
Seeed-LoRa-E5.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000138  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0001c608  08000138  08000138  00001138  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000f2c  0801c740  0801c740  0001d740  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .USER_embedded_Keys 000000d8  0801d66c  0801d66c  0001e66c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  4 .ARM.extab    00000000  0801d744  0801d744  0001f148  2**0
                  CONTENTS
  5 .ARM          00000008  0801d744  0801d744  0001e744  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  6 .preinit_array 00000000  0801d74c  0801d74c  0001f148  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  7 .init_array   00000004  0801d74c  0801d74c  0001e74c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .fini_array   00000004  0801d750  0801d750  0001e750  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .data         00000148  20000000  0801d754  0001f000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
 10 .bss          00002208  20000148  0801d89c  0001f148  2**2
                  ALLOC
 11 ._user_heap_stack 00000600  20002350  0801d89c  0001f350  2**0
                  ALLOC
 12 .ARM.attributes 0000002a  00000000  00000000  0001f148  2**0
                  CONTENTS, READONLY
 13 .debug_info   000430ea  00000000  00000000  0001f172  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 0000a781  00000000  00000000  0006225c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 000035e0  00000000  00000000  0006c9e0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 0000293c  00000000  00000000  0006ffc0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  00029695  00000000  00000000  000728fc  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   00043b20  00000000  00000000  0009bf91  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000ceae2  00000000  00000000  000dfab1  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000043  00000000  00000000  001ae593  2**0
                  CONTENTS, READONLY
 21 .debug_frame  0000de7c  00000000  00000000  001ae5d8  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 22 .debug_line_str 0000004f  00000000  00000000  001bc454  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000138 <__do_global_dtors_aux>:
 8000138:	b510      	push	{r4, lr}
 800013a:	4c05      	ldr	r4, [pc, #20]	@ (8000150 <__do_global_dtors_aux+0x18>)
 800013c:	7823      	ldrb	r3, [r4, #0]
 800013e:	b933      	cbnz	r3, 800014e <__do_global_dtors_aux+0x16>
 8000140:	4b04      	ldr	r3, [pc, #16]	@ (8000154 <__do_global_dtors_aux+0x1c>)
 8000142:	b113      	cbz	r3, 800014a <__do_global_dtors_aux+0x12>
 8000144:	4804      	ldr	r0, [pc, #16]	@ (8000158 <__do_global_dtors_aux+0x20>)
 8000146:	f3af 8000 	nop.w
 800014a:	2301      	movs	r3, #1
 800014c:	7023      	strb	r3, [r4, #0]
 800014e:	bd10      	pop	{r4, pc}
 8000150:	20000148 	.word	0x20000148
 8000154:	00000000 	.word	0x00000000
 8000158:	0801c728 	.word	0x0801c728

0800015c <frame_dummy>:
 800015c:	b508      	push	{r3, lr}
 800015e:	4b03      	ldr	r3, [pc, #12]	@ (800016c <frame_dummy+0x10>)
 8000160:	b11b      	cbz	r3, 800016a <frame_dummy+0xe>
 8000162:	4903      	ldr	r1, [pc, #12]	@ (8000170 <frame_dummy+0x14>)
 8000164:	4803      	ldr	r0, [pc, #12]	@ (8000174 <frame_dummy+0x18>)
 8000166:	f3af 8000 	nop.w
 800016a:	bd08      	pop	{r3, pc}
 800016c:	00000000 	.word	0x00000000
 8000170:	2000014c 	.word	0x2000014c
 8000174:	0801c728 	.word	0x0801c728

08000178 <strlen>:
 8000178:	4603      	mov	r3, r0
 800017a:	f813 2b01 	ldrb.w	r2, [r3], #1
 800017e:	2a00      	cmp	r2, #0
 8000180:	d1fb      	bne.n	800017a <strlen+0x2>
 8000182:	1a18      	subs	r0, r3, r0
 8000184:	3801      	subs	r0, #1
 8000186:	4770      	bx	lr

08000188 <__aeabi_drsub>:
 8000188:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 800018c:	e002      	b.n	8000194 <__adddf3>
 800018e:	bf00      	nop

08000190 <__aeabi_dsub>:
 8000190:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

08000194 <__adddf3>:
 8000194:	b530      	push	{r4, r5, lr}
 8000196:	ea4f 0441 	mov.w	r4, r1, lsl #1
 800019a:	ea4f 0543 	mov.w	r5, r3, lsl #1
 800019e:	ea94 0f05 	teq	r4, r5
 80001a2:	bf08      	it	eq
 80001a4:	ea90 0f02 	teqeq	r0, r2
 80001a8:	bf1f      	itttt	ne
 80001aa:	ea54 0c00 	orrsne.w	ip, r4, r0
 80001ae:	ea55 0c02 	orrsne.w	ip, r5, r2
 80001b2:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80001b6:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80001ba:	f000 80e2 	beq.w	8000382 <__adddf3+0x1ee>
 80001be:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80001c2:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80001c6:	bfb8      	it	lt
 80001c8:	426d      	neglt	r5, r5
 80001ca:	dd0c      	ble.n	80001e6 <__adddf3+0x52>
 80001cc:	442c      	add	r4, r5
 80001ce:	ea80 0202 	eor.w	r2, r0, r2
 80001d2:	ea81 0303 	eor.w	r3, r1, r3
 80001d6:	ea82 0000 	eor.w	r0, r2, r0
 80001da:	ea83 0101 	eor.w	r1, r3, r1
 80001de:	ea80 0202 	eor.w	r2, r0, r2
 80001e2:	ea81 0303 	eor.w	r3, r1, r3
 80001e6:	2d36      	cmp	r5, #54	@ 0x36
 80001e8:	bf88      	it	hi
 80001ea:	bd30      	pophi	{r4, r5, pc}
 80001ec:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 80001f0:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80001f4:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 80001f8:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80001fc:	d002      	beq.n	8000204 <__adddf3+0x70>
 80001fe:	4240      	negs	r0, r0
 8000200:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000204:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 8000208:	ea4f 3303 	mov.w	r3, r3, lsl #12
 800020c:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000210:	d002      	beq.n	8000218 <__adddf3+0x84>
 8000212:	4252      	negs	r2, r2
 8000214:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000218:	ea94 0f05 	teq	r4, r5
 800021c:	f000 80a7 	beq.w	800036e <__adddf3+0x1da>
 8000220:	f1a4 0401 	sub.w	r4, r4, #1
 8000224:	f1d5 0e20 	rsbs	lr, r5, #32
 8000228:	db0d      	blt.n	8000246 <__adddf3+0xb2>
 800022a:	fa02 fc0e 	lsl.w	ip, r2, lr
 800022e:	fa22 f205 	lsr.w	r2, r2, r5
 8000232:	1880      	adds	r0, r0, r2
 8000234:	f141 0100 	adc.w	r1, r1, #0
 8000238:	fa03 f20e 	lsl.w	r2, r3, lr
 800023c:	1880      	adds	r0, r0, r2
 800023e:	fa43 f305 	asr.w	r3, r3, r5
 8000242:	4159      	adcs	r1, r3
 8000244:	e00e      	b.n	8000264 <__adddf3+0xd0>
 8000246:	f1a5 0520 	sub.w	r5, r5, #32
 800024a:	f10e 0e20 	add.w	lr, lr, #32
 800024e:	2a01      	cmp	r2, #1
 8000250:	fa03 fc0e 	lsl.w	ip, r3, lr
 8000254:	bf28      	it	cs
 8000256:	f04c 0c02 	orrcs.w	ip, ip, #2
 800025a:	fa43 f305 	asr.w	r3, r3, r5
 800025e:	18c0      	adds	r0, r0, r3
 8000260:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 8000264:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000268:	d507      	bpl.n	800027a <__adddf3+0xe6>
 800026a:	f04f 0e00 	mov.w	lr, #0
 800026e:	f1dc 0c00 	rsbs	ip, ip, #0
 8000272:	eb7e 0000 	sbcs.w	r0, lr, r0
 8000276:	eb6e 0101 	sbc.w	r1, lr, r1
 800027a:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 800027e:	d31b      	bcc.n	80002b8 <__adddf3+0x124>
 8000280:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 8000284:	d30c      	bcc.n	80002a0 <__adddf3+0x10c>
 8000286:	0849      	lsrs	r1, r1, #1
 8000288:	ea5f 0030 	movs.w	r0, r0, rrx
 800028c:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000290:	f104 0401 	add.w	r4, r4, #1
 8000294:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000298:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 800029c:	f080 809a 	bcs.w	80003d4 <__adddf3+0x240>
 80002a0:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 80002a4:	bf08      	it	eq
 80002a6:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80002aa:	f150 0000 	adcs.w	r0, r0, #0
 80002ae:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80002b2:	ea41 0105 	orr.w	r1, r1, r5
 80002b6:	bd30      	pop	{r4, r5, pc}
 80002b8:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80002bc:	4140      	adcs	r0, r0
 80002be:	eb41 0101 	adc.w	r1, r1, r1
 80002c2:	3c01      	subs	r4, #1
 80002c4:	bf28      	it	cs
 80002c6:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 80002ca:	d2e9      	bcs.n	80002a0 <__adddf3+0x10c>
 80002cc:	f091 0f00 	teq	r1, #0
 80002d0:	bf04      	itt	eq
 80002d2:	4601      	moveq	r1, r0
 80002d4:	2000      	moveq	r0, #0
 80002d6:	fab1 f381 	clz	r3, r1
 80002da:	bf08      	it	eq
 80002dc:	3320      	addeq	r3, #32
 80002de:	f1a3 030b 	sub.w	r3, r3, #11
 80002e2:	f1b3 0220 	subs.w	r2, r3, #32
 80002e6:	da0c      	bge.n	8000302 <__adddf3+0x16e>
 80002e8:	320c      	adds	r2, #12
 80002ea:	dd08      	ble.n	80002fe <__adddf3+0x16a>
 80002ec:	f102 0c14 	add.w	ip, r2, #20
 80002f0:	f1c2 020c 	rsb	r2, r2, #12
 80002f4:	fa01 f00c 	lsl.w	r0, r1, ip
 80002f8:	fa21 f102 	lsr.w	r1, r1, r2
 80002fc:	e00c      	b.n	8000318 <__adddf3+0x184>
 80002fe:	f102 0214 	add.w	r2, r2, #20
 8000302:	bfd8      	it	le
 8000304:	f1c2 0c20 	rsble	ip, r2, #32
 8000308:	fa01 f102 	lsl.w	r1, r1, r2
 800030c:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000310:	bfdc      	itt	le
 8000312:	ea41 010c 	orrle.w	r1, r1, ip
 8000316:	4090      	lslle	r0, r2
 8000318:	1ae4      	subs	r4, r4, r3
 800031a:	bfa2      	ittt	ge
 800031c:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000320:	4329      	orrge	r1, r5
 8000322:	bd30      	popge	{r4, r5, pc}
 8000324:	ea6f 0404 	mvn.w	r4, r4
 8000328:	3c1f      	subs	r4, #31
 800032a:	da1c      	bge.n	8000366 <__adddf3+0x1d2>
 800032c:	340c      	adds	r4, #12
 800032e:	dc0e      	bgt.n	800034e <__adddf3+0x1ba>
 8000330:	f104 0414 	add.w	r4, r4, #20
 8000334:	f1c4 0220 	rsb	r2, r4, #32
 8000338:	fa20 f004 	lsr.w	r0, r0, r4
 800033c:	fa01 f302 	lsl.w	r3, r1, r2
 8000340:	ea40 0003 	orr.w	r0, r0, r3
 8000344:	fa21 f304 	lsr.w	r3, r1, r4
 8000348:	ea45 0103 	orr.w	r1, r5, r3
 800034c:	bd30      	pop	{r4, r5, pc}
 800034e:	f1c4 040c 	rsb	r4, r4, #12
 8000352:	f1c4 0220 	rsb	r2, r4, #32
 8000356:	fa20 f002 	lsr.w	r0, r0, r2
 800035a:	fa01 f304 	lsl.w	r3, r1, r4
 800035e:	ea40 0003 	orr.w	r0, r0, r3
 8000362:	4629      	mov	r1, r5
 8000364:	bd30      	pop	{r4, r5, pc}
 8000366:	fa21 f004 	lsr.w	r0, r1, r4
 800036a:	4629      	mov	r1, r5
 800036c:	bd30      	pop	{r4, r5, pc}
 800036e:	f094 0f00 	teq	r4, #0
 8000372:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 8000376:	bf06      	itte	eq
 8000378:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 800037c:	3401      	addeq	r4, #1
 800037e:	3d01      	subne	r5, #1
 8000380:	e74e      	b.n	8000220 <__adddf3+0x8c>
 8000382:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 8000386:	bf18      	it	ne
 8000388:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 800038c:	d029      	beq.n	80003e2 <__adddf3+0x24e>
 800038e:	ea94 0f05 	teq	r4, r5
 8000392:	bf08      	it	eq
 8000394:	ea90 0f02 	teqeq	r0, r2
 8000398:	d005      	beq.n	80003a6 <__adddf3+0x212>
 800039a:	ea54 0c00 	orrs.w	ip, r4, r0
 800039e:	bf04      	itt	eq
 80003a0:	4619      	moveq	r1, r3
 80003a2:	4610      	moveq	r0, r2
 80003a4:	bd30      	pop	{r4, r5, pc}
 80003a6:	ea91 0f03 	teq	r1, r3
 80003aa:	bf1e      	ittt	ne
 80003ac:	2100      	movne	r1, #0
 80003ae:	2000      	movne	r0, #0
 80003b0:	bd30      	popne	{r4, r5, pc}
 80003b2:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80003b6:	d105      	bne.n	80003c4 <__adddf3+0x230>
 80003b8:	0040      	lsls	r0, r0, #1
 80003ba:	4149      	adcs	r1, r1
 80003bc:	bf28      	it	cs
 80003be:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 80003c2:	bd30      	pop	{r4, r5, pc}
 80003c4:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 80003c8:	bf3c      	itt	cc
 80003ca:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 80003ce:	bd30      	popcc	{r4, r5, pc}
 80003d0:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80003d4:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 80003d8:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 80003dc:	f04f 0000 	mov.w	r0, #0
 80003e0:	bd30      	pop	{r4, r5, pc}
 80003e2:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80003e6:	bf1a      	itte	ne
 80003e8:	4619      	movne	r1, r3
 80003ea:	4610      	movne	r0, r2
 80003ec:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80003f0:	bf1c      	itt	ne
 80003f2:	460b      	movne	r3, r1
 80003f4:	4602      	movne	r2, r0
 80003f6:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80003fa:	bf06      	itte	eq
 80003fc:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000400:	ea91 0f03 	teqeq	r1, r3
 8000404:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 8000408:	bd30      	pop	{r4, r5, pc}
 800040a:	bf00      	nop

0800040c <__aeabi_ui2d>:
 800040c:	f090 0f00 	teq	r0, #0
 8000410:	bf04      	itt	eq
 8000412:	2100      	moveq	r1, #0
 8000414:	4770      	bxeq	lr
 8000416:	b530      	push	{r4, r5, lr}
 8000418:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 800041c:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000420:	f04f 0500 	mov.w	r5, #0
 8000424:	f04f 0100 	mov.w	r1, #0
 8000428:	e750      	b.n	80002cc <__adddf3+0x138>
 800042a:	bf00      	nop

0800042c <__aeabi_i2d>:
 800042c:	f090 0f00 	teq	r0, #0
 8000430:	bf04      	itt	eq
 8000432:	2100      	moveq	r1, #0
 8000434:	4770      	bxeq	lr
 8000436:	b530      	push	{r4, r5, lr}
 8000438:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 800043c:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000440:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 8000444:	bf48      	it	mi
 8000446:	4240      	negmi	r0, r0
 8000448:	f04f 0100 	mov.w	r1, #0
 800044c:	e73e      	b.n	80002cc <__adddf3+0x138>
 800044e:	bf00      	nop

08000450 <__aeabi_f2d>:
 8000450:	0042      	lsls	r2, r0, #1
 8000452:	ea4f 01e2 	mov.w	r1, r2, asr #3
 8000456:	ea4f 0131 	mov.w	r1, r1, rrx
 800045a:	ea4f 7002 	mov.w	r0, r2, lsl #28
 800045e:	bf1f      	itttt	ne
 8000460:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 8000464:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 8000468:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 800046c:	4770      	bxne	lr
 800046e:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 8000472:	bf08      	it	eq
 8000474:	4770      	bxeq	lr
 8000476:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 800047a:	bf04      	itt	eq
 800047c:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 8000480:	4770      	bxeq	lr
 8000482:	b530      	push	{r4, r5, lr}
 8000484:	f44f 7460 	mov.w	r4, #896	@ 0x380
 8000488:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 800048c:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000490:	e71c      	b.n	80002cc <__adddf3+0x138>
 8000492:	bf00      	nop

08000494 <__aeabi_ul2d>:
 8000494:	ea50 0201 	orrs.w	r2, r0, r1
 8000498:	bf08      	it	eq
 800049a:	4770      	bxeq	lr
 800049c:	b530      	push	{r4, r5, lr}
 800049e:	f04f 0500 	mov.w	r5, #0
 80004a2:	e00a      	b.n	80004ba <__aeabi_l2d+0x16>

080004a4 <__aeabi_l2d>:
 80004a4:	ea50 0201 	orrs.w	r2, r0, r1
 80004a8:	bf08      	it	eq
 80004aa:	4770      	bxeq	lr
 80004ac:	b530      	push	{r4, r5, lr}
 80004ae:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 80004b2:	d502      	bpl.n	80004ba <__aeabi_l2d+0x16>
 80004b4:	4240      	negs	r0, r0
 80004b6:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80004ba:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80004be:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80004c2:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80004c6:	f43f aed8 	beq.w	800027a <__adddf3+0xe6>
 80004ca:	f04f 0203 	mov.w	r2, #3
 80004ce:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80004d2:	bf18      	it	ne
 80004d4:	3203      	addne	r2, #3
 80004d6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80004da:	bf18      	it	ne
 80004dc:	3203      	addne	r2, #3
 80004de:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80004e2:	f1c2 0320 	rsb	r3, r2, #32
 80004e6:	fa00 fc03 	lsl.w	ip, r0, r3
 80004ea:	fa20 f002 	lsr.w	r0, r0, r2
 80004ee:	fa01 fe03 	lsl.w	lr, r1, r3
 80004f2:	ea40 000e 	orr.w	r0, r0, lr
 80004f6:	fa21 f102 	lsr.w	r1, r1, r2
 80004fa:	4414      	add	r4, r2
 80004fc:	e6bd      	b.n	800027a <__adddf3+0xe6>
 80004fe:	bf00      	nop

08000500 <__gedf2>:
 8000500:	f04f 3cff 	mov.w	ip, #4294967295
 8000504:	e006      	b.n	8000514 <__cmpdf2+0x4>
 8000506:	bf00      	nop

08000508 <__ledf2>:
 8000508:	f04f 0c01 	mov.w	ip, #1
 800050c:	e002      	b.n	8000514 <__cmpdf2+0x4>
 800050e:	bf00      	nop

08000510 <__cmpdf2>:
 8000510:	f04f 0c01 	mov.w	ip, #1
 8000514:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000518:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 800051c:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000520:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000524:	bf18      	it	ne
 8000526:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 800052a:	d01b      	beq.n	8000564 <__cmpdf2+0x54>
 800052c:	b001      	add	sp, #4
 800052e:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000532:	bf0c      	ite	eq
 8000534:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000538:	ea91 0f03 	teqne	r1, r3
 800053c:	bf02      	ittt	eq
 800053e:	ea90 0f02 	teqeq	r0, r2
 8000542:	2000      	moveq	r0, #0
 8000544:	4770      	bxeq	lr
 8000546:	f110 0f00 	cmn.w	r0, #0
 800054a:	ea91 0f03 	teq	r1, r3
 800054e:	bf58      	it	pl
 8000550:	4299      	cmppl	r1, r3
 8000552:	bf08      	it	eq
 8000554:	4290      	cmpeq	r0, r2
 8000556:	bf2c      	ite	cs
 8000558:	17d8      	asrcs	r0, r3, #31
 800055a:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 800055e:	f040 0001 	orr.w	r0, r0, #1
 8000562:	4770      	bx	lr
 8000564:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000568:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 800056c:	d102      	bne.n	8000574 <__cmpdf2+0x64>
 800056e:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000572:	d107      	bne.n	8000584 <__cmpdf2+0x74>
 8000574:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000578:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 800057c:	d1d6      	bne.n	800052c <__cmpdf2+0x1c>
 800057e:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000582:	d0d3      	beq.n	800052c <__cmpdf2+0x1c>
 8000584:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000588:	4770      	bx	lr
 800058a:	bf00      	nop

0800058c <__aeabi_cdrcmple>:
 800058c:	4684      	mov	ip, r0
 800058e:	4610      	mov	r0, r2
 8000590:	4662      	mov	r2, ip
 8000592:	468c      	mov	ip, r1
 8000594:	4619      	mov	r1, r3
 8000596:	4663      	mov	r3, ip
 8000598:	e000      	b.n	800059c <__aeabi_cdcmpeq>
 800059a:	bf00      	nop

0800059c <__aeabi_cdcmpeq>:
 800059c:	b501      	push	{r0, lr}
 800059e:	f7ff ffb7 	bl	8000510 <__cmpdf2>
 80005a2:	2800      	cmp	r0, #0
 80005a4:	bf48      	it	mi
 80005a6:	f110 0f00 	cmnmi.w	r0, #0
 80005aa:	bd01      	pop	{r0, pc}

080005ac <__aeabi_dcmpeq>:
 80005ac:	f84d ed08 	str.w	lr, [sp, #-8]!
 80005b0:	f7ff fff4 	bl	800059c <__aeabi_cdcmpeq>
 80005b4:	bf0c      	ite	eq
 80005b6:	2001      	moveq	r0, #1
 80005b8:	2000      	movne	r0, #0
 80005ba:	f85d fb08 	ldr.w	pc, [sp], #8
 80005be:	bf00      	nop

080005c0 <__aeabi_dcmplt>:
 80005c0:	f84d ed08 	str.w	lr, [sp, #-8]!
 80005c4:	f7ff ffea 	bl	800059c <__aeabi_cdcmpeq>
 80005c8:	bf34      	ite	cc
 80005ca:	2001      	movcc	r0, #1
 80005cc:	2000      	movcs	r0, #0
 80005ce:	f85d fb08 	ldr.w	pc, [sp], #8
 80005d2:	bf00      	nop

080005d4 <__aeabi_dcmple>:
 80005d4:	f84d ed08 	str.w	lr, [sp, #-8]!
 80005d8:	f7ff ffe0 	bl	800059c <__aeabi_cdcmpeq>
 80005dc:	bf94      	ite	ls
 80005de:	2001      	movls	r0, #1
 80005e0:	2000      	movhi	r0, #0
 80005e2:	f85d fb08 	ldr.w	pc, [sp], #8
 80005e6:	bf00      	nop

080005e8 <__aeabi_dcmpge>:
 80005e8:	f84d ed08 	str.w	lr, [sp, #-8]!
 80005ec:	f7ff ffce 	bl	800058c <__aeabi_cdrcmple>
 80005f0:	bf94      	ite	ls
 80005f2:	2001      	movls	r0, #1
 80005f4:	2000      	movhi	r0, #0
 80005f6:	f85d fb08 	ldr.w	pc, [sp], #8
 80005fa:	bf00      	nop

080005fc <__aeabi_dcmpgt>:
 80005fc:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000600:	f7ff ffc4 	bl	800058c <__aeabi_cdrcmple>
 8000604:	bf34      	ite	cc
 8000606:	2001      	movcc	r0, #1
 8000608:	2000      	movcs	r0, #0
 800060a:	f85d fb08 	ldr.w	pc, [sp], #8
 800060e:	bf00      	nop

08000610 <__aeabi_d2iz>:
 8000610:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000614:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000618:	d215      	bcs.n	8000646 <__aeabi_d2iz+0x36>
 800061a:	d511      	bpl.n	8000640 <__aeabi_d2iz+0x30>
 800061c:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000620:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000624:	d912      	bls.n	800064c <__aeabi_d2iz+0x3c>
 8000626:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 800062a:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 800062e:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000632:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000636:	fa23 f002 	lsr.w	r0, r3, r2
 800063a:	bf18      	it	ne
 800063c:	4240      	negne	r0, r0
 800063e:	4770      	bx	lr
 8000640:	f04f 0000 	mov.w	r0, #0
 8000644:	4770      	bx	lr
 8000646:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 800064a:	d105      	bne.n	8000658 <__aeabi_d2iz+0x48>
 800064c:	f011 4000 	ands.w	r0, r1, #2147483648	@ 0x80000000
 8000650:	bf08      	it	eq
 8000652:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 8000656:	4770      	bx	lr
 8000658:	f04f 0000 	mov.w	r0, #0
 800065c:	4770      	bx	lr
 800065e:	bf00      	nop

08000660 <__aeabi_frsub>:
 8000660:	f080 4000 	eor.w	r0, r0, #2147483648	@ 0x80000000
 8000664:	e002      	b.n	800066c <__addsf3>
 8000666:	bf00      	nop

08000668 <__aeabi_fsub>:
 8000668:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000

0800066c <__addsf3>:
 800066c:	0042      	lsls	r2, r0, #1
 800066e:	bf1f      	itttt	ne
 8000670:	ea5f 0341 	movsne.w	r3, r1, lsl #1
 8000674:	ea92 0f03 	teqne	r2, r3
 8000678:	ea7f 6c22 	mvnsne.w	ip, r2, asr #24
 800067c:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000680:	d06a      	beq.n	8000758 <__addsf3+0xec>
 8000682:	ea4f 6212 	mov.w	r2, r2, lsr #24
 8000686:	ebd2 6313 	rsbs	r3, r2, r3, lsr #24
 800068a:	bfc1      	itttt	gt
 800068c:	18d2      	addgt	r2, r2, r3
 800068e:	4041      	eorgt	r1, r0
 8000690:	4048      	eorgt	r0, r1
 8000692:	4041      	eorgt	r1, r0
 8000694:	bfb8      	it	lt
 8000696:	425b      	neglt	r3, r3
 8000698:	2b19      	cmp	r3, #25
 800069a:	bf88      	it	hi
 800069c:	4770      	bxhi	lr
 800069e:	f010 4f00 	tst.w	r0, #2147483648	@ 0x80000000
 80006a2:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 80006a6:	f020 407f 	bic.w	r0, r0, #4278190080	@ 0xff000000
 80006aa:	bf18      	it	ne
 80006ac:	4240      	negne	r0, r0
 80006ae:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 80006b2:	f441 0100 	orr.w	r1, r1, #8388608	@ 0x800000
 80006b6:	f021 417f 	bic.w	r1, r1, #4278190080	@ 0xff000000
 80006ba:	bf18      	it	ne
 80006bc:	4249      	negne	r1, r1
 80006be:	ea92 0f03 	teq	r2, r3
 80006c2:	d03f      	beq.n	8000744 <__addsf3+0xd8>
 80006c4:	f1a2 0201 	sub.w	r2, r2, #1
 80006c8:	fa41 fc03 	asr.w	ip, r1, r3
 80006cc:	eb10 000c 	adds.w	r0, r0, ip
 80006d0:	f1c3 0320 	rsb	r3, r3, #32
 80006d4:	fa01 f103 	lsl.w	r1, r1, r3
 80006d8:	f000 4300 	and.w	r3, r0, #2147483648	@ 0x80000000
 80006dc:	d502      	bpl.n	80006e4 <__addsf3+0x78>
 80006de:	4249      	negs	r1, r1
 80006e0:	eb60 0040 	sbc.w	r0, r0, r0, lsl #1
 80006e4:	f5b0 0f00 	cmp.w	r0, #8388608	@ 0x800000
 80006e8:	d313      	bcc.n	8000712 <__addsf3+0xa6>
 80006ea:	f1b0 7f80 	cmp.w	r0, #16777216	@ 0x1000000
 80006ee:	d306      	bcc.n	80006fe <__addsf3+0x92>
 80006f0:	0840      	lsrs	r0, r0, #1
 80006f2:	ea4f 0131 	mov.w	r1, r1, rrx
 80006f6:	f102 0201 	add.w	r2, r2, #1
 80006fa:	2afe      	cmp	r2, #254	@ 0xfe
 80006fc:	d251      	bcs.n	80007a2 <__addsf3+0x136>
 80006fe:	f1b1 4f00 	cmp.w	r1, #2147483648	@ 0x80000000
 8000702:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000706:	bf08      	it	eq
 8000708:	f020 0001 	biceq.w	r0, r0, #1
 800070c:	ea40 0003 	orr.w	r0, r0, r3
 8000710:	4770      	bx	lr
 8000712:	0049      	lsls	r1, r1, #1
 8000714:	eb40 0000 	adc.w	r0, r0, r0
 8000718:	3a01      	subs	r2, #1
 800071a:	bf28      	it	cs
 800071c:	f5b0 0f00 	cmpcs.w	r0, #8388608	@ 0x800000
 8000720:	d2ed      	bcs.n	80006fe <__addsf3+0x92>
 8000722:	fab0 fc80 	clz	ip, r0
 8000726:	f1ac 0c08 	sub.w	ip, ip, #8
 800072a:	ebb2 020c 	subs.w	r2, r2, ip
 800072e:	fa00 f00c 	lsl.w	r0, r0, ip
 8000732:	bfaa      	itet	ge
 8000734:	eb00 50c2 	addge.w	r0, r0, r2, lsl #23
 8000738:	4252      	neglt	r2, r2
 800073a:	4318      	orrge	r0, r3
 800073c:	bfbc      	itt	lt
 800073e:	40d0      	lsrlt	r0, r2
 8000740:	4318      	orrlt	r0, r3
 8000742:	4770      	bx	lr
 8000744:	f092 0f00 	teq	r2, #0
 8000748:	f481 0100 	eor.w	r1, r1, #8388608	@ 0x800000
 800074c:	bf06      	itte	eq
 800074e:	f480 0000 	eoreq.w	r0, r0, #8388608	@ 0x800000
 8000752:	3201      	addeq	r2, #1
 8000754:	3b01      	subne	r3, #1
 8000756:	e7b5      	b.n	80006c4 <__addsf3+0x58>
 8000758:	ea4f 0341 	mov.w	r3, r1, lsl #1
 800075c:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8000760:	bf18      	it	ne
 8000762:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000766:	d021      	beq.n	80007ac <__addsf3+0x140>
 8000768:	ea92 0f03 	teq	r2, r3
 800076c:	d004      	beq.n	8000778 <__addsf3+0x10c>
 800076e:	f092 0f00 	teq	r2, #0
 8000772:	bf08      	it	eq
 8000774:	4608      	moveq	r0, r1
 8000776:	4770      	bx	lr
 8000778:	ea90 0f01 	teq	r0, r1
 800077c:	bf1c      	itt	ne
 800077e:	2000      	movne	r0, #0
 8000780:	4770      	bxne	lr
 8000782:	f012 4f7f 	tst.w	r2, #4278190080	@ 0xff000000
 8000786:	d104      	bne.n	8000792 <__addsf3+0x126>
 8000788:	0040      	lsls	r0, r0, #1
 800078a:	bf28      	it	cs
 800078c:	f040 4000 	orrcs.w	r0, r0, #2147483648	@ 0x80000000
 8000790:	4770      	bx	lr
 8000792:	f112 7200 	adds.w	r2, r2, #33554432	@ 0x2000000
 8000796:	bf3c      	itt	cc
 8000798:	f500 0000 	addcc.w	r0, r0, #8388608	@ 0x800000
 800079c:	4770      	bxcc	lr
 800079e:	f000 4300 	and.w	r3, r0, #2147483648	@ 0x80000000
 80007a2:	f043 40fe 	orr.w	r0, r3, #2130706432	@ 0x7f000000
 80007a6:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 80007aa:	4770      	bx	lr
 80007ac:	ea7f 6222 	mvns.w	r2, r2, asr #24
 80007b0:	bf16      	itet	ne
 80007b2:	4608      	movne	r0, r1
 80007b4:	ea7f 6323 	mvnseq.w	r3, r3, asr #24
 80007b8:	4601      	movne	r1, r0
 80007ba:	0242      	lsls	r2, r0, #9
 80007bc:	bf06      	itte	eq
 80007be:	ea5f 2341 	movseq.w	r3, r1, lsl #9
 80007c2:	ea90 0f01 	teqeq	r0, r1
 80007c6:	f440 0080 	orrne.w	r0, r0, #4194304	@ 0x400000
 80007ca:	4770      	bx	lr

080007cc <__aeabi_ui2f>:
 80007cc:	f04f 0300 	mov.w	r3, #0
 80007d0:	e004      	b.n	80007dc <__aeabi_i2f+0x8>
 80007d2:	bf00      	nop

080007d4 <__aeabi_i2f>:
 80007d4:	f010 4300 	ands.w	r3, r0, #2147483648	@ 0x80000000
 80007d8:	bf48      	it	mi
 80007da:	4240      	negmi	r0, r0
 80007dc:	ea5f 0c00 	movs.w	ip, r0
 80007e0:	bf08      	it	eq
 80007e2:	4770      	bxeq	lr
 80007e4:	f043 4396 	orr.w	r3, r3, #1258291200	@ 0x4b000000
 80007e8:	4601      	mov	r1, r0
 80007ea:	f04f 0000 	mov.w	r0, #0
 80007ee:	e01c      	b.n	800082a <__aeabi_l2f+0x2a>

080007f0 <__aeabi_ul2f>:
 80007f0:	ea50 0201 	orrs.w	r2, r0, r1
 80007f4:	bf08      	it	eq
 80007f6:	4770      	bxeq	lr
 80007f8:	f04f 0300 	mov.w	r3, #0
 80007fc:	e00a      	b.n	8000814 <__aeabi_l2f+0x14>
 80007fe:	bf00      	nop

08000800 <__aeabi_l2f>:
 8000800:	ea50 0201 	orrs.w	r2, r0, r1
 8000804:	bf08      	it	eq
 8000806:	4770      	bxeq	lr
 8000808:	f011 4300 	ands.w	r3, r1, #2147483648	@ 0x80000000
 800080c:	d502      	bpl.n	8000814 <__aeabi_l2f+0x14>
 800080e:	4240      	negs	r0, r0
 8000810:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000814:	ea5f 0c01 	movs.w	ip, r1
 8000818:	bf02      	ittt	eq
 800081a:	4684      	moveq	ip, r0
 800081c:	4601      	moveq	r1, r0
 800081e:	2000      	moveq	r0, #0
 8000820:	f043 43b6 	orr.w	r3, r3, #1526726656	@ 0x5b000000
 8000824:	bf08      	it	eq
 8000826:	f1a3 5380 	subeq.w	r3, r3, #268435456	@ 0x10000000
 800082a:	f5a3 0300 	sub.w	r3, r3, #8388608	@ 0x800000
 800082e:	fabc f28c 	clz	r2, ip
 8000832:	3a08      	subs	r2, #8
 8000834:	eba3 53c2 	sub.w	r3, r3, r2, lsl #23
 8000838:	db10      	blt.n	800085c <__aeabi_l2f+0x5c>
 800083a:	fa01 fc02 	lsl.w	ip, r1, r2
 800083e:	4463      	add	r3, ip
 8000840:	fa00 fc02 	lsl.w	ip, r0, r2
 8000844:	f1c2 0220 	rsb	r2, r2, #32
 8000848:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 800084c:	fa20 f202 	lsr.w	r2, r0, r2
 8000850:	eb43 0002 	adc.w	r0, r3, r2
 8000854:	bf08      	it	eq
 8000856:	f020 0001 	biceq.w	r0, r0, #1
 800085a:	4770      	bx	lr
 800085c:	f102 0220 	add.w	r2, r2, #32
 8000860:	fa01 fc02 	lsl.w	ip, r1, r2
 8000864:	f1c2 0220 	rsb	r2, r2, #32
 8000868:	ea50 004c 	orrs.w	r0, r0, ip, lsl #1
 800086c:	fa21 f202 	lsr.w	r2, r1, r2
 8000870:	eb43 0002 	adc.w	r0, r3, r2
 8000874:	bf08      	it	eq
 8000876:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 800087a:	4770      	bx	lr

0800087c <__aeabi_fmul>:
 800087c:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000880:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
 8000884:	bf1e      	ittt	ne
 8000886:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
 800088a:	ea92 0f0c 	teqne	r2, ip
 800088e:	ea93 0f0c 	teqne	r3, ip
 8000892:	d06f      	beq.n	8000974 <__aeabi_fmul+0xf8>
 8000894:	441a      	add	r2, r3
 8000896:	ea80 0c01 	eor.w	ip, r0, r1
 800089a:	0240      	lsls	r0, r0, #9
 800089c:	bf18      	it	ne
 800089e:	ea5f 2141 	movsne.w	r1, r1, lsl #9
 80008a2:	d01e      	beq.n	80008e2 <__aeabi_fmul+0x66>
 80008a4:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 80008a8:	ea43 1050 	orr.w	r0, r3, r0, lsr #5
 80008ac:	ea43 1151 	orr.w	r1, r3, r1, lsr #5
 80008b0:	fba0 3101 	umull	r3, r1, r0, r1
 80008b4:	f00c 4000 	and.w	r0, ip, #2147483648	@ 0x80000000
 80008b8:	f5b1 0f00 	cmp.w	r1, #8388608	@ 0x800000
 80008bc:	bf3e      	ittt	cc
 80008be:	0049      	lslcc	r1, r1, #1
 80008c0:	ea41 71d3 	orrcc.w	r1, r1, r3, lsr #31
 80008c4:	005b      	lslcc	r3, r3, #1
 80008c6:	ea40 0001 	orr.w	r0, r0, r1
 80008ca:	f162 027f 	sbc.w	r2, r2, #127	@ 0x7f
 80008ce:	2afd      	cmp	r2, #253	@ 0xfd
 80008d0:	d81d      	bhi.n	800090e <__aeabi_fmul+0x92>
 80008d2:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 80008d6:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 80008da:	bf08      	it	eq
 80008dc:	f020 0001 	biceq.w	r0, r0, #1
 80008e0:	4770      	bx	lr
 80008e2:	f090 0f00 	teq	r0, #0
 80008e6:	f00c 4c00 	and.w	ip, ip, #2147483648	@ 0x80000000
 80008ea:	bf08      	it	eq
 80008ec:	0249      	lsleq	r1, r1, #9
 80008ee:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
 80008f2:	ea40 2051 	orr.w	r0, r0, r1, lsr #9
 80008f6:	3a7f      	subs	r2, #127	@ 0x7f
 80008f8:	bfc2      	ittt	gt
 80008fa:	f1d2 03ff 	rsbsgt	r3, r2, #255	@ 0xff
 80008fe:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
 8000902:	4770      	bxgt	lr
 8000904:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000908:	f04f 0300 	mov.w	r3, #0
 800090c:	3a01      	subs	r2, #1
 800090e:	dc5d      	bgt.n	80009cc <__aeabi_fmul+0x150>
 8000910:	f112 0f19 	cmn.w	r2, #25
 8000914:	bfdc      	itt	le
 8000916:	f000 4000 	andle.w	r0, r0, #2147483648	@ 0x80000000
 800091a:	4770      	bxle	lr
 800091c:	f1c2 0200 	rsb	r2, r2, #0
 8000920:	0041      	lsls	r1, r0, #1
 8000922:	fa21 f102 	lsr.w	r1, r1, r2
 8000926:	f1c2 0220 	rsb	r2, r2, #32
 800092a:	fa00 fc02 	lsl.w	ip, r0, r2
 800092e:	ea5f 0031 	movs.w	r0, r1, rrx
 8000932:	f140 0000 	adc.w	r0, r0, #0
 8000936:	ea53 034c 	orrs.w	r3, r3, ip, lsl #1
 800093a:	bf08      	it	eq
 800093c:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 8000940:	4770      	bx	lr
 8000942:	f092 0f00 	teq	r2, #0
 8000946:	f000 4c00 	and.w	ip, r0, #2147483648	@ 0x80000000
 800094a:	bf02      	ittt	eq
 800094c:	0040      	lsleq	r0, r0, #1
 800094e:	f410 0f00 	tsteq.w	r0, #8388608	@ 0x800000
 8000952:	3a01      	subeq	r2, #1
 8000954:	d0f9      	beq.n	800094a <__aeabi_fmul+0xce>
 8000956:	ea40 000c 	orr.w	r0, r0, ip
 800095a:	f093 0f00 	teq	r3, #0
 800095e:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 8000962:	bf02      	ittt	eq
 8000964:	0049      	lsleq	r1, r1, #1
 8000966:	f411 0f00 	tsteq.w	r1, #8388608	@ 0x800000
 800096a:	3b01      	subeq	r3, #1
 800096c:	d0f9      	beq.n	8000962 <__aeabi_fmul+0xe6>
 800096e:	ea41 010c 	orr.w	r1, r1, ip
 8000972:	e78f      	b.n	8000894 <__aeabi_fmul+0x18>
 8000974:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
 8000978:	ea92 0f0c 	teq	r2, ip
 800097c:	bf18      	it	ne
 800097e:	ea93 0f0c 	teqne	r3, ip
 8000982:	d00a      	beq.n	800099a <__aeabi_fmul+0x11e>
 8000984:	f030 4c00 	bics.w	ip, r0, #2147483648	@ 0x80000000
 8000988:	bf18      	it	ne
 800098a:	f031 4c00 	bicsne.w	ip, r1, #2147483648	@ 0x80000000
 800098e:	d1d8      	bne.n	8000942 <__aeabi_fmul+0xc6>
 8000990:	ea80 0001 	eor.w	r0, r0, r1
 8000994:	f000 4000 	and.w	r0, r0, #2147483648	@ 0x80000000
 8000998:	4770      	bx	lr
 800099a:	f090 0f00 	teq	r0, #0
 800099e:	bf17      	itett	ne
 80009a0:	f090 4f00 	teqne	r0, #2147483648	@ 0x80000000
 80009a4:	4608      	moveq	r0, r1
 80009a6:	f091 0f00 	teqne	r1, #0
 80009aa:	f091 4f00 	teqne	r1, #2147483648	@ 0x80000000
 80009ae:	d014      	beq.n	80009da <__aeabi_fmul+0x15e>
 80009b0:	ea92 0f0c 	teq	r2, ip
 80009b4:	d101      	bne.n	80009ba <__aeabi_fmul+0x13e>
 80009b6:	0242      	lsls	r2, r0, #9
 80009b8:	d10f      	bne.n	80009da <__aeabi_fmul+0x15e>
 80009ba:	ea93 0f0c 	teq	r3, ip
 80009be:	d103      	bne.n	80009c8 <__aeabi_fmul+0x14c>
 80009c0:	024b      	lsls	r3, r1, #9
 80009c2:	bf18      	it	ne
 80009c4:	4608      	movne	r0, r1
 80009c6:	d108      	bne.n	80009da <__aeabi_fmul+0x15e>
 80009c8:	ea80 0001 	eor.w	r0, r0, r1
 80009cc:	f000 4000 	and.w	r0, r0, #2147483648	@ 0x80000000
 80009d0:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 80009d4:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 80009d8:	4770      	bx	lr
 80009da:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 80009de:	f440 0040 	orr.w	r0, r0, #12582912	@ 0xc00000
 80009e2:	4770      	bx	lr

080009e4 <__aeabi_fdiv>:
 80009e4:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 80009e8:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
 80009ec:	bf1e      	ittt	ne
 80009ee:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
 80009f2:	ea92 0f0c 	teqne	r2, ip
 80009f6:	ea93 0f0c 	teqne	r3, ip
 80009fa:	d069      	beq.n	8000ad0 <__aeabi_fdiv+0xec>
 80009fc:	eba2 0203 	sub.w	r2, r2, r3
 8000a00:	ea80 0c01 	eor.w	ip, r0, r1
 8000a04:	0249      	lsls	r1, r1, #9
 8000a06:	ea4f 2040 	mov.w	r0, r0, lsl #9
 8000a0a:	d037      	beq.n	8000a7c <__aeabi_fdiv+0x98>
 8000a0c:	f04f 5380 	mov.w	r3, #268435456	@ 0x10000000
 8000a10:	ea43 1111 	orr.w	r1, r3, r1, lsr #4
 8000a14:	ea43 1310 	orr.w	r3, r3, r0, lsr #4
 8000a18:	f00c 4000 	and.w	r0, ip, #2147483648	@ 0x80000000
 8000a1c:	428b      	cmp	r3, r1
 8000a1e:	bf38      	it	cc
 8000a20:	005b      	lslcc	r3, r3, #1
 8000a22:	f142 027d 	adc.w	r2, r2, #125	@ 0x7d
 8000a26:	f44f 0c00 	mov.w	ip, #8388608	@ 0x800000
 8000a2a:	428b      	cmp	r3, r1
 8000a2c:	bf24      	itt	cs
 8000a2e:	1a5b      	subcs	r3, r3, r1
 8000a30:	ea40 000c 	orrcs.w	r0, r0, ip
 8000a34:	ebb3 0f51 	cmp.w	r3, r1, lsr #1
 8000a38:	bf24      	itt	cs
 8000a3a:	eba3 0351 	subcs.w	r3, r3, r1, lsr #1
 8000a3e:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000a42:	ebb3 0f91 	cmp.w	r3, r1, lsr #2
 8000a46:	bf24      	itt	cs
 8000a48:	eba3 0391 	subcs.w	r3, r3, r1, lsr #2
 8000a4c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000a50:	ebb3 0fd1 	cmp.w	r3, r1, lsr #3
 8000a54:	bf24      	itt	cs
 8000a56:	eba3 03d1 	subcs.w	r3, r3, r1, lsr #3
 8000a5a:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000a5e:	011b      	lsls	r3, r3, #4
 8000a60:	bf18      	it	ne
 8000a62:	ea5f 1c1c 	movsne.w	ip, ip, lsr #4
 8000a66:	d1e0      	bne.n	8000a2a <__aeabi_fdiv+0x46>
 8000a68:	2afd      	cmp	r2, #253	@ 0xfd
 8000a6a:	f63f af50 	bhi.w	800090e <__aeabi_fmul+0x92>
 8000a6e:	428b      	cmp	r3, r1
 8000a70:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000a74:	bf08      	it	eq
 8000a76:	f020 0001 	biceq.w	r0, r0, #1
 8000a7a:	4770      	bx	lr
 8000a7c:	f00c 4c00 	and.w	ip, ip, #2147483648	@ 0x80000000
 8000a80:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
 8000a84:	327f      	adds	r2, #127	@ 0x7f
 8000a86:	bfc2      	ittt	gt
 8000a88:	f1d2 03ff 	rsbsgt	r3, r2, #255	@ 0xff
 8000a8c:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
 8000a90:	4770      	bxgt	lr
 8000a92:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000a96:	f04f 0300 	mov.w	r3, #0
 8000a9a:	3a01      	subs	r2, #1
 8000a9c:	e737      	b.n	800090e <__aeabi_fmul+0x92>
 8000a9e:	f092 0f00 	teq	r2, #0
 8000aa2:	f000 4c00 	and.w	ip, r0, #2147483648	@ 0x80000000
 8000aa6:	bf02      	ittt	eq
 8000aa8:	0040      	lsleq	r0, r0, #1
 8000aaa:	f410 0f00 	tsteq.w	r0, #8388608	@ 0x800000
 8000aae:	3a01      	subeq	r2, #1
 8000ab0:	d0f9      	beq.n	8000aa6 <__aeabi_fdiv+0xc2>
 8000ab2:	ea40 000c 	orr.w	r0, r0, ip
 8000ab6:	f093 0f00 	teq	r3, #0
 8000aba:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 8000abe:	bf02      	ittt	eq
 8000ac0:	0049      	lsleq	r1, r1, #1
 8000ac2:	f411 0f00 	tsteq.w	r1, #8388608	@ 0x800000
 8000ac6:	3b01      	subeq	r3, #1
 8000ac8:	d0f9      	beq.n	8000abe <__aeabi_fdiv+0xda>
 8000aca:	ea41 010c 	orr.w	r1, r1, ip
 8000ace:	e795      	b.n	80009fc <__aeabi_fdiv+0x18>
 8000ad0:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
 8000ad4:	ea92 0f0c 	teq	r2, ip
 8000ad8:	d108      	bne.n	8000aec <__aeabi_fdiv+0x108>
 8000ada:	0242      	lsls	r2, r0, #9
 8000adc:	f47f af7d 	bne.w	80009da <__aeabi_fmul+0x15e>
 8000ae0:	ea93 0f0c 	teq	r3, ip
 8000ae4:	f47f af70 	bne.w	80009c8 <__aeabi_fmul+0x14c>
 8000ae8:	4608      	mov	r0, r1
 8000aea:	e776      	b.n	80009da <__aeabi_fmul+0x15e>
 8000aec:	ea93 0f0c 	teq	r3, ip
 8000af0:	d104      	bne.n	8000afc <__aeabi_fdiv+0x118>
 8000af2:	024b      	lsls	r3, r1, #9
 8000af4:	f43f af4c 	beq.w	8000990 <__aeabi_fmul+0x114>
 8000af8:	4608      	mov	r0, r1
 8000afa:	e76e      	b.n	80009da <__aeabi_fmul+0x15e>
 8000afc:	f030 4c00 	bics.w	ip, r0, #2147483648	@ 0x80000000
 8000b00:	bf18      	it	ne
 8000b02:	f031 4c00 	bicsne.w	ip, r1, #2147483648	@ 0x80000000
 8000b06:	d1ca      	bne.n	8000a9e <__aeabi_fdiv+0xba>
 8000b08:	f030 4200 	bics.w	r2, r0, #2147483648	@ 0x80000000
 8000b0c:	f47f af5c 	bne.w	80009c8 <__aeabi_fmul+0x14c>
 8000b10:	f031 4300 	bics.w	r3, r1, #2147483648	@ 0x80000000
 8000b14:	f47f af3c 	bne.w	8000990 <__aeabi_fmul+0x114>
 8000b18:	e75f      	b.n	80009da <__aeabi_fmul+0x15e>
 8000b1a:	bf00      	nop

08000b1c <__aeabi_f2iz>:
 8000b1c:	ea4f 0240 	mov.w	r2, r0, lsl #1
 8000b20:	f1b2 4ffe 	cmp.w	r2, #2130706432	@ 0x7f000000
 8000b24:	d30f      	bcc.n	8000b46 <__aeabi_f2iz+0x2a>
 8000b26:	f04f 039e 	mov.w	r3, #158	@ 0x9e
 8000b2a:	ebb3 6212 	subs.w	r2, r3, r2, lsr #24
 8000b2e:	d90d      	bls.n	8000b4c <__aeabi_f2iz+0x30>
 8000b30:	ea4f 2300 	mov.w	r3, r0, lsl #8
 8000b34:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000b38:	f010 4f00 	tst.w	r0, #2147483648	@ 0x80000000
 8000b3c:	fa23 f002 	lsr.w	r0, r3, r2
 8000b40:	bf18      	it	ne
 8000b42:	4240      	negne	r0, r0
 8000b44:	4770      	bx	lr
 8000b46:	f04f 0000 	mov.w	r0, #0
 8000b4a:	4770      	bx	lr
 8000b4c:	f112 0f61 	cmn.w	r2, #97	@ 0x61
 8000b50:	d101      	bne.n	8000b56 <__aeabi_f2iz+0x3a>
 8000b52:	0242      	lsls	r2, r0, #9
 8000b54:	d105      	bne.n	8000b62 <__aeabi_f2iz+0x46>
 8000b56:	f010 4000 	ands.w	r0, r0, #2147483648	@ 0x80000000
 8000b5a:	bf08      	it	eq
 8000b5c:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 8000b60:	4770      	bx	lr
 8000b62:	f04f 0000 	mov.w	r0, #0
 8000b66:	4770      	bx	lr

08000b68 <__aeabi_f2uiz>:
 8000b68:	0042      	lsls	r2, r0, #1
 8000b6a:	d20e      	bcs.n	8000b8a <__aeabi_f2uiz+0x22>
 8000b6c:	f1b2 4ffe 	cmp.w	r2, #2130706432	@ 0x7f000000
 8000b70:	d30b      	bcc.n	8000b8a <__aeabi_f2uiz+0x22>
 8000b72:	f04f 039e 	mov.w	r3, #158	@ 0x9e
 8000b76:	ebb3 6212 	subs.w	r2, r3, r2, lsr #24
 8000b7a:	d409      	bmi.n	8000b90 <__aeabi_f2uiz+0x28>
 8000b7c:	ea4f 2300 	mov.w	r3, r0, lsl #8
 8000b80:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000b84:	fa23 f002 	lsr.w	r0, r3, r2
 8000b88:	4770      	bx	lr
 8000b8a:	f04f 0000 	mov.w	r0, #0
 8000b8e:	4770      	bx	lr
 8000b90:	f112 0f61 	cmn.w	r2, #97	@ 0x61
 8000b94:	d101      	bne.n	8000b9a <__aeabi_f2uiz+0x32>
 8000b96:	0242      	lsls	r2, r0, #9
 8000b98:	d102      	bne.n	8000ba0 <__aeabi_f2uiz+0x38>
 8000b9a:	f04f 30ff 	mov.w	r0, #4294967295
 8000b9e:	4770      	bx	lr
 8000ba0:	f04f 0000 	mov.w	r0, #0
 8000ba4:	4770      	bx	lr
 8000ba6:	bf00      	nop

08000ba8 <__aeabi_uldivmod>:
 8000ba8:	b953      	cbnz	r3, 8000bc0 <__aeabi_uldivmod+0x18>
 8000baa:	b94a      	cbnz	r2, 8000bc0 <__aeabi_uldivmod+0x18>
 8000bac:	2900      	cmp	r1, #0
 8000bae:	bf08      	it	eq
 8000bb0:	2800      	cmpeq	r0, #0
 8000bb2:	bf1c      	itt	ne
 8000bb4:	f04f 31ff 	movne.w	r1, #4294967295
 8000bb8:	f04f 30ff 	movne.w	r0, #4294967295
 8000bbc:	f000 b988 	b.w	8000ed0 <__aeabi_idiv0>
 8000bc0:	f1ad 0c08 	sub.w	ip, sp, #8
 8000bc4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000bc8:	f000 f806 	bl	8000bd8 <__udivmoddi4>
 8000bcc:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000bd0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000bd4:	b004      	add	sp, #16
 8000bd6:	4770      	bx	lr

08000bd8 <__udivmoddi4>:
 8000bd8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000bdc:	9d08      	ldr	r5, [sp, #32]
 8000bde:	468e      	mov	lr, r1
 8000be0:	4604      	mov	r4, r0
 8000be2:	4688      	mov	r8, r1
 8000be4:	2b00      	cmp	r3, #0
 8000be6:	d14a      	bne.n	8000c7e <__udivmoddi4+0xa6>
 8000be8:	428a      	cmp	r2, r1
 8000bea:	4617      	mov	r7, r2
 8000bec:	d962      	bls.n	8000cb4 <__udivmoddi4+0xdc>
 8000bee:	fab2 f682 	clz	r6, r2
 8000bf2:	b14e      	cbz	r6, 8000c08 <__udivmoddi4+0x30>
 8000bf4:	f1c6 0320 	rsb	r3, r6, #32
 8000bf8:	fa01 f806 	lsl.w	r8, r1, r6
 8000bfc:	fa20 f303 	lsr.w	r3, r0, r3
 8000c00:	40b7      	lsls	r7, r6
 8000c02:	ea43 0808 	orr.w	r8, r3, r8
 8000c06:	40b4      	lsls	r4, r6
 8000c08:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000c0c:	fa1f fc87 	uxth.w	ip, r7
 8000c10:	fbb8 f1fe 	udiv	r1, r8, lr
 8000c14:	0c23      	lsrs	r3, r4, #16
 8000c16:	fb0e 8811 	mls	r8, lr, r1, r8
 8000c1a:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000c1e:	fb01 f20c 	mul.w	r2, r1, ip
 8000c22:	429a      	cmp	r2, r3
 8000c24:	d909      	bls.n	8000c3a <__udivmoddi4+0x62>
 8000c26:	18fb      	adds	r3, r7, r3
 8000c28:	f101 30ff 	add.w	r0, r1, #4294967295
 8000c2c:	f080 80ea 	bcs.w	8000e04 <__udivmoddi4+0x22c>
 8000c30:	429a      	cmp	r2, r3
 8000c32:	f240 80e7 	bls.w	8000e04 <__udivmoddi4+0x22c>
 8000c36:	3902      	subs	r1, #2
 8000c38:	443b      	add	r3, r7
 8000c3a:	1a9a      	subs	r2, r3, r2
 8000c3c:	b2a3      	uxth	r3, r4
 8000c3e:	fbb2 f0fe 	udiv	r0, r2, lr
 8000c42:	fb0e 2210 	mls	r2, lr, r0, r2
 8000c46:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000c4a:	fb00 fc0c 	mul.w	ip, r0, ip
 8000c4e:	459c      	cmp	ip, r3
 8000c50:	d909      	bls.n	8000c66 <__udivmoddi4+0x8e>
 8000c52:	18fb      	adds	r3, r7, r3
 8000c54:	f100 32ff 	add.w	r2, r0, #4294967295
 8000c58:	f080 80d6 	bcs.w	8000e08 <__udivmoddi4+0x230>
 8000c5c:	459c      	cmp	ip, r3
 8000c5e:	f240 80d3 	bls.w	8000e08 <__udivmoddi4+0x230>
 8000c62:	443b      	add	r3, r7
 8000c64:	3802      	subs	r0, #2
 8000c66:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000c6a:	eba3 030c 	sub.w	r3, r3, ip
 8000c6e:	2100      	movs	r1, #0
 8000c70:	b11d      	cbz	r5, 8000c7a <__udivmoddi4+0xa2>
 8000c72:	40f3      	lsrs	r3, r6
 8000c74:	2200      	movs	r2, #0
 8000c76:	e9c5 3200 	strd	r3, r2, [r5]
 8000c7a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000c7e:	428b      	cmp	r3, r1
 8000c80:	d905      	bls.n	8000c8e <__udivmoddi4+0xb6>
 8000c82:	b10d      	cbz	r5, 8000c88 <__udivmoddi4+0xb0>
 8000c84:	e9c5 0100 	strd	r0, r1, [r5]
 8000c88:	2100      	movs	r1, #0
 8000c8a:	4608      	mov	r0, r1
 8000c8c:	e7f5      	b.n	8000c7a <__udivmoddi4+0xa2>
 8000c8e:	fab3 f183 	clz	r1, r3
 8000c92:	2900      	cmp	r1, #0
 8000c94:	d146      	bne.n	8000d24 <__udivmoddi4+0x14c>
 8000c96:	4573      	cmp	r3, lr
 8000c98:	d302      	bcc.n	8000ca0 <__udivmoddi4+0xc8>
 8000c9a:	4282      	cmp	r2, r0
 8000c9c:	f200 8105 	bhi.w	8000eaa <__udivmoddi4+0x2d2>
 8000ca0:	1a84      	subs	r4, r0, r2
 8000ca2:	eb6e 0203 	sbc.w	r2, lr, r3
 8000ca6:	2001      	movs	r0, #1
 8000ca8:	4690      	mov	r8, r2
 8000caa:	2d00      	cmp	r5, #0
 8000cac:	d0e5      	beq.n	8000c7a <__udivmoddi4+0xa2>
 8000cae:	e9c5 4800 	strd	r4, r8, [r5]
 8000cb2:	e7e2      	b.n	8000c7a <__udivmoddi4+0xa2>
 8000cb4:	2a00      	cmp	r2, #0
 8000cb6:	f000 8090 	beq.w	8000dda <__udivmoddi4+0x202>
 8000cba:	fab2 f682 	clz	r6, r2
 8000cbe:	2e00      	cmp	r6, #0
 8000cc0:	f040 80a4 	bne.w	8000e0c <__udivmoddi4+0x234>
 8000cc4:	1a8a      	subs	r2, r1, r2
 8000cc6:	0c03      	lsrs	r3, r0, #16
 8000cc8:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000ccc:	b280      	uxth	r0, r0
 8000cce:	b2bc      	uxth	r4, r7
 8000cd0:	2101      	movs	r1, #1
 8000cd2:	fbb2 fcfe 	udiv	ip, r2, lr
 8000cd6:	fb0e 221c 	mls	r2, lr, ip, r2
 8000cda:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000cde:	fb04 f20c 	mul.w	r2, r4, ip
 8000ce2:	429a      	cmp	r2, r3
 8000ce4:	d907      	bls.n	8000cf6 <__udivmoddi4+0x11e>
 8000ce6:	18fb      	adds	r3, r7, r3
 8000ce8:	f10c 38ff 	add.w	r8, ip, #4294967295
 8000cec:	d202      	bcs.n	8000cf4 <__udivmoddi4+0x11c>
 8000cee:	429a      	cmp	r2, r3
 8000cf0:	f200 80e0 	bhi.w	8000eb4 <__udivmoddi4+0x2dc>
 8000cf4:	46c4      	mov	ip, r8
 8000cf6:	1a9b      	subs	r3, r3, r2
 8000cf8:	fbb3 f2fe 	udiv	r2, r3, lr
 8000cfc:	fb0e 3312 	mls	r3, lr, r2, r3
 8000d00:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 8000d04:	fb02 f404 	mul.w	r4, r2, r4
 8000d08:	429c      	cmp	r4, r3
 8000d0a:	d907      	bls.n	8000d1c <__udivmoddi4+0x144>
 8000d0c:	18fb      	adds	r3, r7, r3
 8000d0e:	f102 30ff 	add.w	r0, r2, #4294967295
 8000d12:	d202      	bcs.n	8000d1a <__udivmoddi4+0x142>
 8000d14:	429c      	cmp	r4, r3
 8000d16:	f200 80ca 	bhi.w	8000eae <__udivmoddi4+0x2d6>
 8000d1a:	4602      	mov	r2, r0
 8000d1c:	1b1b      	subs	r3, r3, r4
 8000d1e:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 8000d22:	e7a5      	b.n	8000c70 <__udivmoddi4+0x98>
 8000d24:	f1c1 0620 	rsb	r6, r1, #32
 8000d28:	408b      	lsls	r3, r1
 8000d2a:	fa22 f706 	lsr.w	r7, r2, r6
 8000d2e:	431f      	orrs	r7, r3
 8000d30:	fa0e f401 	lsl.w	r4, lr, r1
 8000d34:	fa20 f306 	lsr.w	r3, r0, r6
 8000d38:	fa2e fe06 	lsr.w	lr, lr, r6
 8000d3c:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000d40:	4323      	orrs	r3, r4
 8000d42:	fa00 f801 	lsl.w	r8, r0, r1
 8000d46:	fa1f fc87 	uxth.w	ip, r7
 8000d4a:	fbbe f0f9 	udiv	r0, lr, r9
 8000d4e:	0c1c      	lsrs	r4, r3, #16
 8000d50:	fb09 ee10 	mls	lr, r9, r0, lr
 8000d54:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000d58:	fb00 fe0c 	mul.w	lr, r0, ip
 8000d5c:	45a6      	cmp	lr, r4
 8000d5e:	fa02 f201 	lsl.w	r2, r2, r1
 8000d62:	d909      	bls.n	8000d78 <__udivmoddi4+0x1a0>
 8000d64:	193c      	adds	r4, r7, r4
 8000d66:	f100 3aff 	add.w	sl, r0, #4294967295
 8000d6a:	f080 809c 	bcs.w	8000ea6 <__udivmoddi4+0x2ce>
 8000d6e:	45a6      	cmp	lr, r4
 8000d70:	f240 8099 	bls.w	8000ea6 <__udivmoddi4+0x2ce>
 8000d74:	3802      	subs	r0, #2
 8000d76:	443c      	add	r4, r7
 8000d78:	eba4 040e 	sub.w	r4, r4, lr
 8000d7c:	fa1f fe83 	uxth.w	lr, r3
 8000d80:	fbb4 f3f9 	udiv	r3, r4, r9
 8000d84:	fb09 4413 	mls	r4, r9, r3, r4
 8000d88:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 8000d8c:	fb03 fc0c 	mul.w	ip, r3, ip
 8000d90:	45a4      	cmp	ip, r4
 8000d92:	d908      	bls.n	8000da6 <__udivmoddi4+0x1ce>
 8000d94:	193c      	adds	r4, r7, r4
 8000d96:	f103 3eff 	add.w	lr, r3, #4294967295
 8000d9a:	f080 8082 	bcs.w	8000ea2 <__udivmoddi4+0x2ca>
 8000d9e:	45a4      	cmp	ip, r4
 8000da0:	d97f      	bls.n	8000ea2 <__udivmoddi4+0x2ca>
 8000da2:	3b02      	subs	r3, #2
 8000da4:	443c      	add	r4, r7
 8000da6:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 8000daa:	eba4 040c 	sub.w	r4, r4, ip
 8000dae:	fba0 ec02 	umull	lr, ip, r0, r2
 8000db2:	4564      	cmp	r4, ip
 8000db4:	4673      	mov	r3, lr
 8000db6:	46e1      	mov	r9, ip
 8000db8:	d362      	bcc.n	8000e80 <__udivmoddi4+0x2a8>
 8000dba:	d05f      	beq.n	8000e7c <__udivmoddi4+0x2a4>
 8000dbc:	b15d      	cbz	r5, 8000dd6 <__udivmoddi4+0x1fe>
 8000dbe:	ebb8 0203 	subs.w	r2, r8, r3
 8000dc2:	eb64 0409 	sbc.w	r4, r4, r9
 8000dc6:	fa04 f606 	lsl.w	r6, r4, r6
 8000dca:	fa22 f301 	lsr.w	r3, r2, r1
 8000dce:	431e      	orrs	r6, r3
 8000dd0:	40cc      	lsrs	r4, r1
 8000dd2:	e9c5 6400 	strd	r6, r4, [r5]
 8000dd6:	2100      	movs	r1, #0
 8000dd8:	e74f      	b.n	8000c7a <__udivmoddi4+0xa2>
 8000dda:	fbb1 fcf2 	udiv	ip, r1, r2
 8000dde:	0c01      	lsrs	r1, r0, #16
 8000de0:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 8000de4:	b280      	uxth	r0, r0
 8000de6:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 8000dea:	463b      	mov	r3, r7
 8000dec:	4638      	mov	r0, r7
 8000dee:	463c      	mov	r4, r7
 8000df0:	46b8      	mov	r8, r7
 8000df2:	46be      	mov	lr, r7
 8000df4:	2620      	movs	r6, #32
 8000df6:	fbb1 f1f7 	udiv	r1, r1, r7
 8000dfa:	eba2 0208 	sub.w	r2, r2, r8
 8000dfe:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 8000e02:	e766      	b.n	8000cd2 <__udivmoddi4+0xfa>
 8000e04:	4601      	mov	r1, r0
 8000e06:	e718      	b.n	8000c3a <__udivmoddi4+0x62>
 8000e08:	4610      	mov	r0, r2
 8000e0a:	e72c      	b.n	8000c66 <__udivmoddi4+0x8e>
 8000e0c:	f1c6 0220 	rsb	r2, r6, #32
 8000e10:	fa2e f302 	lsr.w	r3, lr, r2
 8000e14:	40b7      	lsls	r7, r6
 8000e16:	40b1      	lsls	r1, r6
 8000e18:	fa20 f202 	lsr.w	r2, r0, r2
 8000e1c:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000e20:	430a      	orrs	r2, r1
 8000e22:	fbb3 f8fe 	udiv	r8, r3, lr
 8000e26:	b2bc      	uxth	r4, r7
 8000e28:	fb0e 3318 	mls	r3, lr, r8, r3
 8000e2c:	0c11      	lsrs	r1, r2, #16
 8000e2e:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000e32:	fb08 f904 	mul.w	r9, r8, r4
 8000e36:	40b0      	lsls	r0, r6
 8000e38:	4589      	cmp	r9, r1
 8000e3a:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000e3e:	b280      	uxth	r0, r0
 8000e40:	d93e      	bls.n	8000ec0 <__udivmoddi4+0x2e8>
 8000e42:	1879      	adds	r1, r7, r1
 8000e44:	f108 3cff 	add.w	ip, r8, #4294967295
 8000e48:	d201      	bcs.n	8000e4e <__udivmoddi4+0x276>
 8000e4a:	4589      	cmp	r9, r1
 8000e4c:	d81f      	bhi.n	8000e8e <__udivmoddi4+0x2b6>
 8000e4e:	eba1 0109 	sub.w	r1, r1, r9
 8000e52:	fbb1 f9fe 	udiv	r9, r1, lr
 8000e56:	fb09 f804 	mul.w	r8, r9, r4
 8000e5a:	fb0e 1119 	mls	r1, lr, r9, r1
 8000e5e:	b292      	uxth	r2, r2
 8000e60:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000e64:	4542      	cmp	r2, r8
 8000e66:	d229      	bcs.n	8000ebc <__udivmoddi4+0x2e4>
 8000e68:	18ba      	adds	r2, r7, r2
 8000e6a:	f109 31ff 	add.w	r1, r9, #4294967295
 8000e6e:	d2c4      	bcs.n	8000dfa <__udivmoddi4+0x222>
 8000e70:	4542      	cmp	r2, r8
 8000e72:	d2c2      	bcs.n	8000dfa <__udivmoddi4+0x222>
 8000e74:	f1a9 0102 	sub.w	r1, r9, #2
 8000e78:	443a      	add	r2, r7
 8000e7a:	e7be      	b.n	8000dfa <__udivmoddi4+0x222>
 8000e7c:	45f0      	cmp	r8, lr
 8000e7e:	d29d      	bcs.n	8000dbc <__udivmoddi4+0x1e4>
 8000e80:	ebbe 0302 	subs.w	r3, lr, r2
 8000e84:	eb6c 0c07 	sbc.w	ip, ip, r7
 8000e88:	3801      	subs	r0, #1
 8000e8a:	46e1      	mov	r9, ip
 8000e8c:	e796      	b.n	8000dbc <__udivmoddi4+0x1e4>
 8000e8e:	eba7 0909 	sub.w	r9, r7, r9
 8000e92:	4449      	add	r1, r9
 8000e94:	f1a8 0c02 	sub.w	ip, r8, #2
 8000e98:	fbb1 f9fe 	udiv	r9, r1, lr
 8000e9c:	fb09 f804 	mul.w	r8, r9, r4
 8000ea0:	e7db      	b.n	8000e5a <__udivmoddi4+0x282>
 8000ea2:	4673      	mov	r3, lr
 8000ea4:	e77f      	b.n	8000da6 <__udivmoddi4+0x1ce>
 8000ea6:	4650      	mov	r0, sl
 8000ea8:	e766      	b.n	8000d78 <__udivmoddi4+0x1a0>
 8000eaa:	4608      	mov	r0, r1
 8000eac:	e6fd      	b.n	8000caa <__udivmoddi4+0xd2>
 8000eae:	443b      	add	r3, r7
 8000eb0:	3a02      	subs	r2, #2
 8000eb2:	e733      	b.n	8000d1c <__udivmoddi4+0x144>
 8000eb4:	f1ac 0c02 	sub.w	ip, ip, #2
 8000eb8:	443b      	add	r3, r7
 8000eba:	e71c      	b.n	8000cf6 <__udivmoddi4+0x11e>
 8000ebc:	4649      	mov	r1, r9
 8000ebe:	e79c      	b.n	8000dfa <__udivmoddi4+0x222>
 8000ec0:	eba1 0109 	sub.w	r1, r1, r9
 8000ec4:	46c4      	mov	ip, r8
 8000ec6:	fbb1 f9fe 	udiv	r9, r1, lr
 8000eca:	fb09 f804 	mul.w	r8, r9, r4
 8000ece:	e7c4      	b.n	8000e5a <__udivmoddi4+0x282>

08000ed0 <__aeabi_idiv0>:
 8000ed0:	4770      	bx	lr
 8000ed2:	bf00      	nop

08000ed4 <LL_AHB2_GRP1_EnableClock>:
  *         @arg @ref LL_AHB2_GRP1_PERIPH_GPIOC
  *         @arg @ref LL_AHB2_GRP1_PERIPH_GPIOH
  * @retval None
  */
__STATIC_INLINE void LL_AHB2_GRP1_EnableClock(uint32_t Periphs)
{
 8000ed4:	b480      	push	{r7}
 8000ed6:	b085      	sub	sp, #20
 8000ed8:	af00      	add	r7, sp, #0
 8000eda:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg;
  SET_BIT(RCC->AHB2ENR, Periphs);
 8000edc:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8000ee0:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8000ee2:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8000ee6:	687b      	ldr	r3, [r7, #4]
 8000ee8:	4313      	orrs	r3, r2
 8000eea:	64cb      	str	r3, [r1, #76]	@ 0x4c
  /* Delay after an RCC peripheral clock enabling */
  tmpreg = READ_BIT(RCC->AHB2ENR, Periphs);
 8000eec:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8000ef0:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8000ef2:	687b      	ldr	r3, [r7, #4]
 8000ef4:	4013      	ands	r3, r2
 8000ef6:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8000ef8:	68fb      	ldr	r3, [r7, #12]
}
 8000efa:	bf00      	nop
 8000efc:	3714      	adds	r7, #20
 8000efe:	46bd      	mov	sp, r7
 8000f00:	bc80      	pop	{r7}
 8000f02:	4770      	bx	lr

08000f04 <LL_APB2_GRP1_EnableClock>:
  *         @arg @ref LL_APB2_GRP1_PERIPH_TIM16
  *         @arg @ref LL_APB2_GRP1_PERIPH_TIM17
  * @retval None
  */
__STATIC_INLINE void LL_APB2_GRP1_EnableClock(uint32_t Periphs)
{
 8000f04:	b480      	push	{r7}
 8000f06:	b085      	sub	sp, #20
 8000f08:	af00      	add	r7, sp, #0
 8000f0a:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg;
  SET_BIT(RCC->APB2ENR, Periphs);
 8000f0c:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8000f10:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 8000f12:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8000f16:	687b      	ldr	r3, [r7, #4]
 8000f18:	4313      	orrs	r3, r2
 8000f1a:	660b      	str	r3, [r1, #96]	@ 0x60
  /* Delay after an RCC peripheral clock enabling */
  tmpreg = READ_BIT(RCC->APB2ENR, Periphs);
 8000f1c:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8000f20:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 8000f22:	687b      	ldr	r3, [r7, #4]
 8000f24:	4013      	ands	r3, r2
 8000f26:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8000f28:	68fb      	ldr	r3, [r7, #12]
}
 8000f2a:	bf00      	nop
 8000f2c:	3714      	adds	r7, #20
 8000f2e:	46bd      	mov	sp, r7
 8000f30:	bc80      	pop	{r7}
 8000f32:	4770      	bx	lr

08000f34 <LL_APB2_GRP1_DisableClock>:
  *         @arg @ref LL_APB2_GRP1_PERIPH_TIM16
  *         @arg @ref LL_APB2_GRP1_PERIPH_TIM17
  * @retval None
  */
__STATIC_INLINE void LL_APB2_GRP1_DisableClock(uint32_t Periphs)
{
 8000f34:	b480      	push	{r7}
 8000f36:	b083      	sub	sp, #12
 8000f38:	af00      	add	r7, sp, #0
 8000f3a:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(RCC->APB2ENR, Periphs);
 8000f3c:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8000f40:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 8000f42:	687b      	ldr	r3, [r7, #4]
 8000f44:	43db      	mvns	r3, r3
 8000f46:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8000f4a:	4013      	ands	r3, r2
 8000f4c:	660b      	str	r3, [r1, #96]	@ 0x60
}
 8000f4e:	bf00      	nop
 8000f50:	370c      	adds	r7, #12
 8000f52:	46bd      	mov	sp, r7
 8000f54:	bc80      	pop	{r7}
 8000f56:	4770      	bx	lr

08000f58 <MX_ADC_Init>:

ADC_HandleTypeDef hadc;

/* ADC init function */
void MX_ADC_Init(void)
{
 8000f58:	b580      	push	{r7, lr}
 8000f5a:	af00      	add	r7, sp, #0

  /* USER CODE END ADC_Init 1 */

  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
  */
  hadc.Instance = ADC;
 8000f5c:	4b23      	ldr	r3, [pc, #140]	@ (8000fec <MX_ADC_Init+0x94>)
 8000f5e:	4a24      	ldr	r2, [pc, #144]	@ (8000ff0 <MX_ADC_Init+0x98>)
 8000f60:	601a      	str	r2, [r3, #0]
  hadc.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV4;
 8000f62:	4b22      	ldr	r3, [pc, #136]	@ (8000fec <MX_ADC_Init+0x94>)
 8000f64:	f04f 4200 	mov.w	r2, #2147483648	@ 0x80000000
 8000f68:	605a      	str	r2, [r3, #4]
  hadc.Init.Resolution = ADC_RESOLUTION_12B;
 8000f6a:	4b20      	ldr	r3, [pc, #128]	@ (8000fec <MX_ADC_Init+0x94>)
 8000f6c:	2200      	movs	r2, #0
 8000f6e:	609a      	str	r2, [r3, #8]
  hadc.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8000f70:	4b1e      	ldr	r3, [pc, #120]	@ (8000fec <MX_ADC_Init+0x94>)
 8000f72:	2200      	movs	r2, #0
 8000f74:	60da      	str	r2, [r3, #12]
  hadc.Init.ScanConvMode = ADC_SCAN_DISABLE;
 8000f76:	4b1d      	ldr	r3, [pc, #116]	@ (8000fec <MX_ADC_Init+0x94>)
 8000f78:	2200      	movs	r2, #0
 8000f7a:	611a      	str	r2, [r3, #16]
  hadc.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8000f7c:	4b1b      	ldr	r3, [pc, #108]	@ (8000fec <MX_ADC_Init+0x94>)
 8000f7e:	2204      	movs	r2, #4
 8000f80:	615a      	str	r2, [r3, #20]
  hadc.Init.LowPowerAutoWait = DISABLE;
 8000f82:	4b1a      	ldr	r3, [pc, #104]	@ (8000fec <MX_ADC_Init+0x94>)
 8000f84:	2200      	movs	r2, #0
 8000f86:	761a      	strb	r2, [r3, #24]
  hadc.Init.LowPowerAutoPowerOff = DISABLE;
 8000f88:	4b18      	ldr	r3, [pc, #96]	@ (8000fec <MX_ADC_Init+0x94>)
 8000f8a:	2200      	movs	r2, #0
 8000f8c:	765a      	strb	r2, [r3, #25]
  hadc.Init.ContinuousConvMode = DISABLE;
 8000f8e:	4b17      	ldr	r3, [pc, #92]	@ (8000fec <MX_ADC_Init+0x94>)
 8000f90:	2200      	movs	r2, #0
 8000f92:	769a      	strb	r2, [r3, #26]
  hadc.Init.NbrOfConversion = 1;
 8000f94:	4b15      	ldr	r3, [pc, #84]	@ (8000fec <MX_ADC_Init+0x94>)
 8000f96:	2201      	movs	r2, #1
 8000f98:	61da      	str	r2, [r3, #28]
  hadc.Init.DiscontinuousConvMode = DISABLE;
 8000f9a:	4b14      	ldr	r3, [pc, #80]	@ (8000fec <MX_ADC_Init+0x94>)
 8000f9c:	2200      	movs	r2, #0
 8000f9e:	f883 2020 	strb.w	r2, [r3, #32]
  hadc.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8000fa2:	4b12      	ldr	r3, [pc, #72]	@ (8000fec <MX_ADC_Init+0x94>)
 8000fa4:	2200      	movs	r2, #0
 8000fa6:	625a      	str	r2, [r3, #36]	@ 0x24
  hadc.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8000fa8:	4b10      	ldr	r3, [pc, #64]	@ (8000fec <MX_ADC_Init+0x94>)
 8000faa:	2200      	movs	r2, #0
 8000fac:	629a      	str	r2, [r3, #40]	@ 0x28
  hadc.Init.DMAContinuousRequests = DISABLE;
 8000fae:	4b0f      	ldr	r3, [pc, #60]	@ (8000fec <MX_ADC_Init+0x94>)
 8000fb0:	2200      	movs	r2, #0
 8000fb2:	f883 202c 	strb.w	r2, [r3, #44]	@ 0x2c
  hadc.Init.Overrun = ADC_OVR_DATA_OVERWRITTEN;
 8000fb6:	4b0d      	ldr	r3, [pc, #52]	@ (8000fec <MX_ADC_Init+0x94>)
 8000fb8:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 8000fbc:	631a      	str	r2, [r3, #48]	@ 0x30
  hadc.Init.SamplingTimeCommon1 = ADC_SAMPLETIME_160CYCLES_5;
 8000fbe:	4b0b      	ldr	r3, [pc, #44]	@ (8000fec <MX_ADC_Init+0x94>)
 8000fc0:	2207      	movs	r2, #7
 8000fc2:	635a      	str	r2, [r3, #52]	@ 0x34
  hadc.Init.SamplingTimeCommon2 = ADC_SAMPLETIME_160CYCLES_5;
 8000fc4:	4b09      	ldr	r3, [pc, #36]	@ (8000fec <MX_ADC_Init+0x94>)
 8000fc6:	2207      	movs	r2, #7
 8000fc8:	639a      	str	r2, [r3, #56]	@ 0x38
  hadc.Init.OversamplingMode = DISABLE;
 8000fca:	4b08      	ldr	r3, [pc, #32]	@ (8000fec <MX_ADC_Init+0x94>)
 8000fcc:	2200      	movs	r2, #0
 8000fce:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
  hadc.Init.TriggerFrequencyMode = ADC_TRIGGER_FREQ_HIGH;
 8000fd2:	4b06      	ldr	r3, [pc, #24]	@ (8000fec <MX_ADC_Init+0x94>)
 8000fd4:	2200      	movs	r2, #0
 8000fd6:	64da      	str	r2, [r3, #76]	@ 0x4c
  if (HAL_ADC_Init(&hadc) != HAL_OK)
 8000fd8:	4804      	ldr	r0, [pc, #16]	@ (8000fec <MX_ADC_Init+0x94>)
 8000fda:	f002 fa1d 	bl	8003418 <HAL_ADC_Init>
 8000fde:	4603      	mov	r3, r0
 8000fe0:	2b00      	cmp	r3, #0
 8000fe2:	d001      	beq.n	8000fe8 <MX_ADC_Init+0x90>
  {
    Error_Handler();
 8000fe4:	f000 fe30 	bl	8001c48 <Error_Handler>
  }
  /* USER CODE BEGIN ADC_Init 2 */

  /* USER CODE END ADC_Init 2 */

}
 8000fe8:	bf00      	nop
 8000fea:	bd80      	pop	{r7, pc}
 8000fec:	20000164 	.word	0x20000164
 8000ff0:	40012400 	.word	0x40012400

08000ff4 <HAL_ADC_MspInit>:

void HAL_ADC_MspInit(ADC_HandleTypeDef* adcHandle)
{
 8000ff4:	b580      	push	{r7, lr}
 8000ff6:	b088      	sub	sp, #32
 8000ff8:	af00      	add	r7, sp, #0
 8000ffa:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000ffc:	f107 030c 	add.w	r3, r7, #12
 8001000:	2200      	movs	r2, #0
 8001002:	601a      	str	r2, [r3, #0]
 8001004:	605a      	str	r2, [r3, #4]
 8001006:	609a      	str	r2, [r3, #8]
 8001008:	60da      	str	r2, [r3, #12]
 800100a:	611a      	str	r2, [r3, #16]
  if(adcHandle->Instance==ADC)
 800100c:	687b      	ldr	r3, [r7, #4]
 800100e:	681b      	ldr	r3, [r3, #0]
 8001010:	4a0d      	ldr	r2, [pc, #52]	@ (8001048 <HAL_ADC_MspInit+0x54>)
 8001012:	4293      	cmp	r3, r2
 8001014:	d113      	bne.n	800103e <HAL_ADC_MspInit+0x4a>
  {
  /* USER CODE BEGIN ADC_MspInit 0 */

  /* USER CODE END ADC_MspInit 0 */
    /* ADC clock enable */
    __HAL_RCC_ADC_CLK_ENABLE();
 8001016:	f44f 7000 	mov.w	r0, #512	@ 0x200
 800101a:	f7ff ff73 	bl	8000f04 <LL_APB2_GRP1_EnableClock>

    __HAL_RCC_GPIOB_CLK_ENABLE();
 800101e:	2002      	movs	r0, #2
 8001020:	f7ff ff58 	bl	8000ed4 <LL_AHB2_GRP1_EnableClock>
    PB3     ------> ADC_IN2
    PB4     ------> ADC_IN3
    PB14     ------> ADC_IN1
    PB13     ------> ADC_IN0
    */
    GPIO_InitStruct.Pin = ADC_OUT_CUR_Pin|ADC_IN_VOLT_Pin|ADC_OUT_VOLT_Pin|ADC_TEMP_Pin;
 8001024:	f246 0318 	movw	r3, #24600	@ 0x6018
 8001028:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 800102a:	2303      	movs	r3, #3
 800102c:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800102e:	2300      	movs	r3, #0
 8001030:	617b      	str	r3, [r7, #20]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001032:	f107 030c 	add.w	r3, r7, #12
 8001036:	4619      	mov	r1, r3
 8001038:	4804      	ldr	r0, [pc, #16]	@ (800104c <HAL_ADC_MspInit+0x58>)
 800103a:	f003 ffed 	bl	8005018 <HAL_GPIO_Init>

  /* USER CODE BEGIN ADC_MspInit 1 */

  /* USER CODE END ADC_MspInit 1 */
  }
}
 800103e:	bf00      	nop
 8001040:	3720      	adds	r7, #32
 8001042:	46bd      	mov	sp, r7
 8001044:	bd80      	pop	{r7, pc}
 8001046:	bf00      	nop
 8001048:	40012400 	.word	0x40012400
 800104c:	48000400 	.word	0x48000400

08001050 <HAL_ADC_MspDeInit>:

void HAL_ADC_MspDeInit(ADC_HandleTypeDef* adcHandle)
{
 8001050:	b580      	push	{r7, lr}
 8001052:	b082      	sub	sp, #8
 8001054:	af00      	add	r7, sp, #0
 8001056:	6078      	str	r0, [r7, #4]

  if(adcHandle->Instance==ADC)
 8001058:	687b      	ldr	r3, [r7, #4]
 800105a:	681b      	ldr	r3, [r3, #0]
 800105c:	4a07      	ldr	r2, [pc, #28]	@ (800107c <HAL_ADC_MspDeInit+0x2c>)
 800105e:	4293      	cmp	r3, r2
 8001060:	d108      	bne.n	8001074 <HAL_ADC_MspDeInit+0x24>
  {
  /* USER CODE BEGIN ADC_MspDeInit 0 */

  /* USER CODE END ADC_MspDeInit 0 */
    /* Peripheral clock disable */
    __HAL_RCC_ADC_CLK_DISABLE();
 8001062:	f44f 7000 	mov.w	r0, #512	@ 0x200
 8001066:	f7ff ff65 	bl	8000f34 <LL_APB2_GRP1_DisableClock>
    PB3     ------> ADC_IN2
    PB4     ------> ADC_IN3
    PB14     ------> ADC_IN1
    PB13     ------> ADC_IN0
    */
    HAL_GPIO_DeInit(GPIOB, ADC_OUT_CUR_Pin|ADC_IN_VOLT_Pin|ADC_OUT_VOLT_Pin|ADC_TEMP_Pin);
 800106a:	f246 0118 	movw	r1, #24600	@ 0x6018
 800106e:	4804      	ldr	r0, [pc, #16]	@ (8001080 <HAL_ADC_MspDeInit+0x30>)
 8001070:	f004 f932 	bl	80052d8 <HAL_GPIO_DeInit>

  /* USER CODE BEGIN ADC_MspDeInit 1 */

  /* USER CODE END ADC_MspDeInit 1 */
  }
}
 8001074:	bf00      	nop
 8001076:	3708      	adds	r7, #8
 8001078:	46bd      	mov	sp, r7
 800107a:	bd80      	pop	{r7, pc}
 800107c:	40012400 	.word	0x40012400
 8001080:	48000400 	.word	0x48000400

08001084 <SYS_InitMeasurement>:
/* USER CODE BEGIN EF */

/* USER CODE END EF */

void SYS_InitMeasurement(void)
{
 8001084:	b480      	push	{r7}
 8001086:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SYS_InitMeasurement_1 */

  /* USER CODE END SYS_InitMeasurement_1 */
  hadc.Instance = ADC;
 8001088:	4b03      	ldr	r3, [pc, #12]	@ (8001098 <SYS_InitMeasurement+0x14>)
 800108a:	4a04      	ldr	r2, [pc, #16]	@ (800109c <SYS_InitMeasurement+0x18>)
 800108c:	601a      	str	r2, [r3, #0]
  /* USER CODE BEGIN SYS_InitMeasurement_2 */

  /* USER CODE END SYS_InitMeasurement_2 */
}
 800108e:	bf00      	nop
 8001090:	46bd      	mov	sp, r7
 8001092:	bc80      	pop	{r7}
 8001094:	4770      	bx	lr
 8001096:	bf00      	nop
 8001098:	20000164 	.word	0x20000164
 800109c:	40012400 	.word	0x40012400

080010a0 <SYS_GetTemperatureLevel>:

  /* USER CODE END SYS_DeInitMeasurement_1 */
}

int16_t SYS_GetTemperatureLevel(void)
{
 80010a0:	b580      	push	{r7, lr}
 80010a2:	b082      	sub	sp, #8
 80010a4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SYS_GetTemperatureLevel_1 */

  /* USER CODE END SYS_GetTemperatureLevel_1 */
  __IO int16_t temperatureDegreeC = 0;
 80010a6:	2300      	movs	r3, #0
 80010a8:	803b      	strh	r3, [r7, #0]
  uint32_t measuredLevel = 0;
 80010aa:	2300      	movs	r3, #0
 80010ac:	607b      	str	r3, [r7, #4]
  uint16_t batteryLevelmV = SYS_GetBatteryLevel();
 80010ae:	f000 f869 	bl	8001184 <SYS_GetBatteryLevel>
 80010b2:	4603      	mov	r3, r0
 80010b4:	807b      	strh	r3, [r7, #2]

  measuredLevel = ADC_ReadChannels(ADC_CHANNEL_TEMPSENSOR);
 80010b6:	482d      	ldr	r0, [pc, #180]	@ (800116c <SYS_GetTemperatureLevel+0xcc>)
 80010b8:	f000 f926 	bl	8001308 <ADC_ReadChannels>
 80010bc:	6078      	str	r0, [r7, #4]

  /* convert ADC level to temperature */
  /* check whether device has temperature sensor calibrated in production */
  if (((int32_t)*TEMPSENSOR_CAL2_ADDR - (int32_t)*TEMPSENSOR_CAL1_ADDR) != 0)
 80010be:	4b2c      	ldr	r3, [pc, #176]	@ (8001170 <SYS_GetTemperatureLevel+0xd0>)
 80010c0:	881a      	ldrh	r2, [r3, #0]
 80010c2:	4b2c      	ldr	r3, [pc, #176]	@ (8001174 <SYS_GetTemperatureLevel+0xd4>)
 80010c4:	881b      	ldrh	r3, [r3, #0]
 80010c6:	429a      	cmp	r2, r3
 80010c8:	d026      	beq.n	8001118 <SYS_GetTemperatureLevel+0x78>
  {
    /* Device with temperature sensor calibrated in production:
       use device optimized parameters */
    temperatureDegreeC = __LL_ADC_CALC_TEMPERATURE(batteryLevelmV,
 80010ca:	4b29      	ldr	r3, [pc, #164]	@ (8001170 <SYS_GetTemperatureLevel+0xd0>)
 80010cc:	881a      	ldrh	r2, [r3, #0]
 80010ce:	4b29      	ldr	r3, [pc, #164]	@ (8001174 <SYS_GetTemperatureLevel+0xd4>)
 80010d0:	881b      	ldrh	r3, [r3, #0]
 80010d2:	429a      	cmp	r2, r3
 80010d4:	d01c      	beq.n	8001110 <SYS_GetTemperatureLevel+0x70>
 80010d6:	887b      	ldrh	r3, [r7, #2]
 80010d8:	687a      	ldr	r2, [r7, #4]
 80010da:	fb02 f303 	mul.w	r3, r2, r3
 80010de:	089b      	lsrs	r3, r3, #2
 80010e0:	4a25      	ldr	r2, [pc, #148]	@ (8001178 <SYS_GetTemperatureLevel+0xd8>)
 80010e2:	fba2 2303 	umull	r2, r3, r2, r3
 80010e6:	095b      	lsrs	r3, r3, #5
 80010e8:	461a      	mov	r2, r3
 80010ea:	4b22      	ldr	r3, [pc, #136]	@ (8001174 <SYS_GetTemperatureLevel+0xd4>)
 80010ec:	881b      	ldrh	r3, [r3, #0]
 80010ee:	1ad3      	subs	r3, r2, r3
 80010f0:	2264      	movs	r2, #100	@ 0x64
 80010f2:	fb03 f202 	mul.w	r2, r3, r2
 80010f6:	4b1e      	ldr	r3, [pc, #120]	@ (8001170 <SYS_GetTemperatureLevel+0xd0>)
 80010f8:	881b      	ldrh	r3, [r3, #0]
 80010fa:	4619      	mov	r1, r3
 80010fc:	4b1d      	ldr	r3, [pc, #116]	@ (8001174 <SYS_GetTemperatureLevel+0xd4>)
 80010fe:	881b      	ldrh	r3, [r3, #0]
 8001100:	1acb      	subs	r3, r1, r3
 8001102:	fb92 f3f3 	sdiv	r3, r2, r3
 8001106:	b29b      	uxth	r3, r3
 8001108:	331e      	adds	r3, #30
 800110a:	b29b      	uxth	r3, r3
 800110c:	b21b      	sxth	r3, r3
 800110e:	e001      	b.n	8001114 <SYS_GetTemperatureLevel+0x74>
 8001110:	f647 73ff 	movw	r3, #32767	@ 0x7fff
 8001114:	803b      	strh	r3, [r7, #0]
 8001116:	e01d      	b.n	8001154 <SYS_GetTemperatureLevel+0xb4>
  }
  else
  {
    /* Device with temperature sensor not calibrated in production:
       use generic parameters */
    temperatureDegreeC = __LL_ADC_CALC_TEMPERATURE_TYP_PARAMS(TEMPSENSOR_TYP_AVGSLOPE,
 8001118:	887b      	ldrh	r3, [r7, #2]
 800111a:	687a      	ldr	r2, [r7, #4]
 800111c:	fb03 f202 	mul.w	r2, r3, r2
 8001120:	4b16      	ldr	r3, [pc, #88]	@ (800117c <SYS_GetTemperatureLevel+0xdc>)
 8001122:	fba3 1302 	umull	r1, r3, r3, r2
 8001126:	1ad2      	subs	r2, r2, r3
 8001128:	0852      	lsrs	r2, r2, #1
 800112a:	4413      	add	r3, r2
 800112c:	0adb      	lsrs	r3, r3, #11
 800112e:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 8001132:	fb02 f303 	mul.w	r3, r2, r3
 8001136:	f5a3 2339 	sub.w	r3, r3, #757760	@ 0xb9000
 800113a:	f5a3 630c 	sub.w	r3, r3, #2240	@ 0x8c0
 800113e:	4a10      	ldr	r2, [pc, #64]	@ (8001180 <SYS_GetTemperatureLevel+0xe0>)
 8001140:	fb82 1203 	smull	r1, r2, r2, r3
 8001144:	1292      	asrs	r2, r2, #10
 8001146:	17db      	asrs	r3, r3, #31
 8001148:	1ad3      	subs	r3, r2, r3
 800114a:	b29b      	uxth	r3, r3
 800114c:	331e      	adds	r3, #30
 800114e:	b29b      	uxth	r3, r3
 8001150:	b21b      	sxth	r3, r3
 8001152:	803b      	strh	r3, [r7, #0]
                                                              measuredLevel,
                                                              LL_ADC_RESOLUTION_12B);
  }

  /* from int16 to q8.7*/
  temperatureDegreeC <<= 8;
 8001154:	883b      	ldrh	r3, [r7, #0]
 8001156:	b21b      	sxth	r3, r3
 8001158:	021b      	lsls	r3, r3, #8
 800115a:	b21b      	sxth	r3, r3
 800115c:	803b      	strh	r3, [r7, #0]

  return (int16_t) temperatureDegreeC;
 800115e:	883b      	ldrh	r3, [r7, #0]
 8001160:	b21b      	sxth	r3, r3
  /* USER CODE BEGIN SYS_GetTemperatureLevel_2 */

  /* USER CODE END SYS_GetTemperatureLevel_2 */
}
 8001162:	4618      	mov	r0, r3
 8001164:	3708      	adds	r7, #8
 8001166:	46bd      	mov	sp, r7
 8001168:	bd80      	pop	{r7, pc}
 800116a:	bf00      	nop
 800116c:	b0001000 	.word	0xb0001000
 8001170:	1fff75c8 	.word	0x1fff75c8
 8001174:	1fff75a8 	.word	0x1fff75a8
 8001178:	09ee009f 	.word	0x09ee009f
 800117c:	00100101 	.word	0x00100101
 8001180:	68db8bad 	.word	0x68db8bad

08001184 <SYS_GetBatteryLevel>:


uint16_t SYS_GetBatteryLevel(void)
{
 8001184:	b580      	push	{r7, lr}
 8001186:	b082      	sub	sp, #8
 8001188:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SYS_GetBatteryLevel_1 */

  /* USER CODE END SYS_GetBatteryLevel_1 */
  uint16_t batteryLevelmV = 0;
 800118a:	2300      	movs	r3, #0
 800118c:	80fb      	strh	r3, [r7, #6]
  uint32_t measuredLevel = 0;
 800118e:	2300      	movs	r3, #0
 8001190:	603b      	str	r3, [r7, #0]

  measuredLevel = ADC_ReadChannels(ADC_CHANNEL_VREFINT);
 8001192:	4813      	ldr	r0, [pc, #76]	@ (80011e0 <SYS_GetBatteryLevel+0x5c>)
 8001194:	f000 f8b8 	bl	8001308 <ADC_ReadChannels>
 8001198:	6038      	str	r0, [r7, #0]

  if (measuredLevel == 0)
 800119a:	683b      	ldr	r3, [r7, #0]
 800119c:	2b00      	cmp	r3, #0
 800119e:	d102      	bne.n	80011a6 <SYS_GetBatteryLevel+0x22>
  {
    batteryLevelmV = 0;
 80011a0:	2300      	movs	r3, #0
 80011a2:	80fb      	strh	r3, [r7, #6]
 80011a4:	e016      	b.n	80011d4 <SYS_GetBatteryLevel+0x50>
  }
  else
  {
    if ((uint32_t)*VREFINT_CAL_ADDR != (uint32_t)0xFFFFU)
 80011a6:	4b0f      	ldr	r3, [pc, #60]	@ (80011e4 <SYS_GetBatteryLevel+0x60>)
 80011a8:	881b      	ldrh	r3, [r3, #0]
 80011aa:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 80011ae:	4293      	cmp	r3, r2
 80011b0:	d00b      	beq.n	80011ca <SYS_GetBatteryLevel+0x46>
    {
      /* Device with Reference voltage calibrated in production:
         use device optimized parameters */
      batteryLevelmV = __LL_ADC_CALC_VREFANALOG_VOLTAGE(measuredLevel,
 80011b2:	4b0c      	ldr	r3, [pc, #48]	@ (80011e4 <SYS_GetBatteryLevel+0x60>)
 80011b4:	881b      	ldrh	r3, [r3, #0]
 80011b6:	461a      	mov	r2, r3
 80011b8:	f640 43e4 	movw	r3, #3300	@ 0xce4
 80011bc:	fb03 f202 	mul.w	r2, r3, r2
 80011c0:	683b      	ldr	r3, [r7, #0]
 80011c2:	fbb2 f3f3 	udiv	r3, r2, r3
 80011c6:	80fb      	strh	r3, [r7, #6]
 80011c8:	e004      	b.n	80011d4 <SYS_GetBatteryLevel+0x50>
    }
    else
    {
      /* Device with Reference voltage not calibrated in production:
         use generic parameters */
      batteryLevelmV = (VREFINT_CAL_VREF * 1510) / measuredLevel;
 80011ca:	4a07      	ldr	r2, [pc, #28]	@ (80011e8 <SYS_GetBatteryLevel+0x64>)
 80011cc:	683b      	ldr	r3, [r7, #0]
 80011ce:	fbb2 f3f3 	udiv	r3, r2, r3
 80011d2:	80fb      	strh	r3, [r7, #6]
    }
  }

  return batteryLevelmV;
 80011d4:	88fb      	ldrh	r3, [r7, #6]
  /* USER CODE BEGIN SYS_GetBatteryLevel_2 */

  /* USER CODE END SYS_GetBatteryLevel_2 */
}
 80011d6:	4618      	mov	r0, r3
 80011d8:	3708      	adds	r7, #8
 80011da:	46bd      	mov	sp, r7
 80011dc:	bd80      	pop	{r7, pc}
 80011de:	bf00      	nop
 80011e0:	b4002000 	.word	0xb4002000
 80011e4:	1fff75aa 	.word	0x1fff75aa
 80011e8:	004c08d8 	.word	0x004c08d8

080011ec <SYS_GetADC0>:

/* Private Functions Definition -----------------------------------------------*/
/* USER CODE BEGIN PrFD */
uint16_t SYS_GetADC0(void)
{
 80011ec:	b580      	push	{r7, lr}
 80011ee:	b082      	sub	sp, #8
 80011f0:	af00      	add	r7, sp, #0
	uint16_t voltage = 0;
 80011f2:	2300      	movs	r3, #0
 80011f4:	80fb      	strh	r3, [r7, #6]
	uint32_t outvoltage = 0;
 80011f6:	2300      	movs	r3, #0
 80011f8:	603b      	str	r3, [r7, #0]
	voltage = ADC_ReadChannels(ADC_CHANNEL_0);
 80011fa:	2001      	movs	r0, #1
 80011fc:	f000 f884 	bl	8001308 <ADC_ReadChannels>
 8001200:	4603      	mov	r3, r0
 8001202:	80fb      	strh	r3, [r7, #6]
	outvoltage = __LL_ADC_CALC_DATA_TO_VOLTAGE(3300, voltage, ADC_RESOLUTION_12B);
 8001204:	88fb      	ldrh	r3, [r7, #6]
 8001206:	f640 42e4 	movw	r2, #3300	@ 0xce4
 800120a:	fb02 f303 	mul.w	r3, r2, r3
 800120e:	461a      	mov	r2, r3
 8001210:	4b06      	ldr	r3, [pc, #24]	@ (800122c <SYS_GetADC0+0x40>)
 8001212:	fba3 1302 	umull	r1, r3, r3, r2
 8001216:	1ad2      	subs	r2, r2, r3
 8001218:	0852      	lsrs	r2, r2, #1
 800121a:	4413      	add	r3, r2
 800121c:	0adb      	lsrs	r3, r3, #11
 800121e:	603b      	str	r3, [r7, #0]
	return outvoltage;
 8001220:	683b      	ldr	r3, [r7, #0]
 8001222:	b29b      	uxth	r3, r3
}
 8001224:	4618      	mov	r0, r3
 8001226:	3708      	adds	r7, #8
 8001228:	46bd      	mov	sp, r7
 800122a:	bd80      	pop	{r7, pc}
 800122c:	00100101 	.word	0x00100101

08001230 <SYS_GetADC1>:

uint16_t SYS_GetADC1(void)
{
 8001230:	b580      	push	{r7, lr}
 8001232:	b082      	sub	sp, #8
 8001234:	af00      	add	r7, sp, #0
	uint16_t voltage = 0;
 8001236:	2300      	movs	r3, #0
 8001238:	80fb      	strh	r3, [r7, #6]
	uint32_t outvoltage = 0;
 800123a:	2300      	movs	r3, #0
 800123c:	603b      	str	r3, [r7, #0]
	voltage = ADC_ReadChannels(ADC_CHANNEL_1);
 800123e:	480c      	ldr	r0, [pc, #48]	@ (8001270 <SYS_GetADC1+0x40>)
 8001240:	f000 f862 	bl	8001308 <ADC_ReadChannels>
 8001244:	4603      	mov	r3, r0
 8001246:	80fb      	strh	r3, [r7, #6]
	outvoltage = __LL_ADC_CALC_DATA_TO_VOLTAGE(3300, voltage, ADC_RESOLUTION_12B);
 8001248:	88fb      	ldrh	r3, [r7, #6]
 800124a:	f640 42e4 	movw	r2, #3300	@ 0xce4
 800124e:	fb02 f303 	mul.w	r3, r2, r3
 8001252:	461a      	mov	r2, r3
 8001254:	4b07      	ldr	r3, [pc, #28]	@ (8001274 <SYS_GetADC1+0x44>)
 8001256:	fba3 1302 	umull	r1, r3, r3, r2
 800125a:	1ad2      	subs	r2, r2, r3
 800125c:	0852      	lsrs	r2, r2, #1
 800125e:	4413      	add	r3, r2
 8001260:	0adb      	lsrs	r3, r3, #11
 8001262:	603b      	str	r3, [r7, #0]
	return outvoltage;
 8001264:	683b      	ldr	r3, [r7, #0]
 8001266:	b29b      	uxth	r3, r3
}
 8001268:	4618      	mov	r0, r3
 800126a:	3708      	adds	r7, #8
 800126c:	46bd      	mov	sp, r7
 800126e:	bd80      	pop	{r7, pc}
 8001270:	04000002 	.word	0x04000002
 8001274:	00100101 	.word	0x00100101

08001278 <SYS_GetADC2>:

uint16_t SYS_GetADC2(void)
{
 8001278:	b580      	push	{r7, lr}
 800127a:	b082      	sub	sp, #8
 800127c:	af00      	add	r7, sp, #0
	uint16_t voltage = 0;
 800127e:	2300      	movs	r3, #0
 8001280:	80fb      	strh	r3, [r7, #6]
	uint32_t outvoltage = 0;
 8001282:	2300      	movs	r3, #0
 8001284:	603b      	str	r3, [r7, #0]
	voltage = ADC_ReadChannels(ADC_CHANNEL_2);
 8001286:	480c      	ldr	r0, [pc, #48]	@ (80012b8 <SYS_GetADC2+0x40>)
 8001288:	f000 f83e 	bl	8001308 <ADC_ReadChannels>
 800128c:	4603      	mov	r3, r0
 800128e:	80fb      	strh	r3, [r7, #6]
	outvoltage = __LL_ADC_CALC_DATA_TO_VOLTAGE(3300, voltage, ADC_RESOLUTION_12B);
 8001290:	88fb      	ldrh	r3, [r7, #6]
 8001292:	f640 42e4 	movw	r2, #3300	@ 0xce4
 8001296:	fb02 f303 	mul.w	r3, r2, r3
 800129a:	461a      	mov	r2, r3
 800129c:	4b07      	ldr	r3, [pc, #28]	@ (80012bc <SYS_GetADC2+0x44>)
 800129e:	fba3 1302 	umull	r1, r3, r3, r2
 80012a2:	1ad2      	subs	r2, r2, r3
 80012a4:	0852      	lsrs	r2, r2, #1
 80012a6:	4413      	add	r3, r2
 80012a8:	0adb      	lsrs	r3, r3, #11
 80012aa:	603b      	str	r3, [r7, #0]
	return outvoltage;
 80012ac:	683b      	ldr	r3, [r7, #0]
 80012ae:	b29b      	uxth	r3, r3
}
 80012b0:	4618      	mov	r0, r3
 80012b2:	3708      	adds	r7, #8
 80012b4:	46bd      	mov	sp, r7
 80012b6:	bd80      	pop	{r7, pc}
 80012b8:	08000004 	.word	0x08000004
 80012bc:	00100101 	.word	0x00100101

080012c0 <SYS_GetADC3>:

uint16_t SYS_GetADC3(void)
{
 80012c0:	b580      	push	{r7, lr}
 80012c2:	b082      	sub	sp, #8
 80012c4:	af00      	add	r7, sp, #0
	uint16_t voltage = 0;
 80012c6:	2300      	movs	r3, #0
 80012c8:	80fb      	strh	r3, [r7, #6]
	uint32_t outvoltage = 0;
 80012ca:	2300      	movs	r3, #0
 80012cc:	603b      	str	r3, [r7, #0]
	voltage = ADC_ReadChannels(ADC_CHANNEL_3);
 80012ce:	480c      	ldr	r0, [pc, #48]	@ (8001300 <SYS_GetADC3+0x40>)
 80012d0:	f000 f81a 	bl	8001308 <ADC_ReadChannels>
 80012d4:	4603      	mov	r3, r0
 80012d6:	80fb      	strh	r3, [r7, #6]
	outvoltage = __LL_ADC_CALC_DATA_TO_VOLTAGE(3300, voltage, ADC_RESOLUTION_12B);
 80012d8:	88fb      	ldrh	r3, [r7, #6]
 80012da:	f640 42e4 	movw	r2, #3300	@ 0xce4
 80012de:	fb02 f303 	mul.w	r3, r2, r3
 80012e2:	461a      	mov	r2, r3
 80012e4:	4b07      	ldr	r3, [pc, #28]	@ (8001304 <SYS_GetADC3+0x44>)
 80012e6:	fba3 1302 	umull	r1, r3, r3, r2
 80012ea:	1ad2      	subs	r2, r2, r3
 80012ec:	0852      	lsrs	r2, r2, #1
 80012ee:	4413      	add	r3, r2
 80012f0:	0adb      	lsrs	r3, r3, #11
 80012f2:	603b      	str	r3, [r7, #0]
	return outvoltage;
 80012f4:	683b      	ldr	r3, [r7, #0]
 80012f6:	b29b      	uxth	r3, r3
}
 80012f8:	4618      	mov	r0, r3
 80012fa:	3708      	adds	r7, #8
 80012fc:	46bd      	mov	sp, r7
 80012fe:	bd80      	pop	{r7, pc}
 8001300:	0c000008 	.word	0x0c000008
 8001304:	00100101 	.word	0x00100101

08001308 <ADC_ReadChannels>:
/* USER CODE END PrFD */

static uint32_t ADC_ReadChannels(uint32_t channel)
{
 8001308:	b580      	push	{r7, lr}
 800130a:	b086      	sub	sp, #24
 800130c:	af00      	add	r7, sp, #0
 800130e:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN ADC_ReadChannels_1 */

  /* USER CODE END ADC_ReadChannels_1 */
  uint32_t ADCxConvertedValues = 0;
 8001310:	2300      	movs	r3, #0
 8001312:	617b      	str	r3, [r7, #20]
  ADC_ChannelConfTypeDef sConfig = {0};
 8001314:	f107 0308 	add.w	r3, r7, #8
 8001318:	2200      	movs	r2, #0
 800131a:	601a      	str	r2, [r3, #0]
 800131c:	605a      	str	r2, [r3, #4]
 800131e:	609a      	str	r2, [r3, #8]

  MX_ADC_Init();
 8001320:	f7ff fe1a 	bl	8000f58 <MX_ADC_Init>

  /* Start Calibration */
  if (HAL_ADCEx_Calibration_Start(&hadc) != HAL_OK)
 8001324:	481a      	ldr	r0, [pc, #104]	@ (8001390 <ADC_ReadChannels+0x88>)
 8001326:	f002 fe96 	bl	8004056 <HAL_ADCEx_Calibration_Start>
 800132a:	4603      	mov	r3, r0
 800132c:	2b00      	cmp	r3, #0
 800132e:	d001      	beq.n	8001334 <ADC_ReadChannels+0x2c>
  {
    Error_Handler();
 8001330:	f000 fc8a 	bl	8001c48 <Error_Handler>
  }

  /* Configure Regular Channel */
  sConfig.Channel = channel;
 8001334:	687b      	ldr	r3, [r7, #4]
 8001336:	60bb      	str	r3, [r7, #8]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 8001338:	2300      	movs	r3, #0
 800133a:	60fb      	str	r3, [r7, #12]
  sConfig.SamplingTime = ADC_SAMPLINGTIME_COMMON_1;
 800133c:	2300      	movs	r3, #0
 800133e:	613b      	str	r3, [r7, #16]
  if (HAL_ADC_ConfigChannel(&hadc, &sConfig) != HAL_OK)
 8001340:	f107 0308 	add.w	r3, r7, #8
 8001344:	4619      	mov	r1, r3
 8001346:	4812      	ldr	r0, [pc, #72]	@ (8001390 <ADC_ReadChannels+0x88>)
 8001348:	f002 fba2 	bl	8003a90 <HAL_ADC_ConfigChannel>
 800134c:	4603      	mov	r3, r0
 800134e:	2b00      	cmp	r3, #0
 8001350:	d001      	beq.n	8001356 <ADC_ReadChannels+0x4e>
  {
    Error_Handler();
 8001352:	f000 fc79 	bl	8001c48 <Error_Handler>
  }

  if (HAL_ADC_Start(&hadc) != HAL_OK)
 8001356:	480e      	ldr	r0, [pc, #56]	@ (8001390 <ADC_ReadChannels+0x88>)
 8001358:	f002 fa7e 	bl	8003858 <HAL_ADC_Start>
 800135c:	4603      	mov	r3, r0
 800135e:	2b00      	cmp	r3, #0
 8001360:	d001      	beq.n	8001366 <ADC_ReadChannels+0x5e>
  {
    /* Start Error */
    Error_Handler();
 8001362:	f000 fc71 	bl	8001c48 <Error_Handler>
  }
  /** Wait for end of conversion */
  HAL_ADC_PollForConversion(&hadc, HAL_MAX_DELAY);
 8001366:	f04f 31ff 	mov.w	r1, #4294967295
 800136a:	4809      	ldr	r0, [pc, #36]	@ (8001390 <ADC_ReadChannels+0x88>)
 800136c:	f002 faec 	bl	8003948 <HAL_ADC_PollForConversion>

  /** Wait for end of conversion */
  HAL_ADC_Stop(&hadc);   /* it calls also ADC_Disable() */
 8001370:	4807      	ldr	r0, [pc, #28]	@ (8001390 <ADC_ReadChannels+0x88>)
 8001372:	f002 fab7 	bl	80038e4 <HAL_ADC_Stop>

  ADCxConvertedValues = HAL_ADC_GetValue(&hadc);
 8001376:	4806      	ldr	r0, [pc, #24]	@ (8001390 <ADC_ReadChannels+0x88>)
 8001378:	f002 fb7d 	bl	8003a76 <HAL_ADC_GetValue>
 800137c:	6178      	str	r0, [r7, #20]

  HAL_ADC_DeInit(&hadc);
 800137e:	4804      	ldr	r0, [pc, #16]	@ (8001390 <ADC_ReadChannels+0x88>)
 8001380:	f002 f9de 	bl	8003740 <HAL_ADC_DeInit>

  return ADCxConvertedValues;
 8001384:	697b      	ldr	r3, [r7, #20]
  /* USER CODE BEGIN ADC_ReadChannels_2 */

  /* USER CODE END ADC_ReadChannels_2 */
}
 8001386:	4618      	mov	r0, r3
 8001388:	3718      	adds	r7, #24
 800138a:	46bd      	mov	sp, r7
 800138c:	bd80      	pop	{r7, pc}
 800138e:	bf00      	nop
 8001390:	20000164 	.word	0x20000164

08001394 <LL_AHB1_GRP1_EnableClock>:
{
 8001394:	b480      	push	{r7}
 8001396:	b085      	sub	sp, #20
 8001398:	af00      	add	r7, sp, #0
 800139a:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->AHB1ENR, Periphs);
 800139c:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80013a0:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 80013a2:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 80013a6:	687b      	ldr	r3, [r7, #4]
 80013a8:	4313      	orrs	r3, r2
 80013aa:	648b      	str	r3, [r1, #72]	@ 0x48
  tmpreg = READ_BIT(RCC->AHB1ENR, Periphs);
 80013ac:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80013b0:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 80013b2:	687b      	ldr	r3, [r7, #4]
 80013b4:	4013      	ands	r3, r2
 80013b6:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 80013b8:	68fb      	ldr	r3, [r7, #12]
}
 80013ba:	bf00      	nop
 80013bc:	3714      	adds	r7, #20
 80013be:	46bd      	mov	sp, r7
 80013c0:	bc80      	pop	{r7}
 80013c2:	4770      	bx	lr

080013c4 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
void MX_DMA_Init(void)
{
 80013c4:	b580      	push	{r7, lr}
 80013c6:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMAMUX1_CLK_ENABLE();
 80013c8:	2004      	movs	r0, #4
 80013ca:	f7ff ffe3 	bl	8001394 <LL_AHB1_GRP1_EnableClock>
  __HAL_RCC_DMA1_CLK_ENABLE();
 80013ce:	2001      	movs	r0, #1
 80013d0:	f7ff ffe0 	bl	8001394 <LL_AHB1_GRP1_EnableClock>

  /* DMA interrupt init */
  /* DMA1_Channel1_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel1_IRQn, 2, 0);
 80013d4:	2200      	movs	r2, #0
 80013d6:	2102      	movs	r1, #2
 80013d8:	200b      	movs	r0, #11
 80013da:	f002 ffe2 	bl	80043a2 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel1_IRQn);
 80013de:	200b      	movs	r0, #11
 80013e0:	f002 fff9 	bl	80043d6 <HAL_NVIC_EnableIRQ>
  /* DMA1_Channel2_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel2_IRQn, 0, 0);
 80013e4:	2200      	movs	r2, #0
 80013e6:	2100      	movs	r1, #0
 80013e8:	200c      	movs	r0, #12
 80013ea:	f002 ffda 	bl	80043a2 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel2_IRQn);
 80013ee:	200c      	movs	r0, #12
 80013f0:	f002 fff1 	bl	80043d6 <HAL_NVIC_EnableIRQ>

}
 80013f4:	bf00      	nop
 80013f6:	bd80      	pop	{r7, pc}

080013f8 <FLASH_IF_Write>:
  /* USER CODE END FLASH_IF_DeInit_2 */
  return ret_status;
}

FLASH_IF_StatusTypedef FLASH_IF_Write(void *pDestination, const void *pSource, uint32_t uLength)
{
 80013f8:	b580      	push	{r7, lr}
 80013fa:	b086      	sub	sp, #24
 80013fc:	af00      	add	r7, sp, #0
 80013fe:	60f8      	str	r0, [r7, #12]
 8001400:	60b9      	str	r1, [r7, #8]
 8001402:	607a      	str	r2, [r7, #4]
  FLASH_IF_StatusTypedef ret_status = FLASH_IF_ERROR;
 8001404:	23ff      	movs	r3, #255	@ 0xff
 8001406:	75fb      	strb	r3, [r7, #23]
  /* USER CODE BEGIN FLASH_IF_Write_1 */

  /* USER CODE END FLASH_IF_Write_1 */
  if (IS_FLASH_MAIN_MEM_ADDRESS((uint32_t)pDestination))
 8001408:	68fb      	ldr	r3, [r7, #12]
 800140a:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800140e:	d311      	bcc.n	8001434 <FLASH_IF_Write+0x3c>
 8001410:	4b0b      	ldr	r3, [pc, #44]	@ (8001440 <FLASH_IF_Write+0x48>)
 8001412:	681b      	ldr	r3, [r3, #0]
 8001414:	029a      	lsls	r2, r3, #10
 8001416:	4b0b      	ldr	r3, [pc, #44]	@ (8001444 <FLASH_IF_Write+0x4c>)
 8001418:	4013      	ands	r3, r2
 800141a:	f103 6300 	add.w	r3, r3, #134217728	@ 0x8000000
 800141e:	3b01      	subs	r3, #1
 8001420:	68fa      	ldr	r2, [r7, #12]
 8001422:	4293      	cmp	r3, r2
 8001424:	d306      	bcc.n	8001434 <FLASH_IF_Write+0x3c>
  {
    ret_status = FLASH_IF_INT_Write(pDestination, pSource, uLength);
 8001426:	687a      	ldr	r2, [r7, #4]
 8001428:	68b9      	ldr	r1, [r7, #8]
 800142a:	68f8      	ldr	r0, [r7, #12]
 800142c:	f000 f85a 	bl	80014e4 <FLASH_IF_INT_Write>
 8001430:	4603      	mov	r3, r0
 8001432:	75fb      	strb	r3, [r7, #23]
  }
  /* USER CODE BEGIN FLASH_IF_Write_2 */

  /* USER CODE END FLASH_IF_Write_2 */
  return ret_status;
 8001434:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 8001438:	4618      	mov	r0, r3
 800143a:	3718      	adds	r7, #24
 800143c:	46bd      	mov	sp, r7
 800143e:	bd80      	pop	{r7, pc}
 8001440:	1fff75e0 	.word	0x1fff75e0
 8001444:	03fffc00 	.word	0x03fffc00

08001448 <FLASH_IF_Read>:

FLASH_IF_StatusTypedef FLASH_IF_Read(void *pDestination, const void *pSource, uint32_t uLength)
{
 8001448:	b580      	push	{r7, lr}
 800144a:	b086      	sub	sp, #24
 800144c:	af00      	add	r7, sp, #0
 800144e:	60f8      	str	r0, [r7, #12]
 8001450:	60b9      	str	r1, [r7, #8]
 8001452:	607a      	str	r2, [r7, #4]
  FLASH_IF_StatusTypedef ret_status = FLASH_IF_ERROR;
 8001454:	23ff      	movs	r3, #255	@ 0xff
 8001456:	75fb      	strb	r3, [r7, #23]
  /* USER CODE BEGIN FLASH_IF_Read_1 */

  /* USER CODE END FLASH_IF_Read_1 */
  if (IS_FLASH_MAIN_MEM_ADDRESS((uint32_t)pSource))
 8001458:	68bb      	ldr	r3, [r7, #8]
 800145a:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800145e:	d311      	bcc.n	8001484 <FLASH_IF_Read+0x3c>
 8001460:	4b0b      	ldr	r3, [pc, #44]	@ (8001490 <FLASH_IF_Read+0x48>)
 8001462:	681b      	ldr	r3, [r3, #0]
 8001464:	029a      	lsls	r2, r3, #10
 8001466:	4b0b      	ldr	r3, [pc, #44]	@ (8001494 <FLASH_IF_Read+0x4c>)
 8001468:	4013      	ands	r3, r2
 800146a:	f103 6300 	add.w	r3, r3, #134217728	@ 0x8000000
 800146e:	3b01      	subs	r3, #1
 8001470:	68ba      	ldr	r2, [r7, #8]
 8001472:	4293      	cmp	r3, r2
 8001474:	d306      	bcc.n	8001484 <FLASH_IF_Read+0x3c>
  {
    ret_status = FLASH_IF_INT_Read(pDestination, pSource, uLength);
 8001476:	687a      	ldr	r2, [r7, #4]
 8001478:	68b9      	ldr	r1, [r7, #8]
 800147a:	68f8      	ldr	r0, [r7, #12]
 800147c:	f000 f93a 	bl	80016f4 <FLASH_IF_INT_Read>
 8001480:	4603      	mov	r3, r0
 8001482:	75fb      	strb	r3, [r7, #23]
  }
  /* USER CODE BEGIN FLASH_IF_Read_2 */

  /* USER CODE END FLASH_IF_Read_2 */
  return ret_status;
 8001484:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 8001488:	4618      	mov	r0, r3
 800148a:	3718      	adds	r7, #24
 800148c:	46bd      	mov	sp, r7
 800148e:	bd80      	pop	{r7, pc}
 8001490:	1fff75e0 	.word	0x1fff75e0
 8001494:	03fffc00 	.word	0x03fffc00

08001498 <FLASH_IF_Erase>:

FLASH_IF_StatusTypedef FLASH_IF_Erase(void *pStart, uint32_t uLength)
{
 8001498:	b580      	push	{r7, lr}
 800149a:	b084      	sub	sp, #16
 800149c:	af00      	add	r7, sp, #0
 800149e:	6078      	str	r0, [r7, #4]
 80014a0:	6039      	str	r1, [r7, #0]
  FLASH_IF_StatusTypedef ret_status = FLASH_IF_ERROR;
 80014a2:	23ff      	movs	r3, #255	@ 0xff
 80014a4:	73fb      	strb	r3, [r7, #15]
  /* USER CODE BEGIN FLASH_IF_Erase_1 */

  /* USER CODE END FLASH_IF_Erase_1 */
  /* Check Flash start address */
  if (IS_FLASH_MAIN_MEM_ADDRESS((uint32_t)pStart))
 80014a6:	687b      	ldr	r3, [r7, #4]
 80014a8:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 80014ac:	d310      	bcc.n	80014d0 <FLASH_IF_Erase+0x38>
 80014ae:	4b0b      	ldr	r3, [pc, #44]	@ (80014dc <FLASH_IF_Erase+0x44>)
 80014b0:	681b      	ldr	r3, [r3, #0]
 80014b2:	029a      	lsls	r2, r3, #10
 80014b4:	4b0a      	ldr	r3, [pc, #40]	@ (80014e0 <FLASH_IF_Erase+0x48>)
 80014b6:	4013      	ands	r3, r2
 80014b8:	f103 6300 	add.w	r3, r3, #134217728	@ 0x8000000
 80014bc:	3b01      	subs	r3, #1
 80014be:	687a      	ldr	r2, [r7, #4]
 80014c0:	4293      	cmp	r3, r2
 80014c2:	d305      	bcc.n	80014d0 <FLASH_IF_Erase+0x38>
  {
    ret_status = FLASH_IF_INT_Erase(pStart, uLength);
 80014c4:	6839      	ldr	r1, [r7, #0]
 80014c6:	6878      	ldr	r0, [r7, #4]
 80014c8:	f000 f932 	bl	8001730 <FLASH_IF_INT_Erase>
 80014cc:	4603      	mov	r3, r0
 80014ce:	73fb      	strb	r3, [r7, #15]
  }
  /* USER CODE BEGIN FLASH_IF_Erase_2 */

  /* USER CODE END FLASH_IF_Erase_2 */
  return ret_status;
 80014d0:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 80014d4:	4618      	mov	r0, r3
 80014d6:	3710      	adds	r7, #16
 80014d8:	46bd      	mov	sp, r7
 80014da:	bd80      	pop	{r7, pc}
 80014dc:	1fff75e0 	.word	0x1fff75e0
 80014e0:	03fffc00 	.word	0x03fffc00

080014e4 <FLASH_IF_INT_Write>:

/* Private Functions Definition -----------------------------------------------*/

/* Private Functions : internal flash -----------------------------------------*/
static FLASH_IF_StatusTypedef FLASH_IF_INT_Write(void *pDestination, const void *pSource, uint32_t uLength)
{
 80014e4:	b580      	push	{r7, lr}
 80014e6:	b090      	sub	sp, #64	@ 0x40
 80014e8:	af00      	add	r7, sp, #0
 80014ea:	60f8      	str	r0, [r7, #12]
 80014ec:	60b9      	str	r1, [r7, #8]
 80014ee:	607a      	str	r2, [r7, #4]
  FLASH_IF_StatusTypedef ret_status = FLASH_IF_OK;
 80014f0:	2300      	movs	r3, #0
 80014f2:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
  /* USER CODE BEGIN FLASH_IF_INT_Write_1 */

  /* USER CODE END FLASH_IF_INT_Write_1 */
  uint32_t uDest = (uint32_t)pDestination;
 80014f6:	68fb      	ldr	r3, [r7, #12]
 80014f8:	63bb      	str	r3, [r7, #56]	@ 0x38
  uint32_t uSource = (uint32_t)pSource;
 80014fa:	68bb      	ldr	r3, [r7, #8]
 80014fc:	637b      	str	r3, [r7, #52]	@ 0x34
  uint32_t length = uLength;
 80014fe:	687b      	ldr	r3, [r7, #4]
 8001500:	633b      	str	r3, [r7, #48]	@ 0x30
  uint32_t number_pages;
  uint32_t current_dest;
  uint32_t current_source;
  uint32_t current_length;

  if ((pDestination == NULL) || (pSource == NULL) || !IS_ADDR_ALIGNED_64BITS(uLength)
 8001502:	68fb      	ldr	r3, [r7, #12]
 8001504:	2b00      	cmp	r3, #0
 8001506:	d00c      	beq.n	8001522 <FLASH_IF_INT_Write+0x3e>
 8001508:	68bb      	ldr	r3, [r7, #8]
 800150a:	2b00      	cmp	r3, #0
 800150c:	d009      	beq.n	8001522 <FLASH_IF_INT_Write+0x3e>
 800150e:	687b      	ldr	r3, [r7, #4]
 8001510:	f003 0307 	and.w	r3, r3, #7
 8001514:	2b00      	cmp	r3, #0
 8001516:	d104      	bne.n	8001522 <FLASH_IF_INT_Write+0x3e>
      || !IS_ADDR_ALIGNED_64BITS((uint32_t)pDestination))
 8001518:	68fb      	ldr	r3, [r7, #12]
 800151a:	f003 0307 	and.w	r3, r3, #7
 800151e:	2b00      	cmp	r3, #0
 8001520:	d002      	beq.n	8001528 <FLASH_IF_INT_Write+0x44>
  {
    return FLASH_IF_PARAM_ERROR;
 8001522:	f06f 0305 	mvn.w	r3, #5
 8001526:	e0da      	b.n	80016de <FLASH_IF_INT_Write+0x1fa>
  }

  /* Clear error flags raised during previous operation */
  ret_status = FLASH_IF_INT_Clear_Error();
 8001528:	f000 f992 	bl	8001850 <FLASH_IF_INT_Clear_Error>
 800152c:	4603      	mov	r3, r0
 800152e:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f

  if (ret_status == FLASH_IF_OK)
 8001532:	f997 303f 	ldrsb.w	r3, [r7, #63]	@ 0x3f
 8001536:	2b00      	cmp	r3, #0
 8001538:	f040 80cf 	bne.w	80016da <FLASH_IF_INT_Write+0x1f6>
  {
    /* Unlock the Flash to enable the flash control register access */
    if (HAL_FLASH_Unlock() == HAL_OK)
 800153c:	f003 fb96 	bl	8004c6c <HAL_FLASH_Unlock>
 8001540:	4603      	mov	r3, r0
 8001542:	2b00      	cmp	r3, #0
 8001544:	f040 80c6 	bne.w	80016d4 <FLASH_IF_INT_Write+0x1f0>
    {
      start_page_index = PAGE_INDEX(uDest);
 8001548:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800154a:	f103 4278 	add.w	r2, r3, #4160749568	@ 0xf8000000
 800154e:	4b66      	ldr	r3, [pc, #408]	@ (80016e8 <FLASH_IF_INT_Write+0x204>)
 8001550:	681b      	ldr	r3, [r3, #0]
 8001552:	0299      	lsls	r1, r3, #10
 8001554:	4b65      	ldr	r3, [pc, #404]	@ (80016ec <FLASH_IF_INT_Write+0x208>)
 8001556:	400b      	ands	r3, r1
 8001558:	fbb2 f1f3 	udiv	r1, r2, r3
 800155c:	fb01 f303 	mul.w	r3, r1, r3
 8001560:	1ad3      	subs	r3, r2, r3
 8001562:	0adb      	lsrs	r3, r3, #11
 8001564:	61bb      	str	r3, [r7, #24]
      number_pages = PAGE_INDEX(uDest + uLength - 1U) - start_page_index + 1U;
 8001566:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8001568:	687b      	ldr	r3, [r7, #4]
 800156a:	4413      	add	r3, r2
 800156c:	f103 4378 	add.w	r3, r3, #4160749568	@ 0xf8000000
 8001570:	3b01      	subs	r3, #1
 8001572:	4a5d      	ldr	r2, [pc, #372]	@ (80016e8 <FLASH_IF_INT_Write+0x204>)
 8001574:	6812      	ldr	r2, [r2, #0]
 8001576:	0291      	lsls	r1, r2, #10
 8001578:	4a5c      	ldr	r2, [pc, #368]	@ (80016ec <FLASH_IF_INT_Write+0x208>)
 800157a:	400a      	ands	r2, r1
 800157c:	fbb3 f1f2 	udiv	r1, r3, r2
 8001580:	fb01 f202 	mul.w	r2, r1, r2
 8001584:	1a9b      	subs	r3, r3, r2
 8001586:	0ada      	lsrs	r2, r3, #11
 8001588:	69bb      	ldr	r3, [r7, #24]
 800158a:	1ad3      	subs	r3, r2, r3
 800158c:	3301      	adds	r3, #1
 800158e:	617b      	str	r3, [r7, #20]

      if (number_pages > 1)
 8001590:	697b      	ldr	r3, [r7, #20]
 8001592:	2b01      	cmp	r3, #1
 8001594:	d905      	bls.n	80015a2 <FLASH_IF_INT_Write+0xbe>
      {
        length = FLASH_PAGE_SIZE - (uDest % FLASH_PAGE_SIZE);
 8001596:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8001598:	f3c3 030a 	ubfx	r3, r3, #0, #11
 800159c:	f5c3 6300 	rsb	r3, r3, #2048	@ 0x800
 80015a0:	633b      	str	r3, [r7, #48]	@ 0x30
      }

      for (page_index = start_page_index; page_index < (start_page_index + number_pages); page_index++)
 80015a2:	69bb      	ldr	r3, [r7, #24]
 80015a4:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80015a6:	e089      	b.n	80016bc <FLASH_IF_INT_Write+0x1d8>
      {
        page_address = page_index * FLASH_PAGE_SIZE + FLASH_BASE;
 80015a8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80015aa:	f503 3380 	add.w	r3, r3, #65536	@ 0x10000
 80015ae:	02db      	lsls	r3, r3, #11
 80015b0:	613b      	str	r3, [r7, #16]
        if (FLASH_IF_INT_IsEmpty(pDestination, length) != FLASH_IF_MEM_EMPTY)
 80015b2:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 80015b4:	68f8      	ldr	r0, [r7, #12]
 80015b6:	f000 f925 	bl	8001804 <FLASH_IF_INT_IsEmpty>
 80015ba:	4603      	mov	r3, r0
 80015bc:	2b00      	cmp	r3, #0
 80015be:	d031      	beq.n	8001624 <FLASH_IF_INT_Write+0x140>
        {
          if (pAllocatedBuffer == NULL)
 80015c0:	4b4b      	ldr	r3, [pc, #300]	@ (80016f0 <FLASH_IF_INT_Write+0x20c>)
 80015c2:	681b      	ldr	r3, [r3, #0]
 80015c4:	2b00      	cmp	r3, #0
 80015c6:	d103      	bne.n	80015d0 <FLASH_IF_INT_Write+0xec>
          {
            ret_status = FLASH_IF_PARAM_ERROR;
 80015c8:	23fa      	movs	r3, #250	@ 0xfa
 80015ca:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
            break; /* exit for loop */
 80015ce:	e07e      	b.n	80016ce <FLASH_IF_INT_Write+0x1ea>
          }

          /* backup initial Flash page data in RAM area */
          FLASH_IF_INT_Read(pAllocatedBuffer, (const void *)page_address, FLASH_PAGE_SIZE);
 80015d0:	4b47      	ldr	r3, [pc, #284]	@ (80016f0 <FLASH_IF_INT_Write+0x20c>)
 80015d2:	681b      	ldr	r3, [r3, #0]
 80015d4:	6939      	ldr	r1, [r7, #16]
 80015d6:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 80015da:	4618      	mov	r0, r3
 80015dc:	f000 f88a 	bl	80016f4 <FLASH_IF_INT_Read>
          /* copy fragment into RAM area */
          UTIL_MEM_cpy_8(&pAllocatedBuffer[uDest % FLASH_PAGE_SIZE], (const void *)uSource, length);
 80015e0:	4b43      	ldr	r3, [pc, #268]	@ (80016f0 <FLASH_IF_INT_Write+0x20c>)
 80015e2:	681a      	ldr	r2, [r3, #0]
 80015e4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80015e6:	f3c3 030a 	ubfx	r3, r3, #0, #11
 80015ea:	4413      	add	r3, r2
 80015ec:	6b79      	ldr	r1, [r7, #52]	@ 0x34
 80015ee:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80015f0:	b292      	uxth	r2, r2
 80015f2:	4618      	mov	r0, r3
 80015f4:	f019 fd8e 	bl	801b114 <UTIL_MEM_cpy_8>

          /*  erase the Flash sector, to avoid writing twice in RAM */
          if (FLASH_IF_INT_Erase((void *)page_address, FLASH_PAGE_SIZE) != FLASH_IF_OK)
 80015f8:	693b      	ldr	r3, [r7, #16]
 80015fa:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 80015fe:	4618      	mov	r0, r3
 8001600:	f000 f896 	bl	8001730 <FLASH_IF_INT_Erase>
 8001604:	4603      	mov	r3, r0
 8001606:	2b00      	cmp	r3, #0
 8001608:	d003      	beq.n	8001612 <FLASH_IF_INT_Write+0x12e>
          {
            ret_status = FLASH_IF_ERASE_ERROR;
 800160a:	23fe      	movs	r3, #254	@ 0xfe
 800160c:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
            break; /* exit for loop */
 8001610:	e05d      	b.n	80016ce <FLASH_IF_INT_Write+0x1ea>
          }

          /* copy the whole flash sector including fragment from RAM to Flash */
          current_dest = page_address;
 8001612:	693b      	ldr	r3, [r7, #16]
 8001614:	627b      	str	r3, [r7, #36]	@ 0x24
          current_source = (uint32_t)pAllocatedBuffer;
 8001616:	4b36      	ldr	r3, [pc, #216]	@ (80016f0 <FLASH_IF_INT_Write+0x20c>)
 8001618:	681b      	ldr	r3, [r3, #0]
 800161a:	623b      	str	r3, [r7, #32]
          current_length = FLASH_PAGE_SIZE;
 800161c:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 8001620:	61fb      	str	r3, [r7, #28]
 8001622:	e005      	b.n	8001630 <FLASH_IF_INT_Write+0x14c>
        }
        else
        {
          /* write a part of flash page from selected source data */
          current_dest = uDest;
 8001624:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8001626:	627b      	str	r3, [r7, #36]	@ 0x24
          current_source = uSource;
 8001628:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800162a:	623b      	str	r3, [r7, #32]
          current_length = length;
 800162c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800162e:	61fb      	str	r3, [r7, #28]
        }

        for (address_offset = 0U; address_offset < current_length; address_offset += 8U)
 8001630:	2300      	movs	r3, #0
 8001632:	62bb      	str	r3, [r7, #40]	@ 0x28
 8001634:	e026      	b.n	8001684 <FLASH_IF_INT_Write+0x1a0>
        {
          /* Device voltage range supposed to be [2.7V to 3.6V], the operation will be done by word */
          if (HAL_FLASH_Program(FLASH_TYPEPROGRAM_DOUBLEWORD, current_dest,
                                *((uint64_t *)(current_source + address_offset))) == HAL_OK)
 8001636:	6a3a      	ldr	r2, [r7, #32]
 8001638:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800163a:	4413      	add	r3, r2
          if (HAL_FLASH_Program(FLASH_TYPEPROGRAM_DOUBLEWORD, current_dest,
 800163c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001640:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8001642:	2001      	movs	r0, #1
 8001644:	f003 face 	bl	8004be4 <HAL_FLASH_Program>
 8001648:	4603      	mov	r3, r0
 800164a:	2b00      	cmp	r3, #0
 800164c:	d113      	bne.n	8001676 <FLASH_IF_INT_Write+0x192>
          {
            /* Check the written value */
            if (*(uint64_t *)current_dest != *(uint64_t *)(current_source + address_offset))
 800164e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001650:	e9d3 0100 	ldrd	r0, r1, [r3]
 8001654:	6a3a      	ldr	r2, [r7, #32]
 8001656:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8001658:	4413      	add	r3, r2
 800165a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800165e:	4299      	cmp	r1, r3
 8001660:	bf08      	it	eq
 8001662:	4290      	cmpeq	r0, r2
 8001664:	d003      	beq.n	800166e <FLASH_IF_INT_Write+0x18a>
            {
              /* Flash content doesn't match SRAM content */
              ret_status = FLASH_IF_WRITE_ERROR;
 8001666:	23fc      	movs	r3, #252	@ 0xfc
 8001668:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
              break;
 800166c:	e00e      	b.n	800168c <FLASH_IF_INT_Write+0x1a8>
            }
            /* Increment FLASH Destination address */
            current_dest = current_dest + 8U;
 800166e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001670:	3308      	adds	r3, #8
 8001672:	627b      	str	r3, [r7, #36]	@ 0x24
 8001674:	e003      	b.n	800167e <FLASH_IF_INT_Write+0x19a>
          }
          else
          {
            /* Error occurred while writing data in Flash memory */
            ret_status = FLASH_IF_WRITE_ERROR;
 8001676:	23fc      	movs	r3, #252	@ 0xfc
 8001678:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
            break;
 800167c:	e006      	b.n	800168c <FLASH_IF_INT_Write+0x1a8>
        for (address_offset = 0U; address_offset < current_length; address_offset += 8U)
 800167e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8001680:	3308      	adds	r3, #8
 8001682:	62bb      	str	r3, [r7, #40]	@ 0x28
 8001684:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8001686:	69fb      	ldr	r3, [r7, #28]
 8001688:	429a      	cmp	r2, r3
 800168a:	d3d4      	bcc.n	8001636 <FLASH_IF_INT_Write+0x152>
          }
        }

        if (ret_status != FLASH_IF_OK)
 800168c:	f997 303f 	ldrsb.w	r3, [r7, #63]	@ 0x3f
 8001690:	2b00      	cmp	r3, #0
 8001692:	d11b      	bne.n	80016cc <FLASH_IF_INT_Write+0x1e8>
          /* Error occurred while writing data in Flash memory */
          break;
        }

        /* Increment FLASH destination address, source address, and decrease remaining length */
        uDest += length;
 8001694:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8001696:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8001698:	4413      	add	r3, r2
 800169a:	63bb      	str	r3, [r7, #56]	@ 0x38
        uSource += length;
 800169c:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800169e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80016a0:	4413      	add	r3, r2
 80016a2:	637b      	str	r3, [r7, #52]	@ 0x34
        length = ((uLength - length) > FLASH_PAGE_SIZE) ? FLASH_PAGE_SIZE : uLength - length;
 80016a4:	687a      	ldr	r2, [r7, #4]
 80016a6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80016a8:	1ad3      	subs	r3, r2, r3
 80016aa:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80016ae:	bf28      	it	cs
 80016b0:	f44f 6300 	movcs.w	r3, #2048	@ 0x800
 80016b4:	633b      	str	r3, [r7, #48]	@ 0x30
      for (page_index = start_page_index; page_index < (start_page_index + number_pages); page_index++)
 80016b6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80016b8:	3301      	adds	r3, #1
 80016ba:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80016bc:	69ba      	ldr	r2, [r7, #24]
 80016be:	697b      	ldr	r3, [r7, #20]
 80016c0:	4413      	add	r3, r2
 80016c2:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80016c4:	429a      	cmp	r2, r3
 80016c6:	f4ff af6f 	bcc.w	80015a8 <FLASH_IF_INT_Write+0xc4>
 80016ca:	e000      	b.n	80016ce <FLASH_IF_INT_Write+0x1ea>
          break;
 80016cc:	bf00      	nop
      }

      /* Lock the Flash to disable the flash control register access (recommended
       * to protect the FLASH memory against possible unwanted operation) */
      HAL_FLASH_Lock();
 80016ce:	f003 faef 	bl	8004cb0 <HAL_FLASH_Lock>
 80016d2:	e002      	b.n	80016da <FLASH_IF_INT_Write+0x1f6>
    }
    else
    {
      ret_status = FLASH_IF_LOCK_ERROR;
 80016d4:	23fb      	movs	r3, #251	@ 0xfb
 80016d6:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
    }
  }
  /* USER CODE BEGIN FLASH_IF_INT_Write_2 */

  /* USER CODE END FLASH_IF_INT_Write_2 */
  return ret_status;
 80016da:	f997 303f 	ldrsb.w	r3, [r7, #63]	@ 0x3f
}
 80016de:	4618      	mov	r0, r3
 80016e0:	3740      	adds	r7, #64	@ 0x40
 80016e2:	46bd      	mov	sp, r7
 80016e4:	bd80      	pop	{r7, pc}
 80016e6:	bf00      	nop
 80016e8:	1fff75e0 	.word	0x1fff75e0
 80016ec:	03fffc00 	.word	0x03fffc00
 80016f0:	200001c8 	.word	0x200001c8

080016f4 <FLASH_IF_INT_Read>:

static FLASH_IF_StatusTypedef FLASH_IF_INT_Read(void *pDestination, const void *pSource, uint32_t uLength)
{
 80016f4:	b580      	push	{r7, lr}
 80016f6:	b086      	sub	sp, #24
 80016f8:	af00      	add	r7, sp, #0
 80016fa:	60f8      	str	r0, [r7, #12]
 80016fc:	60b9      	str	r1, [r7, #8]
 80016fe:	607a      	str	r2, [r7, #4]
  FLASH_IF_StatusTypedef ret_status = FLASH_IF_OK;
 8001700:	2300      	movs	r3, #0
 8001702:	75fb      	strb	r3, [r7, #23]
  /* USER CODE BEGIN FLASH_IF_INT_Read_1 */

  /* USER CODE END FLASH_IF_INT_Read_1 */
  if ((pDestination == NULL) || (pSource == NULL))
 8001704:	68fb      	ldr	r3, [r7, #12]
 8001706:	2b00      	cmp	r3, #0
 8001708:	d002      	beq.n	8001710 <FLASH_IF_INT_Read+0x1c>
 800170a:	68bb      	ldr	r3, [r7, #8]
 800170c:	2b00      	cmp	r3, #0
 800170e:	d102      	bne.n	8001716 <FLASH_IF_INT_Read+0x22>
  {
    return FLASH_IF_PARAM_ERROR;
 8001710:	f06f 0305 	mvn.w	r3, #5
 8001714:	e008      	b.n	8001728 <FLASH_IF_INT_Read+0x34>
  }

  UTIL_MEM_cpy_8(pDestination, pSource, uLength);
 8001716:	687b      	ldr	r3, [r7, #4]
 8001718:	b29b      	uxth	r3, r3
 800171a:	461a      	mov	r2, r3
 800171c:	68b9      	ldr	r1, [r7, #8]
 800171e:	68f8      	ldr	r0, [r7, #12]
 8001720:	f019 fcf8 	bl	801b114 <UTIL_MEM_cpy_8>
  /* USER CODE BEGIN FLASH_IF_INT_Read_2 */

  /* USER CODE END FLASH_IF_INT_Read_2 */
  return ret_status;
 8001724:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 8001728:	4618      	mov	r0, r3
 800172a:	3718      	adds	r7, #24
 800172c:	46bd      	mov	sp, r7
 800172e:	bd80      	pop	{r7, pc}

08001730 <FLASH_IF_INT_Erase>:

static FLASH_IF_StatusTypedef FLASH_IF_INT_Erase(void *pStart, uint32_t uLength)
{
 8001730:	b580      	push	{r7, lr}
 8001732:	b088      	sub	sp, #32
 8001734:	af00      	add	r7, sp, #0
 8001736:	6078      	str	r0, [r7, #4]
 8001738:	6039      	str	r1, [r7, #0]
  FLASH_IF_StatusTypedef ret_status = FLASH_IF_OK;
 800173a:	2300      	movs	r3, #0
 800173c:	77fb      	strb	r3, [r7, #31]
  /* USER CODE BEGIN FLASH_IF_INT_Erase_1 */

  /* USER CODE END FLASH_IF_INT_Erase_1 */
  HAL_StatusTypeDef hal_status = HAL_ERROR;
 800173e:	2301      	movs	r3, #1
 8001740:	77bb      	strb	r3, [r7, #30]
  uint32_t page_error = 0U;
 8001742:	2300      	movs	r3, #0
 8001744:	617b      	str	r3, [r7, #20]
  uint32_t uStart = (uint32_t)pStart;
 8001746:	687b      	ldr	r3, [r7, #4]
 8001748:	61bb      	str	r3, [r7, #24]
  FLASH_EraseInitTypeDef erase_init;

  if (pStart == NULL)
 800174a:	687b      	ldr	r3, [r7, #4]
 800174c:	2b00      	cmp	r3, #0
 800174e:	d102      	bne.n	8001756 <FLASH_IF_INT_Erase+0x26>
  {
    return FLASH_IF_PARAM_ERROR;
 8001750:	f06f 0305 	mvn.w	r3, #5
 8001754:	e04e      	b.n	80017f4 <FLASH_IF_INT_Erase+0xc4>
  }

  /* Clear error flags raised during previous operation */
  ret_status = FLASH_IF_INT_Clear_Error();
 8001756:	f000 f87b 	bl	8001850 <FLASH_IF_INT_Clear_Error>
 800175a:	4603      	mov	r3, r0
 800175c:	77fb      	strb	r3, [r7, #31]

  if (ret_status == FLASH_IF_OK)
 800175e:	f997 301f 	ldrsb.w	r3, [r7, #31]
 8001762:	2b00      	cmp	r3, #0
 8001764:	d144      	bne.n	80017f0 <FLASH_IF_INT_Erase+0xc0>
  {
    /* Unlock the Flash to enable the flash control register access */
    if (HAL_FLASH_Unlock() == HAL_OK)
 8001766:	f003 fa81 	bl	8004c6c <HAL_FLASH_Unlock>
 800176a:	4603      	mov	r3, r0
 800176c:	2b00      	cmp	r3, #0
 800176e:	d13d      	bne.n	80017ec <FLASH_IF_INT_Erase+0xbc>
    {
      erase_init.TypeErase = FLASH_TYPEERASE_PAGES;
 8001770:	2302      	movs	r3, #2
 8001772:	60bb      	str	r3, [r7, #8]
      erase_init.Page = PAGE_INDEX(uStart);
 8001774:	69bb      	ldr	r3, [r7, #24]
 8001776:	f103 4278 	add.w	r2, r3, #4160749568	@ 0xf8000000
 800177a:	4b20      	ldr	r3, [pc, #128]	@ (80017fc <FLASH_IF_INT_Erase+0xcc>)
 800177c:	681b      	ldr	r3, [r3, #0]
 800177e:	0299      	lsls	r1, r3, #10
 8001780:	4b1f      	ldr	r3, [pc, #124]	@ (8001800 <FLASH_IF_INT_Erase+0xd0>)
 8001782:	400b      	ands	r3, r1
 8001784:	fbb2 f1f3 	udiv	r1, r2, r3
 8001788:	fb01 f303 	mul.w	r3, r1, r3
 800178c:	1ad3      	subs	r3, r2, r3
 800178e:	0adb      	lsrs	r3, r3, #11
 8001790:	60fb      	str	r3, [r7, #12]
      /* Get the number of pages to erase from 1st page */
      erase_init.NbPages = PAGE_INDEX(uStart + uLength - 1U) - erase_init.Page + 1U;
 8001792:	69ba      	ldr	r2, [r7, #24]
 8001794:	683b      	ldr	r3, [r7, #0]
 8001796:	4413      	add	r3, r2
 8001798:	f103 4378 	add.w	r3, r3, #4160749568	@ 0xf8000000
 800179c:	3b01      	subs	r3, #1
 800179e:	4a17      	ldr	r2, [pc, #92]	@ (80017fc <FLASH_IF_INT_Erase+0xcc>)
 80017a0:	6812      	ldr	r2, [r2, #0]
 80017a2:	0291      	lsls	r1, r2, #10
 80017a4:	4a16      	ldr	r2, [pc, #88]	@ (8001800 <FLASH_IF_INT_Erase+0xd0>)
 80017a6:	400a      	ands	r2, r1
 80017a8:	fbb3 f1f2 	udiv	r1, r3, r2
 80017ac:	fb01 f202 	mul.w	r2, r1, r2
 80017b0:	1a9b      	subs	r3, r3, r2
 80017b2:	0ada      	lsrs	r2, r3, #11
 80017b4:	68fb      	ldr	r3, [r7, #12]
 80017b6:	1ad3      	subs	r3, r2, r3
 80017b8:	3301      	adds	r3, #1
 80017ba:	613b      	str	r3, [r7, #16]

      /* Erase the Page */
      hal_status = HAL_FLASHEx_Erase(&erase_init, &page_error);
 80017bc:	f107 0214 	add.w	r2, r7, #20
 80017c0:	f107 0308 	add.w	r3, r7, #8
 80017c4:	4611      	mov	r1, r2
 80017c6:	4618      	mov	r0, r3
 80017c8:	f003 fb52 	bl	8004e70 <HAL_FLASHEx_Erase>
 80017cc:	4603      	mov	r3, r0
 80017ce:	77bb      	strb	r3, [r7, #30]

      if (hal_status != HAL_OK)
 80017d0:	7fbb      	ldrb	r3, [r7, #30]
 80017d2:	2b00      	cmp	r3, #0
 80017d4:	d007      	beq.n	80017e6 <FLASH_IF_INT_Erase+0xb6>
      {
        ret_status = (hal_status == HAL_BUSY) ? FLASH_IF_BUSY : FLASH_IF_ERASE_ERROR;
 80017d6:	7fbb      	ldrb	r3, [r7, #30]
 80017d8:	2b02      	cmp	r3, #2
 80017da:	d101      	bne.n	80017e0 <FLASH_IF_INT_Erase+0xb0>
 80017dc:	2301      	movs	r3, #1
 80017de:	e001      	b.n	80017e4 <FLASH_IF_INT_Erase+0xb4>
 80017e0:	f06f 0301 	mvn.w	r3, #1
 80017e4:	77fb      	strb	r3, [r7, #31]
      }

      /* Lock the Flash to disable the flash control register access (recommended
       * to protect the FLASH memory against possible unwanted operation) */
      HAL_FLASH_Lock();
 80017e6:	f003 fa63 	bl	8004cb0 <HAL_FLASH_Lock>
 80017ea:	e001      	b.n	80017f0 <FLASH_IF_INT_Erase+0xc0>
    }
    else
    {
      ret_status = FLASH_IF_LOCK_ERROR;
 80017ec:	23fb      	movs	r3, #251	@ 0xfb
 80017ee:	77fb      	strb	r3, [r7, #31]
    }
  }
  /* USER CODE BEGIN FLASH_IF_INT_Erase_2 */

  /* USER CODE END FLASH_IF_INT_Erase_2 */
  return ret_status;
 80017f0:	f997 301f 	ldrsb.w	r3, [r7, #31]
}
 80017f4:	4618      	mov	r0, r3
 80017f6:	3720      	adds	r7, #32
 80017f8:	46bd      	mov	sp, r7
 80017fa:	bd80      	pop	{r7, pc}
 80017fc:	1fff75e0 	.word	0x1fff75e0
 8001800:	03fffc00 	.word	0x03fffc00

08001804 <FLASH_IF_INT_IsEmpty>:

static int32_t FLASH_IF_INT_IsEmpty(void *pStart, uint32_t uLength)
{
 8001804:	b480      	push	{r7}
 8001806:	b085      	sub	sp, #20
 8001808:	af00      	add	r7, sp, #0
 800180a:	6078      	str	r0, [r7, #4]
 800180c:	6039      	str	r1, [r7, #0]
  int32_t status = FLASH_IF_MEM_EMPTY;
 800180e:	2300      	movs	r3, #0
 8001810:	60fb      	str	r3, [r7, #12]
  /* USER CODE BEGIN FLASH_IF_INT_IsEmpty_1 */

  /* USER CODE END FLASH_IF_INT_IsEmpty_1 */
  uint32_t index;
  for (index = 0; index < uLength; index += 8)
 8001812:	2300      	movs	r3, #0
 8001814:	60bb      	str	r3, [r7, #8]
 8001816:	e011      	b.n	800183c <FLASH_IF_INT_IsEmpty+0x38>
  {
    if (*(uint64_t *)pStart != UINT64_MAX)
 8001818:	687b      	ldr	r3, [r7, #4]
 800181a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800181e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001822:	bf08      	it	eq
 8001824:	f1b2 3fff 	cmpeq.w	r2, #4294967295
 8001828:	d002      	beq.n	8001830 <FLASH_IF_INT_IsEmpty+0x2c>
    {
      status = FLASH_IF_MEM_NOT_EMPTY;
 800182a:	2301      	movs	r3, #1
 800182c:	60fb      	str	r3, [r7, #12]
      break;
 800182e:	e009      	b.n	8001844 <FLASH_IF_INT_IsEmpty+0x40>
    }
    pStart = (void *)((uint32_t)pStart + 8U);
 8001830:	687b      	ldr	r3, [r7, #4]
 8001832:	3308      	adds	r3, #8
 8001834:	607b      	str	r3, [r7, #4]
  for (index = 0; index < uLength; index += 8)
 8001836:	68bb      	ldr	r3, [r7, #8]
 8001838:	3308      	adds	r3, #8
 800183a:	60bb      	str	r3, [r7, #8]
 800183c:	68ba      	ldr	r2, [r7, #8]
 800183e:	683b      	ldr	r3, [r7, #0]
 8001840:	429a      	cmp	r2, r3
 8001842:	d3e9      	bcc.n	8001818 <FLASH_IF_INT_IsEmpty+0x14>
  }
  /* USER CODE BEGIN FLASH_IF_INT_IsEmpty_2 */

  /* USER CODE END FLASH_IF_INT_IsEmpty_2 */
  return status;
 8001844:	68fb      	ldr	r3, [r7, #12]
}
 8001846:	4618      	mov	r0, r3
 8001848:	3714      	adds	r7, #20
 800184a:	46bd      	mov	sp, r7
 800184c:	bc80      	pop	{r7}
 800184e:	4770      	bx	lr

08001850 <FLASH_IF_INT_Clear_Error>:

static FLASH_IF_StatusTypedef FLASH_IF_INT_Clear_Error(void)
{
 8001850:	b580      	push	{r7, lr}
 8001852:	b082      	sub	sp, #8
 8001854:	af00      	add	r7, sp, #0
  FLASH_IF_StatusTypedef ret_status = FLASH_IF_LOCK_ERROR;
 8001856:	23fb      	movs	r3, #251	@ 0xfb
 8001858:	71fb      	strb	r3, [r7, #7]
  /* USER CODE BEGIN FLASH_IF_INT_Clear_Error_1 */

  /* USER CODE END FLASH_IF_INT_Clear_Error_1 */
  /* Unlock the Program memory */
  if (HAL_FLASH_Unlock() == HAL_OK)
 800185a:	f003 fa07 	bl	8004c6c <HAL_FLASH_Unlock>
 800185e:	4603      	mov	r3, r0
 8001860:	2b00      	cmp	r3, #0
 8001862:	d110      	bne.n	8001886 <FLASH_IF_INT_Clear_Error+0x36>
  {
    /* Clear all FLASH flags */
    __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_ALL_ERRORS);
 8001864:	4b0b      	ldr	r3, [pc, #44]	@ (8001894 <FLASH_IF_INT_Clear_Error+0x44>)
 8001866:	699b      	ldr	r3, [r3, #24]
 8001868:	4a0a      	ldr	r2, [pc, #40]	@ (8001894 <FLASH_IF_INT_Clear_Error+0x44>)
 800186a:	f043 4340 	orr.w	r3, r3, #3221225472	@ 0xc0000000
 800186e:	6193      	str	r3, [r2, #24]
 8001870:	4b08      	ldr	r3, [pc, #32]	@ (8001894 <FLASH_IF_INT_Clear_Error+0x44>)
 8001872:	f24c 32fa 	movw	r2, #50170	@ 0xc3fa
 8001876:	611a      	str	r2, [r3, #16]
    /* Unlock the Program memory */
    if (HAL_FLASH_Lock() == HAL_OK)
 8001878:	f003 fa1a 	bl	8004cb0 <HAL_FLASH_Lock>
 800187c:	4603      	mov	r3, r0
 800187e:	2b00      	cmp	r3, #0
 8001880:	d101      	bne.n	8001886 <FLASH_IF_INT_Clear_Error+0x36>
    {
      ret_status = FLASH_IF_OK;
 8001882:	2300      	movs	r3, #0
 8001884:	71fb      	strb	r3, [r7, #7]
    }
  }
  /* USER CODE BEGIN FLASH_IF_INT_Clear_Error_2 */

  /* USER CODE END FLASH_IF_INT_Clear_Error_2 */
  return ret_status;
 8001886:	f997 3007 	ldrsb.w	r3, [r7, #7]
}
 800188a:	4618      	mov	r0, r3
 800188c:	3708      	adds	r7, #8
 800188e:	46bd      	mov	sp, r7
 8001890:	bd80      	pop	{r7, pc}
 8001892:	bf00      	nop
 8001894:	58004000 	.word	0x58004000

08001898 <LL_AHB2_GRP1_EnableClock>:
{
 8001898:	b480      	push	{r7}
 800189a:	b085      	sub	sp, #20
 800189c:	af00      	add	r7, sp, #0
 800189e:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->AHB2ENR, Periphs);
 80018a0:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80018a4:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 80018a6:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 80018aa:	687b      	ldr	r3, [r7, #4]
 80018ac:	4313      	orrs	r3, r2
 80018ae:	64cb      	str	r3, [r1, #76]	@ 0x4c
  tmpreg = READ_BIT(RCC->AHB2ENR, Periphs);
 80018b0:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80018b4:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 80018b6:	687b      	ldr	r3, [r7, #4]
 80018b8:	4013      	ands	r3, r2
 80018ba:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 80018bc:	68fb      	ldr	r3, [r7, #12]
}
 80018be:	bf00      	nop
 80018c0:	3714      	adds	r7, #20
 80018c2:	46bd      	mov	sp, r7
 80018c4:	bc80      	pop	{r7}
 80018c6:	4770      	bx	lr

080018c8 <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 80018c8:	b580      	push	{r7, lr}
 80018ca:	b086      	sub	sp, #24
 80018cc:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80018ce:	1d3b      	adds	r3, r7, #4
 80018d0:	2200      	movs	r2, #0
 80018d2:	601a      	str	r2, [r3, #0]
 80018d4:	605a      	str	r2, [r3, #4]
 80018d6:	609a      	str	r2, [r3, #8]
 80018d8:	60da      	str	r2, [r3, #12]
 80018da:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80018dc:	2001      	movs	r0, #1
 80018de:	f7ff ffdb 	bl	8001898 <LL_AHB2_GRP1_EnableClock>
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80018e2:	2002      	movs	r0, #2
 80018e4:	f7ff ffd8 	bl	8001898 <LL_AHB2_GRP1_EnableClock>
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80018e8:	2004      	movs	r0, #4
 80018ea:	f7ff ffd5 	bl	8001898 <LL_AHB2_GRP1_EnableClock>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, LED2_Pin|VCC_OUT_EN_Pin|RF_CTRL1_Pin|RF_CTRL2_Pin, GPIO_PIN_RESET);
 80018ee:	2200      	movs	r2, #0
 80018f0:	f248 0131 	movw	r1, #32817	@ 0x8031
 80018f4:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80018f8:	f003 fdbc 	bl	8005474 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, LED1_Pin|TPS_SEL_Pin, GPIO_PIN_RESET);
 80018fc:	2200      	movs	r2, #0
 80018fe:	f44f 4104 	mov.w	r1, #33792	@ 0x8400
 8001902:	4829      	ldr	r0, [pc, #164]	@ (80019a8 <MX_GPIO_Init+0xe0>)
 8001904:	f003 fdb6 	bl	8005474 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, RS485_RE_Pin|RS485_DE_Pin, GPIO_PIN_RESET);
 8001908:	2200      	movs	r2, #0
 800190a:	2103      	movs	r1, #3
 800190c:	4827      	ldr	r0, [pc, #156]	@ (80019ac <MX_GPIO_Init+0xe4>)
 800190e:	f003 fdb1 	bl	8005474 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : LED2_Pin RF_CTRL1_Pin RF_CTRL2_Pin */
  GPIO_InitStruct.Pin = LED2_Pin|RF_CTRL1_Pin|RF_CTRL2_Pin;
 8001912:	f248 0330 	movw	r3, #32816	@ 0x8030
 8001916:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001918:	2301      	movs	r3, #1
 800191a:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800191c:	2300      	movs	r3, #0
 800191e:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001920:	2303      	movs	r3, #3
 8001922:	613b      	str	r3, [r7, #16]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001924:	1d3b      	adds	r3, r7, #4
 8001926:	4619      	mov	r1, r3
 8001928:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 800192c:	f003 fb74 	bl	8005018 <HAL_GPIO_Init>

  /*Configure GPIO pin : LED1_Pin */
  GPIO_InitStruct.Pin = LED1_Pin;
 8001930:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8001934:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001936:	2301      	movs	r3, #1
 8001938:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800193a:	2300      	movs	r3, #0
 800193c:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800193e:	2303      	movs	r3, #3
 8001940:	613b      	str	r3, [r7, #16]
  HAL_GPIO_Init(LED1_GPIO_Port, &GPIO_InitStruct);
 8001942:	1d3b      	adds	r3, r7, #4
 8001944:	4619      	mov	r1, r3
 8001946:	4818      	ldr	r0, [pc, #96]	@ (80019a8 <MX_GPIO_Init+0xe0>)
 8001948:	f003 fb66 	bl	8005018 <HAL_GPIO_Init>

  /*Configure GPIO pin : VCC_OUT_EN_Pin */
  GPIO_InitStruct.Pin = VCC_OUT_EN_Pin;
 800194c:	2301      	movs	r3, #1
 800194e:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001950:	2301      	movs	r3, #1
 8001952:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001954:	2300      	movs	r3, #0
 8001956:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001958:	2300      	movs	r3, #0
 800195a:	613b      	str	r3, [r7, #16]
  HAL_GPIO_Init(VCC_OUT_EN_GPIO_Port, &GPIO_InitStruct);
 800195c:	1d3b      	adds	r3, r7, #4
 800195e:	4619      	mov	r1, r3
 8001960:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001964:	f003 fb58 	bl	8005018 <HAL_GPIO_Init>

  /*Configure GPIO pins : RS485_RE_Pin RS485_DE_Pin */
  GPIO_InitStruct.Pin = RS485_RE_Pin|RS485_DE_Pin;
 8001968:	2303      	movs	r3, #3
 800196a:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800196c:	2301      	movs	r3, #1
 800196e:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001970:	2300      	movs	r3, #0
 8001972:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001974:	2300      	movs	r3, #0
 8001976:	613b      	str	r3, [r7, #16]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001978:	1d3b      	adds	r3, r7, #4
 800197a:	4619      	mov	r1, r3
 800197c:	480b      	ldr	r0, [pc, #44]	@ (80019ac <MX_GPIO_Init+0xe4>)
 800197e:	f003 fb4b 	bl	8005018 <HAL_GPIO_Init>

  /*Configure GPIO pin : TPS_SEL_Pin */
  GPIO_InitStruct.Pin = TPS_SEL_Pin;
 8001982:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8001986:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001988:	2301      	movs	r3, #1
 800198a:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800198c:	2300      	movs	r3, #0
 800198e:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001990:	2300      	movs	r3, #0
 8001992:	613b      	str	r3, [r7, #16]
  HAL_GPIO_Init(TPS_SEL_GPIO_Port, &GPIO_InitStruct);
 8001994:	1d3b      	adds	r3, r7, #4
 8001996:	4619      	mov	r1, r3
 8001998:	4803      	ldr	r0, [pc, #12]	@ (80019a8 <MX_GPIO_Init+0xe0>)
 800199a:	f003 fb3d 	bl	8005018 <HAL_GPIO_Init>

}
 800199e:	bf00      	nop
 80019a0:	3718      	adds	r7, #24
 80019a2:	46bd      	mov	sp, r7
 80019a4:	bd80      	pop	{r7, pc}
 80019a6:	bf00      	nop
 80019a8:	48000400 	.word	0x48000400
 80019ac:	48000800 	.word	0x48000800

080019b0 <LL_AHB2_GRP1_EnableClock>:
{
 80019b0:	b480      	push	{r7}
 80019b2:	b085      	sub	sp, #20
 80019b4:	af00      	add	r7, sp, #0
 80019b6:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->AHB2ENR, Periphs);
 80019b8:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80019bc:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 80019be:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 80019c2:	687b      	ldr	r3, [r7, #4]
 80019c4:	4313      	orrs	r3, r2
 80019c6:	64cb      	str	r3, [r1, #76]	@ 0x4c
  tmpreg = READ_BIT(RCC->AHB2ENR, Periphs);
 80019c8:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80019cc:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 80019ce:	687b      	ldr	r3, [r7, #4]
 80019d0:	4013      	ands	r3, r2
 80019d2:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 80019d4:	68fb      	ldr	r3, [r7, #12]
}
 80019d6:	bf00      	nop
 80019d8:	3714      	adds	r7, #20
 80019da:	46bd      	mov	sp, r7
 80019dc:	bc80      	pop	{r7}
 80019de:	4770      	bx	lr

080019e0 <LL_APB1_GRP1_EnableClock>:
{
 80019e0:	b480      	push	{r7}
 80019e2:	b085      	sub	sp, #20
 80019e4:	af00      	add	r7, sp, #0
 80019e6:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->APB1ENR1, Periphs);
 80019e8:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80019ec:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
 80019ee:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 80019f2:	687b      	ldr	r3, [r7, #4]
 80019f4:	4313      	orrs	r3, r2
 80019f6:	658b      	str	r3, [r1, #88]	@ 0x58
  tmpreg = READ_BIT(RCC->APB1ENR1, Periphs);
 80019f8:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80019fc:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
 80019fe:	687b      	ldr	r3, [r7, #4]
 8001a00:	4013      	ands	r3, r2
 8001a02:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8001a04:	68fb      	ldr	r3, [r7, #12]
}
 8001a06:	bf00      	nop
 8001a08:	3714      	adds	r7, #20
 8001a0a:	46bd      	mov	sp, r7
 8001a0c:	bc80      	pop	{r7}
 8001a0e:	4770      	bx	lr

08001a10 <MX_I2C1_Init>:

I2C_HandleTypeDef hi2c1;

/* I2C1 init function */
void MX_I2C1_Init(void)
{
 8001a10:	b580      	push	{r7, lr}
 8001a12:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8001a14:	4b1b      	ldr	r3, [pc, #108]	@ (8001a84 <MX_I2C1_Init+0x74>)
 8001a16:	4a1c      	ldr	r2, [pc, #112]	@ (8001a88 <MX_I2C1_Init+0x78>)
 8001a18:	601a      	str	r2, [r3, #0]
  hi2c1.Init.Timing = 0x10805D88;
 8001a1a:	4b1a      	ldr	r3, [pc, #104]	@ (8001a84 <MX_I2C1_Init+0x74>)
 8001a1c:	4a1b      	ldr	r2, [pc, #108]	@ (8001a8c <MX_I2C1_Init+0x7c>)
 8001a1e:	605a      	str	r2, [r3, #4]
  hi2c1.Init.OwnAddress1 = 0;
 8001a20:	4b18      	ldr	r3, [pc, #96]	@ (8001a84 <MX_I2C1_Init+0x74>)
 8001a22:	2200      	movs	r2, #0
 8001a24:	609a      	str	r2, [r3, #8]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8001a26:	4b17      	ldr	r3, [pc, #92]	@ (8001a84 <MX_I2C1_Init+0x74>)
 8001a28:	2201      	movs	r2, #1
 8001a2a:	60da      	str	r2, [r3, #12]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8001a2c:	4b15      	ldr	r3, [pc, #84]	@ (8001a84 <MX_I2C1_Init+0x74>)
 8001a2e:	2200      	movs	r2, #0
 8001a30:	611a      	str	r2, [r3, #16]
  hi2c1.Init.OwnAddress2 = 0;
 8001a32:	4b14      	ldr	r3, [pc, #80]	@ (8001a84 <MX_I2C1_Init+0x74>)
 8001a34:	2200      	movs	r2, #0
 8001a36:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 8001a38:	4b12      	ldr	r3, [pc, #72]	@ (8001a84 <MX_I2C1_Init+0x74>)
 8001a3a:	2200      	movs	r2, #0
 8001a3c:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8001a3e:	4b11      	ldr	r3, [pc, #68]	@ (8001a84 <MX_I2C1_Init+0x74>)
 8001a40:	2200      	movs	r2, #0
 8001a42:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8001a44:	4b0f      	ldr	r3, [pc, #60]	@ (8001a84 <MX_I2C1_Init+0x74>)
 8001a46:	2200      	movs	r2, #0
 8001a48:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8001a4a:	480e      	ldr	r0, [pc, #56]	@ (8001a84 <MX_I2C1_Init+0x74>)
 8001a4c:	f003 fd42 	bl	80054d4 <HAL_I2C_Init>
 8001a50:	4603      	mov	r3, r0
 8001a52:	2b00      	cmp	r3, #0
 8001a54:	d001      	beq.n	8001a5a <MX_I2C1_Init+0x4a>
  {
    Error_Handler();
 8001a56:	f000 f8f7 	bl	8001c48 <Error_Handler>
  }

  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c1, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 8001a5a:	2100      	movs	r1, #0
 8001a5c:	4809      	ldr	r0, [pc, #36]	@ (8001a84 <MX_I2C1_Init+0x74>)
 8001a5e:	f003 fdd4 	bl	800560a <HAL_I2CEx_ConfigAnalogFilter>
 8001a62:	4603      	mov	r3, r0
 8001a64:	2b00      	cmp	r3, #0
 8001a66:	d001      	beq.n	8001a6c <MX_I2C1_Init+0x5c>
  {
    Error_Handler();
 8001a68:	f000 f8ee 	bl	8001c48 <Error_Handler>
  }

  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c1, 0) != HAL_OK)
 8001a6c:	2100      	movs	r1, #0
 8001a6e:	4805      	ldr	r0, [pc, #20]	@ (8001a84 <MX_I2C1_Init+0x74>)
 8001a70:	f003 fe15 	bl	800569e <HAL_I2CEx_ConfigDigitalFilter>
 8001a74:	4603      	mov	r3, r0
 8001a76:	2b00      	cmp	r3, #0
 8001a78:	d001      	beq.n	8001a7e <MX_I2C1_Init+0x6e>
  {
    Error_Handler();
 8001a7a:	f000 f8e5 	bl	8001c48 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 8001a7e:	bf00      	nop
 8001a80:	bd80      	pop	{r7, pc}
 8001a82:	bf00      	nop
 8001a84:	200001cc 	.word	0x200001cc
 8001a88:	40005400 	.word	0x40005400
 8001a8c:	10805d88 	.word	0x10805d88

08001a90 <HAL_I2C_MspInit>:

void HAL_I2C_MspInit(I2C_HandleTypeDef* i2cHandle)
{
 8001a90:	b580      	push	{r7, lr}
 8001a92:	b096      	sub	sp, #88	@ 0x58
 8001a94:	af00      	add	r7, sp, #0
 8001a96:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001a98:	f107 0344 	add.w	r3, r7, #68	@ 0x44
 8001a9c:	2200      	movs	r2, #0
 8001a9e:	601a      	str	r2, [r3, #0]
 8001aa0:	605a      	str	r2, [r3, #4]
 8001aa2:	609a      	str	r2, [r3, #8]
 8001aa4:	60da      	str	r2, [r3, #12]
 8001aa6:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8001aa8:	f107 030c 	add.w	r3, r7, #12
 8001aac:	2238      	movs	r2, #56	@ 0x38
 8001aae:	2100      	movs	r1, #0
 8001ab0:	4618      	mov	r0, r3
 8001ab2:	f01a fd8b 	bl	801c5cc <memset>
  if(i2cHandle->Instance==I2C1)
 8001ab6:	687b      	ldr	r3, [r7, #4]
 8001ab8:	681b      	ldr	r3, [r3, #0]
 8001aba:	4a21      	ldr	r2, [pc, #132]	@ (8001b40 <HAL_I2C_MspInit+0xb0>)
 8001abc:	4293      	cmp	r3, r2
 8001abe:	d13a      	bne.n	8001b36 <HAL_I2C_MspInit+0xa6>

  /* USER CODE END I2C1_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_I2C1;
 8001ac0:	2340      	movs	r3, #64	@ 0x40
 8001ac2:	60fb      	str	r3, [r7, #12]
    PeriphClkInitStruct.I2c1ClockSelection = RCC_I2C1CLKSOURCE_PCLK1;
 8001ac4:	f44f 3340 	mov.w	r3, #196608	@ 0x30000
 8001ac8:	623b      	str	r3, [r7, #32]
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8001aca:	f107 030c 	add.w	r3, r7, #12
 8001ace:	4618      	mov	r0, r3
 8001ad0:	f005 f8a0 	bl	8006c14 <HAL_RCCEx_PeriphCLKConfig>
 8001ad4:	4603      	mov	r3, r0
 8001ad6:	2b00      	cmp	r3, #0
 8001ad8:	d001      	beq.n	8001ade <HAL_I2C_MspInit+0x4e>
    {
      Error_Handler();
 8001ada:	f000 f8b5 	bl	8001c48 <Error_Handler>
    }

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001ade:	2002      	movs	r0, #2
 8001ae0:	f7ff ff66 	bl	80019b0 <LL_AHB2_GRP1_EnableClock>
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001ae4:	2001      	movs	r0, #1
 8001ae6:	f7ff ff63 	bl	80019b0 <LL_AHB2_GRP1_EnableClock>
    /**I2C1 GPIO Configuration
    PB7     ------> I2C1_SDA
    PA9     ------> I2C1_SCL
    */
    GPIO_InitStruct.Pin = HDC_SDA_Pin;
 8001aea:	2380      	movs	r3, #128	@ 0x80
 8001aec:	647b      	str	r3, [r7, #68]	@ 0x44
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8001aee:	2312      	movs	r3, #18
 8001af0:	64bb      	str	r3, [r7, #72]	@ 0x48
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001af2:	2300      	movs	r3, #0
 8001af4:	64fb      	str	r3, [r7, #76]	@ 0x4c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001af6:	2300      	movs	r3, #0
 8001af8:	653b      	str	r3, [r7, #80]	@ 0x50
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8001afa:	2304      	movs	r3, #4
 8001afc:	657b      	str	r3, [r7, #84]	@ 0x54
    HAL_GPIO_Init(HDC_SDA_GPIO_Port, &GPIO_InitStruct);
 8001afe:	f107 0344 	add.w	r3, r7, #68	@ 0x44
 8001b02:	4619      	mov	r1, r3
 8001b04:	480f      	ldr	r0, [pc, #60]	@ (8001b44 <HAL_I2C_MspInit+0xb4>)
 8001b06:	f003 fa87 	bl	8005018 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = HDC_SCL_Pin;
 8001b0a:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8001b0e:	647b      	str	r3, [r7, #68]	@ 0x44
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8001b10:	2312      	movs	r3, #18
 8001b12:	64bb      	str	r3, [r7, #72]	@ 0x48
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001b14:	2300      	movs	r3, #0
 8001b16:	64fb      	str	r3, [r7, #76]	@ 0x4c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001b18:	2300      	movs	r3, #0
 8001b1a:	653b      	str	r3, [r7, #80]	@ 0x50
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8001b1c:	2304      	movs	r3, #4
 8001b1e:	657b      	str	r3, [r7, #84]	@ 0x54
    HAL_GPIO_Init(HDC_SCL_GPIO_Port, &GPIO_InitStruct);
 8001b20:	f107 0344 	add.w	r3, r7, #68	@ 0x44
 8001b24:	4619      	mov	r1, r3
 8001b26:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001b2a:	f003 fa75 	bl	8005018 <HAL_GPIO_Init>

    /* I2C1 clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8001b2e:	f44f 1000 	mov.w	r0, #2097152	@ 0x200000
 8001b32:	f7ff ff55 	bl	80019e0 <LL_APB1_GRP1_EnableClock>
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }
}
 8001b36:	bf00      	nop
 8001b38:	3758      	adds	r7, #88	@ 0x58
 8001b3a:	46bd      	mov	sp, r7
 8001b3c:	bd80      	pop	{r7, pc}
 8001b3e:	bf00      	nop
 8001b40:	40005400 	.word	0x40005400
 8001b44:	48000400 	.word	0x48000400

08001b48 <LL_RCC_LSE_SetDriveCapability>:
  *         @arg @ref LL_RCC_LSEDRIVE_MEDIUMHIGH
  *         @arg @ref LL_RCC_LSEDRIVE_HIGH
  * @retval None
  */
__STATIC_INLINE void LL_RCC_LSE_SetDriveCapability(uint32_t LSEDrive)
{
 8001b48:	b480      	push	{r7}
 8001b4a:	b083      	sub	sp, #12
 8001b4c:	af00      	add	r7, sp, #0
 8001b4e:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->BDCR, RCC_BDCR_LSEDRV, LSEDrive);
 8001b50:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8001b54:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8001b58:	f023 0218 	bic.w	r2, r3, #24
 8001b5c:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8001b60:	687b      	ldr	r3, [r7, #4]
 8001b62:	4313      	orrs	r3, r2
 8001b64:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
}
 8001b68:	bf00      	nop
 8001b6a:	370c      	adds	r7, #12
 8001b6c:	46bd      	mov	sp, r7
 8001b6e:	bc80      	pop	{r7}
 8001b70:	4770      	bx	lr

08001b72 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8001b72:	b580      	push	{r7, lr}
 8001b74:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8001b76:	f001 fa61 	bl	800303c <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8001b7a:	f000 f80b 	bl	8001b94 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8001b7e:	f7ff fea3 	bl	80018c8 <MX_GPIO_Init>
  MX_LoRaWAN_Init();
 8001b82:	f008 fbf5 	bl	800a370 <MX_LoRaWAN_Init>
  MX_USART2_UART_Init();
 8001b86:	f000 fed3 	bl	8002930 <MX_USART2_UART_Init>
  MX_I2C1_Init();
 8001b8a:	f7ff ff41 	bl	8001a10 <MX_I2C1_Init>
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
    /* USER CODE END WHILE */
    MX_LoRaWAN_Process();
 8001b8e:	f008 fbf7 	bl	800a380 <MX_LoRaWAN_Process>
 8001b92:	e7fc      	b.n	8001b8e <main+0x1c>

08001b94 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001b94:	b580      	push	{r7, lr}
 8001b96:	b09a      	sub	sp, #104	@ 0x68
 8001b98:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001b9a:	f107 0320 	add.w	r3, r7, #32
 8001b9e:	2248      	movs	r2, #72	@ 0x48
 8001ba0:	2100      	movs	r1, #0
 8001ba2:	4618      	mov	r0, r3
 8001ba4:	f01a fd12 	bl	801c5cc <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001ba8:	f107 0308 	add.w	r3, r7, #8
 8001bac:	2200      	movs	r2, #0
 8001bae:	601a      	str	r2, [r3, #0]
 8001bb0:	605a      	str	r2, [r3, #4]
 8001bb2:	609a      	str	r2, [r3, #8]
 8001bb4:	60da      	str	r2, [r3, #12]
 8001bb6:	611a      	str	r2, [r3, #16]
 8001bb8:	615a      	str	r2, [r3, #20]

  /** Configure LSE Drive Capability
  */
  HAL_PWR_EnableBkUpAccess();
 8001bba:	f003 fdbb 	bl	8005734 <HAL_PWR_EnableBkUpAccess>
  __HAL_RCC_LSEDRIVE_CONFIG(RCC_LSEDRIVE_LOW);
 8001bbe:	2000      	movs	r0, #0
 8001bc0:	f7ff ffc2 	bl	8001b48 <LL_RCC_LSE_SetDriveCapability>

  /** Configure the main internal regulator output voltage
  */
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8001bc4:	4b1f      	ldr	r3, [pc, #124]	@ (8001c44 <SystemClock_Config+0xb0>)
 8001bc6:	681b      	ldr	r3, [r3, #0]
 8001bc8:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 8001bcc:	4a1d      	ldr	r2, [pc, #116]	@ (8001c44 <SystemClock_Config+0xb0>)
 8001bce:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8001bd2:	6013      	str	r3, [r2, #0]
 8001bd4:	4b1b      	ldr	r3, [pc, #108]	@ (8001c44 <SystemClock_Config+0xb0>)
 8001bd6:	681b      	ldr	r3, [r3, #0]
 8001bd8:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 8001bdc:	607b      	str	r3, [r7, #4]
 8001bde:	687b      	ldr	r3, [r7, #4]

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_LSE|RCC_OSCILLATORTYPE_MSI;
 8001be0:	2324      	movs	r3, #36	@ 0x24
 8001be2:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.LSEState = RCC_LSE_ON;
 8001be4:	2381      	movs	r3, #129	@ 0x81
 8001be6:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_OscInitStruct.MSIState = RCC_MSI_ON;
 8001be8:	2301      	movs	r3, #1
 8001bea:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.MSICalibrationValue = RCC_MSICALIBRATION_DEFAULT;
 8001bec:	2300      	movs	r3, #0
 8001bee:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.MSIClockRange = RCC_MSIRANGE_11;
 8001bf0:	23b0      	movs	r3, #176	@ 0xb0
 8001bf2:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 8001bf4:	2300      	movs	r3, #0
 8001bf6:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001bf8:	f107 0320 	add.w	r3, r7, #32
 8001bfc:	4618      	mov	r0, r3
 8001bfe:	f004 f8e5 	bl	8005dcc <HAL_RCC_OscConfig>
 8001c02:	4603      	mov	r3, r0
 8001c04:	2b00      	cmp	r3, #0
 8001c06:	d001      	beq.n	8001c0c <SystemClock_Config+0x78>
  {
    Error_Handler();
 8001c08:	f000 f81e 	bl	8001c48 <Error_Handler>
  }

  /** Configure the SYSCLKSource, HCLK, PCLK1 and PCLK2 clocks dividers
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK3|RCC_CLOCKTYPE_HCLK
 8001c0c:	234f      	movs	r3, #79	@ 0x4f
 8001c0e:	60bb      	str	r3, [r7, #8]
                              |RCC_CLOCKTYPE_SYSCLK|RCC_CLOCKTYPE_PCLK1
                              |RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_MSI;
 8001c10:	2300      	movs	r3, #0
 8001c12:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001c14:	2300      	movs	r3, #0
 8001c16:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8001c18:	2300      	movs	r3, #0
 8001c1a:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8001c1c:	2300      	movs	r3, #0
 8001c1e:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.AHBCLK3Divider = RCC_SYSCLK_DIV1;
 8001c20:	2300      	movs	r3, #0
 8001c22:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8001c24:	f107 0308 	add.w	r3, r7, #8
 8001c28:	2102      	movs	r1, #2
 8001c2a:	4618      	mov	r0, r3
 8001c2c:	f004 fc50 	bl	80064d0 <HAL_RCC_ClockConfig>
 8001c30:	4603      	mov	r3, r0
 8001c32:	2b00      	cmp	r3, #0
 8001c34:	d001      	beq.n	8001c3a <SystemClock_Config+0xa6>
  {
    Error_Handler();
 8001c36:	f000 f807 	bl	8001c48 <Error_Handler>
  }
}
 8001c3a:	bf00      	nop
 8001c3c:	3768      	adds	r7, #104	@ 0x68
 8001c3e:	46bd      	mov	sp, r7
 8001c40:	bd80      	pop	{r7, pc}
 8001c42:	bf00      	nop
 8001c44:	58000400 	.word	0x58000400

08001c48 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001c48:	b480      	push	{r7}
 8001c4a:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001c4c:	b672      	cpsid	i
}
 8001c4e:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001c50:	bf00      	nop
 8001c52:	e7fd      	b.n	8001c50 <Error_Handler+0x8>

08001c54 <LL_RCC_EnableRTC>:
  * @brief  Enable RTC
  * @rmtoll BDCR         RTCEN         LL_RCC_EnableRTC
  * @retval None
  */
__STATIC_INLINE void LL_RCC_EnableRTC(void)
{
 8001c54:	b480      	push	{r7}
 8001c56:	af00      	add	r7, sp, #0
  SET_BIT(RCC->BDCR, RCC_BDCR_RTCEN);
 8001c58:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8001c5c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8001c60:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8001c64:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8001c68:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
}
 8001c6c:	bf00      	nop
 8001c6e:	46bd      	mov	sp, r7
 8001c70:	bc80      	pop	{r7}
 8001c72:	4770      	bx	lr

08001c74 <LL_APB1_GRP1_EnableClock>:
{
 8001c74:	b480      	push	{r7}
 8001c76:	b085      	sub	sp, #20
 8001c78:	af00      	add	r7, sp, #0
 8001c7a:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->APB1ENR1, Periphs);
 8001c7c:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8001c80:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
 8001c82:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8001c86:	687b      	ldr	r3, [r7, #4]
 8001c88:	4313      	orrs	r3, r2
 8001c8a:	658b      	str	r3, [r1, #88]	@ 0x58
  tmpreg = READ_BIT(RCC->APB1ENR1, Periphs);
 8001c8c:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8001c90:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
 8001c92:	687b      	ldr	r3, [r7, #4]
 8001c94:	4013      	ands	r3, r2
 8001c96:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8001c98:	68fb      	ldr	r3, [r7, #12]
}
 8001c9a:	bf00      	nop
 8001c9c:	3714      	adds	r7, #20
 8001c9e:	46bd      	mov	sp, r7
 8001ca0:	bc80      	pop	{r7}
 8001ca2:	4770      	bx	lr

08001ca4 <MX_RTC_Init>:

RTC_HandleTypeDef hrtc;

/* RTC init function */
void MX_RTC_Init(void)
{
 8001ca4:	b580      	push	{r7, lr}
 8001ca6:	b08c      	sub	sp, #48	@ 0x30
 8001ca8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN RTC_Init 0 */

  /* USER CODE END RTC_Init 0 */

  RTC_AlarmTypeDef sAlarm = {0};
 8001caa:	1d3b      	adds	r3, r7, #4
 8001cac:	222c      	movs	r2, #44	@ 0x2c
 8001cae:	2100      	movs	r1, #0
 8001cb0:	4618      	mov	r0, r3
 8001cb2:	f01a fc8b 	bl	801c5cc <memset>

  /* USER CODE END RTC_Init 1 */

  /** Initialize RTC Only
  */
  hrtc.Instance = RTC;
 8001cb6:	4b22      	ldr	r3, [pc, #136]	@ (8001d40 <MX_RTC_Init+0x9c>)
 8001cb8:	4a22      	ldr	r2, [pc, #136]	@ (8001d44 <MX_RTC_Init+0xa0>)
 8001cba:	601a      	str	r2, [r3, #0]
  hrtc.Init.AsynchPrediv = RTC_PREDIV_A;
 8001cbc:	4b20      	ldr	r3, [pc, #128]	@ (8001d40 <MX_RTC_Init+0x9c>)
 8001cbe:	221f      	movs	r2, #31
 8001cc0:	609a      	str	r2, [r3, #8]
  hrtc.Init.OutPut = RTC_OUTPUT_DISABLE;
 8001cc2:	4b1f      	ldr	r3, [pc, #124]	@ (8001d40 <MX_RTC_Init+0x9c>)
 8001cc4:	2200      	movs	r2, #0
 8001cc6:	611a      	str	r2, [r3, #16]
  hrtc.Init.OutPutRemap = RTC_OUTPUT_REMAP_NONE;
 8001cc8:	4b1d      	ldr	r3, [pc, #116]	@ (8001d40 <MX_RTC_Init+0x9c>)
 8001cca:	2200      	movs	r2, #0
 8001ccc:	615a      	str	r2, [r3, #20]
  hrtc.Init.OutPutPolarity = RTC_OUTPUT_POLARITY_HIGH;
 8001cce:	4b1c      	ldr	r3, [pc, #112]	@ (8001d40 <MX_RTC_Init+0x9c>)
 8001cd0:	2200      	movs	r2, #0
 8001cd2:	619a      	str	r2, [r3, #24]
  hrtc.Init.OutPutType = RTC_OUTPUT_TYPE_OPENDRAIN;
 8001cd4:	4b1a      	ldr	r3, [pc, #104]	@ (8001d40 <MX_RTC_Init+0x9c>)
 8001cd6:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 8001cda:	61da      	str	r2, [r3, #28]
  hrtc.Init.OutPutPullUp = RTC_OUTPUT_PULLUP_NONE;
 8001cdc:	4b18      	ldr	r3, [pc, #96]	@ (8001d40 <MX_RTC_Init+0x9c>)
 8001cde:	2200      	movs	r2, #0
 8001ce0:	621a      	str	r2, [r3, #32]
  hrtc.Init.BinMode = RTC_BINARY_ONLY;
 8001ce2:	4b17      	ldr	r3, [pc, #92]	@ (8001d40 <MX_RTC_Init+0x9c>)
 8001ce4:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8001ce8:	625a      	str	r2, [r3, #36]	@ 0x24
  if (HAL_RTC_Init(&hrtc) != HAL_OK)
 8001cea:	4815      	ldr	r0, [pc, #84]	@ (8001d40 <MX_RTC_Init+0x9c>)
 8001cec:	f005 f8ac 	bl	8006e48 <HAL_RTC_Init>
 8001cf0:	4603      	mov	r3, r0
 8001cf2:	2b00      	cmp	r3, #0
 8001cf4:	d001      	beq.n	8001cfa <MX_RTC_Init+0x56>
  {
    Error_Handler();
 8001cf6:	f7ff ffa7 	bl	8001c48 <Error_Handler>

  /* USER CODE END Check_RTC_BKUP */

  /** Initialize RTC and set the Time and Date
  */
  if (HAL_RTCEx_SetSSRU_IT(&hrtc) != HAL_OK)
 8001cfa:	4811      	ldr	r0, [pc, #68]	@ (8001d40 <MX_RTC_Init+0x9c>)
 8001cfc:	f005 fba2 	bl	8007444 <HAL_RTCEx_SetSSRU_IT>
 8001d00:	4603      	mov	r3, r0
 8001d02:	2b00      	cmp	r3, #0
 8001d04:	d001      	beq.n	8001d0a <MX_RTC_Init+0x66>
  {
    Error_Handler();
 8001d06:	f7ff ff9f 	bl	8001c48 <Error_Handler>
  }

  /** Enable the Alarm A
  */
  sAlarm.BinaryAutoClr = RTC_ALARMSUBSECONDBIN_AUTOCLR_NO;
 8001d0a:	2300      	movs	r3, #0
 8001d0c:	623b      	str	r3, [r7, #32]
  sAlarm.AlarmTime.SubSeconds = 0x0;
 8001d0e:	2300      	movs	r3, #0
 8001d10:	60bb      	str	r3, [r7, #8]
  sAlarm.AlarmMask = RTC_ALARMMASK_NONE;
 8001d12:	2300      	movs	r3, #0
 8001d14:	61bb      	str	r3, [r7, #24]
  sAlarm.AlarmSubSecondMask = RTC_ALARMSUBSECONDBINMASK_NONE;
 8001d16:	f04f 5300 	mov.w	r3, #536870912	@ 0x20000000
 8001d1a:	61fb      	str	r3, [r7, #28]
  sAlarm.Alarm = RTC_ALARM_A;
 8001d1c:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8001d20:	62fb      	str	r3, [r7, #44]	@ 0x2c
  if (HAL_RTC_SetAlarm_IT(&hrtc, &sAlarm, 0) != HAL_OK)
 8001d22:	1d3b      	adds	r3, r7, #4
 8001d24:	2200      	movs	r2, #0
 8001d26:	4619      	mov	r1, r3
 8001d28:	4805      	ldr	r0, [pc, #20]	@ (8001d40 <MX_RTC_Init+0x9c>)
 8001d2a:	f005 f90f 	bl	8006f4c <HAL_RTC_SetAlarm_IT>
 8001d2e:	4603      	mov	r3, r0
 8001d30:	2b00      	cmp	r3, #0
 8001d32:	d001      	beq.n	8001d38 <MX_RTC_Init+0x94>
  {
    Error_Handler();
 8001d34:	f7ff ff88 	bl	8001c48 <Error_Handler>
  }
  /* USER CODE BEGIN RTC_Init 2 */

  /* USER CODE END RTC_Init 2 */

}
 8001d38:	bf00      	nop
 8001d3a:	3730      	adds	r7, #48	@ 0x30
 8001d3c:	46bd      	mov	sp, r7
 8001d3e:	bd80      	pop	{r7, pc}
 8001d40:	20000220 	.word	0x20000220
 8001d44:	40002800 	.word	0x40002800

08001d48 <HAL_RTC_MspInit>:

void HAL_RTC_MspInit(RTC_HandleTypeDef* rtcHandle)
{
 8001d48:	b580      	push	{r7, lr}
 8001d4a:	b090      	sub	sp, #64	@ 0x40
 8001d4c:	af00      	add	r7, sp, #0
 8001d4e:	6078      	str	r0, [r7, #4]

  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8001d50:	f107 0308 	add.w	r3, r7, #8
 8001d54:	2238      	movs	r2, #56	@ 0x38
 8001d56:	2100      	movs	r1, #0
 8001d58:	4618      	mov	r0, r3
 8001d5a:	f01a fc37 	bl	801c5cc <memset>
  if(rtcHandle->Instance==RTC)
 8001d5e:	687b      	ldr	r3, [r7, #4]
 8001d60:	681b      	ldr	r3, [r3, #0]
 8001d62:	4a16      	ldr	r2, [pc, #88]	@ (8001dbc <HAL_RTC_MspInit+0x74>)
 8001d64:	4293      	cmp	r3, r2
 8001d66:	d125      	bne.n	8001db4 <HAL_RTC_MspInit+0x6c>

  /* USER CODE END RTC_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_RTC;
 8001d68:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8001d6c:	60bb      	str	r3, [r7, #8]
    PeriphClkInitStruct.RTCClockSelection = RCC_RTCCLKSOURCE_LSE;
 8001d6e:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8001d72:	63fb      	str	r3, [r7, #60]	@ 0x3c

    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8001d74:	f107 0308 	add.w	r3, r7, #8
 8001d78:	4618      	mov	r0, r3
 8001d7a:	f004 ff4b 	bl	8006c14 <HAL_RCCEx_PeriphCLKConfig>
 8001d7e:	4603      	mov	r3, r0
 8001d80:	2b00      	cmp	r3, #0
 8001d82:	d001      	beq.n	8001d88 <HAL_RTC_MspInit+0x40>
    {
      Error_Handler();
 8001d84:	f7ff ff60 	bl	8001c48 <Error_Handler>
    }

    /* RTC clock enable */
    __HAL_RCC_RTC_ENABLE();
 8001d88:	f7ff ff64 	bl	8001c54 <LL_RCC_EnableRTC>
    __HAL_RCC_RTCAPB_CLK_ENABLE();
 8001d8c:	f44f 6080 	mov.w	r0, #1024	@ 0x400
 8001d90:	f7ff ff70 	bl	8001c74 <LL_APB1_GRP1_EnableClock>

    /* RTC interrupt Init */
    HAL_NVIC_SetPriority(TAMP_STAMP_LSECSS_SSRU_IRQn, 0, 0);
 8001d94:	2200      	movs	r2, #0
 8001d96:	2100      	movs	r1, #0
 8001d98:	2002      	movs	r0, #2
 8001d9a:	f002 fb02 	bl	80043a2 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TAMP_STAMP_LSECSS_SSRU_IRQn);
 8001d9e:	2002      	movs	r0, #2
 8001da0:	f002 fb19 	bl	80043d6 <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(RTC_Alarm_IRQn, 0, 0);
 8001da4:	2200      	movs	r2, #0
 8001da6:	2100      	movs	r1, #0
 8001da8:	202a      	movs	r0, #42	@ 0x2a
 8001daa:	f002 fafa 	bl	80043a2 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(RTC_Alarm_IRQn);
 8001dae:	202a      	movs	r0, #42	@ 0x2a
 8001db0:	f002 fb11 	bl	80043d6 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN RTC_MspInit 1 */

  /* USER CODE END RTC_MspInit 1 */
  }
}
 8001db4:	bf00      	nop
 8001db6:	3740      	adds	r7, #64	@ 0x40
 8001db8:	46bd      	mov	sp, r7
 8001dba:	bd80      	pop	{r7, pc}
 8001dbc:	40002800 	.word	0x40002800

08001dc0 <LL_PWR_ClearFlag_C1STOP_C1STB>:
  * @brief  Clear standby and stop flags for CPU1
  * @rmtoll EXTSCR       C1CSSF        LL_PWR_ClearFlag_C1STOP_C1STB
  * @retval None
  */
__STATIC_INLINE void LL_PWR_ClearFlag_C1STOP_C1STB(void)
{
 8001dc0:	b480      	push	{r7}
 8001dc2:	af00      	add	r7, sp, #0
  WRITE_REG(PWR->EXTSCR, PWR_EXTSCR_C1CSSF);
 8001dc4:	4b03      	ldr	r3, [pc, #12]	@ (8001dd4 <LL_PWR_ClearFlag_C1STOP_C1STB+0x14>)
 8001dc6:	2201      	movs	r2, #1
 8001dc8:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
}
 8001dcc:	bf00      	nop
 8001dce:	46bd      	mov	sp, r7
 8001dd0:	bc80      	pop	{r7}
 8001dd2:	4770      	bx	lr
 8001dd4:	58000400 	.word	0x58000400

08001dd8 <PWR_EnterOffMode>:
/* USER CODE END PFP */

/* Exported functions --------------------------------------------------------*/

void PWR_EnterOffMode(void)
{
 8001dd8:	b480      	push	{r7}
 8001dda:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EnterOffMode_1 */

  /* USER CODE END EnterOffMode_1 */
}
 8001ddc:	bf00      	nop
 8001dde:	46bd      	mov	sp, r7
 8001de0:	bc80      	pop	{r7}
 8001de2:	4770      	bx	lr

08001de4 <PWR_ExitOffMode>:

void PWR_ExitOffMode(void)
{
 8001de4:	b480      	push	{r7}
 8001de6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN ExitOffMode_1 */

  /* USER CODE END ExitOffMode_1 */
}
 8001de8:	bf00      	nop
 8001dea:	46bd      	mov	sp, r7
 8001dec:	bc80      	pop	{r7}
 8001dee:	4770      	bx	lr

08001df0 <PWR_EnterStopMode>:

void PWR_EnterStopMode(void)
{
 8001df0:	b580      	push	{r7, lr}
 8001df2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EnterStopMode_1 */

  /* USER CODE END EnterStopMode_1 */
  HAL_SuspendTick();
 8001df4:	f001 f942 	bl	800307c <HAL_SuspendTick>
  /* Clear Status Flag before entering STOP/STANDBY Mode */
  LL_PWR_ClearFlag_C1STOP_C1STB();
 8001df8:	f7ff ffe2 	bl	8001dc0 <LL_PWR_ClearFlag_C1STOP_C1STB>

  /* USER CODE BEGIN EnterStopMode_2 */

  /* USER CODE END EnterStopMode_2 */
  HAL_PWREx_EnterSTOP2Mode(PWR_STOPENTRY_WFI);
 8001dfc:	2001      	movs	r0, #1
 8001dfe:	f003 fd2b 	bl	8005858 <HAL_PWREx_EnterSTOP2Mode>
  /* USER CODE BEGIN EnterStopMode_3 */

  /* USER CODE END EnterStopMode_3 */
}
 8001e02:	bf00      	nop
 8001e04:	bd80      	pop	{r7, pc}

08001e06 <PWR_ExitStopMode>:

void PWR_ExitStopMode(void)
{
 8001e06:	b580      	push	{r7, lr}
 8001e08:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN ExitStopMode_1 */

  /* USER CODE END ExitStopMode_1 */
  /* Resume sysTick : work around for debugger problem in dual core */
  HAL_ResumeTick();
 8001e0a:	f001 f945 	bl	8003098 <HAL_ResumeTick>
    ADC interface
    DAC interface USARTx, TIMx, i2Cx, SPIx
    SRAM ctrls, DMAx, DMAMux, AES, RNG, HSEM  */

  /* Resume not retained USARTx and DMA */
  vcom_Resume();
 8001e0e:	f000 ffc5 	bl	8002d9c <vcom_Resume>
  /* USER CODE BEGIN ExitStopMode_2 */

  /* USER CODE END ExitStopMode_2 */
}
 8001e12:	bf00      	nop
 8001e14:	bd80      	pop	{r7, pc}

08001e16 <PWR_EnterSleepMode>:

void PWR_EnterSleepMode(void)
{
 8001e16:	b580      	push	{r7, lr}
 8001e18:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EnterSleepMode_1 */

  /* USER CODE END EnterSleepMode_1 */
  /* Suspend sysTick */
  HAL_SuspendTick();
 8001e1a:	f001 f92f 	bl	800307c <HAL_SuspendTick>
  /* USER CODE BEGIN EnterSleepMode_2 */

  /* USER CODE END EnterSleepMode_2 */
  HAL_PWR_EnterSLEEPMode(PWR_MAINREGULATOR_ON, PWR_SLEEPENTRY_WFI);
 8001e1e:	2101      	movs	r1, #1
 8001e20:	2000      	movs	r0, #0
 8001e22:	f003 fc95 	bl	8005750 <HAL_PWR_EnterSLEEPMode>
  /* USER CODE BEGIN EnterSleepMode_3 */

  /* USER CODE END EnterSleepMode_3 */
}
 8001e26:	bf00      	nop
 8001e28:	bd80      	pop	{r7, pc}

08001e2a <PWR_ExitSleepMode>:

void PWR_ExitSleepMode(void)
{
 8001e2a:	b580      	push	{r7, lr}
 8001e2c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN ExitSleepMode_1 */

  /* USER CODE END ExitSleepMode_1 */
  /* Resume sysTick */
  HAL_ResumeTick();
 8001e2e:	f001 f933 	bl	8003098 <HAL_ResumeTick>

  /* USER CODE BEGIN ExitSleepMode_2 */

  /* USER CODE END ExitSleepMode_2 */
}
 8001e32:	bf00      	nop
 8001e34:	bd80      	pop	{r7, pc}

08001e36 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001e36:	b480      	push	{r7}
 8001e38:	af00      	add	r7, sp, #0
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001e3a:	bf00      	nop
 8001e3c:	46bd      	mov	sp, r7
 8001e3e:	bc80      	pop	{r7}
 8001e40:	4770      	bx	lr

08001e42 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001e42:	b480      	push	{r7}
 8001e44:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8001e46:	bf00      	nop
 8001e48:	e7fd      	b.n	8001e46 <NMI_Handler+0x4>

08001e4a <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001e4a:	b480      	push	{r7}
 8001e4c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001e4e:	bf00      	nop
 8001e50:	e7fd      	b.n	8001e4e <HardFault_Handler+0x4>

08001e52 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001e52:	b480      	push	{r7}
 8001e54:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001e56:	bf00      	nop
 8001e58:	e7fd      	b.n	8001e56 <MemManage_Handler+0x4>

08001e5a <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001e5a:	b480      	push	{r7}
 8001e5c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001e5e:	bf00      	nop
 8001e60:	e7fd      	b.n	8001e5e <BusFault_Handler+0x4>

08001e62 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001e62:	b480      	push	{r7}
 8001e64:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001e66:	bf00      	nop
 8001e68:	e7fd      	b.n	8001e66 <UsageFault_Handler+0x4>

08001e6a <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001e6a:	b480      	push	{r7}
 8001e6c:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8001e6e:	bf00      	nop
 8001e70:	46bd      	mov	sp, r7
 8001e72:	bc80      	pop	{r7}
 8001e74:	4770      	bx	lr

08001e76 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001e76:	b480      	push	{r7}
 8001e78:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001e7a:	bf00      	nop
 8001e7c:	46bd      	mov	sp, r7
 8001e7e:	bc80      	pop	{r7}
 8001e80:	4770      	bx	lr

08001e82 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001e82:	b480      	push	{r7}
 8001e84:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001e86:	bf00      	nop
 8001e88:	46bd      	mov	sp, r7
 8001e8a:	bc80      	pop	{r7}
 8001e8c:	4770      	bx	lr

08001e8e <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001e8e:	b480      	push	{r7}
 8001e90:	af00      	add	r7, sp, #0

  /* USER CODE END SysTick_IRQn 0 */
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001e92:	bf00      	nop
 8001e94:	46bd      	mov	sp, r7
 8001e96:	bc80      	pop	{r7}
 8001e98:	4770      	bx	lr
	...

08001e9c <TAMP_STAMP_LSECSS_SSRU_IRQHandler>:

/**
  * @brief This function handles RTC Tamper, RTC TimeStamp, LSECSS and RTC SSRU Interrupts.
  */
void TAMP_STAMP_LSECSS_SSRU_IRQHandler(void)
{
 8001e9c:	b580      	push	{r7, lr}
 8001e9e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TAMP_STAMP_LSECSS_SSRU_IRQn 0 */

  /* USER CODE END TAMP_STAMP_LSECSS_SSRU_IRQn 0 */
  HAL_RTCEx_SSRUIRQHandler(&hrtc);
 8001ea0:	4802      	ldr	r0, [pc, #8]	@ (8001eac <TAMP_STAMP_LSECSS_SSRU_IRQHandler+0x10>)
 8001ea2:	f005 fb0b 	bl	80074bc <HAL_RTCEx_SSRUIRQHandler>
  /* USER CODE BEGIN TAMP_STAMP_LSECSS_SSRU_IRQn 1 */

  /* USER CODE END TAMP_STAMP_LSECSS_SSRU_IRQn 1 */
}
 8001ea6:	bf00      	nop
 8001ea8:	bd80      	pop	{r7, pc}
 8001eaa:	bf00      	nop
 8001eac:	20000220 	.word	0x20000220

08001eb0 <DMA1_Channel1_IRQHandler>:

/**
  * @brief This function handles DMA1 Channel 1 Interrupt.
  */
void DMA1_Channel1_IRQHandler(void)
{
 8001eb0:	b580      	push	{r7, lr}
 8001eb2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel1_IRQn 0 */

  /* USER CODE END DMA1_Channel1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart1_tx);
 8001eb4:	4802      	ldr	r0, [pc, #8]	@ (8001ec0 <DMA1_Channel1_IRQHandler+0x10>)
 8001eb6:	f002 fd25 	bl	8004904 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel1_IRQn 1 */

  /* USER CODE END DMA1_Channel1_IRQn 1 */
}
 8001eba:	bf00      	nop
 8001ebc:	bd80      	pop	{r7, pc}
 8001ebe:	bf00      	nop
 8001ec0:	20000394 	.word	0x20000394

08001ec4 <DMA1_Channel2_IRQHandler>:

/**
  * @brief This function handles DMA1 Channel 2 Interrupt.
  */
void DMA1_Channel2_IRQHandler(void)
{
 8001ec4:	b580      	push	{r7, lr}
 8001ec6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel2_IRQn 0 */

  /* USER CODE END DMA1_Channel2_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart2_tx);
 8001ec8:	4802      	ldr	r0, [pc, #8]	@ (8001ed4 <DMA1_Channel2_IRQHandler+0x10>)
 8001eca:	f002 fd1b 	bl	8004904 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel2_IRQn 1 */

  /* USER CODE END DMA1_Channel2_IRQn 1 */
}
 8001ece:	bf00      	nop
 8001ed0:	bd80      	pop	{r7, pc}
 8001ed2:	bf00      	nop
 8001ed4:	200003f4 	.word	0x200003f4

08001ed8 <USART1_IRQHandler>:

/**
  * @brief This function handles USART1 Interrupt.
  */
void USART1_IRQHandler(void)
{
 8001ed8:	b580      	push	{r7, lr}
 8001eda:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART1_IRQn 0 */

  /* USER CODE END USART1_IRQn 0 */
  HAL_UART_IRQHandler(&huart1);
 8001edc:	4802      	ldr	r0, [pc, #8]	@ (8001ee8 <USART1_IRQHandler+0x10>)
 8001ede:	f006 f947 	bl	8008170 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART1_IRQn 1 */

  /* USER CODE END USART1_IRQn 1 */
}
 8001ee2:	bf00      	nop
 8001ee4:	bd80      	pop	{r7, pc}
 8001ee6:	bf00      	nop
 8001ee8:	2000026c 	.word	0x2000026c

08001eec <USART2_IRQHandler>:

/**
  * @brief This function handles USART2 Interrupt.
  */
void USART2_IRQHandler(void)
{
 8001eec:	b580      	push	{r7, lr}
 8001eee:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART2_IRQn 0 */

  /* USER CODE END USART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
 8001ef0:	4802      	ldr	r0, [pc, #8]	@ (8001efc <USART2_IRQHandler+0x10>)
 8001ef2:	f006 f93d 	bl	8008170 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART2_IRQn 1 */

  /* USER CODE END USART2_IRQn 1 */
}
 8001ef6:	bf00      	nop
 8001ef8:	bd80      	pop	{r7, pc}
 8001efa:	bf00      	nop
 8001efc:	20000300 	.word	0x20000300

08001f00 <RTC_Alarm_IRQHandler>:

/**
  * @brief This function handles RTC Alarms (A and B) Interrupt.
  */
void RTC_Alarm_IRQHandler(void)
{
 8001f00:	b580      	push	{r7, lr}
 8001f02:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN RTC_Alarm_IRQn 0 */

  /* USER CODE END RTC_Alarm_IRQn 0 */
  HAL_RTC_AlarmIRQHandler(&hrtc);
 8001f04:	4802      	ldr	r0, [pc, #8]	@ (8001f10 <RTC_Alarm_IRQHandler+0x10>)
 8001f06:	f005 f989 	bl	800721c <HAL_RTC_AlarmIRQHandler>
  /* USER CODE BEGIN RTC_Alarm_IRQn 1 */

  /* USER CODE END RTC_Alarm_IRQn 1 */
}
 8001f0a:	bf00      	nop
 8001f0c:	bd80      	pop	{r7, pc}
 8001f0e:	bf00      	nop
 8001f10:	20000220 	.word	0x20000220

08001f14 <SUBGHZ_Radio_IRQHandler>:

/**
  * @brief This function handles SUBGHZ Radio Interrupt.
  */
void SUBGHZ_Radio_IRQHandler(void)
{
 8001f14:	b580      	push	{r7, lr}
 8001f16:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SUBGHZ_Radio_IRQn 0 */

  /* USER CODE END SUBGHZ_Radio_IRQn 0 */
  HAL_SUBGHZ_IRQHandler(&hsubghz);
 8001f18:	4802      	ldr	r0, [pc, #8]	@ (8001f24 <SUBGHZ_Radio_IRQHandler+0x10>)
 8001f1a:	f005 fe3d 	bl	8007b98 <HAL_SUBGHZ_IRQHandler>
  /* USER CODE BEGIN SUBGHZ_Radio_IRQn 1 */

  /* USER CODE END SUBGHZ_Radio_IRQn 1 */
}
 8001f1e:	bf00      	nop
 8001f20:	bd80      	pop	{r7, pc}
 8001f22:	bf00      	nop
 8001f24:	20000258 	.word	0x20000258

08001f28 <LL_APB3_GRP1_EnableClock>:
  * @param  Periphs This parameter can be a combination of the following values:
  *         @arg @ref LL_APB3_GRP1_PERIPH_SUBGHZSPI
  * @retval None
  */
__STATIC_INLINE void LL_APB3_GRP1_EnableClock(uint32_t Periphs)
{
 8001f28:	b480      	push	{r7}
 8001f2a:	b085      	sub	sp, #20
 8001f2c:	af00      	add	r7, sp, #0
 8001f2e:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg;
  SET_BIT(RCC->APB3ENR, Periphs);
 8001f30:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8001f34:	6e5a      	ldr	r2, [r3, #100]	@ 0x64
 8001f36:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8001f3a:	687b      	ldr	r3, [r7, #4]
 8001f3c:	4313      	orrs	r3, r2
 8001f3e:	664b      	str	r3, [r1, #100]	@ 0x64
  /* Delay after an RCC peripheral clock enabling */
  tmpreg = READ_BIT(RCC->APB3ENR, Periphs);
 8001f40:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8001f44:	6e5a      	ldr	r2, [r3, #100]	@ 0x64
 8001f46:	687b      	ldr	r3, [r7, #4]
 8001f48:	4013      	ands	r3, r2
 8001f4a:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8001f4c:	68fb      	ldr	r3, [r7, #12]
}
 8001f4e:	bf00      	nop
 8001f50:	3714      	adds	r7, #20
 8001f52:	46bd      	mov	sp, r7
 8001f54:	bc80      	pop	{r7}
 8001f56:	4770      	bx	lr

08001f58 <MX_SUBGHZ_Init>:

SUBGHZ_HandleTypeDef hsubghz;

/* SUBGHZ init function */
void MX_SUBGHZ_Init(void)
{
 8001f58:	b580      	push	{r7, lr}
 8001f5a:	af00      	add	r7, sp, #0
  /* USER CODE END SUBGHZ_Init 0 */

  /* USER CODE BEGIN SUBGHZ_Init 1 */

  /* USER CODE END SUBGHZ_Init 1 */
  hsubghz.Init.BaudratePrescaler = SUBGHZSPI_BAUDRATEPRESCALER_4;
 8001f5c:	4b06      	ldr	r3, [pc, #24]	@ (8001f78 <MX_SUBGHZ_Init+0x20>)
 8001f5e:	2208      	movs	r2, #8
 8001f60:	601a      	str	r2, [r3, #0]
  if (HAL_SUBGHZ_Init(&hsubghz) != HAL_OK)
 8001f62:	4805      	ldr	r0, [pc, #20]	@ (8001f78 <MX_SUBGHZ_Init+0x20>)
 8001f64:	f005 fb96 	bl	8007694 <HAL_SUBGHZ_Init>
 8001f68:	4603      	mov	r3, r0
 8001f6a:	2b00      	cmp	r3, #0
 8001f6c:	d001      	beq.n	8001f72 <MX_SUBGHZ_Init+0x1a>
  {
    Error_Handler();
 8001f6e:	f7ff fe6b 	bl	8001c48 <Error_Handler>
  }
  /* USER CODE BEGIN SUBGHZ_Init 2 */

  /* USER CODE END SUBGHZ_Init 2 */

}
 8001f72:	bf00      	nop
 8001f74:	bd80      	pop	{r7, pc}
 8001f76:	bf00      	nop
 8001f78:	20000258 	.word	0x20000258

08001f7c <HAL_SUBGHZ_MspInit>:

void HAL_SUBGHZ_MspInit(SUBGHZ_HandleTypeDef* subghzHandle)
{
 8001f7c:	b580      	push	{r7, lr}
 8001f7e:	b082      	sub	sp, #8
 8001f80:	af00      	add	r7, sp, #0
 8001f82:	6078      	str	r0, [r7, #4]

  /* USER CODE BEGIN SUBGHZ_MspInit 0 */

  /* USER CODE END SUBGHZ_MspInit 0 */
    /* SUBGHZ clock enable */
    __HAL_RCC_SUBGHZSPI_CLK_ENABLE();
 8001f84:	2001      	movs	r0, #1
 8001f86:	f7ff ffcf 	bl	8001f28 <LL_APB3_GRP1_EnableClock>

    /* SUBGHZ interrupt Init */
    HAL_NVIC_SetPriority(SUBGHZ_Radio_IRQn, 0, 0);
 8001f8a:	2200      	movs	r2, #0
 8001f8c:	2100      	movs	r1, #0
 8001f8e:	2032      	movs	r0, #50	@ 0x32
 8001f90:	f002 fa07 	bl	80043a2 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(SUBGHZ_Radio_IRQn);
 8001f94:	2032      	movs	r0, #50	@ 0x32
 8001f96:	f002 fa1e 	bl	80043d6 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN SUBGHZ_MspInit 1 */

  /* USER CODE END SUBGHZ_MspInit 1 */
}
 8001f9a:	bf00      	nop
 8001f9c:	3708      	adds	r7, #8
 8001f9e:	46bd      	mov	sp, r7
 8001fa0:	bd80      	pop	{r7, pc}

08001fa2 <LL_RCC_SetClkAfterWakeFromStop>:
{
 8001fa2:	b480      	push	{r7}
 8001fa4:	b083      	sub	sp, #12
 8001fa6:	af00      	add	r7, sp, #0
 8001fa8:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CFGR, RCC_CFGR_STOPWUCK, Clock);
 8001faa:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8001fae:	689b      	ldr	r3, [r3, #8]
 8001fb0:	f423 4200 	bic.w	r2, r3, #32768	@ 0x8000
 8001fb4:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8001fb8:	687b      	ldr	r3, [r7, #4]
 8001fba:	4313      	orrs	r3, r2
 8001fbc:	608b      	str	r3, [r1, #8]
}
 8001fbe:	bf00      	nop
 8001fc0:	370c      	adds	r7, #12
 8001fc2:	46bd      	mov	sp, r7
 8001fc4:	bc80      	pop	{r7}
 8001fc6:	4770      	bx	lr

08001fc8 <LL_FLASH_GetUDN>:
/**
  * @brief  Return the Unique Device Number
  * @retval Values between Min_Data=0x00000000 and Max_Data=0xFFFFFFFF
  */
__STATIC_INLINE uint32_t LL_FLASH_GetUDN(void)
{
 8001fc8:	b480      	push	{r7}
 8001fca:	af00      	add	r7, sp, #0
  return (READ_REG(*((uint32_t *)UID64_BASE)));
 8001fcc:	4b02      	ldr	r3, [pc, #8]	@ (8001fd8 <LL_FLASH_GetUDN+0x10>)
 8001fce:	681b      	ldr	r3, [r3, #0]
}
 8001fd0:	4618      	mov	r0, r3
 8001fd2:	46bd      	mov	sp, r7
 8001fd4:	bc80      	pop	{r7}
 8001fd6:	4770      	bx	lr
 8001fd8:	1fff7580 	.word	0x1fff7580

08001fdc <LL_FLASH_GetDeviceID>:
  * @brief  Return the Device ID
  *         For STM32WLxxxx devices, the device ID is 0x15
  * @retval Values between Min_Data=0x00 and Max_Data=0xFF (ex: Device ID is 0x15)
  */
__STATIC_INLINE uint32_t LL_FLASH_GetDeviceID(void)
{
 8001fdc:	b480      	push	{r7}
 8001fde:	af00      	add	r7, sp, #0
  return ((READ_REG(*((uint32_t *)UID64_BASE + 1U))) & 0x000000FFU);
 8001fe0:	4b03      	ldr	r3, [pc, #12]	@ (8001ff0 <LL_FLASH_GetDeviceID+0x14>)
 8001fe2:	681b      	ldr	r3, [r3, #0]
 8001fe4:	b2db      	uxtb	r3, r3
}
 8001fe6:	4618      	mov	r0, r3
 8001fe8:	46bd      	mov	sp, r7
 8001fea:	bc80      	pop	{r7}
 8001fec:	4770      	bx	lr
 8001fee:	bf00      	nop
 8001ff0:	1fff7584 	.word	0x1fff7584

08001ff4 <LL_FLASH_GetSTCompanyID>:
  * @brief  Return the ST Company ID
  * @note   For STM32WLxxxx devices, the ST Company ID is 0x0080E1
  * @retval Values between Min_Data=0x00 and Max_Data=0xFFFFFF (ex: ST Company ID is 0x0080E1)
  */
__STATIC_INLINE uint32_t LL_FLASH_GetSTCompanyID(void)
{
 8001ff4:	b480      	push	{r7}
 8001ff6:	af00      	add	r7, sp, #0
  return (((READ_REG(*((uint32_t *)UID64_BASE + 1U))) >> 8U) & 0x00FFFFFFU);
 8001ff8:	4b03      	ldr	r3, [pc, #12]	@ (8002008 <LL_FLASH_GetSTCompanyID+0x14>)
 8001ffa:	681b      	ldr	r3, [r3, #0]
 8001ffc:	0a1b      	lsrs	r3, r3, #8
}
 8001ffe:	4618      	mov	r0, r3
 8002000:	46bd      	mov	sp, r7
 8002002:	bc80      	pop	{r7}
 8002004:	4770      	bx	lr
 8002006:	bf00      	nop
 8002008:	1fff7584 	.word	0x1fff7584

0800200c <SystemApp_Init>:

/* USER CODE END PFP */

/* Exported functions ---------------------------------------------------------*/
void SystemApp_Init(void)
{
 800200c:	b580      	push	{r7, lr}
 800200e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SystemApp_Init_1 */

  /* USER CODE END SystemApp_Init_1 */

  /* Ensure that MSI is wake-up system clock */
  __HAL_RCC_WAKEUPSTOP_CLK_CONFIG(RCC_STOP_WAKEUPCLOCK_MSI);
 8002010:	2000      	movs	r0, #0
 8002012:	f7ff ffc6 	bl	8001fa2 <LL_RCC_SetClkAfterWakeFromStop>

  /*Initialize timer and RTC*/
  UTIL_TIMER_Init();
 8002016:	f019 fda3 	bl	801bb60 <UTIL_TIMER_Init>
  SYS_TimerInitialisedFlag = 1;
 800201a:	4b10      	ldr	r3, [pc, #64]	@ (800205c <SystemApp_Init+0x50>)
 800201c:	2201      	movs	r2, #1
 800201e:	701a      	strb	r2, [r3, #0]
  /* Initializes the SW probes pins and the monitor RF pins via Alternate Function */
  DBG_Init();
 8002020:	f000 f98c 	bl	800233c <DBG_Init>

  /*Initialize the terminal */
  UTIL_ADV_TRACE_Init();
 8002024:	f01a f82c 	bl	801c080 <UTIL_ADV_TRACE_Init>
  UTIL_ADV_TRACE_RegisterTimeStampFunction(TimestampNow);
 8002028:	480d      	ldr	r0, [pc, #52]	@ (8002060 <SystemApp_Init+0x54>)
 800202a:	f01a f8d7 	bl	801c1dc <UTIL_ADV_TRACE_RegisterTimeStampFunction>

  /* #warning "should be removed when proper obl is done" */
  __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_OPTVERR);
 800202e:	4b0d      	ldr	r3, [pc, #52]	@ (8002064 <SystemApp_Init+0x58>)
 8002030:	f44f 4200 	mov.w	r2, #32768	@ 0x8000
 8002034:	611a      	str	r2, [r3, #16]

  /*Set verbose LEVEL*/
  UTIL_ADV_TRACE_SetVerboseLevel(VERBOSE_LEVEL);
 8002036:	2002      	movs	r0, #2
 8002038:	f01a f8de 	bl	801c1f8 <UTIL_ADV_TRACE_SetVerboseLevel>

  /*Initialize the temperature and Battery measurement services */
  SYS_InitMeasurement();
 800203c:	f7ff f822 	bl	8001084 <SYS_InitMeasurement>

  /*Initialize the Sensors */
  EnvSensors_Init();
 8002040:	f000 f9bc 	bl	80023bc <EnvSensors_Init>

  /*Init low power manager*/
  UTIL_LPM_Init();
 8002044:	f018 ffc0 	bl	801afc8 <UTIL_LPM_Init>
  /* Disable Stand-by mode */
  UTIL_LPM_SetOffMode((1 << CFG_LPM_APPLI_Id), UTIL_LPM_DISABLE);
 8002048:	2101      	movs	r1, #1
 800204a:	2001      	movs	r0, #1
 800204c:	f018 fffc 	bl	801b048 <UTIL_LPM_SetOffMode>

#if defined (LOW_POWER_DISABLE) && (LOW_POWER_DISABLE == 1)
  /* Disable Stop Mode */
  UTIL_LPM_SetStopMode((1 << CFG_LPM_APPLI_Id), UTIL_LPM_DISABLE);
 8002050:	2101      	movs	r1, #1
 8002052:	2001      	movs	r0, #1
 8002054:	f018 ffc8 	bl	801afe8 <UTIL_LPM_SetStopMode>
#endif /* LOW_POWER_DISABLE */

  /* USER CODE BEGIN SystemApp_Init_2 */

  /* USER CODE END SystemApp_Init_2 */
}
 8002058:	bf00      	nop
 800205a:	bd80      	pop	{r7, pc}
 800205c:	20000264 	.word	0x20000264
 8002060:	08002235 	.word	0x08002235
 8002064:	58004000 	.word	0x58004000

08002068 <UTIL_SEQ_Idle>:

/**
  * @brief redefines __weak function in stm32_seq.c such to enter low power
  */
void UTIL_SEQ_Idle(void)
{
 8002068:	b580      	push	{r7, lr}
 800206a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UTIL_SEQ_Idle_1 */

  /* USER CODE END UTIL_SEQ_Idle_1 */
  UTIL_LPM_EnterLowPower();
 800206c:	f019 f81c 	bl	801b0a8 <UTIL_LPM_EnterLowPower>
  /* USER CODE BEGIN UTIL_SEQ_Idle_2 */

  /* USER CODE END UTIL_SEQ_Idle_2 */
}
 8002070:	bf00      	nop
 8002072:	bd80      	pop	{r7, pc}

08002074 <GetBatteryLevel>:

uint8_t GetBatteryLevel(void)
{
 8002074:	b580      	push	{r7, lr}
 8002076:	b082      	sub	sp, #8
 8002078:	af00      	add	r7, sp, #0
  uint8_t batteryLevel = 0;
 800207a:	2300      	movs	r3, #0
 800207c:	71fb      	strb	r3, [r7, #7]

  /* USER CODE BEGIN GetBatteryLevel_0 */

  /* USER CODE END GetBatteryLevel_0 */

  batteryLevelmV = (uint16_t) SYS_GetBatteryLevel();
 800207e:	f7ff f881 	bl	8001184 <SYS_GetBatteryLevel>
 8002082:	4603      	mov	r3, r0
 8002084:	80bb      	strh	r3, [r7, #4]

  /* Convert battery level from mV to linear scale: 1 (very low) to 254 (fully charged) */
  if (batteryLevelmV > VDD_BAT)
 8002086:	88bb      	ldrh	r3, [r7, #4]
 8002088:	f640 32b8 	movw	r2, #3000	@ 0xbb8
 800208c:	4293      	cmp	r3, r2
 800208e:	d902      	bls.n	8002096 <GetBatteryLevel+0x22>
  {
    batteryLevel = LORAWAN_MAX_BAT;
 8002090:	23fe      	movs	r3, #254	@ 0xfe
 8002092:	71fb      	strb	r3, [r7, #7]
 8002094:	e014      	b.n	80020c0 <GetBatteryLevel+0x4c>
  }
  else if (batteryLevelmV < VDD_MIN)
 8002096:	88bb      	ldrh	r3, [r7, #4]
 8002098:	f5b3 6fe1 	cmp.w	r3, #1800	@ 0x708
 800209c:	d202      	bcs.n	80020a4 <GetBatteryLevel+0x30>
  {
    batteryLevel = 0;
 800209e:	2300      	movs	r3, #0
 80020a0:	71fb      	strb	r3, [r7, #7]
 80020a2:	e00d      	b.n	80020c0 <GetBatteryLevel+0x4c>
  }
  else
  {
    batteryLevel = (((uint32_t)(batteryLevelmV - VDD_MIN) * LORAWAN_MAX_BAT) / (VDD_BAT - VDD_MIN));
 80020a4:	88bb      	ldrh	r3, [r7, #4]
 80020a6:	f5a3 63e1 	sub.w	r3, r3, #1800	@ 0x708
 80020aa:	461a      	mov	r2, r3
 80020ac:	4613      	mov	r3, r2
 80020ae:	01db      	lsls	r3, r3, #7
 80020b0:	1a9b      	subs	r3, r3, r2
 80020b2:	005b      	lsls	r3, r3, #1
 80020b4:	461a      	mov	r2, r3
 80020b6:	4b05      	ldr	r3, [pc, #20]	@ (80020cc <GetBatteryLevel+0x58>)
 80020b8:	fba3 2302 	umull	r2, r3, r3, r2
 80020bc:	09db      	lsrs	r3, r3, #7
 80020be:	71fb      	strb	r3, [r7, #7]

  /* USER CODE BEGIN GetBatteryLevel_2 */

  /* USER CODE END GetBatteryLevel_2 */

  return batteryLevel;  /* 1 (very low) to 254 (fully charged) */
 80020c0:	79fb      	ldrb	r3, [r7, #7]
}
 80020c2:	4618      	mov	r0, r3
 80020c4:	3708      	adds	r7, #8
 80020c6:	46bd      	mov	sp, r7
 80020c8:	bd80      	pop	{r7, pc}
 80020ca:	bf00      	nop
 80020cc:	1b4e81b5 	.word	0x1b4e81b5

080020d0 <GetTemperatureLevel>:

int16_t GetTemperatureLevel(void)
{
 80020d0:	b580      	push	{r7, lr}
 80020d2:	b088      	sub	sp, #32
 80020d4:	af00      	add	r7, sp, #0
  int16_t temperatureLevel = 0;
 80020d6:	2300      	movs	r3, #0
 80020d8:	83fb      	strh	r3, [r7, #30]

  sensor_t sensor_data;

  EnvSensors_Read(&sensor_data);
 80020da:	1d3b      	adds	r3, r7, #4
 80020dc:	4618      	mov	r0, r3
 80020de:	f000 f93b 	bl	8002358 <EnvSensors_Read>
  temperatureLevel = (int16_t)(sensor_data.temperature);
 80020e2:	68bb      	ldr	r3, [r7, #8]
 80020e4:	4618      	mov	r0, r3
 80020e6:	f7fe fd19 	bl	8000b1c <__aeabi_f2iz>
 80020ea:	4603      	mov	r3, r0
 80020ec:	83fb      	strh	r3, [r7, #30]
  /* USER CODE BEGIN GetTemperatureLevel */

  /* USER CODE END GetTemperatureLevel */
  return temperatureLevel;
 80020ee:	f9b7 301e 	ldrsh.w	r3, [r7, #30]
}
 80020f2:	4618      	mov	r0, r3
 80020f4:	3720      	adds	r7, #32
 80020f6:	46bd      	mov	sp, r7
 80020f8:	bd80      	pop	{r7, pc}

080020fa <GetUniqueId>:

void GetUniqueId(uint8_t *id)
{
 80020fa:	b590      	push	{r4, r7, lr}
 80020fc:	b087      	sub	sp, #28
 80020fe:	af00      	add	r7, sp, #0
 8002100:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN GetUniqueId_1 */

  /* USER CODE END GetUniqueId_1 */
  uint32_t val = 0;
 8002102:	2300      	movs	r3, #0
 8002104:	617b      	str	r3, [r7, #20]
  val = LL_FLASH_GetUDN();
 8002106:	f7ff ff5f 	bl	8001fc8 <LL_FLASH_GetUDN>
 800210a:	6178      	str	r0, [r7, #20]
  if (val == 0xFFFFFFFF)  /* Normally this should not happen */
 800210c:	697b      	ldr	r3, [r7, #20]
 800210e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002112:	d138      	bne.n	8002186 <GetUniqueId+0x8c>
  {
    uint32_t ID_1_3_val = HAL_GetUIDw0() + HAL_GetUIDw2();
 8002114:	f000 ffce 	bl	80030b4 <HAL_GetUIDw0>
 8002118:	4604      	mov	r4, r0
 800211a:	f000 ffdf 	bl	80030dc <HAL_GetUIDw2>
 800211e:	4603      	mov	r3, r0
 8002120:	4423      	add	r3, r4
 8002122:	613b      	str	r3, [r7, #16]
    uint32_t ID_2_val = HAL_GetUIDw1();
 8002124:	f000 ffd0 	bl	80030c8 <HAL_GetUIDw1>
 8002128:	60f8      	str	r0, [r7, #12]

    id[7] = (ID_1_3_val) >> 24;
 800212a:	693b      	ldr	r3, [r7, #16]
 800212c:	0e1a      	lsrs	r2, r3, #24
 800212e:	687b      	ldr	r3, [r7, #4]
 8002130:	3307      	adds	r3, #7
 8002132:	b2d2      	uxtb	r2, r2
 8002134:	701a      	strb	r2, [r3, #0]
    id[6] = (ID_1_3_val) >> 16;
 8002136:	693b      	ldr	r3, [r7, #16]
 8002138:	0c1a      	lsrs	r2, r3, #16
 800213a:	687b      	ldr	r3, [r7, #4]
 800213c:	3306      	adds	r3, #6
 800213e:	b2d2      	uxtb	r2, r2
 8002140:	701a      	strb	r2, [r3, #0]
    id[5] = (ID_1_3_val) >> 8;
 8002142:	693b      	ldr	r3, [r7, #16]
 8002144:	0a1a      	lsrs	r2, r3, #8
 8002146:	687b      	ldr	r3, [r7, #4]
 8002148:	3305      	adds	r3, #5
 800214a:	b2d2      	uxtb	r2, r2
 800214c:	701a      	strb	r2, [r3, #0]
    id[4] = (ID_1_3_val);
 800214e:	687b      	ldr	r3, [r7, #4]
 8002150:	3304      	adds	r3, #4
 8002152:	693a      	ldr	r2, [r7, #16]
 8002154:	b2d2      	uxtb	r2, r2
 8002156:	701a      	strb	r2, [r3, #0]
    id[3] = (ID_2_val) >> 24;
 8002158:	68fb      	ldr	r3, [r7, #12]
 800215a:	0e1a      	lsrs	r2, r3, #24
 800215c:	687b      	ldr	r3, [r7, #4]
 800215e:	3303      	adds	r3, #3
 8002160:	b2d2      	uxtb	r2, r2
 8002162:	701a      	strb	r2, [r3, #0]
    id[2] = (ID_2_val) >> 16;
 8002164:	68fb      	ldr	r3, [r7, #12]
 8002166:	0c1a      	lsrs	r2, r3, #16
 8002168:	687b      	ldr	r3, [r7, #4]
 800216a:	3302      	adds	r3, #2
 800216c:	b2d2      	uxtb	r2, r2
 800216e:	701a      	strb	r2, [r3, #0]
    id[1] = (ID_2_val) >> 8;
 8002170:	68fb      	ldr	r3, [r7, #12]
 8002172:	0a1a      	lsrs	r2, r3, #8
 8002174:	687b      	ldr	r3, [r7, #4]
 8002176:	3301      	adds	r3, #1
 8002178:	b2d2      	uxtb	r2, r2
 800217a:	701a      	strb	r2, [r3, #0]
    id[0] = (ID_2_val);
 800217c:	68fb      	ldr	r3, [r7, #12]
 800217e:	b2da      	uxtb	r2, r3
 8002180:	687b      	ldr	r3, [r7, #4]
 8002182:	701a      	strb	r2, [r3, #0]
  }

  /* USER CODE BEGIN GetUniqueId_2 */

  /* USER CODE END GetUniqueId_2 */
}
 8002184:	e031      	b.n	80021ea <GetUniqueId+0xf0>
    id[7] = val & 0xFF;
 8002186:	687b      	ldr	r3, [r7, #4]
 8002188:	3307      	adds	r3, #7
 800218a:	697a      	ldr	r2, [r7, #20]
 800218c:	b2d2      	uxtb	r2, r2
 800218e:	701a      	strb	r2, [r3, #0]
    id[6] = (val >> 8) & 0xFF;
 8002190:	697b      	ldr	r3, [r7, #20]
 8002192:	0a1a      	lsrs	r2, r3, #8
 8002194:	687b      	ldr	r3, [r7, #4]
 8002196:	3306      	adds	r3, #6
 8002198:	b2d2      	uxtb	r2, r2
 800219a:	701a      	strb	r2, [r3, #0]
    id[5] = (val >> 16) & 0xFF;
 800219c:	697b      	ldr	r3, [r7, #20]
 800219e:	0c1a      	lsrs	r2, r3, #16
 80021a0:	687b      	ldr	r3, [r7, #4]
 80021a2:	3305      	adds	r3, #5
 80021a4:	b2d2      	uxtb	r2, r2
 80021a6:	701a      	strb	r2, [r3, #0]
    id[4] = (val >> 24) & 0xFF;
 80021a8:	697b      	ldr	r3, [r7, #20]
 80021aa:	0e1a      	lsrs	r2, r3, #24
 80021ac:	687b      	ldr	r3, [r7, #4]
 80021ae:	3304      	adds	r3, #4
 80021b0:	b2d2      	uxtb	r2, r2
 80021b2:	701a      	strb	r2, [r3, #0]
    val = LL_FLASH_GetDeviceID();
 80021b4:	f7ff ff12 	bl	8001fdc <LL_FLASH_GetDeviceID>
 80021b8:	6178      	str	r0, [r7, #20]
    id[3] = val & 0xFF;
 80021ba:	687b      	ldr	r3, [r7, #4]
 80021bc:	3303      	adds	r3, #3
 80021be:	697a      	ldr	r2, [r7, #20]
 80021c0:	b2d2      	uxtb	r2, r2
 80021c2:	701a      	strb	r2, [r3, #0]
    val = LL_FLASH_GetSTCompanyID();
 80021c4:	f7ff ff16 	bl	8001ff4 <LL_FLASH_GetSTCompanyID>
 80021c8:	6178      	str	r0, [r7, #20]
    id[2] = val & 0xFF;
 80021ca:	687b      	ldr	r3, [r7, #4]
 80021cc:	3302      	adds	r3, #2
 80021ce:	697a      	ldr	r2, [r7, #20]
 80021d0:	b2d2      	uxtb	r2, r2
 80021d2:	701a      	strb	r2, [r3, #0]
    id[1] = (val >> 8) & 0xFF;
 80021d4:	697b      	ldr	r3, [r7, #20]
 80021d6:	0a1a      	lsrs	r2, r3, #8
 80021d8:	687b      	ldr	r3, [r7, #4]
 80021da:	3301      	adds	r3, #1
 80021dc:	b2d2      	uxtb	r2, r2
 80021de:	701a      	strb	r2, [r3, #0]
    id[0] = (val >> 16) & 0xFF;
 80021e0:	697b      	ldr	r3, [r7, #20]
 80021e2:	0c1b      	lsrs	r3, r3, #16
 80021e4:	b2da      	uxtb	r2, r3
 80021e6:	687b      	ldr	r3, [r7, #4]
 80021e8:	701a      	strb	r2, [r3, #0]
}
 80021ea:	bf00      	nop
 80021ec:	371c      	adds	r7, #28
 80021ee:	46bd      	mov	sp, r7
 80021f0:	bd90      	pop	{r4, r7, pc}

080021f2 <GetDevAddr>:

void GetDevAddr(uint32_t *devAddr)
{
 80021f2:	b590      	push	{r4, r7, lr}
 80021f4:	b083      	sub	sp, #12
 80021f6:	af00      	add	r7, sp, #0
 80021f8:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN GetDevAddr_1 */

  /* USER CODE END GetDevAddr_1 */

  *devAddr = LL_FLASH_GetUDN();
 80021fa:	f7ff fee5 	bl	8001fc8 <LL_FLASH_GetUDN>
 80021fe:	4602      	mov	r2, r0
 8002200:	687b      	ldr	r3, [r7, #4]
 8002202:	601a      	str	r2, [r3, #0]
  if (*devAddr == 0xFFFFFFFF)
 8002204:	687b      	ldr	r3, [r7, #4]
 8002206:	681b      	ldr	r3, [r3, #0]
 8002208:	f1b3 3fff 	cmp.w	r3, #4294967295
 800220c:	d10d      	bne.n	800222a <GetDevAddr+0x38>
  {
    *devAddr = ((HAL_GetUIDw0()) ^ (HAL_GetUIDw1()) ^ (HAL_GetUIDw2()));
 800220e:	f000 ff51 	bl	80030b4 <HAL_GetUIDw0>
 8002212:	4604      	mov	r4, r0
 8002214:	f000 ff58 	bl	80030c8 <HAL_GetUIDw1>
 8002218:	4603      	mov	r3, r0
 800221a:	405c      	eors	r4, r3
 800221c:	f000 ff5e 	bl	80030dc <HAL_GetUIDw2>
 8002220:	4603      	mov	r3, r0
 8002222:	ea84 0203 	eor.w	r2, r4, r3
 8002226:	687b      	ldr	r3, [r7, #4]
 8002228:	601a      	str	r2, [r3, #0]
  }

  /* USER CODE BEGIN GetDevAddr_2 */

  /* USER CODE END GetDevAddr_2 */
}
 800222a:	bf00      	nop
 800222c:	370c      	adds	r7, #12
 800222e:	46bd      	mov	sp, r7
 8002230:	bd90      	pop	{r4, r7, pc}
	...

08002234 <TimestampNow>:
/* USER CODE END EF */

/* Private functions ---------------------------------------------------------*/

static void TimestampNow(uint8_t *buff, uint16_t *size)
{
 8002234:	b580      	push	{r7, lr}
 8002236:	b086      	sub	sp, #24
 8002238:	af02      	add	r7, sp, #8
 800223a:	6078      	str	r0, [r7, #4]
 800223c:	6039      	str	r1, [r7, #0]
  /* USER CODE BEGIN TimestampNow_1 */

  /* USER CODE END TimestampNow_1 */
  SysTime_t curtime = SysTimeGet();
 800223e:	f107 0308 	add.w	r3, r7, #8
 8002242:	4618      	mov	r0, r3
 8002244:	f019 f840 	bl	801b2c8 <SysTimeGet>
  tiny_snprintf_like((char *)buff, MAX_TS_SIZE, "%ds%03d:", curtime.Seconds, curtime.SubSeconds);
 8002248:	68bb      	ldr	r3, [r7, #8]
 800224a:	f9b7 200c 	ldrsh.w	r2, [r7, #12]
 800224e:	9200      	str	r2, [sp, #0]
 8002250:	4a07      	ldr	r2, [pc, #28]	@ (8002270 <TimestampNow+0x3c>)
 8002252:	2110      	movs	r1, #16
 8002254:	6878      	ldr	r0, [r7, #4]
 8002256:	f000 f81d 	bl	8002294 <tiny_snprintf_like>
  *size = strlen((char *)buff);
 800225a:	6878      	ldr	r0, [r7, #4]
 800225c:	f7fd ff8c 	bl	8000178 <strlen>
 8002260:	4603      	mov	r3, r0
 8002262:	b29a      	uxth	r2, r3
 8002264:	683b      	ldr	r3, [r7, #0]
 8002266:	801a      	strh	r2, [r3, #0]
  /* USER CODE BEGIN TimestampNow_2 */

  /* USER CODE END TimestampNow_2 */
}
 8002268:	bf00      	nop
 800226a:	3710      	adds	r7, #16
 800226c:	46bd      	mov	sp, r7
 800226e:	bd80      	pop	{r7, pc}
 8002270:	0801c740 	.word	0x0801c740

08002274 <UTIL_ADV_TRACE_PreSendHook>:

/* Disable StopMode when traces need to be printed */
void UTIL_ADV_TRACE_PreSendHook(void)
{
 8002274:	b580      	push	{r7, lr}
 8002276:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UTIL_ADV_TRACE_PreSendHook_1 */

  /* USER CODE END UTIL_ADV_TRACE_PreSendHook_1 */
  UTIL_LPM_SetStopMode((1 << CFG_LPM_UART_TX_Id), UTIL_LPM_DISABLE);
 8002278:	2101      	movs	r1, #1
 800227a:	2002      	movs	r0, #2
 800227c:	f018 feb4 	bl	801afe8 <UTIL_LPM_SetStopMode>
  /* USER CODE BEGIN UTIL_ADV_TRACE_PreSendHook_2 */

  /* USER CODE END UTIL_ADV_TRACE_PreSendHook_2 */
}
 8002280:	bf00      	nop
 8002282:	bd80      	pop	{r7, pc}

08002284 <UTIL_ADV_TRACE_PostSendHook>:
/* Re-enable StopMode when traces have been printed */
void UTIL_ADV_TRACE_PostSendHook(void)
{
 8002284:	b580      	push	{r7, lr}
 8002286:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UTIL_LPM_SetStopMode_1 */

  /* USER CODE END UTIL_LPM_SetStopMode_1 */
  UTIL_LPM_SetStopMode((1 << CFG_LPM_UART_TX_Id), UTIL_LPM_ENABLE);
 8002288:	2100      	movs	r1, #0
 800228a:	2002      	movs	r0, #2
 800228c:	f018 feac 	bl	801afe8 <UTIL_LPM_SetStopMode>
  /* USER CODE BEGIN UTIL_LPM_SetStopMode_2 */

  /* USER CODE END UTIL_LPM_SetStopMode_2 */
}
 8002290:	bf00      	nop
 8002292:	bd80      	pop	{r7, pc}

08002294 <tiny_snprintf_like>:

static void tiny_snprintf_like(char *buf, uint32_t maxsize, const char *strFormat, ...)
{
 8002294:	b40c      	push	{r2, r3}
 8002296:	b580      	push	{r7, lr}
 8002298:	b084      	sub	sp, #16
 800229a:	af00      	add	r7, sp, #0
 800229c:	6078      	str	r0, [r7, #4]
 800229e:	6039      	str	r1, [r7, #0]
  /* USER CODE BEGIN tiny_snprintf_like_1 */

  /* USER CODE END tiny_snprintf_like_1 */
  va_list vaArgs;
  va_start(vaArgs, strFormat);
 80022a0:	f107 031c 	add.w	r3, r7, #28
 80022a4:	60fb      	str	r3, [r7, #12]
  UTIL_ADV_TRACE_VSNPRINTF(buf, maxsize, strFormat, vaArgs);
 80022a6:	6839      	ldr	r1, [r7, #0]
 80022a8:	68fb      	ldr	r3, [r7, #12]
 80022aa:	69ba      	ldr	r2, [r7, #24]
 80022ac:	6878      	ldr	r0, [r7, #4]
 80022ae:	f019 f977 	bl	801b5a0 <tiny_vsnprintf_like>
  va_end(vaArgs);
  /* USER CODE BEGIN tiny_snprintf_like_2 */

  /* USER CODE END tiny_snprintf_like_2 */
}
 80022b2:	bf00      	nop
 80022b4:	3710      	adds	r7, #16
 80022b6:	46bd      	mov	sp, r7
 80022b8:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 80022bc:	b002      	add	sp, #8
 80022be:	4770      	bx	lr

080022c0 <HAL_InitTick>:

/**
  * @note This function overwrites the __weak one from HAL
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80022c0:	b480      	push	{r7}
 80022c2:	b083      	sub	sp, #12
 80022c4:	af00      	add	r7, sp, #0
 80022c6:	6078      	str	r0, [r7, #4]
  /*Don't enable SysTick if TIMER_IF is based on other counters (e.g. RTC) */
  /* USER CODE BEGIN HAL_InitTick_1 */

  /* USER CODE END HAL_InitTick_1 */
  return HAL_OK;
 80022c8:	2300      	movs	r3, #0
  /* USER CODE BEGIN HAL_InitTick_2 */

  /* USER CODE END HAL_InitTick_2 */
}
 80022ca:	4618      	mov	r0, r3
 80022cc:	370c      	adds	r7, #12
 80022ce:	46bd      	mov	sp, r7
 80022d0:	bc80      	pop	{r7}
 80022d2:	4770      	bx	lr

080022d4 <HAL_GetTick>:

/**
  * @note This function overwrites the __weak one from HAL
  */
uint32_t HAL_GetTick(void)
{
 80022d4:	b580      	push	{r7, lr}
 80022d6:	b082      	sub	sp, #8
 80022d8:	af00      	add	r7, sp, #0
  uint32_t ret = 0;
 80022da:	2300      	movs	r3, #0
 80022dc:	607b      	str	r3, [r7, #4]
  /* TIMER_IF can be based on other counter the SysTick e.g. RTC */
  /* USER CODE BEGIN HAL_GetTick_1 */

  /* USER CODE END HAL_GetTick_1 */
  if (SYS_TimerInitialisedFlag == 0)
 80022de:	4b06      	ldr	r3, [pc, #24]	@ (80022f8 <HAL_GetTick+0x24>)
 80022e0:	781b      	ldrb	r3, [r3, #0]
 80022e2:	2b00      	cmp	r3, #0
 80022e4:	d002      	beq.n	80022ec <HAL_GetTick+0x18>

    /* USER CODE END HAL_GetTick_EarlyCall */
  }
  else
  {
    ret = TIMER_IF_GetTimerValue();
 80022e6:	f000 f935 	bl	8002554 <TIMER_IF_GetTimerValue>
 80022ea:	6078      	str	r0, [r7, #4]
  }
  /* USER CODE BEGIN HAL_GetTick_2 */

  /* USER CODE END HAL_GetTick_2 */
  return ret;
 80022ec:	687b      	ldr	r3, [r7, #4]
}
 80022ee:	4618      	mov	r0, r3
 80022f0:	3708      	adds	r7, #8
 80022f2:	46bd      	mov	sp, r7
 80022f4:	bd80      	pop	{r7, pc}
 80022f6:	bf00      	nop
 80022f8:	20000264 	.word	0x20000264

080022fc <HAL_Delay>:

/**
  * @note This function overwrites the __weak one from HAL
  */
void HAL_Delay(__IO uint32_t Delay)
{
 80022fc:	b580      	push	{r7, lr}
 80022fe:	b082      	sub	sp, #8
 8002300:	af00      	add	r7, sp, #0
 8002302:	6078      	str	r0, [r7, #4]
  /* TIMER_IF can be based on other counter the SysTick e.g. RTC */
  /* USER CODE BEGIN HAL_Delay_1 */

  /* USER CODE END HAL_Delay_1 */
  TIMER_IF_DelayMs(Delay);
 8002304:	687b      	ldr	r3, [r7, #4]
 8002306:	4618      	mov	r0, r3
 8002308:	f000 f9ab 	bl	8002662 <TIMER_IF_DelayMs>
  /* USER CODE BEGIN HAL_Delay_2 */

  /* USER CODE END HAL_Delay_2 */
}
 800230c:	bf00      	nop
 800230e:	3708      	adds	r7, #8
 8002310:	46bd      	mov	sp, r7
 8002312:	bd80      	pop	{r7, pc}

08002314 <LL_EXTI_EnableIT_32_63>:
  *         @arg @ref LL_EXTI_LINE_ALL_32_63
  *         (*) value not defined in all devices
  * @retval None
  */
__STATIC_INLINE void LL_EXTI_EnableIT_32_63(uint32_t ExtiLine)
{
 8002314:	b480      	push	{r7}
 8002316:	b083      	sub	sp, #12
 8002318:	af00      	add	r7, sp, #0
 800231a:	6078      	str	r0, [r7, #4]
  SET_BIT(EXTI->IMR2, ExtiLine);
 800231c:	4b06      	ldr	r3, [pc, #24]	@ (8002338 <LL_EXTI_EnableIT_32_63+0x24>)
 800231e:	f8d3 2090 	ldr.w	r2, [r3, #144]	@ 0x90
 8002322:	4905      	ldr	r1, [pc, #20]	@ (8002338 <LL_EXTI_EnableIT_32_63+0x24>)
 8002324:	687b      	ldr	r3, [r7, #4]
 8002326:	4313      	orrs	r3, r2
 8002328:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
}
 800232c:	bf00      	nop
 800232e:	370c      	adds	r7, #12
 8002330:	46bd      	mov	sp, r7
 8002332:	bc80      	pop	{r7}
 8002334:	4770      	bx	lr
 8002336:	bf00      	nop
 8002338:	58000800 	.word	0x58000800

0800233c <DBG_Init>:

/**
  * @brief Initializes the SW probes pins and the monitor RF pins via Alternate Function
  */
void DBG_Init(void)
{
 800233c:	b580      	push	{r7, lr}
 800233e:	af00      	add	r7, sp, #0
  HAL_DBGMCU_DisableDBGSleepMode();
  HAL_DBGMCU_DisableDBGStopMode();
  HAL_DBGMCU_DisableDBGStandbyMode();
#elif defined (DEBUGGER_ENABLED) && ( DEBUGGER_ENABLED == 1 )
  /*Debug power up request wakeup CBDGPWRUPREQ*/
  LL_EXTI_EnableIT_32_63(LL_EXTI_LINE_46);
 8002340:	f44f 4080 	mov.w	r0, #16384	@ 0x4000
 8002344:	f7ff ffe6 	bl	8002314 <LL_EXTI_EnableIT_32_63>
  /* Disabled HAL_DBGMCU_  */
  HAL_DBGMCU_EnableDBGSleepMode();
 8002348:	f000 fed2 	bl	80030f0 <HAL_DBGMCU_EnableDBGSleepMode>
  HAL_DBGMCU_EnableDBGStopMode();
 800234c:	f000 fed6 	bl	80030fc <HAL_DBGMCU_EnableDBGStopMode>
  HAL_DBGMCU_EnableDBGStandbyMode();
 8002350:	f000 feda 	bl	8003108 <HAL_DBGMCU_EnableDBGStandbyMode>
#endif /* DEBUG_RF_BUSY_ENABLED */

  /* USER CODE BEGIN DBG_Init_3 */

  /* USER CODE END DBG_Init_3 */
}
 8002354:	bf00      	nop
 8002356:	bd80      	pop	{r7, pc}

08002358 <EnvSensors_Read>:

/* USER CODE END PFP */

/* Exported functions --------------------------------------------------------*/
int32_t EnvSensors_Read(sensor_t *sensor_data)
{
 8002358:	b580      	push	{r7, lr}
 800235a:	b086      	sub	sp, #24
 800235c:	af00      	add	r7, sp, #0
 800235e:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN EnvSensors_Read */
  float HUMIDITY_Value = HUMIDITY_DEFAULT_VAL;
 8002360:	4b11      	ldr	r3, [pc, #68]	@ (80023a8 <EnvSensors_Read+0x50>)
 8002362:	617b      	str	r3, [r7, #20]
  float TEMPERATURE_Value = TEMPERATURE_DEFAULT_VAL;
 8002364:	4b11      	ldr	r3, [pc, #68]	@ (80023ac <EnvSensors_Read+0x54>)
 8002366:	613b      	str	r3, [r7, #16]
  float PRESSURE_Value = PRESSURE_DEFAULT_VAL;
 8002368:	4b11      	ldr	r3, [pc, #68]	@ (80023b0 <EnvSensors_Read+0x58>)
 800236a:	60fb      	str	r3, [r7, #12]

  TEMPERATURE_Value = (SYS_GetTemperatureLevel() >> 8);
 800236c:	f7fe fe98 	bl	80010a0 <SYS_GetTemperatureLevel>
 8002370:	4603      	mov	r3, r0
 8002372:	121b      	asrs	r3, r3, #8
 8002374:	b21b      	sxth	r3, r3
 8002376:	4618      	mov	r0, r3
 8002378:	f7fe fa2c 	bl	80007d4 <__aeabi_i2f>
 800237c:	4603      	mov	r3, r0
 800237e:	613b      	str	r3, [r7, #16]

  sensor_data->humidity    = HUMIDITY_Value;
 8002380:	687b      	ldr	r3, [r7, #4]
 8002382:	697a      	ldr	r2, [r7, #20]
 8002384:	609a      	str	r2, [r3, #8]
  sensor_data->temperature = TEMPERATURE_Value;
 8002386:	687b      	ldr	r3, [r7, #4]
 8002388:	693a      	ldr	r2, [r7, #16]
 800238a:	605a      	str	r2, [r3, #4]
  sensor_data->pressure    = PRESSURE_Value;
 800238c:	687b      	ldr	r3, [r7, #4]
 800238e:	68fa      	ldr	r2, [r7, #12]
 8002390:	601a      	str	r2, [r3, #0]

  sensor_data->latitude  = (int32_t)((STSOP_LATTITUDE  * MAX_GPS_POS) / 90);
 8002392:	687b      	ldr	r3, [r7, #4]
 8002394:	4a07      	ldr	r2, [pc, #28]	@ (80023b4 <EnvSensors_Read+0x5c>)
 8002396:	60da      	str	r2, [r3, #12]
  sensor_data->longitude = (int32_t)((STSOP_LONGITUDE  * MAX_GPS_POS) / 180);
 8002398:	687b      	ldr	r3, [r7, #4]
 800239a:	4a07      	ldr	r2, [pc, #28]	@ (80023b8 <EnvSensors_Read+0x60>)
 800239c:	611a      	str	r2, [r3, #16]

  return 0;
 800239e:	2300      	movs	r3, #0
  /* USER CODE END EnvSensors_Read */
}
 80023a0:	4618      	mov	r0, r3
 80023a2:	3718      	adds	r7, #24
 80023a4:	46bd      	mov	sp, r7
 80023a6:	bd80      	pop	{r7, pc}
 80023a8:	42480000 	.word	0x42480000
 80023ac:	41900000 	.word	0x41900000
 80023b0:	447a0000 	.word	0x447a0000
 80023b4:	003e090d 	.word	0x003e090d
 80023b8:	000503ab 	.word	0x000503ab

080023bc <EnvSensors_Init>:

int32_t EnvSensors_Init(void)
{
 80023bc:	b480      	push	{r7}
 80023be:	b083      	sub	sp, #12
 80023c0:	af00      	add	r7, sp, #0
  int32_t ret = 0;
 80023c2:	2300      	movs	r3, #0
 80023c4:	607b      	str	r3, [r7, #4]
#endif /* USE_IKS01A3_ENV_SENSOR_LPS22HH_0 */

#elif !defined (SENSOR_ENABLED)
#error SENSOR_ENABLED not defined
#endif /* SENSOR_ENABLED  */
  return 0;
 80023c6:	2300      	movs	r3, #0
  /* USER CODE END EnvSensors_Init */
  return ret;
}
 80023c8:	4618      	mov	r0, r3
 80023ca:	370c      	adds	r7, #12
 80023cc:	46bd      	mov	sp, r7
 80023ce:	bc80      	pop	{r7}
 80023d0:	4770      	bx	lr

080023d2 <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 80023d2:	b480      	push	{r7}
 80023d4:	af00      	add	r7, sp, #0

  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << (10UL*2UL))|(3UL << (11UL*2UL)));  /* set CP10 and CP11 Full Access */
#endif
}
 80023d6:	bf00      	nop
 80023d8:	46bd      	mov	sp, r7
 80023da:	bc80      	pop	{r7}
 80023dc:	4770      	bx	lr

080023de <LL_RTC_TIME_GetSubSecond>:
  * @param  RTCx RTC Instance
  * @retval If binary mode is none, Value between Min_Data=0x0 and Max_Data=0x7FFF
  *         else Value between Min_Data=0x0 and Max_Data=0xFFFFFFFF
  */
__STATIC_INLINE uint32_t LL_RTC_TIME_GetSubSecond(RTC_TypeDef *RTCx)
{
 80023de:	b480      	push	{r7}
 80023e0:	b083      	sub	sp, #12
 80023e2:	af00      	add	r7, sp, #0
 80023e4:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(RTCx->SSR, RTC_SSR_SS));
 80023e6:	687b      	ldr	r3, [r7, #4]
 80023e8:	689b      	ldr	r3, [r3, #8]
}
 80023ea:	4618      	mov	r0, r3
 80023ec:	370c      	adds	r7, #12
 80023ee:	46bd      	mov	sp, r7
 80023f0:	bc80      	pop	{r7}
 80023f2:	4770      	bx	lr

080023f4 <TIMER_IF_Init>:

/* USER CODE END PFP */

/* Exported functions ---------------------------------------------------------*/
UTIL_TIMER_Status_t TIMER_IF_Init(void)
{
 80023f4:	b580      	push	{r7, lr}
 80023f6:	b082      	sub	sp, #8
 80023f8:	af00      	add	r7, sp, #0
  UTIL_TIMER_Status_t ret = UTIL_TIMER_OK;
 80023fa:	2300      	movs	r3, #0
 80023fc:	71fb      	strb	r3, [r7, #7]
  /* USER CODE BEGIN TIMER_IF_Init */

  /* USER CODE END TIMER_IF_Init */
  if (RTC_Initialized == false)
 80023fe:	4b14      	ldr	r3, [pc, #80]	@ (8002450 <TIMER_IF_Init+0x5c>)
 8002400:	781b      	ldrb	r3, [r3, #0]
 8002402:	f083 0301 	eor.w	r3, r3, #1
 8002406:	b2db      	uxtb	r3, r3
 8002408:	2b00      	cmp	r3, #0
 800240a:	d01b      	beq.n	8002444 <TIMER_IF_Init+0x50>
  {
    hrtc.IsEnabled.RtcFeatures = UINT32_MAX;
 800240c:	4b11      	ldr	r3, [pc, #68]	@ (8002454 <TIMER_IF_Init+0x60>)
 800240e:	f04f 32ff 	mov.w	r2, #4294967295
 8002412:	631a      	str	r2, [r3, #48]	@ 0x30
    /*Init RTC*/
    MX_RTC_Init();
 8002414:	f7ff fc46 	bl	8001ca4 <MX_RTC_Init>
    /*Stop Timer */
    TIMER_IF_StopTimer();
 8002418:	f000 f856 	bl	80024c8 <TIMER_IF_StopTimer>
    /** DeActivate the Alarm A enabled by STM32CubeMX during MX_RTC_Init() */
    HAL_RTC_DeactivateAlarm(&hrtc, RTC_ALARM_A);
 800241c:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8002420:	480c      	ldr	r0, [pc, #48]	@ (8002454 <TIMER_IF_Init+0x60>)
 8002422:	f004 fe9f 	bl	8007164 <HAL_RTC_DeactivateAlarm>
    /*overload RTC feature enable*/
    hrtc.IsEnabled.RtcFeatures = UINT32_MAX;
 8002426:	4b0b      	ldr	r3, [pc, #44]	@ (8002454 <TIMER_IF_Init+0x60>)
 8002428:	f04f 32ff 	mov.w	r2, #4294967295
 800242c:	631a      	str	r2, [r3, #48]	@ 0x30

    /*Enable Direct Read of the calendar registers (not through Shadow) */
    HAL_RTCEx_EnableBypassShadow(&hrtc);
 800242e:	4809      	ldr	r0, [pc, #36]	@ (8002454 <TIMER_IF_Init+0x60>)
 8002430:	f004 ffd6 	bl	80073e0 <HAL_RTCEx_EnableBypassShadow>
    /*Initialize MSB ticks*/
    TIMER_IF_BkUp_Write_MSBticks(0);
 8002434:	2000      	movs	r0, #0
 8002436:	f000 f9d3 	bl	80027e0 <TIMER_IF_BkUp_Write_MSBticks>

    TIMER_IF_SetTimerContext();
 800243a:	f000 f85f 	bl	80024fc <TIMER_IF_SetTimerContext>

    /* Register a task to associate to UTIL_TIMER_Irq() interrupt */
    UTIL_TIMER_IRQ_MAP_INIT();

    RTC_Initialized = true;
 800243e:	4b04      	ldr	r3, [pc, #16]	@ (8002450 <TIMER_IF_Init+0x5c>)
 8002440:	2201      	movs	r2, #1
 8002442:	701a      	strb	r2, [r3, #0]
  }

  /* USER CODE BEGIN TIMER_IF_Init_Last */

  /* USER CODE END TIMER_IF_Init_Last */
  return ret;
 8002444:	79fb      	ldrb	r3, [r7, #7]
}
 8002446:	4618      	mov	r0, r3
 8002448:	3708      	adds	r7, #8
 800244a:	46bd      	mov	sp, r7
 800244c:	bd80      	pop	{r7, pc}
 800244e:	bf00      	nop
 8002450:	20000265 	.word	0x20000265
 8002454:	20000220 	.word	0x20000220

08002458 <TIMER_IF_StartTimer>:

UTIL_TIMER_Status_t TIMER_IF_StartTimer(uint32_t timeout)
{
 8002458:	b580      	push	{r7, lr}
 800245a:	b08e      	sub	sp, #56	@ 0x38
 800245c:	af00      	add	r7, sp, #0
 800245e:	6078      	str	r0, [r7, #4]
  UTIL_TIMER_Status_t ret = UTIL_TIMER_OK;
 8002460:	2300      	movs	r3, #0
 8002462:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
  /* USER CODE BEGIN TIMER_IF_StartTimer */

  /* USER CODE END TIMER_IF_StartTimer */
  RTC_AlarmTypeDef sAlarm = {0};
 8002466:	f107 0308 	add.w	r3, r7, #8
 800246a:	222c      	movs	r2, #44	@ 0x2c
 800246c:	2100      	movs	r1, #0
 800246e:	4618      	mov	r0, r3
 8002470:	f01a f8ac 	bl	801c5cc <memset>
  /*Stop timer if one is already started*/
  TIMER_IF_StopTimer();
 8002474:	f000 f828 	bl	80024c8 <TIMER_IF_StopTimer>
  timeout += RtcTimerContext;
 8002478:	4b11      	ldr	r3, [pc, #68]	@ (80024c0 <TIMER_IF_StartTimer+0x68>)
 800247a:	681b      	ldr	r3, [r3, #0]
 800247c:	687a      	ldr	r2, [r7, #4]
 800247e:	4413      	add	r3, r2
 8002480:	607b      	str	r3, [r7, #4]

  TIMER_IF_DBG_PRINTF("Start timer: time=%d, alarm=%d\n\r",  GetTimerTicks(), timeout);
  /* starts timer*/
  sAlarm.BinaryAutoClr = RTC_ALARMSUBSECONDBIN_AUTOCLR_NO;
 8002482:	2300      	movs	r3, #0
 8002484:	627b      	str	r3, [r7, #36]	@ 0x24
  sAlarm.AlarmTime.SubSeconds = UINT32_MAX - timeout;
 8002486:	687b      	ldr	r3, [r7, #4]
 8002488:	43db      	mvns	r3, r3
 800248a:	60fb      	str	r3, [r7, #12]
  sAlarm.AlarmMask = RTC_ALARMMASK_NONE;
 800248c:	2300      	movs	r3, #0
 800248e:	61fb      	str	r3, [r7, #28]
  sAlarm.AlarmSubSecondMask = RTC_ALARMSUBSECONDBINMASK_NONE;
 8002490:	f04f 5300 	mov.w	r3, #536870912	@ 0x20000000
 8002494:	623b      	str	r3, [r7, #32]
  sAlarm.Alarm = RTC_ALARM_A;
 8002496:	f44f 7380 	mov.w	r3, #256	@ 0x100
 800249a:	633b      	str	r3, [r7, #48]	@ 0x30
  if (HAL_RTC_SetAlarm_IT(&hrtc, &sAlarm, RTC_FORMAT_BCD) != HAL_OK)
 800249c:	f107 0308 	add.w	r3, r7, #8
 80024a0:	2201      	movs	r2, #1
 80024a2:	4619      	mov	r1, r3
 80024a4:	4807      	ldr	r0, [pc, #28]	@ (80024c4 <TIMER_IF_StartTimer+0x6c>)
 80024a6:	f004 fd51 	bl	8006f4c <HAL_RTC_SetAlarm_IT>
 80024aa:	4603      	mov	r3, r0
 80024ac:	2b00      	cmp	r3, #0
 80024ae:	d001      	beq.n	80024b4 <TIMER_IF_StartTimer+0x5c>
  {
    Error_Handler();
 80024b0:	f7ff fbca 	bl	8001c48 <Error_Handler>
  }
  /* USER CODE BEGIN TIMER_IF_StartTimer_Last */

  /* USER CODE END TIMER_IF_StartTimer_Last */
  return ret;
 80024b4:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
}
 80024b8:	4618      	mov	r0, r3
 80024ba:	3738      	adds	r7, #56	@ 0x38
 80024bc:	46bd      	mov	sp, r7
 80024be:	bd80      	pop	{r7, pc}
 80024c0:	20000268 	.word	0x20000268
 80024c4:	20000220 	.word	0x20000220

080024c8 <TIMER_IF_StopTimer>:

UTIL_TIMER_Status_t TIMER_IF_StopTimer(void)
{
 80024c8:	b580      	push	{r7, lr}
 80024ca:	b082      	sub	sp, #8
 80024cc:	af00      	add	r7, sp, #0
  UTIL_TIMER_Status_t ret = UTIL_TIMER_OK;
 80024ce:	2300      	movs	r3, #0
 80024d0:	71fb      	strb	r3, [r7, #7]
  /* USER CODE BEGIN TIMER_IF_StopTimer */

  /* USER CODE END TIMER_IF_StopTimer */
  /* Clear RTC Alarm Flag */
  __HAL_RTC_ALARM_CLEAR_FLAG(&hrtc, RTC_FLAG_ALRAF);
 80024d2:	4b08      	ldr	r3, [pc, #32]	@ (80024f4 <TIMER_IF_StopTimer+0x2c>)
 80024d4:	2201      	movs	r2, #1
 80024d6:	65da      	str	r2, [r3, #92]	@ 0x5c
  /* Disable the Alarm A interrupt */
  HAL_RTC_DeactivateAlarm(&hrtc, RTC_ALARM_A);
 80024d8:	f44f 7180 	mov.w	r1, #256	@ 0x100
 80024dc:	4806      	ldr	r0, [pc, #24]	@ (80024f8 <TIMER_IF_StopTimer+0x30>)
 80024de:	f004 fe41 	bl	8007164 <HAL_RTC_DeactivateAlarm>
  /*overload RTC feature enable*/
  hrtc.IsEnabled.RtcFeatures = UINT32_MAX;
 80024e2:	4b05      	ldr	r3, [pc, #20]	@ (80024f8 <TIMER_IF_StopTimer+0x30>)
 80024e4:	f04f 32ff 	mov.w	r2, #4294967295
 80024e8:	631a      	str	r2, [r3, #48]	@ 0x30
  /* USER CODE BEGIN TIMER_IF_StopTimer_Last */

  /* USER CODE END TIMER_IF_StopTimer_Last */
  return ret;
 80024ea:	79fb      	ldrb	r3, [r7, #7]
}
 80024ec:	4618      	mov	r0, r3
 80024ee:	3708      	adds	r7, #8
 80024f0:	46bd      	mov	sp, r7
 80024f2:	bd80      	pop	{r7, pc}
 80024f4:	40002800 	.word	0x40002800
 80024f8:	20000220 	.word	0x20000220

080024fc <TIMER_IF_SetTimerContext>:

uint32_t TIMER_IF_SetTimerContext(void)
{
 80024fc:	b580      	push	{r7, lr}
 80024fe:	af00      	add	r7, sp, #0
  /*store time context*/
  RtcTimerContext = GetTimerTicks();
 8002500:	f000 f98e 	bl	8002820 <GetTimerTicks>
 8002504:	4603      	mov	r3, r0
 8002506:	4a03      	ldr	r2, [pc, #12]	@ (8002514 <TIMER_IF_SetTimerContext+0x18>)
 8002508:	6013      	str	r3, [r2, #0]

  /* USER CODE END TIMER_IF_SetTimerContext */

  TIMER_IF_DBG_PRINTF("TIMER_IF_SetTimerContext=%d\n\r", RtcTimerContext);
  /*return time context*/
  return RtcTimerContext;
 800250a:	4b02      	ldr	r3, [pc, #8]	@ (8002514 <TIMER_IF_SetTimerContext+0x18>)
 800250c:	681b      	ldr	r3, [r3, #0]
}
 800250e:	4618      	mov	r0, r3
 8002510:	bd80      	pop	{r7, pc}
 8002512:	bf00      	nop
 8002514:	20000268 	.word	0x20000268

08002518 <TIMER_IF_GetTimerContext>:

uint32_t TIMER_IF_GetTimerContext(void)
{
 8002518:	b480      	push	{r7}
 800251a:	af00      	add	r7, sp, #0

  /* USER CODE END TIMER_IF_GetTimerContext */

  TIMER_IF_DBG_PRINTF("TIMER_IF_GetTimerContext=%d\n\r", RtcTimerContext);
  /*return time context*/
  return RtcTimerContext;
 800251c:	4b02      	ldr	r3, [pc, #8]	@ (8002528 <TIMER_IF_GetTimerContext+0x10>)
 800251e:	681b      	ldr	r3, [r3, #0]
}
 8002520:	4618      	mov	r0, r3
 8002522:	46bd      	mov	sp, r7
 8002524:	bc80      	pop	{r7}
 8002526:	4770      	bx	lr
 8002528:	20000268 	.word	0x20000268

0800252c <TIMER_IF_GetTimerElapsedTime>:

uint32_t TIMER_IF_GetTimerElapsedTime(void)
{
 800252c:	b580      	push	{r7, lr}
 800252e:	b082      	sub	sp, #8
 8002530:	af00      	add	r7, sp, #0
  uint32_t ret = 0;
 8002532:	2300      	movs	r3, #0
 8002534:	607b      	str	r3, [r7, #4]
  /* USER CODE BEGIN TIMER_IF_GetTimerElapsedTime */

  /* USER CODE END TIMER_IF_GetTimerElapsedTime */
  ret = ((uint32_t)(GetTimerTicks() - RtcTimerContext));
 8002536:	f000 f973 	bl	8002820 <GetTimerTicks>
 800253a:	4602      	mov	r2, r0
 800253c:	4b04      	ldr	r3, [pc, #16]	@ (8002550 <TIMER_IF_GetTimerElapsedTime+0x24>)
 800253e:	681b      	ldr	r3, [r3, #0]
 8002540:	1ad3      	subs	r3, r2, r3
 8002542:	607b      	str	r3, [r7, #4]
  /* USER CODE BEGIN TIMER_IF_GetTimerElapsedTime_Last */

  /* USER CODE END TIMER_IF_GetTimerElapsedTime_Last */
  return ret;
 8002544:	687b      	ldr	r3, [r7, #4]
}
 8002546:	4618      	mov	r0, r3
 8002548:	3708      	adds	r7, #8
 800254a:	46bd      	mov	sp, r7
 800254c:	bd80      	pop	{r7, pc}
 800254e:	bf00      	nop
 8002550:	20000268 	.word	0x20000268

08002554 <TIMER_IF_GetTimerValue>:

uint32_t TIMER_IF_GetTimerValue(void)
{
 8002554:	b580      	push	{r7, lr}
 8002556:	b082      	sub	sp, #8
 8002558:	af00      	add	r7, sp, #0
  uint32_t ret = 0;
 800255a:	2300      	movs	r3, #0
 800255c:	607b      	str	r3, [r7, #4]
  /* USER CODE BEGIN TIMER_IF_GetTimerValue */

  /* USER CODE END TIMER_IF_GetTimerValue */
  if (RTC_Initialized == true)
 800255e:	4b06      	ldr	r3, [pc, #24]	@ (8002578 <TIMER_IF_GetTimerValue+0x24>)
 8002560:	781b      	ldrb	r3, [r3, #0]
 8002562:	2b00      	cmp	r3, #0
 8002564:	d002      	beq.n	800256c <TIMER_IF_GetTimerValue+0x18>
  {
    ret = GetTimerTicks();
 8002566:	f000 f95b 	bl	8002820 <GetTimerTicks>
 800256a:	6078      	str	r0, [r7, #4]
  }
  /* USER CODE BEGIN TIMER_IF_GetTimerValue_Last */

  /* USER CODE END TIMER_IF_GetTimerValue_Last */
  return ret;
 800256c:	687b      	ldr	r3, [r7, #4]
}
 800256e:	4618      	mov	r0, r3
 8002570:	3708      	adds	r7, #8
 8002572:	46bd      	mov	sp, r7
 8002574:	bd80      	pop	{r7, pc}
 8002576:	bf00      	nop
 8002578:	20000265 	.word	0x20000265

0800257c <TIMER_IF_GetMinimumTimeout>:

uint32_t TIMER_IF_GetMinimumTimeout(void)
{
 800257c:	b480      	push	{r7}
 800257e:	b083      	sub	sp, #12
 8002580:	af00      	add	r7, sp, #0
  uint32_t ret = 0;
 8002582:	2300      	movs	r3, #0
 8002584:	607b      	str	r3, [r7, #4]
  /* USER CODE BEGIN TIMER_IF_GetMinimumTimeout */

  /* USER CODE END TIMER_IF_GetMinimumTimeout */
  ret = (MIN_ALARM_DELAY);
 8002586:	2303      	movs	r3, #3
 8002588:	607b      	str	r3, [r7, #4]
  /* USER CODE BEGIN TIMER_IF_GetMinimumTimeout_Last */

  /* USER CODE END TIMER_IF_GetMinimumTimeout_Last */
  return ret;
 800258a:	687b      	ldr	r3, [r7, #4]
}
 800258c:	4618      	mov	r0, r3
 800258e:	370c      	adds	r7, #12
 8002590:	46bd      	mov	sp, r7
 8002592:	bc80      	pop	{r7}
 8002594:	4770      	bx	lr

08002596 <TIMER_IF_Convert_ms2Tick>:

uint32_t TIMER_IF_Convert_ms2Tick(uint32_t timeMilliSec)
{
 8002596:	b5b0      	push	{r4, r5, r7, lr}
 8002598:	b084      	sub	sp, #16
 800259a:	af00      	add	r7, sp, #0
 800259c:	6078      	str	r0, [r7, #4]
  uint32_t ret = 0;
 800259e:	2100      	movs	r1, #0
 80025a0:	60f9      	str	r1, [r7, #12]
  /* USER CODE BEGIN TIMER_IF_Convert_ms2Tick */

  /* USER CODE END TIMER_IF_Convert_ms2Tick */
  ret = ((uint32_t)((((uint64_t) timeMilliSec) << RTC_N_PREDIV_S) / 1000));
 80025a2:	6879      	ldr	r1, [r7, #4]
 80025a4:	2000      	movs	r0, #0
 80025a6:	460a      	mov	r2, r1
 80025a8:	4603      	mov	r3, r0
 80025aa:	0d95      	lsrs	r5, r2, #22
 80025ac:	0294      	lsls	r4, r2, #10
 80025ae:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 80025b2:	f04f 0300 	mov.w	r3, #0
 80025b6:	4620      	mov	r0, r4
 80025b8:	4629      	mov	r1, r5
 80025ba:	f7fe faf5 	bl	8000ba8 <__aeabi_uldivmod>
 80025be:	4602      	mov	r2, r0
 80025c0:	460b      	mov	r3, r1
 80025c2:	4613      	mov	r3, r2
 80025c4:	60fb      	str	r3, [r7, #12]
  /* USER CODE BEGIN TIMER_IF_Convert_ms2Tick_Last */

  /* USER CODE END TIMER_IF_Convert_ms2Tick_Last */
  return ret;
 80025c6:	68fb      	ldr	r3, [r7, #12]
}
 80025c8:	4618      	mov	r0, r3
 80025ca:	3710      	adds	r7, #16
 80025cc:	46bd      	mov	sp, r7
 80025ce:	bdb0      	pop	{r4, r5, r7, pc}

080025d0 <TIMER_IF_Convert_Tick2ms>:

uint32_t TIMER_IF_Convert_Tick2ms(uint32_t tick)
{
 80025d0:	e92d 0fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp}
 80025d4:	b085      	sub	sp, #20
 80025d6:	af00      	add	r7, sp, #0
 80025d8:	6078      	str	r0, [r7, #4]
  uint32_t ret = 0;
 80025da:	2100      	movs	r1, #0
 80025dc:	60f9      	str	r1, [r7, #12]
  /* USER CODE BEGIN TIMER_IF_Convert_Tick2ms */

  /* USER CODE END TIMER_IF_Convert_Tick2ms */
  ret = ((uint32_t)((((uint64_t)(tick)) * 1000) >> RTC_N_PREDIV_S));
 80025de:	6879      	ldr	r1, [r7, #4]
 80025e0:	2000      	movs	r0, #0
 80025e2:	460c      	mov	r4, r1
 80025e4:	4605      	mov	r5, r0
 80025e6:	4620      	mov	r0, r4
 80025e8:	4629      	mov	r1, r5
 80025ea:	f04f 0a00 	mov.w	sl, #0
 80025ee:	f04f 0b00 	mov.w	fp, #0
 80025f2:	ea4f 1b41 	mov.w	fp, r1, lsl #5
 80025f6:	ea4b 6bd0 	orr.w	fp, fp, r0, lsr #27
 80025fa:	ea4f 1a40 	mov.w	sl, r0, lsl #5
 80025fe:	4650      	mov	r0, sl
 8002600:	4659      	mov	r1, fp
 8002602:	1b02      	subs	r2, r0, r4
 8002604:	eb61 0305 	sbc.w	r3, r1, r5
 8002608:	f04f 0000 	mov.w	r0, #0
 800260c:	f04f 0100 	mov.w	r1, #0
 8002610:	0099      	lsls	r1, r3, #2
 8002612:	ea41 7192 	orr.w	r1, r1, r2, lsr #30
 8002616:	0090      	lsls	r0, r2, #2
 8002618:	4602      	mov	r2, r0
 800261a:	460b      	mov	r3, r1
 800261c:	eb12 0804 	adds.w	r8, r2, r4
 8002620:	eb43 0905 	adc.w	r9, r3, r5
 8002624:	f04f 0200 	mov.w	r2, #0
 8002628:	f04f 0300 	mov.w	r3, #0
 800262c:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8002630:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8002634:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8002638:	4690      	mov	r8, r2
 800263a:	4699      	mov	r9, r3
 800263c:	4640      	mov	r0, r8
 800263e:	4649      	mov	r1, r9
 8002640:	f04f 0200 	mov.w	r2, #0
 8002644:	f04f 0300 	mov.w	r3, #0
 8002648:	0a82      	lsrs	r2, r0, #10
 800264a:	ea42 5281 	orr.w	r2, r2, r1, lsl #22
 800264e:	0a8b      	lsrs	r3, r1, #10
 8002650:	4613      	mov	r3, r2
 8002652:	60fb      	str	r3, [r7, #12]
  /* USER CODE BEGIN TIMER_IF_Convert_Tick2ms_Last */

  /* USER CODE END TIMER_IF_Convert_Tick2ms_Last */
  return ret;
 8002654:	68fb      	ldr	r3, [r7, #12]
}
 8002656:	4618      	mov	r0, r3
 8002658:	3714      	adds	r7, #20
 800265a:	46bd      	mov	sp, r7
 800265c:	e8bd 0fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp}
 8002660:	4770      	bx	lr

08002662 <TIMER_IF_DelayMs>:

void TIMER_IF_DelayMs(uint32_t delay)
{
 8002662:	b580      	push	{r7, lr}
 8002664:	b084      	sub	sp, #16
 8002666:	af00      	add	r7, sp, #0
 8002668:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN TIMER_IF_DelayMs */

  /* USER CODE END TIMER_IF_DelayMs */
  uint32_t delayTicks = TIMER_IF_Convert_ms2Tick(delay);
 800266a:	6878      	ldr	r0, [r7, #4]
 800266c:	f7ff ff93 	bl	8002596 <TIMER_IF_Convert_ms2Tick>
 8002670:	60f8      	str	r0, [r7, #12]
  uint32_t timeout = GetTimerTicks();
 8002672:	f000 f8d5 	bl	8002820 <GetTimerTicks>
 8002676:	60b8      	str	r0, [r7, #8]

  /* Wait delay ms */
  while (((GetTimerTicks() - timeout)) < delayTicks)
 8002678:	e000      	b.n	800267c <TIMER_IF_DelayMs+0x1a>
  {
    __NOP();
 800267a:	bf00      	nop
  while (((GetTimerTicks() - timeout)) < delayTicks)
 800267c:	f000 f8d0 	bl	8002820 <GetTimerTicks>
 8002680:	4602      	mov	r2, r0
 8002682:	68bb      	ldr	r3, [r7, #8]
 8002684:	1ad3      	subs	r3, r2, r3
 8002686:	68fa      	ldr	r2, [r7, #12]
 8002688:	429a      	cmp	r2, r3
 800268a:	d8f6      	bhi.n	800267a <TIMER_IF_DelayMs+0x18>
  }
  /* USER CODE BEGIN TIMER_IF_DelayMs_Last */

  /* USER CODE END TIMER_IF_DelayMs_Last */
}
 800268c:	bf00      	nop
 800268e:	bf00      	nop
 8002690:	3710      	adds	r7, #16
 8002692:	46bd      	mov	sp, r7
 8002694:	bd80      	pop	{r7, pc}

08002696 <HAL_RTC_AlarmAEventCallback>:

void HAL_RTC_AlarmAEventCallback(RTC_HandleTypeDef *hrtc)
{
 8002696:	b580      	push	{r7, lr}
 8002698:	b082      	sub	sp, #8
 800269a:	af00      	add	r7, sp, #0
 800269c:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN HAL_RTC_AlarmAEventCallback */

  /* USER CODE END HAL_RTC_AlarmAEventCallback */
  UTIL_TIMER_IRQ_MAP_PROCESS();
 800269e:	f019 fbad 	bl	801bdfc <UTIL_TIMER_IRQ_Handler>
  /* USER CODE BEGIN HAL_RTC_AlarmAEventCallback_Last */

  /* USER CODE END HAL_RTC_AlarmAEventCallback_Last */
}
 80026a2:	bf00      	nop
 80026a4:	3708      	adds	r7, #8
 80026a6:	46bd      	mov	sp, r7
 80026a8:	bd80      	pop	{r7, pc}

080026aa <HAL_RTCEx_SSRUEventCallback>:

void HAL_RTCEx_SSRUEventCallback(RTC_HandleTypeDef *hrtc)
{
 80026aa:	b580      	push	{r7, lr}
 80026ac:	b084      	sub	sp, #16
 80026ae:	af00      	add	r7, sp, #0
 80026b0:	6078      	str	r0, [r7, #4]

  /* USER CODE END HAL_RTCEx_SSRUEventCallback */
  /*called every 48 days with 1024 ticks per seconds*/
  TIMER_IF_DBG_PRINTF(">>Handler SSRUnderflow at %d\n\r", GetTimerTicks());
  /*Increment MSBticks*/
  uint32_t MSB_ticks = TIMER_IF_BkUp_Read_MSBticks();
 80026b2:	f000 f8a5 	bl	8002800 <TIMER_IF_BkUp_Read_MSBticks>
 80026b6:	60f8      	str	r0, [r7, #12]
  TIMER_IF_BkUp_Write_MSBticks(MSB_ticks + 1);
 80026b8:	68fb      	ldr	r3, [r7, #12]
 80026ba:	3301      	adds	r3, #1
 80026bc:	4618      	mov	r0, r3
 80026be:	f000 f88f 	bl	80027e0 <TIMER_IF_BkUp_Write_MSBticks>
  /* USER CODE BEGIN HAL_RTCEx_SSRUEventCallback_Last */

  /* USER CODE END HAL_RTCEx_SSRUEventCallback_Last */
}
 80026c2:	bf00      	nop
 80026c4:	3710      	adds	r7, #16
 80026c6:	46bd      	mov	sp, r7
 80026c8:	bd80      	pop	{r7, pc}

080026ca <TIMER_IF_GetTime>:

uint32_t TIMER_IF_GetTime(uint16_t *mSeconds)
{
 80026ca:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80026ce:	b08c      	sub	sp, #48	@ 0x30
 80026d0:	af00      	add	r7, sp, #0
 80026d2:	6178      	str	r0, [r7, #20]
  uint32_t seconds = 0;
 80026d4:	2300      	movs	r3, #0
 80026d6:	62fb      	str	r3, [r7, #44]	@ 0x2c
  /* USER CODE BEGIN TIMER_IF_GetTime */

  /* USER CODE END TIMER_IF_GetTime */
  uint64_t ticks;
  uint32_t timerValueLsb = GetTimerTicks();
 80026d8:	f000 f8a2 	bl	8002820 <GetTimerTicks>
 80026dc:	62b8      	str	r0, [r7, #40]	@ 0x28
  uint32_t timerValueMSB = TIMER_IF_BkUp_Read_MSBticks();
 80026de:	f000 f88f 	bl	8002800 <TIMER_IF_BkUp_Read_MSBticks>
 80026e2:	6278      	str	r0, [r7, #36]	@ 0x24

  ticks = (((uint64_t) timerValueMSB) << 32) + timerValueLsb;
 80026e4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80026e6:	2200      	movs	r2, #0
 80026e8:	60bb      	str	r3, [r7, #8]
 80026ea:	60fa      	str	r2, [r7, #12]
 80026ec:	f04f 0200 	mov.w	r2, #0
 80026f0:	f04f 0300 	mov.w	r3, #0
 80026f4:	68b9      	ldr	r1, [r7, #8]
 80026f6:	000b      	movs	r3, r1
 80026f8:	2200      	movs	r2, #0
 80026fa:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 80026fc:	2000      	movs	r0, #0
 80026fe:	460c      	mov	r4, r1
 8002700:	4605      	mov	r5, r0
 8002702:	eb12 0804 	adds.w	r8, r2, r4
 8002706:	eb43 0905 	adc.w	r9, r3, r5
 800270a:	e9c7 8906 	strd	r8, r9, [r7, #24]

  seconds = (uint32_t)(ticks >> RTC_N_PREDIV_S);
 800270e:	e9d7 0106 	ldrd	r0, r1, [r7, #24]
 8002712:	f04f 0200 	mov.w	r2, #0
 8002716:	f04f 0300 	mov.w	r3, #0
 800271a:	0a82      	lsrs	r2, r0, #10
 800271c:	ea42 5281 	orr.w	r2, r2, r1, lsl #22
 8002720:	0a8b      	lsrs	r3, r1, #10
 8002722:	4613      	mov	r3, r2
 8002724:	62fb      	str	r3, [r7, #44]	@ 0x2c

  ticks = (uint32_t) ticks & RTC_PREDIV_S;
 8002726:	69bb      	ldr	r3, [r7, #24]
 8002728:	2200      	movs	r2, #0
 800272a:	603b      	str	r3, [r7, #0]
 800272c:	607a      	str	r2, [r7, #4]
 800272e:	683b      	ldr	r3, [r7, #0]
 8002730:	f3c3 0a09 	ubfx	sl, r3, #0, #10
 8002734:	f04f 0b00 	mov.w	fp, #0
 8002738:	e9c7 ab06 	strd	sl, fp, [r7, #24]

  *mSeconds = TIMER_IF_Convert_Tick2ms(ticks);
 800273c:	69bb      	ldr	r3, [r7, #24]
 800273e:	4618      	mov	r0, r3
 8002740:	f7ff ff46 	bl	80025d0 <TIMER_IF_Convert_Tick2ms>
 8002744:	4603      	mov	r3, r0
 8002746:	b29a      	uxth	r2, r3
 8002748:	697b      	ldr	r3, [r7, #20]
 800274a:	801a      	strh	r2, [r3, #0]

  /* USER CODE BEGIN TIMER_IF_GetTime_Last */

  /* USER CODE END TIMER_IF_GetTime_Last */
  return seconds;
 800274c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
}
 800274e:	4618      	mov	r0, r3
 8002750:	3730      	adds	r7, #48	@ 0x30
 8002752:	46bd      	mov	sp, r7
 8002754:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}

08002758 <TIMER_IF_BkUp_Write_Seconds>:

void TIMER_IF_BkUp_Write_Seconds(uint32_t Seconds)
{
 8002758:	b580      	push	{r7, lr}
 800275a:	b082      	sub	sp, #8
 800275c:	af00      	add	r7, sp, #0
 800275e:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN TIMER_IF_BkUp_Write_Seconds */

  /* USER CODE END TIMER_IF_BkUp_Write_Seconds */
  HAL_RTCEx_BKUPWrite(&hrtc, RTC_BKP_SECONDS, Seconds);
 8002760:	687a      	ldr	r2, [r7, #4]
 8002762:	2100      	movs	r1, #0
 8002764:	4803      	ldr	r0, [pc, #12]	@ (8002774 <TIMER_IF_BkUp_Write_Seconds+0x1c>)
 8002766:	f004 fecd 	bl	8007504 <HAL_RTCEx_BKUPWrite>
  /* USER CODE BEGIN TIMER_IF_BkUp_Write_Seconds_Last */

  /* USER CODE END TIMER_IF_BkUp_Write_Seconds_Last */
}
 800276a:	bf00      	nop
 800276c:	3708      	adds	r7, #8
 800276e:	46bd      	mov	sp, r7
 8002770:	bd80      	pop	{r7, pc}
 8002772:	bf00      	nop
 8002774:	20000220 	.word	0x20000220

08002778 <TIMER_IF_BkUp_Write_SubSeconds>:

void TIMER_IF_BkUp_Write_SubSeconds(uint32_t SubSeconds)
{
 8002778:	b580      	push	{r7, lr}
 800277a:	b082      	sub	sp, #8
 800277c:	af00      	add	r7, sp, #0
 800277e:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN TIMER_IF_BkUp_Write_SubSeconds */

  /* USER CODE END TIMER_IF_BkUp_Write_SubSeconds */
  HAL_RTCEx_BKUPWrite(&hrtc, RTC_BKP_SUBSECONDS, SubSeconds);
 8002780:	687a      	ldr	r2, [r7, #4]
 8002782:	2101      	movs	r1, #1
 8002784:	4803      	ldr	r0, [pc, #12]	@ (8002794 <TIMER_IF_BkUp_Write_SubSeconds+0x1c>)
 8002786:	f004 febd 	bl	8007504 <HAL_RTCEx_BKUPWrite>
  /* USER CODE BEGIN TIMER_IF_BkUp_Write_SubSeconds_Last */

  /* USER CODE END TIMER_IF_BkUp_Write_SubSeconds_Last */
}
 800278a:	bf00      	nop
 800278c:	3708      	adds	r7, #8
 800278e:	46bd      	mov	sp, r7
 8002790:	bd80      	pop	{r7, pc}
 8002792:	bf00      	nop
 8002794:	20000220 	.word	0x20000220

08002798 <TIMER_IF_BkUp_Read_Seconds>:

uint32_t TIMER_IF_BkUp_Read_Seconds(void)
{
 8002798:	b580      	push	{r7, lr}
 800279a:	b082      	sub	sp, #8
 800279c:	af00      	add	r7, sp, #0
  uint32_t ret = 0;
 800279e:	2300      	movs	r3, #0
 80027a0:	607b      	str	r3, [r7, #4]
  /* USER CODE BEGIN TIMER_IF_BkUp_Read_Seconds */

  /* USER CODE END TIMER_IF_BkUp_Read_Seconds */
  ret = HAL_RTCEx_BKUPRead(&hrtc, RTC_BKP_SECONDS);
 80027a2:	2100      	movs	r1, #0
 80027a4:	4804      	ldr	r0, [pc, #16]	@ (80027b8 <TIMER_IF_BkUp_Read_Seconds+0x20>)
 80027a6:	f004 fec5 	bl	8007534 <HAL_RTCEx_BKUPRead>
 80027aa:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN TIMER_IF_BkUp_Read_Seconds_Last */

  /* USER CODE END TIMER_IF_BkUp_Read_Seconds_Last */
  return ret;
 80027ac:	687b      	ldr	r3, [r7, #4]
}
 80027ae:	4618      	mov	r0, r3
 80027b0:	3708      	adds	r7, #8
 80027b2:	46bd      	mov	sp, r7
 80027b4:	bd80      	pop	{r7, pc}
 80027b6:	bf00      	nop
 80027b8:	20000220 	.word	0x20000220

080027bc <TIMER_IF_BkUp_Read_SubSeconds>:

uint32_t TIMER_IF_BkUp_Read_SubSeconds(void)
{
 80027bc:	b580      	push	{r7, lr}
 80027be:	b082      	sub	sp, #8
 80027c0:	af00      	add	r7, sp, #0
  uint32_t ret = 0;
 80027c2:	2300      	movs	r3, #0
 80027c4:	607b      	str	r3, [r7, #4]
  /* USER CODE BEGIN TIMER_IF_BkUp_Read_SubSeconds */

  /* USER CODE END TIMER_IF_BkUp_Read_SubSeconds */
  ret = HAL_RTCEx_BKUPRead(&hrtc, RTC_BKP_SUBSECONDS);
 80027c6:	2101      	movs	r1, #1
 80027c8:	4804      	ldr	r0, [pc, #16]	@ (80027dc <TIMER_IF_BkUp_Read_SubSeconds+0x20>)
 80027ca:	f004 feb3 	bl	8007534 <HAL_RTCEx_BKUPRead>
 80027ce:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN TIMER_IF_BkUp_Read_SubSeconds_Last */

  /* USER CODE END TIMER_IF_BkUp_Read_SubSeconds_Last */
  return ret;
 80027d0:	687b      	ldr	r3, [r7, #4]
}
 80027d2:	4618      	mov	r0, r3
 80027d4:	3708      	adds	r7, #8
 80027d6:	46bd      	mov	sp, r7
 80027d8:	bd80      	pop	{r7, pc}
 80027da:	bf00      	nop
 80027dc:	20000220 	.word	0x20000220

080027e0 <TIMER_IF_BkUp_Write_MSBticks>:

/* USER CODE END EF */

/* Private functions ---------------------------------------------------------*/
static void TIMER_IF_BkUp_Write_MSBticks(uint32_t MSBticks)
{
 80027e0:	b580      	push	{r7, lr}
 80027e2:	b082      	sub	sp, #8
 80027e4:	af00      	add	r7, sp, #0
 80027e6:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN TIMER_IF_BkUp_Write_MSBticks */

  /* USER CODE END TIMER_IF_BkUp_Write_MSBticks */
  HAL_RTCEx_BKUPWrite(&hrtc, RTC_BKP_MSBTICKS, MSBticks);
 80027e8:	687a      	ldr	r2, [r7, #4]
 80027ea:	2102      	movs	r1, #2
 80027ec:	4803      	ldr	r0, [pc, #12]	@ (80027fc <TIMER_IF_BkUp_Write_MSBticks+0x1c>)
 80027ee:	f004 fe89 	bl	8007504 <HAL_RTCEx_BKUPWrite>
  /* USER CODE BEGIN TIMER_IF_BkUp_Write_MSBticks_Last */

  /* USER CODE END TIMER_IF_BkUp_Write_MSBticks_Last */
}
 80027f2:	bf00      	nop
 80027f4:	3708      	adds	r7, #8
 80027f6:	46bd      	mov	sp, r7
 80027f8:	bd80      	pop	{r7, pc}
 80027fa:	bf00      	nop
 80027fc:	20000220 	.word	0x20000220

08002800 <TIMER_IF_BkUp_Read_MSBticks>:

static uint32_t TIMER_IF_BkUp_Read_MSBticks(void)
{
 8002800:	b580      	push	{r7, lr}
 8002802:	b082      	sub	sp, #8
 8002804:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIMER_IF_BkUp_Read_MSBticks */

  /* USER CODE END TIMER_IF_BkUp_Read_MSBticks */
  uint32_t MSBticks;
  MSBticks = HAL_RTCEx_BKUPRead(&hrtc, RTC_BKP_MSBTICKS);
 8002806:	2102      	movs	r1, #2
 8002808:	4804      	ldr	r0, [pc, #16]	@ (800281c <TIMER_IF_BkUp_Read_MSBticks+0x1c>)
 800280a:	f004 fe93 	bl	8007534 <HAL_RTCEx_BKUPRead>
 800280e:	6078      	str	r0, [r7, #4]
  return MSBticks;
 8002810:	687b      	ldr	r3, [r7, #4]
  /* USER CODE BEGIN TIMER_IF_BkUp_Read_MSBticks_Last */

  /* USER CODE END TIMER_IF_BkUp_Read_MSBticks_Last */
}
 8002812:	4618      	mov	r0, r3
 8002814:	3708      	adds	r7, #8
 8002816:	46bd      	mov	sp, r7
 8002818:	bd80      	pop	{r7, pc}
 800281a:	bf00      	nop
 800281c:	20000220 	.word	0x20000220

08002820 <GetTimerTicks>:

static inline uint32_t GetTimerTicks(void)
{
 8002820:	b580      	push	{r7, lr}
 8002822:	b082      	sub	sp, #8
 8002824:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN GetTimerTicks */

  /* USER CODE END GetTimerTicks */
  uint32_t ssr = LL_RTC_TIME_GetSubSecond(RTC);
 8002826:	480b      	ldr	r0, [pc, #44]	@ (8002854 <GetTimerTicks+0x34>)
 8002828:	f7ff fdd9 	bl	80023de <LL_RTC_TIME_GetSubSecond>
 800282c:	6078      	str	r0, [r7, #4]
  /* read twice to make sure value it valid*/
  while (ssr != LL_RTC_TIME_GetSubSecond(RTC))
 800282e:	e003      	b.n	8002838 <GetTimerTicks+0x18>
  {
    ssr = LL_RTC_TIME_GetSubSecond(RTC);
 8002830:	4808      	ldr	r0, [pc, #32]	@ (8002854 <GetTimerTicks+0x34>)
 8002832:	f7ff fdd4 	bl	80023de <LL_RTC_TIME_GetSubSecond>
 8002836:	6078      	str	r0, [r7, #4]
  while (ssr != LL_RTC_TIME_GetSubSecond(RTC))
 8002838:	4806      	ldr	r0, [pc, #24]	@ (8002854 <GetTimerTicks+0x34>)
 800283a:	f7ff fdd0 	bl	80023de <LL_RTC_TIME_GetSubSecond>
 800283e:	4602      	mov	r2, r0
 8002840:	687b      	ldr	r3, [r7, #4]
 8002842:	4293      	cmp	r3, r2
 8002844:	d1f4      	bne.n	8002830 <GetTimerTicks+0x10>
  }
  return UINT32_MAX - ssr;
 8002846:	687b      	ldr	r3, [r7, #4]
 8002848:	43db      	mvns	r3, r3
  /* USER CODE BEGIN GetTimerTicks_Last */

  /* USER CODE END GetTimerTicks_Last */
}
 800284a:	4618      	mov	r0, r3
 800284c:	3708      	adds	r7, #8
 800284e:	46bd      	mov	sp, r7
 8002850:	bd80      	pop	{r7, pc}
 8002852:	bf00      	nop
 8002854:	40002800 	.word	0x40002800

08002858 <LL_AHB2_GRP1_EnableClock>:
{
 8002858:	b480      	push	{r7}
 800285a:	b085      	sub	sp, #20
 800285c:	af00      	add	r7, sp, #0
 800285e:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->AHB2ENR, Periphs);
 8002860:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8002864:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8002866:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 800286a:	687b      	ldr	r3, [r7, #4]
 800286c:	4313      	orrs	r3, r2
 800286e:	64cb      	str	r3, [r1, #76]	@ 0x4c
  tmpreg = READ_BIT(RCC->AHB2ENR, Periphs);
 8002870:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8002874:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8002876:	687b      	ldr	r3, [r7, #4]
 8002878:	4013      	ands	r3, r2
 800287a:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 800287c:	68fb      	ldr	r3, [r7, #12]
}
 800287e:	bf00      	nop
 8002880:	3714      	adds	r7, #20
 8002882:	46bd      	mov	sp, r7
 8002884:	bc80      	pop	{r7}
 8002886:	4770      	bx	lr

08002888 <LL_APB1_GRP1_EnableClock>:
{
 8002888:	b480      	push	{r7}
 800288a:	b085      	sub	sp, #20
 800288c:	af00      	add	r7, sp, #0
 800288e:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->APB1ENR1, Periphs);
 8002890:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8002894:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
 8002896:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 800289a:	687b      	ldr	r3, [r7, #4]
 800289c:	4313      	orrs	r3, r2
 800289e:	658b      	str	r3, [r1, #88]	@ 0x58
  tmpreg = READ_BIT(RCC->APB1ENR1, Periphs);
 80028a0:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80028a4:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
 80028a6:	687b      	ldr	r3, [r7, #4]
 80028a8:	4013      	ands	r3, r2
 80028aa:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 80028ac:	68fb      	ldr	r3, [r7, #12]
}
 80028ae:	bf00      	nop
 80028b0:	3714      	adds	r7, #20
 80028b2:	46bd      	mov	sp, r7
 80028b4:	bc80      	pop	{r7}
 80028b6:	4770      	bx	lr

080028b8 <LL_APB1_GRP1_DisableClock>:
{
 80028b8:	b480      	push	{r7}
 80028ba:	b083      	sub	sp, #12
 80028bc:	af00      	add	r7, sp, #0
 80028be:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(RCC->APB1ENR1, Periphs);
 80028c0:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80028c4:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
 80028c6:	687b      	ldr	r3, [r7, #4]
 80028c8:	43db      	mvns	r3, r3
 80028ca:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 80028ce:	4013      	ands	r3, r2
 80028d0:	658b      	str	r3, [r1, #88]	@ 0x58
}
 80028d2:	bf00      	nop
 80028d4:	370c      	adds	r7, #12
 80028d6:	46bd      	mov	sp, r7
 80028d8:	bc80      	pop	{r7}
 80028da:	4770      	bx	lr

080028dc <LL_APB2_GRP1_EnableClock>:
{
 80028dc:	b480      	push	{r7}
 80028de:	b085      	sub	sp, #20
 80028e0:	af00      	add	r7, sp, #0
 80028e2:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->APB2ENR, Periphs);
 80028e4:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80028e8:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 80028ea:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 80028ee:	687b      	ldr	r3, [r7, #4]
 80028f0:	4313      	orrs	r3, r2
 80028f2:	660b      	str	r3, [r1, #96]	@ 0x60
  tmpreg = READ_BIT(RCC->APB2ENR, Periphs);
 80028f4:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80028f8:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 80028fa:	687b      	ldr	r3, [r7, #4]
 80028fc:	4013      	ands	r3, r2
 80028fe:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8002900:	68fb      	ldr	r3, [r7, #12]
}
 8002902:	bf00      	nop
 8002904:	3714      	adds	r7, #20
 8002906:	46bd      	mov	sp, r7
 8002908:	bc80      	pop	{r7}
 800290a:	4770      	bx	lr

0800290c <LL_APB2_GRP1_DisableClock>:
{
 800290c:	b480      	push	{r7}
 800290e:	b083      	sub	sp, #12
 8002910:	af00      	add	r7, sp, #0
 8002912:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(RCC->APB2ENR, Periphs);
 8002914:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8002918:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 800291a:	687b      	ldr	r3, [r7, #4]
 800291c:	43db      	mvns	r3, r3
 800291e:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8002922:	4013      	ands	r3, r2
 8002924:	660b      	str	r3, [r1, #96]	@ 0x60
}
 8002926:	bf00      	nop
 8002928:	370c      	adds	r7, #12
 800292a:	46bd      	mov	sp, r7
 800292c:	bc80      	pop	{r7}
 800292e:	4770      	bx	lr

08002930 <MX_USART2_UART_Init>:

}
/* USART2 init function */

void MX_USART2_UART_Init(void)
{
 8002930:	b580      	push	{r7, lr}
 8002932:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8002934:	4b22      	ldr	r3, [pc, #136]	@ (80029c0 <MX_USART2_UART_Init+0x90>)
 8002936:	4a23      	ldr	r2, [pc, #140]	@ (80029c4 <MX_USART2_UART_Init+0x94>)
 8002938:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 800293a:	4b21      	ldr	r3, [pc, #132]	@ (80029c0 <MX_USART2_UART_Init+0x90>)
 800293c:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8002940:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8002942:	4b1f      	ldr	r3, [pc, #124]	@ (80029c0 <MX_USART2_UART_Init+0x90>)
 8002944:	2200      	movs	r2, #0
 8002946:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8002948:	4b1d      	ldr	r3, [pc, #116]	@ (80029c0 <MX_USART2_UART_Init+0x90>)
 800294a:	2200      	movs	r2, #0
 800294c:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 800294e:	4b1c      	ldr	r3, [pc, #112]	@ (80029c0 <MX_USART2_UART_Init+0x90>)
 8002950:	2200      	movs	r2, #0
 8002952:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8002954:	4b1a      	ldr	r3, [pc, #104]	@ (80029c0 <MX_USART2_UART_Init+0x90>)
 8002956:	220c      	movs	r2, #12
 8002958:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800295a:	4b19      	ldr	r3, [pc, #100]	@ (80029c0 <MX_USART2_UART_Init+0x90>)
 800295c:	2200      	movs	r2, #0
 800295e:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8002960:	4b17      	ldr	r3, [pc, #92]	@ (80029c0 <MX_USART2_UART_Init+0x90>)
 8002962:	2200      	movs	r2, #0
 8002964:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8002966:	4b16      	ldr	r3, [pc, #88]	@ (80029c0 <MX_USART2_UART_Init+0x90>)
 8002968:	2200      	movs	r2, #0
 800296a:	621a      	str	r2, [r3, #32]
  huart2.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 800296c:	4b14      	ldr	r3, [pc, #80]	@ (80029c0 <MX_USART2_UART_Init+0x90>)
 800296e:	2200      	movs	r2, #0
 8002970:	625a      	str	r2, [r3, #36]	@ 0x24
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8002972:	4b13      	ldr	r3, [pc, #76]	@ (80029c0 <MX_USART2_UART_Init+0x90>)
 8002974:	2200      	movs	r2, #0
 8002976:	629a      	str	r2, [r3, #40]	@ 0x28
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8002978:	4811      	ldr	r0, [pc, #68]	@ (80029c0 <MX_USART2_UART_Init+0x90>)
 800297a:	f005 fadc 	bl	8007f36 <HAL_UART_Init>
 800297e:	4603      	mov	r3, r0
 8002980:	2b00      	cmp	r3, #0
 8002982:	d001      	beq.n	8002988 <MX_USART2_UART_Init+0x58>
  {
    Error_Handler();
 8002984:	f7ff f960 	bl	8001c48 <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart2, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 8002988:	2100      	movs	r1, #0
 800298a:	480d      	ldr	r0, [pc, #52]	@ (80029c0 <MX_USART2_UART_Init+0x90>)
 800298c:	f007 fc05 	bl	800a19a <HAL_UARTEx_SetTxFifoThreshold>
 8002990:	4603      	mov	r3, r0
 8002992:	2b00      	cmp	r3, #0
 8002994:	d001      	beq.n	800299a <MX_USART2_UART_Init+0x6a>
  {
    Error_Handler();
 8002996:	f7ff f957 	bl	8001c48 <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart2, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 800299a:	2100      	movs	r1, #0
 800299c:	4808      	ldr	r0, [pc, #32]	@ (80029c0 <MX_USART2_UART_Init+0x90>)
 800299e:	f007 fc3a 	bl	800a216 <HAL_UARTEx_SetRxFifoThreshold>
 80029a2:	4603      	mov	r3, r0
 80029a4:	2b00      	cmp	r3, #0
 80029a6:	d001      	beq.n	80029ac <MX_USART2_UART_Init+0x7c>
  {
    Error_Handler();
 80029a8:	f7ff f94e 	bl	8001c48 <Error_Handler>
  }
  if (HAL_UARTEx_EnableFifoMode(&huart2) != HAL_OK)
 80029ac:	4804      	ldr	r0, [pc, #16]	@ (80029c0 <MX_USART2_UART_Init+0x90>)
 80029ae:	f007 fbb9 	bl	800a124 <HAL_UARTEx_EnableFifoMode>
 80029b2:	4603      	mov	r3, r0
 80029b4:	2b00      	cmp	r3, #0
 80029b6:	d001      	beq.n	80029bc <MX_USART2_UART_Init+0x8c>
  {
    Error_Handler();
 80029b8:	f7ff f946 	bl	8001c48 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 80029bc:	bf00      	nop
 80029be:	bd80      	pop	{r7, pc}
 80029c0:	20000300 	.word	0x20000300
 80029c4:	40004400 	.word	0x40004400

080029c8 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 80029c8:	b580      	push	{r7, lr}
 80029ca:	b096      	sub	sp, #88	@ 0x58
 80029cc:	af00      	add	r7, sp, #0
 80029ce:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80029d0:	f107 0344 	add.w	r3, r7, #68	@ 0x44
 80029d4:	2200      	movs	r2, #0
 80029d6:	601a      	str	r2, [r3, #0]
 80029d8:	605a      	str	r2, [r3, #4]
 80029da:	609a      	str	r2, [r3, #8]
 80029dc:	60da      	str	r2, [r3, #12]
 80029de:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 80029e0:	f107 030c 	add.w	r3, r7, #12
 80029e4:	2238      	movs	r2, #56	@ 0x38
 80029e6:	2100      	movs	r1, #0
 80029e8:	4618      	mov	r0, r3
 80029ea:	f019 fdef 	bl	801c5cc <memset>
  if(uartHandle->Instance==USART1)
 80029ee:	687b      	ldr	r3, [r7, #4]
 80029f0:	681b      	ldr	r3, [r3, #0]
 80029f2:	4a68      	ldr	r2, [pc, #416]	@ (8002b94 <HAL_UART_MspInit+0x1cc>)
 80029f4:	4293      	cmp	r3, r2
 80029f6:	d16c      	bne.n	8002ad2 <HAL_UART_MspInit+0x10a>

  /* USER CODE END USART1_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USART1;
 80029f8:	2301      	movs	r3, #1
 80029fa:	60fb      	str	r3, [r7, #12]
    PeriphClkInitStruct.Usart1ClockSelection = RCC_USART1CLKSOURCE_PCLK2;
 80029fc:	f44f 3340 	mov.w	r3, #196608	@ 0x30000
 8002a00:	613b      	str	r3, [r7, #16]
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8002a02:	f107 030c 	add.w	r3, r7, #12
 8002a06:	4618      	mov	r0, r3
 8002a08:	f004 f904 	bl	8006c14 <HAL_RCCEx_PeriphCLKConfig>
 8002a0c:	4603      	mov	r3, r0
 8002a0e:	2b00      	cmp	r3, #0
 8002a10:	d001      	beq.n	8002a16 <HAL_UART_MspInit+0x4e>
    {
      Error_Handler();
 8002a12:	f7ff f919 	bl	8001c48 <Error_Handler>
    }

    /* USART1 clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8002a16:	f44f 4080 	mov.w	r0, #16384	@ 0x4000
 8002a1a:	f7ff ff5f 	bl	80028dc <LL_APB2_GRP1_EnableClock>

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002a1e:	2001      	movs	r0, #1
 8002a20:	f7ff ff1a 	bl	8002858 <LL_AHB2_GRP1_EnableClock>
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002a24:	2002      	movs	r0, #2
 8002a26:	f7ff ff17 	bl	8002858 <LL_AHB2_GRP1_EnableClock>
    /**USART1 GPIO Configuration
    PA10     ------> USART1_RX
    PB6     ------> USART1_TX
    */
    GPIO_InitStruct.Pin = RS485_RX_Pin;
 8002a2a:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8002a2e:	647b      	str	r3, [r7, #68]	@ 0x44
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002a30:	2302      	movs	r3, #2
 8002a32:	64bb      	str	r3, [r7, #72]	@ 0x48
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002a34:	2300      	movs	r3, #0
 8002a36:	64fb      	str	r3, [r7, #76]	@ 0x4c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002a38:	2303      	movs	r3, #3
 8002a3a:	653b      	str	r3, [r7, #80]	@ 0x50
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 8002a3c:	2307      	movs	r3, #7
 8002a3e:	657b      	str	r3, [r7, #84]	@ 0x54
    HAL_GPIO_Init(RS485_RX_GPIO_Port, &GPIO_InitStruct);
 8002a40:	f107 0344 	add.w	r3, r7, #68	@ 0x44
 8002a44:	4619      	mov	r1, r3
 8002a46:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8002a4a:	f002 fae5 	bl	8005018 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = RS485_TX_Pin;
 8002a4e:	2340      	movs	r3, #64	@ 0x40
 8002a50:	647b      	str	r3, [r7, #68]	@ 0x44
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002a52:	2302      	movs	r3, #2
 8002a54:	64bb      	str	r3, [r7, #72]	@ 0x48
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002a56:	2300      	movs	r3, #0
 8002a58:	64fb      	str	r3, [r7, #76]	@ 0x4c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002a5a:	2303      	movs	r3, #3
 8002a5c:	653b      	str	r3, [r7, #80]	@ 0x50
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 8002a5e:	2307      	movs	r3, #7
 8002a60:	657b      	str	r3, [r7, #84]	@ 0x54
    HAL_GPIO_Init(RS485_TX_GPIO_Port, &GPIO_InitStruct);
 8002a62:	f107 0344 	add.w	r3, r7, #68	@ 0x44
 8002a66:	4619      	mov	r1, r3
 8002a68:	484b      	ldr	r0, [pc, #300]	@ (8002b98 <HAL_UART_MspInit+0x1d0>)
 8002a6a:	f002 fad5 	bl	8005018 <HAL_GPIO_Init>

    /* USART1 DMA Init */
    /* USART1_TX Init */
    hdma_usart1_tx.Instance = DMA1_Channel1;
 8002a6e:	4b4b      	ldr	r3, [pc, #300]	@ (8002b9c <HAL_UART_MspInit+0x1d4>)
 8002a70:	4a4b      	ldr	r2, [pc, #300]	@ (8002ba0 <HAL_UART_MspInit+0x1d8>)
 8002a72:	601a      	str	r2, [r3, #0]
    hdma_usart1_tx.Init.Request = DMA_REQUEST_USART1_TX;
 8002a74:	4b49      	ldr	r3, [pc, #292]	@ (8002b9c <HAL_UART_MspInit+0x1d4>)
 8002a76:	2212      	movs	r2, #18
 8002a78:	605a      	str	r2, [r3, #4]
    hdma_usart1_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8002a7a:	4b48      	ldr	r3, [pc, #288]	@ (8002b9c <HAL_UART_MspInit+0x1d4>)
 8002a7c:	2210      	movs	r2, #16
 8002a7e:	609a      	str	r2, [r3, #8]
    hdma_usart1_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 8002a80:	4b46      	ldr	r3, [pc, #280]	@ (8002b9c <HAL_UART_MspInit+0x1d4>)
 8002a82:	2200      	movs	r2, #0
 8002a84:	60da      	str	r2, [r3, #12]
    hdma_usart1_tx.Init.MemInc = DMA_MINC_ENABLE;
 8002a86:	4b45      	ldr	r3, [pc, #276]	@ (8002b9c <HAL_UART_MspInit+0x1d4>)
 8002a88:	2280      	movs	r2, #128	@ 0x80
 8002a8a:	611a      	str	r2, [r3, #16]
    hdma_usart1_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8002a8c:	4b43      	ldr	r3, [pc, #268]	@ (8002b9c <HAL_UART_MspInit+0x1d4>)
 8002a8e:	2200      	movs	r2, #0
 8002a90:	615a      	str	r2, [r3, #20]
    hdma_usart1_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8002a92:	4b42      	ldr	r3, [pc, #264]	@ (8002b9c <HAL_UART_MspInit+0x1d4>)
 8002a94:	2200      	movs	r2, #0
 8002a96:	619a      	str	r2, [r3, #24]
    hdma_usart1_tx.Init.Mode = DMA_NORMAL;
 8002a98:	4b40      	ldr	r3, [pc, #256]	@ (8002b9c <HAL_UART_MspInit+0x1d4>)
 8002a9a:	2200      	movs	r2, #0
 8002a9c:	61da      	str	r2, [r3, #28]
    hdma_usart1_tx.Init.Priority = DMA_PRIORITY_LOW;
 8002a9e:	4b3f      	ldr	r3, [pc, #252]	@ (8002b9c <HAL_UART_MspInit+0x1d4>)
 8002aa0:	2200      	movs	r2, #0
 8002aa2:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_usart1_tx) != HAL_OK)
 8002aa4:	483d      	ldr	r0, [pc, #244]	@ (8002b9c <HAL_UART_MspInit+0x1d4>)
 8002aa6:	f001 fcb3 	bl	8004410 <HAL_DMA_Init>
 8002aaa:	4603      	mov	r3, r0
 8002aac:	2b00      	cmp	r3, #0
 8002aae:	d001      	beq.n	8002ab4 <HAL_UART_MspInit+0xec>
    {
      Error_Handler();
 8002ab0:	f7ff f8ca 	bl	8001c48 <Error_Handler>
    }

    __HAL_LINKDMA(uartHandle,hdmatx,hdma_usart1_tx);
 8002ab4:	687b      	ldr	r3, [r7, #4]
 8002ab6:	4a39      	ldr	r2, [pc, #228]	@ (8002b9c <HAL_UART_MspInit+0x1d4>)
 8002ab8:	67da      	str	r2, [r3, #124]	@ 0x7c
 8002aba:	4a38      	ldr	r2, [pc, #224]	@ (8002b9c <HAL_UART_MspInit+0x1d4>)
 8002abc:	687b      	ldr	r3, [r7, #4]
 8002abe:	6293      	str	r3, [r2, #40]	@ 0x28

    /* USART1 interrupt Init */
    HAL_NVIC_SetPriority(USART1_IRQn, 2, 0);
 8002ac0:	2200      	movs	r2, #0
 8002ac2:	2102      	movs	r1, #2
 8002ac4:	2024      	movs	r0, #36	@ 0x24
 8002ac6:	f001 fc6c 	bl	80043a2 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
 8002aca:	2024      	movs	r0, #36	@ 0x24
 8002acc:	f001 fc83 	bl	80043d6 <HAL_NVIC_EnableIRQ>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }
}
 8002ad0:	e05c      	b.n	8002b8c <HAL_UART_MspInit+0x1c4>
  else if(uartHandle->Instance==USART2)
 8002ad2:	687b      	ldr	r3, [r7, #4]
 8002ad4:	681b      	ldr	r3, [r3, #0]
 8002ad6:	4a33      	ldr	r2, [pc, #204]	@ (8002ba4 <HAL_UART_MspInit+0x1dc>)
 8002ad8:	4293      	cmp	r3, r2
 8002ada:	d157      	bne.n	8002b8c <HAL_UART_MspInit+0x1c4>
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USART2;
 8002adc:	2302      	movs	r3, #2
 8002ade:	60fb      	str	r3, [r7, #12]
    PeriphClkInitStruct.Usart2ClockSelection = RCC_USART2CLKSOURCE_PCLK1;
 8002ae0:	f44f 2340 	mov.w	r3, #786432	@ 0xc0000
 8002ae4:	617b      	str	r3, [r7, #20]
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8002ae6:	f107 030c 	add.w	r3, r7, #12
 8002aea:	4618      	mov	r0, r3
 8002aec:	f004 f892 	bl	8006c14 <HAL_RCCEx_PeriphCLKConfig>
 8002af0:	4603      	mov	r3, r0
 8002af2:	2b00      	cmp	r3, #0
 8002af4:	d001      	beq.n	8002afa <HAL_UART_MspInit+0x132>
      Error_Handler();
 8002af6:	f7ff f8a7 	bl	8001c48 <Error_Handler>
    __HAL_RCC_USART2_CLK_ENABLE();
 8002afa:	f44f 3000 	mov.w	r0, #131072	@ 0x20000
 8002afe:	f7ff fec3 	bl	8002888 <LL_APB1_GRP1_EnableClock>
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002b02:	2001      	movs	r0, #1
 8002b04:	f7ff fea8 	bl	8002858 <LL_AHB2_GRP1_EnableClock>
    GPIO_InitStruct.Pin = USARTx_RX_Pin|USARTx_TX_Pin;
 8002b08:	230c      	movs	r3, #12
 8002b0a:	647b      	str	r3, [r7, #68]	@ 0x44
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002b0c:	2302      	movs	r3, #2
 8002b0e:	64bb      	str	r3, [r7, #72]	@ 0x48
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002b10:	2300      	movs	r3, #0
 8002b12:	64fb      	str	r3, [r7, #76]	@ 0x4c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002b14:	2303      	movs	r3, #3
 8002b16:	653b      	str	r3, [r7, #80]	@ 0x50
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8002b18:	2307      	movs	r3, #7
 8002b1a:	657b      	str	r3, [r7, #84]	@ 0x54
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002b1c:	f107 0344 	add.w	r3, r7, #68	@ 0x44
 8002b20:	4619      	mov	r1, r3
 8002b22:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8002b26:	f002 fa77 	bl	8005018 <HAL_GPIO_Init>
    hdma_usart2_tx.Instance = DMA1_Channel2;
 8002b2a:	4b1f      	ldr	r3, [pc, #124]	@ (8002ba8 <HAL_UART_MspInit+0x1e0>)
 8002b2c:	4a1f      	ldr	r2, [pc, #124]	@ (8002bac <HAL_UART_MspInit+0x1e4>)
 8002b2e:	601a      	str	r2, [r3, #0]
    hdma_usart2_tx.Init.Request = DMA_REQUEST_USART2_TX;
 8002b30:	4b1d      	ldr	r3, [pc, #116]	@ (8002ba8 <HAL_UART_MspInit+0x1e0>)
 8002b32:	2214      	movs	r2, #20
 8002b34:	605a      	str	r2, [r3, #4]
    hdma_usart2_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8002b36:	4b1c      	ldr	r3, [pc, #112]	@ (8002ba8 <HAL_UART_MspInit+0x1e0>)
 8002b38:	2210      	movs	r2, #16
 8002b3a:	609a      	str	r2, [r3, #8]
    hdma_usart2_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 8002b3c:	4b1a      	ldr	r3, [pc, #104]	@ (8002ba8 <HAL_UART_MspInit+0x1e0>)
 8002b3e:	2200      	movs	r2, #0
 8002b40:	60da      	str	r2, [r3, #12]
    hdma_usart2_tx.Init.MemInc = DMA_MINC_ENABLE;
 8002b42:	4b19      	ldr	r3, [pc, #100]	@ (8002ba8 <HAL_UART_MspInit+0x1e0>)
 8002b44:	2280      	movs	r2, #128	@ 0x80
 8002b46:	611a      	str	r2, [r3, #16]
    hdma_usart2_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8002b48:	4b17      	ldr	r3, [pc, #92]	@ (8002ba8 <HAL_UART_MspInit+0x1e0>)
 8002b4a:	2200      	movs	r2, #0
 8002b4c:	615a      	str	r2, [r3, #20]
    hdma_usart2_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8002b4e:	4b16      	ldr	r3, [pc, #88]	@ (8002ba8 <HAL_UART_MspInit+0x1e0>)
 8002b50:	2200      	movs	r2, #0
 8002b52:	619a      	str	r2, [r3, #24]
    hdma_usart2_tx.Init.Mode = DMA_NORMAL;
 8002b54:	4b14      	ldr	r3, [pc, #80]	@ (8002ba8 <HAL_UART_MspInit+0x1e0>)
 8002b56:	2200      	movs	r2, #0
 8002b58:	61da      	str	r2, [r3, #28]
    hdma_usart2_tx.Init.Priority = DMA_PRIORITY_LOW;
 8002b5a:	4b13      	ldr	r3, [pc, #76]	@ (8002ba8 <HAL_UART_MspInit+0x1e0>)
 8002b5c:	2200      	movs	r2, #0
 8002b5e:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_usart2_tx) != HAL_OK)
 8002b60:	4811      	ldr	r0, [pc, #68]	@ (8002ba8 <HAL_UART_MspInit+0x1e0>)
 8002b62:	f001 fc55 	bl	8004410 <HAL_DMA_Init>
 8002b66:	4603      	mov	r3, r0
 8002b68:	2b00      	cmp	r3, #0
 8002b6a:	d001      	beq.n	8002b70 <HAL_UART_MspInit+0x1a8>
      Error_Handler();
 8002b6c:	f7ff f86c 	bl	8001c48 <Error_Handler>
    __HAL_LINKDMA(uartHandle,hdmatx,hdma_usart2_tx);
 8002b70:	687b      	ldr	r3, [r7, #4]
 8002b72:	4a0d      	ldr	r2, [pc, #52]	@ (8002ba8 <HAL_UART_MspInit+0x1e0>)
 8002b74:	67da      	str	r2, [r3, #124]	@ 0x7c
 8002b76:	4a0c      	ldr	r2, [pc, #48]	@ (8002ba8 <HAL_UART_MspInit+0x1e0>)
 8002b78:	687b      	ldr	r3, [r7, #4]
 8002b7a:	6293      	str	r3, [r2, #40]	@ 0x28
    HAL_NVIC_SetPriority(USART2_IRQn, 0, 0);
 8002b7c:	2200      	movs	r2, #0
 8002b7e:	2100      	movs	r1, #0
 8002b80:	2025      	movs	r0, #37	@ 0x25
 8002b82:	f001 fc0e 	bl	80043a2 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 8002b86:	2025      	movs	r0, #37	@ 0x25
 8002b88:	f001 fc25 	bl	80043d6 <HAL_NVIC_EnableIRQ>
}
 8002b8c:	bf00      	nop
 8002b8e:	3758      	adds	r7, #88	@ 0x58
 8002b90:	46bd      	mov	sp, r7
 8002b92:	bd80      	pop	{r7, pc}
 8002b94:	40013800 	.word	0x40013800
 8002b98:	48000400 	.word	0x48000400
 8002b9c:	20000394 	.word	0x20000394
 8002ba0:	40020008 	.word	0x40020008
 8002ba4:	40004400 	.word	0x40004400
 8002ba8:	200003f4 	.word	0x200003f4
 8002bac:	4002001c 	.word	0x4002001c

08002bb0 <HAL_UART_MspDeInit>:

void HAL_UART_MspDeInit(UART_HandleTypeDef* uartHandle)
{
 8002bb0:	b580      	push	{r7, lr}
 8002bb2:	b082      	sub	sp, #8
 8002bb4:	af00      	add	r7, sp, #0
 8002bb6:	6078      	str	r0, [r7, #4]

  if(uartHandle->Instance==USART1)
 8002bb8:	687b      	ldr	r3, [r7, #4]
 8002bba:	681b      	ldr	r3, [r3, #0]
 8002bbc:	4a19      	ldr	r2, [pc, #100]	@ (8002c24 <HAL_UART_MspDeInit+0x74>)
 8002bbe:	4293      	cmp	r3, r2
 8002bc0:	d116      	bne.n	8002bf0 <HAL_UART_MspDeInit+0x40>
  {
  /* USER CODE BEGIN USART1_MspDeInit 0 */

  /* USER CODE END USART1_MspDeInit 0 */
    /* Peripheral clock disable */
    __HAL_RCC_USART1_CLK_DISABLE();
 8002bc2:	f44f 4080 	mov.w	r0, #16384	@ 0x4000
 8002bc6:	f7ff fea1 	bl	800290c <LL_APB2_GRP1_DisableClock>

    /**USART1 GPIO Configuration
    PA10     ------> USART1_RX
    PB6     ------> USART1_TX
    */
    HAL_GPIO_DeInit(RS485_RX_GPIO_Port, RS485_RX_Pin);
 8002bca:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 8002bce:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8002bd2:	f002 fb81 	bl	80052d8 <HAL_GPIO_DeInit>

    HAL_GPIO_DeInit(RS485_TX_GPIO_Port, RS485_TX_Pin);
 8002bd6:	2140      	movs	r1, #64	@ 0x40
 8002bd8:	4813      	ldr	r0, [pc, #76]	@ (8002c28 <HAL_UART_MspDeInit+0x78>)
 8002bda:	f002 fb7d 	bl	80052d8 <HAL_GPIO_DeInit>

    /* USART1 DMA DeInit */
    HAL_DMA_DeInit(uartHandle->hdmatx);
 8002bde:	687b      	ldr	r3, [r7, #4]
 8002be0:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8002be2:	4618      	mov	r0, r3
 8002be4:	f001 fcbc 	bl	8004560 <HAL_DMA_DeInit>

    /* USART1 interrupt Deinit */
    HAL_NVIC_DisableIRQ(USART1_IRQn);
 8002be8:	2024      	movs	r0, #36	@ 0x24
 8002bea:	f001 fc02 	bl	80043f2 <HAL_NVIC_DisableIRQ>
    HAL_NVIC_DisableIRQ(USART2_IRQn);
  /* USER CODE BEGIN USART2_MspDeInit 1 */

  /* USER CODE END USART2_MspDeInit 1 */
  }
}
 8002bee:	e015      	b.n	8002c1c <HAL_UART_MspDeInit+0x6c>
  else if(uartHandle->Instance==USART2)
 8002bf0:	687b      	ldr	r3, [r7, #4]
 8002bf2:	681b      	ldr	r3, [r3, #0]
 8002bf4:	4a0d      	ldr	r2, [pc, #52]	@ (8002c2c <HAL_UART_MspDeInit+0x7c>)
 8002bf6:	4293      	cmp	r3, r2
 8002bf8:	d110      	bne.n	8002c1c <HAL_UART_MspDeInit+0x6c>
    __HAL_RCC_USART2_CLK_DISABLE();
 8002bfa:	f44f 3000 	mov.w	r0, #131072	@ 0x20000
 8002bfe:	f7ff fe5b 	bl	80028b8 <LL_APB1_GRP1_DisableClock>
    HAL_GPIO_DeInit(GPIOA, USARTx_RX_Pin|USARTx_TX_Pin);
 8002c02:	210c      	movs	r1, #12
 8002c04:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8002c08:	f002 fb66 	bl	80052d8 <HAL_GPIO_DeInit>
    HAL_DMA_DeInit(uartHandle->hdmatx);
 8002c0c:	687b      	ldr	r3, [r7, #4]
 8002c0e:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8002c10:	4618      	mov	r0, r3
 8002c12:	f001 fca5 	bl	8004560 <HAL_DMA_DeInit>
    HAL_NVIC_DisableIRQ(USART2_IRQn);
 8002c16:	2025      	movs	r0, #37	@ 0x25
 8002c18:	f001 fbeb 	bl	80043f2 <HAL_NVIC_DisableIRQ>
}
 8002c1c:	bf00      	nop
 8002c1e:	3708      	adds	r7, #8
 8002c20:	46bd      	mov	sp, r7
 8002c22:	bd80      	pop	{r7, pc}
 8002c24:	40013800 	.word	0x40013800
 8002c28:	48000400 	.word	0x48000400
 8002c2c:	40004400 	.word	0x40004400

08002c30 <LL_APB1_GRP1_ForceReset>:
{
 8002c30:	b480      	push	{r7}
 8002c32:	b083      	sub	sp, #12
 8002c34:	af00      	add	r7, sp, #0
 8002c36:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->APB1RSTR1, Periphs);
 8002c38:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8002c3c:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8002c3e:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8002c42:	687b      	ldr	r3, [r7, #4]
 8002c44:	4313      	orrs	r3, r2
 8002c46:	638b      	str	r3, [r1, #56]	@ 0x38
}
 8002c48:	bf00      	nop
 8002c4a:	370c      	adds	r7, #12
 8002c4c:	46bd      	mov	sp, r7
 8002c4e:	bc80      	pop	{r7}
 8002c50:	4770      	bx	lr

08002c52 <LL_APB1_GRP1_ReleaseReset>:
{
 8002c52:	b480      	push	{r7}
 8002c54:	b083      	sub	sp, #12
 8002c56:	af00      	add	r7, sp, #0
 8002c58:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(RCC->APB1RSTR1, Periphs);
 8002c5a:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8002c5e:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8002c60:	687b      	ldr	r3, [r7, #4]
 8002c62:	43db      	mvns	r3, r3
 8002c64:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8002c68:	4013      	ands	r3, r2
 8002c6a:	638b      	str	r3, [r1, #56]	@ 0x38
}
 8002c6c:	bf00      	nop
 8002c6e:	370c      	adds	r7, #12
 8002c70:	46bd      	mov	sp, r7
 8002c72:	bc80      	pop	{r7}
 8002c74:	4770      	bx	lr
	...

08002c78 <LL_EXTI_EnableIT_0_31>:
{
 8002c78:	b480      	push	{r7}
 8002c7a:	b083      	sub	sp, #12
 8002c7c:	af00      	add	r7, sp, #0
 8002c7e:	6078      	str	r0, [r7, #4]
  SET_BIT(EXTI->IMR1, ExtiLine);
 8002c80:	4b06      	ldr	r3, [pc, #24]	@ (8002c9c <LL_EXTI_EnableIT_0_31+0x24>)
 8002c82:	f8d3 2080 	ldr.w	r2, [r3, #128]	@ 0x80
 8002c86:	4905      	ldr	r1, [pc, #20]	@ (8002c9c <LL_EXTI_EnableIT_0_31+0x24>)
 8002c88:	687b      	ldr	r3, [r7, #4]
 8002c8a:	4313      	orrs	r3, r2
 8002c8c:	f8c1 3080 	str.w	r3, [r1, #128]	@ 0x80
}
 8002c90:	bf00      	nop
 8002c92:	370c      	adds	r7, #12
 8002c94:	46bd      	mov	sp, r7
 8002c96:	bc80      	pop	{r7}
 8002c98:	4770      	bx	lr
 8002c9a:	bf00      	nop
 8002c9c:	58000800 	.word	0x58000800

08002ca0 <vcom_Init>:
/* USER CODE END PFP */

/* Exported functions --------------------------------------------------------*/

UTIL_ADV_TRACE_Status_t vcom_Init(void (*cb)(void *))
{
 8002ca0:	b580      	push	{r7, lr}
 8002ca2:	b082      	sub	sp, #8
 8002ca4:	af00      	add	r7, sp, #0
 8002ca6:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN vcom_Init_1 */

  /* USER CODE END vcom_Init_1 */
  TxCpltCallback = cb;
 8002ca8:	4a07      	ldr	r2, [pc, #28]	@ (8002cc8 <vcom_Init+0x28>)
 8002caa:	687b      	ldr	r3, [r7, #4]
 8002cac:	6013      	str	r3, [r2, #0]
  MX_DMA_Init();
 8002cae:	f7fe fb89 	bl	80013c4 <MX_DMA_Init>
  MX_USART2_UART_Init();
 8002cb2:	f7ff fe3d 	bl	8002930 <MX_USART2_UART_Init>
  LL_EXTI_EnableIT_0_31(LL_EXTI_LINE_27);
 8002cb6:	f04f 6000 	mov.w	r0, #134217728	@ 0x8000000
 8002cba:	f7ff ffdd 	bl	8002c78 <LL_EXTI_EnableIT_0_31>
  return UTIL_ADV_TRACE_OK;
 8002cbe:	2300      	movs	r3, #0
  /* USER CODE BEGIN vcom_Init_2 */

  /* USER CODE END vcom_Init_2 */
}
 8002cc0:	4618      	mov	r0, r3
 8002cc2:	3708      	adds	r7, #8
 8002cc4:	46bd      	mov	sp, r7
 8002cc6:	bd80      	pop	{r7, pc}
 8002cc8:	20000458 	.word	0x20000458

08002ccc <vcom_DeInit>:

UTIL_ADV_TRACE_Status_t vcom_DeInit(void)
{
 8002ccc:	b580      	push	{r7, lr}
 8002cce:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN vcom_DeInit_1 */

  /* USER CODE END vcom_DeInit_1 */
  /* ##-1- Reset peripherals ################################################## */
  __HAL_RCC_USART2_FORCE_RESET();
 8002cd0:	f44f 3000 	mov.w	r0, #131072	@ 0x20000
 8002cd4:	f7ff ffac 	bl	8002c30 <LL_APB1_GRP1_ForceReset>
  __HAL_RCC_USART2_RELEASE_RESET();
 8002cd8:	f44f 3000 	mov.w	r0, #131072	@ 0x20000
 8002cdc:	f7ff ffb9 	bl	8002c52 <LL_APB1_GRP1_ReleaseReset>

  /* ##-2- MspDeInit ################################################## */
  HAL_UART_MspDeInit(&huart2);
 8002ce0:	4804      	ldr	r0, [pc, #16]	@ (8002cf4 <vcom_DeInit+0x28>)
 8002ce2:	f7ff ff65 	bl	8002bb0 <HAL_UART_MspDeInit>

  /* ##-3- Disable the NVIC for DMA ########################################### */
  /* USER CODE BEGIN 1 */
  HAL_NVIC_DisableIRQ(DMA1_Channel5_IRQn);
 8002ce6:	200f      	movs	r0, #15
 8002ce8:	f001 fb83 	bl	80043f2 <HAL_NVIC_DisableIRQ>

  return UTIL_ADV_TRACE_OK;
 8002cec:	2300      	movs	r3, #0
  /* USER CODE END 1 */
  /* USER CODE BEGIN vcom_DeInit_2 */

  /* USER CODE END vcom_DeInit_2 */
}
 8002cee:	4618      	mov	r0, r3
 8002cf0:	bd80      	pop	{r7, pc}
 8002cf2:	bf00      	nop
 8002cf4:	20000300 	.word	0x20000300

08002cf8 <vcom_Trace_DMA>:

  /* USER CODE END vcom_Trace_2 */
}

UTIL_ADV_TRACE_Status_t vcom_Trace_DMA(uint8_t *p_data, uint16_t size)
{
 8002cf8:	b580      	push	{r7, lr}
 8002cfa:	b082      	sub	sp, #8
 8002cfc:	af00      	add	r7, sp, #0
 8002cfe:	6078      	str	r0, [r7, #4]
 8002d00:	460b      	mov	r3, r1
 8002d02:	807b      	strh	r3, [r7, #2]
  /* USER CODE BEGIN vcom_Trace_DMA_1 */

  /* USER CODE END vcom_Trace_DMA_1 */
  HAL_UART_Transmit_DMA(&huart2, p_data, size);
 8002d04:	887b      	ldrh	r3, [r7, #2]
 8002d06:	461a      	mov	r2, r3
 8002d08:	6879      	ldr	r1, [r7, #4]
 8002d0a:	4804      	ldr	r0, [pc, #16]	@ (8002d1c <vcom_Trace_DMA+0x24>)
 8002d0c:	f005 f9b0 	bl	8008070 <HAL_UART_Transmit_DMA>
  return UTIL_ADV_TRACE_OK;
 8002d10:	2300      	movs	r3, #0
  /* USER CODE BEGIN vcom_Trace_DMA_2 */

  /* USER CODE END vcom_Trace_DMA_2 */
}
 8002d12:	4618      	mov	r0, r3
 8002d14:	3708      	adds	r7, #8
 8002d16:	46bd      	mov	sp, r7
 8002d18:	bd80      	pop	{r7, pc}
 8002d1a:	bf00      	nop
 8002d1c:	20000300 	.word	0x20000300

08002d20 <vcom_ReceiveInit>:

UTIL_ADV_TRACE_Status_t vcom_ReceiveInit(void (*RxCb)(uint8_t *rxChar, uint16_t size, uint8_t error))
{
 8002d20:	b580      	push	{r7, lr}
 8002d22:	b084      	sub	sp, #16
 8002d24:	af00      	add	r7, sp, #0
 8002d26:	6078      	str	r0, [r7, #4]

  /* USER CODE END vcom_ReceiveInit_1 */
  UART_WakeUpTypeDef WakeUpSelection;

  /*record call back*/
  RxCpltCallback = RxCb;
 8002d28:	4a19      	ldr	r2, [pc, #100]	@ (8002d90 <vcom_ReceiveInit+0x70>)
 8002d2a:	687b      	ldr	r3, [r7, #4]
 8002d2c:	6013      	str	r3, [r2, #0]

  /*Set wakeUp event on start bit*/
  WakeUpSelection.WakeUpEvent = UART_WAKEUP_ON_STARTBIT;
 8002d2e:	f44f 1300 	mov.w	r3, #2097152	@ 0x200000
 8002d32:	60bb      	str	r3, [r7, #8]

  HAL_UARTEx_StopModeWakeUpSourceConfig(&huart2, WakeUpSelection);
 8002d34:	f107 0308 	add.w	r3, r7, #8
 8002d38:	e893 0006 	ldmia.w	r3, {r1, r2}
 8002d3c:	4815      	ldr	r0, [pc, #84]	@ (8002d94 <vcom_ReceiveInit+0x74>)
 8002d3e:	f007 f964 	bl	800a00a <HAL_UARTEx_StopModeWakeUpSourceConfig>

  /* Make sure that no UART transfer is on-going */
  while (__HAL_UART_GET_FLAG(&huart2, USART_ISR_BUSY) == SET);
 8002d42:	bf00      	nop
 8002d44:	4b13      	ldr	r3, [pc, #76]	@ (8002d94 <vcom_ReceiveInit+0x74>)
 8002d46:	681b      	ldr	r3, [r3, #0]
 8002d48:	69db      	ldr	r3, [r3, #28]
 8002d4a:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8002d4e:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8002d52:	d0f7      	beq.n	8002d44 <vcom_ReceiveInit+0x24>

  /* Make sure that UART is ready to receive)   */
  while (__HAL_UART_GET_FLAG(&huart2, USART_ISR_REACK) == RESET);
 8002d54:	bf00      	nop
 8002d56:	4b0f      	ldr	r3, [pc, #60]	@ (8002d94 <vcom_ReceiveInit+0x74>)
 8002d58:	681b      	ldr	r3, [r3, #0]
 8002d5a:	69db      	ldr	r3, [r3, #28]
 8002d5c:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8002d60:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8002d64:	d1f7      	bne.n	8002d56 <vcom_ReceiveInit+0x36>

  /* Enable USART interrupt */
  __HAL_UART_ENABLE_IT(&huart2, UART_IT_WUF);
 8002d66:	4b0b      	ldr	r3, [pc, #44]	@ (8002d94 <vcom_ReceiveInit+0x74>)
 8002d68:	681b      	ldr	r3, [r3, #0]
 8002d6a:	689a      	ldr	r2, [r3, #8]
 8002d6c:	4b09      	ldr	r3, [pc, #36]	@ (8002d94 <vcom_ReceiveInit+0x74>)
 8002d6e:	681b      	ldr	r3, [r3, #0]
 8002d70:	f442 0280 	orr.w	r2, r2, #4194304	@ 0x400000
 8002d74:	609a      	str	r2, [r3, #8]

  /*Enable wakeup from stop mode*/
  HAL_UARTEx_EnableStopMode(&huart2);
 8002d76:	4807      	ldr	r0, [pc, #28]	@ (8002d94 <vcom_ReceiveInit+0x74>)
 8002d78:	f007 f9a2 	bl	800a0c0 <HAL_UARTEx_EnableStopMode>

  /*Start LPUART receive on IT*/
  HAL_UART_Receive_IT(&huart2, &charRx, 1);
 8002d7c:	2201      	movs	r2, #1
 8002d7e:	4906      	ldr	r1, [pc, #24]	@ (8002d98 <vcom_ReceiveInit+0x78>)
 8002d80:	4804      	ldr	r0, [pc, #16]	@ (8002d94 <vcom_ReceiveInit+0x74>)
 8002d82:	f005 f929 	bl	8007fd8 <HAL_UART_Receive_IT>

  return UTIL_ADV_TRACE_OK;
 8002d86:	2300      	movs	r3, #0
  /* USER CODE BEGIN vcom_ReceiveInit_2 */

  /* USER CODE END vcom_ReceiveInit_2 */
}
 8002d88:	4618      	mov	r0, r3
 8002d8a:	3710      	adds	r7, #16
 8002d8c:	46bd      	mov	sp, r7
 8002d8e:	bd80      	pop	{r7, pc}
 8002d90:	2000045c 	.word	0x2000045c
 8002d94:	20000300 	.word	0x20000300
 8002d98:	20000454 	.word	0x20000454

08002d9c <vcom_Resume>:

void vcom_Resume(void)
{
 8002d9c:	b580      	push	{r7, lr}
 8002d9e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN vcom_Resume_1 */

  /* USER CODE END vcom_Resume_1 */
  /*to re-enable lost UART settings*/
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8002da0:	4808      	ldr	r0, [pc, #32]	@ (8002dc4 <vcom_Resume+0x28>)
 8002da2:	f005 f8c8 	bl	8007f36 <HAL_UART_Init>
 8002da6:	4603      	mov	r3, r0
 8002da8:	2b00      	cmp	r3, #0
 8002daa:	d001      	beq.n	8002db0 <vcom_Resume+0x14>
  {
    Error_Handler();
 8002dac:	f7fe ff4c 	bl	8001c48 <Error_Handler>
  }

  /*to re-enable lost DMA settings*/
  if (HAL_DMA_Init(&hdma_usart2_tx) != HAL_OK)
 8002db0:	4805      	ldr	r0, [pc, #20]	@ (8002dc8 <vcom_Resume+0x2c>)
 8002db2:	f001 fb2d 	bl	8004410 <HAL_DMA_Init>
 8002db6:	4603      	mov	r3, r0
 8002db8:	2b00      	cmp	r3, #0
 8002dba:	d001      	beq.n	8002dc0 <vcom_Resume+0x24>
  {
    Error_Handler();
 8002dbc:	f7fe ff44 	bl	8001c48 <Error_Handler>
  }
  /* USER CODE BEGIN vcom_Resume_2 */

  /* USER CODE END vcom_Resume_2 */
}
 8002dc0:	bf00      	nop
 8002dc2:	bd80      	pop	{r7, pc}
 8002dc4:	20000300 	.word	0x20000300
 8002dc8:	200003f4 	.word	0x200003f4

08002dcc <HAL_UART_TxCpltCallback>:

void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8002dcc:	b580      	push	{r7, lr}
 8002dce:	b082      	sub	sp, #8
 8002dd0:	af00      	add	r7, sp, #0
 8002dd2:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN HAL_UART_TxCpltCallback_1 */

  /* USER CODE END HAL_UART_TxCpltCallback_1 */
  /* buffer transmission complete*/
  if (huart->Instance == USART2)
 8002dd4:	687b      	ldr	r3, [r7, #4]
 8002dd6:	681b      	ldr	r3, [r3, #0]
 8002dd8:	4a05      	ldr	r2, [pc, #20]	@ (8002df0 <HAL_UART_TxCpltCallback+0x24>)
 8002dda:	4293      	cmp	r3, r2
 8002ddc:	d103      	bne.n	8002de6 <HAL_UART_TxCpltCallback+0x1a>
  {
    TxCpltCallback(NULL);
 8002dde:	4b05      	ldr	r3, [pc, #20]	@ (8002df4 <HAL_UART_TxCpltCallback+0x28>)
 8002de0:	681b      	ldr	r3, [r3, #0]
 8002de2:	2000      	movs	r0, #0
 8002de4:	4798      	blx	r3
  }
  /* USER CODE BEGIN HAL_UART_TxCpltCallback_2 */

  /* USER CODE END HAL_UART_TxCpltCallback_2 */
}
 8002de6:	bf00      	nop
 8002de8:	3708      	adds	r7, #8
 8002dea:	46bd      	mov	sp, r7
 8002dec:	bd80      	pop	{r7, pc}
 8002dee:	bf00      	nop
 8002df0:	40004400 	.word	0x40004400
 8002df4:	20000458 	.word	0x20000458

08002df8 <HAL_UART_RxCpltCallback>:

void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 8002df8:	b580      	push	{r7, lr}
 8002dfa:	b082      	sub	sp, #8
 8002dfc:	af00      	add	r7, sp, #0
 8002dfe:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN HAL_UART_RxCpltCallback_1 */

  /* USER CODE END HAL_UART_RxCpltCallback_1 */
  if (huart->Instance == USART2)
 8002e00:	687b      	ldr	r3, [r7, #4]
 8002e02:	681b      	ldr	r3, [r3, #0]
 8002e04:	4a0d      	ldr	r2, [pc, #52]	@ (8002e3c <HAL_UART_RxCpltCallback+0x44>)
 8002e06:	4293      	cmp	r3, r2
 8002e08:	d113      	bne.n	8002e32 <HAL_UART_RxCpltCallback+0x3a>
  {
    if ((NULL != RxCpltCallback) && (HAL_UART_ERROR_NONE == huart->ErrorCode))
 8002e0a:	4b0d      	ldr	r3, [pc, #52]	@ (8002e40 <HAL_UART_RxCpltCallback+0x48>)
 8002e0c:	681b      	ldr	r3, [r3, #0]
 8002e0e:	2b00      	cmp	r3, #0
 8002e10:	d00a      	beq.n	8002e28 <HAL_UART_RxCpltCallback+0x30>
 8002e12:	687b      	ldr	r3, [r7, #4]
 8002e14:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002e18:	2b00      	cmp	r3, #0
 8002e1a:	d105      	bne.n	8002e28 <HAL_UART_RxCpltCallback+0x30>
    {
      RxCpltCallback(&charRx, 1, 0);
 8002e1c:	4b08      	ldr	r3, [pc, #32]	@ (8002e40 <HAL_UART_RxCpltCallback+0x48>)
 8002e1e:	681b      	ldr	r3, [r3, #0]
 8002e20:	2200      	movs	r2, #0
 8002e22:	2101      	movs	r1, #1
 8002e24:	4807      	ldr	r0, [pc, #28]	@ (8002e44 <HAL_UART_RxCpltCallback+0x4c>)
 8002e26:	4798      	blx	r3
    }
    HAL_UART_Receive_IT(huart, &charRx, 1);
 8002e28:	2201      	movs	r2, #1
 8002e2a:	4906      	ldr	r1, [pc, #24]	@ (8002e44 <HAL_UART_RxCpltCallback+0x4c>)
 8002e2c:	6878      	ldr	r0, [r7, #4]
 8002e2e:	f005 f8d3 	bl	8007fd8 <HAL_UART_Receive_IT>
  }
  /* USER CODE BEGIN HAL_UART_RxCpltCallback_2 */

  /* USER CODE END HAL_UART_RxCpltCallback_2 */
}
 8002e32:	bf00      	nop
 8002e34:	3708      	adds	r7, #8
 8002e36:	46bd      	mov	sp, r7
 8002e38:	bd80      	pop	{r7, pc}
 8002e3a:	bf00      	nop
 8002e3c:	40004400 	.word	0x40004400
 8002e40:	2000045c 	.word	0x2000045c
 8002e44:	20000454 	.word	0x20000454

08002e48 <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 8002e48:	480d      	ldr	r0, [pc, #52]	@ (8002e80 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 8002e4a:	4685      	mov	sp, r0

/* Call the clock system initialization function.*/
  bl  SystemInit
 8002e4c:	f7ff fac1 	bl	80023d2 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8002e50:	480c      	ldr	r0, [pc, #48]	@ (8002e84 <LoopForever+0x6>)
  ldr r1, =_edata
 8002e52:	490d      	ldr	r1, [pc, #52]	@ (8002e88 <LoopForever+0xa>)
  ldr r2, =_sidata
 8002e54:	4a0d      	ldr	r2, [pc, #52]	@ (8002e8c <LoopForever+0xe>)
  movs r3, #0
 8002e56:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8002e58:	e002      	b.n	8002e60 <LoopCopyDataInit>

08002e5a <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8002e5a:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8002e5c:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8002e5e:	3304      	adds	r3, #4

08002e60 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8002e60:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8002e62:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8002e64:	d3f9      	bcc.n	8002e5a <CopyDataInit>

/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8002e66:	4a0a      	ldr	r2, [pc, #40]	@ (8002e90 <LoopForever+0x12>)
  ldr r4, =_ebss
 8002e68:	4c0a      	ldr	r4, [pc, #40]	@ (8002e94 <LoopForever+0x16>)
  movs r3, #0
 8002e6a:	2300      	movs	r3, #0
  b LoopFillZerobss
 8002e6c:	e001      	b.n	8002e72 <LoopFillZerobss>

08002e6e <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8002e6e:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8002e70:	3204      	adds	r2, #4

08002e72 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8002e72:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8002e74:	d3fb      	bcc.n	8002e6e <FillZerobss>

/* Call static constructors */
  bl __libc_init_array
 8002e76:	f019 fbb1 	bl	801c5dc <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8002e7a:	f7fe fe7a 	bl	8001b72 <main>

08002e7e <LoopForever>:

LoopForever:
    b LoopForever
 8002e7e:	e7fe      	b.n	8002e7e <LoopForever>
  ldr   r0, =_estack
 8002e80:	20010000 	.word	0x20010000
  ldr r0, =_sdata
 8002e84:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8002e88:	20000148 	.word	0x20000148
  ldr r2, =_sidata
 8002e8c:	0801d754 	.word	0x0801d754
  ldr r2, =_sbss
 8002e90:	20000148 	.word	0x20000148
  ldr r4, =_ebss
 8002e94:	20002350 	.word	0x20002350

08002e98 <ADC_IRQHandler>:
 * @retval : None
*/
  .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8002e98:	e7fe      	b.n	8002e98 <ADC_IRQHandler>

08002e9a <BSP_RADIO_Init>:
/**
  * @brief  Init Radio Switch 
  * @retval BSP status
  */
int32_t BSP_RADIO_Init(void)
{
 8002e9a:	b580      	push	{r7, lr}
 8002e9c:	b086      	sub	sp, #24
 8002e9e:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef  gpio_init_structure = {0};
 8002ea0:	1d3b      	adds	r3, r7, #4
 8002ea2:	2200      	movs	r2, #0
 8002ea4:	601a      	str	r2, [r3, #0]
 8002ea6:	605a      	str	r2, [r3, #4]
 8002ea8:	609a      	str	r2, [r3, #8]
 8002eaa:	60da      	str	r2, [r3, #12]
 8002eac:	611a      	str	r2, [r3, #16]
  
  /* Configure the Radio Switch pin */
  gpio_init_structure.Pin   = RF_SW_CTRL1_PIN;
 8002eae:	2310      	movs	r3, #16
 8002eb0:	607b      	str	r3, [r7, #4]
  gpio_init_structure.Mode  = GPIO_MODE_OUTPUT_PP;
 8002eb2:	2301      	movs	r3, #1
 8002eb4:	60bb      	str	r3, [r7, #8]
  gpio_init_structure.Pull  = GPIO_NOPULL;
 8002eb6:	2300      	movs	r3, #0
 8002eb8:	60fb      	str	r3, [r7, #12]
  gpio_init_structure.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002eba:	2303      	movs	r3, #3
 8002ebc:	613b      	str	r3, [r7, #16]
  
  HAL_GPIO_Init(RF_SW_CTRL1_GPIO_PORT, &gpio_init_structure);
 8002ebe:	1d3b      	adds	r3, r7, #4
 8002ec0:	4619      	mov	r1, r3
 8002ec2:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8002ec6:	f002 f8a7 	bl	8005018 <HAL_GPIO_Init>
  
  gpio_init_structure.Pin = RF_SW_CTRL2_PIN;
 8002eca:	2320      	movs	r3, #32
 8002ecc:	607b      	str	r3, [r7, #4]
  HAL_GPIO_Init(RF_SW_CTRL2_GPIO_PORT, &gpio_init_structure);
 8002ece:	1d3b      	adds	r3, r7, #4
 8002ed0:	4619      	mov	r1, r3
 8002ed2:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8002ed6:	f002 f89f 	bl	8005018 <HAL_GPIO_Init>
  
  HAL_GPIO_WritePin(RF_SW_CTRL2_GPIO_PORT, RF_SW_CTRL2_PIN, GPIO_PIN_RESET); 
 8002eda:	2200      	movs	r2, #0
 8002edc:	2120      	movs	r1, #32
 8002ede:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8002ee2:	f002 fac7 	bl	8005474 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(RF_SW_CTRL1_GPIO_PORT, RF_SW_CTRL1_PIN, GPIO_PIN_RESET); 
 8002ee6:	2200      	movs	r2, #0
 8002ee8:	2110      	movs	r1, #16
 8002eea:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8002eee:	f002 fac1 	bl	8005474 <HAL_GPIO_WritePin>

  return BSP_ERROR_NONE;
 8002ef2:	2300      	movs	r3, #0
}
 8002ef4:	4618      	mov	r0, r3
 8002ef6:	3718      	adds	r7, #24
 8002ef8:	46bd      	mov	sp, r7
 8002efa:	bd80      	pop	{r7, pc}

08002efc <BSP_RADIO_ConfigRFSwitch>:
  *           @arg RADIO_SWITCH_RFO_LP
  *           @arg RADIO_SWITCH_RFO_HP
  * @retval BSP status
  */
int32_t BSP_RADIO_ConfigRFSwitch(BSP_RADIO_Switch_TypeDef Config)
{
 8002efc:	b580      	push	{r7, lr}
 8002efe:	b082      	sub	sp, #8
 8002f00:	af00      	add	r7, sp, #0
 8002f02:	4603      	mov	r3, r0
 8002f04:	71fb      	strb	r3, [r7, #7]
  switch (Config)
 8002f06:	79fb      	ldrb	r3, [r7, #7]
 8002f08:	2b03      	cmp	r3, #3
 8002f0a:	d83f      	bhi.n	8002f8c <BSP_RADIO_ConfigRFSwitch+0x90>
 8002f0c:	a201      	add	r2, pc, #4	@ (adr r2, 8002f14 <BSP_RADIO_ConfigRFSwitch+0x18>)
 8002f0e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002f12:	bf00      	nop
 8002f14:	08002f25 	.word	0x08002f25
 8002f18:	08002f3f 	.word	0x08002f3f
 8002f1c:	08002f59 	.word	0x08002f59
 8002f20:	08002f73 	.word	0x08002f73
  {
    case RADIO_SWITCH_OFF:
    {
      /* Turn off switch */
      HAL_GPIO_WritePin(RF_SW_CTRL1_GPIO_PORT, RF_SW_CTRL1_PIN, GPIO_PIN_RESET);
 8002f24:	2200      	movs	r2, #0
 8002f26:	2110      	movs	r1, #16
 8002f28:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8002f2c:	f002 faa2 	bl	8005474 <HAL_GPIO_WritePin>
      HAL_GPIO_WritePin(RF_SW_CTRL2_GPIO_PORT, RF_SW_CTRL2_PIN, GPIO_PIN_RESET);
 8002f30:	2200      	movs	r2, #0
 8002f32:	2120      	movs	r1, #32
 8002f34:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8002f38:	f002 fa9c 	bl	8005474 <HAL_GPIO_WritePin>
      break;      
 8002f3c:	e027      	b.n	8002f8e <BSP_RADIO_ConfigRFSwitch+0x92>
    }
    case RADIO_SWITCH_RX:
    {
      /*Turns On in Rx Mode the RF Switch */
      HAL_GPIO_WritePin(RF_SW_CTRL1_GPIO_PORT, RF_SW_CTRL1_PIN, GPIO_PIN_SET); 
 8002f3e:	2201      	movs	r2, #1
 8002f40:	2110      	movs	r1, #16
 8002f42:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8002f46:	f002 fa95 	bl	8005474 <HAL_GPIO_WritePin>
      HAL_GPIO_WritePin(RF_SW_CTRL2_GPIO_PORT, RF_SW_CTRL2_PIN, GPIO_PIN_RESET); 
 8002f4a:	2200      	movs	r2, #0
 8002f4c:	2120      	movs	r1, #32
 8002f4e:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8002f52:	f002 fa8f 	bl	8005474 <HAL_GPIO_WritePin>
      break;
 8002f56:	e01a      	b.n	8002f8e <BSP_RADIO_ConfigRFSwitch+0x92>
    }
    case RADIO_SWITCH_RFO_LP:
    {
      /*Turns On in Tx Low Power the RF Switch */
      HAL_GPIO_WritePin(RF_SW_CTRL1_GPIO_PORT, RF_SW_CTRL1_PIN, GPIO_PIN_SET); 
 8002f58:	2201      	movs	r2, #1
 8002f5a:	2110      	movs	r1, #16
 8002f5c:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8002f60:	f002 fa88 	bl	8005474 <HAL_GPIO_WritePin>
      HAL_GPIO_WritePin(RF_SW_CTRL2_GPIO_PORT, RF_SW_CTRL2_PIN, GPIO_PIN_SET); 
 8002f64:	2201      	movs	r2, #1
 8002f66:	2120      	movs	r1, #32
 8002f68:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8002f6c:	f002 fa82 	bl	8005474 <HAL_GPIO_WritePin>
      break;
 8002f70:	e00d      	b.n	8002f8e <BSP_RADIO_ConfigRFSwitch+0x92>
    }
    case RADIO_SWITCH_RFO_HP:
    {
      /*Turns On in Tx High Power the RF Switch */
      HAL_GPIO_WritePin(RF_SW_CTRL1_GPIO_PORT, RF_SW_CTRL1_PIN, GPIO_PIN_RESET); 
 8002f72:	2200      	movs	r2, #0
 8002f74:	2110      	movs	r1, #16
 8002f76:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8002f7a:	f002 fa7b 	bl	8005474 <HAL_GPIO_WritePin>
      HAL_GPIO_WritePin(RF_SW_CTRL2_GPIO_PORT, RF_SW_CTRL2_PIN, GPIO_PIN_SET); 
 8002f7e:	2201      	movs	r2, #1
 8002f80:	2120      	movs	r1, #32
 8002f82:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8002f86:	f002 fa75 	bl	8005474 <HAL_GPIO_WritePin>
      break;
 8002f8a:	e000      	b.n	8002f8e <BSP_RADIO_ConfigRFSwitch+0x92>
    }
    default:
      break;    
 8002f8c:	bf00      	nop
  }  

  return BSP_ERROR_NONE;
 8002f8e:	2300      	movs	r3, #0
}
 8002f90:	4618      	mov	r0, r3
 8002f92:	3708      	adds	r7, #8
 8002f94:	46bd      	mov	sp, r7
 8002f96:	bd80      	pop	{r7, pc}

08002f98 <BSP_RADIO_GetTxConfig>:
  *  RADIO_CONF_RFO_LP_HP
  *  RADIO_CONF_RFO_LP
  *  RADIO_CONF_RFO_HP
  */
int32_t BSP_RADIO_GetTxConfig(void)
{
 8002f98:	b480      	push	{r7}
 8002f9a:	af00      	add	r7, sp, #0
  return RADIO_CONF_RFO_HP;
 8002f9c:	2302      	movs	r3, #2
}
 8002f9e:	4618      	mov	r0, r3
 8002fa0:	46bd      	mov	sp, r7
 8002fa2:	bc80      	pop	{r7}
 8002fa4:	4770      	bx	lr

08002fa6 <BSP_RADIO_IsTCXO>:
  * @retval
  *  RADIO_CONF_TCXO_NOT_SUPPORTED
  *  RADIO_CONF_TCXO_SUPPORTED
  */
int32_t BSP_RADIO_IsTCXO(void)
{
 8002fa6:	b480      	push	{r7}
 8002fa8:	af00      	add	r7, sp, #0
  return RADIO_CONF_TCXO_SUPPORTED;
 8002faa:	2301      	movs	r3, #1
}
 8002fac:	4618      	mov	r0, r3
 8002fae:	46bd      	mov	sp, r7
 8002fb0:	bc80      	pop	{r7}
 8002fb2:	4770      	bx	lr

08002fb4 <BSP_RADIO_IsDCDC>:
  * @retval
  *  RADIO_CONF_DCDC_NOT_SUPPORTED
  *  RADIO_CONF_DCDC_SUPPORTED  
  */
int32_t BSP_RADIO_IsDCDC(void)
{
 8002fb4:	b480      	push	{r7}
 8002fb6:	af00      	add	r7, sp, #0
  return RADIO_CONF_DCDC_SUPPORTED;
 8002fb8:	2301      	movs	r3, #1
}
 8002fba:	4618      	mov	r0, r3
 8002fbc:	46bd      	mov	sp, r7
 8002fbe:	bc80      	pop	{r7}
 8002fc0:	4770      	bx	lr

08002fc2 <BSP_RADIO_GetRFOMaxPowerConfig>:
  * @retval
  *    RADIO_CONF_RFO_LP_MAX_15_dBm for LP mode
  *    RADIO_CONF_RFO_HP_MAX_22_dBm for HP mode
  */
int32_t BSP_RADIO_GetRFOMaxPowerConfig(BSP_RADIO_RFOMaxPowerConfig_TypeDef Config)
{
 8002fc2:	b480      	push	{r7}
 8002fc4:	b085      	sub	sp, #20
 8002fc6:	af00      	add	r7, sp, #0
 8002fc8:	4603      	mov	r3, r0
 8002fca:	71fb      	strb	r3, [r7, #7]
  int32_t ret;

  if(Config == RADIO_RFO_LP_MAXPOWER)
 8002fcc:	79fb      	ldrb	r3, [r7, #7]
 8002fce:	2b00      	cmp	r3, #0
 8002fd0:	d102      	bne.n	8002fd8 <BSP_RADIO_GetRFOMaxPowerConfig+0x16>
  {
    ret = RADIO_CONF_RFO_LP_MAX_15_dBm;
 8002fd2:	230f      	movs	r3, #15
 8002fd4:	60fb      	str	r3, [r7, #12]
 8002fd6:	e001      	b.n	8002fdc <BSP_RADIO_GetRFOMaxPowerConfig+0x1a>
  }
  else
  {
    ret = RADIO_CONF_RFO_HP_MAX_22_dBm;
 8002fd8:	2316      	movs	r3, #22
 8002fda:	60fb      	str	r3, [r7, #12]
  }

  return ret;
 8002fdc:	68fb      	ldr	r3, [r7, #12]
}
 8002fde:	4618      	mov	r0, r3
 8002fe0:	3714      	adds	r7, #20
 8002fe2:	46bd      	mov	sp, r7
 8002fe4:	bc80      	pop	{r7}
 8002fe6:	4770      	bx	lr

08002fe8 <LL_DBGMCU_EnableDBGSleepMode>:
{
 8002fe8:	b480      	push	{r7}
 8002fea:	af00      	add	r7, sp, #0
  SET_BIT(DBGMCU->CR, DBGMCU_CR_DBG_SLEEP);
 8002fec:	4b04      	ldr	r3, [pc, #16]	@ (8003000 <LL_DBGMCU_EnableDBGSleepMode+0x18>)
 8002fee:	685b      	ldr	r3, [r3, #4]
 8002ff0:	4a03      	ldr	r2, [pc, #12]	@ (8003000 <LL_DBGMCU_EnableDBGSleepMode+0x18>)
 8002ff2:	f043 0301 	orr.w	r3, r3, #1
 8002ff6:	6053      	str	r3, [r2, #4]
}
 8002ff8:	bf00      	nop
 8002ffa:	46bd      	mov	sp, r7
 8002ffc:	bc80      	pop	{r7}
 8002ffe:	4770      	bx	lr
 8003000:	e0042000 	.word	0xe0042000

08003004 <LL_DBGMCU_EnableDBGStopMode>:
{
 8003004:	b480      	push	{r7}
 8003006:	af00      	add	r7, sp, #0
  SET_BIT(DBGMCU->CR, DBGMCU_CR_DBG_STOP);
 8003008:	4b04      	ldr	r3, [pc, #16]	@ (800301c <LL_DBGMCU_EnableDBGStopMode+0x18>)
 800300a:	685b      	ldr	r3, [r3, #4]
 800300c:	4a03      	ldr	r2, [pc, #12]	@ (800301c <LL_DBGMCU_EnableDBGStopMode+0x18>)
 800300e:	f043 0302 	orr.w	r3, r3, #2
 8003012:	6053      	str	r3, [r2, #4]
}
 8003014:	bf00      	nop
 8003016:	46bd      	mov	sp, r7
 8003018:	bc80      	pop	{r7}
 800301a:	4770      	bx	lr
 800301c:	e0042000 	.word	0xe0042000

08003020 <LL_DBGMCU_EnableDBGStandbyMode>:
{
 8003020:	b480      	push	{r7}
 8003022:	af00      	add	r7, sp, #0
  SET_BIT(DBGMCU->CR, DBGMCU_CR_DBG_STANDBY);
 8003024:	4b04      	ldr	r3, [pc, #16]	@ (8003038 <LL_DBGMCU_EnableDBGStandbyMode+0x18>)
 8003026:	685b      	ldr	r3, [r3, #4]
 8003028:	4a03      	ldr	r2, [pc, #12]	@ (8003038 <LL_DBGMCU_EnableDBGStandbyMode+0x18>)
 800302a:	f043 0304 	orr.w	r3, r3, #4
 800302e:	6053      	str	r3, [r2, #4]
}
 8003030:	bf00      	nop
 8003032:	46bd      	mov	sp, r7
 8003034:	bc80      	pop	{r7}
 8003036:	4770      	bx	lr
 8003038:	e0042000 	.word	0xe0042000

0800303c <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 800303c:	b580      	push	{r7, lr}
 800303e:	b082      	sub	sp, #8
 8003040:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8003042:	2300      	movs	r3, #0
 8003044:	71fb      	strb	r3, [r7, #7]
#endif /* PREFETCH_ENABLE */

#ifdef CORE_CM0PLUS
#else
  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8003046:	2003      	movs	r0, #3
 8003048:	f001 f9a0 	bl	800438c <HAL_NVIC_SetPriorityGrouping>

  /* Update the SystemCoreClock global variable */
#if defined(DUAL_CORE) && defined(CORE_CM0PLUS)
  SystemCoreClock = HAL_RCC_GetHCLK2Freq();
#else
  SystemCoreClock = HAL_RCC_GetHCLKFreq();
 800304c:	f003 fc04 	bl	8006858 <HAL_RCC_GetHCLKFreq>
 8003050:	4603      	mov	r3, r0
 8003052:	4a09      	ldr	r2, [pc, #36]	@ (8003078 <HAL_Init+0x3c>)
 8003054:	6013      	str	r3, [r2, #0]
#endif

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8003056:	200f      	movs	r0, #15
 8003058:	f7ff f932 	bl	80022c0 <HAL_InitTick>
 800305c:	4603      	mov	r3, r0
 800305e:	2b00      	cmp	r3, #0
 8003060:	d002      	beq.n	8003068 <HAL_Init+0x2c>
  {
    status = HAL_ERROR;
 8003062:	2301      	movs	r3, #1
 8003064:	71fb      	strb	r3, [r7, #7]
 8003066:	e001      	b.n	800306c <HAL_Init+0x30>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 8003068:	f7fe fee5 	bl	8001e36 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 800306c:	79fb      	ldrb	r3, [r7, #7]
}
 800306e:	4618      	mov	r0, r3
 8003070:	3708      	adds	r7, #8
 8003072:	46bd      	mov	sp, r7
 8003074:	bd80      	pop	{r7, pc}
 8003076:	bf00      	nop
 8003078:	20000000 	.word	0x20000000

0800307c <HAL_SuspendTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval None
  */
__weak void HAL_SuspendTick(void)
{
 800307c:	b480      	push	{r7}
 800307e:	af00      	add	r7, sp, #0
  /* Disable SysTick Interrupt */
  CLEAR_BIT(SysTick->CTRL, SysTick_CTRL_TICKINT_Msk);
 8003080:	4b04      	ldr	r3, [pc, #16]	@ (8003094 <HAL_SuspendTick+0x18>)
 8003082:	681b      	ldr	r3, [r3, #0]
 8003084:	4a03      	ldr	r2, [pc, #12]	@ (8003094 <HAL_SuspendTick+0x18>)
 8003086:	f023 0302 	bic.w	r3, r3, #2
 800308a:	6013      	str	r3, [r2, #0]
}
 800308c:	bf00      	nop
 800308e:	46bd      	mov	sp, r7
 8003090:	bc80      	pop	{r7}
 8003092:	4770      	bx	lr
 8003094:	e000e010 	.word	0xe000e010

08003098 <HAL_ResumeTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval None
  */
__weak void HAL_ResumeTick(void)
{
 8003098:	b480      	push	{r7}
 800309a:	af00      	add	r7, sp, #0
  /* Enable SysTick Interrupt */
  SET_BIT(SysTick->CTRL, SysTick_CTRL_TICKINT_Msk);
 800309c:	4b04      	ldr	r3, [pc, #16]	@ (80030b0 <HAL_ResumeTick+0x18>)
 800309e:	681b      	ldr	r3, [r3, #0]
 80030a0:	4a03      	ldr	r2, [pc, #12]	@ (80030b0 <HAL_ResumeTick+0x18>)
 80030a2:	f043 0302 	orr.w	r3, r3, #2
 80030a6:	6013      	str	r3, [r2, #0]
}
 80030a8:	bf00      	nop
 80030aa:	46bd      	mov	sp, r7
 80030ac:	bc80      	pop	{r7}
 80030ae:	4770      	bx	lr
 80030b0:	e000e010 	.word	0xe000e010

080030b4 <HAL_GetUIDw0>:
/**
  * @brief  Return the first word of the unique device identifier (UID based on 96 bits)
  * @retval Device identifier
  */
uint32_t HAL_GetUIDw0(void)
{
 80030b4:	b480      	push	{r7}
 80030b6:	af00      	add	r7, sp, #0
  return (READ_REG(*((uint32_t *)UID_BASE)));
 80030b8:	4b02      	ldr	r3, [pc, #8]	@ (80030c4 <HAL_GetUIDw0+0x10>)
 80030ba:	681b      	ldr	r3, [r3, #0]
}
 80030bc:	4618      	mov	r0, r3
 80030be:	46bd      	mov	sp, r7
 80030c0:	bc80      	pop	{r7}
 80030c2:	4770      	bx	lr
 80030c4:	1fff7590 	.word	0x1fff7590

080030c8 <HAL_GetUIDw1>:
/**
  * @brief  Return the second word of the unique device identifier (UID based on 96 bits)
  * @retval Device identifier
  */
uint32_t HAL_GetUIDw1(void)
{
 80030c8:	b480      	push	{r7}
 80030ca:	af00      	add	r7, sp, #0
  return (READ_REG(*((uint32_t *)(UID_BASE + 4U))));
 80030cc:	4b02      	ldr	r3, [pc, #8]	@ (80030d8 <HAL_GetUIDw1+0x10>)
 80030ce:	681b      	ldr	r3, [r3, #0]
}
 80030d0:	4618      	mov	r0, r3
 80030d2:	46bd      	mov	sp, r7
 80030d4:	bc80      	pop	{r7}
 80030d6:	4770      	bx	lr
 80030d8:	1fff7594 	.word	0x1fff7594

080030dc <HAL_GetUIDw2>:
/**
  * @brief  Return the third word of the unique device identifier (UID based on 96 bits)
  * @retval Device identifier
  */
uint32_t HAL_GetUIDw2(void)
{
 80030dc:	b480      	push	{r7}
 80030de:	af00      	add	r7, sp, #0
  return (READ_REG(*((uint32_t *)(UID_BASE + 8U))));
 80030e0:	4b02      	ldr	r3, [pc, #8]	@ (80030ec <HAL_GetUIDw2+0x10>)
 80030e2:	681b      	ldr	r3, [r3, #0]
}
 80030e4:	4618      	mov	r0, r3
 80030e6:	46bd      	mov	sp, r7
 80030e8:	bc80      	pop	{r7}
 80030ea:	4770      	bx	lr
 80030ec:	1fff7598 	.word	0x1fff7598

080030f0 <HAL_DBGMCU_EnableDBGSleepMode>:
/**
  * @brief  Enable the CPU1 Debug Module during SLEEP mode
  * @retval None
  */
void HAL_DBGMCU_EnableDBGSleepMode(void)
{
 80030f0:	b580      	push	{r7, lr}
 80030f2:	af00      	add	r7, sp, #0
  LL_DBGMCU_EnableDBGSleepMode();
 80030f4:	f7ff ff78 	bl	8002fe8 <LL_DBGMCU_EnableDBGSleepMode>
}
 80030f8:	bf00      	nop
 80030fa:	bd80      	pop	{r7, pc}

080030fc <HAL_DBGMCU_EnableDBGStopMode>:
  * @note  This functionality does not influence CPU2 operation, CPU2 cannot be debugged
  *        in Stop mode even when this bit is enabled
  * @retval None
  */
void HAL_DBGMCU_EnableDBGStopMode(void)
{
 80030fc:	b580      	push	{r7, lr}
 80030fe:	af00      	add	r7, sp, #0
  LL_DBGMCU_EnableDBGStopMode();
 8003100:	f7ff ff80 	bl	8003004 <LL_DBGMCU_EnableDBGStopMode>
}
 8003104:	bf00      	nop
 8003106:	bd80      	pop	{r7, pc}

08003108 <HAL_DBGMCU_EnableDBGStandbyMode>:
  * @note  This functionality does not influence CPU2 operation, CPU2 cannot be debugged
  *        in Standby mode even when this bit is enabled
  * @retval None
  */
void HAL_DBGMCU_EnableDBGStandbyMode(void)
{
 8003108:	b580      	push	{r7, lr}
 800310a:	af00      	add	r7, sp, #0
  LL_DBGMCU_EnableDBGStandbyMode();
 800310c:	f7ff ff88 	bl	8003020 <LL_DBGMCU_EnableDBGStandbyMode>
}
 8003110:	bf00      	nop
 8003112:	bd80      	pop	{r7, pc}

08003114 <LL_ADC_SetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonPathInternalCh(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t PathInternal)
{
 8003114:	b480      	push	{r7}
 8003116:	b083      	sub	sp, #12
 8003118:	af00      	add	r7, sp, #0
 800311a:	6078      	str	r0, [r7, #4]
 800311c:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN, PathInternal);
 800311e:	687b      	ldr	r3, [r7, #4]
 8003120:	681b      	ldr	r3, [r3, #0]
 8003122:	f023 72e0 	bic.w	r2, r3, #29360128	@ 0x1c00000
 8003126:	683b      	ldr	r3, [r7, #0]
 8003128:	431a      	orrs	r2, r3
 800312a:	687b      	ldr	r3, [r7, #4]
 800312c:	601a      	str	r2, [r3, #0]
}
 800312e:	bf00      	nop
 8003130:	370c      	adds	r7, #12
 8003132:	46bd      	mov	sp, r7
 8003134:	bc80      	pop	{r7}
 8003136:	4770      	bx	lr

08003138 <LL_ADC_GetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_VREFINT
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  */
__STATIC_INLINE uint32_t LL_ADC_GetCommonPathInternalCh(ADC_Common_TypeDef *ADCxy_COMMON)
{
 8003138:	b480      	push	{r7}
 800313a:	b083      	sub	sp, #12
 800313c:	af00      	add	r7, sp, #0
 800313e:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN));
 8003140:	687b      	ldr	r3, [r7, #4]
 8003142:	681b      	ldr	r3, [r3, #0]
 8003144:	f003 73e0 	and.w	r3, r3, #29360128	@ 0x1c00000
}
 8003148:	4618      	mov	r0, r3
 800314a:	370c      	adds	r7, #12
 800314c:	46bd      	mov	sp, r7
 800314e:	bc80      	pop	{r7}
 8003150:	4770      	bx	lr

08003152 <LL_ADC_SetSamplingTimeCommonChannels>:
  *         @arg @ref LL_ADC_SAMPLINGTIME_160CYCLES_5
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetSamplingTimeCommonChannels(ADC_TypeDef *ADCx, uint32_t SamplingTimeY,
                                                          uint32_t SamplingTime)
{
 8003152:	b480      	push	{r7}
 8003154:	b085      	sub	sp, #20
 8003156:	af00      	add	r7, sp, #0
 8003158:	60f8      	str	r0, [r7, #12]
 800315a:	60b9      	str	r1, [r7, #8]
 800315c:	607a      	str	r2, [r7, #4]
  MODIFY_REG(ADCx->SMPR,
 800315e:	68fb      	ldr	r3, [r7, #12]
 8003160:	695a      	ldr	r2, [r3, #20]
 8003162:	68bb      	ldr	r3, [r7, #8]
 8003164:	f003 0304 	and.w	r3, r3, #4
 8003168:	2107      	movs	r1, #7
 800316a:	fa01 f303 	lsl.w	r3, r1, r3
 800316e:	43db      	mvns	r3, r3
 8003170:	401a      	ands	r2, r3
 8003172:	68bb      	ldr	r3, [r7, #8]
 8003174:	f003 0304 	and.w	r3, r3, #4
 8003178:	6879      	ldr	r1, [r7, #4]
 800317a:	fa01 f303 	lsl.w	r3, r1, r3
 800317e:	431a      	orrs	r2, r3
 8003180:	68fb      	ldr	r3, [r7, #12]
 8003182:	615a      	str	r2, [r3, #20]
             ADC_SMPR_SMP1 << (SamplingTimeY & ADC_SAMPLING_TIME_SMP_SHIFT_MASK),
             SamplingTime << (SamplingTimeY & ADC_SAMPLING_TIME_SMP_SHIFT_MASK));
}
 8003184:	bf00      	nop
 8003186:	3714      	adds	r7, #20
 8003188:	46bd      	mov	sp, r7
 800318a:	bc80      	pop	{r7}
 800318c:	4770      	bx	lr

0800318e <LL_ADC_GetSamplingTimeCommonChannels>:
  *         @arg @ref LL_ADC_SAMPLINGTIME_39CYCLES_5
  *         @arg @ref LL_ADC_SAMPLINGTIME_79CYCLES_5
  *         @arg @ref LL_ADC_SAMPLINGTIME_160CYCLES_5
  */
__STATIC_INLINE uint32_t LL_ADC_GetSamplingTimeCommonChannels(ADC_TypeDef *ADCx, uint32_t SamplingTimeY)
{
 800318e:	b480      	push	{r7}
 8003190:	b083      	sub	sp, #12
 8003192:	af00      	add	r7, sp, #0
 8003194:	6078      	str	r0, [r7, #4]
 8003196:	6039      	str	r1, [r7, #0]
  return (uint32_t)((READ_BIT(ADCx->SMPR, ADC_SMPR_SMP1 << (SamplingTimeY & ADC_SAMPLING_TIME_SMP_SHIFT_MASK)))
 8003198:	687b      	ldr	r3, [r7, #4]
 800319a:	695a      	ldr	r2, [r3, #20]
 800319c:	683b      	ldr	r3, [r7, #0]
 800319e:	f003 0304 	and.w	r3, r3, #4
 80031a2:	2107      	movs	r1, #7
 80031a4:	fa01 f303 	lsl.w	r3, r1, r3
 80031a8:	401a      	ands	r2, r3
                    >> (SamplingTimeY & ADC_SAMPLING_TIME_SMP_SHIFT_MASK));
 80031aa:	683b      	ldr	r3, [r7, #0]
 80031ac:	f003 0304 	and.w	r3, r3, #4
  return (uint32_t)((READ_BIT(ADCx->SMPR, ADC_SMPR_SMP1 << (SamplingTimeY & ADC_SAMPLING_TIME_SMP_SHIFT_MASK)))
 80031b0:	fa22 f303 	lsr.w	r3, r2, r3
}
 80031b4:	4618      	mov	r0, r3
 80031b6:	370c      	adds	r7, #12
 80031b8:	46bd      	mov	sp, r7
 80031ba:	bc80      	pop	{r7}
 80031bc:	4770      	bx	lr

080031be <LL_ADC_REG_IsTriggerSourceSWStart>:
  * @param  ADCx ADC instance
  * @retval Value "0" if trigger source external trigger
  *         Value "1" if trigger source SW start.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsTriggerSourceSWStart(ADC_TypeDef *ADCx)
{
 80031be:	b480      	push	{r7}
 80031c0:	b083      	sub	sp, #12
 80031c2:	af00      	add	r7, sp, #0
 80031c4:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CFGR1, ADC_CFGR1_EXTEN) == (LL_ADC_REG_TRIG_SOFTWARE & ADC_CFGR1_EXTEN)) ? 1UL : 0UL);
 80031c6:	687b      	ldr	r3, [r7, #4]
 80031c8:	68db      	ldr	r3, [r3, #12]
 80031ca:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 80031ce:	2b00      	cmp	r3, #0
 80031d0:	d101      	bne.n	80031d6 <LL_ADC_REG_IsTriggerSourceSWStart+0x18>
 80031d2:	2301      	movs	r3, #1
 80031d4:	e000      	b.n	80031d8 <LL_ADC_REG_IsTriggerSourceSWStart+0x1a>
 80031d6:	2300      	movs	r3, #0
}
 80031d8:	4618      	mov	r0, r3
 80031da:	370c      	adds	r7, #12
 80031dc:	46bd      	mov	sp, r7
 80031de:	bc80      	pop	{r7}
 80031e0:	4770      	bx	lr

080031e2 <LL_ADC_REG_SetSequencerRanks>:
  *             only if sequencer is set in mode "not fully configurable",
  *             refer to function @ref LL_ADC_REG_SetSequencerConfigurable().
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_SetSequencerRanks(ADC_TypeDef *ADCx, uint32_t Rank, uint32_t Channel)
{
 80031e2:	b480      	push	{r7}
 80031e4:	b085      	sub	sp, #20
 80031e6:	af00      	add	r7, sp, #0
 80031e8:	60f8      	str	r0, [r7, #12]
 80031ea:	60b9      	str	r1, [r7, #8]
 80031ec:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "Channel" with bits position          */
  /* in register depending on parameter "Rank".                               */
  /* Parameters "Rank" and "Channel" are used with masks because containing   */
  /* other bits reserved for other purpose.                                   */
  MODIFY_REG(ADCx->CHSELR,
 80031ee:	68fb      	ldr	r3, [r7, #12]
 80031f0:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 80031f2:	68bb      	ldr	r3, [r7, #8]
 80031f4:	f003 031f 	and.w	r3, r3, #31
 80031f8:	210f      	movs	r1, #15
 80031fa:	fa01 f303 	lsl.w	r3, r1, r3
 80031fe:	43db      	mvns	r3, r3
 8003200:	401a      	ands	r2, r3
 8003202:	687b      	ldr	r3, [r7, #4]
 8003204:	0e9b      	lsrs	r3, r3, #26
 8003206:	f003 010f 	and.w	r1, r3, #15
 800320a:	68bb      	ldr	r3, [r7, #8]
 800320c:	f003 031f 	and.w	r3, r3, #31
 8003210:	fa01 f303 	lsl.w	r3, r1, r3
 8003214:	431a      	orrs	r2, r3
 8003216:	68fb      	ldr	r3, [r7, #12]
 8003218:	629a      	str	r2, [r3, #40]	@ 0x28
             ADC_CHSELR_SQ1 << (Rank & ADC_REG_RANK_ID_SQRX_MASK),
             ((Channel & ADC_CHANNEL_ID_NUMBER_MASK_SEQ) >> ADC_CHANNEL_ID_NUMBER_BITOFFSET_POS)
              << (Rank & ADC_REG_RANK_ID_SQRX_MASK));
}
 800321a:	bf00      	nop
 800321c:	3714      	adds	r7, #20
 800321e:	46bd      	mov	sp, r7
 8003220:	bc80      	pop	{r7}
 8003222:	4770      	bx	lr

08003224 <LL_ADC_REG_SetSequencerChAdd>:
  *             only if sequencer is set in mode "not fully configurable",
  *             refer to function @ref LL_ADC_REG_SetSequencerConfigurable().
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_SetSequencerChAdd(ADC_TypeDef *ADCx, uint32_t Channel)
{
 8003224:	b480      	push	{r7}
 8003226:	b083      	sub	sp, #12
 8003228:	af00      	add	r7, sp, #0
 800322a:	6078      	str	r0, [r7, #4]
 800322c:	6039      	str	r1, [r7, #0]
  /* Parameter "Channel" is used with masks because containing                */
  /* other bits reserved for other purpose.                                   */
  SET_BIT(ADCx->CHSELR, (Channel & ADC_CHANNEL_ID_BITFIELD_MASK));
 800322e:	687b      	ldr	r3, [r7, #4]
 8003230:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8003232:	683b      	ldr	r3, [r7, #0]
 8003234:	f3c3 0311 	ubfx	r3, r3, #0, #18
 8003238:	431a      	orrs	r2, r3
 800323a:	687b      	ldr	r3, [r7, #4]
 800323c:	629a      	str	r2, [r3, #40]	@ 0x28
}
 800323e:	bf00      	nop
 8003240:	370c      	adds	r7, #12
 8003242:	46bd      	mov	sp, r7
 8003244:	bc80      	pop	{r7}
 8003246:	4770      	bx	lr

08003248 <LL_ADC_REG_SetSequencerChRem>:
  *             only if sequencer is set in mode "not fully configurable",
  *             refer to function @ref LL_ADC_REG_SetSequencerConfigurable().
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_SetSequencerChRem(ADC_TypeDef *ADCx, uint32_t Channel)
{
 8003248:	b480      	push	{r7}
 800324a:	b083      	sub	sp, #12
 800324c:	af00      	add	r7, sp, #0
 800324e:	6078      	str	r0, [r7, #4]
 8003250:	6039      	str	r1, [r7, #0]
  /* Parameter "Channel" is used with masks because containing                */
  /* other bits reserved for other purpose.                                   */
  CLEAR_BIT(ADCx->CHSELR, (Channel & ADC_CHANNEL_ID_BITFIELD_MASK));
 8003252:	687b      	ldr	r3, [r7, #4]
 8003254:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8003256:	683b      	ldr	r3, [r7, #0]
 8003258:	f3c3 0311 	ubfx	r3, r3, #0, #18
 800325c:	43db      	mvns	r3, r3
 800325e:	401a      	ands	r2, r3
 8003260:	687b      	ldr	r3, [r7, #4]
 8003262:	629a      	str	r2, [r3, #40]	@ 0x28
}
 8003264:	bf00      	nop
 8003266:	370c      	adds	r7, #12
 8003268:	46bd      	mov	sp, r7
 800326a:	bc80      	pop	{r7}
 800326c:	4770      	bx	lr

0800326e <LL_ADC_SetChannelSamplingTime>:
  *         @arg @ref LL_ADC_SAMPLINGTIME_COMMON_1
  *         @arg @ref LL_ADC_SAMPLINGTIME_COMMON_2
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSamplingTime(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SamplingTimeY)
{
 800326e:	b480      	push	{r7}
 8003270:	b085      	sub	sp, #20
 8003272:	af00      	add	r7, sp, #0
 8003274:	60f8      	str	r0, [r7, #12]
 8003276:	60b9      	str	r1, [r7, #8]
 8003278:	607a      	str	r2, [r7, #4]
  /* Parameter "Channel" is used with masks because containing                */
  /* other bits reserved for other purpose.                                   */
  MODIFY_REG(ADCx->SMPR,
 800327a:	68fb      	ldr	r3, [r7, #12]
 800327c:	695a      	ldr	r2, [r3, #20]
 800327e:	68bb      	ldr	r3, [r7, #8]
 8003280:	021b      	lsls	r3, r3, #8
 8003282:	43db      	mvns	r3, r3
 8003284:	401a      	ands	r2, r3
 8003286:	68bb      	ldr	r3, [r7, #8]
 8003288:	0219      	lsls	r1, r3, #8
 800328a:	687b      	ldr	r3, [r7, #4]
 800328c:	400b      	ands	r3, r1
 800328e:	f023 437c 	bic.w	r3, r3, #4227858432	@ 0xfc000000
 8003292:	f023 03ff 	bic.w	r3, r3, #255	@ 0xff
 8003296:	431a      	orrs	r2, r3
 8003298:	68fb      	ldr	r3, [r7, #12]
 800329a:	615a      	str	r2, [r3, #20]
             (Channel << ADC_SMPR_SMPSEL0_BITOFFSET_POS),
             (Channel << ADC_SMPR_SMPSEL0_BITOFFSET_POS) & (SamplingTimeY & ADC_SAMPLING_TIME_CH_MASK)
            );
}
 800329c:	bf00      	nop
 800329e:	3714      	adds	r7, #20
 80032a0:	46bd      	mov	sp, r7
 80032a2:	bc80      	pop	{r7}
 80032a4:	4770      	bx	lr

080032a6 <LL_ADC_EnableInternalRegulator>:
  * @rmtoll CR       ADVREGEN       LL_ADC_EnableInternalRegulator
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_EnableInternalRegulator(ADC_TypeDef *ADCx)
{
 80032a6:	b480      	push	{r7}
 80032a8:	b083      	sub	sp, #12
 80032aa:	af00      	add	r7, sp, #0
 80032ac:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 80032ae:	687b      	ldr	r3, [r7, #4]
 80032b0:	689b      	ldr	r3, [r3, #8]
 80032b2:	f023 4310 	bic.w	r3, r3, #2415919104	@ 0x90000000
 80032b6:	f023 0317 	bic.w	r3, r3, #23
 80032ba:	f043 5280 	orr.w	r2, r3, #268435456	@ 0x10000000
 80032be:	687b      	ldr	r3, [r7, #4]
 80032c0:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADVREGEN);
}
 80032c2:	bf00      	nop
 80032c4:	370c      	adds	r7, #12
 80032c6:	46bd      	mov	sp, r7
 80032c8:	bc80      	pop	{r7}
 80032ca:	4770      	bx	lr

080032cc <LL_ADC_DisableInternalRegulator>:
  * @rmtoll CR       ADVREGEN       LL_ADC_DisableInternalRegulator
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_DisableInternalRegulator(ADC_TypeDef *ADCx)
{
 80032cc:	b480      	push	{r7}
 80032ce:	b083      	sub	sp, #12
 80032d0:	af00      	add	r7, sp, #0
 80032d2:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(ADCx->CR, (ADC_CR_ADVREGEN | ADC_CR_BITS_PROPERTY_RS));
 80032d4:	687b      	ldr	r3, [r7, #4]
 80032d6:	689b      	ldr	r3, [r3, #8]
 80032d8:	f023 4310 	bic.w	r3, r3, #2415919104	@ 0x90000000
 80032dc:	f023 0317 	bic.w	r3, r3, #23
 80032e0:	687a      	ldr	r2, [r7, #4]
 80032e2:	6093      	str	r3, [r2, #8]
}
 80032e4:	bf00      	nop
 80032e6:	370c      	adds	r7, #12
 80032e8:	46bd      	mov	sp, r7
 80032ea:	bc80      	pop	{r7}
 80032ec:	4770      	bx	lr

080032ee <LL_ADC_IsInternalRegulatorEnabled>:
  * @rmtoll CR       ADVREGEN       LL_ADC_IsInternalRegulatorEnabled
  * @param  ADCx ADC instance
  * @retval 0: internal regulator is disabled, 1: internal regulator is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsInternalRegulatorEnabled(ADC_TypeDef *ADCx)
{
 80032ee:	b480      	push	{r7}
 80032f0:	b083      	sub	sp, #12
 80032f2:	af00      	add	r7, sp, #0
 80032f4:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADVREGEN) == (ADC_CR_ADVREGEN)) ? 1UL : 0UL);
 80032f6:	687b      	ldr	r3, [r7, #4]
 80032f8:	689b      	ldr	r3, [r3, #8]
 80032fa:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80032fe:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8003302:	d101      	bne.n	8003308 <LL_ADC_IsInternalRegulatorEnabled+0x1a>
 8003304:	2301      	movs	r3, #1
 8003306:	e000      	b.n	800330a <LL_ADC_IsInternalRegulatorEnabled+0x1c>
 8003308:	2300      	movs	r3, #0
}
 800330a:	4618      	mov	r0, r3
 800330c:	370c      	adds	r7, #12
 800330e:	46bd      	mov	sp, r7
 8003310:	bc80      	pop	{r7}
 8003312:	4770      	bx	lr

08003314 <LL_ADC_Enable>:
  * @rmtoll CR       ADEN           LL_ADC_Enable
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_Enable(ADC_TypeDef *ADCx)
{
 8003314:	b480      	push	{r7}
 8003316:	b083      	sub	sp, #12
 8003318:	af00      	add	r7, sp, #0
 800331a:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 800331c:	687b      	ldr	r3, [r7, #4]
 800331e:	689b      	ldr	r3, [r3, #8]
 8003320:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8003324:	f023 0317 	bic.w	r3, r3, #23
 8003328:	f043 0201 	orr.w	r2, r3, #1
 800332c:	687b      	ldr	r3, [r7, #4]
 800332e:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADEN);
}
 8003330:	bf00      	nop
 8003332:	370c      	adds	r7, #12
 8003334:	46bd      	mov	sp, r7
 8003336:	bc80      	pop	{r7}
 8003338:	4770      	bx	lr

0800333a <LL_ADC_Disable>:
  * @rmtoll CR       ADDIS          LL_ADC_Disable
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_Disable(ADC_TypeDef *ADCx)
{
 800333a:	b480      	push	{r7}
 800333c:	b083      	sub	sp, #12
 800333e:	af00      	add	r7, sp, #0
 8003340:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8003342:	687b      	ldr	r3, [r7, #4]
 8003344:	689b      	ldr	r3, [r3, #8]
 8003346:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 800334a:	f023 0317 	bic.w	r3, r3, #23
 800334e:	f043 0202 	orr.w	r2, r3, #2
 8003352:	687b      	ldr	r3, [r7, #4]
 8003354:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADDIS);
}
 8003356:	bf00      	nop
 8003358:	370c      	adds	r7, #12
 800335a:	46bd      	mov	sp, r7
 800335c:	bc80      	pop	{r7}
 800335e:	4770      	bx	lr

08003360 <LL_ADC_IsEnabled>:
  * @rmtoll CR       ADEN           LL_ADC_IsEnabled
  * @param  ADCx ADC instance
  * @retval 0: ADC is disabled, 1: ADC is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsEnabled(ADC_TypeDef *ADCx)
{
 8003360:	b480      	push	{r7}
 8003362:	b083      	sub	sp, #12
 8003364:	af00      	add	r7, sp, #0
 8003366:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8003368:	687b      	ldr	r3, [r7, #4]
 800336a:	689b      	ldr	r3, [r3, #8]
 800336c:	f003 0301 	and.w	r3, r3, #1
 8003370:	2b01      	cmp	r3, #1
 8003372:	d101      	bne.n	8003378 <LL_ADC_IsEnabled+0x18>
 8003374:	2301      	movs	r3, #1
 8003376:	e000      	b.n	800337a <LL_ADC_IsEnabled+0x1a>
 8003378:	2300      	movs	r3, #0
}
 800337a:	4618      	mov	r0, r3
 800337c:	370c      	adds	r7, #12
 800337e:	46bd      	mov	sp, r7
 8003380:	bc80      	pop	{r7}
 8003382:	4770      	bx	lr

08003384 <LL_ADC_IsDisableOngoing>:
  * @rmtoll CR       ADDIS          LL_ADC_IsDisableOngoing
  * @param  ADCx ADC instance
  * @retval 0: no ADC disable command on going.
  */
__STATIC_INLINE uint32_t LL_ADC_IsDisableOngoing(ADC_TypeDef *ADCx)
{
 8003384:	b480      	push	{r7}
 8003386:	b083      	sub	sp, #12
 8003388:	af00      	add	r7, sp, #0
 800338a:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADDIS) == (ADC_CR_ADDIS)) ? 1UL : 0UL);
 800338c:	687b      	ldr	r3, [r7, #4]
 800338e:	689b      	ldr	r3, [r3, #8]
 8003390:	f003 0302 	and.w	r3, r3, #2
 8003394:	2b02      	cmp	r3, #2
 8003396:	d101      	bne.n	800339c <LL_ADC_IsDisableOngoing+0x18>
 8003398:	2301      	movs	r3, #1
 800339a:	e000      	b.n	800339e <LL_ADC_IsDisableOngoing+0x1a>
 800339c:	2300      	movs	r3, #0
}
 800339e:	4618      	mov	r0, r3
 80033a0:	370c      	adds	r7, #12
 80033a2:	46bd      	mov	sp, r7
 80033a4:	bc80      	pop	{r7}
 80033a6:	4770      	bx	lr

080033a8 <LL_ADC_REG_StartConversion>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_StartConversion
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_StartConversion(ADC_TypeDef *ADCx)
{
 80033a8:	b480      	push	{r7}
 80033aa:	b083      	sub	sp, #12
 80033ac:	af00      	add	r7, sp, #0
 80033ae:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 80033b0:	687b      	ldr	r3, [r7, #4]
 80033b2:	689b      	ldr	r3, [r3, #8]
 80033b4:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 80033b8:	f023 0317 	bic.w	r3, r3, #23
 80033bc:	f043 0204 	orr.w	r2, r3, #4
 80033c0:	687b      	ldr	r3, [r7, #4]
 80033c2:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADSTART);
}
 80033c4:	bf00      	nop
 80033c6:	370c      	adds	r7, #12
 80033c8:	46bd      	mov	sp, r7
 80033ca:	bc80      	pop	{r7}
 80033cc:	4770      	bx	lr

080033ce <LL_ADC_REG_StopConversion>:
  * @rmtoll CR       ADSTP          LL_ADC_REG_StopConversion
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_StopConversion(ADC_TypeDef *ADCx)
{
 80033ce:	b480      	push	{r7}
 80033d0:	b083      	sub	sp, #12
 80033d2:	af00      	add	r7, sp, #0
 80033d4:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 80033d6:	687b      	ldr	r3, [r7, #4]
 80033d8:	689b      	ldr	r3, [r3, #8]
 80033da:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 80033de:	f023 0317 	bic.w	r3, r3, #23
 80033e2:	f043 0210 	orr.w	r2, r3, #16
 80033e6:	687b      	ldr	r3, [r7, #4]
 80033e8:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADSTP);
}
 80033ea:	bf00      	nop
 80033ec:	370c      	adds	r7, #12
 80033ee:	46bd      	mov	sp, r7
 80033f0:	bc80      	pop	{r7}
 80033f2:	4770      	bx	lr

080033f4 <LL_ADC_REG_IsConversionOngoing>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group regular.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsConversionOngoing(ADC_TypeDef *ADCx)
{
 80033f4:	b480      	push	{r7}
 80033f6:	b083      	sub	sp, #12
 80033f8:	af00      	add	r7, sp, #0
 80033fa:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 80033fc:	687b      	ldr	r3, [r7, #4]
 80033fe:	689b      	ldr	r3, [r3, #8]
 8003400:	f003 0304 	and.w	r3, r3, #4
 8003404:	2b04      	cmp	r3, #4
 8003406:	d101      	bne.n	800340c <LL_ADC_REG_IsConversionOngoing+0x18>
 8003408:	2301      	movs	r3, #1
 800340a:	e000      	b.n	800340e <LL_ADC_REG_IsConversionOngoing+0x1a>
 800340c:	2300      	movs	r3, #0
}
 800340e:	4618      	mov	r0, r3
 8003410:	370c      	adds	r7, #12
 8003412:	46bd      	mov	sp, r7
 8003414:	bc80      	pop	{r7}
 8003416:	4770      	bx	lr

08003418 <HAL_ADC_Init>:
  *         of structure "ADC_InitTypeDef".
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
 8003418:	b580      	push	{r7, lr}
 800341a:	b088      	sub	sp, #32
 800341c:	af00      	add	r7, sp, #0
 800341e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8003420:	2300      	movs	r3, #0
 8003422:	77fb      	strb	r3, [r7, #31]
  uint32_t tmpCFGR1 = 0UL;
 8003424:	2300      	movs	r3, #0
 8003426:	61bb      	str	r3, [r7, #24]
  uint32_t tmpCFGR2 = 0UL;
 8003428:	2300      	movs	r3, #0
 800342a:	617b      	str	r3, [r7, #20]
  uint32_t tmp_adc_reg_is_conversion_on_going;
  __IO uint32_t wait_loop_index = 0UL;
 800342c:	2300      	movs	r3, #0
 800342e:	60fb      	str	r3, [r7, #12]

  /* Check ADC handle */
  if (hadc == NULL)
 8003430:	687b      	ldr	r3, [r7, #4]
 8003432:	2b00      	cmp	r3, #0
 8003434:	d101      	bne.n	800343a <HAL_ADC_Init+0x22>
  {
    return HAL_ERROR;
 8003436:	2301      	movs	r3, #1
 8003438:	e17e      	b.n	8003738 <HAL_ADC_Init+0x320>
    assert_param(IS_ADC_RIGHT_BIT_SHIFT(hadc->Init.Oversampling.RightBitShift));
    assert_param(IS_ADC_TRIGGERED_OVERSAMPLING_MODE(hadc->Init.Oversampling.TriggeredMode));
  }
  assert_param(IS_ADC_TRIGGER_FREQ(hadc->Init.TriggerFrequencyMode));

  if (hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 800343a:	687b      	ldr	r3, [r7, #4]
 800343c:	691b      	ldr	r3, [r3, #16]
 800343e:	2b00      	cmp	r3, #0
  /* continuous mode is disabled.                                             */
  assert_param(!((hadc->Init.DiscontinuousConvMode == ENABLE) && (hadc->Init.ContinuousConvMode == ENABLE)));

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 8003440:	687b      	ldr	r3, [r7, #4]
 8003442:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003444:	2b00      	cmp	r3, #0
 8003446:	d109      	bne.n	800345c <HAL_ADC_Init+0x44>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8003448:	6878      	ldr	r0, [r7, #4]
 800344a:	f7fd fdd3 	bl	8000ff4 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 800344e:	687b      	ldr	r3, [r7, #4]
 8003450:	2200      	movs	r2, #0
 8003452:	65da      	str	r2, [r3, #92]	@ 0x5c

    /* Initialize Lock */
    hadc->Lock = HAL_UNLOCKED;
 8003454:	687b      	ldr	r3, [r7, #4]
 8003456:	2200      	movs	r2, #0
 8003458:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54
  }

  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 800345c:	687b      	ldr	r3, [r7, #4]
 800345e:	681b      	ldr	r3, [r3, #0]
 8003460:	4618      	mov	r0, r3
 8003462:	f7ff ff44 	bl	80032ee <LL_ADC_IsInternalRegulatorEnabled>
 8003466:	4603      	mov	r3, r0
 8003468:	2b00      	cmp	r3, #0
 800346a:	d115      	bne.n	8003498 <HAL_ADC_Init+0x80>
  {
    /* Enable ADC internal voltage regulator */
    LL_ADC_EnableInternalRegulator(hadc->Instance);
 800346c:	687b      	ldr	r3, [r7, #4]
 800346e:	681b      	ldr	r3, [r3, #0]
 8003470:	4618      	mov	r0, r3
 8003472:	f7ff ff18 	bl	80032a6 <LL_ADC_EnableInternalRegulator>
    /* Delay for ADC stabilization time */
    /* Wait loop initialization and execution */
    /* Note: Variable divided by 2 to compensate partially              */
    /*       CPU processing cycles, scaling in us split to not          */
    /*       exceed 32 bits register capacity and handle low frequency. */
    wait_loop_index = ((LL_ADC_DELAY_INTERNAL_REGUL_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8003476:	4b9e      	ldr	r3, [pc, #632]	@ (80036f0 <HAL_ADC_Init+0x2d8>)
 8003478:	681b      	ldr	r3, [r3, #0]
 800347a:	099b      	lsrs	r3, r3, #6
 800347c:	4a9d      	ldr	r2, [pc, #628]	@ (80036f4 <HAL_ADC_Init+0x2dc>)
 800347e:	fba2 2303 	umull	r2, r3, r2, r3
 8003482:	099b      	lsrs	r3, r3, #6
 8003484:	3301      	adds	r3, #1
 8003486:	005b      	lsls	r3, r3, #1
 8003488:	60fb      	str	r3, [r7, #12]
    while (wait_loop_index != 0UL)
 800348a:	e002      	b.n	8003492 <HAL_ADC_Init+0x7a>
    {
      wait_loop_index--;
 800348c:	68fb      	ldr	r3, [r7, #12]
 800348e:	3b01      	subs	r3, #1
 8003490:	60fb      	str	r3, [r7, #12]
    while (wait_loop_index != 0UL)
 8003492:	68fb      	ldr	r3, [r7, #12]
 8003494:	2b00      	cmp	r3, #0
 8003496:	d1f9      	bne.n	800348c <HAL_ADC_Init+0x74>
  }

  /* Verification that ADC voltage regulator is correctly enabled, whether    */
  /* or not ADC is coming from state reset (if any potential problem of       */
  /* clocking, voltage regulator would not be enabled).                       */
  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 8003498:	687b      	ldr	r3, [r7, #4]
 800349a:	681b      	ldr	r3, [r3, #0]
 800349c:	4618      	mov	r0, r3
 800349e:	f7ff ff26 	bl	80032ee <LL_ADC_IsInternalRegulatorEnabled>
 80034a2:	4603      	mov	r3, r0
 80034a4:	2b00      	cmp	r3, #0
 80034a6:	d10d      	bne.n	80034c4 <HAL_ADC_Init+0xac>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80034a8:	687b      	ldr	r3, [r7, #4]
 80034aa:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80034ac:	f043 0210 	orr.w	r2, r3, #16
 80034b0:	687b      	ldr	r3, [r7, #4]
 80034b2:	659a      	str	r2, [r3, #88]	@ 0x58

    /* Set ADC error code to ADC peripheral internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80034b4:	687b      	ldr	r3, [r7, #4]
 80034b6:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80034b8:	f043 0201 	orr.w	r2, r3, #1
 80034bc:	687b      	ldr	r3, [r7, #4]
 80034be:	65da      	str	r2, [r3, #92]	@ 0x5c

    tmp_hal_status = HAL_ERROR;
 80034c0:	2301      	movs	r3, #1
 80034c2:	77fb      	strb	r3, [r7, #31]

  /* Configuration of ADC parameters if previous preliminary actions are      */
  /* correctly completed and if there is no conversion on going on regular    */
  /* group (ADC may already be enabled at this point if HAL_ADC_Init() is     */
  /* called to update a parameter on the fly).                                */
  tmp_adc_reg_is_conversion_on_going = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 80034c4:	687b      	ldr	r3, [r7, #4]
 80034c6:	681b      	ldr	r3, [r3, #0]
 80034c8:	4618      	mov	r0, r3
 80034ca:	f7ff ff93 	bl	80033f4 <LL_ADC_REG_IsConversionOngoing>
 80034ce:	6138      	str	r0, [r7, #16]

  if (((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 80034d0:	687b      	ldr	r3, [r7, #4]
 80034d2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80034d4:	f003 0310 	and.w	r3, r3, #16
 80034d8:	2b00      	cmp	r3, #0
 80034da:	f040 8124 	bne.w	8003726 <HAL_ADC_Init+0x30e>
      && (tmp_adc_reg_is_conversion_on_going == 0UL)
 80034de:	693b      	ldr	r3, [r7, #16]
 80034e0:	2b00      	cmp	r3, #0
 80034e2:	f040 8120 	bne.w	8003726 <HAL_ADC_Init+0x30e>
     )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 80034e6:	687b      	ldr	r3, [r7, #4]
 80034e8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80034ea:	f423 7381 	bic.w	r3, r3, #258	@ 0x102
 80034ee:	f043 0202 	orr.w	r2, r3, #2
 80034f2:	687b      	ldr	r3, [r7, #4]
 80034f4:	659a      	str	r2, [r3, #88]	@ 0x58
    /*  - DMA continuous request                                              */
    /*  - Trigger frequency mode                                              */
    /* Note: If low power mode AutoPowerOff is enabled, ADC enable            */
    /*       and disable phases are performed automatically by hardware       */
    /*       (in this case, flag ADC_FLAG_RDY is not set).                    */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 80034f6:	687b      	ldr	r3, [r7, #4]
 80034f8:	681b      	ldr	r3, [r3, #0]
 80034fa:	4618      	mov	r0, r3
 80034fc:	f7ff ff30 	bl	8003360 <LL_ADC_IsEnabled>
 8003500:	4603      	mov	r3, r0
 8003502:	2b00      	cmp	r3, #0
 8003504:	f040 80a7 	bne.w	8003656 <HAL_ADC_Init+0x23e>
      /* without needing to reconfigure all other ADC groups/channels         */
      /* parameters):                                                         */
      /*   - internal measurement paths (VrefInt, ...)                        */
      /*     (set into HAL_ADC_ConfigChannel() )                              */

      tmpCFGR1 |= (hadc->Init.Resolution                                          |
 8003508:	687b      	ldr	r3, [r7, #4]
 800350a:	689a      	ldr	r2, [r3, #8]
                   ADC_CFGR1_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)      |
 800350c:	687b      	ldr	r3, [r7, #4]
 800350e:	7e1b      	ldrb	r3, [r3, #24]
 8003510:	039b      	lsls	r3, r3, #14
      tmpCFGR1 |= (hadc->Init.Resolution                                          |
 8003512:	431a      	orrs	r2, r3
                   ADC_CFGR1_AUTOOFF((uint32_t)hadc->Init.LowPowerAutoPowerOff)   |
 8003514:	687b      	ldr	r3, [r7, #4]
 8003516:	7e5b      	ldrb	r3, [r3, #25]
 8003518:	03db      	lsls	r3, r3, #15
                   ADC_CFGR1_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)      |
 800351a:	431a      	orrs	r2, r3
                   ADC_CFGR1_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)  |
 800351c:	687b      	ldr	r3, [r7, #4]
 800351e:	7e9b      	ldrb	r3, [r3, #26]
 8003520:	035b      	lsls	r3, r3, #13
                   ADC_CFGR1_AUTOOFF((uint32_t)hadc->Init.LowPowerAutoPowerOff)   |
 8003522:	4313      	orrs	r3, r2
                   ADC_CFGR1_OVERRUN(hadc->Init.Overrun)                          |
 8003524:	687a      	ldr	r2, [r7, #4]
 8003526:	6b12      	ldr	r2, [r2, #48]	@ 0x30
 8003528:	2a00      	cmp	r2, #0
 800352a:	d002      	beq.n	8003532 <HAL_ADC_Init+0x11a>
 800352c:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 8003530:	e000      	b.n	8003534 <HAL_ADC_Init+0x11c>
 8003532:	2200      	movs	r2, #0
                   ADC_CFGR1_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)  |
 8003534:	431a      	orrs	r2, r3
                   hadc->Init.DataAlign                                           |
 8003536:	687b      	ldr	r3, [r7, #4]
 8003538:	68db      	ldr	r3, [r3, #12]
                   ADC_CFGR1_OVERRUN(hadc->Init.Overrun)                          |
 800353a:	431a      	orrs	r2, r3
                   ADC_SCAN_SEQ_MODE(hadc->Init.ScanConvMode)                     |
 800353c:	687b      	ldr	r3, [r7, #4]
 800353e:	691b      	ldr	r3, [r3, #16]
 8003540:	2b00      	cmp	r3, #0
 8003542:	da04      	bge.n	800354e <HAL_ADC_Init+0x136>
 8003544:	687b      	ldr	r3, [r7, #4]
 8003546:	691b      	ldr	r3, [r3, #16]
 8003548:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 800354c:	e001      	b.n	8003552 <HAL_ADC_Init+0x13a>
 800354e:	f44f 1300 	mov.w	r3, #2097152	@ 0x200000
                   hadc->Init.DataAlign                                           |
 8003552:	431a      	orrs	r2, r3
                   ADC_CFGR1_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests));
 8003554:	687b      	ldr	r3, [r7, #4]
 8003556:	f893 302c 	ldrb.w	r3, [r3, #44]	@ 0x2c
 800355a:	005b      	lsls	r3, r3, #1
                   ADC_SCAN_SEQ_MODE(hadc->Init.ScanConvMode)                     |
 800355c:	4313      	orrs	r3, r2
      tmpCFGR1 |= (hadc->Init.Resolution                                          |
 800355e:	69ba      	ldr	r2, [r7, #24]
 8003560:	4313      	orrs	r3, r2
 8003562:	61bb      	str	r3, [r7, #24]

      /* Update setting of discontinuous mode only if continuous mode is disabled */
      if (hadc->Init.DiscontinuousConvMode == ENABLE)
 8003564:	687b      	ldr	r3, [r7, #4]
 8003566:	f893 3020 	ldrb.w	r3, [r3, #32]
 800356a:	2b01      	cmp	r3, #1
 800356c:	d114      	bne.n	8003598 <HAL_ADC_Init+0x180>
      {
        if (hadc->Init.ContinuousConvMode == DISABLE)
 800356e:	687b      	ldr	r3, [r7, #4]
 8003570:	7e9b      	ldrb	r3, [r3, #26]
 8003572:	2b00      	cmp	r3, #0
 8003574:	d104      	bne.n	8003580 <HAL_ADC_Init+0x168>
        {
          /* Enable the selected ADC group regular discontinuous mode */
          tmpCFGR1 |= ADC_CFGR1_DISCEN;
 8003576:	69bb      	ldr	r3, [r7, #24]
 8003578:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800357c:	61bb      	str	r3, [r7, #24]
 800357e:	e00b      	b.n	8003598 <HAL_ADC_Init+0x180>
          /* ADC regular group discontinuous was intended to be enabled,        */
          /* but ADC regular group modes continuous and sequencer discontinuous */
          /* cannot be enabled simultaneously.                                  */

          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8003580:	687b      	ldr	r3, [r7, #4]
 8003582:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003584:	f043 0220 	orr.w	r2, r3, #32
 8003588:	687b      	ldr	r3, [r7, #4]
 800358a:	659a      	str	r2, [r3, #88]	@ 0x58

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800358c:	687b      	ldr	r3, [r7, #4]
 800358e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003590:	f043 0201 	orr.w	r2, r3, #1
 8003594:	687b      	ldr	r3, [r7, #4]
 8003596:	65da      	str	r2, [r3, #92]	@ 0x5c
      /* Enable external trigger if trigger selection is different of software  */
      /* start.                                                                 */
      /* Note: This configuration keeps the hardware feature of parameter       */
      /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
      /*       software start.                                                  */
      if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8003598:	687b      	ldr	r3, [r7, #4]
 800359a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800359c:	2b00      	cmp	r3, #0
 800359e:	d009      	beq.n	80035b4 <HAL_ADC_Init+0x19c>
      {
        tmpCFGR1 |= ((hadc->Init.ExternalTrigConv & ADC_CFGR1_EXTSEL) |
 80035a0:	687b      	ldr	r3, [r7, #4]
 80035a2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80035a4:	f403 72e0 	and.w	r2, r3, #448	@ 0x1c0
                     hadc->Init.ExternalTrigConvEdge);
 80035a8:	687b      	ldr	r3, [r7, #4]
 80035aa:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
        tmpCFGR1 |= ((hadc->Init.ExternalTrigConv & ADC_CFGR1_EXTSEL) |
 80035ac:	4313      	orrs	r3, r2
 80035ae:	69ba      	ldr	r2, [r7, #24]
 80035b0:	4313      	orrs	r3, r2
 80035b2:	61bb      	str	r3, [r7, #24]
      }

      /* Update ADC configuration register with previous settings */
      MODIFY_REG(hadc->Instance->CFGR1,
 80035b4:	687b      	ldr	r3, [r7, #4]
 80035b6:	681b      	ldr	r3, [r3, #0]
 80035b8:	68db      	ldr	r3, [r3, #12]
 80035ba:	f423 33fe 	bic.w	r3, r3, #130048	@ 0x1fc00
 80035be:	f423 73ff 	bic.w	r3, r3, #510	@ 0x1fe
 80035c2:	687a      	ldr	r2, [r7, #4]
 80035c4:	6812      	ldr	r2, [r2, #0]
 80035c6:	69b9      	ldr	r1, [r7, #24]
 80035c8:	430b      	orrs	r3, r1
 80035ca:	60d3      	str	r3, [r2, #12]
                 ADC_CFGR1_ALIGN   |
                 ADC_CFGR1_SCANDIR |
                 ADC_CFGR1_DMACFG,
                 tmpCFGR1);

      tmpCFGR2 |= ((hadc->Init.ClockPrescaler & ADC_CFGR2_CKMODE) |
 80035cc:	687b      	ldr	r3, [r7, #4]
 80035ce:	685b      	ldr	r3, [r3, #4]
 80035d0:	f003 4240 	and.w	r2, r3, #3221225472	@ 0xc0000000
                   hadc->Init.TriggerFrequencyMode
 80035d4:	687b      	ldr	r3, [r7, #4]
 80035d6:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
      tmpCFGR2 |= ((hadc->Init.ClockPrescaler & ADC_CFGR2_CKMODE) |
 80035d8:	4313      	orrs	r3, r2
 80035da:	697a      	ldr	r2, [r7, #20]
 80035dc:	4313      	orrs	r3, r2
 80035de:	617b      	str	r3, [r7, #20]
                  );

      if (hadc->Init.OversamplingMode == ENABLE)
 80035e0:	687b      	ldr	r3, [r7, #4]
 80035e2:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80035e6:	2b01      	cmp	r3, #1
 80035e8:	d111      	bne.n	800360e <HAL_ADC_Init+0x1f6>
      {
        tmpCFGR2 |= (ADC_CFGR2_OVSE |
                     (hadc->Init.ClockPrescaler & ADC_CFGR2_CKMODE) |
 80035ea:	687b      	ldr	r3, [r7, #4]
 80035ec:	685b      	ldr	r3, [r3, #4]
 80035ee:	f003 4240 	and.w	r2, r3, #3221225472	@ 0xc0000000
                     hadc->Init.Oversampling.Ratio         |
 80035f2:	687b      	ldr	r3, [r7, #4]
 80035f4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
                     (hadc->Init.ClockPrescaler & ADC_CFGR2_CKMODE) |
 80035f6:	431a      	orrs	r2, r3
                     hadc->Init.Oversampling.RightBitShift |
 80035f8:	687b      	ldr	r3, [r7, #4]
 80035fa:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
                     hadc->Init.Oversampling.Ratio         |
 80035fc:	431a      	orrs	r2, r3
                     hadc->Init.Oversampling.TriggeredMode
 80035fe:	687b      	ldr	r3, [r7, #4]
 8003600:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
                     hadc->Init.Oversampling.RightBitShift |
 8003602:	431a      	orrs	r2, r3
        tmpCFGR2 |= (ADC_CFGR2_OVSE |
 8003604:	697b      	ldr	r3, [r7, #20]
 8003606:	4313      	orrs	r3, r2
 8003608:	f043 0301 	orr.w	r3, r3, #1
 800360c:	617b      	str	r3, [r7, #20]
                    );
      }

      MODIFY_REG(hadc->Instance->CFGR2,
 800360e:	687b      	ldr	r3, [r7, #4]
 8003610:	681b      	ldr	r3, [r3, #0]
 8003612:	691a      	ldr	r2, [r3, #16]
 8003614:	4b38      	ldr	r3, [pc, #224]	@ (80036f8 <HAL_ADC_Init+0x2e0>)
 8003616:	4013      	ands	r3, r2
 8003618:	687a      	ldr	r2, [r7, #4]
 800361a:	6812      	ldr	r2, [r2, #0]
 800361c:	6979      	ldr	r1, [r7, #20]
 800361e:	430b      	orrs	r3, r1
 8003620:	6113      	str	r3, [r2, #16]
                 ADC_CFGR2_TOVS,
                 tmpCFGR2);

      /* Configuration of ADC clock mode: asynchronous clock source           */
      /* with selectable prescaler.                                           */
      if (((hadc->Init.ClockPrescaler) != ADC_CLOCK_SYNC_PCLK_DIV1) &&
 8003622:	687b      	ldr	r3, [r7, #4]
 8003624:	685b      	ldr	r3, [r3, #4]
 8003626:	f1b3 4f40 	cmp.w	r3, #3221225472	@ 0xc0000000
 800362a:	d014      	beq.n	8003656 <HAL_ADC_Init+0x23e>
          ((hadc->Init.ClockPrescaler) != ADC_CLOCK_SYNC_PCLK_DIV2) &&
 800362c:	687b      	ldr	r3, [r7, #4]
 800362e:	685b      	ldr	r3, [r3, #4]
      if (((hadc->Init.ClockPrescaler) != ADC_CLOCK_SYNC_PCLK_DIV1) &&
 8003630:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8003634:	d00f      	beq.n	8003656 <HAL_ADC_Init+0x23e>
          ((hadc->Init.ClockPrescaler) != ADC_CLOCK_SYNC_PCLK_DIV4))
 8003636:	687b      	ldr	r3, [r7, #4]
 8003638:	685b      	ldr	r3, [r3, #4]
          ((hadc->Init.ClockPrescaler) != ADC_CLOCK_SYNC_PCLK_DIV2) &&
 800363a:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 800363e:	d00a      	beq.n	8003656 <HAL_ADC_Init+0x23e>
      {
        MODIFY_REG(ADC_COMMON->CCR,
 8003640:	4b2e      	ldr	r3, [pc, #184]	@ (80036fc <HAL_ADC_Init+0x2e4>)
 8003642:	681b      	ldr	r3, [r3, #0]
 8003644:	f423 1270 	bic.w	r2, r3, #3932160	@ 0x3c0000
 8003648:	687b      	ldr	r3, [r7, #4]
 800364a:	685b      	ldr	r3, [r3, #4]
 800364c:	f403 1370 	and.w	r3, r3, #3932160	@ 0x3c0000
 8003650:	492a      	ldr	r1, [pc, #168]	@ (80036fc <HAL_ADC_Init+0x2e4>)
 8003652:	4313      	orrs	r3, r2
 8003654:	600b      	str	r3, [r1, #0]
                   hadc->Init.ClockPrescaler & ADC_CCR_PRESC);
      }
    }

    /* Channel sampling time configuration */
    LL_ADC_SetSamplingTimeCommonChannels(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_1, hadc->Init.SamplingTimeCommon1);
 8003656:	687b      	ldr	r3, [r7, #4]
 8003658:	6818      	ldr	r0, [r3, #0]
 800365a:	687b      	ldr	r3, [r7, #4]
 800365c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800365e:	461a      	mov	r2, r3
 8003660:	2100      	movs	r1, #0
 8003662:	f7ff fd76 	bl	8003152 <LL_ADC_SetSamplingTimeCommonChannels>
    LL_ADC_SetSamplingTimeCommonChannels(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_2, hadc->Init.SamplingTimeCommon2);
 8003666:	687b      	ldr	r3, [r7, #4]
 8003668:	6818      	ldr	r0, [r3, #0]
 800366a:	687b      	ldr	r3, [r7, #4]
 800366c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800366e:	461a      	mov	r2, r3
 8003670:	4923      	ldr	r1, [pc, #140]	@ (8003700 <HAL_ADC_Init+0x2e8>)
 8003672:	f7ff fd6e 	bl	8003152 <LL_ADC_SetSamplingTimeCommonChannels>
    /*   emulated by software for alignment over all STM32 devices.           */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion".                                         */
    /*   Channels must be configured into each rank using function            */
    /*   "HAL_ADC_ConfigChannel()".                                           */
    if (hadc->Init.ScanConvMode == ADC_SCAN_DISABLE)
 8003676:	687b      	ldr	r3, [r7, #4]
 8003678:	691b      	ldr	r3, [r3, #16]
 800367a:	2b00      	cmp	r3, #0
 800367c:	d108      	bne.n	8003690 <HAL_ADC_Init+0x278>
    {
      /* Set sequencer scan length by clearing ranks above rank 1             */
      /* and do not modify rank 1 value.                                      */
      SET_BIT(hadc->Instance->CHSELR,
 800367e:	687b      	ldr	r3, [r7, #4]
 8003680:	681b      	ldr	r3, [r3, #0]
 8003682:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8003684:	687b      	ldr	r3, [r7, #4]
 8003686:	681b      	ldr	r3, [r3, #0]
 8003688:	f062 020f 	orn	r2, r2, #15
 800368c:	629a      	str	r2, [r3, #40]	@ 0x28
 800368e:	e017      	b.n	80036c0 <HAL_ADC_Init+0x2a8>
              ADC_CHSELR_SQ2_TO_SQ8);
    }
    else if (hadc->Init.ScanConvMode == ADC_SCAN_ENABLE)
 8003690:	687b      	ldr	r3, [r7, #4]
 8003692:	691b      	ldr	r3, [r3, #16]
 8003694:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8003698:	d112      	bne.n	80036c0 <HAL_ADC_Init+0x2a8>
      /*          therefore after the first call of "HAL_ADC_Init()",       */
      /*          each rank corresponding to parameter "NbrOfConversion"    */
      /*          must be set using "HAL_ADC_ConfigChannel()".              */
      /*  - Set sequencer scan length by clearing ranks above maximum rank  */
      /*    and do not modify other ranks value.                            */
      MODIFY_REG(hadc->Instance->CHSELR,
 800369a:	687b      	ldr	r3, [r7, #4]
 800369c:	681b      	ldr	r3, [r3, #0]
 800369e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80036a0:	687b      	ldr	r3, [r7, #4]
 80036a2:	69db      	ldr	r3, [r3, #28]
 80036a4:	3b01      	subs	r3, #1
 80036a6:	009b      	lsls	r3, r3, #2
 80036a8:	f003 031c 	and.w	r3, r3, #28
 80036ac:	f06f 020f 	mvn.w	r2, #15
 80036b0:	fa02 f103 	lsl.w	r1, r2, r3
 80036b4:	687b      	ldr	r3, [r7, #4]
 80036b6:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 80036b8:	687b      	ldr	r3, [r7, #4]
 80036ba:	681b      	ldr	r3, [r3, #0]
 80036bc:	430a      	orrs	r2, r1
 80036be:	629a      	str	r2, [r3, #40]	@ 0x28
      /* Nothing to do */
    }

    /* Check back that ADC registers have effectively been configured to      */
    /* ensure of no potential problem of ADC core peripheral clocking.        */
    if(LL_ADC_GetSamplingTimeCommonChannels(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_1)
 80036c0:	687b      	ldr	r3, [r7, #4]
 80036c2:	681b      	ldr	r3, [r3, #0]
 80036c4:	2100      	movs	r1, #0
 80036c6:	4618      	mov	r0, r3
 80036c8:	f7ff fd61 	bl	800318e <LL_ADC_GetSamplingTimeCommonChannels>
 80036cc:	4602      	mov	r2, r0
      == hadc->Init.SamplingTimeCommon1)
 80036ce:	687b      	ldr	r3, [r7, #4]
 80036d0:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
    if(LL_ADC_GetSamplingTimeCommonChannels(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_1)
 80036d2:	429a      	cmp	r2, r3
 80036d4:	d116      	bne.n	8003704 <HAL_ADC_Init+0x2ec>
    {
      /* Set ADC error code to none */
      ADC_CLEAR_ERRORCODE(hadc);
 80036d6:	687b      	ldr	r3, [r7, #4]
 80036d8:	2200      	movs	r2, #0
 80036da:	65da      	str	r2, [r3, #92]	@ 0x5c

      /* Set the ADC state */
      ADC_STATE_CLR_SET(hadc->State,
 80036dc:	687b      	ldr	r3, [r7, #4]
 80036de:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80036e0:	f023 0303 	bic.w	r3, r3, #3
 80036e4:	f043 0201 	orr.w	r2, r3, #1
 80036e8:	687b      	ldr	r3, [r7, #4]
 80036ea:	659a      	str	r2, [r3, #88]	@ 0x58
    if(LL_ADC_GetSamplingTimeCommonChannels(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_1)
 80036ec:	e023      	b.n	8003736 <HAL_ADC_Init+0x31e>
 80036ee:	bf00      	nop
 80036f0:	20000000 	.word	0x20000000
 80036f4:	053e2d63 	.word	0x053e2d63
 80036f8:	1ffffc02 	.word	0x1ffffc02
 80036fc:	40012708 	.word	0x40012708
 8003700:	03ffff04 	.word	0x03ffff04
                        HAL_ADC_STATE_READY);
    }
    else
    {
      /* Update ADC state machine to error */
      ADC_STATE_CLR_SET(hadc->State,
 8003704:	687b      	ldr	r3, [r7, #4]
 8003706:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003708:	f023 0312 	bic.w	r3, r3, #18
 800370c:	f043 0210 	orr.w	r2, r3, #16
 8003710:	687b      	ldr	r3, [r7, #4]
 8003712:	659a      	str	r2, [r3, #88]	@ 0x58
                        HAL_ADC_STATE_BUSY_INTERNAL,
                        HAL_ADC_STATE_ERROR_INTERNAL);

      /* Set ADC error code to ADC peripheral internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8003714:	687b      	ldr	r3, [r7, #4]
 8003716:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003718:	f043 0201 	orr.w	r2, r3, #1
 800371c:	687b      	ldr	r3, [r7, #4]
 800371e:	65da      	str	r2, [r3, #92]	@ 0x5c

      tmp_hal_status = HAL_ERROR;
 8003720:	2301      	movs	r3, #1
 8003722:	77fb      	strb	r3, [r7, #31]
    if(LL_ADC_GetSamplingTimeCommonChannels(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_1)
 8003724:	e007      	b.n	8003736 <HAL_ADC_Init+0x31e>

  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8003726:	687b      	ldr	r3, [r7, #4]
 8003728:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800372a:	f043 0210 	orr.w	r2, r3, #16
 800372e:	687b      	ldr	r3, [r7, #4]
 8003730:	659a      	str	r2, [r3, #88]	@ 0x58

    tmp_hal_status = HAL_ERROR;
 8003732:	2301      	movs	r3, #1
 8003734:	77fb      	strb	r3, [r7, #31]
  }

  return tmp_hal_status;
 8003736:	7ffb      	ldrb	r3, [r7, #31]
}
 8003738:	4618      	mov	r0, r3
 800373a:	3720      	adds	r7, #32
 800373c:	46bd      	mov	sp, r7
 800373e:	bd80      	pop	{r7, pc}

08003740 <HAL_ADC_DeInit>:
  *         common group is still running.
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_DeInit(ADC_HandleTypeDef *hadc)
{
 8003740:	b580      	push	{r7, lr}
 8003742:	b084      	sub	sp, #16
 8003744:	af00      	add	r7, sp, #0
 8003746:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status;

  /* Check ADC handle */
  if (hadc == NULL)
 8003748:	687b      	ldr	r3, [r7, #4]
 800374a:	2b00      	cmp	r3, #0
 800374c:	d101      	bne.n	8003752 <HAL_ADC_DeInit+0x12>
  {
    return HAL_ERROR;
 800374e:	2301      	movs	r3, #1
 8003750:	e07a      	b.n	8003848 <HAL_ADC_DeInit+0x108>

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Set ADC state */
  SET_BIT(hadc->State, HAL_ADC_STATE_BUSY_INTERNAL);
 8003752:	687b      	ldr	r3, [r7, #4]
 8003754:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003756:	f043 0202 	orr.w	r2, r3, #2
 800375a:	687b      	ldr	r3, [r7, #4]
 800375c:	659a      	str	r2, [r3, #88]	@ 0x58

  /* Stop potential conversion on going, on regular group */
  tmp_hal_status = ADC_ConversionStop(hadc);
 800375e:	6878      	ldr	r0, [r7, #4]
 8003760:	f000 face 	bl	8003d00 <ADC_ConversionStop>
 8003764:	4603      	mov	r3, r0
 8003766:	73fb      	strb	r3, [r7, #15]

  /* Disable ADC peripheral if conversions are effectively stopped */
  if (tmp_hal_status == HAL_OK)
 8003768:	7bfb      	ldrb	r3, [r7, #15]
 800376a:	2b00      	cmp	r3, #0
 800376c:	d10f      	bne.n	800378e <HAL_ADC_DeInit+0x4e>
  {
    /* Disable the ADC peripheral */
    tmp_hal_status = ADC_Disable(hadc);
 800376e:	6878      	ldr	r0, [r7, #4]
 8003770:	f000 fb92 	bl	8003e98 <ADC_Disable>
 8003774:	4603      	mov	r3, r0
 8003776:	73fb      	strb	r3, [r7, #15]

    /* Check if ADC is effectively disabled */
    if (tmp_hal_status == HAL_OK)
 8003778:	7bfb      	ldrb	r3, [r7, #15]
 800377a:	2b00      	cmp	r3, #0
 800377c:	d102      	bne.n	8003784 <HAL_ADC_DeInit+0x44>
    {
      /* Change ADC state */
      hadc->State = HAL_ADC_STATE_READY;
 800377e:	687b      	ldr	r3, [r7, #4]
 8003780:	2201      	movs	r2, #1
 8003782:	659a      	str	r2, [r3, #88]	@ 0x58
    }

    /* Disable ADC internal voltage regulator */
    LL_ADC_DisableInternalRegulator(hadc->Instance);
 8003784:	687b      	ldr	r3, [r7, #4]
 8003786:	681b      	ldr	r3, [r3, #0]
 8003788:	4618      	mov	r0, r3
 800378a:	f7ff fd9f 	bl	80032cc <LL_ADC_DisableInternalRegulator>
  /*       in HAL_ADC_MspDeInit() to reset the ADC peripheral using           */
  /*       system RCC hard reset.                                             */

  /* ========== Reset ADC registers ========== */
  /* Reset register IER */
  __HAL_ADC_DISABLE_IT(hadc, (ADC_IT_AWD3  | ADC_IT_AWD2 |
 800378e:	687b      	ldr	r3, [r7, #4]
 8003790:	681b      	ldr	r3, [r3, #0]
 8003792:	685b      	ldr	r3, [r3, #4]
 8003794:	687a      	ldr	r2, [r7, #4]
 8003796:	6812      	ldr	r2, [r2, #0]
 8003798:	f423 7367 	bic.w	r3, r3, #924	@ 0x39c
 800379c:	f023 0303 	bic.w	r3, r3, #3
 80037a0:	6053      	str	r3, [r2, #4]
                              ADC_IT_AWD1  | ADC_IT_OVR  |
                              ADC_IT_EOS   | ADC_IT_EOC  |
                              ADC_IT_EOSMP | ADC_IT_RDY));

  /* Reset register ISR */
  __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_AWD3  | ADC_FLAG_AWD2 |
 80037a2:	687b      	ldr	r3, [r7, #4]
 80037a4:	681b      	ldr	r3, [r3, #0]
 80037a6:	f240 329f 	movw	r2, #927	@ 0x39f
 80037aa:	601a      	str	r2, [r3, #0]
  /* Reset register CR */
  /* Bits ADC_CR_ADCAL, ADC_CR_ADSTP, ADC_CR_ADSTART are in access mode     */
  /* "read-set": no direct reset applicable.                                */

  /* Reset register CFGR1 */
  hadc->Instance->CFGR1 &= ~(ADC_CFGR1_AWD1CH   | ADC_CFGR1_AWD1EN  | ADC_CFGR1_AWD1SGL | ADC_CFGR1_DISCEN |
 80037ac:	687b      	ldr	r3, [r7, #4]
 80037ae:	681b      	ldr	r3, [r3, #0]
 80037b0:	68d9      	ldr	r1, [r3, #12]
 80037b2:	687b      	ldr	r3, [r7, #4]
 80037b4:	681a      	ldr	r2, [r3, #0]
 80037b6:	4b26      	ldr	r3, [pc, #152]	@ (8003850 <HAL_ADC_DeInit+0x110>)
 80037b8:	400b      	ands	r3, r1
 80037ba:	60d3      	str	r3, [r2, #12]
                             ADC_CFGR1_AUTOFF  | ADC_CFGR1_WAIT   | ADC_CFGR1_CONT   | ADC_CFGR1_OVRMOD |
                             ADC_CFGR1_EXTEN   | ADC_CFGR1_EXTSEL | ADC_CFGR1_ALIGN  | ADC_CFGR1_RES    |
                             ADC_CFGR1_SCANDIR | ADC_CFGR1_DMACFG | ADC_CFGR1_DMAEN);

  /* Reset register SMPR */
  hadc->Instance->SMPR &= ~ADC_SMPR_SMP1;
 80037bc:	687b      	ldr	r3, [r7, #4]
 80037be:	681b      	ldr	r3, [r3, #0]
 80037c0:	695a      	ldr	r2, [r3, #20]
 80037c2:	687b      	ldr	r3, [r7, #4]
 80037c4:	681b      	ldr	r3, [r3, #0]
 80037c6:	f022 0207 	bic.w	r2, r2, #7
 80037ca:	615a      	str	r2, [r3, #20]

  /* Reset register CHSELR */
  hadc->Instance->CHSELR &= ~(ADC_CHSELR_SQ_ALL);
 80037cc:	687b      	ldr	r3, [r7, #4]
 80037ce:	681b      	ldr	r3, [r3, #0]
 80037d0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80037d2:	687b      	ldr	r3, [r7, #4]
 80037d4:	681b      	ldr	r3, [r3, #0]
 80037d6:	2200      	movs	r2, #0
 80037d8:	629a      	str	r2, [r3, #40]	@ 0x28

  /* Reset register DR */
  /* bits in access mode read only, no direct reset applicable */

  /* Reset registers AWDxTR */
  hadc->Instance->AWD1TR &= ~(ADC_AWD1TR_HT1 | ADC_AWD1TR_LT1);
 80037da:	687b      	ldr	r3, [r7, #4]
 80037dc:	681b      	ldr	r3, [r3, #0]
 80037de:	6a1a      	ldr	r2, [r3, #32]
 80037e0:	687b      	ldr	r3, [r7, #4]
 80037e2:	681b      	ldr	r3, [r3, #0]
 80037e4:	f002 22f0 	and.w	r2, r2, #4026593280	@ 0xf000f000
 80037e8:	621a      	str	r2, [r3, #32]
  hadc->Instance->AWD2TR &= ~(ADC_AWD2TR_HT2 | ADC_AWD2TR_LT2);
 80037ea:	687b      	ldr	r3, [r7, #4]
 80037ec:	681b      	ldr	r3, [r3, #0]
 80037ee:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 80037f0:	687b      	ldr	r3, [r7, #4]
 80037f2:	681b      	ldr	r3, [r3, #0]
 80037f4:	f002 22f0 	and.w	r2, r2, #4026593280	@ 0xf000f000
 80037f8:	625a      	str	r2, [r3, #36]	@ 0x24
  hadc->Instance->AWD3TR &= ~(ADC_AWD3TR_HT3 | ADC_AWD3TR_LT3);
 80037fa:	687b      	ldr	r3, [r7, #4]
 80037fc:	681b      	ldr	r3, [r3, #0]
 80037fe:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8003800:	687b      	ldr	r3, [r7, #4]
 8003802:	681b      	ldr	r3, [r3, #0]
 8003804:	f002 22f0 	and.w	r2, r2, #4026593280	@ 0xf000f000
 8003808:	62da      	str	r2, [r3, #44]	@ 0x2c
  /* Reset register CFGR2 */
  /* Note: CFGR2 reset done at the end of de-initialization due to          */
  /*       clock source reset                                               */
  /* Note: Update of ADC clock mode is conditioned to ADC state disabled:   */
  /*       already done above.                                              */
  hadc->Instance->CFGR2 &= ~ADC_CFGR2_CKMODE;
 800380a:	687b      	ldr	r3, [r7, #4]
 800380c:	681b      	ldr	r3, [r3, #0]
 800380e:	691a      	ldr	r2, [r3, #16]
 8003810:	687b      	ldr	r3, [r7, #4]
 8003812:	681b      	ldr	r3, [r3, #0]
 8003814:	f022 4240 	bic.w	r2, r2, #3221225472	@ 0xc0000000
 8003818:	611a      	str	r2, [r3, #16]

  /* Reset register CCR */
  ADC_COMMON->CCR &= ~(ADC_CCR_VBATEN | ADC_CCR_TSEN | ADC_CCR_VREFEN | ADC_CCR_PRESC);
 800381a:	4b0e      	ldr	r3, [pc, #56]	@ (8003854 <HAL_ADC_DeInit+0x114>)
 800381c:	681b      	ldr	r3, [r3, #0]
 800381e:	4a0d      	ldr	r2, [pc, #52]	@ (8003854 <HAL_ADC_DeInit+0x114>)
 8003820:	f023 73fe 	bic.w	r3, r3, #33292288	@ 0x1fc0000
 8003824:	6013      	str	r3, [r2, #0]

  /* DeInit the low level hardware */
  hadc->MspDeInitCallback(hadc);
#else
  /* DeInit the low level hardware */
  HAL_ADC_MspDeInit(hadc);
 8003826:	6878      	ldr	r0, [r7, #4]
 8003828:	f7fd fc12 	bl	8001050 <HAL_ADC_MspDeInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

  /* Reset HAL ADC handle variable */
  hadc->ADCGroupRegularSequencerRanks = 0x00000000UL;
 800382c:	687b      	ldr	r3, [r7, #4]
 800382e:	2200      	movs	r2, #0
 8003830:	661a      	str	r2, [r3, #96]	@ 0x60

  /* Set ADC error code to none */
  ADC_CLEAR_ERRORCODE(hadc);
 8003832:	687b      	ldr	r3, [r7, #4]
 8003834:	2200      	movs	r2, #0
 8003836:	65da      	str	r2, [r3, #92]	@ 0x5c

  /* Set ADC state */
  hadc->State = HAL_ADC_STATE_RESET;
 8003838:	687b      	ldr	r3, [r7, #4]
 800383a:	2200      	movs	r2, #0
 800383c:	659a      	str	r2, [r3, #88]	@ 0x58

  __HAL_UNLOCK(hadc);
 800383e:	687b      	ldr	r3, [r7, #4]
 8003840:	2200      	movs	r2, #0
 8003842:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54

  return tmp_hal_status;
 8003846:	7bfb      	ldrb	r3, [r7, #15]
}
 8003848:	4618      	mov	r0, r3
 800384a:	3710      	adds	r7, #16
 800384c:	46bd      	mov	sp, r7
 800384e:	bd80      	pop	{r7, pc}
 8003850:	833e0200 	.word	0x833e0200
 8003854:	40012708 	.word	0x40012708

08003858 <HAL_ADC_Start>:
  * @note   Interruptions enabled in this function: None.
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start(ADC_HandleTypeDef *hadc)
{
 8003858:	b580      	push	{r7, lr}
 800385a:	b084      	sub	sp, #16
 800385c:	af00      	add	r7, sp, #0
 800385e:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Perform ADC enable and conversion start if no conversion is on going */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8003860:	687b      	ldr	r3, [r7, #4]
 8003862:	681b      	ldr	r3, [r3, #0]
 8003864:	4618      	mov	r0, r3
 8003866:	f7ff fdc5 	bl	80033f4 <LL_ADC_REG_IsConversionOngoing>
 800386a:	4603      	mov	r3, r0
 800386c:	2b00      	cmp	r3, #0
 800386e:	d132      	bne.n	80038d6 <HAL_ADC_Start+0x7e>
  {
    __HAL_LOCK(hadc);
 8003870:	687b      	ldr	r3, [r7, #4]
 8003872:	f893 3054 	ldrb.w	r3, [r3, #84]	@ 0x54
 8003876:	2b01      	cmp	r3, #1
 8003878:	d101      	bne.n	800387e <HAL_ADC_Start+0x26>
 800387a:	2302      	movs	r3, #2
 800387c:	e02e      	b.n	80038dc <HAL_ADC_Start+0x84>
 800387e:	687b      	ldr	r3, [r7, #4]
 8003880:	2201      	movs	r2, #1
 8003882:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54

    /* Enable the ADC peripheral */
    tmp_hal_status = ADC_Enable(hadc);
 8003886:	6878      	ldr	r0, [r7, #4]
 8003888:	f000 fa80 	bl	8003d8c <ADC_Enable>
 800388c:	4603      	mov	r3, r0
 800388e:	73fb      	strb	r3, [r7, #15]

    /* Start conversion if ADC is effectively enabled */
    if (tmp_hal_status == HAL_OK)
 8003890:	7bfb      	ldrb	r3, [r7, #15]
 8003892:	2b00      	cmp	r3, #0
 8003894:	d11a      	bne.n	80038cc <HAL_ADC_Start+0x74>
    {
      /* Set ADC state                                                        */
      /* - Clear state bitfield related to regular group conversion results   */
      /* - Set state bitfield related to regular operation                    */
      ADC_STATE_CLR_SET(hadc->State,
 8003896:	687b      	ldr	r3, [r7, #4]
 8003898:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800389a:	f423 6370 	bic.w	r3, r3, #3840	@ 0xf00
 800389e:	f023 0301 	bic.w	r3, r3, #1
 80038a2:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 80038a6:	687b      	ldr	r3, [r7, #4]
 80038a8:	659a      	str	r2, [r3, #88]	@ 0x58
                        HAL_ADC_STATE_READY | HAL_ADC_STATE_REG_EOC | HAL_ADC_STATE_REG_OVR | HAL_ADC_STATE_REG_EOSMP,
                        HAL_ADC_STATE_REG_BUSY);

      /* Set ADC error code */
      /* Reset all ADC error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
 80038aa:	687b      	ldr	r3, [r7, #4]
 80038ac:	2200      	movs	r2, #0
 80038ae:	65da      	str	r2, [r3, #92]	@ 0x5c

      /* Clear ADC group regular conversion flag and overrun flag               */
      /* (To ensure of no unknown state from potential previous ADC operations) */
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS | ADC_FLAG_OVR));
 80038b0:	687b      	ldr	r3, [r7, #4]
 80038b2:	681b      	ldr	r3, [r3, #0]
 80038b4:	221c      	movs	r2, #28
 80038b6:	601a      	str	r2, [r3, #0]

      /* Process unlocked */
      /* Unlock before starting ADC conversions: in case of potential         */
      /* interruption, to let the process to ADC IRQ Handler.                 */
      __HAL_UNLOCK(hadc);
 80038b8:	687b      	ldr	r3, [r7, #4]
 80038ba:	2200      	movs	r2, #0
 80038bc:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54
      /* Enable conversion of regular group.                                  */
      /* If software start has been selected, conversion starts immediately.  */
      /* If external trigger has been selected, conversion will start at next */
      /* trigger event.                                                       */
      /* Start ADC group regular conversion */
      LL_ADC_REG_StartConversion(hadc->Instance);
 80038c0:	687b      	ldr	r3, [r7, #4]
 80038c2:	681b      	ldr	r3, [r3, #0]
 80038c4:	4618      	mov	r0, r3
 80038c6:	f7ff fd6f 	bl	80033a8 <LL_ADC_REG_StartConversion>
 80038ca:	e006      	b.n	80038da <HAL_ADC_Start+0x82>
    }
    else
    {
      __HAL_UNLOCK(hadc);
 80038cc:	687b      	ldr	r3, [r7, #4]
 80038ce:	2200      	movs	r2, #0
 80038d0:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54
 80038d4:	e001      	b.n	80038da <HAL_ADC_Start+0x82>
    }
  }
  else
  {
    tmp_hal_status = HAL_BUSY;
 80038d6:	2302      	movs	r3, #2
 80038d8:	73fb      	strb	r3, [r7, #15]
  }

  return tmp_hal_status;
 80038da:	7bfb      	ldrb	r3, [r7, #15]
}
 80038dc:	4618      	mov	r0, r3
 80038de:	3710      	adds	r7, #16
 80038e0:	46bd      	mov	sp, r7
 80038e2:	bd80      	pop	{r7, pc}

080038e4 <HAL_ADC_Stop>:
  *         should be preliminarily stopped using HAL_ADCEx_InjectedStop function.
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_ADC_Stop(ADC_HandleTypeDef *hadc)
{
 80038e4:	b580      	push	{r7, lr}
 80038e6:	b084      	sub	sp, #16
 80038e8:	af00      	add	r7, sp, #0
 80038ea:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status;

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  __HAL_LOCK(hadc);
 80038ec:	687b      	ldr	r3, [r7, #4]
 80038ee:	f893 3054 	ldrb.w	r3, [r3, #84]	@ 0x54
 80038f2:	2b01      	cmp	r3, #1
 80038f4:	d101      	bne.n	80038fa <HAL_ADC_Stop+0x16>
 80038f6:	2302      	movs	r3, #2
 80038f8:	e022      	b.n	8003940 <HAL_ADC_Stop+0x5c>
 80038fa:	687b      	ldr	r3, [r7, #4]
 80038fc:	2201      	movs	r2, #1
 80038fe:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54

  /* 1. Stop potential conversion on going, on ADC group regular */
  tmp_hal_status = ADC_ConversionStop(hadc);
 8003902:	6878      	ldr	r0, [r7, #4]
 8003904:	f000 f9fc 	bl	8003d00 <ADC_ConversionStop>
 8003908:	4603      	mov	r3, r0
 800390a:	73fb      	strb	r3, [r7, #15]

  /* Disable ADC peripheral if conversions are effectively stopped */
  if (tmp_hal_status == HAL_OK)
 800390c:	7bfb      	ldrb	r3, [r7, #15]
 800390e:	2b00      	cmp	r3, #0
 8003910:	d111      	bne.n	8003936 <HAL_ADC_Stop+0x52>
  {
    /* 2. Disable the ADC peripheral */
    tmp_hal_status = ADC_Disable(hadc);
 8003912:	6878      	ldr	r0, [r7, #4]
 8003914:	f000 fac0 	bl	8003e98 <ADC_Disable>
 8003918:	4603      	mov	r3, r0
 800391a:	73fb      	strb	r3, [r7, #15]

    /* Check if ADC is effectively disabled */
    if (tmp_hal_status == HAL_OK)
 800391c:	7bfb      	ldrb	r3, [r7, #15]
 800391e:	2b00      	cmp	r3, #0
 8003920:	d109      	bne.n	8003936 <HAL_ADC_Stop+0x52>
    {
      /* Set ADC state */
      ADC_STATE_CLR_SET(hadc->State,
 8003922:	687b      	ldr	r3, [r7, #4]
 8003924:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003926:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800392a:	f023 0301 	bic.w	r3, r3, #1
 800392e:	f043 0201 	orr.w	r2, r3, #1
 8003932:	687b      	ldr	r3, [r7, #4]
 8003934:	659a      	str	r2, [r3, #88]	@ 0x58
                        HAL_ADC_STATE_REG_BUSY,
                        HAL_ADC_STATE_READY);
    }
  }

  __HAL_UNLOCK(hadc);
 8003936:	687b      	ldr	r3, [r7, #4]
 8003938:	2200      	movs	r2, #0
 800393a:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54

  return tmp_hal_status;
 800393e:	7bfb      	ldrb	r3, [r7, #15]
}
 8003940:	4618      	mov	r0, r3
 8003942:	3710      	adds	r7, #16
 8003944:	46bd      	mov	sp, r7
 8003946:	bd80      	pop	{r7, pc}

08003948 <HAL_ADC_PollForConversion>:
  * @param hadc ADC handle
  * @param Timeout Timeout value in millisecond.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_PollForConversion(ADC_HandleTypeDef *hadc, uint32_t Timeout)
{
 8003948:	b580      	push	{r7, lr}
 800394a:	b084      	sub	sp, #16
 800394c:	af00      	add	r7, sp, #0
 800394e:	6078      	str	r0, [r7, #4]
 8003950:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* If end of conversion selected to end of sequence conversions */
  if (hadc->Init.EOCSelection == ADC_EOC_SEQ_CONV)
 8003952:	687b      	ldr	r3, [r7, #4]
 8003954:	695b      	ldr	r3, [r3, #20]
 8003956:	2b08      	cmp	r3, #8
 8003958:	d102      	bne.n	8003960 <HAL_ADC_PollForConversion+0x18>
  {
    tmp_flag_end = ADC_FLAG_EOS;
 800395a:	2308      	movs	r3, #8
 800395c:	60fb      	str	r3, [r7, #12]
 800395e:	e010      	b.n	8003982 <HAL_ADC_PollForConversion+0x3a>
    /* each conversion:                                                       */
    /* Particular case is ADC configured in DMA mode and ADC sequencer with   */
    /* several ranks and polling for end of each conversion.                  */
    /* For code simplicity sake, this particular case is generalized to       */
    /* ADC configured in DMA mode and and polling for end of each conversion. */
    if ((hadc->Instance->CFGR1 & ADC_CFGR1_DMAEN) != 0UL)
 8003960:	687b      	ldr	r3, [r7, #4]
 8003962:	681b      	ldr	r3, [r3, #0]
 8003964:	68db      	ldr	r3, [r3, #12]
 8003966:	f003 0301 	and.w	r3, r3, #1
 800396a:	2b00      	cmp	r3, #0
 800396c:	d007      	beq.n	800397e <HAL_ADC_PollForConversion+0x36>
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 800396e:	687b      	ldr	r3, [r7, #4]
 8003970:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003972:	f043 0220 	orr.w	r2, r3, #32
 8003976:	687b      	ldr	r3, [r7, #4]
 8003978:	659a      	str	r2, [r3, #88]	@ 0x58

      return HAL_ERROR;
 800397a:	2301      	movs	r3, #1
 800397c:	e077      	b.n	8003a6e <HAL_ADC_PollForConversion+0x126>
    }
    else
    {
      tmp_flag_end = (ADC_FLAG_EOC);
 800397e:	2304      	movs	r3, #4
 8003980:	60fb      	str	r3, [r7, #12]
    }
  }

  /* Get tick count */
  tickstart = HAL_GetTick();
 8003982:	f7fe fca7 	bl	80022d4 <HAL_GetTick>
 8003986:	60b8      	str	r0, [r7, #8]

  /* Wait until End of unitary conversion or sequence conversions flag is raised */
  while ((hadc->Instance->ISR & tmp_flag_end) == 0UL)
 8003988:	e021      	b.n	80039ce <HAL_ADC_PollForConversion+0x86>
  {
    /* Check if timeout is disabled (set to infinite wait) */
    if (Timeout != HAL_MAX_DELAY)
 800398a:	683b      	ldr	r3, [r7, #0]
 800398c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003990:	d01d      	beq.n	80039ce <HAL_ADC_PollForConversion+0x86>
    {
      if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0UL))
 8003992:	f7fe fc9f 	bl	80022d4 <HAL_GetTick>
 8003996:	4602      	mov	r2, r0
 8003998:	68bb      	ldr	r3, [r7, #8]
 800399a:	1ad3      	subs	r3, r2, r3
 800399c:	683a      	ldr	r2, [r7, #0]
 800399e:	429a      	cmp	r2, r3
 80039a0:	d302      	bcc.n	80039a8 <HAL_ADC_PollForConversion+0x60>
 80039a2:	683b      	ldr	r3, [r7, #0]
 80039a4:	2b00      	cmp	r3, #0
 80039a6:	d112      	bne.n	80039ce <HAL_ADC_PollForConversion+0x86>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if ((hadc->Instance->ISR & tmp_flag_end) == 0UL)
 80039a8:	687b      	ldr	r3, [r7, #4]
 80039aa:	681b      	ldr	r3, [r3, #0]
 80039ac:	681a      	ldr	r2, [r3, #0]
 80039ae:	68fb      	ldr	r3, [r7, #12]
 80039b0:	4013      	ands	r3, r2
 80039b2:	2b00      	cmp	r3, #0
 80039b4:	d10b      	bne.n	80039ce <HAL_ADC_PollForConversion+0x86>
        {
          /* Update ADC state machine to timeout */
          SET_BIT(hadc->State, HAL_ADC_STATE_TIMEOUT);
 80039b6:	687b      	ldr	r3, [r7, #4]
 80039b8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80039ba:	f043 0204 	orr.w	r2, r3, #4
 80039be:	687b      	ldr	r3, [r7, #4]
 80039c0:	659a      	str	r2, [r3, #88]	@ 0x58

          __HAL_UNLOCK(hadc);
 80039c2:	687b      	ldr	r3, [r7, #4]
 80039c4:	2200      	movs	r2, #0
 80039c6:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54

          return HAL_TIMEOUT;
 80039ca:	2303      	movs	r3, #3
 80039cc:	e04f      	b.n	8003a6e <HAL_ADC_PollForConversion+0x126>
  while ((hadc->Instance->ISR & tmp_flag_end) == 0UL)
 80039ce:	687b      	ldr	r3, [r7, #4]
 80039d0:	681b      	ldr	r3, [r3, #0]
 80039d2:	681a      	ldr	r2, [r3, #0]
 80039d4:	68fb      	ldr	r3, [r7, #12]
 80039d6:	4013      	ands	r3, r2
 80039d8:	2b00      	cmp	r3, #0
 80039da:	d0d6      	beq.n	800398a <HAL_ADC_PollForConversion+0x42>
      }
    }
  }

  /* Update ADC state machine */
  SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 80039dc:	687b      	ldr	r3, [r7, #4]
 80039de:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80039e0:	f443 7200 	orr.w	r2, r3, #512	@ 0x200
 80039e4:	687b      	ldr	r3, [r7, #4]
 80039e6:	659a      	str	r2, [r3, #88]	@ 0x58

  /* Determine whether any further conversion upcoming on group regular       */
  /* by external trigger, continuous mode or scan sequence on going.          */
  if ((LL_ADC_REG_IsTriggerSourceSWStart(hadc->Instance) != 0UL)
 80039e8:	687b      	ldr	r3, [r7, #4]
 80039ea:	681b      	ldr	r3, [r3, #0]
 80039ec:	4618      	mov	r0, r3
 80039ee:	f7ff fbe6 	bl	80031be <LL_ADC_REG_IsTriggerSourceSWStart>
 80039f2:	4603      	mov	r3, r0
 80039f4:	2b00      	cmp	r3, #0
 80039f6:	d031      	beq.n	8003a5c <HAL_ADC_PollForConversion+0x114>
      && (hadc->Init.ContinuousConvMode == DISABLE)
 80039f8:	687b      	ldr	r3, [r7, #4]
 80039fa:	7e9b      	ldrb	r3, [r3, #26]
 80039fc:	2b00      	cmp	r3, #0
 80039fe:	d12d      	bne.n	8003a5c <HAL_ADC_PollForConversion+0x114>
     )
  {
    /* Check whether end of sequence is reached */
    if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOS))
 8003a00:	687b      	ldr	r3, [r7, #4]
 8003a02:	681b      	ldr	r3, [r3, #0]
 8003a04:	681b      	ldr	r3, [r3, #0]
 8003a06:	f003 0308 	and.w	r3, r3, #8
 8003a0a:	2b08      	cmp	r3, #8
 8003a0c:	d126      	bne.n	8003a5c <HAL_ADC_PollForConversion+0x114>
    {
      /* Allowed to modify bits ADC_IT_EOC/ADC_IT_EOS only if bit             */
      /* ADSTART==0 (no conversion on going)                                  */
      if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8003a0e:	687b      	ldr	r3, [r7, #4]
 8003a10:	681b      	ldr	r3, [r3, #0]
 8003a12:	4618      	mov	r0, r3
 8003a14:	f7ff fcee 	bl	80033f4 <LL_ADC_REG_IsConversionOngoing>
 8003a18:	4603      	mov	r3, r0
 8003a1a:	2b00      	cmp	r3, #0
 8003a1c:	d112      	bne.n	8003a44 <HAL_ADC_PollForConversion+0xfc>
      {
        /* Disable ADC end of single conversion interrupt on group regular */
        /* Note: Overrun interrupt was enabled with EOC interrupt in          */
        /* HAL_Start_IT(), but is not disabled here because can be used       */
        /* by overrun IRQ process below.                                      */
        __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC | ADC_IT_EOS);
 8003a1e:	687b      	ldr	r3, [r7, #4]
 8003a20:	681b      	ldr	r3, [r3, #0]
 8003a22:	685a      	ldr	r2, [r3, #4]
 8003a24:	687b      	ldr	r3, [r7, #4]
 8003a26:	681b      	ldr	r3, [r3, #0]
 8003a28:	f022 020c 	bic.w	r2, r2, #12
 8003a2c:	605a      	str	r2, [r3, #4]

        /* Set ADC state */
        ADC_STATE_CLR_SET(hadc->State,
 8003a2e:	687b      	ldr	r3, [r7, #4]
 8003a30:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003a32:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8003a36:	f023 0301 	bic.w	r3, r3, #1
 8003a3a:	f043 0201 	orr.w	r2, r3, #1
 8003a3e:	687b      	ldr	r3, [r7, #4]
 8003a40:	659a      	str	r2, [r3, #88]	@ 0x58
 8003a42:	e00b      	b.n	8003a5c <HAL_ADC_PollForConversion+0x114>
                          HAL_ADC_STATE_READY);
      }
      else
      {
        /* Change ADC state to error state */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8003a44:	687b      	ldr	r3, [r7, #4]
 8003a46:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003a48:	f043 0220 	orr.w	r2, r3, #32
 8003a4c:	687b      	ldr	r3, [r7, #4]
 8003a4e:	659a      	str	r2, [r3, #88]	@ 0x58

        /* Set ADC error code to ADC peripheral internal error */
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8003a50:	687b      	ldr	r3, [r7, #4]
 8003a52:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003a54:	f043 0201 	orr.w	r2, r3, #1
 8003a58:	687b      	ldr	r3, [r7, #4]
 8003a5a:	65da      	str	r2, [r3, #92]	@ 0x5c
  }

  /* Clear end of conversion flag of regular group if low power feature       */
  /* "LowPowerAutoWait " is disabled, to not interfere with this feature      */
  /* until data register is read using function HAL_ADC_GetValue().           */
  if (hadc->Init.LowPowerAutoWait == DISABLE)
 8003a5c:	687b      	ldr	r3, [r7, #4]
 8003a5e:	7e1b      	ldrb	r3, [r3, #24]
 8003a60:	2b00      	cmp	r3, #0
 8003a62:	d103      	bne.n	8003a6c <HAL_ADC_PollForConversion+0x124>
  {
    /* Clear regular group conversion flag */
    __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS));
 8003a64:	687b      	ldr	r3, [r7, #4]
 8003a66:	681b      	ldr	r3, [r3, #0]
 8003a68:	220c      	movs	r2, #12
 8003a6a:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8003a6c:	2300      	movs	r3, #0
}
 8003a6e:	4618      	mov	r0, r3
 8003a70:	3710      	adds	r7, #16
 8003a72:	46bd      	mov	sp, r7
 8003a74:	bd80      	pop	{r7, pc}

08003a76 <HAL_ADC_GetValue>:
  *         or @ref __HAL_ADC_CLEAR_FLAG(&hadc, ADC_FLAG_EOS).
  * @param hadc ADC handle
  * @retval ADC group regular conversion data
  */
uint32_t HAL_ADC_GetValue(ADC_HandleTypeDef *hadc)
{
 8003a76:	b480      	push	{r7}
 8003a78:	b083      	sub	sp, #12
 8003a7a:	af00      	add	r7, sp, #0
 8003a7c:	6078      	str	r0, [r7, #4]

  /* Note: EOC flag is not cleared here by software because automatically     */
  /*       cleared by hardware when reading register DR.                      */

  /* Return ADC converted value */
  return hadc->Instance->DR;
 8003a7e:	687b      	ldr	r3, [r7, #4]
 8003a80:	681b      	ldr	r3, [r3, #0]
 8003a82:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
}
 8003a84:	4618      	mov	r0, r3
 8003a86:	370c      	adds	r7, #12
 8003a88:	46bd      	mov	sp, r7
 8003a8a:	bc80      	pop	{r7}
 8003a8c:	4770      	bx	lr
	...

08003a90 <HAL_ADC_ConfigChannel>:
  * @param hadc ADC handle
  * @param pConfig Structure of ADC channel assigned to ADC group regular.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef *hadc, ADC_ChannelConfTypeDef *pConfig)
{
 8003a90:	b580      	push	{r7, lr}
 8003a92:	b088      	sub	sp, #32
 8003a94:	af00      	add	r7, sp, #0
 8003a96:	6078      	str	r0, [r7, #4]
 8003a98:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8003a9a:	2300      	movs	r3, #0
 8003a9c:	77fb      	strb	r3, [r7, #31]
  uint32_t tmp_config_internal_channel;
  __IO uint32_t wait_loop_index = 0UL;
 8003a9e:	2300      	movs	r3, #0
 8003aa0:	60bb      	str	r3, [r7, #8]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  assert_param(IS_ADC_CHANNEL(pConfig->Channel));
  assert_param(IS_ADC_SAMPLING_TIME_COMMON(pConfig->SamplingTime));

  if ((hadc->Init.ScanConvMode == ADC_SCAN_SEQ_FIXED)       ||
 8003aa2:	687b      	ldr	r3, [r7, #4]
 8003aa4:	691b      	ldr	r3, [r3, #16]
 8003aa6:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
    assert_param(IS_ADC_REGULAR_NB_CONV(hadc->Init.NbrOfConversion));

    assert_param(IS_ADC_REGULAR_RANK(pConfig->Rank));
  }

  __HAL_LOCK(hadc);
 8003aaa:	687b      	ldr	r3, [r7, #4]
 8003aac:	f893 3054 	ldrb.w	r3, [r3, #84]	@ 0x54
 8003ab0:	2b01      	cmp	r3, #1
 8003ab2:	d101      	bne.n	8003ab8 <HAL_ADC_ConfigChannel+0x28>
 8003ab4:	2302      	movs	r3, #2
 8003ab6:	e110      	b.n	8003cda <HAL_ADC_ConfigChannel+0x24a>
 8003ab8:	687b      	ldr	r3, [r7, #4]
 8003aba:	2201      	movs	r2, #1
 8003abc:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel number                                                        */
  /*  - Channel sampling time                                                 */
  /*  - Management of internal measurement channels: VrefInt/TempSensor/Vbat  */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8003ac0:	687b      	ldr	r3, [r7, #4]
 8003ac2:	681b      	ldr	r3, [r3, #0]
 8003ac4:	4618      	mov	r0, r3
 8003ac6:	f7ff fc95 	bl	80033f4 <LL_ADC_REG_IsConversionOngoing>
 8003aca:	4603      	mov	r3, r0
 8003acc:	2b00      	cmp	r3, #0
 8003ace:	f040 80f7 	bne.w	8003cc0 <HAL_ADC_ConfigChannel+0x230>
    /* If sequencer set to not fully configurable with channel rank set to    */
    /* none, remove the channel from the sequencer.                           */
    /* Otherwise (sequencer set to fully configurable or to to not fully      */
    /* configurable with channel rank to be set), configure the selected      */
    /* channel.                                                               */
    if (pConfig->Rank != ADC_RANK_NONE)
 8003ad2:	683b      	ldr	r3, [r7, #0]
 8003ad4:	685b      	ldr	r3, [r3, #4]
 8003ad6:	2b02      	cmp	r3, #2
 8003ad8:	f000 80b1 	beq.w	8003c3e <HAL_ADC_ConfigChannel+0x1ae>
      /* Note: ADC channel configuration requires few ADC clock cycles        */
      /*       to be ready. Processing of ADC settings in this function       */
      /*       induce that a specific wait time is not necessary.             */
      /*       For more details on ADC channel configuration ready,           */
      /*       refer to function "LL_ADC_IsActiveFlag_CCRDY()".               */
      if ((hadc->Init.ScanConvMode == ADC_SCAN_SEQ_FIXED)       ||
 8003adc:	687b      	ldr	r3, [r7, #4]
 8003ade:	691b      	ldr	r3, [r3, #16]
 8003ae0:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8003ae4:	d004      	beq.n	8003af0 <HAL_ADC_ConfigChannel+0x60>
          (hadc->Init.ScanConvMode == ADC_SCAN_SEQ_FIXED_BACKWARD))
 8003ae6:	687b      	ldr	r3, [r7, #4]
 8003ae8:	691b      	ldr	r3, [r3, #16]
      if ((hadc->Init.ScanConvMode == ADC_SCAN_SEQ_FIXED)       ||
 8003aea:	4a7e      	ldr	r2, [pc, #504]	@ (8003ce4 <HAL_ADC_ConfigChannel+0x254>)
 8003aec:	4293      	cmp	r3, r2
 8003aee:	d108      	bne.n	8003b02 <HAL_ADC_ConfigChannel+0x72>
      {
        /* Sequencer set to not fully configurable:                           */
        /* Set the channel by enabling the corresponding bitfield.            */
        LL_ADC_REG_SetSequencerChAdd(hadc->Instance, pConfig->Channel);
 8003af0:	687b      	ldr	r3, [r7, #4]
 8003af2:	681a      	ldr	r2, [r3, #0]
 8003af4:	683b      	ldr	r3, [r7, #0]
 8003af6:	681b      	ldr	r3, [r3, #0]
 8003af8:	4619      	mov	r1, r3
 8003afa:	4610      	mov	r0, r2
 8003afc:	f7ff fb92 	bl	8003224 <LL_ADC_REG_SetSequencerChAdd>
 8003b00:	e041      	b.n	8003b86 <HAL_ADC_ConfigChannel+0xf6>
      {
        /* Sequencer set to fully configurable:                               */
        /* Set the channel by entering it into the selected rank.             */

        /* Memorize the channel set into variable in HAL ADC handle */
        MODIFY_REG(hadc->ADCGroupRegularSequencerRanks,
 8003b02:	687b      	ldr	r3, [r7, #4]
 8003b04:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 8003b06:	683b      	ldr	r3, [r7, #0]
 8003b08:	685b      	ldr	r3, [r3, #4]
 8003b0a:	f003 031f 	and.w	r3, r3, #31
 8003b0e:	210f      	movs	r1, #15
 8003b10:	fa01 f303 	lsl.w	r3, r1, r3
 8003b14:	43db      	mvns	r3, r3
 8003b16:	401a      	ands	r2, r3
 8003b18:	683b      	ldr	r3, [r7, #0]
 8003b1a:	681b      	ldr	r3, [r3, #0]
 8003b1c:	f3c3 0311 	ubfx	r3, r3, #0, #18
 8003b20:	2b00      	cmp	r3, #0
 8003b22:	d105      	bne.n	8003b30 <HAL_ADC_ConfigChannel+0xa0>
 8003b24:	683b      	ldr	r3, [r7, #0]
 8003b26:	681b      	ldr	r3, [r3, #0]
 8003b28:	0e9b      	lsrs	r3, r3, #26
 8003b2a:	f003 031f 	and.w	r3, r3, #31
 8003b2e:	e011      	b.n	8003b54 <HAL_ADC_ConfigChannel+0xc4>
 8003b30:	683b      	ldr	r3, [r7, #0]
 8003b32:	681b      	ldr	r3, [r3, #0]
 8003b34:	613b      	str	r3, [r7, #16]
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003b36:	693b      	ldr	r3, [r7, #16]
 8003b38:	fa93 f3a3 	rbit	r3, r3
 8003b3c:	60fb      	str	r3, [r7, #12]
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
 8003b3e:	68fb      	ldr	r3, [r7, #12]
 8003b40:	617b      	str	r3, [r7, #20]
     optimisations using the logic "value was passed to __builtin_clz, so it
     is non-zero".
     ARM GCC 7.3 and possibly earlier will optimise this test away, leaving a
     single CLZ instruction.
   */
  if (value == 0U)
 8003b42:	697b      	ldr	r3, [r7, #20]
 8003b44:	2b00      	cmp	r3, #0
 8003b46:	d101      	bne.n	8003b4c <HAL_ADC_ConfigChannel+0xbc>
  {
    return 32U;
 8003b48:	2320      	movs	r3, #32
 8003b4a:	e003      	b.n	8003b54 <HAL_ADC_ConfigChannel+0xc4>
  }
  return __builtin_clz(value);
 8003b4c:	697b      	ldr	r3, [r7, #20]
 8003b4e:	fab3 f383 	clz	r3, r3
 8003b52:	b2db      	uxtb	r3, r3
 8003b54:	6839      	ldr	r1, [r7, #0]
 8003b56:	6849      	ldr	r1, [r1, #4]
 8003b58:	f001 011f 	and.w	r1, r1, #31
 8003b5c:	408b      	lsls	r3, r1
 8003b5e:	431a      	orrs	r2, r3
 8003b60:	687b      	ldr	r3, [r7, #4]
 8003b62:	661a      	str	r2, [r3, #96]	@ 0x60

        /* If the selected rank is below ADC group regular sequencer length,  */
        /* apply the configuration in ADC register.                           */
        /* Note: Otherwise, configuration is not applied.                     */
        /*       To apply it, parameter'NbrOfConversion' must be increased.   */
        if (((pConfig->Rank >> 2UL) + 1UL) <= hadc->Init.NbrOfConversion)
 8003b64:	683b      	ldr	r3, [r7, #0]
 8003b66:	685b      	ldr	r3, [r3, #4]
 8003b68:	089b      	lsrs	r3, r3, #2
 8003b6a:	1c5a      	adds	r2, r3, #1
 8003b6c:	687b      	ldr	r3, [r7, #4]
 8003b6e:	69db      	ldr	r3, [r3, #28]
 8003b70:	429a      	cmp	r2, r3
 8003b72:	d808      	bhi.n	8003b86 <HAL_ADC_ConfigChannel+0xf6>
        {
          LL_ADC_REG_SetSequencerRanks(hadc->Instance, pConfig->Rank, pConfig->Channel);
 8003b74:	687b      	ldr	r3, [r7, #4]
 8003b76:	6818      	ldr	r0, [r3, #0]
 8003b78:	683b      	ldr	r3, [r7, #0]
 8003b7a:	6859      	ldr	r1, [r3, #4]
 8003b7c:	683b      	ldr	r3, [r7, #0]
 8003b7e:	681b      	ldr	r3, [r3, #0]
 8003b80:	461a      	mov	r2, r3
 8003b82:	f7ff fb2e 	bl	80031e2 <LL_ADC_REG_SetSequencerRanks>
        }
      }

      /* Set sampling time of the selected ADC channel */
      LL_ADC_SetChannelSamplingTime(hadc->Instance, pConfig->Channel, pConfig->SamplingTime);
 8003b86:	687b      	ldr	r3, [r7, #4]
 8003b88:	6818      	ldr	r0, [r3, #0]
 8003b8a:	683b      	ldr	r3, [r7, #0]
 8003b8c:	6819      	ldr	r1, [r3, #0]
 8003b8e:	683b      	ldr	r3, [r7, #0]
 8003b90:	689b      	ldr	r3, [r3, #8]
 8003b92:	461a      	mov	r2, r3
 8003b94:	f7ff fb6b 	bl	800326e <LL_ADC_SetChannelSamplingTime>
      /* internal measurement paths enable: If internal channel selected,     */
      /* enable dedicated internal buffers and path.                          */
      /* Note: these internal measurement paths can be disabled using         */
      /*       HAL_ADC_DeInit() or removing the channel from sequencer with   */
      /*       channel configuration parameter "Rank".                        */
      if (__LL_ADC_IS_CHANNEL_INTERNAL(pConfig->Channel))
 8003b98:	683b      	ldr	r3, [r7, #0]
 8003b9a:	681b      	ldr	r3, [r3, #0]
 8003b9c:	2b00      	cmp	r3, #0
 8003b9e:	f280 8097 	bge.w	8003cd0 <HAL_ADC_ConfigChannel+0x240>
      {
        tmp_config_internal_channel = LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8003ba2:	4851      	ldr	r0, [pc, #324]	@ (8003ce8 <HAL_ADC_ConfigChannel+0x258>)
 8003ba4:	f7ff fac8 	bl	8003138 <LL_ADC_GetCommonPathInternalCh>
 8003ba8:	61b8      	str	r0, [r7, #24]

        /* If the requested internal measurement path has already been enabled,   */
        /* bypass the configuration processing.                                   */
        if ((pConfig->Channel == ADC_CHANNEL_TEMPSENSOR) &&
 8003baa:	683b      	ldr	r3, [r7, #0]
 8003bac:	681b      	ldr	r3, [r3, #0]
 8003bae:	4a4f      	ldr	r2, [pc, #316]	@ (8003cec <HAL_ADC_ConfigChannel+0x25c>)
 8003bb0:	4293      	cmp	r3, r2
 8003bb2:	d120      	bne.n	8003bf6 <HAL_ADC_ConfigChannel+0x166>
            ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_TEMPSENSOR) == 0UL))
 8003bb4:	69bb      	ldr	r3, [r7, #24]
 8003bb6:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
        if ((pConfig->Channel == ADC_CHANNEL_TEMPSENSOR) &&
 8003bba:	2b00      	cmp	r3, #0
 8003bbc:	d11b      	bne.n	8003bf6 <HAL_ADC_ConfigChannel+0x166>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8003bbe:	69bb      	ldr	r3, [r7, #24]
 8003bc0:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 8003bc4:	4619      	mov	r1, r3
 8003bc6:	4848      	ldr	r0, [pc, #288]	@ (8003ce8 <HAL_ADC_ConfigChannel+0x258>)
 8003bc8:	f7ff faa4 	bl	8003114 <LL_ADC_SetCommonPathInternalCh>
          /* Delay for temperature sensor stabilization time */
          /* Wait loop initialization and execution */
          /* Note: Variable divided by 2 to compensate partially              */
          /*       CPU processing cycles, scaling in us split to not          */
          /*       exceed 32 bits register capacity and handle low frequency. */
          wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8003bcc:	4b48      	ldr	r3, [pc, #288]	@ (8003cf0 <HAL_ADC_ConfigChannel+0x260>)
 8003bce:	681b      	ldr	r3, [r3, #0]
 8003bd0:	099b      	lsrs	r3, r3, #6
 8003bd2:	4a48      	ldr	r2, [pc, #288]	@ (8003cf4 <HAL_ADC_ConfigChannel+0x264>)
 8003bd4:	fba2 2303 	umull	r2, r3, r2, r3
 8003bd8:	099b      	lsrs	r3, r3, #6
 8003bda:	1c5a      	adds	r2, r3, #1
 8003bdc:	4613      	mov	r3, r2
 8003bde:	005b      	lsls	r3, r3, #1
 8003be0:	4413      	add	r3, r2
 8003be2:	009b      	lsls	r3, r3, #2
 8003be4:	60bb      	str	r3, [r7, #8]
          while (wait_loop_index != 0UL)
 8003be6:	e002      	b.n	8003bee <HAL_ADC_ConfigChannel+0x15e>
          {
            wait_loop_index--;
 8003be8:	68bb      	ldr	r3, [r7, #8]
 8003bea:	3b01      	subs	r3, #1
 8003bec:	60bb      	str	r3, [r7, #8]
          while (wait_loop_index != 0UL)
 8003bee:	68bb      	ldr	r3, [r7, #8]
 8003bf0:	2b00      	cmp	r3, #0
 8003bf2:	d1f9      	bne.n	8003be8 <HAL_ADC_ConfigChannel+0x158>
        if ((pConfig->Channel == ADC_CHANNEL_TEMPSENSOR) &&
 8003bf4:	e06c      	b.n	8003cd0 <HAL_ADC_ConfigChannel+0x240>
          }
        }
        else if ((pConfig->Channel == ADC_CHANNEL_VBAT)
 8003bf6:	683b      	ldr	r3, [r7, #0]
 8003bf8:	681b      	ldr	r3, [r3, #0]
 8003bfa:	4a3f      	ldr	r2, [pc, #252]	@ (8003cf8 <HAL_ADC_ConfigChannel+0x268>)
 8003bfc:	4293      	cmp	r3, r2
 8003bfe:	d10c      	bne.n	8003c1a <HAL_ADC_ConfigChannel+0x18a>
                 && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VBAT) == 0UL))
 8003c00:	69bb      	ldr	r3, [r7, #24]
 8003c02:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8003c06:	2b00      	cmp	r3, #0
 8003c08:	d107      	bne.n	8003c1a <HAL_ADC_ConfigChannel+0x18a>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8003c0a:	69bb      	ldr	r3, [r7, #24]
 8003c0c:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8003c10:	4619      	mov	r1, r3
 8003c12:	4835      	ldr	r0, [pc, #212]	@ (8003ce8 <HAL_ADC_ConfigChannel+0x258>)
 8003c14:	f7ff fa7e 	bl	8003114 <LL_ADC_SetCommonPathInternalCh>
 8003c18:	e05a      	b.n	8003cd0 <HAL_ADC_ConfigChannel+0x240>
                                         LL_ADC_PATH_INTERNAL_VBAT | tmp_config_internal_channel);
        }
        else if ((pConfig->Channel == ADC_CHANNEL_VREFINT) &&
 8003c1a:	683b      	ldr	r3, [r7, #0]
 8003c1c:	681b      	ldr	r3, [r3, #0]
 8003c1e:	4a37      	ldr	r2, [pc, #220]	@ (8003cfc <HAL_ADC_ConfigChannel+0x26c>)
 8003c20:	4293      	cmp	r3, r2
 8003c22:	d155      	bne.n	8003cd0 <HAL_ADC_ConfigChannel+0x240>
                 ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VREFINT) == 0UL))
 8003c24:	69bb      	ldr	r3, [r7, #24]
 8003c26:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
        else if ((pConfig->Channel == ADC_CHANNEL_VREFINT) &&
 8003c2a:	2b00      	cmp	r3, #0
 8003c2c:	d150      	bne.n	8003cd0 <HAL_ADC_ConfigChannel+0x240>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8003c2e:	69bb      	ldr	r3, [r7, #24]
 8003c30:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 8003c34:	4619      	mov	r1, r3
 8003c36:	482c      	ldr	r0, [pc, #176]	@ (8003ce8 <HAL_ADC_ConfigChannel+0x258>)
 8003c38:	f7ff fa6c 	bl	8003114 <LL_ADC_SetCommonPathInternalCh>
 8003c3c:	e048      	b.n	8003cd0 <HAL_ADC_ConfigChannel+0x240>
      /* Regular sequencer configuration */
      /* Note: Case of sequencer set to fully configurable:                   */
      /*       Sequencer rank cannot be disabled, only affected to            */
      /*       another channel.                                               */
      /*       To remove a rank, use parameter 'NbrOfConversion".             */
      if ((hadc->Init.ScanConvMode == ADC_SCAN_SEQ_FIXED)       ||
 8003c3e:	687b      	ldr	r3, [r7, #4]
 8003c40:	691b      	ldr	r3, [r3, #16]
 8003c42:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8003c46:	d004      	beq.n	8003c52 <HAL_ADC_ConfigChannel+0x1c2>
          (hadc->Init.ScanConvMode == ADC_SCAN_SEQ_FIXED_BACKWARD))
 8003c48:	687b      	ldr	r3, [r7, #4]
 8003c4a:	691b      	ldr	r3, [r3, #16]
      if ((hadc->Init.ScanConvMode == ADC_SCAN_SEQ_FIXED)       ||
 8003c4c:	4a25      	ldr	r2, [pc, #148]	@ (8003ce4 <HAL_ADC_ConfigChannel+0x254>)
 8003c4e:	4293      	cmp	r3, r2
 8003c50:	d107      	bne.n	8003c62 <HAL_ADC_ConfigChannel+0x1d2>
      {
        /* Sequencer set to not fully configurable:                           */
        /* Reset the channel by disabling the corresponding bitfield.         */
        LL_ADC_REG_SetSequencerChRem(hadc->Instance, pConfig->Channel);
 8003c52:	687b      	ldr	r3, [r7, #4]
 8003c54:	681a      	ldr	r2, [r3, #0]
 8003c56:	683b      	ldr	r3, [r7, #0]
 8003c58:	681b      	ldr	r3, [r3, #0]
 8003c5a:	4619      	mov	r1, r3
 8003c5c:	4610      	mov	r0, r2
 8003c5e:	f7ff faf3 	bl	8003248 <LL_ADC_REG_SetSequencerChRem>
      }

      /* Management of internal measurement channels: Vbat/VrefInt/TempSensor.  */
      /* If internal channel selected, enable dedicated internal buffers and    */
      /* paths.                                                                 */
      if (__LL_ADC_IS_CHANNEL_INTERNAL(pConfig->Channel))
 8003c62:	683b      	ldr	r3, [r7, #0]
 8003c64:	681b      	ldr	r3, [r3, #0]
 8003c66:	2b00      	cmp	r3, #0
 8003c68:	da32      	bge.n	8003cd0 <HAL_ADC_ConfigChannel+0x240>
      {
        tmp_config_internal_channel = LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8003c6a:	481f      	ldr	r0, [pc, #124]	@ (8003ce8 <HAL_ADC_ConfigChannel+0x258>)
 8003c6c:	f7ff fa64 	bl	8003138 <LL_ADC_GetCommonPathInternalCh>
 8003c70:	61b8      	str	r0, [r7, #24]

        if (pConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8003c72:	683b      	ldr	r3, [r7, #0]
 8003c74:	681b      	ldr	r3, [r3, #0]
 8003c76:	4a1d      	ldr	r2, [pc, #116]	@ (8003cec <HAL_ADC_ConfigChannel+0x25c>)
 8003c78:	4293      	cmp	r3, r2
 8003c7a:	d107      	bne.n	8003c8c <HAL_ADC_ConfigChannel+0x1fc>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8003c7c:	69bb      	ldr	r3, [r7, #24]
 8003c7e:	f423 0300 	bic.w	r3, r3, #8388608	@ 0x800000
 8003c82:	4619      	mov	r1, r3
 8003c84:	4818      	ldr	r0, [pc, #96]	@ (8003ce8 <HAL_ADC_ConfigChannel+0x258>)
 8003c86:	f7ff fa45 	bl	8003114 <LL_ADC_SetCommonPathInternalCh>
 8003c8a:	e021      	b.n	8003cd0 <HAL_ADC_ConfigChannel+0x240>
                                         ~LL_ADC_PATH_INTERNAL_TEMPSENSOR & tmp_config_internal_channel);
        }
        else if (pConfig->Channel == ADC_CHANNEL_VBAT)
 8003c8c:	683b      	ldr	r3, [r7, #0]
 8003c8e:	681b      	ldr	r3, [r3, #0]
 8003c90:	4a19      	ldr	r2, [pc, #100]	@ (8003cf8 <HAL_ADC_ConfigChannel+0x268>)
 8003c92:	4293      	cmp	r3, r2
 8003c94:	d107      	bne.n	8003ca6 <HAL_ADC_ConfigChannel+0x216>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8003c96:	69bb      	ldr	r3, [r7, #24]
 8003c98:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8003c9c:	4619      	mov	r1, r3
 8003c9e:	4812      	ldr	r0, [pc, #72]	@ (8003ce8 <HAL_ADC_ConfigChannel+0x258>)
 8003ca0:	f7ff fa38 	bl	8003114 <LL_ADC_SetCommonPathInternalCh>
 8003ca4:	e014      	b.n	8003cd0 <HAL_ADC_ConfigChannel+0x240>
                                         ~LL_ADC_PATH_INTERNAL_VBAT & tmp_config_internal_channel);
        }
        else if (pConfig->Channel == ADC_CHANNEL_VREFINT)
 8003ca6:	683b      	ldr	r3, [r7, #0]
 8003ca8:	681b      	ldr	r3, [r3, #0]
 8003caa:	4a14      	ldr	r2, [pc, #80]	@ (8003cfc <HAL_ADC_ConfigChannel+0x26c>)
 8003cac:	4293      	cmp	r3, r2
 8003cae:	d10f      	bne.n	8003cd0 <HAL_ADC_ConfigChannel+0x240>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8003cb0:	69bb      	ldr	r3, [r7, #24]
 8003cb2:	f423 0380 	bic.w	r3, r3, #4194304	@ 0x400000
 8003cb6:	4619      	mov	r1, r3
 8003cb8:	480b      	ldr	r0, [pc, #44]	@ (8003ce8 <HAL_ADC_ConfigChannel+0x258>)
 8003cba:	f7ff fa2b 	bl	8003114 <LL_ADC_SetCommonPathInternalCh>
 8003cbe:	e007      	b.n	8003cd0 <HAL_ADC_ConfigChannel+0x240>
  /* channel could be done on neither of the channel configuration structure  */
  /* parameters.                                                              */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8003cc0:	687b      	ldr	r3, [r7, #4]
 8003cc2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003cc4:	f043 0220 	orr.w	r2, r3, #32
 8003cc8:	687b      	ldr	r3, [r7, #4]
 8003cca:	659a      	str	r2, [r3, #88]	@ 0x58

    tmp_hal_status = HAL_ERROR;
 8003ccc:	2301      	movs	r3, #1
 8003cce:	77fb      	strb	r3, [r7, #31]
  }

  __HAL_UNLOCK(hadc);
 8003cd0:	687b      	ldr	r3, [r7, #4]
 8003cd2:	2200      	movs	r2, #0
 8003cd4:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54

  return tmp_hal_status;
 8003cd8:	7ffb      	ldrb	r3, [r7, #31]
}
 8003cda:	4618      	mov	r0, r3
 8003cdc:	3720      	adds	r7, #32
 8003cde:	46bd      	mov	sp, r7
 8003ce0:	bd80      	pop	{r7, pc}
 8003ce2:	bf00      	nop
 8003ce4:	80000004 	.word	0x80000004
 8003ce8:	40012708 	.word	0x40012708
 8003cec:	b0001000 	.word	0xb0001000
 8003cf0:	20000000 	.word	0x20000000
 8003cf4:	053e2d63 	.word	0x053e2d63
 8003cf8:	b8004000 	.word	0xb8004000
 8003cfc:	b4002000 	.word	0xb4002000

08003d00 <ADC_ConversionStop>:
  *         stopped to disable the ADC.
  * @param  hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_ConversionStop(ADC_HandleTypeDef *hadc)
{
 8003d00:	b580      	push	{r7, lr}
 8003d02:	b084      	sub	sp, #16
 8003d04:	af00      	add	r7, sp, #0
 8003d06:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Verification if ADC is not already stopped on regular group to bypass    */
  /* this function if not needed.                                             */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) != 0UL)
 8003d08:	687b      	ldr	r3, [r7, #4]
 8003d0a:	681b      	ldr	r3, [r3, #0]
 8003d0c:	4618      	mov	r0, r3
 8003d0e:	f7ff fb71 	bl	80033f4 <LL_ADC_REG_IsConversionOngoing>
 8003d12:	4603      	mov	r3, r0
 8003d14:	2b00      	cmp	r3, #0
 8003d16:	d033      	beq.n	8003d80 <ADC_ConversionStop+0x80>
  {
    /* Stop potential conversion on going on regular group */
    /* Software is allowed to set ADSTP only when ADSTART=1 and ADDIS=0 */
    if (LL_ADC_IsDisableOngoing(hadc->Instance) == 0UL)
 8003d18:	687b      	ldr	r3, [r7, #4]
 8003d1a:	681b      	ldr	r3, [r3, #0]
 8003d1c:	4618      	mov	r0, r3
 8003d1e:	f7ff fb31 	bl	8003384 <LL_ADC_IsDisableOngoing>
 8003d22:	4603      	mov	r3, r0
 8003d24:	2b00      	cmp	r3, #0
 8003d26:	d104      	bne.n	8003d32 <ADC_ConversionStop+0x32>
    {
      /* Stop ADC group regular conversion */
      LL_ADC_REG_StopConversion(hadc->Instance);
 8003d28:	687b      	ldr	r3, [r7, #4]
 8003d2a:	681b      	ldr	r3, [r3, #0]
 8003d2c:	4618      	mov	r0, r3
 8003d2e:	f7ff fb4e 	bl	80033ce <LL_ADC_REG_StopConversion>
    }

    /* Wait for conversion effectively stopped */
    /* Get tick count */
    tickstart = HAL_GetTick();
 8003d32:	f7fe facf 	bl	80022d4 <HAL_GetTick>
 8003d36:	60f8      	str	r0, [r7, #12]

    while ((hadc->Instance->CR & ADC_CR_ADSTART) != 0UL)
 8003d38:	e01b      	b.n	8003d72 <ADC_ConversionStop+0x72>
    {
      if ((HAL_GetTick() - tickstart) > ADC_STOP_CONVERSION_TIMEOUT)
 8003d3a:	f7fe facb 	bl	80022d4 <HAL_GetTick>
 8003d3e:	4602      	mov	r2, r0
 8003d40:	68fb      	ldr	r3, [r7, #12]
 8003d42:	1ad3      	subs	r3, r2, r3
 8003d44:	2b02      	cmp	r3, #2
 8003d46:	d914      	bls.n	8003d72 <ADC_ConversionStop+0x72>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if ((hadc->Instance->CR & ADC_CR_ADSTART) != 0UL)
 8003d48:	687b      	ldr	r3, [r7, #4]
 8003d4a:	681b      	ldr	r3, [r3, #0]
 8003d4c:	689b      	ldr	r3, [r3, #8]
 8003d4e:	f003 0304 	and.w	r3, r3, #4
 8003d52:	2b00      	cmp	r3, #0
 8003d54:	d00d      	beq.n	8003d72 <ADC_ConversionStop+0x72>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8003d56:	687b      	ldr	r3, [r7, #4]
 8003d58:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003d5a:	f043 0210 	orr.w	r2, r3, #16
 8003d5e:	687b      	ldr	r3, [r7, #4]
 8003d60:	659a      	str	r2, [r3, #88]	@ 0x58

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8003d62:	687b      	ldr	r3, [r7, #4]
 8003d64:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003d66:	f043 0201 	orr.w	r2, r3, #1
 8003d6a:	687b      	ldr	r3, [r7, #4]
 8003d6c:	65da      	str	r2, [r3, #92]	@ 0x5c

          return HAL_ERROR;
 8003d6e:	2301      	movs	r3, #1
 8003d70:	e007      	b.n	8003d82 <ADC_ConversionStop+0x82>
    while ((hadc->Instance->CR & ADC_CR_ADSTART) != 0UL)
 8003d72:	687b      	ldr	r3, [r7, #4]
 8003d74:	681b      	ldr	r3, [r3, #0]
 8003d76:	689b      	ldr	r3, [r3, #8]
 8003d78:	f003 0304 	and.w	r3, r3, #4
 8003d7c:	2b00      	cmp	r3, #0
 8003d7e:	d1dc      	bne.n	8003d3a <ADC_ConversionStop+0x3a>
    }

  }

  /* Return HAL status */
  return HAL_OK;
 8003d80:	2300      	movs	r3, #0
}
 8003d82:	4618      	mov	r0, r3
 8003d84:	3710      	adds	r7, #16
 8003d86:	46bd      	mov	sp, r7
 8003d88:	bd80      	pop	{r7, pc}
	...

08003d8c <ADC_Enable>:
  *         and voltage regulator must be enabled (done into HAL_ADC_Init()).
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef *hadc)
{
 8003d8c:	b580      	push	{r7, lr}
 8003d8e:	b084      	sub	sp, #16
 8003d90:	af00      	add	r7, sp, #0
 8003d92:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  __IO uint32_t wait_loop_index = 0UL;
 8003d94:	2300      	movs	r3, #0
 8003d96:	60bb      	str	r3, [r7, #8]

  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8003d98:	687b      	ldr	r3, [r7, #4]
 8003d9a:	681b      	ldr	r3, [r3, #0]
 8003d9c:	4618      	mov	r0, r3
 8003d9e:	f7ff fadf 	bl	8003360 <LL_ADC_IsEnabled>
 8003da2:	4603      	mov	r3, r0
 8003da4:	2b00      	cmp	r3, #0
 8003da6:	d169      	bne.n	8003e7c <ADC_Enable+0xf0>
  {
    /* Check if conditions to enable the ADC are fulfilled */
    if ((hadc->Instance->CR & (ADC_CR_ADCAL | ADC_CR_ADSTP | ADC_CR_ADSTART | ADC_CR_ADDIS | ADC_CR_ADEN)) != 0UL)
 8003da8:	687b      	ldr	r3, [r7, #4]
 8003daa:	681b      	ldr	r3, [r3, #0]
 8003dac:	689a      	ldr	r2, [r3, #8]
 8003dae:	4b36      	ldr	r3, [pc, #216]	@ (8003e88 <ADC_Enable+0xfc>)
 8003db0:	4013      	ands	r3, r2
 8003db2:	2b00      	cmp	r3, #0
 8003db4:	d00d      	beq.n	8003dd2 <ADC_Enable+0x46>
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8003db6:	687b      	ldr	r3, [r7, #4]
 8003db8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003dba:	f043 0210 	orr.w	r2, r3, #16
 8003dbe:	687b      	ldr	r3, [r7, #4]
 8003dc0:	659a      	str	r2, [r3, #88]	@ 0x58

      /* Set ADC error code to ADC peripheral internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8003dc2:	687b      	ldr	r3, [r7, #4]
 8003dc4:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003dc6:	f043 0201 	orr.w	r2, r3, #1
 8003dca:	687b      	ldr	r3, [r7, #4]
 8003dcc:	65da      	str	r2, [r3, #92]	@ 0x5c

      return HAL_ERROR;
 8003dce:	2301      	movs	r3, #1
 8003dd0:	e055      	b.n	8003e7e <ADC_Enable+0xf2>
    }

    /* Enable the ADC peripheral */
    LL_ADC_Enable(hadc->Instance);
 8003dd2:	687b      	ldr	r3, [r7, #4]
 8003dd4:	681b      	ldr	r3, [r3, #0]
 8003dd6:	4618      	mov	r0, r3
 8003dd8:	f7ff fa9c 	bl	8003314 <LL_ADC_Enable>

    if ((LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) & LL_ADC_PATH_INTERNAL_TEMPSENSOR) 
 8003ddc:	482b      	ldr	r0, [pc, #172]	@ (8003e8c <ADC_Enable+0x100>)
 8003dde:	f7ff f9ab 	bl	8003138 <LL_ADC_GetCommonPathInternalCh>
 8003de2:	4603      	mov	r3, r0
 8003de4:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8003de8:	2b00      	cmp	r3, #0
 8003dea:	d00f      	beq.n	8003e0c <ADC_Enable+0x80>
      /* Wait loop initialization and execution */
      /* Note: Variable divided by 2 to compensate partially              */
      /*       CPU processing cycles, scaling in us split to not          */
      /*       exceed 32 bits register capacity and handle low frequency. */
      wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_BUFFER_STAB_US / 10UL) 
                         * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8003dec:	4b28      	ldr	r3, [pc, #160]	@ (8003e90 <ADC_Enable+0x104>)
 8003dee:	681b      	ldr	r3, [r3, #0]
 8003df0:	099b      	lsrs	r3, r3, #6
 8003df2:	4a28      	ldr	r2, [pc, #160]	@ (8003e94 <ADC_Enable+0x108>)
 8003df4:	fba2 2303 	umull	r2, r3, r2, r3
 8003df8:	099b      	lsrs	r3, r3, #6
 8003dfa:	3301      	adds	r3, #1
      wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_BUFFER_STAB_US / 10UL) 
 8003dfc:	60bb      	str	r3, [r7, #8]
      while (wait_loop_index != 0UL)
 8003dfe:	e002      	b.n	8003e06 <ADC_Enable+0x7a>
      {
        wait_loop_index--;
 8003e00:	68bb      	ldr	r3, [r7, #8]
 8003e02:	3b01      	subs	r3, #1
 8003e04:	60bb      	str	r3, [r7, #8]
      while (wait_loop_index != 0UL)
 8003e06:	68bb      	ldr	r3, [r7, #8]
 8003e08:	2b00      	cmp	r3, #0
 8003e0a:	d1f9      	bne.n	8003e00 <ADC_Enable+0x74>
      }
    }

    /* If low power mode AutoPowerOff is enabled, power-on/off phases are     */
    /* performed automatically by hardware and flag ADC ready is not set.     */
    if (hadc->Init.LowPowerAutoPowerOff != ENABLE)
 8003e0c:	687b      	ldr	r3, [r7, #4]
 8003e0e:	7e5b      	ldrb	r3, [r3, #25]
 8003e10:	2b01      	cmp	r3, #1
 8003e12:	d033      	beq.n	8003e7c <ADC_Enable+0xf0>
    {
      /* Wait for ADC effectively enabled */
      tickstart = HAL_GetTick();
 8003e14:	f7fe fa5e 	bl	80022d4 <HAL_GetTick>
 8003e18:	60f8      	str	r0, [r7, #12]

      while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 8003e1a:	e028      	b.n	8003e6e <ADC_Enable+0xe2>
            The workaround is to continue setting ADEN until ADRDY is becomes 1.
            Additionally, ADC_ENABLE_TIMEOUT is defined to encompass this
            4 ADC clock cycle duration */
        /* Note: Test of ADC enabled required due to hardware constraint to     */
        /*       not enable ADC if already enabled.                             */
        if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8003e1c:	687b      	ldr	r3, [r7, #4]
 8003e1e:	681b      	ldr	r3, [r3, #0]
 8003e20:	4618      	mov	r0, r3
 8003e22:	f7ff fa9d 	bl	8003360 <LL_ADC_IsEnabled>
 8003e26:	4603      	mov	r3, r0
 8003e28:	2b00      	cmp	r3, #0
 8003e2a:	d104      	bne.n	8003e36 <ADC_Enable+0xaa>
        {
          LL_ADC_Enable(hadc->Instance);
 8003e2c:	687b      	ldr	r3, [r7, #4]
 8003e2e:	681b      	ldr	r3, [r3, #0]
 8003e30:	4618      	mov	r0, r3
 8003e32:	f7ff fa6f 	bl	8003314 <LL_ADC_Enable>
        }

        if ((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 8003e36:	f7fe fa4d 	bl	80022d4 <HAL_GetTick>
 8003e3a:	4602      	mov	r2, r0
 8003e3c:	68fb      	ldr	r3, [r7, #12]
 8003e3e:	1ad3      	subs	r3, r2, r3
 8003e40:	2b02      	cmp	r3, #2
 8003e42:	d914      	bls.n	8003e6e <ADC_Enable+0xe2>
        {
          /* New check to avoid false timeout detection in case of preemption */
          if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 8003e44:	687b      	ldr	r3, [r7, #4]
 8003e46:	681b      	ldr	r3, [r3, #0]
 8003e48:	681b      	ldr	r3, [r3, #0]
 8003e4a:	f003 0301 	and.w	r3, r3, #1
 8003e4e:	2b01      	cmp	r3, #1
 8003e50:	d00d      	beq.n	8003e6e <ADC_Enable+0xe2>
          {
            /* Update ADC state machine to error */
            SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8003e52:	687b      	ldr	r3, [r7, #4]
 8003e54:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003e56:	f043 0210 	orr.w	r2, r3, #16
 8003e5a:	687b      	ldr	r3, [r7, #4]
 8003e5c:	659a      	str	r2, [r3, #88]	@ 0x58

            /* Set ADC error code to ADC peripheral internal error */
            SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8003e5e:	687b      	ldr	r3, [r7, #4]
 8003e60:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003e62:	f043 0201 	orr.w	r2, r3, #1
 8003e66:	687b      	ldr	r3, [r7, #4]
 8003e68:	65da      	str	r2, [r3, #92]	@ 0x5c

            return HAL_ERROR;
 8003e6a:	2301      	movs	r3, #1
 8003e6c:	e007      	b.n	8003e7e <ADC_Enable+0xf2>
      while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 8003e6e:	687b      	ldr	r3, [r7, #4]
 8003e70:	681b      	ldr	r3, [r3, #0]
 8003e72:	681b      	ldr	r3, [r3, #0]
 8003e74:	f003 0301 	and.w	r3, r3, #1
 8003e78:	2b01      	cmp	r3, #1
 8003e7a:	d1cf      	bne.n	8003e1c <ADC_Enable+0x90>
      }
    }
  }

  /* Return HAL status */
  return HAL_OK;
 8003e7c:	2300      	movs	r3, #0
}
 8003e7e:	4618      	mov	r0, r3
 8003e80:	3710      	adds	r7, #16
 8003e82:	46bd      	mov	sp, r7
 8003e84:	bd80      	pop	{r7, pc}
 8003e86:	bf00      	nop
 8003e88:	80000017 	.word	0x80000017
 8003e8c:	40012708 	.word	0x40012708
 8003e90:	20000000 	.word	0x20000000
 8003e94:	053e2d63 	.word	0x053e2d63

08003e98 <ADC_Disable>:
  *         stopped.
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Disable(ADC_HandleTypeDef *hadc)
{
 8003e98:	b580      	push	{r7, lr}
 8003e9a:	b084      	sub	sp, #16
 8003e9c:	af00      	add	r7, sp, #0
 8003e9e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  const uint32_t tmp_adc_is_disable_on_going = LL_ADC_IsDisableOngoing(hadc->Instance);
 8003ea0:	687b      	ldr	r3, [r7, #4]
 8003ea2:	681b      	ldr	r3, [r3, #0]
 8003ea4:	4618      	mov	r0, r3
 8003ea6:	f7ff fa6d 	bl	8003384 <LL_ADC_IsDisableOngoing>
 8003eaa:	60f8      	str	r0, [r7, #12]

  /* Verification if ADC is not already disabled:                             */
  /* Note: forbidden to disable ADC (set bit ADC_CR_ADDIS) if ADC is already  */
  /*       disabled.                                                          */
  if ((LL_ADC_IsEnabled(hadc->Instance) != 0UL)
 8003eac:	687b      	ldr	r3, [r7, #4]
 8003eae:	681b      	ldr	r3, [r3, #0]
 8003eb0:	4618      	mov	r0, r3
 8003eb2:	f7ff fa55 	bl	8003360 <LL_ADC_IsEnabled>
 8003eb6:	4603      	mov	r3, r0
 8003eb8:	2b00      	cmp	r3, #0
 8003eba:	d047      	beq.n	8003f4c <ADC_Disable+0xb4>
      && (tmp_adc_is_disable_on_going == 0UL)
 8003ebc:	68fb      	ldr	r3, [r7, #12]
 8003ebe:	2b00      	cmp	r3, #0
 8003ec0:	d144      	bne.n	8003f4c <ADC_Disable+0xb4>
     )
  {
    /* Check if conditions to disable the ADC are fulfilled */
    if ((hadc->Instance->CR & (ADC_CR_ADSTART | ADC_CR_ADEN)) == ADC_CR_ADEN)
 8003ec2:	687b      	ldr	r3, [r7, #4]
 8003ec4:	681b      	ldr	r3, [r3, #0]
 8003ec6:	689b      	ldr	r3, [r3, #8]
 8003ec8:	f003 0305 	and.w	r3, r3, #5
 8003ecc:	2b01      	cmp	r3, #1
 8003ece:	d10c      	bne.n	8003eea <ADC_Disable+0x52>
    {
      /* Disable the ADC peripheral */
      LL_ADC_Disable(hadc->Instance);
 8003ed0:	687b      	ldr	r3, [r7, #4]
 8003ed2:	681b      	ldr	r3, [r3, #0]
 8003ed4:	4618      	mov	r0, r3
 8003ed6:	f7ff fa30 	bl	800333a <LL_ADC_Disable>
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOSMP | ADC_FLAG_RDY));
 8003eda:	687b      	ldr	r3, [r7, #4]
 8003edc:	681b      	ldr	r3, [r3, #0]
 8003ede:	2203      	movs	r2, #3
 8003ee0:	601a      	str	r2, [r3, #0]
      return HAL_ERROR;
    }

    /* Wait for ADC effectively disabled */
    /* Get tick count */
    tickstart = HAL_GetTick();
 8003ee2:	f7fe f9f7 	bl	80022d4 <HAL_GetTick>
 8003ee6:	60b8      	str	r0, [r7, #8]

    while ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 8003ee8:	e029      	b.n	8003f3e <ADC_Disable+0xa6>
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8003eea:	687b      	ldr	r3, [r7, #4]
 8003eec:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003eee:	f043 0210 	orr.w	r2, r3, #16
 8003ef2:	687b      	ldr	r3, [r7, #4]
 8003ef4:	659a      	str	r2, [r3, #88]	@ 0x58
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8003ef6:	687b      	ldr	r3, [r7, #4]
 8003ef8:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003efa:	f043 0201 	orr.w	r2, r3, #1
 8003efe:	687b      	ldr	r3, [r7, #4]
 8003f00:	65da      	str	r2, [r3, #92]	@ 0x5c
      return HAL_ERROR;
 8003f02:	2301      	movs	r3, #1
 8003f04:	e023      	b.n	8003f4e <ADC_Disable+0xb6>
    {
      if ((HAL_GetTick() - tickstart) > ADC_DISABLE_TIMEOUT)
 8003f06:	f7fe f9e5 	bl	80022d4 <HAL_GetTick>
 8003f0a:	4602      	mov	r2, r0
 8003f0c:	68bb      	ldr	r3, [r7, #8]
 8003f0e:	1ad3      	subs	r3, r2, r3
 8003f10:	2b02      	cmp	r3, #2
 8003f12:	d914      	bls.n	8003f3e <ADC_Disable+0xa6>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 8003f14:	687b      	ldr	r3, [r7, #4]
 8003f16:	681b      	ldr	r3, [r3, #0]
 8003f18:	689b      	ldr	r3, [r3, #8]
 8003f1a:	f003 0301 	and.w	r3, r3, #1
 8003f1e:	2b00      	cmp	r3, #0
 8003f20:	d00d      	beq.n	8003f3e <ADC_Disable+0xa6>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8003f22:	687b      	ldr	r3, [r7, #4]
 8003f24:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003f26:	f043 0210 	orr.w	r2, r3, #16
 8003f2a:	687b      	ldr	r3, [r7, #4]
 8003f2c:	659a      	str	r2, [r3, #88]	@ 0x58

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8003f2e:	687b      	ldr	r3, [r7, #4]
 8003f30:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003f32:	f043 0201 	orr.w	r2, r3, #1
 8003f36:	687b      	ldr	r3, [r7, #4]
 8003f38:	65da      	str	r2, [r3, #92]	@ 0x5c

          return HAL_ERROR;
 8003f3a:	2301      	movs	r3, #1
 8003f3c:	e007      	b.n	8003f4e <ADC_Disable+0xb6>
    while ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 8003f3e:	687b      	ldr	r3, [r7, #4]
 8003f40:	681b      	ldr	r3, [r3, #0]
 8003f42:	689b      	ldr	r3, [r3, #8]
 8003f44:	f003 0301 	and.w	r3, r3, #1
 8003f48:	2b00      	cmp	r3, #0
 8003f4a:	d1dc      	bne.n	8003f06 <ADC_Disable+0x6e>
      }
    }
  }

  /* Return HAL status */
  return HAL_OK;
 8003f4c:	2300      	movs	r3, #0
}
 8003f4e:	4618      	mov	r0, r3
 8003f50:	3710      	adds	r7, #16
 8003f52:	46bd      	mov	sp, r7
 8003f54:	bd80      	pop	{r7, pc}

08003f56 <LL_ADC_SetCalibrationFactor>:
{
 8003f56:	b480      	push	{r7}
 8003f58:	b083      	sub	sp, #12
 8003f5a:	af00      	add	r7, sp, #0
 8003f5c:	6078      	str	r0, [r7, #4]
 8003f5e:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCx->CALFACT,
 8003f60:	687b      	ldr	r3, [r7, #4]
 8003f62:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 8003f66:	f023 027f 	bic.w	r2, r3, #127	@ 0x7f
 8003f6a:	683b      	ldr	r3, [r7, #0]
 8003f6c:	431a      	orrs	r2, r3
 8003f6e:	687b      	ldr	r3, [r7, #4]
 8003f70:	f8c3 20b4 	str.w	r2, [r3, #180]	@ 0xb4
}
 8003f74:	bf00      	nop
 8003f76:	370c      	adds	r7, #12
 8003f78:	46bd      	mov	sp, r7
 8003f7a:	bc80      	pop	{r7}
 8003f7c:	4770      	bx	lr

08003f7e <LL_ADC_GetCalibrationFactor>:
{
 8003f7e:	b480      	push	{r7}
 8003f80:	b083      	sub	sp, #12
 8003f82:	af00      	add	r7, sp, #0
 8003f84:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCx->CALFACT, ADC_CALFACT_CALFACT));
 8003f86:	687b      	ldr	r3, [r7, #4]
 8003f88:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 8003f8c:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
}
 8003f90:	4618      	mov	r0, r3
 8003f92:	370c      	adds	r7, #12
 8003f94:	46bd      	mov	sp, r7
 8003f96:	bc80      	pop	{r7}
 8003f98:	4770      	bx	lr

08003f9a <LL_ADC_Enable>:
{
 8003f9a:	b480      	push	{r7}
 8003f9c:	b083      	sub	sp, #12
 8003f9e:	af00      	add	r7, sp, #0
 8003fa0:	6078      	str	r0, [r7, #4]
  MODIFY_REG(ADCx->CR,
 8003fa2:	687b      	ldr	r3, [r7, #4]
 8003fa4:	689b      	ldr	r3, [r3, #8]
 8003fa6:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8003faa:	f023 0317 	bic.w	r3, r3, #23
 8003fae:	f043 0201 	orr.w	r2, r3, #1
 8003fb2:	687b      	ldr	r3, [r7, #4]
 8003fb4:	609a      	str	r2, [r3, #8]
}
 8003fb6:	bf00      	nop
 8003fb8:	370c      	adds	r7, #12
 8003fba:	46bd      	mov	sp, r7
 8003fbc:	bc80      	pop	{r7}
 8003fbe:	4770      	bx	lr

08003fc0 <LL_ADC_Disable>:
{
 8003fc0:	b480      	push	{r7}
 8003fc2:	b083      	sub	sp, #12
 8003fc4:	af00      	add	r7, sp, #0
 8003fc6:	6078      	str	r0, [r7, #4]
  MODIFY_REG(ADCx->CR,
 8003fc8:	687b      	ldr	r3, [r7, #4]
 8003fca:	689b      	ldr	r3, [r3, #8]
 8003fcc:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8003fd0:	f023 0317 	bic.w	r3, r3, #23
 8003fd4:	f043 0202 	orr.w	r2, r3, #2
 8003fd8:	687b      	ldr	r3, [r7, #4]
 8003fda:	609a      	str	r2, [r3, #8]
}
 8003fdc:	bf00      	nop
 8003fde:	370c      	adds	r7, #12
 8003fe0:	46bd      	mov	sp, r7
 8003fe2:	bc80      	pop	{r7}
 8003fe4:	4770      	bx	lr

08003fe6 <LL_ADC_IsEnabled>:
{
 8003fe6:	b480      	push	{r7}
 8003fe8:	b083      	sub	sp, #12
 8003fea:	af00      	add	r7, sp, #0
 8003fec:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8003fee:	687b      	ldr	r3, [r7, #4]
 8003ff0:	689b      	ldr	r3, [r3, #8]
 8003ff2:	f003 0301 	and.w	r3, r3, #1
 8003ff6:	2b01      	cmp	r3, #1
 8003ff8:	d101      	bne.n	8003ffe <LL_ADC_IsEnabled+0x18>
 8003ffa:	2301      	movs	r3, #1
 8003ffc:	e000      	b.n	8004000 <LL_ADC_IsEnabled+0x1a>
 8003ffe:	2300      	movs	r3, #0
}
 8004000:	4618      	mov	r0, r3
 8004002:	370c      	adds	r7, #12
 8004004:	46bd      	mov	sp, r7
 8004006:	bc80      	pop	{r7}
 8004008:	4770      	bx	lr

0800400a <LL_ADC_StartCalibration>:
{
 800400a:	b480      	push	{r7}
 800400c:	b083      	sub	sp, #12
 800400e:	af00      	add	r7, sp, #0
 8004010:	6078      	str	r0, [r7, #4]
  MODIFY_REG(ADCx->CR,
 8004012:	687b      	ldr	r3, [r7, #4]
 8004014:	689b      	ldr	r3, [r3, #8]
 8004016:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 800401a:	f023 0317 	bic.w	r3, r3, #23
 800401e:	f043 4200 	orr.w	r2, r3, #2147483648	@ 0x80000000
 8004022:	687b      	ldr	r3, [r7, #4]
 8004024:	609a      	str	r2, [r3, #8]
}
 8004026:	bf00      	nop
 8004028:	370c      	adds	r7, #12
 800402a:	46bd      	mov	sp, r7
 800402c:	bc80      	pop	{r7}
 800402e:	4770      	bx	lr

08004030 <LL_ADC_IsCalibrationOnGoing>:
{
 8004030:	b480      	push	{r7}
 8004032:	b083      	sub	sp, #12
 8004034:	af00      	add	r7, sp, #0
 8004036:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADCAL) == (ADC_CR_ADCAL)) ? 1UL : 0UL);
 8004038:	687b      	ldr	r3, [r7, #4]
 800403a:	689b      	ldr	r3, [r3, #8]
 800403c:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8004040:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8004044:	d101      	bne.n	800404a <LL_ADC_IsCalibrationOnGoing+0x1a>
 8004046:	2301      	movs	r3, #1
 8004048:	e000      	b.n	800404c <LL_ADC_IsCalibrationOnGoing+0x1c>
 800404a:	2300      	movs	r3, #0
}
 800404c:	4618      	mov	r0, r3
 800404e:	370c      	adds	r7, #12
 8004050:	46bd      	mov	sp, r7
 8004052:	bc80      	pop	{r7}
 8004054:	4770      	bx	lr

08004056 <HAL_ADCEx_Calibration_Start>:
  *         HAL_ADC_GetValue() (value on 7 bits: from DR[6;0]).
  * @param  hadc       ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADCEx_Calibration_Start(ADC_HandleTypeDef *hadc)
{
 8004056:	b580      	push	{r7, lr}
 8004058:	b088      	sub	sp, #32
 800405a:	af00      	add	r7, sp, #0
 800405c:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status;
  __IO uint32_t wait_loop_index = 0UL;
 800405e:	2300      	movs	r3, #0
 8004060:	60bb      	str	r3, [r7, #8]
  uint32_t backup_setting_cfgr1;
  uint32_t calibration_index;
  uint32_t calibration_factor_accumulated = 0;
 8004062:	2300      	movs	r3, #0
 8004064:	61bb      	str	r3, [r7, #24]
  uint32_t tickstart;

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  __HAL_LOCK(hadc);
 8004066:	687b      	ldr	r3, [r7, #4]
 8004068:	f893 3054 	ldrb.w	r3, [r3, #84]	@ 0x54
 800406c:	2b01      	cmp	r3, #1
 800406e:	d101      	bne.n	8004074 <HAL_ADCEx_Calibration_Start+0x1e>
 8004070:	2302      	movs	r3, #2
 8004072:	e0b9      	b.n	80041e8 <HAL_ADCEx_Calibration_Start+0x192>
 8004074:	687b      	ldr	r3, [r7, #4]
 8004076:	2201      	movs	r2, #1
 8004078:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54

  /* Calibration prerequisite: ADC must be disabled. */

  /* Disable the ADC (if not already disabled) */
  tmp_hal_status = ADC_Disable(hadc);
 800407c:	6878      	ldr	r0, [r7, #4]
 800407e:	f7ff ff0b 	bl	8003e98 <ADC_Disable>
 8004082:	4603      	mov	r3, r0
 8004084:	75fb      	strb	r3, [r7, #23]

  /* Check if ADC is effectively disabled */
  if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8004086:	687b      	ldr	r3, [r7, #4]
 8004088:	681b      	ldr	r3, [r3, #0]
 800408a:	4618      	mov	r0, r3
 800408c:	f7ff ffab 	bl	8003fe6 <LL_ADC_IsEnabled>
 8004090:	4603      	mov	r3, r0
 8004092:	2b00      	cmp	r3, #0
 8004094:	f040 809d 	bne.w	80041d2 <HAL_ADCEx_Calibration_Start+0x17c>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8004098:	687b      	ldr	r3, [r7, #4]
 800409a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800409c:	f423 7381 	bic.w	r3, r3, #258	@ 0x102
 80040a0:	f043 0202 	orr.w	r2, r3, #2
 80040a4:	687b      	ldr	r3, [r7, #4]
 80040a6:	659a      	str	r2, [r3, #88]	@ 0x58
    /* Note: Specificity of this STM32 series: Calibration factor is          */
    /*       available in data register and also transferred by DMA.          */
    /*       To not insert ADC calibration factor among ADC conversion data   */
    /*       in array variable, DMA transfer must be disabled during          */
    /*       calibration.                                                     */
    backup_setting_cfgr1 = READ_BIT(hadc->Instance->CFGR1, ADC_CFGR1_DMAEN | ADC_CFGR1_DMACFG | ADC_CFGR1_AUTOFF);
 80040a8:	687b      	ldr	r3, [r7, #4]
 80040aa:	681b      	ldr	r3, [r3, #0]
 80040ac:	68da      	ldr	r2, [r3, #12]
 80040ae:	f248 0303 	movw	r3, #32771	@ 0x8003
 80040b2:	4013      	ands	r3, r2
 80040b4:	613b      	str	r3, [r7, #16]
    CLEAR_BIT(hadc->Instance->CFGR1, ADC_CFGR1_DMAEN | ADC_CFGR1_DMACFG | ADC_CFGR1_AUTOFF);
 80040b6:	687b      	ldr	r3, [r7, #4]
 80040b8:	681b      	ldr	r3, [r3, #0]
 80040ba:	68db      	ldr	r3, [r3, #12]
 80040bc:	687a      	ldr	r2, [r7, #4]
 80040be:	6812      	ldr	r2, [r2, #0]
 80040c0:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 80040c4:	f023 0303 	bic.w	r3, r3, #3
 80040c8:	60d3      	str	r3, [r2, #12]

    /* ADC calibration procedure */
    /* Note: Perform an averaging of 8 calibrations for optimized accuracy */
    for (calibration_index = 0UL; calibration_index < 8UL; calibration_index++)
 80040ca:	2300      	movs	r3, #0
 80040cc:	61fb      	str	r3, [r7, #28]
 80040ce:	e02e      	b.n	800412e <HAL_ADCEx_Calibration_Start+0xd8>
    {
      /* Start ADC calibration */
      LL_ADC_StartCalibration(hadc->Instance);
 80040d0:	687b      	ldr	r3, [r7, #4]
 80040d2:	681b      	ldr	r3, [r3, #0]
 80040d4:	4618      	mov	r0, r3
 80040d6:	f7ff ff98 	bl	800400a <LL_ADC_StartCalibration>

      /* Wait for calibration completion */
      while (LL_ADC_IsCalibrationOnGoing(hadc->Instance) != 0UL)
 80040da:	e014      	b.n	8004106 <HAL_ADCEx_Calibration_Start+0xb0>
      {
        wait_loop_index++;
 80040dc:	68bb      	ldr	r3, [r7, #8]
 80040de:	3301      	adds	r3, #1
 80040e0:	60bb      	str	r3, [r7, #8]
        if (wait_loop_index >= ADC_CALIBRATION_TIMEOUT)
 80040e2:	68bb      	ldr	r3, [r7, #8]
 80040e4:	f5b3 3f2e 	cmp.w	r3, #178176	@ 0x2b800
 80040e8:	d30d      	bcc.n	8004106 <HAL_ADCEx_Calibration_Start+0xb0>
        {
          /* Update ADC state machine to error */
          ADC_STATE_CLR_SET(hadc->State,
 80040ea:	687b      	ldr	r3, [r7, #4]
 80040ec:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80040ee:	f023 0312 	bic.w	r3, r3, #18
 80040f2:	f043 0210 	orr.w	r2, r3, #16
 80040f6:	687b      	ldr	r3, [r7, #4]
 80040f8:	659a      	str	r2, [r3, #88]	@ 0x58
                            HAL_ADC_STATE_BUSY_INTERNAL,
                            HAL_ADC_STATE_ERROR_INTERNAL);

          __HAL_UNLOCK(hadc);
 80040fa:	687b      	ldr	r3, [r7, #4]
 80040fc:	2200      	movs	r2, #0
 80040fe:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54

          return HAL_ERROR;
 8004102:	2301      	movs	r3, #1
 8004104:	e070      	b.n	80041e8 <HAL_ADCEx_Calibration_Start+0x192>
      while (LL_ADC_IsCalibrationOnGoing(hadc->Instance) != 0UL)
 8004106:	687b      	ldr	r3, [r7, #4]
 8004108:	681b      	ldr	r3, [r3, #0]
 800410a:	4618      	mov	r0, r3
 800410c:	f7ff ff90 	bl	8004030 <LL_ADC_IsCalibrationOnGoing>
 8004110:	4603      	mov	r3, r0
 8004112:	2b00      	cmp	r3, #0
 8004114:	d1e2      	bne.n	80040dc <HAL_ADCEx_Calibration_Start+0x86>
        }
      }

      calibration_factor_accumulated += LL_ADC_GetCalibrationFactor(hadc->Instance);
 8004116:	687b      	ldr	r3, [r7, #4]
 8004118:	681b      	ldr	r3, [r3, #0]
 800411a:	4618      	mov	r0, r3
 800411c:	f7ff ff2f 	bl	8003f7e <LL_ADC_GetCalibrationFactor>
 8004120:	4602      	mov	r2, r0
 8004122:	69bb      	ldr	r3, [r7, #24]
 8004124:	4413      	add	r3, r2
 8004126:	61bb      	str	r3, [r7, #24]
    for (calibration_index = 0UL; calibration_index < 8UL; calibration_index++)
 8004128:	69fb      	ldr	r3, [r7, #28]
 800412a:	3301      	adds	r3, #1
 800412c:	61fb      	str	r3, [r7, #28]
 800412e:	69fb      	ldr	r3, [r7, #28]
 8004130:	2b07      	cmp	r3, #7
 8004132:	d9cd      	bls.n	80040d0 <HAL_ADCEx_Calibration_Start+0x7a>
    }
    /* Compute average */
    calibration_factor_accumulated /= calibration_index;
 8004134:	69ba      	ldr	r2, [r7, #24]
 8004136:	69fb      	ldr	r3, [r7, #28]
 8004138:	fbb2 f3f3 	udiv	r3, r2, r3
 800413c:	61bb      	str	r3, [r7, #24]
    /* Apply calibration factor */
    LL_ADC_Enable(hadc->Instance);
 800413e:	687b      	ldr	r3, [r7, #4]
 8004140:	681b      	ldr	r3, [r3, #0]
 8004142:	4618      	mov	r0, r3
 8004144:	f7ff ff29 	bl	8003f9a <LL_ADC_Enable>
    LL_ADC_SetCalibrationFactor(hadc->Instance, calibration_factor_accumulated);
 8004148:	687b      	ldr	r3, [r7, #4]
 800414a:	681b      	ldr	r3, [r3, #0]
 800414c:	69b9      	ldr	r1, [r7, #24]
 800414e:	4618      	mov	r0, r3
 8004150:	f7ff ff01 	bl	8003f56 <LL_ADC_SetCalibrationFactor>
    LL_ADC_Disable(hadc->Instance);
 8004154:	687b      	ldr	r3, [r7, #4]
 8004156:	681b      	ldr	r3, [r3, #0]
 8004158:	4618      	mov	r0, r3
 800415a:	f7ff ff31 	bl	8003fc0 <LL_ADC_Disable>

    /* Wait for ADC effectively disabled before changing configuration */
    /* Get tick count */
    tickstart = HAL_GetTick();
 800415e:	f7fe f8b9 	bl	80022d4 <HAL_GetTick>
 8004162:	60f8      	str	r0, [r7, #12]

    while (LL_ADC_IsEnabled(hadc->Instance) != 0UL)
 8004164:	e01c      	b.n	80041a0 <HAL_ADCEx_Calibration_Start+0x14a>
    {
      if ((HAL_GetTick() - tickstart) > ADC_DISABLE_TIMEOUT)
 8004166:	f7fe f8b5 	bl	80022d4 <HAL_GetTick>
 800416a:	4602      	mov	r2, r0
 800416c:	68fb      	ldr	r3, [r7, #12]
 800416e:	1ad3      	subs	r3, r2, r3
 8004170:	2b02      	cmp	r3, #2
 8004172:	d915      	bls.n	80041a0 <HAL_ADCEx_Calibration_Start+0x14a>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if (LL_ADC_IsEnabled(hadc->Instance) != 0UL)
 8004174:	687b      	ldr	r3, [r7, #4]
 8004176:	681b      	ldr	r3, [r3, #0]
 8004178:	4618      	mov	r0, r3
 800417a:	f7ff ff34 	bl	8003fe6 <LL_ADC_IsEnabled>
 800417e:	4603      	mov	r3, r0
 8004180:	2b00      	cmp	r3, #0
 8004182:	d00d      	beq.n	80041a0 <HAL_ADCEx_Calibration_Start+0x14a>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8004184:	687b      	ldr	r3, [r7, #4]
 8004186:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004188:	f043 0210 	orr.w	r2, r3, #16
 800418c:	687b      	ldr	r3, [r7, #4]
 800418e:	659a      	str	r2, [r3, #88]	@ 0x58

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8004190:	687b      	ldr	r3, [r7, #4]
 8004192:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004194:	f043 0201 	orr.w	r2, r3, #1
 8004198:	687b      	ldr	r3, [r7, #4]
 800419a:	65da      	str	r2, [r3, #92]	@ 0x5c

          return HAL_ERROR;
 800419c:	2301      	movs	r3, #1
 800419e:	e023      	b.n	80041e8 <HAL_ADCEx_Calibration_Start+0x192>
    while (LL_ADC_IsEnabled(hadc->Instance) != 0UL)
 80041a0:	687b      	ldr	r3, [r7, #4]
 80041a2:	681b      	ldr	r3, [r3, #0]
 80041a4:	4618      	mov	r0, r3
 80041a6:	f7ff ff1e 	bl	8003fe6 <LL_ADC_IsEnabled>
 80041aa:	4603      	mov	r3, r0
 80041ac:	2b00      	cmp	r3, #0
 80041ae:	d1da      	bne.n	8004166 <HAL_ADCEx_Calibration_Start+0x110>
        }
      }
    }

    /* Restore configuration after calibration */
    SET_BIT(hadc->Instance->CFGR1, backup_setting_cfgr1);
 80041b0:	687b      	ldr	r3, [r7, #4]
 80041b2:	681b      	ldr	r3, [r3, #0]
 80041b4:	68d9      	ldr	r1, [r3, #12]
 80041b6:	687b      	ldr	r3, [r7, #4]
 80041b8:	681b      	ldr	r3, [r3, #0]
 80041ba:	693a      	ldr	r2, [r7, #16]
 80041bc:	430a      	orrs	r2, r1
 80041be:	60da      	str	r2, [r3, #12]

    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 80041c0:	687b      	ldr	r3, [r7, #4]
 80041c2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80041c4:	f023 0303 	bic.w	r3, r3, #3
 80041c8:	f043 0201 	orr.w	r2, r3, #1
 80041cc:	687b      	ldr	r3, [r7, #4]
 80041ce:	659a      	str	r2, [r3, #88]	@ 0x58
 80041d0:	e005      	b.n	80041de <HAL_ADCEx_Calibration_Start+0x188>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80041d2:	687b      	ldr	r3, [r7, #4]
 80041d4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80041d6:	f043 0210 	orr.w	r2, r3, #16
 80041da:	687b      	ldr	r3, [r7, #4]
 80041dc:	659a      	str	r2, [r3, #88]	@ 0x58

    /* Note: No need to update variable "tmp_hal_status" here: already set    */
    /*       to state "HAL_ERROR" by function disabling the ADC.              */
  }

  __HAL_UNLOCK(hadc);
 80041de:	687b      	ldr	r3, [r7, #4]
 80041e0:	2200      	movs	r2, #0
 80041e2:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54

  return tmp_hal_status;
 80041e6:	7dfb      	ldrb	r3, [r7, #23]
}
 80041e8:	4618      	mov	r0, r3
 80041ea:	3720      	adds	r7, #32
 80041ec:	46bd      	mov	sp, r7
 80041ee:	bd80      	pop	{r7, pc}

080041f0 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80041f0:	b480      	push	{r7}
 80041f2:	b085      	sub	sp, #20
 80041f4:	af00      	add	r7, sp, #0
 80041f6:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80041f8:	687b      	ldr	r3, [r7, #4]
 80041fa:	f003 0307 	and.w	r3, r3, #7
 80041fe:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8004200:	4b0c      	ldr	r3, [pc, #48]	@ (8004234 <__NVIC_SetPriorityGrouping+0x44>)
 8004202:	68db      	ldr	r3, [r3, #12]
 8004204:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8004206:	68ba      	ldr	r2, [r7, #8]
 8004208:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 800420c:	4013      	ands	r3, r2
 800420e:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8004210:	68fb      	ldr	r3, [r7, #12]
 8004212:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8004214:	68bb      	ldr	r3, [r7, #8]
 8004216:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8004218:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 800421c:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8004220:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8004222:	4a04      	ldr	r2, [pc, #16]	@ (8004234 <__NVIC_SetPriorityGrouping+0x44>)
 8004224:	68bb      	ldr	r3, [r7, #8]
 8004226:	60d3      	str	r3, [r2, #12]
}
 8004228:	bf00      	nop
 800422a:	3714      	adds	r7, #20
 800422c:	46bd      	mov	sp, r7
 800422e:	bc80      	pop	{r7}
 8004230:	4770      	bx	lr
 8004232:	bf00      	nop
 8004234:	e000ed00 	.word	0xe000ed00

08004238 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8004238:	b480      	push	{r7}
 800423a:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 800423c:	4b04      	ldr	r3, [pc, #16]	@ (8004250 <__NVIC_GetPriorityGrouping+0x18>)
 800423e:	68db      	ldr	r3, [r3, #12]
 8004240:	0a1b      	lsrs	r3, r3, #8
 8004242:	f003 0307 	and.w	r3, r3, #7
}
 8004246:	4618      	mov	r0, r3
 8004248:	46bd      	mov	sp, r7
 800424a:	bc80      	pop	{r7}
 800424c:	4770      	bx	lr
 800424e:	bf00      	nop
 8004250:	e000ed00 	.word	0xe000ed00

08004254 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8004254:	b480      	push	{r7}
 8004256:	b083      	sub	sp, #12
 8004258:	af00      	add	r7, sp, #0
 800425a:	4603      	mov	r3, r0
 800425c:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800425e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004262:	2b00      	cmp	r3, #0
 8004264:	db0b      	blt.n	800427e <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8004266:	79fb      	ldrb	r3, [r7, #7]
 8004268:	f003 021f 	and.w	r2, r3, #31
 800426c:	4906      	ldr	r1, [pc, #24]	@ (8004288 <__NVIC_EnableIRQ+0x34>)
 800426e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004272:	095b      	lsrs	r3, r3, #5
 8004274:	2001      	movs	r0, #1
 8004276:	fa00 f202 	lsl.w	r2, r0, r2
 800427a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 800427e:	bf00      	nop
 8004280:	370c      	adds	r7, #12
 8004282:	46bd      	mov	sp, r7
 8004284:	bc80      	pop	{r7}
 8004286:	4770      	bx	lr
 8004288:	e000e100 	.word	0xe000e100

0800428c <__NVIC_DisableIRQ>:
  \details Disables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_DisableIRQ(IRQn_Type IRQn)
{
 800428c:	b480      	push	{r7}
 800428e:	b083      	sub	sp, #12
 8004290:	af00      	add	r7, sp, #0
 8004292:	4603      	mov	r3, r0
 8004294:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8004296:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800429a:	2b00      	cmp	r3, #0
 800429c:	db12      	blt.n	80042c4 <__NVIC_DisableIRQ+0x38>
  {
    NVIC->ICER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800429e:	79fb      	ldrb	r3, [r7, #7]
 80042a0:	f003 021f 	and.w	r2, r3, #31
 80042a4:	490a      	ldr	r1, [pc, #40]	@ (80042d0 <__NVIC_DisableIRQ+0x44>)
 80042a6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80042aa:	095b      	lsrs	r3, r3, #5
 80042ac:	2001      	movs	r0, #1
 80042ae:	fa00 f202 	lsl.w	r2, r0, r2
 80042b2:	3320      	adds	r3, #32
 80042b4:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  __ASM volatile ("dsb 0xF":::"memory");
 80042b8:	f3bf 8f4f 	dsb	sy
}
 80042bc:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 80042be:	f3bf 8f6f 	isb	sy
}
 80042c2:	bf00      	nop
    __DSB();
    __ISB();
  }
}
 80042c4:	bf00      	nop
 80042c6:	370c      	adds	r7, #12
 80042c8:	46bd      	mov	sp, r7
 80042ca:	bc80      	pop	{r7}
 80042cc:	4770      	bx	lr
 80042ce:	bf00      	nop
 80042d0:	e000e100 	.word	0xe000e100

080042d4 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80042d4:	b480      	push	{r7}
 80042d6:	b083      	sub	sp, #12
 80042d8:	af00      	add	r7, sp, #0
 80042da:	4603      	mov	r3, r0
 80042dc:	6039      	str	r1, [r7, #0]
 80042de:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80042e0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80042e4:	2b00      	cmp	r3, #0
 80042e6:	db0a      	blt.n	80042fe <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80042e8:	683b      	ldr	r3, [r7, #0]
 80042ea:	b2da      	uxtb	r2, r3
 80042ec:	490c      	ldr	r1, [pc, #48]	@ (8004320 <__NVIC_SetPriority+0x4c>)
 80042ee:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80042f2:	0112      	lsls	r2, r2, #4
 80042f4:	b2d2      	uxtb	r2, r2
 80042f6:	440b      	add	r3, r1
 80042f8:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80042fc:	e00a      	b.n	8004314 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80042fe:	683b      	ldr	r3, [r7, #0]
 8004300:	b2da      	uxtb	r2, r3
 8004302:	4908      	ldr	r1, [pc, #32]	@ (8004324 <__NVIC_SetPriority+0x50>)
 8004304:	79fb      	ldrb	r3, [r7, #7]
 8004306:	f003 030f 	and.w	r3, r3, #15
 800430a:	3b04      	subs	r3, #4
 800430c:	0112      	lsls	r2, r2, #4
 800430e:	b2d2      	uxtb	r2, r2
 8004310:	440b      	add	r3, r1
 8004312:	761a      	strb	r2, [r3, #24]
}
 8004314:	bf00      	nop
 8004316:	370c      	adds	r7, #12
 8004318:	46bd      	mov	sp, r7
 800431a:	bc80      	pop	{r7}
 800431c:	4770      	bx	lr
 800431e:	bf00      	nop
 8004320:	e000e100 	.word	0xe000e100
 8004324:	e000ed00 	.word	0xe000ed00

08004328 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8004328:	b480      	push	{r7}
 800432a:	b089      	sub	sp, #36	@ 0x24
 800432c:	af00      	add	r7, sp, #0
 800432e:	60f8      	str	r0, [r7, #12]
 8004330:	60b9      	str	r1, [r7, #8]
 8004332:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8004334:	68fb      	ldr	r3, [r7, #12]
 8004336:	f003 0307 	and.w	r3, r3, #7
 800433a:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 800433c:	69fb      	ldr	r3, [r7, #28]
 800433e:	f1c3 0307 	rsb	r3, r3, #7
 8004342:	2b04      	cmp	r3, #4
 8004344:	bf28      	it	cs
 8004346:	2304      	movcs	r3, #4
 8004348:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800434a:	69fb      	ldr	r3, [r7, #28]
 800434c:	3304      	adds	r3, #4
 800434e:	2b06      	cmp	r3, #6
 8004350:	d902      	bls.n	8004358 <NVIC_EncodePriority+0x30>
 8004352:	69fb      	ldr	r3, [r7, #28]
 8004354:	3b03      	subs	r3, #3
 8004356:	e000      	b.n	800435a <NVIC_EncodePriority+0x32>
 8004358:	2300      	movs	r3, #0
 800435a:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800435c:	f04f 32ff 	mov.w	r2, #4294967295
 8004360:	69bb      	ldr	r3, [r7, #24]
 8004362:	fa02 f303 	lsl.w	r3, r2, r3
 8004366:	43da      	mvns	r2, r3
 8004368:	68bb      	ldr	r3, [r7, #8]
 800436a:	401a      	ands	r2, r3
 800436c:	697b      	ldr	r3, [r7, #20]
 800436e:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8004370:	f04f 31ff 	mov.w	r1, #4294967295
 8004374:	697b      	ldr	r3, [r7, #20]
 8004376:	fa01 f303 	lsl.w	r3, r1, r3
 800437a:	43d9      	mvns	r1, r3
 800437c:	687b      	ldr	r3, [r7, #4]
 800437e:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8004380:	4313      	orrs	r3, r2
         );
}
 8004382:	4618      	mov	r0, r3
 8004384:	3724      	adds	r7, #36	@ 0x24
 8004386:	46bd      	mov	sp, r7
 8004388:	bc80      	pop	{r7}
 800438a:	4770      	bx	lr

0800438c <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800438c:	b580      	push	{r7, lr}
 800438e:	b082      	sub	sp, #8
 8004390:	af00      	add	r7, sp, #0
 8004392:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8004394:	6878      	ldr	r0, [r7, #4]
 8004396:	f7ff ff2b 	bl	80041f0 <__NVIC_SetPriorityGrouping>
}
 800439a:	bf00      	nop
 800439c:	3708      	adds	r7, #8
 800439e:	46bd      	mov	sp, r7
 80043a0:	bd80      	pop	{r7, pc}

080043a2 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80043a2:	b580      	push	{r7, lr}
 80043a4:	b086      	sub	sp, #24
 80043a6:	af00      	add	r7, sp, #0
 80043a8:	4603      	mov	r3, r0
 80043aa:	60b9      	str	r1, [r7, #8]
 80043ac:	607a      	str	r2, [r7, #4]
 80043ae:	73fb      	strb	r3, [r7, #15]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 80043b0:	f7ff ff42 	bl	8004238 <__NVIC_GetPriorityGrouping>
 80043b4:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80043b6:	687a      	ldr	r2, [r7, #4]
 80043b8:	68b9      	ldr	r1, [r7, #8]
 80043ba:	6978      	ldr	r0, [r7, #20]
 80043bc:	f7ff ffb4 	bl	8004328 <NVIC_EncodePriority>
 80043c0:	4602      	mov	r2, r0
 80043c2:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80043c6:	4611      	mov	r1, r2
 80043c8:	4618      	mov	r0, r3
 80043ca:	f7ff ff83 	bl	80042d4 <__NVIC_SetPriority>
}
 80043ce:	bf00      	nop
 80043d0:	3718      	adds	r7, #24
 80043d2:	46bd      	mov	sp, r7
 80043d4:	bd80      	pop	{r7, pc}

080043d6 <HAL_NVIC_EnableIRQ>:
  *         (For the complete STM32 Devices IRQ Channels list, please refer
  *          to the appropriate CMSIS device file (stm32wlxxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80043d6:	b580      	push	{r7, lr}
 80043d8:	b082      	sub	sp, #8
 80043da:	af00      	add	r7, sp, #0
 80043dc:	4603      	mov	r3, r0
 80043de:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80043e0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80043e4:	4618      	mov	r0, r3
 80043e6:	f7ff ff35 	bl	8004254 <__NVIC_EnableIRQ>
}
 80043ea:	bf00      	nop
 80043ec:	3708      	adds	r7, #8
 80043ee:	46bd      	mov	sp, r7
 80043f0:	bd80      	pop	{r7, pc}

080043f2 <HAL_NVIC_DisableIRQ>:
  *         (For the complete STM32 Devices IRQ Channels list, please refer
  *          to the appropriate CMSIS device file (stm32wlxxxx.h))
  * @retval None
  */
void HAL_NVIC_DisableIRQ(IRQn_Type IRQn)
{
 80043f2:	b580      	push	{r7, lr}
 80043f4:	b082      	sub	sp, #8
 80043f6:	af00      	add	r7, sp, #0
 80043f8:	4603      	mov	r3, r0
 80043fa:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Disable interrupt */
  NVIC_DisableIRQ(IRQn);
 80043fc:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004400:	4618      	mov	r0, r3
 8004402:	f7ff ff43 	bl	800428c <__NVIC_DisableIRQ>
}
 8004406:	bf00      	nop
 8004408:	3708      	adds	r7, #8
 800440a:	46bd      	mov	sp, r7
 800440c:	bd80      	pop	{r7, pc}
	...

08004410 <HAL_DMA_Init>:
  * @param hdma Pointer to a DMA_HandleTypeDef structure that contains
  *             the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8004410:	b580      	push	{r7, lr}
 8004412:	b082      	sub	sp, #8
 8004414:	af00      	add	r7, sp, #0
 8004416:	6078      	str	r0, [r7, #4]
  /* Check the DMA handle allocation */
  if (hdma == NULL)
 8004418:	687b      	ldr	r3, [r7, #4]
 800441a:	2b00      	cmp	r3, #0
 800441c:	d101      	bne.n	8004422 <HAL_DMA_Init+0x12>
  {
    return HAL_ERROR;
 800441e:	2301      	movs	r3, #1
 8004420:	e08e      	b.n	8004540 <HAL_DMA_Init+0x130>
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));

  assert_param(IS_DMA_ALL_REQUEST(hdma->Init.Request));

  /* Compute the channel index */
  if ((uint32_t)(hdma->Instance) < (uint32_t)(DMA2_Channel1))
 8004422:	687b      	ldr	r3, [r7, #4]
 8004424:	681b      	ldr	r3, [r3, #0]
 8004426:	461a      	mov	r2, r3
 8004428:	4b47      	ldr	r3, [pc, #284]	@ (8004548 <HAL_DMA_Init+0x138>)
 800442a:	429a      	cmp	r2, r3
 800442c:	d80f      	bhi.n	800444e <HAL_DMA_Init+0x3e>
  {
    /* DMA1 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2U;
 800442e:	687b      	ldr	r3, [r7, #4]
 8004430:	681b      	ldr	r3, [r3, #0]
 8004432:	461a      	mov	r2, r3
 8004434:	4b45      	ldr	r3, [pc, #276]	@ (800454c <HAL_DMA_Init+0x13c>)
 8004436:	4413      	add	r3, r2
 8004438:	4a45      	ldr	r2, [pc, #276]	@ (8004550 <HAL_DMA_Init+0x140>)
 800443a:	fba2 2303 	umull	r2, r3, r2, r3
 800443e:	091b      	lsrs	r3, r3, #4
 8004440:	009a      	lsls	r2, r3, #2
 8004442:	687b      	ldr	r3, [r7, #4]
 8004444:	645a      	str	r2, [r3, #68]	@ 0x44
    hdma->DmaBaseAddress = DMA1;
 8004446:	687b      	ldr	r3, [r7, #4]
 8004448:	4a42      	ldr	r2, [pc, #264]	@ (8004554 <HAL_DMA_Init+0x144>)
 800444a:	641a      	str	r2, [r3, #64]	@ 0x40
 800444c:	e00e      	b.n	800446c <HAL_DMA_Init+0x5c>
  }
  else
  {
    /* DMA2 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2U;
 800444e:	687b      	ldr	r3, [r7, #4]
 8004450:	681b      	ldr	r3, [r3, #0]
 8004452:	461a      	mov	r2, r3
 8004454:	4b40      	ldr	r3, [pc, #256]	@ (8004558 <HAL_DMA_Init+0x148>)
 8004456:	4413      	add	r3, r2
 8004458:	4a3d      	ldr	r2, [pc, #244]	@ (8004550 <HAL_DMA_Init+0x140>)
 800445a:	fba2 2303 	umull	r2, r3, r2, r3
 800445e:	091b      	lsrs	r3, r3, #4
 8004460:	009a      	lsls	r2, r3, #2
 8004462:	687b      	ldr	r3, [r7, #4]
 8004464:	645a      	str	r2, [r3, #68]	@ 0x44
    hdma->DmaBaseAddress = DMA2;
 8004466:	687b      	ldr	r3, [r7, #4]
 8004468:	4a3c      	ldr	r2, [pc, #240]	@ (800455c <HAL_DMA_Init+0x14c>)
 800446a:	641a      	str	r2, [r3, #64]	@ 0x40
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 800446c:	687b      	ldr	r3, [r7, #4]
 800446e:	2202      	movs	r2, #2
 8004470:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR and MEM2MEM bits */
  CLEAR_BIT(hdma->Instance->CCR, (DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  | \
 8004474:	687b      	ldr	r3, [r7, #4]
 8004476:	681b      	ldr	r3, [r3, #0]
 8004478:	681b      	ldr	r3, [r3, #0]
 800447a:	687a      	ldr	r2, [r7, #4]
 800447c:	6812      	ldr	r2, [r2, #0]
 800447e:	f423 43ff 	bic.w	r3, r3, #32640	@ 0x7f80
 8004482:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8004486:	6013      	str	r3, [r2, #0]
                                  DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   | \
                                  DMA_CCR_DIR   | DMA_CCR_MEM2MEM));

  /* Set the DMA Channel configuration */
  SET_BIT(hdma->Instance->CCR, (hdma->Init.Direction           |                               \
 8004488:	687b      	ldr	r3, [r7, #4]
 800448a:	681b      	ldr	r3, [r3, #0]
 800448c:	6819      	ldr	r1, [r3, #0]
 800448e:	687b      	ldr	r3, [r7, #4]
 8004490:	689a      	ldr	r2, [r3, #8]
 8004492:	687b      	ldr	r3, [r7, #4]
 8004494:	68db      	ldr	r3, [r3, #12]
 8004496:	431a      	orrs	r2, r3
 8004498:	687b      	ldr	r3, [r7, #4]
 800449a:	691b      	ldr	r3, [r3, #16]
 800449c:	431a      	orrs	r2, r3
 800449e:	687b      	ldr	r3, [r7, #4]
 80044a0:	695b      	ldr	r3, [r3, #20]
 80044a2:	431a      	orrs	r2, r3
 80044a4:	687b      	ldr	r3, [r7, #4]
 80044a6:	699b      	ldr	r3, [r3, #24]
 80044a8:	431a      	orrs	r2, r3
 80044aa:	687b      	ldr	r3, [r7, #4]
 80044ac:	69db      	ldr	r3, [r3, #28]
 80044ae:	431a      	orrs	r2, r3
 80044b0:	687b      	ldr	r3, [r7, #4]
 80044b2:	6a1b      	ldr	r3, [r3, #32]
 80044b4:	431a      	orrs	r2, r3
 80044b6:	687b      	ldr	r3, [r7, #4]
 80044b8:	681b      	ldr	r3, [r3, #0]
 80044ba:	430a      	orrs	r2, r1
 80044bc:	601a      	str	r2, [r3, #0]
                                hdma->Init.Mode                | hdma->Init.Priority));

  /* Initialize parameters for DMAMUX channel :
     DMAmuxChannel, DMAmuxChannelStatus and DMAmuxChannelStatusMask
  */
  DMA_CalcDMAMUXChannelBaseAndMask(hdma);
 80044be:	6878      	ldr	r0, [r7, #4]
 80044c0:	f000 fb24 	bl	8004b0c <DMA_CalcDMAMUXChannelBaseAndMask>

  if (hdma->Init.Direction == DMA_MEMORY_TO_MEMORY)
 80044c4:	687b      	ldr	r3, [r7, #4]
 80044c6:	689b      	ldr	r3, [r3, #8]
 80044c8:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 80044cc:	d102      	bne.n	80044d4 <HAL_DMA_Init+0xc4>
  {
    /* if memory to memory force the request to 0*/
    hdma->Init.Request = DMA_REQUEST_MEM2MEM;
 80044ce:	687b      	ldr	r3, [r7, #4]
 80044d0:	2200      	movs	r2, #0
 80044d2:	605a      	str	r2, [r3, #4]
  }

  /* Set peripheral request  to DMAMUX channel */
  hdma->DMAmuxChannel->CCR = (hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID);
 80044d4:	687b      	ldr	r3, [r7, #4]
 80044d6:	685a      	ldr	r2, [r3, #4]
 80044d8:	687b      	ldr	r3, [r7, #4]
 80044da:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80044dc:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 80044e0:	601a      	str	r2, [r3, #0]

  /* Clear the DMAMUX synchro overrun flag */
  hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 80044e2:	687b      	ldr	r3, [r7, #4]
 80044e4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80044e6:	687a      	ldr	r2, [r7, #4]
 80044e8:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 80044ea:	605a      	str	r2, [r3, #4]

  if (((hdma->Init.Request >  0UL) && (hdma->Init.Request <= DMA_REQUEST_GENERATOR3)))
 80044ec:	687b      	ldr	r3, [r7, #4]
 80044ee:	685b      	ldr	r3, [r3, #4]
 80044f0:	2b00      	cmp	r3, #0
 80044f2:	d010      	beq.n	8004516 <HAL_DMA_Init+0x106>
 80044f4:	687b      	ldr	r3, [r7, #4]
 80044f6:	685b      	ldr	r3, [r3, #4]
 80044f8:	2b04      	cmp	r3, #4
 80044fa:	d80c      	bhi.n	8004516 <HAL_DMA_Init+0x106>
  {
    /* Initialize parameters for DMAMUX request generator :
       DMAmuxRequestGen, DMAmuxRequestGenStatus and DMAmuxRequestGenStatusMask
    */
    DMA_CalcDMAMUXRequestGenBaseAndMask(hdma);
 80044fc:	6878      	ldr	r0, [r7, #4]
 80044fe:	f000 fb4d 	bl	8004b9c <DMA_CalcDMAMUXRequestGenBaseAndMask>

    /* Reset the DMAMUX request generator register*/
    hdma->DMAmuxRequestGen->RGCR = 0U;
 8004502:	687b      	ldr	r3, [r7, #4]
 8004504:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004506:	2200      	movs	r2, #0
 8004508:	601a      	str	r2, [r3, #0]

    /* Clear the DMAMUX request generator overrun flag */
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 800450a:	687b      	ldr	r3, [r7, #4]
 800450c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800450e:	687a      	ldr	r2, [r7, #4]
 8004510:	6dd2      	ldr	r2, [r2, #92]	@ 0x5c
 8004512:	605a      	str	r2, [r3, #4]
 8004514:	e008      	b.n	8004528 <HAL_DMA_Init+0x118>
  }
  else
  {
    hdma->DMAmuxRequestGen = NULL;
 8004516:	687b      	ldr	r3, [r7, #4]
 8004518:	2200      	movs	r2, #0
 800451a:	655a      	str	r2, [r3, #84]	@ 0x54
    hdma->DMAmuxRequestGenStatus = NULL;
 800451c:	687b      	ldr	r3, [r7, #4]
 800451e:	2200      	movs	r2, #0
 8004520:	659a      	str	r2, [r3, #88]	@ 0x58
    hdma->DMAmuxRequestGenStatusMask = 0U;
 8004522:	687b      	ldr	r3, [r7, #4]
 8004524:	2200      	movs	r2, #0
 8004526:	65da      	str	r2, [r3, #92]	@ 0x5c
  }

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8004528:	687b      	ldr	r3, [r7, #4]
 800452a:	2200      	movs	r2, #0
 800452c:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Initialize the DMA state*/
  hdma->State = HAL_DMA_STATE_READY;
 800452e:	687b      	ldr	r3, [r7, #4]
 8004530:	2201      	movs	r2, #1
 8004532:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

  /* Release Lock */
  __HAL_UNLOCK(hdma);
 8004536:	687b      	ldr	r3, [r7, #4]
 8004538:	2200      	movs	r2, #0
 800453a:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

  return HAL_OK;
 800453e:	2300      	movs	r3, #0
}
 8004540:	4618      	mov	r0, r3
 8004542:	3708      	adds	r7, #8
 8004544:	46bd      	mov	sp, r7
 8004546:	bd80      	pop	{r7, pc}
 8004548:	40020407 	.word	0x40020407
 800454c:	bffdfff8 	.word	0xbffdfff8
 8004550:	cccccccd 	.word	0xcccccccd
 8004554:	40020000 	.word	0x40020000
 8004558:	bffdfbf8 	.word	0xbffdfbf8
 800455c:	40020400 	.word	0x40020400

08004560 <HAL_DMA_DeInit>:
  * @param hdma Pointer to a DMA_HandleTypeDef structure that contains
  *             the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_DeInit(DMA_HandleTypeDef *hdma)
{
 8004560:	b580      	push	{r7, lr}
 8004562:	b082      	sub	sp, #8
 8004564:	af00      	add	r7, sp, #0
 8004566:	6078      	str	r0, [r7, #4]
  /* Check the DMA handle allocation */
  if (NULL == hdma)
 8004568:	687b      	ldr	r3, [r7, #4]
 800456a:	2b00      	cmp	r3, #0
 800456c:	d101      	bne.n	8004572 <HAL_DMA_DeInit+0x12>
  {
    return HAL_ERROR;
 800456e:	2301      	movs	r3, #1
 8004570:	e07b      	b.n	800466a <HAL_DMA_DeInit+0x10a>

  /* Check the parameters */
  assert_param(IS_DMA_ALL_INSTANCE(hdma->Instance));

  /* Disable the selected DMA Channelx */
  __HAL_DMA_DISABLE(hdma);
 8004572:	687b      	ldr	r3, [r7, #4]
 8004574:	681b      	ldr	r3, [r3, #0]
 8004576:	681a      	ldr	r2, [r3, #0]
 8004578:	687b      	ldr	r3, [r7, #4]
 800457a:	681b      	ldr	r3, [r3, #0]
 800457c:	f022 0201 	bic.w	r2, r2, #1
 8004580:	601a      	str	r2, [r3, #0]

  /* Compute the channel index */
  if ((uint32_t)(hdma->Instance) < (uint32_t)(DMA2_Channel1))
 8004582:	687b      	ldr	r3, [r7, #4]
 8004584:	681b      	ldr	r3, [r3, #0]
 8004586:	461a      	mov	r2, r3
 8004588:	4b3a      	ldr	r3, [pc, #232]	@ (8004674 <HAL_DMA_DeInit+0x114>)
 800458a:	429a      	cmp	r2, r3
 800458c:	d80f      	bhi.n	80045ae <HAL_DMA_DeInit+0x4e>
  {
    /* DMA1 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2U;
 800458e:	687b      	ldr	r3, [r7, #4]
 8004590:	681b      	ldr	r3, [r3, #0]
 8004592:	461a      	mov	r2, r3
 8004594:	4b38      	ldr	r3, [pc, #224]	@ (8004678 <HAL_DMA_DeInit+0x118>)
 8004596:	4413      	add	r3, r2
 8004598:	4a38      	ldr	r2, [pc, #224]	@ (800467c <HAL_DMA_DeInit+0x11c>)
 800459a:	fba2 2303 	umull	r2, r3, r2, r3
 800459e:	091b      	lsrs	r3, r3, #4
 80045a0:	009a      	lsls	r2, r3, #2
 80045a2:	687b      	ldr	r3, [r7, #4]
 80045a4:	645a      	str	r2, [r3, #68]	@ 0x44
    hdma->DmaBaseAddress = DMA1;
 80045a6:	687b      	ldr	r3, [r7, #4]
 80045a8:	4a35      	ldr	r2, [pc, #212]	@ (8004680 <HAL_DMA_DeInit+0x120>)
 80045aa:	641a      	str	r2, [r3, #64]	@ 0x40
 80045ac:	e00e      	b.n	80045cc <HAL_DMA_DeInit+0x6c>
  }
  else
  {
    /* DMA2 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2U;
 80045ae:	687b      	ldr	r3, [r7, #4]
 80045b0:	681b      	ldr	r3, [r3, #0]
 80045b2:	461a      	mov	r2, r3
 80045b4:	4b33      	ldr	r3, [pc, #204]	@ (8004684 <HAL_DMA_DeInit+0x124>)
 80045b6:	4413      	add	r3, r2
 80045b8:	4a30      	ldr	r2, [pc, #192]	@ (800467c <HAL_DMA_DeInit+0x11c>)
 80045ba:	fba2 2303 	umull	r2, r3, r2, r3
 80045be:	091b      	lsrs	r3, r3, #4
 80045c0:	009a      	lsls	r2, r3, #2
 80045c2:	687b      	ldr	r3, [r7, #4]
 80045c4:	645a      	str	r2, [r3, #68]	@ 0x44
    hdma->DmaBaseAddress = DMA2;
 80045c6:	687b      	ldr	r3, [r7, #4]
 80045c8:	4a2f      	ldr	r2, [pc, #188]	@ (8004688 <HAL_DMA_DeInit+0x128>)
 80045ca:	641a      	str	r2, [r3, #64]	@ 0x40
  }

  /* Reset DMA Channel control register */
  hdma->Instance->CCR = 0U;
 80045cc:	687b      	ldr	r3, [r7, #4]
 80045ce:	681b      	ldr	r3, [r3, #0]
 80045d0:	2200      	movs	r2, #0
 80045d2:	601a      	str	r2, [r3, #0]

  /* Clear all flags */
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 80045d4:	687b      	ldr	r3, [r7, #4]
 80045d6:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80045d8:	f003 021c 	and.w	r2, r3, #28
 80045dc:	687b      	ldr	r3, [r7, #4]
 80045de:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80045e0:	2101      	movs	r1, #1
 80045e2:	fa01 f202 	lsl.w	r2, r1, r2
 80045e6:	605a      	str	r2, [r3, #4]

  /* Initialize parameters for DMAMUX channel :
     DMAmuxChannel, DMAmuxChannelStatus and DMAmuxChannelStatusMask */

  DMA_CalcDMAMUXChannelBaseAndMask(hdma);
 80045e8:	6878      	ldr	r0, [r7, #4]
 80045ea:	f000 fa8f 	bl	8004b0c <DMA_CalcDMAMUXChannelBaseAndMask>

  /* Reset the DMAMUX channel that corresponds to the DMA channel */
  hdma->DMAmuxChannel->CCR = 0U;
 80045ee:	687b      	ldr	r3, [r7, #4]
 80045f0:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80045f2:	2200      	movs	r2, #0
 80045f4:	601a      	str	r2, [r3, #0]

  /* Clear the DMAMUX synchro overrun flag */
  hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 80045f6:	687b      	ldr	r3, [r7, #4]
 80045f8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80045fa:	687a      	ldr	r2, [r7, #4]
 80045fc:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 80045fe:	605a      	str	r2, [r3, #4]

  /* Reset Request generator parameters if any */
  if (((hdma->Init.Request >  0UL) && (hdma->Init.Request <= DMA_REQUEST_GENERATOR3)))
 8004600:	687b      	ldr	r3, [r7, #4]
 8004602:	685b      	ldr	r3, [r3, #4]
 8004604:	2b00      	cmp	r3, #0
 8004606:	d00f      	beq.n	8004628 <HAL_DMA_DeInit+0xc8>
 8004608:	687b      	ldr	r3, [r7, #4]
 800460a:	685b      	ldr	r3, [r3, #4]
 800460c:	2b04      	cmp	r3, #4
 800460e:	d80b      	bhi.n	8004628 <HAL_DMA_DeInit+0xc8>
  {
    /* Initialize parameters for DMAMUX request generator :
       DMAmuxRequestGen, DMAmuxRequestGenStatus and DMAmuxRequestGenStatusMask
    */
    DMA_CalcDMAMUXRequestGenBaseAndMask(hdma);
 8004610:	6878      	ldr	r0, [r7, #4]
 8004612:	f000 fac3 	bl	8004b9c <DMA_CalcDMAMUXRequestGenBaseAndMask>

    /* Reset the DMAMUX request generator register*/
    hdma->DMAmuxRequestGen->RGCR = 0U;
 8004616:	687b      	ldr	r3, [r7, #4]
 8004618:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800461a:	2200      	movs	r2, #0
 800461c:	601a      	str	r2, [r3, #0]

    /* Clear the DMAMUX request generator overrun flag */
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 800461e:	687b      	ldr	r3, [r7, #4]
 8004620:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004622:	687a      	ldr	r2, [r7, #4]
 8004624:	6dd2      	ldr	r2, [r2, #92]	@ 0x5c
 8004626:	605a      	str	r2, [r3, #4]
  }

  hdma->DMAmuxRequestGen = NULL;
 8004628:	687b      	ldr	r3, [r7, #4]
 800462a:	2200      	movs	r2, #0
 800462c:	655a      	str	r2, [r3, #84]	@ 0x54
  hdma->DMAmuxRequestGenStatus = NULL;
 800462e:	687b      	ldr	r3, [r7, #4]
 8004630:	2200      	movs	r2, #0
 8004632:	659a      	str	r2, [r3, #88]	@ 0x58
  hdma->DMAmuxRequestGenStatusMask = 0U;
 8004634:	687b      	ldr	r3, [r7, #4]
 8004636:	2200      	movs	r2, #0
 8004638:	65da      	str	r2, [r3, #92]	@ 0x5c

  /* Clean callbacks */
  hdma->XferCpltCallback = NULL;
 800463a:	687b      	ldr	r3, [r7, #4]
 800463c:	2200      	movs	r2, #0
 800463e:	62da      	str	r2, [r3, #44]	@ 0x2c
  hdma->XferHalfCpltCallback = NULL;
 8004640:	687b      	ldr	r3, [r7, #4]
 8004642:	2200      	movs	r2, #0
 8004644:	631a      	str	r2, [r3, #48]	@ 0x30
  hdma->XferErrorCallback = NULL;
 8004646:	687b      	ldr	r3, [r7, #4]
 8004648:	2200      	movs	r2, #0
 800464a:	635a      	str	r2, [r3, #52]	@ 0x34
  hdma->XferAbortCallback = NULL;
 800464c:	687b      	ldr	r3, [r7, #4]
 800464e:	2200      	movs	r2, #0
 8004650:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8004652:	687b      	ldr	r3, [r7, #4]
 8004654:	2200      	movs	r2, #0
 8004656:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_RESET;
 8004658:	687b      	ldr	r3, [r7, #4]
 800465a:	2200      	movs	r2, #0
 800465c:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

  /* Release Lock */
  __HAL_UNLOCK(hdma);
 8004660:	687b      	ldr	r3, [r7, #4]
 8004662:	2200      	movs	r2, #0
 8004664:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

  return HAL_OK;
 8004668:	2300      	movs	r3, #0
}
 800466a:	4618      	mov	r0, r3
 800466c:	3708      	adds	r7, #8
 800466e:	46bd      	mov	sp, r7
 8004670:	bd80      	pop	{r7, pc}
 8004672:	bf00      	nop
 8004674:	40020407 	.word	0x40020407
 8004678:	bffdfff8 	.word	0xbffdfff8
 800467c:	cccccccd 	.word	0xcccccccd
 8004680:	40020000 	.word	0x40020000
 8004684:	bffdfbf8 	.word	0xbffdfbf8
 8004688:	40020400 	.word	0x40020400

0800468c <HAL_DMA_Start_IT>:
  * @param DstAddress The destination memory Buffer address
  * @param DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 800468c:	b580      	push	{r7, lr}
 800468e:	b086      	sub	sp, #24
 8004690:	af00      	add	r7, sp, #0
 8004692:	60f8      	str	r0, [r7, #12]
 8004694:	60b9      	str	r1, [r7, #8]
 8004696:	607a      	str	r2, [r7, #4]
 8004698:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800469a:	2300      	movs	r3, #0
 800469c:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Process locked */
  __HAL_LOCK(hdma);
 800469e:	68fb      	ldr	r3, [r7, #12]
 80046a0:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 80046a4:	2b01      	cmp	r3, #1
 80046a6:	d101      	bne.n	80046ac <HAL_DMA_Start_IT+0x20>
 80046a8:	2302      	movs	r3, #2
 80046aa:	e069      	b.n	8004780 <HAL_DMA_Start_IT+0xf4>
 80046ac:	68fb      	ldr	r3, [r7, #12]
 80046ae:	2201      	movs	r2, #1
 80046b0:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

  if (hdma->State == HAL_DMA_STATE_READY)
 80046b4:	68fb      	ldr	r3, [r7, #12]
 80046b6:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 80046ba:	b2db      	uxtb	r3, r3
 80046bc:	2b01      	cmp	r3, #1
 80046be:	d155      	bne.n	800476c <HAL_DMA_Start_IT+0xe0>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 80046c0:	68fb      	ldr	r3, [r7, #12]
 80046c2:	2202      	movs	r2, #2
 80046c4:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80046c8:	68fb      	ldr	r3, [r7, #12]
 80046ca:	2200      	movs	r2, #0
 80046cc:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 80046ce:	68fb      	ldr	r3, [r7, #12]
 80046d0:	681b      	ldr	r3, [r3, #0]
 80046d2:	681a      	ldr	r2, [r3, #0]
 80046d4:	68fb      	ldr	r3, [r7, #12]
 80046d6:	681b      	ldr	r3, [r3, #0]
 80046d8:	f022 0201 	bic.w	r2, r2, #1
 80046dc:	601a      	str	r2, [r3, #0]

    /* Configure the source, destination address and the data length & clear flags*/
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 80046de:	683b      	ldr	r3, [r7, #0]
 80046e0:	687a      	ldr	r2, [r7, #4]
 80046e2:	68b9      	ldr	r1, [r7, #8]
 80046e4:	68f8      	ldr	r0, [r7, #12]
 80046e6:	f000 f9d3 	bl	8004a90 <DMA_SetConfig>

    /* Enable the transfer complete interrupt */
    /* Enable the transfer Error interrupt */
    if (NULL != hdma->XferHalfCpltCallback)
 80046ea:	68fb      	ldr	r3, [r7, #12]
 80046ec:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80046ee:	2b00      	cmp	r3, #0
 80046f0:	d008      	beq.n	8004704 <HAL_DMA_Start_IT+0x78>
    {
      /* Enable the Half transfer complete interrupt as well */
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80046f2:	68fb      	ldr	r3, [r7, #12]
 80046f4:	681b      	ldr	r3, [r3, #0]
 80046f6:	681a      	ldr	r2, [r3, #0]
 80046f8:	68fb      	ldr	r3, [r7, #12]
 80046fa:	681b      	ldr	r3, [r3, #0]
 80046fc:	f042 020e 	orr.w	r2, r2, #14
 8004700:	601a      	str	r2, [r3, #0]
 8004702:	e00f      	b.n	8004724 <HAL_DMA_Start_IT+0x98>
    }
    else
    {
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8004704:	68fb      	ldr	r3, [r7, #12]
 8004706:	681b      	ldr	r3, [r3, #0]
 8004708:	681a      	ldr	r2, [r3, #0]
 800470a:	68fb      	ldr	r3, [r7, #12]
 800470c:	681b      	ldr	r3, [r3, #0]
 800470e:	f022 0204 	bic.w	r2, r2, #4
 8004712:	601a      	str	r2, [r3, #0]
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_TE));
 8004714:	68fb      	ldr	r3, [r7, #12]
 8004716:	681b      	ldr	r3, [r3, #0]
 8004718:	681a      	ldr	r2, [r3, #0]
 800471a:	68fb      	ldr	r3, [r7, #12]
 800471c:	681b      	ldr	r3, [r3, #0]
 800471e:	f042 020a 	orr.w	r2, r2, #10
 8004722:	601a      	str	r2, [r3, #0]
    }

    /* Check if DMAMUX Synchronization is enabled*/
    if ((hdma->DMAmuxChannel->CCR & DMAMUX_CxCR_SE) != 0U)
 8004724:	68fb      	ldr	r3, [r7, #12]
 8004726:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8004728:	681b      	ldr	r3, [r3, #0]
 800472a:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800472e:	2b00      	cmp	r3, #0
 8004730:	d007      	beq.n	8004742 <HAL_DMA_Start_IT+0xb6>
    {
      /* Enable DMAMUX sync overrun IT*/
      hdma->DMAmuxChannel->CCR |= DMAMUX_CxCR_SOIE;
 8004732:	68fb      	ldr	r3, [r7, #12]
 8004734:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8004736:	681a      	ldr	r2, [r3, #0]
 8004738:	68fb      	ldr	r3, [r7, #12]
 800473a:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800473c:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8004740:	601a      	str	r2, [r3, #0]
    }

    if (hdma->DMAmuxRequestGen != NULL)
 8004742:	68fb      	ldr	r3, [r7, #12]
 8004744:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004746:	2b00      	cmp	r3, #0
 8004748:	d007      	beq.n	800475a <HAL_DMA_Start_IT+0xce>
    {
      /* if using DMAMUX request generator, enable the DMAMUX request generator overrun IT*/
      /* enable the request gen overrun IT*/
      hdma->DMAmuxRequestGen->RGCR |= DMAMUX_RGxCR_OIE;
 800474a:	68fb      	ldr	r3, [r7, #12]
 800474c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800474e:	681a      	ldr	r2, [r3, #0]
 8004750:	68fb      	ldr	r3, [r7, #12]
 8004752:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004754:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8004758:	601a      	str	r2, [r3, #0]
    }

    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 800475a:	68fb      	ldr	r3, [r7, #12]
 800475c:	681b      	ldr	r3, [r3, #0]
 800475e:	681a      	ldr	r2, [r3, #0]
 8004760:	68fb      	ldr	r3, [r7, #12]
 8004762:	681b      	ldr	r3, [r3, #0]
 8004764:	f042 0201 	orr.w	r2, r2, #1
 8004768:	601a      	str	r2, [r3, #0]
 800476a:	e008      	b.n	800477e <HAL_DMA_Start_IT+0xf2>
  }
  else
  {
    /* Change the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_BUSY;
 800476c:	68fb      	ldr	r3, [r7, #12]
 800476e:	2280      	movs	r2, #128	@ 0x80
 8004770:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8004772:	68fb      	ldr	r3, [r7, #12]
 8004774:	2200      	movs	r2, #0
 8004776:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    /* Return error status */
    status = HAL_ERROR;
 800477a:	2301      	movs	r3, #1
 800477c:	75fb      	strb	r3, [r7, #23]
  }

  return status;
 800477e:	7dfb      	ldrb	r3, [r7, #23]
}
 8004780:	4618      	mov	r0, r3
 8004782:	3718      	adds	r7, #24
 8004784:	46bd      	mov	sp, r7
 8004786:	bd80      	pop	{r7, pc}

08004788 <HAL_DMA_Abort>:
  * @param hdma Pointer to a DMA_HandleTypeDef structure that contains
  *             the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8004788:	b480      	push	{r7}
 800478a:	b083      	sub	sp, #12
 800478c:	af00      	add	r7, sp, #0
 800478e:	6078      	str	r0, [r7, #4]
  /* Check the DMA peripheral handle */
  if (NULL == hdma)
 8004790:	687b      	ldr	r3, [r7, #4]
 8004792:	2b00      	cmp	r3, #0
 8004794:	d101      	bne.n	800479a <HAL_DMA_Abort+0x12>
  {
    return HAL_ERROR;
 8004796:	2301      	movs	r3, #1
 8004798:	e04f      	b.n	800483a <HAL_DMA_Abort+0xb2>
  }

  /* Check the DMA peripheral state */
  if (hdma->State != HAL_DMA_STATE_BUSY)
 800479a:	687b      	ldr	r3, [r7, #4]
 800479c:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 80047a0:	b2db      	uxtb	r3, r3
 80047a2:	2b02      	cmp	r3, #2
 80047a4:	d008      	beq.n	80047b8 <HAL_DMA_Abort+0x30>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80047a6:	687b      	ldr	r3, [r7, #4]
 80047a8:	2204      	movs	r2, #4
 80047aa:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80047ac:	687b      	ldr	r3, [r7, #4]
 80047ae:	2200      	movs	r2, #0
 80047b0:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    return HAL_ERROR;
 80047b4:	2301      	movs	r3, #1
 80047b6:	e040      	b.n	800483a <HAL_DMA_Abort+0xb2>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80047b8:	687b      	ldr	r3, [r7, #4]
 80047ba:	681b      	ldr	r3, [r3, #0]
 80047bc:	681a      	ldr	r2, [r3, #0]
 80047be:	687b      	ldr	r3, [r7, #4]
 80047c0:	681b      	ldr	r3, [r3, #0]
 80047c2:	f022 020e 	bic.w	r2, r2, #14
 80047c6:	601a      	str	r2, [r3, #0]

    /* disable the DMAMUX sync overrun IT*/
    hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 80047c8:	687b      	ldr	r3, [r7, #4]
 80047ca:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80047cc:	681a      	ldr	r2, [r3, #0]
 80047ce:	687b      	ldr	r3, [r7, #4]
 80047d0:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80047d2:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 80047d6:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 80047d8:	687b      	ldr	r3, [r7, #4]
 80047da:	681b      	ldr	r3, [r3, #0]
 80047dc:	681a      	ldr	r2, [r3, #0]
 80047de:	687b      	ldr	r3, [r7, #4]
 80047e0:	681b      	ldr	r3, [r3, #0]
 80047e2:	f022 0201 	bic.w	r2, r2, #1
 80047e6:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 80047e8:	687b      	ldr	r3, [r7, #4]
 80047ea:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80047ec:	f003 021c 	and.w	r2, r3, #28
 80047f0:	687b      	ldr	r3, [r7, #4]
 80047f2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80047f4:	2101      	movs	r1, #1
 80047f6:	fa01 f202 	lsl.w	r2, r1, r2
 80047fa:	605a      	str	r2, [r3, #4]

    /* Clear the DMAMUX synchro overrun flag */
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 80047fc:	687b      	ldr	r3, [r7, #4]
 80047fe:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004800:	687a      	ldr	r2, [r7, #4]
 8004802:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 8004804:	605a      	str	r2, [r3, #4]

    if (hdma->DMAmuxRequestGen != NULL)
 8004806:	687b      	ldr	r3, [r7, #4]
 8004808:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800480a:	2b00      	cmp	r3, #0
 800480c:	d00c      	beq.n	8004828 <HAL_DMA_Abort+0xa0>
    {
      /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT*/
      /* disable the request gen overrun IT*/
      hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 800480e:	687b      	ldr	r3, [r7, #4]
 8004810:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004812:	681a      	ldr	r2, [r3, #0]
 8004814:	687b      	ldr	r3, [r7, #4]
 8004816:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004818:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 800481c:	601a      	str	r2, [r3, #0]

      /* Clear the DMAMUX request generator overrun flag */
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 800481e:	687b      	ldr	r3, [r7, #4]
 8004820:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004822:	687a      	ldr	r2, [r7, #4]
 8004824:	6dd2      	ldr	r2, [r2, #92]	@ 0x5c
 8004826:	605a      	str	r2, [r3, #4]
    }

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8004828:	687b      	ldr	r3, [r7, #4]
 800482a:	2201      	movs	r2, #1
 800482c:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8004830:	687b      	ldr	r3, [r7, #4]
 8004832:	2200      	movs	r2, #0
 8004834:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
  }

  return HAL_OK;
 8004838:	2300      	movs	r3, #0
}
 800483a:	4618      	mov	r0, r3
 800483c:	370c      	adds	r7, #12
 800483e:	46bd      	mov	sp, r7
 8004840:	bc80      	pop	{r7}
 8004842:	4770      	bx	lr

08004844 <HAL_DMA_Abort_IT>:
  * @param hdma Pointer to a DMA_HandleTypeDef structure that contains
  *             the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8004844:	b580      	push	{r7, lr}
 8004846:	b084      	sub	sp, #16
 8004848:	af00      	add	r7, sp, #0
 800484a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800484c:	2300      	movs	r3, #0
 800484e:	73fb      	strb	r3, [r7, #15]

  if (hdma->State != HAL_DMA_STATE_BUSY)
 8004850:	687b      	ldr	r3, [r7, #4]
 8004852:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 8004856:	b2db      	uxtb	r3, r3
 8004858:	2b02      	cmp	r3, #2
 800485a:	d005      	beq.n	8004868 <HAL_DMA_Abort_IT+0x24>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 800485c:	687b      	ldr	r3, [r7, #4]
 800485e:	2204      	movs	r2, #4
 8004860:	63da      	str	r2, [r3, #60]	@ 0x3c

    status = HAL_ERROR;
 8004862:	2301      	movs	r3, #1
 8004864:	73fb      	strb	r3, [r7, #15]
 8004866:	e047      	b.n	80048f8 <HAL_DMA_Abort_IT+0xb4>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8004868:	687b      	ldr	r3, [r7, #4]
 800486a:	681b      	ldr	r3, [r3, #0]
 800486c:	681a      	ldr	r2, [r3, #0]
 800486e:	687b      	ldr	r3, [r7, #4]
 8004870:	681b      	ldr	r3, [r3, #0]
 8004872:	f022 020e 	bic.w	r2, r2, #14
 8004876:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8004878:	687b      	ldr	r3, [r7, #4]
 800487a:	681b      	ldr	r3, [r3, #0]
 800487c:	681a      	ldr	r2, [r3, #0]
 800487e:	687b      	ldr	r3, [r7, #4]
 8004880:	681b      	ldr	r3, [r3, #0]
 8004882:	f022 0201 	bic.w	r2, r2, #1
 8004886:	601a      	str	r2, [r3, #0]

    /* disable the DMAMUX sync overrun IT*/
    hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 8004888:	687b      	ldr	r3, [r7, #4]
 800488a:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800488c:	681a      	ldr	r2, [r3, #0]
 800488e:	687b      	ldr	r3, [r7, #4]
 8004890:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8004892:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8004896:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 8004898:	687b      	ldr	r3, [r7, #4]
 800489a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800489c:	f003 021c 	and.w	r2, r3, #28
 80048a0:	687b      	ldr	r3, [r7, #4]
 80048a2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80048a4:	2101      	movs	r1, #1
 80048a6:	fa01 f202 	lsl.w	r2, r1, r2
 80048aa:	605a      	str	r2, [r3, #4]

    /* Clear the DMAMUX synchro overrun flag */
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 80048ac:	687b      	ldr	r3, [r7, #4]
 80048ae:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80048b0:	687a      	ldr	r2, [r7, #4]
 80048b2:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 80048b4:	605a      	str	r2, [r3, #4]

    if (hdma->DMAmuxRequestGen != NULL)
 80048b6:	687b      	ldr	r3, [r7, #4]
 80048b8:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80048ba:	2b00      	cmp	r3, #0
 80048bc:	d00c      	beq.n	80048d8 <HAL_DMA_Abort_IT+0x94>
    {
      /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT*/
      /* disable the request gen overrun IT*/
      hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 80048be:	687b      	ldr	r3, [r7, #4]
 80048c0:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80048c2:	681a      	ldr	r2, [r3, #0]
 80048c4:	687b      	ldr	r3, [r7, #4]
 80048c6:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80048c8:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 80048cc:	601a      	str	r2, [r3, #0]

      /* Clear the DMAMUX request generator overrun flag */
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 80048ce:	687b      	ldr	r3, [r7, #4]
 80048d0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80048d2:	687a      	ldr	r2, [r7, #4]
 80048d4:	6dd2      	ldr	r2, [r2, #92]	@ 0x5c
 80048d6:	605a      	str	r2, [r3, #4]
    }

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 80048d8:	687b      	ldr	r3, [r7, #4]
 80048da:	2201      	movs	r2, #1
 80048dc:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80048e0:	687b      	ldr	r3, [r7, #4]
 80048e2:	2200      	movs	r2, #0
 80048e4:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    /* Call User Abort callback */
    if (hdma->XferAbortCallback != NULL)
 80048e8:	687b      	ldr	r3, [r7, #4]
 80048ea:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80048ec:	2b00      	cmp	r3, #0
 80048ee:	d003      	beq.n	80048f8 <HAL_DMA_Abort_IT+0xb4>
    {
      hdma->XferAbortCallback(hdma);
 80048f0:	687b      	ldr	r3, [r7, #4]
 80048f2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80048f4:	6878      	ldr	r0, [r7, #4]
 80048f6:	4798      	blx	r3
    }
  }
  return status;
 80048f8:	7bfb      	ldrb	r3, [r7, #15]
}
 80048fa:	4618      	mov	r0, r3
 80048fc:	3710      	adds	r7, #16
 80048fe:	46bd      	mov	sp, r7
 8004900:	bd80      	pop	{r7, pc}
	...

08004904 <HAL_DMA_IRQHandler>:
  * @param hdma Pointer to a DMA_HandleTypeDef structure that contains
  *             the configuration information for the specified DMA Channel.
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8004904:	b580      	push	{r7, lr}
 8004906:	b084      	sub	sp, #16
 8004908:	af00      	add	r7, sp, #0
 800490a:	6078      	str	r0, [r7, #4]
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 800490c:	687b      	ldr	r3, [r7, #4]
 800490e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004910:	681b      	ldr	r3, [r3, #0]
 8004912:	60fb      	str	r3, [r7, #12]
  uint32_t source_it = hdma->Instance->CCR;
 8004914:	687b      	ldr	r3, [r7, #4]
 8004916:	681b      	ldr	r3, [r3, #0]
 8004918:	681b      	ldr	r3, [r3, #0]
 800491a:	60bb      	str	r3, [r7, #8]

  /* Half Transfer Complete Interrupt management ******************************/
  if (((flag_it & (DMA_FLAG_HT1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_HT) != 0U))
 800491c:	687b      	ldr	r3, [r7, #4]
 800491e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004920:	f003 031c 	and.w	r3, r3, #28
 8004924:	2204      	movs	r2, #4
 8004926:	409a      	lsls	r2, r3
 8004928:	68fb      	ldr	r3, [r7, #12]
 800492a:	4013      	ands	r3, r2
 800492c:	2b00      	cmp	r3, #0
 800492e:	d027      	beq.n	8004980 <HAL_DMA_IRQHandler+0x7c>
 8004930:	68bb      	ldr	r3, [r7, #8]
 8004932:	f003 0304 	and.w	r3, r3, #4
 8004936:	2b00      	cmp	r3, #0
 8004938:	d022      	beq.n	8004980 <HAL_DMA_IRQHandler+0x7c>
  {
      /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
      if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 800493a:	687b      	ldr	r3, [r7, #4]
 800493c:	681b      	ldr	r3, [r3, #0]
 800493e:	681b      	ldr	r3, [r3, #0]
 8004940:	f003 0320 	and.w	r3, r3, #32
 8004944:	2b00      	cmp	r3, #0
 8004946:	d107      	bne.n	8004958 <HAL_DMA_IRQHandler+0x54>
      {
        /* Disable the half transfer interrupt */
        __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8004948:	687b      	ldr	r3, [r7, #4]
 800494a:	681b      	ldr	r3, [r3, #0]
 800494c:	681a      	ldr	r2, [r3, #0]
 800494e:	687b      	ldr	r3, [r7, #4]
 8004950:	681b      	ldr	r3, [r3, #0]
 8004952:	f022 0204 	bic.w	r2, r2, #4
 8004956:	601a      	str	r2, [r3, #0]
      }
      /* Clear the half transfer complete flag */
      hdma->DmaBaseAddress->IFCR = DMA_ISR_HTIF1 << (hdma->ChannelIndex & 0x1CU);
 8004958:	687b      	ldr	r3, [r7, #4]
 800495a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800495c:	f003 021c 	and.w	r2, r3, #28
 8004960:	687b      	ldr	r3, [r7, #4]
 8004962:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004964:	2104      	movs	r1, #4
 8004966:	fa01 f202 	lsl.w	r2, r1, r2
 800496a:	605a      	str	r2, [r3, #4]

      /* DMA peripheral state is not updated in Half Transfer */
      /* but in Transfer Complete case */

      if (hdma->XferHalfCpltCallback != NULL)
 800496c:	687b      	ldr	r3, [r7, #4]
 800496e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004970:	2b00      	cmp	r3, #0
 8004972:	f000 8081 	beq.w	8004a78 <HAL_DMA_IRQHandler+0x174>
      {
        /* Half transfer callback */
        hdma->XferHalfCpltCallback(hdma);
 8004976:	687b      	ldr	r3, [r7, #4]
 8004978:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800497a:	6878      	ldr	r0, [r7, #4]
 800497c:	4798      	blx	r3
      if (hdma->XferHalfCpltCallback != NULL)
 800497e:	e07b      	b.n	8004a78 <HAL_DMA_IRQHandler+0x174>
      }
  }

  /* Transfer Complete Interrupt management ***********************************/
  else if ((0U != (flag_it & (DMA_FLAG_TC1 << (hdma->ChannelIndex & 0x1CU)))) && (0U != (source_it & DMA_IT_TC)))
 8004980:	687b      	ldr	r3, [r7, #4]
 8004982:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004984:	f003 031c 	and.w	r3, r3, #28
 8004988:	2202      	movs	r2, #2
 800498a:	409a      	lsls	r2, r3
 800498c:	68fb      	ldr	r3, [r7, #12]
 800498e:	4013      	ands	r3, r2
 8004990:	2b00      	cmp	r3, #0
 8004992:	d03d      	beq.n	8004a10 <HAL_DMA_IRQHandler+0x10c>
 8004994:	68bb      	ldr	r3, [r7, #8]
 8004996:	f003 0302 	and.w	r3, r3, #2
 800499a:	2b00      	cmp	r3, #0
 800499c:	d038      	beq.n	8004a10 <HAL_DMA_IRQHandler+0x10c>
  {
      if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 800499e:	687b      	ldr	r3, [r7, #4]
 80049a0:	681b      	ldr	r3, [r3, #0]
 80049a2:	681b      	ldr	r3, [r3, #0]
 80049a4:	f003 0320 	and.w	r3, r3, #32
 80049a8:	2b00      	cmp	r3, #0
 80049aa:	d10b      	bne.n	80049c4 <HAL_DMA_IRQHandler+0xc0>
      {
        /* Disable the transfer complete and error interrupt */
        __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);
 80049ac:	687b      	ldr	r3, [r7, #4]
 80049ae:	681b      	ldr	r3, [r3, #0]
 80049b0:	681a      	ldr	r2, [r3, #0]
 80049b2:	687b      	ldr	r3, [r7, #4]
 80049b4:	681b      	ldr	r3, [r3, #0]
 80049b6:	f022 020a 	bic.w	r2, r2, #10
 80049ba:	601a      	str	r2, [r3, #0]

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 80049bc:	687b      	ldr	r3, [r7, #4]
 80049be:	2201      	movs	r2, #1
 80049c0:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25
      }
      /* Clear the transfer complete flag */
      __HAL_DMA_CLEAR_FLAG(hdma, (DMA_FLAG_TC1 << (hdma->ChannelIndex & 0x1CU)));
 80049c4:	687b      	ldr	r3, [r7, #4]
 80049c6:	681b      	ldr	r3, [r3, #0]
 80049c8:	461a      	mov	r2, r3
 80049ca:	4b2e      	ldr	r3, [pc, #184]	@ (8004a84 <HAL_DMA_IRQHandler+0x180>)
 80049cc:	429a      	cmp	r2, r3
 80049ce:	d909      	bls.n	80049e4 <HAL_DMA_IRQHandler+0xe0>
 80049d0:	687b      	ldr	r3, [r7, #4]
 80049d2:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80049d4:	f003 031c 	and.w	r3, r3, #28
 80049d8:	4a2b      	ldr	r2, [pc, #172]	@ (8004a88 <HAL_DMA_IRQHandler+0x184>)
 80049da:	2102      	movs	r1, #2
 80049dc:	fa01 f303 	lsl.w	r3, r1, r3
 80049e0:	6053      	str	r3, [r2, #4]
 80049e2:	e008      	b.n	80049f6 <HAL_DMA_IRQHandler+0xf2>
 80049e4:	687b      	ldr	r3, [r7, #4]
 80049e6:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80049e8:	f003 031c 	and.w	r3, r3, #28
 80049ec:	4a27      	ldr	r2, [pc, #156]	@ (8004a8c <HAL_DMA_IRQHandler+0x188>)
 80049ee:	2102      	movs	r1, #2
 80049f0:	fa01 f303 	lsl.w	r3, r1, r3
 80049f4:	6053      	str	r3, [r2, #4]

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 80049f6:	687b      	ldr	r3, [r7, #4]
 80049f8:	2200      	movs	r2, #0
 80049fa:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

      if (hdma->XferCpltCallback != NULL)
 80049fe:	687b      	ldr	r3, [r7, #4]
 8004a00:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004a02:	2b00      	cmp	r3, #0
 8004a04:	d038      	beq.n	8004a78 <HAL_DMA_IRQHandler+0x174>
      {
        /* Transfer complete callback */
        hdma->XferCpltCallback(hdma);
 8004a06:	687b      	ldr	r3, [r7, #4]
 8004a08:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004a0a:	6878      	ldr	r0, [r7, #4]
 8004a0c:	4798      	blx	r3
      if (hdma->XferCpltCallback != NULL)
 8004a0e:	e033      	b.n	8004a78 <HAL_DMA_IRQHandler+0x174>
      }
  }

  /* Transfer Error Interrupt management **************************************/
  else if (((flag_it & (DMA_FLAG_TE1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_TE) != 0U))
 8004a10:	687b      	ldr	r3, [r7, #4]
 8004a12:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004a14:	f003 031c 	and.w	r3, r3, #28
 8004a18:	2208      	movs	r2, #8
 8004a1a:	409a      	lsls	r2, r3
 8004a1c:	68fb      	ldr	r3, [r7, #12]
 8004a1e:	4013      	ands	r3, r2
 8004a20:	2b00      	cmp	r3, #0
 8004a22:	d02a      	beq.n	8004a7a <HAL_DMA_IRQHandler+0x176>
 8004a24:	68bb      	ldr	r3, [r7, #8]
 8004a26:	f003 0308 	and.w	r3, r3, #8
 8004a2a:	2b00      	cmp	r3, #0
 8004a2c:	d025      	beq.n	8004a7a <HAL_DMA_IRQHandler+0x176>
  {
    /* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Disable ALL DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8004a2e:	687b      	ldr	r3, [r7, #4]
 8004a30:	681b      	ldr	r3, [r3, #0]
 8004a32:	681a      	ldr	r2, [r3, #0]
 8004a34:	687b      	ldr	r3, [r7, #4]
 8004a36:	681b      	ldr	r3, [r3, #0]
 8004a38:	f022 020e 	bic.w	r2, r2, #14
 8004a3c:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 8004a3e:	687b      	ldr	r3, [r7, #4]
 8004a40:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004a42:	f003 021c 	and.w	r2, r3, #28
 8004a46:	687b      	ldr	r3, [r7, #4]
 8004a48:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004a4a:	2101      	movs	r1, #1
 8004a4c:	fa01 f202 	lsl.w	r2, r1, r2
 8004a50:	605a      	str	r2, [r3, #4]

    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 8004a52:	687b      	ldr	r3, [r7, #4]
 8004a54:	2201      	movs	r2, #1
 8004a56:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8004a58:	687b      	ldr	r3, [r7, #4]
 8004a5a:	2201      	movs	r2, #1
 8004a5c:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8004a60:	687b      	ldr	r3, [r7, #4]
 8004a62:	2200      	movs	r2, #0
 8004a64:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    if (hdma->XferErrorCallback != NULL)
 8004a68:	687b      	ldr	r3, [r7, #4]
 8004a6a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004a6c:	2b00      	cmp	r3, #0
 8004a6e:	d004      	beq.n	8004a7a <HAL_DMA_IRQHandler+0x176>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8004a70:	687b      	ldr	r3, [r7, #4]
 8004a72:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004a74:	6878      	ldr	r0, [r7, #4]
 8004a76:	4798      	blx	r3
  }
  else
  {
    /* Nothing To Do */
  }
  return;
 8004a78:	bf00      	nop
 8004a7a:	bf00      	nop
}
 8004a7c:	3710      	adds	r7, #16
 8004a7e:	46bd      	mov	sp, r7
 8004a80:	bd80      	pop	{r7, pc}
 8004a82:	bf00      	nop
 8004a84:	40020080 	.word	0x40020080
 8004a88:	40020400 	.word	0x40020400
 8004a8c:	40020000 	.word	0x40020000

08004a90 <DMA_SetConfig>:
  * @param DstAddress The destination memory Buffer address
  * @param DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8004a90:	b480      	push	{r7}
 8004a92:	b085      	sub	sp, #20
 8004a94:	af00      	add	r7, sp, #0
 8004a96:	60f8      	str	r0, [r7, #12]
 8004a98:	60b9      	str	r1, [r7, #8]
 8004a9a:	607a      	str	r2, [r7, #4]
 8004a9c:	603b      	str	r3, [r7, #0]
  /* Clear the DMAMUX synchro overrun flag */
  hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8004a9e:	68fb      	ldr	r3, [r7, #12]
 8004aa0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004aa2:	68fa      	ldr	r2, [r7, #12]
 8004aa4:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 8004aa6:	605a      	str	r2, [r3, #4]

  if (hdma->DMAmuxRequestGen != NULL)
 8004aa8:	68fb      	ldr	r3, [r7, #12]
 8004aaa:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004aac:	2b00      	cmp	r3, #0
 8004aae:	d004      	beq.n	8004aba <DMA_SetConfig+0x2a>
  {
    /* Clear the DMAMUX request generator overrun flag */
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8004ab0:	68fb      	ldr	r3, [r7, #12]
 8004ab2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004ab4:	68fa      	ldr	r2, [r7, #12]
 8004ab6:	6dd2      	ldr	r2, [r2, #92]	@ 0x5c
 8004ab8:	605a      	str	r2, [r3, #4]
  }

  /* Clear all flags */
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 8004aba:	68fb      	ldr	r3, [r7, #12]
 8004abc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004abe:	f003 021c 	and.w	r2, r3, #28
 8004ac2:	68fb      	ldr	r3, [r7, #12]
 8004ac4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004ac6:	2101      	movs	r1, #1
 8004ac8:	fa01 f202 	lsl.w	r2, r1, r2
 8004acc:	605a      	str	r2, [r3, #4]

  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 8004ace:	68fb      	ldr	r3, [r7, #12]
 8004ad0:	681b      	ldr	r3, [r3, #0]
 8004ad2:	683a      	ldr	r2, [r7, #0]
 8004ad4:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if ((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8004ad6:	68fb      	ldr	r3, [r7, #12]
 8004ad8:	689b      	ldr	r3, [r3, #8]
 8004ada:	2b10      	cmp	r3, #16
 8004adc:	d108      	bne.n	8004af0 <DMA_SetConfig+0x60>
  {
    /* Configure DMA Channel destination address */
    hdma->Instance->CPAR = DstAddress;
 8004ade:	68fb      	ldr	r3, [r7, #12]
 8004ae0:	681b      	ldr	r3, [r3, #0]
 8004ae2:	687a      	ldr	r2, [r7, #4]
 8004ae4:	609a      	str	r2, [r3, #8]

    /* Configure DMA Channel source address */
    hdma->Instance->CMAR = SrcAddress;
 8004ae6:	68fb      	ldr	r3, [r7, #12]
 8004ae8:	681b      	ldr	r3, [r3, #0]
 8004aea:	68ba      	ldr	r2, [r7, #8]
 8004aec:	60da      	str	r2, [r3, #12]
    hdma->Instance->CPAR = SrcAddress;

    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
  }
}
 8004aee:	e007      	b.n	8004b00 <DMA_SetConfig+0x70>
    hdma->Instance->CPAR = SrcAddress;
 8004af0:	68fb      	ldr	r3, [r7, #12]
 8004af2:	681b      	ldr	r3, [r3, #0]
 8004af4:	68ba      	ldr	r2, [r7, #8]
 8004af6:	609a      	str	r2, [r3, #8]
    hdma->Instance->CMAR = DstAddress;
 8004af8:	68fb      	ldr	r3, [r7, #12]
 8004afa:	681b      	ldr	r3, [r3, #0]
 8004afc:	687a      	ldr	r2, [r7, #4]
 8004afe:	60da      	str	r2, [r3, #12]
}
 8004b00:	bf00      	nop
 8004b02:	3714      	adds	r7, #20
 8004b04:	46bd      	mov	sp, r7
 8004b06:	bc80      	pop	{r7}
 8004b08:	4770      	bx	lr
	...

08004b0c <DMA_CalcDMAMUXChannelBaseAndMask>:
  * @param hdma Pointer to a DMA_HandleTypeDef structure that contains
  *             the configuration information for the specified DMA Channel.
  * @retval None
  */
static void DMA_CalcDMAMUXChannelBaseAndMask(DMA_HandleTypeDef *hdma)
{
 8004b0c:	b480      	push	{r7}
 8004b0e:	b085      	sub	sp, #20
 8004b10:	af00      	add	r7, sp, #0
 8004b12:	6078      	str	r0, [r7, #4]
  uint32_t channel_number;

  /* check if instance is not outside the DMA channel range */
  if ((uint32_t)hdma->Instance < (uint32_t)DMA2_Channel1)
 8004b14:	687b      	ldr	r3, [r7, #4]
 8004b16:	681b      	ldr	r3, [r3, #0]
 8004b18:	461a      	mov	r2, r3
 8004b1a:	4b1c      	ldr	r3, [pc, #112]	@ (8004b8c <DMA_CalcDMAMUXChannelBaseAndMask+0x80>)
 8004b1c:	429a      	cmp	r2, r3
 8004b1e:	d813      	bhi.n	8004b48 <DMA_CalcDMAMUXChannelBaseAndMask+0x3c>
  {
    /* DMA1 */
    /* Associate a DMA Channel to a DMAMUX channel */
    hdma->DMAmuxChannel = (DMAMUX1_Channel0 + (hdma->ChannelIndex >> 2U));
 8004b20:	687b      	ldr	r3, [r7, #4]
 8004b22:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004b24:	089b      	lsrs	r3, r3, #2
 8004b26:	009b      	lsls	r3, r3, #2
 8004b28:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 8004b2c:	f503 3302 	add.w	r3, r3, #133120	@ 0x20800
 8004b30:	687a      	ldr	r2, [r7, #4]
 8004b32:	6493      	str	r3, [r2, #72]	@ 0x48

    /* Prepare channel_number used for DMAmuxChannelStatusMask computation */
    channel_number = (((uint32_t)hdma->Instance & 0xFFU) - 8U) / 20U;
 8004b34:	687b      	ldr	r3, [r7, #4]
 8004b36:	681b      	ldr	r3, [r3, #0]
 8004b38:	b2db      	uxtb	r3, r3
 8004b3a:	3b08      	subs	r3, #8
 8004b3c:	4a14      	ldr	r2, [pc, #80]	@ (8004b90 <DMA_CalcDMAMUXChannelBaseAndMask+0x84>)
 8004b3e:	fba2 2303 	umull	r2, r3, r2, r3
 8004b42:	091b      	lsrs	r3, r3, #4
 8004b44:	60fb      	str	r3, [r7, #12]
 8004b46:	e011      	b.n	8004b6c <DMA_CalcDMAMUXChannelBaseAndMask+0x60>
  }
  else
  {
    /* DMA2 */
    /* Associate a DMA Channel to a DMAMUX channel */
    hdma->DMAmuxChannel = (DMAMUX1_Channel7 + (hdma->ChannelIndex >> 2U));
 8004b48:	687b      	ldr	r3, [r7, #4]
 8004b4a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004b4c:	089b      	lsrs	r3, r3, #2
 8004b4e:	009a      	lsls	r2, r3, #2
 8004b50:	4b10      	ldr	r3, [pc, #64]	@ (8004b94 <DMA_CalcDMAMUXChannelBaseAndMask+0x88>)
 8004b52:	4413      	add	r3, r2
 8004b54:	687a      	ldr	r2, [r7, #4]
 8004b56:	6493      	str	r3, [r2, #72]	@ 0x48

    /* Prepare channel_number used for DMAmuxChannelStatusMask computation */
    channel_number = (((((uint32_t)hdma->Instance & 0xFFU) - 8U) / 20U) + 7U);
 8004b58:	687b      	ldr	r3, [r7, #4]
 8004b5a:	681b      	ldr	r3, [r3, #0]
 8004b5c:	b2db      	uxtb	r3, r3
 8004b5e:	3b08      	subs	r3, #8
 8004b60:	4a0b      	ldr	r2, [pc, #44]	@ (8004b90 <DMA_CalcDMAMUXChannelBaseAndMask+0x84>)
 8004b62:	fba2 2303 	umull	r2, r3, r2, r3
 8004b66:	091b      	lsrs	r3, r3, #4
 8004b68:	3307      	adds	r3, #7
 8004b6a:	60fb      	str	r3, [r7, #12]
  }

  /* Initialize the field DMAmuxChannelStatus to DMAMUX1_ChannelStatus base */
  hdma->DMAmuxChannelStatus = DMAMUX1_ChannelStatus;
 8004b6c:	687b      	ldr	r3, [r7, #4]
 8004b6e:	4a0a      	ldr	r2, [pc, #40]	@ (8004b98 <DMA_CalcDMAMUXChannelBaseAndMask+0x8c>)
 8004b70:	64da      	str	r2, [r3, #76]	@ 0x4c

  /* Initialize the field DMAmuxChannelStatusMask with the corresponding index of the DMAMUX channel selected for the current ChannelIndex */
  hdma->DMAmuxChannelStatusMask = 1UL << (channel_number & 0x1FU);
 8004b72:	68fb      	ldr	r3, [r7, #12]
 8004b74:	f003 031f 	and.w	r3, r3, #31
 8004b78:	2201      	movs	r2, #1
 8004b7a:	409a      	lsls	r2, r3
 8004b7c:	687b      	ldr	r3, [r7, #4]
 8004b7e:	651a      	str	r2, [r3, #80]	@ 0x50
}
 8004b80:	bf00      	nop
 8004b82:	3714      	adds	r7, #20
 8004b84:	46bd      	mov	sp, r7
 8004b86:	bc80      	pop	{r7}
 8004b88:	4770      	bx	lr
 8004b8a:	bf00      	nop
 8004b8c:	40020407 	.word	0x40020407
 8004b90:	cccccccd 	.word	0xcccccccd
 8004b94:	4002081c 	.word	0x4002081c
 8004b98:	40020880 	.word	0x40020880

08004b9c <DMA_CalcDMAMUXRequestGenBaseAndMask>:
  *             the configuration information for the specified DMA Channel.
  * @retval None
  */

static void DMA_CalcDMAMUXRequestGenBaseAndMask(DMA_HandleTypeDef *hdma)
{
 8004b9c:	b480      	push	{r7}
 8004b9e:	b085      	sub	sp, #20
 8004ba0:	af00      	add	r7, sp, #0
 8004ba2:	6078      	str	r0, [r7, #4]
  uint32_t request =  hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID;
 8004ba4:	687b      	ldr	r3, [r7, #4]
 8004ba6:	685b      	ldr	r3, [r3, #4]
 8004ba8:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8004bac:	60fb      	str	r3, [r7, #12]

  /* DMA Channels are connected to DMAMUX1 request generator blocks*/
  hdma->DMAmuxRequestGen = (DMAMUX_RequestGen_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_RequestGenerator0) + ((request - 1U) * 4U)));
 8004bae:	68fa      	ldr	r2, [r7, #12]
 8004bb0:	4b0a      	ldr	r3, [pc, #40]	@ (8004bdc <DMA_CalcDMAMUXRequestGenBaseAndMask+0x40>)
 8004bb2:	4413      	add	r3, r2
 8004bb4:	009b      	lsls	r3, r3, #2
 8004bb6:	461a      	mov	r2, r3
 8004bb8:	687b      	ldr	r3, [r7, #4]
 8004bba:	655a      	str	r2, [r3, #84]	@ 0x54

  hdma->DMAmuxRequestGenStatus = DMAMUX1_RequestGenStatus;
 8004bbc:	687b      	ldr	r3, [r7, #4]
 8004bbe:	4a08      	ldr	r2, [pc, #32]	@ (8004be0 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x44>)
 8004bc0:	659a      	str	r2, [r3, #88]	@ 0x58

  /* here "Request" is either DMA_REQUEST_GENERATOR0 to DMA_REQUEST_GENERATOR3, i.e. <= 4*/
  hdma->DMAmuxRequestGenStatusMask = 1UL << ((request - 1U) & 0x3U);
 8004bc2:	68fb      	ldr	r3, [r7, #12]
 8004bc4:	3b01      	subs	r3, #1
 8004bc6:	f003 0303 	and.w	r3, r3, #3
 8004bca:	2201      	movs	r2, #1
 8004bcc:	409a      	lsls	r2, r3
 8004bce:	687b      	ldr	r3, [r7, #4]
 8004bd0:	65da      	str	r2, [r3, #92]	@ 0x5c
}
 8004bd2:	bf00      	nop
 8004bd4:	3714      	adds	r7, #20
 8004bd6:	46bd      	mov	sp, r7
 8004bd8:	bc80      	pop	{r7}
 8004bda:	4770      	bx	lr
 8004bdc:	1000823f 	.word	0x1000823f
 8004be0:	40020940 	.word	0x40020940

08004be4 <HAL_FLASH_Program>:
  *                are stored the data for the row fast program.
  *
  * @retval HAL_StatusTypeDef HAL Status
  */
HAL_StatusTypeDef HAL_FLASH_Program(uint32_t TypeProgram, uint32_t Address, uint64_t Data)
{
 8004be4:	b580      	push	{r7, lr}
 8004be6:	b086      	sub	sp, #24
 8004be8:	af00      	add	r7, sp, #0
 8004bea:	60f8      	str	r0, [r7, #12]
 8004bec:	60b9      	str	r1, [r7, #8]
 8004bee:	e9c7 2300 	strd	r2, r3, [r7]
  assert_param(IS_FLASH_TYPEPROGRAM(TypeProgram));
  assert_param(IS_ADDR_ALIGNED_64BITS(Address));
  assert_param(IS_FLASH_PROGRAM_ADDRESS(Address));

  /* Process Locked */
  __HAL_LOCK(&pFlash);
 8004bf2:	4b1c      	ldr	r3, [pc, #112]	@ (8004c64 <HAL_FLASH_Program+0x80>)
 8004bf4:	781b      	ldrb	r3, [r3, #0]
 8004bf6:	2b01      	cmp	r3, #1
 8004bf8:	d101      	bne.n	8004bfe <HAL_FLASH_Program+0x1a>
 8004bfa:	2302      	movs	r3, #2
 8004bfc:	e02d      	b.n	8004c5a <HAL_FLASH_Program+0x76>
 8004bfe:	4b19      	ldr	r3, [pc, #100]	@ (8004c64 <HAL_FLASH_Program+0x80>)
 8004c00:	2201      	movs	r2, #1
 8004c02:	701a      	strb	r2, [r3, #0]

  /* Reset error code */
  pFlash.ErrorCode = HAL_FLASH_ERROR_NONE;
 8004c04:	4b17      	ldr	r3, [pc, #92]	@ (8004c64 <HAL_FLASH_Program+0x80>)
 8004c06:	2200      	movs	r2, #0
 8004c08:	605a      	str	r2, [r3, #4]

  /* Verify that next operation can be proceed */
  status = FLASH_WaitForLastOperation(FLASH_TIMEOUT_VALUE);
 8004c0a:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 8004c0e:	f000 f869 	bl	8004ce4 <FLASH_WaitForLastOperation>
 8004c12:	4603      	mov	r3, r0
 8004c14:	75fb      	strb	r3, [r7, #23]

  if (status == HAL_OK)
 8004c16:	7dfb      	ldrb	r3, [r7, #23]
 8004c18:	2b00      	cmp	r3, #0
 8004c1a:	d11a      	bne.n	8004c52 <HAL_FLASH_Program+0x6e>
  {
    if (TypeProgram == FLASH_TYPEPROGRAM_DOUBLEWORD)
 8004c1c:	68fb      	ldr	r3, [r7, #12]
 8004c1e:	2b01      	cmp	r3, #1
 8004c20:	d105      	bne.n	8004c2e <HAL_FLASH_Program+0x4a>
    {
      /* Check the parameters */
      assert_param(IS_FLASH_PROGRAM_ADDRESS(Address));

      /* Program double-word (64-bit) at a specified address */
      FLASH_Program_DoubleWord(Address, Data);
 8004c22:	e9d7 2300 	ldrd	r2, r3, [r7]
 8004c26:	68b8      	ldr	r0, [r7, #8]
 8004c28:	f000 f8be 	bl	8004da8 <FLASH_Program_DoubleWord>
 8004c2c:	e004      	b.n	8004c38 <HAL_FLASH_Program+0x54>
    {
      /* Check the parameters */
      assert_param(IS_FLASH_FAST_PROGRAM_ADDRESS(Address));

      /* Fast program a 32 double-word (64-bit) row at a specified address */
      FLASH_Program_Fast(Address, (uint32_t)Data);
 8004c2e:	683b      	ldr	r3, [r7, #0]
 8004c30:	4619      	mov	r1, r3
 8004c32:	68b8      	ldr	r0, [r7, #8]
 8004c34:	f000 f8de 	bl	8004df4 <FLASH_Program_Fast>
    }

    /* Wait for last operation to be completed */
    status = FLASH_WaitForLastOperation(FLASH_TIMEOUT_VALUE);
 8004c38:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 8004c3c:	f000 f852 	bl	8004ce4 <FLASH_WaitForLastOperation>
 8004c40:	4603      	mov	r3, r0
 8004c42:	75fb      	strb	r3, [r7, #23]

    /* If the program operation is completed, disable the PG or FSTPG Bit */
#ifdef CORE_CM0PLUS
    CLEAR_BIT(FLASH->C2CR, TypeProgram);
#else
    CLEAR_BIT(FLASH->CR, TypeProgram);
 8004c44:	4b08      	ldr	r3, [pc, #32]	@ (8004c68 <HAL_FLASH_Program+0x84>)
 8004c46:	695a      	ldr	r2, [r3, #20]
 8004c48:	68fb      	ldr	r3, [r7, #12]
 8004c4a:	43db      	mvns	r3, r3
 8004c4c:	4906      	ldr	r1, [pc, #24]	@ (8004c68 <HAL_FLASH_Program+0x84>)
 8004c4e:	4013      	ands	r3, r2
 8004c50:	614b      	str	r3, [r1, #20]
#endif
  }

  /* Process Unlocked */
  __HAL_UNLOCK(&pFlash);
 8004c52:	4b04      	ldr	r3, [pc, #16]	@ (8004c64 <HAL_FLASH_Program+0x80>)
 8004c54:	2200      	movs	r2, #0
 8004c56:	701a      	strb	r2, [r3, #0]

  /* return status */
  return status;
 8004c58:	7dfb      	ldrb	r3, [r7, #23]
}
 8004c5a:	4618      	mov	r0, r3
 8004c5c:	3718      	adds	r7, #24
 8004c5e:	46bd      	mov	sp, r7
 8004c60:	bd80      	pop	{r7, pc}
 8004c62:	bf00      	nop
 8004c64:	20000460 	.word	0x20000460
 8004c68:	58004000 	.word	0x58004000

08004c6c <HAL_FLASH_Unlock>:
/**
  * @brief  Unlock the FLASH control register access.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_FLASH_Unlock(void)
{
 8004c6c:	b480      	push	{r7}
 8004c6e:	b083      	sub	sp, #12
 8004c70:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef status = HAL_OK;
 8004c72:	2300      	movs	r3, #0
 8004c74:	71fb      	strb	r3, [r7, #7]

  if (READ_BIT(FLASH->CR, FLASH_CR_LOCK) != 0U)
 8004c76:	4b0b      	ldr	r3, [pc, #44]	@ (8004ca4 <HAL_FLASH_Unlock+0x38>)
 8004c78:	695b      	ldr	r3, [r3, #20]
 8004c7a:	2b00      	cmp	r3, #0
 8004c7c:	da0b      	bge.n	8004c96 <HAL_FLASH_Unlock+0x2a>
  {
    /* Authorize the FLASH Registers access */
    WRITE_REG(FLASH->KEYR, FLASH_KEY1);
 8004c7e:	4b09      	ldr	r3, [pc, #36]	@ (8004ca4 <HAL_FLASH_Unlock+0x38>)
 8004c80:	4a09      	ldr	r2, [pc, #36]	@ (8004ca8 <HAL_FLASH_Unlock+0x3c>)
 8004c82:	609a      	str	r2, [r3, #8]
    WRITE_REG(FLASH->KEYR, FLASH_KEY2);
 8004c84:	4b07      	ldr	r3, [pc, #28]	@ (8004ca4 <HAL_FLASH_Unlock+0x38>)
 8004c86:	4a09      	ldr	r2, [pc, #36]	@ (8004cac <HAL_FLASH_Unlock+0x40>)
 8004c88:	609a      	str	r2, [r3, #8]

    /* verify Flash is unlock */
    if (READ_BIT(FLASH->CR, FLASH_CR_LOCK) != 0U)
 8004c8a:	4b06      	ldr	r3, [pc, #24]	@ (8004ca4 <HAL_FLASH_Unlock+0x38>)
 8004c8c:	695b      	ldr	r3, [r3, #20]
 8004c8e:	2b00      	cmp	r3, #0
 8004c90:	da01      	bge.n	8004c96 <HAL_FLASH_Unlock+0x2a>
    {
      status = HAL_ERROR;
 8004c92:	2301      	movs	r3, #1
 8004c94:	71fb      	strb	r3, [r7, #7]
    }
  }

  return status;
 8004c96:	79fb      	ldrb	r3, [r7, #7]
}
 8004c98:	4618      	mov	r0, r3
 8004c9a:	370c      	adds	r7, #12
 8004c9c:	46bd      	mov	sp, r7
 8004c9e:	bc80      	pop	{r7}
 8004ca0:	4770      	bx	lr
 8004ca2:	bf00      	nop
 8004ca4:	58004000 	.word	0x58004000
 8004ca8:	45670123 	.word	0x45670123
 8004cac:	cdef89ab 	.word	0xcdef89ab

08004cb0 <HAL_FLASH_Lock>:
/**
  * @brief  Lock the FLASH control register access.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_FLASH_Lock(void)
{
 8004cb0:	b480      	push	{r7}
 8004cb2:	b083      	sub	sp, #12
 8004cb4:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef status = HAL_OK;
 8004cb6:	2300      	movs	r3, #0
 8004cb8:	71fb      	strb	r3, [r7, #7]

  /* Set the LOCK Bit to lock the FLASH Registers access */
  /* @Note  The lock and unlock procedure is done only using CR registers even from CPU2 */
  SET_BIT(FLASH->CR, FLASH_CR_LOCK);
 8004cba:	4b09      	ldr	r3, [pc, #36]	@ (8004ce0 <HAL_FLASH_Lock+0x30>)
 8004cbc:	695b      	ldr	r3, [r3, #20]
 8004cbe:	4a08      	ldr	r2, [pc, #32]	@ (8004ce0 <HAL_FLASH_Lock+0x30>)
 8004cc0:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8004cc4:	6153      	str	r3, [r2, #20]

  /* verify Flash is locked */
  if (READ_BIT(FLASH->CR, FLASH_CR_LOCK) == 0U)
 8004cc6:	4b06      	ldr	r3, [pc, #24]	@ (8004ce0 <HAL_FLASH_Lock+0x30>)
 8004cc8:	695b      	ldr	r3, [r3, #20]
 8004cca:	2b00      	cmp	r3, #0
 8004ccc:	db01      	blt.n	8004cd2 <HAL_FLASH_Lock+0x22>
  {
    status = HAL_ERROR;
 8004cce:	2301      	movs	r3, #1
 8004cd0:	71fb      	strb	r3, [r7, #7]
  }

  return status;
 8004cd2:	79fb      	ldrb	r3, [r7, #7]
}
 8004cd4:	4618      	mov	r0, r3
 8004cd6:	370c      	adds	r7, #12
 8004cd8:	46bd      	mov	sp, r7
 8004cda:	bc80      	pop	{r7}
 8004cdc:	4770      	bx	lr
 8004cde:	bf00      	nop
 8004ce0:	58004000 	.word	0x58004000

08004ce4 <FLASH_WaitForLastOperation>:
  * @brief  Wait for a FLASH operation to complete.
  * @param  Timeout Maximum flash operation timeout
  * @retval HAL_StatusTypeDef HAL Status
  */
HAL_StatusTypeDef FLASH_WaitForLastOperation(uint32_t Timeout)
{
 8004ce4:	b580      	push	{r7, lr}
 8004ce6:	b084      	sub	sp, #16
 8004ce8:	af00      	add	r7, sp, #0
 8004cea:	6078      	str	r0, [r7, #4]
  uint32_t error;
  uint32_t tickstart = HAL_GetTick();
 8004cec:	f7fd faf2 	bl	80022d4 <HAL_GetTick>
 8004cf0:	60f8      	str	r0, [r7, #12]

  /* Wait for the FLASH operation to complete by polling on BUSY flag to be reset.
     Even if the FLASH operation fails, the BUSY flag will be reset and an error
     flag will be set */
  while (__HAL_FLASH_GET_FLAG(FLASH_FLAG_BSY))
 8004cf2:	e009      	b.n	8004d08 <FLASH_WaitForLastOperation+0x24>
  {
    if ((HAL_GetTick() - tickstart) >= Timeout)
 8004cf4:	f7fd faee 	bl	80022d4 <HAL_GetTick>
 8004cf8:	4602      	mov	r2, r0
 8004cfa:	68fb      	ldr	r3, [r7, #12]
 8004cfc:	1ad3      	subs	r3, r2, r3
 8004cfe:	687a      	ldr	r2, [r7, #4]
 8004d00:	429a      	cmp	r2, r3
 8004d02:	d801      	bhi.n	8004d08 <FLASH_WaitForLastOperation+0x24>
    {
      return HAL_TIMEOUT;
 8004d04:	2303      	movs	r3, #3
 8004d06:	e046      	b.n	8004d96 <FLASH_WaitForLastOperation+0xb2>
  while (__HAL_FLASH_GET_FLAG(FLASH_FLAG_BSY))
 8004d08:	4b25      	ldr	r3, [pc, #148]	@ (8004da0 <FLASH_WaitForLastOperation+0xbc>)
 8004d0a:	691b      	ldr	r3, [r3, #16]
 8004d0c:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8004d10:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8004d14:	d0ee      	beq.n	8004cf4 <FLASH_WaitForLastOperation+0x10>
  /* check flash errors. Only ECC correction can be checked here as ECCD
      generates NMI */
#ifdef CORE_CM0PLUS
  error = FLASH->C2SR;
#else
  error = FLASH->SR;
 8004d16:	4b22      	ldr	r3, [pc, #136]	@ (8004da0 <FLASH_WaitForLastOperation+0xbc>)
 8004d18:	691b      	ldr	r3, [r3, #16]
 8004d1a:	60bb      	str	r3, [r7, #8]
#endif

  /* Check FLASH End of Operation flag */
  if ((error & FLASH_FLAG_EOP) != 0U)
 8004d1c:	68bb      	ldr	r3, [r7, #8]
 8004d1e:	f003 0301 	and.w	r3, r3, #1
 8004d22:	2b00      	cmp	r3, #0
 8004d24:	d002      	beq.n	8004d2c <FLASH_WaitForLastOperation+0x48>
  {
    /* Clear FLASH End of Operation pending bit */
    __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_EOP);
 8004d26:	4b1e      	ldr	r3, [pc, #120]	@ (8004da0 <FLASH_WaitForLastOperation+0xbc>)
 8004d28:	2201      	movs	r2, #1
 8004d2a:	611a      	str	r2, [r3, #16]
  }

  /* Now update error variable to only error value */
  error &= FLASH_FLAG_SR_ERRORS;
 8004d2c:	68ba      	ldr	r2, [r7, #8]
 8004d2e:	f24c 33fa 	movw	r3, #50170	@ 0xc3fa
 8004d32:	4013      	ands	r3, r2
 8004d34:	60bb      	str	r3, [r7, #8]

  /* clear error flags */
  __HAL_FLASH_CLEAR_FLAG(error);
 8004d36:	68bb      	ldr	r3, [r7, #8]
 8004d38:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8004d3c:	d307      	bcc.n	8004d4e <FLASH_WaitForLastOperation+0x6a>
 8004d3e:	4b18      	ldr	r3, [pc, #96]	@ (8004da0 <FLASH_WaitForLastOperation+0xbc>)
 8004d40:	699a      	ldr	r2, [r3, #24]
 8004d42:	68bb      	ldr	r3, [r7, #8]
 8004d44:	f003 4340 	and.w	r3, r3, #3221225472	@ 0xc0000000
 8004d48:	4915      	ldr	r1, [pc, #84]	@ (8004da0 <FLASH_WaitForLastOperation+0xbc>)
 8004d4a:	4313      	orrs	r3, r2
 8004d4c:	618b      	str	r3, [r1, #24]
 8004d4e:	68bb      	ldr	r3, [r7, #8]
 8004d50:	f023 4340 	bic.w	r3, r3, #3221225472	@ 0xc0000000
 8004d54:	2b00      	cmp	r3, #0
 8004d56:	d004      	beq.n	8004d62 <FLASH_WaitForLastOperation+0x7e>
 8004d58:	4a11      	ldr	r2, [pc, #68]	@ (8004da0 <FLASH_WaitForLastOperation+0xbc>)
 8004d5a:	68bb      	ldr	r3, [r7, #8]
 8004d5c:	f023 4340 	bic.w	r3, r3, #3221225472	@ 0xc0000000
 8004d60:	6113      	str	r3, [r2, #16]

  if (error != 0U)
 8004d62:	68bb      	ldr	r3, [r7, #8]
 8004d64:	2b00      	cmp	r3, #0
 8004d66:	d00e      	beq.n	8004d86 <FLASH_WaitForLastOperation+0xa2>
  {
    /*Save the error code*/
    pFlash.ErrorCode = error;
 8004d68:	4a0e      	ldr	r2, [pc, #56]	@ (8004da4 <FLASH_WaitForLastOperation+0xc0>)
 8004d6a:	68bb      	ldr	r3, [r7, #8]
 8004d6c:	6053      	str	r3, [r2, #4]

    return HAL_ERROR;
 8004d6e:	2301      	movs	r3, #1
 8004d70:	e011      	b.n	8004d96 <FLASH_WaitForLastOperation+0xb2>
  }

  /* Wait for control register to be written */
  while (__HAL_FLASH_GET_FLAG(FLASH_FLAG_CFGBSY))
  {
    if ((HAL_GetTick() - tickstart) >= Timeout)
 8004d72:	f7fd faaf 	bl	80022d4 <HAL_GetTick>
 8004d76:	4602      	mov	r2, r0
 8004d78:	68fb      	ldr	r3, [r7, #12]
 8004d7a:	1ad3      	subs	r3, r2, r3
 8004d7c:	687a      	ldr	r2, [r7, #4]
 8004d7e:	429a      	cmp	r2, r3
 8004d80:	d801      	bhi.n	8004d86 <FLASH_WaitForLastOperation+0xa2>
    {
      return HAL_TIMEOUT;
 8004d82:	2303      	movs	r3, #3
 8004d84:	e007      	b.n	8004d96 <FLASH_WaitForLastOperation+0xb2>
  while (__HAL_FLASH_GET_FLAG(FLASH_FLAG_CFGBSY))
 8004d86:	4b06      	ldr	r3, [pc, #24]	@ (8004da0 <FLASH_WaitForLastOperation+0xbc>)
 8004d88:	691b      	ldr	r3, [r3, #16]
 8004d8a:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8004d8e:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8004d92:	d0ee      	beq.n	8004d72 <FLASH_WaitForLastOperation+0x8e>
    }
  }

  return HAL_OK;
 8004d94:	2300      	movs	r3, #0
}
 8004d96:	4618      	mov	r0, r3
 8004d98:	3710      	adds	r7, #16
 8004d9a:	46bd      	mov	sp, r7
 8004d9c:	bd80      	pop	{r7, pc}
 8004d9e:	bf00      	nop
 8004da0:	58004000 	.word	0x58004000
 8004da4:	20000460 	.word	0x20000460

08004da8 <FLASH_Program_DoubleWord>:
  * @param  Address Specifies the address to be programmed.
  * @param  Data Specifies the data to be programmed.
  * @retval None
  */
static void FLASH_Program_DoubleWord(uint32_t Address, uint64_t Data)
{
 8004da8:	b480      	push	{r7}
 8004daa:	b085      	sub	sp, #20
 8004dac:	af00      	add	r7, sp, #0
 8004dae:	60f8      	str	r0, [r7, #12]
 8004db0:	e9c7 2300 	strd	r2, r3, [r7]
#ifdef CORE_CM0PLUS
  /* Set PG bit */
  SET_BIT(FLASH->C2CR, FLASH_CR_PG);
#else
  /* Set PG bit */
  SET_BIT(FLASH->CR, FLASH_CR_PG);
 8004db4:	4b0e      	ldr	r3, [pc, #56]	@ (8004df0 <FLASH_Program_DoubleWord+0x48>)
 8004db6:	695b      	ldr	r3, [r3, #20]
 8004db8:	4a0d      	ldr	r2, [pc, #52]	@ (8004df0 <FLASH_Program_DoubleWord+0x48>)
 8004dba:	f043 0301 	orr.w	r3, r3, #1
 8004dbe:	6153      	str	r3, [r2, #20]
#endif

  /* Program first word */
  *(uint32_t *)Address = (uint32_t)Data;
 8004dc0:	68fb      	ldr	r3, [r7, #12]
 8004dc2:	683a      	ldr	r2, [r7, #0]
 8004dc4:	601a      	str	r2, [r3, #0]
  __ASM volatile ("isb 0xF":::"memory");
 8004dc6:	f3bf 8f6f 	isb	sy
}
 8004dca:	bf00      	nop
  /* Barrier to ensure programming is performed in 2 steps, in right order
    (independently of compiler optimization behavior) */
  __ISB();

  /* Program second word */
  *(uint32_t *)(Address + 4U) = (uint32_t)(Data >> 32U);
 8004dcc:	e9d7 0100 	ldrd	r0, r1, [r7]
 8004dd0:	f04f 0200 	mov.w	r2, #0
 8004dd4:	f04f 0300 	mov.w	r3, #0
 8004dd8:	000a      	movs	r2, r1
 8004dda:	2300      	movs	r3, #0
 8004ddc:	68f9      	ldr	r1, [r7, #12]
 8004dde:	3104      	adds	r1, #4
 8004de0:	4613      	mov	r3, r2
 8004de2:	600b      	str	r3, [r1, #0]
}
 8004de4:	bf00      	nop
 8004de6:	3714      	adds	r7, #20
 8004de8:	46bd      	mov	sp, r7
 8004dea:	bc80      	pop	{r7}
 8004dec:	4770      	bx	lr
 8004dee:	bf00      	nop
 8004df0:	58004000 	.word	0x58004000

08004df4 <FLASH_Program_Fast>:
#ifdef CORE_CM0PLUS
static __RAM_FUNC void FLASH_Program_Fast(uint32_t Address, uint32_t DataAddress)
#else
static void FLASH_Program_Fast(uint32_t Address, uint32_t DataAddress)
#endif
{
 8004df4:	b480      	push	{r7}
 8004df6:	b089      	sub	sp, #36	@ 0x24
 8004df8:	af00      	add	r7, sp, #0
 8004dfa:	6078      	str	r0, [r7, #4]
 8004dfc:	6039      	str	r1, [r7, #0]
  uint8_t row_index = (2 * FLASH_NB_DOUBLE_WORDS_IN_ROW);
 8004dfe:	2340      	movs	r3, #64	@ 0x40
 8004e00:	77fb      	strb	r3, [r7, #31]
  __IO uint32_t *dest_addr = (__IO uint32_t *)Address;
 8004e02:	687b      	ldr	r3, [r7, #4]
 8004e04:	61bb      	str	r3, [r7, #24]
  __IO uint32_t *src_addr = (__IO uint32_t *)DataAddress;
 8004e06:	683b      	ldr	r3, [r7, #0]
 8004e08:	617b      	str	r3, [r7, #20]

  /* Set FSTPG bit */
#ifdef CORE_CM0PLUS
  SET_BIT(FLASH->C2CR, FLASH_CR_FSTPG);
#else
  SET_BIT(FLASH->CR, FLASH_CR_FSTPG);
 8004e0a:	4b18      	ldr	r3, [pc, #96]	@ (8004e6c <FLASH_Program_Fast+0x78>)
 8004e0c:	695b      	ldr	r3, [r3, #20]
 8004e0e:	4a17      	ldr	r2, [pc, #92]	@ (8004e6c <FLASH_Program_Fast+0x78>)
 8004e10:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8004e14:	6153      	str	r3, [r2, #20]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8004e16:	f3ef 8310 	mrs	r3, PRIMASK
 8004e1a:	60fb      	str	r3, [r7, #12]
  return(result);
 8004e1c:	68fb      	ldr	r3, [r7, #12]
#endif

  /* Enter critical section: row programming should not be longer than 7 ms */
  primask_bit = __get_PRIMASK();
 8004e1e:	613b      	str	r3, [r7, #16]
  __ASM volatile ("cpsid i" : : : "memory");
 8004e20:	b672      	cpsid	i
}
 8004e22:	bf00      	nop
  __disable_irq();

  /* Program the double word of the row */
  do
  {
    *dest_addr = *src_addr;
 8004e24:	697b      	ldr	r3, [r7, #20]
 8004e26:	681a      	ldr	r2, [r3, #0]
 8004e28:	69bb      	ldr	r3, [r7, #24]
 8004e2a:	601a      	str	r2, [r3, #0]
    dest_addr++;
 8004e2c:	69bb      	ldr	r3, [r7, #24]
 8004e2e:	3304      	adds	r3, #4
 8004e30:	61bb      	str	r3, [r7, #24]
    src_addr++;
 8004e32:	697b      	ldr	r3, [r7, #20]
 8004e34:	3304      	adds	r3, #4
 8004e36:	617b      	str	r3, [r7, #20]
    row_index--;
 8004e38:	7ffb      	ldrb	r3, [r7, #31]
 8004e3a:	3b01      	subs	r3, #1
 8004e3c:	77fb      	strb	r3, [r7, #31]
  }
  while (row_index != 0U);
 8004e3e:	7ffb      	ldrb	r3, [r7, #31]
 8004e40:	2b00      	cmp	r3, #0
 8004e42:	d1ef      	bne.n	8004e24 <FLASH_Program_Fast+0x30>

  /* wait for BSY in order to be sure that flash operation is ended before
     allowing prefetch in flash. Timeout does not return status, as it will
     be anyway done later */
  while (__HAL_FLASH_GET_FLAG(FLASH_FLAG_BSY) != 0U)
 8004e44:	bf00      	nop
 8004e46:	4b09      	ldr	r3, [pc, #36]	@ (8004e6c <FLASH_Program_Fast+0x78>)
 8004e48:	691b      	ldr	r3, [r3, #16]
 8004e4a:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8004e4e:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8004e52:	d0f8      	beq.n	8004e46 <FLASH_Program_Fast+0x52>
 8004e54:	693b      	ldr	r3, [r7, #16]
 8004e56:	60bb      	str	r3, [r7, #8]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004e58:	68bb      	ldr	r3, [r7, #8]
 8004e5a:	f383 8810 	msr	PRIMASK, r3
}
 8004e5e:	bf00      	nop
  {
  }

  /* Exit critical section: restore previous priority mask */
  __set_PRIMASK(primask_bit);
}
 8004e60:	bf00      	nop
 8004e62:	3724      	adds	r7, #36	@ 0x24
 8004e64:	46bd      	mov	sp, r7
 8004e66:	bc80      	pop	{r7}
 8004e68:	4770      	bx	lr
 8004e6a:	bf00      	nop
 8004e6c:	58004000 	.word	0x58004000

08004e70 <HAL_FLASHEx_Erase>:
  *         information on faulty page in case of error (0xFFFFFFFF means that all
  *         the pages have been correctly erased)
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_FLASHEx_Erase(FLASH_EraseInitTypeDef *pEraseInit, uint32_t *PageError)
{
 8004e70:	b580      	push	{r7, lr}
 8004e72:	b084      	sub	sp, #16
 8004e74:	af00      	add	r7, sp, #0
 8004e76:	6078      	str	r0, [r7, #4]
 8004e78:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_FLASH_TYPEERASE(pEraseInit->TypeErase));

  /* Process Locked */
  __HAL_LOCK(&pFlash);
 8004e7a:	4b28      	ldr	r3, [pc, #160]	@ (8004f1c <HAL_FLASHEx_Erase+0xac>)
 8004e7c:	781b      	ldrb	r3, [r3, #0]
 8004e7e:	2b01      	cmp	r3, #1
 8004e80:	d101      	bne.n	8004e86 <HAL_FLASHEx_Erase+0x16>
 8004e82:	2302      	movs	r3, #2
 8004e84:	e046      	b.n	8004f14 <HAL_FLASHEx_Erase+0xa4>
 8004e86:	4b25      	ldr	r3, [pc, #148]	@ (8004f1c <HAL_FLASHEx_Erase+0xac>)
 8004e88:	2201      	movs	r2, #1
 8004e8a:	701a      	strb	r2, [r3, #0]

  /* Reset error code */
  pFlash.ErrorCode = HAL_FLASH_ERROR_NONE;
 8004e8c:	4b23      	ldr	r3, [pc, #140]	@ (8004f1c <HAL_FLASHEx_Erase+0xac>)
 8004e8e:	2200      	movs	r2, #0
 8004e90:	605a      	str	r2, [r3, #4]

  /* Verify that next operation can be proceed */
  status = FLASH_WaitForLastOperation(FLASH_TIMEOUT_VALUE);
 8004e92:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 8004e96:	f7ff ff25 	bl	8004ce4 <FLASH_WaitForLastOperation>
 8004e9a:	4603      	mov	r3, r0
 8004e9c:	73fb      	strb	r3, [r7, #15]

  if (status == HAL_OK)
 8004e9e:	7bfb      	ldrb	r3, [r7, #15]
 8004ea0:	2b00      	cmp	r3, #0
 8004ea2:	d133      	bne.n	8004f0c <HAL_FLASHEx_Erase+0x9c>
  {
    if (pEraseInit->TypeErase == FLASH_TYPEERASE_MASSERASE)
 8004ea4:	687b      	ldr	r3, [r7, #4]
 8004ea6:	681b      	ldr	r3, [r3, #0]
 8004ea8:	2b04      	cmp	r3, #4
 8004eaa:	d108      	bne.n	8004ebe <HAL_FLASHEx_Erase+0x4e>
    {
      /* Mass erase to be done */
      FLASH_MassErase();
 8004eac:	f000 f838 	bl	8004f20 <FLASH_MassErase>

      /* Wait for last operation to be completed */
      status = FLASH_WaitForLastOperation(FLASH_TIMEOUT_VALUE);
 8004eb0:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 8004eb4:	f7ff ff16 	bl	8004ce4 <FLASH_WaitForLastOperation>
 8004eb8:	4603      	mov	r3, r0
 8004eba:	73fb      	strb	r3, [r7, #15]
 8004ebc:	e024      	b.n	8004f08 <HAL_FLASHEx_Erase+0x98>
      /* If operation is completed or interrupted, no need to clear the Mass Erase Bit */
    }
    else
    {
      /*Initialization of PageError variable*/
      *PageError = 0xFFFFFFFFU;
 8004ebe:	683b      	ldr	r3, [r7, #0]
 8004ec0:	f04f 32ff 	mov.w	r2, #4294967295
 8004ec4:	601a      	str	r2, [r3, #0]

      for (index = pEraseInit->Page; index < (pEraseInit->Page + pEraseInit->NbPages); index++)
 8004ec6:	687b      	ldr	r3, [r7, #4]
 8004ec8:	685b      	ldr	r3, [r3, #4]
 8004eca:	60bb      	str	r3, [r7, #8]
 8004ecc:	e012      	b.n	8004ef4 <HAL_FLASHEx_Erase+0x84>
      {
        /* Start erase page */
        FLASH_PageErase(index);
 8004ece:	68b8      	ldr	r0, [r7, #8]
 8004ed0:	f000 f836 	bl	8004f40 <FLASH_PageErase>

        /* Wait for last operation to be completed */
        status = FLASH_WaitForLastOperation(FLASH_TIMEOUT_VALUE);
 8004ed4:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 8004ed8:	f7ff ff04 	bl	8004ce4 <FLASH_WaitForLastOperation>
 8004edc:	4603      	mov	r3, r0
 8004ede:	73fb      	strb	r3, [r7, #15]

        if (status != HAL_OK)
 8004ee0:	7bfb      	ldrb	r3, [r7, #15]
 8004ee2:	2b00      	cmp	r3, #0
 8004ee4:	d003      	beq.n	8004eee <HAL_FLASHEx_Erase+0x7e>
        {
          /* In case of error, stop erase procedure and return the faulty address */
          *PageError = index;
 8004ee6:	683b      	ldr	r3, [r7, #0]
 8004ee8:	68ba      	ldr	r2, [r7, #8]
 8004eea:	601a      	str	r2, [r3, #0]
          break;
 8004eec:	e00a      	b.n	8004f04 <HAL_FLASHEx_Erase+0x94>
      for (index = pEraseInit->Page; index < (pEraseInit->Page + pEraseInit->NbPages); index++)
 8004eee:	68bb      	ldr	r3, [r7, #8]
 8004ef0:	3301      	adds	r3, #1
 8004ef2:	60bb      	str	r3, [r7, #8]
 8004ef4:	687b      	ldr	r3, [r7, #4]
 8004ef6:	685a      	ldr	r2, [r3, #4]
 8004ef8:	687b      	ldr	r3, [r7, #4]
 8004efa:	689b      	ldr	r3, [r3, #8]
 8004efc:	4413      	add	r3, r2
 8004efe:	68ba      	ldr	r2, [r7, #8]
 8004f00:	429a      	cmp	r2, r3
 8004f02:	d3e4      	bcc.n	8004ece <HAL_FLASHEx_Erase+0x5e>
        }
      }

      /* If operation is completed or interrupted, disable the Page Erase Bit */
      FLASH_AcknowledgePageErase();
 8004f04:	f000 f878 	bl	8004ff8 <FLASH_AcknowledgePageErase>
    }

    /* Flush the caches to be sure of the data consistency */
    FLASH_FlushCaches();
 8004f08:	f000 f832 	bl	8004f70 <FLASH_FlushCaches>
  }

  /* Process Unlocked */
  __HAL_UNLOCK(&pFlash);
 8004f0c:	4b03      	ldr	r3, [pc, #12]	@ (8004f1c <HAL_FLASHEx_Erase+0xac>)
 8004f0e:	2200      	movs	r2, #0
 8004f10:	701a      	strb	r2, [r3, #0]

  return status;
 8004f12:	7bfb      	ldrb	r3, [r7, #15]
}
 8004f14:	4618      	mov	r0, r3
 8004f16:	3710      	adds	r7, #16
 8004f18:	46bd      	mov	sp, r7
 8004f1a:	bd80      	pop	{r7, pc}
 8004f1c:	20000460 	.word	0x20000460

08004f20 <FLASH_MassErase>:
/**
  * @brief  Mass erase of FLASH memory.
  * @retval None
  */
static void FLASH_MassErase(void)
{
 8004f20:	b480      	push	{r7}
 8004f22:	af00      	add	r7, sp, #0
  /* Set the Mass Erase Bit and start bit */
#ifdef CORE_CM0PLUS
  SET_BIT(FLASH->C2CR, (FLASH_CR_MER | FLASH_CR_STRT));
#else
  SET_BIT(FLASH->CR, (FLASH_CR_MER | FLASH_CR_STRT));
 8004f24:	4b05      	ldr	r3, [pc, #20]	@ (8004f3c <FLASH_MassErase+0x1c>)
 8004f26:	695b      	ldr	r3, [r3, #20]
 8004f28:	4a04      	ldr	r2, [pc, #16]	@ (8004f3c <FLASH_MassErase+0x1c>)
 8004f2a:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8004f2e:	f043 0304 	orr.w	r3, r3, #4
 8004f32:	6153      	str	r3, [r2, #20]
#endif
}
 8004f34:	bf00      	nop
 8004f36:	46bd      	mov	sp, r7
 8004f38:	bc80      	pop	{r7}
 8004f3a:	4770      	bx	lr
 8004f3c:	58004000 	.word	0x58004000

08004f40 <FLASH_PageErase>:
  * @param  Page FLASH page to erase
  *         This parameter must be a value between 0 and (max number of pages in Flash - 1)
  * @retval None
  */
void FLASH_PageErase(uint32_t Page)
{
 8004f40:	b480      	push	{r7}
 8004f42:	b083      	sub	sp, #12
 8004f44:	af00      	add	r7, sp, #0
 8004f46:	6078      	str	r0, [r7, #4]

  /* Proceed to erase the page */
#ifdef CORE_CM0PLUS
  MODIFY_REG(FLASH->C2CR, FLASH_CR_PNB, ((Page << FLASH_CR_PNB_Pos) | FLASH_CR_PER | FLASH_CR_STRT));
#else
  MODIFY_REG(FLASH->CR, FLASH_CR_PNB, ((Page << FLASH_CR_PNB_Pos) | FLASH_CR_PER | FLASH_CR_STRT));
 8004f48:	4b08      	ldr	r3, [pc, #32]	@ (8004f6c <FLASH_PageErase+0x2c>)
 8004f4a:	695b      	ldr	r3, [r3, #20]
 8004f4c:	f423 727e 	bic.w	r2, r3, #1016	@ 0x3f8
 8004f50:	687b      	ldr	r3, [r7, #4]
 8004f52:	00db      	lsls	r3, r3, #3
 8004f54:	4313      	orrs	r3, r2
 8004f56:	4a05      	ldr	r2, [pc, #20]	@ (8004f6c <FLASH_PageErase+0x2c>)
 8004f58:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8004f5c:	f043 0302 	orr.w	r3, r3, #2
 8004f60:	6153      	str	r3, [r2, #20]
#endif
}
 8004f62:	bf00      	nop
 8004f64:	370c      	adds	r7, #12
 8004f66:	46bd      	mov	sp, r7
 8004f68:	bc80      	pop	{r7}
 8004f6a:	4770      	bx	lr
 8004f6c:	58004000 	.word	0x58004000

08004f70 <FLASH_FlushCaches>:
/**
  * @brief  Flush the instruction and data caches.
  * @retval None
  */
void FLASH_FlushCaches(void)
{
 8004f70:	b480      	push	{r7}
 8004f72:	af00      	add	r7, sp, #0
  /* Flush instruction cache  */
  if (READ_BIT(FLASH->ACR, FLASH_ACR_ICEN) == 1U)
 8004f74:	4b1f      	ldr	r3, [pc, #124]	@ (8004ff4 <FLASH_FlushCaches+0x84>)
 8004f76:	681b      	ldr	r3, [r3, #0]
 8004f78:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8004f7c:	2b01      	cmp	r3, #1
 8004f7e:	d117      	bne.n	8004fb0 <FLASH_FlushCaches+0x40>
  {
    /* Disable instruction cache  */
    __HAL_FLASH_INSTRUCTION_CACHE_DISABLE();
 8004f80:	4b1c      	ldr	r3, [pc, #112]	@ (8004ff4 <FLASH_FlushCaches+0x84>)
 8004f82:	681b      	ldr	r3, [r3, #0]
 8004f84:	4a1b      	ldr	r2, [pc, #108]	@ (8004ff4 <FLASH_FlushCaches+0x84>)
 8004f86:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8004f8a:	6013      	str	r3, [r2, #0]
    /* Reset instruction cache */
    __HAL_FLASH_INSTRUCTION_CACHE_RESET();
 8004f8c:	4b19      	ldr	r3, [pc, #100]	@ (8004ff4 <FLASH_FlushCaches+0x84>)
 8004f8e:	681b      	ldr	r3, [r3, #0]
 8004f90:	4a18      	ldr	r2, [pc, #96]	@ (8004ff4 <FLASH_FlushCaches+0x84>)
 8004f92:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 8004f96:	6013      	str	r3, [r2, #0]
 8004f98:	4b16      	ldr	r3, [pc, #88]	@ (8004ff4 <FLASH_FlushCaches+0x84>)
 8004f9a:	681b      	ldr	r3, [r3, #0]
 8004f9c:	4a15      	ldr	r2, [pc, #84]	@ (8004ff4 <FLASH_FlushCaches+0x84>)
 8004f9e:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8004fa2:	6013      	str	r3, [r2, #0]
    /* Enable instruction cache */
    __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8004fa4:	4b13      	ldr	r3, [pc, #76]	@ (8004ff4 <FLASH_FlushCaches+0x84>)
 8004fa6:	681b      	ldr	r3, [r3, #0]
 8004fa8:	4a12      	ldr	r2, [pc, #72]	@ (8004ff4 <FLASH_FlushCaches+0x84>)
 8004faa:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8004fae:	6013      	str	r3, [r2, #0]
  }

#ifdef CORE_CM0PLUS
#else
  /* Flush data cache */
  if (READ_BIT(FLASH->ACR, FLASH_ACR_DCEN) == 1U)
 8004fb0:	4b10      	ldr	r3, [pc, #64]	@ (8004ff4 <FLASH_FlushCaches+0x84>)
 8004fb2:	681b      	ldr	r3, [r3, #0]
 8004fb4:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004fb8:	2b01      	cmp	r3, #1
 8004fba:	d117      	bne.n	8004fec <FLASH_FlushCaches+0x7c>
  {
    /* Disable data cache  */
    __HAL_FLASH_DATA_CACHE_DISABLE();
 8004fbc:	4b0d      	ldr	r3, [pc, #52]	@ (8004ff4 <FLASH_FlushCaches+0x84>)
 8004fbe:	681b      	ldr	r3, [r3, #0]
 8004fc0:	4a0c      	ldr	r2, [pc, #48]	@ (8004ff4 <FLASH_FlushCaches+0x84>)
 8004fc2:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8004fc6:	6013      	str	r3, [r2, #0]
    /* Reset data cache */
    __HAL_FLASH_DATA_CACHE_RESET();
 8004fc8:	4b0a      	ldr	r3, [pc, #40]	@ (8004ff4 <FLASH_FlushCaches+0x84>)
 8004fca:	681b      	ldr	r3, [r3, #0]
 8004fcc:	4a09      	ldr	r2, [pc, #36]	@ (8004ff4 <FLASH_FlushCaches+0x84>)
 8004fce:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8004fd2:	6013      	str	r3, [r2, #0]
 8004fd4:	4b07      	ldr	r3, [pc, #28]	@ (8004ff4 <FLASH_FlushCaches+0x84>)
 8004fd6:	681b      	ldr	r3, [r3, #0]
 8004fd8:	4a06      	ldr	r2, [pc, #24]	@ (8004ff4 <FLASH_FlushCaches+0x84>)
 8004fda:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8004fde:	6013      	str	r3, [r2, #0]
    /* Enable data cache */
    __HAL_FLASH_DATA_CACHE_ENABLE();
 8004fe0:	4b04      	ldr	r3, [pc, #16]	@ (8004ff4 <FLASH_FlushCaches+0x84>)
 8004fe2:	681b      	ldr	r3, [r3, #0]
 8004fe4:	4a03      	ldr	r2, [pc, #12]	@ (8004ff4 <FLASH_FlushCaches+0x84>)
 8004fe6:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8004fea:	6013      	str	r3, [r2, #0]
  }
#endif
}
 8004fec:	bf00      	nop
 8004fee:	46bd      	mov	sp, r7
 8004ff0:	bc80      	pop	{r7}
 8004ff2:	4770      	bx	lr
 8004ff4:	58004000 	.word	0x58004000

08004ff8 <FLASH_AcknowledgePageErase>:
/**
  * @brief  Acknlowldge the page erase operation.
  * @retval None
  */
static void FLASH_AcknowledgePageErase(void)
{
 8004ff8:	b480      	push	{r7}
 8004ffa:	af00      	add	r7, sp, #0
#ifdef CORE_CM0PLUS
  CLEAR_BIT(FLASH->C2CR, (FLASH_CR_PER | FLASH_CR_PNB));
#else
  CLEAR_BIT(FLASH->CR, (FLASH_CR_PER | FLASH_CR_PNB));
 8004ffc:	4b05      	ldr	r3, [pc, #20]	@ (8005014 <FLASH_AcknowledgePageErase+0x1c>)
 8004ffe:	695b      	ldr	r3, [r3, #20]
 8005000:	4a04      	ldr	r2, [pc, #16]	@ (8005014 <FLASH_AcknowledgePageErase+0x1c>)
 8005002:	f423 737e 	bic.w	r3, r3, #1016	@ 0x3f8
 8005006:	f023 0302 	bic.w	r3, r3, #2
 800500a:	6153      	str	r3, [r2, #20]
#endif
}
 800500c:	bf00      	nop
 800500e:	46bd      	mov	sp, r7
 8005010:	bc80      	pop	{r7}
 8005012:	4770      	bx	lr
 8005014:	58004000 	.word	0x58004000

08005018 <HAL_GPIO_Init>:
  * @param GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8005018:	b480      	push	{r7}
 800501a:	b087      	sub	sp, #28
 800501c:	af00      	add	r7, sp, #0
 800501e:	6078      	str	r0, [r7, #4]
 8005020:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8005022:	2300      	movs	r3, #0
 8005024:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8005026:	e140      	b.n	80052aa <HAL_GPIO_Init+0x292>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8005028:	683b      	ldr	r3, [r7, #0]
 800502a:	681a      	ldr	r2, [r3, #0]
 800502c:	2101      	movs	r1, #1
 800502e:	697b      	ldr	r3, [r7, #20]
 8005030:	fa01 f303 	lsl.w	r3, r1, r3
 8005034:	4013      	ands	r3, r2
 8005036:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8005038:	68fb      	ldr	r3, [r7, #12]
 800503a:	2b00      	cmp	r3, #0
 800503c:	f000 8132 	beq.w	80052a4 <HAL_GPIO_Init+0x28c>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8005040:	683b      	ldr	r3, [r7, #0]
 8005042:	685b      	ldr	r3, [r3, #4]
 8005044:	f003 0303 	and.w	r3, r3, #3
 8005048:	2b01      	cmp	r3, #1
 800504a:	d005      	beq.n	8005058 <HAL_GPIO_Init+0x40>
 800504c:	683b      	ldr	r3, [r7, #0]
 800504e:	685b      	ldr	r3, [r3, #4]
 8005050:	f003 0303 	and.w	r3, r3, #3
 8005054:	2b02      	cmp	r3, #2
 8005056:	d130      	bne.n	80050ba <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8005058:	687b      	ldr	r3, [r7, #4]
 800505a:	689b      	ldr	r3, [r3, #8]
 800505c:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 800505e:	697b      	ldr	r3, [r7, #20]
 8005060:	005b      	lsls	r3, r3, #1
 8005062:	2203      	movs	r2, #3
 8005064:	fa02 f303 	lsl.w	r3, r2, r3
 8005068:	43db      	mvns	r3, r3
 800506a:	693a      	ldr	r2, [r7, #16]
 800506c:	4013      	ands	r3, r2
 800506e:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8005070:	683b      	ldr	r3, [r7, #0]
 8005072:	68da      	ldr	r2, [r3, #12]
 8005074:	697b      	ldr	r3, [r7, #20]
 8005076:	005b      	lsls	r3, r3, #1
 8005078:	fa02 f303 	lsl.w	r3, r2, r3
 800507c:	693a      	ldr	r2, [r7, #16]
 800507e:	4313      	orrs	r3, r2
 8005080:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8005082:	687b      	ldr	r3, [r7, #4]
 8005084:	693a      	ldr	r2, [r7, #16]
 8005086:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8005088:	687b      	ldr	r3, [r7, #4]
 800508a:	685b      	ldr	r3, [r3, #4]
 800508c:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 800508e:	2201      	movs	r2, #1
 8005090:	697b      	ldr	r3, [r7, #20]
 8005092:	fa02 f303 	lsl.w	r3, r2, r3
 8005096:	43db      	mvns	r3, r3
 8005098:	693a      	ldr	r2, [r7, #16]
 800509a:	4013      	ands	r3, r2
 800509c:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 800509e:	683b      	ldr	r3, [r7, #0]
 80050a0:	685b      	ldr	r3, [r3, #4]
 80050a2:	091b      	lsrs	r3, r3, #4
 80050a4:	f003 0201 	and.w	r2, r3, #1
 80050a8:	697b      	ldr	r3, [r7, #20]
 80050aa:	fa02 f303 	lsl.w	r3, r2, r3
 80050ae:	693a      	ldr	r2, [r7, #16]
 80050b0:	4313      	orrs	r3, r2
 80050b2:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 80050b4:	687b      	ldr	r3, [r7, #4]
 80050b6:	693a      	ldr	r2, [r7, #16]
 80050b8:	605a      	str	r2, [r3, #4]
      }

      /* Activate the Pull-up or Pull down resistor for the current IO */
      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 80050ba:	683b      	ldr	r3, [r7, #0]
 80050bc:	685b      	ldr	r3, [r3, #4]
 80050be:	f003 0303 	and.w	r3, r3, #3
 80050c2:	2b03      	cmp	r3, #3
 80050c4:	d017      	beq.n	80050f6 <HAL_GPIO_Init+0xde>
      {
        temp = GPIOx->PUPDR;
 80050c6:	687b      	ldr	r3, [r7, #4]
 80050c8:	68db      	ldr	r3, [r3, #12]
 80050ca:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 80050cc:	697b      	ldr	r3, [r7, #20]
 80050ce:	005b      	lsls	r3, r3, #1
 80050d0:	2203      	movs	r2, #3
 80050d2:	fa02 f303 	lsl.w	r3, r2, r3
 80050d6:	43db      	mvns	r3, r3
 80050d8:	693a      	ldr	r2, [r7, #16]
 80050da:	4013      	ands	r3, r2
 80050dc:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 80050de:	683b      	ldr	r3, [r7, #0]
 80050e0:	689a      	ldr	r2, [r3, #8]
 80050e2:	697b      	ldr	r3, [r7, #20]
 80050e4:	005b      	lsls	r3, r3, #1
 80050e6:	fa02 f303 	lsl.w	r3, r2, r3
 80050ea:	693a      	ldr	r2, [r7, #16]
 80050ec:	4313      	orrs	r3, r2
 80050ee:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 80050f0:	687b      	ldr	r3, [r7, #4]
 80050f2:	693a      	ldr	r2, [r7, #16]
 80050f4:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80050f6:	683b      	ldr	r3, [r7, #0]
 80050f8:	685b      	ldr	r3, [r3, #4]
 80050fa:	f003 0303 	and.w	r3, r3, #3
 80050fe:	2b02      	cmp	r3, #2
 8005100:	d123      	bne.n	800514a <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8005102:	697b      	ldr	r3, [r7, #20]
 8005104:	08da      	lsrs	r2, r3, #3
 8005106:	687b      	ldr	r3, [r7, #4]
 8005108:	3208      	adds	r2, #8
 800510a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800510e:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 8005110:	697b      	ldr	r3, [r7, #20]
 8005112:	f003 0307 	and.w	r3, r3, #7
 8005116:	009b      	lsls	r3, r3, #2
 8005118:	220f      	movs	r2, #15
 800511a:	fa02 f303 	lsl.w	r3, r2, r3
 800511e:	43db      	mvns	r3, r3
 8005120:	693a      	ldr	r2, [r7, #16]
 8005122:	4013      	ands	r3, r2
 8005124:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 8005126:	683b      	ldr	r3, [r7, #0]
 8005128:	691a      	ldr	r2, [r3, #16]
 800512a:	697b      	ldr	r3, [r7, #20]
 800512c:	f003 0307 	and.w	r3, r3, #7
 8005130:	009b      	lsls	r3, r3, #2
 8005132:	fa02 f303 	lsl.w	r3, r2, r3
 8005136:	693a      	ldr	r2, [r7, #16]
 8005138:	4313      	orrs	r3, r2
 800513a:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 800513c:	697b      	ldr	r3, [r7, #20]
 800513e:	08da      	lsrs	r2, r3, #3
 8005140:	687b      	ldr	r3, [r7, #4]
 8005142:	3208      	adds	r2, #8
 8005144:	6939      	ldr	r1, [r7, #16]
 8005146:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 800514a:	687b      	ldr	r3, [r7, #4]
 800514c:	681b      	ldr	r3, [r3, #0]
 800514e:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 8005150:	697b      	ldr	r3, [r7, #20]
 8005152:	005b      	lsls	r3, r3, #1
 8005154:	2203      	movs	r2, #3
 8005156:	fa02 f303 	lsl.w	r3, r2, r3
 800515a:	43db      	mvns	r3, r3
 800515c:	693a      	ldr	r2, [r7, #16]
 800515e:	4013      	ands	r3, r2
 8005160:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8005162:	683b      	ldr	r3, [r7, #0]
 8005164:	685b      	ldr	r3, [r3, #4]
 8005166:	f003 0203 	and.w	r2, r3, #3
 800516a:	697b      	ldr	r3, [r7, #20]
 800516c:	005b      	lsls	r3, r3, #1
 800516e:	fa02 f303 	lsl.w	r3, r2, r3
 8005172:	693a      	ldr	r2, [r7, #16]
 8005174:	4313      	orrs	r3, r2
 8005176:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8005178:	687b      	ldr	r3, [r7, #4]
 800517a:	693a      	ldr	r2, [r7, #16]
 800517c:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 800517e:	683b      	ldr	r3, [r7, #0]
 8005180:	685b      	ldr	r3, [r3, #4]
 8005182:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8005186:	2b00      	cmp	r3, #0
 8005188:	f000 808c 	beq.w	80052a4 <HAL_GPIO_Init+0x28c>
      {
        temp = SYSCFG->EXTICR[position >> 2u];
 800518c:	4a4e      	ldr	r2, [pc, #312]	@ (80052c8 <HAL_GPIO_Init+0x2b0>)
 800518e:	697b      	ldr	r3, [r7, #20]
 8005190:	089b      	lsrs	r3, r3, #2
 8005192:	3302      	adds	r3, #2
 8005194:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8005198:	613b      	str	r3, [r7, #16]
        temp &= ~(0x07uL << (4U * (position & 0x03U)));
 800519a:	697b      	ldr	r3, [r7, #20]
 800519c:	f003 0303 	and.w	r3, r3, #3
 80051a0:	009b      	lsls	r3, r3, #2
 80051a2:	2207      	movs	r2, #7
 80051a4:	fa02 f303 	lsl.w	r3, r2, r3
 80051a8:	43db      	mvns	r3, r3
 80051aa:	693a      	ldr	r2, [r7, #16]
 80051ac:	4013      	ands	r3, r2
 80051ae:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 80051b0:	687b      	ldr	r3, [r7, #4]
 80051b2:	f1b3 4f90 	cmp.w	r3, #1207959552	@ 0x48000000
 80051b6:	d00d      	beq.n	80051d4 <HAL_GPIO_Init+0x1bc>
 80051b8:	687b      	ldr	r3, [r7, #4]
 80051ba:	4a44      	ldr	r2, [pc, #272]	@ (80052cc <HAL_GPIO_Init+0x2b4>)
 80051bc:	4293      	cmp	r3, r2
 80051be:	d007      	beq.n	80051d0 <HAL_GPIO_Init+0x1b8>
 80051c0:	687b      	ldr	r3, [r7, #4]
 80051c2:	4a43      	ldr	r2, [pc, #268]	@ (80052d0 <HAL_GPIO_Init+0x2b8>)
 80051c4:	4293      	cmp	r3, r2
 80051c6:	d101      	bne.n	80051cc <HAL_GPIO_Init+0x1b4>
 80051c8:	2302      	movs	r3, #2
 80051ca:	e004      	b.n	80051d6 <HAL_GPIO_Init+0x1be>
 80051cc:	2307      	movs	r3, #7
 80051ce:	e002      	b.n	80051d6 <HAL_GPIO_Init+0x1be>
 80051d0:	2301      	movs	r3, #1
 80051d2:	e000      	b.n	80051d6 <HAL_GPIO_Init+0x1be>
 80051d4:	2300      	movs	r3, #0
 80051d6:	697a      	ldr	r2, [r7, #20]
 80051d8:	f002 0203 	and.w	r2, r2, #3
 80051dc:	0092      	lsls	r2, r2, #2
 80051de:	4093      	lsls	r3, r2
 80051e0:	693a      	ldr	r2, [r7, #16]
 80051e2:	4313      	orrs	r3, r2
 80051e4:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 80051e6:	4938      	ldr	r1, [pc, #224]	@ (80052c8 <HAL_GPIO_Init+0x2b0>)
 80051e8:	697b      	ldr	r3, [r7, #20]
 80051ea:	089b      	lsrs	r3, r3, #2
 80051ec:	3302      	adds	r3, #2
 80051ee:	693a      	ldr	r2, [r7, #16]
 80051f0:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 80051f4:	4b37      	ldr	r3, [pc, #220]	@ (80052d4 <HAL_GPIO_Init+0x2bc>)
 80051f6:	681b      	ldr	r3, [r3, #0]
 80051f8:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80051fa:	68fb      	ldr	r3, [r7, #12]
 80051fc:	43db      	mvns	r3, r3
 80051fe:	693a      	ldr	r2, [r7, #16]
 8005200:	4013      	ands	r3, r2
 8005202:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8005204:	683b      	ldr	r3, [r7, #0]
 8005206:	685b      	ldr	r3, [r3, #4]
 8005208:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 800520c:	2b00      	cmp	r3, #0
 800520e:	d003      	beq.n	8005218 <HAL_GPIO_Init+0x200>
        {
          temp |= iocurrent;
 8005210:	693a      	ldr	r2, [r7, #16]
 8005212:	68fb      	ldr	r3, [r7, #12]
 8005214:	4313      	orrs	r3, r2
 8005216:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 8005218:	4a2e      	ldr	r2, [pc, #184]	@ (80052d4 <HAL_GPIO_Init+0x2bc>)
 800521a:	693b      	ldr	r3, [r7, #16]
 800521c:	6013      	str	r3, [r2, #0]

        temp = EXTI->FTSR1;
 800521e:	4b2d      	ldr	r3, [pc, #180]	@ (80052d4 <HAL_GPIO_Init+0x2bc>)
 8005220:	685b      	ldr	r3, [r3, #4]
 8005222:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8005224:	68fb      	ldr	r3, [r7, #12]
 8005226:	43db      	mvns	r3, r3
 8005228:	693a      	ldr	r2, [r7, #16]
 800522a:	4013      	ands	r3, r2
 800522c:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 800522e:	683b      	ldr	r3, [r7, #0]
 8005230:	685b      	ldr	r3, [r3, #4]
 8005232:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8005236:	2b00      	cmp	r3, #0
 8005238:	d003      	beq.n	8005242 <HAL_GPIO_Init+0x22a>
        {
          temp |= iocurrent;
 800523a:	693a      	ldr	r2, [r7, #16]
 800523c:	68fb      	ldr	r3, [r7, #12]
 800523e:	4313      	orrs	r3, r2
 8005240:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 8005242:	4a24      	ldr	r2, [pc, #144]	@ (80052d4 <HAL_GPIO_Init+0x2bc>)
 8005244:	693b      	ldr	r3, [r7, #16]
 8005246:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
#ifdef CORE_CM0PLUS
        temp = EXTI->C2IMR1;
#else
        temp = EXTI->IMR1;
 8005248:	4b22      	ldr	r3, [pc, #136]	@ (80052d4 <HAL_GPIO_Init+0x2bc>)
 800524a:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800524e:	613b      	str	r3, [r7, #16]
#endif /* CORE_CM0PLUS */
        temp &= ~(iocurrent);
 8005250:	68fb      	ldr	r3, [r7, #12]
 8005252:	43db      	mvns	r3, r3
 8005254:	693a      	ldr	r2, [r7, #16]
 8005256:	4013      	ands	r3, r2
 8005258:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 800525a:	683b      	ldr	r3, [r7, #0]
 800525c:	685b      	ldr	r3, [r3, #4]
 800525e:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8005262:	2b00      	cmp	r3, #0
 8005264:	d003      	beq.n	800526e <HAL_GPIO_Init+0x256>
        {
          temp |= iocurrent;
 8005266:	693a      	ldr	r2, [r7, #16]
 8005268:	68fb      	ldr	r3, [r7, #12]
 800526a:	4313      	orrs	r3, r2
 800526c:	613b      	str	r3, [r7, #16]
        }
#ifdef CORE_CM0PLUS
        EXTI->C2IMR1 = temp;
#else
        EXTI->IMR1 = temp;
 800526e:	4a19      	ldr	r2, [pc, #100]	@ (80052d4 <HAL_GPIO_Init+0x2bc>)
 8005270:	693b      	ldr	r3, [r7, #16]
 8005272:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80
#endif /* CORE_CM0PLUS */

#ifdef CORE_CM0PLUS
        temp = EXTI->C2EMR1;
#else
        temp = EXTI->EMR1;
 8005276:	4b17      	ldr	r3, [pc, #92]	@ (80052d4 <HAL_GPIO_Init+0x2bc>)
 8005278:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800527c:	613b      	str	r3, [r7, #16]
#endif /* CORE_CM0PLUS */
        temp &= ~(iocurrent);
 800527e:	68fb      	ldr	r3, [r7, #12]
 8005280:	43db      	mvns	r3, r3
 8005282:	693a      	ldr	r2, [r7, #16]
 8005284:	4013      	ands	r3, r2
 8005286:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 8005288:	683b      	ldr	r3, [r7, #0]
 800528a:	685b      	ldr	r3, [r3, #4]
 800528c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8005290:	2b00      	cmp	r3, #0
 8005292:	d003      	beq.n	800529c <HAL_GPIO_Init+0x284>
        {
          temp |= iocurrent;
 8005294:	693a      	ldr	r2, [r7, #16]
 8005296:	68fb      	ldr	r3, [r7, #12]
 8005298:	4313      	orrs	r3, r2
 800529a:	613b      	str	r3, [r7, #16]
        }
#ifdef CORE_CM0PLUS
        EXTI->C2EMR1 = temp;
#else
        EXTI->EMR1 = temp;
 800529c:	4a0d      	ldr	r2, [pc, #52]	@ (80052d4 <HAL_GPIO_Init+0x2bc>)
 800529e:	693b      	ldr	r3, [r7, #16]
 80052a0:	f8c2 3084 	str.w	r3, [r2, #132]	@ 0x84
#endif /* CORE_CM0PLUS */
      }
    }

    position++;
 80052a4:	697b      	ldr	r3, [r7, #20]
 80052a6:	3301      	adds	r3, #1
 80052a8:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80052aa:	683b      	ldr	r3, [r7, #0]
 80052ac:	681a      	ldr	r2, [r3, #0]
 80052ae:	697b      	ldr	r3, [r7, #20]
 80052b0:	fa22 f303 	lsr.w	r3, r2, r3
 80052b4:	2b00      	cmp	r3, #0
 80052b6:	f47f aeb7 	bne.w	8005028 <HAL_GPIO_Init+0x10>
  }
}
 80052ba:	bf00      	nop
 80052bc:	bf00      	nop
 80052be:	371c      	adds	r7, #28
 80052c0:	46bd      	mov	sp, r7
 80052c2:	bc80      	pop	{r7}
 80052c4:	4770      	bx	lr
 80052c6:	bf00      	nop
 80052c8:	40010000 	.word	0x40010000
 80052cc:	48000400 	.word	0x48000400
 80052d0:	48000800 	.word	0x48000800
 80052d4:	58000800 	.word	0x58000800

080052d8 <HAL_GPIO_DeInit>:
  * @param GPIO_Pin specifies the port bit to be written.
  *         This parameter can be any combination of GPIO_PIN_x where x can be (0..15).
  * @retval None
  */
void HAL_GPIO_DeInit(GPIO_TypeDef  *GPIOx, uint32_t GPIO_Pin)
{
 80052d8:	b480      	push	{r7}
 80052da:	b087      	sub	sp, #28
 80052dc:	af00      	add	r7, sp, #0
 80052de:	6078      	str	r0, [r7, #4]
 80052e0:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 80052e2:	2300      	movs	r3, #0
 80052e4:	617b      	str	r3, [r7, #20]
  /* Check the parameters */
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* Configure the port pins */
  while ((GPIO_Pin >> position) != 0x00u)
 80052e6:	e0af      	b.n	8005448 <HAL_GPIO_DeInit+0x170>
  {
    /* Get current io position */
    iocurrent = (GPIO_Pin) & (1uL << position);
 80052e8:	2201      	movs	r2, #1
 80052ea:	697b      	ldr	r3, [r7, #20]
 80052ec:	fa02 f303 	lsl.w	r3, r2, r3
 80052f0:	683a      	ldr	r2, [r7, #0]
 80052f2:	4013      	ands	r3, r2
 80052f4:	613b      	str	r3, [r7, #16]

    if (iocurrent != 0x00u)
 80052f6:	693b      	ldr	r3, [r7, #16]
 80052f8:	2b00      	cmp	r3, #0
 80052fa:	f000 80a2 	beq.w	8005442 <HAL_GPIO_DeInit+0x16a>
    {
      /*------------------------- EXTI Mode Configuration --------------------*/
      /* Clear the External Interrupt or Event for the current IO */

      tmp = SYSCFG->EXTICR[position >> 2u];
 80052fe:	4a59      	ldr	r2, [pc, #356]	@ (8005464 <HAL_GPIO_DeInit+0x18c>)
 8005300:	697b      	ldr	r3, [r7, #20]
 8005302:	089b      	lsrs	r3, r3, #2
 8005304:	3302      	adds	r3, #2
 8005306:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800530a:	60fb      	str	r3, [r7, #12]
      tmp &= (0x07uL << (4U * (position & 0x03U)));
 800530c:	697b      	ldr	r3, [r7, #20]
 800530e:	f003 0303 	and.w	r3, r3, #3
 8005312:	009b      	lsls	r3, r3, #2
 8005314:	2207      	movs	r2, #7
 8005316:	fa02 f303 	lsl.w	r3, r2, r3
 800531a:	68fa      	ldr	r2, [r7, #12]
 800531c:	4013      	ands	r3, r2
 800531e:	60fb      	str	r3, [r7, #12]
      if (tmp == (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U))))
 8005320:	687b      	ldr	r3, [r7, #4]
 8005322:	f1b3 4f90 	cmp.w	r3, #1207959552	@ 0x48000000
 8005326:	d00d      	beq.n	8005344 <HAL_GPIO_DeInit+0x6c>
 8005328:	687b      	ldr	r3, [r7, #4]
 800532a:	4a4f      	ldr	r2, [pc, #316]	@ (8005468 <HAL_GPIO_DeInit+0x190>)
 800532c:	4293      	cmp	r3, r2
 800532e:	d007      	beq.n	8005340 <HAL_GPIO_DeInit+0x68>
 8005330:	687b      	ldr	r3, [r7, #4]
 8005332:	4a4e      	ldr	r2, [pc, #312]	@ (800546c <HAL_GPIO_DeInit+0x194>)
 8005334:	4293      	cmp	r3, r2
 8005336:	d101      	bne.n	800533c <HAL_GPIO_DeInit+0x64>
 8005338:	2302      	movs	r3, #2
 800533a:	e004      	b.n	8005346 <HAL_GPIO_DeInit+0x6e>
 800533c:	2307      	movs	r3, #7
 800533e:	e002      	b.n	8005346 <HAL_GPIO_DeInit+0x6e>
 8005340:	2301      	movs	r3, #1
 8005342:	e000      	b.n	8005346 <HAL_GPIO_DeInit+0x6e>
 8005344:	2300      	movs	r3, #0
 8005346:	697a      	ldr	r2, [r7, #20]
 8005348:	f002 0203 	and.w	r2, r2, #3
 800534c:	0092      	lsls	r2, r2, #2
 800534e:	4093      	lsls	r3, r2
 8005350:	68fa      	ldr	r2, [r7, #12]
 8005352:	429a      	cmp	r2, r3
 8005354:	d136      	bne.n	80053c4 <HAL_GPIO_DeInit+0xec>
        /* Clear EXTI line configuration */
#ifdef CORE_CM0PLUS
        EXTI->C2IMR1 &= ~(iocurrent);
        EXTI->C2EMR1 &= ~(iocurrent);
#else
        EXTI->IMR1 &= ~(iocurrent);
 8005356:	4b46      	ldr	r3, [pc, #280]	@ (8005470 <HAL_GPIO_DeInit+0x198>)
 8005358:	f8d3 2080 	ldr.w	r2, [r3, #128]	@ 0x80
 800535c:	693b      	ldr	r3, [r7, #16]
 800535e:	43db      	mvns	r3, r3
 8005360:	4943      	ldr	r1, [pc, #268]	@ (8005470 <HAL_GPIO_DeInit+0x198>)
 8005362:	4013      	ands	r3, r2
 8005364:	f8c1 3080 	str.w	r3, [r1, #128]	@ 0x80
        EXTI->EMR1 &= ~(iocurrent);
 8005368:	4b41      	ldr	r3, [pc, #260]	@ (8005470 <HAL_GPIO_DeInit+0x198>)
 800536a:	f8d3 2084 	ldr.w	r2, [r3, #132]	@ 0x84
 800536e:	693b      	ldr	r3, [r7, #16]
 8005370:	43db      	mvns	r3, r3
 8005372:	493f      	ldr	r1, [pc, #252]	@ (8005470 <HAL_GPIO_DeInit+0x198>)
 8005374:	4013      	ands	r3, r2
 8005376:	f8c1 3084 	str.w	r3, [r1, #132]	@ 0x84
#endif /* CORE_CM0PLUS */

        /* Clear Rising Falling edge configuration */
        EXTI->RTSR1 &= ~(iocurrent);
 800537a:	4b3d      	ldr	r3, [pc, #244]	@ (8005470 <HAL_GPIO_DeInit+0x198>)
 800537c:	681a      	ldr	r2, [r3, #0]
 800537e:	693b      	ldr	r3, [r7, #16]
 8005380:	43db      	mvns	r3, r3
 8005382:	493b      	ldr	r1, [pc, #236]	@ (8005470 <HAL_GPIO_DeInit+0x198>)
 8005384:	4013      	ands	r3, r2
 8005386:	600b      	str	r3, [r1, #0]
        EXTI->FTSR1 &= ~(iocurrent);
 8005388:	4b39      	ldr	r3, [pc, #228]	@ (8005470 <HAL_GPIO_DeInit+0x198>)
 800538a:	685a      	ldr	r2, [r3, #4]
 800538c:	693b      	ldr	r3, [r7, #16]
 800538e:	43db      	mvns	r3, r3
 8005390:	4937      	ldr	r1, [pc, #220]	@ (8005470 <HAL_GPIO_DeInit+0x198>)
 8005392:	4013      	ands	r3, r2
 8005394:	604b      	str	r3, [r1, #4]

        /* Clear EXTICR configuration */
        tmp = 0x07uL << (4u * (position & 0x03U));
 8005396:	697b      	ldr	r3, [r7, #20]
 8005398:	f003 0303 	and.w	r3, r3, #3
 800539c:	009b      	lsls	r3, r3, #2
 800539e:	2207      	movs	r2, #7
 80053a0:	fa02 f303 	lsl.w	r3, r2, r3
 80053a4:	60fb      	str	r3, [r7, #12]
        SYSCFG->EXTICR[position >> 2u] &= ~tmp;
 80053a6:	4a2f      	ldr	r2, [pc, #188]	@ (8005464 <HAL_GPIO_DeInit+0x18c>)
 80053a8:	697b      	ldr	r3, [r7, #20]
 80053aa:	089b      	lsrs	r3, r3, #2
 80053ac:	3302      	adds	r3, #2
 80053ae:	f852 1023 	ldr.w	r1, [r2, r3, lsl #2]
 80053b2:	68fb      	ldr	r3, [r7, #12]
 80053b4:	43da      	mvns	r2, r3
 80053b6:	482b      	ldr	r0, [pc, #172]	@ (8005464 <HAL_GPIO_DeInit+0x18c>)
 80053b8:	697b      	ldr	r3, [r7, #20]
 80053ba:	089b      	lsrs	r3, r3, #2
 80053bc:	400a      	ands	r2, r1
 80053be:	3302      	adds	r3, #2
 80053c0:	f840 2023 	str.w	r2, [r0, r3, lsl #2]
      }

      /*------------------------- GPIO Mode Configuration --------------------*/
      /* Configure IO in Analog Mode */
      GPIOx->MODER |= (GPIO_MODER_MODE0 << (position * 2U));
 80053c4:	687b      	ldr	r3, [r7, #4]
 80053c6:	681a      	ldr	r2, [r3, #0]
 80053c8:	697b      	ldr	r3, [r7, #20]
 80053ca:	005b      	lsls	r3, r3, #1
 80053cc:	2103      	movs	r1, #3
 80053ce:	fa01 f303 	lsl.w	r3, r1, r3
 80053d2:	431a      	orrs	r2, r3
 80053d4:	687b      	ldr	r3, [r7, #4]
 80053d6:	601a      	str	r2, [r3, #0]

      /* Configure the default Alternate Function in current IO */
      GPIOx->AFR[position >> 3U] &= ~(0xFU << ((position & 0x07U) * 4U)) ;
 80053d8:	697b      	ldr	r3, [r7, #20]
 80053da:	08da      	lsrs	r2, r3, #3
 80053dc:	687b      	ldr	r3, [r7, #4]
 80053de:	3208      	adds	r2, #8
 80053e0:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 80053e4:	697b      	ldr	r3, [r7, #20]
 80053e6:	f003 0307 	and.w	r3, r3, #7
 80053ea:	009b      	lsls	r3, r3, #2
 80053ec:	220f      	movs	r2, #15
 80053ee:	fa02 f303 	lsl.w	r3, r2, r3
 80053f2:	43db      	mvns	r3, r3
 80053f4:	697a      	ldr	r2, [r7, #20]
 80053f6:	08d2      	lsrs	r2, r2, #3
 80053f8:	4019      	ands	r1, r3
 80053fa:	687b      	ldr	r3, [r7, #4]
 80053fc:	3208      	adds	r2, #8
 80053fe:	f843 1022 	str.w	r1, [r3, r2, lsl #2]

      /* Configure the default value for IO Speed */
      GPIOx->OSPEEDR &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 8005402:	687b      	ldr	r3, [r7, #4]
 8005404:	689a      	ldr	r2, [r3, #8]
 8005406:	697b      	ldr	r3, [r7, #20]
 8005408:	005b      	lsls	r3, r3, #1
 800540a:	2103      	movs	r1, #3
 800540c:	fa01 f303 	lsl.w	r3, r1, r3
 8005410:	43db      	mvns	r3, r3
 8005412:	401a      	ands	r2, r3
 8005414:	687b      	ldr	r3, [r7, #4]
 8005416:	609a      	str	r2, [r3, #8]

      /* Configure the default value IO Output Type */
      GPIOx->OTYPER  &= ~(GPIO_OTYPER_OT0 << position) ;
 8005418:	687b      	ldr	r3, [r7, #4]
 800541a:	685a      	ldr	r2, [r3, #4]
 800541c:	2101      	movs	r1, #1
 800541e:	697b      	ldr	r3, [r7, #20]
 8005420:	fa01 f303 	lsl.w	r3, r1, r3
 8005424:	43db      	mvns	r3, r3
 8005426:	401a      	ands	r2, r3
 8005428:	687b      	ldr	r3, [r7, #4]
 800542a:	605a      	str	r2, [r3, #4]

      /* Deactivate the Pull-up and Pull-down resistor for the current IO */
      GPIOx->PUPDR &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 800542c:	687b      	ldr	r3, [r7, #4]
 800542e:	68da      	ldr	r2, [r3, #12]
 8005430:	697b      	ldr	r3, [r7, #20]
 8005432:	005b      	lsls	r3, r3, #1
 8005434:	2103      	movs	r1, #3
 8005436:	fa01 f303 	lsl.w	r3, r1, r3
 800543a:	43db      	mvns	r3, r3
 800543c:	401a      	ands	r2, r3
 800543e:	687b      	ldr	r3, [r7, #4]
 8005440:	60da      	str	r2, [r3, #12]
    }

    position++;
 8005442:	697b      	ldr	r3, [r7, #20]
 8005444:	3301      	adds	r3, #1
 8005446:	617b      	str	r3, [r7, #20]
  while ((GPIO_Pin >> position) != 0x00u)
 8005448:	683a      	ldr	r2, [r7, #0]
 800544a:	697b      	ldr	r3, [r7, #20]
 800544c:	fa22 f303 	lsr.w	r3, r2, r3
 8005450:	2b00      	cmp	r3, #0
 8005452:	f47f af49 	bne.w	80052e8 <HAL_GPIO_DeInit+0x10>
  }
}
 8005456:	bf00      	nop
 8005458:	bf00      	nop
 800545a:	371c      	adds	r7, #28
 800545c:	46bd      	mov	sp, r7
 800545e:	bc80      	pop	{r7}
 8005460:	4770      	bx	lr
 8005462:	bf00      	nop
 8005464:	40010000 	.word	0x40010000
 8005468:	48000400 	.word	0x48000400
 800546c:	48000800 	.word	0x48000800
 8005470:	58000800 	.word	0x58000800

08005474 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8005474:	b480      	push	{r7}
 8005476:	b083      	sub	sp, #12
 8005478:	af00      	add	r7, sp, #0
 800547a:	6078      	str	r0, [r7, #4]
 800547c:	460b      	mov	r3, r1
 800547e:	807b      	strh	r3, [r7, #2]
 8005480:	4613      	mov	r3, r2
 8005482:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8005484:	787b      	ldrb	r3, [r7, #1]
 8005486:	2b00      	cmp	r3, #0
 8005488:	d003      	beq.n	8005492 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 800548a:	887a      	ldrh	r2, [r7, #2]
 800548c:	687b      	ldr	r3, [r7, #4]
 800548e:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8005490:	e002      	b.n	8005498 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8005492:	887a      	ldrh	r2, [r7, #2]
 8005494:	687b      	ldr	r3, [r7, #4]
 8005496:	629a      	str	r2, [r3, #40]	@ 0x28
}
 8005498:	bf00      	nop
 800549a:	370c      	adds	r7, #12
 800549c:	46bd      	mov	sp, r7
 800549e:	bc80      	pop	{r7}
 80054a0:	4770      	bx	lr

080054a2 <HAL_GPIO_TogglePin>:
  * @param GPIO_Pin specifies the pin to be toggled.
  *         This parameter can be any combination of GPIO_Pin_x where x can be (0..15).
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 80054a2:	b480      	push	{r7}
 80054a4:	b085      	sub	sp, #20
 80054a6:	af00      	add	r7, sp, #0
 80054a8:	6078      	str	r0, [r7, #4]
 80054aa:	460b      	mov	r3, r1
 80054ac:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 80054ae:	687b      	ldr	r3, [r7, #4]
 80054b0:	695b      	ldr	r3, [r3, #20]
 80054b2:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 80054b4:	887a      	ldrh	r2, [r7, #2]
 80054b6:	68fb      	ldr	r3, [r7, #12]
 80054b8:	4013      	ands	r3, r2
 80054ba:	041a      	lsls	r2, r3, #16
 80054bc:	68fb      	ldr	r3, [r7, #12]
 80054be:	43d9      	mvns	r1, r3
 80054c0:	887b      	ldrh	r3, [r7, #2]
 80054c2:	400b      	ands	r3, r1
 80054c4:	431a      	orrs	r2, r3
 80054c6:	687b      	ldr	r3, [r7, #4]
 80054c8:	619a      	str	r2, [r3, #24]
}
 80054ca:	bf00      	nop
 80054cc:	3714      	adds	r7, #20
 80054ce:	46bd      	mov	sp, r7
 80054d0:	bc80      	pop	{r7}
 80054d2:	4770      	bx	lr

080054d4 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 80054d4:	b580      	push	{r7, lr}
 80054d6:	b082      	sub	sp, #8
 80054d8:	af00      	add	r7, sp, #0
 80054da:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 80054dc:	687b      	ldr	r3, [r7, #4]
 80054de:	2b00      	cmp	r3, #0
 80054e0:	d101      	bne.n	80054e6 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 80054e2:	2301      	movs	r3, #1
 80054e4:	e08d      	b.n	8005602 <HAL_I2C_Init+0x12e>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 80054e6:	687b      	ldr	r3, [r7, #4]
 80054e8:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80054ec:	b2db      	uxtb	r3, r3
 80054ee:	2b00      	cmp	r3, #0
 80054f0:	d106      	bne.n	8005500 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 80054f2:	687b      	ldr	r3, [r7, #4]
 80054f4:	2200      	movs	r2, #0
 80054f6:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 80054fa:	6878      	ldr	r0, [r7, #4]
 80054fc:	f7fc fac8 	bl	8001a90 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8005500:	687b      	ldr	r3, [r7, #4]
 8005502:	2224      	movs	r2, #36	@ 0x24
 8005504:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8005508:	687b      	ldr	r3, [r7, #4]
 800550a:	681b      	ldr	r3, [r3, #0]
 800550c:	681a      	ldr	r2, [r3, #0]
 800550e:	687b      	ldr	r3, [r7, #4]
 8005510:	681b      	ldr	r3, [r3, #0]
 8005512:	f022 0201 	bic.w	r2, r2, #1
 8005516:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 8005518:	687b      	ldr	r3, [r7, #4]
 800551a:	685a      	ldr	r2, [r3, #4]
 800551c:	687b      	ldr	r3, [r7, #4]
 800551e:	681b      	ldr	r3, [r3, #0]
 8005520:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 8005524:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 8005526:	687b      	ldr	r3, [r7, #4]
 8005528:	681b      	ldr	r3, [r3, #0]
 800552a:	689a      	ldr	r2, [r3, #8]
 800552c:	687b      	ldr	r3, [r7, #4]
 800552e:	681b      	ldr	r3, [r3, #0]
 8005530:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8005534:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8005536:	687b      	ldr	r3, [r7, #4]
 8005538:	68db      	ldr	r3, [r3, #12]
 800553a:	2b01      	cmp	r3, #1
 800553c:	d107      	bne.n	800554e <HAL_I2C_Init+0x7a>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 800553e:	687b      	ldr	r3, [r7, #4]
 8005540:	689a      	ldr	r2, [r3, #8]
 8005542:	687b      	ldr	r3, [r7, #4]
 8005544:	681b      	ldr	r3, [r3, #0]
 8005546:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 800554a:	609a      	str	r2, [r3, #8]
 800554c:	e006      	b.n	800555c <HAL_I2C_Init+0x88>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 800554e:	687b      	ldr	r3, [r7, #4]
 8005550:	689a      	ldr	r2, [r3, #8]
 8005552:	687b      	ldr	r3, [r7, #4]
 8005554:	681b      	ldr	r3, [r3, #0]
 8005556:	f442 4204 	orr.w	r2, r2, #33792	@ 0x8400
 800555a:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 800555c:	687b      	ldr	r3, [r7, #4]
 800555e:	68db      	ldr	r3, [r3, #12]
 8005560:	2b02      	cmp	r3, #2
 8005562:	d108      	bne.n	8005576 <HAL_I2C_Init+0xa2>
  {
    SET_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);;
 8005564:	687b      	ldr	r3, [r7, #4]
 8005566:	681b      	ldr	r3, [r3, #0]
 8005568:	685a      	ldr	r2, [r3, #4]
 800556a:	687b      	ldr	r3, [r7, #4]
 800556c:	681b      	ldr	r3, [r3, #0]
 800556e:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8005572:	605a      	str	r2, [r3, #4]
 8005574:	e007      	b.n	8005586 <HAL_I2C_Init+0xb2>
  }
  else
  {
    /* Clear the I2C ADD10 bit */
    CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 8005576:	687b      	ldr	r3, [r7, #4]
 8005578:	681b      	ldr	r3, [r3, #0]
 800557a:	685a      	ldr	r2, [r3, #4]
 800557c:	687b      	ldr	r3, [r7, #4]
 800557e:	681b      	ldr	r3, [r3, #0]
 8005580:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8005584:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 8005586:	687b      	ldr	r3, [r7, #4]
 8005588:	681b      	ldr	r3, [r3, #0]
 800558a:	685b      	ldr	r3, [r3, #4]
 800558c:	687a      	ldr	r2, [r7, #4]
 800558e:	6812      	ldr	r2, [r2, #0]
 8005590:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 8005594:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8005598:	6053      	str	r3, [r2, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 800559a:	687b      	ldr	r3, [r7, #4]
 800559c:	681b      	ldr	r3, [r3, #0]
 800559e:	68da      	ldr	r2, [r3, #12]
 80055a0:	687b      	ldr	r3, [r7, #4]
 80055a2:	681b      	ldr	r3, [r3, #0]
 80055a4:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 80055a8:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 80055aa:	687b      	ldr	r3, [r7, #4]
 80055ac:	691a      	ldr	r2, [r3, #16]
 80055ae:	687b      	ldr	r3, [r7, #4]
 80055b0:	695b      	ldr	r3, [r3, #20]
 80055b2:	ea42 0103 	orr.w	r1, r2, r3
                          (hi2c->Init.OwnAddress2Masks << 8));
 80055b6:	687b      	ldr	r3, [r7, #4]
 80055b8:	699b      	ldr	r3, [r3, #24]
 80055ba:	021a      	lsls	r2, r3, #8
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 80055bc:	687b      	ldr	r3, [r7, #4]
 80055be:	681b      	ldr	r3, [r3, #0]
 80055c0:	430a      	orrs	r2, r1
 80055c2:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 80055c4:	687b      	ldr	r3, [r7, #4]
 80055c6:	69d9      	ldr	r1, [r3, #28]
 80055c8:	687b      	ldr	r3, [r7, #4]
 80055ca:	6a1a      	ldr	r2, [r3, #32]
 80055cc:	687b      	ldr	r3, [r7, #4]
 80055ce:	681b      	ldr	r3, [r3, #0]
 80055d0:	430a      	orrs	r2, r1
 80055d2:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 80055d4:	687b      	ldr	r3, [r7, #4]
 80055d6:	681b      	ldr	r3, [r3, #0]
 80055d8:	681a      	ldr	r2, [r3, #0]
 80055da:	687b      	ldr	r3, [r7, #4]
 80055dc:	681b      	ldr	r3, [r3, #0]
 80055de:	f042 0201 	orr.w	r2, r2, #1
 80055e2:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80055e4:	687b      	ldr	r3, [r7, #4]
 80055e6:	2200      	movs	r2, #0
 80055e8:	645a      	str	r2, [r3, #68]	@ 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 80055ea:	687b      	ldr	r3, [r7, #4]
 80055ec:	2220      	movs	r2, #32
 80055ee:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 80055f2:	687b      	ldr	r3, [r7, #4]
 80055f4:	2200      	movs	r2, #0
 80055f6:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 80055f8:	687b      	ldr	r3, [r7, #4]
 80055fa:	2200      	movs	r2, #0
 80055fc:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

  return HAL_OK;
 8005600:	2300      	movs	r3, #0
}
 8005602:	4618      	mov	r0, r3
 8005604:	3708      	adds	r7, #8
 8005606:	46bd      	mov	sp, r7
 8005608:	bd80      	pop	{r7, pc}

0800560a <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 800560a:	b480      	push	{r7}
 800560c:	b083      	sub	sp, #12
 800560e:	af00      	add	r7, sp, #0
 8005610:	6078      	str	r0, [r7, #4]
 8005612:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8005614:	687b      	ldr	r3, [r7, #4]
 8005616:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800561a:	b2db      	uxtb	r3, r3
 800561c:	2b20      	cmp	r3, #32
 800561e:	d138      	bne.n	8005692 <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8005620:	687b      	ldr	r3, [r7, #4]
 8005622:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8005626:	2b01      	cmp	r3, #1
 8005628:	d101      	bne.n	800562e <HAL_I2CEx_ConfigAnalogFilter+0x24>
 800562a:	2302      	movs	r3, #2
 800562c:	e032      	b.n	8005694 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
 800562e:	687b      	ldr	r3, [r7, #4]
 8005630:	2201      	movs	r2, #1
 8005632:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8005636:	687b      	ldr	r3, [r7, #4]
 8005638:	2224      	movs	r2, #36	@ 0x24
 800563a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 800563e:	687b      	ldr	r3, [r7, #4]
 8005640:	681b      	ldr	r3, [r3, #0]
 8005642:	681a      	ldr	r2, [r3, #0]
 8005644:	687b      	ldr	r3, [r7, #4]
 8005646:	681b      	ldr	r3, [r3, #0]
 8005648:	f022 0201 	bic.w	r2, r2, #1
 800564c:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 800564e:	687b      	ldr	r3, [r7, #4]
 8005650:	681b      	ldr	r3, [r3, #0]
 8005652:	681a      	ldr	r2, [r3, #0]
 8005654:	687b      	ldr	r3, [r7, #4]
 8005656:	681b      	ldr	r3, [r3, #0]
 8005658:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 800565c:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 800565e:	687b      	ldr	r3, [r7, #4]
 8005660:	681b      	ldr	r3, [r3, #0]
 8005662:	6819      	ldr	r1, [r3, #0]
 8005664:	687b      	ldr	r3, [r7, #4]
 8005666:	681b      	ldr	r3, [r3, #0]
 8005668:	683a      	ldr	r2, [r7, #0]
 800566a:	430a      	orrs	r2, r1
 800566c:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 800566e:	687b      	ldr	r3, [r7, #4]
 8005670:	681b      	ldr	r3, [r3, #0]
 8005672:	681a      	ldr	r2, [r3, #0]
 8005674:	687b      	ldr	r3, [r7, #4]
 8005676:	681b      	ldr	r3, [r3, #0]
 8005678:	f042 0201 	orr.w	r2, r2, #1
 800567c:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 800567e:	687b      	ldr	r3, [r7, #4]
 8005680:	2220      	movs	r2, #32
 8005682:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8005686:	687b      	ldr	r3, [r7, #4]
 8005688:	2200      	movs	r2, #0
 800568a:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 800568e:	2300      	movs	r3, #0
 8005690:	e000      	b.n	8005694 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 8005692:	2302      	movs	r3, #2
  }
}
 8005694:	4618      	mov	r0, r3
 8005696:	370c      	adds	r7, #12
 8005698:	46bd      	mov	sp, r7
 800569a:	bc80      	pop	{r7}
 800569c:	4770      	bx	lr

0800569e <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 800569e:	b480      	push	{r7}
 80056a0:	b085      	sub	sp, #20
 80056a2:	af00      	add	r7, sp, #0
 80056a4:	6078      	str	r0, [r7, #4]
 80056a6:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 80056a8:	687b      	ldr	r3, [r7, #4]
 80056aa:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80056ae:	b2db      	uxtb	r3, r3
 80056b0:	2b20      	cmp	r3, #32
 80056b2:	d139      	bne.n	8005728 <HAL_I2CEx_ConfigDigitalFilter+0x8a>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 80056b4:	687b      	ldr	r3, [r7, #4]
 80056b6:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 80056ba:	2b01      	cmp	r3, #1
 80056bc:	d101      	bne.n	80056c2 <HAL_I2CEx_ConfigDigitalFilter+0x24>
 80056be:	2302      	movs	r3, #2
 80056c0:	e033      	b.n	800572a <HAL_I2CEx_ConfigDigitalFilter+0x8c>
 80056c2:	687b      	ldr	r3, [r7, #4]
 80056c4:	2201      	movs	r2, #1
 80056c6:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 80056ca:	687b      	ldr	r3, [r7, #4]
 80056cc:	2224      	movs	r2, #36	@ 0x24
 80056ce:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 80056d2:	687b      	ldr	r3, [r7, #4]
 80056d4:	681b      	ldr	r3, [r3, #0]
 80056d6:	681a      	ldr	r2, [r3, #0]
 80056d8:	687b      	ldr	r3, [r7, #4]
 80056da:	681b      	ldr	r3, [r3, #0]
 80056dc:	f022 0201 	bic.w	r2, r2, #1
 80056e0:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 80056e2:	687b      	ldr	r3, [r7, #4]
 80056e4:	681b      	ldr	r3, [r3, #0]
 80056e6:	681b      	ldr	r3, [r3, #0]
 80056e8:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 80056ea:	68fb      	ldr	r3, [r7, #12]
 80056ec:	f423 6370 	bic.w	r3, r3, #3840	@ 0xf00
 80056f0:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 80056f2:	683b      	ldr	r3, [r7, #0]
 80056f4:	021b      	lsls	r3, r3, #8
 80056f6:	68fa      	ldr	r2, [r7, #12]
 80056f8:	4313      	orrs	r3, r2
 80056fa:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 80056fc:	687b      	ldr	r3, [r7, #4]
 80056fe:	681b      	ldr	r3, [r3, #0]
 8005700:	68fa      	ldr	r2, [r7, #12]
 8005702:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8005704:	687b      	ldr	r3, [r7, #4]
 8005706:	681b      	ldr	r3, [r3, #0]
 8005708:	681a      	ldr	r2, [r3, #0]
 800570a:	687b      	ldr	r3, [r7, #4]
 800570c:	681b      	ldr	r3, [r3, #0]
 800570e:	f042 0201 	orr.w	r2, r2, #1
 8005712:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8005714:	687b      	ldr	r3, [r7, #4]
 8005716:	2220      	movs	r2, #32
 8005718:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800571c:	687b      	ldr	r3, [r7, #4]
 800571e:	2200      	movs	r2, #0
 8005720:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 8005724:	2300      	movs	r3, #0
 8005726:	e000      	b.n	800572a <HAL_I2CEx_ConfigDigitalFilter+0x8c>
  }
  else
  {
    return HAL_BUSY;
 8005728:	2302      	movs	r3, #2
  }
}
 800572a:	4618      	mov	r0, r3
 800572c:	3714      	adds	r7, #20
 800572e:	46bd      	mov	sp, r7
 8005730:	bc80      	pop	{r7}
 8005732:	4770      	bx	lr

08005734 <HAL_PWR_EnableBkUpAccess>:
  * @note   LSEON bit that switches on and off the LSE crystal belongs as well to the
  *         backup domain.
  * @retval None
  */
void HAL_PWR_EnableBkUpAccess(void)
{
 8005734:	b480      	push	{r7}
 8005736:	af00      	add	r7, sp, #0
  SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8005738:	4b04      	ldr	r3, [pc, #16]	@ (800574c <HAL_PWR_EnableBkUpAccess+0x18>)
 800573a:	681b      	ldr	r3, [r3, #0]
 800573c:	4a03      	ldr	r2, [pc, #12]	@ (800574c <HAL_PWR_EnableBkUpAccess+0x18>)
 800573e:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8005742:	6013      	str	r3, [r2, #0]
}
 8005744:	bf00      	nop
 8005746:	46bd      	mov	sp, r7
 8005748:	bc80      	pop	{r7}
 800574a:	4770      	bx	lr
 800574c:	58000400 	.word	0x58000400

08005750 <HAL_PWR_EnterSLEEPMode>:
  * @note  When WFI entry is used, tick interrupt have to be disabled if not desired as
  *        the interrupt wake up source.
  * @retval None
  */
void HAL_PWR_EnterSLEEPMode(uint32_t Regulator, uint8_t SLEEPEntry)
{
 8005750:	b580      	push	{r7, lr}
 8005752:	b082      	sub	sp, #8
 8005754:	af00      	add	r7, sp, #0
 8005756:	6078      	str	r0, [r7, #4]
 8005758:	460b      	mov	r3, r1
 800575a:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_PWR_REGULATOR(Regulator));
  assert_param(IS_PWR_SLEEP_ENTRY(SLEEPEntry));

  /* Set Regulator parameter */
  if (Regulator == PWR_MAINREGULATOR_ON)
 800575c:	687b      	ldr	r3, [r7, #4]
 800575e:	2b00      	cmp	r3, #0
 8005760:	d10c      	bne.n	800577c <HAL_PWR_EnterSLEEPMode+0x2c>
  {
    /* If in low-power run mode at this point, exit it */
    if (HAL_IS_BIT_SET(PWR->SR2, (PWR_SR2_REGLPF)))
 8005762:	4b13      	ldr	r3, [pc, #76]	@ (80057b0 <HAL_PWR_EnterSLEEPMode+0x60>)
 8005764:	695b      	ldr	r3, [r3, #20]
 8005766:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800576a:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800576e:	d10d      	bne.n	800578c <HAL_PWR_EnterSLEEPMode+0x3c>
    {
      if (HAL_PWREx_DisableLowPowerRunMode() != HAL_OK)
 8005770:	f000 f83c 	bl	80057ec <HAL_PWREx_DisableLowPowerRunMode>
 8005774:	4603      	mov	r3, r0
 8005776:	2b00      	cmp	r3, #0
 8005778:	d008      	beq.n	800578c <HAL_PWR_EnterSLEEPMode+0x3c>
      {
        return ;
 800577a:	e015      	b.n	80057a8 <HAL_PWR_EnterSLEEPMode+0x58>
  }
  else
  {
    /* If in run mode, first move to low-power run mode.
       The system clock frequency must be below 2 MHz at this point. */
    if (HAL_IS_BIT_CLR(PWR->SR2, (PWR_SR2_REGLPF)))
 800577c:	4b0c      	ldr	r3, [pc, #48]	@ (80057b0 <HAL_PWR_EnterSLEEPMode+0x60>)
 800577e:	695b      	ldr	r3, [r3, #20]
 8005780:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8005784:	2b00      	cmp	r3, #0
 8005786:	d101      	bne.n	800578c <HAL_PWR_EnterSLEEPMode+0x3c>
    {
      HAL_PWREx_EnableLowPowerRunMode();
 8005788:	f000 f822 	bl	80057d0 <HAL_PWREx_EnableLowPowerRunMode>
    }
  }

  /* Clear SLEEPDEEP bit of Cortex System Control Register */
  CLEAR_BIT(SCB->SCR, ((uint32_t)SCB_SCR_SLEEPDEEP_Msk));
 800578c:	4b09      	ldr	r3, [pc, #36]	@ (80057b4 <HAL_PWR_EnterSLEEPMode+0x64>)
 800578e:	691b      	ldr	r3, [r3, #16]
 8005790:	4a08      	ldr	r2, [pc, #32]	@ (80057b4 <HAL_PWR_EnterSLEEPMode+0x64>)
 8005792:	f023 0304 	bic.w	r3, r3, #4
 8005796:	6113      	str	r3, [r2, #16]

  /* Select SLEEP mode entry -------------------------------------------------*/
  if (SLEEPEntry == PWR_SLEEPENTRY_WFI)
 8005798:	78fb      	ldrb	r3, [r7, #3]
 800579a:	2b01      	cmp	r3, #1
 800579c:	d101      	bne.n	80057a2 <HAL_PWR_EnterSLEEPMode+0x52>
  {
    /* Request Wait For Interrupt */
    __WFI();
 800579e:	bf30      	wfi
 80057a0:	e002      	b.n	80057a8 <HAL_PWR_EnterSLEEPMode+0x58>
  }
  else
  {
    /* Request Wait For Event */
    __SEV();
 80057a2:	bf40      	sev
    __WFE();
 80057a4:	bf20      	wfe
    __WFE();
 80057a6:	bf20      	wfe
  }
}
 80057a8:	3708      	adds	r7, #8
 80057aa:	46bd      	mov	sp, r7
 80057ac:	bd80      	pop	{r7, pc}
 80057ae:	bf00      	nop
 80057b0:	58000400 	.word	0x58000400
 80057b4:	e000ed00 	.word	0xe000ed00

080057b8 <HAL_PWREx_GetVoltageRange>:
/**
  * @brief Return Voltage Scaling Range.
  * @retval VOS bit field (PWR_REGULATOR_VOLTAGE_SCALE1 or PWPWR_REGULATOR_VOLTAGE_SCALE2)
  */
uint32_t HAL_PWREx_GetVoltageRange(void)
{
 80057b8:	b480      	push	{r7}
 80057ba:	af00      	add	r7, sp, #0
  return (PWR->CR1 & PWR_CR1_VOS);
 80057bc:	4b03      	ldr	r3, [pc, #12]	@ (80057cc <HAL_PWREx_GetVoltageRange+0x14>)
 80057be:	681b      	ldr	r3, [r3, #0]
 80057c0:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
}
 80057c4:	4618      	mov	r0, r3
 80057c6:	46bd      	mov	sp, r7
 80057c8:	bc80      	pop	{r7}
 80057ca:	4770      	bx	lr
 80057cc:	58000400 	.word	0x58000400

080057d0 <HAL_PWREx_EnableLowPowerRunMode>:
  * @note  In Low-power Run mode, all I/O pins keep the same state as in Run mode.
  * @note  Clock frequency must be reduced below 2 MHz.
  * @retval None
  */
void HAL_PWREx_EnableLowPowerRunMode(void)
{
 80057d0:	b480      	push	{r7}
 80057d2:	af00      	add	r7, sp, #0
  /* Set Regulator parameter */
  SET_BIT(PWR->CR1, PWR_CR1_LPR);
 80057d4:	4b04      	ldr	r3, [pc, #16]	@ (80057e8 <HAL_PWREx_EnableLowPowerRunMode+0x18>)
 80057d6:	681b      	ldr	r3, [r3, #0]
 80057d8:	4a03      	ldr	r2, [pc, #12]	@ (80057e8 <HAL_PWREx_EnableLowPowerRunMode+0x18>)
 80057da:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80057de:	6013      	str	r3, [r2, #0]
}
 80057e0:	bf00      	nop
 80057e2:	46bd      	mov	sp, r7
 80057e4:	bc80      	pop	{r7}
 80057e6:	4770      	bx	lr
 80057e8:	58000400 	.word	0x58000400

080057ec <HAL_PWREx_DisableLowPowerRunMode>:
  *        returns HAL_TIMEOUT status). The system clock frequency can then be
  *        increased above 2 MHz.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_DisableLowPowerRunMode(void)
{
 80057ec:	b480      	push	{r7}
 80057ee:	b083      	sub	sp, #12
 80057f0:	af00      	add	r7, sp, #0
  uint32_t wait_loop_index;

  /* Clear LPR bit */
  CLEAR_BIT(PWR->CR1, PWR_CR1_LPR);
 80057f2:	4b16      	ldr	r3, [pc, #88]	@ (800584c <HAL_PWREx_DisableLowPowerRunMode+0x60>)
 80057f4:	681b      	ldr	r3, [r3, #0]
 80057f6:	4a15      	ldr	r2, [pc, #84]	@ (800584c <HAL_PWREx_DisableLowPowerRunMode+0x60>)
 80057f8:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 80057fc:	6013      	str	r3, [r2, #0]

  /* Wait until REGLPF is reset */
  wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000UL);
 80057fe:	4b14      	ldr	r3, [pc, #80]	@ (8005850 <HAL_PWREx_DisableLowPowerRunMode+0x64>)
 8005800:	681b      	ldr	r3, [r3, #0]
 8005802:	2232      	movs	r2, #50	@ 0x32
 8005804:	fb02 f303 	mul.w	r3, r2, r3
 8005808:	4a12      	ldr	r2, [pc, #72]	@ (8005854 <HAL_PWREx_DisableLowPowerRunMode+0x68>)
 800580a:	fba2 2303 	umull	r2, r3, r2, r3
 800580e:	0c9b      	lsrs	r3, r3, #18
 8005810:	607b      	str	r3, [r7, #4]
  while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_REGLPF)) && (wait_loop_index != 0U))
 8005812:	e002      	b.n	800581a <HAL_PWREx_DisableLowPowerRunMode+0x2e>
  {
    wait_loop_index--;
 8005814:	687b      	ldr	r3, [r7, #4]
 8005816:	3b01      	subs	r3, #1
 8005818:	607b      	str	r3, [r7, #4]
  while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_REGLPF)) && (wait_loop_index != 0U))
 800581a:	4b0c      	ldr	r3, [pc, #48]	@ (800584c <HAL_PWREx_DisableLowPowerRunMode+0x60>)
 800581c:	695b      	ldr	r3, [r3, #20]
 800581e:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8005822:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8005826:	d102      	bne.n	800582e <HAL_PWREx_DisableLowPowerRunMode+0x42>
 8005828:	687b      	ldr	r3, [r7, #4]
 800582a:	2b00      	cmp	r3, #0
 800582c:	d1f2      	bne.n	8005814 <HAL_PWREx_DisableLowPowerRunMode+0x28>
  }
  if (HAL_IS_BIT_SET(PWR->SR2, (PWR_SR2_REGLPF)))
 800582e:	4b07      	ldr	r3, [pc, #28]	@ (800584c <HAL_PWREx_DisableLowPowerRunMode+0x60>)
 8005830:	695b      	ldr	r3, [r3, #20]
 8005832:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8005836:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800583a:	d101      	bne.n	8005840 <HAL_PWREx_DisableLowPowerRunMode+0x54>
  {
    return HAL_TIMEOUT;
 800583c:	2303      	movs	r3, #3
 800583e:	e000      	b.n	8005842 <HAL_PWREx_DisableLowPowerRunMode+0x56>
  }

  return HAL_OK;
 8005840:	2300      	movs	r3, #0
}
 8005842:	4618      	mov	r0, r3
 8005844:	370c      	adds	r7, #12
 8005846:	46bd      	mov	sp, r7
 8005848:	bc80      	pop	{r7}
 800584a:	4770      	bx	lr
 800584c:	58000400 	.word	0x58000400
 8005850:	20000000 	.word	0x20000000
 8005854:	431bde83 	.word	0x431bde83

08005858 <HAL_PWREx_EnterSTOP2Mode>:
  *            @arg @ref PWR_STOPENTRY_WFI  Enter Stop mode with WFI instruction
  *            @arg @ref PWR_STOPENTRY_WFE  Enter Stop mode with WFE instruction
  * @retval None
  */
void HAL_PWREx_EnterSTOP2Mode(uint8_t STOPEntry)
{
 8005858:	b480      	push	{r7}
 800585a:	b083      	sub	sp, #12
 800585c:	af00      	add	r7, sp, #0
 800585e:	4603      	mov	r3, r0
 8005860:	71fb      	strb	r3, [r7, #7]
#ifdef CORE_CM0PLUS
  /* Set Stop mode 2 */
  MODIFY_REG(PWR->C2CR1, PWR_C2CR1_LPMS, PWR_LOWPOWERMODE_STOP2);
#else
  /* Set Stop mode 2 */
  MODIFY_REG(PWR->CR1, PWR_CR1_LPMS, PWR_LOWPOWERMODE_STOP2);
 8005862:	4b10      	ldr	r3, [pc, #64]	@ (80058a4 <HAL_PWREx_EnterSTOP2Mode+0x4c>)
 8005864:	681b      	ldr	r3, [r3, #0]
 8005866:	f023 0307 	bic.w	r3, r3, #7
 800586a:	4a0e      	ldr	r2, [pc, #56]	@ (80058a4 <HAL_PWREx_EnterSTOP2Mode+0x4c>)
 800586c:	f043 0302 	orr.w	r3, r3, #2
 8005870:	6013      	str	r3, [r2, #0]
#endif

  /* Set SLEEPDEEP bit of Cortex System Control Register */
  SET_BIT(SCB->SCR, ((uint32_t)SCB_SCR_SLEEPDEEP_Msk));
 8005872:	4b0d      	ldr	r3, [pc, #52]	@ (80058a8 <HAL_PWREx_EnterSTOP2Mode+0x50>)
 8005874:	691b      	ldr	r3, [r3, #16]
 8005876:	4a0c      	ldr	r2, [pc, #48]	@ (80058a8 <HAL_PWREx_EnterSTOP2Mode+0x50>)
 8005878:	f043 0304 	orr.w	r3, r3, #4
 800587c:	6113      	str	r3, [r2, #16]

  /* Select Stop mode entry --------------------------------------------------*/
  if (STOPEntry == PWR_STOPENTRY_WFI)
 800587e:	79fb      	ldrb	r3, [r7, #7]
 8005880:	2b01      	cmp	r3, #1
 8005882:	d101      	bne.n	8005888 <HAL_PWREx_EnterSTOP2Mode+0x30>
  {
    /* Request Wait For Interrupt */
    __WFI();
 8005884:	bf30      	wfi
 8005886:	e002      	b.n	800588e <HAL_PWREx_EnterSTOP2Mode+0x36>
  }
  else
  {
    /* Request Wait For Event */
    __SEV();
 8005888:	bf40      	sev
    __WFE();
 800588a:	bf20      	wfe
    __WFE();
 800588c:	bf20      	wfe
  }

  /* Reset SLEEPDEEP bit of Cortex System Control Register */
  CLEAR_BIT(SCB->SCR, ((uint32_t)SCB_SCR_SLEEPDEEP_Msk));
 800588e:	4b06      	ldr	r3, [pc, #24]	@ (80058a8 <HAL_PWREx_EnterSTOP2Mode+0x50>)
 8005890:	691b      	ldr	r3, [r3, #16]
 8005892:	4a05      	ldr	r2, [pc, #20]	@ (80058a8 <HAL_PWREx_EnterSTOP2Mode+0x50>)
 8005894:	f023 0304 	bic.w	r3, r3, #4
 8005898:	6113      	str	r3, [r2, #16]
}
 800589a:	bf00      	nop
 800589c:	370c      	adds	r7, #12
 800589e:	46bd      	mov	sp, r7
 80058a0:	bc80      	pop	{r7}
 80058a2:	4770      	bx	lr
 80058a4:	58000400 	.word	0x58000400
 80058a8:	e000ed00 	.word	0xe000ed00

080058ac <LL_PWR_IsEnabledBkUpAccess>:
{
 80058ac:	b480      	push	{r7}
 80058ae:	af00      	add	r7, sp, #0
  return ((READ_BIT(PWR->CR1, PWR_CR1_DBP) == (PWR_CR1_DBP)) ? 1UL : 0UL);
 80058b0:	4b06      	ldr	r3, [pc, #24]	@ (80058cc <LL_PWR_IsEnabledBkUpAccess+0x20>)
 80058b2:	681b      	ldr	r3, [r3, #0]
 80058b4:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80058b8:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80058bc:	d101      	bne.n	80058c2 <LL_PWR_IsEnabledBkUpAccess+0x16>
 80058be:	2301      	movs	r3, #1
 80058c0:	e000      	b.n	80058c4 <LL_PWR_IsEnabledBkUpAccess+0x18>
 80058c2:	2300      	movs	r3, #0
}
 80058c4:	4618      	mov	r0, r3
 80058c6:	46bd      	mov	sp, r7
 80058c8:	bc80      	pop	{r7}
 80058ca:	4770      	bx	lr
 80058cc:	58000400 	.word	0x58000400

080058d0 <LL_RCC_HSE_EnableTcxo>:
{
 80058d0:	b480      	push	{r7}
 80058d2:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CR, RCC_CR_HSEBYPPWR);
 80058d4:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80058d8:	681b      	ldr	r3, [r3, #0]
 80058da:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 80058de:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 80058e2:	6013      	str	r3, [r2, #0]
}
 80058e4:	bf00      	nop
 80058e6:	46bd      	mov	sp, r7
 80058e8:	bc80      	pop	{r7}
 80058ea:	4770      	bx	lr

080058ec <LL_RCC_HSE_DisableTcxo>:
{
 80058ec:	b480      	push	{r7}
 80058ee:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->CR, RCC_CR_HSEBYPPWR);
 80058f0:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80058f4:	681b      	ldr	r3, [r3, #0]
 80058f6:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 80058fa:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 80058fe:	6013      	str	r3, [r2, #0]
}
 8005900:	bf00      	nop
 8005902:	46bd      	mov	sp, r7
 8005904:	bc80      	pop	{r7}
 8005906:	4770      	bx	lr

08005908 <LL_RCC_HSE_IsEnabledDiv2>:
{
 8005908:	b480      	push	{r7}
 800590a:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CR, RCC_CR_HSEPRE) == (RCC_CR_HSEPRE)) ? 1UL : 0UL);
 800590c:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8005910:	681b      	ldr	r3, [r3, #0]
 8005912:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8005916:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800591a:	d101      	bne.n	8005920 <LL_RCC_HSE_IsEnabledDiv2+0x18>
 800591c:	2301      	movs	r3, #1
 800591e:	e000      	b.n	8005922 <LL_RCC_HSE_IsEnabledDiv2+0x1a>
 8005920:	2300      	movs	r3, #0
}
 8005922:	4618      	mov	r0, r3
 8005924:	46bd      	mov	sp, r7
 8005926:	bc80      	pop	{r7}
 8005928:	4770      	bx	lr

0800592a <LL_RCC_HSE_Enable>:
{
 800592a:	b480      	push	{r7}
 800592c:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CR, RCC_CR_HSEON);
 800592e:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8005932:	681b      	ldr	r3, [r3, #0]
 8005934:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8005938:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800593c:	6013      	str	r3, [r2, #0]
}
 800593e:	bf00      	nop
 8005940:	46bd      	mov	sp, r7
 8005942:	bc80      	pop	{r7}
 8005944:	4770      	bx	lr

08005946 <LL_RCC_HSE_Disable>:
{
 8005946:	b480      	push	{r7}
 8005948:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->CR, RCC_CR_HSEON);
 800594a:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800594e:	681b      	ldr	r3, [r3, #0]
 8005950:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8005954:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8005958:	6013      	str	r3, [r2, #0]
}
 800595a:	bf00      	nop
 800595c:	46bd      	mov	sp, r7
 800595e:	bc80      	pop	{r7}
 8005960:	4770      	bx	lr

08005962 <LL_RCC_HSE_IsReady>:
{
 8005962:	b480      	push	{r7}
 8005964:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CR, RCC_CR_HSERDY) == (RCC_CR_HSERDY)) ? 1UL : 0UL);
 8005966:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800596a:	681b      	ldr	r3, [r3, #0]
 800596c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8005970:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8005974:	d101      	bne.n	800597a <LL_RCC_HSE_IsReady+0x18>
 8005976:	2301      	movs	r3, #1
 8005978:	e000      	b.n	800597c <LL_RCC_HSE_IsReady+0x1a>
 800597a:	2300      	movs	r3, #0
}
 800597c:	4618      	mov	r0, r3
 800597e:	46bd      	mov	sp, r7
 8005980:	bc80      	pop	{r7}
 8005982:	4770      	bx	lr

08005984 <LL_RCC_HSI_Enable>:
{
 8005984:	b480      	push	{r7}
 8005986:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CR, RCC_CR_HSION);
 8005988:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800598c:	681b      	ldr	r3, [r3, #0]
 800598e:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8005992:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8005996:	6013      	str	r3, [r2, #0]
}
 8005998:	bf00      	nop
 800599a:	46bd      	mov	sp, r7
 800599c:	bc80      	pop	{r7}
 800599e:	4770      	bx	lr

080059a0 <LL_RCC_HSI_Disable>:
{
 80059a0:	b480      	push	{r7}
 80059a2:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->CR, RCC_CR_HSION);
 80059a4:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80059a8:	681b      	ldr	r3, [r3, #0]
 80059aa:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 80059ae:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80059b2:	6013      	str	r3, [r2, #0]
}
 80059b4:	bf00      	nop
 80059b6:	46bd      	mov	sp, r7
 80059b8:	bc80      	pop	{r7}
 80059ba:	4770      	bx	lr

080059bc <LL_RCC_HSI_IsReady>:
{
 80059bc:	b480      	push	{r7}
 80059be:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) == (RCC_CR_HSIRDY)) ? 1UL : 0UL);
 80059c0:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80059c4:	681b      	ldr	r3, [r3, #0]
 80059c6:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80059ca:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80059ce:	d101      	bne.n	80059d4 <LL_RCC_HSI_IsReady+0x18>
 80059d0:	2301      	movs	r3, #1
 80059d2:	e000      	b.n	80059d6 <LL_RCC_HSI_IsReady+0x1a>
 80059d4:	2300      	movs	r3, #0
}
 80059d6:	4618      	mov	r0, r3
 80059d8:	46bd      	mov	sp, r7
 80059da:	bc80      	pop	{r7}
 80059dc:	4770      	bx	lr

080059de <LL_RCC_HSI_SetCalibTrimming>:
{
 80059de:	b480      	push	{r7}
 80059e0:	b083      	sub	sp, #12
 80059e2:	af00      	add	r7, sp, #0
 80059e4:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->ICSCR, RCC_ICSCR_HSITRIM, Value << RCC_ICSCR_HSITRIM_Pos);
 80059e6:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80059ea:	685b      	ldr	r3, [r3, #4]
 80059ec:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 80059f0:	687b      	ldr	r3, [r7, #4]
 80059f2:	061b      	lsls	r3, r3, #24
 80059f4:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 80059f8:	4313      	orrs	r3, r2
 80059fa:	604b      	str	r3, [r1, #4]
}
 80059fc:	bf00      	nop
 80059fe:	370c      	adds	r7, #12
 8005a00:	46bd      	mov	sp, r7
 8005a02:	bc80      	pop	{r7}
 8005a04:	4770      	bx	lr

08005a06 <LL_RCC_LSE_IsReady>:
{
 8005a06:	b480      	push	{r7}
 8005a08:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == (RCC_BDCR_LSERDY)) ? 1UL : 0UL);
 8005a0a:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8005a0e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8005a12:	f003 0302 	and.w	r3, r3, #2
 8005a16:	2b02      	cmp	r3, #2
 8005a18:	d101      	bne.n	8005a1e <LL_RCC_LSE_IsReady+0x18>
 8005a1a:	2301      	movs	r3, #1
 8005a1c:	e000      	b.n	8005a20 <LL_RCC_LSE_IsReady+0x1a>
 8005a1e:	2300      	movs	r3, #0
}
 8005a20:	4618      	mov	r0, r3
 8005a22:	46bd      	mov	sp, r7
 8005a24:	bc80      	pop	{r7}
 8005a26:	4770      	bx	lr

08005a28 <LL_RCC_LSI_Enable>:
{
 8005a28:	b480      	push	{r7}
 8005a2a:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CSR, RCC_CSR_LSION);
 8005a2c:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8005a30:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8005a34:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8005a38:	f043 0301 	orr.w	r3, r3, #1
 8005a3c:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94
}
 8005a40:	bf00      	nop
 8005a42:	46bd      	mov	sp, r7
 8005a44:	bc80      	pop	{r7}
 8005a46:	4770      	bx	lr

08005a48 <LL_RCC_LSI_Disable>:
{
 8005a48:	b480      	push	{r7}
 8005a4a:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->CSR, RCC_CSR_LSION);
 8005a4c:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8005a50:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8005a54:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8005a58:	f023 0301 	bic.w	r3, r3, #1
 8005a5c:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94
}
 8005a60:	bf00      	nop
 8005a62:	46bd      	mov	sp, r7
 8005a64:	bc80      	pop	{r7}
 8005a66:	4770      	bx	lr

08005a68 <LL_RCC_LSI_IsReady>:
{
 8005a68:	b480      	push	{r7}
 8005a6a:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == (RCC_CSR_LSIRDY)) ? 1UL : 0UL);
 8005a6c:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8005a70:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8005a74:	f003 0302 	and.w	r3, r3, #2
 8005a78:	2b02      	cmp	r3, #2
 8005a7a:	d101      	bne.n	8005a80 <LL_RCC_LSI_IsReady+0x18>
 8005a7c:	2301      	movs	r3, #1
 8005a7e:	e000      	b.n	8005a82 <LL_RCC_LSI_IsReady+0x1a>
 8005a80:	2300      	movs	r3, #0
}
 8005a82:	4618      	mov	r0, r3
 8005a84:	46bd      	mov	sp, r7
 8005a86:	bc80      	pop	{r7}
 8005a88:	4770      	bx	lr

08005a8a <LL_RCC_MSI_Enable>:
{
 8005a8a:	b480      	push	{r7}
 8005a8c:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CR, RCC_CR_MSION);
 8005a8e:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8005a92:	681b      	ldr	r3, [r3, #0]
 8005a94:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8005a98:	f043 0301 	orr.w	r3, r3, #1
 8005a9c:	6013      	str	r3, [r2, #0]
}
 8005a9e:	bf00      	nop
 8005aa0:	46bd      	mov	sp, r7
 8005aa2:	bc80      	pop	{r7}
 8005aa4:	4770      	bx	lr

08005aa6 <LL_RCC_MSI_Disable>:
{
 8005aa6:	b480      	push	{r7}
 8005aa8:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->CR, RCC_CR_MSION);
 8005aaa:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8005aae:	681b      	ldr	r3, [r3, #0]
 8005ab0:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8005ab4:	f023 0301 	bic.w	r3, r3, #1
 8005ab8:	6013      	str	r3, [r2, #0]
}
 8005aba:	bf00      	nop
 8005abc:	46bd      	mov	sp, r7
 8005abe:	bc80      	pop	{r7}
 8005ac0:	4770      	bx	lr

08005ac2 <LL_RCC_MSI_IsReady>:
{
 8005ac2:	b480      	push	{r7}
 8005ac4:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CR, RCC_CR_MSIRDY) == (RCC_CR_MSIRDY)) ? 1UL : 0UL);
 8005ac6:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8005aca:	681b      	ldr	r3, [r3, #0]
 8005acc:	f003 0302 	and.w	r3, r3, #2
 8005ad0:	2b02      	cmp	r3, #2
 8005ad2:	d101      	bne.n	8005ad8 <LL_RCC_MSI_IsReady+0x16>
 8005ad4:	2301      	movs	r3, #1
 8005ad6:	e000      	b.n	8005ada <LL_RCC_MSI_IsReady+0x18>
 8005ad8:	2300      	movs	r3, #0
}
 8005ada:	4618      	mov	r0, r3
 8005adc:	46bd      	mov	sp, r7
 8005ade:	bc80      	pop	{r7}
 8005ae0:	4770      	bx	lr

08005ae2 <LL_RCC_MSI_IsEnabledRangeSelect>:
{
 8005ae2:	b480      	push	{r7}
 8005ae4:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == (RCC_CR_MSIRGSEL)) ? 1UL : 0UL);
 8005ae6:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8005aea:	681b      	ldr	r3, [r3, #0]
 8005aec:	f003 0308 	and.w	r3, r3, #8
 8005af0:	2b08      	cmp	r3, #8
 8005af2:	d101      	bne.n	8005af8 <LL_RCC_MSI_IsEnabledRangeSelect+0x16>
 8005af4:	2301      	movs	r3, #1
 8005af6:	e000      	b.n	8005afa <LL_RCC_MSI_IsEnabledRangeSelect+0x18>
 8005af8:	2300      	movs	r3, #0
}
 8005afa:	4618      	mov	r0, r3
 8005afc:	46bd      	mov	sp, r7
 8005afe:	bc80      	pop	{r7}
 8005b00:	4770      	bx	lr

08005b02 <LL_RCC_MSI_GetRange>:
{
 8005b02:	b480      	push	{r7}
 8005b04:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CR, RCC_CR_MSIRANGE));
 8005b06:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8005b0a:	681b      	ldr	r3, [r3, #0]
 8005b0c:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
}
 8005b10:	4618      	mov	r0, r3
 8005b12:	46bd      	mov	sp, r7
 8005b14:	bc80      	pop	{r7}
 8005b16:	4770      	bx	lr

08005b18 <LL_RCC_MSI_GetRangeAfterStandby>:
{
 8005b18:	b480      	push	{r7}
 8005b1a:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE));
 8005b1c:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8005b20:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8005b24:	f403 6370 	and.w	r3, r3, #3840	@ 0xf00
}
 8005b28:	4618      	mov	r0, r3
 8005b2a:	46bd      	mov	sp, r7
 8005b2c:	bc80      	pop	{r7}
 8005b2e:	4770      	bx	lr

08005b30 <LL_RCC_MSI_SetCalibTrimming>:
{
 8005b30:	b480      	push	{r7}
 8005b32:	b083      	sub	sp, #12
 8005b34:	af00      	add	r7, sp, #0
 8005b36:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->ICSCR, RCC_ICSCR_MSITRIM, Value << RCC_ICSCR_MSITRIM_Pos);
 8005b38:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8005b3c:	685b      	ldr	r3, [r3, #4]
 8005b3e:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 8005b42:	687b      	ldr	r3, [r7, #4]
 8005b44:	021b      	lsls	r3, r3, #8
 8005b46:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8005b4a:	4313      	orrs	r3, r2
 8005b4c:	604b      	str	r3, [r1, #4]
}
 8005b4e:	bf00      	nop
 8005b50:	370c      	adds	r7, #12
 8005b52:	46bd      	mov	sp, r7
 8005b54:	bc80      	pop	{r7}
 8005b56:	4770      	bx	lr

08005b58 <LL_RCC_SetSysClkSource>:
{
 8005b58:	b480      	push	{r7}
 8005b5a:	b083      	sub	sp, #12
 8005b5c:	af00      	add	r7, sp, #0
 8005b5e:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, Source);
 8005b60:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8005b64:	689b      	ldr	r3, [r3, #8]
 8005b66:	f023 0203 	bic.w	r2, r3, #3
 8005b6a:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8005b6e:	687b      	ldr	r3, [r7, #4]
 8005b70:	4313      	orrs	r3, r2
 8005b72:	608b      	str	r3, [r1, #8]
}
 8005b74:	bf00      	nop
 8005b76:	370c      	adds	r7, #12
 8005b78:	46bd      	mov	sp, r7
 8005b7a:	bc80      	pop	{r7}
 8005b7c:	4770      	bx	lr

08005b7e <LL_RCC_GetSysClkSource>:
{
 8005b7e:	b480      	push	{r7}
 8005b80:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_SWS));
 8005b82:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8005b86:	689b      	ldr	r3, [r3, #8]
 8005b88:	f003 030c 	and.w	r3, r3, #12
}
 8005b8c:	4618      	mov	r0, r3
 8005b8e:	46bd      	mov	sp, r7
 8005b90:	bc80      	pop	{r7}
 8005b92:	4770      	bx	lr

08005b94 <LL_RCC_SetAHBPrescaler>:
{
 8005b94:	b480      	push	{r7}
 8005b96:	b083      	sub	sp, #12
 8005b98:	af00      	add	r7, sp, #0
 8005b9a:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, Prescaler);
 8005b9c:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8005ba0:	689b      	ldr	r3, [r3, #8]
 8005ba2:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8005ba6:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8005baa:	687b      	ldr	r3, [r7, #4]
 8005bac:	4313      	orrs	r3, r2
 8005bae:	608b      	str	r3, [r1, #8]
}
 8005bb0:	bf00      	nop
 8005bb2:	370c      	adds	r7, #12
 8005bb4:	46bd      	mov	sp, r7
 8005bb6:	bc80      	pop	{r7}
 8005bb8:	4770      	bx	lr

08005bba <LL_RCC_SetAHB3Prescaler>:
{
 8005bba:	b480      	push	{r7}
 8005bbc:	b083      	sub	sp, #12
 8005bbe:	af00      	add	r7, sp, #0
 8005bc0:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->EXTCFGR, RCC_EXTCFGR_SHDHPRE, Prescaler >> 4);
 8005bc2:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8005bc6:	f8d3 3108 	ldr.w	r3, [r3, #264]	@ 0x108
 8005bca:	f023 020f 	bic.w	r2, r3, #15
 8005bce:	687b      	ldr	r3, [r7, #4]
 8005bd0:	091b      	lsrs	r3, r3, #4
 8005bd2:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8005bd6:	4313      	orrs	r3, r2
 8005bd8:	f8c1 3108 	str.w	r3, [r1, #264]	@ 0x108
}
 8005bdc:	bf00      	nop
 8005bde:	370c      	adds	r7, #12
 8005be0:	46bd      	mov	sp, r7
 8005be2:	bc80      	pop	{r7}
 8005be4:	4770      	bx	lr

08005be6 <LL_RCC_SetAPB1Prescaler>:
{
 8005be6:	b480      	push	{r7}
 8005be8:	b083      	sub	sp, #12
 8005bea:	af00      	add	r7, sp, #0
 8005bec:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, Prescaler);
 8005bee:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8005bf2:	689b      	ldr	r3, [r3, #8]
 8005bf4:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8005bf8:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8005bfc:	687b      	ldr	r3, [r7, #4]
 8005bfe:	4313      	orrs	r3, r2
 8005c00:	608b      	str	r3, [r1, #8]
}
 8005c02:	bf00      	nop
 8005c04:	370c      	adds	r7, #12
 8005c06:	46bd      	mov	sp, r7
 8005c08:	bc80      	pop	{r7}
 8005c0a:	4770      	bx	lr

08005c0c <LL_RCC_SetAPB2Prescaler>:
{
 8005c0c:	b480      	push	{r7}
 8005c0e:	b083      	sub	sp, #12
 8005c10:	af00      	add	r7, sp, #0
 8005c12:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, Prescaler);
 8005c14:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8005c18:	689b      	ldr	r3, [r3, #8]
 8005c1a:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 8005c1e:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8005c22:	687b      	ldr	r3, [r7, #4]
 8005c24:	4313      	orrs	r3, r2
 8005c26:	608b      	str	r3, [r1, #8]
}
 8005c28:	bf00      	nop
 8005c2a:	370c      	adds	r7, #12
 8005c2c:	46bd      	mov	sp, r7
 8005c2e:	bc80      	pop	{r7}
 8005c30:	4770      	bx	lr

08005c32 <LL_RCC_GetAHBPrescaler>:
{
 8005c32:	b480      	push	{r7}
 8005c34:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_HPRE));
 8005c36:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8005c3a:	689b      	ldr	r3, [r3, #8]
 8005c3c:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
}
 8005c40:	4618      	mov	r0, r3
 8005c42:	46bd      	mov	sp, r7
 8005c44:	bc80      	pop	{r7}
 8005c46:	4770      	bx	lr

08005c48 <LL_RCC_GetAHB3Prescaler>:
{
 8005c48:	b480      	push	{r7}
 8005c4a:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->EXTCFGR, RCC_EXTCFGR_SHDHPRE) << 4);
 8005c4c:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8005c50:	f8d3 3108 	ldr.w	r3, [r3, #264]	@ 0x108
 8005c54:	011b      	lsls	r3, r3, #4
 8005c56:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
}
 8005c5a:	4618      	mov	r0, r3
 8005c5c:	46bd      	mov	sp, r7
 8005c5e:	bc80      	pop	{r7}
 8005c60:	4770      	bx	lr

08005c62 <LL_RCC_GetAPB1Prescaler>:
{
 8005c62:	b480      	push	{r7}
 8005c64:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1));
 8005c66:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8005c6a:	689b      	ldr	r3, [r3, #8]
 8005c6c:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
}
 8005c70:	4618      	mov	r0, r3
 8005c72:	46bd      	mov	sp, r7
 8005c74:	bc80      	pop	{r7}
 8005c76:	4770      	bx	lr

08005c78 <LL_RCC_GetAPB2Prescaler>:
{
 8005c78:	b480      	push	{r7}
 8005c7a:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2));
 8005c7c:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8005c80:	689b      	ldr	r3, [r3, #8]
 8005c82:	f403 5360 	and.w	r3, r3, #14336	@ 0x3800
}
 8005c86:	4618      	mov	r0, r3
 8005c88:	46bd      	mov	sp, r7
 8005c8a:	bc80      	pop	{r7}
 8005c8c:	4770      	bx	lr

08005c8e <LL_RCC_PLL_Enable>:
  * @brief  Enable PLL
  * @rmtoll CR           PLLON         LL_RCC_PLL_Enable
  * @retval None
  */
__STATIC_INLINE void LL_RCC_PLL_Enable(void)
{
 8005c8e:	b480      	push	{r7}
 8005c90:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CR, RCC_CR_PLLON);
 8005c92:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8005c96:	681b      	ldr	r3, [r3, #0]
 8005c98:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8005c9c:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8005ca0:	6013      	str	r3, [r2, #0]
}
 8005ca2:	bf00      	nop
 8005ca4:	46bd      	mov	sp, r7
 8005ca6:	bc80      	pop	{r7}
 8005ca8:	4770      	bx	lr

08005caa <LL_RCC_PLL_Disable>:
  * @note Cannot be disabled if the PLL clock is used as the system clock
  * @rmtoll CR           PLLON         LL_RCC_PLL_Disable
  * @retval None
  */
__STATIC_INLINE void LL_RCC_PLL_Disable(void)
{
 8005caa:	b480      	push	{r7}
 8005cac:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->CR, RCC_CR_PLLON);
 8005cae:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8005cb2:	681b      	ldr	r3, [r3, #0]
 8005cb4:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8005cb8:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8005cbc:	6013      	str	r3, [r2, #0]
}
 8005cbe:	bf00      	nop
 8005cc0:	46bd      	mov	sp, r7
 8005cc2:	bc80      	pop	{r7}
 8005cc4:	4770      	bx	lr

08005cc6 <LL_RCC_PLL_IsReady>:
  * @brief  Check if PLL Ready
  * @rmtoll CR           PLLRDY        LL_RCC_PLL_IsReady
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_PLL_IsReady(void)
{
 8005cc6:	b480      	push	{r7}
 8005cc8:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CR, RCC_CR_PLLRDY) == (RCC_CR_PLLRDY)) ? 1UL : 0UL);
 8005cca:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8005cce:	681b      	ldr	r3, [r3, #0]
 8005cd0:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8005cd4:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8005cd8:	d101      	bne.n	8005cde <LL_RCC_PLL_IsReady+0x18>
 8005cda:	2301      	movs	r3, #1
 8005cdc:	e000      	b.n	8005ce0 <LL_RCC_PLL_IsReady+0x1a>
 8005cde:	2300      	movs	r3, #0
}
 8005ce0:	4618      	mov	r0, r3
 8005ce2:	46bd      	mov	sp, r7
 8005ce4:	bc80      	pop	{r7}
 8005ce6:	4770      	bx	lr

08005ce8 <LL_RCC_PLL_GetN>:
  * @brief  Get Main PLL multiplication factor for VCO
  * @rmtoll PLLCFGR      PLLN          LL_RCC_PLL_GetN
  * @retval Between 6 and 127
  */
__STATIC_INLINE uint32_t LL_RCC_PLL_GetN(void)
{
 8005ce8:	b480      	push	{r7}
 8005cea:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >>  RCC_PLLCFGR_PLLN_Pos);
 8005cec:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8005cf0:	68db      	ldr	r3, [r3, #12]
 8005cf2:	0a1b      	lsrs	r3, r3, #8
 8005cf4:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
}
 8005cf8:	4618      	mov	r0, r3
 8005cfa:	46bd      	mov	sp, r7
 8005cfc:	bc80      	pop	{r7}
 8005cfe:	4770      	bx	lr

08005d00 <LL_RCC_PLL_GetR>:
  *         @arg @ref LL_RCC_PLLR_DIV_6
  *         @arg @ref LL_RCC_PLLR_DIV_7
  *         @arg @ref LL_RCC_PLLR_DIV_8
  */
__STATIC_INLINE uint32_t LL_RCC_PLL_GetR(void)
{
 8005d00:	b480      	push	{r7}
 8005d02:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR));
 8005d04:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8005d08:	68db      	ldr	r3, [r3, #12]
 8005d0a:	f003 4360 	and.w	r3, r3, #3758096384	@ 0xe0000000
}
 8005d0e:	4618      	mov	r0, r3
 8005d10:	46bd      	mov	sp, r7
 8005d12:	bc80      	pop	{r7}
 8005d14:	4770      	bx	lr

08005d16 <LL_RCC_PLL_GetDivider>:
  *         @arg @ref LL_RCC_PLLM_DIV_6
  *         @arg @ref LL_RCC_PLLM_DIV_7
  *         @arg @ref LL_RCC_PLLM_DIV_8
  */
__STATIC_INLINE uint32_t LL_RCC_PLL_GetDivider(void)
{
 8005d16:	b480      	push	{r7}
 8005d18:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM));
 8005d1a:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8005d1e:	68db      	ldr	r3, [r3, #12]
 8005d20:	f003 0370 	and.w	r3, r3, #112	@ 0x70
}
 8005d24:	4618      	mov	r0, r3
 8005d26:	46bd      	mov	sp, r7
 8005d28:	bc80      	pop	{r7}
 8005d2a:	4770      	bx	lr

08005d2c <LL_RCC_PLL_GetMainSource>:
  *         @arg @ref LL_RCC_PLLSOURCE_MSI
  *         @arg @ref LL_RCC_PLLSOURCE_HSI
  *         @arg @ref LL_RCC_PLLSOURCE_HSE
  */
__STATIC_INLINE uint32_t LL_RCC_PLL_GetMainSource(void)
{
 8005d2c:	b480      	push	{r7}
 8005d2e:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC));
 8005d30:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8005d34:	68db      	ldr	r3, [r3, #12]
 8005d36:	f003 0303 	and.w	r3, r3, #3
}
 8005d3a:	4618      	mov	r0, r3
 8005d3c:	46bd      	mov	sp, r7
 8005d3e:	bc80      	pop	{r7}
 8005d40:	4770      	bx	lr

08005d42 <LL_RCC_IsActiveFlag_HPRE>:
  * @brief  Check if HCLK1 prescaler flag value has been applied or not
  * @rmtoll CFGR         HPREF       LL_RCC_IsActiveFlag_HPRE
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_IsActiveFlag_HPRE(void)
{
 8005d42:	b480      	push	{r7}
 8005d44:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CFGR, RCC_CFGR_HPREF) == (RCC_CFGR_HPREF)) ? 1UL : 0UL);
 8005d46:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8005d4a:	689b      	ldr	r3, [r3, #8]
 8005d4c:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8005d50:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8005d54:	d101      	bne.n	8005d5a <LL_RCC_IsActiveFlag_HPRE+0x18>
 8005d56:	2301      	movs	r3, #1
 8005d58:	e000      	b.n	8005d5c <LL_RCC_IsActiveFlag_HPRE+0x1a>
 8005d5a:	2300      	movs	r3, #0
}
 8005d5c:	4618      	mov	r0, r3
 8005d5e:	46bd      	mov	sp, r7
 8005d60:	bc80      	pop	{r7}
 8005d62:	4770      	bx	lr

08005d64 <LL_RCC_IsActiveFlag_SHDHPRE>:
  * @brief  Check if HCLK3 prescaler flag value has been applied or not
  * @rmtoll EXTCFGR         SHDHPREF       LL_RCC_IsActiveFlag_SHDHPRE
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_IsActiveFlag_SHDHPRE(void)
{
 8005d64:	b480      	push	{r7}
 8005d66:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->EXTCFGR, RCC_EXTCFGR_SHDHPREF) == (RCC_EXTCFGR_SHDHPREF)) ? 1UL : 0UL);
 8005d68:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8005d6c:	f8d3 3108 	ldr.w	r3, [r3, #264]	@ 0x108
 8005d70:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8005d74:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8005d78:	d101      	bne.n	8005d7e <LL_RCC_IsActiveFlag_SHDHPRE+0x1a>
 8005d7a:	2301      	movs	r3, #1
 8005d7c:	e000      	b.n	8005d80 <LL_RCC_IsActiveFlag_SHDHPRE+0x1c>
 8005d7e:	2300      	movs	r3, #0
}
 8005d80:	4618      	mov	r0, r3
 8005d82:	46bd      	mov	sp, r7
 8005d84:	bc80      	pop	{r7}
 8005d86:	4770      	bx	lr

08005d88 <LL_RCC_IsActiveFlag_PPRE1>:
  * @brief  Check if PLCK1 prescaler flag value has been applied or not
  * @rmtoll CFGR         PPRE1F       LL_RCC_IsActiveFlag_PPRE1
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_IsActiveFlag_PPRE1(void)
{
 8005d88:	b480      	push	{r7}
 8005d8a:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1F) == (RCC_CFGR_PPRE1F)) ? 1UL : 0UL);
 8005d8c:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8005d90:	689b      	ldr	r3, [r3, #8]
 8005d92:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8005d96:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8005d9a:	d101      	bne.n	8005da0 <LL_RCC_IsActiveFlag_PPRE1+0x18>
 8005d9c:	2301      	movs	r3, #1
 8005d9e:	e000      	b.n	8005da2 <LL_RCC_IsActiveFlag_PPRE1+0x1a>
 8005da0:	2300      	movs	r3, #0
}
 8005da2:	4618      	mov	r0, r3
 8005da4:	46bd      	mov	sp, r7
 8005da6:	bc80      	pop	{r7}
 8005da8:	4770      	bx	lr

08005daa <LL_RCC_IsActiveFlag_PPRE2>:
  * @brief  Check if PLCK2 prescaler flag value has been applied or not
  * @rmtoll CFGR         PPRE2F       LL_RCC_IsActiveFlag_PPRE2
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_IsActiveFlag_PPRE2(void)
{
 8005daa:	b480      	push	{r7}
 8005dac:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2F) == (RCC_CFGR_PPRE2F)) ? 1UL : 0UL);
 8005dae:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8005db2:	689b      	ldr	r3, [r3, #8]
 8005db4:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8005db8:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8005dbc:	d101      	bne.n	8005dc2 <LL_RCC_IsActiveFlag_PPRE2+0x18>
 8005dbe:	2301      	movs	r3, #1
 8005dc0:	e000      	b.n	8005dc4 <LL_RCC_IsActiveFlag_PPRE2+0x1a>
 8005dc2:	2300      	movs	r3, #0
}
 8005dc4:	4618      	mov	r0, r3
 8005dc6:	46bd      	mov	sp, r7
 8005dc8:	bc80      	pop	{r7}
 8005dca:	4770      	bx	lr

08005dcc <HAL_RCC_OscConfig>:
  *         contains the configuration information for the RCC Oscillators.
  * @note   The PLL is not disabled when used as system clock.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8005dcc:	b580      	push	{r7, lr}
 8005dce:	b088      	sub	sp, #32
 8005dd0:	af00      	add	r7, sp, #0
 8005dd2:	6078      	str	r0, [r7, #4]
  uint32_t sysclk_source;
  uint32_t pll_config;
  HAL_StatusTypeDef status;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8005dd4:	687b      	ldr	r3, [r7, #4]
 8005dd6:	2b00      	cmp	r3, #0
 8005dd8:	d101      	bne.n	8005dde <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8005dda:	2301      	movs	r3, #1
 8005ddc:	e36f      	b.n	80064be <HAL_RCC_OscConfig+0x6f2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8005dde:	f7ff fece 	bl	8005b7e <LL_RCC_GetSysClkSource>
 8005de2:	61f8      	str	r0, [r7, #28]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 8005de4:	f7ff ffa2 	bl	8005d2c <LL_RCC_PLL_GetMainSource>
 8005de8:	61b8      	str	r0, [r7, #24]

  /*----------------------------- MSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 8005dea:	687b      	ldr	r3, [r7, #4]
 8005dec:	681b      	ldr	r3, [r3, #0]
 8005dee:	f003 0320 	and.w	r3, r3, #32
 8005df2:	2b00      	cmp	r3, #0
 8005df4:	f000 80c4 	beq.w	8005f80 <HAL_RCC_OscConfig+0x1b4>
    assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));
    assert_param(IS_RCC_MSI_CALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
    assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

    /* When the MSI is used as system clock it will not be disabled */
    if ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_MSI) ||
 8005df8:	69fb      	ldr	r3, [r7, #28]
 8005dfa:	2b00      	cmp	r3, #0
 8005dfc:	d005      	beq.n	8005e0a <HAL_RCC_OscConfig+0x3e>
 8005dfe:	69fb      	ldr	r3, [r7, #28]
 8005e00:	2b0c      	cmp	r3, #12
 8005e02:	d176      	bne.n	8005ef2 <HAL_RCC_OscConfig+0x126>
        ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (pll_config == RCC_PLLSOURCE_MSI)))
 8005e04:	69bb      	ldr	r3, [r7, #24]
 8005e06:	2b01      	cmp	r3, #1
 8005e08:	d173      	bne.n	8005ef2 <HAL_RCC_OscConfig+0x126>
    {
      if (RCC_OscInitStruct->MSIState == RCC_MSI_OFF)
 8005e0a:	687b      	ldr	r3, [r7, #4]
 8005e0c:	6a1b      	ldr	r3, [r3, #32]
 8005e0e:	2b00      	cmp	r3, #0
 8005e10:	d101      	bne.n	8005e16 <HAL_RCC_OscConfig+0x4a>
      {
        return HAL_ERROR;
 8005e12:	2301      	movs	r3, #1
 8005e14:	e353      	b.n	80064be <HAL_RCC_OscConfig+0x6f2>
      else
      {
        /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
           must be correctly programmed according to the frequency of the AHB3 clock
           and the supply voltage of the device. */
        if (RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 8005e16:	687b      	ldr	r3, [r7, #4]
 8005e18:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8005e1a:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8005e1e:	681b      	ldr	r3, [r3, #0]
 8005e20:	f003 0308 	and.w	r3, r3, #8
 8005e24:	2b00      	cmp	r3, #0
 8005e26:	d005      	beq.n	8005e34 <HAL_RCC_OscConfig+0x68>
 8005e28:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8005e2c:	681b      	ldr	r3, [r3, #0]
 8005e2e:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8005e32:	e006      	b.n	8005e42 <HAL_RCC_OscConfig+0x76>
 8005e34:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8005e38:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8005e3c:	091b      	lsrs	r3, r3, #4
 8005e3e:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8005e42:	4293      	cmp	r3, r2
 8005e44:	d222      	bcs.n	8005e8c <HAL_RCC_OscConfig+0xc0>
        {
          /* First increase number of wait states update if necessary */
          if (RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8005e46:	687b      	ldr	r3, [r7, #4]
 8005e48:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005e4a:	4618      	mov	r0, r3
 8005e4c:	f000 fd3c 	bl	80068c8 <RCC_SetFlashLatencyFromMSIRange>
 8005e50:	4603      	mov	r3, r0
 8005e52:	2b00      	cmp	r3, #0
 8005e54:	d001      	beq.n	8005e5a <HAL_RCC_OscConfig+0x8e>
          {
            return HAL_ERROR;
 8005e56:	2301      	movs	r3, #1
 8005e58:	e331      	b.n	80064be <HAL_RCC_OscConfig+0x6f2>
          }

          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8005e5a:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8005e5e:	681b      	ldr	r3, [r3, #0]
 8005e60:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8005e64:	f043 0308 	orr.w	r3, r3, #8
 8005e68:	6013      	str	r3, [r2, #0]
 8005e6a:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8005e6e:	681b      	ldr	r3, [r3, #0]
 8005e70:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8005e74:	687b      	ldr	r3, [r7, #4]
 8005e76:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005e78:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8005e7c:	4313      	orrs	r3, r2
 8005e7e:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8005e80:	687b      	ldr	r3, [r7, #4]
 8005e82:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005e84:	4618      	mov	r0, r3
 8005e86:	f7ff fe53 	bl	8005b30 <LL_RCC_MSI_SetCalibTrimming>
 8005e8a:	e021      	b.n	8005ed0 <HAL_RCC_OscConfig+0x104>
        }
        else
        {
          /* Else, keep current flash latency while decreasing applies */
          /* Selects the Multiple Speed oscillator (MSI) clock range. */
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8005e8c:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8005e90:	681b      	ldr	r3, [r3, #0]
 8005e92:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8005e96:	f043 0308 	orr.w	r3, r3, #8
 8005e9a:	6013      	str	r3, [r2, #0]
 8005e9c:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8005ea0:	681b      	ldr	r3, [r3, #0]
 8005ea2:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8005ea6:	687b      	ldr	r3, [r7, #4]
 8005ea8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005eaa:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8005eae:	4313      	orrs	r3, r2
 8005eb0:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8005eb2:	687b      	ldr	r3, [r7, #4]
 8005eb4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005eb6:	4618      	mov	r0, r3
 8005eb8:	f7ff fe3a 	bl	8005b30 <LL_RCC_MSI_SetCalibTrimming>

          /* Decrease number of wait states update if necessary */
          if (RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8005ebc:	687b      	ldr	r3, [r7, #4]
 8005ebe:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005ec0:	4618      	mov	r0, r3
 8005ec2:	f000 fd01 	bl	80068c8 <RCC_SetFlashLatencyFromMSIRange>
 8005ec6:	4603      	mov	r3, r0
 8005ec8:	2b00      	cmp	r3, #0
 8005eca:	d001      	beq.n	8005ed0 <HAL_RCC_OscConfig+0x104>
          {
            return HAL_ERROR;
 8005ecc:	2301      	movs	r3, #1
 8005ece:	e2f6      	b.n	80064be <HAL_RCC_OscConfig+0x6f2>
          }
        }

        /* Update the SystemCoreClock global variable */
        SystemCoreClock = HAL_RCC_GetHCLKFreq();
 8005ed0:	f000 fcc2 	bl	8006858 <HAL_RCC_GetHCLKFreq>
 8005ed4:	4603      	mov	r3, r0
 8005ed6:	4aa7      	ldr	r2, [pc, #668]	@ (8006174 <HAL_RCC_OscConfig+0x3a8>)
 8005ed8:	6013      	str	r3, [r2, #0]

        /* Configure the source of time base considering new system clocks settings */
        status = HAL_InitTick(uwTickPrio);
 8005eda:	4ba7      	ldr	r3, [pc, #668]	@ (8006178 <HAL_RCC_OscConfig+0x3ac>)
 8005edc:	681b      	ldr	r3, [r3, #0]
 8005ede:	4618      	mov	r0, r3
 8005ee0:	f7fc f9ee 	bl	80022c0 <HAL_InitTick>
 8005ee4:	4603      	mov	r3, r0
 8005ee6:	74fb      	strb	r3, [r7, #19]
        if (status != HAL_OK)
 8005ee8:	7cfb      	ldrb	r3, [r7, #19]
 8005eea:	2b00      	cmp	r3, #0
 8005eec:	d047      	beq.n	8005f7e <HAL_RCC_OscConfig+0x1b2>
        {
          return status;
 8005eee:	7cfb      	ldrb	r3, [r7, #19]
 8005ef0:	e2e5      	b.n	80064be <HAL_RCC_OscConfig+0x6f2>
      }
    }
    else
    {
      /* Check the MSI State */
      if (RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 8005ef2:	687b      	ldr	r3, [r7, #4]
 8005ef4:	6a1b      	ldr	r3, [r3, #32]
 8005ef6:	2b00      	cmp	r3, #0
 8005ef8:	d02c      	beq.n	8005f54 <HAL_RCC_OscConfig+0x188>
      {
        /* Enable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 8005efa:	f7ff fdc6 	bl	8005a8a <LL_RCC_MSI_Enable>

        /* Get timeout */
        tickstart = HAL_GetTick();
 8005efe:	f7fc f9e9 	bl	80022d4 <HAL_GetTick>
 8005f02:	6178      	str	r0, [r7, #20]

        /* Wait till MSI is ready */
        while (LL_RCC_MSI_IsReady() == 0U)
 8005f04:	e008      	b.n	8005f18 <HAL_RCC_OscConfig+0x14c>
        {
          if ((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8005f06:	f7fc f9e5 	bl	80022d4 <HAL_GetTick>
 8005f0a:	4602      	mov	r2, r0
 8005f0c:	697b      	ldr	r3, [r7, #20]
 8005f0e:	1ad3      	subs	r3, r2, r3
 8005f10:	2b02      	cmp	r3, #2
 8005f12:	d901      	bls.n	8005f18 <HAL_RCC_OscConfig+0x14c>
          {
            return HAL_TIMEOUT;
 8005f14:	2303      	movs	r3, #3
 8005f16:	e2d2      	b.n	80064be <HAL_RCC_OscConfig+0x6f2>
        while (LL_RCC_MSI_IsReady() == 0U)
 8005f18:	f7ff fdd3 	bl	8005ac2 <LL_RCC_MSI_IsReady>
 8005f1c:	4603      	mov	r3, r0
 8005f1e:	2b00      	cmp	r3, #0
 8005f20:	d0f1      	beq.n	8005f06 <HAL_RCC_OscConfig+0x13a>
          }
        }

        /* Selects the Multiple Speed oscillator (MSI) clock range. */
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8005f22:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8005f26:	681b      	ldr	r3, [r3, #0]
 8005f28:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8005f2c:	f043 0308 	orr.w	r3, r3, #8
 8005f30:	6013      	str	r3, [r2, #0]
 8005f32:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8005f36:	681b      	ldr	r3, [r3, #0]
 8005f38:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8005f3c:	687b      	ldr	r3, [r7, #4]
 8005f3e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005f40:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8005f44:	4313      	orrs	r3, r2
 8005f46:	600b      	str	r3, [r1, #0]
        /* Adjusts the Multiple Speed oscillator (MSI) calibration value. */
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8005f48:	687b      	ldr	r3, [r7, #4]
 8005f4a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005f4c:	4618      	mov	r0, r3
 8005f4e:	f7ff fdef 	bl	8005b30 <LL_RCC_MSI_SetCalibTrimming>
 8005f52:	e015      	b.n	8005f80 <HAL_RCC_OscConfig+0x1b4>

      }
      else
      {
        /* Disable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 8005f54:	f7ff fda7 	bl	8005aa6 <LL_RCC_MSI_Disable>

        /* Get timeout */
        tickstart = HAL_GetTick();
 8005f58:	f7fc f9bc 	bl	80022d4 <HAL_GetTick>
 8005f5c:	6178      	str	r0, [r7, #20]

        /* Wait till MSI is disabled */
        while (LL_RCC_MSI_IsReady() != 0U)
 8005f5e:	e008      	b.n	8005f72 <HAL_RCC_OscConfig+0x1a6>
        {
          if ((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8005f60:	f7fc f9b8 	bl	80022d4 <HAL_GetTick>
 8005f64:	4602      	mov	r2, r0
 8005f66:	697b      	ldr	r3, [r7, #20]
 8005f68:	1ad3      	subs	r3, r2, r3
 8005f6a:	2b02      	cmp	r3, #2
 8005f6c:	d901      	bls.n	8005f72 <HAL_RCC_OscConfig+0x1a6>
          {
            return HAL_TIMEOUT;
 8005f6e:	2303      	movs	r3, #3
 8005f70:	e2a5      	b.n	80064be <HAL_RCC_OscConfig+0x6f2>
        while (LL_RCC_MSI_IsReady() != 0U)
 8005f72:	f7ff fda6 	bl	8005ac2 <LL_RCC_MSI_IsReady>
 8005f76:	4603      	mov	r3, r0
 8005f78:	2b00      	cmp	r3, #0
 8005f7a:	d1f1      	bne.n	8005f60 <HAL_RCC_OscConfig+0x194>
 8005f7c:	e000      	b.n	8005f80 <HAL_RCC_OscConfig+0x1b4>
      if (RCC_OscInitStruct->MSIState == RCC_MSI_OFF)
 8005f7e:	bf00      	nop
      }
    }
  }

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8005f80:	687b      	ldr	r3, [r7, #4]
 8005f82:	681b      	ldr	r3, [r3, #0]
 8005f84:	f003 0301 	and.w	r3, r3, #1
 8005f88:	2b00      	cmp	r3, #0
 8005f8a:	d058      	beq.n	800603e <HAL_RCC_OscConfig+0x272>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_HSE) ||
 8005f8c:	69fb      	ldr	r3, [r7, #28]
 8005f8e:	2b08      	cmp	r3, #8
 8005f90:	d005      	beq.n	8005f9e <HAL_RCC_OscConfig+0x1d2>
 8005f92:	69fb      	ldr	r3, [r7, #28]
 8005f94:	2b0c      	cmp	r3, #12
 8005f96:	d108      	bne.n	8005faa <HAL_RCC_OscConfig+0x1de>
        ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (pll_config == RCC_PLLSOURCE_HSE)))
 8005f98:	69bb      	ldr	r3, [r7, #24]
 8005f9a:	2b03      	cmp	r3, #3
 8005f9c:	d105      	bne.n	8005faa <HAL_RCC_OscConfig+0x1de>
    {
      if (RCC_OscInitStruct->HSEState == RCC_HSE_OFF)
 8005f9e:	687b      	ldr	r3, [r7, #4]
 8005fa0:	685b      	ldr	r3, [r3, #4]
 8005fa2:	2b00      	cmp	r3, #0
 8005fa4:	d14b      	bne.n	800603e <HAL_RCC_OscConfig+0x272>
      {
        return HAL_ERROR;
 8005fa6:	2301      	movs	r3, #1
 8005fa8:	e289      	b.n	80064be <HAL_RCC_OscConfig+0x6f2>
      /* Set the new HSE configuration ---------------------------------------*/
      /* Check HSE division factor */
      assert_param(IS_RCC_HSEDIV(RCC_OscInitStruct->HSEDiv));

      /* Set HSE division factor */
      MODIFY_REG(RCC->CR, RCC_CR_HSEPRE, RCC_OscInitStruct->HSEDiv);
 8005faa:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8005fae:	681b      	ldr	r3, [r3, #0]
 8005fb0:	f423 1280 	bic.w	r2, r3, #1048576	@ 0x100000
 8005fb4:	687b      	ldr	r3, [r7, #4]
 8005fb6:	689b      	ldr	r3, [r3, #8]
 8005fb8:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8005fbc:	4313      	orrs	r3, r2
 8005fbe:	600b      	str	r3, [r1, #0]

      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8005fc0:	687b      	ldr	r3, [r7, #4]
 8005fc2:	685b      	ldr	r3, [r3, #4]
 8005fc4:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8005fc8:	d102      	bne.n	8005fd0 <HAL_RCC_OscConfig+0x204>
 8005fca:	f7ff fcae 	bl	800592a <LL_RCC_HSE_Enable>
 8005fce:	e00d      	b.n	8005fec <HAL_RCC_OscConfig+0x220>
 8005fd0:	687b      	ldr	r3, [r7, #4]
 8005fd2:	685b      	ldr	r3, [r3, #4]
 8005fd4:	f5b3 1f04 	cmp.w	r3, #2162688	@ 0x210000
 8005fd8:	d104      	bne.n	8005fe4 <HAL_RCC_OscConfig+0x218>
 8005fda:	f7ff fc79 	bl	80058d0 <LL_RCC_HSE_EnableTcxo>
 8005fde:	f7ff fca4 	bl	800592a <LL_RCC_HSE_Enable>
 8005fe2:	e003      	b.n	8005fec <HAL_RCC_OscConfig+0x220>
 8005fe4:	f7ff fcaf 	bl	8005946 <LL_RCC_HSE_Disable>
 8005fe8:	f7ff fc80 	bl	80058ec <LL_RCC_HSE_DisableTcxo>

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8005fec:	687b      	ldr	r3, [r7, #4]
 8005fee:	685b      	ldr	r3, [r3, #4]
 8005ff0:	2b00      	cmp	r3, #0
 8005ff2:	d012      	beq.n	800601a <HAL_RCC_OscConfig+0x24e>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005ff4:	f7fc f96e 	bl	80022d4 <HAL_GetTick>
 8005ff8:	6178      	str	r0, [r7, #20]

        /* Wait till HSE is ready */
        while (LL_RCC_HSE_IsReady() == 0U)
 8005ffa:	e008      	b.n	800600e <HAL_RCC_OscConfig+0x242>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8005ffc:	f7fc f96a 	bl	80022d4 <HAL_GetTick>
 8006000:	4602      	mov	r2, r0
 8006002:	697b      	ldr	r3, [r7, #20]
 8006004:	1ad3      	subs	r3, r2, r3
 8006006:	2b64      	cmp	r3, #100	@ 0x64
 8006008:	d901      	bls.n	800600e <HAL_RCC_OscConfig+0x242>
          {
            return HAL_TIMEOUT;
 800600a:	2303      	movs	r3, #3
 800600c:	e257      	b.n	80064be <HAL_RCC_OscConfig+0x6f2>
        while (LL_RCC_HSE_IsReady() == 0U)
 800600e:	f7ff fca8 	bl	8005962 <LL_RCC_HSE_IsReady>
 8006012:	4603      	mov	r3, r0
 8006014:	2b00      	cmp	r3, #0
 8006016:	d0f1      	beq.n	8005ffc <HAL_RCC_OscConfig+0x230>
 8006018:	e011      	b.n	800603e <HAL_RCC_OscConfig+0x272>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800601a:	f7fc f95b 	bl	80022d4 <HAL_GetTick>
 800601e:	6178      	str	r0, [r7, #20]

        /* Wait till HSE is disabled */
        while (LL_RCC_HSE_IsReady() != 0U)
 8006020:	e008      	b.n	8006034 <HAL_RCC_OscConfig+0x268>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8006022:	f7fc f957 	bl	80022d4 <HAL_GetTick>
 8006026:	4602      	mov	r2, r0
 8006028:	697b      	ldr	r3, [r7, #20]
 800602a:	1ad3      	subs	r3, r2, r3
 800602c:	2b64      	cmp	r3, #100	@ 0x64
 800602e:	d901      	bls.n	8006034 <HAL_RCC_OscConfig+0x268>
          {
            return HAL_TIMEOUT;
 8006030:	2303      	movs	r3, #3
 8006032:	e244      	b.n	80064be <HAL_RCC_OscConfig+0x6f2>
        while (LL_RCC_HSE_IsReady() != 0U)
 8006034:	f7ff fc95 	bl	8005962 <LL_RCC_HSE_IsReady>
 8006038:	4603      	mov	r3, r0
 800603a:	2b00      	cmp	r3, #0
 800603c:	d1f1      	bne.n	8006022 <HAL_RCC_OscConfig+0x256>
      }
    }
  }

  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800603e:	687b      	ldr	r3, [r7, #4]
 8006040:	681b      	ldr	r3, [r3, #0]
 8006042:	f003 0302 	and.w	r3, r3, #2
 8006046:	2b00      	cmp	r3, #0
 8006048:	d046      	beq.n	80060d8 <HAL_RCC_OscConfig+0x30c>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_HSI) ||
 800604a:	69fb      	ldr	r3, [r7, #28]
 800604c:	2b04      	cmp	r3, #4
 800604e:	d005      	beq.n	800605c <HAL_RCC_OscConfig+0x290>
 8006050:	69fb      	ldr	r3, [r7, #28]
 8006052:	2b0c      	cmp	r3, #12
 8006054:	d10e      	bne.n	8006074 <HAL_RCC_OscConfig+0x2a8>
        ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (pll_config == RCC_PLLSOURCE_HSI)))
 8006056:	69bb      	ldr	r3, [r7, #24]
 8006058:	2b02      	cmp	r3, #2
 800605a:	d10b      	bne.n	8006074 <HAL_RCC_OscConfig+0x2a8>
    {
      /* When HSI is used as system clock it will not be disabled */
      if (RCC_OscInitStruct->HSIState == RCC_HSI_OFF)
 800605c:	687b      	ldr	r3, [r7, #4]
 800605e:	691b      	ldr	r3, [r3, #16]
 8006060:	2b00      	cmp	r3, #0
 8006062:	d101      	bne.n	8006068 <HAL_RCC_OscConfig+0x29c>
      {
        return HAL_ERROR;
 8006064:	2301      	movs	r3, #1
 8006066:	e22a      	b.n	80064be <HAL_RCC_OscConfig+0x6f2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8006068:	687b      	ldr	r3, [r7, #4]
 800606a:	695b      	ldr	r3, [r3, #20]
 800606c:	4618      	mov	r0, r3
 800606e:	f7ff fcb6 	bl	80059de <LL_RCC_HSI_SetCalibTrimming>
      if (RCC_OscInitStruct->HSIState == RCC_HSI_OFF)
 8006072:	e031      	b.n	80060d8 <HAL_RCC_OscConfig+0x30c>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8006074:	687b      	ldr	r3, [r7, #4]
 8006076:	691b      	ldr	r3, [r3, #16]
 8006078:	2b00      	cmp	r3, #0
 800607a:	d019      	beq.n	80060b0 <HAL_RCC_OscConfig+0x2e4>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 800607c:	f7ff fc82 	bl	8005984 <LL_RCC_HSI_Enable>

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006080:	f7fc f928 	bl	80022d4 <HAL_GetTick>
 8006084:	6178      	str	r0, [r7, #20]

        /* Wait till HSI is ready */
        while (LL_RCC_HSI_IsReady() == 0U)
 8006086:	e008      	b.n	800609a <HAL_RCC_OscConfig+0x2ce>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8006088:	f7fc f924 	bl	80022d4 <HAL_GetTick>
 800608c:	4602      	mov	r2, r0
 800608e:	697b      	ldr	r3, [r7, #20]
 8006090:	1ad3      	subs	r3, r2, r3
 8006092:	2b02      	cmp	r3, #2
 8006094:	d901      	bls.n	800609a <HAL_RCC_OscConfig+0x2ce>
          {
            return HAL_TIMEOUT;
 8006096:	2303      	movs	r3, #3
 8006098:	e211      	b.n	80064be <HAL_RCC_OscConfig+0x6f2>
        while (LL_RCC_HSI_IsReady() == 0U)
 800609a:	f7ff fc8f 	bl	80059bc <LL_RCC_HSI_IsReady>
 800609e:	4603      	mov	r3, r0
 80060a0:	2b00      	cmp	r3, #0
 80060a2:	d0f1      	beq.n	8006088 <HAL_RCC_OscConfig+0x2bc>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80060a4:	687b      	ldr	r3, [r7, #4]
 80060a6:	695b      	ldr	r3, [r3, #20]
 80060a8:	4618      	mov	r0, r3
 80060aa:	f7ff fc98 	bl	80059de <LL_RCC_HSI_SetCalibTrimming>
 80060ae:	e013      	b.n	80060d8 <HAL_RCC_OscConfig+0x30c>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80060b0:	f7ff fc76 	bl	80059a0 <LL_RCC_HSI_Disable>

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80060b4:	f7fc f90e 	bl	80022d4 <HAL_GetTick>
 80060b8:	6178      	str	r0, [r7, #20]

        /* Wait till HSI is disabled */
        while (LL_RCC_HSI_IsReady() != 0U)
 80060ba:	e008      	b.n	80060ce <HAL_RCC_OscConfig+0x302>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80060bc:	f7fc f90a 	bl	80022d4 <HAL_GetTick>
 80060c0:	4602      	mov	r2, r0
 80060c2:	697b      	ldr	r3, [r7, #20]
 80060c4:	1ad3      	subs	r3, r2, r3
 80060c6:	2b02      	cmp	r3, #2
 80060c8:	d901      	bls.n	80060ce <HAL_RCC_OscConfig+0x302>
          {
            return HAL_TIMEOUT;
 80060ca:	2303      	movs	r3, #3
 80060cc:	e1f7      	b.n	80064be <HAL_RCC_OscConfig+0x6f2>
        while (LL_RCC_HSI_IsReady() != 0U)
 80060ce:	f7ff fc75 	bl	80059bc <LL_RCC_HSI_IsReady>
 80060d2:	4603      	mov	r3, r0
 80060d4:	2b00      	cmp	r3, #0
 80060d6:	d1f1      	bne.n	80060bc <HAL_RCC_OscConfig+0x2f0>
      }
    }
  }

  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80060d8:	687b      	ldr	r3, [r7, #4]
 80060da:	681b      	ldr	r3, [r3, #0]
 80060dc:	f003 0308 	and.w	r3, r3, #8
 80060e0:	2b00      	cmp	r3, #0
 80060e2:	d06e      	beq.n	80061c2 <HAL_RCC_OscConfig+0x3f6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 80060e4:	687b      	ldr	r3, [r7, #4]
 80060e6:	699b      	ldr	r3, [r3, #24]
 80060e8:	2b00      	cmp	r3, #0
 80060ea:	d056      	beq.n	800619a <HAL_RCC_OscConfig+0x3ce>
    {
      uint32_t csr_temp = RCC->CSR;
 80060ec:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80060f0:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80060f4:	60fb      	str	r3, [r7, #12]

      /* Check LSI division factor */
      assert_param(IS_RCC_LSIDIV(RCC_OscInitStruct->LSIDiv));

      if (RCC_OscInitStruct->LSIDiv != (csr_temp & RCC_CSR_LSIPRE))
 80060f6:	687b      	ldr	r3, [r7, #4]
 80060f8:	69da      	ldr	r2, [r3, #28]
 80060fa:	68fb      	ldr	r3, [r7, #12]
 80060fc:	f003 0310 	and.w	r3, r3, #16
 8006100:	429a      	cmp	r2, r3
 8006102:	d031      	beq.n	8006168 <HAL_RCC_OscConfig+0x39c>
      {
        if (((csr_temp & RCC_CSR_LSIRDY) == RCC_CSR_LSIRDY) && \
 8006104:	68fb      	ldr	r3, [r7, #12]
 8006106:	f003 0302 	and.w	r3, r3, #2
 800610a:	2b00      	cmp	r3, #0
 800610c:	d006      	beq.n	800611c <HAL_RCC_OscConfig+0x350>
            ((csr_temp & RCC_CSR_LSION) != RCC_CSR_LSION))
 800610e:	68fb      	ldr	r3, [r7, #12]
 8006110:	f003 0301 	and.w	r3, r3, #1
        if (((csr_temp & RCC_CSR_LSIRDY) == RCC_CSR_LSIRDY) && \
 8006114:	2b00      	cmp	r3, #0
 8006116:	d101      	bne.n	800611c <HAL_RCC_OscConfig+0x350>
        {
          /* If LSIRDY is set while LSION is not enabled,
             LSIPRE can't be updated */
          return HAL_ERROR;
 8006118:	2301      	movs	r3, #1
 800611a:	e1d0      	b.n	80064be <HAL_RCC_OscConfig+0x6f2>
        }

        /* Turn off LSI before changing RCC_CSR_LSIPRE */
        if ((csr_temp & RCC_CSR_LSION) == RCC_CSR_LSION)
 800611c:	68fb      	ldr	r3, [r7, #12]
 800611e:	f003 0301 	and.w	r3, r3, #1
 8006122:	2b00      	cmp	r3, #0
 8006124:	d013      	beq.n	800614e <HAL_RCC_OscConfig+0x382>
        {
          __HAL_RCC_LSI_DISABLE();
 8006126:	f7ff fc8f 	bl	8005a48 <LL_RCC_LSI_Disable>

          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 800612a:	f7fc f8d3 	bl	80022d4 <HAL_GetTick>
 800612e:	6178      	str	r0, [r7, #20]

          /* Wait till LSI is disabled */
          while (LL_RCC_LSI_IsReady() != 0U)
 8006130:	e008      	b.n	8006144 <HAL_RCC_OscConfig+0x378>
          {
            if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8006132:	f7fc f8cf 	bl	80022d4 <HAL_GetTick>
 8006136:	4602      	mov	r2, r0
 8006138:	697b      	ldr	r3, [r7, #20]
 800613a:	1ad3      	subs	r3, r2, r3
 800613c:	2b11      	cmp	r3, #17
 800613e:	d901      	bls.n	8006144 <HAL_RCC_OscConfig+0x378>
            {
              return HAL_TIMEOUT;
 8006140:	2303      	movs	r3, #3
 8006142:	e1bc      	b.n	80064be <HAL_RCC_OscConfig+0x6f2>
          while (LL_RCC_LSI_IsReady() != 0U)
 8006144:	f7ff fc90 	bl	8005a68 <LL_RCC_LSI_IsReady>
 8006148:	4603      	mov	r3, r0
 800614a:	2b00      	cmp	r3, #0
 800614c:	d1f1      	bne.n	8006132 <HAL_RCC_OscConfig+0x366>
            }
          }
        }

        /* Set LSI division factor */
        MODIFY_REG(RCC->CSR, RCC_CSR_LSIPRE, RCC_OscInitStruct->LSIDiv);
 800614e:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8006152:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8006156:	f023 0210 	bic.w	r2, r3, #16
 800615a:	687b      	ldr	r3, [r7, #4]
 800615c:	69db      	ldr	r3, [r3, #28]
 800615e:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8006162:	4313      	orrs	r3, r2
 8006164:	f8c1 3094 	str.w	r3, [r1, #148]	@ 0x94
      }

      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8006168:	f7ff fc5e 	bl	8005a28 <LL_RCC_LSI_Enable>

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800616c:	f7fc f8b2 	bl	80022d4 <HAL_GetTick>
 8006170:	6178      	str	r0, [r7, #20]

      /* Wait till LSI is ready */
      while (LL_RCC_LSI_IsReady() == 0U)
 8006172:	e00c      	b.n	800618e <HAL_RCC_OscConfig+0x3c2>
 8006174:	20000000 	.word	0x20000000
 8006178:	20000004 	.word	0x20000004
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800617c:	f7fc f8aa 	bl	80022d4 <HAL_GetTick>
 8006180:	4602      	mov	r2, r0
 8006182:	697b      	ldr	r3, [r7, #20]
 8006184:	1ad3      	subs	r3, r2, r3
 8006186:	2b11      	cmp	r3, #17
 8006188:	d901      	bls.n	800618e <HAL_RCC_OscConfig+0x3c2>
        {
          return HAL_TIMEOUT;
 800618a:	2303      	movs	r3, #3
 800618c:	e197      	b.n	80064be <HAL_RCC_OscConfig+0x6f2>
      while (LL_RCC_LSI_IsReady() == 0U)
 800618e:	f7ff fc6b 	bl	8005a68 <LL_RCC_LSI_IsReady>
 8006192:	4603      	mov	r3, r0
 8006194:	2b00      	cmp	r3, #0
 8006196:	d0f1      	beq.n	800617c <HAL_RCC_OscConfig+0x3b0>
 8006198:	e013      	b.n	80061c2 <HAL_RCC_OscConfig+0x3f6>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800619a:	f7ff fc55 	bl	8005a48 <LL_RCC_LSI_Disable>

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800619e:	f7fc f899 	bl	80022d4 <HAL_GetTick>
 80061a2:	6178      	str	r0, [r7, #20]

      /* Wait till LSI is disabled */
      while (LL_RCC_LSI_IsReady() != 0U)
 80061a4:	e008      	b.n	80061b8 <HAL_RCC_OscConfig+0x3ec>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80061a6:	f7fc f895 	bl	80022d4 <HAL_GetTick>
 80061aa:	4602      	mov	r2, r0
 80061ac:	697b      	ldr	r3, [r7, #20]
 80061ae:	1ad3      	subs	r3, r2, r3
 80061b0:	2b11      	cmp	r3, #17
 80061b2:	d901      	bls.n	80061b8 <HAL_RCC_OscConfig+0x3ec>
        {
          return HAL_TIMEOUT;
 80061b4:	2303      	movs	r3, #3
 80061b6:	e182      	b.n	80064be <HAL_RCC_OscConfig+0x6f2>
      while (LL_RCC_LSI_IsReady() != 0U)
 80061b8:	f7ff fc56 	bl	8005a68 <LL_RCC_LSI_IsReady>
 80061bc:	4603      	mov	r3, r0
 80061be:	2b00      	cmp	r3, #0
 80061c0:	d1f1      	bne.n	80061a6 <HAL_RCC_OscConfig+0x3da>
      }
    }
  }

  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80061c2:	687b      	ldr	r3, [r7, #4]
 80061c4:	681b      	ldr	r3, [r3, #0]
 80061c6:	f003 0304 	and.w	r3, r3, #4
 80061ca:	2b00      	cmp	r3, #0
 80061cc:	f000 80d8 	beq.w	8006380 <HAL_RCC_OscConfig+0x5b4>
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */

    if (LL_PWR_IsEnabledBkUpAccess() == 0U)
 80061d0:	f7ff fb6c 	bl	80058ac <LL_PWR_IsEnabledBkUpAccess>
 80061d4:	4603      	mov	r3, r0
 80061d6:	2b00      	cmp	r3, #0
 80061d8:	d113      	bne.n	8006202 <HAL_RCC_OscConfig+0x436>
    {
      /* Enable write access to Backup domain */
      HAL_PWR_EnableBkUpAccess();
 80061da:	f7ff faab 	bl	8005734 <HAL_PWR_EnableBkUpAccess>

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80061de:	f7fc f879 	bl	80022d4 <HAL_GetTick>
 80061e2:	6178      	str	r0, [r7, #20]

      while (LL_PWR_IsEnabledBkUpAccess() == 0U)
 80061e4:	e008      	b.n	80061f8 <HAL_RCC_OscConfig+0x42c>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80061e6:	f7fc f875 	bl	80022d4 <HAL_GetTick>
 80061ea:	4602      	mov	r2, r0
 80061ec:	697b      	ldr	r3, [r7, #20]
 80061ee:	1ad3      	subs	r3, r2, r3
 80061f0:	2b02      	cmp	r3, #2
 80061f2:	d901      	bls.n	80061f8 <HAL_RCC_OscConfig+0x42c>
        {
          return HAL_TIMEOUT;
 80061f4:	2303      	movs	r3, #3
 80061f6:	e162      	b.n	80064be <HAL_RCC_OscConfig+0x6f2>
      while (LL_PWR_IsEnabledBkUpAccess() == 0U)
 80061f8:	f7ff fb58 	bl	80058ac <LL_PWR_IsEnabledBkUpAccess>
 80061fc:	4603      	mov	r3, r0
 80061fe:	2b00      	cmp	r3, #0
 8006200:	d0f1      	beq.n	80061e6 <HAL_RCC_OscConfig+0x41a>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8006202:	687b      	ldr	r3, [r7, #4]
 8006204:	68db      	ldr	r3, [r3, #12]
 8006206:	2b00      	cmp	r3, #0
 8006208:	d07b      	beq.n	8006302 <HAL_RCC_OscConfig+0x536>
    {
      /* Enable LSE bypasss (if requested) */
      if ((RCC_OscInitStruct->LSEState == RCC_LSE_BYPASS)
 800620a:	687b      	ldr	r3, [r7, #4]
 800620c:	68db      	ldr	r3, [r3, #12]
 800620e:	2b85      	cmp	r3, #133	@ 0x85
 8006210:	d003      	beq.n	800621a <HAL_RCC_OscConfig+0x44e>
          || (RCC_OscInitStruct->LSEState == RCC_LSE_BYPASS_RTC_ONLY))
 8006212:	687b      	ldr	r3, [r7, #4]
 8006214:	68db      	ldr	r3, [r3, #12]
 8006216:	2b05      	cmp	r3, #5
 8006218:	d109      	bne.n	800622e <HAL_RCC_OscConfig+0x462>
      {
        /* LSE oscillator bypass enable */
        SET_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
 800621a:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800621e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8006222:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8006226:	f043 0304 	orr.w	r3, r3, #4
 800622a:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
      }

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800622e:	f7fc f851 	bl	80022d4 <HAL_GetTick>
 8006232:	6178      	str	r0, [r7, #20]

      /* LSE oscillator enable */
      SET_BIT(RCC->BDCR, RCC_BDCR_LSEON);
 8006234:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8006238:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800623c:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8006240:	f043 0301 	orr.w	r3, r3, #1
 8006244:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90

      /* Wait till LSE is ready */
      while (LL_RCC_LSE_IsReady() == 0U)
 8006248:	e00a      	b.n	8006260 <HAL_RCC_OscConfig+0x494>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800624a:	f7fc f843 	bl	80022d4 <HAL_GetTick>
 800624e:	4602      	mov	r2, r0
 8006250:	697b      	ldr	r3, [r7, #20]
 8006252:	1ad3      	subs	r3, r2, r3
 8006254:	f241 3288 	movw	r2, #5000	@ 0x1388
 8006258:	4293      	cmp	r3, r2
 800625a:	d901      	bls.n	8006260 <HAL_RCC_OscConfig+0x494>
        {
          return HAL_TIMEOUT;
 800625c:	2303      	movs	r3, #3
 800625e:	e12e      	b.n	80064be <HAL_RCC_OscConfig+0x6f2>
      while (LL_RCC_LSE_IsReady() == 0U)
 8006260:	f7ff fbd1 	bl	8005a06 <LL_RCC_LSE_IsReady>
 8006264:	4603      	mov	r3, r0
 8006266:	2b00      	cmp	r3, #0
 8006268:	d0ef      	beq.n	800624a <HAL_RCC_OscConfig+0x47e>
        }
      }

      /* Enable LSE system clock (if requested) */
      if ((RCC_OscInitStruct->LSEState == RCC_LSE_ON)
 800626a:	687b      	ldr	r3, [r7, #4]
 800626c:	68db      	ldr	r3, [r3, #12]
 800626e:	2b81      	cmp	r3, #129	@ 0x81
 8006270:	d003      	beq.n	800627a <HAL_RCC_OscConfig+0x4ae>
          || (RCC_OscInitStruct->LSEState == RCC_LSE_BYPASS))
 8006272:	687b      	ldr	r3, [r7, #4]
 8006274:	68db      	ldr	r3, [r3, #12]
 8006276:	2b85      	cmp	r3, #133	@ 0x85
 8006278:	d121      	bne.n	80062be <HAL_RCC_OscConfig+0x4f2>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800627a:	f7fc f82b 	bl	80022d4 <HAL_GetTick>
 800627e:	6178      	str	r0, [r7, #20]

        SET_BIT(RCC->BDCR, RCC_BDCR_LSESYSEN);
 8006280:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8006284:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8006288:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 800628c:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8006290:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90

        /* Wait till LSESYS is ready */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSESYSRDY) == 0U)
 8006294:	e00a      	b.n	80062ac <HAL_RCC_OscConfig+0x4e0>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8006296:	f7fc f81d 	bl	80022d4 <HAL_GetTick>
 800629a:	4602      	mov	r2, r0
 800629c:	697b      	ldr	r3, [r7, #20]
 800629e:	1ad3      	subs	r3, r2, r3
 80062a0:	f241 3288 	movw	r2, #5000	@ 0x1388
 80062a4:	4293      	cmp	r3, r2
 80062a6:	d901      	bls.n	80062ac <HAL_RCC_OscConfig+0x4e0>
          {
            return HAL_TIMEOUT;
 80062a8:	2303      	movs	r3, #3
 80062aa:	e108      	b.n	80064be <HAL_RCC_OscConfig+0x6f2>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSESYSRDY) == 0U)
 80062ac:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80062b0:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80062b4:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80062b8:	2b00      	cmp	r3, #0
 80062ba:	d0ec      	beq.n	8006296 <HAL_RCC_OscConfig+0x4ca>
      if ((RCC_OscInitStruct->LSEState == RCC_LSE_ON)
 80062bc:	e060      	b.n	8006380 <HAL_RCC_OscConfig+0x5b4>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80062be:	f7fc f809 	bl	80022d4 <HAL_GetTick>
 80062c2:	6178      	str	r0, [r7, #20]

        CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSESYSEN);
 80062c4:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80062c8:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80062cc:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 80062d0:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 80062d4:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90

        /* Wait till LSESYSRDY is cleared */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSESYSRDY) != 0U)
 80062d8:	e00a      	b.n	80062f0 <HAL_RCC_OscConfig+0x524>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80062da:	f7fb fffb 	bl	80022d4 <HAL_GetTick>
 80062de:	4602      	mov	r2, r0
 80062e0:	697b      	ldr	r3, [r7, #20]
 80062e2:	1ad3      	subs	r3, r2, r3
 80062e4:	f241 3288 	movw	r2, #5000	@ 0x1388
 80062e8:	4293      	cmp	r3, r2
 80062ea:	d901      	bls.n	80062f0 <HAL_RCC_OscConfig+0x524>
          {
            return HAL_TIMEOUT;
 80062ec:	2303      	movs	r3, #3
 80062ee:	e0e6      	b.n	80064be <HAL_RCC_OscConfig+0x6f2>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSESYSRDY) != 0U)
 80062f0:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80062f4:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80062f8:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80062fc:	2b00      	cmp	r3, #0
 80062fe:	d1ec      	bne.n	80062da <HAL_RCC_OscConfig+0x50e>
 8006300:	e03e      	b.n	8006380 <HAL_RCC_OscConfig+0x5b4>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8006302:	f7fb ffe7 	bl	80022d4 <HAL_GetTick>
 8006306:	6178      	str	r0, [r7, #20]

      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSESYSEN);
 8006308:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800630c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8006310:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8006314:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8006318:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90

      /* Wait till LSESYSRDY is cleared */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSESYSRDY) != 0U)
 800631c:	e00a      	b.n	8006334 <HAL_RCC_OscConfig+0x568>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800631e:	f7fb ffd9 	bl	80022d4 <HAL_GetTick>
 8006322:	4602      	mov	r2, r0
 8006324:	697b      	ldr	r3, [r7, #20]
 8006326:	1ad3      	subs	r3, r2, r3
 8006328:	f241 3288 	movw	r2, #5000	@ 0x1388
 800632c:	4293      	cmp	r3, r2
 800632e:	d901      	bls.n	8006334 <HAL_RCC_OscConfig+0x568>
        {
          return HAL_TIMEOUT;
 8006330:	2303      	movs	r3, #3
 8006332:	e0c4      	b.n	80064be <HAL_RCC_OscConfig+0x6f2>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSESYSRDY) != 0U)
 8006334:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8006338:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800633c:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8006340:	2b00      	cmp	r3, #0
 8006342:	d1ec      	bne.n	800631e <HAL_RCC_OscConfig+0x552>
        }
      }

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8006344:	f7fb ffc6 	bl	80022d4 <HAL_GetTick>
 8006348:	6178      	str	r0, [r7, #20]

      /* LSE oscillator disable */
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEON);
 800634a:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800634e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8006352:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8006356:	f023 0301 	bic.w	r3, r3, #1
 800635a:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90

      /* Wait till LSE is disabled */
      while (LL_RCC_LSE_IsReady() != 0U)
 800635e:	e00a      	b.n	8006376 <HAL_RCC_OscConfig+0x5aa>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8006360:	f7fb ffb8 	bl	80022d4 <HAL_GetTick>
 8006364:	4602      	mov	r2, r0
 8006366:	697b      	ldr	r3, [r7, #20]
 8006368:	1ad3      	subs	r3, r2, r3
 800636a:	f241 3288 	movw	r2, #5000	@ 0x1388
 800636e:	4293      	cmp	r3, r2
 8006370:	d901      	bls.n	8006376 <HAL_RCC_OscConfig+0x5aa>
        {
          return HAL_TIMEOUT;
 8006372:	2303      	movs	r3, #3
 8006374:	e0a3      	b.n	80064be <HAL_RCC_OscConfig+0x6f2>
      while (LL_RCC_LSE_IsReady() != 0U)
 8006376:	f7ff fb46 	bl	8005a06 <LL_RCC_LSE_IsReady>
 800637a:	4603      	mov	r3, r0
 800637c:	2b00      	cmp	r3, #0
 800637e:	d1ef      	bne.n	8006360 <HAL_RCC_OscConfig+0x594>

  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if (RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 8006380:	687b      	ldr	r3, [r7, #4]
 8006382:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006384:	2b00      	cmp	r3, #0
 8006386:	f000 8099 	beq.w	80064bc <HAL_RCC_OscConfig+0x6f0>
  {
    /* Check if the PLL is used as system clock or not */
    if (sysclk_source != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 800638a:	69fb      	ldr	r3, [r7, #28]
 800638c:	2b0c      	cmp	r3, #12
 800638e:	d06c      	beq.n	800646a <HAL_RCC_OscConfig+0x69e>
    {
      if (RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 8006390:	687b      	ldr	r3, [r7, #4]
 8006392:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006394:	2b02      	cmp	r3, #2
 8006396:	d14b      	bne.n	8006430 <HAL_RCC_OscConfig+0x664>
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8006398:	f7ff fc87 	bl	8005caa <LL_RCC_PLL_Disable>

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800639c:	f7fb ff9a 	bl	80022d4 <HAL_GetTick>
 80063a0:	6178      	str	r0, [r7, #20]

        /* Wait till PLL is ready */
        while (LL_RCC_PLL_IsReady() != 0U)
 80063a2:	e008      	b.n	80063b6 <HAL_RCC_OscConfig+0x5ea>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80063a4:	f7fb ff96 	bl	80022d4 <HAL_GetTick>
 80063a8:	4602      	mov	r2, r0
 80063aa:	697b      	ldr	r3, [r7, #20]
 80063ac:	1ad3      	subs	r3, r2, r3
 80063ae:	2b0a      	cmp	r3, #10
 80063b0:	d901      	bls.n	80063b6 <HAL_RCC_OscConfig+0x5ea>
          {
            return HAL_TIMEOUT;
 80063b2:	2303      	movs	r3, #3
 80063b4:	e083      	b.n	80064be <HAL_RCC_OscConfig+0x6f2>
        while (LL_RCC_PLL_IsReady() != 0U)
 80063b6:	f7ff fc86 	bl	8005cc6 <LL_RCC_PLL_IsReady>
 80063ba:	4603      	mov	r3, r0
 80063bc:	2b00      	cmp	r3, #0
 80063be:	d1f1      	bne.n	80063a4 <HAL_RCC_OscConfig+0x5d8>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80063c0:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80063c4:	68da      	ldr	r2, [r3, #12]
 80063c6:	4b40      	ldr	r3, [pc, #256]	@ (80064c8 <HAL_RCC_OscConfig+0x6fc>)
 80063c8:	4013      	ands	r3, r2
 80063ca:	687a      	ldr	r2, [r7, #4]
 80063cc:	6b11      	ldr	r1, [r2, #48]	@ 0x30
 80063ce:	687a      	ldr	r2, [r7, #4]
 80063d0:	6b52      	ldr	r2, [r2, #52]	@ 0x34
 80063d2:	4311      	orrs	r1, r2
 80063d4:	687a      	ldr	r2, [r7, #4]
 80063d6:	6b92      	ldr	r2, [r2, #56]	@ 0x38
 80063d8:	0212      	lsls	r2, r2, #8
 80063da:	4311      	orrs	r1, r2
 80063dc:	687a      	ldr	r2, [r7, #4]
 80063de:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 80063e0:	4311      	orrs	r1, r2
 80063e2:	687a      	ldr	r2, [r7, #4]
 80063e4:	6c12      	ldr	r2, [r2, #64]	@ 0x40
 80063e6:	4311      	orrs	r1, r2
 80063e8:	687a      	ldr	r2, [r7, #4]
 80063ea:	6c52      	ldr	r2, [r2, #68]	@ 0x44
 80063ec:	430a      	orrs	r2, r1
 80063ee:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 80063f2:	4313      	orrs	r3, r2
 80063f4:	60cb      	str	r3, [r1, #12]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80063f6:	f7ff fc4a 	bl	8005c8e <LL_RCC_PLL_Enable>

        /* Enable PLL System Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 80063fa:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80063fe:	68db      	ldr	r3, [r3, #12]
 8006400:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8006404:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8006408:	60d3      	str	r3, [r2, #12]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800640a:	f7fb ff63 	bl	80022d4 <HAL_GetTick>
 800640e:	6178      	str	r0, [r7, #20]

        /* Wait till PLL is ready */
        while (LL_RCC_PLL_IsReady() == 0U)
 8006410:	e008      	b.n	8006424 <HAL_RCC_OscConfig+0x658>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8006412:	f7fb ff5f 	bl	80022d4 <HAL_GetTick>
 8006416:	4602      	mov	r2, r0
 8006418:	697b      	ldr	r3, [r7, #20]
 800641a:	1ad3      	subs	r3, r2, r3
 800641c:	2b0a      	cmp	r3, #10
 800641e:	d901      	bls.n	8006424 <HAL_RCC_OscConfig+0x658>
          {
            return HAL_TIMEOUT;
 8006420:	2303      	movs	r3, #3
 8006422:	e04c      	b.n	80064be <HAL_RCC_OscConfig+0x6f2>
        while (LL_RCC_PLL_IsReady() == 0U)
 8006424:	f7ff fc4f 	bl	8005cc6 <LL_RCC_PLL_IsReady>
 8006428:	4603      	mov	r3, r0
 800642a:	2b00      	cmp	r3, #0
 800642c:	d0f1      	beq.n	8006412 <HAL_RCC_OscConfig+0x646>
 800642e:	e045      	b.n	80064bc <HAL_RCC_OscConfig+0x6f0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8006430:	f7ff fc3b 	bl	8005caa <LL_RCC_PLL_Disable>

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8006434:	f7fb ff4e 	bl	80022d4 <HAL_GetTick>
 8006438:	6178      	str	r0, [r7, #20]

        /* Wait till PLL is disabled */
        while (LL_RCC_PLL_IsReady() != 0U)
 800643a:	e008      	b.n	800644e <HAL_RCC_OscConfig+0x682>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800643c:	f7fb ff4a 	bl	80022d4 <HAL_GetTick>
 8006440:	4602      	mov	r2, r0
 8006442:	697b      	ldr	r3, [r7, #20]
 8006444:	1ad3      	subs	r3, r2, r3
 8006446:	2b0a      	cmp	r3, #10
 8006448:	d901      	bls.n	800644e <HAL_RCC_OscConfig+0x682>
          {
            return HAL_TIMEOUT;
 800644a:	2303      	movs	r3, #3
 800644c:	e037      	b.n	80064be <HAL_RCC_OscConfig+0x6f2>
        while (LL_RCC_PLL_IsReady() != 0U)
 800644e:	f7ff fc3a 	bl	8005cc6 <LL_RCC_PLL_IsReady>
 8006452:	4603      	mov	r3, r0
 8006454:	2b00      	cmp	r3, #0
 8006456:	d1f1      	bne.n	800643c <HAL_RCC_OscConfig+0x670>
          }
        }

        /* Disable the PLL source and outputs to save power when PLL is off */
        CLEAR_BIT(RCC->PLLCFGR, (RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLPEN | RCC_PLLCFGR_PLLQEN | RCC_PLLCFGR_PLLREN));
 8006458:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800645c:	68da      	ldr	r2, [r3, #12]
 800645e:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8006462:	4b1a      	ldr	r3, [pc, #104]	@ (80064cc <HAL_RCC_OscConfig+0x700>)
 8006464:	4013      	ands	r3, r2
 8006466:	60cb      	str	r3, [r1, #12]
 8006468:	e028      	b.n	80064bc <HAL_RCC_OscConfig+0x6f0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 800646a:	687b      	ldr	r3, [r7, #4]
 800646c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800646e:	2b01      	cmp	r3, #1
 8006470:	d101      	bne.n	8006476 <HAL_RCC_OscConfig+0x6aa>
      {
        return HAL_ERROR;
 8006472:	2301      	movs	r3, #1
 8006474:	e023      	b.n	80064be <HAL_RCC_OscConfig+0x6f2>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8006476:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800647a:	68db      	ldr	r3, [r3, #12]
 800647c:	61bb      	str	r3, [r7, #24]
        if ((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource)
 800647e:	69bb      	ldr	r3, [r7, #24]
 8006480:	f003 0203 	and.w	r2, r3, #3
 8006484:	687b      	ldr	r3, [r7, #4]
 8006486:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006488:	429a      	cmp	r2, r3
 800648a:	d115      	bne.n	80064b8 <HAL_RCC_OscConfig+0x6ec>
            || (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)   != RCC_OscInitStruct->PLL.PLLM)
 800648c:	69bb      	ldr	r3, [r7, #24]
 800648e:	f003 0270 	and.w	r2, r3, #112	@ 0x70
 8006492:	687b      	ldr	r3, [r7, #4]
 8006494:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8006496:	429a      	cmp	r2, r3
 8006498:	d10e      	bne.n	80064b8 <HAL_RCC_OscConfig+0x6ec>
            || (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)   != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos))
 800649a:	69bb      	ldr	r3, [r7, #24]
 800649c:	f403 42fe 	and.w	r2, r3, #32512	@ 0x7f00
 80064a0:	687b      	ldr	r3, [r7, #4]
 80064a2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80064a4:	021b      	lsls	r3, r3, #8
 80064a6:	429a      	cmp	r2, r3
 80064a8:	d106      	bne.n	80064b8 <HAL_RCC_OscConfig+0x6ec>
            || (READ_BIT(pll_config, RCC_PLLCFGR_PLLR)   != RCC_OscInitStruct->PLL.PLLR))
 80064aa:	69bb      	ldr	r3, [r7, #24]
 80064ac:	f003 4260 	and.w	r2, r3, #3758096384	@ 0xe0000000
 80064b0:	687b      	ldr	r3, [r7, #4]
 80064b2:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80064b4:	429a      	cmp	r2, r3
 80064b6:	d001      	beq.n	80064bc <HAL_RCC_OscConfig+0x6f0>
        {
          return HAL_ERROR;
 80064b8:	2301      	movs	r3, #1
 80064ba:	e000      	b.n	80064be <HAL_RCC_OscConfig+0x6f2>
        }
      }
    }
  }
  return HAL_OK;
 80064bc:	2300      	movs	r3, #0
}
 80064be:	4618      	mov	r0, r3
 80064c0:	3720      	adds	r7, #32
 80064c2:	46bd      	mov	sp, r7
 80064c4:	bd80      	pop	{r7, pc}
 80064c6:	bf00      	nop
 80064c8:	11c1808c 	.word	0x11c1808c
 80064cc:	eefefffc 	.word	0xeefefffc

080064d0 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK1 not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80064d0:	b580      	push	{r7, lr}
 80064d2:	b084      	sub	sp, #16
 80064d4:	af00      	add	r7, sp, #0
 80064d6:	6078      	str	r0, [r7, #4]
 80064d8:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 80064da:	687b      	ldr	r3, [r7, #4]
 80064dc:	2b00      	cmp	r3, #0
 80064de:	d101      	bne.n	80064e4 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80064e0:	2301      	movs	r3, #1
 80064e2:	e10f      	b.n	8006704 <HAL_RCC_ClockConfig+0x234>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the FLASH clock
    (HCLK3) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 80064e4:	4b89      	ldr	r3, [pc, #548]	@ (800670c <HAL_RCC_ClockConfig+0x23c>)
 80064e6:	681b      	ldr	r3, [r3, #0]
 80064e8:	f003 0307 	and.w	r3, r3, #7
 80064ec:	683a      	ldr	r2, [r7, #0]
 80064ee:	429a      	cmp	r2, r3
 80064f0:	d91b      	bls.n	800652a <HAL_RCC_ClockConfig+0x5a>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80064f2:	4b86      	ldr	r3, [pc, #536]	@ (800670c <HAL_RCC_ClockConfig+0x23c>)
 80064f4:	681b      	ldr	r3, [r3, #0]
 80064f6:	f023 0207 	bic.w	r2, r3, #7
 80064fa:	4984      	ldr	r1, [pc, #528]	@ (800670c <HAL_RCC_ClockConfig+0x23c>)
 80064fc:	683b      	ldr	r3, [r7, #0]
 80064fe:	4313      	orrs	r3, r2
 8006500:	600b      	str	r3, [r1, #0]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8006502:	f7fb fee7 	bl	80022d4 <HAL_GetTick>
 8006506:	60f8      	str	r0, [r7, #12]

    /* Check that the new number of wait states is taken into account to access the Flash
       memory by reading the FLASH_ACR register */
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8006508:	e008      	b.n	800651c <HAL_RCC_ClockConfig+0x4c>
    {
      if ((HAL_GetTick() - tickstart) > LATENCY_TIMEOUT_VALUE)
 800650a:	f7fb fee3 	bl	80022d4 <HAL_GetTick>
 800650e:	4602      	mov	r2, r0
 8006510:	68fb      	ldr	r3, [r7, #12]
 8006512:	1ad3      	subs	r3, r2, r3
 8006514:	2b02      	cmp	r3, #2
 8006516:	d901      	bls.n	800651c <HAL_RCC_ClockConfig+0x4c>
      {
        return HAL_TIMEOUT;
 8006518:	2303      	movs	r3, #3
 800651a:	e0f3      	b.n	8006704 <HAL_RCC_ClockConfig+0x234>
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 800651c:	4b7b      	ldr	r3, [pc, #492]	@ (800670c <HAL_RCC_ClockConfig+0x23c>)
 800651e:	681b      	ldr	r3, [r3, #0]
 8006520:	f003 0307 	and.w	r3, r3, #7
 8006524:	683a      	ldr	r2, [r7, #0]
 8006526:	429a      	cmp	r2, r3
 8006528:	d1ef      	bne.n	800650a <HAL_RCC_ClockConfig+0x3a>
      }
    }
  }

  /*-------------------------- HCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800652a:	687b      	ldr	r3, [r7, #4]
 800652c:	681b      	ldr	r3, [r3, #0]
 800652e:	f003 0302 	and.w	r3, r3, #2
 8006532:	2b00      	cmp	r3, #0
 8006534:	d016      	beq.n	8006564 <HAL_RCC_ClockConfig+0x94>
  {
    assert_param(IS_RCC_HCLKx(RCC_ClkInitStruct->AHBCLKDivider));
    LL_RCC_SetAHBPrescaler(RCC_ClkInitStruct->AHBCLKDivider);
 8006536:	687b      	ldr	r3, [r7, #4]
 8006538:	689b      	ldr	r3, [r3, #8]
 800653a:	4618      	mov	r0, r3
 800653c:	f7ff fb2a 	bl	8005b94 <LL_RCC_SetAHBPrescaler>

    /* HCLK1 prescaler flag when value applied */
    tickstart = HAL_GetTick();
 8006540:	f7fb fec8 	bl	80022d4 <HAL_GetTick>
 8006544:	60f8      	str	r0, [r7, #12]
    while (LL_RCC_IsActiveFlag_HPRE() == 0U)
 8006546:	e008      	b.n	800655a <HAL_RCC_ClockConfig+0x8a>
    {
      if ((HAL_GetTick() - tickstart) > PRESCALER_TIMEOUT_VALUE)
 8006548:	f7fb fec4 	bl	80022d4 <HAL_GetTick>
 800654c:	4602      	mov	r2, r0
 800654e:	68fb      	ldr	r3, [r7, #12]
 8006550:	1ad3      	subs	r3, r2, r3
 8006552:	2b02      	cmp	r3, #2
 8006554:	d901      	bls.n	800655a <HAL_RCC_ClockConfig+0x8a>
      {
        return HAL_TIMEOUT;
 8006556:	2303      	movs	r3, #3
 8006558:	e0d4      	b.n	8006704 <HAL_RCC_ClockConfig+0x234>
    while (LL_RCC_IsActiveFlag_HPRE() == 0U)
 800655a:	f7ff fbf2 	bl	8005d42 <LL_RCC_IsActiveFlag_HPRE>
 800655e:	4603      	mov	r3, r0
 8006560:	2b00      	cmp	r3, #0
 8006562:	d0f1      	beq.n	8006548 <HAL_RCC_ClockConfig+0x78>
    }
  }
#endif /* DUAL_CORE */

  /*-------------------------- HCLK3 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK3) == RCC_CLOCKTYPE_HCLK3)
 8006564:	687b      	ldr	r3, [r7, #4]
 8006566:	681b      	ldr	r3, [r3, #0]
 8006568:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800656c:	2b00      	cmp	r3, #0
 800656e:	d016      	beq.n	800659e <HAL_RCC_ClockConfig+0xce>
  {
    assert_param(IS_RCC_HCLKx(RCC_ClkInitStruct->AHBCLK3Divider));
    LL_RCC_SetAHB3Prescaler(RCC_ClkInitStruct->AHBCLK3Divider);
 8006570:	687b      	ldr	r3, [r7, #4]
 8006572:	695b      	ldr	r3, [r3, #20]
 8006574:	4618      	mov	r0, r3
 8006576:	f7ff fb20 	bl	8005bba <LL_RCC_SetAHB3Prescaler>

    /* AHB shared prescaler flag when value applied */
    tickstart = HAL_GetTick();
 800657a:	f7fb feab 	bl	80022d4 <HAL_GetTick>
 800657e:	60f8      	str	r0, [r7, #12]
    while (LL_RCC_IsActiveFlag_SHDHPRE() == 0U)
 8006580:	e008      	b.n	8006594 <HAL_RCC_ClockConfig+0xc4>
    {
      if ((HAL_GetTick() - tickstart) > PRESCALER_TIMEOUT_VALUE)
 8006582:	f7fb fea7 	bl	80022d4 <HAL_GetTick>
 8006586:	4602      	mov	r2, r0
 8006588:	68fb      	ldr	r3, [r7, #12]
 800658a:	1ad3      	subs	r3, r2, r3
 800658c:	2b02      	cmp	r3, #2
 800658e:	d901      	bls.n	8006594 <HAL_RCC_ClockConfig+0xc4>
      {
        return HAL_TIMEOUT;
 8006590:	2303      	movs	r3, #3
 8006592:	e0b7      	b.n	8006704 <HAL_RCC_ClockConfig+0x234>
    while (LL_RCC_IsActiveFlag_SHDHPRE() == 0U)
 8006594:	f7ff fbe6 	bl	8005d64 <LL_RCC_IsActiveFlag_SHDHPRE>
 8006598:	4603      	mov	r3, r0
 800659a:	2b00      	cmp	r3, #0
 800659c:	d0f1      	beq.n	8006582 <HAL_RCC_ClockConfig+0xb2>
      }
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800659e:	687b      	ldr	r3, [r7, #4]
 80065a0:	681b      	ldr	r3, [r3, #0]
 80065a2:	f003 0304 	and.w	r3, r3, #4
 80065a6:	2b00      	cmp	r3, #0
 80065a8:	d016      	beq.n	80065d8 <HAL_RCC_ClockConfig+0x108>
  {
    assert_param(IS_RCC_PCLKx(RCC_ClkInitStruct->APB1CLKDivider));
    LL_RCC_SetAPB1Prescaler(RCC_ClkInitStruct->APB1CLKDivider);
 80065aa:	687b      	ldr	r3, [r7, #4]
 80065ac:	68db      	ldr	r3, [r3, #12]
 80065ae:	4618      	mov	r0, r3
 80065b0:	f7ff fb19 	bl	8005be6 <LL_RCC_SetAPB1Prescaler>

    /* APB1 prescaler flag when value applied */
    tickstart = HAL_GetTick();
 80065b4:	f7fb fe8e 	bl	80022d4 <HAL_GetTick>
 80065b8:	60f8      	str	r0, [r7, #12]
    while (LL_RCC_IsActiveFlag_PPRE1() == 0U)
 80065ba:	e008      	b.n	80065ce <HAL_RCC_ClockConfig+0xfe>
    {
      if ((HAL_GetTick() - tickstart) > PRESCALER_TIMEOUT_VALUE)
 80065bc:	f7fb fe8a 	bl	80022d4 <HAL_GetTick>
 80065c0:	4602      	mov	r2, r0
 80065c2:	68fb      	ldr	r3, [r7, #12]
 80065c4:	1ad3      	subs	r3, r2, r3
 80065c6:	2b02      	cmp	r3, #2
 80065c8:	d901      	bls.n	80065ce <HAL_RCC_ClockConfig+0xfe>
      {
        return HAL_TIMEOUT;
 80065ca:	2303      	movs	r3, #3
 80065cc:	e09a      	b.n	8006704 <HAL_RCC_ClockConfig+0x234>
    while (LL_RCC_IsActiveFlag_PPRE1() == 0U)
 80065ce:	f7ff fbdb 	bl	8005d88 <LL_RCC_IsActiveFlag_PPRE1>
 80065d2:	4603      	mov	r3, r0
 80065d4:	2b00      	cmp	r3, #0
 80065d6:	d0f1      	beq.n	80065bc <HAL_RCC_ClockConfig+0xec>
      }
    }
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80065d8:	687b      	ldr	r3, [r7, #4]
 80065da:	681b      	ldr	r3, [r3, #0]
 80065dc:	f003 0308 	and.w	r3, r3, #8
 80065e0:	2b00      	cmp	r3, #0
 80065e2:	d017      	beq.n	8006614 <HAL_RCC_ClockConfig+0x144>
  {
    assert_param(IS_RCC_PCLKx(RCC_ClkInitStruct->APB2CLKDivider));
    LL_RCC_SetAPB2Prescaler((RCC_ClkInitStruct->APB2CLKDivider) << 3U);
 80065e4:	687b      	ldr	r3, [r7, #4]
 80065e6:	691b      	ldr	r3, [r3, #16]
 80065e8:	00db      	lsls	r3, r3, #3
 80065ea:	4618      	mov	r0, r3
 80065ec:	f7ff fb0e 	bl	8005c0c <LL_RCC_SetAPB2Prescaler>

    /* APB2 prescaler flag when value applied */
    tickstart = HAL_GetTick();
 80065f0:	f7fb fe70 	bl	80022d4 <HAL_GetTick>
 80065f4:	60f8      	str	r0, [r7, #12]
    while (LL_RCC_IsActiveFlag_PPRE2() == 0U)
 80065f6:	e008      	b.n	800660a <HAL_RCC_ClockConfig+0x13a>
    {
      if ((HAL_GetTick() - tickstart) > PRESCALER_TIMEOUT_VALUE)
 80065f8:	f7fb fe6c 	bl	80022d4 <HAL_GetTick>
 80065fc:	4602      	mov	r2, r0
 80065fe:	68fb      	ldr	r3, [r7, #12]
 8006600:	1ad3      	subs	r3, r2, r3
 8006602:	2b02      	cmp	r3, #2
 8006604:	d901      	bls.n	800660a <HAL_RCC_ClockConfig+0x13a>
      {
        return HAL_TIMEOUT;
 8006606:	2303      	movs	r3, #3
 8006608:	e07c      	b.n	8006704 <HAL_RCC_ClockConfig+0x234>
    while (LL_RCC_IsActiveFlag_PPRE2() == 0U)
 800660a:	f7ff fbce 	bl	8005daa <LL_RCC_IsActiveFlag_PPRE2>
 800660e:	4603      	mov	r3, r0
 8006610:	2b00      	cmp	r3, #0
 8006612:	d0f1      	beq.n	80065f8 <HAL_RCC_ClockConfig+0x128>
      }
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8006614:	687b      	ldr	r3, [r7, #4]
 8006616:	681b      	ldr	r3, [r3, #0]
 8006618:	f003 0301 	and.w	r3, r3, #1
 800661c:	2b00      	cmp	r3, #0
 800661e:	d043      	beq.n	80066a8 <HAL_RCC_ClockConfig+0x1d8>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8006620:	687b      	ldr	r3, [r7, #4]
 8006622:	685b      	ldr	r3, [r3, #4]
 8006624:	2b02      	cmp	r3, #2
 8006626:	d106      	bne.n	8006636 <HAL_RCC_ClockConfig+0x166>
    {
      /* Check the HSE ready flag */
      if (LL_RCC_HSE_IsReady() == 0U)
 8006628:	f7ff f99b 	bl	8005962 <LL_RCC_HSE_IsReady>
 800662c:	4603      	mov	r3, r0
 800662e:	2b00      	cmp	r3, #0
 8006630:	d11e      	bne.n	8006670 <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 8006632:	2301      	movs	r3, #1
 8006634:	e066      	b.n	8006704 <HAL_RCC_ClockConfig+0x234>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8006636:	687b      	ldr	r3, [r7, #4]
 8006638:	685b      	ldr	r3, [r3, #4]
 800663a:	2b03      	cmp	r3, #3
 800663c:	d106      	bne.n	800664c <HAL_RCC_ClockConfig+0x17c>
    {
      /* Check the PLL ready flag */
      if (LL_RCC_PLL_IsReady() == 0U)
 800663e:	f7ff fb42 	bl	8005cc6 <LL_RCC_PLL_IsReady>
 8006642:	4603      	mov	r3, r0
 8006644:	2b00      	cmp	r3, #0
 8006646:	d113      	bne.n	8006670 <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 8006648:	2301      	movs	r3, #1
 800664a:	e05b      	b.n	8006704 <HAL_RCC_ClockConfig+0x234>
      }
    }
    /* MSI is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 800664c:	687b      	ldr	r3, [r7, #4]
 800664e:	685b      	ldr	r3, [r3, #4]
 8006650:	2b00      	cmp	r3, #0
 8006652:	d106      	bne.n	8006662 <HAL_RCC_ClockConfig+0x192>
    {
      /* Check the MSI ready flag */
      if (LL_RCC_MSI_IsReady() == 0U)
 8006654:	f7ff fa35 	bl	8005ac2 <LL_RCC_MSI_IsReady>
 8006658:	4603      	mov	r3, r0
 800665a:	2b00      	cmp	r3, #0
 800665c:	d108      	bne.n	8006670 <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 800665e:	2301      	movs	r3, #1
 8006660:	e050      	b.n	8006704 <HAL_RCC_ClockConfig+0x234>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (LL_RCC_HSI_IsReady() == 0U)
 8006662:	f7ff f9ab 	bl	80059bc <LL_RCC_HSI_IsReady>
 8006666:	4603      	mov	r3, r0
 8006668:	2b00      	cmp	r3, #0
 800666a:	d101      	bne.n	8006670 <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 800666c:	2301      	movs	r3, #1
 800666e:	e049      	b.n	8006704 <HAL_RCC_ClockConfig+0x234>
      }

    }

    /* apply system clock switch */
    LL_RCC_SetSysClkSource(RCC_ClkInitStruct->SYSCLKSource);
 8006670:	687b      	ldr	r3, [r7, #4]
 8006672:	685b      	ldr	r3, [r3, #4]
 8006674:	4618      	mov	r0, r3
 8006676:	f7ff fa6f 	bl	8005b58 <LL_RCC_SetSysClkSource>

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 800667a:	f7fb fe2b 	bl	80022d4 <HAL_GetTick>
 800667e:	60f8      	str	r0, [r7, #12]

    /* check system clock source switch status */
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8006680:	e00a      	b.n	8006698 <HAL_RCC_ClockConfig+0x1c8>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8006682:	f7fb fe27 	bl	80022d4 <HAL_GetTick>
 8006686:	4602      	mov	r2, r0
 8006688:	68fb      	ldr	r3, [r7, #12]
 800668a:	1ad3      	subs	r3, r2, r3
 800668c:	f241 3288 	movw	r2, #5000	@ 0x1388
 8006690:	4293      	cmp	r3, r2
 8006692:	d901      	bls.n	8006698 <HAL_RCC_ClockConfig+0x1c8>
      {
        return HAL_TIMEOUT;
 8006694:	2303      	movs	r3, #3
 8006696:	e035      	b.n	8006704 <HAL_RCC_ClockConfig+0x234>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8006698:	f7ff fa71 	bl	8005b7e <LL_RCC_GetSysClkSource>
 800669c:	4602      	mov	r2, r0
 800669e:	687b      	ldr	r3, [r7, #4]
 80066a0:	685b      	ldr	r3, [r3, #4]
 80066a2:	009b      	lsls	r3, r3, #2
 80066a4:	429a      	cmp	r2, r3
 80066a6:	d1ec      	bne.n	8006682 <HAL_RCC_ClockConfig+0x1b2>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 80066a8:	4b18      	ldr	r3, [pc, #96]	@ (800670c <HAL_RCC_ClockConfig+0x23c>)
 80066aa:	681b      	ldr	r3, [r3, #0]
 80066ac:	f003 0307 	and.w	r3, r3, #7
 80066b0:	683a      	ldr	r2, [r7, #0]
 80066b2:	429a      	cmp	r2, r3
 80066b4:	d21b      	bcs.n	80066ee <HAL_RCC_ClockConfig+0x21e>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80066b6:	4b15      	ldr	r3, [pc, #84]	@ (800670c <HAL_RCC_ClockConfig+0x23c>)
 80066b8:	681b      	ldr	r3, [r3, #0]
 80066ba:	f023 0207 	bic.w	r2, r3, #7
 80066be:	4913      	ldr	r1, [pc, #76]	@ (800670c <HAL_RCC_ClockConfig+0x23c>)
 80066c0:	683b      	ldr	r3, [r7, #0]
 80066c2:	4313      	orrs	r3, r2
 80066c4:	600b      	str	r3, [r1, #0]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 80066c6:	f7fb fe05 	bl	80022d4 <HAL_GetTick>
 80066ca:	60f8      	str	r0, [r7, #12]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 80066cc:	e008      	b.n	80066e0 <HAL_RCC_ClockConfig+0x210>
    {
      if ((HAL_GetTick() - tickstart) > LATENCY_TIMEOUT_VALUE)
 80066ce:	f7fb fe01 	bl	80022d4 <HAL_GetTick>
 80066d2:	4602      	mov	r2, r0
 80066d4:	68fb      	ldr	r3, [r7, #12]
 80066d6:	1ad3      	subs	r3, r2, r3
 80066d8:	2b02      	cmp	r3, #2
 80066da:	d901      	bls.n	80066e0 <HAL_RCC_ClockConfig+0x210>
      {
        return HAL_TIMEOUT;
 80066dc:	2303      	movs	r3, #3
 80066de:	e011      	b.n	8006704 <HAL_RCC_ClockConfig+0x234>
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 80066e0:	4b0a      	ldr	r3, [pc, #40]	@ (800670c <HAL_RCC_ClockConfig+0x23c>)
 80066e2:	681b      	ldr	r3, [r3, #0]
 80066e4:	f003 0307 	and.w	r3, r3, #7
 80066e8:	683a      	ldr	r2, [r7, #0]
 80066ea:	429a      	cmp	r2, r3
 80066ec:	d1ef      	bne.n	80066ce <HAL_RCC_ClockConfig+0x1fe>
  }

  /*--------------------------------------------------------------------------*/

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetHCLKFreq();
 80066ee:	f000 f8b3 	bl	8006858 <HAL_RCC_GetHCLKFreq>
 80066f2:	4603      	mov	r3, r0
 80066f4:	4a06      	ldr	r2, [pc, #24]	@ (8006710 <HAL_RCC_ClockConfig+0x240>)
 80066f6:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  return HAL_InitTick(uwTickPrio);
 80066f8:	4b06      	ldr	r3, [pc, #24]	@ (8006714 <HAL_RCC_ClockConfig+0x244>)
 80066fa:	681b      	ldr	r3, [r3, #0]
 80066fc:	4618      	mov	r0, r3
 80066fe:	f7fb fddf 	bl	80022c0 <HAL_InitTick>
 8006702:	4603      	mov	r3, r0
}
 8006704:	4618      	mov	r0, r3
 8006706:	3710      	adds	r7, #16
 8006708:	46bd      	mov	sp, r7
 800670a:	bd80      	pop	{r7, pc}
 800670c:	58004000 	.word	0x58004000
 8006710:	20000000 	.word	0x20000000
 8006714:	20000004 	.word	0x20000004

08006718 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8006718:	b590      	push	{r4, r7, lr}
 800671a:	b087      	sub	sp, #28
 800671c:	af00      	add	r7, sp, #0
  uint32_t sysclk_source;
  uint32_t pllsource;
  uint32_t sysclockfreq = 0U;
 800671e:	2300      	movs	r3, #0
 8006720:	617b      	str	r3, [r7, #20]
  uint32_t msifreq = 0U;
 8006722:	2300      	movs	r3, #0
 8006724:	613b      	str	r3, [r7, #16]
  uint32_t pllinputfreq;

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8006726:	f7ff fa2a 	bl	8005b7e <LL_RCC_GetSysClkSource>
 800672a:	60b8      	str	r0, [r7, #8]
  pllsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 800672c:	f7ff fafe 	bl	8005d2c <LL_RCC_PLL_GetMainSource>
 8006730:	6078      	str	r0, [r7, #4]

  if ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_MSI) ||
 8006732:	68bb      	ldr	r3, [r7, #8]
 8006734:	2b00      	cmp	r3, #0
 8006736:	d005      	beq.n	8006744 <HAL_RCC_GetSysClockFreq+0x2c>
 8006738:	68bb      	ldr	r3, [r7, #8]
 800673a:	2b0c      	cmp	r3, #12
 800673c:	d139      	bne.n	80067b2 <HAL_RCC_GetSysClockFreq+0x9a>
      ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (pllsource == RCC_PLLSOURCE_MSI)))
 800673e:	687b      	ldr	r3, [r7, #4]
 8006740:	2b01      	cmp	r3, #1
 8006742:	d136      	bne.n	80067b2 <HAL_RCC_GetSysClockFreq+0x9a>
  {
    /* MSI or PLL with MSI source used as system clock source */
    /* Retrieve MSI frequency range in Hz */
    msifreq = __LL_RCC_CALC_MSI_FREQ(LL_RCC_MSI_IsEnabledRangeSelect(),
 8006744:	f7ff f9cd 	bl	8005ae2 <LL_RCC_MSI_IsEnabledRangeSelect>
 8006748:	4603      	mov	r3, r0
 800674a:	2b00      	cmp	r3, #0
 800674c:	d115      	bne.n	800677a <HAL_RCC_GetSysClockFreq+0x62>
 800674e:	f7ff f9c8 	bl	8005ae2 <LL_RCC_MSI_IsEnabledRangeSelect>
 8006752:	4603      	mov	r3, r0
 8006754:	2b01      	cmp	r3, #1
 8006756:	d106      	bne.n	8006766 <HAL_RCC_GetSysClockFreq+0x4e>
 8006758:	f7ff f9d3 	bl	8005b02 <LL_RCC_MSI_GetRange>
 800675c:	4603      	mov	r3, r0
 800675e:	0a1b      	lsrs	r3, r3, #8
 8006760:	f003 030f 	and.w	r3, r3, #15
 8006764:	e005      	b.n	8006772 <HAL_RCC_GetSysClockFreq+0x5a>
 8006766:	f7ff f9d7 	bl	8005b18 <LL_RCC_MSI_GetRangeAfterStandby>
 800676a:	4603      	mov	r3, r0
 800676c:	0a1b      	lsrs	r3, r3, #8
 800676e:	f003 030f 	and.w	r3, r3, #15
 8006772:	4a36      	ldr	r2, [pc, #216]	@ (800684c <HAL_RCC_GetSysClockFreq+0x134>)
 8006774:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8006778:	e014      	b.n	80067a4 <HAL_RCC_GetSysClockFreq+0x8c>
 800677a:	f7ff f9b2 	bl	8005ae2 <LL_RCC_MSI_IsEnabledRangeSelect>
 800677e:	4603      	mov	r3, r0
 8006780:	2b01      	cmp	r3, #1
 8006782:	d106      	bne.n	8006792 <HAL_RCC_GetSysClockFreq+0x7a>
 8006784:	f7ff f9bd 	bl	8005b02 <LL_RCC_MSI_GetRange>
 8006788:	4603      	mov	r3, r0
 800678a:	091b      	lsrs	r3, r3, #4
 800678c:	f003 030f 	and.w	r3, r3, #15
 8006790:	e005      	b.n	800679e <HAL_RCC_GetSysClockFreq+0x86>
 8006792:	f7ff f9c1 	bl	8005b18 <LL_RCC_MSI_GetRangeAfterStandby>
 8006796:	4603      	mov	r3, r0
 8006798:	091b      	lsrs	r3, r3, #4
 800679a:	f003 030f 	and.w	r3, r3, #15
 800679e:	4a2b      	ldr	r2, [pc, #172]	@ (800684c <HAL_RCC_GetSysClockFreq+0x134>)
 80067a0:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80067a4:	613b      	str	r3, [r7, #16]
                                     ((LL_RCC_MSI_IsEnabledRangeSelect() == 1U) ?
                                      LL_RCC_MSI_GetRange() :
                                      LL_RCC_MSI_GetRangeAfterStandby()));

    /* Get SYSCLK source */
    if (sysclk_source == RCC_SYSCLKSOURCE_STATUS_MSI)
 80067a6:	68bb      	ldr	r3, [r7, #8]
 80067a8:	2b00      	cmp	r3, #0
 80067aa:	d115      	bne.n	80067d8 <HAL_RCC_GetSysClockFreq+0xc0>
    {
      /* MSI used as system clock source */
      sysclockfreq = msifreq;
 80067ac:	693b      	ldr	r3, [r7, #16]
 80067ae:	617b      	str	r3, [r7, #20]
    if (sysclk_source == RCC_SYSCLKSOURCE_STATUS_MSI)
 80067b0:	e012      	b.n	80067d8 <HAL_RCC_GetSysClockFreq+0xc0>
    }
  }
  else if (sysclk_source == RCC_SYSCLKSOURCE_STATUS_HSI)
 80067b2:	68bb      	ldr	r3, [r7, #8]
 80067b4:	2b04      	cmp	r3, #4
 80067b6:	d102      	bne.n	80067be <HAL_RCC_GetSysClockFreq+0xa6>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 80067b8:	4b25      	ldr	r3, [pc, #148]	@ (8006850 <HAL_RCC_GetSysClockFreq+0x138>)
 80067ba:	617b      	str	r3, [r7, #20]
 80067bc:	e00c      	b.n	80067d8 <HAL_RCC_GetSysClockFreq+0xc0>
  }
  else if (sysclk_source == RCC_SYSCLKSOURCE_STATUS_HSE)
 80067be:	68bb      	ldr	r3, [r7, #8]
 80067c0:	2b08      	cmp	r3, #8
 80067c2:	d109      	bne.n	80067d8 <HAL_RCC_GetSysClockFreq+0xc0>
  {
    /* HSE used as system clock source */
    if (LL_RCC_HSE_IsEnabledDiv2() == 1U)
 80067c4:	f7ff f8a0 	bl	8005908 <LL_RCC_HSE_IsEnabledDiv2>
 80067c8:	4603      	mov	r3, r0
 80067ca:	2b01      	cmp	r3, #1
 80067cc:	d102      	bne.n	80067d4 <HAL_RCC_GetSysClockFreq+0xbc>
    {
      sysclockfreq = HSE_VALUE / 2U;
 80067ce:	4b20      	ldr	r3, [pc, #128]	@ (8006850 <HAL_RCC_GetSysClockFreq+0x138>)
 80067d0:	617b      	str	r3, [r7, #20]
 80067d2:	e001      	b.n	80067d8 <HAL_RCC_GetSysClockFreq+0xc0>
    }
    else
    {
      sysclockfreq = HSE_VALUE;
 80067d4:	4b1f      	ldr	r3, [pc, #124]	@ (8006854 <HAL_RCC_GetSysClockFreq+0x13c>)
 80067d6:	617b      	str	r3, [r7, #20]
  else
  {
    /* Nothing to do */
  }

  if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 80067d8:	f7ff f9d1 	bl	8005b7e <LL_RCC_GetSysClkSource>
 80067dc:	4603      	mov	r3, r0
 80067de:	2b0c      	cmp	r3, #12
 80067e0:	d12f      	bne.n	8006842 <HAL_RCC_GetSysClockFreq+0x12a>
  {
    /* PLL used as system clock  source */
    pllsource = LL_RCC_PLL_GetMainSource();
 80067e2:	f7ff faa3 	bl	8005d2c <LL_RCC_PLL_GetMainSource>
 80067e6:	6078      	str	r0, [r7, #4]

    switch (pllsource)
 80067e8:	687b      	ldr	r3, [r7, #4]
 80067ea:	2b02      	cmp	r3, #2
 80067ec:	d003      	beq.n	80067f6 <HAL_RCC_GetSysClockFreq+0xde>
 80067ee:	687b      	ldr	r3, [r7, #4]
 80067f0:	2b03      	cmp	r3, #3
 80067f2:	d003      	beq.n	80067fc <HAL_RCC_GetSysClockFreq+0xe4>
 80067f4:	e00d      	b.n	8006812 <HAL_RCC_GetSysClockFreq+0xfa>
    {
      case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
        pllinputfreq = HSI_VALUE;
 80067f6:	4b16      	ldr	r3, [pc, #88]	@ (8006850 <HAL_RCC_GetSysClockFreq+0x138>)
 80067f8:	60fb      	str	r3, [r7, #12]
        break;
 80067fa:	e00d      	b.n	8006818 <HAL_RCC_GetSysClockFreq+0x100>
      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        if (LL_RCC_HSE_IsEnabledDiv2() == 1U)
 80067fc:	f7ff f884 	bl	8005908 <LL_RCC_HSE_IsEnabledDiv2>
 8006800:	4603      	mov	r3, r0
 8006802:	2b01      	cmp	r3, #1
 8006804:	d102      	bne.n	800680c <HAL_RCC_GetSysClockFreq+0xf4>
        {
          pllinputfreq = HSE_VALUE / 2U;
 8006806:	4b12      	ldr	r3, [pc, #72]	@ (8006850 <HAL_RCC_GetSysClockFreq+0x138>)
 8006808:	60fb      	str	r3, [r7, #12]
        }
        else
        {
          pllinputfreq = HSE_VALUE;
        }
        break;
 800680a:	e005      	b.n	8006818 <HAL_RCC_GetSysClockFreq+0x100>
          pllinputfreq = HSE_VALUE;
 800680c:	4b11      	ldr	r3, [pc, #68]	@ (8006854 <HAL_RCC_GetSysClockFreq+0x13c>)
 800680e:	60fb      	str	r3, [r7, #12]
        break;
 8006810:	e002      	b.n	8006818 <HAL_RCC_GetSysClockFreq+0x100>
      case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
      default:
        pllinputfreq = msifreq;
 8006812:	693b      	ldr	r3, [r7, #16]
 8006814:	60fb      	str	r3, [r7, #12]
        break;
 8006816:	bf00      	nop
    }
    sysclockfreq = __LL_RCC_CALC_PLLCLK_FREQ(pllinputfreq, LL_RCC_PLL_GetDivider(),
 8006818:	f7ff fa66 	bl	8005ce8 <LL_RCC_PLL_GetN>
 800681c:	4602      	mov	r2, r0
 800681e:	68fb      	ldr	r3, [r7, #12]
 8006820:	fb03 f402 	mul.w	r4, r3, r2
 8006824:	f7ff fa77 	bl	8005d16 <LL_RCC_PLL_GetDivider>
 8006828:	4603      	mov	r3, r0
 800682a:	091b      	lsrs	r3, r3, #4
 800682c:	3301      	adds	r3, #1
 800682e:	fbb4 f4f3 	udiv	r4, r4, r3
 8006832:	f7ff fa65 	bl	8005d00 <LL_RCC_PLL_GetR>
 8006836:	4603      	mov	r3, r0
 8006838:	0f5b      	lsrs	r3, r3, #29
 800683a:	3301      	adds	r3, #1
 800683c:	fbb4 f3f3 	udiv	r3, r4, r3
 8006840:	617b      	str	r3, [r7, #20]
                                             LL_RCC_PLL_GetN(), LL_RCC_PLL_GetR());
  }

  return sysclockfreq;
 8006842:	697b      	ldr	r3, [r7, #20]
}
 8006844:	4618      	mov	r0, r3
 8006846:	371c      	adds	r7, #28
 8006848:	46bd      	mov	sp, r7
 800684a:	bd90      	pop	{r4, r7, pc}
 800684c:	0801d098 	.word	0x0801d098
 8006850:	00f42400 	.word	0x00f42400
 8006854:	01e84800 	.word	0x01e84800

08006858 <HAL_RCC_GetHCLKFreq>:
/**
  * @brief  Return the HCLK frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8006858:	b598      	push	{r3, r4, r7, lr}
 800685a:	af00      	add	r7, sp, #0
  /* Get SysClock and Compute HCLK1 frequency --------------------------------*/
  return ((uint32_t)(__LL_RCC_CALC_HCLK1_FREQ(HAL_RCC_GetSysClockFreq(), LL_RCC_GetAHBPrescaler())));
 800685c:	f7ff ff5c 	bl	8006718 <HAL_RCC_GetSysClockFreq>
 8006860:	4604      	mov	r4, r0
 8006862:	f7ff f9e6 	bl	8005c32 <LL_RCC_GetAHBPrescaler>
 8006866:	4603      	mov	r3, r0
 8006868:	091b      	lsrs	r3, r3, #4
 800686a:	f003 030f 	and.w	r3, r3, #15
 800686e:	4a03      	ldr	r2, [pc, #12]	@ (800687c <HAL_RCC_GetHCLKFreq+0x24>)
 8006870:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8006874:	fbb4 f3f3 	udiv	r3, r4, r3
}
 8006878:	4618      	mov	r0, r3
 800687a:	bd98      	pop	{r3, r4, r7, pc}
 800687c:	0801d038 	.word	0x0801d038

08006880 <HAL_RCC_GetPCLK1Freq>:
/**
  * @brief  Return the PCLK1 frequency.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8006880:	b598      	push	{r3, r4, r7, lr}
 8006882:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency -----------------------------*/
  return ((uint32_t)(__LL_RCC_CALC_PCLK1_FREQ(HAL_RCC_GetHCLKFreq(), LL_RCC_GetAPB1Prescaler())));
 8006884:	f7ff ffe8 	bl	8006858 <HAL_RCC_GetHCLKFreq>
 8006888:	4604      	mov	r4, r0
 800688a:	f7ff f9ea 	bl	8005c62 <LL_RCC_GetAPB1Prescaler>
 800688e:	4603      	mov	r3, r0
 8006890:	0a1b      	lsrs	r3, r3, #8
 8006892:	4a03      	ldr	r2, [pc, #12]	@ (80068a0 <HAL_RCC_GetPCLK1Freq+0x20>)
 8006894:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8006898:	fa24 f303 	lsr.w	r3, r4, r3
}
 800689c:	4618      	mov	r0, r3
 800689e:	bd98      	pop	{r3, r4, r7, pc}
 80068a0:	0801d078 	.word	0x0801d078

080068a4 <HAL_RCC_GetPCLK2Freq>:
/**
  * @brief  Return the PCLK2 frequency.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80068a4:	b598      	push	{r3, r4, r7, lr}
 80068a6:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency -----------------------------*/
  return ((uint32_t)(__LL_RCC_CALC_PCLK2_FREQ(HAL_RCC_GetHCLKFreq(), LL_RCC_GetAPB2Prescaler())));
 80068a8:	f7ff ffd6 	bl	8006858 <HAL_RCC_GetHCLKFreq>
 80068ac:	4604      	mov	r4, r0
 80068ae:	f7ff f9e3 	bl	8005c78 <LL_RCC_GetAPB2Prescaler>
 80068b2:	4603      	mov	r3, r0
 80068b4:	0adb      	lsrs	r3, r3, #11
 80068b6:	4a03      	ldr	r2, [pc, #12]	@ (80068c4 <HAL_RCC_GetPCLK2Freq+0x20>)
 80068b8:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80068bc:	fa24 f303 	lsr.w	r3, r4, r3
}
 80068c0:	4618      	mov	r0, r3
 80068c2:	bd98      	pop	{r3, r4, r7, pc}
 80068c4:	0801d078 	.word	0x0801d078

080068c8 <RCC_SetFlashLatencyFromMSIRange>:
            voltage range.
  * @param  MSI_Range  MSI range value from @ref RCC_MSIRANGE_0 to @ref RCC_MSIRANGE_11
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t MSI_Range)
{
 80068c8:	b590      	push	{r4, r7, lr}
 80068ca:	b085      	sub	sp, #20
 80068cc:	af00      	add	r7, sp, #0
 80068ce:	6078      	str	r0, [r7, #4]
  uint32_t flash_clksrcfreq;
  uint32_t msifreq;

  /* MSI frequency range in Hz */
  msifreq           = __LL_RCC_CALC_MSI_FREQ(LL_RCC_MSIRANGESEL_RUN, MSI_Range);
 80068d0:	687b      	ldr	r3, [r7, #4]
 80068d2:	091b      	lsrs	r3, r3, #4
 80068d4:	f003 030f 	and.w	r3, r3, #15
 80068d8:	4a10      	ldr	r2, [pc, #64]	@ (800691c <RCC_SetFlashLatencyFromMSIRange+0x54>)
 80068da:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80068de:	60fb      	str	r3, [r7, #12]
  flash_clksrcfreq  = __LL_RCC_CALC_HCLK3_FREQ(msifreq, LL_RCC_GetAHB3Prescaler());
 80068e0:	f7ff f9b2 	bl	8005c48 <LL_RCC_GetAHB3Prescaler>
 80068e4:	4603      	mov	r3, r0
 80068e6:	091b      	lsrs	r3, r3, #4
 80068e8:	f003 030f 	and.w	r3, r3, #15
 80068ec:	4a0c      	ldr	r2, [pc, #48]	@ (8006920 <RCC_SetFlashLatencyFromMSIRange+0x58>)
 80068ee:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80068f2:	68fa      	ldr	r2, [r7, #12]
 80068f4:	fbb2 f3f3 	udiv	r3, r2, r3
 80068f8:	60bb      	str	r3, [r7, #8]

  return RCC_SetFlashLatency((flash_clksrcfreq / MEGA_HZ), HAL_PWREx_GetVoltageRange());
 80068fa:	68bb      	ldr	r3, [r7, #8]
 80068fc:	4a09      	ldr	r2, [pc, #36]	@ (8006924 <RCC_SetFlashLatencyFromMSIRange+0x5c>)
 80068fe:	fba2 2303 	umull	r2, r3, r2, r3
 8006902:	0c9c      	lsrs	r4, r3, #18
 8006904:	f7fe ff58 	bl	80057b8 <HAL_PWREx_GetVoltageRange>
 8006908:	4603      	mov	r3, r0
 800690a:	4619      	mov	r1, r3
 800690c:	4620      	mov	r0, r4
 800690e:	f000 f80b 	bl	8006928 <RCC_SetFlashLatency>
 8006912:	4603      	mov	r3, r0
}
 8006914:	4618      	mov	r0, r3
 8006916:	3714      	adds	r7, #20
 8006918:	46bd      	mov	sp, r7
 800691a:	bd90      	pop	{r4, r7, pc}
 800691c:	0801d098 	.word	0x0801d098
 8006920:	0801d038 	.word	0x0801d038
 8006924:	431bde83 	.word	0x431bde83

08006928 <RCC_SetFlashLatency>:
  *            @arg PWR_REGULATOR_VOLTAGE_SCALE1   Regulator voltage output range 1 mode
  *            @arg PWR_REGULATOR_VOLTAGE_SCALE2   Regulator voltage output range 2 mode
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatency(uint32_t Flash_ClkSrcFreq, uint32_t VCORE_Voltage)
{
 8006928:	b580      	push	{r7, lr}
 800692a:	b08e      	sub	sp, #56	@ 0x38
 800692c:	af00      	add	r7, sp, #0
 800692e:	6078      	str	r0, [r7, #4]
 8006930:	6039      	str	r1, [r7, #0]
  /* Flash Clock source (HCLK3) range in MHz for VCORE range1 */
  const uint16_t FLASH_CLK_SRC_RANGE_VOS1[] = {18, 36, 48};
 8006932:	4a3a      	ldr	r2, [pc, #232]	@ (8006a1c <RCC_SetFlashLatency+0xf4>)
 8006934:	f107 0320 	add.w	r3, r7, #32
 8006938:	e892 0003 	ldmia.w	r2, {r0, r1}
 800693c:	6018      	str	r0, [r3, #0]
 800693e:	3304      	adds	r3, #4
 8006940:	8019      	strh	r1, [r3, #0]

  /* Flash Clock source (HCLK3) range in MHz for VCORE range2 */
  const uint16_t FLASH_CLK_SRC_RANGE_VOS2[] = {6, 12, 16};
 8006942:	4a37      	ldr	r2, [pc, #220]	@ (8006a20 <RCC_SetFlashLatency+0xf8>)
 8006944:	f107 0318 	add.w	r3, r7, #24
 8006948:	e892 0003 	ldmia.w	r2, {r0, r1}
 800694c:	6018      	str	r0, [r3, #0]
 800694e:	3304      	adds	r3, #4
 8006950:	8019      	strh	r1, [r3, #0]

  /* Flash Latency range */
  const uint32_t FLASH_LATENCY_RANGE[] = {FLASH_LATENCY_0, FLASH_LATENCY_1, FLASH_LATENCY_2};
 8006952:	4a34      	ldr	r2, [pc, #208]	@ (8006a24 <RCC_SetFlashLatency+0xfc>)
 8006954:	f107 030c 	add.w	r3, r7, #12
 8006958:	ca07      	ldmia	r2, {r0, r1, r2}
 800695a:	e883 0007 	stmia.w	r3, {r0, r1, r2}

  uint32_t latency   = FLASH_LATENCY_0;  /* default value 0WS */
 800695e:	2300      	movs	r3, #0
 8006960:	637b      	str	r3, [r7, #52]	@ 0x34
  uint32_t tickstart;

  if (VCORE_Voltage == PWR_REGULATOR_VOLTAGE_SCALE1)
 8006962:	683b      	ldr	r3, [r7, #0]
 8006964:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8006968:	d11b      	bne.n	80069a2 <RCC_SetFlashLatency+0x7a>
  {
    for (uint32_t index = 0; index < __COUNTOF(FLASH_CLK_SRC_RANGE_VOS1); index++)
 800696a:	2300      	movs	r3, #0
 800696c:	633b      	str	r3, [r7, #48]	@ 0x30
 800696e:	e014      	b.n	800699a <RCC_SetFlashLatency+0x72>
    {
      if (Flash_ClkSrcFreq <= FLASH_CLK_SRC_RANGE_VOS1[index])
 8006970:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006972:	005b      	lsls	r3, r3, #1
 8006974:	3338      	adds	r3, #56	@ 0x38
 8006976:	443b      	add	r3, r7
 8006978:	f833 3c18 	ldrh.w	r3, [r3, #-24]
 800697c:	461a      	mov	r2, r3
 800697e:	687b      	ldr	r3, [r7, #4]
 8006980:	4293      	cmp	r3, r2
 8006982:	d807      	bhi.n	8006994 <RCC_SetFlashLatency+0x6c>
      {
        latency = FLASH_LATENCY_RANGE[index];
 8006984:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006986:	009b      	lsls	r3, r3, #2
 8006988:	3338      	adds	r3, #56	@ 0x38
 800698a:	443b      	add	r3, r7
 800698c:	f853 3c2c 	ldr.w	r3, [r3, #-44]
 8006990:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8006992:	e021      	b.n	80069d8 <RCC_SetFlashLatency+0xb0>
    for (uint32_t index = 0; index < __COUNTOF(FLASH_CLK_SRC_RANGE_VOS1); index++)
 8006994:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006996:	3301      	adds	r3, #1
 8006998:	633b      	str	r3, [r7, #48]	@ 0x30
 800699a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800699c:	2b02      	cmp	r3, #2
 800699e:	d9e7      	bls.n	8006970 <RCC_SetFlashLatency+0x48>
 80069a0:	e01a      	b.n	80069d8 <RCC_SetFlashLatency+0xb0>
      }
    }
  }
  else  /* PWR_REGULATOR_VOLTAGE_SCALE2 */
  {
    for (uint32_t index = 0; index < __COUNTOF(FLASH_CLK_SRC_RANGE_VOS2); index++)
 80069a2:	2300      	movs	r3, #0
 80069a4:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80069a6:	e014      	b.n	80069d2 <RCC_SetFlashLatency+0xaa>
    {
      if (Flash_ClkSrcFreq <= FLASH_CLK_SRC_RANGE_VOS2[index])
 80069a8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80069aa:	005b      	lsls	r3, r3, #1
 80069ac:	3338      	adds	r3, #56	@ 0x38
 80069ae:	443b      	add	r3, r7
 80069b0:	f833 3c20 	ldrh.w	r3, [r3, #-32]
 80069b4:	461a      	mov	r2, r3
 80069b6:	687b      	ldr	r3, [r7, #4]
 80069b8:	4293      	cmp	r3, r2
 80069ba:	d807      	bhi.n	80069cc <RCC_SetFlashLatency+0xa4>
      {
        latency = FLASH_LATENCY_RANGE[index];
 80069bc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80069be:	009b      	lsls	r3, r3, #2
 80069c0:	3338      	adds	r3, #56	@ 0x38
 80069c2:	443b      	add	r3, r7
 80069c4:	f853 3c2c 	ldr.w	r3, [r3, #-44]
 80069c8:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 80069ca:	e005      	b.n	80069d8 <RCC_SetFlashLatency+0xb0>
    for (uint32_t index = 0; index < __COUNTOF(FLASH_CLK_SRC_RANGE_VOS2); index++)
 80069cc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80069ce:	3301      	adds	r3, #1
 80069d0:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80069d2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80069d4:	2b02      	cmp	r3, #2
 80069d6:	d9e7      	bls.n	80069a8 <RCC_SetFlashLatency+0x80>
      }
    }
  }

  __HAL_FLASH_SET_LATENCY(latency);
 80069d8:	4b13      	ldr	r3, [pc, #76]	@ (8006a28 <RCC_SetFlashLatency+0x100>)
 80069da:	681b      	ldr	r3, [r3, #0]
 80069dc:	f023 0207 	bic.w	r2, r3, #7
 80069e0:	4911      	ldr	r1, [pc, #68]	@ (8006a28 <RCC_SetFlashLatency+0x100>)
 80069e2:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80069e4:	4313      	orrs	r3, r2
 80069e6:	600b      	str	r3, [r1, #0]

  /* Get Start Tick*/
  tickstart = HAL_GetTick();
 80069e8:	f7fb fc74 	bl	80022d4 <HAL_GetTick>
 80069ec:	62b8      	str	r0, [r7, #40]	@ 0x28

  /* Check that the new number of wait states is taken into account to access the Flash
     memory by reading the FLASH_ACR register */
  while (__HAL_FLASH_GET_LATENCY() != latency)
 80069ee:	e008      	b.n	8006a02 <RCC_SetFlashLatency+0xda>
  {
    if ((HAL_GetTick() - tickstart) > LATENCY_TIMEOUT_VALUE)
 80069f0:	f7fb fc70 	bl	80022d4 <HAL_GetTick>
 80069f4:	4602      	mov	r2, r0
 80069f6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80069f8:	1ad3      	subs	r3, r2, r3
 80069fa:	2b02      	cmp	r3, #2
 80069fc:	d901      	bls.n	8006a02 <RCC_SetFlashLatency+0xda>
    {
      return HAL_TIMEOUT;
 80069fe:	2303      	movs	r3, #3
 8006a00:	e007      	b.n	8006a12 <RCC_SetFlashLatency+0xea>
  while (__HAL_FLASH_GET_LATENCY() != latency)
 8006a02:	4b09      	ldr	r3, [pc, #36]	@ (8006a28 <RCC_SetFlashLatency+0x100>)
 8006a04:	681b      	ldr	r3, [r3, #0]
 8006a06:	f003 0307 	and.w	r3, r3, #7
 8006a0a:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8006a0c:	429a      	cmp	r2, r3
 8006a0e:	d1ef      	bne.n	80069f0 <RCC_SetFlashLatency+0xc8>
    }
  }
  return HAL_OK;
 8006a10:	2300      	movs	r3, #0
}
 8006a12:	4618      	mov	r0, r3
 8006a14:	3738      	adds	r7, #56	@ 0x38
 8006a16:	46bd      	mov	sp, r7
 8006a18:	bd80      	pop	{r7, pc}
 8006a1a:	bf00      	nop
 8006a1c:	0801c74c 	.word	0x0801c74c
 8006a20:	0801c754 	.word	0x0801c754
 8006a24:	0801c75c 	.word	0x0801c75c
 8006a28:	58004000 	.word	0x58004000

08006a2c <LL_RCC_LSE_IsReady>:
{
 8006a2c:	b480      	push	{r7}
 8006a2e:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == (RCC_BDCR_LSERDY)) ? 1UL : 0UL);
 8006a30:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8006a34:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8006a38:	f003 0302 	and.w	r3, r3, #2
 8006a3c:	2b02      	cmp	r3, #2
 8006a3e:	d101      	bne.n	8006a44 <LL_RCC_LSE_IsReady+0x18>
 8006a40:	2301      	movs	r3, #1
 8006a42:	e000      	b.n	8006a46 <LL_RCC_LSE_IsReady+0x1a>
 8006a44:	2300      	movs	r3, #0
}
 8006a46:	4618      	mov	r0, r3
 8006a48:	46bd      	mov	sp, r7
 8006a4a:	bc80      	pop	{r7}
 8006a4c:	4770      	bx	lr

08006a4e <LL_RCC_SetUSARTClockSource>:
{
 8006a4e:	b480      	push	{r7}
 8006a50:	b083      	sub	sp, #12
 8006a52:	af00      	add	r7, sp, #0
 8006a54:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CCIPR, (USARTxSource >> 16), (USARTxSource & 0x0000FFFFU));
 8006a56:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8006a5a:	f8d3 2088 	ldr.w	r2, [r3, #136]	@ 0x88
 8006a5e:	687b      	ldr	r3, [r7, #4]
 8006a60:	0c1b      	lsrs	r3, r3, #16
 8006a62:	43db      	mvns	r3, r3
 8006a64:	401a      	ands	r2, r3
 8006a66:	687b      	ldr	r3, [r7, #4]
 8006a68:	b29b      	uxth	r3, r3
 8006a6a:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8006a6e:	4313      	orrs	r3, r2
 8006a70:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
}
 8006a74:	bf00      	nop
 8006a76:	370c      	adds	r7, #12
 8006a78:	46bd      	mov	sp, r7
 8006a7a:	bc80      	pop	{r7}
 8006a7c:	4770      	bx	lr

08006a7e <LL_RCC_SetI2SClockSource>:
{
 8006a7e:	b480      	push	{r7}
 8006a80:	b083      	sub	sp, #12
 8006a82:	af00      	add	r7, sp, #0
 8006a84:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CCIPR, RCC_CCIPR_I2S2SEL, I2SxSource);
 8006a86:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8006a8a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8006a8e:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8006a92:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8006a96:	687b      	ldr	r3, [r7, #4]
 8006a98:	4313      	orrs	r3, r2
 8006a9a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
}
 8006a9e:	bf00      	nop
 8006aa0:	370c      	adds	r7, #12
 8006aa2:	46bd      	mov	sp, r7
 8006aa4:	bc80      	pop	{r7}
 8006aa6:	4770      	bx	lr

08006aa8 <LL_RCC_SetLPUARTClockSource>:
{
 8006aa8:	b480      	push	{r7}
 8006aaa:	b083      	sub	sp, #12
 8006aac:	af00      	add	r7, sp, #0
 8006aae:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CCIPR, RCC_CCIPR_LPUART1SEL, LPUARTxSource);
 8006ab0:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8006ab4:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8006ab8:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 8006abc:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8006ac0:	687b      	ldr	r3, [r7, #4]
 8006ac2:	4313      	orrs	r3, r2
 8006ac4:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
}
 8006ac8:	bf00      	nop
 8006aca:	370c      	adds	r7, #12
 8006acc:	46bd      	mov	sp, r7
 8006ace:	bc80      	pop	{r7}
 8006ad0:	4770      	bx	lr

08006ad2 <LL_RCC_SetI2CClockSource>:
{
 8006ad2:	b480      	push	{r7}
 8006ad4:	b083      	sub	sp, #12
 8006ad6:	af00      	add	r7, sp, #0
 8006ad8:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CCIPR, ((I2CxSource >> 4) & 0x000FF000U), ((I2CxSource << 4) & 0x000FF000U));
 8006ada:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8006ade:	f8d3 2088 	ldr.w	r2, [r3, #136]	@ 0x88
 8006ae2:	687b      	ldr	r3, [r7, #4]
 8006ae4:	091b      	lsrs	r3, r3, #4
 8006ae6:	f403 237f 	and.w	r3, r3, #1044480	@ 0xff000
 8006aea:	43db      	mvns	r3, r3
 8006aec:	401a      	ands	r2, r3
 8006aee:	687b      	ldr	r3, [r7, #4]
 8006af0:	011b      	lsls	r3, r3, #4
 8006af2:	f403 237f 	and.w	r3, r3, #1044480	@ 0xff000
 8006af6:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8006afa:	4313      	orrs	r3, r2
 8006afc:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
}
 8006b00:	bf00      	nop
 8006b02:	370c      	adds	r7, #12
 8006b04:	46bd      	mov	sp, r7
 8006b06:	bc80      	pop	{r7}
 8006b08:	4770      	bx	lr

08006b0a <LL_RCC_SetLPTIMClockSource>:
{
 8006b0a:	b480      	push	{r7}
 8006b0c:	b083      	sub	sp, #12
 8006b0e:	af00      	add	r7, sp, #0
 8006b10:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CCIPR, (LPTIMxSource & 0xFFFF0000U), (LPTIMxSource << 16));
 8006b12:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8006b16:	f8d3 2088 	ldr.w	r2, [r3, #136]	@ 0x88
 8006b1a:	687b      	ldr	r3, [r7, #4]
 8006b1c:	0c1b      	lsrs	r3, r3, #16
 8006b1e:	041b      	lsls	r3, r3, #16
 8006b20:	43db      	mvns	r3, r3
 8006b22:	401a      	ands	r2, r3
 8006b24:	687b      	ldr	r3, [r7, #4]
 8006b26:	041b      	lsls	r3, r3, #16
 8006b28:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8006b2c:	4313      	orrs	r3, r2
 8006b2e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
}
 8006b32:	bf00      	nop
 8006b34:	370c      	adds	r7, #12
 8006b36:	46bd      	mov	sp, r7
 8006b38:	bc80      	pop	{r7}
 8006b3a:	4770      	bx	lr

08006b3c <LL_RCC_SetRNGClockSource>:
{
 8006b3c:	b480      	push	{r7}
 8006b3e:	b083      	sub	sp, #12
 8006b40:	af00      	add	r7, sp, #0
 8006b42:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CCIPR, RCC_CCIPR_RNGSEL, RNGxSource);
 8006b44:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8006b48:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8006b4c:	f023 4240 	bic.w	r2, r3, #3221225472	@ 0xc0000000
 8006b50:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8006b54:	687b      	ldr	r3, [r7, #4]
 8006b56:	4313      	orrs	r3, r2
 8006b58:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
}
 8006b5c:	bf00      	nop
 8006b5e:	370c      	adds	r7, #12
 8006b60:	46bd      	mov	sp, r7
 8006b62:	bc80      	pop	{r7}
 8006b64:	4770      	bx	lr

08006b66 <LL_RCC_SetADCClockSource>:
{
 8006b66:	b480      	push	{r7}
 8006b68:	b083      	sub	sp, #12
 8006b6a:	af00      	add	r7, sp, #0
 8006b6c:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CCIPR, RCC_CCIPR_ADCSEL, ADCxSource);
 8006b6e:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8006b72:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8006b76:	f023 5240 	bic.w	r2, r3, #805306368	@ 0x30000000
 8006b7a:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8006b7e:	687b      	ldr	r3, [r7, #4]
 8006b80:	4313      	orrs	r3, r2
 8006b82:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
}
 8006b86:	bf00      	nop
 8006b88:	370c      	adds	r7, #12
 8006b8a:	46bd      	mov	sp, r7
 8006b8c:	bc80      	pop	{r7}
 8006b8e:	4770      	bx	lr

08006b90 <LL_RCC_SetRTCClockSource>:
{
 8006b90:	b480      	push	{r7}
 8006b92:	b083      	sub	sp, #12
 8006b94:	af00      	add	r7, sp, #0
 8006b96:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->BDCR, RCC_BDCR_RTCSEL, Source);
 8006b98:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8006b9c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8006ba0:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8006ba4:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8006ba8:	687b      	ldr	r3, [r7, #4]
 8006baa:	4313      	orrs	r3, r2
 8006bac:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
}
 8006bb0:	bf00      	nop
 8006bb2:	370c      	adds	r7, #12
 8006bb4:	46bd      	mov	sp, r7
 8006bb6:	bc80      	pop	{r7}
 8006bb8:	4770      	bx	lr

08006bba <LL_RCC_GetRTCClockSource>:
{
 8006bba:	b480      	push	{r7}
 8006bbc:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL));
 8006bbe:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8006bc2:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8006bc6:	f403 7340 	and.w	r3, r3, #768	@ 0x300
}
 8006bca:	4618      	mov	r0, r3
 8006bcc:	46bd      	mov	sp, r7
 8006bce:	bc80      	pop	{r7}
 8006bd0:	4770      	bx	lr

08006bd2 <LL_RCC_ForceBackupDomainReset>:
{
 8006bd2:	b480      	push	{r7}
 8006bd4:	af00      	add	r7, sp, #0
  SET_BIT(RCC->BDCR, RCC_BDCR_BDRST);
 8006bd6:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8006bda:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8006bde:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8006be2:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8006be6:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
}
 8006bea:	bf00      	nop
 8006bec:	46bd      	mov	sp, r7
 8006bee:	bc80      	pop	{r7}
 8006bf0:	4770      	bx	lr

08006bf2 <LL_RCC_ReleaseBackupDomainReset>:
{
 8006bf2:	b480      	push	{r7}
 8006bf4:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->BDCR, RCC_BDCR_BDRST);
 8006bf6:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8006bfa:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8006bfe:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8006c02:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8006c06:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
}
 8006c0a:	bf00      	nop
 8006c0c:	46bd      	mov	sp, r7
 8006c0e:	bc80      	pop	{r7}
 8006c10:	4770      	bx	lr
	...

08006c14 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8006c14:	b580      	push	{r7, lr}
 8006c16:	b086      	sub	sp, #24
 8006c18:	af00      	add	r7, sp, #0
 8006c1a:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister = 0;
 8006c1c:	2300      	movs	r3, #0
 8006c1e:	617b      	str	r3, [r7, #20]
  uint32_t tickstart;
  HAL_StatusTypeDef ret = HAL_OK;   /* Intermediate status */
 8006c20:	2300      	movs	r3, #0
 8006c22:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status  = HAL_OK;   /* Final status */
 8006c24:	2300      	movs	r3, #0
 8006c26:	74bb      	strb	r3, [r7, #18]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*-------------------------- RTC clock source configuration ----------------------*/
  if ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8006c28:	687b      	ldr	r3, [r7, #4]
 8006c2a:	681b      	ldr	r3, [r3, #0]
 8006c2c:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8006c30:	2b00      	cmp	r3, #0
 8006c32:	d058      	beq.n	8006ce6 <HAL_RCCEx_PeriphCLKConfig+0xd2>
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));


    /* Enable write access to Backup domain */
    HAL_PWR_EnableBkUpAccess();
 8006c34:	f7fe fd7e 	bl	8005734 <HAL_PWR_EnableBkUpAccess>

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8006c38:	f7fb fb4c 	bl	80022d4 <HAL_GetTick>
 8006c3c:	60f8      	str	r0, [r7, #12]

    while (!(READ_BIT(PWR->CR1, PWR_CR1_DBP) == (PWR_CR1_DBP)))
 8006c3e:	e009      	b.n	8006c54 <HAL_RCCEx_PeriphCLKConfig+0x40>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8006c40:	f7fb fb48 	bl	80022d4 <HAL_GetTick>
 8006c44:	4602      	mov	r2, r0
 8006c46:	68fb      	ldr	r3, [r7, #12]
 8006c48:	1ad3      	subs	r3, r2, r3
 8006c4a:	2b02      	cmp	r3, #2
 8006c4c:	d902      	bls.n	8006c54 <HAL_RCCEx_PeriphCLKConfig+0x40>
      {
        ret = HAL_TIMEOUT;
 8006c4e:	2303      	movs	r3, #3
 8006c50:	74fb      	strb	r3, [r7, #19]
        break;
 8006c52:	e006      	b.n	8006c62 <HAL_RCCEx_PeriphCLKConfig+0x4e>
    while (!(READ_BIT(PWR->CR1, PWR_CR1_DBP) == (PWR_CR1_DBP)))
 8006c54:	4b7b      	ldr	r3, [pc, #492]	@ (8006e44 <HAL_RCCEx_PeriphCLKConfig+0x230>)
 8006c56:	681b      	ldr	r3, [r3, #0]
 8006c58:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8006c5c:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8006c60:	d1ee      	bne.n	8006c40 <HAL_RCCEx_PeriphCLKConfig+0x2c>
      }
    }

    if (ret == HAL_OK)
 8006c62:	7cfb      	ldrb	r3, [r7, #19]
 8006c64:	2b00      	cmp	r3, #0
 8006c66:	d13c      	bne.n	8006ce2 <HAL_RCCEx_PeriphCLKConfig+0xce>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified */
      if (LL_RCC_GetRTCClockSource() != PeriphClkInit->RTCClockSelection)
 8006c68:	f7ff ffa7 	bl	8006bba <LL_RCC_GetRTCClockSource>
 8006c6c:	4602      	mov	r2, r0
 8006c6e:	687b      	ldr	r3, [r7, #4]
 8006c70:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8006c72:	429a      	cmp	r2, r3
 8006c74:	d00f      	beq.n	8006c96 <HAL_RCCEx_PeriphCLKConfig+0x82>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 8006c76:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8006c7a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8006c7e:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8006c82:	617b      	str	r3, [r7, #20]

        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 8006c84:	f7ff ffa5 	bl	8006bd2 <LL_RCC_ForceBackupDomainReset>
        __HAL_RCC_BACKUPRESET_RELEASE();
 8006c88:	f7ff ffb3 	bl	8006bf2 <LL_RCC_ReleaseBackupDomainReset>

        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 8006c8c:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8006c90:	697b      	ldr	r3, [r7, #20]
 8006c92:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSERDY))
 8006c96:	697b      	ldr	r3, [r7, #20]
 8006c98:	f003 0302 	and.w	r3, r3, #2
 8006c9c:	2b00      	cmp	r3, #0
 8006c9e:	d014      	beq.n	8006cca <HAL_RCCEx_PeriphCLKConfig+0xb6>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006ca0:	f7fb fb18 	bl	80022d4 <HAL_GetTick>
 8006ca4:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while (LL_RCC_LSE_IsReady() != 1U)
 8006ca6:	e00b      	b.n	8006cc0 <HAL_RCCEx_PeriphCLKConfig+0xac>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8006ca8:	f7fb fb14 	bl	80022d4 <HAL_GetTick>
 8006cac:	4602      	mov	r2, r0
 8006cae:	68fb      	ldr	r3, [r7, #12]
 8006cb0:	1ad3      	subs	r3, r2, r3
 8006cb2:	f241 3288 	movw	r2, #5000	@ 0x1388
 8006cb6:	4293      	cmp	r3, r2
 8006cb8:	d902      	bls.n	8006cc0 <HAL_RCCEx_PeriphCLKConfig+0xac>
          {
            ret = HAL_TIMEOUT;
 8006cba:	2303      	movs	r3, #3
 8006cbc:	74fb      	strb	r3, [r7, #19]
            break;
 8006cbe:	e004      	b.n	8006cca <HAL_RCCEx_PeriphCLKConfig+0xb6>
        while (LL_RCC_LSE_IsReady() != 1U)
 8006cc0:	f7ff feb4 	bl	8006a2c <LL_RCC_LSE_IsReady>
 8006cc4:	4603      	mov	r3, r0
 8006cc6:	2b01      	cmp	r3, #1
 8006cc8:	d1ee      	bne.n	8006ca8 <HAL_RCCEx_PeriphCLKConfig+0x94>
          }
        }
      }

      if (ret == HAL_OK)
 8006cca:	7cfb      	ldrb	r3, [r7, #19]
 8006ccc:	2b00      	cmp	r3, #0
 8006cce:	d105      	bne.n	8006cdc <HAL_RCCEx_PeriphCLKConfig+0xc8>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8006cd0:	687b      	ldr	r3, [r7, #4]
 8006cd2:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8006cd4:	4618      	mov	r0, r3
 8006cd6:	f7ff ff5b 	bl	8006b90 <LL_RCC_SetRTCClockSource>
 8006cda:	e004      	b.n	8006ce6 <HAL_RCCEx_PeriphCLKConfig+0xd2>
      }
      else
      {
        /* set overall return value */
        status = ret;
 8006cdc:	7cfb      	ldrb	r3, [r7, #19]
 8006cde:	74bb      	strb	r3, [r7, #18]
 8006ce0:	e001      	b.n	8006ce6 <HAL_RCCEx_PeriphCLKConfig+0xd2>
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8006ce2:	7cfb      	ldrb	r3, [r7, #19]
 8006ce4:	74bb      	strb	r3, [r7, #18]
    }

  }

  /*-------------------- USART1 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8006ce6:	687b      	ldr	r3, [r7, #4]
 8006ce8:	681b      	ldr	r3, [r3, #0]
 8006cea:	f003 0301 	and.w	r3, r3, #1
 8006cee:	2b00      	cmp	r3, #0
 8006cf0:	d004      	beq.n	8006cfc <HAL_RCCEx_PeriphCLKConfig+0xe8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8006cf2:	687b      	ldr	r3, [r7, #4]
 8006cf4:	685b      	ldr	r3, [r3, #4]
 8006cf6:	4618      	mov	r0, r3
 8006cf8:	f7ff fea9 	bl	8006a4e <LL_RCC_SetUSARTClockSource>
  }

  /*-------------------- USART2 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8006cfc:	687b      	ldr	r3, [r7, #4]
 8006cfe:	681b      	ldr	r3, [r3, #0]
 8006d00:	f003 0302 	and.w	r3, r3, #2
 8006d04:	2b00      	cmp	r3, #0
 8006d06:	d004      	beq.n	8006d12 <HAL_RCCEx_PeriphCLKConfig+0xfe>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8006d08:	687b      	ldr	r3, [r7, #4]
 8006d0a:	689b      	ldr	r3, [r3, #8]
 8006d0c:	4618      	mov	r0, r3
 8006d0e:	f7ff fe9e 	bl	8006a4e <LL_RCC_SetUSARTClockSource>
  }

  /*-------------------- LPUART1 clock source configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8006d12:	687b      	ldr	r3, [r7, #4]
 8006d14:	681b      	ldr	r3, [r3, #0]
 8006d16:	f003 0320 	and.w	r3, r3, #32
 8006d1a:	2b00      	cmp	r3, #0
 8006d1c:	d004      	beq.n	8006d28 <HAL_RCCEx_PeriphCLKConfig+0x114>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUAR1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8006d1e:	687b      	ldr	r3, [r7, #4]
 8006d20:	691b      	ldr	r3, [r3, #16]
 8006d22:	4618      	mov	r0, r3
 8006d24:	f7ff fec0 	bl	8006aa8 <LL_RCC_SetLPUARTClockSource>
  }

  /*-------------------- LPTIM1 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 8006d28:	687b      	ldr	r3, [r7, #4]
 8006d2a:	681b      	ldr	r3, [r3, #0]
 8006d2c:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8006d30:	2b00      	cmp	r3, #0
 8006d32:	d004      	beq.n	8006d3e <HAL_RCCEx_PeriphCLKConfig+0x12a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM1CLKSOURCE(PeriphClkInit->Lptim1ClockSelection));

    /* Configure the LPTIM1 clock source */
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8006d34:	687b      	ldr	r3, [r7, #4]
 8006d36:	6a1b      	ldr	r3, [r3, #32]
 8006d38:	4618      	mov	r0, r3
 8006d3a:	f7ff fee6 	bl	8006b0a <LL_RCC_SetLPTIMClockSource>
  }

  /*-------------------- LPTIM2 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 8006d3e:	687b      	ldr	r3, [r7, #4]
 8006d40:	681b      	ldr	r3, [r3, #0]
 8006d42:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8006d46:	2b00      	cmp	r3, #0
 8006d48:	d004      	beq.n	8006d54 <HAL_RCCEx_PeriphCLKConfig+0x140>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM2CLKSOURCE(PeriphClkInit->Lptim2ClockSelection));

    /* Configure the LPTIM2 clock source */
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 8006d4a:	687b      	ldr	r3, [r7, #4]
 8006d4c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006d4e:	4618      	mov	r0, r3
 8006d50:	f7ff fedb 	bl	8006b0a <LL_RCC_SetLPTIMClockSource>
  }

  /*-------------------- LPTIM3 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM3) == (RCC_PERIPHCLK_LPTIM3))
 8006d54:	687b      	ldr	r3, [r7, #4]
 8006d56:	681b      	ldr	r3, [r3, #0]
 8006d58:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8006d5c:	2b00      	cmp	r3, #0
 8006d5e:	d004      	beq.n	8006d6a <HAL_RCCEx_PeriphCLKConfig+0x156>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM3CLKSOURCE(PeriphClkInit->Lptim3ClockSelection));

    /* Configure the LPTIM3 clock source */
    __HAL_RCC_LPTIM3_CONFIG(PeriphClkInit->Lptim3ClockSelection);
 8006d60:	687b      	ldr	r3, [r7, #4]
 8006d62:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006d64:	4618      	mov	r0, r3
 8006d66:	f7ff fed0 	bl	8006b0a <LL_RCC_SetLPTIMClockSource>
  }

  /*-------------------- I2C1 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8006d6a:	687b      	ldr	r3, [r7, #4]
 8006d6c:	681b      	ldr	r3, [r3, #0]
 8006d6e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006d72:	2b00      	cmp	r3, #0
 8006d74:	d004      	beq.n	8006d80 <HAL_RCCEx_PeriphCLKConfig+0x16c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8006d76:	687b      	ldr	r3, [r7, #4]
 8006d78:	695b      	ldr	r3, [r3, #20]
 8006d7a:	4618      	mov	r0, r3
 8006d7c:	f7ff fea9 	bl	8006ad2 <LL_RCC_SetI2CClockSource>
  }

  /*-------------------- I2C2 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 8006d80:	687b      	ldr	r3, [r7, #4]
 8006d82:	681b      	ldr	r3, [r3, #0]
 8006d84:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8006d88:	2b00      	cmp	r3, #0
 8006d8a:	d004      	beq.n	8006d96 <HAL_RCCEx_PeriphCLKConfig+0x182>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 8006d8c:	687b      	ldr	r3, [r7, #4]
 8006d8e:	699b      	ldr	r3, [r3, #24]
 8006d90:	4618      	mov	r0, r3
 8006d92:	f7ff fe9e 	bl	8006ad2 <LL_RCC_SetI2CClockSource>
  }

  /*-------------------- I2C3 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 8006d96:	687b      	ldr	r3, [r7, #4]
 8006d98:	681b      	ldr	r3, [r3, #0]
 8006d9a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8006d9e:	2b00      	cmp	r3, #0
 8006da0:	d004      	beq.n	8006dac <HAL_RCCEx_PeriphCLKConfig+0x198>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 8006da2:	687b      	ldr	r3, [r7, #4]
 8006da4:	69db      	ldr	r3, [r3, #28]
 8006da6:	4618      	mov	r0, r3
 8006da8:	f7ff fe93 	bl	8006ad2 <LL_RCC_SetI2CClockSource>
  }

  /*-------------------- I2S2 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S2) == (RCC_PERIPHCLK_I2S2))
 8006dac:	687b      	ldr	r3, [r7, #4]
 8006dae:	681b      	ldr	r3, [r3, #0]
 8006db0:	f003 0310 	and.w	r3, r3, #16
 8006db4:	2b00      	cmp	r3, #0
 8006db6:	d011      	beq.n	8006ddc <HAL_RCCEx_PeriphCLKConfig+0x1c8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2S2CLKSOURCE(PeriphClkInit->I2s2ClockSelection));

    /* Configure the I2S2 clock source */
    __HAL_RCC_I2S2_CONFIG(PeriphClkInit->I2s2ClockSelection);
 8006db8:	687b      	ldr	r3, [r7, #4]
 8006dba:	68db      	ldr	r3, [r3, #12]
 8006dbc:	4618      	mov	r0, r3
 8006dbe:	f7ff fe5e 	bl	8006a7e <LL_RCC_SetI2SClockSource>

    if (PeriphClkInit->I2s2ClockSelection == RCC_I2S2CLKSOURCE_PLL)
 8006dc2:	687b      	ldr	r3, [r7, #4]
 8006dc4:	68db      	ldr	r3, [r3, #12]
 8006dc6:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8006dca:	d107      	bne.n	8006ddc <HAL_RCCEx_PeriphCLKConfig+0x1c8>
    {
      /* Enable RCC_PLL_I2S2CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_I2S2CLK);
 8006dcc:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8006dd0:	68db      	ldr	r3, [r3, #12]
 8006dd2:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8006dd6:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8006dda:	60d3      	str	r3, [r2, #12]
    }
  }

  /*-------------------- RNG clock source configuration ----------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 8006ddc:	687b      	ldr	r3, [r7, #4]
 8006dde:	681b      	ldr	r3, [r3, #0]
 8006de0:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8006de4:	2b00      	cmp	r3, #0
 8006de6:	d010      	beq.n	8006e0a <HAL_RCCEx_PeriphCLKConfig+0x1f6>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 8006de8:	687b      	ldr	r3, [r7, #4]
 8006dea:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006dec:	4618      	mov	r0, r3
 8006dee:	f7ff fea5 	bl	8006b3c <LL_RCC_SetRNGClockSource>

    if (PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 8006df2:	687b      	ldr	r3, [r7, #4]
 8006df4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006df6:	2b00      	cmp	r3, #0
 8006df8:	d107      	bne.n	8006e0a <HAL_RCCEx_PeriphCLKConfig+0x1f6>
    {
      /* Enable RCC_PLL_RNGCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_RNGCLK);
 8006dfa:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8006dfe:	68db      	ldr	r3, [r3, #12]
 8006e00:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8006e04:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8006e08:	60d3      	str	r3, [r2, #12]
    }
  }

  /*-------------------- ADC clock source configuration ----------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8006e0a:	687b      	ldr	r3, [r7, #4]
 8006e0c:	681b      	ldr	r3, [r3, #0]
 8006e0e:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8006e12:	2b00      	cmp	r3, #0
 8006e14:	d011      	beq.n	8006e3a <HAL_RCCEx_PeriphCLKConfig+0x226>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC interface clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8006e16:	687b      	ldr	r3, [r7, #4]
 8006e18:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006e1a:	4618      	mov	r0, r3
 8006e1c:	f7ff fea3 	bl	8006b66 <LL_RCC_SetADCClockSource>

    if (PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLL)
 8006e20:	687b      	ldr	r3, [r7, #4]
 8006e22:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006e24:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8006e28:	d107      	bne.n	8006e3a <HAL_RCCEx_PeriphCLKConfig+0x226>
    {
      /* Enable RCC_PLL_RNGCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_ADCCLK);
 8006e2a:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8006e2e:	68db      	ldr	r3, [r3, #12]
 8006e30:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8006e34:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8006e38:	60d3      	str	r3, [r2, #12]
    }
  }

  return status;
 8006e3a:	7cbb      	ldrb	r3, [r7, #18]
}
 8006e3c:	4618      	mov	r0, r3
 8006e3e:	3718      	adds	r7, #24
 8006e40:	46bd      	mov	sp, r7
 8006e42:	bd80      	pop	{r7, pc}
 8006e44:	58000400 	.word	0x58000400

08006e48 <HAL_RTC_Init>:
  * @brief  Initialize the RTC peripheral
  * @param  hrtc RTC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_Init(RTC_HandleTypeDef *hrtc)
{
 8006e48:	b580      	push	{r7, lr}
 8006e4a:	b084      	sub	sp, #16
 8006e4c:	af00      	add	r7, sp, #0
 8006e4e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_ERROR;
 8006e50:	2301      	movs	r3, #1
 8006e52:	73fb      	strb	r3, [r7, #15]

  /* Check the RTC peripheral state */
  if (hrtc != NULL)
 8006e54:	687b      	ldr	r3, [r7, #4]
 8006e56:	2b00      	cmp	r3, #0
 8006e58:	d071      	beq.n	8006f3e <HAL_RTC_Init+0xf6>
      {
        hrtc->MspDeInitCallback = HAL_RTC_MspDeInit;
      }
    }
#else
    if (hrtc->State == HAL_RTC_STATE_RESET)
 8006e5a:	687b      	ldr	r3, [r7, #4]
 8006e5c:	f893 302d 	ldrb.w	r3, [r3, #45]	@ 0x2d
 8006e60:	b2db      	uxtb	r3, r3
 8006e62:	2b00      	cmp	r3, #0
 8006e64:	d106      	bne.n	8006e74 <HAL_RTC_Init+0x2c>
    {
      /* Allocate lock resource and initialize it */
      hrtc->Lock = HAL_UNLOCKED;
 8006e66:	687b      	ldr	r3, [r7, #4]
 8006e68:	2200      	movs	r2, #0
 8006e6a:	f883 202c 	strb.w	r2, [r3, #44]	@ 0x2c

      /* Initialize RTC MSP */
      HAL_RTC_MspInit(hrtc);
 8006e6e:	6878      	ldr	r0, [r7, #4]
 8006e70:	f7fa ff6a 	bl	8001d48 <HAL_RTC_MspInit>
    }
#endif /* (USE_HAL_RTC_REGISTER_CALLBACKS) */

    /* Set RTC state */
    hrtc->State = HAL_RTC_STATE_BUSY;
 8006e74:	687b      	ldr	r3, [r7, #4]
 8006e76:	2202      	movs	r2, #2
 8006e78:	f883 202d 	strb.w	r2, [r3, #45]	@ 0x2d

    /* Check if the calendar has been not initialized */
    if (__HAL_RTC_IS_CALENDAR_INITIALIZED(hrtc) == 0U)
 8006e7c:	4b32      	ldr	r3, [pc, #200]	@ (8006f48 <HAL_RTC_Init+0x100>)
 8006e7e:	68db      	ldr	r3, [r3, #12]
 8006e80:	f003 0310 	and.w	r3, r3, #16
 8006e84:	2b10      	cmp	r3, #16
 8006e86:	d051      	beq.n	8006f2c <HAL_RTC_Init+0xe4>
    {
      /* Disable the write protection for RTC registers */
      __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8006e88:	4b2f      	ldr	r3, [pc, #188]	@ (8006f48 <HAL_RTC_Init+0x100>)
 8006e8a:	22ca      	movs	r2, #202	@ 0xca
 8006e8c:	625a      	str	r2, [r3, #36]	@ 0x24
 8006e8e:	4b2e      	ldr	r3, [pc, #184]	@ (8006f48 <HAL_RTC_Init+0x100>)
 8006e90:	2253      	movs	r2, #83	@ 0x53
 8006e92:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Enter Initialization mode */
      status = RTC_EnterInitMode(hrtc);
 8006e94:	6878      	ldr	r0, [r7, #4]
 8006e96:	f000 fa11 	bl	80072bc <RTC_EnterInitMode>
 8006e9a:	4603      	mov	r3, r0
 8006e9c:	73fb      	strb	r3, [r7, #15]
      if (status == HAL_OK)
 8006e9e:	7bfb      	ldrb	r3, [r7, #15]
 8006ea0:	2b00      	cmp	r3, #0
 8006ea2:	d13f      	bne.n	8006f24 <HAL_RTC_Init+0xdc>
      {
        /* Clear RTC_CR FMT, OSEL and POL Bits */
        CLEAR_BIT(RTC->CR, (RTC_CR_FMT | RTC_CR_POL | RTC_CR_OSEL | RTC_CR_TAMPOE));
 8006ea4:	4b28      	ldr	r3, [pc, #160]	@ (8006f48 <HAL_RTC_Init+0x100>)
 8006ea6:	699b      	ldr	r3, [r3, #24]
 8006ea8:	4a27      	ldr	r2, [pc, #156]	@ (8006f48 <HAL_RTC_Init+0x100>)
 8006eaa:	f023 638e 	bic.w	r3, r3, #74448896	@ 0x4700000
 8006eae:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8006eb2:	6193      	str	r3, [r2, #24]
        /* Set RTC_CR register */
        SET_BIT(RTC->CR, (hrtc->Init.HourFormat | hrtc->Init.OutPut | hrtc->Init.OutPutPolarity));
 8006eb4:	4b24      	ldr	r3, [pc, #144]	@ (8006f48 <HAL_RTC_Init+0x100>)
 8006eb6:	699a      	ldr	r2, [r3, #24]
 8006eb8:	687b      	ldr	r3, [r7, #4]
 8006eba:	6859      	ldr	r1, [r3, #4]
 8006ebc:	687b      	ldr	r3, [r7, #4]
 8006ebe:	691b      	ldr	r3, [r3, #16]
 8006ec0:	4319      	orrs	r1, r3
 8006ec2:	687b      	ldr	r3, [r7, #4]
 8006ec4:	699b      	ldr	r3, [r3, #24]
 8006ec6:	430b      	orrs	r3, r1
 8006ec8:	491f      	ldr	r1, [pc, #124]	@ (8006f48 <HAL_RTC_Init+0x100>)
 8006eca:	4313      	orrs	r3, r2
 8006ecc:	618b      	str	r3, [r1, #24]

        /* Configure the RTC PRER */
        WRITE_REG(RTC->PRER, ((hrtc->Init.SynchPrediv) | (hrtc->Init.AsynchPrediv << RTC_PRER_PREDIV_A_Pos)));
 8006ece:	687b      	ldr	r3, [r7, #4]
 8006ed0:	68da      	ldr	r2, [r3, #12]
 8006ed2:	687b      	ldr	r3, [r7, #4]
 8006ed4:	689b      	ldr	r3, [r3, #8]
 8006ed6:	041b      	lsls	r3, r3, #16
 8006ed8:	491b      	ldr	r1, [pc, #108]	@ (8006f48 <HAL_RTC_Init+0x100>)
 8006eda:	4313      	orrs	r3, r2
 8006edc:	610b      	str	r3, [r1, #16]

        /* Configure the Binary mode */
        MODIFY_REG(RTC->ICSR, RTC_ICSR_BIN | RTC_ICSR_BCDU, hrtc->Init.BinMode | hrtc->Init.BinMixBcdU);
 8006ede:	4b1a      	ldr	r3, [pc, #104]	@ (8006f48 <HAL_RTC_Init+0x100>)
 8006ee0:	68db      	ldr	r3, [r3, #12]
 8006ee2:	f423 52f8 	bic.w	r2, r3, #7936	@ 0x1f00
 8006ee6:	687b      	ldr	r3, [r7, #4]
 8006ee8:	6a59      	ldr	r1, [r3, #36]	@ 0x24
 8006eea:	687b      	ldr	r3, [r7, #4]
 8006eec:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006eee:	430b      	orrs	r3, r1
 8006ef0:	4915      	ldr	r1, [pc, #84]	@ (8006f48 <HAL_RTC_Init+0x100>)
 8006ef2:	4313      	orrs	r3, r2
 8006ef4:	60cb      	str	r3, [r1, #12]

        /* Exit Initialization mode */
        status = RTC_ExitInitMode(hrtc);
 8006ef6:	6878      	ldr	r0, [r7, #4]
 8006ef8:	f000 fa14 	bl	8007324 <RTC_ExitInitMode>
 8006efc:	4603      	mov	r3, r0
 8006efe:	73fb      	strb	r3, [r7, #15]
        if (status == HAL_OK)
 8006f00:	7bfb      	ldrb	r3, [r7, #15]
 8006f02:	2b00      	cmp	r3, #0
 8006f04:	d10e      	bne.n	8006f24 <HAL_RTC_Init+0xdc>
        {
          MODIFY_REG(RTC->CR, \
 8006f06:	4b10      	ldr	r3, [pc, #64]	@ (8006f48 <HAL_RTC_Init+0x100>)
 8006f08:	699b      	ldr	r3, [r3, #24]
 8006f0a:	f023 4260 	bic.w	r2, r3, #3758096384	@ 0xe0000000
 8006f0e:	687b      	ldr	r3, [r7, #4]
 8006f10:	6a19      	ldr	r1, [r3, #32]
 8006f12:	687b      	ldr	r3, [r7, #4]
 8006f14:	69db      	ldr	r3, [r3, #28]
 8006f16:	4319      	orrs	r1, r3
 8006f18:	687b      	ldr	r3, [r7, #4]
 8006f1a:	695b      	ldr	r3, [r3, #20]
 8006f1c:	430b      	orrs	r3, r1
 8006f1e:	490a      	ldr	r1, [pc, #40]	@ (8006f48 <HAL_RTC_Init+0x100>)
 8006f20:	4313      	orrs	r3, r2
 8006f22:	618b      	str	r3, [r1, #24]
                    hrtc->Init.OutPutPullUp | hrtc->Init.OutPutType | hrtc->Init.OutPutRemap);
        }
      }

      /* Enable the write protection for RTC registers */
      __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8006f24:	4b08      	ldr	r3, [pc, #32]	@ (8006f48 <HAL_RTC_Init+0x100>)
 8006f26:	22ff      	movs	r2, #255	@ 0xff
 8006f28:	625a      	str	r2, [r3, #36]	@ 0x24
 8006f2a:	e001      	b.n	8006f30 <HAL_RTC_Init+0xe8>
    }
    else
    {
      /* Calendar is already initialized */
      /* Set flag to OK */
      status = HAL_OK;
 8006f2c:	2300      	movs	r3, #0
 8006f2e:	73fb      	strb	r3, [r7, #15]
    }

    if (status == HAL_OK)
 8006f30:	7bfb      	ldrb	r3, [r7, #15]
 8006f32:	2b00      	cmp	r3, #0
 8006f34:	d103      	bne.n	8006f3e <HAL_RTC_Init+0xf6>
    {
      hrtc->State = HAL_RTC_STATE_READY;
 8006f36:	687b      	ldr	r3, [r7, #4]
 8006f38:	2201      	movs	r2, #1
 8006f3a:	f883 202d 	strb.w	r2, [r3, #45]	@ 0x2d
    }
  }

  return status;
 8006f3e:	7bfb      	ldrb	r3, [r7, #15]
}
 8006f40:	4618      	mov	r0, r3
 8006f42:	3710      	adds	r7, #16
 8006f44:	46bd      	mov	sp, r7
 8006f46:	bd80      	pop	{r7, pc}
 8006f48:	40002800 	.word	0x40002800

08006f4c <HAL_RTC_SetAlarm_IT>:
  *             @arg RTC_FORMAT_BIN: Binary format
  *             @arg RTC_FORMAT_BCD: BCD format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_SetAlarm_IT(RTC_HandleTypeDef *hrtc, RTC_AlarmTypeDef *sAlarm, uint32_t Format)
{
 8006f4c:	b590      	push	{r4, r7, lr}
 8006f4e:	b087      	sub	sp, #28
 8006f50:	af00      	add	r7, sp, #0
 8006f52:	60f8      	str	r0, [r7, #12]
 8006f54:	60b9      	str	r1, [r7, #8]
 8006f56:	607a      	str	r2, [r7, #4]
  uint32_t tmpreg = 0;
 8006f58:	2300      	movs	r3, #0
 8006f5a:	617b      	str	r3, [r7, #20]
  uint32_t binaryMode;

  /* Process Locked */
  __HAL_LOCK(hrtc);
 8006f5c:	68fb      	ldr	r3, [r7, #12]
 8006f5e:	f893 302c 	ldrb.w	r3, [r3, #44]	@ 0x2c
 8006f62:	2b01      	cmp	r3, #1
 8006f64:	d101      	bne.n	8006f6a <HAL_RTC_SetAlarm_IT+0x1e>
 8006f66:	2302      	movs	r3, #2
 8006f68:	e0f3      	b.n	8007152 <HAL_RTC_SetAlarm_IT+0x206>
 8006f6a:	68fb      	ldr	r3, [r7, #12]
 8006f6c:	2201      	movs	r2, #1
 8006f6e:	f883 202c 	strb.w	r2, [r3, #44]	@ 0x2c
  hrtc->State = HAL_RTC_STATE_BUSY;
 8006f72:	68fb      	ldr	r3, [r7, #12]
 8006f74:	2202      	movs	r2, #2
 8006f76:	f883 202d 	strb.w	r2, [r3, #45]	@ 0x2d
    assert_param((sAlarm->AlarmSubSecondMask >> RTC_ALRMASSR_MASKSS_Pos) <= (8U + (READ_BIT(RTC->ICSR, RTC_ICSR_BCDU) >> RTC_ICSR_BCDU_Pos)));
  }
#endif

  /* Get Binary mode (32-bit free-running counter configuration) */
  binaryMode = READ_BIT(RTC->ICSR, RTC_ICSR_BIN);
 8006f7a:	4b78      	ldr	r3, [pc, #480]	@ (800715c <HAL_RTC_SetAlarm_IT+0x210>)
 8006f7c:	68db      	ldr	r3, [r3, #12]
 8006f7e:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8006f82:	613b      	str	r3, [r7, #16]

  if (binaryMode != RTC_BINARY_ONLY)
 8006f84:	693b      	ldr	r3, [r7, #16]
 8006f86:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8006f8a:	d06a      	beq.n	8007062 <HAL_RTC_SetAlarm_IT+0x116>
  {
    if (Format == RTC_FORMAT_BIN)
 8006f8c:	687b      	ldr	r3, [r7, #4]
 8006f8e:	2b00      	cmp	r3, #0
 8006f90:	d13a      	bne.n	8007008 <HAL_RTC_SetAlarm_IT+0xbc>
    {
      if (READ_BIT(RTC->CR, RTC_CR_FMT) != 0U)
 8006f92:	4b72      	ldr	r3, [pc, #456]	@ (800715c <HAL_RTC_SetAlarm_IT+0x210>)
 8006f94:	699b      	ldr	r3, [r3, #24]
 8006f96:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006f9a:	2b00      	cmp	r3, #0
 8006f9c:	d102      	bne.n	8006fa4 <HAL_RTC_SetAlarm_IT+0x58>
        assert_param(IS_RTC_HOUR12(sAlarm->AlarmTime.Hours));
        assert_param(IS_RTC_HOURFORMAT12(sAlarm->AlarmTime.TimeFormat));
      }
      else
      {
        sAlarm->AlarmTime.TimeFormat = 0x00U;
 8006f9e:	68bb      	ldr	r3, [r7, #8]
 8006fa0:	2200      	movs	r2, #0
 8006fa2:	70da      	strb	r2, [r3, #3]
        assert_param(IS_RTC_HOUR24(sAlarm->AlarmTime.Hours));
      }
      assert_param(IS_RTC_MINUTES(sAlarm->AlarmTime.Minutes));
      assert_param(IS_RTC_SECONDS(sAlarm->AlarmTime.Seconds));

      if( sAlarm->AlarmMask != RTC_ALARMMASK_DATEWEEKDAY )
 8006fa4:	68bb      	ldr	r3, [r7, #8]
 8006fa6:	695b      	ldr	r3, [r3, #20]
 8006fa8:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
        {
          assert_param(IS_RTC_ALARM_DATE_WEEKDAY_WEEKDAY(sAlarm->AlarmDateWeekDay));
        }
      }

      tmpreg = (((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Hours) << RTC_ALRMAR_HU_Pos) | \
 8006fac:	68bb      	ldr	r3, [r7, #8]
 8006fae:	781b      	ldrb	r3, [r3, #0]
 8006fb0:	4618      	mov	r0, r3
 8006fb2:	f000 f9f5 	bl	80073a0 <RTC_ByteToBcd2>
 8006fb6:	4603      	mov	r3, r0
 8006fb8:	041c      	lsls	r4, r3, #16
                ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Minutes) << RTC_ALRMAR_MNU_Pos) | \
 8006fba:	68bb      	ldr	r3, [r7, #8]
 8006fbc:	785b      	ldrb	r3, [r3, #1]
 8006fbe:	4618      	mov	r0, r3
 8006fc0:	f000 f9ee 	bl	80073a0 <RTC_ByteToBcd2>
 8006fc4:	4603      	mov	r3, r0
 8006fc6:	021b      	lsls	r3, r3, #8
      tmpreg = (((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Hours) << RTC_ALRMAR_HU_Pos) | \
 8006fc8:	431c      	orrs	r4, r3
                ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Seconds) << RTC_ALRMAR_SU_Pos) | \
 8006fca:	68bb      	ldr	r3, [r7, #8]
 8006fcc:	789b      	ldrb	r3, [r3, #2]
 8006fce:	4618      	mov	r0, r3
 8006fd0:	f000 f9e6 	bl	80073a0 <RTC_ByteToBcd2>
 8006fd4:	4603      	mov	r3, r0
                ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Minutes) << RTC_ALRMAR_MNU_Pos) | \
 8006fd6:	ea44 0203 	orr.w	r2, r4, r3
                ((uint32_t)(sAlarm->AlarmTime.TimeFormat) << RTC_ALRMAR_PM_Pos) | \
 8006fda:	68bb      	ldr	r3, [r7, #8]
 8006fdc:	78db      	ldrb	r3, [r3, #3]
 8006fde:	059b      	lsls	r3, r3, #22
                ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Seconds) << RTC_ALRMAR_SU_Pos) | \
 8006fe0:	ea42 0403 	orr.w	r4, r2, r3
                ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmDateWeekDay) << RTC_ALRMAR_DU_Pos) | \
 8006fe4:	68bb      	ldr	r3, [r7, #8]
 8006fe6:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 8006fea:	4618      	mov	r0, r3
 8006fec:	f000 f9d8 	bl	80073a0 <RTC_ByteToBcd2>
 8006ff0:	4603      	mov	r3, r0
 8006ff2:	061b      	lsls	r3, r3, #24
                ((uint32_t)(sAlarm->AlarmTime.TimeFormat) << RTC_ALRMAR_PM_Pos) | \
 8006ff4:	ea44 0203 	orr.w	r2, r4, r3
                ((uint32_t)sAlarm->AlarmDateWeekDaySel) | \
 8006ff8:	68bb      	ldr	r3, [r7, #8]
 8006ffa:	6a1b      	ldr	r3, [r3, #32]
                ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmDateWeekDay) << RTC_ALRMAR_DU_Pos) | \
 8006ffc:	431a      	orrs	r2, r3
                ((uint32_t)sAlarm->AlarmMask));
 8006ffe:	68bb      	ldr	r3, [r7, #8]
 8007000:	695b      	ldr	r3, [r3, #20]
      tmpreg = (((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Hours) << RTC_ALRMAR_HU_Pos) | \
 8007002:	4313      	orrs	r3, r2
 8007004:	617b      	str	r3, [r7, #20]
 8007006:	e02c      	b.n	8007062 <HAL_RTC_SetAlarm_IT+0x116>
    }
    else /* Format BCD */
    {
      if( sAlarm->AlarmMask != RTC_ALARMMASK_ALL )
 8007008:	68bb      	ldr	r3, [r7, #8]
 800700a:	695b      	ldr	r3, [r3, #20]
 800700c:	f1b3 3f80 	cmp.w	r3, #2155905152	@ 0x80808080
 8007010:	d00d      	beq.n	800702e <HAL_RTC_SetAlarm_IT+0xe2>
      {
        if( sAlarm->AlarmMask != RTC_ALARMMASK_HOURS )
 8007012:	68bb      	ldr	r3, [r7, #8]
 8007014:	695b      	ldr	r3, [r3, #20]
 8007016:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 800701a:	d008      	beq.n	800702e <HAL_RTC_SetAlarm_IT+0xe2>
        {
          if (READ_BIT(RTC->CR, RTC_CR_FMT) != 0U)
 800701c:	4b4f      	ldr	r3, [pc, #316]	@ (800715c <HAL_RTC_SetAlarm_IT+0x210>)
 800701e:	699b      	ldr	r3, [r3, #24]
 8007020:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8007024:	2b00      	cmp	r3, #0
 8007026:	d102      	bne.n	800702e <HAL_RTC_SetAlarm_IT+0xe2>
            assert_param(IS_RTC_HOUR12(RTC_Bcd2ToByte(sAlarm->AlarmTime.Hours)));
            assert_param(IS_RTC_HOURFORMAT12(sAlarm->AlarmTime.TimeFormat));
          }
          else
          {
            sAlarm->AlarmTime.TimeFormat = 0x00U;
 8007028:	68bb      	ldr	r3, [r7, #8]
 800702a:	2200      	movs	r2, #0
 800702c:	70da      	strb	r2, [r3, #3]
        {
          assert_param(IS_RTC_ALARM_DATE_WEEKDAY_WEEKDAY(RTC_Bcd2ToByte(sAlarm->AlarmDateWeekDay)));
        }
      }
#endif /* USE_FULL_ASSERT */
      tmpreg = (((uint32_t)(sAlarm->AlarmTime.Hours) << RTC_ALRMAR_HU_Pos) | \
 800702e:	68bb      	ldr	r3, [r7, #8]
 8007030:	781b      	ldrb	r3, [r3, #0]
 8007032:	041a      	lsls	r2, r3, #16
                ((uint32_t)(sAlarm->AlarmTime.Minutes) << RTC_ALRMAR_MNU_Pos) | \
 8007034:	68bb      	ldr	r3, [r7, #8]
 8007036:	785b      	ldrb	r3, [r3, #1]
 8007038:	021b      	lsls	r3, r3, #8
      tmpreg = (((uint32_t)(sAlarm->AlarmTime.Hours) << RTC_ALRMAR_HU_Pos) | \
 800703a:	4313      	orrs	r3, r2
                ((uint32_t)(sAlarm->AlarmTime.Seconds) << RTC_ALRMAR_SU_Pos) | \
 800703c:	68ba      	ldr	r2, [r7, #8]
 800703e:	7892      	ldrb	r2, [r2, #2]
                ((uint32_t)(sAlarm->AlarmTime.Minutes) << RTC_ALRMAR_MNU_Pos) | \
 8007040:	431a      	orrs	r2, r3
                ((uint32_t)(sAlarm->AlarmTime.TimeFormat) << RTC_ALRMAR_PM_Pos) | \
 8007042:	68bb      	ldr	r3, [r7, #8]
 8007044:	78db      	ldrb	r3, [r3, #3]
 8007046:	059b      	lsls	r3, r3, #22
                ((uint32_t)(sAlarm->AlarmTime.Seconds) << RTC_ALRMAR_SU_Pos) | \
 8007048:	431a      	orrs	r2, r3
                ((uint32_t)(sAlarm->AlarmDateWeekDay) << RTC_ALRMAR_DU_Pos) | \
 800704a:	68bb      	ldr	r3, [r7, #8]
 800704c:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 8007050:	061b      	lsls	r3, r3, #24
                ((uint32_t)(sAlarm->AlarmTime.TimeFormat) << RTC_ALRMAR_PM_Pos) | \
 8007052:	431a      	orrs	r2, r3
                ((uint32_t)sAlarm->AlarmDateWeekDaySel) | \
 8007054:	68bb      	ldr	r3, [r7, #8]
 8007056:	6a1b      	ldr	r3, [r3, #32]
                ((uint32_t)(sAlarm->AlarmDateWeekDay) << RTC_ALRMAR_DU_Pos) | \
 8007058:	431a      	orrs	r2, r3
                ((uint32_t)sAlarm->AlarmMask));
 800705a:	68bb      	ldr	r3, [r7, #8]
 800705c:	695b      	ldr	r3, [r3, #20]
      tmpreg = (((uint32_t)(sAlarm->AlarmTime.Hours) << RTC_ALRMAR_HU_Pos) | \
 800705e:	4313      	orrs	r3, r2
 8007060:	617b      	str	r3, [r7, #20]

    }
  }

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8007062:	4b3e      	ldr	r3, [pc, #248]	@ (800715c <HAL_RTC_SetAlarm_IT+0x210>)
 8007064:	22ca      	movs	r2, #202	@ 0xca
 8007066:	625a      	str	r2, [r3, #36]	@ 0x24
 8007068:	4b3c      	ldr	r3, [pc, #240]	@ (800715c <HAL_RTC_SetAlarm_IT+0x210>)
 800706a:	2253      	movs	r2, #83	@ 0x53
 800706c:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Configure the Alarm register */
  if (sAlarm->Alarm == RTC_ALARM_A)
 800706e:	68bb      	ldr	r3, [r7, #8]
 8007070:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007072:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8007076:	d12c      	bne.n	80070d2 <HAL_RTC_SetAlarm_IT+0x186>
  {
    /* Disable the Alarm A interrupt */
    CLEAR_BIT(RTC->CR, RTC_CR_ALRAE | RTC_CR_ALRAIE);
 8007078:	4b38      	ldr	r3, [pc, #224]	@ (800715c <HAL_RTC_SetAlarm_IT+0x210>)
 800707a:	699b      	ldr	r3, [r3, #24]
 800707c:	4a37      	ldr	r2, [pc, #220]	@ (800715c <HAL_RTC_SetAlarm_IT+0x210>)
 800707e:	f423 5388 	bic.w	r3, r3, #4352	@ 0x1100
 8007082:	6193      	str	r3, [r2, #24]
    /* Clear flag alarm A */
    WRITE_REG(RTC->SCR, RTC_SCR_CALRAF);
 8007084:	4b35      	ldr	r3, [pc, #212]	@ (800715c <HAL_RTC_SetAlarm_IT+0x210>)
 8007086:	2201      	movs	r2, #1
 8007088:	65da      	str	r2, [r3, #92]	@ 0x5c

    if (binaryMode == RTC_BINARY_ONLY)
 800708a:	693b      	ldr	r3, [r7, #16]
 800708c:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8007090:	d107      	bne.n	80070a2 <HAL_RTC_SetAlarm_IT+0x156>
    {
      RTC->ALRMASSR = sAlarm->AlarmSubSecondMask | sAlarm->BinaryAutoClr;
 8007092:	68bb      	ldr	r3, [r7, #8]
 8007094:	699a      	ldr	r2, [r3, #24]
 8007096:	68bb      	ldr	r3, [r7, #8]
 8007098:	69db      	ldr	r3, [r3, #28]
 800709a:	4930      	ldr	r1, [pc, #192]	@ (800715c <HAL_RTC_SetAlarm_IT+0x210>)
 800709c:	4313      	orrs	r3, r2
 800709e:	644b      	str	r3, [r1, #68]	@ 0x44
 80070a0:	e006      	b.n	80070b0 <HAL_RTC_SetAlarm_IT+0x164>
    }
    else
    {
      WRITE_REG(RTC->ALRMAR, tmpreg);
 80070a2:	4a2e      	ldr	r2, [pc, #184]	@ (800715c <HAL_RTC_SetAlarm_IT+0x210>)
 80070a4:	697b      	ldr	r3, [r7, #20]
 80070a6:	6413      	str	r3, [r2, #64]	@ 0x40
      WRITE_REG(RTC->ALRMASSR, sAlarm->AlarmSubSecondMask);
 80070a8:	4a2c      	ldr	r2, [pc, #176]	@ (800715c <HAL_RTC_SetAlarm_IT+0x210>)
 80070aa:	68bb      	ldr	r3, [r7, #8]
 80070ac:	699b      	ldr	r3, [r3, #24]
 80070ae:	6453      	str	r3, [r2, #68]	@ 0x44
    }

    WRITE_REG(RTC->ALRABINR, sAlarm->AlarmTime.SubSeconds);
 80070b0:	4a2a      	ldr	r2, [pc, #168]	@ (800715c <HAL_RTC_SetAlarm_IT+0x210>)
 80070b2:	68bb      	ldr	r3, [r7, #8]
 80070b4:	685b      	ldr	r3, [r3, #4]
 80070b6:	6713      	str	r3, [r2, #112]	@ 0x70

    /* Store in the handle the Alarm A enabled */
    SET_BIT(hrtc->IsEnabled.RtcFeatures, RTC_MISR_ALRAMF);
 80070b8:	68fb      	ldr	r3, [r7, #12]
 80070ba:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80070bc:	f043 0201 	orr.w	r2, r3, #1
 80070c0:	68fb      	ldr	r3, [r7, #12]
 80070c2:	631a      	str	r2, [r3, #48]	@ 0x30

    /* Configure the Alarm interrupt */
    SET_BIT(RTC->CR, RTC_CR_ALRAE | RTC_CR_ALRAIE);
 80070c4:	4b25      	ldr	r3, [pc, #148]	@ (800715c <HAL_RTC_SetAlarm_IT+0x210>)
 80070c6:	699b      	ldr	r3, [r3, #24]
 80070c8:	4a24      	ldr	r2, [pc, #144]	@ (800715c <HAL_RTC_SetAlarm_IT+0x210>)
 80070ca:	f443 5388 	orr.w	r3, r3, #4352	@ 0x1100
 80070ce:	6193      	str	r3, [r2, #24]
 80070d0:	e02b      	b.n	800712a <HAL_RTC_SetAlarm_IT+0x1de>
  }
  else
  {
    /* Disable the Alarm B interrupt */
    CLEAR_BIT(RTC->CR, RTC_CR_ALRBE | RTC_CR_ALRBIE);
 80070d2:	4b22      	ldr	r3, [pc, #136]	@ (800715c <HAL_RTC_SetAlarm_IT+0x210>)
 80070d4:	699b      	ldr	r3, [r3, #24]
 80070d6:	4a21      	ldr	r2, [pc, #132]	@ (800715c <HAL_RTC_SetAlarm_IT+0x210>)
 80070d8:	f423 5308 	bic.w	r3, r3, #8704	@ 0x2200
 80070dc:	6193      	str	r3, [r2, #24]
    /* Clear flag alarm B */
    WRITE_REG(RTC->SCR, RTC_SCR_CALRBF);
 80070de:	4b1f      	ldr	r3, [pc, #124]	@ (800715c <HAL_RTC_SetAlarm_IT+0x210>)
 80070e0:	2202      	movs	r2, #2
 80070e2:	65da      	str	r2, [r3, #92]	@ 0x5c

    if (binaryMode == RTC_BINARY_ONLY)
 80070e4:	693b      	ldr	r3, [r7, #16]
 80070e6:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80070ea:	d107      	bne.n	80070fc <HAL_RTC_SetAlarm_IT+0x1b0>
    {
      WRITE_REG(RTC->ALRMBSSR, sAlarm->AlarmSubSecondMask | sAlarm->BinaryAutoClr);
 80070ec:	68bb      	ldr	r3, [r7, #8]
 80070ee:	699a      	ldr	r2, [r3, #24]
 80070f0:	68bb      	ldr	r3, [r7, #8]
 80070f2:	69db      	ldr	r3, [r3, #28]
 80070f4:	4919      	ldr	r1, [pc, #100]	@ (800715c <HAL_RTC_SetAlarm_IT+0x210>)
 80070f6:	4313      	orrs	r3, r2
 80070f8:	64cb      	str	r3, [r1, #76]	@ 0x4c
 80070fa:	e006      	b.n	800710a <HAL_RTC_SetAlarm_IT+0x1be>
    }
    else
    {
      WRITE_REG(RTC->ALRMBR, tmpreg);
 80070fc:	4a17      	ldr	r2, [pc, #92]	@ (800715c <HAL_RTC_SetAlarm_IT+0x210>)
 80070fe:	697b      	ldr	r3, [r7, #20]
 8007100:	6493      	str	r3, [r2, #72]	@ 0x48
      WRITE_REG(RTC->ALRMBSSR, sAlarm->AlarmSubSecondMask);
 8007102:	4a16      	ldr	r2, [pc, #88]	@ (800715c <HAL_RTC_SetAlarm_IT+0x210>)
 8007104:	68bb      	ldr	r3, [r7, #8]
 8007106:	699b      	ldr	r3, [r3, #24]
 8007108:	64d3      	str	r3, [r2, #76]	@ 0x4c
    }

    WRITE_REG(RTC->ALRBBINR, sAlarm->AlarmTime.SubSeconds);
 800710a:	4a14      	ldr	r2, [pc, #80]	@ (800715c <HAL_RTC_SetAlarm_IT+0x210>)
 800710c:	68bb      	ldr	r3, [r7, #8]
 800710e:	685b      	ldr	r3, [r3, #4]
 8007110:	6753      	str	r3, [r2, #116]	@ 0x74

    /* Store in the handle the Alarm B enabled */
    SET_BIT(hrtc->IsEnabled.RtcFeatures, RTC_MISR_ALRBMF);
 8007112:	68fb      	ldr	r3, [r7, #12]
 8007114:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007116:	f043 0202 	orr.w	r2, r3, #2
 800711a:	68fb      	ldr	r3, [r7, #12]
 800711c:	631a      	str	r2, [r3, #48]	@ 0x30

    /* Configure the Alarm interrupt */
    SET_BIT(RTC->CR, RTC_CR_ALRBE | RTC_CR_ALRBIE);
 800711e:	4b0f      	ldr	r3, [pc, #60]	@ (800715c <HAL_RTC_SetAlarm_IT+0x210>)
 8007120:	699b      	ldr	r3, [r3, #24]
 8007122:	4a0e      	ldr	r2, [pc, #56]	@ (800715c <HAL_RTC_SetAlarm_IT+0x210>)
 8007124:	f443 5308 	orr.w	r3, r3, #8704	@ 0x2200
 8007128:	6193      	str	r3, [r2, #24]
  }

  /* RTC Alarm Interrupt Configuration: EXTI configuration */
  __HAL_RTC_ALARM_EXTI_ENABLE_IT();
 800712a:	4b0d      	ldr	r3, [pc, #52]	@ (8007160 <HAL_RTC_SetAlarm_IT+0x214>)
 800712c:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8007130:	4a0b      	ldr	r2, [pc, #44]	@ (8007160 <HAL_RTC_SetAlarm_IT+0x214>)
 8007132:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8007136:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 800713a:	4b08      	ldr	r3, [pc, #32]	@ (800715c <HAL_RTC_SetAlarm_IT+0x210>)
 800713c:	22ff      	movs	r2, #255	@ 0xff
 800713e:	625a      	str	r2, [r3, #36]	@ 0x24

  hrtc->State = HAL_RTC_STATE_READY;
 8007140:	68fb      	ldr	r3, [r7, #12]
 8007142:	2201      	movs	r2, #1
 8007144:	f883 202d 	strb.w	r2, [r3, #45]	@ 0x2d

  /* Process Unlocked */
  __HAL_UNLOCK(hrtc);
 8007148:	68fb      	ldr	r3, [r7, #12]
 800714a:	2200      	movs	r2, #0
 800714c:	f883 202c 	strb.w	r2, [r3, #44]	@ 0x2c

  return HAL_OK;
 8007150:	2300      	movs	r3, #0
}
 8007152:	4618      	mov	r0, r3
 8007154:	371c      	adds	r7, #28
 8007156:	46bd      	mov	sp, r7
 8007158:	bd90      	pop	{r4, r7, pc}
 800715a:	bf00      	nop
 800715c:	40002800 	.word	0x40002800
 8007160:	58000800 	.word	0x58000800

08007164 <HAL_RTC_DeactivateAlarm>:
  *            @arg RTC_ALARM_A:  AlarmA
  *            @arg RTC_ALARM_B:  AlarmB
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_DeactivateAlarm(RTC_HandleTypeDef *hrtc, uint32_t Alarm)
{
 8007164:	b480      	push	{r7}
 8007166:	b083      	sub	sp, #12
 8007168:	af00      	add	r7, sp, #0
 800716a:	6078      	str	r0, [r7, #4]
 800716c:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_RTC_ALARM(Alarm));

  /* Process Locked */
  __HAL_LOCK(hrtc);
 800716e:	687b      	ldr	r3, [r7, #4]
 8007170:	f893 302c 	ldrb.w	r3, [r3, #44]	@ 0x2c
 8007174:	2b01      	cmp	r3, #1
 8007176:	d101      	bne.n	800717c <HAL_RTC_DeactivateAlarm+0x18>
 8007178:	2302      	movs	r3, #2
 800717a:	e048      	b.n	800720e <HAL_RTC_DeactivateAlarm+0xaa>
 800717c:	687b      	ldr	r3, [r7, #4]
 800717e:	2201      	movs	r2, #1
 8007180:	f883 202c 	strb.w	r2, [r3, #44]	@ 0x2c

  hrtc->State = HAL_RTC_STATE_BUSY;
 8007184:	687b      	ldr	r3, [r7, #4]
 8007186:	2202      	movs	r2, #2
 8007188:	f883 202d 	strb.w	r2, [r3, #45]	@ 0x2d

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 800718c:	4b22      	ldr	r3, [pc, #136]	@ (8007218 <HAL_RTC_DeactivateAlarm+0xb4>)
 800718e:	22ca      	movs	r2, #202	@ 0xca
 8007190:	625a      	str	r2, [r3, #36]	@ 0x24
 8007192:	4b21      	ldr	r3, [pc, #132]	@ (8007218 <HAL_RTC_DeactivateAlarm+0xb4>)
 8007194:	2253      	movs	r2, #83	@ 0x53
 8007196:	625a      	str	r2, [r3, #36]	@ 0x24

  if (Alarm == RTC_ALARM_A)
 8007198:	683b      	ldr	r3, [r7, #0]
 800719a:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800719e:	d115      	bne.n	80071cc <HAL_RTC_DeactivateAlarm+0x68>
  {
    /* AlarmA, In case of interrupt mode is used, the interrupt source must disabled */
    CLEAR_BIT(RTC->CR, RTC_CR_ALRAE | RTC_CR_ALRAIE);
 80071a0:	4b1d      	ldr	r3, [pc, #116]	@ (8007218 <HAL_RTC_DeactivateAlarm+0xb4>)
 80071a2:	699b      	ldr	r3, [r3, #24]
 80071a4:	4a1c      	ldr	r2, [pc, #112]	@ (8007218 <HAL_RTC_DeactivateAlarm+0xb4>)
 80071a6:	f423 5388 	bic.w	r3, r3, #4352	@ 0x1100
 80071aa:	6193      	str	r3, [r2, #24]

    /* AlarmA, Clear SSCLR */
    CLEAR_BIT(RTC->ALRMASSR, RTC_ALRMASSR_SSCLR);
 80071ac:	4b1a      	ldr	r3, [pc, #104]	@ (8007218 <HAL_RTC_DeactivateAlarm+0xb4>)
 80071ae:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80071b0:	4a19      	ldr	r2, [pc, #100]	@ (8007218 <HAL_RTC_DeactivateAlarm+0xb4>)
 80071b2:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 80071b6:	6453      	str	r3, [r2, #68]	@ 0x44

    /* Store in the handle the Alarm A disabled */
    CLEAR_BIT(hrtc->IsEnabled.RtcFeatures, RTC_MISR_ALRAMF);
 80071b8:	687b      	ldr	r3, [r7, #4]
 80071ba:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80071bc:	f023 0201 	bic.w	r2, r3, #1
 80071c0:	687b      	ldr	r3, [r7, #4]
 80071c2:	631a      	str	r2, [r3, #48]	@ 0x30

    /* Clear AlarmA flag */
    WRITE_REG(RTC->SCR, RTC_SCR_CALRAF);
 80071c4:	4b14      	ldr	r3, [pc, #80]	@ (8007218 <HAL_RTC_DeactivateAlarm+0xb4>)
 80071c6:	2201      	movs	r2, #1
 80071c8:	65da      	str	r2, [r3, #92]	@ 0x5c
 80071ca:	e014      	b.n	80071f6 <HAL_RTC_DeactivateAlarm+0x92>
  }
  else
  {
    /* AlarmB, In case of interrupt mode is used, the interrupt source must disabled */
    CLEAR_BIT(RTC->CR, RTC_CR_ALRBE | RTC_CR_ALRBIE);
 80071cc:	4b12      	ldr	r3, [pc, #72]	@ (8007218 <HAL_RTC_DeactivateAlarm+0xb4>)
 80071ce:	699b      	ldr	r3, [r3, #24]
 80071d0:	4a11      	ldr	r2, [pc, #68]	@ (8007218 <HAL_RTC_DeactivateAlarm+0xb4>)
 80071d2:	f423 5308 	bic.w	r3, r3, #8704	@ 0x2200
 80071d6:	6193      	str	r3, [r2, #24]

    /* AlarmB, Clear SSCLR */
    CLEAR_BIT(RTC->ALRMBSSR, RTC_ALRMBSSR_SSCLR);
 80071d8:	4b0f      	ldr	r3, [pc, #60]	@ (8007218 <HAL_RTC_DeactivateAlarm+0xb4>)
 80071da:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80071dc:	4a0e      	ldr	r2, [pc, #56]	@ (8007218 <HAL_RTC_DeactivateAlarm+0xb4>)
 80071de:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 80071e2:	64d3      	str	r3, [r2, #76]	@ 0x4c

    /* Store in the handle the Alarm B disabled */
    CLEAR_BIT(hrtc->IsEnabled.RtcFeatures, RTC_MISR_ALRBMF);
 80071e4:	687b      	ldr	r3, [r7, #4]
 80071e6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80071e8:	f023 0202 	bic.w	r2, r3, #2
 80071ec:	687b      	ldr	r3, [r7, #4]
 80071ee:	631a      	str	r2, [r3, #48]	@ 0x30

    /* Clear AlarmB flag */
    WRITE_REG(RTC->SCR, RTC_SCR_CALRBF);
 80071f0:	4b09      	ldr	r3, [pc, #36]	@ (8007218 <HAL_RTC_DeactivateAlarm+0xb4>)
 80071f2:	2202      	movs	r2, #2
 80071f4:	65da      	str	r2, [r3, #92]	@ 0x5c
  }

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 80071f6:	4b08      	ldr	r3, [pc, #32]	@ (8007218 <HAL_RTC_DeactivateAlarm+0xb4>)
 80071f8:	22ff      	movs	r2, #255	@ 0xff
 80071fa:	625a      	str	r2, [r3, #36]	@ 0x24

  hrtc->State = HAL_RTC_STATE_READY;
 80071fc:	687b      	ldr	r3, [r7, #4]
 80071fe:	2201      	movs	r2, #1
 8007200:	f883 202d 	strb.w	r2, [r3, #45]	@ 0x2d

  /* Process Unlocked */
  __HAL_UNLOCK(hrtc);
 8007204:	687b      	ldr	r3, [r7, #4]
 8007206:	2200      	movs	r2, #0
 8007208:	f883 202c 	strb.w	r2, [r3, #44]	@ 0x2c

  return HAL_OK;
 800720c:	2300      	movs	r3, #0
}
 800720e:	4618      	mov	r0, r3
 8007210:	370c      	adds	r7, #12
 8007212:	46bd      	mov	sp, r7
 8007214:	bc80      	pop	{r7}
 8007216:	4770      	bx	lr
 8007218:	40002800 	.word	0x40002800

0800721c <HAL_RTC_AlarmIRQHandler>:
  * @brief  Handle Alarm interrupt request.
  * @param  hrtc RTC handle
  * @retval None
  */
void HAL_RTC_AlarmIRQHandler(RTC_HandleTypeDef *hrtc)
{
 800721c:	b580      	push	{r7, lr}
 800721e:	b084      	sub	sp, #16
 8007220:	af00      	add	r7, sp, #0
 8007222:	6078      	str	r0, [r7, #4]
  uint32_t tmp = READ_REG(RTC->MISR) & READ_REG(hrtc->IsEnabled.RtcFeatures);
 8007224:	4b11      	ldr	r3, [pc, #68]	@ (800726c <HAL_RTC_AlarmIRQHandler+0x50>)
 8007226:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 8007228:	687b      	ldr	r3, [r7, #4]
 800722a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800722c:	4013      	ands	r3, r2
 800722e:	60fb      	str	r3, [r7, #12]

  if ((tmp & RTC_MISR_ALRAMF) != 0U)
 8007230:	68fb      	ldr	r3, [r7, #12]
 8007232:	f003 0301 	and.w	r3, r3, #1
 8007236:	2b00      	cmp	r3, #0
 8007238:	d005      	beq.n	8007246 <HAL_RTC_AlarmIRQHandler+0x2a>
  {
    /* Clear the AlarmA interrupt pending bit */
    WRITE_REG(RTC->SCR, RTC_SCR_CALRAF);
 800723a:	4b0c      	ldr	r3, [pc, #48]	@ (800726c <HAL_RTC_AlarmIRQHandler+0x50>)
 800723c:	2201      	movs	r2, #1
 800723e:	65da      	str	r2, [r3, #92]	@ 0x5c

#if (USE_HAL_RTC_REGISTER_CALLBACKS == 1)
    /* Call Compare Match registered Callback */
    hrtc->AlarmAEventCallback(hrtc);
#else
    HAL_RTC_AlarmAEventCallback(hrtc);
 8007240:	6878      	ldr	r0, [r7, #4]
 8007242:	f7fb fa28 	bl	8002696 <HAL_RTC_AlarmAEventCallback>
#endif
  }

  if ((tmp & RTC_MISR_ALRBMF) != 0U)
 8007246:	68fb      	ldr	r3, [r7, #12]
 8007248:	f003 0302 	and.w	r3, r3, #2
 800724c:	2b00      	cmp	r3, #0
 800724e:	d005      	beq.n	800725c <HAL_RTC_AlarmIRQHandler+0x40>
  {
    /* Clear the AlarmB interrupt pending bit */
    WRITE_REG(RTC->SCR, RTC_SCR_CALRBF);
 8007250:	4b06      	ldr	r3, [pc, #24]	@ (800726c <HAL_RTC_AlarmIRQHandler+0x50>)
 8007252:	2202      	movs	r2, #2
 8007254:	65da      	str	r2, [r3, #92]	@ 0x5c

#if (USE_HAL_RTC_REGISTER_CALLBACKS == 1)
    /* Call Compare Match registered Callback */
    hrtc->AlarmBEventCallback(hrtc);
#else
    HAL_RTCEx_AlarmBEventCallback(hrtc);
 8007256:	6878      	ldr	r0, [r7, #4]
 8007258:	f000 f94a 	bl	80074f0 <HAL_RTCEx_AlarmBEventCallback>
#endif
  }

  /* Change RTC state */
  hrtc->State = HAL_RTC_STATE_READY;
 800725c:	687b      	ldr	r3, [r7, #4]
 800725e:	2201      	movs	r2, #1
 8007260:	f883 202d 	strb.w	r2, [r3, #45]	@ 0x2d
}
 8007264:	bf00      	nop
 8007266:	3710      	adds	r7, #16
 8007268:	46bd      	mov	sp, r7
 800726a:	bd80      	pop	{r7, pc}
 800726c:	40002800 	.word	0x40002800

08007270 <HAL_RTC_WaitForSynchro>:
  *         correctly copied into the RTC_TR and RTC_DR shadow registers.
  * @param  hrtc RTC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_WaitForSynchro(RTC_HandleTypeDef *hrtc)
{
 8007270:	b580      	push	{r7, lr}
 8007272:	b084      	sub	sp, #16
 8007274:	af00      	add	r7, sp, #0
 8007276:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  UNUSED(hrtc);
  /* Clear RSF flag */
  CLEAR_BIT(RTC->ICSR, RTC_ICSR_RSF);
 8007278:	4b0f      	ldr	r3, [pc, #60]	@ (80072b8 <HAL_RTC_WaitForSynchro+0x48>)
 800727a:	68db      	ldr	r3, [r3, #12]
 800727c:	4a0e      	ldr	r2, [pc, #56]	@ (80072b8 <HAL_RTC_WaitForSynchro+0x48>)
 800727e:	f023 0320 	bic.w	r3, r3, #32
 8007282:	60d3      	str	r3, [r2, #12]

  tickstart = HAL_GetTick();
 8007284:	f7fb f826 	bl	80022d4 <HAL_GetTick>
 8007288:	60f8      	str	r0, [r7, #12]

  /* Wait the registers to be synchronised */
  while (READ_BIT(RTC->ICSR, RTC_ICSR_RSF) == 0U)
 800728a:	e009      	b.n	80072a0 <HAL_RTC_WaitForSynchro+0x30>
  {
    if ((HAL_GetTick() - tickstart) > RTC_TIMEOUT_VALUE)
 800728c:	f7fb f822 	bl	80022d4 <HAL_GetTick>
 8007290:	4602      	mov	r2, r0
 8007292:	68fb      	ldr	r3, [r7, #12]
 8007294:	1ad3      	subs	r3, r2, r3
 8007296:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 800729a:	d901      	bls.n	80072a0 <HAL_RTC_WaitForSynchro+0x30>
    {
      return HAL_TIMEOUT;
 800729c:	2303      	movs	r3, #3
 800729e:	e006      	b.n	80072ae <HAL_RTC_WaitForSynchro+0x3e>
  while (READ_BIT(RTC->ICSR, RTC_ICSR_RSF) == 0U)
 80072a0:	4b05      	ldr	r3, [pc, #20]	@ (80072b8 <HAL_RTC_WaitForSynchro+0x48>)
 80072a2:	68db      	ldr	r3, [r3, #12]
 80072a4:	f003 0320 	and.w	r3, r3, #32
 80072a8:	2b00      	cmp	r3, #0
 80072aa:	d0ef      	beq.n	800728c <HAL_RTC_WaitForSynchro+0x1c>
    }
  }

  return HAL_OK;
 80072ac:	2300      	movs	r3, #0
}
 80072ae:	4618      	mov	r0, r3
 80072b0:	3710      	adds	r7, #16
 80072b2:	46bd      	mov	sp, r7
 80072b4:	bd80      	pop	{r7, pc}
 80072b6:	bf00      	nop
 80072b8:	40002800 	.word	0x40002800

080072bc <RTC_EnterInitMode>:
  *         __HAL_RTC_WRITEPROTECTION_DISABLE() before calling this function.
  * @param  hrtc RTC handle
  * @retval HAL status
  */
HAL_StatusTypeDef RTC_EnterInitMode(RTC_HandleTypeDef *hrtc)
{
 80072bc:	b580      	push	{r7, lr}
 80072be:	b084      	sub	sp, #16
 80072c0:	af00      	add	r7, sp, #0
 80072c2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 80072c4:	2300      	movs	r3, #0
 80072c6:	73fb      	strb	r3, [r7, #15]

  UNUSED(hrtc);
  /* Check if the Initialization mode is set */
  if (READ_BIT(RTC->ICSR, RTC_ICSR_INITF) == 0U)
 80072c8:	4b15      	ldr	r3, [pc, #84]	@ (8007320 <RTC_EnterInitMode+0x64>)
 80072ca:	68db      	ldr	r3, [r3, #12]
 80072cc:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80072d0:	2b00      	cmp	r3, #0
 80072d2:	d120      	bne.n	8007316 <RTC_EnterInitMode+0x5a>
  {
    /* Set the Initialization mode */
    SET_BIT(RTC->ICSR, RTC_ICSR_INIT);
 80072d4:	4b12      	ldr	r3, [pc, #72]	@ (8007320 <RTC_EnterInitMode+0x64>)
 80072d6:	68db      	ldr	r3, [r3, #12]
 80072d8:	4a11      	ldr	r2, [pc, #68]	@ (8007320 <RTC_EnterInitMode+0x64>)
 80072da:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80072de:	60d3      	str	r3, [r2, #12]

    tickstart = HAL_GetTick();
 80072e0:	f7fa fff8 	bl	80022d4 <HAL_GetTick>
 80072e4:	60b8      	str	r0, [r7, #8]
    /* Wait till RTC is in INIT state and if Time out is reached exit */
    while ((READ_BIT(RTC->ICSR, RTC_ICSR_INITF) == 0U) && (status != HAL_TIMEOUT))
 80072e6:	e00d      	b.n	8007304 <RTC_EnterInitMode+0x48>
    {
      if ((HAL_GetTick()  - tickstart) > RTC_TIMEOUT_VALUE)
 80072e8:	f7fa fff4 	bl	80022d4 <HAL_GetTick>
 80072ec:	4602      	mov	r2, r0
 80072ee:	68bb      	ldr	r3, [r7, #8]
 80072f0:	1ad3      	subs	r3, r2, r3
 80072f2:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 80072f6:	d905      	bls.n	8007304 <RTC_EnterInitMode+0x48>
      {
        status = HAL_TIMEOUT;
 80072f8:	2303      	movs	r3, #3
 80072fa:	73fb      	strb	r3, [r7, #15]
        hrtc->State = HAL_RTC_STATE_TIMEOUT;
 80072fc:	687b      	ldr	r3, [r7, #4]
 80072fe:	2203      	movs	r2, #3
 8007300:	f883 202d 	strb.w	r2, [r3, #45]	@ 0x2d
    while ((READ_BIT(RTC->ICSR, RTC_ICSR_INITF) == 0U) && (status != HAL_TIMEOUT))
 8007304:	4b06      	ldr	r3, [pc, #24]	@ (8007320 <RTC_EnterInitMode+0x64>)
 8007306:	68db      	ldr	r3, [r3, #12]
 8007308:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800730c:	2b00      	cmp	r3, #0
 800730e:	d102      	bne.n	8007316 <RTC_EnterInitMode+0x5a>
 8007310:	7bfb      	ldrb	r3, [r7, #15]
 8007312:	2b03      	cmp	r3, #3
 8007314:	d1e8      	bne.n	80072e8 <RTC_EnterInitMode+0x2c>
      }
    }
  }

  return status;
 8007316:	7bfb      	ldrb	r3, [r7, #15]
}
 8007318:	4618      	mov	r0, r3
 800731a:	3710      	adds	r7, #16
 800731c:	46bd      	mov	sp, r7
 800731e:	bd80      	pop	{r7, pc}
 8007320:	40002800 	.word	0x40002800

08007324 <RTC_ExitInitMode>:
  * @brief  Exit the RTC Initialization mode.
  * @param  hrtc RTC handle
  * @retval HAL status
  */
HAL_StatusTypeDef RTC_ExitInitMode(RTC_HandleTypeDef *hrtc)
{
 8007324:	b580      	push	{r7, lr}
 8007326:	b084      	sub	sp, #16
 8007328:	af00      	add	r7, sp, #0
 800732a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800732c:	2300      	movs	r3, #0
 800732e:	73fb      	strb	r3, [r7, #15]

  /* Exit Initialization mode */
  CLEAR_BIT(RTC->ICSR, RTC_ICSR_INIT);
 8007330:	4b1a      	ldr	r3, [pc, #104]	@ (800739c <RTC_ExitInitMode+0x78>)
 8007332:	68db      	ldr	r3, [r3, #12]
 8007334:	4a19      	ldr	r2, [pc, #100]	@ (800739c <RTC_ExitInitMode+0x78>)
 8007336:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800733a:	60d3      	str	r3, [r2, #12]

  /* If CR_BYPSHAD bit = 0, wait for synchro */
  if (READ_BIT(RTC->CR, RTC_CR_BYPSHAD) == 0U)
 800733c:	4b17      	ldr	r3, [pc, #92]	@ (800739c <RTC_ExitInitMode+0x78>)
 800733e:	699b      	ldr	r3, [r3, #24]
 8007340:	f003 0320 	and.w	r3, r3, #32
 8007344:	2b00      	cmp	r3, #0
 8007346:	d10c      	bne.n	8007362 <RTC_ExitInitMode+0x3e>
  {
    if (HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 8007348:	6878      	ldr	r0, [r7, #4]
 800734a:	f7ff ff91 	bl	8007270 <HAL_RTC_WaitForSynchro>
 800734e:	4603      	mov	r3, r0
 8007350:	2b00      	cmp	r3, #0
 8007352:	d01e      	beq.n	8007392 <RTC_ExitInitMode+0x6e>
    {
      hrtc->State = HAL_RTC_STATE_TIMEOUT;
 8007354:	687b      	ldr	r3, [r7, #4]
 8007356:	2203      	movs	r2, #3
 8007358:	f883 202d 	strb.w	r2, [r3, #45]	@ 0x2d
      status = HAL_TIMEOUT;
 800735c:	2303      	movs	r3, #3
 800735e:	73fb      	strb	r3, [r7, #15]
 8007360:	e017      	b.n	8007392 <RTC_ExitInitMode+0x6e>
    }
  }
  else /* WA 2.9.6 Calendar initialization may fail in case of consecutive INIT mode entry. */
  {
    /* Clear BYPSHAD bit */
    CLEAR_BIT(RTC->CR, RTC_CR_BYPSHAD);
 8007362:	4b0e      	ldr	r3, [pc, #56]	@ (800739c <RTC_ExitInitMode+0x78>)
 8007364:	699b      	ldr	r3, [r3, #24]
 8007366:	4a0d      	ldr	r2, [pc, #52]	@ (800739c <RTC_ExitInitMode+0x78>)
 8007368:	f023 0320 	bic.w	r3, r3, #32
 800736c:	6193      	str	r3, [r2, #24]
    if (HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 800736e:	6878      	ldr	r0, [r7, #4]
 8007370:	f7ff ff7e 	bl	8007270 <HAL_RTC_WaitForSynchro>
 8007374:	4603      	mov	r3, r0
 8007376:	2b00      	cmp	r3, #0
 8007378:	d005      	beq.n	8007386 <RTC_ExitInitMode+0x62>
    {
      hrtc->State = HAL_RTC_STATE_TIMEOUT;
 800737a:	687b      	ldr	r3, [r7, #4]
 800737c:	2203      	movs	r2, #3
 800737e:	f883 202d 	strb.w	r2, [r3, #45]	@ 0x2d
      status = HAL_TIMEOUT;
 8007382:	2303      	movs	r3, #3
 8007384:	73fb      	strb	r3, [r7, #15]
    }
    /* Restore BYPSHAD bit */
    SET_BIT(RTC->CR, RTC_CR_BYPSHAD);
 8007386:	4b05      	ldr	r3, [pc, #20]	@ (800739c <RTC_ExitInitMode+0x78>)
 8007388:	699b      	ldr	r3, [r3, #24]
 800738a:	4a04      	ldr	r2, [pc, #16]	@ (800739c <RTC_ExitInitMode+0x78>)
 800738c:	f043 0320 	orr.w	r3, r3, #32
 8007390:	6193      	str	r3, [r2, #24]
  }

  return status;
 8007392:	7bfb      	ldrb	r3, [r7, #15]
}
 8007394:	4618      	mov	r0, r3
 8007396:	3710      	adds	r7, #16
 8007398:	46bd      	mov	sp, r7
 800739a:	bd80      	pop	{r7, pc}
 800739c:	40002800 	.word	0x40002800

080073a0 <RTC_ByteToBcd2>:
  * @brief  Convert a 2 digit decimal to BCD format.
  * @param  Value Byte to be converted
  * @retval Converted byte
  */
uint8_t RTC_ByteToBcd2(uint8_t Value)
{
 80073a0:	b480      	push	{r7}
 80073a2:	b085      	sub	sp, #20
 80073a4:	af00      	add	r7, sp, #0
 80073a6:	4603      	mov	r3, r0
 80073a8:	71fb      	strb	r3, [r7, #7]
  uint32_t bcdhigh = 0U;
 80073aa:	2300      	movs	r3, #0
 80073ac:	60fb      	str	r3, [r7, #12]
  uint8_t tmp_Value = Value;
 80073ae:	79fb      	ldrb	r3, [r7, #7]
 80073b0:	72fb      	strb	r3, [r7, #11]

  while (tmp_Value >= 10U)
 80073b2:	e005      	b.n	80073c0 <RTC_ByteToBcd2+0x20>
  {
    bcdhigh++;
 80073b4:	68fb      	ldr	r3, [r7, #12]
 80073b6:	3301      	adds	r3, #1
 80073b8:	60fb      	str	r3, [r7, #12]
    tmp_Value -= 10U;
 80073ba:	7afb      	ldrb	r3, [r7, #11]
 80073bc:	3b0a      	subs	r3, #10
 80073be:	72fb      	strb	r3, [r7, #11]
  while (tmp_Value >= 10U)
 80073c0:	7afb      	ldrb	r3, [r7, #11]
 80073c2:	2b09      	cmp	r3, #9
 80073c4:	d8f6      	bhi.n	80073b4 <RTC_ByteToBcd2+0x14>
  }

  return ((uint8_t)(bcdhigh << 4U) | tmp_Value);
 80073c6:	68fb      	ldr	r3, [r7, #12]
 80073c8:	b2db      	uxtb	r3, r3
 80073ca:	011b      	lsls	r3, r3, #4
 80073cc:	b2da      	uxtb	r2, r3
 80073ce:	7afb      	ldrb	r3, [r7, #11]
 80073d0:	4313      	orrs	r3, r2
 80073d2:	b2db      	uxtb	r3, r3
}
 80073d4:	4618      	mov	r0, r3
 80073d6:	3714      	adds	r7, #20
 80073d8:	46bd      	mov	sp, r7
 80073da:	bc80      	pop	{r7}
 80073dc:	4770      	bx	lr
	...

080073e0 <HAL_RTCEx_EnableBypassShadow>:
  *         directly from the Calendar counter.
  * @param  hrtc RTC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTCEx_EnableBypassShadow(RTC_HandleTypeDef *hrtc)
{
 80073e0:	b480      	push	{r7}
 80073e2:	b083      	sub	sp, #12
 80073e4:	af00      	add	r7, sp, #0
 80073e6:	6078      	str	r0, [r7, #4]
  /* Process Locked */
  __HAL_LOCK(hrtc);
 80073e8:	687b      	ldr	r3, [r7, #4]
 80073ea:	f893 302c 	ldrb.w	r3, [r3, #44]	@ 0x2c
 80073ee:	2b01      	cmp	r3, #1
 80073f0:	d101      	bne.n	80073f6 <HAL_RTCEx_EnableBypassShadow+0x16>
 80073f2:	2302      	movs	r3, #2
 80073f4:	e01f      	b.n	8007436 <HAL_RTCEx_EnableBypassShadow+0x56>
 80073f6:	687b      	ldr	r3, [r7, #4]
 80073f8:	2201      	movs	r2, #1
 80073fa:	f883 202c 	strb.w	r2, [r3, #44]	@ 0x2c

  hrtc->State = HAL_RTC_STATE_BUSY;
 80073fe:	687b      	ldr	r3, [r7, #4]
 8007400:	2202      	movs	r2, #2
 8007402:	f883 202d 	strb.w	r2, [r3, #45]	@ 0x2d

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8007406:	4b0e      	ldr	r3, [pc, #56]	@ (8007440 <HAL_RTCEx_EnableBypassShadow+0x60>)
 8007408:	22ca      	movs	r2, #202	@ 0xca
 800740a:	625a      	str	r2, [r3, #36]	@ 0x24
 800740c:	4b0c      	ldr	r3, [pc, #48]	@ (8007440 <HAL_RTCEx_EnableBypassShadow+0x60>)
 800740e:	2253      	movs	r2, #83	@ 0x53
 8007410:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Set the BYPSHAD bit */
  SET_BIT(RTC->CR, RTC_CR_BYPSHAD);
 8007412:	4b0b      	ldr	r3, [pc, #44]	@ (8007440 <HAL_RTCEx_EnableBypassShadow+0x60>)
 8007414:	699b      	ldr	r3, [r3, #24]
 8007416:	4a0a      	ldr	r2, [pc, #40]	@ (8007440 <HAL_RTCEx_EnableBypassShadow+0x60>)
 8007418:	f043 0320 	orr.w	r3, r3, #32
 800741c:	6193      	str	r3, [r2, #24]

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 800741e:	4b08      	ldr	r3, [pc, #32]	@ (8007440 <HAL_RTCEx_EnableBypassShadow+0x60>)
 8007420:	22ff      	movs	r2, #255	@ 0xff
 8007422:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Change RTC state */
  hrtc->State = HAL_RTC_STATE_READY;
 8007424:	687b      	ldr	r3, [r7, #4]
 8007426:	2201      	movs	r2, #1
 8007428:	f883 202d 	strb.w	r2, [r3, #45]	@ 0x2d

  /* Process Unlocked */
  __HAL_UNLOCK(hrtc);
 800742c:	687b      	ldr	r3, [r7, #4]
 800742e:	2200      	movs	r2, #0
 8007430:	f883 202c 	strb.w	r2, [r3, #44]	@ 0x2c

  return HAL_OK;
 8007434:	2300      	movs	r3, #0
}
 8007436:	4618      	mov	r0, r3
 8007438:	370c      	adds	r7, #12
 800743a:	46bd      	mov	sp, r7
 800743c:	bc80      	pop	{r7}
 800743e:	4770      	bx	lr
 8007440:	40002800 	.word	0x40002800

08007444 <HAL_RTCEx_SetSSRU_IT>:
  * @brief  Set SSR Underflow detection with Interrupt.
  * @param  hrtc RTC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTCEx_SetSSRU_IT(RTC_HandleTypeDef *hrtc)
{
 8007444:	b480      	push	{r7}
 8007446:	b083      	sub	sp, #12
 8007448:	af00      	add	r7, sp, #0
 800744a:	6078      	str	r0, [r7, #4]
  /* Process Locked */
  __HAL_LOCK(hrtc);
 800744c:	687b      	ldr	r3, [r7, #4]
 800744e:	f893 302c 	ldrb.w	r3, [r3, #44]	@ 0x2c
 8007452:	2b01      	cmp	r3, #1
 8007454:	d101      	bne.n	800745a <HAL_RTCEx_SetSSRU_IT+0x16>
 8007456:	2302      	movs	r3, #2
 8007458:	e027      	b.n	80074aa <HAL_RTCEx_SetSSRU_IT+0x66>
 800745a:	687b      	ldr	r3, [r7, #4]
 800745c:	2201      	movs	r2, #1
 800745e:	f883 202c 	strb.w	r2, [r3, #44]	@ 0x2c

  hrtc->State = HAL_RTC_STATE_BUSY;
 8007462:	687b      	ldr	r3, [r7, #4]
 8007464:	2202      	movs	r2, #2
 8007466:	f883 202d 	strb.w	r2, [r3, #45]	@ 0x2d

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 800746a:	4b12      	ldr	r3, [pc, #72]	@ (80074b4 <HAL_RTCEx_SetSSRU_IT+0x70>)
 800746c:	22ca      	movs	r2, #202	@ 0xca
 800746e:	625a      	str	r2, [r3, #36]	@ 0x24
 8007470:	4b10      	ldr	r3, [pc, #64]	@ (80074b4 <HAL_RTCEx_SetSSRU_IT+0x70>)
 8007472:	2253      	movs	r2, #83	@ 0x53
 8007474:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Enable IT SSRU */
  __HAL_RTC_SSRU_ENABLE_IT(hrtc, RTC_IT_SSRU);
 8007476:	4b0f      	ldr	r3, [pc, #60]	@ (80074b4 <HAL_RTCEx_SetSSRU_IT+0x70>)
 8007478:	699b      	ldr	r3, [r3, #24]
 800747a:	4a0e      	ldr	r2, [pc, #56]	@ (80074b4 <HAL_RTCEx_SetSSRU_IT+0x70>)
 800747c:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8007480:	6193      	str	r3, [r2, #24]

  /* RTC SSRU Interrupt Configuration: EXTI configuration */
  __HAL_RTC_SSRU_EXTI_ENABLE_IT();
 8007482:	4b0d      	ldr	r3, [pc, #52]	@ (80074b8 <HAL_RTCEx_SetSSRU_IT+0x74>)
 8007484:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8007488:	4a0b      	ldr	r2, [pc, #44]	@ (80074b8 <HAL_RTCEx_SetSSRU_IT+0x74>)
 800748a:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 800748e:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8007492:	4b08      	ldr	r3, [pc, #32]	@ (80074b4 <HAL_RTCEx_SetSSRU_IT+0x70>)
 8007494:	22ff      	movs	r2, #255	@ 0xff
 8007496:	625a      	str	r2, [r3, #36]	@ 0x24

  hrtc->State = HAL_RTC_STATE_READY;
 8007498:	687b      	ldr	r3, [r7, #4]
 800749a:	2201      	movs	r2, #1
 800749c:	f883 202d 	strb.w	r2, [r3, #45]	@ 0x2d

  /* Process Unlocked */
  __HAL_UNLOCK(hrtc);
 80074a0:	687b      	ldr	r3, [r7, #4]
 80074a2:	2200      	movs	r2, #0
 80074a4:	f883 202c 	strb.w	r2, [r3, #44]	@ 0x2c

  return HAL_OK;
 80074a8:	2300      	movs	r3, #0
}
 80074aa:	4618      	mov	r0, r3
 80074ac:	370c      	adds	r7, #12
 80074ae:	46bd      	mov	sp, r7
 80074b0:	bc80      	pop	{r7}
 80074b2:	4770      	bx	lr
 80074b4:	40002800 	.word	0x40002800
 80074b8:	58000800 	.word	0x58000800

080074bc <HAL_RTCEx_SSRUIRQHandler>:
  * @brief  Handle SSR underflow interrupt request.
  * @param  hrtc RTC handle
  * @retval None
  */
void HAL_RTCEx_SSRUIRQHandler(RTC_HandleTypeDef *hrtc)
{
 80074bc:	b580      	push	{r7, lr}
 80074be:	b082      	sub	sp, #8
 80074c0:	af00      	add	r7, sp, #0
 80074c2:	6078      	str	r0, [r7, #4]
  if ((RTC->MISR & RTC_MISR_SSRUMF) != 0u)
 80074c4:	4b09      	ldr	r3, [pc, #36]	@ (80074ec <HAL_RTCEx_SSRUIRQHandler+0x30>)
 80074c6:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80074c8:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80074cc:	2b00      	cmp	r3, #0
 80074ce:	d005      	beq.n	80074dc <HAL_RTCEx_SSRUIRQHandler+0x20>
  {
    /* Immediately clear flags */
    RTC->SCR = RTC_SCR_CSSRUF;
 80074d0:	4b06      	ldr	r3, [pc, #24]	@ (80074ec <HAL_RTCEx_SSRUIRQHandler+0x30>)
 80074d2:	2240      	movs	r2, #64	@ 0x40
 80074d4:	65da      	str	r2, [r3, #92]	@ 0x5c
    /* SSRU callback */
#if (USE_HAL_RTC_REGISTER_CALLBACKS == 1)
    /* Call SSRUEvent registered Callback */
    hrtc->SSRUEventCallback(hrtc);
#else
    HAL_RTCEx_SSRUEventCallback(hrtc);
 80074d6:	6878      	ldr	r0, [r7, #4]
 80074d8:	f7fb f8e7 	bl	80026aa <HAL_RTCEx_SSRUEventCallback>
#endif /* USE_HAL_RTC_REGISTER_CALLBACKS */
  }

  /* Change RTC state */
  hrtc->State = HAL_RTC_STATE_READY;
 80074dc:	687b      	ldr	r3, [r7, #4]
 80074de:	2201      	movs	r2, #1
 80074e0:	f883 202d 	strb.w	r2, [r3, #45]	@ 0x2d
}
 80074e4:	bf00      	nop
 80074e6:	3708      	adds	r7, #8
 80074e8:	46bd      	mov	sp, r7
 80074ea:	bd80      	pop	{r7, pc}
 80074ec:	40002800 	.word	0x40002800

080074f0 <HAL_RTCEx_AlarmBEventCallback>:
  * @brief  Alarm B callback.
  * @param  hrtc RTC handle
  * @retval None
  */
__weak void HAL_RTCEx_AlarmBEventCallback(RTC_HandleTypeDef *hrtc)
{
 80074f0:	b480      	push	{r7}
 80074f2:	b083      	sub	sp, #12
 80074f4:	af00      	add	r7, sp, #0
 80074f6:	6078      	str	r0, [r7, #4]
  UNUSED(hrtc);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_RTCEx_AlarmBEventCallback could be implemented in the user file
   */
}
 80074f8:	bf00      	nop
 80074fa:	370c      	adds	r7, #12
 80074fc:	46bd      	mov	sp, r7
 80074fe:	bc80      	pop	{r7}
 8007500:	4770      	bx	lr
	...

08007504 <HAL_RTCEx_BKUPWrite>:
  *          This parameter can be RTC_BKP_DRx where x can be from 0 to RTC_BACKUP_NB
  * @param  Data Data to be written in the specified Backup data register.
  * @retval None
  */
void HAL_RTCEx_BKUPWrite(RTC_HandleTypeDef *hrtc, uint32_t BackupRegister, uint32_t Data)
{
 8007504:	b480      	push	{r7}
 8007506:	b087      	sub	sp, #28
 8007508:	af00      	add	r7, sp, #0
 800750a:	60f8      	str	r0, [r7, #12]
 800750c:	60b9      	str	r1, [r7, #8]
 800750e:	607a      	str	r2, [r7, #4]

  UNUSED(hrtc);
  /* Check the parameters */
  assert_param(IS_RTC_BKP(BackupRegister));

  tmp = (uint32_t) & (TAMP->BKP0R);
 8007510:	4b07      	ldr	r3, [pc, #28]	@ (8007530 <HAL_RTCEx_BKUPWrite+0x2c>)
 8007512:	617b      	str	r3, [r7, #20]
  tmp += (BackupRegister * 4U);
 8007514:	68bb      	ldr	r3, [r7, #8]
 8007516:	009b      	lsls	r3, r3, #2
 8007518:	697a      	ldr	r2, [r7, #20]
 800751a:	4413      	add	r3, r2
 800751c:	617b      	str	r3, [r7, #20]

  /* Write the specified register */
  *(__IO uint32_t *)tmp = (uint32_t)Data;
 800751e:	697b      	ldr	r3, [r7, #20]
 8007520:	687a      	ldr	r2, [r7, #4]
 8007522:	601a      	str	r2, [r3, #0]
}
 8007524:	bf00      	nop
 8007526:	371c      	adds	r7, #28
 8007528:	46bd      	mov	sp, r7
 800752a:	bc80      	pop	{r7}
 800752c:	4770      	bx	lr
 800752e:	bf00      	nop
 8007530:	4000b100 	.word	0x4000b100

08007534 <HAL_RTCEx_BKUPRead>:
  * @param  BackupRegister RTC Backup data Register number.
  *          This parameter can be RTC_BKP_DRx where x can be from 0 to RTC_BACKUP_NB
  * @retval Read value
  */
uint32_t HAL_RTCEx_BKUPRead(RTC_HandleTypeDef *hrtc, uint32_t BackupRegister)
{
 8007534:	b480      	push	{r7}
 8007536:	b085      	sub	sp, #20
 8007538:	af00      	add	r7, sp, #0
 800753a:	6078      	str	r0, [r7, #4]
 800753c:	6039      	str	r1, [r7, #0]

  UNUSED(hrtc);
  /* Check the parameters */
  assert_param(IS_RTC_BKP(BackupRegister));

  tmp = (uint32_t) & (TAMP->BKP0R);
 800753e:	4b07      	ldr	r3, [pc, #28]	@ (800755c <HAL_RTCEx_BKUPRead+0x28>)
 8007540:	60fb      	str	r3, [r7, #12]
  tmp += (BackupRegister * 4U);
 8007542:	683b      	ldr	r3, [r7, #0]
 8007544:	009b      	lsls	r3, r3, #2
 8007546:	68fa      	ldr	r2, [r7, #12]
 8007548:	4413      	add	r3, r2
 800754a:	60fb      	str	r3, [r7, #12]

  /* Read the specified register */
  return (*(__IO uint32_t *)tmp);
 800754c:	68fb      	ldr	r3, [r7, #12]
 800754e:	681b      	ldr	r3, [r3, #0]
}
 8007550:	4618      	mov	r0, r3
 8007552:	3714      	adds	r7, #20
 8007554:	46bd      	mov	sp, r7
 8007556:	bc80      	pop	{r7}
 8007558:	4770      	bx	lr
 800755a:	bf00      	nop
 800755c:	4000b100 	.word	0x4000b100

08007560 <LL_PWR_SetRadioBusyTrigger>:
{
 8007560:	b480      	push	{r7}
 8007562:	b083      	sub	sp, #12
 8007564:	af00      	add	r7, sp, #0
 8007566:	6078      	str	r0, [r7, #4]
  MODIFY_REG(PWR->CR3, PWR_CR3_EWRFBUSY, RadioBusyTrigger);
 8007568:	4b06      	ldr	r3, [pc, #24]	@ (8007584 <LL_PWR_SetRadioBusyTrigger+0x24>)
 800756a:	689b      	ldr	r3, [r3, #8]
 800756c:	f423 6200 	bic.w	r2, r3, #2048	@ 0x800
 8007570:	4904      	ldr	r1, [pc, #16]	@ (8007584 <LL_PWR_SetRadioBusyTrigger+0x24>)
 8007572:	687b      	ldr	r3, [r7, #4]
 8007574:	4313      	orrs	r3, r2
 8007576:	608b      	str	r3, [r1, #8]
}
 8007578:	bf00      	nop
 800757a:	370c      	adds	r7, #12
 800757c:	46bd      	mov	sp, r7
 800757e:	bc80      	pop	{r7}
 8007580:	4770      	bx	lr
 8007582:	bf00      	nop
 8007584:	58000400 	.word	0x58000400

08007588 <LL_PWR_UnselectSUBGHZSPI_NSS>:
{
 8007588:	b480      	push	{r7}
 800758a:	af00      	add	r7, sp, #0
  SET_BIT(PWR->SUBGHZSPICR, PWR_SUBGHZSPICR_NSS);
 800758c:	4b05      	ldr	r3, [pc, #20]	@ (80075a4 <LL_PWR_UnselectSUBGHZSPI_NSS+0x1c>)
 800758e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8007592:	4a04      	ldr	r2, [pc, #16]	@ (80075a4 <LL_PWR_UnselectSUBGHZSPI_NSS+0x1c>)
 8007594:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8007598:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
}
 800759c:	bf00      	nop
 800759e:	46bd      	mov	sp, r7
 80075a0:	bc80      	pop	{r7}
 80075a2:	4770      	bx	lr
 80075a4:	58000400 	.word	0x58000400

080075a8 <LL_PWR_SelectSUBGHZSPI_NSS>:
{
 80075a8:	b480      	push	{r7}
 80075aa:	af00      	add	r7, sp, #0
  CLEAR_BIT(PWR->SUBGHZSPICR, PWR_SUBGHZSPICR_NSS);
 80075ac:	4b05      	ldr	r3, [pc, #20]	@ (80075c4 <LL_PWR_SelectSUBGHZSPI_NSS+0x1c>)
 80075ae:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80075b2:	4a04      	ldr	r2, [pc, #16]	@ (80075c4 <LL_PWR_SelectSUBGHZSPI_NSS+0x1c>)
 80075b4:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 80075b8:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
}
 80075bc:	bf00      	nop
 80075be:	46bd      	mov	sp, r7
 80075c0:	bc80      	pop	{r7}
 80075c2:	4770      	bx	lr
 80075c4:	58000400 	.word	0x58000400

080075c8 <LL_PWR_ClearFlag_RFBUSY>:
{
 80075c8:	b480      	push	{r7}
 80075ca:	af00      	add	r7, sp, #0
  WRITE_REG(PWR->SCR, PWR_SCR_CWRFBUSYF);
 80075cc:	4b03      	ldr	r3, [pc, #12]	@ (80075dc <LL_PWR_ClearFlag_RFBUSY+0x14>)
 80075ce:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 80075d2:	619a      	str	r2, [r3, #24]
}
 80075d4:	bf00      	nop
 80075d6:	46bd      	mov	sp, r7
 80075d8:	bc80      	pop	{r7}
 80075da:	4770      	bx	lr
 80075dc:	58000400 	.word	0x58000400

080075e0 <LL_PWR_IsActiveFlag_RFBUSYS>:
{
 80075e0:	b480      	push	{r7}
 80075e2:	af00      	add	r7, sp, #0
  return ((READ_BIT(PWR->SR2, PWR_SR2_RFBUSYS) == (PWR_SR2_RFBUSYS)) ? 1UL : 0UL);
 80075e4:	4b06      	ldr	r3, [pc, #24]	@ (8007600 <LL_PWR_IsActiveFlag_RFBUSYS+0x20>)
 80075e6:	695b      	ldr	r3, [r3, #20]
 80075e8:	f003 0302 	and.w	r3, r3, #2
 80075ec:	2b02      	cmp	r3, #2
 80075ee:	d101      	bne.n	80075f4 <LL_PWR_IsActiveFlag_RFBUSYS+0x14>
 80075f0:	2301      	movs	r3, #1
 80075f2:	e000      	b.n	80075f6 <LL_PWR_IsActiveFlag_RFBUSYS+0x16>
 80075f4:	2300      	movs	r3, #0
}
 80075f6:	4618      	mov	r0, r3
 80075f8:	46bd      	mov	sp, r7
 80075fa:	bc80      	pop	{r7}
 80075fc:	4770      	bx	lr
 80075fe:	bf00      	nop
 8007600:	58000400 	.word	0x58000400

08007604 <LL_PWR_IsActiveFlag_RFBUSYMS>:
{
 8007604:	b480      	push	{r7}
 8007606:	af00      	add	r7, sp, #0
  return ((READ_BIT(PWR->SR2, PWR_SR2_RFBUSYMS) == (PWR_SR2_RFBUSYMS)) ? 1UL : 0UL);
 8007608:	4b06      	ldr	r3, [pc, #24]	@ (8007624 <LL_PWR_IsActiveFlag_RFBUSYMS+0x20>)
 800760a:	695b      	ldr	r3, [r3, #20]
 800760c:	f003 0304 	and.w	r3, r3, #4
 8007610:	2b04      	cmp	r3, #4
 8007612:	d101      	bne.n	8007618 <LL_PWR_IsActiveFlag_RFBUSYMS+0x14>
 8007614:	2301      	movs	r3, #1
 8007616:	e000      	b.n	800761a <LL_PWR_IsActiveFlag_RFBUSYMS+0x16>
 8007618:	2300      	movs	r3, #0
}
 800761a:	4618      	mov	r0, r3
 800761c:	46bd      	mov	sp, r7
 800761e:	bc80      	pop	{r7}
 8007620:	4770      	bx	lr
 8007622:	bf00      	nop
 8007624:	58000400 	.word	0x58000400

08007628 <LL_RCC_RF_DisableReset>:
{
 8007628:	b480      	push	{r7}
 800762a:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->CSR, RCC_CSR_RFRST);
 800762c:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8007630:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8007634:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8007638:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 800763c:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94
}
 8007640:	bf00      	nop
 8007642:	46bd      	mov	sp, r7
 8007644:	bc80      	pop	{r7}
 8007646:	4770      	bx	lr

08007648 <LL_RCC_IsRFUnderReset>:
{
 8007648:	b480      	push	{r7}
 800764a:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CSR, RCC_CSR_RFRSTF) == (RCC_CSR_RFRSTF)) ? 1UL : 0UL);
 800764c:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8007650:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8007654:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8007658:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 800765c:	d101      	bne.n	8007662 <LL_RCC_IsRFUnderReset+0x1a>
 800765e:	2301      	movs	r3, #1
 8007660:	e000      	b.n	8007664 <LL_RCC_IsRFUnderReset+0x1c>
 8007662:	2300      	movs	r3, #0
}
 8007664:	4618      	mov	r0, r3
 8007666:	46bd      	mov	sp, r7
 8007668:	bc80      	pop	{r7}
 800766a:	4770      	bx	lr

0800766c <LL_EXTI_EnableIT_32_63>:
{
 800766c:	b480      	push	{r7}
 800766e:	b083      	sub	sp, #12
 8007670:	af00      	add	r7, sp, #0
 8007672:	6078      	str	r0, [r7, #4]
  SET_BIT(EXTI->IMR2, ExtiLine);
 8007674:	4b06      	ldr	r3, [pc, #24]	@ (8007690 <LL_EXTI_EnableIT_32_63+0x24>)
 8007676:	f8d3 2090 	ldr.w	r2, [r3, #144]	@ 0x90
 800767a:	4905      	ldr	r1, [pc, #20]	@ (8007690 <LL_EXTI_EnableIT_32_63+0x24>)
 800767c:	687b      	ldr	r3, [r7, #4]
 800767e:	4313      	orrs	r3, r2
 8007680:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
}
 8007684:	bf00      	nop
 8007686:	370c      	adds	r7, #12
 8007688:	46bd      	mov	sp, r7
 800768a:	bc80      	pop	{r7}
 800768c:	4770      	bx	lr
 800768e:	bf00      	nop
 8007690:	58000800 	.word	0x58000800

08007694 <HAL_SUBGHZ_Init>:
  *         set the state to HAL_SUBGHZ_STATE_RESET_RF_READY with __HAL_SUBGHZ_RESET_HANDLE_STATE_RF_READY
  *         to avoid the reset of Radio peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SUBGHZ_Init(SUBGHZ_HandleTypeDef *hsubghz)
{
 8007694:	b580      	push	{r7, lr}
 8007696:	b084      	sub	sp, #16
 8007698:	af00      	add	r7, sp, #0
 800769a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status;
  __IO uint32_t count;
  HAL_SUBGHZ_StateTypeDef subghz_state;

  /* Check the hsubghz handle allocation */
  if (hsubghz == NULL)
 800769c:	687b      	ldr	r3, [r7, #4]
 800769e:	2b00      	cmp	r3, #0
 80076a0:	d103      	bne.n	80076aa <HAL_SUBGHZ_Init+0x16>
  {
    status = HAL_ERROR;
 80076a2:	2301      	movs	r3, #1
 80076a4:	73fb      	strb	r3, [r7, #15]
    return status;
 80076a6:	7bfb      	ldrb	r3, [r7, #15]
 80076a8:	e052      	b.n	8007750 <HAL_SUBGHZ_Init+0xbc>
  }
  else
  {
    status = HAL_OK;
 80076aa:	2300      	movs	r3, #0
 80076ac:	73fb      	strb	r3, [r7, #15]
  }

  assert_param(IS_SUBGHZSPI_BAUDRATE_PRESCALER(hsubghz->Init.BaudratePrescaler));

  subghz_state = hsubghz->State;
 80076ae:	687b      	ldr	r3, [r7, #4]
 80076b0:	799b      	ldrb	r3, [r3, #6]
 80076b2:	73bb      	strb	r3, [r7, #14]
  if ((subghz_state == HAL_SUBGHZ_STATE_RESET) ||
 80076b4:	7bbb      	ldrb	r3, [r7, #14]
 80076b6:	2b00      	cmp	r3, #0
 80076b8:	d002      	beq.n	80076c0 <HAL_SUBGHZ_Init+0x2c>
 80076ba:	7bbb      	ldrb	r3, [r7, #14]
 80076bc:	2b03      	cmp	r3, #3
 80076be:	d109      	bne.n	80076d4 <HAL_SUBGHZ_Init+0x40>
      (subghz_state == HAL_SUBGHZ_STATE_RESET_RF_READY))
  {
    /* Allocate lock resource and initialize it */
    hsubghz->Lock = HAL_UNLOCKED;
 80076c0:	687b      	ldr	r3, [r7, #4]
 80076c2:	2200      	movs	r2, #0
 80076c4:	715a      	strb	r2, [r3, #5]

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hsubghz->MspInitCallback(hsubghz);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SUBGHZ_MspInit(hsubghz);
 80076c6:	6878      	ldr	r0, [r7, #4]
 80076c8:	f7fa fc58 	bl	8001f7c <HAL_SUBGHZ_MspInit>
#if defined(CORE_CM0PLUS)
    /* Enable EXTI 44 : Radio IRQ ITs for CPU2 */
    LL_C2_EXTI_EnableIT_32_63(LL_EXTI_LINE_44);
#else
    /* Enable EXTI 44 : Radio IRQ ITs for CPU1 */
    LL_EXTI_EnableIT_32_63(LL_EXTI_LINE_44);
 80076cc:	f44f 5080 	mov.w	r0, #4096	@ 0x1000
 80076d0:	f7ff ffcc 	bl	800766c <LL_EXTI_EnableIT_32_63>
#endif /* CORE_CM0PLUS */
  }

  if (subghz_state == HAL_SUBGHZ_STATE_RESET)
 80076d4:	7bbb      	ldrb	r3, [r7, #14]
 80076d6:	2b00      	cmp	r3, #0
 80076d8:	d126      	bne.n	8007728 <HAL_SUBGHZ_Init+0x94>
  {
    /* Reinitialize Radio peripheral only if SUBGHZ is in full RESET state */
    hsubghz->State = HAL_SUBGHZ_STATE_BUSY;
 80076da:	687b      	ldr	r3, [r7, #4]
 80076dc:	2202      	movs	r2, #2
 80076de:	719a      	strb	r2, [r3, #6]

    /* De-asserts the reset signal of the Radio peripheral */
    LL_RCC_RF_DisableReset();
 80076e0:	f7ff ffa2 	bl	8007628 <LL_RCC_RF_DisableReset>

    /* Verify that Radio in reset status flag is set */
    count  = SUBGHZ_DEFAULT_TIMEOUT * SUBGHZ_DEFAULT_LOOP_TIME;
 80076e4:	4b1c      	ldr	r3, [pc, #112]	@ (8007758 <HAL_SUBGHZ_Init+0xc4>)
 80076e6:	681a      	ldr	r2, [r3, #0]
 80076e8:	4613      	mov	r3, r2
 80076ea:	00db      	lsls	r3, r3, #3
 80076ec:	1a9b      	subs	r3, r3, r2
 80076ee:	009b      	lsls	r3, r3, #2
 80076f0:	0cdb      	lsrs	r3, r3, #19
 80076f2:	2264      	movs	r2, #100	@ 0x64
 80076f4:	fb02 f303 	mul.w	r3, r2, r3
 80076f8:	60bb      	str	r3, [r7, #8]

    do
    {
      if (count == 0U)
 80076fa:	68bb      	ldr	r3, [r7, #8]
 80076fc:	2b00      	cmp	r3, #0
 80076fe:	d105      	bne.n	800770c <HAL_SUBGHZ_Init+0x78>
      {
        status  = HAL_ERROR;
 8007700:	2301      	movs	r3, #1
 8007702:	73fb      	strb	r3, [r7, #15]
        hsubghz->ErrorCode = HAL_SUBGHZ_ERROR_TIMEOUT;
 8007704:	687b      	ldr	r3, [r7, #4]
 8007706:	2201      	movs	r2, #1
 8007708:	609a      	str	r2, [r3, #8]
        break;
 800770a:	e007      	b.n	800771c <HAL_SUBGHZ_Init+0x88>
      }
      count--;
 800770c:	68bb      	ldr	r3, [r7, #8]
 800770e:	3b01      	subs	r3, #1
 8007710:	60bb      	str	r3, [r7, #8]
    } while (LL_RCC_IsRFUnderReset() != 0UL);
 8007712:	f7ff ff99 	bl	8007648 <LL_RCC_IsRFUnderReset>
 8007716:	4603      	mov	r3, r0
 8007718:	2b00      	cmp	r3, #0
 800771a:	d1ee      	bne.n	80076fa <HAL_SUBGHZ_Init+0x66>

    /* Asserts the reset signal of the Radio peripheral */
    LL_PWR_UnselectSUBGHZSPI_NSS();
 800771c:	f7ff ff34 	bl	8007588 <LL_PWR_UnselectSUBGHZSPI_NSS>
#if defined(CORE_CM0PLUS)
    /* Enable wakeup signal of the Radio peripheral */
    LL_C2_PWR_SetRadioBusyTrigger(LL_PWR_RADIO_BUSY_TRIGGER_WU_IT);
#else
    /* Enable wakeup signal of the Radio peripheral */
    LL_PWR_SetRadioBusyTrigger(LL_PWR_RADIO_BUSY_TRIGGER_WU_IT);
 8007720:	f44f 6000 	mov.w	r0, #2048	@ 0x800
 8007724:	f7ff ff1c 	bl	8007560 <LL_PWR_SetRadioBusyTrigger>
#endif /* CORE_CM0PLUS */
  }

  /* Clear Pending Flag */
  LL_PWR_ClearFlag_RFBUSY();
 8007728:	f7ff ff4e 	bl	80075c8 <LL_PWR_ClearFlag_RFBUSY>

  if (status == HAL_OK)
 800772c:	7bfb      	ldrb	r3, [r7, #15]
 800772e:	2b00      	cmp	r3, #0
 8007730:	d10a      	bne.n	8007748 <HAL_SUBGHZ_Init+0xb4>
  {
    /* Initialize SUBGHZSPI Peripheral */
    SUBGHZSPI_Init(hsubghz->Init.BaudratePrescaler);
 8007732:	687b      	ldr	r3, [r7, #4]
 8007734:	681b      	ldr	r3, [r3, #0]
 8007736:	4618      	mov	r0, r3
 8007738:	f000 fabc 	bl	8007cb4 <SUBGHZSPI_Init>

    hsubghz->DeepSleep = SUBGHZ_DEEP_SLEEP_ENABLE;
 800773c:	687b      	ldr	r3, [r7, #4]
 800773e:	2201      	movs	r2, #1
 8007740:	711a      	strb	r2, [r3, #4]
    hsubghz->ErrorCode = HAL_SUBGHZ_ERROR_NONE;
 8007742:	687b      	ldr	r3, [r7, #4]
 8007744:	2200      	movs	r2, #0
 8007746:	609a      	str	r2, [r3, #8]
  }

  hsubghz->State = HAL_SUBGHZ_STATE_READY;
 8007748:	687b      	ldr	r3, [r7, #4]
 800774a:	2201      	movs	r2, #1
 800774c:	719a      	strb	r2, [r3, #6]

  return status;
 800774e:	7bfb      	ldrb	r3, [r7, #15]
}
 8007750:	4618      	mov	r0, r3
 8007752:	3710      	adds	r7, #16
 8007754:	46bd      	mov	sp, r7
 8007756:	bd80      	pop	{r7, pc}
 8007758:	20000000 	.word	0x20000000

0800775c <HAL_SUBGHZ_WriteRegisters>:
  */
HAL_StatusTypeDef HAL_SUBGHZ_WriteRegisters(SUBGHZ_HandleTypeDef *hsubghz,
                                            uint16_t Address,
                                            uint8_t *pBuffer,
                                            uint16_t Size)
{
 800775c:	b580      	push	{r7, lr}
 800775e:	b086      	sub	sp, #24
 8007760:	af00      	add	r7, sp, #0
 8007762:	60f8      	str	r0, [r7, #12]
 8007764:	607a      	str	r2, [r7, #4]
 8007766:	461a      	mov	r2, r3
 8007768:	460b      	mov	r3, r1
 800776a:	817b      	strh	r3, [r7, #10]
 800776c:	4613      	mov	r3, r2
 800776e:	813b      	strh	r3, [r7, #8]
  HAL_StatusTypeDef status;

  if (hsubghz->State == HAL_SUBGHZ_STATE_READY)
 8007770:	68fb      	ldr	r3, [r7, #12]
 8007772:	799b      	ldrb	r3, [r3, #6]
 8007774:	b2db      	uxtb	r3, r3
 8007776:	2b01      	cmp	r3, #1
 8007778:	d14a      	bne.n	8007810 <HAL_SUBGHZ_WriteRegisters+0xb4>
  {
    /* Process Locked */
    __HAL_LOCK(hsubghz);
 800777a:	68fb      	ldr	r3, [r7, #12]
 800777c:	795b      	ldrb	r3, [r3, #5]
 800777e:	2b01      	cmp	r3, #1
 8007780:	d101      	bne.n	8007786 <HAL_SUBGHZ_WriteRegisters+0x2a>
 8007782:	2302      	movs	r3, #2
 8007784:	e045      	b.n	8007812 <HAL_SUBGHZ_WriteRegisters+0xb6>
 8007786:	68fb      	ldr	r3, [r7, #12]
 8007788:	2201      	movs	r2, #1
 800778a:	715a      	strb	r2, [r3, #5]

    hsubghz->State = HAL_SUBGHZ_STATE_BUSY;
 800778c:	68fb      	ldr	r3, [r7, #12]
 800778e:	2202      	movs	r2, #2
 8007790:	719a      	strb	r2, [r3, #6]

    (void)SUBGHZ_CheckDeviceReady(hsubghz);
 8007792:	68f8      	ldr	r0, [r7, #12]
 8007794:	f000 fb5c 	bl	8007e50 <SUBGHZ_CheckDeviceReady>

    /* NSS = 0 */
    LL_PWR_SelectSUBGHZSPI_NSS();
 8007798:	f7ff ff06 	bl	80075a8 <LL_PWR_SelectSUBGHZSPI_NSS>

    (void)SUBGHZSPI_Transmit(hsubghz, SUBGHZ_RADIO_WRITE_REGISTER);
 800779c:	210d      	movs	r1, #13
 800779e:	68f8      	ldr	r0, [r7, #12]
 80077a0:	f000 faa8 	bl	8007cf4 <SUBGHZSPI_Transmit>
    (void)SUBGHZSPI_Transmit(hsubghz, (uint8_t)((Address & 0xFF00U) >> 8U));
 80077a4:	897b      	ldrh	r3, [r7, #10]
 80077a6:	0a1b      	lsrs	r3, r3, #8
 80077a8:	b29b      	uxth	r3, r3
 80077aa:	b2db      	uxtb	r3, r3
 80077ac:	4619      	mov	r1, r3
 80077ae:	68f8      	ldr	r0, [r7, #12]
 80077b0:	f000 faa0 	bl	8007cf4 <SUBGHZSPI_Transmit>
    (void)SUBGHZSPI_Transmit(hsubghz, (uint8_t)(Address & 0x00FFU));
 80077b4:	897b      	ldrh	r3, [r7, #10]
 80077b6:	b2db      	uxtb	r3, r3
 80077b8:	4619      	mov	r1, r3
 80077ba:	68f8      	ldr	r0, [r7, #12]
 80077bc:	f000 fa9a 	bl	8007cf4 <SUBGHZSPI_Transmit>

    for (uint16_t i = 0U; i < Size; i++)
 80077c0:	2300      	movs	r3, #0
 80077c2:	82bb      	strh	r3, [r7, #20]
 80077c4:	e00a      	b.n	80077dc <HAL_SUBGHZ_WriteRegisters+0x80>
    {
      (void)SUBGHZSPI_Transmit(hsubghz, pBuffer[i]);
 80077c6:	8abb      	ldrh	r3, [r7, #20]
 80077c8:	687a      	ldr	r2, [r7, #4]
 80077ca:	4413      	add	r3, r2
 80077cc:	781b      	ldrb	r3, [r3, #0]
 80077ce:	4619      	mov	r1, r3
 80077d0:	68f8      	ldr	r0, [r7, #12]
 80077d2:	f000 fa8f 	bl	8007cf4 <SUBGHZSPI_Transmit>
    for (uint16_t i = 0U; i < Size; i++)
 80077d6:	8abb      	ldrh	r3, [r7, #20]
 80077d8:	3301      	adds	r3, #1
 80077da:	82bb      	strh	r3, [r7, #20]
 80077dc:	8aba      	ldrh	r2, [r7, #20]
 80077de:	893b      	ldrh	r3, [r7, #8]
 80077e0:	429a      	cmp	r2, r3
 80077e2:	d3f0      	bcc.n	80077c6 <HAL_SUBGHZ_WriteRegisters+0x6a>
    }

    /* NSS = 1 */
    LL_PWR_UnselectSUBGHZSPI_NSS();
 80077e4:	f7ff fed0 	bl	8007588 <LL_PWR_UnselectSUBGHZSPI_NSS>

    (void)SUBGHZ_WaitOnBusy(hsubghz);
 80077e8:	68f8      	ldr	r0, [r7, #12]
 80077ea:	f000 fb55 	bl	8007e98 <SUBGHZ_WaitOnBusy>

    if (hsubghz->ErrorCode != HAL_SUBGHZ_ERROR_NONE)
 80077ee:	68fb      	ldr	r3, [r7, #12]
 80077f0:	689b      	ldr	r3, [r3, #8]
 80077f2:	2b00      	cmp	r3, #0
 80077f4:	d002      	beq.n	80077fc <HAL_SUBGHZ_WriteRegisters+0xa0>
    {
      status = HAL_ERROR;
 80077f6:	2301      	movs	r3, #1
 80077f8:	75fb      	strb	r3, [r7, #23]
 80077fa:	e001      	b.n	8007800 <HAL_SUBGHZ_WriteRegisters+0xa4>
    }
    else
    {
      status = HAL_OK;
 80077fc:	2300      	movs	r3, #0
 80077fe:	75fb      	strb	r3, [r7, #23]
    }

    hsubghz->State = HAL_SUBGHZ_STATE_READY;
 8007800:	68fb      	ldr	r3, [r7, #12]
 8007802:	2201      	movs	r2, #1
 8007804:	719a      	strb	r2, [r3, #6]

    /* Process Unlocked */
    __HAL_UNLOCK(hsubghz);
 8007806:	68fb      	ldr	r3, [r7, #12]
 8007808:	2200      	movs	r2, #0
 800780a:	715a      	strb	r2, [r3, #5]

    return status;
 800780c:	7dfb      	ldrb	r3, [r7, #23]
 800780e:	e000      	b.n	8007812 <HAL_SUBGHZ_WriteRegisters+0xb6>
  }
  else
  {
    return HAL_BUSY;
 8007810:	2302      	movs	r3, #2
  }
}
 8007812:	4618      	mov	r0, r3
 8007814:	3718      	adds	r7, #24
 8007816:	46bd      	mov	sp, r7
 8007818:	bd80      	pop	{r7, pc}

0800781a <HAL_SUBGHZ_ReadRegisters>:
  */
HAL_StatusTypeDef HAL_SUBGHZ_ReadRegisters(SUBGHZ_HandleTypeDef *hsubghz,
                                           uint16_t Address,
                                           uint8_t *pBuffer,
                                           uint16_t Size)
{
 800781a:	b580      	push	{r7, lr}
 800781c:	b088      	sub	sp, #32
 800781e:	af00      	add	r7, sp, #0
 8007820:	60f8      	str	r0, [r7, #12]
 8007822:	607a      	str	r2, [r7, #4]
 8007824:	461a      	mov	r2, r3
 8007826:	460b      	mov	r3, r1
 8007828:	817b      	strh	r3, [r7, #10]
 800782a:	4613      	mov	r3, r2
 800782c:	813b      	strh	r3, [r7, #8]
  HAL_StatusTypeDef status;
  uint8_t *pData = pBuffer;
 800782e:	687b      	ldr	r3, [r7, #4]
 8007830:	61bb      	str	r3, [r7, #24]

  if (hsubghz->State == HAL_SUBGHZ_STATE_READY)
 8007832:	68fb      	ldr	r3, [r7, #12]
 8007834:	799b      	ldrb	r3, [r3, #6]
 8007836:	b2db      	uxtb	r3, r3
 8007838:	2b01      	cmp	r3, #1
 800783a:	d14a      	bne.n	80078d2 <HAL_SUBGHZ_ReadRegisters+0xb8>
  {
    /* Process Locked */
    __HAL_LOCK(hsubghz);
 800783c:	68fb      	ldr	r3, [r7, #12]
 800783e:	795b      	ldrb	r3, [r3, #5]
 8007840:	2b01      	cmp	r3, #1
 8007842:	d101      	bne.n	8007848 <HAL_SUBGHZ_ReadRegisters+0x2e>
 8007844:	2302      	movs	r3, #2
 8007846:	e045      	b.n	80078d4 <HAL_SUBGHZ_ReadRegisters+0xba>
 8007848:	68fb      	ldr	r3, [r7, #12]
 800784a:	2201      	movs	r2, #1
 800784c:	715a      	strb	r2, [r3, #5]

    (void)SUBGHZ_CheckDeviceReady(hsubghz);
 800784e:	68f8      	ldr	r0, [r7, #12]
 8007850:	f000 fafe 	bl	8007e50 <SUBGHZ_CheckDeviceReady>

    /* NSS = 0 */
    LL_PWR_SelectSUBGHZSPI_NSS();
 8007854:	f7ff fea8 	bl	80075a8 <LL_PWR_SelectSUBGHZSPI_NSS>

    (void)SUBGHZSPI_Transmit(hsubghz, SUBGHZ_RADIO_READ_REGISTER);
 8007858:	211d      	movs	r1, #29
 800785a:	68f8      	ldr	r0, [r7, #12]
 800785c:	f000 fa4a 	bl	8007cf4 <SUBGHZSPI_Transmit>
    (void)SUBGHZSPI_Transmit(hsubghz, (uint8_t)((Address & 0xFF00U) >> 8U));
 8007860:	897b      	ldrh	r3, [r7, #10]
 8007862:	0a1b      	lsrs	r3, r3, #8
 8007864:	b29b      	uxth	r3, r3
 8007866:	b2db      	uxtb	r3, r3
 8007868:	4619      	mov	r1, r3
 800786a:	68f8      	ldr	r0, [r7, #12]
 800786c:	f000 fa42 	bl	8007cf4 <SUBGHZSPI_Transmit>
    (void)SUBGHZSPI_Transmit(hsubghz, (uint8_t)(Address & 0x00FFU));
 8007870:	897b      	ldrh	r3, [r7, #10]
 8007872:	b2db      	uxtb	r3, r3
 8007874:	4619      	mov	r1, r3
 8007876:	68f8      	ldr	r0, [r7, #12]
 8007878:	f000 fa3c 	bl	8007cf4 <SUBGHZSPI_Transmit>
    (void)SUBGHZSPI_Transmit(hsubghz, 0U);
 800787c:	2100      	movs	r1, #0
 800787e:	68f8      	ldr	r0, [r7, #12]
 8007880:	f000 fa38 	bl	8007cf4 <SUBGHZSPI_Transmit>

    for (uint16_t i = 0U; i < Size; i++)
 8007884:	2300      	movs	r3, #0
 8007886:	82fb      	strh	r3, [r7, #22]
 8007888:	e009      	b.n	800789e <HAL_SUBGHZ_ReadRegisters+0x84>
    {
      (void)SUBGHZSPI_Receive(hsubghz, (pData));
 800788a:	69b9      	ldr	r1, [r7, #24]
 800788c:	68f8      	ldr	r0, [r7, #12]
 800788e:	f000 fa87 	bl	8007da0 <SUBGHZSPI_Receive>
      pData++;
 8007892:	69bb      	ldr	r3, [r7, #24]
 8007894:	3301      	adds	r3, #1
 8007896:	61bb      	str	r3, [r7, #24]
    for (uint16_t i = 0U; i < Size; i++)
 8007898:	8afb      	ldrh	r3, [r7, #22]
 800789a:	3301      	adds	r3, #1
 800789c:	82fb      	strh	r3, [r7, #22]
 800789e:	8afa      	ldrh	r2, [r7, #22]
 80078a0:	893b      	ldrh	r3, [r7, #8]
 80078a2:	429a      	cmp	r2, r3
 80078a4:	d3f1      	bcc.n	800788a <HAL_SUBGHZ_ReadRegisters+0x70>
    }

    /* NSS = 1 */
    LL_PWR_UnselectSUBGHZSPI_NSS();
 80078a6:	f7ff fe6f 	bl	8007588 <LL_PWR_UnselectSUBGHZSPI_NSS>

    (void)SUBGHZ_WaitOnBusy(hsubghz);
 80078aa:	68f8      	ldr	r0, [r7, #12]
 80078ac:	f000 faf4 	bl	8007e98 <SUBGHZ_WaitOnBusy>

    if (hsubghz->ErrorCode != HAL_SUBGHZ_ERROR_NONE)
 80078b0:	68fb      	ldr	r3, [r7, #12]
 80078b2:	689b      	ldr	r3, [r3, #8]
 80078b4:	2b00      	cmp	r3, #0
 80078b6:	d002      	beq.n	80078be <HAL_SUBGHZ_ReadRegisters+0xa4>
    {
      status = HAL_ERROR;
 80078b8:	2301      	movs	r3, #1
 80078ba:	77fb      	strb	r3, [r7, #31]
 80078bc:	e001      	b.n	80078c2 <HAL_SUBGHZ_ReadRegisters+0xa8>
    }
    else
    {
      status = HAL_OK;
 80078be:	2300      	movs	r3, #0
 80078c0:	77fb      	strb	r3, [r7, #31]
    }

    hsubghz->State = HAL_SUBGHZ_STATE_READY;
 80078c2:	68fb      	ldr	r3, [r7, #12]
 80078c4:	2201      	movs	r2, #1
 80078c6:	719a      	strb	r2, [r3, #6]

    /* Process Unlocked */
    __HAL_UNLOCK(hsubghz);
 80078c8:	68fb      	ldr	r3, [r7, #12]
 80078ca:	2200      	movs	r2, #0
 80078cc:	715a      	strb	r2, [r3, #5]

    return status;
 80078ce:	7ffb      	ldrb	r3, [r7, #31]
 80078d0:	e000      	b.n	80078d4 <HAL_SUBGHZ_ReadRegisters+0xba>
  }
  else
  {
    return HAL_BUSY;
 80078d2:	2302      	movs	r3, #2
  }
}
 80078d4:	4618      	mov	r0, r3
 80078d6:	3720      	adds	r7, #32
 80078d8:	46bd      	mov	sp, r7
 80078da:	bd80      	pop	{r7, pc}

080078dc <HAL_SUBGHZ_ExecSetCmd>:
  */
HAL_StatusTypeDef HAL_SUBGHZ_ExecSetCmd(SUBGHZ_HandleTypeDef *hsubghz,
                                        SUBGHZ_RadioSetCmd_t Command,
                                        uint8_t *pBuffer,
                                        uint16_t Size)
{
 80078dc:	b580      	push	{r7, lr}
 80078de:	b086      	sub	sp, #24
 80078e0:	af00      	add	r7, sp, #0
 80078e2:	60f8      	str	r0, [r7, #12]
 80078e4:	607a      	str	r2, [r7, #4]
 80078e6:	461a      	mov	r2, r3
 80078e8:	460b      	mov	r3, r1
 80078ea:	72fb      	strb	r3, [r7, #11]
 80078ec:	4613      	mov	r3, r2
 80078ee:	813b      	strh	r3, [r7, #8]
  HAL_StatusTypeDef status;

  /* LORA Modulation not available on STM32WLx4xx devices */
  assert_param(IS_SUBGHZ_MODULATION_SUPPORTED(Command, pBuffer[0U]));

  if (hsubghz->State == HAL_SUBGHZ_STATE_READY)
 80078f0:	68fb      	ldr	r3, [r7, #12]
 80078f2:	799b      	ldrb	r3, [r3, #6]
 80078f4:	b2db      	uxtb	r3, r3
 80078f6:	2b01      	cmp	r3, #1
 80078f8:	d14a      	bne.n	8007990 <HAL_SUBGHZ_ExecSetCmd+0xb4>
  {
    /* Process Locked */
    __HAL_LOCK(hsubghz);
 80078fa:	68fb      	ldr	r3, [r7, #12]
 80078fc:	795b      	ldrb	r3, [r3, #5]
 80078fe:	2b01      	cmp	r3, #1
 8007900:	d101      	bne.n	8007906 <HAL_SUBGHZ_ExecSetCmd+0x2a>
 8007902:	2302      	movs	r3, #2
 8007904:	e045      	b.n	8007992 <HAL_SUBGHZ_ExecSetCmd+0xb6>
 8007906:	68fb      	ldr	r3, [r7, #12]
 8007908:	2201      	movs	r2, #1
 800790a:	715a      	strb	r2, [r3, #5]

    /* Need to wakeup Radio if already in Sleep at startup */
    (void)SUBGHZ_CheckDeviceReady(hsubghz);
 800790c:	68f8      	ldr	r0, [r7, #12]
 800790e:	f000 fa9f 	bl	8007e50 <SUBGHZ_CheckDeviceReady>

    if ((Command == RADIO_SET_SLEEP) || (Command == RADIO_SET_RXDUTYCYCLE))
 8007912:	7afb      	ldrb	r3, [r7, #11]
 8007914:	2b84      	cmp	r3, #132	@ 0x84
 8007916:	d002      	beq.n	800791e <HAL_SUBGHZ_ExecSetCmd+0x42>
 8007918:	7afb      	ldrb	r3, [r7, #11]
 800791a:	2b94      	cmp	r3, #148	@ 0x94
 800791c:	d103      	bne.n	8007926 <HAL_SUBGHZ_ExecSetCmd+0x4a>
    {
      hsubghz->DeepSleep = SUBGHZ_DEEP_SLEEP_ENABLE;
 800791e:	68fb      	ldr	r3, [r7, #12]
 8007920:	2201      	movs	r2, #1
 8007922:	711a      	strb	r2, [r3, #4]
 8007924:	e002      	b.n	800792c <HAL_SUBGHZ_ExecSetCmd+0x50>
    }
    else
    {
      hsubghz->DeepSleep = SUBGHZ_DEEP_SLEEP_DISABLE;
 8007926:	68fb      	ldr	r3, [r7, #12]
 8007928:	2200      	movs	r2, #0
 800792a:	711a      	strb	r2, [r3, #4]
    }

    /* NSS = 0 */
    LL_PWR_SelectSUBGHZSPI_NSS();
 800792c:	f7ff fe3c 	bl	80075a8 <LL_PWR_SelectSUBGHZSPI_NSS>

    (void)SUBGHZSPI_Transmit(hsubghz, (uint8_t)Command);
 8007930:	7afb      	ldrb	r3, [r7, #11]
 8007932:	4619      	mov	r1, r3
 8007934:	68f8      	ldr	r0, [r7, #12]
 8007936:	f000 f9dd 	bl	8007cf4 <SUBGHZSPI_Transmit>

    for (uint16_t i = 0U; i < Size; i++)
 800793a:	2300      	movs	r3, #0
 800793c:	82bb      	strh	r3, [r7, #20]
 800793e:	e00a      	b.n	8007956 <HAL_SUBGHZ_ExecSetCmd+0x7a>
    {
      (void)SUBGHZSPI_Transmit(hsubghz, pBuffer[i]);
 8007940:	8abb      	ldrh	r3, [r7, #20]
 8007942:	687a      	ldr	r2, [r7, #4]
 8007944:	4413      	add	r3, r2
 8007946:	781b      	ldrb	r3, [r3, #0]
 8007948:	4619      	mov	r1, r3
 800794a:	68f8      	ldr	r0, [r7, #12]
 800794c:	f000 f9d2 	bl	8007cf4 <SUBGHZSPI_Transmit>
    for (uint16_t i = 0U; i < Size; i++)
 8007950:	8abb      	ldrh	r3, [r7, #20]
 8007952:	3301      	adds	r3, #1
 8007954:	82bb      	strh	r3, [r7, #20]
 8007956:	8aba      	ldrh	r2, [r7, #20]
 8007958:	893b      	ldrh	r3, [r7, #8]
 800795a:	429a      	cmp	r2, r3
 800795c:	d3f0      	bcc.n	8007940 <HAL_SUBGHZ_ExecSetCmd+0x64>
    }

    /* NSS = 1 */
    LL_PWR_UnselectSUBGHZSPI_NSS();
 800795e:	f7ff fe13 	bl	8007588 <LL_PWR_UnselectSUBGHZSPI_NSS>

    if (Command != RADIO_SET_SLEEP)
 8007962:	7afb      	ldrb	r3, [r7, #11]
 8007964:	2b84      	cmp	r3, #132	@ 0x84
 8007966:	d002      	beq.n	800796e <HAL_SUBGHZ_ExecSetCmd+0x92>
    {
      (void)SUBGHZ_WaitOnBusy(hsubghz);
 8007968:	68f8      	ldr	r0, [r7, #12]
 800796a:	f000 fa95 	bl	8007e98 <SUBGHZ_WaitOnBusy>
    }

    if (hsubghz->ErrorCode != HAL_SUBGHZ_ERROR_NONE)
 800796e:	68fb      	ldr	r3, [r7, #12]
 8007970:	689b      	ldr	r3, [r3, #8]
 8007972:	2b00      	cmp	r3, #0
 8007974:	d002      	beq.n	800797c <HAL_SUBGHZ_ExecSetCmd+0xa0>
    {
      status = HAL_ERROR;
 8007976:	2301      	movs	r3, #1
 8007978:	75fb      	strb	r3, [r7, #23]
 800797a:	e001      	b.n	8007980 <HAL_SUBGHZ_ExecSetCmd+0xa4>
    }
    else
    {
      status = HAL_OK;
 800797c:	2300      	movs	r3, #0
 800797e:	75fb      	strb	r3, [r7, #23]
    }

    hsubghz->State = HAL_SUBGHZ_STATE_READY;
 8007980:	68fb      	ldr	r3, [r7, #12]
 8007982:	2201      	movs	r2, #1
 8007984:	719a      	strb	r2, [r3, #6]

    /* Process Unlocked */
    __HAL_UNLOCK(hsubghz);
 8007986:	68fb      	ldr	r3, [r7, #12]
 8007988:	2200      	movs	r2, #0
 800798a:	715a      	strb	r2, [r3, #5]

    return status;
 800798c:	7dfb      	ldrb	r3, [r7, #23]
 800798e:	e000      	b.n	8007992 <HAL_SUBGHZ_ExecSetCmd+0xb6>
  }
  else
  {
    return HAL_BUSY;
 8007990:	2302      	movs	r3, #2
  }
}
 8007992:	4618      	mov	r0, r3
 8007994:	3718      	adds	r7, #24
 8007996:	46bd      	mov	sp, r7
 8007998:	bd80      	pop	{r7, pc}

0800799a <HAL_SUBGHZ_ExecGetCmd>:
  */
HAL_StatusTypeDef HAL_SUBGHZ_ExecGetCmd(SUBGHZ_HandleTypeDef *hsubghz,
                                        SUBGHZ_RadioGetCmd_t Command,
                                        uint8_t *pBuffer,
                                        uint16_t Size)
{
 800799a:	b580      	push	{r7, lr}
 800799c:	b088      	sub	sp, #32
 800799e:	af00      	add	r7, sp, #0
 80079a0:	60f8      	str	r0, [r7, #12]
 80079a2:	607a      	str	r2, [r7, #4]
 80079a4:	461a      	mov	r2, r3
 80079a6:	460b      	mov	r3, r1
 80079a8:	72fb      	strb	r3, [r7, #11]
 80079aa:	4613      	mov	r3, r2
 80079ac:	813b      	strh	r3, [r7, #8]
  HAL_StatusTypeDef status;
  uint8_t *pData = pBuffer;
 80079ae:	687b      	ldr	r3, [r7, #4]
 80079b0:	61bb      	str	r3, [r7, #24]

  if (hsubghz->State == HAL_SUBGHZ_STATE_READY)
 80079b2:	68fb      	ldr	r3, [r7, #12]
 80079b4:	799b      	ldrb	r3, [r3, #6]
 80079b6:	b2db      	uxtb	r3, r3
 80079b8:	2b01      	cmp	r3, #1
 80079ba:	d13d      	bne.n	8007a38 <HAL_SUBGHZ_ExecGetCmd+0x9e>
  {
    /* Process Locked */
    __HAL_LOCK(hsubghz);
 80079bc:	68fb      	ldr	r3, [r7, #12]
 80079be:	795b      	ldrb	r3, [r3, #5]
 80079c0:	2b01      	cmp	r3, #1
 80079c2:	d101      	bne.n	80079c8 <HAL_SUBGHZ_ExecGetCmd+0x2e>
 80079c4:	2302      	movs	r3, #2
 80079c6:	e038      	b.n	8007a3a <HAL_SUBGHZ_ExecGetCmd+0xa0>
 80079c8:	68fb      	ldr	r3, [r7, #12]
 80079ca:	2201      	movs	r2, #1
 80079cc:	715a      	strb	r2, [r3, #5]

    (void)SUBGHZ_CheckDeviceReady(hsubghz);
 80079ce:	68f8      	ldr	r0, [r7, #12]
 80079d0:	f000 fa3e 	bl	8007e50 <SUBGHZ_CheckDeviceReady>

    /* NSS = 0 */
    LL_PWR_SelectSUBGHZSPI_NSS();
 80079d4:	f7ff fde8 	bl	80075a8 <LL_PWR_SelectSUBGHZSPI_NSS>

    (void)SUBGHZSPI_Transmit(hsubghz, (uint8_t)Command);
 80079d8:	7afb      	ldrb	r3, [r7, #11]
 80079da:	4619      	mov	r1, r3
 80079dc:	68f8      	ldr	r0, [r7, #12]
 80079de:	f000 f989 	bl	8007cf4 <SUBGHZSPI_Transmit>

    /* Use to flush the Status (First byte) receive from SUBGHZ as not use */
    (void)SUBGHZSPI_Transmit(hsubghz, 0x00U);
 80079e2:	2100      	movs	r1, #0
 80079e4:	68f8      	ldr	r0, [r7, #12]
 80079e6:	f000 f985 	bl	8007cf4 <SUBGHZSPI_Transmit>

    for (uint16_t i = 0U; i < Size; i++)
 80079ea:	2300      	movs	r3, #0
 80079ec:	82fb      	strh	r3, [r7, #22]
 80079ee:	e009      	b.n	8007a04 <HAL_SUBGHZ_ExecGetCmd+0x6a>
    {
      (void)SUBGHZSPI_Receive(hsubghz, (pData));
 80079f0:	69b9      	ldr	r1, [r7, #24]
 80079f2:	68f8      	ldr	r0, [r7, #12]
 80079f4:	f000 f9d4 	bl	8007da0 <SUBGHZSPI_Receive>
      pData++;
 80079f8:	69bb      	ldr	r3, [r7, #24]
 80079fa:	3301      	adds	r3, #1
 80079fc:	61bb      	str	r3, [r7, #24]
    for (uint16_t i = 0U; i < Size; i++)
 80079fe:	8afb      	ldrh	r3, [r7, #22]
 8007a00:	3301      	adds	r3, #1
 8007a02:	82fb      	strh	r3, [r7, #22]
 8007a04:	8afa      	ldrh	r2, [r7, #22]
 8007a06:	893b      	ldrh	r3, [r7, #8]
 8007a08:	429a      	cmp	r2, r3
 8007a0a:	d3f1      	bcc.n	80079f0 <HAL_SUBGHZ_ExecGetCmd+0x56>
    }

    /* NSS = 1 */
    LL_PWR_UnselectSUBGHZSPI_NSS();
 8007a0c:	f7ff fdbc 	bl	8007588 <LL_PWR_UnselectSUBGHZSPI_NSS>

    (void)SUBGHZ_WaitOnBusy(hsubghz);
 8007a10:	68f8      	ldr	r0, [r7, #12]
 8007a12:	f000 fa41 	bl	8007e98 <SUBGHZ_WaitOnBusy>

    if (hsubghz->ErrorCode != HAL_SUBGHZ_ERROR_NONE)
 8007a16:	68fb      	ldr	r3, [r7, #12]
 8007a18:	689b      	ldr	r3, [r3, #8]
 8007a1a:	2b00      	cmp	r3, #0
 8007a1c:	d002      	beq.n	8007a24 <HAL_SUBGHZ_ExecGetCmd+0x8a>
    {
      status = HAL_ERROR;
 8007a1e:	2301      	movs	r3, #1
 8007a20:	77fb      	strb	r3, [r7, #31]
 8007a22:	e001      	b.n	8007a28 <HAL_SUBGHZ_ExecGetCmd+0x8e>
    }
    else
    {
      status = HAL_OK;
 8007a24:	2300      	movs	r3, #0
 8007a26:	77fb      	strb	r3, [r7, #31]
    }

    hsubghz->State = HAL_SUBGHZ_STATE_READY;
 8007a28:	68fb      	ldr	r3, [r7, #12]
 8007a2a:	2201      	movs	r2, #1
 8007a2c:	719a      	strb	r2, [r3, #6]

    /* Process Unlocked */
    __HAL_UNLOCK(hsubghz);
 8007a2e:	68fb      	ldr	r3, [r7, #12]
 8007a30:	2200      	movs	r2, #0
 8007a32:	715a      	strb	r2, [r3, #5]

    return status;
 8007a34:	7ffb      	ldrb	r3, [r7, #31]
 8007a36:	e000      	b.n	8007a3a <HAL_SUBGHZ_ExecGetCmd+0xa0>
  }
  else
  {
    return HAL_BUSY;
 8007a38:	2302      	movs	r3, #2
  }
}
 8007a3a:	4618      	mov	r0, r3
 8007a3c:	3720      	adds	r7, #32
 8007a3e:	46bd      	mov	sp, r7
 8007a40:	bd80      	pop	{r7, pc}

08007a42 <HAL_SUBGHZ_WriteBuffer>:
  */
HAL_StatusTypeDef HAL_SUBGHZ_WriteBuffer(SUBGHZ_HandleTypeDef *hsubghz,
                                         uint8_t Offset,
                                         uint8_t *pBuffer,
                                         uint16_t Size)
{
 8007a42:	b580      	push	{r7, lr}
 8007a44:	b086      	sub	sp, #24
 8007a46:	af00      	add	r7, sp, #0
 8007a48:	60f8      	str	r0, [r7, #12]
 8007a4a:	607a      	str	r2, [r7, #4]
 8007a4c:	461a      	mov	r2, r3
 8007a4e:	460b      	mov	r3, r1
 8007a50:	72fb      	strb	r3, [r7, #11]
 8007a52:	4613      	mov	r3, r2
 8007a54:	813b      	strh	r3, [r7, #8]
  HAL_StatusTypeDef status;

  if (hsubghz->State == HAL_SUBGHZ_STATE_READY)
 8007a56:	68fb      	ldr	r3, [r7, #12]
 8007a58:	799b      	ldrb	r3, [r3, #6]
 8007a5a:	b2db      	uxtb	r3, r3
 8007a5c:	2b01      	cmp	r3, #1
 8007a5e:	d13e      	bne.n	8007ade <HAL_SUBGHZ_WriteBuffer+0x9c>
  {
    /* Process Locked */
    __HAL_LOCK(hsubghz);
 8007a60:	68fb      	ldr	r3, [r7, #12]
 8007a62:	795b      	ldrb	r3, [r3, #5]
 8007a64:	2b01      	cmp	r3, #1
 8007a66:	d101      	bne.n	8007a6c <HAL_SUBGHZ_WriteBuffer+0x2a>
 8007a68:	2302      	movs	r3, #2
 8007a6a:	e039      	b.n	8007ae0 <HAL_SUBGHZ_WriteBuffer+0x9e>
 8007a6c:	68fb      	ldr	r3, [r7, #12]
 8007a6e:	2201      	movs	r2, #1
 8007a70:	715a      	strb	r2, [r3, #5]

    (void)SUBGHZ_CheckDeviceReady(hsubghz);
 8007a72:	68f8      	ldr	r0, [r7, #12]
 8007a74:	f000 f9ec 	bl	8007e50 <SUBGHZ_CheckDeviceReady>

    /* NSS = 0 */
    LL_PWR_SelectSUBGHZSPI_NSS();
 8007a78:	f7ff fd96 	bl	80075a8 <LL_PWR_SelectSUBGHZSPI_NSS>

    (void)SUBGHZSPI_Transmit(hsubghz, SUBGHZ_RADIO_WRITE_BUFFER);
 8007a7c:	210e      	movs	r1, #14
 8007a7e:	68f8      	ldr	r0, [r7, #12]
 8007a80:	f000 f938 	bl	8007cf4 <SUBGHZSPI_Transmit>
    (void)SUBGHZSPI_Transmit(hsubghz, Offset);
 8007a84:	7afb      	ldrb	r3, [r7, #11]
 8007a86:	4619      	mov	r1, r3
 8007a88:	68f8      	ldr	r0, [r7, #12]
 8007a8a:	f000 f933 	bl	8007cf4 <SUBGHZSPI_Transmit>

    for (uint16_t i = 0U; i < Size; i++)
 8007a8e:	2300      	movs	r3, #0
 8007a90:	82bb      	strh	r3, [r7, #20]
 8007a92:	e00a      	b.n	8007aaa <HAL_SUBGHZ_WriteBuffer+0x68>
    {
      (void)SUBGHZSPI_Transmit(hsubghz, pBuffer[i]);
 8007a94:	8abb      	ldrh	r3, [r7, #20]
 8007a96:	687a      	ldr	r2, [r7, #4]
 8007a98:	4413      	add	r3, r2
 8007a9a:	781b      	ldrb	r3, [r3, #0]
 8007a9c:	4619      	mov	r1, r3
 8007a9e:	68f8      	ldr	r0, [r7, #12]
 8007aa0:	f000 f928 	bl	8007cf4 <SUBGHZSPI_Transmit>
    for (uint16_t i = 0U; i < Size; i++)
 8007aa4:	8abb      	ldrh	r3, [r7, #20]
 8007aa6:	3301      	adds	r3, #1
 8007aa8:	82bb      	strh	r3, [r7, #20]
 8007aaa:	8aba      	ldrh	r2, [r7, #20]
 8007aac:	893b      	ldrh	r3, [r7, #8]
 8007aae:	429a      	cmp	r2, r3
 8007ab0:	d3f0      	bcc.n	8007a94 <HAL_SUBGHZ_WriteBuffer+0x52>
    }
    /* NSS = 1 */
    LL_PWR_UnselectSUBGHZSPI_NSS();
 8007ab2:	f7ff fd69 	bl	8007588 <LL_PWR_UnselectSUBGHZSPI_NSS>

    (void)SUBGHZ_WaitOnBusy(hsubghz);
 8007ab6:	68f8      	ldr	r0, [r7, #12]
 8007ab8:	f000 f9ee 	bl	8007e98 <SUBGHZ_WaitOnBusy>

    if (hsubghz->ErrorCode != HAL_SUBGHZ_ERROR_NONE)
 8007abc:	68fb      	ldr	r3, [r7, #12]
 8007abe:	689b      	ldr	r3, [r3, #8]
 8007ac0:	2b00      	cmp	r3, #0
 8007ac2:	d002      	beq.n	8007aca <HAL_SUBGHZ_WriteBuffer+0x88>
    {
      status = HAL_ERROR;
 8007ac4:	2301      	movs	r3, #1
 8007ac6:	75fb      	strb	r3, [r7, #23]
 8007ac8:	e001      	b.n	8007ace <HAL_SUBGHZ_WriteBuffer+0x8c>
    }
    else
    {
      status = HAL_OK;
 8007aca:	2300      	movs	r3, #0
 8007acc:	75fb      	strb	r3, [r7, #23]
    }

    hsubghz->State = HAL_SUBGHZ_STATE_READY;
 8007ace:	68fb      	ldr	r3, [r7, #12]
 8007ad0:	2201      	movs	r2, #1
 8007ad2:	719a      	strb	r2, [r3, #6]

    /* Process Unlocked */
    __HAL_UNLOCK(hsubghz);
 8007ad4:	68fb      	ldr	r3, [r7, #12]
 8007ad6:	2200      	movs	r2, #0
 8007ad8:	715a      	strb	r2, [r3, #5]

    return status;
 8007ada:	7dfb      	ldrb	r3, [r7, #23]
 8007adc:	e000      	b.n	8007ae0 <HAL_SUBGHZ_WriteBuffer+0x9e>
  }
  else
  {
    return HAL_BUSY;
 8007ade:	2302      	movs	r3, #2
  }
}
 8007ae0:	4618      	mov	r0, r3
 8007ae2:	3718      	adds	r7, #24
 8007ae4:	46bd      	mov	sp, r7
 8007ae6:	bd80      	pop	{r7, pc}

08007ae8 <HAL_SUBGHZ_ReadBuffer>:
  */
HAL_StatusTypeDef HAL_SUBGHZ_ReadBuffer(SUBGHZ_HandleTypeDef *hsubghz,
                                        uint8_t Offset,
                                        uint8_t *pBuffer,
                                        uint16_t Size)
{
 8007ae8:	b580      	push	{r7, lr}
 8007aea:	b088      	sub	sp, #32
 8007aec:	af00      	add	r7, sp, #0
 8007aee:	60f8      	str	r0, [r7, #12]
 8007af0:	607a      	str	r2, [r7, #4]
 8007af2:	461a      	mov	r2, r3
 8007af4:	460b      	mov	r3, r1
 8007af6:	72fb      	strb	r3, [r7, #11]
 8007af8:	4613      	mov	r3, r2
 8007afa:	813b      	strh	r3, [r7, #8]
  HAL_StatusTypeDef status;
  uint8_t *pData = pBuffer;
 8007afc:	687b      	ldr	r3, [r7, #4]
 8007afe:	61bb      	str	r3, [r7, #24]

  if (hsubghz->State == HAL_SUBGHZ_STATE_READY)
 8007b00:	68fb      	ldr	r3, [r7, #12]
 8007b02:	799b      	ldrb	r3, [r3, #6]
 8007b04:	b2db      	uxtb	r3, r3
 8007b06:	2b01      	cmp	r3, #1
 8007b08:	d141      	bne.n	8007b8e <HAL_SUBGHZ_ReadBuffer+0xa6>
  {
    /* Process Locked */
    __HAL_LOCK(hsubghz);
 8007b0a:	68fb      	ldr	r3, [r7, #12]
 8007b0c:	795b      	ldrb	r3, [r3, #5]
 8007b0e:	2b01      	cmp	r3, #1
 8007b10:	d101      	bne.n	8007b16 <HAL_SUBGHZ_ReadBuffer+0x2e>
 8007b12:	2302      	movs	r3, #2
 8007b14:	e03c      	b.n	8007b90 <HAL_SUBGHZ_ReadBuffer+0xa8>
 8007b16:	68fb      	ldr	r3, [r7, #12]
 8007b18:	2201      	movs	r2, #1
 8007b1a:	715a      	strb	r2, [r3, #5]

    (void)SUBGHZ_CheckDeviceReady(hsubghz);
 8007b1c:	68f8      	ldr	r0, [r7, #12]
 8007b1e:	f000 f997 	bl	8007e50 <SUBGHZ_CheckDeviceReady>

    /* NSS = 0 */
    LL_PWR_SelectSUBGHZSPI_NSS();
 8007b22:	f7ff fd41 	bl	80075a8 <LL_PWR_SelectSUBGHZSPI_NSS>

    (void)SUBGHZSPI_Transmit(hsubghz, SUBGHZ_RADIO_READ_BUFFER);
 8007b26:	211e      	movs	r1, #30
 8007b28:	68f8      	ldr	r0, [r7, #12]
 8007b2a:	f000 f8e3 	bl	8007cf4 <SUBGHZSPI_Transmit>
    (void)SUBGHZSPI_Transmit(hsubghz, Offset);
 8007b2e:	7afb      	ldrb	r3, [r7, #11]
 8007b30:	4619      	mov	r1, r3
 8007b32:	68f8      	ldr	r0, [r7, #12]
 8007b34:	f000 f8de 	bl	8007cf4 <SUBGHZSPI_Transmit>
    (void)SUBGHZSPI_Transmit(hsubghz, 0x00U);
 8007b38:	2100      	movs	r1, #0
 8007b3a:	68f8      	ldr	r0, [r7, #12]
 8007b3c:	f000 f8da 	bl	8007cf4 <SUBGHZSPI_Transmit>

    for (uint16_t i = 0U; i < Size; i++)
 8007b40:	2300      	movs	r3, #0
 8007b42:	82fb      	strh	r3, [r7, #22]
 8007b44:	e009      	b.n	8007b5a <HAL_SUBGHZ_ReadBuffer+0x72>
    {
      (void)SUBGHZSPI_Receive(hsubghz, (pData));
 8007b46:	69b9      	ldr	r1, [r7, #24]
 8007b48:	68f8      	ldr	r0, [r7, #12]
 8007b4a:	f000 f929 	bl	8007da0 <SUBGHZSPI_Receive>
      pData++;
 8007b4e:	69bb      	ldr	r3, [r7, #24]
 8007b50:	3301      	adds	r3, #1
 8007b52:	61bb      	str	r3, [r7, #24]
    for (uint16_t i = 0U; i < Size; i++)
 8007b54:	8afb      	ldrh	r3, [r7, #22]
 8007b56:	3301      	adds	r3, #1
 8007b58:	82fb      	strh	r3, [r7, #22]
 8007b5a:	8afa      	ldrh	r2, [r7, #22]
 8007b5c:	893b      	ldrh	r3, [r7, #8]
 8007b5e:	429a      	cmp	r2, r3
 8007b60:	d3f1      	bcc.n	8007b46 <HAL_SUBGHZ_ReadBuffer+0x5e>
    }

    /* NSS = 1 */
    LL_PWR_UnselectSUBGHZSPI_NSS();
 8007b62:	f7ff fd11 	bl	8007588 <LL_PWR_UnselectSUBGHZSPI_NSS>

    (void)SUBGHZ_WaitOnBusy(hsubghz);
 8007b66:	68f8      	ldr	r0, [r7, #12]
 8007b68:	f000 f996 	bl	8007e98 <SUBGHZ_WaitOnBusy>

    if (hsubghz->ErrorCode != HAL_SUBGHZ_ERROR_NONE)
 8007b6c:	68fb      	ldr	r3, [r7, #12]
 8007b6e:	689b      	ldr	r3, [r3, #8]
 8007b70:	2b00      	cmp	r3, #0
 8007b72:	d002      	beq.n	8007b7a <HAL_SUBGHZ_ReadBuffer+0x92>
    {
      status = HAL_ERROR;
 8007b74:	2301      	movs	r3, #1
 8007b76:	77fb      	strb	r3, [r7, #31]
 8007b78:	e001      	b.n	8007b7e <HAL_SUBGHZ_ReadBuffer+0x96>
    }
    else
    {
      status = HAL_OK;
 8007b7a:	2300      	movs	r3, #0
 8007b7c:	77fb      	strb	r3, [r7, #31]
    }

    hsubghz->State = HAL_SUBGHZ_STATE_READY;
 8007b7e:	68fb      	ldr	r3, [r7, #12]
 8007b80:	2201      	movs	r2, #1
 8007b82:	719a      	strb	r2, [r3, #6]

    /* Process Unlocked */
    __HAL_UNLOCK(hsubghz);
 8007b84:	68fb      	ldr	r3, [r7, #12]
 8007b86:	2200      	movs	r2, #0
 8007b88:	715a      	strb	r2, [r3, #5]

    return status;
 8007b8a:	7ffb      	ldrb	r3, [r7, #31]
 8007b8c:	e000      	b.n	8007b90 <HAL_SUBGHZ_ReadBuffer+0xa8>
  }
  else
  {
    return HAL_BUSY;
 8007b8e:	2302      	movs	r3, #2
  }
}
 8007b90:	4618      	mov	r0, r3
 8007b92:	3720      	adds	r7, #32
 8007b94:	46bd      	mov	sp, r7
 8007b96:	bd80      	pop	{r7, pc}

08007b98 <HAL_SUBGHZ_IRQHandler>:
  * @param  hsubghz pointer to a SUBGHZ_HandleTypeDef structure that contains
  *               the configuration information for the specified SUBGHZ module.
  * @retval None
  */
void HAL_SUBGHZ_IRQHandler(SUBGHZ_HandleTypeDef *hsubghz)
{
 8007b98:	b580      	push	{r7, lr}
 8007b9a:	b084      	sub	sp, #16
 8007b9c:	af00      	add	r7, sp, #0
 8007b9e:	6078      	str	r0, [r7, #4]
  uint8_t tmpisr[2U] = {0U};
 8007ba0:	2300      	movs	r3, #0
 8007ba2:	81bb      	strh	r3, [r7, #12]
  uint16_t itsource;

  /* Retrieve Interrupts from SUBGHZ Irq Register */
  (void)HAL_SUBGHZ_ExecGetCmd(hsubghz, RADIO_GET_IRQSTATUS, tmpisr, 2U);
 8007ba4:	f107 020c 	add.w	r2, r7, #12
 8007ba8:	2302      	movs	r3, #2
 8007baa:	2112      	movs	r1, #18
 8007bac:	6878      	ldr	r0, [r7, #4]
 8007bae:	f7ff fef4 	bl	800799a <HAL_SUBGHZ_ExecGetCmd>
  itsource = tmpisr[0U];
 8007bb2:	7b3b      	ldrb	r3, [r7, #12]
 8007bb4:	81fb      	strh	r3, [r7, #14]
  itsource = (itsource << 8U) | tmpisr[1U];
 8007bb6:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8007bba:	021b      	lsls	r3, r3, #8
 8007bbc:	b21a      	sxth	r2, r3
 8007bbe:	7b7b      	ldrb	r3, [r7, #13]
 8007bc0:	b21b      	sxth	r3, r3
 8007bc2:	4313      	orrs	r3, r2
 8007bc4:	b21b      	sxth	r3, r3
 8007bc6:	81fb      	strh	r3, [r7, #14]

  /* Clear SUBGHZ Irq Register */
  (void)HAL_SUBGHZ_ExecSetCmd(hsubghz, RADIO_CLR_IRQSTATUS, tmpisr, 2U);
 8007bc8:	f107 020c 	add.w	r2, r7, #12
 8007bcc:	2302      	movs	r3, #2
 8007bce:	2102      	movs	r1, #2
 8007bd0:	6878      	ldr	r0, [r7, #4]
 8007bd2:	f7ff fe83 	bl	80078dc <HAL_SUBGHZ_ExecSetCmd>

  /* Packet transmission completed Interrupt */
  if (SUBGHZ_CHECK_IT_SOURCE(itsource, SUBGHZ_IT_TX_CPLT) != RESET)
 8007bd6:	89fb      	ldrh	r3, [r7, #14]
 8007bd8:	f003 0301 	and.w	r3, r3, #1
 8007bdc:	2b00      	cmp	r3, #0
 8007bde:	d002      	beq.n	8007be6 <HAL_SUBGHZ_IRQHandler+0x4e>
  {
#if (USE_HAL_SUBGHZ_REGISTER_CALLBACKS == 1U)
    hsubghz->TxCpltCallback(hsubghz);
#else
    HAL_SUBGHZ_TxCpltCallback(hsubghz);
 8007be0:	6878      	ldr	r0, [r7, #4]
 8007be2:	f013 f815 	bl	801ac10 <HAL_SUBGHZ_TxCpltCallback>
#endif /* USE_HAL_SUBGHZ_REGISTER_CALLBACKS */
  }

  /* Packet received Interrupt */
  if ((SUBGHZ_CHECK_IT_SOURCE(itsource, SUBGHZ_IT_RX_CPLT) != RESET) && \
 8007be6:	89fb      	ldrh	r3, [r7, #14]
 8007be8:	085b      	lsrs	r3, r3, #1
 8007bea:	f003 0301 	and.w	r3, r3, #1
 8007bee:	2b00      	cmp	r3, #0
 8007bf0:	d008      	beq.n	8007c04 <HAL_SUBGHZ_IRQHandler+0x6c>
      (SUBGHZ_CHECK_IT_SOURCE(itsource, SUBGHZ_IT_CRC_ERROR) == RESET))
 8007bf2:	89fb      	ldrh	r3, [r7, #14]
 8007bf4:	099b      	lsrs	r3, r3, #6
 8007bf6:	f003 0301 	and.w	r3, r3, #1
  if ((SUBGHZ_CHECK_IT_SOURCE(itsource, SUBGHZ_IT_RX_CPLT) != RESET) && \
 8007bfa:	2b00      	cmp	r3, #0
 8007bfc:	d102      	bne.n	8007c04 <HAL_SUBGHZ_IRQHandler+0x6c>
  {
#if (USE_HAL_SUBGHZ_REGISTER_CALLBACKS == 1U)
    hsubghz->RxCpltCallback(hsubghz);
#else
    HAL_SUBGHZ_RxCpltCallback(hsubghz);
 8007bfe:	6878      	ldr	r0, [r7, #4]
 8007c00:	f013 f814 	bl	801ac2c <HAL_SUBGHZ_RxCpltCallback>
#endif /* USE_HAL_SUBGHZ_REGISTER_CALLBACKS */
  }

  /* Preamble Detected Interrupt */
  if (SUBGHZ_CHECK_IT_SOURCE(itsource, SUBGHZ_IT_PREAMBLE_DETECTED) != RESET)
 8007c04:	89fb      	ldrh	r3, [r7, #14]
 8007c06:	089b      	lsrs	r3, r3, #2
 8007c08:	f003 0301 	and.w	r3, r3, #1
 8007c0c:	2b00      	cmp	r3, #0
 8007c0e:	d002      	beq.n	8007c16 <HAL_SUBGHZ_IRQHandler+0x7e>
  {
#if (USE_HAL_SUBGHZ_REGISTER_CALLBACKS == 1U)
    hsubghz->PreambleDetectedCallback(hsubghz);
#else
    HAL_SUBGHZ_PreambleDetectedCallback(hsubghz);
 8007c10:	6878      	ldr	r0, [r7, #4]
 8007c12:	f013 f863 	bl	801acdc <HAL_SUBGHZ_PreambleDetectedCallback>
#endif /* USE_HAL_SUBGHZ_REGISTER_CALLBACKS */
  }

  /*  Valid sync word detected Interrupt */
  if (SUBGHZ_CHECK_IT_SOURCE(itsource, SUBGHZ_IT_SYNCWORD_VALID) != RESET)
 8007c16:	89fb      	ldrh	r3, [r7, #14]
 8007c18:	08db      	lsrs	r3, r3, #3
 8007c1a:	f003 0301 	and.w	r3, r3, #1
 8007c1e:	2b00      	cmp	r3, #0
 8007c20:	d002      	beq.n	8007c28 <HAL_SUBGHZ_IRQHandler+0x90>
  {
#if (USE_HAL_SUBGHZ_REGISTER_CALLBACKS == 1U)
    hsubghz->SyncWordValidCallback(hsubghz);
#else
    HAL_SUBGHZ_SyncWordValidCallback(hsubghz);
 8007c22:	6878      	ldr	r0, [r7, #4]
 8007c24:	f013 f868 	bl	801acf8 <HAL_SUBGHZ_SyncWordValidCallback>
#endif /* USE_HAL_SUBGHZ_REGISTER_CALLBACKS */
  }

  /* Valid LoRa header received Interrupt */
  if (SUBGHZ_CHECK_IT_SOURCE(itsource, SUBGHZ_IT_HEADER_VALID) != RESET)
 8007c28:	89fb      	ldrh	r3, [r7, #14]
 8007c2a:	091b      	lsrs	r3, r3, #4
 8007c2c:	f003 0301 	and.w	r3, r3, #1
 8007c30:	2b00      	cmp	r3, #0
 8007c32:	d002      	beq.n	8007c3a <HAL_SUBGHZ_IRQHandler+0xa2>
  {
#if (USE_HAL_SUBGHZ_REGISTER_CALLBACKS == 1U)
    hsubghz->HeaderValidCallback(hsubghz);
#else
    HAL_SUBGHZ_HeaderValidCallback(hsubghz);
 8007c34:	6878      	ldr	r0, [r7, #4]
 8007c36:	f013 f86d 	bl	801ad14 <HAL_SUBGHZ_HeaderValidCallback>
#endif /* USE_HAL_SUBGHZ_REGISTER_CALLBACKS */
  }

  /* LoRa header CRC error Interrupt */
  if (SUBGHZ_CHECK_IT_SOURCE(itsource, SUBGHZ_IT_HEADER_ERROR) != RESET)
 8007c3a:	89fb      	ldrh	r3, [r7, #14]
 8007c3c:	095b      	lsrs	r3, r3, #5
 8007c3e:	f003 0301 	and.w	r3, r3, #1
 8007c42:	2b00      	cmp	r3, #0
 8007c44:	d002      	beq.n	8007c4c <HAL_SUBGHZ_IRQHandler+0xb4>
  {
#if (USE_HAL_SUBGHZ_REGISTER_CALLBACKS == 1U)
    hsubghz->HeaderErrorCallback(hsubghz);
#else
    HAL_SUBGHZ_HeaderErrorCallback(hsubghz);
 8007c46:	6878      	ldr	r0, [r7, #4]
 8007c48:	f013 f83a 	bl	801acc0 <HAL_SUBGHZ_HeaderErrorCallback>
#endif /* USE_HAL_SUBGHZ_REGISTER_CALLBACKS */
  }

  /* Wrong CRC received Interrupt */
  if (SUBGHZ_CHECK_IT_SOURCE(itsource, SUBGHZ_IT_CRC_ERROR) != RESET)
 8007c4c:	89fb      	ldrh	r3, [r7, #14]
 8007c4e:	099b      	lsrs	r3, r3, #6
 8007c50:	f003 0301 	and.w	r3, r3, #1
 8007c54:	2b00      	cmp	r3, #0
 8007c56:	d002      	beq.n	8007c5e <HAL_SUBGHZ_IRQHandler+0xc6>
  {
#if (USE_HAL_SUBGHZ_REGISTER_CALLBACKS == 1U)
    hsubghz->CRCErrorCallback(hsubghz);
#else
    HAL_SUBGHZ_CRCErrorCallback(hsubghz);
 8007c58:	6878      	ldr	r0, [r7, #4]
 8007c5a:	f012 fff5 	bl	801ac48 <HAL_SUBGHZ_CRCErrorCallback>
#endif /* USE_HAL_SUBGHZ_REGISTER_CALLBACKS */
  }

  /* Channel activity detection finished Interrupt */
  if (SUBGHZ_CHECK_IT_SOURCE(itsource, SUBGHZ_IT_CAD_DONE) != RESET)
 8007c5e:	89fb      	ldrh	r3, [r7, #14]
 8007c60:	09db      	lsrs	r3, r3, #7
 8007c62:	f003 0301 	and.w	r3, r3, #1
 8007c66:	2b00      	cmp	r3, #0
 8007c68:	d00e      	beq.n	8007c88 <HAL_SUBGHZ_IRQHandler+0xf0>
    {
      hsubghz->CADStatusCallback(hsubghz, HAL_SUBGHZ_CAD_CLEAR);
    }
#else
    /* Channel activity Detected Interrupt */
    if (SUBGHZ_CHECK_IT_SOURCE(itsource, SUBGHZ_IT_CAD_ACTIVITY_DETECTED) != RESET)
 8007c6a:	89fb      	ldrh	r3, [r7, #14]
 8007c6c:	0a1b      	lsrs	r3, r3, #8
 8007c6e:	f003 0301 	and.w	r3, r3, #1
 8007c72:	2b00      	cmp	r3, #0
 8007c74:	d004      	beq.n	8007c80 <HAL_SUBGHZ_IRQHandler+0xe8>
    {
      HAL_SUBGHZ_CADStatusCallback(hsubghz, HAL_SUBGHZ_CAD_DETECTED);
 8007c76:	2101      	movs	r1, #1
 8007c78:	6878      	ldr	r0, [r7, #4]
 8007c7a:	f012 fff3 	bl	801ac64 <HAL_SUBGHZ_CADStatusCallback>
 8007c7e:	e003      	b.n	8007c88 <HAL_SUBGHZ_IRQHandler+0xf0>
    }
    else
    {
      HAL_SUBGHZ_CADStatusCallback(hsubghz, HAL_SUBGHZ_CAD_CLEAR);
 8007c80:	2100      	movs	r1, #0
 8007c82:	6878      	ldr	r0, [r7, #4]
 8007c84:	f012 ffee 	bl	801ac64 <HAL_SUBGHZ_CADStatusCallback>
    }
#endif /* USE_HAL_SUBGHZ_REGISTER_CALLBACKS */
  }

  /* Rx or Tx Timeout Interrupt */
  if (SUBGHZ_CHECK_IT_SOURCE(itsource, SUBGHZ_IT_RX_TX_TIMEOUT) != RESET)
 8007c88:	89fb      	ldrh	r3, [r7, #14]
 8007c8a:	0a5b      	lsrs	r3, r3, #9
 8007c8c:	f003 0301 	and.w	r3, r3, #1
 8007c90:	2b00      	cmp	r3, #0
 8007c92:	d002      	beq.n	8007c9a <HAL_SUBGHZ_IRQHandler+0x102>
  {
#if (USE_HAL_SUBGHZ_REGISTER_CALLBACKS == 1U)
    hsubghz->RxTxTimeoutCallback(hsubghz);
#else
    HAL_SUBGHZ_RxTxTimeoutCallback(hsubghz);
 8007c94:	6878      	ldr	r0, [r7, #4]
 8007c96:	f013 f803 	bl	801aca0 <HAL_SUBGHZ_RxTxTimeoutCallback>
#endif /* USE_HAL_SUBGHZ_REGISTER_CALLBACKS */
  }

  /* LR_FHSS Hop interrupt */
  if (SUBGHZ_CHECK_IT_SOURCE(itsource, SUBGHZ_IT_LR_FHSS_HOP) != RESET)
 8007c9a:	89fb      	ldrh	r3, [r7, #14]
 8007c9c:	0b9b      	lsrs	r3, r3, #14
 8007c9e:	f003 0301 	and.w	r3, r3, #1
 8007ca2:	2b00      	cmp	r3, #0
 8007ca4:	d002      	beq.n	8007cac <HAL_SUBGHZ_IRQHandler+0x114>
  {
#if (USE_HAL_SUBGHZ_REGISTER_CALLBACKS == 1U)
    hsubghz->LrFhssHopCallback(hsubghz);
#else
    HAL_SUBGHZ_LrFhssHopCallback(hsubghz);
 8007ca6:	6878      	ldr	r0, [r7, #4]
 8007ca8:	f013 f842 	bl	801ad30 <HAL_SUBGHZ_LrFhssHopCallback>
#endif /* USE_HAL_SUBGHZ_REGISTER_CALLBACKS */
  }
}
 8007cac:	bf00      	nop
 8007cae:	3710      	adds	r7, #16
 8007cb0:	46bd      	mov	sp, r7
 8007cb2:	bd80      	pop	{r7, pc}

08007cb4 <SUBGHZSPI_Init>:
  * @brief  Initializes the SUBGHZSPI peripheral
  * @param  BaudratePrescaler SPI Baudrate prescaler
  * @retval None
  */
void SUBGHZSPI_Init(uint32_t BaudratePrescaler)
{
 8007cb4:	b480      	push	{r7}
 8007cb6:	b083      	sub	sp, #12
 8007cb8:	af00      	add	r7, sp, #0
 8007cba:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_SUBGHZ_ALL_INSTANCE(SUBGHZSPI));

  /* Disable SUBGHZSPI Peripheral */
  CLEAR_BIT(SUBGHZSPI->CR1, SPI_CR1_SPE);
 8007cbc:	4b0c      	ldr	r3, [pc, #48]	@ (8007cf0 <SUBGHZSPI_Init+0x3c>)
 8007cbe:	681b      	ldr	r3, [r3, #0]
 8007cc0:	4a0b      	ldr	r2, [pc, #44]	@ (8007cf0 <SUBGHZSPI_Init+0x3c>)
 8007cc2:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8007cc6:	6013      	str	r3, [r2, #0]
   *       NSS management: Internal (Done with External bit inside PWR        *
   *  Communication speed: BaudratePrescaler                             *
   *            First bit: MSB                                                *
   *      CRC calculation: Disable                                            *
   *--------------------------------------------------------------------------*/
  WRITE_REG(SUBGHZSPI->CR1, (SPI_CR1_MSTR | SPI_CR1_SSI | BaudratePrescaler | SPI_CR1_SSM));
 8007cc8:	4a09      	ldr	r2, [pc, #36]	@ (8007cf0 <SUBGHZSPI_Init+0x3c>)
 8007cca:	687b      	ldr	r3, [r7, #4]
 8007ccc:	f443 7341 	orr.w	r3, r3, #772	@ 0x304
 8007cd0:	6013      	str	r3, [r2, #0]
   *            Data Size: 8bits                                              *
   *              TI Mode: Disable                                            *
   *            NSS Pulse: Disable                                            *
   *    Rx FIFO Threshold: 8bits                                              *
   *--------------------------------------------------------------------------*/
  WRITE_REG(SUBGHZSPI->CR2, (SPI_CR2_FRXTH |  SPI_CR2_DS_0 | SPI_CR2_DS_1 | SPI_CR2_DS_2));
 8007cd2:	4b07      	ldr	r3, [pc, #28]	@ (8007cf0 <SUBGHZSPI_Init+0x3c>)
 8007cd4:	f44f 52b8 	mov.w	r2, #5888	@ 0x1700
 8007cd8:	605a      	str	r2, [r3, #4]

  /* Enable SUBGHZSPI Peripheral */
  SET_BIT(SUBGHZSPI->CR1, SPI_CR1_SPE);
 8007cda:	4b05      	ldr	r3, [pc, #20]	@ (8007cf0 <SUBGHZSPI_Init+0x3c>)
 8007cdc:	681b      	ldr	r3, [r3, #0]
 8007cde:	4a04      	ldr	r2, [pc, #16]	@ (8007cf0 <SUBGHZSPI_Init+0x3c>)
 8007ce0:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8007ce4:	6013      	str	r3, [r2, #0]
}
 8007ce6:	bf00      	nop
 8007ce8:	370c      	adds	r7, #12
 8007cea:	46bd      	mov	sp, r7
 8007cec:	bc80      	pop	{r7}
 8007cee:	4770      	bx	lr
 8007cf0:	58010000 	.word	0x58010000

08007cf4 <SUBGHZSPI_Transmit>:
  * @param  Data  data to transmit
  * @retval HAL status
  */
HAL_StatusTypeDef SUBGHZSPI_Transmit(SUBGHZ_HandleTypeDef *hsubghz,
                                     uint8_t Data)
{
 8007cf4:	b480      	push	{r7}
 8007cf6:	b087      	sub	sp, #28
 8007cf8:	af00      	add	r7, sp, #0
 8007cfa:	6078      	str	r0, [r7, #4]
 8007cfc:	460b      	mov	r3, r1
 8007cfe:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef status = HAL_OK;
 8007d00:	2300      	movs	r3, #0
 8007d02:	75fb      	strb	r3, [r7, #23]
  __IO uint32_t count;

  /* Handle Tx transmission from SUBGHZSPI peripheral to Radio ****************/
  /* Initialize Timeout */
  count = SUBGHZ_DEFAULT_TIMEOUT * SUBGHZ_DEFAULT_LOOP_TIME;
 8007d04:	4b23      	ldr	r3, [pc, #140]	@ (8007d94 <SUBGHZSPI_Transmit+0xa0>)
 8007d06:	681a      	ldr	r2, [r3, #0]
 8007d08:	4613      	mov	r3, r2
 8007d0a:	00db      	lsls	r3, r3, #3
 8007d0c:	1a9b      	subs	r3, r3, r2
 8007d0e:	009b      	lsls	r3, r3, #2
 8007d10:	0cdb      	lsrs	r3, r3, #19
 8007d12:	2264      	movs	r2, #100	@ 0x64
 8007d14:	fb02 f303 	mul.w	r3, r2, r3
 8007d18:	60fb      	str	r3, [r7, #12]

  /* Wait until TXE flag is set */
  do
  {
    if (count == 0U)
 8007d1a:	68fb      	ldr	r3, [r7, #12]
 8007d1c:	2b00      	cmp	r3, #0
 8007d1e:	d105      	bne.n	8007d2c <SUBGHZSPI_Transmit+0x38>
    {
      status = HAL_ERROR;
 8007d20:	2301      	movs	r3, #1
 8007d22:	75fb      	strb	r3, [r7, #23]
      hsubghz->ErrorCode = HAL_SUBGHZ_ERROR_TIMEOUT;
 8007d24:	687b      	ldr	r3, [r7, #4]
 8007d26:	2201      	movs	r2, #1
 8007d28:	609a      	str	r2, [r3, #8]
      break;
 8007d2a:	e008      	b.n	8007d3e <SUBGHZSPI_Transmit+0x4a>
    }
    count--;
 8007d2c:	68fb      	ldr	r3, [r7, #12]
 8007d2e:	3b01      	subs	r3, #1
 8007d30:	60fb      	str	r3, [r7, #12]
  } while (READ_BIT(SUBGHZSPI->SR, SPI_SR_TXE) != (SPI_SR_TXE));
 8007d32:	4b19      	ldr	r3, [pc, #100]	@ (8007d98 <SUBGHZSPI_Transmit+0xa4>)
 8007d34:	689b      	ldr	r3, [r3, #8]
 8007d36:	f003 0302 	and.w	r3, r3, #2
 8007d3a:	2b02      	cmp	r3, #2
 8007d3c:	d1ed      	bne.n	8007d1a <SUBGHZSPI_Transmit+0x26>

  /* Transmit Data*/
#if defined (__GNUC__)
  __IO uint8_t *spidr = ((__IO uint8_t *)&SUBGHZSPI->DR);
 8007d3e:	4b17      	ldr	r3, [pc, #92]	@ (8007d9c <SUBGHZSPI_Transmit+0xa8>)
 8007d40:	613b      	str	r3, [r7, #16]
  *spidr = Data;
 8007d42:	693b      	ldr	r3, [r7, #16]
 8007d44:	78fa      	ldrb	r2, [r7, #3]
 8007d46:	701a      	strb	r2, [r3, #0]
  *((__IO uint8_t *)&SUBGHZSPI->DR) = Data;
#endif /* __GNUC__ */

  /* Handle Rx transmission from SUBGHZSPI peripheral to Radio ****************/
  /* Initialize Timeout */
  count = SUBGHZ_DEFAULT_TIMEOUT * SUBGHZ_DEFAULT_LOOP_TIME;
 8007d48:	4b12      	ldr	r3, [pc, #72]	@ (8007d94 <SUBGHZSPI_Transmit+0xa0>)
 8007d4a:	681a      	ldr	r2, [r3, #0]
 8007d4c:	4613      	mov	r3, r2
 8007d4e:	00db      	lsls	r3, r3, #3
 8007d50:	1a9b      	subs	r3, r3, r2
 8007d52:	009b      	lsls	r3, r3, #2
 8007d54:	0cdb      	lsrs	r3, r3, #19
 8007d56:	2264      	movs	r2, #100	@ 0x64
 8007d58:	fb02 f303 	mul.w	r3, r2, r3
 8007d5c:	60fb      	str	r3, [r7, #12]

  /* Wait until RXNE flag is set */
  do
  {
    if (count == 0U)
 8007d5e:	68fb      	ldr	r3, [r7, #12]
 8007d60:	2b00      	cmp	r3, #0
 8007d62:	d105      	bne.n	8007d70 <SUBGHZSPI_Transmit+0x7c>
    {
      status = HAL_ERROR;
 8007d64:	2301      	movs	r3, #1
 8007d66:	75fb      	strb	r3, [r7, #23]
      hsubghz->ErrorCode = HAL_SUBGHZ_ERROR_TIMEOUT;
 8007d68:	687b      	ldr	r3, [r7, #4]
 8007d6a:	2201      	movs	r2, #1
 8007d6c:	609a      	str	r2, [r3, #8]
      break;
 8007d6e:	e008      	b.n	8007d82 <SUBGHZSPI_Transmit+0x8e>
    }
    count--;
 8007d70:	68fb      	ldr	r3, [r7, #12]
 8007d72:	3b01      	subs	r3, #1
 8007d74:	60fb      	str	r3, [r7, #12]
  } while (READ_BIT(SUBGHZSPI->SR, SPI_SR_RXNE) != (SPI_SR_RXNE));
 8007d76:	4b08      	ldr	r3, [pc, #32]	@ (8007d98 <SUBGHZSPI_Transmit+0xa4>)
 8007d78:	689b      	ldr	r3, [r3, #8]
 8007d7a:	f003 0301 	and.w	r3, r3, #1
 8007d7e:	2b01      	cmp	r3, #1
 8007d80:	d1ed      	bne.n	8007d5e <SUBGHZSPI_Transmit+0x6a>

  /* Flush Rx data */
  READ_REG(SUBGHZSPI->DR);
 8007d82:	4b05      	ldr	r3, [pc, #20]	@ (8007d98 <SUBGHZSPI_Transmit+0xa4>)
 8007d84:	68db      	ldr	r3, [r3, #12]

  return status;
 8007d86:	7dfb      	ldrb	r3, [r7, #23]
}
 8007d88:	4618      	mov	r0, r3
 8007d8a:	371c      	adds	r7, #28
 8007d8c:	46bd      	mov	sp, r7
 8007d8e:	bc80      	pop	{r7}
 8007d90:	4770      	bx	lr
 8007d92:	bf00      	nop
 8007d94:	20000000 	.word	0x20000000
 8007d98:	58010000 	.word	0x58010000
 8007d9c:	5801000c 	.word	0x5801000c

08007da0 <SUBGHZSPI_Receive>:
  * @param  pData  pointer on data to receive
  * @retval HAL status
  */
HAL_StatusTypeDef SUBGHZSPI_Receive(SUBGHZ_HandleTypeDef *hsubghz,
                                    uint8_t *pData)
{
 8007da0:	b480      	push	{r7}
 8007da2:	b087      	sub	sp, #28
 8007da4:	af00      	add	r7, sp, #0
 8007da6:	6078      	str	r0, [r7, #4]
 8007da8:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8007daa:	2300      	movs	r3, #0
 8007dac:	75fb      	strb	r3, [r7, #23]
  __IO uint32_t count;

  /* Handle Tx transmission from SUBGHZSPI peripheral to Radio ****************/
  /* Initialize Timeout */
  count = SUBGHZ_DEFAULT_TIMEOUT * SUBGHZ_DEFAULT_LOOP_TIME;
 8007dae:	4b25      	ldr	r3, [pc, #148]	@ (8007e44 <SUBGHZSPI_Receive+0xa4>)
 8007db0:	681a      	ldr	r2, [r3, #0]
 8007db2:	4613      	mov	r3, r2
 8007db4:	00db      	lsls	r3, r3, #3
 8007db6:	1a9b      	subs	r3, r3, r2
 8007db8:	009b      	lsls	r3, r3, #2
 8007dba:	0cdb      	lsrs	r3, r3, #19
 8007dbc:	2264      	movs	r2, #100	@ 0x64
 8007dbe:	fb02 f303 	mul.w	r3, r2, r3
 8007dc2:	60fb      	str	r3, [r7, #12]

  /* Wait until TXE flag is set */
  do
  {
    if (count == 0U)
 8007dc4:	68fb      	ldr	r3, [r7, #12]
 8007dc6:	2b00      	cmp	r3, #0
 8007dc8:	d105      	bne.n	8007dd6 <SUBGHZSPI_Receive+0x36>
    {
      status = HAL_ERROR;
 8007dca:	2301      	movs	r3, #1
 8007dcc:	75fb      	strb	r3, [r7, #23]
      hsubghz->ErrorCode = HAL_SUBGHZ_ERROR_TIMEOUT;
 8007dce:	687b      	ldr	r3, [r7, #4]
 8007dd0:	2201      	movs	r2, #1
 8007dd2:	609a      	str	r2, [r3, #8]
      break;
 8007dd4:	e008      	b.n	8007de8 <SUBGHZSPI_Receive+0x48>
    }
    count--;
 8007dd6:	68fb      	ldr	r3, [r7, #12]
 8007dd8:	3b01      	subs	r3, #1
 8007dda:	60fb      	str	r3, [r7, #12]
  } while (READ_BIT(SUBGHZSPI->SR, SPI_SR_TXE) != (SPI_SR_TXE));
 8007ddc:	4b1a      	ldr	r3, [pc, #104]	@ (8007e48 <SUBGHZSPI_Receive+0xa8>)
 8007dde:	689b      	ldr	r3, [r3, #8]
 8007de0:	f003 0302 	and.w	r3, r3, #2
 8007de4:	2b02      	cmp	r3, #2
 8007de6:	d1ed      	bne.n	8007dc4 <SUBGHZSPI_Receive+0x24>

  /* Transmit Data*/
#if defined (__GNUC__)
  __IO uint8_t *spidr = ((__IO uint8_t *)&SUBGHZSPI->DR);
 8007de8:	4b18      	ldr	r3, [pc, #96]	@ (8007e4c <SUBGHZSPI_Receive+0xac>)
 8007dea:	613b      	str	r3, [r7, #16]
  *spidr = SUBGHZ_DUMMY_DATA;
 8007dec:	693b      	ldr	r3, [r7, #16]
 8007dee:	22ff      	movs	r2, #255	@ 0xff
 8007df0:	701a      	strb	r2, [r3, #0]
  *((__IO uint8_t *)&SUBGHZSPI->DR) = SUBGHZ_DUMMY_DATA;
#endif /* __GNUC__ */

  /* Handle Rx transmission from SUBGHZSPI peripheral to Radio ****************/
  /* Initialize Timeout */
  count = SUBGHZ_DEFAULT_TIMEOUT * SUBGHZ_DEFAULT_LOOP_TIME;
 8007df2:	4b14      	ldr	r3, [pc, #80]	@ (8007e44 <SUBGHZSPI_Receive+0xa4>)
 8007df4:	681a      	ldr	r2, [r3, #0]
 8007df6:	4613      	mov	r3, r2
 8007df8:	00db      	lsls	r3, r3, #3
 8007dfa:	1a9b      	subs	r3, r3, r2
 8007dfc:	009b      	lsls	r3, r3, #2
 8007dfe:	0cdb      	lsrs	r3, r3, #19
 8007e00:	2264      	movs	r2, #100	@ 0x64
 8007e02:	fb02 f303 	mul.w	r3, r2, r3
 8007e06:	60fb      	str	r3, [r7, #12]

  /* Wait until RXNE flag is set */
  do
  {
    if (count == 0U)
 8007e08:	68fb      	ldr	r3, [r7, #12]
 8007e0a:	2b00      	cmp	r3, #0
 8007e0c:	d105      	bne.n	8007e1a <SUBGHZSPI_Receive+0x7a>
    {
      status = HAL_ERROR;
 8007e0e:	2301      	movs	r3, #1
 8007e10:	75fb      	strb	r3, [r7, #23]
      hsubghz->ErrorCode = HAL_SUBGHZ_ERROR_TIMEOUT;
 8007e12:	687b      	ldr	r3, [r7, #4]
 8007e14:	2201      	movs	r2, #1
 8007e16:	609a      	str	r2, [r3, #8]
      break;
 8007e18:	e008      	b.n	8007e2c <SUBGHZSPI_Receive+0x8c>
    }
    count--;
 8007e1a:	68fb      	ldr	r3, [r7, #12]
 8007e1c:	3b01      	subs	r3, #1
 8007e1e:	60fb      	str	r3, [r7, #12]
  } while (READ_BIT(SUBGHZSPI->SR, SPI_SR_RXNE) != (SPI_SR_RXNE));
 8007e20:	4b09      	ldr	r3, [pc, #36]	@ (8007e48 <SUBGHZSPI_Receive+0xa8>)
 8007e22:	689b      	ldr	r3, [r3, #8]
 8007e24:	f003 0301 	and.w	r3, r3, #1
 8007e28:	2b01      	cmp	r3, #1
 8007e2a:	d1ed      	bne.n	8007e08 <SUBGHZSPI_Receive+0x68>

  /* Retrieve pData */
  *pData = (uint8_t)(READ_REG(SUBGHZSPI->DR));
 8007e2c:	4b06      	ldr	r3, [pc, #24]	@ (8007e48 <SUBGHZSPI_Receive+0xa8>)
 8007e2e:	68db      	ldr	r3, [r3, #12]
 8007e30:	b2da      	uxtb	r2, r3
 8007e32:	683b      	ldr	r3, [r7, #0]
 8007e34:	701a      	strb	r2, [r3, #0]

  return status;
 8007e36:	7dfb      	ldrb	r3, [r7, #23]
}
 8007e38:	4618      	mov	r0, r3
 8007e3a:	371c      	adds	r7, #28
 8007e3c:	46bd      	mov	sp, r7
 8007e3e:	bc80      	pop	{r7}
 8007e40:	4770      	bx	lr
 8007e42:	bf00      	nop
 8007e44:	20000000 	.word	0x20000000
 8007e48:	58010000 	.word	0x58010000
 8007e4c:	5801000c 	.word	0x5801000c

08007e50 <SUBGHZ_CheckDeviceReady>:
  * @param  hsubghz pointer to a SUBGHZ_HandleTypeDef structure that contains
  *         the handle information for SUBGHZ module.
  * @retval HAL status
  */
HAL_StatusTypeDef SUBGHZ_CheckDeviceReady(SUBGHZ_HandleTypeDef *hsubghz)
{
 8007e50:	b580      	push	{r7, lr}
 8007e52:	b084      	sub	sp, #16
 8007e54:	af00      	add	r7, sp, #0
 8007e56:	6078      	str	r0, [r7, #4]
  __IO uint32_t count;

  /* Wakeup radio in case of sleep mode: Select-Unselect radio */
  if (hsubghz->DeepSleep == SUBGHZ_DEEP_SLEEP_ENABLE)
 8007e58:	687b      	ldr	r3, [r7, #4]
 8007e5a:	791b      	ldrb	r3, [r3, #4]
 8007e5c:	2b01      	cmp	r3, #1
 8007e5e:	d111      	bne.n	8007e84 <SUBGHZ_CheckDeviceReady+0x34>
  {
    /* Initialize NSS switch Delay */
    count  = SUBGHZ_NSS_LOOP_TIME;
 8007e60:	4b0c      	ldr	r3, [pc, #48]	@ (8007e94 <SUBGHZ_CheckDeviceReady+0x44>)
 8007e62:	681a      	ldr	r2, [r3, #0]
 8007e64:	4613      	mov	r3, r2
 8007e66:	005b      	lsls	r3, r3, #1
 8007e68:	4413      	add	r3, r2
 8007e6a:	00db      	lsls	r3, r3, #3
 8007e6c:	0c1b      	lsrs	r3, r3, #16
 8007e6e:	60fb      	str	r3, [r7, #12]

    /* NSS = 0; */
    LL_PWR_SelectSUBGHZSPI_NSS();
 8007e70:	f7ff fb9a 	bl	80075a8 <LL_PWR_SelectSUBGHZSPI_NSS>

    /* Wait Radio wakeup */
    do
    {
      count--;
 8007e74:	68fb      	ldr	r3, [r7, #12]
 8007e76:	3b01      	subs	r3, #1
 8007e78:	60fb      	str	r3, [r7, #12]
    } while (count != 0UL);
 8007e7a:	68fb      	ldr	r3, [r7, #12]
 8007e7c:	2b00      	cmp	r3, #0
 8007e7e:	d1f9      	bne.n	8007e74 <SUBGHZ_CheckDeviceReady+0x24>

    /* NSS = 1 */
    LL_PWR_UnselectSUBGHZSPI_NSS();
 8007e80:	f7ff fb82 	bl	8007588 <LL_PWR_UnselectSUBGHZSPI_NSS>
  }
  return (SUBGHZ_WaitOnBusy(hsubghz));
 8007e84:	6878      	ldr	r0, [r7, #4]
 8007e86:	f000 f807 	bl	8007e98 <SUBGHZ_WaitOnBusy>
 8007e8a:	4603      	mov	r3, r0
}
 8007e8c:	4618      	mov	r0, r3
 8007e8e:	3710      	adds	r7, #16
 8007e90:	46bd      	mov	sp, r7
 8007e92:	bd80      	pop	{r7, pc}
 8007e94:	20000000 	.word	0x20000000

08007e98 <SUBGHZ_WaitOnBusy>:
  * @param  hsubghz pointer to a SUBGHZ_HandleTypeDef structure that contains
  *         the handle information for SUBGHZ module.
  * @retval HAL status
  */
HAL_StatusTypeDef SUBGHZ_WaitOnBusy(SUBGHZ_HandleTypeDef *hsubghz)
{
 8007e98:	b580      	push	{r7, lr}
 8007e9a:	b086      	sub	sp, #24
 8007e9c:	af00      	add	r7, sp, #0
 8007e9e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status;
  __IO uint32_t count;
  uint32_t mask;

  status = HAL_OK;
 8007ea0:	2300      	movs	r3, #0
 8007ea2:	75fb      	strb	r3, [r7, #23]
  count  = SUBGHZ_DEFAULT_TIMEOUT * SUBGHZ_RFBUSY_LOOP_TIME;
 8007ea4:	4b12      	ldr	r3, [pc, #72]	@ (8007ef0 <SUBGHZ_WaitOnBusy+0x58>)
 8007ea6:	681a      	ldr	r2, [r3, #0]
 8007ea8:	4613      	mov	r3, r2
 8007eaa:	005b      	lsls	r3, r3, #1
 8007eac:	4413      	add	r3, r2
 8007eae:	00db      	lsls	r3, r3, #3
 8007eb0:	0d1b      	lsrs	r3, r3, #20
 8007eb2:	2264      	movs	r2, #100	@ 0x64
 8007eb4:	fb02 f303 	mul.w	r3, r2, r3
 8007eb8:	60fb      	str	r3, [r7, #12]

  /* Wait until Busy signal is set */
  do
  {
    mask = LL_PWR_IsActiveFlag_RFBUSYMS();
 8007eba:	f7ff fba3 	bl	8007604 <LL_PWR_IsActiveFlag_RFBUSYMS>
 8007ebe:	6138      	str	r0, [r7, #16]

    if (count == 0U)
 8007ec0:	68fb      	ldr	r3, [r7, #12]
 8007ec2:	2b00      	cmp	r3, #0
 8007ec4:	d105      	bne.n	8007ed2 <SUBGHZ_WaitOnBusy+0x3a>
    {
      status  = HAL_ERROR;
 8007ec6:	2301      	movs	r3, #1
 8007ec8:	75fb      	strb	r3, [r7, #23]
      hsubghz->ErrorCode = HAL_SUBGHZ_ERROR_RF_BUSY;
 8007eca:	687b      	ldr	r3, [r7, #4]
 8007ecc:	2202      	movs	r2, #2
 8007ece:	609a      	str	r2, [r3, #8]
      break;
 8007ed0:	e009      	b.n	8007ee6 <SUBGHZ_WaitOnBusy+0x4e>
    }
    count--;
 8007ed2:	68fb      	ldr	r3, [r7, #12]
 8007ed4:	3b01      	subs	r3, #1
 8007ed6:	60fb      	str	r3, [r7, #12]
  } while ((LL_PWR_IsActiveFlag_RFBUSYS()& mask) == 1UL);
 8007ed8:	f7ff fb82 	bl	80075e0 <LL_PWR_IsActiveFlag_RFBUSYS>
 8007edc:	4602      	mov	r2, r0
 8007ede:	693b      	ldr	r3, [r7, #16]
 8007ee0:	4013      	ands	r3, r2
 8007ee2:	2b01      	cmp	r3, #1
 8007ee4:	d0e9      	beq.n	8007eba <SUBGHZ_WaitOnBusy+0x22>

  return status;
 8007ee6:	7dfb      	ldrb	r3, [r7, #23]
}
 8007ee8:	4618      	mov	r0, r3
 8007eea:	3718      	adds	r7, #24
 8007eec:	46bd      	mov	sp, r7
 8007eee:	bd80      	pop	{r7, pc}
 8007ef0:	20000000 	.word	0x20000000

08007ef4 <LL_RCC_GetUSARTClockSource>:
{
 8007ef4:	b480      	push	{r7}
 8007ef6:	b083      	sub	sp, #12
 8007ef8:	af00      	add	r7, sp, #0
 8007efa:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(RCC->CCIPR, USARTx) | (USARTx << 16));
 8007efc:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8007f00:	f8d3 2088 	ldr.w	r2, [r3, #136]	@ 0x88
 8007f04:	687b      	ldr	r3, [r7, #4]
 8007f06:	401a      	ands	r2, r3
 8007f08:	687b      	ldr	r3, [r7, #4]
 8007f0a:	041b      	lsls	r3, r3, #16
 8007f0c:	4313      	orrs	r3, r2
}
 8007f0e:	4618      	mov	r0, r3
 8007f10:	370c      	adds	r7, #12
 8007f12:	46bd      	mov	sp, r7
 8007f14:	bc80      	pop	{r7}
 8007f16:	4770      	bx	lr

08007f18 <LL_RCC_GetLPUARTClockSource>:
{
 8007f18:	b480      	push	{r7}
 8007f1a:	b083      	sub	sp, #12
 8007f1c:	af00      	add	r7, sp, #0
 8007f1e:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(RCC->CCIPR, LPUARTx));
 8007f20:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8007f24:	f8d3 2088 	ldr.w	r2, [r3, #136]	@ 0x88
 8007f28:	687b      	ldr	r3, [r7, #4]
 8007f2a:	4013      	ands	r3, r2
}
 8007f2c:	4618      	mov	r0, r3
 8007f2e:	370c      	adds	r7, #12
 8007f30:	46bd      	mov	sp, r7
 8007f32:	bc80      	pop	{r7}
 8007f34:	4770      	bx	lr

08007f36 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8007f36:	b580      	push	{r7, lr}
 8007f38:	b082      	sub	sp, #8
 8007f3a:	af00      	add	r7, sp, #0
 8007f3c:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8007f3e:	687b      	ldr	r3, [r7, #4]
 8007f40:	2b00      	cmp	r3, #0
 8007f42:	d101      	bne.n	8007f48 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8007f44:	2301      	movs	r3, #1
 8007f46:	e042      	b.n	8007fce <HAL_UART_Init+0x98>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8007f48:	687b      	ldr	r3, [r7, #4]
 8007f4a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8007f4e:	2b00      	cmp	r3, #0
 8007f50:	d106      	bne.n	8007f60 <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8007f52:	687b      	ldr	r3, [r7, #4]
 8007f54:	2200      	movs	r2, #0
 8007f56:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8007f5a:	6878      	ldr	r0, [r7, #4]
 8007f5c:	f7fa fd34 	bl	80029c8 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8007f60:	687b      	ldr	r3, [r7, #4]
 8007f62:	2224      	movs	r2, #36	@ 0x24
 8007f64:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  __HAL_UART_DISABLE(huart);
 8007f68:	687b      	ldr	r3, [r7, #4]
 8007f6a:	681b      	ldr	r3, [r3, #0]
 8007f6c:	681a      	ldr	r2, [r3, #0]
 8007f6e:	687b      	ldr	r3, [r7, #4]
 8007f70:	681b      	ldr	r3, [r3, #0]
 8007f72:	f022 0201 	bic.w	r2, r2, #1
 8007f76:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8007f78:	687b      	ldr	r3, [r7, #4]
 8007f7a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007f7c:	2b00      	cmp	r3, #0
 8007f7e:	d002      	beq.n	8007f86 <HAL_UART_Init+0x50>
  {
    UART_AdvFeatureConfig(huart);
 8007f80:	6878      	ldr	r0, [r7, #4]
 8007f82:	f000 feab 	bl	8008cdc <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8007f86:	6878      	ldr	r0, [r7, #4]
 8007f88:	f000 fc34 	bl	80087f4 <UART_SetConfig>
 8007f8c:	4603      	mov	r3, r0
 8007f8e:	2b01      	cmp	r3, #1
 8007f90:	d101      	bne.n	8007f96 <HAL_UART_Init+0x60>
  {
    return HAL_ERROR;
 8007f92:	2301      	movs	r3, #1
 8007f94:	e01b      	b.n	8007fce <HAL_UART_Init+0x98>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8007f96:	687b      	ldr	r3, [r7, #4]
 8007f98:	681b      	ldr	r3, [r3, #0]
 8007f9a:	685a      	ldr	r2, [r3, #4]
 8007f9c:	687b      	ldr	r3, [r7, #4]
 8007f9e:	681b      	ldr	r3, [r3, #0]
 8007fa0:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8007fa4:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8007fa6:	687b      	ldr	r3, [r7, #4]
 8007fa8:	681b      	ldr	r3, [r3, #0]
 8007faa:	689a      	ldr	r2, [r3, #8]
 8007fac:	687b      	ldr	r3, [r7, #4]
 8007fae:	681b      	ldr	r3, [r3, #0]
 8007fb0:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8007fb4:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8007fb6:	687b      	ldr	r3, [r7, #4]
 8007fb8:	681b      	ldr	r3, [r3, #0]
 8007fba:	681a      	ldr	r2, [r3, #0]
 8007fbc:	687b      	ldr	r3, [r7, #4]
 8007fbe:	681b      	ldr	r3, [r3, #0]
 8007fc0:	f042 0201 	orr.w	r2, r2, #1
 8007fc4:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8007fc6:	6878      	ldr	r0, [r7, #4]
 8007fc8:	f000 ff29 	bl	8008e1e <UART_CheckIdleState>
 8007fcc:	4603      	mov	r3, r0
}
 8007fce:	4618      	mov	r0, r3
 8007fd0:	3708      	adds	r7, #8
 8007fd2:	46bd      	mov	sp, r7
 8007fd4:	bd80      	pop	{r7, pc}
	...

08007fd8 <HAL_UART_Receive_IT>:
  * @param pData Pointer to data buffer (u8 or u16 data elements).
  * @param Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8007fd8:	b580      	push	{r7, lr}
 8007fda:	b08a      	sub	sp, #40	@ 0x28
 8007fdc:	af00      	add	r7, sp, #0
 8007fde:	60f8      	str	r0, [r7, #12]
 8007fe0:	60b9      	str	r1, [r7, #8]
 8007fe2:	4613      	mov	r3, r2
 8007fe4:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8007fe6:	68fb      	ldr	r3, [r7, #12]
 8007fe8:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8007fec:	2b20      	cmp	r3, #32
 8007fee:	d137      	bne.n	8008060 <HAL_UART_Receive_IT+0x88>
  {
    if ((pData == NULL) || (Size == 0U))
 8007ff0:	68bb      	ldr	r3, [r7, #8]
 8007ff2:	2b00      	cmp	r3, #0
 8007ff4:	d002      	beq.n	8007ffc <HAL_UART_Receive_IT+0x24>
 8007ff6:	88fb      	ldrh	r3, [r7, #6]
 8007ff8:	2b00      	cmp	r3, #0
 8007ffa:	d101      	bne.n	8008000 <HAL_UART_Receive_IT+0x28>
    {
      return HAL_ERROR;
 8007ffc:	2301      	movs	r3, #1
 8007ffe:	e030      	b.n	8008062 <HAL_UART_Receive_IT+0x8a>
      }
    }

#endif /* CORE_CM0PLUS */
    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8008000:	68fb      	ldr	r3, [r7, #12]
 8008002:	2200      	movs	r2, #0
 8008004:	66da      	str	r2, [r3, #108]	@ 0x6c

    if (!(IS_LPUART_INSTANCE(huart->Instance)))
 8008006:	68fb      	ldr	r3, [r7, #12]
 8008008:	681b      	ldr	r3, [r3, #0]
 800800a:	4a18      	ldr	r2, [pc, #96]	@ (800806c <HAL_UART_Receive_IT+0x94>)
 800800c:	4293      	cmp	r3, r2
 800800e:	d01f      	beq.n	8008050 <HAL_UART_Receive_IT+0x78>
    {
      /* Check that USART RTOEN bit is set */
      if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 8008010:	68fb      	ldr	r3, [r7, #12]
 8008012:	681b      	ldr	r3, [r3, #0]
 8008014:	685b      	ldr	r3, [r3, #4]
 8008016:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800801a:	2b00      	cmp	r3, #0
 800801c:	d018      	beq.n	8008050 <HAL_UART_Receive_IT+0x78>
      {
        /* Enable the UART Receiver Timeout Interrupt */
        ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 800801e:	68fb      	ldr	r3, [r7, #12]
 8008020:	681b      	ldr	r3, [r3, #0]
 8008022:	617b      	str	r3, [r7, #20]
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008024:	697b      	ldr	r3, [r7, #20]
 8008026:	e853 3f00 	ldrex	r3, [r3]
 800802a:	613b      	str	r3, [r7, #16]
   return(result);
 800802c:	693b      	ldr	r3, [r7, #16]
 800802e:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 8008032:	627b      	str	r3, [r7, #36]	@ 0x24
 8008034:	68fb      	ldr	r3, [r7, #12]
 8008036:	681b      	ldr	r3, [r3, #0]
 8008038:	461a      	mov	r2, r3
 800803a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800803c:	623b      	str	r3, [r7, #32]
 800803e:	61fa      	str	r2, [r7, #28]
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008040:	69f9      	ldr	r1, [r7, #28]
 8008042:	6a3a      	ldr	r2, [r7, #32]
 8008044:	e841 2300 	strex	r3, r2, [r1]
 8008048:	61bb      	str	r3, [r7, #24]
   return(result);
 800804a:	69bb      	ldr	r3, [r7, #24]
 800804c:	2b00      	cmp	r3, #0
 800804e:	d1e6      	bne.n	800801e <HAL_UART_Receive_IT+0x46>
      }
    }

    return (UART_Start_Receive_IT(huart, pData, Size));
 8008050:	88fb      	ldrh	r3, [r7, #6]
 8008052:	461a      	mov	r2, r3
 8008054:	68b9      	ldr	r1, [r7, #8]
 8008056:	68f8      	ldr	r0, [r7, #12]
 8008058:	f000 fffe 	bl	8009058 <UART_Start_Receive_IT>
 800805c:	4603      	mov	r3, r0
 800805e:	e000      	b.n	8008062 <HAL_UART_Receive_IT+0x8a>
  }
  else
  {
    return HAL_BUSY;
 8008060:	2302      	movs	r3, #2
  }
}
 8008062:	4618      	mov	r0, r3
 8008064:	3728      	adds	r7, #40	@ 0x28
 8008066:	46bd      	mov	sp, r7
 8008068:	bd80      	pop	{r7, pc}
 800806a:	bf00      	nop
 800806c:	40008000 	.word	0x40008000

08008070 <HAL_UART_Transmit_DMA>:
  * @param pData Pointer to data buffer (u8 or u16 data elements).
  * @param Size  Amount of data elements (u8 or u16) to be sent.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit_DMA(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size)
{
 8008070:	b580      	push	{r7, lr}
 8008072:	b08a      	sub	sp, #40	@ 0x28
 8008074:	af00      	add	r7, sp, #0
 8008076:	60f8      	str	r0, [r7, #12]
 8008078:	60b9      	str	r1, [r7, #8]
 800807a:	4613      	mov	r3, r2
 800807c:	80fb      	strh	r3, [r7, #6]
  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 800807e:	68fb      	ldr	r3, [r7, #12]
 8008080:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8008084:	2b20      	cmp	r3, #32
 8008086:	d167      	bne.n	8008158 <HAL_UART_Transmit_DMA+0xe8>
  {
    if ((pData == NULL) || (Size == 0U))
 8008088:	68bb      	ldr	r3, [r7, #8]
 800808a:	2b00      	cmp	r3, #0
 800808c:	d002      	beq.n	8008094 <HAL_UART_Transmit_DMA+0x24>
 800808e:	88fb      	ldrh	r3, [r7, #6]
 8008090:	2b00      	cmp	r3, #0
 8008092:	d101      	bne.n	8008098 <HAL_UART_Transmit_DMA+0x28>
    {
      return HAL_ERROR;
 8008094:	2301      	movs	r3, #1
 8008096:	e060      	b.n	800815a <HAL_UART_Transmit_DMA+0xea>
        return  HAL_ERROR;
      }
    }

#endif /* CORE_CM0PLUS */
    huart->pTxBuffPtr  = pData;
 8008098:	68fb      	ldr	r3, [r7, #12]
 800809a:	68ba      	ldr	r2, [r7, #8]
 800809c:	651a      	str	r2, [r3, #80]	@ 0x50
    huart->TxXferSize  = Size;
 800809e:	68fb      	ldr	r3, [r7, #12]
 80080a0:	88fa      	ldrh	r2, [r7, #6]
 80080a2:	f8a3 2054 	strh.w	r2, [r3, #84]	@ 0x54
    huart->TxXferCount = Size;
 80080a6:	68fb      	ldr	r3, [r7, #12]
 80080a8:	88fa      	ldrh	r2, [r7, #6]
 80080aa:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80080ae:	68fb      	ldr	r3, [r7, #12]
 80080b0:	2200      	movs	r2, #0
 80080b2:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    huart->gState = HAL_UART_STATE_BUSY_TX;
 80080b6:	68fb      	ldr	r3, [r7, #12]
 80080b8:	2221      	movs	r2, #33	@ 0x21
 80080ba:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

    if (huart->hdmatx != NULL)
 80080be:	68fb      	ldr	r3, [r7, #12]
 80080c0:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 80080c2:	2b00      	cmp	r3, #0
 80080c4:	d028      	beq.n	8008118 <HAL_UART_Transmit_DMA+0xa8>
    {
      /* Set the UART DMA transfer complete callback */
      huart->hdmatx->XferCpltCallback = UART_DMATransmitCplt;
 80080c6:	68fb      	ldr	r3, [r7, #12]
 80080c8:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 80080ca:	4a26      	ldr	r2, [pc, #152]	@ (8008164 <HAL_UART_Transmit_DMA+0xf4>)
 80080cc:	62da      	str	r2, [r3, #44]	@ 0x2c

      /* Set the UART DMA Half transfer complete callback */
      huart->hdmatx->XferHalfCpltCallback = UART_DMATxHalfCplt;
 80080ce:	68fb      	ldr	r3, [r7, #12]
 80080d0:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 80080d2:	4a25      	ldr	r2, [pc, #148]	@ (8008168 <HAL_UART_Transmit_DMA+0xf8>)
 80080d4:	631a      	str	r2, [r3, #48]	@ 0x30

      /* Set the DMA error callback */
      huart->hdmatx->XferErrorCallback = UART_DMAError;
 80080d6:	68fb      	ldr	r3, [r7, #12]
 80080d8:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 80080da:	4a24      	ldr	r2, [pc, #144]	@ (800816c <HAL_UART_Transmit_DMA+0xfc>)
 80080dc:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Set the DMA abort callback */
      huart->hdmatx->XferAbortCallback = NULL;
 80080de:	68fb      	ldr	r3, [r7, #12]
 80080e0:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 80080e2:	2200      	movs	r2, #0
 80080e4:	639a      	str	r2, [r3, #56]	@ 0x38

      /* Enable the UART transmit DMA channel */
      if (HAL_DMA_Start_IT(huart->hdmatx, (uint32_t)huart->pTxBuffPtr, (uint32_t)&huart->Instance->TDR, Size) != HAL_OK)
 80080e6:	68fb      	ldr	r3, [r7, #12]
 80080e8:	6fd8      	ldr	r0, [r3, #124]	@ 0x7c
 80080ea:	68fb      	ldr	r3, [r7, #12]
 80080ec:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80080ee:	4619      	mov	r1, r3
 80080f0:	68fb      	ldr	r3, [r7, #12]
 80080f2:	681b      	ldr	r3, [r3, #0]
 80080f4:	3328      	adds	r3, #40	@ 0x28
 80080f6:	461a      	mov	r2, r3
 80080f8:	88fb      	ldrh	r3, [r7, #6]
 80080fa:	f7fc fac7 	bl	800468c <HAL_DMA_Start_IT>
 80080fe:	4603      	mov	r3, r0
 8008100:	2b00      	cmp	r3, #0
 8008102:	d009      	beq.n	8008118 <HAL_UART_Transmit_DMA+0xa8>
      {
        /* Set error code to DMA */
        huart->ErrorCode = HAL_UART_ERROR_DMA;
 8008104:	68fb      	ldr	r3, [r7, #12]
 8008106:	2210      	movs	r2, #16
 8008108:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

        /* Restore huart->gState to ready */
        huart->gState = HAL_UART_STATE_READY;
 800810c:	68fb      	ldr	r3, [r7, #12]
 800810e:	2220      	movs	r2, #32
 8008110:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

        return HAL_ERROR;
 8008114:	2301      	movs	r3, #1
 8008116:	e020      	b.n	800815a <HAL_UART_Transmit_DMA+0xea>
      }
    }
    /* Clear the TC flag in the ICR register */
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_TCF);
 8008118:	68fb      	ldr	r3, [r7, #12]
 800811a:	681b      	ldr	r3, [r3, #0]
 800811c:	2240      	movs	r2, #64	@ 0x40
 800811e:	621a      	str	r2, [r3, #32]

    /* Enable the DMA transfer for transmit request by setting the DMAT bit
    in the UART CR3 register */
    ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 8008120:	68fb      	ldr	r3, [r7, #12]
 8008122:	681b      	ldr	r3, [r3, #0]
 8008124:	3308      	adds	r3, #8
 8008126:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008128:	697b      	ldr	r3, [r7, #20]
 800812a:	e853 3f00 	ldrex	r3, [r3]
 800812e:	613b      	str	r3, [r7, #16]
   return(result);
 8008130:	693b      	ldr	r3, [r7, #16]
 8008132:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8008136:	627b      	str	r3, [r7, #36]	@ 0x24
 8008138:	68fb      	ldr	r3, [r7, #12]
 800813a:	681b      	ldr	r3, [r3, #0]
 800813c:	3308      	adds	r3, #8
 800813e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8008140:	623a      	str	r2, [r7, #32]
 8008142:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008144:	69f9      	ldr	r1, [r7, #28]
 8008146:	6a3a      	ldr	r2, [r7, #32]
 8008148:	e841 2300 	strex	r3, r2, [r1]
 800814c:	61bb      	str	r3, [r7, #24]
   return(result);
 800814e:	69bb      	ldr	r3, [r7, #24]
 8008150:	2b00      	cmp	r3, #0
 8008152:	d1e5      	bne.n	8008120 <HAL_UART_Transmit_DMA+0xb0>

    return HAL_OK;
 8008154:	2300      	movs	r3, #0
 8008156:	e000      	b.n	800815a <HAL_UART_Transmit_DMA+0xea>
  }
  else
  {
    return HAL_BUSY;
 8008158:	2302      	movs	r3, #2
  }
}
 800815a:	4618      	mov	r0, r3
 800815c:	3728      	adds	r7, #40	@ 0x28
 800815e:	46bd      	mov	sp, r7
 8008160:	bd80      	pop	{r7, pc}
 8008162:	bf00      	nop
 8008164:	080093e3 	.word	0x080093e3
 8008168:	0800947d 	.word	0x0800947d
 800816c:	08009499 	.word	0x08009499

08008170 <HAL_UART_IRQHandler>:
  * @brief Handle UART interrupt request.
  * @param huart UART handle.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8008170:	b580      	push	{r7, lr}
 8008172:	b0ba      	sub	sp, #232	@ 0xe8
 8008174:	af00      	add	r7, sp, #0
 8008176:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 8008178:	687b      	ldr	r3, [r7, #4]
 800817a:	681b      	ldr	r3, [r3, #0]
 800817c:	69db      	ldr	r3, [r3, #28]
 800817e:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8008182:	687b      	ldr	r3, [r7, #4]
 8008184:	681b      	ldr	r3, [r3, #0]
 8008186:	681b      	ldr	r3, [r3, #0]
 8008188:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 800818c:	687b      	ldr	r3, [r7, #4]
 800818e:	681b      	ldr	r3, [r3, #0]
 8008190:	689b      	ldr	r3, [r3, #8]
 8008192:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc

  uint32_t errorflags;
  uint32_t errorcode;

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE | USART_ISR_RTOF));
 8008196:	f8d7 20e4 	ldr.w	r2, [r7, #228]	@ 0xe4
 800819a:	f640 030f 	movw	r3, #2063	@ 0x80f
 800819e:	4013      	ands	r3, r2
 80081a0:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  if (errorflags == 0U)
 80081a4:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 80081a8:	2b00      	cmp	r3, #0
 80081aa:	d11b      	bne.n	80081e4 <HAL_UART_IRQHandler+0x74>
  {
    /* UART in mode Receiver ---------------------------------------------------*/
    if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
 80081ac:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80081b0:	f003 0320 	and.w	r3, r3, #32
 80081b4:	2b00      	cmp	r3, #0
 80081b6:	d015      	beq.n	80081e4 <HAL_UART_IRQHandler+0x74>
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
 80081b8:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80081bc:	f003 0320 	and.w	r3, r3, #32
 80081c0:	2b00      	cmp	r3, #0
 80081c2:	d105      	bne.n	80081d0 <HAL_UART_IRQHandler+0x60>
            || ((cr3its & USART_CR3_RXFTIE) != 0U)))
 80081c4:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 80081c8:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80081cc:	2b00      	cmp	r3, #0
 80081ce:	d009      	beq.n	80081e4 <HAL_UART_IRQHandler+0x74>
    {
      if (huart->RxISR != NULL)
 80081d0:	687b      	ldr	r3, [r7, #4]
 80081d2:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80081d4:	2b00      	cmp	r3, #0
 80081d6:	f000 82e3 	beq.w	80087a0 <HAL_UART_IRQHandler+0x630>
      {
        huart->RxISR(huart);
 80081da:	687b      	ldr	r3, [r7, #4]
 80081dc:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80081de:	6878      	ldr	r0, [r7, #4]
 80081e0:	4798      	blx	r3
      }
      return;
 80081e2:	e2dd      	b.n	80087a0 <HAL_UART_IRQHandler+0x630>
    }
  }

  /* If some errors occur */
  if ((errorflags != 0U)
 80081e4:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 80081e8:	2b00      	cmp	r3, #0
 80081ea:	f000 8123 	beq.w	8008434 <HAL_UART_IRQHandler+0x2c4>
      && ((((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)
 80081ee:	f8d7 20dc 	ldr.w	r2, [r7, #220]	@ 0xdc
 80081f2:	4b8d      	ldr	r3, [pc, #564]	@ (8008428 <HAL_UART_IRQHandler+0x2b8>)
 80081f4:	4013      	ands	r3, r2
 80081f6:	2b00      	cmp	r3, #0
 80081f8:	d106      	bne.n	8008208 <HAL_UART_IRQHandler+0x98>
           || ((cr1its & (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U))))
 80081fa:	f8d7 20e0 	ldr.w	r2, [r7, #224]	@ 0xe0
 80081fe:	4b8b      	ldr	r3, [pc, #556]	@ (800842c <HAL_UART_IRQHandler+0x2bc>)
 8008200:	4013      	ands	r3, r2
 8008202:	2b00      	cmp	r3, #0
 8008204:	f000 8116 	beq.w	8008434 <HAL_UART_IRQHandler+0x2c4>
  {
    /* UART parity error interrupt occurred -------------------------------------*/
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 8008208:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800820c:	f003 0301 	and.w	r3, r3, #1
 8008210:	2b00      	cmp	r3, #0
 8008212:	d011      	beq.n	8008238 <HAL_UART_IRQHandler+0xc8>
 8008214:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8008218:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800821c:	2b00      	cmp	r3, #0
 800821e:	d00b      	beq.n	8008238 <HAL_UART_IRQHandler+0xc8>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 8008220:	687b      	ldr	r3, [r7, #4]
 8008222:	681b      	ldr	r3, [r3, #0]
 8008224:	2201      	movs	r2, #1
 8008226:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8008228:	687b      	ldr	r3, [r7, #4]
 800822a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800822e:	f043 0201 	orr.w	r2, r3, #1
 8008232:	687b      	ldr	r3, [r7, #4]
 8008234:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART frame error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8008238:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800823c:	f003 0302 	and.w	r3, r3, #2
 8008240:	2b00      	cmp	r3, #0
 8008242:	d011      	beq.n	8008268 <HAL_UART_IRQHandler+0xf8>
 8008244:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8008248:	f003 0301 	and.w	r3, r3, #1
 800824c:	2b00      	cmp	r3, #0
 800824e:	d00b      	beq.n	8008268 <HAL_UART_IRQHandler+0xf8>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 8008250:	687b      	ldr	r3, [r7, #4]
 8008252:	681b      	ldr	r3, [r3, #0]
 8008254:	2202      	movs	r2, #2
 8008256:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8008258:	687b      	ldr	r3, [r7, #4]
 800825a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800825e:	f043 0204 	orr.w	r2, r3, #4
 8008262:	687b      	ldr	r3, [r7, #4]
 8008264:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART noise error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8008268:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800826c:	f003 0304 	and.w	r3, r3, #4
 8008270:	2b00      	cmp	r3, #0
 8008272:	d011      	beq.n	8008298 <HAL_UART_IRQHandler+0x128>
 8008274:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8008278:	f003 0301 	and.w	r3, r3, #1
 800827c:	2b00      	cmp	r3, #0
 800827e:	d00b      	beq.n	8008298 <HAL_UART_IRQHandler+0x128>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 8008280:	687b      	ldr	r3, [r7, #4]
 8008282:	681b      	ldr	r3, [r3, #0]
 8008284:	2204      	movs	r2, #4
 8008286:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8008288:	687b      	ldr	r3, [r7, #4]
 800828a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800828e:	f043 0202 	orr.w	r2, r3, #2
 8008292:	687b      	ldr	r3, [r7, #4]
 8008294:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART Over-Run interrupt occurred -----------------------------------------*/
    if (((isrflags & USART_ISR_ORE) != 0U)
 8008298:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800829c:	f003 0308 	and.w	r3, r3, #8
 80082a0:	2b00      	cmp	r3, #0
 80082a2:	d017      	beq.n	80082d4 <HAL_UART_IRQHandler+0x164>
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
 80082a4:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80082a8:	f003 0320 	and.w	r3, r3, #32
 80082ac:	2b00      	cmp	r3, #0
 80082ae:	d105      	bne.n	80082bc <HAL_UART_IRQHandler+0x14c>
            ((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)))
 80082b0:	f8d7 20dc 	ldr.w	r2, [r7, #220]	@ 0xdc
 80082b4:	4b5c      	ldr	r3, [pc, #368]	@ (8008428 <HAL_UART_IRQHandler+0x2b8>)
 80082b6:	4013      	ands	r3, r2
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
 80082b8:	2b00      	cmp	r3, #0
 80082ba:	d00b      	beq.n	80082d4 <HAL_UART_IRQHandler+0x164>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 80082bc:	687b      	ldr	r3, [r7, #4]
 80082be:	681b      	ldr	r3, [r3, #0]
 80082c0:	2208      	movs	r2, #8
 80082c2:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 80082c4:	687b      	ldr	r3, [r7, #4]
 80082c6:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80082ca:	f043 0208 	orr.w	r2, r3, #8
 80082ce:	687b      	ldr	r3, [r7, #4]
 80082d0:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART Receiver Timeout interrupt occurred ---------------------------------*/
    if (((isrflags & USART_ISR_RTOF) != 0U) && ((cr1its & USART_CR1_RTOIE) != 0U))
 80082d4:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80082d8:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80082dc:	2b00      	cmp	r3, #0
 80082de:	d012      	beq.n	8008306 <HAL_UART_IRQHandler+0x196>
 80082e0:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80082e4:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 80082e8:	2b00      	cmp	r3, #0
 80082ea:	d00c      	beq.n	8008306 <HAL_UART_IRQHandler+0x196>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 80082ec:	687b      	ldr	r3, [r7, #4]
 80082ee:	681b      	ldr	r3, [r3, #0]
 80082f0:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 80082f4:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_RTO;
 80082f6:	687b      	ldr	r3, [r7, #4]
 80082f8:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80082fc:	f043 0220 	orr.w	r2, r3, #32
 8008300:	687b      	ldr	r3, [r7, #4]
 8008302:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* Call UART Error Call back function if need be ----------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8008306:	687b      	ldr	r3, [r7, #4]
 8008308:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800830c:	2b00      	cmp	r3, #0
 800830e:	f000 8249 	beq.w	80087a4 <HAL_UART_IRQHandler+0x634>
    {
      /* UART in mode Receiver --------------------------------------------------*/
      if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
 8008312:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8008316:	f003 0320 	and.w	r3, r3, #32
 800831a:	2b00      	cmp	r3, #0
 800831c:	d013      	beq.n	8008346 <HAL_UART_IRQHandler+0x1d6>
          && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
 800831e:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8008322:	f003 0320 	and.w	r3, r3, #32
 8008326:	2b00      	cmp	r3, #0
 8008328:	d105      	bne.n	8008336 <HAL_UART_IRQHandler+0x1c6>
              || ((cr3its & USART_CR3_RXFTIE) != 0U)))
 800832a:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800832e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8008332:	2b00      	cmp	r3, #0
 8008334:	d007      	beq.n	8008346 <HAL_UART_IRQHandler+0x1d6>
      {
        if (huart->RxISR != NULL)
 8008336:	687b      	ldr	r3, [r7, #4]
 8008338:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800833a:	2b00      	cmp	r3, #0
 800833c:	d003      	beq.n	8008346 <HAL_UART_IRQHandler+0x1d6>
        {
          huart->RxISR(huart);
 800833e:	687b      	ldr	r3, [r7, #4]
 8008340:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8008342:	6878      	ldr	r0, [r7, #4]
 8008344:	4798      	blx	r3
      /* If Error is to be considered as blocking :
          - Receiver Timeout error in Reception
          - Overrun error in Reception
          - any error occurs in DMA mode reception
      */
      errorcode = huart->ErrorCode;
 8008346:	687b      	ldr	r3, [r7, #4]
 8008348:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800834c:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8008350:	687b      	ldr	r3, [r7, #4]
 8008352:	681b      	ldr	r3, [r3, #0]
 8008354:	689b      	ldr	r3, [r3, #8]
 8008356:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800835a:	2b40      	cmp	r3, #64	@ 0x40
 800835c:	d005      	beq.n	800836a <HAL_UART_IRQHandler+0x1fa>
          ((errorcode & (HAL_UART_ERROR_RTO | HAL_UART_ERROR_ORE)) != 0U))
 800835e:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8008362:	f003 0328 	and.w	r3, r3, #40	@ 0x28
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8008366:	2b00      	cmp	r3, #0
 8008368:	d054      	beq.n	8008414 <HAL_UART_IRQHandler+0x2a4>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 800836a:	6878      	ldr	r0, [r7, #4]
 800836c:	f000 ffd4 	bl	8009318 <UART_EndRxTransfer>

        /* Abort the UART DMA Rx channel if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8008370:	687b      	ldr	r3, [r7, #4]
 8008372:	681b      	ldr	r3, [r3, #0]
 8008374:	689b      	ldr	r3, [r3, #8]
 8008376:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800837a:	2b40      	cmp	r3, #64	@ 0x40
 800837c:	d146      	bne.n	800840c <HAL_UART_IRQHandler+0x29c>
        {
          /* Disable the UART DMA Rx request if enabled */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800837e:	687b      	ldr	r3, [r7, #4]
 8008380:	681b      	ldr	r3, [r3, #0]
 8008382:	3308      	adds	r3, #8
 8008384:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008388:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 800838c:	e853 3f00 	ldrex	r3, [r3]
 8008390:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   return(result);
 8008394:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8008398:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800839c:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 80083a0:	687b      	ldr	r3, [r7, #4]
 80083a2:	681b      	ldr	r3, [r3, #0]
 80083a4:	3308      	adds	r3, #8
 80083a6:	f8d7 20d0 	ldr.w	r2, [r7, #208]	@ 0xd0
 80083aa:	f8c7 20a8 	str.w	r2, [r7, #168]	@ 0xa8
 80083ae:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80083b2:	f8d7 10a4 	ldr.w	r1, [r7, #164]	@ 0xa4
 80083b6:	f8d7 20a8 	ldr.w	r2, [r7, #168]	@ 0xa8
 80083ba:	e841 2300 	strex	r3, r2, [r1]
 80083be:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   return(result);
 80083c2:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 80083c6:	2b00      	cmp	r3, #0
 80083c8:	d1d9      	bne.n	800837e <HAL_UART_IRQHandler+0x20e>

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 80083ca:	687b      	ldr	r3, [r7, #4]
 80083cc:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80083d0:	2b00      	cmp	r3, #0
 80083d2:	d017      	beq.n	8008404 <HAL_UART_IRQHandler+0x294>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 80083d4:	687b      	ldr	r3, [r7, #4]
 80083d6:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80083da:	4a15      	ldr	r2, [pc, #84]	@ (8008430 <HAL_UART_IRQHandler+0x2c0>)
 80083dc:	639a      	str	r2, [r3, #56]	@ 0x38

            /* Abort DMA RX */
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 80083de:	687b      	ldr	r3, [r7, #4]
 80083e0:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80083e4:	4618      	mov	r0, r3
 80083e6:	f7fc fa2d 	bl	8004844 <HAL_DMA_Abort_IT>
 80083ea:	4603      	mov	r3, r0
 80083ec:	2b00      	cmp	r3, #0
 80083ee:	d019      	beq.n	8008424 <HAL_UART_IRQHandler+0x2b4>
            {
              /* Call Directly huart->hdmarx->XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 80083f0:	687b      	ldr	r3, [r7, #4]
 80083f2:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80083f6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80083f8:	687a      	ldr	r2, [r7, #4]
 80083fa:	f8d2 2080 	ldr.w	r2, [r2, #128]	@ 0x80
 80083fe:	4610      	mov	r0, r2
 8008400:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8008402:	e00f      	b.n	8008424 <HAL_UART_IRQHandler+0x2b4>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8008404:	6878      	ldr	r0, [r7, #4]
 8008406:	f000 f9e0 	bl	80087ca <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800840a:	e00b      	b.n	8008424 <HAL_UART_IRQHandler+0x2b4>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 800840c:	6878      	ldr	r0, [r7, #4]
 800840e:	f000 f9dc 	bl	80087ca <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8008412:	e007      	b.n	8008424 <HAL_UART_IRQHandler+0x2b4>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8008414:	6878      	ldr	r0, [r7, #4]
 8008416:	f000 f9d8 	bl	80087ca <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 800841a:	687b      	ldr	r3, [r7, #4]
 800841c:	2200      	movs	r2, #0
 800841e:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
      }
    }
    return;
 8008422:	e1bf      	b.n	80087a4 <HAL_UART_IRQHandler+0x634>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8008424:	bf00      	nop
    return;
 8008426:	e1bd      	b.n	80087a4 <HAL_UART_IRQHandler+0x634>
 8008428:	10000001 	.word	0x10000001
 800842c:	04000120 	.word	0x04000120
 8008430:	08009519 	.word	0x08009519

  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8008434:	687b      	ldr	r3, [r7, #4]
 8008436:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8008438:	2b01      	cmp	r3, #1
 800843a:	f040 8153 	bne.w	80086e4 <HAL_UART_IRQHandler+0x574>
      && ((isrflags & USART_ISR_IDLE) != 0U)
 800843e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8008442:	f003 0310 	and.w	r3, r3, #16
 8008446:	2b00      	cmp	r3, #0
 8008448:	f000 814c 	beq.w	80086e4 <HAL_UART_IRQHandler+0x574>
      && ((cr1its & USART_ISR_IDLE) != 0U))
 800844c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8008450:	f003 0310 	and.w	r3, r3, #16
 8008454:	2b00      	cmp	r3, #0
 8008456:	f000 8145 	beq.w	80086e4 <HAL_UART_IRQHandler+0x574>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 800845a:	687b      	ldr	r3, [r7, #4]
 800845c:	681b      	ldr	r3, [r3, #0]
 800845e:	2210      	movs	r2, #16
 8008460:	621a      	str	r2, [r3, #32]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8008462:	687b      	ldr	r3, [r7, #4]
 8008464:	681b      	ldr	r3, [r3, #0]
 8008466:	689b      	ldr	r3, [r3, #8]
 8008468:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800846c:	2b40      	cmp	r3, #64	@ 0x40
 800846e:	f040 80bb 	bne.w	80085e8 <HAL_UART_IRQHandler+0x478>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8008472:	687b      	ldr	r3, [r7, #4]
 8008474:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8008478:	681b      	ldr	r3, [r3, #0]
 800847a:	685b      	ldr	r3, [r3, #4]
 800847c:	f8a7 30be 	strh.w	r3, [r7, #190]	@ 0xbe
      if ((nb_remaining_rx_data > 0U)
 8008480:	f8b7 30be 	ldrh.w	r3, [r7, #190]	@ 0xbe
 8008484:	2b00      	cmp	r3, #0
 8008486:	f000 818f 	beq.w	80087a8 <HAL_UART_IRQHandler+0x638>
          && (nb_remaining_rx_data < huart->RxXferSize))
 800848a:	687b      	ldr	r3, [r7, #4]
 800848c:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 8008490:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8008494:	429a      	cmp	r2, r3
 8008496:	f080 8187 	bcs.w	80087a8 <HAL_UART_IRQHandler+0x638>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 800849a:	687b      	ldr	r3, [r7, #4]
 800849c:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 80084a0:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (HAL_IS_BIT_CLR(huart->hdmarx->Instance->CCR, DMA_CCR_CIRC))
 80084a4:	687b      	ldr	r3, [r7, #4]
 80084a6:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80084aa:	681b      	ldr	r3, [r3, #0]
 80084ac:	681b      	ldr	r3, [r3, #0]
 80084ae:	f003 0320 	and.w	r3, r3, #32
 80084b2:	2b00      	cmp	r3, #0
 80084b4:	f040 8087 	bne.w	80085c6 <HAL_UART_IRQHandler+0x456>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 80084b8:	687b      	ldr	r3, [r7, #4]
 80084ba:	681b      	ldr	r3, [r3, #0]
 80084bc:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80084c0:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 80084c4:	e853 3f00 	ldrex	r3, [r3]
 80084c8:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
   return(result);
 80084cc:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 80084d0:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80084d4:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 80084d8:	687b      	ldr	r3, [r7, #4]
 80084da:	681b      	ldr	r3, [r3, #0]
 80084dc:	461a      	mov	r2, r3
 80084de:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 80084e2:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 80084e6:	f8c7 2090 	str.w	r2, [r7, #144]	@ 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80084ea:	f8d7 1090 	ldr.w	r1, [r7, #144]	@ 0x90
 80084ee:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 80084f2:	e841 2300 	strex	r3, r2, [r1]
 80084f6:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   return(result);
 80084fa:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 80084fe:	2b00      	cmp	r3, #0
 8008500:	d1da      	bne.n	80084b8 <HAL_UART_IRQHandler+0x348>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8008502:	687b      	ldr	r3, [r7, #4]
 8008504:	681b      	ldr	r3, [r3, #0]
 8008506:	3308      	adds	r3, #8
 8008508:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800850a:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800850c:	e853 3f00 	ldrex	r3, [r3]
 8008510:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 8008512:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8008514:	f023 0301 	bic.w	r3, r3, #1
 8008518:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 800851c:	687b      	ldr	r3, [r7, #4]
 800851e:	681b      	ldr	r3, [r3, #0]
 8008520:	3308      	adds	r3, #8
 8008522:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 8008526:	f8c7 2080 	str.w	r2, [r7, #128]	@ 0x80
 800852a:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800852c:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 800852e:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 8008532:	e841 2300 	strex	r3, r2, [r1]
 8008536:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 8008538:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800853a:	2b00      	cmp	r3, #0
 800853c:	d1e1      	bne.n	8008502 <HAL_UART_IRQHandler+0x392>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800853e:	687b      	ldr	r3, [r7, #4]
 8008540:	681b      	ldr	r3, [r3, #0]
 8008542:	3308      	adds	r3, #8
 8008544:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008546:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8008548:	e853 3f00 	ldrex	r3, [r3]
 800854c:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 800854e:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8008550:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8008554:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8008558:	687b      	ldr	r3, [r7, #4]
 800855a:	681b      	ldr	r3, [r3, #0]
 800855c:	3308      	adds	r3, #8
 800855e:	f8d7 20b0 	ldr.w	r2, [r7, #176]	@ 0xb0
 8008562:	66fa      	str	r2, [r7, #108]	@ 0x6c
 8008564:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008566:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 8008568:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 800856a:	e841 2300 	strex	r3, r2, [r1]
 800856e:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 8008570:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8008572:	2b00      	cmp	r3, #0
 8008574:	d1e3      	bne.n	800853e <HAL_UART_IRQHandler+0x3ce>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 8008576:	687b      	ldr	r3, [r7, #4]
 8008578:	2220      	movs	r2, #32
 800857a:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800857e:	687b      	ldr	r3, [r7, #4]
 8008580:	2200      	movs	r2, #0
 8008582:	66da      	str	r2, [r3, #108]	@ 0x6c

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8008584:	687b      	ldr	r3, [r7, #4]
 8008586:	681b      	ldr	r3, [r3, #0]
 8008588:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800858a:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800858c:	e853 3f00 	ldrex	r3, [r3]
 8008590:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 8008592:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8008594:	f023 0310 	bic.w	r3, r3, #16
 8008598:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 800859c:	687b      	ldr	r3, [r7, #4]
 800859e:	681b      	ldr	r3, [r3, #0]
 80085a0:	461a      	mov	r2, r3
 80085a2:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 80085a6:	65bb      	str	r3, [r7, #88]	@ 0x58
 80085a8:	657a      	str	r2, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80085aa:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 80085ac:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 80085ae:	e841 2300 	strex	r3, r2, [r1]
 80085b2:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 80085b4:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80085b6:	2b00      	cmp	r3, #0
 80085b8:	d1e4      	bne.n	8008584 <HAL_UART_IRQHandler+0x414>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 80085ba:	687b      	ldr	r3, [r7, #4]
 80085bc:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80085c0:	4618      	mov	r0, r3
 80085c2:	f7fc f8e1 	bl	8004788 <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 80085c6:	687b      	ldr	r3, [r7, #4]
 80085c8:	2202      	movs	r2, #2
 80085ca:	671a      	str	r2, [r3, #112]	@ 0x70
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 80085cc:	687b      	ldr	r3, [r7, #4]
 80085ce:	f8b3 205c 	ldrh.w	r2, [r3, #92]	@ 0x5c
 80085d2:	687b      	ldr	r3, [r7, #4]
 80085d4:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 80085d8:	b29b      	uxth	r3, r3
 80085da:	1ad3      	subs	r3, r2, r3
 80085dc:	b29b      	uxth	r3, r3
 80085de:	4619      	mov	r1, r3
 80085e0:	6878      	ldr	r0, [r7, #4]
 80085e2:	f000 f8fb 	bl	80087dc <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 80085e6:	e0df      	b.n	80087a8 <HAL_UART_IRQHandler+0x638>
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 80085e8:	687b      	ldr	r3, [r7, #4]
 80085ea:	f8b3 205c 	ldrh.w	r2, [r3, #92]	@ 0x5c
 80085ee:	687b      	ldr	r3, [r7, #4]
 80085f0:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 80085f4:	b29b      	uxth	r3, r3
 80085f6:	1ad3      	subs	r3, r2, r3
 80085f8:	f8a7 30ce 	strh.w	r3, [r7, #206]	@ 0xce
      if ((huart->RxXferCount > 0U)
 80085fc:	687b      	ldr	r3, [r7, #4]
 80085fe:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8008602:	b29b      	uxth	r3, r3
 8008604:	2b00      	cmp	r3, #0
 8008606:	f000 80d1 	beq.w	80087ac <HAL_UART_IRQHandler+0x63c>
          && (nb_rx_data > 0U))
 800860a:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 800860e:	2b00      	cmp	r3, #0
 8008610:	f000 80cc 	beq.w	80087ac <HAL_UART_IRQHandler+0x63c>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8008614:	687b      	ldr	r3, [r7, #4]
 8008616:	681b      	ldr	r3, [r3, #0]
 8008618:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800861a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800861c:	e853 3f00 	ldrex	r3, [r3]
 8008620:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8008622:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8008624:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8008628:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 800862c:	687b      	ldr	r3, [r7, #4]
 800862e:	681b      	ldr	r3, [r3, #0]
 8008630:	461a      	mov	r2, r3
 8008632:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 8008636:	647b      	str	r3, [r7, #68]	@ 0x44
 8008638:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800863a:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 800863c:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800863e:	e841 2300 	strex	r3, r2, [r1]
 8008642:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8008644:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8008646:	2b00      	cmp	r3, #0
 8008648:	d1e4      	bne.n	8008614 <HAL_UART_IRQHandler+0x4a4>

        /* Disable the UART Error Interrupt:(Frame error, noise error, overrun error) and RX FIFO Threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 800864a:	687b      	ldr	r3, [r7, #4]
 800864c:	681b      	ldr	r3, [r3, #0]
 800864e:	3308      	adds	r3, #8
 8008650:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008652:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008654:	e853 3f00 	ldrex	r3, [r3]
 8008658:	623b      	str	r3, [r7, #32]
   return(result);
 800865a:	6a3b      	ldr	r3, [r7, #32]
 800865c:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8008660:	f023 0301 	bic.w	r3, r3, #1
 8008664:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 8008668:	687b      	ldr	r3, [r7, #4]
 800866a:	681b      	ldr	r3, [r3, #0]
 800866c:	3308      	adds	r3, #8
 800866e:	f8d7 20c4 	ldr.w	r2, [r7, #196]	@ 0xc4
 8008672:	633a      	str	r2, [r7, #48]	@ 0x30
 8008674:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008676:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8008678:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800867a:	e841 2300 	strex	r3, r2, [r1]
 800867e:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8008680:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008682:	2b00      	cmp	r3, #0
 8008684:	d1e1      	bne.n	800864a <HAL_UART_IRQHandler+0x4da>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8008686:	687b      	ldr	r3, [r7, #4]
 8008688:	2220      	movs	r2, #32
 800868a:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800868e:	687b      	ldr	r3, [r7, #4]
 8008690:	2200      	movs	r2, #0
 8008692:	66da      	str	r2, [r3, #108]	@ 0x6c

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 8008694:	687b      	ldr	r3, [r7, #4]
 8008696:	2200      	movs	r2, #0
 8008698:	675a      	str	r2, [r3, #116]	@ 0x74

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800869a:	687b      	ldr	r3, [r7, #4]
 800869c:	681b      	ldr	r3, [r3, #0]
 800869e:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80086a0:	693b      	ldr	r3, [r7, #16]
 80086a2:	e853 3f00 	ldrex	r3, [r3]
 80086a6:	60fb      	str	r3, [r7, #12]
   return(result);
 80086a8:	68fb      	ldr	r3, [r7, #12]
 80086aa:	f023 0310 	bic.w	r3, r3, #16
 80086ae:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 80086b2:	687b      	ldr	r3, [r7, #4]
 80086b4:	681b      	ldr	r3, [r3, #0]
 80086b6:	461a      	mov	r2, r3
 80086b8:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 80086bc:	61fb      	str	r3, [r7, #28]
 80086be:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80086c0:	69b9      	ldr	r1, [r7, #24]
 80086c2:	69fa      	ldr	r2, [r7, #28]
 80086c4:	e841 2300 	strex	r3, r2, [r1]
 80086c8:	617b      	str	r3, [r7, #20]
   return(result);
 80086ca:	697b      	ldr	r3, [r7, #20]
 80086cc:	2b00      	cmp	r3, #0
 80086ce:	d1e4      	bne.n	800869a <HAL_UART_IRQHandler+0x52a>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 80086d0:	687b      	ldr	r3, [r7, #4]
 80086d2:	2202      	movs	r2, #2
 80086d4:	671a      	str	r2, [r3, #112]	@ 0x70
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 80086d6:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 80086da:	4619      	mov	r1, r3
 80086dc:	6878      	ldr	r0, [r7, #4]
 80086de:	f000 f87d 	bl	80087dc <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 80086e2:	e063      	b.n	80087ac <HAL_UART_IRQHandler+0x63c>
    }
  }

  /* UART wakeup from Stop mode interrupt occurred ---------------------------*/
  if (((isrflags & USART_ISR_WUF) != 0U) && ((cr3its & USART_CR3_WUFIE) != 0U))
 80086e4:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80086e8:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 80086ec:	2b00      	cmp	r3, #0
 80086ee:	d00e      	beq.n	800870e <HAL_UART_IRQHandler+0x59e>
 80086f0:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 80086f4:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80086f8:	2b00      	cmp	r3, #0
 80086fa:	d008      	beq.n	800870e <HAL_UART_IRQHandler+0x59e>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_WUF);
 80086fc:	687b      	ldr	r3, [r7, #4]
 80086fe:	681b      	ldr	r3, [r3, #0]
 8008700:	f44f 1280 	mov.w	r2, #1048576	@ 0x100000
 8008704:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Wakeup Callback */
    huart->WakeupCallback(huart);
#else
    /* Call legacy weak Wakeup Callback */
    HAL_UARTEx_WakeupCallback(huart);
 8008706:	6878      	ldr	r0, [r7, #4]
 8008708:	f001 fc64 	bl	8009fd4 <HAL_UARTEx_WakeupCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 800870c:	e051      	b.n	80087b2 <HAL_UART_IRQHandler+0x642>
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_ISR_TXE_TXFNF) != 0U)
 800870e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8008712:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8008716:	2b00      	cmp	r3, #0
 8008718:	d014      	beq.n	8008744 <HAL_UART_IRQHandler+0x5d4>
      && (((cr1its & USART_CR1_TXEIE_TXFNFIE) != 0U)
 800871a:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800871e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8008722:	2b00      	cmp	r3, #0
 8008724:	d105      	bne.n	8008732 <HAL_UART_IRQHandler+0x5c2>
          || ((cr3its & USART_CR3_TXFTIE) != 0U)))
 8008726:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800872a:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800872e:	2b00      	cmp	r3, #0
 8008730:	d008      	beq.n	8008744 <HAL_UART_IRQHandler+0x5d4>
  {
    if (huart->TxISR != NULL)
 8008732:	687b      	ldr	r3, [r7, #4]
 8008734:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8008736:	2b00      	cmp	r3, #0
 8008738:	d03a      	beq.n	80087b0 <HAL_UART_IRQHandler+0x640>
    {
      huart->TxISR(huart);
 800873a:	687b      	ldr	r3, [r7, #4]
 800873c:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 800873e:	6878      	ldr	r0, [r7, #4]
 8008740:	4798      	blx	r3
    }
    return;
 8008742:	e035      	b.n	80087b0 <HAL_UART_IRQHandler+0x640>
  }

  /* UART in mode Transmitter (transmission end) -----------------------------*/
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 8008744:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8008748:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800874c:	2b00      	cmp	r3, #0
 800874e:	d009      	beq.n	8008764 <HAL_UART_IRQHandler+0x5f4>
 8008750:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8008754:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8008758:	2b00      	cmp	r3, #0
 800875a:	d003      	beq.n	8008764 <HAL_UART_IRQHandler+0x5f4>
  {
    UART_EndTransmit_IT(huart);
 800875c:	6878      	ldr	r0, [r7, #4]
 800875e:	f000 fef1 	bl	8009544 <UART_EndTransmit_IT>
    return;
 8008762:	e026      	b.n	80087b2 <HAL_UART_IRQHandler+0x642>
  }

  /* UART TX Fifo Empty occurred ----------------------------------------------*/
  if (((isrflags & USART_ISR_TXFE) != 0U) && ((cr1its & USART_CR1_TXFEIE) != 0U))
 8008764:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8008768:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800876c:	2b00      	cmp	r3, #0
 800876e:	d009      	beq.n	8008784 <HAL_UART_IRQHandler+0x614>
 8008770:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8008774:	f003 4380 	and.w	r3, r3, #1073741824	@ 0x40000000
 8008778:	2b00      	cmp	r3, #0
 800877a:	d003      	beq.n	8008784 <HAL_UART_IRQHandler+0x614>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Tx Fifo Empty Callback */
    huart->TxFifoEmptyCallback(huart);
#else
    /* Call legacy weak Tx Fifo Empty Callback */
    HAL_UARTEx_TxFifoEmptyCallback(huart);
 800877c:	6878      	ldr	r0, [r7, #4]
 800877e:	f001 fc3b 	bl	8009ff8 <HAL_UARTEx_TxFifoEmptyCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 8008782:	e016      	b.n	80087b2 <HAL_UART_IRQHandler+0x642>
  }

  /* UART RX Fifo Full occurred ----------------------------------------------*/
  if (((isrflags & USART_ISR_RXFF) != 0U) && ((cr1its & USART_CR1_RXFFIE) != 0U))
 8008784:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8008788:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 800878c:	2b00      	cmp	r3, #0
 800878e:	d010      	beq.n	80087b2 <HAL_UART_IRQHandler+0x642>
 8008790:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8008794:	2b00      	cmp	r3, #0
 8008796:	da0c      	bge.n	80087b2 <HAL_UART_IRQHandler+0x642>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Rx Fifo Full Callback */
    huart->RxFifoFullCallback(huart);
#else
    /* Call legacy weak Rx Fifo Full Callback */
    HAL_UARTEx_RxFifoFullCallback(huart);
 8008798:	6878      	ldr	r0, [r7, #4]
 800879a:	f001 fc24 	bl	8009fe6 <HAL_UARTEx_RxFifoFullCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 800879e:	e008      	b.n	80087b2 <HAL_UART_IRQHandler+0x642>
      return;
 80087a0:	bf00      	nop
 80087a2:	e006      	b.n	80087b2 <HAL_UART_IRQHandler+0x642>
    return;
 80087a4:	bf00      	nop
 80087a6:	e004      	b.n	80087b2 <HAL_UART_IRQHandler+0x642>
      return;
 80087a8:	bf00      	nop
 80087aa:	e002      	b.n	80087b2 <HAL_UART_IRQHandler+0x642>
      return;
 80087ac:	bf00      	nop
 80087ae:	e000      	b.n	80087b2 <HAL_UART_IRQHandler+0x642>
    return;
 80087b0:	bf00      	nop
  }
}
 80087b2:	37e8      	adds	r7, #232	@ 0xe8
 80087b4:	46bd      	mov	sp, r7
 80087b6:	bd80      	pop	{r7, pc}

080087b8 <HAL_UART_TxHalfCpltCallback>:
  * @brief  Tx Half Transfer completed callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_TxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 80087b8:	b480      	push	{r7}
 80087ba:	b083      	sub	sp, #12
 80087bc:	af00      	add	r7, sp, #0
 80087be:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxHalfCpltCallback can be implemented in the user file.
   */
}
 80087c0:	bf00      	nop
 80087c2:	370c      	adds	r7, #12
 80087c4:	46bd      	mov	sp, r7
 80087c6:	bc80      	pop	{r7}
 80087c8:	4770      	bx	lr

080087ca <HAL_UART_ErrorCallback>:
  * @brief  UART error callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 80087ca:	b480      	push	{r7}
 80087cc:	b083      	sub	sp, #12
 80087ce:	af00      	add	r7, sp, #0
 80087d0:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_ErrorCallback can be implemented in the user file.
   */
}
 80087d2:	bf00      	nop
 80087d4:	370c      	adds	r7, #12
 80087d6:	46bd      	mov	sp, r7
 80087d8:	bc80      	pop	{r7}
 80087da:	4770      	bx	lr

080087dc <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 80087dc:	b480      	push	{r7}
 80087de:	b083      	sub	sp, #12
 80087e0:	af00      	add	r7, sp, #0
 80087e2:	6078      	str	r0, [r7, #4]
 80087e4:	460b      	mov	r3, r1
 80087e6:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 80087e8:	bf00      	nop
 80087ea:	370c      	adds	r7, #12
 80087ec:	46bd      	mov	sp, r7
 80087ee:	bc80      	pop	{r7}
 80087f0:	4770      	bx	lr
	...

080087f4 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 80087f4:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80087f8:	b08c      	sub	sp, #48	@ 0x30
 80087fa:	af00      	add	r7, sp, #0
 80087fc:	6178      	str	r0, [r7, #20]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 80087fe:	2300      	movs	r3, #0
 8008800:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8008804:	697b      	ldr	r3, [r7, #20]
 8008806:	689a      	ldr	r2, [r3, #8]
 8008808:	697b      	ldr	r3, [r7, #20]
 800880a:	691b      	ldr	r3, [r3, #16]
 800880c:	431a      	orrs	r2, r3
 800880e:	697b      	ldr	r3, [r7, #20]
 8008810:	695b      	ldr	r3, [r3, #20]
 8008812:	431a      	orrs	r2, r3
 8008814:	697b      	ldr	r3, [r7, #20]
 8008816:	69db      	ldr	r3, [r3, #28]
 8008818:	4313      	orrs	r3, r2
 800881a:	62fb      	str	r3, [r7, #44]	@ 0x2c
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 800881c:	697b      	ldr	r3, [r7, #20]
 800881e:	681b      	ldr	r3, [r3, #0]
 8008820:	681a      	ldr	r2, [r3, #0]
 8008822:	4b94      	ldr	r3, [pc, #592]	@ (8008a74 <UART_SetConfig+0x280>)
 8008824:	4013      	ands	r3, r2
 8008826:	697a      	ldr	r2, [r7, #20]
 8008828:	6812      	ldr	r2, [r2, #0]
 800882a:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800882c:	430b      	orrs	r3, r1
 800882e:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8008830:	697b      	ldr	r3, [r7, #20]
 8008832:	681b      	ldr	r3, [r3, #0]
 8008834:	685b      	ldr	r3, [r3, #4]
 8008836:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 800883a:	697b      	ldr	r3, [r7, #20]
 800883c:	68da      	ldr	r2, [r3, #12]
 800883e:	697b      	ldr	r3, [r7, #20]
 8008840:	681b      	ldr	r3, [r3, #0]
 8008842:	430a      	orrs	r2, r1
 8008844:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8008846:	697b      	ldr	r3, [r7, #20]
 8008848:	699b      	ldr	r3, [r3, #24]
 800884a:	62fb      	str	r3, [r7, #44]	@ 0x2c

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 800884c:	697b      	ldr	r3, [r7, #20]
 800884e:	681b      	ldr	r3, [r3, #0]
 8008850:	4a89      	ldr	r2, [pc, #548]	@ (8008a78 <UART_SetConfig+0x284>)
 8008852:	4293      	cmp	r3, r2
 8008854:	d004      	beq.n	8008860 <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 8008856:	697b      	ldr	r3, [r7, #20]
 8008858:	6a1b      	ldr	r3, [r3, #32]
 800885a:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800885c:	4313      	orrs	r3, r2
 800885e:	62fb      	str	r3, [r7, #44]	@ 0x2c
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8008860:	697b      	ldr	r3, [r7, #20]
 8008862:	681b      	ldr	r3, [r3, #0]
 8008864:	689b      	ldr	r3, [r3, #8]
 8008866:	f023 436e 	bic.w	r3, r3, #3992977408	@ 0xee000000
 800886a:	f423 6330 	bic.w	r3, r3, #2816	@ 0xb00
 800886e:	697a      	ldr	r2, [r7, #20]
 8008870:	6812      	ldr	r2, [r2, #0]
 8008872:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8008874:	430b      	orrs	r3, r1
 8008876:	6093      	str	r3, [r2, #8]

  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 8008878:	697b      	ldr	r3, [r7, #20]
 800887a:	681b      	ldr	r3, [r3, #0]
 800887c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800887e:	f023 010f 	bic.w	r1, r3, #15
 8008882:	697b      	ldr	r3, [r7, #20]
 8008884:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8008886:	697b      	ldr	r3, [r7, #20]
 8008888:	681b      	ldr	r3, [r3, #0]
 800888a:	430a      	orrs	r2, r1
 800888c:	62da      	str	r2, [r3, #44]	@ 0x2c

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 800888e:	697b      	ldr	r3, [r7, #20]
 8008890:	681b      	ldr	r3, [r3, #0]
 8008892:	4a7a      	ldr	r2, [pc, #488]	@ (8008a7c <UART_SetConfig+0x288>)
 8008894:	4293      	cmp	r3, r2
 8008896:	d127      	bne.n	80088e8 <UART_SetConfig+0xf4>
 8008898:	2003      	movs	r0, #3
 800889a:	f7ff fb2b 	bl	8007ef4 <LL_RCC_GetUSARTClockSource>
 800889e:	4603      	mov	r3, r0
 80088a0:	f5a3 3340 	sub.w	r3, r3, #196608	@ 0x30000
 80088a4:	2b03      	cmp	r3, #3
 80088a6:	d81b      	bhi.n	80088e0 <UART_SetConfig+0xec>
 80088a8:	a201      	add	r2, pc, #4	@ (adr r2, 80088b0 <UART_SetConfig+0xbc>)
 80088aa:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80088ae:	bf00      	nop
 80088b0:	080088c1 	.word	0x080088c1
 80088b4:	080088d1 	.word	0x080088d1
 80088b8:	080088c9 	.word	0x080088c9
 80088bc:	080088d9 	.word	0x080088d9
 80088c0:	2301      	movs	r3, #1
 80088c2:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80088c6:	e080      	b.n	80089ca <UART_SetConfig+0x1d6>
 80088c8:	2302      	movs	r3, #2
 80088ca:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80088ce:	e07c      	b.n	80089ca <UART_SetConfig+0x1d6>
 80088d0:	2304      	movs	r3, #4
 80088d2:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80088d6:	e078      	b.n	80089ca <UART_SetConfig+0x1d6>
 80088d8:	2308      	movs	r3, #8
 80088da:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80088de:	e074      	b.n	80089ca <UART_SetConfig+0x1d6>
 80088e0:	2310      	movs	r3, #16
 80088e2:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80088e6:	e070      	b.n	80089ca <UART_SetConfig+0x1d6>
 80088e8:	697b      	ldr	r3, [r7, #20]
 80088ea:	681b      	ldr	r3, [r3, #0]
 80088ec:	4a64      	ldr	r2, [pc, #400]	@ (8008a80 <UART_SetConfig+0x28c>)
 80088ee:	4293      	cmp	r3, r2
 80088f0:	d138      	bne.n	8008964 <UART_SetConfig+0x170>
 80088f2:	200c      	movs	r0, #12
 80088f4:	f7ff fafe 	bl	8007ef4 <LL_RCC_GetUSARTClockSource>
 80088f8:	4603      	mov	r3, r0
 80088fa:	f5a3 2340 	sub.w	r3, r3, #786432	@ 0xc0000
 80088fe:	2b0c      	cmp	r3, #12
 8008900:	d82c      	bhi.n	800895c <UART_SetConfig+0x168>
 8008902:	a201      	add	r2, pc, #4	@ (adr r2, 8008908 <UART_SetConfig+0x114>)
 8008904:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008908:	0800893d 	.word	0x0800893d
 800890c:	0800895d 	.word	0x0800895d
 8008910:	0800895d 	.word	0x0800895d
 8008914:	0800895d 	.word	0x0800895d
 8008918:	0800894d 	.word	0x0800894d
 800891c:	0800895d 	.word	0x0800895d
 8008920:	0800895d 	.word	0x0800895d
 8008924:	0800895d 	.word	0x0800895d
 8008928:	08008945 	.word	0x08008945
 800892c:	0800895d 	.word	0x0800895d
 8008930:	0800895d 	.word	0x0800895d
 8008934:	0800895d 	.word	0x0800895d
 8008938:	08008955 	.word	0x08008955
 800893c:	2300      	movs	r3, #0
 800893e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8008942:	e042      	b.n	80089ca <UART_SetConfig+0x1d6>
 8008944:	2302      	movs	r3, #2
 8008946:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800894a:	e03e      	b.n	80089ca <UART_SetConfig+0x1d6>
 800894c:	2304      	movs	r3, #4
 800894e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8008952:	e03a      	b.n	80089ca <UART_SetConfig+0x1d6>
 8008954:	2308      	movs	r3, #8
 8008956:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800895a:	e036      	b.n	80089ca <UART_SetConfig+0x1d6>
 800895c:	2310      	movs	r3, #16
 800895e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8008962:	e032      	b.n	80089ca <UART_SetConfig+0x1d6>
 8008964:	697b      	ldr	r3, [r7, #20]
 8008966:	681b      	ldr	r3, [r3, #0]
 8008968:	4a43      	ldr	r2, [pc, #268]	@ (8008a78 <UART_SetConfig+0x284>)
 800896a:	4293      	cmp	r3, r2
 800896c:	d12a      	bne.n	80089c4 <UART_SetConfig+0x1d0>
 800896e:	f44f 6040 	mov.w	r0, #3072	@ 0xc00
 8008972:	f7ff fad1 	bl	8007f18 <LL_RCC_GetLPUARTClockSource>
 8008976:	4603      	mov	r3, r0
 8008978:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 800897c:	d01a      	beq.n	80089b4 <UART_SetConfig+0x1c0>
 800897e:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8008982:	d81b      	bhi.n	80089bc <UART_SetConfig+0x1c8>
 8008984:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8008988:	d00c      	beq.n	80089a4 <UART_SetConfig+0x1b0>
 800898a:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800898e:	d815      	bhi.n	80089bc <UART_SetConfig+0x1c8>
 8008990:	2b00      	cmp	r3, #0
 8008992:	d003      	beq.n	800899c <UART_SetConfig+0x1a8>
 8008994:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8008998:	d008      	beq.n	80089ac <UART_SetConfig+0x1b8>
 800899a:	e00f      	b.n	80089bc <UART_SetConfig+0x1c8>
 800899c:	2300      	movs	r3, #0
 800899e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80089a2:	e012      	b.n	80089ca <UART_SetConfig+0x1d6>
 80089a4:	2302      	movs	r3, #2
 80089a6:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80089aa:	e00e      	b.n	80089ca <UART_SetConfig+0x1d6>
 80089ac:	2304      	movs	r3, #4
 80089ae:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80089b2:	e00a      	b.n	80089ca <UART_SetConfig+0x1d6>
 80089b4:	2308      	movs	r3, #8
 80089b6:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80089ba:	e006      	b.n	80089ca <UART_SetConfig+0x1d6>
 80089bc:	2310      	movs	r3, #16
 80089be:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80089c2:	e002      	b.n	80089ca <UART_SetConfig+0x1d6>
 80089c4:	2310      	movs	r3, #16
 80089c6:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 80089ca:	697b      	ldr	r3, [r7, #20]
 80089cc:	681b      	ldr	r3, [r3, #0]
 80089ce:	4a2a      	ldr	r2, [pc, #168]	@ (8008a78 <UART_SetConfig+0x284>)
 80089d0:	4293      	cmp	r3, r2
 80089d2:	f040 80a4 	bne.w	8008b1e <UART_SetConfig+0x32a>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 80089d6:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 80089da:	2b08      	cmp	r3, #8
 80089dc:	d823      	bhi.n	8008a26 <UART_SetConfig+0x232>
 80089de:	a201      	add	r2, pc, #4	@ (adr r2, 80089e4 <UART_SetConfig+0x1f0>)
 80089e0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80089e4:	08008a09 	.word	0x08008a09
 80089e8:	08008a27 	.word	0x08008a27
 80089ec:	08008a11 	.word	0x08008a11
 80089f0:	08008a27 	.word	0x08008a27
 80089f4:	08008a17 	.word	0x08008a17
 80089f8:	08008a27 	.word	0x08008a27
 80089fc:	08008a27 	.word	0x08008a27
 8008a00:	08008a27 	.word	0x08008a27
 8008a04:	08008a1f 	.word	0x08008a1f
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8008a08:	f7fd ff3a 	bl	8006880 <HAL_RCC_GetPCLK1Freq>
 8008a0c:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8008a0e:	e010      	b.n	8008a32 <UART_SetConfig+0x23e>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8008a10:	4b1c      	ldr	r3, [pc, #112]	@ (8008a84 <UART_SetConfig+0x290>)
 8008a12:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8008a14:	e00d      	b.n	8008a32 <UART_SetConfig+0x23e>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8008a16:	f7fd fe7f 	bl	8006718 <HAL_RCC_GetSysClockFreq>
 8008a1a:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8008a1c:	e009      	b.n	8008a32 <UART_SetConfig+0x23e>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8008a1e:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8008a22:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8008a24:	e005      	b.n	8008a32 <UART_SetConfig+0x23e>
      default:
        pclk = 0U;
 8008a26:	2300      	movs	r3, #0
 8008a28:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 8008a2a:	2301      	movs	r3, #1
 8008a2c:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 8008a30:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 8008a32:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008a34:	2b00      	cmp	r3, #0
 8008a36:	f000 8137 	beq.w	8008ca8 <UART_SetConfig+0x4b4>
    {
      /* Compute clock after Prescaler */
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 8008a3a:	697b      	ldr	r3, [r7, #20]
 8008a3c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008a3e:	4a12      	ldr	r2, [pc, #72]	@ (8008a88 <UART_SetConfig+0x294>)
 8008a40:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8008a44:	461a      	mov	r2, r3
 8008a46:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008a48:	fbb3 f3f2 	udiv	r3, r3, r2
 8008a4c:	61bb      	str	r3, [r7, #24]

      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8008a4e:	697b      	ldr	r3, [r7, #20]
 8008a50:	685a      	ldr	r2, [r3, #4]
 8008a52:	4613      	mov	r3, r2
 8008a54:	005b      	lsls	r3, r3, #1
 8008a56:	4413      	add	r3, r2
 8008a58:	69ba      	ldr	r2, [r7, #24]
 8008a5a:	429a      	cmp	r2, r3
 8008a5c:	d305      	bcc.n	8008a6a <UART_SetConfig+0x276>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 8008a5e:	697b      	ldr	r3, [r7, #20]
 8008a60:	685b      	ldr	r3, [r3, #4]
 8008a62:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8008a64:	69ba      	ldr	r2, [r7, #24]
 8008a66:	429a      	cmp	r2, r3
 8008a68:	d910      	bls.n	8008a8c <UART_SetConfig+0x298>
      {
        ret = HAL_ERROR;
 8008a6a:	2301      	movs	r3, #1
 8008a6c:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 8008a70:	e11a      	b.n	8008ca8 <UART_SetConfig+0x4b4>
 8008a72:	bf00      	nop
 8008a74:	cfff69f3 	.word	0xcfff69f3
 8008a78:	40008000 	.word	0x40008000
 8008a7c:	40013800 	.word	0x40013800
 8008a80:	40004400 	.word	0x40004400
 8008a84:	00f42400 	.word	0x00f42400
 8008a88:	0801d128 	.word	0x0801d128
      }
      else
      {
        /* Check computed UsartDiv value is in allocated range
           (it is forbidden to write values lower than 0x300 in the LPUART_BRR register) */
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8008a8c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008a8e:	2200      	movs	r2, #0
 8008a90:	60bb      	str	r3, [r7, #8]
 8008a92:	60fa      	str	r2, [r7, #12]
 8008a94:	697b      	ldr	r3, [r7, #20]
 8008a96:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008a98:	4a8e      	ldr	r2, [pc, #568]	@ (8008cd4 <UART_SetConfig+0x4e0>)
 8008a9a:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8008a9e:	b29b      	uxth	r3, r3
 8008aa0:	2200      	movs	r2, #0
 8008aa2:	603b      	str	r3, [r7, #0]
 8008aa4:	607a      	str	r2, [r7, #4]
 8008aa6:	e9d7 2300 	ldrd	r2, r3, [r7]
 8008aaa:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 8008aae:	f7f8 f87b 	bl	8000ba8 <__aeabi_uldivmod>
 8008ab2:	4602      	mov	r2, r0
 8008ab4:	460b      	mov	r3, r1
 8008ab6:	4610      	mov	r0, r2
 8008ab8:	4619      	mov	r1, r3
 8008aba:	f04f 0200 	mov.w	r2, #0
 8008abe:	f04f 0300 	mov.w	r3, #0
 8008ac2:	020b      	lsls	r3, r1, #8
 8008ac4:	ea43 6310 	orr.w	r3, r3, r0, lsr #24
 8008ac8:	0202      	lsls	r2, r0, #8
 8008aca:	6979      	ldr	r1, [r7, #20]
 8008acc:	6849      	ldr	r1, [r1, #4]
 8008ace:	0849      	lsrs	r1, r1, #1
 8008ad0:	2000      	movs	r0, #0
 8008ad2:	460c      	mov	r4, r1
 8008ad4:	4605      	mov	r5, r0
 8008ad6:	eb12 0804 	adds.w	r8, r2, r4
 8008ada:	eb43 0905 	adc.w	r9, r3, r5
 8008ade:	697b      	ldr	r3, [r7, #20]
 8008ae0:	685b      	ldr	r3, [r3, #4]
 8008ae2:	2200      	movs	r2, #0
 8008ae4:	469a      	mov	sl, r3
 8008ae6:	4693      	mov	fp, r2
 8008ae8:	4652      	mov	r2, sl
 8008aea:	465b      	mov	r3, fp
 8008aec:	4640      	mov	r0, r8
 8008aee:	4649      	mov	r1, r9
 8008af0:	f7f8 f85a 	bl	8000ba8 <__aeabi_uldivmod>
 8008af4:	4602      	mov	r2, r0
 8008af6:	460b      	mov	r3, r1
 8008af8:	4613      	mov	r3, r2
 8008afa:	623b      	str	r3, [r7, #32]
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 8008afc:	6a3b      	ldr	r3, [r7, #32]
 8008afe:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8008b02:	d308      	bcc.n	8008b16 <UART_SetConfig+0x322>
 8008b04:	6a3b      	ldr	r3, [r7, #32]
 8008b06:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8008b0a:	d204      	bcs.n	8008b16 <UART_SetConfig+0x322>
        {
          huart->Instance->BRR = usartdiv;
 8008b0c:	697b      	ldr	r3, [r7, #20]
 8008b0e:	681b      	ldr	r3, [r3, #0]
 8008b10:	6a3a      	ldr	r2, [r7, #32]
 8008b12:	60da      	str	r2, [r3, #12]
 8008b14:	e0c8      	b.n	8008ca8 <UART_SetConfig+0x4b4>
        }
        else
        {
          ret = HAL_ERROR;
 8008b16:	2301      	movs	r3, #1
 8008b18:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 8008b1c:	e0c4      	b.n	8008ca8 <UART_SetConfig+0x4b4>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8008b1e:	697b      	ldr	r3, [r7, #20]
 8008b20:	69db      	ldr	r3, [r3, #28]
 8008b22:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8008b26:	d167      	bne.n	8008bf8 <UART_SetConfig+0x404>
  {
    switch (clocksource)
 8008b28:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 8008b2c:	2b08      	cmp	r3, #8
 8008b2e:	d828      	bhi.n	8008b82 <UART_SetConfig+0x38e>
 8008b30:	a201      	add	r2, pc, #4	@ (adr r2, 8008b38 <UART_SetConfig+0x344>)
 8008b32:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008b36:	bf00      	nop
 8008b38:	08008b5d 	.word	0x08008b5d
 8008b3c:	08008b65 	.word	0x08008b65
 8008b40:	08008b6d 	.word	0x08008b6d
 8008b44:	08008b83 	.word	0x08008b83
 8008b48:	08008b73 	.word	0x08008b73
 8008b4c:	08008b83 	.word	0x08008b83
 8008b50:	08008b83 	.word	0x08008b83
 8008b54:	08008b83 	.word	0x08008b83
 8008b58:	08008b7b 	.word	0x08008b7b
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8008b5c:	f7fd fe90 	bl	8006880 <HAL_RCC_GetPCLK1Freq>
 8008b60:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8008b62:	e014      	b.n	8008b8e <UART_SetConfig+0x39a>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8008b64:	f7fd fe9e 	bl	80068a4 <HAL_RCC_GetPCLK2Freq>
 8008b68:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8008b6a:	e010      	b.n	8008b8e <UART_SetConfig+0x39a>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8008b6c:	4b5a      	ldr	r3, [pc, #360]	@ (8008cd8 <UART_SetConfig+0x4e4>)
 8008b6e:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8008b70:	e00d      	b.n	8008b8e <UART_SetConfig+0x39a>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8008b72:	f7fd fdd1 	bl	8006718 <HAL_RCC_GetSysClockFreq>
 8008b76:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8008b78:	e009      	b.n	8008b8e <UART_SetConfig+0x39a>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8008b7a:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8008b7e:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8008b80:	e005      	b.n	8008b8e <UART_SetConfig+0x39a>
      default:
        pclk = 0U;
 8008b82:	2300      	movs	r3, #0
 8008b84:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 8008b86:	2301      	movs	r3, #1
 8008b88:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 8008b8c:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8008b8e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008b90:	2b00      	cmp	r3, #0
 8008b92:	f000 8089 	beq.w	8008ca8 <UART_SetConfig+0x4b4>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8008b96:	697b      	ldr	r3, [r7, #20]
 8008b98:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008b9a:	4a4e      	ldr	r2, [pc, #312]	@ (8008cd4 <UART_SetConfig+0x4e0>)
 8008b9c:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8008ba0:	461a      	mov	r2, r3
 8008ba2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008ba4:	fbb3 f3f2 	udiv	r3, r3, r2
 8008ba8:	005a      	lsls	r2, r3, #1
 8008baa:	697b      	ldr	r3, [r7, #20]
 8008bac:	685b      	ldr	r3, [r3, #4]
 8008bae:	085b      	lsrs	r3, r3, #1
 8008bb0:	441a      	add	r2, r3
 8008bb2:	697b      	ldr	r3, [r7, #20]
 8008bb4:	685b      	ldr	r3, [r3, #4]
 8008bb6:	fbb2 f3f3 	udiv	r3, r2, r3
 8008bba:	623b      	str	r3, [r7, #32]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8008bbc:	6a3b      	ldr	r3, [r7, #32]
 8008bbe:	2b0f      	cmp	r3, #15
 8008bc0:	d916      	bls.n	8008bf0 <UART_SetConfig+0x3fc>
 8008bc2:	6a3b      	ldr	r3, [r7, #32]
 8008bc4:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8008bc8:	d212      	bcs.n	8008bf0 <UART_SetConfig+0x3fc>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8008bca:	6a3b      	ldr	r3, [r7, #32]
 8008bcc:	b29b      	uxth	r3, r3
 8008bce:	f023 030f 	bic.w	r3, r3, #15
 8008bd2:	83fb      	strh	r3, [r7, #30]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8008bd4:	6a3b      	ldr	r3, [r7, #32]
 8008bd6:	085b      	lsrs	r3, r3, #1
 8008bd8:	b29b      	uxth	r3, r3
 8008bda:	f003 0307 	and.w	r3, r3, #7
 8008bde:	b29a      	uxth	r2, r3
 8008be0:	8bfb      	ldrh	r3, [r7, #30]
 8008be2:	4313      	orrs	r3, r2
 8008be4:	83fb      	strh	r3, [r7, #30]
        huart->Instance->BRR = brrtemp;
 8008be6:	697b      	ldr	r3, [r7, #20]
 8008be8:	681b      	ldr	r3, [r3, #0]
 8008bea:	8bfa      	ldrh	r2, [r7, #30]
 8008bec:	60da      	str	r2, [r3, #12]
 8008bee:	e05b      	b.n	8008ca8 <UART_SetConfig+0x4b4>
      }
      else
      {
        ret = HAL_ERROR;
 8008bf0:	2301      	movs	r3, #1
 8008bf2:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 8008bf6:	e057      	b.n	8008ca8 <UART_SetConfig+0x4b4>
      }
    }
  }
  else
  {
    switch (clocksource)
 8008bf8:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 8008bfc:	2b08      	cmp	r3, #8
 8008bfe:	d828      	bhi.n	8008c52 <UART_SetConfig+0x45e>
 8008c00:	a201      	add	r2, pc, #4	@ (adr r2, 8008c08 <UART_SetConfig+0x414>)
 8008c02:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008c06:	bf00      	nop
 8008c08:	08008c2d 	.word	0x08008c2d
 8008c0c:	08008c35 	.word	0x08008c35
 8008c10:	08008c3d 	.word	0x08008c3d
 8008c14:	08008c53 	.word	0x08008c53
 8008c18:	08008c43 	.word	0x08008c43
 8008c1c:	08008c53 	.word	0x08008c53
 8008c20:	08008c53 	.word	0x08008c53
 8008c24:	08008c53 	.word	0x08008c53
 8008c28:	08008c4b 	.word	0x08008c4b
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8008c2c:	f7fd fe28 	bl	8006880 <HAL_RCC_GetPCLK1Freq>
 8008c30:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8008c32:	e014      	b.n	8008c5e <UART_SetConfig+0x46a>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8008c34:	f7fd fe36 	bl	80068a4 <HAL_RCC_GetPCLK2Freq>
 8008c38:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8008c3a:	e010      	b.n	8008c5e <UART_SetConfig+0x46a>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8008c3c:	4b26      	ldr	r3, [pc, #152]	@ (8008cd8 <UART_SetConfig+0x4e4>)
 8008c3e:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8008c40:	e00d      	b.n	8008c5e <UART_SetConfig+0x46a>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8008c42:	f7fd fd69 	bl	8006718 <HAL_RCC_GetSysClockFreq>
 8008c46:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8008c48:	e009      	b.n	8008c5e <UART_SetConfig+0x46a>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8008c4a:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8008c4e:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8008c50:	e005      	b.n	8008c5e <UART_SetConfig+0x46a>
      default:
        pclk = 0U;
 8008c52:	2300      	movs	r3, #0
 8008c54:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 8008c56:	2301      	movs	r3, #1
 8008c58:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 8008c5c:	bf00      	nop
    }

    if (pclk != 0U)
 8008c5e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008c60:	2b00      	cmp	r3, #0
 8008c62:	d021      	beq.n	8008ca8 <UART_SetConfig+0x4b4>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8008c64:	697b      	ldr	r3, [r7, #20]
 8008c66:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008c68:	4a1a      	ldr	r2, [pc, #104]	@ (8008cd4 <UART_SetConfig+0x4e0>)
 8008c6a:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8008c6e:	461a      	mov	r2, r3
 8008c70:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008c72:	fbb3 f2f2 	udiv	r2, r3, r2
 8008c76:	697b      	ldr	r3, [r7, #20]
 8008c78:	685b      	ldr	r3, [r3, #4]
 8008c7a:	085b      	lsrs	r3, r3, #1
 8008c7c:	441a      	add	r2, r3
 8008c7e:	697b      	ldr	r3, [r7, #20]
 8008c80:	685b      	ldr	r3, [r3, #4]
 8008c82:	fbb2 f3f3 	udiv	r3, r2, r3
 8008c86:	623b      	str	r3, [r7, #32]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8008c88:	6a3b      	ldr	r3, [r7, #32]
 8008c8a:	2b0f      	cmp	r3, #15
 8008c8c:	d909      	bls.n	8008ca2 <UART_SetConfig+0x4ae>
 8008c8e:	6a3b      	ldr	r3, [r7, #32]
 8008c90:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8008c94:	d205      	bcs.n	8008ca2 <UART_SetConfig+0x4ae>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 8008c96:	6a3b      	ldr	r3, [r7, #32]
 8008c98:	b29a      	uxth	r2, r3
 8008c9a:	697b      	ldr	r3, [r7, #20]
 8008c9c:	681b      	ldr	r3, [r3, #0]
 8008c9e:	60da      	str	r2, [r3, #12]
 8008ca0:	e002      	b.n	8008ca8 <UART_SetConfig+0x4b4>
      }
      else
      {
        ret = HAL_ERROR;
 8008ca2:	2301      	movs	r3, #1
 8008ca4:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
      }
    }
  }

  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 8008ca8:	697b      	ldr	r3, [r7, #20]
 8008caa:	2201      	movs	r2, #1
 8008cac:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
  huart->NbRxDataToProcess = 1;
 8008cb0:	697b      	ldr	r3, [r7, #20]
 8008cb2:	2201      	movs	r2, #1
 8008cb4:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8008cb8:	697b      	ldr	r3, [r7, #20]
 8008cba:	2200      	movs	r2, #0
 8008cbc:	675a      	str	r2, [r3, #116]	@ 0x74
  huart->TxISR = NULL;
 8008cbe:	697b      	ldr	r3, [r7, #20]
 8008cc0:	2200      	movs	r2, #0
 8008cc2:	679a      	str	r2, [r3, #120]	@ 0x78

  return ret;
 8008cc4:	f897 302a 	ldrb.w	r3, [r7, #42]	@ 0x2a
}
 8008cc8:	4618      	mov	r0, r3
 8008cca:	3730      	adds	r7, #48	@ 0x30
 8008ccc:	46bd      	mov	sp, r7
 8008cce:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8008cd2:	bf00      	nop
 8008cd4:	0801d128 	.word	0x0801d128
 8008cd8:	00f42400 	.word	0x00f42400

08008cdc <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8008cdc:	b480      	push	{r7}
 8008cde:	b083      	sub	sp, #12
 8008ce0:	af00      	add	r7, sp, #0
 8008ce2:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8008ce4:	687b      	ldr	r3, [r7, #4]
 8008ce6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008ce8:	f003 0308 	and.w	r3, r3, #8
 8008cec:	2b00      	cmp	r3, #0
 8008cee:	d00a      	beq.n	8008d06 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8008cf0:	687b      	ldr	r3, [r7, #4]
 8008cf2:	681b      	ldr	r3, [r3, #0]
 8008cf4:	685b      	ldr	r3, [r3, #4]
 8008cf6:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 8008cfa:	687b      	ldr	r3, [r7, #4]
 8008cfc:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8008cfe:	687b      	ldr	r3, [r7, #4]
 8008d00:	681b      	ldr	r3, [r3, #0]
 8008d02:	430a      	orrs	r2, r1
 8008d04:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8008d06:	687b      	ldr	r3, [r7, #4]
 8008d08:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008d0a:	f003 0301 	and.w	r3, r3, #1
 8008d0e:	2b00      	cmp	r3, #0
 8008d10:	d00a      	beq.n	8008d28 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8008d12:	687b      	ldr	r3, [r7, #4]
 8008d14:	681b      	ldr	r3, [r3, #0]
 8008d16:	685b      	ldr	r3, [r3, #4]
 8008d18:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 8008d1c:	687b      	ldr	r3, [r7, #4]
 8008d1e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8008d20:	687b      	ldr	r3, [r7, #4]
 8008d22:	681b      	ldr	r3, [r3, #0]
 8008d24:	430a      	orrs	r2, r1
 8008d26:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8008d28:	687b      	ldr	r3, [r7, #4]
 8008d2a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008d2c:	f003 0302 	and.w	r3, r3, #2
 8008d30:	2b00      	cmp	r3, #0
 8008d32:	d00a      	beq.n	8008d4a <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8008d34:	687b      	ldr	r3, [r7, #4]
 8008d36:	681b      	ldr	r3, [r3, #0]
 8008d38:	685b      	ldr	r3, [r3, #4]
 8008d3a:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 8008d3e:	687b      	ldr	r3, [r7, #4]
 8008d40:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8008d42:	687b      	ldr	r3, [r7, #4]
 8008d44:	681b      	ldr	r3, [r3, #0]
 8008d46:	430a      	orrs	r2, r1
 8008d48:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8008d4a:	687b      	ldr	r3, [r7, #4]
 8008d4c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008d4e:	f003 0304 	and.w	r3, r3, #4
 8008d52:	2b00      	cmp	r3, #0
 8008d54:	d00a      	beq.n	8008d6c <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8008d56:	687b      	ldr	r3, [r7, #4]
 8008d58:	681b      	ldr	r3, [r3, #0]
 8008d5a:	685b      	ldr	r3, [r3, #4]
 8008d5c:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 8008d60:	687b      	ldr	r3, [r7, #4]
 8008d62:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8008d64:	687b      	ldr	r3, [r7, #4]
 8008d66:	681b      	ldr	r3, [r3, #0]
 8008d68:	430a      	orrs	r2, r1
 8008d6a:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8008d6c:	687b      	ldr	r3, [r7, #4]
 8008d6e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008d70:	f003 0310 	and.w	r3, r3, #16
 8008d74:	2b00      	cmp	r3, #0
 8008d76:	d00a      	beq.n	8008d8e <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8008d78:	687b      	ldr	r3, [r7, #4]
 8008d7a:	681b      	ldr	r3, [r3, #0]
 8008d7c:	689b      	ldr	r3, [r3, #8]
 8008d7e:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 8008d82:	687b      	ldr	r3, [r7, #4]
 8008d84:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8008d86:	687b      	ldr	r3, [r7, #4]
 8008d88:	681b      	ldr	r3, [r3, #0]
 8008d8a:	430a      	orrs	r2, r1
 8008d8c:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8008d8e:	687b      	ldr	r3, [r7, #4]
 8008d90:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008d92:	f003 0320 	and.w	r3, r3, #32
 8008d96:	2b00      	cmp	r3, #0
 8008d98:	d00a      	beq.n	8008db0 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8008d9a:	687b      	ldr	r3, [r7, #4]
 8008d9c:	681b      	ldr	r3, [r3, #0]
 8008d9e:	689b      	ldr	r3, [r3, #8]
 8008da0:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 8008da4:	687b      	ldr	r3, [r7, #4]
 8008da6:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8008da8:	687b      	ldr	r3, [r7, #4]
 8008daa:	681b      	ldr	r3, [r3, #0]
 8008dac:	430a      	orrs	r2, r1
 8008dae:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8008db0:	687b      	ldr	r3, [r7, #4]
 8008db2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008db4:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8008db8:	2b00      	cmp	r3, #0
 8008dba:	d01a      	beq.n	8008df2 <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8008dbc:	687b      	ldr	r3, [r7, #4]
 8008dbe:	681b      	ldr	r3, [r3, #0]
 8008dc0:	685b      	ldr	r3, [r3, #4]
 8008dc2:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 8008dc6:	687b      	ldr	r3, [r7, #4]
 8008dc8:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8008dca:	687b      	ldr	r3, [r7, #4]
 8008dcc:	681b      	ldr	r3, [r3, #0]
 8008dce:	430a      	orrs	r2, r1
 8008dd0:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8008dd2:	687b      	ldr	r3, [r7, #4]
 8008dd4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8008dd6:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8008dda:	d10a      	bne.n	8008df2 <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8008ddc:	687b      	ldr	r3, [r7, #4]
 8008dde:	681b      	ldr	r3, [r3, #0]
 8008de0:	685b      	ldr	r3, [r3, #4]
 8008de2:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 8008de6:	687b      	ldr	r3, [r7, #4]
 8008de8:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 8008dea:	687b      	ldr	r3, [r7, #4]
 8008dec:	681b      	ldr	r3, [r3, #0]
 8008dee:	430a      	orrs	r2, r1
 8008df0:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8008df2:	687b      	ldr	r3, [r7, #4]
 8008df4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008df6:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8008dfa:	2b00      	cmp	r3, #0
 8008dfc:	d00a      	beq.n	8008e14 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8008dfe:	687b      	ldr	r3, [r7, #4]
 8008e00:	681b      	ldr	r3, [r3, #0]
 8008e02:	685b      	ldr	r3, [r3, #4]
 8008e04:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 8008e08:	687b      	ldr	r3, [r7, #4]
 8008e0a:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8008e0c:	687b      	ldr	r3, [r7, #4]
 8008e0e:	681b      	ldr	r3, [r3, #0]
 8008e10:	430a      	orrs	r2, r1
 8008e12:	605a      	str	r2, [r3, #4]
  }
}
 8008e14:	bf00      	nop
 8008e16:	370c      	adds	r7, #12
 8008e18:	46bd      	mov	sp, r7
 8008e1a:	bc80      	pop	{r7}
 8008e1c:	4770      	bx	lr

08008e1e <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8008e1e:	b580      	push	{r7, lr}
 8008e20:	b086      	sub	sp, #24
 8008e22:	af02      	add	r7, sp, #8
 8008e24:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8008e26:	687b      	ldr	r3, [r7, #4]
 8008e28:	2200      	movs	r2, #0
 8008e2a:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8008e2e:	f7f9 fa51 	bl	80022d4 <HAL_GetTick>
 8008e32:	60f8      	str	r0, [r7, #12]

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8008e34:	687b      	ldr	r3, [r7, #4]
 8008e36:	681b      	ldr	r3, [r3, #0]
 8008e38:	681b      	ldr	r3, [r3, #0]
 8008e3a:	f003 0308 	and.w	r3, r3, #8
 8008e3e:	2b08      	cmp	r3, #8
 8008e40:	d10e      	bne.n	8008e60 <UART_CheckIdleState+0x42>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8008e42:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8008e46:	9300      	str	r3, [sp, #0]
 8008e48:	68fb      	ldr	r3, [r7, #12]
 8008e4a:	2200      	movs	r2, #0
 8008e4c:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 8008e50:	6878      	ldr	r0, [r7, #4]
 8008e52:	f000 f832 	bl	8008eba <UART_WaitOnFlagUntilTimeout>
 8008e56:	4603      	mov	r3, r0
 8008e58:	2b00      	cmp	r3, #0
 8008e5a:	d001      	beq.n	8008e60 <UART_CheckIdleState+0x42>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 8008e5c:	2303      	movs	r3, #3
 8008e5e:	e028      	b.n	8008eb2 <UART_CheckIdleState+0x94>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8008e60:	687b      	ldr	r3, [r7, #4]
 8008e62:	681b      	ldr	r3, [r3, #0]
 8008e64:	681b      	ldr	r3, [r3, #0]
 8008e66:	f003 0304 	and.w	r3, r3, #4
 8008e6a:	2b04      	cmp	r3, #4
 8008e6c:	d10e      	bne.n	8008e8c <UART_CheckIdleState+0x6e>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8008e6e:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8008e72:	9300      	str	r3, [sp, #0]
 8008e74:	68fb      	ldr	r3, [r7, #12]
 8008e76:	2200      	movs	r2, #0
 8008e78:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 8008e7c:	6878      	ldr	r0, [r7, #4]
 8008e7e:	f000 f81c 	bl	8008eba <UART_WaitOnFlagUntilTimeout>
 8008e82:	4603      	mov	r3, r0
 8008e84:	2b00      	cmp	r3, #0
 8008e86:	d001      	beq.n	8008e8c <UART_CheckIdleState+0x6e>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 8008e88:	2303      	movs	r3, #3
 8008e8a:	e012      	b.n	8008eb2 <UART_CheckIdleState+0x94>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8008e8c:	687b      	ldr	r3, [r7, #4]
 8008e8e:	2220      	movs	r2, #32
 8008e90:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
  huart->RxState = HAL_UART_STATE_READY;
 8008e94:	687b      	ldr	r3, [r7, #4]
 8008e96:	2220      	movs	r2, #32
 8008e98:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8008e9c:	687b      	ldr	r3, [r7, #4]
 8008e9e:	2200      	movs	r2, #0
 8008ea0:	66da      	str	r2, [r3, #108]	@ 0x6c
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8008ea2:	687b      	ldr	r3, [r7, #4]
 8008ea4:	2200      	movs	r2, #0
 8008ea6:	671a      	str	r2, [r3, #112]	@ 0x70

  __HAL_UNLOCK(huart);
 8008ea8:	687b      	ldr	r3, [r7, #4]
 8008eaa:	2200      	movs	r2, #0
 8008eac:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8008eb0:	2300      	movs	r3, #0
}
 8008eb2:	4618      	mov	r0, r3
 8008eb4:	3710      	adds	r7, #16
 8008eb6:	46bd      	mov	sp, r7
 8008eb8:	bd80      	pop	{r7, pc}

08008eba <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8008eba:	b580      	push	{r7, lr}
 8008ebc:	b09c      	sub	sp, #112	@ 0x70
 8008ebe:	af00      	add	r7, sp, #0
 8008ec0:	60f8      	str	r0, [r7, #12]
 8008ec2:	60b9      	str	r1, [r7, #8]
 8008ec4:	603b      	str	r3, [r7, #0]
 8008ec6:	4613      	mov	r3, r2
 8008ec8:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8008eca:	e0af      	b.n	800902c <UART_WaitOnFlagUntilTimeout+0x172>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8008ecc:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8008ece:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008ed2:	f000 80ab 	beq.w	800902c <UART_WaitOnFlagUntilTimeout+0x172>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8008ed6:	f7f9 f9fd 	bl	80022d4 <HAL_GetTick>
 8008eda:	4602      	mov	r2, r0
 8008edc:	683b      	ldr	r3, [r7, #0]
 8008ede:	1ad3      	subs	r3, r2, r3
 8008ee0:	6fba      	ldr	r2, [r7, #120]	@ 0x78
 8008ee2:	429a      	cmp	r2, r3
 8008ee4:	d302      	bcc.n	8008eec <UART_WaitOnFlagUntilTimeout+0x32>
 8008ee6:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8008ee8:	2b00      	cmp	r3, #0
 8008eea:	d140      	bne.n	8008f6e <UART_WaitOnFlagUntilTimeout+0xb4>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
           interrupts for the interrupt process */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE |
 8008eec:	68fb      	ldr	r3, [r7, #12]
 8008eee:	681b      	ldr	r3, [r3, #0]
 8008ef0:	653b      	str	r3, [r7, #80]	@ 0x50
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008ef2:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8008ef4:	e853 3f00 	ldrex	r3, [r3]
 8008ef8:	64fb      	str	r3, [r7, #76]	@ 0x4c
   return(result);
 8008efa:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8008efc:	f423 73d0 	bic.w	r3, r3, #416	@ 0x1a0
 8008f00:	667b      	str	r3, [r7, #100]	@ 0x64
 8008f02:	68fb      	ldr	r3, [r7, #12]
 8008f04:	681b      	ldr	r3, [r3, #0]
 8008f06:	461a      	mov	r2, r3
 8008f08:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8008f0a:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8008f0c:	65ba      	str	r2, [r7, #88]	@ 0x58
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008f0e:	6db9      	ldr	r1, [r7, #88]	@ 0x58
 8008f10:	6dfa      	ldr	r2, [r7, #92]	@ 0x5c
 8008f12:	e841 2300 	strex	r3, r2, [r1]
 8008f16:	657b      	str	r3, [r7, #84]	@ 0x54
   return(result);
 8008f18:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8008f1a:	2b00      	cmp	r3, #0
 8008f1c:	d1e6      	bne.n	8008eec <UART_WaitOnFlagUntilTimeout+0x32>
                                                USART_CR1_TXEIE_TXFNFIE));
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8008f1e:	68fb      	ldr	r3, [r7, #12]
 8008f20:	681b      	ldr	r3, [r3, #0]
 8008f22:	3308      	adds	r3, #8
 8008f24:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008f26:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8008f28:	e853 3f00 	ldrex	r3, [r3]
 8008f2c:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8008f2e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008f30:	f023 0301 	bic.w	r3, r3, #1
 8008f34:	663b      	str	r3, [r7, #96]	@ 0x60
 8008f36:	68fb      	ldr	r3, [r7, #12]
 8008f38:	681b      	ldr	r3, [r3, #0]
 8008f3a:	3308      	adds	r3, #8
 8008f3c:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 8008f3e:	64ba      	str	r2, [r7, #72]	@ 0x48
 8008f40:	647b      	str	r3, [r7, #68]	@ 0x44
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008f42:	6c79      	ldr	r1, [r7, #68]	@ 0x44
 8008f44:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8008f46:	e841 2300 	strex	r3, r2, [r1]
 8008f4a:	643b      	str	r3, [r7, #64]	@ 0x40
   return(result);
 8008f4c:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8008f4e:	2b00      	cmp	r3, #0
 8008f50:	d1e5      	bne.n	8008f1e <UART_WaitOnFlagUntilTimeout+0x64>

        huart->gState = HAL_UART_STATE_READY;
 8008f52:	68fb      	ldr	r3, [r7, #12]
 8008f54:	2220      	movs	r2, #32
 8008f56:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
        huart->RxState = HAL_UART_STATE_READY;
 8008f5a:	68fb      	ldr	r3, [r7, #12]
 8008f5c:	2220      	movs	r2, #32
 8008f5e:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

        __HAL_UNLOCK(huart);
 8008f62:	68fb      	ldr	r3, [r7, #12]
 8008f64:	2200      	movs	r2, #0
 8008f66:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

        return HAL_TIMEOUT;
 8008f6a:	2303      	movs	r3, #3
 8008f6c:	e06f      	b.n	800904e <UART_WaitOnFlagUntilTimeout+0x194>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8008f6e:	68fb      	ldr	r3, [r7, #12]
 8008f70:	681b      	ldr	r3, [r3, #0]
 8008f72:	681b      	ldr	r3, [r3, #0]
 8008f74:	f003 0304 	and.w	r3, r3, #4
 8008f78:	2b00      	cmp	r3, #0
 8008f7a:	d057      	beq.n	800902c <UART_WaitOnFlagUntilTimeout+0x172>
 8008f7c:	68bb      	ldr	r3, [r7, #8]
 8008f7e:	2b80      	cmp	r3, #128	@ 0x80
 8008f80:	d054      	beq.n	800902c <UART_WaitOnFlagUntilTimeout+0x172>
 8008f82:	68bb      	ldr	r3, [r7, #8]
 8008f84:	2b40      	cmp	r3, #64	@ 0x40
 8008f86:	d051      	beq.n	800902c <UART_WaitOnFlagUntilTimeout+0x172>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8008f88:	68fb      	ldr	r3, [r7, #12]
 8008f8a:	681b      	ldr	r3, [r3, #0]
 8008f8c:	69db      	ldr	r3, [r3, #28]
 8008f8e:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8008f92:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8008f96:	d149      	bne.n	800902c <UART_WaitOnFlagUntilTimeout+0x172>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8008f98:	68fb      	ldr	r3, [r7, #12]
 8008f9a:	681b      	ldr	r3, [r3, #0]
 8008f9c:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8008fa0:	621a      	str	r2, [r3, #32]

          /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
             interrupts for the interrupt process */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE |
 8008fa2:	68fb      	ldr	r3, [r7, #12]
 8008fa4:	681b      	ldr	r3, [r3, #0]
 8008fa6:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008fa8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008faa:	e853 3f00 	ldrex	r3, [r3]
 8008fae:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8008fb0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008fb2:	f423 73d0 	bic.w	r3, r3, #416	@ 0x1a0
 8008fb6:	66fb      	str	r3, [r7, #108]	@ 0x6c
 8008fb8:	68fb      	ldr	r3, [r7, #12]
 8008fba:	681b      	ldr	r3, [r3, #0]
 8008fbc:	461a      	mov	r2, r3
 8008fbe:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8008fc0:	637b      	str	r3, [r7, #52]	@ 0x34
 8008fc2:	633a      	str	r2, [r7, #48]	@ 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008fc4:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 8008fc6:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8008fc8:	e841 2300 	strex	r3, r2, [r1]
 8008fcc:	62fb      	str	r3, [r7, #44]	@ 0x2c
   return(result);
 8008fce:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008fd0:	2b00      	cmp	r3, #0
 8008fd2:	d1e6      	bne.n	8008fa2 <UART_WaitOnFlagUntilTimeout+0xe8>
                                                  USART_CR1_TXEIE_TXFNFIE));
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8008fd4:	68fb      	ldr	r3, [r7, #12]
 8008fd6:	681b      	ldr	r3, [r3, #0]
 8008fd8:	3308      	adds	r3, #8
 8008fda:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008fdc:	697b      	ldr	r3, [r7, #20]
 8008fde:	e853 3f00 	ldrex	r3, [r3]
 8008fe2:	613b      	str	r3, [r7, #16]
   return(result);
 8008fe4:	693b      	ldr	r3, [r7, #16]
 8008fe6:	f023 0301 	bic.w	r3, r3, #1
 8008fea:	66bb      	str	r3, [r7, #104]	@ 0x68
 8008fec:	68fb      	ldr	r3, [r7, #12]
 8008fee:	681b      	ldr	r3, [r3, #0]
 8008ff0:	3308      	adds	r3, #8
 8008ff2:	6eba      	ldr	r2, [r7, #104]	@ 0x68
 8008ff4:	623a      	str	r2, [r7, #32]
 8008ff6:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008ff8:	69f9      	ldr	r1, [r7, #28]
 8008ffa:	6a3a      	ldr	r2, [r7, #32]
 8008ffc:	e841 2300 	strex	r3, r2, [r1]
 8009000:	61bb      	str	r3, [r7, #24]
   return(result);
 8009002:	69bb      	ldr	r3, [r7, #24]
 8009004:	2b00      	cmp	r3, #0
 8009006:	d1e5      	bne.n	8008fd4 <UART_WaitOnFlagUntilTimeout+0x11a>

          huart->gState = HAL_UART_STATE_READY;
 8009008:	68fb      	ldr	r3, [r7, #12]
 800900a:	2220      	movs	r2, #32
 800900c:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
          huart->RxState = HAL_UART_STATE_READY;
 8009010:	68fb      	ldr	r3, [r7, #12]
 8009012:	2220      	movs	r2, #32
 8009014:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8009018:	68fb      	ldr	r3, [r7, #12]
 800901a:	2220      	movs	r2, #32
 800901c:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8009020:	68fb      	ldr	r3, [r7, #12]
 8009022:	2200      	movs	r2, #0
 8009024:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_TIMEOUT;
 8009028:	2303      	movs	r3, #3
 800902a:	e010      	b.n	800904e <UART_WaitOnFlagUntilTimeout+0x194>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800902c:	68fb      	ldr	r3, [r7, #12]
 800902e:	681b      	ldr	r3, [r3, #0]
 8009030:	69da      	ldr	r2, [r3, #28]
 8009032:	68bb      	ldr	r3, [r7, #8]
 8009034:	4013      	ands	r3, r2
 8009036:	68ba      	ldr	r2, [r7, #8]
 8009038:	429a      	cmp	r2, r3
 800903a:	bf0c      	ite	eq
 800903c:	2301      	moveq	r3, #1
 800903e:	2300      	movne	r3, #0
 8009040:	b2db      	uxtb	r3, r3
 8009042:	461a      	mov	r2, r3
 8009044:	79fb      	ldrb	r3, [r7, #7]
 8009046:	429a      	cmp	r2, r3
 8009048:	f43f af40 	beq.w	8008ecc <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 800904c:	2300      	movs	r3, #0
}
 800904e:	4618      	mov	r0, r3
 8009050:	3770      	adds	r7, #112	@ 0x70
 8009052:	46bd      	mov	sp, r7
 8009054:	bd80      	pop	{r7, pc}
	...

08009058 <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8009058:	b480      	push	{r7}
 800905a:	b0a3      	sub	sp, #140	@ 0x8c
 800905c:	af00      	add	r7, sp, #0
 800905e:	60f8      	str	r0, [r7, #12]
 8009060:	60b9      	str	r1, [r7, #8]
 8009062:	4613      	mov	r3, r2
 8009064:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr  = pData;
 8009066:	68fb      	ldr	r3, [r7, #12]
 8009068:	68ba      	ldr	r2, [r7, #8]
 800906a:	659a      	str	r2, [r3, #88]	@ 0x58
  huart->RxXferSize  = Size;
 800906c:	68fb      	ldr	r3, [r7, #12]
 800906e:	88fa      	ldrh	r2, [r7, #6]
 8009070:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
  huart->RxXferCount = Size;
 8009074:	68fb      	ldr	r3, [r7, #12]
 8009076:	88fa      	ldrh	r2, [r7, #6]
 8009078:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e
  huart->RxISR       = NULL;
 800907c:	68fb      	ldr	r3, [r7, #12]
 800907e:	2200      	movs	r2, #0
 8009080:	675a      	str	r2, [r3, #116]	@ 0x74

  /* Computation of UART mask to apply to RDR register */
  UART_MASK_COMPUTATION(huart);
 8009082:	68fb      	ldr	r3, [r7, #12]
 8009084:	689b      	ldr	r3, [r3, #8]
 8009086:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800908a:	d10e      	bne.n	80090aa <UART_Start_Receive_IT+0x52>
 800908c:	68fb      	ldr	r3, [r7, #12]
 800908e:	691b      	ldr	r3, [r3, #16]
 8009090:	2b00      	cmp	r3, #0
 8009092:	d105      	bne.n	80090a0 <UART_Start_Receive_IT+0x48>
 8009094:	68fb      	ldr	r3, [r7, #12]
 8009096:	f240 12ff 	movw	r2, #511	@ 0x1ff
 800909a:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 800909e:	e02d      	b.n	80090fc <UART_Start_Receive_IT+0xa4>
 80090a0:	68fb      	ldr	r3, [r7, #12]
 80090a2:	22ff      	movs	r2, #255	@ 0xff
 80090a4:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 80090a8:	e028      	b.n	80090fc <UART_Start_Receive_IT+0xa4>
 80090aa:	68fb      	ldr	r3, [r7, #12]
 80090ac:	689b      	ldr	r3, [r3, #8]
 80090ae:	2b00      	cmp	r3, #0
 80090b0:	d10d      	bne.n	80090ce <UART_Start_Receive_IT+0x76>
 80090b2:	68fb      	ldr	r3, [r7, #12]
 80090b4:	691b      	ldr	r3, [r3, #16]
 80090b6:	2b00      	cmp	r3, #0
 80090b8:	d104      	bne.n	80090c4 <UART_Start_Receive_IT+0x6c>
 80090ba:	68fb      	ldr	r3, [r7, #12]
 80090bc:	22ff      	movs	r2, #255	@ 0xff
 80090be:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 80090c2:	e01b      	b.n	80090fc <UART_Start_Receive_IT+0xa4>
 80090c4:	68fb      	ldr	r3, [r7, #12]
 80090c6:	227f      	movs	r2, #127	@ 0x7f
 80090c8:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 80090cc:	e016      	b.n	80090fc <UART_Start_Receive_IT+0xa4>
 80090ce:	68fb      	ldr	r3, [r7, #12]
 80090d0:	689b      	ldr	r3, [r3, #8]
 80090d2:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 80090d6:	d10d      	bne.n	80090f4 <UART_Start_Receive_IT+0x9c>
 80090d8:	68fb      	ldr	r3, [r7, #12]
 80090da:	691b      	ldr	r3, [r3, #16]
 80090dc:	2b00      	cmp	r3, #0
 80090de:	d104      	bne.n	80090ea <UART_Start_Receive_IT+0x92>
 80090e0:	68fb      	ldr	r3, [r7, #12]
 80090e2:	227f      	movs	r2, #127	@ 0x7f
 80090e4:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 80090e8:	e008      	b.n	80090fc <UART_Start_Receive_IT+0xa4>
 80090ea:	68fb      	ldr	r3, [r7, #12]
 80090ec:	223f      	movs	r2, #63	@ 0x3f
 80090ee:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 80090f2:	e003      	b.n	80090fc <UART_Start_Receive_IT+0xa4>
 80090f4:	68fb      	ldr	r3, [r7, #12]
 80090f6:	2200      	movs	r2, #0
 80090f8:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80090fc:	68fb      	ldr	r3, [r7, #12]
 80090fe:	2200      	movs	r2, #0
 8009100:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 8009104:	68fb      	ldr	r3, [r7, #12]
 8009106:	2222      	movs	r2, #34	@ 0x22
 8009108:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800910c:	68fb      	ldr	r3, [r7, #12]
 800910e:	681b      	ldr	r3, [r3, #0]
 8009110:	3308      	adds	r3, #8
 8009112:	667b      	str	r3, [r7, #100]	@ 0x64
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009114:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8009116:	e853 3f00 	ldrex	r3, [r3]
 800911a:	663b      	str	r3, [r7, #96]	@ 0x60
   return(result);
 800911c:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800911e:	f043 0301 	orr.w	r3, r3, #1
 8009122:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 8009126:	68fb      	ldr	r3, [r7, #12]
 8009128:	681b      	ldr	r3, [r3, #0]
 800912a:	3308      	adds	r3, #8
 800912c:	f8d7 2084 	ldr.w	r2, [r7, #132]	@ 0x84
 8009130:	673a      	str	r2, [r7, #112]	@ 0x70
 8009132:	66fb      	str	r3, [r7, #108]	@ 0x6c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009134:	6ef9      	ldr	r1, [r7, #108]	@ 0x6c
 8009136:	6f3a      	ldr	r2, [r7, #112]	@ 0x70
 8009138:	e841 2300 	strex	r3, r2, [r1]
 800913c:	66bb      	str	r3, [r7, #104]	@ 0x68
   return(result);
 800913e:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8009140:	2b00      	cmp	r3, #0
 8009142:	d1e3      	bne.n	800910c <UART_Start_Receive_IT+0xb4>

  /* Configure Rx interrupt processing */
  if ((huart->FifoMode == UART_FIFOMODE_ENABLE) && (Size >= huart->NbRxDataToProcess))
 8009144:	68fb      	ldr	r3, [r7, #12]
 8009146:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8009148:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800914c:	d14f      	bne.n	80091ee <UART_Start_Receive_IT+0x196>
 800914e:	68fb      	ldr	r3, [r7, #12]
 8009150:	f8b3 3068 	ldrh.w	r3, [r3, #104]	@ 0x68
 8009154:	88fa      	ldrh	r2, [r7, #6]
 8009156:	429a      	cmp	r2, r3
 8009158:	d349      	bcc.n	80091ee <UART_Start_Receive_IT+0x196>
  {
    /* Set the Rx ISR function pointer according to the data word length */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800915a:	68fb      	ldr	r3, [r7, #12]
 800915c:	689b      	ldr	r3, [r3, #8]
 800915e:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8009162:	d107      	bne.n	8009174 <UART_Start_Receive_IT+0x11c>
 8009164:	68fb      	ldr	r3, [r7, #12]
 8009166:	691b      	ldr	r3, [r3, #16]
 8009168:	2b00      	cmp	r3, #0
 800916a:	d103      	bne.n	8009174 <UART_Start_Receive_IT+0x11c>
    {
      huart->RxISR = UART_RxISR_16BIT_FIFOEN;
 800916c:	68fb      	ldr	r3, [r7, #12]
 800916e:	4a46      	ldr	r2, [pc, #280]	@ (8009288 <UART_Start_Receive_IT+0x230>)
 8009170:	675a      	str	r2, [r3, #116]	@ 0x74
 8009172:	e002      	b.n	800917a <UART_Start_Receive_IT+0x122>
    }
    else
    {
      huart->RxISR = UART_RxISR_8BIT_FIFOEN;
 8009174:	68fb      	ldr	r3, [r7, #12]
 8009176:	4a45      	ldr	r2, [pc, #276]	@ (800928c <UART_Start_Receive_IT+0x234>)
 8009178:	675a      	str	r2, [r3, #116]	@ 0x74
    }

    /* Enable the UART Parity Error interrupt and RX FIFO Threshold interrupt */
    if (huart->Init.Parity != UART_PARITY_NONE)
 800917a:	68fb      	ldr	r3, [r7, #12]
 800917c:	691b      	ldr	r3, [r3, #16]
 800917e:	2b00      	cmp	r3, #0
 8009180:	d01a      	beq.n	80091b8 <UART_Start_Receive_IT+0x160>
    {
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8009182:	68fb      	ldr	r3, [r7, #12]
 8009184:	681b      	ldr	r3, [r3, #0]
 8009186:	653b      	str	r3, [r7, #80]	@ 0x50
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009188:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800918a:	e853 3f00 	ldrex	r3, [r3]
 800918e:	64fb      	str	r3, [r7, #76]	@ 0x4c
   return(result);
 8009190:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8009192:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8009196:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 800919a:	68fb      	ldr	r3, [r7, #12]
 800919c:	681b      	ldr	r3, [r3, #0]
 800919e:	461a      	mov	r2, r3
 80091a0:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 80091a4:	65fb      	str	r3, [r7, #92]	@ 0x5c
 80091a6:	65ba      	str	r2, [r7, #88]	@ 0x58
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80091a8:	6db9      	ldr	r1, [r7, #88]	@ 0x58
 80091aa:	6dfa      	ldr	r2, [r7, #92]	@ 0x5c
 80091ac:	e841 2300 	strex	r3, r2, [r1]
 80091b0:	657b      	str	r3, [r7, #84]	@ 0x54
   return(result);
 80091b2:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80091b4:	2b00      	cmp	r3, #0
 80091b6:	d1e4      	bne.n	8009182 <UART_Start_Receive_IT+0x12a>
    }
    ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_RXFTIE);
 80091b8:	68fb      	ldr	r3, [r7, #12]
 80091ba:	681b      	ldr	r3, [r3, #0]
 80091bc:	3308      	adds	r3, #8
 80091be:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80091c0:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80091c2:	e853 3f00 	ldrex	r3, [r3]
 80091c6:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 80091c8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80091ca:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80091ce:	67fb      	str	r3, [r7, #124]	@ 0x7c
 80091d0:	68fb      	ldr	r3, [r7, #12]
 80091d2:	681b      	ldr	r3, [r3, #0]
 80091d4:	3308      	adds	r3, #8
 80091d6:	6ffa      	ldr	r2, [r7, #124]	@ 0x7c
 80091d8:	64ba      	str	r2, [r7, #72]	@ 0x48
 80091da:	647b      	str	r3, [r7, #68]	@ 0x44
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80091dc:	6c79      	ldr	r1, [r7, #68]	@ 0x44
 80091de:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 80091e0:	e841 2300 	strex	r3, r2, [r1]
 80091e4:	643b      	str	r3, [r7, #64]	@ 0x40
   return(result);
 80091e6:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80091e8:	2b00      	cmp	r3, #0
 80091ea:	d1e5      	bne.n	80091b8 <UART_Start_Receive_IT+0x160>
 80091ec:	e046      	b.n	800927c <UART_Start_Receive_IT+0x224>
  }
  else
  {
    /* Set the Rx ISR function pointer according to the data word length */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80091ee:	68fb      	ldr	r3, [r7, #12]
 80091f0:	689b      	ldr	r3, [r3, #8]
 80091f2:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80091f6:	d107      	bne.n	8009208 <UART_Start_Receive_IT+0x1b0>
 80091f8:	68fb      	ldr	r3, [r7, #12]
 80091fa:	691b      	ldr	r3, [r3, #16]
 80091fc:	2b00      	cmp	r3, #0
 80091fe:	d103      	bne.n	8009208 <UART_Start_Receive_IT+0x1b0>
    {
      huart->RxISR = UART_RxISR_16BIT;
 8009200:	68fb      	ldr	r3, [r7, #12]
 8009202:	4a23      	ldr	r2, [pc, #140]	@ (8009290 <UART_Start_Receive_IT+0x238>)
 8009204:	675a      	str	r2, [r3, #116]	@ 0x74
 8009206:	e002      	b.n	800920e <UART_Start_Receive_IT+0x1b6>
    }
    else
    {
      huart->RxISR = UART_RxISR_8BIT;
 8009208:	68fb      	ldr	r3, [r7, #12]
 800920a:	4a22      	ldr	r2, [pc, #136]	@ (8009294 <UART_Start_Receive_IT+0x23c>)
 800920c:	675a      	str	r2, [r3, #116]	@ 0x74
    }

    /* Enable the UART Parity Error interrupt and Data Register Not Empty interrupt */
    if (huart->Init.Parity != UART_PARITY_NONE)
 800920e:	68fb      	ldr	r3, [r7, #12]
 8009210:	691b      	ldr	r3, [r3, #16]
 8009212:	2b00      	cmp	r3, #0
 8009214:	d019      	beq.n	800924a <UART_Start_Receive_IT+0x1f2>
    {
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE | USART_CR1_RXNEIE_RXFNEIE);
 8009216:	68fb      	ldr	r3, [r7, #12]
 8009218:	681b      	ldr	r3, [r3, #0]
 800921a:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800921c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800921e:	e853 3f00 	ldrex	r3, [r3]
 8009222:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8009224:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009226:	f443 7390 	orr.w	r3, r3, #288	@ 0x120
 800922a:	677b      	str	r3, [r7, #116]	@ 0x74
 800922c:	68fb      	ldr	r3, [r7, #12]
 800922e:	681b      	ldr	r3, [r3, #0]
 8009230:	461a      	mov	r2, r3
 8009232:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8009234:	637b      	str	r3, [r7, #52]	@ 0x34
 8009236:	633a      	str	r2, [r7, #48]	@ 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009238:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 800923a:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800923c:	e841 2300 	strex	r3, r2, [r1]
 8009240:	62fb      	str	r3, [r7, #44]	@ 0x2c
   return(result);
 8009242:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009244:	2b00      	cmp	r3, #0
 8009246:	d1e6      	bne.n	8009216 <UART_Start_Receive_IT+0x1be>
 8009248:	e018      	b.n	800927c <UART_Start_Receive_IT+0x224>
    }
    else
    {
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE_RXFNEIE);
 800924a:	68fb      	ldr	r3, [r7, #12]
 800924c:	681b      	ldr	r3, [r3, #0]
 800924e:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009250:	697b      	ldr	r3, [r7, #20]
 8009252:	e853 3f00 	ldrex	r3, [r3]
 8009256:	613b      	str	r3, [r7, #16]
   return(result);
 8009258:	693b      	ldr	r3, [r7, #16]
 800925a:	f043 0320 	orr.w	r3, r3, #32
 800925e:	67bb      	str	r3, [r7, #120]	@ 0x78
 8009260:	68fb      	ldr	r3, [r7, #12]
 8009262:	681b      	ldr	r3, [r3, #0]
 8009264:	461a      	mov	r2, r3
 8009266:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8009268:	623b      	str	r3, [r7, #32]
 800926a:	61fa      	str	r2, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800926c:	69f9      	ldr	r1, [r7, #28]
 800926e:	6a3a      	ldr	r2, [r7, #32]
 8009270:	e841 2300 	strex	r3, r2, [r1]
 8009274:	61bb      	str	r3, [r7, #24]
   return(result);
 8009276:	69bb      	ldr	r3, [r7, #24]
 8009278:	2b00      	cmp	r3, #0
 800927a:	d1e6      	bne.n	800924a <UART_Start_Receive_IT+0x1f2>
    }
  }
  return HAL_OK;
 800927c:	2300      	movs	r3, #0
}
 800927e:	4618      	mov	r0, r3
 8009280:	378c      	adds	r7, #140	@ 0x8c
 8009282:	46bd      	mov	sp, r7
 8009284:	bc80      	pop	{r7}
 8009286:	4770      	bx	lr
 8009288:	08009c6d 	.word	0x08009c6d
 800928c:	0800990d 	.word	0x0800990d
 8009290:	08009755 	.word	0x08009755
 8009294:	0800959d 	.word	0x0800959d

08009298 <UART_EndTxTransfer>:
  * @brief  End ongoing Tx transfer on UART peripheral (following error detection or Transmit completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndTxTransfer(UART_HandleTypeDef *huart)
{
 8009298:	b480      	push	{r7}
 800929a:	b08f      	sub	sp, #60	@ 0x3c
 800929c:	af00      	add	r7, sp, #0
 800929e:	6078      	str	r0, [r7, #4]
  /* Disable TXEIE, TCIE, TXFT interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE | USART_CR1_TCIE));
 80092a0:	687b      	ldr	r3, [r7, #4]
 80092a2:	681b      	ldr	r3, [r3, #0]
 80092a4:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80092a6:	6a3b      	ldr	r3, [r7, #32]
 80092a8:	e853 3f00 	ldrex	r3, [r3]
 80092ac:	61fb      	str	r3, [r7, #28]
   return(result);
 80092ae:	69fb      	ldr	r3, [r7, #28]
 80092b0:	f023 03c0 	bic.w	r3, r3, #192	@ 0xc0
 80092b4:	637b      	str	r3, [r7, #52]	@ 0x34
 80092b6:	687b      	ldr	r3, [r7, #4]
 80092b8:	681b      	ldr	r3, [r3, #0]
 80092ba:	461a      	mov	r2, r3
 80092bc:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80092be:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80092c0:	62ba      	str	r2, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80092c2:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 80092c4:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80092c6:	e841 2300 	strex	r3, r2, [r1]
 80092ca:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 80092cc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80092ce:	2b00      	cmp	r3, #0
 80092d0:	d1e6      	bne.n	80092a0 <UART_EndTxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_TXFTIE));
 80092d2:	687b      	ldr	r3, [r7, #4]
 80092d4:	681b      	ldr	r3, [r3, #0]
 80092d6:	3308      	adds	r3, #8
 80092d8:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80092da:	68fb      	ldr	r3, [r7, #12]
 80092dc:	e853 3f00 	ldrex	r3, [r3]
 80092e0:	60bb      	str	r3, [r7, #8]
   return(result);
 80092e2:	68bb      	ldr	r3, [r7, #8]
 80092e4:	f423 0300 	bic.w	r3, r3, #8388608	@ 0x800000
 80092e8:	633b      	str	r3, [r7, #48]	@ 0x30
 80092ea:	687b      	ldr	r3, [r7, #4]
 80092ec:	681b      	ldr	r3, [r3, #0]
 80092ee:	3308      	adds	r3, #8
 80092f0:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80092f2:	61ba      	str	r2, [r7, #24]
 80092f4:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80092f6:	6979      	ldr	r1, [r7, #20]
 80092f8:	69ba      	ldr	r2, [r7, #24]
 80092fa:	e841 2300 	strex	r3, r2, [r1]
 80092fe:	613b      	str	r3, [r7, #16]
   return(result);
 8009300:	693b      	ldr	r3, [r7, #16]
 8009302:	2b00      	cmp	r3, #0
 8009304:	d1e5      	bne.n	80092d2 <UART_EndTxTransfer+0x3a>

  /* At end of Tx process, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8009306:	687b      	ldr	r3, [r7, #4]
 8009308:	2220      	movs	r2, #32
 800930a:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
}
 800930e:	bf00      	nop
 8009310:	373c      	adds	r7, #60	@ 0x3c
 8009312:	46bd      	mov	sp, r7
 8009314:	bc80      	pop	{r7}
 8009316:	4770      	bx	lr

08009318 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8009318:	b480      	push	{r7}
 800931a:	b095      	sub	sp, #84	@ 0x54
 800931c:	af00      	add	r7, sp, #0
 800931e:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8009320:	687b      	ldr	r3, [r7, #4]
 8009322:	681b      	ldr	r3, [r3, #0]
 8009324:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009326:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8009328:	e853 3f00 	ldrex	r3, [r3]
 800932c:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 800932e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009330:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8009334:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8009336:	687b      	ldr	r3, [r7, #4]
 8009338:	681b      	ldr	r3, [r3, #0]
 800933a:	461a      	mov	r2, r3
 800933c:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800933e:	643b      	str	r3, [r7, #64]	@ 0x40
 8009340:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009342:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8009344:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8009346:	e841 2300 	strex	r3, r2, [r1]
 800934a:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 800934c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800934e:	2b00      	cmp	r3, #0
 8009350:	d1e6      	bne.n	8009320 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 8009352:	687b      	ldr	r3, [r7, #4]
 8009354:	681b      	ldr	r3, [r3, #0]
 8009356:	3308      	adds	r3, #8
 8009358:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800935a:	6a3b      	ldr	r3, [r7, #32]
 800935c:	e853 3f00 	ldrex	r3, [r3]
 8009360:	61fb      	str	r3, [r7, #28]
   return(result);
 8009362:	69fb      	ldr	r3, [r7, #28]
 8009364:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8009368:	f023 0301 	bic.w	r3, r3, #1
 800936c:	64bb      	str	r3, [r7, #72]	@ 0x48
 800936e:	687b      	ldr	r3, [r7, #4]
 8009370:	681b      	ldr	r3, [r3, #0]
 8009372:	3308      	adds	r3, #8
 8009374:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8009376:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8009378:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800937a:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800937c:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800937e:	e841 2300 	strex	r3, r2, [r1]
 8009382:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8009384:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009386:	2b00      	cmp	r3, #0
 8009388:	d1e3      	bne.n	8009352 <UART_EndRxTransfer+0x3a>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800938a:	687b      	ldr	r3, [r7, #4]
 800938c:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800938e:	2b01      	cmp	r3, #1
 8009390:	d118      	bne.n	80093c4 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8009392:	687b      	ldr	r3, [r7, #4]
 8009394:	681b      	ldr	r3, [r3, #0]
 8009396:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009398:	68fb      	ldr	r3, [r7, #12]
 800939a:	e853 3f00 	ldrex	r3, [r3]
 800939e:	60bb      	str	r3, [r7, #8]
   return(result);
 80093a0:	68bb      	ldr	r3, [r7, #8]
 80093a2:	f023 0310 	bic.w	r3, r3, #16
 80093a6:	647b      	str	r3, [r7, #68]	@ 0x44
 80093a8:	687b      	ldr	r3, [r7, #4]
 80093aa:	681b      	ldr	r3, [r3, #0]
 80093ac:	461a      	mov	r2, r3
 80093ae:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80093b0:	61bb      	str	r3, [r7, #24]
 80093b2:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80093b4:	6979      	ldr	r1, [r7, #20]
 80093b6:	69ba      	ldr	r2, [r7, #24]
 80093b8:	e841 2300 	strex	r3, r2, [r1]
 80093bc:	613b      	str	r3, [r7, #16]
   return(result);
 80093be:	693b      	ldr	r3, [r7, #16]
 80093c0:	2b00      	cmp	r3, #0
 80093c2:	d1e6      	bne.n	8009392 <UART_EndRxTransfer+0x7a>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 80093c4:	687b      	ldr	r3, [r7, #4]
 80093c6:	2220      	movs	r2, #32
 80093c8:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80093cc:	687b      	ldr	r3, [r7, #4]
 80093ce:	2200      	movs	r2, #0
 80093d0:	66da      	str	r2, [r3, #108]	@ 0x6c

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 80093d2:	687b      	ldr	r3, [r7, #4]
 80093d4:	2200      	movs	r2, #0
 80093d6:	675a      	str	r2, [r3, #116]	@ 0x74
}
 80093d8:	bf00      	nop
 80093da:	3754      	adds	r7, #84	@ 0x54
 80093dc:	46bd      	mov	sp, r7
 80093de:	bc80      	pop	{r7}
 80093e0:	4770      	bx	lr

080093e2 <UART_DMATransmitCplt>:
  * @brief DMA UART transmit process complete callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMATransmitCplt(DMA_HandleTypeDef *hdma)
{
 80093e2:	b580      	push	{r7, lr}
 80093e4:	b090      	sub	sp, #64	@ 0x40
 80093e6:	af00      	add	r7, sp, #0
 80093e8:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 80093ea:	687b      	ldr	r3, [r7, #4]
 80093ec:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80093ee:	63fb      	str	r3, [r7, #60]	@ 0x3c

  /* DMA Normal mode */
  if (HAL_IS_BIT_CLR(hdma->Instance->CCR, DMA_CCR_CIRC))
 80093f0:	687b      	ldr	r3, [r7, #4]
 80093f2:	681b      	ldr	r3, [r3, #0]
 80093f4:	681b      	ldr	r3, [r3, #0]
 80093f6:	f003 0320 	and.w	r3, r3, #32
 80093fa:	2b00      	cmp	r3, #0
 80093fc:	d137      	bne.n	800946e <UART_DMATransmitCplt+0x8c>
  {
    huart->TxXferCount = 0U;
 80093fe:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8009400:	2200      	movs	r2, #0
 8009402:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56

    /* Disable the DMA transfer for transmit request by resetting the DMAT bit
       in the UART CR3 register */
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 8009406:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8009408:	681b      	ldr	r3, [r3, #0]
 800940a:	3308      	adds	r3, #8
 800940c:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800940e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009410:	e853 3f00 	ldrex	r3, [r3]
 8009414:	623b      	str	r3, [r7, #32]
   return(result);
 8009416:	6a3b      	ldr	r3, [r7, #32]
 8009418:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800941c:	63bb      	str	r3, [r7, #56]	@ 0x38
 800941e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8009420:	681b      	ldr	r3, [r3, #0]
 8009422:	3308      	adds	r3, #8
 8009424:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8009426:	633a      	str	r2, [r7, #48]	@ 0x30
 8009428:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800942a:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800942c:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800942e:	e841 2300 	strex	r3, r2, [r1]
 8009432:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8009434:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009436:	2b00      	cmp	r3, #0
 8009438:	d1e5      	bne.n	8009406 <UART_DMATransmitCplt+0x24>

    /* Enable the UART Transmit Complete Interrupt */
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 800943a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800943c:	681b      	ldr	r3, [r3, #0]
 800943e:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009440:	693b      	ldr	r3, [r7, #16]
 8009442:	e853 3f00 	ldrex	r3, [r3]
 8009446:	60fb      	str	r3, [r7, #12]
   return(result);
 8009448:	68fb      	ldr	r3, [r7, #12]
 800944a:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800944e:	637b      	str	r3, [r7, #52]	@ 0x34
 8009450:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8009452:	681b      	ldr	r3, [r3, #0]
 8009454:	461a      	mov	r2, r3
 8009456:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8009458:	61fb      	str	r3, [r7, #28]
 800945a:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800945c:	69b9      	ldr	r1, [r7, #24]
 800945e:	69fa      	ldr	r2, [r7, #28]
 8009460:	e841 2300 	strex	r3, r2, [r1]
 8009464:	617b      	str	r3, [r7, #20]
   return(result);
 8009466:	697b      	ldr	r3, [r7, #20]
 8009468:	2b00      	cmp	r3, #0
 800946a:	d1e6      	bne.n	800943a <UART_DMATransmitCplt+0x58>
#else
    /*Call legacy weak Tx complete callback*/
    HAL_UART_TxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 800946c:	e002      	b.n	8009474 <UART_DMATransmitCplt+0x92>
    HAL_UART_TxCpltCallback(huart);
 800946e:	6bf8      	ldr	r0, [r7, #60]	@ 0x3c
 8009470:	f7f9 fcac 	bl	8002dcc <HAL_UART_TxCpltCallback>
}
 8009474:	bf00      	nop
 8009476:	3740      	adds	r7, #64	@ 0x40
 8009478:	46bd      	mov	sp, r7
 800947a:	bd80      	pop	{r7, pc}

0800947c <UART_DMATxHalfCplt>:
  * @brief DMA UART transmit process half complete callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMATxHalfCplt(DMA_HandleTypeDef *hdma)
{
 800947c:	b580      	push	{r7, lr}
 800947e:	b084      	sub	sp, #16
 8009480:	af00      	add	r7, sp, #0
 8009482:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8009484:	687b      	ldr	r3, [r7, #4]
 8009486:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009488:	60fb      	str	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx Half complete callback*/
  huart->TxHalfCpltCallback(huart);
#else
  /*Call legacy weak Tx Half complete callback*/
  HAL_UART_TxHalfCpltCallback(huart);
 800948a:	68f8      	ldr	r0, [r7, #12]
 800948c:	f7ff f994 	bl	80087b8 <HAL_UART_TxHalfCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8009490:	bf00      	nop
 8009492:	3710      	adds	r7, #16
 8009494:	46bd      	mov	sp, r7
 8009496:	bd80      	pop	{r7, pc}

08009498 <UART_DMAError>:
  * @brief DMA UART communication error callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMAError(DMA_HandleTypeDef *hdma)
{
 8009498:	b580      	push	{r7, lr}
 800949a:	b086      	sub	sp, #24
 800949c:	af00      	add	r7, sp, #0
 800949e:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 80094a0:	687b      	ldr	r3, [r7, #4]
 80094a2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80094a4:	617b      	str	r3, [r7, #20]

  const HAL_UART_StateTypeDef gstate = huart->gState;
 80094a6:	697b      	ldr	r3, [r7, #20]
 80094a8:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80094ac:	613b      	str	r3, [r7, #16]
  const HAL_UART_StateTypeDef rxstate = huart->RxState;
 80094ae:	697b      	ldr	r3, [r7, #20]
 80094b0:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80094b4:	60fb      	str	r3, [r7, #12]

  /* Stop UART DMA Tx request if ongoing */
  if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT)) &&
 80094b6:	697b      	ldr	r3, [r7, #20]
 80094b8:	681b      	ldr	r3, [r3, #0]
 80094ba:	689b      	ldr	r3, [r3, #8]
 80094bc:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80094c0:	2b80      	cmp	r3, #128	@ 0x80
 80094c2:	d109      	bne.n	80094d8 <UART_DMAError+0x40>
 80094c4:	693b      	ldr	r3, [r7, #16]
 80094c6:	2b21      	cmp	r3, #33	@ 0x21
 80094c8:	d106      	bne.n	80094d8 <UART_DMAError+0x40>
      (gstate == HAL_UART_STATE_BUSY_TX))
  {
    huart->TxXferCount = 0U;
 80094ca:	697b      	ldr	r3, [r7, #20]
 80094cc:	2200      	movs	r2, #0
 80094ce:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56
    UART_EndTxTransfer(huart);
 80094d2:	6978      	ldr	r0, [r7, #20]
 80094d4:	f7ff fee0 	bl	8009298 <UART_EndTxTransfer>
  }

  /* Stop UART DMA Rx request if ongoing */
  if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) &&
 80094d8:	697b      	ldr	r3, [r7, #20]
 80094da:	681b      	ldr	r3, [r3, #0]
 80094dc:	689b      	ldr	r3, [r3, #8]
 80094de:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80094e2:	2b40      	cmp	r3, #64	@ 0x40
 80094e4:	d109      	bne.n	80094fa <UART_DMAError+0x62>
 80094e6:	68fb      	ldr	r3, [r7, #12]
 80094e8:	2b22      	cmp	r3, #34	@ 0x22
 80094ea:	d106      	bne.n	80094fa <UART_DMAError+0x62>
      (rxstate == HAL_UART_STATE_BUSY_RX))
  {
    huart->RxXferCount = 0U;
 80094ec:	697b      	ldr	r3, [r7, #20]
 80094ee:	2200      	movs	r2, #0
 80094f0:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e
    UART_EndRxTransfer(huart);
 80094f4:	6978      	ldr	r0, [r7, #20]
 80094f6:	f7ff ff0f 	bl	8009318 <UART_EndRxTransfer>
  }

  huart->ErrorCode |= HAL_UART_ERROR_DMA;
 80094fa:	697b      	ldr	r3, [r7, #20]
 80094fc:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8009500:	f043 0210 	orr.w	r2, r3, #16
 8009504:	697b      	ldr	r3, [r7, #20]
 8009506:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 800950a:	6978      	ldr	r0, [r7, #20]
 800950c:	f7ff f95d 	bl	80087ca <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8009510:	bf00      	nop
 8009512:	3718      	adds	r7, #24
 8009514:	46bd      	mov	sp, r7
 8009516:	bd80      	pop	{r7, pc}

08009518 <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8009518:	b580      	push	{r7, lr}
 800951a:	b084      	sub	sp, #16
 800951c:	af00      	add	r7, sp, #0
 800951e:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8009520:	687b      	ldr	r3, [r7, #4]
 8009522:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009524:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0U;
 8009526:	68fb      	ldr	r3, [r7, #12]
 8009528:	2200      	movs	r2, #0
 800952a:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e
  huart->TxXferCount = 0U;
 800952e:	68fb      	ldr	r3, [r7, #12]
 8009530:	2200      	movs	r2, #0
 8009532:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8009536:	68f8      	ldr	r0, [r7, #12]
 8009538:	f7ff f947 	bl	80087ca <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800953c:	bf00      	nop
 800953e:	3710      	adds	r7, #16
 8009540:	46bd      	mov	sp, r7
 8009542:	bd80      	pop	{r7, pc}

08009544 <UART_EndTransmit_IT>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8009544:	b580      	push	{r7, lr}
 8009546:	b088      	sub	sp, #32
 8009548:	af00      	add	r7, sp, #0
 800954a:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 800954c:	687b      	ldr	r3, [r7, #4]
 800954e:	681b      	ldr	r3, [r3, #0]
 8009550:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009552:	68fb      	ldr	r3, [r7, #12]
 8009554:	e853 3f00 	ldrex	r3, [r3]
 8009558:	60bb      	str	r3, [r7, #8]
   return(result);
 800955a:	68bb      	ldr	r3, [r7, #8]
 800955c:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8009560:	61fb      	str	r3, [r7, #28]
 8009562:	687b      	ldr	r3, [r7, #4]
 8009564:	681b      	ldr	r3, [r3, #0]
 8009566:	461a      	mov	r2, r3
 8009568:	69fb      	ldr	r3, [r7, #28]
 800956a:	61bb      	str	r3, [r7, #24]
 800956c:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800956e:	6979      	ldr	r1, [r7, #20]
 8009570:	69ba      	ldr	r2, [r7, #24]
 8009572:	e841 2300 	strex	r3, r2, [r1]
 8009576:	613b      	str	r3, [r7, #16]
   return(result);
 8009578:	693b      	ldr	r3, [r7, #16]
 800957a:	2b00      	cmp	r3, #0
 800957c:	d1e6      	bne.n	800954c <UART_EndTransmit_IT+0x8>

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 800957e:	687b      	ldr	r3, [r7, #4]
 8009580:	2220      	movs	r2, #32
 8009582:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Cleat TxISR function pointer */
  huart->TxISR = NULL;
 8009586:	687b      	ldr	r3, [r7, #4]
 8009588:	2200      	movs	r2, #0
 800958a:	679a      	str	r2, [r3, #120]	@ 0x78
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 800958c:	6878      	ldr	r0, [r7, #4]
 800958e:	f7f9 fc1d 	bl	8002dcc <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8009592:	bf00      	nop
 8009594:	3720      	adds	r7, #32
 8009596:	46bd      	mov	sp, r7
 8009598:	bd80      	pop	{r7, pc}
	...

0800959c <UART_RxISR_8BIT>:
  * @brief RX interrupt handler for 7 or 8 bits data word length .
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_8BIT(UART_HandleTypeDef *huart)
{
 800959c:	b580      	push	{r7, lr}
 800959e:	b09c      	sub	sp, #112	@ 0x70
 80095a0:	af00      	add	r7, sp, #0
 80095a2:	6078      	str	r0, [r7, #4]
  uint16_t uhMask = huart->Mask;
 80095a4:	687b      	ldr	r3, [r7, #4]
 80095a6:	f8b3 3060 	ldrh.w	r3, [r3, #96]	@ 0x60
 80095aa:	f8a7 306e 	strh.w	r3, [r7, #110]	@ 0x6e
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 80095ae:	687b      	ldr	r3, [r7, #4]
 80095b0:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80095b4:	2b22      	cmp	r3, #34	@ 0x22
 80095b6:	f040 80be 	bne.w	8009736 <UART_RxISR_8BIT+0x19a>
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 80095ba:	687b      	ldr	r3, [r7, #4]
 80095bc:	681b      	ldr	r3, [r3, #0]
 80095be:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80095c0:	f8a7 306c 	strh.w	r3, [r7, #108]	@ 0x6c
    *huart->pRxBuffPtr = (uint8_t)(uhdata & (uint8_t)uhMask);
 80095c4:	f8b7 306c 	ldrh.w	r3, [r7, #108]	@ 0x6c
 80095c8:	b2d9      	uxtb	r1, r3
 80095ca:	f8b7 306e 	ldrh.w	r3, [r7, #110]	@ 0x6e
 80095ce:	b2da      	uxtb	r2, r3
 80095d0:	687b      	ldr	r3, [r7, #4]
 80095d2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80095d4:	400a      	ands	r2, r1
 80095d6:	b2d2      	uxtb	r2, r2
 80095d8:	701a      	strb	r2, [r3, #0]
    huart->pRxBuffPtr++;
 80095da:	687b      	ldr	r3, [r7, #4]
 80095dc:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80095de:	1c5a      	adds	r2, r3, #1
 80095e0:	687b      	ldr	r3, [r7, #4]
 80095e2:	659a      	str	r2, [r3, #88]	@ 0x58
    huart->RxXferCount--;
 80095e4:	687b      	ldr	r3, [r7, #4]
 80095e6:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 80095ea:	b29b      	uxth	r3, r3
 80095ec:	3b01      	subs	r3, #1
 80095ee:	b29a      	uxth	r2, r3
 80095f0:	687b      	ldr	r3, [r7, #4]
 80095f2:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e

    if (huart->RxXferCount == 0U)
 80095f6:	687b      	ldr	r3, [r7, #4]
 80095f8:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 80095fc:	b29b      	uxth	r3, r3
 80095fe:	2b00      	cmp	r3, #0
 8009600:	f040 80a1 	bne.w	8009746 <UART_RxISR_8BIT+0x1aa>
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupts */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8009604:	687b      	ldr	r3, [r7, #4]
 8009606:	681b      	ldr	r3, [r3, #0]
 8009608:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800960a:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800960c:	e853 3f00 	ldrex	r3, [r3]
 8009610:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 8009612:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8009614:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8009618:	66bb      	str	r3, [r7, #104]	@ 0x68
 800961a:	687b      	ldr	r3, [r7, #4]
 800961c:	681b      	ldr	r3, [r3, #0]
 800961e:	461a      	mov	r2, r3
 8009620:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8009622:	65bb      	str	r3, [r7, #88]	@ 0x58
 8009624:	657a      	str	r2, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009626:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 8009628:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 800962a:	e841 2300 	strex	r3, r2, [r1]
 800962e:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 8009630:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8009632:	2b00      	cmp	r3, #0
 8009634:	d1e6      	bne.n	8009604 <UART_RxISR_8BIT+0x68>

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8009636:	687b      	ldr	r3, [r7, #4]
 8009638:	681b      	ldr	r3, [r3, #0]
 800963a:	3308      	adds	r3, #8
 800963c:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800963e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009640:	e853 3f00 	ldrex	r3, [r3]
 8009644:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8009646:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8009648:	f023 0301 	bic.w	r3, r3, #1
 800964c:	667b      	str	r3, [r7, #100]	@ 0x64
 800964e:	687b      	ldr	r3, [r7, #4]
 8009650:	681b      	ldr	r3, [r3, #0]
 8009652:	3308      	adds	r3, #8
 8009654:	6e7a      	ldr	r2, [r7, #100]	@ 0x64
 8009656:	647a      	str	r2, [r7, #68]	@ 0x44
 8009658:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800965a:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 800965c:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800965e:	e841 2300 	strex	r3, r2, [r1]
 8009662:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8009664:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8009666:	2b00      	cmp	r3, #0
 8009668:	d1e5      	bne.n	8009636 <UART_RxISR_8BIT+0x9a>

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 800966a:	687b      	ldr	r3, [r7, #4]
 800966c:	2220      	movs	r2, #32
 800966e:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

      /* Clear RxISR function pointer */
      huart->RxISR = NULL;
 8009672:	687b      	ldr	r3, [r7, #4]
 8009674:	2200      	movs	r2, #0
 8009676:	675a      	str	r2, [r3, #116]	@ 0x74

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 8009678:	687b      	ldr	r3, [r7, #4]
 800967a:	2200      	movs	r2, #0
 800967c:	671a      	str	r2, [r3, #112]	@ 0x70

      if (!(IS_LPUART_INSTANCE(huart->Instance)))
 800967e:	687b      	ldr	r3, [r7, #4]
 8009680:	681b      	ldr	r3, [r3, #0]
 8009682:	4a33      	ldr	r2, [pc, #204]	@ (8009750 <UART_RxISR_8BIT+0x1b4>)
 8009684:	4293      	cmp	r3, r2
 8009686:	d01f      	beq.n	80096c8 <UART_RxISR_8BIT+0x12c>
      {
        /* Check that USART RTOEN bit is set */
        if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 8009688:	687b      	ldr	r3, [r7, #4]
 800968a:	681b      	ldr	r3, [r3, #0]
 800968c:	685b      	ldr	r3, [r3, #4]
 800968e:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8009692:	2b00      	cmp	r3, #0
 8009694:	d018      	beq.n	80096c8 <UART_RxISR_8BIT+0x12c>
        {
          /* Enable the UART Receiver Timeout Interrupt */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 8009696:	687b      	ldr	r3, [r7, #4]
 8009698:	681b      	ldr	r3, [r3, #0]
 800969a:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800969c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800969e:	e853 3f00 	ldrex	r3, [r3]
 80096a2:	623b      	str	r3, [r7, #32]
   return(result);
 80096a4:	6a3b      	ldr	r3, [r7, #32]
 80096a6:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 80096aa:	663b      	str	r3, [r7, #96]	@ 0x60
 80096ac:	687b      	ldr	r3, [r7, #4]
 80096ae:	681b      	ldr	r3, [r3, #0]
 80096b0:	461a      	mov	r2, r3
 80096b2:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 80096b4:	633b      	str	r3, [r7, #48]	@ 0x30
 80096b6:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80096b8:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 80096ba:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80096bc:	e841 2300 	strex	r3, r2, [r1]
 80096c0:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 80096c2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80096c4:	2b00      	cmp	r3, #0
 80096c6:	d1e6      	bne.n	8009696 <UART_RxISR_8BIT+0xfa>
        }
      }

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80096c8:	687b      	ldr	r3, [r7, #4]
 80096ca:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80096cc:	2b01      	cmp	r3, #1
 80096ce:	d12e      	bne.n	800972e <UART_RxISR_8BIT+0x192>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80096d0:	687b      	ldr	r3, [r7, #4]
 80096d2:	2200      	movs	r2, #0
 80096d4:	66da      	str	r2, [r3, #108]	@ 0x6c

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80096d6:	687b      	ldr	r3, [r7, #4]
 80096d8:	681b      	ldr	r3, [r3, #0]
 80096da:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80096dc:	693b      	ldr	r3, [r7, #16]
 80096de:	e853 3f00 	ldrex	r3, [r3]
 80096e2:	60fb      	str	r3, [r7, #12]
   return(result);
 80096e4:	68fb      	ldr	r3, [r7, #12]
 80096e6:	f023 0310 	bic.w	r3, r3, #16
 80096ea:	65fb      	str	r3, [r7, #92]	@ 0x5c
 80096ec:	687b      	ldr	r3, [r7, #4]
 80096ee:	681b      	ldr	r3, [r3, #0]
 80096f0:	461a      	mov	r2, r3
 80096f2:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 80096f4:	61fb      	str	r3, [r7, #28]
 80096f6:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80096f8:	69b9      	ldr	r1, [r7, #24]
 80096fa:	69fa      	ldr	r2, [r7, #28]
 80096fc:	e841 2300 	strex	r3, r2, [r1]
 8009700:	617b      	str	r3, [r7, #20]
   return(result);
 8009702:	697b      	ldr	r3, [r7, #20]
 8009704:	2b00      	cmp	r3, #0
 8009706:	d1e6      	bne.n	80096d6 <UART_RxISR_8BIT+0x13a>

        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 8009708:	687b      	ldr	r3, [r7, #4]
 800970a:	681b      	ldr	r3, [r3, #0]
 800970c:	69db      	ldr	r3, [r3, #28]
 800970e:	f003 0310 	and.w	r3, r3, #16
 8009712:	2b10      	cmp	r3, #16
 8009714:	d103      	bne.n	800971e <UART_RxISR_8BIT+0x182>
        {
          /* Clear IDLE Flag */
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8009716:	687b      	ldr	r3, [r7, #4]
 8009718:	681b      	ldr	r3, [r3, #0]
 800971a:	2210      	movs	r2, #16
 800971c:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800971e:	687b      	ldr	r3, [r7, #4]
 8009720:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 8009724:	4619      	mov	r1, r3
 8009726:	6878      	ldr	r0, [r7, #4]
 8009728:	f7ff f858 	bl	80087dc <HAL_UARTEx_RxEventCallback>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 800972c:	e00b      	b.n	8009746 <UART_RxISR_8BIT+0x1aa>
        HAL_UART_RxCpltCallback(huart);
 800972e:	6878      	ldr	r0, [r7, #4]
 8009730:	f7f9 fb62 	bl	8002df8 <HAL_UART_RxCpltCallback>
}
 8009734:	e007      	b.n	8009746 <UART_RxISR_8BIT+0x1aa>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 8009736:	687b      	ldr	r3, [r7, #4]
 8009738:	681b      	ldr	r3, [r3, #0]
 800973a:	699a      	ldr	r2, [r3, #24]
 800973c:	687b      	ldr	r3, [r7, #4]
 800973e:	681b      	ldr	r3, [r3, #0]
 8009740:	f042 0208 	orr.w	r2, r2, #8
 8009744:	619a      	str	r2, [r3, #24]
}
 8009746:	bf00      	nop
 8009748:	3770      	adds	r7, #112	@ 0x70
 800974a:	46bd      	mov	sp, r7
 800974c:	bd80      	pop	{r7, pc}
 800974e:	bf00      	nop
 8009750:	40008000 	.word	0x40008000

08009754 <UART_RxISR_16BIT>:
  *         interruptions have been enabled by HAL_UART_Receive_IT()
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_16BIT(UART_HandleTypeDef *huart)
{
 8009754:	b580      	push	{r7, lr}
 8009756:	b09c      	sub	sp, #112	@ 0x70
 8009758:	af00      	add	r7, sp, #0
 800975a:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;
  uint16_t uhMask = huart->Mask;
 800975c:	687b      	ldr	r3, [r7, #4]
 800975e:	f8b3 3060 	ldrh.w	r3, [r3, #96]	@ 0x60
 8009762:	f8a7 306e 	strh.w	r3, [r7, #110]	@ 0x6e
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8009766:	687b      	ldr	r3, [r7, #4]
 8009768:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800976c:	2b22      	cmp	r3, #34	@ 0x22
 800976e:	f040 80be 	bne.w	80098ee <UART_RxISR_16BIT+0x19a>
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 8009772:	687b      	ldr	r3, [r7, #4]
 8009774:	681b      	ldr	r3, [r3, #0]
 8009776:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8009778:	f8a7 306c 	strh.w	r3, [r7, #108]	@ 0x6c
    tmp = (uint16_t *) huart->pRxBuffPtr ;
 800977c:	687b      	ldr	r3, [r7, #4]
 800977e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8009780:	66bb      	str	r3, [r7, #104]	@ 0x68
    *tmp = (uint16_t)(uhdata & uhMask);
 8009782:	f8b7 206c 	ldrh.w	r2, [r7, #108]	@ 0x6c
 8009786:	f8b7 306e 	ldrh.w	r3, [r7, #110]	@ 0x6e
 800978a:	4013      	ands	r3, r2
 800978c:	b29a      	uxth	r2, r3
 800978e:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8009790:	801a      	strh	r2, [r3, #0]
    huart->pRxBuffPtr += 2U;
 8009792:	687b      	ldr	r3, [r7, #4]
 8009794:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8009796:	1c9a      	adds	r2, r3, #2
 8009798:	687b      	ldr	r3, [r7, #4]
 800979a:	659a      	str	r2, [r3, #88]	@ 0x58
    huart->RxXferCount--;
 800979c:	687b      	ldr	r3, [r7, #4]
 800979e:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 80097a2:	b29b      	uxth	r3, r3
 80097a4:	3b01      	subs	r3, #1
 80097a6:	b29a      	uxth	r2, r3
 80097a8:	687b      	ldr	r3, [r7, #4]
 80097aa:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e

    if (huart->RxXferCount == 0U)
 80097ae:	687b      	ldr	r3, [r7, #4]
 80097b0:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 80097b4:	b29b      	uxth	r3, r3
 80097b6:	2b00      	cmp	r3, #0
 80097b8:	f040 80a1 	bne.w	80098fe <UART_RxISR_16BIT+0x1aa>
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupt*/
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 80097bc:	687b      	ldr	r3, [r7, #4]
 80097be:	681b      	ldr	r3, [r3, #0]
 80097c0:	64bb      	str	r3, [r7, #72]	@ 0x48
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80097c2:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80097c4:	e853 3f00 	ldrex	r3, [r3]
 80097c8:	647b      	str	r3, [r7, #68]	@ 0x44
   return(result);
 80097ca:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80097cc:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 80097d0:	667b      	str	r3, [r7, #100]	@ 0x64
 80097d2:	687b      	ldr	r3, [r7, #4]
 80097d4:	681b      	ldr	r3, [r3, #0]
 80097d6:	461a      	mov	r2, r3
 80097d8:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 80097da:	657b      	str	r3, [r7, #84]	@ 0x54
 80097dc:	653a      	str	r2, [r7, #80]	@ 0x50
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80097de:	6d39      	ldr	r1, [r7, #80]	@ 0x50
 80097e0:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 80097e2:	e841 2300 	strex	r3, r2, [r1]
 80097e6:	64fb      	str	r3, [r7, #76]	@ 0x4c
   return(result);
 80097e8:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80097ea:	2b00      	cmp	r3, #0
 80097ec:	d1e6      	bne.n	80097bc <UART_RxISR_16BIT+0x68>

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80097ee:	687b      	ldr	r3, [r7, #4]
 80097f0:	681b      	ldr	r3, [r3, #0]
 80097f2:	3308      	adds	r3, #8
 80097f4:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80097f6:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80097f8:	e853 3f00 	ldrex	r3, [r3]
 80097fc:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 80097fe:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009800:	f023 0301 	bic.w	r3, r3, #1
 8009804:	663b      	str	r3, [r7, #96]	@ 0x60
 8009806:	687b      	ldr	r3, [r7, #4]
 8009808:	681b      	ldr	r3, [r3, #0]
 800980a:	3308      	adds	r3, #8
 800980c:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 800980e:	643a      	str	r2, [r7, #64]	@ 0x40
 8009810:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009812:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8009814:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8009816:	e841 2300 	strex	r3, r2, [r1]
 800981a:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 800981c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800981e:	2b00      	cmp	r3, #0
 8009820:	d1e5      	bne.n	80097ee <UART_RxISR_16BIT+0x9a>

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8009822:	687b      	ldr	r3, [r7, #4]
 8009824:	2220      	movs	r2, #32
 8009826:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

      /* Clear RxISR function pointer */
      huart->RxISR = NULL;
 800982a:	687b      	ldr	r3, [r7, #4]
 800982c:	2200      	movs	r2, #0
 800982e:	675a      	str	r2, [r3, #116]	@ 0x74

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 8009830:	687b      	ldr	r3, [r7, #4]
 8009832:	2200      	movs	r2, #0
 8009834:	671a      	str	r2, [r3, #112]	@ 0x70

      if (!(IS_LPUART_INSTANCE(huart->Instance)))
 8009836:	687b      	ldr	r3, [r7, #4]
 8009838:	681b      	ldr	r3, [r3, #0]
 800983a:	4a33      	ldr	r2, [pc, #204]	@ (8009908 <UART_RxISR_16BIT+0x1b4>)
 800983c:	4293      	cmp	r3, r2
 800983e:	d01f      	beq.n	8009880 <UART_RxISR_16BIT+0x12c>
      {
        /* Check that USART RTOEN bit is set */
        if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 8009840:	687b      	ldr	r3, [r7, #4]
 8009842:	681b      	ldr	r3, [r3, #0]
 8009844:	685b      	ldr	r3, [r3, #4]
 8009846:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800984a:	2b00      	cmp	r3, #0
 800984c:	d018      	beq.n	8009880 <UART_RxISR_16BIT+0x12c>
        {
          /* Enable the UART Receiver Timeout Interrupt */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 800984e:	687b      	ldr	r3, [r7, #4]
 8009850:	681b      	ldr	r3, [r3, #0]
 8009852:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009854:	6a3b      	ldr	r3, [r7, #32]
 8009856:	e853 3f00 	ldrex	r3, [r3]
 800985a:	61fb      	str	r3, [r7, #28]
   return(result);
 800985c:	69fb      	ldr	r3, [r7, #28]
 800985e:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 8009862:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8009864:	687b      	ldr	r3, [r7, #4]
 8009866:	681b      	ldr	r3, [r3, #0]
 8009868:	461a      	mov	r2, r3
 800986a:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800986c:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800986e:	62ba      	str	r2, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009870:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8009872:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8009874:	e841 2300 	strex	r3, r2, [r1]
 8009878:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 800987a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800987c:	2b00      	cmp	r3, #0
 800987e:	d1e6      	bne.n	800984e <UART_RxISR_16BIT+0xfa>
        }
      }

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8009880:	687b      	ldr	r3, [r7, #4]
 8009882:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8009884:	2b01      	cmp	r3, #1
 8009886:	d12e      	bne.n	80098e6 <UART_RxISR_16BIT+0x192>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8009888:	687b      	ldr	r3, [r7, #4]
 800988a:	2200      	movs	r2, #0
 800988c:	66da      	str	r2, [r3, #108]	@ 0x6c

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800988e:	687b      	ldr	r3, [r7, #4]
 8009890:	681b      	ldr	r3, [r3, #0]
 8009892:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009894:	68fb      	ldr	r3, [r7, #12]
 8009896:	e853 3f00 	ldrex	r3, [r3]
 800989a:	60bb      	str	r3, [r7, #8]
   return(result);
 800989c:	68bb      	ldr	r3, [r7, #8]
 800989e:	f023 0310 	bic.w	r3, r3, #16
 80098a2:	65bb      	str	r3, [r7, #88]	@ 0x58
 80098a4:	687b      	ldr	r3, [r7, #4]
 80098a6:	681b      	ldr	r3, [r3, #0]
 80098a8:	461a      	mov	r2, r3
 80098aa:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 80098ac:	61bb      	str	r3, [r7, #24]
 80098ae:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80098b0:	6979      	ldr	r1, [r7, #20]
 80098b2:	69ba      	ldr	r2, [r7, #24]
 80098b4:	e841 2300 	strex	r3, r2, [r1]
 80098b8:	613b      	str	r3, [r7, #16]
   return(result);
 80098ba:	693b      	ldr	r3, [r7, #16]
 80098bc:	2b00      	cmp	r3, #0
 80098be:	d1e6      	bne.n	800988e <UART_RxISR_16BIT+0x13a>

        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 80098c0:	687b      	ldr	r3, [r7, #4]
 80098c2:	681b      	ldr	r3, [r3, #0]
 80098c4:	69db      	ldr	r3, [r3, #28]
 80098c6:	f003 0310 	and.w	r3, r3, #16
 80098ca:	2b10      	cmp	r3, #16
 80098cc:	d103      	bne.n	80098d6 <UART_RxISR_16BIT+0x182>
        {
          /* Clear IDLE Flag */
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 80098ce:	687b      	ldr	r3, [r7, #4]
 80098d0:	681b      	ldr	r3, [r3, #0]
 80098d2:	2210      	movs	r2, #16
 80098d4:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 80098d6:	687b      	ldr	r3, [r7, #4]
 80098d8:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 80098dc:	4619      	mov	r1, r3
 80098de:	6878      	ldr	r0, [r7, #4]
 80098e0:	f7fe ff7c 	bl	80087dc <HAL_UARTEx_RxEventCallback>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 80098e4:	e00b      	b.n	80098fe <UART_RxISR_16BIT+0x1aa>
        HAL_UART_RxCpltCallback(huart);
 80098e6:	6878      	ldr	r0, [r7, #4]
 80098e8:	f7f9 fa86 	bl	8002df8 <HAL_UART_RxCpltCallback>
}
 80098ec:	e007      	b.n	80098fe <UART_RxISR_16BIT+0x1aa>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 80098ee:	687b      	ldr	r3, [r7, #4]
 80098f0:	681b      	ldr	r3, [r3, #0]
 80098f2:	699a      	ldr	r2, [r3, #24]
 80098f4:	687b      	ldr	r3, [r7, #4]
 80098f6:	681b      	ldr	r3, [r3, #0]
 80098f8:	f042 0208 	orr.w	r2, r2, #8
 80098fc:	619a      	str	r2, [r3, #24]
}
 80098fe:	bf00      	nop
 8009900:	3770      	adds	r7, #112	@ 0x70
 8009902:	46bd      	mov	sp, r7
 8009904:	bd80      	pop	{r7, pc}
 8009906:	bf00      	nop
 8009908:	40008000 	.word	0x40008000

0800990c <UART_RxISR_8BIT_FIFOEN>:
  *         interruptions have been enabled by HAL_UART_Receive_IT()
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_8BIT_FIFOEN(UART_HandleTypeDef *huart)
{
 800990c:	b580      	push	{r7, lr}
 800990e:	b0ac      	sub	sp, #176	@ 0xb0
 8009910:	af00      	add	r7, sp, #0
 8009912:	6078      	str	r0, [r7, #4]
  uint16_t  uhMask = huart->Mask;
 8009914:	687b      	ldr	r3, [r7, #4]
 8009916:	f8b3 3060 	ldrh.w	r3, [r3, #96]	@ 0x60
 800991a:	f8a7 30aa 	strh.w	r3, [r7, #170]	@ 0xaa
  uint16_t  uhdata;
  uint16_t  nb_rx_data;
  uint16_t  rxdatacount;
  uint32_t  isrflags = READ_REG(huart->Instance->ISR);
 800991e:	687b      	ldr	r3, [r7, #4]
 8009920:	681b      	ldr	r3, [r3, #0]
 8009922:	69db      	ldr	r3, [r3, #28]
 8009924:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
  uint32_t  cr1its   = READ_REG(huart->Instance->CR1);
 8009928:	687b      	ldr	r3, [r7, #4]
 800992a:	681b      	ldr	r3, [r3, #0]
 800992c:	681b      	ldr	r3, [r3, #0]
 800992e:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
  uint32_t  cr3its   = READ_REG(huart->Instance->CR3);
 8009932:	687b      	ldr	r3, [r7, #4]
 8009934:	681b      	ldr	r3, [r3, #0]
 8009936:	689b      	ldr	r3, [r3, #8]
 8009938:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 800993c:	687b      	ldr	r3, [r7, #4]
 800993e:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8009942:	2b22      	cmp	r3, #34	@ 0x22
 8009944:	f040 8182 	bne.w	8009c4c <UART_RxISR_8BIT_FIFOEN+0x340>
  {
    nb_rx_data = huart->NbRxDataToProcess;
 8009948:	687b      	ldr	r3, [r7, #4]
 800994a:	f8b3 3068 	ldrh.w	r3, [r3, #104]	@ 0x68
 800994e:	f8a7 309e 	strh.w	r3, [r7, #158]	@ 0x9e
    while ((nb_rx_data > 0U) && ((isrflags & USART_ISR_RXNE_RXFNE) != 0U))
 8009952:	e125      	b.n	8009ba0 <UART_RxISR_8BIT_FIFOEN+0x294>
    {
      uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 8009954:	687b      	ldr	r3, [r7, #4]
 8009956:	681b      	ldr	r3, [r3, #0]
 8009958:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800995a:	f8a7 309c 	strh.w	r3, [r7, #156]	@ 0x9c
      *huart->pRxBuffPtr = (uint8_t)(uhdata & (uint8_t)uhMask);
 800995e:	f8b7 309c 	ldrh.w	r3, [r7, #156]	@ 0x9c
 8009962:	b2d9      	uxtb	r1, r3
 8009964:	f8b7 30aa 	ldrh.w	r3, [r7, #170]	@ 0xaa
 8009968:	b2da      	uxtb	r2, r3
 800996a:	687b      	ldr	r3, [r7, #4]
 800996c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800996e:	400a      	ands	r2, r1
 8009970:	b2d2      	uxtb	r2, r2
 8009972:	701a      	strb	r2, [r3, #0]
      huart->pRxBuffPtr++;
 8009974:	687b      	ldr	r3, [r7, #4]
 8009976:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8009978:	1c5a      	adds	r2, r3, #1
 800997a:	687b      	ldr	r3, [r7, #4]
 800997c:	659a      	str	r2, [r3, #88]	@ 0x58
      huart->RxXferCount--;
 800997e:	687b      	ldr	r3, [r7, #4]
 8009980:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8009984:	b29b      	uxth	r3, r3
 8009986:	3b01      	subs	r3, #1
 8009988:	b29a      	uxth	r2, r3
 800998a:	687b      	ldr	r3, [r7, #4]
 800998c:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e
      isrflags = READ_REG(huart->Instance->ISR);
 8009990:	687b      	ldr	r3, [r7, #4]
 8009992:	681b      	ldr	r3, [r3, #0]
 8009994:	69db      	ldr	r3, [r3, #28]
 8009996:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac

      /* If some non blocking errors occurred */
      if ((isrflags & (USART_ISR_PE | USART_ISR_FE | USART_ISR_NE)) != 0U)
 800999a:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800999e:	f003 0307 	and.w	r3, r3, #7
 80099a2:	2b00      	cmp	r3, #0
 80099a4:	d053      	beq.n	8009a4e <UART_RxISR_8BIT_FIFOEN+0x142>
      {
        /* UART parity error interrupt occurred -------------------------------------*/
        if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 80099a6:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 80099aa:	f003 0301 	and.w	r3, r3, #1
 80099ae:	2b00      	cmp	r3, #0
 80099b0:	d011      	beq.n	80099d6 <UART_RxISR_8BIT_FIFOEN+0xca>
 80099b2:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 80099b6:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80099ba:	2b00      	cmp	r3, #0
 80099bc:	d00b      	beq.n	80099d6 <UART_RxISR_8BIT_FIFOEN+0xca>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 80099be:	687b      	ldr	r3, [r7, #4]
 80099c0:	681b      	ldr	r3, [r3, #0]
 80099c2:	2201      	movs	r2, #1
 80099c4:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_PE;
 80099c6:	687b      	ldr	r3, [r7, #4]
 80099c8:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80099cc:	f043 0201 	orr.w	r2, r3, #1
 80099d0:	687b      	ldr	r3, [r7, #4]
 80099d2:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }

        /* UART frame error interrupt occurred --------------------------------------*/
        if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 80099d6:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 80099da:	f003 0302 	and.w	r3, r3, #2
 80099de:	2b00      	cmp	r3, #0
 80099e0:	d011      	beq.n	8009a06 <UART_RxISR_8BIT_FIFOEN+0xfa>
 80099e2:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 80099e6:	f003 0301 	and.w	r3, r3, #1
 80099ea:	2b00      	cmp	r3, #0
 80099ec:	d00b      	beq.n	8009a06 <UART_RxISR_8BIT_FIFOEN+0xfa>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 80099ee:	687b      	ldr	r3, [r7, #4]
 80099f0:	681b      	ldr	r3, [r3, #0]
 80099f2:	2202      	movs	r2, #2
 80099f4:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_FE;
 80099f6:	687b      	ldr	r3, [r7, #4]
 80099f8:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80099fc:	f043 0204 	orr.w	r2, r3, #4
 8009a00:	687b      	ldr	r3, [r7, #4]
 8009a02:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }

        /* UART noise error interrupt occurred --------------------------------------*/
        if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8009a06:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8009a0a:	f003 0304 	and.w	r3, r3, #4
 8009a0e:	2b00      	cmp	r3, #0
 8009a10:	d011      	beq.n	8009a36 <UART_RxISR_8BIT_FIFOEN+0x12a>
 8009a12:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8009a16:	f003 0301 	and.w	r3, r3, #1
 8009a1a:	2b00      	cmp	r3, #0
 8009a1c:	d00b      	beq.n	8009a36 <UART_RxISR_8BIT_FIFOEN+0x12a>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 8009a1e:	687b      	ldr	r3, [r7, #4]
 8009a20:	681b      	ldr	r3, [r3, #0]
 8009a22:	2204      	movs	r2, #4
 8009a24:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_NE;
 8009a26:	687b      	ldr	r3, [r7, #4]
 8009a28:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8009a2c:	f043 0202 	orr.w	r2, r3, #2
 8009a30:	687b      	ldr	r3, [r7, #4]
 8009a32:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }

        /* Call UART Error Call back function if need be ----------------------------*/
        if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8009a36:	687b      	ldr	r3, [r7, #4]
 8009a38:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8009a3c:	2b00      	cmp	r3, #0
 8009a3e:	d006      	beq.n	8009a4e <UART_RxISR_8BIT_FIFOEN+0x142>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8009a40:	6878      	ldr	r0, [r7, #4]
 8009a42:	f7fe fec2 	bl	80087ca <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
          huart->ErrorCode = HAL_UART_ERROR_NONE;
 8009a46:	687b      	ldr	r3, [r7, #4]
 8009a48:	2200      	movs	r2, #0
 8009a4a:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }
      }

      if (huart->RxXferCount == 0U)
 8009a4e:	687b      	ldr	r3, [r7, #4]
 8009a50:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8009a54:	b29b      	uxth	r3, r3
 8009a56:	2b00      	cmp	r3, #0
 8009a58:	f040 80a2 	bne.w	8009ba0 <UART_RxISR_8BIT_FIFOEN+0x294>
      {
        /* Disable the UART Parity Error Interrupt and RXFT interrupt*/
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8009a5c:	687b      	ldr	r3, [r7, #4]
 8009a5e:	681b      	ldr	r3, [r3, #0]
 8009a60:	673b      	str	r3, [r7, #112]	@ 0x70
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009a62:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8009a64:	e853 3f00 	ldrex	r3, [r3]
 8009a68:	66fb      	str	r3, [r7, #108]	@ 0x6c
   return(result);
 8009a6a:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8009a6c:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8009a70:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 8009a74:	687b      	ldr	r3, [r7, #4]
 8009a76:	681b      	ldr	r3, [r3, #0]
 8009a78:	461a      	mov	r2, r3
 8009a7a:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8009a7e:	67fb      	str	r3, [r7, #124]	@ 0x7c
 8009a80:	67ba      	str	r2, [r7, #120]	@ 0x78
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009a82:	6fb9      	ldr	r1, [r7, #120]	@ 0x78
 8009a84:	6ffa      	ldr	r2, [r7, #124]	@ 0x7c
 8009a86:	e841 2300 	strex	r3, r2, [r1]
 8009a8a:	677b      	str	r3, [r7, #116]	@ 0x74
   return(result);
 8009a8c:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8009a8e:	2b00      	cmp	r3, #0
 8009a90:	d1e4      	bne.n	8009a5c <UART_RxISR_8BIT_FIFOEN+0x150>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error)
           and RX FIFO Threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 8009a92:	687b      	ldr	r3, [r7, #4]
 8009a94:	681b      	ldr	r3, [r3, #0]
 8009a96:	3308      	adds	r3, #8
 8009a98:	65fb      	str	r3, [r7, #92]	@ 0x5c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009a9a:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8009a9c:	e853 3f00 	ldrex	r3, [r3]
 8009aa0:	65bb      	str	r3, [r7, #88]	@ 0x58
   return(result);
 8009aa2:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8009aa4:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8009aa8:	f023 0301 	bic.w	r3, r3, #1
 8009aac:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 8009ab0:	687b      	ldr	r3, [r7, #4]
 8009ab2:	681b      	ldr	r3, [r3, #0]
 8009ab4:	3308      	adds	r3, #8
 8009ab6:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 8009aba:	66ba      	str	r2, [r7, #104]	@ 0x68
 8009abc:	667b      	str	r3, [r7, #100]	@ 0x64
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009abe:	6e79      	ldr	r1, [r7, #100]	@ 0x64
 8009ac0:	6eba      	ldr	r2, [r7, #104]	@ 0x68
 8009ac2:	e841 2300 	strex	r3, r2, [r1]
 8009ac6:	663b      	str	r3, [r7, #96]	@ 0x60
   return(result);
 8009ac8:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8009aca:	2b00      	cmp	r3, #0
 8009acc:	d1e1      	bne.n	8009a92 <UART_RxISR_8BIT_FIFOEN+0x186>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8009ace:	687b      	ldr	r3, [r7, #4]
 8009ad0:	2220      	movs	r2, #32
 8009ad2:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 8009ad6:	687b      	ldr	r3, [r7, #4]
 8009ad8:	2200      	movs	r2, #0
 8009ada:	675a      	str	r2, [r3, #116]	@ 0x74

        /* Initialize type of RxEvent to Transfer Complete */
        huart->RxEventType = HAL_UART_RXEVENT_TC;
 8009adc:	687b      	ldr	r3, [r7, #4]
 8009ade:	2200      	movs	r2, #0
 8009ae0:	671a      	str	r2, [r3, #112]	@ 0x70

        if (!(IS_LPUART_INSTANCE(huart->Instance)))
 8009ae2:	687b      	ldr	r3, [r7, #4]
 8009ae4:	681b      	ldr	r3, [r3, #0]
 8009ae6:	4a5f      	ldr	r2, [pc, #380]	@ (8009c64 <UART_RxISR_8BIT_FIFOEN+0x358>)
 8009ae8:	4293      	cmp	r3, r2
 8009aea:	d021      	beq.n	8009b30 <UART_RxISR_8BIT_FIFOEN+0x224>
        {
          /* Check that USART RTOEN bit is set */
          if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 8009aec:	687b      	ldr	r3, [r7, #4]
 8009aee:	681b      	ldr	r3, [r3, #0]
 8009af0:	685b      	ldr	r3, [r3, #4]
 8009af2:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8009af6:	2b00      	cmp	r3, #0
 8009af8:	d01a      	beq.n	8009b30 <UART_RxISR_8BIT_FIFOEN+0x224>
          {
            /* Enable the UART Receiver Timeout Interrupt */
            ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 8009afa:	687b      	ldr	r3, [r7, #4]
 8009afc:	681b      	ldr	r3, [r3, #0]
 8009afe:	64bb      	str	r3, [r7, #72]	@ 0x48
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009b00:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8009b02:	e853 3f00 	ldrex	r3, [r3]
 8009b06:	647b      	str	r3, [r7, #68]	@ 0x44
   return(result);
 8009b08:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8009b0a:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 8009b0e:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 8009b12:	687b      	ldr	r3, [r7, #4]
 8009b14:	681b      	ldr	r3, [r3, #0]
 8009b16:	461a      	mov	r2, r3
 8009b18:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 8009b1c:	657b      	str	r3, [r7, #84]	@ 0x54
 8009b1e:	653a      	str	r2, [r7, #80]	@ 0x50
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009b20:	6d39      	ldr	r1, [r7, #80]	@ 0x50
 8009b22:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 8009b24:	e841 2300 	strex	r3, r2, [r1]
 8009b28:	64fb      	str	r3, [r7, #76]	@ 0x4c
   return(result);
 8009b2a:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8009b2c:	2b00      	cmp	r3, #0
 8009b2e:	d1e4      	bne.n	8009afa <UART_RxISR_8BIT_FIFOEN+0x1ee>
          }
        }

        /* Check current reception Mode :
           If Reception till IDLE event has been selected : */
        if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8009b30:	687b      	ldr	r3, [r7, #4]
 8009b32:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8009b34:	2b01      	cmp	r3, #1
 8009b36:	d130      	bne.n	8009b9a <UART_RxISR_8BIT_FIFOEN+0x28e>
        {
          /* Set reception type to Standard */
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8009b38:	687b      	ldr	r3, [r7, #4]
 8009b3a:	2200      	movs	r2, #0
 8009b3c:	66da      	str	r2, [r3, #108]	@ 0x6c

          /* Disable IDLE interrupt */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8009b3e:	687b      	ldr	r3, [r7, #4]
 8009b40:	681b      	ldr	r3, [r3, #0]
 8009b42:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009b44:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8009b46:	e853 3f00 	ldrex	r3, [r3]
 8009b4a:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8009b4c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009b4e:	f023 0310 	bic.w	r3, r3, #16
 8009b52:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 8009b56:	687b      	ldr	r3, [r7, #4]
 8009b58:	681b      	ldr	r3, [r3, #0]
 8009b5a:	461a      	mov	r2, r3
 8009b5c:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8009b60:	643b      	str	r3, [r7, #64]	@ 0x40
 8009b62:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009b64:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8009b66:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8009b68:	e841 2300 	strex	r3, r2, [r1]
 8009b6c:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8009b6e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009b70:	2b00      	cmp	r3, #0
 8009b72:	d1e4      	bne.n	8009b3e <UART_RxISR_8BIT_FIFOEN+0x232>

          if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 8009b74:	687b      	ldr	r3, [r7, #4]
 8009b76:	681b      	ldr	r3, [r3, #0]
 8009b78:	69db      	ldr	r3, [r3, #28]
 8009b7a:	f003 0310 	and.w	r3, r3, #16
 8009b7e:	2b10      	cmp	r3, #16
 8009b80:	d103      	bne.n	8009b8a <UART_RxISR_8BIT_FIFOEN+0x27e>
          {
            /* Clear IDLE Flag */
            __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8009b82:	687b      	ldr	r3, [r7, #4]
 8009b84:	681b      	ldr	r3, [r3, #0]
 8009b86:	2210      	movs	r2, #16
 8009b88:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered Rx Event callback*/
          huart->RxEventCallback(huart, huart->RxXferSize);
#else
          /*Call legacy weak Rx Event callback*/
          HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8009b8a:	687b      	ldr	r3, [r7, #4]
 8009b8c:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 8009b90:	4619      	mov	r1, r3
 8009b92:	6878      	ldr	r0, [r7, #4]
 8009b94:	f7fe fe22 	bl	80087dc <HAL_UARTEx_RxEventCallback>
 8009b98:	e002      	b.n	8009ba0 <UART_RxISR_8BIT_FIFOEN+0x294>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered Rx complete callback*/
          huart->RxCpltCallback(huart);
#else
          /*Call legacy weak Rx complete callback*/
          HAL_UART_RxCpltCallback(huart);
 8009b9a:	6878      	ldr	r0, [r7, #4]
 8009b9c:	f7f9 f92c 	bl	8002df8 <HAL_UART_RxCpltCallback>
    while ((nb_rx_data > 0U) && ((isrflags & USART_ISR_RXNE_RXFNE) != 0U))
 8009ba0:	f8b7 309e 	ldrh.w	r3, [r7, #158]	@ 0x9e
 8009ba4:	2b00      	cmp	r3, #0
 8009ba6:	d006      	beq.n	8009bb6 <UART_RxISR_8BIT_FIFOEN+0x2aa>
 8009ba8:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8009bac:	f003 0320 	and.w	r3, r3, #32
 8009bb0:	2b00      	cmp	r3, #0
 8009bb2:	f47f aecf 	bne.w	8009954 <UART_RxISR_8BIT_FIFOEN+0x48>

    /* When remaining number of bytes to receive is less than the RX FIFO
    threshold, next incoming frames are processed as if FIFO mode was
    disabled (i.e. one interrupt per received frame).
    */
    rxdatacount = huart->RxXferCount;
 8009bb6:	687b      	ldr	r3, [r7, #4]
 8009bb8:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8009bbc:	f8a7 308a 	strh.w	r3, [r7, #138]	@ 0x8a
    if ((rxdatacount != 0U) && (rxdatacount < huart->NbRxDataToProcess))
 8009bc0:	f8b7 308a 	ldrh.w	r3, [r7, #138]	@ 0x8a
 8009bc4:	2b00      	cmp	r3, #0
 8009bc6:	d049      	beq.n	8009c5c <UART_RxISR_8BIT_FIFOEN+0x350>
 8009bc8:	687b      	ldr	r3, [r7, #4]
 8009bca:	f8b3 3068 	ldrh.w	r3, [r3, #104]	@ 0x68
 8009bce:	f8b7 208a 	ldrh.w	r2, [r7, #138]	@ 0x8a
 8009bd2:	429a      	cmp	r2, r3
 8009bd4:	d242      	bcs.n	8009c5c <UART_RxISR_8BIT_FIFOEN+0x350>
    {
      /* Disable the UART RXFT interrupt*/
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_RXFTIE);
 8009bd6:	687b      	ldr	r3, [r7, #4]
 8009bd8:	681b      	ldr	r3, [r3, #0]
 8009bda:	3308      	adds	r3, #8
 8009bdc:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009bde:	6a3b      	ldr	r3, [r7, #32]
 8009be0:	e853 3f00 	ldrex	r3, [r3]
 8009be4:	61fb      	str	r3, [r7, #28]
   return(result);
 8009be6:	69fb      	ldr	r3, [r7, #28]
 8009be8:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8009bec:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 8009bf0:	687b      	ldr	r3, [r7, #4]
 8009bf2:	681b      	ldr	r3, [r3, #0]
 8009bf4:	3308      	adds	r3, #8
 8009bf6:	f8d7 2084 	ldr.w	r2, [r7, #132]	@ 0x84
 8009bfa:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8009bfc:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009bfe:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8009c00:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8009c02:	e841 2300 	strex	r3, r2, [r1]
 8009c06:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8009c08:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009c0a:	2b00      	cmp	r3, #0
 8009c0c:	d1e3      	bne.n	8009bd6 <UART_RxISR_8BIT_FIFOEN+0x2ca>

      /* Update the RxISR function pointer */
      huart->RxISR = UART_RxISR_8BIT;
 8009c0e:	687b      	ldr	r3, [r7, #4]
 8009c10:	4a15      	ldr	r2, [pc, #84]	@ (8009c68 <UART_RxISR_8BIT_FIFOEN+0x35c>)
 8009c12:	675a      	str	r2, [r3, #116]	@ 0x74

      /* Enable the UART Data Register Not Empty interrupt */
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE_RXFNEIE);
 8009c14:	687b      	ldr	r3, [r7, #4]
 8009c16:	681b      	ldr	r3, [r3, #0]
 8009c18:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009c1a:	68fb      	ldr	r3, [r7, #12]
 8009c1c:	e853 3f00 	ldrex	r3, [r3]
 8009c20:	60bb      	str	r3, [r7, #8]
   return(result);
 8009c22:	68bb      	ldr	r3, [r7, #8]
 8009c24:	f043 0320 	orr.w	r3, r3, #32
 8009c28:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8009c2c:	687b      	ldr	r3, [r7, #4]
 8009c2e:	681b      	ldr	r3, [r3, #0]
 8009c30:	461a      	mov	r2, r3
 8009c32:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 8009c36:	61bb      	str	r3, [r7, #24]
 8009c38:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009c3a:	6979      	ldr	r1, [r7, #20]
 8009c3c:	69ba      	ldr	r2, [r7, #24]
 8009c3e:	e841 2300 	strex	r3, r2, [r1]
 8009c42:	613b      	str	r3, [r7, #16]
   return(result);
 8009c44:	693b      	ldr	r3, [r7, #16]
 8009c46:	2b00      	cmp	r3, #0
 8009c48:	d1e4      	bne.n	8009c14 <UART_RxISR_8BIT_FIFOEN+0x308>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 8009c4a:	e007      	b.n	8009c5c <UART_RxISR_8BIT_FIFOEN+0x350>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 8009c4c:	687b      	ldr	r3, [r7, #4]
 8009c4e:	681b      	ldr	r3, [r3, #0]
 8009c50:	699a      	ldr	r2, [r3, #24]
 8009c52:	687b      	ldr	r3, [r7, #4]
 8009c54:	681b      	ldr	r3, [r3, #0]
 8009c56:	f042 0208 	orr.w	r2, r2, #8
 8009c5a:	619a      	str	r2, [r3, #24]
}
 8009c5c:	bf00      	nop
 8009c5e:	37b0      	adds	r7, #176	@ 0xb0
 8009c60:	46bd      	mov	sp, r7
 8009c62:	bd80      	pop	{r7, pc}
 8009c64:	40008000 	.word	0x40008000
 8009c68:	0800959d 	.word	0x0800959d

08009c6c <UART_RxISR_16BIT_FIFOEN>:
  *         interruptions have been enabled by HAL_UART_Receive_IT()
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_16BIT_FIFOEN(UART_HandleTypeDef *huart)
{
 8009c6c:	b580      	push	{r7, lr}
 8009c6e:	b0ae      	sub	sp, #184	@ 0xb8
 8009c70:	af00      	add	r7, sp, #0
 8009c72:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;
  uint16_t  uhMask = huart->Mask;
 8009c74:	687b      	ldr	r3, [r7, #4]
 8009c76:	f8b3 3060 	ldrh.w	r3, [r3, #96]	@ 0x60
 8009c7a:	f8a7 30b2 	strh.w	r3, [r7, #178]	@ 0xb2
  uint16_t  uhdata;
  uint16_t  nb_rx_data;
  uint16_t  rxdatacount;
  uint32_t  isrflags = READ_REG(huart->Instance->ISR);
 8009c7e:	687b      	ldr	r3, [r7, #4]
 8009c80:	681b      	ldr	r3, [r3, #0]
 8009c82:	69db      	ldr	r3, [r3, #28]
 8009c84:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
  uint32_t  cr1its   = READ_REG(huart->Instance->CR1);
 8009c88:	687b      	ldr	r3, [r7, #4]
 8009c8a:	681b      	ldr	r3, [r3, #0]
 8009c8c:	681b      	ldr	r3, [r3, #0]
 8009c8e:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
  uint32_t  cr3its   = READ_REG(huart->Instance->CR3);
 8009c92:	687b      	ldr	r3, [r7, #4]
 8009c94:	681b      	ldr	r3, [r3, #0]
 8009c96:	689b      	ldr	r3, [r3, #8]
 8009c98:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8009c9c:	687b      	ldr	r3, [r7, #4]
 8009c9e:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8009ca2:	2b22      	cmp	r3, #34	@ 0x22
 8009ca4:	f040 8186 	bne.w	8009fb4 <UART_RxISR_16BIT_FIFOEN+0x348>
  {
    nb_rx_data = huart->NbRxDataToProcess;
 8009ca8:	687b      	ldr	r3, [r7, #4]
 8009caa:	f8b3 3068 	ldrh.w	r3, [r3, #104]	@ 0x68
 8009cae:	f8a7 30a6 	strh.w	r3, [r7, #166]	@ 0xa6
    while ((nb_rx_data > 0U) && ((isrflags & USART_ISR_RXNE_RXFNE) != 0U))
 8009cb2:	e129      	b.n	8009f08 <UART_RxISR_16BIT_FIFOEN+0x29c>
    {
      uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 8009cb4:	687b      	ldr	r3, [r7, #4]
 8009cb6:	681b      	ldr	r3, [r3, #0]
 8009cb8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8009cba:	f8a7 30a4 	strh.w	r3, [r7, #164]	@ 0xa4
      tmp = (uint16_t *) huart->pRxBuffPtr ;
 8009cbe:	687b      	ldr	r3, [r7, #4]
 8009cc0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8009cc2:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
      *tmp = (uint16_t)(uhdata & uhMask);
 8009cc6:	f8b7 20a4 	ldrh.w	r2, [r7, #164]	@ 0xa4
 8009cca:	f8b7 30b2 	ldrh.w	r3, [r7, #178]	@ 0xb2
 8009cce:	4013      	ands	r3, r2
 8009cd0:	b29a      	uxth	r2, r3
 8009cd2:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8009cd6:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 8009cd8:	687b      	ldr	r3, [r7, #4]
 8009cda:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8009cdc:	1c9a      	adds	r2, r3, #2
 8009cde:	687b      	ldr	r3, [r7, #4]
 8009ce0:	659a      	str	r2, [r3, #88]	@ 0x58
      huart->RxXferCount--;
 8009ce2:	687b      	ldr	r3, [r7, #4]
 8009ce4:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8009ce8:	b29b      	uxth	r3, r3
 8009cea:	3b01      	subs	r3, #1
 8009cec:	b29a      	uxth	r2, r3
 8009cee:	687b      	ldr	r3, [r7, #4]
 8009cf0:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e
      isrflags = READ_REG(huart->Instance->ISR);
 8009cf4:	687b      	ldr	r3, [r7, #4]
 8009cf6:	681b      	ldr	r3, [r3, #0]
 8009cf8:	69db      	ldr	r3, [r3, #28]
 8009cfa:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4

      /* If some non blocking errors occurred */
      if ((isrflags & (USART_ISR_PE | USART_ISR_FE | USART_ISR_NE)) != 0U)
 8009cfe:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 8009d02:	f003 0307 	and.w	r3, r3, #7
 8009d06:	2b00      	cmp	r3, #0
 8009d08:	d053      	beq.n	8009db2 <UART_RxISR_16BIT_FIFOEN+0x146>
      {
        /* UART parity error interrupt occurred -------------------------------------*/
        if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 8009d0a:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 8009d0e:	f003 0301 	and.w	r3, r3, #1
 8009d12:	2b00      	cmp	r3, #0
 8009d14:	d011      	beq.n	8009d3a <UART_RxISR_16BIT_FIFOEN+0xce>
 8009d16:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8009d1a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8009d1e:	2b00      	cmp	r3, #0
 8009d20:	d00b      	beq.n	8009d3a <UART_RxISR_16BIT_FIFOEN+0xce>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 8009d22:	687b      	ldr	r3, [r7, #4]
 8009d24:	681b      	ldr	r3, [r3, #0]
 8009d26:	2201      	movs	r2, #1
 8009d28:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_PE;
 8009d2a:	687b      	ldr	r3, [r7, #4]
 8009d2c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8009d30:	f043 0201 	orr.w	r2, r3, #1
 8009d34:	687b      	ldr	r3, [r7, #4]
 8009d36:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }

        /* UART frame error interrupt occurred --------------------------------------*/
        if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8009d3a:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 8009d3e:	f003 0302 	and.w	r3, r3, #2
 8009d42:	2b00      	cmp	r3, #0
 8009d44:	d011      	beq.n	8009d6a <UART_RxISR_16BIT_FIFOEN+0xfe>
 8009d46:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 8009d4a:	f003 0301 	and.w	r3, r3, #1
 8009d4e:	2b00      	cmp	r3, #0
 8009d50:	d00b      	beq.n	8009d6a <UART_RxISR_16BIT_FIFOEN+0xfe>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 8009d52:	687b      	ldr	r3, [r7, #4]
 8009d54:	681b      	ldr	r3, [r3, #0]
 8009d56:	2202      	movs	r2, #2
 8009d58:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_FE;
 8009d5a:	687b      	ldr	r3, [r7, #4]
 8009d5c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8009d60:	f043 0204 	orr.w	r2, r3, #4
 8009d64:	687b      	ldr	r3, [r7, #4]
 8009d66:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }

        /* UART noise error interrupt occurred --------------------------------------*/
        if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8009d6a:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 8009d6e:	f003 0304 	and.w	r3, r3, #4
 8009d72:	2b00      	cmp	r3, #0
 8009d74:	d011      	beq.n	8009d9a <UART_RxISR_16BIT_FIFOEN+0x12e>
 8009d76:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 8009d7a:	f003 0301 	and.w	r3, r3, #1
 8009d7e:	2b00      	cmp	r3, #0
 8009d80:	d00b      	beq.n	8009d9a <UART_RxISR_16BIT_FIFOEN+0x12e>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 8009d82:	687b      	ldr	r3, [r7, #4]
 8009d84:	681b      	ldr	r3, [r3, #0]
 8009d86:	2204      	movs	r2, #4
 8009d88:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_NE;
 8009d8a:	687b      	ldr	r3, [r7, #4]
 8009d8c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8009d90:	f043 0202 	orr.w	r2, r3, #2
 8009d94:	687b      	ldr	r3, [r7, #4]
 8009d96:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }

        /* Call UART Error Call back function if need be ----------------------------*/
        if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8009d9a:	687b      	ldr	r3, [r7, #4]
 8009d9c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8009da0:	2b00      	cmp	r3, #0
 8009da2:	d006      	beq.n	8009db2 <UART_RxISR_16BIT_FIFOEN+0x146>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8009da4:	6878      	ldr	r0, [r7, #4]
 8009da6:	f7fe fd10 	bl	80087ca <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
          huart->ErrorCode = HAL_UART_ERROR_NONE;
 8009daa:	687b      	ldr	r3, [r7, #4]
 8009dac:	2200      	movs	r2, #0
 8009dae:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }
      }

      if (huart->RxXferCount == 0U)
 8009db2:	687b      	ldr	r3, [r7, #4]
 8009db4:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8009db8:	b29b      	uxth	r3, r3
 8009dba:	2b00      	cmp	r3, #0
 8009dbc:	f040 80a4 	bne.w	8009f08 <UART_RxISR_16BIT_FIFOEN+0x29c>
      {
        /* Disable the UART Parity Error Interrupt and RXFT interrupt*/
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8009dc0:	687b      	ldr	r3, [r7, #4]
 8009dc2:	681b      	ldr	r3, [r3, #0]
 8009dc4:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009dc6:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8009dc8:	e853 3f00 	ldrex	r3, [r3]
 8009dcc:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 8009dce:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8009dd0:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8009dd4:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 8009dd8:	687b      	ldr	r3, [r7, #4]
 8009dda:	681b      	ldr	r3, [r3, #0]
 8009ddc:	461a      	mov	r2, r3
 8009dde:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8009de2:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8009de6:	67fa      	str	r2, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009de8:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 8009dea:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 8009dee:	e841 2300 	strex	r3, r2, [r1]
 8009df2:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 8009df4:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8009df6:	2b00      	cmp	r3, #0
 8009df8:	d1e2      	bne.n	8009dc0 <UART_RxISR_16BIT_FIFOEN+0x154>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error)
           and RX FIFO Threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 8009dfa:	687b      	ldr	r3, [r7, #4]
 8009dfc:	681b      	ldr	r3, [r3, #0]
 8009dfe:	3308      	adds	r3, #8
 8009e00:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009e02:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8009e04:	e853 3f00 	ldrex	r3, [r3]
 8009e08:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 8009e0a:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8009e0c:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8009e10:	f023 0301 	bic.w	r3, r3, #1
 8009e14:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 8009e18:	687b      	ldr	r3, [r7, #4]
 8009e1a:	681b      	ldr	r3, [r3, #0]
 8009e1c:	3308      	adds	r3, #8
 8009e1e:	f8d7 2098 	ldr.w	r2, [r7, #152]	@ 0x98
 8009e22:	66fa      	str	r2, [r7, #108]	@ 0x6c
 8009e24:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009e26:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 8009e28:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 8009e2a:	e841 2300 	strex	r3, r2, [r1]
 8009e2e:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 8009e30:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8009e32:	2b00      	cmp	r3, #0
 8009e34:	d1e1      	bne.n	8009dfa <UART_RxISR_16BIT_FIFOEN+0x18e>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8009e36:	687b      	ldr	r3, [r7, #4]
 8009e38:	2220      	movs	r2, #32
 8009e3a:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 8009e3e:	687b      	ldr	r3, [r7, #4]
 8009e40:	2200      	movs	r2, #0
 8009e42:	675a      	str	r2, [r3, #116]	@ 0x74

        /* Initialize type of RxEvent to Transfer Complete */
        huart->RxEventType = HAL_UART_RXEVENT_TC;
 8009e44:	687b      	ldr	r3, [r7, #4]
 8009e46:	2200      	movs	r2, #0
 8009e48:	671a      	str	r2, [r3, #112]	@ 0x70

        if (!(IS_LPUART_INSTANCE(huart->Instance)))
 8009e4a:	687b      	ldr	r3, [r7, #4]
 8009e4c:	681b      	ldr	r3, [r3, #0]
 8009e4e:	4a5f      	ldr	r2, [pc, #380]	@ (8009fcc <UART_RxISR_16BIT_FIFOEN+0x360>)
 8009e50:	4293      	cmp	r3, r2
 8009e52:	d021      	beq.n	8009e98 <UART_RxISR_16BIT_FIFOEN+0x22c>
        {
          /* Check that USART RTOEN bit is set */
          if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 8009e54:	687b      	ldr	r3, [r7, #4]
 8009e56:	681b      	ldr	r3, [r3, #0]
 8009e58:	685b      	ldr	r3, [r3, #4]
 8009e5a:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8009e5e:	2b00      	cmp	r3, #0
 8009e60:	d01a      	beq.n	8009e98 <UART_RxISR_16BIT_FIFOEN+0x22c>
          {
            /* Enable the UART Receiver Timeout Interrupt */
            ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 8009e62:	687b      	ldr	r3, [r7, #4]
 8009e64:	681b      	ldr	r3, [r3, #0]
 8009e66:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009e68:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8009e6a:	e853 3f00 	ldrex	r3, [r3]
 8009e6e:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 8009e70:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8009e72:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 8009e76:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 8009e7a:	687b      	ldr	r3, [r7, #4]
 8009e7c:	681b      	ldr	r3, [r3, #0]
 8009e7e:	461a      	mov	r2, r3
 8009e80:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8009e84:	65bb      	str	r3, [r7, #88]	@ 0x58
 8009e86:	657a      	str	r2, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009e88:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 8009e8a:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8009e8c:	e841 2300 	strex	r3, r2, [r1]
 8009e90:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 8009e92:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8009e94:	2b00      	cmp	r3, #0
 8009e96:	d1e4      	bne.n	8009e62 <UART_RxISR_16BIT_FIFOEN+0x1f6>
          }
        }

        /* Check current reception Mode :
           If Reception till IDLE event has been selected : */
        if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8009e98:	687b      	ldr	r3, [r7, #4]
 8009e9a:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8009e9c:	2b01      	cmp	r3, #1
 8009e9e:	d130      	bne.n	8009f02 <UART_RxISR_16BIT_FIFOEN+0x296>
        {
          /* Set reception type to Standard */
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8009ea0:	687b      	ldr	r3, [r7, #4]
 8009ea2:	2200      	movs	r2, #0
 8009ea4:	66da      	str	r2, [r3, #108]	@ 0x6c

          /* Disable IDLE interrupt */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8009ea6:	687b      	ldr	r3, [r7, #4]
 8009ea8:	681b      	ldr	r3, [r3, #0]
 8009eaa:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009eac:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009eae:	e853 3f00 	ldrex	r3, [r3]
 8009eb2:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8009eb4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8009eb6:	f023 0310 	bic.w	r3, r3, #16
 8009eba:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 8009ebe:	687b      	ldr	r3, [r7, #4]
 8009ec0:	681b      	ldr	r3, [r3, #0]
 8009ec2:	461a      	mov	r2, r3
 8009ec4:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 8009ec8:	647b      	str	r3, [r7, #68]	@ 0x44
 8009eca:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009ecc:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8009ece:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8009ed0:	e841 2300 	strex	r3, r2, [r1]
 8009ed4:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8009ed6:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8009ed8:	2b00      	cmp	r3, #0
 8009eda:	d1e4      	bne.n	8009ea6 <UART_RxISR_16BIT_FIFOEN+0x23a>

          if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 8009edc:	687b      	ldr	r3, [r7, #4]
 8009ede:	681b      	ldr	r3, [r3, #0]
 8009ee0:	69db      	ldr	r3, [r3, #28]
 8009ee2:	f003 0310 	and.w	r3, r3, #16
 8009ee6:	2b10      	cmp	r3, #16
 8009ee8:	d103      	bne.n	8009ef2 <UART_RxISR_16BIT_FIFOEN+0x286>
          {
            /* Clear IDLE Flag */
            __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8009eea:	687b      	ldr	r3, [r7, #4]
 8009eec:	681b      	ldr	r3, [r3, #0]
 8009eee:	2210      	movs	r2, #16
 8009ef0:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered Rx Event callback*/
          huart->RxEventCallback(huart, huart->RxXferSize);
#else
          /*Call legacy weak Rx Event callback*/
          HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8009ef2:	687b      	ldr	r3, [r7, #4]
 8009ef4:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 8009ef8:	4619      	mov	r1, r3
 8009efa:	6878      	ldr	r0, [r7, #4]
 8009efc:	f7fe fc6e 	bl	80087dc <HAL_UARTEx_RxEventCallback>
 8009f00:	e002      	b.n	8009f08 <UART_RxISR_16BIT_FIFOEN+0x29c>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered Rx complete callback*/
          huart->RxCpltCallback(huart);
#else
          /*Call legacy weak Rx complete callback*/
          HAL_UART_RxCpltCallback(huart);
 8009f02:	6878      	ldr	r0, [r7, #4]
 8009f04:	f7f8 ff78 	bl	8002df8 <HAL_UART_RxCpltCallback>
    while ((nb_rx_data > 0U) && ((isrflags & USART_ISR_RXNE_RXFNE) != 0U))
 8009f08:	f8b7 30a6 	ldrh.w	r3, [r7, #166]	@ 0xa6
 8009f0c:	2b00      	cmp	r3, #0
 8009f0e:	d006      	beq.n	8009f1e <UART_RxISR_16BIT_FIFOEN+0x2b2>
 8009f10:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 8009f14:	f003 0320 	and.w	r3, r3, #32
 8009f18:	2b00      	cmp	r3, #0
 8009f1a:	f47f aecb 	bne.w	8009cb4 <UART_RxISR_16BIT_FIFOEN+0x48>

    /* When remaining number of bytes to receive is less than the RX FIFO
    threshold, next incoming frames are processed as if FIFO mode was
    disabled (i.e. one interrupt per received frame).
    */
    rxdatacount = huart->RxXferCount;
 8009f1e:	687b      	ldr	r3, [r7, #4]
 8009f20:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8009f24:	f8a7 308e 	strh.w	r3, [r7, #142]	@ 0x8e
    if ((rxdatacount != 0U) && (rxdatacount < huart->NbRxDataToProcess))
 8009f28:	f8b7 308e 	ldrh.w	r3, [r7, #142]	@ 0x8e
 8009f2c:	2b00      	cmp	r3, #0
 8009f2e:	d049      	beq.n	8009fc4 <UART_RxISR_16BIT_FIFOEN+0x358>
 8009f30:	687b      	ldr	r3, [r7, #4]
 8009f32:	f8b3 3068 	ldrh.w	r3, [r3, #104]	@ 0x68
 8009f36:	f8b7 208e 	ldrh.w	r2, [r7, #142]	@ 0x8e
 8009f3a:	429a      	cmp	r2, r3
 8009f3c:	d242      	bcs.n	8009fc4 <UART_RxISR_16BIT_FIFOEN+0x358>
    {
      /* Disable the UART RXFT interrupt*/
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_RXFTIE);
 8009f3e:	687b      	ldr	r3, [r7, #4]
 8009f40:	681b      	ldr	r3, [r3, #0]
 8009f42:	3308      	adds	r3, #8
 8009f44:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009f46:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009f48:	e853 3f00 	ldrex	r3, [r3]
 8009f4c:	623b      	str	r3, [r7, #32]
   return(result);
 8009f4e:	6a3b      	ldr	r3, [r7, #32]
 8009f50:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8009f54:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 8009f58:	687b      	ldr	r3, [r7, #4]
 8009f5a:	681b      	ldr	r3, [r3, #0]
 8009f5c:	3308      	adds	r3, #8
 8009f5e:	f8d7 2088 	ldr.w	r2, [r7, #136]	@ 0x88
 8009f62:	633a      	str	r2, [r7, #48]	@ 0x30
 8009f64:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009f66:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8009f68:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8009f6a:	e841 2300 	strex	r3, r2, [r1]
 8009f6e:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8009f70:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009f72:	2b00      	cmp	r3, #0
 8009f74:	d1e3      	bne.n	8009f3e <UART_RxISR_16BIT_FIFOEN+0x2d2>

      /* Update the RxISR function pointer */
      huart->RxISR = UART_RxISR_16BIT;
 8009f76:	687b      	ldr	r3, [r7, #4]
 8009f78:	4a15      	ldr	r2, [pc, #84]	@ (8009fd0 <UART_RxISR_16BIT_FIFOEN+0x364>)
 8009f7a:	675a      	str	r2, [r3, #116]	@ 0x74

      /* Enable the UART Data Register Not Empty interrupt */
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE_RXFNEIE);
 8009f7c:	687b      	ldr	r3, [r7, #4]
 8009f7e:	681b      	ldr	r3, [r3, #0]
 8009f80:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009f82:	693b      	ldr	r3, [r7, #16]
 8009f84:	e853 3f00 	ldrex	r3, [r3]
 8009f88:	60fb      	str	r3, [r7, #12]
   return(result);
 8009f8a:	68fb      	ldr	r3, [r7, #12]
 8009f8c:	f043 0320 	orr.w	r3, r3, #32
 8009f90:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 8009f94:	687b      	ldr	r3, [r7, #4]
 8009f96:	681b      	ldr	r3, [r3, #0]
 8009f98:	461a      	mov	r2, r3
 8009f9a:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8009f9e:	61fb      	str	r3, [r7, #28]
 8009fa0:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009fa2:	69b9      	ldr	r1, [r7, #24]
 8009fa4:	69fa      	ldr	r2, [r7, #28]
 8009fa6:	e841 2300 	strex	r3, r2, [r1]
 8009faa:	617b      	str	r3, [r7, #20]
   return(result);
 8009fac:	697b      	ldr	r3, [r7, #20]
 8009fae:	2b00      	cmp	r3, #0
 8009fb0:	d1e4      	bne.n	8009f7c <UART_RxISR_16BIT_FIFOEN+0x310>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 8009fb2:	e007      	b.n	8009fc4 <UART_RxISR_16BIT_FIFOEN+0x358>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 8009fb4:	687b      	ldr	r3, [r7, #4]
 8009fb6:	681b      	ldr	r3, [r3, #0]
 8009fb8:	699a      	ldr	r2, [r3, #24]
 8009fba:	687b      	ldr	r3, [r7, #4]
 8009fbc:	681b      	ldr	r3, [r3, #0]
 8009fbe:	f042 0208 	orr.w	r2, r2, #8
 8009fc2:	619a      	str	r2, [r3, #24]
}
 8009fc4:	bf00      	nop
 8009fc6:	37b8      	adds	r7, #184	@ 0xb8
 8009fc8:	46bd      	mov	sp, r7
 8009fca:	bd80      	pop	{r7, pc}
 8009fcc:	40008000 	.word	0x40008000
 8009fd0:	08009755 	.word	0x08009755

08009fd4 <HAL_UARTEx_WakeupCallback>:
  * @brief UART wakeup from Stop mode callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_WakeupCallback(UART_HandleTypeDef *huart)
{
 8009fd4:	b480      	push	{r7}
 8009fd6:	b083      	sub	sp, #12
 8009fd8:	af00      	add	r7, sp, #0
 8009fda:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_WakeupCallback can be implemented in the user file.
   */
}
 8009fdc:	bf00      	nop
 8009fde:	370c      	adds	r7, #12
 8009fe0:	46bd      	mov	sp, r7
 8009fe2:	bc80      	pop	{r7}
 8009fe4:	4770      	bx	lr

08009fe6 <HAL_UARTEx_RxFifoFullCallback>:
  * @brief  UART RX Fifo full callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_RxFifoFullCallback(UART_HandleTypeDef *huart)
{
 8009fe6:	b480      	push	{r7}
 8009fe8:	b083      	sub	sp, #12
 8009fea:	af00      	add	r7, sp, #0
 8009fec:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxFifoFullCallback can be implemented in the user file.
   */
}
 8009fee:	bf00      	nop
 8009ff0:	370c      	adds	r7, #12
 8009ff2:	46bd      	mov	sp, r7
 8009ff4:	bc80      	pop	{r7}
 8009ff6:	4770      	bx	lr

08009ff8 <HAL_UARTEx_TxFifoEmptyCallback>:
  * @brief  UART TX Fifo empty callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_TxFifoEmptyCallback(UART_HandleTypeDef *huart)
{
 8009ff8:	b480      	push	{r7}
 8009ffa:	b083      	sub	sp, #12
 8009ffc:	af00      	add	r7, sp, #0
 8009ffe:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_TxFifoEmptyCallback can be implemented in the user file.
   */
}
 800a000:	bf00      	nop
 800a002:	370c      	adds	r7, #12
 800a004:	46bd      	mov	sp, r7
 800a006:	bc80      	pop	{r7}
 800a008:	4770      	bx	lr

0800a00a <HAL_UARTEx_StopModeWakeUpSourceConfig>:
  *          @arg @ref UART_WAKEUP_ON_STARTBIT
  *          @arg @ref UART_WAKEUP_ON_READDATA_NONEMPTY
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_StopModeWakeUpSourceConfig(UART_HandleTypeDef *huart, UART_WakeUpTypeDef WakeUpSelection)
{
 800a00a:	b580      	push	{r7, lr}
 800a00c:	b088      	sub	sp, #32
 800a00e:	af02      	add	r7, sp, #8
 800a010:	60f8      	str	r0, [r7, #12]
 800a012:	1d3b      	adds	r3, r7, #4
 800a014:	e883 0006 	stmia.w	r3, {r1, r2}
  HAL_StatusTypeDef status = HAL_OK;
 800a018:	2300      	movs	r3, #0
 800a01a:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_UART_WAKEUP_FROMSTOP_INSTANCE(huart->Instance));
  /* check the wake-up selection parameter */
  assert_param(IS_UART_WAKEUP_SELECTION(WakeUpSelection.WakeUpEvent));

  /* Process Locked */
  __HAL_LOCK(huart);
 800a01c:	68fb      	ldr	r3, [r7, #12]
 800a01e:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 800a022:	2b01      	cmp	r3, #1
 800a024:	d101      	bne.n	800a02a <HAL_UARTEx_StopModeWakeUpSourceConfig+0x20>
 800a026:	2302      	movs	r3, #2
 800a028:	e046      	b.n	800a0b8 <HAL_UARTEx_StopModeWakeUpSourceConfig+0xae>
 800a02a:	68fb      	ldr	r3, [r7, #12]
 800a02c:	2201      	movs	r2, #1
 800a02e:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 800a032:	68fb      	ldr	r3, [r7, #12]
 800a034:	2224      	movs	r2, #36	@ 0x24
 800a036:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Disable the Peripheral */
  __HAL_UART_DISABLE(huart);
 800a03a:	68fb      	ldr	r3, [r7, #12]
 800a03c:	681b      	ldr	r3, [r3, #0]
 800a03e:	681a      	ldr	r2, [r3, #0]
 800a040:	68fb      	ldr	r3, [r7, #12]
 800a042:	681b      	ldr	r3, [r3, #0]
 800a044:	f022 0201 	bic.w	r2, r2, #1
 800a048:	601a      	str	r2, [r3, #0]

  /* Set the wake-up selection scheme */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_WUS, WakeUpSelection.WakeUpEvent);
 800a04a:	68fb      	ldr	r3, [r7, #12]
 800a04c:	681b      	ldr	r3, [r3, #0]
 800a04e:	689b      	ldr	r3, [r3, #8]
 800a050:	f423 1140 	bic.w	r1, r3, #3145728	@ 0x300000
 800a054:	687a      	ldr	r2, [r7, #4]
 800a056:	68fb      	ldr	r3, [r7, #12]
 800a058:	681b      	ldr	r3, [r3, #0]
 800a05a:	430a      	orrs	r2, r1
 800a05c:	609a      	str	r2, [r3, #8]

  if (WakeUpSelection.WakeUpEvent == UART_WAKEUP_ON_ADDRESS)
 800a05e:	687b      	ldr	r3, [r7, #4]
 800a060:	2b00      	cmp	r3, #0
 800a062:	d105      	bne.n	800a070 <HAL_UARTEx_StopModeWakeUpSourceConfig+0x66>
  {
    UARTEx_Wakeup_AddressConfig(huart, WakeUpSelection);
 800a064:	1d3b      	adds	r3, r7, #4
 800a066:	e893 0006 	ldmia.w	r3, {r1, r2}
 800a06a:	68f8      	ldr	r0, [r7, #12]
 800a06c:	f000 f911 	bl	800a292 <UARTEx_Wakeup_AddressConfig>
  }

  /* Enable the Peripheral */
  __HAL_UART_ENABLE(huart);
 800a070:	68fb      	ldr	r3, [r7, #12]
 800a072:	681b      	ldr	r3, [r3, #0]
 800a074:	681a      	ldr	r2, [r3, #0]
 800a076:	68fb      	ldr	r3, [r7, #12]
 800a078:	681b      	ldr	r3, [r3, #0]
 800a07a:	f042 0201 	orr.w	r2, r2, #1
 800a07e:	601a      	str	r2, [r3, #0]

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 800a080:	f7f8 f928 	bl	80022d4 <HAL_GetTick>
 800a084:	6138      	str	r0, [r7, #16]

  /* Wait until REACK flag is set */
  if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800a086:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 800a08a:	9300      	str	r3, [sp, #0]
 800a08c:	693b      	ldr	r3, [r7, #16]
 800a08e:	2200      	movs	r2, #0
 800a090:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 800a094:	68f8      	ldr	r0, [r7, #12]
 800a096:	f7fe ff10 	bl	8008eba <UART_WaitOnFlagUntilTimeout>
 800a09a:	4603      	mov	r3, r0
 800a09c:	2b00      	cmp	r3, #0
 800a09e:	d002      	beq.n	800a0a6 <HAL_UARTEx_StopModeWakeUpSourceConfig+0x9c>
  {
    status = HAL_TIMEOUT;
 800a0a0:	2303      	movs	r3, #3
 800a0a2:	75fb      	strb	r3, [r7, #23]
 800a0a4:	e003      	b.n	800a0ae <HAL_UARTEx_StopModeWakeUpSourceConfig+0xa4>
  }
  else
  {
    /* Initialize the UART State */
    huart->gState = HAL_UART_STATE_READY;
 800a0a6:	68fb      	ldr	r3, [r7, #12]
 800a0a8:	2220      	movs	r2, #32
 800a0aa:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
  }

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800a0ae:	68fb      	ldr	r3, [r7, #12]
 800a0b0:	2200      	movs	r2, #0
 800a0b2:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return status;
 800a0b6:	7dfb      	ldrb	r3, [r7, #23]
}
 800a0b8:	4618      	mov	r0, r3
 800a0ba:	3718      	adds	r7, #24
 800a0bc:	46bd      	mov	sp, r7
 800a0be:	bd80      	pop	{r7, pc}

0800a0c0 <HAL_UARTEx_EnableStopMode>:
  * @note The UART is able to wake up the MCU from Stop 1 mode as long as UART clock is HSI or LSE.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_EnableStopMode(UART_HandleTypeDef *huart)
{
 800a0c0:	b480      	push	{r7}
 800a0c2:	b089      	sub	sp, #36	@ 0x24
 800a0c4:	af00      	add	r7, sp, #0
 800a0c6:	6078      	str	r0, [r7, #4]
  /* Process Locked */
  __HAL_LOCK(huart);
 800a0c8:	687b      	ldr	r3, [r7, #4]
 800a0ca:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 800a0ce:	2b01      	cmp	r3, #1
 800a0d0:	d101      	bne.n	800a0d6 <HAL_UARTEx_EnableStopMode+0x16>
 800a0d2:	2302      	movs	r3, #2
 800a0d4:	e021      	b.n	800a11a <HAL_UARTEx_EnableStopMode+0x5a>
 800a0d6:	687b      	ldr	r3, [r7, #4]
 800a0d8:	2201      	movs	r2, #1
 800a0da:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  /* Set UESM bit */
  ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_UESM);
 800a0de:	687b      	ldr	r3, [r7, #4]
 800a0e0:	681b      	ldr	r3, [r3, #0]
 800a0e2:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a0e4:	68fb      	ldr	r3, [r7, #12]
 800a0e6:	e853 3f00 	ldrex	r3, [r3]
 800a0ea:	60bb      	str	r3, [r7, #8]
   return(result);
 800a0ec:	68bb      	ldr	r3, [r7, #8]
 800a0ee:	f043 0302 	orr.w	r3, r3, #2
 800a0f2:	61fb      	str	r3, [r7, #28]
 800a0f4:	687b      	ldr	r3, [r7, #4]
 800a0f6:	681b      	ldr	r3, [r3, #0]
 800a0f8:	461a      	mov	r2, r3
 800a0fa:	69fb      	ldr	r3, [r7, #28]
 800a0fc:	61bb      	str	r3, [r7, #24]
 800a0fe:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a100:	6979      	ldr	r1, [r7, #20]
 800a102:	69ba      	ldr	r2, [r7, #24]
 800a104:	e841 2300 	strex	r3, r2, [r1]
 800a108:	613b      	str	r3, [r7, #16]
   return(result);
 800a10a:	693b      	ldr	r3, [r7, #16]
 800a10c:	2b00      	cmp	r3, #0
 800a10e:	d1e6      	bne.n	800a0de <HAL_UARTEx_EnableStopMode+0x1e>

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800a110:	687b      	ldr	r3, [r7, #4]
 800a112:	2200      	movs	r2, #0
 800a114:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 800a118:	2300      	movs	r3, #0
}
 800a11a:	4618      	mov	r0, r3
 800a11c:	3724      	adds	r7, #36	@ 0x24
 800a11e:	46bd      	mov	sp, r7
 800a120:	bc80      	pop	{r7}
 800a122:	4770      	bx	lr

0800a124 <HAL_UARTEx_EnableFifoMode>:
  * @brief  Enable the FIFO mode.
  * @param huart      UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_EnableFifoMode(UART_HandleTypeDef *huart)
{
 800a124:	b580      	push	{r7, lr}
 800a126:	b084      	sub	sp, #16
 800a128:	af00      	add	r7, sp, #0
 800a12a:	6078      	str	r0, [r7, #4]

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
 800a12c:	687b      	ldr	r3, [r7, #4]
 800a12e:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 800a132:	2b01      	cmp	r3, #1
 800a134:	d101      	bne.n	800a13a <HAL_UARTEx_EnableFifoMode+0x16>
 800a136:	2302      	movs	r3, #2
 800a138:	e02b      	b.n	800a192 <HAL_UARTEx_EnableFifoMode+0x6e>
 800a13a:	687b      	ldr	r3, [r7, #4]
 800a13c:	2201      	movs	r2, #1
 800a13e:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 800a142:	687b      	ldr	r3, [r7, #4]
 800a144:	2224      	movs	r2, #36	@ 0x24
 800a146:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800a14a:	687b      	ldr	r3, [r7, #4]
 800a14c:	681b      	ldr	r3, [r3, #0]
 800a14e:	681b      	ldr	r3, [r3, #0]
 800a150:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 800a152:	687b      	ldr	r3, [r7, #4]
 800a154:	681b      	ldr	r3, [r3, #0]
 800a156:	681a      	ldr	r2, [r3, #0]
 800a158:	687b      	ldr	r3, [r7, #4]
 800a15a:	681b      	ldr	r3, [r3, #0]
 800a15c:	f022 0201 	bic.w	r2, r2, #1
 800a160:	601a      	str	r2, [r3, #0]

  /* Enable FIFO mode */
  SET_BIT(tmpcr1, USART_CR1_FIFOEN);
 800a162:	68fb      	ldr	r3, [r7, #12]
 800a164:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 800a168:	60fb      	str	r3, [r7, #12]
  huart->FifoMode = UART_FIFOMODE_ENABLE;
 800a16a:	687b      	ldr	r3, [r7, #4]
 800a16c:	f04f 5200 	mov.w	r2, #536870912	@ 0x20000000
 800a170:	665a      	str	r2, [r3, #100]	@ 0x64

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800a172:	687b      	ldr	r3, [r7, #4]
 800a174:	681b      	ldr	r3, [r3, #0]
 800a176:	68fa      	ldr	r2, [r7, #12]
 800a178:	601a      	str	r2, [r3, #0]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 800a17a:	6878      	ldr	r0, [r7, #4]
 800a17c:	f000 f8ac 	bl	800a2d8 <UARTEx_SetNbDataToProcess>

  huart->gState = HAL_UART_STATE_READY;
 800a180:	687b      	ldr	r3, [r7, #4]
 800a182:	2220      	movs	r2, #32
 800a184:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800a188:	687b      	ldr	r3, [r7, #4]
 800a18a:	2200      	movs	r2, #0
 800a18c:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 800a190:	2300      	movs	r3, #0
}
 800a192:	4618      	mov	r0, r3
 800a194:	3710      	adds	r7, #16
 800a196:	46bd      	mov	sp, r7
 800a198:	bd80      	pop	{r7, pc}

0800a19a <HAL_UARTEx_SetTxFifoThreshold>:
  *            @arg @ref UART_TXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_TXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetTxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 800a19a:	b580      	push	{r7, lr}
 800a19c:	b084      	sub	sp, #16
 800a19e:	af00      	add	r7, sp, #0
 800a1a0:	6078      	str	r0, [r7, #4]
 800a1a2:	6039      	str	r1, [r7, #0]
  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_TXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 800a1a4:	687b      	ldr	r3, [r7, #4]
 800a1a6:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 800a1aa:	2b01      	cmp	r3, #1
 800a1ac:	d101      	bne.n	800a1b2 <HAL_UARTEx_SetTxFifoThreshold+0x18>
 800a1ae:	2302      	movs	r3, #2
 800a1b0:	e02d      	b.n	800a20e <HAL_UARTEx_SetTxFifoThreshold+0x74>
 800a1b2:	687b      	ldr	r3, [r7, #4]
 800a1b4:	2201      	movs	r2, #1
 800a1b6:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 800a1ba:	687b      	ldr	r3, [r7, #4]
 800a1bc:	2224      	movs	r2, #36	@ 0x24
 800a1be:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800a1c2:	687b      	ldr	r3, [r7, #4]
 800a1c4:	681b      	ldr	r3, [r3, #0]
 800a1c6:	681b      	ldr	r3, [r3, #0]
 800a1c8:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 800a1ca:	687b      	ldr	r3, [r7, #4]
 800a1cc:	681b      	ldr	r3, [r3, #0]
 800a1ce:	681a      	ldr	r2, [r3, #0]
 800a1d0:	687b      	ldr	r3, [r7, #4]
 800a1d2:	681b      	ldr	r3, [r3, #0]
 800a1d4:	f022 0201 	bic.w	r2, r2, #1
 800a1d8:	601a      	str	r2, [r3, #0]

  /* Update TX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 800a1da:	687b      	ldr	r3, [r7, #4]
 800a1dc:	681b      	ldr	r3, [r3, #0]
 800a1de:	689b      	ldr	r3, [r3, #8]
 800a1e0:	f023 4160 	bic.w	r1, r3, #3758096384	@ 0xe0000000
 800a1e4:	687b      	ldr	r3, [r7, #4]
 800a1e6:	681b      	ldr	r3, [r3, #0]
 800a1e8:	683a      	ldr	r2, [r7, #0]
 800a1ea:	430a      	orrs	r2, r1
 800a1ec:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 800a1ee:	6878      	ldr	r0, [r7, #4]
 800a1f0:	f000 f872 	bl	800a2d8 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800a1f4:	687b      	ldr	r3, [r7, #4]
 800a1f6:	681b      	ldr	r3, [r3, #0]
 800a1f8:	68fa      	ldr	r2, [r7, #12]
 800a1fa:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 800a1fc:	687b      	ldr	r3, [r7, #4]
 800a1fe:	2220      	movs	r2, #32
 800a200:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800a204:	687b      	ldr	r3, [r7, #4]
 800a206:	2200      	movs	r2, #0
 800a208:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 800a20c:	2300      	movs	r3, #0
}
 800a20e:	4618      	mov	r0, r3
 800a210:	3710      	adds	r7, #16
 800a212:	46bd      	mov	sp, r7
 800a214:	bd80      	pop	{r7, pc}

0800a216 <HAL_UARTEx_SetRxFifoThreshold>:
  *            @arg @ref UART_RXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_RXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetRxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 800a216:	b580      	push	{r7, lr}
 800a218:	b084      	sub	sp, #16
 800a21a:	af00      	add	r7, sp, #0
 800a21c:	6078      	str	r0, [r7, #4]
 800a21e:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_RXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 800a220:	687b      	ldr	r3, [r7, #4]
 800a222:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 800a226:	2b01      	cmp	r3, #1
 800a228:	d101      	bne.n	800a22e <HAL_UARTEx_SetRxFifoThreshold+0x18>
 800a22a:	2302      	movs	r3, #2
 800a22c:	e02d      	b.n	800a28a <HAL_UARTEx_SetRxFifoThreshold+0x74>
 800a22e:	687b      	ldr	r3, [r7, #4]
 800a230:	2201      	movs	r2, #1
 800a232:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 800a236:	687b      	ldr	r3, [r7, #4]
 800a238:	2224      	movs	r2, #36	@ 0x24
 800a23a:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800a23e:	687b      	ldr	r3, [r7, #4]
 800a240:	681b      	ldr	r3, [r3, #0]
 800a242:	681b      	ldr	r3, [r3, #0]
 800a244:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 800a246:	687b      	ldr	r3, [r7, #4]
 800a248:	681b      	ldr	r3, [r3, #0]
 800a24a:	681a      	ldr	r2, [r3, #0]
 800a24c:	687b      	ldr	r3, [r7, #4]
 800a24e:	681b      	ldr	r3, [r3, #0]
 800a250:	f022 0201 	bic.w	r2, r2, #1
 800a254:	601a      	str	r2, [r3, #0]

  /* Update RX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 800a256:	687b      	ldr	r3, [r7, #4]
 800a258:	681b      	ldr	r3, [r3, #0]
 800a25a:	689b      	ldr	r3, [r3, #8]
 800a25c:	f023 6160 	bic.w	r1, r3, #234881024	@ 0xe000000
 800a260:	687b      	ldr	r3, [r7, #4]
 800a262:	681b      	ldr	r3, [r3, #0]
 800a264:	683a      	ldr	r2, [r7, #0]
 800a266:	430a      	orrs	r2, r1
 800a268:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 800a26a:	6878      	ldr	r0, [r7, #4]
 800a26c:	f000 f834 	bl	800a2d8 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800a270:	687b      	ldr	r3, [r7, #4]
 800a272:	681b      	ldr	r3, [r3, #0]
 800a274:	68fa      	ldr	r2, [r7, #12]
 800a276:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 800a278:	687b      	ldr	r3, [r7, #4]
 800a27a:	2220      	movs	r2, #32
 800a27c:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800a280:	687b      	ldr	r3, [r7, #4]
 800a282:	2200      	movs	r2, #0
 800a284:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 800a288:	2300      	movs	r3, #0
}
 800a28a:	4618      	mov	r0, r3
 800a28c:	3710      	adds	r7, #16
 800a28e:	46bd      	mov	sp, r7
 800a290:	bd80      	pop	{r7, pc}

0800a292 <UARTEx_Wakeup_AddressConfig>:
  * @param huart           UART handle.
  * @param WakeUpSelection UART wake up from stop mode parameters.
  * @retval None
  */
static void UARTEx_Wakeup_AddressConfig(UART_HandleTypeDef *huart, UART_WakeUpTypeDef WakeUpSelection)
{
 800a292:	b480      	push	{r7}
 800a294:	b085      	sub	sp, #20
 800a296:	af00      	add	r7, sp, #0
 800a298:	60f8      	str	r0, [r7, #12]
 800a29a:	1d3b      	adds	r3, r7, #4
 800a29c:	e883 0006 	stmia.w	r3, {r1, r2}
  assert_param(IS_UART_ADDRESSLENGTH_DETECT(WakeUpSelection.AddressLength));

  /* Set the USART address length */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_ADDM7, WakeUpSelection.AddressLength);
 800a2a0:	68fb      	ldr	r3, [r7, #12]
 800a2a2:	681b      	ldr	r3, [r3, #0]
 800a2a4:	685b      	ldr	r3, [r3, #4]
 800a2a6:	f023 0210 	bic.w	r2, r3, #16
 800a2aa:	893b      	ldrh	r3, [r7, #8]
 800a2ac:	4619      	mov	r1, r3
 800a2ae:	68fb      	ldr	r3, [r7, #12]
 800a2b0:	681b      	ldr	r3, [r3, #0]
 800a2b2:	430a      	orrs	r2, r1
 800a2b4:	605a      	str	r2, [r3, #4]

  /* Set the USART address node */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_ADD, ((uint32_t)WakeUpSelection.Address << UART_CR2_ADDRESS_LSB_POS));
 800a2b6:	68fb      	ldr	r3, [r7, #12]
 800a2b8:	681b      	ldr	r3, [r3, #0]
 800a2ba:	685b      	ldr	r3, [r3, #4]
 800a2bc:	f023 417f 	bic.w	r1, r3, #4278190080	@ 0xff000000
 800a2c0:	7abb      	ldrb	r3, [r7, #10]
 800a2c2:	061a      	lsls	r2, r3, #24
 800a2c4:	68fb      	ldr	r3, [r7, #12]
 800a2c6:	681b      	ldr	r3, [r3, #0]
 800a2c8:	430a      	orrs	r2, r1
 800a2ca:	605a      	str	r2, [r3, #4]
}
 800a2cc:	bf00      	nop
 800a2ce:	3714      	adds	r7, #20
 800a2d0:	46bd      	mov	sp, r7
 800a2d2:	bc80      	pop	{r7}
 800a2d4:	4770      	bx	lr
	...

0800a2d8 <UARTEx_SetNbDataToProcess>:
  *       the UART configuration registers.
  * @param huart UART handle.
  * @retval None
  */
static void UARTEx_SetNbDataToProcess(UART_HandleTypeDef *huart)
{
 800a2d8:	b480      	push	{r7}
 800a2da:	b085      	sub	sp, #20
 800a2dc:	af00      	add	r7, sp, #0
 800a2de:	6078      	str	r0, [r7, #4]
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  static const uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
  static const uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 800a2e0:	687b      	ldr	r3, [r7, #4]
 800a2e2:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800a2e4:	2b00      	cmp	r3, #0
 800a2e6:	d108      	bne.n	800a2fa <UARTEx_SetNbDataToProcess+0x22>
  {
    huart->NbTxDataToProcess = 1U;
 800a2e8:	687b      	ldr	r3, [r7, #4]
 800a2ea:	2201      	movs	r2, #1
 800a2ec:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = 1U;
 800a2f0:	687b      	ldr	r3, [r7, #4]
 800a2f2:	2201      	movs	r2, #1
 800a2f4:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
                               (uint16_t)denominator[tx_fifo_threshold];
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
                               (uint16_t)denominator[rx_fifo_threshold];
  }
}
 800a2f8:	e031      	b.n	800a35e <UARTEx_SetNbDataToProcess+0x86>
    rx_fifo_depth = RX_FIFO_DEPTH;
 800a2fa:	2308      	movs	r3, #8
 800a2fc:	73fb      	strb	r3, [r7, #15]
    tx_fifo_depth = TX_FIFO_DEPTH;
 800a2fe:	2308      	movs	r3, #8
 800a300:	73bb      	strb	r3, [r7, #14]
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 800a302:	687b      	ldr	r3, [r7, #4]
 800a304:	681b      	ldr	r3, [r3, #0]
 800a306:	689b      	ldr	r3, [r3, #8]
 800a308:	0e5b      	lsrs	r3, r3, #25
 800a30a:	b2db      	uxtb	r3, r3
 800a30c:	f003 0307 	and.w	r3, r3, #7
 800a310:	737b      	strb	r3, [r7, #13]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 800a312:	687b      	ldr	r3, [r7, #4]
 800a314:	681b      	ldr	r3, [r3, #0]
 800a316:	689b      	ldr	r3, [r3, #8]
 800a318:	0f5b      	lsrs	r3, r3, #29
 800a31a:	b2db      	uxtb	r3, r3
 800a31c:	f003 0307 	and.w	r3, r3, #7
 800a320:	733b      	strb	r3, [r7, #12]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 800a322:	7bbb      	ldrb	r3, [r7, #14]
 800a324:	7b3a      	ldrb	r2, [r7, #12]
 800a326:	4910      	ldr	r1, [pc, #64]	@ (800a368 <UARTEx_SetNbDataToProcess+0x90>)
 800a328:	5c8a      	ldrb	r2, [r1, r2]
 800a32a:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[tx_fifo_threshold];
 800a32e:	7b3a      	ldrb	r2, [r7, #12]
 800a330:	490e      	ldr	r1, [pc, #56]	@ (800a36c <UARTEx_SetNbDataToProcess+0x94>)
 800a332:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 800a334:	fb93 f3f2 	sdiv	r3, r3, r2
 800a338:	b29a      	uxth	r2, r3
 800a33a:	687b      	ldr	r3, [r7, #4]
 800a33c:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 800a340:	7bfb      	ldrb	r3, [r7, #15]
 800a342:	7b7a      	ldrb	r2, [r7, #13]
 800a344:	4908      	ldr	r1, [pc, #32]	@ (800a368 <UARTEx_SetNbDataToProcess+0x90>)
 800a346:	5c8a      	ldrb	r2, [r1, r2]
 800a348:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[rx_fifo_threshold];
 800a34c:	7b7a      	ldrb	r2, [r7, #13]
 800a34e:	4907      	ldr	r1, [pc, #28]	@ (800a36c <UARTEx_SetNbDataToProcess+0x94>)
 800a350:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 800a352:	fb93 f3f2 	sdiv	r3, r3, r2
 800a356:	b29a      	uxth	r2, r3
 800a358:	687b      	ldr	r3, [r7, #4]
 800a35a:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
}
 800a35e:	bf00      	nop
 800a360:	3714      	adds	r7, #20
 800a362:	46bd      	mov	sp, r7
 800a364:	bc80      	pop	{r7}
 800a366:	4770      	bx	lr
 800a368:	0801d140 	.word	0x0801d140
 800a36c:	0801d148 	.word	0x0801d148

0800a370 <MX_LoRaWAN_Init>:
/* USER CODE END PFP */

/* Exported functions --------------------------------------------------------*/

void MX_LoRaWAN_Init(void)
{
 800a370:	b580      	push	{r7, lr}
 800a372:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MX_LoRaWAN_Init_1 */

  /* USER CODE END MX_LoRaWAN_Init_1 */
  SystemApp_Init();
 800a374:	f7f7 fe4a 	bl	800200c <SystemApp_Init>
  /* USER CODE BEGIN MX_LoRaWAN_Init_2 */

  /* USER CODE END MX_LoRaWAN_Init_2 */
  LoRaWAN_Init();
 800a378:	f000 f820 	bl	800a3bc <LoRaWAN_Init>
  /* USER CODE BEGIN MX_LoRaWAN_Init_3 */

  /* USER CODE END MX_LoRaWAN_Init_3 */
}
 800a37c:	bf00      	nop
 800a37e:	bd80      	pop	{r7, pc}

0800a380 <MX_LoRaWAN_Process>:

void MX_LoRaWAN_Process(void)
{
 800a380:	b580      	push	{r7, lr}
 800a382:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MX_LoRaWAN_Process_1 */

  /* USER CODE END MX_LoRaWAN_Process_1 */
  UTIL_SEQ_Run(UTIL_SEQ_DEFAULT);
 800a384:	f04f 30ff 	mov.w	r0, #4294967295
 800a388:	f011 fa5c 	bl	801b844 <UTIL_SEQ_Run>
  /* USER CODE BEGIN MX_LoRaWAN_Process_2 */

  /* USER CODE END MX_LoRaWAN_Process_2 */
}
 800a38c:	bf00      	nop
 800a38e:	bd80      	pop	{r7, pc}

0800a390 <__NVIC_SystemReset>:
/**
  \brief   System Reset
  \details Initiates a system reset request to reset the MCU.
 */
__NO_RETURN __STATIC_INLINE void __NVIC_SystemReset(void)
{
 800a390:	b480      	push	{r7}
 800a392:	af00      	add	r7, sp, #0
  __ASM volatile ("dsb 0xF":::"memory");
 800a394:	f3bf 8f4f 	dsb	sy
}
 800a398:	bf00      	nop
  __DSB();                                                          /* Ensure all outstanding memory accesses included
                                                                       buffered write are completed before reset */
  SCB->AIRCR  = (uint32_t)((0x5FAUL << SCB_AIRCR_VECTKEY_Pos)    |
                           (SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) |
 800a39a:	4b06      	ldr	r3, [pc, #24]	@ (800a3b4 <__NVIC_SystemReset+0x24>)
 800a39c:	68db      	ldr	r3, [r3, #12]
 800a39e:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
  SCB->AIRCR  = (uint32_t)((0x5FAUL << SCB_AIRCR_VECTKEY_Pos)    |
 800a3a2:	4904      	ldr	r1, [pc, #16]	@ (800a3b4 <__NVIC_SystemReset+0x24>)
 800a3a4:	4b04      	ldr	r3, [pc, #16]	@ (800a3b8 <__NVIC_SystemReset+0x28>)
 800a3a6:	4313      	orrs	r3, r2
 800a3a8:	60cb      	str	r3, [r1, #12]
  __ASM volatile ("dsb 0xF":::"memory");
 800a3aa:	f3bf 8f4f 	dsb	sy
}
 800a3ae:	bf00      	nop
                            SCB_AIRCR_SYSRESETREQ_Msk    );         /* Keep priority group unchanged */
  __DSB();                                                          /* Ensure completion of memory access */

  for(;;)                                                           /* wait until reset */
  {
    __NOP();
 800a3b0:	bf00      	nop
 800a3b2:	e7fd      	b.n	800a3b0 <__NVIC_SystemReset+0x20>
 800a3b4:	e000ed00 	.word	0xe000ed00
 800a3b8:	05fa0004 	.word	0x05fa0004

0800a3bc <LoRaWAN_Init>:
/* USER CODE BEGIN EF */

/* USER CODE END EF */

void LoRaWAN_Init(void)
{
 800a3bc:	b580      	push	{r7, lr}
 800a3be:	b086      	sub	sp, #24
 800a3c0:	af04      	add	r7, sp, #16
  /* USER CODE BEGIN LoRaWAN_Init_LV */
  uint32_t feature_version = 0UL;
 800a3c2:	2300      	movs	r3, #0
 800a3c4:	607b      	str	r3, [r7, #4]
  /* USER CODE END LoRaWAN_Init_LV */

  /* USER CODE BEGIN LoRaWAN_Init_1 */

  /* Get LoRaWAN APP version*/
  APP_LOG(TS_OFF, VLEVEL_M, "APPLICATION_VERSION: V%X.%X.%X\r\n",
 800a3c6:	2301      	movs	r3, #1
 800a3c8:	9302      	str	r3, [sp, #8]
 800a3ca:	2303      	movs	r3, #3
 800a3cc:	9301      	str	r3, [sp, #4]
 800a3ce:	2301      	movs	r3, #1
 800a3d0:	9300      	str	r3, [sp, #0]
 800a3d2:	4b59      	ldr	r3, [pc, #356]	@ (800a538 <LoRaWAN_Init+0x17c>)
 800a3d4:	2200      	movs	r2, #0
 800a3d6:	2100      	movs	r1, #0
 800a3d8:	2002      	movs	r0, #2
 800a3da:	f011 fe7f 	bl	801c0dc <UTIL_ADV_TRACE_COND_FSend>
          (uint8_t)(APP_VERSION_MAIN),
          (uint8_t)(APP_VERSION_SUB1),
          (uint8_t)(APP_VERSION_SUB2));

  /* Get MW LoRaWAN info */
  APP_LOG(TS_OFF, VLEVEL_M, "MW_LORAWAN_VERSION:  V%X.%X.%X\r\n",
 800a3de:	2301      	movs	r3, #1
 800a3e0:	9302      	str	r3, [sp, #8]
 800a3e2:	2306      	movs	r3, #6
 800a3e4:	9301      	str	r3, [sp, #4]
 800a3e6:	2302      	movs	r3, #2
 800a3e8:	9300      	str	r3, [sp, #0]
 800a3ea:	4b54      	ldr	r3, [pc, #336]	@ (800a53c <LoRaWAN_Init+0x180>)
 800a3ec:	2200      	movs	r2, #0
 800a3ee:	2100      	movs	r1, #0
 800a3f0:	2002      	movs	r0, #2
 800a3f2:	f011 fe73 	bl	801c0dc <UTIL_ADV_TRACE_COND_FSend>
          (uint8_t)(LORAWAN_VERSION_MAIN),
          (uint8_t)(LORAWAN_VERSION_SUB1),
          (uint8_t)(LORAWAN_VERSION_SUB2));

  /* Get MW SubGhz_Phy info */
  APP_LOG(TS_OFF, VLEVEL_M, "MW_RADIO_VERSION:    V%X.%X.%X\r\n",
 800a3f6:	2301      	movs	r3, #1
 800a3f8:	9302      	str	r3, [sp, #8]
 800a3fa:	2303      	movs	r3, #3
 800a3fc:	9301      	str	r3, [sp, #4]
 800a3fe:	2301      	movs	r3, #1
 800a400:	9300      	str	r3, [sp, #0]
 800a402:	4b4f      	ldr	r3, [pc, #316]	@ (800a540 <LoRaWAN_Init+0x184>)
 800a404:	2200      	movs	r2, #0
 800a406:	2100      	movs	r1, #0
 800a408:	2002      	movs	r0, #2
 800a40a:	f011 fe67 	bl	801c0dc <UTIL_ADV_TRACE_COND_FSend>
          (uint8_t)(SUBGHZ_PHY_VERSION_MAIN),
          (uint8_t)(SUBGHZ_PHY_VERSION_SUB1),
          (uint8_t)(SUBGHZ_PHY_VERSION_SUB2));

  /* Get LoRaWAN Link Layer info */
  LmHandlerGetVersion(LORAMAC_HANDLER_L2_VERSION, &feature_version);
 800a40e:	1d3b      	adds	r3, r7, #4
 800a410:	4619      	mov	r1, r3
 800a412:	2000      	movs	r0, #0
 800a414:	f003 fa98 	bl	800d948 <LmHandlerGetVersion>
  APP_LOG(TS_OFF, VLEVEL_M, "L2_SPEC_VERSION:     V%X.%X.%X\r\n",
 800a418:	687b      	ldr	r3, [r7, #4]
 800a41a:	0e1b      	lsrs	r3, r3, #24
 800a41c:	b2db      	uxtb	r3, r3
 800a41e:	461a      	mov	r2, r3
 800a420:	687b      	ldr	r3, [r7, #4]
 800a422:	0c1b      	lsrs	r3, r3, #16
 800a424:	b2db      	uxtb	r3, r3
 800a426:	4619      	mov	r1, r3
 800a428:	687b      	ldr	r3, [r7, #4]
 800a42a:	0a1b      	lsrs	r3, r3, #8
 800a42c:	b2db      	uxtb	r3, r3
 800a42e:	9302      	str	r3, [sp, #8]
 800a430:	9101      	str	r1, [sp, #4]
 800a432:	9200      	str	r2, [sp, #0]
 800a434:	4b43      	ldr	r3, [pc, #268]	@ (800a544 <LoRaWAN_Init+0x188>)
 800a436:	2200      	movs	r2, #0
 800a438:	2100      	movs	r1, #0
 800a43a:	2002      	movs	r0, #2
 800a43c:	f011 fe4e 	bl	801c0dc <UTIL_ADV_TRACE_COND_FSend>
          (uint8_t)(feature_version >> 24),
          (uint8_t)(feature_version >> 16),
          (uint8_t)(feature_version >> 8));

  /* Get LoRaWAN Regional Parameters info */
  LmHandlerGetVersion(LORAMAC_HANDLER_REGION_VERSION, &feature_version);
 800a440:	1d3b      	adds	r3, r7, #4
 800a442:	4619      	mov	r1, r3
 800a444:	2001      	movs	r0, #1
 800a446:	f003 fa7f 	bl	800d948 <LmHandlerGetVersion>
  APP_LOG(TS_OFF, VLEVEL_M, "RP_SPEC_VERSION:     V%X-%X.%X.%X\r\n",
 800a44a:	687b      	ldr	r3, [r7, #4]
 800a44c:	0e1b      	lsrs	r3, r3, #24
 800a44e:	b2db      	uxtb	r3, r3
 800a450:	461a      	mov	r2, r3
 800a452:	687b      	ldr	r3, [r7, #4]
 800a454:	0c1b      	lsrs	r3, r3, #16
 800a456:	b2db      	uxtb	r3, r3
 800a458:	4619      	mov	r1, r3
 800a45a:	687b      	ldr	r3, [r7, #4]
 800a45c:	0a1b      	lsrs	r3, r3, #8
 800a45e:	b2db      	uxtb	r3, r3
 800a460:	6878      	ldr	r0, [r7, #4]
 800a462:	b2c0      	uxtb	r0, r0
 800a464:	9003      	str	r0, [sp, #12]
 800a466:	9302      	str	r3, [sp, #8]
 800a468:	9101      	str	r1, [sp, #4]
 800a46a:	9200      	str	r2, [sp, #0]
 800a46c:	4b36      	ldr	r3, [pc, #216]	@ (800a548 <LoRaWAN_Init+0x18c>)
 800a46e:	2200      	movs	r2, #0
 800a470:	2100      	movs	r1, #0
 800a472:	2002      	movs	r0, #2
 800a474:	f011 fe32 	bl	801c0dc <UTIL_ADV_TRACE_COND_FSend>
          (uint8_t)(feature_version >> 24),
          (uint8_t)(feature_version >> 16),
          (uint8_t)(feature_version >> 8),
          (uint8_t)(feature_version));

  UTIL_TIMER_Create(&TxLedTimer, LED_PERIOD_TIME, UTIL_TIMER_ONESHOT, OnTxTimerLedEvent, NULL);
 800a478:	2300      	movs	r3, #0
 800a47a:	9300      	str	r3, [sp, #0]
 800a47c:	4b33      	ldr	r3, [pc, #204]	@ (800a54c <LoRaWAN_Init+0x190>)
 800a47e:	2200      	movs	r2, #0
 800a480:	f44f 71fa 	mov.w	r1, #500	@ 0x1f4
 800a484:	4832      	ldr	r0, [pc, #200]	@ (800a550 <LoRaWAN_Init+0x194>)
 800a486:	f011 fb7b 	bl	801bb80 <UTIL_TIMER_Create>
  UTIL_TIMER_Create(&RxLedTimer, LED_PERIOD_TIME, UTIL_TIMER_ONESHOT, OnRxTimerLedEvent, NULL);
 800a48a:	2300      	movs	r3, #0
 800a48c:	9300      	str	r3, [sp, #0]
 800a48e:	4b31      	ldr	r3, [pc, #196]	@ (800a554 <LoRaWAN_Init+0x198>)
 800a490:	2200      	movs	r2, #0
 800a492:	f44f 71fa 	mov.w	r1, #500	@ 0x1f4
 800a496:	4830      	ldr	r0, [pc, #192]	@ (800a558 <LoRaWAN_Init+0x19c>)
 800a498:	f011 fb72 	bl	801bb80 <UTIL_TIMER_Create>
  UTIL_TIMER_Create(&JoinLedTimer, LED_PERIOD_TIME, UTIL_TIMER_PERIODIC, OnJoinTimerLedEvent, NULL);
 800a49c:	2300      	movs	r3, #0
 800a49e:	9300      	str	r3, [sp, #0]
 800a4a0:	4b2e      	ldr	r3, [pc, #184]	@ (800a55c <LoRaWAN_Init+0x1a0>)
 800a4a2:	2201      	movs	r2, #1
 800a4a4:	f44f 71fa 	mov.w	r1, #500	@ 0x1f4
 800a4a8:	482d      	ldr	r0, [pc, #180]	@ (800a560 <LoRaWAN_Init+0x1a4>)
 800a4aa:	f011 fb69 	bl	801bb80 <UTIL_TIMER_Create>

  /* USER CODE END LoRaWAN_Init_1 */

  UTIL_TIMER_Create(&StopJoinTimer, JOIN_TIME, UTIL_TIMER_ONESHOT, OnStopJoinTimerEvent, NULL);
 800a4ae:	2300      	movs	r3, #0
 800a4b0:	9300      	str	r3, [sp, #0]
 800a4b2:	4b2c      	ldr	r3, [pc, #176]	@ (800a564 <LoRaWAN_Init+0x1a8>)
 800a4b4:	2200      	movs	r2, #0
 800a4b6:	f44f 61fa 	mov.w	r1, #2000	@ 0x7d0
 800a4ba:	482b      	ldr	r0, [pc, #172]	@ (800a568 <LoRaWAN_Init+0x1ac>)
 800a4bc:	f011 fb60 	bl	801bb80 <UTIL_TIMER_Create>

  UTIL_SEQ_RegTask((1 << CFG_SEQ_Task_LmHandlerProcess), UTIL_SEQ_RFU, LmHandlerProcess);
 800a4c0:	4a2a      	ldr	r2, [pc, #168]	@ (800a56c <LoRaWAN_Init+0x1b0>)
 800a4c2:	2100      	movs	r1, #0
 800a4c4:	2001      	movs	r0, #1
 800a4c6:	f011 fab9 	bl	801ba3c <UTIL_SEQ_RegTask>

  UTIL_SEQ_RegTask((1 << CFG_SEQ_Task_LoRaSendOnTxTimerOrButtonEvent), UTIL_SEQ_RFU, SendTxData);
 800a4ca:	4a29      	ldr	r2, [pc, #164]	@ (800a570 <LoRaWAN_Init+0x1b4>)
 800a4cc:	2100      	movs	r1, #0
 800a4ce:	2002      	movs	r0, #2
 800a4d0:	f011 fab4 	bl	801ba3c <UTIL_SEQ_RegTask>
  UTIL_SEQ_RegTask((1 << CFG_SEQ_Task_LoRaStoreContextEvent), UTIL_SEQ_RFU, StoreContext);
 800a4d4:	4a27      	ldr	r2, [pc, #156]	@ (800a574 <LoRaWAN_Init+0x1b8>)
 800a4d6:	2100      	movs	r1, #0
 800a4d8:	2004      	movs	r0, #4
 800a4da:	f011 faaf 	bl	801ba3c <UTIL_SEQ_RegTask>
  UTIL_SEQ_RegTask((1 << CFG_SEQ_Task_LoRaStopJoinEvent), UTIL_SEQ_RFU, StopJoin);
 800a4de:	4a26      	ldr	r2, [pc, #152]	@ (800a578 <LoRaWAN_Init+0x1bc>)
 800a4e0:	2100      	movs	r1, #0
 800a4e2:	2008      	movs	r0, #8
 800a4e4:	f011 faaa 	bl	801ba3c <UTIL_SEQ_RegTask>

  /* Init Info table used by LmHandler*/
  LoraInfo_Init();
 800a4e8:	f000 fd7e 	bl	800afe8 <LoraInfo_Init>

  /* Init the Lora Stack*/
  LmHandlerInit(&LmHandlerCallbacks, APP_VERSION);
 800a4ec:	4923      	ldr	r1, [pc, #140]	@ (800a57c <LoRaWAN_Init+0x1c0>)
 800a4ee:	4824      	ldr	r0, [pc, #144]	@ (800a580 <LoRaWAN_Init+0x1c4>)
 800a4f0:	f002 fa90 	bl	800ca14 <LmHandlerInit>

  LmHandlerConfigure(&LmHandlerParams);
 800a4f4:	4823      	ldr	r0, [pc, #140]	@ (800a584 <LoRaWAN_Init+0x1c8>)
 800a4f6:	f002 fafb 	bl	800caf0 <LmHandlerConfigure>

  /* USER CODE BEGIN LoRaWAN_Init_2 */
  UTIL_TIMER_Start(&JoinLedTimer);
 800a4fa:	4819      	ldr	r0, [pc, #100]	@ (800a560 <LoRaWAN_Init+0x1a4>)
 800a4fc:	f011 fb76 	bl	801bbec <UTIL_TIMER_Start>

  /* USER CODE END LoRaWAN_Init_2 */

  LmHandlerJoin(ActivationType, ForceRejoin);
 800a500:	4b21      	ldr	r3, [pc, #132]	@ (800a588 <LoRaWAN_Init+0x1cc>)
 800a502:	781b      	ldrb	r3, [r3, #0]
 800a504:	4a21      	ldr	r2, [pc, #132]	@ (800a58c <LoRaWAN_Init+0x1d0>)
 800a506:	7812      	ldrb	r2, [r2, #0]
 800a508:	4611      	mov	r1, r2
 800a50a:	4618      	mov	r0, r3
 800a50c:	f002 fc54 	bl	800cdb8 <LmHandlerJoin>

  if (EventType == TX_ON_TIMER)
 800a510:	4b1f      	ldr	r3, [pc, #124]	@ (800a590 <LoRaWAN_Init+0x1d4>)
 800a512:	781b      	ldrb	r3, [r3, #0]
 800a514:	2b00      	cmp	r3, #0
 800a516:	d10b      	bne.n	800a530 <LoRaWAN_Init+0x174>
  {
    /* send every time timer elapses */
    UTIL_TIMER_Create(&TxTimer, TxPeriodicity, UTIL_TIMER_ONESHOT, OnTxTimerEvent, NULL);
 800a518:	4b1e      	ldr	r3, [pc, #120]	@ (800a594 <LoRaWAN_Init+0x1d8>)
 800a51a:	6819      	ldr	r1, [r3, #0]
 800a51c:	2300      	movs	r3, #0
 800a51e:	9300      	str	r3, [sp, #0]
 800a520:	4b1d      	ldr	r3, [pc, #116]	@ (800a598 <LoRaWAN_Init+0x1dc>)
 800a522:	2200      	movs	r2, #0
 800a524:	481d      	ldr	r0, [pc, #116]	@ (800a59c <LoRaWAN_Init+0x1e0>)
 800a526:	f011 fb2b 	bl	801bb80 <UTIL_TIMER_Create>
    UTIL_TIMER_Start(&TxTimer);
 800a52a:	481c      	ldr	r0, [pc, #112]	@ (800a59c <LoRaWAN_Init+0x1e0>)
 800a52c:	f011 fb5e 	bl	801bbec <UTIL_TIMER_Start>
  }

  /* USER CODE BEGIN LoRaWAN_Init_Last */

  /* USER CODE END LoRaWAN_Init_Last */
}
 800a530:	bf00      	nop
 800a532:	3708      	adds	r7, #8
 800a534:	46bd      	mov	sp, r7
 800a536:	bd80      	pop	{r7, pc}
 800a538:	0801c788 	.word	0x0801c788
 800a53c:	0801c7ac 	.word	0x0801c7ac
 800a540:	0801c7d0 	.word	0x0801c7d0
 800a544:	0801c7f4 	.word	0x0801c7f4
 800a548:	0801c818 	.word	0x0801c818
 800a54c:	0800aaa9 	.word	0x0800aaa9
 800a550:	200005a0 	.word	0x200005a0
 800a554:	0800aac7 	.word	0x0800aac7
 800a558:	200005b8 	.word	0x200005b8
 800a55c:	0800aad9 	.word	0x0800aad9
 800a560:	200005d0 	.word	0x200005d0
 800a564:	0800aec9 	.word	0x0800aec9
 800a568:	20000494 	.word	0x20000494
 800a56c:	0800cd4d 	.word	0x0800cd4d
 800a570:	0800a6fd 	.word	0x0800a6fd
 800a574:	0800af0d 	.word	0x0800af0d
 800a578:	0800ae2d 	.word	0x0800ae2d
 800a57c:	01030100 	.word	0x01030100
 800a580:	20000024 	.word	0x20000024
 800a584:	20000070 	.word	0x20000070
 800a588:	20000020 	.word	0x20000020
 800a58c:	20000021 	.word	0x20000021
 800a590:	20000478 	.word	0x20000478
 800a594:	20000088 	.word	0x20000088
 800a598:	0800aa85 	.word	0x0800aa85
 800a59c:	2000047c 	.word	0x2000047c

0800a5a0 <OnRxData>:
/* USER CODE BEGIN PrFD */

/* USER CODE END PrFD */

static void OnRxData(LmHandlerAppData_t *appData, LmHandlerRxParams_t *params)
{
 800a5a0:	b5b0      	push	{r4, r5, r7, lr}
 800a5a2:	b08a      	sub	sp, #40	@ 0x28
 800a5a4:	af06      	add	r7, sp, #24
 800a5a6:	6078      	str	r0, [r7, #4]
 800a5a8:	6039      	str	r1, [r7, #0]
  /* USER CODE BEGIN OnRxData_1 */
  uint8_t RxPort = 0;
 800a5aa:	2300      	movs	r3, #0
 800a5ac:	73fb      	strb	r3, [r7, #15]

  if (params != NULL)
 800a5ae:	683b      	ldr	r3, [r7, #0]
 800a5b0:	2b00      	cmp	r3, #0
 800a5b2:	f000 8090 	beq.w	800a6d6 <OnRxData+0x136>
  {
#if defined(DBG)   // XXX:
    HAL_GPIO_WritePin(LED1_GPIO_Port, LED1_Pin, GPIO_PIN_SET); /* LED_BLUE */
 800a5b6:	2201      	movs	r2, #1
 800a5b8:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 800a5bc:	4848      	ldr	r0, [pc, #288]	@ (800a6e0 <OnRxData+0x140>)
 800a5be:	f7fa ff59 	bl	8005474 <HAL_GPIO_WritePin>
#endif

    UTIL_TIMER_Start(&RxLedTimer);
 800a5c2:	4848      	ldr	r0, [pc, #288]	@ (800a6e4 <OnRxData+0x144>)
 800a5c4:	f011 fb12 	bl	801bbec <UTIL_TIMER_Start>

    if (params->IsMcpsIndication)
 800a5c8:	683b      	ldr	r3, [r7, #0]
 800a5ca:	781b      	ldrb	r3, [r3, #0]
 800a5cc:	2b00      	cmp	r3, #0
 800a5ce:	d05e      	beq.n	800a68e <OnRxData+0xee>
    {
      if (appData != NULL)
 800a5d0:	687b      	ldr	r3, [r7, #4]
 800a5d2:	2b00      	cmp	r3, #0
 800a5d4:	d05b      	beq.n	800a68e <OnRxData+0xee>
      {
        RxPort = appData->Port;
 800a5d6:	687b      	ldr	r3, [r7, #4]
 800a5d8:	781b      	ldrb	r3, [r3, #0]
 800a5da:	73fb      	strb	r3, [r7, #15]
        if (appData->Buffer != NULL)
 800a5dc:	687b      	ldr	r3, [r7, #4]
 800a5de:	685b      	ldr	r3, [r3, #4]
 800a5e0:	2b00      	cmp	r3, #0
 800a5e2:	d054      	beq.n	800a68e <OnRxData+0xee>
        {
          switch (appData->Port)
 800a5e4:	687b      	ldr	r3, [r7, #4]
 800a5e6:	781b      	ldrb	r3, [r3, #0]
 800a5e8:	2b02      	cmp	r3, #2
 800a5ea:	d01f      	beq.n	800a62c <OnRxData+0x8c>
 800a5ec:	2b03      	cmp	r3, #3
 800a5ee:	d149      	bne.n	800a684 <OnRxData+0xe4>
          {
            case LORAWAN_SWITCH_CLASS_PORT:
              /*this port switches the class*/
              if (appData->BufferSize == 1)
 800a5f0:	687b      	ldr	r3, [r7, #4]
 800a5f2:	785b      	ldrb	r3, [r3, #1]
 800a5f4:	2b01      	cmp	r3, #1
 800a5f6:	d147      	bne.n	800a688 <OnRxData+0xe8>
              {
                switch (appData->Buffer[0])
 800a5f8:	687b      	ldr	r3, [r7, #4]
 800a5fa:	685b      	ldr	r3, [r3, #4]
 800a5fc:	781b      	ldrb	r3, [r3, #0]
 800a5fe:	2b02      	cmp	r3, #2
 800a600:	d00e      	beq.n	800a620 <OnRxData+0x80>
 800a602:	2b02      	cmp	r3, #2
 800a604:	dc10      	bgt.n	800a628 <OnRxData+0x88>
 800a606:	2b00      	cmp	r3, #0
 800a608:	d002      	beq.n	800a610 <OnRxData+0x70>
 800a60a:	2b01      	cmp	r3, #1
 800a60c:	d004      	beq.n	800a618 <OnRxData+0x78>
                  {
                    LmHandlerRequestClass(CLASS_C);
                    break;
                  }
                  default:
                    break;
 800a60e:	e00b      	b.n	800a628 <OnRxData+0x88>
                    LmHandlerRequestClass(CLASS_A);
 800a610:	2000      	movs	r0, #0
 800a612:	f002 fd85 	bl	800d120 <LmHandlerRequestClass>
                    break;
 800a616:	e008      	b.n	800a62a <OnRxData+0x8a>
                    LmHandlerRequestClass(CLASS_B);
 800a618:	2001      	movs	r0, #1
 800a61a:	f002 fd81 	bl	800d120 <LmHandlerRequestClass>
                    break;
 800a61e:	e004      	b.n	800a62a <OnRxData+0x8a>
                    LmHandlerRequestClass(CLASS_C);
 800a620:	2002      	movs	r0, #2
 800a622:	f002 fd7d 	bl	800d120 <LmHandlerRequestClass>
                    break;
 800a626:	e000      	b.n	800a62a <OnRxData+0x8a>
                    break;
 800a628:	bf00      	nop
                }
              }
              break;
 800a62a:	e02d      	b.n	800a688 <OnRxData+0xe8>
            case LORAWAN_USER_APP_PORT:
              if (appData->BufferSize == 1)
 800a62c:	687b      	ldr	r3, [r7, #4]
 800a62e:	785b      	ldrb	r3, [r3, #1]
 800a630:	2b01      	cmp	r3, #1
 800a632:	d12b      	bne.n	800a68c <OnRxData+0xec>
              {
                AppLedStateOn = appData->Buffer[0] & 0x01;
 800a634:	687b      	ldr	r3, [r7, #4]
 800a636:	685b      	ldr	r3, [r3, #4]
 800a638:	781b      	ldrb	r3, [r3, #0]
 800a63a:	f003 0301 	and.w	r3, r3, #1
 800a63e:	b2da      	uxtb	r2, r3
 800a640:	4b29      	ldr	r3, [pc, #164]	@ (800a6e8 <OnRxData+0x148>)
 800a642:	701a      	strb	r2, [r3, #0]
                if (AppLedStateOn == RESET)
 800a644:	4b28      	ldr	r3, [pc, #160]	@ (800a6e8 <OnRxData+0x148>)
 800a646:	781b      	ldrb	r3, [r3, #0]
 800a648:	2b00      	cmp	r3, #0
 800a64a:	d10d      	bne.n	800a668 <OnRxData+0xc8>
                {
                  APP_LOG(TS_OFF, VLEVEL_H, "LED OFF\r\n");
 800a64c:	4b27      	ldr	r3, [pc, #156]	@ (800a6ec <OnRxData+0x14c>)
 800a64e:	2200      	movs	r2, #0
 800a650:	2100      	movs	r1, #0
 800a652:	2003      	movs	r0, #3
 800a654:	f011 fd42 	bl	801c0dc <UTIL_ADV_TRACE_COND_FSend>
                  HAL_GPIO_WritePin(LED2_GPIO_Port, LED2_Pin, GPIO_PIN_SET); /* LED_RED */
 800a658:	2201      	movs	r2, #1
 800a65a:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 800a65e:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 800a662:	f7fa ff07 	bl	8005474 <HAL_GPIO_WritePin>
                {
                  APP_LOG(TS_OFF, VLEVEL_H, "LED ON\r\n");
                  HAL_GPIO_WritePin(LED2_GPIO_Port, LED2_Pin, GPIO_PIN_RESET); /* LED_RED */
                }
              }
              break;
 800a666:	e011      	b.n	800a68c <OnRxData+0xec>
                  APP_LOG(TS_OFF, VLEVEL_H, "LED ON\r\n");
 800a668:	4b21      	ldr	r3, [pc, #132]	@ (800a6f0 <OnRxData+0x150>)
 800a66a:	2200      	movs	r2, #0
 800a66c:	2100      	movs	r1, #0
 800a66e:	2003      	movs	r0, #3
 800a670:	f011 fd34 	bl	801c0dc <UTIL_ADV_TRACE_COND_FSend>
                  HAL_GPIO_WritePin(LED2_GPIO_Port, LED2_Pin, GPIO_PIN_RESET); /* LED_RED */
 800a674:	2200      	movs	r2, #0
 800a676:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 800a67a:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 800a67e:	f7fa fef9 	bl	8005474 <HAL_GPIO_WritePin>
              break;
 800a682:	e003      	b.n	800a68c <OnRxData+0xec>

            default:

              break;
 800a684:	bf00      	nop
 800a686:	e002      	b.n	800a68e <OnRxData+0xee>
              break;
 800a688:	bf00      	nop
 800a68a:	e000      	b.n	800a68e <OnRxData+0xee>
              break;
 800a68c:	bf00      	nop
          }
        }
      }
    }
    if (params->RxSlot < RX_SLOT_NONE)
 800a68e:	683b      	ldr	r3, [r7, #0]
 800a690:	7c1b      	ldrb	r3, [r3, #16]
 800a692:	2b05      	cmp	r3, #5
 800a694:	d81f      	bhi.n	800a6d6 <OnRxData+0x136>
    {
      APP_LOG(TS_OFF, VLEVEL_H, "###### D/L FRAME:%04d | PORT:%d | DR:%d | SLOT:%s | RSSI:%d | SNR:%d\r\n",
 800a696:	683b      	ldr	r3, [r7, #0]
 800a698:	68db      	ldr	r3, [r3, #12]
 800a69a:	7bfa      	ldrb	r2, [r7, #15]
 800a69c:	6839      	ldr	r1, [r7, #0]
 800a69e:	f991 1008 	ldrsb.w	r1, [r1, #8]
 800a6a2:	460c      	mov	r4, r1
 800a6a4:	6839      	ldr	r1, [r7, #0]
 800a6a6:	7c09      	ldrb	r1, [r1, #16]
 800a6a8:	4608      	mov	r0, r1
 800a6aa:	4912      	ldr	r1, [pc, #72]	@ (800a6f4 <OnRxData+0x154>)
 800a6ac:	f851 1020 	ldr.w	r1, [r1, r0, lsl #2]
 800a6b0:	6838      	ldr	r0, [r7, #0]
 800a6b2:	f990 0009 	ldrsb.w	r0, [r0, #9]
 800a6b6:	4605      	mov	r5, r0
 800a6b8:	6838      	ldr	r0, [r7, #0]
 800a6ba:	f990 000a 	ldrsb.w	r0, [r0, #10]
 800a6be:	9005      	str	r0, [sp, #20]
 800a6c0:	9504      	str	r5, [sp, #16]
 800a6c2:	9103      	str	r1, [sp, #12]
 800a6c4:	9402      	str	r4, [sp, #8]
 800a6c6:	9201      	str	r2, [sp, #4]
 800a6c8:	9300      	str	r3, [sp, #0]
 800a6ca:	4b0b      	ldr	r3, [pc, #44]	@ (800a6f8 <OnRxData+0x158>)
 800a6cc:	2200      	movs	r2, #0
 800a6ce:	2100      	movs	r1, #0
 800a6d0:	2003      	movs	r0, #3
 800a6d2:	f011 fd03 	bl	801c0dc <UTIL_ADV_TRACE_COND_FSend>
              params->DownlinkCounter, RxPort, params->Datarate, slotStrings[params->RxSlot], params->Rssi, params->Snr);
    }
  }
  /* USER CODE END OnRxData_1 */
}
 800a6d6:	bf00      	nop
 800a6d8:	3710      	adds	r7, #16
 800a6da:	46bd      	mov	sp, r7
 800a6dc:	bdb0      	pop	{r4, r5, r7, pc}
 800a6de:	bf00      	nop
 800a6e0:	48000400 	.word	0x48000400
 800a6e4:	200005b8 	.word	0x200005b8
 800a6e8:	2000059e 	.word	0x2000059e
 800a6ec:	0801c83c 	.word	0x0801c83c
 800a6f0:	0801c848 	.word	0x0801c848
 800a6f4:	20000008 	.word	0x20000008
 800a6f8:	0801c854 	.word	0x0801c854

0800a6fc <SendTxData>:

static void SendTxData(void)
{
 800a6fc:	b590      	push	{r4, r7, lr}
 800a6fe:	b091      	sub	sp, #68	@ 0x44
 800a700:	af02      	add	r7, sp, #8
  /* USER CODE BEGIN SendTxData_1 */
  LmHandlerErrorStatus_t status = LORAMAC_HANDLER_ERROR;
 800a702:	23ff      	movs	r3, #255	@ 0xff
 800a704:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
  uint8_t batteryLevel = GetBatteryLevel();
 800a708:	f7f7 fcb4 	bl	8002074 <GetBatteryLevel>
 800a70c:	4603      	mov	r3, r0
 800a70e:	f887 302e 	strb.w	r3, [r7, #46]	@ 0x2e
  sensor_t sensor_data;
  UTIL_TIMER_Time_t nextTxIn = 0;
 800a712:	2300      	movs	r3, #0
 800a714:	637b      	str	r3, [r7, #52]	@ 0x34

  uint16_t pressure = 0;
 800a716:	2300      	movs	r3, #0
 800a718:	85bb      	strh	r3, [r7, #44]	@ 0x2c
  int16_t temperature = 0;
 800a71a:	2300      	movs	r3, #0
 800a71c:	857b      	strh	r3, [r7, #42]	@ 0x2a
  uint16_t humidity = 0;
 800a71e:	2300      	movs	r3, #0
 800a720:	853b      	strh	r3, [r7, #40]	@ 0x28
  uint32_t i = 0;
 800a722:	2300      	movs	r3, #0
 800a724:	633b      	str	r3, [r7, #48]	@ 0x30
  int32_t latitude = 0;
 800a726:	2300      	movs	r3, #0
 800a728:	627b      	str	r3, [r7, #36]	@ 0x24
  int32_t longitude = 0;
 800a72a:	2300      	movs	r3, #0
 800a72c:	623b      	str	r3, [r7, #32]
  uint16_t altitudeGps = 0;
 800a72e:	2300      	movs	r3, #0
 800a730:	83fb      	strh	r3, [r7, #30]

  EnvSensors_Read(&sensor_data);
 800a732:	1d3b      	adds	r3, r7, #4
 800a734:	4618      	mov	r0, r3
 800a736:	f7f7 fe0f 	bl	8002358 <EnvSensors_Read>

  APP_LOG(TS_ON, VLEVEL_M, "VDDA: %d\r\n", batteryLevel);
 800a73a:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 800a73e:	9300      	str	r3, [sp, #0]
 800a740:	4b64      	ldr	r3, [pc, #400]	@ (800a8d4 <SendTxData+0x1d8>)
 800a742:	2201      	movs	r2, #1
 800a744:	2100      	movs	r1, #0
 800a746:	2002      	movs	r0, #2
 800a748:	f011 fcc8 	bl	801c0dc <UTIL_ADV_TRACE_COND_FSend>
  APP_LOG(TS_ON, VLEVEL_M, "temp: %d\r\n", (int16_t)(sensor_data.temperature));
 800a74c:	68bb      	ldr	r3, [r7, #8]
 800a74e:	4618      	mov	r0, r3
 800a750:	f7f6 f9e4 	bl	8000b1c <__aeabi_f2iz>
 800a754:	4603      	mov	r3, r0
 800a756:	b21b      	sxth	r3, r3
 800a758:	9300      	str	r3, [sp, #0]
 800a75a:	4b5f      	ldr	r3, [pc, #380]	@ (800a8d8 <SendTxData+0x1dc>)
 800a75c:	2201      	movs	r2, #1
 800a75e:	2100      	movs	r1, #0
 800a760:	2002      	movs	r0, #2
 800a762:	f011 fcbb 	bl	801c0dc <UTIL_ADV_TRACE_COND_FSend>
  APP_LOG(TS_ON, VLEVEL_M, "ADC0 - Temp : %d\r\n", (int16_t)(SYS_GetADC0()));
 800a766:	f7f6 fd41 	bl	80011ec <SYS_GetADC0>
 800a76a:	4603      	mov	r3, r0
 800a76c:	b21b      	sxth	r3, r3
 800a76e:	9300      	str	r3, [sp, #0]
 800a770:	4b5a      	ldr	r3, [pc, #360]	@ (800a8dc <SendTxData+0x1e0>)
 800a772:	2201      	movs	r2, #1
 800a774:	2100      	movs	r1, #0
 800a776:	2002      	movs	r0, #2
 800a778:	f011 fcb0 	bl	801c0dc <UTIL_ADV_TRACE_COND_FSend>
  APP_LOG(TS_ON, VLEVEL_M, "ADC1 - Out V: %d\r\n", (int16_t)(SYS_GetADC1()));
 800a77c:	f7f6 fd58 	bl	8001230 <SYS_GetADC1>
 800a780:	4603      	mov	r3, r0
 800a782:	b21b      	sxth	r3, r3
 800a784:	9300      	str	r3, [sp, #0]
 800a786:	4b56      	ldr	r3, [pc, #344]	@ (800a8e0 <SendTxData+0x1e4>)
 800a788:	2201      	movs	r2, #1
 800a78a:	2100      	movs	r1, #0
 800a78c:	2002      	movs	r0, #2
 800a78e:	f011 fca5 	bl	801c0dc <UTIL_ADV_TRACE_COND_FSend>
  APP_LOG(TS_ON, VLEVEL_M, "ADC2 - Out A: %d\r\n", (int16_t)(SYS_GetADC2()));
 800a792:	f7f6 fd71 	bl	8001278 <SYS_GetADC2>
 800a796:	4603      	mov	r3, r0
 800a798:	b21b      	sxth	r3, r3
 800a79a:	9300      	str	r3, [sp, #0]
 800a79c:	4b51      	ldr	r3, [pc, #324]	@ (800a8e4 <SendTxData+0x1e8>)
 800a79e:	2201      	movs	r2, #1
 800a7a0:	2100      	movs	r1, #0
 800a7a2:	2002      	movs	r0, #2
 800a7a4:	f011 fc9a 	bl	801c0dc <UTIL_ADV_TRACE_COND_FSend>
  APP_LOG(TS_ON, VLEVEL_M, "ADC3 - In V : %d\r\n", (int16_t)(SYS_GetADC3()));
 800a7a8:	f7f6 fd8a 	bl	80012c0 <SYS_GetADC3>
 800a7ac:	4603      	mov	r3, r0
 800a7ae:	b21b      	sxth	r3, r3
 800a7b0:	9300      	str	r3, [sp, #0]
 800a7b2:	4b4d      	ldr	r3, [pc, #308]	@ (800a8e8 <SendTxData+0x1ec>)
 800a7b4:	2201      	movs	r2, #1
 800a7b6:	2100      	movs	r1, #0
 800a7b8:	2002      	movs	r0, #2
 800a7ba:	f011 fc8f 	bl	801c0dc <UTIL_ADV_TRACE_COND_FSend>

  AppData.Port = LORAWAN_USER_APP_PORT;
 800a7be:	4b4b      	ldr	r3, [pc, #300]	@ (800a8ec <SendTxData+0x1f0>)
 800a7c0:	2202      	movs	r2, #2
 800a7c2:	701a      	strb	r2, [r3, #0]


  humidity    = (uint16_t)(sensor_data.humidity * 10);            /* in %*10     */
 800a7c4:	68fb      	ldr	r3, [r7, #12]
 800a7c6:	494a      	ldr	r1, [pc, #296]	@ (800a8f0 <SendTxData+0x1f4>)
 800a7c8:	4618      	mov	r0, r3
 800a7ca:	f7f6 f857 	bl	800087c <__aeabi_fmul>
 800a7ce:	4603      	mov	r3, r0
 800a7d0:	4618      	mov	r0, r3
 800a7d2:	f7f6 f9c9 	bl	8000b68 <__aeabi_f2uiz>
 800a7d6:	4603      	mov	r3, r0
 800a7d8:	853b      	strh	r3, [r7, #40]	@ 0x28
  temperature = (int16_t)(sensor_data.temperature);
 800a7da:	68bb      	ldr	r3, [r7, #8]
 800a7dc:	4618      	mov	r0, r3
 800a7de:	f7f6 f99d 	bl	8000b1c <__aeabi_f2iz>
 800a7e2:	4603      	mov	r3, r0
 800a7e4:	857b      	strh	r3, [r7, #42]	@ 0x2a
  pressure = (uint16_t)(sensor_data.pressure * 100 / 10); /* in hPa / 10 */
 800a7e6:	687b      	ldr	r3, [r7, #4]
 800a7e8:	4942      	ldr	r1, [pc, #264]	@ (800a8f4 <SendTxData+0x1f8>)
 800a7ea:	4618      	mov	r0, r3
 800a7ec:	f7f6 f846 	bl	800087c <__aeabi_fmul>
 800a7f0:	4603      	mov	r3, r0
 800a7f2:	493f      	ldr	r1, [pc, #252]	@ (800a8f0 <SendTxData+0x1f4>)
 800a7f4:	4618      	mov	r0, r3
 800a7f6:	f7f6 f8f5 	bl	80009e4 <__aeabi_fdiv>
 800a7fa:	4603      	mov	r3, r0
 800a7fc:	4618      	mov	r0, r3
 800a7fe:	f7f6 f9b3 	bl	8000b68 <__aeabi_f2uiz>
 800a802:	4603      	mov	r3, r0
 800a804:	85bb      	strh	r3, [r7, #44]	@ 0x2c

  AppData.Buffer[i++] = AppLedStateOn;
 800a806:	4b39      	ldr	r3, [pc, #228]	@ (800a8ec <SendTxData+0x1f0>)
 800a808:	685a      	ldr	r2, [r3, #4]
 800a80a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a80c:	1c59      	adds	r1, r3, #1
 800a80e:	6339      	str	r1, [r7, #48]	@ 0x30
 800a810:	4413      	add	r3, r2
 800a812:	4a39      	ldr	r2, [pc, #228]	@ (800a8f8 <SendTxData+0x1fc>)
 800a814:	7812      	ldrb	r2, [r2, #0]
 800a816:	701a      	strb	r2, [r3, #0]
  AppData.Buffer[i++] = (uint8_t)((pressure >> 8) & 0xFF);
 800a818:	8dbb      	ldrh	r3, [r7, #44]	@ 0x2c
 800a81a:	0a1b      	lsrs	r3, r3, #8
 800a81c:	b298      	uxth	r0, r3
 800a81e:	4b33      	ldr	r3, [pc, #204]	@ (800a8ec <SendTxData+0x1f0>)
 800a820:	685a      	ldr	r2, [r3, #4]
 800a822:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a824:	1c59      	adds	r1, r3, #1
 800a826:	6339      	str	r1, [r7, #48]	@ 0x30
 800a828:	4413      	add	r3, r2
 800a82a:	b2c2      	uxtb	r2, r0
 800a82c:	701a      	strb	r2, [r3, #0]
  AppData.Buffer[i++] = (uint8_t)(pressure & 0xFF);
 800a82e:	4b2f      	ldr	r3, [pc, #188]	@ (800a8ec <SendTxData+0x1f0>)
 800a830:	685a      	ldr	r2, [r3, #4]
 800a832:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a834:	1c59      	adds	r1, r3, #1
 800a836:	6339      	str	r1, [r7, #48]	@ 0x30
 800a838:	4413      	add	r3, r2
 800a83a:	8dba      	ldrh	r2, [r7, #44]	@ 0x2c
 800a83c:	b2d2      	uxtb	r2, r2
 800a83e:	701a      	strb	r2, [r3, #0]
  AppData.Buffer[i++] = (uint8_t)(temperature & 0xFF);
 800a840:	4b2a      	ldr	r3, [pc, #168]	@ (800a8ec <SendTxData+0x1f0>)
 800a842:	685a      	ldr	r2, [r3, #4]
 800a844:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a846:	1c59      	adds	r1, r3, #1
 800a848:	6339      	str	r1, [r7, #48]	@ 0x30
 800a84a:	4413      	add	r3, r2
 800a84c:	8d7a      	ldrh	r2, [r7, #42]	@ 0x2a
 800a84e:	b2d2      	uxtb	r2, r2
 800a850:	701a      	strb	r2, [r3, #0]
  AppData.Buffer[i++] = (uint8_t)((humidity >> 8) & 0xFF);
 800a852:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 800a854:	0a1b      	lsrs	r3, r3, #8
 800a856:	b298      	uxth	r0, r3
 800a858:	4b24      	ldr	r3, [pc, #144]	@ (800a8ec <SendTxData+0x1f0>)
 800a85a:	685a      	ldr	r2, [r3, #4]
 800a85c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a85e:	1c59      	adds	r1, r3, #1
 800a860:	6339      	str	r1, [r7, #48]	@ 0x30
 800a862:	4413      	add	r3, r2
 800a864:	b2c2      	uxtb	r2, r0
 800a866:	701a      	strb	r2, [r3, #0]
  AppData.Buffer[i++] = (uint8_t)(humidity & 0xFF);
 800a868:	4b20      	ldr	r3, [pc, #128]	@ (800a8ec <SendTxData+0x1f0>)
 800a86a:	685a      	ldr	r2, [r3, #4]
 800a86c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a86e:	1c59      	adds	r1, r3, #1
 800a870:	6339      	str	r1, [r7, #48]	@ 0x30
 800a872:	4413      	add	r3, r2
 800a874:	8d3a      	ldrh	r2, [r7, #40]	@ 0x28
 800a876:	b2d2      	uxtb	r2, r2
 800a878:	701a      	strb	r2, [r3, #0]

  if ((LmHandlerParams.ActiveRegion == LORAMAC_REGION_US915) || (LmHandlerParams.ActiveRegion == LORAMAC_REGION_AU915)
 800a87a:	4b20      	ldr	r3, [pc, #128]	@ (800a8fc <SendTxData+0x200>)
 800a87c:	781b      	ldrb	r3, [r3, #0]
 800a87e:	2b08      	cmp	r3, #8
 800a880:	d007      	beq.n	800a892 <SendTxData+0x196>
 800a882:	4b1e      	ldr	r3, [pc, #120]	@ (800a8fc <SendTxData+0x200>)
 800a884:	781b      	ldrb	r3, [r3, #0]
 800a886:	2b01      	cmp	r3, #1
 800a888:	d003      	beq.n	800a892 <SendTxData+0x196>
      || (LmHandlerParams.ActiveRegion == LORAMAC_REGION_AS923))
 800a88a:	4b1c      	ldr	r3, [pc, #112]	@ (800a8fc <SendTxData+0x200>)
 800a88c:	781b      	ldrb	r3, [r3, #0]
 800a88e:	2b00      	cmp	r3, #0
 800a890:	d136      	bne.n	800a900 <SendTxData+0x204>
  {
    AppData.Buffer[i++] = 0;
 800a892:	4b16      	ldr	r3, [pc, #88]	@ (800a8ec <SendTxData+0x1f0>)
 800a894:	685a      	ldr	r2, [r3, #4]
 800a896:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a898:	1c59      	adds	r1, r3, #1
 800a89a:	6339      	str	r1, [r7, #48]	@ 0x30
 800a89c:	4413      	add	r3, r2
 800a89e:	2200      	movs	r2, #0
 800a8a0:	701a      	strb	r2, [r3, #0]
    AppData.Buffer[i++] = 0;
 800a8a2:	4b12      	ldr	r3, [pc, #72]	@ (800a8ec <SendTxData+0x1f0>)
 800a8a4:	685a      	ldr	r2, [r3, #4]
 800a8a6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a8a8:	1c59      	adds	r1, r3, #1
 800a8aa:	6339      	str	r1, [r7, #48]	@ 0x30
 800a8ac:	4413      	add	r3, r2
 800a8ae:	2200      	movs	r2, #0
 800a8b0:	701a      	strb	r2, [r3, #0]
    AppData.Buffer[i++] = 0;
 800a8b2:	4b0e      	ldr	r3, [pc, #56]	@ (800a8ec <SendTxData+0x1f0>)
 800a8b4:	685a      	ldr	r2, [r3, #4]
 800a8b6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a8b8:	1c59      	adds	r1, r3, #1
 800a8ba:	6339      	str	r1, [r7, #48]	@ 0x30
 800a8bc:	4413      	add	r3, r2
 800a8be:	2200      	movs	r2, #0
 800a8c0:	701a      	strb	r2, [r3, #0]
    AppData.Buffer[i++] = 0;
 800a8c2:	4b0a      	ldr	r3, [pc, #40]	@ (800a8ec <SendTxData+0x1f0>)
 800a8c4:	685a      	ldr	r2, [r3, #4]
 800a8c6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a8c8:	1c59      	adds	r1, r3, #1
 800a8ca:	6339      	str	r1, [r7, #48]	@ 0x30
 800a8cc:	4413      	add	r3, r2
 800a8ce:	2200      	movs	r2, #0
 800a8d0:	701a      	strb	r2, [r3, #0]
 800a8d2:	e071      	b.n	800a9b8 <SendTxData+0x2bc>
 800a8d4:	0801c89c 	.word	0x0801c89c
 800a8d8:	0801c8a8 	.word	0x0801c8a8
 800a8dc:	0801c8b4 	.word	0x0801c8b4
 800a8e0:	0801c8c8 	.word	0x0801c8c8
 800a8e4:	0801c8dc 	.word	0x0801c8dc
 800a8e8:	0801c8f0 	.word	0x0801c8f0
 800a8ec:	2000008c 	.word	0x2000008c
 800a8f0:	41200000 	.word	0x41200000
 800a8f4:	42c80000 	.word	0x42c80000
 800a8f8:	2000059e 	.word	0x2000059e
 800a8fc:	20000070 	.word	0x20000070
  }
  else
  {
    latitude = sensor_data.latitude;
 800a900:	693b      	ldr	r3, [r7, #16]
 800a902:	627b      	str	r3, [r7, #36]	@ 0x24
    longitude = sensor_data.longitude;
 800a904:	697b      	ldr	r3, [r7, #20]
 800a906:	623b      	str	r3, [r7, #32]

    AppData.Buffer[i++] = GetBatteryLevel();        /* 1 (very low) to 254 (fully charged) */
 800a908:	4b55      	ldr	r3, [pc, #340]	@ (800aa60 <SendTxData+0x364>)
 800a90a:	685a      	ldr	r2, [r3, #4]
 800a90c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a90e:	1c59      	adds	r1, r3, #1
 800a910:	6339      	str	r1, [r7, #48]	@ 0x30
 800a912:	18d4      	adds	r4, r2, r3
 800a914:	f7f7 fbae 	bl	8002074 <GetBatteryLevel>
 800a918:	4603      	mov	r3, r0
 800a91a:	7023      	strb	r3, [r4, #0]
    AppData.Buffer[i++] = (uint8_t)((latitude >> 16) & 0xFF);
 800a91c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a91e:	1418      	asrs	r0, r3, #16
 800a920:	4b4f      	ldr	r3, [pc, #316]	@ (800aa60 <SendTxData+0x364>)
 800a922:	685a      	ldr	r2, [r3, #4]
 800a924:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a926:	1c59      	adds	r1, r3, #1
 800a928:	6339      	str	r1, [r7, #48]	@ 0x30
 800a92a:	4413      	add	r3, r2
 800a92c:	b2c2      	uxtb	r2, r0
 800a92e:	701a      	strb	r2, [r3, #0]
    AppData.Buffer[i++] = (uint8_t)((latitude >> 8) & 0xFF);
 800a930:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a932:	1218      	asrs	r0, r3, #8
 800a934:	4b4a      	ldr	r3, [pc, #296]	@ (800aa60 <SendTxData+0x364>)
 800a936:	685a      	ldr	r2, [r3, #4]
 800a938:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a93a:	1c59      	adds	r1, r3, #1
 800a93c:	6339      	str	r1, [r7, #48]	@ 0x30
 800a93e:	4413      	add	r3, r2
 800a940:	b2c2      	uxtb	r2, r0
 800a942:	701a      	strb	r2, [r3, #0]
    AppData.Buffer[i++] = (uint8_t)(latitude & 0xFF);
 800a944:	4b46      	ldr	r3, [pc, #280]	@ (800aa60 <SendTxData+0x364>)
 800a946:	685a      	ldr	r2, [r3, #4]
 800a948:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a94a:	1c59      	adds	r1, r3, #1
 800a94c:	6339      	str	r1, [r7, #48]	@ 0x30
 800a94e:	4413      	add	r3, r2
 800a950:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800a952:	b2d2      	uxtb	r2, r2
 800a954:	701a      	strb	r2, [r3, #0]
    AppData.Buffer[i++] = (uint8_t)((longitude >> 16) & 0xFF);
 800a956:	6a3b      	ldr	r3, [r7, #32]
 800a958:	1418      	asrs	r0, r3, #16
 800a95a:	4b41      	ldr	r3, [pc, #260]	@ (800aa60 <SendTxData+0x364>)
 800a95c:	685a      	ldr	r2, [r3, #4]
 800a95e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a960:	1c59      	adds	r1, r3, #1
 800a962:	6339      	str	r1, [r7, #48]	@ 0x30
 800a964:	4413      	add	r3, r2
 800a966:	b2c2      	uxtb	r2, r0
 800a968:	701a      	strb	r2, [r3, #0]
    AppData.Buffer[i++] = (uint8_t)((longitude >> 8) & 0xFF);
 800a96a:	6a3b      	ldr	r3, [r7, #32]
 800a96c:	1218      	asrs	r0, r3, #8
 800a96e:	4b3c      	ldr	r3, [pc, #240]	@ (800aa60 <SendTxData+0x364>)
 800a970:	685a      	ldr	r2, [r3, #4]
 800a972:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a974:	1c59      	adds	r1, r3, #1
 800a976:	6339      	str	r1, [r7, #48]	@ 0x30
 800a978:	4413      	add	r3, r2
 800a97a:	b2c2      	uxtb	r2, r0
 800a97c:	701a      	strb	r2, [r3, #0]
    AppData.Buffer[i++] = (uint8_t)(longitude & 0xFF);
 800a97e:	4b38      	ldr	r3, [pc, #224]	@ (800aa60 <SendTxData+0x364>)
 800a980:	685a      	ldr	r2, [r3, #4]
 800a982:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a984:	1c59      	adds	r1, r3, #1
 800a986:	6339      	str	r1, [r7, #48]	@ 0x30
 800a988:	4413      	add	r3, r2
 800a98a:	6a3a      	ldr	r2, [r7, #32]
 800a98c:	b2d2      	uxtb	r2, r2
 800a98e:	701a      	strb	r2, [r3, #0]
    AppData.Buffer[i++] = (uint8_t)((altitudeGps >> 8) & 0xFF);
 800a990:	8bfb      	ldrh	r3, [r7, #30]
 800a992:	0a1b      	lsrs	r3, r3, #8
 800a994:	b298      	uxth	r0, r3
 800a996:	4b32      	ldr	r3, [pc, #200]	@ (800aa60 <SendTxData+0x364>)
 800a998:	685a      	ldr	r2, [r3, #4]
 800a99a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a99c:	1c59      	adds	r1, r3, #1
 800a99e:	6339      	str	r1, [r7, #48]	@ 0x30
 800a9a0:	4413      	add	r3, r2
 800a9a2:	b2c2      	uxtb	r2, r0
 800a9a4:	701a      	strb	r2, [r3, #0]
    AppData.Buffer[i++] = (uint8_t)(altitudeGps & 0xFF);
 800a9a6:	4b2e      	ldr	r3, [pc, #184]	@ (800aa60 <SendTxData+0x364>)
 800a9a8:	685a      	ldr	r2, [r3, #4]
 800a9aa:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a9ac:	1c59      	adds	r1, r3, #1
 800a9ae:	6339      	str	r1, [r7, #48]	@ 0x30
 800a9b0:	4413      	add	r3, r2
 800a9b2:	8bfa      	ldrh	r2, [r7, #30]
 800a9b4:	b2d2      	uxtb	r2, r2
 800a9b6:	701a      	strb	r2, [r3, #0]
  }

  AppData.BufferSize = i;
 800a9b8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a9ba:	b2da      	uxtb	r2, r3
 800a9bc:	4b28      	ldr	r3, [pc, #160]	@ (800aa60 <SendTxData+0x364>)
 800a9be:	705a      	strb	r2, [r3, #1]

  if ((JoinLedTimer.IsRunning) && (LmHandlerJoinStatus() == LORAMAC_HANDLER_SET))
 800a9c0:	4b28      	ldr	r3, [pc, #160]	@ (800aa64 <SendTxData+0x368>)
 800a9c2:	7a5b      	ldrb	r3, [r3, #9]
 800a9c4:	2b00      	cmp	r3, #0
 800a9c6:	d007      	beq.n	800a9d8 <SendTxData+0x2dc>
 800a9c8:	f002 fa98 	bl	800cefc <LmHandlerJoinStatus>
 800a9cc:	4603      	mov	r3, r0
 800a9ce:	2b01      	cmp	r3, #1
 800a9d0:	d102      	bne.n	800a9d8 <SendTxData+0x2dc>
  {
    UTIL_TIMER_Stop(&JoinLedTimer);
 800a9d2:	4824      	ldr	r0, [pc, #144]	@ (800aa64 <SendTxData+0x368>)
 800a9d4:	f011 f978 	bl	801bcc8 <UTIL_TIMER_Stop>
#if defined(DBG)   // XXX:
    //HAL_GPIO_WritePin(LED3_GPIO_Port, LED3_Pin, GPIO_PIN_RESET); /* LED_RED */
#endif
  }

  status = LmHandlerSend(&AppData, LmHandlerParams.IsTxConfirmed, false);
 800a9d8:	4b23      	ldr	r3, [pc, #140]	@ (800aa68 <SendTxData+0x36c>)
 800a9da:	78db      	ldrb	r3, [r3, #3]
 800a9dc:	2200      	movs	r2, #0
 800a9de:	4619      	mov	r1, r3
 800a9e0:	481f      	ldr	r0, [pc, #124]	@ (800aa60 <SendTxData+0x364>)
 800a9e2:	f002 faa7 	bl	800cf34 <LmHandlerSend>
 800a9e6:	4603      	mov	r3, r0
 800a9e8:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
  if (LORAMAC_HANDLER_SUCCESS == status)
 800a9ec:	f997 302f 	ldrsb.w	r3, [r7, #47]	@ 0x2f
 800a9f0:	2b00      	cmp	r3, #0
 800a9f2:	d106      	bne.n	800aa02 <SendTxData+0x306>
  {
    APP_LOG(TS_ON, VLEVEL_L, "SEND REQUEST\r\n");
 800a9f4:	4b1d      	ldr	r3, [pc, #116]	@ (800aa6c <SendTxData+0x370>)
 800a9f6:	2201      	movs	r2, #1
 800a9f8:	2100      	movs	r1, #0
 800a9fa:	2001      	movs	r0, #1
 800a9fc:	f011 fb6e 	bl	801c0dc <UTIL_ADV_TRACE_COND_FSend>
 800aa00:	e016      	b.n	800aa30 <SendTxData+0x334>
  }
  else if (LORAMAC_HANDLER_DUTYCYCLE_RESTRICTED == status)
 800aa02:	f997 302f 	ldrsb.w	r3, [r7, #47]	@ 0x2f
 800aa06:	f113 0f06 	cmn.w	r3, #6
 800aa0a:	d111      	bne.n	800aa30 <SendTxData+0x334>
  {
    nextTxIn = LmHandlerGetDutyCycleWaitTime();
 800aa0c:	f002 f9ca 	bl	800cda4 <LmHandlerGetDutyCycleWaitTime>
 800aa10:	6378      	str	r0, [r7, #52]	@ 0x34
    if (nextTxIn > 0)
 800aa12:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800aa14:	2b00      	cmp	r3, #0
 800aa16:	d00b      	beq.n	800aa30 <SendTxData+0x334>
    {
      APP_LOG(TS_ON, VLEVEL_L, "Next Tx in  : ~%d second(s)\r\n", (nextTxIn / 1000));
 800aa18:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800aa1a:	4a15      	ldr	r2, [pc, #84]	@ (800aa70 <SendTxData+0x374>)
 800aa1c:	fba2 2303 	umull	r2, r3, r2, r3
 800aa20:	099b      	lsrs	r3, r3, #6
 800aa22:	9300      	str	r3, [sp, #0]
 800aa24:	4b13      	ldr	r3, [pc, #76]	@ (800aa74 <SendTxData+0x378>)
 800aa26:	2201      	movs	r2, #1
 800aa28:	2100      	movs	r1, #0
 800aa2a:	2001      	movs	r0, #1
 800aa2c:	f011 fb56 	bl	801c0dc <UTIL_ADV_TRACE_COND_FSend>
    }
  }

  if (EventType == TX_ON_TIMER)
 800aa30:	4b11      	ldr	r3, [pc, #68]	@ (800aa78 <SendTxData+0x37c>)
 800aa32:	781b      	ldrb	r3, [r3, #0]
 800aa34:	2b00      	cmp	r3, #0
 800aa36:	d10f      	bne.n	800aa58 <SendTxData+0x35c>
  {
    UTIL_TIMER_Stop(&TxTimer);
 800aa38:	4810      	ldr	r0, [pc, #64]	@ (800aa7c <SendTxData+0x380>)
 800aa3a:	f011 f945 	bl	801bcc8 <UTIL_TIMER_Stop>
    UTIL_TIMER_SetPeriod(&TxTimer, MAX(nextTxIn, TxPeriodicity));
 800aa3e:	4b10      	ldr	r3, [pc, #64]	@ (800aa80 <SendTxData+0x384>)
 800aa40:	681a      	ldr	r2, [r3, #0]
 800aa42:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800aa44:	4293      	cmp	r3, r2
 800aa46:	bf38      	it	cc
 800aa48:	4613      	movcc	r3, r2
 800aa4a:	4619      	mov	r1, r3
 800aa4c:	480b      	ldr	r0, [pc, #44]	@ (800aa7c <SendTxData+0x380>)
 800aa4e:	f011 f9ab 	bl	801bda8 <UTIL_TIMER_SetPeriod>
    UTIL_TIMER_Start(&TxTimer);
 800aa52:	480a      	ldr	r0, [pc, #40]	@ (800aa7c <SendTxData+0x380>)
 800aa54:	f011 f8ca 	bl	801bbec <UTIL_TIMER_Start>
  }

  /* USER CODE END SendTxData_1 */
}
 800aa58:	bf00      	nop
 800aa5a:	373c      	adds	r7, #60	@ 0x3c
 800aa5c:	46bd      	mov	sp, r7
 800aa5e:	bd90      	pop	{r4, r7, pc}
 800aa60:	2000008c 	.word	0x2000008c
 800aa64:	200005d0 	.word	0x200005d0
 800aa68:	20000070 	.word	0x20000070
 800aa6c:	0801c904 	.word	0x0801c904
 800aa70:	10624dd3 	.word	0x10624dd3
 800aa74:	0801c914 	.word	0x0801c914
 800aa78:	20000478 	.word	0x20000478
 800aa7c:	2000047c 	.word	0x2000047c
 800aa80:	20000088 	.word	0x20000088

0800aa84 <OnTxTimerEvent>:

static void OnTxTimerEvent(void *context)
{
 800aa84:	b580      	push	{r7, lr}
 800aa86:	b082      	sub	sp, #8
 800aa88:	af00      	add	r7, sp, #0
 800aa8a:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN OnTxTimerEvent_1 */

  /* USER CODE END OnTxTimerEvent_1 */
  UTIL_SEQ_SetTask((1 << CFG_SEQ_Task_LoRaSendOnTxTimerOrButtonEvent), CFG_SEQ_Prio_0);
 800aa8c:	2100      	movs	r1, #0
 800aa8e:	2002      	movs	r0, #2
 800aa90:	f010 fff6 	bl	801ba80 <UTIL_SEQ_SetTask>

  /*Wait for next tx slot*/
  UTIL_TIMER_Start(&TxTimer);
 800aa94:	4803      	ldr	r0, [pc, #12]	@ (800aaa4 <OnTxTimerEvent+0x20>)
 800aa96:	f011 f8a9 	bl	801bbec <UTIL_TIMER_Start>
  /* USER CODE BEGIN OnTxTimerEvent_2 */

  /* USER CODE END OnTxTimerEvent_2 */
}
 800aa9a:	bf00      	nop
 800aa9c:	3708      	adds	r7, #8
 800aa9e:	46bd      	mov	sp, r7
 800aaa0:	bd80      	pop	{r7, pc}
 800aaa2:	bf00      	nop
 800aaa4:	2000047c 	.word	0x2000047c

0800aaa8 <OnTxTimerLedEvent>:

/* USER CODE BEGIN PrFD_LedEvents */
static void OnTxTimerLedEvent(void *context)
{
 800aaa8:	b580      	push	{r7, lr}
 800aaaa:	b082      	sub	sp, #8
 800aaac:	af00      	add	r7, sp, #0
 800aaae:	6078      	str	r0, [r7, #4]
#if defined(DBG)	// XXX: No LED available
  HAL_GPIO_WritePin(LED2_GPIO_Port, LED2_Pin, GPIO_PIN_RESET); /* LED_GREEN */
 800aab0:	2200      	movs	r2, #0
 800aab2:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 800aab6:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 800aaba:	f7fa fcdb 	bl	8005474 <HAL_GPIO_WritePin>
#endif
}
 800aabe:	bf00      	nop
 800aac0:	3708      	adds	r7, #8
 800aac2:	46bd      	mov	sp, r7
 800aac4:	bd80      	pop	{r7, pc}

0800aac6 <OnRxTimerLedEvent>:

static void OnRxTimerLedEvent(void *context)
{
 800aac6:	b480      	push	{r7}
 800aac8:	b083      	sub	sp, #12
 800aaca:	af00      	add	r7, sp, #0
 800aacc:	6078      	str	r0, [r7, #4]
#if defined(DBG)   // XXX: No LED available
  //HAL_GPIO_WritePin(LED3_GPIO_Port, LED3_Pin, GPIO_PIN_RESET); /* LED_BLUE */
#endif
}
 800aace:	bf00      	nop
 800aad0:	370c      	adds	r7, #12
 800aad2:	46bd      	mov	sp, r7
 800aad4:	bc80      	pop	{r7}
 800aad6:	4770      	bx	lr

0800aad8 <OnJoinTimerLedEvent>:

static void OnJoinTimerLedEvent(void *context)
{
 800aad8:	b580      	push	{r7, lr}
 800aada:	b082      	sub	sp, #8
 800aadc:	af00      	add	r7, sp, #0
 800aade:	6078      	str	r0, [r7, #4]
#if defined(DBG)   // XXX: No LED available
  HAL_GPIO_TogglePin(LED1_GPIO_Port, LED1_Pin); /* LED_RED */
 800aae0:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 800aae4:	4803      	ldr	r0, [pc, #12]	@ (800aaf4 <OnJoinTimerLedEvent+0x1c>)
 800aae6:	f7fa fcdc 	bl	80054a2 <HAL_GPIO_TogglePin>
#endif
}
 800aaea:	bf00      	nop
 800aaec:	3708      	adds	r7, #8
 800aaee:	46bd      	mov	sp, r7
 800aaf0:	bd80      	pop	{r7, pc}
 800aaf2:	bf00      	nop
 800aaf4:	48000400 	.word	0x48000400

0800aaf8 <OnTxData>:

/* USER CODE END PrFD_LedEvents */

static void OnTxData(LmHandlerTxParams_t *params)
{
 800aaf8:	b580      	push	{r7, lr}
 800aafa:	b086      	sub	sp, #24
 800aafc:	af04      	add	r7, sp, #16
 800aafe:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN OnTxData_1 */
  if ((params != NULL))
 800ab00:	687b      	ldr	r3, [r7, #4]
 800ab02:	2b00      	cmp	r3, #0
 800ab04:	d048      	beq.n	800ab98 <OnTxData+0xa0>
  {
    /* Process Tx event only if its a mcps response to prevent some internal events (mlme) */
    if (params->IsMcpsConfirm != 0)
 800ab06:	687b      	ldr	r3, [r7, #4]
 800ab08:	781b      	ldrb	r3, [r3, #0]
 800ab0a:	2b00      	cmp	r3, #0
 800ab0c:	d044      	beq.n	800ab98 <OnTxData+0xa0>
    {
#if defined(DBG)	// XXX: No LED available
      HAL_GPIO_WritePin(LED2_GPIO_Port, LED2_Pin, GPIO_PIN_SET); /* LED_GREEN */
 800ab0e:	2201      	movs	r2, #1
 800ab10:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 800ab14:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 800ab18:	f7fa fcac 	bl	8005474 <HAL_GPIO_WritePin>
#endif
      UTIL_TIMER_Start(&TxLedTimer);
 800ab1c:	4820      	ldr	r0, [pc, #128]	@ (800aba0 <OnTxData+0xa8>)
 800ab1e:	f011 f865 	bl	801bbec <UTIL_TIMER_Start>

      APP_LOG(TS_OFF, VLEVEL_M, "\r\n###### ========== MCPS-Confirm =============\r\n");
 800ab22:	4b20      	ldr	r3, [pc, #128]	@ (800aba4 <OnTxData+0xac>)
 800ab24:	2200      	movs	r2, #0
 800ab26:	2100      	movs	r1, #0
 800ab28:	2002      	movs	r0, #2
 800ab2a:	f011 fad7 	bl	801c0dc <UTIL_ADV_TRACE_COND_FSend>
      APP_LOG(TS_OFF, VLEVEL_H, "###### U/L FRAME:%04d | PORT:%d | DR:%d | PWR:%d", params->UplinkCounter,
 800ab2e:	687b      	ldr	r3, [r7, #4]
 800ab30:	68db      	ldr	r3, [r3, #12]
 800ab32:	687a      	ldr	r2, [r7, #4]
 800ab34:	7c12      	ldrb	r2, [r2, #16]
 800ab36:	4611      	mov	r1, r2
 800ab38:	687a      	ldr	r2, [r7, #4]
 800ab3a:	f992 200a 	ldrsb.w	r2, [r2, #10]
 800ab3e:	4610      	mov	r0, r2
 800ab40:	687a      	ldr	r2, [r7, #4]
 800ab42:	f992 2018 	ldrsb.w	r2, [r2, #24]
 800ab46:	9203      	str	r2, [sp, #12]
 800ab48:	9002      	str	r0, [sp, #8]
 800ab4a:	9101      	str	r1, [sp, #4]
 800ab4c:	9300      	str	r3, [sp, #0]
 800ab4e:	4b16      	ldr	r3, [pc, #88]	@ (800aba8 <OnTxData+0xb0>)
 800ab50:	2200      	movs	r2, #0
 800ab52:	2100      	movs	r1, #0
 800ab54:	2003      	movs	r0, #3
 800ab56:	f011 fac1 	bl	801c0dc <UTIL_ADV_TRACE_COND_FSend>
              params->AppData.Port, params->Datarate, params->TxPower);

      APP_LOG(TS_OFF, VLEVEL_H, " | MSG TYPE:");
 800ab5a:	4b14      	ldr	r3, [pc, #80]	@ (800abac <OnTxData+0xb4>)
 800ab5c:	2200      	movs	r2, #0
 800ab5e:	2100      	movs	r1, #0
 800ab60:	2003      	movs	r0, #3
 800ab62:	f011 fabb 	bl	801c0dc <UTIL_ADV_TRACE_COND_FSend>
      if (params->MsgType == LORAMAC_HANDLER_CONFIRMED_MSG)
 800ab66:	687b      	ldr	r3, [r7, #4]
 800ab68:	7a1b      	ldrb	r3, [r3, #8]
 800ab6a:	2b01      	cmp	r3, #1
 800ab6c:	d10e      	bne.n	800ab8c <OnTxData+0x94>
      {
        APP_LOG(TS_OFF, VLEVEL_H, "CONFIRMED [%s]\r\n", (params->AckReceived != 0) ? "ACK" : "NACK");
 800ab6e:	687b      	ldr	r3, [r7, #4]
 800ab70:	7a5b      	ldrb	r3, [r3, #9]
 800ab72:	2b00      	cmp	r3, #0
 800ab74:	d001      	beq.n	800ab7a <OnTxData+0x82>
 800ab76:	4b0e      	ldr	r3, [pc, #56]	@ (800abb0 <OnTxData+0xb8>)
 800ab78:	e000      	b.n	800ab7c <OnTxData+0x84>
 800ab7a:	4b0e      	ldr	r3, [pc, #56]	@ (800abb4 <OnTxData+0xbc>)
 800ab7c:	9300      	str	r3, [sp, #0]
 800ab7e:	4b0e      	ldr	r3, [pc, #56]	@ (800abb8 <OnTxData+0xc0>)
 800ab80:	2200      	movs	r2, #0
 800ab82:	2100      	movs	r1, #0
 800ab84:	2003      	movs	r0, #3
 800ab86:	f011 faa9 	bl	801c0dc <UTIL_ADV_TRACE_COND_FSend>
        APP_LOG(TS_OFF, VLEVEL_H, "UNCONFIRMED\r\n");
      }
    }
  }
  /* USER CODE END OnTxData_1 */
}
 800ab8a:	e005      	b.n	800ab98 <OnTxData+0xa0>
        APP_LOG(TS_OFF, VLEVEL_H, "UNCONFIRMED\r\n");
 800ab8c:	4b0b      	ldr	r3, [pc, #44]	@ (800abbc <OnTxData+0xc4>)
 800ab8e:	2200      	movs	r2, #0
 800ab90:	2100      	movs	r1, #0
 800ab92:	2003      	movs	r0, #3
 800ab94:	f011 faa2 	bl	801c0dc <UTIL_ADV_TRACE_COND_FSend>
}
 800ab98:	bf00      	nop
 800ab9a:	3708      	adds	r7, #8
 800ab9c:	46bd      	mov	sp, r7
 800ab9e:	bd80      	pop	{r7, pc}
 800aba0:	200005a0 	.word	0x200005a0
 800aba4:	0801c934 	.word	0x0801c934
 800aba8:	0801c968 	.word	0x0801c968
 800abac:	0801c99c 	.word	0x0801c99c
 800abb0:	0801c9ac 	.word	0x0801c9ac
 800abb4:	0801c9b0 	.word	0x0801c9b0
 800abb8:	0801c9b8 	.word	0x0801c9b8
 800abbc:	0801c9cc 	.word	0x0801c9cc

0800abc0 <OnJoinRequest>:

static void OnJoinRequest(LmHandlerJoinParams_t *joinParams)
{
 800abc0:	b580      	push	{r7, lr}
 800abc2:	b082      	sub	sp, #8
 800abc4:	af00      	add	r7, sp, #0
 800abc6:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN OnJoinRequest_1 */
  if (joinParams != NULL)
 800abc8:	687b      	ldr	r3, [r7, #4]
 800abca:	2b00      	cmp	r3, #0
 800abcc:	d039      	beq.n	800ac42 <OnJoinRequest+0x82>
  {
    if (joinParams->Status == LORAMAC_HANDLER_SUCCESS)
 800abce:	687b      	ldr	r3, [r7, #4]
 800abd0:	f993 3006 	ldrsb.w	r3, [r3, #6]
 800abd4:	2b00      	cmp	r3, #0
 800abd6:	d11e      	bne.n	800ac16 <OnJoinRequest+0x56>
    {
      UTIL_SEQ_SetTask((1 << CFG_SEQ_Task_LoRaStoreContextEvent), CFG_SEQ_Prio_0);
 800abd8:	2100      	movs	r1, #0
 800abda:	2004      	movs	r0, #4
 800abdc:	f010 ff50 	bl	801ba80 <UTIL_SEQ_SetTask>

      UTIL_TIMER_Stop(&JoinLedTimer);
 800abe0:	481a      	ldr	r0, [pc, #104]	@ (800ac4c <OnJoinRequest+0x8c>)
 800abe2:	f011 f871 	bl	801bcc8 <UTIL_TIMER_Stop>
#if defined(DBG)   // XXX:
      //HAL_GPIO_WritePin(LED3_GPIO_Port, LED3_Pin, GPIO_PIN_RESET); /* LED_RED */
#endif

      APP_LOG(TS_OFF, VLEVEL_M, "\r\n###### = JOINED = ");
 800abe6:	4b1a      	ldr	r3, [pc, #104]	@ (800ac50 <OnJoinRequest+0x90>)
 800abe8:	2200      	movs	r2, #0
 800abea:	2100      	movs	r1, #0
 800abec:	2002      	movs	r0, #2
 800abee:	f011 fa75 	bl	801c0dc <UTIL_ADV_TRACE_COND_FSend>
      if (joinParams->Mode == ACTIVATION_TYPE_ABP)
 800abf2:	687b      	ldr	r3, [r7, #4]
 800abf4:	79db      	ldrb	r3, [r3, #7]
 800abf6:	2b01      	cmp	r3, #1
 800abf8:	d106      	bne.n	800ac08 <OnJoinRequest+0x48>
      {
        APP_LOG(TS_OFF, VLEVEL_M, "ABP ======================\r\n");
 800abfa:	4b16      	ldr	r3, [pc, #88]	@ (800ac54 <OnJoinRequest+0x94>)
 800abfc:	2200      	movs	r2, #0
 800abfe:	2100      	movs	r1, #0
 800ac00:	2002      	movs	r0, #2
 800ac02:	f011 fa6b 	bl	801c0dc <UTIL_ADV_TRACE_COND_FSend>
    	LmHandlerJoin(ActivationType, LORAWAN_FORCE_REJOIN_AT_BOOT);
      }
    }
  }
  /* USER CODE END OnJoinRequest_1 */
}
 800ac06:	e01c      	b.n	800ac42 <OnJoinRequest+0x82>
        APP_LOG(TS_OFF, VLEVEL_M, "OTAA =====================\r\n");
 800ac08:	4b13      	ldr	r3, [pc, #76]	@ (800ac58 <OnJoinRequest+0x98>)
 800ac0a:	2200      	movs	r2, #0
 800ac0c:	2100      	movs	r1, #0
 800ac0e:	2002      	movs	r0, #2
 800ac10:	f011 fa64 	bl	801c0dc <UTIL_ADV_TRACE_COND_FSend>
}
 800ac14:	e015      	b.n	800ac42 <OnJoinRequest+0x82>
      APP_LOG(TS_OFF, VLEVEL_M, "\r\n###### = JOIN FAILED\r\n");
 800ac16:	4b11      	ldr	r3, [pc, #68]	@ (800ac5c <OnJoinRequest+0x9c>)
 800ac18:	2200      	movs	r2, #0
 800ac1a:	2100      	movs	r1, #0
 800ac1c:	2002      	movs	r0, #2
 800ac1e:	f011 fa5d 	bl	801c0dc <UTIL_ADV_TRACE_COND_FSend>
      if (joinParams->Mode == ACTIVATION_TYPE_OTAA) {
 800ac22:	687b      	ldr	r3, [r7, #4]
 800ac24:	79db      	ldrb	r3, [r3, #7]
 800ac26:	2b02      	cmp	r3, #2
 800ac28:	d10b      	bne.n	800ac42 <OnJoinRequest+0x82>
          APP_LOG(TS_OFF, VLEVEL_M, "\r\n###### = RE-TRYING OTAA JOIN\r\n");
 800ac2a:	4b0d      	ldr	r3, [pc, #52]	@ (800ac60 <OnJoinRequest+0xa0>)
 800ac2c:	2200      	movs	r2, #0
 800ac2e:	2100      	movs	r1, #0
 800ac30:	2002      	movs	r0, #2
 800ac32:	f011 fa53 	bl	801c0dc <UTIL_ADV_TRACE_COND_FSend>
    	LmHandlerJoin(ActivationType, LORAWAN_FORCE_REJOIN_AT_BOOT);
 800ac36:	4b0b      	ldr	r3, [pc, #44]	@ (800ac64 <OnJoinRequest+0xa4>)
 800ac38:	781b      	ldrb	r3, [r3, #0]
 800ac3a:	2101      	movs	r1, #1
 800ac3c:	4618      	mov	r0, r3
 800ac3e:	f002 f8bb 	bl	800cdb8 <LmHandlerJoin>
}
 800ac42:	bf00      	nop
 800ac44:	3708      	adds	r7, #8
 800ac46:	46bd      	mov	sp, r7
 800ac48:	bd80      	pop	{r7, pc}
 800ac4a:	bf00      	nop
 800ac4c:	200005d0 	.word	0x200005d0
 800ac50:	0801c9dc 	.word	0x0801c9dc
 800ac54:	0801c9f4 	.word	0x0801c9f4
 800ac58:	0801ca14 	.word	0x0801ca14
 800ac5c:	0801ca34 	.word	0x0801ca34
 800ac60:	0801ca50 	.word	0x0801ca50
 800ac64:	20000020 	.word	0x20000020

0800ac68 <OnBeaconStatusChange>:

static void OnBeaconStatusChange(LmHandlerBeaconParams_t *params)
{
 800ac68:	b5f0      	push	{r4, r5, r6, r7, lr}
 800ac6a:	b093      	sub	sp, #76	@ 0x4c
 800ac6c:	af0c      	add	r7, sp, #48	@ 0x30
 800ac6e:	6178      	str	r0, [r7, #20]
  /* USER CODE BEGIN OnBeaconStatusChange_1 */
  if (params != NULL)
 800ac70:	697b      	ldr	r3, [r7, #20]
 800ac72:	2b00      	cmp	r3, #0
 800ac74:	d056      	beq.n	800ad24 <OnBeaconStatusChange+0xbc>
  {
    switch (params->State)
 800ac76:	697b      	ldr	r3, [r7, #20]
 800ac78:	785b      	ldrb	r3, [r3, #1]
 800ac7a:	2b02      	cmp	r3, #2
 800ac7c:	d008      	beq.n	800ac90 <OnBeaconStatusChange+0x28>
 800ac7e:	2b03      	cmp	r3, #3
 800ac80:	d049      	beq.n	800ad16 <OnBeaconStatusChange+0xae>
    {
      default:
      case LORAMAC_HANDLER_BEACON_LOST:
      {
        APP_LOG(TS_OFF, VLEVEL_M, "\r\n###### BEACON LOST\r\n");
 800ac82:	4b2a      	ldr	r3, [pc, #168]	@ (800ad2c <OnBeaconStatusChange+0xc4>)
 800ac84:	2200      	movs	r2, #0
 800ac86:	2100      	movs	r1, #0
 800ac88:	2002      	movs	r0, #2
 800ac8a:	f011 fa27 	bl	801c0dc <UTIL_ADV_TRACE_COND_FSend>
        break;
 800ac8e:	e049      	b.n	800ad24 <OnBeaconStatusChange+0xbc>
      }
      case LORAMAC_HANDLER_BEACON_RX:
      {
        APP_LOG(TS_OFF, VLEVEL_M,
 800ac90:	697b      	ldr	r3, [r7, #20]
 800ac92:	7c1b      	ldrb	r3, [r3, #16]
 800ac94:	4618      	mov	r0, r3
 800ac96:	697b      	ldr	r3, [r7, #20]
 800ac98:	f9b3 3012 	ldrsh.w	r3, [r3, #18]
 800ac9c:	461c      	mov	r4, r3
 800ac9e:	697b      	ldr	r3, [r7, #20]
 800aca0:	f993 3014 	ldrsb.w	r3, [r3, #20]
 800aca4:	461d      	mov	r5, r3
 800aca6:	697b      	ldr	r3, [r7, #20]
 800aca8:	68db      	ldr	r3, [r3, #12]
 800acaa:	697a      	ldr	r2, [r7, #20]
 800acac:	6852      	ldr	r2, [r2, #4]
 800acae:	6979      	ldr	r1, [r7, #20]
 800acb0:	7d89      	ldrb	r1, [r1, #22]
 800acb2:	460e      	mov	r6, r1
 800acb4:	6979      	ldr	r1, [r7, #20]
 800acb6:	7dc9      	ldrb	r1, [r1, #23]
 800acb8:	6139      	str	r1, [r7, #16]
 800acba:	6979      	ldr	r1, [r7, #20]
 800acbc:	7e09      	ldrb	r1, [r1, #24]
 800acbe:	60f9      	str	r1, [r7, #12]
 800acc0:	6979      	ldr	r1, [r7, #20]
 800acc2:	7e49      	ldrb	r1, [r1, #25]
 800acc4:	60b9      	str	r1, [r7, #8]
 800acc6:	6979      	ldr	r1, [r7, #20]
 800acc8:	7e89      	ldrb	r1, [r1, #26]
 800acca:	6079      	str	r1, [r7, #4]
 800accc:	6979      	ldr	r1, [r7, #20]
 800acce:	7ec9      	ldrb	r1, [r1, #27]
 800acd0:	6039      	str	r1, [r7, #0]
 800acd2:	6979      	ldr	r1, [r7, #20]
 800acd4:	7f09      	ldrb	r1, [r1, #28]
 800acd6:	910b      	str	r1, [sp, #44]	@ 0x2c
 800acd8:	f8d7 c000 	ldr.w	ip, [r7]
 800acdc:	f8cd c028 	str.w	ip, [sp, #40]	@ 0x28
 800ace0:	f8d7 c004 	ldr.w	ip, [r7, #4]
 800ace4:	f8cd c024 	str.w	ip, [sp, #36]	@ 0x24
 800ace8:	f8d7 c008 	ldr.w	ip, [r7, #8]
 800acec:	f8cd c020 	str.w	ip, [sp, #32]
 800acf0:	f8d7 c00c 	ldr.w	ip, [r7, #12]
 800acf4:	f8cd c01c 	str.w	ip, [sp, #28]
 800acf8:	6939      	ldr	r1, [r7, #16]
 800acfa:	9106      	str	r1, [sp, #24]
 800acfc:	9605      	str	r6, [sp, #20]
 800acfe:	9204      	str	r2, [sp, #16]
 800ad00:	9303      	str	r3, [sp, #12]
 800ad02:	9502      	str	r5, [sp, #8]
 800ad04:	9401      	str	r4, [sp, #4]
 800ad06:	9000      	str	r0, [sp, #0]
 800ad08:	4b09      	ldr	r3, [pc, #36]	@ (800ad30 <OnBeaconStatusChange+0xc8>)
 800ad0a:	2200      	movs	r2, #0
 800ad0c:	2100      	movs	r1, #0
 800ad0e:	2002      	movs	r0, #2
 800ad10:	f011 f9e4 	bl	801c0dc <UTIL_ADV_TRACE_COND_FSend>
                params->Info.Datarate, params->Info.Rssi, params->Info.Snr, params->Info.Frequency,
                params->Info.Time.Seconds, params->Info.GwSpecific.InfoDesc,
                params->Info.GwSpecific.Info[0], params->Info.GwSpecific.Info[1],
                params->Info.GwSpecific.Info[2], params->Info.GwSpecific.Info[3],
                params->Info.GwSpecific.Info[4], params->Info.GwSpecific.Info[5]);
        break;
 800ad14:	e006      	b.n	800ad24 <OnBeaconStatusChange+0xbc>
      }
      case LORAMAC_HANDLER_BEACON_NRX:
      {
        APP_LOG(TS_OFF, VLEVEL_M, "\r\n###### BEACON NOT RECEIVED\r\n");
 800ad16:	4b07      	ldr	r3, [pc, #28]	@ (800ad34 <OnBeaconStatusChange+0xcc>)
 800ad18:	2200      	movs	r2, #0
 800ad1a:	2100      	movs	r1, #0
 800ad1c:	2002      	movs	r0, #2
 800ad1e:	f011 f9dd 	bl	801c0dc <UTIL_ADV_TRACE_COND_FSend>
        break;
 800ad22:	bf00      	nop
      }
    }
  }
  /* USER CODE END OnBeaconStatusChange_1 */
}
 800ad24:	bf00      	nop
 800ad26:	371c      	adds	r7, #28
 800ad28:	46bd      	mov	sp, r7
 800ad2a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800ad2c:	0801ca74 	.word	0x0801ca74
 800ad30:	0801ca8c 	.word	0x0801ca8c
 800ad34:	0801cb00 	.word	0x0801cb00

0800ad38 <OnSysTimeUpdate>:

static void OnSysTimeUpdate(void)
{
 800ad38:	b480      	push	{r7}
 800ad3a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN OnSysTimeUpdate_1 */

  /* USER CODE END OnSysTimeUpdate_1 */
}
 800ad3c:	bf00      	nop
 800ad3e:	46bd      	mov	sp, r7
 800ad40:	bc80      	pop	{r7}
 800ad42:	4770      	bx	lr

0800ad44 <OnClassChange>:

static void OnClassChange(DeviceClass_t deviceClass)
{
 800ad44:	b580      	push	{r7, lr}
 800ad46:	b084      	sub	sp, #16
 800ad48:	af02      	add	r7, sp, #8
 800ad4a:	4603      	mov	r3, r0
 800ad4c:	71fb      	strb	r3, [r7, #7]
  /* USER CODE BEGIN OnClassChange_1 */
  APP_LOG(TS_OFF, VLEVEL_M, "Switch to Class %c done\r\n", "ABC"[deviceClass]);
 800ad4e:	79fb      	ldrb	r3, [r7, #7]
 800ad50:	4a06      	ldr	r2, [pc, #24]	@ (800ad6c <OnClassChange+0x28>)
 800ad52:	5cd3      	ldrb	r3, [r2, r3]
 800ad54:	9300      	str	r3, [sp, #0]
 800ad56:	4b06      	ldr	r3, [pc, #24]	@ (800ad70 <OnClassChange+0x2c>)
 800ad58:	2200      	movs	r2, #0
 800ad5a:	2100      	movs	r1, #0
 800ad5c:	2002      	movs	r0, #2
 800ad5e:	f011 f9bd 	bl	801c0dc <UTIL_ADV_TRACE_COND_FSend>
  /* USER CODE END OnClassChange_1 */
}
 800ad62:	bf00      	nop
 800ad64:	3708      	adds	r7, #8
 800ad66:	46bd      	mov	sp, r7
 800ad68:	bd80      	pop	{r7, pc}
 800ad6a:	bf00      	nop
 800ad6c:	0801cb3c 	.word	0x0801cb3c
 800ad70:	0801cb20 	.word	0x0801cb20

0800ad74 <OnMacProcessNotify>:

static void OnMacProcessNotify(void)
{
 800ad74:	b580      	push	{r7, lr}
 800ad76:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN OnMacProcessNotify_1 */

  /* USER CODE END OnMacProcessNotify_1 */
  UTIL_SEQ_SetTask((1 << CFG_SEQ_Task_LmHandlerProcess), CFG_SEQ_Prio_0);
 800ad78:	2100      	movs	r1, #0
 800ad7a:	2001      	movs	r0, #1
 800ad7c:	f010 fe80 	bl	801ba80 <UTIL_SEQ_SetTask>

  /* USER CODE BEGIN OnMacProcessNotify_2 */

  /* USER CODE END OnMacProcessNotify_2 */
}
 800ad80:	bf00      	nop
 800ad82:	bd80      	pop	{r7, pc}

0800ad84 <OnTxPeriodicityChanged>:

static void OnTxPeriodicityChanged(uint32_t periodicity)
{
 800ad84:	b580      	push	{r7, lr}
 800ad86:	b082      	sub	sp, #8
 800ad88:	af00      	add	r7, sp, #0
 800ad8a:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN OnTxPeriodicityChanged_1 */

  /* USER CODE END OnTxPeriodicityChanged_1 */
  TxPeriodicity = periodicity;
 800ad8c:	4a0d      	ldr	r2, [pc, #52]	@ (800adc4 <OnTxPeriodicityChanged+0x40>)
 800ad8e:	687b      	ldr	r3, [r7, #4]
 800ad90:	6013      	str	r3, [r2, #0]

  if (TxPeriodicity == 0)
 800ad92:	4b0c      	ldr	r3, [pc, #48]	@ (800adc4 <OnTxPeriodicityChanged+0x40>)
 800ad94:	681b      	ldr	r3, [r3, #0]
 800ad96:	2b00      	cmp	r3, #0
 800ad98:	d103      	bne.n	800ada2 <OnTxPeriodicityChanged+0x1e>
  {
    /* Revert to application default periodicity */
    TxPeriodicity = APP_TX_DUTYCYCLE;
 800ad9a:	4b0a      	ldr	r3, [pc, #40]	@ (800adc4 <OnTxPeriodicityChanged+0x40>)
 800ad9c:	f242 7210 	movw	r2, #10000	@ 0x2710
 800ada0:	601a      	str	r2, [r3, #0]
  }

  /* Update timer periodicity */
  UTIL_TIMER_Stop(&TxTimer);
 800ada2:	4809      	ldr	r0, [pc, #36]	@ (800adc8 <OnTxPeriodicityChanged+0x44>)
 800ada4:	f010 ff90 	bl	801bcc8 <UTIL_TIMER_Stop>
  UTIL_TIMER_SetPeriod(&TxTimer, TxPeriodicity);
 800ada8:	4b06      	ldr	r3, [pc, #24]	@ (800adc4 <OnTxPeriodicityChanged+0x40>)
 800adaa:	681b      	ldr	r3, [r3, #0]
 800adac:	4619      	mov	r1, r3
 800adae:	4806      	ldr	r0, [pc, #24]	@ (800adc8 <OnTxPeriodicityChanged+0x44>)
 800adb0:	f010 fffa 	bl	801bda8 <UTIL_TIMER_SetPeriod>
  UTIL_TIMER_Start(&TxTimer);
 800adb4:	4804      	ldr	r0, [pc, #16]	@ (800adc8 <OnTxPeriodicityChanged+0x44>)
 800adb6:	f010 ff19 	bl	801bbec <UTIL_TIMER_Start>
  /* USER CODE BEGIN OnTxPeriodicityChanged_2 */

  /* USER CODE END OnTxPeriodicityChanged_2 */
}
 800adba:	bf00      	nop
 800adbc:	3708      	adds	r7, #8
 800adbe:	46bd      	mov	sp, r7
 800adc0:	bd80      	pop	{r7, pc}
 800adc2:	bf00      	nop
 800adc4:	20000088 	.word	0x20000088
 800adc8:	2000047c 	.word	0x2000047c

0800adcc <OnTxFrameCtrlChanged>:

static void OnTxFrameCtrlChanged(LmHandlerMsgTypes_t isTxConfirmed)
{
 800adcc:	b480      	push	{r7}
 800adce:	b083      	sub	sp, #12
 800add0:	af00      	add	r7, sp, #0
 800add2:	4603      	mov	r3, r0
 800add4:	71fb      	strb	r3, [r7, #7]
  /* USER CODE BEGIN OnTxFrameCtrlChanged_1 */

  /* USER CODE END OnTxFrameCtrlChanged_1 */
  LmHandlerParams.IsTxConfirmed = isTxConfirmed;
 800add6:	4a04      	ldr	r2, [pc, #16]	@ (800ade8 <OnTxFrameCtrlChanged+0x1c>)
 800add8:	79fb      	ldrb	r3, [r7, #7]
 800adda:	70d3      	strb	r3, [r2, #3]
  /* USER CODE BEGIN OnTxFrameCtrlChanged_2 */

  /* USER CODE END OnTxFrameCtrlChanged_2 */
}
 800addc:	bf00      	nop
 800adde:	370c      	adds	r7, #12
 800ade0:	46bd      	mov	sp, r7
 800ade2:	bc80      	pop	{r7}
 800ade4:	4770      	bx	lr
 800ade6:	bf00      	nop
 800ade8:	20000070 	.word	0x20000070

0800adec <OnPingSlotPeriodicityChanged>:

static void OnPingSlotPeriodicityChanged(uint8_t pingSlotPeriodicity)
{
 800adec:	b480      	push	{r7}
 800adee:	b083      	sub	sp, #12
 800adf0:	af00      	add	r7, sp, #0
 800adf2:	4603      	mov	r3, r0
 800adf4:	71fb      	strb	r3, [r7, #7]
  /* USER CODE BEGIN OnPingSlotPeriodicityChanged_1 */

  /* USER CODE END OnPingSlotPeriodicityChanged_1 */
  LmHandlerParams.PingSlotPeriodicity = pingSlotPeriodicity;
 800adf6:	4a04      	ldr	r2, [pc, #16]	@ (800ae08 <OnPingSlotPeriodicityChanged+0x1c>)
 800adf8:	79fb      	ldrb	r3, [r7, #7]
 800adfa:	7413      	strb	r3, [r2, #16]
  /* USER CODE BEGIN OnPingSlotPeriodicityChanged_2 */

  /* USER CODE END OnPingSlotPeriodicityChanged_2 */
}
 800adfc:	bf00      	nop
 800adfe:	370c      	adds	r7, #12
 800ae00:	46bd      	mov	sp, r7
 800ae02:	bc80      	pop	{r7}
 800ae04:	4770      	bx	lr
 800ae06:	bf00      	nop
 800ae08:	20000070 	.word	0x20000070

0800ae0c <OnSystemReset>:

static void OnSystemReset(void)
{
 800ae0c:	b580      	push	{r7, lr}
 800ae0e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN OnSystemReset_1 */

  /* USER CODE END OnSystemReset_1 */
  if ((LORAMAC_HANDLER_SUCCESS == LmHandlerHalt()) && (LmHandlerJoinStatus() == LORAMAC_HANDLER_SET))
 800ae10:	f002 fdcb 	bl	800d9aa <LmHandlerHalt>
 800ae14:	4603      	mov	r3, r0
 800ae16:	2b00      	cmp	r3, #0
 800ae18:	d106      	bne.n	800ae28 <OnSystemReset+0x1c>
 800ae1a:	f002 f86f 	bl	800cefc <LmHandlerJoinStatus>
 800ae1e:	4603      	mov	r3, r0
 800ae20:	2b01      	cmp	r3, #1
 800ae22:	d101      	bne.n	800ae28 <OnSystemReset+0x1c>
  {
    NVIC_SystemReset();
 800ae24:	f7ff fab4 	bl	800a390 <__NVIC_SystemReset>
  }
  /* USER CODE BEGIN OnSystemReset_Last */

  /* USER CODE END OnSystemReset_Last */
}
 800ae28:	bf00      	nop
 800ae2a:	bd80      	pop	{r7, pc}

0800ae2c <StopJoin>:

static void StopJoin(void)
{
 800ae2c:	b580      	push	{r7, lr}
 800ae2e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN StopJoin_1 */
#if defined(DBG)   // XXX: No LED available
  HAL_GPIO_WritePin(LED1_GPIO_Port, LED1_Pin, GPIO_PIN_SET); /* LED_BLUE */
 800ae30:	2201      	movs	r2, #1
 800ae32:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 800ae36:	481c      	ldr	r0, [pc, #112]	@ (800aea8 <StopJoin+0x7c>)
 800ae38:	f7fa fb1c 	bl	8005474 <HAL_GPIO_WritePin>
  //HAL_GPIO_WritePin(LED3_GPIO_Port, LED3_Pin, GPIO_PIN_SET); /* LED_RED */
  HAL_GPIO_WritePin(LED2_GPIO_Port, LED2_Pin, GPIO_PIN_SET); /* LED_GREEN */
 800ae3c:	2201      	movs	r2, #1
 800ae3e:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 800ae42:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 800ae46:	f7fa fb15 	bl	8005474 <HAL_GPIO_WritePin>
#endif

  /* USER CODE END StopJoin_1 */

  UTIL_TIMER_Stop(&TxTimer);
 800ae4a:	4818      	ldr	r0, [pc, #96]	@ (800aeac <StopJoin+0x80>)
 800ae4c:	f010 ff3c 	bl	801bcc8 <UTIL_TIMER_Stop>

  if (LORAMAC_HANDLER_SUCCESS != LmHandlerStop())
 800ae50:	f002 fd9e 	bl	800d990 <LmHandlerStop>
 800ae54:	4603      	mov	r3, r0
 800ae56:	2b00      	cmp	r3, #0
 800ae58:	d006      	beq.n	800ae68 <StopJoin+0x3c>
  {
    APP_LOG(TS_OFF, VLEVEL_M, "LmHandler Stop on going ...\r\n");
 800ae5a:	4b15      	ldr	r3, [pc, #84]	@ (800aeb0 <StopJoin+0x84>)
 800ae5c:	2200      	movs	r2, #0
 800ae5e:	2100      	movs	r1, #0
 800ae60:	2002      	movs	r0, #2
 800ae62:	f011 f93b 	bl	801c0dc <UTIL_ADV_TRACE_COND_FSend>
 800ae66:	e01a      	b.n	800ae9e <StopJoin+0x72>
  }
  else
  {
    APP_LOG(TS_OFF, VLEVEL_M, "LmHandler Stopped\r\n");
 800ae68:	4b12      	ldr	r3, [pc, #72]	@ (800aeb4 <StopJoin+0x88>)
 800ae6a:	2200      	movs	r2, #0
 800ae6c:	2100      	movs	r1, #0
 800ae6e:	2002      	movs	r0, #2
 800ae70:	f011 f934 	bl	801c0dc <UTIL_ADV_TRACE_COND_FSend>
      ActivationType = ACTIVATION_TYPE_OTAA;
      APP_LOG(TS_OFF, VLEVEL_M, "LmHandler switch to OTAA mode\r\n");
    }
    else
    {
      ActivationType = ACTIVATION_TYPE_ABP;
 800ae74:	4b10      	ldr	r3, [pc, #64]	@ (800aeb8 <StopJoin+0x8c>)
 800ae76:	2201      	movs	r2, #1
 800ae78:	701a      	strb	r2, [r3, #0]
      APP_LOG(TS_OFF, VLEVEL_M, "LmHandler switch to ABP mode\r\n");
 800ae7a:	4b10      	ldr	r3, [pc, #64]	@ (800aebc <StopJoin+0x90>)
 800ae7c:	2200      	movs	r2, #0
 800ae7e:	2100      	movs	r1, #0
 800ae80:	2002      	movs	r0, #2
 800ae82:	f011 f92b 	bl	801c0dc <UTIL_ADV_TRACE_COND_FSend>
    }
    LmHandlerConfigure(&LmHandlerParams);
 800ae86:	480e      	ldr	r0, [pc, #56]	@ (800aec0 <StopJoin+0x94>)
 800ae88:	f001 fe32 	bl	800caf0 <LmHandlerConfigure>
    LmHandlerJoin(ActivationType, true);
 800ae8c:	4b0a      	ldr	r3, [pc, #40]	@ (800aeb8 <StopJoin+0x8c>)
 800ae8e:	781b      	ldrb	r3, [r3, #0]
 800ae90:	2101      	movs	r1, #1
 800ae92:	4618      	mov	r0, r3
 800ae94:	f001 ff90 	bl	800cdb8 <LmHandlerJoin>
    UTIL_TIMER_Start(&TxTimer);
 800ae98:	4804      	ldr	r0, [pc, #16]	@ (800aeac <StopJoin+0x80>)
 800ae9a:	f010 fea7 	bl	801bbec <UTIL_TIMER_Start>
  }
  UTIL_TIMER_Start(&StopJoinTimer);
 800ae9e:	4809      	ldr	r0, [pc, #36]	@ (800aec4 <StopJoin+0x98>)
 800aea0:	f010 fea4 	bl	801bbec <UTIL_TIMER_Start>
  /* USER CODE BEGIN StopJoin_Last */

  /* USER CODE END StopJoin_Last */
}
 800aea4:	bf00      	nop
 800aea6:	bd80      	pop	{r7, pc}
 800aea8:	48000400 	.word	0x48000400
 800aeac:	2000047c 	.word	0x2000047c
 800aeb0:	0801cb40 	.word	0x0801cb40
 800aeb4:	0801cb60 	.word	0x0801cb60
 800aeb8:	20000020 	.word	0x20000020
 800aebc:	0801cb74 	.word	0x0801cb74
 800aec0:	20000070 	.word	0x20000070
 800aec4:	20000494 	.word	0x20000494

0800aec8 <OnStopJoinTimerEvent>:

static void OnStopJoinTimerEvent(void *context)
{
 800aec8:	b580      	push	{r7, lr}
 800aeca:	b082      	sub	sp, #8
 800aecc:	af00      	add	r7, sp, #0
 800aece:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN OnStopJoinTimerEvent_1 */

  /* USER CODE END OnStopJoinTimerEvent_1 */
  if (ActivationType == LORAWAN_DEFAULT_ACTIVATION_TYPE)
 800aed0:	4b0c      	ldr	r3, [pc, #48]	@ (800af04 <OnStopJoinTimerEvent+0x3c>)
 800aed2:	781b      	ldrb	r3, [r3, #0]
 800aed4:	2b02      	cmp	r3, #2
 800aed6:	d103      	bne.n	800aee0 <OnStopJoinTimerEvent+0x18>
  {
    UTIL_SEQ_SetTask((1 << CFG_SEQ_Task_LoRaStopJoinEvent), CFG_SEQ_Prio_0);
 800aed8:	2100      	movs	r1, #0
 800aeda:	2008      	movs	r0, #8
 800aedc:	f010 fdd0 	bl	801ba80 <UTIL_SEQ_SetTask>
  }
  /* USER CODE BEGIN OnStopJoinTimerEvent_Last */
#if defined(DBG)   // XXX: No LED available
  HAL_GPIO_WritePin(LED1_GPIO_Port, LED1_Pin, GPIO_PIN_RESET); /* LED_BLUE */
 800aee0:	2200      	movs	r2, #0
 800aee2:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 800aee6:	4808      	ldr	r0, [pc, #32]	@ (800af08 <OnStopJoinTimerEvent+0x40>)
 800aee8:	f7fa fac4 	bl	8005474 <HAL_GPIO_WritePin>
  //HAL_GPIO_WritePin(LED3_GPIO_Port, LED3_Pin, GPIO_PIN_RESET); /* LED_RED */
  HAL_GPIO_WritePin(LED2_GPIO_Port, LED2_Pin, GPIO_PIN_RESET); /* LED_GREEN */
 800aeec:	2200      	movs	r2, #0
 800aeee:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 800aef2:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 800aef6:	f7fa fabd 	bl	8005474 <HAL_GPIO_WritePin>
#endif
  /* USER CODE END OnStopJoinTimerEvent_Last */
}
 800aefa:	bf00      	nop
 800aefc:	3708      	adds	r7, #8
 800aefe:	46bd      	mov	sp, r7
 800af00:	bd80      	pop	{r7, pc}
 800af02:	bf00      	nop
 800af04:	20000020 	.word	0x20000020
 800af08:	48000400 	.word	0x48000400

0800af0c <StoreContext>:

static void StoreContext(void)
{
 800af0c:	b580      	push	{r7, lr}
 800af0e:	b082      	sub	sp, #8
 800af10:	af00      	add	r7, sp, #0
  LmHandlerErrorStatus_t status = LORAMAC_HANDLER_ERROR;
 800af12:	23ff      	movs	r3, #255	@ 0xff
 800af14:	71fb      	strb	r3, [r7, #7]

  /* USER CODE BEGIN StoreContext_1 */

  /* USER CODE END StoreContext_1 */
  status = LmHandlerNvmDataStore();
 800af16:	f002 fd7d 	bl	800da14 <LmHandlerNvmDataStore>
 800af1a:	4603      	mov	r3, r0
 800af1c:	71fb      	strb	r3, [r7, #7]

  if (status == LORAMAC_HANDLER_NVM_DATA_UP_TO_DATE)
 800af1e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800af22:	f113 0f08 	cmn.w	r3, #8
 800af26:	d106      	bne.n	800af36 <StoreContext+0x2a>
  {
    APP_LOG(TS_OFF, VLEVEL_M, "NVM DATA UP TO DATE\r\n");
 800af28:	4b0a      	ldr	r3, [pc, #40]	@ (800af54 <StoreContext+0x48>)
 800af2a:	2200      	movs	r2, #0
 800af2c:	2100      	movs	r1, #0
 800af2e:	2002      	movs	r0, #2
 800af30:	f011 f8d4 	bl	801c0dc <UTIL_ADV_TRACE_COND_FSend>
    APP_LOG(TS_OFF, VLEVEL_M, "NVM DATA STORE FAILED\r\n");
  }
  /* USER CODE BEGIN StoreContext_Last */

  /* USER CODE END StoreContext_Last */
}
 800af34:	e00a      	b.n	800af4c <StoreContext+0x40>
  else if (status == LORAMAC_HANDLER_ERROR)
 800af36:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800af3a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800af3e:	d105      	bne.n	800af4c <StoreContext+0x40>
    APP_LOG(TS_OFF, VLEVEL_M, "NVM DATA STORE FAILED\r\n");
 800af40:	4b05      	ldr	r3, [pc, #20]	@ (800af58 <StoreContext+0x4c>)
 800af42:	2200      	movs	r2, #0
 800af44:	2100      	movs	r1, #0
 800af46:	2002      	movs	r0, #2
 800af48:	f011 f8c8 	bl	801c0dc <UTIL_ADV_TRACE_COND_FSend>
}
 800af4c:	bf00      	nop
 800af4e:	3708      	adds	r7, #8
 800af50:	46bd      	mov	sp, r7
 800af52:	bd80      	pop	{r7, pc}
 800af54:	0801cb94 	.word	0x0801cb94
 800af58:	0801cbac 	.word	0x0801cbac

0800af5c <OnNvmDataChange>:

static void OnNvmDataChange(LmHandlerNvmContextStates_t state)
{
 800af5c:	b580      	push	{r7, lr}
 800af5e:	b082      	sub	sp, #8
 800af60:	af00      	add	r7, sp, #0
 800af62:	4603      	mov	r3, r0
 800af64:	71fb      	strb	r3, [r7, #7]
  /* USER CODE BEGIN OnNvmDataChange_1 */

  /* USER CODE END OnNvmDataChange_1 */
  if (state == LORAMAC_HANDLER_NVM_STORE)
 800af66:	79fb      	ldrb	r3, [r7, #7]
 800af68:	2b01      	cmp	r3, #1
 800af6a:	d106      	bne.n	800af7a <OnNvmDataChange+0x1e>
  {
    APP_LOG(TS_OFF, VLEVEL_M, "NVM DATA STORED\r\n");
 800af6c:	4b08      	ldr	r3, [pc, #32]	@ (800af90 <OnNvmDataChange+0x34>)
 800af6e:	2200      	movs	r2, #0
 800af70:	2100      	movs	r1, #0
 800af72:	2002      	movs	r0, #2
 800af74:	f011 f8b2 	bl	801c0dc <UTIL_ADV_TRACE_COND_FSend>
    APP_LOG(TS_OFF, VLEVEL_M, "NVM DATA RESTORED\r\n");
  }
  /* USER CODE BEGIN OnNvmDataChange_Last */

  /* USER CODE END OnNvmDataChange_Last */
}
 800af78:	e005      	b.n	800af86 <OnNvmDataChange+0x2a>
    APP_LOG(TS_OFF, VLEVEL_M, "NVM DATA RESTORED\r\n");
 800af7a:	4b06      	ldr	r3, [pc, #24]	@ (800af94 <OnNvmDataChange+0x38>)
 800af7c:	2200      	movs	r2, #0
 800af7e:	2100      	movs	r1, #0
 800af80:	2002      	movs	r0, #2
 800af82:	f011 f8ab 	bl	801c0dc <UTIL_ADV_TRACE_COND_FSend>
}
 800af86:	bf00      	nop
 800af88:	3708      	adds	r7, #8
 800af8a:	46bd      	mov	sp, r7
 800af8c:	bd80      	pop	{r7, pc}
 800af8e:	bf00      	nop
 800af90:	0801cbc4 	.word	0x0801cbc4
 800af94:	0801cbd8 	.word	0x0801cbd8

0800af98 <OnStoreContextRequest>:

static void OnStoreContextRequest(void *nvm, uint32_t nvm_size)
{
 800af98:	b580      	push	{r7, lr}
 800af9a:	b082      	sub	sp, #8
 800af9c:	af00      	add	r7, sp, #0
 800af9e:	6078      	str	r0, [r7, #4]
 800afa0:	6039      	str	r1, [r7, #0]
  /* USER CODE BEGIN OnStoreContextRequest_1 */

  /* USER CODE END OnStoreContextRequest_1 */
  /* store nvm in flash */
  if (FLASH_IF_Erase(LORAWAN_NVM_BASE_ADDRESS, FLASH_PAGE_SIZE) == FLASH_IF_OK)
 800afa2:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 800afa6:	4807      	ldr	r0, [pc, #28]	@ (800afc4 <OnStoreContextRequest+0x2c>)
 800afa8:	f7f6 fa76 	bl	8001498 <FLASH_IF_Erase>
 800afac:	4603      	mov	r3, r0
 800afae:	2b00      	cmp	r3, #0
 800afb0:	d104      	bne.n	800afbc <OnStoreContextRequest+0x24>
  {
    FLASH_IF_Write(LORAWAN_NVM_BASE_ADDRESS, (const void *)nvm, nvm_size);
 800afb2:	683a      	ldr	r2, [r7, #0]
 800afb4:	6879      	ldr	r1, [r7, #4]
 800afb6:	4803      	ldr	r0, [pc, #12]	@ (800afc4 <OnStoreContextRequest+0x2c>)
 800afb8:	f7f6 fa1e 	bl	80013f8 <FLASH_IF_Write>
  }
  /* USER CODE BEGIN OnStoreContextRequest_Last */

  /* USER CODE END OnStoreContextRequest_Last */
}
 800afbc:	bf00      	nop
 800afbe:	3708      	adds	r7, #8
 800afc0:	46bd      	mov	sp, r7
 800afc2:	bd80      	pop	{r7, pc}
 800afc4:	0803f000 	.word	0x0803f000

0800afc8 <OnRestoreContextRequest>:

static void OnRestoreContextRequest(void *nvm, uint32_t nvm_size)
{
 800afc8:	b580      	push	{r7, lr}
 800afca:	b082      	sub	sp, #8
 800afcc:	af00      	add	r7, sp, #0
 800afce:	6078      	str	r0, [r7, #4]
 800afd0:	6039      	str	r1, [r7, #0]
  /* USER CODE BEGIN OnRestoreContextRequest_1 */

  /* USER CODE END OnRestoreContextRequest_1 */
  FLASH_IF_Read(nvm, LORAWAN_NVM_BASE_ADDRESS, nvm_size);
 800afd2:	683a      	ldr	r2, [r7, #0]
 800afd4:	4903      	ldr	r1, [pc, #12]	@ (800afe4 <OnRestoreContextRequest+0x1c>)
 800afd6:	6878      	ldr	r0, [r7, #4]
 800afd8:	f7f6 fa36 	bl	8001448 <FLASH_IF_Read>
  /* USER CODE BEGIN OnRestoreContextRequest_Last */

  /* USER CODE END OnRestoreContextRequest_Last */
}
 800afdc:	bf00      	nop
 800afde:	3708      	adds	r7, #8
 800afe0:	46bd      	mov	sp, r7
 800afe2:	bd80      	pop	{r7, pc}
 800afe4:	0803f000 	.word	0x0803f000

0800afe8 <LoraInfo_Init>:

/* USER CODE END EV */

/* Exported functions --------------------------------------------------------*/
void LoraInfo_Init(void)
{
 800afe8:	b580      	push	{r7, lr}
 800afea:	af00      	add	r7, sp, #0
  loraInfo.ContextManagement = 0;
 800afec:	4b15      	ldr	r3, [pc, #84]	@ (800b044 <LoraInfo_Init+0x5c>)
 800afee:	2200      	movs	r2, #0
 800aff0:	601a      	str	r2, [r3, #0]
  loraInfo.Region = 0;
 800aff2:	4b14      	ldr	r3, [pc, #80]	@ (800b044 <LoraInfo_Init+0x5c>)
 800aff4:	2200      	movs	r2, #0
 800aff6:	605a      	str	r2, [r3, #4]
  loraInfo.ClassB = 0;
 800aff8:	4b12      	ldr	r3, [pc, #72]	@ (800b044 <LoraInfo_Init+0x5c>)
 800affa:	2200      	movs	r2, #0
 800affc:	609a      	str	r2, [r3, #8]
  loraInfo.Kms = 0;
 800affe:	4b11      	ldr	r3, [pc, #68]	@ (800b044 <LoraInfo_Init+0x5c>)
 800b000:	2200      	movs	r2, #0
 800b002:	60da      	str	r2, [r3, #12]
#endif /* REGION_CN779 */
#ifdef  REGION_EU433
  loraInfo.Region |= (1 << LORAMAC_REGION_EU433);
#endif /* REGION_EU433 */
#ifdef  REGION_EU868
  loraInfo.Region |= (1 << LORAMAC_REGION_EU868);
 800b004:	4b0f      	ldr	r3, [pc, #60]	@ (800b044 <LoraInfo_Init+0x5c>)
 800b006:	685b      	ldr	r3, [r3, #4]
 800b008:	f043 0320 	orr.w	r3, r3, #32
 800b00c:	4a0d      	ldr	r2, [pc, #52]	@ (800b044 <LoraInfo_Init+0x5c>)
 800b00e:	6053      	str	r3, [r2, #4]
#endif /* REGION_US915 */
#ifdef  REGION_RU864
  loraInfo.Region |= (1 << LORAMAC_REGION_RU864);
#endif /* REGION_RU864 */

  if (loraInfo.Region == 0)
 800b010:	4b0c      	ldr	r3, [pc, #48]	@ (800b044 <LoraInfo_Init+0x5c>)
 800b012:	685b      	ldr	r3, [r3, #4]
 800b014:	2b00      	cmp	r3, #0
 800b016:	d10d      	bne.n	800b034 <LoraInfo_Init+0x4c>
  {
    APP_PRINTF("error: At least one region shall be defined in the MW: check lorawan_conf.h \r\n");
 800b018:	4b0b      	ldr	r3, [pc, #44]	@ (800b048 <LoraInfo_Init+0x60>)
 800b01a:	2200      	movs	r2, #0
 800b01c:	2100      	movs	r1, #0
 800b01e:	2000      	movs	r0, #0
 800b020:	f011 f85c 	bl	801c0dc <UTIL_ADV_TRACE_COND_FSend>
    while (1 != UTIL_ADV_TRACE_IsBufferEmpty())
 800b024:	bf00      	nop
 800b026:	f011 f847 	bl	801c0b8 <UTIL_ADV_TRACE_IsBufferEmpty>
 800b02a:	4603      	mov	r3, r0
 800b02c:	2b01      	cmp	r3, #1
 800b02e:	d1fa      	bne.n	800b026 <LoraInfo_Init+0x3e>
    {
      /* Wait that all printfs are completed*/
    }
    while (1) {} /* At least one region shall be defined */
 800b030:	bf00      	nop
 800b032:	e7fd      	b.n	800b030 <LoraInfo_Init+0x48>
#elif !defined (LORAMAC_CLASSB_ENABLED)
#error LORAMAC_CLASSB_ENABLED not defined ( shall be <0 or 1> )
#endif /* LORAMAC_CLASSB_ENABLED */

#if (!defined (LORAWAN_KMS) || (LORAWAN_KMS == 0))
  loraInfo.Kms = 0;
 800b034:	4b03      	ldr	r3, [pc, #12]	@ (800b044 <LoraInfo_Init+0x5c>)
 800b036:	2200      	movs	r2, #0
 800b038:	60da      	str	r2, [r3, #12]
#endif /* LORAWAN_KMS */

#if (!defined (CONTEXT_MANAGEMENT_ENABLED) || (CONTEXT_MANAGEMENT_ENABLED == 0))
  loraInfo.ContextManagement = 0;
#else /* CONTEXT_MANAGEMENT_ENABLED == 1 */
  loraInfo.ContextManagement = 1;
 800b03a:	4b02      	ldr	r3, [pc, #8]	@ (800b044 <LoraInfo_Init+0x5c>)
 800b03c:	2201      	movs	r2, #1
 800b03e:	601a      	str	r2, [r3, #0]
#endif /* CONTEXT_MANAGEMENT_ENABLED */

  /* USER CODE BEGIN LoraInfo_Init_2 */

  /* USER CODE END LoraInfo_Init_2 */
}
 800b040:	bf00      	nop
 800b042:	bd80      	pop	{r7, pc}
 800b044:	200005e8 	.word	0x200005e8
 800b048:	0801cbec 	.word	0x0801cbec

0800b04c <LoraInfo_GetPtr>:

LoraInfo_t *LoraInfo_GetPtr(void)
{
 800b04c:	b480      	push	{r7}
 800b04e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN LoraInfo_GetPtr */

  /* USER CODE END LoraInfo_GetPtr */
  return &loraInfo;
 800b050:	4b02      	ldr	r3, [pc, #8]	@ (800b05c <LoraInfo_GetPtr+0x10>)
}
 800b052:	4618      	mov	r0, r3
 800b054:	46bd      	mov	sp, r7
 800b056:	bc80      	pop	{r7}
 800b058:	4770      	bx	lr
 800b05a:	bf00      	nop
 800b05c:	200005e8 	.word	0x200005e8

0800b060 <RBI_Init>:

/* USER CODE END PFP */

/* Exported functions --------------------------------------------------------*/
int32_t RBI_Init(void)
{
 800b060:	b580      	push	{r7, lr}
 800b062:	af00      	add	r7, sp, #0
   * 1/ For User boards, the BSP/STM32WLxx_Nucleo/ directory can be copied and replaced in the project. The copy must then be updated depending:
   *       on board RF switch configuration (pin control, number of port etc)
   *       on TCXO configuration
   *       on DC/DC configuration
   *       on maximum output power that the board can deliver*/
  return BSP_RADIO_Init();
 800b064:	f7f7 ff19 	bl	8002e9a <BSP_RADIO_Init>
 800b068:	4603      	mov	r3, r0
  /* USER CODE BEGIN RBI_Init_2 */
#warning user to provide its board code or to call his board driver functions
  /* USER CODE END RBI_Init_2 */
  return retcode;
#endif  /* USE_BSP_DRIVER  */
}
 800b06a:	4618      	mov	r0, r3
 800b06c:	bd80      	pop	{r7, pc}

0800b06e <RBI_ConfigRFSwitch>:
  return retcode;
#endif  /* USE_BSP_DRIVER */
}

int32_t RBI_ConfigRFSwitch(RBI_Switch_TypeDef Config)
{
 800b06e:	b580      	push	{r7, lr}
 800b070:	b082      	sub	sp, #8
 800b072:	af00      	add	r7, sp, #0
 800b074:	4603      	mov	r3, r0
 800b076:	71fb      	strb	r3, [r7, #7]
   * 1/ For User boards, the BSP/STM32WLxx_Nucleo/ directory can be copied and replaced in the project. The copy must then be updated depending:
   *       on board RF switch configuration (pin control, number of port etc)
   *       on TCXO configuration
   *       on DC/DC configuration
   *       on maximum output power that the board can deliver*/
  return BSP_RADIO_ConfigRFSwitch((BSP_RADIO_Switch_TypeDef) Config);
 800b078:	79fb      	ldrb	r3, [r7, #7]
 800b07a:	4618      	mov	r0, r3
 800b07c:	f7f7 ff3e 	bl	8002efc <BSP_RADIO_ConfigRFSwitch>
 800b080:	4603      	mov	r3, r0
  /* USER CODE BEGIN RBI_ConfigRFSwitch_2 */
#warning user to provide its board code or to call his board driver functions
  /* USER CODE END RBI_ConfigRFSwitch_2 */
  return retcode;
#endif  /* USE_BSP_DRIVER */
}
 800b082:	4618      	mov	r0, r3
 800b084:	3708      	adds	r7, #8
 800b086:	46bd      	mov	sp, r7
 800b088:	bd80      	pop	{r7, pc}

0800b08a <RBI_GetTxConfig>:

int32_t RBI_GetTxConfig(void)
{
 800b08a:	b580      	push	{r7, lr}
 800b08c:	af00      	add	r7, sp, #0
   * 1/ For User boards, the BSP/STM32WLxx_Nucleo/ directory can be copied and replaced in the project. The copy must then be updated depending:
   *       on board RF switch configuration (pin control, number of port etc)
   *       on TCXO configuration
   *       on DC/DC configuration
   *       on maximum output power that the board can deliver*/
  return BSP_RADIO_GetTxConfig();
 800b08e:	f7f7 ff83 	bl	8002f98 <BSP_RADIO_GetTxConfig>
 800b092:	4603      	mov	r3, r0
  /* USER CODE BEGIN RBI_GetTxConfig_2 */
#warning user to provide its board code or to call his board driver functions
  /* USER CODE END RBI_GetTxConfig_2 */
  return retcode;
#endif  /* USE_BSP_DRIVER */
}
 800b094:	4618      	mov	r0, r3
 800b096:	bd80      	pop	{r7, pc}

0800b098 <RBI_IsTCXO>:

int32_t RBI_IsTCXO(void)
{
 800b098:	b580      	push	{r7, lr}
 800b09a:	af00      	add	r7, sp, #0
   * 1/ For User boards, the BSP/STM32WLxx_Nucleo/ directory can be copied and replaced in the project. The copy must then be updated depending:
   *       on board RF switch configuration (pin control, number of port etc)
   *       on TCXO configuration
   *       on DC/DC configuration
   *       on maximum output power that the board can deliver*/
  return BSP_RADIO_IsTCXO();
 800b09c:	f7f7 ff83 	bl	8002fa6 <BSP_RADIO_IsTCXO>
 800b0a0:	4603      	mov	r3, r0
  /* USER CODE BEGIN RBI_IsTCXO_2 */
#warning user to provide its board code or to call his board driver functions
  /* USER CODE END RBI_IsTCXO_2 */
  return retcode;
#endif  /* USE_BSP_DRIVER  */
}
 800b0a2:	4618      	mov	r0, r3
 800b0a4:	bd80      	pop	{r7, pc}

0800b0a6 <RBI_IsDCDC>:

int32_t RBI_IsDCDC(void)
{
 800b0a6:	b580      	push	{r7, lr}
 800b0a8:	af00      	add	r7, sp, #0
   * 1/ For User boards, the BSP/STM32WLxx_Nucleo/ directory can be copied and replaced in the project. The copy must then be updated depending:
   *       on board RF switch configuration (pin control, number of port etc)
   *       on TCXO configuration
   *       on DC/DC configuration
   *       on maximum output power that the board can deliver*/
  return BSP_RADIO_IsDCDC();
 800b0aa:	f7f7 ff83 	bl	8002fb4 <BSP_RADIO_IsDCDC>
 800b0ae:	4603      	mov	r3, r0
  /* USER CODE BEGIN RBI_IsDCDC_2 */
#warning user to provide its board code or to call his board driver functions
  /* USER CODE END RBI_IsDCDC_2 */
  return retcode;
#endif  /* USE_BSP_DRIVER  */
}
 800b0b0:	4618      	mov	r0, r3
 800b0b2:	bd80      	pop	{r7, pc}

0800b0b4 <RBI_GetRFOMaxPowerConfig>:

int32_t RBI_GetRFOMaxPowerConfig(RBI_RFOMaxPowerConfig_TypeDef Config)
{
 800b0b4:	b580      	push	{r7, lr}
 800b0b6:	b082      	sub	sp, #8
 800b0b8:	af00      	add	r7, sp, #0
 800b0ba:	4603      	mov	r3, r0
 800b0bc:	71fb      	strb	r3, [r7, #7]
   * 1/ For User boards, the BSP/STM32WLxx_Nucleo/ directory can be copied and replaced in the project. The copy must then be updated depending:
   *       on board RF switch configuration (pin control, number of port etc)
   *       on TCXO configuration
   *       on DC/DC configuration
   *       on maximum output power that the board can deliver*/
  return BSP_RADIO_GetRFOMaxPowerConfig((BSP_RADIO_RFOMaxPowerConfig_TypeDef) Config);
 800b0be:	79fb      	ldrb	r3, [r7, #7]
 800b0c0:	4618      	mov	r0, r3
 800b0c2:	f7f7 ff7e 	bl	8002fc2 <BSP_RADIO_GetRFOMaxPowerConfig>
 800b0c6:	4603      	mov	r3, r0
    ret = 22; /*dBm*/
  }
  /* USER CODE END RBI_GetRFOMaxPowerConfig_2 */
  return ret;
#endif  /* USE_BSP_DRIVER  */
}
 800b0c8:	4618      	mov	r0, r3
 800b0ca:	3708      	adds	r7, #8
 800b0cc:	46bd      	mov	sp, r7
 800b0ce:	bd80      	pop	{r7, pc}

0800b0d0 <AES_CMAC_Init>:
            ( r )[i] = ( r )[i] ^ ( v )[i]; \
        }                                   \
    } while( 0 )

void AES_CMAC_Init( AES_CMAC_CTX* ctx )
{
 800b0d0:	b580      	push	{r7, lr}
 800b0d2:	b082      	sub	sp, #8
 800b0d4:	af00      	add	r7, sp, #0
 800b0d6:	6078      	str	r0, [r7, #4]
    memset1( ctx->X, 0, sizeof ctx->X );
 800b0d8:	687b      	ldr	r3, [r7, #4]
 800b0da:	33f1      	adds	r3, #241	@ 0xf1
 800b0dc:	2210      	movs	r2, #16
 800b0de:	2100      	movs	r1, #0
 800b0e0:	4618      	mov	r0, r3
 800b0e2:	f00c fcd9 	bl	8017a98 <memset1>
    ctx->M_n = 0;
 800b0e6:	687b      	ldr	r3, [r7, #4]
 800b0e8:	2200      	movs	r2, #0
 800b0ea:	f8c3 2114 	str.w	r2, [r3, #276]	@ 0x114
    memset1( ctx->rijndael.ksch, '\0', 240 );
 800b0ee:	687b      	ldr	r3, [r7, #4]
 800b0f0:	22f0      	movs	r2, #240	@ 0xf0
 800b0f2:	2100      	movs	r1, #0
 800b0f4:	4618      	mov	r0, r3
 800b0f6:	f00c fccf 	bl	8017a98 <memset1>
}
 800b0fa:	bf00      	nop
 800b0fc:	3708      	adds	r7, #8
 800b0fe:	46bd      	mov	sp, r7
 800b100:	bd80      	pop	{r7, pc}

0800b102 <AES_CMAC_SetKey>:

void AES_CMAC_SetKey( AES_CMAC_CTX* ctx, const uint8_t key[AES_CMAC_KEY_LENGTH] )
{
 800b102:	b580      	push	{r7, lr}
 800b104:	b082      	sub	sp, #8
 800b106:	af00      	add	r7, sp, #0
 800b108:	6078      	str	r0, [r7, #4]
 800b10a:	6039      	str	r1, [r7, #0]
    lorawan_aes_set_key( key, AES_CMAC_KEY_LENGTH, &ctx->rijndael );
 800b10c:	687b      	ldr	r3, [r7, #4]
 800b10e:	461a      	mov	r2, r3
 800b110:	2110      	movs	r1, #16
 800b112:	6838      	ldr	r0, [r7, #0]
 800b114:	f000 fe60 	bl	800bdd8 <lorawan_aes_set_key>
}
 800b118:	bf00      	nop
 800b11a:	3708      	adds	r7, #8
 800b11c:	46bd      	mov	sp, r7
 800b11e:	bd80      	pop	{r7, pc}

0800b120 <AES_CMAC_Update>:

void AES_CMAC_Update( AES_CMAC_CTX* ctx, const uint8_t* data, uint32_t len )
{
 800b120:	b580      	push	{r7, lr}
 800b122:	b08c      	sub	sp, #48	@ 0x30
 800b124:	af00      	add	r7, sp, #0
 800b126:	60f8      	str	r0, [r7, #12]
 800b128:	60b9      	str	r1, [r7, #8]
 800b12a:	607a      	str	r2, [r7, #4]
    uint32_t mlen;
    uint8_t  in[16];

    if( ctx->M_n > 0 )
 800b12c:	68fb      	ldr	r3, [r7, #12]
 800b12e:	f8d3 3114 	ldr.w	r3, [r3, #276]	@ 0x114
 800b132:	2b00      	cmp	r3, #0
 800b134:	f000 80a1 	beq.w	800b27a <AES_CMAC_Update+0x15a>
    {
        mlen = MIN( 16 - ctx->M_n, len );
 800b138:	68fb      	ldr	r3, [r7, #12]
 800b13a:	f8d3 3114 	ldr.w	r3, [r3, #276]	@ 0x114
 800b13e:	f1c3 0310 	rsb	r3, r3, #16
 800b142:	687a      	ldr	r2, [r7, #4]
 800b144:	4293      	cmp	r3, r2
 800b146:	bf28      	it	cs
 800b148:	4613      	movcs	r3, r2
 800b14a:	627b      	str	r3, [r7, #36]	@ 0x24
        memcpy1( ctx->M_last + ctx->M_n, data, mlen );
 800b14c:	68fb      	ldr	r3, [r7, #12]
 800b14e:	f203 1201 	addw	r2, r3, #257	@ 0x101
 800b152:	68fb      	ldr	r3, [r7, #12]
 800b154:	f8d3 3114 	ldr.w	r3, [r3, #276]	@ 0x114
 800b158:	4413      	add	r3, r2
 800b15a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800b15c:	b292      	uxth	r2, r2
 800b15e:	68b9      	ldr	r1, [r7, #8]
 800b160:	4618      	mov	r0, r3
 800b162:	f00c fc5e 	bl	8017a22 <memcpy1>
        ctx->M_n += mlen;
 800b166:	68fb      	ldr	r3, [r7, #12]
 800b168:	f8d3 2114 	ldr.w	r2, [r3, #276]	@ 0x114
 800b16c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b16e:	441a      	add	r2, r3
 800b170:	68fb      	ldr	r3, [r7, #12]
 800b172:	f8c3 2114 	str.w	r2, [r3, #276]	@ 0x114
        if( ctx->M_n < 16 || len == mlen )
 800b176:	68fb      	ldr	r3, [r7, #12]
 800b178:	f8d3 3114 	ldr.w	r3, [r3, #276]	@ 0x114
 800b17c:	2b0f      	cmp	r3, #15
 800b17e:	f240 808d 	bls.w	800b29c <AES_CMAC_Update+0x17c>
 800b182:	687a      	ldr	r2, [r7, #4]
 800b184:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b186:	429a      	cmp	r2, r3
 800b188:	f000 8088 	beq.w	800b29c <AES_CMAC_Update+0x17c>
            return;
        XOR( ctx->M_last, ctx->X );
 800b18c:	2300      	movs	r3, #0
 800b18e:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800b190:	e015      	b.n	800b1be <AES_CMAC_Update+0x9e>
 800b192:	68fa      	ldr	r2, [r7, #12]
 800b194:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800b196:	4413      	add	r3, r2
 800b198:	33f1      	adds	r3, #241	@ 0xf1
 800b19a:	781a      	ldrb	r2, [r3, #0]
 800b19c:	68f9      	ldr	r1, [r7, #12]
 800b19e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800b1a0:	440b      	add	r3, r1
 800b1a2:	f203 1301 	addw	r3, r3, #257	@ 0x101
 800b1a6:	781b      	ldrb	r3, [r3, #0]
 800b1a8:	4053      	eors	r3, r2
 800b1aa:	b2d9      	uxtb	r1, r3
 800b1ac:	68fa      	ldr	r2, [r7, #12]
 800b1ae:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800b1b0:	4413      	add	r3, r2
 800b1b2:	33f1      	adds	r3, #241	@ 0xf1
 800b1b4:	460a      	mov	r2, r1
 800b1b6:	701a      	strb	r2, [r3, #0]
 800b1b8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800b1ba:	3301      	adds	r3, #1
 800b1bc:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800b1be:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800b1c0:	2b0f      	cmp	r3, #15
 800b1c2:	dde6      	ble.n	800b192 <AES_CMAC_Update+0x72>

        memcpy1( in, &ctx->X[0], 16 );  // Otherwise it does not look good
 800b1c4:	68fb      	ldr	r3, [r7, #12]
 800b1c6:	f103 01f1 	add.w	r1, r3, #241	@ 0xf1
 800b1ca:	f107 0314 	add.w	r3, r7, #20
 800b1ce:	2210      	movs	r2, #16
 800b1d0:	4618      	mov	r0, r3
 800b1d2:	f00c fc26 	bl	8017a22 <memcpy1>
        lorawan_aes_encrypt( in, in, &ctx->rijndael );
 800b1d6:	68fa      	ldr	r2, [r7, #12]
 800b1d8:	f107 0114 	add.w	r1, r7, #20
 800b1dc:	f107 0314 	add.w	r3, r7, #20
 800b1e0:	4618      	mov	r0, r3
 800b1e2:	f000 fed7 	bl	800bf94 <lorawan_aes_encrypt>
        memcpy1( &ctx->X[0], in, 16 );
 800b1e6:	68fb      	ldr	r3, [r7, #12]
 800b1e8:	33f1      	adds	r3, #241	@ 0xf1
 800b1ea:	f107 0114 	add.w	r1, r7, #20
 800b1ee:	2210      	movs	r2, #16
 800b1f0:	4618      	mov	r0, r3
 800b1f2:	f00c fc16 	bl	8017a22 <memcpy1>

        data += mlen;
 800b1f6:	68ba      	ldr	r2, [r7, #8]
 800b1f8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b1fa:	4413      	add	r3, r2
 800b1fc:	60bb      	str	r3, [r7, #8]
        len -= mlen;
 800b1fe:	687a      	ldr	r2, [r7, #4]
 800b200:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b202:	1ad3      	subs	r3, r2, r3
 800b204:	607b      	str	r3, [r7, #4]
    }
    while( len > 16 )
 800b206:	e038      	b.n	800b27a <AES_CMAC_Update+0x15a>
    { /* not last block */

        XOR( data, ctx->X );
 800b208:	2300      	movs	r3, #0
 800b20a:	62bb      	str	r3, [r7, #40]	@ 0x28
 800b20c:	e013      	b.n	800b236 <AES_CMAC_Update+0x116>
 800b20e:	68fa      	ldr	r2, [r7, #12]
 800b210:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800b212:	4413      	add	r3, r2
 800b214:	33f1      	adds	r3, #241	@ 0xf1
 800b216:	781a      	ldrb	r2, [r3, #0]
 800b218:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800b21a:	68b9      	ldr	r1, [r7, #8]
 800b21c:	440b      	add	r3, r1
 800b21e:	781b      	ldrb	r3, [r3, #0]
 800b220:	4053      	eors	r3, r2
 800b222:	b2d9      	uxtb	r1, r3
 800b224:	68fa      	ldr	r2, [r7, #12]
 800b226:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800b228:	4413      	add	r3, r2
 800b22a:	33f1      	adds	r3, #241	@ 0xf1
 800b22c:	460a      	mov	r2, r1
 800b22e:	701a      	strb	r2, [r3, #0]
 800b230:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800b232:	3301      	adds	r3, #1
 800b234:	62bb      	str	r3, [r7, #40]	@ 0x28
 800b236:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800b238:	2b0f      	cmp	r3, #15
 800b23a:	dde8      	ble.n	800b20e <AES_CMAC_Update+0xee>

        memcpy1( in, &ctx->X[0], 16 );  // Otherwise it does not look good
 800b23c:	68fb      	ldr	r3, [r7, #12]
 800b23e:	f103 01f1 	add.w	r1, r3, #241	@ 0xf1
 800b242:	f107 0314 	add.w	r3, r7, #20
 800b246:	2210      	movs	r2, #16
 800b248:	4618      	mov	r0, r3
 800b24a:	f00c fbea 	bl	8017a22 <memcpy1>
        lorawan_aes_encrypt( in, in, &ctx->rijndael );
 800b24e:	68fa      	ldr	r2, [r7, #12]
 800b250:	f107 0114 	add.w	r1, r7, #20
 800b254:	f107 0314 	add.w	r3, r7, #20
 800b258:	4618      	mov	r0, r3
 800b25a:	f000 fe9b 	bl	800bf94 <lorawan_aes_encrypt>
        memcpy1( &ctx->X[0], in, 16 );
 800b25e:	68fb      	ldr	r3, [r7, #12]
 800b260:	33f1      	adds	r3, #241	@ 0xf1
 800b262:	f107 0114 	add.w	r1, r7, #20
 800b266:	2210      	movs	r2, #16
 800b268:	4618      	mov	r0, r3
 800b26a:	f00c fbda 	bl	8017a22 <memcpy1>

        data += 16;
 800b26e:	68bb      	ldr	r3, [r7, #8]
 800b270:	3310      	adds	r3, #16
 800b272:	60bb      	str	r3, [r7, #8]
        len -= 16;
 800b274:	687b      	ldr	r3, [r7, #4]
 800b276:	3b10      	subs	r3, #16
 800b278:	607b      	str	r3, [r7, #4]
    while( len > 16 )
 800b27a:	687b      	ldr	r3, [r7, #4]
 800b27c:	2b10      	cmp	r3, #16
 800b27e:	d8c3      	bhi.n	800b208 <AES_CMAC_Update+0xe8>
    }
    /* potential last block, save it */
    memcpy1( ctx->M_last, data, len );
 800b280:	68fb      	ldr	r3, [r7, #12]
 800b282:	f203 1301 	addw	r3, r3, #257	@ 0x101
 800b286:	687a      	ldr	r2, [r7, #4]
 800b288:	b292      	uxth	r2, r2
 800b28a:	68b9      	ldr	r1, [r7, #8]
 800b28c:	4618      	mov	r0, r3
 800b28e:	f00c fbc8 	bl	8017a22 <memcpy1>
    ctx->M_n = len;
 800b292:	68fb      	ldr	r3, [r7, #12]
 800b294:	687a      	ldr	r2, [r7, #4]
 800b296:	f8c3 2114 	str.w	r2, [r3, #276]	@ 0x114
 800b29a:	e000      	b.n	800b29e <AES_CMAC_Update+0x17e>
            return;
 800b29c:	bf00      	nop
}
 800b29e:	3730      	adds	r7, #48	@ 0x30
 800b2a0:	46bd      	mov	sp, r7
 800b2a2:	bd80      	pop	{r7, pc}

0800b2a4 <AES_CMAC_Final>:

void AES_CMAC_Final( uint8_t digest[AES_CMAC_DIGEST_LENGTH], AES_CMAC_CTX* ctx )
{
 800b2a4:	b580      	push	{r7, lr}
 800b2a6:	b092      	sub	sp, #72	@ 0x48
 800b2a8:	af00      	add	r7, sp, #0
 800b2aa:	6078      	str	r0, [r7, #4]
 800b2ac:	6039      	str	r1, [r7, #0]
    uint8_t K[16];
    uint8_t in[16];
    /* generate subkey K1 */
    memset1( K, '\0', 16 );
 800b2ae:	f107 031c 	add.w	r3, r7, #28
 800b2b2:	2210      	movs	r2, #16
 800b2b4:	2100      	movs	r1, #0
 800b2b6:	4618      	mov	r0, r3
 800b2b8:	f00c fbee 	bl	8017a98 <memset1>

    lorawan_aes_encrypt( K, K, &ctx->rijndael );
 800b2bc:	683a      	ldr	r2, [r7, #0]
 800b2be:	f107 011c 	add.w	r1, r7, #28
 800b2c2:	f107 031c 	add.w	r3, r7, #28
 800b2c6:	4618      	mov	r0, r3
 800b2c8:	f000 fe64 	bl	800bf94 <lorawan_aes_encrypt>

    if( K[0] & 0x80 )
 800b2cc:	7f3b      	ldrb	r3, [r7, #28]
 800b2ce:	b25b      	sxtb	r3, r3
 800b2d0:	2b00      	cmp	r3, #0
 800b2d2:	da31      	bge.n	800b338 <AES_CMAC_Final+0x94>
    {
        LSHIFT( K, K );
 800b2d4:	2300      	movs	r3, #0
 800b2d6:	647b      	str	r3, [r7, #68]	@ 0x44
 800b2d8:	e01c      	b.n	800b314 <AES_CMAC_Final+0x70>
 800b2da:	f107 021c 	add.w	r2, r7, #28
 800b2de:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800b2e0:	4413      	add	r3, r2
 800b2e2:	781b      	ldrb	r3, [r3, #0]
 800b2e4:	b25b      	sxtb	r3, r3
 800b2e6:	005b      	lsls	r3, r3, #1
 800b2e8:	b25a      	sxtb	r2, r3
 800b2ea:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800b2ec:	3301      	adds	r3, #1
 800b2ee:	3348      	adds	r3, #72	@ 0x48
 800b2f0:	443b      	add	r3, r7
 800b2f2:	f813 3c2c 	ldrb.w	r3, [r3, #-44]
 800b2f6:	09db      	lsrs	r3, r3, #7
 800b2f8:	b2db      	uxtb	r3, r3
 800b2fa:	b25b      	sxtb	r3, r3
 800b2fc:	4313      	orrs	r3, r2
 800b2fe:	b25b      	sxtb	r3, r3
 800b300:	b2d9      	uxtb	r1, r3
 800b302:	f107 021c 	add.w	r2, r7, #28
 800b306:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800b308:	4413      	add	r3, r2
 800b30a:	460a      	mov	r2, r1
 800b30c:	701a      	strb	r2, [r3, #0]
 800b30e:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800b310:	3301      	adds	r3, #1
 800b312:	647b      	str	r3, [r7, #68]	@ 0x44
 800b314:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800b316:	2b0e      	cmp	r3, #14
 800b318:	dddf      	ble.n	800b2da <AES_CMAC_Final+0x36>
 800b31a:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 800b31e:	005b      	lsls	r3, r3, #1
 800b320:	b2db      	uxtb	r3, r3
 800b322:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
        K[15] ^= 0x87;
 800b326:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 800b32a:	f083 0378 	eor.w	r3, r3, #120	@ 0x78
 800b32e:	43db      	mvns	r3, r3
 800b330:	b2db      	uxtb	r3, r3
 800b332:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800b336:	e028      	b.n	800b38a <AES_CMAC_Final+0xe6>
    }
    else
        LSHIFT( K, K );
 800b338:	2300      	movs	r3, #0
 800b33a:	643b      	str	r3, [r7, #64]	@ 0x40
 800b33c:	e01c      	b.n	800b378 <AES_CMAC_Final+0xd4>
 800b33e:	f107 021c 	add.w	r2, r7, #28
 800b342:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800b344:	4413      	add	r3, r2
 800b346:	781b      	ldrb	r3, [r3, #0]
 800b348:	b25b      	sxtb	r3, r3
 800b34a:	005b      	lsls	r3, r3, #1
 800b34c:	b25a      	sxtb	r2, r3
 800b34e:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800b350:	3301      	adds	r3, #1
 800b352:	3348      	adds	r3, #72	@ 0x48
 800b354:	443b      	add	r3, r7
 800b356:	f813 3c2c 	ldrb.w	r3, [r3, #-44]
 800b35a:	09db      	lsrs	r3, r3, #7
 800b35c:	b2db      	uxtb	r3, r3
 800b35e:	b25b      	sxtb	r3, r3
 800b360:	4313      	orrs	r3, r2
 800b362:	b25b      	sxtb	r3, r3
 800b364:	b2d9      	uxtb	r1, r3
 800b366:	f107 021c 	add.w	r2, r7, #28
 800b36a:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800b36c:	4413      	add	r3, r2
 800b36e:	460a      	mov	r2, r1
 800b370:	701a      	strb	r2, [r3, #0]
 800b372:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800b374:	3301      	adds	r3, #1
 800b376:	643b      	str	r3, [r7, #64]	@ 0x40
 800b378:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800b37a:	2b0e      	cmp	r3, #14
 800b37c:	dddf      	ble.n	800b33e <AES_CMAC_Final+0x9a>
 800b37e:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 800b382:	005b      	lsls	r3, r3, #1
 800b384:	b2db      	uxtb	r3, r3
 800b386:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b

    if( ctx->M_n == 16 )
 800b38a:	683b      	ldr	r3, [r7, #0]
 800b38c:	f8d3 3114 	ldr.w	r3, [r3, #276]	@ 0x114
 800b390:	2b10      	cmp	r3, #16
 800b392:	d11d      	bne.n	800b3d0 <AES_CMAC_Final+0x12c>
    {
        /* last block was a complete block */
        XOR( K, ctx->M_last );
 800b394:	2300      	movs	r3, #0
 800b396:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800b398:	e016      	b.n	800b3c8 <AES_CMAC_Final+0x124>
 800b39a:	683a      	ldr	r2, [r7, #0]
 800b39c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800b39e:	4413      	add	r3, r2
 800b3a0:	f203 1301 	addw	r3, r3, #257	@ 0x101
 800b3a4:	781a      	ldrb	r2, [r3, #0]
 800b3a6:	f107 011c 	add.w	r1, r7, #28
 800b3aa:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800b3ac:	440b      	add	r3, r1
 800b3ae:	781b      	ldrb	r3, [r3, #0]
 800b3b0:	4053      	eors	r3, r2
 800b3b2:	b2d9      	uxtb	r1, r3
 800b3b4:	683a      	ldr	r2, [r7, #0]
 800b3b6:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800b3b8:	4413      	add	r3, r2
 800b3ba:	f203 1301 	addw	r3, r3, #257	@ 0x101
 800b3be:	460a      	mov	r2, r1
 800b3c0:	701a      	strb	r2, [r3, #0]
 800b3c2:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800b3c4:	3301      	adds	r3, #1
 800b3c6:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800b3c8:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800b3ca:	2b0f      	cmp	r3, #15
 800b3cc:	dde5      	ble.n	800b39a <AES_CMAC_Final+0xf6>
 800b3ce:	e098      	b.n	800b502 <AES_CMAC_Final+0x25e>
    }
    else
    {
        /* generate subkey K2 */
        if( K[0] & 0x80 )
 800b3d0:	7f3b      	ldrb	r3, [r7, #28]
 800b3d2:	b25b      	sxtb	r3, r3
 800b3d4:	2b00      	cmp	r3, #0
 800b3d6:	da31      	bge.n	800b43c <AES_CMAC_Final+0x198>
        {
            LSHIFT( K, K );
 800b3d8:	2300      	movs	r3, #0
 800b3da:	63bb      	str	r3, [r7, #56]	@ 0x38
 800b3dc:	e01c      	b.n	800b418 <AES_CMAC_Final+0x174>
 800b3de:	f107 021c 	add.w	r2, r7, #28
 800b3e2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800b3e4:	4413      	add	r3, r2
 800b3e6:	781b      	ldrb	r3, [r3, #0]
 800b3e8:	b25b      	sxtb	r3, r3
 800b3ea:	005b      	lsls	r3, r3, #1
 800b3ec:	b25a      	sxtb	r2, r3
 800b3ee:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800b3f0:	3301      	adds	r3, #1
 800b3f2:	3348      	adds	r3, #72	@ 0x48
 800b3f4:	443b      	add	r3, r7
 800b3f6:	f813 3c2c 	ldrb.w	r3, [r3, #-44]
 800b3fa:	09db      	lsrs	r3, r3, #7
 800b3fc:	b2db      	uxtb	r3, r3
 800b3fe:	b25b      	sxtb	r3, r3
 800b400:	4313      	orrs	r3, r2
 800b402:	b25b      	sxtb	r3, r3
 800b404:	b2d9      	uxtb	r1, r3
 800b406:	f107 021c 	add.w	r2, r7, #28
 800b40a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800b40c:	4413      	add	r3, r2
 800b40e:	460a      	mov	r2, r1
 800b410:	701a      	strb	r2, [r3, #0]
 800b412:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800b414:	3301      	adds	r3, #1
 800b416:	63bb      	str	r3, [r7, #56]	@ 0x38
 800b418:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800b41a:	2b0e      	cmp	r3, #14
 800b41c:	dddf      	ble.n	800b3de <AES_CMAC_Final+0x13a>
 800b41e:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 800b422:	005b      	lsls	r3, r3, #1
 800b424:	b2db      	uxtb	r3, r3
 800b426:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
            K[15] ^= 0x87;
 800b42a:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 800b42e:	f083 0378 	eor.w	r3, r3, #120	@ 0x78
 800b432:	43db      	mvns	r3, r3
 800b434:	b2db      	uxtb	r3, r3
 800b436:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800b43a:	e028      	b.n	800b48e <AES_CMAC_Final+0x1ea>
        }
        else
            LSHIFT( K, K );
 800b43c:	2300      	movs	r3, #0
 800b43e:	637b      	str	r3, [r7, #52]	@ 0x34
 800b440:	e01c      	b.n	800b47c <AES_CMAC_Final+0x1d8>
 800b442:	f107 021c 	add.w	r2, r7, #28
 800b446:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800b448:	4413      	add	r3, r2
 800b44a:	781b      	ldrb	r3, [r3, #0]
 800b44c:	b25b      	sxtb	r3, r3
 800b44e:	005b      	lsls	r3, r3, #1
 800b450:	b25a      	sxtb	r2, r3
 800b452:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800b454:	3301      	adds	r3, #1
 800b456:	3348      	adds	r3, #72	@ 0x48
 800b458:	443b      	add	r3, r7
 800b45a:	f813 3c2c 	ldrb.w	r3, [r3, #-44]
 800b45e:	09db      	lsrs	r3, r3, #7
 800b460:	b2db      	uxtb	r3, r3
 800b462:	b25b      	sxtb	r3, r3
 800b464:	4313      	orrs	r3, r2
 800b466:	b25b      	sxtb	r3, r3
 800b468:	b2d9      	uxtb	r1, r3
 800b46a:	f107 021c 	add.w	r2, r7, #28
 800b46e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800b470:	4413      	add	r3, r2
 800b472:	460a      	mov	r2, r1
 800b474:	701a      	strb	r2, [r3, #0]
 800b476:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800b478:	3301      	adds	r3, #1
 800b47a:	637b      	str	r3, [r7, #52]	@ 0x34
 800b47c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800b47e:	2b0e      	cmp	r3, #14
 800b480:	dddf      	ble.n	800b442 <AES_CMAC_Final+0x19e>
 800b482:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 800b486:	005b      	lsls	r3, r3, #1
 800b488:	b2db      	uxtb	r3, r3
 800b48a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b

        /* padding(M_last) */
        ctx->M_last[ctx->M_n] = 0x80;
 800b48e:	683b      	ldr	r3, [r7, #0]
 800b490:	f8d3 3114 	ldr.w	r3, [r3, #276]	@ 0x114
 800b494:	683a      	ldr	r2, [r7, #0]
 800b496:	4413      	add	r3, r2
 800b498:	2280      	movs	r2, #128	@ 0x80
 800b49a:	f883 2101 	strb.w	r2, [r3, #257]	@ 0x101
        while( ++ctx->M_n < 16 )
 800b49e:	e007      	b.n	800b4b0 <AES_CMAC_Final+0x20c>
            ctx->M_last[ctx->M_n] = 0;
 800b4a0:	683b      	ldr	r3, [r7, #0]
 800b4a2:	f8d3 3114 	ldr.w	r3, [r3, #276]	@ 0x114
 800b4a6:	683a      	ldr	r2, [r7, #0]
 800b4a8:	4413      	add	r3, r2
 800b4aa:	2200      	movs	r2, #0
 800b4ac:	f883 2101 	strb.w	r2, [r3, #257]	@ 0x101
        while( ++ctx->M_n < 16 )
 800b4b0:	683b      	ldr	r3, [r7, #0]
 800b4b2:	f8d3 3114 	ldr.w	r3, [r3, #276]	@ 0x114
 800b4b6:	1c5a      	adds	r2, r3, #1
 800b4b8:	683b      	ldr	r3, [r7, #0]
 800b4ba:	f8c3 2114 	str.w	r2, [r3, #276]	@ 0x114
 800b4be:	683b      	ldr	r3, [r7, #0]
 800b4c0:	f8d3 3114 	ldr.w	r3, [r3, #276]	@ 0x114
 800b4c4:	2b0f      	cmp	r3, #15
 800b4c6:	d9eb      	bls.n	800b4a0 <AES_CMAC_Final+0x1fc>

        XOR( K, ctx->M_last );
 800b4c8:	2300      	movs	r3, #0
 800b4ca:	633b      	str	r3, [r7, #48]	@ 0x30
 800b4cc:	e016      	b.n	800b4fc <AES_CMAC_Final+0x258>
 800b4ce:	683a      	ldr	r2, [r7, #0]
 800b4d0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b4d2:	4413      	add	r3, r2
 800b4d4:	f203 1301 	addw	r3, r3, #257	@ 0x101
 800b4d8:	781a      	ldrb	r2, [r3, #0]
 800b4da:	f107 011c 	add.w	r1, r7, #28
 800b4de:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b4e0:	440b      	add	r3, r1
 800b4e2:	781b      	ldrb	r3, [r3, #0]
 800b4e4:	4053      	eors	r3, r2
 800b4e6:	b2d9      	uxtb	r1, r3
 800b4e8:	683a      	ldr	r2, [r7, #0]
 800b4ea:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b4ec:	4413      	add	r3, r2
 800b4ee:	f203 1301 	addw	r3, r3, #257	@ 0x101
 800b4f2:	460a      	mov	r2, r1
 800b4f4:	701a      	strb	r2, [r3, #0]
 800b4f6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b4f8:	3301      	adds	r3, #1
 800b4fa:	633b      	str	r3, [r7, #48]	@ 0x30
 800b4fc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b4fe:	2b0f      	cmp	r3, #15
 800b500:	dde5      	ble.n	800b4ce <AES_CMAC_Final+0x22a>
    }
    XOR( ctx->M_last, ctx->X );
 800b502:	2300      	movs	r3, #0
 800b504:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800b506:	e015      	b.n	800b534 <AES_CMAC_Final+0x290>
 800b508:	683a      	ldr	r2, [r7, #0]
 800b50a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800b50c:	4413      	add	r3, r2
 800b50e:	33f1      	adds	r3, #241	@ 0xf1
 800b510:	781a      	ldrb	r2, [r3, #0]
 800b512:	6839      	ldr	r1, [r7, #0]
 800b514:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800b516:	440b      	add	r3, r1
 800b518:	f203 1301 	addw	r3, r3, #257	@ 0x101
 800b51c:	781b      	ldrb	r3, [r3, #0]
 800b51e:	4053      	eors	r3, r2
 800b520:	b2d9      	uxtb	r1, r3
 800b522:	683a      	ldr	r2, [r7, #0]
 800b524:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800b526:	4413      	add	r3, r2
 800b528:	33f1      	adds	r3, #241	@ 0xf1
 800b52a:	460a      	mov	r2, r1
 800b52c:	701a      	strb	r2, [r3, #0]
 800b52e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800b530:	3301      	adds	r3, #1
 800b532:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800b534:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800b536:	2b0f      	cmp	r3, #15
 800b538:	dde6      	ble.n	800b508 <AES_CMAC_Final+0x264>

    memcpy1( in, &ctx->X[0], 16 );  // Otherwise it does not look good
 800b53a:	683b      	ldr	r3, [r7, #0]
 800b53c:	f103 01f1 	add.w	r1, r3, #241	@ 0xf1
 800b540:	f107 030c 	add.w	r3, r7, #12
 800b544:	2210      	movs	r2, #16
 800b546:	4618      	mov	r0, r3
 800b548:	f00c fa6b 	bl	8017a22 <memcpy1>
    lorawan_aes_encrypt( in, digest, &ctx->rijndael );
 800b54c:	683a      	ldr	r2, [r7, #0]
 800b54e:	f107 030c 	add.w	r3, r7, #12
 800b552:	6879      	ldr	r1, [r7, #4]
 800b554:	4618      	mov	r0, r3
 800b556:	f000 fd1d 	bl	800bf94 <lorawan_aes_encrypt>
    memset1( K, 0, sizeof K );
 800b55a:	f107 031c 	add.w	r3, r7, #28
 800b55e:	2210      	movs	r2, #16
 800b560:	2100      	movs	r1, #0
 800b562:	4618      	mov	r0, r3
 800b564:	f00c fa98 	bl	8017a98 <memset1>
}
 800b568:	bf00      	nop
 800b56a:	3748      	adds	r7, #72	@ 0x48
 800b56c:	46bd      	mov	sp, r7
 800b56e:	bd80      	pop	{r7, pc}

0800b570 <copy_block>:
#  define block_copy_nn(d, s, l)    copy_block_nn(d, s, l)
#  define block_copy(d, s)          copy_block(d, s)
#endif

static void copy_block( void *d, const void *s )
{
 800b570:	b480      	push	{r7}
 800b572:	b083      	sub	sp, #12
 800b574:	af00      	add	r7, sp, #0
 800b576:	6078      	str	r0, [r7, #4]
 800b578:	6039      	str	r1, [r7, #0]
    ((uint32_t*)d)[ 0] = ((uint32_t*)s)[ 0];
    ((uint32_t*)d)[ 1] = ((uint32_t*)s)[ 1];
    ((uint32_t*)d)[ 2] = ((uint32_t*)s)[ 2];
    ((uint32_t*)d)[ 3] = ((uint32_t*)s)[ 3];
#else
    ((uint8_t*)d)[ 0] = ((uint8_t*)s)[ 0];
 800b57a:	683b      	ldr	r3, [r7, #0]
 800b57c:	781a      	ldrb	r2, [r3, #0]
 800b57e:	687b      	ldr	r3, [r7, #4]
 800b580:	701a      	strb	r2, [r3, #0]
    ((uint8_t*)d)[ 1] = ((uint8_t*)s)[ 1];
 800b582:	687b      	ldr	r3, [r7, #4]
 800b584:	3301      	adds	r3, #1
 800b586:	683a      	ldr	r2, [r7, #0]
 800b588:	7852      	ldrb	r2, [r2, #1]
 800b58a:	701a      	strb	r2, [r3, #0]
    ((uint8_t*)d)[ 2] = ((uint8_t*)s)[ 2];
 800b58c:	687b      	ldr	r3, [r7, #4]
 800b58e:	3302      	adds	r3, #2
 800b590:	683a      	ldr	r2, [r7, #0]
 800b592:	7892      	ldrb	r2, [r2, #2]
 800b594:	701a      	strb	r2, [r3, #0]
    ((uint8_t*)d)[ 3] = ((uint8_t*)s)[ 3];
 800b596:	687b      	ldr	r3, [r7, #4]
 800b598:	3303      	adds	r3, #3
 800b59a:	683a      	ldr	r2, [r7, #0]
 800b59c:	78d2      	ldrb	r2, [r2, #3]
 800b59e:	701a      	strb	r2, [r3, #0]
    ((uint8_t*)d)[ 4] = ((uint8_t*)s)[ 4];
 800b5a0:	687b      	ldr	r3, [r7, #4]
 800b5a2:	3304      	adds	r3, #4
 800b5a4:	683a      	ldr	r2, [r7, #0]
 800b5a6:	7912      	ldrb	r2, [r2, #4]
 800b5a8:	701a      	strb	r2, [r3, #0]
    ((uint8_t*)d)[ 5] = ((uint8_t*)s)[ 5];
 800b5aa:	687b      	ldr	r3, [r7, #4]
 800b5ac:	3305      	adds	r3, #5
 800b5ae:	683a      	ldr	r2, [r7, #0]
 800b5b0:	7952      	ldrb	r2, [r2, #5]
 800b5b2:	701a      	strb	r2, [r3, #0]
    ((uint8_t*)d)[ 6] = ((uint8_t*)s)[ 6];
 800b5b4:	687b      	ldr	r3, [r7, #4]
 800b5b6:	3306      	adds	r3, #6
 800b5b8:	683a      	ldr	r2, [r7, #0]
 800b5ba:	7992      	ldrb	r2, [r2, #6]
 800b5bc:	701a      	strb	r2, [r3, #0]
    ((uint8_t*)d)[ 7] = ((uint8_t*)s)[ 7];
 800b5be:	687b      	ldr	r3, [r7, #4]
 800b5c0:	3307      	adds	r3, #7
 800b5c2:	683a      	ldr	r2, [r7, #0]
 800b5c4:	79d2      	ldrb	r2, [r2, #7]
 800b5c6:	701a      	strb	r2, [r3, #0]
    ((uint8_t*)d)[ 8] = ((uint8_t*)s)[ 8];
 800b5c8:	687b      	ldr	r3, [r7, #4]
 800b5ca:	3308      	adds	r3, #8
 800b5cc:	683a      	ldr	r2, [r7, #0]
 800b5ce:	7a12      	ldrb	r2, [r2, #8]
 800b5d0:	701a      	strb	r2, [r3, #0]
    ((uint8_t*)d)[ 9] = ((uint8_t*)s)[ 9];
 800b5d2:	687b      	ldr	r3, [r7, #4]
 800b5d4:	3309      	adds	r3, #9
 800b5d6:	683a      	ldr	r2, [r7, #0]
 800b5d8:	7a52      	ldrb	r2, [r2, #9]
 800b5da:	701a      	strb	r2, [r3, #0]
    ((uint8_t*)d)[10] = ((uint8_t*)s)[10];
 800b5dc:	687b      	ldr	r3, [r7, #4]
 800b5de:	330a      	adds	r3, #10
 800b5e0:	683a      	ldr	r2, [r7, #0]
 800b5e2:	7a92      	ldrb	r2, [r2, #10]
 800b5e4:	701a      	strb	r2, [r3, #0]
    ((uint8_t*)d)[11] = ((uint8_t*)s)[11];
 800b5e6:	687b      	ldr	r3, [r7, #4]
 800b5e8:	330b      	adds	r3, #11
 800b5ea:	683a      	ldr	r2, [r7, #0]
 800b5ec:	7ad2      	ldrb	r2, [r2, #11]
 800b5ee:	701a      	strb	r2, [r3, #0]
    ((uint8_t*)d)[12] = ((uint8_t*)s)[12];
 800b5f0:	687b      	ldr	r3, [r7, #4]
 800b5f2:	330c      	adds	r3, #12
 800b5f4:	683a      	ldr	r2, [r7, #0]
 800b5f6:	7b12      	ldrb	r2, [r2, #12]
 800b5f8:	701a      	strb	r2, [r3, #0]
    ((uint8_t*)d)[13] = ((uint8_t*)s)[13];
 800b5fa:	687b      	ldr	r3, [r7, #4]
 800b5fc:	330d      	adds	r3, #13
 800b5fe:	683a      	ldr	r2, [r7, #0]
 800b600:	7b52      	ldrb	r2, [r2, #13]
 800b602:	701a      	strb	r2, [r3, #0]
    ((uint8_t*)d)[14] = ((uint8_t*)s)[14];
 800b604:	687b      	ldr	r3, [r7, #4]
 800b606:	330e      	adds	r3, #14
 800b608:	683a      	ldr	r2, [r7, #0]
 800b60a:	7b92      	ldrb	r2, [r2, #14]
 800b60c:	701a      	strb	r2, [r3, #0]
    ((uint8_t*)d)[15] = ((uint8_t*)s)[15];
 800b60e:	687b      	ldr	r3, [r7, #4]
 800b610:	330f      	adds	r3, #15
 800b612:	683a      	ldr	r2, [r7, #0]
 800b614:	7bd2      	ldrb	r2, [r2, #15]
 800b616:	701a      	strb	r2, [r3, #0]
#endif
}
 800b618:	bf00      	nop
 800b61a:	370c      	adds	r7, #12
 800b61c:	46bd      	mov	sp, r7
 800b61e:	bc80      	pop	{r7}
 800b620:	4770      	bx	lr

0800b622 <copy_block_nn>:

static void copy_block_nn( uint8_t * d, const uint8_t *s, uint8_t nn )
{
 800b622:	b480      	push	{r7}
 800b624:	b085      	sub	sp, #20
 800b626:	af00      	add	r7, sp, #0
 800b628:	60f8      	str	r0, [r7, #12]
 800b62a:	60b9      	str	r1, [r7, #8]
 800b62c:	4613      	mov	r3, r2
 800b62e:	71fb      	strb	r3, [r7, #7]
    while( nn-- )
 800b630:	e007      	b.n	800b642 <copy_block_nn+0x20>
        //*((uint8_t*)d)++ = *((uint8_t*)s)++;
        *d++ = *s++;
 800b632:	68ba      	ldr	r2, [r7, #8]
 800b634:	1c53      	adds	r3, r2, #1
 800b636:	60bb      	str	r3, [r7, #8]
 800b638:	68fb      	ldr	r3, [r7, #12]
 800b63a:	1c59      	adds	r1, r3, #1
 800b63c:	60f9      	str	r1, [r7, #12]
 800b63e:	7812      	ldrb	r2, [r2, #0]
 800b640:	701a      	strb	r2, [r3, #0]
    while( nn-- )
 800b642:	79fb      	ldrb	r3, [r7, #7]
 800b644:	1e5a      	subs	r2, r3, #1
 800b646:	71fa      	strb	r2, [r7, #7]
 800b648:	2b00      	cmp	r3, #0
 800b64a:	d1f2      	bne.n	800b632 <copy_block_nn+0x10>
}
 800b64c:	bf00      	nop
 800b64e:	bf00      	nop
 800b650:	3714      	adds	r7, #20
 800b652:	46bd      	mov	sp, r7
 800b654:	bc80      	pop	{r7}
 800b656:	4770      	bx	lr

0800b658 <xor_block>:

static void xor_block( void *d, const void *s )
{
 800b658:	b480      	push	{r7}
 800b65a:	b083      	sub	sp, #12
 800b65c:	af00      	add	r7, sp, #0
 800b65e:	6078      	str	r0, [r7, #4]
 800b660:	6039      	str	r1, [r7, #0]
    ((uint32_t*)d)[ 0] ^= ((uint32_t*)s)[ 0];
    ((uint32_t*)d)[ 1] ^= ((uint32_t*)s)[ 1];
    ((uint32_t*)d)[ 2] ^= ((uint32_t*)s)[ 2];
    ((uint32_t*)d)[ 3] ^= ((uint32_t*)s)[ 3];
#else
    ((uint8_t*)d)[ 0] ^= ((uint8_t*)s)[ 0];
 800b662:	687b      	ldr	r3, [r7, #4]
 800b664:	781a      	ldrb	r2, [r3, #0]
 800b666:	683b      	ldr	r3, [r7, #0]
 800b668:	781b      	ldrb	r3, [r3, #0]
 800b66a:	4053      	eors	r3, r2
 800b66c:	b2da      	uxtb	r2, r3
 800b66e:	687b      	ldr	r3, [r7, #4]
 800b670:	701a      	strb	r2, [r3, #0]
    ((uint8_t*)d)[ 1] ^= ((uint8_t*)s)[ 1];
 800b672:	687b      	ldr	r3, [r7, #4]
 800b674:	3301      	adds	r3, #1
 800b676:	7819      	ldrb	r1, [r3, #0]
 800b678:	683b      	ldr	r3, [r7, #0]
 800b67a:	3301      	adds	r3, #1
 800b67c:	781a      	ldrb	r2, [r3, #0]
 800b67e:	687b      	ldr	r3, [r7, #4]
 800b680:	3301      	adds	r3, #1
 800b682:	404a      	eors	r2, r1
 800b684:	b2d2      	uxtb	r2, r2
 800b686:	701a      	strb	r2, [r3, #0]
    ((uint8_t*)d)[ 2] ^= ((uint8_t*)s)[ 2];
 800b688:	687b      	ldr	r3, [r7, #4]
 800b68a:	3302      	adds	r3, #2
 800b68c:	7819      	ldrb	r1, [r3, #0]
 800b68e:	683b      	ldr	r3, [r7, #0]
 800b690:	3302      	adds	r3, #2
 800b692:	781a      	ldrb	r2, [r3, #0]
 800b694:	687b      	ldr	r3, [r7, #4]
 800b696:	3302      	adds	r3, #2
 800b698:	404a      	eors	r2, r1
 800b69a:	b2d2      	uxtb	r2, r2
 800b69c:	701a      	strb	r2, [r3, #0]
    ((uint8_t*)d)[ 3] ^= ((uint8_t*)s)[ 3];
 800b69e:	687b      	ldr	r3, [r7, #4]
 800b6a0:	3303      	adds	r3, #3
 800b6a2:	7819      	ldrb	r1, [r3, #0]
 800b6a4:	683b      	ldr	r3, [r7, #0]
 800b6a6:	3303      	adds	r3, #3
 800b6a8:	781a      	ldrb	r2, [r3, #0]
 800b6aa:	687b      	ldr	r3, [r7, #4]
 800b6ac:	3303      	adds	r3, #3
 800b6ae:	404a      	eors	r2, r1
 800b6b0:	b2d2      	uxtb	r2, r2
 800b6b2:	701a      	strb	r2, [r3, #0]
    ((uint8_t*)d)[ 4] ^= ((uint8_t*)s)[ 4];
 800b6b4:	687b      	ldr	r3, [r7, #4]
 800b6b6:	3304      	adds	r3, #4
 800b6b8:	7819      	ldrb	r1, [r3, #0]
 800b6ba:	683b      	ldr	r3, [r7, #0]
 800b6bc:	3304      	adds	r3, #4
 800b6be:	781a      	ldrb	r2, [r3, #0]
 800b6c0:	687b      	ldr	r3, [r7, #4]
 800b6c2:	3304      	adds	r3, #4
 800b6c4:	404a      	eors	r2, r1
 800b6c6:	b2d2      	uxtb	r2, r2
 800b6c8:	701a      	strb	r2, [r3, #0]
    ((uint8_t*)d)[ 5] ^= ((uint8_t*)s)[ 5];
 800b6ca:	687b      	ldr	r3, [r7, #4]
 800b6cc:	3305      	adds	r3, #5
 800b6ce:	7819      	ldrb	r1, [r3, #0]
 800b6d0:	683b      	ldr	r3, [r7, #0]
 800b6d2:	3305      	adds	r3, #5
 800b6d4:	781a      	ldrb	r2, [r3, #0]
 800b6d6:	687b      	ldr	r3, [r7, #4]
 800b6d8:	3305      	adds	r3, #5
 800b6da:	404a      	eors	r2, r1
 800b6dc:	b2d2      	uxtb	r2, r2
 800b6de:	701a      	strb	r2, [r3, #0]
    ((uint8_t*)d)[ 6] ^= ((uint8_t*)s)[ 6];
 800b6e0:	687b      	ldr	r3, [r7, #4]
 800b6e2:	3306      	adds	r3, #6
 800b6e4:	7819      	ldrb	r1, [r3, #0]
 800b6e6:	683b      	ldr	r3, [r7, #0]
 800b6e8:	3306      	adds	r3, #6
 800b6ea:	781a      	ldrb	r2, [r3, #0]
 800b6ec:	687b      	ldr	r3, [r7, #4]
 800b6ee:	3306      	adds	r3, #6
 800b6f0:	404a      	eors	r2, r1
 800b6f2:	b2d2      	uxtb	r2, r2
 800b6f4:	701a      	strb	r2, [r3, #0]
    ((uint8_t*)d)[ 7] ^= ((uint8_t*)s)[ 7];
 800b6f6:	687b      	ldr	r3, [r7, #4]
 800b6f8:	3307      	adds	r3, #7
 800b6fa:	7819      	ldrb	r1, [r3, #0]
 800b6fc:	683b      	ldr	r3, [r7, #0]
 800b6fe:	3307      	adds	r3, #7
 800b700:	781a      	ldrb	r2, [r3, #0]
 800b702:	687b      	ldr	r3, [r7, #4]
 800b704:	3307      	adds	r3, #7
 800b706:	404a      	eors	r2, r1
 800b708:	b2d2      	uxtb	r2, r2
 800b70a:	701a      	strb	r2, [r3, #0]
    ((uint8_t*)d)[ 8] ^= ((uint8_t*)s)[ 8];
 800b70c:	687b      	ldr	r3, [r7, #4]
 800b70e:	3308      	adds	r3, #8
 800b710:	7819      	ldrb	r1, [r3, #0]
 800b712:	683b      	ldr	r3, [r7, #0]
 800b714:	3308      	adds	r3, #8
 800b716:	781a      	ldrb	r2, [r3, #0]
 800b718:	687b      	ldr	r3, [r7, #4]
 800b71a:	3308      	adds	r3, #8
 800b71c:	404a      	eors	r2, r1
 800b71e:	b2d2      	uxtb	r2, r2
 800b720:	701a      	strb	r2, [r3, #0]
    ((uint8_t*)d)[ 9] ^= ((uint8_t*)s)[ 9];
 800b722:	687b      	ldr	r3, [r7, #4]
 800b724:	3309      	adds	r3, #9
 800b726:	7819      	ldrb	r1, [r3, #0]
 800b728:	683b      	ldr	r3, [r7, #0]
 800b72a:	3309      	adds	r3, #9
 800b72c:	781a      	ldrb	r2, [r3, #0]
 800b72e:	687b      	ldr	r3, [r7, #4]
 800b730:	3309      	adds	r3, #9
 800b732:	404a      	eors	r2, r1
 800b734:	b2d2      	uxtb	r2, r2
 800b736:	701a      	strb	r2, [r3, #0]
    ((uint8_t*)d)[10] ^= ((uint8_t*)s)[10];
 800b738:	687b      	ldr	r3, [r7, #4]
 800b73a:	330a      	adds	r3, #10
 800b73c:	7819      	ldrb	r1, [r3, #0]
 800b73e:	683b      	ldr	r3, [r7, #0]
 800b740:	330a      	adds	r3, #10
 800b742:	781a      	ldrb	r2, [r3, #0]
 800b744:	687b      	ldr	r3, [r7, #4]
 800b746:	330a      	adds	r3, #10
 800b748:	404a      	eors	r2, r1
 800b74a:	b2d2      	uxtb	r2, r2
 800b74c:	701a      	strb	r2, [r3, #0]
    ((uint8_t*)d)[11] ^= ((uint8_t*)s)[11];
 800b74e:	687b      	ldr	r3, [r7, #4]
 800b750:	330b      	adds	r3, #11
 800b752:	7819      	ldrb	r1, [r3, #0]
 800b754:	683b      	ldr	r3, [r7, #0]
 800b756:	330b      	adds	r3, #11
 800b758:	781a      	ldrb	r2, [r3, #0]
 800b75a:	687b      	ldr	r3, [r7, #4]
 800b75c:	330b      	adds	r3, #11
 800b75e:	404a      	eors	r2, r1
 800b760:	b2d2      	uxtb	r2, r2
 800b762:	701a      	strb	r2, [r3, #0]
    ((uint8_t*)d)[12] ^= ((uint8_t*)s)[12];
 800b764:	687b      	ldr	r3, [r7, #4]
 800b766:	330c      	adds	r3, #12
 800b768:	7819      	ldrb	r1, [r3, #0]
 800b76a:	683b      	ldr	r3, [r7, #0]
 800b76c:	330c      	adds	r3, #12
 800b76e:	781a      	ldrb	r2, [r3, #0]
 800b770:	687b      	ldr	r3, [r7, #4]
 800b772:	330c      	adds	r3, #12
 800b774:	404a      	eors	r2, r1
 800b776:	b2d2      	uxtb	r2, r2
 800b778:	701a      	strb	r2, [r3, #0]
    ((uint8_t*)d)[13] ^= ((uint8_t*)s)[13];
 800b77a:	687b      	ldr	r3, [r7, #4]
 800b77c:	330d      	adds	r3, #13
 800b77e:	7819      	ldrb	r1, [r3, #0]
 800b780:	683b      	ldr	r3, [r7, #0]
 800b782:	330d      	adds	r3, #13
 800b784:	781a      	ldrb	r2, [r3, #0]
 800b786:	687b      	ldr	r3, [r7, #4]
 800b788:	330d      	adds	r3, #13
 800b78a:	404a      	eors	r2, r1
 800b78c:	b2d2      	uxtb	r2, r2
 800b78e:	701a      	strb	r2, [r3, #0]
    ((uint8_t*)d)[14] ^= ((uint8_t*)s)[14];
 800b790:	687b      	ldr	r3, [r7, #4]
 800b792:	330e      	adds	r3, #14
 800b794:	7819      	ldrb	r1, [r3, #0]
 800b796:	683b      	ldr	r3, [r7, #0]
 800b798:	330e      	adds	r3, #14
 800b79a:	781a      	ldrb	r2, [r3, #0]
 800b79c:	687b      	ldr	r3, [r7, #4]
 800b79e:	330e      	adds	r3, #14
 800b7a0:	404a      	eors	r2, r1
 800b7a2:	b2d2      	uxtb	r2, r2
 800b7a4:	701a      	strb	r2, [r3, #0]
    ((uint8_t*)d)[15] ^= ((uint8_t*)s)[15];
 800b7a6:	687b      	ldr	r3, [r7, #4]
 800b7a8:	330f      	adds	r3, #15
 800b7aa:	7819      	ldrb	r1, [r3, #0]
 800b7ac:	683b      	ldr	r3, [r7, #0]
 800b7ae:	330f      	adds	r3, #15
 800b7b0:	781a      	ldrb	r2, [r3, #0]
 800b7b2:	687b      	ldr	r3, [r7, #4]
 800b7b4:	330f      	adds	r3, #15
 800b7b6:	404a      	eors	r2, r1
 800b7b8:	b2d2      	uxtb	r2, r2
 800b7ba:	701a      	strb	r2, [r3, #0]
#endif
}
 800b7bc:	bf00      	nop
 800b7be:	370c      	adds	r7, #12
 800b7c0:	46bd      	mov	sp, r7
 800b7c2:	bc80      	pop	{r7}
 800b7c4:	4770      	bx	lr

0800b7c6 <copy_and_key>:

static void copy_and_key( void *d, const void *s, const void *k )
{
 800b7c6:	b480      	push	{r7}
 800b7c8:	b085      	sub	sp, #20
 800b7ca:	af00      	add	r7, sp, #0
 800b7cc:	60f8      	str	r0, [r7, #12]
 800b7ce:	60b9      	str	r1, [r7, #8]
 800b7d0:	607a      	str	r2, [r7, #4]
    ((uint32_t*)d)[ 0] = ((uint32_t*)s)[ 0] ^ ((uint32_t*)k)[ 0];
    ((uint32_t*)d)[ 1] = ((uint32_t*)s)[ 1] ^ ((uint32_t*)k)[ 1];
    ((uint32_t*)d)[ 2] = ((uint32_t*)s)[ 2] ^ ((uint32_t*)k)[ 2];
    ((uint32_t*)d)[ 3] = ((uint32_t*)s)[ 3] ^ ((uint32_t*)k)[ 3];
#elif 1
    ((uint8_t*)d)[ 0] = ((uint8_t*)s)[ 0] ^ ((uint8_t*)k)[ 0];
 800b7d2:	68bb      	ldr	r3, [r7, #8]
 800b7d4:	781a      	ldrb	r2, [r3, #0]
 800b7d6:	687b      	ldr	r3, [r7, #4]
 800b7d8:	781b      	ldrb	r3, [r3, #0]
 800b7da:	4053      	eors	r3, r2
 800b7dc:	b2da      	uxtb	r2, r3
 800b7de:	68fb      	ldr	r3, [r7, #12]
 800b7e0:	701a      	strb	r2, [r3, #0]
    ((uint8_t*)d)[ 1] = ((uint8_t*)s)[ 1] ^ ((uint8_t*)k)[ 1];
 800b7e2:	68bb      	ldr	r3, [r7, #8]
 800b7e4:	3301      	adds	r3, #1
 800b7e6:	7819      	ldrb	r1, [r3, #0]
 800b7e8:	687b      	ldr	r3, [r7, #4]
 800b7ea:	3301      	adds	r3, #1
 800b7ec:	781a      	ldrb	r2, [r3, #0]
 800b7ee:	68fb      	ldr	r3, [r7, #12]
 800b7f0:	3301      	adds	r3, #1
 800b7f2:	404a      	eors	r2, r1
 800b7f4:	b2d2      	uxtb	r2, r2
 800b7f6:	701a      	strb	r2, [r3, #0]
    ((uint8_t*)d)[ 2] = ((uint8_t*)s)[ 2] ^ ((uint8_t*)k)[ 2];
 800b7f8:	68bb      	ldr	r3, [r7, #8]
 800b7fa:	3302      	adds	r3, #2
 800b7fc:	7819      	ldrb	r1, [r3, #0]
 800b7fe:	687b      	ldr	r3, [r7, #4]
 800b800:	3302      	adds	r3, #2
 800b802:	781a      	ldrb	r2, [r3, #0]
 800b804:	68fb      	ldr	r3, [r7, #12]
 800b806:	3302      	adds	r3, #2
 800b808:	404a      	eors	r2, r1
 800b80a:	b2d2      	uxtb	r2, r2
 800b80c:	701a      	strb	r2, [r3, #0]
    ((uint8_t*)d)[ 3] = ((uint8_t*)s)[ 3] ^ ((uint8_t*)k)[ 3];
 800b80e:	68bb      	ldr	r3, [r7, #8]
 800b810:	3303      	adds	r3, #3
 800b812:	7819      	ldrb	r1, [r3, #0]
 800b814:	687b      	ldr	r3, [r7, #4]
 800b816:	3303      	adds	r3, #3
 800b818:	781a      	ldrb	r2, [r3, #0]
 800b81a:	68fb      	ldr	r3, [r7, #12]
 800b81c:	3303      	adds	r3, #3
 800b81e:	404a      	eors	r2, r1
 800b820:	b2d2      	uxtb	r2, r2
 800b822:	701a      	strb	r2, [r3, #0]
    ((uint8_t*)d)[ 4] = ((uint8_t*)s)[ 4] ^ ((uint8_t*)k)[ 4];
 800b824:	68bb      	ldr	r3, [r7, #8]
 800b826:	3304      	adds	r3, #4
 800b828:	7819      	ldrb	r1, [r3, #0]
 800b82a:	687b      	ldr	r3, [r7, #4]
 800b82c:	3304      	adds	r3, #4
 800b82e:	781a      	ldrb	r2, [r3, #0]
 800b830:	68fb      	ldr	r3, [r7, #12]
 800b832:	3304      	adds	r3, #4
 800b834:	404a      	eors	r2, r1
 800b836:	b2d2      	uxtb	r2, r2
 800b838:	701a      	strb	r2, [r3, #0]
    ((uint8_t*)d)[ 5] = ((uint8_t*)s)[ 5] ^ ((uint8_t*)k)[ 5];
 800b83a:	68bb      	ldr	r3, [r7, #8]
 800b83c:	3305      	adds	r3, #5
 800b83e:	7819      	ldrb	r1, [r3, #0]
 800b840:	687b      	ldr	r3, [r7, #4]
 800b842:	3305      	adds	r3, #5
 800b844:	781a      	ldrb	r2, [r3, #0]
 800b846:	68fb      	ldr	r3, [r7, #12]
 800b848:	3305      	adds	r3, #5
 800b84a:	404a      	eors	r2, r1
 800b84c:	b2d2      	uxtb	r2, r2
 800b84e:	701a      	strb	r2, [r3, #0]
    ((uint8_t*)d)[ 6] = ((uint8_t*)s)[ 6] ^ ((uint8_t*)k)[ 6];
 800b850:	68bb      	ldr	r3, [r7, #8]
 800b852:	3306      	adds	r3, #6
 800b854:	7819      	ldrb	r1, [r3, #0]
 800b856:	687b      	ldr	r3, [r7, #4]
 800b858:	3306      	adds	r3, #6
 800b85a:	781a      	ldrb	r2, [r3, #0]
 800b85c:	68fb      	ldr	r3, [r7, #12]
 800b85e:	3306      	adds	r3, #6
 800b860:	404a      	eors	r2, r1
 800b862:	b2d2      	uxtb	r2, r2
 800b864:	701a      	strb	r2, [r3, #0]
    ((uint8_t*)d)[ 7] = ((uint8_t*)s)[ 7] ^ ((uint8_t*)k)[ 7];
 800b866:	68bb      	ldr	r3, [r7, #8]
 800b868:	3307      	adds	r3, #7
 800b86a:	7819      	ldrb	r1, [r3, #0]
 800b86c:	687b      	ldr	r3, [r7, #4]
 800b86e:	3307      	adds	r3, #7
 800b870:	781a      	ldrb	r2, [r3, #0]
 800b872:	68fb      	ldr	r3, [r7, #12]
 800b874:	3307      	adds	r3, #7
 800b876:	404a      	eors	r2, r1
 800b878:	b2d2      	uxtb	r2, r2
 800b87a:	701a      	strb	r2, [r3, #0]
    ((uint8_t*)d)[ 8] = ((uint8_t*)s)[ 8] ^ ((uint8_t*)k)[ 8];
 800b87c:	68bb      	ldr	r3, [r7, #8]
 800b87e:	3308      	adds	r3, #8
 800b880:	7819      	ldrb	r1, [r3, #0]
 800b882:	687b      	ldr	r3, [r7, #4]
 800b884:	3308      	adds	r3, #8
 800b886:	781a      	ldrb	r2, [r3, #0]
 800b888:	68fb      	ldr	r3, [r7, #12]
 800b88a:	3308      	adds	r3, #8
 800b88c:	404a      	eors	r2, r1
 800b88e:	b2d2      	uxtb	r2, r2
 800b890:	701a      	strb	r2, [r3, #0]
    ((uint8_t*)d)[ 9] = ((uint8_t*)s)[ 9] ^ ((uint8_t*)k)[ 9];
 800b892:	68bb      	ldr	r3, [r7, #8]
 800b894:	3309      	adds	r3, #9
 800b896:	7819      	ldrb	r1, [r3, #0]
 800b898:	687b      	ldr	r3, [r7, #4]
 800b89a:	3309      	adds	r3, #9
 800b89c:	781a      	ldrb	r2, [r3, #0]
 800b89e:	68fb      	ldr	r3, [r7, #12]
 800b8a0:	3309      	adds	r3, #9
 800b8a2:	404a      	eors	r2, r1
 800b8a4:	b2d2      	uxtb	r2, r2
 800b8a6:	701a      	strb	r2, [r3, #0]
    ((uint8_t*)d)[10] = ((uint8_t*)s)[10] ^ ((uint8_t*)k)[10];
 800b8a8:	68bb      	ldr	r3, [r7, #8]
 800b8aa:	330a      	adds	r3, #10
 800b8ac:	7819      	ldrb	r1, [r3, #0]
 800b8ae:	687b      	ldr	r3, [r7, #4]
 800b8b0:	330a      	adds	r3, #10
 800b8b2:	781a      	ldrb	r2, [r3, #0]
 800b8b4:	68fb      	ldr	r3, [r7, #12]
 800b8b6:	330a      	adds	r3, #10
 800b8b8:	404a      	eors	r2, r1
 800b8ba:	b2d2      	uxtb	r2, r2
 800b8bc:	701a      	strb	r2, [r3, #0]
    ((uint8_t*)d)[11] = ((uint8_t*)s)[11] ^ ((uint8_t*)k)[11];
 800b8be:	68bb      	ldr	r3, [r7, #8]
 800b8c0:	330b      	adds	r3, #11
 800b8c2:	7819      	ldrb	r1, [r3, #0]
 800b8c4:	687b      	ldr	r3, [r7, #4]
 800b8c6:	330b      	adds	r3, #11
 800b8c8:	781a      	ldrb	r2, [r3, #0]
 800b8ca:	68fb      	ldr	r3, [r7, #12]
 800b8cc:	330b      	adds	r3, #11
 800b8ce:	404a      	eors	r2, r1
 800b8d0:	b2d2      	uxtb	r2, r2
 800b8d2:	701a      	strb	r2, [r3, #0]
    ((uint8_t*)d)[12] = ((uint8_t*)s)[12] ^ ((uint8_t*)k)[12];
 800b8d4:	68bb      	ldr	r3, [r7, #8]
 800b8d6:	330c      	adds	r3, #12
 800b8d8:	7819      	ldrb	r1, [r3, #0]
 800b8da:	687b      	ldr	r3, [r7, #4]
 800b8dc:	330c      	adds	r3, #12
 800b8de:	781a      	ldrb	r2, [r3, #0]
 800b8e0:	68fb      	ldr	r3, [r7, #12]
 800b8e2:	330c      	adds	r3, #12
 800b8e4:	404a      	eors	r2, r1
 800b8e6:	b2d2      	uxtb	r2, r2
 800b8e8:	701a      	strb	r2, [r3, #0]
    ((uint8_t*)d)[13] = ((uint8_t*)s)[13] ^ ((uint8_t*)k)[13];
 800b8ea:	68bb      	ldr	r3, [r7, #8]
 800b8ec:	330d      	adds	r3, #13
 800b8ee:	7819      	ldrb	r1, [r3, #0]
 800b8f0:	687b      	ldr	r3, [r7, #4]
 800b8f2:	330d      	adds	r3, #13
 800b8f4:	781a      	ldrb	r2, [r3, #0]
 800b8f6:	68fb      	ldr	r3, [r7, #12]
 800b8f8:	330d      	adds	r3, #13
 800b8fa:	404a      	eors	r2, r1
 800b8fc:	b2d2      	uxtb	r2, r2
 800b8fe:	701a      	strb	r2, [r3, #0]
    ((uint8_t*)d)[14] = ((uint8_t*)s)[14] ^ ((uint8_t*)k)[14];
 800b900:	68bb      	ldr	r3, [r7, #8]
 800b902:	330e      	adds	r3, #14
 800b904:	7819      	ldrb	r1, [r3, #0]
 800b906:	687b      	ldr	r3, [r7, #4]
 800b908:	330e      	adds	r3, #14
 800b90a:	781a      	ldrb	r2, [r3, #0]
 800b90c:	68fb      	ldr	r3, [r7, #12]
 800b90e:	330e      	adds	r3, #14
 800b910:	404a      	eors	r2, r1
 800b912:	b2d2      	uxtb	r2, r2
 800b914:	701a      	strb	r2, [r3, #0]
    ((uint8_t*)d)[15] = ((uint8_t*)s)[15] ^ ((uint8_t*)k)[15];
 800b916:	68bb      	ldr	r3, [r7, #8]
 800b918:	330f      	adds	r3, #15
 800b91a:	7819      	ldrb	r1, [r3, #0]
 800b91c:	687b      	ldr	r3, [r7, #4]
 800b91e:	330f      	adds	r3, #15
 800b920:	781a      	ldrb	r2, [r3, #0]
 800b922:	68fb      	ldr	r3, [r7, #12]
 800b924:	330f      	adds	r3, #15
 800b926:	404a      	eors	r2, r1
 800b928:	b2d2      	uxtb	r2, r2
 800b92a:	701a      	strb	r2, [r3, #0]
#else
    block_copy(d, s);
    xor_block(d, k);
#endif
}
 800b92c:	bf00      	nop
 800b92e:	3714      	adds	r7, #20
 800b930:	46bd      	mov	sp, r7
 800b932:	bc80      	pop	{r7}
 800b934:	4770      	bx	lr

0800b936 <add_round_key>:

static void add_round_key( uint8_t d[N_BLOCK], const uint8_t k[N_BLOCK] )
{
 800b936:	b580      	push	{r7, lr}
 800b938:	b082      	sub	sp, #8
 800b93a:	af00      	add	r7, sp, #0
 800b93c:	6078      	str	r0, [r7, #4]
 800b93e:	6039      	str	r1, [r7, #0]
    xor_block(d, k);
 800b940:	6839      	ldr	r1, [r7, #0]
 800b942:	6878      	ldr	r0, [r7, #4]
 800b944:	f7ff fe88 	bl	800b658 <xor_block>
}
 800b948:	bf00      	nop
 800b94a:	3708      	adds	r7, #8
 800b94c:	46bd      	mov	sp, r7
 800b94e:	bd80      	pop	{r7, pc}

0800b950 <shift_sub_rows>:

static void shift_sub_rows( uint8_t st[N_BLOCK] )
{   uint8_t tt;
 800b950:	b480      	push	{r7}
 800b952:	b085      	sub	sp, #20
 800b954:	af00      	add	r7, sp, #0
 800b956:	6078      	str	r0, [r7, #4]

    st[ 0] = s_box(st[ 0]); st[ 4] = s_box(st[ 4]);
 800b958:	687b      	ldr	r3, [r7, #4]
 800b95a:	781b      	ldrb	r3, [r3, #0]
 800b95c:	461a      	mov	r2, r3
 800b95e:	4b48      	ldr	r3, [pc, #288]	@ (800ba80 <shift_sub_rows+0x130>)
 800b960:	5c9a      	ldrb	r2, [r3, r2]
 800b962:	687b      	ldr	r3, [r7, #4]
 800b964:	701a      	strb	r2, [r3, #0]
 800b966:	687b      	ldr	r3, [r7, #4]
 800b968:	3304      	adds	r3, #4
 800b96a:	781b      	ldrb	r3, [r3, #0]
 800b96c:	4619      	mov	r1, r3
 800b96e:	687b      	ldr	r3, [r7, #4]
 800b970:	3304      	adds	r3, #4
 800b972:	4a43      	ldr	r2, [pc, #268]	@ (800ba80 <shift_sub_rows+0x130>)
 800b974:	5c52      	ldrb	r2, [r2, r1]
 800b976:	701a      	strb	r2, [r3, #0]
    st[ 8] = s_box(st[ 8]); st[12] = s_box(st[12]);
 800b978:	687b      	ldr	r3, [r7, #4]
 800b97a:	3308      	adds	r3, #8
 800b97c:	781b      	ldrb	r3, [r3, #0]
 800b97e:	4619      	mov	r1, r3
 800b980:	687b      	ldr	r3, [r7, #4]
 800b982:	3308      	adds	r3, #8
 800b984:	4a3e      	ldr	r2, [pc, #248]	@ (800ba80 <shift_sub_rows+0x130>)
 800b986:	5c52      	ldrb	r2, [r2, r1]
 800b988:	701a      	strb	r2, [r3, #0]
 800b98a:	687b      	ldr	r3, [r7, #4]
 800b98c:	330c      	adds	r3, #12
 800b98e:	781b      	ldrb	r3, [r3, #0]
 800b990:	4619      	mov	r1, r3
 800b992:	687b      	ldr	r3, [r7, #4]
 800b994:	330c      	adds	r3, #12
 800b996:	4a3a      	ldr	r2, [pc, #232]	@ (800ba80 <shift_sub_rows+0x130>)
 800b998:	5c52      	ldrb	r2, [r2, r1]
 800b99a:	701a      	strb	r2, [r3, #0]

    tt = st[1]; st[ 1] = s_box(st[ 5]); st[ 5] = s_box(st[ 9]);
 800b99c:	687b      	ldr	r3, [r7, #4]
 800b99e:	785b      	ldrb	r3, [r3, #1]
 800b9a0:	73fb      	strb	r3, [r7, #15]
 800b9a2:	687b      	ldr	r3, [r7, #4]
 800b9a4:	3305      	adds	r3, #5
 800b9a6:	781b      	ldrb	r3, [r3, #0]
 800b9a8:	4619      	mov	r1, r3
 800b9aa:	687b      	ldr	r3, [r7, #4]
 800b9ac:	3301      	adds	r3, #1
 800b9ae:	4a34      	ldr	r2, [pc, #208]	@ (800ba80 <shift_sub_rows+0x130>)
 800b9b0:	5c52      	ldrb	r2, [r2, r1]
 800b9b2:	701a      	strb	r2, [r3, #0]
 800b9b4:	687b      	ldr	r3, [r7, #4]
 800b9b6:	3309      	adds	r3, #9
 800b9b8:	781b      	ldrb	r3, [r3, #0]
 800b9ba:	4619      	mov	r1, r3
 800b9bc:	687b      	ldr	r3, [r7, #4]
 800b9be:	3305      	adds	r3, #5
 800b9c0:	4a2f      	ldr	r2, [pc, #188]	@ (800ba80 <shift_sub_rows+0x130>)
 800b9c2:	5c52      	ldrb	r2, [r2, r1]
 800b9c4:	701a      	strb	r2, [r3, #0]
    st[ 9] = s_box(st[13]); st[13] = s_box( tt );
 800b9c6:	687b      	ldr	r3, [r7, #4]
 800b9c8:	330d      	adds	r3, #13
 800b9ca:	781b      	ldrb	r3, [r3, #0]
 800b9cc:	4619      	mov	r1, r3
 800b9ce:	687b      	ldr	r3, [r7, #4]
 800b9d0:	3309      	adds	r3, #9
 800b9d2:	4a2b      	ldr	r2, [pc, #172]	@ (800ba80 <shift_sub_rows+0x130>)
 800b9d4:	5c52      	ldrb	r2, [r2, r1]
 800b9d6:	701a      	strb	r2, [r3, #0]
 800b9d8:	7bfa      	ldrb	r2, [r7, #15]
 800b9da:	687b      	ldr	r3, [r7, #4]
 800b9dc:	330d      	adds	r3, #13
 800b9de:	4928      	ldr	r1, [pc, #160]	@ (800ba80 <shift_sub_rows+0x130>)
 800b9e0:	5c8a      	ldrb	r2, [r1, r2]
 800b9e2:	701a      	strb	r2, [r3, #0]

    tt = st[2]; st[ 2] = s_box(st[10]); st[10] = s_box( tt );
 800b9e4:	687b      	ldr	r3, [r7, #4]
 800b9e6:	789b      	ldrb	r3, [r3, #2]
 800b9e8:	73fb      	strb	r3, [r7, #15]
 800b9ea:	687b      	ldr	r3, [r7, #4]
 800b9ec:	330a      	adds	r3, #10
 800b9ee:	781b      	ldrb	r3, [r3, #0]
 800b9f0:	4619      	mov	r1, r3
 800b9f2:	687b      	ldr	r3, [r7, #4]
 800b9f4:	3302      	adds	r3, #2
 800b9f6:	4a22      	ldr	r2, [pc, #136]	@ (800ba80 <shift_sub_rows+0x130>)
 800b9f8:	5c52      	ldrb	r2, [r2, r1]
 800b9fa:	701a      	strb	r2, [r3, #0]
 800b9fc:	7bfa      	ldrb	r2, [r7, #15]
 800b9fe:	687b      	ldr	r3, [r7, #4]
 800ba00:	330a      	adds	r3, #10
 800ba02:	491f      	ldr	r1, [pc, #124]	@ (800ba80 <shift_sub_rows+0x130>)
 800ba04:	5c8a      	ldrb	r2, [r1, r2]
 800ba06:	701a      	strb	r2, [r3, #0]
    tt = st[6]; st[ 6] = s_box(st[14]); st[14] = s_box( tt );
 800ba08:	687b      	ldr	r3, [r7, #4]
 800ba0a:	799b      	ldrb	r3, [r3, #6]
 800ba0c:	73fb      	strb	r3, [r7, #15]
 800ba0e:	687b      	ldr	r3, [r7, #4]
 800ba10:	330e      	adds	r3, #14
 800ba12:	781b      	ldrb	r3, [r3, #0]
 800ba14:	4619      	mov	r1, r3
 800ba16:	687b      	ldr	r3, [r7, #4]
 800ba18:	3306      	adds	r3, #6
 800ba1a:	4a19      	ldr	r2, [pc, #100]	@ (800ba80 <shift_sub_rows+0x130>)
 800ba1c:	5c52      	ldrb	r2, [r2, r1]
 800ba1e:	701a      	strb	r2, [r3, #0]
 800ba20:	7bfa      	ldrb	r2, [r7, #15]
 800ba22:	687b      	ldr	r3, [r7, #4]
 800ba24:	330e      	adds	r3, #14
 800ba26:	4916      	ldr	r1, [pc, #88]	@ (800ba80 <shift_sub_rows+0x130>)
 800ba28:	5c8a      	ldrb	r2, [r1, r2]
 800ba2a:	701a      	strb	r2, [r3, #0]

    tt = st[15]; st[15] = s_box(st[11]); st[11] = s_box(st[ 7]);
 800ba2c:	687b      	ldr	r3, [r7, #4]
 800ba2e:	7bdb      	ldrb	r3, [r3, #15]
 800ba30:	73fb      	strb	r3, [r7, #15]
 800ba32:	687b      	ldr	r3, [r7, #4]
 800ba34:	330b      	adds	r3, #11
 800ba36:	781b      	ldrb	r3, [r3, #0]
 800ba38:	4619      	mov	r1, r3
 800ba3a:	687b      	ldr	r3, [r7, #4]
 800ba3c:	330f      	adds	r3, #15
 800ba3e:	4a10      	ldr	r2, [pc, #64]	@ (800ba80 <shift_sub_rows+0x130>)
 800ba40:	5c52      	ldrb	r2, [r2, r1]
 800ba42:	701a      	strb	r2, [r3, #0]
 800ba44:	687b      	ldr	r3, [r7, #4]
 800ba46:	3307      	adds	r3, #7
 800ba48:	781b      	ldrb	r3, [r3, #0]
 800ba4a:	4619      	mov	r1, r3
 800ba4c:	687b      	ldr	r3, [r7, #4]
 800ba4e:	330b      	adds	r3, #11
 800ba50:	4a0b      	ldr	r2, [pc, #44]	@ (800ba80 <shift_sub_rows+0x130>)
 800ba52:	5c52      	ldrb	r2, [r2, r1]
 800ba54:	701a      	strb	r2, [r3, #0]
    st[ 7] = s_box(st[ 3]); st[ 3] = s_box( tt );
 800ba56:	687b      	ldr	r3, [r7, #4]
 800ba58:	3303      	adds	r3, #3
 800ba5a:	781b      	ldrb	r3, [r3, #0]
 800ba5c:	4619      	mov	r1, r3
 800ba5e:	687b      	ldr	r3, [r7, #4]
 800ba60:	3307      	adds	r3, #7
 800ba62:	4a07      	ldr	r2, [pc, #28]	@ (800ba80 <shift_sub_rows+0x130>)
 800ba64:	5c52      	ldrb	r2, [r2, r1]
 800ba66:	701a      	strb	r2, [r3, #0]
 800ba68:	7bfa      	ldrb	r2, [r7, #15]
 800ba6a:	687b      	ldr	r3, [r7, #4]
 800ba6c:	3303      	adds	r3, #3
 800ba6e:	4904      	ldr	r1, [pc, #16]	@ (800ba80 <shift_sub_rows+0x130>)
 800ba70:	5c8a      	ldrb	r2, [r1, r2]
 800ba72:	701a      	strb	r2, [r3, #0]
}
 800ba74:	bf00      	nop
 800ba76:	3714      	adds	r7, #20
 800ba78:	46bd      	mov	sp, r7
 800ba7a:	bc80      	pop	{r7}
 800ba7c:	4770      	bx	lr
 800ba7e:	bf00      	nop
 800ba80:	0801d150 	.word	0x0801d150

0800ba84 <mix_sub_columns>:

#endif

#if defined( VERSION_1 )
  static void mix_sub_columns( uint8_t dt[N_BLOCK] )
  { uint8_t st[N_BLOCK];
 800ba84:	b580      	push	{r7, lr}
 800ba86:	b086      	sub	sp, #24
 800ba88:	af00      	add	r7, sp, #0
 800ba8a:	6078      	str	r0, [r7, #4]
    block_copy(st, dt);
 800ba8c:	f107 0308 	add.w	r3, r7, #8
 800ba90:	6879      	ldr	r1, [r7, #4]
 800ba92:	4618      	mov	r0, r3
 800ba94:	f7ff fd6c 	bl	800b570 <copy_block>
#else
  static void mix_sub_columns( uint8_t dt[N_BLOCK], uint8_t st[N_BLOCK] )
  {
#endif
    dt[ 0] = gfm2_sb(st[0]) ^ gfm3_sb(st[5]) ^ s_box(st[10]) ^ s_box(st[15]);
 800ba98:	7a3b      	ldrb	r3, [r7, #8]
 800ba9a:	461a      	mov	r2, r3
 800ba9c:	4b9a      	ldr	r3, [pc, #616]	@ (800bd08 <mix_sub_columns+0x284>)
 800ba9e:	5c9a      	ldrb	r2, [r3, r2]
 800baa0:	7b7b      	ldrb	r3, [r7, #13]
 800baa2:	4619      	mov	r1, r3
 800baa4:	4b99      	ldr	r3, [pc, #612]	@ (800bd0c <mix_sub_columns+0x288>)
 800baa6:	5c5b      	ldrb	r3, [r3, r1]
 800baa8:	4053      	eors	r3, r2
 800baaa:	b2da      	uxtb	r2, r3
 800baac:	7cbb      	ldrb	r3, [r7, #18]
 800baae:	4619      	mov	r1, r3
 800bab0:	4b97      	ldr	r3, [pc, #604]	@ (800bd10 <mix_sub_columns+0x28c>)
 800bab2:	5c5b      	ldrb	r3, [r3, r1]
 800bab4:	4053      	eors	r3, r2
 800bab6:	b2da      	uxtb	r2, r3
 800bab8:	7dfb      	ldrb	r3, [r7, #23]
 800baba:	4619      	mov	r1, r3
 800babc:	4b94      	ldr	r3, [pc, #592]	@ (800bd10 <mix_sub_columns+0x28c>)
 800babe:	5c5b      	ldrb	r3, [r3, r1]
 800bac0:	4053      	eors	r3, r2
 800bac2:	b2da      	uxtb	r2, r3
 800bac4:	687b      	ldr	r3, [r7, #4]
 800bac6:	701a      	strb	r2, [r3, #0]
    dt[ 1] = s_box(st[0]) ^ gfm2_sb(st[5]) ^ gfm3_sb(st[10]) ^ s_box(st[15]);
 800bac8:	7a3b      	ldrb	r3, [r7, #8]
 800baca:	461a      	mov	r2, r3
 800bacc:	4b90      	ldr	r3, [pc, #576]	@ (800bd10 <mix_sub_columns+0x28c>)
 800bace:	5c9a      	ldrb	r2, [r3, r2]
 800bad0:	7b7b      	ldrb	r3, [r7, #13]
 800bad2:	4619      	mov	r1, r3
 800bad4:	4b8c      	ldr	r3, [pc, #560]	@ (800bd08 <mix_sub_columns+0x284>)
 800bad6:	5c5b      	ldrb	r3, [r3, r1]
 800bad8:	4053      	eors	r3, r2
 800bada:	b2da      	uxtb	r2, r3
 800badc:	7cbb      	ldrb	r3, [r7, #18]
 800bade:	4619      	mov	r1, r3
 800bae0:	4b8a      	ldr	r3, [pc, #552]	@ (800bd0c <mix_sub_columns+0x288>)
 800bae2:	5c5b      	ldrb	r3, [r3, r1]
 800bae4:	4053      	eors	r3, r2
 800bae6:	b2d9      	uxtb	r1, r3
 800bae8:	7dfb      	ldrb	r3, [r7, #23]
 800baea:	461a      	mov	r2, r3
 800baec:	4b88      	ldr	r3, [pc, #544]	@ (800bd10 <mix_sub_columns+0x28c>)
 800baee:	5c9a      	ldrb	r2, [r3, r2]
 800baf0:	687b      	ldr	r3, [r7, #4]
 800baf2:	3301      	adds	r3, #1
 800baf4:	404a      	eors	r2, r1
 800baf6:	b2d2      	uxtb	r2, r2
 800baf8:	701a      	strb	r2, [r3, #0]
    dt[ 2] = s_box(st[0]) ^ s_box(st[5]) ^ gfm2_sb(st[10]) ^ gfm3_sb(st[15]);
 800bafa:	7a3b      	ldrb	r3, [r7, #8]
 800bafc:	461a      	mov	r2, r3
 800bafe:	4b84      	ldr	r3, [pc, #528]	@ (800bd10 <mix_sub_columns+0x28c>)
 800bb00:	5c9a      	ldrb	r2, [r3, r2]
 800bb02:	7b7b      	ldrb	r3, [r7, #13]
 800bb04:	4619      	mov	r1, r3
 800bb06:	4b82      	ldr	r3, [pc, #520]	@ (800bd10 <mix_sub_columns+0x28c>)
 800bb08:	5c5b      	ldrb	r3, [r3, r1]
 800bb0a:	4053      	eors	r3, r2
 800bb0c:	b2da      	uxtb	r2, r3
 800bb0e:	7cbb      	ldrb	r3, [r7, #18]
 800bb10:	4619      	mov	r1, r3
 800bb12:	4b7d      	ldr	r3, [pc, #500]	@ (800bd08 <mix_sub_columns+0x284>)
 800bb14:	5c5b      	ldrb	r3, [r3, r1]
 800bb16:	4053      	eors	r3, r2
 800bb18:	b2d9      	uxtb	r1, r3
 800bb1a:	7dfb      	ldrb	r3, [r7, #23]
 800bb1c:	461a      	mov	r2, r3
 800bb1e:	4b7b      	ldr	r3, [pc, #492]	@ (800bd0c <mix_sub_columns+0x288>)
 800bb20:	5c9a      	ldrb	r2, [r3, r2]
 800bb22:	687b      	ldr	r3, [r7, #4]
 800bb24:	3302      	adds	r3, #2
 800bb26:	404a      	eors	r2, r1
 800bb28:	b2d2      	uxtb	r2, r2
 800bb2a:	701a      	strb	r2, [r3, #0]
    dt[ 3] = gfm3_sb(st[0]) ^ s_box(st[5]) ^ s_box(st[10]) ^ gfm2_sb(st[15]);
 800bb2c:	7a3b      	ldrb	r3, [r7, #8]
 800bb2e:	461a      	mov	r2, r3
 800bb30:	4b76      	ldr	r3, [pc, #472]	@ (800bd0c <mix_sub_columns+0x288>)
 800bb32:	5c9a      	ldrb	r2, [r3, r2]
 800bb34:	7b7b      	ldrb	r3, [r7, #13]
 800bb36:	4619      	mov	r1, r3
 800bb38:	4b75      	ldr	r3, [pc, #468]	@ (800bd10 <mix_sub_columns+0x28c>)
 800bb3a:	5c5b      	ldrb	r3, [r3, r1]
 800bb3c:	4053      	eors	r3, r2
 800bb3e:	b2da      	uxtb	r2, r3
 800bb40:	7cbb      	ldrb	r3, [r7, #18]
 800bb42:	4619      	mov	r1, r3
 800bb44:	4b72      	ldr	r3, [pc, #456]	@ (800bd10 <mix_sub_columns+0x28c>)
 800bb46:	5c5b      	ldrb	r3, [r3, r1]
 800bb48:	4053      	eors	r3, r2
 800bb4a:	b2d9      	uxtb	r1, r3
 800bb4c:	7dfb      	ldrb	r3, [r7, #23]
 800bb4e:	461a      	mov	r2, r3
 800bb50:	4b6d      	ldr	r3, [pc, #436]	@ (800bd08 <mix_sub_columns+0x284>)
 800bb52:	5c9a      	ldrb	r2, [r3, r2]
 800bb54:	687b      	ldr	r3, [r7, #4]
 800bb56:	3303      	adds	r3, #3
 800bb58:	404a      	eors	r2, r1
 800bb5a:	b2d2      	uxtb	r2, r2
 800bb5c:	701a      	strb	r2, [r3, #0]

    dt[ 4] = gfm2_sb(st[4]) ^ gfm3_sb(st[9]) ^ s_box(st[14]) ^ s_box(st[3]);
 800bb5e:	7b3b      	ldrb	r3, [r7, #12]
 800bb60:	461a      	mov	r2, r3
 800bb62:	4b69      	ldr	r3, [pc, #420]	@ (800bd08 <mix_sub_columns+0x284>)
 800bb64:	5c9a      	ldrb	r2, [r3, r2]
 800bb66:	7c7b      	ldrb	r3, [r7, #17]
 800bb68:	4619      	mov	r1, r3
 800bb6a:	4b68      	ldr	r3, [pc, #416]	@ (800bd0c <mix_sub_columns+0x288>)
 800bb6c:	5c5b      	ldrb	r3, [r3, r1]
 800bb6e:	4053      	eors	r3, r2
 800bb70:	b2da      	uxtb	r2, r3
 800bb72:	7dbb      	ldrb	r3, [r7, #22]
 800bb74:	4619      	mov	r1, r3
 800bb76:	4b66      	ldr	r3, [pc, #408]	@ (800bd10 <mix_sub_columns+0x28c>)
 800bb78:	5c5b      	ldrb	r3, [r3, r1]
 800bb7a:	4053      	eors	r3, r2
 800bb7c:	b2d9      	uxtb	r1, r3
 800bb7e:	7afb      	ldrb	r3, [r7, #11]
 800bb80:	461a      	mov	r2, r3
 800bb82:	4b63      	ldr	r3, [pc, #396]	@ (800bd10 <mix_sub_columns+0x28c>)
 800bb84:	5c9a      	ldrb	r2, [r3, r2]
 800bb86:	687b      	ldr	r3, [r7, #4]
 800bb88:	3304      	adds	r3, #4
 800bb8a:	404a      	eors	r2, r1
 800bb8c:	b2d2      	uxtb	r2, r2
 800bb8e:	701a      	strb	r2, [r3, #0]
    dt[ 5] = s_box(st[4]) ^ gfm2_sb(st[9]) ^ gfm3_sb(st[14]) ^ s_box(st[3]);
 800bb90:	7b3b      	ldrb	r3, [r7, #12]
 800bb92:	461a      	mov	r2, r3
 800bb94:	4b5e      	ldr	r3, [pc, #376]	@ (800bd10 <mix_sub_columns+0x28c>)
 800bb96:	5c9a      	ldrb	r2, [r3, r2]
 800bb98:	7c7b      	ldrb	r3, [r7, #17]
 800bb9a:	4619      	mov	r1, r3
 800bb9c:	4b5a      	ldr	r3, [pc, #360]	@ (800bd08 <mix_sub_columns+0x284>)
 800bb9e:	5c5b      	ldrb	r3, [r3, r1]
 800bba0:	4053      	eors	r3, r2
 800bba2:	b2da      	uxtb	r2, r3
 800bba4:	7dbb      	ldrb	r3, [r7, #22]
 800bba6:	4619      	mov	r1, r3
 800bba8:	4b58      	ldr	r3, [pc, #352]	@ (800bd0c <mix_sub_columns+0x288>)
 800bbaa:	5c5b      	ldrb	r3, [r3, r1]
 800bbac:	4053      	eors	r3, r2
 800bbae:	b2d9      	uxtb	r1, r3
 800bbb0:	7afb      	ldrb	r3, [r7, #11]
 800bbb2:	461a      	mov	r2, r3
 800bbb4:	4b56      	ldr	r3, [pc, #344]	@ (800bd10 <mix_sub_columns+0x28c>)
 800bbb6:	5c9a      	ldrb	r2, [r3, r2]
 800bbb8:	687b      	ldr	r3, [r7, #4]
 800bbba:	3305      	adds	r3, #5
 800bbbc:	404a      	eors	r2, r1
 800bbbe:	b2d2      	uxtb	r2, r2
 800bbc0:	701a      	strb	r2, [r3, #0]
    dt[ 6] = s_box(st[4]) ^ s_box(st[9]) ^ gfm2_sb(st[14]) ^ gfm3_sb(st[3]);
 800bbc2:	7b3b      	ldrb	r3, [r7, #12]
 800bbc4:	461a      	mov	r2, r3
 800bbc6:	4b52      	ldr	r3, [pc, #328]	@ (800bd10 <mix_sub_columns+0x28c>)
 800bbc8:	5c9a      	ldrb	r2, [r3, r2]
 800bbca:	7c7b      	ldrb	r3, [r7, #17]
 800bbcc:	4619      	mov	r1, r3
 800bbce:	4b50      	ldr	r3, [pc, #320]	@ (800bd10 <mix_sub_columns+0x28c>)
 800bbd0:	5c5b      	ldrb	r3, [r3, r1]
 800bbd2:	4053      	eors	r3, r2
 800bbd4:	b2da      	uxtb	r2, r3
 800bbd6:	7dbb      	ldrb	r3, [r7, #22]
 800bbd8:	4619      	mov	r1, r3
 800bbda:	4b4b      	ldr	r3, [pc, #300]	@ (800bd08 <mix_sub_columns+0x284>)
 800bbdc:	5c5b      	ldrb	r3, [r3, r1]
 800bbde:	4053      	eors	r3, r2
 800bbe0:	b2d9      	uxtb	r1, r3
 800bbe2:	7afb      	ldrb	r3, [r7, #11]
 800bbe4:	461a      	mov	r2, r3
 800bbe6:	4b49      	ldr	r3, [pc, #292]	@ (800bd0c <mix_sub_columns+0x288>)
 800bbe8:	5c9a      	ldrb	r2, [r3, r2]
 800bbea:	687b      	ldr	r3, [r7, #4]
 800bbec:	3306      	adds	r3, #6
 800bbee:	404a      	eors	r2, r1
 800bbf0:	b2d2      	uxtb	r2, r2
 800bbf2:	701a      	strb	r2, [r3, #0]
    dt[ 7] = gfm3_sb(st[4]) ^ s_box(st[9]) ^ s_box(st[14]) ^ gfm2_sb(st[3]);
 800bbf4:	7b3b      	ldrb	r3, [r7, #12]
 800bbf6:	461a      	mov	r2, r3
 800bbf8:	4b44      	ldr	r3, [pc, #272]	@ (800bd0c <mix_sub_columns+0x288>)
 800bbfa:	5c9a      	ldrb	r2, [r3, r2]
 800bbfc:	7c7b      	ldrb	r3, [r7, #17]
 800bbfe:	4619      	mov	r1, r3
 800bc00:	4b43      	ldr	r3, [pc, #268]	@ (800bd10 <mix_sub_columns+0x28c>)
 800bc02:	5c5b      	ldrb	r3, [r3, r1]
 800bc04:	4053      	eors	r3, r2
 800bc06:	b2da      	uxtb	r2, r3
 800bc08:	7dbb      	ldrb	r3, [r7, #22]
 800bc0a:	4619      	mov	r1, r3
 800bc0c:	4b40      	ldr	r3, [pc, #256]	@ (800bd10 <mix_sub_columns+0x28c>)
 800bc0e:	5c5b      	ldrb	r3, [r3, r1]
 800bc10:	4053      	eors	r3, r2
 800bc12:	b2d9      	uxtb	r1, r3
 800bc14:	7afb      	ldrb	r3, [r7, #11]
 800bc16:	461a      	mov	r2, r3
 800bc18:	4b3b      	ldr	r3, [pc, #236]	@ (800bd08 <mix_sub_columns+0x284>)
 800bc1a:	5c9a      	ldrb	r2, [r3, r2]
 800bc1c:	687b      	ldr	r3, [r7, #4]
 800bc1e:	3307      	adds	r3, #7
 800bc20:	404a      	eors	r2, r1
 800bc22:	b2d2      	uxtb	r2, r2
 800bc24:	701a      	strb	r2, [r3, #0]

    dt[ 8] = gfm2_sb(st[8]) ^ gfm3_sb(st[13]) ^ s_box(st[2]) ^ s_box(st[7]);
 800bc26:	7c3b      	ldrb	r3, [r7, #16]
 800bc28:	461a      	mov	r2, r3
 800bc2a:	4b37      	ldr	r3, [pc, #220]	@ (800bd08 <mix_sub_columns+0x284>)
 800bc2c:	5c9a      	ldrb	r2, [r3, r2]
 800bc2e:	7d7b      	ldrb	r3, [r7, #21]
 800bc30:	4619      	mov	r1, r3
 800bc32:	4b36      	ldr	r3, [pc, #216]	@ (800bd0c <mix_sub_columns+0x288>)
 800bc34:	5c5b      	ldrb	r3, [r3, r1]
 800bc36:	4053      	eors	r3, r2
 800bc38:	b2da      	uxtb	r2, r3
 800bc3a:	7abb      	ldrb	r3, [r7, #10]
 800bc3c:	4619      	mov	r1, r3
 800bc3e:	4b34      	ldr	r3, [pc, #208]	@ (800bd10 <mix_sub_columns+0x28c>)
 800bc40:	5c5b      	ldrb	r3, [r3, r1]
 800bc42:	4053      	eors	r3, r2
 800bc44:	b2d9      	uxtb	r1, r3
 800bc46:	7bfb      	ldrb	r3, [r7, #15]
 800bc48:	461a      	mov	r2, r3
 800bc4a:	4b31      	ldr	r3, [pc, #196]	@ (800bd10 <mix_sub_columns+0x28c>)
 800bc4c:	5c9a      	ldrb	r2, [r3, r2]
 800bc4e:	687b      	ldr	r3, [r7, #4]
 800bc50:	3308      	adds	r3, #8
 800bc52:	404a      	eors	r2, r1
 800bc54:	b2d2      	uxtb	r2, r2
 800bc56:	701a      	strb	r2, [r3, #0]
    dt[ 9] = s_box(st[8]) ^ gfm2_sb(st[13]) ^ gfm3_sb(st[2]) ^ s_box(st[7]);
 800bc58:	7c3b      	ldrb	r3, [r7, #16]
 800bc5a:	461a      	mov	r2, r3
 800bc5c:	4b2c      	ldr	r3, [pc, #176]	@ (800bd10 <mix_sub_columns+0x28c>)
 800bc5e:	5c9a      	ldrb	r2, [r3, r2]
 800bc60:	7d7b      	ldrb	r3, [r7, #21]
 800bc62:	4619      	mov	r1, r3
 800bc64:	4b28      	ldr	r3, [pc, #160]	@ (800bd08 <mix_sub_columns+0x284>)
 800bc66:	5c5b      	ldrb	r3, [r3, r1]
 800bc68:	4053      	eors	r3, r2
 800bc6a:	b2da      	uxtb	r2, r3
 800bc6c:	7abb      	ldrb	r3, [r7, #10]
 800bc6e:	4619      	mov	r1, r3
 800bc70:	4b26      	ldr	r3, [pc, #152]	@ (800bd0c <mix_sub_columns+0x288>)
 800bc72:	5c5b      	ldrb	r3, [r3, r1]
 800bc74:	4053      	eors	r3, r2
 800bc76:	b2d9      	uxtb	r1, r3
 800bc78:	7bfb      	ldrb	r3, [r7, #15]
 800bc7a:	461a      	mov	r2, r3
 800bc7c:	4b24      	ldr	r3, [pc, #144]	@ (800bd10 <mix_sub_columns+0x28c>)
 800bc7e:	5c9a      	ldrb	r2, [r3, r2]
 800bc80:	687b      	ldr	r3, [r7, #4]
 800bc82:	3309      	adds	r3, #9
 800bc84:	404a      	eors	r2, r1
 800bc86:	b2d2      	uxtb	r2, r2
 800bc88:	701a      	strb	r2, [r3, #0]
    dt[10] = s_box(st[8]) ^ s_box(st[13]) ^ gfm2_sb(st[2]) ^ gfm3_sb(st[7]);
 800bc8a:	7c3b      	ldrb	r3, [r7, #16]
 800bc8c:	461a      	mov	r2, r3
 800bc8e:	4b20      	ldr	r3, [pc, #128]	@ (800bd10 <mix_sub_columns+0x28c>)
 800bc90:	5c9a      	ldrb	r2, [r3, r2]
 800bc92:	7d7b      	ldrb	r3, [r7, #21]
 800bc94:	4619      	mov	r1, r3
 800bc96:	4b1e      	ldr	r3, [pc, #120]	@ (800bd10 <mix_sub_columns+0x28c>)
 800bc98:	5c5b      	ldrb	r3, [r3, r1]
 800bc9a:	4053      	eors	r3, r2
 800bc9c:	b2da      	uxtb	r2, r3
 800bc9e:	7abb      	ldrb	r3, [r7, #10]
 800bca0:	4619      	mov	r1, r3
 800bca2:	4b19      	ldr	r3, [pc, #100]	@ (800bd08 <mix_sub_columns+0x284>)
 800bca4:	5c5b      	ldrb	r3, [r3, r1]
 800bca6:	4053      	eors	r3, r2
 800bca8:	b2d9      	uxtb	r1, r3
 800bcaa:	7bfb      	ldrb	r3, [r7, #15]
 800bcac:	461a      	mov	r2, r3
 800bcae:	4b17      	ldr	r3, [pc, #92]	@ (800bd0c <mix_sub_columns+0x288>)
 800bcb0:	5c9a      	ldrb	r2, [r3, r2]
 800bcb2:	687b      	ldr	r3, [r7, #4]
 800bcb4:	330a      	adds	r3, #10
 800bcb6:	404a      	eors	r2, r1
 800bcb8:	b2d2      	uxtb	r2, r2
 800bcba:	701a      	strb	r2, [r3, #0]
    dt[11] = gfm3_sb(st[8]) ^ s_box(st[13]) ^ s_box(st[2]) ^ gfm2_sb(st[7]);
 800bcbc:	7c3b      	ldrb	r3, [r7, #16]
 800bcbe:	461a      	mov	r2, r3
 800bcc0:	4b12      	ldr	r3, [pc, #72]	@ (800bd0c <mix_sub_columns+0x288>)
 800bcc2:	5c9a      	ldrb	r2, [r3, r2]
 800bcc4:	7d7b      	ldrb	r3, [r7, #21]
 800bcc6:	4619      	mov	r1, r3
 800bcc8:	4b11      	ldr	r3, [pc, #68]	@ (800bd10 <mix_sub_columns+0x28c>)
 800bcca:	5c5b      	ldrb	r3, [r3, r1]
 800bccc:	4053      	eors	r3, r2
 800bcce:	b2da      	uxtb	r2, r3
 800bcd0:	7abb      	ldrb	r3, [r7, #10]
 800bcd2:	4619      	mov	r1, r3
 800bcd4:	4b0e      	ldr	r3, [pc, #56]	@ (800bd10 <mix_sub_columns+0x28c>)
 800bcd6:	5c5b      	ldrb	r3, [r3, r1]
 800bcd8:	4053      	eors	r3, r2
 800bcda:	b2d9      	uxtb	r1, r3
 800bcdc:	7bfb      	ldrb	r3, [r7, #15]
 800bcde:	461a      	mov	r2, r3
 800bce0:	4b09      	ldr	r3, [pc, #36]	@ (800bd08 <mix_sub_columns+0x284>)
 800bce2:	5c9a      	ldrb	r2, [r3, r2]
 800bce4:	687b      	ldr	r3, [r7, #4]
 800bce6:	330b      	adds	r3, #11
 800bce8:	404a      	eors	r2, r1
 800bcea:	b2d2      	uxtb	r2, r2
 800bcec:	701a      	strb	r2, [r3, #0]

    dt[12] = gfm2_sb(st[12]) ^ gfm3_sb(st[1]) ^ s_box(st[6]) ^ s_box(st[11]);
 800bcee:	7d3b      	ldrb	r3, [r7, #20]
 800bcf0:	461a      	mov	r2, r3
 800bcf2:	4b05      	ldr	r3, [pc, #20]	@ (800bd08 <mix_sub_columns+0x284>)
 800bcf4:	5c9a      	ldrb	r2, [r3, r2]
 800bcf6:	7a7b      	ldrb	r3, [r7, #9]
 800bcf8:	4619      	mov	r1, r3
 800bcfa:	4b04      	ldr	r3, [pc, #16]	@ (800bd0c <mix_sub_columns+0x288>)
 800bcfc:	5c5b      	ldrb	r3, [r3, r1]
 800bcfe:	4053      	eors	r3, r2
 800bd00:	b2da      	uxtb	r2, r3
 800bd02:	7bbb      	ldrb	r3, [r7, #14]
 800bd04:	4619      	mov	r1, r3
 800bd06:	e005      	b.n	800bd14 <mix_sub_columns+0x290>
 800bd08:	0801d250 	.word	0x0801d250
 800bd0c:	0801d350 	.word	0x0801d350
 800bd10:	0801d150 	.word	0x0801d150
 800bd14:	4b2d      	ldr	r3, [pc, #180]	@ (800bdcc <mix_sub_columns+0x348>)
 800bd16:	5c5b      	ldrb	r3, [r3, r1]
 800bd18:	4053      	eors	r3, r2
 800bd1a:	b2d9      	uxtb	r1, r3
 800bd1c:	7cfb      	ldrb	r3, [r7, #19]
 800bd1e:	461a      	mov	r2, r3
 800bd20:	4b2a      	ldr	r3, [pc, #168]	@ (800bdcc <mix_sub_columns+0x348>)
 800bd22:	5c9a      	ldrb	r2, [r3, r2]
 800bd24:	687b      	ldr	r3, [r7, #4]
 800bd26:	330c      	adds	r3, #12
 800bd28:	404a      	eors	r2, r1
 800bd2a:	b2d2      	uxtb	r2, r2
 800bd2c:	701a      	strb	r2, [r3, #0]
    dt[13] = s_box(st[12]) ^ gfm2_sb(st[1]) ^ gfm3_sb(st[6]) ^ s_box(st[11]);
 800bd2e:	7d3b      	ldrb	r3, [r7, #20]
 800bd30:	461a      	mov	r2, r3
 800bd32:	4b26      	ldr	r3, [pc, #152]	@ (800bdcc <mix_sub_columns+0x348>)
 800bd34:	5c9a      	ldrb	r2, [r3, r2]
 800bd36:	7a7b      	ldrb	r3, [r7, #9]
 800bd38:	4619      	mov	r1, r3
 800bd3a:	4b25      	ldr	r3, [pc, #148]	@ (800bdd0 <mix_sub_columns+0x34c>)
 800bd3c:	5c5b      	ldrb	r3, [r3, r1]
 800bd3e:	4053      	eors	r3, r2
 800bd40:	b2da      	uxtb	r2, r3
 800bd42:	7bbb      	ldrb	r3, [r7, #14]
 800bd44:	4619      	mov	r1, r3
 800bd46:	4b23      	ldr	r3, [pc, #140]	@ (800bdd4 <mix_sub_columns+0x350>)
 800bd48:	5c5b      	ldrb	r3, [r3, r1]
 800bd4a:	4053      	eors	r3, r2
 800bd4c:	b2d9      	uxtb	r1, r3
 800bd4e:	7cfb      	ldrb	r3, [r7, #19]
 800bd50:	461a      	mov	r2, r3
 800bd52:	4b1e      	ldr	r3, [pc, #120]	@ (800bdcc <mix_sub_columns+0x348>)
 800bd54:	5c9a      	ldrb	r2, [r3, r2]
 800bd56:	687b      	ldr	r3, [r7, #4]
 800bd58:	330d      	adds	r3, #13
 800bd5a:	404a      	eors	r2, r1
 800bd5c:	b2d2      	uxtb	r2, r2
 800bd5e:	701a      	strb	r2, [r3, #0]
    dt[14] = s_box(st[12]) ^ s_box(st[1]) ^ gfm2_sb(st[6]) ^ gfm3_sb(st[11]);
 800bd60:	7d3b      	ldrb	r3, [r7, #20]
 800bd62:	461a      	mov	r2, r3
 800bd64:	4b19      	ldr	r3, [pc, #100]	@ (800bdcc <mix_sub_columns+0x348>)
 800bd66:	5c9a      	ldrb	r2, [r3, r2]
 800bd68:	7a7b      	ldrb	r3, [r7, #9]
 800bd6a:	4619      	mov	r1, r3
 800bd6c:	4b17      	ldr	r3, [pc, #92]	@ (800bdcc <mix_sub_columns+0x348>)
 800bd6e:	5c5b      	ldrb	r3, [r3, r1]
 800bd70:	4053      	eors	r3, r2
 800bd72:	b2da      	uxtb	r2, r3
 800bd74:	7bbb      	ldrb	r3, [r7, #14]
 800bd76:	4619      	mov	r1, r3
 800bd78:	4b15      	ldr	r3, [pc, #84]	@ (800bdd0 <mix_sub_columns+0x34c>)
 800bd7a:	5c5b      	ldrb	r3, [r3, r1]
 800bd7c:	4053      	eors	r3, r2
 800bd7e:	b2d9      	uxtb	r1, r3
 800bd80:	7cfb      	ldrb	r3, [r7, #19]
 800bd82:	461a      	mov	r2, r3
 800bd84:	4b13      	ldr	r3, [pc, #76]	@ (800bdd4 <mix_sub_columns+0x350>)
 800bd86:	5c9a      	ldrb	r2, [r3, r2]
 800bd88:	687b      	ldr	r3, [r7, #4]
 800bd8a:	330e      	adds	r3, #14
 800bd8c:	404a      	eors	r2, r1
 800bd8e:	b2d2      	uxtb	r2, r2
 800bd90:	701a      	strb	r2, [r3, #0]
    dt[15] = gfm3_sb(st[12]) ^ s_box(st[1]) ^ s_box(st[6]) ^ gfm2_sb(st[11]);
 800bd92:	7d3b      	ldrb	r3, [r7, #20]
 800bd94:	461a      	mov	r2, r3
 800bd96:	4b0f      	ldr	r3, [pc, #60]	@ (800bdd4 <mix_sub_columns+0x350>)
 800bd98:	5c9a      	ldrb	r2, [r3, r2]
 800bd9a:	7a7b      	ldrb	r3, [r7, #9]
 800bd9c:	4619      	mov	r1, r3
 800bd9e:	4b0b      	ldr	r3, [pc, #44]	@ (800bdcc <mix_sub_columns+0x348>)
 800bda0:	5c5b      	ldrb	r3, [r3, r1]
 800bda2:	4053      	eors	r3, r2
 800bda4:	b2da      	uxtb	r2, r3
 800bda6:	7bbb      	ldrb	r3, [r7, #14]
 800bda8:	4619      	mov	r1, r3
 800bdaa:	4b08      	ldr	r3, [pc, #32]	@ (800bdcc <mix_sub_columns+0x348>)
 800bdac:	5c5b      	ldrb	r3, [r3, r1]
 800bdae:	4053      	eors	r3, r2
 800bdb0:	b2d9      	uxtb	r1, r3
 800bdb2:	7cfb      	ldrb	r3, [r7, #19]
 800bdb4:	461a      	mov	r2, r3
 800bdb6:	4b06      	ldr	r3, [pc, #24]	@ (800bdd0 <mix_sub_columns+0x34c>)
 800bdb8:	5c9a      	ldrb	r2, [r3, r2]
 800bdba:	687b      	ldr	r3, [r7, #4]
 800bdbc:	330f      	adds	r3, #15
 800bdbe:	404a      	eors	r2, r1
 800bdc0:	b2d2      	uxtb	r2, r2
 800bdc2:	701a      	strb	r2, [r3, #0]
  }
 800bdc4:	bf00      	nop
 800bdc6:	3718      	adds	r7, #24
 800bdc8:	46bd      	mov	sp, r7
 800bdca:	bd80      	pop	{r7, pc}
 800bdcc:	0801d150 	.word	0x0801d150
 800bdd0:	0801d250 	.word	0x0801d250
 800bdd4:	0801d350 	.word	0x0801d350

0800bdd8 <lorawan_aes_set_key>:
#if defined( AES_ENC_PREKEYED ) || defined( AES_DEC_PREKEYED )

/*  Set the cipher key for the pre-keyed version */

return_type lorawan_aes_set_key( const uint8_t key[], length_type keylen, lorawan_aes_context ctx[1] )
{
 800bdd8:	b580      	push	{r7, lr}
 800bdda:	b086      	sub	sp, #24
 800bddc:	af00      	add	r7, sp, #0
 800bdde:	60f8      	str	r0, [r7, #12]
 800bde0:	460b      	mov	r3, r1
 800bde2:	607a      	str	r2, [r7, #4]
 800bde4:	72fb      	strb	r3, [r7, #11]
    uint8_t cc, rc, hi;

    switch( keylen )
 800bde6:	7afb      	ldrb	r3, [r7, #11]
 800bde8:	3b10      	subs	r3, #16
 800bdea:	2b10      	cmp	r3, #16
 800bdec:	bf8c      	ite	hi
 800bdee:	2201      	movhi	r2, #1
 800bdf0:	2200      	movls	r2, #0
 800bdf2:	b2d2      	uxtb	r2, r2
 800bdf4:	2a00      	cmp	r2, #0
 800bdf6:	d10b      	bne.n	800be10 <lorawan_aes_set_key+0x38>
 800bdf8:	4a64      	ldr	r2, [pc, #400]	@ (800bf8c <lorawan_aes_set_key+0x1b4>)
 800bdfa:	fa22 f303 	lsr.w	r3, r2, r3
 800bdfe:	f003 0301 	and.w	r3, r3, #1
 800be02:	2b00      	cmp	r3, #0
 800be04:	bf14      	ite	ne
 800be06:	2301      	movne	r3, #1
 800be08:	2300      	moveq	r3, #0
 800be0a:	b2db      	uxtb	r3, r3
 800be0c:	2b00      	cmp	r3, #0
 800be0e:	d105      	bne.n	800be1c <lorawan_aes_set_key+0x44>
    case 16:
    case 24:
    case 32:
        break;
    default:
        ctx->rnd = 0;
 800be10:	687b      	ldr	r3, [r7, #4]
 800be12:	2200      	movs	r2, #0
 800be14:	f883 20f0 	strb.w	r2, [r3, #240]	@ 0xf0
        return ( uint8_t )-1;
 800be18:	23ff      	movs	r3, #255	@ 0xff
 800be1a:	e0b3      	b.n	800bf84 <lorawan_aes_set_key+0x1ac>
        break;
 800be1c:	bf00      	nop
    }
    block_copy_nn(ctx->ksch, key, keylen);
 800be1e:	687b      	ldr	r3, [r7, #4]
 800be20:	7afa      	ldrb	r2, [r7, #11]
 800be22:	68f9      	ldr	r1, [r7, #12]
 800be24:	4618      	mov	r0, r3
 800be26:	f7ff fbfc 	bl	800b622 <copy_block_nn>
    hi = (keylen + 28) << 2;
 800be2a:	7afb      	ldrb	r3, [r7, #11]
 800be2c:	331c      	adds	r3, #28
 800be2e:	b2db      	uxtb	r3, r3
 800be30:	009b      	lsls	r3, r3, #2
 800be32:	747b      	strb	r3, [r7, #17]
    ctx->rnd = (hi >> 4) - 1;
 800be34:	7c7b      	ldrb	r3, [r7, #17]
 800be36:	091b      	lsrs	r3, r3, #4
 800be38:	b2db      	uxtb	r3, r3
 800be3a:	3b01      	subs	r3, #1
 800be3c:	b2da      	uxtb	r2, r3
 800be3e:	687b      	ldr	r3, [r7, #4]
 800be40:	f883 20f0 	strb.w	r2, [r3, #240]	@ 0xf0
    for( cc = keylen, rc = 1; cc < hi; cc += 4 )
 800be44:	7afb      	ldrb	r3, [r7, #11]
 800be46:	75fb      	strb	r3, [r7, #23]
 800be48:	2301      	movs	r3, #1
 800be4a:	75bb      	strb	r3, [r7, #22]
 800be4c:	e094      	b.n	800bf78 <lorawan_aes_set_key+0x1a0>
    {   uint8_t tt, t0, t1, t2, t3;

        t0 = ctx->ksch[cc - 4];
 800be4e:	7dfb      	ldrb	r3, [r7, #23]
 800be50:	3b04      	subs	r3, #4
 800be52:	687a      	ldr	r2, [r7, #4]
 800be54:	5cd3      	ldrb	r3, [r2, r3]
 800be56:	757b      	strb	r3, [r7, #21]
        t1 = ctx->ksch[cc - 3];
 800be58:	7dfb      	ldrb	r3, [r7, #23]
 800be5a:	3b03      	subs	r3, #3
 800be5c:	687a      	ldr	r2, [r7, #4]
 800be5e:	5cd3      	ldrb	r3, [r2, r3]
 800be60:	753b      	strb	r3, [r7, #20]
        t2 = ctx->ksch[cc - 2];
 800be62:	7dfb      	ldrb	r3, [r7, #23]
 800be64:	3b02      	subs	r3, #2
 800be66:	687a      	ldr	r2, [r7, #4]
 800be68:	5cd3      	ldrb	r3, [r2, r3]
 800be6a:	74fb      	strb	r3, [r7, #19]
        t3 = ctx->ksch[cc - 1];
 800be6c:	7dfb      	ldrb	r3, [r7, #23]
 800be6e:	3b01      	subs	r3, #1
 800be70:	687a      	ldr	r2, [r7, #4]
 800be72:	5cd3      	ldrb	r3, [r2, r3]
 800be74:	74bb      	strb	r3, [r7, #18]
        if( cc % keylen == 0 )
 800be76:	7dfb      	ldrb	r3, [r7, #23]
 800be78:	7afa      	ldrb	r2, [r7, #11]
 800be7a:	fbb3 f1f2 	udiv	r1, r3, r2
 800be7e:	fb01 f202 	mul.w	r2, r1, r2
 800be82:	1a9b      	subs	r3, r3, r2
 800be84:	b2db      	uxtb	r3, r3
 800be86:	2b00      	cmp	r3, #0
 800be88:	d128      	bne.n	800bedc <lorawan_aes_set_key+0x104>
        {
            tt = t0;
 800be8a:	7d7b      	ldrb	r3, [r7, #21]
 800be8c:	743b      	strb	r3, [r7, #16]
            t0 = s_box(t1) ^ rc;
 800be8e:	7d3b      	ldrb	r3, [r7, #20]
 800be90:	4a3f      	ldr	r2, [pc, #252]	@ (800bf90 <lorawan_aes_set_key+0x1b8>)
 800be92:	5cd2      	ldrb	r2, [r2, r3]
 800be94:	7dbb      	ldrb	r3, [r7, #22]
 800be96:	4053      	eors	r3, r2
 800be98:	757b      	strb	r3, [r7, #21]
            t1 = s_box(t2);
 800be9a:	7cfb      	ldrb	r3, [r7, #19]
 800be9c:	4a3c      	ldr	r2, [pc, #240]	@ (800bf90 <lorawan_aes_set_key+0x1b8>)
 800be9e:	5cd3      	ldrb	r3, [r2, r3]
 800bea0:	753b      	strb	r3, [r7, #20]
            t2 = s_box(t3);
 800bea2:	7cbb      	ldrb	r3, [r7, #18]
 800bea4:	4a3a      	ldr	r2, [pc, #232]	@ (800bf90 <lorawan_aes_set_key+0x1b8>)
 800bea6:	5cd3      	ldrb	r3, [r2, r3]
 800bea8:	74fb      	strb	r3, [r7, #19]
            t3 = s_box(tt);
 800beaa:	7c3b      	ldrb	r3, [r7, #16]
 800beac:	4a38      	ldr	r2, [pc, #224]	@ (800bf90 <lorawan_aes_set_key+0x1b8>)
 800beae:	5cd3      	ldrb	r3, [r2, r3]
 800beb0:	74bb      	strb	r3, [r7, #18]
            rc = f2(rc);
 800beb2:	f997 3016 	ldrsb.w	r3, [r7, #22]
 800beb6:	005b      	lsls	r3, r3, #1
 800beb8:	b25a      	sxtb	r2, r3
 800beba:	7dbb      	ldrb	r3, [r7, #22]
 800bebc:	09db      	lsrs	r3, r3, #7
 800bebe:	b2db      	uxtb	r3, r3
 800bec0:	b25b      	sxtb	r3, r3
 800bec2:	4619      	mov	r1, r3
 800bec4:	0049      	lsls	r1, r1, #1
 800bec6:	440b      	add	r3, r1
 800bec8:	4619      	mov	r1, r3
 800beca:	00c8      	lsls	r0, r1, #3
 800becc:	4619      	mov	r1, r3
 800bece:	4603      	mov	r3, r0
 800bed0:	440b      	add	r3, r1
 800bed2:	b25b      	sxtb	r3, r3
 800bed4:	4053      	eors	r3, r2
 800bed6:	b25b      	sxtb	r3, r3
 800bed8:	75bb      	strb	r3, [r7, #22]
 800beda:	e01c      	b.n	800bf16 <lorawan_aes_set_key+0x13e>
        }
        else if( keylen > 24 && cc % keylen == 16 )
 800bedc:	7afb      	ldrb	r3, [r7, #11]
 800bede:	2b18      	cmp	r3, #24
 800bee0:	d919      	bls.n	800bf16 <lorawan_aes_set_key+0x13e>
 800bee2:	7dfb      	ldrb	r3, [r7, #23]
 800bee4:	7afa      	ldrb	r2, [r7, #11]
 800bee6:	fbb3 f1f2 	udiv	r1, r3, r2
 800beea:	fb01 f202 	mul.w	r2, r1, r2
 800beee:	1a9b      	subs	r3, r3, r2
 800bef0:	b2db      	uxtb	r3, r3
 800bef2:	2b10      	cmp	r3, #16
 800bef4:	d10f      	bne.n	800bf16 <lorawan_aes_set_key+0x13e>
        {
            t0 = s_box(t0);
 800bef6:	7d7b      	ldrb	r3, [r7, #21]
 800bef8:	4a25      	ldr	r2, [pc, #148]	@ (800bf90 <lorawan_aes_set_key+0x1b8>)
 800befa:	5cd3      	ldrb	r3, [r2, r3]
 800befc:	757b      	strb	r3, [r7, #21]
            t1 = s_box(t1);
 800befe:	7d3b      	ldrb	r3, [r7, #20]
 800bf00:	4a23      	ldr	r2, [pc, #140]	@ (800bf90 <lorawan_aes_set_key+0x1b8>)
 800bf02:	5cd3      	ldrb	r3, [r2, r3]
 800bf04:	753b      	strb	r3, [r7, #20]
            t2 = s_box(t2);
 800bf06:	7cfb      	ldrb	r3, [r7, #19]
 800bf08:	4a21      	ldr	r2, [pc, #132]	@ (800bf90 <lorawan_aes_set_key+0x1b8>)
 800bf0a:	5cd3      	ldrb	r3, [r2, r3]
 800bf0c:	74fb      	strb	r3, [r7, #19]
            t3 = s_box(t3);
 800bf0e:	7cbb      	ldrb	r3, [r7, #18]
 800bf10:	4a1f      	ldr	r2, [pc, #124]	@ (800bf90 <lorawan_aes_set_key+0x1b8>)
 800bf12:	5cd3      	ldrb	r3, [r2, r3]
 800bf14:	74bb      	strb	r3, [r7, #18]
        }
        tt = cc - keylen;
 800bf16:	7dfa      	ldrb	r2, [r7, #23]
 800bf18:	7afb      	ldrb	r3, [r7, #11]
 800bf1a:	1ad3      	subs	r3, r2, r3
 800bf1c:	743b      	strb	r3, [r7, #16]
        ctx->ksch[cc + 0] = ctx->ksch[tt + 0] ^ t0;
 800bf1e:	7c3b      	ldrb	r3, [r7, #16]
 800bf20:	687a      	ldr	r2, [r7, #4]
 800bf22:	5cd1      	ldrb	r1, [r2, r3]
 800bf24:	7dfb      	ldrb	r3, [r7, #23]
 800bf26:	7d7a      	ldrb	r2, [r7, #21]
 800bf28:	404a      	eors	r2, r1
 800bf2a:	b2d1      	uxtb	r1, r2
 800bf2c:	687a      	ldr	r2, [r7, #4]
 800bf2e:	54d1      	strb	r1, [r2, r3]
        ctx->ksch[cc + 1] = ctx->ksch[tt + 1] ^ t1;
 800bf30:	7c3b      	ldrb	r3, [r7, #16]
 800bf32:	3301      	adds	r3, #1
 800bf34:	687a      	ldr	r2, [r7, #4]
 800bf36:	5cd1      	ldrb	r1, [r2, r3]
 800bf38:	7dfb      	ldrb	r3, [r7, #23]
 800bf3a:	3301      	adds	r3, #1
 800bf3c:	7d3a      	ldrb	r2, [r7, #20]
 800bf3e:	404a      	eors	r2, r1
 800bf40:	b2d1      	uxtb	r1, r2
 800bf42:	687a      	ldr	r2, [r7, #4]
 800bf44:	54d1      	strb	r1, [r2, r3]
        ctx->ksch[cc + 2] = ctx->ksch[tt + 2] ^ t2;
 800bf46:	7c3b      	ldrb	r3, [r7, #16]
 800bf48:	3302      	adds	r3, #2
 800bf4a:	687a      	ldr	r2, [r7, #4]
 800bf4c:	5cd1      	ldrb	r1, [r2, r3]
 800bf4e:	7dfb      	ldrb	r3, [r7, #23]
 800bf50:	3302      	adds	r3, #2
 800bf52:	7cfa      	ldrb	r2, [r7, #19]
 800bf54:	404a      	eors	r2, r1
 800bf56:	b2d1      	uxtb	r1, r2
 800bf58:	687a      	ldr	r2, [r7, #4]
 800bf5a:	54d1      	strb	r1, [r2, r3]
        ctx->ksch[cc + 3] = ctx->ksch[tt + 3] ^ t3;
 800bf5c:	7c3b      	ldrb	r3, [r7, #16]
 800bf5e:	3303      	adds	r3, #3
 800bf60:	687a      	ldr	r2, [r7, #4]
 800bf62:	5cd1      	ldrb	r1, [r2, r3]
 800bf64:	7dfb      	ldrb	r3, [r7, #23]
 800bf66:	3303      	adds	r3, #3
 800bf68:	7cba      	ldrb	r2, [r7, #18]
 800bf6a:	404a      	eors	r2, r1
 800bf6c:	b2d1      	uxtb	r1, r2
 800bf6e:	687a      	ldr	r2, [r7, #4]
 800bf70:	54d1      	strb	r1, [r2, r3]
    for( cc = keylen, rc = 1; cc < hi; cc += 4 )
 800bf72:	7dfb      	ldrb	r3, [r7, #23]
 800bf74:	3304      	adds	r3, #4
 800bf76:	75fb      	strb	r3, [r7, #23]
 800bf78:	7dfa      	ldrb	r2, [r7, #23]
 800bf7a:	7c7b      	ldrb	r3, [r7, #17]
 800bf7c:	429a      	cmp	r2, r3
 800bf7e:	f4ff af66 	bcc.w	800be4e <lorawan_aes_set_key+0x76>
    }
    return 0;
 800bf82:	2300      	movs	r3, #0
}
 800bf84:	4618      	mov	r0, r3
 800bf86:	3718      	adds	r7, #24
 800bf88:	46bd      	mov	sp, r7
 800bf8a:	bd80      	pop	{r7, pc}
 800bf8c:	00010101 	.word	0x00010101
 800bf90:	0801d150 	.word	0x0801d150

0800bf94 <lorawan_aes_encrypt>:
#if defined( AES_ENC_PREKEYED )

/*  Encrypt a single block of 16 bytes */

return_type lorawan_aes_encrypt( const uint8_t in[N_BLOCK], uint8_t  out[N_BLOCK], const lorawan_aes_context ctx[1] )
{
 800bf94:	b580      	push	{r7, lr}
 800bf96:	b08a      	sub	sp, #40	@ 0x28
 800bf98:	af00      	add	r7, sp, #0
 800bf9a:	60f8      	str	r0, [r7, #12]
 800bf9c:	60b9      	str	r1, [r7, #8]
 800bf9e:	607a      	str	r2, [r7, #4]
    if( ctx->rnd )
 800bfa0:	687b      	ldr	r3, [r7, #4]
 800bfa2:	f893 30f0 	ldrb.w	r3, [r3, #240]	@ 0xf0
 800bfa6:	2b00      	cmp	r3, #0
 800bfa8:	d038      	beq.n	800c01c <lorawan_aes_encrypt+0x88>
    {
        uint8_t s1[N_BLOCK], r;
        copy_and_key( s1, in, ctx->ksch );
 800bfaa:	687a      	ldr	r2, [r7, #4]
 800bfac:	f107 0314 	add.w	r3, r7, #20
 800bfb0:	68f9      	ldr	r1, [r7, #12]
 800bfb2:	4618      	mov	r0, r3
 800bfb4:	f7ff fc07 	bl	800b7c6 <copy_and_key>

        for( r = 1 ; r < ctx->rnd ; ++r )
 800bfb8:	2301      	movs	r3, #1
 800bfba:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
 800bfbe:	e014      	b.n	800bfea <lorawan_aes_encrypt+0x56>
#if defined( VERSION_1 )
        {
            mix_sub_columns( s1 );
 800bfc0:	f107 0314 	add.w	r3, r7, #20
 800bfc4:	4618      	mov	r0, r3
 800bfc6:	f7ff fd5d 	bl	800ba84 <mix_sub_columns>
            add_round_key( s1, ctx->ksch + r * N_BLOCK);
 800bfca:	687b      	ldr	r3, [r7, #4]
 800bfcc:	f897 2027 	ldrb.w	r2, [r7, #39]	@ 0x27
 800bfd0:	0112      	lsls	r2, r2, #4
 800bfd2:	441a      	add	r2, r3
 800bfd4:	f107 0314 	add.w	r3, r7, #20
 800bfd8:	4611      	mov	r1, r2
 800bfda:	4618      	mov	r0, r3
 800bfdc:	f7ff fcab 	bl	800b936 <add_round_key>
        for( r = 1 ; r < ctx->rnd ; ++r )
 800bfe0:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800bfe4:	3301      	adds	r3, #1
 800bfe6:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
 800bfea:	687b      	ldr	r3, [r7, #4]
 800bfec:	f893 30f0 	ldrb.w	r3, [r3, #240]	@ 0xf0
 800bff0:	f897 2027 	ldrb.w	r2, [r7, #39]	@ 0x27
 800bff4:	429a      	cmp	r2, r3
 800bff6:	d3e3      	bcc.n	800bfc0 <lorawan_aes_encrypt+0x2c>
        {   uint8_t s2[N_BLOCK];
            mix_sub_columns( s2, s1 );
            copy_and_key( s1, s2, ctx->ksch + r * N_BLOCK);
        }
#endif
        shift_sub_rows( s1 );
 800bff8:	f107 0314 	add.w	r3, r7, #20
 800bffc:	4618      	mov	r0, r3
 800bffe:	f7ff fca7 	bl	800b950 <shift_sub_rows>
        copy_and_key( out, s1, ctx->ksch + r * N_BLOCK );
 800c002:	687b      	ldr	r3, [r7, #4]
 800c004:	f897 2027 	ldrb.w	r2, [r7, #39]	@ 0x27
 800c008:	0112      	lsls	r2, r2, #4
 800c00a:	441a      	add	r2, r3
 800c00c:	f107 0314 	add.w	r3, r7, #20
 800c010:	4619      	mov	r1, r3
 800c012:	68b8      	ldr	r0, [r7, #8]
 800c014:	f7ff fbd7 	bl	800b7c6 <copy_and_key>
    }
    else
        return ( uint8_t )-1;
    return 0;
 800c018:	2300      	movs	r3, #0
 800c01a:	e000      	b.n	800c01e <lorawan_aes_encrypt+0x8a>
        return ( uint8_t )-1;
 800c01c:	23ff      	movs	r3, #255	@ 0xff
}
 800c01e:	4618      	mov	r0, r3
 800c020:	3728      	adds	r7, #40	@ 0x28
 800c022:	46bd      	mov	sp, r7
 800c024:	bd80      	pop	{r7, pc}
	...

0800c028 <PrintKey>:
static SecureElementStatus_t ComputeCmac( uint8_t *micBxBuffer, uint8_t *buffer, uint32_t size, KeyIdentifier_t keyID,
                                          uint32_t *cmac );

/* Private functions ---------------------------------------------------------*/
static void PrintKey( KeyIdentifier_t keyID )
{
 800c028:	b5f0      	push	{r4, r5, r6, r7, lr}
 800c02a:	b0a1      	sub	sp, #132	@ 0x84
 800c02c:	af12      	add	r7, sp, #72	@ 0x48
 800c02e:	4603      	mov	r3, r0
 800c030:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
#if (KEY_EXTRACTABLE == 1)
#if (LORAWAN_KMS == 0)
    Key_t *keyItem;
    if( SECURE_ELEMENT_SUCCESS == SecureElementGetKeyByID( keyID, &keyItem ) )
 800c034:	f107 0230 	add.w	r2, r7, #48	@ 0x30
 800c038:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 800c03c:	4611      	mov	r1, r2
 800c03e:	4618      	mov	r0, r3
 800c040:	f000 fa12 	bl	800c468 <SecureElementGetKeyByID>
 800c044:	4603      	mov	r3, r0
 800c046:	2b00      	cmp	r3, #0
 800c048:	d174      	bne.n	800c134 <PrintKey+0x10c>
#else
    uint8_t extractable_key[SE_KEY_SIZE] = {0};
    if( SECURE_ELEMENT_SUCCESS == SecureElementGetKeyByID( keyID, ( uint8_t * )extractable_key ) )
#endif /* LORAWAN_KMS */
    {
        for( uint8_t i = 0; i < NUM_OF_KEYS; i++ )
 800c04a:	2300      	movs	r3, #0
 800c04c:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
 800c050:	e06c      	b.n	800c12c <PrintKey+0x104>
        {
            if( KeyLabel[i].keyID == keyID )
 800c052:	f897 2037 	ldrb.w	r2, [r7, #55]	@ 0x37
 800c056:	4939      	ldr	r1, [pc, #228]	@ (800c13c <PrintKey+0x114>)
 800c058:	4613      	mov	r3, r2
 800c05a:	005b      	lsls	r3, r3, #1
 800c05c:	4413      	add	r3, r2
 800c05e:	009b      	lsls	r3, r3, #2
 800c060:	440b      	add	r3, r1
 800c062:	781b      	ldrb	r3, [r3, #0]
 800c064:	f897 202f 	ldrb.w	r2, [r7, #47]	@ 0x2f
 800c068:	429a      	cmp	r2, r3
 800c06a:	d15a      	bne.n	800c122 <PrintKey+0xfa>
            {
#if (LORAWAN_KMS == 0)
                MW_LOG( TS_OFF, VLEVEL_M,
 800c06c:	f897 2037 	ldrb.w	r2, [r7, #55]	@ 0x37
 800c070:	4932      	ldr	r1, [pc, #200]	@ (800c13c <PrintKey+0x114>)
 800c072:	4613      	mov	r3, r2
 800c074:	005b      	lsls	r3, r3, #1
 800c076:	4413      	add	r3, r2
 800c078:	009b      	lsls	r3, r3, #2
 800c07a:	440b      	add	r3, r1
 800c07c:	3308      	adds	r3, #8
 800c07e:	6819      	ldr	r1, [r3, #0]
 800c080:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800c082:	785b      	ldrb	r3, [r3, #1]
 800c084:	461d      	mov	r5, r3
 800c086:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800c088:	789b      	ldrb	r3, [r3, #2]
 800c08a:	461e      	mov	r6, r3
 800c08c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800c08e:	78db      	ldrb	r3, [r3, #3]
 800c090:	62bb      	str	r3, [r7, #40]	@ 0x28
 800c092:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800c094:	791b      	ldrb	r3, [r3, #4]
 800c096:	627b      	str	r3, [r7, #36]	@ 0x24
 800c098:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800c09a:	795b      	ldrb	r3, [r3, #5]
 800c09c:	623b      	str	r3, [r7, #32]
 800c09e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800c0a0:	799b      	ldrb	r3, [r3, #6]
 800c0a2:	61fb      	str	r3, [r7, #28]
 800c0a4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800c0a6:	79db      	ldrb	r3, [r3, #7]
 800c0a8:	61bb      	str	r3, [r7, #24]
 800c0aa:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800c0ac:	7a1b      	ldrb	r3, [r3, #8]
 800c0ae:	617b      	str	r3, [r7, #20]
 800c0b0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800c0b2:	7a5b      	ldrb	r3, [r3, #9]
 800c0b4:	613b      	str	r3, [r7, #16]
 800c0b6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800c0b8:	7a9b      	ldrb	r3, [r3, #10]
 800c0ba:	60fb      	str	r3, [r7, #12]
 800c0bc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800c0be:	7adb      	ldrb	r3, [r3, #11]
 800c0c0:	60bb      	str	r3, [r7, #8]
 800c0c2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800c0c4:	7b1b      	ldrb	r3, [r3, #12]
 800c0c6:	607b      	str	r3, [r7, #4]
 800c0c8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800c0ca:	7b5b      	ldrb	r3, [r3, #13]
 800c0cc:	461c      	mov	r4, r3
 800c0ce:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800c0d0:	7b9b      	ldrb	r3, [r3, #14]
 800c0d2:	4618      	mov	r0, r3
 800c0d4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800c0d6:	7bdb      	ldrb	r3, [r3, #15]
 800c0d8:	461a      	mov	r2, r3
 800c0da:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800c0dc:	7c1b      	ldrb	r3, [r3, #16]
 800c0de:	9310      	str	r3, [sp, #64]	@ 0x40
 800c0e0:	920f      	str	r2, [sp, #60]	@ 0x3c
 800c0e2:	900e      	str	r0, [sp, #56]	@ 0x38
 800c0e4:	940d      	str	r4, [sp, #52]	@ 0x34
 800c0e6:	687a      	ldr	r2, [r7, #4]
 800c0e8:	920c      	str	r2, [sp, #48]	@ 0x30
 800c0ea:	68ba      	ldr	r2, [r7, #8]
 800c0ec:	920b      	str	r2, [sp, #44]	@ 0x2c
 800c0ee:	68fa      	ldr	r2, [r7, #12]
 800c0f0:	920a      	str	r2, [sp, #40]	@ 0x28
 800c0f2:	693a      	ldr	r2, [r7, #16]
 800c0f4:	9209      	str	r2, [sp, #36]	@ 0x24
 800c0f6:	697a      	ldr	r2, [r7, #20]
 800c0f8:	9208      	str	r2, [sp, #32]
 800c0fa:	69ba      	ldr	r2, [r7, #24]
 800c0fc:	9207      	str	r2, [sp, #28]
 800c0fe:	69fa      	ldr	r2, [r7, #28]
 800c100:	9206      	str	r2, [sp, #24]
 800c102:	6a3a      	ldr	r2, [r7, #32]
 800c104:	9205      	str	r2, [sp, #20]
 800c106:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800c108:	9204      	str	r2, [sp, #16]
 800c10a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800c10c:	9303      	str	r3, [sp, #12]
 800c10e:	9602      	str	r6, [sp, #8]
 800c110:	9501      	str	r5, [sp, #4]
 800c112:	9100      	str	r1, [sp, #0]
 800c114:	4b0a      	ldr	r3, [pc, #40]	@ (800c140 <PrintKey+0x118>)
 800c116:	2200      	movs	r2, #0
 800c118:	2100      	movs	r1, #0
 800c11a:	2002      	movs	r0, #2
 800c11c:	f00f ffde 	bl	801c0dc <UTIL_ADV_TRACE_COND_FSend>
 800c120:	e008      	b.n	800c134 <PrintKey+0x10c>
        for( uint8_t i = 0; i < NUM_OF_KEYS; i++ )
 800c122:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 800c126:	3301      	adds	r3, #1
 800c128:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
 800c12c:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 800c130:	2b0a      	cmp	r3, #10
 800c132:	d98e      	bls.n	800c052 <PrintKey+0x2a>
                return;
            }
        }
    }
#endif /* KEY_EXTRACTABLE */
}
 800c134:	373c      	adds	r7, #60	@ 0x3c
 800c136:	46bd      	mov	sp, r7
 800c138:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800c13a:	bf00      	nop
 800c13c:	0801d450 	.word	0x0801d450
 800c140:	0801ccd0 	.word	0x0801ccd0

0800c144 <PrintIds>:

static void PrintIds( ActivationType_t mode )
{
 800c144:	b5f0      	push	{r4, r5, r6, r7, lr}
 800c146:	b091      	sub	sp, #68	@ 0x44
 800c148:	af08      	add	r7, sp, #32
 800c14a:	4603      	mov	r3, r0
 800c14c:	71fb      	strb	r3, [r7, #7]
    uint8_t joinEui[SE_EUI_SIZE];
    uint8_t devEui[SE_EUI_SIZE];
    uint32_t devAddr = 0;
 800c14e:	2300      	movs	r3, #0
 800c150:	60fb      	str	r3, [r7, #12]

    SecureElementGetDevEui( devEui );
 800c152:	f107 0310 	add.w	r3, r7, #16
 800c156:	4618      	mov	r0, r3
 800c158:	f000 fbd8 	bl	800c90c <SecureElementGetDevEui>
    MW_LOG( TS_OFF, VLEVEL_M, "###### DevEUI:      %02X:%02X:%02X:%02X:%02X:%02X:%02X:%02X\r\n", HEX8( devEui ) );
 800c15c:	7c3b      	ldrb	r3, [r7, #16]
 800c15e:	7c7a      	ldrb	r2, [r7, #17]
 800c160:	7cb9      	ldrb	r1, [r7, #18]
 800c162:	7cf8      	ldrb	r0, [r7, #19]
 800c164:	7d3c      	ldrb	r4, [r7, #20]
 800c166:	7d7d      	ldrb	r5, [r7, #21]
 800c168:	7dbe      	ldrb	r6, [r7, #22]
 800c16a:	f897 c017 	ldrb.w	ip, [r7, #23]
 800c16e:	f8cd c01c 	str.w	ip, [sp, #28]
 800c172:	9606      	str	r6, [sp, #24]
 800c174:	9505      	str	r5, [sp, #20]
 800c176:	9404      	str	r4, [sp, #16]
 800c178:	9003      	str	r0, [sp, #12]
 800c17a:	9102      	str	r1, [sp, #8]
 800c17c:	9201      	str	r2, [sp, #4]
 800c17e:	9300      	str	r3, [sp, #0]
 800c180:	4b24      	ldr	r3, [pc, #144]	@ (800c214 <PrintIds+0xd0>)
 800c182:	2200      	movs	r2, #0
 800c184:	2100      	movs	r1, #0
 800c186:	2002      	movs	r0, #2
 800c188:	f00f ffa8 	bl	801c0dc <UTIL_ADV_TRACE_COND_FSend>

    SecureElementGetJoinEui( joinEui );
 800c18c:	f107 0318 	add.w	r3, r7, #24
 800c190:	4618      	mov	r0, r3
 800c192:	f000 fbeb 	bl	800c96c <SecureElementGetJoinEui>
    MW_LOG( TS_OFF, VLEVEL_M, "###### AppEUI:      %02X:%02X:%02X:%02X:%02X:%02X:%02X:%02X\r\n", HEX8( joinEui ) );
 800c196:	7e3b      	ldrb	r3, [r7, #24]
 800c198:	7e7a      	ldrb	r2, [r7, #25]
 800c19a:	7eb9      	ldrb	r1, [r7, #26]
 800c19c:	7ef8      	ldrb	r0, [r7, #27]
 800c19e:	7f3c      	ldrb	r4, [r7, #28]
 800c1a0:	7f7d      	ldrb	r5, [r7, #29]
 800c1a2:	7fbe      	ldrb	r6, [r7, #30]
 800c1a4:	f897 c01f 	ldrb.w	ip, [r7, #31]
 800c1a8:	f8cd c01c 	str.w	ip, [sp, #28]
 800c1ac:	9606      	str	r6, [sp, #24]
 800c1ae:	9505      	str	r5, [sp, #20]
 800c1b0:	9404      	str	r4, [sp, #16]
 800c1b2:	9003      	str	r0, [sp, #12]
 800c1b4:	9102      	str	r1, [sp, #8]
 800c1b6:	9201      	str	r2, [sp, #4]
 800c1b8:	9300      	str	r3, [sp, #0]
 800c1ba:	4b17      	ldr	r3, [pc, #92]	@ (800c218 <PrintIds+0xd4>)
 800c1bc:	2200      	movs	r2, #0
 800c1be:	2100      	movs	r1, #0
 800c1c0:	2002      	movs	r0, #2
 800c1c2:	f00f ff8b 	bl	801c0dc <UTIL_ADV_TRACE_COND_FSend>

    SecureElementGetDevAddr( mode, &devAddr );
 800c1c6:	f107 020c 	add.w	r2, r7, #12
 800c1ca:	79fb      	ldrb	r3, [r7, #7]
 800c1cc:	4611      	mov	r1, r2
 800c1ce:	4618      	mov	r0, r3
 800c1d0:	f000 fbfe 	bl	800c9d0 <SecureElementGetDevAddr>
    MW_LOG( TS_OFF, VLEVEL_M, "###### DevAddr:     %02X:%02X:%02X:%02X\r\n",
 800c1d4:	f107 030c 	add.w	r3, r7, #12
 800c1d8:	3303      	adds	r3, #3
 800c1da:	781b      	ldrb	r3, [r3, #0]
 800c1dc:	461a      	mov	r2, r3
 800c1de:	f107 030c 	add.w	r3, r7, #12
 800c1e2:	3302      	adds	r3, #2
 800c1e4:	781b      	ldrb	r3, [r3, #0]
 800c1e6:	4619      	mov	r1, r3
 800c1e8:	f107 030c 	add.w	r3, r7, #12
 800c1ec:	3301      	adds	r3, #1
 800c1ee:	781b      	ldrb	r3, [r3, #0]
 800c1f0:	4618      	mov	r0, r3
 800c1f2:	f107 030c 	add.w	r3, r7, #12
 800c1f6:	781b      	ldrb	r3, [r3, #0]
 800c1f8:	9303      	str	r3, [sp, #12]
 800c1fa:	9002      	str	r0, [sp, #8]
 800c1fc:	9101      	str	r1, [sp, #4]
 800c1fe:	9200      	str	r2, [sp, #0]
 800c200:	4b06      	ldr	r3, [pc, #24]	@ (800c21c <PrintIds+0xd8>)
 800c202:	2200      	movs	r2, #0
 800c204:	2100      	movs	r1, #0
 800c206:	2002      	movs	r0, #2
 800c208:	f00f ff68 	bl	801c0dc <UTIL_ADV_TRACE_COND_FSend>
            ( unsigned )( ( unsigned char * )( &devAddr ) )[3],
            ( unsigned )( ( unsigned char * )( &devAddr ) )[2],
            ( unsigned )( ( unsigned char * )( &devAddr ) )[1],
            ( unsigned )( ( unsigned char * )( &devAddr ) )[0] );
}
 800c20c:	bf00      	nop
 800c20e:	3724      	adds	r7, #36	@ 0x24
 800c210:	46bd      	mov	sp, r7
 800c212:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800c214:	0801cd2c 	.word	0x0801cd2c
 800c218:	0801cd6c 	.word	0x0801cd6c
 800c21c:	0801cdac 	.word	0x0801cdac

0800c220 <GetKeyByID>:

#if (LORAWAN_KMS == 0)
static SecureElementStatus_t GetKeyByID( KeyIdentifier_t keyID, Key_t **keyItem )
{
 800c220:	b480      	push	{r7}
 800c222:	b085      	sub	sp, #20
 800c224:	af00      	add	r7, sp, #0
 800c226:	4603      	mov	r3, r0
 800c228:	6039      	str	r1, [r7, #0]
 800c22a:	71fb      	strb	r3, [r7, #7]
    for( uint8_t i = 0; i < NUM_OF_KEYS; i++ )
 800c22c:	2300      	movs	r3, #0
 800c22e:	73fb      	strb	r3, [r7, #15]
 800c230:	e01a      	b.n	800c268 <GetKeyByID+0x48>
    {
        if( SeNvm->KeyList[i].KeyID == keyID )
 800c232:	4b12      	ldr	r3, [pc, #72]	@ (800c27c <GetKeyByID+0x5c>)
 800c234:	6819      	ldr	r1, [r3, #0]
 800c236:	7bfa      	ldrb	r2, [r7, #15]
 800c238:	4613      	mov	r3, r2
 800c23a:	011b      	lsls	r3, r3, #4
 800c23c:	4413      	add	r3, r2
 800c23e:	440b      	add	r3, r1
 800c240:	3318      	adds	r3, #24
 800c242:	781b      	ldrb	r3, [r3, #0]
 800c244:	79fa      	ldrb	r2, [r7, #7]
 800c246:	429a      	cmp	r2, r3
 800c248:	d10b      	bne.n	800c262 <GetKeyByID+0x42>
        {
            *keyItem = &( SeNvm->KeyList[i] );
 800c24a:	4b0c      	ldr	r3, [pc, #48]	@ (800c27c <GetKeyByID+0x5c>)
 800c24c:	6819      	ldr	r1, [r3, #0]
 800c24e:	7bfa      	ldrb	r2, [r7, #15]
 800c250:	4613      	mov	r3, r2
 800c252:	011b      	lsls	r3, r3, #4
 800c254:	4413      	add	r3, r2
 800c256:	3318      	adds	r3, #24
 800c258:	18ca      	adds	r2, r1, r3
 800c25a:	683b      	ldr	r3, [r7, #0]
 800c25c:	601a      	str	r2, [r3, #0]
            return SECURE_ELEMENT_SUCCESS;
 800c25e:	2300      	movs	r3, #0
 800c260:	e006      	b.n	800c270 <GetKeyByID+0x50>
    for( uint8_t i = 0; i < NUM_OF_KEYS; i++ )
 800c262:	7bfb      	ldrb	r3, [r7, #15]
 800c264:	3301      	adds	r3, #1
 800c266:	73fb      	strb	r3, [r7, #15]
 800c268:	7bfb      	ldrb	r3, [r7, #15]
 800c26a:	2b0a      	cmp	r3, #10
 800c26c:	d9e1      	bls.n	800c232 <GetKeyByID+0x12>
        }
    }
    return SECURE_ELEMENT_ERROR_INVALID_KEY_ID;
 800c26e:	2303      	movs	r3, #3
}
 800c270:	4618      	mov	r0, r3
 800c272:	3714      	adds	r7, #20
 800c274:	46bd      	mov	sp, r7
 800c276:	bc80      	pop	{r7}
 800c278:	4770      	bx	lr
 800c27a:	bf00      	nop
 800c27c:	200005f8 	.word	0x200005f8

0800c280 <ComputeCmac>:
}
#endif /* LORAWAN_KMS */

static SecureElementStatus_t ComputeCmac( uint8_t *micBxBuffer, uint8_t *buffer, uint32_t size, KeyIdentifier_t keyID,
                                          uint32_t *cmac )
{
 800c280:	b590      	push	{r4, r7, lr}
 800c282:	b0d1      	sub	sp, #324	@ 0x144
 800c284:	af00      	add	r7, sp, #0
 800c286:	f507 74a0 	add.w	r4, r7, #320	@ 0x140
 800c28a:	f5a4 749a 	sub.w	r4, r4, #308	@ 0x134
 800c28e:	6020      	str	r0, [r4, #0]
 800c290:	f507 70a0 	add.w	r0, r7, #320	@ 0x140
 800c294:	f5a0 709c 	sub.w	r0, r0, #312	@ 0x138
 800c298:	6001      	str	r1, [r0, #0]
 800c29a:	f507 71a0 	add.w	r1, r7, #320	@ 0x140
 800c29e:	f5a1 719e 	sub.w	r1, r1, #316	@ 0x13c
 800c2a2:	600a      	str	r2, [r1, #0]
 800c2a4:	461a      	mov	r2, r3
 800c2a6:	f507 73a0 	add.w	r3, r7, #320	@ 0x140
 800c2aa:	f2a3 133d 	subw	r3, r3, #317	@ 0x13d
 800c2ae:	701a      	strb	r2, [r3, #0]
    if( ( buffer == NULL ) || ( cmac == NULL ) )
 800c2b0:	f507 73a0 	add.w	r3, r7, #320	@ 0x140
 800c2b4:	f5a3 739c 	sub.w	r3, r3, #312	@ 0x138
 800c2b8:	681b      	ldr	r3, [r3, #0]
 800c2ba:	2b00      	cmp	r3, #0
 800c2bc:	d003      	beq.n	800c2c6 <ComputeCmac+0x46>
 800c2be:	f8d7 3150 	ldr.w	r3, [r7, #336]	@ 0x150
 800c2c2:	2b00      	cmp	r3, #0
 800c2c4:	d101      	bne.n	800c2ca <ComputeCmac+0x4a>
    {
        return SECURE_ELEMENT_ERROR_NPE;
 800c2c6:	2302      	movs	r3, #2
 800c2c8:	e05d      	b.n	800c386 <ComputeCmac+0x106>

#if (LORAWAN_KMS == 0)
    uint8_t Cmac[16];
    AES_CMAC_CTX aesCmacCtx[1];

    AES_CMAC_Init( aesCmacCtx );
 800c2ca:	f107 0314 	add.w	r3, r7, #20
 800c2ce:	4618      	mov	r0, r3
 800c2d0:	f7fe fefe 	bl	800b0d0 <AES_CMAC_Init>

    Key_t                *keyItem;
    SecureElementStatus_t retval = GetKeyByID( keyID, &keyItem );
 800c2d4:	f107 0210 	add.w	r2, r7, #16
 800c2d8:	f507 73a0 	add.w	r3, r7, #320	@ 0x140
 800c2dc:	f2a3 133d 	subw	r3, r3, #317	@ 0x13d
 800c2e0:	781b      	ldrb	r3, [r3, #0]
 800c2e2:	4611      	mov	r1, r2
 800c2e4:	4618      	mov	r0, r3
 800c2e6:	f7ff ff9b 	bl	800c220 <GetKeyByID>
 800c2ea:	4603      	mov	r3, r0
 800c2ec:	f887 313f 	strb.w	r3, [r7, #319]	@ 0x13f

    if( retval == SECURE_ELEMENT_SUCCESS )
 800c2f0:	f897 313f 	ldrb.w	r3, [r7, #319]	@ 0x13f
 800c2f4:	2b00      	cmp	r3, #0
 800c2f6:	d144      	bne.n	800c382 <ComputeCmac+0x102>
    {
        AES_CMAC_SetKey( aesCmacCtx, keyItem->KeyValue );
 800c2f8:	f507 73a0 	add.w	r3, r7, #320	@ 0x140
 800c2fc:	f5a3 7398 	sub.w	r3, r3, #304	@ 0x130
 800c300:	681b      	ldr	r3, [r3, #0]
 800c302:	1c5a      	adds	r2, r3, #1
 800c304:	f107 0314 	add.w	r3, r7, #20
 800c308:	4611      	mov	r1, r2
 800c30a:	4618      	mov	r0, r3
 800c30c:	f7fe fef9 	bl	800b102 <AES_CMAC_SetKey>

        if( micBxBuffer != NULL )
 800c310:	f507 73a0 	add.w	r3, r7, #320	@ 0x140
 800c314:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 800c318:	681b      	ldr	r3, [r3, #0]
 800c31a:	2b00      	cmp	r3, #0
 800c31c:	d009      	beq.n	800c332 <ComputeCmac+0xb2>
        {
            AES_CMAC_Update( aesCmacCtx, micBxBuffer, MIC_BLOCK_BX_SIZE );
 800c31e:	f507 73a0 	add.w	r3, r7, #320	@ 0x140
 800c322:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 800c326:	f107 0014 	add.w	r0, r7, #20
 800c32a:	2210      	movs	r2, #16
 800c32c:	6819      	ldr	r1, [r3, #0]
 800c32e:	f7fe fef7 	bl	800b120 <AES_CMAC_Update>
        }

        AES_CMAC_Update( aesCmacCtx, buffer, size );
 800c332:	f507 73a0 	add.w	r3, r7, #320	@ 0x140
 800c336:	f5a3 729e 	sub.w	r2, r3, #316	@ 0x13c
 800c33a:	f507 73a0 	add.w	r3, r7, #320	@ 0x140
 800c33e:	f5a3 739c 	sub.w	r3, r3, #312	@ 0x138
 800c342:	f107 0014 	add.w	r0, r7, #20
 800c346:	6812      	ldr	r2, [r2, #0]
 800c348:	6819      	ldr	r1, [r3, #0]
 800c34a:	f7fe fee9 	bl	800b120 <AES_CMAC_Update>

        AES_CMAC_Final( Cmac, aesCmacCtx );
 800c34e:	f107 0214 	add.w	r2, r7, #20
 800c352:	f507 7396 	add.w	r3, r7, #300	@ 0x12c
 800c356:	4611      	mov	r1, r2
 800c358:	4618      	mov	r0, r3
 800c35a:	f7fe ffa3 	bl	800b2a4 <AES_CMAC_Final>

        /* Bring into the required format */
        *cmac = GET_UINT32_LE( Cmac, 0 );
 800c35e:	f897 312c 	ldrb.w	r3, [r7, #300]	@ 0x12c
 800c362:	461a      	mov	r2, r3
 800c364:	f897 312d 	ldrb.w	r3, [r7, #301]	@ 0x12d
 800c368:	021b      	lsls	r3, r3, #8
 800c36a:	431a      	orrs	r2, r3
 800c36c:	f897 312e 	ldrb.w	r3, [r7, #302]	@ 0x12e
 800c370:	041b      	lsls	r3, r3, #16
 800c372:	431a      	orrs	r2, r3
 800c374:	f897 312f 	ldrb.w	r3, [r7, #303]	@ 0x12f
 800c378:	061b      	lsls	r3, r3, #24
 800c37a:	431a      	orrs	r2, r3
 800c37c:	f8d7 3150 	ldr.w	r3, [r7, #336]	@ 0x150
 800c380:	601a      	str	r2, [r3, #0]
    if( rv != CKR_OK )
    {
        retval = SECURE_ELEMENT_ERROR;
    }
#endif /* LORAWAN_KMS */
    return retval;
 800c382:	f897 313f 	ldrb.w	r3, [r7, #319]	@ 0x13f
}
 800c386:	4618      	mov	r0, r3
 800c388:	f507 77a2 	add.w	r7, r7, #324	@ 0x144
 800c38c:	46bd      	mov	sp, r7
 800c38e:	bd90      	pop	{r4, r7, pc}

0800c390 <SecureElementInit>:
/* Exported functions ---------------------------------------------------------*/
/*
 * API functions
 */
SecureElementStatus_t SecureElementInit( SecureElementNvmData_t *nvm )
{
 800c390:	b580      	push	{r7, lr}
 800c392:	b082      	sub	sp, #8
 800c394:	af00      	add	r7, sp, #0
 800c396:	6078      	str	r0, [r7, #4]
    if( nvm == NULL )
 800c398:	687b      	ldr	r3, [r7, #4]
 800c39a:	2b00      	cmp	r3, #0
 800c39c:	d101      	bne.n	800c3a2 <SecureElementInit+0x12>
    {
        return SECURE_ELEMENT_ERROR_NPE;
 800c39e:	2302      	movs	r3, #2
 800c3a0:	e00a      	b.n	800c3b8 <SecureElementInit+0x28>
    }

    /* Initialize nvm pointer */
    SeNvm = nvm;
 800c3a2:	4a07      	ldr	r2, [pc, #28]	@ (800c3c0 <SecureElementInit+0x30>)
 800c3a4:	687b      	ldr	r3, [r7, #4]
 800c3a6:	6013      	str	r3, [r2, #0]

#if (LORAWAN_KMS == 0)
    /* Initialize data */
    memcpy1( ( uint8_t * )SeNvm, ( uint8_t * )&seNvmInit, sizeof( seNvmInit ) );
 800c3a8:	4b05      	ldr	r3, [pc, #20]	@ (800c3c0 <SecureElementInit+0x30>)
 800c3aa:	681b      	ldr	r3, [r3, #0]
 800c3ac:	22d8      	movs	r2, #216	@ 0xd8
 800c3ae:	4905      	ldr	r1, [pc, #20]	@ (800c3c4 <SecureElementInit+0x34>)
 800c3b0:	4618      	mov	r0, r3
 800c3b2:	f00b fb36 	bl	8017a22 <memcpy1>
        ( void )C_CloseSession( session );
    }

#endif /* LORAWAN_KMS */

    return SECURE_ELEMENT_SUCCESS;
 800c3b6:	2300      	movs	r3, #0
}
 800c3b8:	4618      	mov	r0, r3
 800c3ba:	3708      	adds	r7, #8
 800c3bc:	46bd      	mov	sp, r7
 800c3be:	bd80      	pop	{r7, pc}
 800c3c0:	200005f8 	.word	0x200005f8
 800c3c4:	0801d66c 	.word	0x0801d66c

0800c3c8 <SecureElementInitMcuID>:

SecureElementStatus_t SecureElementInitMcuID( SecureElementGetUniqueId_t seGetUniqueId,
                                              SecureElementGetDevAddr_t seGetDevAddr )
{
 800c3c8:	b580      	push	{r7, lr}
 800c3ca:	b086      	sub	sp, #24
 800c3cc:	af00      	add	r7, sp, #0
 800c3ce:	6078      	str	r0, [r7, #4]
 800c3d0:	6039      	str	r1, [r7, #0]
    uint8_t devEui[SE_EUI_SIZE];
    uint32_t devAddrABP = 0;
 800c3d2:	2300      	movs	r3, #0
 800c3d4:	60bb      	str	r3, [r7, #8]

    SecureElementGetDevEui( devEui );
 800c3d6:	f107 030c 	add.w	r3, r7, #12
 800c3da:	4618      	mov	r0, r3
 800c3dc:	f000 fa96 	bl	800c90c <SecureElementGetDevEui>
    SecureElementGetDevAddr( ACTIVATION_TYPE_ABP, &devAddrABP );
 800c3e0:	f107 0308 	add.w	r3, r7, #8
 800c3e4:	4619      	mov	r1, r3
 800c3e6:	2001      	movs	r0, #1
 800c3e8:	f000 faf2 	bl	800c9d0 <SecureElementGetDevAddr>

    if( seGetUniqueId != NULL )
 800c3ec:	687b      	ldr	r3, [r7, #4]
 800c3ee:	2b00      	cmp	r3, #0
 800c3f0:	d024      	beq.n	800c43c <SecureElementInitMcuID+0x74>
    {
        bool id_init = false;
 800c3f2:	2300      	movs	r3, #0
 800c3f4:	75fb      	strb	r3, [r7, #23]
        for( uint8_t index = 0; index < SE_EUI_SIZE; index++ )
 800c3f6:	2300      	movs	r3, #0
 800c3f8:	75bb      	strb	r3, [r7, #22]
 800c3fa:	e00c      	b.n	800c416 <SecureElementInitMcuID+0x4e>
        {
            if( devEui[index] != 0 )
 800c3fc:	7dbb      	ldrb	r3, [r7, #22]
 800c3fe:	3318      	adds	r3, #24
 800c400:	443b      	add	r3, r7
 800c402:	f813 3c0c 	ldrb.w	r3, [r3, #-12]
 800c406:	2b00      	cmp	r3, #0
 800c408:	d002      	beq.n	800c410 <SecureElementInitMcuID+0x48>
            {
                id_init = true;
 800c40a:	2301      	movs	r3, #1
 800c40c:	75fb      	strb	r3, [r7, #23]
                break;
 800c40e:	e005      	b.n	800c41c <SecureElementInitMcuID+0x54>
        for( uint8_t index = 0; index < SE_EUI_SIZE; index++ )
 800c410:	7dbb      	ldrb	r3, [r7, #22]
 800c412:	3301      	adds	r3, #1
 800c414:	75bb      	strb	r3, [r7, #22]
 800c416:	7dbb      	ldrb	r3, [r7, #22]
 800c418:	2b07      	cmp	r3, #7
 800c41a:	d9ef      	bls.n	800c3fc <SecureElementInitMcuID+0x34>
            }
        }
        if( id_init == false )
 800c41c:	7dfb      	ldrb	r3, [r7, #23]
 800c41e:	f083 0301 	eor.w	r3, r3, #1
 800c422:	b2db      	uxtb	r3, r3
 800c424:	2b00      	cmp	r3, #0
 800c426:	d009      	beq.n	800c43c <SecureElementInitMcuID+0x74>
        {
            /* Get a DevEUI from MCU unique ID */
            seGetUniqueId( devEui );
 800c428:	f107 020c 	add.w	r2, r7, #12
 800c42c:	687b      	ldr	r3, [r7, #4]
 800c42e:	4610      	mov	r0, r2
 800c430:	4798      	blx	r3
            SecureElementSetDevEui( devEui );
 800c432:	f107 030c 	add.w	r3, r7, #12
 800c436:	4618      	mov	r0, r3
 800c438:	f000 fa50 	bl	800c8dc <SecureElementSetDevEui>
        }
    }

    if( ( seGetDevAddr != NULL ) && ( devAddrABP == 0 ) )
 800c43c:	683b      	ldr	r3, [r7, #0]
 800c43e:	2b00      	cmp	r3, #0
 800c440:	d00c      	beq.n	800c45c <SecureElementInitMcuID+0x94>
 800c442:	68bb      	ldr	r3, [r7, #8]
 800c444:	2b00      	cmp	r3, #0
 800c446:	d109      	bne.n	800c45c <SecureElementInitMcuID+0x94>
    {
        /* callback to dynamic DevAddr generation */
        seGetDevAddr( &devAddrABP );
 800c448:	f107 0208 	add.w	r2, r7, #8
 800c44c:	683b      	ldr	r3, [r7, #0]
 800c44e:	4610      	mov	r0, r2
 800c450:	4798      	blx	r3
        SecureElementSetDevAddr( ACTIVATION_TYPE_ABP, devAddrABP );
 800c452:	68bb      	ldr	r3, [r7, #8]
 800c454:	4619      	mov	r1, r3
 800c456:	2001      	movs	r0, #1
 800c458:	f000 faa0 	bl	800c99c <SecureElementSetDevAddr>
    }

    return SECURE_ELEMENT_SUCCESS;
 800c45c:	2300      	movs	r3, #0
}
 800c45e:	4618      	mov	r0, r3
 800c460:	3718      	adds	r7, #24
 800c462:	46bd      	mov	sp, r7
 800c464:	bd80      	pop	{r7, pc}
	...

0800c468 <SecureElementGetKeyByID>:

#if (LORAWAN_KMS == 0)
SecureElementStatus_t SecureElementGetKeyByID( KeyIdentifier_t keyID, Key_t **keyItem )
{
 800c468:	b480      	push	{r7}
 800c46a:	b085      	sub	sp, #20
 800c46c:	af00      	add	r7, sp, #0
 800c46e:	4603      	mov	r3, r0
 800c470:	6039      	str	r1, [r7, #0]
 800c472:	71fb      	strb	r3, [r7, #7]
#if (KEY_EXTRACTABLE == 1)
    for( uint8_t i = 0; i < NUM_OF_KEYS; i++ )
 800c474:	2300      	movs	r3, #0
 800c476:	73fb      	strb	r3, [r7, #15]
 800c478:	e01a      	b.n	800c4b0 <SecureElementGetKeyByID+0x48>
    {
        if( SeNvm->KeyList[i].KeyID == keyID )
 800c47a:	4b12      	ldr	r3, [pc, #72]	@ (800c4c4 <SecureElementGetKeyByID+0x5c>)
 800c47c:	6819      	ldr	r1, [r3, #0]
 800c47e:	7bfa      	ldrb	r2, [r7, #15]
 800c480:	4613      	mov	r3, r2
 800c482:	011b      	lsls	r3, r3, #4
 800c484:	4413      	add	r3, r2
 800c486:	440b      	add	r3, r1
 800c488:	3318      	adds	r3, #24
 800c48a:	781b      	ldrb	r3, [r3, #0]
 800c48c:	79fa      	ldrb	r2, [r7, #7]
 800c48e:	429a      	cmp	r2, r3
 800c490:	d10b      	bne.n	800c4aa <SecureElementGetKeyByID+0x42>
        {
            *keyItem = &( SeNvm->KeyList[i] );
 800c492:	4b0c      	ldr	r3, [pc, #48]	@ (800c4c4 <SecureElementGetKeyByID+0x5c>)
 800c494:	6819      	ldr	r1, [r3, #0]
 800c496:	7bfa      	ldrb	r2, [r7, #15]
 800c498:	4613      	mov	r3, r2
 800c49a:	011b      	lsls	r3, r3, #4
 800c49c:	4413      	add	r3, r2
 800c49e:	3318      	adds	r3, #24
 800c4a0:	18ca      	adds	r2, r1, r3
 800c4a2:	683b      	ldr	r3, [r7, #0]
 800c4a4:	601a      	str	r2, [r3, #0]
            return SECURE_ELEMENT_SUCCESS;
 800c4a6:	2300      	movs	r3, #0
 800c4a8:	e006      	b.n	800c4b8 <SecureElementGetKeyByID+0x50>
    for( uint8_t i = 0; i < NUM_OF_KEYS; i++ )
 800c4aa:	7bfb      	ldrb	r3, [r7, #15]
 800c4ac:	3301      	adds	r3, #1
 800c4ae:	73fb      	strb	r3, [r7, #15]
 800c4b0:	7bfb      	ldrb	r3, [r7, #15]
 800c4b2:	2b0a      	cmp	r3, #10
 800c4b4:	d9e1      	bls.n	800c47a <SecureElementGetKeyByID+0x12>
        }
    }
#endif /* KEY_EXTRACTABLE */
    return SECURE_ELEMENT_ERROR_INVALID_KEY_ID;
 800c4b6:	2303      	movs	r3, #3
}
 800c4b8:	4618      	mov	r0, r3
 800c4ba:	3714      	adds	r7, #20
 800c4bc:	46bd      	mov	sp, r7
 800c4be:	bc80      	pop	{r7}
 800c4c0:	4770      	bx	lr
 800c4c2:	bf00      	nop
 800c4c4:	200005f8 	.word	0x200005f8

0800c4c8 <SecureElementPrintKeys>:
    return SECURE_ELEMENT_SUCCESS;
}
#endif /* LORAWAN_KMS */

SecureElementStatus_t SecureElementPrintKeys( void )
{
 800c4c8:	b580      	push	{r7, lr}
 800c4ca:	af00      	add	r7, sp, #0
    PrintKey( APP_KEY );
 800c4cc:	2000      	movs	r0, #0
 800c4ce:	f7ff fdab 	bl	800c028 <PrintKey>
    PrintKey( NWK_KEY );
 800c4d2:	2001      	movs	r0, #1
 800c4d4:	f7ff fda8 	bl	800c028 <PrintKey>
    PrintKey( APP_S_KEY );
 800c4d8:	2009      	movs	r0, #9
 800c4da:	f7ff fda5 	bl	800c028 <PrintKey>
#if (defined( LORAMAC_VERSION ) && ( LORAMAC_VERSION == 0x01010100 ))
    PrintKey( F_NWK_S_INT_KEY );
    PrintKey( S_NWK_S_INT_KEY );
    PrintKey( NWK_S_ENC_KEY );
#else
    PrintKey( NWK_S_KEY );
 800c4de:	2008      	movs	r0, #8
 800c4e0:	f7ff fda2 	bl	800c028 <PrintKey>
#endif /* LORAMAC_VERSION */
    PrintIds( ACTIVATION_TYPE_NONE );
 800c4e4:	2000      	movs	r0, #0
 800c4e6:	f7ff fe2d 	bl	800c144 <PrintIds>

    return SECURE_ELEMENT_SUCCESS;
 800c4ea:	2300      	movs	r3, #0
}
 800c4ec:	4618      	mov	r0, r3
 800c4ee:	bd80      	pop	{r7, pc}

0800c4f0 <SecureElementPrintSessionKeys>:

SecureElementStatus_t SecureElementPrintSessionKeys( ActivationType_t mode )
{
 800c4f0:	b580      	push	{r7, lr}
 800c4f2:	b082      	sub	sp, #8
 800c4f4:	af00      	add	r7, sp, #0
 800c4f6:	4603      	mov	r3, r0
 800c4f8:	71fb      	strb	r3, [r7, #7]
    PrintKey( MC_ROOT_KEY );
 800c4fa:	200b      	movs	r0, #11
 800c4fc:	f7ff fd94 	bl	800c028 <PrintKey>
    PrintKey( MC_KE_KEY );
 800c500:	200c      	movs	r0, #12
 800c502:	f7ff fd91 	bl	800c028 <PrintKey>
    PrintKey( APP_S_KEY );
 800c506:	2009      	movs	r0, #9
 800c508:	f7ff fd8e 	bl	800c028 <PrintKey>
#if (defined( LORAMAC_VERSION ) && ( LORAMAC_VERSION == 0x01010100 ))
    PrintKey( F_NWK_S_INT_KEY );
    PrintKey( S_NWK_S_INT_KEY );
    PrintKey( NWK_S_ENC_KEY );
#else
    PrintKey( NWK_S_KEY );
 800c50c:	2008      	movs	r0, #8
 800c50e:	f7ff fd8b 	bl	800c028 <PrintKey>
#endif /* LORAMAC_VERSION */
    PrintKey( DATABLOCK_INT_KEY );
 800c512:	200a      	movs	r0, #10
 800c514:	f7ff fd88 	bl	800c028 <PrintKey>
    PrintIds( mode );
 800c518:	79fb      	ldrb	r3, [r7, #7]
 800c51a:	4618      	mov	r0, r3
 800c51c:	f7ff fe12 	bl	800c144 <PrintIds>

    return SECURE_ELEMENT_SUCCESS;
 800c520:	2300      	movs	r3, #0
}
 800c522:	4618      	mov	r0, r3
 800c524:	3708      	adds	r7, #8
 800c526:	46bd      	mov	sp, r7
 800c528:	bd80      	pop	{r7, pc}
	...

0800c52c <SecureElementSetKey>:
    return SECURE_ELEMENT_ERROR_INVALID_KEY_ID;
#endif /* LORAWAN_KMS */
}

SecureElementStatus_t SecureElementSetKey( KeyIdentifier_t keyID, uint8_t *key )
{
 800c52c:	b580      	push	{r7, lr}
 800c52e:	b088      	sub	sp, #32
 800c530:	af00      	add	r7, sp, #0
 800c532:	4603      	mov	r3, r0
 800c534:	6039      	str	r1, [r7, #0]
 800c536:	71fb      	strb	r3, [r7, #7]
    if( key == NULL )
 800c538:	683b      	ldr	r3, [r7, #0]
 800c53a:	2b00      	cmp	r3, #0
 800c53c:	d101      	bne.n	800c542 <SecureElementSetKey+0x16>
    {
        return SECURE_ELEMENT_ERROR_NPE;
 800c53e:	2302      	movs	r3, #2
 800c540:	e04b      	b.n	800c5da <SecureElementSetKey+0xae>
    }

#if (LORAWAN_KMS == 0)
    for( uint8_t i = 0; i < NUM_OF_KEYS; i++ )
 800c542:	2300      	movs	r3, #0
 800c544:	77fb      	strb	r3, [r7, #31]
 800c546:	e044      	b.n	800c5d2 <SecureElementSetKey+0xa6>
    {
        if( SeNvm->KeyList[i].KeyID == keyID )
 800c548:	4b26      	ldr	r3, [pc, #152]	@ (800c5e4 <SecureElementSetKey+0xb8>)
 800c54a:	6819      	ldr	r1, [r3, #0]
 800c54c:	7ffa      	ldrb	r2, [r7, #31]
 800c54e:	4613      	mov	r3, r2
 800c550:	011b      	lsls	r3, r3, #4
 800c552:	4413      	add	r3, r2
 800c554:	440b      	add	r3, r1
 800c556:	3318      	adds	r3, #24
 800c558:	781b      	ldrb	r3, [r3, #0]
 800c55a:	79fa      	ldrb	r2, [r7, #7]
 800c55c:	429a      	cmp	r2, r3
 800c55e:	d135      	bne.n	800c5cc <SecureElementSetKey+0xa0>
        {
#if ( LORAMAC_MAX_MC_CTX == 1 )
            if( keyID == MC_KEY_0 )
 800c560:	79fb      	ldrb	r3, [r7, #7]
 800c562:	2b0d      	cmp	r3, #13
 800c564:	d122      	bne.n	800c5ac <SecureElementSetKey+0x80>
#else /* LORAMAC_MAX_MC_CTX > 1 */
            if( ( keyID == MC_KEY_0 ) || ( keyID == MC_KEY_1 ) || ( keyID == MC_KEY_2 ) || ( keyID == MC_KEY_3 ) )
#endif /* LORAMAC_MAX_MC_CTX */
            {
                /* Decrypt the key if its a Mckey */
                SecureElementStatus_t retval = SECURE_ELEMENT_ERROR;
 800c566:	2306      	movs	r3, #6
 800c568:	77bb      	strb	r3, [r7, #30]
                uint8_t decryptedKey[SE_KEY_SIZE] = { 0 };
 800c56a:	f107 030c 	add.w	r3, r7, #12
 800c56e:	2200      	movs	r2, #0
 800c570:	601a      	str	r2, [r3, #0]
 800c572:	605a      	str	r2, [r3, #4]
 800c574:	609a      	str	r2, [r3, #8]
 800c576:	60da      	str	r2, [r3, #12]

                retval = SecureElementAesEncrypt( key, SE_KEY_SIZE, MC_KE_KEY, decryptedKey );
 800c578:	f107 030c 	add.w	r3, r7, #12
 800c57c:	220c      	movs	r2, #12
 800c57e:	2110      	movs	r1, #16
 800c580:	6838      	ldr	r0, [r7, #0]
 800c582:	f000 f877 	bl	800c674 <SecureElementAesEncrypt>
 800c586:	4603      	mov	r3, r0
 800c588:	77bb      	strb	r3, [r7, #30]

                memcpy1( SeNvm->KeyList[i].KeyValue, decryptedKey, SE_KEY_SIZE );
 800c58a:	4b16      	ldr	r3, [pc, #88]	@ (800c5e4 <SecureElementSetKey+0xb8>)
 800c58c:	6819      	ldr	r1, [r3, #0]
 800c58e:	7ffa      	ldrb	r2, [r7, #31]
 800c590:	4613      	mov	r3, r2
 800c592:	011b      	lsls	r3, r3, #4
 800c594:	4413      	add	r3, r2
 800c596:	3318      	adds	r3, #24
 800c598:	440b      	add	r3, r1
 800c59a:	3301      	adds	r3, #1
 800c59c:	f107 010c 	add.w	r1, r7, #12
 800c5a0:	2210      	movs	r2, #16
 800c5a2:	4618      	mov	r0, r3
 800c5a4:	f00b fa3d 	bl	8017a22 <memcpy1>
                return retval;
 800c5a8:	7fbb      	ldrb	r3, [r7, #30]
 800c5aa:	e016      	b.n	800c5da <SecureElementSetKey+0xae>
            }
            else
            {
                memcpy1( SeNvm->KeyList[i].KeyValue, key, SE_KEY_SIZE );
 800c5ac:	4b0d      	ldr	r3, [pc, #52]	@ (800c5e4 <SecureElementSetKey+0xb8>)
 800c5ae:	6819      	ldr	r1, [r3, #0]
 800c5b0:	7ffa      	ldrb	r2, [r7, #31]
 800c5b2:	4613      	mov	r3, r2
 800c5b4:	011b      	lsls	r3, r3, #4
 800c5b6:	4413      	add	r3, r2
 800c5b8:	3318      	adds	r3, #24
 800c5ba:	440b      	add	r3, r1
 800c5bc:	3301      	adds	r3, #1
 800c5be:	2210      	movs	r2, #16
 800c5c0:	6839      	ldr	r1, [r7, #0]
 800c5c2:	4618      	mov	r0, r3
 800c5c4:	f00b fa2d 	bl	8017a22 <memcpy1>
                return SECURE_ELEMENT_SUCCESS;
 800c5c8:	2300      	movs	r3, #0
 800c5ca:	e006      	b.n	800c5da <SecureElementSetKey+0xae>
    for( uint8_t i = 0; i < NUM_OF_KEYS; i++ )
 800c5cc:	7ffb      	ldrb	r3, [r7, #31]
 800c5ce:	3301      	adds	r3, #1
 800c5d0:	77fb      	strb	r3, [r7, #31]
 800c5d2:	7ffb      	ldrb	r3, [r7, #31]
 800c5d4:	2b0a      	cmp	r3, #10
 800c5d6:	d9b7      	bls.n	800c548 <SecureElementSetKey+0x1c>
            }
        }
    }

    return SECURE_ELEMENT_ERROR_INVALID_KEY_ID;
 800c5d8:	2303      	movs	r3, #3
    {
        retval = SECURE_ELEMENT_ERROR;
    }
    return retval;
#endif /* LORAWAN_KMS */
}
 800c5da:	4618      	mov	r0, r3
 800c5dc:	3720      	adds	r7, #32
 800c5de:	46bd      	mov	sp, r7
 800c5e0:	bd80      	pop	{r7, pc}
 800c5e2:	bf00      	nop
 800c5e4:	200005f8 	.word	0x200005f8

0800c5e8 <SecureElementComputeAesCmac>:
#endif /* LORAWAN_KMS */
}

SecureElementStatus_t SecureElementComputeAesCmac( uint8_t *micBxBuffer, uint8_t *buffer, uint32_t size,
                                                   KeyIdentifier_t keyID, uint32_t *cmac )
{
 800c5e8:	b580      	push	{r7, lr}
 800c5ea:	b086      	sub	sp, #24
 800c5ec:	af02      	add	r7, sp, #8
 800c5ee:	60f8      	str	r0, [r7, #12]
 800c5f0:	60b9      	str	r1, [r7, #8]
 800c5f2:	607a      	str	r2, [r7, #4]
 800c5f4:	70fb      	strb	r3, [r7, #3]
    if( keyID >= MC_KE_KEY )
 800c5f6:	78fb      	ldrb	r3, [r7, #3]
 800c5f8:	2b0b      	cmp	r3, #11
 800c5fa:	d901      	bls.n	800c600 <SecureElementComputeAesCmac+0x18>
    {
        /* Never accept multicast key identifier for cmac computation */
        return SECURE_ELEMENT_ERROR_INVALID_KEY_ID;
 800c5fc:	2303      	movs	r3, #3
 800c5fe:	e009      	b.n	800c614 <SecureElementComputeAesCmac+0x2c>
    }

    return ComputeCmac( micBxBuffer, buffer, size, keyID, cmac );
 800c600:	78fa      	ldrb	r2, [r7, #3]
 800c602:	69bb      	ldr	r3, [r7, #24]
 800c604:	9300      	str	r3, [sp, #0]
 800c606:	4613      	mov	r3, r2
 800c608:	687a      	ldr	r2, [r7, #4]
 800c60a:	68b9      	ldr	r1, [r7, #8]
 800c60c:	68f8      	ldr	r0, [r7, #12]
 800c60e:	f7ff fe37 	bl	800c280 <ComputeCmac>
 800c612:	4603      	mov	r3, r0
}
 800c614:	4618      	mov	r0, r3
 800c616:	3710      	adds	r7, #16
 800c618:	46bd      	mov	sp, r7
 800c61a:	bd80      	pop	{r7, pc}

0800c61c <SecureElementVerifyAesCmac>:

SecureElementStatus_t SecureElementVerifyAesCmac( uint8_t *buffer, uint32_t size, uint32_t expectedCmac,
                                                  KeyIdentifier_t keyID )
{
 800c61c:	b580      	push	{r7, lr}
 800c61e:	b088      	sub	sp, #32
 800c620:	af02      	add	r7, sp, #8
 800c622:	60f8      	str	r0, [r7, #12]
 800c624:	60b9      	str	r1, [r7, #8]
 800c626:	607a      	str	r2, [r7, #4]
 800c628:	70fb      	strb	r3, [r7, #3]
    if( buffer == NULL )
 800c62a:	68fb      	ldr	r3, [r7, #12]
 800c62c:	2b00      	cmp	r3, #0
 800c62e:	d101      	bne.n	800c634 <SecureElementVerifyAesCmac+0x18>
    {
        return SECURE_ELEMENT_ERROR_NPE;
 800c630:	2302      	movs	r3, #2
 800c632:	e01b      	b.n	800c66c <SecureElementVerifyAesCmac+0x50>
    }

    SecureElementStatus_t retval   = SECURE_ELEMENT_ERROR;
 800c634:	2306      	movs	r3, #6
 800c636:	75fb      	strb	r3, [r7, #23]
#if (LORAWAN_KMS == 0)
    uint32_t              compCmac = 0;
 800c638:	2300      	movs	r3, #0
 800c63a:	613b      	str	r3, [r7, #16]
    retval                         = ComputeCmac( NULL, buffer, size, keyID, &compCmac );
 800c63c:	78fa      	ldrb	r2, [r7, #3]
 800c63e:	f107 0310 	add.w	r3, r7, #16
 800c642:	9300      	str	r3, [sp, #0]
 800c644:	4613      	mov	r3, r2
 800c646:	68ba      	ldr	r2, [r7, #8]
 800c648:	68f9      	ldr	r1, [r7, #12]
 800c64a:	2000      	movs	r0, #0
 800c64c:	f7ff fe18 	bl	800c280 <ComputeCmac>
 800c650:	4603      	mov	r3, r0
 800c652:	75fb      	strb	r3, [r7, #23]
    if( retval != SECURE_ELEMENT_SUCCESS )
 800c654:	7dfb      	ldrb	r3, [r7, #23]
 800c656:	2b00      	cmp	r3, #0
 800c658:	d001      	beq.n	800c65e <SecureElementVerifyAesCmac+0x42>
    {
        return retval;
 800c65a:	7dfb      	ldrb	r3, [r7, #23]
 800c65c:	e006      	b.n	800c66c <SecureElementVerifyAesCmac+0x50>
    }

    if( expectedCmac != compCmac )
 800c65e:	693b      	ldr	r3, [r7, #16]
 800c660:	687a      	ldr	r2, [r7, #4]
 800c662:	429a      	cmp	r2, r3
 800c664:	d001      	beq.n	800c66a <SecureElementVerifyAesCmac+0x4e>
    {
        retval = SECURE_ELEMENT_FAIL_CMAC;
 800c666:	2301      	movs	r3, #1
 800c668:	75fb      	strb	r3, [r7, #23]
        retval = SECURE_ELEMENT_ERROR;
    }

#endif /* LORAWAN_KMS */

    return retval;
 800c66a:	7dfb      	ldrb	r3, [r7, #23]
}
 800c66c:	4618      	mov	r0, r3
 800c66e:	3718      	adds	r7, #24
 800c670:	46bd      	mov	sp, r7
 800c672:	bd80      	pop	{r7, pc}

0800c674 <SecureElementAesEncrypt>:

SecureElementStatus_t SecureElementAesEncrypt( uint8_t *buffer, uint32_t size, KeyIdentifier_t keyID,
                                               uint8_t *encBuffer )
{
 800c674:	b580      	push	{r7, lr}
 800c676:	b0c2      	sub	sp, #264	@ 0x108
 800c678:	af00      	add	r7, sp, #0
 800c67a:	60f8      	str	r0, [r7, #12]
 800c67c:	f507 7084 	add.w	r0, r7, #264	@ 0x108
 800c680:	f5a0 7080 	sub.w	r0, r0, #256	@ 0x100
 800c684:	6001      	str	r1, [r0, #0]
 800c686:	4611      	mov	r1, r2
 800c688:	f507 7284 	add.w	r2, r7, #264	@ 0x108
 800c68c:	f5a2 7284 	sub.w	r2, r2, #264	@ 0x108
 800c690:	6013      	str	r3, [r2, #0]
 800c692:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800c696:	f2a3 1301 	subw	r3, r3, #257	@ 0x101
 800c69a:	460a      	mov	r2, r1
 800c69c:	701a      	strb	r2, [r3, #0]
    if( ( buffer == NULL ) || ( encBuffer == NULL ) )
 800c69e:	68fb      	ldr	r3, [r7, #12]
 800c6a0:	2b00      	cmp	r3, #0
 800c6a2:	d006      	beq.n	800c6b2 <SecureElementAesEncrypt+0x3e>
 800c6a4:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800c6a8:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 800c6ac:	681b      	ldr	r3, [r3, #0]
 800c6ae:	2b00      	cmp	r3, #0
 800c6b0:	d101      	bne.n	800c6b6 <SecureElementAesEncrypt+0x42>
    {
        return SECURE_ELEMENT_ERROR_NPE;
 800c6b2:	2302      	movs	r3, #2
 800c6b4:	e059      	b.n	800c76a <SecureElementAesEncrypt+0xf6>
    }

    /* Check if the size is divisible by 16 */
    if( ( size % 16 ) != 0 )
 800c6b6:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800c6ba:	f5a3 7380 	sub.w	r3, r3, #256	@ 0x100
 800c6be:	681b      	ldr	r3, [r3, #0]
 800c6c0:	f003 030f 	and.w	r3, r3, #15
 800c6c4:	2b00      	cmp	r3, #0
 800c6c6:	d001      	beq.n	800c6cc <SecureElementAesEncrypt+0x58>
    {
        return SECURE_ELEMENT_ERROR_BUF_SIZE;
 800c6c8:	2305      	movs	r3, #5
 800c6ca:	e04e      	b.n	800c76a <SecureElementAesEncrypt+0xf6>
    }

#if (LORAWAN_KMS == 0)
    lorawan_aes_context aesContext;
    memset1( aesContext.ksch, '\0', 240 );
 800c6cc:	f107 0314 	add.w	r3, r7, #20
 800c6d0:	22f0      	movs	r2, #240	@ 0xf0
 800c6d2:	2100      	movs	r1, #0
 800c6d4:	4618      	mov	r0, r3
 800c6d6:	f00b f9df 	bl	8017a98 <memset1>

    Key_t                *pItem;
    SecureElementStatus_t retval = GetKeyByID( keyID, &pItem );
 800c6da:	f107 0210 	add.w	r2, r7, #16
 800c6de:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800c6e2:	f2a3 1301 	subw	r3, r3, #257	@ 0x101
 800c6e6:	781b      	ldrb	r3, [r3, #0]
 800c6e8:	4611      	mov	r1, r2
 800c6ea:	4618      	mov	r0, r3
 800c6ec:	f7ff fd98 	bl	800c220 <GetKeyByID>
 800c6f0:	4603      	mov	r3, r0
 800c6f2:	f887 3106 	strb.w	r3, [r7, #262]	@ 0x106

    if( retval == SECURE_ELEMENT_SUCCESS )
 800c6f6:	f897 3106 	ldrb.w	r3, [r7, #262]	@ 0x106
 800c6fa:	2b00      	cmp	r3, #0
 800c6fc:	d133      	bne.n	800c766 <SecureElementAesEncrypt+0xf2>
    {
        lorawan_aes_set_key( pItem->KeyValue, SE_KEY_SIZE, &aesContext );
 800c6fe:	693b      	ldr	r3, [r7, #16]
 800c700:	3301      	adds	r3, #1
 800c702:	f107 0214 	add.w	r2, r7, #20
 800c706:	2110      	movs	r1, #16
 800c708:	4618      	mov	r0, r3
 800c70a:	f7ff fb65 	bl	800bdd8 <lorawan_aes_set_key>

        uint8_t block = 0;
 800c70e:	2300      	movs	r3, #0
 800c710:	f887 3107 	strb.w	r3, [r7, #263]	@ 0x107

        while( size != 0 )
 800c714:	e020      	b.n	800c758 <SecureElementAesEncrypt+0xe4>
        {
            lorawan_aes_encrypt( &buffer[block], &encBuffer[block], &aesContext );
 800c716:	f897 3107 	ldrb.w	r3, [r7, #263]	@ 0x107
 800c71a:	68fa      	ldr	r2, [r7, #12]
 800c71c:	18d0      	adds	r0, r2, r3
 800c71e:	f897 3107 	ldrb.w	r3, [r7, #263]	@ 0x107
 800c722:	f507 7284 	add.w	r2, r7, #264	@ 0x108
 800c726:	f5a2 7284 	sub.w	r2, r2, #264	@ 0x108
 800c72a:	6812      	ldr	r2, [r2, #0]
 800c72c:	4413      	add	r3, r2
 800c72e:	f107 0214 	add.w	r2, r7, #20
 800c732:	4619      	mov	r1, r3
 800c734:	f7ff fc2e 	bl	800bf94 <lorawan_aes_encrypt>
            block = block + 16;
 800c738:	f897 3107 	ldrb.w	r3, [r7, #263]	@ 0x107
 800c73c:	3310      	adds	r3, #16
 800c73e:	f887 3107 	strb.w	r3, [r7, #263]	@ 0x107
            size  = size - 16;
 800c742:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800c746:	f5a3 7380 	sub.w	r3, r3, #256	@ 0x100
 800c74a:	f507 7284 	add.w	r2, r7, #264	@ 0x108
 800c74e:	f5a2 7280 	sub.w	r2, r2, #256	@ 0x100
 800c752:	6812      	ldr	r2, [r2, #0]
 800c754:	3a10      	subs	r2, #16
 800c756:	601a      	str	r2, [r3, #0]
        while( size != 0 )
 800c758:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800c75c:	f5a3 7380 	sub.w	r3, r3, #256	@ 0x100
 800c760:	681b      	ldr	r3, [r3, #0]
 800c762:	2b00      	cmp	r3, #0
 800c764:	d1d7      	bne.n	800c716 <SecureElementAesEncrypt+0xa2>
    {
        retval = SECURE_ELEMENT_ERROR;
    }
#endif /* LORAWAN_KMS */

    return retval;
 800c766:	f897 3106 	ldrb.w	r3, [r7, #262]	@ 0x106
}
 800c76a:	4618      	mov	r0, r3
 800c76c:	f507 7784 	add.w	r7, r7, #264	@ 0x108
 800c770:	46bd      	mov	sp, r7
 800c772:	bd80      	pop	{r7, pc}

0800c774 <SecureElementDeriveAndStoreKey>:

SecureElementStatus_t SecureElementDeriveAndStoreKey( uint8_t *input, KeyIdentifier_t rootKeyID,
                                                      KeyIdentifier_t targetKeyID )
{
 800c774:	b580      	push	{r7, lr}
 800c776:	b088      	sub	sp, #32
 800c778:	af00      	add	r7, sp, #0
 800c77a:	6078      	str	r0, [r7, #4]
 800c77c:	460b      	mov	r3, r1
 800c77e:	70fb      	strb	r3, [r7, #3]
 800c780:	4613      	mov	r3, r2
 800c782:	70bb      	strb	r3, [r7, #2]
    if( input == NULL )
 800c784:	687b      	ldr	r3, [r7, #4]
 800c786:	2b00      	cmp	r3, #0
 800c788:	d101      	bne.n	800c78e <SecureElementDeriveAndStoreKey+0x1a>
    {
        return SECURE_ELEMENT_ERROR_NPE;
 800c78a:	2302      	movs	r3, #2
 800c78c:	e02d      	b.n	800c7ea <SecureElementDeriveAndStoreKey+0x76>
    }

    SecureElementStatus_t retval  = SECURE_ELEMENT_ERROR;
 800c78e:	2306      	movs	r3, #6
 800c790:	77fb      	strb	r3, [r7, #31]

    /* In case of MC_KE_KEY, only McRootKey can be used as root key */
    if( targetKeyID == MC_KE_KEY )
 800c792:	78bb      	ldrb	r3, [r7, #2]
 800c794:	2b0c      	cmp	r3, #12
 800c796:	d104      	bne.n	800c7a2 <SecureElementDeriveAndStoreKey+0x2e>
    {
        if( rootKeyID != MC_ROOT_KEY )
 800c798:	78fb      	ldrb	r3, [r7, #3]
 800c79a:	2b0b      	cmp	r3, #11
 800c79c:	d001      	beq.n	800c7a2 <SecureElementDeriveAndStoreKey+0x2e>
        {
            return SECURE_ELEMENT_ERROR_INVALID_KEY_ID;
 800c79e:	2303      	movs	r3, #3
 800c7a0:	e023      	b.n	800c7ea <SecureElementDeriveAndStoreKey+0x76>
        }
    }

#if (LORAWAN_KMS == 0)
    uint8_t key[SE_KEY_SIZE] = { 0 };
 800c7a2:	f107 030c 	add.w	r3, r7, #12
 800c7a6:	2200      	movs	r2, #0
 800c7a8:	601a      	str	r2, [r3, #0]
 800c7aa:	605a      	str	r2, [r3, #4]
 800c7ac:	609a      	str	r2, [r3, #8]
 800c7ae:	60da      	str	r2, [r3, #12]
    /* Derive key */
    retval = SecureElementAesEncrypt( input, SE_KEY_SIZE, rootKeyID, key );
 800c7b0:	f107 030c 	add.w	r3, r7, #12
 800c7b4:	78fa      	ldrb	r2, [r7, #3]
 800c7b6:	2110      	movs	r1, #16
 800c7b8:	6878      	ldr	r0, [r7, #4]
 800c7ba:	f7ff ff5b 	bl	800c674 <SecureElementAesEncrypt>
 800c7be:	4603      	mov	r3, r0
 800c7c0:	77fb      	strb	r3, [r7, #31]
    if( retval != SECURE_ELEMENT_SUCCESS )
 800c7c2:	7ffb      	ldrb	r3, [r7, #31]
 800c7c4:	2b00      	cmp	r3, #0
 800c7c6:	d001      	beq.n	800c7cc <SecureElementDeriveAndStoreKey+0x58>
    {
        return retval;
 800c7c8:	7ffb      	ldrb	r3, [r7, #31]
 800c7ca:	e00e      	b.n	800c7ea <SecureElementDeriveAndStoreKey+0x76>
    }

    /* Store key */
    retval = SecureElementSetKey( targetKeyID, key );
 800c7cc:	f107 020c 	add.w	r2, r7, #12
 800c7d0:	78bb      	ldrb	r3, [r7, #2]
 800c7d2:	4611      	mov	r1, r2
 800c7d4:	4618      	mov	r0, r3
 800c7d6:	f7ff fea9 	bl	800c52c <SecureElementSetKey>
 800c7da:	4603      	mov	r3, r0
 800c7dc:	77fb      	strb	r3, [r7, #31]
    if( retval != SECURE_ELEMENT_SUCCESS )
 800c7de:	7ffb      	ldrb	r3, [r7, #31]
 800c7e0:	2b00      	cmp	r3, #0
 800c7e2:	d001      	beq.n	800c7e8 <SecureElementDeriveAndStoreKey+0x74>
    {
        return retval;
 800c7e4:	7ffb      	ldrb	r3, [r7, #31]
 800c7e6:	e000      	b.n	800c7ea <SecureElementDeriveAndStoreKey+0x76>
    }

    return SECURE_ELEMENT_SUCCESS;
 800c7e8:	2300      	movs	r3, #0
    {
        retval = SECURE_ELEMENT_ERROR;
    }
    return retval;
#endif /* LORAWAN_KMS */
}
 800c7ea:	4618      	mov	r0, r3
 800c7ec:	3720      	adds	r7, #32
 800c7ee:	46bd      	mov	sp, r7
 800c7f0:	bd80      	pop	{r7, pc}

0800c7f2 <SecureElementProcessJoinAccept>:

SecureElementStatus_t SecureElementProcessJoinAccept( JoinReqIdentifier_t joinReqType, uint8_t *joinEui,
                                                      uint16_t devNonce, uint8_t *encJoinAccept,
                                                      uint8_t encJoinAcceptSize, uint8_t *decJoinAccept,
                                                      uint8_t *versionMinor )
{
 800c7f2:	b580      	push	{r7, lr}
 800c7f4:	b086      	sub	sp, #24
 800c7f6:	af00      	add	r7, sp, #0
 800c7f8:	60b9      	str	r1, [r7, #8]
 800c7fa:	607b      	str	r3, [r7, #4]
 800c7fc:	4603      	mov	r3, r0
 800c7fe:	73fb      	strb	r3, [r7, #15]
 800c800:	4613      	mov	r3, r2
 800c802:	81bb      	strh	r3, [r7, #12]
    if( ( encJoinAccept == NULL ) || ( decJoinAccept == NULL ) || ( versionMinor == NULL ) )
 800c804:	687b      	ldr	r3, [r7, #4]
 800c806:	2b00      	cmp	r3, #0
 800c808:	d005      	beq.n	800c816 <SecureElementProcessJoinAccept+0x24>
 800c80a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c80c:	2b00      	cmp	r3, #0
 800c80e:	d002      	beq.n	800c816 <SecureElementProcessJoinAccept+0x24>
 800c810:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800c812:	2b00      	cmp	r3, #0
 800c814:	d101      	bne.n	800c81a <SecureElementProcessJoinAccept+0x28>
    {
        return SECURE_ELEMENT_ERROR_NPE;
 800c816:	2302      	movs	r3, #2
 800c818:	e05c      	b.n	800c8d4 <SecureElementProcessJoinAccept+0xe2>
    }

    /* Check that frame size isn't bigger than a JoinAccept with CFList size */
    if( encJoinAcceptSize > LORAMAC_JOIN_ACCEPT_FRAME_MAX_SIZE )
 800c81a:	f897 3020 	ldrb.w	r3, [r7, #32]
 800c81e:	2b21      	cmp	r3, #33	@ 0x21
 800c820:	d901      	bls.n	800c826 <SecureElementProcessJoinAccept+0x34>
    {
        return SECURE_ELEMENT_ERROR_BUF_SIZE;
 800c822:	2305      	movs	r3, #5
 800c824:	e056      	b.n	800c8d4 <SecureElementProcessJoinAccept+0xe2>
    }

    /* Determine decryption key */
    KeyIdentifier_t encKeyID = NWK_KEY;
 800c826:	2301      	movs	r3, #1
 800c828:	75fb      	strb	r3, [r7, #23]
    {
        encKeyID = J_S_ENC_KEY;
    }
#endif /* LORAMAC_VERSION */

    memcpy1( decJoinAccept, encJoinAccept, encJoinAcceptSize );
 800c82a:	f897 3020 	ldrb.w	r3, [r7, #32]
 800c82e:	b29b      	uxth	r3, r3
 800c830:	461a      	mov	r2, r3
 800c832:	6879      	ldr	r1, [r7, #4]
 800c834:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 800c836:	f00b f8f4 	bl	8017a22 <memcpy1>

    /* Decrypt JoinAccept, skip MHDR */
    if( SecureElementAesEncrypt( encJoinAccept + LORAMAC_MHDR_FIELD_SIZE, encJoinAcceptSize - LORAMAC_MHDR_FIELD_SIZE,
 800c83a:	687b      	ldr	r3, [r7, #4]
 800c83c:	1c58      	adds	r0, r3, #1
 800c83e:	f897 3020 	ldrb.w	r3, [r7, #32]
 800c842:	3b01      	subs	r3, #1
 800c844:	4619      	mov	r1, r3
 800c846:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c848:	3301      	adds	r3, #1
 800c84a:	7dfa      	ldrb	r2, [r7, #23]
 800c84c:	f7ff ff12 	bl	800c674 <SecureElementAesEncrypt>
 800c850:	4603      	mov	r3, r0
 800c852:	2b00      	cmp	r3, #0
 800c854:	d001      	beq.n	800c85a <SecureElementProcessJoinAccept+0x68>
                                 encKeyID, decJoinAccept + LORAMAC_MHDR_FIELD_SIZE ) != SECURE_ELEMENT_SUCCESS )
    {
        return SECURE_ELEMENT_FAIL_ENCRYPT;
 800c856:	2307      	movs	r3, #7
 800c858:	e03c      	b.n	800c8d4 <SecureElementProcessJoinAccept+0xe2>
    }

    *versionMinor = ( ( decJoinAccept[11] & 0x80 ) == 0x80 ) ? 1 : 0;
 800c85a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c85c:	330b      	adds	r3, #11
 800c85e:	781b      	ldrb	r3, [r3, #0]
 800c860:	09db      	lsrs	r3, r3, #7
 800c862:	b2da      	uxtb	r2, r3
 800c864:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800c866:	701a      	strb	r2, [r3, #0]

    uint32_t mic = GET_UINT32_LE( decJoinAccept, encJoinAcceptSize - LORAMAC_MIC_FIELD_SIZE );
 800c868:	f897 3020 	ldrb.w	r3, [r7, #32]
 800c86c:	3b04      	subs	r3, #4
 800c86e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800c870:	4413      	add	r3, r2
 800c872:	781b      	ldrb	r3, [r3, #0]
 800c874:	4619      	mov	r1, r3
 800c876:	f897 3020 	ldrb.w	r3, [r7, #32]
 800c87a:	3b03      	subs	r3, #3
 800c87c:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800c87e:	4413      	add	r3, r2
 800c880:	781b      	ldrb	r3, [r3, #0]
 800c882:	021b      	lsls	r3, r3, #8
 800c884:	ea41 0203 	orr.w	r2, r1, r3
 800c888:	f897 3020 	ldrb.w	r3, [r7, #32]
 800c88c:	3b02      	subs	r3, #2
 800c88e:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 800c890:	440b      	add	r3, r1
 800c892:	781b      	ldrb	r3, [r3, #0]
 800c894:	041b      	lsls	r3, r3, #16
 800c896:	431a      	orrs	r2, r3
 800c898:	f897 3020 	ldrb.w	r3, [r7, #32]
 800c89c:	3b01      	subs	r3, #1
 800c89e:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 800c8a0:	440b      	add	r3, r1
 800c8a2:	781b      	ldrb	r3, [r3, #0]
 800c8a4:	061b      	lsls	r3, r3, #24
 800c8a6:	4313      	orrs	r3, r2
 800c8a8:	613b      	str	r3, [r7, #16]
     *        - LoRaWAN 1.0.x : micHeader = [MHDR(1)]
     *        - LoRaWAN 1.1.x : micHeader = [JoinReqType(1), JoinEUI(8), DevNonce(2), MHDR(1)]
     */

    /* Verify mic */
    if( *versionMinor == 0 )
 800c8aa:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800c8ac:	781b      	ldrb	r3, [r3, #0]
 800c8ae:	2b00      	cmp	r3, #0
 800c8b0:	d10d      	bne.n	800c8ce <SecureElementProcessJoinAccept+0xdc>
    {
        /* For LoRaWAN 1.0.x
         *   cmac = aes128_cmac(NwkKey, MHDR |  JoinNonce | NetID | DevAddr | DLSettings | RxDelay | CFList |
         *   CFListType)
         */
        if( SecureElementVerifyAesCmac( decJoinAccept, ( encJoinAcceptSize - LORAMAC_MIC_FIELD_SIZE ), mic, NWK_KEY ) !=
 800c8b2:	f897 3020 	ldrb.w	r3, [r7, #32]
 800c8b6:	3b04      	subs	r3, #4
 800c8b8:	4619      	mov	r1, r3
 800c8ba:	2301      	movs	r3, #1
 800c8bc:	693a      	ldr	r2, [r7, #16]
 800c8be:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 800c8c0:	f7ff feac 	bl	800c61c <SecureElementVerifyAesCmac>
 800c8c4:	4603      	mov	r3, r0
 800c8c6:	2b00      	cmp	r3, #0
 800c8c8:	d003      	beq.n	800c8d2 <SecureElementProcessJoinAccept+0xe0>
            SECURE_ELEMENT_SUCCESS )
        {
            return SECURE_ELEMENT_FAIL_CMAC;
 800c8ca:	2301      	movs	r3, #1
 800c8cc:	e002      	b.n	800c8d4 <SecureElementProcessJoinAccept+0xe2>
        }
    }
#endif /* LORAMAC_VERSION */
    else
    {
        return SECURE_ELEMENT_ERROR_INVALID_LORAWAM_SPEC_VERSION;
 800c8ce:	2304      	movs	r3, #4
 800c8d0:	e000      	b.n	800c8d4 <SecureElementProcessJoinAccept+0xe2>
    }

    return SECURE_ELEMENT_SUCCESS;
 800c8d2:	2300      	movs	r3, #0
}
 800c8d4:	4618      	mov	r0, r3
 800c8d6:	3718      	adds	r7, #24
 800c8d8:	46bd      	mov	sp, r7
 800c8da:	bd80      	pop	{r7, pc}

0800c8dc <SecureElementSetDevEui>:
    return SECURE_ELEMENT_SUCCESS;
}
#endif /* LORAMAC_VERSION */

SecureElementStatus_t SecureElementSetDevEui( uint8_t *devEui )
{
 800c8dc:	b580      	push	{r7, lr}
 800c8de:	b082      	sub	sp, #8
 800c8e0:	af00      	add	r7, sp, #0
 800c8e2:	6078      	str	r0, [r7, #4]
    if( devEui == NULL )
 800c8e4:	687b      	ldr	r3, [r7, #4]
 800c8e6:	2b00      	cmp	r3, #0
 800c8e8:	d101      	bne.n	800c8ee <SecureElementSetDevEui+0x12>
    {
        return SECURE_ELEMENT_ERROR_NPE;
 800c8ea:	2302      	movs	r3, #2
 800c8ec:	e007      	b.n	800c8fe <SecureElementSetDevEui+0x22>
    }

#if (LORAWAN_KMS == 0)
    memcpy1( SeNvm->SeNvmDevJoinKey.DevEui, devEui, SE_EUI_SIZE );
 800c8ee:	4b06      	ldr	r3, [pc, #24]	@ (800c908 <SecureElementSetDevEui+0x2c>)
 800c8f0:	681b      	ldr	r3, [r3, #0]
 800c8f2:	2208      	movs	r2, #8
 800c8f4:	6879      	ldr	r1, [r7, #4]
 800c8f6:	4618      	mov	r0, r3
 800c8f8:	f00b f893 	bl	8017a22 <memcpy1>
    return SECURE_ELEMENT_SUCCESS;
 800c8fc:	2300      	movs	r3, #0
        memcpy1( KMSKeyBlob.DevEui, devEui, SE_EUI_SIZE );
        status = SecureElementSetID( &KMSKeyBlob );
    }
    return status;
#endif /* LORAWAN_KMS */
}
 800c8fe:	4618      	mov	r0, r3
 800c900:	3708      	adds	r7, #8
 800c902:	46bd      	mov	sp, r7
 800c904:	bd80      	pop	{r7, pc}
 800c906:	bf00      	nop
 800c908:	200005f8 	.word	0x200005f8

0800c90c <SecureElementGetDevEui>:

SecureElementStatus_t SecureElementGetDevEui( uint8_t *devEui )
{
 800c90c:	b580      	push	{r7, lr}
 800c90e:	b082      	sub	sp, #8
 800c910:	af00      	add	r7, sp, #0
 800c912:	6078      	str	r0, [r7, #4]
    if( devEui == NULL )
 800c914:	687b      	ldr	r3, [r7, #4]
 800c916:	2b00      	cmp	r3, #0
 800c918:	d101      	bne.n	800c91e <SecureElementGetDevEui+0x12>
    {
        return SECURE_ELEMENT_ERROR_NPE;
 800c91a:	2302      	movs	r3, #2
 800c91c:	e007      	b.n	800c92e <SecureElementGetDevEui+0x22>
    }

#if (LORAWAN_KMS == 0)
    memcpy1( devEui, SeNvm->SeNvmDevJoinKey.DevEui, SE_EUI_SIZE );
 800c91e:	4b06      	ldr	r3, [pc, #24]	@ (800c938 <SecureElementGetDevEui+0x2c>)
 800c920:	681b      	ldr	r3, [r3, #0]
 800c922:	2208      	movs	r2, #8
 800c924:	4619      	mov	r1, r3
 800c926:	6878      	ldr	r0, [r7, #4]
 800c928:	f00b f87b 	bl	8017a22 <memcpy1>
    return SECURE_ELEMENT_SUCCESS;
 800c92c:	2300      	movs	r3, #0
        /* get DevEui field in KMSKeyBlob handle */
        memcpy1( devEui, KMSKeyBlob.DevEui, SE_EUI_SIZE );
    }
    return status;
#endif /* LORAWAN_KMS */
}
 800c92e:	4618      	mov	r0, r3
 800c930:	3708      	adds	r7, #8
 800c932:	46bd      	mov	sp, r7
 800c934:	bd80      	pop	{r7, pc}
 800c936:	bf00      	nop
 800c938:	200005f8 	.word	0x200005f8

0800c93c <SecureElementSetJoinEui>:

SecureElementStatus_t SecureElementSetJoinEui( uint8_t *joinEui )
{
 800c93c:	b580      	push	{r7, lr}
 800c93e:	b082      	sub	sp, #8
 800c940:	af00      	add	r7, sp, #0
 800c942:	6078      	str	r0, [r7, #4]
    if( joinEui == NULL )
 800c944:	687b      	ldr	r3, [r7, #4]
 800c946:	2b00      	cmp	r3, #0
 800c948:	d101      	bne.n	800c94e <SecureElementSetJoinEui+0x12>
    {
        return SECURE_ELEMENT_ERROR_NPE;
 800c94a:	2302      	movs	r3, #2
 800c94c:	e008      	b.n	800c960 <SecureElementSetJoinEui+0x24>
    }

#if (LORAWAN_KMS == 0)
    memcpy1( SeNvm->SeNvmDevJoinKey.JoinEui, joinEui, SE_EUI_SIZE );
 800c94e:	4b06      	ldr	r3, [pc, #24]	@ (800c968 <SecureElementSetJoinEui+0x2c>)
 800c950:	681b      	ldr	r3, [r3, #0]
 800c952:	3308      	adds	r3, #8
 800c954:	2208      	movs	r2, #8
 800c956:	6879      	ldr	r1, [r7, #4]
 800c958:	4618      	mov	r0, r3
 800c95a:	f00b f862 	bl	8017a22 <memcpy1>
    return SECURE_ELEMENT_SUCCESS;
 800c95e:	2300      	movs	r3, #0
        memcpy1( KMSKeyBlob.JoinEui, joinEui, SE_EUI_SIZE );
        status = SecureElementSetID( &KMSKeyBlob );
    }
    return status;
#endif /* LORAWAN_KMS */
}
 800c960:	4618      	mov	r0, r3
 800c962:	3708      	adds	r7, #8
 800c964:	46bd      	mov	sp, r7
 800c966:	bd80      	pop	{r7, pc}
 800c968:	200005f8 	.word	0x200005f8

0800c96c <SecureElementGetJoinEui>:

SecureElementStatus_t SecureElementGetJoinEui( uint8_t *joinEui )
{
 800c96c:	b580      	push	{r7, lr}
 800c96e:	b082      	sub	sp, #8
 800c970:	af00      	add	r7, sp, #0
 800c972:	6078      	str	r0, [r7, #4]
    if( joinEui == NULL )
 800c974:	687b      	ldr	r3, [r7, #4]
 800c976:	2b00      	cmp	r3, #0
 800c978:	d101      	bne.n	800c97e <SecureElementGetJoinEui+0x12>
    {
        return SECURE_ELEMENT_ERROR_NPE;
 800c97a:	2302      	movs	r3, #2
 800c97c:	e008      	b.n	800c990 <SecureElementGetJoinEui+0x24>
    }

#if (LORAWAN_KMS == 0)
    memcpy1( joinEui, SeNvm->SeNvmDevJoinKey.JoinEui, SE_EUI_SIZE );
 800c97e:	4b06      	ldr	r3, [pc, #24]	@ (800c998 <SecureElementGetJoinEui+0x2c>)
 800c980:	681b      	ldr	r3, [r3, #0]
 800c982:	3308      	adds	r3, #8
 800c984:	2208      	movs	r2, #8
 800c986:	4619      	mov	r1, r3
 800c988:	6878      	ldr	r0, [r7, #4]
 800c98a:	f00b f84a 	bl	8017a22 <memcpy1>
    return SECURE_ELEMENT_SUCCESS;
 800c98e:	2300      	movs	r3, #0
        /* get JoinEui field from KMSKeyBlob handle */
        memcpy1( joinEui, KMSKeyBlob.JoinEui, SE_EUI_SIZE );
    }
    return status;
#endif /* LORAWAN_KMS */
}
 800c990:	4618      	mov	r0, r3
 800c992:	3708      	adds	r7, #8
 800c994:	46bd      	mov	sp, r7
 800c996:	bd80      	pop	{r7, pc}
 800c998:	200005f8 	.word	0x200005f8

0800c99c <SecureElementSetDevAddr>:

SecureElementStatus_t SecureElementSetDevAddr( ActivationType_t mode, uint32_t devAddr )
{
 800c99c:	b480      	push	{r7}
 800c99e:	b083      	sub	sp, #12
 800c9a0:	af00      	add	r7, sp, #0
 800c9a2:	4603      	mov	r3, r0
 800c9a4:	6039      	str	r1, [r7, #0]
 800c9a6:	71fb      	strb	r3, [r7, #7]
#if (LORAWAN_KMS == 0)
    if( mode == ACTIVATION_TYPE_OTAA )
 800c9a8:	79fb      	ldrb	r3, [r7, #7]
 800c9aa:	2b02      	cmp	r3, #2
 800c9ac:	d104      	bne.n	800c9b8 <SecureElementSetDevAddr+0x1c>
    {
        SeNvm->SeNvmDevJoinKey.DevAddrOTAA = devAddr;
 800c9ae:	4b07      	ldr	r3, [pc, #28]	@ (800c9cc <SecureElementSetDevAddr+0x30>)
 800c9b0:	681b      	ldr	r3, [r3, #0]
 800c9b2:	683a      	ldr	r2, [r7, #0]
 800c9b4:	611a      	str	r2, [r3, #16]
 800c9b6:	e003      	b.n	800c9c0 <SecureElementSetDevAddr+0x24>
    }
    else
    {
        SeNvm->SeNvmDevJoinKey.DevAddrABP = devAddr;
 800c9b8:	4b04      	ldr	r3, [pc, #16]	@ (800c9cc <SecureElementSetDevAddr+0x30>)
 800c9ba:	681b      	ldr	r3, [r3, #0]
 800c9bc:	683a      	ldr	r2, [r7, #0]
 800c9be:	615a      	str	r2, [r3, #20]
    }

    return SECURE_ELEMENT_SUCCESS;
 800c9c0:	2300      	movs	r3, #0
        }
    }

    return status;
#endif /* LORAWAN_KMS */
}
 800c9c2:	4618      	mov	r0, r3
 800c9c4:	370c      	adds	r7, #12
 800c9c6:	46bd      	mov	sp, r7
 800c9c8:	bc80      	pop	{r7}
 800c9ca:	4770      	bx	lr
 800c9cc:	200005f8 	.word	0x200005f8

0800c9d0 <SecureElementGetDevAddr>:

SecureElementStatus_t SecureElementGetDevAddr( ActivationType_t mode, uint32_t *devAddr )
{
 800c9d0:	b480      	push	{r7}
 800c9d2:	b083      	sub	sp, #12
 800c9d4:	af00      	add	r7, sp, #0
 800c9d6:	4603      	mov	r3, r0
 800c9d8:	6039      	str	r1, [r7, #0]
 800c9da:	71fb      	strb	r3, [r7, #7]
    if( devAddr == NULL )
 800c9dc:	683b      	ldr	r3, [r7, #0]
 800c9de:	2b00      	cmp	r3, #0
 800c9e0:	d101      	bne.n	800c9e6 <SecureElementGetDevAddr+0x16>
    {
        return SECURE_ELEMENT_ERROR_NPE;
 800c9e2:	2302      	movs	r3, #2
 800c9e4:	e00e      	b.n	800ca04 <SecureElementGetDevAddr+0x34>
    }
#if (LORAWAN_KMS == 0)
    /* Recover DevAddrABP or DevAddrOTAA depending on mode */
    if( mode == ACTIVATION_TYPE_OTAA )
 800c9e6:	79fb      	ldrb	r3, [r7, #7]
 800c9e8:	2b02      	cmp	r3, #2
 800c9ea:	d105      	bne.n	800c9f8 <SecureElementGetDevAddr+0x28>
    {
        *devAddr = SeNvm->SeNvmDevJoinKey.DevAddrOTAA;
 800c9ec:	4b08      	ldr	r3, [pc, #32]	@ (800ca10 <SecureElementGetDevAddr+0x40>)
 800c9ee:	681b      	ldr	r3, [r3, #0]
 800c9f0:	691a      	ldr	r2, [r3, #16]
 800c9f2:	683b      	ldr	r3, [r7, #0]
 800c9f4:	601a      	str	r2, [r3, #0]
 800c9f6:	e004      	b.n	800ca02 <SecureElementGetDevAddr+0x32>
    }
    else
    {
        *devAddr = SeNvm->SeNvmDevJoinKey.DevAddrABP;
 800c9f8:	4b05      	ldr	r3, [pc, #20]	@ (800ca10 <SecureElementGetDevAddr+0x40>)
 800c9fa:	681b      	ldr	r3, [r3, #0]
 800c9fc:	695a      	ldr	r2, [r3, #20]
 800c9fe:	683b      	ldr	r3, [r7, #0]
 800ca00:	601a      	str	r2, [r3, #0]
    }
    return SECURE_ELEMENT_SUCCESS;
 800ca02:	2300      	movs	r3, #0
        }
    }

    return status;
#endif /* LORAWAN_KMS */
}
 800ca04:	4618      	mov	r0, r3
 800ca06:	370c      	adds	r7, #12
 800ca08:	46bd      	mov	sp, r7
 800ca0a:	bc80      	pop	{r7}
 800ca0c:	4770      	bx	lr
 800ca0e:	bf00      	nop
 800ca10:	200005f8 	.word	0x200005f8

0800ca14 <LmHandlerInit>:
static void LmHandlerOnPingSlotPeriodicityChanged( uint8_t pingSlotPeriodicity );
#endif /* LORAMAC_VERSION */

/* Exported functions ---------------------------------------------------------*/
LmHandlerErrorStatus_t LmHandlerInit( LmHandlerCallbacks_t *handlerCallbacks, uint32_t fwVersion )
{
 800ca14:	b580      	push	{r7, lr}
 800ca16:	b082      	sub	sp, #8
 800ca18:	af00      	add	r7, sp, #0
 800ca1a:	6078      	str	r0, [r7, #4]
 800ca1c:	6039      	str	r1, [r7, #0]
    LmHandlerCallbacks = handlerCallbacks;
 800ca1e:	4a29      	ldr	r2, [pc, #164]	@ (800cac4 <LmHandlerInit+0xb0>)
 800ca20:	687b      	ldr	r3, [r7, #4]
 800ca22:	6013      	str	r3, [r2, #0]

    LoRaMacPrimitives.MacMcpsConfirm = McpsConfirm;
 800ca24:	4b28      	ldr	r3, [pc, #160]	@ (800cac8 <LmHandlerInit+0xb4>)
 800ca26:	4a29      	ldr	r2, [pc, #164]	@ (800cacc <LmHandlerInit+0xb8>)
 800ca28:	601a      	str	r2, [r3, #0]
    LoRaMacPrimitives.MacMcpsIndication = McpsIndication;
 800ca2a:	4b27      	ldr	r3, [pc, #156]	@ (800cac8 <LmHandlerInit+0xb4>)
 800ca2c:	4a28      	ldr	r2, [pc, #160]	@ (800cad0 <LmHandlerInit+0xbc>)
 800ca2e:	605a      	str	r2, [r3, #4]
    LoRaMacPrimitives.MacMlmeConfirm = MlmeConfirm;
 800ca30:	4b25      	ldr	r3, [pc, #148]	@ (800cac8 <LmHandlerInit+0xb4>)
 800ca32:	4a28      	ldr	r2, [pc, #160]	@ (800cad4 <LmHandlerInit+0xc0>)
 800ca34:	609a      	str	r2, [r3, #8]
    LoRaMacPrimitives.MacMlmeIndication = MlmeIndication;
 800ca36:	4b24      	ldr	r3, [pc, #144]	@ (800cac8 <LmHandlerInit+0xb4>)
 800ca38:	4a27      	ldr	r2, [pc, #156]	@ (800cad8 <LmHandlerInit+0xc4>)
 800ca3a:	60da      	str	r2, [r3, #12]
    LoRaMacCallbacks.GetBatteryLevel = LmHandlerCallbacks->GetBatteryLevel;
 800ca3c:	4b21      	ldr	r3, [pc, #132]	@ (800cac4 <LmHandlerInit+0xb0>)
 800ca3e:	681b      	ldr	r3, [r3, #0]
 800ca40:	681b      	ldr	r3, [r3, #0]
 800ca42:	4a26      	ldr	r2, [pc, #152]	@ (800cadc <LmHandlerInit+0xc8>)
 800ca44:	6013      	str	r3, [r2, #0]
    LoRaMacCallbacks.GetTemperatureLevel = LmHandlerCallbacks->GetTemperature;
 800ca46:	4b1f      	ldr	r3, [pc, #124]	@ (800cac4 <LmHandlerInit+0xb0>)
 800ca48:	681b      	ldr	r3, [r3, #0]
 800ca4a:	685b      	ldr	r3, [r3, #4]
 800ca4c:	4a23      	ldr	r2, [pc, #140]	@ (800cadc <LmHandlerInit+0xc8>)
 800ca4e:	6053      	str	r3, [r2, #4]
    LoRaMacCallbacks.GetUniqueId = LmHandlerCallbacks->GetUniqueId;
 800ca50:	4b1c      	ldr	r3, [pc, #112]	@ (800cac4 <LmHandlerInit+0xb0>)
 800ca52:	681b      	ldr	r3, [r3, #0]
 800ca54:	689b      	ldr	r3, [r3, #8]
 800ca56:	4a21      	ldr	r2, [pc, #132]	@ (800cadc <LmHandlerInit+0xc8>)
 800ca58:	6093      	str	r3, [r2, #8]
    LoRaMacCallbacks.GetDevAddress = LmHandlerCallbacks->GetDevAddr;
 800ca5a:	4b1a      	ldr	r3, [pc, #104]	@ (800cac4 <LmHandlerInit+0xb0>)
 800ca5c:	681b      	ldr	r3, [r3, #0]
 800ca5e:	68db      	ldr	r3, [r3, #12]
 800ca60:	4a1e      	ldr	r2, [pc, #120]	@ (800cadc <LmHandlerInit+0xc8>)
 800ca62:	60d3      	str	r3, [r2, #12]
    LoRaMacCallbacks.NvmDataChange  = NvmDataMgmtEvent;
 800ca64:	4b1d      	ldr	r3, [pc, #116]	@ (800cadc <LmHandlerInit+0xc8>)
 800ca66:	4a1e      	ldr	r2, [pc, #120]	@ (800cae0 <LmHandlerInit+0xcc>)
 800ca68:	611a      	str	r2, [r3, #16]
    LoRaMacCallbacks.MacProcessNotify = LmHandlerCallbacks->OnMacProcess;
 800ca6a:	4b16      	ldr	r3, [pc, #88]	@ (800cac4 <LmHandlerInit+0xb0>)
 800ca6c:	681b      	ldr	r3, [r3, #0]
 800ca6e:	699b      	ldr	r3, [r3, #24]
 800ca70:	4a1a      	ldr	r2, [pc, #104]	@ (800cadc <LmHandlerInit+0xc8>)
 800ca72:	6153      	str	r3, [r2, #20]

#if (defined( LORAMAC_VERSION ) && (( LORAMAC_VERSION == 0x01000400 ) || ( LORAMAC_VERSION == 0x01010100 )))
    LmhpComplianceParams.FwVersion.Value = fwVersion;
 800ca74:	683b      	ldr	r3, [r7, #0]
 800ca76:	4a1b      	ldr	r2, [pc, #108]	@ (800cae4 <LmHandlerInit+0xd0>)
 800ca78:	6013      	str	r3, [r2, #0]
    LmhpComplianceParams.OnTxPeriodicityChanged = LmHandlerCallbacks->OnTxPeriodicityChanged;
 800ca7a:	4b12      	ldr	r3, [pc, #72]	@ (800cac4 <LmHandlerInit+0xb0>)
 800ca7c:	681b      	ldr	r3, [r3, #0]
 800ca7e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800ca80:	4a18      	ldr	r2, [pc, #96]	@ (800cae4 <LmHandlerInit+0xd0>)
 800ca82:	6053      	str	r3, [r2, #4]
    LmhpComplianceParams.OnTxFrameCtrlChanged = LmHandlerOnTxFrameCtrlChanged;
 800ca84:	4b17      	ldr	r3, [pc, #92]	@ (800cae4 <LmHandlerInit+0xd0>)
 800ca86:	4a18      	ldr	r2, [pc, #96]	@ (800cae8 <LmHandlerInit+0xd4>)
 800ca88:	609a      	str	r2, [r3, #8]
    LmhpComplianceParams.OnPingSlotPeriodicityChanged = LmHandlerOnPingSlotPeriodicityChanged;
 800ca8a:	4b16      	ldr	r3, [pc, #88]	@ (800cae4 <LmHandlerInit+0xd0>)
 800ca8c:	4a17      	ldr	r2, [pc, #92]	@ (800caec <LmHandlerInit+0xd8>)
 800ca8e:	60da      	str	r2, [r3, #12]
#endif /* LORAMAC_VERSION */

    /*The LoRa-Alliance Compliance protocol package should always be initialized and activated.*/
    if( LmHandlerPackageRegister( PACKAGE_ID_COMPLIANCE, &LmhpComplianceParams ) != LORAMAC_HANDLER_SUCCESS )
 800ca90:	4914      	ldr	r1, [pc, #80]	@ (800cae4 <LmHandlerInit+0xd0>)
 800ca92:	2000      	movs	r0, #0
 800ca94:	f000 fdc0 	bl	800d618 <LmHandlerPackageRegister>
 800ca98:	4603      	mov	r3, r0
 800ca9a:	2b00      	cmp	r3, #0
 800ca9c:	d002      	beq.n	800caa4 <LmHandlerInit+0x90>
    {
        return LORAMAC_HANDLER_ERROR;
 800ca9e:	f04f 33ff 	mov.w	r3, #4294967295
 800caa2:	e00a      	b.n	800caba <LmHandlerInit+0xa6>
    }

    if( LmhpPackagesRegistrationInit( ( Version_t * )&fwVersion ) != LORAMAC_HANDLER_SUCCESS )
 800caa4:	463b      	mov	r3, r7
 800caa6:	4618      	mov	r0, r3
 800caa8:	f001 fd36 	bl	800e518 <LmhpPackagesRegistrationInit>
 800caac:	4603      	mov	r3, r0
 800caae:	2b00      	cmp	r3, #0
 800cab0:	d002      	beq.n	800cab8 <LmHandlerInit+0xa4>
    {
        return LORAMAC_HANDLER_ERROR;
 800cab2:	f04f 33ff 	mov.w	r3, #4294967295
 800cab6:	e000      	b.n	800caba <LmHandlerInit+0xa6>
    }

    return LORAMAC_HANDLER_SUCCESS;
 800cab8:	2300      	movs	r3, #0
}
 800caba:	4618      	mov	r0, r3
 800cabc:	3708      	adds	r7, #8
 800cabe:	46bd      	mov	sp, r7
 800cac0:	bd80      	pop	{r7, pc}
 800cac2:	bf00      	nop
 800cac4:	20000650 	.word	0x20000650
 800cac8:	20000654 	.word	0x20000654
 800cacc:	0800d2f1 	.word	0x0800d2f1
 800cad0:	0800d365 	.word	0x0800d365
 800cad4:	0800d435 	.word	0x0800d435
 800cad8:	0800d585 	.word	0x0800d585
 800cadc:	20000664 	.word	0x20000664
 800cae0:	0800dac5 	.word	0x0800dac5
 800cae4:	20000614 	.word	0x20000614
 800cae8:	0800d8d9 	.word	0x0800d8d9
 800caec:	0800d911 	.word	0x0800d911

0800caf0 <LmHandlerConfigure>:
        return LORAMAC_HANDLER_BUSY_ERROR;
    }
}

LmHandlerErrorStatus_t LmHandlerConfigure( LmHandlerParams_t *handlerParams )
{
 800caf0:	b580      	push	{r7, lr}
 800caf2:	b092      	sub	sp, #72	@ 0x48
 800caf4:	af00      	add	r7, sp, #0
 800caf6:	6078      	str	r0, [r7, #4]
    MibRequestConfirm_t mibReq;
    LoraInfo_t *loraInfo;

    memcpy1( ( void * )&LmHandlerParams, ( const void * )handlerParams, sizeof( LmHandlerParams_t ) );
 800caf8:	2218      	movs	r2, #24
 800cafa:	6879      	ldr	r1, [r7, #4]
 800cafc:	488a      	ldr	r0, [pc, #552]	@ (800cd28 <LmHandlerConfigure+0x238>)
 800cafe:	f00a ff90 	bl	8017a22 <memcpy1>

#if ( LORAMAC_CLASSB_ENABLED == 1 )
    IsClassBSwitchPending = false;
#endif /* LORAMAC_CLASSB_ENABLED == 1 */
#if (defined( LORAMAC_VERSION ) && (( LORAMAC_VERSION == 0x01000400 ) || ( LORAMAC_VERSION == 0x01010100 )))
    IsUplinkTxPending = false;
 800cb02:	4b8a      	ldr	r3, [pc, #552]	@ (800cd2c <LmHandlerConfigure+0x23c>)
 800cb04:	2200      	movs	r2, #0
 800cb06:	701a      	strb	r2, [r3, #0]
#endif /* LORAMAC_VERSION */

    loraInfo = LoraInfo_GetPtr();
 800cb08:	f7fe faa0 	bl	800b04c <LoraInfo_GetPtr>
 800cb0c:	6478      	str	r0, [r7, #68]	@ 0x44

    if( 0U == ( ( 1 << ( LmHandlerParams.ActiveRegion ) ) & ( loraInfo->Region ) ) )
 800cb0e:	4b86      	ldr	r3, [pc, #536]	@ (800cd28 <LmHandlerConfigure+0x238>)
 800cb10:	781b      	ldrb	r3, [r3, #0]
 800cb12:	461a      	mov	r2, r3
 800cb14:	2301      	movs	r3, #1
 800cb16:	4093      	lsls	r3, r2
 800cb18:	461a      	mov	r2, r3
 800cb1a:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800cb1c:	685b      	ldr	r3, [r3, #4]
 800cb1e:	4013      	ands	r3, r2
 800cb20:	2b00      	cmp	r3, #0
 800cb22:	d107      	bne.n	800cb34 <LmHandlerConfigure+0x44>
    {
        MW_LOG( TS_ON, VLEVEL_ALWAYS, "error: Region is not defined in the MW: set lorawan_conf.h accordingly\r\n" );
 800cb24:	4b82      	ldr	r3, [pc, #520]	@ (800cd30 <LmHandlerConfigure+0x240>)
 800cb26:	2201      	movs	r2, #1
 800cb28:	2100      	movs	r1, #0
 800cb2a:	2000      	movs	r0, #0
 800cb2c:	f00f fad6 	bl	801c0dc <UTIL_ADV_TRACE_COND_FSend>
        while( 1 ) {} /* error: Region is not defined in the MW */
 800cb30:	bf00      	nop
 800cb32:	e7fd      	b.n	800cb30 <LmHandlerConfigure+0x40>
    }

    if( LoRaMacInitialization( &LoRaMacPrimitives, &LoRaMacCallbacks, LmHandlerParams.ActiveRegion ) != LORAMAC_STATUS_OK )
 800cb34:	4b7c      	ldr	r3, [pc, #496]	@ (800cd28 <LmHandlerConfigure+0x238>)
 800cb36:	781b      	ldrb	r3, [r3, #0]
 800cb38:	461a      	mov	r2, r3
 800cb3a:	497e      	ldr	r1, [pc, #504]	@ (800cd34 <LmHandlerConfigure+0x244>)
 800cb3c:	487e      	ldr	r0, [pc, #504]	@ (800cd38 <LmHandlerConfigure+0x248>)
 800cb3e:	f005 f80d 	bl	8011b5c <LoRaMacInitialization>
 800cb42:	4603      	mov	r3, r0
 800cb44:	2b00      	cmp	r3, #0
 800cb46:	d002      	beq.n	800cb4e <LmHandlerConfigure+0x5e>
    {
        return LORAMAC_HANDLER_ERROR;
 800cb48:	f04f 33ff 	mov.w	r3, #4294967295
 800cb4c:	e0e8      	b.n	800cd20 <LmHandlerConfigure+0x230>
    }

#if (defined( CONTEXT_MANAGEMENT_ENABLED ) && ( CONTEXT_MANAGEMENT_ENABLED == 1 ))
    /* Try the restore context from the Backup RAM structure if data retention is available */
    mibReq.Type = MIB_NVM_CTXS;
 800cb4e:	2327      	movs	r3, #39	@ 0x27
 800cb50:	763b      	strb	r3, [r7, #24]
    if( LoRaMacMibSetRequestConfirm( &mibReq ) == LORAMAC_STATUS_OK )
 800cb52:	f107 0318 	add.w	r3, r7, #24
 800cb56:	4618      	mov	r0, r3
 800cb58:	f005 fd8c 	bl	8012674 <LoRaMacMibSetRequestConfirm>
 800cb5c:	4603      	mov	r3, r0
 800cb5e:	2b00      	cmp	r3, #0
 800cb60:	d103      	bne.n	800cb6a <LmHandlerConfigure+0x7a>
    {
        CtxRestoreDone = true;
 800cb62:	4b76      	ldr	r3, [pc, #472]	@ (800cd3c <LmHandlerConfigure+0x24c>)
 800cb64:	2201      	movs	r2, #1
 800cb66:	701a      	strb	r2, [r3, #0]
 800cb68:	e02a      	b.n	800cbc0 <LmHandlerConfigure+0xd0>
    }
    else
    {
        /* Restore context data backup from user callback (stored in FLASH) */
        mibReq.Type = MIB_NVM_BKP_CTXS;
 800cb6a:	2328      	movs	r3, #40	@ 0x28
 800cb6c:	763b      	strb	r3, [r7, #24]
        if( LmHandlerCallbacks->OnRestoreContextRequest != NULL )
 800cb6e:	4b74      	ldr	r3, [pc, #464]	@ (800cd40 <LmHandlerConfigure+0x250>)
 800cb70:	681b      	ldr	r3, [r3, #0]
 800cb72:	691b      	ldr	r3, [r3, #16]
 800cb74:	2b00      	cmp	r3, #0
 800cb76:	d00c      	beq.n	800cb92 <LmHandlerConfigure+0xa2>
        {
            LoRaMacMibGetRequestConfirm( &mibReq );
 800cb78:	f107 0318 	add.w	r3, r7, #24
 800cb7c:	4618      	mov	r0, r3
 800cb7e:	f005 fba1 	bl	80122c4 <LoRaMacMibGetRequestConfirm>
            LmHandlerCallbacks->OnRestoreContextRequest( mibReq.Param.BackupContexts, sizeof( LoRaMacNvmData_t ) );
 800cb82:	4b6f      	ldr	r3, [pc, #444]	@ (800cd40 <LmHandlerConfigure+0x250>)
 800cb84:	681b      	ldr	r3, [r3, #0]
 800cb86:	691b      	ldr	r3, [r3, #16]
 800cb88:	69fa      	ldr	r2, [r7, #28]
 800cb8a:	f240 51bc 	movw	r1, #1468	@ 0x5bc
 800cb8e:	4610      	mov	r0, r2
 800cb90:	4798      	blx	r3
        }
        /* Restore context data from backup to main nvm structure */
        mibReq.Type = MIB_NVM_CTXS;
 800cb92:	2327      	movs	r3, #39	@ 0x27
 800cb94:	763b      	strb	r3, [r7, #24]
        if( LoRaMacMibSetRequestConfirm( &mibReq ) == LORAMAC_STATUS_OK )
 800cb96:	f107 0318 	add.w	r3, r7, #24
 800cb9a:	4618      	mov	r0, r3
 800cb9c:	f005 fd6a 	bl	8012674 <LoRaMacMibSetRequestConfirm>
 800cba0:	4603      	mov	r3, r0
 800cba2:	2b00      	cmp	r3, #0
 800cba4:	d10c      	bne.n	800cbc0 <LmHandlerConfigure+0xd0>
        {
            mibReq.Type = MIB_NETWORK_ACTIVATION;
 800cba6:	2301      	movs	r3, #1
 800cba8:	763b      	strb	r3, [r7, #24]
            LoRaMacMibGetRequestConfirm( &mibReq );
 800cbaa:	f107 0318 	add.w	r3, r7, #24
 800cbae:	4618      	mov	r0, r3
 800cbb0:	f005 fb88 	bl	80122c4 <LoRaMacMibGetRequestConfirm>
            if( mibReq.Param.NetworkActivation != ACTIVATION_TYPE_NONE )
 800cbb4:	7f3b      	ldrb	r3, [r7, #28]
 800cbb6:	2b00      	cmp	r3, #0
 800cbb8:	d002      	beq.n	800cbc0 <LmHandlerConfigure+0xd0>
            {
                CtxRestoreDone = true;
 800cbba:	4b60      	ldr	r3, [pc, #384]	@ (800cd3c <LmHandlerConfigure+0x24c>)
 800cbbc:	2201      	movs	r2, #1
 800cbbe:	701a      	strb	r2, [r3, #0]
            }
        }
    }

    if( CtxRestoreDone == true )
 800cbc0:	4b5e      	ldr	r3, [pc, #376]	@ (800cd3c <LmHandlerConfigure+0x24c>)
 800cbc2:	781b      	ldrb	r3, [r3, #0]
 800cbc4:	2b00      	cmp	r3, #0
 800cbc6:	d02e      	beq.n	800cc26 <LmHandlerConfigure+0x136>
    {
        if( LmHandlerCallbacks->OnNvmDataChange != NULL )
 800cbc8:	4b5d      	ldr	r3, [pc, #372]	@ (800cd40 <LmHandlerConfigure+0x250>)
 800cbca:	681b      	ldr	r3, [r3, #0]
 800cbcc:	69db      	ldr	r3, [r3, #28]
 800cbce:	2b00      	cmp	r3, #0
 800cbd0:	d004      	beq.n	800cbdc <LmHandlerConfigure+0xec>
        {
            LmHandlerCallbacks->OnNvmDataChange( LORAMAC_HANDLER_NVM_RESTORE );
 800cbd2:	4b5b      	ldr	r3, [pc, #364]	@ (800cd40 <LmHandlerConfigure+0x250>)
 800cbd4:	681b      	ldr	r3, [r3, #0]
 800cbd6:	69db      	ldr	r3, [r3, #28]
 800cbd8:	2000      	movs	r0, #0
 800cbda:	4798      	blx	r3
        }

        //BZ #156695
        if(( LmHandlerJoinStatus() == LORAMAC_HANDLER_SET) && LoRaMacIsStopped())
 800cbdc:	f000 f98e 	bl	800cefc <LmHandlerJoinStatus>
 800cbe0:	4603      	mov	r3, r0
 800cbe2:	2b01      	cmp	r3, #1
 800cbe4:	d106      	bne.n	800cbf4 <LmHandlerConfigure+0x104>
 800cbe6:	f002 fc99 	bl	800f51c <LoRaMacIsStopped>
 800cbea:	4603      	mov	r3, r0
 800cbec:	2b00      	cmp	r3, #0
 800cbee:	d001      	beq.n	800cbf4 <LmHandlerConfigure+0x104>
        { 
            LoRaMacStart();
 800cbf0:	f005 fa6a 	bl	80120c8 <LoRaMacStart>
        }

        mibReq.Type = MIB_NVM_CTXS;
 800cbf4:	2327      	movs	r3, #39	@ 0x27
 800cbf6:	763b      	strb	r3, [r7, #24]
        LoRaMacMibGetRequestConfirm( &mibReq );
 800cbf8:	f107 0318 	add.w	r3, r7, #24
 800cbfc:	4618      	mov	r0, r3
 800cbfe:	f005 fb61 	bl	80122c4 <LoRaMacMibGetRequestConfirm>
        LoRaMacNvmData_t *current_nvm = mibReq.Param.Contexts;
 800cc02:	69fb      	ldr	r3, [r7, #28]
 800cc04:	643b      	str	r3, [r7, #64]	@ 0x40

        LmHandlerParams.ActiveRegion = current_nvm->MacGroup2.Region;
 800cc06:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800cc08:	f893 2048 	ldrb.w	r2, [r3, #72]	@ 0x48
 800cc0c:	4b46      	ldr	r3, [pc, #280]	@ (800cd28 <LmHandlerConfigure+0x238>)
 800cc0e:	701a      	strb	r2, [r3, #0]
        LmHandlerParams.DefaultClass = current_nvm->MacGroup2.DeviceClass;
 800cc10:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800cc12:	f893 2118 	ldrb.w	r2, [r3, #280]	@ 0x118
 800cc16:	4b44      	ldr	r3, [pc, #272]	@ (800cd28 <LmHandlerConfigure+0x238>)
 800cc18:	705a      	strb	r2, [r3, #1]
        LmHandlerParams.AdrEnable = current_nvm->MacGroup2.AdrCtrlOn;
 800cc1a:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800cc1c:	f893 211a 	ldrb.w	r2, [r3, #282]	@ 0x11a
 800cc20:	4b41      	ldr	r3, [pc, #260]	@ (800cd28 <LmHandlerConfigure+0x238>)
 800cc22:	709a      	strb	r2, [r3, #2]
 800cc24:	e008      	b.n	800cc38 <LmHandlerConfigure+0x148>
    }
    else
#endif /* CONTEXT_MANAGEMENT_ENABLED == 1 */
    {
        mibReq.Type = MIB_NET_ID;
 800cc26:	2305      	movs	r3, #5
 800cc28:	763b      	strb	r3, [r7, #24]
        mibReq.Param.NetID = LORAWAN_NETWORK_ID;
 800cc2a:	2300      	movs	r3, #0
 800cc2c:	61fb      	str	r3, [r7, #28]
        LoRaMacMibSetRequestConfirm( &mibReq );
 800cc2e:	f107 0318 	add.w	r3, r7, #24
 800cc32:	4618      	mov	r0, r3
 800cc34:	f005 fd1e 	bl	8012674 <LoRaMacMibSetRequestConfirm>
    }

    /* Restore ID struct from NVM or Init from callbacks */
    if( SecureElementInitMcuID( LoRaMacCallbacks.GetUniqueId, LoRaMacCallbacks.GetDevAddress ) != SECURE_ELEMENT_SUCCESS )
 800cc38:	4b3e      	ldr	r3, [pc, #248]	@ (800cd34 <LmHandlerConfigure+0x244>)
 800cc3a:	689b      	ldr	r3, [r3, #8]
 800cc3c:	4a3d      	ldr	r2, [pc, #244]	@ (800cd34 <LmHandlerConfigure+0x244>)
 800cc3e:	68d2      	ldr	r2, [r2, #12]
 800cc40:	4611      	mov	r1, r2
 800cc42:	4618      	mov	r0, r3
 800cc44:	f7ff fbc0 	bl	800c3c8 <SecureElementInitMcuID>
 800cc48:	4603      	mov	r3, r0
 800cc4a:	2b00      	cmp	r3, #0
 800cc4c:	d002      	beq.n	800cc54 <LmHandlerConfigure+0x164>
    {
        return LORAMAC_HANDLER_ERROR;
 800cc4e:	f04f 33ff 	mov.w	r3, #4294967295
 800cc52:	e065      	b.n	800cd20 <LmHandlerConfigure+0x230>
    }

    /* Read secure-element DEV_EUI, JOIN_EUI and DEV_ADDR values. */
    mibReq.Type = MIB_DEV_ADDR;
 800cc54:	2306      	movs	r3, #6
 800cc56:	763b      	strb	r3, [r7, #24]
    LoRaMacMibGetRequestConfirm( &mibReq );
 800cc58:	f107 0318 	add.w	r3, r7, #24
 800cc5c:	4618      	mov	r0, r3
 800cc5e:	f005 fb31 	bl	80122c4 <LoRaMacMibGetRequestConfirm>
    CommissioningParams.DevAddr = mibReq.Param.DevAddr;
 800cc62:	69fb      	ldr	r3, [r7, #28]
 800cc64:	4a37      	ldr	r2, [pc, #220]	@ (800cd44 <LmHandlerConfigure+0x254>)
 800cc66:	6153      	str	r3, [r2, #20]

    /* Override DevAddress value after init from callbacks */
    LoRaMacMibSetRequestConfirm( &mibReq );
 800cc68:	f107 0318 	add.w	r3, r7, #24
 800cc6c:	4618      	mov	r0, r3
 800cc6e:	f005 fd01 	bl	8012674 <LoRaMacMibSetRequestConfirm>

    mibReq.Type = MIB_DEV_EUI;
 800cc72:	2302      	movs	r3, #2
 800cc74:	763b      	strb	r3, [r7, #24]
    mibReq.Param.DevEui = CommissioningParams.DevEui;
 800cc76:	4b33      	ldr	r3, [pc, #204]	@ (800cd44 <LmHandlerConfigure+0x254>)
 800cc78:	61fb      	str	r3, [r7, #28]
    LoRaMacMibGetRequestConfirm( &mibReq );
 800cc7a:	f107 0318 	add.w	r3, r7, #24
 800cc7e:	4618      	mov	r0, r3
 800cc80:	f005 fb20 	bl	80122c4 <LoRaMacMibGetRequestConfirm>

    mibReq.Type = MIB_JOIN_EUI;
 800cc84:	2303      	movs	r3, #3
 800cc86:	763b      	strb	r3, [r7, #24]
    mibReq.Param.JoinEui = CommissioningParams.JoinEui;
 800cc88:	4b2f      	ldr	r3, [pc, #188]	@ (800cd48 <LmHandlerConfigure+0x258>)
 800cc8a:	61fb      	str	r3, [r7, #28]
    LoRaMacMibGetRequestConfirm( &mibReq );
 800cc8c:	f107 0318 	add.w	r3, r7, #24
 800cc90:	4618      	mov	r0, r3
 800cc92:	f005 fb17 	bl	80122c4 <LoRaMacMibGetRequestConfirm>

    SecureElementPrintKeys();
 800cc96:	f7ff fc17 	bl	800c4c8 <SecureElementPrintKeys>

#if (defined (LORAWAN_KMS) && (LORAWAN_KMS == 1))
    MW_LOG( TS_OFF, VLEVEL_L, "###### KMS ENABLED \r\n" );
#endif /* LORAWAN_KMS == 1 */

    mibReq.Type = MIB_PUBLIC_NETWORK;
 800cc9a:	230f      	movs	r3, #15
 800cc9c:	763b      	strb	r3, [r7, #24]
    mibReq.Param.EnablePublicNetwork = LORAWAN_PUBLIC_NETWORK;
 800cc9e:	2301      	movs	r3, #1
 800cca0:	773b      	strb	r3, [r7, #28]
    LoRaMacMibSetRequestConfirm( &mibReq );
 800cca2:	f107 0318 	add.w	r3, r7, #24
 800cca6:	4618      	mov	r0, r3
 800cca8:	f005 fce4 	bl	8012674 <LoRaMacMibSetRequestConfirm>

    mibReq.Type = MIB_REPEATER_SUPPORT;
 800ccac:	2310      	movs	r3, #16
 800ccae:	763b      	strb	r3, [r7, #24]
    mibReq.Param.EnableRepeaterSupport = LORAWAN_REPEATER_SUPPORT;
 800ccb0:	2300      	movs	r3, #0
 800ccb2:	773b      	strb	r3, [r7, #28]
    LoRaMacMibSetRequestConfirm( &mibReq );
 800ccb4:	f107 0318 	add.w	r3, r7, #24
 800ccb8:	4618      	mov	r0, r3
 800ccba:	f005 fcdb 	bl	8012674 <LoRaMacMibSetRequestConfirm>

    mibReq.Type = MIB_ADR;
 800ccbe:	2304      	movs	r3, #4
 800ccc0:	763b      	strb	r3, [r7, #24]
    mibReq.Param.AdrEnable = LmHandlerParams.AdrEnable;
 800ccc2:	4b19      	ldr	r3, [pc, #100]	@ (800cd28 <LmHandlerConfigure+0x238>)
 800ccc4:	789b      	ldrb	r3, [r3, #2]
 800ccc6:	773b      	strb	r3, [r7, #28]
    LoRaMacMibSetRequestConfirm( &mibReq );
 800ccc8:	f107 0318 	add.w	r3, r7, #24
 800cccc:	4618      	mov	r0, r3
 800ccce:	f005 fcd1 	bl	8012674 <LoRaMacMibSetRequestConfirm>

    mibReq.Type = MIB_RXB_C_TIMEOUT;
 800ccd2:	233a      	movs	r3, #58	@ 0x3a
 800ccd4:	763b      	strb	r3, [r7, #24]
    mibReq.Param.RxBCTimeout = LmHandlerParams.RxBCTimeout;
 800ccd6:	4b14      	ldr	r3, [pc, #80]	@ (800cd28 <LmHandlerConfigure+0x238>)
 800ccd8:	695b      	ldr	r3, [r3, #20]
 800ccda:	61fb      	str	r3, [r7, #28]
    LoRaMacMibSetRequestConfirm( &mibReq );
 800ccdc:	f107 0318 	add.w	r3, r7, #24
 800cce0:	4618      	mov	r0, r3
 800cce2:	f005 fcc7 	bl	8012674 <LoRaMacMibSetRequestConfirm>

    GetPhyParams_t getPhy;
    PhyParam_t phyParam;
    getPhy.Attribute = PHY_DUTY_CYCLE;
 800cce6:	230f      	movs	r3, #15
 800cce8:	743b      	strb	r3, [r7, #16]
    phyParam = RegionGetPhyParam( LmHandlerParams.ActiveRegion, &getPhy );
 800ccea:	4b0f      	ldr	r3, [pc, #60]	@ (800cd28 <LmHandlerConfigure+0x238>)
 800ccec:	781b      	ldrb	r3, [r3, #0]
 800ccee:	f107 0210 	add.w	r2, r7, #16
 800ccf2:	4611      	mov	r1, r2
 800ccf4:	4618      	mov	r0, r3
 800ccf6:	f008 fc69 	bl	80155cc <RegionGetPhyParam>
 800ccfa:	4603      	mov	r3, r0
 800ccfc:	60fb      	str	r3, [r7, #12]
    LmHandlerParams.DutyCycleEnabled = ( bool ) phyParam.Value;
 800ccfe:	68fb      	ldr	r3, [r7, #12]
 800cd00:	2b00      	cmp	r3, #0
 800cd02:	bf14      	ite	ne
 800cd04:	2301      	movne	r3, #1
 800cd06:	2300      	moveq	r3, #0
 800cd08:	b2da      	uxtb	r2, r3
 800cd0a:	4b07      	ldr	r3, [pc, #28]	@ (800cd28 <LmHandlerConfigure+0x238>)
 800cd0c:	71da      	strb	r2, [r3, #7]

    /* Set system maximum tolerated rx error in milliseconds */
    LmHandlerSetSystemMaxRxError( 20 );
 800cd0e:	2014      	movs	r0, #20
 800cd10:	f000 fad6 	bl	800d2c0 <LmHandlerSetSystemMaxRxError>

    /* override previous value if reconfigure new region */
    LoRaMacTestSetDutyCycleOn( LmHandlerParams.DutyCycleEnabled );
 800cd14:	4b04      	ldr	r3, [pc, #16]	@ (800cd28 <LmHandlerConfigure+0x238>)
 800cd16:	79db      	ldrb	r3, [r3, #7]
 800cd18:	4618      	mov	r0, r3
 800cd1a:	f006 fb89 	bl	8013430 <LoRaMacTestSetDutyCycleOn>

    return LORAMAC_HANDLER_SUCCESS;
 800cd1e:	2300      	movs	r3, #0
}
 800cd20:	4618      	mov	r0, r3
 800cd22:	3748      	adds	r7, #72	@ 0x48
 800cd24:	46bd      	mov	sp, r7
 800cd26:	bd80      	pop	{r7, pc}
 800cd28:	20000638 	.word	0x20000638
 800cd2c:	20000680 	.word	0x20000680
 800cd30:	0801cdd8 	.word	0x0801cdd8
 800cd34:	20000664 	.word	0x20000664
 800cd38:	20000654 	.word	0x20000654
 800cd3c:	20000776 	.word	0x20000776
 800cd40:	20000650 	.word	0x20000650
 800cd44:	200005fc 	.word	0x200005fc
 800cd48:	20000604 	.word	0x20000604

0800cd4c <LmHandlerProcess>:

    return false;
}

void LmHandlerProcess( void )
{
 800cd4c:	b580      	push	{r7, lr}
 800cd4e:	b082      	sub	sp, #8
 800cd50:	af00      	add	r7, sp, #0
    /* Call at first the LoRaMAC process before to run all package process features */
    /* Processes the LoRaMac events */
    LoRaMacProcess( );
 800cd52:	f002 fe61 	bl	800fa18 <LoRaMacProcess>

    /* Call all packages process functions */
    LmHandlerPackagesProcess( );
 800cd56:	f000 fd8b 	bl	800d870 <LmHandlerPackagesProcess>

    /* Check if a package transmission is pending. */
    /* If it is the case exit function earlier */
    if( LmHandlerPackageIsTxPending( ) == true )
 800cd5a:	f000 fd5f 	bl	800d81c <LmHandlerPackageIsTxPending>
 800cd5e:	4603      	mov	r3, r0
 800cd60:	2b00      	cmp	r3, #0
 800cd62:	d117      	bne.n	800cd94 <LmHandlerProcess+0x48>
        return;
    }

#if (defined( LORAMAC_VERSION ) && (( LORAMAC_VERSION == 0x01000400 ) || ( LORAMAC_VERSION == 0x01010100 )))
    /* If a MAC layer scheduled uplink is still pending try to send it. */
    if( IsUplinkTxPending == true )
 800cd64:	4b0d      	ldr	r3, [pc, #52]	@ (800cd9c <LmHandlerProcess+0x50>)
 800cd66:	781b      	ldrb	r3, [r3, #0]
 800cd68:	2b00      	cmp	r3, #0
 800cd6a:	d014      	beq.n	800cd96 <LmHandlerProcess+0x4a>
    {
        /* Send an empty message */
        LmHandlerAppData_t appData =
 800cd6c:	2300      	movs	r3, #0
 800cd6e:	703b      	strb	r3, [r7, #0]
 800cd70:	2300      	movs	r3, #0
 800cd72:	707b      	strb	r3, [r7, #1]
 800cd74:	2300      	movs	r3, #0
 800cd76:	607b      	str	r3, [r7, #4]
            .Buffer = NULL,
            .BufferSize = 0,
            .Port = 0,
        };

        if( LmHandlerSend( &appData, LmHandlerParams.IsTxConfirmed, false ) == LORAMAC_HANDLER_SUCCESS )
 800cd78:	4b09      	ldr	r3, [pc, #36]	@ (800cda0 <LmHandlerProcess+0x54>)
 800cd7a:	78d9      	ldrb	r1, [r3, #3]
 800cd7c:	463b      	mov	r3, r7
 800cd7e:	2200      	movs	r2, #0
 800cd80:	4618      	mov	r0, r3
 800cd82:	f000 f8d7 	bl	800cf34 <LmHandlerSend>
 800cd86:	4603      	mov	r3, r0
 800cd88:	2b00      	cmp	r3, #0
 800cd8a:	d104      	bne.n	800cd96 <LmHandlerProcess+0x4a>
        {
            IsUplinkTxPending = false;
 800cd8c:	4b03      	ldr	r3, [pc, #12]	@ (800cd9c <LmHandlerProcess+0x50>)
 800cd8e:	2200      	movs	r2, #0
 800cd90:	701a      	strb	r2, [r3, #0]
 800cd92:	e000      	b.n	800cd96 <LmHandlerProcess+0x4a>
        return;
 800cd94:	bf00      	nop
        }
    }
#endif /* LORAMAC_VERSION */
}
 800cd96:	3708      	adds	r7, #8
 800cd98:	46bd      	mov	sp, r7
 800cd9a:	bd80      	pop	{r7, pc}
 800cd9c:	20000680 	.word	0x20000680
 800cda0:	20000638 	.word	0x20000638

0800cda4 <LmHandlerGetDutyCycleWaitTime>:

TimerTime_t LmHandlerGetDutyCycleWaitTime( void )
{
 800cda4:	b480      	push	{r7}
 800cda6:	af00      	add	r7, sp, #0
    return DutyCycleWaitTime;
 800cda8:	4b02      	ldr	r3, [pc, #8]	@ (800cdb4 <LmHandlerGetDutyCycleWaitTime+0x10>)
 800cdaa:	681b      	ldr	r3, [r3, #0]
}
 800cdac:	4618      	mov	r0, r3
 800cdae:	46bd      	mov	sp, r7
 800cdb0:	bc80      	pop	{r7}
 800cdb2:	4770      	bx	lr
 800cdb4:	2000067c 	.word	0x2000067c

0800cdb8 <LmHandlerJoin>:

void LmHandlerJoin( ActivationType_t mode, bool forceRejoin )
{
 800cdb8:	b580      	push	{r7, lr}
 800cdba:	b092      	sub	sp, #72	@ 0x48
 800cdbc:	af00      	add	r7, sp, #0
 800cdbe:	4603      	mov	r3, r0
 800cdc0:	460a      	mov	r2, r1
 800cdc2:	71fb      	strb	r3, [r7, #7]
 800cdc4:	4613      	mov	r3, r2
 800cdc6:	71bb      	strb	r3, [r7, #6]
    MlmeReq_t mlmeReq;

    mlmeReq.Type = MLME_JOIN;
 800cdc8:	2301      	movs	r3, #1
 800cdca:	f887 3034 	strb.w	r3, [r7, #52]	@ 0x34
    mlmeReq.Req.Join.Datarate = LmHandlerParams.TxDatarate;
 800cdce:	4b46      	ldr	r3, [pc, #280]	@ (800cee8 <LmHandlerJoin+0x130>)
 800cdd0:	f993 3004 	ldrsb.w	r3, [r3, #4]
 800cdd4:	b2db      	uxtb	r3, r3
 800cdd6:	f887 3039 	strb.w	r3, [r7, #57]	@ 0x39
    mlmeReq.Req.Join.TxPower = LmHandlerParams.TxPower;
 800cdda:	4b43      	ldr	r3, [pc, #268]	@ (800cee8 <LmHandlerJoin+0x130>)
 800cddc:	f993 3005 	ldrsb.w	r3, [r3, #5]
 800cde0:	f887 303a 	strb.w	r3, [r7, #58]	@ 0x3a

    if( mode == ACTIVATION_TYPE_OTAA )
 800cde4:	79fb      	ldrb	r3, [r7, #7]
 800cde6:	2b02      	cmp	r3, #2
 800cde8:	d10b      	bne.n	800ce02 <LmHandlerJoin+0x4a>
    {
        mlmeReq.Req.Join.NetworkActivation = ACTIVATION_TYPE_OTAA;
 800cdea:	2302      	movs	r3, #2
 800cdec:	f887 3038 	strb.w	r3, [r7, #56]	@ 0x38
        JoinParams.Mode = ACTIVATION_TYPE_OTAA;
 800cdf0:	4b3e      	ldr	r3, [pc, #248]	@ (800ceec <LmHandlerJoin+0x134>)
 800cdf2:	2202      	movs	r2, #2
 800cdf4:	71da      	strb	r2, [r3, #7]
        JoinParams.forceRejoin = forceRejoin;
 800cdf6:	4a3d      	ldr	r2, [pc, #244]	@ (800ceec <LmHandlerJoin+0x134>)
 800cdf8:	79bb      	ldrb	r3, [r7, #6]
 800cdfa:	7213      	strb	r3, [r2, #8]
        LoRaMacStart();
 800cdfc:	f005 f964 	bl	80120c8 <LoRaMacStart>
 800ce00:	e05c      	b.n	800cebc <LmHandlerJoin+0x104>
    }
    else
    {
        MibRequestConfirm_t mibReq;

        mlmeReq.Req.Join.NetworkActivation = ACTIVATION_TYPE_ABP;
 800ce02:	2301      	movs	r3, #1
 800ce04:	f887 3038 	strb.w	r3, [r7, #56]	@ 0x38
        JoinParams.Mode = ACTIVATION_TYPE_ABP;
 800ce08:	4b38      	ldr	r3, [pc, #224]	@ (800ceec <LmHandlerJoin+0x134>)
 800ce0a:	2201      	movs	r2, #1
 800ce0c:	71da      	strb	r2, [r3, #7]
        JoinParams.Datarate = LmHandlerParams.TxDatarate;
 800ce0e:	4b36      	ldr	r3, [pc, #216]	@ (800cee8 <LmHandlerJoin+0x130>)
 800ce10:	f993 2004 	ldrsb.w	r2, [r3, #4]
 800ce14:	4b35      	ldr	r3, [pc, #212]	@ (800ceec <LmHandlerJoin+0x134>)
 800ce16:	711a      	strb	r2, [r3, #4]
        JoinParams.TxPower = LmHandlerParams.TxPower;
 800ce18:	4b33      	ldr	r3, [pc, #204]	@ (800cee8 <LmHandlerJoin+0x130>)
 800ce1a:	f993 2005 	ldrsb.w	r2, [r3, #5]
 800ce1e:	4b33      	ldr	r3, [pc, #204]	@ (800ceec <LmHandlerJoin+0x134>)
 800ce20:	715a      	strb	r2, [r3, #5]
        JoinParams.Status = LORAMAC_HANDLER_SUCCESS;
 800ce22:	4b32      	ldr	r3, [pc, #200]	@ (800ceec <LmHandlerJoin+0x134>)
 800ce24:	2200      	movs	r2, #0
 800ce26:	719a      	strb	r2, [r3, #6]
        JoinParams.forceRejoin = forceRejoin;
 800ce28:	4a30      	ldr	r2, [pc, #192]	@ (800ceec <LmHandlerJoin+0x134>)
 800ce2a:	79bb      	ldrb	r3, [r7, #6]
 800ce2c:	7213      	strb	r3, [r2, #8]

        if( CtxRestoreDone == false )
 800ce2e:	4b30      	ldr	r3, [pc, #192]	@ (800cef0 <LmHandlerJoin+0x138>)
 800ce30:	781b      	ldrb	r3, [r3, #0]
 800ce32:	f083 0301 	eor.w	r3, r3, #1
 800ce36:	b2db      	uxtb	r3, r3
 800ce38:	2b00      	cmp	r3, #0
 800ce3a:	d034      	beq.n	800cea6 <LmHandlerJoin+0xee>
        {
            /* Configure the default datarate */
            mibReq.Type = MIB_CHANNELS_DEFAULT_DATARATE;
 800ce3c:	231f      	movs	r3, #31
 800ce3e:	733b      	strb	r3, [r7, #12]
            mibReq.Param.ChannelsDefaultDatarate = LmHandlerParams.TxDatarate;
 800ce40:	4b29      	ldr	r3, [pc, #164]	@ (800cee8 <LmHandlerJoin+0x130>)
 800ce42:	f993 3004 	ldrsb.w	r3, [r3, #4]
 800ce46:	743b      	strb	r3, [r7, #16]
            LoRaMacMibSetRequestConfirm( &mibReq );
 800ce48:	f107 030c 	add.w	r3, r7, #12
 800ce4c:	4618      	mov	r0, r3
 800ce4e:	f005 fc11 	bl	8012674 <LoRaMacMibSetRequestConfirm>

            mibReq.Type = MIB_CHANNELS_DATARATE;
 800ce52:	2320      	movs	r3, #32
 800ce54:	733b      	strb	r3, [r7, #12]
            mibReq.Param.ChannelsDatarate = LmHandlerParams.TxDatarate;
 800ce56:	4b24      	ldr	r3, [pc, #144]	@ (800cee8 <LmHandlerJoin+0x130>)
 800ce58:	f993 3004 	ldrsb.w	r3, [r3, #4]
 800ce5c:	743b      	strb	r3, [r7, #16]
            LoRaMacMibSetRequestConfirm( &mibReq );
 800ce5e:	f107 030c 	add.w	r3, r7, #12
 800ce62:	4618      	mov	r0, r3
 800ce64:	f005 fc06 	bl	8012674 <LoRaMacMibSetRequestConfirm>

            /* Configure the default Tx Power */
            mibReq.Type = MIB_CHANNELS_DEFAULT_TX_POWER;
 800ce68:	2322      	movs	r3, #34	@ 0x22
 800ce6a:	733b      	strb	r3, [r7, #12]
            mibReq.Param.ChannelsDefaultTxPower = LmHandlerParams.TxPower;
 800ce6c:	4b1e      	ldr	r3, [pc, #120]	@ (800cee8 <LmHandlerJoin+0x130>)
 800ce6e:	f993 3005 	ldrsb.w	r3, [r3, #5]
 800ce72:	743b      	strb	r3, [r7, #16]
            LoRaMacMibSetRequestConfirm( &mibReq );
 800ce74:	f107 030c 	add.w	r3, r7, #12
 800ce78:	4618      	mov	r0, r3
 800ce7a:	f005 fbfb 	bl	8012674 <LoRaMacMibSetRequestConfirm>

            mibReq.Type = MIB_CHANNELS_TX_POWER;
 800ce7e:	2321      	movs	r3, #33	@ 0x21
 800ce80:	733b      	strb	r3, [r7, #12]
            mibReq.Param.ChannelsTxPower = LmHandlerParams.TxPower;
 800ce82:	4b19      	ldr	r3, [pc, #100]	@ (800cee8 <LmHandlerJoin+0x130>)
 800ce84:	f993 3005 	ldrsb.w	r3, [r3, #5]
 800ce88:	743b      	strb	r3, [r7, #16]
            LoRaMacMibSetRequestConfirm( &mibReq );
 800ce8a:	f107 030c 	add.w	r3, r7, #12
 800ce8e:	4618      	mov	r0, r3
 800ce90:	f005 fbf0 	bl	8012674 <LoRaMacMibSetRequestConfirm>

            /* Tell the MAC layer which network server version are we connecting too. */
            mibReq.Type = MIB_ABP_LORAWAN_VERSION;
 800ce94:	2329      	movs	r3, #41	@ 0x29
 800ce96:	733b      	strb	r3, [r7, #12]
            mibReq.Param.AbpLrWanVersion.Value = ABP_ACTIVATION_LRWAN_VERSION;
 800ce98:	4b16      	ldr	r3, [pc, #88]	@ (800cef4 <LmHandlerJoin+0x13c>)
 800ce9a:	613b      	str	r3, [r7, #16]
            LoRaMacMibSetRequestConfirm( &mibReq );
 800ce9c:	f107 030c 	add.w	r3, r7, #12
 800cea0:	4618      	mov	r0, r3
 800cea2:	f005 fbe7 	bl	8012674 <LoRaMacMibSetRequestConfirm>
        }

        LoRaMacStart();
 800cea6:	f005 f90f 	bl	80120c8 <LoRaMacStart>
        mibReq.Type = MIB_NETWORK_ACTIVATION;
 800ceaa:	2301      	movs	r3, #1
 800ceac:	733b      	strb	r3, [r7, #12]
        mibReq.Param.NetworkActivation = ACTIVATION_TYPE_ABP;
 800ceae:	2301      	movs	r3, #1
 800ceb0:	743b      	strb	r3, [r7, #16]
        LoRaMacMibSetRequestConfirm( &mibReq );
 800ceb2:	f107 030c 	add.w	r3, r7, #12
 800ceb6:	4618      	mov	r0, r3
 800ceb8:	f005 fbdc 	bl	8012674 <LoRaMacMibSetRequestConfirm>
        LmHandlerRequestClass( LmHandlerParams.DefaultClass );
#endif /* LORAMAC_VERSION */
    }

#if (defined( LORAMAC_VERSION ) && (( LORAMAC_VERSION == 0x01000400 ) || ( LORAMAC_VERSION == 0x01010100 )))
    if( ( CtxRestoreDone == false ) || ( forceRejoin == true ) )
 800cebc:	4b0c      	ldr	r3, [pc, #48]	@ (800cef0 <LmHandlerJoin+0x138>)
 800cebe:	781b      	ldrb	r3, [r3, #0]
 800cec0:	f083 0301 	eor.w	r3, r3, #1
 800cec4:	b2db      	uxtb	r3, r3
 800cec6:	2b00      	cmp	r3, #0
 800cec8:	d102      	bne.n	800ced0 <LmHandlerJoin+0x118>
 800ceca:	79bb      	ldrb	r3, [r7, #6]
 800cecc:	2b00      	cmp	r3, #0
 800cece:	d004      	beq.n	800ceda <LmHandlerJoin+0x122>
    {
        /* Starts the join procedure */
        LoRaMacMlmeRequest( &mlmeReq );
 800ced0:	f107 0334 	add.w	r3, r7, #52	@ 0x34
 800ced4:	4618      	mov	r0, r3
 800ced6:	f005 ffcf 	bl	8012e78 <LoRaMacMlmeRequest>
    }
    DutyCycleWaitTime = mlmeReq.ReqReturn.DutyCycleWaitTime;
 800ceda:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800cedc:	4a06      	ldr	r2, [pc, #24]	@ (800cef8 <LmHandlerJoin+0x140>)
 800cede:	6013      	str	r3, [r2, #0]
#endif /* LORAMAC_VERSION */
}
 800cee0:	bf00      	nop
 800cee2:	3748      	adds	r7, #72	@ 0x48
 800cee4:	46bd      	mov	sp, r7
 800cee6:	bd80      	pop	{r7, pc}
 800cee8:	20000638 	.word	0x20000638
 800ceec:	20000094 	.word	0x20000094
 800cef0:	20000776 	.word	0x20000776
 800cef4:	01000400 	.word	0x01000400
 800cef8:	2000067c 	.word	0x2000067c

0800cefc <LmHandlerJoinStatus>:

LmHandlerFlagStatus_t LmHandlerJoinStatus( void )
{
 800cefc:	b580      	push	{r7, lr}
 800cefe:	b08c      	sub	sp, #48	@ 0x30
 800cf00:	af00      	add	r7, sp, #0
    MibRequestConfirm_t mibReq;
    LoRaMacStatus_t status;

    mibReq.Type = MIB_NETWORK_ACTIVATION;
 800cf02:	2301      	movs	r3, #1
 800cf04:	713b      	strb	r3, [r7, #4]
    status = LoRaMacMibGetRequestConfirm( &mibReq );
 800cf06:	1d3b      	adds	r3, r7, #4
 800cf08:	4618      	mov	r0, r3
 800cf0a:	f005 f9db 	bl	80122c4 <LoRaMacMibGetRequestConfirm>
 800cf0e:	4603      	mov	r3, r0
 800cf10:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f

    if( status == LORAMAC_STATUS_OK )
 800cf14:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 800cf18:	2b00      	cmp	r3, #0
 800cf1a:	d106      	bne.n	800cf2a <LmHandlerJoinStatus+0x2e>
    {
        if( mibReq.Param.NetworkActivation == ACTIVATION_TYPE_NONE )
 800cf1c:	7a3b      	ldrb	r3, [r7, #8]
 800cf1e:	2b00      	cmp	r3, #0
 800cf20:	d101      	bne.n	800cf26 <LmHandlerJoinStatus+0x2a>
        {
            return LORAMAC_HANDLER_RESET;
 800cf22:	2300      	movs	r3, #0
 800cf24:	e002      	b.n	800cf2c <LmHandlerJoinStatus+0x30>
        }
        else
        {
            return LORAMAC_HANDLER_SET;
 800cf26:	2301      	movs	r3, #1
 800cf28:	e000      	b.n	800cf2c <LmHandlerJoinStatus+0x30>
        }
    }
    else
    {
        return LORAMAC_HANDLER_RESET;
 800cf2a:	2300      	movs	r3, #0
    }
}
 800cf2c:	4618      	mov	r0, r3
 800cf2e:	3730      	adds	r7, #48	@ 0x30
 800cf30:	46bd      	mov	sp, r7
 800cf32:	bd80      	pop	{r7, pc}

0800cf34 <LmHandlerSend>:

LmHandlerErrorStatus_t LmHandlerSend( LmHandlerAppData_t *appData, LmHandlerMsgTypes_t isTxConfirmed,
                                      bool allowDelayedTx )
{
 800cf34:	b580      	push	{r7, lr}
 800cf36:	b08a      	sub	sp, #40	@ 0x28
 800cf38:	af00      	add	r7, sp, #0
 800cf3a:	6078      	str	r0, [r7, #4]
 800cf3c:	460b      	mov	r3, r1
 800cf3e:	70fb      	strb	r3, [r7, #3]
 800cf40:	4613      	mov	r3, r2
 800cf42:	70bb      	strb	r3, [r7, #2]
    LoRaMacStatus_t status;
    LmHandlerErrorStatus_t lmhStatus = LORAMAC_HANDLER_ERROR;
 800cf44:	23ff      	movs	r3, #255	@ 0xff
 800cf46:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
    McpsReq_t mcpsReq;
    LoRaMacTxInfo_t txInfo;

    if( LoRaMacIsBusy() == true )
 800cf4a:	f002 fabf 	bl	800f4cc <LoRaMacIsBusy>
 800cf4e:	4603      	mov	r3, r0
 800cf50:	2b00      	cmp	r3, #0
 800cf52:	d002      	beq.n	800cf5a <LmHandlerSend+0x26>
    {
        return LORAMAC_HANDLER_BUSY_ERROR;
 800cf54:	f06f 0301 	mvn.w	r3, #1
 800cf58:	e0ab      	b.n	800d0b2 <LmHandlerSend+0x17e>
    }

    if( LoRaMacIsStopped() == true )
 800cf5a:	f002 fadf 	bl	800f51c <LoRaMacIsStopped>
 800cf5e:	4603      	mov	r3, r0
 800cf60:	2b00      	cmp	r3, #0
 800cf62:	d002      	beq.n	800cf6a <LmHandlerSend+0x36>
    {
        return LORAMAC_HANDLER_NO_NETWORK_JOINED;
 800cf64:	f06f 0302 	mvn.w	r3, #2
 800cf68:	e0a3      	b.n	800d0b2 <LmHandlerSend+0x17e>
    }

    if( LmHandlerJoinStatus( ) != LORAMAC_HANDLER_SET )
 800cf6a:	f7ff ffc7 	bl	800cefc <LmHandlerJoinStatus>
 800cf6e:	4603      	mov	r3, r0
 800cf70:	2b01      	cmp	r3, #1
 800cf72:	d00a      	beq.n	800cf8a <LmHandlerSend+0x56>
    {
        /* The network isn't joined, try again. */
        LmHandlerJoin( JoinParams.Mode, JoinParams.forceRejoin );
 800cf74:	4b51      	ldr	r3, [pc, #324]	@ (800d0bc <LmHandlerSend+0x188>)
 800cf76:	79db      	ldrb	r3, [r3, #7]
 800cf78:	4a50      	ldr	r2, [pc, #320]	@ (800d0bc <LmHandlerSend+0x188>)
 800cf7a:	7a12      	ldrb	r2, [r2, #8]
 800cf7c:	4611      	mov	r1, r2
 800cf7e:	4618      	mov	r0, r3
 800cf80:	f7ff ff1a 	bl	800cdb8 <LmHandlerJoin>
        return LORAMAC_HANDLER_NO_NETWORK_JOINED;
 800cf84:	f06f 0302 	mvn.w	r3, #2
 800cf88:	e093      	b.n	800d0b2 <LmHandlerSend+0x17e>
    {
        return LORAMAC_HANDLER_COMPLIANCE_RUNNING;
    }
#endif /* LORAMAC_VERSION */

    TxParams.MsgType = isTxConfirmed;
 800cf8a:	4a4d      	ldr	r2, [pc, #308]	@ (800d0c0 <LmHandlerSend+0x18c>)
 800cf8c:	78fb      	ldrb	r3, [r7, #3]
 800cf8e:	7213      	strb	r3, [r2, #8]
    mcpsReq.Type = ( isTxConfirmed == LORAMAC_HANDLER_UNCONFIRMED_MSG ) ? MCPS_UNCONFIRMED : MCPS_CONFIRMED;
 800cf90:	78fb      	ldrb	r3, [r7, #3]
 800cf92:	2b00      	cmp	r3, #0
 800cf94:	bf14      	ite	ne
 800cf96:	2301      	movne	r3, #1
 800cf98:	2300      	moveq	r3, #0
 800cf9a:	b2db      	uxtb	r3, r3
 800cf9c:	743b      	strb	r3, [r7, #16]
    mcpsReq.Req.Unconfirmed.Datarate = LmHandlerParams.TxDatarate;
 800cf9e:	4b49      	ldr	r3, [pc, #292]	@ (800d0c4 <LmHandlerSend+0x190>)
 800cfa0:	f993 3004 	ldrsb.w	r3, [r3, #4]
 800cfa4:	77bb      	strb	r3, [r7, #30]
    if( LoRaMacQueryTxPossible( appData->BufferSize, &txInfo ) != LORAMAC_STATUS_OK )
 800cfa6:	687b      	ldr	r3, [r7, #4]
 800cfa8:	785b      	ldrb	r3, [r3, #1]
 800cfaa:	f107 020c 	add.w	r2, r7, #12
 800cfae:	4611      	mov	r1, r2
 800cfb0:	4618      	mov	r0, r3
 800cfb2:	f005 f8f7 	bl	80121a4 <LoRaMacQueryTxPossible>
 800cfb6:	4603      	mov	r3, r0
 800cfb8:	2b00      	cmp	r3, #0
 800cfba:	d009      	beq.n	800cfd0 <LmHandlerSend+0x9c>
    {
        /* Send empty frame in order to flush MAC commands */
        mcpsReq.Type = MCPS_UNCONFIRMED;
 800cfbc:	2300      	movs	r3, #0
 800cfbe:	743b      	strb	r3, [r7, #16]
        mcpsReq.Req.Unconfirmed.fBuffer = NULL;
 800cfc0:	2300      	movs	r3, #0
 800cfc2:	61bb      	str	r3, [r7, #24]
        mcpsReq.Req.Unconfirmed.fBufferSize = 0;
 800cfc4:	2300      	movs	r3, #0
 800cfc6:	83bb      	strh	r3, [r7, #28]
        lmhStatus = LORAMAC_HANDLER_PAYLOAD_LENGTH_RESTRICTED;
 800cfc8:	23f9      	movs	r3, #249	@ 0xf9
 800cfca:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
 800cfce:	e008      	b.n	800cfe2 <LmHandlerSend+0xae>
    }
    else
    {
        mcpsReq.Req.Unconfirmed.fPort = appData->Port;
 800cfd0:	687b      	ldr	r3, [r7, #4]
 800cfd2:	781b      	ldrb	r3, [r3, #0]
 800cfd4:	753b      	strb	r3, [r7, #20]
        mcpsReq.Req.Unconfirmed.fBufferSize = appData->BufferSize;
 800cfd6:	687b      	ldr	r3, [r7, #4]
 800cfd8:	785b      	ldrb	r3, [r3, #1]
 800cfda:	83bb      	strh	r3, [r7, #28]
        mcpsReq.Req.Unconfirmed.fBuffer = appData->Buffer;
 800cfdc:	687b      	ldr	r3, [r7, #4]
 800cfde:	685b      	ldr	r3, [r3, #4]
 800cfe0:	61bb      	str	r3, [r7, #24]
    }

    TxParams.AppData = *appData;
 800cfe2:	4b37      	ldr	r3, [pc, #220]	@ (800d0c0 <LmHandlerSend+0x18c>)
 800cfe4:	687a      	ldr	r2, [r7, #4]
 800cfe6:	3310      	adds	r3, #16
 800cfe8:	e892 0003 	ldmia.w	r2, {r0, r1}
 800cfec:	e883 0003 	stmia.w	r3, {r0, r1}
    TxParams.Datarate = LmHandlerParams.TxDatarate;
 800cff0:	4b34      	ldr	r3, [pc, #208]	@ (800d0c4 <LmHandlerSend+0x190>)
 800cff2:	f993 2004 	ldrsb.w	r2, [r3, #4]
 800cff6:	4b32      	ldr	r3, [pc, #200]	@ (800d0c0 <LmHandlerSend+0x18c>)
 800cff8:	729a      	strb	r2, [r3, #10]

    status = LoRaMacMcpsRequest( &mcpsReq, allowDelayedTx );
 800cffa:	78ba      	ldrb	r2, [r7, #2]
 800cffc:	f107 0310 	add.w	r3, r7, #16
 800d000:	4611      	mov	r1, r2
 800d002:	4618      	mov	r0, r3
 800d004:	f006 f8dc 	bl	80131c0 <LoRaMacMcpsRequest>
 800d008:	4603      	mov	r3, r0
 800d00a:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
    DutyCycleWaitTime = mcpsReq.ReqReturn.DutyCycleWaitTime;
 800d00e:	6a3b      	ldr	r3, [r7, #32]
 800d010:	4a2d      	ldr	r2, [pc, #180]	@ (800d0c8 <LmHandlerSend+0x194>)
 800d012:	6013      	str	r3, [r2, #0]

    switch( status )
 800d014:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 800d018:	2b11      	cmp	r3, #17
 800d01a:	d843      	bhi.n	800d0a4 <LmHandlerSend+0x170>
 800d01c:	a201      	add	r2, pc, #4	@ (adr r2, 800d024 <LmHandlerSend+0xf0>)
 800d01e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800d022:	bf00      	nop
 800d024:	0800d06d 	.word	0x0800d06d
 800d028:	0800d085 	.word	0x0800d085
 800d02c:	0800d0a5 	.word	0x0800d0a5
 800d030:	0800d0a5 	.word	0x0800d0a5
 800d034:	0800d0a5 	.word	0x0800d0a5
 800d038:	0800d0a5 	.word	0x0800d0a5
 800d03c:	0800d0a5 	.word	0x0800d0a5
 800d040:	0800d08d 	.word	0x0800d08d
 800d044:	0800d0a5 	.word	0x0800d0a5
 800d048:	0800d0a5 	.word	0x0800d0a5
 800d04c:	0800d0a5 	.word	0x0800d0a5
 800d050:	0800d09d 	.word	0x0800d09d
 800d054:	0800d0a5 	.word	0x0800d0a5
 800d058:	0800d0a5 	.word	0x0800d0a5
 800d05c:	0800d085 	.word	0x0800d085
 800d060:	0800d085 	.word	0x0800d085
 800d064:	0800d085 	.word	0x0800d085
 800d068:	0800d095 	.word	0x0800d095
    {
        case LORAMAC_STATUS_OK:
#if (defined( LORAMAC_VERSION ) && (( LORAMAC_VERSION == 0x01000400 ) || ( LORAMAC_VERSION == 0x01010100 )))
            IsUplinkTxPending = false;
 800d06c:	4b17      	ldr	r3, [pc, #92]	@ (800d0cc <LmHandlerSend+0x198>)
 800d06e:	2200      	movs	r2, #0
 800d070:	701a      	strb	r2, [r3, #0]
#endif /* LORAMAC_VERSION */
            if( lmhStatus != LORAMAC_HANDLER_PAYLOAD_LENGTH_RESTRICTED )
 800d072:	f997 3027 	ldrsb.w	r3, [r7, #39]	@ 0x27
 800d076:	f113 0f07 	cmn.w	r3, #7
 800d07a:	d017      	beq.n	800d0ac <LmHandlerSend+0x178>
            {
                lmhStatus = LORAMAC_HANDLER_SUCCESS;
 800d07c:	2300      	movs	r3, #0
 800d07e:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
            }
            break;
 800d082:	e013      	b.n	800d0ac <LmHandlerSend+0x178>
        case LORAMAC_STATUS_BUSY:
        case LORAMAC_STATUS_BUSY_UPLINK_COLLISION:
        case LORAMAC_STATUS_BUSY_BEACON_RESERVED_TIME:
        case LORAMAC_STATUS_BUSY_PING_SLOT_WINDOW_TIME:
            lmhStatus = LORAMAC_HANDLER_BUSY_ERROR;
 800d084:	23fe      	movs	r3, #254	@ 0xfe
 800d086:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
            break;
 800d08a:	e010      	b.n	800d0ae <LmHandlerSend+0x17a>
        case LORAMAC_STATUS_NO_NETWORK_JOINED:
            lmhStatus = LORAMAC_HANDLER_NO_NETWORK_JOINED;
 800d08c:	23fd      	movs	r3, #253	@ 0xfd
 800d08e:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
            break;
 800d092:	e00c      	b.n	800d0ae <LmHandlerSend+0x17a>
        case LORAMAC_STATUS_CRYPTO_ERROR:
            lmhStatus = LORAMAC_HANDLER_CRYPTO_ERROR;
 800d094:	23fb      	movs	r3, #251	@ 0xfb
 800d096:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
            break;
 800d09a:	e008      	b.n	800d0ae <LmHandlerSend+0x17a>
        case LORAMAC_STATUS_DUTYCYCLE_RESTRICTED:
            lmhStatus = LORAMAC_HANDLER_DUTYCYCLE_RESTRICTED;
 800d09c:	23fa      	movs	r3, #250	@ 0xfa
 800d09e:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
            break;
 800d0a2:	e004      	b.n	800d0ae <LmHandlerSend+0x17a>
        case LORAMAC_STATUS_REGION_NOT_SUPPORTED:
        case LORAMAC_STATUS_NO_FREE_CHANNEL_FOUND:
        case LORAMAC_STATUS_NO_CHANNEL_FOUND:
        case LORAMAC_STATUS_LENGTH_ERROR:
        default:
            lmhStatus = LORAMAC_HANDLER_ERROR;
 800d0a4:	23ff      	movs	r3, #255	@ 0xff
 800d0a6:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
            break;
 800d0aa:	e000      	b.n	800d0ae <LmHandlerSend+0x17a>
            break;
 800d0ac:	bf00      	nop
    }

    return lmhStatus;
 800d0ae:	f997 3027 	ldrsb.w	r3, [r7, #39]	@ 0x27
}
 800d0b2:	4618      	mov	r0, r3
 800d0b4:	3728      	adds	r7, #40	@ 0x28
 800d0b6:	46bd      	mov	sp, r7
 800d0b8:	bd80      	pop	{r7, pc}
 800d0ba:	bf00      	nop
 800d0bc:	20000094 	.word	0x20000094
 800d0c0:	200000a0 	.word	0x200000a0
 800d0c4:	20000638 	.word	0x20000638
 800d0c8:	2000067c 	.word	0x2000067c
 800d0cc:	20000680 	.word	0x20000680

0800d0d0 <LmHandlerDeviceTimeReq>:

LmHandlerErrorStatus_t LmHandlerDeviceTimeReq( void )
{
 800d0d0:	b580      	push	{r7, lr}
 800d0d2:	b086      	sub	sp, #24
 800d0d4:	af00      	add	r7, sp, #0
    LoRaMacStatus_t status;
    MlmeReq_t mlmeReq;

    mlmeReq.Type = MLME_DEVICE_TIME;
 800d0d6:	2309      	movs	r3, #9
 800d0d8:	703b      	strb	r3, [r7, #0]

    status = LoRaMacMlmeRequest( &mlmeReq );
 800d0da:	463b      	mov	r3, r7
 800d0dc:	4618      	mov	r0, r3
 800d0de:	f005 fecb 	bl	8012e78 <LoRaMacMlmeRequest>
 800d0e2:	4603      	mov	r3, r0
 800d0e4:	75fb      	strb	r3, [r7, #23]
    DutyCycleWaitTime = mlmeReq.ReqReturn.DutyCycleWaitTime;
 800d0e6:	693b      	ldr	r3, [r7, #16]
 800d0e8:	4a06      	ldr	r2, [pc, #24]	@ (800d104 <LmHandlerDeviceTimeReq+0x34>)
 800d0ea:	6013      	str	r3, [r2, #0]

    if( status == LORAMAC_STATUS_OK )
 800d0ec:	7dfb      	ldrb	r3, [r7, #23]
 800d0ee:	2b00      	cmp	r3, #0
 800d0f0:	d101      	bne.n	800d0f6 <LmHandlerDeviceTimeReq+0x26>
    {
        return LORAMAC_HANDLER_SUCCESS;
 800d0f2:	2300      	movs	r3, #0
 800d0f4:	e001      	b.n	800d0fa <LmHandlerDeviceTimeReq+0x2a>
    }
    else
    {
        return LORAMAC_HANDLER_ERROR;
 800d0f6:	f04f 33ff 	mov.w	r3, #4294967295
    }
}
 800d0fa:	4618      	mov	r0, r3
 800d0fc:	3718      	adds	r7, #24
 800d0fe:	46bd      	mov	sp, r7
 800d100:	bd80      	pop	{r7, pc}
 800d102:	bf00      	nop
 800d104:	2000067c 	.word	0x2000067c

0800d108 <LmHandlerPingSlotReq>:
    }
}
#endif /* LORAMAC_CLASSB_ENABLED == 1 */

LmHandlerErrorStatus_t LmHandlerPingSlotReq( uint8_t periodicity )
{
 800d108:	b480      	push	{r7}
 800d10a:	b083      	sub	sp, #12
 800d10c:	af00      	add	r7, sp, #0
 800d10e:	4603      	mov	r3, r0
 800d110:	71fb      	strb	r3, [r7, #7]
        return LmHandlerSend( &appData, LmHandlerParams.IsTxConfirmed, false );
    }
    else
#endif /* LORAMAC_CLASSB_ENABLED == 1 */
    {
        return LORAMAC_HANDLER_ERROR;
 800d112:	f04f 33ff 	mov.w	r3, #4294967295
    }
}
 800d116:	4618      	mov	r0, r3
 800d118:	370c      	adds	r7, #12
 800d11a:	46bd      	mov	sp, r7
 800d11c:	bc80      	pop	{r7}
 800d11e:	4770      	bx	lr

0800d120 <LmHandlerRequestClass>:

LmHandlerErrorStatus_t LmHandlerRequestClass( DeviceClass_t newClass )
{
 800d120:	b580      	push	{r7, lr}
 800d122:	b08e      	sub	sp, #56	@ 0x38
 800d124:	af00      	add	r7, sp, #0
 800d126:	4603      	mov	r3, r0
 800d128:	71fb      	strb	r3, [r7, #7]
    MibRequestConfirm_t mibReq;
    DeviceClass_t currentClass;
    LmHandlerErrorStatus_t errorStatus = LORAMAC_HANDLER_SUCCESS;
 800d12a:	2300      	movs	r3, #0
 800d12c:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37

    if( LoRaMacIsBusy() == true )
 800d130:	f002 f9cc 	bl	800f4cc <LoRaMacIsBusy>
 800d134:	4603      	mov	r3, r0
 800d136:	2b00      	cmp	r3, #0
 800d138:	d002      	beq.n	800d140 <LmHandlerRequestClass+0x20>
    {
        return LORAMAC_HANDLER_BUSY_ERROR;
 800d13a:	f06f 0301 	mvn.w	r3, #1
 800d13e:	e071      	b.n	800d224 <LmHandlerRequestClass+0x104>
    }

    if( LmHandlerJoinStatus() != LORAMAC_HANDLER_SET )
 800d140:	f7ff fedc 	bl	800cefc <LmHandlerJoinStatus>
 800d144:	4603      	mov	r3, r0
 800d146:	2b01      	cmp	r3, #1
 800d148:	d002      	beq.n	800d150 <LmHandlerRequestClass+0x30>
    {
        return LORAMAC_HANDLER_NO_NETWORK_JOINED;
 800d14a:	f06f 0302 	mvn.w	r3, #2
 800d14e:	e069      	b.n	800d224 <LmHandlerRequestClass+0x104>
    }

    mibReq.Type = MIB_DEVICE_CLASS;
 800d150:	2300      	movs	r3, #0
 800d152:	733b      	strb	r3, [r7, #12]
    if( LoRaMacMibGetRequestConfirm( &mibReq ) != LORAMAC_STATUS_OK )
 800d154:	f107 030c 	add.w	r3, r7, #12
 800d158:	4618      	mov	r0, r3
 800d15a:	f005 f8b3 	bl	80122c4 <LoRaMacMibGetRequestConfirm>
 800d15e:	4603      	mov	r3, r0
 800d160:	2b00      	cmp	r3, #0
 800d162:	d002      	beq.n	800d16a <LmHandlerRequestClass+0x4a>
    {
        return LORAMAC_HANDLER_ERROR;
 800d164:	f04f 33ff 	mov.w	r3, #4294967295
 800d168:	e05c      	b.n	800d224 <LmHandlerRequestClass+0x104>
    }
    currentClass = mibReq.Param.Class;
 800d16a:	7c3b      	ldrb	r3, [r7, #16]
 800d16c:	f887 3036 	strb.w	r3, [r7, #54]	@ 0x36

    /* Attempt to switch only if class update */
    if( currentClass != newClass )
 800d170:	f897 2036 	ldrb.w	r2, [r7, #54]	@ 0x36
 800d174:	79fb      	ldrb	r3, [r7, #7]
 800d176:	429a      	cmp	r2, r3
 800d178:	d052      	beq.n	800d220 <LmHandlerRequestClass+0x100>
    {
        switch( newClass )
 800d17a:	79fb      	ldrb	r3, [r7, #7]
 800d17c:	2b02      	cmp	r3, #2
 800d17e:	d028      	beq.n	800d1d2 <LmHandlerRequestClass+0xb2>
 800d180:	2b02      	cmp	r3, #2
 800d182:	dc48      	bgt.n	800d216 <LmHandlerRequestClass+0xf6>
 800d184:	2b00      	cmp	r3, #0
 800d186:	d002      	beq.n	800d18e <LmHandlerRequestClass+0x6e>
 800d188:	2b01      	cmp	r3, #1
 800d18a:	d01e      	beq.n	800d1ca <LmHandlerRequestClass+0xaa>
                        }
                    }
                }
                break;
            default:
                break;
 800d18c:	e043      	b.n	800d216 <LmHandlerRequestClass+0xf6>
                    if( currentClass != CLASS_A )
 800d18e:	f897 3036 	ldrb.w	r3, [r7, #54]	@ 0x36
 800d192:	2b00      	cmp	r3, #0
 800d194:	d041      	beq.n	800d21a <LmHandlerRequestClass+0xfa>
                        mibReq.Param.Class = newClass;
 800d196:	79fb      	ldrb	r3, [r7, #7]
 800d198:	743b      	strb	r3, [r7, #16]
                        if( LoRaMacMibSetRequestConfirm( &mibReq ) == LORAMAC_STATUS_OK )
 800d19a:	f107 030c 	add.w	r3, r7, #12
 800d19e:	4618      	mov	r0, r3
 800d1a0:	f005 fa68 	bl	8012674 <LoRaMacMibSetRequestConfirm>
 800d1a4:	4603      	mov	r3, r0
 800d1a6:	2b00      	cmp	r3, #0
 800d1a8:	d10b      	bne.n	800d1c2 <LmHandlerRequestClass+0xa2>
                            if( LmHandlerCallbacks->OnClassChange != NULL )
 800d1aa:	4b20      	ldr	r3, [pc, #128]	@ (800d22c <LmHandlerRequestClass+0x10c>)
 800d1ac:	681b      	ldr	r3, [r3, #0]
 800d1ae:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800d1b0:	2b00      	cmp	r3, #0
 800d1b2:	d032      	beq.n	800d21a <LmHandlerRequestClass+0xfa>
                                LmHandlerCallbacks->OnClassChange( newClass );
 800d1b4:	4b1d      	ldr	r3, [pc, #116]	@ (800d22c <LmHandlerRequestClass+0x10c>)
 800d1b6:	681b      	ldr	r3, [r3, #0]
 800d1b8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800d1ba:	79fa      	ldrb	r2, [r7, #7]
 800d1bc:	4610      	mov	r0, r2
 800d1be:	4798      	blx	r3
                break;
 800d1c0:	e02b      	b.n	800d21a <LmHandlerRequestClass+0xfa>
                            errorStatus = LORAMAC_HANDLER_ERROR;
 800d1c2:	23ff      	movs	r3, #255	@ 0xff
 800d1c4:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
                break;
 800d1c8:	e027      	b.n	800d21a <LmHandlerRequestClass+0xfa>
                    errorStatus = LORAMAC_HANDLER_ERROR;
 800d1ca:	23ff      	movs	r3, #255	@ 0xff
 800d1cc:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
                break;
 800d1d0:	e026      	b.n	800d220 <LmHandlerRequestClass+0x100>
                    if( currentClass != CLASS_A )
 800d1d2:	f897 3036 	ldrb.w	r3, [r7, #54]	@ 0x36
 800d1d6:	2b00      	cmp	r3, #0
 800d1d8:	d003      	beq.n	800d1e2 <LmHandlerRequestClass+0xc2>
                        errorStatus = LORAMAC_HANDLER_ERROR;
 800d1da:	23ff      	movs	r3, #255	@ 0xff
 800d1dc:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
                break;
 800d1e0:	e01d      	b.n	800d21e <LmHandlerRequestClass+0xfe>
                        mibReq.Param.Class = newClass;
 800d1e2:	79fb      	ldrb	r3, [r7, #7]
 800d1e4:	743b      	strb	r3, [r7, #16]
                        if( LoRaMacMibSetRequestConfirm( &mibReq ) == LORAMAC_STATUS_OK )
 800d1e6:	f107 030c 	add.w	r3, r7, #12
 800d1ea:	4618      	mov	r0, r3
 800d1ec:	f005 fa42 	bl	8012674 <LoRaMacMibSetRequestConfirm>
 800d1f0:	4603      	mov	r3, r0
 800d1f2:	2b00      	cmp	r3, #0
 800d1f4:	d10b      	bne.n	800d20e <LmHandlerRequestClass+0xee>
                            if( LmHandlerCallbacks->OnClassChange != NULL )
 800d1f6:	4b0d      	ldr	r3, [pc, #52]	@ (800d22c <LmHandlerRequestClass+0x10c>)
 800d1f8:	681b      	ldr	r3, [r3, #0]
 800d1fa:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800d1fc:	2b00      	cmp	r3, #0
 800d1fe:	d00e      	beq.n	800d21e <LmHandlerRequestClass+0xfe>
                                LmHandlerCallbacks->OnClassChange( newClass );
 800d200:	4b0a      	ldr	r3, [pc, #40]	@ (800d22c <LmHandlerRequestClass+0x10c>)
 800d202:	681b      	ldr	r3, [r3, #0]
 800d204:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800d206:	79fa      	ldrb	r2, [r7, #7]
 800d208:	4610      	mov	r0, r2
 800d20a:	4798      	blx	r3
                break;
 800d20c:	e007      	b.n	800d21e <LmHandlerRequestClass+0xfe>
                            errorStatus = LORAMAC_HANDLER_ERROR;
 800d20e:	23ff      	movs	r3, #255	@ 0xff
 800d210:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
                break;
 800d214:	e003      	b.n	800d21e <LmHandlerRequestClass+0xfe>
                break;
 800d216:	bf00      	nop
 800d218:	e002      	b.n	800d220 <LmHandlerRequestClass+0x100>
                break;
 800d21a:	bf00      	nop
 800d21c:	e000      	b.n	800d220 <LmHandlerRequestClass+0x100>
                break;
 800d21e:	bf00      	nop
        }
    }
    return errorStatus;
 800d220:	f997 3037 	ldrsb.w	r3, [r7, #55]	@ 0x37
}
 800d224:	4618      	mov	r0, r3
 800d226:	3738      	adds	r7, #56	@ 0x38
 800d228:	46bd      	mov	sp, r7
 800d22a:	bd80      	pop	{r7, pc}
 800d22c:	20000650 	.word	0x20000650

0800d230 <LmHandlerGetCurrentClass>:

LmHandlerErrorStatus_t LmHandlerGetCurrentClass( DeviceClass_t *deviceClass )
{
 800d230:	b580      	push	{r7, lr}
 800d232:	b08c      	sub	sp, #48	@ 0x30
 800d234:	af00      	add	r7, sp, #0
 800d236:	6078      	str	r0, [r7, #4]
    MibRequestConfirm_t mibReq;
    if( deviceClass == NULL )
 800d238:	687b      	ldr	r3, [r7, #4]
 800d23a:	2b00      	cmp	r3, #0
 800d23c:	d102      	bne.n	800d244 <LmHandlerGetCurrentClass+0x14>
    {
        return LORAMAC_HANDLER_ERROR;
 800d23e:	f04f 33ff 	mov.w	r3, #4294967295
 800d242:	e010      	b.n	800d266 <LmHandlerGetCurrentClass+0x36>
    }

    mibReq.Type = MIB_DEVICE_CLASS;
 800d244:	2300      	movs	r3, #0
 800d246:	723b      	strb	r3, [r7, #8]
    if( LoRaMacMibGetRequestConfirm( &mibReq ) != LORAMAC_STATUS_OK )
 800d248:	f107 0308 	add.w	r3, r7, #8
 800d24c:	4618      	mov	r0, r3
 800d24e:	f005 f839 	bl	80122c4 <LoRaMacMibGetRequestConfirm>
 800d252:	4603      	mov	r3, r0
 800d254:	2b00      	cmp	r3, #0
 800d256:	d002      	beq.n	800d25e <LmHandlerGetCurrentClass+0x2e>
    {
        return LORAMAC_HANDLER_ERROR;
 800d258:	f04f 33ff 	mov.w	r3, #4294967295
 800d25c:	e003      	b.n	800d266 <LmHandlerGetCurrentClass+0x36>
    }

    *deviceClass = mibReq.Param.Class;
 800d25e:	7b3a      	ldrb	r2, [r7, #12]
 800d260:	687b      	ldr	r3, [r7, #4]
 800d262:	701a      	strb	r2, [r3, #0]
    return LORAMAC_HANDLER_SUCCESS;
 800d264:	2300      	movs	r3, #0
}
 800d266:	4618      	mov	r0, r3
 800d268:	3730      	adds	r7, #48	@ 0x30
 800d26a:	46bd      	mov	sp, r7
 800d26c:	bd80      	pop	{r7, pc}
	...

0800d270 <LmHandlerGetTxDatarate>:

LmHandlerErrorStatus_t LmHandlerGetTxDatarate( int8_t *txDatarate )
{
 800d270:	b580      	push	{r7, lr}
 800d272:	b08c      	sub	sp, #48	@ 0x30
 800d274:	af00      	add	r7, sp, #0
 800d276:	6078      	str	r0, [r7, #4]
    MibRequestConfirm_t mibGet;
    if( txDatarate == NULL )
 800d278:	687b      	ldr	r3, [r7, #4]
 800d27a:	2b00      	cmp	r3, #0
 800d27c:	d102      	bne.n	800d284 <LmHandlerGetTxDatarate+0x14>
    {
        return LORAMAC_HANDLER_ERROR;
 800d27e:	f04f 33ff 	mov.w	r3, #4294967295
 800d282:	e016      	b.n	800d2b2 <LmHandlerGetTxDatarate+0x42>
    }

    mibGet.Type = MIB_CHANNELS_DATARATE;
 800d284:	2320      	movs	r3, #32
 800d286:	723b      	strb	r3, [r7, #8]
    if( LoRaMacMibGetRequestConfirm( &mibGet ) != LORAMAC_STATUS_OK )
 800d288:	f107 0308 	add.w	r3, r7, #8
 800d28c:	4618      	mov	r0, r3
 800d28e:	f005 f819 	bl	80122c4 <LoRaMacMibGetRequestConfirm>
 800d292:	4603      	mov	r3, r0
 800d294:	2b00      	cmp	r3, #0
 800d296:	d002      	beq.n	800d29e <LmHandlerGetTxDatarate+0x2e>
    {
        return LORAMAC_HANDLER_ERROR;
 800d298:	f04f 33ff 	mov.w	r3, #4294967295
 800d29c:	e009      	b.n	800d2b2 <LmHandlerGetTxDatarate+0x42>
    }

    *txDatarate = mibGet.Param.ChannelsDatarate;
 800d29e:	f997 200c 	ldrsb.w	r2, [r7, #12]
 800d2a2:	687b      	ldr	r3, [r7, #4]
 800d2a4:	701a      	strb	r2, [r3, #0]
    LmHandlerParams.TxDatarate = *txDatarate;
 800d2a6:	687b      	ldr	r3, [r7, #4]
 800d2a8:	f993 2000 	ldrsb.w	r2, [r3]
 800d2ac:	4b03      	ldr	r3, [pc, #12]	@ (800d2bc <LmHandlerGetTxDatarate+0x4c>)
 800d2ae:	711a      	strb	r2, [r3, #4]
    return LORAMAC_HANDLER_SUCCESS;
 800d2b0:	2300      	movs	r3, #0
}
 800d2b2:	4618      	mov	r0, r3
 800d2b4:	3730      	adds	r7, #48	@ 0x30
 800d2b6:	46bd      	mov	sp, r7
 800d2b8:	bd80      	pop	{r7, pc}
 800d2ba:	bf00      	nop
 800d2bc:	20000638 	.word	0x20000638

0800d2c0 <LmHandlerSetSystemMaxRxError>:
    *region = LmHandlerParams.ActiveRegion;
    return LORAMAC_HANDLER_SUCCESS;
}

LmHandlerErrorStatus_t LmHandlerSetSystemMaxRxError( uint32_t maxErrorInMs )
{
 800d2c0:	b580      	push	{r7, lr}
 800d2c2:	b08c      	sub	sp, #48	@ 0x30
 800d2c4:	af00      	add	r7, sp, #0
 800d2c6:	6078      	str	r0, [r7, #4]
    MibRequestConfirm_t mibReq;

    mibReq.Type = MIB_SYSTEM_MAX_RX_ERROR;
 800d2c8:	2323      	movs	r3, #35	@ 0x23
 800d2ca:	723b      	strb	r3, [r7, #8]
    mibReq.Param.SystemMaxRxError = maxErrorInMs;
 800d2cc:	687b      	ldr	r3, [r7, #4]
 800d2ce:	60fb      	str	r3, [r7, #12]
    if( LoRaMacMibSetRequestConfirm( &mibReq ) != LORAMAC_STATUS_OK )
 800d2d0:	f107 0308 	add.w	r3, r7, #8
 800d2d4:	4618      	mov	r0, r3
 800d2d6:	f005 f9cd 	bl	8012674 <LoRaMacMibSetRequestConfirm>
 800d2da:	4603      	mov	r3, r0
 800d2dc:	2b00      	cmp	r3, #0
 800d2de:	d002      	beq.n	800d2e6 <LmHandlerSetSystemMaxRxError+0x26>
    {
        return LORAMAC_HANDLER_ERROR;
 800d2e0:	f04f 33ff 	mov.w	r3, #4294967295
 800d2e4:	e000      	b.n	800d2e8 <LmHandlerSetSystemMaxRxError+0x28>
    }
    return LORAMAC_HANDLER_SUCCESS;
 800d2e6:	2300      	movs	r3, #0
}
 800d2e8:	4618      	mov	r0, r3
 800d2ea:	3730      	adds	r7, #48	@ 0x30
 800d2ec:	46bd      	mov	sp, r7
 800d2ee:	bd80      	pop	{r7, pc}

0800d2f0 <McpsConfirm>:
 * LORAMAC NOTIFICATIONS HANDLING
 *=============================================================================
 */

static void McpsConfirm( McpsConfirm_t *mcpsConfirm )
{
 800d2f0:	b580      	push	{r7, lr}
 800d2f2:	b082      	sub	sp, #8
 800d2f4:	af00      	add	r7, sp, #0
 800d2f6:	6078      	str	r0, [r7, #4]
    TxParams.IsMcpsConfirm = 1;
 800d2f8:	4b18      	ldr	r3, [pc, #96]	@ (800d35c <McpsConfirm+0x6c>)
 800d2fa:	2201      	movs	r2, #1
 800d2fc:	701a      	strb	r2, [r3, #0]
    TxParams.Status = mcpsConfirm->Status;
 800d2fe:	687b      	ldr	r3, [r7, #4]
 800d300:	785a      	ldrb	r2, [r3, #1]
 800d302:	4b16      	ldr	r3, [pc, #88]	@ (800d35c <McpsConfirm+0x6c>)
 800d304:	705a      	strb	r2, [r3, #1]
    TxParams.Datarate = mcpsConfirm->Datarate;
 800d306:	687b      	ldr	r3, [r7, #4]
 800d308:	789b      	ldrb	r3, [r3, #2]
 800d30a:	b25a      	sxtb	r2, r3
 800d30c:	4b13      	ldr	r3, [pc, #76]	@ (800d35c <McpsConfirm+0x6c>)
 800d30e:	729a      	strb	r2, [r3, #10]
    TxParams.UplinkCounter = mcpsConfirm->UpLinkCounter;
 800d310:	687b      	ldr	r3, [r7, #4]
 800d312:	68db      	ldr	r3, [r3, #12]
 800d314:	4a11      	ldr	r2, [pc, #68]	@ (800d35c <McpsConfirm+0x6c>)
 800d316:	60d3      	str	r3, [r2, #12]
    TxParams.TxPower = mcpsConfirm->TxPower;
 800d318:	687b      	ldr	r3, [r7, #4]
 800d31a:	f993 2003 	ldrsb.w	r2, [r3, #3]
 800d31e:	4b0f      	ldr	r3, [pc, #60]	@ (800d35c <McpsConfirm+0x6c>)
 800d320:	761a      	strb	r2, [r3, #24]
    TxParams.Channel = mcpsConfirm->Channel;
 800d322:	687b      	ldr	r3, [r7, #4]
 800d324:	691b      	ldr	r3, [r3, #16]
 800d326:	b2da      	uxtb	r2, r3
 800d328:	4b0c      	ldr	r3, [pc, #48]	@ (800d35c <McpsConfirm+0x6c>)
 800d32a:	765a      	strb	r2, [r3, #25]
    TxParams.AckReceived = mcpsConfirm->AckReceived;
 800d32c:	687b      	ldr	r3, [r7, #4]
 800d32e:	791b      	ldrb	r3, [r3, #4]
 800d330:	461a      	mov	r2, r3
 800d332:	4b0a      	ldr	r3, [pc, #40]	@ (800d35c <McpsConfirm+0x6c>)
 800d334:	725a      	strb	r2, [r3, #9]

    if( LmHandlerCallbacks->OnTxData != NULL )
 800d336:	4b0a      	ldr	r3, [pc, #40]	@ (800d360 <McpsConfirm+0x70>)
 800d338:	681b      	ldr	r3, [r3, #0]
 800d33a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800d33c:	2b00      	cmp	r3, #0
 800d33e:	d004      	beq.n	800d34a <McpsConfirm+0x5a>
    {
        LmHandlerCallbacks->OnTxData( &TxParams );
 800d340:	4b07      	ldr	r3, [pc, #28]	@ (800d360 <McpsConfirm+0x70>)
 800d342:	681b      	ldr	r3, [r3, #0]
 800d344:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800d346:	4805      	ldr	r0, [pc, #20]	@ (800d35c <McpsConfirm+0x6c>)
 800d348:	4798      	blx	r3
    }

    LmHandlerPackagesNotify( PACKAGE_MCPS_CONFIRM, mcpsConfirm );
 800d34a:	6879      	ldr	r1, [r7, #4]
 800d34c:	2000      	movs	r0, #0
 800d34e:	f000 f9e9 	bl	800d724 <LmHandlerPackagesNotify>
}
 800d352:	bf00      	nop
 800d354:	3708      	adds	r7, #8
 800d356:	46bd      	mov	sp, r7
 800d358:	bd80      	pop	{r7, pc}
 800d35a:	bf00      	nop
 800d35c:	200000a0 	.word	0x200000a0
 800d360:	20000650 	.word	0x20000650

0800d364 <McpsIndication>:

static void McpsIndication( McpsIndication_t *mcpsIndication, LoRaMacRxStatus_t *rxStatus )
{
 800d364:	b580      	push	{r7, lr}
 800d366:	b086      	sub	sp, #24
 800d368:	af00      	add	r7, sp, #0
 800d36a:	6078      	str	r0, [r7, #4]
 800d36c:	6039      	str	r1, [r7, #0]
    LmHandlerAppData_t appData;
    DeviceClass_t deviceClass = CLASS_A;
 800d36e:	2300      	movs	r3, #0
 800d370:	73fb      	strb	r3, [r7, #15]
    RxParams.IsMcpsIndication = 1;
 800d372:	4b2d      	ldr	r3, [pc, #180]	@ (800d428 <McpsIndication+0xc4>)
 800d374:	2201      	movs	r2, #1
 800d376:	701a      	strb	r2, [r3, #0]
    RxParams.Status = mcpsIndication->Status;
 800d378:	687b      	ldr	r3, [r7, #4]
 800d37a:	785a      	ldrb	r2, [r3, #1]
 800d37c:	4b2a      	ldr	r3, [pc, #168]	@ (800d428 <McpsIndication+0xc4>)
 800d37e:	705a      	strb	r2, [r3, #1]

    if( RxParams.Status != LORAMAC_EVENT_INFO_STATUS_OK )
 800d380:	4b29      	ldr	r3, [pc, #164]	@ (800d428 <McpsIndication+0xc4>)
 800d382:	785b      	ldrb	r3, [r3, #1]
 800d384:	2b00      	cmp	r3, #0
 800d386:	d14b      	bne.n	800d420 <McpsIndication+0xbc>
    {
        return;
    }

    RxParams.Datarate = mcpsIndication->RxDatarate;
 800d388:	687b      	ldr	r3, [r7, #4]
 800d38a:	791b      	ldrb	r3, [r3, #4]
 800d38c:	b25a      	sxtb	r2, r3
 800d38e:	4b26      	ldr	r3, [pc, #152]	@ (800d428 <McpsIndication+0xc4>)
 800d390:	721a      	strb	r2, [r3, #8]
    RxParams.Rssi = rxStatus->Rssi;
 800d392:	683b      	ldr	r3, [r7, #0]
 800d394:	f9b3 3000 	ldrsh.w	r3, [r3]
 800d398:	b25a      	sxtb	r2, r3
 800d39a:	4b23      	ldr	r3, [pc, #140]	@ (800d428 <McpsIndication+0xc4>)
 800d39c:	725a      	strb	r2, [r3, #9]
    RxParams.Snr = rxStatus->Snr;
 800d39e:	683b      	ldr	r3, [r7, #0]
 800d3a0:	f993 2002 	ldrsb.w	r2, [r3, #2]
 800d3a4:	4b20      	ldr	r3, [pc, #128]	@ (800d428 <McpsIndication+0xc4>)
 800d3a6:	729a      	strb	r2, [r3, #10]
    RxParams.RxSlot = rxStatus->RxSlot;
 800d3a8:	683b      	ldr	r3, [r7, #0]
 800d3aa:	78da      	ldrb	r2, [r3, #3]
 800d3ac:	4b1e      	ldr	r3, [pc, #120]	@ (800d428 <McpsIndication+0xc4>)
 800d3ae:	741a      	strb	r2, [r3, #16]
    RxParams.DownlinkCounter = mcpsIndication->DownLinkCounter;
 800d3b0:	687b      	ldr	r3, [r7, #4]
 800d3b2:	691b      	ldr	r3, [r3, #16]
 800d3b4:	4a1c      	ldr	r2, [pc, #112]	@ (800d428 <McpsIndication+0xc4>)
 800d3b6:	60d3      	str	r3, [r2, #12]

    appData.Port = mcpsIndication->Port;
 800d3b8:	687b      	ldr	r3, [r7, #4]
 800d3ba:	78db      	ldrb	r3, [r3, #3]
 800d3bc:	743b      	strb	r3, [r7, #16]
    appData.BufferSize = mcpsIndication->BufferSize;
 800d3be:	687b      	ldr	r3, [r7, #4]
 800d3c0:	7b1b      	ldrb	r3, [r3, #12]
 800d3c2:	747b      	strb	r3, [r7, #17]
    appData.Buffer = mcpsIndication->Buffer;
 800d3c4:	687b      	ldr	r3, [r7, #4]
 800d3c6:	689b      	ldr	r3, [r3, #8]
 800d3c8:	617b      	str	r3, [r7, #20]

    if( LmHandlerCallbacks->OnRxData != NULL )
 800d3ca:	4b18      	ldr	r3, [pc, #96]	@ (800d42c <McpsIndication+0xc8>)
 800d3cc:	681b      	ldr	r3, [r3, #0]
 800d3ce:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800d3d0:	2b00      	cmp	r3, #0
 800d3d2:	d007      	beq.n	800d3e4 <McpsIndication+0x80>
    {
        LmHandlerCallbacks->OnRxData( &appData, &RxParams );
 800d3d4:	4b15      	ldr	r3, [pc, #84]	@ (800d42c <McpsIndication+0xc8>)
 800d3d6:	681b      	ldr	r3, [r3, #0]
 800d3d8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800d3da:	f107 0210 	add.w	r2, r7, #16
 800d3de:	4912      	ldr	r1, [pc, #72]	@ (800d428 <McpsIndication+0xc4>)
 800d3e0:	4610      	mov	r0, r2
 800d3e2:	4798      	blx	r3
    }

    if( ( LmHandlerCallbacks->OnSysTimeUpdate != NULL ) && ( mcpsIndication->DeviceTimeAnsReceived == true ) )
 800d3e4:	4b11      	ldr	r3, [pc, #68]	@ (800d42c <McpsIndication+0xc8>)
 800d3e6:	681b      	ldr	r3, [r3, #0]
 800d3e8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800d3ea:	2b00      	cmp	r3, #0
 800d3ec:	d007      	beq.n	800d3fe <McpsIndication+0x9a>
 800d3ee:	687b      	ldr	r3, [r7, #4]
 800d3f0:	7e1b      	ldrb	r3, [r3, #24]
 800d3f2:	2b00      	cmp	r3, #0
 800d3f4:	d003      	beq.n	800d3fe <McpsIndication+0x9a>
    {
        LmHandlerCallbacks->OnSysTimeUpdate( );
 800d3f6:	4b0d      	ldr	r3, [pc, #52]	@ (800d42c <McpsIndication+0xc8>)
 800d3f8:	681b      	ldr	r3, [r3, #0]
 800d3fa:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800d3fc:	4798      	blx	r3
    }
    /* Call packages RxProcess function */
    LmHandlerPackagesNotify( PACKAGE_MCPS_INDICATION, mcpsIndication );
 800d3fe:	6879      	ldr	r1, [r7, #4]
 800d400:	2001      	movs	r0, #1
 800d402:	f000 f98f 	bl	800d724 <LmHandlerPackagesNotify>

    LmHandlerGetCurrentClass( &deviceClass );
 800d406:	f107 030f 	add.w	r3, r7, #15
 800d40a:	4618      	mov	r0, r3
 800d40c:	f7ff ff10 	bl	800d230 <LmHandlerGetCurrentClass>
            .Port = 0
        };
        LmHandlerSend( &appData, LORAMAC_HANDLER_UNCONFIRMED_MSG, true );
    }
#elif (defined( LORAMAC_VERSION ) && (( LORAMAC_VERSION == 0x01000400 ) || ( LORAMAC_VERSION == 0x01010100 )))
    if( mcpsIndication->IsUplinkTxPending != 0 )
 800d410:	687b      	ldr	r3, [r7, #4]
 800d412:	795b      	ldrb	r3, [r3, #5]
 800d414:	2b00      	cmp	r3, #0
 800d416:	d004      	beq.n	800d422 <McpsIndication+0xbe>
    {
        /* The server signals that it has pending data to be sent. */
        /* We schedule an uplink as soon as possible to flush the server. */
        IsUplinkTxPending = true;
 800d418:	4b05      	ldr	r3, [pc, #20]	@ (800d430 <McpsIndication+0xcc>)
 800d41a:	2201      	movs	r2, #1
 800d41c:	701a      	strb	r2, [r3, #0]
 800d41e:	e000      	b.n	800d422 <McpsIndication+0xbe>
        return;
 800d420:	bf00      	nop
    }
#endif /* LORAMAC_VERSION */
}
 800d422:	3718      	adds	r7, #24
 800d424:	46bd      	mov	sp, r7
 800d426:	bd80      	pop	{r7, pc}
 800d428:	200000bc 	.word	0x200000bc
 800d42c:	20000650 	.word	0x20000650
 800d430:	20000680 	.word	0x20000680

0800d434 <MlmeConfirm>:

static void MlmeConfirm( MlmeConfirm_t *mlmeConfirm )
{
 800d434:	b580      	push	{r7, lr}
 800d436:	b08c      	sub	sp, #48	@ 0x30
 800d438:	af00      	add	r7, sp, #0
 800d43a:	6078      	str	r0, [r7, #4]
    TxParams.IsMcpsConfirm = 0;
 800d43c:	4b49      	ldr	r3, [pc, #292]	@ (800d564 <MlmeConfirm+0x130>)
 800d43e:	2200      	movs	r2, #0
 800d440:	701a      	strb	r2, [r3, #0]
    TxParams.Status = mlmeConfirm->Status;
 800d442:	687b      	ldr	r3, [r7, #4]
 800d444:	785a      	ldrb	r2, [r3, #1]
 800d446:	4b47      	ldr	r3, [pc, #284]	@ (800d564 <MlmeConfirm+0x130>)
 800d448:	705a      	strb	r2, [r3, #1]
    if( LmHandlerCallbacks->OnTxData != NULL )
 800d44a:	4b47      	ldr	r3, [pc, #284]	@ (800d568 <MlmeConfirm+0x134>)
 800d44c:	681b      	ldr	r3, [r3, #0]
 800d44e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800d450:	2b00      	cmp	r3, #0
 800d452:	d004      	beq.n	800d45e <MlmeConfirm+0x2a>
    {
        LmHandlerCallbacks->OnTxData( &TxParams );
 800d454:	4b44      	ldr	r3, [pc, #272]	@ (800d568 <MlmeConfirm+0x134>)
 800d456:	681b      	ldr	r3, [r3, #0]
 800d458:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800d45a:	4842      	ldr	r0, [pc, #264]	@ (800d564 <MlmeConfirm+0x130>)
 800d45c:	4798      	blx	r3
    }

    LmHandlerPackagesNotify( PACKAGE_MLME_CONFIRM, mlmeConfirm );
 800d45e:	6879      	ldr	r1, [r7, #4]
 800d460:	2002      	movs	r0, #2
 800d462:	f000 f95f 	bl	800d724 <LmHandlerPackagesNotify>

    switch( mlmeConfirm->MlmeRequest )
 800d466:	687b      	ldr	r3, [r7, #4]
 800d468:	781b      	ldrb	r3, [r3, #0]
 800d46a:	3b01      	subs	r3, #1
 800d46c:	2b0b      	cmp	r3, #11
 800d46e:	d872      	bhi.n	800d556 <MlmeConfirm+0x122>
 800d470:	a201      	add	r2, pc, #4	@ (adr r2, 800d478 <MlmeConfirm+0x44>)
 800d472:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800d476:	bf00      	nop
 800d478:	0800d4a9 	.word	0x0800d4a9
 800d47c:	0800d557 	.word	0x0800d557
 800d480:	0800d557 	.word	0x0800d557
 800d484:	0800d557 	.word	0x0800d557
 800d488:	0800d525 	.word	0x0800d525
 800d48c:	0800d557 	.word	0x0800d557
 800d490:	0800d557 	.word	0x0800d557
 800d494:	0800d557 	.word	0x0800d557
 800d498:	0800d557 	.word	0x0800d557
 800d49c:	0800d557 	.word	0x0800d557
 800d4a0:	0800d53d 	.word	0x0800d53d
 800d4a4:	0800d557 	.word	0x0800d557
    {
        case MLME_JOIN:
            {
                MibRequestConfirm_t mibReq;
                mibReq.Type = MIB_DEV_ADDR;
 800d4a8:	2306      	movs	r3, #6
 800d4aa:	723b      	strb	r3, [r7, #8]
                LoRaMacMibGetRequestConfirm( &mibReq );
 800d4ac:	f107 0308 	add.w	r3, r7, #8
 800d4b0:	4618      	mov	r0, r3
 800d4b2:	f004 ff07 	bl	80122c4 <LoRaMacMibGetRequestConfirm>
                if( SecureElementSetDevAddr( JoinParams.Mode, mibReq.Param.DevAddr ) == SECURE_ELEMENT_SUCCESS )
 800d4b6:	4b2d      	ldr	r3, [pc, #180]	@ (800d56c <MlmeConfirm+0x138>)
 800d4b8:	79db      	ldrb	r3, [r3, #7]
 800d4ba:	68fa      	ldr	r2, [r7, #12]
 800d4bc:	4611      	mov	r1, r2
 800d4be:	4618      	mov	r0, r3
 800d4c0:	f7ff fa6c 	bl	800c99c <SecureElementSetDevAddr>
 800d4c4:	4603      	mov	r3, r0
 800d4c6:	2b00      	cmp	r3, #0
 800d4c8:	d102      	bne.n	800d4d0 <MlmeConfirm+0x9c>
                {
                    CommissioningParams.DevAddr = mibReq.Param.DevAddr;
 800d4ca:	68fb      	ldr	r3, [r7, #12]
 800d4cc:	4a28      	ldr	r2, [pc, #160]	@ (800d570 <MlmeConfirm+0x13c>)
 800d4ce:	6153      	str	r3, [r2, #20]
                }
                LmHandlerGetTxDatarate( &JoinParams.Datarate );
 800d4d0:	4828      	ldr	r0, [pc, #160]	@ (800d574 <MlmeConfirm+0x140>)
 800d4d2:	f7ff fecd 	bl	800d270 <LmHandlerGetTxDatarate>
                LmHandlerGetTxPower( &JoinParams.TxPower );
 800d4d6:	4828      	ldr	r0, [pc, #160]	@ (800d578 <MlmeConfirm+0x144>)
 800d4d8:	f000 fa74 	bl	800d9c4 <LmHandlerGetTxPower>

                if( TxParams.Status == LORAMAC_EVENT_INFO_STATUS_OK )
 800d4dc:	4b21      	ldr	r3, [pc, #132]	@ (800d564 <MlmeConfirm+0x130>)
 800d4de:	785b      	ldrb	r3, [r3, #1]
 800d4e0:	2b00      	cmp	r3, #0
 800d4e2:	d108      	bne.n	800d4f6 <MlmeConfirm+0xc2>
                {
                    /* Status is OK, node has joined the network */
                    JoinParams.Status = LORAMAC_HANDLER_SUCCESS;
 800d4e4:	4b21      	ldr	r3, [pc, #132]	@ (800d56c <MlmeConfirm+0x138>)
 800d4e6:	2200      	movs	r2, #0
 800d4e8:	719a      	strb	r2, [r3, #6]
                    LmHandlerRequestClass( LmHandlerParams.DefaultClass );
 800d4ea:	4b24      	ldr	r3, [pc, #144]	@ (800d57c <MlmeConfirm+0x148>)
 800d4ec:	785b      	ldrb	r3, [r3, #1]
 800d4ee:	4618      	mov	r0, r3
 800d4f0:	f7ff fe16 	bl	800d120 <LmHandlerRequestClass>
 800d4f4:	e002      	b.n	800d4fc <MlmeConfirm+0xc8>
                }
                else
                {
                    /* Join was not successful. Try to join again */
                    JoinParams.Status = LORAMAC_HANDLER_ERROR;
 800d4f6:	4b1d      	ldr	r3, [pc, #116]	@ (800d56c <MlmeConfirm+0x138>)
 800d4f8:	22ff      	movs	r2, #255	@ 0xff
 800d4fa:	719a      	strb	r2, [r3, #6]
                }
                /* Notify upper layer */
                if( LmHandlerCallbacks->OnJoinRequest != NULL )
 800d4fc:	4b1a      	ldr	r3, [pc, #104]	@ (800d568 <MlmeConfirm+0x134>)
 800d4fe:	681b      	ldr	r3, [r3, #0]
 800d500:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800d502:	2b00      	cmp	r3, #0
 800d504:	d004      	beq.n	800d510 <MlmeConfirm+0xdc>
                {
                    LmHandlerCallbacks->OnJoinRequest( &JoinParams );
 800d506:	4b18      	ldr	r3, [pc, #96]	@ (800d568 <MlmeConfirm+0x134>)
 800d508:	681b      	ldr	r3, [r3, #0]
 800d50a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800d50c:	4817      	ldr	r0, [pc, #92]	@ (800d56c <MlmeConfirm+0x138>)
 800d50e:	4798      	blx	r3
                }
                if( TxParams.Status == LORAMAC_EVENT_INFO_STATUS_OK )
 800d510:	4b14      	ldr	r3, [pc, #80]	@ (800d564 <MlmeConfirm+0x130>)
 800d512:	785b      	ldrb	r3, [r3, #1]
 800d514:	2b00      	cmp	r3, #0
 800d516:	d120      	bne.n	800d55a <MlmeConfirm+0x126>
                {
                    SecureElementPrintSessionKeys( JoinParams.Mode );
 800d518:	4b14      	ldr	r3, [pc, #80]	@ (800d56c <MlmeConfirm+0x138>)
 800d51a:	79db      	ldrb	r3, [r3, #7]
 800d51c:	4618      	mov	r0, r3
 800d51e:	f7fe ffe7 	bl	800c4f0 <SecureElementPrintSessionKeys>
                }
            }
            break;
 800d522:	e01a      	b.n	800d55a <MlmeConfirm+0x126>
        case MLME_LINK_CHECK:
            {
                RxParams.LinkCheck = true;
 800d524:	4b16      	ldr	r3, [pc, #88]	@ (800d580 <MlmeConfirm+0x14c>)
 800d526:	2201      	movs	r2, #1
 800d528:	745a      	strb	r2, [r3, #17]
                RxParams.DemodMargin = mlmeConfirm->DemodMargin;
 800d52a:	687b      	ldr	r3, [r7, #4]
 800d52c:	7a1a      	ldrb	r2, [r3, #8]
 800d52e:	4b14      	ldr	r3, [pc, #80]	@ (800d580 <MlmeConfirm+0x14c>)
 800d530:	749a      	strb	r2, [r3, #18]
                RxParams.NbGateways = mlmeConfirm->NbGateways;
 800d532:	687b      	ldr	r3, [r7, #4]
 800d534:	7a5a      	ldrb	r2, [r3, #9]
 800d536:	4b12      	ldr	r3, [pc, #72]	@ (800d580 <MlmeConfirm+0x14c>)
 800d538:	74da      	strb	r2, [r3, #19]
            }
            break;
 800d53a:	e00f      	b.n	800d55c <MlmeConfirm+0x128>
#endif /* LORAMAC_CLASSB_ENABLED == 1 */
            }
            break;
        case MLME_BEACON_ACQUISITION:
            {
                if( mlmeConfirm->Status == LORAMAC_EVENT_INFO_STATUS_OK )
 800d53c:	687b      	ldr	r3, [r7, #4]
 800d53e:	785b      	ldrb	r3, [r3, #1]
 800d540:	2b00      	cmp	r3, #0
 800d542:	d105      	bne.n	800d550 <MlmeConfirm+0x11c>
                {
                    /* Beacon has been acquired */
                    /* Request server for ping slot */
                    LmHandlerPingSlotReq( LmHandlerParams.PingSlotPeriodicity );
 800d544:	4b0d      	ldr	r3, [pc, #52]	@ (800d57c <MlmeConfirm+0x148>)
 800d546:	7c1b      	ldrb	r3, [r3, #16]
 800d548:	4618      	mov	r0, r3
 800d54a:	f7ff fddd 	bl	800d108 <LmHandlerPingSlotReq>
                    /* Beacon not acquired */
                    /* Request Device Time again. */
                    LmHandlerDeviceTimeReq( );
                }
            }
            break;
 800d54e:	e005      	b.n	800d55c <MlmeConfirm+0x128>
                    LmHandlerDeviceTimeReq( );
 800d550:	f7ff fdbe 	bl	800d0d0 <LmHandlerDeviceTimeReq>
            break;
 800d554:	e002      	b.n	800d55c <MlmeConfirm+0x128>
                }
#endif /* LORAMAC_CLASSB_ENABLED == 1 */
            }
            break;
        default:
            break;
 800d556:	bf00      	nop
 800d558:	e000      	b.n	800d55c <MlmeConfirm+0x128>
            break;
 800d55a:	bf00      	nop
    }
}
 800d55c:	bf00      	nop
 800d55e:	3730      	adds	r7, #48	@ 0x30
 800d560:	46bd      	mov	sp, r7
 800d562:	bd80      	pop	{r7, pc}
 800d564:	200000a0 	.word	0x200000a0
 800d568:	20000650 	.word	0x20000650
 800d56c:	20000094 	.word	0x20000094
 800d570:	200005fc 	.word	0x200005fc
 800d574:	20000098 	.word	0x20000098
 800d578:	20000099 	.word	0x20000099
 800d57c:	20000638 	.word	0x20000638
 800d580:	200000bc 	.word	0x200000bc

0800d584 <MlmeIndication>:

static void MlmeIndication( MlmeIndication_t *mlmeIndication, LoRaMacRxStatus_t *rxStatus )
{
 800d584:	b580      	push	{r7, lr}
 800d586:	b082      	sub	sp, #8
 800d588:	af00      	add	r7, sp, #0
 800d58a:	6078      	str	r0, [r7, #4]
 800d58c:	6039      	str	r1, [r7, #0]
    RxParams.IsMcpsIndication = 0;
 800d58e:	4b20      	ldr	r3, [pc, #128]	@ (800d610 <MlmeIndication+0x8c>)
 800d590:	2200      	movs	r2, #0
 800d592:	701a      	strb	r2, [r3, #0]
    RxParams.Status = mlmeIndication->Status;
 800d594:	687b      	ldr	r3, [r7, #4]
 800d596:	785a      	ldrb	r2, [r3, #1]
 800d598:	4b1d      	ldr	r3, [pc, #116]	@ (800d610 <MlmeIndication+0x8c>)
 800d59a:	705a      	strb	r2, [r3, #1]
    RxParams.Datarate = mlmeIndication->RxDatarate;
 800d59c:	687b      	ldr	r3, [r7, #4]
 800d59e:	789b      	ldrb	r3, [r3, #2]
 800d5a0:	b25a      	sxtb	r2, r3
 800d5a2:	4b1b      	ldr	r3, [pc, #108]	@ (800d610 <MlmeIndication+0x8c>)
 800d5a4:	721a      	strb	r2, [r3, #8]
    RxParams.Rssi = rxStatus->Rssi;
 800d5a6:	683b      	ldr	r3, [r7, #0]
 800d5a8:	f9b3 3000 	ldrsh.w	r3, [r3]
 800d5ac:	b25a      	sxtb	r2, r3
 800d5ae:	4b18      	ldr	r3, [pc, #96]	@ (800d610 <MlmeIndication+0x8c>)
 800d5b0:	725a      	strb	r2, [r3, #9]
    RxParams.Snr = rxStatus->Snr;
 800d5b2:	683b      	ldr	r3, [r7, #0]
 800d5b4:	f993 2002 	ldrsb.w	r2, [r3, #2]
 800d5b8:	4b15      	ldr	r3, [pc, #84]	@ (800d610 <MlmeIndication+0x8c>)
 800d5ba:	729a      	strb	r2, [r3, #10]
    RxParams.RxSlot = rxStatus->RxSlot;
 800d5bc:	683b      	ldr	r3, [r7, #0]
 800d5be:	78da      	ldrb	r2, [r3, #3]
 800d5c0:	4b13      	ldr	r3, [pc, #76]	@ (800d610 <MlmeIndication+0x8c>)
 800d5c2:	741a      	strb	r2, [r3, #16]
    RxParams.DownlinkCounter = mlmeIndication->DownLinkCounter;
 800d5c4:	687b      	ldr	r3, [r7, #4]
 800d5c6:	685b      	ldr	r3, [r3, #4]
 800d5c8:	4a11      	ldr	r2, [pc, #68]	@ (800d610 <MlmeIndication+0x8c>)
 800d5ca:	60d3      	str	r3, [r2, #12]
    if( ( LmHandlerCallbacks->OnRxData != NULL ) && ( mlmeIndication->MlmeIndication != MLME_BEACON ) && ( mlmeIndication->MlmeIndication != MLME_BEACON_LOST ) )
 800d5cc:	4b11      	ldr	r3, [pc, #68]	@ (800d614 <MlmeIndication+0x90>)
 800d5ce:	681b      	ldr	r3, [r3, #0]
 800d5d0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800d5d2:	2b00      	cmp	r3, #0
 800d5d4:	d00d      	beq.n	800d5f2 <MlmeIndication+0x6e>
 800d5d6:	687b      	ldr	r3, [r7, #4]
 800d5d8:	781b      	ldrb	r3, [r3, #0]
 800d5da:	2b0a      	cmp	r3, #10
 800d5dc:	d009      	beq.n	800d5f2 <MlmeIndication+0x6e>
 800d5de:	687b      	ldr	r3, [r7, #4]
 800d5e0:	781b      	ldrb	r3, [r3, #0]
 800d5e2:	2b0e      	cmp	r3, #14
 800d5e4:	d005      	beq.n	800d5f2 <MlmeIndication+0x6e>
    {
        LmHandlerCallbacks->OnRxData( NULL, &RxParams );
 800d5e6:	4b0b      	ldr	r3, [pc, #44]	@ (800d614 <MlmeIndication+0x90>)
 800d5e8:	681b      	ldr	r3, [r3, #0]
 800d5ea:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800d5ec:	4908      	ldr	r1, [pc, #32]	@ (800d610 <MlmeIndication+0x8c>)
 800d5ee:	2000      	movs	r0, #0
 800d5f0:	4798      	blx	r3
    }

    /* Call packages RxProcess function */
    LmHandlerPackagesNotify( PACKAGE_MLME_INDICATION, mlmeIndication );
 800d5f2:	6879      	ldr	r1, [r7, #4]
 800d5f4:	2003      	movs	r0, #3
 800d5f6:	f000 f895 	bl	800d724 <LmHandlerPackagesNotify>

    switch( mlmeIndication->MlmeIndication )
 800d5fa:	687b      	ldr	r3, [r7, #4]
 800d5fc:	781b      	ldrb	r3, [r3, #0]
 800d5fe:	2b0a      	cmp	r3, #10
 800d600:	d001      	beq.n	800d606 <MlmeIndication+0x82>
 800d602:	2b0e      	cmp	r3, #14
                }
#endif /* LORAMAC_CLASSB_ENABLED == 1 */
            }
            break;
        default:
            break;
 800d604:	e000      	b.n	800d608 <MlmeIndication+0x84>
            break;
 800d606:	bf00      	nop
    }
}
 800d608:	bf00      	nop
 800d60a:	3708      	adds	r7, #8
 800d60c:	46bd      	mov	sp, r7
 800d60e:	bd80      	pop	{r7, pc}
 800d610:	200000bc 	.word	0x200000bc
 800d614:	20000650 	.word	0x20000650

0800d618 <LmHandlerPackageRegister>:
 * PACKAGES HANDLING
 *=============================================================================
 */

LmHandlerErrorStatus_t LmHandlerPackageRegister( uint8_t id, void *params )
{
 800d618:	b580      	push	{r7, lr}
 800d61a:	b084      	sub	sp, #16
 800d61c:	af00      	add	r7, sp, #0
 800d61e:	4603      	mov	r3, r0
 800d620:	6039      	str	r1, [r7, #0]
 800d622:	71fb      	strb	r3, [r7, #7]
    LmhPackage_t *package = NULL;
 800d624:	2300      	movs	r3, #0
 800d626:	60fb      	str	r3, [r7, #12]
    switch( id )
 800d628:	79fb      	ldrb	r3, [r7, #7]
 800d62a:	2b00      	cmp	r3, #0
 800d62c:	d104      	bne.n	800d638 <LmHandlerPackageRegister+0x20>
    {
        case PACKAGE_ID_COMPLIANCE:
            {
                package = LmhpCompliancePackageFactory( );
 800d62e:	f000 fa8b 	bl	800db48 <LmhpCompliancePackageFactory>
 800d632:	4603      	mov	r3, r0
 800d634:	60fb      	str	r3, [r7, #12]
                break;
 800d636:	e00d      	b.n	800d654 <LmHandlerPackageRegister+0x3c>
            }
        default:
            {
                if( LORAMAC_HANDLER_SUCCESS != LmhpPackagesRegister( id, &package ) )
 800d638:	f107 020c 	add.w	r2, r7, #12
 800d63c:	79fb      	ldrb	r3, [r7, #7]
 800d63e:	4611      	mov	r1, r2
 800d640:	4618      	mov	r0, r3
 800d642:	f000 ff73 	bl	800e52c <LmhpPackagesRegister>
 800d646:	4603      	mov	r3, r0
 800d648:	2b00      	cmp	r3, #0
 800d64a:	d002      	beq.n	800d652 <LmHandlerPackageRegister+0x3a>
                {
                    return LORAMAC_HANDLER_ERROR;
 800d64c:	f04f 33ff 	mov.w	r3, #4294967295
 800d650:	e03b      	b.n	800d6ca <LmHandlerPackageRegister+0xb2>
                }
                break;
 800d652:	bf00      	nop
            }
    }
    if( package != NULL )
 800d654:	68fb      	ldr	r3, [r7, #12]
 800d656:	2b00      	cmp	r3, #0
 800d658:	d035      	beq.n	800d6c6 <LmHandlerPackageRegister+0xae>
    {
        LmHandlerPackages[id] = package;
 800d65a:	79fb      	ldrb	r3, [r7, #7]
 800d65c:	68fa      	ldr	r2, [r7, #12]
 800d65e:	491d      	ldr	r1, [pc, #116]	@ (800d6d4 <LmHandlerPackageRegister+0xbc>)
 800d660:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
        LmHandlerPackages[id]->OnJoinRequest = LmHandlerJoin;
 800d664:	79fb      	ldrb	r3, [r7, #7]
 800d666:	4a1b      	ldr	r2, [pc, #108]	@ (800d6d4 <LmHandlerPackageRegister+0xbc>)
 800d668:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800d66c:	4a1a      	ldr	r2, [pc, #104]	@ (800d6d8 <LmHandlerPackageRegister+0xc0>)
 800d66e:	629a      	str	r2, [r3, #40]	@ 0x28
#if (defined( LORAMAC_VERSION ) && ( LORAMAC_VERSION == 0x01000300 ))
        LmHandlerPackages[id]->OnSendRequest = LmHandlerSend;
#elif (defined( LORAMAC_VERSION ) && (( LORAMAC_VERSION == 0x01000400 ) || ( LORAMAC_VERSION == 0x01010100 )))
        LmHandlerPackages[id]->OnSysTimeUpdate = LmHandlerCallbacks->OnSysTimeUpdate;
 800d670:	4b1a      	ldr	r3, [pc, #104]	@ (800d6dc <LmHandlerPackageRegister+0xc4>)
 800d672:	681a      	ldr	r2, [r3, #0]
 800d674:	79fb      	ldrb	r3, [r7, #7]
 800d676:	4917      	ldr	r1, [pc, #92]	@ (800d6d4 <LmHandlerPackageRegister+0xbc>)
 800d678:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 800d67c:	6b92      	ldr	r2, [r2, #56]	@ 0x38
 800d67e:	631a      	str	r2, [r3, #48]	@ 0x30
        LmHandlerPackages[id]->OnSystemReset = LmHandlerCallbacks->OnSystemReset;
 800d680:	4b16      	ldr	r3, [pc, #88]	@ (800d6dc <LmHandlerPackageRegister+0xc4>)
 800d682:	681a      	ldr	r2, [r3, #0]
 800d684:	79fb      	ldrb	r3, [r7, #7]
 800d686:	4913      	ldr	r1, [pc, #76]	@ (800d6d4 <LmHandlerPackageRegister+0xbc>)
 800d688:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 800d68c:	6c92      	ldr	r2, [r2, #72]	@ 0x48
 800d68e:	635a      	str	r2, [r3, #52]	@ 0x34
#endif /* LORAMAC_VERSION */
        LmHandlerPackages[id]->OnDeviceTimeRequest = LmHandlerDeviceTimeReq;
 800d690:	79fb      	ldrb	r3, [r7, #7]
 800d692:	4a10      	ldr	r2, [pc, #64]	@ (800d6d4 <LmHandlerPackageRegister+0xbc>)
 800d694:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800d698:	4a11      	ldr	r2, [pc, #68]	@ (800d6e0 <LmHandlerPackageRegister+0xc8>)
 800d69a:	62da      	str	r2, [r3, #44]	@ 0x2c
        LmHandlerPackages[id]->OnPackageProcessEvent = LmHandlerCallbacks->OnMacProcess;
 800d69c:	4b0f      	ldr	r3, [pc, #60]	@ (800d6dc <LmHandlerPackageRegister+0xc4>)
 800d69e:	681a      	ldr	r2, [r3, #0]
 800d6a0:	79fb      	ldrb	r3, [r7, #7]
 800d6a2:	490c      	ldr	r1, [pc, #48]	@ (800d6d4 <LmHandlerPackageRegister+0xbc>)
 800d6a4:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 800d6a8:	6992      	ldr	r2, [r2, #24]
 800d6aa:	615a      	str	r2, [r3, #20]
        LmHandlerPackages[id]->Init( params, AppData.Buffer, AppData.BufferSize );
 800d6ac:	79fb      	ldrb	r3, [r7, #7]
 800d6ae:	4a09      	ldr	r2, [pc, #36]	@ (800d6d4 <LmHandlerPackageRegister+0xbc>)
 800d6b0:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800d6b4:	685b      	ldr	r3, [r3, #4]
 800d6b6:	4a0b      	ldr	r2, [pc, #44]	@ (800d6e4 <LmHandlerPackageRegister+0xcc>)
 800d6b8:	6851      	ldr	r1, [r2, #4]
 800d6ba:	4a0a      	ldr	r2, [pc, #40]	@ (800d6e4 <LmHandlerPackageRegister+0xcc>)
 800d6bc:	7852      	ldrb	r2, [r2, #1]
 800d6be:	6838      	ldr	r0, [r7, #0]
 800d6c0:	4798      	blx	r3

        return LORAMAC_HANDLER_SUCCESS;
 800d6c2:	2300      	movs	r3, #0
 800d6c4:	e001      	b.n	800d6ca <LmHandlerPackageRegister+0xb2>
    }
    else
    {
        return LORAMAC_HANDLER_ERROR;
 800d6c6:	f04f 33ff 	mov.w	r3, #4294967295
    }
}
 800d6ca:	4618      	mov	r0, r3
 800d6cc:	3710      	adds	r7, #16
 800d6ce:	46bd      	mov	sp, r7
 800d6d0:	bd80      	pop	{r7, pc}
 800d6d2:	bf00      	nop
 800d6d4:	20000624 	.word	0x20000624
 800d6d8:	0800cdb9 	.word	0x0800cdb9
 800d6dc:	20000650 	.word	0x20000650
 800d6e0:	0800d0d1 	.word	0x0800d0d1
 800d6e4:	200000d0 	.word	0x200000d0

0800d6e8 <LmHandlerPackageIsInitialized>:

static bool LmHandlerPackageIsInitialized( uint8_t id )
{
 800d6e8:	b580      	push	{r7, lr}
 800d6ea:	b082      	sub	sp, #8
 800d6ec:	af00      	add	r7, sp, #0
 800d6ee:	4603      	mov	r3, r0
 800d6f0:	71fb      	strb	r3, [r7, #7]
    if( ( id < PKG_MAX_NUMBER ) && ( LmHandlerPackages[id]->IsInitialized != NULL ) )
 800d6f2:	79fb      	ldrb	r3, [r7, #7]
 800d6f4:	2b04      	cmp	r3, #4
 800d6f6:	d80e      	bhi.n	800d716 <LmHandlerPackageIsInitialized+0x2e>
 800d6f8:	79fb      	ldrb	r3, [r7, #7]
 800d6fa:	4a09      	ldr	r2, [pc, #36]	@ (800d720 <LmHandlerPackageIsInitialized+0x38>)
 800d6fc:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800d700:	689b      	ldr	r3, [r3, #8]
 800d702:	2b00      	cmp	r3, #0
 800d704:	d007      	beq.n	800d716 <LmHandlerPackageIsInitialized+0x2e>
    {
        return LmHandlerPackages[id]->IsInitialized( );
 800d706:	79fb      	ldrb	r3, [r7, #7]
 800d708:	4a05      	ldr	r2, [pc, #20]	@ (800d720 <LmHandlerPackageIsInitialized+0x38>)
 800d70a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800d70e:	689b      	ldr	r3, [r3, #8]
 800d710:	4798      	blx	r3
 800d712:	4603      	mov	r3, r0
 800d714:	e000      	b.n	800d718 <LmHandlerPackageIsInitialized+0x30>
    }
    else
    {
        return false;
 800d716:	2300      	movs	r3, #0
    }
}
 800d718:	4618      	mov	r0, r3
 800d71a:	3708      	adds	r7, #8
 800d71c:	46bd      	mov	sp, r7
 800d71e:	bd80      	pop	{r7, pc}
 800d720:	20000624 	.word	0x20000624

0800d724 <LmHandlerPackagesNotify>:

static void LmHandlerPackagesNotify( PackageNotifyTypes_t notifyType, void *params )
{
 800d724:	b580      	push	{r7, lr}
 800d726:	b084      	sub	sp, #16
 800d728:	af00      	add	r7, sp, #0
 800d72a:	4603      	mov	r3, r0
 800d72c:	6039      	str	r1, [r7, #0]
 800d72e:	71fb      	strb	r3, [r7, #7]
    for( int8_t i = 0; i < PKG_MAX_NUMBER; i++ )
 800d730:	2300      	movs	r3, #0
 800d732:	73fb      	strb	r3, [r7, #15]
 800d734:	e067      	b.n	800d806 <LmHandlerPackagesNotify+0xe2>
    {
        if( LmHandlerPackages[i] != NULL )
 800d736:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800d73a:	4a37      	ldr	r2, [pc, #220]	@ (800d818 <LmHandlerPackagesNotify+0xf4>)
 800d73c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800d740:	2b00      	cmp	r3, #0
 800d742:	d05a      	beq.n	800d7fa <LmHandlerPackagesNotify+0xd6>
        {
            switch( notifyType )
 800d744:	79fb      	ldrb	r3, [r7, #7]
 800d746:	2b03      	cmp	r3, #3
 800d748:	d84e      	bhi.n	800d7e8 <LmHandlerPackagesNotify+0xc4>
 800d74a:	a201      	add	r2, pc, #4	@ (adr r2, 800d750 <LmHandlerPackagesNotify+0x2c>)
 800d74c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800d750:	0800d761 	.word	0x0800d761
 800d754:	0800d783 	.word	0x0800d783
 800d758:	0800d7a5 	.word	0x0800d7a5
 800d75c:	0800d7c7 	.word	0x0800d7c7
            {
                case PACKAGE_MCPS_CONFIRM:
                    {
                        if( LmHandlerPackages[i]->OnMcpsConfirmProcess != NULL )
 800d760:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800d764:	4a2c      	ldr	r2, [pc, #176]	@ (800d818 <LmHandlerPackagesNotify+0xf4>)
 800d766:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800d76a:	699b      	ldr	r3, [r3, #24]
 800d76c:	2b00      	cmp	r3, #0
 800d76e:	d03d      	beq.n	800d7ec <LmHandlerPackagesNotify+0xc8>
                        {
                            LmHandlerPackages[i]->OnMcpsConfirmProcess( ( McpsConfirm_t * ) params );
 800d770:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800d774:	4a28      	ldr	r2, [pc, #160]	@ (800d818 <LmHandlerPackagesNotify+0xf4>)
 800d776:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800d77a:	699b      	ldr	r3, [r3, #24]
 800d77c:	6838      	ldr	r0, [r7, #0]
 800d77e:	4798      	blx	r3
                        }
                        break;
 800d780:	e034      	b.n	800d7ec <LmHandlerPackagesNotify+0xc8>
#if (defined( LORAMAC_VERSION ) && ( LORAMAC_VERSION == 0x01000300 ))
                        if( ( LmHandlerPackages[i]->OnMcpsIndicationProcess != NULL ) &&
                            ( ( LmHandlerPackages[i]->Port == ( ( McpsIndication_t * )params )->Port ) ||
                              ( ( i == PACKAGE_ID_COMPLIANCE ) && ( LmHandlerPackages[PACKAGE_ID_COMPLIANCE]->IsRunning() ) ) ) )
#elif (defined( LORAMAC_VERSION ) && (( LORAMAC_VERSION == 0x01000400 ) || ( LORAMAC_VERSION == 0x01010100 )))
                        if( LmHandlerPackages[i]->OnMcpsIndicationProcess != NULL )
 800d782:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800d786:	4a24      	ldr	r2, [pc, #144]	@ (800d818 <LmHandlerPackagesNotify+0xf4>)
 800d788:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800d78c:	69db      	ldr	r3, [r3, #28]
 800d78e:	2b00      	cmp	r3, #0
 800d790:	d02e      	beq.n	800d7f0 <LmHandlerPackagesNotify+0xcc>
#endif /* LORAMAC_VERSION */
                        {
                            LmHandlerPackages[i]->OnMcpsIndicationProcess( ( McpsIndication_t * )params );
 800d792:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800d796:	4a20      	ldr	r2, [pc, #128]	@ (800d818 <LmHandlerPackagesNotify+0xf4>)
 800d798:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800d79c:	69db      	ldr	r3, [r3, #28]
 800d79e:	6838      	ldr	r0, [r7, #0]
 800d7a0:	4798      	blx	r3
                        }
                        break;
 800d7a2:	e025      	b.n	800d7f0 <LmHandlerPackagesNotify+0xcc>
                    }
                case PACKAGE_MLME_CONFIRM:
                    {
                        if( LmHandlerPackages[i]->OnMlmeConfirmProcess != NULL )
 800d7a4:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800d7a8:	4a1b      	ldr	r2, [pc, #108]	@ (800d818 <LmHandlerPackagesNotify+0xf4>)
 800d7aa:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800d7ae:	6a1b      	ldr	r3, [r3, #32]
 800d7b0:	2b00      	cmp	r3, #0
 800d7b2:	d01f      	beq.n	800d7f4 <LmHandlerPackagesNotify+0xd0>
                        {
                            LmHandlerPackages[i]->OnMlmeConfirmProcess( ( MlmeConfirm_t * )params );
 800d7b4:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800d7b8:	4a17      	ldr	r2, [pc, #92]	@ (800d818 <LmHandlerPackagesNotify+0xf4>)
 800d7ba:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800d7be:	6a1b      	ldr	r3, [r3, #32]
 800d7c0:	6838      	ldr	r0, [r7, #0]
 800d7c2:	4798      	blx	r3
                        }
                        break;
 800d7c4:	e016      	b.n	800d7f4 <LmHandlerPackagesNotify+0xd0>
                    }
                case PACKAGE_MLME_INDICATION:
                    {
                        if( LmHandlerPackages[i]->OnMlmeIndicationProcess != NULL )
 800d7c6:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800d7ca:	4a13      	ldr	r2, [pc, #76]	@ (800d818 <LmHandlerPackagesNotify+0xf4>)
 800d7cc:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800d7d0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800d7d2:	2b00      	cmp	r3, #0
 800d7d4:	d010      	beq.n	800d7f8 <LmHandlerPackagesNotify+0xd4>
                        {
                            LmHandlerPackages[i]->OnMlmeIndicationProcess( params );
 800d7d6:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800d7da:	4a0f      	ldr	r2, [pc, #60]	@ (800d818 <LmHandlerPackagesNotify+0xf4>)
 800d7dc:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800d7e0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800d7e2:	6838      	ldr	r0, [r7, #0]
 800d7e4:	4798      	blx	r3
                        }
                        break;
 800d7e6:	e007      	b.n	800d7f8 <LmHandlerPackagesNotify+0xd4>
                    }
                default:
                    {
                        break;
 800d7e8:	bf00      	nop
 800d7ea:	e006      	b.n	800d7fa <LmHandlerPackagesNotify+0xd6>
                        break;
 800d7ec:	bf00      	nop
 800d7ee:	e004      	b.n	800d7fa <LmHandlerPackagesNotify+0xd6>
                        break;
 800d7f0:	bf00      	nop
 800d7f2:	e002      	b.n	800d7fa <LmHandlerPackagesNotify+0xd6>
                        break;
 800d7f4:	bf00      	nop
 800d7f6:	e000      	b.n	800d7fa <LmHandlerPackagesNotify+0xd6>
                        break;
 800d7f8:	bf00      	nop
    for( int8_t i = 0; i < PKG_MAX_NUMBER; i++ )
 800d7fa:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800d7fe:	b2db      	uxtb	r3, r3
 800d800:	3301      	adds	r3, #1
 800d802:	b2db      	uxtb	r3, r3
 800d804:	73fb      	strb	r3, [r7, #15]
 800d806:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800d80a:	2b04      	cmp	r3, #4
 800d80c:	dd93      	ble.n	800d736 <LmHandlerPackagesNotify+0x12>
                    }
            }
        }
    }
}
 800d80e:	bf00      	nop
 800d810:	bf00      	nop
 800d812:	3710      	adds	r7, #16
 800d814:	46bd      	mov	sp, r7
 800d816:	bd80      	pop	{r7, pc}
 800d818:	20000624 	.word	0x20000624

0800d81c <LmHandlerPackageIsTxPending>:

static bool LmHandlerPackageIsTxPending( void )
{
 800d81c:	b580      	push	{r7, lr}
 800d81e:	b082      	sub	sp, #8
 800d820:	af00      	add	r7, sp, #0
    for( int8_t i = 0; i < PKG_MAX_NUMBER; i++ )
 800d822:	2300      	movs	r3, #0
 800d824:	71fb      	strb	r3, [r7, #7]
 800d826:	e018      	b.n	800d85a <LmHandlerPackageIsTxPending+0x3e>
    {
#if (defined( LORAMAC_VERSION ) && ( LORAMAC_VERSION == 0x01000300 ))
        if( ( LmHandlerPackages[i] != NULL ) && ( i != PACKAGE_ID_COMPLIANCE ) )
#else
        if( LmHandlerPackages[i] != NULL )
 800d828:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800d82c:	4a0f      	ldr	r2, [pc, #60]	@ (800d86c <LmHandlerPackageIsTxPending+0x50>)
 800d82e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800d832:	2b00      	cmp	r3, #0
 800d834:	d00b      	beq.n	800d84e <LmHandlerPackageIsTxPending+0x32>
#endif /* LORAMAC_VERSION */
        {
            if( LmHandlerPackages[i]->IsTxPending( ) == true )
 800d836:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800d83a:	4a0c      	ldr	r2, [pc, #48]	@ (800d86c <LmHandlerPackageIsTxPending+0x50>)
 800d83c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800d840:	68db      	ldr	r3, [r3, #12]
 800d842:	4798      	blx	r3
 800d844:	4603      	mov	r3, r0
 800d846:	2b00      	cmp	r3, #0
 800d848:	d001      	beq.n	800d84e <LmHandlerPackageIsTxPending+0x32>
            {
                return true;
 800d84a:	2301      	movs	r3, #1
 800d84c:	e00a      	b.n	800d864 <LmHandlerPackageIsTxPending+0x48>
    for( int8_t i = 0; i < PKG_MAX_NUMBER; i++ )
 800d84e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800d852:	b2db      	uxtb	r3, r3
 800d854:	3301      	adds	r3, #1
 800d856:	b2db      	uxtb	r3, r3
 800d858:	71fb      	strb	r3, [r7, #7]
 800d85a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800d85e:	2b04      	cmp	r3, #4
 800d860:	dde2      	ble.n	800d828 <LmHandlerPackageIsTxPending+0xc>
            }
        }
    }
    return false;
 800d862:	2300      	movs	r3, #0
}
 800d864:	4618      	mov	r0, r3
 800d866:	3708      	adds	r7, #8
 800d868:	46bd      	mov	sp, r7
 800d86a:	bd80      	pop	{r7, pc}
 800d86c:	20000624 	.word	0x20000624

0800d870 <LmHandlerPackagesProcess>:

static void LmHandlerPackagesProcess( void )
{
 800d870:	b580      	push	{r7, lr}
 800d872:	b082      	sub	sp, #8
 800d874:	af00      	add	r7, sp, #0
    for( int8_t i = 0; i < PKG_MAX_NUMBER; i++ )
 800d876:	2300      	movs	r3, #0
 800d878:	71fb      	strb	r3, [r7, #7]
 800d87a:	e022      	b.n	800d8c2 <LmHandlerPackagesProcess+0x52>
    {
        if( ( LmHandlerPackages[i] != NULL ) &&
 800d87c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800d880:	4a14      	ldr	r2, [pc, #80]	@ (800d8d4 <LmHandlerPackagesProcess+0x64>)
 800d882:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800d886:	2b00      	cmp	r3, #0
 800d888:	d015      	beq.n	800d8b6 <LmHandlerPackagesProcess+0x46>
            ( LmHandlerPackages[i]->Process != NULL ) &&
 800d88a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800d88e:	4a11      	ldr	r2, [pc, #68]	@ (800d8d4 <LmHandlerPackagesProcess+0x64>)
 800d890:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800d894:	691b      	ldr	r3, [r3, #16]
        if( ( LmHandlerPackages[i] != NULL ) &&
 800d896:	2b00      	cmp	r3, #0
 800d898:	d00d      	beq.n	800d8b6 <LmHandlerPackagesProcess+0x46>
            ( LmHandlerPackageIsInitialized( i ) != false ) )
 800d89a:	79fb      	ldrb	r3, [r7, #7]
 800d89c:	4618      	mov	r0, r3
 800d89e:	f7ff ff23 	bl	800d6e8 <LmHandlerPackageIsInitialized>
 800d8a2:	4603      	mov	r3, r0
            ( LmHandlerPackages[i]->Process != NULL ) &&
 800d8a4:	2b00      	cmp	r3, #0
 800d8a6:	d006      	beq.n	800d8b6 <LmHandlerPackagesProcess+0x46>
        {
            LmHandlerPackages[i]->Process( );
 800d8a8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800d8ac:	4a09      	ldr	r2, [pc, #36]	@ (800d8d4 <LmHandlerPackagesProcess+0x64>)
 800d8ae:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800d8b2:	691b      	ldr	r3, [r3, #16]
 800d8b4:	4798      	blx	r3
    for( int8_t i = 0; i < PKG_MAX_NUMBER; i++ )
 800d8b6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800d8ba:	b2db      	uxtb	r3, r3
 800d8bc:	3301      	adds	r3, #1
 800d8be:	b2db      	uxtb	r3, r3
 800d8c0:	71fb      	strb	r3, [r7, #7]
 800d8c2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800d8c6:	2b04      	cmp	r3, #4
 800d8c8:	ddd8      	ble.n	800d87c <LmHandlerPackagesProcess+0xc>
        }
    }
}
 800d8ca:	bf00      	nop
 800d8cc:	bf00      	nop
 800d8ce:	3708      	adds	r7, #8
 800d8d0:	46bd      	mov	sp, r7
 800d8d2:	bd80      	pop	{r7, pc}
 800d8d4:	20000624 	.word	0x20000624

0800d8d8 <LmHandlerOnTxFrameCtrlChanged>:

#if (defined( LORAMAC_VERSION ) && (( LORAMAC_VERSION == 0x01000400 ) || ( LORAMAC_VERSION == 0x01010100 )))
static void LmHandlerOnTxFrameCtrlChanged( LmHandlerMsgTypes_t isTxConfirmed )
{
 800d8d8:	b580      	push	{r7, lr}
 800d8da:	b082      	sub	sp, #8
 800d8dc:	af00      	add	r7, sp, #0
 800d8de:	4603      	mov	r3, r0
 800d8e0:	71fb      	strb	r3, [r7, #7]
    LmHandlerParams.IsTxConfirmed = isTxConfirmed;
 800d8e2:	4a09      	ldr	r2, [pc, #36]	@ (800d908 <LmHandlerOnTxFrameCtrlChanged+0x30>)
 800d8e4:	79fb      	ldrb	r3, [r7, #7]
 800d8e6:	70d3      	strb	r3, [r2, #3]

    if (LmHandlerCallbacks->OnTxFrameCtrlChanged != NULL)
 800d8e8:	4b08      	ldr	r3, [pc, #32]	@ (800d90c <LmHandlerOnTxFrameCtrlChanged+0x34>)
 800d8ea:	681b      	ldr	r3, [r3, #0]
 800d8ec:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800d8ee:	2b00      	cmp	r3, #0
 800d8f0:	d005      	beq.n	800d8fe <LmHandlerOnTxFrameCtrlChanged+0x26>
    {
        LmHandlerCallbacks->OnTxFrameCtrlChanged( isTxConfirmed );
 800d8f2:	4b06      	ldr	r3, [pc, #24]	@ (800d90c <LmHandlerOnTxFrameCtrlChanged+0x34>)
 800d8f4:	681b      	ldr	r3, [r3, #0]
 800d8f6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800d8f8:	79fa      	ldrb	r2, [r7, #7]
 800d8fa:	4610      	mov	r0, r2
 800d8fc:	4798      	blx	r3
    }
}
 800d8fe:	bf00      	nop
 800d900:	3708      	adds	r7, #8
 800d902:	46bd      	mov	sp, r7
 800d904:	bd80      	pop	{r7, pc}
 800d906:	bf00      	nop
 800d908:	20000638 	.word	0x20000638
 800d90c:	20000650 	.word	0x20000650

0800d910 <LmHandlerOnPingSlotPeriodicityChanged>:

static void LmHandlerOnPingSlotPeriodicityChanged( uint8_t pingSlotPeriodicity )
{
 800d910:	b580      	push	{r7, lr}
 800d912:	b082      	sub	sp, #8
 800d914:	af00      	add	r7, sp, #0
 800d916:	4603      	mov	r3, r0
 800d918:	71fb      	strb	r3, [r7, #7]
    LmHandlerParams.PingSlotPeriodicity = pingSlotPeriodicity;
 800d91a:	4a09      	ldr	r2, [pc, #36]	@ (800d940 <LmHandlerOnPingSlotPeriodicityChanged+0x30>)
 800d91c:	79fb      	ldrb	r3, [r7, #7]
 800d91e:	7413      	strb	r3, [r2, #16]

    if (LmHandlerCallbacks->OnPingSlotPeriodicityChanged != NULL)
 800d920:	4b08      	ldr	r3, [pc, #32]	@ (800d944 <LmHandlerOnPingSlotPeriodicityChanged+0x34>)
 800d922:	681b      	ldr	r3, [r3, #0]
 800d924:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800d926:	2b00      	cmp	r3, #0
 800d928:	d005      	beq.n	800d936 <LmHandlerOnPingSlotPeriodicityChanged+0x26>
    {
        LmHandlerCallbacks->OnPingSlotPeriodicityChanged( pingSlotPeriodicity );
 800d92a:	4b06      	ldr	r3, [pc, #24]	@ (800d944 <LmHandlerOnPingSlotPeriodicityChanged+0x34>)
 800d92c:	681b      	ldr	r3, [r3, #0]
 800d92e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800d930:	79fa      	ldrb	r2, [r7, #7]
 800d932:	4610      	mov	r0, r2
 800d934:	4798      	blx	r3
    }
}
 800d936:	bf00      	nop
 800d938:	3708      	adds	r7, #8
 800d93a:	46bd      	mov	sp, r7
 800d93c:	bd80      	pop	{r7, pc}
 800d93e:	bf00      	nop
 800d940:	20000638 	.word	0x20000638
 800d944:	20000650 	.word	0x20000650

0800d948 <LmHandlerGetVersion>:
 * ST ADDITIONAL FUNCTIONS
 *=============================================================================
 */

LmHandlerErrorStatus_t LmHandlerGetVersion( LmHandlerVersionType_t lmhType, uint32_t *featureVersion )
{
 800d948:	b480      	push	{r7}
 800d94a:	b083      	sub	sp, #12
 800d94c:	af00      	add	r7, sp, #0
 800d94e:	4603      	mov	r3, r0
 800d950:	6039      	str	r1, [r7, #0]
 800d952:	71fb      	strb	r3, [r7, #7]
    if( featureVersion == NULL )
 800d954:	683b      	ldr	r3, [r7, #0]
 800d956:	2b00      	cmp	r3, #0
 800d958:	d102      	bne.n	800d960 <LmHandlerGetVersion+0x18>
    {
        return LORAMAC_HANDLER_ERROR;
 800d95a:	f04f 33ff 	mov.w	r3, #4294967295
 800d95e:	e00e      	b.n	800d97e <LmHandlerGetVersion+0x36>
    }

    switch( lmhType )
 800d960:	79fb      	ldrb	r3, [r7, #7]
 800d962:	2b00      	cmp	r3, #0
 800d964:	d002      	beq.n	800d96c <LmHandlerGetVersion+0x24>
 800d966:	2b01      	cmp	r3, #1
 800d968:	d004      	beq.n	800d974 <LmHandlerGetVersion+0x2c>
            break;
        case LORAMAC_HANDLER_REGION_VERSION:
            *featureVersion = REGION_VERSION;
            break;
        default:
            break;
 800d96a:	e007      	b.n	800d97c <LmHandlerGetVersion+0x34>
            *featureVersion = LORAMAC_VERSION;
 800d96c:	683b      	ldr	r3, [r7, #0]
 800d96e:	4a06      	ldr	r2, [pc, #24]	@ (800d988 <LmHandlerGetVersion+0x40>)
 800d970:	601a      	str	r2, [r3, #0]
            break;
 800d972:	e003      	b.n	800d97c <LmHandlerGetVersion+0x34>
            *featureVersion = REGION_VERSION;
 800d974:	683b      	ldr	r3, [r7, #0]
 800d976:	4a05      	ldr	r2, [pc, #20]	@ (800d98c <LmHandlerGetVersion+0x44>)
 800d978:	601a      	str	r2, [r3, #0]
            break;
 800d97a:	bf00      	nop
    }

    return LORAMAC_HANDLER_SUCCESS;
 800d97c:	2300      	movs	r3, #0
}
 800d97e:	4618      	mov	r0, r3
 800d980:	370c      	adds	r7, #12
 800d982:	46bd      	mov	sp, r7
 800d984:	bc80      	pop	{r7}
 800d986:	4770      	bx	lr
 800d988:	01000400 	.word	0x01000400
 800d98c:	02010003 	.word	0x02010003

0800d990 <LmHandlerStop>:

LmHandlerErrorStatus_t LmHandlerStop( void )
{
 800d990:	b580      	push	{r7, lr}
 800d992:	af00      	add	r7, sp, #0
    if( LoRaMacDeInitialization() == LORAMAC_STATUS_OK )
 800d994:	f005 fd72 	bl	801347c <LoRaMacDeInitialization>
 800d998:	4603      	mov	r3, r0
 800d99a:	2b00      	cmp	r3, #0
 800d99c:	d101      	bne.n	800d9a2 <LmHandlerStop+0x12>
    {
        return LORAMAC_HANDLER_SUCCESS;
 800d99e:	2300      	movs	r3, #0
 800d9a0:	e001      	b.n	800d9a6 <LmHandlerStop+0x16>
    }
    else
    {
        return LORAMAC_HANDLER_BUSY_ERROR;
 800d9a2:	f06f 0301 	mvn.w	r3, #1
    }
}
 800d9a6:	4618      	mov	r0, r3
 800d9a8:	bd80      	pop	{r7, pc}

0800d9aa <LmHandlerHalt>:

LmHandlerErrorStatus_t LmHandlerHalt( void )
{
 800d9aa:	b580      	push	{r7, lr}
 800d9ac:	af00      	add	r7, sp, #0
    if( LoRaMacHalt() == LORAMAC_STATUS_OK )
 800d9ae:	f004 fbc1 	bl	8012134 <LoRaMacHalt>
 800d9b2:	4603      	mov	r3, r0
 800d9b4:	2b00      	cmp	r3, #0
 800d9b6:	d101      	bne.n	800d9bc <LmHandlerHalt+0x12>
    {
        return LORAMAC_HANDLER_SUCCESS;
 800d9b8:	2300      	movs	r3, #0
 800d9ba:	e001      	b.n	800d9c0 <LmHandlerHalt+0x16>
    }
    else
    {
        return LORAMAC_HANDLER_BUSY_ERROR;
 800d9bc:	f06f 0301 	mvn.w	r3, #1
    }
}
 800d9c0:	4618      	mov	r0, r3
 800d9c2:	bd80      	pop	{r7, pc}

0800d9c4 <LmHandlerGetTxPower>:
    rxParams->Datarate = mibReq.Param.Rx2Channel.Datarate;
    return LORAMAC_HANDLER_SUCCESS;
}

LmHandlerErrorStatus_t LmHandlerGetTxPower( int8_t *txPower )
{
 800d9c4:	b580      	push	{r7, lr}
 800d9c6:	b08c      	sub	sp, #48	@ 0x30
 800d9c8:	af00      	add	r7, sp, #0
 800d9ca:	6078      	str	r0, [r7, #4]
    MibRequestConfirm_t mibReq;
    if( txPower == NULL )
 800d9cc:	687b      	ldr	r3, [r7, #4]
 800d9ce:	2b00      	cmp	r3, #0
 800d9d0:	d102      	bne.n	800d9d8 <LmHandlerGetTxPower+0x14>
    {
        return LORAMAC_HANDLER_ERROR;
 800d9d2:	f04f 33ff 	mov.w	r3, #4294967295
 800d9d6:	e016      	b.n	800da06 <LmHandlerGetTxPower+0x42>
    }

    mibReq.Type = MIB_CHANNELS_TX_POWER;
 800d9d8:	2321      	movs	r3, #33	@ 0x21
 800d9da:	723b      	strb	r3, [r7, #8]
    if( LoRaMacMibGetRequestConfirm( &mibReq ) != LORAMAC_STATUS_OK )
 800d9dc:	f107 0308 	add.w	r3, r7, #8
 800d9e0:	4618      	mov	r0, r3
 800d9e2:	f004 fc6f 	bl	80122c4 <LoRaMacMibGetRequestConfirm>
 800d9e6:	4603      	mov	r3, r0
 800d9e8:	2b00      	cmp	r3, #0
 800d9ea:	d002      	beq.n	800d9f2 <LmHandlerGetTxPower+0x2e>
    {
        return LORAMAC_HANDLER_ERROR;
 800d9ec:	f04f 33ff 	mov.w	r3, #4294967295
 800d9f0:	e009      	b.n	800da06 <LmHandlerGetTxPower+0x42>
    }

    *txPower = mibReq.Param.ChannelsTxPower;
 800d9f2:	f997 200c 	ldrsb.w	r2, [r7, #12]
 800d9f6:	687b      	ldr	r3, [r7, #4]
 800d9f8:	701a      	strb	r2, [r3, #0]
    LmHandlerParams.TxPower = *txPower;
 800d9fa:	687b      	ldr	r3, [r7, #4]
 800d9fc:	f993 2000 	ldrsb.w	r2, [r3]
 800da00:	4b03      	ldr	r3, [pc, #12]	@ (800da10 <LmHandlerGetTxPower+0x4c>)
 800da02:	715a      	strb	r2, [r3, #5]
    return LORAMAC_HANDLER_SUCCESS;
 800da04:	2300      	movs	r3, #0
}
 800da06:	4618      	mov	r0, r3
 800da08:	3730      	adds	r7, #48	@ 0x30
 800da0a:	46bd      	mov	sp, r7
 800da0c:	bd80      	pop	{r7, pc}
 800da0e:	bf00      	nop
 800da10:	20000638 	.word	0x20000638

0800da14 <LmHandlerNvmDataStore>:

    return LORAMAC_HANDLER_SUCCESS;
}

LmHandlerErrorStatus_t LmHandlerNvmDataStore( void )
{
 800da14:	b580      	push	{r7, lr}
 800da16:	b08e      	sub	sp, #56	@ 0x38
 800da18:	af00      	add	r7, sp, #0
#if (defined( CONTEXT_MANAGEMENT_ENABLED ) && ( CONTEXT_MANAGEMENT_ENABLED == 1 ))
    LoRaMacNvmData_t *nvm;
    uint32_t nvm_size;
    LmHandlerErrorStatus_t lmhStatus = LORAMAC_HANDLER_SUCCESS;
 800da1a:	2300      	movs	r3, #0
 800da1c:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
    int32_t status = NVM_DATA_OK;
 800da20:	2300      	movs	r3, #0
 800da22:	633b      	str	r3, [r7, #48]	@ 0x30

    lmhStatus = LmHandlerHalt();
 800da24:	f7ff ffc1 	bl	800d9aa <LmHandlerHalt>
 800da28:	4603      	mov	r3, r0
 800da2a:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37

    if( lmhStatus == LORAMAC_HANDLER_SUCCESS )
 800da2e:	f997 3037 	ldrsb.w	r3, [r7, #55]	@ 0x37
 800da32:	2b00      	cmp	r3, #0
 800da34:	d12f      	bne.n	800da96 <LmHandlerNvmDataStore+0x82>
    {
        status = NvmDataMgmtStoreBegin();
 800da36:	f000 f859 	bl	800daec <NvmDataMgmtStoreBegin>
 800da3a:	6338      	str	r0, [r7, #48]	@ 0x30

        if( status == NVM_DATA_NO_UPDATED_DATA )
 800da3c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800da3e:	f113 0f02 	cmn.w	r3, #2
 800da42:	d103      	bne.n	800da4c <LmHandlerNvmDataStore+0x38>
        {
            lmhStatus = LORAMAC_HANDLER_NVM_DATA_UP_TO_DATE;
 800da44:	23f8      	movs	r3, #248	@ 0xf8
 800da46:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
 800da4a:	e01c      	b.n	800da86 <LmHandlerNvmDataStore+0x72>
        }
        else if( ( status != NVM_DATA_OK ) || ( LmHandlerCallbacks->OnStoreContextRequest == NULL ) )
 800da4c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800da4e:	2b00      	cmp	r3, #0
 800da50:	d104      	bne.n	800da5c <LmHandlerNvmDataStore+0x48>
 800da52:	4b1b      	ldr	r3, [pc, #108]	@ (800dac0 <LmHandlerNvmDataStore+0xac>)
 800da54:	681b      	ldr	r3, [r3, #0]
 800da56:	695b      	ldr	r3, [r3, #20]
 800da58:	2b00      	cmp	r3, #0
 800da5a:	d103      	bne.n	800da64 <LmHandlerNvmDataStore+0x50>
        {
            lmhStatus = LORAMAC_HANDLER_ERROR;
 800da5c:	23ff      	movs	r3, #255	@ 0xff
 800da5e:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
 800da62:	e010      	b.n	800da86 <LmHandlerNvmDataStore+0x72>
        }
        else
        {
            MibRequestConfirm_t mibReq;
            mibReq.Type = MIB_NVM_CTXS;
 800da64:	2327      	movs	r3, #39	@ 0x27
 800da66:	703b      	strb	r3, [r7, #0]
            LoRaMacMibGetRequestConfirm( &mibReq );
 800da68:	463b      	mov	r3, r7
 800da6a:	4618      	mov	r0, r3
 800da6c:	f004 fc2a 	bl	80122c4 <LoRaMacMibGetRequestConfirm>
            nvm = ( LoRaMacNvmData_t * )mibReq.Param.Contexts;
 800da70:	687b      	ldr	r3, [r7, #4]
 800da72:	62fb      	str	r3, [r7, #44]	@ 0x2c
            nvm_size = ( ( sizeof( LoRaMacNvmData_t ) + 7 ) & ~0x07 );
 800da74:	f44f 63b8 	mov.w	r3, #1472	@ 0x5c0
 800da78:	62bb      	str	r3, [r7, #40]	@ 0x28
            LmHandlerCallbacks->OnStoreContextRequest( nvm, nvm_size );
 800da7a:	4b11      	ldr	r3, [pc, #68]	@ (800dac0 <LmHandlerNvmDataStore+0xac>)
 800da7c:	681b      	ldr	r3, [r3, #0]
 800da7e:	695b      	ldr	r3, [r3, #20]
 800da80:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800da82:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 800da84:	4798      	blx	r3
        }

        if( NvmDataMgmtStoreEnd() != NVM_DATA_OK )
 800da86:	f000 f847 	bl	800db18 <NvmDataMgmtStoreEnd>
 800da8a:	4603      	mov	r3, r0
 800da8c:	2b00      	cmp	r3, #0
 800da8e:	d002      	beq.n	800da96 <LmHandlerNvmDataStore+0x82>
        {
            lmhStatus = LORAMAC_HANDLER_ERROR;
 800da90:	23ff      	movs	r3, #255	@ 0xff
 800da92:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
        }
    }

    if( ( lmhStatus == LORAMAC_HANDLER_SUCCESS ) && ( LmHandlerCallbacks->OnNvmDataChange != NULL ) )
 800da96:	f997 3037 	ldrsb.w	r3, [r7, #55]	@ 0x37
 800da9a:	2b00      	cmp	r3, #0
 800da9c:	d109      	bne.n	800dab2 <LmHandlerNvmDataStore+0x9e>
 800da9e:	4b08      	ldr	r3, [pc, #32]	@ (800dac0 <LmHandlerNvmDataStore+0xac>)
 800daa0:	681b      	ldr	r3, [r3, #0]
 800daa2:	69db      	ldr	r3, [r3, #28]
 800daa4:	2b00      	cmp	r3, #0
 800daa6:	d004      	beq.n	800dab2 <LmHandlerNvmDataStore+0x9e>
    {
        LmHandlerCallbacks->OnNvmDataChange( LORAMAC_HANDLER_NVM_STORE );
 800daa8:	4b05      	ldr	r3, [pc, #20]	@ (800dac0 <LmHandlerNvmDataStore+0xac>)
 800daaa:	681b      	ldr	r3, [r3, #0]
 800daac:	69db      	ldr	r3, [r3, #28]
 800daae:	2001      	movs	r0, #1
 800dab0:	4798      	blx	r3
    }

    return lmhStatus;
 800dab2:	f997 3037 	ldrsb.w	r3, [r7, #55]	@ 0x37
#else
    return LORAMAC_HANDLER_ERROR;
#endif /* CONTEXT_MANAGEMENT_ENABLED */
}
 800dab6:	4618      	mov	r0, r3
 800dab8:	3738      	adds	r7, #56	@ 0x38
 800daba:	46bd      	mov	sp, r7
 800dabc:	bd80      	pop	{r7, pc}
 800dabe:	bf00      	nop
 800dac0:	20000650 	.word	0x20000650

0800dac4 <NvmDataMgmtEvent>:
#if ( CONTEXT_MANAGEMENT_ENABLED == 1 )
static uint16_t NvmNotifyFlags = 0;
#endif /* CONTEXT_MANAGEMENT_ENABLED == 1 */

void NvmDataMgmtEvent( uint16_t notifyFlags )
{
 800dac4:	b480      	push	{r7}
 800dac6:	b083      	sub	sp, #12
 800dac8:	af00      	add	r7, sp, #0
 800daca:	4603      	mov	r3, r0
 800dacc:	80fb      	strh	r3, [r7, #6]
#if ( CONTEXT_MANAGEMENT_ENABLED == 1 )
    NvmNotifyFlags |= notifyFlags;
 800dace:	4b06      	ldr	r3, [pc, #24]	@ (800dae8 <NvmDataMgmtEvent+0x24>)
 800dad0:	881a      	ldrh	r2, [r3, #0]
 800dad2:	88fb      	ldrh	r3, [r7, #6]
 800dad4:	4313      	orrs	r3, r2
 800dad6:	b29a      	uxth	r2, r3
 800dad8:	4b03      	ldr	r3, [pc, #12]	@ (800dae8 <NvmDataMgmtEvent+0x24>)
 800dada:	801a      	strh	r2, [r3, #0]
#endif /* CONTEXT_MANAGEMENT_ENABLED == 1 */
}
 800dadc:	bf00      	nop
 800dade:	370c      	adds	r7, #12
 800dae0:	46bd      	mov	sp, r7
 800dae2:	bc80      	pop	{r7}
 800dae4:	4770      	bx	lr
 800dae6:	bf00      	nop
 800dae8:	20000778 	.word	0x20000778

0800daec <NvmDataMgmtStoreBegin>:

int32_t NvmDataMgmtStoreBegin( void )
{
 800daec:	b580      	push	{r7, lr}
 800daee:	af00      	add	r7, sp, #0
#if ( CONTEXT_MANAGEMENT_ENABLED == 1 )
    /* Input checks */
    if( NvmNotifyFlags == LORAMAC_NVM_NOTIFY_FLAG_NONE )
 800daf0:	4b08      	ldr	r3, [pc, #32]	@ (800db14 <NvmDataMgmtStoreBegin+0x28>)
 800daf2:	881b      	ldrh	r3, [r3, #0]
 800daf4:	2b00      	cmp	r3, #0
 800daf6:	d102      	bne.n	800dafe <NvmDataMgmtStoreBegin+0x12>
    {
        /* There was no update. */
        return NVM_DATA_NO_UPDATED_DATA;
 800daf8:	f06f 0301 	mvn.w	r3, #1
 800dafc:	e008      	b.n	800db10 <NvmDataMgmtStoreBegin+0x24>
    }
    if( LoRaMacStop( ) != LORAMAC_STATUS_OK )
 800dafe:	f004 faf1 	bl	80120e4 <LoRaMacStop>
 800db02:	4603      	mov	r3, r0
 800db04:	2b00      	cmp	r3, #0
 800db06:	d002      	beq.n	800db0e <NvmDataMgmtStoreBegin+0x22>
    {
        return NVM_DATA_NOT_AVAILABLE;
 800db08:	f06f 0302 	mvn.w	r3, #2
 800db0c:	e000      	b.n	800db10 <NvmDataMgmtStoreBegin+0x24>
    }
    return NVM_DATA_OK;
 800db0e:	2300      	movs	r3, #0
#else
    return NVM_DATA_DISABLED;
#endif /* CONTEXT_MANAGEMENT_ENABLED */
}
 800db10:	4618      	mov	r0, r3
 800db12:	bd80      	pop	{r7, pc}
 800db14:	20000778 	.word	0x20000778

0800db18 <NvmDataMgmtStoreEnd>:

int32_t NvmDataMgmtStoreEnd( void )
{
 800db18:	b580      	push	{r7, lr}
 800db1a:	af00      	add	r7, sp, #0
#if ( CONTEXT_MANAGEMENT_ENABLED == 1 )
    /* Reset notification flags */
    NvmNotifyFlags = LORAMAC_NVM_NOTIFY_FLAG_NONE;
 800db1c:	4b03      	ldr	r3, [pc, #12]	@ (800db2c <NvmDataMgmtStoreEnd+0x14>)
 800db1e:	2200      	movs	r2, #0
 800db20:	801a      	strh	r2, [r3, #0]

    /* Resume LoRaMac */
    LoRaMacStart( );
 800db22:	f004 fad1 	bl	80120c8 <LoRaMacStart>
    return NVM_DATA_OK;
 800db26:	2300      	movs	r3, #0
#else
    return NVM_DATA_DISABLED;
#endif /* CONTEXT_MANAGEMENT_ENABLED */
}
 800db28:	4618      	mov	r0, r3
 800db2a:	bd80      	pop	{r7, pc}
 800db2c:	20000778 	.word	0x20000778

0800db30 <ClassBStatusReset>:

/*!
 * Reset Beacon status structure
 */
static inline void ClassBStatusReset( void )
{
 800db30:	b580      	push	{r7, lr}
 800db32:	af00      	add	r7, sp, #0
    memset1( ( uint8_t * ) &ComplianceTestState.ClassBStatus, 0, sizeof( ClassBStatus_t ) / sizeof( uint8_t ) );
 800db34:	2220      	movs	r2, #32
 800db36:	2100      	movs	r1, #0
 800db38:	4802      	ldr	r0, [pc, #8]	@ (800db44 <ClassBStatusReset+0x14>)
 800db3a:	f009 ffad 	bl	8017a98 <memset1>
}
 800db3e:	bf00      	nop
 800db40:	bd80      	pop	{r7, pc}
 800db42:	bf00      	nop
 800db44:	20000790 	.word	0x20000790

0800db48 <LmhpCompliancePackageFactory>:
    .OnSysTimeUpdate         = NULL,  /* To be initialized by LmHandler */
    .OnSystemReset           = NULL,  /* To be initialized by LmHandler */
};

LmhPackage_t *LmhpCompliancePackageFactory( void )
{
 800db48:	b480      	push	{r7}
 800db4a:	af00      	add	r7, sp, #0
    return &CompliancePackage;
 800db4c:	4b02      	ldr	r3, [pc, #8]	@ (800db58 <LmhpCompliancePackageFactory+0x10>)
}
 800db4e:	4618      	mov	r0, r3
 800db50:	46bd      	mov	sp, r7
 800db52:	bc80      	pop	{r7}
 800db54:	4770      	bx	lr
 800db56:	bf00      	nop
 800db58:	200000d8 	.word	0x200000d8

0800db5c <LmhpComplianceInit>:

static void LmhpComplianceInit( void *params, uint8_t *dataBuffer, uint8_t dataBufferMaxSize )
{
 800db5c:	b580      	push	{r7, lr}
 800db5e:	b086      	sub	sp, #24
 800db60:	af02      	add	r7, sp, #8
 800db62:	60f8      	str	r0, [r7, #12]
 800db64:	60b9      	str	r1, [r7, #8]
 800db66:	4613      	mov	r3, r2
 800db68:	71fb      	strb	r3, [r7, #7]
    if( ( params != NULL ) && ( dataBuffer != NULL ) )
 800db6a:	68fb      	ldr	r3, [r7, #12]
 800db6c:	2b00      	cmp	r3, #0
 800db6e:	d018      	beq.n	800dba2 <LmhpComplianceInit+0x46>
 800db70:	68bb      	ldr	r3, [r7, #8]
 800db72:	2b00      	cmp	r3, #0
 800db74:	d015      	beq.n	800dba2 <LmhpComplianceInit+0x46>
    {
        ComplianceParams                      = ( LmhpComplianceParams_t * ) params;
 800db76:	4a19      	ldr	r2, [pc, #100]	@ (800dbdc <LmhpComplianceInit+0x80>)
 800db78:	68fb      	ldr	r3, [r7, #12]
 800db7a:	6013      	str	r3, [r2, #0]
        ComplianceTestState.DataBuffer        = dataBuffer;
 800db7c:	4a18      	ldr	r2, [pc, #96]	@ (800dbe0 <LmhpComplianceInit+0x84>)
 800db7e:	68bb      	ldr	r3, [r7, #8]
 800db80:	60d3      	str	r3, [r2, #12]
        ComplianceTestState.DataBufferMaxSize = dataBufferMaxSize;
 800db82:	4a17      	ldr	r2, [pc, #92]	@ (800dbe0 <LmhpComplianceInit+0x84>)
 800db84:	79fb      	ldrb	r3, [r7, #7]
 800db86:	7253      	strb	r3, [r2, #9]
        ComplianceTestState.Initialized       = true;
 800db88:	4b15      	ldr	r3, [pc, #84]	@ (800dbe0 <LmhpComplianceInit+0x84>)
 800db8a:	2201      	movs	r2, #1
 800db8c:	701a      	strb	r2, [r3, #0]
        TimerInit( &ProcessTimer, OnProcessTimer );
 800db8e:	2300      	movs	r3, #0
 800db90:	9300      	str	r3, [sp, #0]
 800db92:	4b14      	ldr	r3, [pc, #80]	@ (800dbe4 <LmhpComplianceInit+0x88>)
 800db94:	2200      	movs	r2, #0
 800db96:	f04f 31ff 	mov.w	r1, #4294967295
 800db9a:	4813      	ldr	r0, [pc, #76]	@ (800dbe8 <LmhpComplianceInit+0x8c>)
 800db9c:	f00d fff0 	bl	801bb80 <UTIL_TIMER_Create>
 800dba0:	e005      	b.n	800dbae <LmhpComplianceInit+0x52>
    }
    else
    {
        ComplianceParams                = NULL;
 800dba2:	4b0e      	ldr	r3, [pc, #56]	@ (800dbdc <LmhpComplianceInit+0x80>)
 800dba4:	2200      	movs	r2, #0
 800dba6:	601a      	str	r2, [r3, #0]
        ComplianceTestState.Initialized = false;
 800dba8:	4b0d      	ldr	r3, [pc, #52]	@ (800dbe0 <LmhpComplianceInit+0x84>)
 800dbaa:	2200      	movs	r2, #0
 800dbac:	701a      	strb	r2, [r3, #0]
    }
    ComplianceTestState.RxAppCnt = 0;
 800dbae:	4b0c      	ldr	r3, [pc, #48]	@ (800dbe0 <LmhpComplianceInit+0x84>)
 800dbb0:	2200      	movs	r2, #0
 800dbb2:	821a      	strh	r2, [r3, #16]
    ClassBStatusReset( );
 800dbb4:	f7ff ffbc 	bl	800db30 <ClassBStatusReset>
    ComplianceTestState.IsTxPending = false;
 800dbb8:	4b09      	ldr	r3, [pc, #36]	@ (800dbe0 <LmhpComplianceInit+0x84>)
 800dbba:	2200      	movs	r2, #0
 800dbbc:	705a      	strb	r2, [r3, #1]
    ComplianceTestState.IsBeaconRxStatusIndOn = false;
 800dbbe:	4b08      	ldr	r3, [pc, #32]	@ (800dbe0 <LmhpComplianceInit+0x84>)
 800dbc0:	2200      	movs	r2, #0
 800dbc2:	749a      	strb	r2, [r3, #18]
    ComplianceTestState.IsResetCmdPending = false;
 800dbc4:	4b06      	ldr	r3, [pc, #24]	@ (800dbe0 <LmhpComplianceInit+0x84>)
 800dbc6:	2200      	movs	r2, #0
 800dbc8:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    ComplianceTestState.IsClassReqCmdPending = false;
 800dbcc:	4b04      	ldr	r3, [pc, #16]	@ (800dbe0 <LmhpComplianceInit+0x84>)
 800dbce:	2200      	movs	r2, #0
 800dbd0:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
}
 800dbd4:	bf00      	nop
 800dbd6:	3710      	adds	r7, #16
 800dbd8:	46bd      	mov	sp, r7
 800dbda:	bd80      	pop	{r7, pc}
 800dbdc:	200007b4 	.word	0x200007b4
 800dbe0:	2000077c 	.word	0x2000077c
 800dbe4:	0800e4e5 	.word	0x0800e4e5
 800dbe8:	200007b8 	.word	0x200007b8

0800dbec <LmhpComplianceIsInitialized>:

static bool LmhpComplianceIsInitialized( void )
{
 800dbec:	b480      	push	{r7}
 800dbee:	af00      	add	r7, sp, #0
    return ComplianceTestState.Initialized;
 800dbf0:	4b02      	ldr	r3, [pc, #8]	@ (800dbfc <LmhpComplianceIsInitialized+0x10>)
 800dbf2:	781b      	ldrb	r3, [r3, #0]
}
 800dbf4:	4618      	mov	r0, r3
 800dbf6:	46bd      	mov	sp, r7
 800dbf8:	bc80      	pop	{r7}
 800dbfa:	4770      	bx	lr
 800dbfc:	2000077c 	.word	0x2000077c

0800dc00 <LmhpComplianceIsTxPending>:

static bool LmhpComplianceIsTxPending( void )
{
 800dc00:	b480      	push	{r7}
 800dc02:	af00      	add	r7, sp, #0
    return ComplianceTestState.IsTxPending;
 800dc04:	4b02      	ldr	r3, [pc, #8]	@ (800dc10 <LmhpComplianceIsTxPending+0x10>)
 800dc06:	785b      	ldrb	r3, [r3, #1]
}
 800dc08:	4618      	mov	r0, r3
 800dc0a:	46bd      	mov	sp, r7
 800dc0c:	bc80      	pop	{r7}
 800dc0e:	4770      	bx	lr
 800dc10:	2000077c 	.word	0x2000077c

0800dc14 <LmhpComplianceProcess>:

static void LmhpComplianceProcess( void )
{
 800dc14:	b590      	push	{r4, r7, lr}
 800dc16:	b085      	sub	sp, #20
 800dc18:	af00      	add	r7, sp, #0
    if( ComplianceTestState.IsTxPending == true )
 800dc1a:	4b33      	ldr	r3, [pc, #204]	@ (800dce8 <LmhpComplianceProcess+0xd4>)
 800dc1c:	785b      	ldrb	r3, [r3, #1]
 800dc1e:	2b00      	cmp	r3, #0
 800dc20:	d03e      	beq.n	800dca0 <LmhpComplianceProcess+0x8c>
    {
        TimerTime_t now = TimerGetCurrentTime( );
 800dc22:	f00e f96b 	bl	801befc <UTIL_TIMER_GetCurrentTime>
 800dc26:	60f8      	str	r0, [r7, #12]
        if( now > ( ComplianceTestState.TxPendingTimestamp + LmHandlerGetDutyCycleWaitTime( ) ) )
 800dc28:	4b2f      	ldr	r3, [pc, #188]	@ (800dce8 <LmhpComplianceProcess+0xd4>)
 800dc2a:	685c      	ldr	r4, [r3, #4]
 800dc2c:	f7ff f8ba 	bl	800cda4 <LmHandlerGetDutyCycleWaitTime>
 800dc30:	4603      	mov	r3, r0
 800dc32:	4423      	add	r3, r4
 800dc34:	68fa      	ldr	r2, [r7, #12]
 800dc36:	429a      	cmp	r2, r3
 800dc38:	d941      	bls.n	800dcbe <LmhpComplianceProcess+0xaa>
        {
            if( ComplianceTestState.DataBufferSize != 0 )
 800dc3a:	4b2b      	ldr	r3, [pc, #172]	@ (800dce8 <LmhpComplianceProcess+0xd4>)
 800dc3c:	7a9b      	ldrb	r3, [r3, #10]
 800dc3e:	2b00      	cmp	r3, #0
 800dc40:	d03d      	beq.n	800dcbe <LmhpComplianceProcess+0xaa>
            {
                /* Answer commands */
                LmHandlerAppData_t appData =
 800dc42:	23e0      	movs	r3, #224	@ 0xe0
 800dc44:	703b      	strb	r3, [r7, #0]
                {
                    .Buffer     = ComplianceTestState.DataBuffer,
                    .BufferSize = ComplianceTestState.DataBufferSize,
 800dc46:	4b28      	ldr	r3, [pc, #160]	@ (800dce8 <LmhpComplianceProcess+0xd4>)
 800dc48:	7a9b      	ldrb	r3, [r3, #10]
                LmHandlerAppData_t appData =
 800dc4a:	707b      	strb	r3, [r7, #1]
                    .Buffer     = ComplianceTestState.DataBuffer,
 800dc4c:	4b26      	ldr	r3, [pc, #152]	@ (800dce8 <LmhpComplianceProcess+0xd4>)
 800dc4e:	68db      	ldr	r3, [r3, #12]
                LmHandlerAppData_t appData =
 800dc50:	607b      	str	r3, [r7, #4]
                    .Port       = COMPLIANCE_PORT,
                };

                LmHandlerErrorStatus_t lmhStatus = LORAMAC_HANDLER_ERROR;
 800dc52:	23ff      	movs	r3, #255	@ 0xff
 800dc54:	72fb      	strb	r3, [r7, #11]
                lmhStatus = LmHandlerSend( &appData, ComplianceTestState.IsTxConfirmed, true );
 800dc56:	4b24      	ldr	r3, [pc, #144]	@ (800dce8 <LmhpComplianceProcess+0xd4>)
 800dc58:	7a19      	ldrb	r1, [r3, #8]
 800dc5a:	463b      	mov	r3, r7
 800dc5c:	2201      	movs	r2, #1
 800dc5e:	4618      	mov	r0, r3
 800dc60:	f7ff f968 	bl	800cf34 <LmHandlerSend>
 800dc64:	4603      	mov	r3, r0
 800dc66:	72fb      	strb	r3, [r7, #11]
                if( ( lmhStatus == LORAMAC_HANDLER_SUCCESS ) || ( lmhStatus == LORAMAC_HANDLER_PAYLOAD_LENGTH_RESTRICTED ) )
 800dc68:	f997 300b 	ldrsb.w	r3, [r7, #11]
 800dc6c:	2b00      	cmp	r3, #0
 800dc6e:	d004      	beq.n	800dc7a <LmhpComplianceProcess+0x66>
 800dc70:	f997 300b 	ldrsb.w	r3, [r7, #11]
 800dc74:	f113 0f07 	cmn.w	r3, #7
 800dc78:	d106      	bne.n	800dc88 <LmhpComplianceProcess+0x74>
                {
                    ComplianceTestState.IsTxPending = false;
 800dc7a:	4b1b      	ldr	r3, [pc, #108]	@ (800dce8 <LmhpComplianceProcess+0xd4>)
 800dc7c:	2200      	movs	r2, #0
 800dc7e:	705a      	strb	r2, [r3, #1]
                    ComplianceTestState.DataBufferSize = 0;
 800dc80:	4b19      	ldr	r3, [pc, #100]	@ (800dce8 <LmhpComplianceProcess+0xd4>)
 800dc82:	2200      	movs	r2, #0
 800dc84:	729a      	strb	r2, [r3, #10]
 800dc86:	e007      	b.n	800dc98 <LmhpComplianceProcess+0x84>
                }
                else
                {
                    /* try to send the message again */
                    TimerSetValue( &ProcessTimer, 1500 );
 800dc88:	f240 51dc 	movw	r1, #1500	@ 0x5dc
 800dc8c:	4817      	ldr	r0, [pc, #92]	@ (800dcec <LmhpComplianceProcess+0xd8>)
 800dc8e:	f00e f88b 	bl	801bda8 <UTIL_TIMER_SetPeriod>
                    TimerStart( &ProcessTimer );
 800dc92:	4816      	ldr	r0, [pc, #88]	@ (800dcec <LmhpComplianceProcess+0xd8>)
 800dc94:	f00d ffaa 	bl	801bbec <UTIL_TIMER_Start>
                }

                ComplianceTestState.TxPendingTimestamp = now;
 800dc98:	4a13      	ldr	r2, [pc, #76]	@ (800dce8 <LmhpComplianceProcess+0xd4>)
 800dc9a:	68fb      	ldr	r3, [r7, #12]
 800dc9c:	6053      	str	r3, [r2, #4]
 800dc9e:	e00e      	b.n	800dcbe <LmhpComplianceProcess+0xaa>
        }
    }
    else
    {
        /* If no Tx is pending process other commands */
        if( ComplianceTestState.IsClassReqCmdPending == true )
 800dca0:	4b11      	ldr	r3, [pc, #68]	@ (800dce8 <LmhpComplianceProcess+0xd4>)
 800dca2:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 800dca6:	2b00      	cmp	r3, #0
 800dca8:	d009      	beq.n	800dcbe <LmhpComplianceProcess+0xaa>
        {
            ComplianceTestState.IsClassReqCmdPending = false;
 800dcaa:	4b0f      	ldr	r3, [pc, #60]	@ (800dce8 <LmhpComplianceProcess+0xd4>)
 800dcac:	2200      	movs	r2, #0
 800dcae:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
            LmHandlerRequestClass( ComplianceTestState.NewClass );
 800dcb2:	4b0d      	ldr	r3, [pc, #52]	@ (800dce8 <LmhpComplianceProcess+0xd4>)
 800dcb4:	f893 3036 	ldrb.w	r3, [r3, #54]	@ 0x36
 800dcb8:	4618      	mov	r0, r3
 800dcba:	f7ff fa31 	bl	800d120 <LmHandlerRequestClass>
        }
    }

    if( ComplianceTestState.IsResetCmdPending == true )
 800dcbe:	4b0a      	ldr	r3, [pc, #40]	@ (800dce8 <LmhpComplianceProcess+0xd4>)
 800dcc0:	f893 3034 	ldrb.w	r3, [r3, #52]	@ 0x34
 800dcc4:	2b00      	cmp	r3, #0
 800dcc6:	d00a      	beq.n	800dcde <LmhpComplianceProcess+0xca>
    {
        ComplianceTestState.IsResetCmdPending = false;
 800dcc8:	4b07      	ldr	r3, [pc, #28]	@ (800dce8 <LmhpComplianceProcess+0xd4>)
 800dcca:	2200      	movs	r2, #0
 800dccc:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

        /* Call platform MCU reset API */
        if( CompliancePackage.OnSystemReset != NULL )
 800dcd0:	4b07      	ldr	r3, [pc, #28]	@ (800dcf0 <LmhpComplianceProcess+0xdc>)
 800dcd2:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800dcd4:	2b00      	cmp	r3, #0
 800dcd6:	d002      	beq.n	800dcde <LmhpComplianceProcess+0xca>
        {
            CompliancePackage.OnSystemReset( );
 800dcd8:	4b05      	ldr	r3, [pc, #20]	@ (800dcf0 <LmhpComplianceProcess+0xdc>)
 800dcda:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800dcdc:	4798      	blx	r3
        }
    }
}
 800dcde:	bf00      	nop
 800dce0:	3714      	adds	r7, #20
 800dce2:	46bd      	mov	sp, r7
 800dce4:	bd90      	pop	{r4, r7, pc}
 800dce6:	bf00      	nop
 800dce8:	2000077c 	.word	0x2000077c
 800dcec:	200007b8 	.word	0x200007b8
 800dcf0:	200000d8 	.word	0x200000d8

0800dcf4 <LmhpComplianceOnMcpsIndication>:

static void LmhpComplianceOnMcpsIndication( McpsIndication_t *mcpsIndication )
{
 800dcf4:	b5b0      	push	{r4, r5, r7, lr}
 800dcf6:	b0a4      	sub	sp, #144	@ 0x90
 800dcf8:	af00      	add	r7, sp, #0
 800dcfa:	6078      	str	r0, [r7, #4]
    uint8_t cmdIndex        = 0;
 800dcfc:	2300      	movs	r3, #0
 800dcfe:	f887 308f 	strb.w	r3, [r7, #143]	@ 0x8f
    MibRequestConfirm_t mibReq;

    if( ComplianceTestState.Initialized == false )
 800dd02:	4bd0      	ldr	r3, [pc, #832]	@ (800e044 <LmhpComplianceOnMcpsIndication+0x350>)
 800dd04:	781b      	ldrb	r3, [r3, #0]
 800dd06:	f083 0301 	eor.w	r3, r3, #1
 800dd0a:	b2db      	uxtb	r3, r3
 800dd0c:	2b00      	cmp	r3, #0
 800dd0e:	f040 83bf 	bne.w	800e490 <LmhpComplianceOnMcpsIndication+0x79c>
        return;
    }

    /* Increment the compliance certification protocol downlink counter */
    /* Not counting downlinks on FPort 0 */
    if( ( mcpsIndication->Port > 0 ) || ( mcpsIndication->AckReceived == true ) )
 800dd12:	687b      	ldr	r3, [r7, #4]
 800dd14:	78db      	ldrb	r3, [r3, #3]
 800dd16:	2b00      	cmp	r3, #0
 800dd18:	d103      	bne.n	800dd22 <LmhpComplianceOnMcpsIndication+0x2e>
 800dd1a:	687b      	ldr	r3, [r7, #4]
 800dd1c:	7b9b      	ldrb	r3, [r3, #14]
 800dd1e:	2b00      	cmp	r3, #0
 800dd20:	d005      	beq.n	800dd2e <LmhpComplianceOnMcpsIndication+0x3a>
    {
        ComplianceTestState.RxAppCnt++;
 800dd22:	4bc8      	ldr	r3, [pc, #800]	@ (800e044 <LmhpComplianceOnMcpsIndication+0x350>)
 800dd24:	8a1b      	ldrh	r3, [r3, #16]
 800dd26:	3301      	adds	r3, #1
 800dd28:	b29a      	uxth	r2, r3
 800dd2a:	4bc6      	ldr	r3, [pc, #792]	@ (800e044 <LmhpComplianceOnMcpsIndication+0x350>)
 800dd2c:	821a      	strh	r2, [r3, #16]
    }

    if( mcpsIndication->RxData == false )
 800dd2e:	687b      	ldr	r3, [r7, #4]
 800dd30:	7b5b      	ldrb	r3, [r3, #13]
 800dd32:	f083 0301 	eor.w	r3, r3, #1
 800dd36:	b2db      	uxtb	r3, r3
 800dd38:	2b00      	cmp	r3, #0
 800dd3a:	f040 83ab 	bne.w	800e494 <LmhpComplianceOnMcpsIndication+0x7a0>
    {
        return;
    }

    if( mcpsIndication->Port != COMPLIANCE_PORT )
 800dd3e:	687b      	ldr	r3, [r7, #4]
 800dd40:	78db      	ldrb	r3, [r3, #3]
 800dd42:	2be0      	cmp	r3, #224	@ 0xe0
 800dd44:	f040 83a8 	bne.w	800e498 <LmhpComplianceOnMcpsIndication+0x7a4>
    {
        return;
    }

    ComplianceTestState.DataBufferSize = 0;
 800dd48:	4bbe      	ldr	r3, [pc, #760]	@ (800e044 <LmhpComplianceOnMcpsIndication+0x350>)
 800dd4a:	2200      	movs	r2, #0
 800dd4c:	729a      	strb	r2, [r3, #10]

    switch( mcpsIndication->Buffer[cmdIndex++] )
 800dd4e:	687b      	ldr	r3, [r7, #4]
 800dd50:	689a      	ldr	r2, [r3, #8]
 800dd52:	f897 308f 	ldrb.w	r3, [r7, #143]	@ 0x8f
 800dd56:	1c59      	adds	r1, r3, #1
 800dd58:	f887 108f 	strb.w	r1, [r7, #143]	@ 0x8f
 800dd5c:	4413      	add	r3, r2
 800dd5e:	781b      	ldrb	r3, [r3, #0]
 800dd60:	2b7f      	cmp	r3, #127	@ 0x7f
 800dd62:	f200 8372 	bhi.w	800e44a <LmhpComplianceOnMcpsIndication+0x756>
 800dd66:	a201      	add	r2, pc, #4	@ (adr r2, 800dd6c <LmhpComplianceOnMcpsIndication+0x78>)
 800dd68:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800dd6c:	0800df6d 	.word	0x0800df6d
 800dd70:	0800dfb1 	.word	0x0800dfb1
 800dd74:	0800dfbb 	.word	0x0800dfbb
 800dd78:	0800dfd1 	.word	0x0800dfd1
 800dd7c:	0800dff3 	.word	0x0800dff3
 800dd80:	0800e021 	.word	0x0800e021
 800dd84:	0800e04d 	.word	0x0800e04d
 800dd88:	0800e0ab 	.word	0x0800e0ab
 800dd8c:	0800e103 	.word	0x0800e103
 800dd90:	0800e16f 	.word	0x0800e16f
 800dd94:	0800e1bf 	.word	0x0800e1bf
 800dd98:	0800e44b 	.word	0x0800e44b
 800dd9c:	0800e44b 	.word	0x0800e44b
 800dda0:	0800e44b 	.word	0x0800e44b
 800dda4:	0800e44b 	.word	0x0800e44b
 800dda8:	0800e44b 	.word	0x0800e44b
 800ddac:	0800e44b 	.word	0x0800e44b
 800ddb0:	0800e44b 	.word	0x0800e44b
 800ddb4:	0800e44b 	.word	0x0800e44b
 800ddb8:	0800e44b 	.word	0x0800e44b
 800ddbc:	0800e44b 	.word	0x0800e44b
 800ddc0:	0800e44b 	.word	0x0800e44b
 800ddc4:	0800e44b 	.word	0x0800e44b
 800ddc8:	0800e44b 	.word	0x0800e44b
 800ddcc:	0800e44b 	.word	0x0800e44b
 800ddd0:	0800e44b 	.word	0x0800e44b
 800ddd4:	0800e44b 	.word	0x0800e44b
 800ddd8:	0800e44b 	.word	0x0800e44b
 800dddc:	0800e44b 	.word	0x0800e44b
 800dde0:	0800e44b 	.word	0x0800e44b
 800dde4:	0800e44b 	.word	0x0800e44b
 800dde8:	0800e44b 	.word	0x0800e44b
 800ddec:	0800e1c7 	.word	0x0800e1c7
 800ddf0:	0800e1d9 	.word	0x0800e1d9
 800ddf4:	0800e1e1 	.word	0x0800e1e1
 800ddf8:	0800e44b 	.word	0x0800e44b
 800ddfc:	0800e44b 	.word	0x0800e44b
 800de00:	0800e44b 	.word	0x0800e44b
 800de04:	0800e44b 	.word	0x0800e44b
 800de08:	0800e44b 	.word	0x0800e44b
 800de0c:	0800e44b 	.word	0x0800e44b
 800de10:	0800e44b 	.word	0x0800e44b
 800de14:	0800e44b 	.word	0x0800e44b
 800de18:	0800e44b 	.word	0x0800e44b
 800de1c:	0800e44b 	.word	0x0800e44b
 800de20:	0800e44b 	.word	0x0800e44b
 800de24:	0800e44b 	.word	0x0800e44b
 800de28:	0800e44b 	.word	0x0800e44b
 800de2c:	0800e44b 	.word	0x0800e44b
 800de30:	0800e44b 	.word	0x0800e44b
 800de34:	0800e44b 	.word	0x0800e44b
 800de38:	0800e44b 	.word	0x0800e44b
 800de3c:	0800e44b 	.word	0x0800e44b
 800de40:	0800e44b 	.word	0x0800e44b
 800de44:	0800e44b 	.word	0x0800e44b
 800de48:	0800e44b 	.word	0x0800e44b
 800de4c:	0800e44b 	.word	0x0800e44b
 800de50:	0800e44b 	.word	0x0800e44b
 800de54:	0800e44b 	.word	0x0800e44b
 800de58:	0800e44b 	.word	0x0800e44b
 800de5c:	0800e44b 	.word	0x0800e44b
 800de60:	0800e44b 	.word	0x0800e44b
 800de64:	0800e44b 	.word	0x0800e44b
 800de68:	0800e44b 	.word	0x0800e44b
 800de6c:	0800e44b 	.word	0x0800e44b
 800de70:	0800e44b 	.word	0x0800e44b
 800de74:	0800e44b 	.word	0x0800e44b
 800de78:	0800e44b 	.word	0x0800e44b
 800de7c:	0800e44b 	.word	0x0800e44b
 800de80:	0800e44b 	.word	0x0800e44b
 800de84:	0800e44b 	.word	0x0800e44b
 800de88:	0800e44b 	.word	0x0800e44b
 800de8c:	0800e44b 	.word	0x0800e44b
 800de90:	0800e44b 	.word	0x0800e44b
 800de94:	0800e44b 	.word	0x0800e44b
 800de98:	0800e44b 	.word	0x0800e44b
 800de9c:	0800e44b 	.word	0x0800e44b
 800dea0:	0800e44b 	.word	0x0800e44b
 800dea4:	0800e44b 	.word	0x0800e44b
 800dea8:	0800e44b 	.word	0x0800e44b
 800deac:	0800e44b 	.word	0x0800e44b
 800deb0:	0800e44b 	.word	0x0800e44b
 800deb4:	0800e44b 	.word	0x0800e44b
 800deb8:	0800e44b 	.word	0x0800e44b
 800debc:	0800e44b 	.word	0x0800e44b
 800dec0:	0800e44b 	.word	0x0800e44b
 800dec4:	0800e44b 	.word	0x0800e44b
 800dec8:	0800e44b 	.word	0x0800e44b
 800decc:	0800e44b 	.word	0x0800e44b
 800ded0:	0800e44b 	.word	0x0800e44b
 800ded4:	0800e44b 	.word	0x0800e44b
 800ded8:	0800e44b 	.word	0x0800e44b
 800dedc:	0800e44b 	.word	0x0800e44b
 800dee0:	0800e44b 	.word	0x0800e44b
 800dee4:	0800e44b 	.word	0x0800e44b
 800dee8:	0800e44b 	.word	0x0800e44b
 800deec:	0800e44b 	.word	0x0800e44b
 800def0:	0800e44b 	.word	0x0800e44b
 800def4:	0800e44b 	.word	0x0800e44b
 800def8:	0800e44b 	.word	0x0800e44b
 800defc:	0800e44b 	.word	0x0800e44b
 800df00:	0800e44b 	.word	0x0800e44b
 800df04:	0800e44b 	.word	0x0800e44b
 800df08:	0800e44b 	.word	0x0800e44b
 800df0c:	0800e44b 	.word	0x0800e44b
 800df10:	0800e44b 	.word	0x0800e44b
 800df14:	0800e44b 	.word	0x0800e44b
 800df18:	0800e44b 	.word	0x0800e44b
 800df1c:	0800e44b 	.word	0x0800e44b
 800df20:	0800e44b 	.word	0x0800e44b
 800df24:	0800e44b 	.word	0x0800e44b
 800df28:	0800e44b 	.word	0x0800e44b
 800df2c:	0800e44b 	.word	0x0800e44b
 800df30:	0800e44b 	.word	0x0800e44b
 800df34:	0800e44b 	.word	0x0800e44b
 800df38:	0800e44b 	.word	0x0800e44b
 800df3c:	0800e44b 	.word	0x0800e44b
 800df40:	0800e44b 	.word	0x0800e44b
 800df44:	0800e44b 	.word	0x0800e44b
 800df48:	0800e44b 	.word	0x0800e44b
 800df4c:	0800e44b 	.word	0x0800e44b
 800df50:	0800e44b 	.word	0x0800e44b
 800df54:	0800e44b 	.word	0x0800e44b
 800df58:	0800e44b 	.word	0x0800e44b
 800df5c:	0800e44b 	.word	0x0800e44b
 800df60:	0800e213 	.word	0x0800e213
 800df64:	0800e2c5 	.word	0x0800e2c5
 800df68:	0800e2f5 	.word	0x0800e2f5
    {
        case COMPLIANCE_PKG_VERSION_REQ:
            {
                ComplianceTestState.DataBuffer[ComplianceTestState.DataBufferSize++] = COMPLIANCE_PKG_VERSION_ANS;
 800df6c:	4b35      	ldr	r3, [pc, #212]	@ (800e044 <LmhpComplianceOnMcpsIndication+0x350>)
 800df6e:	68da      	ldr	r2, [r3, #12]
 800df70:	4b34      	ldr	r3, [pc, #208]	@ (800e044 <LmhpComplianceOnMcpsIndication+0x350>)
 800df72:	7a9b      	ldrb	r3, [r3, #10]
 800df74:	1c59      	adds	r1, r3, #1
 800df76:	b2c8      	uxtb	r0, r1
 800df78:	4932      	ldr	r1, [pc, #200]	@ (800e044 <LmhpComplianceOnMcpsIndication+0x350>)
 800df7a:	7288      	strb	r0, [r1, #10]
 800df7c:	4413      	add	r3, r2
 800df7e:	2200      	movs	r2, #0
 800df80:	701a      	strb	r2, [r3, #0]
                ComplianceTestState.DataBuffer[ComplianceTestState.DataBufferSize++] = COMPLIANCE_ID;
 800df82:	4b30      	ldr	r3, [pc, #192]	@ (800e044 <LmhpComplianceOnMcpsIndication+0x350>)
 800df84:	68da      	ldr	r2, [r3, #12]
 800df86:	4b2f      	ldr	r3, [pc, #188]	@ (800e044 <LmhpComplianceOnMcpsIndication+0x350>)
 800df88:	7a9b      	ldrb	r3, [r3, #10]
 800df8a:	1c59      	adds	r1, r3, #1
 800df8c:	b2c8      	uxtb	r0, r1
 800df8e:	492d      	ldr	r1, [pc, #180]	@ (800e044 <LmhpComplianceOnMcpsIndication+0x350>)
 800df90:	7288      	strb	r0, [r1, #10]
 800df92:	4413      	add	r3, r2
 800df94:	2206      	movs	r2, #6
 800df96:	701a      	strb	r2, [r3, #0]
                ComplianceTestState.DataBuffer[ComplianceTestState.DataBufferSize++] = COMPLIANCE_VERSION;
 800df98:	4b2a      	ldr	r3, [pc, #168]	@ (800e044 <LmhpComplianceOnMcpsIndication+0x350>)
 800df9a:	68da      	ldr	r2, [r3, #12]
 800df9c:	4b29      	ldr	r3, [pc, #164]	@ (800e044 <LmhpComplianceOnMcpsIndication+0x350>)
 800df9e:	7a9b      	ldrb	r3, [r3, #10]
 800dfa0:	1c59      	adds	r1, r3, #1
 800dfa2:	b2c8      	uxtb	r0, r1
 800dfa4:	4927      	ldr	r1, [pc, #156]	@ (800e044 <LmhpComplianceOnMcpsIndication+0x350>)
 800dfa6:	7288      	strb	r0, [r1, #10]
 800dfa8:	4413      	add	r3, r2
 800dfaa:	2201      	movs	r2, #1
 800dfac:	701a      	strb	r2, [r3, #0]
                break;
 800dfae:	e257      	b.n	800e460 <LmhpComplianceOnMcpsIndication+0x76c>
            }
        case COMPLIANCE_DUT_RESET_REQ:
            {
                ComplianceTestState.IsResetCmdPending = true;
 800dfb0:	4b24      	ldr	r3, [pc, #144]	@ (800e044 <LmhpComplianceOnMcpsIndication+0x350>)
 800dfb2:	2201      	movs	r2, #1
 800dfb4:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
                break;
 800dfb8:	e252      	b.n	800e460 <LmhpComplianceOnMcpsIndication+0x76c>
            }
        case COMPLIANCE_DUT_JOIN_REQ:
            {
                if( CompliancePackage.OnJoinRequest != NULL )
 800dfba:	4b23      	ldr	r3, [pc, #140]	@ (800e048 <LmhpComplianceOnMcpsIndication+0x354>)
 800dfbc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800dfbe:	2b00      	cmp	r3, #0
 800dfc0:	f000 8245 	beq.w	800e44e <LmhpComplianceOnMcpsIndication+0x75a>
                {
                    CompliancePackage.OnJoinRequest( ACTIVATION_TYPE_OTAA, true );
 800dfc4:	4b20      	ldr	r3, [pc, #128]	@ (800e048 <LmhpComplianceOnMcpsIndication+0x354>)
 800dfc6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800dfc8:	2101      	movs	r1, #1
 800dfca:	2002      	movs	r0, #2
 800dfcc:	4798      	blx	r3
                }
                break;
 800dfce:	e23e      	b.n	800e44e <LmhpComplianceOnMcpsIndication+0x75a>
            }
        case COMPLIANCE_SWITCH_CLASS_REQ:
            {
                /* CLASS_A = 0, CLASS_B = 1, CLASS_C = 2 */
                ComplianceTestState.NewClass = ( DeviceClass_t ) mcpsIndication->Buffer[cmdIndex++];
 800dfd0:	687b      	ldr	r3, [r7, #4]
 800dfd2:	689a      	ldr	r2, [r3, #8]
 800dfd4:	f897 308f 	ldrb.w	r3, [r7, #143]	@ 0x8f
 800dfd8:	1c59      	adds	r1, r3, #1
 800dfda:	f887 108f 	strb.w	r1, [r7, #143]	@ 0x8f
 800dfde:	4413      	add	r3, r2
 800dfe0:	781a      	ldrb	r2, [r3, #0]
 800dfe2:	4b18      	ldr	r3, [pc, #96]	@ (800e044 <LmhpComplianceOnMcpsIndication+0x350>)
 800dfe4:	f883 2036 	strb.w	r2, [r3, #54]	@ 0x36
                ComplianceTestState.IsClassReqCmdPending = true;
 800dfe8:	4b16      	ldr	r3, [pc, #88]	@ (800e044 <LmhpComplianceOnMcpsIndication+0x350>)
 800dfea:	2201      	movs	r2, #1
 800dfec:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
                break;
 800dff0:	e236      	b.n	800e460 <LmhpComplianceOnMcpsIndication+0x76c>
            }
        case COMPLIANCE_ADR_BIT_CHANGE_REQ:
            {
                MibRequestConfirm_t mibReq;
                mibReq.Type            = MIB_ADR;
 800dff2:	2304      	movs	r3, #4
 800dff4:	723b      	strb	r3, [r7, #8]
                mibReq.Param.AdrEnable = mcpsIndication->Buffer[cmdIndex++];
 800dff6:	687b      	ldr	r3, [r7, #4]
 800dff8:	689a      	ldr	r2, [r3, #8]
 800dffa:	f897 308f 	ldrb.w	r3, [r7, #143]	@ 0x8f
 800dffe:	1c59      	adds	r1, r3, #1
 800e000:	f887 108f 	strb.w	r1, [r7, #143]	@ 0x8f
 800e004:	4413      	add	r3, r2
 800e006:	781b      	ldrb	r3, [r3, #0]
 800e008:	2b00      	cmp	r3, #0
 800e00a:	bf14      	ite	ne
 800e00c:	2301      	movne	r3, #1
 800e00e:	2300      	moveq	r3, #0
 800e010:	b2db      	uxtb	r3, r3
 800e012:	733b      	strb	r3, [r7, #12]

                LoRaMacMibSetRequestConfirm( &mibReq );
 800e014:	f107 0308 	add.w	r3, r7, #8
 800e018:	4618      	mov	r0, r3
 800e01a:	f004 fb2b 	bl	8012674 <LoRaMacMibSetRequestConfirm>
                break;
 800e01e:	e21f      	b.n	800e460 <LmhpComplianceOnMcpsIndication+0x76c>
            }
        case COMPLIANCE_REGIONAL_DUTY_CYCLE_CTRL_REQ:
            {
                LoRaMacTestSetDutyCycleOn( mcpsIndication->Buffer[cmdIndex++] );
 800e020:	687b      	ldr	r3, [r7, #4]
 800e022:	689a      	ldr	r2, [r3, #8]
 800e024:	f897 308f 	ldrb.w	r3, [r7, #143]	@ 0x8f
 800e028:	1c59      	adds	r1, r3, #1
 800e02a:	f887 108f 	strb.w	r1, [r7, #143]	@ 0x8f
 800e02e:	4413      	add	r3, r2
 800e030:	781b      	ldrb	r3, [r3, #0]
 800e032:	2b00      	cmp	r3, #0
 800e034:	bf14      	ite	ne
 800e036:	2301      	movne	r3, #1
 800e038:	2300      	moveq	r3, #0
 800e03a:	b2db      	uxtb	r3, r3
 800e03c:	4618      	mov	r0, r3
 800e03e:	f005 f9f7 	bl	8013430 <LoRaMacTestSetDutyCycleOn>
                break;
 800e042:	e20d      	b.n	800e460 <LmhpComplianceOnMcpsIndication+0x76c>
 800e044:	2000077c 	.word	0x2000077c
 800e048:	200000d8 	.word	0x200000d8
            }
        case COMPLIANCE_TX_PERIODICITY_CHANGE_REQ:
            {
                /* Periodicity in milli-seconds */
                uint32_t periodicity[] = { 0, 5000, 10000, 20000, 30000, 40000, 50000, 60000, 120000, 240000, 480000 };
 800e04c:	4ba5      	ldr	r3, [pc, #660]	@ (800e2e4 <LmhpComplianceOnMcpsIndication+0x5f0>)
 800e04e:	f107 0408 	add.w	r4, r7, #8
 800e052:	461d      	mov	r5, r3
 800e054:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800e056:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800e058:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800e05a:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800e05c:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 800e060:	e884 0007 	stmia.w	r4, {r0, r1, r2}
                uint8_t  index         = mcpsIndication->Buffer[cmdIndex++];
 800e064:	687b      	ldr	r3, [r7, #4]
 800e066:	689a      	ldr	r2, [r3, #8]
 800e068:	f897 308f 	ldrb.w	r3, [r7, #143]	@ 0x8f
 800e06c:	1c59      	adds	r1, r3, #1
 800e06e:	f887 108f 	strb.w	r1, [r7, #143]	@ 0x8f
 800e072:	4413      	add	r3, r2
 800e074:	781b      	ldrb	r3, [r3, #0]
 800e076:	f887 308c 	strb.w	r3, [r7, #140]	@ 0x8c

                if( index < ( sizeof( periodicity ) / sizeof( uint32_t ) ) )
 800e07a:	f897 308c 	ldrb.w	r3, [r7, #140]	@ 0x8c
 800e07e:	2b0a      	cmp	r3, #10
 800e080:	f200 81e7 	bhi.w	800e452 <LmhpComplianceOnMcpsIndication+0x75e>
                {
                    if( ComplianceParams->OnTxPeriodicityChanged != NULL )
 800e084:	4b98      	ldr	r3, [pc, #608]	@ (800e2e8 <LmhpComplianceOnMcpsIndication+0x5f4>)
 800e086:	681b      	ldr	r3, [r3, #0]
 800e088:	685b      	ldr	r3, [r3, #4]
 800e08a:	2b00      	cmp	r3, #0
 800e08c:	f000 81e1 	beq.w	800e452 <LmhpComplianceOnMcpsIndication+0x75e>
                    {
                        ComplianceParams->OnTxPeriodicityChanged( periodicity[index] );
 800e090:	4b95      	ldr	r3, [pc, #596]	@ (800e2e8 <LmhpComplianceOnMcpsIndication+0x5f4>)
 800e092:	681b      	ldr	r3, [r3, #0]
 800e094:	685a      	ldr	r2, [r3, #4]
 800e096:	f897 308c 	ldrb.w	r3, [r7, #140]	@ 0x8c
 800e09a:	009b      	lsls	r3, r3, #2
 800e09c:	3390      	adds	r3, #144	@ 0x90
 800e09e:	443b      	add	r3, r7
 800e0a0:	f853 3c88 	ldr.w	r3, [r3, #-136]
 800e0a4:	4618      	mov	r0, r3
 800e0a6:	4790      	blx	r2
                    }
                }
                break;
 800e0a8:	e1d3      	b.n	800e452 <LmhpComplianceOnMcpsIndication+0x75e>
            }
        case COMPLIANCE_TX_FRAMES_CTRL_REQ:
            {
                uint8_t frameType = mcpsIndication->Buffer[cmdIndex++];
 800e0aa:	687b      	ldr	r3, [r7, #4]
 800e0ac:	689a      	ldr	r2, [r3, #8]
 800e0ae:	f897 308f 	ldrb.w	r3, [r7, #143]	@ 0x8f
 800e0b2:	1c59      	adds	r1, r3, #1
 800e0b4:	f887 108f 	strb.w	r1, [r7, #143]	@ 0x8f
 800e0b8:	4413      	add	r3, r2
 800e0ba:	781b      	ldrb	r3, [r3, #0]
 800e0bc:	f887 308d 	strb.w	r3, [r7, #141]	@ 0x8d

                if( ( frameType == 1 ) || ( frameType == 2 ) )
 800e0c0:	f897 308d 	ldrb.w	r3, [r7, #141]	@ 0x8d
 800e0c4:	2b01      	cmp	r3, #1
 800e0c6:	d004      	beq.n	800e0d2 <LmhpComplianceOnMcpsIndication+0x3de>
 800e0c8:	f897 308d 	ldrb.w	r3, [r7, #141]	@ 0x8d
 800e0cc:	2b02      	cmp	r3, #2
 800e0ce:	f040 81c2 	bne.w	800e456 <LmhpComplianceOnMcpsIndication+0x762>
                {
                    ComplianceTestState.IsTxConfirmed = ( frameType != 1 ) ? LORAMAC_HANDLER_CONFIRMED_MSG : LORAMAC_HANDLER_UNCONFIRMED_MSG;
 800e0d2:	f897 308d 	ldrb.w	r3, [r7, #141]	@ 0x8d
 800e0d6:	2b01      	cmp	r3, #1
 800e0d8:	bf14      	ite	ne
 800e0da:	2301      	movne	r3, #1
 800e0dc:	2300      	moveq	r3, #0
 800e0de:	b2db      	uxtb	r3, r3
 800e0e0:	461a      	mov	r2, r3
 800e0e2:	4b82      	ldr	r3, [pc, #520]	@ (800e2ec <LmhpComplianceOnMcpsIndication+0x5f8>)
 800e0e4:	721a      	strb	r2, [r3, #8]

                    if( ComplianceParams->OnTxFrameCtrlChanged != NULL )
 800e0e6:	4b80      	ldr	r3, [pc, #512]	@ (800e2e8 <LmhpComplianceOnMcpsIndication+0x5f4>)
 800e0e8:	681b      	ldr	r3, [r3, #0]
 800e0ea:	689b      	ldr	r3, [r3, #8]
 800e0ec:	2b00      	cmp	r3, #0
 800e0ee:	f000 81b2 	beq.w	800e456 <LmhpComplianceOnMcpsIndication+0x762>
                    {
                        ComplianceParams->OnTxFrameCtrlChanged( ComplianceTestState.IsTxConfirmed );
 800e0f2:	4b7d      	ldr	r3, [pc, #500]	@ (800e2e8 <LmhpComplianceOnMcpsIndication+0x5f4>)
 800e0f4:	681b      	ldr	r3, [r3, #0]
 800e0f6:	689b      	ldr	r3, [r3, #8]
 800e0f8:	4a7c      	ldr	r2, [pc, #496]	@ (800e2ec <LmhpComplianceOnMcpsIndication+0x5f8>)
 800e0fa:	7a12      	ldrb	r2, [r2, #8]
 800e0fc:	4610      	mov	r0, r2
 800e0fe:	4798      	blx	r3
                    }
                }
                break;
 800e100:	e1a9      	b.n	800e456 <LmhpComplianceOnMcpsIndication+0x762>
            }
        case COMPLIANCE_ECHO_PAYLOAD_REQ:
            {
                ComplianceTestState.DataBuffer[ComplianceTestState.DataBufferSize++] = COMPLIANCE_ECHO_PAYLOAD_ANS;
 800e102:	4b7a      	ldr	r3, [pc, #488]	@ (800e2ec <LmhpComplianceOnMcpsIndication+0x5f8>)
 800e104:	68da      	ldr	r2, [r3, #12]
 800e106:	4b79      	ldr	r3, [pc, #484]	@ (800e2ec <LmhpComplianceOnMcpsIndication+0x5f8>)
 800e108:	7a9b      	ldrb	r3, [r3, #10]
 800e10a:	1c59      	adds	r1, r3, #1
 800e10c:	b2c8      	uxtb	r0, r1
 800e10e:	4977      	ldr	r1, [pc, #476]	@ (800e2ec <LmhpComplianceOnMcpsIndication+0x5f8>)
 800e110:	7288      	strb	r0, [r1, #10]
 800e112:	4413      	add	r3, r2
 800e114:	2208      	movs	r2, #8
 800e116:	701a      	strb	r2, [r3, #0]

                for( uint8_t i = 1; i < MIN( mcpsIndication->BufferSize, ComplianceTestState.DataBufferMaxSize );
 800e118:	2301      	movs	r3, #1
 800e11a:	f887 308e 	strb.w	r3, [r7, #142]	@ 0x8e
 800e11e:	e019      	b.n	800e154 <LmhpComplianceOnMcpsIndication+0x460>
                     i++ )
                {
                    ComplianceTestState.DataBuffer[ComplianceTestState.DataBufferSize++] = mcpsIndication->Buffer[cmdIndex++] + 1;
 800e120:	687b      	ldr	r3, [r7, #4]
 800e122:	689a      	ldr	r2, [r3, #8]
 800e124:	f897 308f 	ldrb.w	r3, [r7, #143]	@ 0x8f
 800e128:	1c59      	adds	r1, r3, #1
 800e12a:	f887 108f 	strb.w	r1, [r7, #143]	@ 0x8f
 800e12e:	4413      	add	r3, r2
 800e130:	781a      	ldrb	r2, [r3, #0]
 800e132:	4b6e      	ldr	r3, [pc, #440]	@ (800e2ec <LmhpComplianceOnMcpsIndication+0x5f8>)
 800e134:	68d9      	ldr	r1, [r3, #12]
 800e136:	4b6d      	ldr	r3, [pc, #436]	@ (800e2ec <LmhpComplianceOnMcpsIndication+0x5f8>)
 800e138:	7a9b      	ldrb	r3, [r3, #10]
 800e13a:	1c58      	adds	r0, r3, #1
 800e13c:	b2c4      	uxtb	r4, r0
 800e13e:	486b      	ldr	r0, [pc, #428]	@ (800e2ec <LmhpComplianceOnMcpsIndication+0x5f8>)
 800e140:	7284      	strb	r4, [r0, #10]
 800e142:	440b      	add	r3, r1
 800e144:	3201      	adds	r2, #1
 800e146:	b2d2      	uxtb	r2, r2
 800e148:	701a      	strb	r2, [r3, #0]
                     i++ )
 800e14a:	f897 308e 	ldrb.w	r3, [r7, #142]	@ 0x8e
 800e14e:	3301      	adds	r3, #1
 800e150:	f887 308e 	strb.w	r3, [r7, #142]	@ 0x8e
                for( uint8_t i = 1; i < MIN( mcpsIndication->BufferSize, ComplianceTestState.DataBufferMaxSize );
 800e154:	4b65      	ldr	r3, [pc, #404]	@ (800e2ec <LmhpComplianceOnMcpsIndication+0x5f8>)
 800e156:	7a5a      	ldrb	r2, [r3, #9]
 800e158:	687b      	ldr	r3, [r7, #4]
 800e15a:	7b1b      	ldrb	r3, [r3, #12]
 800e15c:	4293      	cmp	r3, r2
 800e15e:	bf28      	it	cs
 800e160:	4613      	movcs	r3, r2
 800e162:	b2db      	uxtb	r3, r3
 800e164:	f897 208e 	ldrb.w	r2, [r7, #142]	@ 0x8e
 800e168:	429a      	cmp	r2, r3
 800e16a:	d3d9      	bcc.n	800e120 <LmhpComplianceOnMcpsIndication+0x42c>
                }
                break;
 800e16c:	e178      	b.n	800e460 <LmhpComplianceOnMcpsIndication+0x76c>
            }
        case COMPLIANCE_RX_APP_CNT_REQ:
            {
                ComplianceTestState.DataBuffer[ComplianceTestState.DataBufferSize++] = COMPLIANCE_RX_APP_CNT_ANS;
 800e16e:	4b5f      	ldr	r3, [pc, #380]	@ (800e2ec <LmhpComplianceOnMcpsIndication+0x5f8>)
 800e170:	68da      	ldr	r2, [r3, #12]
 800e172:	4b5e      	ldr	r3, [pc, #376]	@ (800e2ec <LmhpComplianceOnMcpsIndication+0x5f8>)
 800e174:	7a9b      	ldrb	r3, [r3, #10]
 800e176:	1c59      	adds	r1, r3, #1
 800e178:	b2c8      	uxtb	r0, r1
 800e17a:	495c      	ldr	r1, [pc, #368]	@ (800e2ec <LmhpComplianceOnMcpsIndication+0x5f8>)
 800e17c:	7288      	strb	r0, [r1, #10]
 800e17e:	4413      	add	r3, r2
 800e180:	2209      	movs	r2, #9
 800e182:	701a      	strb	r2, [r3, #0]
                ComplianceTestState.DataBuffer[ComplianceTestState.DataBufferSize++] = ComplianceTestState.RxAppCnt;
 800e184:	4b59      	ldr	r3, [pc, #356]	@ (800e2ec <LmhpComplianceOnMcpsIndication+0x5f8>)
 800e186:	8a18      	ldrh	r0, [r3, #16]
 800e188:	4b58      	ldr	r3, [pc, #352]	@ (800e2ec <LmhpComplianceOnMcpsIndication+0x5f8>)
 800e18a:	68da      	ldr	r2, [r3, #12]
 800e18c:	4b57      	ldr	r3, [pc, #348]	@ (800e2ec <LmhpComplianceOnMcpsIndication+0x5f8>)
 800e18e:	7a9b      	ldrb	r3, [r3, #10]
 800e190:	1c59      	adds	r1, r3, #1
 800e192:	b2cc      	uxtb	r4, r1
 800e194:	4955      	ldr	r1, [pc, #340]	@ (800e2ec <LmhpComplianceOnMcpsIndication+0x5f8>)
 800e196:	728c      	strb	r4, [r1, #10]
 800e198:	4413      	add	r3, r2
 800e19a:	b2c2      	uxtb	r2, r0
 800e19c:	701a      	strb	r2, [r3, #0]
                ComplianceTestState.DataBuffer[ComplianceTestState.DataBufferSize++] = ComplianceTestState.RxAppCnt >> 8;
 800e19e:	4b53      	ldr	r3, [pc, #332]	@ (800e2ec <LmhpComplianceOnMcpsIndication+0x5f8>)
 800e1a0:	8a1b      	ldrh	r3, [r3, #16]
 800e1a2:	0a1b      	lsrs	r3, r3, #8
 800e1a4:	b298      	uxth	r0, r3
 800e1a6:	4b51      	ldr	r3, [pc, #324]	@ (800e2ec <LmhpComplianceOnMcpsIndication+0x5f8>)
 800e1a8:	68da      	ldr	r2, [r3, #12]
 800e1aa:	4b50      	ldr	r3, [pc, #320]	@ (800e2ec <LmhpComplianceOnMcpsIndication+0x5f8>)
 800e1ac:	7a9b      	ldrb	r3, [r3, #10]
 800e1ae:	1c59      	adds	r1, r3, #1
 800e1b0:	b2cc      	uxtb	r4, r1
 800e1b2:	494e      	ldr	r1, [pc, #312]	@ (800e2ec <LmhpComplianceOnMcpsIndication+0x5f8>)
 800e1b4:	728c      	strb	r4, [r1, #10]
 800e1b6:	4413      	add	r3, r2
 800e1b8:	b2c2      	uxtb	r2, r0
 800e1ba:	701a      	strb	r2, [r3, #0]
                break;
 800e1bc:	e150      	b.n	800e460 <LmhpComplianceOnMcpsIndication+0x76c>
            }
        case COMPLIANCE_RX_APP_CNT_RESET_REQ:
            {
                ComplianceTestState.RxAppCnt = 0;
 800e1be:	4b4b      	ldr	r3, [pc, #300]	@ (800e2ec <LmhpComplianceOnMcpsIndication+0x5f8>)
 800e1c0:	2200      	movs	r2, #0
 800e1c2:	821a      	strh	r2, [r3, #16]
                break;
 800e1c4:	e14c      	b.n	800e460 <LmhpComplianceOnMcpsIndication+0x76c>
            }
        case COMPLIANCE_LINK_CHECK_REQ:
            {
                MlmeReq_t mlmeReq;
                mlmeReq.Type = MLME_LINK_CHECK;
 800e1c6:	2305      	movs	r3, #5
 800e1c8:	f887 3050 	strb.w	r3, [r7, #80]	@ 0x50

                LoRaMacMlmeRequest( &mlmeReq );
 800e1cc:	f107 0350 	add.w	r3, r7, #80	@ 0x50
 800e1d0:	4618      	mov	r0, r3
 800e1d2:	f004 fe51 	bl	8012e78 <LoRaMacMlmeRequest>
                break;
 800e1d6:	e143      	b.n	800e460 <LmhpComplianceOnMcpsIndication+0x76c>
            }
        case COMPLIANCE_DEVICE_TIME_REQ:
            {
                CompliancePackage.OnDeviceTimeRequest( );
 800e1d8:	4b45      	ldr	r3, [pc, #276]	@ (800e2f0 <LmhpComplianceOnMcpsIndication+0x5fc>)
 800e1da:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800e1dc:	4798      	blx	r3
                break;
 800e1de:	e13f      	b.n	800e460 <LmhpComplianceOnMcpsIndication+0x76c>
            }
        case COMPLIANCE_PING_SLOT_INFO_REQ:
            {
                ComplianceTestState.ClassBStatus.PingSlotPeriodicity = mcpsIndication->Buffer[cmdIndex++];
 800e1e0:	687b      	ldr	r3, [r7, #4]
 800e1e2:	689a      	ldr	r2, [r3, #8]
 800e1e4:	f897 308f 	ldrb.w	r3, [r7, #143]	@ 0x8f
 800e1e8:	1c59      	adds	r1, r3, #1
 800e1ea:	f887 108f 	strb.w	r1, [r7, #143]	@ 0x8f
 800e1ee:	4413      	add	r3, r2
 800e1f0:	781a      	ldrb	r2, [r3, #0]
 800e1f2:	4b3e      	ldr	r3, [pc, #248]	@ (800e2ec <LmhpComplianceOnMcpsIndication+0x5f8>)
 800e1f4:	755a      	strb	r2, [r3, #21]
                if( ComplianceParams->OnPingSlotPeriodicityChanged != NULL )
 800e1f6:	4b3c      	ldr	r3, [pc, #240]	@ (800e2e8 <LmhpComplianceOnMcpsIndication+0x5f4>)
 800e1f8:	681b      	ldr	r3, [r3, #0]
 800e1fa:	68db      	ldr	r3, [r3, #12]
 800e1fc:	2b00      	cmp	r3, #0
 800e1fe:	f000 812c 	beq.w	800e45a <LmhpComplianceOnMcpsIndication+0x766>
                {
                    ComplianceParams->OnPingSlotPeriodicityChanged( ComplianceTestState.ClassBStatus.PingSlotPeriodicity );
 800e202:	4b39      	ldr	r3, [pc, #228]	@ (800e2e8 <LmhpComplianceOnMcpsIndication+0x5f4>)
 800e204:	681b      	ldr	r3, [r3, #0]
 800e206:	68db      	ldr	r3, [r3, #12]
 800e208:	4a38      	ldr	r2, [pc, #224]	@ (800e2ec <LmhpComplianceOnMcpsIndication+0x5f8>)
 800e20a:	7d52      	ldrb	r2, [r2, #21]
 800e20c:	4610      	mov	r0, r2
 800e20e:	4798      	blx	r3
                }
                break;
 800e210:	e123      	b.n	800e45a <LmhpComplianceOnMcpsIndication+0x766>
            }
#endif /* CLASS_B not available */
        case COMPLIANCE_TX_CW_REQ:
            {
                MlmeReq_t mlmeReq;
                if( mcpsIndication->BufferSize == 7 )
 800e212:	687b      	ldr	r3, [r7, #4]
 800e214:	7b1b      	ldrb	r3, [r3, #12]
 800e216:	2b07      	cmp	r3, #7
 800e218:	f040 8121 	bne.w	800e45e <LmhpComplianceOnMcpsIndication+0x76a>
                {
                    mlmeReq.Type = MLME_TXCW;
 800e21c:	2306      	movs	r3, #6
 800e21e:	f887 303c 	strb.w	r3, [r7, #60]	@ 0x3c
                    mlmeReq.Req.TxCw.Timeout =
                        ( uint16_t )( mcpsIndication->Buffer[cmdIndex] | ( mcpsIndication->Buffer[cmdIndex + 1] << 8 ) );
 800e222:	687b      	ldr	r3, [r7, #4]
 800e224:	689a      	ldr	r2, [r3, #8]
 800e226:	f897 308f 	ldrb.w	r3, [r7, #143]	@ 0x8f
 800e22a:	4413      	add	r3, r2
 800e22c:	781b      	ldrb	r3, [r3, #0]
 800e22e:	b21a      	sxth	r2, r3
 800e230:	687b      	ldr	r3, [r7, #4]
 800e232:	6899      	ldr	r1, [r3, #8]
 800e234:	f897 308f 	ldrb.w	r3, [r7, #143]	@ 0x8f
 800e238:	3301      	adds	r3, #1
 800e23a:	440b      	add	r3, r1
 800e23c:	781b      	ldrb	r3, [r3, #0]
 800e23e:	b21b      	sxth	r3, r3
 800e240:	021b      	lsls	r3, r3, #8
 800e242:	b21b      	sxth	r3, r3
 800e244:	4313      	orrs	r3, r2
 800e246:	b21b      	sxth	r3, r3
 800e248:	b29b      	uxth	r3, r3
                    mlmeReq.Req.TxCw.Timeout =
 800e24a:	f8a7 3040 	strh.w	r3, [r7, #64]	@ 0x40
                    cmdIndex += 2;
 800e24e:	f897 308f 	ldrb.w	r3, [r7, #143]	@ 0x8f
 800e252:	3302      	adds	r3, #2
 800e254:	f887 308f 	strb.w	r3, [r7, #143]	@ 0x8f
                    mlmeReq.Req.TxCw.Frequency =
                        ( uint32_t )( mcpsIndication->Buffer[cmdIndex] | ( mcpsIndication->Buffer[cmdIndex + 1] << 8 ) |
 800e258:	687b      	ldr	r3, [r7, #4]
 800e25a:	689a      	ldr	r2, [r3, #8]
 800e25c:	f897 308f 	ldrb.w	r3, [r7, #143]	@ 0x8f
 800e260:	4413      	add	r3, r2
 800e262:	781b      	ldrb	r3, [r3, #0]
 800e264:	4619      	mov	r1, r3
 800e266:	687b      	ldr	r3, [r7, #4]
 800e268:	689a      	ldr	r2, [r3, #8]
 800e26a:	f897 308f 	ldrb.w	r3, [r7, #143]	@ 0x8f
 800e26e:	3301      	adds	r3, #1
 800e270:	4413      	add	r3, r2
 800e272:	781b      	ldrb	r3, [r3, #0]
 800e274:	021b      	lsls	r3, r3, #8
 800e276:	ea41 0203 	orr.w	r2, r1, r3
                                      ( mcpsIndication->Buffer[cmdIndex + 2] << 16 ) ) *
 800e27a:	687b      	ldr	r3, [r7, #4]
 800e27c:	6899      	ldr	r1, [r3, #8]
 800e27e:	f897 308f 	ldrb.w	r3, [r7, #143]	@ 0x8f
 800e282:	3302      	adds	r3, #2
 800e284:	440b      	add	r3, r1
 800e286:	781b      	ldrb	r3, [r3, #0]
 800e288:	041b      	lsls	r3, r3, #16
                        ( uint32_t )( mcpsIndication->Buffer[cmdIndex] | ( mcpsIndication->Buffer[cmdIndex + 1] << 8 ) |
 800e28a:	4313      	orrs	r3, r2
 800e28c:	461a      	mov	r2, r3
                                      ( mcpsIndication->Buffer[cmdIndex + 2] << 16 ) ) *
 800e28e:	2364      	movs	r3, #100	@ 0x64
 800e290:	fb02 f303 	mul.w	r3, r2, r3
                    mlmeReq.Req.TxCw.Frequency =
 800e294:	647b      	str	r3, [r7, #68]	@ 0x44
                        100;
                    cmdIndex += 3;
 800e296:	f897 308f 	ldrb.w	r3, [r7, #143]	@ 0x8f
 800e29a:	3303      	adds	r3, #3
 800e29c:	f887 308f 	strb.w	r3, [r7, #143]	@ 0x8f
                    mlmeReq.Req.TxCw.Power = mcpsIndication->Buffer[cmdIndex++];
 800e2a0:	687b      	ldr	r3, [r7, #4]
 800e2a2:	689a      	ldr	r2, [r3, #8]
 800e2a4:	f897 308f 	ldrb.w	r3, [r7, #143]	@ 0x8f
 800e2a8:	1c59      	adds	r1, r3, #1
 800e2aa:	f887 108f 	strb.w	r1, [r7, #143]	@ 0x8f
 800e2ae:	4413      	add	r3, r2
 800e2b0:	781b      	ldrb	r3, [r3, #0]
 800e2b2:	b25b      	sxtb	r3, r3
 800e2b4:	f887 3048 	strb.w	r3, [r7, #72]	@ 0x48

                    LoRaMacMlmeRequest( &mlmeReq );
 800e2b8:	f107 033c 	add.w	r3, r7, #60	@ 0x3c
 800e2bc:	4618      	mov	r0, r3
 800e2be:	f004 fddb 	bl	8012e78 <LoRaMacMlmeRequest>
                }
                break;
 800e2c2:	e0cc      	b.n	800e45e <LmhpComplianceOnMcpsIndication+0x76a>
            }
        case COMPLIANCE_DUT_FPORT_224_DISABLE_REQ:
            {
                mibReq.Type = MIB_IS_CERT_FPORT_ON;
 800e2c4:	233b      	movs	r3, #59	@ 0x3b
 800e2c6:	f887 3064 	strb.w	r3, [r7, #100]	@ 0x64
                mibReq.Param.IsCertPortOn = false;
 800e2ca:	2300      	movs	r3, #0
 800e2cc:	f887 3068 	strb.w	r3, [r7, #104]	@ 0x68
                LoRaMacMibSetRequestConfirm( &mibReq );
 800e2d0:	f107 0364 	add.w	r3, r7, #100	@ 0x64
 800e2d4:	4618      	mov	r0, r3
 800e2d6:	f004 f9cd 	bl	8012674 <LoRaMacMibSetRequestConfirm>

                ComplianceTestState.IsResetCmdPending = true;
 800e2da:	4b04      	ldr	r3, [pc, #16]	@ (800e2ec <LmhpComplianceOnMcpsIndication+0x5f8>)
 800e2dc:	2201      	movs	r2, #1
 800e2de:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
                break;
 800e2e2:	e0bd      	b.n	800e460 <LmhpComplianceOnMcpsIndication+0x76c>
 800e2e4:	0801ce24 	.word	0x0801ce24
 800e2e8:	200007b4 	.word	0x200007b4
 800e2ec:	2000077c 	.word	0x2000077c
 800e2f0:	200000d8 	.word	0x200000d8
            {
                Version_t           lrwanVersion;
                Version_t           lrwanRpVersion;
                MibRequestConfirm_t mibReq;

                mibReq.Type = MIB_LORAWAN_VERSION;
 800e2f4:	232a      	movs	r3, #42	@ 0x2a
 800e2f6:	723b      	strb	r3, [r7, #8]

                LoRaMacMibGetRequestConfirm( &mibReq );
 800e2f8:	f107 0308 	add.w	r3, r7, #8
 800e2fc:	4618      	mov	r0, r3
 800e2fe:	f003 ffe1 	bl	80122c4 <LoRaMacMibGetRequestConfirm>
                lrwanVersion   = mibReq.Param.LrWanVersion.LoRaWan;
 800e302:	68fb      	ldr	r3, [r7, #12]
 800e304:	63bb      	str	r3, [r7, #56]	@ 0x38
                lrwanRpVersion = mibReq.Param.LrWanVersion.LoRaWanRegion;
 800e306:	693b      	ldr	r3, [r7, #16]
 800e308:	637b      	str	r3, [r7, #52]	@ 0x34

                ComplianceTestState.DataBuffer[ComplianceTestState.DataBufferSize++] = COMPLIANCE_DUT_VERSION_ANS;
 800e30a:	4b65      	ldr	r3, [pc, #404]	@ (800e4a0 <LmhpComplianceOnMcpsIndication+0x7ac>)
 800e30c:	68da      	ldr	r2, [r3, #12]
 800e30e:	4b64      	ldr	r3, [pc, #400]	@ (800e4a0 <LmhpComplianceOnMcpsIndication+0x7ac>)
 800e310:	7a9b      	ldrb	r3, [r3, #10]
 800e312:	1c59      	adds	r1, r3, #1
 800e314:	b2c8      	uxtb	r0, r1
 800e316:	4962      	ldr	r1, [pc, #392]	@ (800e4a0 <LmhpComplianceOnMcpsIndication+0x7ac>)
 800e318:	7288      	strb	r0, [r1, #10]
 800e31a:	4413      	add	r3, r2
 800e31c:	227f      	movs	r2, #127	@ 0x7f
 800e31e:	701a      	strb	r2, [r3, #0]
                ComplianceTestState.DataBuffer[ComplianceTestState.DataBufferSize++] = ComplianceParams->FwVersion.Fields.Major;
 800e320:	4b60      	ldr	r3, [pc, #384]	@ (800e4a4 <LmhpComplianceOnMcpsIndication+0x7b0>)
 800e322:	681a      	ldr	r2, [r3, #0]
 800e324:	4b5e      	ldr	r3, [pc, #376]	@ (800e4a0 <LmhpComplianceOnMcpsIndication+0x7ac>)
 800e326:	68d9      	ldr	r1, [r3, #12]
 800e328:	4b5d      	ldr	r3, [pc, #372]	@ (800e4a0 <LmhpComplianceOnMcpsIndication+0x7ac>)
 800e32a:	7a9b      	ldrb	r3, [r3, #10]
 800e32c:	1c58      	adds	r0, r3, #1
 800e32e:	b2c4      	uxtb	r4, r0
 800e330:	485b      	ldr	r0, [pc, #364]	@ (800e4a0 <LmhpComplianceOnMcpsIndication+0x7ac>)
 800e332:	7284      	strb	r4, [r0, #10]
 800e334:	440b      	add	r3, r1
 800e336:	78d2      	ldrb	r2, [r2, #3]
 800e338:	701a      	strb	r2, [r3, #0]
                ComplianceTestState.DataBuffer[ComplianceTestState.DataBufferSize++] = ComplianceParams->FwVersion.Fields.Minor;
 800e33a:	4b5a      	ldr	r3, [pc, #360]	@ (800e4a4 <LmhpComplianceOnMcpsIndication+0x7b0>)
 800e33c:	681a      	ldr	r2, [r3, #0]
 800e33e:	4b58      	ldr	r3, [pc, #352]	@ (800e4a0 <LmhpComplianceOnMcpsIndication+0x7ac>)
 800e340:	68d9      	ldr	r1, [r3, #12]
 800e342:	4b57      	ldr	r3, [pc, #348]	@ (800e4a0 <LmhpComplianceOnMcpsIndication+0x7ac>)
 800e344:	7a9b      	ldrb	r3, [r3, #10]
 800e346:	1c58      	adds	r0, r3, #1
 800e348:	b2c4      	uxtb	r4, r0
 800e34a:	4855      	ldr	r0, [pc, #340]	@ (800e4a0 <LmhpComplianceOnMcpsIndication+0x7ac>)
 800e34c:	7284      	strb	r4, [r0, #10]
 800e34e:	440b      	add	r3, r1
 800e350:	7892      	ldrb	r2, [r2, #2]
 800e352:	701a      	strb	r2, [r3, #0]
                ComplianceTestState.DataBuffer[ComplianceTestState.DataBufferSize++] = ComplianceParams->FwVersion.Fields.Patch;
 800e354:	4b53      	ldr	r3, [pc, #332]	@ (800e4a4 <LmhpComplianceOnMcpsIndication+0x7b0>)
 800e356:	681a      	ldr	r2, [r3, #0]
 800e358:	4b51      	ldr	r3, [pc, #324]	@ (800e4a0 <LmhpComplianceOnMcpsIndication+0x7ac>)
 800e35a:	68d9      	ldr	r1, [r3, #12]
 800e35c:	4b50      	ldr	r3, [pc, #320]	@ (800e4a0 <LmhpComplianceOnMcpsIndication+0x7ac>)
 800e35e:	7a9b      	ldrb	r3, [r3, #10]
 800e360:	1c58      	adds	r0, r3, #1
 800e362:	b2c4      	uxtb	r4, r0
 800e364:	484e      	ldr	r0, [pc, #312]	@ (800e4a0 <LmhpComplianceOnMcpsIndication+0x7ac>)
 800e366:	7284      	strb	r4, [r0, #10]
 800e368:	440b      	add	r3, r1
 800e36a:	7852      	ldrb	r2, [r2, #1]
 800e36c:	701a      	strb	r2, [r3, #0]
                ComplianceTestState.DataBuffer[ComplianceTestState.DataBufferSize++] = ComplianceParams->FwVersion.Fields.Revision;
 800e36e:	4b4d      	ldr	r3, [pc, #308]	@ (800e4a4 <LmhpComplianceOnMcpsIndication+0x7b0>)
 800e370:	681a      	ldr	r2, [r3, #0]
 800e372:	4b4b      	ldr	r3, [pc, #300]	@ (800e4a0 <LmhpComplianceOnMcpsIndication+0x7ac>)
 800e374:	68d9      	ldr	r1, [r3, #12]
 800e376:	4b4a      	ldr	r3, [pc, #296]	@ (800e4a0 <LmhpComplianceOnMcpsIndication+0x7ac>)
 800e378:	7a9b      	ldrb	r3, [r3, #10]
 800e37a:	1c58      	adds	r0, r3, #1
 800e37c:	b2c4      	uxtb	r4, r0
 800e37e:	4848      	ldr	r0, [pc, #288]	@ (800e4a0 <LmhpComplianceOnMcpsIndication+0x7ac>)
 800e380:	7284      	strb	r4, [r0, #10]
 800e382:	440b      	add	r3, r1
 800e384:	7812      	ldrb	r2, [r2, #0]
 800e386:	701a      	strb	r2, [r3, #0]
                ComplianceTestState.DataBuffer[ComplianceTestState.DataBufferSize++] = lrwanVersion.Fields.Major;
 800e388:	4b45      	ldr	r3, [pc, #276]	@ (800e4a0 <LmhpComplianceOnMcpsIndication+0x7ac>)
 800e38a:	68da      	ldr	r2, [r3, #12]
 800e38c:	4b44      	ldr	r3, [pc, #272]	@ (800e4a0 <LmhpComplianceOnMcpsIndication+0x7ac>)
 800e38e:	7a9b      	ldrb	r3, [r3, #10]
 800e390:	1c59      	adds	r1, r3, #1
 800e392:	b2c8      	uxtb	r0, r1
 800e394:	4942      	ldr	r1, [pc, #264]	@ (800e4a0 <LmhpComplianceOnMcpsIndication+0x7ac>)
 800e396:	7288      	strb	r0, [r1, #10]
 800e398:	4413      	add	r3, r2
 800e39a:	f897 203b 	ldrb.w	r2, [r7, #59]	@ 0x3b
 800e39e:	701a      	strb	r2, [r3, #0]
                ComplianceTestState.DataBuffer[ComplianceTestState.DataBufferSize++] = lrwanVersion.Fields.Minor;
 800e3a0:	4b3f      	ldr	r3, [pc, #252]	@ (800e4a0 <LmhpComplianceOnMcpsIndication+0x7ac>)
 800e3a2:	68da      	ldr	r2, [r3, #12]
 800e3a4:	4b3e      	ldr	r3, [pc, #248]	@ (800e4a0 <LmhpComplianceOnMcpsIndication+0x7ac>)
 800e3a6:	7a9b      	ldrb	r3, [r3, #10]
 800e3a8:	1c59      	adds	r1, r3, #1
 800e3aa:	b2c8      	uxtb	r0, r1
 800e3ac:	493c      	ldr	r1, [pc, #240]	@ (800e4a0 <LmhpComplianceOnMcpsIndication+0x7ac>)
 800e3ae:	7288      	strb	r0, [r1, #10]
 800e3b0:	4413      	add	r3, r2
 800e3b2:	f897 203a 	ldrb.w	r2, [r7, #58]	@ 0x3a
 800e3b6:	701a      	strb	r2, [r3, #0]
                ComplianceTestState.DataBuffer[ComplianceTestState.DataBufferSize++] = lrwanVersion.Fields.Patch;
 800e3b8:	4b39      	ldr	r3, [pc, #228]	@ (800e4a0 <LmhpComplianceOnMcpsIndication+0x7ac>)
 800e3ba:	68da      	ldr	r2, [r3, #12]
 800e3bc:	4b38      	ldr	r3, [pc, #224]	@ (800e4a0 <LmhpComplianceOnMcpsIndication+0x7ac>)
 800e3be:	7a9b      	ldrb	r3, [r3, #10]
 800e3c0:	1c59      	adds	r1, r3, #1
 800e3c2:	b2c8      	uxtb	r0, r1
 800e3c4:	4936      	ldr	r1, [pc, #216]	@ (800e4a0 <LmhpComplianceOnMcpsIndication+0x7ac>)
 800e3c6:	7288      	strb	r0, [r1, #10]
 800e3c8:	4413      	add	r3, r2
 800e3ca:	f897 2039 	ldrb.w	r2, [r7, #57]	@ 0x39
 800e3ce:	701a      	strb	r2, [r3, #0]
                ComplianceTestState.DataBuffer[ComplianceTestState.DataBufferSize++] = lrwanVersion.Fields.Revision;
 800e3d0:	4b33      	ldr	r3, [pc, #204]	@ (800e4a0 <LmhpComplianceOnMcpsIndication+0x7ac>)
 800e3d2:	68da      	ldr	r2, [r3, #12]
 800e3d4:	4b32      	ldr	r3, [pc, #200]	@ (800e4a0 <LmhpComplianceOnMcpsIndication+0x7ac>)
 800e3d6:	7a9b      	ldrb	r3, [r3, #10]
 800e3d8:	1c59      	adds	r1, r3, #1
 800e3da:	b2c8      	uxtb	r0, r1
 800e3dc:	4930      	ldr	r1, [pc, #192]	@ (800e4a0 <LmhpComplianceOnMcpsIndication+0x7ac>)
 800e3de:	7288      	strb	r0, [r1, #10]
 800e3e0:	4413      	add	r3, r2
 800e3e2:	f897 2038 	ldrb.w	r2, [r7, #56]	@ 0x38
 800e3e6:	701a      	strb	r2, [r3, #0]
                ComplianceTestState.DataBuffer[ComplianceTestState.DataBufferSize++] = lrwanRpVersion.Fields.Major;
 800e3e8:	4b2d      	ldr	r3, [pc, #180]	@ (800e4a0 <LmhpComplianceOnMcpsIndication+0x7ac>)
 800e3ea:	68da      	ldr	r2, [r3, #12]
 800e3ec:	4b2c      	ldr	r3, [pc, #176]	@ (800e4a0 <LmhpComplianceOnMcpsIndication+0x7ac>)
 800e3ee:	7a9b      	ldrb	r3, [r3, #10]
 800e3f0:	1c59      	adds	r1, r3, #1
 800e3f2:	b2c8      	uxtb	r0, r1
 800e3f4:	492a      	ldr	r1, [pc, #168]	@ (800e4a0 <LmhpComplianceOnMcpsIndication+0x7ac>)
 800e3f6:	7288      	strb	r0, [r1, #10]
 800e3f8:	4413      	add	r3, r2
 800e3fa:	f897 2037 	ldrb.w	r2, [r7, #55]	@ 0x37
 800e3fe:	701a      	strb	r2, [r3, #0]
                ComplianceTestState.DataBuffer[ComplianceTestState.DataBufferSize++] = lrwanRpVersion.Fields.Minor;
 800e400:	4b27      	ldr	r3, [pc, #156]	@ (800e4a0 <LmhpComplianceOnMcpsIndication+0x7ac>)
 800e402:	68da      	ldr	r2, [r3, #12]
 800e404:	4b26      	ldr	r3, [pc, #152]	@ (800e4a0 <LmhpComplianceOnMcpsIndication+0x7ac>)
 800e406:	7a9b      	ldrb	r3, [r3, #10]
 800e408:	1c59      	adds	r1, r3, #1
 800e40a:	b2c8      	uxtb	r0, r1
 800e40c:	4924      	ldr	r1, [pc, #144]	@ (800e4a0 <LmhpComplianceOnMcpsIndication+0x7ac>)
 800e40e:	7288      	strb	r0, [r1, #10]
 800e410:	4413      	add	r3, r2
 800e412:	f897 2036 	ldrb.w	r2, [r7, #54]	@ 0x36
 800e416:	701a      	strb	r2, [r3, #0]
                ComplianceTestState.DataBuffer[ComplianceTestState.DataBufferSize++] = lrwanRpVersion.Fields.Patch;
 800e418:	4b21      	ldr	r3, [pc, #132]	@ (800e4a0 <LmhpComplianceOnMcpsIndication+0x7ac>)
 800e41a:	68da      	ldr	r2, [r3, #12]
 800e41c:	4b20      	ldr	r3, [pc, #128]	@ (800e4a0 <LmhpComplianceOnMcpsIndication+0x7ac>)
 800e41e:	7a9b      	ldrb	r3, [r3, #10]
 800e420:	1c59      	adds	r1, r3, #1
 800e422:	b2c8      	uxtb	r0, r1
 800e424:	491e      	ldr	r1, [pc, #120]	@ (800e4a0 <LmhpComplianceOnMcpsIndication+0x7ac>)
 800e426:	7288      	strb	r0, [r1, #10]
 800e428:	4413      	add	r3, r2
 800e42a:	f897 2035 	ldrb.w	r2, [r7, #53]	@ 0x35
 800e42e:	701a      	strb	r2, [r3, #0]
                ComplianceTestState.DataBuffer[ComplianceTestState.DataBufferSize++] = lrwanRpVersion.Fields.Revision;
 800e430:	4b1b      	ldr	r3, [pc, #108]	@ (800e4a0 <LmhpComplianceOnMcpsIndication+0x7ac>)
 800e432:	68da      	ldr	r2, [r3, #12]
 800e434:	4b1a      	ldr	r3, [pc, #104]	@ (800e4a0 <LmhpComplianceOnMcpsIndication+0x7ac>)
 800e436:	7a9b      	ldrb	r3, [r3, #10]
 800e438:	1c59      	adds	r1, r3, #1
 800e43a:	b2c8      	uxtb	r0, r1
 800e43c:	4918      	ldr	r1, [pc, #96]	@ (800e4a0 <LmhpComplianceOnMcpsIndication+0x7ac>)
 800e43e:	7288      	strb	r0, [r1, #10]
 800e440:	4413      	add	r3, r2
 800e442:	f897 2034 	ldrb.w	r2, [r7, #52]	@ 0x34
 800e446:	701a      	strb	r2, [r3, #0]
                break;
 800e448:	e00a      	b.n	800e460 <LmhpComplianceOnMcpsIndication+0x76c>
            }
        default:
            {
                break;
 800e44a:	bf00      	nop
 800e44c:	e008      	b.n	800e460 <LmhpComplianceOnMcpsIndication+0x76c>
                break;
 800e44e:	bf00      	nop
 800e450:	e006      	b.n	800e460 <LmhpComplianceOnMcpsIndication+0x76c>
                break;
 800e452:	bf00      	nop
 800e454:	e004      	b.n	800e460 <LmhpComplianceOnMcpsIndication+0x76c>
                break;
 800e456:	bf00      	nop
 800e458:	e002      	b.n	800e460 <LmhpComplianceOnMcpsIndication+0x76c>
                break;
 800e45a:	bf00      	nop
 800e45c:	e000      	b.n	800e460 <LmhpComplianceOnMcpsIndication+0x76c>
                break;
 800e45e:	bf00      	nop
            }
    }

    if( ComplianceTestState.DataBufferSize != 0 )
 800e460:	4b0f      	ldr	r3, [pc, #60]	@ (800e4a0 <LmhpComplianceOnMcpsIndication+0x7ac>)
 800e462:	7a9b      	ldrb	r3, [r3, #10]
 800e464:	2b00      	cmp	r3, #0
 800e466:	d00c      	beq.n	800e482 <LmhpComplianceOnMcpsIndication+0x78e>
    {
        if( ProcessTimer.IsRunning == 0U)
 800e468:	4b0f      	ldr	r3, [pc, #60]	@ (800e4a8 <LmhpComplianceOnMcpsIndication+0x7b4>)
 800e46a:	7a5b      	ldrb	r3, [r3, #9]
 800e46c:	2b00      	cmp	r3, #0
 800e46e:	d114      	bne.n	800e49a <LmhpComplianceOnMcpsIndication+0x7a6>
        {
            TimerSetValue( &ProcessTimer, 1000 );
 800e470:	f44f 717a 	mov.w	r1, #1000	@ 0x3e8
 800e474:	480c      	ldr	r0, [pc, #48]	@ (800e4a8 <LmhpComplianceOnMcpsIndication+0x7b4>)
 800e476:	f00d fc97 	bl	801bda8 <UTIL_TIMER_SetPeriod>
            TimerStart( &ProcessTimer );
 800e47a:	480b      	ldr	r0, [pc, #44]	@ (800e4a8 <LmhpComplianceOnMcpsIndication+0x7b4>)
 800e47c:	f00d fbb6 	bl	801bbec <UTIL_TIMER_Start>
 800e480:	e00b      	b.n	800e49a <LmhpComplianceOnMcpsIndication+0x7a6>
        }
    }
    else
    {
        /* Abort any pending Tx as a new command has been processed */
        TimerStop( &ProcessTimer );
 800e482:	4809      	ldr	r0, [pc, #36]	@ (800e4a8 <LmhpComplianceOnMcpsIndication+0x7b4>)
 800e484:	f00d fc20 	bl	801bcc8 <UTIL_TIMER_Stop>
        ComplianceTestState.IsTxPending = false;
 800e488:	4b05      	ldr	r3, [pc, #20]	@ (800e4a0 <LmhpComplianceOnMcpsIndication+0x7ac>)
 800e48a:	2200      	movs	r2, #0
 800e48c:	705a      	strb	r2, [r3, #1]
 800e48e:	e004      	b.n	800e49a <LmhpComplianceOnMcpsIndication+0x7a6>
        return;
 800e490:	bf00      	nop
 800e492:	e002      	b.n	800e49a <LmhpComplianceOnMcpsIndication+0x7a6>
        return;
 800e494:	bf00      	nop
 800e496:	e000      	b.n	800e49a <LmhpComplianceOnMcpsIndication+0x7a6>
        return;
 800e498:	bf00      	nop
    }
}
 800e49a:	3790      	adds	r7, #144	@ 0x90
 800e49c:	46bd      	mov	sp, r7
 800e49e:	bdb0      	pop	{r4, r5, r7, pc}
 800e4a0:	2000077c 	.word	0x2000077c
 800e4a4:	200007b4 	.word	0x200007b4
 800e4a8:	200007b8 	.word	0x200007b8

0800e4ac <LmhpComplianceOnMlmeConfirm>:

static void LmhpComplianceOnMlmeConfirm( MlmeConfirm_t *mlmeConfirm )
{
 800e4ac:	b480      	push	{r7}
 800e4ae:	b083      	sub	sp, #12
 800e4b0:	af00      	add	r7, sp, #0
 800e4b2:	6078      	str	r0, [r7, #4]
                }
                break;
            }
#endif /* CLASS_B not available */
        default:
            break;
 800e4b4:	bf00      	nop
    }
}
 800e4b6:	bf00      	nop
 800e4b8:	370c      	adds	r7, #12
 800e4ba:	46bd      	mov	sp, r7
 800e4bc:	bc80      	pop	{r7}
 800e4be:	4770      	bx	lr

0800e4c0 <LmhpComplianceOnMlmeIndication>:

static void LmhpComplianceOnMlmeIndication( MlmeIndication_t *mlmeIndication )
{
 800e4c0:	b480      	push	{r7}
 800e4c2:	b083      	sub	sp, #12
 800e4c4:	af00      	add	r7, sp, #0
 800e4c6:	6078      	str	r0, [r7, #4]
    if( ComplianceTestState.Initialized == false )
 800e4c8:	4b05      	ldr	r3, [pc, #20]	@ (800e4e0 <LmhpComplianceOnMlmeIndication+0x20>)
 800e4ca:	781b      	ldrb	r3, [r3, #0]
 800e4cc:	f083 0301 	eor.w	r3, r3, #1
 800e4d0:	b2db      	uxtb	r3, r3
 800e4d2:	2b00      	cmp	r3, #0
    {
        return;
 800e4d4:	bf00      	nop
            }
#endif /* CLASS_B not available */
        default:
            break;
    }
}
 800e4d6:	370c      	adds	r7, #12
 800e4d8:	46bd      	mov	sp, r7
 800e4da:	bc80      	pop	{r7}
 800e4dc:	4770      	bx	lr
 800e4de:	bf00      	nop
 800e4e0:	2000077c 	.word	0x2000077c

0800e4e4 <OnProcessTimer>:
    }
}
#endif /* CLASS_B not available */

static void OnProcessTimer( void *context )
{
 800e4e4:	b580      	push	{r7, lr}
 800e4e6:	b082      	sub	sp, #8
 800e4e8:	af00      	add	r7, sp, #0
 800e4ea:	6078      	str	r0, [r7, #4]
    if( ComplianceTestState.DataBufferSize != 0 )
 800e4ec:	4b08      	ldr	r3, [pc, #32]	@ (800e510 <OnProcessTimer+0x2c>)
 800e4ee:	7a9b      	ldrb	r3, [r3, #10]
 800e4f0:	2b00      	cmp	r3, #0
 800e4f2:	d002      	beq.n	800e4fa <OnProcessTimer+0x16>
    {
        ComplianceTestState.IsTxPending = true;
 800e4f4:	4b06      	ldr	r3, [pc, #24]	@ (800e510 <OnProcessTimer+0x2c>)
 800e4f6:	2201      	movs	r2, #1
 800e4f8:	705a      	strb	r2, [r3, #1]
    }
    if( CompliancePackage.OnPackageProcessEvent != NULL )
 800e4fa:	4b06      	ldr	r3, [pc, #24]	@ (800e514 <OnProcessTimer+0x30>)
 800e4fc:	695b      	ldr	r3, [r3, #20]
 800e4fe:	2b00      	cmp	r3, #0
 800e500:	d002      	beq.n	800e508 <OnProcessTimer+0x24>
    {
        CompliancePackage.OnPackageProcessEvent();
 800e502:	4b04      	ldr	r3, [pc, #16]	@ (800e514 <OnProcessTimer+0x30>)
 800e504:	695b      	ldr	r3, [r3, #20]
 800e506:	4798      	blx	r3
    }
}
 800e508:	bf00      	nop
 800e50a:	3708      	adds	r7, #8
 800e50c:	46bd      	mov	sp, r7
 800e50e:	bd80      	pop	{r7, pc}
 800e510:	2000077c 	.word	0x2000077c
 800e514:	200000d8 	.word	0x200000d8

0800e518 <LmhpPackagesRegistrationInit>:

/* Private variables ---------------------------------------------------------*/

/* Exported functions ---------------------------------------------------------*/
LmHandlerErrorStatus_t LmhpPackagesRegistrationInit( Version_t *fwVersion )
{
 800e518:	b480      	push	{r7}
 800e51a:	b083      	sub	sp, #12
 800e51c:	af00      	add	r7, sp, #0
 800e51e:	6078      	str	r0, [r7, #4]
        return LORAMAC_HANDLER_ERROR;
    }
#endif /* LORAWAN_PACKAGES_VERSION */
#endif /* LORAWAN_DATA_DISTRIB_MGT */

    return LORAMAC_HANDLER_SUCCESS;
 800e520:	2300      	movs	r3, #0
}
 800e522:	4618      	mov	r0, r3
 800e524:	370c      	adds	r7, #12
 800e526:	46bd      	mov	sp, r7
 800e528:	bc80      	pop	{r7}
 800e52a:	4770      	bx	lr

0800e52c <LmhpPackagesRegister>:

LmHandlerErrorStatus_t LmhpPackagesRegister( uint8_t id, LmhPackage_t **package )
{
 800e52c:	b480      	push	{r7}
 800e52e:	b083      	sub	sp, #12
 800e530:	af00      	add	r7, sp, #0
 800e532:	4603      	mov	r3, r0
 800e534:	6039      	str	r1, [r7, #0]
 800e536:	71fb      	strb	r3, [r7, #7]
                break;
            }
    }
    return LORAMAC_HANDLER_SUCCESS;
#else
    return LORAMAC_HANDLER_ERROR;
 800e538:	f04f 33ff 	mov.w	r3, #4294967295
#endif /* LORAWAN_DATA_DISTRIB_MGT */
}
 800e53c:	4618      	mov	r0, r3
 800e53e:	370c      	adds	r7, #12
 800e540:	46bd      	mov	sp, r7
 800e542:	bc80      	pop	{r7}
 800e544:	4770      	bx	lr
	...

0800e548 <OnRadioTxDone>:
}RxDoneParams_t;

static RxDoneParams_t RxDoneParams;

static void OnRadioTxDone( void )
{
 800e548:	b590      	push	{r4, r7, lr}
 800e54a:	b083      	sub	sp, #12
 800e54c:	af00      	add	r7, sp, #0
    TxDoneParams.CurTime = TimerGetCurrentTime( );
 800e54e:	f00d fcd5 	bl	801befc <UTIL_TIMER_GetCurrentTime>
 800e552:	4603      	mov	r3, r0
 800e554:	4a0f      	ldr	r2, [pc, #60]	@ (800e594 <OnRadioTxDone+0x4c>)
 800e556:	6013      	str	r3, [r2, #0]
    MacCtx.LastTxSysTime = SysTimeGet( );
 800e558:	4c0f      	ldr	r4, [pc, #60]	@ (800e598 <OnRadioTxDone+0x50>)
 800e55a:	463b      	mov	r3, r7
 800e55c:	4618      	mov	r0, r3
 800e55e:	f00c feb3 	bl	801b2c8 <SysTimeGet>
 800e562:	f504 734e 	add.w	r3, r4, #824	@ 0x338
 800e566:	463a      	mov	r2, r7
 800e568:	e892 0003 	ldmia.w	r2, {r0, r1}
 800e56c:	e883 0003 	stmia.w	r3, {r0, r1}

    LoRaMacRadioEvents.Events.TxDone = 1;
 800e570:	4a0a      	ldr	r2, [pc, #40]	@ (800e59c <OnRadioTxDone+0x54>)
 800e572:	7813      	ldrb	r3, [r2, #0]
 800e574:	f043 0320 	orr.w	r3, r3, #32
 800e578:	7013      	strb	r3, [r2, #0]

    OnMacProcessNotify( );
 800e57a:	f003 fa9f 	bl	8011abc <OnMacProcessNotify>
    MW_LOG(TS_ON, VLEVEL_M, "MAC txDone\r\n" );
 800e57e:	4b08      	ldr	r3, [pc, #32]	@ (800e5a0 <OnRadioTxDone+0x58>)
 800e580:	2201      	movs	r2, #1
 800e582:	2100      	movs	r1, #0
 800e584:	2002      	movs	r0, #2
 800e586:	f00d fda9 	bl	801c0dc <UTIL_ADV_TRACE_COND_FSend>
}
 800e58a:	bf00      	nop
 800e58c:	370c      	adds	r7, #12
 800e58e:	46bd      	mov	sp, r7
 800e590:	bd90      	pop	{r4, r7, pc}
 800e592:	bf00      	nop
 800e594:	20001910 	.word	0x20001910
 800e598:	200007d0 	.word	0x200007d0
 800e59c:	2000190c 	.word	0x2000190c
 800e5a0:	0801ce50 	.word	0x0801ce50

0800e5a4 <OnRadioRxDone>:

static void OnRadioRxDone( uint8_t *payload, uint16_t size, int16_t rssi, int8_t snr )
{
 800e5a4:	b580      	push	{r7, lr}
 800e5a6:	b084      	sub	sp, #16
 800e5a8:	af00      	add	r7, sp, #0
 800e5aa:	60f8      	str	r0, [r7, #12]
 800e5ac:	4608      	mov	r0, r1
 800e5ae:	4611      	mov	r1, r2
 800e5b0:	461a      	mov	r2, r3
 800e5b2:	4603      	mov	r3, r0
 800e5b4:	817b      	strh	r3, [r7, #10]
 800e5b6:	460b      	mov	r3, r1
 800e5b8:	813b      	strh	r3, [r7, #8]
 800e5ba:	4613      	mov	r3, r2
 800e5bc:	71fb      	strb	r3, [r7, #7]
    RxDoneParams.LastRxDone = TimerGetCurrentTime( );
 800e5be:	f00d fc9d 	bl	801befc <UTIL_TIMER_GetCurrentTime>
 800e5c2:	4603      	mov	r3, r0
 800e5c4:	4a11      	ldr	r2, [pc, #68]	@ (800e60c <OnRadioRxDone+0x68>)
 800e5c6:	6013      	str	r3, [r2, #0]
    RxDoneParams.Payload = payload;
 800e5c8:	4a10      	ldr	r2, [pc, #64]	@ (800e60c <OnRadioRxDone+0x68>)
 800e5ca:	68fb      	ldr	r3, [r7, #12]
 800e5cc:	6053      	str	r3, [r2, #4]
    RxDoneParams.Size = size;
 800e5ce:	4a0f      	ldr	r2, [pc, #60]	@ (800e60c <OnRadioRxDone+0x68>)
 800e5d0:	897b      	ldrh	r3, [r7, #10]
 800e5d2:	8113      	strh	r3, [r2, #8]
    RxDoneParams.Rssi = rssi;
 800e5d4:	4a0d      	ldr	r2, [pc, #52]	@ (800e60c <OnRadioRxDone+0x68>)
 800e5d6:	893b      	ldrh	r3, [r7, #8]
 800e5d8:	8153      	strh	r3, [r2, #10]
    RxDoneParams.Snr = snr;
 800e5da:	4a0c      	ldr	r2, [pc, #48]	@ (800e60c <OnRadioRxDone+0x68>)
 800e5dc:	79fb      	ldrb	r3, [r7, #7]
 800e5de:	7313      	strb	r3, [r2, #12]

    LoRaMacRadioEvents.Events.RxDone = 1;
 800e5e0:	4a0b      	ldr	r2, [pc, #44]	@ (800e610 <OnRadioRxDone+0x6c>)
 800e5e2:	7813      	ldrb	r3, [r2, #0]
 800e5e4:	f043 0310 	orr.w	r3, r3, #16
 800e5e8:	7013      	strb	r3, [r2, #0]
#if (defined( LORAMAC_VERSION ) && (( LORAMAC_VERSION == 0x01000400 ) || ( LORAMAC_VERSION == 0x01010100 )))
    LoRaMacRadioEvents.Events.RxProcessPending = 1;
 800e5ea:	4a09      	ldr	r2, [pc, #36]	@ (800e610 <OnRadioRxDone+0x6c>)
 800e5ec:	7813      	ldrb	r3, [r2, #0]
 800e5ee:	f043 0301 	orr.w	r3, r3, #1
 800e5f2:	7013      	strb	r3, [r2, #0]
#endif /* LORAMAC_VERSION */

    OnMacProcessNotify( );
 800e5f4:	f003 fa62 	bl	8011abc <OnMacProcessNotify>
    MW_LOG(TS_ON, VLEVEL_M, "MAC rxDone\r\n" );
 800e5f8:	4b06      	ldr	r3, [pc, #24]	@ (800e614 <OnRadioRxDone+0x70>)
 800e5fa:	2201      	movs	r2, #1
 800e5fc:	2100      	movs	r1, #0
 800e5fe:	2002      	movs	r0, #2
 800e600:	f00d fd6c 	bl	801c0dc <UTIL_ADV_TRACE_COND_FSend>
}
 800e604:	bf00      	nop
 800e606:	3710      	adds	r7, #16
 800e608:	46bd      	mov	sp, r7
 800e60a:	bd80      	pop	{r7, pc}
 800e60c:	20001914 	.word	0x20001914
 800e610:	2000190c 	.word	0x2000190c
 800e614:	0801ce60 	.word	0x0801ce60

0800e618 <OnRadioTxTimeout>:

static void OnRadioTxTimeout( void )
{
 800e618:	b580      	push	{r7, lr}
 800e61a:	af00      	add	r7, sp, #0
    LoRaMacRadioEvents.Events.TxTimeout = 1;
 800e61c:	4a07      	ldr	r2, [pc, #28]	@ (800e63c <OnRadioTxTimeout+0x24>)
 800e61e:	7813      	ldrb	r3, [r2, #0]
 800e620:	f043 0308 	orr.w	r3, r3, #8
 800e624:	7013      	strb	r3, [r2, #0]

    OnMacProcessNotify( );
 800e626:	f003 fa49 	bl	8011abc <OnMacProcessNotify>
    MW_LOG(TS_ON, VLEVEL_M, "MAC txTimeOut\r\n" );
 800e62a:	4b05      	ldr	r3, [pc, #20]	@ (800e640 <OnRadioTxTimeout+0x28>)
 800e62c:	2201      	movs	r2, #1
 800e62e:	2100      	movs	r1, #0
 800e630:	2002      	movs	r0, #2
 800e632:	f00d fd53 	bl	801c0dc <UTIL_ADV_TRACE_COND_FSend>
}
 800e636:	bf00      	nop
 800e638:	bd80      	pop	{r7, pc}
 800e63a:	bf00      	nop
 800e63c:	2000190c 	.word	0x2000190c
 800e640:	0801ce70 	.word	0x0801ce70

0800e644 <OnRadioRxError>:

static void OnRadioRxError( void )
{
 800e644:	b580      	push	{r7, lr}
 800e646:	af00      	add	r7, sp, #0
    LoRaMacRadioEvents.Events.RxError = 1;
 800e648:	4a04      	ldr	r2, [pc, #16]	@ (800e65c <OnRadioRxError+0x18>)
 800e64a:	7813      	ldrb	r3, [r2, #0]
 800e64c:	f043 0304 	orr.w	r3, r3, #4
 800e650:	7013      	strb	r3, [r2, #0]

    OnMacProcessNotify( );
 800e652:	f003 fa33 	bl	8011abc <OnMacProcessNotify>
}
 800e656:	bf00      	nop
 800e658:	bd80      	pop	{r7, pc}
 800e65a:	bf00      	nop
 800e65c:	2000190c 	.word	0x2000190c

0800e660 <OnRadioRxTimeout>:

static void OnRadioRxTimeout( void )
{
 800e660:	b580      	push	{r7, lr}
 800e662:	af00      	add	r7, sp, #0
    LoRaMacRadioEvents.Events.RxTimeout = 1;
 800e664:	4a07      	ldr	r2, [pc, #28]	@ (800e684 <OnRadioRxTimeout+0x24>)
 800e666:	7813      	ldrb	r3, [r2, #0]
 800e668:	f043 0302 	orr.w	r3, r3, #2
 800e66c:	7013      	strb	r3, [r2, #0]

    OnMacProcessNotify( );
 800e66e:	f003 fa25 	bl	8011abc <OnMacProcessNotify>
    MW_LOG(TS_ON, VLEVEL_M, "MAC rxTimeOut\r\n" );
 800e672:	4b05      	ldr	r3, [pc, #20]	@ (800e688 <OnRadioRxTimeout+0x28>)
 800e674:	2201      	movs	r2, #1
 800e676:	2100      	movs	r1, #0
 800e678:	2002      	movs	r0, #2
 800e67a:	f00d fd2f 	bl	801c0dc <UTIL_ADV_TRACE_COND_FSend>
}
 800e67e:	bf00      	nop
 800e680:	bd80      	pop	{r7, pc}
 800e682:	bf00      	nop
 800e684:	2000190c 	.word	0x2000190c
 800e688:	0801ce80 	.word	0x0801ce80

0800e68c <UpdateRxSlotIdleState>:

static void UpdateRxSlotIdleState( void )
{
 800e68c:	b480      	push	{r7}
 800e68e:	af00      	add	r7, sp, #0
    if( Nvm.MacGroup2.DeviceClass != CLASS_C )
 800e690:	4b08      	ldr	r3, [pc, #32]	@ (800e6b4 <UpdateRxSlotIdleState+0x28>)
 800e692:	f893 3118 	ldrb.w	r3, [r3, #280]	@ 0x118
 800e696:	2b02      	cmp	r3, #2
 800e698:	d004      	beq.n	800e6a4 <UpdateRxSlotIdleState+0x18>
    {
        MacCtx.RxSlot = RX_SLOT_NONE;
 800e69a:	4b07      	ldr	r3, [pc, #28]	@ (800e6b8 <UpdateRxSlotIdleState+0x2c>)
 800e69c:	2206      	movs	r2, #6
 800e69e:	f883 2490 	strb.w	r2, [r3, #1168]	@ 0x490
    }
    else
    {
        MacCtx.RxSlot = RX_SLOT_WIN_CLASS_C;
    }
}
 800e6a2:	e003      	b.n	800e6ac <UpdateRxSlotIdleState+0x20>
        MacCtx.RxSlot = RX_SLOT_WIN_CLASS_C;
 800e6a4:	4b04      	ldr	r3, [pc, #16]	@ (800e6b8 <UpdateRxSlotIdleState+0x2c>)
 800e6a6:	2202      	movs	r2, #2
 800e6a8:	f883 2490 	strb.w	r2, [r3, #1168]	@ 0x490
}
 800e6ac:	bf00      	nop
 800e6ae:	46bd      	mov	sp, r7
 800e6b0:	bc80      	pop	{r7}
 800e6b2:	4770      	bx	lr
 800e6b4:	20000d04 	.word	0x20000d04
 800e6b8:	200007d0 	.word	0x200007d0

0800e6bc <ProcessRadioTxDone>:

static void ProcessRadioTxDone( void )
{
 800e6bc:	b580      	push	{r7, lr}
 800e6be:	b092      	sub	sp, #72	@ 0x48
 800e6c0:	af02      	add	r7, sp, #8
    GetPhyParams_t getPhy;
    PhyParam_t phyParam;
    SetBandTxDoneParams_t txDone;

    if( Nvm.MacGroup2.DeviceClass != CLASS_C )
 800e6c2:	4b4a      	ldr	r3, [pc, #296]	@ (800e7ec <ProcessRadioTxDone+0x130>)
 800e6c4:	f893 3118 	ldrb.w	r3, [r3, #280]	@ 0x118
 800e6c8:	2b02      	cmp	r3, #2
 800e6ca:	d002      	beq.n	800e6d2 <ProcessRadioTxDone+0x16>
    {
        Radio.Sleep( );
 800e6cc:	4b48      	ldr	r3, [pc, #288]	@ (800e7f0 <ProcessRadioTxDone+0x134>)
 800e6ce:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800e6d0:	4798      	blx	r3
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800e6d2:	f3ef 8310 	mrs	r3, PRIMASK
 800e6d6:	633b      	str	r3, [r7, #48]	@ 0x30
  return(result);
 800e6d8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
    }
#if ( !defined(DISABLE_LORAWAN_RX_WINDOW) || (DISABLE_LORAWAN_RX_WINDOW == 0) )
    // Setup timers
    CRITICAL_SECTION_BEGIN( );
 800e6da:	63fb      	str	r3, [r7, #60]	@ 0x3c
  __ASM volatile ("cpsid i" : : : "memory");
 800e6dc:	b672      	cpsid	i
}
 800e6de:	bf00      	nop
    uint32_t offset = TimerGetCurrentTime( ) - TxDoneParams.CurTime;
 800e6e0:	f00d fc0c 	bl	801befc <UTIL_TIMER_GetCurrentTime>
 800e6e4:	4602      	mov	r2, r0
 800e6e6:	4b43      	ldr	r3, [pc, #268]	@ (800e7f4 <ProcessRadioTxDone+0x138>)
 800e6e8:	681b      	ldr	r3, [r3, #0]
 800e6ea:	1ad3      	subs	r3, r2, r3
 800e6ec:	63bb      	str	r3, [r7, #56]	@ 0x38
    TimerSetValue( &MacCtx.RxWindowTimer1, MacCtx.RxWindow1Delay - offset );
 800e6ee:	4b42      	ldr	r3, [pc, #264]	@ (800e7f8 <ProcessRadioTxDone+0x13c>)
 800e6f0:	f8d3 23b0 	ldr.w	r2, [r3, #944]	@ 0x3b0
 800e6f4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800e6f6:	1ad3      	subs	r3, r2, r3
 800e6f8:	4619      	mov	r1, r3
 800e6fa:	4840      	ldr	r0, [pc, #256]	@ (800e7fc <ProcessRadioTxDone+0x140>)
 800e6fc:	f00d fb54 	bl	801bda8 <UTIL_TIMER_SetPeriod>
    TimerStart( &MacCtx.RxWindowTimer1 );
 800e700:	483e      	ldr	r0, [pc, #248]	@ (800e7fc <ProcessRadioTxDone+0x140>)
 800e702:	f00d fa73 	bl	801bbec <UTIL_TIMER_Start>
    TimerSetValue( &MacCtx.RxWindowTimer2, MacCtx.RxWindow2Delay - offset );
 800e706:	4b3c      	ldr	r3, [pc, #240]	@ (800e7f8 <ProcessRadioTxDone+0x13c>)
 800e708:	f8d3 23b4 	ldr.w	r2, [r3, #948]	@ 0x3b4
 800e70c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800e70e:	1ad3      	subs	r3, r2, r3
 800e710:	4619      	mov	r1, r3
 800e712:	483b      	ldr	r0, [pc, #236]	@ (800e800 <ProcessRadioTxDone+0x144>)
 800e714:	f00d fb48 	bl	801bda8 <UTIL_TIMER_SetPeriod>
    TimerStart( &MacCtx.RxWindowTimer2 );
 800e718:	4839      	ldr	r0, [pc, #228]	@ (800e800 <ProcessRadioTxDone+0x144>)
 800e71a:	f00d fa67 	bl	801bbec <UTIL_TIMER_Start>
 800e71e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800e720:	637b      	str	r3, [r7, #52]	@ 0x34
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800e722:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800e724:	f383 8810 	msr	PRIMASK, r3
}
 800e728:	bf00      	nop
        phyParam = RegionGetPhyParam( Nvm.MacGroup2.Region, &getPhy );
        TimerSetValue( &MacCtx.AckTimeoutTimer, MacCtx.RxWindow2Delay + phyParam.Value );
        TimerStart( &MacCtx.AckTimeoutTimer );
    }
#elif (defined( LORAMAC_VERSION ) && (( LORAMAC_VERSION == 0x01000400 ) || ( LORAMAC_VERSION == 0x01010100 )))
    if( MacCtx.NodeAckRequested == true )
 800e72a:	4b33      	ldr	r3, [pc, #204]	@ (800e7f8 <ProcessRadioTxDone+0x13c>)
 800e72c:	f893 341a 	ldrb.w	r3, [r3, #1050]	@ 0x41a
 800e730:	2b00      	cmp	r3, #0
 800e732:	d01a      	beq.n	800e76a <ProcessRadioTxDone+0xae>
    {
        getPhy.Attribute = PHY_RETRANSMIT_TIMEOUT;
 800e734:	2315      	movs	r3, #21
 800e736:	f887 3020 	strb.w	r3, [r7, #32]
        phyParam = RegionGetPhyParam( Nvm.MacGroup2.Region, &getPhy );
 800e73a:	4b2c      	ldr	r3, [pc, #176]	@ (800e7ec <ProcessRadioTxDone+0x130>)
 800e73c:	f893 3048 	ldrb.w	r3, [r3, #72]	@ 0x48
 800e740:	f107 0220 	add.w	r2, r7, #32
 800e744:	4611      	mov	r1, r2
 800e746:	4618      	mov	r0, r3
 800e748:	f006 ff40 	bl	80155cc <RegionGetPhyParam>
 800e74c:	4603      	mov	r3, r0
 800e74e:	61fb      	str	r3, [r7, #28]
        TimerSetValue( &MacCtx.RetransmitTimeoutTimer, MacCtx.RxWindow2Delay + phyParam.Value );
 800e750:	4b29      	ldr	r3, [pc, #164]	@ (800e7f8 <ProcessRadioTxDone+0x13c>)
 800e752:	f8d3 23b4 	ldr.w	r2, [r3, #948]	@ 0x3b4
 800e756:	69fb      	ldr	r3, [r7, #28]
 800e758:	4413      	add	r3, r2
 800e75a:	4619      	mov	r1, r3
 800e75c:	4829      	ldr	r0, [pc, #164]	@ (800e804 <ProcessRadioTxDone+0x148>)
 800e75e:	f00d fb23 	bl	801bda8 <UTIL_TIMER_SetPeriod>
        TimerStart( &MacCtx.RetransmitTimeoutTimer );
 800e762:	4828      	ldr	r0, [pc, #160]	@ (800e804 <ProcessRadioTxDone+0x148>)
 800e764:	f00d fa42 	bl	801bbec <UTIL_TIMER_Start>
 800e768:	e003      	b.n	800e772 <ProcessRadioTxDone+0xb6>
    }
    else
    {
        // Transmission successful, setup status directly
        MacCtx.McpsConfirm.Status = LORAMAC_EVENT_INFO_STATUS_OK;
 800e76a:	4b23      	ldr	r3, [pc, #140]	@ (800e7f8 <ProcessRadioTxDone+0x13c>)
 800e76c:	2200      	movs	r2, #0
 800e76e:	f883 2441 	strb.w	r2, [r3, #1089]	@ 0x441
    }
#endif /* LORAMAC_VERSION */

    // Update Aggregated last tx done time
    Nvm.MacGroup1.LastTxDoneTime = TxDoneParams.CurTime;
 800e772:	4b20      	ldr	r3, [pc, #128]	@ (800e7f4 <ProcessRadioTxDone+0x138>)
 800e774:	681b      	ldr	r3, [r3, #0]
 800e776:	4a1d      	ldr	r2, [pc, #116]	@ (800e7ec <ProcessRadioTxDone+0x130>)
 800e778:	62d3      	str	r3, [r2, #44]	@ 0x2c

    // Update last tx done time for the current channel
    txDone.Channel = MacCtx.Channel;
 800e77a:	4b1f      	ldr	r3, [pc, #124]	@ (800e7f8 <ProcessRadioTxDone+0x13c>)
 800e77c:	f893 341b 	ldrb.w	r3, [r3, #1051]	@ 0x41b
 800e780:	723b      	strb	r3, [r7, #8]
    txDone.LastTxDoneTime = TxDoneParams.CurTime;
 800e782:	4b1c      	ldr	r3, [pc, #112]	@ (800e7f4 <ProcessRadioTxDone+0x138>)
 800e784:	681b      	ldr	r3, [r3, #0]
 800e786:	60fb      	str	r3, [r7, #12]
    txDone.ElapsedTimeSinceStartUp = SysTimeSub( SysTimeGetMcuTime( ), Nvm.MacGroup2.InitializationTime );
 800e788:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 800e78c:	4618      	mov	r0, r3
 800e78e:	f00c fdd3 	bl	801b338 <SysTimeGetMcuTime>
 800e792:	4638      	mov	r0, r7
 800e794:	4b15      	ldr	r3, [pc, #84]	@ (800e7ec <ProcessRadioTxDone+0x130>)
 800e796:	f8d3 2128 	ldr.w	r2, [r3, #296]	@ 0x128
 800e79a:	9200      	str	r2, [sp, #0]
 800e79c:	f8d3 3124 	ldr.w	r3, [r3, #292]	@ 0x124
 800e7a0:	f107 0228 	add.w	r2, r7, #40	@ 0x28
 800e7a4:	ca06      	ldmia	r2, {r1, r2}
 800e7a6:	f00c fd28 	bl	801b1fa <SysTimeSub>
 800e7aa:	f107 0314 	add.w	r3, r7, #20
 800e7ae:	463a      	mov	r2, r7
 800e7b0:	e892 0003 	ldmia.w	r2, {r0, r1}
 800e7b4:	e883 0003 	stmia.w	r3, {r0, r1}
    txDone.LastTxAirTime = MacCtx.TxTimeOnAir;
 800e7b8:	4b0f      	ldr	r3, [pc, #60]	@ (800e7f8 <ProcessRadioTxDone+0x13c>)
 800e7ba:	f8d3 341c 	ldr.w	r3, [r3, #1052]	@ 0x41c
 800e7be:	613b      	str	r3, [r7, #16]
    txDone.Joined  = true;
 800e7c0:	2301      	movs	r3, #1
 800e7c2:	727b      	strb	r3, [r7, #9]
    if( Nvm.MacGroup2.NetworkActivation == ACTIVATION_TYPE_NONE )
 800e7c4:	4b09      	ldr	r3, [pc, #36]	@ (800e7ec <ProcessRadioTxDone+0x130>)
 800e7c6:	f893 3130 	ldrb.w	r3, [r3, #304]	@ 0x130
 800e7ca:	2b00      	cmp	r3, #0
 800e7cc:	d101      	bne.n	800e7d2 <ProcessRadioTxDone+0x116>
    {
        txDone.Joined  = false;
 800e7ce:	2300      	movs	r3, #0
 800e7d0:	727b      	strb	r3, [r7, #9]
    }

    RegionSetBandTxDone( Nvm.MacGroup2.Region, &txDone );
 800e7d2:	4b06      	ldr	r3, [pc, #24]	@ (800e7ec <ProcessRadioTxDone+0x130>)
 800e7d4:	f893 3048 	ldrb.w	r3, [r3, #72]	@ 0x48
 800e7d8:	f107 0208 	add.w	r2, r7, #8
 800e7dc:	4611      	mov	r1, r2
 800e7de:	4618      	mov	r0, r3
 800e7e0:	f006 ff0c 	bl	80155fc <RegionSetBandTxDone>
    if( MacCtx.NodeAckRequested == false )
    {
        MacCtx.McpsConfirm.Status = LORAMAC_EVENT_INFO_STATUS_OK;
    }
#endif /* LORAMAC_VERSION */
}
 800e7e4:	bf00      	nop
 800e7e6:	3740      	adds	r7, #64	@ 0x40
 800e7e8:	46bd      	mov	sp, r7
 800e7ea:	bd80      	pop	{r7, pc}
 800e7ec:	20000d04 	.word	0x20000d04
 800e7f0:	0801d51c 	.word	0x0801d51c
 800e7f4:	20001910 	.word	0x20001910
 800e7f8:	200007d0 	.word	0x200007d0
 800e7fc:	20000b50 	.word	0x20000b50
 800e800:	20000b68 	.word	0x20000b68
 800e804:	20000bd0 	.word	0x20000bd0

0800e808 <PrepareRxDoneAbort>:

static void PrepareRxDoneAbort( void )
{
 800e808:	b580      	push	{r7, lr}
 800e80a:	af00      	add	r7, sp, #0
    MacCtx.MacState |= LORAMAC_RX_ABORT;
 800e80c:	4b10      	ldr	r3, [pc, #64]	@ (800e850 <PrepareRxDoneAbort+0x48>)
 800e80e:	f8d3 3340 	ldr.w	r3, [r3, #832]	@ 0x340
 800e812:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800e816:	4a0e      	ldr	r2, [pc, #56]	@ (800e850 <PrepareRxDoneAbort+0x48>)
 800e818:	f8c2 3340 	str.w	r3, [r2, #832]	@ 0x340

    if( MacCtx.NodeAckRequested == true )
 800e81c:	4b0c      	ldr	r3, [pc, #48]	@ (800e850 <PrepareRxDoneAbort+0x48>)
 800e81e:	f893 341a 	ldrb.w	r3, [r3, #1050]	@ 0x41a
 800e822:	2b00      	cmp	r3, #0
 800e824:	d002      	beq.n	800e82c <PrepareRxDoneAbort+0x24>
    {
#if (defined( LORAMAC_VERSION ) && ( LORAMAC_VERSION == 0x01000300 ))
        OnAckTimeoutTimerEvent( NULL );
#elif (defined( LORAMAC_VERSION ) && (( LORAMAC_VERSION == 0x01000400 ) || ( LORAMAC_VERSION == 0x01010100 )))
        OnRetransmitTimeoutTimerEvent( NULL );
 800e826:	2000      	movs	r0, #0
 800e828:	f001 fa12 	bl	800fc50 <OnRetransmitTimeoutTimerEvent>
#endif /* LORAMAC_VERSION */
    }

    MacCtx.MacFlags.Bits.McpsInd = 1;
 800e82c:	4a08      	ldr	r2, [pc, #32]	@ (800e850 <PrepareRxDoneAbort+0x48>)
 800e82e:	f892 3491 	ldrb.w	r3, [r2, #1169]	@ 0x491
 800e832:	f043 0302 	orr.w	r3, r3, #2
 800e836:	f882 3491 	strb.w	r3, [r2, #1169]	@ 0x491
    MacCtx.MacFlags.Bits.MacDone = 1;
 800e83a:	4a05      	ldr	r2, [pc, #20]	@ (800e850 <PrepareRxDoneAbort+0x48>)
 800e83c:	f892 3491 	ldrb.w	r3, [r2, #1169]	@ 0x491
 800e840:	f043 0310 	orr.w	r3, r3, #16
 800e844:	f882 3491 	strb.w	r3, [r2, #1169]	@ 0x491

    UpdateRxSlotIdleState( );
 800e848:	f7ff ff20 	bl	800e68c <UpdateRxSlotIdleState>
}
 800e84c:	bf00      	nop
 800e84e:	bd80      	pop	{r7, pc}
 800e850:	200007d0 	.word	0x200007d0

0800e854 <ProcessRadioRxDone>:

static void ProcessRadioRxDone( void )
{
 800e854:	b590      	push	{r4, r7, lr}
 800e856:	b0a9      	sub	sp, #164	@ 0xa4
 800e858:	af02      	add	r7, sp, #8
    LoRaMacHeader_t macHdr;
    ApplyCFListParams_t applyCFList;
    GetPhyParams_t getPhy;
    PhyParam_t phyParam;
    LoRaMacCryptoStatus_t macCryptoStatus = LORAMAC_CRYPTO_ERROR;
 800e85a:	2312      	movs	r3, #18
 800e85c:	f887 3090 	strb.w	r3, [r7, #144]	@ 0x90

    LoRaMacMessageData_t macMsgData;
    LoRaMacMessageJoinAccept_t macMsgJoinAccept;
    uint8_t *payload = RxDoneParams.Payload;
 800e860:	4ba1      	ldr	r3, [pc, #644]	@ (800eae8 <ProcessRadioRxDone+0x294>)
 800e862:	685b      	ldr	r3, [r3, #4]
 800e864:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
    uint16_t size = RxDoneParams.Size;
 800e868:	4b9f      	ldr	r3, [pc, #636]	@ (800eae8 <ProcessRadioRxDone+0x294>)
 800e86a:	891b      	ldrh	r3, [r3, #8]
 800e86c:	f8a7 308a 	strh.w	r3, [r7, #138]	@ 0x8a
    int16_t rssi = RxDoneParams.Rssi;
 800e870:	4b9d      	ldr	r3, [pc, #628]	@ (800eae8 <ProcessRadioRxDone+0x294>)
 800e872:	895b      	ldrh	r3, [r3, #10]
 800e874:	f8a7 3088 	strh.w	r3, [r7, #136]	@ 0x88
    int8_t snr = RxDoneParams.Snr;
 800e878:	4b9b      	ldr	r3, [pc, #620]	@ (800eae8 <ProcessRadioRxDone+0x294>)
 800e87a:	7b1b      	ldrb	r3, [r3, #12]
 800e87c:	f887 3087 	strb.w	r3, [r7, #135]	@ 0x87

    uint8_t pktHeaderLen = 0;
 800e880:	2300      	movs	r3, #0
 800e882:	f887 3086 	strb.w	r3, [r7, #134]	@ 0x86

    uint32_t downLinkCounter = 0;
 800e886:	2300      	movs	r3, #0
 800e888:	613b      	str	r3, [r7, #16]
    uint32_t address = Nvm.MacGroup2.DevAddr;
 800e88a:	4b98      	ldr	r3, [pc, #608]	@ (800eaec <ProcessRadioRxDone+0x298>)
 800e88c:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 800e890:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
    uint8_t multicast = 0;
 800e894:	2300      	movs	r3, #0
 800e896:	f887 3093 	strb.w	r3, [r7, #147]	@ 0x93
    AddressIdentifier_t addrID = UNICAST_DEV_ADDR;
 800e89a:	2301      	movs	r3, #1
 800e89c:	f887 3092 	strb.w	r3, [r7, #146]	@ 0x92
    FCntIdentifier_t fCntID;
#if (defined( LORAMAC_VERSION ) && ( LORAMAC_VERSION == 0x01010100 ))
    uint8_t macCmdPayload[2] = { 0 };
#endif /* LORAMAC_VERSION */
    Mlme_t joinType = MLME_JOIN;
 800e8a0:	2301      	movs	r3, #1
 800e8a2:	f887 3085 	strb.w	r3, [r7, #133]	@ 0x85

#if (defined( LORAMAC_VERSION ) && (( LORAMAC_VERSION == 0x01000400 ) || ( LORAMAC_VERSION == 0x01010100 )))
    LoRaMacRadioEvents.Events.RxProcessPending = 0;
 800e8a6:	4a92      	ldr	r2, [pc, #584]	@ (800eaf0 <ProcessRadioRxDone+0x29c>)
 800e8a8:	7813      	ldrb	r3, [r2, #0]
 800e8aa:	f023 0301 	bic.w	r3, r3, #1
 800e8ae:	7013      	strb	r3, [r2, #0]
#endif /* LORAMAC_VERSION */

    MacCtx.McpsConfirm.AckReceived = false;
 800e8b0:	4b90      	ldr	r3, [pc, #576]	@ (800eaf4 <ProcessRadioRxDone+0x2a0>)
 800e8b2:	2200      	movs	r2, #0
 800e8b4:	f883 2444 	strb.w	r2, [r3, #1092]	@ 0x444
    MacCtx.RxStatus.Rssi = rssi;
 800e8b8:	4a8e      	ldr	r2, [pc, #568]	@ (800eaf4 <ProcessRadioRxDone+0x2a0>)
 800e8ba:	f8b7 3088 	ldrh.w	r3, [r7, #136]	@ 0x88
 800e8be:	f8a2 348c 	strh.w	r3, [r2, #1164]	@ 0x48c
    MacCtx.RxStatus.Snr = snr;
 800e8c2:	4a8c      	ldr	r2, [pc, #560]	@ (800eaf4 <ProcessRadioRxDone+0x2a0>)
 800e8c4:	f897 3087 	ldrb.w	r3, [r7, #135]	@ 0x87
 800e8c8:	f882 348e 	strb.w	r3, [r2, #1166]	@ 0x48e
    MacCtx.RxStatus.RxSlot = MacCtx.RxSlot;
 800e8cc:	4b89      	ldr	r3, [pc, #548]	@ (800eaf4 <ProcessRadioRxDone+0x2a0>)
 800e8ce:	f893 2490 	ldrb.w	r2, [r3, #1168]	@ 0x490
 800e8d2:	4b88      	ldr	r3, [pc, #544]	@ (800eaf4 <ProcessRadioRxDone+0x2a0>)
 800e8d4:	f883 248f 	strb.w	r2, [r3, #1167]	@ 0x48f
    MacCtx.McpsIndication.Port = 0;
 800e8d8:	4b86      	ldr	r3, [pc, #536]	@ (800eaf4 <ProcessRadioRxDone+0x2a0>)
 800e8da:	2200      	movs	r2, #0
 800e8dc:	f883 2423 	strb.w	r2, [r3, #1059]	@ 0x423
    MacCtx.McpsIndication.Multicast = 0;
 800e8e0:	4b84      	ldr	r3, [pc, #528]	@ (800eaf4 <ProcessRadioRxDone+0x2a0>)
 800e8e2:	2200      	movs	r2, #0
 800e8e4:	f883 2422 	strb.w	r2, [r3, #1058]	@ 0x422
    MacCtx.McpsIndication.IsUplinkTxPending = 0;
 800e8e8:	4b82      	ldr	r3, [pc, #520]	@ (800eaf4 <ProcessRadioRxDone+0x2a0>)
 800e8ea:	2200      	movs	r2, #0
 800e8ec:	f883 2425 	strb.w	r2, [r3, #1061]	@ 0x425
    MacCtx.McpsIndication.Buffer = NULL;
 800e8f0:	4b80      	ldr	r3, [pc, #512]	@ (800eaf4 <ProcessRadioRxDone+0x2a0>)
 800e8f2:	2200      	movs	r2, #0
 800e8f4:	f8c3 2428 	str.w	r2, [r3, #1064]	@ 0x428
    MacCtx.McpsIndication.BufferSize = 0;
 800e8f8:	4b7e      	ldr	r3, [pc, #504]	@ (800eaf4 <ProcessRadioRxDone+0x2a0>)
 800e8fa:	2200      	movs	r2, #0
 800e8fc:	f883 242c 	strb.w	r2, [r3, #1068]	@ 0x42c
    MacCtx.McpsIndication.RxData = false;
 800e900:	4b7c      	ldr	r3, [pc, #496]	@ (800eaf4 <ProcessRadioRxDone+0x2a0>)
 800e902:	2200      	movs	r2, #0
 800e904:	f883 242d 	strb.w	r2, [r3, #1069]	@ 0x42d
    MacCtx.McpsIndication.AckReceived = false;
 800e908:	4b7a      	ldr	r3, [pc, #488]	@ (800eaf4 <ProcessRadioRxDone+0x2a0>)
 800e90a:	2200      	movs	r2, #0
 800e90c:	f883 242e 	strb.w	r2, [r3, #1070]	@ 0x42e
    MacCtx.McpsIndication.DownLinkCounter = 0;
 800e910:	4b78      	ldr	r3, [pc, #480]	@ (800eaf4 <ProcessRadioRxDone+0x2a0>)
 800e912:	2200      	movs	r2, #0
 800e914:	f8c3 2430 	str.w	r2, [r3, #1072]	@ 0x430
    MacCtx.McpsIndication.McpsIndication = MCPS_UNCONFIRMED;
 800e918:	4b76      	ldr	r3, [pc, #472]	@ (800eaf4 <ProcessRadioRxDone+0x2a0>)
 800e91a:	2200      	movs	r2, #0
 800e91c:	f883 2420 	strb.w	r2, [r3, #1056]	@ 0x420
    MacCtx.McpsIndication.DevAddress = 0;
 800e920:	4b74      	ldr	r3, [pc, #464]	@ (800eaf4 <ProcessRadioRxDone+0x2a0>)
 800e922:	2200      	movs	r2, #0
 800e924:	f8c3 2434 	str.w	r2, [r3, #1076]	@ 0x434
    MacCtx.McpsIndication.DeviceTimeAnsReceived = false;
 800e928:	4b72      	ldr	r3, [pc, #456]	@ (800eaf4 <ProcessRadioRxDone+0x2a0>)
 800e92a:	2200      	movs	r2, #0
 800e92c:	f883 2438 	strb.w	r2, [r3, #1080]	@ 0x438
#if (defined( LORAMAC_VERSION ) && (( LORAMAC_VERSION == 0x01000400 ) || ( LORAMAC_VERSION == 0x01010100 )))
    MacCtx.McpsIndication.ResponseTimeout = 0;
 800e930:	4b70      	ldr	r3, [pc, #448]	@ (800eaf4 <ProcessRadioRxDone+0x2a0>)
 800e932:	2200      	movs	r2, #0
 800e934:	f8c3 243c 	str.w	r2, [r3, #1084]	@ 0x43c
#endif /* LORAMAC_VERSION */

    Radio.Sleep( );
 800e938:	4b6f      	ldr	r3, [pc, #444]	@ (800eaf8 <ProcessRadioRxDone+0x2a4>)
 800e93a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800e93c:	4798      	blx	r3

#if (defined( LORAMAC_VERSION ) && ( LORAMAC_VERSION == 0x01000300 ))
    TimerStop( &MacCtx.RxWindowTimer2 );
#elif (defined( LORAMAC_VERSION ) && (( LORAMAC_VERSION == 0x01000400 ) || ( LORAMAC_VERSION == 0x01010100 )))
    if( MacCtx.RxStatus.RxSlot == RX_SLOT_WIN_1 )
 800e93e:	4b6d      	ldr	r3, [pc, #436]	@ (800eaf4 <ProcessRadioRxDone+0x2a0>)
 800e940:	f893 348f 	ldrb.w	r3, [r3, #1167]	@ 0x48f
 800e944:	2b00      	cmp	r3, #0
 800e946:	d102      	bne.n	800e94e <ProcessRadioRxDone+0xfa>
    {
        TimerStop( &MacCtx.RxWindowTimer2 );
 800e948:	486c      	ldr	r0, [pc, #432]	@ (800eafc <ProcessRadioRxDone+0x2a8>)
 800e94a:	f00d f9bd 	bl	801bcc8 <UTIL_TIMER_Stop>
    }
#endif /* LORAMAC_VERSION */

    // This function must be called even if we are not in class b mode yet.
    if( LoRaMacClassBRxBeacon( payload, size ) == true )
 800e94e:	f8b7 308a 	ldrh.w	r3, [r7, #138]	@ 0x8a
 800e952:	4619      	mov	r1, r3
 800e954:	f8d7 008c 	ldr.w	r0, [r7, #140]	@ 0x8c
 800e958:	f004 feba 	bl	80136d0 <LoRaMacClassBRxBeacon>
 800e95c:	4603      	mov	r3, r0
 800e95e:	2b00      	cmp	r3, #0
 800e960:	d00b      	beq.n	800e97a <ProcessRadioRxDone+0x126>
    {
        MacCtx.MlmeIndication.BeaconInfo.Rssi = rssi;
 800e962:	4a64      	ldr	r2, [pc, #400]	@ (800eaf4 <ProcessRadioRxDone+0x2a0>)
 800e964:	f8b7 3088 	ldrh.w	r3, [r7, #136]	@ 0x88
 800e968:	f8a2 347e 	strh.w	r3, [r2, #1150]	@ 0x47e
        MacCtx.MlmeIndication.BeaconInfo.Snr = snr;
 800e96c:	4a61      	ldr	r2, [pc, #388]	@ (800eaf4 <ProcessRadioRxDone+0x2a0>)
 800e96e:	f897 3087 	ldrb.w	r3, [r7, #135]	@ 0x87
 800e972:	f882 3480 	strb.w	r3, [r2, #1152]	@ 0x480
        return;
 800e976:	f000 bc8d 	b.w	800f294 <ProcessRadioRxDone+0xa40>
    }
    // Check if we expect a ping or a multicast slot.
    if( Nvm.MacGroup2.DeviceClass == CLASS_B )
 800e97a:	4b5c      	ldr	r3, [pc, #368]	@ (800eaec <ProcessRadioRxDone+0x298>)
 800e97c:	f893 3118 	ldrb.w	r3, [r3, #280]	@ 0x118
 800e980:	2b01      	cmp	r3, #1
 800e982:	d11e      	bne.n	800e9c2 <ProcessRadioRxDone+0x16e>
    {
        if( LoRaMacClassBIsPingExpected( ) == true )
 800e984:	f004 feb7 	bl	80136f6 <LoRaMacClassBIsPingExpected>
 800e988:	4603      	mov	r3, r0
 800e98a:	2b00      	cmp	r3, #0
 800e98c:	d00a      	beq.n	800e9a4 <ProcessRadioRxDone+0x150>
        {
            LoRaMacClassBSetPingSlotState( PINGSLOT_STATE_CALC_PING_OFFSET );
 800e98e:	2000      	movs	r0, #0
 800e990:	f004 fe68 	bl	8013664 <LoRaMacClassBSetPingSlotState>
            LoRaMacClassBPingSlotTimerEvent( NULL );
 800e994:	2000      	movs	r0, #0
 800e996:	f004 fe89 	bl	80136ac <LoRaMacClassBPingSlotTimerEvent>
            MacCtx.RxStatus.RxSlot = RX_SLOT_WIN_CLASS_B_PING_SLOT;
 800e99a:	4b56      	ldr	r3, [pc, #344]	@ (800eaf4 <ProcessRadioRxDone+0x2a0>)
 800e99c:	2204      	movs	r2, #4
 800e99e:	f883 248f 	strb.w	r2, [r3, #1167]	@ 0x48f
 800e9a2:	e00e      	b.n	800e9c2 <ProcessRadioRxDone+0x16e>
        }
        else if( LoRaMacClassBIsMulticastExpected( ) == true )
 800e9a4:	f004 feae 	bl	8013704 <LoRaMacClassBIsMulticastExpected>
 800e9a8:	4603      	mov	r3, r0
 800e9aa:	2b00      	cmp	r3, #0
 800e9ac:	d009      	beq.n	800e9c2 <ProcessRadioRxDone+0x16e>
        {
            LoRaMacClassBSetMulticastSlotState( PINGSLOT_STATE_CALC_PING_OFFSET );
 800e9ae:	2000      	movs	r0, #0
 800e9b0:	f004 fe62 	bl	8013678 <LoRaMacClassBSetMulticastSlotState>
            LoRaMacClassBMulticastSlotTimerEvent( NULL );
 800e9b4:	2000      	movs	r0, #0
 800e9b6:	f004 fe82 	bl	80136be <LoRaMacClassBMulticastSlotTimerEvent>
            MacCtx.RxStatus.RxSlot = RX_SLOT_WIN_CLASS_B_MULTICAST_SLOT;
 800e9ba:	4b4e      	ldr	r3, [pc, #312]	@ (800eaf4 <ProcessRadioRxDone+0x2a0>)
 800e9bc:	2205      	movs	r2, #5
 800e9be:	f883 248f 	strb.w	r2, [r3, #1167]	@ 0x48f
        }
    }

    // Abort on empty radio frames
    if( size == 0 )
 800e9c2:	f8b7 308a 	ldrh.w	r3, [r7, #138]	@ 0x8a
 800e9c6:	2b00      	cmp	r3, #0
 800e9c8:	d107      	bne.n	800e9da <ProcessRadioRxDone+0x186>
    {
        MacCtx.McpsIndication.Status = LORAMAC_EVENT_INFO_STATUS_ERROR;
 800e9ca:	4b4a      	ldr	r3, [pc, #296]	@ (800eaf4 <ProcessRadioRxDone+0x2a0>)
 800e9cc:	2201      	movs	r2, #1
 800e9ce:	f883 2421 	strb.w	r2, [r3, #1057]	@ 0x421
        PrepareRxDoneAbort( );
 800e9d2:	f7ff ff19 	bl	800e808 <PrepareRxDoneAbort>
        return;
 800e9d6:	f000 bc5d 	b.w	800f294 <ProcessRadioRxDone+0xa40>
    }

    macHdr.Value = payload[pktHeaderLen++];
 800e9da:	f897 3086 	ldrb.w	r3, [r7, #134]	@ 0x86
 800e9de:	1c5a      	adds	r2, r3, #1
 800e9e0:	f887 2086 	strb.w	r2, [r7, #134]	@ 0x86
 800e9e4:	461a      	mov	r2, r3
 800e9e6:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 800e9ea:	4413      	add	r3, r2
 800e9ec:	781b      	ldrb	r3, [r3, #0]
 800e9ee:	f887 3084 	strb.w	r3, [r7, #132]	@ 0x84
        PrepareRxDoneAbort( );
        return;
    }
#endif /* LORAMAC_VERSION */

    switch( macHdr.Bits.MType )
 800e9f2:	f897 3084 	ldrb.w	r3, [r7, #132]	@ 0x84
 800e9f6:	f3c3 1342 	ubfx	r3, r3, #5, #3
 800e9fa:	b2db      	uxtb	r3, r3
 800e9fc:	3b01      	subs	r3, #1
 800e9fe:	2b06      	cmp	r3, #6
 800ea00:	f200 8419 	bhi.w	800f236 <ProcessRadioRxDone+0x9e2>
 800ea04:	a201      	add	r2, pc, #4	@ (adr r2, 800ea0c <ProcessRadioRxDone+0x1b8>)
 800ea06:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800ea0a:	bf00      	nop
 800ea0c:	0800ea29 	.word	0x0800ea29
 800ea10:	0800f237 	.word	0x0800f237
 800ea14:	0800ec47 	.word	0x0800ec47
 800ea18:	0800f237 	.word	0x0800f237
 800ea1c:	0800ec3f 	.word	0x0800ec3f
 800ea20:	0800f237 	.word	0x0800f237
 800ea24:	0800f1db 	.word	0x0800f1db
    {
        case FRAME_TYPE_JOIN_ACCEPT:
        {
            uint8_t joinEui[SE_EUI_SIZE];
            // Check if the received frame size is valid
            if( size < LORAMAC_JOIN_ACCEPT_FRAME_MIN_SIZE )
 800ea28:	f8b7 308a 	ldrh.w	r3, [r7, #138]	@ 0x8a
 800ea2c:	2b10      	cmp	r3, #16
 800ea2e:	d807      	bhi.n	800ea40 <ProcessRadioRxDone+0x1ec>
            {
                MacCtx.McpsIndication.Status = LORAMAC_EVENT_INFO_STATUS_ERROR;
 800ea30:	4b30      	ldr	r3, [pc, #192]	@ (800eaf4 <ProcessRadioRxDone+0x2a0>)
 800ea32:	2201      	movs	r2, #1
 800ea34:	f883 2421 	strb.w	r2, [r3, #1057]	@ 0x421
                PrepareRxDoneAbort( );
 800ea38:	f7ff fee6 	bl	800e808 <PrepareRxDoneAbort>
                return;
 800ea3c:	f000 bc2a 	b.w	800f294 <ProcessRadioRxDone+0xa40>
            }
            macMsgJoinAccept.Buffer = payload;
 800ea40:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 800ea44:	617b      	str	r3, [r7, #20]
            macMsgJoinAccept.BufSize = size;
 800ea46:	f8b7 308a 	ldrh.w	r3, [r7, #138]	@ 0x8a
 800ea4a:	b2db      	uxtb	r3, r3
 800ea4c:	763b      	strb	r3, [r7, #24]

            // Abort in case if the device is already joined and no rejoin request is ongoing.
#if (defined( LORAMAC_VERSION ) && ( LORAMAC_VERSION == 0x01010100 ))
            if( ( Nvm.MacGroup2.NetworkActivation != ACTIVATION_TYPE_NONE ) && ( Nvm.MacGroup2.IsRejoinAcceptPending == false ) )
#else
            if( Nvm.MacGroup2.NetworkActivation != ACTIVATION_TYPE_NONE )
 800ea4e:	4b27      	ldr	r3, [pc, #156]	@ (800eaec <ProcessRadioRxDone+0x298>)
 800ea50:	f893 3130 	ldrb.w	r3, [r3, #304]	@ 0x130
 800ea54:	2b00      	cmp	r3, #0
 800ea56:	d007      	beq.n	800ea68 <ProcessRadioRxDone+0x214>
#endif /* LORAMAC_VERSION */
            {
                MacCtx.McpsIndication.Status = LORAMAC_EVENT_INFO_STATUS_ERROR;
 800ea58:	4b26      	ldr	r3, [pc, #152]	@ (800eaf4 <ProcessRadioRxDone+0x2a0>)
 800ea5a:	2201      	movs	r2, #1
 800ea5c:	f883 2421 	strb.w	r2, [r3, #1057]	@ 0x421
                PrepareRxDoneAbort( );
 800ea60:	f7ff fed2 	bl	800e808 <PrepareRxDoneAbort>
                return;
 800ea64:	f000 bc16 	b.w	800f294 <ProcessRadioRxDone+0xa40>
            }

            SecureElementGetJoinEui( joinEui );
 800ea68:	1d3b      	adds	r3, r7, #4
 800ea6a:	4618      	mov	r0, r3
 800ea6c:	f7fd ff7e 	bl	800c96c <SecureElementGetJoinEui>
            macCryptoStatus = LoRaMacCryptoHandleJoinAccept( JOIN_REQ, joinEui, &macMsgJoinAccept );
 800ea70:	f107 0214 	add.w	r2, r7, #20
 800ea74:	1d3b      	adds	r3, r7, #4
 800ea76:	4619      	mov	r1, r3
 800ea78:	20ff      	movs	r0, #255	@ 0xff
 800ea7a:	f006 f831 	bl	8014ae0 <LoRaMacCryptoHandleJoinAccept>
 800ea7e:	4603      	mov	r3, r0
 800ea80:	f887 3090 	strb.w	r3, [r7, #144]	@ 0x90
                macCryptoStatus = LoRaMacCryptoHandleJoinAccept( REJOIN_REQ_2, joinEui, &macMsgJoinAccept );
                joinType = MLME_REJOIN_2;
            }
#endif /* LORAMAC_VERSION */
#if (defined( LORAMAC_VERSION ) && (( LORAMAC_VERSION == 0x01000400 ) || ( LORAMAC_VERSION == 0x01010100 )))
            if( LORAMAC_CRYPTO_SUCCESS == macCryptoStatus )
 800ea84:	f897 3090 	ldrb.w	r3, [r7, #144]	@ 0x90
 800ea88:	2b00      	cmp	r3, #0
 800ea8a:	f040 80cc 	bne.w	800ec26 <ProcessRadioRxDone+0x3d2>
            {
                VerifyParams_t verifyRxDr;

                if( macMsgJoinAccept.DLSettings.Bits.RX2DataRate != 0x0F )
 800ea8e:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 800ea92:	f003 030f 	and.w	r3, r3, #15
 800ea96:	b2db      	uxtb	r3, r3
 800ea98:	2b0f      	cmp	r3, #15
 800ea9a:	d031      	beq.n	800eb00 <ProcessRadioRxDone+0x2ac>
                {
                    verifyRxDr.DatarateParams.Datarate = macMsgJoinAccept.DLSettings.Bits.RX2DataRate;
 800ea9c:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 800eaa0:	f3c3 0303 	ubfx	r3, r3, #0, #4
 800eaa4:	b2db      	uxtb	r3, r3
 800eaa6:	b25b      	sxtb	r3, r3
 800eaa8:	703b      	strb	r3, [r7, #0]
                    verifyRxDr.DatarateParams.DownlinkDwellTime = Nvm.MacGroup2.MacParams.DownlinkDwellTime;
 800eaaa:	4b10      	ldr	r3, [pc, #64]	@ (800eaec <ProcessRadioRxDone+0x298>)
 800eaac:	f893 307d 	ldrb.w	r3, [r3, #125]	@ 0x7d
 800eab0:	707b      	strb	r3, [r7, #1]
                    if( RegionVerify( Nvm.MacGroup2.Region, &verifyRxDr, PHY_RX_DR ) == false )
 800eab2:	4b0e      	ldr	r3, [pc, #56]	@ (800eaec <ProcessRadioRxDone+0x298>)
 800eab4:	f893 3048 	ldrb.w	r3, [r3, #72]	@ 0x48
 800eab8:	4639      	mov	r1, r7
 800eaba:	2207      	movs	r2, #7
 800eabc:	4618      	mov	r0, r3
 800eabe:	f006 fdc0 	bl	8015642 <RegionVerify>
 800eac2:	4603      	mov	r3, r0
 800eac4:	f083 0301 	eor.w	r3, r3, #1
 800eac8:	b2db      	uxtb	r3, r3
 800eaca:	2b00      	cmp	r3, #0
 800eacc:	d018      	beq.n	800eb00 <ProcessRadioRxDone+0x2ac>
                    {
                        // MLME handling
                        if( LoRaMacConfirmQueueIsCmdActive( MLME_JOIN ) == true )
 800eace:	2001      	movs	r0, #1
 800ead0:	f005 fb14 	bl	80140fc <LoRaMacConfirmQueueIsCmdActive>
 800ead4:	4603      	mov	r3, r0
 800ead6:	2b00      	cmp	r3, #0
 800ead8:	f000 83b4 	beq.w	800f244 <ProcessRadioRxDone+0x9f0>
                        {
                            LoRaMacConfirmQueueSetStatus( LORAMAC_EVENT_INFO_STATUS_JOIN_FAIL, MLME_JOIN );
 800eadc:	2101      	movs	r1, #1
 800eade:	2007      	movs	r0, #7
 800eae0:	f005 fa80 	bl	8013fe4 <LoRaMacConfirmQueueSetStatus>
 800eae4:	e3b1      	b.n	800f24a <ProcessRadioRxDone+0x9f6>
 800eae6:	bf00      	nop
 800eae8:	20001914 	.word	0x20001914
 800eaec:	20000d04 	.word	0x20000d04
 800eaf0:	2000190c 	.word	0x2000190c
 800eaf4:	200007d0 	.word	0x200007d0
 800eaf8:	0801d51c 	.word	0x0801d51c
 800eafc:	20000b68 	.word	0x20000b68
            if( ( LORAMAC_CRYPTO_SUCCESS == macCryptoStatus ) && ( rxDrValid == true ) )
            {
#endif

                // Network ID
                Nvm.MacGroup2.NetID = ( uint32_t ) macMsgJoinAccept.NetID[0];
 800eb00:	7f7b      	ldrb	r3, [r7, #29]
 800eb02:	461a      	mov	r2, r3
 800eb04:	4ba5      	ldr	r3, [pc, #660]	@ (800ed9c <ProcessRadioRxDone+0x548>)
 800eb06:	f8c3 20e0 	str.w	r2, [r3, #224]	@ 0xe0
                Nvm.MacGroup2.NetID |= ( ( uint32_t ) macMsgJoinAccept.NetID[1] << 8 );
 800eb0a:	4ba4      	ldr	r3, [pc, #656]	@ (800ed9c <ProcessRadioRxDone+0x548>)
 800eb0c:	f8d3 20e0 	ldr.w	r2, [r3, #224]	@ 0xe0
 800eb10:	7fbb      	ldrb	r3, [r7, #30]
 800eb12:	021b      	lsls	r3, r3, #8
 800eb14:	4313      	orrs	r3, r2
 800eb16:	4aa1      	ldr	r2, [pc, #644]	@ (800ed9c <ProcessRadioRxDone+0x548>)
 800eb18:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
                Nvm.MacGroup2.NetID |= ( ( uint32_t ) macMsgJoinAccept.NetID[2] << 16 );
 800eb1c:	4b9f      	ldr	r3, [pc, #636]	@ (800ed9c <ProcessRadioRxDone+0x548>)
 800eb1e:	f8d3 20e0 	ldr.w	r2, [r3, #224]	@ 0xe0
 800eb22:	7ffb      	ldrb	r3, [r7, #31]
 800eb24:	041b      	lsls	r3, r3, #16
 800eb26:	4313      	orrs	r3, r2
 800eb28:	4a9c      	ldr	r2, [pc, #624]	@ (800ed9c <ProcessRadioRxDone+0x548>)
 800eb2a:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0

                // Device Address
                Nvm.MacGroup2.DevAddr = macMsgJoinAccept.DevAddr;
 800eb2e:	6a3b      	ldr	r3, [r7, #32]
 800eb30:	4a9a      	ldr	r2, [pc, #616]	@ (800ed9c <ProcessRadioRxDone+0x548>)
 800eb32:	f8c2 30e4 	str.w	r3, [r2, #228]	@ 0xe4
                // Update NVM DevAddrOTAA with network value
                SecureElementSetDevAddr( ACTIVATION_TYPE_OTAA, Nvm.MacGroup2.DevAddr );
 800eb36:	4b99      	ldr	r3, [pc, #612]	@ (800ed9c <ProcessRadioRxDone+0x548>)
 800eb38:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 800eb3c:	4619      	mov	r1, r3
 800eb3e:	2002      	movs	r0, #2
 800eb40:	f7fd ff2c 	bl	800c99c <SecureElementSetDevAddr>

                // DLSettings
                Nvm.MacGroup2.MacParams.Rx1DrOffset = macMsgJoinAccept.DLSettings.Bits.RX1DRoffset;
 800eb44:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 800eb48:	f3c3 1302 	ubfx	r3, r3, #4, #3
 800eb4c:	b2db      	uxtb	r3, r3
 800eb4e:	461a      	mov	r2, r3
 800eb50:	4b92      	ldr	r3, [pc, #584]	@ (800ed9c <ProcessRadioRxDone+0x548>)
 800eb52:	f883 2069 	strb.w	r2, [r3, #105]	@ 0x69

#if (defined( LORAMAC_VERSION ) && (( LORAMAC_VERSION == 0x01000400 ) || ( LORAMAC_VERSION == 0x01010100 )))
                // Verify if we shall assign the new datarate
                if( macMsgJoinAccept.DLSettings.Bits.RX2DataRate != 0x0F )
 800eb56:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 800eb5a:	f003 030f 	and.w	r3, r3, #15
 800eb5e:	b2db      	uxtb	r3, r3
 800eb60:	2b0f      	cmp	r3, #15
 800eb62:	d011      	beq.n	800eb88 <ProcessRadioRxDone+0x334>
                {
#endif

                Nvm.MacGroup2.MacParams.Rx2Channel.Datarate = macMsgJoinAccept.DLSettings.Bits.RX2DataRate;
 800eb64:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 800eb68:	f3c3 0303 	ubfx	r3, r3, #0, #4
 800eb6c:	b2db      	uxtb	r3, r3
 800eb6e:	461a      	mov	r2, r3
 800eb70:	4b8a      	ldr	r3, [pc, #552]	@ (800ed9c <ProcessRadioRxDone+0x548>)
 800eb72:	f883 2070 	strb.w	r2, [r3, #112]	@ 0x70
                Nvm.MacGroup2.MacParams.RxCChannel.Datarate = macMsgJoinAccept.DLSettings.Bits.RX2DataRate;
 800eb76:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 800eb7a:	f3c3 0303 	ubfx	r3, r3, #0, #4
 800eb7e:	b2db      	uxtb	r3, r3
 800eb80:	461a      	mov	r2, r3
 800eb82:	4b86      	ldr	r3, [pc, #536]	@ (800ed9c <ProcessRadioRxDone+0x548>)
 800eb84:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78
#if (defined( LORAMAC_VERSION ) && (( LORAMAC_VERSION == 0x01000400 ) || ( LORAMAC_VERSION == 0x01010100 )))
				}
#endif

                // RxDelay
                Nvm.MacGroup2.MacParams.ReceiveDelay1 = macMsgJoinAccept.RxDelay;
 800eb88:	f897 3025 	ldrb.w	r3, [r7, #37]	@ 0x25
 800eb8c:	461a      	mov	r2, r3
 800eb8e:	4b83      	ldr	r3, [pc, #524]	@ (800ed9c <ProcessRadioRxDone+0x548>)
 800eb90:	659a      	str	r2, [r3, #88]	@ 0x58
                if( Nvm.MacGroup2.MacParams.ReceiveDelay1 == 0 )
 800eb92:	4b82      	ldr	r3, [pc, #520]	@ (800ed9c <ProcessRadioRxDone+0x548>)
 800eb94:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800eb96:	2b00      	cmp	r3, #0
 800eb98:	d102      	bne.n	800eba0 <ProcessRadioRxDone+0x34c>
                {
                    Nvm.MacGroup2.MacParams.ReceiveDelay1 = 1;
 800eb9a:	4b80      	ldr	r3, [pc, #512]	@ (800ed9c <ProcessRadioRxDone+0x548>)
 800eb9c:	2201      	movs	r2, #1
 800eb9e:	659a      	str	r2, [r3, #88]	@ 0x58
                }
                Nvm.MacGroup2.MacParams.ReceiveDelay1 *= 1000;
 800eba0:	4b7e      	ldr	r3, [pc, #504]	@ (800ed9c <ProcessRadioRxDone+0x548>)
 800eba2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800eba4:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 800eba8:	fb02 f303 	mul.w	r3, r2, r3
 800ebac:	4a7b      	ldr	r2, [pc, #492]	@ (800ed9c <ProcessRadioRxDone+0x548>)
 800ebae:	6593      	str	r3, [r2, #88]	@ 0x58
                Nvm.MacGroup2.MacParams.ReceiveDelay2 = Nvm.MacGroup2.MacParams.ReceiveDelay1 + 1000;
 800ebb0:	4b7a      	ldr	r3, [pc, #488]	@ (800ed9c <ProcessRadioRxDone+0x548>)
 800ebb2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800ebb4:	f503 737a 	add.w	r3, r3, #1000	@ 0x3e8
 800ebb8:	4a78      	ldr	r2, [pc, #480]	@ (800ed9c <ProcessRadioRxDone+0x548>)
 800ebba:	65d3      	str	r3, [r2, #92]	@ 0x5c

                // Reset NbTrans to default value
                Nvm.MacGroup2.MacParams.ChannelsNbTrans = 1;
 800ebbc:	4b77      	ldr	r3, [pc, #476]	@ (800ed9c <ProcessRadioRxDone+0x548>)
 800ebbe:	2201      	movs	r2, #1
 800ebc0:	f883 2068 	strb.w	r2, [r3, #104]	@ 0x68
                else
                {
                    Nvm.MacGroup2.Version.Value = LORAMAC_VERSION;
                }
#else
                Nvm.MacGroup2.Version.Fields.Minor = 0;
 800ebc4:	4b75      	ldr	r3, [pc, #468]	@ (800ed9c <ProcessRadioRxDone+0x548>)
 800ebc6:	2200      	movs	r2, #0
 800ebc8:	f883 212e 	strb.w	r2, [r3, #302]	@ 0x12e
#endif /* LORAMAC_VERSION */

                // Apply CF list
                applyCFList.Payload = macMsgJoinAccept.CFList;
 800ebcc:	f107 0314 	add.w	r3, r7, #20
 800ebd0:	3312      	adds	r3, #18
 800ebd2:	67fb      	str	r3, [r7, #124]	@ 0x7c
                // Size of the regular payload is 12. Plus 1 byte MHDR and 4 bytes MIC
                applyCFList.Size = size - 17;
 800ebd4:	f8b7 308a 	ldrh.w	r3, [r7, #138]	@ 0x8a
 800ebd8:	b2db      	uxtb	r3, r3
 800ebda:	3b11      	subs	r3, #17
 800ebdc:	b2db      	uxtb	r3, r3
 800ebde:	f887 3080 	strb.w	r3, [r7, #128]	@ 0x80
#if (defined( LORAMAC_VERSION ) && (( LORAMAC_VERSION == 0x01000400 ) || ( LORAMAC_VERSION == 0x01010100 )))
                // Apply the last tx channel
                applyCFList.JoinChannel = MacCtx.Channel;
 800ebe2:	4b6f      	ldr	r3, [pc, #444]	@ (800eda0 <ProcessRadioRxDone+0x54c>)
 800ebe4:	f893 341b 	ldrb.w	r3, [r3, #1051]	@ 0x41b
 800ebe8:	f887 3078 	strb.w	r3, [r7, #120]	@ 0x78
#endif /* LORAMAC_VERSION */

                RegionApplyCFList( Nvm.MacGroup2.Region, &applyCFList );
 800ebec:	4b6b      	ldr	r3, [pc, #428]	@ (800ed9c <ProcessRadioRxDone+0x548>)
 800ebee:	f893 3048 	ldrb.w	r3, [r3, #72]	@ 0x48
 800ebf2:	f107 0278 	add.w	r2, r7, #120	@ 0x78
 800ebf6:	4611      	mov	r1, r2
 800ebf8:	4618      	mov	r0, r3
 800ebfa:	f006 fd39 	bl	8015670 <RegionApplyCFList>

                Nvm.MacGroup2.NetworkActivation = ACTIVATION_TYPE_OTAA;
 800ebfe:	4b67      	ldr	r3, [pc, #412]	@ (800ed9c <ProcessRadioRxDone+0x548>)
 800ec00:	2202      	movs	r2, #2
 800ec02:	f883 2130 	strb.w	r2, [r3, #304]	@ 0x130
                    LoRaMacCommandsAddCmd( MOTE_MAC_REKEY_IND, macCmdPayload, 1 );
                }
#endif /* LORAMAC_VERSION */

                // MLME handling
                if( LoRaMacConfirmQueueIsCmdActive( joinType ) == true )
 800ec06:	f897 3085 	ldrb.w	r3, [r7, #133]	@ 0x85
 800ec0a:	4618      	mov	r0, r3
 800ec0c:	f005 fa76 	bl	80140fc <LoRaMacConfirmQueueIsCmdActive>
 800ec10:	4603      	mov	r3, r0
 800ec12:	2b00      	cmp	r3, #0
 800ec14:	f000 8318 	beq.w	800f248 <ProcessRadioRxDone+0x9f4>
                {
                    LoRaMacConfirmQueueSetStatus( LORAMAC_EVENT_INFO_STATUS_OK, joinType );
 800ec18:	f897 3085 	ldrb.w	r3, [r7, #133]	@ 0x85
 800ec1c:	4619      	mov	r1, r3
 800ec1e:	2000      	movs	r0, #0
 800ec20:	f005 f9e0 	bl	8013fe4 <LoRaMacConfirmQueueSetStatus>
                {
                    LoRaMacConfirmQueueSetStatus( LORAMAC_EVENT_INFO_STATUS_JOIN_FAIL, MLME_JOIN );
                }
            }

            break;
 800ec24:	e310      	b.n	800f248 <ProcessRadioRxDone+0x9f4>
                if( LoRaMacConfirmQueueIsCmdActive( MLME_JOIN ) == true )
 800ec26:	2001      	movs	r0, #1
 800ec28:	f005 fa68 	bl	80140fc <LoRaMacConfirmQueueIsCmdActive>
 800ec2c:	4603      	mov	r3, r0
 800ec2e:	2b00      	cmp	r3, #0
 800ec30:	f000 830a 	beq.w	800f248 <ProcessRadioRxDone+0x9f4>
                    LoRaMacConfirmQueueSetStatus( LORAMAC_EVENT_INFO_STATUS_JOIN_FAIL, MLME_JOIN );
 800ec34:	2101      	movs	r1, #1
 800ec36:	2007      	movs	r0, #7
 800ec38:	f005 f9d4 	bl	8013fe4 <LoRaMacConfirmQueueSetStatus>
            break;
 800ec3c:	e304      	b.n	800f248 <ProcessRadioRxDone+0x9f4>
        }
        case FRAME_TYPE_DATA_CONFIRMED_DOWN:
            MacCtx.McpsIndication.McpsIndication = MCPS_CONFIRMED;
 800ec3e:	4b58      	ldr	r3, [pc, #352]	@ (800eda0 <ProcessRadioRxDone+0x54c>)
 800ec40:	2201      	movs	r2, #1
 800ec42:	f883 2420 	strb.w	r2, [r3, #1056]	@ 0x420
            // Intentional fall through
        case FRAME_TYPE_DATA_UNCONFIRMED_DOWN:
            // Check if the received payload size is valid
            getPhy.UplinkDwellTime = Nvm.MacGroup2.MacParams.DownlinkDwellTime;
 800ec46:	4b55      	ldr	r3, [pc, #340]	@ (800ed9c <ProcessRadioRxDone+0x548>)
 800ec48:	f893 307d 	ldrb.w	r3, [r3, #125]	@ 0x7d
 800ec4c:	f887 3072 	strb.w	r3, [r7, #114]	@ 0x72
            getPhy.Datarate = MacCtx.McpsIndication.RxDatarate;
 800ec50:	4b53      	ldr	r3, [pc, #332]	@ (800eda0 <ProcessRadioRxDone+0x54c>)
 800ec52:	f893 3424 	ldrb.w	r3, [r3, #1060]	@ 0x424
 800ec56:	b25b      	sxtb	r3, r3
 800ec58:	f887 3071 	strb.w	r3, [r7, #113]	@ 0x71
            getPhy.Attribute = PHY_MAX_PAYLOAD;
 800ec5c:	230d      	movs	r3, #13
 800ec5e:	f887 3070 	strb.w	r3, [r7, #112]	@ 0x70

            // Get the maximum payload length
            if( Nvm.MacGroup2.MacParams.RepeaterSupport == true )
 800ec62:	4b4e      	ldr	r3, [pc, #312]	@ (800ed9c <ProcessRadioRxDone+0x548>)
 800ec64:	f893 308c 	ldrb.w	r3, [r3, #140]	@ 0x8c
 800ec68:	2b00      	cmp	r3, #0
 800ec6a:	d002      	beq.n	800ec72 <ProcessRadioRxDone+0x41e>
            {
                getPhy.Attribute = PHY_MAX_PAYLOAD_REPEATER;
 800ec6c:	230e      	movs	r3, #14
 800ec6e:	f887 3070 	strb.w	r3, [r7, #112]	@ 0x70
            }

            phyParam = RegionGetPhyParam( Nvm.MacGroup2.Region, &getPhy );
 800ec72:	4b4a      	ldr	r3, [pc, #296]	@ (800ed9c <ProcessRadioRxDone+0x548>)
 800ec74:	f893 3048 	ldrb.w	r3, [r3, #72]	@ 0x48
 800ec78:	f107 0270 	add.w	r2, r7, #112	@ 0x70
 800ec7c:	4611      	mov	r1, r2
 800ec7e:	4618      	mov	r0, r3
 800ec80:	f006 fca4 	bl	80155cc <RegionGetPhyParam>
 800ec84:	4603      	mov	r3, r0
 800ec86:	66fb      	str	r3, [r7, #108]	@ 0x6c
            if( ( MAX( 0, ( int16_t )( ( int16_t ) size - ( int16_t ) LORAMAC_FRAME_PAYLOAD_OVERHEAD_SIZE ) ) > ( int16_t )phyParam.Value ) ||
 800ec88:	f8b7 308a 	ldrh.w	r3, [r7, #138]	@ 0x8a
 800ec8c:	3b0d      	subs	r3, #13
 800ec8e:	b29b      	uxth	r3, r3
 800ec90:	b21b      	sxth	r3, r3
 800ec92:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
 800ec96:	b21a      	sxth	r2, r3
 800ec98:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800ec9a:	b21b      	sxth	r3, r3
 800ec9c:	429a      	cmp	r2, r3
 800ec9e:	dc03      	bgt.n	800eca8 <ProcessRadioRxDone+0x454>
 800eca0:	f8b7 308a 	ldrh.w	r3, [r7, #138]	@ 0x8a
 800eca4:	2b0b      	cmp	r3, #11
 800eca6:	d806      	bhi.n	800ecb6 <ProcessRadioRxDone+0x462>
                ( size < LORAMAC_FRAME_PAYLOAD_MIN_SIZE ) )
            {
                MacCtx.McpsIndication.Status = LORAMAC_EVENT_INFO_STATUS_ERROR;
 800eca8:	4b3d      	ldr	r3, [pc, #244]	@ (800eda0 <ProcessRadioRxDone+0x54c>)
 800ecaa:	2201      	movs	r2, #1
 800ecac:	f883 2421 	strb.w	r2, [r3, #1057]	@ 0x421
                PrepareRxDoneAbort( );
 800ecb0:	f7ff fdaa 	bl	800e808 <PrepareRxDoneAbort>
                return;
 800ecb4:	e2ee      	b.n	800f294 <ProcessRadioRxDone+0xa40>
            }
            macMsgData.Buffer = payload;
 800ecb6:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 800ecba:	63fb      	str	r3, [r7, #60]	@ 0x3c
            macMsgData.BufSize = size;
 800ecbc:	f8b7 308a 	ldrh.w	r3, [r7, #138]	@ 0x8a
 800ecc0:	b2db      	uxtb	r3, r3
 800ecc2:	f887 3040 	strb.w	r3, [r7, #64]	@ 0x40
            macMsgData.FRMPayload = MacCtx.RxPayload;
 800ecc6:	4b37      	ldr	r3, [pc, #220]	@ (800eda4 <ProcessRadioRxDone+0x550>)
 800ecc8:	663b      	str	r3, [r7, #96]	@ 0x60
            macMsgData.FRMPayloadSize = LORAMAC_PHY_MAXPAYLOAD;
 800ecca:	23ff      	movs	r3, #255	@ 0xff
 800eccc:	f887 3064 	strb.w	r3, [r7, #100]	@ 0x64

            if( LORAMAC_PARSER_SUCCESS != LoRaMacParserData( &macMsgData ) )
 800ecd0:	f107 033c 	add.w	r3, r7, #60	@ 0x3c
 800ecd4:	4618      	mov	r0, r3
 800ecd6:	f006 fa00 	bl	80150da <LoRaMacParserData>
 800ecda:	4603      	mov	r3, r0
 800ecdc:	2b00      	cmp	r3, #0
 800ecde:	d006      	beq.n	800ecee <ProcessRadioRxDone+0x49a>
            {
                MacCtx.McpsIndication.Status = LORAMAC_EVENT_INFO_STATUS_ERROR;
 800ece0:	4b2f      	ldr	r3, [pc, #188]	@ (800eda0 <ProcessRadioRxDone+0x54c>)
 800ece2:	2201      	movs	r2, #1
 800ece4:	f883 2421 	strb.w	r2, [r3, #1057]	@ 0x421
                PrepareRxDoneAbort( );
 800ece8:	f7ff fd8e 	bl	800e808 <PrepareRxDoneAbort>
                return;
 800ecec:	e2d2      	b.n	800f294 <ProcessRadioRxDone+0xa40>
            }

#if (defined( LORAMAC_VERSION ) && (( LORAMAC_VERSION == 0x01000400 ) || ( LORAMAC_VERSION == 0x01010100 )))
            // Handle Class B
            // Check if we expect a ping or a multicast slot.
            if( Nvm.MacGroup2.DeviceClass == CLASS_B )
 800ecee:	4b2b      	ldr	r3, [pc, #172]	@ (800ed9c <ProcessRadioRxDone+0x548>)
 800ecf0:	f893 3118 	ldrb.w	r3, [r3, #280]	@ 0x118
 800ecf4:	2b01      	cmp	r3, #1
 800ecf6:	d132      	bne.n	800ed5e <ProcessRadioRxDone+0x50a>
            {
                if( LoRaMacClassBIsPingExpected( ) == true )
 800ecf8:	f004 fcfd 	bl	80136f6 <LoRaMacClassBIsPingExpected>
 800ecfc:	4603      	mov	r3, r0
 800ecfe:	2b00      	cmp	r3, #0
 800ed00:	d014      	beq.n	800ed2c <ProcessRadioRxDone+0x4d8>
                {
                    LoRaMacClassBSetPingSlotState( PINGSLOT_STATE_CALC_PING_OFFSET );
 800ed02:	2000      	movs	r0, #0
 800ed04:	f004 fcae 	bl	8013664 <LoRaMacClassBSetPingSlotState>
                    LoRaMacClassBPingSlotTimerEvent( NULL );
 800ed08:	2000      	movs	r0, #0
 800ed0a:	f004 fccf 	bl	80136ac <LoRaMacClassBPingSlotTimerEvent>
                    MacCtx.RxStatus.RxSlot = RX_SLOT_WIN_CLASS_B_PING_SLOT;
 800ed0e:	4b24      	ldr	r3, [pc, #144]	@ (800eda0 <ProcessRadioRxDone+0x54c>)
 800ed10:	2204      	movs	r2, #4
 800ed12:	f883 248f 	strb.w	r2, [r3, #1167]	@ 0x48f
                    LoRaMacClassBSetFPendingBit( macMsgData.FHDR.DevAddr, ( uint8_t ) macMsgData.FHDR.FCtrl.Bits.FPending );
 800ed16:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800ed18:	f897 3048 	ldrb.w	r3, [r7, #72]	@ 0x48
 800ed1c:	f3c3 1300 	ubfx	r3, r3, #4, #1
 800ed20:	b2db      	uxtb	r3, r3
 800ed22:	4619      	mov	r1, r3
 800ed24:	4610      	mov	r0, r2
 800ed26:	f004 fd6f 	bl	8013808 <LoRaMacClassBSetFPendingBit>
 800ed2a:	e018      	b.n	800ed5e <ProcessRadioRxDone+0x50a>
                }
                else if( LoRaMacClassBIsMulticastExpected( ) == true )
 800ed2c:	f004 fcea 	bl	8013704 <LoRaMacClassBIsMulticastExpected>
 800ed30:	4603      	mov	r3, r0
 800ed32:	2b00      	cmp	r3, #0
 800ed34:	d013      	beq.n	800ed5e <ProcessRadioRxDone+0x50a>
                {
                    LoRaMacClassBSetMulticastSlotState( PINGSLOT_STATE_CALC_PING_OFFSET );
 800ed36:	2000      	movs	r0, #0
 800ed38:	f004 fc9e 	bl	8013678 <LoRaMacClassBSetMulticastSlotState>
                    LoRaMacClassBMulticastSlotTimerEvent( NULL );
 800ed3c:	2000      	movs	r0, #0
 800ed3e:	f004 fcbe 	bl	80136be <LoRaMacClassBMulticastSlotTimerEvent>
                    MacCtx.RxStatus.RxSlot = RX_SLOT_WIN_CLASS_B_MULTICAST_SLOT;
 800ed42:	4b17      	ldr	r3, [pc, #92]	@ (800eda0 <ProcessRadioRxDone+0x54c>)
 800ed44:	2205      	movs	r2, #5
 800ed46:	f883 248f 	strb.w	r2, [r3, #1167]	@ 0x48f
                    LoRaMacClassBSetFPendingBit( macMsgData.FHDR.DevAddr, ( uint8_t ) macMsgData.FHDR.FCtrl.Bits.FPending );
 800ed4a:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800ed4c:	f897 3048 	ldrb.w	r3, [r7, #72]	@ 0x48
 800ed50:	f3c3 1300 	ubfx	r3, r3, #4, #1
 800ed54:	b2db      	uxtb	r3, r3
 800ed56:	4619      	mov	r1, r3
 800ed58:	4610      	mov	r0, r2
 800ed5a:	f004 fd55 	bl	8013808 <LoRaMacClassBSetFPendingBit>
                }
            }
#endif /* LORAMAC_VERSION */

            // Store device address
            MacCtx.McpsIndication.DevAddress = macMsgData.FHDR.DevAddr;
 800ed5e:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800ed60:	4a0f      	ldr	r2, [pc, #60]	@ (800eda0 <ProcessRadioRxDone+0x54c>)
 800ed62:	f8c2 3434 	str.w	r3, [r2, #1076]	@ 0x434

            FType_t fType;
            if( LORAMAC_STATUS_OK != DetermineFrameType( &macMsgData, &fType ) )
 800ed66:	f107 020e 	add.w	r2, r7, #14
 800ed6a:	f107 033c 	add.w	r3, r7, #60	@ 0x3c
 800ed6e:	4611      	mov	r1, r2
 800ed70:	4618      	mov	r0, r3
 800ed72:	f002 fd9f 	bl	80118b4 <DetermineFrameType>
 800ed76:	4603      	mov	r3, r0
 800ed78:	2b00      	cmp	r3, #0
 800ed7a:	d006      	beq.n	800ed8a <ProcessRadioRxDone+0x536>
            {
                MacCtx.McpsIndication.Status = LORAMAC_EVENT_INFO_STATUS_ERROR;
 800ed7c:	4b08      	ldr	r3, [pc, #32]	@ (800eda0 <ProcessRadioRxDone+0x54c>)
 800ed7e:	2201      	movs	r2, #1
 800ed80:	f883 2421 	strb.w	r2, [r3, #1057]	@ 0x421
                PrepareRxDoneAbort( );
 800ed84:	f7ff fd40 	bl	800e808 <PrepareRxDoneAbort>
                return;
 800ed88:	e284      	b.n	800f294 <ProcessRadioRxDone+0xa40>
            }

            //Check if it is a multicast message
            multicast = 0;
 800ed8a:	2300      	movs	r3, #0
 800ed8c:	f887 3093 	strb.w	r3, [r7, #147]	@ 0x93
            downLinkCounter = 0;
 800ed90:	2300      	movs	r3, #0
 800ed92:	613b      	str	r3, [r7, #16]
            for( uint8_t i = 0; i < LORAMAC_MAX_MC_CTX; i++ )
 800ed94:	2300      	movs	r3, #0
 800ed96:	f887 3091 	strb.w	r3, [r7, #145]	@ 0x91
 800ed9a:	e055      	b.n	800ee48 <ProcessRadioRxDone+0x5f4>
 800ed9c:	20000d04 	.word	0x20000d04
 800eda0:	200007d0 	.word	0x200007d0
 800eda4:	20000a08 	.word	0x20000a08
            {
                if( ( Nvm.MacGroup2.MulticastChannelList[i].ChannelParams.Address == macMsgData.FHDR.DevAddr ) &&
 800eda8:	f897 2091 	ldrb.w	r2, [r7, #145]	@ 0x91
 800edac:	499f      	ldr	r1, [pc, #636]	@ (800f02c <ProcessRadioRxDone+0x7d8>)
 800edae:	4613      	mov	r3, r2
 800edb0:	005b      	lsls	r3, r3, #1
 800edb2:	4413      	add	r3, r2
 800edb4:	011b      	lsls	r3, r3, #4
 800edb6:	440b      	add	r3, r1
 800edb8:	33ec      	adds	r3, #236	@ 0xec
 800edba:	681a      	ldr	r2, [r3, #0]
 800edbc:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800edbe:	429a      	cmp	r2, r3
 800edc0:	d13d      	bne.n	800ee3e <ProcessRadioRxDone+0x5ea>
                    ( Nvm.MacGroup2.MulticastChannelList[i].ChannelParams.IsEnabled == true ) )
 800edc2:	f897 2091 	ldrb.w	r2, [r7, #145]	@ 0x91
 800edc6:	4999      	ldr	r1, [pc, #612]	@ (800f02c <ProcessRadioRxDone+0x7d8>)
 800edc8:	4613      	mov	r3, r2
 800edca:	005b      	lsls	r3, r3, #1
 800edcc:	4413      	add	r3, r2
 800edce:	011b      	lsls	r3, r3, #4
 800edd0:	440b      	add	r3, r1
 800edd2:	33e9      	adds	r3, #233	@ 0xe9
 800edd4:	781b      	ldrb	r3, [r3, #0]
                if( ( Nvm.MacGroup2.MulticastChannelList[i].ChannelParams.Address == macMsgData.FHDR.DevAddr ) &&
 800edd6:	2b00      	cmp	r3, #0
 800edd8:	d031      	beq.n	800ee3e <ProcessRadioRxDone+0x5ea>
                {
                    multicast = 1;
 800edda:	2301      	movs	r3, #1
 800eddc:	f887 3093 	strb.w	r3, [r7, #147]	@ 0x93
                    addrID = Nvm.MacGroup2.MulticastChannelList[i].ChannelParams.GroupID;
 800ede0:	f897 2091 	ldrb.w	r2, [r7, #145]	@ 0x91
 800ede4:	4991      	ldr	r1, [pc, #580]	@ (800f02c <ProcessRadioRxDone+0x7d8>)
 800ede6:	4613      	mov	r3, r2
 800ede8:	005b      	lsls	r3, r3, #1
 800edea:	4413      	add	r3, r2
 800edec:	011b      	lsls	r3, r3, #4
 800edee:	440b      	add	r3, r1
 800edf0:	33ea      	adds	r3, #234	@ 0xea
 800edf2:	781b      	ldrb	r3, [r3, #0]
 800edf4:	f887 3092 	strb.w	r3, [r7, #146]	@ 0x92
                    downLinkCounter = *( Nvm.MacGroup2.MulticastChannelList[i].DownLinkCounter );
 800edf8:	f897 2091 	ldrb.w	r2, [r7, #145]	@ 0x91
 800edfc:	498b      	ldr	r1, [pc, #556]	@ (800f02c <ProcessRadioRxDone+0x7d8>)
 800edfe:	4613      	mov	r3, r2
 800ee00:	005b      	lsls	r3, r3, #1
 800ee02:	4413      	add	r3, r2
 800ee04:	011b      	lsls	r3, r3, #4
 800ee06:	440b      	add	r3, r1
 800ee08:	f503 7386 	add.w	r3, r3, #268	@ 0x10c
 800ee0c:	681b      	ldr	r3, [r3, #0]
 800ee0e:	681b      	ldr	r3, [r3, #0]
 800ee10:	613b      	str	r3, [r7, #16]
                    address = Nvm.MacGroup2.MulticastChannelList[i].ChannelParams.Address;
 800ee12:	f897 2091 	ldrb.w	r2, [r7, #145]	@ 0x91
 800ee16:	4985      	ldr	r1, [pc, #532]	@ (800f02c <ProcessRadioRxDone+0x7d8>)
 800ee18:	4613      	mov	r3, r2
 800ee1a:	005b      	lsls	r3, r3, #1
 800ee1c:	4413      	add	r3, r2
 800ee1e:	011b      	lsls	r3, r3, #4
 800ee20:	440b      	add	r3, r1
 800ee22:	33ec      	adds	r3, #236	@ 0xec
 800ee24:	681b      	ldr	r3, [r3, #0]
 800ee26:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
                    if( Nvm.MacGroup2.DeviceClass == CLASS_C )
 800ee2a:	4b80      	ldr	r3, [pc, #512]	@ (800f02c <ProcessRadioRxDone+0x7d8>)
 800ee2c:	f893 3118 	ldrb.w	r3, [r3, #280]	@ 0x118
 800ee30:	2b02      	cmp	r3, #2
 800ee32:	d10e      	bne.n	800ee52 <ProcessRadioRxDone+0x5fe>
                    {
                        MacCtx.RxStatus.RxSlot = RX_SLOT_WIN_CLASS_C_MULTICAST;
 800ee34:	4b7e      	ldr	r3, [pc, #504]	@ (800f030 <ProcessRadioRxDone+0x7dc>)
 800ee36:	2203      	movs	r2, #3
 800ee38:	f883 248f 	strb.w	r2, [r3, #1167]	@ 0x48f
                    }
                    break;
 800ee3c:	e009      	b.n	800ee52 <ProcessRadioRxDone+0x5fe>
            for( uint8_t i = 0; i < LORAMAC_MAX_MC_CTX; i++ )
 800ee3e:	f897 3091 	ldrb.w	r3, [r7, #145]	@ 0x91
 800ee42:	3301      	adds	r3, #1
 800ee44:	f887 3091 	strb.w	r3, [r7, #145]	@ 0x91
 800ee48:	f897 3091 	ldrb.w	r3, [r7, #145]	@ 0x91
 800ee4c:	2b00      	cmp	r3, #0
 800ee4e:	d0ab      	beq.n	800eda8 <ProcessRadioRxDone+0x554>
 800ee50:	e000      	b.n	800ee54 <ProcessRadioRxDone+0x600>
                    break;
 800ee52:	bf00      	nop
                }
            }

            // Filter messages according to multicast downlink exceptions
            if( ( multicast == 1 ) && ( ( fType != FRAME_TYPE_D ) ||
 800ee54:	f897 3093 	ldrb.w	r3, [r7, #147]	@ 0x93
 800ee58:	2b01      	cmp	r3, #1
 800ee5a:	d117      	bne.n	800ee8c <ProcessRadioRxDone+0x638>
 800ee5c:	7bbb      	ldrb	r3, [r7, #14]
 800ee5e:	2b03      	cmp	r3, #3
 800ee60:	d10d      	bne.n	800ee7e <ProcessRadioRxDone+0x62a>
                                        ( macMsgData.FHDR.FCtrl.Bits.Ack != 0 ) ||
 800ee62:	f897 3048 	ldrb.w	r3, [r7, #72]	@ 0x48
 800ee66:	f003 0320 	and.w	r3, r3, #32
 800ee6a:	b2db      	uxtb	r3, r3
            if( ( multicast == 1 ) && ( ( fType != FRAME_TYPE_D ) ||
 800ee6c:	2b00      	cmp	r3, #0
 800ee6e:	d106      	bne.n	800ee7e <ProcessRadioRxDone+0x62a>
                                        ( macMsgData.FHDR.FCtrl.Bits.AdrAckReq != 0 ) ) )
 800ee70:	f897 3048 	ldrb.w	r3, [r7, #72]	@ 0x48
 800ee74:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800ee78:	b2db      	uxtb	r3, r3
                                        ( macMsgData.FHDR.FCtrl.Bits.Ack != 0 ) ||
 800ee7a:	2b00      	cmp	r3, #0
 800ee7c:	d006      	beq.n	800ee8c <ProcessRadioRxDone+0x638>
            {
                MacCtx.McpsIndication.Status = LORAMAC_EVENT_INFO_STATUS_ERROR;
 800ee7e:	4b6c      	ldr	r3, [pc, #432]	@ (800f030 <ProcessRadioRxDone+0x7dc>)
 800ee80:	2201      	movs	r2, #1
 800ee82:	f883 2421 	strb.w	r2, [r3, #1057]	@ 0x421
                PrepareRxDoneAbort( );
 800ee86:	f7ff fcbf 	bl	800e808 <PrepareRxDoneAbort>
                return;
 800ee8a:	e203      	b.n	800f294 <ProcessRadioRxDone+0xa40>
                PrepareRxDoneAbort( );
                return;
            }
#elif (defined( LORAMAC_VERSION ) && (( LORAMAC_VERSION == 0x01000400 ) || ( LORAMAC_VERSION == 0x01010100 )))
            // Get downlink frame counter value
            macCryptoStatus = GetFCntDown( addrID, fType, &macMsgData, Nvm.MacGroup2.Version, &fCntID, &downLinkCounter );
 800ee8c:	7bb9      	ldrb	r1, [r7, #14]
 800ee8e:	4c67      	ldr	r4, [pc, #412]	@ (800f02c <ProcessRadioRxDone+0x7d8>)
 800ee90:	f107 023c 	add.w	r2, r7, #60	@ 0x3c
 800ee94:	f897 0092 	ldrb.w	r0, [r7, #146]	@ 0x92
 800ee98:	f107 0310 	add.w	r3, r7, #16
 800ee9c:	9301      	str	r3, [sp, #4]
 800ee9e:	f107 030f 	add.w	r3, r7, #15
 800eea2:	9300      	str	r3, [sp, #0]
 800eea4:	f8d4 312c 	ldr.w	r3, [r4, #300]	@ 0x12c
 800eea8:	f000 feec 	bl	800fc84 <GetFCntDown>
 800eeac:	4603      	mov	r3, r0
 800eeae:	f887 3090 	strb.w	r3, [r7, #144]	@ 0x90
            if( macCryptoStatus != LORAMAC_CRYPTO_SUCCESS )
 800eeb2:	f897 3090 	ldrb.w	r3, [r7, #144]	@ 0x90
 800eeb6:	2b00      	cmp	r3, #0
 800eeb8:	d017      	beq.n	800eeea <ProcessRadioRxDone+0x696>
            {
                if( macCryptoStatus == LORAMAC_CRYPTO_FAIL_FCNT_DUPLICATED )
 800eeba:	f897 3090 	ldrb.w	r3, [r7, #144]	@ 0x90
 800eebe:	2b07      	cmp	r3, #7
 800eec0:	d104      	bne.n	800eecc <ProcessRadioRxDone+0x678>
                {
                    // Catch the case of repeated downlink frame counter
                    MacCtx.McpsIndication.Status = LORAMAC_EVENT_INFO_STATUS_DOWNLINK_REPEATED;
 800eec2:	4b5b      	ldr	r3, [pc, #364]	@ (800f030 <ProcessRadioRxDone+0x7dc>)
 800eec4:	2208      	movs	r2, #8
 800eec6:	f883 2421 	strb.w	r2, [r3, #1057]	@ 0x421
 800eeca:	e003      	b.n	800eed4 <ProcessRadioRxDone+0x680>
                }
                else
                {
                    // Other errors
                    MacCtx.McpsIndication.Status = LORAMAC_EVENT_INFO_STATUS_ERROR;
 800eecc:	4b58      	ldr	r3, [pc, #352]	@ (800f030 <ProcessRadioRxDone+0x7dc>)
 800eece:	2201      	movs	r2, #1
 800eed0:	f883 2421 	strb.w	r2, [r3, #1057]	@ 0x421
                }
                MacCtx.McpsIndication.DownLinkCounter = downLinkCounter;
 800eed4:	693b      	ldr	r3, [r7, #16]
 800eed6:	4a56      	ldr	r2, [pc, #344]	@ (800f030 <ProcessRadioRxDone+0x7dc>)
 800eed8:	f8c2 3430 	str.w	r3, [r2, #1072]	@ 0x430
                MacCtx.MlmeIndication.DownLinkCounter = downLinkCounter;
 800eedc:	693b      	ldr	r3, [r7, #16]
 800eede:	4a54      	ldr	r2, [pc, #336]	@ (800f030 <ProcessRadioRxDone+0x7dc>)
 800eee0:	f8c2 346c 	str.w	r3, [r2, #1132]	@ 0x46c
                PrepareRxDoneAbort( );
 800eee4:	f7ff fc90 	bl	800e808 <PrepareRxDoneAbort>
                return;
 800eee8:	e1d4      	b.n	800f294 <ProcessRadioRxDone+0xa40>
            }

            macCryptoStatus = LoRaMacCryptoUnsecureMessage( addrID, address, fCntID, downLinkCounter, &macMsgData );
 800eeea:	7bfa      	ldrb	r2, [r7, #15]
 800eeec:	6939      	ldr	r1, [r7, #16]
 800eeee:	f897 0092 	ldrb.w	r0, [r7, #146]	@ 0x92
 800eef2:	f107 033c 	add.w	r3, r7, #60	@ 0x3c
 800eef6:	9300      	str	r3, [sp, #0]
 800eef8:	460b      	mov	r3, r1
 800eefa:	f8d7 1094 	ldr.w	r1, [r7, #148]	@ 0x94
 800eefe:	f005 ff4f 	bl	8014da0 <LoRaMacCryptoUnsecureMessage>
 800ef02:	4603      	mov	r3, r0
 800ef04:	f887 3090 	strb.w	r3, [r7, #144]	@ 0x90
            if( macCryptoStatus != LORAMAC_CRYPTO_SUCCESS )
 800ef08:	f897 3090 	ldrb.w	r3, [r7, #144]	@ 0x90
 800ef0c:	2b00      	cmp	r3, #0
 800ef0e:	d00f      	beq.n	800ef30 <ProcessRadioRxDone+0x6dc>
            {
                if( macCryptoStatus == LORAMAC_CRYPTO_FAIL_ADDRESS )
 800ef10:	f897 3090 	ldrb.w	r3, [r7, #144]	@ 0x90
 800ef14:	2b02      	cmp	r3, #2
 800ef16:	d104      	bne.n	800ef22 <ProcessRadioRxDone+0x6ce>
                {
                    // We are not the destination of this frame.
                    MacCtx.McpsIndication.Status = LORAMAC_EVENT_INFO_STATUS_ADDRESS_FAIL;
 800ef18:	4b45      	ldr	r3, [pc, #276]	@ (800f030 <ProcessRadioRxDone+0x7dc>)
 800ef1a:	220a      	movs	r2, #10
 800ef1c:	f883 2421 	strb.w	r2, [r3, #1057]	@ 0x421
 800ef20:	e003      	b.n	800ef2a <ProcessRadioRxDone+0x6d6>
                }
                else
                {
                    // MIC calculation fail
                    MacCtx.McpsIndication.Status = LORAMAC_EVENT_INFO_STATUS_MIC_FAIL;
 800ef22:	4b43      	ldr	r3, [pc, #268]	@ (800f030 <ProcessRadioRxDone+0x7dc>)
 800ef24:	220b      	movs	r2, #11
 800ef26:	f883 2421 	strb.w	r2, [r3, #1057]	@ 0x421
                }
                PrepareRxDoneAbort( );
 800ef2a:	f7ff fc6d 	bl	800e808 <PrepareRxDoneAbort>
                return;
 800ef2e:	e1b1      	b.n	800f294 <ProcessRadioRxDone+0xa40>
            }
#endif /* LORAMAC_VERSION */

            MacCtx.McpsIndication.Status = LORAMAC_EVENT_INFO_STATUS_OK;
 800ef30:	4b3f      	ldr	r3, [pc, #252]	@ (800f030 <ProcessRadioRxDone+0x7dc>)
 800ef32:	2200      	movs	r2, #0
 800ef34:	f883 2421 	strb.w	r2, [r3, #1057]	@ 0x421
            MacCtx.McpsIndication.Multicast = multicast;
 800ef38:	4a3d      	ldr	r2, [pc, #244]	@ (800f030 <ProcessRadioRxDone+0x7dc>)
 800ef3a:	f897 3093 	ldrb.w	r3, [r7, #147]	@ 0x93
 800ef3e:	f882 3422 	strb.w	r3, [r2, #1058]	@ 0x422
            MacCtx.McpsIndication.Buffer = NULL;
 800ef42:	4b3b      	ldr	r3, [pc, #236]	@ (800f030 <ProcessRadioRxDone+0x7dc>)
 800ef44:	2200      	movs	r2, #0
 800ef46:	f8c3 2428 	str.w	r2, [r3, #1064]	@ 0x428
            MacCtx.McpsIndication.BufferSize = 0;
 800ef4a:	4b39      	ldr	r3, [pc, #228]	@ (800f030 <ProcessRadioRxDone+0x7dc>)
 800ef4c:	2200      	movs	r2, #0
 800ef4e:	f883 242c 	strb.w	r2, [r3, #1068]	@ 0x42c
            MacCtx.McpsIndication.DownLinkCounter = downLinkCounter;
 800ef52:	693b      	ldr	r3, [r7, #16]
 800ef54:	4a36      	ldr	r2, [pc, #216]	@ (800f030 <ProcessRadioRxDone+0x7dc>)
 800ef56:	f8c2 3430 	str.w	r3, [r2, #1072]	@ 0x430
            MacCtx.MlmeIndication.DownLinkCounter = downLinkCounter;
 800ef5a:	693b      	ldr	r3, [r7, #16]
 800ef5c:	4a34      	ldr	r2, [pc, #208]	@ (800f030 <ProcessRadioRxDone+0x7dc>)
 800ef5e:	f8c2 346c 	str.w	r3, [r2, #1132]	@ 0x46c
            MacCtx.McpsIndication.AckReceived = macMsgData.FHDR.FCtrl.Bits.Ack;
 800ef62:	f897 3048 	ldrb.w	r3, [r7, #72]	@ 0x48
 800ef66:	f3c3 1340 	ubfx	r3, r3, #5, #1
 800ef6a:	b2db      	uxtb	r3, r3
 800ef6c:	2b00      	cmp	r3, #0
 800ef6e:	bf14      	ite	ne
 800ef70:	2301      	movne	r3, #1
 800ef72:	2300      	moveq	r3, #0
 800ef74:	b2da      	uxtb	r2, r3
 800ef76:	4b2e      	ldr	r3, [pc, #184]	@ (800f030 <ProcessRadioRxDone+0x7dc>)
 800ef78:	f883 242e 	strb.w	r2, [r3, #1070]	@ 0x42e

            MacCtx.McpsConfirm.Status = LORAMAC_EVENT_INFO_STATUS_OK;
 800ef7c:	4b2c      	ldr	r3, [pc, #176]	@ (800f030 <ProcessRadioRxDone+0x7dc>)
 800ef7e:	2200      	movs	r2, #0
 800ef80:	f883 2441 	strb.w	r2, [r3, #1089]	@ 0x441
            MacCtx.McpsConfirm.AckReceived = macMsgData.FHDR.FCtrl.Bits.Ack;
 800ef84:	f897 3048 	ldrb.w	r3, [r7, #72]	@ 0x48
 800ef88:	f3c3 1340 	ubfx	r3, r3, #5, #1
 800ef8c:	b2db      	uxtb	r3, r3
 800ef8e:	2b00      	cmp	r3, #0
 800ef90:	bf14      	ite	ne
 800ef92:	2301      	movne	r3, #1
 800ef94:	2300      	moveq	r3, #0
 800ef96:	b2da      	uxtb	r2, r3
 800ef98:	4b25      	ldr	r3, [pc, #148]	@ (800f030 <ProcessRadioRxDone+0x7dc>)
 800ef9a:	f883 2444 	strb.w	r2, [r3, #1092]	@ 0x444

            // Reset ADR ACK Counter only, when RX1 or RX2 slot
            if( ( MacCtx.RxStatus.RxSlot == RX_SLOT_WIN_1 ) ||
 800ef9e:	4b24      	ldr	r3, [pc, #144]	@ (800f030 <ProcessRadioRxDone+0x7dc>)
 800efa0:	f893 348f 	ldrb.w	r3, [r3, #1167]	@ 0x48f
 800efa4:	2b00      	cmp	r3, #0
 800efa6:	d004      	beq.n	800efb2 <ProcessRadioRxDone+0x75e>
                ( MacCtx.RxStatus.RxSlot == RX_SLOT_WIN_2 ) )
 800efa8:	4b21      	ldr	r3, [pc, #132]	@ (800f030 <ProcessRadioRxDone+0x7dc>)
 800efaa:	f893 348f 	ldrb.w	r3, [r3, #1167]	@ 0x48f
            if( ( MacCtx.RxStatus.RxSlot == RX_SLOT_WIN_1 ) ||
 800efae:	2b01      	cmp	r3, #1
 800efb0:	d106      	bne.n	800efc0 <ProcessRadioRxDone+0x76c>
            {
                Nvm.MacGroup1.AdrAckCounter = 0;
 800efb2:	4b1e      	ldr	r3, [pc, #120]	@ (800f02c <ProcessRadioRxDone+0x7d8>)
 800efb4:	2200      	movs	r2, #0
 800efb6:	629a      	str	r2, [r3, #40]	@ 0x28
#if (defined( LORAMAC_VERSION ) && (( LORAMAC_VERSION == 0x01000400 ) || ( LORAMAC_VERSION == 0x01010100 )))
                Nvm.MacGroup2.DownlinkReceived = true;
 800efb8:	4b1c      	ldr	r3, [pc, #112]	@ (800f02c <ProcessRadioRxDone+0x7d8>)
 800efba:	2201      	movs	r2, #1
 800efbc:	f883 211e 	strb.w	r2, [r3, #286]	@ 0x11e
#endif /* LORAMAC_VERSION */
            }

            // MCPS Indication and ack requested handling
            if( multicast == 1 )
 800efc0:	f897 3093 	ldrb.w	r3, [r7, #147]	@ 0x93
 800efc4:	2b01      	cmp	r3, #1
 800efc6:	d104      	bne.n	800efd2 <ProcessRadioRxDone+0x77e>
            {
                MacCtx.McpsIndication.McpsIndication = MCPS_MULTICAST;
 800efc8:	4b19      	ldr	r3, [pc, #100]	@ (800f030 <ProcessRadioRxDone+0x7dc>)
 800efca:	2202      	movs	r2, #2
 800efcc:	f883 2420 	strb.w	r2, [r3, #1056]	@ 0x420
 800efd0:	e03a      	b.n	800f048 <ProcessRadioRxDone+0x7f4>
            }
            else
            {
                if( macHdr.Bits.MType == FRAME_TYPE_DATA_CONFIRMED_DOWN )
 800efd2:	f897 3084 	ldrb.w	r3, [r7, #132]	@ 0x84
 800efd6:	f023 031f 	bic.w	r3, r3, #31
 800efda:	b2db      	uxtb	r3, r3
 800efdc:	2ba0      	cmp	r3, #160	@ 0xa0
 800efde:	d12b      	bne.n	800f038 <ProcessRadioRxDone+0x7e4>
                {
                    Nvm.MacGroup1.SrvAckRequested = true;
 800efe0:	4b12      	ldr	r3, [pc, #72]	@ (800f02c <ProcessRadioRxDone+0x7d8>)
 800efe2:	2201      	movs	r2, #1
 800efe4:	f883 203a 	strb.w	r2, [r3, #58]	@ 0x3a
                    if( Nvm.MacGroup2.Version.Fields.Minor == 0 )
 800efe8:	4b10      	ldr	r3, [pc, #64]	@ (800f02c <ProcessRadioRxDone+0x7d8>)
 800efea:	f893 312e 	ldrb.w	r3, [r3, #302]	@ 0x12e
 800efee:	2b00      	cmp	r3, #0
 800eff0:	d102      	bne.n	800eff8 <ProcessRadioRxDone+0x7a4>
                    {
                        Nvm.MacGroup1.LastRxMic = macMsgData.MIC;
 800eff2:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 800eff4:	4a0d      	ldr	r2, [pc, #52]	@ (800f02c <ProcessRadioRxDone+0x7d8>)
 800eff6:	6353      	str	r3, [r2, #52]	@ 0x34
                    }
                    MacCtx.McpsIndication.McpsIndication = MCPS_CONFIRMED;
 800eff8:	4b0d      	ldr	r3, [pc, #52]	@ (800f030 <ProcessRadioRxDone+0x7dc>)
 800effa:	2201      	movs	r2, #1
 800effc:	f883 2420 	strb.w	r2, [r3, #1056]	@ 0x420

#if (defined( LORAMAC_VERSION ) && (( LORAMAC_VERSION == 0x01000400 ) || ( LORAMAC_VERSION == 0x01010100 )))
                    // Handle response timeout for class c and class b downlinks
                    if( ( MacCtx.RxStatus.RxSlot != RX_SLOT_WIN_1 ) &&
 800f000:	4b0b      	ldr	r3, [pc, #44]	@ (800f030 <ProcessRadioRxDone+0x7dc>)
 800f002:	f893 348f 	ldrb.w	r3, [r3, #1167]	@ 0x48f
 800f006:	2b00      	cmp	r3, #0
 800f008:	d01e      	beq.n	800f048 <ProcessRadioRxDone+0x7f4>
                        ( MacCtx.RxStatus.RxSlot != RX_SLOT_WIN_2 ) )
 800f00a:	4b09      	ldr	r3, [pc, #36]	@ (800f030 <ProcessRadioRxDone+0x7dc>)
 800f00c:	f893 348f 	ldrb.w	r3, [r3, #1167]	@ 0x48f
                    if( ( MacCtx.RxStatus.RxSlot != RX_SLOT_WIN_1 ) &&
 800f010:	2b01      	cmp	r3, #1
 800f012:	d019      	beq.n	800f048 <ProcessRadioRxDone+0x7f4>
                    {
                        // Calculate timeout
                        MacCtx.McpsIndication.ResponseTimeout = Nvm.MacGroup2.MacParams.RxBCTimeout;
 800f014:	4b05      	ldr	r3, [pc, #20]	@ (800f02c <ProcessRadioRxDone+0x7d8>)
 800f016:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800f01a:	4a05      	ldr	r2, [pc, #20]	@ (800f030 <ProcessRadioRxDone+0x7dc>)
 800f01c:	f8c2 343c 	str.w	r3, [r2, #1084]	@ 0x43c
                        MacCtx.ResponseTimeoutStartTime = RxDoneParams.LastRxDone;
 800f020:	4b04      	ldr	r3, [pc, #16]	@ (800f034 <ProcessRadioRxDone+0x7e0>)
 800f022:	681b      	ldr	r3, [r3, #0]
 800f024:	4a02      	ldr	r2, [pc, #8]	@ (800f030 <ProcessRadioRxDone+0x7dc>)
 800f026:	f8c2 3498 	str.w	r3, [r2, #1176]	@ 0x498
 800f02a:	e00d      	b.n	800f048 <ProcessRadioRxDone+0x7f4>
 800f02c:	20000d04 	.word	0x20000d04
 800f030:	200007d0 	.word	0x200007d0
 800f034:	20001914 	.word	0x20001914
                    }
#endif /* LORAMAC_VERSION */
                }
                else
                {
                    Nvm.MacGroup1.SrvAckRequested = false;
 800f038:	4b98      	ldr	r3, [pc, #608]	@ (800f29c <ProcessRadioRxDone+0xa48>)
 800f03a:	2200      	movs	r2, #0
 800f03c:	f883 203a 	strb.w	r2, [r3, #58]	@ 0x3a
                    MacCtx.McpsIndication.McpsIndication = MCPS_UNCONFIRMED;
 800f040:	4b97      	ldr	r3, [pc, #604]	@ (800f2a0 <ProcessRadioRxDone+0xa4c>)
 800f042:	2200      	movs	r2, #0
 800f044:	f883 2420 	strb.w	r2, [r3, #1056]	@ 0x420
                }
            }

            // Set the pending status
			// Fix for Class C Certification test. Re-enabled part of if condition previously removed.
            if( ( ( ( Nvm.MacGroup1.SrvAckRequested == true ) || ( macMsgData.FHDR.FCtrl.Bits.FPending > 0 ) ) && ( Nvm.MacGroup2.DeviceClass == CLASS_A ) ) ||
 800f048:	4b94      	ldr	r3, [pc, #592]	@ (800f29c <ProcessRadioRxDone+0xa48>)
 800f04a:	f893 303a 	ldrb.w	r3, [r3, #58]	@ 0x3a
 800f04e:	2b00      	cmp	r3, #0
 800f050:	d106      	bne.n	800f060 <ProcessRadioRxDone+0x80c>
 800f052:	f897 3048 	ldrb.w	r3, [r7, #72]	@ 0x48
 800f056:	f003 0310 	and.w	r3, r3, #16
 800f05a:	b2db      	uxtb	r3, r3
 800f05c:	2b00      	cmp	r3, #0
 800f05e:	d004      	beq.n	800f06a <ProcessRadioRxDone+0x816>
 800f060:	4b8e      	ldr	r3, [pc, #568]	@ (800f29c <ProcessRadioRxDone+0xa48>)
 800f062:	f893 3118 	ldrb.w	r3, [r3, #280]	@ 0x118
 800f066:	2b00      	cmp	r3, #0
 800f068:	d004      	beq.n	800f074 <ProcessRadioRxDone+0x820>
                ( MacCtx.McpsIndication.ResponseTimeout > 0 ) ) 
 800f06a:	4b8d      	ldr	r3, [pc, #564]	@ (800f2a0 <ProcessRadioRxDone+0xa4c>)
 800f06c:	f8d3 343c 	ldr.w	r3, [r3, #1084]	@ 0x43c
            if( ( ( ( Nvm.MacGroup1.SrvAckRequested == true ) || ( macMsgData.FHDR.FCtrl.Bits.FPending > 0 ) ) && ( Nvm.MacGroup2.DeviceClass == CLASS_A ) ) ||
 800f070:	2b00      	cmp	r3, #0
 800f072:	d003      	beq.n	800f07c <ProcessRadioRxDone+0x828>
            //if( ( ( Nvm.MacGroup1.SrvAckRequested == true ) || ( macMsgData.FHDR.FCtrl.Bits.FPending > 0 ) ) && ( Nvm.MacGroup2.DeviceClass == CLASS_A ) )
            {
                MacCtx.McpsIndication.IsUplinkTxPending = 1;
 800f074:	4b8a      	ldr	r3, [pc, #552]	@ (800f2a0 <ProcessRadioRxDone+0xa4c>)
 800f076:	2201      	movs	r2, #1
 800f078:	f883 2425 	strb.w	r2, [r3, #1061]	@ 0x425
            }

            RemoveMacCommands( MacCtx.RxStatus.RxSlot, macMsgData.FHDR.FCtrl, MacCtx.McpsConfirm.McpsRequest );
 800f07c:	4b88      	ldr	r3, [pc, #544]	@ (800f2a0 <ProcessRadioRxDone+0xa4c>)
 800f07e:	f893 348f 	ldrb.w	r3, [r3, #1167]	@ 0x48f
 800f082:	4a87      	ldr	r2, [pc, #540]	@ (800f2a0 <ProcessRadioRxDone+0xa4c>)
 800f084:	f892 2440 	ldrb.w	r2, [r2, #1088]	@ 0x440
 800f088:	f897 1048 	ldrb.w	r1, [r7, #72]	@ 0x48
 800f08c:	4618      	mov	r0, r3
 800f08e:	f001 ffa5 	bl	8010fdc <RemoveMacCommands>

            switch( fType )
 800f092:	7bbb      	ldrb	r3, [r7, #14]
 800f094:	2b03      	cmp	r3, #3
 800f096:	d874      	bhi.n	800f182 <ProcessRadioRxDone+0x92e>
 800f098:	a201      	add	r2, pc, #4	@ (adr r2, 800f0a0 <ProcessRadioRxDone+0x84c>)
 800f09a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800f09e:	bf00      	nop
 800f0a0:	0800f0b1 	.word	0x0800f0b1
 800f0a4:	0800f101 	.word	0x0800f101
 800f0a8:	0800f137 	.word	0x0800f137
 800f0ac:	0800f15d 	.word	0x0800f15d
                    * |    > 0   |   X  |  > 0  |       X      |
                    * +----------+------+-------+--------------+
                    */

                    // Decode MAC commands in FOpts field
                    ProcessMacCommands( macMsgData.FHDR.FOpts, 0, macMsgData.FHDR.FCtrl.Bits.FOptsLen, snr, MacCtx.RxStatus.RxSlot );
 800f0b0:	f897 3048 	ldrb.w	r3, [r7, #72]	@ 0x48
 800f0b4:	f3c3 0303 	ubfx	r3, r3, #0, #4
 800f0b8:	b2db      	uxtb	r3, r3
 800f0ba:	461c      	mov	r4, r3
 800f0bc:	4b78      	ldr	r3, [pc, #480]	@ (800f2a0 <ProcessRadioRxDone+0xa4c>)
 800f0be:	f893 348f 	ldrb.w	r3, [r3, #1167]	@ 0x48f
 800f0c2:	f997 1087 	ldrsb.w	r1, [r7, #135]	@ 0x87
 800f0c6:	f107 023c 	add.w	r2, r7, #60	@ 0x3c
 800f0ca:	f102 0010 	add.w	r0, r2, #16
 800f0ce:	9300      	str	r3, [sp, #0]
 800f0d0:	460b      	mov	r3, r1
 800f0d2:	4622      	mov	r2, r4
 800f0d4:	2100      	movs	r1, #0
 800f0d6:	f000 ff51 	bl	800ff7c <ProcessMacCommands>
                    MacCtx.McpsIndication.Port = macMsgData.FPort;
 800f0da:	f897 205c 	ldrb.w	r2, [r7, #92]	@ 0x5c
 800f0de:	4b70      	ldr	r3, [pc, #448]	@ (800f2a0 <ProcessRadioRxDone+0xa4c>)
 800f0e0:	f883 2423 	strb.w	r2, [r3, #1059]	@ 0x423
                    MacCtx.McpsIndication.Buffer = macMsgData.FRMPayload;
 800f0e4:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800f0e6:	4a6e      	ldr	r2, [pc, #440]	@ (800f2a0 <ProcessRadioRxDone+0xa4c>)
 800f0e8:	f8c2 3428 	str.w	r3, [r2, #1064]	@ 0x428
                    MacCtx.McpsIndication.BufferSize = macMsgData.FRMPayloadSize;
 800f0ec:	f897 2064 	ldrb.w	r2, [r7, #100]	@ 0x64
 800f0f0:	4b6b      	ldr	r3, [pc, #428]	@ (800f2a0 <ProcessRadioRxDone+0xa4c>)
 800f0f2:	f883 242c 	strb.w	r2, [r3, #1068]	@ 0x42c
                    MacCtx.McpsIndication.RxData = true;
 800f0f6:	4b6a      	ldr	r3, [pc, #424]	@ (800f2a0 <ProcessRadioRxDone+0xa4c>)
 800f0f8:	2201      	movs	r2, #1
 800f0fa:	f883 242d 	strb.w	r2, [r3, #1069]	@ 0x42d
                    break;
 800f0fe:	e047      	b.n	800f190 <ProcessRadioRxDone+0x93c>
                    * |    > 0   |   X  |   -   |       -      |
                    * +----------+------+-------+--------------+
                    */

                    // Decode MAC commands in FOpts field
                    ProcessMacCommands( macMsgData.FHDR.FOpts, 0, macMsgData.FHDR.FCtrl.Bits.FOptsLen, snr, MacCtx.RxStatus.RxSlot );
 800f100:	f897 3048 	ldrb.w	r3, [r7, #72]	@ 0x48
 800f104:	f3c3 0303 	ubfx	r3, r3, #0, #4
 800f108:	b2db      	uxtb	r3, r3
 800f10a:	461c      	mov	r4, r3
 800f10c:	4b64      	ldr	r3, [pc, #400]	@ (800f2a0 <ProcessRadioRxDone+0xa4c>)
 800f10e:	f893 348f 	ldrb.w	r3, [r3, #1167]	@ 0x48f
 800f112:	f997 1087 	ldrsb.w	r1, [r7, #135]	@ 0x87
 800f116:	f107 023c 	add.w	r2, r7, #60	@ 0x3c
 800f11a:	f102 0010 	add.w	r0, r2, #16
 800f11e:	9300      	str	r3, [sp, #0]
 800f120:	460b      	mov	r3, r1
 800f122:	4622      	mov	r2, r4
 800f124:	2100      	movs	r1, #0
 800f126:	f000 ff29 	bl	800ff7c <ProcessMacCommands>
                    MacCtx.McpsIndication.Port = macMsgData.FPort;
 800f12a:	f897 205c 	ldrb.w	r2, [r7, #92]	@ 0x5c
 800f12e:	4b5c      	ldr	r3, [pc, #368]	@ (800f2a0 <ProcessRadioRxDone+0xa4c>)
 800f130:	f883 2423 	strb.w	r2, [r3, #1059]	@ 0x423
                    break;
 800f134:	e02c      	b.n	800f190 <ProcessRadioRxDone+0x93c>
                    * |    = 0   |   -  |  = 0  | MAC commands |
                    * +----------+------+-------+--------------+
                    */

                    // Decode MAC commands in FRMPayload
                    ProcessMacCommands( macMsgData.FRMPayload, 0, macMsgData.FRMPayloadSize, snr, MacCtx.RxStatus.RxSlot );
 800f136:	6e38      	ldr	r0, [r7, #96]	@ 0x60
 800f138:	f897 2064 	ldrb.w	r2, [r7, #100]	@ 0x64
 800f13c:	4b58      	ldr	r3, [pc, #352]	@ (800f2a0 <ProcessRadioRxDone+0xa4c>)
 800f13e:	f893 348f 	ldrb.w	r3, [r3, #1167]	@ 0x48f
 800f142:	f997 1087 	ldrsb.w	r1, [r7, #135]	@ 0x87
 800f146:	9300      	str	r3, [sp, #0]
 800f148:	460b      	mov	r3, r1
 800f14a:	2100      	movs	r1, #0
 800f14c:	f000 ff16 	bl	800ff7c <ProcessMacCommands>
                    MacCtx.McpsIndication.Port = macMsgData.FPort;
 800f150:	f897 205c 	ldrb.w	r2, [r7, #92]	@ 0x5c
 800f154:	4b52      	ldr	r3, [pc, #328]	@ (800f2a0 <ProcessRadioRxDone+0xa4c>)
 800f156:	f883 2423 	strb.w	r2, [r3, #1059]	@ 0x423
                    break;
 800f15a:	e019      	b.n	800f190 <ProcessRadioRxDone+0x93c>
                    * |    = 0   |   -  |  > 0  |       X      |
                    * +----------+------+-------+--------------+
                    */

                    // No MAC commands just application payload
                    MacCtx.McpsIndication.Port = macMsgData.FPort;
 800f15c:	f897 205c 	ldrb.w	r2, [r7, #92]	@ 0x5c
 800f160:	4b4f      	ldr	r3, [pc, #316]	@ (800f2a0 <ProcessRadioRxDone+0xa4c>)
 800f162:	f883 2423 	strb.w	r2, [r3, #1059]	@ 0x423
                    MacCtx.McpsIndication.Buffer = macMsgData.FRMPayload;
 800f166:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800f168:	4a4d      	ldr	r2, [pc, #308]	@ (800f2a0 <ProcessRadioRxDone+0xa4c>)
 800f16a:	f8c2 3428 	str.w	r3, [r2, #1064]	@ 0x428
                    MacCtx.McpsIndication.BufferSize = macMsgData.FRMPayloadSize;
 800f16e:	f897 2064 	ldrb.w	r2, [r7, #100]	@ 0x64
 800f172:	4b4b      	ldr	r3, [pc, #300]	@ (800f2a0 <ProcessRadioRxDone+0xa4c>)
 800f174:	f883 242c 	strb.w	r2, [r3, #1068]	@ 0x42c
                    MacCtx.McpsIndication.RxData = true;
 800f178:	4b49      	ldr	r3, [pc, #292]	@ (800f2a0 <ProcessRadioRxDone+0xa4c>)
 800f17a:	2201      	movs	r2, #1
 800f17c:	f883 242d 	strb.w	r2, [r3, #1069]	@ 0x42d
                    break;
 800f180:	e006      	b.n	800f190 <ProcessRadioRxDone+0x93c>
                }
                default:
                    MacCtx.McpsIndication.Status = LORAMAC_EVENT_INFO_STATUS_ERROR;
 800f182:	4b47      	ldr	r3, [pc, #284]	@ (800f2a0 <ProcessRadioRxDone+0xa4c>)
 800f184:	2201      	movs	r2, #1
 800f186:	f883 2421 	strb.w	r2, [r3, #1057]	@ 0x421
                    PrepareRxDoneAbort( );
 800f18a:	f7ff fb3d 	bl	800e808 <PrepareRxDoneAbort>
                    break;
 800f18e:	bf00      	nop
                }
            }
#endif /* LORAMAC_VERSION */

#if (defined( LORAMAC_VERSION ) && (( LORAMAC_VERSION == 0x01000400 ) || ( LORAMAC_VERSION == 0x01010100 )))
            if( ( macMsgData.FPort == LORAMAC_CERT_FPORT ) && ( Nvm.MacGroup2.IsCertPortOn == false ) )
 800f190:	f897 305c 	ldrb.w	r3, [r7, #92]	@ 0x5c
 800f194:	2be0      	cmp	r3, #224	@ 0xe0
 800f196:	d118      	bne.n	800f1ca <ProcessRadioRxDone+0x976>
 800f198:	4b40      	ldr	r3, [pc, #256]	@ (800f29c <ProcessRadioRxDone+0xa48>)
 800f19a:	f893 311f 	ldrb.w	r3, [r3, #287]	@ 0x11f
 800f19e:	f083 0301 	eor.w	r3, r3, #1
 800f1a2:	b2db      	uxtb	r3, r3
 800f1a4:	2b00      	cmp	r3, #0
 800f1a6:	d010      	beq.n	800f1ca <ProcessRadioRxDone+0x976>
            { // Do not notify the upper layer of data reception on FPort LORAMAC_CERT_FPORT if the port
              // handling is disabled.
                MacCtx.McpsIndication.Port = macMsgData.FPort;
 800f1a8:	f897 205c 	ldrb.w	r2, [r7, #92]	@ 0x5c
 800f1ac:	4b3c      	ldr	r3, [pc, #240]	@ (800f2a0 <ProcessRadioRxDone+0xa4c>)
 800f1ae:	f883 2423 	strb.w	r2, [r3, #1059]	@ 0x423
                MacCtx.McpsIndication.Buffer = NULL;
 800f1b2:	4b3b      	ldr	r3, [pc, #236]	@ (800f2a0 <ProcessRadioRxDone+0xa4c>)
 800f1b4:	2200      	movs	r2, #0
 800f1b6:	f8c3 2428 	str.w	r2, [r3, #1064]	@ 0x428
                MacCtx.McpsIndication.BufferSize = 0;
 800f1ba:	4b39      	ldr	r3, [pc, #228]	@ (800f2a0 <ProcessRadioRxDone+0xa4c>)
 800f1bc:	2200      	movs	r2, #0
 800f1be:	f883 242c 	strb.w	r2, [r3, #1068]	@ 0x42c
                MacCtx.McpsIndication.RxData = false;
 800f1c2:	4b37      	ldr	r3, [pc, #220]	@ (800f2a0 <ProcessRadioRxDone+0xa4c>)
 800f1c4:	2200      	movs	r2, #0
 800f1c6:	f883 242d 	strb.w	r2, [r3, #1069]	@ 0x42d
            }
#endif /* LORAMAC_VERSION */

            // Provide always an indication, skip the callback to the user application,
            // in case of a confirmed downlink retransmission.
            MacCtx.MacFlags.Bits.McpsInd = 1;
 800f1ca:	4a35      	ldr	r2, [pc, #212]	@ (800f2a0 <ProcessRadioRxDone+0xa4c>)
 800f1cc:	f892 3491 	ldrb.w	r3, [r2, #1169]	@ 0x491
 800f1d0:	f043 0302 	orr.w	r3, r3, #2
 800f1d4:	f882 3491 	strb.w	r3, [r2, #1169]	@ 0x491

            break;
 800f1d8:	e037      	b.n	800f24a <ProcessRadioRxDone+0x9f6>
        case FRAME_TYPE_PROPRIETARY:
            memcpy1( MacCtx.RxPayload, &payload[pktHeaderLen], size - pktHeaderLen );
 800f1da:	f897 3086 	ldrb.w	r3, [r7, #134]	@ 0x86
 800f1de:	f8d7 208c 	ldr.w	r2, [r7, #140]	@ 0x8c
 800f1e2:	18d1      	adds	r1, r2, r3
 800f1e4:	f897 3086 	ldrb.w	r3, [r7, #134]	@ 0x86
 800f1e8:	b29b      	uxth	r3, r3
 800f1ea:	f8b7 208a 	ldrh.w	r2, [r7, #138]	@ 0x8a
 800f1ee:	1ad3      	subs	r3, r2, r3
 800f1f0:	b29b      	uxth	r3, r3
 800f1f2:	461a      	mov	r2, r3
 800f1f4:	482b      	ldr	r0, [pc, #172]	@ (800f2a4 <ProcessRadioRxDone+0xa50>)
 800f1f6:	f008 fc14 	bl	8017a22 <memcpy1>

            MacCtx.McpsIndication.McpsIndication = MCPS_PROPRIETARY;
 800f1fa:	4b29      	ldr	r3, [pc, #164]	@ (800f2a0 <ProcessRadioRxDone+0xa4c>)
 800f1fc:	2203      	movs	r2, #3
 800f1fe:	f883 2420 	strb.w	r2, [r3, #1056]	@ 0x420
            MacCtx.McpsIndication.Status = LORAMAC_EVENT_INFO_STATUS_OK;
 800f202:	4b27      	ldr	r3, [pc, #156]	@ (800f2a0 <ProcessRadioRxDone+0xa4c>)
 800f204:	2200      	movs	r2, #0
 800f206:	f883 2421 	strb.w	r2, [r3, #1057]	@ 0x421
            MacCtx.McpsIndication.Buffer = MacCtx.RxPayload;
 800f20a:	4b25      	ldr	r3, [pc, #148]	@ (800f2a0 <ProcessRadioRxDone+0xa4c>)
 800f20c:	4a25      	ldr	r2, [pc, #148]	@ (800f2a4 <ProcessRadioRxDone+0xa50>)
 800f20e:	f8c3 2428 	str.w	r2, [r3, #1064]	@ 0x428
            MacCtx.McpsIndication.BufferSize = size - pktHeaderLen;
 800f212:	f8b7 308a 	ldrh.w	r3, [r7, #138]	@ 0x8a
 800f216:	b2da      	uxtb	r2, r3
 800f218:	f897 3086 	ldrb.w	r3, [r7, #134]	@ 0x86
 800f21c:	1ad3      	subs	r3, r2, r3
 800f21e:	b2da      	uxtb	r2, r3
 800f220:	4b1f      	ldr	r3, [pc, #124]	@ (800f2a0 <ProcessRadioRxDone+0xa4c>)
 800f222:	f883 242c 	strb.w	r2, [r3, #1068]	@ 0x42c

            MacCtx.MacFlags.Bits.McpsInd = 1;
 800f226:	4a1e      	ldr	r2, [pc, #120]	@ (800f2a0 <ProcessRadioRxDone+0xa4c>)
 800f228:	f892 3491 	ldrb.w	r3, [r2, #1169]	@ 0x491
 800f22c:	f043 0302 	orr.w	r3, r3, #2
 800f230:	f882 3491 	strb.w	r3, [r2, #1169]	@ 0x491
            break;
 800f234:	e009      	b.n	800f24a <ProcessRadioRxDone+0x9f6>
        default:
            MacCtx.McpsIndication.Status = LORAMAC_EVENT_INFO_STATUS_ERROR;
 800f236:	4b1a      	ldr	r3, [pc, #104]	@ (800f2a0 <ProcessRadioRxDone+0xa4c>)
 800f238:	2201      	movs	r2, #1
 800f23a:	f883 2421 	strb.w	r2, [r3, #1057]	@ 0x421
            PrepareRxDoneAbort( );
 800f23e:	f7ff fae3 	bl	800e808 <PrepareRxDoneAbort>
            break;
 800f242:	e002      	b.n	800f24a <ProcessRadioRxDone+0x9f6>
                        break;
 800f244:	bf00      	nop
 800f246:	e000      	b.n	800f24a <ProcessRadioRxDone+0x9f6>
            break;
 800f248:	bf00      	nop
    }
    MacCtx.MacFlags.Bits.MacDone = 1;
#elif (defined( LORAMAC_VERSION ) && (( LORAMAC_VERSION == 0x01000400 ) || ( LORAMAC_VERSION == 0x01010100 )))
    // Verify if we need to disable the RetransmitTimeoutTimer
    // Only applies if downlink is received on Rx1 or Rx2 windows.
    if( ( MacCtx.RxStatus.RxSlot == RX_SLOT_WIN_1 ) ||
 800f24a:	4b15      	ldr	r3, [pc, #84]	@ (800f2a0 <ProcessRadioRxDone+0xa4c>)
 800f24c:	f893 348f 	ldrb.w	r3, [r3, #1167]	@ 0x48f
 800f250:	2b00      	cmp	r3, #0
 800f252:	d004      	beq.n	800f25e <ProcessRadioRxDone+0xa0a>
        ( MacCtx.RxStatus.RxSlot == RX_SLOT_WIN_2 ) )
 800f254:	4b12      	ldr	r3, [pc, #72]	@ (800f2a0 <ProcessRadioRxDone+0xa4c>)
 800f256:	f893 348f 	ldrb.w	r3, [r3, #1167]	@ 0x48f
    if( ( MacCtx.RxStatus.RxSlot == RX_SLOT_WIN_1 ) ||
 800f25a:	2b01      	cmp	r3, #1
 800f25c:	d10c      	bne.n	800f278 <ProcessRadioRxDone+0xa24>
    {
        if( MacCtx.NodeAckRequested == true )
 800f25e:	4b10      	ldr	r3, [pc, #64]	@ (800f2a0 <ProcessRadioRxDone+0xa4c>)
 800f260:	f893 341a 	ldrb.w	r3, [r3, #1050]	@ 0x41a
 800f264:	2b00      	cmp	r3, #0
 800f266:	d007      	beq.n	800f278 <ProcessRadioRxDone+0xa24>
        {
            if( MacCtx.McpsConfirm.AckReceived == true )
 800f268:	4b0d      	ldr	r3, [pc, #52]	@ (800f2a0 <ProcessRadioRxDone+0xa4c>)
 800f26a:	f893 3444 	ldrb.w	r3, [r3, #1092]	@ 0x444
 800f26e:	2b00      	cmp	r3, #0
 800f270:	d002      	beq.n	800f278 <ProcessRadioRxDone+0xa24>
            {
                OnRetransmitTimeoutTimerEvent( NULL );
 800f272:	2000      	movs	r0, #0
 800f274:	f000 fcec 	bl	800fc50 <OnRetransmitTimeoutTimerEvent>
            }
        }
    }

    if( MacCtx.RxStatus.RxSlot != RX_SLOT_WIN_CLASS_C )
 800f278:	4b09      	ldr	r3, [pc, #36]	@ (800f2a0 <ProcessRadioRxDone+0xa4c>)
 800f27a:	f893 348f 	ldrb.w	r3, [r3, #1167]	@ 0x48f
 800f27e:	2b02      	cmp	r3, #2
 800f280:	d006      	beq.n	800f290 <ProcessRadioRxDone+0xa3c>
    {
        MacCtx.MacFlags.Bits.MacDone = 1;
 800f282:	4a07      	ldr	r2, [pc, #28]	@ (800f2a0 <ProcessRadioRxDone+0xa4c>)
 800f284:	f892 3491 	ldrb.w	r3, [r2, #1169]	@ 0x491
 800f288:	f043 0310 	orr.w	r3, r3, #16
 800f28c:	f882 3491 	strb.w	r3, [r2, #1169]	@ 0x491
    }
#endif /* LORAMAC_VERSION */

    UpdateRxSlotIdleState( );
 800f290:	f7ff f9fc 	bl	800e68c <UpdateRxSlotIdleState>
}
 800f294:	379c      	adds	r7, #156	@ 0x9c
 800f296:	46bd      	mov	sp, r7
 800f298:	bd90      	pop	{r4, r7, pc}
 800f29a:	bf00      	nop
 800f29c:	20000d04 	.word	0x20000d04
 800f2a0:	200007d0 	.word	0x200007d0
 800f2a4:	20000a08 	.word	0x20000a08

0800f2a8 <ProcessRadioTxTimeout>:

static void ProcessRadioTxTimeout( void )
{
 800f2a8:	b580      	push	{r7, lr}
 800f2aa:	af00      	add	r7, sp, #0
    if( Nvm.MacGroup2.DeviceClass != CLASS_C )
 800f2ac:	4b11      	ldr	r3, [pc, #68]	@ (800f2f4 <ProcessRadioTxTimeout+0x4c>)
 800f2ae:	f893 3118 	ldrb.w	r3, [r3, #280]	@ 0x118
 800f2b2:	2b02      	cmp	r3, #2
 800f2b4:	d002      	beq.n	800f2bc <ProcessRadioTxTimeout+0x14>
    {
        Radio.Sleep( );
 800f2b6:	4b10      	ldr	r3, [pc, #64]	@ (800f2f8 <ProcessRadioTxTimeout+0x50>)
 800f2b8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800f2ba:	4798      	blx	r3
    }
    UpdateRxSlotIdleState( );
 800f2bc:	f7ff f9e6 	bl	800e68c <UpdateRxSlotIdleState>

    MacCtx.McpsConfirm.Status = LORAMAC_EVENT_INFO_STATUS_TX_TIMEOUT;
 800f2c0:	4b0e      	ldr	r3, [pc, #56]	@ (800f2fc <ProcessRadioTxTimeout+0x54>)
 800f2c2:	2202      	movs	r2, #2
 800f2c4:	f883 2441 	strb.w	r2, [r3, #1089]	@ 0x441
    LoRaMacConfirmQueueSetStatusCmn( LORAMAC_EVENT_INFO_STATUS_TX_TIMEOUT );
 800f2c8:	2002      	movs	r0, #2
 800f2ca:	f004 fee3 	bl	8014094 <LoRaMacConfirmQueueSetStatusCmn>
    if( MacCtx.NodeAckRequested == true )
 800f2ce:	4b0b      	ldr	r3, [pc, #44]	@ (800f2fc <ProcessRadioTxTimeout+0x54>)
 800f2d0:	f893 341a 	ldrb.w	r3, [r3, #1050]	@ 0x41a
 800f2d4:	2b00      	cmp	r3, #0
 800f2d6:	d003      	beq.n	800f2e0 <ProcessRadioTxTimeout+0x38>
    {
#if (defined( LORAMAC_VERSION ) && ( LORAMAC_VERSION == 0x01000300 ))
        MacCtx.AckTimeoutRetry = true;
#elif (defined( LORAMAC_VERSION ) && (( LORAMAC_VERSION == 0x01000400 ) || ( LORAMAC_VERSION == 0x01010100 )))
        MacCtx.RetransmitTimeoutRetry = true;
 800f2d8:	4b08      	ldr	r3, [pc, #32]	@ (800f2fc <ProcessRadioTxTimeout+0x54>)
 800f2da:	2201      	movs	r2, #1
 800f2dc:	f883 2419 	strb.w	r2, [r3, #1049]	@ 0x419
#endif /* LORAMAC_VERSION */
    }
    MacCtx.MacFlags.Bits.MacDone = 1;
 800f2e0:	4a06      	ldr	r2, [pc, #24]	@ (800f2fc <ProcessRadioTxTimeout+0x54>)
 800f2e2:	f892 3491 	ldrb.w	r3, [r2, #1169]	@ 0x491
 800f2e6:	f043 0310 	orr.w	r3, r3, #16
 800f2ea:	f882 3491 	strb.w	r3, [r2, #1169]	@ 0x491
}
 800f2ee:	bf00      	nop
 800f2f0:	bd80      	pop	{r7, pc}
 800f2f2:	bf00      	nop
 800f2f4:	20000d04 	.word	0x20000d04
 800f2f8:	0801d51c 	.word	0x0801d51c
 800f2fc:	200007d0 	.word	0x200007d0

0800f300 <HandleRadioRxErrorTimeout>:

static void HandleRadioRxErrorTimeout( LoRaMacEventInfoStatus_t rx1EventInfoStatus, LoRaMacEventInfoStatus_t rx2EventInfoStatus )
{
 800f300:	b580      	push	{r7, lr}
 800f302:	b084      	sub	sp, #16
 800f304:	af00      	add	r7, sp, #0
 800f306:	4603      	mov	r3, r0
 800f308:	460a      	mov	r2, r1
 800f30a:	71fb      	strb	r3, [r7, #7]
 800f30c:	4613      	mov	r3, r2
 800f30e:	71bb      	strb	r3, [r7, #6]
    bool classBRx = false;
 800f310:	2300      	movs	r3, #0
 800f312:	73fb      	strb	r3, [r7, #15]

    if( Nvm.MacGroup2.DeviceClass != CLASS_C )
 800f314:	4b3d      	ldr	r3, [pc, #244]	@ (800f40c <HandleRadioRxErrorTimeout+0x10c>)
 800f316:	f893 3118 	ldrb.w	r3, [r3, #280]	@ 0x118
 800f31a:	2b02      	cmp	r3, #2
 800f31c:	d002      	beq.n	800f324 <HandleRadioRxErrorTimeout+0x24>
    {
        Radio.Sleep( );
 800f31e:	4b3c      	ldr	r3, [pc, #240]	@ (800f410 <HandleRadioRxErrorTimeout+0x110>)
 800f320:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800f322:	4798      	blx	r3
    }

    if( LoRaMacClassBIsBeaconExpected( ) == true )
 800f324:	f004 f9e0 	bl	80136e8 <LoRaMacClassBIsBeaconExpected>
 800f328:	4603      	mov	r3, r0
 800f32a:	2b00      	cmp	r3, #0
 800f32c:	d007      	beq.n	800f33e <HandleRadioRxErrorTimeout+0x3e>
    {
        LoRaMacClassBSetBeaconState( BEACON_STATE_TIMEOUT );
 800f32e:	2002      	movs	r0, #2
 800f330:	f004 f98e 	bl	8013650 <LoRaMacClassBSetBeaconState>
        LoRaMacClassBBeaconTimerEvent( NULL );
 800f334:	2000      	movs	r0, #0
 800f336:	f004 f9b0 	bl	801369a <LoRaMacClassBBeaconTimerEvent>
        classBRx = true;
 800f33a:	2301      	movs	r3, #1
 800f33c:	73fb      	strb	r3, [r7, #15]
    }
    if( Nvm.MacGroup2.DeviceClass == CLASS_B )
 800f33e:	4b33      	ldr	r3, [pc, #204]	@ (800f40c <HandleRadioRxErrorTimeout+0x10c>)
 800f340:	f893 3118 	ldrb.w	r3, [r3, #280]	@ 0x118
 800f344:	2b01      	cmp	r3, #1
 800f346:	d119      	bne.n	800f37c <HandleRadioRxErrorTimeout+0x7c>
    {
        if( LoRaMacClassBIsPingExpected( ) == true )
 800f348:	f004 f9d5 	bl	80136f6 <LoRaMacClassBIsPingExpected>
 800f34c:	4603      	mov	r3, r0
 800f34e:	2b00      	cmp	r3, #0
 800f350:	d007      	beq.n	800f362 <HandleRadioRxErrorTimeout+0x62>
        {
            LoRaMacClassBSetPingSlotState( PINGSLOT_STATE_CALC_PING_OFFSET );
 800f352:	2000      	movs	r0, #0
 800f354:	f004 f986 	bl	8013664 <LoRaMacClassBSetPingSlotState>
            LoRaMacClassBPingSlotTimerEvent( NULL );
 800f358:	2000      	movs	r0, #0
 800f35a:	f004 f9a7 	bl	80136ac <LoRaMacClassBPingSlotTimerEvent>
            classBRx = true;
 800f35e:	2301      	movs	r3, #1
 800f360:	73fb      	strb	r3, [r7, #15]
        }
        if( LoRaMacClassBIsMulticastExpected( ) == true )
 800f362:	f004 f9cf 	bl	8013704 <LoRaMacClassBIsMulticastExpected>
 800f366:	4603      	mov	r3, r0
 800f368:	2b00      	cmp	r3, #0
 800f36a:	d007      	beq.n	800f37c <HandleRadioRxErrorTimeout+0x7c>
        {
            LoRaMacClassBSetMulticastSlotState( PINGSLOT_STATE_CALC_PING_OFFSET );
 800f36c:	2000      	movs	r0, #0
 800f36e:	f004 f983 	bl	8013678 <LoRaMacClassBSetMulticastSlotState>
            LoRaMacClassBMulticastSlotTimerEvent( NULL );
 800f372:	2000      	movs	r0, #0
 800f374:	f004 f9a3 	bl	80136be <LoRaMacClassBMulticastSlotTimerEvent>
            classBRx = true;
 800f378:	2301      	movs	r3, #1
 800f37a:	73fb      	strb	r3, [r7, #15]
        }
    }

    if( classBRx == false )
 800f37c:	7bfb      	ldrb	r3, [r7, #15]
 800f37e:	f083 0301 	eor.w	r3, r3, #1
 800f382:	b2db      	uxtb	r3, r3
 800f384:	2b00      	cmp	r3, #0
 800f386:	d03b      	beq.n	800f400 <HandleRadioRxErrorTimeout+0x100>
    {
        if( MacCtx.RxSlot == RX_SLOT_WIN_1 )
 800f388:	4b22      	ldr	r3, [pc, #136]	@ (800f414 <HandleRadioRxErrorTimeout+0x114>)
 800f38a:	f893 3490 	ldrb.w	r3, [r3, #1168]	@ 0x490
 800f38e:	2b00      	cmp	r3, #0
 800f390:	d122      	bne.n	800f3d8 <HandleRadioRxErrorTimeout+0xd8>
        {
            if( MacCtx.NodeAckRequested == true )
 800f392:	4b20      	ldr	r3, [pc, #128]	@ (800f414 <HandleRadioRxErrorTimeout+0x114>)
 800f394:	f893 341a 	ldrb.w	r3, [r3, #1050]	@ 0x41a
 800f398:	2b00      	cmp	r3, #0
 800f39a:	d003      	beq.n	800f3a4 <HandleRadioRxErrorTimeout+0xa4>
            {
                MacCtx.McpsConfirm.Status = rx1EventInfoStatus;
 800f39c:	4a1d      	ldr	r2, [pc, #116]	@ (800f414 <HandleRadioRxErrorTimeout+0x114>)
 800f39e:	79fb      	ldrb	r3, [r7, #7]
 800f3a0:	f882 3441 	strb.w	r3, [r2, #1089]	@ 0x441
            }
            LoRaMacConfirmQueueSetStatusCmn( rx1EventInfoStatus );
 800f3a4:	79fb      	ldrb	r3, [r7, #7]
 800f3a6:	4618      	mov	r0, r3
 800f3a8:	f004 fe74 	bl	8014094 <LoRaMacConfirmQueueSetStatusCmn>

            if( TimerGetElapsedTime( Nvm.MacGroup1.LastTxDoneTime ) >= MacCtx.RxWindow2Delay )
 800f3ac:	4b17      	ldr	r3, [pc, #92]	@ (800f40c <HandleRadioRxErrorTimeout+0x10c>)
 800f3ae:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800f3b0:	4618      	mov	r0, r3
 800f3b2:	f00c fdb5 	bl	801bf20 <UTIL_TIMER_GetElapsedTime>
 800f3b6:	4602      	mov	r2, r0
 800f3b8:	4b16      	ldr	r3, [pc, #88]	@ (800f414 <HandleRadioRxErrorTimeout+0x114>)
 800f3ba:	f8d3 33b4 	ldr.w	r3, [r3, #948]	@ 0x3b4
 800f3be:	429a      	cmp	r2, r3
 800f3c0:	d31e      	bcc.n	800f400 <HandleRadioRxErrorTimeout+0x100>
            {
                TimerStop( &MacCtx.RxWindowTimer2 );
 800f3c2:	4815      	ldr	r0, [pc, #84]	@ (800f418 <HandleRadioRxErrorTimeout+0x118>)
 800f3c4:	f00c fc80 	bl	801bcc8 <UTIL_TIMER_Stop>
                MacCtx.MacFlags.Bits.MacDone = 1;
 800f3c8:	4a12      	ldr	r2, [pc, #72]	@ (800f414 <HandleRadioRxErrorTimeout+0x114>)
 800f3ca:	f892 3491 	ldrb.w	r3, [r2, #1169]	@ 0x491
 800f3ce:	f043 0310 	orr.w	r3, r3, #16
 800f3d2:	f882 3491 	strb.w	r3, [r2, #1169]	@ 0x491
 800f3d6:	e013      	b.n	800f400 <HandleRadioRxErrorTimeout+0x100>
            }
        }
        else
        {
            if( MacCtx.NodeAckRequested == true )
 800f3d8:	4b0e      	ldr	r3, [pc, #56]	@ (800f414 <HandleRadioRxErrorTimeout+0x114>)
 800f3da:	f893 341a 	ldrb.w	r3, [r3, #1050]	@ 0x41a
 800f3de:	2b00      	cmp	r3, #0
 800f3e0:	d003      	beq.n	800f3ea <HandleRadioRxErrorTimeout+0xea>
            {
                MacCtx.McpsConfirm.Status = rx2EventInfoStatus;
 800f3e2:	4a0c      	ldr	r2, [pc, #48]	@ (800f414 <HandleRadioRxErrorTimeout+0x114>)
 800f3e4:	79bb      	ldrb	r3, [r7, #6]
 800f3e6:	f882 3441 	strb.w	r3, [r2, #1089]	@ 0x441
            }
            LoRaMacConfirmQueueSetStatusCmn( rx2EventInfoStatus );
 800f3ea:	79bb      	ldrb	r3, [r7, #6]
 800f3ec:	4618      	mov	r0, r3
 800f3ee:	f004 fe51 	bl	8014094 <LoRaMacConfirmQueueSetStatusCmn>
            if( Nvm.MacGroup2.DeviceClass != CLASS_C )
            {
                MacCtx.MacFlags.Bits.MacDone = 1;
            }
#elif (defined( LORAMAC_VERSION ) && (( LORAMAC_VERSION == 0x01000400 ) || ( LORAMAC_VERSION == 0x01010100 )))
            MacCtx.MacFlags.Bits.MacDone = 1;
 800f3f2:	4a08      	ldr	r2, [pc, #32]	@ (800f414 <HandleRadioRxErrorTimeout+0x114>)
 800f3f4:	f892 3491 	ldrb.w	r3, [r2, #1169]	@ 0x491
 800f3f8:	f043 0310 	orr.w	r3, r3, #16
 800f3fc:	f882 3491 	strb.w	r3, [r2, #1169]	@ 0x491
#endif /* LORAMAC_VERSION */
        }
    }

    UpdateRxSlotIdleState( );
 800f400:	f7ff f944 	bl	800e68c <UpdateRxSlotIdleState>
}
 800f404:	bf00      	nop
 800f406:	3710      	adds	r7, #16
 800f408:	46bd      	mov	sp, r7
 800f40a:	bd80      	pop	{r7, pc}
 800f40c:	20000d04 	.word	0x20000d04
 800f410:	0801d51c 	.word	0x0801d51c
 800f414:	200007d0 	.word	0x200007d0
 800f418:	20000b68 	.word	0x20000b68

0800f41c <ProcessRadioRxError>:

static void ProcessRadioRxError( void )
{
 800f41c:	b580      	push	{r7, lr}
 800f41e:	af00      	add	r7, sp, #0
    HandleRadioRxErrorTimeout( LORAMAC_EVENT_INFO_STATUS_RX1_ERROR, LORAMAC_EVENT_INFO_STATUS_RX2_ERROR );
 800f420:	2106      	movs	r1, #6
 800f422:	2005      	movs	r0, #5
 800f424:	f7ff ff6c 	bl	800f300 <HandleRadioRxErrorTimeout>
}
 800f428:	bf00      	nop
 800f42a:	bd80      	pop	{r7, pc}

0800f42c <ProcessRadioRxTimeout>:

static void ProcessRadioRxTimeout( void )
{
 800f42c:	b580      	push	{r7, lr}
 800f42e:	af00      	add	r7, sp, #0
    HandleRadioRxErrorTimeout( LORAMAC_EVENT_INFO_STATUS_RX1_TIMEOUT, LORAMAC_EVENT_INFO_STATUS_RX2_TIMEOUT );
 800f430:	2104      	movs	r1, #4
 800f432:	2003      	movs	r0, #3
 800f434:	f7ff ff64 	bl	800f300 <HandleRadioRxErrorTimeout>
}
 800f438:	bf00      	nop
 800f43a:	bd80      	pop	{r7, pc}

0800f43c <LoRaMacHandleIrqEvents>:

static void LoRaMacHandleIrqEvents( void )
{
 800f43c:	b580      	push	{r7, lr}
 800f43e:	b084      	sub	sp, #16
 800f440:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800f442:	f3ef 8310 	mrs	r3, PRIMASK
 800f446:	607b      	str	r3, [r7, #4]
  return(result);
 800f448:	687b      	ldr	r3, [r7, #4]
    LoRaMacRadioEvents_t events;

    CRITICAL_SECTION_BEGIN( );
 800f44a:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("cpsid i" : : : "memory");
 800f44c:	b672      	cpsid	i
}
 800f44e:	bf00      	nop
    events = LoRaMacRadioEvents;
 800f450:	4b1d      	ldr	r3, [pc, #116]	@ (800f4c8 <LoRaMacHandleIrqEvents+0x8c>)
 800f452:	681b      	ldr	r3, [r3, #0]
 800f454:	603b      	str	r3, [r7, #0]
    LoRaMacRadioEvents.Value = 0;
 800f456:	4b1c      	ldr	r3, [pc, #112]	@ (800f4c8 <LoRaMacHandleIrqEvents+0x8c>)
 800f458:	2200      	movs	r2, #0
 800f45a:	601a      	str	r2, [r3, #0]
 800f45c:	68fb      	ldr	r3, [r7, #12]
 800f45e:	60bb      	str	r3, [r7, #8]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800f460:	68bb      	ldr	r3, [r7, #8]
 800f462:	f383 8810 	msr	PRIMASK, r3
}
 800f466:	bf00      	nop
    CRITICAL_SECTION_END( );

    if( events.Value != 0 )
 800f468:	683b      	ldr	r3, [r7, #0]
 800f46a:	2b00      	cmp	r3, #0
 800f46c:	d027      	beq.n	800f4be <LoRaMacHandleIrqEvents+0x82>
    {
        if( events.Events.TxDone == 1 )
 800f46e:	783b      	ldrb	r3, [r7, #0]
 800f470:	f003 0320 	and.w	r3, r3, #32
 800f474:	b2db      	uxtb	r3, r3
 800f476:	2b00      	cmp	r3, #0
 800f478:	d001      	beq.n	800f47e <LoRaMacHandleIrqEvents+0x42>
        {
            ProcessRadioTxDone( );
 800f47a:	f7ff f91f 	bl	800e6bc <ProcessRadioTxDone>
        }
        if( events.Events.RxDone == 1 )
 800f47e:	783b      	ldrb	r3, [r7, #0]
 800f480:	f003 0310 	and.w	r3, r3, #16
 800f484:	b2db      	uxtb	r3, r3
 800f486:	2b00      	cmp	r3, #0
 800f488:	d001      	beq.n	800f48e <LoRaMacHandleIrqEvents+0x52>
        {
            ProcessRadioRxDone( );
 800f48a:	f7ff f9e3 	bl	800e854 <ProcessRadioRxDone>
        }
        if( events.Events.TxTimeout == 1 )
 800f48e:	783b      	ldrb	r3, [r7, #0]
 800f490:	f003 0308 	and.w	r3, r3, #8
 800f494:	b2db      	uxtb	r3, r3
 800f496:	2b00      	cmp	r3, #0
 800f498:	d001      	beq.n	800f49e <LoRaMacHandleIrqEvents+0x62>
        {
            ProcessRadioTxTimeout( );
 800f49a:	f7ff ff05 	bl	800f2a8 <ProcessRadioTxTimeout>
        }
        if( events.Events.RxError == 1 )
 800f49e:	783b      	ldrb	r3, [r7, #0]
 800f4a0:	f003 0304 	and.w	r3, r3, #4
 800f4a4:	b2db      	uxtb	r3, r3
 800f4a6:	2b00      	cmp	r3, #0
 800f4a8:	d001      	beq.n	800f4ae <LoRaMacHandleIrqEvents+0x72>
        {
            ProcessRadioRxError( );
 800f4aa:	f7ff ffb7 	bl	800f41c <ProcessRadioRxError>
        }
        if( events.Events.RxTimeout == 1 )
 800f4ae:	783b      	ldrb	r3, [r7, #0]
 800f4b0:	f003 0302 	and.w	r3, r3, #2
 800f4b4:	b2db      	uxtb	r3, r3
 800f4b6:	2b00      	cmp	r3, #0
 800f4b8:	d001      	beq.n	800f4be <LoRaMacHandleIrqEvents+0x82>
        {
            ProcessRadioRxTimeout( );
 800f4ba:	f7ff ffb7 	bl	800f42c <ProcessRadioRxTimeout>
        }
    }
}
 800f4be:	bf00      	nop
 800f4c0:	3710      	adds	r7, #16
 800f4c2:	46bd      	mov	sp, r7
 800f4c4:	bd80      	pop	{r7, pc}
 800f4c6:	bf00      	nop
 800f4c8:	2000190c 	.word	0x2000190c

0800f4cc <LoRaMacIsBusy>:

bool LoRaMacIsBusy( void )
{
 800f4cc:	b480      	push	{r7}
 800f4ce:	af00      	add	r7, sp, #0
    if( MacCtx.MacState == LORAMAC_STOPPED )
 800f4d0:	4b10      	ldr	r3, [pc, #64]	@ (800f514 <LoRaMacIsBusy+0x48>)
 800f4d2:	f8d3 3340 	ldr.w	r3, [r3, #832]	@ 0x340
 800f4d6:	2b01      	cmp	r3, #1
 800f4d8:	d101      	bne.n	800f4de <LoRaMacIsBusy+0x12>
    {
        return false;
 800f4da:	2300      	movs	r3, #0
 800f4dc:	e015      	b.n	800f50a <LoRaMacIsBusy+0x3e>
    }

#if (defined( LORAMAC_VERSION ) && (( LORAMAC_VERSION == 0x01000400 ) || ( LORAMAC_VERSION == 0x01010100 )))
    if( LoRaMacRadioEvents.Events.RxProcessPending == 1 )
 800f4de:	4b0e      	ldr	r3, [pc, #56]	@ (800f518 <LoRaMacIsBusy+0x4c>)
 800f4e0:	781b      	ldrb	r3, [r3, #0]
 800f4e2:	f003 0301 	and.w	r3, r3, #1
 800f4e6:	b2db      	uxtb	r3, r3
 800f4e8:	2b00      	cmp	r3, #0
 800f4ea:	d001      	beq.n	800f4f0 <LoRaMacIsBusy+0x24>
    {
        return true;
 800f4ec:	2301      	movs	r3, #1
 800f4ee:	e00c      	b.n	800f50a <LoRaMacIsBusy+0x3e>
    }
#endif /* LORAMAC_VERSION */

    if( ( MacCtx.MacState == LORAMAC_IDLE ) &&
 800f4f0:	4b08      	ldr	r3, [pc, #32]	@ (800f514 <LoRaMacIsBusy+0x48>)
 800f4f2:	f8d3 3340 	ldr.w	r3, [r3, #832]	@ 0x340
 800f4f6:	2b00      	cmp	r3, #0
 800f4f8:	d106      	bne.n	800f508 <LoRaMacIsBusy+0x3c>
        ( MacCtx.AllowRequests == LORAMAC_REQUEST_HANDLING_ON ) )
 800f4fa:	4b06      	ldr	r3, [pc, #24]	@ (800f514 <LoRaMacIsBusy+0x48>)
 800f4fc:	f893 3492 	ldrb.w	r3, [r3, #1170]	@ 0x492
    if( ( MacCtx.MacState == LORAMAC_IDLE ) &&
 800f500:	2b01      	cmp	r3, #1
 800f502:	d101      	bne.n	800f508 <LoRaMacIsBusy+0x3c>
    {
        return false;
 800f504:	2300      	movs	r3, #0
 800f506:	e000      	b.n	800f50a <LoRaMacIsBusy+0x3e>
    }
    return true;
 800f508:	2301      	movs	r3, #1
}
 800f50a:	4618      	mov	r0, r3
 800f50c:	46bd      	mov	sp, r7
 800f50e:	bc80      	pop	{r7}
 800f510:	4770      	bx	lr
 800f512:	bf00      	nop
 800f514:	200007d0 	.word	0x200007d0
 800f518:	2000190c 	.word	0x2000190c

0800f51c <LoRaMacIsStopped>:

bool LoRaMacIsStopped( void )
{
 800f51c:	b480      	push	{r7}
 800f51e:	af00      	add	r7, sp, #0
    if( MacCtx.MacState == LORAMAC_STOPPED )
 800f520:	4b05      	ldr	r3, [pc, #20]	@ (800f538 <LoRaMacIsStopped+0x1c>)
 800f522:	f8d3 3340 	ldr.w	r3, [r3, #832]	@ 0x340
 800f526:	2b01      	cmp	r3, #1
 800f528:	d101      	bne.n	800f52e <LoRaMacIsStopped+0x12>
    {
        return true;
 800f52a:	2301      	movs	r3, #1
 800f52c:	e000      	b.n	800f530 <LoRaMacIsStopped+0x14>
    }
    return false;
 800f52e:	2300      	movs	r3, #0
}
 800f530:	4618      	mov	r0, r3
 800f532:	46bd      	mov	sp, r7
 800f534:	bc80      	pop	{r7}
 800f536:	4770      	bx	lr
 800f538:	200007d0 	.word	0x200007d0

0800f53c <LoRaMacEnableRequests>:

static void LoRaMacEnableRequests( LoRaMacRequestHandling_t requestState )
{
 800f53c:	b480      	push	{r7}
 800f53e:	b083      	sub	sp, #12
 800f540:	af00      	add	r7, sp, #0
 800f542:	4603      	mov	r3, r0
 800f544:	71fb      	strb	r3, [r7, #7]
    MacCtx.AllowRequests = requestState;
 800f546:	4a04      	ldr	r2, [pc, #16]	@ (800f558 <LoRaMacEnableRequests+0x1c>)
 800f548:	79fb      	ldrb	r3, [r7, #7]
 800f54a:	f882 3492 	strb.w	r3, [r2, #1170]	@ 0x492
}
 800f54e:	bf00      	nop
 800f550:	370c      	adds	r7, #12
 800f552:	46bd      	mov	sp, r7
 800f554:	bc80      	pop	{r7}
 800f556:	4770      	bx	lr
 800f558:	200007d0 	.word	0x200007d0

0800f55c <LoRaMacHandleRequestEvents>:

static void LoRaMacHandleRequestEvents( void )
{
 800f55c:	b580      	push	{r7, lr}
 800f55e:	b082      	sub	sp, #8
 800f560:	af00      	add	r7, sp, #0
    // Handle events
    LoRaMacFlags_t reqEvents = MacCtx.MacFlags;
 800f562:	4b2c      	ldr	r3, [pc, #176]	@ (800f614 <LoRaMacHandleRequestEvents+0xb8>)
 800f564:	f893 3491 	ldrb.w	r3, [r3, #1169]	@ 0x491
 800f568:	713b      	strb	r3, [r7, #4]

    if( MacCtx.MacState == LORAMAC_IDLE )
 800f56a:	4b2a      	ldr	r3, [pc, #168]	@ (800f614 <LoRaMacHandleRequestEvents+0xb8>)
 800f56c:	f8d3 3340 	ldr.w	r3, [r3, #832]	@ 0x340
 800f570:	2b00      	cmp	r3, #0
 800f572:	d14a      	bne.n	800f60a <LoRaMacHandleRequestEvents+0xae>
    {
        // Update event bits
        if( MacCtx.MacFlags.Bits.McpsReq == 1 )
 800f574:	4b27      	ldr	r3, [pc, #156]	@ (800f614 <LoRaMacHandleRequestEvents+0xb8>)
 800f576:	f893 3491 	ldrb.w	r3, [r3, #1169]	@ 0x491
 800f57a:	f003 0301 	and.w	r3, r3, #1
 800f57e:	b2db      	uxtb	r3, r3
 800f580:	2b00      	cmp	r3, #0
 800f582:	d006      	beq.n	800f592 <LoRaMacHandleRequestEvents+0x36>
        {
            MacCtx.MacFlags.Bits.McpsReq = 0;
 800f584:	4a23      	ldr	r2, [pc, #140]	@ (800f614 <LoRaMacHandleRequestEvents+0xb8>)
 800f586:	f892 3491 	ldrb.w	r3, [r2, #1169]	@ 0x491
 800f58a:	f023 0301 	bic.w	r3, r3, #1
 800f58e:	f882 3491 	strb.w	r3, [r2, #1169]	@ 0x491
        }

        if( MacCtx.MacFlags.Bits.MlmeReq == 1 )
 800f592:	4b20      	ldr	r3, [pc, #128]	@ (800f614 <LoRaMacHandleRequestEvents+0xb8>)
 800f594:	f893 3491 	ldrb.w	r3, [r3, #1169]	@ 0x491
 800f598:	f003 0304 	and.w	r3, r3, #4
 800f59c:	b2db      	uxtb	r3, r3
 800f59e:	2b00      	cmp	r3, #0
 800f5a0:	d006      	beq.n	800f5b0 <LoRaMacHandleRequestEvents+0x54>
        {
            MacCtx.MacFlags.Bits.MlmeReq = 0;
 800f5a2:	4a1c      	ldr	r2, [pc, #112]	@ (800f614 <LoRaMacHandleRequestEvents+0xb8>)
 800f5a4:	f892 3491 	ldrb.w	r3, [r2, #1169]	@ 0x491
 800f5a8:	f023 0304 	bic.w	r3, r3, #4
 800f5ac:	f882 3491 	strb.w	r3, [r2, #1169]	@ 0x491
        }

        // Allow requests again
        LoRaMacEnableRequests( LORAMAC_REQUEST_HANDLING_ON );
 800f5b0:	2001      	movs	r0, #1
 800f5b2:	f7ff ffc3 	bl	800f53c <LoRaMacEnableRequests>

        // Handle callbacks
        if( reqEvents.Bits.McpsReq == 1 )
 800f5b6:	793b      	ldrb	r3, [r7, #4]
 800f5b8:	f003 0301 	and.w	r3, r3, #1
 800f5bc:	b2db      	uxtb	r3, r3
 800f5be:	2b00      	cmp	r3, #0
 800f5c0:	d005      	beq.n	800f5ce <LoRaMacHandleRequestEvents+0x72>
        {
            MacCtx.MacPrimitives->MacMcpsConfirm( &MacCtx.McpsConfirm );
 800f5c2:	4b14      	ldr	r3, [pc, #80]	@ (800f614 <LoRaMacHandleRequestEvents+0xb8>)
 800f5c4:	f8d3 3344 	ldr.w	r3, [r3, #836]	@ 0x344
 800f5c8:	681b      	ldr	r3, [r3, #0]
 800f5ca:	4813      	ldr	r0, [pc, #76]	@ (800f618 <LoRaMacHandleRequestEvents+0xbc>)
 800f5cc:	4798      	blx	r3
        }

        if( reqEvents.Bits.MlmeReq == 1 )
 800f5ce:	793b      	ldrb	r3, [r7, #4]
 800f5d0:	f003 0304 	and.w	r3, r3, #4
 800f5d4:	b2db      	uxtb	r3, r3
 800f5d6:	2b00      	cmp	r3, #0
 800f5d8:	d00e      	beq.n	800f5f8 <LoRaMacHandleRequestEvents+0x9c>
        {
            LoRaMacConfirmQueueHandleCb( &MacCtx.MlmeConfirm );
 800f5da:	4810      	ldr	r0, [pc, #64]	@ (800f61c <LoRaMacHandleRequestEvents+0xc0>)
 800f5dc:	f004 fda8 	bl	8014130 <LoRaMacConfirmQueueHandleCb>
            if( LoRaMacConfirmQueueGetCnt( ) > 0 )
 800f5e0:	f004 fdf8 	bl	80141d4 <LoRaMacConfirmQueueGetCnt>
 800f5e4:	4603      	mov	r3, r0
 800f5e6:	2b00      	cmp	r3, #0
 800f5e8:	d006      	beq.n	800f5f8 <LoRaMacHandleRequestEvents+0x9c>
            {
                MacCtx.MacFlags.Bits.MlmeReq = 1;
 800f5ea:	4a0a      	ldr	r2, [pc, #40]	@ (800f614 <LoRaMacHandleRequestEvents+0xb8>)
 800f5ec:	f892 3491 	ldrb.w	r3, [r2, #1169]	@ 0x491
 800f5f0:	f043 0304 	orr.w	r3, r3, #4
 800f5f4:	f882 3491 	strb.w	r3, [r2, #1169]	@ 0x491
            }
        }

        // Start beaconing again
        LoRaMacClassBResumeBeaconing( );
 800f5f8:	f004 f8a2 	bl	8013740 <LoRaMacClassBResumeBeaconing>

        // Procedure done. Reset variables.
        MacCtx.MacFlags.Bits.MacDone = 0;
 800f5fc:	4a05      	ldr	r2, [pc, #20]	@ (800f614 <LoRaMacHandleRequestEvents+0xb8>)
 800f5fe:	f892 3491 	ldrb.w	r3, [r2, #1169]	@ 0x491
 800f602:	f023 0310 	bic.w	r3, r3, #16
 800f606:	f882 3491 	strb.w	r3, [r2, #1169]	@ 0x491
    }
}
 800f60a:	bf00      	nop
 800f60c:	3708      	adds	r7, #8
 800f60e:	46bd      	mov	sp, r7
 800f610:	bd80      	pop	{r7, pc}
 800f612:	bf00      	nop
 800f614:	200007d0 	.word	0x200007d0
 800f618:	20000c10 	.word	0x20000c10
 800f61c:	20000c24 	.word	0x20000c24

0800f620 <LoRaMacHandleIndicationEvents>:

static void LoRaMacHandleIndicationEvents( void )
{
 800f620:	b580      	push	{r7, lr}
 800f622:	af00      	add	r7, sp, #0
    // Handle MLME indication
    if( MacCtx.MacFlags.Bits.MlmeInd == 1 )
 800f624:	4b16      	ldr	r3, [pc, #88]	@ (800f680 <LoRaMacHandleIndicationEvents+0x60>)
 800f626:	f893 3491 	ldrb.w	r3, [r3, #1169]	@ 0x491
 800f62a:	f003 0308 	and.w	r3, r3, #8
 800f62e:	b2db      	uxtb	r3, r3
 800f630:	2b00      	cmp	r3, #0
 800f632:	d00d      	beq.n	800f650 <LoRaMacHandleIndicationEvents+0x30>
    {
        MacCtx.MacFlags.Bits.MlmeInd = 0;
 800f634:	4a12      	ldr	r2, [pc, #72]	@ (800f680 <LoRaMacHandleIndicationEvents+0x60>)
 800f636:	f892 3491 	ldrb.w	r3, [r2, #1169]	@ 0x491
 800f63a:	f023 0308 	bic.w	r3, r3, #8
 800f63e:	f882 3491 	strb.w	r3, [r2, #1169]	@ 0x491
        MacCtx.MacPrimitives->MacMlmeIndication( &MacCtx.MlmeIndication, &MacCtx.RxStatus );
 800f642:	4b0f      	ldr	r3, [pc, #60]	@ (800f680 <LoRaMacHandleIndicationEvents+0x60>)
 800f644:	f8d3 3344 	ldr.w	r3, [r3, #836]	@ 0x344
 800f648:	68db      	ldr	r3, [r3, #12]
 800f64a:	490e      	ldr	r1, [pc, #56]	@ (800f684 <LoRaMacHandleIndicationEvents+0x64>)
 800f64c:	480e      	ldr	r0, [pc, #56]	@ (800f688 <LoRaMacHandleIndicationEvents+0x68>)
 800f64e:	4798      	blx	r3
    }

    // Handle MCPS indication
    if( MacCtx.MacFlags.Bits.McpsInd == 1 )
 800f650:	4b0b      	ldr	r3, [pc, #44]	@ (800f680 <LoRaMacHandleIndicationEvents+0x60>)
 800f652:	f893 3491 	ldrb.w	r3, [r3, #1169]	@ 0x491
 800f656:	f003 0302 	and.w	r3, r3, #2
 800f65a:	b2db      	uxtb	r3, r3
 800f65c:	2b00      	cmp	r3, #0
 800f65e:	d00d      	beq.n	800f67c <LoRaMacHandleIndicationEvents+0x5c>
    {
        MacCtx.MacFlags.Bits.McpsInd = 0;
 800f660:	4a07      	ldr	r2, [pc, #28]	@ (800f680 <LoRaMacHandleIndicationEvents+0x60>)
 800f662:	f892 3491 	ldrb.w	r3, [r2, #1169]	@ 0x491
 800f666:	f023 0302 	bic.w	r3, r3, #2
 800f66a:	f882 3491 	strb.w	r3, [r2, #1169]	@ 0x491
        MacCtx.MacPrimitives->MacMcpsIndication( &MacCtx.McpsIndication, &MacCtx.RxStatus );
 800f66e:	4b04      	ldr	r3, [pc, #16]	@ (800f680 <LoRaMacHandleIndicationEvents+0x60>)
 800f670:	f8d3 3344 	ldr.w	r3, [r3, #836]	@ 0x344
 800f674:	685b      	ldr	r3, [r3, #4]
 800f676:	4903      	ldr	r1, [pc, #12]	@ (800f684 <LoRaMacHandleIndicationEvents+0x64>)
 800f678:	4804      	ldr	r0, [pc, #16]	@ (800f68c <LoRaMacHandleIndicationEvents+0x6c>)
 800f67a:	4798      	blx	r3
    }
}
 800f67c:	bf00      	nop
 800f67e:	bd80      	pop	{r7, pc}
 800f680:	200007d0 	.word	0x200007d0
 800f684:	20000c5c 	.word	0x20000c5c
 800f688:	20000c38 	.word	0x20000c38
 800f68c:	20000bf0 	.word	0x20000bf0

0800f690 <LoRaMacHandleMcpsRequest>:
    }
}
#endif /* LORAMAC_VERSION */

static void LoRaMacHandleMcpsRequest( void )
{
 800f690:	b580      	push	{r7, lr}
 800f692:	b082      	sub	sp, #8
 800f694:	af00      	add	r7, sp, #0
    // Handle MCPS uplinks
    if( MacCtx.MacFlags.Bits.McpsReq == 1 )
 800f696:	4b2a      	ldr	r3, [pc, #168]	@ (800f740 <LoRaMacHandleMcpsRequest+0xb0>)
 800f698:	f893 3491 	ldrb.w	r3, [r3, #1169]	@ 0x491
 800f69c:	f003 0301 	and.w	r3, r3, #1
 800f6a0:	b2db      	uxtb	r3, r3
 800f6a2:	2b00      	cmp	r3, #0
 800f6a4:	d048      	beq.n	800f738 <LoRaMacHandleMcpsRequest+0xa8>
    {
        bool stopRetransmission = false;
 800f6a6:	2300      	movs	r3, #0
 800f6a8:	71fb      	strb	r3, [r7, #7]
        bool waitForRetransmission = false;
 800f6aa:	2300      	movs	r3, #0
 800f6ac:	71bb      	strb	r3, [r7, #6]

        if( ( MacCtx.McpsConfirm.McpsRequest == MCPS_UNCONFIRMED ) ||
 800f6ae:	4b24      	ldr	r3, [pc, #144]	@ (800f740 <LoRaMacHandleMcpsRequest+0xb0>)
 800f6b0:	f893 3440 	ldrb.w	r3, [r3, #1088]	@ 0x440
 800f6b4:	2b00      	cmp	r3, #0
 800f6b6:	d004      	beq.n	800f6c2 <LoRaMacHandleMcpsRequest+0x32>
            ( MacCtx.McpsConfirm.McpsRequest == MCPS_PROPRIETARY ) )
 800f6b8:	4b21      	ldr	r3, [pc, #132]	@ (800f740 <LoRaMacHandleMcpsRequest+0xb0>)
 800f6ba:	f893 3440 	ldrb.w	r3, [r3, #1088]	@ 0x440
        if( ( MacCtx.McpsConfirm.McpsRequest == MCPS_UNCONFIRMED ) ||
 800f6be:	2b03      	cmp	r3, #3
 800f6c0:	d104      	bne.n	800f6cc <LoRaMacHandleMcpsRequest+0x3c>
        {
            stopRetransmission = CheckRetransUnconfirmedUplink( );
 800f6c2:	f002 f959 	bl	8011978 <CheckRetransUnconfirmedUplink>
 800f6c6:	4603      	mov	r3, r0
 800f6c8:	71fb      	strb	r3, [r7, #7]
 800f6ca:	e010      	b.n	800f6ee <LoRaMacHandleMcpsRequest+0x5e>
        }
        else if( MacCtx.McpsConfirm.McpsRequest == MCPS_CONFIRMED )
 800f6cc:	4b1c      	ldr	r3, [pc, #112]	@ (800f740 <LoRaMacHandleMcpsRequest+0xb0>)
 800f6ce:	f893 3440 	ldrb.w	r3, [r3, #1088]	@ 0x440
 800f6d2:	2b01      	cmp	r3, #1
 800f6d4:	d10b      	bne.n	800f6ee <LoRaMacHandleMcpsRequest+0x5e>
            else
            {
                waitForRetransmission = true;
            }
#elif (defined( LORAMAC_VERSION ) && (( LORAMAC_VERSION == 0x01000400 ) || ( LORAMAC_VERSION == 0x01010100 )))
            if( MacCtx.RetransmitTimeoutRetry == true )
 800f6d6:	4b1a      	ldr	r3, [pc, #104]	@ (800f740 <LoRaMacHandleMcpsRequest+0xb0>)
 800f6d8:	f893 3419 	ldrb.w	r3, [r3, #1049]	@ 0x419
 800f6dc:	2b00      	cmp	r3, #0
 800f6de:	d004      	beq.n	800f6ea <LoRaMacHandleMcpsRequest+0x5a>
            {
                stopRetransmission = CheckRetransConfirmedUplink( );
 800f6e0:	f002 f976 	bl	80119d0 <CheckRetransConfirmedUplink>
 800f6e4:	4603      	mov	r3, r0
 800f6e6:	71fb      	strb	r3, [r7, #7]
 800f6e8:	e001      	b.n	800f6ee <LoRaMacHandleMcpsRequest+0x5e>
            }
            else
            {
                waitForRetransmission = true;
 800f6ea:	2301      	movs	r3, #1
 800f6ec:	71bb      	strb	r3, [r7, #6]
            }
#endif /* LORAMAC_VERSION */
        }

        if( stopRetransmission == true )
 800f6ee:	79fb      	ldrb	r3, [r7, #7]
 800f6f0:	2b00      	cmp	r3, #0
 800f6f2:	d00d      	beq.n	800f710 <LoRaMacHandleMcpsRequest+0x80>
        {// Stop retransmission
            TimerStop( &MacCtx.TxDelayedTimer );
 800f6f4:	4813      	ldr	r0, [pc, #76]	@ (800f744 <LoRaMacHandleMcpsRequest+0xb4>)
 800f6f6:	f00c fae7 	bl	801bcc8 <UTIL_TIMER_Stop>
            MacCtx.MacState &= ~LORAMAC_TX_DELAYED;
 800f6fa:	4b11      	ldr	r3, [pc, #68]	@ (800f740 <LoRaMacHandleMcpsRequest+0xb0>)
 800f6fc:	f8d3 3340 	ldr.w	r3, [r3, #832]	@ 0x340
 800f700:	f023 0320 	bic.w	r3, r3, #32
 800f704:	4a0e      	ldr	r2, [pc, #56]	@ (800f740 <LoRaMacHandleMcpsRequest+0xb0>)
 800f706:	f8c2 3340 	str.w	r3, [r2, #832]	@ 0x340
            StopRetransmission( );
 800f70a:	f002 f99b 	bl	8011a44 <StopRetransmission>
#endif /* LORAMAC_VERSION */
            // Sends the same frame again
            OnTxDelayedTimerEvent( NULL );
        }
    }
}
 800f70e:	e013      	b.n	800f738 <LoRaMacHandleMcpsRequest+0xa8>
        else if( waitForRetransmission == false )
 800f710:	79bb      	ldrb	r3, [r7, #6]
 800f712:	f083 0301 	eor.w	r3, r3, #1
 800f716:	b2db      	uxtb	r3, r3
 800f718:	2b00      	cmp	r3, #0
 800f71a:	d00d      	beq.n	800f738 <LoRaMacHandleMcpsRequest+0xa8>
            MacCtx.MacFlags.Bits.MacDone = 0;
 800f71c:	4a08      	ldr	r2, [pc, #32]	@ (800f740 <LoRaMacHandleMcpsRequest+0xb0>)
 800f71e:	f892 3491 	ldrb.w	r3, [r2, #1169]	@ 0x491
 800f722:	f023 0310 	bic.w	r3, r3, #16
 800f726:	f882 3491 	strb.w	r3, [r2, #1169]	@ 0x491
            MacCtx.RetransmitTimeoutRetry = false;
 800f72a:	4b05      	ldr	r3, [pc, #20]	@ (800f740 <LoRaMacHandleMcpsRequest+0xb0>)
 800f72c:	2200      	movs	r2, #0
 800f72e:	f883 2419 	strb.w	r2, [r3, #1049]	@ 0x419
            OnTxDelayedTimerEvent( NULL );
 800f732:	2000      	movs	r0, #0
 800f734:	f000 f9c8 	bl	800fac8 <OnTxDelayedTimerEvent>
}
 800f738:	bf00      	nop
 800f73a:	3708      	adds	r7, #8
 800f73c:	46bd      	mov	sp, r7
 800f73e:	bd80      	pop	{r7, pc}
 800f740:	200007d0 	.word	0x200007d0
 800f744:	20000b38 	.word	0x20000b38

0800f748 <LoRaMacHandleMlmeRequest>:

static void LoRaMacHandleMlmeRequest( void )
{
 800f748:	b580      	push	{r7, lr}
 800f74a:	af00      	add	r7, sp, #0
    // Handle join request
    if( MacCtx.MacFlags.Bits.MlmeReq == 1 )
 800f74c:	4b18      	ldr	r3, [pc, #96]	@ (800f7b0 <LoRaMacHandleMlmeRequest+0x68>)
 800f74e:	f893 3491 	ldrb.w	r3, [r3, #1169]	@ 0x491
 800f752:	f003 0304 	and.w	r3, r3, #4
 800f756:	b2db      	uxtb	r3, r3
 800f758:	2b00      	cmp	r3, #0
 800f75a:	d026      	beq.n	800f7aa <LoRaMacHandleMlmeRequest+0x62>
            ( LoRaMacConfirmQueueIsCmdActive( MLME_REJOIN_1 ) == true ) ||
            ( LoRaMacConfirmQueueIsCmdActive( MLME_REJOIN_2 ) == true ) )
        {
            MacCtx.ChannelsNbTransCounter = 0;
#else
        if( LoRaMacConfirmQueueIsCmdActive( MLME_JOIN ) == true )
 800f75c:	2001      	movs	r0, #1
 800f75e:	f004 fccd 	bl	80140fc <LoRaMacConfirmQueueIsCmdActive>
 800f762:	4603      	mov	r3, r0
 800f764:	2b00      	cmp	r3, #0
 800f766:	d012      	beq.n	800f78e <LoRaMacHandleMlmeRequest+0x46>
        {
            if( LoRaMacConfirmQueueGetStatus( MLME_JOIN ) == LORAMAC_EVENT_INFO_STATUS_OK )
 800f768:	2001      	movs	r0, #1
 800f76a:	f004 fc69 	bl	8014040 <LoRaMacConfirmQueueGetStatus>
 800f76e:	4603      	mov	r3, r0
 800f770:	2b00      	cmp	r3, #0
 800f772:	d103      	bne.n	800f77c <LoRaMacHandleMlmeRequest+0x34>
            {// Node joined successfully
                MacCtx.ChannelsNbTransCounter = 0;
 800f774:	4b0e      	ldr	r3, [pc, #56]	@ (800f7b0 <LoRaMacHandleMlmeRequest+0x68>)
 800f776:	2200      	movs	r2, #0
 800f778:	f883 2418 	strb.w	r2, [r3, #1048]	@ 0x418
            }
#endif /* LORAMAC_VERSION */
            MacCtx.MacState &= ~LORAMAC_TX_RUNNING;
 800f77c:	4b0c      	ldr	r3, [pc, #48]	@ (800f7b0 <LoRaMacHandleMlmeRequest+0x68>)
 800f77e:	f8d3 3340 	ldr.w	r3, [r3, #832]	@ 0x340
 800f782:	f023 0302 	bic.w	r3, r3, #2
 800f786:	4a0a      	ldr	r2, [pc, #40]	@ (800f7b0 <LoRaMacHandleMlmeRequest+0x68>)
 800f788:	f8c2 3340 	str.w	r3, [r2, #832]	@ 0x340
        {
            MacCtx.MacState &= ~LORAMAC_TX_RUNNING;
        }
#endif /* LORAMAC_VERSION */
    }
}
 800f78c:	e00d      	b.n	800f7aa <LoRaMacHandleMlmeRequest+0x62>
        else if( LoRaMacConfirmQueueIsCmdActive( MLME_TXCW ) == true )
 800f78e:	2006      	movs	r0, #6
 800f790:	f004 fcb4 	bl	80140fc <LoRaMacConfirmQueueIsCmdActive>
 800f794:	4603      	mov	r3, r0
 800f796:	2b00      	cmp	r3, #0
 800f798:	d007      	beq.n	800f7aa <LoRaMacHandleMlmeRequest+0x62>
            MacCtx.MacState &= ~LORAMAC_TX_RUNNING;
 800f79a:	4b05      	ldr	r3, [pc, #20]	@ (800f7b0 <LoRaMacHandleMlmeRequest+0x68>)
 800f79c:	f8d3 3340 	ldr.w	r3, [r3, #832]	@ 0x340
 800f7a0:	f023 0302 	bic.w	r3, r3, #2
 800f7a4:	4a02      	ldr	r2, [pc, #8]	@ (800f7b0 <LoRaMacHandleMlmeRequest+0x68>)
 800f7a6:	f8c2 3340 	str.w	r3, [r2, #832]	@ 0x340
}
 800f7aa:	bf00      	nop
 800f7ac:	bd80      	pop	{r7, pc}
 800f7ae:	bf00      	nop
 800f7b0:	200007d0 	.word	0x200007d0

0800f7b4 <LoRaMacCheckForBeaconAcquisition>:

static uint8_t LoRaMacCheckForBeaconAcquisition( void )
{
 800f7b4:	b580      	push	{r7, lr}
 800f7b6:	af00      	add	r7, sp, #0
    if( ( LoRaMacConfirmQueueIsCmdActive( MLME_BEACON_ACQUISITION ) == true ) &&
 800f7b8:	200b      	movs	r0, #11
 800f7ba:	f004 fc9f 	bl	80140fc <LoRaMacConfirmQueueIsCmdActive>
 800f7be:	4603      	mov	r3, r0
 800f7c0:	2b00      	cmp	r3, #0
 800f7c2:	d019      	beq.n	800f7f8 <LoRaMacCheckForBeaconAcquisition+0x44>
        ( MacCtx.MacFlags.Bits.McpsReq == 0 ) )
 800f7c4:	4b0e      	ldr	r3, [pc, #56]	@ (800f800 <LoRaMacCheckForBeaconAcquisition+0x4c>)
 800f7c6:	f893 3491 	ldrb.w	r3, [r3, #1169]	@ 0x491
 800f7ca:	f003 0301 	and.w	r3, r3, #1
 800f7ce:	b2db      	uxtb	r3, r3
    if( ( LoRaMacConfirmQueueIsCmdActive( MLME_BEACON_ACQUISITION ) == true ) &&
 800f7d0:	2b00      	cmp	r3, #0
 800f7d2:	d111      	bne.n	800f7f8 <LoRaMacCheckForBeaconAcquisition+0x44>
    {
        if( MacCtx.MacFlags.Bits.MlmeReq == 1 )
 800f7d4:	4b0a      	ldr	r3, [pc, #40]	@ (800f800 <LoRaMacCheckForBeaconAcquisition+0x4c>)
 800f7d6:	f893 3491 	ldrb.w	r3, [r3, #1169]	@ 0x491
 800f7da:	f003 0304 	and.w	r3, r3, #4
 800f7de:	b2db      	uxtb	r3, r3
 800f7e0:	2b00      	cmp	r3, #0
 800f7e2:	d009      	beq.n	800f7f8 <LoRaMacCheckForBeaconAcquisition+0x44>
        {
            MacCtx.MacState &= ~LORAMAC_TX_RUNNING;
 800f7e4:	4b06      	ldr	r3, [pc, #24]	@ (800f800 <LoRaMacCheckForBeaconAcquisition+0x4c>)
 800f7e6:	f8d3 3340 	ldr.w	r3, [r3, #832]	@ 0x340
 800f7ea:	f023 0302 	bic.w	r3, r3, #2
 800f7ee:	4a04      	ldr	r2, [pc, #16]	@ (800f800 <LoRaMacCheckForBeaconAcquisition+0x4c>)
 800f7f0:	f8c2 3340 	str.w	r3, [r2, #832]	@ 0x340
            return 0x01;
 800f7f4:	2301      	movs	r3, #1
 800f7f6:	e000      	b.n	800f7fa <LoRaMacCheckForBeaconAcquisition+0x46>
        }
    }
    return 0x00;
 800f7f8:	2300      	movs	r3, #0
}
 800f7fa:	4618      	mov	r0, r3
 800f7fc:	bd80      	pop	{r7, pc}
 800f7fe:	bf00      	nop
 800f800:	200007d0 	.word	0x200007d0

0800f804 <CheckForMinimumAbpDatarate>:

#if (defined( LORAMAC_VERSION ) && (( LORAMAC_VERSION == 0x01000400 ) || ( LORAMAC_VERSION == 0x01010100 )))
static bool CheckForMinimumAbpDatarate( bool adr, ActivationType_t activation, bool datarateChanged )
{
 800f804:	b480      	push	{r7}
 800f806:	b083      	sub	sp, #12
 800f808:	af00      	add	r7, sp, #0
 800f80a:	4603      	mov	r3, r0
 800f80c:	71fb      	strb	r3, [r7, #7]
 800f80e:	460b      	mov	r3, r1
 800f810:	71bb      	strb	r3, [r7, #6]
 800f812:	4613      	mov	r3, r2
 800f814:	717b      	strb	r3, [r7, #5]
    if( ( adr == true ) &&
 800f816:	79fb      	ldrb	r3, [r7, #7]
 800f818:	2b00      	cmp	r3, #0
 800f81a:	d00a      	beq.n	800f832 <CheckForMinimumAbpDatarate+0x2e>
 800f81c:	79bb      	ldrb	r3, [r7, #6]
 800f81e:	2b01      	cmp	r3, #1
 800f820:	d107      	bne.n	800f832 <CheckForMinimumAbpDatarate+0x2e>
        ( activation == ACTIVATION_TYPE_ABP ) &&
        ( datarateChanged == false ) )
 800f822:	797b      	ldrb	r3, [r7, #5]
 800f824:	f083 0301 	eor.w	r3, r3, #1
 800f828:	b2db      	uxtb	r3, r3
        ( activation == ACTIVATION_TYPE_ABP ) &&
 800f82a:	2b00      	cmp	r3, #0
 800f82c:	d001      	beq.n	800f832 <CheckForMinimumAbpDatarate+0x2e>
    {
        return true;
 800f82e:	2301      	movs	r3, #1
 800f830:	e000      	b.n	800f834 <CheckForMinimumAbpDatarate+0x30>
    }
    return false;
 800f832:	2300      	movs	r3, #0
}
 800f834:	4618      	mov	r0, r3
 800f836:	370c      	adds	r7, #12
 800f838:	46bd      	mov	sp, r7
 800f83a:	bc80      	pop	{r7}
 800f83c:	4770      	bx	lr
	...

0800f840 <LoRaMacCheckForRxAbort>:
#endif /* LORAMAC_VERSION */

static void LoRaMacCheckForRxAbort( void )
{
 800f840:	b480      	push	{r7}
 800f842:	af00      	add	r7, sp, #0
    // A error occurs during receiving
    if( ( MacCtx.MacState & LORAMAC_RX_ABORT ) == LORAMAC_RX_ABORT )
 800f844:	4b0d      	ldr	r3, [pc, #52]	@ (800f87c <LoRaMacCheckForRxAbort+0x3c>)
 800f846:	f8d3 3340 	ldr.w	r3, [r3, #832]	@ 0x340
 800f84a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800f84e:	2b00      	cmp	r3, #0
 800f850:	d00f      	beq.n	800f872 <LoRaMacCheckForRxAbort+0x32>
    {
        MacCtx.MacState &= ~LORAMAC_RX_ABORT;
 800f852:	4b0a      	ldr	r3, [pc, #40]	@ (800f87c <LoRaMacCheckForRxAbort+0x3c>)
 800f854:	f8d3 3340 	ldr.w	r3, [r3, #832]	@ 0x340
 800f858:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800f85c:	4a07      	ldr	r2, [pc, #28]	@ (800f87c <LoRaMacCheckForRxAbort+0x3c>)
 800f85e:	f8c2 3340 	str.w	r3, [r2, #832]	@ 0x340
        MacCtx.MacState &= ~LORAMAC_TX_RUNNING;
 800f862:	4b06      	ldr	r3, [pc, #24]	@ (800f87c <LoRaMacCheckForRxAbort+0x3c>)
 800f864:	f8d3 3340 	ldr.w	r3, [r3, #832]	@ 0x340
 800f868:	f023 0302 	bic.w	r3, r3, #2
 800f86c:	4a03      	ldr	r2, [pc, #12]	@ (800f87c <LoRaMacCheckForRxAbort+0x3c>)
 800f86e:	f8c2 3340 	str.w	r3, [r2, #832]	@ 0x340
    }
}
 800f872:	bf00      	nop
 800f874:	46bd      	mov	sp, r7
 800f876:	bc80      	pop	{r7}
 800f878:	4770      	bx	lr
 800f87a:	bf00      	nop
 800f87c:	200007d0 	.word	0x200007d0

0800f880 <LoRaMacHandleNvm>:

static void LoRaMacHandleNvm( LoRaMacNvmData_t* nvmData )
{
 800f880:	b580      	push	{r7, lr}
 800f882:	b084      	sub	sp, #16
 800f884:	af00      	add	r7, sp, #0
 800f886:	6078      	str	r0, [r7, #4]
    uint32_t crc = 0;
 800f888:	2300      	movs	r3, #0
 800f88a:	60bb      	str	r3, [r7, #8]
    uint16_t notifyFlags = LORAMAC_NVM_NOTIFY_FLAG_NONE;
 800f88c:	2300      	movs	r3, #0
 800f88e:	81fb      	strh	r3, [r7, #14]

    if( MacCtx.MacState != LORAMAC_IDLE )
 800f890:	4b51      	ldr	r3, [pc, #324]	@ (800f9d8 <LoRaMacHandleNvm+0x158>)
 800f892:	f8d3 3340 	ldr.w	r3, [r3, #832]	@ 0x340
 800f896:	2b00      	cmp	r3, #0
 800f898:	f040 8099 	bne.w	800f9ce <LoRaMacHandleNvm+0x14e>
    {
        return;
    }

    // Crypto
    crc = Crc32( ( uint8_t* ) &nvmData->Crypto, sizeof( nvmData->Crypto ) -
 800f89c:	687b      	ldr	r3, [r7, #4]
 800f89e:	2124      	movs	r1, #36	@ 0x24
 800f8a0:	4618      	mov	r0, r3
 800f8a2:	f008 f913 	bl	8017acc <Crc32>
 800f8a6:	60b8      	str	r0, [r7, #8]
                                                sizeof( nvmData->Crypto.Crc32 ) );
    if( crc != nvmData->Crypto.Crc32 )
 800f8a8:	687b      	ldr	r3, [r7, #4]
 800f8aa:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800f8ac:	68ba      	ldr	r2, [r7, #8]
 800f8ae:	429a      	cmp	r2, r3
 800f8b0:	d006      	beq.n	800f8c0 <LoRaMacHandleNvm+0x40>
    {
        nvmData->Crypto.Crc32 = crc;
 800f8b2:	687b      	ldr	r3, [r7, #4]
 800f8b4:	68ba      	ldr	r2, [r7, #8]
 800f8b6:	625a      	str	r2, [r3, #36]	@ 0x24
        notifyFlags |= LORAMAC_NVM_NOTIFY_FLAG_CRYPTO;
 800f8b8:	89fb      	ldrh	r3, [r7, #14]
 800f8ba:	f043 0301 	orr.w	r3, r3, #1
 800f8be:	81fb      	strh	r3, [r7, #14]
    }

    // MacGroup1
    crc = Crc32( ( uint8_t* ) &nvmData->MacGroup1, sizeof( nvmData->MacGroup1 ) -
 800f8c0:	687b      	ldr	r3, [r7, #4]
 800f8c2:	3328      	adds	r3, #40	@ 0x28
 800f8c4:	211c      	movs	r1, #28
 800f8c6:	4618      	mov	r0, r3
 800f8c8:	f008 f900 	bl	8017acc <Crc32>
 800f8cc:	60b8      	str	r0, [r7, #8]
                                                   sizeof( nvmData->MacGroup1.Crc32 ) );
    if( crc != nvmData->MacGroup1.Crc32 )
 800f8ce:	687b      	ldr	r3, [r7, #4]
 800f8d0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800f8d2:	68ba      	ldr	r2, [r7, #8]
 800f8d4:	429a      	cmp	r2, r3
 800f8d6:	d006      	beq.n	800f8e6 <LoRaMacHandleNvm+0x66>
    {
        nvmData->MacGroup1.Crc32 = crc;
 800f8d8:	687b      	ldr	r3, [r7, #4]
 800f8da:	68ba      	ldr	r2, [r7, #8]
 800f8dc:	645a      	str	r2, [r3, #68]	@ 0x44
        notifyFlags |= LORAMAC_NVM_NOTIFY_FLAG_MAC_GROUP1;
 800f8de:	89fb      	ldrh	r3, [r7, #14]
 800f8e0:	f043 0302 	orr.w	r3, r3, #2
 800f8e4:	81fb      	strh	r3, [r7, #14]
    }

    // MacGroup2
    crc = Crc32( ( uint8_t* ) &nvmData->MacGroup2, sizeof( nvmData->MacGroup2 ) -
 800f8e6:	687b      	ldr	r3, [r7, #4]
 800f8e8:	3348      	adds	r3, #72	@ 0x48
 800f8ea:	f44f 7180 	mov.w	r1, #256	@ 0x100
 800f8ee:	4618      	mov	r0, r3
 800f8f0:	f008 f8ec 	bl	8017acc <Crc32>
 800f8f4:	60b8      	str	r0, [r7, #8]
                                                   sizeof( nvmData->MacGroup2.Crc32 ) );
    if( crc != nvmData->MacGroup2.Crc32 )
 800f8f6:	687b      	ldr	r3, [r7, #4]
 800f8f8:	f8d3 3148 	ldr.w	r3, [r3, #328]	@ 0x148
 800f8fc:	68ba      	ldr	r2, [r7, #8]
 800f8fe:	429a      	cmp	r2, r3
 800f900:	d007      	beq.n	800f912 <LoRaMacHandleNvm+0x92>
    {
        nvmData->MacGroup2.Crc32 = crc;
 800f902:	687b      	ldr	r3, [r7, #4]
 800f904:	68ba      	ldr	r2, [r7, #8]
 800f906:	f8c3 2148 	str.w	r2, [r3, #328]	@ 0x148
        notifyFlags |= LORAMAC_NVM_NOTIFY_FLAG_MAC_GROUP2;
 800f90a:	89fb      	ldrh	r3, [r7, #14]
 800f90c:	f043 0304 	orr.w	r3, r3, #4
 800f910:	81fb      	strh	r3, [r7, #14]
    }

    // Secure Element
    crc = Crc32( ( uint8_t* ) &nvmData->SecureElement, sizeof( nvmData->SecureElement ) -
 800f912:	687b      	ldr	r3, [r7, #4]
 800f914:	f503 73a6 	add.w	r3, r3, #332	@ 0x14c
 800f918:	21d4      	movs	r1, #212	@ 0xd4
 800f91a:	4618      	mov	r0, r3
 800f91c:	f008 f8d6 	bl	8017acc <Crc32>
 800f920:	60b8      	str	r0, [r7, #8]
                                                       sizeof( nvmData->SecureElement.Crc32 ) );
    if( crc != nvmData->SecureElement.Crc32 )
 800f922:	687b      	ldr	r3, [r7, #4]
 800f924:	f8d3 3220 	ldr.w	r3, [r3, #544]	@ 0x220
 800f928:	68ba      	ldr	r2, [r7, #8]
 800f92a:	429a      	cmp	r2, r3
 800f92c:	d007      	beq.n	800f93e <LoRaMacHandleNvm+0xbe>
    {
        nvmData->SecureElement.Crc32 = crc;
 800f92e:	687b      	ldr	r3, [r7, #4]
 800f930:	68ba      	ldr	r2, [r7, #8]
 800f932:	f8c3 2220 	str.w	r2, [r3, #544]	@ 0x220
        notifyFlags |= LORAMAC_NVM_NOTIFY_FLAG_SECURE_ELEMENT;
 800f936:	89fb      	ldrh	r3, [r7, #14]
 800f938:	f043 0308 	orr.w	r3, r3, #8
 800f93c:	81fb      	strh	r3, [r7, #14]
    }

    // Region
    crc = Crc32( ( uint8_t* ) &nvmData->RegionGroup1, sizeof( nvmData->RegionGroup1 ) -
 800f93e:	687b      	ldr	r3, [r7, #4]
 800f940:	f503 7309 	add.w	r3, r3, #548	@ 0x224
 800f944:	2100      	movs	r1, #0
 800f946:	4618      	mov	r0, r3
 800f948:	f008 f8c0 	bl	8017acc <Crc32>
 800f94c:	60b8      	str	r0, [r7, #8]
                                                sizeof( nvmData->RegionGroup1.Crc32 ) );
    if( crc != nvmData->RegionGroup1.Crc32 )
 800f94e:	687b      	ldr	r3, [r7, #4]
 800f950:	f8d3 3224 	ldr.w	r3, [r3, #548]	@ 0x224
 800f954:	68ba      	ldr	r2, [r7, #8]
 800f956:	429a      	cmp	r2, r3
 800f958:	d007      	beq.n	800f96a <LoRaMacHandleNvm+0xea>
    {
        nvmData->RegionGroup1.Crc32 = crc;
 800f95a:	687b      	ldr	r3, [r7, #4]
 800f95c:	68ba      	ldr	r2, [r7, #8]
 800f95e:	f8c3 2224 	str.w	r2, [r3, #548]	@ 0x224
        notifyFlags |= LORAMAC_NVM_NOTIFY_FLAG_REGION_GROUP1;
 800f962:	89fb      	ldrh	r3, [r7, #14]
 800f964:	f043 0310 	orr.w	r3, r3, #16
 800f968:	81fb      	strh	r3, [r7, #14]
    }

    crc = Crc32( ( uint8_t* ) &nvmData->RegionGroup2, sizeof( nvmData->RegionGroup2 ) -
 800f96a:	687b      	ldr	r3, [r7, #4]
 800f96c:	f503 730a 	add.w	r3, r3, #552	@ 0x228
 800f970:	f44f 715e 	mov.w	r1, #888	@ 0x378
 800f974:	4618      	mov	r0, r3
 800f976:	f008 f8a9 	bl	8017acc <Crc32>
 800f97a:	60b8      	str	r0, [r7, #8]
                                                sizeof( nvmData->RegionGroup2.Crc32 ) );
    if( crc != nvmData->RegionGroup2.Crc32 )
 800f97c:	687b      	ldr	r3, [r7, #4]
 800f97e:	f8d3 35a0 	ldr.w	r3, [r3, #1440]	@ 0x5a0
 800f982:	68ba      	ldr	r2, [r7, #8]
 800f984:	429a      	cmp	r2, r3
 800f986:	d007      	beq.n	800f998 <LoRaMacHandleNvm+0x118>
    {
        nvmData->RegionGroup2.Crc32 = crc;
 800f988:	687b      	ldr	r3, [r7, #4]
 800f98a:	68ba      	ldr	r2, [r7, #8]
 800f98c:	f8c3 25a0 	str.w	r2, [r3, #1440]	@ 0x5a0
        notifyFlags |= LORAMAC_NVM_NOTIFY_FLAG_REGION_GROUP2;
 800f990:	89fb      	ldrh	r3, [r7, #14]
 800f992:	f043 0320 	orr.w	r3, r3, #32
 800f996:	81fb      	strh	r3, [r7, #14]
    }

    // ClassB
    crc = Crc32( ( uint8_t* ) &nvmData->ClassB, sizeof( nvmData->ClassB ) -
 800f998:	687b      	ldr	r3, [r7, #4]
 800f99a:	f203 53a4 	addw	r3, r3, #1444	@ 0x5a4
 800f99e:	2114      	movs	r1, #20
 800f9a0:	4618      	mov	r0, r3
 800f9a2:	f008 f893 	bl	8017acc <Crc32>
 800f9a6:	60b8      	str	r0, [r7, #8]
                                                sizeof( nvmData->ClassB.Crc32 ) );
    if( crc != nvmData->ClassB.Crc32 )
 800f9a8:	687b      	ldr	r3, [r7, #4]
 800f9aa:	f8d3 35b8 	ldr.w	r3, [r3, #1464]	@ 0x5b8
 800f9ae:	68ba      	ldr	r2, [r7, #8]
 800f9b0:	429a      	cmp	r2, r3
 800f9b2:	d007      	beq.n	800f9c4 <LoRaMacHandleNvm+0x144>
    {
        nvmData->ClassB.Crc32 = crc;
 800f9b4:	687b      	ldr	r3, [r7, #4]
 800f9b6:	68ba      	ldr	r2, [r7, #8]
 800f9b8:	f8c3 25b8 	str.w	r2, [r3, #1464]	@ 0x5b8
        notifyFlags |= LORAMAC_NVM_NOTIFY_FLAG_CLASS_B;
 800f9bc:	89fb      	ldrh	r3, [r7, #14]
 800f9be:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800f9c2:	81fb      	strh	r3, [r7, #14]
    }

    CallNvmDataChangeCallback( notifyFlags );
 800f9c4:	89fb      	ldrh	r3, [r7, #14]
 800f9c6:	4618      	mov	r0, r3
 800f9c8:	f002 f88e 	bl	8011ae8 <CallNvmDataChangeCallback>
 800f9cc:	e000      	b.n	800f9d0 <LoRaMacHandleNvm+0x150>
        return;
 800f9ce:	bf00      	nop
}
 800f9d0:	3710      	adds	r7, #16
 800f9d2:	46bd      	mov	sp, r7
 800f9d4:	bd80      	pop	{r7, pc}
 800f9d6:	bf00      	nop
 800f9d8:	200007d0 	.word	0x200007d0

0800f9dc <LoRaMacHandleResponseTimeout>:

#if (defined( LORAMAC_VERSION ) && (( LORAMAC_VERSION == 0x01000400 ) || ( LORAMAC_VERSION == 0x01010100 )))
static bool LoRaMacHandleResponseTimeout( TimerTime_t timeoutInMs, TimerTime_t startTimeInMs )
{
 800f9dc:	b580      	push	{r7, lr}
 800f9de:	b084      	sub	sp, #16
 800f9e0:	af00      	add	r7, sp, #0
 800f9e2:	6078      	str	r0, [r7, #4]
 800f9e4:	6039      	str	r1, [r7, #0]
    if( startTimeInMs != 0 )
 800f9e6:	683b      	ldr	r3, [r7, #0]
 800f9e8:	2b00      	cmp	r3, #0
 800f9ea:	d00d      	beq.n	800fa08 <LoRaMacHandleResponseTimeout+0x2c>
    {
        TimerTime_t elapsedTime = TimerGetElapsedTime( startTimeInMs );
 800f9ec:	6838      	ldr	r0, [r7, #0]
 800f9ee:	f00c fa97 	bl	801bf20 <UTIL_TIMER_GetElapsedTime>
 800f9f2:	60f8      	str	r0, [r7, #12]
        if( elapsedTime > timeoutInMs )
 800f9f4:	68fa      	ldr	r2, [r7, #12]
 800f9f6:	687b      	ldr	r3, [r7, #4]
 800f9f8:	429a      	cmp	r2, r3
 800f9fa:	d905      	bls.n	800fa08 <LoRaMacHandleResponseTimeout+0x2c>
        {
            Nvm.MacGroup1.SrvAckRequested = false;
 800f9fc:	4b05      	ldr	r3, [pc, #20]	@ (800fa14 <LoRaMacHandleResponseTimeout+0x38>)
 800f9fe:	2200      	movs	r2, #0
 800fa00:	f883 203a 	strb.w	r2, [r3, #58]	@ 0x3a
            return true;
 800fa04:	2301      	movs	r3, #1
 800fa06:	e000      	b.n	800fa0a <LoRaMacHandleResponseTimeout+0x2e>
        }
    }
    return false;
 800fa08:	2300      	movs	r3, #0
}
 800fa0a:	4618      	mov	r0, r3
 800fa0c:	3710      	adds	r7, #16
 800fa0e:	46bd      	mov	sp, r7
 800fa10:	bd80      	pop	{r7, pc}
 800fa12:	bf00      	nop
 800fa14:	20000d04 	.word	0x20000d04

0800fa18 <LoRaMacProcess>:
#endif /* LORAMAC_VERSION */

void LoRaMacProcess( void )
{
 800fa18:	b580      	push	{r7, lr}
 800fa1a:	b082      	sub	sp, #8
 800fa1c:	af00      	add	r7, sp, #0
    uint8_t noTx = false;
 800fa1e:	2300      	movs	r3, #0
 800fa20:	71fb      	strb	r3, [r7, #7]

    LoRaMacHandleIrqEvents( );
 800fa22:	f7ff fd0b 	bl	800f43c <LoRaMacHandleIrqEvents>
    LoRaMacClassBProcess( );
 800fa26:	f003 fefa 	bl	801381e <LoRaMacClassBProcess>

    // MAC proceeded a state and is ready to check
    if( MacCtx.MacFlags.Bits.MacDone == 1 )
 800fa2a:	4b25      	ldr	r3, [pc, #148]	@ (800fac0 <LoRaMacProcess+0xa8>)
 800fa2c:	f893 3491 	ldrb.w	r3, [r3, #1169]	@ 0x491
 800fa30:	f003 0310 	and.w	r3, r3, #16
 800fa34:	b2db      	uxtb	r3, r3
 800fa36:	2b00      	cmp	r3, #0
 800fa38:	d023      	beq.n	800fa82 <LoRaMacProcess+0x6a>
    {
        LoRaMacEnableRequests( LORAMAC_REQUEST_HANDLING_OFF );
 800fa3a:	2000      	movs	r0, #0
 800fa3c:	f7ff fd7e 	bl	800f53c <LoRaMacEnableRequests>
        LoRaMacCheckForRxAbort( );
 800fa40:	f7ff fefe 	bl	800f840 <LoRaMacCheckForRxAbort>

        // An error occurs during transmitting
        if( IsRequestPending( ) > 0 )
 800fa44:	f002 f86e 	bl	8011b24 <IsRequestPending>
 800fa48:	4603      	mov	r3, r0
 800fa4a:	2b00      	cmp	r3, #0
 800fa4c:	d006      	beq.n	800fa5c <LoRaMacProcess+0x44>
        {
            noTx |= LoRaMacCheckForBeaconAcquisition( );
 800fa4e:	f7ff feb1 	bl	800f7b4 <LoRaMacCheckForBeaconAcquisition>
 800fa52:	4603      	mov	r3, r0
 800fa54:	461a      	mov	r2, r3
 800fa56:	79fb      	ldrb	r3, [r7, #7]
 800fa58:	4313      	orrs	r3, r2
 800fa5a:	71fb      	strb	r3, [r7, #7]
        }

        if( noTx == 0x00 )
 800fa5c:	79fb      	ldrb	r3, [r7, #7]
 800fa5e:	2b00      	cmp	r3, #0
 800fa60:	d103      	bne.n	800fa6a <LoRaMacProcess+0x52>
        {
            LoRaMacHandleMlmeRequest( );
 800fa62:	f7ff fe71 	bl	800f748 <LoRaMacHandleMlmeRequest>
            LoRaMacHandleMcpsRequest( );
 800fa66:	f7ff fe13 	bl	800f690 <LoRaMacHandleMcpsRequest>
        }
        LoRaMacHandleRequestEvents( );
 800fa6a:	f7ff fd77 	bl	800f55c <LoRaMacHandleRequestEvents>
        LoRaMacEnableRequests( LORAMAC_REQUEST_HANDLING_ON );
 800fa6e:	2001      	movs	r0, #1
 800fa70:	f7ff fd64 	bl	800f53c <LoRaMacEnableRequests>
        MacCtx.MacFlags.Bits.NvmHandle = 1;
 800fa74:	4a12      	ldr	r2, [pc, #72]	@ (800fac0 <LoRaMacProcess+0xa8>)
 800fa76:	f892 3491 	ldrb.w	r3, [r2, #1169]	@ 0x491
 800fa7a:	f043 0320 	orr.w	r3, r3, #32
 800fa7e:	f882 3491 	strb.w	r3, [r2, #1169]	@ 0x491
    }
    LoRaMacHandleIndicationEvents( );
 800fa82:	f7ff fdcd 	bl	800f620 <LoRaMacHandleIndicationEvents>
#if (defined( LORAMAC_VERSION ) && ( LORAMAC_VERSION == 0x01010100 ))
    LoRaMacHandleRejoinEvents( );
#endif /* LORAMAC_VERSION */

    if( MacCtx.RxSlot == RX_SLOT_WIN_CLASS_C )
 800fa86:	4b0e      	ldr	r3, [pc, #56]	@ (800fac0 <LoRaMacProcess+0xa8>)
 800fa88:	f893 3490 	ldrb.w	r3, [r3, #1168]	@ 0x490
 800fa8c:	2b02      	cmp	r3, #2
 800fa8e:	d101      	bne.n	800fa94 <LoRaMacProcess+0x7c>
    {
        OpenContinuousRxCWindow( );
 800fa90:	f001 fc32 	bl	80112f8 <OpenContinuousRxCWindow>
    }
    if( MacCtx.MacFlags.Bits.NvmHandle == 1 )
 800fa94:	4b0a      	ldr	r3, [pc, #40]	@ (800fac0 <LoRaMacProcess+0xa8>)
 800fa96:	f893 3491 	ldrb.w	r3, [r3, #1169]	@ 0x491
 800fa9a:	f003 0320 	and.w	r3, r3, #32
 800fa9e:	b2db      	uxtb	r3, r3
 800faa0:	2b00      	cmp	r3, #0
 800faa2:	d009      	beq.n	800fab8 <LoRaMacProcess+0xa0>
    {
        MacCtx.MacFlags.Bits.NvmHandle = 0;
 800faa4:	4a06      	ldr	r2, [pc, #24]	@ (800fac0 <LoRaMacProcess+0xa8>)
 800faa6:	f892 3491 	ldrb.w	r3, [r2, #1169]	@ 0x491
 800faaa:	f023 0320 	bic.w	r3, r3, #32
 800faae:	f882 3491 	strb.w	r3, [r2, #1169]	@ 0x491
        LoRaMacHandleNvm( &Nvm );
 800fab2:	4804      	ldr	r0, [pc, #16]	@ (800fac4 <LoRaMacProcess+0xac>)
 800fab4:	f7ff fee4 	bl	800f880 <LoRaMacHandleNvm>
    }
}
 800fab8:	bf00      	nop
 800faba:	3708      	adds	r7, #8
 800fabc:	46bd      	mov	sp, r7
 800fabe:	bd80      	pop	{r7, pc}
 800fac0:	200007d0 	.word	0x200007d0
 800fac4:	20000d04 	.word	0x20000d04

0800fac8 <OnTxDelayedTimerEvent>:

static void OnTxDelayedTimerEvent( void* context )
{
 800fac8:	b580      	push	{r7, lr}
 800faca:	b082      	sub	sp, #8
 800facc:	af00      	add	r7, sp, #0
 800face:	6078      	str	r0, [r7, #4]
    TimerStop( &MacCtx.TxDelayedTimer );
 800fad0:	481e      	ldr	r0, [pc, #120]	@ (800fb4c <OnTxDelayedTimerEvent+0x84>)
 800fad2:	f00c f8f9 	bl	801bcc8 <UTIL_TIMER_Stop>
    MacCtx.MacState &= ~LORAMAC_TX_DELAYED;
 800fad6:	4b1e      	ldr	r3, [pc, #120]	@ (800fb50 <OnTxDelayedTimerEvent+0x88>)
 800fad8:	f8d3 3340 	ldr.w	r3, [r3, #832]	@ 0x340
 800fadc:	f023 0320 	bic.w	r3, r3, #32
 800fae0:	4a1b      	ldr	r2, [pc, #108]	@ (800fb50 <OnTxDelayedTimerEvent+0x88>)
 800fae2:	f8c2 3340 	str.w	r3, [r2, #832]	@ 0x340
#if (defined( LORAMAC_VERSION ) && (( LORAMAC_VERSION == 0x01000400 ) || ( LORAMAC_VERSION == 0x01010100 )))
    if( LoRaMacHandleResponseTimeout( Nvm.MacGroup2.MacParams.RxBCTimeout,
 800fae6:	4b1b      	ldr	r3, [pc, #108]	@ (800fb54 <OnTxDelayedTimerEvent+0x8c>)
 800fae8:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800faec:	4a18      	ldr	r2, [pc, #96]	@ (800fb50 <OnTxDelayedTimerEvent+0x88>)
 800faee:	f8d2 2498 	ldr.w	r2, [r2, #1176]	@ 0x498
 800faf2:	4611      	mov	r1, r2
 800faf4:	4618      	mov	r0, r3
 800faf6:	f7ff ff71 	bl	800f9dc <LoRaMacHandleResponseTimeout>
 800fafa:	4603      	mov	r3, r0
 800fafc:	2b00      	cmp	r3, #0
 800fafe:	d11e      	bne.n	800fb3e <OnTxDelayedTimerEvent+0x76>
        return;
    }
#endif /* LORAMAC_VERSION */

    // Schedule frame, allow delayed frame transmissions
    switch( ScheduleTx( true ) )
 800fb00:	2001      	movs	r0, #1
 800fb02:	f001 f943 	bl	8010d8c <ScheduleTx>
 800fb06:	4603      	mov	r3, r0
 800fb08:	2b00      	cmp	r3, #0
 800fb0a:	d01a      	beq.n	800fb42 <OnTxDelayedTimerEvent+0x7a>
 800fb0c:	2b0b      	cmp	r3, #11
 800fb0e:	d018      	beq.n	800fb42 <OnTxDelayedTimerEvent+0x7a>
            break;
        }
        default:
        {
            // Stop retransmission attempt
            MacCtx.McpsConfirm.Datarate = Nvm.MacGroup1.ChannelsDatarate;
 800fb10:	4b10      	ldr	r3, [pc, #64]	@ (800fb54 <OnTxDelayedTimerEvent+0x8c>)
 800fb12:	f993 3039 	ldrsb.w	r3, [r3, #57]	@ 0x39
 800fb16:	b2da      	uxtb	r2, r3
 800fb18:	4b0d      	ldr	r3, [pc, #52]	@ (800fb50 <OnTxDelayedTimerEvent+0x88>)
 800fb1a:	f883 2442 	strb.w	r2, [r3, #1090]	@ 0x442
#if (defined( LORAMAC_VERSION ) && ( LORAMAC_VERSION == 0x01000300 ))
            MacCtx.McpsConfirm.NbRetries = MacCtx.AckTimeoutRetriesCounter;
#elif (defined( LORAMAC_VERSION ) && (( LORAMAC_VERSION == 0x01000400 ) || ( LORAMAC_VERSION == 0x01010100 )))
            MacCtx.McpsConfirm.NbTrans = MacCtx.ChannelsNbTransCounter;
 800fb1e:	4b0c      	ldr	r3, [pc, #48]	@ (800fb50 <OnTxDelayedTimerEvent+0x88>)
 800fb20:	f893 2418 	ldrb.w	r2, [r3, #1048]	@ 0x418
 800fb24:	4b0a      	ldr	r3, [pc, #40]	@ (800fb50 <OnTxDelayedTimerEvent+0x88>)
 800fb26:	f883 2445 	strb.w	r2, [r3, #1093]	@ 0x445
#endif /* LORAMAC_VERSION */
            MacCtx.McpsConfirm.Status = LORAMAC_EVENT_INFO_STATUS_TX_DR_PAYLOAD_SIZE_ERROR;
 800fb2a:	4b09      	ldr	r3, [pc, #36]	@ (800fb50 <OnTxDelayedTimerEvent+0x88>)
 800fb2c:	2209      	movs	r2, #9
 800fb2e:	f883 2441 	strb.w	r2, [r3, #1089]	@ 0x441
            LoRaMacConfirmQueueSetStatusCmn( LORAMAC_EVENT_INFO_STATUS_TX_DR_PAYLOAD_SIZE_ERROR );
 800fb32:	2009      	movs	r0, #9
 800fb34:	f004 faae 	bl	8014094 <LoRaMacConfirmQueueSetStatusCmn>
            StopRetransmission( );
 800fb38:	f001 ff84 	bl	8011a44 <StopRetransmission>
            break;
 800fb3c:	e002      	b.n	800fb44 <OnTxDelayedTimerEvent+0x7c>
        return;
 800fb3e:	bf00      	nop
 800fb40:	e000      	b.n	800fb44 <OnTxDelayedTimerEvent+0x7c>
            break;
 800fb42:	bf00      	nop
        }
    }
}
 800fb44:	3708      	adds	r7, #8
 800fb46:	46bd      	mov	sp, r7
 800fb48:	bd80      	pop	{r7, pc}
 800fb4a:	bf00      	nop
 800fb4c:	20000b38 	.word	0x20000b38
 800fb50:	200007d0 	.word	0x200007d0
 800fb54:	20000d04 	.word	0x20000d04

0800fb58 <OnRxWindow1TimerEvent>:

static void OnRxWindow1TimerEvent( void* context )
{
 800fb58:	b580      	push	{r7, lr}
 800fb5a:	b082      	sub	sp, #8
 800fb5c:	af00      	add	r7, sp, #0
 800fb5e:	6078      	str	r0, [r7, #4]
    MacCtx.RxWindow1Config.Channel = MacCtx.Channel;
 800fb60:	4b17      	ldr	r3, [pc, #92]	@ (800fbc0 <OnRxWindow1TimerEvent+0x68>)
 800fb62:	f893 241b 	ldrb.w	r2, [r3, #1051]	@ 0x41b
 800fb66:	4b16      	ldr	r3, [pc, #88]	@ (800fbc0 <OnRxWindow1TimerEvent+0x68>)
 800fb68:	f883 23b8 	strb.w	r2, [r3, #952]	@ 0x3b8
    MacCtx.RxWindow1Config.DrOffset = Nvm.MacGroup2.MacParams.Rx1DrOffset;
 800fb6c:	4b15      	ldr	r3, [pc, #84]	@ (800fbc4 <OnRxWindow1TimerEvent+0x6c>)
 800fb6e:	f893 3069 	ldrb.w	r3, [r3, #105]	@ 0x69
 800fb72:	b25a      	sxtb	r2, r3
 800fb74:	4b12      	ldr	r3, [pc, #72]	@ (800fbc0 <OnRxWindow1TimerEvent+0x68>)
 800fb76:	f883 23bb 	strb.w	r2, [r3, #955]	@ 0x3bb
    MacCtx.RxWindow1Config.DownlinkDwellTime = Nvm.MacGroup2.MacParams.DownlinkDwellTime;
 800fb7a:	4b12      	ldr	r3, [pc, #72]	@ (800fbc4 <OnRxWindow1TimerEvent+0x6c>)
 800fb7c:	f893 207d 	ldrb.w	r2, [r3, #125]	@ 0x7d
 800fb80:	4b0f      	ldr	r3, [pc, #60]	@ (800fbc0 <OnRxWindow1TimerEvent+0x68>)
 800fb82:	f883 23c8 	strb.w	r2, [r3, #968]	@ 0x3c8
    MacCtx.RxWindow1Config.RepeaterSupport = Nvm.MacGroup2.MacParams.RepeaterSupport;
 800fb86:	4b0f      	ldr	r3, [pc, #60]	@ (800fbc4 <OnRxWindow1TimerEvent+0x6c>)
 800fb88:	f893 208c 	ldrb.w	r2, [r3, #140]	@ 0x8c
 800fb8c:	4b0c      	ldr	r3, [pc, #48]	@ (800fbc0 <OnRxWindow1TimerEvent+0x68>)
 800fb8e:	f883 23c9 	strb.w	r2, [r3, #969]	@ 0x3c9
    MacCtx.RxWindow1Config.RxContinuous = false;
 800fb92:	4b0b      	ldr	r3, [pc, #44]	@ (800fbc0 <OnRxWindow1TimerEvent+0x68>)
 800fb94:	2200      	movs	r2, #0
 800fb96:	f883 23ca 	strb.w	r2, [r3, #970]	@ 0x3ca
    MacCtx.RxWindow1Config.RxSlot = RX_SLOT_WIN_1;
 800fb9a:	4b09      	ldr	r3, [pc, #36]	@ (800fbc0 <OnRxWindow1TimerEvent+0x68>)
 800fb9c:	2200      	movs	r2, #0
 800fb9e:	f883 23cb 	strb.w	r2, [r3, #971]	@ 0x3cb
#if (defined( LORAMAC_VERSION ) && (( LORAMAC_VERSION == 0x01000400 ) || ( LORAMAC_VERSION == 0x01010100 )))
    MacCtx.RxWindow1Config.NetworkActivation = Nvm.MacGroup2.NetworkActivation;
 800fba2:	4b08      	ldr	r3, [pc, #32]	@ (800fbc4 <OnRxWindow1TimerEvent+0x6c>)
 800fba4:	f893 2130 	ldrb.w	r2, [r3, #304]	@ 0x130
 800fba8:	4b05      	ldr	r3, [pc, #20]	@ (800fbc0 <OnRxWindow1TimerEvent+0x68>)
 800fbaa:	f883 23cc 	strb.w	r2, [r3, #972]	@ 0x3cc
#endif /* LORAMAC_VERSION */

    RxWindowSetup( &MacCtx.RxWindowTimer1, &MacCtx.RxWindow1Config );
 800fbae:	4906      	ldr	r1, [pc, #24]	@ (800fbc8 <OnRxWindow1TimerEvent+0x70>)
 800fbb0:	4806      	ldr	r0, [pc, #24]	@ (800fbcc <OnRxWindow1TimerEvent+0x74>)
 800fbb2:	f001 fb6d 	bl	8011290 <RxWindowSetup>
}
 800fbb6:	bf00      	nop
 800fbb8:	3708      	adds	r7, #8
 800fbba:	46bd      	mov	sp, r7
 800fbbc:	bd80      	pop	{r7, pc}
 800fbbe:	bf00      	nop
 800fbc0:	200007d0 	.word	0x200007d0
 800fbc4:	20000d04 	.word	0x20000d04
 800fbc8:	20000b88 	.word	0x20000b88
 800fbcc:	20000b50 	.word	0x20000b50

0800fbd0 <OnRxWindow2TimerEvent>:

static void OnRxWindow2TimerEvent( void* context )
{
 800fbd0:	b580      	push	{r7, lr}
 800fbd2:	b082      	sub	sp, #8
 800fbd4:	af00      	add	r7, sp, #0
 800fbd6:	6078      	str	r0, [r7, #4]
    // Check if we are processing Rx1 window.
    // If yes, we don't setup the Rx2 window.
    if( MacCtx.RxSlot == RX_SLOT_WIN_1 )
 800fbd8:	4b19      	ldr	r3, [pc, #100]	@ (800fc40 <OnRxWindow2TimerEvent+0x70>)
 800fbda:	f893 3490 	ldrb.w	r3, [r3, #1168]	@ 0x490
 800fbde:	2b00      	cmp	r3, #0
 800fbe0:	d029      	beq.n	800fc36 <OnRxWindow2TimerEvent+0x66>
    {
        return;
    }
    MacCtx.RxWindow2Config.Channel = MacCtx.Channel;
 800fbe2:	4b17      	ldr	r3, [pc, #92]	@ (800fc40 <OnRxWindow2TimerEvent+0x70>)
 800fbe4:	f893 241b 	ldrb.w	r2, [r3, #1051]	@ 0x41b
 800fbe8:	4b15      	ldr	r3, [pc, #84]	@ (800fc40 <OnRxWindow2TimerEvent+0x70>)
 800fbea:	f883 23d0 	strb.w	r2, [r3, #976]	@ 0x3d0
    MacCtx.RxWindow2Config.Frequency = Nvm.MacGroup2.MacParams.Rx2Channel.Frequency;
 800fbee:	4b15      	ldr	r3, [pc, #84]	@ (800fc44 <OnRxWindow2TimerEvent+0x74>)
 800fbf0:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800fbf2:	4a13      	ldr	r2, [pc, #76]	@ (800fc40 <OnRxWindow2TimerEvent+0x70>)
 800fbf4:	f8c2 33d4 	str.w	r3, [r2, #980]	@ 0x3d4
    MacCtx.RxWindow2Config.DownlinkDwellTime = Nvm.MacGroup2.MacParams.DownlinkDwellTime;
 800fbf8:	4b12      	ldr	r3, [pc, #72]	@ (800fc44 <OnRxWindow2TimerEvent+0x74>)
 800fbfa:	f893 207d 	ldrb.w	r2, [r3, #125]	@ 0x7d
 800fbfe:	4b10      	ldr	r3, [pc, #64]	@ (800fc40 <OnRxWindow2TimerEvent+0x70>)
 800fc00:	f883 23e0 	strb.w	r2, [r3, #992]	@ 0x3e0
    MacCtx.RxWindow2Config.RepeaterSupport = Nvm.MacGroup2.MacParams.RepeaterSupport;
 800fc04:	4b0f      	ldr	r3, [pc, #60]	@ (800fc44 <OnRxWindow2TimerEvent+0x74>)
 800fc06:	f893 208c 	ldrb.w	r2, [r3, #140]	@ 0x8c
 800fc0a:	4b0d      	ldr	r3, [pc, #52]	@ (800fc40 <OnRxWindow2TimerEvent+0x70>)
 800fc0c:	f883 23e1 	strb.w	r2, [r3, #993]	@ 0x3e1
    MacCtx.RxWindow2Config.RxContinuous = false;
 800fc10:	4b0b      	ldr	r3, [pc, #44]	@ (800fc40 <OnRxWindow2TimerEvent+0x70>)
 800fc12:	2200      	movs	r2, #0
 800fc14:	f883 23e2 	strb.w	r2, [r3, #994]	@ 0x3e2
    MacCtx.RxWindow2Config.RxSlot = RX_SLOT_WIN_2;
 800fc18:	4b09      	ldr	r3, [pc, #36]	@ (800fc40 <OnRxWindow2TimerEvent+0x70>)
 800fc1a:	2201      	movs	r2, #1
 800fc1c:	f883 23e3 	strb.w	r2, [r3, #995]	@ 0x3e3
#if (defined( LORAMAC_VERSION ) && (( LORAMAC_VERSION == 0x01000400 ) || ( LORAMAC_VERSION == 0x01010100 )))
    MacCtx.RxWindow2Config.NetworkActivation = Nvm.MacGroup2.NetworkActivation;
 800fc20:	4b08      	ldr	r3, [pc, #32]	@ (800fc44 <OnRxWindow2TimerEvent+0x74>)
 800fc22:	f893 2130 	ldrb.w	r2, [r3, #304]	@ 0x130
 800fc26:	4b06      	ldr	r3, [pc, #24]	@ (800fc40 <OnRxWindow2TimerEvent+0x70>)
 800fc28:	f883 23e4 	strb.w	r2, [r3, #996]	@ 0x3e4
#endif /* LORAMAC_VERSION */

    RxWindowSetup( &MacCtx.RxWindowTimer2, &MacCtx.RxWindow2Config );
 800fc2c:	4906      	ldr	r1, [pc, #24]	@ (800fc48 <OnRxWindow2TimerEvent+0x78>)
 800fc2e:	4807      	ldr	r0, [pc, #28]	@ (800fc4c <OnRxWindow2TimerEvent+0x7c>)
 800fc30:	f001 fb2e 	bl	8011290 <RxWindowSetup>
 800fc34:	e000      	b.n	800fc38 <OnRxWindow2TimerEvent+0x68>
        return;
 800fc36:	bf00      	nop
}
 800fc38:	3708      	adds	r7, #8
 800fc3a:	46bd      	mov	sp, r7
 800fc3c:	bd80      	pop	{r7, pc}
 800fc3e:	bf00      	nop
 800fc40:	200007d0 	.word	0x200007d0
 800fc44:	20000d04 	.word	0x20000d04
 800fc48:	20000ba0 	.word	0x20000ba0
 800fc4c:	20000b68 	.word	0x20000b68

0800fc50 <OnRetransmitTimeoutTimerEvent>:

    return LoRaMacCryptoGetFCntDown( *fCntID, maxFCntGap, macMsg->FHDR.FCnt, currentDown );
}
#elif (defined( LORAMAC_VERSION ) && (( LORAMAC_VERSION == 0x01000400 ) || ( LORAMAC_VERSION == 0x01010100 )))
static void OnRetransmitTimeoutTimerEvent( void* context )
{
 800fc50:	b580      	push	{r7, lr}
 800fc52:	b082      	sub	sp, #8
 800fc54:	af00      	add	r7, sp, #0
 800fc56:	6078      	str	r0, [r7, #4]
    TimerStop( &MacCtx.RetransmitTimeoutTimer );
 800fc58:	4808      	ldr	r0, [pc, #32]	@ (800fc7c <OnRetransmitTimeoutTimerEvent+0x2c>)
 800fc5a:	f00c f835 	bl	801bcc8 <UTIL_TIMER_Stop>

    if( MacCtx.NodeAckRequested == true )
 800fc5e:	4b08      	ldr	r3, [pc, #32]	@ (800fc80 <OnRetransmitTimeoutTimerEvent+0x30>)
 800fc60:	f893 341a 	ldrb.w	r3, [r3, #1050]	@ 0x41a
 800fc64:	2b00      	cmp	r3, #0
 800fc66:	d003      	beq.n	800fc70 <OnRetransmitTimeoutTimerEvent+0x20>
    {
        MacCtx.RetransmitTimeoutRetry = true;
 800fc68:	4b05      	ldr	r3, [pc, #20]	@ (800fc80 <OnRetransmitTimeoutTimerEvent+0x30>)
 800fc6a:	2201      	movs	r2, #1
 800fc6c:	f883 2419 	strb.w	r2, [r3, #1049]	@ 0x419
    }
    OnMacProcessNotify( );
 800fc70:	f001 ff24 	bl	8011abc <OnMacProcessNotify>
}
 800fc74:	bf00      	nop
 800fc76:	3708      	adds	r7, #8
 800fc78:	46bd      	mov	sp, r7
 800fc7a:	bd80      	pop	{r7, pc}
 800fc7c:	20000bd0 	.word	0x20000bd0
 800fc80:	200007d0 	.word	0x200007d0

0800fc84 <GetFCntDown>:

static LoRaMacCryptoStatus_t GetFCntDown( AddressIdentifier_t addrID, FType_t fType, LoRaMacMessageData_t* macMsg, Version_t lrWanVersion,
                                          FCntIdentifier_t* fCntID, uint32_t* currentDown )
{
 800fc84:	b580      	push	{r7, lr}
 800fc86:	b084      	sub	sp, #16
 800fc88:	af00      	add	r7, sp, #0
 800fc8a:	60ba      	str	r2, [r7, #8]
 800fc8c:	607b      	str	r3, [r7, #4]
 800fc8e:	4603      	mov	r3, r0
 800fc90:	73fb      	strb	r3, [r7, #15]
 800fc92:	460b      	mov	r3, r1
 800fc94:	73bb      	strb	r3, [r7, #14]
    if( ( macMsg == NULL ) || ( fCntID == NULL ) ||
 800fc96:	68bb      	ldr	r3, [r7, #8]
 800fc98:	2b00      	cmp	r3, #0
 800fc9a:	d005      	beq.n	800fca8 <GetFCntDown+0x24>
 800fc9c:	69bb      	ldr	r3, [r7, #24]
 800fc9e:	2b00      	cmp	r3, #0
 800fca0:	d002      	beq.n	800fca8 <GetFCntDown+0x24>
 800fca2:	69fb      	ldr	r3, [r7, #28]
 800fca4:	2b00      	cmp	r3, #0
 800fca6:	d101      	bne.n	800fcac <GetFCntDown+0x28>
        ( currentDown == NULL ) )
    {
        return LORAMAC_CRYPTO_ERROR_NPE;
 800fca8:	2309      	movs	r3, #9
 800fcaa:	e028      	b.n	800fcfe <GetFCntDown+0x7a>
    }

    // Determine the frame counter identifier and choose counter from FCntList
    switch( addrID )
 800fcac:	7bfb      	ldrb	r3, [r7, #15]
 800fcae:	2b00      	cmp	r3, #0
 800fcb0:	d016      	beq.n	800fce0 <GetFCntDown+0x5c>
 800fcb2:	2b01      	cmp	r3, #1
 800fcb4:	d118      	bne.n	800fce8 <GetFCntDown+0x64>
    {
        case UNICAST_DEV_ADDR:
            if( lrWanVersion.Fields.Minor == 1 )
 800fcb6:	79bb      	ldrb	r3, [r7, #6]
 800fcb8:	2b01      	cmp	r3, #1
 800fcba:	d10d      	bne.n	800fcd8 <GetFCntDown+0x54>
            {
                if( ( fType == FRAME_TYPE_A ) || ( fType == FRAME_TYPE_D ) )
 800fcbc:	7bbb      	ldrb	r3, [r7, #14]
 800fcbe:	2b00      	cmp	r3, #0
 800fcc0:	d002      	beq.n	800fcc8 <GetFCntDown+0x44>
 800fcc2:	7bbb      	ldrb	r3, [r7, #14]
 800fcc4:	2b03      	cmp	r3, #3
 800fcc6:	d103      	bne.n	800fcd0 <GetFCntDown+0x4c>
                {
                    *fCntID = A_FCNT_DOWN;
 800fcc8:	69bb      	ldr	r3, [r7, #24]
 800fcca:	2202      	movs	r2, #2
 800fccc:	701a      	strb	r2, [r3, #0]
            }
            else
            { // For LoRaWAN 1.0.X
                *fCntID = FCNT_DOWN;
            }
            break;
 800fcce:	e00d      	b.n	800fcec <GetFCntDown+0x68>
                    *fCntID = N_FCNT_DOWN;
 800fcd0:	69bb      	ldr	r3, [r7, #24]
 800fcd2:	2201      	movs	r2, #1
 800fcd4:	701a      	strb	r2, [r3, #0]
            break;
 800fcd6:	e009      	b.n	800fcec <GetFCntDown+0x68>
                *fCntID = FCNT_DOWN;
 800fcd8:	69bb      	ldr	r3, [r7, #24]
 800fcda:	2203      	movs	r2, #3
 800fcdc:	701a      	strb	r2, [r3, #0]
            break;
 800fcde:	e005      	b.n	800fcec <GetFCntDown+0x68>
#if ( LORAMAC_MAX_MC_CTX > 0 )
        case MULTICAST_0_ADDR:
            *fCntID = MC_FCNT_DOWN_0;
 800fce0:	69bb      	ldr	r3, [r7, #24]
 800fce2:	2204      	movs	r2, #4
 800fce4:	701a      	strb	r2, [r3, #0]
            break;
 800fce6:	e001      	b.n	800fcec <GetFCntDown+0x68>
        case MULTICAST_3_ADDR:
            *fCntID = MC_FCNT_DOWN_3;
            break;
#endif /* LORAMAC_MAX_MC_CTX > 3 */
        default:
            return LORAMAC_CRYPTO_FAIL_FCNT_ID;
 800fce8:	2305      	movs	r3, #5
 800fcea:	e008      	b.n	800fcfe <GetFCntDown+0x7a>
    }

    return LoRaMacCryptoGetFCntDown( *fCntID, macMsg->FHDR.FCnt, currentDown );
 800fcec:	69bb      	ldr	r3, [r7, #24]
 800fcee:	7818      	ldrb	r0, [r3, #0]
 800fcf0:	68bb      	ldr	r3, [r7, #8]
 800fcf2:	89db      	ldrh	r3, [r3, #14]
 800fcf4:	69fa      	ldr	r2, [r7, #28]
 800fcf6:	4619      	mov	r1, r3
 800fcf8:	f004 fe06 	bl	8014908 <LoRaMacCryptoGetFCntDown>
 800fcfc:	4603      	mov	r3, r0
}
 800fcfe:	4618      	mov	r0, r3
 800fd00:	3710      	adds	r7, #16
 800fd02:	46bd      	mov	sp, r7
 800fd04:	bd80      	pop	{r7, pc}
	...

0800fd08 <SwitchClass>:
#endif /* LORAMAC_VERSION */

static LoRaMacStatus_t SwitchClass( DeviceClass_t deviceClass )
{
 800fd08:	b5b0      	push	{r4, r5, r7, lr}
 800fd0a:	b084      	sub	sp, #16
 800fd0c:	af00      	add	r7, sp, #0
 800fd0e:	4603      	mov	r3, r0
 800fd10:	71fb      	strb	r3, [r7, #7]
    LoRaMacStatus_t status = LORAMAC_STATUS_PARAMETER_INVALID;
 800fd12:	2303      	movs	r3, #3
 800fd14:	73fb      	strb	r3, [r7, #15]

    switch( Nvm.MacGroup2.DeviceClass )
 800fd16:	4b6e      	ldr	r3, [pc, #440]	@ (800fed0 <SwitchClass+0x1c8>)
 800fd18:	f893 3118 	ldrb.w	r3, [r3, #280]	@ 0x118
 800fd1c:	2b02      	cmp	r3, #2
 800fd1e:	f000 80bb 	beq.w	800fe98 <SwitchClass+0x190>
 800fd22:	2b02      	cmp	r3, #2
 800fd24:	f300 80ce 	bgt.w	800fec4 <SwitchClass+0x1bc>
 800fd28:	2b00      	cmp	r3, #0
 800fd2a:	d003      	beq.n	800fd34 <SwitchClass+0x2c>
 800fd2c:	2b01      	cmp	r3, #1
 800fd2e:	f000 80a5 	beq.w	800fe7c <SwitchClass+0x174>
 800fd32:	e0c7      	b.n	800fec4 <SwitchClass+0x1bc>
    {
        case CLASS_A:
        {
            if( deviceClass == CLASS_A )
 800fd34:	79fb      	ldrb	r3, [r7, #7]
 800fd36:	2b00      	cmp	r3, #0
 800fd38:	d109      	bne.n	800fd4e <SwitchClass+0x46>
            {
                // Revert back RxC parameters
                Nvm.MacGroup2.MacParams.RxCChannel = Nvm.MacGroup2.MacParams.Rx2Channel;
 800fd3a:	4b65      	ldr	r3, [pc, #404]	@ (800fed0 <SwitchClass+0x1c8>)
 800fd3c:	4a64      	ldr	r2, [pc, #400]	@ (800fed0 <SwitchClass+0x1c8>)
 800fd3e:	3374      	adds	r3, #116	@ 0x74
 800fd40:	326c      	adds	r2, #108	@ 0x6c
 800fd42:	e892 0003 	ldmia.w	r2, {r0, r1}
 800fd46:	e883 0003 	stmia.w	r3, {r0, r1}

                status = LORAMAC_STATUS_OK;
 800fd4a:	2300      	movs	r3, #0
 800fd4c:	73fb      	strb	r3, [r7, #15]
            }
            if( deviceClass == CLASS_B )
 800fd4e:	79fb      	ldrb	r3, [r7, #7]
 800fd50:	2b01      	cmp	r3, #1
 800fd52:	d10c      	bne.n	800fd6e <SwitchClass+0x66>
            {
                status = LoRaMacClassBSwitchClass( deviceClass );
 800fd54:	79fb      	ldrb	r3, [r7, #7]
 800fd56:	4618      	mov	r0, r3
 800fd58:	f003 fcf8 	bl	801374c <LoRaMacClassBSwitchClass>
 800fd5c:	4603      	mov	r3, r0
 800fd5e:	73fb      	strb	r3, [r7, #15]
                if( status == LORAMAC_STATUS_OK )
 800fd60:	7bfb      	ldrb	r3, [r7, #15]
 800fd62:	2b00      	cmp	r3, #0
 800fd64:	d103      	bne.n	800fd6e <SwitchClass+0x66>
                {
                    Nvm.MacGroup2.DeviceClass = deviceClass;
 800fd66:	4a5a      	ldr	r2, [pc, #360]	@ (800fed0 <SwitchClass+0x1c8>)
 800fd68:	79fb      	ldrb	r3, [r7, #7]
 800fd6a:	f882 3118 	strb.w	r3, [r2, #280]	@ 0x118
                }
            }

            if( deviceClass == CLASS_C )
 800fd6e:	79fb      	ldrb	r3, [r7, #7]
 800fd70:	2b02      	cmp	r3, #2
 800fd72:	f040 80a2 	bne.w	800feba <SwitchClass+0x1b2>
            {
                Nvm.MacGroup2.DeviceClass = deviceClass;
 800fd76:	4a56      	ldr	r2, [pc, #344]	@ (800fed0 <SwitchClass+0x1c8>)
 800fd78:	79fb      	ldrb	r3, [r7, #7]
 800fd7a:	f882 3118 	strb.w	r3, [r2, #280]	@ 0x118

                MacCtx.RxWindowCConfig = MacCtx.RxWindow2Config;
 800fd7e:	4a55      	ldr	r2, [pc, #340]	@ (800fed4 <SwitchClass+0x1cc>)
 800fd80:	4b54      	ldr	r3, [pc, #336]	@ (800fed4 <SwitchClass+0x1cc>)
 800fd82:	f502 747a 	add.w	r4, r2, #1000	@ 0x3e8
 800fd86:	f503 7574 	add.w	r5, r3, #976	@ 0x3d0
 800fd8a:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800fd8c:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800fd8e:	e895 0003 	ldmia.w	r5, {r0, r1}
 800fd92:	e884 0003 	stmia.w	r4, {r0, r1}
                MacCtx.RxWindowCConfig.RxSlot = RX_SLOT_WIN_CLASS_C;
 800fd96:	4b4f      	ldr	r3, [pc, #316]	@ (800fed4 <SwitchClass+0x1cc>)
 800fd98:	2202      	movs	r2, #2
 800fd9a:	f883 23fb 	strb.w	r2, [r3, #1019]	@ 0x3fb

                for( int8_t i = 0; i < LORAMAC_MAX_MC_CTX; i++ )
 800fd9e:	2300      	movs	r3, #0
 800fda0:	73bb      	strb	r3, [r7, #14]
 800fda2:	e05b      	b.n	800fe5c <SwitchClass+0x154>
                {
                    if( ( Nvm.MacGroup2.MulticastChannelList[i].ChannelParams.IsEnabled == true ) &&
 800fda4:	f997 200e 	ldrsb.w	r2, [r7, #14]
 800fda8:	4949      	ldr	r1, [pc, #292]	@ (800fed0 <SwitchClass+0x1c8>)
 800fdaa:	4613      	mov	r3, r2
 800fdac:	005b      	lsls	r3, r3, #1
 800fdae:	4413      	add	r3, r2
 800fdb0:	011b      	lsls	r3, r3, #4
 800fdb2:	440b      	add	r3, r1
 800fdb4:	33e9      	adds	r3, #233	@ 0xe9
 800fdb6:	781b      	ldrb	r3, [r3, #0]
 800fdb8:	2b00      	cmp	r3, #0
 800fdba:	d049      	beq.n	800fe50 <SwitchClass+0x148>
                        ( Nvm.MacGroup2.MulticastChannelList[i].ChannelParams.RxParams.Class == CLASS_C ) )
 800fdbc:	f997 200e 	ldrsb.w	r2, [r7, #14]
 800fdc0:	4943      	ldr	r1, [pc, #268]	@ (800fed0 <SwitchClass+0x1c8>)
 800fdc2:	4613      	mov	r3, r2
 800fdc4:	005b      	lsls	r3, r3, #1
 800fdc6:	4413      	add	r3, r2
 800fdc8:	011b      	lsls	r3, r3, #4
 800fdca:	440b      	add	r3, r1
 800fdcc:	f503 7380 	add.w	r3, r3, #256	@ 0x100
 800fdd0:	781b      	ldrb	r3, [r3, #0]
                    if( ( Nvm.MacGroup2.MulticastChannelList[i].ChannelParams.IsEnabled == true ) &&
 800fdd2:	2b02      	cmp	r3, #2
 800fdd4:	d13c      	bne.n	800fe50 <SwitchClass+0x148>
                    {
                        Nvm.MacGroup2.MacParams.RxCChannel.Frequency = Nvm.MacGroup2.MulticastChannelList[i].ChannelParams.RxParams.Params.ClassC.Frequency;
 800fdd6:	f997 200e 	ldrsb.w	r2, [r7, #14]
 800fdda:	493d      	ldr	r1, [pc, #244]	@ (800fed0 <SwitchClass+0x1c8>)
 800fddc:	4613      	mov	r3, r2
 800fdde:	005b      	lsls	r3, r3, #1
 800fde0:	4413      	add	r3, r2
 800fde2:	011b      	lsls	r3, r3, #4
 800fde4:	440b      	add	r3, r1
 800fde6:	f503 7382 	add.w	r3, r3, #260	@ 0x104
 800fdea:	681b      	ldr	r3, [r3, #0]
 800fdec:	4a38      	ldr	r2, [pc, #224]	@ (800fed0 <SwitchClass+0x1c8>)
 800fdee:	6753      	str	r3, [r2, #116]	@ 0x74
                        Nvm.MacGroup2.MacParams.RxCChannel.Datarate = Nvm.MacGroup2.MulticastChannelList[i].ChannelParams.RxParams.Params.ClassC.Datarate;
 800fdf0:	f997 200e 	ldrsb.w	r2, [r7, #14]
 800fdf4:	4936      	ldr	r1, [pc, #216]	@ (800fed0 <SwitchClass+0x1c8>)
 800fdf6:	4613      	mov	r3, r2
 800fdf8:	005b      	lsls	r3, r3, #1
 800fdfa:	4413      	add	r3, r2
 800fdfc:	011b      	lsls	r3, r3, #4
 800fdfe:	440b      	add	r3, r1
 800fe00:	f503 7384 	add.w	r3, r3, #264	@ 0x108
 800fe04:	f993 3000 	ldrsb.w	r3, [r3]
 800fe08:	b2da      	uxtb	r2, r3
 800fe0a:	4b31      	ldr	r3, [pc, #196]	@ (800fed0 <SwitchClass+0x1c8>)
 800fe0c:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

                        MacCtx.RxWindowCConfig.Channel = MacCtx.Channel;
 800fe10:	4b30      	ldr	r3, [pc, #192]	@ (800fed4 <SwitchClass+0x1cc>)
 800fe12:	f893 241b 	ldrb.w	r2, [r3, #1051]	@ 0x41b
 800fe16:	4b2f      	ldr	r3, [pc, #188]	@ (800fed4 <SwitchClass+0x1cc>)
 800fe18:	f883 23e8 	strb.w	r2, [r3, #1000]	@ 0x3e8
                        MacCtx.RxWindowCConfig.Frequency = Nvm.MacGroup2.MacParams.RxCChannel.Frequency;
 800fe1c:	4b2c      	ldr	r3, [pc, #176]	@ (800fed0 <SwitchClass+0x1c8>)
 800fe1e:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800fe20:	4a2c      	ldr	r2, [pc, #176]	@ (800fed4 <SwitchClass+0x1cc>)
 800fe22:	f8c2 33ec 	str.w	r3, [r2, #1004]	@ 0x3ec
                        MacCtx.RxWindowCConfig.DownlinkDwellTime = Nvm.MacGroup2.MacParams.DownlinkDwellTime;
 800fe26:	4b2a      	ldr	r3, [pc, #168]	@ (800fed0 <SwitchClass+0x1c8>)
 800fe28:	f893 207d 	ldrb.w	r2, [r3, #125]	@ 0x7d
 800fe2c:	4b29      	ldr	r3, [pc, #164]	@ (800fed4 <SwitchClass+0x1cc>)
 800fe2e:	f883 23f8 	strb.w	r2, [r3, #1016]	@ 0x3f8
                        MacCtx.RxWindowCConfig.RepeaterSupport = Nvm.MacGroup2.MacParams.RepeaterSupport;
 800fe32:	4b27      	ldr	r3, [pc, #156]	@ (800fed0 <SwitchClass+0x1c8>)
 800fe34:	f893 208c 	ldrb.w	r2, [r3, #140]	@ 0x8c
 800fe38:	4b26      	ldr	r3, [pc, #152]	@ (800fed4 <SwitchClass+0x1cc>)
 800fe3a:	f883 23f9 	strb.w	r2, [r3, #1017]	@ 0x3f9
                        MacCtx.RxWindowCConfig.RxSlot = RX_SLOT_WIN_CLASS_C_MULTICAST;
 800fe3e:	4b25      	ldr	r3, [pc, #148]	@ (800fed4 <SwitchClass+0x1cc>)
 800fe40:	2203      	movs	r2, #3
 800fe42:	f883 23fb 	strb.w	r2, [r3, #1019]	@ 0x3fb
                        MacCtx.RxWindowCConfig.RxContinuous = true;
 800fe46:	4b23      	ldr	r3, [pc, #140]	@ (800fed4 <SwitchClass+0x1cc>)
 800fe48:	2201      	movs	r2, #1
 800fe4a:	f883 23fa 	strb.w	r2, [r3, #1018]	@ 0x3fa
                        break;
 800fe4e:	e009      	b.n	800fe64 <SwitchClass+0x15c>
                for( int8_t i = 0; i < LORAMAC_MAX_MC_CTX; i++ )
 800fe50:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800fe54:	b2db      	uxtb	r3, r3
 800fe56:	3301      	adds	r3, #1
 800fe58:	b2db      	uxtb	r3, r3
 800fe5a:	73bb      	strb	r3, [r7, #14]
 800fe5c:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800fe60:	2b00      	cmp	r3, #0
 800fe62:	dd9f      	ble.n	800fda4 <SwitchClass+0x9c>
                    }
                }

                // Set the NodeAckRequested indicator to default
                MacCtx.NodeAckRequested = false;
 800fe64:	4b1b      	ldr	r3, [pc, #108]	@ (800fed4 <SwitchClass+0x1cc>)
 800fe66:	2200      	movs	r2, #0
 800fe68:	f883 241a 	strb.w	r2, [r3, #1050]	@ 0x41a
                // Set the radio into sleep mode in case we are still in RX mode
                Radio.Sleep( );
 800fe6c:	4b1a      	ldr	r3, [pc, #104]	@ (800fed8 <SwitchClass+0x1d0>)
 800fe6e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800fe70:	4798      	blx	r3

                OpenContinuousRxCWindow( );
 800fe72:	f001 fa41 	bl	80112f8 <OpenContinuousRxCWindow>
                {
                    LoRaMacCommandsAddCmd( MOTE_MAC_DEVICE_MODE_IND, ( uint8_t* )&Nvm.MacGroup2.DeviceClass, 1 );
                }
#endif /* LORAMAC_VERSION */

                status = LORAMAC_STATUS_OK;
 800fe76:	2300      	movs	r3, #0
 800fe78:	73fb      	strb	r3, [r7, #15]
            }
            break;
 800fe7a:	e01e      	b.n	800feba <SwitchClass+0x1b2>
        }
        case CLASS_B:
        {
            status = LoRaMacClassBSwitchClass( deviceClass );
 800fe7c:	79fb      	ldrb	r3, [r7, #7]
 800fe7e:	4618      	mov	r0, r3
 800fe80:	f003 fc64 	bl	801374c <LoRaMacClassBSwitchClass>
 800fe84:	4603      	mov	r3, r0
 800fe86:	73fb      	strb	r3, [r7, #15]
            if( status == LORAMAC_STATUS_OK )
 800fe88:	7bfb      	ldrb	r3, [r7, #15]
 800fe8a:	2b00      	cmp	r3, #0
 800fe8c:	d117      	bne.n	800febe <SwitchClass+0x1b6>
            {
                Nvm.MacGroup2.DeviceClass = deviceClass;
 800fe8e:	4a10      	ldr	r2, [pc, #64]	@ (800fed0 <SwitchClass+0x1c8>)
 800fe90:	79fb      	ldrb	r3, [r7, #7]
 800fe92:	f882 3118 	strb.w	r3, [r2, #280]	@ 0x118
            }
            break;
 800fe96:	e012      	b.n	800febe <SwitchClass+0x1b6>
        }
        case CLASS_C:
        {
            if( deviceClass == CLASS_A )
 800fe98:	79fb      	ldrb	r3, [r7, #7]
 800fe9a:	2b00      	cmp	r3, #0
 800fe9c:	d111      	bne.n	800fec2 <SwitchClass+0x1ba>
            {
                // Reset RxSlot to NONE
                MacCtx.RxSlot = RX_SLOT_NONE;
 800fe9e:	4b0d      	ldr	r3, [pc, #52]	@ (800fed4 <SwitchClass+0x1cc>)
 800fea0:	2206      	movs	r2, #6
 800fea2:	f883 2490 	strb.w	r2, [r3, #1168]	@ 0x490

                Nvm.MacGroup2.DeviceClass = deviceClass;
 800fea6:	4a0a      	ldr	r2, [pc, #40]	@ (800fed0 <SwitchClass+0x1c8>)
 800fea8:	79fb      	ldrb	r3, [r7, #7]
 800feaa:	f882 3118 	strb.w	r3, [r2, #280]	@ 0x118

                // Set the radio into sleep to setup a defined state
                Radio.Sleep( );
 800feae:	4b0a      	ldr	r3, [pc, #40]	@ (800fed8 <SwitchClass+0x1d0>)
 800feb0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800feb2:	4798      	blx	r3

                status = LORAMAC_STATUS_OK;
 800feb4:	2300      	movs	r3, #0
 800feb6:	73fb      	strb	r3, [r7, #15]
                {
                    LoRaMacCommandsAddCmd( MOTE_MAC_DEVICE_MODE_IND, ( uint8_t* )&Nvm.MacGroup2.DeviceClass, 1 );
                }
#endif /* LORAMAC_VERSION */
            }
            break;
 800feb8:	e003      	b.n	800fec2 <SwitchClass+0x1ba>
            break;
 800feba:	bf00      	nop
 800febc:	e002      	b.n	800fec4 <SwitchClass+0x1bc>
            break;
 800febe:	bf00      	nop
 800fec0:	e000      	b.n	800fec4 <SwitchClass+0x1bc>
            break;
 800fec2:	bf00      	nop
        }
    }

    return status;
 800fec4:	7bfb      	ldrb	r3, [r7, #15]
}
 800fec6:	4618      	mov	r0, r3
 800fec8:	3710      	adds	r7, #16
 800feca:	46bd      	mov	sp, r7
 800fecc:	bdb0      	pop	{r4, r5, r7, pc}
 800fece:	bf00      	nop
 800fed0:	20000d04 	.word	0x20000d04
 800fed4:	200007d0 	.word	0x200007d0
 800fed8:	0801d51c 	.word	0x0801d51c

0800fedc <GetMaxAppPayloadWithoutFOptsLength>:

static uint8_t GetMaxAppPayloadWithoutFOptsLength( int8_t datarate )
{
 800fedc:	b580      	push	{r7, lr}
 800fede:	b086      	sub	sp, #24
 800fee0:	af00      	add	r7, sp, #0
 800fee2:	4603      	mov	r3, r0
 800fee4:	71fb      	strb	r3, [r7, #7]
    GetPhyParams_t getPhy;
    PhyParam_t phyParam;

    // Setup PHY request
    getPhy.UplinkDwellTime = Nvm.MacGroup2.MacParams.UplinkDwellTime;
 800fee6:	4b10      	ldr	r3, [pc, #64]	@ (800ff28 <GetMaxAppPayloadWithoutFOptsLength+0x4c>)
 800fee8:	f893 307c 	ldrb.w	r3, [r3, #124]	@ 0x7c
 800feec:	74bb      	strb	r3, [r7, #18]
    getPhy.Datarate = datarate;
 800feee:	79fb      	ldrb	r3, [r7, #7]
 800fef0:	747b      	strb	r3, [r7, #17]
    getPhy.Attribute = PHY_MAX_PAYLOAD;
 800fef2:	230d      	movs	r3, #13
 800fef4:	743b      	strb	r3, [r7, #16]

    // Get the maximum payload length
    if( Nvm.MacGroup2.MacParams.RepeaterSupport == true )
 800fef6:	4b0c      	ldr	r3, [pc, #48]	@ (800ff28 <GetMaxAppPayloadWithoutFOptsLength+0x4c>)
 800fef8:	f893 308c 	ldrb.w	r3, [r3, #140]	@ 0x8c
 800fefc:	2b00      	cmp	r3, #0
 800fefe:	d001      	beq.n	800ff04 <GetMaxAppPayloadWithoutFOptsLength+0x28>
    {
        getPhy.Attribute = PHY_MAX_PAYLOAD_REPEATER;
 800ff00:	230e      	movs	r3, #14
 800ff02:	743b      	strb	r3, [r7, #16]
    }
    phyParam = RegionGetPhyParam( Nvm.MacGroup2.Region, &getPhy );
 800ff04:	4b08      	ldr	r3, [pc, #32]	@ (800ff28 <GetMaxAppPayloadWithoutFOptsLength+0x4c>)
 800ff06:	f893 3048 	ldrb.w	r3, [r3, #72]	@ 0x48
 800ff0a:	f107 0210 	add.w	r2, r7, #16
 800ff0e:	4611      	mov	r1, r2
 800ff10:	4618      	mov	r0, r3
 800ff12:	f005 fb5b 	bl	80155cc <RegionGetPhyParam>
 800ff16:	4603      	mov	r3, r0
 800ff18:	60fb      	str	r3, [r7, #12]

    return phyParam.Value;
 800ff1a:	68fb      	ldr	r3, [r7, #12]
 800ff1c:	b2db      	uxtb	r3, r3
}
 800ff1e:	4618      	mov	r0, r3
 800ff20:	3718      	adds	r7, #24
 800ff22:	46bd      	mov	sp, r7
 800ff24:	bd80      	pop	{r7, pc}
 800ff26:	bf00      	nop
 800ff28:	20000d04 	.word	0x20000d04

0800ff2c <ValidatePayloadLength>:

static bool ValidatePayloadLength( uint8_t lenN, int8_t datarate, uint8_t fOptsLen )
{
 800ff2c:	b580      	push	{r7, lr}
 800ff2e:	b084      	sub	sp, #16
 800ff30:	af00      	add	r7, sp, #0
 800ff32:	4603      	mov	r3, r0
 800ff34:	71fb      	strb	r3, [r7, #7]
 800ff36:	460b      	mov	r3, r1
 800ff38:	71bb      	strb	r3, [r7, #6]
 800ff3a:	4613      	mov	r3, r2
 800ff3c:	717b      	strb	r3, [r7, #5]
    uint16_t maxN = 0;
 800ff3e:	2300      	movs	r3, #0
 800ff40:	81fb      	strh	r3, [r7, #14]
    uint16_t payloadSize = 0;
 800ff42:	2300      	movs	r3, #0
 800ff44:	81bb      	strh	r3, [r7, #12]

    maxN = GetMaxAppPayloadWithoutFOptsLength( datarate );
 800ff46:	f997 3006 	ldrsb.w	r3, [r7, #6]
 800ff4a:	4618      	mov	r0, r3
 800ff4c:	f7ff ffc6 	bl	800fedc <GetMaxAppPayloadWithoutFOptsLength>
 800ff50:	4603      	mov	r3, r0
 800ff52:	81fb      	strh	r3, [r7, #14]

    // Calculate the resulting payload size
    payloadSize = ( lenN + fOptsLen );
 800ff54:	79fb      	ldrb	r3, [r7, #7]
 800ff56:	b29a      	uxth	r2, r3
 800ff58:	797b      	ldrb	r3, [r7, #5]
 800ff5a:	b29b      	uxth	r3, r3
 800ff5c:	4413      	add	r3, r2
 800ff5e:	81bb      	strh	r3, [r7, #12]

    // Validation of the application payload size
    if( ( payloadSize <= maxN ) && ( payloadSize <= LORAMAC_PHY_MAXPAYLOAD ) )
 800ff60:	89ba      	ldrh	r2, [r7, #12]
 800ff62:	89fb      	ldrh	r3, [r7, #14]
 800ff64:	429a      	cmp	r2, r3
 800ff66:	d804      	bhi.n	800ff72 <ValidatePayloadLength+0x46>
 800ff68:	89bb      	ldrh	r3, [r7, #12]
 800ff6a:	2bff      	cmp	r3, #255	@ 0xff
 800ff6c:	d801      	bhi.n	800ff72 <ValidatePayloadLength+0x46>
    {
        return true;
 800ff6e:	2301      	movs	r3, #1
 800ff70:	e000      	b.n	800ff74 <ValidatePayloadLength+0x48>
    }
    return false;
 800ff72:	2300      	movs	r3, #0
}
 800ff74:	4618      	mov	r0, r3
 800ff76:	3710      	adds	r7, #16
 800ff78:	46bd      	mov	sp, r7
 800ff7a:	bd80      	pop	{r7, pc}

0800ff7c <ProcessMacCommands>:

static void ProcessMacCommands( uint8_t *payload, uint8_t macIndex, uint8_t commandsSize, int8_t snr, LoRaMacRxSlot_t rxSlot )
{
 800ff7c:	b590      	push	{r4, r7, lr}
 800ff7e:	b0a5      	sub	sp, #148	@ 0x94
 800ff80:	af02      	add	r7, sp, #8
 800ff82:	6078      	str	r0, [r7, #4]
 800ff84:	4608      	mov	r0, r1
 800ff86:	4611      	mov	r1, r2
 800ff88:	461a      	mov	r2, r3
 800ff8a:	4603      	mov	r3, r0
 800ff8c:	70fb      	strb	r3, [r7, #3]
 800ff8e:	460b      	mov	r3, r1
 800ff90:	70bb      	strb	r3, [r7, #2]
 800ff92:	4613      	mov	r3, r2
 800ff94:	707b      	strb	r3, [r7, #1]
    uint8_t status = 0;
 800ff96:	2300      	movs	r3, #0
 800ff98:	f887 306b 	strb.w	r3, [r7, #107]	@ 0x6b
    bool adrBlockFound = false;
 800ff9c:	2300      	movs	r3, #0
 800ff9e:	f887 3087 	strb.w	r3, [r7, #135]	@ 0x87
    uint8_t macCmdPayload[2] = { 0x00, 0x00 };
 800ffa2:	2300      	movs	r3, #0
 800ffa4:	f8a7 3068 	strh.w	r3, [r7, #104]	@ 0x68
#if (defined( LORAMAC_VERSION ) && ( LORAMAC_VERSION == 0x01010100 ))
    MacCommand_t* macCmd;
#endif /* LORAMAC_VERSION */

#if (defined( LORAMAC_VERSION ) && (( LORAMAC_VERSION == 0x01000400 ) || ( LORAMAC_VERSION == 0x01010100 )))
    if( ( rxSlot != RX_SLOT_WIN_1 ) && ( rxSlot != RX_SLOT_WIN_2 ) )
 800ffa8:	f897 3098 	ldrb.w	r3, [r7, #152]	@ 0x98
 800ffac:	2b00      	cmp	r3, #0
 800ffae:	f000 84c3 	beq.w	8010938 <ProcessMacCommands+0x9bc>
 800ffb2:	f897 3098 	ldrb.w	r3, [r7, #152]	@ 0x98
 800ffb6:	2b01      	cmp	r3, #1
 800ffb8:	f040 84c4 	bne.w	8010944 <ProcessMacCommands+0x9c8>
        // Do only parse MAC commands for Class A RX windows
        return;
    }
#endif /* LORAMAC_VERSION */

    while( macIndex < commandsSize )
 800ffbc:	f000 bcbc 	b.w	8010938 <ProcessMacCommands+0x9bc>
    {
        // Make sure to parse only complete MAC commands
        if( ( LoRaMacCommandsGetCmdSize( payload[macIndex] ) + macIndex ) > commandsSize )
 800ffc0:	78fb      	ldrb	r3, [r7, #3]
 800ffc2:	687a      	ldr	r2, [r7, #4]
 800ffc4:	4413      	add	r3, r2
 800ffc6:	781b      	ldrb	r3, [r3, #0]
 800ffc8:	4618      	mov	r0, r3
 800ffca:	f003 febf 	bl	8013d4c <LoRaMacCommandsGetCmdSize>
 800ffce:	4603      	mov	r3, r0
 800ffd0:	461a      	mov	r2, r3
 800ffd2:	78fb      	ldrb	r3, [r7, #3]
 800ffd4:	441a      	add	r2, r3
 800ffd6:	78bb      	ldrb	r3, [r7, #2]
 800ffd8:	429a      	cmp	r2, r3
 800ffda:	f300 84b5 	bgt.w	8010948 <ProcessMacCommands+0x9cc>
        {
            return;
        }

        // Decode Frame MAC commands
        switch( payload[macIndex++] )
 800ffde:	78fb      	ldrb	r3, [r7, #3]
 800ffe0:	1c5a      	adds	r2, r3, #1
 800ffe2:	70fa      	strb	r2, [r7, #3]
 800ffe4:	461a      	mov	r2, r3
 800ffe6:	687b      	ldr	r3, [r7, #4]
 800ffe8:	4413      	add	r3, r2
 800ffea:	781b      	ldrb	r3, [r3, #0]
 800ffec:	3b02      	subs	r3, #2
 800ffee:	2b11      	cmp	r3, #17
 800fff0:	f200 84ac 	bhi.w	801094c <ProcessMacCommands+0x9d0>
 800fff4:	a201      	add	r2, pc, #4	@ (adr r2, 800fffc <ProcessMacCommands+0x80>)
 800fff6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800fffa:	bf00      	nop
 800fffc:	08010045 	.word	0x08010045
 8010000:	08010087 	.word	0x08010087
 8010004:	08010203 	.word	0x08010203
 8010008:	08010241 	.word	0x08010241
 801000c:	0801034d 	.word	0x0801034d
 8010010:	0801039d 	.word	0x0801039d
 8010014:	08010459 	.word	0x08010459
 8010018:	080104af 	.word	0x080104af
 801001c:	08010595 	.word	0x08010595
 8010020:	0801094d 	.word	0x0801094d
 8010024:	0801094d 	.word	0x0801094d
 8010028:	0801063d 	.word	0x0801063d
 801002c:	0801094d 	.word	0x0801094d
 8010030:	0801094d 	.word	0x0801094d
 8010034:	0801075d 	.word	0x0801075d
 8010038:	08010791 	.word	0x08010791
 801003c:	08010821 	.word	0x08010821
 8010040:	08010899 	.word	0x08010899
                break;
            }
#endif /* LORAMAC_VERSION */
            case SRV_MAC_LINK_CHECK_ANS:
            {
                if( LoRaMacConfirmQueueIsCmdActive( MLME_LINK_CHECK ) == true )
 8010044:	2005      	movs	r0, #5
 8010046:	f004 f859 	bl	80140fc <LoRaMacConfirmQueueIsCmdActive>
 801004a:	4603      	mov	r3, r0
 801004c:	2b00      	cmp	r3, #0
 801004e:	f000 8466 	beq.w	801091e <ProcessMacCommands+0x9a2>
                {
                    LoRaMacConfirmQueueSetStatus( LORAMAC_EVENT_INFO_STATUS_OK, MLME_LINK_CHECK );
 8010052:	2105      	movs	r1, #5
 8010054:	2000      	movs	r0, #0
 8010056:	f003 ffc5 	bl	8013fe4 <LoRaMacConfirmQueueSetStatus>
                    MacCtx.MlmeConfirm.DemodMargin = payload[macIndex++];
 801005a:	78fb      	ldrb	r3, [r7, #3]
 801005c:	1c5a      	adds	r2, r3, #1
 801005e:	70fa      	strb	r2, [r7, #3]
 8010060:	461a      	mov	r2, r3
 8010062:	687b      	ldr	r3, [r7, #4]
 8010064:	4413      	add	r3, r2
 8010066:	781a      	ldrb	r2, [r3, #0]
 8010068:	4bb5      	ldr	r3, [pc, #724]	@ (8010340 <ProcessMacCommands+0x3c4>)
 801006a:	f883 245c 	strb.w	r2, [r3, #1116]	@ 0x45c
                    MacCtx.MlmeConfirm.NbGateways = payload[macIndex++];
 801006e:	78fb      	ldrb	r3, [r7, #3]
 8010070:	1c5a      	adds	r2, r3, #1
 8010072:	70fa      	strb	r2, [r7, #3]
 8010074:	461a      	mov	r2, r3
 8010076:	687b      	ldr	r3, [r7, #4]
 8010078:	4413      	add	r3, r2
 801007a:	781a      	ldrb	r2, [r3, #0]
 801007c:	4bb0      	ldr	r3, [pc, #704]	@ (8010340 <ProcessMacCommands+0x3c4>)
 801007e:	f883 245d 	strb.w	r2, [r3, #1117]	@ 0x45d
                }
                break;
 8010082:	f000 bc4c 	b.w	801091e <ProcessMacCommands+0x9a2>
            }
            case SRV_MAC_LINK_ADR_REQ:
            {
                LinkAdrReqParams_t linkAdrReq;
                int8_t linkAdrDatarate = DR_0;
 8010086:	2300      	movs	r3, #0
 8010088:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57
                int8_t linkAdrTxPower = TX_POWER_0;
 801008c:	2300      	movs	r3, #0
 801008e:	f887 3056 	strb.w	r3, [r7, #86]	@ 0x56
                uint8_t linkAdrNbRep = 0;
 8010092:	2300      	movs	r3, #0
 8010094:	f887 3055 	strb.w	r3, [r7, #85]	@ 0x55
                uint8_t linkAdrNbBytesParsed = 0;
 8010098:	2300      	movs	r3, #0
 801009a:	f887 3054 	strb.w	r3, [r7, #84]	@ 0x54
                    }
                    // Update MAC index
                    macIndex += linkAdrNbBytesParsed - 1;
                }
#elif (defined( LORAMAC_VERSION ) && (( LORAMAC_VERSION == 0x01000400 ) || ( LORAMAC_VERSION == 0x01010100 )))
                if( adrBlockFound == false )
 801009e:	f897 3087 	ldrb.w	r3, [r7, #135]	@ 0x87
 80100a2:	f083 0301 	eor.w	r3, r3, #1
 80100a6:	b2db      	uxtb	r3, r3
 80100a8:	2b00      	cmp	r3, #0
 80100aa:	f000 80a6 	beq.w	80101fa <ProcessMacCommands+0x27e>
                {
                    adrBlockFound = true;
 80100ae:	2301      	movs	r3, #1
 80100b0:	f887 3087 	strb.w	r3, [r7, #135]	@ 0x87

                    do
                    {
                        // Fill parameter structure
                        linkAdrReq.Payload = &payload[macIndex - 1];
 80100b4:	78fb      	ldrb	r3, [r7, #3]
 80100b6:	3b01      	subs	r3, #1
 80100b8:	687a      	ldr	r2, [r7, #4]
 80100ba:	4413      	add	r3, r2
 80100bc:	65fb      	str	r3, [r7, #92]	@ 0x5c
                        linkAdrReq.AdrEnabled = Nvm.MacGroup2.AdrCtrlOn;
 80100be:	4ba1      	ldr	r3, [pc, #644]	@ (8010344 <ProcessMacCommands+0x3c8>)
 80100c0:	f893 311a 	ldrb.w	r3, [r3, #282]	@ 0x11a
 80100c4:	f887 3062 	strb.w	r3, [r7, #98]	@ 0x62
                        linkAdrReq.UplinkDwellTime = Nvm.MacGroup2.MacParams.UplinkDwellTime;
 80100c8:	4b9e      	ldr	r3, [pc, #632]	@ (8010344 <ProcessMacCommands+0x3c8>)
 80100ca:	f893 307c 	ldrb.w	r3, [r3, #124]	@ 0x7c
 80100ce:	f887 3061 	strb.w	r3, [r7, #97]	@ 0x61
                        linkAdrReq.CurrentDatarate = Nvm.MacGroup1.ChannelsDatarate;
 80100d2:	4b9c      	ldr	r3, [pc, #624]	@ (8010344 <ProcessMacCommands+0x3c8>)
 80100d4:	f993 3039 	ldrsb.w	r3, [r3, #57]	@ 0x39
 80100d8:	f887 3063 	strb.w	r3, [r7, #99]	@ 0x63
                        linkAdrReq.CurrentTxPower = Nvm.MacGroup1.ChannelsTxPower;
 80100dc:	4b99      	ldr	r3, [pc, #612]	@ (8010344 <ProcessMacCommands+0x3c8>)
 80100de:	f993 3038 	ldrsb.w	r3, [r3, #56]	@ 0x38
 80100e2:	f887 3064 	strb.w	r3, [r7, #100]	@ 0x64
                        linkAdrReq.CurrentNbRep = Nvm.MacGroup2.MacParams.ChannelsNbTrans;
 80100e6:	4b97      	ldr	r3, [pc, #604]	@ (8010344 <ProcessMacCommands+0x3c8>)
 80100e8:	f893 3068 	ldrb.w	r3, [r3, #104]	@ 0x68
 80100ec:	f887 3065 	strb.w	r3, [r7, #101]	@ 0x65
                        linkAdrReq.Version = Nvm.MacGroup2.Version;
 80100f0:	4b94      	ldr	r3, [pc, #592]	@ (8010344 <ProcessMacCommands+0x3c8>)
 80100f2:	f8d3 312c 	ldr.w	r3, [r3, #300]	@ 0x12c
 80100f6:	65bb      	str	r3, [r7, #88]	@ 0x58

                        // There is a fundamental difference in reporting the status
                        // of the LinkAdrRequests when ADR is on or off. When ADR is on, every
                        // LinkAdrAns contains the same value. This does not hold when ADR is off,
                        // where every LinkAdrAns requires an individual status.
                        if( Nvm.MacGroup2.AdrCtrlOn == true )
 80100f8:	4b92      	ldr	r3, [pc, #584]	@ (8010344 <ProcessMacCommands+0x3c8>)
 80100fa:	f893 311a 	ldrb.w	r3, [r3, #282]	@ 0x11a
 80100fe:	2b00      	cmp	r3, #0
 8010100:	d008      	beq.n	8010114 <ProcessMacCommands+0x198>
                        {
                            // When ADR is on, the function RegionLinkAdrReq will take care
                            // about the parsing and interpretation of the LinkAdrRequest block and
                            // it provides one status which shall be applied to every LinkAdrAns
                            linkAdrReq.PayloadSize = commandsSize - ( macIndex - 1 );
 8010102:	78ba      	ldrb	r2, [r7, #2]
 8010104:	78fb      	ldrb	r3, [r7, #3]
 8010106:	1ad3      	subs	r3, r2, r3
 8010108:	b2db      	uxtb	r3, r3
 801010a:	3301      	adds	r3, #1
 801010c:	b2db      	uxtb	r3, r3
 801010e:	f887 3060 	strb.w	r3, [r7, #96]	@ 0x60
 8010112:	e002      	b.n	801011a <ProcessMacCommands+0x19e>
                            // When ADR is off, this function will loop over the individual LinkAdrRequests
                            // and will call RegionLinkAdrReq for each individually, as every request
                            // requires an individual answer.
                            // When ADR is off, the function RegionLinkAdrReq ignores the new values for
                            // ChannelsDatarate, ChannelsTxPower and ChannelsNbTrans.
                            linkAdrReq.PayloadSize = 5;
 8010114:	2305      	movs	r3, #5
 8010116:	f887 3060 	strb.w	r3, [r7, #96]	@ 0x60
                        }

                        // Process the ADR requests
                        status = RegionLinkAdrReq( Nvm.MacGroup2.Region, &linkAdrReq, &linkAdrDatarate,
 801011a:	4b8a      	ldr	r3, [pc, #552]	@ (8010344 <ProcessMacCommands+0x3c8>)
 801011c:	f893 0048 	ldrb.w	r0, [r3, #72]	@ 0x48
 8010120:	f107 0456 	add.w	r4, r7, #86	@ 0x56
 8010124:	f107 0257 	add.w	r2, r7, #87	@ 0x57
 8010128:	f107 0158 	add.w	r1, r7, #88	@ 0x58
 801012c:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 8010130:	9301      	str	r3, [sp, #4]
 8010132:	f107 0355 	add.w	r3, r7, #85	@ 0x55
 8010136:	9300      	str	r3, [sp, #0]
 8010138:	4623      	mov	r3, r4
 801013a:	f005 fb04 	bl	8015746 <RegionLinkAdrReq>
 801013e:	4603      	mov	r3, r0
 8010140:	f887 306b 	strb.w	r3, [r7, #107]	@ 0x6b
                                                &linkAdrTxPower, &linkAdrNbRep, &linkAdrNbBytesParsed );

                        if( ( status & 0x07 ) == 0x07 )
 8010144:	f897 306b 	ldrb.w	r3, [r7, #107]	@ 0x6b
 8010148:	f003 0307 	and.w	r3, r3, #7
 801014c:	2b07      	cmp	r3, #7
 801014e:	d119      	bne.n	8010184 <ProcessMacCommands+0x208>
                        {
                            // Set the status that the datarate has been increased
                            if( linkAdrDatarate > Nvm.MacGroup1.ChannelsDatarate )
 8010150:	4b7c      	ldr	r3, [pc, #496]	@ (8010344 <ProcessMacCommands+0x3c8>)
 8010152:	f993 2039 	ldrsb.w	r2, [r3, #57]	@ 0x39
 8010156:	f997 3057 	ldrsb.w	r3, [r7, #87]	@ 0x57
 801015a:	429a      	cmp	r2, r3
 801015c:	da03      	bge.n	8010166 <ProcessMacCommands+0x1ea>
                            {
                                Nvm.MacGroup2.ChannelsDatarateChangedLinkAdrReq = true;
 801015e:	4b79      	ldr	r3, [pc, #484]	@ (8010344 <ProcessMacCommands+0x3c8>)
 8010160:	2201      	movs	r2, #1
 8010162:	f883 211d 	strb.w	r2, [r3, #285]	@ 0x11d
                            }
                            Nvm.MacGroup1.ChannelsDatarate = linkAdrDatarate;
 8010166:	f997 2057 	ldrsb.w	r2, [r7, #87]	@ 0x57
 801016a:	4b76      	ldr	r3, [pc, #472]	@ (8010344 <ProcessMacCommands+0x3c8>)
 801016c:	f883 2039 	strb.w	r2, [r3, #57]	@ 0x39
                            Nvm.MacGroup1.ChannelsTxPower = linkAdrTxPower;
 8010170:	f997 2056 	ldrsb.w	r2, [r7, #86]	@ 0x56
 8010174:	4b73      	ldr	r3, [pc, #460]	@ (8010344 <ProcessMacCommands+0x3c8>)
 8010176:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38
                            Nvm.MacGroup2.MacParams.ChannelsNbTrans = linkAdrNbRep;
 801017a:	f897 2055 	ldrb.w	r2, [r7, #85]	@ 0x55
 801017e:	4b71      	ldr	r3, [pc, #452]	@ (8010344 <ProcessMacCommands+0x3c8>)
 8010180:	f883 2068 	strb.w	r2, [r3, #104]	@ 0x68
                        }

                        // Add the answers to the buffer
                        for( uint8_t i = 0; i < ( linkAdrNbBytesParsed / 5 ); i++ )
 8010184:	2300      	movs	r3, #0
 8010186:	f887 3086 	strb.w	r3, [r7, #134]	@ 0x86
 801018a:	e00b      	b.n	80101a4 <ProcessMacCommands+0x228>
                        {
                            LoRaMacCommandsAddCmd( MOTE_MAC_LINK_ADR_ANS, &status, 1 );
 801018c:	f107 036b 	add.w	r3, r7, #107	@ 0x6b
 8010190:	2201      	movs	r2, #1
 8010192:	4619      	mov	r1, r3
 8010194:	2003      	movs	r0, #3
 8010196:	f003 fc79 	bl	8013a8c <LoRaMacCommandsAddCmd>
                        for( uint8_t i = 0; i < ( linkAdrNbBytesParsed / 5 ); i++ )
 801019a:	f897 3086 	ldrb.w	r3, [r7, #134]	@ 0x86
 801019e:	3301      	adds	r3, #1
 80101a0:	f887 3086 	strb.w	r3, [r7, #134]	@ 0x86
 80101a4:	f897 3054 	ldrb.w	r3, [r7, #84]	@ 0x54
 80101a8:	4a67      	ldr	r2, [pc, #412]	@ (8010348 <ProcessMacCommands+0x3cc>)
 80101aa:	fba2 2303 	umull	r2, r3, r2, r3
 80101ae:	089b      	lsrs	r3, r3, #2
 80101b0:	b2db      	uxtb	r3, r3
 80101b2:	f897 2086 	ldrb.w	r2, [r7, #134]	@ 0x86
 80101b6:	429a      	cmp	r2, r3
 80101b8:	d3e8      	bcc.n	801018c <ProcessMacCommands+0x210>
                        }
                        // Update MAC index
                        macIndex += linkAdrNbBytesParsed - 1;
 80101ba:	f897 2054 	ldrb.w	r2, [r7, #84]	@ 0x54
 80101be:	78fb      	ldrb	r3, [r7, #3]
 80101c0:	4413      	add	r3, r2
 80101c2:	b2db      	uxtb	r3, r3
 80101c4:	3b01      	subs	r3, #1
 80101c6:	70fb      	strb	r3, [r7, #3]

                        // Check to prevent invalid access
                        if( macIndex >= commandsSize )
 80101c8:	78fa      	ldrb	r2, [r7, #3]
 80101ca:	78bb      	ldrb	r3, [r7, #2]
 80101cc:	429a      	cmp	r2, r3
 80101ce:	d20a      	bcs.n	80101e6 <ProcessMacCommands+0x26a>
                            break;

                    } while( payload[macIndex++] == SRV_MAC_LINK_ADR_REQ );
 80101d0:	78fb      	ldrb	r3, [r7, #3]
 80101d2:	1c5a      	adds	r2, r3, #1
 80101d4:	70fa      	strb	r2, [r7, #3]
 80101d6:	461a      	mov	r2, r3
 80101d8:	687b      	ldr	r3, [r7, #4]
 80101da:	4413      	add	r3, r2
 80101dc:	781b      	ldrb	r3, [r3, #0]
 80101de:	2b03      	cmp	r3, #3
 80101e0:	f43f af68 	beq.w	80100b4 <ProcessMacCommands+0x138>
 80101e4:	e000      	b.n	80101e8 <ProcessMacCommands+0x26c>
                            break;
 80101e6:	bf00      	nop

                    if( macIndex < commandsSize )
 80101e8:	78fa      	ldrb	r2, [r7, #3]
 80101ea:	78bb      	ldrb	r3, [r7, #2]
 80101ec:	429a      	cmp	r2, r3
 80101ee:	f080 8398 	bcs.w	8010922 <ProcessMacCommands+0x9a6>
                    {
                        // Decrease the index such that it points to the next MAC command
                        macIndex--;
 80101f2:	78fb      	ldrb	r3, [r7, #3]
 80101f4:	3b01      	subs	r3, #1
 80101f6:	70fb      	strb	r3, [r7, #3]
                {
                    // Increase the index by the MAC command size (without command)
                    macIndex += 4;
                }
#endif /* LORAMAC_VERSION */
                break;
 80101f8:	e393      	b.n	8010922 <ProcessMacCommands+0x9a6>
                    macIndex += 4;
 80101fa:	78fb      	ldrb	r3, [r7, #3]
 80101fc:	3304      	adds	r3, #4
 80101fe:	70fb      	strb	r3, [r7, #3]
                break;
 8010200:	e38f      	b.n	8010922 <ProcessMacCommands+0x9a6>
            }
            case SRV_MAC_DUTY_CYCLE_REQ:
            {
                Nvm.MacGroup2.MaxDCycle = payload[macIndex++] & 0x0F;
 8010202:	78fb      	ldrb	r3, [r7, #3]
 8010204:	1c5a      	adds	r2, r3, #1
 8010206:	70fa      	strb	r2, [r7, #3]
 8010208:	461a      	mov	r2, r3
 801020a:	687b      	ldr	r3, [r7, #4]
 801020c:	4413      	add	r3, r2
 801020e:	781b      	ldrb	r3, [r3, #0]
 8010210:	f003 030f 	and.w	r3, r3, #15
 8010214:	b2da      	uxtb	r2, r3
 8010216:	4b4b      	ldr	r3, [pc, #300]	@ (8010344 <ProcessMacCommands+0x3c8>)
 8010218:	f883 211b 	strb.w	r2, [r3, #283]	@ 0x11b
                Nvm.MacGroup2.AggregatedDCycle = 1 << Nvm.MacGroup2.MaxDCycle;
 801021c:	4b49      	ldr	r3, [pc, #292]	@ (8010344 <ProcessMacCommands+0x3c8>)
 801021e:	f893 311b 	ldrb.w	r3, [r3, #283]	@ 0x11b
 8010222:	461a      	mov	r2, r3
 8010224:	2301      	movs	r3, #1
 8010226:	4093      	lsls	r3, r2
 8010228:	b29a      	uxth	r2, r3
 801022a:	4b46      	ldr	r3, [pc, #280]	@ (8010344 <ProcessMacCommands+0x3c8>)
 801022c:	f8a3 2120 	strh.w	r2, [r3, #288]	@ 0x120
                LoRaMacCommandsAddCmd( MOTE_MAC_DUTY_CYCLE_ANS, macCmdPayload, 0 );
 8010230:	f107 0368 	add.w	r3, r7, #104	@ 0x68
 8010234:	2200      	movs	r2, #0
 8010236:	4619      	mov	r1, r3
 8010238:	2004      	movs	r0, #4
 801023a:	f003 fc27 	bl	8013a8c <LoRaMacCommandsAddCmd>
                break;
 801023e:	e37b      	b.n	8010938 <ProcessMacCommands+0x9bc>
            }
            case SRV_MAC_RX_PARAM_SETUP_REQ:
            {
                RxParamSetupReqParams_t rxParamSetupReq;
                status = 0x07;
 8010240:	2307      	movs	r3, #7
 8010242:	f887 306b 	strb.w	r3, [r7, #107]	@ 0x6b

                rxParamSetupReq.DrOffset = ( payload[macIndex] >> 4 ) & 0x07;
 8010246:	78fb      	ldrb	r3, [r7, #3]
 8010248:	687a      	ldr	r2, [r7, #4]
 801024a:	4413      	add	r3, r2
 801024c:	781b      	ldrb	r3, [r3, #0]
 801024e:	091b      	lsrs	r3, r3, #4
 8010250:	b2db      	uxtb	r3, r3
 8010252:	b25b      	sxtb	r3, r3
 8010254:	f003 0307 	and.w	r3, r3, #7
 8010258:	b25b      	sxtb	r3, r3
 801025a:	f887 304d 	strb.w	r3, [r7, #77]	@ 0x4d
                rxParamSetupReq.Datarate = payload[macIndex] & 0x0F;
 801025e:	78fb      	ldrb	r3, [r7, #3]
 8010260:	687a      	ldr	r2, [r7, #4]
 8010262:	4413      	add	r3, r2
 8010264:	781b      	ldrb	r3, [r3, #0]
 8010266:	b25b      	sxtb	r3, r3
 8010268:	f003 030f 	and.w	r3, r3, #15
 801026c:	b25b      	sxtb	r3, r3
 801026e:	f887 304c 	strb.w	r3, [r7, #76]	@ 0x4c
                macIndex++;
 8010272:	78fb      	ldrb	r3, [r7, #3]
 8010274:	3301      	adds	r3, #1
 8010276:	70fb      	strb	r3, [r7, #3]

#if (defined( LORAMAC_VERSION ) && (( LORAMAC_VERSION == 0x01000400 ) || ( LORAMAC_VERSION == 0x01010100 )))
                if( rxParamSetupReq.Datarate == 0x0F )
 8010278:	f997 304c 	ldrsb.w	r3, [r7, #76]	@ 0x4c
 801027c:	2b0f      	cmp	r3, #15
 801027e:	d105      	bne.n	801028c <ProcessMacCommands+0x310>
                {
                    // Keep the current datarate
                    rxParamSetupReq.Datarate = Nvm.MacGroup2.MacParams.Rx2Channel.Datarate;
 8010280:	4b30      	ldr	r3, [pc, #192]	@ (8010344 <ProcessMacCommands+0x3c8>)
 8010282:	f893 3070 	ldrb.w	r3, [r3, #112]	@ 0x70
 8010286:	b25b      	sxtb	r3, r3
 8010288:	f887 304c 	strb.w	r3, [r7, #76]	@ 0x4c
                }
#endif

                rxParamSetupReq.Frequency = ( uint32_t ) payload[macIndex++];
 801028c:	78fb      	ldrb	r3, [r7, #3]
 801028e:	1c5a      	adds	r2, r3, #1
 8010290:	70fa      	strb	r2, [r7, #3]
 8010292:	461a      	mov	r2, r3
 8010294:	687b      	ldr	r3, [r7, #4]
 8010296:	4413      	add	r3, r2
 8010298:	781b      	ldrb	r3, [r3, #0]
 801029a:	653b      	str	r3, [r7, #80]	@ 0x50
                rxParamSetupReq.Frequency |= ( uint32_t ) payload[macIndex++] << 8;
 801029c:	78fb      	ldrb	r3, [r7, #3]
 801029e:	1c5a      	adds	r2, r3, #1
 80102a0:	70fa      	strb	r2, [r7, #3]
 80102a2:	461a      	mov	r2, r3
 80102a4:	687b      	ldr	r3, [r7, #4]
 80102a6:	4413      	add	r3, r2
 80102a8:	781b      	ldrb	r3, [r3, #0]
 80102aa:	021a      	lsls	r2, r3, #8
 80102ac:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80102ae:	4313      	orrs	r3, r2
 80102b0:	653b      	str	r3, [r7, #80]	@ 0x50
                rxParamSetupReq.Frequency |= ( uint32_t ) payload[macIndex++] << 16;
 80102b2:	78fb      	ldrb	r3, [r7, #3]
 80102b4:	1c5a      	adds	r2, r3, #1
 80102b6:	70fa      	strb	r2, [r7, #3]
 80102b8:	461a      	mov	r2, r3
 80102ba:	687b      	ldr	r3, [r7, #4]
 80102bc:	4413      	add	r3, r2
 80102be:	781b      	ldrb	r3, [r3, #0]
 80102c0:	041a      	lsls	r2, r3, #16
 80102c2:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80102c4:	4313      	orrs	r3, r2
 80102c6:	653b      	str	r3, [r7, #80]	@ 0x50
                rxParamSetupReq.Frequency *= 100;
 80102c8:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80102ca:	2264      	movs	r2, #100	@ 0x64
 80102cc:	fb02 f303 	mul.w	r3, r2, r3
 80102d0:	653b      	str	r3, [r7, #80]	@ 0x50

                // Perform request on region
                status = RegionRxParamSetupReq( Nvm.MacGroup2.Region, &rxParamSetupReq );
 80102d2:	4b1c      	ldr	r3, [pc, #112]	@ (8010344 <ProcessMacCommands+0x3c8>)
 80102d4:	f893 3048 	ldrb.w	r3, [r3, #72]	@ 0x48
 80102d8:	f107 024c 	add.w	r2, r7, #76	@ 0x4c
 80102dc:	4611      	mov	r1, r2
 80102de:	4618      	mov	r0, r3
 80102e0:	f005 fa4b 	bl	801577a <RegionRxParamSetupReq>
 80102e4:	4603      	mov	r3, r0
 80102e6:	f887 306b 	strb.w	r3, [r7, #107]	@ 0x6b

                if( ( status & 0x07 ) == 0x07 )
 80102ea:	f897 306b 	ldrb.w	r3, [r7, #107]	@ 0x6b
 80102ee:	f003 0307 	and.w	r3, r3, #7
 80102f2:	2b07      	cmp	r3, #7
 80102f4:	d117      	bne.n	8010326 <ProcessMacCommands+0x3aa>
                {
                    Nvm.MacGroup2.MacParams.Rx2Channel.Datarate = rxParamSetupReq.Datarate;
 80102f6:	f997 304c 	ldrsb.w	r3, [r7, #76]	@ 0x4c
 80102fa:	b2da      	uxtb	r2, r3
 80102fc:	4b11      	ldr	r3, [pc, #68]	@ (8010344 <ProcessMacCommands+0x3c8>)
 80102fe:	f883 2070 	strb.w	r2, [r3, #112]	@ 0x70
                    Nvm.MacGroup2.MacParams.RxCChannel.Datarate = rxParamSetupReq.Datarate;
 8010302:	f997 304c 	ldrsb.w	r3, [r7, #76]	@ 0x4c
 8010306:	b2da      	uxtb	r2, r3
 8010308:	4b0e      	ldr	r3, [pc, #56]	@ (8010344 <ProcessMacCommands+0x3c8>)
 801030a:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78
                    Nvm.MacGroup2.MacParams.Rx2Channel.Frequency = rxParamSetupReq.Frequency;
 801030e:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8010310:	4a0c      	ldr	r2, [pc, #48]	@ (8010344 <ProcessMacCommands+0x3c8>)
 8010312:	66d3      	str	r3, [r2, #108]	@ 0x6c
                    Nvm.MacGroup2.MacParams.RxCChannel.Frequency = rxParamSetupReq.Frequency;
 8010314:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8010316:	4a0b      	ldr	r2, [pc, #44]	@ (8010344 <ProcessMacCommands+0x3c8>)
 8010318:	6753      	str	r3, [r2, #116]	@ 0x74
                    Nvm.MacGroup2.MacParams.Rx1DrOffset = rxParamSetupReq.DrOffset;
 801031a:	f997 304d 	ldrsb.w	r3, [r7, #77]	@ 0x4d
 801031e:	b2da      	uxtb	r2, r3
 8010320:	4b08      	ldr	r3, [pc, #32]	@ (8010344 <ProcessMacCommands+0x3c8>)
 8010322:	f883 2069 	strb.w	r2, [r3, #105]	@ 0x69
                }
                macCmdPayload[0] = status;
 8010326:	f897 306b 	ldrb.w	r3, [r7, #107]	@ 0x6b
 801032a:	f887 3068 	strb.w	r3, [r7, #104]	@ 0x68
                LoRaMacCommandsAddCmd( MOTE_MAC_RX_PARAM_SETUP_ANS, macCmdPayload, 1 );
 801032e:	f107 0368 	add.w	r3, r7, #104	@ 0x68
 8010332:	2201      	movs	r2, #1
 8010334:	4619      	mov	r1, r3
 8010336:	2005      	movs	r0, #5
 8010338:	f003 fba8 	bl	8013a8c <LoRaMacCommandsAddCmd>
                break;
 801033c:	e2fc      	b.n	8010938 <ProcessMacCommands+0x9bc>
 801033e:	bf00      	nop
 8010340:	200007d0 	.word	0x200007d0
 8010344:	20000d04 	.word	0x20000d04
 8010348:	cccccccd 	.word	0xcccccccd
            }
            case SRV_MAC_DEV_STATUS_REQ:
            {
                uint8_t batteryLevel = BAT_LEVEL_NO_MEASURE;
 801034c:	23ff      	movs	r3, #255	@ 0xff
 801034e:	f887 3085 	strb.w	r3, [r7, #133]	@ 0x85
                if( ( MacCtx.MacCallbacks != NULL ) && ( MacCtx.MacCallbacks->GetBatteryLevel != NULL ) )
 8010352:	4bb7      	ldr	r3, [pc, #732]	@ (8010630 <ProcessMacCommands+0x6b4>)
 8010354:	f8d3 3348 	ldr.w	r3, [r3, #840]	@ 0x348
 8010358:	2b00      	cmp	r3, #0
 801035a:	d00d      	beq.n	8010378 <ProcessMacCommands+0x3fc>
 801035c:	4bb4      	ldr	r3, [pc, #720]	@ (8010630 <ProcessMacCommands+0x6b4>)
 801035e:	f8d3 3348 	ldr.w	r3, [r3, #840]	@ 0x348
 8010362:	681b      	ldr	r3, [r3, #0]
 8010364:	2b00      	cmp	r3, #0
 8010366:	d007      	beq.n	8010378 <ProcessMacCommands+0x3fc>
                {
                    batteryLevel = MacCtx.MacCallbacks->GetBatteryLevel( );
 8010368:	4bb1      	ldr	r3, [pc, #708]	@ (8010630 <ProcessMacCommands+0x6b4>)
 801036a:	f8d3 3348 	ldr.w	r3, [r3, #840]	@ 0x348
 801036e:	681b      	ldr	r3, [r3, #0]
 8010370:	4798      	blx	r3
 8010372:	4603      	mov	r3, r0
 8010374:	f887 3085 	strb.w	r3, [r7, #133]	@ 0x85
                }
                macCmdPayload[0] = batteryLevel;
 8010378:	f897 3085 	ldrb.w	r3, [r7, #133]	@ 0x85
 801037c:	f887 3068 	strb.w	r3, [r7, #104]	@ 0x68
                macCmdPayload[1] = ( uint8_t )( snr & 0x3F );
 8010380:	787b      	ldrb	r3, [r7, #1]
 8010382:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8010386:	b2db      	uxtb	r3, r3
 8010388:	f887 3069 	strb.w	r3, [r7, #105]	@ 0x69
                LoRaMacCommandsAddCmd( MOTE_MAC_DEV_STATUS_ANS, macCmdPayload, 2 );
 801038c:	f107 0368 	add.w	r3, r7, #104	@ 0x68
 8010390:	2202      	movs	r2, #2
 8010392:	4619      	mov	r1, r3
 8010394:	2006      	movs	r0, #6
 8010396:	f003 fb79 	bl	8013a8c <LoRaMacCommandsAddCmd>
                break;
 801039a:	e2cd      	b.n	8010938 <ProcessMacCommands+0x9bc>
            }
            case SRV_MAC_NEW_CHANNEL_REQ:
            {
                NewChannelReqParams_t newChannelReq;
                ChannelParams_t chParam;
                status = 0x03;
 801039c:	2303      	movs	r3, #3
 801039e:	f887 306b 	strb.w	r3, [r7, #107]	@ 0x6b

                newChannelReq.ChannelId = payload[macIndex++];
 80103a2:	78fb      	ldrb	r3, [r7, #3]
 80103a4:	1c5a      	adds	r2, r3, #1
 80103a6:	70fa      	strb	r2, [r7, #3]
 80103a8:	461a      	mov	r2, r3
 80103aa:	687b      	ldr	r3, [r7, #4]
 80103ac:	4413      	add	r3, r2
 80103ae:	781b      	ldrb	r3, [r3, #0]
 80103b0:	b25b      	sxtb	r3, r3
 80103b2:	f887 3048 	strb.w	r3, [r7, #72]	@ 0x48
                newChannelReq.NewChannel = &chParam;
 80103b6:	f107 0338 	add.w	r3, r7, #56	@ 0x38
 80103ba:	647b      	str	r3, [r7, #68]	@ 0x44

                chParam.Frequency = ( uint32_t ) payload[macIndex++];
 80103bc:	78fb      	ldrb	r3, [r7, #3]
 80103be:	1c5a      	adds	r2, r3, #1
 80103c0:	70fa      	strb	r2, [r7, #3]
 80103c2:	461a      	mov	r2, r3
 80103c4:	687b      	ldr	r3, [r7, #4]
 80103c6:	4413      	add	r3, r2
 80103c8:	781b      	ldrb	r3, [r3, #0]
 80103ca:	63bb      	str	r3, [r7, #56]	@ 0x38
                chParam.Frequency |= ( uint32_t ) payload[macIndex++] << 8;
 80103cc:	78fb      	ldrb	r3, [r7, #3]
 80103ce:	1c5a      	adds	r2, r3, #1
 80103d0:	70fa      	strb	r2, [r7, #3]
 80103d2:	461a      	mov	r2, r3
 80103d4:	687b      	ldr	r3, [r7, #4]
 80103d6:	4413      	add	r3, r2
 80103d8:	781b      	ldrb	r3, [r3, #0]
 80103da:	021a      	lsls	r2, r3, #8
 80103dc:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80103de:	4313      	orrs	r3, r2
 80103e0:	63bb      	str	r3, [r7, #56]	@ 0x38
                chParam.Frequency |= ( uint32_t ) payload[macIndex++] << 16;
 80103e2:	78fb      	ldrb	r3, [r7, #3]
 80103e4:	1c5a      	adds	r2, r3, #1
 80103e6:	70fa      	strb	r2, [r7, #3]
 80103e8:	461a      	mov	r2, r3
 80103ea:	687b      	ldr	r3, [r7, #4]
 80103ec:	4413      	add	r3, r2
 80103ee:	781b      	ldrb	r3, [r3, #0]
 80103f0:	041a      	lsls	r2, r3, #16
 80103f2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80103f4:	4313      	orrs	r3, r2
 80103f6:	63bb      	str	r3, [r7, #56]	@ 0x38
                chParam.Frequency *= 100;
 80103f8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80103fa:	2264      	movs	r2, #100	@ 0x64
 80103fc:	fb02 f303 	mul.w	r3, r2, r3
 8010400:	63bb      	str	r3, [r7, #56]	@ 0x38
                chParam.Rx1Frequency = 0;
 8010402:	2300      	movs	r3, #0
 8010404:	63fb      	str	r3, [r7, #60]	@ 0x3c
                chParam.DrRange.Value = payload[macIndex++];
 8010406:	78fb      	ldrb	r3, [r7, #3]
 8010408:	1c5a      	adds	r2, r3, #1
 801040a:	70fa      	strb	r2, [r7, #3]
 801040c:	461a      	mov	r2, r3
 801040e:	687b      	ldr	r3, [r7, #4]
 8010410:	4413      	add	r3, r2
 8010412:	781b      	ldrb	r3, [r3, #0]
 8010414:	b25b      	sxtb	r3, r3
 8010416:	f887 3040 	strb.w	r3, [r7, #64]	@ 0x40

                status = ( uint8_t )RegionNewChannelReq( Nvm.MacGroup2.Region, &newChannelReq );
 801041a:	4b86      	ldr	r3, [pc, #536]	@ (8010634 <ProcessMacCommands+0x6b8>)
 801041c:	f893 3048 	ldrb.w	r3, [r3, #72]	@ 0x48
 8010420:	f107 0244 	add.w	r2, r7, #68	@ 0x44
 8010424:	4611      	mov	r1, r2
 8010426:	4618      	mov	r0, r3
 8010428:	f005 f9ba 	bl	80157a0 <RegionNewChannelReq>
 801042c:	4603      	mov	r3, r0
 801042e:	b2db      	uxtb	r3, r3
 8010430:	f887 306b 	strb.w	r3, [r7, #107]	@ 0x6b

                if( ( int8_t )status >= 0 )
 8010434:	f897 306b 	ldrb.w	r3, [r7, #107]	@ 0x6b
 8010438:	b25b      	sxtb	r3, r3
 801043a:	2b00      	cmp	r3, #0
 801043c:	f2c0 8273 	blt.w	8010926 <ProcessMacCommands+0x9aa>
                {
                    macCmdPayload[0] = status;
 8010440:	f897 306b 	ldrb.w	r3, [r7, #107]	@ 0x6b
 8010444:	f887 3068 	strb.w	r3, [r7, #104]	@ 0x68
                    LoRaMacCommandsAddCmd( MOTE_MAC_NEW_CHANNEL_ANS, macCmdPayload, 1 );
 8010448:	f107 0368 	add.w	r3, r7, #104	@ 0x68
 801044c:	2201      	movs	r2, #1
 801044e:	4619      	mov	r1, r3
 8010450:	2007      	movs	r0, #7
 8010452:	f003 fb1b 	bl	8013a8c <LoRaMacCommandsAddCmd>
                }
                break;
 8010456:	e266      	b.n	8010926 <ProcessMacCommands+0x9aa>
            }
            case SRV_MAC_RX_TIMING_SETUP_REQ:
            {
                uint8_t delay = payload[macIndex++] & 0x0F;
 8010458:	78fb      	ldrb	r3, [r7, #3]
 801045a:	1c5a      	adds	r2, r3, #1
 801045c:	70fa      	strb	r2, [r7, #3]
 801045e:	461a      	mov	r2, r3
 8010460:	687b      	ldr	r3, [r7, #4]
 8010462:	4413      	add	r3, r2
 8010464:	781b      	ldrb	r3, [r3, #0]
 8010466:	f003 030f 	and.w	r3, r3, #15
 801046a:	f887 3084 	strb.w	r3, [r7, #132]	@ 0x84

                if( delay == 0 )
 801046e:	f897 3084 	ldrb.w	r3, [r7, #132]	@ 0x84
 8010472:	2b00      	cmp	r3, #0
 8010474:	d104      	bne.n	8010480 <ProcessMacCommands+0x504>
                {
                    delay++;
 8010476:	f897 3084 	ldrb.w	r3, [r7, #132]	@ 0x84
 801047a:	3301      	adds	r3, #1
 801047c:	f887 3084 	strb.w	r3, [r7, #132]	@ 0x84
                }
                Nvm.MacGroup2.MacParams.ReceiveDelay1 = delay * 1000;
 8010480:	f897 3084 	ldrb.w	r3, [r7, #132]	@ 0x84
 8010484:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 8010488:	fb02 f303 	mul.w	r3, r2, r3
 801048c:	461a      	mov	r2, r3
 801048e:	4b69      	ldr	r3, [pc, #420]	@ (8010634 <ProcessMacCommands+0x6b8>)
 8010490:	659a      	str	r2, [r3, #88]	@ 0x58
                Nvm.MacGroup2.MacParams.ReceiveDelay2 = Nvm.MacGroup2.MacParams.ReceiveDelay1 + 1000;
 8010492:	4b68      	ldr	r3, [pc, #416]	@ (8010634 <ProcessMacCommands+0x6b8>)
 8010494:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8010496:	f503 737a 	add.w	r3, r3, #1000	@ 0x3e8
 801049a:	4a66      	ldr	r2, [pc, #408]	@ (8010634 <ProcessMacCommands+0x6b8>)
 801049c:	65d3      	str	r3, [r2, #92]	@ 0x5c
                LoRaMacCommandsAddCmd( MOTE_MAC_RX_TIMING_SETUP_ANS, macCmdPayload, 0 );
 801049e:	f107 0368 	add.w	r3, r7, #104	@ 0x68
 80104a2:	2200      	movs	r2, #0
 80104a4:	4619      	mov	r1, r3
 80104a6:	2008      	movs	r0, #8
 80104a8:	f003 faf0 	bl	8013a8c <LoRaMacCommandsAddCmd>
                break;
 80104ac:	e244      	b.n	8010938 <ProcessMacCommands+0x9bc>
            case SRV_MAC_TX_PARAM_SETUP_REQ:
            {
                TxParamSetupReqParams_t txParamSetupReq;
                GetPhyParams_t getPhy;
                PhyParam_t phyParam;
                uint8_t eirpDwellTime = payload[macIndex++];
 80104ae:	78fb      	ldrb	r3, [r7, #3]
 80104b0:	1c5a      	adds	r2, r3, #1
 80104b2:	70fa      	strb	r2, [r7, #3]
 80104b4:	461a      	mov	r2, r3
 80104b6:	687b      	ldr	r3, [r7, #4]
 80104b8:	4413      	add	r3, r2
 80104ba:	781b      	ldrb	r3, [r3, #0]
 80104bc:	f887 3076 	strb.w	r3, [r7, #118]	@ 0x76

                txParamSetupReq.UplinkDwellTime = 0;
 80104c0:	2300      	movs	r3, #0
 80104c2:	f887 3034 	strb.w	r3, [r7, #52]	@ 0x34
                txParamSetupReq.DownlinkDwellTime = 0;
 80104c6:	2300      	movs	r3, #0
 80104c8:	f887 3035 	strb.w	r3, [r7, #53]	@ 0x35

                if( ( eirpDwellTime & 0x20 ) == 0x20 )
 80104cc:	f897 3076 	ldrb.w	r3, [r7, #118]	@ 0x76
 80104d0:	f003 0320 	and.w	r3, r3, #32
 80104d4:	2b00      	cmp	r3, #0
 80104d6:	d002      	beq.n	80104de <ProcessMacCommands+0x562>
                {
                    txParamSetupReq.DownlinkDwellTime = 1;
 80104d8:	2301      	movs	r3, #1
 80104da:	f887 3035 	strb.w	r3, [r7, #53]	@ 0x35
                }
                if( ( eirpDwellTime & 0x10 ) == 0x10 )
 80104de:	f897 3076 	ldrb.w	r3, [r7, #118]	@ 0x76
 80104e2:	f003 0310 	and.w	r3, r3, #16
 80104e6:	2b00      	cmp	r3, #0
 80104e8:	d002      	beq.n	80104f0 <ProcessMacCommands+0x574>
                {
                    txParamSetupReq.UplinkDwellTime = 1;
 80104ea:	2301      	movs	r3, #1
 80104ec:	f887 3034 	strb.w	r3, [r7, #52]	@ 0x34
                }
                txParamSetupReq.MaxEirp = eirpDwellTime & 0x0F;
 80104f0:	f897 3076 	ldrb.w	r3, [r7, #118]	@ 0x76
 80104f4:	f003 030f 	and.w	r3, r3, #15
 80104f8:	b2db      	uxtb	r3, r3
 80104fa:	f887 3036 	strb.w	r3, [r7, #54]	@ 0x36

                // Check the status for correctness
                if( RegionTxParamSetupReq( Nvm.MacGroup2.Region, &txParamSetupReq ) != -1 )
 80104fe:	4b4d      	ldr	r3, [pc, #308]	@ (8010634 <ProcessMacCommands+0x6b8>)
 8010500:	f893 3048 	ldrb.w	r3, [r3, #72]	@ 0x48
 8010504:	f107 0234 	add.w	r2, r7, #52	@ 0x34
 8010508:	4611      	mov	r1, r2
 801050a:	4618      	mov	r0, r3
 801050c:	f005 f95b 	bl	80157c6 <RegionTxParamSetupReq>
 8010510:	4603      	mov	r3, r0
 8010512:	f1b3 3fff 	cmp.w	r3, #4294967295
 8010516:	f000 8208 	beq.w	801092a <ProcessMacCommands+0x9ae>
                {
                    // Accept command
                    Nvm.MacGroup2.MacParams.UplinkDwellTime = txParamSetupReq.UplinkDwellTime;
 801051a:	f897 2034 	ldrb.w	r2, [r7, #52]	@ 0x34
 801051e:	4b45      	ldr	r3, [pc, #276]	@ (8010634 <ProcessMacCommands+0x6b8>)
 8010520:	f883 207c 	strb.w	r2, [r3, #124]	@ 0x7c
                    Nvm.MacGroup2.MacParams.DownlinkDwellTime = txParamSetupReq.DownlinkDwellTime;
 8010524:	f897 2035 	ldrb.w	r2, [r7, #53]	@ 0x35
 8010528:	4b42      	ldr	r3, [pc, #264]	@ (8010634 <ProcessMacCommands+0x6b8>)
 801052a:	f883 207d 	strb.w	r2, [r3, #125]	@ 0x7d
                    Nvm.MacGroup2.MacParams.MaxEirp = LoRaMacMaxEirpTable[txParamSetupReq.MaxEirp];
 801052e:	f897 3036 	ldrb.w	r3, [r7, #54]	@ 0x36
 8010532:	461a      	mov	r2, r3
 8010534:	4b40      	ldr	r3, [pc, #256]	@ (8010638 <ProcessMacCommands+0x6bc>)
 8010536:	5c9b      	ldrb	r3, [r3, r2]
 8010538:	4618      	mov	r0, r3
 801053a:	f7f0 f947 	bl	80007cc <__aeabi_ui2f>
 801053e:	4603      	mov	r3, r0
 8010540:	4a3c      	ldr	r2, [pc, #240]	@ (8010634 <ProcessMacCommands+0x6b8>)
 8010542:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80
                    // Update the datarate in case of the new configuration limits it
                    getPhy.Attribute = PHY_MIN_TX_DR;
 8010546:	2302      	movs	r3, #2
 8010548:	f887 302c 	strb.w	r3, [r7, #44]	@ 0x2c
                    getPhy.UplinkDwellTime = Nvm.MacGroup2.MacParams.UplinkDwellTime;
 801054c:	4b39      	ldr	r3, [pc, #228]	@ (8010634 <ProcessMacCommands+0x6b8>)
 801054e:	f893 307c 	ldrb.w	r3, [r3, #124]	@ 0x7c
 8010552:	f887 302e 	strb.w	r3, [r7, #46]	@ 0x2e
                    phyParam = RegionGetPhyParam( Nvm.MacGroup2.Region, &getPhy );
 8010556:	4b37      	ldr	r3, [pc, #220]	@ (8010634 <ProcessMacCommands+0x6b8>)
 8010558:	f893 3048 	ldrb.w	r3, [r3, #72]	@ 0x48
 801055c:	f107 022c 	add.w	r2, r7, #44	@ 0x2c
 8010560:	4611      	mov	r1, r2
 8010562:	4618      	mov	r0, r3
 8010564:	f005 f832 	bl	80155cc <RegionGetPhyParam>
 8010568:	4603      	mov	r3, r0
 801056a:	62bb      	str	r3, [r7, #40]	@ 0x28
                    Nvm.MacGroup1.ChannelsDatarate = MAX( Nvm.MacGroup1.ChannelsDatarate, ( int8_t )phyParam.Value );
 801056c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801056e:	b25a      	sxtb	r2, r3
 8010570:	4b30      	ldr	r3, [pc, #192]	@ (8010634 <ProcessMacCommands+0x6b8>)
 8010572:	f993 3039 	ldrsb.w	r3, [r3, #57]	@ 0x39
 8010576:	4293      	cmp	r3, r2
 8010578:	bfb8      	it	lt
 801057a:	4613      	movlt	r3, r2
 801057c:	b25a      	sxtb	r2, r3
 801057e:	4b2d      	ldr	r3, [pc, #180]	@ (8010634 <ProcessMacCommands+0x6b8>)
 8010580:	f883 2039 	strb.w	r2, [r3, #57]	@ 0x39

                    // Add command response
                    LoRaMacCommandsAddCmd( MOTE_MAC_TX_PARAM_SETUP_ANS, macCmdPayload, 0 );
 8010584:	f107 0368 	add.w	r3, r7, #104	@ 0x68
 8010588:	2200      	movs	r2, #0
 801058a:	4619      	mov	r1, r3
 801058c:	2009      	movs	r0, #9
 801058e:	f003 fa7d 	bl	8013a8c <LoRaMacCommandsAddCmd>
                }
                break;
 8010592:	e1ca      	b.n	801092a <ProcessMacCommands+0x9ae>
            }
#endif /* LORAMAC_VERSION */
            case SRV_MAC_DL_CHANNEL_REQ:
            {
                DlChannelReqParams_t dlChannelReq;
                status = 0x03;
 8010594:	2303      	movs	r3, #3
 8010596:	f887 306b 	strb.w	r3, [r7, #107]	@ 0x6b

                dlChannelReq.ChannelId = payload[macIndex++];
 801059a:	78fb      	ldrb	r3, [r7, #3]
 801059c:	1c5a      	adds	r2, r3, #1
 801059e:	70fa      	strb	r2, [r7, #3]
 80105a0:	461a      	mov	r2, r3
 80105a2:	687b      	ldr	r3, [r7, #4]
 80105a4:	4413      	add	r3, r2
 80105a6:	781b      	ldrb	r3, [r3, #0]
 80105a8:	f887 3020 	strb.w	r3, [r7, #32]
                dlChannelReq.Rx1Frequency = ( uint32_t ) payload[macIndex++];
 80105ac:	78fb      	ldrb	r3, [r7, #3]
 80105ae:	1c5a      	adds	r2, r3, #1
 80105b0:	70fa      	strb	r2, [r7, #3]
 80105b2:	461a      	mov	r2, r3
 80105b4:	687b      	ldr	r3, [r7, #4]
 80105b6:	4413      	add	r3, r2
 80105b8:	781b      	ldrb	r3, [r3, #0]
 80105ba:	627b      	str	r3, [r7, #36]	@ 0x24
                dlChannelReq.Rx1Frequency |= ( uint32_t ) payload[macIndex++] << 8;
 80105bc:	78fb      	ldrb	r3, [r7, #3]
 80105be:	1c5a      	adds	r2, r3, #1
 80105c0:	70fa      	strb	r2, [r7, #3]
 80105c2:	461a      	mov	r2, r3
 80105c4:	687b      	ldr	r3, [r7, #4]
 80105c6:	4413      	add	r3, r2
 80105c8:	781b      	ldrb	r3, [r3, #0]
 80105ca:	021a      	lsls	r2, r3, #8
 80105cc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80105ce:	4313      	orrs	r3, r2
 80105d0:	627b      	str	r3, [r7, #36]	@ 0x24
                dlChannelReq.Rx1Frequency |= ( uint32_t ) payload[macIndex++] << 16;
 80105d2:	78fb      	ldrb	r3, [r7, #3]
 80105d4:	1c5a      	adds	r2, r3, #1
 80105d6:	70fa      	strb	r2, [r7, #3]
 80105d8:	461a      	mov	r2, r3
 80105da:	687b      	ldr	r3, [r7, #4]
 80105dc:	4413      	add	r3, r2
 80105de:	781b      	ldrb	r3, [r3, #0]
 80105e0:	041a      	lsls	r2, r3, #16
 80105e2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80105e4:	4313      	orrs	r3, r2
 80105e6:	627b      	str	r3, [r7, #36]	@ 0x24
                dlChannelReq.Rx1Frequency *= 100;
 80105e8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80105ea:	2264      	movs	r2, #100	@ 0x64
 80105ec:	fb02 f303 	mul.w	r3, r2, r3
 80105f0:	627b      	str	r3, [r7, #36]	@ 0x24

                status = ( uint8_t )RegionDlChannelReq( Nvm.MacGroup2.Region, &dlChannelReq );
 80105f2:	4b10      	ldr	r3, [pc, #64]	@ (8010634 <ProcessMacCommands+0x6b8>)
 80105f4:	f893 3048 	ldrb.w	r3, [r3, #72]	@ 0x48
 80105f8:	f107 0220 	add.w	r2, r7, #32
 80105fc:	4611      	mov	r1, r2
 80105fe:	4618      	mov	r0, r3
 8010600:	f005 f8f4 	bl	80157ec <RegionDlChannelReq>
 8010604:	4603      	mov	r3, r0
 8010606:	b2db      	uxtb	r3, r3
 8010608:	f887 306b 	strb.w	r3, [r7, #107]	@ 0x6b

                if( ( int8_t )status >= 0 )
 801060c:	f897 306b 	ldrb.w	r3, [r7, #107]	@ 0x6b
 8010610:	b25b      	sxtb	r3, r3
 8010612:	2b00      	cmp	r3, #0
 8010614:	f2c0 818b 	blt.w	801092e <ProcessMacCommands+0x9b2>
                {
                    macCmdPayload[0] = status;
 8010618:	f897 306b 	ldrb.w	r3, [r7, #107]	@ 0x6b
 801061c:	f887 3068 	strb.w	r3, [r7, #104]	@ 0x68
                    LoRaMacCommandsAddCmd( MOTE_MAC_DL_CHANNEL_ANS, macCmdPayload, 1 );
 8010620:	f107 0368 	add.w	r3, r7, #104	@ 0x68
 8010624:	2201      	movs	r2, #1
 8010626:	4619      	mov	r1, r3
 8010628:	200a      	movs	r0, #10
 801062a:	f003 fa2f 	bl	8013a8c <LoRaMacCommandsAddCmd>
                }
                break;
 801062e:	e17e      	b.n	801092e <ProcessMacCommands+0x9b2>
 8010630:	200007d0 	.word	0x200007d0
 8010634:	20000d04 	.word	0x20000d04
 8010638:	0801d4d4 	.word	0x0801d4d4
#endif /* LORAMAC_VERSION */
            case SRV_MAC_DEVICE_TIME_ANS:
            {
                // The mote time can be updated only when the time is received in classA
                // receive windows only.
                if( LoRaMacConfirmQueueIsCmdActive( MLME_DEVICE_TIME ) == true )
 801063c:	2009      	movs	r0, #9
 801063e:	f003 fd5d 	bl	80140fc <LoRaMacConfirmQueueIsCmdActive>
 8010642:	4603      	mov	r3, r0
 8010644:	2b00      	cmp	r3, #0
 8010646:	f000 8084 	beq.w	8010752 <ProcessMacCommands+0x7d6>
                {
                    LoRaMacConfirmQueueSetStatus( LORAMAC_EVENT_INFO_STATUS_OK, MLME_DEVICE_TIME );
 801064a:	2109      	movs	r1, #9
 801064c:	2000      	movs	r0, #0
 801064e:	f003 fcc9 	bl	8013fe4 <LoRaMacConfirmQueueSetStatus>

                    SysTime_t gpsEpochTime = { 0 };
 8010652:	f107 0318 	add.w	r3, r7, #24
 8010656:	2200      	movs	r2, #0
 8010658:	601a      	str	r2, [r3, #0]
 801065a:	605a      	str	r2, [r3, #4]
                    SysTime_t sysTime = { 0 };
 801065c:	f107 0310 	add.w	r3, r7, #16
 8010660:	2200      	movs	r2, #0
 8010662:	601a      	str	r2, [r3, #0]
 8010664:	605a      	str	r2, [r3, #4]
                    SysTime_t sysTimeCurrent = { 0 };
 8010666:	f107 0308 	add.w	r3, r7, #8
 801066a:	2200      	movs	r2, #0
 801066c:	601a      	str	r2, [r3, #0]
 801066e:	605a      	str	r2, [r3, #4]

                    gpsEpochTime.Seconds = ( uint32_t )payload[macIndex++];
 8010670:	78fb      	ldrb	r3, [r7, #3]
 8010672:	1c5a      	adds	r2, r3, #1
 8010674:	70fa      	strb	r2, [r7, #3]
 8010676:	461a      	mov	r2, r3
 8010678:	687b      	ldr	r3, [r7, #4]
 801067a:	4413      	add	r3, r2
 801067c:	781b      	ldrb	r3, [r3, #0]
 801067e:	61bb      	str	r3, [r7, #24]
                    gpsEpochTime.Seconds |= ( uint32_t )payload[macIndex++] << 8;
 8010680:	78fb      	ldrb	r3, [r7, #3]
 8010682:	1c5a      	adds	r2, r3, #1
 8010684:	70fa      	strb	r2, [r7, #3]
 8010686:	461a      	mov	r2, r3
 8010688:	687b      	ldr	r3, [r7, #4]
 801068a:	4413      	add	r3, r2
 801068c:	781b      	ldrb	r3, [r3, #0]
 801068e:	021a      	lsls	r2, r3, #8
 8010690:	69bb      	ldr	r3, [r7, #24]
 8010692:	4313      	orrs	r3, r2
 8010694:	61bb      	str	r3, [r7, #24]
                    gpsEpochTime.Seconds |= ( uint32_t )payload[macIndex++] << 16;
 8010696:	78fb      	ldrb	r3, [r7, #3]
 8010698:	1c5a      	adds	r2, r3, #1
 801069a:	70fa      	strb	r2, [r7, #3]
 801069c:	461a      	mov	r2, r3
 801069e:	687b      	ldr	r3, [r7, #4]
 80106a0:	4413      	add	r3, r2
 80106a2:	781b      	ldrb	r3, [r3, #0]
 80106a4:	041a      	lsls	r2, r3, #16
 80106a6:	69bb      	ldr	r3, [r7, #24]
 80106a8:	4313      	orrs	r3, r2
 80106aa:	61bb      	str	r3, [r7, #24]
                    gpsEpochTime.Seconds |= ( uint32_t )payload[macIndex++] << 24;
 80106ac:	78fb      	ldrb	r3, [r7, #3]
 80106ae:	1c5a      	adds	r2, r3, #1
 80106b0:	70fa      	strb	r2, [r7, #3]
 80106b2:	461a      	mov	r2, r3
 80106b4:	687b      	ldr	r3, [r7, #4]
 80106b6:	4413      	add	r3, r2
 80106b8:	781b      	ldrb	r3, [r3, #0]
 80106ba:	061a      	lsls	r2, r3, #24
 80106bc:	69bb      	ldr	r3, [r7, #24]
 80106be:	4313      	orrs	r3, r2
 80106c0:	61bb      	str	r3, [r7, #24]
                    gpsEpochTime.SubSeconds = payload[macIndex++];
 80106c2:	78fb      	ldrb	r3, [r7, #3]
 80106c4:	1c5a      	adds	r2, r3, #1
 80106c6:	70fa      	strb	r2, [r7, #3]
 80106c8:	461a      	mov	r2, r3
 80106ca:	687b      	ldr	r3, [r7, #4]
 80106cc:	4413      	add	r3, r2
 80106ce:	781b      	ldrb	r3, [r3, #0]
 80106d0:	b21b      	sxth	r3, r3
 80106d2:	83bb      	strh	r3, [r7, #28]

                    // Convert the fractional second received in ms
                    // round( pow( 0.5, 8.0 ) * 1000 ) = 3.90625
                    gpsEpochTime.SubSeconds = ( int16_t )( ( ( int32_t )gpsEpochTime.SubSeconds * 1000 ) >> 8 );
 80106d4:	f9b7 301c 	ldrsh.w	r3, [r7, #28]
 80106d8:	461a      	mov	r2, r3
 80106da:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 80106de:	fb02 f303 	mul.w	r3, r2, r3
 80106e2:	121b      	asrs	r3, r3, #8
 80106e4:	b21b      	sxth	r3, r3
 80106e6:	83bb      	strh	r3, [r7, #28]

                    // Copy received GPS Epoch time into system time
                    sysTime = gpsEpochTime;
 80106e8:	f107 0310 	add.w	r3, r7, #16
 80106ec:	f107 0218 	add.w	r2, r7, #24
 80106f0:	e892 0003 	ldmia.w	r2, {r0, r1}
 80106f4:	e883 0003 	stmia.w	r3, {r0, r1}
                    // Add Unix to Gps epoch offset. The system time is based on Unix time.
                    sysTime.Seconds += UNIX_GPS_EPOCH_OFFSET;
 80106f8:	693a      	ldr	r2, [r7, #16]
 80106fa:	4b96      	ldr	r3, [pc, #600]	@ (8010954 <ProcessMacCommands+0x9d8>)
 80106fc:	4413      	add	r3, r2
 80106fe:	613b      	str	r3, [r7, #16]

                    // Compensate time difference between Tx Done time and now
                    sysTimeCurrent = SysTimeGet( );
 8010700:	f107 0308 	add.w	r3, r7, #8
 8010704:	4618      	mov	r0, r3
 8010706:	f00a fddf 	bl	801b2c8 <SysTimeGet>
                    sysTime = SysTimeAdd( sysTimeCurrent, SysTimeSub( sysTime, MacCtx.LastTxSysTime ) );
 801070a:	f107 006c 	add.w	r0, r7, #108	@ 0x6c
 801070e:	4b92      	ldr	r3, [pc, #584]	@ (8010958 <ProcessMacCommands+0x9dc>)
 8010710:	f8d3 233c 	ldr.w	r2, [r3, #828]	@ 0x33c
 8010714:	9200      	str	r2, [sp, #0]
 8010716:	f8d3 3338 	ldr.w	r3, [r3, #824]	@ 0x338
 801071a:	f107 0210 	add.w	r2, r7, #16
 801071e:	ca06      	ldmia	r2, {r1, r2}
 8010720:	f00a fd6b 	bl	801b1fa <SysTimeSub>
 8010724:	f107 0010 	add.w	r0, r7, #16
 8010728:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 801072a:	9300      	str	r3, [sp, #0]
 801072c:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 801072e:	f107 0208 	add.w	r2, r7, #8
 8010732:	ca06      	ldmia	r2, {r1, r2}
 8010734:	f00a fd28 	bl	801b188 <SysTimeAdd>

                    // Apply the new system time.
                    SysTimeSet( sysTime );
 8010738:	f107 0310 	add.w	r3, r7, #16
 801073c:	e893 0003 	ldmia.w	r3, {r0, r1}
 8010740:	f00a fd94 	bl	801b26c <SysTimeSet>
                    LoRaMacClassBDeviceTimeAns( );
 8010744:	f003 f840 	bl	80137c8 <LoRaMacClassBDeviceTimeAns>
                    MacCtx.McpsIndication.DeviceTimeAnsReceived = true;
 8010748:	4b83      	ldr	r3, [pc, #524]	@ (8010958 <ProcessMacCommands+0x9dc>)
 801074a:	2201      	movs	r2, #1
 801074c:	f883 2438 	strb.w	r2, [r3, #1080]	@ 0x438
#if (defined( LORAMAC_VERSION ) && (( LORAMAC_VERSION == 0x01000400 ) || ( LORAMAC_VERSION == 0x01010100 )))
                    // In case of other receive windows the Device Time Answer is not received.
                    MacCtx.McpsIndication.DeviceTimeAnsReceived = false;
#endif /* LORAMAC_VERSION */
                }
                break;
 8010750:	e0f2      	b.n	8010938 <ProcessMacCommands+0x9bc>
                    MacCtx.McpsIndication.DeviceTimeAnsReceived = false;
 8010752:	4b81      	ldr	r3, [pc, #516]	@ (8010958 <ProcessMacCommands+0x9dc>)
 8010754:	2200      	movs	r2, #0
 8010756:	f883 2438 	strb.w	r2, [r3, #1080]	@ 0x438
                break;
 801075a:	e0ed      	b.n	8010938 <ProcessMacCommands+0x9bc>
            }
            case SRV_MAC_PING_SLOT_INFO_ANS:
            {
                if( LoRaMacConfirmQueueIsCmdActive( MLME_PING_SLOT_INFO ) == true )
 801075c:	200c      	movs	r0, #12
 801075e:	f003 fccd 	bl	80140fc <LoRaMacConfirmQueueIsCmdActive>
 8010762:	4603      	mov	r3, r0
 8010764:	2b00      	cmp	r3, #0
 8010766:	f000 80e4 	beq.w	8010932 <ProcessMacCommands+0x9b6>
                {
                    LoRaMacConfirmQueueSetStatus( LORAMAC_EVENT_INFO_STATUS_OK, MLME_PING_SLOT_INFO );
 801076a:	210c      	movs	r1, #12
 801076c:	2000      	movs	r0, #0
 801076e:	f003 fc39 	bl	8013fe4 <LoRaMacConfirmQueueSetStatus>
                    // According to the specification, it is not allowed to process this answer in
                    // a ping or multicast slot
                    if( ( MacCtx.RxSlot != RX_SLOT_WIN_CLASS_B_PING_SLOT ) && ( MacCtx.RxSlot != RX_SLOT_WIN_CLASS_B_MULTICAST_SLOT ) )
 8010772:	4b79      	ldr	r3, [pc, #484]	@ (8010958 <ProcessMacCommands+0x9dc>)
 8010774:	f893 3490 	ldrb.w	r3, [r3, #1168]	@ 0x490
 8010778:	2b04      	cmp	r3, #4
 801077a:	f000 80da 	beq.w	8010932 <ProcessMacCommands+0x9b6>
 801077e:	4b76      	ldr	r3, [pc, #472]	@ (8010958 <ProcessMacCommands+0x9dc>)
 8010780:	f893 3490 	ldrb.w	r3, [r3, #1168]	@ 0x490
 8010784:	2b05      	cmp	r3, #5
 8010786:	f000 80d4 	beq.w	8010932 <ProcessMacCommands+0x9b6>
                    {
                        LoRaMacClassBPingSlotInfoAns( );
 801078a:	f002 fffe 	bl	801378a <LoRaMacClassBPingSlotInfoAns>
                    }
                }
                break;
 801078e:	e0d0      	b.n	8010932 <ProcessMacCommands+0x9b6>
            }
            case SRV_MAC_PING_SLOT_CHANNEL_REQ:
            {
                uint8_t status = 0x03;
 8010790:	2303      	movs	r3, #3
 8010792:	f887 307c 	strb.w	r3, [r7, #124]	@ 0x7c
                uint32_t frequency = 0;
 8010796:	2300      	movs	r3, #0
 8010798:	67bb      	str	r3, [r7, #120]	@ 0x78
                uint8_t datarate;

                frequency = ( uint32_t )payload[macIndex++];
 801079a:	78fb      	ldrb	r3, [r7, #3]
 801079c:	1c5a      	adds	r2, r3, #1
 801079e:	70fa      	strb	r2, [r7, #3]
 80107a0:	461a      	mov	r2, r3
 80107a2:	687b      	ldr	r3, [r7, #4]
 80107a4:	4413      	add	r3, r2
 80107a6:	781b      	ldrb	r3, [r3, #0]
 80107a8:	67bb      	str	r3, [r7, #120]	@ 0x78
                frequency |= ( uint32_t )payload[macIndex++] << 8;
 80107aa:	78fb      	ldrb	r3, [r7, #3]
 80107ac:	1c5a      	adds	r2, r3, #1
 80107ae:	70fa      	strb	r2, [r7, #3]
 80107b0:	461a      	mov	r2, r3
 80107b2:	687b      	ldr	r3, [r7, #4]
 80107b4:	4413      	add	r3, r2
 80107b6:	781b      	ldrb	r3, [r3, #0]
 80107b8:	021b      	lsls	r3, r3, #8
 80107ba:	6fba      	ldr	r2, [r7, #120]	@ 0x78
 80107bc:	4313      	orrs	r3, r2
 80107be:	67bb      	str	r3, [r7, #120]	@ 0x78
                frequency |= ( uint32_t )payload[macIndex++] << 16;
 80107c0:	78fb      	ldrb	r3, [r7, #3]
 80107c2:	1c5a      	adds	r2, r3, #1
 80107c4:	70fa      	strb	r2, [r7, #3]
 80107c6:	461a      	mov	r2, r3
 80107c8:	687b      	ldr	r3, [r7, #4]
 80107ca:	4413      	add	r3, r2
 80107cc:	781b      	ldrb	r3, [r3, #0]
 80107ce:	041b      	lsls	r3, r3, #16
 80107d0:	6fba      	ldr	r2, [r7, #120]	@ 0x78
 80107d2:	4313      	orrs	r3, r2
 80107d4:	67bb      	str	r3, [r7, #120]	@ 0x78
                frequency *= 100;
 80107d6:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 80107d8:	2264      	movs	r2, #100	@ 0x64
 80107da:	fb02 f303 	mul.w	r3, r2, r3
 80107de:	67bb      	str	r3, [r7, #120]	@ 0x78
                datarate = payload[macIndex++] & 0x0F;
 80107e0:	78fb      	ldrb	r3, [r7, #3]
 80107e2:	1c5a      	adds	r2, r3, #1
 80107e4:	70fa      	strb	r2, [r7, #3]
 80107e6:	461a      	mov	r2, r3
 80107e8:	687b      	ldr	r3, [r7, #4]
 80107ea:	4413      	add	r3, r2
 80107ec:	781b      	ldrb	r3, [r3, #0]
 80107ee:	f003 030f 	and.w	r3, r3, #15
 80107f2:	f887 3077 	strb.w	r3, [r7, #119]	@ 0x77

                status = LoRaMacClassBPingSlotChannelReq( datarate, frequency );
 80107f6:	f897 3077 	ldrb.w	r3, [r7, #119]	@ 0x77
 80107fa:	6fb9      	ldr	r1, [r7, #120]	@ 0x78
 80107fc:	4618      	mov	r0, r3
 80107fe:	f002 ffca 	bl	8013796 <LoRaMacClassBPingSlotChannelReq>
 8010802:	4603      	mov	r3, r0
 8010804:	f887 307c 	strb.w	r3, [r7, #124]	@ 0x7c
                macCmdPayload[0] = status;
 8010808:	f897 307c 	ldrb.w	r3, [r7, #124]	@ 0x7c
 801080c:	f887 3068 	strb.w	r3, [r7, #104]	@ 0x68
#if (defined( LORAMAC_VERSION ) && ( LORAMAC_VERSION == 0x01000300 ))
                LoRaMacCommandsAddCmd( MOTE_MAC_PING_SLOT_FREQ_ANS, macCmdPayload, 1 );
#elif (defined( LORAMAC_VERSION ) && (( LORAMAC_VERSION == 0x01000400 ) || ( LORAMAC_VERSION == 0x01010100 )))
                LoRaMacCommandsAddCmd( MOTE_MAC_PING_SLOT_CHANNEL_ANS, macCmdPayload, 1 );
 8010810:	f107 0368 	add.w	r3, r7, #104	@ 0x68
 8010814:	2201      	movs	r2, #1
 8010816:	4619      	mov	r1, r3
 8010818:	2011      	movs	r0, #17
 801081a:	f003 f937 	bl	8013a8c <LoRaMacCommandsAddCmd>
#endif /* LORAMAC_VERSION */
                break;
 801081e:	e08b      	b.n	8010938 <ProcessMacCommands+0x9bc>
            }
            case SRV_MAC_BEACON_TIMING_ANS:
            {
                if( LoRaMacConfirmQueueIsCmdActive( MLME_BEACON_TIMING ) == true )
 8010820:	200d      	movs	r0, #13
 8010822:	f003 fc6b 	bl	80140fc <LoRaMacConfirmQueueIsCmdActive>
 8010826:	4603      	mov	r3, r0
 8010828:	2b00      	cmp	r3, #0
 801082a:	f000 8084 	beq.w	8010936 <ProcessMacCommands+0x9ba>
                {
                    LoRaMacConfirmQueueSetStatus( LORAMAC_EVENT_INFO_STATUS_OK, MLME_BEACON_TIMING );
 801082e:	210d      	movs	r1, #13
 8010830:	2000      	movs	r0, #0
 8010832:	f003 fbd7 	bl	8013fe4 <LoRaMacConfirmQueueSetStatus>
                    uint16_t beaconTimingDelay = 0;
 8010836:	2300      	movs	r3, #0
 8010838:	f8a7 307e 	strh.w	r3, [r7, #126]	@ 0x7e
                    uint8_t beaconTimingChannel = 0;
 801083c:	2300      	movs	r3, #0
 801083e:	f887 307d 	strb.w	r3, [r7, #125]	@ 0x7d

                    beaconTimingDelay = ( uint16_t )payload[macIndex++];
 8010842:	78fb      	ldrb	r3, [r7, #3]
 8010844:	1c5a      	adds	r2, r3, #1
 8010846:	70fa      	strb	r2, [r7, #3]
 8010848:	461a      	mov	r2, r3
 801084a:	687b      	ldr	r3, [r7, #4]
 801084c:	4413      	add	r3, r2
 801084e:	781b      	ldrb	r3, [r3, #0]
 8010850:	f8a7 307e 	strh.w	r3, [r7, #126]	@ 0x7e
                    beaconTimingDelay |= ( uint16_t )payload[macIndex++] << 8;
 8010854:	78fb      	ldrb	r3, [r7, #3]
 8010856:	1c5a      	adds	r2, r3, #1
 8010858:	70fa      	strb	r2, [r7, #3]
 801085a:	461a      	mov	r2, r3
 801085c:	687b      	ldr	r3, [r7, #4]
 801085e:	4413      	add	r3, r2
 8010860:	781b      	ldrb	r3, [r3, #0]
 8010862:	021b      	lsls	r3, r3, #8
 8010864:	b21a      	sxth	r2, r3
 8010866:	f9b7 307e 	ldrsh.w	r3, [r7, #126]	@ 0x7e
 801086a:	4313      	orrs	r3, r2
 801086c:	b21b      	sxth	r3, r3
 801086e:	f8a7 307e 	strh.w	r3, [r7, #126]	@ 0x7e
                    beaconTimingChannel = payload[macIndex++];
 8010872:	78fb      	ldrb	r3, [r7, #3]
 8010874:	1c5a      	adds	r2, r3, #1
 8010876:	70fa      	strb	r2, [r7, #3]
 8010878:	461a      	mov	r2, r3
 801087a:	687b      	ldr	r3, [r7, #4]
 801087c:	4413      	add	r3, r2
 801087e:	781b      	ldrb	r3, [r3, #0]
 8010880:	f887 307d 	strb.w	r3, [r7, #125]	@ 0x7d

                    LoRaMacClassBBeaconTimingAns( beaconTimingDelay, beaconTimingChannel, RxDoneParams.LastRxDone );
 8010884:	4b35      	ldr	r3, [pc, #212]	@ (801095c <ProcessMacCommands+0x9e0>)
 8010886:	681a      	ldr	r2, [r3, #0]
 8010888:	f897 107d 	ldrb.w	r1, [r7, #125]	@ 0x7d
 801088c:	f8b7 307e 	ldrh.w	r3, [r7, #126]	@ 0x7e
 8010890:	4618      	mov	r0, r3
 8010892:	f002 ff8c 	bl	80137ae <LoRaMacClassBBeaconTimingAns>
                }
                break;
 8010896:	e04e      	b.n	8010936 <ProcessMacCommands+0x9ba>
            }
            case SRV_MAC_BEACON_FREQ_REQ:
                {
                    uint32_t frequency = 0;
 8010898:	2300      	movs	r3, #0
 801089a:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80

                    frequency = ( uint32_t )payload[macIndex++];
 801089e:	78fb      	ldrb	r3, [r7, #3]
 80108a0:	1c5a      	adds	r2, r3, #1
 80108a2:	70fa      	strb	r2, [r7, #3]
 80108a4:	461a      	mov	r2, r3
 80108a6:	687b      	ldr	r3, [r7, #4]
 80108a8:	4413      	add	r3, r2
 80108aa:	781b      	ldrb	r3, [r3, #0]
 80108ac:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
                    frequency |= ( uint32_t )payload[macIndex++] << 8;
 80108b0:	78fb      	ldrb	r3, [r7, #3]
 80108b2:	1c5a      	adds	r2, r3, #1
 80108b4:	70fa      	strb	r2, [r7, #3]
 80108b6:	461a      	mov	r2, r3
 80108b8:	687b      	ldr	r3, [r7, #4]
 80108ba:	4413      	add	r3, r2
 80108bc:	781b      	ldrb	r3, [r3, #0]
 80108be:	021b      	lsls	r3, r3, #8
 80108c0:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 80108c4:	4313      	orrs	r3, r2
 80108c6:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
                    frequency |= ( uint32_t )payload[macIndex++] << 16;
 80108ca:	78fb      	ldrb	r3, [r7, #3]
 80108cc:	1c5a      	adds	r2, r3, #1
 80108ce:	70fa      	strb	r2, [r7, #3]
 80108d0:	461a      	mov	r2, r3
 80108d2:	687b      	ldr	r3, [r7, #4]
 80108d4:	4413      	add	r3, r2
 80108d6:	781b      	ldrb	r3, [r3, #0]
 80108d8:	041b      	lsls	r3, r3, #16
 80108da:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 80108de:	4313      	orrs	r3, r2
 80108e0:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
                    frequency *= 100;
 80108e4:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 80108e8:	2264      	movs	r2, #100	@ 0x64
 80108ea:	fb02 f303 	mul.w	r3, r2, r3
 80108ee:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80

                    if( LoRaMacClassBBeaconFreqReq( frequency ) == true )
 80108f2:	f8d7 0080 	ldr.w	r0, [r7, #128]	@ 0x80
 80108f6:	f002 ff6d 	bl	80137d4 <LoRaMacClassBBeaconFreqReq>
 80108fa:	4603      	mov	r3, r0
 80108fc:	2b00      	cmp	r3, #0
 80108fe:	d003      	beq.n	8010908 <ProcessMacCommands+0x98c>
                    {
                        macCmdPayload[0] = 1;
 8010900:	2301      	movs	r3, #1
 8010902:	f887 3068 	strb.w	r3, [r7, #104]	@ 0x68
 8010906:	e002      	b.n	801090e <ProcessMacCommands+0x992>
                    }
                    else
                    {
                        macCmdPayload[0] = 0;
 8010908:	2300      	movs	r3, #0
 801090a:	f887 3068 	strb.w	r3, [r7, #104]	@ 0x68
                    }
                    LoRaMacCommandsAddCmd( MOTE_MAC_BEACON_FREQ_ANS, macCmdPayload, 1 );
 801090e:	f107 0368 	add.w	r3, r7, #104	@ 0x68
 8010912:	2201      	movs	r2, #1
 8010914:	4619      	mov	r1, r3
 8010916:	2013      	movs	r0, #19
 8010918:	f003 f8b8 	bl	8013a8c <LoRaMacCommandsAddCmd>
                }
                break;
 801091c:	e00c      	b.n	8010938 <ProcessMacCommands+0x9bc>
                break;
 801091e:	bf00      	nop
 8010920:	e00a      	b.n	8010938 <ProcessMacCommands+0x9bc>
                break;
 8010922:	bf00      	nop
 8010924:	e008      	b.n	8010938 <ProcessMacCommands+0x9bc>
                break;
 8010926:	bf00      	nop
 8010928:	e006      	b.n	8010938 <ProcessMacCommands+0x9bc>
                break;
 801092a:	bf00      	nop
 801092c:	e004      	b.n	8010938 <ProcessMacCommands+0x9bc>
                break;
 801092e:	bf00      	nop
 8010930:	e002      	b.n	8010938 <ProcessMacCommands+0x9bc>
                break;
 8010932:	bf00      	nop
 8010934:	e000      	b.n	8010938 <ProcessMacCommands+0x9bc>
                break;
 8010936:	bf00      	nop
    while( macIndex < commandsSize )
 8010938:	78fa      	ldrb	r2, [r7, #3]
 801093a:	78bb      	ldrb	r3, [r7, #2]
 801093c:	429a      	cmp	r2, r3
 801093e:	f4ff ab3f 	bcc.w	800ffc0 <ProcessMacCommands+0x44>
 8010942:	e004      	b.n	801094e <ProcessMacCommands+0x9d2>
        return;
 8010944:	bf00      	nop
 8010946:	e002      	b.n	801094e <ProcessMacCommands+0x9d2>
            return;
 8010948:	bf00      	nop
 801094a:	e000      	b.n	801094e <ProcessMacCommands+0x9d2>
            default:
                // Unknown command. ABORT MAC commands processing
                return;
 801094c:	bf00      	nop
        }
    }
}
 801094e:	378c      	adds	r7, #140	@ 0x8c
 8010950:	46bd      	mov	sp, r7
 8010952:	bd90      	pop	{r4, r7, pc}
 8010954:	12d53d80 	.word	0x12d53d80
 8010958:	200007d0 	.word	0x200007d0
 801095c:	20001914 	.word	0x20001914

08010960 <Send>:

static LoRaMacStatus_t Send( LoRaMacHeader_t* macHdr, uint8_t fPort, void* fBuffer, uint16_t fBufferSize, bool allowDelayedTx )
{
 8010960:	b580      	push	{r7, lr}
 8010962:	b08e      	sub	sp, #56	@ 0x38
 8010964:	af02      	add	r7, sp, #8
 8010966:	60f8      	str	r0, [r7, #12]
 8010968:	607a      	str	r2, [r7, #4]
 801096a:	461a      	mov	r2, r3
 801096c:	460b      	mov	r3, r1
 801096e:	72fb      	strb	r3, [r7, #11]
 8010970:	4613      	mov	r3, r2
 8010972:	813b      	strh	r3, [r7, #8]
    LoRaMacFrameCtrl_t fCtrl;
    LoRaMacStatus_t status = LORAMAC_STATUS_PARAMETER_INVALID;
 8010974:	2303      	movs	r3, #3
 8010976:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
    int8_t datarate = Nvm.MacGroup1.ChannelsDatarate;
 801097a:	4b66      	ldr	r3, [pc, #408]	@ (8010b14 <Send+0x1b4>)
 801097c:	f893 3039 	ldrb.w	r3, [r3, #57]	@ 0x39
 8010980:	f887 302e 	strb.w	r3, [r7, #46]	@ 0x2e
    int8_t txPower = Nvm.MacGroup1.ChannelsTxPower;
 8010984:	4b63      	ldr	r3, [pc, #396]	@ (8010b14 <Send+0x1b4>)
 8010986:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 801098a:	f887 302d 	strb.w	r3, [r7, #45]	@ 0x2d
    uint32_t adrAckCounter = Nvm.MacGroup1.AdrAckCounter;
 801098e:	4b61      	ldr	r3, [pc, #388]	@ (8010b14 <Send+0x1b4>)
 8010990:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8010992:	62bb      	str	r3, [r7, #40]	@ 0x28
    CalcNextAdrParams_t adrNext;

    // Check if we are joined
    if( Nvm.MacGroup2.NetworkActivation == ACTIVATION_TYPE_NONE )
 8010994:	4b5f      	ldr	r3, [pc, #380]	@ (8010b14 <Send+0x1b4>)
 8010996:	f893 3130 	ldrb.w	r3, [r3, #304]	@ 0x130
 801099a:	2b00      	cmp	r3, #0
 801099c:	d101      	bne.n	80109a2 <Send+0x42>
    {
        return LORAMAC_STATUS_NO_NETWORK_JOINED;
 801099e:	2307      	movs	r3, #7
 80109a0:	e0b4      	b.n	8010b0c <Send+0x1ac>
    }
    if( Nvm.MacGroup2.MaxDCycle == 0 )
 80109a2:	4b5c      	ldr	r3, [pc, #368]	@ (8010b14 <Send+0x1b4>)
 80109a4:	f893 311b 	ldrb.w	r3, [r3, #283]	@ 0x11b
 80109a8:	2b00      	cmp	r3, #0
 80109aa:	d102      	bne.n	80109b2 <Send+0x52>
    {
        Nvm.MacGroup1.AggregatedTimeOff = 0;
 80109ac:	4b59      	ldr	r3, [pc, #356]	@ (8010b14 <Send+0x1b4>)
 80109ae:	2200      	movs	r2, #0
 80109b0:	631a      	str	r2, [r3, #48]	@ 0x30
    }

    fCtrl.Value = 0;
 80109b2:	2300      	movs	r3, #0
 80109b4:	f887 302c 	strb.w	r3, [r7, #44]	@ 0x2c
    fCtrl.Bits.FOptsLen      = 0;
 80109b8:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 80109bc:	f023 030f 	bic.w	r3, r3, #15
 80109c0:	f887 302c 	strb.w	r3, [r7, #44]	@ 0x2c
    fCtrl.Bits.Adr           = Nvm.MacGroup2.AdrCtrlOn;
 80109c4:	4b53      	ldr	r3, [pc, #332]	@ (8010b14 <Send+0x1b4>)
 80109c6:	f893 211a 	ldrb.w	r2, [r3, #282]	@ 0x11a
 80109ca:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 80109ce:	f362 13c7 	bfi	r3, r2, #7, #1
 80109d2:	f887 302c 	strb.w	r3, [r7, #44]	@ 0x2c

    // Check class b
    if( Nvm.MacGroup2.DeviceClass == CLASS_B )
 80109d6:	4b4f      	ldr	r3, [pc, #316]	@ (8010b14 <Send+0x1b4>)
 80109d8:	f893 3118 	ldrb.w	r3, [r3, #280]	@ 0x118
 80109dc:	2b01      	cmp	r3, #1
 80109de:	d106      	bne.n	80109ee <Send+0x8e>
    {
        fCtrl.Bits.FPending      = 1;
 80109e0:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 80109e4:	f043 0310 	orr.w	r3, r3, #16
 80109e8:	f887 302c 	strb.w	r3, [r7, #44]	@ 0x2c
 80109ec:	e005      	b.n	80109fa <Send+0x9a>
    }
    else
    {
        fCtrl.Bits.FPending      = 0;
 80109ee:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 80109f2:	f023 0310 	bic.w	r3, r3, #16
 80109f6:	f887 302c 	strb.w	r3, [r7, #44]	@ 0x2c
    }

    // Check server ack
    if( Nvm.MacGroup1.SrvAckRequested == true )
 80109fa:	4b46      	ldr	r3, [pc, #280]	@ (8010b14 <Send+0x1b4>)
 80109fc:	f893 303a 	ldrb.w	r3, [r3, #58]	@ 0x3a
 8010a00:	2b00      	cmp	r3, #0
 8010a02:	d005      	beq.n	8010a10 <Send+0xb0>
    {
        fCtrl.Bits.Ack = 1;
 8010a04:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 8010a08:	f043 0320 	orr.w	r3, r3, #32
 8010a0c:	f887 302c 	strb.w	r3, [r7, #44]	@ 0x2c
    }

    // ADR next request
    adrNext.UpdateChanMask = true;
 8010a10:	2301      	movs	r3, #1
 8010a12:	753b      	strb	r3, [r7, #20]
    adrNext.AdrEnabled = fCtrl.Bits.Adr;
 8010a14:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 8010a18:	f3c3 13c0 	ubfx	r3, r3, #7, #1
 8010a1c:	b2db      	uxtb	r3, r3
 8010a1e:	2b00      	cmp	r3, #0
 8010a20:	bf14      	ite	ne
 8010a22:	2301      	movne	r3, #1
 8010a24:	2300      	moveq	r3, #0
 8010a26:	b2db      	uxtb	r3, r3
 8010a28:	757b      	strb	r3, [r7, #21]
    adrNext.AdrAckCounter = Nvm.MacGroup1.AdrAckCounter;
 8010a2a:	4b3a      	ldr	r3, [pc, #232]	@ (8010b14 <Send+0x1b4>)
 8010a2c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8010a2e:	61bb      	str	r3, [r7, #24]
    adrNext.AdrAckLimit = Nvm.MacGroup2.MacParams.AdrAckLimit;
 8010a30:	4b38      	ldr	r3, [pc, #224]	@ (8010b14 <Send+0x1b4>)
 8010a32:	f8b3 3088 	ldrh.w	r3, [r3, #136]	@ 0x88
 8010a36:	83bb      	strh	r3, [r7, #28]
    adrNext.AdrAckDelay = Nvm.MacGroup2.MacParams.AdrAckDelay;
 8010a38:	4b36      	ldr	r3, [pc, #216]	@ (8010b14 <Send+0x1b4>)
 8010a3a:	f8b3 308a 	ldrh.w	r3, [r3, #138]	@ 0x8a
 8010a3e:	83fb      	strh	r3, [r7, #30]
    adrNext.Datarate = Nvm.MacGroup1.ChannelsDatarate;
 8010a40:	4b34      	ldr	r3, [pc, #208]	@ (8010b14 <Send+0x1b4>)
 8010a42:	f993 3039 	ldrsb.w	r3, [r3, #57]	@ 0x39
 8010a46:	f887 3020 	strb.w	r3, [r7, #32]
    adrNext.TxPower = Nvm.MacGroup1.ChannelsTxPower;
 8010a4a:	4b32      	ldr	r3, [pc, #200]	@ (8010b14 <Send+0x1b4>)
 8010a4c:	f993 3038 	ldrsb.w	r3, [r3, #56]	@ 0x38
 8010a50:	f887 3021 	strb.w	r3, [r7, #33]	@ 0x21
    adrNext.UplinkDwellTime =  Nvm.MacGroup2.MacParams.UplinkDwellTime;
 8010a54:	4b2f      	ldr	r3, [pc, #188]	@ (8010b14 <Send+0x1b4>)
 8010a56:	f893 307c 	ldrb.w	r3, [r3, #124]	@ 0x7c
 8010a5a:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
    adrNext.Region = Nvm.MacGroup2.Region;
 8010a5e:	4b2d      	ldr	r3, [pc, #180]	@ (8010b14 <Send+0x1b4>)
 8010a60:	f893 3048 	ldrb.w	r3, [r3, #72]	@ 0x48
 8010a64:	f887 3024 	strb.w	r3, [r7, #36]	@ 0x24
#if (defined( LORAMAC_VERSION ) && ( LORAMAC_VERSION == 0x01000300 ))
    adrNext.Version = Nvm.MacGroup2.Version;
    fCtrl.Bits.AdrAckReq = LoRaMacAdrCalcNext( &adrNext, &Nvm.MacGroup1.ChannelsDatarate,
                                               &Nvm.MacGroup1.ChannelsTxPower, &adrAckCounter );
#elif (defined( LORAMAC_VERSION ) && (( LORAMAC_VERSION == 0x01000400 ) || ( LORAMAC_VERSION == 0x01010100 )))
    adrNext.NbTrans = Nvm.MacGroup2.MacParams.ChannelsNbTrans;
 8010a68:	4b2a      	ldr	r3, [pc, #168]	@ (8010b14 <Send+0x1b4>)
 8010a6a:	f893 3068 	ldrb.w	r3, [r3, #104]	@ 0x68
 8010a6e:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
    fCtrl.Bits.AdrAckReq = LoRaMacAdrCalcNext( &adrNext, &Nvm.MacGroup1.ChannelsDatarate,
 8010a72:	f107 0014 	add.w	r0, r7, #20
 8010a76:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8010a7a:	9300      	str	r3, [sp, #0]
 8010a7c:	4b26      	ldr	r3, [pc, #152]	@ (8010b18 <Send+0x1b8>)
 8010a7e:	4a27      	ldr	r2, [pc, #156]	@ (8010b1c <Send+0x1bc>)
 8010a80:	4927      	ldr	r1, [pc, #156]	@ (8010b20 <Send+0x1c0>)
 8010a82:	f002 fd21 	bl	80134c8 <LoRaMacAdrCalcNext>
 8010a86:	4603      	mov	r3, r0
 8010a88:	461a      	mov	r2, r3
 8010a8a:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 8010a8e:	f362 1386 	bfi	r3, r2, #6, #1
 8010a92:	f887 302c 	strb.w	r3, [r7, #44]	@ 0x2c
                                               &Nvm.MacGroup1.ChannelsTxPower,
                                               &Nvm.MacGroup2.MacParams.ChannelsNbTrans, &adrAckCounter );
#endif /* LORAMAC_VERSION */

    // Prepare the frame
    status = PrepareFrame( macHdr, &fCtrl, fPort, fBuffer, fBufferSize );
 8010a96:	7afa      	ldrb	r2, [r7, #11]
 8010a98:	f107 012c 	add.w	r1, r7, #44	@ 0x2c
 8010a9c:	893b      	ldrh	r3, [r7, #8]
 8010a9e:	9300      	str	r3, [sp, #0]
 8010aa0:	687b      	ldr	r3, [r7, #4]
 8010aa2:	68f8      	ldr	r0, [r7, #12]
 8010aa4:	f000 fc72 	bl	801138c <PrepareFrame>
 8010aa8:	4603      	mov	r3, r0
 8010aaa:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f

    // Validate status
    if( ( status == LORAMAC_STATUS_OK ) || ( status == LORAMAC_STATUS_SKIPPED_APP_DATA ) )
 8010aae:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8010ab2:	2b00      	cmp	r3, #0
 8010ab4:	d003      	beq.n	8010abe <Send+0x15e>
 8010ab6:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8010aba:	2b0a      	cmp	r3, #10
 8010abc:	d107      	bne.n	8010ace <Send+0x16e>
    {
        // Schedule frame, do not allow delayed transmissions
        status = ScheduleTx( allowDelayedTx );
 8010abe:	f897 3038 	ldrb.w	r3, [r7, #56]	@ 0x38
 8010ac2:	4618      	mov	r0, r3
 8010ac4:	f000 f962 	bl	8010d8c <ScheduleTx>
 8010ac8:	4603      	mov	r3, r0
 8010aca:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
    }

    // Post processing
    if( status != LORAMAC_STATUS_OK )
 8010ace:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8010ad2:	2b00      	cmp	r3, #0
 8010ad4:	d00a      	beq.n	8010aec <Send+0x18c>
    {
        // Bad case - restore
        // Store local variables
        Nvm.MacGroup1.ChannelsDatarate = datarate;
 8010ad6:	4a0f      	ldr	r2, [pc, #60]	@ (8010b14 <Send+0x1b4>)
 8010ad8:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 8010adc:	f882 3039 	strb.w	r3, [r2, #57]	@ 0x39
        Nvm.MacGroup1.ChannelsTxPower = txPower;
 8010ae0:	4a0c      	ldr	r2, [pc, #48]	@ (8010b14 <Send+0x1b4>)
 8010ae2:	f897 302d 	ldrb.w	r3, [r7, #45]	@ 0x2d
 8010ae6:	f882 3038 	strb.w	r3, [r2, #56]	@ 0x38
 8010aea:	e00d      	b.n	8010b08 <Send+0x1a8>
    }
    else
    {
        // Good case
        Nvm.MacGroup1.SrvAckRequested = false;
 8010aec:	4b09      	ldr	r3, [pc, #36]	@ (8010b14 <Send+0x1b4>)
 8010aee:	2200      	movs	r2, #0
 8010af0:	f883 203a 	strb.w	r2, [r3, #58]	@ 0x3a
        Nvm.MacGroup1.AdrAckCounter = adrAckCounter;
 8010af4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8010af6:	4a07      	ldr	r2, [pc, #28]	@ (8010b14 <Send+0x1b4>)
 8010af8:	6293      	str	r3, [r2, #40]	@ 0x28
        // Remove all none sticky MAC commands
        if( LoRaMacCommandsRemoveNoneStickyCmds( ) != LORAMAC_COMMANDS_SUCCESS )
 8010afa:	f003 f86d 	bl	8013bd8 <LoRaMacCommandsRemoveNoneStickyCmds>
 8010afe:	4603      	mov	r3, r0
 8010b00:	2b00      	cmp	r3, #0
 8010b02:	d001      	beq.n	8010b08 <Send+0x1a8>
        {
            return LORAMAC_STATUS_MAC_COMMAD_ERROR;
 8010b04:	2313      	movs	r3, #19
 8010b06:	e001      	b.n	8010b0c <Send+0x1ac>
        }
    }
    return status;
 8010b08:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
}
 8010b0c:	4618      	mov	r0, r3
 8010b0e:	3730      	adds	r7, #48	@ 0x30
 8010b10:	46bd      	mov	sp, r7
 8010b12:	bd80      	pop	{r7, pc}
 8010b14:	20000d04 	.word	0x20000d04
 8010b18:	20000d6c 	.word	0x20000d6c
 8010b1c:	20000d3c 	.word	0x20000d3c
 8010b20:	20000d3d 	.word	0x20000d3d

08010b24 <SendReJoinReq>:

static LoRaMacStatus_t SendReJoinReq( JoinReqIdentifier_t joinReqType )
{
 8010b24:	b580      	push	{r7, lr}
 8010b26:	b084      	sub	sp, #16
 8010b28:	af00      	add	r7, sp, #0
 8010b2a:	4603      	mov	r3, r0
 8010b2c:	71fb      	strb	r3, [r7, #7]
    LoRaMacStatus_t status = LORAMAC_STATUS_OK;
 8010b2e:	2300      	movs	r3, #0
 8010b30:	73bb      	strb	r3, [r7, #14]
    LoRaMacHeader_t macHdr;
    macHdr.Value = 0;
 8010b32:	2300      	movs	r3, #0
 8010b34:	733b      	strb	r3, [r7, #12]
    bool allowDelayedTx = true;
 8010b36:	2301      	movs	r3, #1
 8010b38:	73fb      	strb	r3, [r7, #15]

    // Setup join/rejoin message
    switch( joinReqType )
 8010b3a:	79fb      	ldrb	r3, [r7, #7]
 8010b3c:	2bff      	cmp	r3, #255	@ 0xff
 8010b3e:	d11f      	bne.n	8010b80 <SendReJoinReq+0x5c>
            break;
        }
#endif /* LORAMAC_VERSION */
        case JOIN_REQ:
        {
            SwitchClass( CLASS_A );
 8010b40:	2000      	movs	r0, #0
 8010b42:	f7ff f8e1 	bl	800fd08 <SwitchClass>

            MacCtx.TxMsg.Type = LORAMAC_MSG_TYPE_JOIN_REQUEST;
 8010b46:	4b15      	ldr	r3, [pc, #84]	@ (8010b9c <SendReJoinReq+0x78>)
 8010b48:	2200      	movs	r2, #0
 8010b4a:	f883 2104 	strb.w	r2, [r3, #260]	@ 0x104
            MacCtx.TxMsg.Message.JoinReq.Buffer = MacCtx.PktBuffer;
 8010b4e:	4b13      	ldr	r3, [pc, #76]	@ (8010b9c <SendReJoinReq+0x78>)
 8010b50:	4a13      	ldr	r2, [pc, #76]	@ (8010ba0 <SendReJoinReq+0x7c>)
 8010b52:	f8c3 2108 	str.w	r2, [r3, #264]	@ 0x108
            MacCtx.TxMsg.Message.JoinReq.BufSize = LORAMAC_PHY_MAXPAYLOAD;
 8010b56:	4b11      	ldr	r3, [pc, #68]	@ (8010b9c <SendReJoinReq+0x78>)
 8010b58:	22ff      	movs	r2, #255	@ 0xff
 8010b5a:	f883 210c 	strb.w	r2, [r3, #268]	@ 0x10c

            macHdr.Bits.MType = FRAME_TYPE_JOIN_REQ;
 8010b5e:	7b3b      	ldrb	r3, [r7, #12]
 8010b60:	f023 03e0 	bic.w	r3, r3, #224	@ 0xe0
 8010b64:	733b      	strb	r3, [r7, #12]
            MacCtx.TxMsg.Message.JoinReq.MHDR.Value = macHdr.Value;
 8010b66:	7b3a      	ldrb	r2, [r7, #12]
 8010b68:	4b0c      	ldr	r3, [pc, #48]	@ (8010b9c <SendReJoinReq+0x78>)
 8010b6a:	f883 210d 	strb.w	r2, [r3, #269]	@ 0x10d

            SecureElementGetJoinEui( MacCtx.TxMsg.Message.JoinReq.JoinEUI );
 8010b6e:	480d      	ldr	r0, [pc, #52]	@ (8010ba4 <SendReJoinReq+0x80>)
 8010b70:	f7fb fefc 	bl	800c96c <SecureElementGetJoinEui>
            SecureElementGetDevEui( MacCtx.TxMsg.Message.JoinReq.DevEUI );
 8010b74:	480c      	ldr	r0, [pc, #48]	@ (8010ba8 <SendReJoinReq+0x84>)
 8010b76:	f7fb fec9 	bl	800c90c <SecureElementGetDevEui>

            allowDelayedTx = false;
 8010b7a:	2300      	movs	r3, #0
 8010b7c:	73fb      	strb	r3, [r7, #15]

            break;
 8010b7e:	e002      	b.n	8010b86 <SendReJoinReq+0x62>
        }
        default:
            status = LORAMAC_STATUS_SERVICE_UNKNOWN;
 8010b80:	2302      	movs	r3, #2
 8010b82:	73bb      	strb	r3, [r7, #14]
            break;
 8010b84:	bf00      	nop
    }

    // Schedule frame
    status = ScheduleTx( allowDelayedTx );
 8010b86:	7bfb      	ldrb	r3, [r7, #15]
 8010b88:	4618      	mov	r0, r3
 8010b8a:	f000 f8ff 	bl	8010d8c <ScheduleTx>
 8010b8e:	4603      	mov	r3, r0
 8010b90:	73bb      	strb	r3, [r7, #14]
    return status;
 8010b92:	7bbb      	ldrb	r3, [r7, #14]
}
 8010b94:	4618      	mov	r0, r3
 8010b96:	3710      	adds	r7, #16
 8010b98:	46bd      	mov	sp, r7
 8010b9a:	bd80      	pop	{r7, pc}
 8010b9c:	200007d0 	.word	0x200007d0
 8010ba0:	200007d2 	.word	0x200007d2
 8010ba4:	200008de 	.word	0x200008de
 8010ba8:	200008e6 	.word	0x200008e6

08010bac <CheckForClassBCollision>:

static LoRaMacStatus_t CheckForClassBCollision( void )
{
 8010bac:	b580      	push	{r7, lr}
 8010bae:	af00      	add	r7, sp, #0
    if( LoRaMacClassBIsBeaconExpected( ) == true )
 8010bb0:	f002 fd9a 	bl	80136e8 <LoRaMacClassBIsBeaconExpected>
 8010bb4:	4603      	mov	r3, r0
 8010bb6:	2b00      	cmp	r3, #0
 8010bb8:	d001      	beq.n	8010bbe <CheckForClassBCollision+0x12>
    {
        return LORAMAC_STATUS_BUSY_BEACON_RESERVED_TIME;
 8010bba:	230e      	movs	r3, #14
 8010bbc:	e013      	b.n	8010be6 <CheckForClassBCollision+0x3a>
    }

    if( Nvm.MacGroup2.DeviceClass == CLASS_B )
 8010bbe:	4b0b      	ldr	r3, [pc, #44]	@ (8010bec <CheckForClassBCollision+0x40>)
 8010bc0:	f893 3118 	ldrb.w	r3, [r3, #280]	@ 0x118
 8010bc4:	2b01      	cmp	r3, #1
 8010bc6:	d10d      	bne.n	8010be4 <CheckForClassBCollision+0x38>
    {
        if( LoRaMacClassBIsPingExpected( ) == true )
 8010bc8:	f002 fd95 	bl	80136f6 <LoRaMacClassBIsPingExpected>
 8010bcc:	4603      	mov	r3, r0
 8010bce:	2b00      	cmp	r3, #0
 8010bd0:	d001      	beq.n	8010bd6 <CheckForClassBCollision+0x2a>
        {
            return LORAMAC_STATUS_BUSY_PING_SLOT_WINDOW_TIME;
 8010bd2:	230f      	movs	r3, #15
 8010bd4:	e007      	b.n	8010be6 <CheckForClassBCollision+0x3a>
        }
        else if( LoRaMacClassBIsMulticastExpected( ) == true )
 8010bd6:	f002 fd95 	bl	8013704 <LoRaMacClassBIsMulticastExpected>
 8010bda:	4603      	mov	r3, r0
 8010bdc:	2b00      	cmp	r3, #0
 8010bde:	d001      	beq.n	8010be4 <CheckForClassBCollision+0x38>
        {
            return LORAMAC_STATUS_BUSY_PING_SLOT_WINDOW_TIME;
 8010be0:	230f      	movs	r3, #15
 8010be2:	e000      	b.n	8010be6 <CheckForClassBCollision+0x3a>
        }
    }
    return LORAMAC_STATUS_OK;
 8010be4:	2300      	movs	r3, #0
}
 8010be6:	4618      	mov	r0, r3
 8010be8:	bd80      	pop	{r7, pc}
 8010bea:	bf00      	nop
 8010bec:	20000d04 	.word	0x20000d04

08010bf0 <ComputeRxWindowParameters>:

static void ComputeRxWindowParameters( void )
{
 8010bf0:	b590      	push	{r4, r7, lr}
 8010bf2:	b083      	sub	sp, #12
 8010bf4:	af02      	add	r7, sp, #8
    // Compute Rx1 windows parameters
    RegionComputeRxWindowParameters( Nvm.MacGroup2.Region,
 8010bf6:	4b2d      	ldr	r3, [pc, #180]	@ (8010cac <ComputeRxWindowParameters+0xbc>)
 8010bf8:	f893 4048 	ldrb.w	r4, [r3, #72]	@ 0x48
                                     RegionApplyDrOffset( Nvm.MacGroup2.Region,
 8010bfc:	4b2b      	ldr	r3, [pc, #172]	@ (8010cac <ComputeRxWindowParameters+0xbc>)
 8010bfe:	f893 0048 	ldrb.w	r0, [r3, #72]	@ 0x48
 8010c02:	4b2a      	ldr	r3, [pc, #168]	@ (8010cac <ComputeRxWindowParameters+0xbc>)
 8010c04:	f893 107d 	ldrb.w	r1, [r3, #125]	@ 0x7d
 8010c08:	4b28      	ldr	r3, [pc, #160]	@ (8010cac <ComputeRxWindowParameters+0xbc>)
 8010c0a:	f993 2039 	ldrsb.w	r2, [r3, #57]	@ 0x39
                                                          Nvm.MacGroup2.MacParams.DownlinkDwellTime,
                                                          Nvm.MacGroup1.ChannelsDatarate,
                                                          Nvm.MacGroup2.MacParams.Rx1DrOffset ),
 8010c0e:	4b27      	ldr	r3, [pc, #156]	@ (8010cac <ComputeRxWindowParameters+0xbc>)
 8010c10:	f893 3069 	ldrb.w	r3, [r3, #105]	@ 0x69
                                     RegionApplyDrOffset( Nvm.MacGroup2.Region,
 8010c14:	b25b      	sxtb	r3, r3
 8010c16:	f004 fe2e 	bl	8015876 <RegionApplyDrOffset>
 8010c1a:	4603      	mov	r3, r0
    RegionComputeRxWindowParameters( Nvm.MacGroup2.Region,
 8010c1c:	b259      	sxtb	r1, r3
 8010c1e:	4b23      	ldr	r3, [pc, #140]	@ (8010cac <ComputeRxWindowParameters+0xbc>)
 8010c20:	f893 2050 	ldrb.w	r2, [r3, #80]	@ 0x50
 8010c24:	4b21      	ldr	r3, [pc, #132]	@ (8010cac <ComputeRxWindowParameters+0xbc>)
 8010c26:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8010c28:	4821      	ldr	r0, [pc, #132]	@ (8010cb0 <ComputeRxWindowParameters+0xc0>)
 8010c2a:	9000      	str	r0, [sp, #0]
 8010c2c:	4620      	mov	r0, r4
 8010c2e:	f004 fd44 	bl	80156ba <RegionComputeRxWindowParameters>
                                     Nvm.MacGroup2.MacParams.MinRxSymbols,
                                     Nvm.MacGroup2.MacParams.SystemMaxRxError,
                                     &MacCtx.RxWindow1Config );
    // Compute Rx2 windows parameters
    RegionComputeRxWindowParameters( Nvm.MacGroup2.Region,
 8010c32:	4b1e      	ldr	r3, [pc, #120]	@ (8010cac <ComputeRxWindowParameters+0xbc>)
 8010c34:	f893 0048 	ldrb.w	r0, [r3, #72]	@ 0x48
                                     Nvm.MacGroup2.MacParams.Rx2Channel.Datarate,
 8010c38:	4b1c      	ldr	r3, [pc, #112]	@ (8010cac <ComputeRxWindowParameters+0xbc>)
 8010c3a:	f893 3070 	ldrb.w	r3, [r3, #112]	@ 0x70
    RegionComputeRxWindowParameters( Nvm.MacGroup2.Region,
 8010c3e:	b259      	sxtb	r1, r3
 8010c40:	4b1a      	ldr	r3, [pc, #104]	@ (8010cac <ComputeRxWindowParameters+0xbc>)
 8010c42:	f893 2050 	ldrb.w	r2, [r3, #80]	@ 0x50
 8010c46:	4b19      	ldr	r3, [pc, #100]	@ (8010cac <ComputeRxWindowParameters+0xbc>)
 8010c48:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8010c4a:	4c1a      	ldr	r4, [pc, #104]	@ (8010cb4 <ComputeRxWindowParameters+0xc4>)
 8010c4c:	9400      	str	r4, [sp, #0]
 8010c4e:	f004 fd34 	bl	80156ba <RegionComputeRxWindowParameters>
                                     Nvm.MacGroup2.MacParams.MinRxSymbols,
                                     Nvm.MacGroup2.MacParams.SystemMaxRxError,
                                     &MacCtx.RxWindow2Config );

    // Default setup, in case the device joined
    MacCtx.RxWindow1Delay = Nvm.MacGroup2.MacParams.ReceiveDelay1 + MacCtx.RxWindow1Config.WindowOffset;
 8010c52:	4b16      	ldr	r3, [pc, #88]	@ (8010cac <ComputeRxWindowParameters+0xbc>)
 8010c54:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8010c56:	4a18      	ldr	r2, [pc, #96]	@ (8010cb8 <ComputeRxWindowParameters+0xc8>)
 8010c58:	f8d2 23c4 	ldr.w	r2, [r2, #964]	@ 0x3c4
 8010c5c:	4413      	add	r3, r2
 8010c5e:	4a16      	ldr	r2, [pc, #88]	@ (8010cb8 <ComputeRxWindowParameters+0xc8>)
 8010c60:	f8c2 33b0 	str.w	r3, [r2, #944]	@ 0x3b0
    MacCtx.RxWindow2Delay = Nvm.MacGroup2.MacParams.ReceiveDelay2 + MacCtx.RxWindow2Config.WindowOffset;
 8010c64:	4b11      	ldr	r3, [pc, #68]	@ (8010cac <ComputeRxWindowParameters+0xbc>)
 8010c66:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8010c68:	4a13      	ldr	r2, [pc, #76]	@ (8010cb8 <ComputeRxWindowParameters+0xc8>)
 8010c6a:	f8d2 23dc 	ldr.w	r2, [r2, #988]	@ 0x3dc
 8010c6e:	4413      	add	r3, r2
 8010c70:	4a11      	ldr	r2, [pc, #68]	@ (8010cb8 <ComputeRxWindowParameters+0xc8>)
 8010c72:	f8c2 33b4 	str.w	r3, [r2, #948]	@ 0x3b4

    if( MacCtx.TxMsg.Type != LORAMAC_MSG_TYPE_DATA )
 8010c76:	4b10      	ldr	r3, [pc, #64]	@ (8010cb8 <ComputeRxWindowParameters+0xc8>)
 8010c78:	f893 3104 	ldrb.w	r3, [r3, #260]	@ 0x104
 8010c7c:	2b04      	cmp	r3, #4
 8010c7e:	d011      	beq.n	8010ca4 <ComputeRxWindowParameters+0xb4>
    {
        MacCtx.RxWindow1Delay = Nvm.MacGroup2.MacParams.JoinAcceptDelay1 + MacCtx.RxWindow1Config.WindowOffset;
 8010c80:	4b0a      	ldr	r3, [pc, #40]	@ (8010cac <ComputeRxWindowParameters+0xbc>)
 8010c82:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8010c84:	4a0c      	ldr	r2, [pc, #48]	@ (8010cb8 <ComputeRxWindowParameters+0xc8>)
 8010c86:	f8d2 23c4 	ldr.w	r2, [r2, #964]	@ 0x3c4
 8010c8a:	4413      	add	r3, r2
 8010c8c:	4a0a      	ldr	r2, [pc, #40]	@ (8010cb8 <ComputeRxWindowParameters+0xc8>)
 8010c8e:	f8c2 33b0 	str.w	r3, [r2, #944]	@ 0x3b0
        MacCtx.RxWindow2Delay = Nvm.MacGroup2.MacParams.JoinAcceptDelay2 + MacCtx.RxWindow2Config.WindowOffset;
 8010c92:	4b06      	ldr	r3, [pc, #24]	@ (8010cac <ComputeRxWindowParameters+0xbc>)
 8010c94:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8010c96:	4a08      	ldr	r2, [pc, #32]	@ (8010cb8 <ComputeRxWindowParameters+0xc8>)
 8010c98:	f8d2 23dc 	ldr.w	r2, [r2, #988]	@ 0x3dc
 8010c9c:	4413      	add	r3, r2
 8010c9e:	4a06      	ldr	r2, [pc, #24]	@ (8010cb8 <ComputeRxWindowParameters+0xc8>)
 8010ca0:	f8c2 33b4 	str.w	r3, [r2, #948]	@ 0x3b4
    }
}
 8010ca4:	bf00      	nop
 8010ca6:	3704      	adds	r7, #4
 8010ca8:	46bd      	mov	sp, r7
 8010caa:	bd90      	pop	{r4, r7, pc}
 8010cac:	20000d04 	.word	0x20000d04
 8010cb0:	20000b88 	.word	0x20000b88
 8010cb4:	20000ba0 	.word	0x20000ba0
 8010cb8:	200007d0 	.word	0x200007d0

08010cbc <VerifyTxFrame>:

static LoRaMacStatus_t VerifyTxFrame( void )
{
 8010cbc:	b580      	push	{r7, lr}
 8010cbe:	b082      	sub	sp, #8
 8010cc0:	af00      	add	r7, sp, #0
    size_t macCmdsSize = 0;
 8010cc2:	2300      	movs	r3, #0
 8010cc4:	607b      	str	r3, [r7, #4]

    if( Nvm.MacGroup2.NetworkActivation != ACTIVATION_TYPE_NONE )
 8010cc6:	4b13      	ldr	r3, [pc, #76]	@ (8010d14 <VerifyTxFrame+0x58>)
 8010cc8:	f893 3130 	ldrb.w	r3, [r3, #304]	@ 0x130
 8010ccc:	2b00      	cmp	r3, #0
 8010cce:	d01b      	beq.n	8010d08 <VerifyTxFrame+0x4c>
    {
        if( LoRaMacCommandsGetSizeSerializedCmds( &macCmdsSize ) != LORAMAC_COMMANDS_SUCCESS )
 8010cd0:	1d3b      	adds	r3, r7, #4
 8010cd2:	4618      	mov	r0, r3
 8010cd4:	f002 ffd0 	bl	8013c78 <LoRaMacCommandsGetSizeSerializedCmds>
 8010cd8:	4603      	mov	r3, r0
 8010cda:	2b00      	cmp	r3, #0
 8010cdc:	d001      	beq.n	8010ce2 <VerifyTxFrame+0x26>
        {
            return LORAMAC_STATUS_MAC_COMMAD_ERROR;
 8010cde:	2313      	movs	r3, #19
 8010ce0:	e013      	b.n	8010d0a <VerifyTxFrame+0x4e>
        }

        if( ValidatePayloadLength( MacCtx.AppDataSize, Nvm.MacGroup1.ChannelsDatarate, macCmdsSize ) == false )
 8010ce2:	4b0d      	ldr	r3, [pc, #52]	@ (8010d18 <VerifyTxFrame+0x5c>)
 8010ce4:	f893 3237 	ldrb.w	r3, [r3, #567]	@ 0x237
 8010ce8:	4a0a      	ldr	r2, [pc, #40]	@ (8010d14 <VerifyTxFrame+0x58>)
 8010cea:	f992 1039 	ldrsb.w	r1, [r2, #57]	@ 0x39
 8010cee:	687a      	ldr	r2, [r7, #4]
 8010cf0:	b2d2      	uxtb	r2, r2
 8010cf2:	4618      	mov	r0, r3
 8010cf4:	f7ff f91a 	bl	800ff2c <ValidatePayloadLength>
 8010cf8:	4603      	mov	r3, r0
 8010cfa:	f083 0301 	eor.w	r3, r3, #1
 8010cfe:	b2db      	uxtb	r3, r3
 8010d00:	2b00      	cmp	r3, #0
 8010d02:	d001      	beq.n	8010d08 <VerifyTxFrame+0x4c>
        {
            return LORAMAC_STATUS_LENGTH_ERROR;
 8010d04:	2308      	movs	r3, #8
 8010d06:	e000      	b.n	8010d0a <VerifyTxFrame+0x4e>
        }
    }
    return LORAMAC_STATUS_OK;
 8010d08:	2300      	movs	r3, #0
}
 8010d0a:	4618      	mov	r0, r3
 8010d0c:	3708      	adds	r7, #8
 8010d0e:	46bd      	mov	sp, r7
 8010d10:	bd80      	pop	{r7, pc}
 8010d12:	bf00      	nop
 8010d14:	20000d04 	.word	0x20000d04
 8010d18:	200007d0 	.word	0x200007d0

08010d1c <SerializeTxFrame>:

static LoRaMacStatus_t SerializeTxFrame( void )
{
 8010d1c:	b580      	push	{r7, lr}
 8010d1e:	b082      	sub	sp, #8
 8010d20:	af00      	add	r7, sp, #0
    LoRaMacSerializerStatus_t serializeStatus;

    switch( MacCtx.TxMsg.Type )
 8010d22:	4b18      	ldr	r3, [pc, #96]	@ (8010d84 <SerializeTxFrame+0x68>)
 8010d24:	f893 3104 	ldrb.w	r3, [r3, #260]	@ 0x104
 8010d28:	2b00      	cmp	r3, #0
 8010d2a:	d002      	beq.n	8010d32 <SerializeTxFrame+0x16>
 8010d2c:	2b04      	cmp	r3, #4
 8010d2e:	d011      	beq.n	8010d54 <SerializeTxFrame+0x38>
 8010d30:	e021      	b.n	8010d76 <SerializeTxFrame+0x5a>
    {
        case LORAMAC_MSG_TYPE_JOIN_REQUEST:
            serializeStatus = LoRaMacSerializerJoinRequest( &MacCtx.TxMsg.Message.JoinReq );
 8010d32:	4815      	ldr	r0, [pc, #84]	@ (8010d88 <SerializeTxFrame+0x6c>)
 8010d34:	f004 fac3 	bl	80152be <LoRaMacSerializerJoinRequest>
 8010d38:	4603      	mov	r3, r0
 8010d3a:	71fb      	strb	r3, [r7, #7]
            if( LORAMAC_SERIALIZER_SUCCESS != serializeStatus )
 8010d3c:	79fb      	ldrb	r3, [r7, #7]
 8010d3e:	2b00      	cmp	r3, #0
 8010d40:	d001      	beq.n	8010d46 <SerializeTxFrame+0x2a>
            {
                return LORAMAC_STATUS_CRYPTO_ERROR;
 8010d42:	2311      	movs	r3, #17
 8010d44:	e01a      	b.n	8010d7c <SerializeTxFrame+0x60>
            }
            MacCtx.PktBufferLen = MacCtx.TxMsg.Message.JoinReq.BufSize;
 8010d46:	4b0f      	ldr	r3, [pc, #60]	@ (8010d84 <SerializeTxFrame+0x68>)
 8010d48:	f893 310c 	ldrb.w	r3, [r3, #268]	@ 0x10c
 8010d4c:	461a      	mov	r2, r3
 8010d4e:	4b0d      	ldr	r3, [pc, #52]	@ (8010d84 <SerializeTxFrame+0x68>)
 8010d50:	801a      	strh	r2, [r3, #0]
            break;
 8010d52:	e012      	b.n	8010d7a <SerializeTxFrame+0x5e>
            }
            MacCtx.PktBufferLen = MacCtx.TxMsg.Message.ReJoin0or2.BufSize;
            break;
#endif /* LORAMAC_VERSION */
        case LORAMAC_MSG_TYPE_DATA:
            serializeStatus = LoRaMacSerializerData( &MacCtx.TxMsg.Message.Data );
 8010d54:	480c      	ldr	r0, [pc, #48]	@ (8010d88 <SerializeTxFrame+0x6c>)
 8010d56:	f004 fb34 	bl	80153c2 <LoRaMacSerializerData>
 8010d5a:	4603      	mov	r3, r0
 8010d5c:	71fb      	strb	r3, [r7, #7]
            if( LORAMAC_SERIALIZER_SUCCESS != serializeStatus )
 8010d5e:	79fb      	ldrb	r3, [r7, #7]
 8010d60:	2b00      	cmp	r3, #0
 8010d62:	d001      	beq.n	8010d68 <SerializeTxFrame+0x4c>
            {
                return LORAMAC_STATUS_CRYPTO_ERROR;
 8010d64:	2311      	movs	r3, #17
 8010d66:	e009      	b.n	8010d7c <SerializeTxFrame+0x60>
            }
            MacCtx.PktBufferLen = MacCtx.TxMsg.Message.Data.BufSize;
 8010d68:	4b06      	ldr	r3, [pc, #24]	@ (8010d84 <SerializeTxFrame+0x68>)
 8010d6a:	f893 310c 	ldrb.w	r3, [r3, #268]	@ 0x10c
 8010d6e:	461a      	mov	r2, r3
 8010d70:	4b04      	ldr	r3, [pc, #16]	@ (8010d84 <SerializeTxFrame+0x68>)
 8010d72:	801a      	strh	r2, [r3, #0]
            break;
 8010d74:	e001      	b.n	8010d7a <SerializeTxFrame+0x5e>
        case LORAMAC_MSG_TYPE_JOIN_ACCEPT:
        case LORAMAC_MSG_TYPE_UNDEF:
        default:
            return LORAMAC_STATUS_PARAMETER_INVALID;
 8010d76:	2303      	movs	r3, #3
 8010d78:	e000      	b.n	8010d7c <SerializeTxFrame+0x60>
    }
    return LORAMAC_STATUS_OK;
 8010d7a:	2300      	movs	r3, #0
}
 8010d7c:	4618      	mov	r0, r3
 8010d7e:	3708      	adds	r7, #8
 8010d80:	46bd      	mov	sp, r7
 8010d82:	bd80      	pop	{r7, pc}
 8010d84:	200007d0 	.word	0x200007d0
 8010d88:	200008d8 	.word	0x200008d8

08010d8c <ScheduleTx>:

static LoRaMacStatus_t ScheduleTx( bool allowDelayedTx )
{
 8010d8c:	b580      	push	{r7, lr}
 8010d8e:	b090      	sub	sp, #64	@ 0x40
 8010d90:	af02      	add	r7, sp, #8
 8010d92:	4603      	mov	r3, r0
 8010d94:	73fb      	strb	r3, [r7, #15]
    LoRaMacStatus_t status = LORAMAC_STATUS_PARAMETER_INVALID;
 8010d96:	2303      	movs	r3, #3
 8010d98:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
    NextChanParams_t nextChan;

    // Check class b collisions
    status = CheckForClassBCollision( );
 8010d9c:	f7ff ff06 	bl	8010bac <CheckForClassBCollision>
 8010da0:	4603      	mov	r3, r0
 8010da2:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
    if( status != LORAMAC_STATUS_OK )
 8010da6:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 8010daa:	2b00      	cmp	r3, #0
 8010dac:	d002      	beq.n	8010db4 <ScheduleTx+0x28>
    {
        return status;
 8010dae:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 8010db2:	e092      	b.n	8010eda <ScheduleTx+0x14e>
    }

    // Update back-off
    CalculateBackOff( );
 8010db4:	f000 f8f8 	bl	8010fa8 <CalculateBackOff>

    // Serialize frame
    status = SerializeTxFrame( );
 8010db8:	f7ff ffb0 	bl	8010d1c <SerializeTxFrame>
 8010dbc:	4603      	mov	r3, r0
 8010dbe:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
    if( status != LORAMAC_STATUS_OK )
 8010dc2:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 8010dc6:	2b00      	cmp	r3, #0
 8010dc8:	d002      	beq.n	8010dd0 <ScheduleTx+0x44>
    {
        return status;
 8010dca:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 8010dce:	e084      	b.n	8010eda <ScheduleTx+0x14e>
    }

    nextChan.AggrTimeOff = Nvm.MacGroup1.AggregatedTimeOff;
 8010dd0:	4b44      	ldr	r3, [pc, #272]	@ (8010ee4 <ScheduleTx+0x158>)
 8010dd2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8010dd4:	617b      	str	r3, [r7, #20]
    nextChan.Datarate = Nvm.MacGroup1.ChannelsDatarate;
 8010dd6:	4b43      	ldr	r3, [pc, #268]	@ (8010ee4 <ScheduleTx+0x158>)
 8010dd8:	f993 3039 	ldrsb.w	r3, [r3, #57]	@ 0x39
 8010ddc:	773b      	strb	r3, [r7, #28]
    nextChan.DutyCycleEnabled = Nvm.MacGroup2.DutyCycleOn;
 8010dde:	4b41      	ldr	r3, [pc, #260]	@ (8010ee4 <ScheduleTx+0x158>)
 8010de0:	f893 311c 	ldrb.w	r3, [r3, #284]	@ 0x11c
 8010de4:	77bb      	strb	r3, [r7, #30]
    nextChan.ElapsedTimeSinceStartUp = SysTimeSub( SysTimeGetMcuTime( ), Nvm.MacGroup2.InitializationTime );
 8010de6:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8010dea:	4618      	mov	r0, r3
 8010dec:	f00a faa4 	bl	801b338 <SysTimeGetMcuTime>
 8010df0:	4638      	mov	r0, r7
 8010df2:	4b3c      	ldr	r3, [pc, #240]	@ (8010ee4 <ScheduleTx+0x158>)
 8010df4:	f8d3 2128 	ldr.w	r2, [r3, #296]	@ 0x128
 8010df8:	9200      	str	r2, [sp, #0]
 8010dfa:	f8d3 3124 	ldr.w	r3, [r3, #292]	@ 0x124
 8010dfe:	f107 022c 	add.w	r2, r7, #44	@ 0x2c
 8010e02:	ca06      	ldmia	r2, {r1, r2}
 8010e04:	f00a f9f9 	bl	801b1fa <SysTimeSub>
 8010e08:	f107 0320 	add.w	r3, r7, #32
 8010e0c:	463a      	mov	r2, r7
 8010e0e:	e892 0003 	ldmia.w	r2, {r0, r1}
 8010e12:	e883 0003 	stmia.w	r3, {r0, r1}
    nextChan.LastAggrTx = Nvm.MacGroup1.LastTxDoneTime;
 8010e16:	4b33      	ldr	r3, [pc, #204]	@ (8010ee4 <ScheduleTx+0x158>)
 8010e18:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8010e1a:	61bb      	str	r3, [r7, #24]
    nextChan.LastTxIsJoinRequest = false;
 8010e1c:	2300      	movs	r3, #0
 8010e1e:	f887 3028 	strb.w	r3, [r7, #40]	@ 0x28
    nextChan.Joined = true;
 8010e22:	2301      	movs	r3, #1
 8010e24:	777b      	strb	r3, [r7, #29]
    nextChan.PktLen = MacCtx.PktBufferLen;
 8010e26:	4b30      	ldr	r3, [pc, #192]	@ (8010ee8 <ScheduleTx+0x15c>)
 8010e28:	881b      	ldrh	r3, [r3, #0]
 8010e2a:	857b      	strh	r3, [r7, #42]	@ 0x2a

    // Setup the parameters based on the join status
    if( Nvm.MacGroup2.NetworkActivation == ACTIVATION_TYPE_NONE )
 8010e2c:	4b2d      	ldr	r3, [pc, #180]	@ (8010ee4 <ScheduleTx+0x158>)
 8010e2e:	f893 3130 	ldrb.w	r3, [r3, #304]	@ 0x130
 8010e32:	2b00      	cmp	r3, #0
 8010e34:	d104      	bne.n	8010e40 <ScheduleTx+0xb4>
    {
        nextChan.LastTxIsJoinRequest = true;
 8010e36:	2301      	movs	r3, #1
 8010e38:	f887 3028 	strb.w	r3, [r7, #40]	@ 0x28
        nextChan.Joined = false;
 8010e3c:	2300      	movs	r3, #0
 8010e3e:	777b      	strb	r3, [r7, #29]
    }

    // Select channel
    status = RegionNextChannel( Nvm.MacGroup2.Region, &nextChan, &MacCtx.Channel, &MacCtx.DutyCycleWaitTime, &Nvm.MacGroup1.AggregatedTimeOff );
 8010e40:	4b28      	ldr	r3, [pc, #160]	@ (8010ee4 <ScheduleTx+0x158>)
 8010e42:	f893 0048 	ldrb.w	r0, [r3, #72]	@ 0x48
 8010e46:	f107 0114 	add.w	r1, r7, #20
 8010e4a:	4b28      	ldr	r3, [pc, #160]	@ (8010eec <ScheduleTx+0x160>)
 8010e4c:	9300      	str	r3, [sp, #0]
 8010e4e:	4b28      	ldr	r3, [pc, #160]	@ (8010ef0 <ScheduleTx+0x164>)
 8010e50:	4a28      	ldr	r2, [pc, #160]	@ (8010ef4 <ScheduleTx+0x168>)
 8010e52:	f004 fcf8 	bl	8015846 <RegionNextChannel>
 8010e56:	4603      	mov	r3, r0
 8010e58:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37

    if( status != LORAMAC_STATUS_OK )
 8010e5c:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 8010e60:	2b00      	cmp	r3, #0
 8010e62:	d025      	beq.n	8010eb0 <ScheduleTx+0x124>
    {
        if( status == LORAMAC_STATUS_DUTYCYCLE_RESTRICTED )
 8010e64:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 8010e68:	2b0b      	cmp	r3, #11
 8010e6a:	d11e      	bne.n	8010eaa <ScheduleTx+0x11e>
        {
            if( MacCtx.DutyCycleWaitTime != 0 )
 8010e6c:	4b1e      	ldr	r3, [pc, #120]	@ (8010ee8 <ScheduleTx+0x15c>)
 8010e6e:	f8d3 3494 	ldr.w	r3, [r3, #1172]	@ 0x494
 8010e72:	2b00      	cmp	r3, #0
 8010e74:	d01c      	beq.n	8010eb0 <ScheduleTx+0x124>
            {
                if( allowDelayedTx == true )
 8010e76:	7bfb      	ldrb	r3, [r7, #15]
 8010e78:	2b00      	cmp	r3, #0
 8010e7a:	d013      	beq.n	8010ea4 <ScheduleTx+0x118>
                {
                    // Allow delayed transmissions. We have to allow it in case
                    // the MAC must retransmit a frame with the frame repetitions
                    MacCtx.MacState |= LORAMAC_TX_DELAYED;
 8010e7c:	4b1a      	ldr	r3, [pc, #104]	@ (8010ee8 <ScheduleTx+0x15c>)
 8010e7e:	f8d3 3340 	ldr.w	r3, [r3, #832]	@ 0x340
 8010e82:	f043 0320 	orr.w	r3, r3, #32
 8010e86:	4a18      	ldr	r2, [pc, #96]	@ (8010ee8 <ScheduleTx+0x15c>)
 8010e88:	f8c2 3340 	str.w	r3, [r2, #832]	@ 0x340
                    TimerSetValue( &MacCtx.TxDelayedTimer, MacCtx.DutyCycleWaitTime );
 8010e8c:	4b16      	ldr	r3, [pc, #88]	@ (8010ee8 <ScheduleTx+0x15c>)
 8010e8e:	f8d3 3494 	ldr.w	r3, [r3, #1172]	@ 0x494
 8010e92:	4619      	mov	r1, r3
 8010e94:	4818      	ldr	r0, [pc, #96]	@ (8010ef8 <ScheduleTx+0x16c>)
 8010e96:	f00a ff87 	bl	801bda8 <UTIL_TIMER_SetPeriod>
                    TimerStart( &MacCtx.TxDelayedTimer );
 8010e9a:	4817      	ldr	r0, [pc, #92]	@ (8010ef8 <ScheduleTx+0x16c>)
 8010e9c:	f00a fea6 	bl	801bbec <UTIL_TIMER_Start>
                    return LORAMAC_STATUS_OK;
 8010ea0:	2300      	movs	r3, #0
 8010ea2:	e01a      	b.n	8010eda <ScheduleTx+0x14e>
                }
                // Need to delay, but allowDelayedTx does not allow it
                return status;
 8010ea4:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 8010ea8:	e017      	b.n	8010eda <ScheduleTx+0x14e>
            }
        }
        else
        {// State where the MAC cannot send a frame
            return status;
 8010eaa:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 8010eae:	e014      	b.n	8010eda <ScheduleTx+0x14e>
        }
    }

    // Compute window parameters, offsets, rx symbols, system errors etc.
    ComputeRxWindowParameters( );
 8010eb0:	f7ff fe9e 	bl	8010bf0 <ComputeRxWindowParameters>

    // Verify TX frame
    status = VerifyTxFrame( );
 8010eb4:	f7ff ff02 	bl	8010cbc <VerifyTxFrame>
 8010eb8:	4603      	mov	r3, r0
 8010eba:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
    if( status != LORAMAC_STATUS_OK )
 8010ebe:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 8010ec2:	2b00      	cmp	r3, #0
 8010ec4:	d002      	beq.n	8010ecc <ScheduleTx+0x140>
    {
        return status;
 8010ec6:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 8010eca:	e006      	b.n	8010eda <ScheduleTx+0x14e>
    }

    // Try to send now
    return SendFrameOnChannel( MacCtx.Channel );
 8010ecc:	4b06      	ldr	r3, [pc, #24]	@ (8010ee8 <ScheduleTx+0x15c>)
 8010ece:	f893 341b 	ldrb.w	r3, [r3, #1051]	@ 0x41b
 8010ed2:	4618      	mov	r0, r3
 8010ed4:	f000 fb74 	bl	80115c0 <SendFrameOnChannel>
 8010ed8:	4603      	mov	r3, r0
}
 8010eda:	4618      	mov	r0, r3
 8010edc:	3738      	adds	r7, #56	@ 0x38
 8010ede:	46bd      	mov	sp, r7
 8010ee0:	bd80      	pop	{r7, pc}
 8010ee2:	bf00      	nop
 8010ee4:	20000d04 	.word	0x20000d04
 8010ee8:	200007d0 	.word	0x200007d0
 8010eec:	20000d34 	.word	0x20000d34
 8010ef0:	20000c64 	.word	0x20000c64
 8010ef4:	20000beb 	.word	0x20000beb
 8010ef8:	20000b38 	.word	0x20000b38

08010efc <SecureFrame>:

static LoRaMacStatus_t SecureFrame( uint8_t txDr, uint8_t txCh )
{
 8010efc:	b580      	push	{r7, lr}
 8010efe:	b084      	sub	sp, #16
 8010f00:	af00      	add	r7, sp, #0
 8010f02:	4603      	mov	r3, r0
 8010f04:	460a      	mov	r2, r1
 8010f06:	71fb      	strb	r3, [r7, #7]
 8010f08:	4613      	mov	r3, r2
 8010f0a:	71bb      	strb	r3, [r7, #6]
    LoRaMacCryptoStatus_t macCryptoStatus = LORAMAC_CRYPTO_ERROR;
 8010f0c:	2312      	movs	r3, #18
 8010f0e:	73fb      	strb	r3, [r7, #15]
    uint32_t fCntUp = 0;
 8010f10:	2300      	movs	r3, #0
 8010f12:	60bb      	str	r3, [r7, #8]

    switch( MacCtx.TxMsg.Type )
 8010f14:	4b22      	ldr	r3, [pc, #136]	@ (8010fa0 <SecureFrame+0xa4>)
 8010f16:	f893 3104 	ldrb.w	r3, [r3, #260]	@ 0x104
 8010f1a:	2b00      	cmp	r3, #0
 8010f1c:	d002      	beq.n	8010f24 <SecureFrame+0x28>
 8010f1e:	2b04      	cmp	r3, #4
 8010f20:	d011      	beq.n	8010f46 <SecureFrame+0x4a>
 8010f22:	e036      	b.n	8010f92 <SecureFrame+0x96>
    {
        case LORAMAC_MSG_TYPE_JOIN_REQUEST:
            macCryptoStatus = LoRaMacCryptoPrepareJoinRequest( &MacCtx.TxMsg.Message.JoinReq );
 8010f24:	481f      	ldr	r0, [pc, #124]	@ (8010fa4 <SecureFrame+0xa8>)
 8010f26:	f003 fd9d 	bl	8014a64 <LoRaMacCryptoPrepareJoinRequest>
 8010f2a:	4603      	mov	r3, r0
 8010f2c:	73fb      	strb	r3, [r7, #15]
            if( LORAMAC_CRYPTO_SUCCESS != macCryptoStatus )
 8010f2e:	7bfb      	ldrb	r3, [r7, #15]
 8010f30:	2b00      	cmp	r3, #0
 8010f32:	d001      	beq.n	8010f38 <SecureFrame+0x3c>
            {
                return LORAMAC_STATUS_CRYPTO_ERROR;
 8010f34:	2311      	movs	r3, #17
 8010f36:	e02f      	b.n	8010f98 <SecureFrame+0x9c>
            }
            MacCtx.PktBufferLen = MacCtx.TxMsg.Message.JoinReq.BufSize;
 8010f38:	4b19      	ldr	r3, [pc, #100]	@ (8010fa0 <SecureFrame+0xa4>)
 8010f3a:	f893 310c 	ldrb.w	r3, [r3, #268]	@ 0x10c
 8010f3e:	461a      	mov	r2, r3
 8010f40:	4b17      	ldr	r3, [pc, #92]	@ (8010fa0 <SecureFrame+0xa4>)
 8010f42:	801a      	strh	r2, [r3, #0]
            break;
 8010f44:	e027      	b.n	8010f96 <SecureFrame+0x9a>
            MacCtx.PktBufferLen = MacCtx.TxMsg.Message.ReJoin0or2.BufSize;
            break;
#endif /* LORAMAC_VERSION */
        case LORAMAC_MSG_TYPE_DATA:

            if( LORAMAC_CRYPTO_SUCCESS != LoRaMacCryptoGetFCntUp( &fCntUp ) )
 8010f46:	f107 0308 	add.w	r3, r7, #8
 8010f4a:	4618      	mov	r0, r3
 8010f4c:	f003 fcc4 	bl	80148d8 <LoRaMacCryptoGetFCntUp>
 8010f50:	4603      	mov	r3, r0
 8010f52:	2b00      	cmp	r3, #0
 8010f54:	d001      	beq.n	8010f5a <SecureFrame+0x5e>
            {
                return LORAMAC_STATUS_FCNT_HANDLER_ERROR;
 8010f56:	2312      	movs	r3, #18
 8010f58:	e01e      	b.n	8010f98 <SecureFrame+0x9c>
            }

#if (defined( LORAMAC_VERSION ) && ( LORAMAC_VERSION == 0x01000300 ))
            if( ( MacCtx.ChannelsNbTransCounter >= 1 ) || ( MacCtx.AckTimeoutRetriesCounter > 1 ) )
#elif (defined( LORAMAC_VERSION ) && (( LORAMAC_VERSION == 0x01000400 ) || ( LORAMAC_VERSION == 0x01010100 )))
            if( MacCtx.ChannelsNbTransCounter >= 1 )
 8010f5a:	4b11      	ldr	r3, [pc, #68]	@ (8010fa0 <SecureFrame+0xa4>)
 8010f5c:	f893 3418 	ldrb.w	r3, [r3, #1048]	@ 0x418
 8010f60:	2b00      	cmp	r3, #0
 8010f62:	d002      	beq.n	8010f6a <SecureFrame+0x6e>
#endif /* LORAMAC_VERSION */
            {
                fCntUp -= 1;
 8010f64:	68bb      	ldr	r3, [r7, #8]
 8010f66:	3b01      	subs	r3, #1
 8010f68:	60bb      	str	r3, [r7, #8]
            }

            macCryptoStatus = LoRaMacCryptoSecureMessage( fCntUp, txDr, txCh, &MacCtx.TxMsg.Message.Data );
 8010f6a:	68b8      	ldr	r0, [r7, #8]
 8010f6c:	79ba      	ldrb	r2, [r7, #6]
 8010f6e:	79f9      	ldrb	r1, [r7, #7]
 8010f70:	4b0c      	ldr	r3, [pc, #48]	@ (8010fa4 <SecureFrame+0xa8>)
 8010f72:	f003 fe9d 	bl	8014cb0 <LoRaMacCryptoSecureMessage>
 8010f76:	4603      	mov	r3, r0
 8010f78:	73fb      	strb	r3, [r7, #15]
            if( LORAMAC_CRYPTO_SUCCESS != macCryptoStatus )
 8010f7a:	7bfb      	ldrb	r3, [r7, #15]
 8010f7c:	2b00      	cmp	r3, #0
 8010f7e:	d001      	beq.n	8010f84 <SecureFrame+0x88>
            {
                return LORAMAC_STATUS_CRYPTO_ERROR;
 8010f80:	2311      	movs	r3, #17
 8010f82:	e009      	b.n	8010f98 <SecureFrame+0x9c>
            }
            MacCtx.PktBufferLen = MacCtx.TxMsg.Message.Data.BufSize;
 8010f84:	4b06      	ldr	r3, [pc, #24]	@ (8010fa0 <SecureFrame+0xa4>)
 8010f86:	f893 310c 	ldrb.w	r3, [r3, #268]	@ 0x10c
 8010f8a:	461a      	mov	r2, r3
 8010f8c:	4b04      	ldr	r3, [pc, #16]	@ (8010fa0 <SecureFrame+0xa4>)
 8010f8e:	801a      	strh	r2, [r3, #0]
            break;
 8010f90:	e001      	b.n	8010f96 <SecureFrame+0x9a>
        case LORAMAC_MSG_TYPE_JOIN_ACCEPT:
        case LORAMAC_MSG_TYPE_UNDEF:
        default:
            return LORAMAC_STATUS_PARAMETER_INVALID;
 8010f92:	2303      	movs	r3, #3
 8010f94:	e000      	b.n	8010f98 <SecureFrame+0x9c>
    }
    return LORAMAC_STATUS_OK;
 8010f96:	2300      	movs	r3, #0
}
 8010f98:	4618      	mov	r0, r3
 8010f9a:	3710      	adds	r7, #16
 8010f9c:	46bd      	mov	sp, r7
 8010f9e:	bd80      	pop	{r7, pc}
 8010fa0:	200007d0 	.word	0x200007d0
 8010fa4:	200008d8 	.word	0x200008d8

08010fa8 <CalculateBackOff>:

static void CalculateBackOff( void )
{
 8010fa8:	b480      	push	{r7}
 8010faa:	af00      	add	r7, sp, #0
    // Make sure that the calculation of the backoff time for the aggregated time off will only be done in
    // case the value is zero. It will be set to zero in the function RegionNextChannel.
    if( Nvm.MacGroup1.AggregatedTimeOff == 0 )
 8010fac:	4b09      	ldr	r3, [pc, #36]	@ (8010fd4 <CalculateBackOff+0x2c>)
 8010fae:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8010fb0:	2b00      	cmp	r3, #0
 8010fb2:	d10a      	bne.n	8010fca <CalculateBackOff+0x22>
    {
        // Update aggregated time-off. This must be an assignment and no incremental
        // update as we do only calculate the time-off based on the last transmission
        Nvm.MacGroup1.AggregatedTimeOff = ( MacCtx.TxTimeOnAir * Nvm.MacGroup2.AggregatedDCycle - MacCtx.TxTimeOnAir );
 8010fb4:	4b07      	ldr	r3, [pc, #28]	@ (8010fd4 <CalculateBackOff+0x2c>)
 8010fb6:	f8b3 3120 	ldrh.w	r3, [r3, #288]	@ 0x120
 8010fba:	3b01      	subs	r3, #1
 8010fbc:	4a06      	ldr	r2, [pc, #24]	@ (8010fd8 <CalculateBackOff+0x30>)
 8010fbe:	f8d2 241c 	ldr.w	r2, [r2, #1052]	@ 0x41c
 8010fc2:	fb02 f303 	mul.w	r3, r2, r3
 8010fc6:	4a03      	ldr	r2, [pc, #12]	@ (8010fd4 <CalculateBackOff+0x2c>)
 8010fc8:	6313      	str	r3, [r2, #48]	@ 0x30
    }
}
 8010fca:	bf00      	nop
 8010fcc:	46bd      	mov	sp, r7
 8010fce:	bc80      	pop	{r7}
 8010fd0:	4770      	bx	lr
 8010fd2:	bf00      	nop
 8010fd4:	20000d04 	.word	0x20000d04
 8010fd8:	200007d0 	.word	0x200007d0

08010fdc <RemoveMacCommands>:

static void RemoveMacCommands( LoRaMacRxSlot_t rxSlot, LoRaMacFrameCtrl_t fCtrl, Mcps_t request )
{
 8010fdc:	b580      	push	{r7, lr}
 8010fde:	b082      	sub	sp, #8
 8010fe0:	af00      	add	r7, sp, #0
 8010fe2:	4603      	mov	r3, r0
 8010fe4:	7139      	strb	r1, [r7, #4]
 8010fe6:	71fb      	strb	r3, [r7, #7]
 8010fe8:	4613      	mov	r3, r2
 8010fea:	71bb      	strb	r3, [r7, #6]
    if( rxSlot == RX_SLOT_WIN_1 || rxSlot == RX_SLOT_WIN_2  )
 8010fec:	79fb      	ldrb	r3, [r7, #7]
 8010fee:	2b00      	cmp	r3, #0
 8010ff0:	d002      	beq.n	8010ff8 <RemoveMacCommands+0x1c>
 8010ff2:	79fb      	ldrb	r3, [r7, #7]
 8010ff4:	2b01      	cmp	r3, #1
 8010ff6:	d10d      	bne.n	8011014 <RemoveMacCommands+0x38>
    {
        // Remove all sticky MAC commands answers since we can assume
        // that they have been received by the server.
        if( request == MCPS_CONFIRMED )
 8010ff8:	79bb      	ldrb	r3, [r7, #6]
 8010ffa:	2b01      	cmp	r3, #1
 8010ffc:	d108      	bne.n	8011010 <RemoveMacCommands+0x34>
        {
            if( fCtrl.Bits.Ack == 1 )
 8010ffe:	793b      	ldrb	r3, [r7, #4]
 8011000:	f003 0320 	and.w	r3, r3, #32
 8011004:	b2db      	uxtb	r3, r3
 8011006:	2b00      	cmp	r3, #0
 8011008:	d004      	beq.n	8011014 <RemoveMacCommands+0x38>
            {  // For confirmed uplinks only if we have received an ACK.
                LoRaMacCommandsRemoveStickyAnsCmds( );
 801100a:	f002 fe09 	bl	8013c20 <LoRaMacCommandsRemoveStickyAnsCmds>
        else
        {
            LoRaMacCommandsRemoveStickyAnsCmds( );
        }
    }
}
 801100e:	e001      	b.n	8011014 <RemoveMacCommands+0x38>
            LoRaMacCommandsRemoveStickyAnsCmds( );
 8011010:	f002 fe06 	bl	8013c20 <LoRaMacCommandsRemoveStickyAnsCmds>
}
 8011014:	bf00      	nop
 8011016:	3708      	adds	r7, #8
 8011018:	46bd      	mov	sp, r7
 801101a:	bd80      	pop	{r7, pc}

0801101c <ResetMacParameters>:

static void ResetMacParameters( bool isRejoin )
{
 801101c:	b5b0      	push	{r4, r5, r7, lr}
 801101e:	b092      	sub	sp, #72	@ 0x48
 8011020:	af00      	add	r7, sp, #0
 8011022:	4603      	mov	r3, r0
 8011024:	71fb      	strb	r3, [r7, #7]
    LoRaMacClassBCallback_t classBCallbacks;
    LoRaMacClassBParams_t classBParams;

    if( isRejoin == false )
 8011026:	79fb      	ldrb	r3, [r7, #7]
 8011028:	f083 0301 	eor.w	r3, r3, #1
 801102c:	b2db      	uxtb	r3, r3
 801102e:	2b00      	cmp	r3, #0
 8011030:	d003      	beq.n	801103a <ResetMacParameters+0x1e>
    {
        Nvm.MacGroup2.NetworkActivation = ACTIVATION_TYPE_NONE;
 8011032:	4b88      	ldr	r3, [pc, #544]	@ (8011254 <ResetMacParameters+0x238>)
 8011034:	2200      	movs	r2, #0
 8011036:	f883 2130 	strb.w	r2, [r3, #304]	@ 0x130
    }

    // ADR counter
    Nvm.MacGroup1.AdrAckCounter = 0;
 801103a:	4b86      	ldr	r3, [pc, #536]	@ (8011254 <ResetMacParameters+0x238>)
 801103c:	2200      	movs	r2, #0
 801103e:	629a      	str	r2, [r3, #40]	@ 0x28

    MacCtx.ChannelsNbTransCounter = 0;
 8011040:	4b85      	ldr	r3, [pc, #532]	@ (8011258 <ResetMacParameters+0x23c>)
 8011042:	2200      	movs	r2, #0
 8011044:	f883 2418 	strb.w	r2, [r3, #1048]	@ 0x418
#if (defined( LORAMAC_VERSION ) && ( LORAMAC_VERSION == 0x01000300 ))
    MacCtx.AckTimeoutRetries = 1;
    MacCtx.AckTimeoutRetriesCounter = 1;
    MacCtx.AckTimeoutRetry = false;
#elif (defined( LORAMAC_VERSION ) && (( LORAMAC_VERSION == 0x01000400 ) || ( LORAMAC_VERSION == 0x01010100 )))
    MacCtx.RetransmitTimeoutRetry = false;
 8011048:	4b83      	ldr	r3, [pc, #524]	@ (8011258 <ResetMacParameters+0x23c>)
 801104a:	2200      	movs	r2, #0
 801104c:	f883 2419 	strb.w	r2, [r3, #1049]	@ 0x419
    MacCtx.ResponseTimeoutStartTime = 0;
 8011050:	4b81      	ldr	r3, [pc, #516]	@ (8011258 <ResetMacParameters+0x23c>)
 8011052:	2200      	movs	r2, #0
 8011054:	f8c3 2498 	str.w	r2, [r3, #1176]	@ 0x498
#endif /* LORAMAC_VERSION */

    Nvm.MacGroup2.MaxDCycle = 0;
 8011058:	4b7e      	ldr	r3, [pc, #504]	@ (8011254 <ResetMacParameters+0x238>)
 801105a:	2200      	movs	r2, #0
 801105c:	f883 211b 	strb.w	r2, [r3, #283]	@ 0x11b
    Nvm.MacGroup2.AggregatedDCycle = 1;
 8011060:	4b7c      	ldr	r3, [pc, #496]	@ (8011254 <ResetMacParameters+0x238>)
 8011062:	2201      	movs	r2, #1
 8011064:	f8a3 2120 	strh.w	r2, [r3, #288]	@ 0x120

    Nvm.MacGroup1.ChannelsTxPower = Nvm.MacGroup2.ChannelsTxPowerDefault;
 8011068:	4b7a      	ldr	r3, [pc, #488]	@ (8011254 <ResetMacParameters+0x238>)
 801106a:	f993 20dc 	ldrsb.w	r2, [r3, #220]	@ 0xdc
 801106e:	4b79      	ldr	r3, [pc, #484]	@ (8011254 <ResetMacParameters+0x238>)
 8011070:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38
    Nvm.MacGroup1.ChannelsDatarate = Nvm.MacGroup2.ChannelsDatarateDefault;
 8011074:	4b77      	ldr	r3, [pc, #476]	@ (8011254 <ResetMacParameters+0x238>)
 8011076:	f993 20dd 	ldrsb.w	r2, [r3, #221]	@ 0xdd
 801107a:	4b76      	ldr	r3, [pc, #472]	@ (8011254 <ResetMacParameters+0x238>)
 801107c:	f883 2039 	strb.w	r2, [r3, #57]	@ 0x39
    Nvm.MacGroup2.MacParams.Rx1DrOffset = Nvm.MacGroup2.MacParamsDefaults.Rx1DrOffset;
 8011080:	4b74      	ldr	r3, [pc, #464]	@ (8011254 <ResetMacParameters+0x238>)
 8011082:	f893 20b1 	ldrb.w	r2, [r3, #177]	@ 0xb1
 8011086:	4b73      	ldr	r3, [pc, #460]	@ (8011254 <ResetMacParameters+0x238>)
 8011088:	f883 2069 	strb.w	r2, [r3, #105]	@ 0x69
    Nvm.MacGroup2.MacParams.Rx2Channel = Nvm.MacGroup2.MacParamsDefaults.Rx2Channel;
 801108c:	4b71      	ldr	r3, [pc, #452]	@ (8011254 <ResetMacParameters+0x238>)
 801108e:	4a71      	ldr	r2, [pc, #452]	@ (8011254 <ResetMacParameters+0x238>)
 8011090:	336c      	adds	r3, #108	@ 0x6c
 8011092:	32b4      	adds	r2, #180	@ 0xb4
 8011094:	e892 0003 	ldmia.w	r2, {r0, r1}
 8011098:	e883 0003 	stmia.w	r3, {r0, r1}
    Nvm.MacGroup2.MacParams.RxCChannel = Nvm.MacGroup2.MacParamsDefaults.RxCChannel;
 801109c:	4b6d      	ldr	r3, [pc, #436]	@ (8011254 <ResetMacParameters+0x238>)
 801109e:	4a6d      	ldr	r2, [pc, #436]	@ (8011254 <ResetMacParameters+0x238>)
 80110a0:	3374      	adds	r3, #116	@ 0x74
 80110a2:	32bc      	adds	r2, #188	@ 0xbc
 80110a4:	e892 0003 	ldmia.w	r2, {r0, r1}
 80110a8:	e883 0003 	stmia.w	r3, {r0, r1}
    Nvm.MacGroup2.MacParams.UplinkDwellTime = Nvm.MacGroup2.MacParamsDefaults.UplinkDwellTime;
 80110ac:	4b69      	ldr	r3, [pc, #420]	@ (8011254 <ResetMacParameters+0x238>)
 80110ae:	f893 20c4 	ldrb.w	r2, [r3, #196]	@ 0xc4
 80110b2:	4b68      	ldr	r3, [pc, #416]	@ (8011254 <ResetMacParameters+0x238>)
 80110b4:	f883 207c 	strb.w	r2, [r3, #124]	@ 0x7c
    Nvm.MacGroup2.MacParams.DownlinkDwellTime = Nvm.MacGroup2.MacParamsDefaults.DownlinkDwellTime;
 80110b8:	4b66      	ldr	r3, [pc, #408]	@ (8011254 <ResetMacParameters+0x238>)
 80110ba:	f893 20c5 	ldrb.w	r2, [r3, #197]	@ 0xc5
 80110be:	4b65      	ldr	r3, [pc, #404]	@ (8011254 <ResetMacParameters+0x238>)
 80110c0:	f883 207d 	strb.w	r2, [r3, #125]	@ 0x7d
    Nvm.MacGroup2.MacParams.MaxEirp = Nvm.MacGroup2.MacParamsDefaults.MaxEirp;
 80110c4:	4b63      	ldr	r3, [pc, #396]	@ (8011254 <ResetMacParameters+0x238>)
 80110c6:	f8d3 30c8 	ldr.w	r3, [r3, #200]	@ 0xc8
 80110ca:	4a62      	ldr	r2, [pc, #392]	@ (8011254 <ResetMacParameters+0x238>)
 80110cc:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80
    Nvm.MacGroup2.MacParams.AntennaGain = Nvm.MacGroup2.MacParamsDefaults.AntennaGain;
 80110d0:	4b60      	ldr	r3, [pc, #384]	@ (8011254 <ResetMacParameters+0x238>)
 80110d2:	f8d3 30cc 	ldr.w	r3, [r3, #204]	@ 0xcc
 80110d6:	4a5f      	ldr	r2, [pc, #380]	@ (8011254 <ResetMacParameters+0x238>)
 80110d8:	f8c2 3084 	str.w	r3, [r2, #132]	@ 0x84
    Nvm.MacGroup2.MacParams.AdrAckLimit = Nvm.MacGroup2.MacParamsDefaults.AdrAckLimit;
 80110dc:	4b5d      	ldr	r3, [pc, #372]	@ (8011254 <ResetMacParameters+0x238>)
 80110de:	f8b3 20d0 	ldrh.w	r2, [r3, #208]	@ 0xd0
 80110e2:	4b5c      	ldr	r3, [pc, #368]	@ (8011254 <ResetMacParameters+0x238>)
 80110e4:	f8a3 2088 	strh.w	r2, [r3, #136]	@ 0x88
    Nvm.MacGroup2.MacParams.AdrAckDelay = Nvm.MacGroup2.MacParamsDefaults.AdrAckDelay;
 80110e8:	4b5a      	ldr	r3, [pc, #360]	@ (8011254 <ResetMacParameters+0x238>)
 80110ea:	f8b3 20d2 	ldrh.w	r2, [r3, #210]	@ 0xd2
 80110ee:	4b59      	ldr	r3, [pc, #356]	@ (8011254 <ResetMacParameters+0x238>)
 80110f0:	f8a3 208a 	strh.w	r2, [r3, #138]	@ 0x8a

    MacCtx.NodeAckRequested = false;
 80110f4:	4b58      	ldr	r3, [pc, #352]	@ (8011258 <ResetMacParameters+0x23c>)
 80110f6:	2200      	movs	r2, #0
 80110f8:	f883 241a 	strb.w	r2, [r3, #1050]	@ 0x41a
    Nvm.MacGroup1.SrvAckRequested = false;
 80110fc:	4b55      	ldr	r3, [pc, #340]	@ (8011254 <ResetMacParameters+0x238>)
 80110fe:	2200      	movs	r2, #0
 8011100:	f883 203a 	strb.w	r2, [r3, #58]	@ 0x3a
#if (defined( LORAMAC_VERSION ) && (( LORAMAC_VERSION == 0x01000400 ) || ( LORAMAC_VERSION == 0x01010100 )))
    Nvm.MacGroup2.ChannelsDatarateChangedLinkAdrReq = false;
 8011104:	4b53      	ldr	r3, [pc, #332]	@ (8011254 <ResetMacParameters+0x238>)
 8011106:	2200      	movs	r2, #0
 8011108:	f883 211d 	strb.w	r2, [r3, #285]	@ 0x11d
    Nvm.MacGroup2.DownlinkReceived = false;
 801110c:	4b51      	ldr	r3, [pc, #324]	@ (8011254 <ResetMacParameters+0x238>)
 801110e:	2200      	movs	r2, #0
 8011110:	f883 211e 	strb.w	r2, [r3, #286]	@ 0x11e
#endif /* LORAMAC_VERSION */

    Nvm.MacGroup2.Rejoin0UplinksLimit = 0;
 8011114:	4b4f      	ldr	r3, [pc, #316]	@ (8011254 <ResetMacParameters+0x238>)
 8011116:	2200      	movs	r2, #0
 8011118:	f8c3 2134 	str.w	r2, [r3, #308]	@ 0x134
    Nvm.MacGroup2.ForceRejoinMaxRetries = 0;
 801111c:	4b4d      	ldr	r3, [pc, #308]	@ (8011254 <ResetMacParameters+0x238>)
 801111e:	2200      	movs	r2, #0
 8011120:	f883 2138 	strb.w	r2, [r3, #312]	@ 0x138
    Nvm.MacGroup2.ForceRejoinType = 0;
 8011124:	4b4b      	ldr	r3, [pc, #300]	@ (8011254 <ResetMacParameters+0x238>)
 8011126:	2200      	movs	r2, #0
 8011128:	f883 2139 	strb.w	r2, [r3, #313]	@ 0x139
    Nvm.MacGroup2.Rejoin0CycleInSec = 0;
 801112c:	4b49      	ldr	r3, [pc, #292]	@ (8011254 <ResetMacParameters+0x238>)
 801112e:	2200      	movs	r2, #0
 8011130:	f8c3 213c 	str.w	r2, [r3, #316]	@ 0x13c
    Nvm.MacGroup2.Rejoin1CycleInSec = 0;
 8011134:	4b47      	ldr	r3, [pc, #284]	@ (8011254 <ResetMacParameters+0x238>)
 8011136:	2200      	movs	r2, #0
 8011138:	f8c3 2140 	str.w	r2, [r3, #320]	@ 0x140
    Nvm.MacGroup2.IsRejoin0RequestQueued = 0;
 801113c:	4b45      	ldr	r3, [pc, #276]	@ (8011254 <ResetMacParameters+0x238>)
 801113e:	2200      	movs	r2, #0
 8011140:	f883 2145 	strb.w	r2, [r3, #325]	@ 0x145
    Nvm.MacGroup2.IsRejoin1RequestQueued = 0;
 8011144:	4b43      	ldr	r3, [pc, #268]	@ (8011254 <ResetMacParameters+0x238>)
 8011146:	2200      	movs	r2, #0
 8011148:	f883 2146 	strb.w	r2, [r3, #326]	@ 0x146
    Nvm.MacGroup2.IsRejoin2RequestQueued = 0;
 801114c:	4b41      	ldr	r3, [pc, #260]	@ (8011254 <ResetMacParameters+0x238>)
 801114e:	2200      	movs	r2, #0
 8011150:	f883 2147 	strb.w	r2, [r3, #327]	@ 0x147

    // Reset to application defaults
    InitDefaultsParams_t params;
    params.Type = INIT_TYPE_RESET_TO_DEFAULT_CHANNELS;
 8011154:	2301      	movs	r3, #1
 8011156:	763b      	strb	r3, [r7, #24]
    params.NvmGroup1 = &Nvm.RegionGroup1;
 8011158:	4b40      	ldr	r3, [pc, #256]	@ (801125c <ResetMacParameters+0x240>)
 801115a:	60fb      	str	r3, [r7, #12]
    params.NvmGroup2 = &Nvm.RegionGroup2;
 801115c:	4b40      	ldr	r3, [pc, #256]	@ (8011260 <ResetMacParameters+0x244>)
 801115e:	613b      	str	r3, [r7, #16]
#if (defined( LORAMAC_VERSION ) && (( LORAMAC_VERSION == 0x01000400 ) || ( LORAMAC_VERSION == 0x01010100 )))
    params.Bands = &RegionBands;
 8011160:	4b40      	ldr	r3, [pc, #256]	@ (8011264 <ResetMacParameters+0x248>)
 8011162:	617b      	str	r3, [r7, #20]
#endif /* LORAMAC_VERSION */
    RegionInitDefaults( Nvm.MacGroup2.Region, &params );
 8011164:	4b3b      	ldr	r3, [pc, #236]	@ (8011254 <ResetMacParameters+0x238>)
 8011166:	f893 3048 	ldrb.w	r3, [r3, #72]	@ 0x48
 801116a:	f107 020c 	add.w	r2, r7, #12
 801116e:	4611      	mov	r1, r2
 8011170:	4618      	mov	r0, r3
 8011172:	f004 fa54 	bl	801561e <RegionInitDefaults>

    // Initialize channel index.
    MacCtx.Channel = 0;
 8011176:	4b38      	ldr	r3, [pc, #224]	@ (8011258 <ResetMacParameters+0x23c>)
 8011178:	2200      	movs	r2, #0
 801117a:	f883 241b 	strb.w	r2, [r3, #1051]	@ 0x41b

    // Initialize Rx2 config parameters.
    MacCtx.RxWindow2Config.Channel = MacCtx.Channel;
 801117e:	4b36      	ldr	r3, [pc, #216]	@ (8011258 <ResetMacParameters+0x23c>)
 8011180:	f893 241b 	ldrb.w	r2, [r3, #1051]	@ 0x41b
 8011184:	4b34      	ldr	r3, [pc, #208]	@ (8011258 <ResetMacParameters+0x23c>)
 8011186:	f883 23d0 	strb.w	r2, [r3, #976]	@ 0x3d0
    MacCtx.RxWindow2Config.Frequency = Nvm.MacGroup2.MacParams.Rx2Channel.Frequency;
 801118a:	4b32      	ldr	r3, [pc, #200]	@ (8011254 <ResetMacParameters+0x238>)
 801118c:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 801118e:	4a32      	ldr	r2, [pc, #200]	@ (8011258 <ResetMacParameters+0x23c>)
 8011190:	f8c2 33d4 	str.w	r3, [r2, #980]	@ 0x3d4
    MacCtx.RxWindow2Config.DownlinkDwellTime = Nvm.MacGroup2.MacParams.DownlinkDwellTime;
 8011194:	4b2f      	ldr	r3, [pc, #188]	@ (8011254 <ResetMacParameters+0x238>)
 8011196:	f893 207d 	ldrb.w	r2, [r3, #125]	@ 0x7d
 801119a:	4b2f      	ldr	r3, [pc, #188]	@ (8011258 <ResetMacParameters+0x23c>)
 801119c:	f883 23e0 	strb.w	r2, [r3, #992]	@ 0x3e0
    MacCtx.RxWindow2Config.RepeaterSupport = Nvm.MacGroup2.MacParams.RepeaterSupport;
 80111a0:	4b2c      	ldr	r3, [pc, #176]	@ (8011254 <ResetMacParameters+0x238>)
 80111a2:	f893 208c 	ldrb.w	r2, [r3, #140]	@ 0x8c
 80111a6:	4b2c      	ldr	r3, [pc, #176]	@ (8011258 <ResetMacParameters+0x23c>)
 80111a8:	f883 23e1 	strb.w	r2, [r3, #993]	@ 0x3e1
    MacCtx.RxWindow2Config.RxContinuous = false;
 80111ac:	4b2a      	ldr	r3, [pc, #168]	@ (8011258 <ResetMacParameters+0x23c>)
 80111ae:	2200      	movs	r2, #0
 80111b0:	f883 23e2 	strb.w	r2, [r3, #994]	@ 0x3e2
    MacCtx.RxWindow2Config.RxSlot = RX_SLOT_WIN_2;
 80111b4:	4b28      	ldr	r3, [pc, #160]	@ (8011258 <ResetMacParameters+0x23c>)
 80111b6:	2201      	movs	r2, #1
 80111b8:	f883 23e3 	strb.w	r2, [r3, #995]	@ 0x3e3
#if (defined( LORAMAC_VERSION ) && (( LORAMAC_VERSION == 0x01000400 ) || ( LORAMAC_VERSION == 0x01010100 )))
    MacCtx.RxWindow2Config.NetworkActivation = Nvm.MacGroup2.NetworkActivation;
 80111bc:	4b25      	ldr	r3, [pc, #148]	@ (8011254 <ResetMacParameters+0x238>)
 80111be:	f893 2130 	ldrb.w	r2, [r3, #304]	@ 0x130
 80111c2:	4b25      	ldr	r3, [pc, #148]	@ (8011258 <ResetMacParameters+0x23c>)
 80111c4:	f883 23e4 	strb.w	r2, [r3, #996]	@ 0x3e4
#endif /* LORAMAC_VERSION */

    // Initialize RxC config parameters.
    MacCtx.RxWindowCConfig = MacCtx.RxWindow2Config;
 80111c8:	4a23      	ldr	r2, [pc, #140]	@ (8011258 <ResetMacParameters+0x23c>)
 80111ca:	4b23      	ldr	r3, [pc, #140]	@ (8011258 <ResetMacParameters+0x23c>)
 80111cc:	f502 747a 	add.w	r4, r2, #1000	@ 0x3e8
 80111d0:	f503 7574 	add.w	r5, r3, #976	@ 0x3d0
 80111d4:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80111d6:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80111d8:	e895 0003 	ldmia.w	r5, {r0, r1}
 80111dc:	e884 0003 	stmia.w	r4, {r0, r1}
    MacCtx.RxWindowCConfig.RxContinuous = true;
 80111e0:	4b1d      	ldr	r3, [pc, #116]	@ (8011258 <ResetMacParameters+0x23c>)
 80111e2:	2201      	movs	r2, #1
 80111e4:	f883 23fa 	strb.w	r2, [r3, #1018]	@ 0x3fa
    MacCtx.RxWindowCConfig.RxSlot = RX_SLOT_WIN_CLASS_C;
 80111e8:	4b1b      	ldr	r3, [pc, #108]	@ (8011258 <ResetMacParameters+0x23c>)
 80111ea:	2202      	movs	r2, #2
 80111ec:	f883 23fb 	strb.w	r2, [r3, #1019]	@ 0x3fb

    // Initialize class b
    // Apply callback
    classBCallbacks.GetTemperatureLevel = NULL;
 80111f0:	2300      	movs	r3, #0
 80111f2:	643b      	str	r3, [r7, #64]	@ 0x40
    classBCallbacks.MacProcessNotify = NULL;
 80111f4:	2300      	movs	r3, #0
 80111f6:	647b      	str	r3, [r7, #68]	@ 0x44

    if( MacCtx.MacCallbacks != NULL )
 80111f8:	4b17      	ldr	r3, [pc, #92]	@ (8011258 <ResetMacParameters+0x23c>)
 80111fa:	f8d3 3348 	ldr.w	r3, [r3, #840]	@ 0x348
 80111fe:	2b00      	cmp	r3, #0
 8011200:	d009      	beq.n	8011216 <ResetMacParameters+0x1fa>
    {
        classBCallbacks.GetTemperatureLevel = MacCtx.MacCallbacks->GetTemperatureLevel;
 8011202:	4b15      	ldr	r3, [pc, #84]	@ (8011258 <ResetMacParameters+0x23c>)
 8011204:	f8d3 3348 	ldr.w	r3, [r3, #840]	@ 0x348
 8011208:	685b      	ldr	r3, [r3, #4]
 801120a:	643b      	str	r3, [r7, #64]	@ 0x40
        classBCallbacks.MacProcessNotify = MacCtx.MacCallbacks->MacProcessNotify;
 801120c:	4b12      	ldr	r3, [pc, #72]	@ (8011258 <ResetMacParameters+0x23c>)
 801120e:	f8d3 3348 	ldr.w	r3, [r3, #840]	@ 0x348
 8011212:	695b      	ldr	r3, [r3, #20]
 8011214:	647b      	str	r3, [r7, #68]	@ 0x44
    }

    // Must all be static. Don't use local references.
    classBParams.MlmeIndication = &MacCtx.MlmeIndication;
 8011216:	4b14      	ldr	r3, [pc, #80]	@ (8011268 <ResetMacParameters+0x24c>)
 8011218:	61fb      	str	r3, [r7, #28]
    classBParams.McpsIndication = &MacCtx.McpsIndication;
 801121a:	4b14      	ldr	r3, [pc, #80]	@ (801126c <ResetMacParameters+0x250>)
 801121c:	623b      	str	r3, [r7, #32]
    classBParams.MlmeConfirm = &MacCtx.MlmeConfirm;
 801121e:	4b14      	ldr	r3, [pc, #80]	@ (8011270 <ResetMacParameters+0x254>)
 8011220:	627b      	str	r3, [r7, #36]	@ 0x24
    classBParams.LoRaMacFlags = &MacCtx.MacFlags;
 8011222:	4b14      	ldr	r3, [pc, #80]	@ (8011274 <ResetMacParameters+0x258>)
 8011224:	62bb      	str	r3, [r7, #40]	@ 0x28
    classBParams.LoRaMacDevAddr = &Nvm.MacGroup2.DevAddr;
 8011226:	4b14      	ldr	r3, [pc, #80]	@ (8011278 <ResetMacParameters+0x25c>)
 8011228:	62fb      	str	r3, [r7, #44]	@ 0x2c
    classBParams.LoRaMacRegion = &Nvm.MacGroup2.Region;
 801122a:	4b14      	ldr	r3, [pc, #80]	@ (801127c <ResetMacParameters+0x260>)
 801122c:	633b      	str	r3, [r7, #48]	@ 0x30
    classBParams.LoRaMacParams = &Nvm.MacGroup2.MacParams;
 801122e:	4b14      	ldr	r3, [pc, #80]	@ (8011280 <ResetMacParameters+0x264>)
 8011230:	637b      	str	r3, [r7, #52]	@ 0x34
    classBParams.MulticastChannels = &Nvm.MacGroup2.MulticastChannelList[0];
 8011232:	4b14      	ldr	r3, [pc, #80]	@ (8011284 <ResetMacParameters+0x268>)
 8011234:	63bb      	str	r3, [r7, #56]	@ 0x38
#if (defined( LORAMAC_VERSION ) && (( LORAMAC_VERSION == 0x01000400 ) || ( LORAMAC_VERSION == 0x01010100 )))
    classBParams.NetworkActivation = &Nvm.MacGroup2.NetworkActivation;
 8011236:	4b14      	ldr	r3, [pc, #80]	@ (8011288 <ResetMacParameters+0x26c>)
 8011238:	63fb      	str	r3, [r7, #60]	@ 0x3c
#endif /* LORAMAC_VERSION */

    LoRaMacClassBInit( &classBParams, &classBCallbacks, &Nvm.ClassB );
 801123a:	f107 0140 	add.w	r1, r7, #64	@ 0x40
 801123e:	f107 031c 	add.w	r3, r7, #28
 8011242:	4a12      	ldr	r2, [pc, #72]	@ (801128c <ResetMacParameters+0x270>)
 8011244:	4618      	mov	r0, r3
 8011246:	f002 f9f8 	bl	801363a <LoRaMacClassBInit>
}
 801124a:	bf00      	nop
 801124c:	3748      	adds	r7, #72	@ 0x48
 801124e:	46bd      	mov	sp, r7
 8011250:	bdb0      	pop	{r4, r5, r7, pc}
 8011252:	bf00      	nop
 8011254:	20000d04 	.word	0x20000d04
 8011258:	200007d0 	.word	0x200007d0
 801125c:	20000f28 	.word	0x20000f28
 8011260:	20000f2c 	.word	0x20000f2c
 8011264:	2000187c 	.word	0x2000187c
 8011268:	20000c38 	.word	0x20000c38
 801126c:	20000bf0 	.word	0x20000bf0
 8011270:	20000c24 	.word	0x20000c24
 8011274:	20000c61 	.word	0x20000c61
 8011278:	20000de8 	.word	0x20000de8
 801127c:	20000d4c 	.word	0x20000d4c
 8011280:	20000d50 	.word	0x20000d50
 8011284:	20000dec 	.word	0x20000dec
 8011288:	20000e34 	.word	0x20000e34
 801128c:	200012a8 	.word	0x200012a8

08011290 <RxWindowSetup>:
 *
 * \param [in] rxTimer  Window timer to be topped.
 * \param [in] rxConfig Window parameters to be setup
 */
static void RxWindowSetup( TimerEvent_t* rxTimer, RxConfigParams_t* rxConfig )
{
 8011290:	b580      	push	{r7, lr}
 8011292:	b082      	sub	sp, #8
 8011294:	af00      	add	r7, sp, #0
 8011296:	6078      	str	r0, [r7, #4]
 8011298:	6039      	str	r1, [r7, #0]
    TimerStop( rxTimer );
 801129a:	6878      	ldr	r0, [r7, #4]
 801129c:	f00a fd14 	bl	801bcc8 <UTIL_TIMER_Stop>

    // Ensure the radio is Idle
    Radio.Standby( );
 80112a0:	4b11      	ldr	r3, [pc, #68]	@ (80112e8 <RxWindowSetup+0x58>)
 80112a2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80112a4:	4798      	blx	r3

    if( RegionRxConfig( Nvm.MacGroup2.Region, rxConfig, ( int8_t* )&MacCtx.McpsIndication.RxDatarate ) == true )
 80112a6:	4b11      	ldr	r3, [pc, #68]	@ (80112ec <RxWindowSetup+0x5c>)
 80112a8:	f893 3048 	ldrb.w	r3, [r3, #72]	@ 0x48
 80112ac:	4a10      	ldr	r2, [pc, #64]	@ (80112f0 <RxWindowSetup+0x60>)
 80112ae:	6839      	ldr	r1, [r7, #0]
 80112b0:	4618      	mov	r0, r3
 80112b2:	f004 fa1c 	bl	80156ee <RegionRxConfig>
 80112b6:	4603      	mov	r3, r0
 80112b8:	2b00      	cmp	r3, #0
 80112ba:	d010      	beq.n	80112de <RxWindowSetup+0x4e>
    {
        MacCtx.MlmeIndication.RxDatarate = MacCtx.McpsIndication.RxDatarate;
 80112bc:	4b0d      	ldr	r3, [pc, #52]	@ (80112f4 <RxWindowSetup+0x64>)
 80112be:	f893 2424 	ldrb.w	r2, [r3, #1060]	@ 0x424
 80112c2:	4b0c      	ldr	r3, [pc, #48]	@ (80112f4 <RxWindowSetup+0x64>)
 80112c4:	f883 246a 	strb.w	r2, [r3, #1130]	@ 0x46a
        Radio.Rx( Nvm.MacGroup2.MacParams.MaxRxWindow );
 80112c8:	4b07      	ldr	r3, [pc, #28]	@ (80112e8 <RxWindowSetup+0x58>)
 80112ca:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80112cc:	4a07      	ldr	r2, [pc, #28]	@ (80112ec <RxWindowSetup+0x5c>)
 80112ce:	6d52      	ldr	r2, [r2, #84]	@ 0x54
 80112d0:	4610      	mov	r0, r2
 80112d2:	4798      	blx	r3
        MacCtx.RxSlot = rxConfig->RxSlot;
 80112d4:	683b      	ldr	r3, [r7, #0]
 80112d6:	7cda      	ldrb	r2, [r3, #19]
 80112d8:	4b06      	ldr	r3, [pc, #24]	@ (80112f4 <RxWindowSetup+0x64>)
 80112da:	f883 2490 	strb.w	r2, [r3, #1168]	@ 0x490
    }
}
 80112de:	bf00      	nop
 80112e0:	3708      	adds	r7, #8
 80112e2:	46bd      	mov	sp, r7
 80112e4:	bd80      	pop	{r7, pc}
 80112e6:	bf00      	nop
 80112e8:	0801d51c 	.word	0x0801d51c
 80112ec:	20000d04 	.word	0x20000d04
 80112f0:	20000bf4 	.word	0x20000bf4
 80112f4:	200007d0 	.word	0x200007d0

080112f8 <OpenContinuousRxCWindow>:

static void OpenContinuousRxCWindow( void )
{
 80112f8:	b590      	push	{r4, r7, lr}
 80112fa:	b083      	sub	sp, #12
 80112fc:	af02      	add	r7, sp, #8
    // Compute RxC windows parameters
    RegionComputeRxWindowParameters( Nvm.MacGroup2.Region,
 80112fe:	4b1e      	ldr	r3, [pc, #120]	@ (8011378 <OpenContinuousRxCWindow+0x80>)
 8011300:	f893 0048 	ldrb.w	r0, [r3, #72]	@ 0x48
                                     Nvm.MacGroup2.MacParams.RxCChannel.Datarate,
 8011304:	4b1c      	ldr	r3, [pc, #112]	@ (8011378 <OpenContinuousRxCWindow+0x80>)
 8011306:	f893 3078 	ldrb.w	r3, [r3, #120]	@ 0x78
    RegionComputeRxWindowParameters( Nvm.MacGroup2.Region,
 801130a:	b259      	sxtb	r1, r3
 801130c:	4b1a      	ldr	r3, [pc, #104]	@ (8011378 <OpenContinuousRxCWindow+0x80>)
 801130e:	f893 2050 	ldrb.w	r2, [r3, #80]	@ 0x50
 8011312:	4b19      	ldr	r3, [pc, #100]	@ (8011378 <OpenContinuousRxCWindow+0x80>)
 8011314:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8011316:	4c19      	ldr	r4, [pc, #100]	@ (801137c <OpenContinuousRxCWindow+0x84>)
 8011318:	9400      	str	r4, [sp, #0]
 801131a:	f004 f9ce 	bl	80156ba <RegionComputeRxWindowParameters>
                                     Nvm.MacGroup2.MacParams.MinRxSymbols,
                                     Nvm.MacGroup2.MacParams.SystemMaxRxError,
                                     &MacCtx.RxWindowCConfig );

    MacCtx.RxWindowCConfig.RxSlot = RX_SLOT_WIN_CLASS_C;
 801131e:	4b18      	ldr	r3, [pc, #96]	@ (8011380 <OpenContinuousRxCWindow+0x88>)
 8011320:	2202      	movs	r2, #2
 8011322:	f883 23fb 	strb.w	r2, [r3, #1019]	@ 0x3fb
#if (defined( LORAMAC_VERSION ) && (( LORAMAC_VERSION == 0x01000400 ) || ( LORAMAC_VERSION == 0x01010100 )))
    MacCtx.RxWindowCConfig.NetworkActivation = Nvm.MacGroup2.NetworkActivation;
 8011326:	4b14      	ldr	r3, [pc, #80]	@ (8011378 <OpenContinuousRxCWindow+0x80>)
 8011328:	f893 2130 	ldrb.w	r2, [r3, #304]	@ 0x130
 801132c:	4b14      	ldr	r3, [pc, #80]	@ (8011380 <OpenContinuousRxCWindow+0x88>)
 801132e:	f883 23fc 	strb.w	r2, [r3, #1020]	@ 0x3fc
#endif /* LORAMAC_VERSION */
    // Setup continuous listening
    MacCtx.RxWindowCConfig.RxContinuous = true;
 8011332:	4b13      	ldr	r3, [pc, #76]	@ (8011380 <OpenContinuousRxCWindow+0x88>)
 8011334:	2201      	movs	r2, #1
 8011336:	f883 23fa 	strb.w	r2, [r3, #1018]	@ 0x3fa

    // At this point the Radio should be idle.
    // Thus, there is no need to set the radio in standby mode.
    if( RegionRxConfig( Nvm.MacGroup2.Region, &MacCtx.RxWindowCConfig, ( int8_t* )&MacCtx.McpsIndication.RxDatarate ) == true )
 801133a:	4b0f      	ldr	r3, [pc, #60]	@ (8011378 <OpenContinuousRxCWindow+0x80>)
 801133c:	f893 3048 	ldrb.w	r3, [r3, #72]	@ 0x48
 8011340:	4a10      	ldr	r2, [pc, #64]	@ (8011384 <OpenContinuousRxCWindow+0x8c>)
 8011342:	490e      	ldr	r1, [pc, #56]	@ (801137c <OpenContinuousRxCWindow+0x84>)
 8011344:	4618      	mov	r0, r3
 8011346:	f004 f9d2 	bl	80156ee <RegionRxConfig>
 801134a:	4603      	mov	r3, r0
 801134c:	2b00      	cmp	r3, #0
 801134e:	d00f      	beq.n	8011370 <OpenContinuousRxCWindow+0x78>
    {
        MacCtx.MlmeIndication.RxDatarate = MacCtx.McpsIndication.RxDatarate;
 8011350:	4b0b      	ldr	r3, [pc, #44]	@ (8011380 <OpenContinuousRxCWindow+0x88>)
 8011352:	f893 2424 	ldrb.w	r2, [r3, #1060]	@ 0x424
 8011356:	4b0a      	ldr	r3, [pc, #40]	@ (8011380 <OpenContinuousRxCWindow+0x88>)
 8011358:	f883 246a 	strb.w	r2, [r3, #1130]	@ 0x46a
        Radio.Rx( 0 ); // Continuous mode
 801135c:	4b0a      	ldr	r3, [pc, #40]	@ (8011388 <OpenContinuousRxCWindow+0x90>)
 801135e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8011360:	2000      	movs	r0, #0
 8011362:	4798      	blx	r3
        MacCtx.RxSlot = MacCtx.RxWindowCConfig.RxSlot;
 8011364:	4b06      	ldr	r3, [pc, #24]	@ (8011380 <OpenContinuousRxCWindow+0x88>)
 8011366:	f893 23fb 	ldrb.w	r2, [r3, #1019]	@ 0x3fb
 801136a:	4b05      	ldr	r3, [pc, #20]	@ (8011380 <OpenContinuousRxCWindow+0x88>)
 801136c:	f883 2490 	strb.w	r2, [r3, #1168]	@ 0x490
    }
}
 8011370:	bf00      	nop
 8011372:	3704      	adds	r7, #4
 8011374:	46bd      	mov	sp, r7
 8011376:	bd90      	pop	{r4, r7, pc}
 8011378:	20000d04 	.word	0x20000d04
 801137c:	20000bb8 	.word	0x20000bb8
 8011380:	200007d0 	.word	0x200007d0
 8011384:	20000bf4 	.word	0x20000bf4
 8011388:	0801d51c 	.word	0x0801d51c

0801138c <PrepareFrame>:

static LoRaMacStatus_t PrepareFrame( LoRaMacHeader_t* macHdr, LoRaMacFrameCtrl_t* fCtrl, uint8_t fPort, void* fBuffer, uint16_t fBufferSize )
{
 801138c:	b580      	push	{r7, lr}
 801138e:	b088      	sub	sp, #32
 8011390:	af00      	add	r7, sp, #0
 8011392:	60f8      	str	r0, [r7, #12]
 8011394:	60b9      	str	r1, [r7, #8]
 8011396:	603b      	str	r3, [r7, #0]
 8011398:	4613      	mov	r3, r2
 801139a:	71fb      	strb	r3, [r7, #7]
    MacCtx.PktBufferLen = 0;
 801139c:	4b81      	ldr	r3, [pc, #516]	@ (80115a4 <PrepareFrame+0x218>)
 801139e:	2200      	movs	r2, #0
 80113a0:	801a      	strh	r2, [r3, #0]
    MacCtx.NodeAckRequested = false;
 80113a2:	4b80      	ldr	r3, [pc, #512]	@ (80115a4 <PrepareFrame+0x218>)
 80113a4:	2200      	movs	r2, #0
 80113a6:	f883 241a 	strb.w	r2, [r3, #1050]	@ 0x41a
    uint32_t fCntUp = 0;
 80113aa:	2300      	movs	r3, #0
 80113ac:	61bb      	str	r3, [r7, #24]
    size_t macCmdsSize = 0;
 80113ae:	2300      	movs	r3, #0
 80113b0:	617b      	str	r3, [r7, #20]
    uint8_t availableSize = 0;
 80113b2:	2300      	movs	r3, #0
 80113b4:	77fb      	strb	r3, [r7, #31]

    if( fBuffer == NULL )
 80113b6:	683b      	ldr	r3, [r7, #0]
 80113b8:	2b00      	cmp	r3, #0
 80113ba:	d101      	bne.n	80113c0 <PrepareFrame+0x34>
    {
        fBufferSize = 0;
 80113bc:	2300      	movs	r3, #0
 80113be:	853b      	strh	r3, [r7, #40]	@ 0x28
    }

    memcpy1( MacCtx.AppData, ( uint8_t* ) fBuffer, fBufferSize );
 80113c0:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 80113c2:	461a      	mov	r2, r3
 80113c4:	6839      	ldr	r1, [r7, #0]
 80113c6:	4878      	ldr	r0, [pc, #480]	@ (80115a8 <PrepareFrame+0x21c>)
 80113c8:	f006 fb2b 	bl	8017a22 <memcpy1>
    MacCtx.AppDataSize = fBufferSize;
 80113cc:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 80113ce:	b2da      	uxtb	r2, r3
 80113d0:	4b74      	ldr	r3, [pc, #464]	@ (80115a4 <PrepareFrame+0x218>)
 80113d2:	f883 2237 	strb.w	r2, [r3, #567]	@ 0x237
    MacCtx.PktBuffer[0] = macHdr->Value;
 80113d6:	68fb      	ldr	r3, [r7, #12]
 80113d8:	781a      	ldrb	r2, [r3, #0]
 80113da:	4b72      	ldr	r3, [pc, #456]	@ (80115a4 <PrepareFrame+0x218>)
 80113dc:	709a      	strb	r2, [r3, #2]

    switch( macHdr->Bits.MType )
 80113de:	68fb      	ldr	r3, [r7, #12]
 80113e0:	781b      	ldrb	r3, [r3, #0]
 80113e2:	f3c3 1342 	ubfx	r3, r3, #5, #3
 80113e6:	b2db      	uxtb	r3, r3
 80113e8:	2b07      	cmp	r3, #7
 80113ea:	f000 80b9 	beq.w	8011560 <PrepareFrame+0x1d4>
 80113ee:	2b07      	cmp	r3, #7
 80113f0:	f300 80ce 	bgt.w	8011590 <PrepareFrame+0x204>
 80113f4:	2b02      	cmp	r3, #2
 80113f6:	d006      	beq.n	8011406 <PrepareFrame+0x7a>
 80113f8:	2b04      	cmp	r3, #4
 80113fa:	f040 80c9 	bne.w	8011590 <PrepareFrame+0x204>
    {
        case FRAME_TYPE_DATA_CONFIRMED_UP:
            MacCtx.NodeAckRequested = true;
 80113fe:	4b69      	ldr	r3, [pc, #420]	@ (80115a4 <PrepareFrame+0x218>)
 8011400:	2201      	movs	r2, #1
 8011402:	f883 241a 	strb.w	r2, [r3, #1050]	@ 0x41a
            // Intentional fall through
        case FRAME_TYPE_DATA_UNCONFIRMED_UP:
            MacCtx.TxMsg.Type = LORAMAC_MSG_TYPE_DATA;
 8011406:	4b67      	ldr	r3, [pc, #412]	@ (80115a4 <PrepareFrame+0x218>)
 8011408:	2204      	movs	r2, #4
 801140a:	f883 2104 	strb.w	r2, [r3, #260]	@ 0x104
            MacCtx.TxMsg.Message.Data.Buffer = MacCtx.PktBuffer;
 801140e:	4b65      	ldr	r3, [pc, #404]	@ (80115a4 <PrepareFrame+0x218>)
 8011410:	4a66      	ldr	r2, [pc, #408]	@ (80115ac <PrepareFrame+0x220>)
 8011412:	f8c3 2108 	str.w	r2, [r3, #264]	@ 0x108
            MacCtx.TxMsg.Message.Data.BufSize = LORAMAC_PHY_MAXPAYLOAD;
 8011416:	4b63      	ldr	r3, [pc, #396]	@ (80115a4 <PrepareFrame+0x218>)
 8011418:	22ff      	movs	r2, #255	@ 0xff
 801141a:	f883 210c 	strb.w	r2, [r3, #268]	@ 0x10c
            MacCtx.TxMsg.Message.Data.MHDR.Value = macHdr->Value;
 801141e:	68fb      	ldr	r3, [r7, #12]
 8011420:	781a      	ldrb	r2, [r3, #0]
 8011422:	4b60      	ldr	r3, [pc, #384]	@ (80115a4 <PrepareFrame+0x218>)
 8011424:	f883 210d 	strb.w	r2, [r3, #269]	@ 0x10d
            MacCtx.TxMsg.Message.Data.FPort = fPort;
 8011428:	4a5e      	ldr	r2, [pc, #376]	@ (80115a4 <PrepareFrame+0x218>)
 801142a:	79fb      	ldrb	r3, [r7, #7]
 801142c:	f882 3128 	strb.w	r3, [r2, #296]	@ 0x128
            MacCtx.TxMsg.Message.Data.FHDR.DevAddr = Nvm.MacGroup2.DevAddr;
 8011430:	4b5f      	ldr	r3, [pc, #380]	@ (80115b0 <PrepareFrame+0x224>)
 8011432:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 8011436:	4a5b      	ldr	r2, [pc, #364]	@ (80115a4 <PrepareFrame+0x218>)
 8011438:	f8c2 3110 	str.w	r3, [r2, #272]	@ 0x110
            MacCtx.TxMsg.Message.Data.FHDR.FCtrl.Value = fCtrl->Value;
 801143c:	68bb      	ldr	r3, [r7, #8]
 801143e:	781a      	ldrb	r2, [r3, #0]
 8011440:	4b58      	ldr	r3, [pc, #352]	@ (80115a4 <PrepareFrame+0x218>)
 8011442:	f883 2114 	strb.w	r2, [r3, #276]	@ 0x114
            MacCtx.TxMsg.Message.Data.FRMPayloadSize = MacCtx.AppDataSize;
 8011446:	4b57      	ldr	r3, [pc, #348]	@ (80115a4 <PrepareFrame+0x218>)
 8011448:	f893 2237 	ldrb.w	r2, [r3, #567]	@ 0x237
 801144c:	4b55      	ldr	r3, [pc, #340]	@ (80115a4 <PrepareFrame+0x218>)
 801144e:	f883 2130 	strb.w	r2, [r3, #304]	@ 0x130
            MacCtx.TxMsg.Message.Data.FRMPayload = MacCtx.AppData;
 8011452:	4b54      	ldr	r3, [pc, #336]	@ (80115a4 <PrepareFrame+0x218>)
 8011454:	4a54      	ldr	r2, [pc, #336]	@ (80115a8 <PrepareFrame+0x21c>)
 8011456:	f8c3 212c 	str.w	r2, [r3, #300]	@ 0x12c

            if( LORAMAC_CRYPTO_SUCCESS != LoRaMacCryptoGetFCntUp( &fCntUp ) )
 801145a:	f107 0318 	add.w	r3, r7, #24
 801145e:	4618      	mov	r0, r3
 8011460:	f003 fa3a 	bl	80148d8 <LoRaMacCryptoGetFCntUp>
 8011464:	4603      	mov	r3, r0
 8011466:	2b00      	cmp	r3, #0
 8011468:	d001      	beq.n	801146e <PrepareFrame+0xe2>
            {
                return LORAMAC_STATUS_FCNT_HANDLER_ERROR;
 801146a:	2312      	movs	r3, #18
 801146c:	e096      	b.n	801159c <PrepareFrame+0x210>
            }
            MacCtx.TxMsg.Message.Data.FHDR.FCnt = ( uint16_t )fCntUp;
 801146e:	69bb      	ldr	r3, [r7, #24]
 8011470:	b29a      	uxth	r2, r3
 8011472:	4b4c      	ldr	r3, [pc, #304]	@ (80115a4 <PrepareFrame+0x218>)
 8011474:	f8a3 2116 	strh.w	r2, [r3, #278]	@ 0x116

            // Reset confirm parameters
#if (defined( LORAMAC_VERSION ) && ( LORAMAC_VERSION == 0x01000300 ))
            MacCtx.McpsConfirm.NbRetries = 0;
#elif (defined( LORAMAC_VERSION ) && (( LORAMAC_VERSION == 0x01000400 ) || ( LORAMAC_VERSION == 0x01010100 )))
            MacCtx.McpsConfirm.NbTrans = 0;
 8011478:	4b4a      	ldr	r3, [pc, #296]	@ (80115a4 <PrepareFrame+0x218>)
 801147a:	2200      	movs	r2, #0
 801147c:	f883 2445 	strb.w	r2, [r3, #1093]	@ 0x445
#endif /* LORAMAC_VERSION */
            MacCtx.McpsConfirm.AckReceived = false;
 8011480:	4b48      	ldr	r3, [pc, #288]	@ (80115a4 <PrepareFrame+0x218>)
 8011482:	2200      	movs	r2, #0
 8011484:	f883 2444 	strb.w	r2, [r3, #1092]	@ 0x444
            MacCtx.McpsConfirm.UpLinkCounter = fCntUp;
 8011488:	69bb      	ldr	r3, [r7, #24]
 801148a:	4a46      	ldr	r2, [pc, #280]	@ (80115a4 <PrepareFrame+0x218>)
 801148c:	f8c2 344c 	str.w	r3, [r2, #1100]	@ 0x44c

            // Handle the MAC commands if there are any available
            if( LoRaMacCommandsGetSizeSerializedCmds( &macCmdsSize ) != LORAMAC_COMMANDS_SUCCESS )
 8011490:	f107 0314 	add.w	r3, r7, #20
 8011494:	4618      	mov	r0, r3
 8011496:	f002 fbef 	bl	8013c78 <LoRaMacCommandsGetSizeSerializedCmds>
 801149a:	4603      	mov	r3, r0
 801149c:	2b00      	cmp	r3, #0
 801149e:	d001      	beq.n	80114a4 <PrepareFrame+0x118>
            {
                return LORAMAC_STATUS_MAC_COMMAD_ERROR;
 80114a0:	2313      	movs	r3, #19
 80114a2:	e07b      	b.n	801159c <PrepareFrame+0x210>
            }

            if( macCmdsSize > 0 )
 80114a4:	697b      	ldr	r3, [r7, #20]
 80114a6:	2b00      	cmp	r3, #0
 80114a8:	d074      	beq.n	8011594 <PrepareFrame+0x208>
            {
                availableSize = GetMaxAppPayloadWithoutFOptsLength( Nvm.MacGroup1.ChannelsDatarate );
 80114aa:	4b41      	ldr	r3, [pc, #260]	@ (80115b0 <PrepareFrame+0x224>)
 80114ac:	f993 3039 	ldrsb.w	r3, [r3, #57]	@ 0x39
 80114b0:	4618      	mov	r0, r3
 80114b2:	f7fe fd13 	bl	800fedc <GetMaxAppPayloadWithoutFOptsLength>
 80114b6:	4603      	mov	r3, r0
 80114b8:	77fb      	strb	r3, [r7, #31]

                // There is application payload available and the MAC commands fit into FOpts field.
                if( ( MacCtx.AppDataSize > 0 ) && ( macCmdsSize <= LORA_MAC_COMMAND_MAX_FOPTS_LENGTH ) )
 80114ba:	4b3a      	ldr	r3, [pc, #232]	@ (80115a4 <PrepareFrame+0x218>)
 80114bc:	f893 3237 	ldrb.w	r3, [r3, #567]	@ 0x237
 80114c0:	2b00      	cmp	r3, #0
 80114c2:	d01d      	beq.n	8011500 <PrepareFrame+0x174>
 80114c4:	697b      	ldr	r3, [r7, #20]
 80114c6:	2b0f      	cmp	r3, #15
 80114c8:	d81a      	bhi.n	8011500 <PrepareFrame+0x174>
                {
                    if( LoRaMacCommandsSerializeCmds( LORA_MAC_COMMAND_MAX_FOPTS_LENGTH, &macCmdsSize, MacCtx.TxMsg.Message.Data.FHDR.FOpts ) != LORAMAC_COMMANDS_SUCCESS )
 80114ca:	f107 0314 	add.w	r3, r7, #20
 80114ce:	4a39      	ldr	r2, [pc, #228]	@ (80115b4 <PrepareFrame+0x228>)
 80114d0:	4619      	mov	r1, r3
 80114d2:	200f      	movs	r0, #15
 80114d4:	f002 fbe6 	bl	8013ca4 <LoRaMacCommandsSerializeCmds>
 80114d8:	4603      	mov	r3, r0
 80114da:	2b00      	cmp	r3, #0
 80114dc:	d001      	beq.n	80114e2 <PrepareFrame+0x156>
                    {
                        return LORAMAC_STATUS_MAC_COMMAD_ERROR;
 80114de:	2313      	movs	r3, #19
 80114e0:	e05c      	b.n	801159c <PrepareFrame+0x210>
                    }
                    fCtrl->Bits.FOptsLen = macCmdsSize;
 80114e2:	697b      	ldr	r3, [r7, #20]
 80114e4:	f003 030f 	and.w	r3, r3, #15
 80114e8:	b2d9      	uxtb	r1, r3
 80114ea:	68ba      	ldr	r2, [r7, #8]
 80114ec:	7813      	ldrb	r3, [r2, #0]
 80114ee:	f361 0303 	bfi	r3, r1, #0, #4
 80114f2:	7013      	strb	r3, [r2, #0]
                    // Update FCtrl field with new value of FOptionsLength
                    MacCtx.TxMsg.Message.Data.FHDR.FCtrl.Value = fCtrl->Value;
 80114f4:	68bb      	ldr	r3, [r7, #8]
 80114f6:	781a      	ldrb	r2, [r3, #0]
 80114f8:	4b2a      	ldr	r3, [pc, #168]	@ (80115a4 <PrepareFrame+0x218>)
 80114fa:	f883 2114 	strb.w	r2, [r3, #276]	@ 0x114
                    MacCtx.TxMsg.Message.Data.FRMPayload = MacCtx.MacCommandsBuffer;
                    MacCtx.TxMsg.Message.Data.FRMPayloadSize = macCmdsSize;
                }
            }

            break;
 80114fe:	e049      	b.n	8011594 <PrepareFrame+0x208>
                else if( ( MacCtx.AppDataSize > 0 ) && ( macCmdsSize > LORA_MAC_COMMAND_MAX_FOPTS_LENGTH ) )
 8011500:	4b28      	ldr	r3, [pc, #160]	@ (80115a4 <PrepareFrame+0x218>)
 8011502:	f893 3237 	ldrb.w	r3, [r3, #567]	@ 0x237
 8011506:	2b00      	cmp	r3, #0
 8011508:	d010      	beq.n	801152c <PrepareFrame+0x1a0>
 801150a:	697b      	ldr	r3, [r7, #20]
 801150c:	2b0f      	cmp	r3, #15
 801150e:	d90d      	bls.n	801152c <PrepareFrame+0x1a0>
                    if( LoRaMacCommandsSerializeCmds( availableSize, &macCmdsSize, MacCtx.MacCommandsBuffer ) != LORAMAC_COMMANDS_SUCCESS )
 8011510:	7ffb      	ldrb	r3, [r7, #31]
 8011512:	f107 0114 	add.w	r1, r7, #20
 8011516:	4a28      	ldr	r2, [pc, #160]	@ (80115b8 <PrepareFrame+0x22c>)
 8011518:	4618      	mov	r0, r3
 801151a:	f002 fbc3 	bl	8013ca4 <LoRaMacCommandsSerializeCmds>
 801151e:	4603      	mov	r3, r0
 8011520:	2b00      	cmp	r3, #0
 8011522:	d001      	beq.n	8011528 <PrepareFrame+0x19c>
                        return LORAMAC_STATUS_MAC_COMMAD_ERROR;
 8011524:	2313      	movs	r3, #19
 8011526:	e039      	b.n	801159c <PrepareFrame+0x210>
                    return LORAMAC_STATUS_SKIPPED_APP_DATA;
 8011528:	230a      	movs	r3, #10
 801152a:	e037      	b.n	801159c <PrepareFrame+0x210>
                    if( LoRaMacCommandsSerializeCmds( availableSize, &macCmdsSize, MacCtx.MacCommandsBuffer ) != LORAMAC_COMMANDS_SUCCESS )
 801152c:	7ffb      	ldrb	r3, [r7, #31]
 801152e:	f107 0114 	add.w	r1, r7, #20
 8011532:	4a21      	ldr	r2, [pc, #132]	@ (80115b8 <PrepareFrame+0x22c>)
 8011534:	4618      	mov	r0, r3
 8011536:	f002 fbb5 	bl	8013ca4 <LoRaMacCommandsSerializeCmds>
 801153a:	4603      	mov	r3, r0
 801153c:	2b00      	cmp	r3, #0
 801153e:	d001      	beq.n	8011544 <PrepareFrame+0x1b8>
                        return LORAMAC_STATUS_MAC_COMMAD_ERROR;
 8011540:	2313      	movs	r3, #19
 8011542:	e02b      	b.n	801159c <PrepareFrame+0x210>
                    MacCtx.TxMsg.Message.Data.FPort = 0;
 8011544:	4b17      	ldr	r3, [pc, #92]	@ (80115a4 <PrepareFrame+0x218>)
 8011546:	2200      	movs	r2, #0
 8011548:	f883 2128 	strb.w	r2, [r3, #296]	@ 0x128
                    MacCtx.TxMsg.Message.Data.FRMPayload = MacCtx.MacCommandsBuffer;
 801154c:	4b15      	ldr	r3, [pc, #84]	@ (80115a4 <PrepareFrame+0x218>)
 801154e:	4a1a      	ldr	r2, [pc, #104]	@ (80115b8 <PrepareFrame+0x22c>)
 8011550:	f8c3 212c 	str.w	r2, [r3, #300]	@ 0x12c
                    MacCtx.TxMsg.Message.Data.FRMPayloadSize = macCmdsSize;
 8011554:	697b      	ldr	r3, [r7, #20]
 8011556:	b2da      	uxtb	r2, r3
 8011558:	4b12      	ldr	r3, [pc, #72]	@ (80115a4 <PrepareFrame+0x218>)
 801155a:	f883 2130 	strb.w	r2, [r3, #304]	@ 0x130
            break;
 801155e:	e019      	b.n	8011594 <PrepareFrame+0x208>
        case FRAME_TYPE_PROPRIETARY:
            if( ( fBuffer != NULL ) && ( MacCtx.AppDataSize > 0 ) )
 8011560:	683b      	ldr	r3, [r7, #0]
 8011562:	2b00      	cmp	r3, #0
 8011564:	d018      	beq.n	8011598 <PrepareFrame+0x20c>
 8011566:	4b0f      	ldr	r3, [pc, #60]	@ (80115a4 <PrepareFrame+0x218>)
 8011568:	f893 3237 	ldrb.w	r3, [r3, #567]	@ 0x237
 801156c:	2b00      	cmp	r3, #0
 801156e:	d013      	beq.n	8011598 <PrepareFrame+0x20c>
            {
                memcpy1( MacCtx.PktBuffer + LORAMAC_MHDR_FIELD_SIZE, ( uint8_t* ) fBuffer, MacCtx.AppDataSize );
 8011570:	4812      	ldr	r0, [pc, #72]	@ (80115bc <PrepareFrame+0x230>)
 8011572:	4b0c      	ldr	r3, [pc, #48]	@ (80115a4 <PrepareFrame+0x218>)
 8011574:	f893 3237 	ldrb.w	r3, [r3, #567]	@ 0x237
 8011578:	461a      	mov	r2, r3
 801157a:	6839      	ldr	r1, [r7, #0]
 801157c:	f006 fa51 	bl	8017a22 <memcpy1>
                MacCtx.PktBufferLen = LORAMAC_MHDR_FIELD_SIZE + MacCtx.AppDataSize;
 8011580:	4b08      	ldr	r3, [pc, #32]	@ (80115a4 <PrepareFrame+0x218>)
 8011582:	f893 3237 	ldrb.w	r3, [r3, #567]	@ 0x237
 8011586:	3301      	adds	r3, #1
 8011588:	b29a      	uxth	r2, r3
 801158a:	4b06      	ldr	r3, [pc, #24]	@ (80115a4 <PrepareFrame+0x218>)
 801158c:	801a      	strh	r2, [r3, #0]
            }
            break;
 801158e:	e003      	b.n	8011598 <PrepareFrame+0x20c>
        default:
            return LORAMAC_STATUS_SERVICE_UNKNOWN;
 8011590:	2302      	movs	r3, #2
 8011592:	e003      	b.n	801159c <PrepareFrame+0x210>
            break;
 8011594:	bf00      	nop
 8011596:	e000      	b.n	801159a <PrepareFrame+0x20e>
            break;
 8011598:	bf00      	nop
    }

    return LORAMAC_STATUS_OK;
 801159a:	2300      	movs	r3, #0
}
 801159c:	4618      	mov	r0, r3
 801159e:	3720      	adds	r7, #32
 80115a0:	46bd      	mov	sp, r7
 80115a2:	bd80      	pop	{r7, pc}
 80115a4:	200007d0 	.word	0x200007d0
 80115a8:	20000908 	.word	0x20000908
 80115ac:	200007d2 	.word	0x200007d2
 80115b0:	20000d04 	.word	0x20000d04
 80115b4:	200008e8 	.word	0x200008e8
 80115b8:	20000c84 	.word	0x20000c84
 80115bc:	200007d3 	.word	0x200007d3

080115c0 <SendFrameOnChannel>:

static LoRaMacStatus_t SendFrameOnChannel( uint8_t channel )
{
 80115c0:	b580      	push	{r7, lr}
 80115c2:	b08a      	sub	sp, #40	@ 0x28
 80115c4:	af00      	add	r7, sp, #0
 80115c6:	4603      	mov	r3, r0
 80115c8:	71fb      	strb	r3, [r7, #7]
    LoRaMacStatus_t status = LORAMAC_STATUS_PARAMETER_INVALID;
 80115ca:	2303      	movs	r3, #3
 80115cc:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
    TxConfigParams_t txConfig;
    int8_t txPower = 0;
 80115d0:	2300      	movs	r3, #0
 80115d2:	73fb      	strb	r3, [r7, #15]

    txConfig.Channel = channel;
 80115d4:	79fb      	ldrb	r3, [r7, #7]
 80115d6:	743b      	strb	r3, [r7, #16]
    txConfig.Datarate = Nvm.MacGroup1.ChannelsDatarate;
 80115d8:	4b4b      	ldr	r3, [pc, #300]	@ (8011708 <SendFrameOnChannel+0x148>)
 80115da:	f993 3039 	ldrsb.w	r3, [r3, #57]	@ 0x39
 80115de:	747b      	strb	r3, [r7, #17]
    txConfig.TxPower = Nvm.MacGroup1.ChannelsTxPower;
 80115e0:	4b49      	ldr	r3, [pc, #292]	@ (8011708 <SendFrameOnChannel+0x148>)
 80115e2:	f993 3038 	ldrsb.w	r3, [r3, #56]	@ 0x38
 80115e6:	74bb      	strb	r3, [r7, #18]
    txConfig.MaxEirp = Nvm.MacGroup2.MacParams.MaxEirp;
 80115e8:	4b47      	ldr	r3, [pc, #284]	@ (8011708 <SendFrameOnChannel+0x148>)
 80115ea:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80115ee:	617b      	str	r3, [r7, #20]
    txConfig.AntennaGain = Nvm.MacGroup2.MacParams.AntennaGain;
 80115f0:	4b45      	ldr	r3, [pc, #276]	@ (8011708 <SendFrameOnChannel+0x148>)
 80115f2:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80115f6:	61bb      	str	r3, [r7, #24]
    txConfig.PktLen = MacCtx.PktBufferLen;
 80115f8:	4b44      	ldr	r3, [pc, #272]	@ (801170c <SendFrameOnChannel+0x14c>)
 80115fa:	881b      	ldrh	r3, [r3, #0]
 80115fc:	83bb      	strh	r3, [r7, #28]
#if (defined( LORAMAC_VERSION ) && (( LORAMAC_VERSION == 0x01000400 ) || ( LORAMAC_VERSION == 0x01010100 )))
    txConfig.NetworkActivation = Nvm.MacGroup2.NetworkActivation;
 80115fe:	4b42      	ldr	r3, [pc, #264]	@ (8011708 <SendFrameOnChannel+0x148>)
 8011600:	f893 3130 	ldrb.w	r3, [r3, #304]	@ 0x130
 8011604:	77bb      	strb	r3, [r7, #30]
#endif /* LORAMAC_VERSION */

    RegionTxConfig( Nvm.MacGroup2.Region, &txConfig, &txPower, &MacCtx.TxTimeOnAir );
 8011606:	4b40      	ldr	r3, [pc, #256]	@ (8011708 <SendFrameOnChannel+0x148>)
 8011608:	f893 0048 	ldrb.w	r0, [r3, #72]	@ 0x48
 801160c:	f107 020f 	add.w	r2, r7, #15
 8011610:	f107 0110 	add.w	r1, r7, #16
 8011614:	4b3e      	ldr	r3, [pc, #248]	@ (8011710 <SendFrameOnChannel+0x150>)
 8011616:	f004 f87f 	bl	8015718 <RegionTxConfig>

    MacCtx.McpsConfirm.Status = LORAMAC_EVENT_INFO_STATUS_ERROR;
 801161a:	4b3c      	ldr	r3, [pc, #240]	@ (801170c <SendFrameOnChannel+0x14c>)
 801161c:	2201      	movs	r2, #1
 801161e:	f883 2441 	strb.w	r2, [r3, #1089]	@ 0x441
    MacCtx.McpsConfirm.Datarate = Nvm.MacGroup1.ChannelsDatarate;
 8011622:	4b39      	ldr	r3, [pc, #228]	@ (8011708 <SendFrameOnChannel+0x148>)
 8011624:	f993 3039 	ldrsb.w	r3, [r3, #57]	@ 0x39
 8011628:	b2da      	uxtb	r2, r3
 801162a:	4b38      	ldr	r3, [pc, #224]	@ (801170c <SendFrameOnChannel+0x14c>)
 801162c:	f883 2442 	strb.w	r2, [r3, #1090]	@ 0x442
    MacCtx.McpsConfirm.TxPower = txPower;
 8011630:	f997 200f 	ldrsb.w	r2, [r7, #15]
 8011634:	4b35      	ldr	r3, [pc, #212]	@ (801170c <SendFrameOnChannel+0x14c>)
 8011636:	f883 2443 	strb.w	r2, [r3, #1091]	@ 0x443
    MacCtx.McpsConfirm.Channel = channel;
 801163a:	79fb      	ldrb	r3, [r7, #7]
 801163c:	4a33      	ldr	r2, [pc, #204]	@ (801170c <SendFrameOnChannel+0x14c>)
 801163e:	f8c2 3450 	str.w	r3, [r2, #1104]	@ 0x450

    // Store the time on air
    MacCtx.McpsConfirm.TxTimeOnAir = MacCtx.TxTimeOnAir;
 8011642:	4b32      	ldr	r3, [pc, #200]	@ (801170c <SendFrameOnChannel+0x14c>)
 8011644:	f8d3 341c 	ldr.w	r3, [r3, #1052]	@ 0x41c
 8011648:	4a30      	ldr	r2, [pc, #192]	@ (801170c <SendFrameOnChannel+0x14c>)
 801164a:	f8c2 3448 	str.w	r3, [r2, #1096]	@ 0x448
    MacCtx.MlmeConfirm.TxTimeOnAir = MacCtx.TxTimeOnAir;
 801164e:	4b2f      	ldr	r3, [pc, #188]	@ (801170c <SendFrameOnChannel+0x14c>)
 8011650:	f8d3 341c 	ldr.w	r3, [r3, #1052]	@ 0x41c
 8011654:	4a2d      	ldr	r2, [pc, #180]	@ (801170c <SendFrameOnChannel+0x14c>)
 8011656:	f8c2 3458 	str.w	r3, [r2, #1112]	@ 0x458

    if( LoRaMacClassBIsBeaconModeActive( ) == true )
 801165a:	f002 f85a 	bl	8013712 <LoRaMacClassBIsBeaconModeActive>
 801165e:	4603      	mov	r3, r0
 8011660:	2b00      	cmp	r3, #0
 8011662:	d00b      	beq.n	801167c <SendFrameOnChannel+0xbc>
    {
        // Currently, the Time-On-Air can only be computed when the radio is configured with
        // the TX configuration
        TimerTime_t collisionTime = LoRaMacClassBIsUplinkCollision( MacCtx.TxTimeOnAir );
 8011664:	4b29      	ldr	r3, [pc, #164]	@ (801170c <SendFrameOnChannel+0x14c>)
 8011666:	f8d3 341c 	ldr.w	r3, [r3, #1052]	@ 0x41c
 801166a:	4618      	mov	r0, r3
 801166c:	f002 f8bc 	bl	80137e8 <LoRaMacClassBIsUplinkCollision>
 8011670:	6238      	str	r0, [r7, #32]

        if( collisionTime > 0 )
 8011672:	6a3b      	ldr	r3, [r7, #32]
 8011674:	2b00      	cmp	r3, #0
 8011676:	d001      	beq.n	801167c <SendFrameOnChannel+0xbc>
        {
            return LORAMAC_STATUS_BUSY_UPLINK_COLLISION;
 8011678:	2310      	movs	r3, #16
 801167a:	e040      	b.n	80116fe <SendFrameOnChannel+0x13e>
        }
    }

    if( Nvm.MacGroup2.DeviceClass == CLASS_B )
 801167c:	4b22      	ldr	r3, [pc, #136]	@ (8011708 <SendFrameOnChannel+0x148>)
 801167e:	f893 3118 	ldrb.w	r3, [r3, #280]	@ 0x118
 8011682:	2b01      	cmp	r3, #1
 8011684:	d101      	bne.n	801168a <SendFrameOnChannel+0xca>
    {
        // Stop slots for class b
        LoRaMacClassBStopRxSlots( );
 8011686:	f002 f8b9 	bl	80137fc <LoRaMacClassBStopRxSlots>
    }

    LoRaMacClassBHaltBeaconing( );
 801168a:	f002 f853 	bl	8013734 <LoRaMacClassBHaltBeaconing>

    // Secure frame
    status = SecureFrame( Nvm.MacGroup1.ChannelsDatarate, MacCtx.Channel );
 801168e:	4b1e      	ldr	r3, [pc, #120]	@ (8011708 <SendFrameOnChannel+0x148>)
 8011690:	f993 3039 	ldrsb.w	r3, [r3, #57]	@ 0x39
 8011694:	b2db      	uxtb	r3, r3
 8011696:	4a1d      	ldr	r2, [pc, #116]	@ (801170c <SendFrameOnChannel+0x14c>)
 8011698:	f892 241b 	ldrb.w	r2, [r2, #1051]	@ 0x41b
 801169c:	4611      	mov	r1, r2
 801169e:	4618      	mov	r0, r3
 80116a0:	f7ff fc2c 	bl	8010efc <SecureFrame>
 80116a4:	4603      	mov	r3, r0
 80116a6:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
    if( status != LORAMAC_STATUS_OK )
 80116aa:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 80116ae:	2b00      	cmp	r3, #0
 80116b0:	d002      	beq.n	80116b8 <SendFrameOnChannel+0xf8>
    {
        return status;
 80116b2:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 80116b6:	e022      	b.n	80116fe <SendFrameOnChannel+0x13e>
    }

    MacCtx.MacState |= LORAMAC_TX_RUNNING;
 80116b8:	4b14      	ldr	r3, [pc, #80]	@ (801170c <SendFrameOnChannel+0x14c>)
 80116ba:	f8d3 3340 	ldr.w	r3, [r3, #832]	@ 0x340
 80116be:	f043 0302 	orr.w	r3, r3, #2
 80116c2:	4a12      	ldr	r2, [pc, #72]	@ (801170c <SendFrameOnChannel+0x14c>)
 80116c4:	f8c2 3340 	str.w	r3, [r2, #832]	@ 0x340
    if( MacCtx.NodeAckRequested == false )
    {
        MacCtx.ChannelsNbTransCounter++;
    }
#elif (defined( LORAMAC_VERSION ) && (( LORAMAC_VERSION == 0x01000400 ) || ( LORAMAC_VERSION == 0x01010100 )))
    MacCtx.ChannelsNbTransCounter++;
 80116c8:	4b10      	ldr	r3, [pc, #64]	@ (801170c <SendFrameOnChannel+0x14c>)
 80116ca:	f893 3418 	ldrb.w	r3, [r3, #1048]	@ 0x418
 80116ce:	3301      	adds	r3, #1
 80116d0:	b2da      	uxtb	r2, r3
 80116d2:	4b0e      	ldr	r3, [pc, #56]	@ (801170c <SendFrameOnChannel+0x14c>)
 80116d4:	f883 2418 	strb.w	r2, [r3, #1048]	@ 0x418
    MacCtx.McpsConfirm.NbTrans = MacCtx.ChannelsNbTransCounter;
 80116d8:	4b0c      	ldr	r3, [pc, #48]	@ (801170c <SendFrameOnChannel+0x14c>)
 80116da:	f893 2418 	ldrb.w	r2, [r3, #1048]	@ 0x418
 80116de:	4b0b      	ldr	r3, [pc, #44]	@ (801170c <SendFrameOnChannel+0x14c>)
 80116e0:	f883 2445 	strb.w	r2, [r3, #1093]	@ 0x445
    MacCtx.ResponseTimeoutStartTime = 0;
 80116e4:	4b09      	ldr	r3, [pc, #36]	@ (801170c <SendFrameOnChannel+0x14c>)
 80116e6:	2200      	movs	r2, #0
 80116e8:	f8c3 2498 	str.w	r2, [r3, #1176]	@ 0x498
#endif /* LORAMAC_VERSION */

    // Send now
    Radio.Send( MacCtx.PktBuffer, MacCtx.PktBufferLen );
 80116ec:	4b09      	ldr	r3, [pc, #36]	@ (8011714 <SendFrameOnChannel+0x154>)
 80116ee:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80116f0:	4a06      	ldr	r2, [pc, #24]	@ (801170c <SendFrameOnChannel+0x14c>)
 80116f2:	8812      	ldrh	r2, [r2, #0]
 80116f4:	b2d2      	uxtb	r2, r2
 80116f6:	4611      	mov	r1, r2
 80116f8:	4807      	ldr	r0, [pc, #28]	@ (8011718 <SendFrameOnChannel+0x158>)
 80116fa:	4798      	blx	r3

    return LORAMAC_STATUS_OK;
 80116fc:	2300      	movs	r3, #0
}
 80116fe:	4618      	mov	r0, r3
 8011700:	3728      	adds	r7, #40	@ 0x28
 8011702:	46bd      	mov	sp, r7
 8011704:	bd80      	pop	{r7, pc}
 8011706:	bf00      	nop
 8011708:	20000d04 	.word	0x20000d04
 801170c:	200007d0 	.word	0x200007d0
 8011710:	20000bec 	.word	0x20000bec
 8011714:	0801d51c 	.word	0x0801d51c
 8011718:	200007d2 	.word	0x200007d2

0801171c <SetTxContinuousWave>:

    return LORAMAC_STATUS_OK;
}
#elif (defined( LORAMAC_VERSION ) && (( LORAMAC_VERSION == 0x01000400 ) || ( LORAMAC_VERSION == 0x01010100 )))
static LoRaMacStatus_t SetTxContinuousWave( uint16_t timeout, uint32_t frequency, uint8_t power )
{
 801171c:	b580      	push	{r7, lr}
 801171e:	b082      	sub	sp, #8
 8011720:	af00      	add	r7, sp, #0
 8011722:	4603      	mov	r3, r0
 8011724:	6039      	str	r1, [r7, #0]
 8011726:	80fb      	strh	r3, [r7, #6]
 8011728:	4613      	mov	r3, r2
 801172a:	717b      	strb	r3, [r7, #5]
    Radio.SetTxContinuousWave( frequency, power, timeout );
 801172c:	4b09      	ldr	r3, [pc, #36]	@ (8011754 <SetTxContinuousWave+0x38>)
 801172e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8011730:	f997 1005 	ldrsb.w	r1, [r7, #5]
 8011734:	88fa      	ldrh	r2, [r7, #6]
 8011736:	6838      	ldr	r0, [r7, #0]
 8011738:	4798      	blx	r3

    MacCtx.MacState |= LORAMAC_TX_RUNNING;
 801173a:	4b07      	ldr	r3, [pc, #28]	@ (8011758 <SetTxContinuousWave+0x3c>)
 801173c:	f8d3 3340 	ldr.w	r3, [r3, #832]	@ 0x340
 8011740:	f043 0302 	orr.w	r3, r3, #2
 8011744:	4a04      	ldr	r2, [pc, #16]	@ (8011758 <SetTxContinuousWave+0x3c>)
 8011746:	f8c2 3340 	str.w	r3, [r2, #832]	@ 0x340

    return LORAMAC_STATUS_OK;
 801174a:	2300      	movs	r3, #0
}
 801174c:	4618      	mov	r0, r3
 801174e:	3708      	adds	r7, #8
 8011750:	46bd      	mov	sp, r7
 8011752:	bd80      	pop	{r7, pc}
 8011754:	0801d51c 	.word	0x0801d51c
 8011758:	200007d0 	.word	0x200007d0

0801175c <RestoreNvmData>:
#endif /* LORAMAC_VERSION */

static LoRaMacStatus_t RestoreNvmData( void )
{
 801175c:	b580      	push	{r7, lr}
 801175e:	b082      	sub	sp, #8
 8011760:	af00      	add	r7, sp, #0
#if (defined( CONTEXT_MANAGEMENT_ENABLED ) && ( CONTEXT_MANAGEMENT_ENABLED == 1 ))
    uint32_t crc = 0;
 8011762:	2300      	movs	r3, #0
 8011764:	607b      	str	r3, [r7, #4]

    // Status and parameter validation
    if( MacCtx.MacState != LORAMAC_STOPPED )
 8011766:	4b49      	ldr	r3, [pc, #292]	@ (801188c <RestoreNvmData+0x130>)
 8011768:	f8d3 3340 	ldr.w	r3, [r3, #832]	@ 0x340
 801176c:	2b01      	cmp	r3, #1
 801176e:	d001      	beq.n	8011774 <RestoreNvmData+0x18>
    {
        return LORAMAC_STATUS_BUSY;
 8011770:	2301      	movs	r3, #1
 8011772:	e087      	b.n	8011884 <RestoreNvmData+0x128>
    }

    // Crypto
    crc = Crc32( ( uint8_t* ) &(NvmBackup.Crypto), sizeof( NvmBackup.Crypto ) -
 8011774:	2124      	movs	r1, #36	@ 0x24
 8011776:	4846      	ldr	r0, [pc, #280]	@ (8011890 <RestoreNvmData+0x134>)
 8011778:	f006 f9a8 	bl	8017acc <Crc32>
 801177c:	6078      	str	r0, [r7, #4]
                                            sizeof( NvmBackup.Crypto.Crc32 ) );
    if( crc != NvmBackup.Crypto.Crc32 )
 801177e:	4b44      	ldr	r3, [pc, #272]	@ (8011890 <RestoreNvmData+0x134>)
 8011780:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8011782:	687a      	ldr	r2, [r7, #4]
 8011784:	429a      	cmp	r2, r3
 8011786:	d001      	beq.n	801178c <RestoreNvmData+0x30>
    {
        return LORAMAC_STATUS_NVM_DATA_INCONSISTENT;
 8011788:	2317      	movs	r3, #23
 801178a:	e07b      	b.n	8011884 <RestoreNvmData+0x128>
    }

    // MacGroup1
    crc = Crc32( ( uint8_t* ) &(NvmBackup.MacGroup1), sizeof( NvmBackup.MacGroup1 ) -
 801178c:	211c      	movs	r1, #28
 801178e:	4841      	ldr	r0, [pc, #260]	@ (8011894 <RestoreNvmData+0x138>)
 8011790:	f006 f99c 	bl	8017acc <Crc32>
 8011794:	6078      	str	r0, [r7, #4]
                                               sizeof( NvmBackup.MacGroup1.Crc32 ) );
    if( crc != NvmBackup.MacGroup1.Crc32 )
 8011796:	4b3e      	ldr	r3, [pc, #248]	@ (8011890 <RestoreNvmData+0x134>)
 8011798:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 801179a:	687a      	ldr	r2, [r7, #4]
 801179c:	429a      	cmp	r2, r3
 801179e:	d001      	beq.n	80117a4 <RestoreNvmData+0x48>
    {
        return LORAMAC_STATUS_NVM_DATA_INCONSISTENT;
 80117a0:	2317      	movs	r3, #23
 80117a2:	e06f      	b.n	8011884 <RestoreNvmData+0x128>
    }

    // MacGroup2
    crc = Crc32( ( uint8_t* ) &(NvmBackup.MacGroup2), sizeof( NvmBackup.MacGroup2 ) -
 80117a4:	f44f 7180 	mov.w	r1, #256	@ 0x100
 80117a8:	483b      	ldr	r0, [pc, #236]	@ (8011898 <RestoreNvmData+0x13c>)
 80117aa:	f006 f98f 	bl	8017acc <Crc32>
 80117ae:	6078      	str	r0, [r7, #4]
                                               sizeof( NvmBackup.MacGroup2.Crc32 ) );
    if( crc != NvmBackup.MacGroup2.Crc32 )
 80117b0:	4b37      	ldr	r3, [pc, #220]	@ (8011890 <RestoreNvmData+0x134>)
 80117b2:	f8d3 3148 	ldr.w	r3, [r3, #328]	@ 0x148
 80117b6:	687a      	ldr	r2, [r7, #4]
 80117b8:	429a      	cmp	r2, r3
 80117ba:	d001      	beq.n	80117c0 <RestoreNvmData+0x64>
    {
        return LORAMAC_STATUS_NVM_DATA_INCONSISTENT;
 80117bc:	2317      	movs	r3, #23
 80117be:	e061      	b.n	8011884 <RestoreNvmData+0x128>
    }

    // Secure Element
    crc = Crc32( ( uint8_t* ) &(NvmBackup.SecureElement), sizeof( NvmBackup.SecureElement ) -
 80117c0:	21d4      	movs	r1, #212	@ 0xd4
 80117c2:	4836      	ldr	r0, [pc, #216]	@ (801189c <RestoreNvmData+0x140>)
 80117c4:	f006 f982 	bl	8017acc <Crc32>
 80117c8:	6078      	str	r0, [r7, #4]
                                                   sizeof( NvmBackup.SecureElement.Crc32 ) );
    if( crc != NvmBackup.SecureElement.Crc32 )
 80117ca:	4b31      	ldr	r3, [pc, #196]	@ (8011890 <RestoreNvmData+0x134>)
 80117cc:	f8d3 3220 	ldr.w	r3, [r3, #544]	@ 0x220
 80117d0:	687a      	ldr	r2, [r7, #4]
 80117d2:	429a      	cmp	r2, r3
 80117d4:	d001      	beq.n	80117da <RestoreNvmData+0x7e>
    {
        return LORAMAC_STATUS_NVM_DATA_INCONSISTENT;
 80117d6:	2317      	movs	r3, #23
 80117d8:	e054      	b.n	8011884 <RestoreNvmData+0x128>
    }

    // RegionGroup1
    crc = Crc32( ( uint8_t* ) &(NvmBackup.RegionGroup1), sizeof( NvmBackup.RegionGroup1 ) -
 80117da:	2100      	movs	r1, #0
 80117dc:	4830      	ldr	r0, [pc, #192]	@ (80118a0 <RestoreNvmData+0x144>)
 80117de:	f006 f975 	bl	8017acc <Crc32>
 80117e2:	6078      	str	r0, [r7, #4]
                                            sizeof( NvmBackup.RegionGroup1.Crc32 ) );
    if( crc != NvmBackup.RegionGroup1.Crc32 )
 80117e4:	4b2a      	ldr	r3, [pc, #168]	@ (8011890 <RestoreNvmData+0x134>)
 80117e6:	f8d3 3224 	ldr.w	r3, [r3, #548]	@ 0x224
 80117ea:	687a      	ldr	r2, [r7, #4]
 80117ec:	429a      	cmp	r2, r3
 80117ee:	d001      	beq.n	80117f4 <RestoreNvmData+0x98>
    {
        return LORAMAC_STATUS_NVM_DATA_INCONSISTENT;
 80117f0:	2317      	movs	r3, #23
 80117f2:	e047      	b.n	8011884 <RestoreNvmData+0x128>
    }

    // RegionGroup2
    crc = Crc32( ( uint8_t* ) &(NvmBackup.RegionGroup2), sizeof( NvmBackup.RegionGroup2 ) -
 80117f4:	f44f 715e 	mov.w	r1, #888	@ 0x378
 80117f8:	482a      	ldr	r0, [pc, #168]	@ (80118a4 <RestoreNvmData+0x148>)
 80117fa:	f006 f967 	bl	8017acc <Crc32>
 80117fe:	6078      	str	r0, [r7, #4]
                                            sizeof( NvmBackup.RegionGroup2.Crc32 ) );
    if( crc != NvmBackup.RegionGroup2.Crc32 )
 8011800:	4b23      	ldr	r3, [pc, #140]	@ (8011890 <RestoreNvmData+0x134>)
 8011802:	f8d3 35a0 	ldr.w	r3, [r3, #1440]	@ 0x5a0
 8011806:	687a      	ldr	r2, [r7, #4]
 8011808:	429a      	cmp	r2, r3
 801180a:	d001      	beq.n	8011810 <RestoreNvmData+0xb4>
    {
        return LORAMAC_STATUS_NVM_DATA_INCONSISTENT;
 801180c:	2317      	movs	r3, #23
 801180e:	e039      	b.n	8011884 <RestoreNvmData+0x128>
    }

    crc = Crc32( ( uint8_t* ) &(NvmBackup.ClassB), sizeof( NvmBackup.ClassB ) -
 8011810:	2114      	movs	r1, #20
 8011812:	4825      	ldr	r0, [pc, #148]	@ (80118a8 <RestoreNvmData+0x14c>)
 8011814:	f006 f95a 	bl	8017acc <Crc32>
 8011818:	6078      	str	r0, [r7, #4]
                                            sizeof( NvmBackup.ClassB.Crc32 ) );
    if( crc != NvmBackup.ClassB.Crc32 )
 801181a:	4b1d      	ldr	r3, [pc, #116]	@ (8011890 <RestoreNvmData+0x134>)
 801181c:	f8d3 35b8 	ldr.w	r3, [r3, #1464]	@ 0x5b8
 8011820:	687a      	ldr	r2, [r7, #4]
 8011822:	429a      	cmp	r2, r3
 8011824:	d001      	beq.n	801182a <RestoreNvmData+0xce>
    {
        return LORAMAC_STATUS_NVM_DATA_INCONSISTENT;
 8011826:	2317      	movs	r3, #23
 8011828:	e02c      	b.n	8011884 <RestoreNvmData+0x128>
    }

    memcpy1( ( uint8_t* ) &Nvm, ( uint8_t* ) &NvmBackup, sizeof( LoRaMacNvmData_t ) );
 801182a:	f240 52bc 	movw	r2, #1468	@ 0x5bc
 801182e:	4918      	ldr	r1, [pc, #96]	@ (8011890 <RestoreNvmData+0x134>)
 8011830:	481e      	ldr	r0, [pc, #120]	@ (80118ac <RestoreNvmData+0x150>)
 8011832:	f006 f8f6 	bl	8017a22 <memcpy1>
    memset1( ( uint8_t* ) &NvmBackup, 0, sizeof( LoRaMacNvmData_t ) );
 8011836:	f240 52bc 	movw	r2, #1468	@ 0x5bc
 801183a:	2100      	movs	r1, #0
 801183c:	4814      	ldr	r0, [pc, #80]	@ (8011890 <RestoreNvmData+0x134>)
 801183e:	f006 f92b 	bl	8017a98 <memset1>

    // Initialize RxC config parameters.
    MacCtx.RxWindowCConfig.Channel = MacCtx.Channel;
 8011842:	4b12      	ldr	r3, [pc, #72]	@ (801188c <RestoreNvmData+0x130>)
 8011844:	f893 241b 	ldrb.w	r2, [r3, #1051]	@ 0x41b
 8011848:	4b10      	ldr	r3, [pc, #64]	@ (801188c <RestoreNvmData+0x130>)
 801184a:	f883 23e8 	strb.w	r2, [r3, #1000]	@ 0x3e8
    MacCtx.RxWindowCConfig.Frequency = Nvm.MacGroup2.MacParams.RxCChannel.Frequency;
 801184e:	4b17      	ldr	r3, [pc, #92]	@ (80118ac <RestoreNvmData+0x150>)
 8011850:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8011852:	4a0e      	ldr	r2, [pc, #56]	@ (801188c <RestoreNvmData+0x130>)
 8011854:	f8c2 33ec 	str.w	r3, [r2, #1004]	@ 0x3ec
    MacCtx.RxWindowCConfig.DownlinkDwellTime = Nvm.MacGroup2.MacParams.DownlinkDwellTime;
 8011858:	4b14      	ldr	r3, [pc, #80]	@ (80118ac <RestoreNvmData+0x150>)
 801185a:	f893 207d 	ldrb.w	r2, [r3, #125]	@ 0x7d
 801185e:	4b0b      	ldr	r3, [pc, #44]	@ (801188c <RestoreNvmData+0x130>)
 8011860:	f883 23f8 	strb.w	r2, [r3, #1016]	@ 0x3f8
    MacCtx.RxWindowCConfig.RxContinuous = true;
 8011864:	4b09      	ldr	r3, [pc, #36]	@ (801188c <RestoreNvmData+0x130>)
 8011866:	2201      	movs	r2, #1
 8011868:	f883 23fa 	strb.w	r2, [r3, #1018]	@ 0x3fa
    MacCtx.RxWindowCConfig.RxSlot = RX_SLOT_WIN_CLASS_C;
 801186c:	4b07      	ldr	r3, [pc, #28]	@ (801188c <RestoreNvmData+0x130>)
 801186e:	2202      	movs	r2, #2
 8011870:	f883 23fb 	strb.w	r2, [r3, #1019]	@ 0x3fb

    // The public/private network flag may change upon reloading MacGroup2
    // from NVM and we thus need to synchronize the radio. The same function
    // is invoked in LoRaMacInitialization.
    Radio.SetPublicNetwork( Nvm.MacGroup2.PublicNetwork );
 8011874:	4b0e      	ldr	r3, [pc, #56]	@ (80118b0 <RestoreNvmData+0x154>)
 8011876:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8011878:	4a0c      	ldr	r2, [pc, #48]	@ (80118ac <RestoreNvmData+0x150>)
 801187a:	f892 2119 	ldrb.w	r2, [r2, #281]	@ 0x119
 801187e:	4610      	mov	r0, r2
 8011880:	4798      	blx	r3
#endif /* CONTEXT_MANAGEMENT_ENABLED == 1 */

    return LORAMAC_STATUS_OK;
 8011882:	2300      	movs	r3, #0
}
 8011884:	4618      	mov	r0, r3
 8011886:	3708      	adds	r7, #8
 8011888:	46bd      	mov	sp, r7
 801188a:	bd80      	pop	{r7, pc}
 801188c:	200007d0 	.word	0x200007d0
 8011890:	200012c0 	.word	0x200012c0
 8011894:	200012e8 	.word	0x200012e8
 8011898:	20001308 	.word	0x20001308
 801189c:	2000140c 	.word	0x2000140c
 80118a0:	200014e4 	.word	0x200014e4
 80118a4:	200014e8 	.word	0x200014e8
 80118a8:	20001864 	.word	0x20001864
 80118ac:	20000d04 	.word	0x20000d04
 80118b0:	0801d51c 	.word	0x0801d51c

080118b4 <DetermineFrameType>:

static LoRaMacStatus_t DetermineFrameType( LoRaMacMessageData_t* macMsg, FType_t* fType )
{
 80118b4:	b480      	push	{r7}
 80118b6:	b083      	sub	sp, #12
 80118b8:	af00      	add	r7, sp, #0
 80118ba:	6078      	str	r0, [r7, #4]
 80118bc:	6039      	str	r1, [r7, #0]
    if( ( macMsg == NULL ) || ( fType == NULL ) )
 80118be:	687b      	ldr	r3, [r7, #4]
 80118c0:	2b00      	cmp	r3, #0
 80118c2:	d002      	beq.n	80118ca <DetermineFrameType+0x16>
 80118c4:	683b      	ldr	r3, [r7, #0]
 80118c6:	2b00      	cmp	r3, #0
 80118c8:	d101      	bne.n	80118ce <DetermineFrameType+0x1a>
    {
        return LORAMAC_STATUS_PARAMETER_INVALID;
 80118ca:	2303      	movs	r3, #3
 80118cc:	e03b      	b.n	8011946 <DetermineFrameType+0x92>
     * +-------+  +----------+------+-------+--------------+
     * |   D   |  |    = 0   |   -  |  > 0  |       X      |
     * +-------+  +----------+------+-------+--------------+
     */

    if( ( macMsg->FHDR.FCtrl.Bits.FOptsLen > 0 ) && ( macMsg->FPort > 0 ) )
 80118ce:	687b      	ldr	r3, [r7, #4]
 80118d0:	7b1b      	ldrb	r3, [r3, #12]
 80118d2:	f003 030f 	and.w	r3, r3, #15
 80118d6:	b2db      	uxtb	r3, r3
 80118d8:	2b00      	cmp	r3, #0
 80118da:	d008      	beq.n	80118ee <DetermineFrameType+0x3a>
 80118dc:	687b      	ldr	r3, [r7, #4]
 80118de:	f893 3020 	ldrb.w	r3, [r3, #32]
 80118e2:	2b00      	cmp	r3, #0
 80118e4:	d003      	beq.n	80118ee <DetermineFrameType+0x3a>
    {
        *fType = FRAME_TYPE_A;
 80118e6:	683b      	ldr	r3, [r7, #0]
 80118e8:	2200      	movs	r2, #0
 80118ea:	701a      	strb	r2, [r3, #0]
 80118ec:	e02a      	b.n	8011944 <DetermineFrameType+0x90>
    }
    else if( macMsg->FRMPayloadSize == 0 )
 80118ee:	687b      	ldr	r3, [r7, #4]
 80118f0:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 80118f4:	2b00      	cmp	r3, #0
 80118f6:	d103      	bne.n	8011900 <DetermineFrameType+0x4c>
    {
        *fType = FRAME_TYPE_B;
 80118f8:	683b      	ldr	r3, [r7, #0]
 80118fa:	2201      	movs	r2, #1
 80118fc:	701a      	strb	r2, [r3, #0]
 80118fe:	e021      	b.n	8011944 <DetermineFrameType+0x90>
    }
    else if( ( macMsg->FHDR.FCtrl.Bits.FOptsLen == 0 ) && ( macMsg->FPort == 0 ) )
 8011900:	687b      	ldr	r3, [r7, #4]
 8011902:	7b1b      	ldrb	r3, [r3, #12]
 8011904:	f003 030f 	and.w	r3, r3, #15
 8011908:	b2db      	uxtb	r3, r3
 801190a:	2b00      	cmp	r3, #0
 801190c:	d108      	bne.n	8011920 <DetermineFrameType+0x6c>
 801190e:	687b      	ldr	r3, [r7, #4]
 8011910:	f893 3020 	ldrb.w	r3, [r3, #32]
 8011914:	2b00      	cmp	r3, #0
 8011916:	d103      	bne.n	8011920 <DetermineFrameType+0x6c>
    {
        *fType = FRAME_TYPE_C;
 8011918:	683b      	ldr	r3, [r7, #0]
 801191a:	2202      	movs	r2, #2
 801191c:	701a      	strb	r2, [r3, #0]
 801191e:	e011      	b.n	8011944 <DetermineFrameType+0x90>
    }
    else if( ( macMsg->FHDR.FCtrl.Bits.FOptsLen == 0 ) && ( macMsg->FPort > 0 ) )
 8011920:	687b      	ldr	r3, [r7, #4]
 8011922:	7b1b      	ldrb	r3, [r3, #12]
 8011924:	f003 030f 	and.w	r3, r3, #15
 8011928:	b2db      	uxtb	r3, r3
 801192a:	2b00      	cmp	r3, #0
 801192c:	d108      	bne.n	8011940 <DetermineFrameType+0x8c>
 801192e:	687b      	ldr	r3, [r7, #4]
 8011930:	f893 3020 	ldrb.w	r3, [r3, #32]
 8011934:	2b00      	cmp	r3, #0
 8011936:	d003      	beq.n	8011940 <DetermineFrameType+0x8c>
    {
        *fType = FRAME_TYPE_D;
 8011938:	683b      	ldr	r3, [r7, #0]
 801193a:	2203      	movs	r2, #3
 801193c:	701a      	strb	r2, [r3, #0]
 801193e:	e001      	b.n	8011944 <DetermineFrameType+0x90>
    }
    else
    {
        // Should never happen.
        return LORAMAC_STATUS_ERROR;
 8011940:	2318      	movs	r3, #24
 8011942:	e000      	b.n	8011946 <DetermineFrameType+0x92>
    }

    return LORAMAC_STATUS_OK;
 8011944:	2300      	movs	r3, #0
}
 8011946:	4618      	mov	r0, r3
 8011948:	370c      	adds	r7, #12
 801194a:	46bd      	mov	sp, r7
 801194c:	bc80      	pop	{r7}
 801194e:	4770      	bx	lr

08011950 <CheckRetrans>:
    }
    return false;
}
#elif (defined( LORAMAC_VERSION ) && (( LORAMAC_VERSION == 0x01000400 ) || ( LORAMAC_VERSION == 0x01010100 )))
static bool CheckRetrans( uint8_t counter, uint8_t limit )
{
 8011950:	b480      	push	{r7}
 8011952:	b083      	sub	sp, #12
 8011954:	af00      	add	r7, sp, #0
 8011956:	4603      	mov	r3, r0
 8011958:	460a      	mov	r2, r1
 801195a:	71fb      	strb	r3, [r7, #7]
 801195c:	4613      	mov	r3, r2
 801195e:	71bb      	strb	r3, [r7, #6]
    if( counter >= limit )
 8011960:	79fa      	ldrb	r2, [r7, #7]
 8011962:	79bb      	ldrb	r3, [r7, #6]
 8011964:	429a      	cmp	r2, r3
 8011966:	d301      	bcc.n	801196c <CheckRetrans+0x1c>
    {
        return true;
 8011968:	2301      	movs	r3, #1
 801196a:	e000      	b.n	801196e <CheckRetrans+0x1e>
    }
    return false;
 801196c:	2300      	movs	r3, #0
}
 801196e:	4618      	mov	r0, r3
 8011970:	370c      	adds	r7, #12
 8011972:	46bd      	mov	sp, r7
 8011974:	bc80      	pop	{r7}
 8011976:	4770      	bx	lr

08011978 <CheckRetransUnconfirmedUplink>:

static bool CheckRetransUnconfirmedUplink( void )
{
 8011978:	b580      	push	{r7, lr}
 801197a:	af00      	add	r7, sp, #0
    // Verify, if the max number of retransmissions have been reached
    if( CheckRetrans( MacCtx.ChannelsNbTransCounter,
 801197c:	4b12      	ldr	r3, [pc, #72]	@ (80119c8 <CheckRetransUnconfirmedUplink+0x50>)
 801197e:	f893 3418 	ldrb.w	r3, [r3, #1048]	@ 0x418
 8011982:	4a12      	ldr	r2, [pc, #72]	@ (80119cc <CheckRetransUnconfirmedUplink+0x54>)
 8011984:	f892 2068 	ldrb.w	r2, [r2, #104]	@ 0x68
 8011988:	4611      	mov	r1, r2
 801198a:	4618      	mov	r0, r3
 801198c:	f7ff ffe0 	bl	8011950 <CheckRetrans>
 8011990:	4603      	mov	r3, r0
 8011992:	2b00      	cmp	r3, #0
 8011994:	d001      	beq.n	801199a <CheckRetransUnconfirmedUplink+0x22>
                      Nvm.MacGroup2.MacParams.ChannelsNbTrans ) == true )
    {
        return true;
 8011996:	2301      	movs	r3, #1
 8011998:	e014      	b.n	80119c4 <CheckRetransUnconfirmedUplink+0x4c>
    }

    if( MacCtx.MacFlags.Bits.McpsInd == 1 )
 801199a:	4b0b      	ldr	r3, [pc, #44]	@ (80119c8 <CheckRetransUnconfirmedUplink+0x50>)
 801199c:	f893 3491 	ldrb.w	r3, [r3, #1169]	@ 0x491
 80119a0:	f003 0302 	and.w	r3, r3, #2
 80119a4:	b2db      	uxtb	r3, r3
 80119a6:	2b00      	cmp	r3, #0
 80119a8:	d00b      	beq.n	80119c2 <CheckRetransUnconfirmedUplink+0x4a>
    {
        // Stop the retransmissions, if a valid downlink is received
        // a class A RX window. This holds also for class B and C.
        if( ( MacCtx.RxStatus.RxSlot == RX_SLOT_WIN_1 ) ||
 80119aa:	4b07      	ldr	r3, [pc, #28]	@ (80119c8 <CheckRetransUnconfirmedUplink+0x50>)
 80119ac:	f893 348f 	ldrb.w	r3, [r3, #1167]	@ 0x48f
 80119b0:	2b00      	cmp	r3, #0
 80119b2:	d004      	beq.n	80119be <CheckRetransUnconfirmedUplink+0x46>
            ( MacCtx.RxStatus.RxSlot == RX_SLOT_WIN_2 ) )
 80119b4:	4b04      	ldr	r3, [pc, #16]	@ (80119c8 <CheckRetransUnconfirmedUplink+0x50>)
 80119b6:	f893 348f 	ldrb.w	r3, [r3, #1167]	@ 0x48f
        if( ( MacCtx.RxStatus.RxSlot == RX_SLOT_WIN_1 ) ||
 80119ba:	2b01      	cmp	r3, #1
 80119bc:	d101      	bne.n	80119c2 <CheckRetransUnconfirmedUplink+0x4a>
        {
            return true;
 80119be:	2301      	movs	r3, #1
 80119c0:	e000      	b.n	80119c4 <CheckRetransUnconfirmedUplink+0x4c>
        }
    }
    return false;
 80119c2:	2300      	movs	r3, #0
}
 80119c4:	4618      	mov	r0, r3
 80119c6:	bd80      	pop	{r7, pc}
 80119c8:	200007d0 	.word	0x200007d0
 80119cc:	20000d04 	.word	0x20000d04

080119d0 <CheckRetransConfirmedUplink>:

static bool CheckRetransConfirmedUplink( void )
{
 80119d0:	b580      	push	{r7, lr}
 80119d2:	af00      	add	r7, sp, #0
    // Verify, if the max number of retransmissions have been reached
    if( CheckRetrans( MacCtx.ChannelsNbTransCounter,
 80119d4:	4b10      	ldr	r3, [pc, #64]	@ (8011a18 <CheckRetransConfirmedUplink+0x48>)
 80119d6:	f893 3418 	ldrb.w	r3, [r3, #1048]	@ 0x418
 80119da:	4a10      	ldr	r2, [pc, #64]	@ (8011a1c <CheckRetransConfirmedUplink+0x4c>)
 80119dc:	f892 2068 	ldrb.w	r2, [r2, #104]	@ 0x68
 80119e0:	4611      	mov	r1, r2
 80119e2:	4618      	mov	r0, r3
 80119e4:	f7ff ffb4 	bl	8011950 <CheckRetrans>
 80119e8:	4603      	mov	r3, r0
 80119ea:	2b00      	cmp	r3, #0
 80119ec:	d001      	beq.n	80119f2 <CheckRetransConfirmedUplink+0x22>
                      Nvm.MacGroup2.MacParams.ChannelsNbTrans ) == true )
    {
        return true;
 80119ee:	2301      	movs	r3, #1
 80119f0:	e00f      	b.n	8011a12 <CheckRetransConfirmedUplink+0x42>
    }

    if( MacCtx.MacFlags.Bits.McpsInd == 1 )
 80119f2:	4b09      	ldr	r3, [pc, #36]	@ (8011a18 <CheckRetransConfirmedUplink+0x48>)
 80119f4:	f893 3491 	ldrb.w	r3, [r3, #1169]	@ 0x491
 80119f8:	f003 0302 	and.w	r3, r3, #2
 80119fc:	b2db      	uxtb	r3, r3
 80119fe:	2b00      	cmp	r3, #0
 8011a00:	d006      	beq.n	8011a10 <CheckRetransConfirmedUplink+0x40>
    {
        if( MacCtx.McpsConfirm.AckReceived == true )
 8011a02:	4b05      	ldr	r3, [pc, #20]	@ (8011a18 <CheckRetransConfirmedUplink+0x48>)
 8011a04:	f893 3444 	ldrb.w	r3, [r3, #1092]	@ 0x444
 8011a08:	2b00      	cmp	r3, #0
 8011a0a:	d001      	beq.n	8011a10 <CheckRetransConfirmedUplink+0x40>
        {
            return true;
 8011a0c:	2301      	movs	r3, #1
 8011a0e:	e000      	b.n	8011a12 <CheckRetransConfirmedUplink+0x42>
        }
    }
    return false;
 8011a10:	2300      	movs	r3, #0
}
 8011a12:	4618      	mov	r0, r3
 8011a14:	bd80      	pop	{r7, pc}
 8011a16:	bf00      	nop
 8011a18:	200007d0 	.word	0x200007d0
 8011a1c:	20000d04 	.word	0x20000d04

08011a20 <IncreaseAdrAckCounter>:

static uint32_t IncreaseAdrAckCounter( uint32_t counter )
{
 8011a20:	b480      	push	{r7}
 8011a22:	b083      	sub	sp, #12
 8011a24:	af00      	add	r7, sp, #0
 8011a26:	6078      	str	r0, [r7, #4]
    if( counter < ADR_ACK_COUNTER_MAX )
 8011a28:	687b      	ldr	r3, [r7, #4]
 8011a2a:	f1b3 3fff 	cmp.w	r3, #4294967295
 8011a2e:	d002      	beq.n	8011a36 <IncreaseAdrAckCounter+0x16>
    {
        counter++;
 8011a30:	687b      	ldr	r3, [r7, #4]
 8011a32:	3301      	adds	r3, #1
 8011a34:	607b      	str	r3, [r7, #4]
    }
    return counter;
 8011a36:	687b      	ldr	r3, [r7, #4]
}
 8011a38:	4618      	mov	r0, r3
 8011a3a:	370c      	adds	r7, #12
 8011a3c:	46bd      	mov	sp, r7
 8011a3e:	bc80      	pop	{r7}
 8011a40:	4770      	bx	lr
	...

08011a44 <StopRetransmission>:
#endif /* LORAMAC_VERSION */

static bool StopRetransmission( void )
{
 8011a44:	b580      	push	{r7, lr}
 8011a46:	af00      	add	r7, sp, #0
            }
        }
    }
#endif /* LORAMAC_VERSION */

    if( ( MacCtx.MacFlags.Bits.McpsInd == 0 ) ||
 8011a48:	4b1a      	ldr	r3, [pc, #104]	@ (8011ab4 <StopRetransmission+0x70>)
 8011a4a:	f893 3491 	ldrb.w	r3, [r3, #1169]	@ 0x491
 8011a4e:	f003 0302 	and.w	r3, r3, #2
 8011a52:	b2db      	uxtb	r3, r3
 8011a54:	2b00      	cmp	r3, #0
 8011a56:	d009      	beq.n	8011a6c <StopRetransmission+0x28>
        ( ( MacCtx.RxStatus.RxSlot != RX_SLOT_WIN_1 ) &&
 8011a58:	4b16      	ldr	r3, [pc, #88]	@ (8011ab4 <StopRetransmission+0x70>)
 8011a5a:	f893 348f 	ldrb.w	r3, [r3, #1167]	@ 0x48f
    if( ( MacCtx.MacFlags.Bits.McpsInd == 0 ) ||
 8011a5e:	2b00      	cmp	r3, #0
 8011a60:	d011      	beq.n	8011a86 <StopRetransmission+0x42>
          ( MacCtx.RxStatus.RxSlot != RX_SLOT_WIN_2 ) ) )
 8011a62:	4b14      	ldr	r3, [pc, #80]	@ (8011ab4 <StopRetransmission+0x70>)
 8011a64:	f893 348f 	ldrb.w	r3, [r3, #1167]	@ 0x48f
        ( ( MacCtx.RxStatus.RxSlot != RX_SLOT_WIN_1 ) &&
 8011a68:	2b01      	cmp	r3, #1
 8011a6a:	d00c      	beq.n	8011a86 <StopRetransmission+0x42>
    {   // Maximum repetitions without downlink. Increase ADR Ack counter.
        // Only process the case when the MAC did not receive a downlink.
        if( Nvm.MacGroup2.AdrCtrlOn == true )
 8011a6c:	4b12      	ldr	r3, [pc, #72]	@ (8011ab8 <StopRetransmission+0x74>)
 8011a6e:	f893 311a 	ldrb.w	r3, [r3, #282]	@ 0x11a
 8011a72:	2b00      	cmp	r3, #0
 8011a74:	d007      	beq.n	8011a86 <StopRetransmission+0x42>
        {
#if (defined( LORAMAC_VERSION ) && ( LORAMAC_VERSION == 0x01000300 ))
            Nvm.MacGroup1.AdrAckCounter++;
#elif (defined( LORAMAC_VERSION ) && (( LORAMAC_VERSION == 0x01000400 ) || ( LORAMAC_VERSION == 0x01010100 )))
            Nvm.MacGroup1.AdrAckCounter = IncreaseAdrAckCounter( Nvm.MacGroup1.AdrAckCounter );
 8011a76:	4b10      	ldr	r3, [pc, #64]	@ (8011ab8 <StopRetransmission+0x74>)
 8011a78:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8011a7a:	4618      	mov	r0, r3
 8011a7c:	f7ff ffd0 	bl	8011a20 <IncreaseAdrAckCounter>
 8011a80:	4603      	mov	r3, r0
 8011a82:	4a0d      	ldr	r2, [pc, #52]	@ (8011ab8 <StopRetransmission+0x74>)
 8011a84:	6293      	str	r3, [r2, #40]	@ 0x28
#endif /* LORAMAC_VERSION */
        }
    }

    MacCtx.ChannelsNbTransCounter = 0;
 8011a86:	4b0b      	ldr	r3, [pc, #44]	@ (8011ab4 <StopRetransmission+0x70>)
 8011a88:	2200      	movs	r2, #0
 8011a8a:	f883 2418 	strb.w	r2, [r3, #1048]	@ 0x418
    MacCtx.NodeAckRequested = false;
 8011a8e:	4b09      	ldr	r3, [pc, #36]	@ (8011ab4 <StopRetransmission+0x70>)
 8011a90:	2200      	movs	r2, #0
 8011a92:	f883 241a 	strb.w	r2, [r3, #1050]	@ 0x41a
#if (defined( LORAMAC_VERSION ) && ( LORAMAC_VERSION == 0x01000300 ))
    MacCtx.AckTimeoutRetry = false;
#elif (defined( LORAMAC_VERSION ) && (( LORAMAC_VERSION == 0x01000400 ) || ( LORAMAC_VERSION == 0x01010100 )))
    MacCtx.RetransmitTimeoutRetry = false;
 8011a96:	4b07      	ldr	r3, [pc, #28]	@ (8011ab4 <StopRetransmission+0x70>)
 8011a98:	2200      	movs	r2, #0
 8011a9a:	f883 2419 	strb.w	r2, [r3, #1049]	@ 0x419
#endif /* LORAMAC_VERSION */
    MacCtx.MacState &= ~LORAMAC_TX_RUNNING;
 8011a9e:	4b05      	ldr	r3, [pc, #20]	@ (8011ab4 <StopRetransmission+0x70>)
 8011aa0:	f8d3 3340 	ldr.w	r3, [r3, #832]	@ 0x340
 8011aa4:	f023 0302 	bic.w	r3, r3, #2
 8011aa8:	4a02      	ldr	r2, [pc, #8]	@ (8011ab4 <StopRetransmission+0x70>)
 8011aaa:	f8c2 3340 	str.w	r3, [r2, #832]	@ 0x340

    return true;
 8011aae:	2301      	movs	r3, #1
}
 8011ab0:	4618      	mov	r0, r3
 8011ab2:	bd80      	pop	{r7, pc}
 8011ab4:	200007d0 	.word	0x200007d0
 8011ab8:	20000d04 	.word	0x20000d04

08011abc <OnMacProcessNotify>:

static void OnMacProcessNotify( void )
{
 8011abc:	b580      	push	{r7, lr}
 8011abe:	af00      	add	r7, sp, #0
    if( ( MacCtx.MacCallbacks != NULL ) && ( MacCtx.MacCallbacks->MacProcessNotify != NULL ) )
 8011ac0:	4b08      	ldr	r3, [pc, #32]	@ (8011ae4 <OnMacProcessNotify+0x28>)
 8011ac2:	f8d3 3348 	ldr.w	r3, [r3, #840]	@ 0x348
 8011ac6:	2b00      	cmp	r3, #0
 8011ac8:	d00a      	beq.n	8011ae0 <OnMacProcessNotify+0x24>
 8011aca:	4b06      	ldr	r3, [pc, #24]	@ (8011ae4 <OnMacProcessNotify+0x28>)
 8011acc:	f8d3 3348 	ldr.w	r3, [r3, #840]	@ 0x348
 8011ad0:	695b      	ldr	r3, [r3, #20]
 8011ad2:	2b00      	cmp	r3, #0
 8011ad4:	d004      	beq.n	8011ae0 <OnMacProcessNotify+0x24>
    {
        MacCtx.MacCallbacks->MacProcessNotify( );
 8011ad6:	4b03      	ldr	r3, [pc, #12]	@ (8011ae4 <OnMacProcessNotify+0x28>)
 8011ad8:	f8d3 3348 	ldr.w	r3, [r3, #840]	@ 0x348
 8011adc:	695b      	ldr	r3, [r3, #20]
 8011ade:	4798      	blx	r3
    }
}
 8011ae0:	bf00      	nop
 8011ae2:	bd80      	pop	{r7, pc}
 8011ae4:	200007d0 	.word	0x200007d0

08011ae8 <CallNvmDataChangeCallback>:

static void CallNvmDataChangeCallback( uint16_t notifyFlags )
{
 8011ae8:	b580      	push	{r7, lr}
 8011aea:	b082      	sub	sp, #8
 8011aec:	af00      	add	r7, sp, #0
 8011aee:	4603      	mov	r3, r0
 8011af0:	80fb      	strh	r3, [r7, #6]
    if( ( MacCtx.MacCallbacks != NULL ) && ( MacCtx.MacCallbacks->NvmDataChange  != NULL ) )
 8011af2:	4b0b      	ldr	r3, [pc, #44]	@ (8011b20 <CallNvmDataChangeCallback+0x38>)
 8011af4:	f8d3 3348 	ldr.w	r3, [r3, #840]	@ 0x348
 8011af8:	2b00      	cmp	r3, #0
 8011afa:	d00c      	beq.n	8011b16 <CallNvmDataChangeCallback+0x2e>
 8011afc:	4b08      	ldr	r3, [pc, #32]	@ (8011b20 <CallNvmDataChangeCallback+0x38>)
 8011afe:	f8d3 3348 	ldr.w	r3, [r3, #840]	@ 0x348
 8011b02:	691b      	ldr	r3, [r3, #16]
 8011b04:	2b00      	cmp	r3, #0
 8011b06:	d006      	beq.n	8011b16 <CallNvmDataChangeCallback+0x2e>
    {
        MacCtx.MacCallbacks->NvmDataChange ( notifyFlags );
 8011b08:	4b05      	ldr	r3, [pc, #20]	@ (8011b20 <CallNvmDataChangeCallback+0x38>)
 8011b0a:	f8d3 3348 	ldr.w	r3, [r3, #840]	@ 0x348
 8011b0e:	691b      	ldr	r3, [r3, #16]
 8011b10:	88fa      	ldrh	r2, [r7, #6]
 8011b12:	4610      	mov	r0, r2
 8011b14:	4798      	blx	r3
    }
}
 8011b16:	bf00      	nop
 8011b18:	3708      	adds	r7, #8
 8011b1a:	46bd      	mov	sp, r7
 8011b1c:	bd80      	pop	{r7, pc}
 8011b1e:	bf00      	nop
 8011b20:	200007d0 	.word	0x200007d0

08011b24 <IsRequestPending>:
    MacCtx.McpsConfirm.NbRetries = MacCtx.AckTimeoutRetriesCounter;
}
#endif /* LORAMAC_VERSION */

static uint8_t IsRequestPending( void )
{
 8011b24:	b480      	push	{r7}
 8011b26:	af00      	add	r7, sp, #0
    if( ( MacCtx.MacFlags.Bits.MlmeReq == 1 ) ||
 8011b28:	4b0b      	ldr	r3, [pc, #44]	@ (8011b58 <IsRequestPending+0x34>)
 8011b2a:	f893 3491 	ldrb.w	r3, [r3, #1169]	@ 0x491
 8011b2e:	f003 0304 	and.w	r3, r3, #4
 8011b32:	b2db      	uxtb	r3, r3
 8011b34:	2b00      	cmp	r3, #0
 8011b36:	d107      	bne.n	8011b48 <IsRequestPending+0x24>
        ( MacCtx.MacFlags.Bits.McpsReq == 1 ) )
 8011b38:	4b07      	ldr	r3, [pc, #28]	@ (8011b58 <IsRequestPending+0x34>)
 8011b3a:	f893 3491 	ldrb.w	r3, [r3, #1169]	@ 0x491
 8011b3e:	f003 0301 	and.w	r3, r3, #1
 8011b42:	b2db      	uxtb	r3, r3
    if( ( MacCtx.MacFlags.Bits.MlmeReq == 1 ) ||
 8011b44:	2b00      	cmp	r3, #0
 8011b46:	d001      	beq.n	8011b4c <IsRequestPending+0x28>
    {
        return 1;
 8011b48:	2301      	movs	r3, #1
 8011b4a:	e000      	b.n	8011b4e <IsRequestPending+0x2a>
    }
    return 0;
 8011b4c:	2300      	movs	r3, #0
}
 8011b4e:	4618      	mov	r0, r3
 8011b50:	46bd      	mov	sp, r7
 8011b52:	bc80      	pop	{r7}
 8011b54:	4770      	bx	lr
 8011b56:	bf00      	nop
 8011b58:	200007d0 	.word	0x200007d0

08011b5c <LoRaMacInitialization>:

LoRaMacStatus_t LoRaMacInitialization( LoRaMacPrimitives_t* primitives, LoRaMacCallback_t* callbacks, LoRaMacRegion_t region )
{
 8011b5c:	b590      	push	{r4, r7, lr}
 8011b5e:	b091      	sub	sp, #68	@ 0x44
 8011b60:	af02      	add	r7, sp, #8
 8011b62:	6178      	str	r0, [r7, #20]
 8011b64:	6139      	str	r1, [r7, #16]
 8011b66:	4613      	mov	r3, r2
 8011b68:	73fb      	strb	r3, [r7, #15]
    GetPhyParams_t getPhy;
    PhyParam_t phyParam;

    if( ( primitives == NULL ) ||
 8011b6a:	697b      	ldr	r3, [r7, #20]
 8011b6c:	2b00      	cmp	r3, #0
 8011b6e:	d002      	beq.n	8011b76 <LoRaMacInitialization+0x1a>
 8011b70:	693b      	ldr	r3, [r7, #16]
 8011b72:	2b00      	cmp	r3, #0
 8011b74:	d101      	bne.n	8011b7a <LoRaMacInitialization+0x1e>
        ( callbacks == NULL ) )
    {
        return LORAMAC_STATUS_PARAMETER_INVALID;
 8011b76:	2303      	movs	r3, #3
 8011b78:	e27a      	b.n	8012070 <LoRaMacInitialization+0x514>
    }

    if( ( primitives->MacMcpsConfirm == NULL ) ||
 8011b7a:	697b      	ldr	r3, [r7, #20]
 8011b7c:	681b      	ldr	r3, [r3, #0]
 8011b7e:	2b00      	cmp	r3, #0
 8011b80:	d00b      	beq.n	8011b9a <LoRaMacInitialization+0x3e>
        ( primitives->MacMcpsIndication == NULL ) ||
 8011b82:	697b      	ldr	r3, [r7, #20]
 8011b84:	685b      	ldr	r3, [r3, #4]
    if( ( primitives->MacMcpsConfirm == NULL ) ||
 8011b86:	2b00      	cmp	r3, #0
 8011b88:	d007      	beq.n	8011b9a <LoRaMacInitialization+0x3e>
        ( primitives->MacMlmeConfirm == NULL ) ||
 8011b8a:	697b      	ldr	r3, [r7, #20]
 8011b8c:	689b      	ldr	r3, [r3, #8]
        ( primitives->MacMcpsIndication == NULL ) ||
 8011b8e:	2b00      	cmp	r3, #0
 8011b90:	d003      	beq.n	8011b9a <LoRaMacInitialization+0x3e>
        ( primitives->MacMlmeIndication == NULL ) )
 8011b92:	697b      	ldr	r3, [r7, #20]
 8011b94:	68db      	ldr	r3, [r3, #12]
        ( primitives->MacMlmeConfirm == NULL ) ||
 8011b96:	2b00      	cmp	r3, #0
 8011b98:	d101      	bne.n	8011b9e <LoRaMacInitialization+0x42>
    {
        return LORAMAC_STATUS_PARAMETER_INVALID;
 8011b9a:	2303      	movs	r3, #3
 8011b9c:	e268      	b.n	8012070 <LoRaMacInitialization+0x514>
    }
    // Verify if the region is supported
    if( RegionIsActive( region ) == false )
 8011b9e:	7bfb      	ldrb	r3, [r7, #15]
 8011ba0:	4618      	mov	r0, r3
 8011ba2:	f003 fd03 	bl	80155ac <RegionIsActive>
 8011ba6:	4603      	mov	r3, r0
 8011ba8:	f083 0301 	eor.w	r3, r3, #1
 8011bac:	b2db      	uxtb	r3, r3
 8011bae:	2b00      	cmp	r3, #0
 8011bb0:	d001      	beq.n	8011bb6 <LoRaMacInitialization+0x5a>
    {
        return LORAMAC_STATUS_REGION_NOT_SUPPORTED;
 8011bb2:	2309      	movs	r3, #9
 8011bb4:	e25c      	b.n	8012070 <LoRaMacInitialization+0x514>
    }

    // Confirm queue reset
    LoRaMacConfirmQueueInit( primitives );
 8011bb6:	6978      	ldr	r0, [r7, #20]
 8011bb8:	f002 f996 	bl	8013ee8 <LoRaMacConfirmQueueInit>

    // Initialize the module context with zeros
    memset1( ( uint8_t* ) &Nvm, 0x00, sizeof( LoRaMacNvmData_t ) );
 8011bbc:	f240 52bc 	movw	r2, #1468	@ 0x5bc
 8011bc0:	2100      	movs	r1, #0
 8011bc2:	48c7      	ldr	r0, [pc, #796]	@ (8011ee0 <LoRaMacInitialization+0x384>)
 8011bc4:	f005 ff68 	bl	8017a98 <memset1>
    memset1( ( uint8_t* ) &MacCtx, 0x00, sizeof( LoRaMacCtx_t ) );
 8011bc8:	f240 5234 	movw	r2, #1332	@ 0x534
 8011bcc:	2100      	movs	r1, #0
 8011bce:	48c5      	ldr	r0, [pc, #788]	@ (8011ee4 <LoRaMacInitialization+0x388>)
 8011bd0:	f005 ff62 	bl	8017a98 <memset1>
    // Set non zero variables to its default value
#if (defined( LORAMAC_VERSION ) && ( LORAMAC_VERSION == 0x01000300 ))
    MacCtx.AckTimeoutRetriesCounter = 1;
    MacCtx.AckTimeoutRetries = 1;
#endif /* LORAMAC_VERSION */
    Nvm.MacGroup2.Region = region;
 8011bd4:	4ac2      	ldr	r2, [pc, #776]	@ (8011ee0 <LoRaMacInitialization+0x384>)
 8011bd6:	7bfb      	ldrb	r3, [r7, #15]
 8011bd8:	f882 3048 	strb.w	r3, [r2, #72]	@ 0x48
    Nvm.MacGroup2.DeviceClass = CLASS_A;
 8011bdc:	4bc0      	ldr	r3, [pc, #768]	@ (8011ee0 <LoRaMacInitialization+0x384>)
 8011bde:	2200      	movs	r2, #0
 8011be0:	f883 2118 	strb.w	r2, [r3, #280]	@ 0x118
    Nvm.MacGroup2.MacParams.RepeaterSupport = false;
 8011be4:	4bbe      	ldr	r3, [pc, #760]	@ (8011ee0 <LoRaMacInitialization+0x384>)
 8011be6:	2200      	movs	r2, #0
 8011be8:	f883 208c 	strb.w	r2, [r3, #140]	@ 0x8c

    // Setup version
    Nvm.MacGroup2.Version.Value = LORAMAC_VERSION;
 8011bec:	4bbc      	ldr	r3, [pc, #752]	@ (8011ee0 <LoRaMacInitialization+0x384>)
 8011bee:	4abe      	ldr	r2, [pc, #760]	@ (8011ee8 <LoRaMacInitialization+0x38c>)
 8011bf0:	f8c3 212c 	str.w	r2, [r3, #300]	@ 0x12c
#if (defined( LORAMAC_VERSION ) && (( LORAMAC_VERSION == 0x01000400 ) || ( LORAMAC_VERSION == 0x01010100 )))
    InitDefaultsParams_t params;
    params.Type = INIT_TYPE_DEFAULTS;
 8011bf4:	2300      	movs	r3, #0
 8011bf6:	f887 3028 	strb.w	r3, [r7, #40]	@ 0x28
    params.NvmGroup1 = &Nvm.RegionGroup1;
 8011bfa:	4bbc      	ldr	r3, [pc, #752]	@ (8011eec <LoRaMacInitialization+0x390>)
 8011bfc:	61fb      	str	r3, [r7, #28]
    params.NvmGroup2 = &Nvm.RegionGroup2;
 8011bfe:	4bbc      	ldr	r3, [pc, #752]	@ (8011ef0 <LoRaMacInitialization+0x394>)
 8011c00:	623b      	str	r3, [r7, #32]
    params.Bands = &RegionBands;
 8011c02:	4bbc      	ldr	r3, [pc, #752]	@ (8011ef4 <LoRaMacInitialization+0x398>)
 8011c04:	627b      	str	r3, [r7, #36]	@ 0x24
    RegionInitDefaults( Nvm.MacGroup2.Region, &params );
 8011c06:	4bb6      	ldr	r3, [pc, #728]	@ (8011ee0 <LoRaMacInitialization+0x384>)
 8011c08:	f893 3048 	ldrb.w	r3, [r3, #72]	@ 0x48
 8011c0c:	f107 021c 	add.w	r2, r7, #28
 8011c10:	4611      	mov	r1, r2
 8011c12:	4618      	mov	r0, r3
 8011c14:	f003 fd03 	bl	801561e <RegionInitDefaults>
#endif /* LORAMAC_VERSION */

    // Reset to defaults
    getPhy.Attribute = PHY_DUTY_CYCLE;
 8011c18:	230f      	movs	r3, #15
 8011c1a:	f887 3030 	strb.w	r3, [r7, #48]	@ 0x30
    phyParam = RegionGetPhyParam( Nvm.MacGroup2.Region, &getPhy );
 8011c1e:	4bb0      	ldr	r3, [pc, #704]	@ (8011ee0 <LoRaMacInitialization+0x384>)
 8011c20:	f893 3048 	ldrb.w	r3, [r3, #72]	@ 0x48
 8011c24:	f107 0230 	add.w	r2, r7, #48	@ 0x30
 8011c28:	4611      	mov	r1, r2
 8011c2a:	4618      	mov	r0, r3
 8011c2c:	f003 fcce 	bl	80155cc <RegionGetPhyParam>
 8011c30:	4603      	mov	r3, r0
 8011c32:	62fb      	str	r3, [r7, #44]	@ 0x2c
    Nvm.MacGroup2.DutyCycleOn = ( bool ) phyParam.Value;
 8011c34:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8011c36:	2b00      	cmp	r3, #0
 8011c38:	bf14      	ite	ne
 8011c3a:	2301      	movne	r3, #1
 8011c3c:	2300      	moveq	r3, #0
 8011c3e:	b2da      	uxtb	r2, r3
 8011c40:	4ba7      	ldr	r3, [pc, #668]	@ (8011ee0 <LoRaMacInitialization+0x384>)
 8011c42:	f883 211c 	strb.w	r2, [r3, #284]	@ 0x11c

    getPhy.Attribute = PHY_DEF_TX_POWER;
 8011c46:	230a      	movs	r3, #10
 8011c48:	f887 3030 	strb.w	r3, [r7, #48]	@ 0x30
    phyParam = RegionGetPhyParam( Nvm.MacGroup2.Region, &getPhy );
 8011c4c:	4ba4      	ldr	r3, [pc, #656]	@ (8011ee0 <LoRaMacInitialization+0x384>)
 8011c4e:	f893 3048 	ldrb.w	r3, [r3, #72]	@ 0x48
 8011c52:	f107 0230 	add.w	r2, r7, #48	@ 0x30
 8011c56:	4611      	mov	r1, r2
 8011c58:	4618      	mov	r0, r3
 8011c5a:	f003 fcb7 	bl	80155cc <RegionGetPhyParam>
 8011c5e:	4603      	mov	r3, r0
 8011c60:	62fb      	str	r3, [r7, #44]	@ 0x2c
    Nvm.MacGroup2.ChannelsTxPowerDefault = phyParam.Value;
 8011c62:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8011c64:	b25a      	sxtb	r2, r3
 8011c66:	4b9e      	ldr	r3, [pc, #632]	@ (8011ee0 <LoRaMacInitialization+0x384>)
 8011c68:	f883 20dc 	strb.w	r2, [r3, #220]	@ 0xdc

    getPhy.Attribute = PHY_DEF_TX_DR;
 8011c6c:	2306      	movs	r3, #6
 8011c6e:	f887 3030 	strb.w	r3, [r7, #48]	@ 0x30
    phyParam = RegionGetPhyParam( Nvm.MacGroup2.Region, &getPhy );
 8011c72:	4b9b      	ldr	r3, [pc, #620]	@ (8011ee0 <LoRaMacInitialization+0x384>)
 8011c74:	f893 3048 	ldrb.w	r3, [r3, #72]	@ 0x48
 8011c78:	f107 0230 	add.w	r2, r7, #48	@ 0x30
 8011c7c:	4611      	mov	r1, r2
 8011c7e:	4618      	mov	r0, r3
 8011c80:	f003 fca4 	bl	80155cc <RegionGetPhyParam>
 8011c84:	4603      	mov	r3, r0
 8011c86:	62fb      	str	r3, [r7, #44]	@ 0x2c
    Nvm.MacGroup2.ChannelsDatarateDefault = phyParam.Value;
 8011c88:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8011c8a:	b25a      	sxtb	r2, r3
 8011c8c:	4b94      	ldr	r3, [pc, #592]	@ (8011ee0 <LoRaMacInitialization+0x384>)
 8011c8e:	f883 20dd 	strb.w	r2, [r3, #221]	@ 0xdd

    getPhy.Attribute = PHY_MAX_RX_WINDOW;
 8011c92:	2310      	movs	r3, #16
 8011c94:	f887 3030 	strb.w	r3, [r7, #48]	@ 0x30
    phyParam = RegionGetPhyParam( Nvm.MacGroup2.Region, &getPhy );
 8011c98:	4b91      	ldr	r3, [pc, #580]	@ (8011ee0 <LoRaMacInitialization+0x384>)
 8011c9a:	f893 3048 	ldrb.w	r3, [r3, #72]	@ 0x48
 8011c9e:	f107 0230 	add.w	r2, r7, #48	@ 0x30
 8011ca2:	4611      	mov	r1, r2
 8011ca4:	4618      	mov	r0, r3
 8011ca6:	f003 fc91 	bl	80155cc <RegionGetPhyParam>
 8011caa:	4603      	mov	r3, r0
 8011cac:	62fb      	str	r3, [r7, #44]	@ 0x2c
    Nvm.MacGroup2.MacParamsDefaults.MaxRxWindow = phyParam.Value;
 8011cae:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8011cb0:	4a8b      	ldr	r2, [pc, #556]	@ (8011ee0 <LoRaMacInitialization+0x384>)
 8011cb2:	f8c2 309c 	str.w	r3, [r2, #156]	@ 0x9c

    getPhy.Attribute = PHY_RECEIVE_DELAY1;
 8011cb6:	2311      	movs	r3, #17
 8011cb8:	f887 3030 	strb.w	r3, [r7, #48]	@ 0x30
    phyParam = RegionGetPhyParam( Nvm.MacGroup2.Region, &getPhy );
 8011cbc:	4b88      	ldr	r3, [pc, #544]	@ (8011ee0 <LoRaMacInitialization+0x384>)
 8011cbe:	f893 3048 	ldrb.w	r3, [r3, #72]	@ 0x48
 8011cc2:	f107 0230 	add.w	r2, r7, #48	@ 0x30
 8011cc6:	4611      	mov	r1, r2
 8011cc8:	4618      	mov	r0, r3
 8011cca:	f003 fc7f 	bl	80155cc <RegionGetPhyParam>
 8011cce:	4603      	mov	r3, r0
 8011cd0:	62fb      	str	r3, [r7, #44]	@ 0x2c
    Nvm.MacGroup2.MacParamsDefaults.ReceiveDelay1 = phyParam.Value;
 8011cd2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8011cd4:	4a82      	ldr	r2, [pc, #520]	@ (8011ee0 <LoRaMacInitialization+0x384>)
 8011cd6:	f8c2 30a0 	str.w	r3, [r2, #160]	@ 0xa0

    getPhy.Attribute = PHY_RECEIVE_DELAY2;
 8011cda:	2312      	movs	r3, #18
 8011cdc:	f887 3030 	strb.w	r3, [r7, #48]	@ 0x30
    phyParam = RegionGetPhyParam( Nvm.MacGroup2.Region, &getPhy );
 8011ce0:	4b7f      	ldr	r3, [pc, #508]	@ (8011ee0 <LoRaMacInitialization+0x384>)
 8011ce2:	f893 3048 	ldrb.w	r3, [r3, #72]	@ 0x48
 8011ce6:	f107 0230 	add.w	r2, r7, #48	@ 0x30
 8011cea:	4611      	mov	r1, r2
 8011cec:	4618      	mov	r0, r3
 8011cee:	f003 fc6d 	bl	80155cc <RegionGetPhyParam>
 8011cf2:	4603      	mov	r3, r0
 8011cf4:	62fb      	str	r3, [r7, #44]	@ 0x2c
    Nvm.MacGroup2.MacParamsDefaults.ReceiveDelay2 = phyParam.Value;
 8011cf6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8011cf8:	4a79      	ldr	r2, [pc, #484]	@ (8011ee0 <LoRaMacInitialization+0x384>)
 8011cfa:	f8c2 30a4 	str.w	r3, [r2, #164]	@ 0xa4

    getPhy.Attribute = PHY_JOIN_ACCEPT_DELAY1;
 8011cfe:	2313      	movs	r3, #19
 8011d00:	f887 3030 	strb.w	r3, [r7, #48]	@ 0x30
    phyParam = RegionGetPhyParam( Nvm.MacGroup2.Region, &getPhy );
 8011d04:	4b76      	ldr	r3, [pc, #472]	@ (8011ee0 <LoRaMacInitialization+0x384>)
 8011d06:	f893 3048 	ldrb.w	r3, [r3, #72]	@ 0x48
 8011d0a:	f107 0230 	add.w	r2, r7, #48	@ 0x30
 8011d0e:	4611      	mov	r1, r2
 8011d10:	4618      	mov	r0, r3
 8011d12:	f003 fc5b 	bl	80155cc <RegionGetPhyParam>
 8011d16:	4603      	mov	r3, r0
 8011d18:	62fb      	str	r3, [r7, #44]	@ 0x2c
    Nvm.MacGroup2.MacParamsDefaults.JoinAcceptDelay1 = phyParam.Value;
 8011d1a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8011d1c:	4a70      	ldr	r2, [pc, #448]	@ (8011ee0 <LoRaMacInitialization+0x384>)
 8011d1e:	f8c2 30a8 	str.w	r3, [r2, #168]	@ 0xa8

    getPhy.Attribute = PHY_JOIN_ACCEPT_DELAY2;
 8011d22:	2314      	movs	r3, #20
 8011d24:	f887 3030 	strb.w	r3, [r7, #48]	@ 0x30
    phyParam = RegionGetPhyParam( Nvm.MacGroup2.Region, &getPhy );
 8011d28:	4b6d      	ldr	r3, [pc, #436]	@ (8011ee0 <LoRaMacInitialization+0x384>)
 8011d2a:	f893 3048 	ldrb.w	r3, [r3, #72]	@ 0x48
 8011d2e:	f107 0230 	add.w	r2, r7, #48	@ 0x30
 8011d32:	4611      	mov	r1, r2
 8011d34:	4618      	mov	r0, r3
 8011d36:	f003 fc49 	bl	80155cc <RegionGetPhyParam>
 8011d3a:	4603      	mov	r3, r0
 8011d3c:	62fb      	str	r3, [r7, #44]	@ 0x2c
    Nvm.MacGroup2.MacParamsDefaults.JoinAcceptDelay2 = phyParam.Value;
 8011d3e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8011d40:	4a67      	ldr	r2, [pc, #412]	@ (8011ee0 <LoRaMacInitialization+0x384>)
 8011d42:	f8c2 30ac 	str.w	r3, [r2, #172]	@ 0xac

    getPhy.Attribute = PHY_DEF_DR1_OFFSET;
 8011d46:	2316      	movs	r3, #22
 8011d48:	f887 3030 	strb.w	r3, [r7, #48]	@ 0x30
    phyParam = RegionGetPhyParam( Nvm.MacGroup2.Region, &getPhy );
 8011d4c:	4b64      	ldr	r3, [pc, #400]	@ (8011ee0 <LoRaMacInitialization+0x384>)
 8011d4e:	f893 3048 	ldrb.w	r3, [r3, #72]	@ 0x48
 8011d52:	f107 0230 	add.w	r2, r7, #48	@ 0x30
 8011d56:	4611      	mov	r1, r2
 8011d58:	4618      	mov	r0, r3
 8011d5a:	f003 fc37 	bl	80155cc <RegionGetPhyParam>
 8011d5e:	4603      	mov	r3, r0
 8011d60:	62fb      	str	r3, [r7, #44]	@ 0x2c
    Nvm.MacGroup2.MacParamsDefaults.Rx1DrOffset = phyParam.Value;
 8011d62:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8011d64:	b2da      	uxtb	r2, r3
 8011d66:	4b5e      	ldr	r3, [pc, #376]	@ (8011ee0 <LoRaMacInitialization+0x384>)
 8011d68:	f883 20b1 	strb.w	r2, [r3, #177]	@ 0xb1

    getPhy.Attribute = PHY_DEF_RX2_FREQUENCY;
 8011d6c:	2317      	movs	r3, #23
 8011d6e:	f887 3030 	strb.w	r3, [r7, #48]	@ 0x30
    phyParam = RegionGetPhyParam( Nvm.MacGroup2.Region, &getPhy );
 8011d72:	4b5b      	ldr	r3, [pc, #364]	@ (8011ee0 <LoRaMacInitialization+0x384>)
 8011d74:	f893 3048 	ldrb.w	r3, [r3, #72]	@ 0x48
 8011d78:	f107 0230 	add.w	r2, r7, #48	@ 0x30
 8011d7c:	4611      	mov	r1, r2
 8011d7e:	4618      	mov	r0, r3
 8011d80:	f003 fc24 	bl	80155cc <RegionGetPhyParam>
 8011d84:	4603      	mov	r3, r0
 8011d86:	62fb      	str	r3, [r7, #44]	@ 0x2c
    Nvm.MacGroup2.MacParamsDefaults.Rx2Channel.Frequency = phyParam.Value;
 8011d88:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8011d8a:	4a55      	ldr	r2, [pc, #340]	@ (8011ee0 <LoRaMacInitialization+0x384>)
 8011d8c:	f8c2 30b4 	str.w	r3, [r2, #180]	@ 0xb4
    Nvm.MacGroup2.MacParamsDefaults.RxCChannel.Frequency = phyParam.Value;
 8011d90:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8011d92:	4a53      	ldr	r2, [pc, #332]	@ (8011ee0 <LoRaMacInitialization+0x384>)
 8011d94:	f8c2 30bc 	str.w	r3, [r2, #188]	@ 0xbc

    getPhy.Attribute = PHY_DEF_RX2_DR;
 8011d98:	2318      	movs	r3, #24
 8011d9a:	f887 3030 	strb.w	r3, [r7, #48]	@ 0x30
    phyParam = RegionGetPhyParam( Nvm.MacGroup2.Region, &getPhy );
 8011d9e:	4b50      	ldr	r3, [pc, #320]	@ (8011ee0 <LoRaMacInitialization+0x384>)
 8011da0:	f893 3048 	ldrb.w	r3, [r3, #72]	@ 0x48
 8011da4:	f107 0230 	add.w	r2, r7, #48	@ 0x30
 8011da8:	4611      	mov	r1, r2
 8011daa:	4618      	mov	r0, r3
 8011dac:	f003 fc0e 	bl	80155cc <RegionGetPhyParam>
 8011db0:	4603      	mov	r3, r0
 8011db2:	62fb      	str	r3, [r7, #44]	@ 0x2c
    Nvm.MacGroup2.MacParamsDefaults.Rx2Channel.Datarate = phyParam.Value;
 8011db4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8011db6:	b2da      	uxtb	r2, r3
 8011db8:	4b49      	ldr	r3, [pc, #292]	@ (8011ee0 <LoRaMacInitialization+0x384>)
 8011dba:	f883 20b8 	strb.w	r2, [r3, #184]	@ 0xb8
    Nvm.MacGroup2.MacParamsDefaults.RxCChannel.Datarate = phyParam.Value;
 8011dbe:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8011dc0:	b2da      	uxtb	r2, r3
 8011dc2:	4b47      	ldr	r3, [pc, #284]	@ (8011ee0 <LoRaMacInitialization+0x384>)
 8011dc4:	f883 20c0 	strb.w	r2, [r3, #192]	@ 0xc0

    getPhy.Attribute = PHY_DEF_UPLINK_DWELL_TIME;
 8011dc8:	231d      	movs	r3, #29
 8011dca:	f887 3030 	strb.w	r3, [r7, #48]	@ 0x30
    phyParam = RegionGetPhyParam( Nvm.MacGroup2.Region, &getPhy );
 8011dce:	4b44      	ldr	r3, [pc, #272]	@ (8011ee0 <LoRaMacInitialization+0x384>)
 8011dd0:	f893 3048 	ldrb.w	r3, [r3, #72]	@ 0x48
 8011dd4:	f107 0230 	add.w	r2, r7, #48	@ 0x30
 8011dd8:	4611      	mov	r1, r2
 8011dda:	4618      	mov	r0, r3
 8011ddc:	f003 fbf6 	bl	80155cc <RegionGetPhyParam>
 8011de0:	4603      	mov	r3, r0
 8011de2:	62fb      	str	r3, [r7, #44]	@ 0x2c
    Nvm.MacGroup2.MacParamsDefaults.UplinkDwellTime = phyParam.Value;
 8011de4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8011de6:	b2da      	uxtb	r2, r3
 8011de8:	4b3d      	ldr	r3, [pc, #244]	@ (8011ee0 <LoRaMacInitialization+0x384>)
 8011dea:	f883 20c4 	strb.w	r2, [r3, #196]	@ 0xc4

    getPhy.Attribute = PHY_DEF_DOWNLINK_DWELL_TIME;
 8011dee:	231e      	movs	r3, #30
 8011df0:	f887 3030 	strb.w	r3, [r7, #48]	@ 0x30
    phyParam = RegionGetPhyParam( Nvm.MacGroup2.Region, &getPhy );
 8011df4:	4b3a      	ldr	r3, [pc, #232]	@ (8011ee0 <LoRaMacInitialization+0x384>)
 8011df6:	f893 3048 	ldrb.w	r3, [r3, #72]	@ 0x48
 8011dfa:	f107 0230 	add.w	r2, r7, #48	@ 0x30
 8011dfe:	4611      	mov	r1, r2
 8011e00:	4618      	mov	r0, r3
 8011e02:	f003 fbe3 	bl	80155cc <RegionGetPhyParam>
 8011e06:	4603      	mov	r3, r0
 8011e08:	62fb      	str	r3, [r7, #44]	@ 0x2c
    Nvm.MacGroup2.MacParamsDefaults.DownlinkDwellTime = phyParam.Value;
 8011e0a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8011e0c:	b2da      	uxtb	r2, r3
 8011e0e:	4b34      	ldr	r3, [pc, #208]	@ (8011ee0 <LoRaMacInitialization+0x384>)
 8011e10:	f883 20c5 	strb.w	r2, [r3, #197]	@ 0xc5

    getPhy.Attribute = PHY_DEF_MAX_EIRP;
 8011e14:	231f      	movs	r3, #31
 8011e16:	f887 3030 	strb.w	r3, [r7, #48]	@ 0x30
    phyParam = RegionGetPhyParam( Nvm.MacGroup2.Region, &getPhy );
 8011e1a:	4b31      	ldr	r3, [pc, #196]	@ (8011ee0 <LoRaMacInitialization+0x384>)
 8011e1c:	f893 3048 	ldrb.w	r3, [r3, #72]	@ 0x48
 8011e20:	f107 0230 	add.w	r2, r7, #48	@ 0x30
 8011e24:	4611      	mov	r1, r2
 8011e26:	4618      	mov	r0, r3
 8011e28:	f003 fbd0 	bl	80155cc <RegionGetPhyParam>
 8011e2c:	4603      	mov	r3, r0
 8011e2e:	62fb      	str	r3, [r7, #44]	@ 0x2c
    Nvm.MacGroup2.MacParamsDefaults.MaxEirp = phyParam.fValue;
 8011e30:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8011e32:	4a2b      	ldr	r2, [pc, #172]	@ (8011ee0 <LoRaMacInitialization+0x384>)
 8011e34:	f8c2 30c8 	str.w	r3, [r2, #200]	@ 0xc8

    getPhy.Attribute = PHY_DEF_ANTENNA_GAIN;
 8011e38:	2320      	movs	r3, #32
 8011e3a:	f887 3030 	strb.w	r3, [r7, #48]	@ 0x30
    phyParam = RegionGetPhyParam( Nvm.MacGroup2.Region, &getPhy );
 8011e3e:	4b28      	ldr	r3, [pc, #160]	@ (8011ee0 <LoRaMacInitialization+0x384>)
 8011e40:	f893 3048 	ldrb.w	r3, [r3, #72]	@ 0x48
 8011e44:	f107 0230 	add.w	r2, r7, #48	@ 0x30
 8011e48:	4611      	mov	r1, r2
 8011e4a:	4618      	mov	r0, r3
 8011e4c:	f003 fbbe 	bl	80155cc <RegionGetPhyParam>
 8011e50:	4603      	mov	r3, r0
 8011e52:	62fb      	str	r3, [r7, #44]	@ 0x2c
    Nvm.MacGroup2.MacParamsDefaults.AntennaGain = phyParam.fValue;
 8011e54:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8011e56:	4a22      	ldr	r2, [pc, #136]	@ (8011ee0 <LoRaMacInitialization+0x384>)
 8011e58:	f8c2 30cc 	str.w	r3, [r2, #204]	@ 0xcc

    getPhy.Attribute = PHY_DEF_ADR_ACK_LIMIT;
 8011e5c:	230b      	movs	r3, #11
 8011e5e:	f887 3030 	strb.w	r3, [r7, #48]	@ 0x30
    phyParam = RegionGetPhyParam( Nvm.MacGroup2.Region, &getPhy );
 8011e62:	4b1f      	ldr	r3, [pc, #124]	@ (8011ee0 <LoRaMacInitialization+0x384>)
 8011e64:	f893 3048 	ldrb.w	r3, [r3, #72]	@ 0x48
 8011e68:	f107 0230 	add.w	r2, r7, #48	@ 0x30
 8011e6c:	4611      	mov	r1, r2
 8011e6e:	4618      	mov	r0, r3
 8011e70:	f003 fbac 	bl	80155cc <RegionGetPhyParam>
 8011e74:	4603      	mov	r3, r0
 8011e76:	62fb      	str	r3, [r7, #44]	@ 0x2c
    Nvm.MacGroup2.MacParamsDefaults.AdrAckLimit = phyParam.Value;
 8011e78:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8011e7a:	b29a      	uxth	r2, r3
 8011e7c:	4b18      	ldr	r3, [pc, #96]	@ (8011ee0 <LoRaMacInitialization+0x384>)
 8011e7e:	f8a3 20d0 	strh.w	r2, [r3, #208]	@ 0xd0

    getPhy.Attribute = PHY_DEF_ADR_ACK_DELAY;
 8011e82:	230c      	movs	r3, #12
 8011e84:	f887 3030 	strb.w	r3, [r7, #48]	@ 0x30
    phyParam = RegionGetPhyParam( Nvm.MacGroup2.Region, &getPhy );
 8011e88:	4b15      	ldr	r3, [pc, #84]	@ (8011ee0 <LoRaMacInitialization+0x384>)
 8011e8a:	f893 3048 	ldrb.w	r3, [r3, #72]	@ 0x48
 8011e8e:	f107 0230 	add.w	r2, r7, #48	@ 0x30
 8011e92:	4611      	mov	r1, r2
 8011e94:	4618      	mov	r0, r3
 8011e96:	f003 fb99 	bl	80155cc <RegionGetPhyParam>
 8011e9a:	4603      	mov	r3, r0
 8011e9c:	62fb      	str	r3, [r7, #44]	@ 0x2c
    Nvm.MacGroup2.MacParamsDefaults.AdrAckDelay = phyParam.Value;
 8011e9e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8011ea0:	b29a      	uxth	r2, r3
 8011ea2:	4b0f      	ldr	r3, [pc, #60]	@ (8011ee0 <LoRaMacInitialization+0x384>)
 8011ea4:	f8a3 20d2 	strh.w	r2, [r3, #210]	@ 0xd2

    // Init parameters which are not set in function ResetMacParameters
    Nvm.MacGroup2.MacParamsDefaults.ChannelsNbTrans = 1;
 8011ea8:	4b0d      	ldr	r3, [pc, #52]	@ (8011ee0 <LoRaMacInitialization+0x384>)
 8011eaa:	2201      	movs	r2, #1
 8011eac:	f883 20b0 	strb.w	r2, [r3, #176]	@ 0xb0
    Nvm.MacGroup2.MacParamsDefaults.SystemMaxRxError = 10;
 8011eb0:	4b0b      	ldr	r3, [pc, #44]	@ (8011ee0 <LoRaMacInitialization+0x384>)
 8011eb2:	220a      	movs	r2, #10
 8011eb4:	f8c3 2094 	str.w	r2, [r3, #148]	@ 0x94
    Nvm.MacGroup2.MacParamsDefaults.MinRxSymbols = 6;
 8011eb8:	4b09      	ldr	r3, [pc, #36]	@ (8011ee0 <LoRaMacInitialization+0x384>)
 8011eba:	2206      	movs	r2, #6
 8011ebc:	f883 2098 	strb.w	r2, [r3, #152]	@ 0x98

    Nvm.MacGroup2.MacParams.SystemMaxRxError = Nvm.MacGroup2.MacParamsDefaults.SystemMaxRxError;
 8011ec0:	4b07      	ldr	r3, [pc, #28]	@ (8011ee0 <LoRaMacInitialization+0x384>)
 8011ec2:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8011ec6:	4a06      	ldr	r2, [pc, #24]	@ (8011ee0 <LoRaMacInitialization+0x384>)
 8011ec8:	64d3      	str	r3, [r2, #76]	@ 0x4c
    Nvm.MacGroup2.MacParams.MinRxSymbols = Nvm.MacGroup2.MacParamsDefaults.MinRxSymbols;
 8011eca:	4b05      	ldr	r3, [pc, #20]	@ (8011ee0 <LoRaMacInitialization+0x384>)
 8011ecc:	f893 2098 	ldrb.w	r2, [r3, #152]	@ 0x98
 8011ed0:	4b03      	ldr	r3, [pc, #12]	@ (8011ee0 <LoRaMacInitialization+0x384>)
 8011ed2:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
    Nvm.MacGroup2.MacParams.MaxRxWindow = Nvm.MacGroup2.MacParamsDefaults.MaxRxWindow;
 8011ed6:	4b02      	ldr	r3, [pc, #8]	@ (8011ee0 <LoRaMacInitialization+0x384>)
 8011ed8:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8011edc:	e00c      	b.n	8011ef8 <LoRaMacInitialization+0x39c>
 8011ede:	bf00      	nop
 8011ee0:	20000d04 	.word	0x20000d04
 8011ee4:	200007d0 	.word	0x200007d0
 8011ee8:	01000400 	.word	0x01000400
 8011eec:	20000f28 	.word	0x20000f28
 8011ef0:	20000f2c 	.word	0x20000f2c
 8011ef4:	2000187c 	.word	0x2000187c
 8011ef8:	4a5f      	ldr	r2, [pc, #380]	@ (8012078 <LoRaMacInitialization+0x51c>)
 8011efa:	6553      	str	r3, [r2, #84]	@ 0x54
    Nvm.MacGroup2.MacParams.ReceiveDelay1 = Nvm.MacGroup2.MacParamsDefaults.ReceiveDelay1;
 8011efc:	4b5e      	ldr	r3, [pc, #376]	@ (8012078 <LoRaMacInitialization+0x51c>)
 8011efe:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 8011f02:	4a5d      	ldr	r2, [pc, #372]	@ (8012078 <LoRaMacInitialization+0x51c>)
 8011f04:	6593      	str	r3, [r2, #88]	@ 0x58
    Nvm.MacGroup2.MacParams.ReceiveDelay2 = Nvm.MacGroup2.MacParamsDefaults.ReceiveDelay2;
 8011f06:	4b5c      	ldr	r3, [pc, #368]	@ (8012078 <LoRaMacInitialization+0x51c>)
 8011f08:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 8011f0c:	4a5a      	ldr	r2, [pc, #360]	@ (8012078 <LoRaMacInitialization+0x51c>)
 8011f0e:	65d3      	str	r3, [r2, #92]	@ 0x5c
    Nvm.MacGroup2.MacParams.JoinAcceptDelay1 = Nvm.MacGroup2.MacParamsDefaults.JoinAcceptDelay1;
 8011f10:	4b59      	ldr	r3, [pc, #356]	@ (8012078 <LoRaMacInitialization+0x51c>)
 8011f12:	f8d3 30a8 	ldr.w	r3, [r3, #168]	@ 0xa8
 8011f16:	4a58      	ldr	r2, [pc, #352]	@ (8012078 <LoRaMacInitialization+0x51c>)
 8011f18:	6613      	str	r3, [r2, #96]	@ 0x60
    Nvm.MacGroup2.MacParams.JoinAcceptDelay2 = Nvm.MacGroup2.MacParamsDefaults.JoinAcceptDelay2;
 8011f1a:	4b57      	ldr	r3, [pc, #348]	@ (8012078 <LoRaMacInitialization+0x51c>)
 8011f1c:	f8d3 30ac 	ldr.w	r3, [r3, #172]	@ 0xac
 8011f20:	4a55      	ldr	r2, [pc, #340]	@ (8012078 <LoRaMacInitialization+0x51c>)
 8011f22:	6653      	str	r3, [r2, #100]	@ 0x64
    Nvm.MacGroup2.MacParams.ChannelsNbTrans = Nvm.MacGroup2.MacParamsDefaults.ChannelsNbTrans;
 8011f24:	4b54      	ldr	r3, [pc, #336]	@ (8012078 <LoRaMacInitialization+0x51c>)
 8011f26:	f893 20b0 	ldrb.w	r2, [r3, #176]	@ 0xb0
 8011f2a:	4b53      	ldr	r3, [pc, #332]	@ (8012078 <LoRaMacInitialization+0x51c>)
 8011f2c:	f883 2068 	strb.w	r2, [r3, #104]	@ 0x68
    params.NvmGroup1 = &Nvm.RegionGroup1;
    params.NvmGroup2 = &Nvm.RegionGroup2;
    RegionInitDefaults( Nvm.MacGroup2.Region, &params );
#elif (defined( LORAMAC_VERSION ) && (( LORAMAC_VERSION == 0x01000400 ) || ( LORAMAC_VERSION == 0x01010100 )))
    // FPort 224 is enabled by default.
    Nvm.MacGroup2.IsCertPortOn = true;
 8011f30:	4b51      	ldr	r3, [pc, #324]	@ (8012078 <LoRaMacInitialization+0x51c>)
 8011f32:	2201      	movs	r2, #1
 8011f34:	f883 211f 	strb.w	r2, [r3, #287]	@ 0x11f
#endif /* LORAMAC_VERSION */

    MacCtx.MacCallbacks = callbacks;
 8011f38:	4a50      	ldr	r2, [pc, #320]	@ (801207c <LoRaMacInitialization+0x520>)
 8011f3a:	693b      	ldr	r3, [r7, #16]
 8011f3c:	f8c2 3348 	str.w	r3, [r2, #840]	@ 0x348
    ResetMacParameters( false );
 8011f40:	2000      	movs	r0, #0
 8011f42:	f7ff f86b 	bl	801101c <ResetMacParameters>

    Nvm.MacGroup2.PublicNetwork = true;
 8011f46:	4b4c      	ldr	r3, [pc, #304]	@ (8012078 <LoRaMacInitialization+0x51c>)
 8011f48:	2201      	movs	r2, #1
 8011f4a:	f883 2119 	strb.w	r2, [r3, #281]	@ 0x119

    MacCtx.MacPrimitives = primitives;
 8011f4e:	4a4b      	ldr	r2, [pc, #300]	@ (801207c <LoRaMacInitialization+0x520>)
 8011f50:	697b      	ldr	r3, [r7, #20]
 8011f52:	f8c2 3344 	str.w	r3, [r2, #836]	@ 0x344
    MacCtx.MacFlags.Value = 0;
 8011f56:	4b49      	ldr	r3, [pc, #292]	@ (801207c <LoRaMacInitialization+0x520>)
 8011f58:	2200      	movs	r2, #0
 8011f5a:	f883 2491 	strb.w	r2, [r3, #1169]	@ 0x491
    MacCtx.MacState = LORAMAC_STOPPED;
 8011f5e:	4b47      	ldr	r3, [pc, #284]	@ (801207c <LoRaMacInitialization+0x520>)
 8011f60:	2201      	movs	r2, #1
 8011f62:	f8c3 2340 	str.w	r2, [r3, #832]	@ 0x340

    // Reset duty cycle times
    Nvm.MacGroup1.LastTxDoneTime = 0;
 8011f66:	4b44      	ldr	r3, [pc, #272]	@ (8012078 <LoRaMacInitialization+0x51c>)
 8011f68:	2200      	movs	r2, #0
 8011f6a:	62da      	str	r2, [r3, #44]	@ 0x2c
    Nvm.MacGroup1.AggregatedTimeOff = 0;
 8011f6c:	4b42      	ldr	r3, [pc, #264]	@ (8012078 <LoRaMacInitialization+0x51c>)
 8011f6e:	2200      	movs	r2, #0
 8011f70:	631a      	str	r2, [r3, #48]	@ 0x30

    // Initialize timers
    TimerInit( &MacCtx.TxDelayedTimer, OnTxDelayedTimerEvent );
 8011f72:	2300      	movs	r3, #0
 8011f74:	9300      	str	r3, [sp, #0]
 8011f76:	4b42      	ldr	r3, [pc, #264]	@ (8012080 <LoRaMacInitialization+0x524>)
 8011f78:	2200      	movs	r2, #0
 8011f7a:	f04f 31ff 	mov.w	r1, #4294967295
 8011f7e:	4841      	ldr	r0, [pc, #260]	@ (8012084 <LoRaMacInitialization+0x528>)
 8011f80:	f009 fdfe 	bl	801bb80 <UTIL_TIMER_Create>
    TimerInit( &MacCtx.RxWindowTimer1, OnRxWindow1TimerEvent );
 8011f84:	2300      	movs	r3, #0
 8011f86:	9300      	str	r3, [sp, #0]
 8011f88:	4b3f      	ldr	r3, [pc, #252]	@ (8012088 <LoRaMacInitialization+0x52c>)
 8011f8a:	2200      	movs	r2, #0
 8011f8c:	f04f 31ff 	mov.w	r1, #4294967295
 8011f90:	483e      	ldr	r0, [pc, #248]	@ (801208c <LoRaMacInitialization+0x530>)
 8011f92:	f009 fdf5 	bl	801bb80 <UTIL_TIMER_Create>
    TimerInit( &MacCtx.RxWindowTimer2, OnRxWindow2TimerEvent );
 8011f96:	2300      	movs	r3, #0
 8011f98:	9300      	str	r3, [sp, #0]
 8011f9a:	4b3d      	ldr	r3, [pc, #244]	@ (8012090 <LoRaMacInitialization+0x534>)
 8011f9c:	2200      	movs	r2, #0
 8011f9e:	f04f 31ff 	mov.w	r1, #4294967295
 8011fa2:	483c      	ldr	r0, [pc, #240]	@ (8012094 <LoRaMacInitialization+0x538>)
 8011fa4:	f009 fdec 	bl	801bb80 <UTIL_TIMER_Create>
#if (defined( LORAMAC_VERSION ) && ( LORAMAC_VERSION == 0x01000300 ))
    TimerInit( &MacCtx.AckTimeoutTimer, OnAckTimeoutTimerEvent );
#elif (defined( LORAMAC_VERSION ) && (( LORAMAC_VERSION == 0x01000400 ) || ( LORAMAC_VERSION == 0x01010100 )))
    TimerInit( &MacCtx.RetransmitTimeoutTimer, OnRetransmitTimeoutTimerEvent );
 8011fa8:	2300      	movs	r3, #0
 8011faa:	9300      	str	r3, [sp, #0]
 8011fac:	4b3a      	ldr	r3, [pc, #232]	@ (8012098 <LoRaMacInitialization+0x53c>)
 8011fae:	2200      	movs	r2, #0
 8011fb0:	f04f 31ff 	mov.w	r1, #4294967295
 8011fb4:	4839      	ldr	r0, [pc, #228]	@ (801209c <LoRaMacInitialization+0x540>)
 8011fb6:	f009 fde3 	bl	801bb80 <UTIL_TIMER_Create>
    TimerInit( &MacCtx.Rejoin1CycleTimer, OnRejoin1CycleTimerEvent );
    TimerInit( &MacCtx.ForceRejoinReqCycleTimer, OnForceRejoinReqCycleTimerEvent );
#endif /* LORAMAC_VERSION */

    // Store the current initialization time
    Nvm.MacGroup2.InitializationTime = SysTimeGetMcuTime( );
 8011fba:	4c2f      	ldr	r4, [pc, #188]	@ (8012078 <LoRaMacInitialization+0x51c>)
 8011fbc:	463b      	mov	r3, r7
 8011fbe:	4618      	mov	r0, r3
 8011fc0:	f009 f9ba 	bl	801b338 <SysTimeGetMcuTime>
 8011fc4:	f504 7392 	add.w	r3, r4, #292	@ 0x124
 8011fc8:	463a      	mov	r2, r7
 8011fca:	e892 0003 	ldmia.w	r2, {r0, r1}
 8011fce:	e883 0003 	stmia.w	r3, {r0, r1}

#if (defined( LORAMAC_VERSION ) && (( LORAMAC_VERSION == 0x01000400 ) || ( LORAMAC_VERSION == 0x01010100 )))
    // Initialize MAC radio events
    LoRaMacRadioEvents.Value = 0;
 8011fd2:	4b33      	ldr	r3, [pc, #204]	@ (80120a0 <LoRaMacInitialization+0x544>)
 8011fd4:	2200      	movs	r2, #0
 8011fd6:	601a      	str	r2, [r3, #0]
#endif /* LORAMAC_VERSION */

    // Initialize Radio driver
    MacCtx.RadioEvents.TxDone = OnRadioTxDone;
 8011fd8:	4b28      	ldr	r3, [pc, #160]	@ (801207c <LoRaMacInitialization+0x520>)
 8011fda:	4a32      	ldr	r2, [pc, #200]	@ (80120a4 <LoRaMacInitialization+0x548>)
 8011fdc:	f8c3 234c 	str.w	r2, [r3, #844]	@ 0x34c
    MacCtx.RadioEvents.RxDone = OnRadioRxDone;
 8011fe0:	4b26      	ldr	r3, [pc, #152]	@ (801207c <LoRaMacInitialization+0x520>)
 8011fe2:	4a31      	ldr	r2, [pc, #196]	@ (80120a8 <LoRaMacInitialization+0x54c>)
 8011fe4:	f8c3 2354 	str.w	r2, [r3, #852]	@ 0x354
    MacCtx.RadioEvents.RxError = OnRadioRxError;
 8011fe8:	4b24      	ldr	r3, [pc, #144]	@ (801207c <LoRaMacInitialization+0x520>)
 8011fea:	4a30      	ldr	r2, [pc, #192]	@ (80120ac <LoRaMacInitialization+0x550>)
 8011fec:	f8c3 235c 	str.w	r2, [r3, #860]	@ 0x35c
    MacCtx.RadioEvents.TxTimeout = OnRadioTxTimeout;
 8011ff0:	4b22      	ldr	r3, [pc, #136]	@ (801207c <LoRaMacInitialization+0x520>)
 8011ff2:	4a2f      	ldr	r2, [pc, #188]	@ (80120b0 <LoRaMacInitialization+0x554>)
 8011ff4:	f8c3 2350 	str.w	r2, [r3, #848]	@ 0x350
    MacCtx.RadioEvents.RxTimeout = OnRadioRxTimeout;
 8011ff8:	4b20      	ldr	r3, [pc, #128]	@ (801207c <LoRaMacInitialization+0x520>)
 8011ffa:	4a2e      	ldr	r2, [pc, #184]	@ (80120b4 <LoRaMacInitialization+0x558>)
 8011ffc:	f8c3 2358 	str.w	r2, [r3, #856]	@ 0x358
    Radio.Init( &MacCtx.RadioEvents );
 8012000:	4b2d      	ldr	r3, [pc, #180]	@ (80120b8 <LoRaMacInitialization+0x55c>)
 8012002:	681b      	ldr	r3, [r3, #0]
 8012004:	482d      	ldr	r0, [pc, #180]	@ (80120bc <LoRaMacInitialization+0x560>)
 8012006:	4798      	blx	r3

    // Initialize the Secure Element driver
    if( SecureElementInit( &Nvm.SecureElement ) != SECURE_ELEMENT_SUCCESS )
 8012008:	482d      	ldr	r0, [pc, #180]	@ (80120c0 <LoRaMacInitialization+0x564>)
 801200a:	f7fa f9c1 	bl	800c390 <SecureElementInit>
 801200e:	4603      	mov	r3, r0
 8012010:	2b00      	cmp	r3, #0
 8012012:	d001      	beq.n	8012018 <LoRaMacInitialization+0x4bc>
    {
        return LORAMAC_STATUS_CRYPTO_ERROR;
 8012014:	2311      	movs	r3, #17
 8012016:	e02b      	b.n	8012070 <LoRaMacInitialization+0x514>
    }

    // Initialize Crypto module
    if( LoRaMacCryptoInit( &Nvm.Crypto ) != LORAMAC_CRYPTO_SUCCESS )
 8012018:	4817      	ldr	r0, [pc, #92]	@ (8012078 <LoRaMacInitialization+0x51c>)
 801201a:	f002 fc21 	bl	8014860 <LoRaMacCryptoInit>
 801201e:	4603      	mov	r3, r0
 8012020:	2b00      	cmp	r3, #0
 8012022:	d001      	beq.n	8012028 <LoRaMacInitialization+0x4cc>
    {
        return LORAMAC_STATUS_CRYPTO_ERROR;
 8012024:	2311      	movs	r3, #17
 8012026:	e023      	b.n	8012070 <LoRaMacInitialization+0x514>
    }

    // Initialize MAC commands module
    if( LoRaMacCommandsInit( ) != LORAMAC_COMMANDS_SUCCESS )
 8012028:	f001 fd20 	bl	8013a6c <LoRaMacCommandsInit>
 801202c:	4603      	mov	r3, r0
 801202e:	2b00      	cmp	r3, #0
 8012030:	d001      	beq.n	8012036 <LoRaMacInitialization+0x4da>
    {
        return LORAMAC_STATUS_MAC_COMMAD_ERROR;
 8012032:	2313      	movs	r3, #19
 8012034:	e01c      	b.n	8012070 <LoRaMacInitialization+0x514>
    }

    // Set multicast downlink counter reference
    if( LoRaMacCryptoSetMulticastReference( Nvm.MacGroup2.MulticastChannelList ) != LORAMAC_CRYPTO_SUCCESS )
 8012036:	4823      	ldr	r0, [pc, #140]	@ (80120c4 <LoRaMacInitialization+0x568>)
 8012038:	f002 fcb2 	bl	80149a0 <LoRaMacCryptoSetMulticastReference>
 801203c:	4603      	mov	r3, r0
 801203e:	2b00      	cmp	r3, #0
 8012040:	d001      	beq.n	8012046 <LoRaMacInitialization+0x4ea>
    {
        return LORAMAC_STATUS_CRYPTO_ERROR;
 8012042:	2311      	movs	r3, #17
 8012044:	e014      	b.n	8012070 <LoRaMacInitialization+0x514>
    }

    // Random seed initialization
    srand1( Radio.Random( ) );
 8012046:	4b1c      	ldr	r3, [pc, #112]	@ (80120b8 <LoRaMacInitialization+0x55c>)
 8012048:	695b      	ldr	r3, [r3, #20]
 801204a:	4798      	blx	r3
 801204c:	4603      	mov	r3, r0
 801204e:	4618      	mov	r0, r3
 8012050:	f005 fcc2 	bl	80179d8 <srand1>

    Radio.SetPublicNetwork( Nvm.MacGroup2.PublicNetwork );
 8012054:	4b18      	ldr	r3, [pc, #96]	@ (80120b8 <LoRaMacInitialization+0x55c>)
 8012056:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8012058:	4a07      	ldr	r2, [pc, #28]	@ (8012078 <LoRaMacInitialization+0x51c>)
 801205a:	f892 2119 	ldrb.w	r2, [r2, #281]	@ 0x119
 801205e:	4610      	mov	r0, r2
 8012060:	4798      	blx	r3
    Radio.Sleep( );
 8012062:	4b15      	ldr	r3, [pc, #84]	@ (80120b8 <LoRaMacInitialization+0x55c>)
 8012064:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8012066:	4798      	blx	r3

    LoRaMacEnableRequests( LORAMAC_REQUEST_HANDLING_ON );
 8012068:	2001      	movs	r0, #1
 801206a:	f7fd fa67 	bl	800f53c <LoRaMacEnableRequests>

    return LORAMAC_STATUS_OK;
 801206e:	2300      	movs	r3, #0
}
 8012070:	4618      	mov	r0, r3
 8012072:	373c      	adds	r7, #60	@ 0x3c
 8012074:	46bd      	mov	sp, r7
 8012076:	bd90      	pop	{r4, r7, pc}
 8012078:	20000d04 	.word	0x20000d04
 801207c:	200007d0 	.word	0x200007d0
 8012080:	0800fac9 	.word	0x0800fac9
 8012084:	20000b38 	.word	0x20000b38
 8012088:	0800fb59 	.word	0x0800fb59
 801208c:	20000b50 	.word	0x20000b50
 8012090:	0800fbd1 	.word	0x0800fbd1
 8012094:	20000b68 	.word	0x20000b68
 8012098:	0800fc51 	.word	0x0800fc51
 801209c:	20000bd0 	.word	0x20000bd0
 80120a0:	2000190c 	.word	0x2000190c
 80120a4:	0800e549 	.word	0x0800e549
 80120a8:	0800e5a5 	.word	0x0800e5a5
 80120ac:	0800e645 	.word	0x0800e645
 80120b0:	0800e619 	.word	0x0800e619
 80120b4:	0800e661 	.word	0x0800e661
 80120b8:	0801d51c 	.word	0x0801d51c
 80120bc:	20000b1c 	.word	0x20000b1c
 80120c0:	20000e50 	.word	0x20000e50
 80120c4:	20000dec 	.word	0x20000dec

080120c8 <LoRaMacStart>:

LoRaMacStatus_t LoRaMacStart( void )
{
 80120c8:	b580      	push	{r7, lr}
 80120ca:	af00      	add	r7, sp, #0
    MacCtx.MacState = LORAMAC_IDLE;
 80120cc:	4b04      	ldr	r3, [pc, #16]	@ (80120e0 <LoRaMacStart+0x18>)
 80120ce:	2200      	movs	r2, #0
 80120d0:	f8c3 2340 	str.w	r2, [r3, #832]	@ 0x340
    UpdateRxSlotIdleState();
 80120d4:	f7fc fada 	bl	800e68c <UpdateRxSlotIdleState>
    return LORAMAC_STATUS_OK;
 80120d8:	2300      	movs	r3, #0
}
 80120da:	4618      	mov	r0, r3
 80120dc:	bd80      	pop	{r7, pc}
 80120de:	bf00      	nop
 80120e0:	200007d0 	.word	0x200007d0

080120e4 <LoRaMacStop>:

LoRaMacStatus_t LoRaMacStop( void )
{
 80120e4:	b580      	push	{r7, lr}
 80120e6:	af00      	add	r7, sp, #0
    if( LoRaMacIsBusy( ) == false )
 80120e8:	f7fd f9f0 	bl	800f4cc <LoRaMacIsBusy>
 80120ec:	4603      	mov	r3, r0
 80120ee:	f083 0301 	eor.w	r3, r3, #1
 80120f2:	b2db      	uxtb	r3, r3
 80120f4:	2b00      	cmp	r3, #0
 80120f6:	d00d      	beq.n	8012114 <LoRaMacStop+0x30>
    {
        if( Nvm.MacGroup2.DeviceClass == CLASS_C )
 80120f8:	4b0b      	ldr	r3, [pc, #44]	@ (8012128 <LoRaMacStop+0x44>)
 80120fa:	f893 3118 	ldrb.w	r3, [r3, #280]	@ 0x118
 80120fe:	2b02      	cmp	r3, #2
 8012100:	d102      	bne.n	8012108 <LoRaMacStop+0x24>
        {
            Radio.Sleep( );
 8012102:	4b0a      	ldr	r3, [pc, #40]	@ (801212c <LoRaMacStop+0x48>)
 8012104:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8012106:	4798      	blx	r3
        }
        MacCtx.MacState = LORAMAC_STOPPED;
 8012108:	4b09      	ldr	r3, [pc, #36]	@ (8012130 <LoRaMacStop+0x4c>)
 801210a:	2201      	movs	r2, #1
 801210c:	f8c3 2340 	str.w	r2, [r3, #832]	@ 0x340
        return LORAMAC_STATUS_OK;
 8012110:	2300      	movs	r3, #0
 8012112:	e007      	b.n	8012124 <LoRaMacStop+0x40>
    }
    else if(  MacCtx.MacState == LORAMAC_STOPPED )
 8012114:	4b06      	ldr	r3, [pc, #24]	@ (8012130 <LoRaMacStop+0x4c>)
 8012116:	f8d3 3340 	ldr.w	r3, [r3, #832]	@ 0x340
 801211a:	2b01      	cmp	r3, #1
 801211c:	d101      	bne.n	8012122 <LoRaMacStop+0x3e>
    {
        return LORAMAC_STATUS_OK;
 801211e:	2300      	movs	r3, #0
 8012120:	e000      	b.n	8012124 <LoRaMacStop+0x40>
    }
    return LORAMAC_STATUS_BUSY;
 8012122:	2301      	movs	r3, #1
}
 8012124:	4618      	mov	r0, r3
 8012126:	bd80      	pop	{r7, pc}
 8012128:	20000d04 	.word	0x20000d04
 801212c:	0801d51c 	.word	0x0801d51c
 8012130:	200007d0 	.word	0x200007d0

08012134 <LoRaMacHalt>:

LoRaMacStatus_t LoRaMacHalt( void )
{
 8012134:	b580      	push	{r7, lr}
 8012136:	af00      	add	r7, sp, #0
    // Stop Timers
    TimerStop( &MacCtx.TxDelayedTimer );
 8012138:	4812      	ldr	r0, [pc, #72]	@ (8012184 <LoRaMacHalt+0x50>)
 801213a:	f009 fdc5 	bl	801bcc8 <UTIL_TIMER_Stop>
    TimerStop( &MacCtx.RxWindowTimer1 );
 801213e:	4812      	ldr	r0, [pc, #72]	@ (8012188 <LoRaMacHalt+0x54>)
 8012140:	f009 fdc2 	bl	801bcc8 <UTIL_TIMER_Stop>
    TimerStop( &MacCtx.RxWindowTimer2 );
 8012144:	4811      	ldr	r0, [pc, #68]	@ (801218c <LoRaMacHalt+0x58>)
 8012146:	f009 fdbf 	bl	801bcc8 <UTIL_TIMER_Stop>
#if (defined( LORAMAC_VERSION ) && ( LORAMAC_VERSION == 0x01000300 ))
    TimerStop( &MacCtx.AckTimeoutTimer );
#elif (defined( LORAMAC_VERSION ) && (( LORAMAC_VERSION == 0x01000400 ) || ( LORAMAC_VERSION == 0x01010100 )))
    TimerStop( &MacCtx.RetransmitTimeoutTimer );
 801214a:	4811      	ldr	r0, [pc, #68]	@ (8012190 <LoRaMacHalt+0x5c>)
 801214c:	f009 fdbc 	bl	801bcc8 <UTIL_TIMER_Stop>
#endif /* LORAMAC_VERSION */

    // Take care about class B
    LoRaMacClassBHaltBeaconing( );
 8012150:	f001 faf0 	bl	8013734 <LoRaMacClassBHaltBeaconing>

    // Switch off Radio
    Radio.Sleep( );
 8012154:	4b0f      	ldr	r3, [pc, #60]	@ (8012194 <LoRaMacHalt+0x60>)
 8012156:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8012158:	4798      	blx	r3

    MacCtx.MacState = LORAMAC_IDLE;
 801215a:	4b0f      	ldr	r3, [pc, #60]	@ (8012198 <LoRaMacHalt+0x64>)
 801215c:	2200      	movs	r2, #0
 801215e:	f8c3 2340 	str.w	r2, [r3, #832]	@ 0x340

#if (defined( CONTEXT_MANAGEMENT_ENABLED ) && ( CONTEXT_MANAGEMENT_ENABLED == 1 ))
    LoRaMacHandleNvm( &Nvm );
 8012162:	480e      	ldr	r0, [pc, #56]	@ (801219c <LoRaMacHalt+0x68>)
 8012164:	f7fd fb8c 	bl	800f880 <LoRaMacHandleNvm>

    // Preserve the Nvm context if data retention
    memcpy1( ( uint8_t* ) &NvmBackup, ( uint8_t* ) &Nvm, sizeof( LoRaMacNvmData_t ) );
 8012168:	f240 52bc 	movw	r2, #1468	@ 0x5bc
 801216c:	490b      	ldr	r1, [pc, #44]	@ (801219c <LoRaMacHalt+0x68>)
 801216e:	480c      	ldr	r0, [pc, #48]	@ (80121a0 <LoRaMacHalt+0x6c>)
 8012170:	f005 fc57 	bl	8017a22 <memcpy1>
#endif /* CONTEXT_MANAGEMENT_ENABLED */

    MacCtx.MacState = LORAMAC_STOPPED;
 8012174:	4b08      	ldr	r3, [pc, #32]	@ (8012198 <LoRaMacHalt+0x64>)
 8012176:	2201      	movs	r2, #1
 8012178:	f8c3 2340 	str.w	r2, [r3, #832]	@ 0x340

    return LORAMAC_STATUS_OK;
 801217c:	2300      	movs	r3, #0
}
 801217e:	4618      	mov	r0, r3
 8012180:	bd80      	pop	{r7, pc}
 8012182:	bf00      	nop
 8012184:	20000b38 	.word	0x20000b38
 8012188:	20000b50 	.word	0x20000b50
 801218c:	20000b68 	.word	0x20000b68
 8012190:	20000bd0 	.word	0x20000bd0
 8012194:	0801d51c 	.word	0x0801d51c
 8012198:	200007d0 	.word	0x200007d0
 801219c:	20000d04 	.word	0x20000d04
 80121a0:	200012c0 	.word	0x200012c0

080121a4 <LoRaMacQueryTxPossible>:

LoRaMacStatus_t LoRaMacQueryTxPossible( uint8_t size, LoRaMacTxInfo_t* txInfo )
{
 80121a4:	b590      	push	{r4, r7, lr}
 80121a6:	b08d      	sub	sp, #52	@ 0x34
 80121a8:	af02      	add	r7, sp, #8
 80121aa:	4603      	mov	r3, r0
 80121ac:	6039      	str	r1, [r7, #0]
 80121ae:	71fb      	strb	r3, [r7, #7]
    CalcNextAdrParams_t adrNext;
    uint32_t adrAckCounter = Nvm.MacGroup1.AdrAckCounter;
 80121b0:	4b42      	ldr	r3, [pc, #264]	@ (80122bc <LoRaMacQueryTxPossible+0x118>)
 80121b2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80121b4:	613b      	str	r3, [r7, #16]
    int8_t datarate = Nvm.MacGroup2.ChannelsDatarateDefault;
 80121b6:	4b41      	ldr	r3, [pc, #260]	@ (80122bc <LoRaMacQueryTxPossible+0x118>)
 80121b8:	f993 30dd 	ldrsb.w	r3, [r3, #221]	@ 0xdd
 80121bc:	73fb      	strb	r3, [r7, #15]
    int8_t txPower = Nvm.MacGroup2.ChannelsTxPowerDefault;
 80121be:	4b3f      	ldr	r3, [pc, #252]	@ (80122bc <LoRaMacQueryTxPossible+0x118>)
 80121c0:	f993 30dc 	ldrsb.w	r3, [r3, #220]	@ 0xdc
 80121c4:	73bb      	strb	r3, [r7, #14]
#if (defined( LORAMAC_VERSION ) && (( LORAMAC_VERSION == 0x01000400 ) || ( LORAMAC_VERSION == 0x01010100 )))
    uint8_t nbTrans = MacCtx.ChannelsNbTransCounter;
 80121c6:	4b3e      	ldr	r3, [pc, #248]	@ (80122c0 <LoRaMacQueryTxPossible+0x11c>)
 80121c8:	f893 3418 	ldrb.w	r3, [r3, #1048]	@ 0x418
 80121cc:	737b      	strb	r3, [r7, #13]
#endif /* LORAMAC_VERSION */
    size_t macCmdsSize = 0;
 80121ce:	2300      	movs	r3, #0
 80121d0:	60bb      	str	r3, [r7, #8]

    if( txInfo == NULL )
 80121d2:	683b      	ldr	r3, [r7, #0]
 80121d4:	2b00      	cmp	r3, #0
 80121d6:	d101      	bne.n	80121dc <LoRaMacQueryTxPossible+0x38>
    {
        return LORAMAC_STATUS_PARAMETER_INVALID;
 80121d8:	2303      	movs	r3, #3
 80121da:	e06b      	b.n	80122b4 <LoRaMacQueryTxPossible+0x110>

    // Setup ADR request
#if (defined( LORAMAC_VERSION ) && ( LORAMAC_VERSION == 0x01000300 ))
    adrNext.Version = Nvm.MacGroup2.Version;
#endif /* LORAMAC_VERSION */
    adrNext.UpdateChanMask = false;
 80121dc:	2300      	movs	r3, #0
 80121de:	753b      	strb	r3, [r7, #20]
    adrNext.AdrEnabled = Nvm.MacGroup2.AdrCtrlOn;
 80121e0:	4b36      	ldr	r3, [pc, #216]	@ (80122bc <LoRaMacQueryTxPossible+0x118>)
 80121e2:	f893 311a 	ldrb.w	r3, [r3, #282]	@ 0x11a
 80121e6:	757b      	strb	r3, [r7, #21]
    adrNext.AdrAckCounter = Nvm.MacGroup1.AdrAckCounter;
 80121e8:	4b34      	ldr	r3, [pc, #208]	@ (80122bc <LoRaMacQueryTxPossible+0x118>)
 80121ea:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80121ec:	61bb      	str	r3, [r7, #24]
    adrNext.AdrAckLimit = Nvm.MacGroup2.MacParams.AdrAckLimit;
 80121ee:	4b33      	ldr	r3, [pc, #204]	@ (80122bc <LoRaMacQueryTxPossible+0x118>)
 80121f0:	f8b3 3088 	ldrh.w	r3, [r3, #136]	@ 0x88
 80121f4:	83bb      	strh	r3, [r7, #28]
    adrNext.AdrAckDelay = Nvm.MacGroup2.MacParams.AdrAckDelay;
 80121f6:	4b31      	ldr	r3, [pc, #196]	@ (80122bc <LoRaMacQueryTxPossible+0x118>)
 80121f8:	f8b3 308a 	ldrh.w	r3, [r3, #138]	@ 0x8a
 80121fc:	83fb      	strh	r3, [r7, #30]
    adrNext.Datarate = Nvm.MacGroup1.ChannelsDatarate;
 80121fe:	4b2f      	ldr	r3, [pc, #188]	@ (80122bc <LoRaMacQueryTxPossible+0x118>)
 8012200:	f993 3039 	ldrsb.w	r3, [r3, #57]	@ 0x39
 8012204:	f887 3020 	strb.w	r3, [r7, #32]
    adrNext.TxPower = Nvm.MacGroup1.ChannelsTxPower;
 8012208:	4b2c      	ldr	r3, [pc, #176]	@ (80122bc <LoRaMacQueryTxPossible+0x118>)
 801220a:	f993 3038 	ldrsb.w	r3, [r3, #56]	@ 0x38
 801220e:	f887 3021 	strb.w	r3, [r7, #33]	@ 0x21
#if (defined( LORAMAC_VERSION ) && (( LORAMAC_VERSION == 0x01000400 ) || ( LORAMAC_VERSION == 0x01010100 )))
    adrNext.NbTrans = MacCtx.ChannelsNbTransCounter;
 8012212:	4b2b      	ldr	r3, [pc, #172]	@ (80122c0 <LoRaMacQueryTxPossible+0x11c>)
 8012214:	f893 3418 	ldrb.w	r3, [r3, #1048]	@ 0x418
 8012218:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
#endif /* LORAMAC_VERSION */
    adrNext.UplinkDwellTime = Nvm.MacGroup2.MacParams.UplinkDwellTime;
 801221c:	4b27      	ldr	r3, [pc, #156]	@ (80122bc <LoRaMacQueryTxPossible+0x118>)
 801221e:	f893 307c 	ldrb.w	r3, [r3, #124]	@ 0x7c
 8012222:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
    adrNext.Region = Nvm.MacGroup2.Region;
 8012226:	4b25      	ldr	r3, [pc, #148]	@ (80122bc <LoRaMacQueryTxPossible+0x118>)
 8012228:	f893 3048 	ldrb.w	r3, [r3, #72]	@ 0x48
 801222c:	f887 3024 	strb.w	r3, [r7, #36]	@ 0x24
    // We call the function for information purposes only. We don't want to
    // apply the datarate, the tx power and the ADR ack counter.
#if (defined( LORAMAC_VERSION ) && ( LORAMAC_VERSION == 0x01000300 ))
    LoRaMacAdrCalcNext( &adrNext, &datarate, &txPower, &adrAckCounter );
#elif (defined( LORAMAC_VERSION ) && (( LORAMAC_VERSION == 0x01000400 ) || ( LORAMAC_VERSION == 0x01010100 )))
    LoRaMacAdrCalcNext( &adrNext, &datarate, &txPower, &nbTrans, &adrAckCounter );
 8012230:	f107 040d 	add.w	r4, r7, #13
 8012234:	f107 020e 	add.w	r2, r7, #14
 8012238:	f107 010f 	add.w	r1, r7, #15
 801223c:	f107 0014 	add.w	r0, r7, #20
 8012240:	f107 0310 	add.w	r3, r7, #16
 8012244:	9300      	str	r3, [sp, #0]
 8012246:	4623      	mov	r3, r4
 8012248:	f001 f93e 	bl	80134c8 <LoRaMacAdrCalcNext>
#endif /* LORAMAC_VERSION */

    txInfo->CurrentPossiblePayloadSize = GetMaxAppPayloadWithoutFOptsLength( datarate );
 801224c:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8012250:	4618      	mov	r0, r3
 8012252:	f7fd fe43 	bl	800fedc <GetMaxAppPayloadWithoutFOptsLength>
 8012256:	4603      	mov	r3, r0
 8012258:	461a      	mov	r2, r3
 801225a:	683b      	ldr	r3, [r7, #0]
 801225c:	705a      	strb	r2, [r3, #1]

    if( LoRaMacCommandsGetSizeSerializedCmds( &macCmdsSize ) != LORAMAC_COMMANDS_SUCCESS )
 801225e:	f107 0308 	add.w	r3, r7, #8
 8012262:	4618      	mov	r0, r3
 8012264:	f001 fd08 	bl	8013c78 <LoRaMacCommandsGetSizeSerializedCmds>
 8012268:	4603      	mov	r3, r0
 801226a:	2b00      	cmp	r3, #0
 801226c:	d001      	beq.n	8012272 <LoRaMacQueryTxPossible+0xce>
    {
        return LORAMAC_STATUS_MAC_COMMAD_ERROR;
 801226e:	2313      	movs	r3, #19
 8012270:	e020      	b.n	80122b4 <LoRaMacQueryTxPossible+0x110>
    }

    // Verify if the MAC commands fit into the FOpts and into the maximum payload.
    if( ( LORA_MAC_COMMAND_MAX_FOPTS_LENGTH >= macCmdsSize ) && ( txInfo->CurrentPossiblePayloadSize >= macCmdsSize ) )
 8012272:	68bb      	ldr	r3, [r7, #8]
 8012274:	2b0f      	cmp	r3, #15
 8012276:	d819      	bhi.n	80122ac <LoRaMacQueryTxPossible+0x108>
 8012278:	683b      	ldr	r3, [r7, #0]
 801227a:	785b      	ldrb	r3, [r3, #1]
 801227c:	461a      	mov	r2, r3
 801227e:	68bb      	ldr	r3, [r7, #8]
 8012280:	429a      	cmp	r2, r3
 8012282:	d313      	bcc.n	80122ac <LoRaMacQueryTxPossible+0x108>
    {
        txInfo->MaxPossibleApplicationDataSize = txInfo->CurrentPossiblePayloadSize - macCmdsSize;
 8012284:	683b      	ldr	r3, [r7, #0]
 8012286:	785a      	ldrb	r2, [r3, #1]
 8012288:	68bb      	ldr	r3, [r7, #8]
 801228a:	b2db      	uxtb	r3, r3
 801228c:	1ad3      	subs	r3, r2, r3
 801228e:	b2da      	uxtb	r2, r3
 8012290:	683b      	ldr	r3, [r7, #0]
 8012292:	701a      	strb	r2, [r3, #0]

        // Verify if the application data together with MAC command fit into the maximum payload.
        if( txInfo->CurrentPossiblePayloadSize >= ( macCmdsSize + size ) )
 8012294:	683b      	ldr	r3, [r7, #0]
 8012296:	785b      	ldrb	r3, [r3, #1]
 8012298:	4619      	mov	r1, r3
 801229a:	79fa      	ldrb	r2, [r7, #7]
 801229c:	68bb      	ldr	r3, [r7, #8]
 801229e:	4413      	add	r3, r2
 80122a0:	4299      	cmp	r1, r3
 80122a2:	d301      	bcc.n	80122a8 <LoRaMacQueryTxPossible+0x104>
        {
            return LORAMAC_STATUS_OK;
 80122a4:	2300      	movs	r3, #0
 80122a6:	e005      	b.n	80122b4 <LoRaMacQueryTxPossible+0x110>
        }
        else
        {
           return LORAMAC_STATUS_LENGTH_ERROR;
 80122a8:	2308      	movs	r3, #8
 80122aa:	e003      	b.n	80122b4 <LoRaMacQueryTxPossible+0x110>
        }
    }
    else
    {
        txInfo->MaxPossibleApplicationDataSize = 0;
 80122ac:	683b      	ldr	r3, [r7, #0]
 80122ae:	2200      	movs	r2, #0
 80122b0:	701a      	strb	r2, [r3, #0]
        return LORAMAC_STATUS_LENGTH_ERROR;
 80122b2:	2308      	movs	r3, #8
    }
}
 80122b4:	4618      	mov	r0, r3
 80122b6:	372c      	adds	r7, #44	@ 0x2c
 80122b8:	46bd      	mov	sp, r7
 80122ba:	bd90      	pop	{r4, r7, pc}
 80122bc:	20000d04 	.word	0x20000d04
 80122c0:	200007d0 	.word	0x200007d0

080122c4 <LoRaMacMibGetRequestConfirm>:

LoRaMacStatus_t LoRaMacMibGetRequestConfirm( MibRequestConfirm_t* mibGet )
{
 80122c4:	b590      	push	{r4, r7, lr}
 80122c6:	b087      	sub	sp, #28
 80122c8:	af00      	add	r7, sp, #0
 80122ca:	6078      	str	r0, [r7, #4]
    LoRaMacStatus_t status = LORAMAC_STATUS_OK;
 80122cc:	2300      	movs	r3, #0
 80122ce:	75fb      	strb	r3, [r7, #23]
    GetPhyParams_t getPhy;
    PhyParam_t phyParam;

    if( mibGet == NULL )
 80122d0:	687b      	ldr	r3, [r7, #4]
 80122d2:	2b00      	cmp	r3, #0
 80122d4:	d101      	bne.n	80122da <LoRaMacMibGetRequestConfirm+0x16>
    {
        return LORAMAC_STATUS_PARAMETER_INVALID;
 80122d6:	2303      	movs	r3, #3
 80122d8:	e1c4      	b.n	8012664 <LoRaMacMibGetRequestConfirm+0x3a0>
    }

    switch( mibGet->Type )
 80122da:	687b      	ldr	r3, [r7, #4]
 80122dc:	781b      	ldrb	r3, [r3, #0]
 80122de:	2b41      	cmp	r3, #65	@ 0x41
 80122e0:	f200 81b9 	bhi.w	8012656 <LoRaMacMibGetRequestConfirm+0x392>
 80122e4:	a201      	add	r2, pc, #4	@ (adr r2, 80122ec <LoRaMacMibGetRequestConfirm+0x28>)
 80122e6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80122ea:	bf00      	nop
 80122ec:	080123f5 	.word	0x080123f5
 80122f0:	08012401 	.word	0x08012401
 80122f4:	0801240d 	.word	0x0801240d
 80122f8:	08012419 	.word	0x08012419
 80122fc:	08012425 	.word	0x08012425
 8012300:	08012431 	.word	0x08012431
 8012304:	0801243d 	.word	0x0801243d
 8012308:	08012657 	.word	0x08012657
 801230c:	08012657 	.word	0x08012657
 8012310:	08012657 	.word	0x08012657
 8012314:	08012657 	.word	0x08012657
 8012318:	08012657 	.word	0x08012657
 801231c:	08012657 	.word	0x08012657
 8012320:	08012657 	.word	0x08012657
 8012324:	08012657 	.word	0x08012657
 8012328:	08012451 	.word	0x08012451
 801232c:	0801245d 	.word	0x0801245d
 8012330:	08012469 	.word	0x08012469
 8012334:	0801248b 	.word	0x0801248b
 8012338:	0801249d 	.word	0x0801249d
 801233c:	080124af 	.word	0x080124af
 8012340:	080124c1 	.word	0x080124c1
 8012344:	080124f5 	.word	0x080124f5
 8012348:	080124d3 	.word	0x080124d3
 801234c:	08012517 	.word	0x08012517
 8012350:	08012523 	.word	0x08012523
 8012354:	0801252d 	.word	0x0801252d
 8012358:	08012537 	.word	0x08012537
 801235c:	08012541 	.word	0x08012541
 8012360:	0801254b 	.word	0x0801254b
 8012364:	08012555 	.word	0x08012555
 8012368:	08012581 	.word	0x08012581
 801236c:	0801258d 	.word	0x0801258d
 8012370:	080125a5 	.word	0x080125a5
 8012374:	08012599 	.word	0x08012599
 8012378:	080125b1 	.word	0x080125b1
 801237c:	080125bb 	.word	0x080125bb
 8012380:	080125c7 	.word	0x080125c7
 8012384:	080125e3 	.word	0x080125e3
 8012388:	080125d3 	.word	0x080125d3
 801238c:	080125db 	.word	0x080125db
 8012390:	08012657 	.word	0x08012657
 8012394:	080125ef 	.word	0x080125ef
 8012398:	08012657 	.word	0x08012657
 801239c:	08012657 	.word	0x08012657
 80123a0:	08012657 	.word	0x08012657
 80123a4:	08012657 	.word	0x08012657
 80123a8:	08012657 	.word	0x08012657
 80123ac:	08012657 	.word	0x08012657
 80123b0:	08012657 	.word	0x08012657
 80123b4:	08012657 	.word	0x08012657
 80123b8:	08012657 	.word	0x08012657
 80123bc:	08012657 	.word	0x08012657
 80123c0:	08012657 	.word	0x08012657
 80123c4:	08012657 	.word	0x08012657
 80123c8:	08012657 	.word	0x08012657
 80123cc:	08012657 	.word	0x08012657
 80123d0:	08012657 	.word	0x08012657
 80123d4:	08012603 	.word	0x08012603
 80123d8:	0801260f 	.word	0x0801260f
 80123dc:	0801261b 	.word	0x0801261b
 80123e0:	08012627 	.word	0x08012627
 80123e4:	08012633 	.word	0x08012633
 80123e8:	0801263f 	.word	0x0801263f
 80123ec:	0801264b 	.word	0x0801264b
 80123f0:	08012651 	.word	0x08012651
    {
        case MIB_DEVICE_CLASS:
        {
            mibGet->Param.Class = Nvm.MacGroup2.DeviceClass;
 80123f4:	4b9d      	ldr	r3, [pc, #628]	@ (801266c <LoRaMacMibGetRequestConfirm+0x3a8>)
 80123f6:	f893 2118 	ldrb.w	r2, [r3, #280]	@ 0x118
 80123fa:	687b      	ldr	r3, [r7, #4]
 80123fc:	711a      	strb	r2, [r3, #4]
            break;
 80123fe:	e130      	b.n	8012662 <LoRaMacMibGetRequestConfirm+0x39e>
        }
        case MIB_NETWORK_ACTIVATION:
        {
            mibGet->Param.NetworkActivation = Nvm.MacGroup2.NetworkActivation;
 8012400:	4b9a      	ldr	r3, [pc, #616]	@ (801266c <LoRaMacMibGetRequestConfirm+0x3a8>)
 8012402:	f893 2130 	ldrb.w	r2, [r3, #304]	@ 0x130
 8012406:	687b      	ldr	r3, [r7, #4]
 8012408:	711a      	strb	r2, [r3, #4]
            break;
 801240a:	e12a      	b.n	8012662 <LoRaMacMibGetRequestConfirm+0x39e>
        }
        case MIB_DEV_EUI:
        {
            SecureElementGetDevEui( mibGet->Param.DevEui );
 801240c:	687b      	ldr	r3, [r7, #4]
 801240e:	685b      	ldr	r3, [r3, #4]
 8012410:	4618      	mov	r0, r3
 8012412:	f7fa fa7b 	bl	800c90c <SecureElementGetDevEui>
            break;
 8012416:	e124      	b.n	8012662 <LoRaMacMibGetRequestConfirm+0x39e>
        }
        case MIB_JOIN_EUI:
        {
             SecureElementGetJoinEui( mibGet->Param.JoinEui );
 8012418:	687b      	ldr	r3, [r7, #4]
 801241a:	685b      	ldr	r3, [r3, #4]
 801241c:	4618      	mov	r0, r3
 801241e:	f7fa faa5 	bl	800c96c <SecureElementGetJoinEui>
            break;
 8012422:	e11e      	b.n	8012662 <LoRaMacMibGetRequestConfirm+0x39e>
        }
        case MIB_ADR:
        {
            mibGet->Param.AdrEnable = Nvm.MacGroup2.AdrCtrlOn;
 8012424:	4b91      	ldr	r3, [pc, #580]	@ (801266c <LoRaMacMibGetRequestConfirm+0x3a8>)
 8012426:	f893 211a 	ldrb.w	r2, [r3, #282]	@ 0x11a
 801242a:	687b      	ldr	r3, [r7, #4]
 801242c:	711a      	strb	r2, [r3, #4]
            break;
 801242e:	e118      	b.n	8012662 <LoRaMacMibGetRequestConfirm+0x39e>
        }
        case MIB_NET_ID:
        {
            mibGet->Param.NetID = Nvm.MacGroup2.NetID;
 8012430:	4b8e      	ldr	r3, [pc, #568]	@ (801266c <LoRaMacMibGetRequestConfirm+0x3a8>)
 8012432:	f8d3 20e0 	ldr.w	r2, [r3, #224]	@ 0xe0
 8012436:	687b      	ldr	r3, [r7, #4]
 8012438:	605a      	str	r2, [r3, #4]
            break;
 801243a:	e112      	b.n	8012662 <LoRaMacMibGetRequestConfirm+0x39e>
        }
        case MIB_DEV_ADDR:
        {
            SecureElementGetDevAddr( Nvm.MacGroup2.NetworkActivation, &mibGet->Param.DevAddr );
 801243c:	4b8b      	ldr	r3, [pc, #556]	@ (801266c <LoRaMacMibGetRequestConfirm+0x3a8>)
 801243e:	f893 2130 	ldrb.w	r2, [r3, #304]	@ 0x130
 8012442:	687b      	ldr	r3, [r7, #4]
 8012444:	3304      	adds	r3, #4
 8012446:	4619      	mov	r1, r3
 8012448:	4610      	mov	r0, r2
 801244a:	f7fa fac1 	bl	800c9d0 <SecureElementGetDevAddr>
            break;
 801244e:	e108      	b.n	8012662 <LoRaMacMibGetRequestConfirm+0x39e>
        }
        case MIB_PUBLIC_NETWORK:
        {
            mibGet->Param.EnablePublicNetwork = Nvm.MacGroup2.PublicNetwork;
 8012450:	4b86      	ldr	r3, [pc, #536]	@ (801266c <LoRaMacMibGetRequestConfirm+0x3a8>)
 8012452:	f893 2119 	ldrb.w	r2, [r3, #281]	@ 0x119
 8012456:	687b      	ldr	r3, [r7, #4]
 8012458:	711a      	strb	r2, [r3, #4]
            break;
 801245a:	e102      	b.n	8012662 <LoRaMacMibGetRequestConfirm+0x39e>
        }
        case MIB_REPEATER_SUPPORT:
        {
            mibGet->Param.EnableRepeaterSupport = Nvm.MacGroup2.MacParams.RepeaterSupport;
 801245c:	4b83      	ldr	r3, [pc, #524]	@ (801266c <LoRaMacMibGetRequestConfirm+0x3a8>)
 801245e:	f893 208c 	ldrb.w	r2, [r3, #140]	@ 0x8c
 8012462:	687b      	ldr	r3, [r7, #4]
 8012464:	711a      	strb	r2, [r3, #4]
            break;
 8012466:	e0fc      	b.n	8012662 <LoRaMacMibGetRequestConfirm+0x39e>
        }
        case MIB_CHANNELS:
        {
            getPhy.Attribute = PHY_CHANNELS;
 8012468:	231c      	movs	r3, #28
 801246a:	743b      	strb	r3, [r7, #16]
            phyParam = RegionGetPhyParam( Nvm.MacGroup2.Region, &getPhy );
 801246c:	4b7f      	ldr	r3, [pc, #508]	@ (801266c <LoRaMacMibGetRequestConfirm+0x3a8>)
 801246e:	f893 3048 	ldrb.w	r3, [r3, #72]	@ 0x48
 8012472:	f107 0210 	add.w	r2, r7, #16
 8012476:	4611      	mov	r1, r2
 8012478:	4618      	mov	r0, r3
 801247a:	f003 f8a7 	bl	80155cc <RegionGetPhyParam>
 801247e:	4603      	mov	r3, r0
 8012480:	60fb      	str	r3, [r7, #12]

            mibGet->Param.ChannelList = phyParam.Channels;
 8012482:	68fa      	ldr	r2, [r7, #12]
 8012484:	687b      	ldr	r3, [r7, #4]
 8012486:	605a      	str	r2, [r3, #4]
            break;
 8012488:	e0eb      	b.n	8012662 <LoRaMacMibGetRequestConfirm+0x39e>
        }
        case MIB_RX2_CHANNEL:
        {
            mibGet->Param.Rx2Channel = Nvm.MacGroup2.MacParams.Rx2Channel;
 801248a:	687b      	ldr	r3, [r7, #4]
 801248c:	4a77      	ldr	r2, [pc, #476]	@ (801266c <LoRaMacMibGetRequestConfirm+0x3a8>)
 801248e:	3304      	adds	r3, #4
 8012490:	326c      	adds	r2, #108	@ 0x6c
 8012492:	e892 0003 	ldmia.w	r2, {r0, r1}
 8012496:	e883 0003 	stmia.w	r3, {r0, r1}
            break;
 801249a:	e0e2      	b.n	8012662 <LoRaMacMibGetRequestConfirm+0x39e>
        }
        case MIB_RX2_DEFAULT_CHANNEL:
        {
            mibGet->Param.Rx2Channel = Nvm.MacGroup2.MacParamsDefaults.Rx2Channel;
 801249c:	687b      	ldr	r3, [r7, #4]
 801249e:	4a73      	ldr	r2, [pc, #460]	@ (801266c <LoRaMacMibGetRequestConfirm+0x3a8>)
 80124a0:	3304      	adds	r3, #4
 80124a2:	32b4      	adds	r2, #180	@ 0xb4
 80124a4:	e892 0003 	ldmia.w	r2, {r0, r1}
 80124a8:	e883 0003 	stmia.w	r3, {r0, r1}
            break;
 80124ac:	e0d9      	b.n	8012662 <LoRaMacMibGetRequestConfirm+0x39e>
        }
        case MIB_RXC_CHANNEL:
        {
            mibGet->Param.RxCChannel = Nvm.MacGroup2.MacParams.RxCChannel;
 80124ae:	687b      	ldr	r3, [r7, #4]
 80124b0:	4a6e      	ldr	r2, [pc, #440]	@ (801266c <LoRaMacMibGetRequestConfirm+0x3a8>)
 80124b2:	3304      	adds	r3, #4
 80124b4:	3274      	adds	r2, #116	@ 0x74
 80124b6:	e892 0003 	ldmia.w	r2, {r0, r1}
 80124ba:	e883 0003 	stmia.w	r3, {r0, r1}
            break;
 80124be:	e0d0      	b.n	8012662 <LoRaMacMibGetRequestConfirm+0x39e>
        }
        case MIB_RXC_DEFAULT_CHANNEL:
        {
            mibGet->Param.RxCChannel = Nvm.MacGroup2.MacParamsDefaults.RxCChannel;
 80124c0:	687b      	ldr	r3, [r7, #4]
 80124c2:	4a6a      	ldr	r2, [pc, #424]	@ (801266c <LoRaMacMibGetRequestConfirm+0x3a8>)
 80124c4:	3304      	adds	r3, #4
 80124c6:	32bc      	adds	r2, #188	@ 0xbc
 80124c8:	e892 0003 	ldmia.w	r2, {r0, r1}
 80124cc:	e883 0003 	stmia.w	r3, {r0, r1}
            break;
 80124d0:	e0c7      	b.n	8012662 <LoRaMacMibGetRequestConfirm+0x39e>
        }
        case MIB_CHANNELS_DEFAULT_MASK:
        {
            getPhy.Attribute = PHY_CHANNELS_DEFAULT_MASK;
 80124d2:	231a      	movs	r3, #26
 80124d4:	743b      	strb	r3, [r7, #16]
            phyParam = RegionGetPhyParam( Nvm.MacGroup2.Region, &getPhy );
 80124d6:	4b65      	ldr	r3, [pc, #404]	@ (801266c <LoRaMacMibGetRequestConfirm+0x3a8>)
 80124d8:	f893 3048 	ldrb.w	r3, [r3, #72]	@ 0x48
 80124dc:	f107 0210 	add.w	r2, r7, #16
 80124e0:	4611      	mov	r1, r2
 80124e2:	4618      	mov	r0, r3
 80124e4:	f003 f872 	bl	80155cc <RegionGetPhyParam>
 80124e8:	4603      	mov	r3, r0
 80124ea:	60fb      	str	r3, [r7, #12]

            mibGet->Param.ChannelsDefaultMask = phyParam.ChannelsMask;
 80124ec:	68fa      	ldr	r2, [r7, #12]
 80124ee:	687b      	ldr	r3, [r7, #4]
 80124f0:	605a      	str	r2, [r3, #4]
            break;
 80124f2:	e0b6      	b.n	8012662 <LoRaMacMibGetRequestConfirm+0x39e>
        }
        case MIB_CHANNELS_MASK:
        {
            getPhy.Attribute = PHY_CHANNELS_MASK;
 80124f4:	2319      	movs	r3, #25
 80124f6:	743b      	strb	r3, [r7, #16]
            phyParam = RegionGetPhyParam( Nvm.MacGroup2.Region, &getPhy );
 80124f8:	4b5c      	ldr	r3, [pc, #368]	@ (801266c <LoRaMacMibGetRequestConfirm+0x3a8>)
 80124fa:	f893 3048 	ldrb.w	r3, [r3, #72]	@ 0x48
 80124fe:	f107 0210 	add.w	r2, r7, #16
 8012502:	4611      	mov	r1, r2
 8012504:	4618      	mov	r0, r3
 8012506:	f003 f861 	bl	80155cc <RegionGetPhyParam>
 801250a:	4603      	mov	r3, r0
 801250c:	60fb      	str	r3, [r7, #12]

            mibGet->Param.ChannelsMask = phyParam.ChannelsMask;
 801250e:	68fa      	ldr	r2, [r7, #12]
 8012510:	687b      	ldr	r3, [r7, #4]
 8012512:	605a      	str	r2, [r3, #4]
            break;
 8012514:	e0a5      	b.n	8012662 <LoRaMacMibGetRequestConfirm+0x39e>
        }
        case MIB_CHANNELS_NB_TRANS:
        {
            mibGet->Param.ChannelsNbTrans = Nvm.MacGroup2.MacParams.ChannelsNbTrans;
 8012516:	4b55      	ldr	r3, [pc, #340]	@ (801266c <LoRaMacMibGetRequestConfirm+0x3a8>)
 8012518:	f893 2068 	ldrb.w	r2, [r3, #104]	@ 0x68
 801251c:	687b      	ldr	r3, [r7, #4]
 801251e:	711a      	strb	r2, [r3, #4]
            break;
 8012520:	e09f      	b.n	8012662 <LoRaMacMibGetRequestConfirm+0x39e>
        }
        case MIB_MAX_RX_WINDOW_DURATION:
        {
            mibGet->Param.MaxRxWindow = Nvm.MacGroup2.MacParams.MaxRxWindow;
 8012522:	4b52      	ldr	r3, [pc, #328]	@ (801266c <LoRaMacMibGetRequestConfirm+0x3a8>)
 8012524:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 8012526:	687b      	ldr	r3, [r7, #4]
 8012528:	605a      	str	r2, [r3, #4]
            break;
 801252a:	e09a      	b.n	8012662 <LoRaMacMibGetRequestConfirm+0x39e>
        }
        case MIB_RECEIVE_DELAY_1:
        {
            mibGet->Param.ReceiveDelay1 = Nvm.MacGroup2.MacParams.ReceiveDelay1;
 801252c:	4b4f      	ldr	r3, [pc, #316]	@ (801266c <LoRaMacMibGetRequestConfirm+0x3a8>)
 801252e:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
 8012530:	687b      	ldr	r3, [r7, #4]
 8012532:	605a      	str	r2, [r3, #4]
            break;
 8012534:	e095      	b.n	8012662 <LoRaMacMibGetRequestConfirm+0x39e>
        }
        case MIB_RECEIVE_DELAY_2:
        {
            mibGet->Param.ReceiveDelay2 = Nvm.MacGroup2.MacParams.ReceiveDelay2;
 8012536:	4b4d      	ldr	r3, [pc, #308]	@ (801266c <LoRaMacMibGetRequestConfirm+0x3a8>)
 8012538:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 801253a:	687b      	ldr	r3, [r7, #4]
 801253c:	605a      	str	r2, [r3, #4]
            break;
 801253e:	e090      	b.n	8012662 <LoRaMacMibGetRequestConfirm+0x39e>
        }
        case MIB_JOIN_ACCEPT_DELAY_1:
        {
            mibGet->Param.JoinAcceptDelay1 = Nvm.MacGroup2.MacParams.JoinAcceptDelay1;
 8012540:	4b4a      	ldr	r3, [pc, #296]	@ (801266c <LoRaMacMibGetRequestConfirm+0x3a8>)
 8012542:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 8012544:	687b      	ldr	r3, [r7, #4]
 8012546:	605a      	str	r2, [r3, #4]
            break;
 8012548:	e08b      	b.n	8012662 <LoRaMacMibGetRequestConfirm+0x39e>
        }
        case MIB_JOIN_ACCEPT_DELAY_2:
        {
            mibGet->Param.JoinAcceptDelay2 = Nvm.MacGroup2.MacParams.JoinAcceptDelay2;
 801254a:	4b48      	ldr	r3, [pc, #288]	@ (801266c <LoRaMacMibGetRequestConfirm+0x3a8>)
 801254c:	6e5a      	ldr	r2, [r3, #100]	@ 0x64
 801254e:	687b      	ldr	r3, [r7, #4]
 8012550:	605a      	str	r2, [r3, #4]
            break;
 8012552:	e086      	b.n	8012662 <LoRaMacMibGetRequestConfirm+0x39e>
        }
#if (defined( LORAMAC_VERSION ) && (( LORAMAC_VERSION == 0x01000400 ) || ( LORAMAC_VERSION == 0x01010100 )))
        case MIB_CHANNELS_MIN_TX_DATARATE:
        {
            getPhy.Attribute = PHY_MIN_TX_DR;
 8012554:	2302      	movs	r3, #2
 8012556:	743b      	strb	r3, [r7, #16]
            getPhy.UplinkDwellTime = Nvm.MacGroup2.MacParams.UplinkDwellTime;
 8012558:	4b44      	ldr	r3, [pc, #272]	@ (801266c <LoRaMacMibGetRequestConfirm+0x3a8>)
 801255a:	f893 307c 	ldrb.w	r3, [r3, #124]	@ 0x7c
 801255e:	74bb      	strb	r3, [r7, #18]
            phyParam = RegionGetPhyParam( Nvm.MacGroup2.Region, &getPhy );
 8012560:	4b42      	ldr	r3, [pc, #264]	@ (801266c <LoRaMacMibGetRequestConfirm+0x3a8>)
 8012562:	f893 3048 	ldrb.w	r3, [r3, #72]	@ 0x48
 8012566:	f107 0210 	add.w	r2, r7, #16
 801256a:	4611      	mov	r1, r2
 801256c:	4618      	mov	r0, r3
 801256e:	f003 f82d 	bl	80155cc <RegionGetPhyParam>
 8012572:	4603      	mov	r3, r0
 8012574:	60fb      	str	r3, [r7, #12]

            mibGet->Param.ChannelsMinTxDatarate = phyParam.Value;
 8012576:	68fb      	ldr	r3, [r7, #12]
 8012578:	b25a      	sxtb	r2, r3
 801257a:	687b      	ldr	r3, [r7, #4]
 801257c:	711a      	strb	r2, [r3, #4]
            break;
 801257e:	e070      	b.n	8012662 <LoRaMacMibGetRequestConfirm+0x39e>
        }
#endif /* LORAMAC_VERSION */
        case MIB_CHANNELS_DEFAULT_DATARATE:
        {
            mibGet->Param.ChannelsDefaultDatarate = Nvm.MacGroup2.ChannelsDatarateDefault;
 8012580:	4b3a      	ldr	r3, [pc, #232]	@ (801266c <LoRaMacMibGetRequestConfirm+0x3a8>)
 8012582:	f993 20dd 	ldrsb.w	r2, [r3, #221]	@ 0xdd
 8012586:	687b      	ldr	r3, [r7, #4]
 8012588:	711a      	strb	r2, [r3, #4]
            break;
 801258a:	e06a      	b.n	8012662 <LoRaMacMibGetRequestConfirm+0x39e>
        }
        case MIB_CHANNELS_DATARATE:
        {
            mibGet->Param.ChannelsDatarate = Nvm.MacGroup1.ChannelsDatarate;
 801258c:	4b37      	ldr	r3, [pc, #220]	@ (801266c <LoRaMacMibGetRequestConfirm+0x3a8>)
 801258e:	f993 2039 	ldrsb.w	r2, [r3, #57]	@ 0x39
 8012592:	687b      	ldr	r3, [r7, #4]
 8012594:	711a      	strb	r2, [r3, #4]
            break;
 8012596:	e064      	b.n	8012662 <LoRaMacMibGetRequestConfirm+0x39e>
        }
        case MIB_CHANNELS_DEFAULT_TX_POWER:
        {
            mibGet->Param.ChannelsDefaultTxPower = Nvm.MacGroup2.ChannelsTxPowerDefault;
 8012598:	4b34      	ldr	r3, [pc, #208]	@ (801266c <LoRaMacMibGetRequestConfirm+0x3a8>)
 801259a:	f993 20dc 	ldrsb.w	r2, [r3, #220]	@ 0xdc
 801259e:	687b      	ldr	r3, [r7, #4]
 80125a0:	711a      	strb	r2, [r3, #4]
            break;
 80125a2:	e05e      	b.n	8012662 <LoRaMacMibGetRequestConfirm+0x39e>
        }
        case MIB_CHANNELS_TX_POWER:
        {
            mibGet->Param.ChannelsTxPower = Nvm.MacGroup1.ChannelsTxPower;
 80125a4:	4b31      	ldr	r3, [pc, #196]	@ (801266c <LoRaMacMibGetRequestConfirm+0x3a8>)
 80125a6:	f993 2038 	ldrsb.w	r2, [r3, #56]	@ 0x38
 80125aa:	687b      	ldr	r3, [r7, #4]
 80125ac:	711a      	strb	r2, [r3, #4]
            break;
 80125ae:	e058      	b.n	8012662 <LoRaMacMibGetRequestConfirm+0x39e>
        }
        case MIB_SYSTEM_MAX_RX_ERROR:
        {
            mibGet->Param.SystemMaxRxError = Nvm.MacGroup2.MacParams.SystemMaxRxError;
 80125b0:	4b2e      	ldr	r3, [pc, #184]	@ (801266c <LoRaMacMibGetRequestConfirm+0x3a8>)
 80125b2:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 80125b4:	687b      	ldr	r3, [r7, #4]
 80125b6:	605a      	str	r2, [r3, #4]
            break;
 80125b8:	e053      	b.n	8012662 <LoRaMacMibGetRequestConfirm+0x39e>
        }
        case MIB_MIN_RX_SYMBOLS:
        {
            mibGet->Param.MinRxSymbols = Nvm.MacGroup2.MacParams.MinRxSymbols;
 80125ba:	4b2c      	ldr	r3, [pc, #176]	@ (801266c <LoRaMacMibGetRequestConfirm+0x3a8>)
 80125bc:	f893 2050 	ldrb.w	r2, [r3, #80]	@ 0x50
 80125c0:	687b      	ldr	r3, [r7, #4]
 80125c2:	711a      	strb	r2, [r3, #4]
            break;
 80125c4:	e04d      	b.n	8012662 <LoRaMacMibGetRequestConfirm+0x39e>
        }
        case MIB_ANTENNA_GAIN:
        {
            mibGet->Param.AntennaGain = Nvm.MacGroup2.MacParams.AntennaGain;
 80125c6:	4b29      	ldr	r3, [pc, #164]	@ (801266c <LoRaMacMibGetRequestConfirm+0x3a8>)
 80125c8:	f8d3 2084 	ldr.w	r2, [r3, #132]	@ 0x84
 80125cc:	687b      	ldr	r3, [r7, #4]
 80125ce:	605a      	str	r2, [r3, #4]
            break;
 80125d0:	e047      	b.n	8012662 <LoRaMacMibGetRequestConfirm+0x39e>
        }
        case MIB_NVM_CTXS:
        {
            mibGet->Param.Contexts = &Nvm;
 80125d2:	687b      	ldr	r3, [r7, #4]
 80125d4:	4a25      	ldr	r2, [pc, #148]	@ (801266c <LoRaMacMibGetRequestConfirm+0x3a8>)
 80125d6:	605a      	str	r2, [r3, #4]
            break;
 80125d8:	e043      	b.n	8012662 <LoRaMacMibGetRequestConfirm+0x39e>
        }
        case MIB_NVM_BKP_CTXS:
        {
#if (defined( CONTEXT_MANAGEMENT_ENABLED ) && ( CONTEXT_MANAGEMENT_ENABLED == 1 ))
            mibGet->Param.BackupContexts = &NvmBackup;
 80125da:	687b      	ldr	r3, [r7, #4]
 80125dc:	4a24      	ldr	r2, [pc, #144]	@ (8012670 <LoRaMacMibGetRequestConfirm+0x3ac>)
 80125de:	605a      	str	r2, [r3, #4]
#else
            mibGet->Param.BackupContexts = NULL;
#endif /* CONTEXT_MANAGEMENT_ENABLED */
            break;
 80125e0:	e03f      	b.n	8012662 <LoRaMacMibGetRequestConfirm+0x39e>
        }
        case MIB_DEFAULT_ANTENNA_GAIN:
        {
            mibGet->Param.DefaultAntennaGain = Nvm.MacGroup2.MacParamsDefaults.AntennaGain;
 80125e2:	4b22      	ldr	r3, [pc, #136]	@ (801266c <LoRaMacMibGetRequestConfirm+0x3a8>)
 80125e4:	f8d3 20cc 	ldr.w	r2, [r3, #204]	@ 0xcc
 80125e8:	687b      	ldr	r3, [r7, #4]
 80125ea:	605a      	str	r2, [r3, #4]
            break;
 80125ec:	e039      	b.n	8012662 <LoRaMacMibGetRequestConfirm+0x39e>
        }
        case MIB_LORAWAN_VERSION:
        {
            mibGet->Param.LrWanVersion.LoRaWan = Nvm.MacGroup2.Version;
 80125ee:	687b      	ldr	r3, [r7, #4]
 80125f0:	4a1e      	ldr	r2, [pc, #120]	@ (801266c <LoRaMacMibGetRequestConfirm+0x3a8>)
 80125f2:	f8d2 212c 	ldr.w	r2, [r2, #300]	@ 0x12c
 80125f6:	605a      	str	r2, [r3, #4]
            mibGet->Param.LrWanVersion.LoRaWanRegion = RegionGetVersion( );
 80125f8:	687c      	ldr	r4, [r7, #4]
 80125fa:	f003 f95d 	bl	80158b8 <RegionGetVersion>
 80125fe:	60a0      	str	r0, [r4, #8]
            break;
 8012600:	e02f      	b.n	8012662 <LoRaMacMibGetRequestConfirm+0x39e>
        }
    case MIB_RXB_C_TIMEOUT:
        {
            mibGet->Param.RxBCTimeout = Nvm.MacGroup2.MacParams.RxBCTimeout;
 8012602:	4b1a      	ldr	r3, [pc, #104]	@ (801266c <LoRaMacMibGetRequestConfirm+0x3a8>)
 8012604:	f8d3 2090 	ldr.w	r2, [r3, #144]	@ 0x90
 8012608:	687b      	ldr	r3, [r7, #4]
 801260a:	605a      	str	r2, [r3, #4]
            break;
 801260c:	e029      	b.n	8012662 <LoRaMacMibGetRequestConfirm+0x39e>
        }
#if (defined( LORAMAC_VERSION ) && (( LORAMAC_VERSION == 0x01000400 ) || ( LORAMAC_VERSION == 0x01010100 )))
        case MIB_IS_CERT_FPORT_ON:
        {
            mibGet->Param.IsCertPortOn = Nvm.MacGroup2.IsCertPortOn;
 801260e:	4b17      	ldr	r3, [pc, #92]	@ (801266c <LoRaMacMibGetRequestConfirm+0x3a8>)
 8012610:	f893 211f 	ldrb.w	r2, [r3, #287]	@ 0x11f
 8012614:	687b      	ldr	r3, [r7, #4]
 8012616:	711a      	strb	r2, [r3, #4]
            break;
 8012618:	e023      	b.n	8012662 <LoRaMacMibGetRequestConfirm+0x39e>
            break;
        }
#endif /* LORAMAC_VERSION */
        case MIB_ADR_ACK_LIMIT:
        {
            mibGet->Param.AdrAckLimit = Nvm.MacGroup2.MacParams.AdrAckLimit;
 801261a:	4b14      	ldr	r3, [pc, #80]	@ (801266c <LoRaMacMibGetRequestConfirm+0x3a8>)
 801261c:	f8b3 2088 	ldrh.w	r2, [r3, #136]	@ 0x88
 8012620:	687b      	ldr	r3, [r7, #4]
 8012622:	809a      	strh	r2, [r3, #4]
            break;
 8012624:	e01d      	b.n	8012662 <LoRaMacMibGetRequestConfirm+0x39e>
        }
        case MIB_ADR_ACK_DELAY:
        {
            mibGet->Param.AdrAckDelay = Nvm.MacGroup2.MacParams.AdrAckDelay;
 8012626:	4b11      	ldr	r3, [pc, #68]	@ (801266c <LoRaMacMibGetRequestConfirm+0x3a8>)
 8012628:	f8b3 208a 	ldrh.w	r2, [r3, #138]	@ 0x8a
 801262c:	687b      	ldr	r3, [r7, #4]
 801262e:	809a      	strh	r2, [r3, #4]
            break;
 8012630:	e017      	b.n	8012662 <LoRaMacMibGetRequestConfirm+0x39e>
        }
        case MIB_ADR_ACK_DEFAULT_LIMIT:
        {
            mibGet->Param.AdrAckLimit = Nvm.MacGroup2.MacParamsDefaults.AdrAckLimit;
 8012632:	4b0e      	ldr	r3, [pc, #56]	@ (801266c <LoRaMacMibGetRequestConfirm+0x3a8>)
 8012634:	f8b3 20d0 	ldrh.w	r2, [r3, #208]	@ 0xd0
 8012638:	687b      	ldr	r3, [r7, #4]
 801263a:	809a      	strh	r2, [r3, #4]
            break;
 801263c:	e011      	b.n	8012662 <LoRaMacMibGetRequestConfirm+0x39e>
        }
        case MIB_ADR_ACK_DEFAULT_DELAY:
        {
            mibGet->Param.AdrAckDelay = Nvm.MacGroup2.MacParamsDefaults.AdrAckDelay;
 801263e:	4b0b      	ldr	r3, [pc, #44]	@ (801266c <LoRaMacMibGetRequestConfirm+0x3a8>)
 8012640:	f8b3 20d2 	ldrh.w	r2, [r3, #210]	@ 0xd2
 8012644:	687b      	ldr	r3, [r7, #4]
 8012646:	809a      	strh	r2, [r3, #4]
            break;
 8012648:	e00b      	b.n	8012662 <LoRaMacMibGetRequestConfirm+0x39e>
            else
            {
                mibGet->Param.RssiFreeThreshold = Nvm.RegionGroup2.RssiFreeThreshold;
            }
#else
            status = LORAMAC_STATUS_ERROR;
 801264a:	2318      	movs	r3, #24
 801264c:	75fb      	strb	r3, [r7, #23]
#endif
            break;
 801264e:	e008      	b.n	8012662 <LoRaMacMibGetRequestConfirm+0x39e>
            else
            {
                mibGet->Param.CarrierSenseTime = Nvm.RegionGroup2.CarrierSenseTime;
            }
#else
            status = LORAMAC_STATUS_ERROR;
 8012650:	2318      	movs	r3, #24
 8012652:	75fb      	strb	r3, [r7, #23]
#endif
            break;
 8012654:	e005      	b.n	8012662 <LoRaMacMibGetRequestConfirm+0x39e>
        }
        default:
        {
            status = LoRaMacClassBMibGetRequestConfirm( mibGet );
 8012656:	6878      	ldr	r0, [r7, #4]
 8012658:	f001 f883 	bl	8013762 <LoRaMacClassBMibGetRequestConfirm>
 801265c:	4603      	mov	r3, r0
 801265e:	75fb      	strb	r3, [r7, #23]
            break;
 8012660:	bf00      	nop
        }
    }
    return status;
 8012662:	7dfb      	ldrb	r3, [r7, #23]
}
 8012664:	4618      	mov	r0, r3
 8012666:	371c      	adds	r7, #28
 8012668:	46bd      	mov	sp, r7
 801266a:	bd90      	pop	{r4, r7, pc}
 801266c:	20000d04 	.word	0x20000d04
 8012670:	200012c0 	.word	0x200012c0

08012674 <LoRaMacMibSetRequestConfirm>:

LoRaMacStatus_t LoRaMacMibSetRequestConfirm( MibRequestConfirm_t* mibSet )
{
 8012674:	b580      	push	{r7, lr}
 8012676:	b086      	sub	sp, #24
 8012678:	af00      	add	r7, sp, #0
 801267a:	6078      	str	r0, [r7, #4]
    LoRaMacStatus_t status = LORAMAC_STATUS_OK;
 801267c:	2300      	movs	r3, #0
 801267e:	75fb      	strb	r3, [r7, #23]
    ChanMaskSetParams_t chanMaskSet;
    VerifyParams_t verify;

    if( mibSet == NULL )
 8012680:	687b      	ldr	r3, [r7, #4]
 8012682:	2b00      	cmp	r3, #0
 8012684:	d101      	bne.n	801268a <LoRaMacMibSetRequestConfirm+0x16>
    {
        return LORAMAC_STATUS_PARAMETER_INVALID;
 8012686:	2303      	movs	r3, #3
 8012688:	e39e      	b.n	8012dc8 <LoRaMacMibSetRequestConfirm+0x754>
    }
    if( ( MacCtx.MacState & LORAMAC_TX_RUNNING ) == LORAMAC_TX_RUNNING )
 801268a:	4bbd      	ldr	r3, [pc, #756]	@ (8012980 <LoRaMacMibSetRequestConfirm+0x30c>)
 801268c:	f8d3 3340 	ldr.w	r3, [r3, #832]	@ 0x340
 8012690:	f003 0302 	and.w	r3, r3, #2
 8012694:	2b00      	cmp	r3, #0
 8012696:	d001      	beq.n	801269c <LoRaMacMibSetRequestConfirm+0x28>
    {
        return LORAMAC_STATUS_BUSY;
 8012698:	2301      	movs	r3, #1
 801269a:	e395      	b.n	8012dc8 <LoRaMacMibSetRequestConfirm+0x754>
    }

    switch( mibSet->Type )
 801269c:	687b      	ldr	r3, [r7, #4]
 801269e:	781b      	ldrb	r3, [r3, #0]
 80126a0:	2b41      	cmp	r3, #65	@ 0x41
 80126a2:	f200 8365 	bhi.w	8012d70 <LoRaMacMibSetRequestConfirm+0x6fc>
 80126a6:	a201      	add	r2, pc, #4	@ (adr r2, 80126ac <LoRaMacMibSetRequestConfirm+0x38>)
 80126a8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80126ac:	080127b5 	.word	0x080127b5
 80126b0:	080127c5 	.word	0x080127c5
 80126b4:	080127df 	.word	0x080127df
 80126b8:	080127f7 	.word	0x080127f7
 80126bc:	0801280f 	.word	0x0801280f
 80126c0:	0801281b 	.word	0x0801281b
 80126c4:	08012827 	.word	0x08012827
 80126c8:	08012851 	.word	0x08012851
 80126cc:	08012877 	.word	0x08012877
 80126d0:	0801289d 	.word	0x0801289d
 80126d4:	080128c3 	.word	0x080128c3
 80126d8:	080128e9 	.word	0x080128e9
 80126dc:	0801290f 	.word	0x0801290f
 80126e0:	08012935 	.word	0x08012935
 80126e4:	0801295b 	.word	0x0801295b
 80126e8:	08012989 	.word	0x08012989
 80126ec:	080129a9 	.word	0x080129a9
 80126f0:	08012d71 	.word	0x08012d71
 80126f4:	080129b5 	.word	0x080129b5
 80126f8:	08012a25 	.word	0x08012a25
 80126fc:	08012a65 	.word	0x08012a65
 8012700:	08012ac7 	.word	0x08012ac7
 8012704:	08012b37 	.word	0x08012b37
 8012708:	08012b07 	.word	0x08012b07
 801270c:	08012b67 	.word	0x08012b67
 8012710:	08012b89 	.word	0x08012b89
 8012714:	08012b93 	.word	0x08012b93
 8012718:	08012b9d 	.word	0x08012b9d
 801271c:	08012ba7 	.word	0x08012ba7
 8012720:	08012bb1 	.word	0x08012bb1
 8012724:	08012d71 	.word	0x08012d71
 8012728:	08012bbb 	.word	0x08012bbb
 801272c:	08012bed 	.word	0x08012bed
 8012730:	08012c61 	.word	0x08012c61
 8012734:	08012c27 	.word	0x08012c27
 8012738:	08012c93 	.word	0x08012c93
 801273c:	08012cb9 	.word	0x08012cb9
 8012740:	08012cd1 	.word	0x08012cd1
 8012744:	08012cdd 	.word	0x08012cdd
 8012748:	08012ce9 	.word	0x08012ce9
 801274c:	08012d71 	.word	0x08012d71
 8012750:	08012cf3 	.word	0x08012cf3
 8012754:	08012d71 	.word	0x08012d71
 8012758:	08012d71 	.word	0x08012d71
 801275c:	08012d71 	.word	0x08012d71
 8012760:	08012d71 	.word	0x08012d71
 8012764:	08012d71 	.word	0x08012d71
 8012768:	08012d71 	.word	0x08012d71
 801276c:	08012d71 	.word	0x08012d71
 8012770:	08012d71 	.word	0x08012d71
 8012774:	08012d71 	.word	0x08012d71
 8012778:	08012d71 	.word	0x08012d71
 801277c:	08012d71 	.word	0x08012d71
 8012780:	08012d71 	.word	0x08012d71
 8012784:	08012d71 	.word	0x08012d71
 8012788:	08012d71 	.word	0x08012d71
 801278c:	08012d71 	.word	0x08012d71
 8012790:	08012d71 	.word	0x08012d71
 8012794:	08012d1d 	.word	0x08012d1d
 8012798:	08012d29 	.word	0x08012d29
 801279c:	08012d35 	.word	0x08012d35
 80127a0:	08012d41 	.word	0x08012d41
 80127a4:	08012d4d 	.word	0x08012d4d
 80127a8:	08012d59 	.word	0x08012d59
 80127ac:	08012d65 	.word	0x08012d65
 80127b0:	08012d6b 	.word	0x08012d6b
    {
        case MIB_DEVICE_CLASS:
        {
            status = SwitchClass( mibSet->Param.Class );
 80127b4:	687b      	ldr	r3, [r7, #4]
 80127b6:	791b      	ldrb	r3, [r3, #4]
 80127b8:	4618      	mov	r0, r3
 80127ba:	f7fd faa5 	bl	800fd08 <SwitchClass>
 80127be:	4603      	mov	r3, r0
 80127c0:	75fb      	strb	r3, [r7, #23]
            break;
 80127c2:	e2f6      	b.n	8012db2 <LoRaMacMibSetRequestConfirm+0x73e>
        }
        case MIB_NETWORK_ACTIVATION:
        {
            if( mibSet->Param.NetworkActivation != ACTIVATION_TYPE_OTAA  )
 80127c4:	687b      	ldr	r3, [r7, #4]
 80127c6:	791b      	ldrb	r3, [r3, #4]
 80127c8:	2b02      	cmp	r3, #2
 80127ca:	d005      	beq.n	80127d8 <LoRaMacMibSetRequestConfirm+0x164>
            {
                Nvm.MacGroup2.NetworkActivation = mibSet->Param.NetworkActivation;
 80127cc:	687b      	ldr	r3, [r7, #4]
 80127ce:	791a      	ldrb	r2, [r3, #4]
 80127d0:	4b6c      	ldr	r3, [pc, #432]	@ (8012984 <LoRaMacMibSetRequestConfirm+0x310>)
 80127d2:	f883 2130 	strb.w	r2, [r3, #304]	@ 0x130
            }
            else
            {   // Do not allow to set ACTIVATION_TYPE_OTAA since the MAC will set it automatically after a successful join process.
                status = LORAMAC_STATUS_PARAMETER_INVALID;
            }
            break;
 80127d6:	e2ec      	b.n	8012db2 <LoRaMacMibSetRequestConfirm+0x73e>
                status = LORAMAC_STATUS_PARAMETER_INVALID;
 80127d8:	2303      	movs	r3, #3
 80127da:	75fb      	strb	r3, [r7, #23]
            break;
 80127dc:	e2e9      	b.n	8012db2 <LoRaMacMibSetRequestConfirm+0x73e>
        }
        case MIB_DEV_EUI:
        {
            if( SecureElementSetDevEui( mibSet->Param.DevEui ) != SECURE_ELEMENT_SUCCESS )
 80127de:	687b      	ldr	r3, [r7, #4]
 80127e0:	685b      	ldr	r3, [r3, #4]
 80127e2:	4618      	mov	r0, r3
 80127e4:	f7fa f87a 	bl	800c8dc <SecureElementSetDevEui>
 80127e8:	4603      	mov	r3, r0
 80127ea:	2b00      	cmp	r3, #0
 80127ec:	f000 82c6 	beq.w	8012d7c <LoRaMacMibSetRequestConfirm+0x708>
            {
                status = LORAMAC_STATUS_PARAMETER_INVALID;
 80127f0:	2303      	movs	r3, #3
 80127f2:	75fb      	strb	r3, [r7, #23]
            }
            break;
 80127f4:	e2c2      	b.n	8012d7c <LoRaMacMibSetRequestConfirm+0x708>
        }
        case MIB_JOIN_EUI:
        {
            if( SecureElementSetJoinEui( mibSet->Param.JoinEui ) != SECURE_ELEMENT_SUCCESS )
 80127f6:	687b      	ldr	r3, [r7, #4]
 80127f8:	685b      	ldr	r3, [r3, #4]
 80127fa:	4618      	mov	r0, r3
 80127fc:	f7fa f89e 	bl	800c93c <SecureElementSetJoinEui>
 8012800:	4603      	mov	r3, r0
 8012802:	2b00      	cmp	r3, #0
 8012804:	f000 82bc 	beq.w	8012d80 <LoRaMacMibSetRequestConfirm+0x70c>
            {
                status = LORAMAC_STATUS_PARAMETER_INVALID;
 8012808:	2303      	movs	r3, #3
 801280a:	75fb      	strb	r3, [r7, #23]
            }
            break;
 801280c:	e2b8      	b.n	8012d80 <LoRaMacMibSetRequestConfirm+0x70c>
        }
        case MIB_ADR:
        {
            Nvm.MacGroup2.AdrCtrlOn = mibSet->Param.AdrEnable;
 801280e:	687b      	ldr	r3, [r7, #4]
 8012810:	791a      	ldrb	r2, [r3, #4]
 8012812:	4b5c      	ldr	r3, [pc, #368]	@ (8012984 <LoRaMacMibSetRequestConfirm+0x310>)
 8012814:	f883 211a 	strb.w	r2, [r3, #282]	@ 0x11a
            break;
 8012818:	e2cb      	b.n	8012db2 <LoRaMacMibSetRequestConfirm+0x73e>
        }
        case MIB_NET_ID:
        {
            Nvm.MacGroup2.NetID = mibSet->Param.NetID;
 801281a:	687b      	ldr	r3, [r7, #4]
 801281c:	685b      	ldr	r3, [r3, #4]
 801281e:	4a59      	ldr	r2, [pc, #356]	@ (8012984 <LoRaMacMibSetRequestConfirm+0x310>)
 8012820:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
            break;
 8012824:	e2c5      	b.n	8012db2 <LoRaMacMibSetRequestConfirm+0x73e>
        }
        case MIB_DEV_ADDR:
        {
            if(SecureElementSetDevAddr( Nvm.MacGroup2.NetworkActivation, mibSet->Param.DevAddr ) != SECURE_ELEMENT_SUCCESS )
 8012826:	4b57      	ldr	r3, [pc, #348]	@ (8012984 <LoRaMacMibSetRequestConfirm+0x310>)
 8012828:	f893 2130 	ldrb.w	r2, [r3, #304]	@ 0x130
 801282c:	687b      	ldr	r3, [r7, #4]
 801282e:	685b      	ldr	r3, [r3, #4]
 8012830:	4619      	mov	r1, r3
 8012832:	4610      	mov	r0, r2
 8012834:	f7fa f8b2 	bl	800c99c <SecureElementSetDevAddr>
 8012838:	4603      	mov	r3, r0
 801283a:	2b00      	cmp	r3, #0
 801283c:	d002      	beq.n	8012844 <LoRaMacMibSetRequestConfirm+0x1d0>
            {
                status = LORAMAC_STATUS_PARAMETER_INVALID;
 801283e:	2303      	movs	r3, #3
 8012840:	75fb      	strb	r3, [r7, #23]
            else
            {
                /* Update Nvm.MacGroup2.devAdr to handle set/get sequence */
                Nvm.MacGroup2.DevAddr = mibSet->Param.DevAddr;
            }
            break;
 8012842:	e2b6      	b.n	8012db2 <LoRaMacMibSetRequestConfirm+0x73e>
                Nvm.MacGroup2.DevAddr = mibSet->Param.DevAddr;
 8012844:	687b      	ldr	r3, [r7, #4]
 8012846:	685b      	ldr	r3, [r3, #4]
 8012848:	4a4e      	ldr	r2, [pc, #312]	@ (8012984 <LoRaMacMibSetRequestConfirm+0x310>)
 801284a:	f8c2 30e4 	str.w	r3, [r2, #228]	@ 0xe4
            break;
 801284e:	e2b0      	b.n	8012db2 <LoRaMacMibSetRequestConfirm+0x73e>
        }
        case MIB_APP_KEY:
        {
            if( mibSet->Param.AppKey != NULL )
 8012850:	687b      	ldr	r3, [r7, #4]
 8012852:	685b      	ldr	r3, [r3, #4]
 8012854:	2b00      	cmp	r3, #0
 8012856:	d00b      	beq.n	8012870 <LoRaMacMibSetRequestConfirm+0x1fc>
            {
                if( LORAMAC_CRYPTO_SUCCESS != LoRaMacCryptoSetKey( APP_KEY, mibSet->Param.AppKey ) )
 8012858:	687b      	ldr	r3, [r7, #4]
 801285a:	685b      	ldr	r3, [r3, #4]
 801285c:	4619      	mov	r1, r3
 801285e:	2000      	movs	r0, #0
 8012860:	f002 f8c8 	bl	80149f4 <LoRaMacCryptoSetKey>
 8012864:	4603      	mov	r3, r0
 8012866:	2b00      	cmp	r3, #0
 8012868:	f000 828c 	beq.w	8012d84 <LoRaMacMibSetRequestConfirm+0x710>
                {
                    return LORAMAC_STATUS_CRYPTO_ERROR;
 801286c:	2311      	movs	r3, #17
 801286e:	e2ab      	b.n	8012dc8 <LoRaMacMibSetRequestConfirm+0x754>
                }
            }
            else
            {
                status = LORAMAC_STATUS_PARAMETER_INVALID;
 8012870:	2303      	movs	r3, #3
 8012872:	75fb      	strb	r3, [r7, #23]
            }
            break;
 8012874:	e286      	b.n	8012d84 <LoRaMacMibSetRequestConfirm+0x710>
        }
        case MIB_NWK_KEY:
        {
            if( mibSet->Param.NwkKey != NULL )
 8012876:	687b      	ldr	r3, [r7, #4]
 8012878:	685b      	ldr	r3, [r3, #4]
 801287a:	2b00      	cmp	r3, #0
 801287c:	d00b      	beq.n	8012896 <LoRaMacMibSetRequestConfirm+0x222>
            {
                if( LORAMAC_CRYPTO_SUCCESS != LoRaMacCryptoSetKey( NWK_KEY, mibSet->Param.NwkKey ) )
 801287e:	687b      	ldr	r3, [r7, #4]
 8012880:	685b      	ldr	r3, [r3, #4]
 8012882:	4619      	mov	r1, r3
 8012884:	2001      	movs	r0, #1
 8012886:	f002 f8b5 	bl	80149f4 <LoRaMacCryptoSetKey>
 801288a:	4603      	mov	r3, r0
 801288c:	2b00      	cmp	r3, #0
 801288e:	f000 827b 	beq.w	8012d88 <LoRaMacMibSetRequestConfirm+0x714>
                {
                    return LORAMAC_STATUS_CRYPTO_ERROR;
 8012892:	2311      	movs	r3, #17
 8012894:	e298      	b.n	8012dc8 <LoRaMacMibSetRequestConfirm+0x754>
                }
            }
            else
            {
                status = LORAMAC_STATUS_PARAMETER_INVALID;
 8012896:	2303      	movs	r3, #3
 8012898:	75fb      	strb	r3, [r7, #23]
            }
            break;
 801289a:	e275      	b.n	8012d88 <LoRaMacMibSetRequestConfirm+0x714>
            break;
        }
#else
        case MIB_NWK_S_KEY:
        {
            if( mibSet->Param.NwkSKey != NULL )
 801289c:	687b      	ldr	r3, [r7, #4]
 801289e:	685b      	ldr	r3, [r3, #4]
 80128a0:	2b00      	cmp	r3, #0
 80128a2:	d00b      	beq.n	80128bc <LoRaMacMibSetRequestConfirm+0x248>
            {
                if( LORAMAC_CRYPTO_SUCCESS != LoRaMacCryptoSetKey( NWK_S_KEY, mibSet->Param.NwkSKey ) )
 80128a4:	687b      	ldr	r3, [r7, #4]
 80128a6:	685b      	ldr	r3, [r3, #4]
 80128a8:	4619      	mov	r1, r3
 80128aa:	2008      	movs	r0, #8
 80128ac:	f002 f8a2 	bl	80149f4 <LoRaMacCryptoSetKey>
 80128b0:	4603      	mov	r3, r0
 80128b2:	2b00      	cmp	r3, #0
 80128b4:	f000 826a 	beq.w	8012d8c <LoRaMacMibSetRequestConfirm+0x718>
                {
                    return LORAMAC_STATUS_CRYPTO_ERROR;
 80128b8:	2311      	movs	r3, #17
 80128ba:	e285      	b.n	8012dc8 <LoRaMacMibSetRequestConfirm+0x754>
                }
            }
            else
            {
                status = LORAMAC_STATUS_PARAMETER_INVALID;
 80128bc:	2303      	movs	r3, #3
 80128be:	75fb      	strb	r3, [r7, #23]
            }
            break;
 80128c0:	e264      	b.n	8012d8c <LoRaMacMibSetRequestConfirm+0x718>
        }
#endif /* LORAMAC_VERSION */
        case MIB_APP_S_KEY:
        {
            if( mibSet->Param.AppSKey != NULL )
 80128c2:	687b      	ldr	r3, [r7, #4]
 80128c4:	685b      	ldr	r3, [r3, #4]
 80128c6:	2b00      	cmp	r3, #0
 80128c8:	d00b      	beq.n	80128e2 <LoRaMacMibSetRequestConfirm+0x26e>
            {
                if( LORAMAC_CRYPTO_SUCCESS != LoRaMacCryptoSetKey( APP_S_KEY, mibSet->Param.AppSKey ) )
 80128ca:	687b      	ldr	r3, [r7, #4]
 80128cc:	685b      	ldr	r3, [r3, #4]
 80128ce:	4619      	mov	r1, r3
 80128d0:	2009      	movs	r0, #9
 80128d2:	f002 f88f 	bl	80149f4 <LoRaMacCryptoSetKey>
 80128d6:	4603      	mov	r3, r0
 80128d8:	2b00      	cmp	r3, #0
 80128da:	f000 8259 	beq.w	8012d90 <LoRaMacMibSetRequestConfirm+0x71c>
                {
                    return LORAMAC_STATUS_CRYPTO_ERROR;
 80128de:	2311      	movs	r3, #17
 80128e0:	e272      	b.n	8012dc8 <LoRaMacMibSetRequestConfirm+0x754>
                }
            }
            else
            {
                status = LORAMAC_STATUS_PARAMETER_INVALID;
 80128e2:	2303      	movs	r3, #3
 80128e4:	75fb      	strb	r3, [r7, #23]
            }
            break;
 80128e6:	e253      	b.n	8012d90 <LoRaMacMibSetRequestConfirm+0x71c>
        }
        case MIB_MC_KE_KEY:
        {
            if( mibSet->Param.McKEKey != NULL )
 80128e8:	687b      	ldr	r3, [r7, #4]
 80128ea:	685b      	ldr	r3, [r3, #4]
 80128ec:	2b00      	cmp	r3, #0
 80128ee:	d00b      	beq.n	8012908 <LoRaMacMibSetRequestConfirm+0x294>
            {
                if( LORAMAC_CRYPTO_SUCCESS != LoRaMacCryptoSetKey( MC_KE_KEY, mibSet->Param.McKEKey ) )
 80128f0:	687b      	ldr	r3, [r7, #4]
 80128f2:	685b      	ldr	r3, [r3, #4]
 80128f4:	4619      	mov	r1, r3
 80128f6:	200c      	movs	r0, #12
 80128f8:	f002 f87c 	bl	80149f4 <LoRaMacCryptoSetKey>
 80128fc:	4603      	mov	r3, r0
 80128fe:	2b00      	cmp	r3, #0
 8012900:	f000 8248 	beq.w	8012d94 <LoRaMacMibSetRequestConfirm+0x720>
                {
                    return LORAMAC_STATUS_CRYPTO_ERROR;
 8012904:	2311      	movs	r3, #17
 8012906:	e25f      	b.n	8012dc8 <LoRaMacMibSetRequestConfirm+0x754>
                }
            }
            else
            {
                status = LORAMAC_STATUS_PARAMETER_INVALID;
 8012908:	2303      	movs	r3, #3
 801290a:	75fb      	strb	r3, [r7, #23]
            }
            break;
 801290c:	e242      	b.n	8012d94 <LoRaMacMibSetRequestConfirm+0x720>
        }
#if ( LORAMAC_MAX_MC_CTX > 0 )
        case MIB_MC_KEY_0:
        {
            if( mibSet->Param.McKey0 != NULL )
 801290e:	687b      	ldr	r3, [r7, #4]
 8012910:	685b      	ldr	r3, [r3, #4]
 8012912:	2b00      	cmp	r3, #0
 8012914:	d00b      	beq.n	801292e <LoRaMacMibSetRequestConfirm+0x2ba>
            {
                if( LORAMAC_CRYPTO_SUCCESS != LoRaMacCryptoSetKey( MC_KEY_0, mibSet->Param.McKey0 ) )
 8012916:	687b      	ldr	r3, [r7, #4]
 8012918:	685b      	ldr	r3, [r3, #4]
 801291a:	4619      	mov	r1, r3
 801291c:	200d      	movs	r0, #13
 801291e:	f002 f869 	bl	80149f4 <LoRaMacCryptoSetKey>
 8012922:	4603      	mov	r3, r0
 8012924:	2b00      	cmp	r3, #0
 8012926:	f000 8237 	beq.w	8012d98 <LoRaMacMibSetRequestConfirm+0x724>
                {
                    return LORAMAC_STATUS_CRYPTO_ERROR;
 801292a:	2311      	movs	r3, #17
 801292c:	e24c      	b.n	8012dc8 <LoRaMacMibSetRequestConfirm+0x754>
                }
            }
            else
            {
                status = LORAMAC_STATUS_PARAMETER_INVALID;
 801292e:	2303      	movs	r3, #3
 8012930:	75fb      	strb	r3, [r7, #23]
            }
            break;
 8012932:	e231      	b.n	8012d98 <LoRaMacMibSetRequestConfirm+0x724>
        }
        case MIB_MC_APP_S_KEY_0:
        {
            if( mibSet->Param.McAppSKey0 != NULL )
 8012934:	687b      	ldr	r3, [r7, #4]
 8012936:	685b      	ldr	r3, [r3, #4]
 8012938:	2b00      	cmp	r3, #0
 801293a:	d00b      	beq.n	8012954 <LoRaMacMibSetRequestConfirm+0x2e0>
            {
                if( LORAMAC_CRYPTO_SUCCESS != LoRaMacCryptoSetKey( MC_APP_S_KEY_0, mibSet->Param.McAppSKey0 ) )
 801293c:	687b      	ldr	r3, [r7, #4]
 801293e:	685b      	ldr	r3, [r3, #4]
 8012940:	4619      	mov	r1, r3
 8012942:	200e      	movs	r0, #14
 8012944:	f002 f856 	bl	80149f4 <LoRaMacCryptoSetKey>
 8012948:	4603      	mov	r3, r0
 801294a:	2b00      	cmp	r3, #0
 801294c:	f000 8226 	beq.w	8012d9c <LoRaMacMibSetRequestConfirm+0x728>
                {
                    return LORAMAC_STATUS_CRYPTO_ERROR;
 8012950:	2311      	movs	r3, #17
 8012952:	e239      	b.n	8012dc8 <LoRaMacMibSetRequestConfirm+0x754>
                }
            }
            else
            {
                status = LORAMAC_STATUS_PARAMETER_INVALID;
 8012954:	2303      	movs	r3, #3
 8012956:	75fb      	strb	r3, [r7, #23]
            }
            break;
 8012958:	e220      	b.n	8012d9c <LoRaMacMibSetRequestConfirm+0x728>
        }
        case MIB_MC_NWK_S_KEY_0:
        {
            if( mibSet->Param.McNwkSKey0 != NULL )
 801295a:	687b      	ldr	r3, [r7, #4]
 801295c:	685b      	ldr	r3, [r3, #4]
 801295e:	2b00      	cmp	r3, #0
 8012960:	d00b      	beq.n	801297a <LoRaMacMibSetRequestConfirm+0x306>
            {
                if( LORAMAC_CRYPTO_SUCCESS != LoRaMacCryptoSetKey( MC_NWK_S_KEY_0, mibSet->Param.McNwkSKey0 ) )
 8012962:	687b      	ldr	r3, [r7, #4]
 8012964:	685b      	ldr	r3, [r3, #4]
 8012966:	4619      	mov	r1, r3
 8012968:	200f      	movs	r0, #15
 801296a:	f002 f843 	bl	80149f4 <LoRaMacCryptoSetKey>
 801296e:	4603      	mov	r3, r0
 8012970:	2b00      	cmp	r3, #0
 8012972:	f000 8215 	beq.w	8012da0 <LoRaMacMibSetRequestConfirm+0x72c>
                {
                    return LORAMAC_STATUS_CRYPTO_ERROR;
 8012976:	2311      	movs	r3, #17
 8012978:	e226      	b.n	8012dc8 <LoRaMacMibSetRequestConfirm+0x754>
                }
            }
            else
            {
                status = LORAMAC_STATUS_PARAMETER_INVALID;
 801297a:	2303      	movs	r3, #3
 801297c:	75fb      	strb	r3, [r7, #23]
            }
            break;
 801297e:	e20f      	b.n	8012da0 <LoRaMacMibSetRequestConfirm+0x72c>
 8012980:	200007d0 	.word	0x200007d0
 8012984:	20000d04 	.word	0x20000d04
            break;
        }
#endif /* LORAMAC_MAX_MC_CTX > 3 */
        case MIB_PUBLIC_NETWORK:
        {
            Nvm.MacGroup2.PublicNetwork = mibSet->Param.EnablePublicNetwork;
 8012988:	687b      	ldr	r3, [r7, #4]
 801298a:	791a      	ldrb	r2, [r3, #4]
 801298c:	4bb2      	ldr	r3, [pc, #712]	@ (8012c58 <LoRaMacMibSetRequestConfirm+0x5e4>)
 801298e:	f883 2119 	strb.w	r2, [r3, #281]	@ 0x119
            Radio.SetPublicNetwork( Nvm.MacGroup2.PublicNetwork );
 8012992:	4bb2      	ldr	r3, [pc, #712]	@ (8012c5c <LoRaMacMibSetRequestConfirm+0x5e8>)
 8012994:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8012996:	4ab0      	ldr	r2, [pc, #704]	@ (8012c58 <LoRaMacMibSetRequestConfirm+0x5e4>)
 8012998:	f892 2119 	ldrb.w	r2, [r2, #281]	@ 0x119
 801299c:	4610      	mov	r0, r2
 801299e:	4798      	blx	r3
            Radio.Sleep( );
 80129a0:	4bae      	ldr	r3, [pc, #696]	@ (8012c5c <LoRaMacMibSetRequestConfirm+0x5e8>)
 80129a2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80129a4:	4798      	blx	r3
            break;
 80129a6:	e204      	b.n	8012db2 <LoRaMacMibSetRequestConfirm+0x73e>
        }
        case MIB_REPEATER_SUPPORT:
        {
            Nvm.MacGroup2.MacParams.RepeaterSupport = mibSet->Param.EnableRepeaterSupport;
 80129a8:	687b      	ldr	r3, [r7, #4]
 80129aa:	791a      	ldrb	r2, [r3, #4]
 80129ac:	4baa      	ldr	r3, [pc, #680]	@ (8012c58 <LoRaMacMibSetRequestConfirm+0x5e4>)
 80129ae:	f883 208c 	strb.w	r2, [r3, #140]	@ 0x8c
            break;
 80129b2:	e1fe      	b.n	8012db2 <LoRaMacMibSetRequestConfirm+0x73e>
        }
        case MIB_RX2_CHANNEL:
        {
            verify.DatarateParams.Datarate = mibSet->Param.Rx2Channel.Datarate;
 80129b4:	687b      	ldr	r3, [r7, #4]
 80129b6:	7a1b      	ldrb	r3, [r3, #8]
 80129b8:	b25b      	sxtb	r3, r3
 80129ba:	723b      	strb	r3, [r7, #8]
            verify.DatarateParams.DownlinkDwellTime = Nvm.MacGroup2.MacParams.DownlinkDwellTime;
 80129bc:	4ba6      	ldr	r3, [pc, #664]	@ (8012c58 <LoRaMacMibSetRequestConfirm+0x5e4>)
 80129be:	f893 307d 	ldrb.w	r3, [r3, #125]	@ 0x7d
 80129c2:	727b      	strb	r3, [r7, #9]
            if( RegionVerify( Nvm.MacGroup2.Region, &verify, PHY_RX_DR ) != true )
 80129c4:	4ba4      	ldr	r3, [pc, #656]	@ (8012c58 <LoRaMacMibSetRequestConfirm+0x5e4>)
 80129c6:	f893 3048 	ldrb.w	r3, [r3, #72]	@ 0x48
 80129ca:	f107 0108 	add.w	r1, r7, #8
 80129ce:	2207      	movs	r2, #7
 80129d0:	4618      	mov	r0, r3
 80129d2:	f002 fe36 	bl	8015642 <RegionVerify>
 80129d6:	4603      	mov	r3, r0
 80129d8:	f083 0301 	eor.w	r3, r3, #1
 80129dc:	b2db      	uxtb	r3, r3
 80129de:	2b00      	cmp	r3, #0
 80129e0:	d002      	beq.n	80129e8 <LoRaMacMibSetRequestConfirm+0x374>
            {
                status = LORAMAC_STATUS_PARAMETER_INVALID;
 80129e2:	2303      	movs	r3, #3
 80129e4:	75fb      	strb	r3, [r7, #23]
                else
                {
                    Nvm.MacGroup2.MacParams.Rx2Channel = mibSet->Param.Rx2Channel;
                }
            }
            break;
 80129e6:	e1e4      	b.n	8012db2 <LoRaMacMibSetRequestConfirm+0x73e>
                verify.Frequency = mibSet->Param.Rx2Channel.Frequency;
 80129e8:	687b      	ldr	r3, [r7, #4]
 80129ea:	685b      	ldr	r3, [r3, #4]
 80129ec:	60bb      	str	r3, [r7, #8]
                if( RegionVerify( Nvm.MacGroup2.Region, &verify, PHY_FREQUENCY ) != true )
 80129ee:	4b9a      	ldr	r3, [pc, #616]	@ (8012c58 <LoRaMacMibSetRequestConfirm+0x5e4>)
 80129f0:	f893 3048 	ldrb.w	r3, [r3, #72]	@ 0x48
 80129f4:	f107 0108 	add.w	r1, r7, #8
 80129f8:	2200      	movs	r2, #0
 80129fa:	4618      	mov	r0, r3
 80129fc:	f002 fe21 	bl	8015642 <RegionVerify>
 8012a00:	4603      	mov	r3, r0
 8012a02:	f083 0301 	eor.w	r3, r3, #1
 8012a06:	b2db      	uxtb	r3, r3
 8012a08:	2b00      	cmp	r3, #0
 8012a0a:	d002      	beq.n	8012a12 <LoRaMacMibSetRequestConfirm+0x39e>
                    status = LORAMAC_STATUS_PARAMETER_INVALID;
 8012a0c:	2303      	movs	r3, #3
 8012a0e:	75fb      	strb	r3, [r7, #23]
            break;
 8012a10:	e1cf      	b.n	8012db2 <LoRaMacMibSetRequestConfirm+0x73e>
                    Nvm.MacGroup2.MacParams.Rx2Channel = mibSet->Param.Rx2Channel;
 8012a12:	4b91      	ldr	r3, [pc, #580]	@ (8012c58 <LoRaMacMibSetRequestConfirm+0x5e4>)
 8012a14:	687a      	ldr	r2, [r7, #4]
 8012a16:	336c      	adds	r3, #108	@ 0x6c
 8012a18:	3204      	adds	r2, #4
 8012a1a:	e892 0003 	ldmia.w	r2, {r0, r1}
 8012a1e:	e883 0003 	stmia.w	r3, {r0, r1}
            break;
 8012a22:	e1c6      	b.n	8012db2 <LoRaMacMibSetRequestConfirm+0x73e>
        }
        case MIB_RX2_DEFAULT_CHANNEL:
        {
            verify.DatarateParams.Datarate = mibSet->Param.Rx2Channel.Datarate;
 8012a24:	687b      	ldr	r3, [r7, #4]
 8012a26:	7a1b      	ldrb	r3, [r3, #8]
 8012a28:	b25b      	sxtb	r3, r3
 8012a2a:	723b      	strb	r3, [r7, #8]
            verify.DatarateParams.DownlinkDwellTime = Nvm.MacGroup2.MacParams.DownlinkDwellTime;
 8012a2c:	4b8a      	ldr	r3, [pc, #552]	@ (8012c58 <LoRaMacMibSetRequestConfirm+0x5e4>)
 8012a2e:	f893 307d 	ldrb.w	r3, [r3, #125]	@ 0x7d
 8012a32:	727b      	strb	r3, [r7, #9]

            if( RegionVerify( Nvm.MacGroup2.Region, &verify, PHY_RX_DR ) == true )
 8012a34:	4b88      	ldr	r3, [pc, #544]	@ (8012c58 <LoRaMacMibSetRequestConfirm+0x5e4>)
 8012a36:	f893 3048 	ldrb.w	r3, [r3, #72]	@ 0x48
 8012a3a:	f107 0108 	add.w	r1, r7, #8
 8012a3e:	2207      	movs	r2, #7
 8012a40:	4618      	mov	r0, r3
 8012a42:	f002 fdfe 	bl	8015642 <RegionVerify>
 8012a46:	4603      	mov	r3, r0
 8012a48:	2b00      	cmp	r3, #0
 8012a4a:	d008      	beq.n	8012a5e <LoRaMacMibSetRequestConfirm+0x3ea>
            {
                Nvm.MacGroup2.MacParamsDefaults.Rx2Channel = mibSet->Param.Rx2DefaultChannel;
 8012a4c:	4b82      	ldr	r3, [pc, #520]	@ (8012c58 <LoRaMacMibSetRequestConfirm+0x5e4>)
 8012a4e:	687a      	ldr	r2, [r7, #4]
 8012a50:	33b4      	adds	r3, #180	@ 0xb4
 8012a52:	3204      	adds	r2, #4
 8012a54:	e892 0003 	ldmia.w	r2, {r0, r1}
 8012a58:	e883 0003 	stmia.w	r3, {r0, r1}
            }
            else
            {
                status = LORAMAC_STATUS_PARAMETER_INVALID;
            }
            break;
 8012a5c:	e1a9      	b.n	8012db2 <LoRaMacMibSetRequestConfirm+0x73e>
                status = LORAMAC_STATUS_PARAMETER_INVALID;
 8012a5e:	2303      	movs	r3, #3
 8012a60:	75fb      	strb	r3, [r7, #23]
            break;
 8012a62:	e1a6      	b.n	8012db2 <LoRaMacMibSetRequestConfirm+0x73e>
        }
        case MIB_RXC_CHANNEL:
        {
            verify.DatarateParams.Datarate = mibSet->Param.RxCChannel.Datarate;
 8012a64:	687b      	ldr	r3, [r7, #4]
 8012a66:	7a1b      	ldrb	r3, [r3, #8]
 8012a68:	b25b      	sxtb	r3, r3
 8012a6a:	723b      	strb	r3, [r7, #8]
            verify.DatarateParams.DownlinkDwellTime = Nvm.MacGroup2.MacParams.DownlinkDwellTime;
 8012a6c:	4b7a      	ldr	r3, [pc, #488]	@ (8012c58 <LoRaMacMibSetRequestConfirm+0x5e4>)
 8012a6e:	f893 307d 	ldrb.w	r3, [r3, #125]	@ 0x7d
 8012a72:	727b      	strb	r3, [r7, #9]

            if( RegionVerify( Nvm.MacGroup2.Region, &verify, PHY_RX_DR ) == true )
 8012a74:	4b78      	ldr	r3, [pc, #480]	@ (8012c58 <LoRaMacMibSetRequestConfirm+0x5e4>)
 8012a76:	f893 3048 	ldrb.w	r3, [r3, #72]	@ 0x48
 8012a7a:	f107 0108 	add.w	r1, r7, #8
 8012a7e:	2207      	movs	r2, #7
 8012a80:	4618      	mov	r0, r3
 8012a82:	f002 fdde 	bl	8015642 <RegionVerify>
 8012a86:	4603      	mov	r3, r0
 8012a88:	2b00      	cmp	r3, #0
 8012a8a:	d019      	beq.n	8012ac0 <LoRaMacMibSetRequestConfirm+0x44c>
            {
                Nvm.MacGroup2.MacParams.RxCChannel = mibSet->Param.RxCChannel;
 8012a8c:	4b72      	ldr	r3, [pc, #456]	@ (8012c58 <LoRaMacMibSetRequestConfirm+0x5e4>)
 8012a8e:	687a      	ldr	r2, [r7, #4]
 8012a90:	3374      	adds	r3, #116	@ 0x74
 8012a92:	3204      	adds	r2, #4
 8012a94:	e892 0003 	ldmia.w	r2, {r0, r1}
 8012a98:	e883 0003 	stmia.w	r3, {r0, r1}

                if( ( Nvm.MacGroup2.DeviceClass == CLASS_C ) && ( Nvm.MacGroup2.NetworkActivation != ACTIVATION_TYPE_NONE ) )
 8012a9c:	4b6e      	ldr	r3, [pc, #440]	@ (8012c58 <LoRaMacMibSetRequestConfirm+0x5e4>)
 8012a9e:	f893 3118 	ldrb.w	r3, [r3, #280]	@ 0x118
 8012aa2:	2b02      	cmp	r3, #2
 8012aa4:	f040 817e 	bne.w	8012da4 <LoRaMacMibSetRequestConfirm+0x730>
 8012aa8:	4b6b      	ldr	r3, [pc, #428]	@ (8012c58 <LoRaMacMibSetRequestConfirm+0x5e4>)
 8012aaa:	f893 3130 	ldrb.w	r3, [r3, #304]	@ 0x130
 8012aae:	2b00      	cmp	r3, #0
 8012ab0:	f000 8178 	beq.w	8012da4 <LoRaMacMibSetRequestConfirm+0x730>
                {
                    // We can only compute the RX window parameters directly, if we are already
                    // in class c mode and joined. We cannot setup an RX window in case of any other
                    // class type.
                    // Set the radio into sleep mode in case we are still in RX mode
                    Radio.Sleep( );
 8012ab4:	4b69      	ldr	r3, [pc, #420]	@ (8012c5c <LoRaMacMibSetRequestConfirm+0x5e8>)
 8012ab6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8012ab8:	4798      	blx	r3

                    OpenContinuousRxCWindow( );
 8012aba:	f7fe fc1d 	bl	80112f8 <OpenContinuousRxCWindow>
            }
            else
            {
                status = LORAMAC_STATUS_PARAMETER_INVALID;
            }
            break;
 8012abe:	e171      	b.n	8012da4 <LoRaMacMibSetRequestConfirm+0x730>
                status = LORAMAC_STATUS_PARAMETER_INVALID;
 8012ac0:	2303      	movs	r3, #3
 8012ac2:	75fb      	strb	r3, [r7, #23]
            break;
 8012ac4:	e16e      	b.n	8012da4 <LoRaMacMibSetRequestConfirm+0x730>
        }
        case MIB_RXC_DEFAULT_CHANNEL:
        {
            verify.DatarateParams.Datarate = mibSet->Param.RxCChannel.Datarate;
 8012ac6:	687b      	ldr	r3, [r7, #4]
 8012ac8:	7a1b      	ldrb	r3, [r3, #8]
 8012aca:	b25b      	sxtb	r3, r3
 8012acc:	723b      	strb	r3, [r7, #8]
            verify.DatarateParams.DownlinkDwellTime = Nvm.MacGroup2.MacParams.DownlinkDwellTime;
 8012ace:	4b62      	ldr	r3, [pc, #392]	@ (8012c58 <LoRaMacMibSetRequestConfirm+0x5e4>)
 8012ad0:	f893 307d 	ldrb.w	r3, [r3, #125]	@ 0x7d
 8012ad4:	727b      	strb	r3, [r7, #9]

            if( RegionVerify( Nvm.MacGroup2.Region, &verify, PHY_RX_DR ) == true )
 8012ad6:	4b60      	ldr	r3, [pc, #384]	@ (8012c58 <LoRaMacMibSetRequestConfirm+0x5e4>)
 8012ad8:	f893 3048 	ldrb.w	r3, [r3, #72]	@ 0x48
 8012adc:	f107 0108 	add.w	r1, r7, #8
 8012ae0:	2207      	movs	r2, #7
 8012ae2:	4618      	mov	r0, r3
 8012ae4:	f002 fdad 	bl	8015642 <RegionVerify>
 8012ae8:	4603      	mov	r3, r0
 8012aea:	2b00      	cmp	r3, #0
 8012aec:	d008      	beq.n	8012b00 <LoRaMacMibSetRequestConfirm+0x48c>
            {
                Nvm.MacGroup2.MacParamsDefaults.RxCChannel = mibSet->Param.RxCDefaultChannel;
 8012aee:	4b5a      	ldr	r3, [pc, #360]	@ (8012c58 <LoRaMacMibSetRequestConfirm+0x5e4>)
 8012af0:	687a      	ldr	r2, [r7, #4]
 8012af2:	33bc      	adds	r3, #188	@ 0xbc
 8012af4:	3204      	adds	r2, #4
 8012af6:	e892 0003 	ldmia.w	r2, {r0, r1}
 8012afa:	e883 0003 	stmia.w	r3, {r0, r1}
            }
            else
            {
                status = LORAMAC_STATUS_PARAMETER_INVALID;
            }
            break;
 8012afe:	e158      	b.n	8012db2 <LoRaMacMibSetRequestConfirm+0x73e>
                status = LORAMAC_STATUS_PARAMETER_INVALID;
 8012b00:	2303      	movs	r3, #3
 8012b02:	75fb      	strb	r3, [r7, #23]
            break;
 8012b04:	e155      	b.n	8012db2 <LoRaMacMibSetRequestConfirm+0x73e>
        }
        case MIB_CHANNELS_DEFAULT_MASK:
        {
            chanMaskSet.ChannelsMaskIn = mibSet->Param.ChannelsDefaultMask;
 8012b06:	687b      	ldr	r3, [r7, #4]
 8012b08:	685b      	ldr	r3, [r3, #4]
 8012b0a:	60fb      	str	r3, [r7, #12]
            chanMaskSet.ChannelsMaskType = CHANNELS_DEFAULT_MASK;
 8012b0c:	2301      	movs	r3, #1
 8012b0e:	743b      	strb	r3, [r7, #16]

            if( RegionChanMaskSet( Nvm.MacGroup2.Region, &chanMaskSet ) == false )
 8012b10:	4b51      	ldr	r3, [pc, #324]	@ (8012c58 <LoRaMacMibSetRequestConfirm+0x5e4>)
 8012b12:	f893 3048 	ldrb.w	r3, [r3, #72]	@ 0x48
 8012b16:	f107 020c 	add.w	r2, r7, #12
 8012b1a:	4611      	mov	r1, r2
 8012b1c:	4618      	mov	r0, r3
 8012b1e:	f002 fdb9 	bl	8015694 <RegionChanMaskSet>
 8012b22:	4603      	mov	r3, r0
 8012b24:	f083 0301 	eor.w	r3, r3, #1
 8012b28:	b2db      	uxtb	r3, r3
 8012b2a:	2b00      	cmp	r3, #0
 8012b2c:	f000 813c 	beq.w	8012da8 <LoRaMacMibSetRequestConfirm+0x734>
            {
                status = LORAMAC_STATUS_PARAMETER_INVALID;
 8012b30:	2303      	movs	r3, #3
 8012b32:	75fb      	strb	r3, [r7, #23]
            }
            break;
 8012b34:	e138      	b.n	8012da8 <LoRaMacMibSetRequestConfirm+0x734>
        }
        case MIB_CHANNELS_MASK:
        {
            chanMaskSet.ChannelsMaskIn = mibSet->Param.ChannelsMask;
 8012b36:	687b      	ldr	r3, [r7, #4]
 8012b38:	685b      	ldr	r3, [r3, #4]
 8012b3a:	60fb      	str	r3, [r7, #12]
            chanMaskSet.ChannelsMaskType = CHANNELS_MASK;
 8012b3c:	2300      	movs	r3, #0
 8012b3e:	743b      	strb	r3, [r7, #16]

            if( RegionChanMaskSet( Nvm.MacGroup2.Region, &chanMaskSet ) == false )
 8012b40:	4b45      	ldr	r3, [pc, #276]	@ (8012c58 <LoRaMacMibSetRequestConfirm+0x5e4>)
 8012b42:	f893 3048 	ldrb.w	r3, [r3, #72]	@ 0x48
 8012b46:	f107 020c 	add.w	r2, r7, #12
 8012b4a:	4611      	mov	r1, r2
 8012b4c:	4618      	mov	r0, r3
 8012b4e:	f002 fda1 	bl	8015694 <RegionChanMaskSet>
 8012b52:	4603      	mov	r3, r0
 8012b54:	f083 0301 	eor.w	r3, r3, #1
 8012b58:	b2db      	uxtb	r3, r3
 8012b5a:	2b00      	cmp	r3, #0
 8012b5c:	f000 8126 	beq.w	8012dac <LoRaMacMibSetRequestConfirm+0x738>
            {
                status = LORAMAC_STATUS_PARAMETER_INVALID;
 8012b60:	2303      	movs	r3, #3
 8012b62:	75fb      	strb	r3, [r7, #23]
            }
            break;
 8012b64:	e122      	b.n	8012dac <LoRaMacMibSetRequestConfirm+0x738>
        }
        case MIB_CHANNELS_NB_TRANS:
        {
            if( ( mibSet->Param.ChannelsNbTrans >= 1 ) &&
 8012b66:	687b      	ldr	r3, [r7, #4]
 8012b68:	791b      	ldrb	r3, [r3, #4]
 8012b6a:	2b00      	cmp	r3, #0
 8012b6c:	d009      	beq.n	8012b82 <LoRaMacMibSetRequestConfirm+0x50e>
                ( mibSet->Param.ChannelsNbTrans <= 15 ) )
 8012b6e:	687b      	ldr	r3, [r7, #4]
 8012b70:	791b      	ldrb	r3, [r3, #4]
            if( ( mibSet->Param.ChannelsNbTrans >= 1 ) &&
 8012b72:	2b0f      	cmp	r3, #15
 8012b74:	d805      	bhi.n	8012b82 <LoRaMacMibSetRequestConfirm+0x50e>
            {
                Nvm.MacGroup2.MacParams.ChannelsNbTrans = mibSet->Param.ChannelsNbTrans;
 8012b76:	687b      	ldr	r3, [r7, #4]
 8012b78:	791a      	ldrb	r2, [r3, #4]
 8012b7a:	4b37      	ldr	r3, [pc, #220]	@ (8012c58 <LoRaMacMibSetRequestConfirm+0x5e4>)
 8012b7c:	f883 2068 	strb.w	r2, [r3, #104]	@ 0x68
            }
            else
            {
                status = LORAMAC_STATUS_PARAMETER_INVALID;
            }
            break;
 8012b80:	e117      	b.n	8012db2 <LoRaMacMibSetRequestConfirm+0x73e>
                status = LORAMAC_STATUS_PARAMETER_INVALID;
 8012b82:	2303      	movs	r3, #3
 8012b84:	75fb      	strb	r3, [r7, #23]
            break;
 8012b86:	e114      	b.n	8012db2 <LoRaMacMibSetRequestConfirm+0x73e>
        }
        case MIB_MAX_RX_WINDOW_DURATION:
        {
            Nvm.MacGroup2.MacParams.MaxRxWindow = mibSet->Param.MaxRxWindow;
 8012b88:	687b      	ldr	r3, [r7, #4]
 8012b8a:	685b      	ldr	r3, [r3, #4]
 8012b8c:	4a32      	ldr	r2, [pc, #200]	@ (8012c58 <LoRaMacMibSetRequestConfirm+0x5e4>)
 8012b8e:	6553      	str	r3, [r2, #84]	@ 0x54
            break;
 8012b90:	e10f      	b.n	8012db2 <LoRaMacMibSetRequestConfirm+0x73e>
        }
        case MIB_RECEIVE_DELAY_1:
        {
            Nvm.MacGroup2.MacParams.ReceiveDelay1 = mibSet->Param.ReceiveDelay1;
 8012b92:	687b      	ldr	r3, [r7, #4]
 8012b94:	685b      	ldr	r3, [r3, #4]
 8012b96:	4a30      	ldr	r2, [pc, #192]	@ (8012c58 <LoRaMacMibSetRequestConfirm+0x5e4>)
 8012b98:	6593      	str	r3, [r2, #88]	@ 0x58
            break;
 8012b9a:	e10a      	b.n	8012db2 <LoRaMacMibSetRequestConfirm+0x73e>
        }
        case MIB_RECEIVE_DELAY_2:
        {
            Nvm.MacGroup2.MacParams.ReceiveDelay2 = mibSet->Param.ReceiveDelay2;
 8012b9c:	687b      	ldr	r3, [r7, #4]
 8012b9e:	685b      	ldr	r3, [r3, #4]
 8012ba0:	4a2d      	ldr	r2, [pc, #180]	@ (8012c58 <LoRaMacMibSetRequestConfirm+0x5e4>)
 8012ba2:	65d3      	str	r3, [r2, #92]	@ 0x5c
            break;
 8012ba4:	e105      	b.n	8012db2 <LoRaMacMibSetRequestConfirm+0x73e>
        }
        case MIB_JOIN_ACCEPT_DELAY_1:
        {
            Nvm.MacGroup2.MacParams.JoinAcceptDelay1 = mibSet->Param.JoinAcceptDelay1;
 8012ba6:	687b      	ldr	r3, [r7, #4]
 8012ba8:	685b      	ldr	r3, [r3, #4]
 8012baa:	4a2b      	ldr	r2, [pc, #172]	@ (8012c58 <LoRaMacMibSetRequestConfirm+0x5e4>)
 8012bac:	6613      	str	r3, [r2, #96]	@ 0x60
            break;
 8012bae:	e100      	b.n	8012db2 <LoRaMacMibSetRequestConfirm+0x73e>
        }
        case MIB_JOIN_ACCEPT_DELAY_2:
        {
            Nvm.MacGroup2.MacParams.JoinAcceptDelay2 = mibSet->Param.JoinAcceptDelay2;
 8012bb0:	687b      	ldr	r3, [r7, #4]
 8012bb2:	685b      	ldr	r3, [r3, #4]
 8012bb4:	4a28      	ldr	r2, [pc, #160]	@ (8012c58 <LoRaMacMibSetRequestConfirm+0x5e4>)
 8012bb6:	6653      	str	r3, [r2, #100]	@ 0x64
            break;
 8012bb8:	e0fb      	b.n	8012db2 <LoRaMacMibSetRequestConfirm+0x73e>
        }
        case MIB_CHANNELS_DEFAULT_DATARATE:
        {
            verify.DatarateParams.Datarate = mibSet->Param.ChannelsDefaultDatarate;
 8012bba:	687b      	ldr	r3, [r7, #4]
 8012bbc:	f993 3004 	ldrsb.w	r3, [r3, #4]
 8012bc0:	723b      	strb	r3, [r7, #8]

            if( RegionVerify( Nvm.MacGroup2.Region, &verify, PHY_DEF_TX_DR ) == true )
 8012bc2:	4b25      	ldr	r3, [pc, #148]	@ (8012c58 <LoRaMacMibSetRequestConfirm+0x5e4>)
 8012bc4:	f893 3048 	ldrb.w	r3, [r3, #72]	@ 0x48
 8012bc8:	f107 0108 	add.w	r1, r7, #8
 8012bcc:	2206      	movs	r2, #6
 8012bce:	4618      	mov	r0, r3
 8012bd0:	f002 fd37 	bl	8015642 <RegionVerify>
 8012bd4:	4603      	mov	r3, r0
 8012bd6:	2b00      	cmp	r3, #0
 8012bd8:	d005      	beq.n	8012be6 <LoRaMacMibSetRequestConfirm+0x572>
            {
                Nvm.MacGroup2.ChannelsDatarateDefault = verify.DatarateParams.Datarate;
 8012bda:	f997 2008 	ldrsb.w	r2, [r7, #8]
 8012bde:	4b1e      	ldr	r3, [pc, #120]	@ (8012c58 <LoRaMacMibSetRequestConfirm+0x5e4>)
 8012be0:	f883 20dd 	strb.w	r2, [r3, #221]	@ 0xdd
            }
            else
            {
                status = LORAMAC_STATUS_PARAMETER_INVALID;
            }
            break;
 8012be4:	e0e5      	b.n	8012db2 <LoRaMacMibSetRequestConfirm+0x73e>
                status = LORAMAC_STATUS_PARAMETER_INVALID;
 8012be6:	2303      	movs	r3, #3
 8012be8:	75fb      	strb	r3, [r7, #23]
            break;
 8012bea:	e0e2      	b.n	8012db2 <LoRaMacMibSetRequestConfirm+0x73e>
        }
        case MIB_CHANNELS_DATARATE:
        {
            verify.DatarateParams.Datarate = mibSet->Param.ChannelsDatarate;
 8012bec:	687b      	ldr	r3, [r7, #4]
 8012bee:	f993 3004 	ldrsb.w	r3, [r3, #4]
 8012bf2:	723b      	strb	r3, [r7, #8]
            verify.DatarateParams.UplinkDwellTime = Nvm.MacGroup2.MacParams.UplinkDwellTime;
 8012bf4:	4b18      	ldr	r3, [pc, #96]	@ (8012c58 <LoRaMacMibSetRequestConfirm+0x5e4>)
 8012bf6:	f893 307c 	ldrb.w	r3, [r3, #124]	@ 0x7c
 8012bfa:	72bb      	strb	r3, [r7, #10]

            if( RegionVerify( Nvm.MacGroup2.Region, &verify, PHY_TX_DR ) == true )
 8012bfc:	4b16      	ldr	r3, [pc, #88]	@ (8012c58 <LoRaMacMibSetRequestConfirm+0x5e4>)
 8012bfe:	f893 3048 	ldrb.w	r3, [r3, #72]	@ 0x48
 8012c02:	f107 0108 	add.w	r1, r7, #8
 8012c06:	2205      	movs	r2, #5
 8012c08:	4618      	mov	r0, r3
 8012c0a:	f002 fd1a 	bl	8015642 <RegionVerify>
 8012c0e:	4603      	mov	r3, r0
 8012c10:	2b00      	cmp	r3, #0
 8012c12:	d005      	beq.n	8012c20 <LoRaMacMibSetRequestConfirm+0x5ac>
            {
                Nvm.MacGroup1.ChannelsDatarate = verify.DatarateParams.Datarate;
 8012c14:	f997 2008 	ldrsb.w	r2, [r7, #8]
 8012c18:	4b0f      	ldr	r3, [pc, #60]	@ (8012c58 <LoRaMacMibSetRequestConfirm+0x5e4>)
 8012c1a:	f883 2039 	strb.w	r2, [r3, #57]	@ 0x39
            }
            else
            {
                status = LORAMAC_STATUS_PARAMETER_INVALID;
            }
            break;
 8012c1e:	e0c8      	b.n	8012db2 <LoRaMacMibSetRequestConfirm+0x73e>
                status = LORAMAC_STATUS_PARAMETER_INVALID;
 8012c20:	2303      	movs	r3, #3
 8012c22:	75fb      	strb	r3, [r7, #23]
            break;
 8012c24:	e0c5      	b.n	8012db2 <LoRaMacMibSetRequestConfirm+0x73e>
        }
        case MIB_CHANNELS_DEFAULT_TX_POWER:
        {
            verify.TxPower = mibSet->Param.ChannelsDefaultTxPower;
 8012c26:	687b      	ldr	r3, [r7, #4]
 8012c28:	f993 3004 	ldrsb.w	r3, [r3, #4]
 8012c2c:	723b      	strb	r3, [r7, #8]

            if( RegionVerify( Nvm.MacGroup2.Region, &verify, PHY_DEF_TX_POWER ) == true )
 8012c2e:	4b0a      	ldr	r3, [pc, #40]	@ (8012c58 <LoRaMacMibSetRequestConfirm+0x5e4>)
 8012c30:	f893 3048 	ldrb.w	r3, [r3, #72]	@ 0x48
 8012c34:	f107 0108 	add.w	r1, r7, #8
 8012c38:	220a      	movs	r2, #10
 8012c3a:	4618      	mov	r0, r3
 8012c3c:	f002 fd01 	bl	8015642 <RegionVerify>
 8012c40:	4603      	mov	r3, r0
 8012c42:	2b00      	cmp	r3, #0
 8012c44:	d005      	beq.n	8012c52 <LoRaMacMibSetRequestConfirm+0x5de>
            {
                Nvm.MacGroup2.ChannelsTxPowerDefault = verify.TxPower;
 8012c46:	f997 2008 	ldrsb.w	r2, [r7, #8]
 8012c4a:	4b03      	ldr	r3, [pc, #12]	@ (8012c58 <LoRaMacMibSetRequestConfirm+0x5e4>)
 8012c4c:	f883 20dc 	strb.w	r2, [r3, #220]	@ 0xdc
            }
            else
            {
                status = LORAMAC_STATUS_PARAMETER_INVALID;
            }
            break;
 8012c50:	e0af      	b.n	8012db2 <LoRaMacMibSetRequestConfirm+0x73e>
                status = LORAMAC_STATUS_PARAMETER_INVALID;
 8012c52:	2303      	movs	r3, #3
 8012c54:	75fb      	strb	r3, [r7, #23]
            break;
 8012c56:	e0ac      	b.n	8012db2 <LoRaMacMibSetRequestConfirm+0x73e>
 8012c58:	20000d04 	.word	0x20000d04
 8012c5c:	0801d51c 	.word	0x0801d51c
        }
        case MIB_CHANNELS_TX_POWER:
        {
            verify.TxPower = mibSet->Param.ChannelsTxPower;
 8012c60:	687b      	ldr	r3, [r7, #4]
 8012c62:	f993 3004 	ldrsb.w	r3, [r3, #4]
 8012c66:	723b      	strb	r3, [r7, #8]

            if( RegionVerify( Nvm.MacGroup2.Region, &verify, PHY_TX_POWER ) == true )
 8012c68:	4b59      	ldr	r3, [pc, #356]	@ (8012dd0 <LoRaMacMibSetRequestConfirm+0x75c>)
 8012c6a:	f893 3048 	ldrb.w	r3, [r3, #72]	@ 0x48
 8012c6e:	f107 0108 	add.w	r1, r7, #8
 8012c72:	2209      	movs	r2, #9
 8012c74:	4618      	mov	r0, r3
 8012c76:	f002 fce4 	bl	8015642 <RegionVerify>
 8012c7a:	4603      	mov	r3, r0
 8012c7c:	2b00      	cmp	r3, #0
 8012c7e:	d005      	beq.n	8012c8c <LoRaMacMibSetRequestConfirm+0x618>
            {
                Nvm.MacGroup1.ChannelsTxPower = verify.TxPower;
 8012c80:	f997 2008 	ldrsb.w	r2, [r7, #8]
 8012c84:	4b52      	ldr	r3, [pc, #328]	@ (8012dd0 <LoRaMacMibSetRequestConfirm+0x75c>)
 8012c86:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38
            }
            else
            {
                status = LORAMAC_STATUS_PARAMETER_INVALID;
            }
            break;
 8012c8a:	e092      	b.n	8012db2 <LoRaMacMibSetRequestConfirm+0x73e>
                status = LORAMAC_STATUS_PARAMETER_INVALID;
 8012c8c:	2303      	movs	r3, #3
 8012c8e:	75fb      	strb	r3, [r7, #23]
            break;
 8012c90:	e08f      	b.n	8012db2 <LoRaMacMibSetRequestConfirm+0x73e>
        }
        case MIB_SYSTEM_MAX_RX_ERROR:
        {
#if (defined( LORAMAC_VERSION ) && (( LORAMAC_VERSION == 0x01000400 ) || ( LORAMAC_VERSION == 0x01010100 )))
            if( mibSet->Param.SystemMaxRxError <= 500 )
 8012c92:	687b      	ldr	r3, [r7, #4]
 8012c94:	685b      	ldr	r3, [r3, #4]
 8012c96:	f5b3 7ffa 	cmp.w	r3, #500	@ 0x1f4
 8012c9a:	d80a      	bhi.n	8012cb2 <LoRaMacMibSetRequestConfirm+0x63e>
            { // Only apply the new value if in range 0..500 ms else keep current value.
                Nvm.MacGroup2.MacParams.SystemMaxRxError = Nvm.MacGroup2.MacParamsDefaults.SystemMaxRxError = mibSet->Param.SystemMaxRxError;
 8012c9c:	687b      	ldr	r3, [r7, #4]
 8012c9e:	685b      	ldr	r3, [r3, #4]
 8012ca0:	4a4b      	ldr	r2, [pc, #300]	@ (8012dd0 <LoRaMacMibSetRequestConfirm+0x75c>)
 8012ca2:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94
 8012ca6:	4b4a      	ldr	r3, [pc, #296]	@ (8012dd0 <LoRaMacMibSetRequestConfirm+0x75c>)
 8012ca8:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8012cac:	4a48      	ldr	r2, [pc, #288]	@ (8012dd0 <LoRaMacMibSetRequestConfirm+0x75c>)
 8012cae:	64d3      	str	r3, [r2, #76]	@ 0x4c
                status = LORAMAC_STATUS_PARAMETER_INVALID;
            }
#else
            Nvm.MacGroup2.MacParams.SystemMaxRxError = Nvm.MacGroup2.MacParamsDefaults.SystemMaxRxError = mibSet->Param.SystemMaxRxError;
#endif
            break;
 8012cb0:	e07f      	b.n	8012db2 <LoRaMacMibSetRequestConfirm+0x73e>
                status = LORAMAC_STATUS_PARAMETER_INVALID;
 8012cb2:	2303      	movs	r3, #3
 8012cb4:	75fb      	strb	r3, [r7, #23]
            break;
 8012cb6:	e07c      	b.n	8012db2 <LoRaMacMibSetRequestConfirm+0x73e>
        }
        case MIB_MIN_RX_SYMBOLS:
        {
            Nvm.MacGroup2.MacParams.MinRxSymbols = Nvm.MacGroup2.MacParamsDefaults.MinRxSymbols = mibSet->Param.MinRxSymbols;
 8012cb8:	687b      	ldr	r3, [r7, #4]
 8012cba:	791a      	ldrb	r2, [r3, #4]
 8012cbc:	4b44      	ldr	r3, [pc, #272]	@ (8012dd0 <LoRaMacMibSetRequestConfirm+0x75c>)
 8012cbe:	f883 2098 	strb.w	r2, [r3, #152]	@ 0x98
 8012cc2:	4b43      	ldr	r3, [pc, #268]	@ (8012dd0 <LoRaMacMibSetRequestConfirm+0x75c>)
 8012cc4:	f893 2098 	ldrb.w	r2, [r3, #152]	@ 0x98
 8012cc8:	4b41      	ldr	r3, [pc, #260]	@ (8012dd0 <LoRaMacMibSetRequestConfirm+0x75c>)
 8012cca:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
            break;
 8012cce:	e070      	b.n	8012db2 <LoRaMacMibSetRequestConfirm+0x73e>
        }
        case MIB_ANTENNA_GAIN:
        {
            Nvm.MacGroup2.MacParams.AntennaGain = mibSet->Param.AntennaGain;
 8012cd0:	687b      	ldr	r3, [r7, #4]
 8012cd2:	685b      	ldr	r3, [r3, #4]
 8012cd4:	4a3e      	ldr	r2, [pc, #248]	@ (8012dd0 <LoRaMacMibSetRequestConfirm+0x75c>)
 8012cd6:	f8c2 3084 	str.w	r3, [r2, #132]	@ 0x84
            break;
 8012cda:	e06a      	b.n	8012db2 <LoRaMacMibSetRequestConfirm+0x73e>
        }
        case MIB_DEFAULT_ANTENNA_GAIN:
        {
            Nvm.MacGroup2.MacParamsDefaults.AntennaGain = mibSet->Param.DefaultAntennaGain;
 8012cdc:	687b      	ldr	r3, [r7, #4]
 8012cde:	685b      	ldr	r3, [r3, #4]
 8012ce0:	4a3b      	ldr	r2, [pc, #236]	@ (8012dd0 <LoRaMacMibSetRequestConfirm+0x75c>)
 8012ce2:	f8c2 30cc 	str.w	r3, [r2, #204]	@ 0xcc
            break;
 8012ce6:	e064      	b.n	8012db2 <LoRaMacMibSetRequestConfirm+0x73e>
        }
        case MIB_NVM_CTXS:
        {
            status = RestoreNvmData( );
 8012ce8:	f7fe fd38 	bl	801175c <RestoreNvmData>
 8012cec:	4603      	mov	r3, r0
 8012cee:	75fb      	strb	r3, [r7, #23]
            break;
 8012cf0:	e05f      	b.n	8012db2 <LoRaMacMibSetRequestConfirm+0x73e>
        }
        case MIB_ABP_LORAWAN_VERSION:
        {
            if( mibSet->Param.AbpLrWanVersion.Fields.Minor <= 1 )
 8012cf2:	687b      	ldr	r3, [r7, #4]
 8012cf4:	799b      	ldrb	r3, [r3, #6]
 8012cf6:	2b01      	cmp	r3, #1
 8012cf8:	d80d      	bhi.n	8012d16 <LoRaMacMibSetRequestConfirm+0x6a2>
            {
                Nvm.MacGroup2.Version = mibSet->Param.AbpLrWanVersion;
 8012cfa:	4a35      	ldr	r2, [pc, #212]	@ (8012dd0 <LoRaMacMibSetRequestConfirm+0x75c>)
 8012cfc:	687b      	ldr	r3, [r7, #4]
 8012cfe:	685b      	ldr	r3, [r3, #4]
 8012d00:	f8c2 312c 	str.w	r3, [r2, #300]	@ 0x12c

                if( LORAMAC_CRYPTO_SUCCESS != LoRaMacCryptoSetLrWanVersion( mibSet->Param.AbpLrWanVersion ) )
 8012d04:	687b      	ldr	r3, [r7, #4]
 8012d06:	6858      	ldr	r0, [r3, #4]
 8012d08:	f001 fdd6 	bl	80148b8 <LoRaMacCryptoSetLrWanVersion>
 8012d0c:	4603      	mov	r3, r0
 8012d0e:	2b00      	cmp	r3, #0
 8012d10:	d04e      	beq.n	8012db0 <LoRaMacMibSetRequestConfirm+0x73c>
                {
                    return LORAMAC_STATUS_CRYPTO_ERROR;
 8012d12:	2311      	movs	r3, #17
 8012d14:	e058      	b.n	8012dc8 <LoRaMacMibSetRequestConfirm+0x754>
                }
            }
            else
            {
                status = LORAMAC_STATUS_PARAMETER_INVALID;
 8012d16:	2303      	movs	r3, #3
 8012d18:	75fb      	strb	r3, [r7, #23]
            }
            break;
 8012d1a:	e049      	b.n	8012db0 <LoRaMacMibSetRequestConfirm+0x73c>
        }
        case MIB_RXB_C_TIMEOUT:
        {
            Nvm.MacGroup2.MacParams.RxBCTimeout = mibSet->Param.RxBCTimeout;
 8012d1c:	687b      	ldr	r3, [r7, #4]
 8012d1e:	685b      	ldr	r3, [r3, #4]
 8012d20:	4a2b      	ldr	r2, [pc, #172]	@ (8012dd0 <LoRaMacMibSetRequestConfirm+0x75c>)
 8012d22:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
            break;
 8012d26:	e044      	b.n	8012db2 <LoRaMacMibSetRequestConfirm+0x73e>
        }
#if (defined( LORAMAC_VERSION ) && (( LORAMAC_VERSION == 0x01000400 ) || ( LORAMAC_VERSION == 0x01010100 )))
        case MIB_IS_CERT_FPORT_ON:
        {
            Nvm.MacGroup2.IsCertPortOn = mibSet->Param.IsCertPortOn;
 8012d28:	687b      	ldr	r3, [r7, #4]
 8012d2a:	791a      	ldrb	r2, [r3, #4]
 8012d2c:	4b28      	ldr	r3, [pc, #160]	@ (8012dd0 <LoRaMacMibSetRequestConfirm+0x75c>)
 8012d2e:	f883 211f 	strb.w	r2, [r3, #287]	@ 0x11f
            break;
 8012d32:	e03e      	b.n	8012db2 <LoRaMacMibSetRequestConfirm+0x73e>
            break;
        }
#endif /* LORAMAC_VERSION */
        case MIB_ADR_ACK_LIMIT:
        {
            Nvm.MacGroup2.MacParams.AdrAckLimit = mibSet->Param.AdrAckLimit;
 8012d34:	687b      	ldr	r3, [r7, #4]
 8012d36:	889a      	ldrh	r2, [r3, #4]
 8012d38:	4b25      	ldr	r3, [pc, #148]	@ (8012dd0 <LoRaMacMibSetRequestConfirm+0x75c>)
 8012d3a:	f8a3 2088 	strh.w	r2, [r3, #136]	@ 0x88
            break;
 8012d3e:	e038      	b.n	8012db2 <LoRaMacMibSetRequestConfirm+0x73e>
        }
        case MIB_ADR_ACK_DELAY:
        {
            Nvm.MacGroup2.MacParams.AdrAckDelay = mibSet->Param.AdrAckDelay;
 8012d40:	687b      	ldr	r3, [r7, #4]
 8012d42:	889a      	ldrh	r2, [r3, #4]
 8012d44:	4b22      	ldr	r3, [pc, #136]	@ (8012dd0 <LoRaMacMibSetRequestConfirm+0x75c>)
 8012d46:	f8a3 208a 	strh.w	r2, [r3, #138]	@ 0x8a
            break;
 8012d4a:	e032      	b.n	8012db2 <LoRaMacMibSetRequestConfirm+0x73e>
        }
        case MIB_ADR_ACK_DEFAULT_LIMIT:
        {
            Nvm.MacGroup2.MacParamsDefaults.AdrAckLimit = mibSet->Param.AdrAckLimit;
 8012d4c:	687b      	ldr	r3, [r7, #4]
 8012d4e:	889a      	ldrh	r2, [r3, #4]
 8012d50:	4b1f      	ldr	r3, [pc, #124]	@ (8012dd0 <LoRaMacMibSetRequestConfirm+0x75c>)
 8012d52:	f8a3 20d0 	strh.w	r2, [r3, #208]	@ 0xd0
            break;
 8012d56:	e02c      	b.n	8012db2 <LoRaMacMibSetRequestConfirm+0x73e>
        }
        case MIB_ADR_ACK_DEFAULT_DELAY:
        {
            Nvm.MacGroup2.MacParamsDefaults.AdrAckDelay = mibSet->Param.AdrAckDelay;
 8012d58:	687b      	ldr	r3, [r7, #4]
 8012d5a:	889a      	ldrh	r2, [r3, #4]
 8012d5c:	4b1c      	ldr	r3, [pc, #112]	@ (8012dd0 <LoRaMacMibSetRequestConfirm+0x75c>)
 8012d5e:	f8a3 20d2 	strh.w	r2, [r3, #210]	@ 0xd2
            break;
 8012d62:	e026      	b.n	8012db2 <LoRaMacMibSetRequestConfirm+0x73e>
            else
            {
                Nvm.RegionGroup2.RssiFreeThreshold = mibSet->Param.RssiFreeThreshold;
            }
#else
            status = LORAMAC_STATUS_ERROR;
 8012d64:	2318      	movs	r3, #24
 8012d66:	75fb      	strb	r3, [r7, #23]
#endif
            break;
 8012d68:	e023      	b.n	8012db2 <LoRaMacMibSetRequestConfirm+0x73e>
            else
            {
                Nvm.RegionGroup2.CarrierSenseTime = mibSet->Param.CarrierSenseTime;
            }
#else
            status = LORAMAC_STATUS_ERROR;
 8012d6a:	2318      	movs	r3, #24
 8012d6c:	75fb      	strb	r3, [r7, #23]
#endif
            break;
 8012d6e:	e020      	b.n	8012db2 <LoRaMacMibSetRequestConfirm+0x73e>
        }
        default:
        {
            status = LoRaMacMibClassBSetRequestConfirm( mibSet );
 8012d70:	6878      	ldr	r0, [r7, #4]
 8012d72:	f000 fd00 	bl	8013776 <LoRaMacMibClassBSetRequestConfirm>
 8012d76:	4603      	mov	r3, r0
 8012d78:	75fb      	strb	r3, [r7, #23]
            break;
 8012d7a:	e01a      	b.n	8012db2 <LoRaMacMibSetRequestConfirm+0x73e>
            break;
 8012d7c:	bf00      	nop
 8012d7e:	e018      	b.n	8012db2 <LoRaMacMibSetRequestConfirm+0x73e>
            break;
 8012d80:	bf00      	nop
 8012d82:	e016      	b.n	8012db2 <LoRaMacMibSetRequestConfirm+0x73e>
            break;
 8012d84:	bf00      	nop
 8012d86:	e014      	b.n	8012db2 <LoRaMacMibSetRequestConfirm+0x73e>
            break;
 8012d88:	bf00      	nop
 8012d8a:	e012      	b.n	8012db2 <LoRaMacMibSetRequestConfirm+0x73e>
            break;
 8012d8c:	bf00      	nop
 8012d8e:	e010      	b.n	8012db2 <LoRaMacMibSetRequestConfirm+0x73e>
            break;
 8012d90:	bf00      	nop
 8012d92:	e00e      	b.n	8012db2 <LoRaMacMibSetRequestConfirm+0x73e>
            break;
 8012d94:	bf00      	nop
 8012d96:	e00c      	b.n	8012db2 <LoRaMacMibSetRequestConfirm+0x73e>
            break;
 8012d98:	bf00      	nop
 8012d9a:	e00a      	b.n	8012db2 <LoRaMacMibSetRequestConfirm+0x73e>
            break;
 8012d9c:	bf00      	nop
 8012d9e:	e008      	b.n	8012db2 <LoRaMacMibSetRequestConfirm+0x73e>
            break;
 8012da0:	bf00      	nop
 8012da2:	e006      	b.n	8012db2 <LoRaMacMibSetRequestConfirm+0x73e>
            break;
 8012da4:	bf00      	nop
 8012da6:	e004      	b.n	8012db2 <LoRaMacMibSetRequestConfirm+0x73e>
            break;
 8012da8:	bf00      	nop
 8012daa:	e002      	b.n	8012db2 <LoRaMacMibSetRequestConfirm+0x73e>
            break;
 8012dac:	bf00      	nop
 8012dae:	e000      	b.n	8012db2 <LoRaMacMibSetRequestConfirm+0x73e>
            break;
 8012db0:	bf00      	nop
        }
    }

#if (defined( LORAMAC_VERSION ) && (( LORAMAC_VERSION == 0x01000400 ) || ( LORAMAC_VERSION == 0x01010100 )))
    if( status == LORAMAC_STATUS_OK )
 8012db2:	7dfb      	ldrb	r3, [r7, #23]
 8012db4:	2b00      	cmp	r3, #0
 8012db6:	d106      	bne.n	8012dc6 <LoRaMacMibSetRequestConfirm+0x752>
    {
        // Handle NVM potential changes
        MacCtx.MacFlags.Bits.NvmHandle = 1;
 8012db8:	4a06      	ldr	r2, [pc, #24]	@ (8012dd4 <LoRaMacMibSetRequestConfirm+0x760>)
 8012dba:	f892 3491 	ldrb.w	r3, [r2, #1169]	@ 0x491
 8012dbe:	f043 0320 	orr.w	r3, r3, #32
 8012dc2:	f882 3491 	strb.w	r3, [r2, #1169]	@ 0x491
    }
#endif /* LORAMAC_VERSION */
    return status;
 8012dc6:	7dfb      	ldrb	r3, [r7, #23]
}
 8012dc8:	4618      	mov	r0, r3
 8012dca:	3718      	adds	r7, #24
 8012dcc:	46bd      	mov	sp, r7
 8012dce:	bd80      	pop	{r7, pc}
 8012dd0:	20000d04 	.word	0x20000d04
 8012dd4:	200007d0 	.word	0x200007d0

08012dd8 <OnAbpJoinPendingTimerEvent>:
#if (defined( LORAMAC_VERSION ) && (( LORAMAC_VERSION == 0x01000400 ) || ( LORAMAC_VERSION == 0x01010100 )))
/*!
 * \brief Function executed on AbpJoinPendingTimer timer event
 */
static void OnAbpJoinPendingTimerEvent( void *context )
{
 8012dd8:	b580      	push	{r7, lr}
 8012dda:	b082      	sub	sp, #8
 8012ddc:	af00      	add	r7, sp, #0
 8012dde:	6078      	str	r0, [r7, #4]
    MacCtx.MacState &= ~LORAMAC_ABP_JOIN_PENDING;
 8012de0:	4b0a      	ldr	r3, [pc, #40]	@ (8012e0c <OnAbpJoinPendingTimerEvent+0x34>)
 8012de2:	f8d3 3340 	ldr.w	r3, [r3, #832]	@ 0x340
 8012de6:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8012dea:	4a08      	ldr	r2, [pc, #32]	@ (8012e0c <OnAbpJoinPendingTimerEvent+0x34>)
 8012dec:	f8c2 3340 	str.w	r3, [r2, #832]	@ 0x340
    MacCtx.MacFlags.Bits.MacDone = 1;
 8012df0:	4a06      	ldr	r2, [pc, #24]	@ (8012e0c <OnAbpJoinPendingTimerEvent+0x34>)
 8012df2:	f892 3491 	ldrb.w	r3, [r2, #1169]	@ 0x491
 8012df6:	f043 0310 	orr.w	r3, r3, #16
 8012dfa:	f882 3491 	strb.w	r3, [r2, #1169]	@ 0x491
    OnMacProcessNotify( );
 8012dfe:	f7fe fe5d 	bl	8011abc <OnMacProcessNotify>
}
 8012e02:	bf00      	nop
 8012e04:	3708      	adds	r7, #8
 8012e06:	46bd      	mov	sp, r7
 8012e08:	bd80      	pop	{r7, pc}
 8012e0a:	bf00      	nop
 8012e0c:	200007d0 	.word	0x200007d0

08012e10 <AbpJoinPendingStart>:

/*!
 * \brief Start ABP join simulation
 */
static void AbpJoinPendingStart( void )
{
 8012e10:	b580      	push	{r7, lr}
 8012e12:	b082      	sub	sp, #8
 8012e14:	af02      	add	r7, sp, #8
    static bool initialized = false;

    if( initialized == false )
 8012e16:	4b14      	ldr	r3, [pc, #80]	@ (8012e68 <AbpJoinPendingStart+0x58>)
 8012e18:	781b      	ldrb	r3, [r3, #0]
 8012e1a:	f083 0301 	eor.w	r3, r3, #1
 8012e1e:	b2db      	uxtb	r3, r3
 8012e20:	2b00      	cmp	r3, #0
 8012e22:	d00b      	beq.n	8012e3c <AbpJoinPendingStart+0x2c>
    {
        initialized = true;
 8012e24:	4b10      	ldr	r3, [pc, #64]	@ (8012e68 <AbpJoinPendingStart+0x58>)
 8012e26:	2201      	movs	r2, #1
 8012e28:	701a      	strb	r2, [r3, #0]
        TimerInit( &MacCtx.AbpJoinPendingTimer, OnAbpJoinPendingTimerEvent );
 8012e2a:	2300      	movs	r3, #0
 8012e2c:	9300      	str	r3, [sp, #0]
 8012e2e:	4b0f      	ldr	r3, [pc, #60]	@ (8012e6c <AbpJoinPendingStart+0x5c>)
 8012e30:	2200      	movs	r2, #0
 8012e32:	f04f 31ff 	mov.w	r1, #4294967295
 8012e36:	480e      	ldr	r0, [pc, #56]	@ (8012e70 <AbpJoinPendingStart+0x60>)
 8012e38:	f008 fea2 	bl	801bb80 <UTIL_TIMER_Create>
    }

    MacCtx.MacState |= LORAMAC_ABP_JOIN_PENDING;
 8012e3c:	4b0d      	ldr	r3, [pc, #52]	@ (8012e74 <AbpJoinPendingStart+0x64>)
 8012e3e:	f8d3 3340 	ldr.w	r3, [r3, #832]	@ 0x340
 8012e42:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8012e46:	4a0b      	ldr	r2, [pc, #44]	@ (8012e74 <AbpJoinPendingStart+0x64>)
 8012e48:	f8c2 3340 	str.w	r3, [r2, #832]	@ 0x340

    TimerStop( &MacCtx.AbpJoinPendingTimer );
 8012e4c:	4808      	ldr	r0, [pc, #32]	@ (8012e70 <AbpJoinPendingStart+0x60>)
 8012e4e:	f008 ff3b 	bl	801bcc8 <UTIL_TIMER_Stop>
    TimerSetValue( &MacCtx.AbpJoinPendingTimer, ABP_JOIN_PENDING_DELAY_MS );
 8012e52:	210a      	movs	r1, #10
 8012e54:	4806      	ldr	r0, [pc, #24]	@ (8012e70 <AbpJoinPendingStart+0x60>)
 8012e56:	f008 ffa7 	bl	801bda8 <UTIL_TIMER_SetPeriod>
    TimerStart( &MacCtx.AbpJoinPendingTimer );
 8012e5a:	4805      	ldr	r0, [pc, #20]	@ (8012e70 <AbpJoinPendingStart+0x60>)
 8012e5c:	f008 fec6 	bl	801bbec <UTIL_TIMER_Start>
}
 8012e60:	bf00      	nop
 8012e62:	46bd      	mov	sp, r7
 8012e64:	bd80      	pop	{r7, pc}
 8012e66:	bf00      	nop
 8012e68:	20001924 	.word	0x20001924
 8012e6c:	08012dd9 	.word	0x08012dd9
 8012e70:	20000c6c 	.word	0x20000c6c
 8012e74:	200007d0 	.word	0x200007d0

08012e78 <LoRaMacMlmeRequest>:

    return LORAMAC_STATUS_OK;
}

LoRaMacStatus_t LoRaMacMlmeRequest( MlmeReq_t* mlmeRequest )
{
 8012e78:	b580      	push	{r7, lr}
 8012e7a:	b08a      	sub	sp, #40	@ 0x28
 8012e7c:	af00      	add	r7, sp, #0
 8012e7e:	6078      	str	r0, [r7, #4]
    LoRaMacStatus_t status = LORAMAC_STATUS_SERVICE_UNKNOWN;
 8012e80:	2302      	movs	r3, #2
 8012e82:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
    MlmeConfirmQueue_t queueElement;
#if (defined( LORAMAC_VERSION ) && (( LORAMAC_VERSION == 0x01000400 ) || ( LORAMAC_VERSION == 0x01010100 )))
    bool isAbpJoinPending = false;
 8012e86:	2300      	movs	r3, #0
 8012e88:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
#endif /* LORAMAC_VERSION */
    uint8_t macCmdPayload[2] = { 0x00, 0x00 };
 8012e8c:	2300      	movs	r3, #0
 8012e8e:	83bb      	strh	r3, [r7, #28]

    if( mlmeRequest == NULL )
 8012e90:	687b      	ldr	r3, [r7, #4]
 8012e92:	2b00      	cmp	r3, #0
 8012e94:	d101      	bne.n	8012e9a <LoRaMacMlmeRequest+0x22>
    {
        return LORAMAC_STATUS_PARAMETER_INVALID;
 8012e96:	2303      	movs	r3, #3
 8012e98:	e188      	b.n	80131ac <LoRaMacMlmeRequest+0x334>
    }
#if (defined( LORAMAC_VERSION ) && (( LORAMAC_VERSION == 0x01000400 ) || ( LORAMAC_VERSION == 0x01010100 )))
    // Initialize mlmeRequest->ReqReturn.DutyCycleWaitTime to 0 in order to
    // return a valid value in case the MAC is busy.
    mlmeRequest->ReqReturn.DutyCycleWaitTime = 0;
 8012e9a:	687b      	ldr	r3, [r7, #4]
 8012e9c:	2200      	movs	r2, #0
 8012e9e:	611a      	str	r2, [r3, #16]
#endif /* LORAMAC_VERSION */

    if( LoRaMacIsBusy( ) == true )
 8012ea0:	f7fc fb14 	bl	800f4cc <LoRaMacIsBusy>
 8012ea4:	4603      	mov	r3, r0
 8012ea6:	2b00      	cmp	r3, #0
 8012ea8:	d001      	beq.n	8012eae <LoRaMacMlmeRequest+0x36>
    {
        return LORAMAC_STATUS_BUSY;
 8012eaa:	2301      	movs	r3, #1
 8012eac:	e17e      	b.n	80131ac <LoRaMacMlmeRequest+0x334>
    }
    if( LoRaMacConfirmQueueIsFull( ) == true )
 8012eae:	f001 f99d 	bl	80141ec <LoRaMacConfirmQueueIsFull>
 8012eb2:	4603      	mov	r3, r0
 8012eb4:	2b00      	cmp	r3, #0
 8012eb6:	d001      	beq.n	8012ebc <LoRaMacMlmeRequest+0x44>
    {
        return LORAMAC_STATUS_BUSY;
 8012eb8:	2301      	movs	r3, #1
 8012eba:	e177      	b.n	80131ac <LoRaMacMlmeRequest+0x334>
    }

    if( LoRaMacConfirmQueueGetCnt( ) == 0 )
 8012ebc:	f001 f98a 	bl	80141d4 <LoRaMacConfirmQueueGetCnt>
 8012ec0:	4603      	mov	r3, r0
 8012ec2:	2b00      	cmp	r3, #0
 8012ec4:	d104      	bne.n	8012ed0 <LoRaMacMlmeRequest+0x58>
    {
        memset1( ( uint8_t* ) &MacCtx.MlmeConfirm, 0, sizeof( MacCtx.MlmeConfirm ) );
 8012ec6:	2214      	movs	r2, #20
 8012ec8:	2100      	movs	r1, #0
 8012eca:	48ba      	ldr	r0, [pc, #744]	@ (80131b4 <LoRaMacMlmeRequest+0x33c>)
 8012ecc:	f004 fde4 	bl	8017a98 <memset1>
    }
    MacCtx.MlmeConfirm.Status = LORAMAC_EVENT_INFO_STATUS_ERROR;
 8012ed0:	4bb9      	ldr	r3, [pc, #740]	@ (80131b8 <LoRaMacMlmeRequest+0x340>)
 8012ed2:	2201      	movs	r2, #1
 8012ed4:	f883 2455 	strb.w	r2, [r3, #1109]	@ 0x455

    MacCtx.MacFlags.Bits.MlmeReq = 1;
 8012ed8:	4ab7      	ldr	r2, [pc, #732]	@ (80131b8 <LoRaMacMlmeRequest+0x340>)
 8012eda:	f892 3491 	ldrb.w	r3, [r2, #1169]	@ 0x491
 8012ede:	f043 0304 	orr.w	r3, r3, #4
 8012ee2:	f882 3491 	strb.w	r3, [r2, #1169]	@ 0x491
    queueElement.Request = mlmeRequest->Type;
 8012ee6:	687b      	ldr	r3, [r7, #4]
 8012ee8:	781b      	ldrb	r3, [r3, #0]
 8012eea:	f887 3020 	strb.w	r3, [r7, #32]
    queueElement.Status = LORAMAC_EVENT_INFO_STATUS_ERROR;
 8012eee:	2301      	movs	r3, #1
 8012ef0:	f887 3021 	strb.w	r3, [r7, #33]	@ 0x21
    queueElement.RestrictCommonReadyToHandle = false;
 8012ef4:	2300      	movs	r3, #0
 8012ef6:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
#if (defined( LORAMAC_VERSION ) && (( LORAMAC_VERSION == 0x01000400 ) || ( LORAMAC_VERSION == 0x01010100 )))
    queueElement.ReadyToHandle = false;
 8012efa:	2300      	movs	r3, #0
 8012efc:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
#endif /* LORAMAC_VERSION */

    switch( mlmeRequest->Type )
 8012f00:	687b      	ldr	r3, [r7, #4]
 8012f02:	781b      	ldrb	r3, [r3, #0]
 8012f04:	3b01      	subs	r3, #1
 8012f06:	2b0c      	cmp	r3, #12
 8012f08:	f200 811e 	bhi.w	8013148 <LoRaMacMlmeRequest+0x2d0>
 8012f0c:	a201      	add	r2, pc, #4	@ (adr r2, 8012f14 <LoRaMacMlmeRequest+0x9c>)
 8012f0e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8012f12:	bf00      	nop
 8012f14:	08012f49 	.word	0x08012f49
 8012f18:	08013149 	.word	0x08013149
 8012f1c:	08013149 	.word	0x08013149
 8012f20:	08013149 	.word	0x08013149
 8012f24:	0801302d 	.word	0x0801302d
 8012f28:	08013051 	.word	0x08013051
 8012f2c:	08013149 	.word	0x08013149
 8012f30:	08013149 	.word	0x08013149
 8012f34:	0801306f 	.word	0x0801306f
 8012f38:	08013149 	.word	0x08013149
 8012f3c:	08013117 	.word	0x08013117
 8012f40:	080130ab 	.word	0x080130ab
 8012f44:	080130f5 	.word	0x080130f5
    {
        case MLME_JOIN:
        {
            if( ( MacCtx.MacState & LORAMAC_TX_DELAYED ) == LORAMAC_TX_DELAYED )
 8012f48:	4b9b      	ldr	r3, [pc, #620]	@ (80131b8 <LoRaMacMlmeRequest+0x340>)
 8012f4a:	f8d3 3340 	ldr.w	r3, [r3, #832]	@ 0x340
 8012f4e:	f003 0320 	and.w	r3, r3, #32
 8012f52:	2b00      	cmp	r3, #0
 8012f54:	d001      	beq.n	8012f5a <LoRaMacMlmeRequest+0xe2>
            {
                return LORAMAC_STATUS_BUSY;
 8012f56:	2301      	movs	r3, #1
 8012f58:	e128      	b.n	80131ac <LoRaMacMlmeRequest+0x334>
            {
                // Revert back the previous datarate ( mainly used for US915 like regions )
                Nvm.MacGroup1.ChannelsDatarate = RegionAlternateDr( Nvm.MacGroup2.Region, mlmeRequest->Req.Join.Datarate, ALTERNATE_DR_RESTORE );
            }
#elif (defined( LORAMAC_VERSION ) && (( LORAMAC_VERSION == 0x01000400 ) || ( LORAMAC_VERSION == 0x01010100 )))
            if( mlmeRequest->Req.Join.NetworkActivation == ACTIVATION_TYPE_OTAA )
 8012f5a:	687b      	ldr	r3, [r7, #4]
 8012f5c:	791b      	ldrb	r3, [r3, #4]
 8012f5e:	2b02      	cmp	r3, #2
 8012f60:	d135      	bne.n	8012fce <LoRaMacMlmeRequest+0x156>
            {
                ResetMacParameters( false );
 8012f62:	2000      	movs	r0, #0
 8012f64:	f7fe f85a 	bl	801101c <ResetMacParameters>

                Nvm.MacGroup1.ChannelsDatarate = RegionAlternateDr( Nvm.MacGroup2.Region, mlmeRequest->Req.Join.Datarate, ALTERNATE_DR );
 8012f68:	4b94      	ldr	r3, [pc, #592]	@ (80131bc <LoRaMacMlmeRequest+0x344>)
 8012f6a:	f893 0048 	ldrb.w	r0, [r3, #72]	@ 0x48
 8012f6e:	687b      	ldr	r3, [r7, #4]
 8012f70:	795b      	ldrb	r3, [r3, #5]
 8012f72:	b25b      	sxtb	r3, r3
 8012f74:	2200      	movs	r2, #0
 8012f76:	4619      	mov	r1, r3
 8012f78:	f002 fc4b 	bl	8015812 <RegionAlternateDr>
 8012f7c:	4603      	mov	r3, r0
 8012f7e:	461a      	mov	r2, r3
 8012f80:	4b8e      	ldr	r3, [pc, #568]	@ (80131bc <LoRaMacMlmeRequest+0x344>)
 8012f82:	f883 2039 	strb.w	r2, [r3, #57]	@ 0x39
                Nvm.MacGroup1.ChannelsTxPower = mlmeRequest->Req.Join.TxPower;
 8012f86:	687b      	ldr	r3, [r7, #4]
 8012f88:	f993 2006 	ldrsb.w	r2, [r3, #6]
 8012f8c:	4b8b      	ldr	r3, [pc, #556]	@ (80131bc <LoRaMacMlmeRequest+0x344>)
 8012f8e:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38

                queueElement.Status = LORAMAC_EVENT_INFO_STATUS_JOIN_FAIL;
 8012f92:	2307      	movs	r3, #7
 8012f94:	f887 3021 	strb.w	r3, [r7, #33]	@ 0x21

                status = SendReJoinReq( JOIN_REQ );
 8012f98:	20ff      	movs	r0, #255	@ 0xff
 8012f9a:	f7fd fdc3 	bl	8010b24 <SendReJoinReq>
 8012f9e:	4603      	mov	r3, r0
 8012fa0:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27

                if( status != LORAMAC_STATUS_OK )
 8012fa4:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8012fa8:	2b00      	cmp	r3, #0
 8012faa:	f000 80cf 	beq.w	801314c <LoRaMacMlmeRequest+0x2d4>
                {
                    // Revert back the previous datarate ( mainly used for US915 like regions )
                    Nvm.MacGroup1.ChannelsDatarate = RegionAlternateDr( Nvm.MacGroup2.Region, mlmeRequest->Req.Join.Datarate, ALTERNATE_DR_RESTORE );
 8012fae:	4b83      	ldr	r3, [pc, #524]	@ (80131bc <LoRaMacMlmeRequest+0x344>)
 8012fb0:	f893 0048 	ldrb.w	r0, [r3, #72]	@ 0x48
 8012fb4:	687b      	ldr	r3, [r7, #4]
 8012fb6:	795b      	ldrb	r3, [r3, #5]
 8012fb8:	b25b      	sxtb	r3, r3
 8012fba:	2201      	movs	r2, #1
 8012fbc:	4619      	mov	r1, r3
 8012fbe:	f002 fc28 	bl	8015812 <RegionAlternateDr>
 8012fc2:	4603      	mov	r3, r0
 8012fc4:	461a      	mov	r2, r3
 8012fc6:	4b7d      	ldr	r3, [pc, #500]	@ (80131bc <LoRaMacMlmeRequest+0x344>)
 8012fc8:	f883 2039 	strb.w	r2, [r3, #57]	@ 0x39
                isAbpJoinPending = true;
#endif
                status = LORAMAC_STATUS_OK;
            }
#endif /* LORAMAC_VERSION */
            break;
 8012fcc:	e0be      	b.n	801314c <LoRaMacMlmeRequest+0x2d4>
            else if( mlmeRequest->Req.Join.NetworkActivation == ACTIVATION_TYPE_ABP )
 8012fce:	687b      	ldr	r3, [r7, #4]
 8012fd0:	791b      	ldrb	r3, [r3, #4]
 8012fd2:	2b01      	cmp	r3, #1
 8012fd4:	f040 80ba 	bne.w	801314c <LoRaMacMlmeRequest+0x2d4>
                Nvm.MacGroup2.ChannelsDatarateChangedLinkAdrReq = false;
 8012fd8:	4b78      	ldr	r3, [pc, #480]	@ (80131bc <LoRaMacMlmeRequest+0x344>)
 8012fda:	2200      	movs	r2, #0
 8012fdc:	f883 211d 	strb.w	r2, [r3, #285]	@ 0x11d
                params.Type = INIT_TYPE_ACTIVATE_DEFAULT_CHANNELS;
 8012fe0:	2302      	movs	r3, #2
 8012fe2:	763b      	strb	r3, [r7, #24]
                RegionInitDefaults( Nvm.MacGroup2.Region, &params );
 8012fe4:	4b75      	ldr	r3, [pc, #468]	@ (80131bc <LoRaMacMlmeRequest+0x344>)
 8012fe6:	f893 3048 	ldrb.w	r3, [r3, #72]	@ 0x48
 8012fea:	f107 020c 	add.w	r2, r7, #12
 8012fee:	4611      	mov	r1, r2
 8012ff0:	4618      	mov	r0, r3
 8012ff2:	f002 fb14 	bl	801561e <RegionInitDefaults>
                Nvm.MacGroup2.NetworkActivation = mlmeRequest->Req.Join.NetworkActivation;
 8012ff6:	687b      	ldr	r3, [r7, #4]
 8012ff8:	791a      	ldrb	r2, [r3, #4]
 8012ffa:	4b70      	ldr	r3, [pc, #448]	@ (80131bc <LoRaMacMlmeRequest+0x344>)
 8012ffc:	f883 2130 	strb.w	r2, [r3, #304]	@ 0x130
                queueElement.Status = LORAMAC_EVENT_INFO_STATUS_OK;
 8013000:	2300      	movs	r3, #0
 8013002:	f887 3021 	strb.w	r3, [r7, #33]	@ 0x21
                queueElement.ReadyToHandle = true;
 8013006:	2301      	movs	r3, #1
 8013008:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
                OnMacProcessNotify( );
 801300c:	f7fe fd56 	bl	8011abc <OnMacProcessNotify>
                MacCtx.MacFlags.Bits.MacDone = 1;
 8013010:	4a69      	ldr	r2, [pc, #420]	@ (80131b8 <LoRaMacMlmeRequest+0x340>)
 8013012:	f892 3491 	ldrb.w	r3, [r2, #1169]	@ 0x491
 8013016:	f043 0310 	orr.w	r3, r3, #16
 801301a:	f882 3491 	strb.w	r3, [r2, #1169]	@ 0x491
                isAbpJoinPending = true;
 801301e:	2301      	movs	r3, #1
 8013020:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
                status = LORAMAC_STATUS_OK;
 8013024:	2300      	movs	r3, #0
 8013026:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
            break;
 801302a:	e08f      	b.n	801314c <LoRaMacMlmeRequest+0x2d4>
        }
#endif /* LORAMAC_VERSION */
        case MLME_LINK_CHECK:
        {
            // LoRaMac will send this command piggy-pack
            status = LORAMAC_STATUS_OK;
 801302c:	2300      	movs	r3, #0
 801302e:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
            if( LoRaMacCommandsAddCmd( MOTE_MAC_LINK_CHECK_REQ, macCmdPayload, 0 ) != LORAMAC_COMMANDS_SUCCESS )
 8013032:	f107 031c 	add.w	r3, r7, #28
 8013036:	2200      	movs	r2, #0
 8013038:	4619      	mov	r1, r3
 801303a:	2002      	movs	r0, #2
 801303c:	f000 fd26 	bl	8013a8c <LoRaMacCommandsAddCmd>
 8013040:	4603      	mov	r3, r0
 8013042:	2b00      	cmp	r3, #0
 8013044:	f000 8084 	beq.w	8013150 <LoRaMacMlmeRequest+0x2d8>
            {
                status = LORAMAC_STATUS_MAC_COMMAD_ERROR;
 8013048:	2313      	movs	r3, #19
 801304a:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
            }
            break;
 801304e:	e07f      	b.n	8013150 <LoRaMacMlmeRequest+0x2d8>
            break;
        }
#elif (defined( LORAMAC_VERSION ) && (( LORAMAC_VERSION == 0x01000400 ) || ( LORAMAC_VERSION == 0x01010100 )))
        case MLME_TXCW:
        {
            status = SetTxContinuousWave( mlmeRequest->Req.TxCw.Timeout, mlmeRequest->Req.TxCw.Frequency, mlmeRequest->Req.TxCw.Power );
 8013050:	687b      	ldr	r3, [r7, #4]
 8013052:	8898      	ldrh	r0, [r3, #4]
 8013054:	687b      	ldr	r3, [r7, #4]
 8013056:	6899      	ldr	r1, [r3, #8]
 8013058:	687b      	ldr	r3, [r7, #4]
 801305a:	f993 300c 	ldrsb.w	r3, [r3, #12]
 801305e:	b2db      	uxtb	r3, r3
 8013060:	461a      	mov	r2, r3
 8013062:	f7fe fb5b 	bl	801171c <SetTxContinuousWave>
 8013066:	4603      	mov	r3, r0
 8013068:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
            break;
 801306c:	e077      	b.n	801315e <LoRaMacMlmeRequest+0x2e6>
        }
#endif /* LORAMAC_VERSION */
        case MLME_DEVICE_TIME:
        {
            // LoRaMac will send this command piggy-pack
            status = LORAMAC_STATUS_OK;
 801306e:	2300      	movs	r3, #0
 8013070:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
            MacCommand_t* newCmd;
            /* ST_CODE Begin: Add MAC command condition to prevent some duplicated request */
            if (LoRaMacCommandsGetCmd( MOTE_MAC_DEVICE_TIME_REQ, &newCmd ) == LORAMAC_COMMANDS_SUCCESS)
 8013074:	f107 0308 	add.w	r3, r7, #8
 8013078:	4619      	mov	r1, r3
 801307a:	200d      	movs	r0, #13
 801307c:	f000 fd86 	bl	8013b8c <LoRaMacCommandsGetCmd>
 8013080:	4603      	mov	r3, r0
 8013082:	2b00      	cmp	r3, #0
 8013084:	d103      	bne.n	801308e <LoRaMacMlmeRequest+0x216>
            {
                status = LORAMAC_STATUS_OK;
 8013086:	2300      	movs	r3, #0
 8013088:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
            /* ST_CODE End */
            else if( LoRaMacCommandsAddCmd( MOTE_MAC_DEVICE_TIME_REQ, macCmdPayload, 0 ) != LORAMAC_COMMANDS_SUCCESS )
            {
                status = LORAMAC_STATUS_MAC_COMMAD_ERROR;
            }
            break;
 801308c:	e062      	b.n	8013154 <LoRaMacMlmeRequest+0x2dc>
            else if( LoRaMacCommandsAddCmd( MOTE_MAC_DEVICE_TIME_REQ, macCmdPayload, 0 ) != LORAMAC_COMMANDS_SUCCESS )
 801308e:	f107 031c 	add.w	r3, r7, #28
 8013092:	2200      	movs	r2, #0
 8013094:	4619      	mov	r1, r3
 8013096:	200d      	movs	r0, #13
 8013098:	f000 fcf8 	bl	8013a8c <LoRaMacCommandsAddCmd>
 801309c:	4603      	mov	r3, r0
 801309e:	2b00      	cmp	r3, #0
 80130a0:	d058      	beq.n	8013154 <LoRaMacMlmeRequest+0x2dc>
                status = LORAMAC_STATUS_MAC_COMMAD_ERROR;
 80130a2:	2313      	movs	r3, #19
 80130a4:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
            break;
 80130a8:	e054      	b.n	8013154 <LoRaMacMlmeRequest+0x2dc>
        }
        case MLME_PING_SLOT_INFO:
        {
            if( Nvm.MacGroup2.DeviceClass == CLASS_A )
 80130aa:	4b44      	ldr	r3, [pc, #272]	@ (80131bc <LoRaMacMlmeRequest+0x344>)
 80130ac:	f893 3118 	ldrb.w	r3, [r3, #280]	@ 0x118
 80130b0:	2b00      	cmp	r3, #0
 80130b2:	d151      	bne.n	8013158 <LoRaMacMlmeRequest+0x2e0>
            {
                uint8_t value = mlmeRequest->Req.PingSlotInfo.PingSlot.Value;
 80130b4:	687b      	ldr	r3, [r7, #4]
 80130b6:	791b      	ldrb	r3, [r3, #4]
 80130b8:	f887 3025 	strb.w	r3, [r7, #37]	@ 0x25

                // LoRaMac will send this command piggy-pack
                LoRaMacClassBSetPingSlotInfo( mlmeRequest->Req.PingSlotInfo.PingSlot.Fields.Periodicity );
 80130bc:	687b      	ldr	r3, [r7, #4]
 80130be:	791b      	ldrb	r3, [r3, #4]
 80130c0:	f3c3 0302 	ubfx	r3, r3, #0, #3
 80130c4:	b2db      	uxtb	r3, r3
 80130c6:	4618      	mov	r0, r3
 80130c8:	f000 fb2a 	bl	8013720 <LoRaMacClassBSetPingSlotInfo>
                macCmdPayload[0] = value;
 80130cc:	f897 3025 	ldrb.w	r3, [r7, #37]	@ 0x25
 80130d0:	773b      	strb	r3, [r7, #28]
                status = LORAMAC_STATUS_OK;
 80130d2:	2300      	movs	r3, #0
 80130d4:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
                if( LoRaMacCommandsAddCmd( MOTE_MAC_PING_SLOT_INFO_REQ, macCmdPayload, 1 ) != LORAMAC_COMMANDS_SUCCESS )
 80130d8:	f107 031c 	add.w	r3, r7, #28
 80130dc:	2201      	movs	r2, #1
 80130de:	4619      	mov	r1, r3
 80130e0:	2010      	movs	r0, #16
 80130e2:	f000 fcd3 	bl	8013a8c <LoRaMacCommandsAddCmd>
 80130e6:	4603      	mov	r3, r0
 80130e8:	2b00      	cmp	r3, #0
 80130ea:	d035      	beq.n	8013158 <LoRaMacMlmeRequest+0x2e0>
                {
                    status = LORAMAC_STATUS_MAC_COMMAD_ERROR;
 80130ec:	2313      	movs	r3, #19
 80130ee:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
                }
            }
            break;
 80130f2:	e031      	b.n	8013158 <LoRaMacMlmeRequest+0x2e0>
        }
        case MLME_BEACON_TIMING:
        {
            // LoRaMac will send this command piggy-pack
            status = LORAMAC_STATUS_OK;
 80130f4:	2300      	movs	r3, #0
 80130f6:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
            if( LoRaMacCommandsAddCmd( MOTE_MAC_BEACON_TIMING_REQ, macCmdPayload, 0 ) != LORAMAC_COMMANDS_SUCCESS )
 80130fa:	f107 031c 	add.w	r3, r7, #28
 80130fe:	2200      	movs	r2, #0
 8013100:	4619      	mov	r1, r3
 8013102:	2012      	movs	r0, #18
 8013104:	f000 fcc2 	bl	8013a8c <LoRaMacCommandsAddCmd>
 8013108:	4603      	mov	r3, r0
 801310a:	2b00      	cmp	r3, #0
 801310c:	d026      	beq.n	801315c <LoRaMacMlmeRequest+0x2e4>
            {
                status = LORAMAC_STATUS_MAC_COMMAD_ERROR;
 801310e:	2313      	movs	r3, #19
 8013110:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
            }
            break;
 8013114:	e022      	b.n	801315c <LoRaMacMlmeRequest+0x2e4>
        }
        case MLME_BEACON_ACQUISITION:
        {
            // Apply the request
            queueElement.RestrictCommonReadyToHandle = true;
 8013116:	2301      	movs	r3, #1
 8013118:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23

            if( LoRaMacClassBIsAcquisitionInProgress( ) == false )
 801311c:	f000 fab6 	bl	801368c <LoRaMacClassBIsAcquisitionInProgress>
 8013120:	4603      	mov	r3, r0
 8013122:	f083 0301 	eor.w	r3, r3, #1
 8013126:	b2db      	uxtb	r3, r3
 8013128:	2b00      	cmp	r3, #0
 801312a:	d009      	beq.n	8013140 <LoRaMacMlmeRequest+0x2c8>
            {
                // Start class B algorithm
                LoRaMacClassBSetBeaconState( BEACON_STATE_ACQUISITION );
 801312c:	2000      	movs	r0, #0
 801312e:	f000 fa8f 	bl	8013650 <LoRaMacClassBSetBeaconState>
                LoRaMacClassBBeaconTimerEvent( NULL );
 8013132:	2000      	movs	r0, #0
 8013134:	f000 fab1 	bl	801369a <LoRaMacClassBBeaconTimerEvent>

                status = LORAMAC_STATUS_OK;
 8013138:	2300      	movs	r3, #0
 801313a:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
            }
            else
            {
                status = LORAMAC_STATUS_BUSY;
            }
            break;
 801313e:	e00e      	b.n	801315e <LoRaMacMlmeRequest+0x2e6>
                status = LORAMAC_STATUS_BUSY;
 8013140:	2301      	movs	r3, #1
 8013142:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
            break;
 8013146:	e00a      	b.n	801315e <LoRaMacMlmeRequest+0x2e6>
        }
        default:
            break;
 8013148:	bf00      	nop
 801314a:	e008      	b.n	801315e <LoRaMacMlmeRequest+0x2e6>
            break;
 801314c:	bf00      	nop
 801314e:	e006      	b.n	801315e <LoRaMacMlmeRequest+0x2e6>
            break;
 8013150:	bf00      	nop
 8013152:	e004      	b.n	801315e <LoRaMacMlmeRequest+0x2e6>
            break;
 8013154:	bf00      	nop
 8013156:	e002      	b.n	801315e <LoRaMacMlmeRequest+0x2e6>
            break;
 8013158:	bf00      	nop
 801315a:	e000      	b.n	801315e <LoRaMacMlmeRequest+0x2e6>
            break;
 801315c:	bf00      	nop
    }

    // Fill return structure
    mlmeRequest->ReqReturn.DutyCycleWaitTime = MacCtx.DutyCycleWaitTime;
 801315e:	4b16      	ldr	r3, [pc, #88]	@ (80131b8 <LoRaMacMlmeRequest+0x340>)
 8013160:	f8d3 2494 	ldr.w	r2, [r3, #1172]	@ 0x494
 8013164:	687b      	ldr	r3, [r7, #4]
 8013166:	611a      	str	r2, [r3, #16]

    if( status != LORAMAC_STATUS_OK )
 8013168:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 801316c:	2b00      	cmp	r3, #0
 801316e:	d010      	beq.n	8013192 <LoRaMacMlmeRequest+0x31a>
    {
        if( LoRaMacConfirmQueueGetCnt( ) == 0 )
 8013170:	f001 f830 	bl	80141d4 <LoRaMacConfirmQueueGetCnt>
 8013174:	4603      	mov	r3, r0
 8013176:	2b00      	cmp	r3, #0
 8013178:	d116      	bne.n	80131a8 <LoRaMacMlmeRequest+0x330>
        {
            MacCtx.NodeAckRequested = false;
 801317a:	4b0f      	ldr	r3, [pc, #60]	@ (80131b8 <LoRaMacMlmeRequest+0x340>)
 801317c:	2200      	movs	r2, #0
 801317e:	f883 241a 	strb.w	r2, [r3, #1050]	@ 0x41a
            MacCtx.MacFlags.Bits.MlmeReq = 0;
 8013182:	4a0d      	ldr	r2, [pc, #52]	@ (80131b8 <LoRaMacMlmeRequest+0x340>)
 8013184:	f892 3491 	ldrb.w	r3, [r2, #1169]	@ 0x491
 8013188:	f023 0304 	bic.w	r3, r3, #4
 801318c:	f882 3491 	strb.w	r3, [r2, #1169]	@ 0x491
 8013190:	e00a      	b.n	80131a8 <LoRaMacMlmeRequest+0x330>
        }
    }
    else
    {
        LoRaMacConfirmQueueAdd( &queueElement );
 8013192:	f107 0320 	add.w	r3, r7, #32
 8013196:	4618      	mov	r0, r3
 8013198:	f000 fec8 	bl	8013f2c <LoRaMacConfirmQueueAdd>
#if (defined( LORAMAC_VERSION ) && (( LORAMAC_VERSION == 0x01000400 ) || ( LORAMAC_VERSION == 0x01010100 )))
        if( isAbpJoinPending == true )
 801319c:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 80131a0:	2b00      	cmp	r3, #0
 80131a2:	d001      	beq.n	80131a8 <LoRaMacMlmeRequest+0x330>
        {
            AbpJoinPendingStart( );
 80131a4:	f7ff fe34 	bl	8012e10 <AbpJoinPendingStart>
        }
#endif /* LORAMAC_VERSION */
    }
    return status;
 80131a8:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
}
 80131ac:	4618      	mov	r0, r3
 80131ae:	3728      	adds	r7, #40	@ 0x28
 80131b0:	46bd      	mov	sp, r7
 80131b2:	bd80      	pop	{r7, pc}
 80131b4:	20000c24 	.word	0x20000c24
 80131b8:	200007d0 	.word	0x200007d0
 80131bc:	20000d04 	.word	0x20000d04

080131c0 <LoRaMacMcpsRequest>:

LoRaMacStatus_t LoRaMacMcpsRequest( McpsReq_t* mcpsRequest, bool allowDelayedTx )
{
 80131c0:	b5b0      	push	{r4, r5, r7, lr}
 80131c2:	b092      	sub	sp, #72	@ 0x48
 80131c4:	af02      	add	r7, sp, #8
 80131c6:	6078      	str	r0, [r7, #4]
 80131c8:	460b      	mov	r3, r1
 80131ca:	70fb      	strb	r3, [r7, #3]
    GetPhyParams_t getPhy;
    PhyParam_t phyParam;
    LoRaMacStatus_t status = LORAMAC_STATUS_SERVICE_UNKNOWN;
 80131cc:	2302      	movs	r3, #2
 80131ce:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
    LoRaMacHeader_t macHdr;
    VerifyParams_t verify;
    uint8_t fPort = 0;
 80131d2:	2300      	movs	r3, #0
 80131d4:	f887 303e 	strb.w	r3, [r7, #62]	@ 0x3e
    void* fBuffer = NULL;
 80131d8:	2300      	movs	r3, #0
 80131da:	63bb      	str	r3, [r7, #56]	@ 0x38
    uint16_t fBufferSize;
    int8_t datarate = DR_0;
 80131dc:	2300      	movs	r3, #0
 80131de:	f887 3035 	strb.w	r3, [r7, #53]	@ 0x35
    bool readyToSend = false;
 80131e2:	2300      	movs	r3, #0
 80131e4:	f887 3034 	strb.w	r3, [r7, #52]	@ 0x34

    if( mcpsRequest == NULL )
 80131e8:	687b      	ldr	r3, [r7, #4]
 80131ea:	2b00      	cmp	r3, #0
 80131ec:	d101      	bne.n	80131f2 <LoRaMacMcpsRequest+0x32>
    {
        return LORAMAC_STATUS_PARAMETER_INVALID;
 80131ee:	2303      	movs	r3, #3
 80131f0:	e113      	b.n	801341a <LoRaMacMcpsRequest+0x25a>
        }
    }
#elif (defined( LORAMAC_VERSION ) && (( LORAMAC_VERSION == 0x01000400 ) || ( LORAMAC_VERSION == 0x01010100 )))
    // Initialize mcpsRequest->ReqReturn.DutyCycleWaitTime to 0 in order to
    // return a valid value in case the MAC is busy.
    mcpsRequest->ReqReturn.DutyCycleWaitTime = 0;
 80131f2:	687b      	ldr	r3, [r7, #4]
 80131f4:	2200      	movs	r2, #0
 80131f6:	611a      	str	r2, [r3, #16]

    if( LoRaMacIsBusy( ) == true )
 80131f8:	f7fc f968 	bl	800f4cc <LoRaMacIsBusy>
 80131fc:	4603      	mov	r3, r0
 80131fe:	2b00      	cmp	r3, #0
 8013200:	d001      	beq.n	8013206 <LoRaMacMcpsRequest+0x46>
    {
        return LORAMAC_STATUS_BUSY;
 8013202:	2301      	movs	r3, #1
 8013204:	e109      	b.n	801341a <LoRaMacMcpsRequest+0x25a>
    }

    McpsReq_t request = *mcpsRequest;
 8013206:	687b      	ldr	r3, [r7, #4]
 8013208:	f107 040c 	add.w	r4, r7, #12
 801320c:	461d      	mov	r5, r3
 801320e:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8013210:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8013212:	682b      	ldr	r3, [r5, #0]
 8013214:	6023      	str	r3, [r4, #0]

    macHdr.Value = 0;
 8013216:	2300      	movs	r3, #0
 8013218:	f887 3024 	strb.w	r3, [r7, #36]	@ 0x24
    memset1( ( uint8_t* ) &MacCtx.McpsConfirm, 0, sizeof( MacCtx.McpsConfirm ) );
 801321c:	2214      	movs	r2, #20
 801321e:	2100      	movs	r1, #0
 8013220:	4880      	ldr	r0, [pc, #512]	@ (8013424 <LoRaMacMcpsRequest+0x264>)
 8013222:	f004 fc39 	bl	8017a98 <memset1>
    MacCtx.McpsConfirm.Status = LORAMAC_EVENT_INFO_STATUS_ERROR;
 8013226:	4b80      	ldr	r3, [pc, #512]	@ (8013428 <LoRaMacMcpsRequest+0x268>)
 8013228:	2201      	movs	r2, #1
 801322a:	f883 2441 	strb.w	r2, [r3, #1089]	@ 0x441

    // Apply confirmed downlinks, if the device has not received a valid
    // downlink after a join accept.
    if( ( Nvm.MacGroup2.NetworkActivation == ACTIVATION_TYPE_OTAA ) &&
 801322e:	4b7f      	ldr	r3, [pc, #508]	@ (801342c <LoRaMacMcpsRequest+0x26c>)
 8013230:	f893 3130 	ldrb.w	r3, [r3, #304]	@ 0x130
 8013234:	2b02      	cmp	r3, #2
 8013236:	d111      	bne.n	801325c <LoRaMacMcpsRequest+0x9c>
        ( Nvm.MacGroup2.DeviceClass == CLASS_C ) &&
 8013238:	4b7c      	ldr	r3, [pc, #496]	@ (801342c <LoRaMacMcpsRequest+0x26c>)
 801323a:	f893 3118 	ldrb.w	r3, [r3, #280]	@ 0x118
    if( ( Nvm.MacGroup2.NetworkActivation == ACTIVATION_TYPE_OTAA ) &&
 801323e:	2b02      	cmp	r3, #2
 8013240:	d10c      	bne.n	801325c <LoRaMacMcpsRequest+0x9c>
        ( Nvm.MacGroup2.DownlinkReceived == false ) &&
 8013242:	4b7a      	ldr	r3, [pc, #488]	@ (801342c <LoRaMacMcpsRequest+0x26c>)
 8013244:	f893 311e 	ldrb.w	r3, [r3, #286]	@ 0x11e
 8013248:	f083 0301 	eor.w	r3, r3, #1
 801324c:	b2db      	uxtb	r3, r3
        ( Nvm.MacGroup2.DeviceClass == CLASS_C ) &&
 801324e:	2b00      	cmp	r3, #0
 8013250:	d004      	beq.n	801325c <LoRaMacMcpsRequest+0x9c>
        ( request.Type == MCPS_UNCONFIRMED ) )
 8013252:	7b3b      	ldrb	r3, [r7, #12]
        ( Nvm.MacGroup2.DownlinkReceived == false ) &&
 8013254:	2b00      	cmp	r3, #0
 8013256:	d101      	bne.n	801325c <LoRaMacMcpsRequest+0x9c>
    {
        request.Type = MCPS_CONFIRMED;
 8013258:	2301      	movs	r3, #1
 801325a:	733b      	strb	r3, [r7, #12]
    }

    switch( request.Type )
 801325c:	7b3b      	ldrb	r3, [r7, #12]
 801325e:	2b03      	cmp	r3, #3
 8013260:	d030      	beq.n	80132c4 <LoRaMacMcpsRequest+0x104>
 8013262:	2b03      	cmp	r3, #3
 8013264:	dc3f      	bgt.n	80132e6 <LoRaMacMcpsRequest+0x126>
 8013266:	2b00      	cmp	r3, #0
 8013268:	d002      	beq.n	8013270 <LoRaMacMcpsRequest+0xb0>
 801326a:	2b01      	cmp	r3, #1
 801326c:	d015      	beq.n	801329a <LoRaMacMcpsRequest+0xda>
            fBufferSize = request.Req.Proprietary.fBufferSize;
            datarate = request.Req.Proprietary.Datarate;
            break;
        }
        default:
            break;
 801326e:	e03a      	b.n	80132e6 <LoRaMacMcpsRequest+0x126>
            readyToSend = true;
 8013270:	2301      	movs	r3, #1
 8013272:	f887 3034 	strb.w	r3, [r7, #52]	@ 0x34
            macHdr.Bits.MType = FRAME_TYPE_DATA_UNCONFIRMED_UP;
 8013276:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 801327a:	2202      	movs	r2, #2
 801327c:	f362 1347 	bfi	r3, r2, #5, #3
 8013280:	f887 3024 	strb.w	r3, [r7, #36]	@ 0x24
            fPort = request.Req.Unconfirmed.fPort;
 8013284:	7c3b      	ldrb	r3, [r7, #16]
 8013286:	f887 303e 	strb.w	r3, [r7, #62]	@ 0x3e
            fBuffer = request.Req.Unconfirmed.fBuffer;
 801328a:	697b      	ldr	r3, [r7, #20]
 801328c:	63bb      	str	r3, [r7, #56]	@ 0x38
            fBufferSize = request.Req.Unconfirmed.fBufferSize;
 801328e:	8b3b      	ldrh	r3, [r7, #24]
 8013290:	86fb      	strh	r3, [r7, #54]	@ 0x36
            datarate = request.Req.Unconfirmed.Datarate;
 8013292:	7ebb      	ldrb	r3, [r7, #26]
 8013294:	f887 3035 	strb.w	r3, [r7, #53]	@ 0x35
            break;
 8013298:	e026      	b.n	80132e8 <LoRaMacMcpsRequest+0x128>
            readyToSend = true;
 801329a:	2301      	movs	r3, #1
 801329c:	f887 3034 	strb.w	r3, [r7, #52]	@ 0x34
            macHdr.Bits.MType = FRAME_TYPE_DATA_CONFIRMED_UP;
 80132a0:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 80132a4:	2204      	movs	r2, #4
 80132a6:	f362 1347 	bfi	r3, r2, #5, #3
 80132aa:	f887 3024 	strb.w	r3, [r7, #36]	@ 0x24
            fPort = request.Req.Confirmed.fPort;
 80132ae:	7c3b      	ldrb	r3, [r7, #16]
 80132b0:	f887 303e 	strb.w	r3, [r7, #62]	@ 0x3e
            fBuffer = request.Req.Confirmed.fBuffer;
 80132b4:	697b      	ldr	r3, [r7, #20]
 80132b6:	63bb      	str	r3, [r7, #56]	@ 0x38
            fBufferSize = request.Req.Confirmed.fBufferSize;
 80132b8:	8b3b      	ldrh	r3, [r7, #24]
 80132ba:	86fb      	strh	r3, [r7, #54]	@ 0x36
            datarate = request.Req.Confirmed.Datarate;
 80132bc:	7ebb      	ldrb	r3, [r7, #26]
 80132be:	f887 3035 	strb.w	r3, [r7, #53]	@ 0x35
            break;
 80132c2:	e011      	b.n	80132e8 <LoRaMacMcpsRequest+0x128>
            readyToSend = true;
 80132c4:	2301      	movs	r3, #1
 80132c6:	f887 3034 	strb.w	r3, [r7, #52]	@ 0x34
            macHdr.Bits.MType = FRAME_TYPE_PROPRIETARY;
 80132ca:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 80132ce:	f043 03e0 	orr.w	r3, r3, #224	@ 0xe0
 80132d2:	f887 3024 	strb.w	r3, [r7, #36]	@ 0x24
            fBuffer = request.Req.Proprietary.fBuffer;
 80132d6:	693b      	ldr	r3, [r7, #16]
 80132d8:	63bb      	str	r3, [r7, #56]	@ 0x38
            fBufferSize = request.Req.Proprietary.fBufferSize;
 80132da:	8abb      	ldrh	r3, [r7, #20]
 80132dc:	86fb      	strh	r3, [r7, #54]	@ 0x36
            datarate = request.Req.Proprietary.Datarate;
 80132de:	7dbb      	ldrb	r3, [r7, #22]
 80132e0:	f887 3035 	strb.w	r3, [r7, #53]	@ 0x35
            break;
 80132e4:	e000      	b.n	80132e8 <LoRaMacMcpsRequest+0x128>
            break;
 80132e6:	bf00      	nop
    }

    // Make sure that the input datarate is compliant
    // to the regional specification.
    getPhy.Attribute = PHY_MIN_TX_DR;
 80132e8:	2302      	movs	r3, #2
 80132ea:	f887 302c 	strb.w	r3, [r7, #44]	@ 0x2c
    getPhy.UplinkDwellTime = Nvm.MacGroup2.MacParams.UplinkDwellTime;
 80132ee:	4b4f      	ldr	r3, [pc, #316]	@ (801342c <LoRaMacMcpsRequest+0x26c>)
 80132f0:	f893 307c 	ldrb.w	r3, [r3, #124]	@ 0x7c
 80132f4:	f887 302e 	strb.w	r3, [r7, #46]	@ 0x2e
    phyParam = RegionGetPhyParam( Nvm.MacGroup2.Region, &getPhy );
 80132f8:	4b4c      	ldr	r3, [pc, #304]	@ (801342c <LoRaMacMcpsRequest+0x26c>)
 80132fa:	f893 3048 	ldrb.w	r3, [r3, #72]	@ 0x48
 80132fe:	f107 022c 	add.w	r2, r7, #44	@ 0x2c
 8013302:	4611      	mov	r1, r2
 8013304:	4618      	mov	r0, r3
 8013306:	f002 f961 	bl	80155cc <RegionGetPhyParam>
 801330a:	4603      	mov	r3, r0
 801330c:	62bb      	str	r3, [r7, #40]	@ 0x28
    // Apply the minimum possible datarate.
    // Some regions have limitations for the minimum datarate.
    datarate = MAX( datarate, ( int8_t )phyParam.Value );
 801330e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8013310:	b25b      	sxtb	r3, r3
 8013312:	f997 2035 	ldrsb.w	r2, [r7, #53]	@ 0x35
 8013316:	4293      	cmp	r3, r2
 8013318:	bfb8      	it	lt
 801331a:	4613      	movlt	r3, r2
 801331c:	f887 3035 	strb.w	r3, [r7, #53]	@ 0x35

    // Apply minimum datarate in this special case.
    if( CheckForMinimumAbpDatarate( Nvm.MacGroup2.AdrCtrlOn, Nvm.MacGroup2.NetworkActivation,
 8013320:	4b42      	ldr	r3, [pc, #264]	@ (801342c <LoRaMacMcpsRequest+0x26c>)
 8013322:	f893 311a 	ldrb.w	r3, [r3, #282]	@ 0x11a
 8013326:	4a41      	ldr	r2, [pc, #260]	@ (801342c <LoRaMacMcpsRequest+0x26c>)
 8013328:	f892 1130 	ldrb.w	r1, [r2, #304]	@ 0x130
 801332c:	4a3f      	ldr	r2, [pc, #252]	@ (801342c <LoRaMacMcpsRequest+0x26c>)
 801332e:	f892 211d 	ldrb.w	r2, [r2, #285]	@ 0x11d
 8013332:	4618      	mov	r0, r3
 8013334:	f7fc fa66 	bl	800f804 <CheckForMinimumAbpDatarate>
 8013338:	4603      	mov	r3, r0
 801333a:	2b00      	cmp	r3, #0
 801333c:	d002      	beq.n	8013344 <LoRaMacMcpsRequest+0x184>
                                    Nvm.MacGroup2.ChannelsDatarateChangedLinkAdrReq ) == true )
    {
        datarate = ( int8_t )phyParam.Value;
 801333e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8013340:	f887 3035 	strb.w	r3, [r7, #53]	@ 0x35
    }

    if( readyToSend == true )
 8013344:	f897 3034 	ldrb.w	r3, [r7, #52]	@ 0x34
 8013348:	2b00      	cmp	r3, #0
 801334a:	d05f      	beq.n	801340c <LoRaMacMcpsRequest+0x24c>
    {
        if( ( Nvm.MacGroup2.AdrCtrlOn == false ) ||
 801334c:	4b37      	ldr	r3, [pc, #220]	@ (801342c <LoRaMacMcpsRequest+0x26c>)
 801334e:	f893 311a 	ldrb.w	r3, [r3, #282]	@ 0x11a
 8013352:	f083 0301 	eor.w	r3, r3, #1
 8013356:	b2db      	uxtb	r3, r3
 8013358:	2b00      	cmp	r3, #0
 801335a:	d10e      	bne.n	801337a <LoRaMacMcpsRequest+0x1ba>
            ( CheckForMinimumAbpDatarate( Nvm.MacGroup2.AdrCtrlOn, Nvm.MacGroup2.NetworkActivation,
 801335c:	4b33      	ldr	r3, [pc, #204]	@ (801342c <LoRaMacMcpsRequest+0x26c>)
 801335e:	f893 311a 	ldrb.w	r3, [r3, #282]	@ 0x11a
 8013362:	4a32      	ldr	r2, [pc, #200]	@ (801342c <LoRaMacMcpsRequest+0x26c>)
 8013364:	f892 1130 	ldrb.w	r1, [r2, #304]	@ 0x130
 8013368:	4a30      	ldr	r2, [pc, #192]	@ (801342c <LoRaMacMcpsRequest+0x26c>)
 801336a:	f892 211d 	ldrb.w	r2, [r2, #285]	@ 0x11d
 801336e:	4618      	mov	r0, r3
 8013370:	f7fc fa48 	bl	800f804 <CheckForMinimumAbpDatarate>
 8013374:	4603      	mov	r3, r0
        if( ( Nvm.MacGroup2.AdrCtrlOn == false ) ||
 8013376:	2b00      	cmp	r3, #0
 8013378:	d01c      	beq.n	80133b4 <LoRaMacMcpsRequest+0x1f4>
                                          Nvm.MacGroup2.ChannelsDatarateChangedLinkAdrReq ) == true ) )
        {
            verify.DatarateParams.Datarate = datarate;
 801337a:	f897 3035 	ldrb.w	r3, [r7, #53]	@ 0x35
 801337e:	f887 3020 	strb.w	r3, [r7, #32]
            verify.DatarateParams.UplinkDwellTime = Nvm.MacGroup2.MacParams.UplinkDwellTime;
 8013382:	4b2a      	ldr	r3, [pc, #168]	@ (801342c <LoRaMacMcpsRequest+0x26c>)
 8013384:	f893 307c 	ldrb.w	r3, [r3, #124]	@ 0x7c
 8013388:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22

            if( RegionVerify( Nvm.MacGroup2.Region, &verify, PHY_TX_DR ) == true )
 801338c:	4b27      	ldr	r3, [pc, #156]	@ (801342c <LoRaMacMcpsRequest+0x26c>)
 801338e:	f893 3048 	ldrb.w	r3, [r3, #72]	@ 0x48
 8013392:	f107 0120 	add.w	r1, r7, #32
 8013396:	2205      	movs	r2, #5
 8013398:	4618      	mov	r0, r3
 801339a:	f002 f952 	bl	8015642 <RegionVerify>
 801339e:	4603      	mov	r3, r0
 80133a0:	2b00      	cmp	r3, #0
 80133a2:	d005      	beq.n	80133b0 <LoRaMacMcpsRequest+0x1f0>
            {
                Nvm.MacGroup1.ChannelsDatarate = verify.DatarateParams.Datarate;
 80133a4:	f997 2020 	ldrsb.w	r2, [r7, #32]
 80133a8:	4b20      	ldr	r3, [pc, #128]	@ (801342c <LoRaMacMcpsRequest+0x26c>)
 80133aa:	f883 2039 	strb.w	r2, [r3, #57]	@ 0x39
 80133ae:	e001      	b.n	80133b4 <LoRaMacMcpsRequest+0x1f4>
            }
            else
            {
                return LORAMAC_STATUS_PARAMETER_INVALID;
 80133b0:	2303      	movs	r3, #3
 80133b2:	e032      	b.n	801341a <LoRaMacMcpsRequest+0x25a>
            }
        }

        // Verification of response timeout for class b and class c
        LoRaMacHandleResponseTimeout( Nvm.MacGroup2.MacParams.RxBCTimeout,
 80133b4:	4b1d      	ldr	r3, [pc, #116]	@ (801342c <LoRaMacMcpsRequest+0x26c>)
 80133b6:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80133ba:	4a1b      	ldr	r2, [pc, #108]	@ (8013428 <LoRaMacMcpsRequest+0x268>)
 80133bc:	f8d2 2498 	ldr.w	r2, [r2, #1176]	@ 0x498
 80133c0:	4611      	mov	r1, r2
 80133c2:	4618      	mov	r0, r3
 80133c4:	f7fc fb0a 	bl	800f9dc <LoRaMacHandleResponseTimeout>
                                      MacCtx.ResponseTimeoutStartTime );

        status = Send( &macHdr, fPort, fBuffer, fBufferSize, allowDelayedTx );
 80133c8:	8efa      	ldrh	r2, [r7, #54]	@ 0x36
 80133ca:	f897 103e 	ldrb.w	r1, [r7, #62]	@ 0x3e
 80133ce:	f107 0024 	add.w	r0, r7, #36	@ 0x24
 80133d2:	78fb      	ldrb	r3, [r7, #3]
 80133d4:	9300      	str	r3, [sp, #0]
 80133d6:	4613      	mov	r3, r2
 80133d8:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 80133da:	f7fd fac1 	bl	8010960 <Send>
 80133de:	4603      	mov	r3, r0
 80133e0:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
        if( status == LORAMAC_STATUS_OK )
 80133e4:	f897 303f 	ldrb.w	r3, [r7, #63]	@ 0x3f
 80133e8:	2b00      	cmp	r3, #0
 80133ea:	d10b      	bne.n	8013404 <LoRaMacMcpsRequest+0x244>
        {
            MacCtx.McpsConfirm.McpsRequest = request.Type;
 80133ec:	7b3a      	ldrb	r2, [r7, #12]
 80133ee:	4b0e      	ldr	r3, [pc, #56]	@ (8013428 <LoRaMacMcpsRequest+0x268>)
 80133f0:	f883 2440 	strb.w	r2, [r3, #1088]	@ 0x440
            MacCtx.MacFlags.Bits.McpsReq = 1;
 80133f4:	4a0c      	ldr	r2, [pc, #48]	@ (8013428 <LoRaMacMcpsRequest+0x268>)
 80133f6:	f892 3491 	ldrb.w	r3, [r2, #1169]	@ 0x491
 80133fa:	f043 0301 	orr.w	r3, r3, #1
 80133fe:	f882 3491 	strb.w	r3, [r2, #1169]	@ 0x491
 8013402:	e003      	b.n	801340c <LoRaMacMcpsRequest+0x24c>
        }
        else
        {
            MacCtx.NodeAckRequested = false;
 8013404:	4b08      	ldr	r3, [pc, #32]	@ (8013428 <LoRaMacMcpsRequest+0x268>)
 8013406:	2200      	movs	r2, #0
 8013408:	f883 241a 	strb.w	r2, [r3, #1050]	@ 0x41a
        }
    }
#endif /* LORAMAC_VERSION */

    // Fill return structure
    mcpsRequest->ReqReturn.DutyCycleWaitTime = MacCtx.DutyCycleWaitTime;
 801340c:	4b06      	ldr	r3, [pc, #24]	@ (8013428 <LoRaMacMcpsRequest+0x268>)
 801340e:	f8d3 2494 	ldr.w	r2, [r3, #1172]	@ 0x494
 8013412:	687b      	ldr	r3, [r7, #4]
 8013414:	611a      	str	r2, [r3, #16]

    return status;
 8013416:	f897 303f 	ldrb.w	r3, [r7, #63]	@ 0x3f
}
 801341a:	4618      	mov	r0, r3
 801341c:	3740      	adds	r7, #64	@ 0x40
 801341e:	46bd      	mov	sp, r7
 8013420:	bdb0      	pop	{r4, r5, r7, pc}
 8013422:	bf00      	nop
 8013424:	20000c10 	.word	0x20000c10
 8013428:	200007d0 	.word	0x200007d0
 801342c:	20000d04 	.word	0x20000d04

08013430 <LoRaMacTestSetDutyCycleOn>:
    OnMacProcessNotify( );
}
#endif /* LORAMAC_VERSION */

void LoRaMacTestSetDutyCycleOn( bool enable )
{
 8013430:	b580      	push	{r7, lr}
 8013432:	b084      	sub	sp, #16
 8013434:	af00      	add	r7, sp, #0
 8013436:	4603      	mov	r3, r0
 8013438:	71fb      	strb	r3, [r7, #7]
    VerifyParams_t verify;

    verify.DutyCycle = enable;
 801343a:	79fb      	ldrb	r3, [r7, #7]
 801343c:	733b      	strb	r3, [r7, #12]

    if( RegionVerify( Nvm.MacGroup2.Region, &verify, PHY_DUTY_CYCLE ) == true )
 801343e:	4b0d      	ldr	r3, [pc, #52]	@ (8013474 <LoRaMacTestSetDutyCycleOn+0x44>)
 8013440:	f893 3048 	ldrb.w	r3, [r3, #72]	@ 0x48
 8013444:	f107 010c 	add.w	r1, r7, #12
 8013448:	220f      	movs	r2, #15
 801344a:	4618      	mov	r0, r3
 801344c:	f002 f8f9 	bl	8015642 <RegionVerify>
 8013450:	4603      	mov	r3, r0
 8013452:	2b00      	cmp	r3, #0
 8013454:	d00a      	beq.n	801346c <LoRaMacTestSetDutyCycleOn+0x3c>
    {
        Nvm.MacGroup2.DutyCycleOn = enable;
 8013456:	4a07      	ldr	r2, [pc, #28]	@ (8013474 <LoRaMacTestSetDutyCycleOn+0x44>)
 8013458:	79fb      	ldrb	r3, [r7, #7]
 801345a:	f882 311c 	strb.w	r3, [r2, #284]	@ 0x11c
        // Handle NVM potential changes
        MacCtx.MacFlags.Bits.NvmHandle = 1;
 801345e:	4a06      	ldr	r2, [pc, #24]	@ (8013478 <LoRaMacTestSetDutyCycleOn+0x48>)
 8013460:	f892 3491 	ldrb.w	r3, [r2, #1169]	@ 0x491
 8013464:	f043 0320 	orr.w	r3, r3, #32
 8013468:	f882 3491 	strb.w	r3, [r2, #1169]	@ 0x491
    }
}
 801346c:	bf00      	nop
 801346e:	3710      	adds	r7, #16
 8013470:	46bd      	mov	sp, r7
 8013472:	bd80      	pop	{r7, pc}
 8013474:	20000d04 	.word	0x20000d04
 8013478:	200007d0 	.word	0x200007d0

0801347c <LoRaMacDeInitialization>:

LoRaMacStatus_t LoRaMacDeInitialization( void )
{
 801347c:	b580      	push	{r7, lr}
 801347e:	af00      	add	r7, sp, #0
    // Check the current state of the LoRaMac
    if ( LoRaMacStop( ) == LORAMAC_STATUS_OK )
 8013480:	f7fe fe30 	bl	80120e4 <LoRaMacStop>
 8013484:	4603      	mov	r3, r0
 8013486:	2b00      	cmp	r3, #0
 8013488:	d112      	bne.n	80134b0 <LoRaMacDeInitialization+0x34>
    {
        // Stop Timers
        TimerStop( &MacCtx.TxDelayedTimer );
 801348a:	480b      	ldr	r0, [pc, #44]	@ (80134b8 <LoRaMacDeInitialization+0x3c>)
 801348c:	f008 fc1c 	bl	801bcc8 <UTIL_TIMER_Stop>
        TimerStop( &MacCtx.RxWindowTimer1 );
 8013490:	480a      	ldr	r0, [pc, #40]	@ (80134bc <LoRaMacDeInitialization+0x40>)
 8013492:	f008 fc19 	bl	801bcc8 <UTIL_TIMER_Stop>
        TimerStop( &MacCtx.RxWindowTimer2 );
 8013496:	480a      	ldr	r0, [pc, #40]	@ (80134c0 <LoRaMacDeInitialization+0x44>)
 8013498:	f008 fc16 	bl	801bcc8 <UTIL_TIMER_Stop>
#if (defined( LORAMAC_VERSION ) && ( LORAMAC_VERSION == 0x01000300 ))
        TimerStop( &MacCtx.AckTimeoutTimer );
#endif /* LORAMAC_VERSION */

        // Take care about class B
        LoRaMacClassBHaltBeaconing( );
 801349c:	f000 f94a 	bl	8013734 <LoRaMacClassBHaltBeaconing>

        // Reset Mac parameters
        ResetMacParameters( false );
 80134a0:	2000      	movs	r0, #0
 80134a2:	f7fd fdbb 	bl	801101c <ResetMacParameters>

        // Switch off Radio
        Radio.Sleep( );
 80134a6:	4b07      	ldr	r3, [pc, #28]	@ (80134c4 <LoRaMacDeInitialization+0x48>)
 80134a8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80134aa:	4798      	blx	r3

        // Return success
        return LORAMAC_STATUS_OK;
 80134ac:	2300      	movs	r3, #0
 80134ae:	e000      	b.n	80134b2 <LoRaMacDeInitialization+0x36>
    }
    else
    {
        return LORAMAC_STATUS_BUSY;
 80134b0:	2301      	movs	r3, #1
    }
}
 80134b2:	4618      	mov	r0, r3
 80134b4:	bd80      	pop	{r7, pc}
 80134b6:	bf00      	nop
 80134b8:	20000b38 	.word	0x20000b38
 80134bc:	20000b50 	.word	0x20000b50
 80134c0:	20000b68 	.word	0x20000b68
 80134c4:	0801d51c 	.word	0x0801d51c

080134c8 <LoRaMacAdrCalcNext>:
    return false;
}
#elif (defined( LORAMAC_VERSION ) && (( LORAMAC_VERSION == 0x01000400 ) || ( LORAMAC_VERSION == 0x01010100 )))
bool LoRaMacAdrCalcNext( CalcNextAdrParams_t* adrNext, int8_t* drOut, int8_t* txPowOut,
                         uint8_t* nbTransOut, uint32_t* adrAckCounter )
{
 80134c8:	b580      	push	{r7, lr}
 80134ca:	b08c      	sub	sp, #48	@ 0x30
 80134cc:	af00      	add	r7, sp, #0
 80134ce:	60f8      	str	r0, [r7, #12]
 80134d0:	60b9      	str	r1, [r7, #8]
 80134d2:	607a      	str	r2, [r7, #4]
 80134d4:	603b      	str	r3, [r7, #0]
    bool adrAckReq = false;
 80134d6:	2300      	movs	r3, #0
 80134d8:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
    int8_t datarate = adrNext->Datarate;
 80134dc:	68fb      	ldr	r3, [r7, #12]
 80134de:	7b1b      	ldrb	r3, [r3, #12]
 80134e0:	f887 302e 	strb.w	r3, [r7, #46]	@ 0x2e
    int8_t txPower = adrNext->TxPower;
 80134e4:	68fb      	ldr	r3, [r7, #12]
 80134e6:	7b5b      	ldrb	r3, [r3, #13]
 80134e8:	f887 302d 	strb.w	r3, [r7, #45]	@ 0x2d
    uint8_t nbTrans = adrNext->NbTrans;
 80134ec:	68fb      	ldr	r3, [r7, #12]
 80134ee:	7b9b      	ldrb	r3, [r3, #14]
 80134f0:	f887 302c 	strb.w	r3, [r7, #44]	@ 0x2c
    int8_t minTxDatarate;
    GetPhyParams_t getPhy;
    PhyParam_t phyParam;

    // Report back the adr ack counter
    *adrAckCounter = adrNext->AdrAckCounter;
 80134f4:	68fb      	ldr	r3, [r7, #12]
 80134f6:	685a      	ldr	r2, [r3, #4]
 80134f8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80134fa:	601a      	str	r2, [r3, #0]

    if( adrNext->AdrEnabled == true )
 80134fc:	68fb      	ldr	r3, [r7, #12]
 80134fe:	785b      	ldrb	r3, [r3, #1]
 8013500:	2b00      	cmp	r3, #0
 8013502:	f000 8088 	beq.w	8013616 <LoRaMacAdrCalcNext+0x14e>
    {
        // Query minimum TX Datarate
        getPhy.Attribute = PHY_MIN_TX_DR;
 8013506:	2302      	movs	r3, #2
 8013508:	f887 3024 	strb.w	r3, [r7, #36]	@ 0x24
        getPhy.UplinkDwellTime = adrNext->UplinkDwellTime;
 801350c:	68fb      	ldr	r3, [r7, #12]
 801350e:	7bdb      	ldrb	r3, [r3, #15]
 8013510:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
        phyParam = RegionGetPhyParam( adrNext->Region, &getPhy );
 8013514:	68fb      	ldr	r3, [r7, #12]
 8013516:	7c1b      	ldrb	r3, [r3, #16]
 8013518:	f107 0224 	add.w	r2, r7, #36	@ 0x24
 801351c:	4611      	mov	r1, r2
 801351e:	4618      	mov	r0, r3
 8013520:	f002 f854 	bl	80155cc <RegionGetPhyParam>
 8013524:	4603      	mov	r3, r0
 8013526:	623b      	str	r3, [r7, #32]
        minTxDatarate = phyParam.Value;
 8013528:	6a3b      	ldr	r3, [r7, #32]
 801352a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
        datarate = MAX( datarate, minTxDatarate );
 801352e:	f997 202b 	ldrsb.w	r2, [r7, #43]	@ 0x2b
 8013532:	f997 302e 	ldrsb.w	r3, [r7, #46]	@ 0x2e
 8013536:	4293      	cmp	r3, r2
 8013538:	bfb8      	it	lt
 801353a:	4613      	movlt	r3, r2
 801353c:	f887 302e 	strb.w	r3, [r7, #46]	@ 0x2e

        // Verify if ADR ack req bit needs to be set.
        if( adrNext->AdrAckCounter >= adrNext->AdrAckLimit )
 8013540:	68fb      	ldr	r3, [r7, #12]
 8013542:	685b      	ldr	r3, [r3, #4]
 8013544:	68fa      	ldr	r2, [r7, #12]
 8013546:	8912      	ldrh	r2, [r2, #8]
 8013548:	4293      	cmp	r3, r2
 801354a:	d302      	bcc.n	8013552 <LoRaMacAdrCalcNext+0x8a>
        {
            adrAckReq = true;
 801354c:	2301      	movs	r3, #1
 801354e:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
        }

        // Verify, if we need to set the TX power to default
        if( adrNext->AdrAckCounter >= ( adrNext->AdrAckLimit + adrNext->AdrAckDelay ) )
 8013552:	68fb      	ldr	r3, [r7, #12]
 8013554:	685b      	ldr	r3, [r3, #4]
 8013556:	68fa      	ldr	r2, [r7, #12]
 8013558:	8912      	ldrh	r2, [r2, #8]
 801355a:	4611      	mov	r1, r2
 801355c:	68fa      	ldr	r2, [r7, #12]
 801355e:	8952      	ldrh	r2, [r2, #10]
 8013560:	440a      	add	r2, r1
 8013562:	4293      	cmp	r3, r2
 8013564:	d30f      	bcc.n	8013586 <LoRaMacAdrCalcNext+0xbe>
        {
            // Set TX Power to default
            getPhy.Attribute = PHY_DEF_TX_POWER;
 8013566:	230a      	movs	r3, #10
 8013568:	f887 3024 	strb.w	r3, [r7, #36]	@ 0x24
            phyParam = RegionGetPhyParam( adrNext->Region, &getPhy );
 801356c:	68fb      	ldr	r3, [r7, #12]
 801356e:	7c1b      	ldrb	r3, [r3, #16]
 8013570:	f107 0224 	add.w	r2, r7, #36	@ 0x24
 8013574:	4611      	mov	r1, r2
 8013576:	4618      	mov	r0, r3
 8013578:	f002 f828 	bl	80155cc <RegionGetPhyParam>
 801357c:	4603      	mov	r3, r0
 801357e:	623b      	str	r3, [r7, #32]
            txPower = phyParam.Value;
 8013580:	6a3b      	ldr	r3, [r7, #32]
 8013582:	f887 302d 	strb.w	r3, [r7, #45]	@ 0x2d
        }

        // Verify, if we need to decrease the data rate
        if( adrNext->AdrAckCounter >= ( uint32_t )( adrNext->AdrAckLimit + ( adrNext->AdrAckDelay << 1 ) ) )
 8013586:	68fb      	ldr	r3, [r7, #12]
 8013588:	685b      	ldr	r3, [r3, #4]
 801358a:	68fa      	ldr	r2, [r7, #12]
 801358c:	8912      	ldrh	r2, [r2, #8]
 801358e:	4611      	mov	r1, r2
 8013590:	68fa      	ldr	r2, [r7, #12]
 8013592:	8952      	ldrh	r2, [r2, #10]
 8013594:	0052      	lsls	r2, r2, #1
 8013596:	440a      	add	r2, r1
 8013598:	4293      	cmp	r3, r2
 801359a:	d33c      	bcc.n	8013616 <LoRaMacAdrCalcNext+0x14e>
        {
            // Perform actions with every adrNext->AdrAckDelay only
            if( ( ( adrNext->AdrAckCounter - adrNext->AdrAckLimit ) % adrNext->AdrAckDelay ) == 0 )
 801359c:	68fb      	ldr	r3, [r7, #12]
 801359e:	685b      	ldr	r3, [r3, #4]
 80135a0:	68fa      	ldr	r2, [r7, #12]
 80135a2:	8912      	ldrh	r2, [r2, #8]
 80135a4:	1a9b      	subs	r3, r3, r2
 80135a6:	68fa      	ldr	r2, [r7, #12]
 80135a8:	8952      	ldrh	r2, [r2, #10]
 80135aa:	fbb3 f1f2 	udiv	r1, r3, r2
 80135ae:	fb01 f202 	mul.w	r2, r1, r2
 80135b2:	1a9b      	subs	r3, r3, r2
 80135b4:	2b00      	cmp	r3, #0
 80135b6:	d12e      	bne.n	8013616 <LoRaMacAdrCalcNext+0x14e>
            {
                if( datarate == minTxDatarate )
 80135b8:	f997 202e 	ldrsb.w	r2, [r7, #46]	@ 0x2e
 80135bc:	f997 302b 	ldrsb.w	r3, [r7, #43]	@ 0x2b
 80135c0:	429a      	cmp	r2, r3
 80135c2:	d110      	bne.n	80135e6 <LoRaMacAdrCalcNext+0x11e>
                {
                    // Restore the channel mask
                    if( adrNext->UpdateChanMask == true )
 80135c4:	68fb      	ldr	r3, [r7, #12]
 80135c6:	781b      	ldrb	r3, [r3, #0]
 80135c8:	2b00      	cmp	r3, #0
 80135ca:	d009      	beq.n	80135e0 <LoRaMacAdrCalcNext+0x118>
                    {
                        InitDefaultsParams_t params;
                        params.Type = INIT_TYPE_ACTIVATE_DEFAULT_CHANNELS;
 80135cc:	2302      	movs	r3, #2
 80135ce:	773b      	strb	r3, [r7, #28]
                        RegionInitDefaults( adrNext->Region, &params );
 80135d0:	68fb      	ldr	r3, [r7, #12]
 80135d2:	7c1b      	ldrb	r3, [r3, #16]
 80135d4:	f107 0210 	add.w	r2, r7, #16
 80135d8:	4611      	mov	r1, r2
 80135da:	4618      	mov	r0, r3
 80135dc:	f002 f81f 	bl	801561e <RegionInitDefaults>
                    }

                    // Restore NbTrans
                    nbTrans = 1;
 80135e0:	2301      	movs	r3, #1
 80135e2:	f887 302c 	strb.w	r3, [r7, #44]	@ 0x2c
                }

                // Decrease the datarate
                getPhy.Attribute = PHY_NEXT_LOWER_TX_DR;
 80135e6:	2321      	movs	r3, #33	@ 0x21
 80135e8:	f887 3024 	strb.w	r3, [r7, #36]	@ 0x24
                getPhy.Datarate = datarate;
 80135ec:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 80135f0:	f887 3025 	strb.w	r3, [r7, #37]	@ 0x25
                getPhy.UplinkDwellTime = adrNext->UplinkDwellTime;
 80135f4:	68fb      	ldr	r3, [r7, #12]
 80135f6:	7bdb      	ldrb	r3, [r3, #15]
 80135f8:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
                phyParam = RegionGetPhyParam( adrNext->Region, &getPhy );
 80135fc:	68fb      	ldr	r3, [r7, #12]
 80135fe:	7c1b      	ldrb	r3, [r3, #16]
 8013600:	f107 0224 	add.w	r2, r7, #36	@ 0x24
 8013604:	4611      	mov	r1, r2
 8013606:	4618      	mov	r0, r3
 8013608:	f001 ffe0 	bl	80155cc <RegionGetPhyParam>
 801360c:	4603      	mov	r3, r0
 801360e:	623b      	str	r3, [r7, #32]
                datarate = phyParam.Value;
 8013610:	6a3b      	ldr	r3, [r7, #32]
 8013612:	f887 302e 	strb.w	r3, [r7, #46]	@ 0x2e
            }
        }
    }

    *drOut = datarate;
 8013616:	68bb      	ldr	r3, [r7, #8]
 8013618:	f897 202e 	ldrb.w	r2, [r7, #46]	@ 0x2e
 801361c:	701a      	strb	r2, [r3, #0]
    *txPowOut = txPower;
 801361e:	687b      	ldr	r3, [r7, #4]
 8013620:	f897 202d 	ldrb.w	r2, [r7, #45]	@ 0x2d
 8013624:	701a      	strb	r2, [r3, #0]
    *nbTransOut = nbTrans;
 8013626:	683b      	ldr	r3, [r7, #0]
 8013628:	f897 202c 	ldrb.w	r2, [r7, #44]	@ 0x2c
 801362c:	701a      	strb	r2, [r3, #0]
    return adrAckReq;
 801362e:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
}
 8013632:	4618      	mov	r0, r3
 8013634:	3730      	adds	r7, #48	@ 0x30
 8013636:	46bd      	mov	sp, r7
 8013638:	bd80      	pop	{r7, pc}

0801363a <LoRaMacClassBInit>:
#endif /* LORAMAC_VERSION */

#endif /* LORAMAC_CLASSB_ENABLED */

void LoRaMacClassBInit( LoRaMacClassBParams_t *classBParams, LoRaMacClassBCallback_t *callbacks, LoRaMacClassBNvmData_t* nvm )
{
 801363a:	b480      	push	{r7}
 801363c:	b085      	sub	sp, #20
 801363e:	af00      	add	r7, sp, #0
 8013640:	60f8      	str	r0, [r7, #12]
 8013642:	60b9      	str	r1, [r7, #8]
 8013644:	607a      	str	r2, [r7, #4]
    TimerInit( &Ctx.PingSlotTimer, LoRaMacClassBPingSlotTimerEvent );
    TimerInit( &Ctx.MulticastSlotTimer, LoRaMacClassBMulticastSlotTimerEvent );

    InitClassB( );
#endif /* LORAMAC_CLASSB_ENABLED */
}
 8013646:	bf00      	nop
 8013648:	3714      	adds	r7, #20
 801364a:	46bd      	mov	sp, r7
 801364c:	bc80      	pop	{r7}
 801364e:	4770      	bx	lr

08013650 <LoRaMacClassBSetBeaconState>:

void LoRaMacClassBSetBeaconState( BeaconState_t beaconState )
{
 8013650:	b480      	push	{r7}
 8013652:	b083      	sub	sp, #12
 8013654:	af00      	add	r7, sp, #0
 8013656:	4603      	mov	r3, r0
 8013658:	71fb      	strb	r3, [r7, #7]
        {
            Ctx.BeaconState = beaconState;
        }
    }
#endif /* LORAMAC_CLASSB_ENABLED */
}
 801365a:	bf00      	nop
 801365c:	370c      	adds	r7, #12
 801365e:	46bd      	mov	sp, r7
 8013660:	bc80      	pop	{r7}
 8013662:	4770      	bx	lr

08013664 <LoRaMacClassBSetPingSlotState>:

void LoRaMacClassBSetPingSlotState( PingSlotState_t pingSlotState )
{
 8013664:	b480      	push	{r7}
 8013666:	b083      	sub	sp, #12
 8013668:	af00      	add	r7, sp, #0
 801366a:	4603      	mov	r3, r0
 801366c:	71fb      	strb	r3, [r7, #7]
#if ( LORAMAC_CLASSB_ENABLED == 1 )
    Ctx.PingSlotState = pingSlotState;
#endif /* LORAMAC_CLASSB_ENABLED */
}
 801366e:	bf00      	nop
 8013670:	370c      	adds	r7, #12
 8013672:	46bd      	mov	sp, r7
 8013674:	bc80      	pop	{r7}
 8013676:	4770      	bx	lr

08013678 <LoRaMacClassBSetMulticastSlotState>:

void LoRaMacClassBSetMulticastSlotState( PingSlotState_t multicastSlotState )
{
 8013678:	b480      	push	{r7}
 801367a:	b083      	sub	sp, #12
 801367c:	af00      	add	r7, sp, #0
 801367e:	4603      	mov	r3, r0
 8013680:	71fb      	strb	r3, [r7, #7]
#if ( LORAMAC_CLASSB_ENABLED == 1 )
    Ctx.MulticastSlotState = multicastSlotState;
#endif /* LORAMAC_CLASSB_ENABLED */
}
 8013682:	bf00      	nop
 8013684:	370c      	adds	r7, #12
 8013686:	46bd      	mov	sp, r7
 8013688:	bc80      	pop	{r7}
 801368a:	4770      	bx	lr

0801368c <LoRaMacClassBIsAcquisitionInProgress>:

bool LoRaMacClassBIsAcquisitionInProgress( void )
{
 801368c:	b480      	push	{r7}
 801368e:	af00      	add	r7, sp, #0
        // searches for a beacon.
        return true;
    }
    return false;
#else
    return false;
 8013690:	2300      	movs	r3, #0
#endif /* LORAMAC_CLASSB_ENABLED */
}
 8013692:	4618      	mov	r0, r3
 8013694:	46bd      	mov	sp, r7
 8013696:	bc80      	pop	{r7}
 8013698:	4770      	bx	lr

0801369a <LoRaMacClassBBeaconTimerEvent>:

void LoRaMacClassBBeaconTimerEvent( void* context )
{
 801369a:	b480      	push	{r7}
 801369c:	b083      	sub	sp, #12
 801369e:	af00      	add	r7, sp, #0
 80136a0:	6078      	str	r0, [r7, #4]
    Ctx.BeaconCtx.TimeStamp = TimerGetCurrentTime( );
    TimerStop( &Ctx.BeaconTimer );
    LoRaMacClassBEvents.Events.Beacon = 1;
    OnClassBMacProcessNotify( );
#endif /* LORAMAC_CLASSB_ENABLED */
}
 80136a2:	bf00      	nop
 80136a4:	370c      	adds	r7, #12
 80136a6:	46bd      	mov	sp, r7
 80136a8:	bc80      	pop	{r7}
 80136aa:	4770      	bx	lr

080136ac <LoRaMacClassBPingSlotTimerEvent>:
    }
}
#endif /* LORAMAC_CLASSB_ENABLED */

void LoRaMacClassBPingSlotTimerEvent( void* context )
{
 80136ac:	b480      	push	{r7}
 80136ae:	b083      	sub	sp, #12
 80136b0:	af00      	add	r7, sp, #0
 80136b2:	6078      	str	r0, [r7, #4]
#if ( LORAMAC_CLASSB_ENABLED == 1 )
    LoRaMacClassBEvents.Events.PingSlot = 1;

    OnClassBMacProcessNotify( );
#endif /* LORAMAC_CLASSB_ENABLED */
}
 80136b4:	bf00      	nop
 80136b6:	370c      	adds	r7, #12
 80136b8:	46bd      	mov	sp, r7
 80136ba:	bc80      	pop	{r7}
 80136bc:	4770      	bx	lr

080136be <LoRaMacClassBMulticastSlotTimerEvent>:
    }
}
#endif /* LORAMAC_CLASSB_ENABLED */

void LoRaMacClassBMulticastSlotTimerEvent( void* context )
{
 80136be:	b480      	push	{r7}
 80136c0:	b083      	sub	sp, #12
 80136c2:	af00      	add	r7, sp, #0
 80136c4:	6078      	str	r0, [r7, #4]
#if ( LORAMAC_CLASSB_ENABLED == 1 )
    LoRaMacClassBEvents.Events.MulticastSlot = 1;

    OnClassBMacProcessNotify( );
#endif /* LORAMAC_CLASSB_ENABLED */
}
 80136c6:	bf00      	nop
 80136c8:	370c      	adds	r7, #12
 80136ca:	46bd      	mov	sp, r7
 80136cc:	bc80      	pop	{r7}
 80136ce:	4770      	bx	lr

080136d0 <LoRaMacClassBRxBeacon>:
    }
}
#endif /* LORAMAC_CLASSB_ENABLED */

bool LoRaMacClassBRxBeacon( uint8_t *payload, uint16_t size )
{
 80136d0:	b480      	push	{r7}
 80136d2:	b083      	sub	sp, #12
 80136d4:	af00      	add	r7, sp, #0
 80136d6:	6078      	str	r0, [r7, #4]
 80136d8:	460b      	mov	r3, r1
 80136da:	807b      	strh	r3, [r7, #2]
        // valid beacon has been received.
        beaconProcessed = true;
    }
    return beaconProcessed;
#else
    return false;
 80136dc:	2300      	movs	r3, #0
#endif /* LORAMAC_CLASSB_ENABLED */
}
 80136de:	4618      	mov	r0, r3
 80136e0:	370c      	adds	r7, #12
 80136e2:	46bd      	mov	sp, r7
 80136e4:	bc80      	pop	{r7}
 80136e6:	4770      	bx	lr

080136e8 <LoRaMacClassBIsBeaconExpected>:

bool LoRaMacClassBIsBeaconExpected( void )
{
 80136e8:	b480      	push	{r7}
 80136ea:	af00      	add	r7, sp, #0
    {
        return true;
    }
    return false;
#else
    return false;
 80136ec:	2300      	movs	r3, #0
#endif /* LORAMAC_CLASSB_ENABLED */
}
 80136ee:	4618      	mov	r0, r3
 80136f0:	46bd      	mov	sp, r7
 80136f2:	bc80      	pop	{r7}
 80136f4:	4770      	bx	lr

080136f6 <LoRaMacClassBIsPingExpected>:

bool LoRaMacClassBIsPingExpected( void )
{
 80136f6:	b480      	push	{r7}
 80136f8:	af00      	add	r7, sp, #0
    {
        return true;
    }
    return false;
#else
    return false;
 80136fa:	2300      	movs	r3, #0
#endif /* LORAMAC_CLASSB_ENABLED */
}
 80136fc:	4618      	mov	r0, r3
 80136fe:	46bd      	mov	sp, r7
 8013700:	bc80      	pop	{r7}
 8013702:	4770      	bx	lr

08013704 <LoRaMacClassBIsMulticastExpected>:

bool LoRaMacClassBIsMulticastExpected( void )
{
 8013704:	b480      	push	{r7}
 8013706:	af00      	add	r7, sp, #0
    {
        return true;
    }
    return false;
#else
    return false;
 8013708:	2300      	movs	r3, #0
#endif /* LORAMAC_CLASSB_ENABLED */
}
 801370a:	4618      	mov	r0, r3
 801370c:	46bd      	mov	sp, r7
 801370e:	bc80      	pop	{r7}
 8013710:	4770      	bx	lr

08013712 <LoRaMacClassBIsBeaconModeActive>:
    return false;
#endif /* LORAMAC_CLASSB_ENABLED */
}

bool LoRaMacClassBIsBeaconModeActive( void )
{
 8013712:	b480      	push	{r7}
 8013714:	af00      	add	r7, sp, #0
    {
        return true;
    }
    return false;
#else
    return false;
 8013716:	2300      	movs	r3, #0
#endif /* LORAMAC_CLASSB_ENABLED */
}
 8013718:	4618      	mov	r0, r3
 801371a:	46bd      	mov	sp, r7
 801371c:	bc80      	pop	{r7}
 801371e:	4770      	bx	lr

08013720 <LoRaMacClassBSetPingSlotInfo>:

void LoRaMacClassBSetPingSlotInfo( uint8_t periodicity )
{
 8013720:	b480      	push	{r7}
 8013722:	b083      	sub	sp, #12
 8013724:	af00      	add	r7, sp, #0
 8013726:	4603      	mov	r3, r0
 8013728:	71fb      	strb	r3, [r7, #7]
#if ( LORAMAC_CLASSB_ENABLED == 1 )
    ClassBNvm->PingSlotCtx.PingNb = CalcPingNb( periodicity );
    ClassBNvm->PingSlotCtx.PingPeriod = CalcPingPeriod( ClassBNvm->PingSlotCtx.PingNb );
#endif /* LORAMAC_CLASSB_ENABLED */
}
 801372a:	bf00      	nop
 801372c:	370c      	adds	r7, #12
 801372e:	46bd      	mov	sp, r7
 8013730:	bc80      	pop	{r7}
 8013732:	4770      	bx	lr

08013734 <LoRaMacClassBHaltBeaconing>:

void LoRaMacClassBHaltBeaconing( void )
{
 8013734:	b480      	push	{r7}
 8013736:	af00      	add	r7, sp, #0

        // Halt ping and multicast slot state machines
        LoRaMacClassBStopRxSlots( );
    }
#endif /* LORAMAC_CLASSB_ENABLED */
}
 8013738:	bf00      	nop
 801373a:	46bd      	mov	sp, r7
 801373c:	bc80      	pop	{r7}
 801373e:	4770      	bx	lr

08013740 <LoRaMacClassBResumeBeaconing>:

void LoRaMacClassBResumeBeaconing( void )
{
 8013740:	b480      	push	{r7}
 8013742:	af00      	add	r7, sp, #0
        }

        LoRaMacClassBBeaconTimerEvent( NULL );
    }
#endif /* LORAMAC_CLASSB_ENABLED */
}
 8013744:	bf00      	nop
 8013746:	46bd      	mov	sp, r7
 8013748:	bc80      	pop	{r7}
 801374a:	4770      	bx	lr

0801374c <LoRaMacClassBSwitchClass>:

LoRaMacStatus_t LoRaMacClassBSwitchClass( DeviceClass_t nextClass )
{
 801374c:	b480      	push	{r7}
 801374e:	b083      	sub	sp, #12
 8013750:	af00      	add	r7, sp, #0
 8013752:	4603      	mov	r3, r0
 8013754:	71fb      	strb	r3, [r7, #7]

        return LORAMAC_STATUS_OK;
    }
    return LORAMAC_STATUS_SERVICE_UNKNOWN;
#else
    return LORAMAC_STATUS_SERVICE_UNKNOWN;
 8013756:	2302      	movs	r3, #2
#endif /* LORAMAC_CLASSB_ENABLED */
}
 8013758:	4618      	mov	r0, r3
 801375a:	370c      	adds	r7, #12
 801375c:	46bd      	mov	sp, r7
 801375e:	bc80      	pop	{r7}
 8013760:	4770      	bx	lr

08013762 <LoRaMacClassBMibGetRequestConfirm>:

LoRaMacStatus_t LoRaMacClassBMibGetRequestConfirm( MibRequestConfirm_t *mibGet )
{
 8013762:	b480      	push	{r7}
 8013764:	b083      	sub	sp, #12
 8013766:	af00      	add	r7, sp, #0
 8013768:	6078      	str	r0, [r7, #4]
            break;
        }
    }
    return status;
#else
    return LORAMAC_STATUS_SERVICE_UNKNOWN;
 801376a:	2302      	movs	r3, #2
#endif /* LORAMAC_CLASSB_ENABLED */
}
 801376c:	4618      	mov	r0, r3
 801376e:	370c      	adds	r7, #12
 8013770:	46bd      	mov	sp, r7
 8013772:	bc80      	pop	{r7}
 8013774:	4770      	bx	lr

08013776 <LoRaMacMibClassBSetRequestConfirm>:

LoRaMacStatus_t LoRaMacMibClassBSetRequestConfirm( MibRequestConfirm_t *mibSet )
{
 8013776:	b480      	push	{r7}
 8013778:	b083      	sub	sp, #12
 801377a:	af00      	add	r7, sp, #0
 801377c:	6078      	str	r0, [r7, #4]
            break;
        }
    }
    return status;
#else
    return LORAMAC_STATUS_SERVICE_UNKNOWN;
 801377e:	2302      	movs	r3, #2
#endif /* LORAMAC_CLASSB_ENABLED */
}
 8013780:	4618      	mov	r0, r3
 8013782:	370c      	adds	r7, #12
 8013784:	46bd      	mov	sp, r7
 8013786:	bc80      	pop	{r7}
 8013788:	4770      	bx	lr

0801378a <LoRaMacClassBPingSlotInfoAns>:

void LoRaMacClassBPingSlotInfoAns( void )
{
 801378a:	b480      	push	{r7}
 801378c:	af00      	add	r7, sp, #0
    {
        LoRaMacConfirmQueueSetStatus( LORAMAC_EVENT_INFO_STATUS_OK, MLME_PING_SLOT_INFO );
        ClassBNvm->PingSlotCtx.Ctrl.Assigned = 1;
    }
#endif /* LORAMAC_CLASSB_ENABLED */
}
 801378e:	bf00      	nop
 8013790:	46bd      	mov	sp, r7
 8013792:	bc80      	pop	{r7}
 8013794:	4770      	bx	lr

08013796 <LoRaMacClassBPingSlotChannelReq>:

uint8_t LoRaMacClassBPingSlotChannelReq( uint8_t datarate, uint32_t frequency )
{
 8013796:	b480      	push	{r7}
 8013798:	b083      	sub	sp, #12
 801379a:	af00      	add	r7, sp, #0
 801379c:	4603      	mov	r3, r0
 801379e:	6039      	str	r1, [r7, #0]
 80137a0:	71fb      	strb	r3, [r7, #7]
        ClassBNvm->PingSlotCtx.Datarate = datarate;
    }

    return status;
#else
    return 0;
 80137a2:	2300      	movs	r3, #0
#endif /* LORAMAC_CLASSB_ENABLED */
}
 80137a4:	4618      	mov	r0, r3
 80137a6:	370c      	adds	r7, #12
 80137a8:	46bd      	mov	sp, r7
 80137aa:	bc80      	pop	{r7}
 80137ac:	4770      	bx	lr

080137ae <LoRaMacClassBBeaconTimingAns>:

void LoRaMacClassBBeaconTimingAns( uint16_t beaconTimingDelay, uint8_t beaconTimingChannel, TimerTime_t lastRxDone )
{
 80137ae:	b480      	push	{r7}
 80137b0:	b083      	sub	sp, #12
 80137b2:	af00      	add	r7, sp, #0
 80137b4:	4603      	mov	r3, r0
 80137b6:	603a      	str	r2, [r7, #0]
 80137b8:	80fb      	strh	r3, [r7, #6]
 80137ba:	460b      	mov	r3, r1
 80137bc:	717b      	strb	r3, [r7, #5]

        Ctx.LoRaMacClassBParams.MlmeConfirm->BeaconTimingDelay = Ctx.BeaconCtx.BeaconTimingDelay;
        Ctx.LoRaMacClassBParams.MlmeConfirm->BeaconTimingChannel = Ctx.BeaconCtx.BeaconTimingChannel;
    }
#endif /* LORAMAC_CLASSB_ENABLED */
}
 80137be:	bf00      	nop
 80137c0:	370c      	adds	r7, #12
 80137c2:	46bd      	mov	sp, r7
 80137c4:	bc80      	pop	{r7}
 80137c6:	4770      	bx	lr

080137c8 <LoRaMacClassBDeviceTimeAns>:

void LoRaMacClassBDeviceTimeAns( void )
{
 80137c8:	b480      	push	{r7}
 80137ca:	af00      	add	r7, sp, #0
            Ctx.BeaconCtx.BeaconTime.SubSeconds = 0;
            LoRaMacConfirmQueueSetStatus( LORAMAC_EVENT_INFO_STATUS_OK, MLME_DEVICE_TIME );
        }
    }
#endif /* LORAMAC_CLASSB_ENABLED */
}
 80137cc:	bf00      	nop
 80137ce:	46bd      	mov	sp, r7
 80137d0:	bc80      	pop	{r7}
 80137d2:	4770      	bx	lr

080137d4 <LoRaMacClassBBeaconFreqReq>:

bool LoRaMacClassBBeaconFreqReq( uint32_t frequency )
{
 80137d4:	b480      	push	{r7}
 80137d6:	b083      	sub	sp, #12
 80137d8:	af00      	add	r7, sp, #0
 80137da:	6078      	str	r0, [r7, #4]
        ClassBNvm->BeaconCtx.Ctrl.CustomFreq = 0;
        return true;
    }
    return false;
#else
    return false;
 80137dc:	2300      	movs	r3, #0
#endif /* LORAMAC_CLASSB_ENABLED */
}
 80137de:	4618      	mov	r0, r3
 80137e0:	370c      	adds	r7, #12
 80137e2:	46bd      	mov	sp, r7
 80137e4:	bc80      	pop	{r7}
 80137e6:	4770      	bx	lr

080137e8 <LoRaMacClassBIsUplinkCollision>:

TimerTime_t LoRaMacClassBIsUplinkCollision( TimerTime_t txTimeOnAir )
{
 80137e8:	b480      	push	{r7}
 80137ea:	b083      	sub	sp, #12
 80137ec:	af00      	add	r7, sp, #0
 80137ee:	6078      	str	r0, [r7, #4]
    {// Next beacon will be sent during the next uplink.
        return CLASSB_BEACON_RESERVED;
    }
    return 0;
#else
    return 0;
 80137f0:	2300      	movs	r3, #0
#endif /* LORAMAC_CLASSB_ENABLED */
}
 80137f2:	4618      	mov	r0, r3
 80137f4:	370c      	adds	r7, #12
 80137f6:	46bd      	mov	sp, r7
 80137f8:	bc80      	pop	{r7}
 80137fa:	4770      	bx	lr

080137fc <LoRaMacClassBStopRxSlots>:

void LoRaMacClassBStopRxSlots( void )
{
 80137fc:	b480      	push	{r7}
 80137fe:	af00      	add	r7, sp, #0
    CRITICAL_SECTION_BEGIN( );
    LoRaMacClassBEvents.Events.PingSlot = 0;
    LoRaMacClassBEvents.Events.MulticastSlot = 0;
    CRITICAL_SECTION_END( );
#endif /* LORAMAC_CLASSB_ENABLED */
}
 8013800:	bf00      	nop
 8013802:	46bd      	mov	sp, r7
 8013804:	bc80      	pop	{r7}
 8013806:	4770      	bx	lr

08013808 <LoRaMacClassBSetFPendingBit>:
#endif /* LORAMAC_CLASSB_ENABLED */
}

#if (defined( LORAMAC_VERSION ) && (( LORAMAC_VERSION == 0x01000400 ) || ( LORAMAC_VERSION == 0x01010100 )))
void LoRaMacClassBSetFPendingBit( uint32_t address, uint8_t fPendingSet )
{
 8013808:	b480      	push	{r7}
 801380a:	b083      	sub	sp, #12
 801380c:	af00      	add	r7, sp, #0
 801380e:	6078      	str	r0, [r7, #4]
 8013810:	460b      	mov	r3, r1
 8013812:	70fb      	strb	r3, [r7, #3]
            }
            cur++;
        }
    }
#endif /* LORAMAC_CLASSB_ENABLED */
}
 8013814:	bf00      	nop
 8013816:	370c      	adds	r7, #12
 8013818:	46bd      	mov	sp, r7
 801381a:	bc80      	pop	{r7}
 801381c:	4770      	bx	lr

0801381e <LoRaMacClassBProcess>:
#endif /* LORAMAC_VERSION */

void LoRaMacClassBProcess( void )
{
 801381e:	b480      	push	{r7}
 8013820:	af00      	add	r7, sp, #0
        {
            LoRaMacClassBProcessMulticastSlot( );
        }
    }
#endif /* LORAMAC_CLASSB_ENABLED */
}
 8013822:	bf00      	nop
 8013824:	46bd      	mov	sp, r7
 8013826:	bc80      	pop	{r7}
 8013828:	4770      	bx	lr

0801382a <IsSlotFree>:
 *
 * \param [in]    slot           - Slot to check
 * \retval                       - Status of the operation
 */
static bool IsSlotFree( const MacCommand_t* slot )
{
 801382a:	b480      	push	{r7}
 801382c:	b085      	sub	sp, #20
 801382e:	af00      	add	r7, sp, #0
 8013830:	6078      	str	r0, [r7, #4]
    uint8_t* mem = ( uint8_t* )slot;
 8013832:	687b      	ldr	r3, [r7, #4]
 8013834:	60bb      	str	r3, [r7, #8]

    for( uint16_t size = 0; size < sizeof( MacCommand_t ); size++ )
 8013836:	2300      	movs	r3, #0
 8013838:	81fb      	strh	r3, [r7, #14]
 801383a:	e00a      	b.n	8013852 <IsSlotFree+0x28>
    {
        if( mem[size] != 0x00 )
 801383c:	89fb      	ldrh	r3, [r7, #14]
 801383e:	68ba      	ldr	r2, [r7, #8]
 8013840:	4413      	add	r3, r2
 8013842:	781b      	ldrb	r3, [r3, #0]
 8013844:	2b00      	cmp	r3, #0
 8013846:	d001      	beq.n	801384c <IsSlotFree+0x22>
        {
            return false;
 8013848:	2300      	movs	r3, #0
 801384a:	e006      	b.n	801385a <IsSlotFree+0x30>
    for( uint16_t size = 0; size < sizeof( MacCommand_t ); size++ )
 801384c:	89fb      	ldrh	r3, [r7, #14]
 801384e:	3301      	adds	r3, #1
 8013850:	81fb      	strh	r3, [r7, #14]
 8013852:	89fb      	ldrh	r3, [r7, #14]
 8013854:	2b0f      	cmp	r3, #15
 8013856:	d9f1      	bls.n	801383c <IsSlotFree+0x12>
        }
    }
    return true;
 8013858:	2301      	movs	r3, #1
}
 801385a:	4618      	mov	r0, r3
 801385c:	3714      	adds	r7, #20
 801385e:	46bd      	mov	sp, r7
 8013860:	bc80      	pop	{r7}
 8013862:	4770      	bx	lr

08013864 <MallocNewMacCommandSlot>:
 * \brief Allocates a new MAC command memory slot
 *
 * \retval                       - Pointer to slot
 */
static MacCommand_t* MallocNewMacCommandSlot( void )
{
 8013864:	b580      	push	{r7, lr}
 8013866:	b082      	sub	sp, #8
 8013868:	af00      	add	r7, sp, #0
    uint8_t itr = 0;
 801386a:	2300      	movs	r3, #0
 801386c:	71fb      	strb	r3, [r7, #7]

    while( IsSlotFree( ( const MacCommand_t* )&CommandsCtx.MacCommandSlots[itr] ) == false )
 801386e:	e007      	b.n	8013880 <MallocNewMacCommandSlot+0x1c>
    {
        itr++;
 8013870:	79fb      	ldrb	r3, [r7, #7]
 8013872:	3301      	adds	r3, #1
 8013874:	71fb      	strb	r3, [r7, #7]
        if( itr == NUM_OF_MAC_COMMANDS )
 8013876:	79fb      	ldrb	r3, [r7, #7]
 8013878:	2b20      	cmp	r3, #32
 801387a:	d101      	bne.n	8013880 <MallocNewMacCommandSlot+0x1c>
        {
            return NULL;
 801387c:	2300      	movs	r3, #0
 801387e:	e012      	b.n	80138a6 <MallocNewMacCommandSlot+0x42>
    while( IsSlotFree( ( const MacCommand_t* )&CommandsCtx.MacCommandSlots[itr] ) == false )
 8013880:	79fb      	ldrb	r3, [r7, #7]
 8013882:	011b      	lsls	r3, r3, #4
 8013884:	3308      	adds	r3, #8
 8013886:	4a0a      	ldr	r2, [pc, #40]	@ (80138b0 <MallocNewMacCommandSlot+0x4c>)
 8013888:	4413      	add	r3, r2
 801388a:	4618      	mov	r0, r3
 801388c:	f7ff ffcd 	bl	801382a <IsSlotFree>
 8013890:	4603      	mov	r3, r0
 8013892:	f083 0301 	eor.w	r3, r3, #1
 8013896:	b2db      	uxtb	r3, r3
 8013898:	2b00      	cmp	r3, #0
 801389a:	d1e9      	bne.n	8013870 <MallocNewMacCommandSlot+0xc>
        }
    }

    return &CommandsCtx.MacCommandSlots[itr];
 801389c:	79fb      	ldrb	r3, [r7, #7]
 801389e:	011b      	lsls	r3, r3, #4
 80138a0:	3308      	adds	r3, #8
 80138a2:	4a03      	ldr	r2, [pc, #12]	@ (80138b0 <MallocNewMacCommandSlot+0x4c>)
 80138a4:	4413      	add	r3, r2
}
 80138a6:	4618      	mov	r0, r3
 80138a8:	3708      	adds	r7, #8
 80138aa:	46bd      	mov	sp, r7
 80138ac:	bd80      	pop	{r7, pc}
 80138ae:	bf00      	nop
 80138b0:	20001928 	.word	0x20001928

080138b4 <FreeMacCommandSlot>:
 * \param [in]    slot           - Slot to free
 *
 * \retval                       - Status of the operation
 */
static bool FreeMacCommandSlot( MacCommand_t* slot )
{
 80138b4:	b580      	push	{r7, lr}
 80138b6:	b082      	sub	sp, #8
 80138b8:	af00      	add	r7, sp, #0
 80138ba:	6078      	str	r0, [r7, #4]
    if( slot == NULL )
 80138bc:	687b      	ldr	r3, [r7, #4]
 80138be:	2b00      	cmp	r3, #0
 80138c0:	d101      	bne.n	80138c6 <FreeMacCommandSlot+0x12>
    {
        return false;
 80138c2:	2300      	movs	r3, #0
 80138c4:	e005      	b.n	80138d2 <FreeMacCommandSlot+0x1e>
    }

    memset1( ( uint8_t* )slot, 0x00, sizeof( MacCommand_t ) );
 80138c6:	2210      	movs	r2, #16
 80138c8:	2100      	movs	r1, #0
 80138ca:	6878      	ldr	r0, [r7, #4]
 80138cc:	f004 f8e4 	bl	8017a98 <memset1>

    return true;
 80138d0:	2301      	movs	r3, #1
}
 80138d2:	4618      	mov	r0, r3
 80138d4:	3708      	adds	r7, #8
 80138d6:	46bd      	mov	sp, r7
 80138d8:	bd80      	pop	{r7, pc}

080138da <LinkedListInit>:
 *
 * \param [in]    list           - List that shall be initialized
 * \retval                       - Status of the operation
 */
static bool LinkedListInit( MacCommandsList_t* list )
{
 80138da:	b480      	push	{r7}
 80138dc:	b083      	sub	sp, #12
 80138de:	af00      	add	r7, sp, #0
 80138e0:	6078      	str	r0, [r7, #4]
    if( list == NULL )
 80138e2:	687b      	ldr	r3, [r7, #4]
 80138e4:	2b00      	cmp	r3, #0
 80138e6:	d101      	bne.n	80138ec <LinkedListInit+0x12>
    {
        return false;
 80138e8:	2300      	movs	r3, #0
 80138ea:	e006      	b.n	80138fa <LinkedListInit+0x20>
    }

    list->First = NULL;
 80138ec:	687b      	ldr	r3, [r7, #4]
 80138ee:	2200      	movs	r2, #0
 80138f0:	601a      	str	r2, [r3, #0]
    list->Last = NULL;
 80138f2:	687b      	ldr	r3, [r7, #4]
 80138f4:	2200      	movs	r2, #0
 80138f6:	605a      	str	r2, [r3, #4]

    return true;
 80138f8:	2301      	movs	r3, #1
}
 80138fa:	4618      	mov	r0, r3
 80138fc:	370c      	adds	r7, #12
 80138fe:	46bd      	mov	sp, r7
 8013900:	bc80      	pop	{r7}
 8013902:	4770      	bx	lr

08013904 <LinkedListAdd>:
 * \param [in]    list           - List where the element shall be added.
 * \param [in]    element        - Element to add
 * \retval                       - Status of the operation
 */
static bool LinkedListAdd( MacCommandsList_t* list, MacCommand_t* element )
{
 8013904:	b480      	push	{r7}
 8013906:	b083      	sub	sp, #12
 8013908:	af00      	add	r7, sp, #0
 801390a:	6078      	str	r0, [r7, #4]
 801390c:	6039      	str	r1, [r7, #0]
    if( ( list == NULL ) || ( element == NULL ) )
 801390e:	687b      	ldr	r3, [r7, #4]
 8013910:	2b00      	cmp	r3, #0
 8013912:	d002      	beq.n	801391a <LinkedListAdd+0x16>
 8013914:	683b      	ldr	r3, [r7, #0]
 8013916:	2b00      	cmp	r3, #0
 8013918:	d101      	bne.n	801391e <LinkedListAdd+0x1a>
    {
        return false;
 801391a:	2300      	movs	r3, #0
 801391c:	e015      	b.n	801394a <LinkedListAdd+0x46>
    }

    // Check if this is the first entry to enter the list.
    if( list->First == NULL )
 801391e:	687b      	ldr	r3, [r7, #4]
 8013920:	681b      	ldr	r3, [r3, #0]
 8013922:	2b00      	cmp	r3, #0
 8013924:	d102      	bne.n	801392c <LinkedListAdd+0x28>
    {
        list->First = element;
 8013926:	687b      	ldr	r3, [r7, #4]
 8013928:	683a      	ldr	r2, [r7, #0]
 801392a:	601a      	str	r2, [r3, #0]
    }

    // Check if the last entry exists and update its next point.
    if( list->Last )
 801392c:	687b      	ldr	r3, [r7, #4]
 801392e:	685b      	ldr	r3, [r3, #4]
 8013930:	2b00      	cmp	r3, #0
 8013932:	d003      	beq.n	801393c <LinkedListAdd+0x38>
    {
        list->Last->Next = element;
 8013934:	687b      	ldr	r3, [r7, #4]
 8013936:	685b      	ldr	r3, [r3, #4]
 8013938:	683a      	ldr	r2, [r7, #0]
 801393a:	601a      	str	r2, [r3, #0]
    }

    // Update the next point of this entry.
    element->Next = NULL;
 801393c:	683b      	ldr	r3, [r7, #0]
 801393e:	2200      	movs	r2, #0
 8013940:	601a      	str	r2, [r3, #0]

    // Update the last entry of the list.
    list->Last = element;
 8013942:	687b      	ldr	r3, [r7, #4]
 8013944:	683a      	ldr	r2, [r7, #0]
 8013946:	605a      	str	r2, [r3, #4]

    return true;
 8013948:	2301      	movs	r3, #1
}
 801394a:	4618      	mov	r0, r3
 801394c:	370c      	adds	r7, #12
 801394e:	46bd      	mov	sp, r7
 8013950:	bc80      	pop	{r7}
 8013952:	4770      	bx	lr

08013954 <LinkedListGetPrevious>:
 * \param [in]    list           - List
 * \param [in]    element        - Element where the previous element shall be searched
 * \retval                       - Status of the operation
 */
static MacCommand_t* LinkedListGetPrevious( MacCommandsList_t* list, MacCommand_t* element )
{
 8013954:	b480      	push	{r7}
 8013956:	b085      	sub	sp, #20
 8013958:	af00      	add	r7, sp, #0
 801395a:	6078      	str	r0, [r7, #4]
 801395c:	6039      	str	r1, [r7, #0]
    if( ( list == NULL ) || ( element == NULL ) )
 801395e:	687b      	ldr	r3, [r7, #4]
 8013960:	2b00      	cmp	r3, #0
 8013962:	d002      	beq.n	801396a <LinkedListGetPrevious+0x16>
 8013964:	683b      	ldr	r3, [r7, #0]
 8013966:	2b00      	cmp	r3, #0
 8013968:	d101      	bne.n	801396e <LinkedListGetPrevious+0x1a>
    {
        return NULL;
 801396a:	2300      	movs	r3, #0
 801396c:	e016      	b.n	801399c <LinkedListGetPrevious+0x48>
    }

    MacCommand_t* curElement;

    // Start at the head of the list
    curElement = list->First;
 801396e:	687b      	ldr	r3, [r7, #4]
 8013970:	681b      	ldr	r3, [r3, #0]
 8013972:	60fb      	str	r3, [r7, #12]

    // When current element is the first of the list, there's no previous element so we can return NULL immediately.
    if( element != curElement )
 8013974:	683a      	ldr	r2, [r7, #0]
 8013976:	68fb      	ldr	r3, [r7, #12]
 8013978:	429a      	cmp	r2, r3
 801397a:	d00c      	beq.n	8013996 <LinkedListGetPrevious+0x42>
    {
        // Loop through all elements until the end is reached or the next of current is the current element.
        while( ( curElement != NULL ) && ( curElement->Next != element ) )
 801397c:	e002      	b.n	8013984 <LinkedListGetPrevious+0x30>
        {
            curElement = curElement->Next;
 801397e:	68fb      	ldr	r3, [r7, #12]
 8013980:	681b      	ldr	r3, [r3, #0]
 8013982:	60fb      	str	r3, [r7, #12]
        while( ( curElement != NULL ) && ( curElement->Next != element ) )
 8013984:	68fb      	ldr	r3, [r7, #12]
 8013986:	2b00      	cmp	r3, #0
 8013988:	d007      	beq.n	801399a <LinkedListGetPrevious+0x46>
 801398a:	68fb      	ldr	r3, [r7, #12]
 801398c:	681b      	ldr	r3, [r3, #0]
 801398e:	683a      	ldr	r2, [r7, #0]
 8013990:	429a      	cmp	r2, r3
 8013992:	d1f4      	bne.n	801397e <LinkedListGetPrevious+0x2a>
 8013994:	e001      	b.n	801399a <LinkedListGetPrevious+0x46>
        }
    }
    else
    {
        curElement = NULL;
 8013996:	2300      	movs	r3, #0
 8013998:	60fb      	str	r3, [r7, #12]
    }

    return curElement;
 801399a:	68fb      	ldr	r3, [r7, #12]
}
 801399c:	4618      	mov	r0, r3
 801399e:	3714      	adds	r7, #20
 80139a0:	46bd      	mov	sp, r7
 80139a2:	bc80      	pop	{r7}
 80139a4:	4770      	bx	lr

080139a6 <LinkedListRemove>:
 * \param [in]    list           - List where the element shall be removed from.
 * \param [in]    element        - Element to remove
 * \retval                       - Status of the operation
 */
static bool LinkedListRemove( MacCommandsList_t* list, MacCommand_t* element )
{
 80139a6:	b580      	push	{r7, lr}
 80139a8:	b084      	sub	sp, #16
 80139aa:	af00      	add	r7, sp, #0
 80139ac:	6078      	str	r0, [r7, #4]
 80139ae:	6039      	str	r1, [r7, #0]
    if( ( list == NULL ) || ( element == NULL ) )
 80139b0:	687b      	ldr	r3, [r7, #4]
 80139b2:	2b00      	cmp	r3, #0
 80139b4:	d002      	beq.n	80139bc <LinkedListRemove+0x16>
 80139b6:	683b      	ldr	r3, [r7, #0]
 80139b8:	2b00      	cmp	r3, #0
 80139ba:	d101      	bne.n	80139c0 <LinkedListRemove+0x1a>
    {
        return false;
 80139bc:	2300      	movs	r3, #0
 80139be:	e020      	b.n	8013a02 <LinkedListRemove+0x5c>
    }

    MacCommand_t* PrevElement = LinkedListGetPrevious( list, element );
 80139c0:	6839      	ldr	r1, [r7, #0]
 80139c2:	6878      	ldr	r0, [r7, #4]
 80139c4:	f7ff ffc6 	bl	8013954 <LinkedListGetPrevious>
 80139c8:	60f8      	str	r0, [r7, #12]

    if( list->First == element )
 80139ca:	687b      	ldr	r3, [r7, #4]
 80139cc:	681b      	ldr	r3, [r3, #0]
 80139ce:	683a      	ldr	r2, [r7, #0]
 80139d0:	429a      	cmp	r2, r3
 80139d2:	d103      	bne.n	80139dc <LinkedListRemove+0x36>
    {
        list->First = element->Next;
 80139d4:	683b      	ldr	r3, [r7, #0]
 80139d6:	681a      	ldr	r2, [r3, #0]
 80139d8:	687b      	ldr	r3, [r7, #4]
 80139da:	601a      	str	r2, [r3, #0]
    }

    if( list->Last == element )
 80139dc:	687b      	ldr	r3, [r7, #4]
 80139de:	685b      	ldr	r3, [r3, #4]
 80139e0:	683a      	ldr	r2, [r7, #0]
 80139e2:	429a      	cmp	r2, r3
 80139e4:	d102      	bne.n	80139ec <LinkedListRemove+0x46>
    {
        list->Last = PrevElement;
 80139e6:	687b      	ldr	r3, [r7, #4]
 80139e8:	68fa      	ldr	r2, [r7, #12]
 80139ea:	605a      	str	r2, [r3, #4]
    }

    if( PrevElement != NULL )
 80139ec:	68fb      	ldr	r3, [r7, #12]
 80139ee:	2b00      	cmp	r3, #0
 80139f0:	d003      	beq.n	80139fa <LinkedListRemove+0x54>
    {
        PrevElement->Next = element->Next;
 80139f2:	683b      	ldr	r3, [r7, #0]
 80139f4:	681a      	ldr	r2, [r3, #0]
 80139f6:	68fb      	ldr	r3, [r7, #12]
 80139f8:	601a      	str	r2, [r3, #0]
    }

    element->Next = NULL;
 80139fa:	683b      	ldr	r3, [r7, #0]
 80139fc:	2200      	movs	r2, #0
 80139fe:	601a      	str	r2, [r3, #0]

    return true;
 8013a00:	2301      	movs	r3, #1
}
 8013a02:	4618      	mov	r0, r3
 8013a04:	3710      	adds	r7, #16
 8013a06:	46bd      	mov	sp, r7
 8013a08:	bd80      	pop	{r7, pc}
	...

08013a0c <IsSticky>:
 * \param[IN]   cid            - MAC command identifier
 *
 * \retval                     - Status of the operation
 */
static bool IsSticky( uint8_t cid )
{
 8013a0c:	b480      	push	{r7}
 8013a0e:	b083      	sub	sp, #12
 8013a10:	af00      	add	r7, sp, #0
 8013a12:	4603      	mov	r3, r0
 8013a14:	71fb      	strb	r3, [r7, #7]
    switch( cid )
 8013a16:	79fb      	ldrb	r3, [r7, #7]
 8013a18:	2b11      	cmp	r3, #17
 8013a1a:	bf8c      	ite	hi
 8013a1c:	2201      	movhi	r2, #1
 8013a1e:	2200      	movls	r2, #0
 8013a20:	b2d2      	uxtb	r2, r2
 8013a22:	2a00      	cmp	r2, #0
 8013a24:	d10d      	bne.n	8013a42 <IsSticky+0x36>
 8013a26:	4a0a      	ldr	r2, [pc, #40]	@ (8013a50 <IsSticky+0x44>)
 8013a28:	fa22 f303 	lsr.w	r3, r2, r3
 8013a2c:	f003 0301 	and.w	r3, r3, #1
 8013a30:	2b00      	cmp	r3, #0
 8013a32:	bf14      	ite	ne
 8013a34:	2301      	movne	r3, #1
 8013a36:	2300      	moveq	r3, #0
 8013a38:	b2db      	uxtb	r3, r3
 8013a3a:	2b00      	cmp	r3, #0
 8013a3c:	d001      	beq.n	8013a42 <IsSticky+0x36>
        case MOTE_MAC_RX_TIMING_SETUP_ANS:
        case MOTE_MAC_TX_PARAM_SETUP_ANS:
#if (defined( LORAMAC_VERSION ) && (( LORAMAC_VERSION == 0x01000400 ) || ( LORAMAC_VERSION == 0x01010100 )))
        case MOTE_MAC_PING_SLOT_CHANNEL_ANS:
#endif /* LORAMAC_VERSION */
            return true;
 8013a3e:	2301      	movs	r3, #1
 8013a40:	e000      	b.n	8013a44 <IsSticky+0x38>
        default:
            return false;
 8013a42:	2300      	movs	r3, #0
    }
}
 8013a44:	4618      	mov	r0, r3
 8013a46:	370c      	adds	r7, #12
 8013a48:	46bd      	mov	sp, r7
 8013a4a:	bc80      	pop	{r7}
 8013a4c:	4770      	bx	lr
 8013a4e:	bf00      	nop
 8013a50:	00020720 	.word	0x00020720

08013a54 <IsConfirmationRequired>:
 * \param[IN]   cid            - MAC command identifier
 *
 * \retval                     - Status of the operation
 */
static bool IsConfirmationRequired( uint8_t cid )
{
 8013a54:	b480      	push	{r7}
 8013a56:	b083      	sub	sp, #12
 8013a58:	af00      	add	r7, sp, #0
 8013a5a:	4603      	mov	r3, r0
 8013a5c:	71fb      	strb	r3, [r7, #7]
        case MOTE_MAC_REKEY_IND:
        case MOTE_MAC_DEVICE_MODE_IND:
            return true;
#endif /* LORAMAC_VERSION */
        default:
            return false;
 8013a5e:	2300      	movs	r3, #0
    }
}
 8013a60:	4618      	mov	r0, r3
 8013a62:	370c      	adds	r7, #12
 8013a64:	46bd      	mov	sp, r7
 8013a66:	bc80      	pop	{r7}
 8013a68:	4770      	bx	lr
	...

08013a6c <LoRaMacCommandsInit>:

LoRaMacCommandStatus_t LoRaMacCommandsInit( void )
{
 8013a6c:	b580      	push	{r7, lr}
 8013a6e:	af00      	add	r7, sp, #0
    // Initialize with default
    memset1( ( uint8_t* )&CommandsCtx, 0, sizeof( CommandsCtx ) );
 8013a70:	f44f 7203 	mov.w	r2, #524	@ 0x20c
 8013a74:	2100      	movs	r1, #0
 8013a76:	4804      	ldr	r0, [pc, #16]	@ (8013a88 <LoRaMacCommandsInit+0x1c>)
 8013a78:	f004 f80e 	bl	8017a98 <memset1>

    LinkedListInit( &CommandsCtx.MacCommandList );
 8013a7c:	4802      	ldr	r0, [pc, #8]	@ (8013a88 <LoRaMacCommandsInit+0x1c>)
 8013a7e:	f7ff ff2c 	bl	80138da <LinkedListInit>

    return LORAMAC_COMMANDS_SUCCESS;
 8013a82:	2300      	movs	r3, #0
}
 8013a84:	4618      	mov	r0, r3
 8013a86:	bd80      	pop	{r7, pc}
 8013a88:	20001928 	.word	0x20001928

08013a8c <LoRaMacCommandsAddCmd>:

LoRaMacCommandStatus_t LoRaMacCommandsAddCmd( uint8_t cid, uint8_t* payload, size_t payloadSize )
{
 8013a8c:	b580      	push	{r7, lr}
 8013a8e:	b086      	sub	sp, #24
 8013a90:	af00      	add	r7, sp, #0
 8013a92:	4603      	mov	r3, r0
 8013a94:	60b9      	str	r1, [r7, #8]
 8013a96:	607a      	str	r2, [r7, #4]
 8013a98:	73fb      	strb	r3, [r7, #15]
    if( payload == NULL )
 8013a9a:	68bb      	ldr	r3, [r7, #8]
 8013a9c:	2b00      	cmp	r3, #0
 8013a9e:	d101      	bne.n	8013aa4 <LoRaMacCommandsAddCmd+0x18>
    {
        return LORAMAC_COMMANDS_ERROR_NPE;
 8013aa0:	2301      	movs	r3, #1
 8013aa2:	e03b      	b.n	8013b1c <LoRaMacCommandsAddCmd+0x90>
    }
    MacCommand_t* newCmd;

    // Allocate a memory slot
    newCmd = MallocNewMacCommandSlot( );
 8013aa4:	f7ff fede 	bl	8013864 <MallocNewMacCommandSlot>
 8013aa8:	6178      	str	r0, [r7, #20]

    if( newCmd == NULL )
 8013aaa:	697b      	ldr	r3, [r7, #20]
 8013aac:	2b00      	cmp	r3, #0
 8013aae:	d101      	bne.n	8013ab4 <LoRaMacCommandsAddCmd+0x28>
    {
        return LORAMAC_COMMANDS_ERROR_MEMORY;
 8013ab0:	2302      	movs	r3, #2
 8013ab2:	e033      	b.n	8013b1c <LoRaMacCommandsAddCmd+0x90>
    }

    // Add it to the list of Mac commands
    if( LinkedListAdd( &CommandsCtx.MacCommandList, newCmd ) == false )
 8013ab4:	6979      	ldr	r1, [r7, #20]
 8013ab6:	481b      	ldr	r0, [pc, #108]	@ (8013b24 <LoRaMacCommandsAddCmd+0x98>)
 8013ab8:	f7ff ff24 	bl	8013904 <LinkedListAdd>
 8013abc:	4603      	mov	r3, r0
 8013abe:	f083 0301 	eor.w	r3, r3, #1
 8013ac2:	b2db      	uxtb	r3, r3
 8013ac4:	2b00      	cmp	r3, #0
 8013ac6:	d001      	beq.n	8013acc <LoRaMacCommandsAddCmd+0x40>
    {
        return LORAMAC_COMMANDS_ERROR;
 8013ac8:	2305      	movs	r3, #5
 8013aca:	e027      	b.n	8013b1c <LoRaMacCommandsAddCmd+0x90>
    }

    // Set Values
    newCmd->CID = cid;
 8013acc:	697b      	ldr	r3, [r7, #20]
 8013ace:	7bfa      	ldrb	r2, [r7, #15]
 8013ad0:	711a      	strb	r2, [r3, #4]
    newCmd->PayloadSize = payloadSize;
 8013ad2:	697b      	ldr	r3, [r7, #20]
 8013ad4:	687a      	ldr	r2, [r7, #4]
 8013ad6:	609a      	str	r2, [r3, #8]
    memcpy1( ( uint8_t* )newCmd->Payload, payload, payloadSize );
 8013ad8:	697b      	ldr	r3, [r7, #20]
 8013ada:	3305      	adds	r3, #5
 8013adc:	687a      	ldr	r2, [r7, #4]
 8013ade:	b292      	uxth	r2, r2
 8013ae0:	68b9      	ldr	r1, [r7, #8]
 8013ae2:	4618      	mov	r0, r3
 8013ae4:	f003 ff9d 	bl	8017a22 <memcpy1>
    newCmd->IsSticky = IsSticky( cid );
 8013ae8:	7bfb      	ldrb	r3, [r7, #15]
 8013aea:	4618      	mov	r0, r3
 8013aec:	f7ff ff8e 	bl	8013a0c <IsSticky>
 8013af0:	4603      	mov	r3, r0
 8013af2:	461a      	mov	r2, r3
 8013af4:	697b      	ldr	r3, [r7, #20]
 8013af6:	731a      	strb	r2, [r3, #12]
    newCmd->IsConfirmationRequired = IsConfirmationRequired( cid );
 8013af8:	7bfb      	ldrb	r3, [r7, #15]
 8013afa:	4618      	mov	r0, r3
 8013afc:	f7ff ffaa 	bl	8013a54 <IsConfirmationRequired>
 8013b00:	4603      	mov	r3, r0
 8013b02:	461a      	mov	r2, r3
 8013b04:	697b      	ldr	r3, [r7, #20]
 8013b06:	735a      	strb	r2, [r3, #13]

    CommandsCtx.SerializedCmdsSize += ( CID_FIELD_SIZE + payloadSize );
 8013b08:	4b06      	ldr	r3, [pc, #24]	@ (8013b24 <LoRaMacCommandsAddCmd+0x98>)
 8013b0a:	f8d3 2208 	ldr.w	r2, [r3, #520]	@ 0x208
 8013b0e:	687b      	ldr	r3, [r7, #4]
 8013b10:	4413      	add	r3, r2
 8013b12:	3301      	adds	r3, #1
 8013b14:	4a03      	ldr	r2, [pc, #12]	@ (8013b24 <LoRaMacCommandsAddCmd+0x98>)
 8013b16:	f8c2 3208 	str.w	r3, [r2, #520]	@ 0x208

    return LORAMAC_COMMANDS_SUCCESS;
 8013b1a:	2300      	movs	r3, #0
}
 8013b1c:	4618      	mov	r0, r3
 8013b1e:	3718      	adds	r7, #24
 8013b20:	46bd      	mov	sp, r7
 8013b22:	bd80      	pop	{r7, pc}
 8013b24:	20001928 	.word	0x20001928

08013b28 <LoRaMacCommandsRemoveCmd>:

LoRaMacCommandStatus_t LoRaMacCommandsRemoveCmd( MacCommand_t* macCmd )
{
 8013b28:	b580      	push	{r7, lr}
 8013b2a:	b082      	sub	sp, #8
 8013b2c:	af00      	add	r7, sp, #0
 8013b2e:	6078      	str	r0, [r7, #4]
    if( macCmd == NULL )
 8013b30:	687b      	ldr	r3, [r7, #4]
 8013b32:	2b00      	cmp	r3, #0
 8013b34:	d101      	bne.n	8013b3a <LoRaMacCommandsRemoveCmd+0x12>
    {
        return LORAMAC_COMMANDS_ERROR_NPE;
 8013b36:	2301      	movs	r3, #1
 8013b38:	e021      	b.n	8013b7e <LoRaMacCommandsRemoveCmd+0x56>
    }

    // Remove the Mac command element from MacCommandList
    if( LinkedListRemove( &CommandsCtx.MacCommandList, macCmd ) == false )
 8013b3a:	6879      	ldr	r1, [r7, #4]
 8013b3c:	4812      	ldr	r0, [pc, #72]	@ (8013b88 <LoRaMacCommandsRemoveCmd+0x60>)
 8013b3e:	f7ff ff32 	bl	80139a6 <LinkedListRemove>
 8013b42:	4603      	mov	r3, r0
 8013b44:	f083 0301 	eor.w	r3, r3, #1
 8013b48:	b2db      	uxtb	r3, r3
 8013b4a:	2b00      	cmp	r3, #0
 8013b4c:	d001      	beq.n	8013b52 <LoRaMacCommandsRemoveCmd+0x2a>
    {
        return LORAMAC_COMMANDS_ERROR_CMD_NOT_FOUND;
 8013b4e:	2303      	movs	r3, #3
 8013b50:	e015      	b.n	8013b7e <LoRaMacCommandsRemoveCmd+0x56>
    }

    CommandsCtx.SerializedCmdsSize -= ( CID_FIELD_SIZE + macCmd->PayloadSize );
 8013b52:	4b0d      	ldr	r3, [pc, #52]	@ (8013b88 <LoRaMacCommandsRemoveCmd+0x60>)
 8013b54:	f8d3 2208 	ldr.w	r2, [r3, #520]	@ 0x208
 8013b58:	687b      	ldr	r3, [r7, #4]
 8013b5a:	689b      	ldr	r3, [r3, #8]
 8013b5c:	1ad3      	subs	r3, r2, r3
 8013b5e:	3b01      	subs	r3, #1
 8013b60:	4a09      	ldr	r2, [pc, #36]	@ (8013b88 <LoRaMacCommandsRemoveCmd+0x60>)
 8013b62:	f8c2 3208 	str.w	r3, [r2, #520]	@ 0x208

    // Free the MacCommand Slot
    if( FreeMacCommandSlot( macCmd ) == false )
 8013b66:	6878      	ldr	r0, [r7, #4]
 8013b68:	f7ff fea4 	bl	80138b4 <FreeMacCommandSlot>
 8013b6c:	4603      	mov	r3, r0
 8013b6e:	f083 0301 	eor.w	r3, r3, #1
 8013b72:	b2db      	uxtb	r3, r3
 8013b74:	2b00      	cmp	r3, #0
 8013b76:	d001      	beq.n	8013b7c <LoRaMacCommandsRemoveCmd+0x54>
    {
        return LORAMAC_COMMANDS_ERROR;
 8013b78:	2305      	movs	r3, #5
 8013b7a:	e000      	b.n	8013b7e <LoRaMacCommandsRemoveCmd+0x56>
    }

    return LORAMAC_COMMANDS_SUCCESS;
 8013b7c:	2300      	movs	r3, #0
}
 8013b7e:	4618      	mov	r0, r3
 8013b80:	3708      	adds	r7, #8
 8013b82:	46bd      	mov	sp, r7
 8013b84:	bd80      	pop	{r7, pc}
 8013b86:	bf00      	nop
 8013b88:	20001928 	.word	0x20001928

08013b8c <LoRaMacCommandsGetCmd>:

LoRaMacCommandStatus_t LoRaMacCommandsGetCmd( uint8_t cid, MacCommand_t** macCmd )
{
 8013b8c:	b480      	push	{r7}
 8013b8e:	b085      	sub	sp, #20
 8013b90:	af00      	add	r7, sp, #0
 8013b92:	4603      	mov	r3, r0
 8013b94:	6039      	str	r1, [r7, #0]
 8013b96:	71fb      	strb	r3, [r7, #7]
    MacCommand_t* curElement;

    // Start at the head of the list
    curElement = CommandsCtx.MacCommandList.First;
 8013b98:	4b0e      	ldr	r3, [pc, #56]	@ (8013bd4 <LoRaMacCommandsGetCmd+0x48>)
 8013b9a:	681b      	ldr	r3, [r3, #0]
 8013b9c:	60fb      	str	r3, [r7, #12]

    // Loop through all elements until we find the element with the given CID
    while( ( curElement != NULL ) && ( curElement->CID != cid ) )
 8013b9e:	e002      	b.n	8013ba6 <LoRaMacCommandsGetCmd+0x1a>
    {
        curElement = curElement->Next;
 8013ba0:	68fb      	ldr	r3, [r7, #12]
 8013ba2:	681b      	ldr	r3, [r3, #0]
 8013ba4:	60fb      	str	r3, [r7, #12]
    while( ( curElement != NULL ) && ( curElement->CID != cid ) )
 8013ba6:	68fb      	ldr	r3, [r7, #12]
 8013ba8:	2b00      	cmp	r3, #0
 8013baa:	d004      	beq.n	8013bb6 <LoRaMacCommandsGetCmd+0x2a>
 8013bac:	68fb      	ldr	r3, [r7, #12]
 8013bae:	791b      	ldrb	r3, [r3, #4]
 8013bb0:	79fa      	ldrb	r2, [r7, #7]
 8013bb2:	429a      	cmp	r2, r3
 8013bb4:	d1f4      	bne.n	8013ba0 <LoRaMacCommandsGetCmd+0x14>
    }

    // Update the pointer anyway
    *macCmd = curElement;
 8013bb6:	683b      	ldr	r3, [r7, #0]
 8013bb8:	68fa      	ldr	r2, [r7, #12]
 8013bba:	601a      	str	r2, [r3, #0]

    // Handle error in case if we reached the end without finding it.
    if( curElement == NULL )
 8013bbc:	68fb      	ldr	r3, [r7, #12]
 8013bbe:	2b00      	cmp	r3, #0
 8013bc0:	d101      	bne.n	8013bc6 <LoRaMacCommandsGetCmd+0x3a>
    {
        return LORAMAC_COMMANDS_ERROR_CMD_NOT_FOUND;
 8013bc2:	2303      	movs	r3, #3
 8013bc4:	e000      	b.n	8013bc8 <LoRaMacCommandsGetCmd+0x3c>
    }
    return LORAMAC_COMMANDS_SUCCESS;
 8013bc6:	2300      	movs	r3, #0
}
 8013bc8:	4618      	mov	r0, r3
 8013bca:	3714      	adds	r7, #20
 8013bcc:	46bd      	mov	sp, r7
 8013bce:	bc80      	pop	{r7}
 8013bd0:	4770      	bx	lr
 8013bd2:	bf00      	nop
 8013bd4:	20001928 	.word	0x20001928

08013bd8 <LoRaMacCommandsRemoveNoneStickyCmds>:

LoRaMacCommandStatus_t LoRaMacCommandsRemoveNoneStickyCmds( void )
{
 8013bd8:	b580      	push	{r7, lr}
 8013bda:	b082      	sub	sp, #8
 8013bdc:	af00      	add	r7, sp, #0
    MacCommand_t* curElement;
    MacCommand_t* nexElement;

    // Start at the head of the list
    curElement = CommandsCtx.MacCommandList.First;
 8013bde:	4b0f      	ldr	r3, [pc, #60]	@ (8013c1c <LoRaMacCommandsRemoveNoneStickyCmds+0x44>)
 8013be0:	681b      	ldr	r3, [r3, #0]
 8013be2:	607b      	str	r3, [r7, #4]

    // Loop through all elements
    while( curElement != NULL )
 8013be4:	e012      	b.n	8013c0c <LoRaMacCommandsRemoveNoneStickyCmds+0x34>
    {
        if( curElement->IsSticky == false )
 8013be6:	687b      	ldr	r3, [r7, #4]
 8013be8:	7b1b      	ldrb	r3, [r3, #12]
 8013bea:	f083 0301 	eor.w	r3, r3, #1
 8013bee:	b2db      	uxtb	r3, r3
 8013bf0:	2b00      	cmp	r3, #0
 8013bf2:	d008      	beq.n	8013c06 <LoRaMacCommandsRemoveNoneStickyCmds+0x2e>
        {
            nexElement = curElement->Next;
 8013bf4:	687b      	ldr	r3, [r7, #4]
 8013bf6:	681b      	ldr	r3, [r3, #0]
 8013bf8:	603b      	str	r3, [r7, #0]
            LoRaMacCommandsRemoveCmd( curElement );
 8013bfa:	6878      	ldr	r0, [r7, #4]
 8013bfc:	f7ff ff94 	bl	8013b28 <LoRaMacCommandsRemoveCmd>
            curElement = nexElement;
 8013c00:	683b      	ldr	r3, [r7, #0]
 8013c02:	607b      	str	r3, [r7, #4]
 8013c04:	e002      	b.n	8013c0c <LoRaMacCommandsRemoveNoneStickyCmds+0x34>
        }
        else
        {
            curElement = curElement->Next;
 8013c06:	687b      	ldr	r3, [r7, #4]
 8013c08:	681b      	ldr	r3, [r3, #0]
 8013c0a:	607b      	str	r3, [r7, #4]
    while( curElement != NULL )
 8013c0c:	687b      	ldr	r3, [r7, #4]
 8013c0e:	2b00      	cmp	r3, #0
 8013c10:	d1e9      	bne.n	8013be6 <LoRaMacCommandsRemoveNoneStickyCmds+0xe>
        }
    }

    return LORAMAC_COMMANDS_SUCCESS;
 8013c12:	2300      	movs	r3, #0
}
 8013c14:	4618      	mov	r0, r3
 8013c16:	3708      	adds	r7, #8
 8013c18:	46bd      	mov	sp, r7
 8013c1a:	bd80      	pop	{r7, pc}
 8013c1c:	20001928 	.word	0x20001928

08013c20 <LoRaMacCommandsRemoveStickyAnsCmds>:

LoRaMacCommandStatus_t LoRaMacCommandsRemoveStickyAnsCmds( void )
{
 8013c20:	b580      	push	{r7, lr}
 8013c22:	b082      	sub	sp, #8
 8013c24:	af00      	add	r7, sp, #0
    MacCommand_t* curElement;
    MacCommand_t* nexElement;

    // Start at the head of the list
    curElement = CommandsCtx.MacCommandList.First;
 8013c26:	4b13      	ldr	r3, [pc, #76]	@ (8013c74 <LoRaMacCommandsRemoveStickyAnsCmds+0x54>)
 8013c28:	681b      	ldr	r3, [r3, #0]
 8013c2a:	607b      	str	r3, [r7, #4]

    // Loop through all elements
    while( curElement != NULL )
 8013c2c:	e01a      	b.n	8013c64 <LoRaMacCommandsRemoveStickyAnsCmds+0x44>
    {
        nexElement = curElement->Next;
 8013c2e:	687b      	ldr	r3, [r7, #4]
 8013c30:	681b      	ldr	r3, [r3, #0]
 8013c32:	603b      	str	r3, [r7, #0]
        if( ( IsSticky( curElement->CID ) == true ) &&
 8013c34:	687b      	ldr	r3, [r7, #4]
 8013c36:	791b      	ldrb	r3, [r3, #4]
 8013c38:	4618      	mov	r0, r3
 8013c3a:	f7ff fee7 	bl	8013a0c <IsSticky>
 8013c3e:	4603      	mov	r3, r0
 8013c40:	2b00      	cmp	r3, #0
 8013c42:	d00d      	beq.n	8013c60 <LoRaMacCommandsRemoveStickyAnsCmds+0x40>
            ( IsConfirmationRequired( curElement->CID ) == false ) )
 8013c44:	687b      	ldr	r3, [r7, #4]
 8013c46:	791b      	ldrb	r3, [r3, #4]
 8013c48:	4618      	mov	r0, r3
 8013c4a:	f7ff ff03 	bl	8013a54 <IsConfirmationRequired>
 8013c4e:	4603      	mov	r3, r0
 8013c50:	f083 0301 	eor.w	r3, r3, #1
 8013c54:	b2db      	uxtb	r3, r3
        if( ( IsSticky( curElement->CID ) == true ) &&
 8013c56:	2b00      	cmp	r3, #0
 8013c58:	d002      	beq.n	8013c60 <LoRaMacCommandsRemoveStickyAnsCmds+0x40>
        {
            LoRaMacCommandsRemoveCmd( curElement );
 8013c5a:	6878      	ldr	r0, [r7, #4]
 8013c5c:	f7ff ff64 	bl	8013b28 <LoRaMacCommandsRemoveCmd>
        }
        curElement = nexElement;
 8013c60:	683b      	ldr	r3, [r7, #0]
 8013c62:	607b      	str	r3, [r7, #4]
    while( curElement != NULL )
 8013c64:	687b      	ldr	r3, [r7, #4]
 8013c66:	2b00      	cmp	r3, #0
 8013c68:	d1e1      	bne.n	8013c2e <LoRaMacCommandsRemoveStickyAnsCmds+0xe>
    }

    return LORAMAC_COMMANDS_SUCCESS;
 8013c6a:	2300      	movs	r3, #0
}
 8013c6c:	4618      	mov	r0, r3
 8013c6e:	3708      	adds	r7, #8
 8013c70:	46bd      	mov	sp, r7
 8013c72:	bd80      	pop	{r7, pc}
 8013c74:	20001928 	.word	0x20001928

08013c78 <LoRaMacCommandsGetSizeSerializedCmds>:

LoRaMacCommandStatus_t LoRaMacCommandsGetSizeSerializedCmds( size_t* size )
{
 8013c78:	b480      	push	{r7}
 8013c7a:	b083      	sub	sp, #12
 8013c7c:	af00      	add	r7, sp, #0
 8013c7e:	6078      	str	r0, [r7, #4]
    if( size == NULL )
 8013c80:	687b      	ldr	r3, [r7, #4]
 8013c82:	2b00      	cmp	r3, #0
 8013c84:	d101      	bne.n	8013c8a <LoRaMacCommandsGetSizeSerializedCmds+0x12>
    {
        return LORAMAC_COMMANDS_ERROR_NPE;
 8013c86:	2301      	movs	r3, #1
 8013c88:	e005      	b.n	8013c96 <LoRaMacCommandsGetSizeSerializedCmds+0x1e>
    }
    *size = CommandsCtx.SerializedCmdsSize;
 8013c8a:	4b05      	ldr	r3, [pc, #20]	@ (8013ca0 <LoRaMacCommandsGetSizeSerializedCmds+0x28>)
 8013c8c:	f8d3 2208 	ldr.w	r2, [r3, #520]	@ 0x208
 8013c90:	687b      	ldr	r3, [r7, #4]
 8013c92:	601a      	str	r2, [r3, #0]
    return LORAMAC_COMMANDS_SUCCESS;
 8013c94:	2300      	movs	r3, #0
}
 8013c96:	4618      	mov	r0, r3
 8013c98:	370c      	adds	r7, #12
 8013c9a:	46bd      	mov	sp, r7
 8013c9c:	bc80      	pop	{r7}
 8013c9e:	4770      	bx	lr
 8013ca0:	20001928 	.word	0x20001928

08013ca4 <LoRaMacCommandsSerializeCmds>:

LoRaMacCommandStatus_t LoRaMacCommandsSerializeCmds( size_t availableSize, size_t* effectiveSize, uint8_t* buffer )
{
 8013ca4:	b580      	push	{r7, lr}
 8013ca6:	b088      	sub	sp, #32
 8013ca8:	af00      	add	r7, sp, #0
 8013caa:	60f8      	str	r0, [r7, #12]
 8013cac:	60b9      	str	r1, [r7, #8]
 8013cae:	607a      	str	r2, [r7, #4]
    MacCommand_t* curElement = CommandsCtx.MacCommandList.First;
 8013cb0:	4b25      	ldr	r3, [pc, #148]	@ (8013d48 <LoRaMacCommandsSerializeCmds+0xa4>)
 8013cb2:	681b      	ldr	r3, [r3, #0]
 8013cb4:	61fb      	str	r3, [r7, #28]
    MacCommand_t* nextElement;
    uint8_t itr = 0;
 8013cb6:	2300      	movs	r3, #0
 8013cb8:	76fb      	strb	r3, [r7, #27]

    if( ( buffer == NULL ) || ( effectiveSize == NULL ) )
 8013cba:	687b      	ldr	r3, [r7, #4]
 8013cbc:	2b00      	cmp	r3, #0
 8013cbe:	d002      	beq.n	8013cc6 <LoRaMacCommandsSerializeCmds+0x22>
 8013cc0:	68bb      	ldr	r3, [r7, #8]
 8013cc2:	2b00      	cmp	r3, #0
 8013cc4:	d126      	bne.n	8013d14 <LoRaMacCommandsSerializeCmds+0x70>
    {
        return LORAMAC_COMMANDS_ERROR_NPE;
 8013cc6:	2301      	movs	r3, #1
 8013cc8:	e039      	b.n	8013d3e <LoRaMacCommandsSerializeCmds+0x9a>

    // Loop through all elements which fits into the buffer
    while( curElement != NULL )
    {
        // If the next MAC command still fits into the buffer, add it.
        if( ( availableSize - itr ) >= ( CID_FIELD_SIZE + curElement->PayloadSize ) )
 8013cca:	7efb      	ldrb	r3, [r7, #27]
 8013ccc:	68fa      	ldr	r2, [r7, #12]
 8013cce:	1ad2      	subs	r2, r2, r3
 8013cd0:	69fb      	ldr	r3, [r7, #28]
 8013cd2:	689b      	ldr	r3, [r3, #8]
 8013cd4:	3301      	adds	r3, #1
 8013cd6:	429a      	cmp	r2, r3
 8013cd8:	d320      	bcc.n	8013d1c <LoRaMacCommandsSerializeCmds+0x78>
        {
            buffer[itr++] = curElement->CID;
 8013cda:	7efb      	ldrb	r3, [r7, #27]
 8013cdc:	1c5a      	adds	r2, r3, #1
 8013cde:	76fa      	strb	r2, [r7, #27]
 8013ce0:	461a      	mov	r2, r3
 8013ce2:	687b      	ldr	r3, [r7, #4]
 8013ce4:	4413      	add	r3, r2
 8013ce6:	69fa      	ldr	r2, [r7, #28]
 8013ce8:	7912      	ldrb	r2, [r2, #4]
 8013cea:	701a      	strb	r2, [r3, #0]
            memcpy1( &buffer[itr], curElement->Payload, curElement->PayloadSize );
 8013cec:	7efb      	ldrb	r3, [r7, #27]
 8013cee:	687a      	ldr	r2, [r7, #4]
 8013cf0:	18d0      	adds	r0, r2, r3
 8013cf2:	69fb      	ldr	r3, [r7, #28]
 8013cf4:	1d59      	adds	r1, r3, #5
 8013cf6:	69fb      	ldr	r3, [r7, #28]
 8013cf8:	689b      	ldr	r3, [r3, #8]
 8013cfa:	b29b      	uxth	r3, r3
 8013cfc:	461a      	mov	r2, r3
 8013cfe:	f003 fe90 	bl	8017a22 <memcpy1>
            itr += curElement->PayloadSize;
 8013d02:	69fb      	ldr	r3, [r7, #28]
 8013d04:	689b      	ldr	r3, [r3, #8]
 8013d06:	b2da      	uxtb	r2, r3
 8013d08:	7efb      	ldrb	r3, [r7, #27]
 8013d0a:	4413      	add	r3, r2
 8013d0c:	76fb      	strb	r3, [r7, #27]
        }
        else
        {
            break;
        }
        curElement = curElement->Next;
 8013d0e:	69fb      	ldr	r3, [r7, #28]
 8013d10:	681b      	ldr	r3, [r3, #0]
 8013d12:	61fb      	str	r3, [r7, #28]
    while( curElement != NULL )
 8013d14:	69fb      	ldr	r3, [r7, #28]
 8013d16:	2b00      	cmp	r3, #0
 8013d18:	d1d7      	bne.n	8013cca <LoRaMacCommandsSerializeCmds+0x26>
 8013d1a:	e009      	b.n	8013d30 <LoRaMacCommandsSerializeCmds+0x8c>
            break;
 8013d1c:	bf00      	nop
    }

    // Remove all commands which do not fit into the buffer
    while( curElement != NULL )
 8013d1e:	e007      	b.n	8013d30 <LoRaMacCommandsSerializeCmds+0x8c>
    {
        // Store the next element before removing the current one
        nextElement = curElement->Next;
 8013d20:	69fb      	ldr	r3, [r7, #28]
 8013d22:	681b      	ldr	r3, [r3, #0]
 8013d24:	617b      	str	r3, [r7, #20]
        LoRaMacCommandsRemoveCmd( curElement );
 8013d26:	69f8      	ldr	r0, [r7, #28]
 8013d28:	f7ff fefe 	bl	8013b28 <LoRaMacCommandsRemoveCmd>
        curElement = nextElement;
 8013d2c:	697b      	ldr	r3, [r7, #20]
 8013d2e:	61fb      	str	r3, [r7, #28]
    while( curElement != NULL )
 8013d30:	69fb      	ldr	r3, [r7, #28]
 8013d32:	2b00      	cmp	r3, #0
 8013d34:	d1f4      	bne.n	8013d20 <LoRaMacCommandsSerializeCmds+0x7c>
    }

    // Fetch the effective size of the mac commands
    LoRaMacCommandsGetSizeSerializedCmds( effectiveSize );
 8013d36:	68b8      	ldr	r0, [r7, #8]
 8013d38:	f7ff ff9e 	bl	8013c78 <LoRaMacCommandsGetSizeSerializedCmds>

    return LORAMAC_COMMANDS_SUCCESS;
 8013d3c:	2300      	movs	r3, #0
}
 8013d3e:	4618      	mov	r0, r3
 8013d40:	3720      	adds	r7, #32
 8013d42:	46bd      	mov	sp, r7
 8013d44:	bd80      	pop	{r7, pc}
 8013d46:	bf00      	nop
 8013d48:	20001928 	.word	0x20001928

08013d4c <LoRaMacCommandsGetCmdSize>:

uint8_t LoRaMacCommandsGetCmdSize( uint8_t cid )
{
 8013d4c:	b480      	push	{r7}
 8013d4e:	b085      	sub	sp, #20
 8013d50:	af00      	add	r7, sp, #0
 8013d52:	4603      	mov	r3, r0
 8013d54:	71fb      	strb	r3, [r7, #7]
    uint8_t cidSize = 0;
 8013d56:	2300      	movs	r3, #0
 8013d58:	73fb      	strb	r3, [r7, #15]

    // Decode Frame MAC commands
    switch( cid )
 8013d5a:	79fb      	ldrb	r3, [r7, #7]
 8013d5c:	3b02      	subs	r3, #2
 8013d5e:	2b11      	cmp	r3, #17
 8013d60:	d850      	bhi.n	8013e04 <LoRaMacCommandsGetCmdSize+0xb8>
 8013d62:	a201      	add	r2, pc, #4	@ (adr r2, 8013d68 <LoRaMacCommandsGetCmdSize+0x1c>)
 8013d64:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8013d68:	08013db1 	.word	0x08013db1
 8013d6c:	08013db7 	.word	0x08013db7
 8013d70:	08013dbd 	.word	0x08013dbd
 8013d74:	08013dc3 	.word	0x08013dc3
 8013d78:	08013dc9 	.word	0x08013dc9
 8013d7c:	08013dcf 	.word	0x08013dcf
 8013d80:	08013dd5 	.word	0x08013dd5
 8013d84:	08013ddb 	.word	0x08013ddb
 8013d88:	08013de1 	.word	0x08013de1
 8013d8c:	08013e05 	.word	0x08013e05
 8013d90:	08013e05 	.word	0x08013e05
 8013d94:	08013de7 	.word	0x08013de7
 8013d98:	08013e05 	.word	0x08013e05
 8013d9c:	08013e05 	.word	0x08013e05
 8013da0:	08013ded 	.word	0x08013ded
 8013da4:	08013df3 	.word	0x08013df3
 8013da8:	08013df9 	.word	0x08013df9
 8013dac:	08013dff 	.word	0x08013dff
        }
#endif /* LORAMAC_VERSION */
        case SRV_MAC_LINK_CHECK_ANS:
        {
            // cid + Margin + GwCnt
            cidSize = 3;
 8013db0:	2303      	movs	r3, #3
 8013db2:	73fb      	strb	r3, [r7, #15]
            break;
 8013db4:	e027      	b.n	8013e06 <LoRaMacCommandsGetCmdSize+0xba>
        }
        case SRV_MAC_LINK_ADR_REQ:
        {
            // cid + DataRate_TXPower + ChMask (2) + Redundancy
            cidSize = 5;
 8013db6:	2305      	movs	r3, #5
 8013db8:	73fb      	strb	r3, [r7, #15]
            break;
 8013dba:	e024      	b.n	8013e06 <LoRaMacCommandsGetCmdSize+0xba>
        }
        case SRV_MAC_DUTY_CYCLE_REQ:
        {
            // cid + DutyCyclePL
            cidSize = 2;
 8013dbc:	2302      	movs	r3, #2
 8013dbe:	73fb      	strb	r3, [r7, #15]
            break;
 8013dc0:	e021      	b.n	8013e06 <LoRaMacCommandsGetCmdSize+0xba>
        }
        case SRV_MAC_RX_PARAM_SETUP_REQ:
        {
            // cid + DLsettings + Frequency (3)
            cidSize = 5;
 8013dc2:	2305      	movs	r3, #5
 8013dc4:	73fb      	strb	r3, [r7, #15]
            break;
 8013dc6:	e01e      	b.n	8013e06 <LoRaMacCommandsGetCmdSize+0xba>
        }
        case SRV_MAC_DEV_STATUS_REQ:
        {
            // cid
            cidSize = 1;
 8013dc8:	2301      	movs	r3, #1
 8013dca:	73fb      	strb	r3, [r7, #15]
            break;
 8013dcc:	e01b      	b.n	8013e06 <LoRaMacCommandsGetCmdSize+0xba>
        }
        case SRV_MAC_NEW_CHANNEL_REQ:
        {
            // cid + ChIndex + Frequency (3) + DrRange
            cidSize = 6;
 8013dce:	2306      	movs	r3, #6
 8013dd0:	73fb      	strb	r3, [r7, #15]
            break;
 8013dd2:	e018      	b.n	8013e06 <LoRaMacCommandsGetCmdSize+0xba>
        }
        case SRV_MAC_RX_TIMING_SETUP_REQ:
        {
            // cid + Settings
            cidSize = 2;
 8013dd4:	2302      	movs	r3, #2
 8013dd6:	73fb      	strb	r3, [r7, #15]
            break;
 8013dd8:	e015      	b.n	8013e06 <LoRaMacCommandsGetCmdSize+0xba>
        }
        case SRV_MAC_TX_PARAM_SETUP_REQ:
        {
            // cid + EIRP_DwellTime
            cidSize = 2;
 8013dda:	2302      	movs	r3, #2
 8013ddc:	73fb      	strb	r3, [r7, #15]
            break;
 8013dde:	e012      	b.n	8013e06 <LoRaMacCommandsGetCmdSize+0xba>
        }
        case SRV_MAC_DL_CHANNEL_REQ:
        {
            // cid + ChIndex + Frequency (3)
            cidSize = 5;
 8013de0:	2305      	movs	r3, #5
 8013de2:	73fb      	strb	r3, [r7, #15]
            break;
 8013de4:	e00f      	b.n	8013e06 <LoRaMacCommandsGetCmdSize+0xba>
        }
#endif /* LORAMAC_VERSION */
        case SRV_MAC_DEVICE_TIME_ANS:
        {
            // cid + Seconds (4) + Fractional seconds (1)
            cidSize = 6;
 8013de6:	2306      	movs	r3, #6
 8013de8:	73fb      	strb	r3, [r7, #15]
            break;
 8013dea:	e00c      	b.n	8013e06 <LoRaMacCommandsGetCmdSize+0xba>
        }
        case SRV_MAC_PING_SLOT_INFO_ANS:
        {
            // cid
            cidSize = 1;
 8013dec:	2301      	movs	r3, #1
 8013dee:	73fb      	strb	r3, [r7, #15]
            break;
 8013df0:	e009      	b.n	8013e06 <LoRaMacCommandsGetCmdSize+0xba>
        }
        case SRV_MAC_PING_SLOT_CHANNEL_REQ:
        {
            // cid + Frequency (3) + DR
            cidSize = 5;
 8013df2:	2305      	movs	r3, #5
 8013df4:	73fb      	strb	r3, [r7, #15]
            break;
 8013df6:	e006      	b.n	8013e06 <LoRaMacCommandsGetCmdSize+0xba>
        }
        case SRV_MAC_BEACON_TIMING_ANS:
        {
            // cid + TimingDelay (2) + Channel
            cidSize = 4;
 8013df8:	2304      	movs	r3, #4
 8013dfa:	73fb      	strb	r3, [r7, #15]
            break;
 8013dfc:	e003      	b.n	8013e06 <LoRaMacCommandsGetCmdSize+0xba>
        }
        case SRV_MAC_BEACON_FREQ_REQ:
        {
            // cid + Frequency (3)
            cidSize = 4;
 8013dfe:	2304      	movs	r3, #4
 8013e00:	73fb      	strb	r3, [r7, #15]
            break;
 8013e02:	e000      	b.n	8013e06 <LoRaMacCommandsGetCmdSize+0xba>
        }
        default:
        {
            // Unknown command. ABORT MAC commands processing
            break;
 8013e04:	bf00      	nop
        }
    }
    return cidSize;
 8013e06:	7bfb      	ldrb	r3, [r7, #15]
}
 8013e08:	4618      	mov	r0, r3
 8013e0a:	3714      	adds	r7, #20
 8013e0c:	46bd      	mov	sp, r7
 8013e0e:	bc80      	pop	{r7}
 8013e10:	4770      	bx	lr
 8013e12:	bf00      	nop

08013e14 <IncreaseBufferPointer>:
 * Module context.
 */
static LoRaMacConfirmQueueCtx_t ConfirmQueueCtx;

static MlmeConfirmQueue_t* IncreaseBufferPointer( MlmeConfirmQueue_t* bufferPointer )
{
 8013e14:	b480      	push	{r7}
 8013e16:	b083      	sub	sp, #12
 8013e18:	af00      	add	r7, sp, #0
 8013e1a:	6078      	str	r0, [r7, #4]
    if( bufferPointer == &ConfirmQueueCtx.Nvm.MlmeConfirmQueue[LORA_MAC_MLME_CONFIRM_QUEUE_LEN - 1] )
 8013e1c:	687b      	ldr	r3, [r7, #4]
 8013e1e:	4a07      	ldr	r2, [pc, #28]	@ (8013e3c <IncreaseBufferPointer+0x28>)
 8013e20:	4293      	cmp	r3, r2
 8013e22:	d102      	bne.n	8013e2a <IncreaseBufferPointer+0x16>
    {
        // Reset to the first element
        bufferPointer = ConfirmQueueCtx.Nvm.MlmeConfirmQueue;
 8013e24:	4b06      	ldr	r3, [pc, #24]	@ (8013e40 <IncreaseBufferPointer+0x2c>)
 8013e26:	607b      	str	r3, [r7, #4]
 8013e28:	e002      	b.n	8013e30 <IncreaseBufferPointer+0x1c>
    }
    else
    {
        // Increase
        bufferPointer++;
 8013e2a:	687b      	ldr	r3, [r7, #4]
 8013e2c:	3304      	adds	r3, #4
 8013e2e:	607b      	str	r3, [r7, #4]
    }
    return bufferPointer;
 8013e30:	687b      	ldr	r3, [r7, #4]
}
 8013e32:	4618      	mov	r0, r3
 8013e34:	370c      	adds	r7, #12
 8013e36:	46bd      	mov	sp, r7
 8013e38:	bc80      	pop	{r7}
 8013e3a:	4770      	bx	lr
 8013e3c:	20001b50 	.word	0x20001b50
 8013e40:	20001b40 	.word	0x20001b40

08013e44 <IsListEmpty>:
    }
    return bufferPointer;
}

static bool IsListEmpty( uint8_t count )
{
 8013e44:	b480      	push	{r7}
 8013e46:	b083      	sub	sp, #12
 8013e48:	af00      	add	r7, sp, #0
 8013e4a:	4603      	mov	r3, r0
 8013e4c:	71fb      	strb	r3, [r7, #7]
    if( count == 0 )
 8013e4e:	79fb      	ldrb	r3, [r7, #7]
 8013e50:	2b00      	cmp	r3, #0
 8013e52:	d101      	bne.n	8013e58 <IsListEmpty+0x14>
    {
        return true;
 8013e54:	2301      	movs	r3, #1
 8013e56:	e000      	b.n	8013e5a <IsListEmpty+0x16>
    }
    return false;
 8013e58:	2300      	movs	r3, #0
}
 8013e5a:	4618      	mov	r0, r3
 8013e5c:	370c      	adds	r7, #12
 8013e5e:	46bd      	mov	sp, r7
 8013e60:	bc80      	pop	{r7}
 8013e62:	4770      	bx	lr

08013e64 <IsListFull>:

static bool IsListFull( uint8_t count )
{
 8013e64:	b480      	push	{r7}
 8013e66:	b083      	sub	sp, #12
 8013e68:	af00      	add	r7, sp, #0
 8013e6a:	4603      	mov	r3, r0
 8013e6c:	71fb      	strb	r3, [r7, #7]
    if( count >= LORA_MAC_MLME_CONFIRM_QUEUE_LEN )
 8013e6e:	79fb      	ldrb	r3, [r7, #7]
 8013e70:	2b04      	cmp	r3, #4
 8013e72:	d901      	bls.n	8013e78 <IsListFull+0x14>
    {
        return true;
 8013e74:	2301      	movs	r3, #1
 8013e76:	e000      	b.n	8013e7a <IsListFull+0x16>
    }
    return false;
 8013e78:	2300      	movs	r3, #0
}
 8013e7a:	4618      	mov	r0, r3
 8013e7c:	370c      	adds	r7, #12
 8013e7e:	46bd      	mov	sp, r7
 8013e80:	bc80      	pop	{r7}
 8013e82:	4770      	bx	lr

08013e84 <GetElement>:

static MlmeConfirmQueue_t* GetElement( Mlme_t request, MlmeConfirmQueue_t* bufferStart, MlmeConfirmQueue_t* bufferEnd )
{
 8013e84:	b580      	push	{r7, lr}
 8013e86:	b086      	sub	sp, #24
 8013e88:	af00      	add	r7, sp, #0
 8013e8a:	4603      	mov	r3, r0
 8013e8c:	60b9      	str	r1, [r7, #8]
 8013e8e:	607a      	str	r2, [r7, #4]
 8013e90:	73fb      	strb	r3, [r7, #15]
    MlmeConfirmQueue_t* element = bufferStart;
 8013e92:	68bb      	ldr	r3, [r7, #8]
 8013e94:	617b      	str	r3, [r7, #20]

    if( IsListEmpty( ConfirmQueueCtx.Nvm.MlmeConfirmQueueCnt ) == true )
 8013e96:	4b13      	ldr	r3, [pc, #76]	@ (8013ee4 <GetElement+0x60>)
 8013e98:	f893 3020 	ldrb.w	r3, [r3, #32]
 8013e9c:	4618      	mov	r0, r3
 8013e9e:	f7ff ffd1 	bl	8013e44 <IsListEmpty>
 8013ea2:	4603      	mov	r3, r0
 8013ea4:	2b00      	cmp	r3, #0
 8013ea6:	d001      	beq.n	8013eac <GetElement+0x28>
    {
        return NULL;
 8013ea8:	2300      	movs	r3, #0
 8013eaa:	e017      	b.n	8013edc <GetElement+0x58>
    }

    for( uint8_t elementCnt = 0; elementCnt < ConfirmQueueCtx.Nvm.MlmeConfirmQueueCnt; elementCnt++ )
 8013eac:	2300      	movs	r3, #0
 8013eae:	74fb      	strb	r3, [r7, #19]
 8013eb0:	e00d      	b.n	8013ece <GetElement+0x4a>
    {
        if( element->Request == request )
 8013eb2:	697b      	ldr	r3, [r7, #20]
 8013eb4:	781b      	ldrb	r3, [r3, #0]
 8013eb6:	7bfa      	ldrb	r2, [r7, #15]
 8013eb8:	429a      	cmp	r2, r3
 8013eba:	d101      	bne.n	8013ec0 <GetElement+0x3c>
        {
            // We have found the element
            return element;
 8013ebc:	697b      	ldr	r3, [r7, #20]
 8013ebe:	e00d      	b.n	8013edc <GetElement+0x58>
        }
        element = IncreaseBufferPointer( element );
 8013ec0:	6978      	ldr	r0, [r7, #20]
 8013ec2:	f7ff ffa7 	bl	8013e14 <IncreaseBufferPointer>
 8013ec6:	6178      	str	r0, [r7, #20]
    for( uint8_t elementCnt = 0; elementCnt < ConfirmQueueCtx.Nvm.MlmeConfirmQueueCnt; elementCnt++ )
 8013ec8:	7cfb      	ldrb	r3, [r7, #19]
 8013eca:	3301      	adds	r3, #1
 8013ecc:	74fb      	strb	r3, [r7, #19]
 8013ece:	4b05      	ldr	r3, [pc, #20]	@ (8013ee4 <GetElement+0x60>)
 8013ed0:	f893 3020 	ldrb.w	r3, [r3, #32]
 8013ed4:	7cfa      	ldrb	r2, [r7, #19]
 8013ed6:	429a      	cmp	r2, r3
 8013ed8:	d3eb      	bcc.n	8013eb2 <GetElement+0x2e>
    }

    return NULL;
 8013eda:	2300      	movs	r3, #0
}
 8013edc:	4618      	mov	r0, r3
 8013ede:	3718      	adds	r7, #24
 8013ee0:	46bd      	mov	sp, r7
 8013ee2:	bd80      	pop	{r7, pc}
 8013ee4:	20001b34 	.word	0x20001b34

08013ee8 <LoRaMacConfirmQueueInit>:

void LoRaMacConfirmQueueInit( LoRaMacPrimitives_t* primitives )
{
 8013ee8:	b580      	push	{r7, lr}
 8013eea:	b082      	sub	sp, #8
 8013eec:	af00      	add	r7, sp, #0
 8013eee:	6078      	str	r0, [r7, #4]
    ConfirmQueueCtx.Primitives = primitives;
 8013ef0:	4a0c      	ldr	r2, [pc, #48]	@ (8013f24 <LoRaMacConfirmQueueInit+0x3c>)
 8013ef2:	687b      	ldr	r3, [r7, #4]
 8013ef4:	6013      	str	r3, [r2, #0]

    // Init counter
    ConfirmQueueCtx.Nvm.MlmeConfirmQueueCnt = 0;
 8013ef6:	4b0b      	ldr	r3, [pc, #44]	@ (8013f24 <LoRaMacConfirmQueueInit+0x3c>)
 8013ef8:	2200      	movs	r2, #0
 8013efa:	f883 2020 	strb.w	r2, [r3, #32]

    // Init buffer
    ConfirmQueueCtx.BufferStart = ConfirmQueueCtx.Nvm.MlmeConfirmQueue;
 8013efe:	4b09      	ldr	r3, [pc, #36]	@ (8013f24 <LoRaMacConfirmQueueInit+0x3c>)
 8013f00:	4a09      	ldr	r2, [pc, #36]	@ (8013f28 <LoRaMacConfirmQueueInit+0x40>)
 8013f02:	605a      	str	r2, [r3, #4]
    ConfirmQueueCtx.BufferEnd = ConfirmQueueCtx.Nvm.MlmeConfirmQueue;
 8013f04:	4b07      	ldr	r3, [pc, #28]	@ (8013f24 <LoRaMacConfirmQueueInit+0x3c>)
 8013f06:	4a08      	ldr	r2, [pc, #32]	@ (8013f28 <LoRaMacConfirmQueueInit+0x40>)
 8013f08:	609a      	str	r2, [r3, #8]

    memset1( ( uint8_t* )ConfirmQueueCtx.Nvm.MlmeConfirmQueue, 0xFF, sizeof( ConfirmQueueCtx.Nvm.MlmeConfirmQueue ) );
 8013f0a:	2214      	movs	r2, #20
 8013f0c:	21ff      	movs	r1, #255	@ 0xff
 8013f0e:	4806      	ldr	r0, [pc, #24]	@ (8013f28 <LoRaMacConfirmQueueInit+0x40>)
 8013f10:	f003 fdc2 	bl	8017a98 <memset1>

    // Common status
    ConfirmQueueCtx.Nvm.CommonStatus = LORAMAC_EVENT_INFO_STATUS_ERROR;
 8013f14:	4b03      	ldr	r3, [pc, #12]	@ (8013f24 <LoRaMacConfirmQueueInit+0x3c>)
 8013f16:	2201      	movs	r2, #1
 8013f18:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21
}
 8013f1c:	bf00      	nop
 8013f1e:	3708      	adds	r7, #8
 8013f20:	46bd      	mov	sp, r7
 8013f22:	bd80      	pop	{r7, pc}
 8013f24:	20001b34 	.word	0x20001b34
 8013f28:	20001b40 	.word	0x20001b40

08013f2c <LoRaMacConfirmQueueAdd>:

bool LoRaMacConfirmQueueAdd( MlmeConfirmQueue_t* mlmeConfirm )
{
 8013f2c:	b580      	push	{r7, lr}
 8013f2e:	b082      	sub	sp, #8
 8013f30:	af00      	add	r7, sp, #0
 8013f32:	6078      	str	r0, [r7, #4]
    if( IsListFull( ConfirmQueueCtx.Nvm.MlmeConfirmQueueCnt ) == true )
 8013f34:	4b19      	ldr	r3, [pc, #100]	@ (8013f9c <LoRaMacConfirmQueueAdd+0x70>)
 8013f36:	f893 3020 	ldrb.w	r3, [r3, #32]
 8013f3a:	4618      	mov	r0, r3
 8013f3c:	f7ff ff92 	bl	8013e64 <IsListFull>
 8013f40:	4603      	mov	r3, r0
 8013f42:	2b00      	cmp	r3, #0
 8013f44:	d001      	beq.n	8013f4a <LoRaMacConfirmQueueAdd+0x1e>
    {
        // Protect the buffer against overwrites
        return false;
 8013f46:	2300      	movs	r3, #0
 8013f48:	e024      	b.n	8013f94 <LoRaMacConfirmQueueAdd+0x68>
    }

    // Add the element to the ring buffer
    ConfirmQueueCtx.BufferEnd->Request = mlmeConfirm->Request;
 8013f4a:	4b14      	ldr	r3, [pc, #80]	@ (8013f9c <LoRaMacConfirmQueueAdd+0x70>)
 8013f4c:	689b      	ldr	r3, [r3, #8]
 8013f4e:	687a      	ldr	r2, [r7, #4]
 8013f50:	7812      	ldrb	r2, [r2, #0]
 8013f52:	701a      	strb	r2, [r3, #0]
    ConfirmQueueCtx.BufferEnd->Status = mlmeConfirm->Status;
 8013f54:	4b11      	ldr	r3, [pc, #68]	@ (8013f9c <LoRaMacConfirmQueueAdd+0x70>)
 8013f56:	689b      	ldr	r3, [r3, #8]
 8013f58:	687a      	ldr	r2, [r7, #4]
 8013f5a:	7852      	ldrb	r2, [r2, #1]
 8013f5c:	705a      	strb	r2, [r3, #1]
    ConfirmQueueCtx.BufferEnd->RestrictCommonReadyToHandle = mlmeConfirm->RestrictCommonReadyToHandle;
 8013f5e:	4b0f      	ldr	r3, [pc, #60]	@ (8013f9c <LoRaMacConfirmQueueAdd+0x70>)
 8013f60:	689b      	ldr	r3, [r3, #8]
 8013f62:	687a      	ldr	r2, [r7, #4]
 8013f64:	78d2      	ldrb	r2, [r2, #3]
 8013f66:	70da      	strb	r2, [r3, #3]
#if (defined( LORAMAC_VERSION ) && ( LORAMAC_VERSION == 0x01000300 ))
    ConfirmQueueCtx.BufferEnd->ReadyToHandle = false;
#elif (defined( LORAMAC_VERSION ) && (( LORAMAC_VERSION == 0x01000400 ) || ( LORAMAC_VERSION == 0x01010100 )))
    ConfirmQueueCtx.BufferEnd->ReadyToHandle = mlmeConfirm->ReadyToHandle;
 8013f68:	4b0c      	ldr	r3, [pc, #48]	@ (8013f9c <LoRaMacConfirmQueueAdd+0x70>)
 8013f6a:	689b      	ldr	r3, [r3, #8]
 8013f6c:	687a      	ldr	r2, [r7, #4]
 8013f6e:	7892      	ldrb	r2, [r2, #2]
 8013f70:	709a      	strb	r2, [r3, #2]
#endif /* LORAMAC_VERSION */
    // Increase counter
    ConfirmQueueCtx.Nvm.MlmeConfirmQueueCnt++;
 8013f72:	4b0a      	ldr	r3, [pc, #40]	@ (8013f9c <LoRaMacConfirmQueueAdd+0x70>)
 8013f74:	f893 3020 	ldrb.w	r3, [r3, #32]
 8013f78:	3301      	adds	r3, #1
 8013f7a:	b2da      	uxtb	r2, r3
 8013f7c:	4b07      	ldr	r3, [pc, #28]	@ (8013f9c <LoRaMacConfirmQueueAdd+0x70>)
 8013f7e:	f883 2020 	strb.w	r2, [r3, #32]
    // Update end pointer
    ConfirmQueueCtx.BufferEnd = IncreaseBufferPointer( ConfirmQueueCtx.BufferEnd );
 8013f82:	4b06      	ldr	r3, [pc, #24]	@ (8013f9c <LoRaMacConfirmQueueAdd+0x70>)
 8013f84:	689b      	ldr	r3, [r3, #8]
 8013f86:	4618      	mov	r0, r3
 8013f88:	f7ff ff44 	bl	8013e14 <IncreaseBufferPointer>
 8013f8c:	4603      	mov	r3, r0
 8013f8e:	4a03      	ldr	r2, [pc, #12]	@ (8013f9c <LoRaMacConfirmQueueAdd+0x70>)
 8013f90:	6093      	str	r3, [r2, #8]

    return true;
 8013f92:	2301      	movs	r3, #1
}
 8013f94:	4618      	mov	r0, r3
 8013f96:	3708      	adds	r7, #8
 8013f98:	46bd      	mov	sp, r7
 8013f9a:	bd80      	pop	{r7, pc}
 8013f9c:	20001b34 	.word	0x20001b34

08013fa0 <LoRaMacConfirmQueueRemoveFirst>:

    return true;
}

bool LoRaMacConfirmQueueRemoveFirst( void )
{
 8013fa0:	b580      	push	{r7, lr}
 8013fa2:	af00      	add	r7, sp, #0
    if( IsListEmpty( ConfirmQueueCtx.Nvm.MlmeConfirmQueueCnt ) == true )
 8013fa4:	4b0e      	ldr	r3, [pc, #56]	@ (8013fe0 <LoRaMacConfirmQueueRemoveFirst+0x40>)
 8013fa6:	f893 3020 	ldrb.w	r3, [r3, #32]
 8013faa:	4618      	mov	r0, r3
 8013fac:	f7ff ff4a 	bl	8013e44 <IsListEmpty>
 8013fb0:	4603      	mov	r3, r0
 8013fb2:	2b00      	cmp	r3, #0
 8013fb4:	d001      	beq.n	8013fba <LoRaMacConfirmQueueRemoveFirst+0x1a>
    {
        return false;
 8013fb6:	2300      	movs	r3, #0
 8013fb8:	e010      	b.n	8013fdc <LoRaMacConfirmQueueRemoveFirst+0x3c>
    }

    // Increase counter
    ConfirmQueueCtx.Nvm.MlmeConfirmQueueCnt--;
 8013fba:	4b09      	ldr	r3, [pc, #36]	@ (8013fe0 <LoRaMacConfirmQueueRemoveFirst+0x40>)
 8013fbc:	f893 3020 	ldrb.w	r3, [r3, #32]
 8013fc0:	3b01      	subs	r3, #1
 8013fc2:	b2da      	uxtb	r2, r3
 8013fc4:	4b06      	ldr	r3, [pc, #24]	@ (8013fe0 <LoRaMacConfirmQueueRemoveFirst+0x40>)
 8013fc6:	f883 2020 	strb.w	r2, [r3, #32]
    // Update start pointer
    ConfirmQueueCtx.BufferStart = IncreaseBufferPointer( ConfirmQueueCtx.BufferStart );
 8013fca:	4b05      	ldr	r3, [pc, #20]	@ (8013fe0 <LoRaMacConfirmQueueRemoveFirst+0x40>)
 8013fcc:	685b      	ldr	r3, [r3, #4]
 8013fce:	4618      	mov	r0, r3
 8013fd0:	f7ff ff20 	bl	8013e14 <IncreaseBufferPointer>
 8013fd4:	4603      	mov	r3, r0
 8013fd6:	4a02      	ldr	r2, [pc, #8]	@ (8013fe0 <LoRaMacConfirmQueueRemoveFirst+0x40>)
 8013fd8:	6053      	str	r3, [r2, #4]

    return true;
 8013fda:	2301      	movs	r3, #1
}
 8013fdc:	4618      	mov	r0, r3
 8013fde:	bd80      	pop	{r7, pc}
 8013fe0:	20001b34 	.word	0x20001b34

08013fe4 <LoRaMacConfirmQueueSetStatus>:

void LoRaMacConfirmQueueSetStatus( LoRaMacEventInfoStatus_t status, Mlme_t request )
{
 8013fe4:	b580      	push	{r7, lr}
 8013fe6:	b084      	sub	sp, #16
 8013fe8:	af00      	add	r7, sp, #0
 8013fea:	4603      	mov	r3, r0
 8013fec:	460a      	mov	r2, r1
 8013fee:	71fb      	strb	r3, [r7, #7]
 8013ff0:	4613      	mov	r3, r2
 8013ff2:	71bb      	strb	r3, [r7, #6]
    MlmeConfirmQueue_t* element = NULL;
 8013ff4:	2300      	movs	r3, #0
 8013ff6:	60fb      	str	r3, [r7, #12]

    if( IsListEmpty( ConfirmQueueCtx.Nvm.MlmeConfirmQueueCnt ) == false )
 8013ff8:	4b10      	ldr	r3, [pc, #64]	@ (801403c <LoRaMacConfirmQueueSetStatus+0x58>)
 8013ffa:	f893 3020 	ldrb.w	r3, [r3, #32]
 8013ffe:	4618      	mov	r0, r3
 8014000:	f7ff ff20 	bl	8013e44 <IsListEmpty>
 8014004:	4603      	mov	r3, r0
 8014006:	f083 0301 	eor.w	r3, r3, #1
 801400a:	b2db      	uxtb	r3, r3
 801400c:	2b00      	cmp	r3, #0
 801400e:	d011      	beq.n	8014034 <LoRaMacConfirmQueueSetStatus+0x50>
    {
        element = GetElement( request, ConfirmQueueCtx.BufferStart, ConfirmQueueCtx.BufferEnd );
 8014010:	4b0a      	ldr	r3, [pc, #40]	@ (801403c <LoRaMacConfirmQueueSetStatus+0x58>)
 8014012:	6859      	ldr	r1, [r3, #4]
 8014014:	4b09      	ldr	r3, [pc, #36]	@ (801403c <LoRaMacConfirmQueueSetStatus+0x58>)
 8014016:	689a      	ldr	r2, [r3, #8]
 8014018:	79bb      	ldrb	r3, [r7, #6]
 801401a:	4618      	mov	r0, r3
 801401c:	f7ff ff32 	bl	8013e84 <GetElement>
 8014020:	60f8      	str	r0, [r7, #12]
        if( element != NULL )
 8014022:	68fb      	ldr	r3, [r7, #12]
 8014024:	2b00      	cmp	r3, #0
 8014026:	d005      	beq.n	8014034 <LoRaMacConfirmQueueSetStatus+0x50>
        {
            element->Status = status;
 8014028:	68fb      	ldr	r3, [r7, #12]
 801402a:	79fa      	ldrb	r2, [r7, #7]
 801402c:	705a      	strb	r2, [r3, #1]
            element->ReadyToHandle = true;
 801402e:	68fb      	ldr	r3, [r7, #12]
 8014030:	2201      	movs	r2, #1
 8014032:	709a      	strb	r2, [r3, #2]
        }
    }
}
 8014034:	bf00      	nop
 8014036:	3710      	adds	r7, #16
 8014038:	46bd      	mov	sp, r7
 801403a:	bd80      	pop	{r7, pc}
 801403c:	20001b34 	.word	0x20001b34

08014040 <LoRaMacConfirmQueueGetStatus>:

LoRaMacEventInfoStatus_t LoRaMacConfirmQueueGetStatus( Mlme_t request )
{
 8014040:	b580      	push	{r7, lr}
 8014042:	b084      	sub	sp, #16
 8014044:	af00      	add	r7, sp, #0
 8014046:	4603      	mov	r3, r0
 8014048:	71fb      	strb	r3, [r7, #7]
    MlmeConfirmQueue_t* element = NULL;
 801404a:	2300      	movs	r3, #0
 801404c:	60fb      	str	r3, [r7, #12]

    if( IsListEmpty( ConfirmQueueCtx.Nvm.MlmeConfirmQueueCnt ) == false )
 801404e:	4b10      	ldr	r3, [pc, #64]	@ (8014090 <LoRaMacConfirmQueueGetStatus+0x50>)
 8014050:	f893 3020 	ldrb.w	r3, [r3, #32]
 8014054:	4618      	mov	r0, r3
 8014056:	f7ff fef5 	bl	8013e44 <IsListEmpty>
 801405a:	4603      	mov	r3, r0
 801405c:	f083 0301 	eor.w	r3, r3, #1
 8014060:	b2db      	uxtb	r3, r3
 8014062:	2b00      	cmp	r3, #0
 8014064:	d00e      	beq.n	8014084 <LoRaMacConfirmQueueGetStatus+0x44>
    {
        element = GetElement( request, ConfirmQueueCtx.BufferStart, ConfirmQueueCtx.BufferEnd );
 8014066:	4b0a      	ldr	r3, [pc, #40]	@ (8014090 <LoRaMacConfirmQueueGetStatus+0x50>)
 8014068:	6859      	ldr	r1, [r3, #4]
 801406a:	4b09      	ldr	r3, [pc, #36]	@ (8014090 <LoRaMacConfirmQueueGetStatus+0x50>)
 801406c:	689a      	ldr	r2, [r3, #8]
 801406e:	79fb      	ldrb	r3, [r7, #7]
 8014070:	4618      	mov	r0, r3
 8014072:	f7ff ff07 	bl	8013e84 <GetElement>
 8014076:	60f8      	str	r0, [r7, #12]
        if( element != NULL )
 8014078:	68fb      	ldr	r3, [r7, #12]
 801407a:	2b00      	cmp	r3, #0
 801407c:	d002      	beq.n	8014084 <LoRaMacConfirmQueueGetStatus+0x44>
        {
            return element->Status;
 801407e:	68fb      	ldr	r3, [r7, #12]
 8014080:	785b      	ldrb	r3, [r3, #1]
 8014082:	e000      	b.n	8014086 <LoRaMacConfirmQueueGetStatus+0x46>
        }
    }
    return LORAMAC_EVENT_INFO_STATUS_ERROR;
 8014084:	2301      	movs	r3, #1
}
 8014086:	4618      	mov	r0, r3
 8014088:	3710      	adds	r7, #16
 801408a:	46bd      	mov	sp, r7
 801408c:	bd80      	pop	{r7, pc}
 801408e:	bf00      	nop
 8014090:	20001b34 	.word	0x20001b34

08014094 <LoRaMacConfirmQueueSetStatusCmn>:

void LoRaMacConfirmQueueSetStatusCmn( LoRaMacEventInfoStatus_t status )
{
 8014094:	b580      	push	{r7, lr}
 8014096:	b084      	sub	sp, #16
 8014098:	af00      	add	r7, sp, #0
 801409a:	4603      	mov	r3, r0
 801409c:	71fb      	strb	r3, [r7, #7]
    MlmeConfirmQueue_t* element = ConfirmQueueCtx.BufferStart;
 801409e:	4b16      	ldr	r3, [pc, #88]	@ (80140f8 <LoRaMacConfirmQueueSetStatusCmn+0x64>)
 80140a0:	685b      	ldr	r3, [r3, #4]
 80140a2:	60fb      	str	r3, [r7, #12]

    ConfirmQueueCtx.Nvm.CommonStatus = status;
 80140a4:	4a14      	ldr	r2, [pc, #80]	@ (80140f8 <LoRaMacConfirmQueueSetStatusCmn+0x64>)
 80140a6:	79fb      	ldrb	r3, [r7, #7]
 80140a8:	f882 3021 	strb.w	r3, [r2, #33]	@ 0x21

    if( IsListEmpty( ConfirmQueueCtx.Nvm.MlmeConfirmQueueCnt ) == false )
 80140ac:	4b12      	ldr	r3, [pc, #72]	@ (80140f8 <LoRaMacConfirmQueueSetStatusCmn+0x64>)
 80140ae:	f893 3020 	ldrb.w	r3, [r3, #32]
 80140b2:	4618      	mov	r0, r3
 80140b4:	f7ff fec6 	bl	8013e44 <IsListEmpty>
 80140b8:	4603      	mov	r3, r0
 80140ba:	f083 0301 	eor.w	r3, r3, #1
 80140be:	b2db      	uxtb	r3, r3
 80140c0:	2b00      	cmp	r3, #0
 80140c2:	d015      	beq.n	80140f0 <LoRaMacConfirmQueueSetStatusCmn+0x5c>
    {
        do
        {
            element->Status = status;
 80140c4:	68fb      	ldr	r3, [r7, #12]
 80140c6:	79fa      	ldrb	r2, [r7, #7]
 80140c8:	705a      	strb	r2, [r3, #1]
            // Set the status if it is allowed to set it with a call to
            // LoRaMacConfirmQueueSetStatusCmn.
            if( element->RestrictCommonReadyToHandle == false )
 80140ca:	68fb      	ldr	r3, [r7, #12]
 80140cc:	78db      	ldrb	r3, [r3, #3]
 80140ce:	f083 0301 	eor.w	r3, r3, #1
 80140d2:	b2db      	uxtb	r3, r3
 80140d4:	2b00      	cmp	r3, #0
 80140d6:	d002      	beq.n	80140de <LoRaMacConfirmQueueSetStatusCmn+0x4a>
            {
                element->ReadyToHandle = true;
 80140d8:	68fb      	ldr	r3, [r7, #12]
 80140da:	2201      	movs	r2, #1
 80140dc:	709a      	strb	r2, [r3, #2]
            }
            element = IncreaseBufferPointer( element );
 80140de:	68f8      	ldr	r0, [r7, #12]
 80140e0:	f7ff fe98 	bl	8013e14 <IncreaseBufferPointer>
 80140e4:	60f8      	str	r0, [r7, #12]
        }while( element != ConfirmQueueCtx.BufferEnd );
 80140e6:	4b04      	ldr	r3, [pc, #16]	@ (80140f8 <LoRaMacConfirmQueueSetStatusCmn+0x64>)
 80140e8:	689b      	ldr	r3, [r3, #8]
 80140ea:	68fa      	ldr	r2, [r7, #12]
 80140ec:	429a      	cmp	r2, r3
 80140ee:	d1e9      	bne.n	80140c4 <LoRaMacConfirmQueueSetStatusCmn+0x30>
    }
}
 80140f0:	bf00      	nop
 80140f2:	3710      	adds	r7, #16
 80140f4:	46bd      	mov	sp, r7
 80140f6:	bd80      	pop	{r7, pc}
 80140f8:	20001b34 	.word	0x20001b34

080140fc <LoRaMacConfirmQueueIsCmdActive>:
{
    return ConfirmQueueCtx.Nvm.CommonStatus;
}

bool LoRaMacConfirmQueueIsCmdActive( Mlme_t request )
{
 80140fc:	b580      	push	{r7, lr}
 80140fe:	b082      	sub	sp, #8
 8014100:	af00      	add	r7, sp, #0
 8014102:	4603      	mov	r3, r0
 8014104:	71fb      	strb	r3, [r7, #7]
    if( GetElement( request, ConfirmQueueCtx.BufferStart, ConfirmQueueCtx.BufferEnd ) != NULL )
 8014106:	4b09      	ldr	r3, [pc, #36]	@ (801412c <LoRaMacConfirmQueueIsCmdActive+0x30>)
 8014108:	6859      	ldr	r1, [r3, #4]
 801410a:	4b08      	ldr	r3, [pc, #32]	@ (801412c <LoRaMacConfirmQueueIsCmdActive+0x30>)
 801410c:	689a      	ldr	r2, [r3, #8]
 801410e:	79fb      	ldrb	r3, [r7, #7]
 8014110:	4618      	mov	r0, r3
 8014112:	f7ff feb7 	bl	8013e84 <GetElement>
 8014116:	4603      	mov	r3, r0
 8014118:	2b00      	cmp	r3, #0
 801411a:	d001      	beq.n	8014120 <LoRaMacConfirmQueueIsCmdActive+0x24>
    {
        return true;
 801411c:	2301      	movs	r3, #1
 801411e:	e000      	b.n	8014122 <LoRaMacConfirmQueueIsCmdActive+0x26>
    }
    return false;
 8014120:	2300      	movs	r3, #0
}
 8014122:	4618      	mov	r0, r3
 8014124:	3708      	adds	r7, #8
 8014126:	46bd      	mov	sp, r7
 8014128:	bd80      	pop	{r7, pc}
 801412a:	bf00      	nop
 801412c:	20001b34 	.word	0x20001b34

08014130 <LoRaMacConfirmQueueHandleCb>:

void LoRaMacConfirmQueueHandleCb( MlmeConfirm_t* mlmeConfirm )
{
 8014130:	b580      	push	{r7, lr}
 8014132:	b084      	sub	sp, #16
 8014134:	af00      	add	r7, sp, #0
 8014136:	6078      	str	r0, [r7, #4]
    uint8_t nbElements = ConfirmQueueCtx.Nvm.MlmeConfirmQueueCnt;
 8014138:	4b25      	ldr	r3, [pc, #148]	@ (80141d0 <LoRaMacConfirmQueueHandleCb+0xa0>)
 801413a:	f893 3020 	ldrb.w	r3, [r3, #32]
 801413e:	73bb      	strb	r3, [r7, #14]
    bool readyToHandle = false;
 8014140:	2300      	movs	r3, #0
 8014142:	737b      	strb	r3, [r7, #13]
    MlmeConfirmQueue_t mlmeConfirmToStore;

    memset1( ( uint8_t* ) &mlmeConfirmToStore, 0, sizeof( MlmeConfirmQueue_t ) );
 8014144:	f107 0308 	add.w	r3, r7, #8
 8014148:	2204      	movs	r2, #4
 801414a:	2100      	movs	r1, #0
 801414c:	4618      	mov	r0, r3
 801414e:	f003 fca3 	bl	8017a98 <memset1>

    for( uint8_t i = 0; i < nbElements; i++ )
 8014152:	2300      	movs	r3, #0
 8014154:	73fb      	strb	r3, [r7, #15]
 8014156:	e032      	b.n	80141be <LoRaMacConfirmQueueHandleCb+0x8e>
    {
        mlmeConfirm->MlmeRequest = ConfirmQueueCtx.BufferStart->Request;
 8014158:	4b1d      	ldr	r3, [pc, #116]	@ (80141d0 <LoRaMacConfirmQueueHandleCb+0xa0>)
 801415a:	685b      	ldr	r3, [r3, #4]
 801415c:	781a      	ldrb	r2, [r3, #0]
 801415e:	687b      	ldr	r3, [r7, #4]
 8014160:	701a      	strb	r2, [r3, #0]
        mlmeConfirm->Status = ConfirmQueueCtx.BufferStart->Status;
 8014162:	4b1b      	ldr	r3, [pc, #108]	@ (80141d0 <LoRaMacConfirmQueueHandleCb+0xa0>)
 8014164:	685b      	ldr	r3, [r3, #4]
 8014166:	785a      	ldrb	r2, [r3, #1]
 8014168:	687b      	ldr	r3, [r7, #4]
 801416a:	705a      	strb	r2, [r3, #1]
        readyToHandle = ConfirmQueueCtx.BufferStart->ReadyToHandle;
 801416c:	4b18      	ldr	r3, [pc, #96]	@ (80141d0 <LoRaMacConfirmQueueHandleCb+0xa0>)
 801416e:	685b      	ldr	r3, [r3, #4]
 8014170:	789b      	ldrb	r3, [r3, #2]
 8014172:	737b      	strb	r3, [r7, #13]

        if( readyToHandle == true )
 8014174:	7b7b      	ldrb	r3, [r7, #13]
 8014176:	2b00      	cmp	r3, #0
 8014178:	d005      	beq.n	8014186 <LoRaMacConfirmQueueHandleCb+0x56>
        {
            ConfirmQueueCtx.Primitives->MacMlmeConfirm( mlmeConfirm );
 801417a:	4b15      	ldr	r3, [pc, #84]	@ (80141d0 <LoRaMacConfirmQueueHandleCb+0xa0>)
 801417c:	681b      	ldr	r3, [r3, #0]
 801417e:	689b      	ldr	r3, [r3, #8]
 8014180:	6878      	ldr	r0, [r7, #4]
 8014182:	4798      	blx	r3
 8014184:	e00b      	b.n	801419e <LoRaMacConfirmQueueHandleCb+0x6e>
        }
        else
        {
            // The request is not processed yet. Store the state.
            mlmeConfirmToStore.Request = ConfirmQueueCtx.BufferStart->Request;
 8014186:	4b12      	ldr	r3, [pc, #72]	@ (80141d0 <LoRaMacConfirmQueueHandleCb+0xa0>)
 8014188:	685b      	ldr	r3, [r3, #4]
 801418a:	781b      	ldrb	r3, [r3, #0]
 801418c:	723b      	strb	r3, [r7, #8]
            mlmeConfirmToStore.Status = ConfirmQueueCtx.BufferStart->Status;
 801418e:	4b10      	ldr	r3, [pc, #64]	@ (80141d0 <LoRaMacConfirmQueueHandleCb+0xa0>)
 8014190:	685b      	ldr	r3, [r3, #4]
 8014192:	785b      	ldrb	r3, [r3, #1]
 8014194:	727b      	strb	r3, [r7, #9]
            mlmeConfirmToStore.RestrictCommonReadyToHandle = ConfirmQueueCtx.BufferStart->RestrictCommonReadyToHandle;
 8014196:	4b0e      	ldr	r3, [pc, #56]	@ (80141d0 <LoRaMacConfirmQueueHandleCb+0xa0>)
 8014198:	685b      	ldr	r3, [r3, #4]
 801419a:	78db      	ldrb	r3, [r3, #3]
 801419c:	72fb      	strb	r3, [r7, #11]
        }

        // Increase the pointer afterwards to prevent overwrites
        LoRaMacConfirmQueueRemoveFirst( );
 801419e:	f7ff feff 	bl	8013fa0 <LoRaMacConfirmQueueRemoveFirst>

        if( readyToHandle == false )
 80141a2:	7b7b      	ldrb	r3, [r7, #13]
 80141a4:	f083 0301 	eor.w	r3, r3, #1
 80141a8:	b2db      	uxtb	r3, r3
 80141aa:	2b00      	cmp	r3, #0
 80141ac:	d004      	beq.n	80141b8 <LoRaMacConfirmQueueHandleCb+0x88>
        {
            // Add a request which has not been finished again to the queue
            LoRaMacConfirmQueueAdd( &mlmeConfirmToStore );
 80141ae:	f107 0308 	add.w	r3, r7, #8
 80141b2:	4618      	mov	r0, r3
 80141b4:	f7ff feba 	bl	8013f2c <LoRaMacConfirmQueueAdd>
    for( uint8_t i = 0; i < nbElements; i++ )
 80141b8:	7bfb      	ldrb	r3, [r7, #15]
 80141ba:	3301      	adds	r3, #1
 80141bc:	73fb      	strb	r3, [r7, #15]
 80141be:	7bfa      	ldrb	r2, [r7, #15]
 80141c0:	7bbb      	ldrb	r3, [r7, #14]
 80141c2:	429a      	cmp	r2, r3
 80141c4:	d3c8      	bcc.n	8014158 <LoRaMacConfirmQueueHandleCb+0x28>
        }
    }
}
 80141c6:	bf00      	nop
 80141c8:	bf00      	nop
 80141ca:	3710      	adds	r7, #16
 80141cc:	46bd      	mov	sp, r7
 80141ce:	bd80      	pop	{r7, pc}
 80141d0:	20001b34 	.word	0x20001b34

080141d4 <LoRaMacConfirmQueueGetCnt>:

uint8_t LoRaMacConfirmQueueGetCnt( void )
{
 80141d4:	b480      	push	{r7}
 80141d6:	af00      	add	r7, sp, #0
    return ConfirmQueueCtx.Nvm.MlmeConfirmQueueCnt;
 80141d8:	4b03      	ldr	r3, [pc, #12]	@ (80141e8 <LoRaMacConfirmQueueGetCnt+0x14>)
 80141da:	f893 3020 	ldrb.w	r3, [r3, #32]
}
 80141de:	4618      	mov	r0, r3
 80141e0:	46bd      	mov	sp, r7
 80141e2:	bc80      	pop	{r7}
 80141e4:	4770      	bx	lr
 80141e6:	bf00      	nop
 80141e8:	20001b34 	.word	0x20001b34

080141ec <LoRaMacConfirmQueueIsFull>:

bool LoRaMacConfirmQueueIsFull( void )
{
 80141ec:	b580      	push	{r7, lr}
 80141ee:	af00      	add	r7, sp, #0
    if( IsListFull( ConfirmQueueCtx.Nvm.MlmeConfirmQueueCnt ) == true )
 80141f0:	4b06      	ldr	r3, [pc, #24]	@ (801420c <LoRaMacConfirmQueueIsFull+0x20>)
 80141f2:	f893 3020 	ldrb.w	r3, [r3, #32]
 80141f6:	4618      	mov	r0, r3
 80141f8:	f7ff fe34 	bl	8013e64 <IsListFull>
 80141fc:	4603      	mov	r3, r0
 80141fe:	2b00      	cmp	r3, #0
 8014200:	d001      	beq.n	8014206 <LoRaMacConfirmQueueIsFull+0x1a>
    {
        return true;
 8014202:	2301      	movs	r3, #1
 8014204:	e000      	b.n	8014208 <LoRaMacConfirmQueueIsFull+0x1c>
    }
    else
    {
        return false;
 8014206:	2300      	movs	r3, #0
    }
}
 8014208:	4618      	mov	r0, r3
 801420a:	bd80      	pop	{r7, pc}
 801420c:	20001b34 	.word	0x20001b34

08014210 <PayloadEncrypt>:
 * \param [in] size             - Size of data
 * \param [in,out] buffer       - Data buffer
 * \retval                      - Status of the operation
 */
static LoRaMacCryptoStatus_t PayloadEncrypt( uint8_t* buffer, int16_t size, KeyIdentifier_t keyID, uint32_t address, uint8_t dir, uint32_t frameCounter )
{
 8014210:	b580      	push	{r7, lr}
 8014212:	b08e      	sub	sp, #56	@ 0x38
 8014214:	af00      	add	r7, sp, #0
 8014216:	60f8      	str	r0, [r7, #12]
 8014218:	607b      	str	r3, [r7, #4]
 801421a:	460b      	mov	r3, r1
 801421c:	817b      	strh	r3, [r7, #10]
 801421e:	4613      	mov	r3, r2
 8014220:	727b      	strb	r3, [r7, #9]
    if( buffer == 0 )
 8014222:	68fb      	ldr	r3, [r7, #12]
 8014224:	2b00      	cmp	r3, #0
 8014226:	d101      	bne.n	801422c <PayloadEncrypt+0x1c>
    {
        return LORAMAC_CRYPTO_ERROR_NPE;
 8014228:	2309      	movs	r3, #9
 801422a:	e084      	b.n	8014336 <PayloadEncrypt+0x126>
    }

    uint8_t bufferIndex = 0;
 801422c:	2300      	movs	r3, #0
 801422e:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
    uint16_t ctr = 1;
 8014232:	2301      	movs	r3, #1
 8014234:	86bb      	strh	r3, [r7, #52]	@ 0x34
    uint8_t sBlock[16] = { 0 };
 8014236:	f107 0320 	add.w	r3, r7, #32
 801423a:	2200      	movs	r2, #0
 801423c:	601a      	str	r2, [r3, #0]
 801423e:	605a      	str	r2, [r3, #4]
 8014240:	609a      	str	r2, [r3, #8]
 8014242:	60da      	str	r2, [r3, #12]
    uint8_t aBlock[16] = { 0 };
 8014244:	f107 0310 	add.w	r3, r7, #16
 8014248:	2200      	movs	r2, #0
 801424a:	601a      	str	r2, [r3, #0]
 801424c:	605a      	str	r2, [r3, #4]
 801424e:	609a      	str	r2, [r3, #8]
 8014250:	60da      	str	r2, [r3, #12]

    aBlock[0] = 0x01;
 8014252:	2301      	movs	r3, #1
 8014254:	743b      	strb	r3, [r7, #16]

    aBlock[5] = dir;
 8014256:	f897 3040 	ldrb.w	r3, [r7, #64]	@ 0x40
 801425a:	757b      	strb	r3, [r7, #21]

    aBlock[6] = address & 0xFF;
 801425c:	687b      	ldr	r3, [r7, #4]
 801425e:	b2db      	uxtb	r3, r3
 8014260:	75bb      	strb	r3, [r7, #22]
    aBlock[7] = ( address >> 8 ) & 0xFF;
 8014262:	687b      	ldr	r3, [r7, #4]
 8014264:	0a1b      	lsrs	r3, r3, #8
 8014266:	b2db      	uxtb	r3, r3
 8014268:	75fb      	strb	r3, [r7, #23]
    aBlock[8] = ( address >> 16 ) & 0xFF;
 801426a:	687b      	ldr	r3, [r7, #4]
 801426c:	0c1b      	lsrs	r3, r3, #16
 801426e:	b2db      	uxtb	r3, r3
 8014270:	763b      	strb	r3, [r7, #24]
    aBlock[9] = ( address >> 24 ) & 0xFF;
 8014272:	687b      	ldr	r3, [r7, #4]
 8014274:	0e1b      	lsrs	r3, r3, #24
 8014276:	b2db      	uxtb	r3, r3
 8014278:	767b      	strb	r3, [r7, #25]

    aBlock[10] = frameCounter & 0xFF;
 801427a:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 801427c:	b2db      	uxtb	r3, r3
 801427e:	76bb      	strb	r3, [r7, #26]
    aBlock[11] = ( frameCounter >> 8 ) & 0xFF;
 8014280:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8014282:	0a1b      	lsrs	r3, r3, #8
 8014284:	b2db      	uxtb	r3, r3
 8014286:	76fb      	strb	r3, [r7, #27]
    aBlock[12] = ( frameCounter >> 16 ) & 0xFF;
 8014288:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 801428a:	0c1b      	lsrs	r3, r3, #16
 801428c:	b2db      	uxtb	r3, r3
 801428e:	773b      	strb	r3, [r7, #28]
    aBlock[13] = ( frameCounter >> 24 ) & 0xFF;
 8014290:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8014292:	0e1b      	lsrs	r3, r3, #24
 8014294:	b2db      	uxtb	r3, r3
 8014296:	777b      	strb	r3, [r7, #29]

    while( size > 0 )
 8014298:	e048      	b.n	801432c <PayloadEncrypt+0x11c>
    {
        aBlock[15] = ctr & 0xFF;
 801429a:	8ebb      	ldrh	r3, [r7, #52]	@ 0x34
 801429c:	b2db      	uxtb	r3, r3
 801429e:	77fb      	strb	r3, [r7, #31]
        ctr++;
 80142a0:	8ebb      	ldrh	r3, [r7, #52]	@ 0x34
 80142a2:	3301      	adds	r3, #1
 80142a4:	86bb      	strh	r3, [r7, #52]	@ 0x34
        if( SecureElementAesEncrypt( aBlock, 16, keyID, sBlock ) != SECURE_ELEMENT_SUCCESS )
 80142a6:	f107 0320 	add.w	r3, r7, #32
 80142aa:	7a7a      	ldrb	r2, [r7, #9]
 80142ac:	f107 0010 	add.w	r0, r7, #16
 80142b0:	2110      	movs	r1, #16
 80142b2:	f7f8 f9df 	bl	800c674 <SecureElementAesEncrypt>
 80142b6:	4603      	mov	r3, r0
 80142b8:	2b00      	cmp	r3, #0
 80142ba:	d001      	beq.n	80142c0 <PayloadEncrypt+0xb0>
        {
            return LORAMAC_CRYPTO_ERROR_SECURE_ELEMENT_FUNC;
 80142bc:	230e      	movs	r3, #14
 80142be:	e03a      	b.n	8014336 <PayloadEncrypt+0x126>
        }

        for( uint8_t i = 0; i < ( ( size > 16 ) ? 16 : size ); i++ )
 80142c0:	2300      	movs	r3, #0
 80142c2:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
 80142c6:	e01e      	b.n	8014306 <PayloadEncrypt+0xf6>
        {
            buffer[bufferIndex + i] = buffer[bufferIndex + i] ^ sBlock[i];
 80142c8:	f897 2037 	ldrb.w	r2, [r7, #55]	@ 0x37
 80142cc:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 80142d0:	4413      	add	r3, r2
 80142d2:	461a      	mov	r2, r3
 80142d4:	68fb      	ldr	r3, [r7, #12]
 80142d6:	4413      	add	r3, r2
 80142d8:	7819      	ldrb	r1, [r3, #0]
 80142da:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 80142de:	3338      	adds	r3, #56	@ 0x38
 80142e0:	443b      	add	r3, r7
 80142e2:	f813 2c18 	ldrb.w	r2, [r3, #-24]
 80142e6:	f897 0037 	ldrb.w	r0, [r7, #55]	@ 0x37
 80142ea:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 80142ee:	4403      	add	r3, r0
 80142f0:	4618      	mov	r0, r3
 80142f2:	68fb      	ldr	r3, [r7, #12]
 80142f4:	4403      	add	r3, r0
 80142f6:	404a      	eors	r2, r1
 80142f8:	b2d2      	uxtb	r2, r2
 80142fa:	701a      	strb	r2, [r3, #0]
        for( uint8_t i = 0; i < ( ( size > 16 ) ? 16 : size ); i++ )
 80142fc:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 8014300:	3301      	adds	r3, #1
 8014302:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
 8014306:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 801430a:	f9b7 200a 	ldrsh.w	r2, [r7, #10]
 801430e:	2a10      	cmp	r2, #16
 8014310:	bfa8      	it	ge
 8014312:	2210      	movge	r2, #16
 8014314:	b212      	sxth	r2, r2
 8014316:	4293      	cmp	r3, r2
 8014318:	dbd6      	blt.n	80142c8 <PayloadEncrypt+0xb8>
        }
        size -= 16;
 801431a:	897b      	ldrh	r3, [r7, #10]
 801431c:	3b10      	subs	r3, #16
 801431e:	b29b      	uxth	r3, r3
 8014320:	817b      	strh	r3, [r7, #10]
        bufferIndex += 16;
 8014322:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 8014326:	3310      	adds	r3, #16
 8014328:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
    while( size > 0 )
 801432c:	f9b7 300a 	ldrsh.w	r3, [r7, #10]
 8014330:	2b00      	cmp	r3, #0
 8014332:	dcb2      	bgt.n	801429a <PayloadEncrypt+0x8a>
    }

    return LORAMAC_CRYPTO_SUCCESS;
 8014334:	2300      	movs	r3, #0
}
 8014336:	4618      	mov	r0, r3
 8014338:	3738      	adds	r7, #56	@ 0x38
 801433a:	46bd      	mov	sp, r7
 801433c:	bd80      	pop	{r7, pc}

0801433e <PrepareB0>:
 * \param [in] fCnt           - Frame counter
 * \param [in,out] b0         - B0 block
 * \retval                    - Status of the operation
 */
static LoRaMacCryptoStatus_t PrepareB0( uint16_t msgLen, KeyIdentifier_t keyID, bool isAck, uint8_t dir, uint32_t devAddr, uint32_t fCnt, uint8_t* b0 )
{
 801433e:	b490      	push	{r4, r7}
 8014340:	b082      	sub	sp, #8
 8014342:	af00      	add	r7, sp, #0
 8014344:	4604      	mov	r4, r0
 8014346:	4608      	mov	r0, r1
 8014348:	4611      	mov	r1, r2
 801434a:	461a      	mov	r2, r3
 801434c:	4623      	mov	r3, r4
 801434e:	80fb      	strh	r3, [r7, #6]
 8014350:	4603      	mov	r3, r0
 8014352:	717b      	strb	r3, [r7, #5]
 8014354:	460b      	mov	r3, r1
 8014356:	713b      	strb	r3, [r7, #4]
 8014358:	4613      	mov	r3, r2
 801435a:	70fb      	strb	r3, [r7, #3]
    if( b0 == 0 )
 801435c:	69bb      	ldr	r3, [r7, #24]
 801435e:	2b00      	cmp	r3, #0
 8014360:	d101      	bne.n	8014366 <PrepareB0+0x28>
    {
        return LORAMAC_CRYPTO_ERROR_NPE;
 8014362:	2309      	movs	r3, #9
 8014364:	e04e      	b.n	8014404 <PrepareB0+0xc6>
    }

    b0[0] = 0x49;
 8014366:	69bb      	ldr	r3, [r7, #24]
 8014368:	2249      	movs	r2, #73	@ 0x49
 801436a:	701a      	strb	r2, [r3, #0]
        b0[2] = ( confFCnt >> 8 ) & 0xFF;
    }
    else
#endif /* LORAMAC_VERSION */
    {
        b0[1] = 0x00;
 801436c:	69bb      	ldr	r3, [r7, #24]
 801436e:	3301      	adds	r3, #1
 8014370:	2200      	movs	r2, #0
 8014372:	701a      	strb	r2, [r3, #0]
        b0[2] = 0x00;
 8014374:	69bb      	ldr	r3, [r7, #24]
 8014376:	3302      	adds	r3, #2
 8014378:	2200      	movs	r2, #0
 801437a:	701a      	strb	r2, [r3, #0]
    }

    b0[3] = 0x00;
 801437c:	69bb      	ldr	r3, [r7, #24]
 801437e:	3303      	adds	r3, #3
 8014380:	2200      	movs	r2, #0
 8014382:	701a      	strb	r2, [r3, #0]
    b0[4] = 0x00;
 8014384:	69bb      	ldr	r3, [r7, #24]
 8014386:	3304      	adds	r3, #4
 8014388:	2200      	movs	r2, #0
 801438a:	701a      	strb	r2, [r3, #0]

    b0[5] = dir;
 801438c:	69bb      	ldr	r3, [r7, #24]
 801438e:	3305      	adds	r3, #5
 8014390:	78fa      	ldrb	r2, [r7, #3]
 8014392:	701a      	strb	r2, [r3, #0]

    b0[6] = devAddr & 0xFF;
 8014394:	69bb      	ldr	r3, [r7, #24]
 8014396:	3306      	adds	r3, #6
 8014398:	693a      	ldr	r2, [r7, #16]
 801439a:	b2d2      	uxtb	r2, r2
 801439c:	701a      	strb	r2, [r3, #0]
    b0[7] = ( devAddr >> 8 ) & 0xFF;
 801439e:	693b      	ldr	r3, [r7, #16]
 80143a0:	0a1a      	lsrs	r2, r3, #8
 80143a2:	69bb      	ldr	r3, [r7, #24]
 80143a4:	3307      	adds	r3, #7
 80143a6:	b2d2      	uxtb	r2, r2
 80143a8:	701a      	strb	r2, [r3, #0]
    b0[8] = ( devAddr >> 16 ) & 0xFF;
 80143aa:	693b      	ldr	r3, [r7, #16]
 80143ac:	0c1a      	lsrs	r2, r3, #16
 80143ae:	69bb      	ldr	r3, [r7, #24]
 80143b0:	3308      	adds	r3, #8
 80143b2:	b2d2      	uxtb	r2, r2
 80143b4:	701a      	strb	r2, [r3, #0]
    b0[9] = ( devAddr >> 24 ) & 0xFF;
 80143b6:	693b      	ldr	r3, [r7, #16]
 80143b8:	0e1a      	lsrs	r2, r3, #24
 80143ba:	69bb      	ldr	r3, [r7, #24]
 80143bc:	3309      	adds	r3, #9
 80143be:	b2d2      	uxtb	r2, r2
 80143c0:	701a      	strb	r2, [r3, #0]

    b0[10] = fCnt & 0xFF;
 80143c2:	69bb      	ldr	r3, [r7, #24]
 80143c4:	330a      	adds	r3, #10
 80143c6:	697a      	ldr	r2, [r7, #20]
 80143c8:	b2d2      	uxtb	r2, r2
 80143ca:	701a      	strb	r2, [r3, #0]
    b0[11] = ( fCnt >> 8 ) & 0xFF;
 80143cc:	697b      	ldr	r3, [r7, #20]
 80143ce:	0a1a      	lsrs	r2, r3, #8
 80143d0:	69bb      	ldr	r3, [r7, #24]
 80143d2:	330b      	adds	r3, #11
 80143d4:	b2d2      	uxtb	r2, r2
 80143d6:	701a      	strb	r2, [r3, #0]
    b0[12] = ( fCnt >> 16 ) & 0xFF;
 80143d8:	697b      	ldr	r3, [r7, #20]
 80143da:	0c1a      	lsrs	r2, r3, #16
 80143dc:	69bb      	ldr	r3, [r7, #24]
 80143de:	330c      	adds	r3, #12
 80143e0:	b2d2      	uxtb	r2, r2
 80143e2:	701a      	strb	r2, [r3, #0]
    b0[13] = ( fCnt >> 24 ) & 0xFF;
 80143e4:	697b      	ldr	r3, [r7, #20]
 80143e6:	0e1a      	lsrs	r2, r3, #24
 80143e8:	69bb      	ldr	r3, [r7, #24]
 80143ea:	330d      	adds	r3, #13
 80143ec:	b2d2      	uxtb	r2, r2
 80143ee:	701a      	strb	r2, [r3, #0]

    b0[14] = 0x00;
 80143f0:	69bb      	ldr	r3, [r7, #24]
 80143f2:	330e      	adds	r3, #14
 80143f4:	2200      	movs	r2, #0
 80143f6:	701a      	strb	r2, [r3, #0]

    b0[15] = msgLen & 0xFF;
 80143f8:	69bb      	ldr	r3, [r7, #24]
 80143fa:	330f      	adds	r3, #15
 80143fc:	88fa      	ldrh	r2, [r7, #6]
 80143fe:	b2d2      	uxtb	r2, r2
 8014400:	701a      	strb	r2, [r3, #0]

    return LORAMAC_CRYPTO_SUCCESS;
 8014402:	2300      	movs	r3, #0
}
 8014404:	4618      	mov	r0, r3
 8014406:	3708      	adds	r7, #8
 8014408:	46bd      	mov	sp, r7
 801440a:	bc90      	pop	{r4, r7}
 801440c:	4770      	bx	lr

0801440e <ComputeCmacB0>:
 * \param [in] fCnt           - Frame counter
 * \param [out] cmac          - Computed cmac
 * \retval                    - Status of the operation
 */
static LoRaMacCryptoStatus_t ComputeCmacB0( uint8_t* msg, uint16_t len, KeyIdentifier_t keyID, bool isAck, uint8_t dir, uint32_t devAddr, uint32_t fCnt, uint32_t* cmac )
{
 801440e:	b590      	push	{r4, r7, lr}
 8014410:	b08b      	sub	sp, #44	@ 0x2c
 8014412:	af04      	add	r7, sp, #16
 8014414:	6078      	str	r0, [r7, #4]
 8014416:	4608      	mov	r0, r1
 8014418:	4611      	mov	r1, r2
 801441a:	461a      	mov	r2, r3
 801441c:	4603      	mov	r3, r0
 801441e:	807b      	strh	r3, [r7, #2]
 8014420:	460b      	mov	r3, r1
 8014422:	707b      	strb	r3, [r7, #1]
 8014424:	4613      	mov	r3, r2
 8014426:	703b      	strb	r3, [r7, #0]
    if( ( msg == 0 ) || ( cmac == 0 ) )
 8014428:	687b      	ldr	r3, [r7, #4]
 801442a:	2b00      	cmp	r3, #0
 801442c:	d002      	beq.n	8014434 <ComputeCmacB0+0x26>
 801442e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8014430:	2b00      	cmp	r3, #0
 8014432:	d101      	bne.n	8014438 <ComputeCmacB0+0x2a>
    {
        return LORAMAC_CRYPTO_ERROR_NPE;
 8014434:	2309      	movs	r3, #9
 8014436:	e024      	b.n	8014482 <ComputeCmacB0+0x74>
    }
    if( len > CRYPTO_MAXMESSAGE_SIZE )
 8014438:	887b      	ldrh	r3, [r7, #2]
 801443a:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 801443e:	d901      	bls.n	8014444 <ComputeCmacB0+0x36>
    {
        return LORAMAC_CRYPTO_ERROR_BUF_SIZE;
 8014440:	230d      	movs	r3, #13
 8014442:	e01e      	b.n	8014482 <ComputeCmacB0+0x74>
    }

    uint8_t micBuff[MIC_BLOCK_BX_SIZE] ALIGN(4);

    // Initialize the first Block
    PrepareB0( len, keyID, isAck, dir, devAddr, fCnt, micBuff );
 8014444:	f897 4028 	ldrb.w	r4, [r7, #40]	@ 0x28
 8014448:	783a      	ldrb	r2, [r7, #0]
 801444a:	7879      	ldrb	r1, [r7, #1]
 801444c:	8878      	ldrh	r0, [r7, #2]
 801444e:	f107 0308 	add.w	r3, r7, #8
 8014452:	9302      	str	r3, [sp, #8]
 8014454:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8014456:	9301      	str	r3, [sp, #4]
 8014458:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801445a:	9300      	str	r3, [sp, #0]
 801445c:	4623      	mov	r3, r4
 801445e:	f7ff ff6e 	bl	801433e <PrepareB0>

    if( SecureElementComputeAesCmac( micBuff, msg, len, keyID, cmac ) != SECURE_ELEMENT_SUCCESS )
 8014462:	887a      	ldrh	r2, [r7, #2]
 8014464:	7879      	ldrb	r1, [r7, #1]
 8014466:	f107 0008 	add.w	r0, r7, #8
 801446a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 801446c:	9300      	str	r3, [sp, #0]
 801446e:	460b      	mov	r3, r1
 8014470:	6879      	ldr	r1, [r7, #4]
 8014472:	f7f8 f8b9 	bl	800c5e8 <SecureElementComputeAesCmac>
 8014476:	4603      	mov	r3, r0
 8014478:	2b00      	cmp	r3, #0
 801447a:	d001      	beq.n	8014480 <ComputeCmacB0+0x72>
    {
        return LORAMAC_CRYPTO_ERROR_SECURE_ELEMENT_FUNC;
 801447c:	230e      	movs	r3, #14
 801447e:	e000      	b.n	8014482 <ComputeCmacB0+0x74>
    }
    return LORAMAC_CRYPTO_SUCCESS;
 8014480:	2300      	movs	r3, #0
}
 8014482:	4618      	mov	r0, r3
 8014484:	371c      	adds	r7, #28
 8014486:	46bd      	mov	sp, r7
 8014488:	bd90      	pop	{r4, r7, pc}

0801448a <VerifyCmacB0>:
 * \param [in] fCnt           - Frame counter
 * \param [in] expectedCmac   - Expected cmac
 * \retval                    - Status of the operation
 */
static LoRaMacCryptoStatus_t VerifyCmacB0( uint8_t* msg, uint16_t len, KeyIdentifier_t keyID, bool isAck, uint8_t dir, uint32_t devAddr, uint32_t fCnt, uint32_t expectedCmac )
{
 801448a:	b590      	push	{r4, r7, lr}
 801448c:	b0cd      	sub	sp, #308	@ 0x134
 801448e:	af04      	add	r7, sp, #16
 8014490:	f507 7490 	add.w	r4, r7, #288	@ 0x120
 8014494:	f5a4 748e 	sub.w	r4, r4, #284	@ 0x11c
 8014498:	6020      	str	r0, [r4, #0]
 801449a:	460c      	mov	r4, r1
 801449c:	4610      	mov	r0, r2
 801449e:	4619      	mov	r1, r3
 80144a0:	f507 7390 	add.w	r3, r7, #288	@ 0x120
 80144a4:	f5a3 738f 	sub.w	r3, r3, #286	@ 0x11e
 80144a8:	4622      	mov	r2, r4
 80144aa:	801a      	strh	r2, [r3, #0]
 80144ac:	f507 7390 	add.w	r3, r7, #288	@ 0x120
 80144b0:	f2a3 131f 	subw	r3, r3, #287	@ 0x11f
 80144b4:	4602      	mov	r2, r0
 80144b6:	701a      	strb	r2, [r3, #0]
 80144b8:	f507 7390 	add.w	r3, r7, #288	@ 0x120
 80144bc:	f5a3 7390 	sub.w	r3, r3, #288	@ 0x120
 80144c0:	460a      	mov	r2, r1
 80144c2:	701a      	strb	r2, [r3, #0]
    if( msg == 0 )
 80144c4:	f507 7390 	add.w	r3, r7, #288	@ 0x120
 80144c8:	f5a3 738e 	sub.w	r3, r3, #284	@ 0x11c
 80144cc:	681b      	ldr	r3, [r3, #0]
 80144ce:	2b00      	cmp	r3, #0
 80144d0:	d101      	bne.n	80144d6 <VerifyCmacB0+0x4c>
    {
        return LORAMAC_CRYPTO_ERROR_NPE;
 80144d2:	2309      	movs	r3, #9
 80144d4:	e063      	b.n	801459e <VerifyCmacB0+0x114>
    }
    if( len > CRYPTO_MAXMESSAGE_SIZE )
 80144d6:	f507 7390 	add.w	r3, r7, #288	@ 0x120
 80144da:	f5a3 738f 	sub.w	r3, r3, #286	@ 0x11e
 80144de:	881b      	ldrh	r3, [r3, #0]
 80144e0:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80144e4:	d901      	bls.n	80144ea <VerifyCmacB0+0x60>
    {
        return LORAMAC_CRYPTO_ERROR_BUF_SIZE;
 80144e6:	230d      	movs	r3, #13
 80144e8:	e059      	b.n	801459e <VerifyCmacB0+0x114>
    }

    uint8_t micBuff[CRYPTO_BUFFER_SIZE];
    memset1( micBuff, 0, CRYPTO_BUFFER_SIZE );
 80144ea:	f107 030c 	add.w	r3, r7, #12
 80144ee:	f44f 7288 	mov.w	r2, #272	@ 0x110
 80144f2:	2100      	movs	r1, #0
 80144f4:	4618      	mov	r0, r3
 80144f6:	f003 facf 	bl	8017a98 <memset1>

    // Initialize the first Block
    PrepareB0( len, keyID, isAck, dir, devAddr, fCnt, micBuff );
 80144fa:	f897 4130 	ldrb.w	r4, [r7, #304]	@ 0x130
 80144fe:	f507 7390 	add.w	r3, r7, #288	@ 0x120
 8014502:	f5a3 7390 	sub.w	r3, r3, #288	@ 0x120
 8014506:	781a      	ldrb	r2, [r3, #0]
 8014508:	f507 7390 	add.w	r3, r7, #288	@ 0x120
 801450c:	f2a3 131f 	subw	r3, r3, #287	@ 0x11f
 8014510:	7819      	ldrb	r1, [r3, #0]
 8014512:	f507 7390 	add.w	r3, r7, #288	@ 0x120
 8014516:	f5a3 738f 	sub.w	r3, r3, #286	@ 0x11e
 801451a:	8818      	ldrh	r0, [r3, #0]
 801451c:	f107 030c 	add.w	r3, r7, #12
 8014520:	9302      	str	r3, [sp, #8]
 8014522:	f8d7 3138 	ldr.w	r3, [r7, #312]	@ 0x138
 8014526:	9301      	str	r3, [sp, #4]
 8014528:	f8d7 3134 	ldr.w	r3, [r7, #308]	@ 0x134
 801452c:	9300      	str	r3, [sp, #0]
 801452e:	4623      	mov	r3, r4
 8014530:	f7ff ff05 	bl	801433e <PrepareB0>

    // Copy the given data to the mic computation buffer
    memcpy1( ( micBuff + MIC_BLOCK_BX_SIZE ), msg, len );
 8014534:	f107 030c 	add.w	r3, r7, #12
 8014538:	3310      	adds	r3, #16
 801453a:	f507 7290 	add.w	r2, r7, #288	@ 0x120
 801453e:	f5a2 728f 	sub.w	r2, r2, #286	@ 0x11e
 8014542:	8812      	ldrh	r2, [r2, #0]
 8014544:	f507 7190 	add.w	r1, r7, #288	@ 0x120
 8014548:	f5a1 718e 	sub.w	r1, r1, #284	@ 0x11c
 801454c:	6809      	ldr	r1, [r1, #0]
 801454e:	4618      	mov	r0, r3
 8014550:	f003 fa67 	bl	8017a22 <memcpy1>

    SecureElementStatus_t retval = SECURE_ELEMENT_ERROR;
 8014554:	2306      	movs	r3, #6
 8014556:	f887 311f 	strb.w	r3, [r7, #287]	@ 0x11f
    retval = SecureElementVerifyAesCmac( micBuff, ( len + MIC_BLOCK_BX_SIZE ), expectedCmac, keyID );
 801455a:	f507 7390 	add.w	r3, r7, #288	@ 0x120
 801455e:	f5a3 738f 	sub.w	r3, r3, #286	@ 0x11e
 8014562:	881b      	ldrh	r3, [r3, #0]
 8014564:	3310      	adds	r3, #16
 8014566:	4619      	mov	r1, r3
 8014568:	f507 7390 	add.w	r3, r7, #288	@ 0x120
 801456c:	f2a3 131f 	subw	r3, r3, #287	@ 0x11f
 8014570:	781b      	ldrb	r3, [r3, #0]
 8014572:	f107 000c 	add.w	r0, r7, #12
 8014576:	f8d7 213c 	ldr.w	r2, [r7, #316]	@ 0x13c
 801457a:	f7f8 f84f 	bl	800c61c <SecureElementVerifyAesCmac>
 801457e:	4603      	mov	r3, r0
 8014580:	f887 311f 	strb.w	r3, [r7, #287]	@ 0x11f

    if( retval == SECURE_ELEMENT_SUCCESS )
 8014584:	f897 311f 	ldrb.w	r3, [r7, #287]	@ 0x11f
 8014588:	2b00      	cmp	r3, #0
 801458a:	d101      	bne.n	8014590 <VerifyCmacB0+0x106>
    {
        return LORAMAC_CRYPTO_SUCCESS;
 801458c:	2300      	movs	r3, #0
 801458e:	e006      	b.n	801459e <VerifyCmacB0+0x114>
    }
    else if( retval == SECURE_ELEMENT_FAIL_CMAC )
 8014590:	f897 311f 	ldrb.w	r3, [r7, #287]	@ 0x11f
 8014594:	2b01      	cmp	r3, #1
 8014596:	d101      	bne.n	801459c <VerifyCmacB0+0x112>
    {
        return LORAMAC_CRYPTO_FAIL_MIC;
 8014598:	2301      	movs	r3, #1
 801459a:	e000      	b.n	801459e <VerifyCmacB0+0x114>
    }

    return LORAMAC_CRYPTO_ERROR_SECURE_ELEMENT_FUNC;
 801459c:	230e      	movs	r3, #14
}
 801459e:	4618      	mov	r0, r3
 80145a0:	f507 7792 	add.w	r7, r7, #292	@ 0x124
 80145a4:	46bd      	mov	sp, r7
 80145a6:	bd90      	pop	{r4, r7, pc}

080145a8 <GetKeyAddrItem>:
 * \param [in] addrID         - Address identifier
 * \param [out] keyItem       - Key item reference
 * \retval                    - Status of the operation
 */
static LoRaMacCryptoStatus_t GetKeyAddrItem( AddressIdentifier_t addrID, KeyAddr_t** item )
{
 80145a8:	b480      	push	{r7}
 80145aa:	b085      	sub	sp, #20
 80145ac:	af00      	add	r7, sp, #0
 80145ae:	4603      	mov	r3, r0
 80145b0:	6039      	str	r1, [r7, #0]
 80145b2:	71fb      	strb	r3, [r7, #7]
    for( uint8_t i = 0; i < NUM_OF_SEC_CTX; i++ )
 80145b4:	2300      	movs	r3, #0
 80145b6:	73fb      	strb	r3, [r7, #15]
 80145b8:	e011      	b.n	80145de <GetKeyAddrItem+0x36>
    {
        if( KeyAddrList[i].AddrID == addrID )
 80145ba:	7bfb      	ldrb	r3, [r7, #15]
 80145bc:	4a0c      	ldr	r2, [pc, #48]	@ (80145f0 <GetKeyAddrItem+0x48>)
 80145be:	f812 3023 	ldrb.w	r3, [r2, r3, lsl #2]
 80145c2:	79fa      	ldrb	r2, [r7, #7]
 80145c4:	429a      	cmp	r2, r3
 80145c6:	d107      	bne.n	80145d8 <GetKeyAddrItem+0x30>
        {
            *item = &( KeyAddrList[i] );
 80145c8:	7bfb      	ldrb	r3, [r7, #15]
 80145ca:	009b      	lsls	r3, r3, #2
 80145cc:	4a08      	ldr	r2, [pc, #32]	@ (80145f0 <GetKeyAddrItem+0x48>)
 80145ce:	441a      	add	r2, r3
 80145d0:	683b      	ldr	r3, [r7, #0]
 80145d2:	601a      	str	r2, [r3, #0]
            return LORAMAC_CRYPTO_SUCCESS;
 80145d4:	2300      	movs	r3, #0
 80145d6:	e006      	b.n	80145e6 <GetKeyAddrItem+0x3e>
    for( uint8_t i = 0; i < NUM_OF_SEC_CTX; i++ )
 80145d8:	7bfb      	ldrb	r3, [r7, #15]
 80145da:	3301      	adds	r3, #1
 80145dc:	73fb      	strb	r3, [r7, #15]
 80145de:	7bfb      	ldrb	r3, [r7, #15]
 80145e0:	2b01      	cmp	r3, #1
 80145e2:	d9ea      	bls.n	80145ba <GetKeyAddrItem+0x12>
        }
    }
    return LORAMAC_CRYPTO_ERROR_INVALID_ADDR_ID;
 80145e4:	230b      	movs	r3, #11
}
 80145e6:	4618      	mov	r0, r3
 80145e8:	3714      	adds	r7, #20
 80145ea:	46bd      	mov	sp, r7
 80145ec:	bc80      	pop	{r7}
 80145ee:	4770      	bx	lr
 80145f0:	20000110 	.word	0x20000110

080145f4 <DeriveSessionKey10x>:
 * \param [in] netID          - Network Identifier
 * \param [in] deviceNonce    - Device nonce
 * \retval                    - Status of the operation
 */
static LoRaMacCryptoStatus_t DeriveSessionKey10x( KeyIdentifier_t keyID, uint32_t joinNonce, uint32_t netID, uint16_t devNonce )
{
 80145f4:	b580      	push	{r7, lr}
 80145f6:	b088      	sub	sp, #32
 80145f8:	af00      	add	r7, sp, #0
 80145fa:	60b9      	str	r1, [r7, #8]
 80145fc:	607a      	str	r2, [r7, #4]
 80145fe:	461a      	mov	r2, r3
 8014600:	4603      	mov	r3, r0
 8014602:	73fb      	strb	r3, [r7, #15]
 8014604:	4613      	mov	r3, r2
 8014606:	81bb      	strh	r3, [r7, #12]
    uint8_t compBase[16] = { 0 };
 8014608:	f107 0310 	add.w	r3, r7, #16
 801460c:	2200      	movs	r2, #0
 801460e:	601a      	str	r2, [r3, #0]
 8014610:	605a      	str	r2, [r3, #4]
 8014612:	609a      	str	r2, [r3, #8]
 8014614:	60da      	str	r2, [r3, #12]

    switch( keyID )
 8014616:	7bfb      	ldrb	r3, [r7, #15]
 8014618:	2b08      	cmp	r3, #8
 801461a:	d002      	beq.n	8014622 <DeriveSessionKey10x+0x2e>
 801461c:	2b09      	cmp	r3, #9
 801461e:	d003      	beq.n	8014628 <DeriveSessionKey10x+0x34>
 8014620:	e005      	b.n	801462e <DeriveSessionKey10x+0x3a>
        case S_NWK_S_INT_KEY:
        case NWK_S_ENC_KEY:
#else
        case NWK_S_KEY:
#endif /* LORAMAC_VERSION */
            compBase[0] = 0x01;
 8014622:	2301      	movs	r3, #1
 8014624:	743b      	strb	r3, [r7, #16]
            break;
 8014626:	e004      	b.n	8014632 <DeriveSessionKey10x+0x3e>
        case APP_S_KEY:
            compBase[0] = 0x02;
 8014628:	2302      	movs	r3, #2
 801462a:	743b      	strb	r3, [r7, #16]
            break;
 801462c:	e001      	b.n	8014632 <DeriveSessionKey10x+0x3e>
        default:
            return LORAMAC_CRYPTO_ERROR_INVALID_KEY_ID;
 801462e:	230a      	movs	r3, #10
 8014630:	e02a      	b.n	8014688 <DeriveSessionKey10x+0x94>
    }

    compBase[1] = ( uint8_t )( ( joinNonce >> 0 ) & 0xFF );
 8014632:	68bb      	ldr	r3, [r7, #8]
 8014634:	b2db      	uxtb	r3, r3
 8014636:	747b      	strb	r3, [r7, #17]
    compBase[2] = ( uint8_t )( ( joinNonce >> 8 ) & 0xFF );
 8014638:	68bb      	ldr	r3, [r7, #8]
 801463a:	0a1b      	lsrs	r3, r3, #8
 801463c:	b2db      	uxtb	r3, r3
 801463e:	74bb      	strb	r3, [r7, #18]
    compBase[3] = ( uint8_t )( ( joinNonce >> 16 ) & 0xFF );
 8014640:	68bb      	ldr	r3, [r7, #8]
 8014642:	0c1b      	lsrs	r3, r3, #16
 8014644:	b2db      	uxtb	r3, r3
 8014646:	74fb      	strb	r3, [r7, #19]

    compBase[4] = ( uint8_t )( ( netID >> 0 ) & 0xFF );
 8014648:	687b      	ldr	r3, [r7, #4]
 801464a:	b2db      	uxtb	r3, r3
 801464c:	753b      	strb	r3, [r7, #20]
    compBase[5] = ( uint8_t )( ( netID >> 8 ) & 0xFF );
 801464e:	687b      	ldr	r3, [r7, #4]
 8014650:	0a1b      	lsrs	r3, r3, #8
 8014652:	b2db      	uxtb	r3, r3
 8014654:	757b      	strb	r3, [r7, #21]
    compBase[6] = ( uint8_t )( ( netID >> 16 ) & 0xFF );
 8014656:	687b      	ldr	r3, [r7, #4]
 8014658:	0c1b      	lsrs	r3, r3, #16
 801465a:	b2db      	uxtb	r3, r3
 801465c:	75bb      	strb	r3, [r7, #22]

    compBase[7] = ( uint8_t )( ( devNonce >> 0 ) & 0xFF );
 801465e:	89bb      	ldrh	r3, [r7, #12]
 8014660:	b2db      	uxtb	r3, r3
 8014662:	75fb      	strb	r3, [r7, #23]
    compBase[8] = ( uint8_t )( ( devNonce >> 8 ) & 0xFF );
 8014664:	89bb      	ldrh	r3, [r7, #12]
 8014666:	0a1b      	lsrs	r3, r3, #8
 8014668:	b29b      	uxth	r3, r3
 801466a:	b2db      	uxtb	r3, r3
 801466c:	763b      	strb	r3, [r7, #24]

    if( SecureElementDeriveAndStoreKey( compBase, NWK_KEY, keyID ) != SECURE_ELEMENT_SUCCESS )
 801466e:	7bfa      	ldrb	r2, [r7, #15]
 8014670:	f107 0310 	add.w	r3, r7, #16
 8014674:	2101      	movs	r1, #1
 8014676:	4618      	mov	r0, r3
 8014678:	f7f8 f87c 	bl	800c774 <SecureElementDeriveAndStoreKey>
 801467c:	4603      	mov	r3, r0
 801467e:	2b00      	cmp	r3, #0
 8014680:	d001      	beq.n	8014686 <DeriveSessionKey10x+0x92>
    {
        return LORAMAC_CRYPTO_ERROR_SECURE_ELEMENT_FUNC;
 8014682:	230e      	movs	r3, #14
 8014684:	e000      	b.n	8014688 <DeriveSessionKey10x+0x94>
    }

    return LORAMAC_CRYPTO_SUCCESS;
 8014686:	2300      	movs	r3, #0
}
 8014688:	4618      	mov	r0, r3
 801468a:	3720      	adds	r7, #32
 801468c:	46bd      	mov	sp, r7
 801468e:	bd80      	pop	{r7, pc}

08014690 <GetLastFcntDown>:
 * \param [in]    lastDown     - Last downlink counter value
 *
 * \retval                     - Status of the operation
 */
static LoRaMacCryptoStatus_t GetLastFcntDown( FCntIdentifier_t fCntID, uint32_t* lastDown )
{
 8014690:	b480      	push	{r7}
 8014692:	b083      	sub	sp, #12
 8014694:	af00      	add	r7, sp, #0
 8014696:	4603      	mov	r3, r0
 8014698:	6039      	str	r1, [r7, #0]
 801469a:	71fb      	strb	r3, [r7, #7]
    if( lastDown == NULL )
 801469c:	683b      	ldr	r3, [r7, #0]
 801469e:	2b00      	cmp	r3, #0
 80146a0:	d101      	bne.n	80146a6 <GetLastFcntDown+0x16>
    {
        return LORAMAC_CRYPTO_ERROR_NPE;
 80146a2:	2309      	movs	r3, #9
 80146a4:	e029      	b.n	80146fa <GetLastFcntDown+0x6a>
    }
    switch( fCntID )
 80146a6:	79fb      	ldrb	r3, [r7, #7]
 80146a8:	3b01      	subs	r3, #1
 80146aa:	2b03      	cmp	r3, #3
 80146ac:	d822      	bhi.n	80146f4 <GetLastFcntDown+0x64>
 80146ae:	a201      	add	r2, pc, #4	@ (adr r2, 80146b4 <GetLastFcntDown+0x24>)
 80146b0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80146b4:	080146c5 	.word	0x080146c5
 80146b8:	080146d1 	.word	0x080146d1
 80146bc:	080146dd 	.word	0x080146dd
 80146c0:	080146e9 	.word	0x080146e9
    {
        case N_FCNT_DOWN:
            *lastDown = CryptoNvm->FCntList.NFCntDown;
 80146c4:	4b0f      	ldr	r3, [pc, #60]	@ (8014704 <GetLastFcntDown+0x74>)
 80146c6:	681b      	ldr	r3, [r3, #0]
 80146c8:	691a      	ldr	r2, [r3, #16]
 80146ca:	683b      	ldr	r3, [r7, #0]
 80146cc:	601a      	str	r2, [r3, #0]
            break;
 80146ce:	e013      	b.n	80146f8 <GetLastFcntDown+0x68>
        case A_FCNT_DOWN:
            *lastDown = CryptoNvm->FCntList.AFCntDown;
 80146d0:	4b0c      	ldr	r3, [pc, #48]	@ (8014704 <GetLastFcntDown+0x74>)
 80146d2:	681b      	ldr	r3, [r3, #0]
 80146d4:	695a      	ldr	r2, [r3, #20]
 80146d6:	683b      	ldr	r3, [r7, #0]
 80146d8:	601a      	str	r2, [r3, #0]
            break;
 80146da:	e00d      	b.n	80146f8 <GetLastFcntDown+0x68>
        case FCNT_DOWN:
            *lastDown = CryptoNvm->FCntList.FCntDown;
 80146dc:	4b09      	ldr	r3, [pc, #36]	@ (8014704 <GetLastFcntDown+0x74>)
 80146de:	681b      	ldr	r3, [r3, #0]
 80146e0:	699a      	ldr	r2, [r3, #24]
 80146e2:	683b      	ldr	r3, [r7, #0]
 80146e4:	601a      	str	r2, [r3, #0]
            break;
 80146e6:	e007      	b.n	80146f8 <GetLastFcntDown+0x68>
#if ( LORAMAC_MAX_MC_CTX > 0 )
        case MC_FCNT_DOWN_0:
            *lastDown = CryptoNvm->FCntList.McFCntDown[0];
 80146e8:	4b06      	ldr	r3, [pc, #24]	@ (8014704 <GetLastFcntDown+0x74>)
 80146ea:	681b      	ldr	r3, [r3, #0]
 80146ec:	69da      	ldr	r2, [r3, #28]
 80146ee:	683b      	ldr	r3, [r7, #0]
 80146f0:	601a      	str	r2, [r3, #0]
            break;
 80146f2:	e001      	b.n	80146f8 <GetLastFcntDown+0x68>
        case MC_FCNT_DOWN_3:
            *lastDown = CryptoNvm->FCntList.McFCntDown[3];
            break;
#endif /* LORAMAC_MAX_MC_CTX > 3 */
        default:
            return LORAMAC_CRYPTO_FAIL_FCNT_ID;
 80146f4:	2305      	movs	r3, #5
 80146f6:	e000      	b.n	80146fa <GetLastFcntDown+0x6a>
    }
    return LORAMAC_CRYPTO_SUCCESS;
 80146f8:	2300      	movs	r3, #0
}
 80146fa:	4618      	mov	r0, r3
 80146fc:	370c      	adds	r7, #12
 80146fe:	46bd      	mov	sp, r7
 8014700:	bc80      	pop	{r7}
 8014702:	4770      	bx	lr
 8014704:	20001b58 	.word	0x20001b58

08014708 <CheckFCntDown>:
 * \param [in]    currentDown  - Current downlink counter value
 *
 * \retval                     - Status of the operation
 */
static bool CheckFCntDown( FCntIdentifier_t fCntID, uint32_t currentDown )
{
 8014708:	b580      	push	{r7, lr}
 801470a:	b084      	sub	sp, #16
 801470c:	af00      	add	r7, sp, #0
 801470e:	4603      	mov	r3, r0
 8014710:	6039      	str	r1, [r7, #0]
 8014712:	71fb      	strb	r3, [r7, #7]
    uint32_t lastDown = 0;
 8014714:	2300      	movs	r3, #0
 8014716:	60fb      	str	r3, [r7, #12]
    if( GetLastFcntDown( fCntID, &lastDown ) != LORAMAC_CRYPTO_SUCCESS )
 8014718:	f107 020c 	add.w	r2, r7, #12
 801471c:	79fb      	ldrb	r3, [r7, #7]
 801471e:	4611      	mov	r1, r2
 8014720:	4618      	mov	r0, r3
 8014722:	f7ff ffb5 	bl	8014690 <GetLastFcntDown>
 8014726:	4603      	mov	r3, r0
 8014728:	2b00      	cmp	r3, #0
 801472a:	d001      	beq.n	8014730 <CheckFCntDown+0x28>
    {
        return false;
 801472c:	2300      	movs	r3, #0
 801472e:	e00a      	b.n	8014746 <CheckFCntDown+0x3e>
    }
    if( ( currentDown > lastDown ) ||
 8014730:	68fb      	ldr	r3, [r7, #12]
 8014732:	683a      	ldr	r2, [r7, #0]
 8014734:	429a      	cmp	r2, r3
 8014736:	d803      	bhi.n	8014740 <CheckFCntDown+0x38>
        // For LoRaWAN 1.0.X only. Allow downlink frames of 0
        ( lastDown == FCNT_DOWN_INITIAL_VALUE ) )
 8014738:	68fb      	ldr	r3, [r7, #12]
    if( ( currentDown > lastDown ) ||
 801473a:	f1b3 3fff 	cmp.w	r3, #4294967295
 801473e:	d101      	bne.n	8014744 <CheckFCntDown+0x3c>
    {
        return true;
 8014740:	2301      	movs	r3, #1
 8014742:	e000      	b.n	8014746 <CheckFCntDown+0x3e>
    }
    else
    {
        return false;
 8014744:	2300      	movs	r3, #0
    }
}
 8014746:	4618      	mov	r0, r3
 8014748:	3710      	adds	r7, #16
 801474a:	46bd      	mov	sp, r7
 801474c:	bd80      	pop	{r7, pc}
	...

08014750 <UpdateFCntDown>:
 * \param [in]    currentDown   - Current downlink counter value
 *
 * \retval                     - Status of the operation
 */
static void UpdateFCntDown( FCntIdentifier_t fCntID, uint32_t currentDown )
{
 8014750:	b480      	push	{r7}
 8014752:	b083      	sub	sp, #12
 8014754:	af00      	add	r7, sp, #0
 8014756:	4603      	mov	r3, r0
 8014758:	6039      	str	r1, [r7, #0]
 801475a:	71fb      	strb	r3, [r7, #7]
    switch( fCntID )
 801475c:	79fb      	ldrb	r3, [r7, #7]
 801475e:	3b01      	subs	r3, #1
 8014760:	2b03      	cmp	r3, #3
 8014762:	d82b      	bhi.n	80147bc <UpdateFCntDown+0x6c>
 8014764:	a201      	add	r2, pc, #4	@ (adr r2, 801476c <UpdateFCntDown+0x1c>)
 8014766:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 801476a:	bf00      	nop
 801476c:	0801477d 	.word	0x0801477d
 8014770:	0801478f 	.word	0x0801478f
 8014774:	080147a1 	.word	0x080147a1
 8014778:	080147b3 	.word	0x080147b3
    {
        case N_FCNT_DOWN:
            CryptoNvm->FCntList.NFCntDown = currentDown;
 801477c:	4b12      	ldr	r3, [pc, #72]	@ (80147c8 <UpdateFCntDown+0x78>)
 801477e:	681b      	ldr	r3, [r3, #0]
 8014780:	683a      	ldr	r2, [r7, #0]
 8014782:	611a      	str	r2, [r3, #16]
            CryptoNvm->LastDownFCnt = currentDown;
 8014784:	4b10      	ldr	r3, [pc, #64]	@ (80147c8 <UpdateFCntDown+0x78>)
 8014786:	681b      	ldr	r3, [r3, #0]
 8014788:	683a      	ldr	r2, [r7, #0]
 801478a:	621a      	str	r2, [r3, #32]
            break;
 801478c:	e017      	b.n	80147be <UpdateFCntDown+0x6e>
        case A_FCNT_DOWN:
            CryptoNvm->FCntList.AFCntDown = currentDown;
 801478e:	4b0e      	ldr	r3, [pc, #56]	@ (80147c8 <UpdateFCntDown+0x78>)
 8014790:	681b      	ldr	r3, [r3, #0]
 8014792:	683a      	ldr	r2, [r7, #0]
 8014794:	615a      	str	r2, [r3, #20]
            CryptoNvm->LastDownFCnt = currentDown;
 8014796:	4b0c      	ldr	r3, [pc, #48]	@ (80147c8 <UpdateFCntDown+0x78>)
 8014798:	681b      	ldr	r3, [r3, #0]
 801479a:	683a      	ldr	r2, [r7, #0]
 801479c:	621a      	str	r2, [r3, #32]
            break;
 801479e:	e00e      	b.n	80147be <UpdateFCntDown+0x6e>
        case FCNT_DOWN:
            CryptoNvm->FCntList.FCntDown = currentDown;
 80147a0:	4b09      	ldr	r3, [pc, #36]	@ (80147c8 <UpdateFCntDown+0x78>)
 80147a2:	681b      	ldr	r3, [r3, #0]
 80147a4:	683a      	ldr	r2, [r7, #0]
 80147a6:	619a      	str	r2, [r3, #24]
            CryptoNvm->LastDownFCnt = currentDown;
 80147a8:	4b07      	ldr	r3, [pc, #28]	@ (80147c8 <UpdateFCntDown+0x78>)
 80147aa:	681b      	ldr	r3, [r3, #0]
 80147ac:	683a      	ldr	r2, [r7, #0]
 80147ae:	621a      	str	r2, [r3, #32]
            break;
 80147b0:	e005      	b.n	80147be <UpdateFCntDown+0x6e>
#if ( LORAMAC_MAX_MC_CTX > 0 )
        case MC_FCNT_DOWN_0:
            CryptoNvm->FCntList.McFCntDown[0] = currentDown;
 80147b2:	4b05      	ldr	r3, [pc, #20]	@ (80147c8 <UpdateFCntDown+0x78>)
 80147b4:	681b      	ldr	r3, [r3, #0]
 80147b6:	683a      	ldr	r2, [r7, #0]
 80147b8:	61da      	str	r2, [r3, #28]
            break;
 80147ba:	e000      	b.n	80147be <UpdateFCntDown+0x6e>
        case MC_FCNT_DOWN_3:
            CryptoNvm->FCntList.McFCntDown[3] = currentDown;
            break;
#endif /* LORAMAC_MAX_MC_CTX > 3 */
        default:
            break;
 80147bc:	bf00      	nop
    }
}
 80147be:	bf00      	nop
 80147c0:	370c      	adds	r7, #12
 80147c2:	46bd      	mov	sp, r7
 80147c4:	bc80      	pop	{r7}
 80147c6:	4770      	bx	lr
 80147c8:	20001b58 	.word	0x20001b58

080147cc <ResetFCnts>:

/*!
 * Resets the frame counters
 */
static void ResetFCnts( void )
{
 80147cc:	b480      	push	{r7}
 80147ce:	b083      	sub	sp, #12
 80147d0:	af00      	add	r7, sp, #0
    CryptoNvm->FCntList.FCntUp = 0;
 80147d2:	4b18      	ldr	r3, [pc, #96]	@ (8014834 <ResetFCnts+0x68>)
 80147d4:	681b      	ldr	r3, [r3, #0]
 80147d6:	2200      	movs	r2, #0
 80147d8:	60da      	str	r2, [r3, #12]
    CryptoNvm->FCntList.NFCntDown = FCNT_DOWN_INITIAL_VALUE;
 80147da:	4b16      	ldr	r3, [pc, #88]	@ (8014834 <ResetFCnts+0x68>)
 80147dc:	681b      	ldr	r3, [r3, #0]
 80147de:	f04f 32ff 	mov.w	r2, #4294967295
 80147e2:	611a      	str	r2, [r3, #16]
    CryptoNvm->FCntList.AFCntDown = FCNT_DOWN_INITIAL_VALUE;
 80147e4:	4b13      	ldr	r3, [pc, #76]	@ (8014834 <ResetFCnts+0x68>)
 80147e6:	681b      	ldr	r3, [r3, #0]
 80147e8:	f04f 32ff 	mov.w	r2, #4294967295
 80147ec:	615a      	str	r2, [r3, #20]
    CryptoNvm->FCntList.FCntDown = FCNT_DOWN_INITIAL_VALUE;
 80147ee:	4b11      	ldr	r3, [pc, #68]	@ (8014834 <ResetFCnts+0x68>)
 80147f0:	681b      	ldr	r3, [r3, #0]
 80147f2:	f04f 32ff 	mov.w	r2, #4294967295
 80147f6:	619a      	str	r2, [r3, #24]
    CryptoNvm->LastDownFCnt = CryptoNvm->FCntList.FCntDown;
 80147f8:	4b0e      	ldr	r3, [pc, #56]	@ (8014834 <ResetFCnts+0x68>)
 80147fa:	681a      	ldr	r2, [r3, #0]
 80147fc:	4b0d      	ldr	r3, [pc, #52]	@ (8014834 <ResetFCnts+0x68>)
 80147fe:	681b      	ldr	r3, [r3, #0]
 8014800:	6992      	ldr	r2, [r2, #24]
 8014802:	621a      	str	r2, [r3, #32]

    for( int32_t i = 0; i < LORAMAC_MAX_MC_CTX; i++ )
 8014804:	2300      	movs	r3, #0
 8014806:	607b      	str	r3, [r7, #4]
 8014808:	e00b      	b.n	8014822 <ResetFCnts+0x56>
    {
        CryptoNvm->FCntList.McFCntDown[i] = FCNT_DOWN_INITIAL_VALUE;
 801480a:	4b0a      	ldr	r3, [pc, #40]	@ (8014834 <ResetFCnts+0x68>)
 801480c:	681a      	ldr	r2, [r3, #0]
 801480e:	687b      	ldr	r3, [r7, #4]
 8014810:	3306      	adds	r3, #6
 8014812:	009b      	lsls	r3, r3, #2
 8014814:	4413      	add	r3, r2
 8014816:	f04f 32ff 	mov.w	r2, #4294967295
 801481a:	605a      	str	r2, [r3, #4]
    for( int32_t i = 0; i < LORAMAC_MAX_MC_CTX; i++ )
 801481c:	687b      	ldr	r3, [r7, #4]
 801481e:	3301      	adds	r3, #1
 8014820:	607b      	str	r3, [r7, #4]
 8014822:	687b      	ldr	r3, [r7, #4]
 8014824:	2b00      	cmp	r3, #0
 8014826:	ddf0      	ble.n	801480a <ResetFCnts+0x3e>
    }
}
 8014828:	bf00      	nop
 801482a:	bf00      	nop
 801482c:	370c      	adds	r7, #12
 801482e:	46bd      	mov	sp, r7
 8014830:	bc80      	pop	{r7}
 8014832:	4770      	bx	lr
 8014834:	20001b58 	.word	0x20001b58

08014838 <IsJoinNonce10xOk>:

static bool IsJoinNonce10xOk( uint32_t joinNonce )
{
 8014838:	b480      	push	{r7}
 801483a:	b083      	sub	sp, #12
 801483c:	af00      	add	r7, sp, #0
 801483e:	6078      	str	r0, [r7, #4]
#if( USE_10X_JOIN_NONCE_COUNTER_CHECK == 1 )
    // Check if the JoinNonce is greater as the previous one
    return ( joinNonce > CryptoNvm->JoinNonce ) ? true : false;
 8014840:	4b06      	ldr	r3, [pc, #24]	@ (801485c <IsJoinNonce10xOk+0x24>)
 8014842:	681b      	ldr	r3, [r3, #0]
 8014844:	689b      	ldr	r3, [r3, #8]
 8014846:	687a      	ldr	r2, [r7, #4]
 8014848:	429a      	cmp	r2, r3
 801484a:	bf8c      	ite	hi
 801484c:	2301      	movhi	r3, #1
 801484e:	2300      	movls	r3, #0
 8014850:	b2db      	uxtb	r3, r3
#else
    // Check if the JoinNonce is different from the previous one
    return( joinNonce != CryptoNvm->JoinNonce ) ? true : false;
#endif
}
 8014852:	4618      	mov	r0, r3
 8014854:	370c      	adds	r7, #12
 8014856:	46bd      	mov	sp, r7
 8014858:	bc80      	pop	{r7}
 801485a:	4770      	bx	lr
 801485c:	20001b58 	.word	0x20001b58

08014860 <LoRaMacCryptoInit>:

/*
 *  API functions
 */
LoRaMacCryptoStatus_t LoRaMacCryptoInit( LoRaMacCryptoNvmData_t* nvm )
{
 8014860:	b580      	push	{r7, lr}
 8014862:	b082      	sub	sp, #8
 8014864:	af00      	add	r7, sp, #0
 8014866:	6078      	str	r0, [r7, #4]
    if( nvm == NULL )
 8014868:	687b      	ldr	r3, [r7, #4]
 801486a:	2b00      	cmp	r3, #0
 801486c:	d101      	bne.n	8014872 <LoRaMacCryptoInit+0x12>
    {
        return LORAMAC_CRYPTO_FAIL_PARAM;
 801486e:	2308      	movs	r3, #8
 8014870:	e01c      	b.n	80148ac <LoRaMacCryptoInit+0x4c>
    }

    // Assign non volatile context
    CryptoNvm = nvm;
 8014872:	4a10      	ldr	r2, [pc, #64]	@ (80148b4 <LoRaMacCryptoInit+0x54>)
 8014874:	687b      	ldr	r3, [r7, #4]
 8014876:	6013      	str	r3, [r2, #0]

    // Initialize with default
    memset1( ( uint8_t* )CryptoNvm, 0, sizeof( LoRaMacCryptoNvmData_t ) );
 8014878:	4b0e      	ldr	r3, [pc, #56]	@ (80148b4 <LoRaMacCryptoInit+0x54>)
 801487a:	681b      	ldr	r3, [r3, #0]
 801487c:	2228      	movs	r2, #40	@ 0x28
 801487e:	2100      	movs	r1, #0
 8014880:	4618      	mov	r0, r3
 8014882:	f003 f909 	bl	8017a98 <memset1>

    // Set default LoRaWAN version
    CryptoNvm->LrWanVersion.Fields.Major = 1;
 8014886:	4b0b      	ldr	r3, [pc, #44]	@ (80148b4 <LoRaMacCryptoInit+0x54>)
 8014888:	681b      	ldr	r3, [r3, #0]
 801488a:	2201      	movs	r2, #1
 801488c:	70da      	strb	r2, [r3, #3]
    CryptoNvm->LrWanVersion.Fields.Minor = 1;
 801488e:	4b09      	ldr	r3, [pc, #36]	@ (80148b4 <LoRaMacCryptoInit+0x54>)
 8014890:	681b      	ldr	r3, [r3, #0]
 8014892:	2201      	movs	r2, #1
 8014894:	709a      	strb	r2, [r3, #2]
    CryptoNvm->LrWanVersion.Fields.Patch = 1;
 8014896:	4b07      	ldr	r3, [pc, #28]	@ (80148b4 <LoRaMacCryptoInit+0x54>)
 8014898:	681b      	ldr	r3, [r3, #0]
 801489a:	2201      	movs	r2, #1
 801489c:	705a      	strb	r2, [r3, #1]
    CryptoNvm->LrWanVersion.Fields.Revision = 0;
 801489e:	4b05      	ldr	r3, [pc, #20]	@ (80148b4 <LoRaMacCryptoInit+0x54>)
 80148a0:	681b      	ldr	r3, [r3, #0]
 80148a2:	2200      	movs	r2, #0
 80148a4:	701a      	strb	r2, [r3, #0]

    // Reset frame counters
    ResetFCnts( );
 80148a6:	f7ff ff91 	bl	80147cc <ResetFCnts>

    return LORAMAC_CRYPTO_SUCCESS;
 80148aa:	2300      	movs	r3, #0
}
 80148ac:	4618      	mov	r0, r3
 80148ae:	3708      	adds	r7, #8
 80148b0:	46bd      	mov	sp, r7
 80148b2:	bd80      	pop	{r7, pc}
 80148b4:	20001b58 	.word	0x20001b58

080148b8 <LoRaMacCryptoSetLrWanVersion>:

LoRaMacCryptoStatus_t LoRaMacCryptoSetLrWanVersion( Version_t version )
{
 80148b8:	b480      	push	{r7}
 80148ba:	b083      	sub	sp, #12
 80148bc:	af00      	add	r7, sp, #0
 80148be:	6078      	str	r0, [r7, #4]
    CryptoNvm->LrWanVersion = version;
 80148c0:	4b04      	ldr	r3, [pc, #16]	@ (80148d4 <LoRaMacCryptoSetLrWanVersion+0x1c>)
 80148c2:	681b      	ldr	r3, [r3, #0]
 80148c4:	687a      	ldr	r2, [r7, #4]
 80148c6:	601a      	str	r2, [r3, #0]
    return LORAMAC_CRYPTO_SUCCESS;
 80148c8:	2300      	movs	r3, #0
}
 80148ca:	4618      	mov	r0, r3
 80148cc:	370c      	adds	r7, #12
 80148ce:	46bd      	mov	sp, r7
 80148d0:	bc80      	pop	{r7}
 80148d2:	4770      	bx	lr
 80148d4:	20001b58 	.word	0x20001b58

080148d8 <LoRaMacCryptoGetFCntUp>:

LoRaMacCryptoStatus_t LoRaMacCryptoGetFCntUp( uint32_t* currentUp )
{
 80148d8:	b480      	push	{r7}
 80148da:	b083      	sub	sp, #12
 80148dc:	af00      	add	r7, sp, #0
 80148de:	6078      	str	r0, [r7, #4]
    if( currentUp == NULL )
 80148e0:	687b      	ldr	r3, [r7, #4]
 80148e2:	2b00      	cmp	r3, #0
 80148e4:	d101      	bne.n	80148ea <LoRaMacCryptoGetFCntUp+0x12>
    {
        return LORAMAC_CRYPTO_ERROR_NPE;
 80148e6:	2309      	movs	r3, #9
 80148e8:	e006      	b.n	80148f8 <LoRaMacCryptoGetFCntUp+0x20>
    }

    *currentUp = CryptoNvm->FCntList.FCntUp + 1;
 80148ea:	4b06      	ldr	r3, [pc, #24]	@ (8014904 <LoRaMacCryptoGetFCntUp+0x2c>)
 80148ec:	681b      	ldr	r3, [r3, #0]
 80148ee:	68db      	ldr	r3, [r3, #12]
 80148f0:	1c5a      	adds	r2, r3, #1
 80148f2:	687b      	ldr	r3, [r7, #4]
 80148f4:	601a      	str	r2, [r3, #0]

    return LORAMAC_CRYPTO_SUCCESS;
 80148f6:	2300      	movs	r3, #0
}
 80148f8:	4618      	mov	r0, r3
 80148fa:	370c      	adds	r7, #12
 80148fc:	46bd      	mov	sp, r7
 80148fe:	bc80      	pop	{r7}
 8014900:	4770      	bx	lr
 8014902:	bf00      	nop
 8014904:	20001b58 	.word	0x20001b58

08014908 <LoRaMacCryptoGetFCntDown>:

    return LORAMAC_CRYPTO_SUCCESS;
}
#elif (defined( LORAMAC_VERSION ) && (( LORAMAC_VERSION == 0x01000400 ) || ( LORAMAC_VERSION == 0x01010100 )))
LoRaMacCryptoStatus_t LoRaMacCryptoGetFCntDown( FCntIdentifier_t fCntID, uint32_t frameFcnt, uint32_t* currentDown )
{
 8014908:	b580      	push	{r7, lr}
 801490a:	b088      	sub	sp, #32
 801490c:	af00      	add	r7, sp, #0
 801490e:	4603      	mov	r3, r0
 8014910:	60b9      	str	r1, [r7, #8]
 8014912:	607a      	str	r2, [r7, #4]
 8014914:	73fb      	strb	r3, [r7, #15]
    uint32_t lastDown = 0;
 8014916:	2300      	movs	r3, #0
 8014918:	617b      	str	r3, [r7, #20]
    int32_t fCntDiff = 0;
 801491a:	2300      	movs	r3, #0
 801491c:	61fb      	str	r3, [r7, #28]
    LoRaMacCryptoStatus_t cryptoStatus = LORAMAC_CRYPTO_ERROR;
 801491e:	2312      	movs	r3, #18
 8014920:	76fb      	strb	r3, [r7, #27]

    if( currentDown == NULL )
 8014922:	687b      	ldr	r3, [r7, #4]
 8014924:	2b00      	cmp	r3, #0
 8014926:	d101      	bne.n	801492c <LoRaMacCryptoGetFCntDown+0x24>
    {
        return LORAMAC_CRYPTO_ERROR_NPE;
 8014928:	2309      	movs	r3, #9
 801492a:	e035      	b.n	8014998 <LoRaMacCryptoGetFCntDown+0x90>
    }

    cryptoStatus = GetLastFcntDown( fCntID, &lastDown );
 801492c:	f107 0214 	add.w	r2, r7, #20
 8014930:	7bfb      	ldrb	r3, [r7, #15]
 8014932:	4611      	mov	r1, r2
 8014934:	4618      	mov	r0, r3
 8014936:	f7ff feab 	bl	8014690 <GetLastFcntDown>
 801493a:	4603      	mov	r3, r0
 801493c:	76fb      	strb	r3, [r7, #27]
    if( cryptoStatus != LORAMAC_CRYPTO_SUCCESS )
 801493e:	7efb      	ldrb	r3, [r7, #27]
 8014940:	2b00      	cmp	r3, #0
 8014942:	d001      	beq.n	8014948 <LoRaMacCryptoGetFCntDown+0x40>
    {
        return cryptoStatus;
 8014944:	7efb      	ldrb	r3, [r7, #27]
 8014946:	e027      	b.n	8014998 <LoRaMacCryptoGetFCntDown+0x90>
    }

    // For LoRaWAN 1.0.X only, allow downlink frames of 0
    if( lastDown == FCNT_DOWN_INITIAL_VALUE )
 8014948:	697b      	ldr	r3, [r7, #20]
 801494a:	f1b3 3fff 	cmp.w	r3, #4294967295
 801494e:	d103      	bne.n	8014958 <LoRaMacCryptoGetFCntDown+0x50>
    {
        *currentDown = frameFcnt;
 8014950:	687b      	ldr	r3, [r7, #4]
 8014952:	68ba      	ldr	r2, [r7, #8]
 8014954:	601a      	str	r2, [r3, #0]
 8014956:	e01e      	b.n	8014996 <LoRaMacCryptoGetFCntDown+0x8e>
    }
    else
    {
        // Add difference, consider roll-over
        fCntDiff = ( int32_t )( ( int64_t )frameFcnt - ( int64_t )( lastDown & 0x0000FFFF ) );
 8014958:	697b      	ldr	r3, [r7, #20]
 801495a:	b29b      	uxth	r3, r3
 801495c:	68ba      	ldr	r2, [r7, #8]
 801495e:	1ad3      	subs	r3, r2, r3
 8014960:	61fb      	str	r3, [r7, #28]

        if( fCntDiff > 0 )
 8014962:	69fb      	ldr	r3, [r7, #28]
 8014964:	2b00      	cmp	r3, #0
 8014966:	dd05      	ble.n	8014974 <LoRaMacCryptoGetFCntDown+0x6c>
        {  // Positive difference
            *currentDown = lastDown + fCntDiff;
 8014968:	697a      	ldr	r2, [r7, #20]
 801496a:	69fb      	ldr	r3, [r7, #28]
 801496c:	441a      	add	r2, r3
 801496e:	687b      	ldr	r3, [r7, #4]
 8014970:	601a      	str	r2, [r3, #0]
 8014972:	e010      	b.n	8014996 <LoRaMacCryptoGetFCntDown+0x8e>
        }
        else if( fCntDiff == 0 )
 8014974:	69fb      	ldr	r3, [r7, #28]
 8014976:	2b00      	cmp	r3, #0
 8014978:	d104      	bne.n	8014984 <LoRaMacCryptoGetFCntDown+0x7c>
        {  // Duplicate FCnt value, keep the current value.
            *currentDown = lastDown;
 801497a:	697a      	ldr	r2, [r7, #20]
 801497c:	687b      	ldr	r3, [r7, #4]
 801497e:	601a      	str	r2, [r3, #0]
            return LORAMAC_CRYPTO_FAIL_FCNT_DUPLICATED;
 8014980:	2307      	movs	r3, #7
 8014982:	e009      	b.n	8014998 <LoRaMacCryptoGetFCntDown+0x90>
        }
        else
        {  // Negative difference, assume a roll-over of one uint16_t
            *currentDown = ( lastDown & 0xFFFF0000 ) + 0x10000 + frameFcnt;
 8014984:	697b      	ldr	r3, [r7, #20]
 8014986:	0c1b      	lsrs	r3, r3, #16
 8014988:	041b      	lsls	r3, r3, #16
 801498a:	68ba      	ldr	r2, [r7, #8]
 801498c:	4413      	add	r3, r2
 801498e:	f503 3280 	add.w	r2, r3, #65536	@ 0x10000
 8014992:	687b      	ldr	r3, [r7, #4]
 8014994:	601a      	str	r2, [r3, #0]
        }
    }

    return LORAMAC_CRYPTO_SUCCESS;
 8014996:	2300      	movs	r3, #0
}
 8014998:	4618      	mov	r0, r3
 801499a:	3720      	adds	r7, #32
 801499c:	46bd      	mov	sp, r7
 801499e:	bd80      	pop	{r7, pc}

080149a0 <LoRaMacCryptoSetMulticastReference>:
    return LORAMAC_CRYPTO_ERROR;
#endif /* LORAMAC_VERSION */
}

LoRaMacCryptoStatus_t LoRaMacCryptoSetMulticastReference( MulticastCtx_t* multicastList )
{
 80149a0:	b480      	push	{r7}
 80149a2:	b085      	sub	sp, #20
 80149a4:	af00      	add	r7, sp, #0
 80149a6:	6078      	str	r0, [r7, #4]
    if( multicastList == NULL )
 80149a8:	687b      	ldr	r3, [r7, #4]
 80149aa:	2b00      	cmp	r3, #0
 80149ac:	d101      	bne.n	80149b2 <LoRaMacCryptoSetMulticastReference+0x12>
    {
        return LORAMAC_CRYPTO_ERROR_NPE;
 80149ae:	2309      	movs	r3, #9
 80149b0:	e019      	b.n	80149e6 <LoRaMacCryptoSetMulticastReference+0x46>
    }

    for( int32_t i = 0; i < LORAMAC_MAX_MC_CTX; i++ )
 80149b2:	2300      	movs	r3, #0
 80149b4:	60fb      	str	r3, [r7, #12]
 80149b6:	e012      	b.n	80149de <LoRaMacCryptoSetMulticastReference+0x3e>
    {
        multicastList[i].DownLinkCounter = &CryptoNvm->FCntList.McFCntDown[i];
 80149b8:	4b0d      	ldr	r3, [pc, #52]	@ (80149f0 <LoRaMacCryptoSetMulticastReference+0x50>)
 80149ba:	6819      	ldr	r1, [r3, #0]
 80149bc:	68fa      	ldr	r2, [r7, #12]
 80149be:	4613      	mov	r3, r2
 80149c0:	005b      	lsls	r3, r3, #1
 80149c2:	4413      	add	r3, r2
 80149c4:	011b      	lsls	r3, r3, #4
 80149c6:	461a      	mov	r2, r3
 80149c8:	687b      	ldr	r3, [r7, #4]
 80149ca:	4413      	add	r3, r2
 80149cc:	68fa      	ldr	r2, [r7, #12]
 80149ce:	3206      	adds	r2, #6
 80149d0:	0092      	lsls	r2, r2, #2
 80149d2:	440a      	add	r2, r1
 80149d4:	3204      	adds	r2, #4
 80149d6:	625a      	str	r2, [r3, #36]	@ 0x24
    for( int32_t i = 0; i < LORAMAC_MAX_MC_CTX; i++ )
 80149d8:	68fb      	ldr	r3, [r7, #12]
 80149da:	3301      	adds	r3, #1
 80149dc:	60fb      	str	r3, [r7, #12]
 80149de:	68fb      	ldr	r3, [r7, #12]
 80149e0:	2b00      	cmp	r3, #0
 80149e2:	dde9      	ble.n	80149b8 <LoRaMacCryptoSetMulticastReference+0x18>
    }

    return LORAMAC_CRYPTO_SUCCESS;
 80149e4:	2300      	movs	r3, #0
}
 80149e6:	4618      	mov	r0, r3
 80149e8:	3714      	adds	r7, #20
 80149ea:	46bd      	mov	sp, r7
 80149ec:	bc80      	pop	{r7}
 80149ee:	4770      	bx	lr
 80149f0:	20001b58 	.word	0x20001b58

080149f4 <LoRaMacCryptoSetKey>:

LoRaMacCryptoStatus_t LoRaMacCryptoSetKey( KeyIdentifier_t keyID, uint8_t* key )
{
 80149f4:	b580      	push	{r7, lr}
 80149f6:	b082      	sub	sp, #8
 80149f8:	af00      	add	r7, sp, #0
 80149fa:	4603      	mov	r3, r0
 80149fc:	6039      	str	r1, [r7, #0]
 80149fe:	71fb      	strb	r3, [r7, #7]
    if( SecureElementSetKey( keyID, key ) != SECURE_ELEMENT_SUCCESS )
 8014a00:	79fb      	ldrb	r3, [r7, #7]
 8014a02:	6839      	ldr	r1, [r7, #0]
 8014a04:	4618      	mov	r0, r3
 8014a06:	f7f7 fd91 	bl	800c52c <SecureElementSetKey>
 8014a0a:	4603      	mov	r3, r0
 8014a0c:	2b00      	cmp	r3, #0
 8014a0e:	d001      	beq.n	8014a14 <LoRaMacCryptoSetKey+0x20>
    {
        return LORAMAC_CRYPTO_ERROR_SECURE_ELEMENT_FUNC;
 8014a10:	230e      	movs	r3, #14
 8014a12:	e021      	b.n	8014a58 <LoRaMacCryptoSetKey+0x64>
    }
    if( keyID == APP_KEY )
 8014a14:	79fb      	ldrb	r3, [r7, #7]
 8014a16:	2b00      	cmp	r3, #0
 8014a18:	d11d      	bne.n	8014a56 <LoRaMacCryptoSetKey+0x62>
    {
        // Derive lifetime keys
        if( LoRaMacCryptoDeriveLifeTimeKey( CryptoNvm->LrWanVersion.Fields.Minor, MC_ROOT_KEY ) != LORAMAC_CRYPTO_SUCCESS )
 8014a1a:	4b11      	ldr	r3, [pc, #68]	@ (8014a60 <LoRaMacCryptoSetKey+0x6c>)
 8014a1c:	681b      	ldr	r3, [r3, #0]
 8014a1e:	789b      	ldrb	r3, [r3, #2]
 8014a20:	210b      	movs	r1, #11
 8014a22:	4618      	mov	r0, r3
 8014a24:	f000 fa54 	bl	8014ed0 <LoRaMacCryptoDeriveLifeTimeKey>
 8014a28:	4603      	mov	r3, r0
 8014a2a:	2b00      	cmp	r3, #0
 8014a2c:	d001      	beq.n	8014a32 <LoRaMacCryptoSetKey+0x3e>
        {
            return LORAMAC_CRYPTO_ERROR_SECURE_ELEMENT_FUNC;
 8014a2e:	230e      	movs	r3, #14
 8014a30:	e012      	b.n	8014a58 <LoRaMacCryptoSetKey+0x64>
        }
        if( LoRaMacCryptoDeriveLifeTimeKey( 0, MC_KE_KEY ) != LORAMAC_CRYPTO_SUCCESS )
 8014a32:	210c      	movs	r1, #12
 8014a34:	2000      	movs	r0, #0
 8014a36:	f000 fa4b 	bl	8014ed0 <LoRaMacCryptoDeriveLifeTimeKey>
 8014a3a:	4603      	mov	r3, r0
 8014a3c:	2b00      	cmp	r3, #0
 8014a3e:	d001      	beq.n	8014a44 <LoRaMacCryptoSetKey+0x50>
        {
            return LORAMAC_CRYPTO_ERROR_SECURE_ELEMENT_FUNC;
 8014a40:	230e      	movs	r3, #14
 8014a42:	e009      	b.n	8014a58 <LoRaMacCryptoSetKey+0x64>
        }
        if( LoRaMacCryptoDeriveLifeTimeKey( 0, DATABLOCK_INT_KEY ) != LORAMAC_CRYPTO_SUCCESS )
 8014a44:	210a      	movs	r1, #10
 8014a46:	2000      	movs	r0, #0
 8014a48:	f000 fa42 	bl	8014ed0 <LoRaMacCryptoDeriveLifeTimeKey>
 8014a4c:	4603      	mov	r3, r0
 8014a4e:	2b00      	cmp	r3, #0
 8014a50:	d001      	beq.n	8014a56 <LoRaMacCryptoSetKey+0x62>
        {
            return LORAMAC_CRYPTO_ERROR_SECURE_ELEMENT_FUNC;
 8014a52:	230e      	movs	r3, #14
 8014a54:	e000      	b.n	8014a58 <LoRaMacCryptoSetKey+0x64>
        }
    }
    return LORAMAC_CRYPTO_SUCCESS;
 8014a56:	2300      	movs	r3, #0
}
 8014a58:	4618      	mov	r0, r3
 8014a5a:	3708      	adds	r7, #8
 8014a5c:	46bd      	mov	sp, r7
 8014a5e:	bd80      	pop	{r7, pc}
 8014a60:	20001b58 	.word	0x20001b58

08014a64 <LoRaMacCryptoPrepareJoinRequest>:

LoRaMacCryptoStatus_t LoRaMacCryptoPrepareJoinRequest( LoRaMacMessageJoinRequest_t* macMsg )
{
 8014a64:	b580      	push	{r7, lr}
 8014a66:	b086      	sub	sp, #24
 8014a68:	af02      	add	r7, sp, #8
 8014a6a:	6078      	str	r0, [r7, #4]
    if( macMsg == 0 )
 8014a6c:	687b      	ldr	r3, [r7, #4]
 8014a6e:	2b00      	cmp	r3, #0
 8014a70:	d101      	bne.n	8014a76 <LoRaMacCryptoPrepareJoinRequest+0x12>
    {
        return LORAMAC_CRYPTO_ERROR_NPE;
 8014a72:	2309      	movs	r3, #9
 8014a74:	e02d      	b.n	8014ad2 <LoRaMacCryptoPrepareJoinRequest+0x6e>
    }
    KeyIdentifier_t micComputationKeyID = NWK_KEY;
 8014a76:	2301      	movs	r3, #1
 8014a78:	73fb      	strb	r3, [r7, #15]
#if ( USE_RANDOM_DEV_NONCE == 1 )
    uint32_t devNonce = 0;
    SecureElementRandomNumber( &devNonce );
    CryptoNvm->DevNonce = devNonce;
#else
    CryptoNvm->DevNonce++;
 8014a7a:	4b18      	ldr	r3, [pc, #96]	@ (8014adc <LoRaMacCryptoPrepareJoinRequest+0x78>)
 8014a7c:	681b      	ldr	r3, [r3, #0]
 8014a7e:	889a      	ldrh	r2, [r3, #4]
 8014a80:	3201      	adds	r2, #1
 8014a82:	b292      	uxth	r2, r2
 8014a84:	809a      	strh	r2, [r3, #4]
#endif /* USE_RANDOM_DEV_NONCE */
    macMsg->DevNonce = CryptoNvm->DevNonce;
 8014a86:	4b15      	ldr	r3, [pc, #84]	@ (8014adc <LoRaMacCryptoPrepareJoinRequest+0x78>)
 8014a88:	681b      	ldr	r3, [r3, #0]
 8014a8a:	889a      	ldrh	r2, [r3, #4]
 8014a8c:	687b      	ldr	r3, [r7, #4]
 8014a8e:	82da      	strh	r2, [r3, #22]
        return LORAMAC_CRYPTO_ERROR;
    }
#endif /* LORAMAC_VERSION */

    // Serialize message
    if( LoRaMacSerializerJoinRequest( macMsg ) != LORAMAC_SERIALIZER_SUCCESS )
 8014a90:	6878      	ldr	r0, [r7, #4]
 8014a92:	f000 fc14 	bl	80152be <LoRaMacSerializerJoinRequest>
 8014a96:	4603      	mov	r3, r0
 8014a98:	2b00      	cmp	r3, #0
 8014a9a:	d001      	beq.n	8014aa0 <LoRaMacCryptoPrepareJoinRequest+0x3c>
    {
        return LORAMAC_CRYPTO_ERROR_SERIALIZER;
 8014a9c:	2310      	movs	r3, #16
 8014a9e:	e018      	b.n	8014ad2 <LoRaMacCryptoPrepareJoinRequest+0x6e>
    }

    // Compute mic
    if( SecureElementComputeAesCmac( NULL, macMsg->Buffer, ( LORAMAC_JOIN_REQ_MSG_SIZE - LORAMAC_MIC_FIELD_SIZE ), micComputationKeyID, &macMsg->MIC ) != SECURE_ELEMENT_SUCCESS )
 8014aa0:	687b      	ldr	r3, [r7, #4]
 8014aa2:	6819      	ldr	r1, [r3, #0]
 8014aa4:	687b      	ldr	r3, [r7, #4]
 8014aa6:	3318      	adds	r3, #24
 8014aa8:	7bfa      	ldrb	r2, [r7, #15]
 8014aaa:	9300      	str	r3, [sp, #0]
 8014aac:	4613      	mov	r3, r2
 8014aae:	2213      	movs	r2, #19
 8014ab0:	2000      	movs	r0, #0
 8014ab2:	f7f7 fd99 	bl	800c5e8 <SecureElementComputeAesCmac>
 8014ab6:	4603      	mov	r3, r0
 8014ab8:	2b00      	cmp	r3, #0
 8014aba:	d001      	beq.n	8014ac0 <LoRaMacCryptoPrepareJoinRequest+0x5c>
    {
        return LORAMAC_CRYPTO_ERROR_SECURE_ELEMENT_FUNC;
 8014abc:	230e      	movs	r3, #14
 8014abe:	e008      	b.n	8014ad2 <LoRaMacCryptoPrepareJoinRequest+0x6e>
    }

    // Reserialize message to add the MIC
    if( LoRaMacSerializerJoinRequest( macMsg ) != LORAMAC_SERIALIZER_SUCCESS )
 8014ac0:	6878      	ldr	r0, [r7, #4]
 8014ac2:	f000 fbfc 	bl	80152be <LoRaMacSerializerJoinRequest>
 8014ac6:	4603      	mov	r3, r0
 8014ac8:	2b00      	cmp	r3, #0
 8014aca:	d001      	beq.n	8014ad0 <LoRaMacCryptoPrepareJoinRequest+0x6c>
    {
        return LORAMAC_CRYPTO_ERROR_SERIALIZER;
 8014acc:	2310      	movs	r3, #16
 8014ace:	e000      	b.n	8014ad2 <LoRaMacCryptoPrepareJoinRequest+0x6e>
    }

    return LORAMAC_CRYPTO_SUCCESS;
 8014ad0:	2300      	movs	r3, #0
}
 8014ad2:	4618      	mov	r0, r3
 8014ad4:	3710      	adds	r7, #16
 8014ad6:	46bd      	mov	sp, r7
 8014ad8:	bd80      	pop	{r7, pc}
 8014ada:	bf00      	nop
 8014adc:	20001b58 	.word	0x20001b58

08014ae0 <LoRaMacCryptoHandleJoinAccept>:
    return LORAMAC_CRYPTO_ERROR;
#endif /* LORAMAC_VERSION */
}

LoRaMacCryptoStatus_t LoRaMacCryptoHandleJoinAccept( JoinReqIdentifier_t joinReqType, uint8_t* joinEUI, LoRaMacMessageJoinAccept_t* macMsg )
{
 8014ae0:	b590      	push	{r4, r7, lr}
 8014ae2:	b097      	sub	sp, #92	@ 0x5c
 8014ae4:	af04      	add	r7, sp, #16
 8014ae6:	4603      	mov	r3, r0
 8014ae8:	60b9      	str	r1, [r7, #8]
 8014aea:	607a      	str	r2, [r7, #4]
 8014aec:	73fb      	strb	r3, [r7, #15]
    if( ( macMsg == 0 ) || ( joinEUI == 0 ) )
 8014aee:	687b      	ldr	r3, [r7, #4]
 8014af0:	2b00      	cmp	r3, #0
 8014af2:	d002      	beq.n	8014afa <LoRaMacCryptoHandleJoinAccept+0x1a>
 8014af4:	68bb      	ldr	r3, [r7, #8]
 8014af6:	2b00      	cmp	r3, #0
 8014af8:	d101      	bne.n	8014afe <LoRaMacCryptoHandleJoinAccept+0x1e>
    {
        return LORAMAC_CRYPTO_ERROR_NPE;
 8014afa:	2309      	movs	r3, #9
 8014afc:	e0d1      	b.n	8014ca2 <LoRaMacCryptoHandleJoinAccept+0x1c2>
    }

    LoRaMacCryptoStatus_t retval = LORAMAC_CRYPTO_ERROR;
 8014afe:	2312      	movs	r3, #18
 8014b00:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
    uint8_t decJoinAccept[LORAMAC_JOIN_ACCEPT_FRAME_MAX_SIZE] = { 0 };
 8014b04:	f107 0314 	add.w	r3, r7, #20
 8014b08:	2221      	movs	r2, #33	@ 0x21
 8014b0a:	2100      	movs	r1, #0
 8014b0c:	4618      	mov	r0, r3
 8014b0e:	f007 fd5d 	bl	801c5cc <memset>
    uint8_t versionMinor         = 0;
 8014b12:	2300      	movs	r3, #0
 8014b14:	74fb      	strb	r3, [r7, #19]
    uint16_t nonce               = CryptoNvm->DevNonce;
 8014b16:	4b65      	ldr	r3, [pc, #404]	@ (8014cac <LoRaMacCryptoHandleJoinAccept+0x1cc>)
 8014b18:	681b      	ldr	r3, [r3, #0]
 8014b1a:	889b      	ldrh	r3, [r3, #4]
 8014b1c:	f8a7 3044 	strh.w	r3, [r7, #68]	@ 0x44
            nonce = CryptoNvm->FCntList.RJcount1;
        }
    }
#endif /* LORAMAC_VERSION */

    if( SecureElementProcessJoinAccept( joinReqType, joinEUI, nonce, macMsg->Buffer,
 8014b20:	687b      	ldr	r3, [r7, #4]
 8014b22:	681c      	ldr	r4, [r3, #0]
 8014b24:	687b      	ldr	r3, [r7, #4]
 8014b26:	791b      	ldrb	r3, [r3, #4]
 8014b28:	f8b7 1044 	ldrh.w	r1, [r7, #68]	@ 0x44
 8014b2c:	7bf8      	ldrb	r0, [r7, #15]
 8014b2e:	f107 0213 	add.w	r2, r7, #19
 8014b32:	9202      	str	r2, [sp, #8]
 8014b34:	f107 0214 	add.w	r2, r7, #20
 8014b38:	9201      	str	r2, [sp, #4]
 8014b3a:	9300      	str	r3, [sp, #0]
 8014b3c:	4623      	mov	r3, r4
 8014b3e:	460a      	mov	r2, r1
 8014b40:	68b9      	ldr	r1, [r7, #8]
 8014b42:	f7f7 fe56 	bl	800c7f2 <SecureElementProcessJoinAccept>
 8014b46:	4603      	mov	r3, r0
 8014b48:	2b00      	cmp	r3, #0
 8014b4a:	d001      	beq.n	8014b50 <LoRaMacCryptoHandleJoinAccept+0x70>
                                        macMsg->BufSize, decJoinAccept,
                                        &versionMinor ) != SECURE_ELEMENT_SUCCESS )
    {
        return LORAMAC_CRYPTO_ERROR_SECURE_ELEMENT_FUNC;
 8014b4c:	230e      	movs	r3, #14
 8014b4e:	e0a8      	b.n	8014ca2 <LoRaMacCryptoHandleJoinAccept+0x1c2>
    }

    memcpy1( macMsg->Buffer, decJoinAccept, macMsg->BufSize );
 8014b50:	687b      	ldr	r3, [r7, #4]
 8014b52:	6818      	ldr	r0, [r3, #0]
 8014b54:	687b      	ldr	r3, [r7, #4]
 8014b56:	791b      	ldrb	r3, [r3, #4]
 8014b58:	461a      	mov	r2, r3
 8014b5a:	f107 0314 	add.w	r3, r7, #20
 8014b5e:	4619      	mov	r1, r3
 8014b60:	f002 ff5f 	bl	8017a22 <memcpy1>

    // Parse the message
    if( LoRaMacParserJoinAccept( macMsg ) != LORAMAC_PARSER_SUCCESS )
 8014b64:	6878      	ldr	r0, [r7, #4]
 8014b66:	f000 f9ed 	bl	8014f44 <LoRaMacParserJoinAccept>
 8014b6a:	4603      	mov	r3, r0
 8014b6c:	2b00      	cmp	r3, #0
 8014b6e:	d001      	beq.n	8014b74 <LoRaMacCryptoHandleJoinAccept+0x94>
    {
        return LORAMAC_CRYPTO_ERROR_PARSER;
 8014b70:	230f      	movs	r3, #15
 8014b72:	e096      	b.n	8014ca2 <LoRaMacCryptoHandleJoinAccept+0x1c2>
    }

    uint32_t currentJoinNonce;
    bool isJoinNonceOk = false;
 8014b74:	2300      	movs	r3, #0
 8014b76:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43

    currentJoinNonce = ( uint32_t )macMsg->JoinNonce[0];
 8014b7a:	687b      	ldr	r3, [r7, #4]
 8014b7c:	799b      	ldrb	r3, [r3, #6]
 8014b7e:	63fb      	str	r3, [r7, #60]	@ 0x3c
    currentJoinNonce |= ( ( uint32_t )macMsg->JoinNonce[1] << 8 );
 8014b80:	687b      	ldr	r3, [r7, #4]
 8014b82:	79db      	ldrb	r3, [r3, #7]
 8014b84:	021b      	lsls	r3, r3, #8
 8014b86:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 8014b88:	4313      	orrs	r3, r2
 8014b8a:	63fb      	str	r3, [r7, #60]	@ 0x3c
    currentJoinNonce |= ( ( uint32_t )macMsg->JoinNonce[2] << 16 );
 8014b8c:	687b      	ldr	r3, [r7, #4]
 8014b8e:	7a1b      	ldrb	r3, [r3, #8]
 8014b90:	041b      	lsls	r3, r3, #16
 8014b92:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 8014b94:	4313      	orrs	r3, r2
 8014b96:	63fb      	str	r3, [r7, #60]	@ 0x3c
        isJoinNonceOk = IsJoinNonce11xOk( currentJoinNonce );
    }
    else
#endif /* LORAMAC_VERSION */
    {
        isJoinNonceOk = IsJoinNonce10xOk( currentJoinNonce );
 8014b98:	6bf8      	ldr	r0, [r7, #60]	@ 0x3c
 8014b9a:	f7ff fe4d 	bl	8014838 <IsJoinNonce10xOk>
 8014b9e:	4603      	mov	r3, r0
 8014ba0:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
    }

    if( isJoinNonceOk == true )
 8014ba4:	f897 3043 	ldrb.w	r3, [r7, #67]	@ 0x43
 8014ba8:	2b00      	cmp	r3, #0
 8014baa:	d010      	beq.n	8014bce <LoRaMacCryptoHandleJoinAccept+0xee>
    {
        CryptoNvm->JoinNonce = currentJoinNonce;
 8014bac:	4b3f      	ldr	r3, [pc, #252]	@ (8014cac <LoRaMacCryptoHandleJoinAccept+0x1cc>)
 8014bae:	681b      	ldr	r3, [r3, #0]
 8014bb0:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 8014bb2:	609a      	str	r2, [r3, #8]
    {
        return LORAMAC_CRYPTO_FAIL_JOIN_NONCE;
    }

    // Derive lifetime keys
    retval = LoRaMacCryptoDeriveLifeTimeKey( versionMinor, MC_ROOT_KEY );
 8014bb4:	7cfb      	ldrb	r3, [r7, #19]
 8014bb6:	210b      	movs	r1, #11
 8014bb8:	4618      	mov	r0, r3
 8014bba:	f000 f989 	bl	8014ed0 <LoRaMacCryptoDeriveLifeTimeKey>
 8014bbe:	4603      	mov	r3, r0
 8014bc0:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
    if( retval != LORAMAC_CRYPTO_SUCCESS )
 8014bc4:	f897 3047 	ldrb.w	r3, [r7, #71]	@ 0x47
 8014bc8:	2b00      	cmp	r3, #0
 8014bca:	d005      	beq.n	8014bd8 <LoRaMacCryptoHandleJoinAccept+0xf8>
 8014bcc:	e001      	b.n	8014bd2 <LoRaMacCryptoHandleJoinAccept+0xf2>
        return LORAMAC_CRYPTO_FAIL_JOIN_NONCE;
 8014bce:	2303      	movs	r3, #3
 8014bd0:	e067      	b.n	8014ca2 <LoRaMacCryptoHandleJoinAccept+0x1c2>
    {
        return retval;
 8014bd2:	f897 3047 	ldrb.w	r3, [r7, #71]	@ 0x47
 8014bd6:	e064      	b.n	8014ca2 <LoRaMacCryptoHandleJoinAccept+0x1c2>
    }

    retval = LoRaMacCryptoDeriveLifeTimeKey( 0, MC_KE_KEY );
 8014bd8:	210c      	movs	r1, #12
 8014bda:	2000      	movs	r0, #0
 8014bdc:	f000 f978 	bl	8014ed0 <LoRaMacCryptoDeriveLifeTimeKey>
 8014be0:	4603      	mov	r3, r0
 8014be2:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
    if( retval != LORAMAC_CRYPTO_SUCCESS )
 8014be6:	f897 3047 	ldrb.w	r3, [r7, #71]	@ 0x47
 8014bea:	2b00      	cmp	r3, #0
 8014bec:	d002      	beq.n	8014bf4 <LoRaMacCryptoHandleJoinAccept+0x114>
    {
        return retval;
 8014bee:	f897 3047 	ldrb.w	r3, [r7, #71]	@ 0x47
 8014bf2:	e056      	b.n	8014ca2 <LoRaMacCryptoHandleJoinAccept+0x1c2>
    }

    retval = LoRaMacCryptoDeriveLifeTimeKey( 0, DATABLOCK_INT_KEY );
 8014bf4:	210a      	movs	r1, #10
 8014bf6:	2000      	movs	r0, #0
 8014bf8:	f000 f96a 	bl	8014ed0 <LoRaMacCryptoDeriveLifeTimeKey>
 8014bfc:	4603      	mov	r3, r0
 8014bfe:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
    if( retval != LORAMAC_CRYPTO_SUCCESS )
 8014c02:	f897 3047 	ldrb.w	r3, [r7, #71]	@ 0x47
 8014c06:	2b00      	cmp	r3, #0
 8014c08:	d002      	beq.n	8014c10 <LoRaMacCryptoHandleJoinAccept+0x130>
    {
        return retval;
 8014c0a:	f897 3047 	ldrb.w	r3, [r7, #71]	@ 0x47
 8014c0e:	e048      	b.n	8014ca2 <LoRaMacCryptoHandleJoinAccept+0x1c2>
    {
        // Operating in LoRaWAN 1.0.x mode

        uint32_t netID;

        netID = ( uint32_t )macMsg->NetID[0];
 8014c10:	687b      	ldr	r3, [r7, #4]
 8014c12:	7a5b      	ldrb	r3, [r3, #9]
 8014c14:	63bb      	str	r3, [r7, #56]	@ 0x38
        netID |= ( ( uint32_t )macMsg->NetID[1] << 8 );
 8014c16:	687b      	ldr	r3, [r7, #4]
 8014c18:	7a9b      	ldrb	r3, [r3, #10]
 8014c1a:	021b      	lsls	r3, r3, #8
 8014c1c:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8014c1e:	4313      	orrs	r3, r2
 8014c20:	63bb      	str	r3, [r7, #56]	@ 0x38
        netID |= ( ( uint32_t )macMsg->NetID[2] << 16 );
 8014c22:	687b      	ldr	r3, [r7, #4]
 8014c24:	7adb      	ldrb	r3, [r3, #11]
 8014c26:	041b      	lsls	r3, r3, #16
 8014c28:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8014c2a:	4313      	orrs	r3, r2
 8014c2c:	63bb      	str	r3, [r7, #56]	@ 0x38

        retval = DeriveSessionKey10x( APP_S_KEY, currentJoinNonce, netID, nonce );
 8014c2e:	f8b7 3044 	ldrh.w	r3, [r7, #68]	@ 0x44
 8014c32:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8014c34:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8014c36:	2009      	movs	r0, #9
 8014c38:	f7ff fcdc 	bl	80145f4 <DeriveSessionKey10x>
 8014c3c:	4603      	mov	r3, r0
 8014c3e:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
        if( retval != LORAMAC_CRYPTO_SUCCESS )
 8014c42:	f897 3047 	ldrb.w	r3, [r7, #71]	@ 0x47
 8014c46:	2b00      	cmp	r3, #0
 8014c48:	d002      	beq.n	8014c50 <LoRaMacCryptoHandleJoinAccept+0x170>
        {
            return retval;
 8014c4a:	f897 3047 	ldrb.w	r3, [r7, #71]	@ 0x47
 8014c4e:	e028      	b.n	8014ca2 <LoRaMacCryptoHandleJoinAccept+0x1c2>
            return retval;
        }

        retval = DeriveSessionKey10x( S_NWK_S_INT_KEY, currentJoinNonce, netID, nonce );
#else
        retval = DeriveSessionKey10x( NWK_S_KEY, currentJoinNonce, netID, nonce );
 8014c50:	f8b7 3044 	ldrh.w	r3, [r7, #68]	@ 0x44
 8014c54:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8014c56:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8014c58:	2008      	movs	r0, #8
 8014c5a:	f7ff fccb 	bl	80145f4 <DeriveSessionKey10x>
 8014c5e:	4603      	mov	r3, r0
 8014c60:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
#endif /* LORAMAC_VERSION */
        if( retval != LORAMAC_CRYPTO_SUCCESS )
 8014c64:	f897 3047 	ldrb.w	r3, [r7, #71]	@ 0x47
 8014c68:	2b00      	cmp	r3, #0
 8014c6a:	d002      	beq.n	8014c72 <LoRaMacCryptoHandleJoinAccept+0x192>
        {
            return retval;
 8014c6c:	f897 3047 	ldrb.w	r3, [r7, #71]	@ 0x47
 8014c70:	e017      	b.n	8014ca2 <LoRaMacCryptoHandleJoinAccept+0x1c2>
        }
    }

    // Join-Accept is successfully processed
    // Save LoRaWAN specification version
    CryptoNvm->LrWanVersion.Fields.Minor = versionMinor;
 8014c72:	4b0e      	ldr	r3, [pc, #56]	@ (8014cac <LoRaMacCryptoHandleJoinAccept+0x1cc>)
 8014c74:	681b      	ldr	r3, [r3, #0]
 8014c76:	7cfa      	ldrb	r2, [r7, #19]
 8014c78:	709a      	strb	r2, [r3, #2]

    // Reset frame counters
#if (defined( LORAMAC_VERSION ) && ( LORAMAC_VERSION == 0x01010100 ))
    RJcount0 = 0;
#endif /* LORAMAC_VERSION */
    CryptoNvm->FCntList.FCntUp = 0;
 8014c7a:	4b0c      	ldr	r3, [pc, #48]	@ (8014cac <LoRaMacCryptoHandleJoinAccept+0x1cc>)
 8014c7c:	681b      	ldr	r3, [r3, #0]
 8014c7e:	2200      	movs	r2, #0
 8014c80:	60da      	str	r2, [r3, #12]
    CryptoNvm->FCntList.FCntDown = FCNT_DOWN_INITIAL_VALUE;
 8014c82:	4b0a      	ldr	r3, [pc, #40]	@ (8014cac <LoRaMacCryptoHandleJoinAccept+0x1cc>)
 8014c84:	681b      	ldr	r3, [r3, #0]
 8014c86:	f04f 32ff 	mov.w	r2, #4294967295
 8014c8a:	619a      	str	r2, [r3, #24]
    CryptoNvm->FCntList.NFCntDown = FCNT_DOWN_INITIAL_VALUE;
 8014c8c:	4b07      	ldr	r3, [pc, #28]	@ (8014cac <LoRaMacCryptoHandleJoinAccept+0x1cc>)
 8014c8e:	681b      	ldr	r3, [r3, #0]
 8014c90:	f04f 32ff 	mov.w	r2, #4294967295
 8014c94:	611a      	str	r2, [r3, #16]
    CryptoNvm->FCntList.AFCntDown = FCNT_DOWN_INITIAL_VALUE;
 8014c96:	4b05      	ldr	r3, [pc, #20]	@ (8014cac <LoRaMacCryptoHandleJoinAccept+0x1cc>)
 8014c98:	681b      	ldr	r3, [r3, #0]
 8014c9a:	f04f 32ff 	mov.w	r2, #4294967295
 8014c9e:	615a      	str	r2, [r3, #20]

    return LORAMAC_CRYPTO_SUCCESS;
 8014ca0:	2300      	movs	r3, #0
}
 8014ca2:	4618      	mov	r0, r3
 8014ca4:	374c      	adds	r7, #76	@ 0x4c
 8014ca6:	46bd      	mov	sp, r7
 8014ca8:	bd90      	pop	{r4, r7, pc}
 8014caa:	bf00      	nop
 8014cac:	20001b58 	.word	0x20001b58

08014cb0 <LoRaMacCryptoSecureMessage>:

LoRaMacCryptoStatus_t LoRaMacCryptoSecureMessage( uint32_t fCntUp, uint8_t txDr, uint8_t txCh, LoRaMacMessageData_t* macMsg )
{
 8014cb0:	b590      	push	{r4, r7, lr}
 8014cb2:	b08b      	sub	sp, #44	@ 0x2c
 8014cb4:	af04      	add	r7, sp, #16
 8014cb6:	60f8      	str	r0, [r7, #12]
 8014cb8:	607b      	str	r3, [r7, #4]
 8014cba:	460b      	mov	r3, r1
 8014cbc:	72fb      	strb	r3, [r7, #11]
 8014cbe:	4613      	mov	r3, r2
 8014cc0:	72bb      	strb	r3, [r7, #10]
    LoRaMacCryptoStatus_t retval = LORAMAC_CRYPTO_ERROR;
 8014cc2:	2312      	movs	r3, #18
 8014cc4:	75bb      	strb	r3, [r7, #22]
    KeyIdentifier_t payloadDecryptionKeyID = APP_S_KEY;
 8014cc6:	2309      	movs	r3, #9
 8014cc8:	75fb      	strb	r3, [r7, #23]

    if( macMsg == NULL )
 8014cca:	687b      	ldr	r3, [r7, #4]
 8014ccc:	2b00      	cmp	r3, #0
 8014cce:	d101      	bne.n	8014cd4 <LoRaMacCryptoSecureMessage+0x24>
    {
        return LORAMAC_CRYPTO_ERROR_NPE;
 8014cd0:	2309      	movs	r3, #9
 8014cd2:	e05e      	b.n	8014d92 <LoRaMacCryptoSecureMessage+0xe2>
    }

    if( fCntUp < CryptoNvm->FCntList.FCntUp )
 8014cd4:	4b31      	ldr	r3, [pc, #196]	@ (8014d9c <LoRaMacCryptoSecureMessage+0xec>)
 8014cd6:	681b      	ldr	r3, [r3, #0]
 8014cd8:	68db      	ldr	r3, [r3, #12]
 8014cda:	68fa      	ldr	r2, [r7, #12]
 8014cdc:	429a      	cmp	r2, r3
 8014cde:	d201      	bcs.n	8014ce4 <LoRaMacCryptoSecureMessage+0x34>
    {
        return LORAMAC_CRYPTO_FAIL_FCNT_SMALLER;
 8014ce0:	2306      	movs	r3, #6
 8014ce2:	e056      	b.n	8014d92 <LoRaMacCryptoSecureMessage+0xe2>
    }

    // Encrypt payload
    if( macMsg->FPort == 0 )
 8014ce4:	687b      	ldr	r3, [r7, #4]
 8014ce6:	f893 3020 	ldrb.w	r3, [r3, #32]
 8014cea:	2b00      	cmp	r3, #0
 8014cec:	d101      	bne.n	8014cf2 <LoRaMacCryptoSecureMessage+0x42>
    {
        // Use network session key
#if (defined( LORAMAC_VERSION ) && ( LORAMAC_VERSION == 0x01010100 ))
        payloadDecryptionKeyID = NWK_S_ENC_KEY;
#else
        payloadDecryptionKeyID = NWK_S_KEY;
 8014cee:	2308      	movs	r3, #8
 8014cf0:	75fb      	strb	r3, [r7, #23]
#endif /* LORAMAC_VERSION */
    }

    if( fCntUp > CryptoNvm->FCntList.FCntUp )
 8014cf2:	4b2a      	ldr	r3, [pc, #168]	@ (8014d9c <LoRaMacCryptoSecureMessage+0xec>)
 8014cf4:	681b      	ldr	r3, [r3, #0]
 8014cf6:	68db      	ldr	r3, [r3, #12]
 8014cf8:	68fa      	ldr	r2, [r7, #12]
 8014cfa:	429a      	cmp	r2, r3
 8014cfc:	d916      	bls.n	8014d2c <LoRaMacCryptoSecureMessage+0x7c>
    {
        retval = PayloadEncrypt( macMsg->FRMPayload, macMsg->FRMPayloadSize, payloadDecryptionKeyID, macMsg->FHDR.DevAddr, UPLINK, fCntUp );
 8014cfe:	687b      	ldr	r3, [r7, #4]
 8014d00:	6a58      	ldr	r0, [r3, #36]	@ 0x24
 8014d02:	687b      	ldr	r3, [r7, #4]
 8014d04:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8014d08:	b219      	sxth	r1, r3
 8014d0a:	687b      	ldr	r3, [r7, #4]
 8014d0c:	689c      	ldr	r4, [r3, #8]
 8014d0e:	7dfa      	ldrb	r2, [r7, #23]
 8014d10:	68fb      	ldr	r3, [r7, #12]
 8014d12:	9301      	str	r3, [sp, #4]
 8014d14:	2300      	movs	r3, #0
 8014d16:	9300      	str	r3, [sp, #0]
 8014d18:	4623      	mov	r3, r4
 8014d1a:	f7ff fa79 	bl	8014210 <PayloadEncrypt>
 8014d1e:	4603      	mov	r3, r0
 8014d20:	75bb      	strb	r3, [r7, #22]
        if( retval != LORAMAC_CRYPTO_SUCCESS )
 8014d22:	7dbb      	ldrb	r3, [r7, #22]
 8014d24:	2b00      	cmp	r3, #0
 8014d26:	d001      	beq.n	8014d2c <LoRaMacCryptoSecureMessage+0x7c>
        {
            return retval;
 8014d28:	7dbb      	ldrb	r3, [r7, #22]
 8014d2a:	e032      	b.n	8014d92 <LoRaMacCryptoSecureMessage+0xe2>
        }
#endif /* LORAMAC_VERSION */
    }

    // Serialize message
    if( LoRaMacSerializerData( macMsg ) != LORAMAC_SERIALIZER_SUCCESS )
 8014d2c:	6878      	ldr	r0, [r7, #4]
 8014d2e:	f000 fb48 	bl	80153c2 <LoRaMacSerializerData>
 8014d32:	4603      	mov	r3, r0
 8014d34:	2b00      	cmp	r3, #0
 8014d36:	d001      	beq.n	8014d3c <LoRaMacCryptoSecureMessage+0x8c>
    {
        return LORAMAC_CRYPTO_ERROR_SERIALIZER;
 8014d38:	2310      	movs	r3, #16
 8014d3a:	e02a      	b.n	8014d92 <LoRaMacCryptoSecureMessage+0xe2>
    {
        // Use network session key
#if (defined( LORAMAC_VERSION ) && ( LORAMAC_VERSION == 0x01010100 ))
        payloadDecryptionKeyID = NWK_S_ENC_KEY;
#else
        payloadDecryptionKeyID = NWK_S_KEY;
 8014d3c:	2308      	movs	r3, #8
 8014d3e:	75fb      	strb	r3, [r7, #23]
#endif /* LORAMAC_VERSION */
        // MIC = cmacF[0..3]
        // The IsAck parameter is every time false since the ConfFCnt field is not used in legacy mode.
        retval = ComputeCmacB0( macMsg->Buffer, ( macMsg->BufSize - LORAMAC_MIC_FIELD_SIZE ), payloadDecryptionKeyID, false, UPLINK, macMsg->FHDR.DevAddr, fCntUp, &macMsg->MIC );
 8014d40:	687b      	ldr	r3, [r7, #4]
 8014d42:	6818      	ldr	r0, [r3, #0]
 8014d44:	687b      	ldr	r3, [r7, #4]
 8014d46:	791b      	ldrb	r3, [r3, #4]
 8014d48:	3b04      	subs	r3, #4
 8014d4a:	b299      	uxth	r1, r3
 8014d4c:	687b      	ldr	r3, [r7, #4]
 8014d4e:	689b      	ldr	r3, [r3, #8]
 8014d50:	687a      	ldr	r2, [r7, #4]
 8014d52:	322c      	adds	r2, #44	@ 0x2c
 8014d54:	7dfc      	ldrb	r4, [r7, #23]
 8014d56:	9203      	str	r2, [sp, #12]
 8014d58:	68fa      	ldr	r2, [r7, #12]
 8014d5a:	9202      	str	r2, [sp, #8]
 8014d5c:	9301      	str	r3, [sp, #4]
 8014d5e:	2300      	movs	r3, #0
 8014d60:	9300      	str	r3, [sp, #0]
 8014d62:	2300      	movs	r3, #0
 8014d64:	4622      	mov	r2, r4
 8014d66:	f7ff fb52 	bl	801440e <ComputeCmacB0>
 8014d6a:	4603      	mov	r3, r0
 8014d6c:	75bb      	strb	r3, [r7, #22]
        if( retval != LORAMAC_CRYPTO_SUCCESS )
 8014d6e:	7dbb      	ldrb	r3, [r7, #22]
 8014d70:	2b00      	cmp	r3, #0
 8014d72:	d001      	beq.n	8014d78 <LoRaMacCryptoSecureMessage+0xc8>
        {
            return retval;
 8014d74:	7dbb      	ldrb	r3, [r7, #22]
 8014d76:	e00c      	b.n	8014d92 <LoRaMacCryptoSecureMessage+0xe2>
        }
    }

    // Re-serialize message to add the MIC
    if( LoRaMacSerializerData( macMsg ) != LORAMAC_SERIALIZER_SUCCESS )
 8014d78:	6878      	ldr	r0, [r7, #4]
 8014d7a:	f000 fb22 	bl	80153c2 <LoRaMacSerializerData>
 8014d7e:	4603      	mov	r3, r0
 8014d80:	2b00      	cmp	r3, #0
 8014d82:	d001      	beq.n	8014d88 <LoRaMacCryptoSecureMessage+0xd8>
    {
        return LORAMAC_CRYPTO_ERROR_SERIALIZER;
 8014d84:	2310      	movs	r3, #16
 8014d86:	e004      	b.n	8014d92 <LoRaMacCryptoSecureMessage+0xe2>
    }

    CryptoNvm->FCntList.FCntUp = fCntUp;
 8014d88:	4b04      	ldr	r3, [pc, #16]	@ (8014d9c <LoRaMacCryptoSecureMessage+0xec>)
 8014d8a:	681b      	ldr	r3, [r3, #0]
 8014d8c:	68fa      	ldr	r2, [r7, #12]
 8014d8e:	60da      	str	r2, [r3, #12]

    return LORAMAC_CRYPTO_SUCCESS;
 8014d90:	2300      	movs	r3, #0
}
 8014d92:	4618      	mov	r0, r3
 8014d94:	371c      	adds	r7, #28
 8014d96:	46bd      	mov	sp, r7
 8014d98:	bd90      	pop	{r4, r7, pc}
 8014d9a:	bf00      	nop
 8014d9c:	20001b58 	.word	0x20001b58

08014da0 <LoRaMacCryptoUnsecureMessage>:

LoRaMacCryptoStatus_t LoRaMacCryptoUnsecureMessage( AddressIdentifier_t addrID, uint32_t address, FCntIdentifier_t fCntID, uint32_t fCntDown, LoRaMacMessageData_t* macMsg )
{
 8014da0:	b590      	push	{r4, r7, lr}
 8014da2:	b08b      	sub	sp, #44	@ 0x2c
 8014da4:	af04      	add	r7, sp, #16
 8014da6:	60b9      	str	r1, [r7, #8]
 8014da8:	607b      	str	r3, [r7, #4]
 8014daa:	4603      	mov	r3, r0
 8014dac:	73fb      	strb	r3, [r7, #15]
 8014dae:	4613      	mov	r3, r2
 8014db0:	73bb      	strb	r3, [r7, #14]
    if( macMsg == 0 )
 8014db2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8014db4:	2b00      	cmp	r3, #0
 8014db6:	d101      	bne.n	8014dbc <LoRaMacCryptoUnsecureMessage+0x1c>
    {
        return LORAMAC_CRYPTO_ERROR_NPE;
 8014db8:	2309      	movs	r3, #9
 8014dba:	e083      	b.n	8014ec4 <LoRaMacCryptoUnsecureMessage+0x124>
    }

    if( CheckFCntDown( fCntID, fCntDown ) == false )
 8014dbc:	7bbb      	ldrb	r3, [r7, #14]
 8014dbe:	6879      	ldr	r1, [r7, #4]
 8014dc0:	4618      	mov	r0, r3
 8014dc2:	f7ff fca1 	bl	8014708 <CheckFCntDown>
 8014dc6:	4603      	mov	r3, r0
 8014dc8:	f083 0301 	eor.w	r3, r3, #1
 8014dcc:	b2db      	uxtb	r3, r3
 8014dce:	2b00      	cmp	r3, #0
 8014dd0:	d001      	beq.n	8014dd6 <LoRaMacCryptoUnsecureMessage+0x36>
    {
        return LORAMAC_CRYPTO_FAIL_FCNT_SMALLER;
 8014dd2:	2306      	movs	r3, #6
 8014dd4:	e076      	b.n	8014ec4 <LoRaMacCryptoUnsecureMessage+0x124>
    }

    LoRaMacCryptoStatus_t retval = LORAMAC_CRYPTO_ERROR;
 8014dd6:	2312      	movs	r3, #18
 8014dd8:	757b      	strb	r3, [r7, #21]
    KeyIdentifier_t payloadDecryptionKeyID = APP_S_KEY;
 8014dda:	2309      	movs	r3, #9
 8014ddc:	75fb      	strb	r3, [r7, #23]
#if (defined( LORAMAC_VERSION ) && ( LORAMAC_VERSION == 0x01010100 ))
    KeyIdentifier_t micComputationKeyID = S_NWK_S_INT_KEY;
#else
    KeyIdentifier_t micComputationKeyID = NWK_S_KEY;
 8014dde:	2308      	movs	r3, #8
 8014de0:	753b      	strb	r3, [r7, #20]
#endif /* LORAMAC_VERSION */
    KeyAddr_t* curItem;

    // Parse the message
    if( LoRaMacParserData( macMsg ) != LORAMAC_PARSER_SUCCESS )
 8014de2:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8014de4:	f000 f979 	bl	80150da <LoRaMacParserData>
 8014de8:	4603      	mov	r3, r0
 8014dea:	2b00      	cmp	r3, #0
 8014dec:	d001      	beq.n	8014df2 <LoRaMacCryptoUnsecureMessage+0x52>
    {
        return LORAMAC_CRYPTO_ERROR_PARSER;
 8014dee:	230f      	movs	r3, #15
 8014df0:	e068      	b.n	8014ec4 <LoRaMacCryptoUnsecureMessage+0x124>
    }

    // Determine current security context
    retval = GetKeyAddrItem( addrID, &curItem );
 8014df2:	f107 0210 	add.w	r2, r7, #16
 8014df6:	7bfb      	ldrb	r3, [r7, #15]
 8014df8:	4611      	mov	r1, r2
 8014dfa:	4618      	mov	r0, r3
 8014dfc:	f7ff fbd4 	bl	80145a8 <GetKeyAddrItem>
 8014e00:	4603      	mov	r3, r0
 8014e02:	757b      	strb	r3, [r7, #21]
    if( retval != LORAMAC_CRYPTO_SUCCESS )
 8014e04:	7d7b      	ldrb	r3, [r7, #21]
 8014e06:	2b00      	cmp	r3, #0
 8014e08:	d001      	beq.n	8014e0e <LoRaMacCryptoUnsecureMessage+0x6e>
    {
        return retval;
 8014e0a:	7d7b      	ldrb	r3, [r7, #21]
 8014e0c:	e05a      	b.n	8014ec4 <LoRaMacCryptoUnsecureMessage+0x124>
    }

    payloadDecryptionKeyID = curItem->AppSkey;
 8014e0e:	693b      	ldr	r3, [r7, #16]
 8014e10:	785b      	ldrb	r3, [r3, #1]
 8014e12:	75fb      	strb	r3, [r7, #23]
    micComputationKeyID = curItem->NwkSkey;
 8014e14:	693b      	ldr	r3, [r7, #16]
 8014e16:	789b      	ldrb	r3, [r3, #2]
 8014e18:	753b      	strb	r3, [r7, #20]

    // Check if it is our address
    if( address != macMsg->FHDR.DevAddr )
 8014e1a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8014e1c:	689b      	ldr	r3, [r3, #8]
 8014e1e:	68ba      	ldr	r2, [r7, #8]
 8014e20:	429a      	cmp	r2, r3
 8014e22:	d001      	beq.n	8014e28 <LoRaMacCryptoUnsecureMessage+0x88>
    {
        return LORAMAC_CRYPTO_FAIL_ADDRESS;
 8014e24:	2302      	movs	r3, #2
 8014e26:	e04d      	b.n	8014ec4 <LoRaMacCryptoUnsecureMessage+0x124>
    }

    // Compute mic
    bool isAck = macMsg->FHDR.FCtrl.Bits.Ack;
 8014e28:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8014e2a:	7b1b      	ldrb	r3, [r3, #12]
 8014e2c:	f3c3 1340 	ubfx	r3, r3, #5, #1
 8014e30:	b2db      	uxtb	r3, r3
 8014e32:	2b00      	cmp	r3, #0
 8014e34:	bf14      	ite	ne
 8014e36:	2301      	movne	r3, #1
 8014e38:	2300      	moveq	r3, #0
 8014e3a:	75bb      	strb	r3, [r7, #22]
    if( CryptoNvm->LrWanVersion.Fields.Minor == 0 )
 8014e3c:	4b23      	ldr	r3, [pc, #140]	@ (8014ecc <LoRaMacCryptoUnsecureMessage+0x12c>)
 8014e3e:	681b      	ldr	r3, [r3, #0]
 8014e40:	789b      	ldrb	r3, [r3, #2]
 8014e42:	2b00      	cmp	r3, #0
 8014e44:	d101      	bne.n	8014e4a <LoRaMacCryptoUnsecureMessage+0xaa>
    {
        // In legacy mode the IsAck parameter is forced to be false since the ConfFCnt field is not used.
        isAck = false;
 8014e46:	2300      	movs	r3, #0
 8014e48:	75bb      	strb	r3, [r7, #22]
    }

    // Verify mic
    retval = VerifyCmacB0( macMsg->Buffer, ( macMsg->BufSize - LORAMAC_MIC_FIELD_SIZE ), micComputationKeyID, isAck, DOWNLINK, address, fCntDown, macMsg->MIC );
 8014e4a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8014e4c:	6818      	ldr	r0, [r3, #0]
 8014e4e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8014e50:	791b      	ldrb	r3, [r3, #4]
 8014e52:	3b04      	subs	r3, #4
 8014e54:	b299      	uxth	r1, r3
 8014e56:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8014e58:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8014e5a:	7dbc      	ldrb	r4, [r7, #22]
 8014e5c:	7d3a      	ldrb	r2, [r7, #20]
 8014e5e:	9303      	str	r3, [sp, #12]
 8014e60:	687b      	ldr	r3, [r7, #4]
 8014e62:	9302      	str	r3, [sp, #8]
 8014e64:	68bb      	ldr	r3, [r7, #8]
 8014e66:	9301      	str	r3, [sp, #4]
 8014e68:	2301      	movs	r3, #1
 8014e6a:	9300      	str	r3, [sp, #0]
 8014e6c:	4623      	mov	r3, r4
 8014e6e:	f7ff fb0c 	bl	801448a <VerifyCmacB0>
 8014e72:	4603      	mov	r3, r0
 8014e74:	757b      	strb	r3, [r7, #21]
    if( retval != LORAMAC_CRYPTO_SUCCESS )
 8014e76:	7d7b      	ldrb	r3, [r7, #21]
 8014e78:	2b00      	cmp	r3, #0
 8014e7a:	d001      	beq.n	8014e80 <LoRaMacCryptoUnsecureMessage+0xe0>
    {
        return retval;
 8014e7c:	7d7b      	ldrb	r3, [r7, #21]
 8014e7e:	e021      	b.n	8014ec4 <LoRaMacCryptoUnsecureMessage+0x124>
    }

    // Decrypt payload
    if( macMsg->FPort == 0 )
 8014e80:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8014e82:	f893 3020 	ldrb.w	r3, [r3, #32]
 8014e86:	2b00      	cmp	r3, #0
 8014e88:	d101      	bne.n	8014e8e <LoRaMacCryptoUnsecureMessage+0xee>
    {
        // Use network session encryption key
#if (defined( LORAMAC_VERSION ) && ( LORAMAC_VERSION == 0x01010100 ))
        payloadDecryptionKeyID = NWK_S_ENC_KEY;
#else
        payloadDecryptionKeyID = NWK_S_KEY;
 8014e8a:	2308      	movs	r3, #8
 8014e8c:	75fb      	strb	r3, [r7, #23]
#endif /* LORAMAC_VERSION */
    }
    retval = PayloadEncrypt( macMsg->FRMPayload, macMsg->FRMPayloadSize, payloadDecryptionKeyID, address, DOWNLINK, fCntDown );
 8014e8e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8014e90:	6a58      	ldr	r0, [r3, #36]	@ 0x24
 8014e92:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8014e94:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8014e98:	b219      	sxth	r1, r3
 8014e9a:	7dfa      	ldrb	r2, [r7, #23]
 8014e9c:	687b      	ldr	r3, [r7, #4]
 8014e9e:	9301      	str	r3, [sp, #4]
 8014ea0:	2301      	movs	r3, #1
 8014ea2:	9300      	str	r3, [sp, #0]
 8014ea4:	68bb      	ldr	r3, [r7, #8]
 8014ea6:	f7ff f9b3 	bl	8014210 <PayloadEncrypt>
 8014eaa:	4603      	mov	r3, r0
 8014eac:	757b      	strb	r3, [r7, #21]
    if( retval != LORAMAC_CRYPTO_SUCCESS )
 8014eae:	7d7b      	ldrb	r3, [r7, #21]
 8014eb0:	2b00      	cmp	r3, #0
 8014eb2:	d001      	beq.n	8014eb8 <LoRaMacCryptoUnsecureMessage+0x118>
    {
        return retval;
 8014eb4:	7d7b      	ldrb	r3, [r7, #21]
 8014eb6:	e005      	b.n	8014ec4 <LoRaMacCryptoUnsecureMessage+0x124>
            }
        }
    }
#endif /* LORAMAC_VERSION */

    UpdateFCntDown( fCntID, fCntDown );
 8014eb8:	7bbb      	ldrb	r3, [r7, #14]
 8014eba:	6879      	ldr	r1, [r7, #4]
 8014ebc:	4618      	mov	r0, r3
 8014ebe:	f7ff fc47 	bl	8014750 <UpdateFCntDown>

    return LORAMAC_CRYPTO_SUCCESS;
 8014ec2:	2300      	movs	r3, #0
}
 8014ec4:	4618      	mov	r0, r3
 8014ec6:	371c      	adds	r7, #28
 8014ec8:	46bd      	mov	sp, r7
 8014eca:	bd90      	pop	{r4, r7, pc}
 8014ecc:	20001b58 	.word	0x20001b58

08014ed0 <LoRaMacCryptoDeriveLifeTimeKey>:

    return LORAMAC_CRYPTO_SUCCESS;
}

LoRaMacCryptoStatus_t LoRaMacCryptoDeriveLifeTimeKey( uint8_t versionMinor, KeyIdentifier_t keyID )
{
 8014ed0:	b580      	push	{r7, lr}
 8014ed2:	b088      	sub	sp, #32
 8014ed4:	af00      	add	r7, sp, #0
 8014ed6:	4603      	mov	r3, r0
 8014ed8:	460a      	mov	r2, r1
 8014eda:	71fb      	strb	r3, [r7, #7]
 8014edc:	4613      	mov	r3, r2
 8014ede:	71bb      	strb	r3, [r7, #6]
    uint8_t compBase[16] = { 0 };
 8014ee0:	f107 030c 	add.w	r3, r7, #12
 8014ee4:	2200      	movs	r2, #0
 8014ee6:	601a      	str	r2, [r3, #0]
 8014ee8:	605a      	str	r2, [r3, #4]
 8014eea:	609a      	str	r2, [r3, #8]
 8014eec:	60da      	str	r2, [r3, #12]
    KeyIdentifier_t rootKeyId = APP_KEY;
 8014eee:	2300      	movs	r3, #0
 8014ef0:	77fb      	strb	r3, [r7, #31]
    switch( keyID )
 8014ef2:	79bb      	ldrb	r3, [r7, #6]
 8014ef4:	2b0c      	cmp	r3, #12
 8014ef6:	d00b      	beq.n	8014f10 <LoRaMacCryptoDeriveLifeTimeKey+0x40>
 8014ef8:	2b0c      	cmp	r3, #12
 8014efa:	dc0f      	bgt.n	8014f1c <LoRaMacCryptoDeriveLifeTimeKey+0x4c>
 8014efc:	2b0a      	cmp	r3, #10
 8014efe:	d00a      	beq.n	8014f16 <LoRaMacCryptoDeriveLifeTimeKey+0x46>
 8014f00:	2b0b      	cmp	r3, #11
 8014f02:	d10b      	bne.n	8014f1c <LoRaMacCryptoDeriveLifeTimeKey+0x4c>
    {
        case MC_ROOT_KEY:
            if( versionMinor == 1 )
 8014f04:	79fb      	ldrb	r3, [r7, #7]
 8014f06:	2b01      	cmp	r3, #1
 8014f08:	d10a      	bne.n	8014f20 <LoRaMacCryptoDeriveLifeTimeKey+0x50>
            {
                compBase[0] = 0x20;
 8014f0a:	2320      	movs	r3, #32
 8014f0c:	733b      	strb	r3, [r7, #12]
            }
            break;
 8014f0e:	e007      	b.n	8014f20 <LoRaMacCryptoDeriveLifeTimeKey+0x50>
        case MC_KE_KEY:
            rootKeyId = MC_ROOT_KEY;
 8014f10:	230b      	movs	r3, #11
 8014f12:	77fb      	strb	r3, [r7, #31]
            break;
 8014f14:	e005      	b.n	8014f22 <LoRaMacCryptoDeriveLifeTimeKey+0x52>
        case DATABLOCK_INT_KEY:
            compBase[0] = 0x30;
 8014f16:	2330      	movs	r3, #48	@ 0x30
 8014f18:	733b      	strb	r3, [r7, #12]
            break;
 8014f1a:	e002      	b.n	8014f22 <LoRaMacCryptoDeriveLifeTimeKey+0x52>
        default:
            return LORAMAC_CRYPTO_ERROR_INVALID_KEY_ID;
 8014f1c:	230a      	movs	r3, #10
 8014f1e:	e00d      	b.n	8014f3c <LoRaMacCryptoDeriveLifeTimeKey+0x6c>
            break;
 8014f20:	bf00      	nop
    }

    if( SecureElementDeriveAndStoreKey( compBase, rootKeyId, keyID ) != SECURE_ELEMENT_SUCCESS )
 8014f22:	79ba      	ldrb	r2, [r7, #6]
 8014f24:	7ff9      	ldrb	r1, [r7, #31]
 8014f26:	f107 030c 	add.w	r3, r7, #12
 8014f2a:	4618      	mov	r0, r3
 8014f2c:	f7f7 fc22 	bl	800c774 <SecureElementDeriveAndStoreKey>
 8014f30:	4603      	mov	r3, r0
 8014f32:	2b00      	cmp	r3, #0
 8014f34:	d001      	beq.n	8014f3a <LoRaMacCryptoDeriveLifeTimeKey+0x6a>
    {
        return LORAMAC_CRYPTO_ERROR_SECURE_ELEMENT_FUNC;
 8014f36:	230e      	movs	r3, #14
 8014f38:	e000      	b.n	8014f3c <LoRaMacCryptoDeriveLifeTimeKey+0x6c>
    }

    return LORAMAC_CRYPTO_SUCCESS;
 8014f3a:	2300      	movs	r3, #0
}
 8014f3c:	4618      	mov	r0, r3
 8014f3e:	3720      	adds	r7, #32
 8014f40:	46bd      	mov	sp, r7
 8014f42:	bd80      	pop	{r7, pc}

08014f44 <LoRaMacParserJoinAccept>:
 */
#include "LoRaMacParser.h"
#include "utilities.h"

LoRaMacParserStatus_t LoRaMacParserJoinAccept( LoRaMacMessageJoinAccept_t* macMsg )
{
 8014f44:	b580      	push	{r7, lr}
 8014f46:	b084      	sub	sp, #16
 8014f48:	af00      	add	r7, sp, #0
 8014f4a:	6078      	str	r0, [r7, #4]
    if( ( macMsg == 0 ) || ( macMsg->Buffer == 0 ) )
 8014f4c:	687b      	ldr	r3, [r7, #4]
 8014f4e:	2b00      	cmp	r3, #0
 8014f50:	d003      	beq.n	8014f5a <LoRaMacParserJoinAccept+0x16>
 8014f52:	687b      	ldr	r3, [r7, #4]
 8014f54:	681b      	ldr	r3, [r3, #0]
 8014f56:	2b00      	cmp	r3, #0
 8014f58:	d101      	bne.n	8014f5e <LoRaMacParserJoinAccept+0x1a>
    {
        return LORAMAC_PARSER_ERROR_NPE;
 8014f5a:	2302      	movs	r3, #2
 8014f5c:	e0b9      	b.n	80150d2 <LoRaMacParserJoinAccept+0x18e>
    }

    uint16_t bufItr = 0;
 8014f5e:	2300      	movs	r3, #0
 8014f60:	81fb      	strh	r3, [r7, #14]

    macMsg->MHDR.Value = macMsg->Buffer[bufItr++];
 8014f62:	687b      	ldr	r3, [r7, #4]
 8014f64:	681a      	ldr	r2, [r3, #0]
 8014f66:	89fb      	ldrh	r3, [r7, #14]
 8014f68:	1c59      	adds	r1, r3, #1
 8014f6a:	81f9      	strh	r1, [r7, #14]
 8014f6c:	4413      	add	r3, r2
 8014f6e:	781a      	ldrb	r2, [r3, #0]
 8014f70:	687b      	ldr	r3, [r7, #4]
 8014f72:	715a      	strb	r2, [r3, #5]

    memcpy1( macMsg->JoinNonce, &macMsg->Buffer[bufItr], 3 );
 8014f74:	687b      	ldr	r3, [r7, #4]
 8014f76:	1d98      	adds	r0, r3, #6
 8014f78:	687b      	ldr	r3, [r7, #4]
 8014f7a:	681a      	ldr	r2, [r3, #0]
 8014f7c:	89fb      	ldrh	r3, [r7, #14]
 8014f7e:	4413      	add	r3, r2
 8014f80:	2203      	movs	r2, #3
 8014f82:	4619      	mov	r1, r3
 8014f84:	f002 fd4d 	bl	8017a22 <memcpy1>
    bufItr = bufItr + 3;
 8014f88:	89fb      	ldrh	r3, [r7, #14]
 8014f8a:	3303      	adds	r3, #3
 8014f8c:	81fb      	strh	r3, [r7, #14]

    memcpy1( macMsg->NetID, &macMsg->Buffer[bufItr], 3 );
 8014f8e:	687b      	ldr	r3, [r7, #4]
 8014f90:	f103 0009 	add.w	r0, r3, #9
 8014f94:	687b      	ldr	r3, [r7, #4]
 8014f96:	681a      	ldr	r2, [r3, #0]
 8014f98:	89fb      	ldrh	r3, [r7, #14]
 8014f9a:	4413      	add	r3, r2
 8014f9c:	2203      	movs	r2, #3
 8014f9e:	4619      	mov	r1, r3
 8014fa0:	f002 fd3f 	bl	8017a22 <memcpy1>
    bufItr = bufItr + 3;
 8014fa4:	89fb      	ldrh	r3, [r7, #14]
 8014fa6:	3303      	adds	r3, #3
 8014fa8:	81fb      	strh	r3, [r7, #14]

    macMsg->DevAddr = ( uint32_t ) macMsg->Buffer[bufItr++];
 8014faa:	687b      	ldr	r3, [r7, #4]
 8014fac:	681a      	ldr	r2, [r3, #0]
 8014fae:	89fb      	ldrh	r3, [r7, #14]
 8014fb0:	1c59      	adds	r1, r3, #1
 8014fb2:	81f9      	strh	r1, [r7, #14]
 8014fb4:	4413      	add	r3, r2
 8014fb6:	781b      	ldrb	r3, [r3, #0]
 8014fb8:	461a      	mov	r2, r3
 8014fba:	687b      	ldr	r3, [r7, #4]
 8014fbc:	60da      	str	r2, [r3, #12]
    macMsg->DevAddr |= ( ( uint32_t ) macMsg->Buffer[bufItr++] << 8 );
 8014fbe:	687b      	ldr	r3, [r7, #4]
 8014fc0:	681a      	ldr	r2, [r3, #0]
 8014fc2:	89fb      	ldrh	r3, [r7, #14]
 8014fc4:	1c59      	adds	r1, r3, #1
 8014fc6:	81f9      	strh	r1, [r7, #14]
 8014fc8:	4413      	add	r3, r2
 8014fca:	781b      	ldrb	r3, [r3, #0]
 8014fcc:	021a      	lsls	r2, r3, #8
 8014fce:	687b      	ldr	r3, [r7, #4]
 8014fd0:	68db      	ldr	r3, [r3, #12]
 8014fd2:	431a      	orrs	r2, r3
 8014fd4:	687b      	ldr	r3, [r7, #4]
 8014fd6:	60da      	str	r2, [r3, #12]
    macMsg->DevAddr |= ( ( uint32_t ) macMsg->Buffer[bufItr++] << 16 );
 8014fd8:	687b      	ldr	r3, [r7, #4]
 8014fda:	681a      	ldr	r2, [r3, #0]
 8014fdc:	89fb      	ldrh	r3, [r7, #14]
 8014fde:	1c59      	adds	r1, r3, #1
 8014fe0:	81f9      	strh	r1, [r7, #14]
 8014fe2:	4413      	add	r3, r2
 8014fe4:	781b      	ldrb	r3, [r3, #0]
 8014fe6:	041a      	lsls	r2, r3, #16
 8014fe8:	687b      	ldr	r3, [r7, #4]
 8014fea:	68db      	ldr	r3, [r3, #12]
 8014fec:	431a      	orrs	r2, r3
 8014fee:	687b      	ldr	r3, [r7, #4]
 8014ff0:	60da      	str	r2, [r3, #12]
    macMsg->DevAddr |= ( ( uint32_t ) macMsg->Buffer[bufItr++] << 24 );
 8014ff2:	687b      	ldr	r3, [r7, #4]
 8014ff4:	681a      	ldr	r2, [r3, #0]
 8014ff6:	89fb      	ldrh	r3, [r7, #14]
 8014ff8:	1c59      	adds	r1, r3, #1
 8014ffa:	81f9      	strh	r1, [r7, #14]
 8014ffc:	4413      	add	r3, r2
 8014ffe:	781b      	ldrb	r3, [r3, #0]
 8015000:	061a      	lsls	r2, r3, #24
 8015002:	687b      	ldr	r3, [r7, #4]
 8015004:	68db      	ldr	r3, [r3, #12]
 8015006:	431a      	orrs	r2, r3
 8015008:	687b      	ldr	r3, [r7, #4]
 801500a:	60da      	str	r2, [r3, #12]

    macMsg->DLSettings.Value = macMsg->Buffer[bufItr++];
 801500c:	687b      	ldr	r3, [r7, #4]
 801500e:	681a      	ldr	r2, [r3, #0]
 8015010:	89fb      	ldrh	r3, [r7, #14]
 8015012:	1c59      	adds	r1, r3, #1
 8015014:	81f9      	strh	r1, [r7, #14]
 8015016:	4413      	add	r3, r2
 8015018:	781a      	ldrb	r2, [r3, #0]
 801501a:	687b      	ldr	r3, [r7, #4]
 801501c:	741a      	strb	r2, [r3, #16]

    macMsg->RxDelay = macMsg->Buffer[bufItr++];
 801501e:	687b      	ldr	r3, [r7, #4]
 8015020:	681a      	ldr	r2, [r3, #0]
 8015022:	89fb      	ldrh	r3, [r7, #14]
 8015024:	1c59      	adds	r1, r3, #1
 8015026:	81f9      	strh	r1, [r7, #14]
 8015028:	4413      	add	r3, r2
 801502a:	781a      	ldrb	r2, [r3, #0]
 801502c:	687b      	ldr	r3, [r7, #4]
 801502e:	745a      	strb	r2, [r3, #17]

    if( ( macMsg->BufSize - LORAMAC_MIC_FIELD_SIZE - bufItr ) == LORAMAC_CF_LIST_FIELD_SIZE )
 8015030:	687b      	ldr	r3, [r7, #4]
 8015032:	791b      	ldrb	r3, [r3, #4]
 8015034:	1f1a      	subs	r2, r3, #4
 8015036:	89fb      	ldrh	r3, [r7, #14]
 8015038:	1ad3      	subs	r3, r2, r3
 801503a:	2b10      	cmp	r3, #16
 801503c:	d10e      	bne.n	801505c <LoRaMacParserJoinAccept+0x118>
    {
        memcpy1( macMsg->CFList, &macMsg->Buffer[bufItr], LORAMAC_CF_LIST_FIELD_SIZE );
 801503e:	687b      	ldr	r3, [r7, #4]
 8015040:	f103 0012 	add.w	r0, r3, #18
 8015044:	687b      	ldr	r3, [r7, #4]
 8015046:	681a      	ldr	r2, [r3, #0]
 8015048:	89fb      	ldrh	r3, [r7, #14]
 801504a:	4413      	add	r3, r2
 801504c:	2210      	movs	r2, #16
 801504e:	4619      	mov	r1, r3
 8015050:	f002 fce7 	bl	8017a22 <memcpy1>
        bufItr = bufItr + LORAMAC_CF_LIST_FIELD_SIZE;
 8015054:	89fb      	ldrh	r3, [r7, #14]
 8015056:	3310      	adds	r3, #16
 8015058:	81fb      	strh	r3, [r7, #14]
 801505a:	e008      	b.n	801506e <LoRaMacParserJoinAccept+0x12a>
    }
    else if( ( macMsg->BufSize - LORAMAC_MIC_FIELD_SIZE - bufItr ) > 0 )
 801505c:	687b      	ldr	r3, [r7, #4]
 801505e:	791b      	ldrb	r3, [r3, #4]
 8015060:	1f1a      	subs	r2, r3, #4
 8015062:	89fb      	ldrh	r3, [r7, #14]
 8015064:	1ad3      	subs	r3, r2, r3
 8015066:	2b00      	cmp	r3, #0
 8015068:	dd01      	ble.n	801506e <LoRaMacParserJoinAccept+0x12a>
    {
        return LORAMAC_PARSER_FAIL;
 801506a:	2301      	movs	r3, #1
 801506c:	e031      	b.n	80150d2 <LoRaMacParserJoinAccept+0x18e>
    }

    macMsg->MIC = ( uint32_t ) macMsg->Buffer[bufItr++];
 801506e:	687b      	ldr	r3, [r7, #4]
 8015070:	681a      	ldr	r2, [r3, #0]
 8015072:	89fb      	ldrh	r3, [r7, #14]
 8015074:	1c59      	adds	r1, r3, #1
 8015076:	81f9      	strh	r1, [r7, #14]
 8015078:	4413      	add	r3, r2
 801507a:	781b      	ldrb	r3, [r3, #0]
 801507c:	461a      	mov	r2, r3
 801507e:	687b      	ldr	r3, [r7, #4]
 8015080:	625a      	str	r2, [r3, #36]	@ 0x24
    macMsg->MIC |= ( ( uint32_t ) macMsg->Buffer[bufItr++] << 8 );
 8015082:	687b      	ldr	r3, [r7, #4]
 8015084:	681a      	ldr	r2, [r3, #0]
 8015086:	89fb      	ldrh	r3, [r7, #14]
 8015088:	1c59      	adds	r1, r3, #1
 801508a:	81f9      	strh	r1, [r7, #14]
 801508c:	4413      	add	r3, r2
 801508e:	781b      	ldrb	r3, [r3, #0]
 8015090:	021a      	lsls	r2, r3, #8
 8015092:	687b      	ldr	r3, [r7, #4]
 8015094:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8015096:	431a      	orrs	r2, r3
 8015098:	687b      	ldr	r3, [r7, #4]
 801509a:	625a      	str	r2, [r3, #36]	@ 0x24
    macMsg->MIC |= ( ( uint32_t ) macMsg->Buffer[bufItr++] << 16 );
 801509c:	687b      	ldr	r3, [r7, #4]
 801509e:	681a      	ldr	r2, [r3, #0]
 80150a0:	89fb      	ldrh	r3, [r7, #14]
 80150a2:	1c59      	adds	r1, r3, #1
 80150a4:	81f9      	strh	r1, [r7, #14]
 80150a6:	4413      	add	r3, r2
 80150a8:	781b      	ldrb	r3, [r3, #0]
 80150aa:	041a      	lsls	r2, r3, #16
 80150ac:	687b      	ldr	r3, [r7, #4]
 80150ae:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80150b0:	431a      	orrs	r2, r3
 80150b2:	687b      	ldr	r3, [r7, #4]
 80150b4:	625a      	str	r2, [r3, #36]	@ 0x24
    macMsg->MIC |= ( ( uint32_t ) macMsg->Buffer[bufItr++] << 24 );
 80150b6:	687b      	ldr	r3, [r7, #4]
 80150b8:	681a      	ldr	r2, [r3, #0]
 80150ba:	89fb      	ldrh	r3, [r7, #14]
 80150bc:	1c59      	adds	r1, r3, #1
 80150be:	81f9      	strh	r1, [r7, #14]
 80150c0:	4413      	add	r3, r2
 80150c2:	781b      	ldrb	r3, [r3, #0]
 80150c4:	061a      	lsls	r2, r3, #24
 80150c6:	687b      	ldr	r3, [r7, #4]
 80150c8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80150ca:	431a      	orrs	r2, r3
 80150cc:	687b      	ldr	r3, [r7, #4]
 80150ce:	625a      	str	r2, [r3, #36]	@ 0x24

    return LORAMAC_PARSER_SUCCESS;
 80150d0:	2300      	movs	r3, #0
}
 80150d2:	4618      	mov	r0, r3
 80150d4:	3710      	adds	r7, #16
 80150d6:	46bd      	mov	sp, r7
 80150d8:	bd80      	pop	{r7, pc}

080150da <LoRaMacParserData>:

LoRaMacParserStatus_t LoRaMacParserData( LoRaMacMessageData_t* macMsg )
{
 80150da:	b580      	push	{r7, lr}
 80150dc:	b084      	sub	sp, #16
 80150de:	af00      	add	r7, sp, #0
 80150e0:	6078      	str	r0, [r7, #4]
    if( ( macMsg == 0 ) || ( macMsg->Buffer == 0 ) )
 80150e2:	687b      	ldr	r3, [r7, #4]
 80150e4:	2b00      	cmp	r3, #0
 80150e6:	d003      	beq.n	80150f0 <LoRaMacParserData+0x16>
 80150e8:	687b      	ldr	r3, [r7, #4]
 80150ea:	681b      	ldr	r3, [r3, #0]
 80150ec:	2b00      	cmp	r3, #0
 80150ee:	d101      	bne.n	80150f4 <LoRaMacParserData+0x1a>
    {
        return LORAMAC_PARSER_ERROR_NPE;
 80150f0:	2302      	movs	r3, #2
 80150f2:	e0e0      	b.n	80152b6 <LoRaMacParserData+0x1dc>
    }

    uint16_t bufItr = 0;
 80150f4:	2300      	movs	r3, #0
 80150f6:	81fb      	strh	r3, [r7, #14]

    macMsg->MHDR.Value = macMsg->Buffer[bufItr++];
 80150f8:	687b      	ldr	r3, [r7, #4]
 80150fa:	681a      	ldr	r2, [r3, #0]
 80150fc:	89fb      	ldrh	r3, [r7, #14]
 80150fe:	1c59      	adds	r1, r3, #1
 8015100:	81f9      	strh	r1, [r7, #14]
 8015102:	4413      	add	r3, r2
 8015104:	781a      	ldrb	r2, [r3, #0]
 8015106:	687b      	ldr	r3, [r7, #4]
 8015108:	715a      	strb	r2, [r3, #5]

    macMsg->FHDR.DevAddr = macMsg->Buffer[bufItr++];
 801510a:	687b      	ldr	r3, [r7, #4]
 801510c:	681a      	ldr	r2, [r3, #0]
 801510e:	89fb      	ldrh	r3, [r7, #14]
 8015110:	1c59      	adds	r1, r3, #1
 8015112:	81f9      	strh	r1, [r7, #14]
 8015114:	4413      	add	r3, r2
 8015116:	781b      	ldrb	r3, [r3, #0]
 8015118:	461a      	mov	r2, r3
 801511a:	687b      	ldr	r3, [r7, #4]
 801511c:	609a      	str	r2, [r3, #8]
    macMsg->FHDR.DevAddr |= ( ( uint32_t ) macMsg->Buffer[bufItr++] << 8 );
 801511e:	687b      	ldr	r3, [r7, #4]
 8015120:	681a      	ldr	r2, [r3, #0]
 8015122:	89fb      	ldrh	r3, [r7, #14]
 8015124:	1c59      	adds	r1, r3, #1
 8015126:	81f9      	strh	r1, [r7, #14]
 8015128:	4413      	add	r3, r2
 801512a:	781b      	ldrb	r3, [r3, #0]
 801512c:	021a      	lsls	r2, r3, #8
 801512e:	687b      	ldr	r3, [r7, #4]
 8015130:	689b      	ldr	r3, [r3, #8]
 8015132:	431a      	orrs	r2, r3
 8015134:	687b      	ldr	r3, [r7, #4]
 8015136:	609a      	str	r2, [r3, #8]
    macMsg->FHDR.DevAddr |= ( ( uint32_t ) macMsg->Buffer[bufItr++] << 16 );
 8015138:	687b      	ldr	r3, [r7, #4]
 801513a:	681a      	ldr	r2, [r3, #0]
 801513c:	89fb      	ldrh	r3, [r7, #14]
 801513e:	1c59      	adds	r1, r3, #1
 8015140:	81f9      	strh	r1, [r7, #14]
 8015142:	4413      	add	r3, r2
 8015144:	781b      	ldrb	r3, [r3, #0]
 8015146:	041a      	lsls	r2, r3, #16
 8015148:	687b      	ldr	r3, [r7, #4]
 801514a:	689b      	ldr	r3, [r3, #8]
 801514c:	431a      	orrs	r2, r3
 801514e:	687b      	ldr	r3, [r7, #4]
 8015150:	609a      	str	r2, [r3, #8]
    macMsg->FHDR.DevAddr |= ( ( uint32_t ) macMsg->Buffer[bufItr++] << 24 );
 8015152:	687b      	ldr	r3, [r7, #4]
 8015154:	681a      	ldr	r2, [r3, #0]
 8015156:	89fb      	ldrh	r3, [r7, #14]
 8015158:	1c59      	adds	r1, r3, #1
 801515a:	81f9      	strh	r1, [r7, #14]
 801515c:	4413      	add	r3, r2
 801515e:	781b      	ldrb	r3, [r3, #0]
 8015160:	061a      	lsls	r2, r3, #24
 8015162:	687b      	ldr	r3, [r7, #4]
 8015164:	689b      	ldr	r3, [r3, #8]
 8015166:	431a      	orrs	r2, r3
 8015168:	687b      	ldr	r3, [r7, #4]
 801516a:	609a      	str	r2, [r3, #8]

    macMsg->FHDR.FCtrl.Value = macMsg->Buffer[bufItr++];
 801516c:	687b      	ldr	r3, [r7, #4]
 801516e:	681a      	ldr	r2, [r3, #0]
 8015170:	89fb      	ldrh	r3, [r7, #14]
 8015172:	1c59      	adds	r1, r3, #1
 8015174:	81f9      	strh	r1, [r7, #14]
 8015176:	4413      	add	r3, r2
 8015178:	781a      	ldrb	r2, [r3, #0]
 801517a:	687b      	ldr	r3, [r7, #4]
 801517c:	731a      	strb	r2, [r3, #12]

    macMsg->FHDR.FCnt = macMsg->Buffer[bufItr++];
 801517e:	687b      	ldr	r3, [r7, #4]
 8015180:	681a      	ldr	r2, [r3, #0]
 8015182:	89fb      	ldrh	r3, [r7, #14]
 8015184:	1c59      	adds	r1, r3, #1
 8015186:	81f9      	strh	r1, [r7, #14]
 8015188:	4413      	add	r3, r2
 801518a:	781b      	ldrb	r3, [r3, #0]
 801518c:	461a      	mov	r2, r3
 801518e:	687b      	ldr	r3, [r7, #4]
 8015190:	81da      	strh	r2, [r3, #14]
    macMsg->FHDR.FCnt |= macMsg->Buffer[bufItr++] << 8;
 8015192:	687b      	ldr	r3, [r7, #4]
 8015194:	681a      	ldr	r2, [r3, #0]
 8015196:	89fb      	ldrh	r3, [r7, #14]
 8015198:	1c59      	adds	r1, r3, #1
 801519a:	81f9      	strh	r1, [r7, #14]
 801519c:	4413      	add	r3, r2
 801519e:	781b      	ldrb	r3, [r3, #0]
 80151a0:	0219      	lsls	r1, r3, #8
 80151a2:	687b      	ldr	r3, [r7, #4]
 80151a4:	89db      	ldrh	r3, [r3, #14]
 80151a6:	b21a      	sxth	r2, r3
 80151a8:	b20b      	sxth	r3, r1
 80151aa:	4313      	orrs	r3, r2
 80151ac:	b21b      	sxth	r3, r3
 80151ae:	b29a      	uxth	r2, r3
 80151b0:	687b      	ldr	r3, [r7, #4]
 80151b2:	81da      	strh	r2, [r3, #14]

    memcpy1( macMsg->FHDR.FOpts, &macMsg->Buffer[bufItr], macMsg->FHDR.FCtrl.Bits.FOptsLen );
 80151b4:	687b      	ldr	r3, [r7, #4]
 80151b6:	f103 0010 	add.w	r0, r3, #16
 80151ba:	687b      	ldr	r3, [r7, #4]
 80151bc:	681a      	ldr	r2, [r3, #0]
 80151be:	89fb      	ldrh	r3, [r7, #14]
 80151c0:	18d1      	adds	r1, r2, r3
 80151c2:	687b      	ldr	r3, [r7, #4]
 80151c4:	7b1b      	ldrb	r3, [r3, #12]
 80151c6:	f3c3 0303 	ubfx	r3, r3, #0, #4
 80151ca:	b2db      	uxtb	r3, r3
 80151cc:	461a      	mov	r2, r3
 80151ce:	f002 fc28 	bl	8017a22 <memcpy1>
    bufItr = bufItr + macMsg->FHDR.FCtrl.Bits.FOptsLen;
 80151d2:	687b      	ldr	r3, [r7, #4]
 80151d4:	7b1b      	ldrb	r3, [r3, #12]
 80151d6:	f3c3 0303 	ubfx	r3, r3, #0, #4
 80151da:	b2db      	uxtb	r3, r3
 80151dc:	461a      	mov	r2, r3
 80151de:	89fb      	ldrh	r3, [r7, #14]
 80151e0:	4413      	add	r3, r2
 80151e2:	81fb      	strh	r3, [r7, #14]

    // Initialize anyway with zero.
    macMsg->FPort = 0;
 80151e4:	687b      	ldr	r3, [r7, #4]
 80151e6:	2200      	movs	r2, #0
 80151e8:	f883 2020 	strb.w	r2, [r3, #32]
    macMsg->FRMPayloadSize = 0;
 80151ec:	687b      	ldr	r3, [r7, #4]
 80151ee:	2200      	movs	r2, #0
 80151f0:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28

    if( ( macMsg->BufSize - bufItr - LORAMAC_MIC_FIELD_SIZE ) > 0 )
 80151f4:	687b      	ldr	r3, [r7, #4]
 80151f6:	791b      	ldrb	r3, [r3, #4]
 80151f8:	461a      	mov	r2, r3
 80151fa:	89fb      	ldrh	r3, [r7, #14]
 80151fc:	1ad3      	subs	r3, r2, r3
 80151fe:	2b04      	cmp	r3, #4
 8015200:	dd27      	ble.n	8015252 <LoRaMacParserData+0x178>
    {
        macMsg->FPort = macMsg->Buffer[bufItr++];
 8015202:	687b      	ldr	r3, [r7, #4]
 8015204:	681a      	ldr	r2, [r3, #0]
 8015206:	89fb      	ldrh	r3, [r7, #14]
 8015208:	1c59      	adds	r1, r3, #1
 801520a:	81f9      	strh	r1, [r7, #14]
 801520c:	4413      	add	r3, r2
 801520e:	781a      	ldrb	r2, [r3, #0]
 8015210:	687b      	ldr	r3, [r7, #4]
 8015212:	f883 2020 	strb.w	r2, [r3, #32]

        macMsg->FRMPayloadSize = ( macMsg->BufSize - bufItr - LORAMAC_MIC_FIELD_SIZE );
 8015216:	687b      	ldr	r3, [r7, #4]
 8015218:	791a      	ldrb	r2, [r3, #4]
 801521a:	89fb      	ldrh	r3, [r7, #14]
 801521c:	b2db      	uxtb	r3, r3
 801521e:	1ad3      	subs	r3, r2, r3
 8015220:	b2db      	uxtb	r3, r3
 8015222:	3b04      	subs	r3, #4
 8015224:	b2da      	uxtb	r2, r3
 8015226:	687b      	ldr	r3, [r7, #4]
 8015228:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
        memcpy1( macMsg->FRMPayload, &macMsg->Buffer[bufItr], macMsg->FRMPayloadSize );
 801522c:	687b      	ldr	r3, [r7, #4]
 801522e:	6a58      	ldr	r0, [r3, #36]	@ 0x24
 8015230:	687b      	ldr	r3, [r7, #4]
 8015232:	681a      	ldr	r2, [r3, #0]
 8015234:	89fb      	ldrh	r3, [r7, #14]
 8015236:	18d1      	adds	r1, r2, r3
 8015238:	687b      	ldr	r3, [r7, #4]
 801523a:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 801523e:	461a      	mov	r2, r3
 8015240:	f002 fbef 	bl	8017a22 <memcpy1>
        bufItr = bufItr + macMsg->FRMPayloadSize;
 8015244:	687b      	ldr	r3, [r7, #4]
 8015246:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 801524a:	461a      	mov	r2, r3
 801524c:	89fb      	ldrh	r3, [r7, #14]
 801524e:	4413      	add	r3, r2
 8015250:	81fb      	strh	r3, [r7, #14]
    }

    macMsg->MIC = ( uint32_t ) macMsg->Buffer[( macMsg->BufSize - LORAMAC_MIC_FIELD_SIZE )];
 8015252:	687b      	ldr	r3, [r7, #4]
 8015254:	681a      	ldr	r2, [r3, #0]
 8015256:	687b      	ldr	r3, [r7, #4]
 8015258:	791b      	ldrb	r3, [r3, #4]
 801525a:	3b04      	subs	r3, #4
 801525c:	4413      	add	r3, r2
 801525e:	781b      	ldrb	r3, [r3, #0]
 8015260:	461a      	mov	r2, r3
 8015262:	687b      	ldr	r3, [r7, #4]
 8015264:	62da      	str	r2, [r3, #44]	@ 0x2c
    macMsg->MIC |= ( ( uint32_t ) macMsg->Buffer[( macMsg->BufSize - LORAMAC_MIC_FIELD_SIZE ) + 1] << 8 );
 8015266:	687b      	ldr	r3, [r7, #4]
 8015268:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 801526a:	687b      	ldr	r3, [r7, #4]
 801526c:	6819      	ldr	r1, [r3, #0]
 801526e:	687b      	ldr	r3, [r7, #4]
 8015270:	791b      	ldrb	r3, [r3, #4]
 8015272:	3b03      	subs	r3, #3
 8015274:	440b      	add	r3, r1
 8015276:	781b      	ldrb	r3, [r3, #0]
 8015278:	021b      	lsls	r3, r3, #8
 801527a:	431a      	orrs	r2, r3
 801527c:	687b      	ldr	r3, [r7, #4]
 801527e:	62da      	str	r2, [r3, #44]	@ 0x2c
    macMsg->MIC |= ( ( uint32_t ) macMsg->Buffer[( macMsg->BufSize - LORAMAC_MIC_FIELD_SIZE ) + 2] << 16 );
 8015280:	687b      	ldr	r3, [r7, #4]
 8015282:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8015284:	687b      	ldr	r3, [r7, #4]
 8015286:	6819      	ldr	r1, [r3, #0]
 8015288:	687b      	ldr	r3, [r7, #4]
 801528a:	791b      	ldrb	r3, [r3, #4]
 801528c:	3b02      	subs	r3, #2
 801528e:	440b      	add	r3, r1
 8015290:	781b      	ldrb	r3, [r3, #0]
 8015292:	041b      	lsls	r3, r3, #16
 8015294:	431a      	orrs	r2, r3
 8015296:	687b      	ldr	r3, [r7, #4]
 8015298:	62da      	str	r2, [r3, #44]	@ 0x2c
    macMsg->MIC |= ( ( uint32_t ) macMsg->Buffer[( macMsg->BufSize - LORAMAC_MIC_FIELD_SIZE ) + 3] << 24 );
 801529a:	687b      	ldr	r3, [r7, #4]
 801529c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 801529e:	687b      	ldr	r3, [r7, #4]
 80152a0:	6819      	ldr	r1, [r3, #0]
 80152a2:	687b      	ldr	r3, [r7, #4]
 80152a4:	791b      	ldrb	r3, [r3, #4]
 80152a6:	3b01      	subs	r3, #1
 80152a8:	440b      	add	r3, r1
 80152aa:	781b      	ldrb	r3, [r3, #0]
 80152ac:	061b      	lsls	r3, r3, #24
 80152ae:	431a      	orrs	r2, r3
 80152b0:	687b      	ldr	r3, [r7, #4]
 80152b2:	62da      	str	r2, [r3, #44]	@ 0x2c

    return LORAMAC_PARSER_SUCCESS;
 80152b4:	2300      	movs	r3, #0
}
 80152b6:	4618      	mov	r0, r3
 80152b8:	3710      	adds	r7, #16
 80152ba:	46bd      	mov	sp, r7
 80152bc:	bd80      	pop	{r7, pc}

080152be <LoRaMacSerializerJoinRequest>:
 */
#include "LoRaMacSerializer.h"
#include "utilities.h"

LoRaMacSerializerStatus_t LoRaMacSerializerJoinRequest( LoRaMacMessageJoinRequest_t* macMsg )
{
 80152be:	b580      	push	{r7, lr}
 80152c0:	b084      	sub	sp, #16
 80152c2:	af00      	add	r7, sp, #0
 80152c4:	6078      	str	r0, [r7, #4]
    if( ( macMsg == 0 ) || ( macMsg->Buffer == 0 ) )
 80152c6:	687b      	ldr	r3, [r7, #4]
 80152c8:	2b00      	cmp	r3, #0
 80152ca:	d003      	beq.n	80152d4 <LoRaMacSerializerJoinRequest+0x16>
 80152cc:	687b      	ldr	r3, [r7, #4]
 80152ce:	681b      	ldr	r3, [r3, #0]
 80152d0:	2b00      	cmp	r3, #0
 80152d2:	d101      	bne.n	80152d8 <LoRaMacSerializerJoinRequest+0x1a>
    {
        return LORAMAC_SERIALIZER_ERROR_NPE;
 80152d4:	2301      	movs	r3, #1
 80152d6:	e070      	b.n	80153ba <LoRaMacSerializerJoinRequest+0xfc>
    }

    uint16_t bufItr = 0;
 80152d8:	2300      	movs	r3, #0
 80152da:	81fb      	strh	r3, [r7, #14]

    // Check macMsg->BufSize
    if( macMsg->BufSize < LORAMAC_JOIN_REQ_MSG_SIZE )
 80152dc:	687b      	ldr	r3, [r7, #4]
 80152de:	791b      	ldrb	r3, [r3, #4]
 80152e0:	2b16      	cmp	r3, #22
 80152e2:	d801      	bhi.n	80152e8 <LoRaMacSerializerJoinRequest+0x2a>
    {
        return LORAMAC_SERIALIZER_ERROR_BUF_SIZE;
 80152e4:	2302      	movs	r3, #2
 80152e6:	e068      	b.n	80153ba <LoRaMacSerializerJoinRequest+0xfc>
    }

    macMsg->Buffer[bufItr++] = macMsg->MHDR.Value;
 80152e8:	687b      	ldr	r3, [r7, #4]
 80152ea:	681a      	ldr	r2, [r3, #0]
 80152ec:	89fb      	ldrh	r3, [r7, #14]
 80152ee:	1c59      	adds	r1, r3, #1
 80152f0:	81f9      	strh	r1, [r7, #14]
 80152f2:	4413      	add	r3, r2
 80152f4:	687a      	ldr	r2, [r7, #4]
 80152f6:	7952      	ldrb	r2, [r2, #5]
 80152f8:	701a      	strb	r2, [r3, #0]

    memcpyr( &macMsg->Buffer[bufItr], macMsg->JoinEUI, LORAMAC_JOIN_EUI_FIELD_SIZE );
 80152fa:	687b      	ldr	r3, [r7, #4]
 80152fc:	681a      	ldr	r2, [r3, #0]
 80152fe:	89fb      	ldrh	r3, [r7, #14]
 8015300:	18d0      	adds	r0, r2, r3
 8015302:	687b      	ldr	r3, [r7, #4]
 8015304:	3306      	adds	r3, #6
 8015306:	2208      	movs	r2, #8
 8015308:	4619      	mov	r1, r3
 801530a:	f002 fba5 	bl	8017a58 <memcpyr>
    bufItr += LORAMAC_JOIN_EUI_FIELD_SIZE;
 801530e:	89fb      	ldrh	r3, [r7, #14]
 8015310:	3308      	adds	r3, #8
 8015312:	81fb      	strh	r3, [r7, #14]

    memcpyr( &macMsg->Buffer[bufItr], macMsg->DevEUI, LORAMAC_DEV_EUI_FIELD_SIZE );
 8015314:	687b      	ldr	r3, [r7, #4]
 8015316:	681a      	ldr	r2, [r3, #0]
 8015318:	89fb      	ldrh	r3, [r7, #14]
 801531a:	18d0      	adds	r0, r2, r3
 801531c:	687b      	ldr	r3, [r7, #4]
 801531e:	330e      	adds	r3, #14
 8015320:	2208      	movs	r2, #8
 8015322:	4619      	mov	r1, r3
 8015324:	f002 fb98 	bl	8017a58 <memcpyr>
    bufItr += LORAMAC_DEV_EUI_FIELD_SIZE;
 8015328:	89fb      	ldrh	r3, [r7, #14]
 801532a:	3308      	adds	r3, #8
 801532c:	81fb      	strh	r3, [r7, #14]

    macMsg->Buffer[bufItr++] = macMsg->DevNonce & 0xFF;
 801532e:	687b      	ldr	r3, [r7, #4]
 8015330:	8ad9      	ldrh	r1, [r3, #22]
 8015332:	687b      	ldr	r3, [r7, #4]
 8015334:	681a      	ldr	r2, [r3, #0]
 8015336:	89fb      	ldrh	r3, [r7, #14]
 8015338:	1c58      	adds	r0, r3, #1
 801533a:	81f8      	strh	r0, [r7, #14]
 801533c:	4413      	add	r3, r2
 801533e:	b2ca      	uxtb	r2, r1
 8015340:	701a      	strb	r2, [r3, #0]
    macMsg->Buffer[bufItr++] = ( macMsg->DevNonce >> 8 ) & 0xFF;
 8015342:	687b      	ldr	r3, [r7, #4]
 8015344:	8adb      	ldrh	r3, [r3, #22]
 8015346:	0a1b      	lsrs	r3, r3, #8
 8015348:	b299      	uxth	r1, r3
 801534a:	687b      	ldr	r3, [r7, #4]
 801534c:	681a      	ldr	r2, [r3, #0]
 801534e:	89fb      	ldrh	r3, [r7, #14]
 8015350:	1c58      	adds	r0, r3, #1
 8015352:	81f8      	strh	r0, [r7, #14]
 8015354:	4413      	add	r3, r2
 8015356:	b2ca      	uxtb	r2, r1
 8015358:	701a      	strb	r2, [r3, #0]

    macMsg->Buffer[bufItr++] = macMsg->MIC & 0xFF;
 801535a:	687b      	ldr	r3, [r7, #4]
 801535c:	6999      	ldr	r1, [r3, #24]
 801535e:	687b      	ldr	r3, [r7, #4]
 8015360:	681a      	ldr	r2, [r3, #0]
 8015362:	89fb      	ldrh	r3, [r7, #14]
 8015364:	1c58      	adds	r0, r3, #1
 8015366:	81f8      	strh	r0, [r7, #14]
 8015368:	4413      	add	r3, r2
 801536a:	b2ca      	uxtb	r2, r1
 801536c:	701a      	strb	r2, [r3, #0]
    macMsg->Buffer[bufItr++] = ( macMsg->MIC >> 8 ) & 0xFF;
 801536e:	687b      	ldr	r3, [r7, #4]
 8015370:	699b      	ldr	r3, [r3, #24]
 8015372:	0a19      	lsrs	r1, r3, #8
 8015374:	687b      	ldr	r3, [r7, #4]
 8015376:	681a      	ldr	r2, [r3, #0]
 8015378:	89fb      	ldrh	r3, [r7, #14]
 801537a:	1c58      	adds	r0, r3, #1
 801537c:	81f8      	strh	r0, [r7, #14]
 801537e:	4413      	add	r3, r2
 8015380:	b2ca      	uxtb	r2, r1
 8015382:	701a      	strb	r2, [r3, #0]
    macMsg->Buffer[bufItr++] = ( macMsg->MIC >> 16 ) & 0xFF;
 8015384:	687b      	ldr	r3, [r7, #4]
 8015386:	699b      	ldr	r3, [r3, #24]
 8015388:	0c19      	lsrs	r1, r3, #16
 801538a:	687b      	ldr	r3, [r7, #4]
 801538c:	681a      	ldr	r2, [r3, #0]
 801538e:	89fb      	ldrh	r3, [r7, #14]
 8015390:	1c58      	adds	r0, r3, #1
 8015392:	81f8      	strh	r0, [r7, #14]
 8015394:	4413      	add	r3, r2
 8015396:	b2ca      	uxtb	r2, r1
 8015398:	701a      	strb	r2, [r3, #0]
    macMsg->Buffer[bufItr++] = ( macMsg->MIC >> 24 ) & 0xFF;
 801539a:	687b      	ldr	r3, [r7, #4]
 801539c:	699b      	ldr	r3, [r3, #24]
 801539e:	0e19      	lsrs	r1, r3, #24
 80153a0:	687b      	ldr	r3, [r7, #4]
 80153a2:	681a      	ldr	r2, [r3, #0]
 80153a4:	89fb      	ldrh	r3, [r7, #14]
 80153a6:	1c58      	adds	r0, r3, #1
 80153a8:	81f8      	strh	r0, [r7, #14]
 80153aa:	4413      	add	r3, r2
 80153ac:	b2ca      	uxtb	r2, r1
 80153ae:	701a      	strb	r2, [r3, #0]

    macMsg->BufSize = bufItr;
 80153b0:	89fb      	ldrh	r3, [r7, #14]
 80153b2:	b2da      	uxtb	r2, r3
 80153b4:	687b      	ldr	r3, [r7, #4]
 80153b6:	711a      	strb	r2, [r3, #4]

    return LORAMAC_SERIALIZER_SUCCESS;
 80153b8:	2300      	movs	r3, #0
}
 80153ba:	4618      	mov	r0, r3
 80153bc:	3710      	adds	r7, #16
 80153be:	46bd      	mov	sp, r7
 80153c0:	bd80      	pop	{r7, pc}

080153c2 <LoRaMacSerializerData>:

    return LORAMAC_SERIALIZER_SUCCESS;
}

LoRaMacSerializerStatus_t LoRaMacSerializerData( LoRaMacMessageData_t* macMsg )
{
 80153c2:	b580      	push	{r7, lr}
 80153c4:	b084      	sub	sp, #16
 80153c6:	af00      	add	r7, sp, #0
 80153c8:	6078      	str	r0, [r7, #4]
    if( ( macMsg == 0 ) || ( macMsg->Buffer == 0 ) )
 80153ca:	687b      	ldr	r3, [r7, #4]
 80153cc:	2b00      	cmp	r3, #0
 80153ce:	d003      	beq.n	80153d8 <LoRaMacSerializerData+0x16>
 80153d0:	687b      	ldr	r3, [r7, #4]
 80153d2:	681b      	ldr	r3, [r3, #0]
 80153d4:	2b00      	cmp	r3, #0
 80153d6:	d101      	bne.n	80153dc <LoRaMacSerializerData+0x1a>
    {
        return LORAMAC_SERIALIZER_ERROR_NPE;
 80153d8:	2301      	movs	r3, #1
 80153da:	e0e3      	b.n	80155a4 <LoRaMacSerializerData+0x1e2>
    }

    uint16_t bufItr = 0;
 80153dc:	2300      	movs	r3, #0
 80153de:	81fb      	strh	r3, [r7, #14]

    // Check macMsg->BufSize
    uint16_t computedBufSize =   LORAMAC_MHDR_FIELD_SIZE
 80153e0:	2308      	movs	r3, #8
 80153e2:	81bb      	strh	r3, [r7, #12]
                               + LORAMAC_FHDR_DEV_ADDR_FIELD_SIZE
                               + LORAMAC_FHDR_F_CTRL_FIELD_SIZE
                               + LORAMAC_FHDR_F_CNT_FIELD_SIZE;

    computedBufSize += macMsg->FHDR.FCtrl.Bits.FOptsLen;
 80153e4:	687b      	ldr	r3, [r7, #4]
 80153e6:	7b1b      	ldrb	r3, [r3, #12]
 80153e8:	f3c3 0303 	ubfx	r3, r3, #0, #4
 80153ec:	b2db      	uxtb	r3, r3
 80153ee:	461a      	mov	r2, r3
 80153f0:	89bb      	ldrh	r3, [r7, #12]
 80153f2:	4413      	add	r3, r2
 80153f4:	81bb      	strh	r3, [r7, #12]

    if( macMsg->FRMPayloadSize > 0 )
 80153f6:	687b      	ldr	r3, [r7, #4]
 80153f8:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 80153fc:	2b00      	cmp	r3, #0
 80153fe:	d002      	beq.n	8015406 <LoRaMacSerializerData+0x44>
    {
        computedBufSize += LORAMAC_F_PORT_FIELD_SIZE;
 8015400:	89bb      	ldrh	r3, [r7, #12]
 8015402:	3301      	adds	r3, #1
 8015404:	81bb      	strh	r3, [r7, #12]
    }

    computedBufSize += macMsg->FRMPayloadSize;
 8015406:	687b      	ldr	r3, [r7, #4]
 8015408:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 801540c:	461a      	mov	r2, r3
 801540e:	89bb      	ldrh	r3, [r7, #12]
 8015410:	4413      	add	r3, r2
 8015412:	81bb      	strh	r3, [r7, #12]
    computedBufSize += LORAMAC_MIC_FIELD_SIZE;
 8015414:	89bb      	ldrh	r3, [r7, #12]
 8015416:	3304      	adds	r3, #4
 8015418:	81bb      	strh	r3, [r7, #12]

    if( macMsg->BufSize < computedBufSize )
 801541a:	687b      	ldr	r3, [r7, #4]
 801541c:	791b      	ldrb	r3, [r3, #4]
 801541e:	461a      	mov	r2, r3
 8015420:	89bb      	ldrh	r3, [r7, #12]
 8015422:	4293      	cmp	r3, r2
 8015424:	d901      	bls.n	801542a <LoRaMacSerializerData+0x68>
    {
        return LORAMAC_SERIALIZER_ERROR_BUF_SIZE;
 8015426:	2302      	movs	r3, #2
 8015428:	e0bc      	b.n	80155a4 <LoRaMacSerializerData+0x1e2>
    }

    macMsg->Buffer[bufItr++] = macMsg->MHDR.Value;
 801542a:	687b      	ldr	r3, [r7, #4]
 801542c:	681a      	ldr	r2, [r3, #0]
 801542e:	89fb      	ldrh	r3, [r7, #14]
 8015430:	1c59      	adds	r1, r3, #1
 8015432:	81f9      	strh	r1, [r7, #14]
 8015434:	4413      	add	r3, r2
 8015436:	687a      	ldr	r2, [r7, #4]
 8015438:	7952      	ldrb	r2, [r2, #5]
 801543a:	701a      	strb	r2, [r3, #0]

    macMsg->Buffer[bufItr++] = ( macMsg->FHDR.DevAddr ) & 0xFF;
 801543c:	687b      	ldr	r3, [r7, #4]
 801543e:	6899      	ldr	r1, [r3, #8]
 8015440:	687b      	ldr	r3, [r7, #4]
 8015442:	681a      	ldr	r2, [r3, #0]
 8015444:	89fb      	ldrh	r3, [r7, #14]
 8015446:	1c58      	adds	r0, r3, #1
 8015448:	81f8      	strh	r0, [r7, #14]
 801544a:	4413      	add	r3, r2
 801544c:	b2ca      	uxtb	r2, r1
 801544e:	701a      	strb	r2, [r3, #0]
    macMsg->Buffer[bufItr++] = ( macMsg->FHDR.DevAddr >> 8 ) & 0xFF;
 8015450:	687b      	ldr	r3, [r7, #4]
 8015452:	689b      	ldr	r3, [r3, #8]
 8015454:	0a19      	lsrs	r1, r3, #8
 8015456:	687b      	ldr	r3, [r7, #4]
 8015458:	681a      	ldr	r2, [r3, #0]
 801545a:	89fb      	ldrh	r3, [r7, #14]
 801545c:	1c58      	adds	r0, r3, #1
 801545e:	81f8      	strh	r0, [r7, #14]
 8015460:	4413      	add	r3, r2
 8015462:	b2ca      	uxtb	r2, r1
 8015464:	701a      	strb	r2, [r3, #0]
    macMsg->Buffer[bufItr++] = ( macMsg->FHDR.DevAddr >> 16 ) & 0xFF;
 8015466:	687b      	ldr	r3, [r7, #4]
 8015468:	689b      	ldr	r3, [r3, #8]
 801546a:	0c19      	lsrs	r1, r3, #16
 801546c:	687b      	ldr	r3, [r7, #4]
 801546e:	681a      	ldr	r2, [r3, #0]
 8015470:	89fb      	ldrh	r3, [r7, #14]
 8015472:	1c58      	adds	r0, r3, #1
 8015474:	81f8      	strh	r0, [r7, #14]
 8015476:	4413      	add	r3, r2
 8015478:	b2ca      	uxtb	r2, r1
 801547a:	701a      	strb	r2, [r3, #0]
    macMsg->Buffer[bufItr++] = ( macMsg->FHDR.DevAddr >> 24 ) & 0xFF;
 801547c:	687b      	ldr	r3, [r7, #4]
 801547e:	689b      	ldr	r3, [r3, #8]
 8015480:	0e19      	lsrs	r1, r3, #24
 8015482:	687b      	ldr	r3, [r7, #4]
 8015484:	681a      	ldr	r2, [r3, #0]
 8015486:	89fb      	ldrh	r3, [r7, #14]
 8015488:	1c58      	adds	r0, r3, #1
 801548a:	81f8      	strh	r0, [r7, #14]
 801548c:	4413      	add	r3, r2
 801548e:	b2ca      	uxtb	r2, r1
 8015490:	701a      	strb	r2, [r3, #0]

    macMsg->Buffer[bufItr++] = macMsg->FHDR.FCtrl.Value;
 8015492:	687b      	ldr	r3, [r7, #4]
 8015494:	681a      	ldr	r2, [r3, #0]
 8015496:	89fb      	ldrh	r3, [r7, #14]
 8015498:	1c59      	adds	r1, r3, #1
 801549a:	81f9      	strh	r1, [r7, #14]
 801549c:	4413      	add	r3, r2
 801549e:	687a      	ldr	r2, [r7, #4]
 80154a0:	7b12      	ldrb	r2, [r2, #12]
 80154a2:	701a      	strb	r2, [r3, #0]

    macMsg->Buffer[bufItr++] = macMsg->FHDR.FCnt & 0xFF;
 80154a4:	687b      	ldr	r3, [r7, #4]
 80154a6:	89d9      	ldrh	r1, [r3, #14]
 80154a8:	687b      	ldr	r3, [r7, #4]
 80154aa:	681a      	ldr	r2, [r3, #0]
 80154ac:	89fb      	ldrh	r3, [r7, #14]
 80154ae:	1c58      	adds	r0, r3, #1
 80154b0:	81f8      	strh	r0, [r7, #14]
 80154b2:	4413      	add	r3, r2
 80154b4:	b2ca      	uxtb	r2, r1
 80154b6:	701a      	strb	r2, [r3, #0]
    macMsg->Buffer[bufItr++] = ( macMsg->FHDR.FCnt >> 8 ) & 0xFF;
 80154b8:	687b      	ldr	r3, [r7, #4]
 80154ba:	89db      	ldrh	r3, [r3, #14]
 80154bc:	0a1b      	lsrs	r3, r3, #8
 80154be:	b299      	uxth	r1, r3
 80154c0:	687b      	ldr	r3, [r7, #4]
 80154c2:	681a      	ldr	r2, [r3, #0]
 80154c4:	89fb      	ldrh	r3, [r7, #14]
 80154c6:	1c58      	adds	r0, r3, #1
 80154c8:	81f8      	strh	r0, [r7, #14]
 80154ca:	4413      	add	r3, r2
 80154cc:	b2ca      	uxtb	r2, r1
 80154ce:	701a      	strb	r2, [r3, #0]

    memcpy1( &macMsg->Buffer[bufItr], macMsg->FHDR.FOpts, macMsg->FHDR.FCtrl.Bits.FOptsLen );
 80154d0:	687b      	ldr	r3, [r7, #4]
 80154d2:	681a      	ldr	r2, [r3, #0]
 80154d4:	89fb      	ldrh	r3, [r7, #14]
 80154d6:	18d0      	adds	r0, r2, r3
 80154d8:	687b      	ldr	r3, [r7, #4]
 80154da:	f103 0110 	add.w	r1, r3, #16
 80154de:	687b      	ldr	r3, [r7, #4]
 80154e0:	7b1b      	ldrb	r3, [r3, #12]
 80154e2:	f3c3 0303 	ubfx	r3, r3, #0, #4
 80154e6:	b2db      	uxtb	r3, r3
 80154e8:	461a      	mov	r2, r3
 80154ea:	f002 fa9a 	bl	8017a22 <memcpy1>
    bufItr = bufItr + macMsg->FHDR.FCtrl.Bits.FOptsLen;
 80154ee:	687b      	ldr	r3, [r7, #4]
 80154f0:	7b1b      	ldrb	r3, [r3, #12]
 80154f2:	f3c3 0303 	ubfx	r3, r3, #0, #4
 80154f6:	b2db      	uxtb	r3, r3
 80154f8:	461a      	mov	r2, r3
 80154fa:	89fb      	ldrh	r3, [r7, #14]
 80154fc:	4413      	add	r3, r2
 80154fe:	81fb      	strh	r3, [r7, #14]

    if( macMsg->FRMPayloadSize > 0 )
 8015500:	687b      	ldr	r3, [r7, #4]
 8015502:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8015506:	2b00      	cmp	r3, #0
 8015508:	d009      	beq.n	801551e <LoRaMacSerializerData+0x15c>
    {
        macMsg->Buffer[bufItr++] = macMsg->FPort;
 801550a:	687b      	ldr	r3, [r7, #4]
 801550c:	681a      	ldr	r2, [r3, #0]
 801550e:	89fb      	ldrh	r3, [r7, #14]
 8015510:	1c59      	adds	r1, r3, #1
 8015512:	81f9      	strh	r1, [r7, #14]
 8015514:	4413      	add	r3, r2
 8015516:	687a      	ldr	r2, [r7, #4]
 8015518:	f892 2020 	ldrb.w	r2, [r2, #32]
 801551c:	701a      	strb	r2, [r3, #0]
    }

    memcpy1( &macMsg->Buffer[bufItr], macMsg->FRMPayload, macMsg->FRMPayloadSize );
 801551e:	687b      	ldr	r3, [r7, #4]
 8015520:	681a      	ldr	r2, [r3, #0]
 8015522:	89fb      	ldrh	r3, [r7, #14]
 8015524:	18d0      	adds	r0, r2, r3
 8015526:	687b      	ldr	r3, [r7, #4]
 8015528:	6a59      	ldr	r1, [r3, #36]	@ 0x24
 801552a:	687b      	ldr	r3, [r7, #4]
 801552c:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8015530:	461a      	mov	r2, r3
 8015532:	f002 fa76 	bl	8017a22 <memcpy1>
    bufItr = bufItr + macMsg->FRMPayloadSize;
 8015536:	687b      	ldr	r3, [r7, #4]
 8015538:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 801553c:	461a      	mov	r2, r3
 801553e:	89fb      	ldrh	r3, [r7, #14]
 8015540:	4413      	add	r3, r2
 8015542:	81fb      	strh	r3, [r7, #14]

    macMsg->Buffer[bufItr++] = macMsg->MIC & 0xFF;
 8015544:	687b      	ldr	r3, [r7, #4]
 8015546:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 8015548:	687b      	ldr	r3, [r7, #4]
 801554a:	681a      	ldr	r2, [r3, #0]
 801554c:	89fb      	ldrh	r3, [r7, #14]
 801554e:	1c58      	adds	r0, r3, #1
 8015550:	81f8      	strh	r0, [r7, #14]
 8015552:	4413      	add	r3, r2
 8015554:	b2ca      	uxtb	r2, r1
 8015556:	701a      	strb	r2, [r3, #0]
    macMsg->Buffer[bufItr++] = ( macMsg->MIC >> 8 ) & 0xFF;
 8015558:	687b      	ldr	r3, [r7, #4]
 801555a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 801555c:	0a19      	lsrs	r1, r3, #8
 801555e:	687b      	ldr	r3, [r7, #4]
 8015560:	681a      	ldr	r2, [r3, #0]
 8015562:	89fb      	ldrh	r3, [r7, #14]
 8015564:	1c58      	adds	r0, r3, #1
 8015566:	81f8      	strh	r0, [r7, #14]
 8015568:	4413      	add	r3, r2
 801556a:	b2ca      	uxtb	r2, r1
 801556c:	701a      	strb	r2, [r3, #0]
    macMsg->Buffer[bufItr++] = ( macMsg->MIC >> 16 ) & 0xFF;
 801556e:	687b      	ldr	r3, [r7, #4]
 8015570:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8015572:	0c19      	lsrs	r1, r3, #16
 8015574:	687b      	ldr	r3, [r7, #4]
 8015576:	681a      	ldr	r2, [r3, #0]
 8015578:	89fb      	ldrh	r3, [r7, #14]
 801557a:	1c58      	adds	r0, r3, #1
 801557c:	81f8      	strh	r0, [r7, #14]
 801557e:	4413      	add	r3, r2
 8015580:	b2ca      	uxtb	r2, r1
 8015582:	701a      	strb	r2, [r3, #0]
    macMsg->Buffer[bufItr++] = ( macMsg->MIC >> 24 ) & 0xFF;
 8015584:	687b      	ldr	r3, [r7, #4]
 8015586:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8015588:	0e19      	lsrs	r1, r3, #24
 801558a:	687b      	ldr	r3, [r7, #4]
 801558c:	681a      	ldr	r2, [r3, #0]
 801558e:	89fb      	ldrh	r3, [r7, #14]
 8015590:	1c58      	adds	r0, r3, #1
 8015592:	81f8      	strh	r0, [r7, #14]
 8015594:	4413      	add	r3, r2
 8015596:	b2ca      	uxtb	r2, r1
 8015598:	701a      	strb	r2, [r3, #0]

    macMsg->BufSize = bufItr;
 801559a:	89fb      	ldrh	r3, [r7, #14]
 801559c:	b2da      	uxtb	r2, r3
 801559e:	687b      	ldr	r3, [r7, #4]
 80155a0:	711a      	strb	r2, [r3, #4]

    return LORAMAC_SERIALIZER_SUCCESS;
 80155a2:	2300      	movs	r3, #0
}
 80155a4:	4618      	mov	r0, r3
 80155a6:	3710      	adds	r7, #16
 80155a8:	46bd      	mov	sp, r7
 80155aa:	bd80      	pop	{r7, pc}

080155ac <RegionIsActive>:
#define RU864_APPLY_DR_OFFSET( )
#define RU864_RX_BEACON_SETUP( )
#endif

bool RegionIsActive( LoRaMacRegion_t region )
{
 80155ac:	b480      	push	{r7}
 80155ae:	b083      	sub	sp, #12
 80155b0:	af00      	add	r7, sp, #0
 80155b2:	4603      	mov	r3, r0
 80155b4:	71fb      	strb	r3, [r7, #7]
    switch( region )
 80155b6:	79fb      	ldrb	r3, [r7, #7]
 80155b8:	2b05      	cmp	r3, #5
 80155ba:	d101      	bne.n	80155c0 <RegionIsActive+0x14>
        AS923_IS_ACTIVE( );
        AU915_IS_ACTIVE( );
        CN470_IS_ACTIVE( );
        CN779_IS_ACTIVE( );
        EU433_IS_ACTIVE( );
        EU868_IS_ACTIVE( );
 80155bc:	2301      	movs	r3, #1
 80155be:	e000      	b.n	80155c2 <RegionIsActive+0x16>
        IN865_IS_ACTIVE( );
        US915_IS_ACTIVE( );
        RU864_IS_ACTIVE( );
        default:
        {
            return false;
 80155c0:	2300      	movs	r3, #0
        }
    }
}
 80155c2:	4618      	mov	r0, r3
 80155c4:	370c      	adds	r7, #12
 80155c6:	46bd      	mov	sp, r7
 80155c8:	bc80      	pop	{r7}
 80155ca:	4770      	bx	lr

080155cc <RegionGetPhyParam>:

PhyParam_t RegionGetPhyParam( LoRaMacRegion_t region, GetPhyParams_t* getPhy )
{
 80155cc:	b580      	push	{r7, lr}
 80155ce:	b084      	sub	sp, #16
 80155d0:	af00      	add	r7, sp, #0
 80155d2:	4603      	mov	r3, r0
 80155d4:	6039      	str	r1, [r7, #0]
 80155d6:	71fb      	strb	r3, [r7, #7]
    PhyParam_t phyParam = { 0 };
 80155d8:	2300      	movs	r3, #0
 80155da:	60bb      	str	r3, [r7, #8]
    switch( region )
 80155dc:	79fb      	ldrb	r3, [r7, #7]
 80155de:	2b05      	cmp	r3, #5
 80155e0:	d105      	bne.n	80155ee <RegionGetPhyParam+0x22>
        AS923_GET_PHY_PARAM( );
        AU915_GET_PHY_PARAM( );
        CN470_GET_PHY_PARAM( );
        CN779_GET_PHY_PARAM( );
        EU433_GET_PHY_PARAM( );
        EU868_GET_PHY_PARAM( );
 80155e2:	6838      	ldr	r0, [r7, #0]
 80155e4:	f001 f8fa 	bl	80167dc <RegionEU868GetPhyParam>
 80155e8:	4603      	mov	r3, r0
 80155ea:	60fb      	str	r3, [r7, #12]
 80155ec:	e001      	b.n	80155f2 <RegionGetPhyParam+0x26>
        IN865_GET_PHY_PARAM( );
        US915_GET_PHY_PARAM( );
        RU864_GET_PHY_PARAM( );
        default:
        {
            return phyParam;
 80155ee:	68bb      	ldr	r3, [r7, #8]
 80155f0:	60fb      	str	r3, [r7, #12]
        }
    }
}
 80155f2:	68fb      	ldr	r3, [r7, #12]
 80155f4:	4618      	mov	r0, r3
 80155f6:	3710      	adds	r7, #16
 80155f8:	46bd      	mov	sp, r7
 80155fa:	bd80      	pop	{r7, pc}

080155fc <RegionSetBandTxDone>:

void RegionSetBandTxDone( LoRaMacRegion_t region, SetBandTxDoneParams_t* txDone )
{
 80155fc:	b580      	push	{r7, lr}
 80155fe:	b082      	sub	sp, #8
 8015600:	af00      	add	r7, sp, #0
 8015602:	4603      	mov	r3, r0
 8015604:	6039      	str	r1, [r7, #0]
 8015606:	71fb      	strb	r3, [r7, #7]
    switch( region )
 8015608:	79fb      	ldrb	r3, [r7, #7]
 801560a:	2b05      	cmp	r3, #5
 801560c:	d103      	bne.n	8015616 <RegionSetBandTxDone+0x1a>
        AS923_SET_BAND_TX_DONE( );
        AU915_SET_BAND_TX_DONE( );
        CN470_SET_BAND_TX_DONE( );
        CN779_SET_BAND_TX_DONE( );
        EU433_SET_BAND_TX_DONE( );
        EU868_SET_BAND_TX_DONE( );
 801560e:	6838      	ldr	r0, [r7, #0]
 8015610:	f001 fa2a 	bl	8016a68 <RegionEU868SetBandTxDone>
 8015614:	e000      	b.n	8015618 <RegionSetBandTxDone+0x1c>
        IN865_SET_BAND_TX_DONE( );
        US915_SET_BAND_TX_DONE( );
        RU864_SET_BAND_TX_DONE( );
        default:
        {
            return;
 8015616:	bf00      	nop
        }
    }
}
 8015618:	3708      	adds	r7, #8
 801561a:	46bd      	mov	sp, r7
 801561c:	bd80      	pop	{r7, pc}

0801561e <RegionInitDefaults>:

void RegionInitDefaults( LoRaMacRegion_t region, InitDefaultsParams_t* params )
{
 801561e:	b580      	push	{r7, lr}
 8015620:	b082      	sub	sp, #8
 8015622:	af00      	add	r7, sp, #0
 8015624:	4603      	mov	r3, r0
 8015626:	6039      	str	r1, [r7, #0]
 8015628:	71fb      	strb	r3, [r7, #7]
    switch( region )
 801562a:	79fb      	ldrb	r3, [r7, #7]
 801562c:	2b05      	cmp	r3, #5
 801562e:	d103      	bne.n	8015638 <RegionInitDefaults+0x1a>
        AS923_INIT_DEFAULTS( );
        AU915_INIT_DEFAULTS( );
        CN470_INIT_DEFAULTS( );
        CN779_INIT_DEFAULTS( );
        EU433_INIT_DEFAULTS( );
        EU868_INIT_DEFAULTS( );
 8015630:	6838      	ldr	r0, [r7, #0]
 8015632:	f001 fa45 	bl	8016ac0 <RegionEU868InitDefaults>
 8015636:	e000      	b.n	801563a <RegionInitDefaults+0x1c>
        IN865_INIT_DEFAULTS( );
        US915_INIT_DEFAULTS( );
        RU864_INIT_DEFAULTS( );
        default:
        {
            break;
 8015638:	bf00      	nop
        }
    }
}
 801563a:	bf00      	nop
 801563c:	3708      	adds	r7, #8
 801563e:	46bd      	mov	sp, r7
 8015640:	bd80      	pop	{r7, pc}

08015642 <RegionVerify>:

bool RegionVerify( LoRaMacRegion_t region, VerifyParams_t* verify, PhyAttribute_t phyAttribute )
{
 8015642:	b580      	push	{r7, lr}
 8015644:	b082      	sub	sp, #8
 8015646:	af00      	add	r7, sp, #0
 8015648:	4603      	mov	r3, r0
 801564a:	6039      	str	r1, [r7, #0]
 801564c:	71fb      	strb	r3, [r7, #7]
 801564e:	4613      	mov	r3, r2
 8015650:	71bb      	strb	r3, [r7, #6]
    switch( region )
 8015652:	79fb      	ldrb	r3, [r7, #7]
 8015654:	2b05      	cmp	r3, #5
 8015656:	d106      	bne.n	8015666 <RegionVerify+0x24>
        AS923_VERIFY( );
        AU915_VERIFY( );
        CN470_VERIFY( );
        CN779_VERIFY( );
        EU433_VERIFY( );
        EU868_VERIFY( );
 8015658:	79bb      	ldrb	r3, [r7, #6]
 801565a:	4619      	mov	r1, r3
 801565c:	6838      	ldr	r0, [r7, #0]
 801565e:	f001 facd 	bl	8016bfc <RegionEU868Verify>
 8015662:	4603      	mov	r3, r0
 8015664:	e000      	b.n	8015668 <RegionVerify+0x26>
        IN865_VERIFY( );
        US915_VERIFY( );
        RU864_VERIFY( );
        default:
        {
            return false;
 8015666:	2300      	movs	r3, #0
        }
    }
}
 8015668:	4618      	mov	r0, r3
 801566a:	3708      	adds	r7, #8
 801566c:	46bd      	mov	sp, r7
 801566e:	bd80      	pop	{r7, pc}

08015670 <RegionApplyCFList>:

void RegionApplyCFList( LoRaMacRegion_t region, ApplyCFListParams_t* applyCFList )
{
 8015670:	b580      	push	{r7, lr}
 8015672:	b082      	sub	sp, #8
 8015674:	af00      	add	r7, sp, #0
 8015676:	4603      	mov	r3, r0
 8015678:	6039      	str	r1, [r7, #0]
 801567a:	71fb      	strb	r3, [r7, #7]
    switch( region )
 801567c:	79fb      	ldrb	r3, [r7, #7]
 801567e:	2b05      	cmp	r3, #5
 8015680:	d103      	bne.n	801568a <RegionApplyCFList+0x1a>
        AS923_APPLY_CF_LIST( );
        AU915_APPLY_CF_LIST( );
        CN470_APPLY_CF_LIST( );
        CN779_APPLY_CF_LIST( );
        EU433_APPLY_CF_LIST( );
        EU868_APPLY_CF_LIST( );
 8015682:	6838      	ldr	r0, [r7, #0]
 8015684:	f001 fb36 	bl	8016cf4 <RegionEU868ApplyCFList>
 8015688:	e000      	b.n	801568c <RegionApplyCFList+0x1c>
        IN865_APPLY_CF_LIST( );
        US915_APPLY_CF_LIST( );
        RU864_APPLY_CF_LIST( );
        default:
        {
            break;
 801568a:	bf00      	nop
        }
    }
}
 801568c:	bf00      	nop
 801568e:	3708      	adds	r7, #8
 8015690:	46bd      	mov	sp, r7
 8015692:	bd80      	pop	{r7, pc}

08015694 <RegionChanMaskSet>:

bool RegionChanMaskSet( LoRaMacRegion_t region, ChanMaskSetParams_t* chanMaskSet )
{
 8015694:	b580      	push	{r7, lr}
 8015696:	b082      	sub	sp, #8
 8015698:	af00      	add	r7, sp, #0
 801569a:	4603      	mov	r3, r0
 801569c:	6039      	str	r1, [r7, #0]
 801569e:	71fb      	strb	r3, [r7, #7]
    switch( region )
 80156a0:	79fb      	ldrb	r3, [r7, #7]
 80156a2:	2b05      	cmp	r3, #5
 80156a4:	d104      	bne.n	80156b0 <RegionChanMaskSet+0x1c>
        AS923_CHAN_MASK_SET( );
        AU915_CHAN_MASK_SET( );
        CN470_CHAN_MASK_SET( );
        CN779_CHAN_MASK_SET( );
        EU433_CHAN_MASK_SET( );
        EU868_CHAN_MASK_SET( );
 80156a6:	6838      	ldr	r0, [r7, #0]
 80156a8:	f001 fb98 	bl	8016ddc <RegionEU868ChanMaskSet>
 80156ac:	4603      	mov	r3, r0
 80156ae:	e000      	b.n	80156b2 <RegionChanMaskSet+0x1e>
        IN865_CHAN_MASK_SET( );
        US915_CHAN_MASK_SET( );
        RU864_CHAN_MASK_SET( );
        default:
        {
            return false;
 80156b0:	2300      	movs	r3, #0
        }
    }
}
 80156b2:	4618      	mov	r0, r3
 80156b4:	3708      	adds	r7, #8
 80156b6:	46bd      	mov	sp, r7
 80156b8:	bd80      	pop	{r7, pc}

080156ba <RegionComputeRxWindowParameters>:

void RegionComputeRxWindowParameters( LoRaMacRegion_t region, int8_t datarate, uint8_t minRxSymbols, uint32_t rxError, RxConfigParams_t *rxConfigParams )
{
 80156ba:	b580      	push	{r7, lr}
 80156bc:	b082      	sub	sp, #8
 80156be:	af00      	add	r7, sp, #0
 80156c0:	603b      	str	r3, [r7, #0]
 80156c2:	4603      	mov	r3, r0
 80156c4:	71fb      	strb	r3, [r7, #7]
 80156c6:	460b      	mov	r3, r1
 80156c8:	71bb      	strb	r3, [r7, #6]
 80156ca:	4613      	mov	r3, r2
 80156cc:	717b      	strb	r3, [r7, #5]
    switch( region )
 80156ce:	79fb      	ldrb	r3, [r7, #7]
 80156d0:	2b05      	cmp	r3, #5
 80156d2:	d107      	bne.n	80156e4 <RegionComputeRxWindowParameters+0x2a>
        AS923_COMPUTE_RX_WINDOW_PARAMETERS( );
        AU915_COMPUTE_RX_WINDOW_PARAMETERS( );
        CN470_COMPUTE_RX_WINDOW_PARAMETERS( );
        CN779_COMPUTE_RX_WINDOW_PARAMETERS( );
        EU433_COMPUTE_RX_WINDOW_PARAMETERS( );
        EU868_COMPUTE_RX_WINDOW_PARAMETERS( );
 80156d4:	7979      	ldrb	r1, [r7, #5]
 80156d6:	f997 0006 	ldrsb.w	r0, [r7, #6]
 80156da:	693b      	ldr	r3, [r7, #16]
 80156dc:	683a      	ldr	r2, [r7, #0]
 80156de:	f001 fba7 	bl	8016e30 <RegionEU868ComputeRxWindowParameters>
 80156e2:	e000      	b.n	80156e6 <RegionComputeRxWindowParameters+0x2c>
        IN865_COMPUTE_RX_WINDOW_PARAMETERS( );
        US915_COMPUTE_RX_WINDOW_PARAMETERS( );
        RU864_COMPUTE_RX_WINDOW_PARAMETERS( );
        default:
        {
            break;
 80156e4:	bf00      	nop
        }
    }
}
 80156e6:	bf00      	nop
 80156e8:	3708      	adds	r7, #8
 80156ea:	46bd      	mov	sp, r7
 80156ec:	bd80      	pop	{r7, pc}

080156ee <RegionRxConfig>:

bool RegionRxConfig( LoRaMacRegion_t region, RxConfigParams_t* rxConfig, int8_t* datarate )
{
 80156ee:	b580      	push	{r7, lr}
 80156f0:	b084      	sub	sp, #16
 80156f2:	af00      	add	r7, sp, #0
 80156f4:	4603      	mov	r3, r0
 80156f6:	60b9      	str	r1, [r7, #8]
 80156f8:	607a      	str	r2, [r7, #4]
 80156fa:	73fb      	strb	r3, [r7, #15]
    switch( region )
 80156fc:	7bfb      	ldrb	r3, [r7, #15]
 80156fe:	2b05      	cmp	r3, #5
 8015700:	d105      	bne.n	801570e <RegionRxConfig+0x20>
        AS923_RX_CONFIG( );
        AU915_RX_CONFIG( );
        CN470_RX_CONFIG( );
        CN779_RX_CONFIG( );
        EU433_RX_CONFIG( );
        EU868_RX_CONFIG( );
 8015702:	6879      	ldr	r1, [r7, #4]
 8015704:	68b8      	ldr	r0, [r7, #8]
 8015706:	f001 fbed 	bl	8016ee4 <RegionEU868RxConfig>
 801570a:	4603      	mov	r3, r0
 801570c:	e000      	b.n	8015710 <RegionRxConfig+0x22>
        IN865_RX_CONFIG( );
        US915_RX_CONFIG( );
        RU864_RX_CONFIG( );
        default:
        {
            return false;
 801570e:	2300      	movs	r3, #0
        }
    }
}
 8015710:	4618      	mov	r0, r3
 8015712:	3710      	adds	r7, #16
 8015714:	46bd      	mov	sp, r7
 8015716:	bd80      	pop	{r7, pc}

08015718 <RegionTxConfig>:

bool RegionTxConfig( LoRaMacRegion_t region, TxConfigParams_t* txConfig, int8_t* txPower, TimerTime_t* txTimeOnAir )
{
 8015718:	b580      	push	{r7, lr}
 801571a:	b084      	sub	sp, #16
 801571c:	af00      	add	r7, sp, #0
 801571e:	60b9      	str	r1, [r7, #8]
 8015720:	607a      	str	r2, [r7, #4]
 8015722:	603b      	str	r3, [r7, #0]
 8015724:	4603      	mov	r3, r0
 8015726:	73fb      	strb	r3, [r7, #15]
    switch( region )
 8015728:	7bfb      	ldrb	r3, [r7, #15]
 801572a:	2b05      	cmp	r3, #5
 801572c:	d106      	bne.n	801573c <RegionTxConfig+0x24>
        AS923_TX_CONFIG( );
        AU915_TX_CONFIG( );
        CN470_TX_CONFIG( );
        CN779_TX_CONFIG( );
        EU433_TX_CONFIG( );
        EU868_TX_CONFIG( );
 801572e:	683a      	ldr	r2, [r7, #0]
 8015730:	6879      	ldr	r1, [r7, #4]
 8015732:	68b8      	ldr	r0, [r7, #8]
 8015734:	f001 fca6 	bl	8017084 <RegionEU868TxConfig>
 8015738:	4603      	mov	r3, r0
 801573a:	e000      	b.n	801573e <RegionTxConfig+0x26>
        IN865_TX_CONFIG( );
        US915_TX_CONFIG( );
        RU864_TX_CONFIG( );
        default:
        {
            return false;
 801573c:	2300      	movs	r3, #0
        }
    }
}
 801573e:	4618      	mov	r0, r3
 8015740:	3710      	adds	r7, #16
 8015742:	46bd      	mov	sp, r7
 8015744:	bd80      	pop	{r7, pc}

08015746 <RegionLinkAdrReq>:

uint8_t RegionLinkAdrReq( LoRaMacRegion_t region, LinkAdrReqParams_t* linkAdrReq, int8_t* drOut, int8_t* txPowOut, uint8_t* nbRepOut, uint8_t* nbBytesParsed )
{
 8015746:	b580      	push	{r7, lr}
 8015748:	b086      	sub	sp, #24
 801574a:	af02      	add	r7, sp, #8
 801574c:	60b9      	str	r1, [r7, #8]
 801574e:	607a      	str	r2, [r7, #4]
 8015750:	603b      	str	r3, [r7, #0]
 8015752:	4603      	mov	r3, r0
 8015754:	73fb      	strb	r3, [r7, #15]
    switch( region )
 8015756:	7bfb      	ldrb	r3, [r7, #15]
 8015758:	2b05      	cmp	r3, #5
 801575a:	d109      	bne.n	8015770 <RegionLinkAdrReq+0x2a>
        AS923_LINK_ADR_REQ( );
        AU915_LINK_ADR_REQ( );
        CN470_LINK_ADR_REQ( );
        CN779_LINK_ADR_REQ( );
        EU433_LINK_ADR_REQ( );
        EU868_LINK_ADR_REQ( );
 801575c:	69fb      	ldr	r3, [r7, #28]
 801575e:	9300      	str	r3, [sp, #0]
 8015760:	69bb      	ldr	r3, [r7, #24]
 8015762:	683a      	ldr	r2, [r7, #0]
 8015764:	6879      	ldr	r1, [r7, #4]
 8015766:	68b8      	ldr	r0, [r7, #8]
 8015768:	f001 fd5c 	bl	8017224 <RegionEU868LinkAdrReq>
 801576c:	4603      	mov	r3, r0
 801576e:	e000      	b.n	8015772 <RegionLinkAdrReq+0x2c>
        IN865_LINK_ADR_REQ( );
        US915_LINK_ADR_REQ( );
        RU864_LINK_ADR_REQ( );
        default:
        {
            return 0;
 8015770:	2300      	movs	r3, #0
        }
    }
}
 8015772:	4618      	mov	r0, r3
 8015774:	3710      	adds	r7, #16
 8015776:	46bd      	mov	sp, r7
 8015778:	bd80      	pop	{r7, pc}

0801577a <RegionRxParamSetupReq>:

uint8_t RegionRxParamSetupReq( LoRaMacRegion_t region, RxParamSetupReqParams_t* rxParamSetupReq )
{
 801577a:	b580      	push	{r7, lr}
 801577c:	b082      	sub	sp, #8
 801577e:	af00      	add	r7, sp, #0
 8015780:	4603      	mov	r3, r0
 8015782:	6039      	str	r1, [r7, #0]
 8015784:	71fb      	strb	r3, [r7, #7]
    switch( region )
 8015786:	79fb      	ldrb	r3, [r7, #7]
 8015788:	2b05      	cmp	r3, #5
 801578a:	d104      	bne.n	8015796 <RegionRxParamSetupReq+0x1c>
        AS923_RX_PARAM_SETUP_REQ( );
        AU915_RX_PARAM_SETUP_REQ( );
        CN470_RX_PARAM_SETUP_REQ( );
        CN779_RX_PARAM_SETUP_REQ( );
        EU433_RX_PARAM_SETUP_REQ( );
        EU868_RX_PARAM_SETUP_REQ( );
 801578c:	6838      	ldr	r0, [r7, #0]
 801578e:	f001 fe6b 	bl	8017468 <RegionEU868RxParamSetupReq>
 8015792:	4603      	mov	r3, r0
 8015794:	e000      	b.n	8015798 <RegionRxParamSetupReq+0x1e>
        IN865_RX_PARAM_SETUP_REQ( );
        US915_RX_PARAM_SETUP_REQ( );
        RU864_RX_PARAM_SETUP_REQ( );
        default:
        {
            return 0;
 8015796:	2300      	movs	r3, #0
        }
    }
}
 8015798:	4618      	mov	r0, r3
 801579a:	3708      	adds	r7, #8
 801579c:	46bd      	mov	sp, r7
 801579e:	bd80      	pop	{r7, pc}

080157a0 <RegionNewChannelReq>:

int8_t RegionNewChannelReq( LoRaMacRegion_t region, NewChannelReqParams_t* newChannelReq )
{
 80157a0:	b580      	push	{r7, lr}
 80157a2:	b082      	sub	sp, #8
 80157a4:	af00      	add	r7, sp, #0
 80157a6:	4603      	mov	r3, r0
 80157a8:	6039      	str	r1, [r7, #0]
 80157aa:	71fb      	strb	r3, [r7, #7]
    switch( region )
 80157ac:	79fb      	ldrb	r3, [r7, #7]
 80157ae:	2b05      	cmp	r3, #5
 80157b0:	d104      	bne.n	80157bc <RegionNewChannelReq+0x1c>
        AS923_NEW_CHANNEL_REQ( );
        AU915_NEW_CHANNEL_REQ( );
        CN470_NEW_CHANNEL_REQ( );
        CN779_NEW_CHANNEL_REQ( );
        EU433_NEW_CHANNEL_REQ( );
        EU868_NEW_CHANNEL_REQ( );
 80157b2:	6838      	ldr	r0, [r7, #0]
 80157b4:	f001 fe96 	bl	80174e4 <RegionEU868NewChannelReq>
 80157b8:	4603      	mov	r3, r0
 80157ba:	e000      	b.n	80157be <RegionNewChannelReq+0x1e>
        IN865_NEW_CHANNEL_REQ( );
        US915_NEW_CHANNEL_REQ( );
        RU864_NEW_CHANNEL_REQ( );
        default:
        {
            return 0;
 80157bc:	2300      	movs	r3, #0
        }
    }
}
 80157be:	4618      	mov	r0, r3
 80157c0:	3708      	adds	r7, #8
 80157c2:	46bd      	mov	sp, r7
 80157c4:	bd80      	pop	{r7, pc}

080157c6 <RegionTxParamSetupReq>:

int8_t RegionTxParamSetupReq( LoRaMacRegion_t region, TxParamSetupReqParams_t* txParamSetupReq )
{
 80157c6:	b580      	push	{r7, lr}
 80157c8:	b082      	sub	sp, #8
 80157ca:	af00      	add	r7, sp, #0
 80157cc:	4603      	mov	r3, r0
 80157ce:	6039      	str	r1, [r7, #0]
 80157d0:	71fb      	strb	r3, [r7, #7]
    switch( region )
 80157d2:	79fb      	ldrb	r3, [r7, #7]
 80157d4:	2b05      	cmp	r3, #5
 80157d6:	d104      	bne.n	80157e2 <RegionTxParamSetupReq+0x1c>
        AS923_TX_PARAM_SETUP_REQ( );
        AU915_TX_PARAM_SETUP_REQ( );
        CN470_TX_PARAM_SETUP_REQ( );
        CN779_TX_PARAM_SETUP_REQ( );
        EU433_TX_PARAM_SETUP_REQ( );
        EU868_TX_PARAM_SETUP_REQ( );
 80157d8:	6838      	ldr	r0, [r7, #0]
 80157da:	f001 fee1 	bl	80175a0 <RegionEU868TxParamSetupReq>
 80157de:	4603      	mov	r3, r0
 80157e0:	e000      	b.n	80157e4 <RegionTxParamSetupReq+0x1e>
        IN865_TX_PARAM_SETUP_REQ( );
        US915_TX_PARAM_SETUP_REQ( );
        RU864_TX_PARAM_SETUP_REQ( );
        default:
        {
            return 0;
 80157e2:	2300      	movs	r3, #0
        }
    }
}
 80157e4:	4618      	mov	r0, r3
 80157e6:	3708      	adds	r7, #8
 80157e8:	46bd      	mov	sp, r7
 80157ea:	bd80      	pop	{r7, pc}

080157ec <RegionDlChannelReq>:

int8_t RegionDlChannelReq( LoRaMacRegion_t region, DlChannelReqParams_t* dlChannelReq )
{
 80157ec:	b580      	push	{r7, lr}
 80157ee:	b082      	sub	sp, #8
 80157f0:	af00      	add	r7, sp, #0
 80157f2:	4603      	mov	r3, r0
 80157f4:	6039      	str	r1, [r7, #0]
 80157f6:	71fb      	strb	r3, [r7, #7]
    switch( region )
 80157f8:	79fb      	ldrb	r3, [r7, #7]
 80157fa:	2b05      	cmp	r3, #5
 80157fc:	d104      	bne.n	8015808 <RegionDlChannelReq+0x1c>
        AS923_DL_CHANNEL_REQ( );
        AU915_DL_CHANNEL_REQ( );
        CN470_DL_CHANNEL_REQ( );
        CN779_DL_CHANNEL_REQ( );
        EU433_DL_CHANNEL_REQ( );
        EU868_DL_CHANNEL_REQ( );
 80157fe:	6838      	ldr	r0, [r7, #0]
 8015800:	f001 feda 	bl	80175b8 <RegionEU868DlChannelReq>
 8015804:	4603      	mov	r3, r0
 8015806:	e000      	b.n	801580a <RegionDlChannelReq+0x1e>
        IN865_DL_CHANNEL_REQ( );
        US915_DL_CHANNEL_REQ( );
        RU864_DL_CHANNEL_REQ( );
        default:
        {
            return 0;
 8015808:	2300      	movs	r3, #0
        }
    }
}
 801580a:	4618      	mov	r0, r3
 801580c:	3708      	adds	r7, #8
 801580e:	46bd      	mov	sp, r7
 8015810:	bd80      	pop	{r7, pc}

08015812 <RegionAlternateDr>:

int8_t RegionAlternateDr( LoRaMacRegion_t region, int8_t currentDr, AlternateDrType_t type )
{
 8015812:	b580      	push	{r7, lr}
 8015814:	b082      	sub	sp, #8
 8015816:	af00      	add	r7, sp, #0
 8015818:	4603      	mov	r3, r0
 801581a:	71fb      	strb	r3, [r7, #7]
 801581c:	460b      	mov	r3, r1
 801581e:	71bb      	strb	r3, [r7, #6]
 8015820:	4613      	mov	r3, r2
 8015822:	717b      	strb	r3, [r7, #5]
    switch( region )
 8015824:	79fb      	ldrb	r3, [r7, #7]
 8015826:	2b05      	cmp	r3, #5
 8015828:	d108      	bne.n	801583c <RegionAlternateDr+0x2a>
        AS923_ALTERNATE_DR( );
        AU915_ALTERNATE_DR( );
        CN470_ALTERNATE_DR( );
        CN779_ALTERNATE_DR( );
        EU433_ALTERNATE_DR( );
        EU868_ALTERNATE_DR( );
 801582a:	797a      	ldrb	r2, [r7, #5]
 801582c:	f997 3006 	ldrsb.w	r3, [r7, #6]
 8015830:	4611      	mov	r1, r2
 8015832:	4618      	mov	r0, r3
 8015834:	f001 ff0a 	bl	801764c <RegionEU868AlternateDr>
 8015838:	4603      	mov	r3, r0
 801583a:	e000      	b.n	801583e <RegionAlternateDr+0x2c>
        IN865_ALTERNATE_DR( );
        US915_ALTERNATE_DR( );
        RU864_ALTERNATE_DR( );
        default:
        {
            return 0;
 801583c:	2300      	movs	r3, #0
        }
    }
}
 801583e:	4618      	mov	r0, r3
 8015840:	3708      	adds	r7, #8
 8015842:	46bd      	mov	sp, r7
 8015844:	bd80      	pop	{r7, pc}

08015846 <RegionNextChannel>:

LoRaMacStatus_t RegionNextChannel( LoRaMacRegion_t region, NextChanParams_t* nextChanParams, uint8_t* channel, TimerTime_t* time, TimerTime_t* aggregatedTimeOff )
{
 8015846:	b580      	push	{r7, lr}
 8015848:	b084      	sub	sp, #16
 801584a:	af00      	add	r7, sp, #0
 801584c:	60b9      	str	r1, [r7, #8]
 801584e:	607a      	str	r2, [r7, #4]
 8015850:	603b      	str	r3, [r7, #0]
 8015852:	4603      	mov	r3, r0
 8015854:	73fb      	strb	r3, [r7, #15]
    switch( region )
 8015856:	7bfb      	ldrb	r3, [r7, #15]
 8015858:	2b05      	cmp	r3, #5
 801585a:	d107      	bne.n	801586c <RegionNextChannel+0x26>
        AS923_NEXT_CHANNEL( );
        AU915_NEXT_CHANNEL( );
        CN470_NEXT_CHANNEL( );
        CN779_NEXT_CHANNEL( );
        EU433_NEXT_CHANNEL( );
        EU868_NEXT_CHANNEL( );
 801585c:	69bb      	ldr	r3, [r7, #24]
 801585e:	683a      	ldr	r2, [r7, #0]
 8015860:	6879      	ldr	r1, [r7, #4]
 8015862:	68b8      	ldr	r0, [r7, #8]
 8015864:	f001 ff02 	bl	801766c <RegionEU868NextChannel>
 8015868:	4603      	mov	r3, r0
 801586a:	e000      	b.n	801586e <RegionNextChannel+0x28>
        IN865_NEXT_CHANNEL( );
        US915_NEXT_CHANNEL( );
        RU864_NEXT_CHANNEL( );
        default:
        {
            return LORAMAC_STATUS_REGION_NOT_SUPPORTED;
 801586c:	2309      	movs	r3, #9
        }
    }
}
 801586e:	4618      	mov	r0, r3
 8015870:	3710      	adds	r7, #16
 8015872:	46bd      	mov	sp, r7
 8015874:	bd80      	pop	{r7, pc}

08015876 <RegionApplyDrOffset>:
    }
}
#endif /* REGION_VERSION */

uint8_t RegionApplyDrOffset( LoRaMacRegion_t region, uint8_t downlinkDwellTime, int8_t dr, int8_t drOffset )
{
 8015876:	b590      	push	{r4, r7, lr}
 8015878:	b083      	sub	sp, #12
 801587a:	af00      	add	r7, sp, #0
 801587c:	4604      	mov	r4, r0
 801587e:	4608      	mov	r0, r1
 8015880:	4611      	mov	r1, r2
 8015882:	461a      	mov	r2, r3
 8015884:	4623      	mov	r3, r4
 8015886:	71fb      	strb	r3, [r7, #7]
 8015888:	4603      	mov	r3, r0
 801588a:	71bb      	strb	r3, [r7, #6]
 801588c:	460b      	mov	r3, r1
 801588e:	717b      	strb	r3, [r7, #5]
 8015890:	4613      	mov	r3, r2
 8015892:	713b      	strb	r3, [r7, #4]
    switch( region )
 8015894:	79fb      	ldrb	r3, [r7, #7]
 8015896:	2b05      	cmp	r3, #5
 8015898:	d109      	bne.n	80158ae <RegionApplyDrOffset+0x38>
        AS923_APPLY_DR_OFFSET( );
        AU915_APPLY_DR_OFFSET( );
        CN470_APPLY_DR_OFFSET( );
        CN779_APPLY_DR_OFFSET( );
        EU433_APPLY_DR_OFFSET( );
        EU868_APPLY_DR_OFFSET( );
 801589a:	f997 2004 	ldrsb.w	r2, [r7, #4]
 801589e:	f997 1005 	ldrsb.w	r1, [r7, #5]
 80158a2:	79bb      	ldrb	r3, [r7, #6]
 80158a4:	4618      	mov	r0, r3
 80158a6:	f002 f85b 	bl	8017960 <RegionEU868ApplyDrOffset>
 80158aa:	4603      	mov	r3, r0
 80158ac:	e000      	b.n	80158b0 <RegionApplyDrOffset+0x3a>
        IN865_APPLY_DR_OFFSET( );
        US915_APPLY_DR_OFFSET( );
        RU864_APPLY_DR_OFFSET( );
        default:
        {
            return dr;
 80158ae:	797b      	ldrb	r3, [r7, #5]
        }
    }
}
 80158b0:	4618      	mov	r0, r3
 80158b2:	370c      	adds	r7, #12
 80158b4:	46bd      	mov	sp, r7
 80158b6:	bd90      	pop	{r4, r7, pc}

080158b8 <RegionGetVersion>:
        }
    }
}

Version_t RegionGetVersion( void )
{
 80158b8:	b480      	push	{r7}
 80158ba:	b083      	sub	sp, #12
 80158bc:	af00      	add	r7, sp, #0
    Version_t version;

    version.Value = REGION_VERSION;
 80158be:	4b04      	ldr	r3, [pc, #16]	@ (80158d0 <RegionGetVersion+0x18>)
 80158c0:	607b      	str	r3, [r7, #4]

    return version;
 80158c2:	687b      	ldr	r3, [r7, #4]
}
 80158c4:	4618      	mov	r0, r3
 80158c6:	370c      	adds	r7, #12
 80158c8:	46bd      	mov	sp, r7
 80158ca:	bc80      	pop	{r7}
 80158cc:	4770      	bx	lr
 80158ce:	bf00      	nop
 80158d0:	02010003 	.word	0x02010003

080158d4 <GetDutyCycle>:
#ifdef MW_LOG_ENABLED
static const char *EventRXSlotStrings[] = { "1", "2", "C", "Multi_C", "P", "Multi_P" };
#endif

static uint16_t GetDutyCycle( Band_t* band, bool joined, SysTime_t elapsedTimeSinceStartup )
{
 80158d4:	b480      	push	{r7}
 80158d6:	b087      	sub	sp, #28
 80158d8:	af00      	add	r7, sp, #0
 80158da:	60f8      	str	r0, [r7, #12]
 80158dc:	4608      	mov	r0, r1
 80158de:	4639      	mov	r1, r7
 80158e0:	e881 000c 	stmia.w	r1, {r2, r3}
 80158e4:	4603      	mov	r3, r0
 80158e6:	72fb      	strb	r3, [r7, #11]
    uint16_t dutyCycle = band->DCycle;
 80158e8:	68fb      	ldr	r3, [r7, #12]
 80158ea:	881b      	ldrh	r3, [r3, #0]
 80158ec:	82fb      	strh	r3, [r7, #22]

    if( joined == false )
 80158ee:	7afb      	ldrb	r3, [r7, #11]
 80158f0:	f083 0301 	eor.w	r3, r3, #1
 80158f4:	b2db      	uxtb	r3, r3
 80158f6:	2b00      	cmp	r3, #0
 80158f8:	d007      	beq.n	801590a <GetDutyCycle+0x36>
    {
#if (defined( REGION_VERSION ) && ( REGION_VERSION == 0x02010003 ))  
        uint16_t joinDutyCycle = BACKOFF_DC_1_HOUR;
 80158fa:	2364      	movs	r3, #100	@ 0x64
 80158fc:	82bb      	strh	r3, [r7, #20]
        {
            joinDutyCycle = BACKOFF_DC_24_HOURS;
        }
#endif
        // Take the most restrictive duty cycle
        dutyCycle = MAX( dutyCycle, joinDutyCycle );
 80158fe:	8aba      	ldrh	r2, [r7, #20]
 8015900:	8afb      	ldrh	r3, [r7, #22]
 8015902:	4293      	cmp	r3, r2
 8015904:	bf38      	it	cc
 8015906:	4613      	movcc	r3, r2
 8015908:	82fb      	strh	r3, [r7, #22]
    }

    // Prevent value of 0
    if( dutyCycle == 0 )
 801590a:	8afb      	ldrh	r3, [r7, #22]
 801590c:	2b00      	cmp	r3, #0
 801590e:	d101      	bne.n	8015914 <GetDutyCycle+0x40>
    {
        dutyCycle = 1;
 8015910:	2301      	movs	r3, #1
 8015912:	82fb      	strh	r3, [r7, #22]
    }

    return dutyCycle;
 8015914:	8afb      	ldrh	r3, [r7, #22]
}
 8015916:	4618      	mov	r0, r3
 8015918:	371c      	adds	r7, #28
 801591a:	46bd      	mov	sp, r7
 801591c:	bc80      	pop	{r7}
 801591e:	4770      	bx	lr

08015920 <SetMaxTimeCredits>:

static uint16_t SetMaxTimeCredits( Band_t* band, bool joined, SysTime_t elapsedTimeSinceStartup,
                                   bool dutyCycleEnabled, bool lastTxIsJoinRequest )
{
 8015920:	b580      	push	{r7, lr}
 8015922:	b086      	sub	sp, #24
 8015924:	af00      	add	r7, sp, #0
 8015926:	60f8      	str	r0, [r7, #12]
 8015928:	4608      	mov	r0, r1
 801592a:	4639      	mov	r1, r7
 801592c:	e881 000c 	stmia.w	r1, {r2, r3}
 8015930:	4603      	mov	r3, r0
 8015932:	72fb      	strb	r3, [r7, #11]
    uint16_t dutyCycle = band->DCycle;
 8015934:	68fb      	ldr	r3, [r7, #12]
 8015936:	881b      	ldrh	r3, [r3, #0]
 8015938:	827b      	strh	r3, [r7, #18]
    TimerTime_t maxCredits = DUTY_CYCLE_TIME_PERIOD;
 801593a:	4b1a      	ldr	r3, [pc, #104]	@ (80159a4 <SetMaxTimeCredits+0x84>)
 801593c:	617b      	str	r3, [r7, #20]

    // Get the band duty cycle. If not joined, the function either returns the join duty cycle
    // or the band duty cycle, whichever is more restrictive.
    dutyCycle = GetDutyCycle( band, joined, elapsedTimeSinceStartup );
 801593e:	7af9      	ldrb	r1, [r7, #11]
 8015940:	463b      	mov	r3, r7
 8015942:	cb0c      	ldmia	r3, {r2, r3}
 8015944:	68f8      	ldr	r0, [r7, #12]
 8015946:	f7ff ffc5 	bl	80158d4 <GetDutyCycle>
 801594a:	4603      	mov	r3, r0
 801594c:	827b      	strh	r3, [r7, #18]

    if( joined == false )
 801594e:	7afb      	ldrb	r3, [r7, #11]
 8015950:	f083 0301 	eor.w	r3, r3, #1
 8015954:	b2db      	uxtb	r3, r3
 8015956:	2b00      	cmp	r3, #0
 8015958:	d011      	beq.n	801597e <SetMaxTimeCredits+0x5e>
    {
#if (defined( REGION_VERSION ) && ( REGION_VERSION == 0x02010003 ))
		if( elapsedTimeSinceStartup.Seconds < BACKOFF_DUTY_CYCLE_1_HOUR_IN_S )
 801595a:	683b      	ldr	r3, [r7, #0]
 801595c:	f5b3 6f61 	cmp.w	r3, #3600	@ 0xe10
 8015960:	d202      	bcs.n	8015968 <SetMaxTimeCredits+0x48>
        {
            maxCredits = DUTY_CYCLE_TIME_PERIOD;
 8015962:	4b10      	ldr	r3, [pc, #64]	@ (80159a4 <SetMaxTimeCredits+0x84>)
 8015964:	617b      	str	r3, [r7, #20]
 8015966:	e014      	b.n	8015992 <SetMaxTimeCredits+0x72>
        }
        else if( elapsedTimeSinceStartup.Seconds < BACKOFF_DUTY_CYCLE_10_HOURS_IN_S )
 8015968:	683b      	ldr	r3, [r7, #0]
 801596a:	f649 22af 	movw	r2, #39599	@ 0x9aaf
 801596e:	4293      	cmp	r3, r2
 8015970:	d802      	bhi.n	8015978 <SetMaxTimeCredits+0x58>
        {
            maxCredits = DUTY_CYCLE_TIME_PERIOD;
 8015972:	4b0c      	ldr	r3, [pc, #48]	@ (80159a4 <SetMaxTimeCredits+0x84>)
 8015974:	617b      	str	r3, [r7, #20]
 8015976:	e00c      	b.n	8015992 <SetMaxTimeCredits+0x72>
        }
        else
        {
            maxCredits = DUTY_CYCLE_TIME_PERIOD_JOIN_BACKOFF_24H;
 8015978:	4b0b      	ldr	r3, [pc, #44]	@ (80159a8 <SetMaxTimeCredits+0x88>)
 801597a:	617b      	str	r3, [r7, #20]
 801597c:	e009      	b.n	8015992 <SetMaxTimeCredits+0x72>
#endif

    }
    else
    {
        if( dutyCycleEnabled == false )
 801597e:	f897 3020 	ldrb.w	r3, [r7, #32]
 8015982:	f083 0301 	eor.w	r3, r3, #1
 8015986:	b2db      	uxtb	r3, r3
 8015988:	2b00      	cmp	r3, #0
 801598a:	d002      	beq.n	8015992 <SetMaxTimeCredits+0x72>
        {
            // Assign max credits when the duty cycle is disabled.
            band->TimeCredits = maxCredits;
 801598c:	68fb      	ldr	r3, [r7, #12]
 801598e:	697a      	ldr	r2, [r7, #20]
 8015990:	60da      	str	r2, [r3, #12]
    }
#endif 

    // Setup the maximum allowed credits. We can assign them
    // safely all the time.
    band->MaxTimeCredits = maxCredits;
 8015992:	68fb      	ldr	r3, [r7, #12]
 8015994:	697a      	ldr	r2, [r7, #20]
 8015996:	611a      	str	r2, [r3, #16]

    return dutyCycle;
 8015998:	8a7b      	ldrh	r3, [r7, #18]
}
 801599a:	4618      	mov	r0, r3
 801599c:	3718      	adds	r7, #24
 801599e:	46bd      	mov	sp, r7
 80159a0:	bd80      	pop	{r7, pc}
 80159a2:	bf00      	nop
 80159a4:	0036ee80 	.word	0x0036ee80
 80159a8:	000d4670 	.word	0x000d4670

080159ac <UpdateTimeCredits>:

#if (defined( REGION_VERSION ) && ( REGION_VERSION == 0x02010003 ))  
static uint16_t UpdateTimeCredits( Band_t* band, bool joined, bool dutyCycleEnabled,
                                   bool lastTxIsJoinRequest, SysTime_t elapsedTimeSinceStartup,
                                   TimerTime_t currentTime, TimerTime_t lastBandUpdateTime )
{
 80159ac:	b580      	push	{r7, lr}
 80159ae:	b086      	sub	sp, #24
 80159b0:	af02      	add	r7, sp, #8
 80159b2:	6078      	str	r0, [r7, #4]
 80159b4:	4608      	mov	r0, r1
 80159b6:	4611      	mov	r1, r2
 80159b8:	461a      	mov	r2, r3
 80159ba:	4603      	mov	r3, r0
 80159bc:	70fb      	strb	r3, [r7, #3]
 80159be:	460b      	mov	r3, r1
 80159c0:	70bb      	strb	r3, [r7, #2]
 80159c2:	4613      	mov	r3, r2
 80159c4:	707b      	strb	r3, [r7, #1]
    uint16_t dutyCycle = SetMaxTimeCredits( band, joined, elapsedTimeSinceStartup,
 80159c6:	78f9      	ldrb	r1, [r7, #3]
 80159c8:	787b      	ldrb	r3, [r7, #1]
 80159ca:	9301      	str	r3, [sp, #4]
 80159cc:	78bb      	ldrb	r3, [r7, #2]
 80159ce:	9300      	str	r3, [sp, #0]
 80159d0:	f107 0318 	add.w	r3, r7, #24
 80159d4:	cb0c      	ldmia	r3, {r2, r3}
 80159d6:	6878      	ldr	r0, [r7, #4]
 80159d8:	f7ff ffa2 	bl	8015920 <SetMaxTimeCredits>
 80159dc:	4603      	mov	r3, r0
 80159de:	817b      	strh	r3, [r7, #10]
                                            dutyCycleEnabled, lastTxIsJoinRequest );
    TimerTime_t observation = DUTY_CYCLE_TIME_PERIOD;
 80159e0:	4b1a      	ldr	r3, [pc, #104]	@ (8015a4c <UpdateTimeCredits+0xa0>)
 80159e2:	60fb      	str	r3, [r7, #12]

    if( joined == false )
 80159e4:	78fb      	ldrb	r3, [r7, #3]
 80159e6:	f083 0301 	eor.w	r3, r3, #1
 80159ea:	b2db      	uxtb	r3, r3
 80159ec:	2b00      	cmp	r3, #0
 80159ee:	d010      	beq.n	8015a12 <UpdateTimeCredits+0x66>
    {
        if( elapsedTimeSinceStartup.Seconds < BACKOFF_DUTY_CYCLE_1_HOUR_IN_S )
 80159f0:	69bb      	ldr	r3, [r7, #24]
 80159f2:	f5b3 6f61 	cmp.w	r3, #3600	@ 0xe10
 80159f6:	d202      	bcs.n	80159fe <UpdateTimeCredits+0x52>
        {
            observation = BACKOFF_DUTY_CYCLE_1_HOUR_IN_S * 1000;
 80159f8:	4b14      	ldr	r3, [pc, #80]	@ (8015a4c <UpdateTimeCredits+0xa0>)
 80159fa:	60fb      	str	r3, [r7, #12]
 80159fc:	e009      	b.n	8015a12 <UpdateTimeCredits+0x66>
        }
        else if( elapsedTimeSinceStartup.Seconds < BACKOFF_DUTY_CYCLE_10_HOURS_IN_S )
 80159fe:	69bb      	ldr	r3, [r7, #24]
 8015a00:	f649 22af 	movw	r2, #39599	@ 0x9aaf
 8015a04:	4293      	cmp	r3, r2
 8015a06:	d802      	bhi.n	8015a0e <UpdateTimeCredits+0x62>
        {
            observation = ( BACKOFF_DUTY_CYCLE_10_HOURS_IN_S * 1000 );
 8015a08:	4b11      	ldr	r3, [pc, #68]	@ (8015a50 <UpdateTimeCredits+0xa4>)
 8015a0a:	60fb      	str	r3, [r7, #12]
 8015a0c:	e001      	b.n	8015a12 <UpdateTimeCredits+0x66>
        }
        else
        {
            observation = ( BACKOFF_DUTY_CYCLE_24_HOURS_IN_S * 1000 );
 8015a0e:	4b11      	ldr	r3, [pc, #68]	@ (8015a54 <UpdateTimeCredits+0xa8>)
 8015a10:	60fb      	str	r3, [r7, #12]
        }
    }

    // Apply new credits only if the observation period has been elapsed.
    if( ( observation <= lastBandUpdateTime ) ||
 8015a12:	68fa      	ldr	r2, [r7, #12]
 8015a14:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8015a16:	429a      	cmp	r2, r3
 8015a18:	d908      	bls.n	8015a2c <UpdateTimeCredits+0x80>
        ( band->LastMaxCreditAssignTime != observation ) ||
 8015a1a:	687b      	ldr	r3, [r7, #4]
 8015a1c:	689b      	ldr	r3, [r3, #8]
    if( ( observation <= lastBandUpdateTime ) ||
 8015a1e:	68fa      	ldr	r2, [r7, #12]
 8015a20:	429a      	cmp	r2, r3
 8015a22:	d103      	bne.n	8015a2c <UpdateTimeCredits+0x80>
        ( band->LastBandUpdateTime == 0 ) )
 8015a24:	687b      	ldr	r3, [r7, #4]
 8015a26:	685b      	ldr	r3, [r3, #4]
        ( band->LastMaxCreditAssignTime != observation ) ||
 8015a28:	2b00      	cmp	r3, #0
 8015a2a:	d109      	bne.n	8015a40 <UpdateTimeCredits+0x94>
    {
        band->TimeCredits = band->MaxTimeCredits;
 8015a2c:	687b      	ldr	r3, [r7, #4]
 8015a2e:	691a      	ldr	r2, [r3, #16]
 8015a30:	687b      	ldr	r3, [r7, #4]
 8015a32:	60da      	str	r2, [r3, #12]
        band->LastBandUpdateTime = currentTime;
 8015a34:	687b      	ldr	r3, [r7, #4]
 8015a36:	6a3a      	ldr	r2, [r7, #32]
 8015a38:	605a      	str	r2, [r3, #4]
        band->LastMaxCreditAssignTime = observation;
 8015a3a:	687b      	ldr	r3, [r7, #4]
 8015a3c:	68fa      	ldr	r2, [r7, #12]
 8015a3e:	609a      	str	r2, [r3, #8]
    }
    return dutyCycle;
 8015a40:	897b      	ldrh	r3, [r7, #10]
}
 8015a42:	4618      	mov	r0, r3
 8015a44:	3710      	adds	r7, #16
 8015a46:	46bd      	mov	sp, r7
 8015a48:	bd80      	pop	{r7, pc}
 8015a4a:	bf00      	nop
 8015a4c:	0036ee80 	.word	0x0036ee80
 8015a50:	025c3f80 	.word	0x025c3f80
 8015a54:	07829b80 	.word	0x07829b80

08015a58 <CountChannels>:
    return dutyCycle;
}
#endif

static uint8_t CountChannels( uint16_t mask, uint8_t nbBits )
{
 8015a58:	b480      	push	{r7}
 8015a5a:	b085      	sub	sp, #20
 8015a5c:	af00      	add	r7, sp, #0
 8015a5e:	4603      	mov	r3, r0
 8015a60:	460a      	mov	r2, r1
 8015a62:	80fb      	strh	r3, [r7, #6]
 8015a64:	4613      	mov	r3, r2
 8015a66:	717b      	strb	r3, [r7, #5]
    uint8_t nbActiveBits = 0;
 8015a68:	2300      	movs	r3, #0
 8015a6a:	73fb      	strb	r3, [r7, #15]

    for( uint8_t j = 0; j < nbBits; j++ )
 8015a6c:	2300      	movs	r3, #0
 8015a6e:	73bb      	strb	r3, [r7, #14]
 8015a70:	e011      	b.n	8015a96 <CountChannels+0x3e>
    {
        if( ( mask & ( 1 << j ) ) == ( 1 << j ) )
 8015a72:	88fa      	ldrh	r2, [r7, #6]
 8015a74:	7bbb      	ldrb	r3, [r7, #14]
 8015a76:	2101      	movs	r1, #1
 8015a78:	fa01 f303 	lsl.w	r3, r1, r3
 8015a7c:	401a      	ands	r2, r3
 8015a7e:	7bbb      	ldrb	r3, [r7, #14]
 8015a80:	2101      	movs	r1, #1
 8015a82:	fa01 f303 	lsl.w	r3, r1, r3
 8015a86:	429a      	cmp	r2, r3
 8015a88:	d102      	bne.n	8015a90 <CountChannels+0x38>
        {
            nbActiveBits++;
 8015a8a:	7bfb      	ldrb	r3, [r7, #15]
 8015a8c:	3301      	adds	r3, #1
 8015a8e:	73fb      	strb	r3, [r7, #15]
    for( uint8_t j = 0; j < nbBits; j++ )
 8015a90:	7bbb      	ldrb	r3, [r7, #14]
 8015a92:	3301      	adds	r3, #1
 8015a94:	73bb      	strb	r3, [r7, #14]
 8015a96:	7bba      	ldrb	r2, [r7, #14]
 8015a98:	797b      	ldrb	r3, [r7, #5]
 8015a9a:	429a      	cmp	r2, r3
 8015a9c:	d3e9      	bcc.n	8015a72 <CountChannels+0x1a>
        }
    }
    return nbActiveBits;
 8015a9e:	7bfb      	ldrb	r3, [r7, #15]
}
 8015aa0:	4618      	mov	r0, r3
 8015aa2:	3714      	adds	r7, #20
 8015aa4:	46bd      	mov	sp, r7
 8015aa6:	bc80      	pop	{r7}
 8015aa8:	4770      	bx	lr

08015aaa <RegionCommonChanVerifyDr>:

bool RegionCommonChanVerifyDr( uint8_t nbChannels, uint16_t* channelsMask, int8_t dr, int8_t minDr, int8_t maxDr, ChannelParams_t* channels )
{
 8015aaa:	b580      	push	{r7, lr}
 8015aac:	b084      	sub	sp, #16
 8015aae:	af00      	add	r7, sp, #0
 8015ab0:	6039      	str	r1, [r7, #0]
 8015ab2:	4611      	mov	r1, r2
 8015ab4:	461a      	mov	r2, r3
 8015ab6:	4603      	mov	r3, r0
 8015ab8:	71fb      	strb	r3, [r7, #7]
 8015aba:	460b      	mov	r3, r1
 8015abc:	71bb      	strb	r3, [r7, #6]
 8015abe:	4613      	mov	r3, r2
 8015ac0:	717b      	strb	r3, [r7, #5]
    if( RegionCommonValueInRange( dr, minDr, maxDr ) == 0 )
 8015ac2:	f997 2018 	ldrsb.w	r2, [r7, #24]
 8015ac6:	f997 1005 	ldrsb.w	r1, [r7, #5]
 8015aca:	f997 3006 	ldrsb.w	r3, [r7, #6]
 8015ace:	4618      	mov	r0, r3
 8015ad0:	f000 f85d 	bl	8015b8e <RegionCommonValueInRange>
 8015ad4:	4603      	mov	r3, r0
 8015ad6:	2b00      	cmp	r3, #0
 8015ad8:	d101      	bne.n	8015ade <RegionCommonChanVerifyDr+0x34>
    {
        return false;
 8015ada:	2300      	movs	r3, #0
 8015adc:	e053      	b.n	8015b86 <RegionCommonChanVerifyDr+0xdc>
    }

    for( uint8_t i = 0, k = 0; i < nbChannels; i += 16, k++ )
 8015ade:	2300      	movs	r3, #0
 8015ae0:	73fb      	strb	r3, [r7, #15]
 8015ae2:	2300      	movs	r3, #0
 8015ae4:	73bb      	strb	r3, [r7, #14]
 8015ae6:	e049      	b.n	8015b7c <RegionCommonChanVerifyDr+0xd2>
    {
        for( uint8_t j = 0; j < 16; j++ )
 8015ae8:	2300      	movs	r3, #0
 8015aea:	737b      	strb	r3, [r7, #13]
 8015aec:	e03d      	b.n	8015b6a <RegionCommonChanVerifyDr+0xc0>
        {
            if( ( ( channelsMask[k] & ( 1 << j ) ) != 0 ) )
 8015aee:	7bbb      	ldrb	r3, [r7, #14]
 8015af0:	005b      	lsls	r3, r3, #1
 8015af2:	683a      	ldr	r2, [r7, #0]
 8015af4:	4413      	add	r3, r2
 8015af6:	881b      	ldrh	r3, [r3, #0]
 8015af8:	461a      	mov	r2, r3
 8015afa:	7b7b      	ldrb	r3, [r7, #13]
 8015afc:	fa42 f303 	asr.w	r3, r2, r3
 8015b00:	f003 0301 	and.w	r3, r3, #1
 8015b04:	2b00      	cmp	r3, #0
 8015b06:	d02d      	beq.n	8015b64 <RegionCommonChanVerifyDr+0xba>
            {// Check datarate validity for enabled channels
                if( RegionCommonValueInRange( dr, ( channels[i + j].DrRange.Fields.Min & 0x0F ),
 8015b08:	7bfa      	ldrb	r2, [r7, #15]
 8015b0a:	7b7b      	ldrb	r3, [r7, #13]
 8015b0c:	4413      	add	r3, r2
 8015b0e:	461a      	mov	r2, r3
 8015b10:	4613      	mov	r3, r2
 8015b12:	005b      	lsls	r3, r3, #1
 8015b14:	4413      	add	r3, r2
 8015b16:	009b      	lsls	r3, r3, #2
 8015b18:	461a      	mov	r2, r3
 8015b1a:	69fb      	ldr	r3, [r7, #28]
 8015b1c:	4413      	add	r3, r2
 8015b1e:	7a1b      	ldrb	r3, [r3, #8]
 8015b20:	f343 0303 	sbfx	r3, r3, #0, #4
 8015b24:	b25b      	sxtb	r3, r3
 8015b26:	f003 030f 	and.w	r3, r3, #15
 8015b2a:	b259      	sxtb	r1, r3
                                                  ( channels[i + j].DrRange.Fields.Max & 0x0F ) ) == 1 )
 8015b2c:	7bfa      	ldrb	r2, [r7, #15]
 8015b2e:	7b7b      	ldrb	r3, [r7, #13]
 8015b30:	4413      	add	r3, r2
 8015b32:	461a      	mov	r2, r3
 8015b34:	4613      	mov	r3, r2
 8015b36:	005b      	lsls	r3, r3, #1
 8015b38:	4413      	add	r3, r2
 8015b3a:	009b      	lsls	r3, r3, #2
 8015b3c:	461a      	mov	r2, r3
 8015b3e:	69fb      	ldr	r3, [r7, #28]
 8015b40:	4413      	add	r3, r2
 8015b42:	7a1b      	ldrb	r3, [r3, #8]
 8015b44:	f343 1303 	sbfx	r3, r3, #4, #4
 8015b48:	b25b      	sxtb	r3, r3
                if( RegionCommonValueInRange( dr, ( channels[i + j].DrRange.Fields.Min & 0x0F ),
 8015b4a:	f003 030f 	and.w	r3, r3, #15
 8015b4e:	b25a      	sxtb	r2, r3
 8015b50:	f997 3006 	ldrsb.w	r3, [r7, #6]
 8015b54:	4618      	mov	r0, r3
 8015b56:	f000 f81a 	bl	8015b8e <RegionCommonValueInRange>
 8015b5a:	4603      	mov	r3, r0
 8015b5c:	2b01      	cmp	r3, #1
 8015b5e:	d101      	bne.n	8015b64 <RegionCommonChanVerifyDr+0xba>
                {
                    // At least 1 channel has been found we can return OK.
                    return true;
 8015b60:	2301      	movs	r3, #1
 8015b62:	e010      	b.n	8015b86 <RegionCommonChanVerifyDr+0xdc>
        for( uint8_t j = 0; j < 16; j++ )
 8015b64:	7b7b      	ldrb	r3, [r7, #13]
 8015b66:	3301      	adds	r3, #1
 8015b68:	737b      	strb	r3, [r7, #13]
 8015b6a:	7b7b      	ldrb	r3, [r7, #13]
 8015b6c:	2b0f      	cmp	r3, #15
 8015b6e:	d9be      	bls.n	8015aee <RegionCommonChanVerifyDr+0x44>
    for( uint8_t i = 0, k = 0; i < nbChannels; i += 16, k++ )
 8015b70:	7bfb      	ldrb	r3, [r7, #15]
 8015b72:	3310      	adds	r3, #16
 8015b74:	73fb      	strb	r3, [r7, #15]
 8015b76:	7bbb      	ldrb	r3, [r7, #14]
 8015b78:	3301      	adds	r3, #1
 8015b7a:	73bb      	strb	r3, [r7, #14]
 8015b7c:	7bfa      	ldrb	r2, [r7, #15]
 8015b7e:	79fb      	ldrb	r3, [r7, #7]
 8015b80:	429a      	cmp	r2, r3
 8015b82:	d3b1      	bcc.n	8015ae8 <RegionCommonChanVerifyDr+0x3e>
                }
            }
        }
    }
    return false;
 8015b84:	2300      	movs	r3, #0
}
 8015b86:	4618      	mov	r0, r3
 8015b88:	3710      	adds	r7, #16
 8015b8a:	46bd      	mov	sp, r7
 8015b8c:	bd80      	pop	{r7, pc}

08015b8e <RegionCommonValueInRange>:

uint8_t RegionCommonValueInRange( int8_t value, int8_t min, int8_t max )
{
 8015b8e:	b480      	push	{r7}
 8015b90:	b083      	sub	sp, #12
 8015b92:	af00      	add	r7, sp, #0
 8015b94:	4603      	mov	r3, r0
 8015b96:	71fb      	strb	r3, [r7, #7]
 8015b98:	460b      	mov	r3, r1
 8015b9a:	71bb      	strb	r3, [r7, #6]
 8015b9c:	4613      	mov	r3, r2
 8015b9e:	717b      	strb	r3, [r7, #5]
    if( ( value >= min ) && ( value <= max ) )
 8015ba0:	f997 2007 	ldrsb.w	r2, [r7, #7]
 8015ba4:	f997 3006 	ldrsb.w	r3, [r7, #6]
 8015ba8:	429a      	cmp	r2, r3
 8015baa:	db07      	blt.n	8015bbc <RegionCommonValueInRange+0x2e>
 8015bac:	f997 2007 	ldrsb.w	r2, [r7, #7]
 8015bb0:	f997 3005 	ldrsb.w	r3, [r7, #5]
 8015bb4:	429a      	cmp	r2, r3
 8015bb6:	dc01      	bgt.n	8015bbc <RegionCommonValueInRange+0x2e>
    {
        return 1;
 8015bb8:	2301      	movs	r3, #1
 8015bba:	e000      	b.n	8015bbe <RegionCommonValueInRange+0x30>
    }
    return 0;
 8015bbc:	2300      	movs	r3, #0
}
 8015bbe:	4618      	mov	r0, r3
 8015bc0:	370c      	adds	r7, #12
 8015bc2:	46bd      	mov	sp, r7
 8015bc4:	bc80      	pop	{r7}
 8015bc6:	4770      	bx	lr

08015bc8 <RegionCommonChanDisable>:

bool RegionCommonChanDisable( uint16_t* channelsMask, uint8_t id, uint8_t maxChannels )
{
 8015bc8:	b480      	push	{r7}
 8015bca:	b085      	sub	sp, #20
 8015bcc:	af00      	add	r7, sp, #0
 8015bce:	6078      	str	r0, [r7, #4]
 8015bd0:	460b      	mov	r3, r1
 8015bd2:	70fb      	strb	r3, [r7, #3]
 8015bd4:	4613      	mov	r3, r2
 8015bd6:	70bb      	strb	r3, [r7, #2]
    uint8_t index = id / 16;
 8015bd8:	78fb      	ldrb	r3, [r7, #3]
 8015bda:	091b      	lsrs	r3, r3, #4
 8015bdc:	73fb      	strb	r3, [r7, #15]

    if( ( index > ( maxChannels / 16 ) ) || ( id >= maxChannels ) )
 8015bde:	78bb      	ldrb	r3, [r7, #2]
 8015be0:	091b      	lsrs	r3, r3, #4
 8015be2:	b2db      	uxtb	r3, r3
 8015be4:	7bfa      	ldrb	r2, [r7, #15]
 8015be6:	429a      	cmp	r2, r3
 8015be8:	d803      	bhi.n	8015bf2 <RegionCommonChanDisable+0x2a>
 8015bea:	78fa      	ldrb	r2, [r7, #3]
 8015bec:	78bb      	ldrb	r3, [r7, #2]
 8015bee:	429a      	cmp	r2, r3
 8015bf0:	d301      	bcc.n	8015bf6 <RegionCommonChanDisable+0x2e>
    {
        return false;
 8015bf2:	2300      	movs	r3, #0
 8015bf4:	e017      	b.n	8015c26 <RegionCommonChanDisable+0x5e>
    }

    // Deactivate channel
    channelsMask[index] &= ~( 1 << ( id % 16 ) );
 8015bf6:	7bfb      	ldrb	r3, [r7, #15]
 8015bf8:	005b      	lsls	r3, r3, #1
 8015bfa:	687a      	ldr	r2, [r7, #4]
 8015bfc:	4413      	add	r3, r2
 8015bfe:	881b      	ldrh	r3, [r3, #0]
 8015c00:	b21a      	sxth	r2, r3
 8015c02:	78fb      	ldrb	r3, [r7, #3]
 8015c04:	f003 030f 	and.w	r3, r3, #15
 8015c08:	2101      	movs	r1, #1
 8015c0a:	fa01 f303 	lsl.w	r3, r1, r3
 8015c0e:	b21b      	sxth	r3, r3
 8015c10:	43db      	mvns	r3, r3
 8015c12:	b21b      	sxth	r3, r3
 8015c14:	4013      	ands	r3, r2
 8015c16:	b219      	sxth	r1, r3
 8015c18:	7bfb      	ldrb	r3, [r7, #15]
 8015c1a:	005b      	lsls	r3, r3, #1
 8015c1c:	687a      	ldr	r2, [r7, #4]
 8015c1e:	4413      	add	r3, r2
 8015c20:	b28a      	uxth	r2, r1
 8015c22:	801a      	strh	r2, [r3, #0]

    return true;
 8015c24:	2301      	movs	r3, #1
}
 8015c26:	4618      	mov	r0, r3
 8015c28:	3714      	adds	r7, #20
 8015c2a:	46bd      	mov	sp, r7
 8015c2c:	bc80      	pop	{r7}
 8015c2e:	4770      	bx	lr

08015c30 <RegionCommonCountChannels>:

uint8_t RegionCommonCountChannels( uint16_t* channelsMask, uint8_t startIdx, uint8_t stopIdx )
{
 8015c30:	b580      	push	{r7, lr}
 8015c32:	b084      	sub	sp, #16
 8015c34:	af00      	add	r7, sp, #0
 8015c36:	6078      	str	r0, [r7, #4]
 8015c38:	460b      	mov	r3, r1
 8015c3a:	70fb      	strb	r3, [r7, #3]
 8015c3c:	4613      	mov	r3, r2
 8015c3e:	70bb      	strb	r3, [r7, #2]
    uint8_t nbChannels = 0;
 8015c40:	2300      	movs	r3, #0
 8015c42:	73fb      	strb	r3, [r7, #15]

    if( channelsMask == NULL )
 8015c44:	687b      	ldr	r3, [r7, #4]
 8015c46:	2b00      	cmp	r3, #0
 8015c48:	d101      	bne.n	8015c4e <RegionCommonCountChannels+0x1e>
    {
        return 0;
 8015c4a:	2300      	movs	r3, #0
 8015c4c:	e018      	b.n	8015c80 <RegionCommonCountChannels+0x50>
    }

    for( uint8_t i = startIdx; i < stopIdx; i++ )
 8015c4e:	78fb      	ldrb	r3, [r7, #3]
 8015c50:	73bb      	strb	r3, [r7, #14]
 8015c52:	e010      	b.n	8015c76 <RegionCommonCountChannels+0x46>
    {
        nbChannels += CountChannels( channelsMask[i], 16 );
 8015c54:	7bbb      	ldrb	r3, [r7, #14]
 8015c56:	005b      	lsls	r3, r3, #1
 8015c58:	687a      	ldr	r2, [r7, #4]
 8015c5a:	4413      	add	r3, r2
 8015c5c:	881b      	ldrh	r3, [r3, #0]
 8015c5e:	2110      	movs	r1, #16
 8015c60:	4618      	mov	r0, r3
 8015c62:	f7ff fef9 	bl	8015a58 <CountChannels>
 8015c66:	4603      	mov	r3, r0
 8015c68:	461a      	mov	r2, r3
 8015c6a:	7bfb      	ldrb	r3, [r7, #15]
 8015c6c:	4413      	add	r3, r2
 8015c6e:	73fb      	strb	r3, [r7, #15]
    for( uint8_t i = startIdx; i < stopIdx; i++ )
 8015c70:	7bbb      	ldrb	r3, [r7, #14]
 8015c72:	3301      	adds	r3, #1
 8015c74:	73bb      	strb	r3, [r7, #14]
 8015c76:	7bba      	ldrb	r2, [r7, #14]
 8015c78:	78bb      	ldrb	r3, [r7, #2]
 8015c7a:	429a      	cmp	r2, r3
 8015c7c:	d3ea      	bcc.n	8015c54 <RegionCommonCountChannels+0x24>
    }

    return nbChannels;
 8015c7e:	7bfb      	ldrb	r3, [r7, #15]
}
 8015c80:	4618      	mov	r0, r3
 8015c82:	3710      	adds	r7, #16
 8015c84:	46bd      	mov	sp, r7
 8015c86:	bd80      	pop	{r7, pc}

08015c88 <RegionCommonChanMaskCopy>:

void RegionCommonChanMaskCopy( uint16_t* channelsMaskDest, uint16_t* channelsMaskSrc, uint8_t len )
{
 8015c88:	b480      	push	{r7}
 8015c8a:	b087      	sub	sp, #28
 8015c8c:	af00      	add	r7, sp, #0
 8015c8e:	60f8      	str	r0, [r7, #12]
 8015c90:	60b9      	str	r1, [r7, #8]
 8015c92:	4613      	mov	r3, r2
 8015c94:	71fb      	strb	r3, [r7, #7]
    if( ( channelsMaskDest != NULL ) && ( channelsMaskSrc != NULL ) )
 8015c96:	68fb      	ldr	r3, [r7, #12]
 8015c98:	2b00      	cmp	r3, #0
 8015c9a:	d016      	beq.n	8015cca <RegionCommonChanMaskCopy+0x42>
 8015c9c:	68bb      	ldr	r3, [r7, #8]
 8015c9e:	2b00      	cmp	r3, #0
 8015ca0:	d013      	beq.n	8015cca <RegionCommonChanMaskCopy+0x42>
    {
        for( uint8_t i = 0; i < len; i++ )
 8015ca2:	2300      	movs	r3, #0
 8015ca4:	75fb      	strb	r3, [r7, #23]
 8015ca6:	e00c      	b.n	8015cc2 <RegionCommonChanMaskCopy+0x3a>
        {
            channelsMaskDest[i] = channelsMaskSrc[i];
 8015ca8:	7dfb      	ldrb	r3, [r7, #23]
 8015caa:	005b      	lsls	r3, r3, #1
 8015cac:	68ba      	ldr	r2, [r7, #8]
 8015cae:	441a      	add	r2, r3
 8015cb0:	7dfb      	ldrb	r3, [r7, #23]
 8015cb2:	005b      	lsls	r3, r3, #1
 8015cb4:	68f9      	ldr	r1, [r7, #12]
 8015cb6:	440b      	add	r3, r1
 8015cb8:	8812      	ldrh	r2, [r2, #0]
 8015cba:	801a      	strh	r2, [r3, #0]
        for( uint8_t i = 0; i < len; i++ )
 8015cbc:	7dfb      	ldrb	r3, [r7, #23]
 8015cbe:	3301      	adds	r3, #1
 8015cc0:	75fb      	strb	r3, [r7, #23]
 8015cc2:	7dfa      	ldrb	r2, [r7, #23]
 8015cc4:	79fb      	ldrb	r3, [r7, #7]
 8015cc6:	429a      	cmp	r2, r3
 8015cc8:	d3ee      	bcc.n	8015ca8 <RegionCommonChanMaskCopy+0x20>
        }
    }
}
 8015cca:	bf00      	nop
 8015ccc:	371c      	adds	r7, #28
 8015cce:	46bd      	mov	sp, r7
 8015cd0:	bc80      	pop	{r7}
 8015cd2:	4770      	bx	lr

08015cd4 <RegionCommonSetBandTxDone>:

void RegionCommonSetBandTxDone( Band_t* band, TimerTime_t lastTxAirTime, bool joined, SysTime_t elapsedTimeSinceStartup )
{
 8015cd4:	b082      	sub	sp, #8
 8015cd6:	b580      	push	{r7, lr}
 8015cd8:	b086      	sub	sp, #24
 8015cda:	af00      	add	r7, sp, #0
 8015cdc:	60f8      	str	r0, [r7, #12]
 8015cde:	60b9      	str	r1, [r7, #8]
 8015ce0:	627b      	str	r3, [r7, #36]	@ 0x24
 8015ce2:	4613      	mov	r3, r2
 8015ce4:	71fb      	strb	r3, [r7, #7]
    // Get the band duty cycle. If not joined, the function either returns the join duty cycle
    // or the band duty cycle, whichever is more restrictive.
    uint16_t dutyCycle = GetDutyCycle( band, joined, elapsedTimeSinceStartup );
 8015ce6:	79f9      	ldrb	r1, [r7, #7]
 8015ce8:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8015cec:	cb0c      	ldmia	r3, {r2, r3}
 8015cee:	68f8      	ldr	r0, [r7, #12]
 8015cf0:	f7ff fdf0 	bl	80158d4 <GetDutyCycle>
 8015cf4:	4603      	mov	r3, r0
 8015cf6:	82fb      	strh	r3, [r7, #22]

    // Reduce with transmission time
    if( band->TimeCredits > ( lastTxAirTime * dutyCycle ) )
 8015cf8:	68fb      	ldr	r3, [r7, #12]
 8015cfa:	68da      	ldr	r2, [r3, #12]
 8015cfc:	8afb      	ldrh	r3, [r7, #22]
 8015cfe:	68b9      	ldr	r1, [r7, #8]
 8015d00:	fb01 f303 	mul.w	r3, r1, r3
 8015d04:	429a      	cmp	r2, r3
 8015d06:	d909      	bls.n	8015d1c <RegionCommonSetBandTxDone+0x48>
    {
        // Reduce time credits by the time of air
        band->TimeCredits -= ( lastTxAirTime * dutyCycle );
 8015d08:	68fb      	ldr	r3, [r7, #12]
 8015d0a:	68da      	ldr	r2, [r3, #12]
 8015d0c:	8afb      	ldrh	r3, [r7, #22]
 8015d0e:	68b9      	ldr	r1, [r7, #8]
 8015d10:	fb01 f303 	mul.w	r3, r1, r3
 8015d14:	1ad2      	subs	r2, r2, r3
 8015d16:	68fb      	ldr	r3, [r7, #12]
 8015d18:	60da      	str	r2, [r3, #12]
    }
    else
    {
        band->TimeCredits = 0;
    }
}
 8015d1a:	e002      	b.n	8015d22 <RegionCommonSetBandTxDone+0x4e>
        band->TimeCredits = 0;
 8015d1c:	68fb      	ldr	r3, [r7, #12]
 8015d1e:	2200      	movs	r2, #0
 8015d20:	60da      	str	r2, [r3, #12]
}
 8015d22:	bf00      	nop
 8015d24:	3718      	adds	r7, #24
 8015d26:	46bd      	mov	sp, r7
 8015d28:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8015d2c:	b002      	add	sp, #8
 8015d2e:	4770      	bx	lr

08015d30 <RegionCommonUpdateBandTimeOff>:

TimerTime_t RegionCommonUpdateBandTimeOff( bool joined, Band_t* bands,
                                           uint8_t nbBands, bool dutyCycleEnabled,
                                           bool lastTxIsJoinRequest, SysTime_t elapsedTimeSinceStartup,
                                           TimerTime_t expectedTimeOnAir )
{
 8015d30:	b5f0      	push	{r4, r5, r6, r7, lr}
 8015d32:	b08f      	sub	sp, #60	@ 0x3c
 8015d34:	af04      	add	r7, sp, #16
 8015d36:	6039      	str	r1, [r7, #0]
 8015d38:	4611      	mov	r1, r2
 8015d3a:	461a      	mov	r2, r3
 8015d3c:	4603      	mov	r3, r0
 8015d3e:	71fb      	strb	r3, [r7, #7]
 8015d40:	460b      	mov	r3, r1
 8015d42:	71bb      	strb	r3, [r7, #6]
 8015d44:	4613      	mov	r3, r2
 8015d46:	717b      	strb	r3, [r7, #5]
    TimerTime_t minTimeToWait = TIMERTIME_T_MAX;
 8015d48:	f04f 33ff 	mov.w	r3, #4294967295
 8015d4c:	627b      	str	r3, [r7, #36]	@ 0x24
    TimerTime_t currentTime = TimerGetCurrentTime( );
 8015d4e:	f006 f8d5 	bl	801befc <UTIL_TIMER_GetCurrentTime>
 8015d52:	61b8      	str	r0, [r7, #24]
    TimerTime_t creditCosts = 0;
 8015d54:	2300      	movs	r3, #0
 8015d56:	617b      	str	r3, [r7, #20]
    uint16_t dutyCycle = 1;
 8015d58:	2301      	movs	r3, #1
 8015d5a:	827b      	strh	r3, [r7, #18]
    uint8_t validBands = 0;
 8015d5c:	2300      	movs	r3, #0
 8015d5e:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23

    for( uint8_t i = 0; i < nbBands; i++ )
 8015d62:	2300      	movs	r3, #0
 8015d64:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
 8015d68:	e09c      	b.n	8015ea4 <RegionCommonUpdateBandTimeOff+0x174>
    {
#if (defined( REGION_VERSION ) && ( REGION_VERSION == 0x02010003 ))
        TimerTime_t elapsedTime = TimerGetElapsedTime( bands[i].LastBandUpdateTime );
 8015d6a:	f897 2022 	ldrb.w	r2, [r7, #34]	@ 0x22
 8015d6e:	4613      	mov	r3, r2
 8015d70:	005b      	lsls	r3, r3, #1
 8015d72:	4413      	add	r3, r2
 8015d74:	00db      	lsls	r3, r3, #3
 8015d76:	461a      	mov	r2, r3
 8015d78:	683b      	ldr	r3, [r7, #0]
 8015d7a:	4413      	add	r3, r2
 8015d7c:	685b      	ldr	r3, [r3, #4]
 8015d7e:	4618      	mov	r0, r3
 8015d80:	f006 f8ce 	bl	801bf20 <UTIL_TIMER_GetElapsedTime>
 8015d84:	60f8      	str	r0, [r7, #12]

        // Synchronization of bands and credits
        dutyCycle = UpdateTimeCredits( &bands[i], joined, dutyCycleEnabled,
 8015d86:	f897 2022 	ldrb.w	r2, [r7, #34]	@ 0x22
 8015d8a:	4613      	mov	r3, r2
 8015d8c:	005b      	lsls	r3, r3, #1
 8015d8e:	4413      	add	r3, r2
 8015d90:	00db      	lsls	r3, r3, #3
 8015d92:	461a      	mov	r2, r3
 8015d94:	683b      	ldr	r3, [r7, #0]
 8015d96:	189c      	adds	r4, r3, r2
 8015d98:	f897 6040 	ldrb.w	r6, [r7, #64]	@ 0x40
 8015d9c:	797a      	ldrb	r2, [r7, #5]
 8015d9e:	79fd      	ldrb	r5, [r7, #7]
 8015da0:	68fb      	ldr	r3, [r7, #12]
 8015da2:	9303      	str	r3, [sp, #12]
 8015da4:	69bb      	ldr	r3, [r7, #24]
 8015da6:	9302      	str	r3, [sp, #8]
 8015da8:	46ec      	mov	ip, sp
 8015daa:	f107 0344 	add.w	r3, r7, #68	@ 0x44
 8015dae:	e893 0003 	ldmia.w	r3, {r0, r1}
 8015db2:	e88c 0003 	stmia.w	ip, {r0, r1}
 8015db6:	4633      	mov	r3, r6
 8015db8:	4629      	mov	r1, r5
 8015dba:	4620      	mov	r0, r4
 8015dbc:	f7ff fdf6 	bl	80159ac <UpdateTimeCredits>
 8015dc0:	4603      	mov	r3, r0
 8015dc2:	827b      	strh	r3, [r7, #18]
                                       currentTime );
#endif

        // Calculate the credit costs for the next transmission
        // with the duty cycle and the expected time on air
        creditCosts = expectedTimeOnAir * dutyCycle;
 8015dc4:	8a7a      	ldrh	r2, [r7, #18]
 8015dc6:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8015dc8:	fb02 f303 	mul.w	r3, r2, r3
 8015dcc:	617b      	str	r3, [r7, #20]

        // Check if the band is ready for transmission. Its ready,
        // when the duty cycle is off, or the TimeCredits of the band
        // is higher than the credit costs for the transmission.
        if( ( bands[i].TimeCredits > creditCosts ) ||
 8015dce:	f897 2022 	ldrb.w	r2, [r7, #34]	@ 0x22
 8015dd2:	4613      	mov	r3, r2
 8015dd4:	005b      	lsls	r3, r3, #1
 8015dd6:	4413      	add	r3, r2
 8015dd8:	00db      	lsls	r3, r3, #3
 8015dda:	461a      	mov	r2, r3
 8015ddc:	683b      	ldr	r3, [r7, #0]
 8015dde:	4413      	add	r3, r2
 8015de0:	68db      	ldr	r3, [r3, #12]
 8015de2:	697a      	ldr	r2, [r7, #20]
 8015de4:	429a      	cmp	r2, r3
 8015de6:	d308      	bcc.n	8015dfa <RegionCommonUpdateBandTimeOff+0xca>
            ( ( dutyCycleEnabled == false ) && ( joined == true ) ) )
 8015de8:	797b      	ldrb	r3, [r7, #5]
 8015dea:	f083 0301 	eor.w	r3, r3, #1
 8015dee:	b2db      	uxtb	r3, r3
        if( ( bands[i].TimeCredits > creditCosts ) ||
 8015df0:	2b00      	cmp	r3, #0
 8015df2:	d013      	beq.n	8015e1c <RegionCommonUpdateBandTimeOff+0xec>
            ( ( dutyCycleEnabled == false ) && ( joined == true ) ) )
 8015df4:	79fb      	ldrb	r3, [r7, #7]
 8015df6:	2b00      	cmp	r3, #0
 8015df8:	d010      	beq.n	8015e1c <RegionCommonUpdateBandTimeOff+0xec>
        {
            bands[i].ReadyForTransmission = true;
 8015dfa:	f897 2022 	ldrb.w	r2, [r7, #34]	@ 0x22
 8015dfe:	4613      	mov	r3, r2
 8015e00:	005b      	lsls	r3, r3, #1
 8015e02:	4413      	add	r3, r2
 8015e04:	00db      	lsls	r3, r3, #3
 8015e06:	461a      	mov	r2, r3
 8015e08:	683b      	ldr	r3, [r7, #0]
 8015e0a:	4413      	add	r3, r2
 8015e0c:	2201      	movs	r2, #1
 8015e0e:	751a      	strb	r2, [r3, #20]
            // This band is a potential candidate for an
            // upcoming transmission, so increase the counter.
            validBands++;
 8015e10:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 8015e14:	3301      	adds	r3, #1
 8015e16:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8015e1a:	e03e      	b.n	8015e9a <RegionCommonUpdateBandTimeOff+0x16a>
        }
        else
        {
            // In this case, the band has not enough credits
            // for the next transmission.
            bands[i].ReadyForTransmission = false;
 8015e1c:	f897 2022 	ldrb.w	r2, [r7, #34]	@ 0x22
 8015e20:	4613      	mov	r3, r2
 8015e22:	005b      	lsls	r3, r3, #1
 8015e24:	4413      	add	r3, r2
 8015e26:	00db      	lsls	r3, r3, #3
 8015e28:	461a      	mov	r2, r3
 8015e2a:	683b      	ldr	r3, [r7, #0]
 8015e2c:	4413      	add	r3, r2
 8015e2e:	2200      	movs	r2, #0
 8015e30:	751a      	strb	r2, [r3, #20]

            if( bands[i].MaxTimeCredits > creditCosts )
 8015e32:	f897 2022 	ldrb.w	r2, [r7, #34]	@ 0x22
 8015e36:	4613      	mov	r3, r2
 8015e38:	005b      	lsls	r3, r3, #1
 8015e3a:	4413      	add	r3, r2
 8015e3c:	00db      	lsls	r3, r3, #3
 8015e3e:	461a      	mov	r2, r3
 8015e40:	683b      	ldr	r3, [r7, #0]
 8015e42:	4413      	add	r3, r2
 8015e44:	691b      	ldr	r3, [r3, #16]
 8015e46:	697a      	ldr	r2, [r7, #20]
 8015e48:	429a      	cmp	r2, r3
 8015e4a:	d226      	bcs.n	8015e9a <RegionCommonUpdateBandTimeOff+0x16a>
                // of the band are higher than the credit costs.
                // We calculate the minTimeToWait among the bands which are not
                // ready for transmission and which are potentially available
                // for a transmission in the future.
#if (defined( REGION_VERSION ) && ( REGION_VERSION == 0x02010003 ))  
                TimerTime_t observationTimeDiff = 0;
 8015e4c:	2300      	movs	r3, #0
 8015e4e:	61fb      	str	r3, [r7, #28]
                if( bands[i].LastMaxCreditAssignTime >= elapsedTime )
 8015e50:	f897 2022 	ldrb.w	r2, [r7, #34]	@ 0x22
 8015e54:	4613      	mov	r3, r2
 8015e56:	005b      	lsls	r3, r3, #1
 8015e58:	4413      	add	r3, r2
 8015e5a:	00db      	lsls	r3, r3, #3
 8015e5c:	461a      	mov	r2, r3
 8015e5e:	683b      	ldr	r3, [r7, #0]
 8015e60:	4413      	add	r3, r2
 8015e62:	689b      	ldr	r3, [r3, #8]
 8015e64:	68fa      	ldr	r2, [r7, #12]
 8015e66:	429a      	cmp	r2, r3
 8015e68:	d80c      	bhi.n	8015e84 <RegionCommonUpdateBandTimeOff+0x154>
                {
                    observationTimeDiff = bands[i].LastMaxCreditAssignTime - elapsedTime;
 8015e6a:	f897 2022 	ldrb.w	r2, [r7, #34]	@ 0x22
 8015e6e:	4613      	mov	r3, r2
 8015e70:	005b      	lsls	r3, r3, #1
 8015e72:	4413      	add	r3, r2
 8015e74:	00db      	lsls	r3, r3, #3
 8015e76:	461a      	mov	r2, r3
 8015e78:	683b      	ldr	r3, [r7, #0]
 8015e7a:	4413      	add	r3, r2
 8015e7c:	689a      	ldr	r2, [r3, #8]
 8015e7e:	68fb      	ldr	r3, [r7, #12]
 8015e80:	1ad3      	subs	r3, r2, r3
 8015e82:	61fb      	str	r3, [r7, #28]
                }
                minTimeToWait = MIN( minTimeToWait, observationTimeDiff );
 8015e84:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8015e86:	69fb      	ldr	r3, [r7, #28]
 8015e88:	4293      	cmp	r3, r2
 8015e8a:	bf28      	it	cs
 8015e8c:	4613      	movcs	r3, r2
 8015e8e:	627b      	str	r3, [r7, #36]	@ 0x24
#endif

                // This band is a potential candidate for an
                // upcoming transmission (even if its time credits are not enough
                // at the moment), so increase the counter.
                validBands++;
 8015e90:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 8015e94:	3301      	adds	r3, #1
 8015e96:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
    for( uint8_t i = 0; i < nbBands; i++ )
 8015e9a:	f897 3022 	ldrb.w	r3, [r7, #34]	@ 0x22
 8015e9e:	3301      	adds	r3, #1
 8015ea0:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
 8015ea4:	f897 2022 	ldrb.w	r2, [r7, #34]	@ 0x22
 8015ea8:	79bb      	ldrb	r3, [r7, #6]
 8015eaa:	429a      	cmp	r2, r3
 8015eac:	f4ff af5d 	bcc.w	8015d6a <RegionCommonUpdateBandTimeOff+0x3a>
#endif

        }
    }

    if( validBands == 0 )
 8015eb0:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 8015eb4:	2b00      	cmp	r3, #0
 8015eb6:	d102      	bne.n	8015ebe <RegionCommonUpdateBandTimeOff+0x18e>
    {
        // There is no valid band available to handle a transmission
        // in the given DUTY_CYCLE_TIME_PERIOD.
        return TIMERTIME_T_MAX;
 8015eb8:	f04f 33ff 	mov.w	r3, #4294967295
 8015ebc:	e000      	b.n	8015ec0 <RegionCommonUpdateBandTimeOff+0x190>
    }
    return minTimeToWait;
 8015ebe:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
}
 8015ec0:	4618      	mov	r0, r3
 8015ec2:	372c      	adds	r7, #44	@ 0x2c
 8015ec4:	46bd      	mov	sp, r7
 8015ec6:	bdf0      	pop	{r4, r5, r6, r7, pc}

08015ec8 <RegionCommonParseLinkAdrReq>:

uint8_t RegionCommonParseLinkAdrReq( uint8_t* payload, RegionCommonLinkAdrParams_t* linkAdrParams )
{
 8015ec8:	b480      	push	{r7}
 8015eca:	b085      	sub	sp, #20
 8015ecc:	af00      	add	r7, sp, #0
 8015ece:	6078      	str	r0, [r7, #4]
 8015ed0:	6039      	str	r1, [r7, #0]
    uint8_t retIndex = 0;
 8015ed2:	2300      	movs	r3, #0
 8015ed4:	73fb      	strb	r3, [r7, #15]

    if( payload[0] == SRV_MAC_LINK_ADR_REQ )
 8015ed6:	687b      	ldr	r3, [r7, #4]
 8015ed8:	781b      	ldrb	r3, [r3, #0]
 8015eda:	2b03      	cmp	r3, #3
 8015edc:	d140      	bne.n	8015f60 <RegionCommonParseLinkAdrReq+0x98>
    {
        // Parse datarate and tx power
        linkAdrParams->Datarate = payload[1];
 8015ede:	687b      	ldr	r3, [r7, #4]
 8015ee0:	3301      	adds	r3, #1
 8015ee2:	781b      	ldrb	r3, [r3, #0]
 8015ee4:	b25a      	sxtb	r2, r3
 8015ee6:	683b      	ldr	r3, [r7, #0]
 8015ee8:	705a      	strb	r2, [r3, #1]
        linkAdrParams->TxPower = linkAdrParams->Datarate & 0x0F;
 8015eea:	683b      	ldr	r3, [r7, #0]
 8015eec:	f993 3001 	ldrsb.w	r3, [r3, #1]
 8015ef0:	f003 030f 	and.w	r3, r3, #15
 8015ef4:	b25a      	sxtb	r2, r3
 8015ef6:	683b      	ldr	r3, [r7, #0]
 8015ef8:	709a      	strb	r2, [r3, #2]
        linkAdrParams->Datarate = ( linkAdrParams->Datarate >> 4 ) & 0x0F;
 8015efa:	683b      	ldr	r3, [r7, #0]
 8015efc:	f993 3001 	ldrsb.w	r3, [r3, #1]
 8015f00:	b2db      	uxtb	r3, r3
 8015f02:	091b      	lsrs	r3, r3, #4
 8015f04:	b2db      	uxtb	r3, r3
 8015f06:	b25a      	sxtb	r2, r3
 8015f08:	683b      	ldr	r3, [r7, #0]
 8015f0a:	705a      	strb	r2, [r3, #1]
        // Parse ChMask
        linkAdrParams->ChMask = ( uint16_t )payload[2];
 8015f0c:	687b      	ldr	r3, [r7, #4]
 8015f0e:	3302      	adds	r3, #2
 8015f10:	781b      	ldrb	r3, [r3, #0]
 8015f12:	461a      	mov	r2, r3
 8015f14:	683b      	ldr	r3, [r7, #0]
 8015f16:	809a      	strh	r2, [r3, #4]
        linkAdrParams->ChMask |= ( uint16_t )payload[3] << 8;
 8015f18:	683b      	ldr	r3, [r7, #0]
 8015f1a:	889b      	ldrh	r3, [r3, #4]
 8015f1c:	b21a      	sxth	r2, r3
 8015f1e:	687b      	ldr	r3, [r7, #4]
 8015f20:	3303      	adds	r3, #3
 8015f22:	781b      	ldrb	r3, [r3, #0]
 8015f24:	b21b      	sxth	r3, r3
 8015f26:	021b      	lsls	r3, r3, #8
 8015f28:	b21b      	sxth	r3, r3
 8015f2a:	4313      	orrs	r3, r2
 8015f2c:	b21b      	sxth	r3, r3
 8015f2e:	b29a      	uxth	r2, r3
 8015f30:	683b      	ldr	r3, [r7, #0]
 8015f32:	809a      	strh	r2, [r3, #4]
        // Parse ChMaskCtrl and nbRep
        linkAdrParams->NbRep = payload[4];
 8015f34:	687b      	ldr	r3, [r7, #4]
 8015f36:	791a      	ldrb	r2, [r3, #4]
 8015f38:	683b      	ldr	r3, [r7, #0]
 8015f3a:	701a      	strb	r2, [r3, #0]
        linkAdrParams->ChMaskCtrl = ( linkAdrParams->NbRep >> 4 ) & 0x07;
 8015f3c:	683b      	ldr	r3, [r7, #0]
 8015f3e:	781b      	ldrb	r3, [r3, #0]
 8015f40:	091b      	lsrs	r3, r3, #4
 8015f42:	b2db      	uxtb	r3, r3
 8015f44:	f003 0307 	and.w	r3, r3, #7
 8015f48:	b2da      	uxtb	r2, r3
 8015f4a:	683b      	ldr	r3, [r7, #0]
 8015f4c:	70da      	strb	r2, [r3, #3]
        linkAdrParams->NbRep &= 0x0F;
 8015f4e:	683b      	ldr	r3, [r7, #0]
 8015f50:	781b      	ldrb	r3, [r3, #0]
 8015f52:	f003 030f 	and.w	r3, r3, #15
 8015f56:	b2da      	uxtb	r2, r3
 8015f58:	683b      	ldr	r3, [r7, #0]
 8015f5a:	701a      	strb	r2, [r3, #0]

        // LinkAdrReq has 4 bytes length + 1 byte CMD
        retIndex = 5;
 8015f5c:	2305      	movs	r3, #5
 8015f5e:	73fb      	strb	r3, [r7, #15]
    }
    return retIndex;
 8015f60:	7bfb      	ldrb	r3, [r7, #15]
}
 8015f62:	4618      	mov	r0, r3
 8015f64:	3714      	adds	r7, #20
 8015f66:	46bd      	mov	sp, r7
 8015f68:	bc80      	pop	{r7}
 8015f6a:	4770      	bx	lr

08015f6c <RegionCommonLinkAdrReqVerifyParams>:

uint8_t RegionCommonLinkAdrReqVerifyParams( RegionCommonLinkAdrReqVerifyParams_t* verifyParams, int8_t* dr, int8_t* txPow, uint8_t* nbRep )
{
 8015f6c:	b5b0      	push	{r4, r5, r7, lr}
 8015f6e:	b088      	sub	sp, #32
 8015f70:	af02      	add	r7, sp, #8
 8015f72:	60f8      	str	r0, [r7, #12]
 8015f74:	60b9      	str	r1, [r7, #8]
 8015f76:	607a      	str	r2, [r7, #4]
 8015f78:	603b      	str	r3, [r7, #0]
    uint8_t status = verifyParams->Status;
 8015f7a:	68fb      	ldr	r3, [r7, #12]
 8015f7c:	791b      	ldrb	r3, [r3, #4]
 8015f7e:	75fb      	strb	r3, [r7, #23]
    int8_t datarate = verifyParams->Datarate;
 8015f80:	68fb      	ldr	r3, [r7, #12]
 8015f82:	799b      	ldrb	r3, [r3, #6]
 8015f84:	75bb      	strb	r3, [r7, #22]
    int8_t txPower = verifyParams->TxPower;
 8015f86:	68fb      	ldr	r3, [r7, #12]
 8015f88:	79db      	ldrb	r3, [r3, #7]
 8015f8a:	757b      	strb	r3, [r7, #21]
    int8_t nbRepetitions = verifyParams->NbRep;
 8015f8c:	68fb      	ldr	r3, [r7, #12]
 8015f8e:	7a1b      	ldrb	r3, [r3, #8]
 8015f90:	753b      	strb	r3, [r7, #20]

    // Handle the case when ADR is off.
    if( verifyParams->AdrEnabled == false )
 8015f92:	68fb      	ldr	r3, [r7, #12]
 8015f94:	795b      	ldrb	r3, [r3, #5]
 8015f96:	f083 0301 	eor.w	r3, r3, #1
 8015f9a:	b2db      	uxtb	r3, r3
 8015f9c:	2b00      	cmp	r3, #0
 8015f9e:	d008      	beq.n	8015fb2 <RegionCommonLinkAdrReqVerifyParams+0x46>
    {
        // When ADR is off, we are allowed to change the channels mask
        nbRepetitions = verifyParams->CurrentNbRep;
 8015fa0:	68fb      	ldr	r3, [r7, #12]
 8015fa2:	7adb      	ldrb	r3, [r3, #11]
 8015fa4:	753b      	strb	r3, [r7, #20]
        datarate =  verifyParams->CurrentDatarate;
 8015fa6:	68fb      	ldr	r3, [r7, #12]
 8015fa8:	7a5b      	ldrb	r3, [r3, #9]
 8015faa:	75bb      	strb	r3, [r7, #22]
        txPower =  verifyParams->CurrentTxPower;
 8015fac:	68fb      	ldr	r3, [r7, #12]
 8015fae:	7a9b      	ldrb	r3, [r3, #10]
 8015fb0:	757b      	strb	r3, [r7, #21]
    }

    if( status != 0 )
 8015fb2:	7dfb      	ldrb	r3, [r7, #23]
 8015fb4:	2b00      	cmp	r3, #0
 8015fb6:	d04a      	beq.n	801604e <RegionCommonLinkAdrReqVerifyParams+0xe2>
    {
        // Verify datarate. The variable phyParam. Value contains the minimum allowed datarate.
        if( datarate == 0x0F )
 8015fb8:	f997 3016 	ldrsb.w	r3, [r7, #22]
 8015fbc:	2b0f      	cmp	r3, #15
 8015fbe:	d103      	bne.n	8015fc8 <RegionCommonLinkAdrReqVerifyParams+0x5c>
        { // 0xF means that the device MUST ignore that field, and keep the current parameter value.
            datarate =  verifyParams->CurrentDatarate;
 8015fc0:	68fb      	ldr	r3, [r7, #12]
 8015fc2:	7a5b      	ldrb	r3, [r3, #9]
 8015fc4:	75bb      	strb	r3, [r7, #22]
 8015fc6:	e01d      	b.n	8016004 <RegionCommonLinkAdrReqVerifyParams+0x98>
        }
        else if( RegionCommonChanVerifyDr( verifyParams->NbChannels, verifyParams->ChannelsMask, datarate,
 8015fc8:	68fb      	ldr	r3, [r7, #12]
 8015fca:	7b18      	ldrb	r0, [r3, #12]
 8015fcc:	68fb      	ldr	r3, [r7, #12]
 8015fce:	6919      	ldr	r1, [r3, #16]
 8015fd0:	68fb      	ldr	r3, [r7, #12]
 8015fd2:	f993 5014 	ldrsb.w	r5, [r3, #20]
 8015fd6:	68fb      	ldr	r3, [r7, #12]
 8015fd8:	f993 3015 	ldrsb.w	r3, [r3, #21]
 8015fdc:	68fa      	ldr	r2, [r7, #12]
 8015fde:	6992      	ldr	r2, [r2, #24]
 8015fe0:	f997 4016 	ldrsb.w	r4, [r7, #22]
 8015fe4:	9201      	str	r2, [sp, #4]
 8015fe6:	9300      	str	r3, [sp, #0]
 8015fe8:	462b      	mov	r3, r5
 8015fea:	4622      	mov	r2, r4
 8015fec:	f7ff fd5d 	bl	8015aaa <RegionCommonChanVerifyDr>
 8015ff0:	4603      	mov	r3, r0
                                      verifyParams->MinDatarate, verifyParams->MaxDatarate, verifyParams->Channels  ) == false )
 8015ff2:	f083 0301 	eor.w	r3, r3, #1
 8015ff6:	b2db      	uxtb	r3, r3
        else if( RegionCommonChanVerifyDr( verifyParams->NbChannels, verifyParams->ChannelsMask, datarate,
 8015ff8:	2b00      	cmp	r3, #0
 8015ffa:	d003      	beq.n	8016004 <RegionCommonLinkAdrReqVerifyParams+0x98>
        {
            status &= 0xFD; // Datarate KO
 8015ffc:	7dfb      	ldrb	r3, [r7, #23]
 8015ffe:	f023 0302 	bic.w	r3, r3, #2
 8016002:	75fb      	strb	r3, [r7, #23]
        }

        // Verify tx power
        if( txPower == 0x0F )
 8016004:	f997 3015 	ldrsb.w	r3, [r7, #21]
 8016008:	2b0f      	cmp	r3, #15
 801600a:	d103      	bne.n	8016014 <RegionCommonLinkAdrReqVerifyParams+0xa8>
        { // 0xF means that the device MUST ignore that field, and keep the current parameter value.
            txPower =  verifyParams->CurrentTxPower;
 801600c:	68fb      	ldr	r3, [r7, #12]
 801600e:	7a9b      	ldrb	r3, [r3, #10]
 8016010:	757b      	strb	r3, [r7, #21]
 8016012:	e01c      	b.n	801604e <RegionCommonLinkAdrReqVerifyParams+0xe2>
        }
        else if( RegionCommonValueInRange( txPower, verifyParams->MaxTxPower, verifyParams->MinTxPower ) == 0 )
 8016014:	68fb      	ldr	r3, [r7, #12]
 8016016:	f993 101d 	ldrsb.w	r1, [r3, #29]
 801601a:	68fb      	ldr	r3, [r7, #12]
 801601c:	f993 201c 	ldrsb.w	r2, [r3, #28]
 8016020:	f997 3015 	ldrsb.w	r3, [r7, #21]
 8016024:	4618      	mov	r0, r3
 8016026:	f7ff fdb2 	bl	8015b8e <RegionCommonValueInRange>
 801602a:	4603      	mov	r3, r0
 801602c:	2b00      	cmp	r3, #0
 801602e:	d10e      	bne.n	801604e <RegionCommonLinkAdrReqVerifyParams+0xe2>
        {
            // Verify if the maximum TX power is exceeded
            if( verifyParams->MaxTxPower > txPower )
 8016030:	68fb      	ldr	r3, [r7, #12]
 8016032:	f993 301d 	ldrsb.w	r3, [r3, #29]
 8016036:	f997 2015 	ldrsb.w	r2, [r7, #21]
 801603a:	429a      	cmp	r2, r3
 801603c:	da03      	bge.n	8016046 <RegionCommonLinkAdrReqVerifyParams+0xda>
            { // Apply maximum TX power. Accept TX power.
                txPower = verifyParams->MaxTxPower;
 801603e:	68fb      	ldr	r3, [r7, #12]
 8016040:	7f5b      	ldrb	r3, [r3, #29]
 8016042:	757b      	strb	r3, [r7, #21]
 8016044:	e003      	b.n	801604e <RegionCommonLinkAdrReqVerifyParams+0xe2>
            }
            else
            {
                status &= 0xFB; // TxPower KO
 8016046:	7dfb      	ldrb	r3, [r7, #23]
 8016048:	f023 0304 	bic.w	r3, r3, #4
 801604c:	75fb      	strb	r3, [r7, #23]
            }
        }
    }

    // If the status is ok, verify the NbRep
    if( status == 0x07 )
 801604e:	7dfb      	ldrb	r3, [r7, #23]
 8016050:	2b07      	cmp	r3, #7
 8016052:	d105      	bne.n	8016060 <RegionCommonLinkAdrReqVerifyParams+0xf4>
    {
        if( nbRepetitions == 0 )
 8016054:	f997 3014 	ldrsb.w	r3, [r7, #20]
 8016058:	2b00      	cmp	r3, #0
 801605a:	d101      	bne.n	8016060 <RegionCommonLinkAdrReqVerifyParams+0xf4>
        { // Set nbRep to the default value of 1.
            nbRepetitions = 1;
 801605c:	2301      	movs	r3, #1
 801605e:	753b      	strb	r3, [r7, #20]
        }
    }

    // Apply changes
    *dr = datarate;
 8016060:	68bb      	ldr	r3, [r7, #8]
 8016062:	7dba      	ldrb	r2, [r7, #22]
 8016064:	701a      	strb	r2, [r3, #0]
    *txPow = txPower;
 8016066:	687b      	ldr	r3, [r7, #4]
 8016068:	7d7a      	ldrb	r2, [r7, #21]
 801606a:	701a      	strb	r2, [r3, #0]
    *nbRep = nbRepetitions;
 801606c:	7d3a      	ldrb	r2, [r7, #20]
 801606e:	683b      	ldr	r3, [r7, #0]
 8016070:	701a      	strb	r2, [r3, #0]

    return status;
 8016072:	7dfb      	ldrb	r3, [r7, #23]
}
 8016074:	4618      	mov	r0, r3
 8016076:	3718      	adds	r7, #24
 8016078:	46bd      	mov	sp, r7
 801607a:	bdb0      	pop	{r4, r5, r7, pc}

0801607c <RegionCommonComputeSymbolTimeLoRa>:

uint32_t RegionCommonComputeSymbolTimeLoRa( uint8_t phyDr, uint32_t bandwidthInHz )
{
 801607c:	b480      	push	{r7}
 801607e:	b083      	sub	sp, #12
 8016080:	af00      	add	r7, sp, #0
 8016082:	4603      	mov	r3, r0
 8016084:	6039      	str	r1, [r7, #0]
 8016086:	71fb      	strb	r3, [r7, #7]
    return ( 1 << phyDr ) * 1000000 / bandwidthInHz;
 8016088:	79fb      	ldrb	r3, [r7, #7]
 801608a:	4a06      	ldr	r2, [pc, #24]	@ (80160a4 <RegionCommonComputeSymbolTimeLoRa+0x28>)
 801608c:	fa02 f303 	lsl.w	r3, r2, r3
 8016090:	461a      	mov	r2, r3
 8016092:	683b      	ldr	r3, [r7, #0]
 8016094:	fbb2 f3f3 	udiv	r3, r2, r3
}
 8016098:	4618      	mov	r0, r3
 801609a:	370c      	adds	r7, #12
 801609c:	46bd      	mov	sp, r7
 801609e:	bc80      	pop	{r7}
 80160a0:	4770      	bx	lr
 80160a2:	bf00      	nop
 80160a4:	000f4240 	.word	0x000f4240

080160a8 <RegionCommonComputeSymbolTimeFsk>:

uint32_t RegionCommonComputeSymbolTimeFsk( uint8_t phyDrInKbps )
{
 80160a8:	b480      	push	{r7}
 80160aa:	b083      	sub	sp, #12
 80160ac:	af00      	add	r7, sp, #0
 80160ae:	4603      	mov	r3, r0
 80160b0:	71fb      	strb	r3, [r7, #7]
    return 8000 / ( uint32_t )phyDrInKbps; // 1 symbol equals 1 byte
 80160b2:	79fb      	ldrb	r3, [r7, #7]
 80160b4:	f44f 52fa 	mov.w	r2, #8000	@ 0x1f40
 80160b8:	fbb2 f3f3 	udiv	r3, r2, r3
}
 80160bc:	4618      	mov	r0, r3
 80160be:	370c      	adds	r7, #12
 80160c0:	46bd      	mov	sp, r7
 80160c2:	bc80      	pop	{r7}
 80160c4:	4770      	bx	lr
	...

080160c8 <RegionCommonComputeRxWindowParameters>:

void RegionCommonComputeRxWindowParameters( uint32_t tSymbolInUs, uint8_t minRxSymbols, uint32_t rxErrorInMs, uint32_t wakeUpTimeInMs, uint32_t* windowTimeoutInSymbols, int32_t* windowOffsetInMs )
{
 80160c8:	b480      	push	{r7}
 80160ca:	b085      	sub	sp, #20
 80160cc:	af00      	add	r7, sp, #0
 80160ce:	60f8      	str	r0, [r7, #12]
 80160d0:	607a      	str	r2, [r7, #4]
 80160d2:	603b      	str	r3, [r7, #0]
 80160d4:	460b      	mov	r3, r1
 80160d6:	72fb      	strb	r3, [r7, #11]
    *windowTimeoutInSymbols = MAX( DIV_CEIL( ( ( 2 * minRxSymbols - 8 ) * tSymbolInUs + 2 * ( rxErrorInMs * 1000 ) ),  tSymbolInUs ), minRxSymbols ); // Computed number of symbols
 80160d8:	7afa      	ldrb	r2, [r7, #11]
 80160da:	7afb      	ldrb	r3, [r7, #11]
 80160dc:	3b04      	subs	r3, #4
 80160de:	4619      	mov	r1, r3
 80160e0:	68fb      	ldr	r3, [r7, #12]
 80160e2:	fb03 f101 	mul.w	r1, r3, r1
 80160e6:	687b      	ldr	r3, [r7, #4]
 80160e8:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 80160ec:	fb00 f303 	mul.w	r3, r0, r3
 80160f0:	440b      	add	r3, r1
 80160f2:	005b      	lsls	r3, r3, #1
 80160f4:	2b00      	cmp	r3, #0
 80160f6:	d013      	beq.n	8016120 <RegionCommonComputeRxWindowParameters+0x58>
 80160f8:	7afb      	ldrb	r3, [r7, #11]
 80160fa:	3b04      	subs	r3, #4
 80160fc:	4619      	mov	r1, r3
 80160fe:	68fb      	ldr	r3, [r7, #12]
 8016100:	fb03 f101 	mul.w	r1, r3, r1
 8016104:	687b      	ldr	r3, [r7, #4]
 8016106:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 801610a:	fb00 f303 	mul.w	r3, r0, r3
 801610e:	440b      	add	r3, r1
 8016110:	0059      	lsls	r1, r3, #1
 8016112:	68fb      	ldr	r3, [r7, #12]
 8016114:	440b      	add	r3, r1
 8016116:	1e59      	subs	r1, r3, #1
 8016118:	68fb      	ldr	r3, [r7, #12]
 801611a:	fbb1 f3f3 	udiv	r3, r1, r3
 801611e:	e00f      	b.n	8016140 <RegionCommonComputeRxWindowParameters+0x78>
 8016120:	7afb      	ldrb	r3, [r7, #11]
 8016122:	3b04      	subs	r3, #4
 8016124:	4619      	mov	r1, r3
 8016126:	68fb      	ldr	r3, [r7, #12]
 8016128:	fb03 f101 	mul.w	r1, r3, r1
 801612c:	687b      	ldr	r3, [r7, #4]
 801612e:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 8016132:	fb00 f303 	mul.w	r3, r0, r3
 8016136:	440b      	add	r3, r1
 8016138:	0059      	lsls	r1, r3, #1
 801613a:	68fb      	ldr	r3, [r7, #12]
 801613c:	fbb1 f3f3 	udiv	r3, r1, r3
 8016140:	429a      	cmp	r2, r3
 8016142:	bf38      	it	cc
 8016144:	461a      	movcc	r2, r3
 8016146:	69bb      	ldr	r3, [r7, #24]
 8016148:	601a      	str	r2, [r3, #0]
    *windowOffsetInMs = ( int32_t )DIV_CEIL( ( int32_t )( 4 * tSymbolInUs ) -
 801614a:	68fb      	ldr	r3, [r7, #12]
 801614c:	009b      	lsls	r3, r3, #2
 801614e:	4619      	mov	r1, r3
 8016150:	69bb      	ldr	r3, [r7, #24]
 8016152:	681b      	ldr	r3, [r3, #0]
 8016154:	68fa      	ldr	r2, [r7, #12]
 8016156:	fb02 f303 	mul.w	r3, r2, r3
 801615a:	2b00      	cmp	r3, #0
 801615c:	d007      	beq.n	801616e <RegionCommonComputeRxWindowParameters+0xa6>
 801615e:	69bb      	ldr	r3, [r7, #24]
 8016160:	681b      	ldr	r3, [r3, #0]
 8016162:	68fa      	ldr	r2, [r7, #12]
 8016164:	fb02 f303 	mul.w	r3, r2, r3
 8016168:	3301      	adds	r3, #1
 801616a:	085b      	lsrs	r3, r3, #1
 801616c:	e005      	b.n	801617a <RegionCommonComputeRxWindowParameters+0xb2>
 801616e:	69bb      	ldr	r3, [r7, #24]
 8016170:	681b      	ldr	r3, [r3, #0]
 8016172:	68fa      	ldr	r2, [r7, #12]
 8016174:	fb02 f303 	mul.w	r3, r2, r3
 8016178:	085b      	lsrs	r3, r3, #1
 801617a:	1acb      	subs	r3, r1, r3
 801617c:	683a      	ldr	r2, [r7, #0]
 801617e:	f44f 717a 	mov.w	r1, #1000	@ 0x3e8
 8016182:	fb01 f202 	mul.w	r2, r1, r2
 8016186:	1a9b      	subs	r3, r3, r2
 8016188:	2b00      	cmp	r3, #0
 801618a:	dd27      	ble.n	80161dc <RegionCommonComputeRxWindowParameters+0x114>
 801618c:	68fb      	ldr	r3, [r7, #12]
 801618e:	009b      	lsls	r3, r3, #2
 8016190:	4619      	mov	r1, r3
 8016192:	69bb      	ldr	r3, [r7, #24]
 8016194:	681b      	ldr	r3, [r3, #0]
 8016196:	68fa      	ldr	r2, [r7, #12]
 8016198:	fb02 f303 	mul.w	r3, r2, r3
 801619c:	2b00      	cmp	r3, #0
 801619e:	d007      	beq.n	80161b0 <RegionCommonComputeRxWindowParameters+0xe8>
 80161a0:	69bb      	ldr	r3, [r7, #24]
 80161a2:	681b      	ldr	r3, [r3, #0]
 80161a4:	68fa      	ldr	r2, [r7, #12]
 80161a6:	fb02 f303 	mul.w	r3, r2, r3
 80161aa:	3301      	adds	r3, #1
 80161ac:	085b      	lsrs	r3, r3, #1
 80161ae:	e005      	b.n	80161bc <RegionCommonComputeRxWindowParameters+0xf4>
 80161b0:	69bb      	ldr	r3, [r7, #24]
 80161b2:	681b      	ldr	r3, [r3, #0]
 80161b4:	68fa      	ldr	r2, [r7, #12]
 80161b6:	fb02 f303 	mul.w	r3, r2, r3
 80161ba:	085b      	lsrs	r3, r3, #1
 80161bc:	1acb      	subs	r3, r1, r3
 80161be:	683a      	ldr	r2, [r7, #0]
 80161c0:	f44f 717a 	mov.w	r1, #1000	@ 0x3e8
 80161c4:	fb01 f202 	mul.w	r2, r1, r2
 80161c8:	1a9b      	subs	r3, r3, r2
 80161ca:	f203 33e7 	addw	r3, r3, #999	@ 0x3e7
 80161ce:	4a19      	ldr	r2, [pc, #100]	@ (8016234 <RegionCommonComputeRxWindowParameters+0x16c>)
 80161d0:	fb82 1203 	smull	r1, r2, r2, r3
 80161d4:	1192      	asrs	r2, r2, #6
 80161d6:	17db      	asrs	r3, r3, #31
 80161d8:	1ad3      	subs	r3, r2, r3
 80161da:	e024      	b.n	8016226 <RegionCommonComputeRxWindowParameters+0x15e>
 80161dc:	68fb      	ldr	r3, [r7, #12]
 80161de:	009b      	lsls	r3, r3, #2
 80161e0:	4619      	mov	r1, r3
 80161e2:	69bb      	ldr	r3, [r7, #24]
 80161e4:	681b      	ldr	r3, [r3, #0]
 80161e6:	68fa      	ldr	r2, [r7, #12]
 80161e8:	fb02 f303 	mul.w	r3, r2, r3
 80161ec:	2b00      	cmp	r3, #0
 80161ee:	d007      	beq.n	8016200 <RegionCommonComputeRxWindowParameters+0x138>
 80161f0:	69bb      	ldr	r3, [r7, #24]
 80161f2:	681b      	ldr	r3, [r3, #0]
 80161f4:	68fa      	ldr	r2, [r7, #12]
 80161f6:	fb02 f303 	mul.w	r3, r2, r3
 80161fa:	3301      	adds	r3, #1
 80161fc:	085b      	lsrs	r3, r3, #1
 80161fe:	e005      	b.n	801620c <RegionCommonComputeRxWindowParameters+0x144>
 8016200:	69bb      	ldr	r3, [r7, #24]
 8016202:	681b      	ldr	r3, [r3, #0]
 8016204:	68fa      	ldr	r2, [r7, #12]
 8016206:	fb02 f303 	mul.w	r3, r2, r3
 801620a:	085b      	lsrs	r3, r3, #1
 801620c:	1acb      	subs	r3, r1, r3
 801620e:	683a      	ldr	r2, [r7, #0]
 8016210:	f44f 717a 	mov.w	r1, #1000	@ 0x3e8
 8016214:	fb01 f202 	mul.w	r2, r1, r2
 8016218:	1a9b      	subs	r3, r3, r2
 801621a:	4a06      	ldr	r2, [pc, #24]	@ (8016234 <RegionCommonComputeRxWindowParameters+0x16c>)
 801621c:	fb82 1203 	smull	r1, r2, r2, r3
 8016220:	1192      	asrs	r2, r2, #6
 8016222:	17db      	asrs	r3, r3, #31
 8016224:	1ad3      	subs	r3, r2, r3
 8016226:	69fa      	ldr	r2, [r7, #28]
 8016228:	6013      	str	r3, [r2, #0]
                                               ( int32_t )DIV_CEIL( ( *windowTimeoutInSymbols * tSymbolInUs ), 2 ) -
                                               ( int32_t )( wakeUpTimeInMs * 1000 ), 1000 );
}
 801622a:	bf00      	nop
 801622c:	3714      	adds	r7, #20
 801622e:	46bd      	mov	sp, r7
 8016230:	bc80      	pop	{r7}
 8016232:	4770      	bx	lr
 8016234:	10624dd3 	.word	0x10624dd3

08016238 <RegionCommonComputeTxPower>:

int8_t RegionCommonComputeTxPower( int8_t txPowerIndex, float maxEirp, float antennaGain )
{
 8016238:	b580      	push	{r7, lr}
 801623a:	b086      	sub	sp, #24
 801623c:	af00      	add	r7, sp, #0
 801623e:	4603      	mov	r3, r0
 8016240:	60b9      	str	r1, [r7, #8]
 8016242:	607a      	str	r2, [r7, #4]
 8016244:	73fb      	strb	r3, [r7, #15]
    int8_t phyTxPower = 0;
 8016246:	2300      	movs	r3, #0
 8016248:	75fb      	strb	r3, [r7, #23]

    phyTxPower = ( int8_t )floor( ( maxEirp - ( txPowerIndex * 2U ) ) - antennaGain );
 801624a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 801624e:	005b      	lsls	r3, r3, #1
 8016250:	4618      	mov	r0, r3
 8016252:	f7ea fabb 	bl	80007cc <__aeabi_ui2f>
 8016256:	4603      	mov	r3, r0
 8016258:	4619      	mov	r1, r3
 801625a:	68b8      	ldr	r0, [r7, #8]
 801625c:	f7ea fa04 	bl	8000668 <__aeabi_fsub>
 8016260:	4603      	mov	r3, r0
 8016262:	6879      	ldr	r1, [r7, #4]
 8016264:	4618      	mov	r0, r3
 8016266:	f7ea f9ff 	bl	8000668 <__aeabi_fsub>
 801626a:	4603      	mov	r3, r0
 801626c:	4618      	mov	r0, r3
 801626e:	f7ea f8ef 	bl	8000450 <__aeabi_f2d>
 8016272:	4602      	mov	r2, r0
 8016274:	460b      	mov	r3, r1
 8016276:	4610      	mov	r0, r2
 8016278:	4619      	mov	r1, r3
 801627a:	f006 f9d5 	bl	801c628 <floor>
 801627e:	4602      	mov	r2, r0
 8016280:	460b      	mov	r3, r1
 8016282:	4610      	mov	r0, r2
 8016284:	4619      	mov	r1, r3
 8016286:	f7ea f9c3 	bl	8000610 <__aeabi_d2iz>
 801628a:	4603      	mov	r3, r0
 801628c:	75fb      	strb	r3, [r7, #23]

    return phyTxPower;
 801628e:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 8016292:	4618      	mov	r0, r3
 8016294:	3718      	adds	r7, #24
 8016296:	46bd      	mov	sp, r7
 8016298:	bd80      	pop	{r7, pc}

0801629a <RegionCommonCountNbOfEnabledChannels>:
    MW_LOG(TS_ON, VLEVEL_M, "RX_BC on freq %d Hz at DR %d\r\n", rxBeaconSetupParams->Frequency, rxBeaconSetupParams->BeaconDatarate );
}

void RegionCommonCountNbOfEnabledChannels( RegionCommonCountNbOfEnabledChannelsParams_t* countNbOfEnabledChannelsParams,
                                           uint8_t* enabledChannels, uint8_t* nbEnabledChannels, uint8_t* nbRestrictedChannels )
{
 801629a:	b590      	push	{r4, r7, lr}
 801629c:	b087      	sub	sp, #28
 801629e:	af00      	add	r7, sp, #0
 80162a0:	60f8      	str	r0, [r7, #12]
 80162a2:	60b9      	str	r1, [r7, #8]
 80162a4:	607a      	str	r2, [r7, #4]
 80162a6:	603b      	str	r3, [r7, #0]
    uint8_t nbChannelCount = 0;
 80162a8:	2300      	movs	r3, #0
 80162aa:	75fb      	strb	r3, [r7, #23]
    uint8_t nbRestrictedChannelsCount = 0;
 80162ac:	2300      	movs	r3, #0
 80162ae:	75bb      	strb	r3, [r7, #22]

    for( uint8_t i = 0, k = 0; i < countNbOfEnabledChannelsParams->MaxNbChannels; i += 16, k++ )
 80162b0:	2300      	movs	r3, #0
 80162b2:	757b      	strb	r3, [r7, #21]
 80162b4:	2300      	movs	r3, #0
 80162b6:	753b      	strb	r3, [r7, #20]
 80162b8:	e09c      	b.n	80163f4 <RegionCommonCountNbOfEnabledChannels+0x15a>
    {
        for( uint8_t j = 0; j < 16; j++ )
 80162ba:	2300      	movs	r3, #0
 80162bc:	74fb      	strb	r3, [r7, #19]
 80162be:	e08f      	b.n	80163e0 <RegionCommonCountNbOfEnabledChannels+0x146>
        {
            if( ( countNbOfEnabledChannelsParams->ChannelsMask[k] & ( 1 << j ) ) != 0 )
 80162c0:	68fb      	ldr	r3, [r7, #12]
 80162c2:	685a      	ldr	r2, [r3, #4]
 80162c4:	7d3b      	ldrb	r3, [r7, #20]
 80162c6:	005b      	lsls	r3, r3, #1
 80162c8:	4413      	add	r3, r2
 80162ca:	881b      	ldrh	r3, [r3, #0]
 80162cc:	461a      	mov	r2, r3
 80162ce:	7cfb      	ldrb	r3, [r7, #19]
 80162d0:	fa42 f303 	asr.w	r3, r2, r3
 80162d4:	f003 0301 	and.w	r3, r3, #1
 80162d8:	2b00      	cmp	r3, #0
 80162da:	d07e      	beq.n	80163da <RegionCommonCountNbOfEnabledChannels+0x140>
            {
                if( countNbOfEnabledChannelsParams->Channels[i + j].Frequency == 0 )
 80162dc:	68fb      	ldr	r3, [r7, #12]
 80162de:	689a      	ldr	r2, [r3, #8]
 80162e0:	7d79      	ldrb	r1, [r7, #21]
 80162e2:	7cfb      	ldrb	r3, [r7, #19]
 80162e4:	440b      	add	r3, r1
 80162e6:	4619      	mov	r1, r3
 80162e8:	460b      	mov	r3, r1
 80162ea:	005b      	lsls	r3, r3, #1
 80162ec:	440b      	add	r3, r1
 80162ee:	009b      	lsls	r3, r3, #2
 80162f0:	4413      	add	r3, r2
 80162f2:	681b      	ldr	r3, [r3, #0]
 80162f4:	2b00      	cmp	r3, #0
 80162f6:	d06b      	beq.n	80163d0 <RegionCommonCountNbOfEnabledChannels+0x136>
                { // Check if the channel is enabled
                    continue;
                }
                if( ( countNbOfEnabledChannelsParams->Joined == false ) &&
 80162f8:	68fb      	ldr	r3, [r7, #12]
 80162fa:	781b      	ldrb	r3, [r3, #0]
 80162fc:	f083 0301 	eor.w	r3, r3, #1
 8016300:	b2db      	uxtb	r3, r3
 8016302:	2b00      	cmp	r3, #0
 8016304:	d011      	beq.n	801632a <RegionCommonCountNbOfEnabledChannels+0x90>
                    ( countNbOfEnabledChannelsParams->JoinChannels != NULL ) )
 8016306:	68fb      	ldr	r3, [r7, #12]
 8016308:	695b      	ldr	r3, [r3, #20]
                if( ( countNbOfEnabledChannelsParams->Joined == false ) &&
 801630a:	2b00      	cmp	r3, #0
 801630c:	d00d      	beq.n	801632a <RegionCommonCountNbOfEnabledChannels+0x90>
                {
                    if( ( countNbOfEnabledChannelsParams->JoinChannels[k] & ( 1 << j ) ) == 0 )
 801630e:	68fb      	ldr	r3, [r7, #12]
 8016310:	695a      	ldr	r2, [r3, #20]
 8016312:	7d3b      	ldrb	r3, [r7, #20]
 8016314:	005b      	lsls	r3, r3, #1
 8016316:	4413      	add	r3, r2
 8016318:	881b      	ldrh	r3, [r3, #0]
 801631a:	461a      	mov	r2, r3
 801631c:	7cfb      	ldrb	r3, [r7, #19]
 801631e:	fa42 f303 	asr.w	r3, r2, r3
 8016322:	f003 0301 	and.w	r3, r3, #1
 8016326:	2b00      	cmp	r3, #0
 8016328:	d054      	beq.n	80163d4 <RegionCommonCountNbOfEnabledChannels+0x13a>
                    {
                        continue;
                    }
                }
                if( RegionCommonValueInRange( countNbOfEnabledChannelsParams->Datarate,
 801632a:	68fb      	ldr	r3, [r7, #12]
 801632c:	785b      	ldrb	r3, [r3, #1]
 801632e:	b258      	sxtb	r0, r3
                                              countNbOfEnabledChannelsParams->Channels[i + j].DrRange.Fields.Min,
 8016330:	68fb      	ldr	r3, [r7, #12]
 8016332:	689a      	ldr	r2, [r3, #8]
 8016334:	7d79      	ldrb	r1, [r7, #21]
 8016336:	7cfb      	ldrb	r3, [r7, #19]
 8016338:	440b      	add	r3, r1
 801633a:	4619      	mov	r1, r3
 801633c:	460b      	mov	r3, r1
 801633e:	005b      	lsls	r3, r3, #1
 8016340:	440b      	add	r3, r1
 8016342:	009b      	lsls	r3, r3, #2
 8016344:	4413      	add	r3, r2
 8016346:	7a1b      	ldrb	r3, [r3, #8]
 8016348:	f343 0303 	sbfx	r3, r3, #0, #4
 801634c:	b25b      	sxtb	r3, r3
                if( RegionCommonValueInRange( countNbOfEnabledChannelsParams->Datarate,
 801634e:	461c      	mov	r4, r3
                                              countNbOfEnabledChannelsParams->Channels[i + j].DrRange.Fields.Max ) == false )
 8016350:	68fb      	ldr	r3, [r7, #12]
 8016352:	689a      	ldr	r2, [r3, #8]
 8016354:	7d79      	ldrb	r1, [r7, #21]
 8016356:	7cfb      	ldrb	r3, [r7, #19]
 8016358:	440b      	add	r3, r1
 801635a:	4619      	mov	r1, r3
 801635c:	460b      	mov	r3, r1
 801635e:	005b      	lsls	r3, r3, #1
 8016360:	440b      	add	r3, r1
 8016362:	009b      	lsls	r3, r3, #2
 8016364:	4413      	add	r3, r2
 8016366:	7a1b      	ldrb	r3, [r3, #8]
 8016368:	f343 1303 	sbfx	r3, r3, #4, #4
 801636c:	b25b      	sxtb	r3, r3
                if( RegionCommonValueInRange( countNbOfEnabledChannelsParams->Datarate,
 801636e:	461a      	mov	r2, r3
 8016370:	4621      	mov	r1, r4
 8016372:	f7ff fc0c 	bl	8015b8e <RegionCommonValueInRange>
 8016376:	4603      	mov	r3, r0
 8016378:	2b00      	cmp	r3, #0
 801637a:	d02d      	beq.n	80163d8 <RegionCommonCountNbOfEnabledChannels+0x13e>
                { // Check if the current channel selection supports the given datarate
                    continue;
                }
                if( countNbOfEnabledChannelsParams->Bands[countNbOfEnabledChannelsParams->Channels[i + j].Band].ReadyForTransmission == false )
 801637c:	68fb      	ldr	r3, [r7, #12]
 801637e:	68da      	ldr	r2, [r3, #12]
 8016380:	68fb      	ldr	r3, [r7, #12]
 8016382:	6899      	ldr	r1, [r3, #8]
 8016384:	7d78      	ldrb	r0, [r7, #21]
 8016386:	7cfb      	ldrb	r3, [r7, #19]
 8016388:	4403      	add	r3, r0
 801638a:	4618      	mov	r0, r3
 801638c:	4603      	mov	r3, r0
 801638e:	005b      	lsls	r3, r3, #1
 8016390:	4403      	add	r3, r0
 8016392:	009b      	lsls	r3, r3, #2
 8016394:	440b      	add	r3, r1
 8016396:	7a5b      	ldrb	r3, [r3, #9]
 8016398:	4619      	mov	r1, r3
 801639a:	460b      	mov	r3, r1
 801639c:	005b      	lsls	r3, r3, #1
 801639e:	440b      	add	r3, r1
 80163a0:	00db      	lsls	r3, r3, #3
 80163a2:	4413      	add	r3, r2
 80163a4:	7d1b      	ldrb	r3, [r3, #20]
 80163a6:	f083 0301 	eor.w	r3, r3, #1
 80163aa:	b2db      	uxtb	r3, r3
 80163ac:	2b00      	cmp	r3, #0
 80163ae:	d003      	beq.n	80163b8 <RegionCommonCountNbOfEnabledChannels+0x11e>
                { // Check if the band is available for transmission
                    nbRestrictedChannelsCount++;
 80163b0:	7dbb      	ldrb	r3, [r7, #22]
 80163b2:	3301      	adds	r3, #1
 80163b4:	75bb      	strb	r3, [r7, #22]
                    continue;
 80163b6:	e010      	b.n	80163da <RegionCommonCountNbOfEnabledChannels+0x140>
                }
                enabledChannels[nbChannelCount++] = i + j;
 80163b8:	7dfb      	ldrb	r3, [r7, #23]
 80163ba:	1c5a      	adds	r2, r3, #1
 80163bc:	75fa      	strb	r2, [r7, #23]
 80163be:	461a      	mov	r2, r3
 80163c0:	68bb      	ldr	r3, [r7, #8]
 80163c2:	4413      	add	r3, r2
 80163c4:	7d79      	ldrb	r1, [r7, #21]
 80163c6:	7cfa      	ldrb	r2, [r7, #19]
 80163c8:	440a      	add	r2, r1
 80163ca:	b2d2      	uxtb	r2, r2
 80163cc:	701a      	strb	r2, [r3, #0]
 80163ce:	e004      	b.n	80163da <RegionCommonCountNbOfEnabledChannels+0x140>
                    continue;
 80163d0:	bf00      	nop
 80163d2:	e002      	b.n	80163da <RegionCommonCountNbOfEnabledChannels+0x140>
                        continue;
 80163d4:	bf00      	nop
 80163d6:	e000      	b.n	80163da <RegionCommonCountNbOfEnabledChannels+0x140>
                    continue;
 80163d8:	bf00      	nop
        for( uint8_t j = 0; j < 16; j++ )
 80163da:	7cfb      	ldrb	r3, [r7, #19]
 80163dc:	3301      	adds	r3, #1
 80163de:	74fb      	strb	r3, [r7, #19]
 80163e0:	7cfb      	ldrb	r3, [r7, #19]
 80163e2:	2b0f      	cmp	r3, #15
 80163e4:	f67f af6c 	bls.w	80162c0 <RegionCommonCountNbOfEnabledChannels+0x26>
    for( uint8_t i = 0, k = 0; i < countNbOfEnabledChannelsParams->MaxNbChannels; i += 16, k++ )
 80163e8:	7d7b      	ldrb	r3, [r7, #21]
 80163ea:	3310      	adds	r3, #16
 80163ec:	757b      	strb	r3, [r7, #21]
 80163ee:	7d3b      	ldrb	r3, [r7, #20]
 80163f0:	3301      	adds	r3, #1
 80163f2:	753b      	strb	r3, [r7, #20]
 80163f4:	7d7b      	ldrb	r3, [r7, #21]
 80163f6:	b29a      	uxth	r2, r3
 80163f8:	68fb      	ldr	r3, [r7, #12]
 80163fa:	8a1b      	ldrh	r3, [r3, #16]
 80163fc:	429a      	cmp	r2, r3
 80163fe:	f4ff af5c 	bcc.w	80162ba <RegionCommonCountNbOfEnabledChannels+0x20>
            }
        }
    }
    *nbEnabledChannels = nbChannelCount;
 8016402:	687b      	ldr	r3, [r7, #4]
 8016404:	7dfa      	ldrb	r2, [r7, #23]
 8016406:	701a      	strb	r2, [r3, #0]
    *nbRestrictedChannels = nbRestrictedChannelsCount;
 8016408:	683b      	ldr	r3, [r7, #0]
 801640a:	7dba      	ldrb	r2, [r7, #22]
 801640c:	701a      	strb	r2, [r3, #0]
}
 801640e:	bf00      	nop
 8016410:	371c      	adds	r7, #28
 8016412:	46bd      	mov	sp, r7
 8016414:	bd90      	pop	{r4, r7, pc}

08016416 <RegionCommonIdentifyChannels>:

LoRaMacStatus_t RegionCommonIdentifyChannels( RegionCommonIdentifyChannelsParam_t* identifyChannelsParam,
                                              TimerTime_t* aggregatedTimeOff, uint8_t* enabledChannels,
                                              uint8_t* nbEnabledChannels, uint8_t* nbRestrictedChannels,
                                              TimerTime_t* nextTxDelay )
{
 8016416:	b5f0      	push	{r4, r5, r6, r7, lr}
 8016418:	b08b      	sub	sp, #44	@ 0x2c
 801641a:	af04      	add	r7, sp, #16
 801641c:	60f8      	str	r0, [r7, #12]
 801641e:	60b9      	str	r1, [r7, #8]
 8016420:	607a      	str	r2, [r7, #4]
 8016422:	603b      	str	r3, [r7, #0]
    TimerTime_t elapsed = TimerGetElapsedTime( identifyChannelsParam->LastAggrTx );
 8016424:	68fb      	ldr	r3, [r7, #12]
 8016426:	685b      	ldr	r3, [r3, #4]
 8016428:	4618      	mov	r0, r3
 801642a:	f005 fd79 	bl	801bf20 <UTIL_TIMER_GetElapsedTime>
 801642e:	6178      	str	r0, [r7, #20]
    *nextTxDelay = identifyChannelsParam->AggrTimeOff - elapsed;
 8016430:	68fb      	ldr	r3, [r7, #12]
 8016432:	681a      	ldr	r2, [r3, #0]
 8016434:	697b      	ldr	r3, [r7, #20]
 8016436:	1ad2      	subs	r2, r2, r3
 8016438:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 801643a:	601a      	str	r2, [r3, #0]
    *nbRestrictedChannels = 1;
 801643c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801643e:	2201      	movs	r2, #1
 8016440:	701a      	strb	r2, [r3, #0]
    *nbEnabledChannels = 0;
 8016442:	683b      	ldr	r3, [r7, #0]
 8016444:	2200      	movs	r2, #0
 8016446:	701a      	strb	r2, [r3, #0]

    if( ( identifyChannelsParam->LastAggrTx == 0 ) ||
 8016448:	68fb      	ldr	r3, [r7, #12]
 801644a:	685b      	ldr	r3, [r3, #4]
 801644c:	2b00      	cmp	r3, #0
 801644e:	d004      	beq.n	801645a <RegionCommonIdentifyChannels+0x44>
        ( identifyChannelsParam->AggrTimeOff <= elapsed ) )
 8016450:	68fb      	ldr	r3, [r7, #12]
 8016452:	681b      	ldr	r3, [r3, #0]
    if( ( identifyChannelsParam->LastAggrTx == 0 ) ||
 8016454:	697a      	ldr	r2, [r7, #20]
 8016456:	429a      	cmp	r2, r3
 8016458:	d32b      	bcc.n	80164b2 <RegionCommonIdentifyChannels+0x9c>
    {
        // Reset Aggregated time off
        *aggregatedTimeOff = 0;
 801645a:	68bb      	ldr	r3, [r7, #8]
 801645c:	2200      	movs	r2, #0
 801645e:	601a      	str	r2, [r3, #0]

        // Update bands Time OFF
        *nextTxDelay = RegionCommonUpdateBandTimeOff( identifyChannelsParam->CountNbOfEnabledChannelsParam->Joined,
 8016460:	68fb      	ldr	r3, [r7, #12]
 8016462:	69db      	ldr	r3, [r3, #28]
 8016464:	781c      	ldrb	r4, [r3, #0]
                                                      identifyChannelsParam->CountNbOfEnabledChannelsParam->Bands,
 8016466:	68fb      	ldr	r3, [r7, #12]
 8016468:	69db      	ldr	r3, [r3, #28]
        *nextTxDelay = RegionCommonUpdateBandTimeOff( identifyChannelsParam->CountNbOfEnabledChannelsParam->Joined,
 801646a:	68dd      	ldr	r5, [r3, #12]
 801646c:	68fb      	ldr	r3, [r7, #12]
 801646e:	7a5e      	ldrb	r6, [r3, #9]
 8016470:	68fb      	ldr	r3, [r7, #12]
 8016472:	f893 c008 	ldrb.w	ip, [r3, #8]
 8016476:	68fb      	ldr	r3, [r7, #12]
 8016478:	7d1b      	ldrb	r3, [r3, #20]
 801647a:	68fa      	ldr	r2, [r7, #12]
 801647c:	6992      	ldr	r2, [r2, #24]
 801647e:	9203      	str	r2, [sp, #12]
 8016480:	68fa      	ldr	r2, [r7, #12]
 8016482:	f10d 0e04 	add.w	lr, sp, #4
 8016486:	320c      	adds	r2, #12
 8016488:	e892 0003 	ldmia.w	r2, {r0, r1}
 801648c:	e88e 0003 	stmia.w	lr, {r0, r1}
 8016490:	9300      	str	r3, [sp, #0]
 8016492:	4663      	mov	r3, ip
 8016494:	4632      	mov	r2, r6
 8016496:	4629      	mov	r1, r5
 8016498:	4620      	mov	r0, r4
 801649a:	f7ff fc49 	bl	8015d30 <RegionCommonUpdateBandTimeOff>
 801649e:	4602      	mov	r2, r0
 80164a0:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80164a2:	601a      	str	r2, [r3, #0]
                                                      identifyChannelsParam->DutyCycleEnabled,
                                                      identifyChannelsParam->LastTxIsJoinRequest,
                                                      identifyChannelsParam->ElapsedTimeSinceStartUp,
                                                      identifyChannelsParam->ExpectedTimeOnAir );

        RegionCommonCountNbOfEnabledChannels( identifyChannelsParam->CountNbOfEnabledChannelsParam, enabledChannels,
 80164a4:	68fb      	ldr	r3, [r7, #12]
 80164a6:	69d8      	ldr	r0, [r3, #28]
 80164a8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80164aa:	683a      	ldr	r2, [r7, #0]
 80164ac:	6879      	ldr	r1, [r7, #4]
 80164ae:	f7ff fef4 	bl	801629a <RegionCommonCountNbOfEnabledChannels>
                                              nbEnabledChannels, nbRestrictedChannels );
    }

    if( *nbEnabledChannels > 0 )
 80164b2:	683b      	ldr	r3, [r7, #0]
 80164b4:	781b      	ldrb	r3, [r3, #0]
 80164b6:	2b00      	cmp	r3, #0
 80164b8:	d004      	beq.n	80164c4 <RegionCommonIdentifyChannels+0xae>
    {
        *nextTxDelay = 0;
 80164ba:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80164bc:	2200      	movs	r2, #0
 80164be:	601a      	str	r2, [r3, #0]
        return LORAMAC_STATUS_OK;
 80164c0:	2300      	movs	r3, #0
 80164c2:	e006      	b.n	80164d2 <RegionCommonIdentifyChannels+0xbc>
    }
    else if( *nbRestrictedChannels > 0 )
 80164c4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80164c6:	781b      	ldrb	r3, [r3, #0]
 80164c8:	2b00      	cmp	r3, #0
 80164ca:	d001      	beq.n	80164d0 <RegionCommonIdentifyChannels+0xba>
    {
        return LORAMAC_STATUS_DUTYCYCLE_RESTRICTED;
 80164cc:	230b      	movs	r3, #11
 80164ce:	e000      	b.n	80164d2 <RegionCommonIdentifyChannels+0xbc>
    }
    else
    {
        return LORAMAC_STATUS_NO_CHANNEL_FOUND;
 80164d0:	230c      	movs	r3, #12
    }
}
 80164d2:	4618      	mov	r0, r3
 80164d4:	371c      	adds	r7, #28
 80164d6:	46bd      	mov	sp, r7
 80164d8:	bdf0      	pop	{r4, r5, r6, r7, pc}

080164da <RegionCommonGetNextLowerTxDr>:

int8_t RegionCommonGetNextLowerTxDr( RegionCommonGetNextLowerTxDrParams_t *params )
{
 80164da:	b5b0      	push	{r4, r5, r7, lr}
 80164dc:	b086      	sub	sp, #24
 80164de:	af02      	add	r7, sp, #8
 80164e0:	6078      	str	r0, [r7, #4]
    int8_t drLocal = params->CurrentDr;
 80164e2:	687b      	ldr	r3, [r7, #4]
 80164e4:	781b      	ldrb	r3, [r3, #0]
 80164e6:	73fb      	strb	r3, [r7, #15]

    if( params->CurrentDr == params->MinDr )
 80164e8:	687b      	ldr	r3, [r7, #4]
 80164ea:	f993 2000 	ldrsb.w	r2, [r3]
 80164ee:	687b      	ldr	r3, [r7, #4]
 80164f0:	f993 3002 	ldrsb.w	r3, [r3, #2]
 80164f4:	429a      	cmp	r2, r3
 80164f6:	d103      	bne.n	8016500 <RegionCommonGetNextLowerTxDr+0x26>
    {
        return params->MinDr;
 80164f8:	687b      	ldr	r3, [r7, #4]
 80164fa:	f993 3002 	ldrsb.w	r3, [r3, #2]
 80164fe:	e026      	b.n	801654e <RegionCommonGetNextLowerTxDr+0x74>
    }
    else
    {
        do
        {
            drLocal = ( drLocal - 1 );
 8016500:	7bfb      	ldrb	r3, [r7, #15]
 8016502:	3b01      	subs	r3, #1
 8016504:	b2db      	uxtb	r3, r3
 8016506:	73fb      	strb	r3, [r7, #15]
        } while( ( drLocal != params->MinDr ) &&
 8016508:	687b      	ldr	r3, [r7, #4]
 801650a:	f993 3002 	ldrsb.w	r3, [r3, #2]
 801650e:	f997 200f 	ldrsb.w	r2, [r7, #15]
 8016512:	429a      	cmp	r2, r3
 8016514:	d019      	beq.n	801654a <RegionCommonGetNextLowerTxDr+0x70>
                 ( RegionCommonChanVerifyDr( params->NbChannels, params->ChannelsMask, drLocal, params->MinDr, params->MaxDr, params->Channels  ) == false ) );
 8016516:	687b      	ldr	r3, [r7, #4]
 8016518:	78d8      	ldrb	r0, [r3, #3]
 801651a:	687b      	ldr	r3, [r7, #4]
 801651c:	6859      	ldr	r1, [r3, #4]
 801651e:	687b      	ldr	r3, [r7, #4]
 8016520:	f993 5002 	ldrsb.w	r5, [r3, #2]
 8016524:	687b      	ldr	r3, [r7, #4]
 8016526:	f993 3001 	ldrsb.w	r3, [r3, #1]
 801652a:	687a      	ldr	r2, [r7, #4]
 801652c:	6892      	ldr	r2, [r2, #8]
 801652e:	f997 400f 	ldrsb.w	r4, [r7, #15]
 8016532:	9201      	str	r2, [sp, #4]
 8016534:	9300      	str	r3, [sp, #0]
 8016536:	462b      	mov	r3, r5
 8016538:	4622      	mov	r2, r4
 801653a:	f7ff fab6 	bl	8015aaa <RegionCommonChanVerifyDr>
 801653e:	4603      	mov	r3, r0
 8016540:	f083 0301 	eor.w	r3, r3, #1
 8016544:	b2db      	uxtb	r3, r3
        } while( ( drLocal != params->MinDr ) &&
 8016546:	2b00      	cmp	r3, #0
 8016548:	d1da      	bne.n	8016500 <RegionCommonGetNextLowerTxDr+0x26>

        return drLocal;
 801654a:	f997 300f 	ldrsb.w	r3, [r7, #15]
    }
}
 801654e:	4618      	mov	r0, r3
 8016550:	3710      	adds	r7, #16
 8016552:	46bd      	mov	sp, r7
 8016554:	bdb0      	pop	{r4, r5, r7, pc}

08016556 <RegionCommonLimitTxPower>:

int8_t RegionCommonLimitTxPower( int8_t txPower, int8_t maxBandTxPower )
{
 8016556:	b480      	push	{r7}
 8016558:	b083      	sub	sp, #12
 801655a:	af00      	add	r7, sp, #0
 801655c:	4603      	mov	r3, r0
 801655e:	460a      	mov	r2, r1
 8016560:	71fb      	strb	r3, [r7, #7]
 8016562:	4613      	mov	r3, r2
 8016564:	71bb      	strb	r3, [r7, #6]
    // Limit tx power to the band max
    return MAX( txPower, maxBandTxPower );
 8016566:	f997 2006 	ldrsb.w	r2, [r7, #6]
 801656a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 801656e:	4293      	cmp	r3, r2
 8016570:	bfb8      	it	lt
 8016572:	4613      	movlt	r3, r2
 8016574:	b25b      	sxtb	r3, r3
}
 8016576:	4618      	mov	r0, r3
 8016578:	370c      	adds	r7, #12
 801657a:	46bd      	mov	sp, r7
 801657c:	bc80      	pop	{r7}
 801657e:	4770      	bx	lr

08016580 <RegionCommonGetBandwidth>:

uint32_t RegionCommonGetBandwidth( uint32_t drIndex, const uint32_t* bandwidths )
{
 8016580:	b480      	push	{r7}
 8016582:	b083      	sub	sp, #12
 8016584:	af00      	add	r7, sp, #0
 8016586:	6078      	str	r0, [r7, #4]
 8016588:	6039      	str	r1, [r7, #0]
    switch( bandwidths[drIndex] )
 801658a:	687b      	ldr	r3, [r7, #4]
 801658c:	009b      	lsls	r3, r3, #2
 801658e:	683a      	ldr	r2, [r7, #0]
 8016590:	4413      	add	r3, r2
 8016592:	681b      	ldr	r3, [r3, #0]
 8016594:	4a07      	ldr	r2, [pc, #28]	@ (80165b4 <RegionCommonGetBandwidth+0x34>)
 8016596:	4293      	cmp	r3, r2
 8016598:	d004      	beq.n	80165a4 <RegionCommonGetBandwidth+0x24>
 801659a:	4a07      	ldr	r2, [pc, #28]	@ (80165b8 <RegionCommonGetBandwidth+0x38>)
 801659c:	4293      	cmp	r3, r2
 801659e:	d003      	beq.n	80165a8 <RegionCommonGetBandwidth+0x28>
    {
        default:
        case 125000:
            return 0;
 80165a0:	2300      	movs	r3, #0
 80165a2:	e002      	b.n	80165aa <RegionCommonGetBandwidth+0x2a>
        case 250000:
            return 1;
 80165a4:	2301      	movs	r3, #1
 80165a6:	e000      	b.n	80165aa <RegionCommonGetBandwidth+0x2a>
        case 500000:
            return 2;
 80165a8:	2302      	movs	r3, #2
    }
}
 80165aa:	4618      	mov	r0, r3
 80165ac:	370c      	adds	r7, #12
 80165ae:	46bd      	mov	sp, r7
 80165b0:	bc80      	pop	{r7}
 80165b2:	4770      	bx	lr
 80165b4:	0003d090 	.word	0x0003d090
 80165b8:	0007a120 	.word	0x0007a120

080165bc <RegionCommonRxConfigPrint>:

void RegionCommonRxConfigPrint(LoRaMacRxSlot_t rxSlot, uint32_t frequency, int8_t dr)
{
 80165bc:	b580      	push	{r7, lr}
 80165be:	b086      	sub	sp, #24
 80165c0:	af04      	add	r7, sp, #16
 80165c2:	4603      	mov	r3, r0
 80165c4:	6039      	str	r1, [r7, #0]
 80165c6:	71fb      	strb	r3, [r7, #7]
 80165c8:	4613      	mov	r3, r2
 80165ca:	71bb      	strb	r3, [r7, #6]
    if ( rxSlot < RX_SLOT_NONE )
 80165cc:	79fb      	ldrb	r3, [r7, #7]
 80165ce:	2b05      	cmp	r3, #5
 80165d0:	d810      	bhi.n	80165f4 <RegionCommonRxConfigPrint+0x38>
    {
        MW_LOG(TS_ON, VLEVEL_M,  "RX_%s on freq %d Hz at DR %d\r\n", EventRXSlotStrings[rxSlot], frequency, dr );
 80165d2:	79fb      	ldrb	r3, [r7, #7]
 80165d4:	4a0f      	ldr	r2, [pc, #60]	@ (8016614 <RegionCommonRxConfigPrint+0x58>)
 80165d6:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80165da:	f997 2006 	ldrsb.w	r2, [r7, #6]
 80165de:	9202      	str	r2, [sp, #8]
 80165e0:	683a      	ldr	r2, [r7, #0]
 80165e2:	9201      	str	r2, [sp, #4]
 80165e4:	9300      	str	r3, [sp, #0]
 80165e6:	4b0c      	ldr	r3, [pc, #48]	@ (8016618 <RegionCommonRxConfigPrint+0x5c>)
 80165e8:	2201      	movs	r2, #1
 80165ea:	2100      	movs	r1, #0
 80165ec:	2002      	movs	r0, #2
 80165ee:	f005 fd75 	bl	801c0dc <UTIL_ADV_TRACE_COND_FSend>
    }
    else
    {
        MW_LOG(TS_ON, VLEVEL_M,  "RX on freq %d Hz at DR %d\r\n", frequency, dr );
    }
}
 80165f2:	e00a      	b.n	801660a <RegionCommonRxConfigPrint+0x4e>
        MW_LOG(TS_ON, VLEVEL_M,  "RX on freq %d Hz at DR %d\r\n", frequency, dr );
 80165f4:	f997 3006 	ldrsb.w	r3, [r7, #6]
 80165f8:	9301      	str	r3, [sp, #4]
 80165fa:	683b      	ldr	r3, [r7, #0]
 80165fc:	9300      	str	r3, [sp, #0]
 80165fe:	4b07      	ldr	r3, [pc, #28]	@ (801661c <RegionCommonRxConfigPrint+0x60>)
 8016600:	2201      	movs	r2, #1
 8016602:	2100      	movs	r1, #0
 8016604:	2002      	movs	r0, #2
 8016606:	f005 fd69 	bl	801c0dc <UTIL_ADV_TRACE_COND_FSend>
}
 801660a:	bf00      	nop
 801660c:	3708      	adds	r7, #8
 801660e:	46bd      	mov	sp, r7
 8016610:	bd80      	pop	{r7, pc}
 8016612:	bf00      	nop
 8016614:	20000118 	.word	0x20000118
 8016618:	0801ced0 	.word	0x0801ced0
 801661c:	0801cef0 	.word	0x0801cef0

08016620 <RegionCommonTxConfigPrint>:

void RegionCommonTxConfigPrint(uint32_t frequency, int8_t dr)
{
 8016620:	b580      	push	{r7, lr}
 8016622:	b084      	sub	sp, #16
 8016624:	af02      	add	r7, sp, #8
 8016626:	6078      	str	r0, [r7, #4]
 8016628:	460b      	mov	r3, r1
 801662a:	70fb      	strb	r3, [r7, #3]
    MW_LOG(TS_ON, VLEVEL_M,  "TX on freq %d Hz at DR %d\r\n", frequency, dr );
 801662c:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8016630:	9301      	str	r3, [sp, #4]
 8016632:	687b      	ldr	r3, [r7, #4]
 8016634:	9300      	str	r3, [sp, #0]
 8016636:	4b05      	ldr	r3, [pc, #20]	@ (801664c <RegionCommonTxConfigPrint+0x2c>)
 8016638:	2201      	movs	r2, #1
 801663a:	2100      	movs	r1, #0
 801663c:	2002      	movs	r0, #2
 801663e:	f005 fd4d 	bl	801c0dc <UTIL_ADV_TRACE_COND_FSend>
}
 8016642:	bf00      	nop
 8016644:	3708      	adds	r7, #8
 8016646:	46bd      	mov	sp, r7
 8016648:	bd80      	pop	{r7, pc}
 801664a:	bf00      	nop
 801664c:	0801cf0c 	.word	0x0801cf0c

08016650 <VerifyRfFreq>:
static Band_t* RegionBands;
#endif /* REGION_VERSION */

// Static functions
static bool VerifyRfFreq( uint32_t freq, uint8_t *band )
{
 8016650:	b580      	push	{r7, lr}
 8016652:	b082      	sub	sp, #8
 8016654:	af00      	add	r7, sp, #0
 8016656:	6078      	str	r0, [r7, #4]
 8016658:	6039      	str	r1, [r7, #0]
    // Check radio driver support
    if( Radio.CheckRfFrequency( freq ) == false )
 801665a:	4b2d      	ldr	r3, [pc, #180]	@ (8016710 <VerifyRfFreq+0xc0>)
 801665c:	6a1b      	ldr	r3, [r3, #32]
 801665e:	6878      	ldr	r0, [r7, #4]
 8016660:	4798      	blx	r3
 8016662:	4603      	mov	r3, r0
 8016664:	f083 0301 	eor.w	r3, r3, #1
 8016668:	b2db      	uxtb	r3, r3
 801666a:	2b00      	cmp	r3, #0
 801666c:	d001      	beq.n	8016672 <VerifyRfFreq+0x22>
    {
        return false;
 801666e:	2300      	movs	r3, #0
 8016670:	e04a      	b.n	8016708 <VerifyRfFreq+0xb8>
    }

    // Check frequency bands
    if( ( freq >= 863000000 ) && ( freq < 865000000 ) )
 8016672:	687b      	ldr	r3, [r7, #4]
 8016674:	4a27      	ldr	r2, [pc, #156]	@ (8016714 <VerifyRfFreq+0xc4>)
 8016676:	4293      	cmp	r3, r2
 8016678:	d307      	bcc.n	801668a <VerifyRfFreq+0x3a>
 801667a:	687b      	ldr	r3, [r7, #4]
 801667c:	4a26      	ldr	r2, [pc, #152]	@ (8016718 <VerifyRfFreq+0xc8>)
 801667e:	4293      	cmp	r3, r2
 8016680:	d803      	bhi.n	801668a <VerifyRfFreq+0x3a>
    {
        *band = 2;
 8016682:	683b      	ldr	r3, [r7, #0]
 8016684:	2202      	movs	r2, #2
 8016686:	701a      	strb	r2, [r3, #0]
 8016688:	e03d      	b.n	8016706 <VerifyRfFreq+0xb6>
    }
    else if( ( freq >= 865000000 ) && ( freq <= 868000000 ) )
 801668a:	687b      	ldr	r3, [r7, #4]
 801668c:	4a22      	ldr	r2, [pc, #136]	@ (8016718 <VerifyRfFreq+0xc8>)
 801668e:	4293      	cmp	r3, r2
 8016690:	d907      	bls.n	80166a2 <VerifyRfFreq+0x52>
 8016692:	687b      	ldr	r3, [r7, #4]
 8016694:	4a21      	ldr	r2, [pc, #132]	@ (801671c <VerifyRfFreq+0xcc>)
 8016696:	4293      	cmp	r3, r2
 8016698:	d803      	bhi.n	80166a2 <VerifyRfFreq+0x52>
    {
        *band = 0;
 801669a:	683b      	ldr	r3, [r7, #0]
 801669c:	2200      	movs	r2, #0
 801669e:	701a      	strb	r2, [r3, #0]
 80166a0:	e031      	b.n	8016706 <VerifyRfFreq+0xb6>
    }
    else if( ( freq > 868000000 ) && ( freq <= 868600000 ) )
 80166a2:	687b      	ldr	r3, [r7, #4]
 80166a4:	4a1d      	ldr	r2, [pc, #116]	@ (801671c <VerifyRfFreq+0xcc>)
 80166a6:	4293      	cmp	r3, r2
 80166a8:	d907      	bls.n	80166ba <VerifyRfFreq+0x6a>
 80166aa:	687b      	ldr	r3, [r7, #4]
 80166ac:	4a1c      	ldr	r2, [pc, #112]	@ (8016720 <VerifyRfFreq+0xd0>)
 80166ae:	4293      	cmp	r3, r2
 80166b0:	d803      	bhi.n	80166ba <VerifyRfFreq+0x6a>
    {
        *band = 1;
 80166b2:	683b      	ldr	r3, [r7, #0]
 80166b4:	2201      	movs	r2, #1
 80166b6:	701a      	strb	r2, [r3, #0]
 80166b8:	e025      	b.n	8016706 <VerifyRfFreq+0xb6>
    }
    else if( ( freq >= 868700000 ) && ( freq <= 869200000 ) )
 80166ba:	687b      	ldr	r3, [r7, #4]
 80166bc:	4a19      	ldr	r2, [pc, #100]	@ (8016724 <VerifyRfFreq+0xd4>)
 80166be:	4293      	cmp	r3, r2
 80166c0:	d907      	bls.n	80166d2 <VerifyRfFreq+0x82>
 80166c2:	687b      	ldr	r3, [r7, #4]
 80166c4:	4a18      	ldr	r2, [pc, #96]	@ (8016728 <VerifyRfFreq+0xd8>)
 80166c6:	4293      	cmp	r3, r2
 80166c8:	d803      	bhi.n	80166d2 <VerifyRfFreq+0x82>
    {
        *band = 5;
 80166ca:	683b      	ldr	r3, [r7, #0]
 80166cc:	2205      	movs	r2, #5
 80166ce:	701a      	strb	r2, [r3, #0]
 80166d0:	e019      	b.n	8016706 <VerifyRfFreq+0xb6>
    }
    else if( ( freq >= 869400000 ) && ( freq <= 869650000 ) )
 80166d2:	687b      	ldr	r3, [r7, #4]
 80166d4:	4a15      	ldr	r2, [pc, #84]	@ (801672c <VerifyRfFreq+0xdc>)
 80166d6:	4293      	cmp	r3, r2
 80166d8:	d907      	bls.n	80166ea <VerifyRfFreq+0x9a>
 80166da:	687b      	ldr	r3, [r7, #4]
 80166dc:	4a14      	ldr	r2, [pc, #80]	@ (8016730 <VerifyRfFreq+0xe0>)
 80166de:	4293      	cmp	r3, r2
 80166e0:	d803      	bhi.n	80166ea <VerifyRfFreq+0x9a>
    {
        *band = 3;
 80166e2:	683b      	ldr	r3, [r7, #0]
 80166e4:	2203      	movs	r2, #3
 80166e6:	701a      	strb	r2, [r3, #0]
 80166e8:	e00d      	b.n	8016706 <VerifyRfFreq+0xb6>
    }
    else if( ( freq >= 869700000 ) && ( freq <= 870000000 ) )
 80166ea:	687b      	ldr	r3, [r7, #4]
 80166ec:	4a11      	ldr	r2, [pc, #68]	@ (8016734 <VerifyRfFreq+0xe4>)
 80166ee:	4293      	cmp	r3, r2
 80166f0:	d307      	bcc.n	8016702 <VerifyRfFreq+0xb2>
 80166f2:	687b      	ldr	r3, [r7, #4]
 80166f4:	4a10      	ldr	r2, [pc, #64]	@ (8016738 <VerifyRfFreq+0xe8>)
 80166f6:	4293      	cmp	r3, r2
 80166f8:	d803      	bhi.n	8016702 <VerifyRfFreq+0xb2>
    {
        *band = 4;
 80166fa:	683b      	ldr	r3, [r7, #0]
 80166fc:	2204      	movs	r2, #4
 80166fe:	701a      	strb	r2, [r3, #0]
 8016700:	e001      	b.n	8016706 <VerifyRfFreq+0xb6>
    }
    else
    {
        return false;
 8016702:	2300      	movs	r3, #0
 8016704:	e000      	b.n	8016708 <VerifyRfFreq+0xb8>
    }
    return true;
 8016706:	2301      	movs	r3, #1
}
 8016708:	4618      	mov	r0, r3
 801670a:	3708      	adds	r7, #8
 801670c:	46bd      	mov	sp, r7
 801670e:	bd80      	pop	{r7, pc}
 8016710:	0801d51c 	.word	0x0801d51c
 8016714:	337055c0 	.word	0x337055c0
 8016718:	338eda3f 	.word	0x338eda3f
 801671c:	33bca100 	.word	0x33bca100
 8016720:	33c5c8c0 	.word	0x33c5c8c0
 8016724:	33c74f5f 	.word	0x33c74f5f
 8016728:	33cef080 	.word	0x33cef080
 801672c:	33d1fdbf 	.word	0x33d1fdbf
 8016730:	33d5ce50 	.word	0x33d5ce50
 8016734:	33d691a0 	.word	0x33d691a0
 8016738:	33db2580 	.word	0x33db2580

0801673c <GetTimeOnAir>:

static TimerTime_t GetTimeOnAir( int8_t datarate, uint16_t pktLen )
{
 801673c:	b590      	push	{r4, r7, lr}
 801673e:	b08b      	sub	sp, #44	@ 0x2c
 8016740:	af04      	add	r7, sp, #16
 8016742:	4603      	mov	r3, r0
 8016744:	460a      	mov	r2, r1
 8016746:	71fb      	strb	r3, [r7, #7]
 8016748:	4613      	mov	r3, r2
 801674a:	80bb      	strh	r3, [r7, #4]
    int8_t phyDr = DataratesEU868[datarate];
 801674c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8016750:	4a1f      	ldr	r2, [pc, #124]	@ (80167d0 <GetTimeOnAir+0x94>)
 8016752:	5cd3      	ldrb	r3, [r2, r3]
 8016754:	74fb      	strb	r3, [r7, #19]
    uint32_t bandwidth = RegionCommonGetBandwidth( datarate, BandwidthsEU868 );
 8016756:	f997 3007 	ldrsb.w	r3, [r7, #7]
 801675a:	491e      	ldr	r1, [pc, #120]	@ (80167d4 <GetTimeOnAir+0x98>)
 801675c:	4618      	mov	r0, r3
 801675e:	f7ff ff0f 	bl	8016580 <RegionCommonGetBandwidth>
 8016762:	60f8      	str	r0, [r7, #12]
    TimerTime_t timeOnAir = 0;
 8016764:	2300      	movs	r3, #0
 8016766:	617b      	str	r3, [r7, #20]

    if( datarate == DR_7 )
 8016768:	f997 3007 	ldrsb.w	r3, [r7, #7]
 801676c:	2b07      	cmp	r3, #7
 801676e:	d118      	bne.n	80167a2 <GetTimeOnAir+0x66>
    { // High Speed FSK channel
        timeOnAir = Radio.TimeOnAir( MODEM_FSK, bandwidth, phyDr * 1000, 0, 5, false, pktLen, true );
 8016770:	4b19      	ldr	r3, [pc, #100]	@ (80167d8 <GetTimeOnAir+0x9c>)
 8016772:	6a5c      	ldr	r4, [r3, #36]	@ 0x24
 8016774:	f997 3013 	ldrsb.w	r3, [r7, #19]
 8016778:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 801677c:	fb02 f303 	mul.w	r3, r2, r3
 8016780:	4619      	mov	r1, r3
 8016782:	88bb      	ldrh	r3, [r7, #4]
 8016784:	b2db      	uxtb	r3, r3
 8016786:	2201      	movs	r2, #1
 8016788:	9203      	str	r2, [sp, #12]
 801678a:	9302      	str	r3, [sp, #8]
 801678c:	2300      	movs	r3, #0
 801678e:	9301      	str	r3, [sp, #4]
 8016790:	2305      	movs	r3, #5
 8016792:	9300      	str	r3, [sp, #0]
 8016794:	2300      	movs	r3, #0
 8016796:	460a      	mov	r2, r1
 8016798:	68f9      	ldr	r1, [r7, #12]
 801679a:	2000      	movs	r0, #0
 801679c:	47a0      	blx	r4
 801679e:	6178      	str	r0, [r7, #20]
 80167a0:	e011      	b.n	80167c6 <GetTimeOnAir+0x8a>
    }
    else
    {
        timeOnAir = Radio.TimeOnAir( MODEM_LORA, bandwidth, phyDr, 1, 8, false, pktLen, true );
 80167a2:	4b0d      	ldr	r3, [pc, #52]	@ (80167d8 <GetTimeOnAir+0x9c>)
 80167a4:	6a5c      	ldr	r4, [r3, #36]	@ 0x24
 80167a6:	f997 2013 	ldrsb.w	r2, [r7, #19]
 80167aa:	88bb      	ldrh	r3, [r7, #4]
 80167ac:	b2db      	uxtb	r3, r3
 80167ae:	2101      	movs	r1, #1
 80167b0:	9103      	str	r1, [sp, #12]
 80167b2:	9302      	str	r3, [sp, #8]
 80167b4:	2300      	movs	r3, #0
 80167b6:	9301      	str	r3, [sp, #4]
 80167b8:	2308      	movs	r3, #8
 80167ba:	9300      	str	r3, [sp, #0]
 80167bc:	2301      	movs	r3, #1
 80167be:	68f9      	ldr	r1, [r7, #12]
 80167c0:	2001      	movs	r0, #1
 80167c2:	47a0      	blx	r4
 80167c4:	6178      	str	r0, [r7, #20]
    }
    return timeOnAir;
 80167c6:	697b      	ldr	r3, [r7, #20]
}
 80167c8:	4618      	mov	r0, r3
 80167ca:	371c      	adds	r7, #28
 80167cc:	46bd      	mov	sp, r7
 80167ce:	bd90      	pop	{r4, r7, pc}
 80167d0:	0801d4e4 	.word	0x0801d4e4
 80167d4:	0801d4ec 	.word	0x0801d4ec
 80167d8:	0801d51c 	.word	0x0801d51c

080167dc <RegionEU868GetPhyParam>:
#endif /* REGION_EU868 */

PhyParam_t RegionEU868GetPhyParam( GetPhyParams_t* getPhy )
{
 80167dc:	b580      	push	{r7, lr}
 80167de:	b088      	sub	sp, #32
 80167e0:	af00      	add	r7, sp, #0
 80167e2:	6078      	str	r0, [r7, #4]
    PhyParam_t phyParam = { 0 };
 80167e4:	2300      	movs	r3, #0
 80167e6:	61bb      	str	r3, [r7, #24]

#if defined( REGION_EU868 )
    switch( getPhy->Attribute )
 80167e8:	687b      	ldr	r3, [r7, #4]
 80167ea:	781b      	ldrb	r3, [r3, #0]
 80167ec:	3b01      	subs	r3, #1
 80167ee:	2b37      	cmp	r3, #55	@ 0x37
 80167f0:	f200 8122 	bhi.w	8016a38 <RegionEU868GetPhyParam+0x25c>
 80167f4:	a201      	add	r2, pc, #4	@ (adr r2, 80167fc <RegionEU868GetPhyParam+0x20>)
 80167f6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80167fa:	bf00      	nop
 80167fc:	080168dd 	.word	0x080168dd
 8016800:	080168e3 	.word	0x080168e3
 8016804:	08016a39 	.word	0x08016a39
 8016808:	08016a39 	.word	0x08016a39
 801680c:	08016a39 	.word	0x08016a39
 8016810:	080168e9 	.word	0x080168e9
 8016814:	08016a39 	.word	0x08016a39
 8016818:	08016923 	.word	0x08016923
 801681c:	08016a39 	.word	0x08016a39
 8016820:	08016929 	.word	0x08016929
 8016824:	0801692f 	.word	0x0801692f
 8016828:	08016935 	.word	0x08016935
 801682c:	0801693b 	.word	0x0801693b
 8016830:	0801694b 	.word	0x0801694b
 8016834:	0801695b 	.word	0x0801695b
 8016838:	08016961 	.word	0x08016961
 801683c:	08016969 	.word	0x08016969
 8016840:	08016971 	.word	0x08016971
 8016844:	08016979 	.word	0x08016979
 8016848:	08016981 	.word	0x08016981
 801684c:	08016989 	.word	0x08016989
 8016850:	0801699d 	.word	0x0801699d
 8016854:	080169a3 	.word	0x080169a3
 8016858:	080169a9 	.word	0x080169a9
 801685c:	080169af 	.word	0x080169af
 8016860:	080169bb 	.word	0x080169bb
 8016864:	080169c7 	.word	0x080169c7
 8016868:	080169cd 	.word	0x080169cd
 801686c:	080169d5 	.word	0x080169d5
 8016870:	080169db 	.word	0x080169db
 8016874:	080169e1 	.word	0x080169e1
 8016878:	080169e9 	.word	0x080169e9
 801687c:	080168ef 	.word	0x080168ef
 8016880:	08016a39 	.word	0x08016a39
 8016884:	08016a39 	.word	0x08016a39
 8016888:	08016a39 	.word	0x08016a39
 801688c:	08016a39 	.word	0x08016a39
 8016890:	08016a39 	.word	0x08016a39
 8016894:	08016a39 	.word	0x08016a39
 8016898:	08016a39 	.word	0x08016a39
 801689c:	08016a39 	.word	0x08016a39
 80168a0:	08016a39 	.word	0x08016a39
 80168a4:	08016a39 	.word	0x08016a39
 80168a8:	08016a39 	.word	0x08016a39
 80168ac:	08016a39 	.word	0x08016a39
 80168b0:	08016a39 	.word	0x08016a39
 80168b4:	080169ef 	.word	0x080169ef
 80168b8:	080169f5 	.word	0x080169f5
 80168bc:	08016a03 	.word	0x08016a03
 80168c0:	08016a39 	.word	0x08016a39
 80168c4:	08016a39 	.word	0x08016a39
 80168c8:	08016a09 	.word	0x08016a09
 80168cc:	08016a0f 	.word	0x08016a0f
 80168d0:	08016a39 	.word	0x08016a39
 80168d4:	08016a15 	.word	0x08016a15
 80168d8:	08016a25 	.word	0x08016a25
    {
        case PHY_MIN_RX_DR:
        {
            phyParam.Value = EU868_RX_MIN_DATARATE;
 80168dc:	2300      	movs	r3, #0
 80168de:	61bb      	str	r3, [r7, #24]
            break;
 80168e0:	e0ab      	b.n	8016a3a <RegionEU868GetPhyParam+0x25e>
        }
        case PHY_MIN_TX_DR:
        {
            phyParam.Value = EU868_TX_MIN_DATARATE;
 80168e2:	2300      	movs	r3, #0
 80168e4:	61bb      	str	r3, [r7, #24]
            break;
 80168e6:	e0a8      	b.n	8016a3a <RegionEU868GetPhyParam+0x25e>
        }
        case PHY_DEF_TX_DR:
        {
            phyParam.Value = EU868_DEFAULT_DATARATE;
 80168e8:	2300      	movs	r3, #0
 80168ea:	61bb      	str	r3, [r7, #24]
            break;
 80168ec:	e0a5      	b.n	8016a3a <RegionEU868GetPhyParam+0x25e>
        }
        case PHY_NEXT_LOWER_TX_DR:
        {
            RegionCommonGetNextLowerTxDrParams_t nextLowerTxDrParams =
            {
                .CurrentDr = getPhy->Datarate,
 80168ee:	687b      	ldr	r3, [r7, #4]
 80168f0:	f993 3001 	ldrsb.w	r3, [r3, #1]
            RegionCommonGetNextLowerTxDrParams_t nextLowerTxDrParams =
 80168f4:	733b      	strb	r3, [r7, #12]
 80168f6:	2307      	movs	r3, #7
 80168f8:	737b      	strb	r3, [r7, #13]
 80168fa:	2300      	movs	r3, #0
 80168fc:	73bb      	strb	r3, [r7, #14]
 80168fe:	2310      	movs	r3, #16
 8016900:	73fb      	strb	r3, [r7, #15]
                .MaxDr = ( int8_t )EU868_TX_MAX_DATARATE,
                .MinDr = ( int8_t )EU868_TX_MIN_DATARATE,
                .NbChannels = EU868_MAX_NB_CHANNELS,
                .ChannelsMask = RegionNvmGroup2->ChannelsMask,
 8016902:	4b51      	ldr	r3, [pc, #324]	@ (8016a48 <RegionEU868GetPhyParam+0x26c>)
 8016904:	681b      	ldr	r3, [r3, #0]
 8016906:	f503 7358 	add.w	r3, r3, #864	@ 0x360
            RegionCommonGetNextLowerTxDrParams_t nextLowerTxDrParams =
 801690a:	613b      	str	r3, [r7, #16]
                .Channels = RegionNvmGroup2->Channels,
 801690c:	4b4e      	ldr	r3, [pc, #312]	@ (8016a48 <RegionEU868GetPhyParam+0x26c>)
 801690e:	681b      	ldr	r3, [r3, #0]
            RegionCommonGetNextLowerTxDrParams_t nextLowerTxDrParams =
 8016910:	617b      	str	r3, [r7, #20]
            };
            phyParam.Value = RegionCommonGetNextLowerTxDr( &nextLowerTxDrParams );
 8016912:	f107 030c 	add.w	r3, r7, #12
 8016916:	4618      	mov	r0, r3
 8016918:	f7ff fddf 	bl	80164da <RegionCommonGetNextLowerTxDr>
 801691c:	4603      	mov	r3, r0
 801691e:	61bb      	str	r3, [r7, #24]
            break;
 8016920:	e08b      	b.n	8016a3a <RegionEU868GetPhyParam+0x25e>
        }
        case PHY_MAX_TX_POWER:
        {
            phyParam.Value = EU868_MAX_TX_POWER;
 8016922:	2300      	movs	r3, #0
 8016924:	61bb      	str	r3, [r7, #24]
            break;
 8016926:	e088      	b.n	8016a3a <RegionEU868GetPhyParam+0x25e>
        }
        case PHY_DEF_TX_POWER:
        {
            phyParam.Value = EU868_DEFAULT_TX_POWER;
 8016928:	2300      	movs	r3, #0
 801692a:	61bb      	str	r3, [r7, #24]
            break;
 801692c:	e085      	b.n	8016a3a <RegionEU868GetPhyParam+0x25e>
        }
        case PHY_DEF_ADR_ACK_LIMIT:
        {
            phyParam.Value = REGION_COMMON_DEFAULT_ADR_ACK_LIMIT;
 801692e:	2340      	movs	r3, #64	@ 0x40
 8016930:	61bb      	str	r3, [r7, #24]
            break;
 8016932:	e082      	b.n	8016a3a <RegionEU868GetPhyParam+0x25e>
        }
        case PHY_DEF_ADR_ACK_DELAY:
        {
            phyParam.Value = REGION_COMMON_DEFAULT_ADR_ACK_DELAY;
 8016934:	2320      	movs	r3, #32
 8016936:	61bb      	str	r3, [r7, #24]
            break;
 8016938:	e07f      	b.n	8016a3a <RegionEU868GetPhyParam+0x25e>
        }
        case PHY_MAX_PAYLOAD:
        {
            phyParam.Value = MaxPayloadOfDatarateEU868[getPhy->Datarate];
 801693a:	687b      	ldr	r3, [r7, #4]
 801693c:	f993 3001 	ldrsb.w	r3, [r3, #1]
 8016940:	461a      	mov	r2, r3
 8016942:	4b42      	ldr	r3, [pc, #264]	@ (8016a4c <RegionEU868GetPhyParam+0x270>)
 8016944:	5c9b      	ldrb	r3, [r3, r2]
 8016946:	61bb      	str	r3, [r7, #24]
            break;
 8016948:	e077      	b.n	8016a3a <RegionEU868GetPhyParam+0x25e>
        }
        case PHY_MAX_PAYLOAD_REPEATER:
        {
            phyParam.Value = MaxPayloadOfDatarateRepeaterEU868[getPhy->Datarate];
 801694a:	687b      	ldr	r3, [r7, #4]
 801694c:	f993 3001 	ldrsb.w	r3, [r3, #1]
 8016950:	461a      	mov	r2, r3
 8016952:	4b3f      	ldr	r3, [pc, #252]	@ (8016a50 <RegionEU868GetPhyParam+0x274>)
 8016954:	5c9b      	ldrb	r3, [r3, r2]
 8016956:	61bb      	str	r3, [r7, #24]
            break;
 8016958:	e06f      	b.n	8016a3a <RegionEU868GetPhyParam+0x25e>
        }
        case PHY_DUTY_CYCLE:
        {
            phyParam.Value = EU868_DUTY_CYCLE_ENABLED;
 801695a:	2301      	movs	r3, #1
 801695c:	61bb      	str	r3, [r7, #24]
            break;
 801695e:	e06c      	b.n	8016a3a <RegionEU868GetPhyParam+0x25e>
        }
        case PHY_MAX_RX_WINDOW:
        {
            phyParam.Value = EU868_MAX_RX_WINDOW;
 8016960:	f640 33b8 	movw	r3, #3000	@ 0xbb8
 8016964:	61bb      	str	r3, [r7, #24]
            break;
 8016966:	e068      	b.n	8016a3a <RegionEU868GetPhyParam+0x25e>
        }
        case PHY_RECEIVE_DELAY1:
        {
            phyParam.Value = REGION_COMMON_DEFAULT_RECEIVE_DELAY1;
 8016968:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 801696c:	61bb      	str	r3, [r7, #24]
            break;
 801696e:	e064      	b.n	8016a3a <RegionEU868GetPhyParam+0x25e>
        }
        case PHY_RECEIVE_DELAY2:
        {
            phyParam.Value = REGION_COMMON_DEFAULT_RECEIVE_DELAY2;
 8016970:	f44f 63fa 	mov.w	r3, #2000	@ 0x7d0
 8016974:	61bb      	str	r3, [r7, #24]
            break;
 8016976:	e060      	b.n	8016a3a <RegionEU868GetPhyParam+0x25e>
        }
        case PHY_JOIN_ACCEPT_DELAY1:
        {
            phyParam.Value = REGION_COMMON_DEFAULT_JOIN_ACCEPT_DELAY1;
 8016978:	f241 3388 	movw	r3, #5000	@ 0x1388
 801697c:	61bb      	str	r3, [r7, #24]
            break;
 801697e:	e05c      	b.n	8016a3a <RegionEU868GetPhyParam+0x25e>
        }
        case PHY_JOIN_ACCEPT_DELAY2:
        {
            phyParam.Value = REGION_COMMON_DEFAULT_JOIN_ACCEPT_DELAY2;
 8016980:	f241 7370 	movw	r3, #6000	@ 0x1770
 8016984:	61bb      	str	r3, [r7, #24]
            break;
 8016986:	e058      	b.n	8016a3a <RegionEU868GetPhyParam+0x25e>
        }
#elif (defined( REGION_VERSION ) && (( REGION_VERSION == 0x02010001 ) || ( REGION_VERSION == 0x02010003 )))

        case PHY_RETRANSMIT_TIMEOUT:
        {
            phyParam.Value = ( REGION_COMMON_DEFAULT_RETRANSMIT_TIMEOUT + randr( -REGION_COMMON_DEFAULT_RETRANSMIT_TIMEOUT_RND, REGION_COMMON_DEFAULT_RETRANSMIT_TIMEOUT_RND ) );
 8016988:	f44f 717a 	mov.w	r1, #1000	@ 0x3e8
 801698c:	4831      	ldr	r0, [pc, #196]	@ (8016a54 <RegionEU868GetPhyParam+0x278>)
 801698e:	f001 f831 	bl	80179f4 <randr>
 8016992:	4603      	mov	r3, r0
 8016994:	f503 63fa 	add.w	r3, r3, #2000	@ 0x7d0
 8016998:	61bb      	str	r3, [r7, #24]
            break;
 801699a:	e04e      	b.n	8016a3a <RegionEU868GetPhyParam+0x25e>
        }
#endif /* REGION_VERSION */
        case PHY_DEF_DR1_OFFSET:
        {
            phyParam.Value = REGION_COMMON_DEFAULT_RX1_DR_OFFSET;
 801699c:	2300      	movs	r3, #0
 801699e:	61bb      	str	r3, [r7, #24]
            break;
 80169a0:	e04b      	b.n	8016a3a <RegionEU868GetPhyParam+0x25e>
        }
        case PHY_DEF_RX2_FREQUENCY:
        {
            phyParam.Value = EU868_RX_WND_2_FREQ;
 80169a2:	4b2d      	ldr	r3, [pc, #180]	@ (8016a58 <RegionEU868GetPhyParam+0x27c>)
 80169a4:	61bb      	str	r3, [r7, #24]
            break;
 80169a6:	e048      	b.n	8016a3a <RegionEU868GetPhyParam+0x25e>
        }
        case PHY_DEF_RX2_DR:
        {
            phyParam.Value = EU868_RX_WND_2_DR;
 80169a8:	2300      	movs	r3, #0
 80169aa:	61bb      	str	r3, [r7, #24]
            break;
 80169ac:	e045      	b.n	8016a3a <RegionEU868GetPhyParam+0x25e>
        }
        case PHY_CHANNELS_MASK:
        {
            phyParam.ChannelsMask = RegionNvmGroup2->ChannelsMask;
 80169ae:	4b26      	ldr	r3, [pc, #152]	@ (8016a48 <RegionEU868GetPhyParam+0x26c>)
 80169b0:	681b      	ldr	r3, [r3, #0]
 80169b2:	f503 7358 	add.w	r3, r3, #864	@ 0x360
 80169b6:	61bb      	str	r3, [r7, #24]
            break;
 80169b8:	e03f      	b.n	8016a3a <RegionEU868GetPhyParam+0x25e>
        }
        case PHY_CHANNELS_DEFAULT_MASK:
        {
            phyParam.ChannelsMask = RegionNvmGroup2->ChannelsDefaultMask;
 80169ba:	4b23      	ldr	r3, [pc, #140]	@ (8016a48 <RegionEU868GetPhyParam+0x26c>)
 80169bc:	681b      	ldr	r3, [r3, #0]
 80169be:	f503 735b 	add.w	r3, r3, #876	@ 0x36c
 80169c2:	61bb      	str	r3, [r7, #24]
            break;
 80169c4:	e039      	b.n	8016a3a <RegionEU868GetPhyParam+0x25e>
        }
        case PHY_MAX_NB_CHANNELS:
        {
            phyParam.Value = EU868_MAX_NB_CHANNELS;
 80169c6:	2310      	movs	r3, #16
 80169c8:	61bb      	str	r3, [r7, #24]
            break;
 80169ca:	e036      	b.n	8016a3a <RegionEU868GetPhyParam+0x25e>
        }
        case PHY_CHANNELS:
        {
            phyParam.Channels = RegionNvmGroup2->Channels;
 80169cc:	4b1e      	ldr	r3, [pc, #120]	@ (8016a48 <RegionEU868GetPhyParam+0x26c>)
 80169ce:	681b      	ldr	r3, [r3, #0]
 80169d0:	61bb      	str	r3, [r7, #24]
            break;
 80169d2:	e032      	b.n	8016a3a <RegionEU868GetPhyParam+0x25e>
        }
        case PHY_DEF_UPLINK_DWELL_TIME:
        {
            phyParam.Value = EU868_DEFAULT_UPLINK_DWELL_TIME;
 80169d4:	2300      	movs	r3, #0
 80169d6:	61bb      	str	r3, [r7, #24]
            break;
 80169d8:	e02f      	b.n	8016a3a <RegionEU868GetPhyParam+0x25e>
        }
        case PHY_DEF_DOWNLINK_DWELL_TIME:
        {
            phyParam.Value = REGION_COMMON_DEFAULT_DOWNLINK_DWELL_TIME;
 80169da:	2300      	movs	r3, #0
 80169dc:	61bb      	str	r3, [r7, #24]
            break;
 80169de:	e02c      	b.n	8016a3a <RegionEU868GetPhyParam+0x25e>
        }
        case PHY_DEF_MAX_EIRP:
        {
            phyParam.fValue = EU868_DEFAULT_MAX_EIRP;
 80169e0:	f04f 4383 	mov.w	r3, #1098907648	@ 0x41800000
 80169e4:	61bb      	str	r3, [r7, #24]
            break;
 80169e6:	e028      	b.n	8016a3a <RegionEU868GetPhyParam+0x25e>
        }
        case PHY_DEF_ANTENNA_GAIN:
        {
            phyParam.fValue = EU868_DEFAULT_ANTENNA_GAIN;
 80169e8:	4b1c      	ldr	r3, [pc, #112]	@ (8016a5c <RegionEU868GetPhyParam+0x280>)
 80169ea:	61bb      	str	r3, [r7, #24]
            break;
 80169ec:	e025      	b.n	8016a3a <RegionEU868GetPhyParam+0x25e>
        }
        case PHY_BEACON_CHANNEL_FREQ:
        {
            phyParam.Value = EU868_BEACON_CHANNEL_FREQ;
 80169ee:	4b1a      	ldr	r3, [pc, #104]	@ (8016a58 <RegionEU868GetPhyParam+0x27c>)
 80169f0:	61bb      	str	r3, [r7, #24]
            break;
 80169f2:	e022      	b.n	8016a3a <RegionEU868GetPhyParam+0x25e>
        }
        case PHY_BEACON_FORMAT:
        {
            phyParam.BeaconFormat.BeaconSize = EU868_BEACON_SIZE;
 80169f4:	2311      	movs	r3, #17
 80169f6:	763b      	strb	r3, [r7, #24]
            phyParam.BeaconFormat.Rfu1Size = EU868_RFU1_SIZE;
 80169f8:	2301      	movs	r3, #1
 80169fa:	767b      	strb	r3, [r7, #25]
            phyParam.BeaconFormat.Rfu2Size = EU868_RFU2_SIZE;
 80169fc:	2300      	movs	r3, #0
 80169fe:	76bb      	strb	r3, [r7, #26]
            break;
 8016a00:	e01b      	b.n	8016a3a <RegionEU868GetPhyParam+0x25e>
        }
        case PHY_BEACON_CHANNEL_DR:
        {
            phyParam.Value = EU868_BEACON_CHANNEL_DR;
 8016a02:	2303      	movs	r3, #3
 8016a04:	61bb      	str	r3, [r7, #24]
            break;
 8016a06:	e018      	b.n	8016a3a <RegionEU868GetPhyParam+0x25e>
        }
        case PHY_PING_SLOT_CHANNEL_FREQ:
        {
            phyParam.Value = EU868_PING_SLOT_CHANNEL_FREQ;
 8016a08:	4b13      	ldr	r3, [pc, #76]	@ (8016a58 <RegionEU868GetPhyParam+0x27c>)
 8016a0a:	61bb      	str	r3, [r7, #24]
            break;
 8016a0c:	e015      	b.n	8016a3a <RegionEU868GetPhyParam+0x25e>
        }
        case PHY_PING_SLOT_CHANNEL_DR:
        {
            phyParam.Value = EU868_PING_SLOT_CHANNEL_DR;
 8016a0e:	2303      	movs	r3, #3
 8016a10:	61bb      	str	r3, [r7, #24]
            break;
 8016a12:	e012      	b.n	8016a3a <RegionEU868GetPhyParam+0x25e>
        }
        case PHY_SF_FROM_DR:
        {
            phyParam.Value = DataratesEU868[getPhy->Datarate];
 8016a14:	687b      	ldr	r3, [r7, #4]
 8016a16:	f993 3001 	ldrsb.w	r3, [r3, #1]
 8016a1a:	461a      	mov	r2, r3
 8016a1c:	4b10      	ldr	r3, [pc, #64]	@ (8016a60 <RegionEU868GetPhyParam+0x284>)
 8016a1e:	5c9b      	ldrb	r3, [r3, r2]
 8016a20:	61bb      	str	r3, [r7, #24]
            break;
 8016a22:	e00a      	b.n	8016a3a <RegionEU868GetPhyParam+0x25e>
        }
        case PHY_BW_FROM_DR:
        {
            phyParam.Value = RegionCommonGetBandwidth( getPhy->Datarate, BandwidthsEU868 );
 8016a24:	687b      	ldr	r3, [r7, #4]
 8016a26:	f993 3001 	ldrsb.w	r3, [r3, #1]
 8016a2a:	490e      	ldr	r1, [pc, #56]	@ (8016a64 <RegionEU868GetPhyParam+0x288>)
 8016a2c:	4618      	mov	r0, r3
 8016a2e:	f7ff fda7 	bl	8016580 <RegionCommonGetBandwidth>
 8016a32:	4603      	mov	r3, r0
 8016a34:	61bb      	str	r3, [r7, #24]
            break;
 8016a36:	e000      	b.n	8016a3a <RegionEU868GetPhyParam+0x25e>
        }
        default:
        {
            break;
 8016a38:	bf00      	nop
        }
    }

#endif /* REGION_EU868 */
    return phyParam;
 8016a3a:	69bb      	ldr	r3, [r7, #24]
 8016a3c:	61fb      	str	r3, [r7, #28]
 8016a3e:	69fb      	ldr	r3, [r7, #28]
}
 8016a40:	4618      	mov	r0, r3
 8016a42:	3720      	adds	r7, #32
 8016a44:	46bd      	mov	sp, r7
 8016a46:	bd80      	pop	{r7, pc}
 8016a48:	20001b5c 	.word	0x20001b5c
 8016a4c:	0801d50c 	.word	0x0801d50c
 8016a50:	0801d514 	.word	0x0801d514
 8016a54:	fffffc18 	.word	0xfffffc18
 8016a58:	33d3e608 	.word	0x33d3e608
 8016a5c:	4009999a 	.word	0x4009999a
 8016a60:	0801d4e4 	.word	0x0801d4e4
 8016a64:	0801d4ec 	.word	0x0801d4ec

08016a68 <RegionEU868SetBandTxDone>:

void RegionEU868SetBandTxDone( SetBandTxDoneParams_t* txDone )
{
 8016a68:	b590      	push	{r4, r7, lr}
 8016a6a:	b085      	sub	sp, #20
 8016a6c:	af02      	add	r7, sp, #8
 8016a6e:	6078      	str	r0, [r7, #4]
#if defined( REGION_EU868 )
#if (defined( REGION_VERSION ) && ( REGION_VERSION == 0x01010003 ))
    RegionCommonSetBandTxDone( &RegionNvmGroup1->Bands[RegionNvmGroup2->Channels[txDone->Channel].Band],
                               txDone->LastTxAirTime, txDone->Joined, txDone->ElapsedTimeSinceStartUp );
#elif (defined( REGION_VERSION ) && (( REGION_VERSION == 0x02010001 ) || ( REGION_VERSION == 0x02010003 )))
    RegionCommonSetBandTxDone( &RegionBands[RegionNvmGroup2->Channels[txDone->Channel].Band],
 8016a70:	4b11      	ldr	r3, [pc, #68]	@ (8016ab8 <RegionEU868SetBandTxDone+0x50>)
 8016a72:	681a      	ldr	r2, [r3, #0]
 8016a74:	4b11      	ldr	r3, [pc, #68]	@ (8016abc <RegionEU868SetBandTxDone+0x54>)
 8016a76:	6819      	ldr	r1, [r3, #0]
 8016a78:	687b      	ldr	r3, [r7, #4]
 8016a7a:	781b      	ldrb	r3, [r3, #0]
 8016a7c:	4618      	mov	r0, r3
 8016a7e:	4603      	mov	r3, r0
 8016a80:	005b      	lsls	r3, r3, #1
 8016a82:	4403      	add	r3, r0
 8016a84:	009b      	lsls	r3, r3, #2
 8016a86:	440b      	add	r3, r1
 8016a88:	3309      	adds	r3, #9
 8016a8a:	781b      	ldrb	r3, [r3, #0]
 8016a8c:	4619      	mov	r1, r3
 8016a8e:	460b      	mov	r3, r1
 8016a90:	005b      	lsls	r3, r3, #1
 8016a92:	440b      	add	r3, r1
 8016a94:	00db      	lsls	r3, r3, #3
 8016a96:	18d0      	adds	r0, r2, r3
 8016a98:	687b      	ldr	r3, [r7, #4]
 8016a9a:	6899      	ldr	r1, [r3, #8]
 8016a9c:	687b      	ldr	r3, [r7, #4]
 8016a9e:	785c      	ldrb	r4, [r3, #1]
 8016aa0:	687b      	ldr	r3, [r7, #4]
 8016aa2:	691a      	ldr	r2, [r3, #16]
 8016aa4:	9200      	str	r2, [sp, #0]
 8016aa6:	68db      	ldr	r3, [r3, #12]
 8016aa8:	4622      	mov	r2, r4
 8016aaa:	f7ff f913 	bl	8015cd4 <RegionCommonSetBandTxDone>
                               txDone->LastTxAirTime, txDone->Joined, txDone->ElapsedTimeSinceStartUp );
#endif /* REGION_VERSION */
#endif /* REGION_EU868 */
}
 8016aae:	bf00      	nop
 8016ab0:	370c      	adds	r7, #12
 8016ab2:	46bd      	mov	sp, r7
 8016ab4:	bd90      	pop	{r4, r7, pc}
 8016ab6:	bf00      	nop
 8016ab8:	20001b60 	.word	0x20001b60
 8016abc:	20001b5c 	.word	0x20001b5c

08016ac0 <RegionEU868InitDefaults>:

void RegionEU868InitDefaults( InitDefaultsParams_t* params )
{
 8016ac0:	b580      	push	{r7, lr}
 8016ac2:	b0b0      	sub	sp, #192	@ 0xc0
 8016ac4:	af00      	add	r7, sp, #0
 8016ac6:	6078      	str	r0, [r7, #4]
#if defined( REGION_EU868 )
    Band_t bands[EU868_MAX_NB_BANDS] =
 8016ac8:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 8016acc:	2290      	movs	r2, #144	@ 0x90
 8016ace:	2100      	movs	r1, #0
 8016ad0:	4618      	mov	r0, r3
 8016ad2:	f005 fd7b 	bl	801c5cc <memset>
 8016ad6:	2364      	movs	r3, #100	@ 0x64
 8016ad8:	863b      	strh	r3, [r7, #48]	@ 0x30
 8016ada:	2364      	movs	r3, #100	@ 0x64
 8016adc:	f8a7 3048 	strh.w	r3, [r7, #72]	@ 0x48
 8016ae0:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8016ae4:	f8a7 3060 	strh.w	r3, [r7, #96]	@ 0x60
 8016ae8:	230a      	movs	r3, #10
 8016aea:	f8a7 3078 	strh.w	r3, [r7, #120]	@ 0x78
 8016aee:	2364      	movs	r3, #100	@ 0x64
 8016af0:	f8a7 3090 	strh.w	r3, [r7, #144]	@ 0x90
 8016af4:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8016af8:	f8a7 30a8 	strh.w	r3, [r7, #168]	@ 0xa8
        EU868_BAND3,
        EU868_BAND4,
        EU868_BAND5,
    };

    switch( params->Type )
 8016afc:	687b      	ldr	r3, [r7, #4]
 8016afe:	7b1b      	ldrb	r3, [r3, #12]
 8016b00:	2b02      	cmp	r3, #2
 8016b02:	d05d      	beq.n	8016bc0 <RegionEU868InitDefaults+0x100>
 8016b04:	2b02      	cmp	r3, #2
 8016b06:	dc6a      	bgt.n	8016bde <RegionEU868InitDefaults+0x11e>
 8016b08:	2b00      	cmp	r3, #0
 8016b0a:	d002      	beq.n	8016b12 <RegionEU868InitDefaults+0x52>
 8016b0c:	2b01      	cmp	r3, #1
 8016b0e:	d03e      	beq.n	8016b8e <RegionEU868InitDefaults+0xce>
            RegionNvmGroup2->ChannelsMask[0] |= RegionNvmGroup2->ChannelsDefaultMask[0];
            break;
        }
        default:
        {
            break;
 8016b10:	e065      	b.n	8016bde <RegionEU868InitDefaults+0x11e>
            if( ( params->NvmGroup1 == NULL ) || ( params->NvmGroup2 == NULL ) )
 8016b12:	687b      	ldr	r3, [r7, #4]
 8016b14:	681b      	ldr	r3, [r3, #0]
 8016b16:	2b00      	cmp	r3, #0
 8016b18:	d062      	beq.n	8016be0 <RegionEU868InitDefaults+0x120>
 8016b1a:	687b      	ldr	r3, [r7, #4]
 8016b1c:	685b      	ldr	r3, [r3, #4]
 8016b1e:	2b00      	cmp	r3, #0
 8016b20:	d05e      	beq.n	8016be0 <RegionEU868InitDefaults+0x120>
            RegionNvmGroup2 = (RegionNvmDataGroup2_t*) params->NvmGroup2;
 8016b22:	687b      	ldr	r3, [r7, #4]
 8016b24:	685b      	ldr	r3, [r3, #4]
 8016b26:	4a30      	ldr	r2, [pc, #192]	@ (8016be8 <RegionEU868InitDefaults+0x128>)
 8016b28:	6013      	str	r3, [r2, #0]
            RegionBands = (Band_t*) params->Bands;
 8016b2a:	687b      	ldr	r3, [r7, #4]
 8016b2c:	689b      	ldr	r3, [r3, #8]
 8016b2e:	4a2f      	ldr	r2, [pc, #188]	@ (8016bec <RegionEU868InitDefaults+0x12c>)
 8016b30:	6013      	str	r3, [r2, #0]
            memcpy1( ( uint8_t* )RegionBands, ( uint8_t* )bands, sizeof( Band_t ) * EU868_MAX_NB_BANDS );
 8016b32:	4b2e      	ldr	r3, [pc, #184]	@ (8016bec <RegionEU868InitDefaults+0x12c>)
 8016b34:	681b      	ldr	r3, [r3, #0]
 8016b36:	f107 0130 	add.w	r1, r7, #48	@ 0x30
 8016b3a:	2290      	movs	r2, #144	@ 0x90
 8016b3c:	4618      	mov	r0, r3
 8016b3e:	f000 ff70 	bl	8017a22 <memcpy1>
            RegionNvmGroup2->Channels[0] = ( ChannelParams_t ) EU868_LC1;
 8016b42:	4b29      	ldr	r3, [pc, #164]	@ (8016be8 <RegionEU868InitDefaults+0x128>)
 8016b44:	681b      	ldr	r3, [r3, #0]
 8016b46:	4a2a      	ldr	r2, [pc, #168]	@ (8016bf0 <RegionEU868InitDefaults+0x130>)
 8016b48:	ca07      	ldmia	r2, {r0, r1, r2}
 8016b4a:	e883 0007 	stmia.w	r3, {r0, r1, r2}
            RegionNvmGroup2->Channels[1] = ( ChannelParams_t ) EU868_LC2;
 8016b4e:	4b26      	ldr	r3, [pc, #152]	@ (8016be8 <RegionEU868InitDefaults+0x128>)
 8016b50:	681b      	ldr	r3, [r3, #0]
 8016b52:	4a28      	ldr	r2, [pc, #160]	@ (8016bf4 <RegionEU868InitDefaults+0x134>)
 8016b54:	330c      	adds	r3, #12
 8016b56:	ca07      	ldmia	r2, {r0, r1, r2}
 8016b58:	e883 0007 	stmia.w	r3, {r0, r1, r2}
            RegionNvmGroup2->Channels[2] = ( ChannelParams_t ) EU868_LC3;
 8016b5c:	4b22      	ldr	r3, [pc, #136]	@ (8016be8 <RegionEU868InitDefaults+0x128>)
 8016b5e:	681b      	ldr	r3, [r3, #0]
 8016b60:	4a25      	ldr	r2, [pc, #148]	@ (8016bf8 <RegionEU868InitDefaults+0x138>)
 8016b62:	3318      	adds	r3, #24
 8016b64:	ca07      	ldmia	r2, {r0, r1, r2}
 8016b66:	e883 0007 	stmia.w	r3, {r0, r1, r2}
            RegionNvmGroup2->ChannelsDefaultMask[0] = LC( 1 ) + LC( 2 ) + LC( 3 );
 8016b6a:	4b1f      	ldr	r3, [pc, #124]	@ (8016be8 <RegionEU868InitDefaults+0x128>)
 8016b6c:	681b      	ldr	r3, [r3, #0]
 8016b6e:	2207      	movs	r2, #7
 8016b70:	f8a3 236c 	strh.w	r2, [r3, #876]	@ 0x36c
            RegionCommonChanMaskCopy( RegionNvmGroup2->ChannelsMask, RegionNvmGroup2->ChannelsDefaultMask, CHANNELS_MASK_SIZE );
 8016b74:	4b1c      	ldr	r3, [pc, #112]	@ (8016be8 <RegionEU868InitDefaults+0x128>)
 8016b76:	681b      	ldr	r3, [r3, #0]
 8016b78:	f503 7058 	add.w	r0, r3, #864	@ 0x360
 8016b7c:	4b1a      	ldr	r3, [pc, #104]	@ (8016be8 <RegionEU868InitDefaults+0x128>)
 8016b7e:	681b      	ldr	r3, [r3, #0]
 8016b80:	f503 735b 	add.w	r3, r3, #876	@ 0x36c
 8016b84:	2201      	movs	r2, #1
 8016b86:	4619      	mov	r1, r3
 8016b88:	f7ff f87e 	bl	8015c88 <RegionCommonChanMaskCopy>
 8016b8c:	e028      	b.n	8016be0 <RegionEU868InitDefaults+0x120>
            RegionNvmGroup2->Channels[0].Rx1Frequency = 0;
 8016b8e:	4b16      	ldr	r3, [pc, #88]	@ (8016be8 <RegionEU868InitDefaults+0x128>)
 8016b90:	681b      	ldr	r3, [r3, #0]
 8016b92:	2200      	movs	r2, #0
 8016b94:	605a      	str	r2, [r3, #4]
            RegionNvmGroup2->Channels[1].Rx1Frequency = 0;
 8016b96:	4b14      	ldr	r3, [pc, #80]	@ (8016be8 <RegionEU868InitDefaults+0x128>)
 8016b98:	681b      	ldr	r3, [r3, #0]
 8016b9a:	2200      	movs	r2, #0
 8016b9c:	611a      	str	r2, [r3, #16]
            RegionNvmGroup2->Channels[2].Rx1Frequency = 0;
 8016b9e:	4b12      	ldr	r3, [pc, #72]	@ (8016be8 <RegionEU868InitDefaults+0x128>)
 8016ba0:	681b      	ldr	r3, [r3, #0]
 8016ba2:	2200      	movs	r2, #0
 8016ba4:	61da      	str	r2, [r3, #28]
            RegionCommonChanMaskCopy( RegionNvmGroup2->ChannelsMask, RegionNvmGroup2->ChannelsDefaultMask, CHANNELS_MASK_SIZE );
 8016ba6:	4b10      	ldr	r3, [pc, #64]	@ (8016be8 <RegionEU868InitDefaults+0x128>)
 8016ba8:	681b      	ldr	r3, [r3, #0]
 8016baa:	f503 7058 	add.w	r0, r3, #864	@ 0x360
 8016bae:	4b0e      	ldr	r3, [pc, #56]	@ (8016be8 <RegionEU868InitDefaults+0x128>)
 8016bb0:	681b      	ldr	r3, [r3, #0]
 8016bb2:	f503 735b 	add.w	r3, r3, #876	@ 0x36c
 8016bb6:	2201      	movs	r2, #1
 8016bb8:	4619      	mov	r1, r3
 8016bba:	f7ff f865 	bl	8015c88 <RegionCommonChanMaskCopy>
            break;
 8016bbe:	e00f      	b.n	8016be0 <RegionEU868InitDefaults+0x120>
            RegionNvmGroup2->ChannelsMask[0] |= RegionNvmGroup2->ChannelsDefaultMask[0];
 8016bc0:	4b09      	ldr	r3, [pc, #36]	@ (8016be8 <RegionEU868InitDefaults+0x128>)
 8016bc2:	681b      	ldr	r3, [r3, #0]
 8016bc4:	f8b3 1360 	ldrh.w	r1, [r3, #864]	@ 0x360
 8016bc8:	4b07      	ldr	r3, [pc, #28]	@ (8016be8 <RegionEU868InitDefaults+0x128>)
 8016bca:	681b      	ldr	r3, [r3, #0]
 8016bcc:	f8b3 236c 	ldrh.w	r2, [r3, #876]	@ 0x36c
 8016bd0:	4b05      	ldr	r3, [pc, #20]	@ (8016be8 <RegionEU868InitDefaults+0x128>)
 8016bd2:	681b      	ldr	r3, [r3, #0]
 8016bd4:	430a      	orrs	r2, r1
 8016bd6:	b292      	uxth	r2, r2
 8016bd8:	f8a3 2360 	strh.w	r2, [r3, #864]	@ 0x360
            break;
 8016bdc:	e000      	b.n	8016be0 <RegionEU868InitDefaults+0x120>
            break;
 8016bde:	bf00      	nop
        }
    }
#endif /* REGION_EU868 */
}
 8016be0:	37c0      	adds	r7, #192	@ 0xc0
 8016be2:	46bd      	mov	sp, r7
 8016be4:	bd80      	pop	{r7, pc}
 8016be6:	bf00      	nop
 8016be8:	20001b5c 	.word	0x20001b5c
 8016bec:	20001b60 	.word	0x20001b60
 8016bf0:	0801cf28 	.word	0x0801cf28
 8016bf4:	0801cf34 	.word	0x0801cf34
 8016bf8:	0801cf40 	.word	0x0801cf40

08016bfc <RegionEU868Verify>:

bool RegionEU868Verify( VerifyParams_t* verify, PhyAttribute_t phyAttribute )
{
 8016bfc:	b580      	push	{r7, lr}
 8016bfe:	b084      	sub	sp, #16
 8016c00:	af00      	add	r7, sp, #0
 8016c02:	6078      	str	r0, [r7, #4]
 8016c04:	460b      	mov	r3, r1
 8016c06:	70fb      	strb	r3, [r7, #3]
#if defined( REGION_EU868 )
    switch( phyAttribute )
 8016c08:	78fb      	ldrb	r3, [r7, #3]
 8016c0a:	2b0f      	cmp	r3, #15
 8016c0c:	d86c      	bhi.n	8016ce8 <RegionEU868Verify+0xec>
 8016c0e:	a201      	add	r2, pc, #4	@ (adr r2, 8016c14 <RegionEU868Verify+0x18>)
 8016c10:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8016c14:	08016c55 	.word	0x08016c55
 8016c18:	08016ce9 	.word	0x08016ce9
 8016c1c:	08016ce9 	.word	0x08016ce9
 8016c20:	08016ce9 	.word	0x08016ce9
 8016c24:	08016ce9 	.word	0x08016ce9
 8016c28:	08016c6d 	.word	0x08016c6d
 8016c2c:	08016c8b 	.word	0x08016c8b
 8016c30:	08016ca9 	.word	0x08016ca9
 8016c34:	08016ce9 	.word	0x08016ce9
 8016c38:	08016cc7 	.word	0x08016cc7
 8016c3c:	08016cc7 	.word	0x08016cc7
 8016c40:	08016ce9 	.word	0x08016ce9
 8016c44:	08016ce9 	.word	0x08016ce9
 8016c48:	08016ce9 	.word	0x08016ce9
 8016c4c:	08016ce9 	.word	0x08016ce9
 8016c50:	08016ce5 	.word	0x08016ce5
    {
        case PHY_FREQUENCY:
        {
            uint8_t band = 0;
 8016c54:	2300      	movs	r3, #0
 8016c56:	73fb      	strb	r3, [r7, #15]
            return VerifyRfFreq( verify->Frequency, &band );
 8016c58:	687b      	ldr	r3, [r7, #4]
 8016c5a:	681b      	ldr	r3, [r3, #0]
 8016c5c:	f107 020f 	add.w	r2, r7, #15
 8016c60:	4611      	mov	r1, r2
 8016c62:	4618      	mov	r0, r3
 8016c64:	f7ff fcf4 	bl	8016650 <VerifyRfFreq>
 8016c68:	4603      	mov	r3, r0
 8016c6a:	e03e      	b.n	8016cea <RegionEU868Verify+0xee>
        }
        case PHY_TX_DR:
        {
            return RegionCommonValueInRange( verify->DatarateParams.Datarate, EU868_TX_MIN_DATARATE, EU868_TX_MAX_DATARATE );
 8016c6c:	687b      	ldr	r3, [r7, #4]
 8016c6e:	f993 3000 	ldrsb.w	r3, [r3]
 8016c72:	2207      	movs	r2, #7
 8016c74:	2100      	movs	r1, #0
 8016c76:	4618      	mov	r0, r3
 8016c78:	f7fe ff89 	bl	8015b8e <RegionCommonValueInRange>
 8016c7c:	4603      	mov	r3, r0
 8016c7e:	2b00      	cmp	r3, #0
 8016c80:	bf14      	ite	ne
 8016c82:	2301      	movne	r3, #1
 8016c84:	2300      	moveq	r3, #0
 8016c86:	b2db      	uxtb	r3, r3
 8016c88:	e02f      	b.n	8016cea <RegionEU868Verify+0xee>
        }
        case PHY_DEF_TX_DR:
        {
            return RegionCommonValueInRange( verify->DatarateParams.Datarate, DR_0, DR_5 );
 8016c8a:	687b      	ldr	r3, [r7, #4]
 8016c8c:	f993 3000 	ldrsb.w	r3, [r3]
 8016c90:	2205      	movs	r2, #5
 8016c92:	2100      	movs	r1, #0
 8016c94:	4618      	mov	r0, r3
 8016c96:	f7fe ff7a 	bl	8015b8e <RegionCommonValueInRange>
 8016c9a:	4603      	mov	r3, r0
 8016c9c:	2b00      	cmp	r3, #0
 8016c9e:	bf14      	ite	ne
 8016ca0:	2301      	movne	r3, #1
 8016ca2:	2300      	moveq	r3, #0
 8016ca4:	b2db      	uxtb	r3, r3
 8016ca6:	e020      	b.n	8016cea <RegionEU868Verify+0xee>
        }
        case PHY_RX_DR:
        {
            return RegionCommonValueInRange( verify->DatarateParams.Datarate, EU868_RX_MIN_DATARATE, EU868_RX_MAX_DATARATE );
 8016ca8:	687b      	ldr	r3, [r7, #4]
 8016caa:	f993 3000 	ldrsb.w	r3, [r3]
 8016cae:	2207      	movs	r2, #7
 8016cb0:	2100      	movs	r1, #0
 8016cb2:	4618      	mov	r0, r3
 8016cb4:	f7fe ff6b 	bl	8015b8e <RegionCommonValueInRange>
 8016cb8:	4603      	mov	r3, r0
 8016cba:	2b00      	cmp	r3, #0
 8016cbc:	bf14      	ite	ne
 8016cbe:	2301      	movne	r3, #1
 8016cc0:	2300      	moveq	r3, #0
 8016cc2:	b2db      	uxtb	r3, r3
 8016cc4:	e011      	b.n	8016cea <RegionEU868Verify+0xee>
        }
        case PHY_DEF_TX_POWER:
        case PHY_TX_POWER:
        {
            // Remark: switched min and max!
            return RegionCommonValueInRange( verify->TxPower, EU868_MAX_TX_POWER, EU868_MIN_TX_POWER );
 8016cc6:	687b      	ldr	r3, [r7, #4]
 8016cc8:	f993 3000 	ldrsb.w	r3, [r3]
 8016ccc:	2207      	movs	r2, #7
 8016cce:	2100      	movs	r1, #0
 8016cd0:	4618      	mov	r0, r3
 8016cd2:	f7fe ff5c 	bl	8015b8e <RegionCommonValueInRange>
 8016cd6:	4603      	mov	r3, r0
 8016cd8:	2b00      	cmp	r3, #0
 8016cda:	bf14      	ite	ne
 8016cdc:	2301      	movne	r3, #1
 8016cde:	2300      	moveq	r3, #0
 8016ce0:	b2db      	uxtb	r3, r3
 8016ce2:	e002      	b.n	8016cea <RegionEU868Verify+0xee>
        }
        case PHY_DUTY_CYCLE:
        {
            return EU868_DUTY_CYCLE_ENABLED;
 8016ce4:	2301      	movs	r3, #1
 8016ce6:	e000      	b.n	8016cea <RegionEU868Verify+0xee>
        }
        default:
            return false;
 8016ce8:	2300      	movs	r3, #0
    }
#else
    return false;
#endif /* REGION_EU868 */
}
 8016cea:	4618      	mov	r0, r3
 8016cec:	3710      	adds	r7, #16
 8016cee:	46bd      	mov	sp, r7
 8016cf0:	bd80      	pop	{r7, pc}
 8016cf2:	bf00      	nop

08016cf4 <RegionEU868ApplyCFList>:

void RegionEU868ApplyCFList( ApplyCFListParams_t* applyCFList )
{
 8016cf4:	b580      	push	{r7, lr}
 8016cf6:	b08a      	sub	sp, #40	@ 0x28
 8016cf8:	af00      	add	r7, sp, #0
 8016cfa:	6078      	str	r0, [r7, #4]
    ChannelParams_t newChannel;
    ChannelAddParams_t channelAdd;
    ChannelRemoveParams_t channelRemove;

    // Setup default datarate range
    newChannel.DrRange.Value = ( DR_5 << 4 ) | DR_0;
 8016cfc:	2350      	movs	r3, #80	@ 0x50
 8016cfe:	f887 3020 	strb.w	r3, [r7, #32]

    // Size of the optional CF list
    if( applyCFList->Size != 16 )
 8016d02:	687b      	ldr	r3, [r7, #4]
 8016d04:	7a1b      	ldrb	r3, [r3, #8]
 8016d06:	2b10      	cmp	r3, #16
 8016d08:	d162      	bne.n	8016dd0 <RegionEU868ApplyCFList+0xdc>
    {
        return;
    }

    // Last byte CFListType must be 0 to indicate the CFList contains a list of frequencies
    if( applyCFList->Payload[15] != 0 )
 8016d0a:	687b      	ldr	r3, [r7, #4]
 8016d0c:	685b      	ldr	r3, [r3, #4]
 8016d0e:	330f      	adds	r3, #15
 8016d10:	781b      	ldrb	r3, [r3, #0]
 8016d12:	2b00      	cmp	r3, #0
 8016d14:	d15e      	bne.n	8016dd4 <RegionEU868ApplyCFList+0xe0>
    {
        return;
    }

    // Last byte is RFU, don't take it into account
    for( uint8_t i = 0, chanIdx = EU868_NUMB_DEFAULT_CHANNELS; chanIdx < EU868_MAX_NB_CHANNELS; i+=3, chanIdx++ )
 8016d16:	2300      	movs	r3, #0
 8016d18:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
 8016d1c:	2303      	movs	r3, #3
 8016d1e:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
 8016d22:	e050      	b.n	8016dc6 <RegionEU868ApplyCFList+0xd2>
    {
        if( chanIdx < ( EU868_NUMB_CHANNELS_CF_LIST + EU868_NUMB_DEFAULT_CHANNELS ) )
 8016d24:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 8016d28:	2b07      	cmp	r3, #7
 8016d2a:	d824      	bhi.n	8016d76 <RegionEU868ApplyCFList+0x82>
        {
            // Channel frequency
            newChannel.Frequency = (uint32_t) applyCFList->Payload[i];
 8016d2c:	687b      	ldr	r3, [r7, #4]
 8016d2e:	685a      	ldr	r2, [r3, #4]
 8016d30:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8016d34:	4413      	add	r3, r2
 8016d36:	781b      	ldrb	r3, [r3, #0]
 8016d38:	61bb      	str	r3, [r7, #24]
            newChannel.Frequency |= ( (uint32_t) applyCFList->Payload[i + 1] << 8 );
 8016d3a:	69ba      	ldr	r2, [r7, #24]
 8016d3c:	687b      	ldr	r3, [r7, #4]
 8016d3e:	6859      	ldr	r1, [r3, #4]
 8016d40:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8016d44:	3301      	adds	r3, #1
 8016d46:	440b      	add	r3, r1
 8016d48:	781b      	ldrb	r3, [r3, #0]
 8016d4a:	021b      	lsls	r3, r3, #8
 8016d4c:	4313      	orrs	r3, r2
 8016d4e:	61bb      	str	r3, [r7, #24]
            newChannel.Frequency |= ( (uint32_t) applyCFList->Payload[i + 2] << 16 );
 8016d50:	69ba      	ldr	r2, [r7, #24]
 8016d52:	687b      	ldr	r3, [r7, #4]
 8016d54:	6859      	ldr	r1, [r3, #4]
 8016d56:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8016d5a:	3302      	adds	r3, #2
 8016d5c:	440b      	add	r3, r1
 8016d5e:	781b      	ldrb	r3, [r3, #0]
 8016d60:	041b      	lsls	r3, r3, #16
 8016d62:	4313      	orrs	r3, r2
 8016d64:	61bb      	str	r3, [r7, #24]
            newChannel.Frequency *= 100;
 8016d66:	69bb      	ldr	r3, [r7, #24]
 8016d68:	2264      	movs	r2, #100	@ 0x64
 8016d6a:	fb02 f303 	mul.w	r3, r2, r3
 8016d6e:	61bb      	str	r3, [r7, #24]

            // Initialize alternative frequency to 0
            newChannel.Rx1Frequency = 0;
 8016d70:	2300      	movs	r3, #0
 8016d72:	61fb      	str	r3, [r7, #28]
 8016d74:	e006      	b.n	8016d84 <RegionEU868ApplyCFList+0x90>
        }
        else
        {
            newChannel.Frequency = 0;
 8016d76:	2300      	movs	r3, #0
 8016d78:	61bb      	str	r3, [r7, #24]
            newChannel.DrRange.Value = 0;
 8016d7a:	2300      	movs	r3, #0
 8016d7c:	f887 3020 	strb.w	r3, [r7, #32]
            newChannel.Rx1Frequency = 0;
 8016d80:	2300      	movs	r3, #0
 8016d82:	61fb      	str	r3, [r7, #28]
        }

        if( newChannel.Frequency != 0 )
 8016d84:	69bb      	ldr	r3, [r7, #24]
 8016d86:	2b00      	cmp	r3, #0
 8016d88:	d00b      	beq.n	8016da2 <RegionEU868ApplyCFList+0xae>
        {
            channelAdd.NewChannel = &newChannel;
 8016d8a:	f107 0318 	add.w	r3, r7, #24
 8016d8e:	613b      	str	r3, [r7, #16]
            channelAdd.ChannelId = chanIdx;
 8016d90:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 8016d94:	753b      	strb	r3, [r7, #20]

            // Try to add all channels
            RegionEU868ChannelAdd( &channelAdd );
 8016d96:	f107 0310 	add.w	r3, r7, #16
 8016d9a:	4618      	mov	r0, r3
 8016d9c:	f000 fd14 	bl	80177c8 <RegionEU868ChannelAdd>
 8016da0:	e007      	b.n	8016db2 <RegionEU868ApplyCFList+0xbe>
        }
        else
        {
            channelRemove.ChannelId = chanIdx;
 8016da2:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 8016da6:	733b      	strb	r3, [r7, #12]

            RegionEU868ChannelsRemove( &channelRemove );
 8016da8:	f107 030c 	add.w	r3, r7, #12
 8016dac:	4618      	mov	r0, r3
 8016dae:	f000 fdad 	bl	801790c <RegionEU868ChannelsRemove>
    for( uint8_t i = 0, chanIdx = EU868_NUMB_DEFAULT_CHANNELS; chanIdx < EU868_MAX_NB_CHANNELS; i+=3, chanIdx++ )
 8016db2:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8016db6:	3303      	adds	r3, #3
 8016db8:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
 8016dbc:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 8016dc0:	3301      	adds	r3, #1
 8016dc2:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
 8016dc6:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 8016dca:	2b0f      	cmp	r3, #15
 8016dcc:	d9aa      	bls.n	8016d24 <RegionEU868ApplyCFList+0x30>
 8016dce:	e002      	b.n	8016dd6 <RegionEU868ApplyCFList+0xe2>
        return;
 8016dd0:	bf00      	nop
 8016dd2:	e000      	b.n	8016dd6 <RegionEU868ApplyCFList+0xe2>
        return;
 8016dd4:	bf00      	nop
        }
    }
#endif /* REGION_EU868 */
}
 8016dd6:	3728      	adds	r7, #40	@ 0x28
 8016dd8:	46bd      	mov	sp, r7
 8016dda:	bd80      	pop	{r7, pc}

08016ddc <RegionEU868ChanMaskSet>:

bool RegionEU868ChanMaskSet( ChanMaskSetParams_t* chanMaskSet )
{
 8016ddc:	b580      	push	{r7, lr}
 8016dde:	b082      	sub	sp, #8
 8016de0:	af00      	add	r7, sp, #0
 8016de2:	6078      	str	r0, [r7, #4]
#if defined( REGION_EU868 )
    switch( chanMaskSet->ChannelsMaskType )
 8016de4:	687b      	ldr	r3, [r7, #4]
 8016de6:	791b      	ldrb	r3, [r3, #4]
 8016de8:	2b00      	cmp	r3, #0
 8016dea:	d002      	beq.n	8016df2 <RegionEU868ChanMaskSet+0x16>
 8016dec:	2b01      	cmp	r3, #1
 8016dee:	d00b      	beq.n	8016e08 <RegionEU868ChanMaskSet+0x2c>
 8016df0:	e015      	b.n	8016e1e <RegionEU868ChanMaskSet+0x42>
    {
        case CHANNELS_MASK:
        {
            RegionCommonChanMaskCopy( RegionNvmGroup2->ChannelsMask, chanMaskSet->ChannelsMaskIn, CHANNELS_MASK_SIZE );
 8016df2:	4b0e      	ldr	r3, [pc, #56]	@ (8016e2c <RegionEU868ChanMaskSet+0x50>)
 8016df4:	681b      	ldr	r3, [r3, #0]
 8016df6:	f503 7058 	add.w	r0, r3, #864	@ 0x360
 8016dfa:	687b      	ldr	r3, [r7, #4]
 8016dfc:	681b      	ldr	r3, [r3, #0]
 8016dfe:	2201      	movs	r2, #1
 8016e00:	4619      	mov	r1, r3
 8016e02:	f7fe ff41 	bl	8015c88 <RegionCommonChanMaskCopy>
            break;
 8016e06:	e00c      	b.n	8016e22 <RegionEU868ChanMaskSet+0x46>
        }
        case CHANNELS_DEFAULT_MASK:
        {
            RegionCommonChanMaskCopy( RegionNvmGroup2->ChannelsDefaultMask, chanMaskSet->ChannelsMaskIn, CHANNELS_MASK_SIZE );
 8016e08:	4b08      	ldr	r3, [pc, #32]	@ (8016e2c <RegionEU868ChanMaskSet+0x50>)
 8016e0a:	681b      	ldr	r3, [r3, #0]
 8016e0c:	f503 705b 	add.w	r0, r3, #876	@ 0x36c
 8016e10:	687b      	ldr	r3, [r7, #4]
 8016e12:	681b      	ldr	r3, [r3, #0]
 8016e14:	2201      	movs	r2, #1
 8016e16:	4619      	mov	r1, r3
 8016e18:	f7fe ff36 	bl	8015c88 <RegionCommonChanMaskCopy>
            break;
 8016e1c:	e001      	b.n	8016e22 <RegionEU868ChanMaskSet+0x46>
        }
        default:
            return false;
 8016e1e:	2300      	movs	r3, #0
 8016e20:	e000      	b.n	8016e24 <RegionEU868ChanMaskSet+0x48>
    }
    return true;
 8016e22:	2301      	movs	r3, #1
#else
    return false;
#endif /* REGION_EU868 */
}
 8016e24:	4618      	mov	r0, r3
 8016e26:	3708      	adds	r7, #8
 8016e28:	46bd      	mov	sp, r7
 8016e2a:	bd80      	pop	{r7, pc}
 8016e2c:	20001b5c 	.word	0x20001b5c

08016e30 <RegionEU868ComputeRxWindowParameters>:

void RegionEU868ComputeRxWindowParameters( int8_t datarate, uint8_t minRxSymbols, uint32_t rxError, RxConfigParams_t *rxConfigParams )
{
 8016e30:	b580      	push	{r7, lr}
 8016e32:	b088      	sub	sp, #32
 8016e34:	af02      	add	r7, sp, #8
 8016e36:	60ba      	str	r2, [r7, #8]
 8016e38:	607b      	str	r3, [r7, #4]
 8016e3a:	4603      	mov	r3, r0
 8016e3c:	73fb      	strb	r3, [r7, #15]
 8016e3e:	460b      	mov	r3, r1
 8016e40:	73bb      	strb	r3, [r7, #14]
#if defined( REGION_EU868 )
    uint32_t tSymbolInUs = 0;
 8016e42:	2300      	movs	r3, #0
 8016e44:	617b      	str	r3, [r7, #20]

    // Get the datarate, perform a boundary check
    rxConfigParams->Datarate = MIN( datarate, EU868_RX_MAX_DATARATE );
 8016e46:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8016e4a:	2b07      	cmp	r3, #7
 8016e4c:	bfa8      	it	ge
 8016e4e:	2307      	movge	r3, #7
 8016e50:	b25a      	sxtb	r2, r3
 8016e52:	687b      	ldr	r3, [r7, #4]
 8016e54:	705a      	strb	r2, [r3, #1]
    rxConfigParams->Bandwidth = RegionCommonGetBandwidth( rxConfigParams->Datarate, BandwidthsEU868 );
 8016e56:	687b      	ldr	r3, [r7, #4]
 8016e58:	f993 3001 	ldrsb.w	r3, [r3, #1]
 8016e5c:	491e      	ldr	r1, [pc, #120]	@ (8016ed8 <RegionEU868ComputeRxWindowParameters+0xa8>)
 8016e5e:	4618      	mov	r0, r3
 8016e60:	f7ff fb8e 	bl	8016580 <RegionCommonGetBandwidth>
 8016e64:	4603      	mov	r3, r0
 8016e66:	b2da      	uxtb	r2, r3
 8016e68:	687b      	ldr	r3, [r7, #4]
 8016e6a:	709a      	strb	r2, [r3, #2]

    if( rxConfigParams->Datarate == DR_7 )
 8016e6c:	687b      	ldr	r3, [r7, #4]
 8016e6e:	f993 3001 	ldrsb.w	r3, [r3, #1]
 8016e72:	2b07      	cmp	r3, #7
 8016e74:	d10a      	bne.n	8016e8c <RegionEU868ComputeRxWindowParameters+0x5c>
    { // FSK
        tSymbolInUs = RegionCommonComputeSymbolTimeFsk( DataratesEU868[rxConfigParams->Datarate] );
 8016e76:	687b      	ldr	r3, [r7, #4]
 8016e78:	f993 3001 	ldrsb.w	r3, [r3, #1]
 8016e7c:	461a      	mov	r2, r3
 8016e7e:	4b17      	ldr	r3, [pc, #92]	@ (8016edc <RegionEU868ComputeRxWindowParameters+0xac>)
 8016e80:	5c9b      	ldrb	r3, [r3, r2]
 8016e82:	4618      	mov	r0, r3
 8016e84:	f7ff f910 	bl	80160a8 <RegionCommonComputeSymbolTimeFsk>
 8016e88:	6178      	str	r0, [r7, #20]
 8016e8a:	e011      	b.n	8016eb0 <RegionEU868ComputeRxWindowParameters+0x80>
    }
    else
    { // LoRa
        tSymbolInUs = RegionCommonComputeSymbolTimeLoRa( DataratesEU868[rxConfigParams->Datarate], BandwidthsEU868[rxConfigParams->Datarate] );
 8016e8c:	687b      	ldr	r3, [r7, #4]
 8016e8e:	f993 3001 	ldrsb.w	r3, [r3, #1]
 8016e92:	461a      	mov	r2, r3
 8016e94:	4b11      	ldr	r3, [pc, #68]	@ (8016edc <RegionEU868ComputeRxWindowParameters+0xac>)
 8016e96:	5c9a      	ldrb	r2, [r3, r2]
 8016e98:	687b      	ldr	r3, [r7, #4]
 8016e9a:	f993 3001 	ldrsb.w	r3, [r3, #1]
 8016e9e:	4619      	mov	r1, r3
 8016ea0:	4b0d      	ldr	r3, [pc, #52]	@ (8016ed8 <RegionEU868ComputeRxWindowParameters+0xa8>)
 8016ea2:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 8016ea6:	4619      	mov	r1, r3
 8016ea8:	4610      	mov	r0, r2
 8016eaa:	f7ff f8e7 	bl	801607c <RegionCommonComputeSymbolTimeLoRa>
 8016eae:	6178      	str	r0, [r7, #20]
    }

    RegionCommonComputeRxWindowParameters( tSymbolInUs, minRxSymbols, rxError, Radio.GetWakeupTime( ), &rxConfigParams->WindowTimeout, &rxConfigParams->WindowOffset );
 8016eb0:	4b0b      	ldr	r3, [pc, #44]	@ (8016ee0 <RegionEU868ComputeRxWindowParameters+0xb0>)
 8016eb2:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8016eb4:	4798      	blx	r3
 8016eb6:	687b      	ldr	r3, [r7, #4]
 8016eb8:	3308      	adds	r3, #8
 8016eba:	687a      	ldr	r2, [r7, #4]
 8016ebc:	320c      	adds	r2, #12
 8016ebe:	7bb9      	ldrb	r1, [r7, #14]
 8016ec0:	9201      	str	r2, [sp, #4]
 8016ec2:	9300      	str	r3, [sp, #0]
 8016ec4:	4603      	mov	r3, r0
 8016ec6:	68ba      	ldr	r2, [r7, #8]
 8016ec8:	6978      	ldr	r0, [r7, #20]
 8016eca:	f7ff f8fd 	bl	80160c8 <RegionCommonComputeRxWindowParameters>
#endif /* REGION_EU868 */
}
 8016ece:	bf00      	nop
 8016ed0:	3718      	adds	r7, #24
 8016ed2:	46bd      	mov	sp, r7
 8016ed4:	bd80      	pop	{r7, pc}
 8016ed6:	bf00      	nop
 8016ed8:	0801d4ec 	.word	0x0801d4ec
 8016edc:	0801d4e4 	.word	0x0801d4e4
 8016ee0:	0801d51c 	.word	0x0801d51c

08016ee4 <RegionEU868RxConfig>:

bool RegionEU868RxConfig( RxConfigParams_t* rxConfig, int8_t* datarate )
{
 8016ee4:	b5b0      	push	{r4, r5, r7, lr}
 8016ee6:	b090      	sub	sp, #64	@ 0x40
 8016ee8:	af0a      	add	r7, sp, #40	@ 0x28
 8016eea:	6078      	str	r0, [r7, #4]
 8016eec:	6039      	str	r1, [r7, #0]
#if defined( REGION_EU868 )
    RadioModems_t modem;
    int8_t dr = rxConfig->Datarate;
 8016eee:	687b      	ldr	r3, [r7, #4]
 8016ef0:	785b      	ldrb	r3, [r3, #1]
 8016ef2:	73fb      	strb	r3, [r7, #15]
    uint8_t maxPayload = 0;
 8016ef4:	2300      	movs	r3, #0
 8016ef6:	75bb      	strb	r3, [r7, #22]
    int8_t phyDr = 0;
 8016ef8:	2300      	movs	r3, #0
 8016efa:	73bb      	strb	r3, [r7, #14]
    uint32_t frequency = rxConfig->Frequency;
 8016efc:	687b      	ldr	r3, [r7, #4]
 8016efe:	685b      	ldr	r3, [r3, #4]
 8016f00:	613b      	str	r3, [r7, #16]

    if( Radio.GetStatus( ) != RF_IDLE )
 8016f02:	4b5a      	ldr	r3, [pc, #360]	@ (801706c <RegionEU868RxConfig+0x188>)
 8016f04:	685b      	ldr	r3, [r3, #4]
 8016f06:	4798      	blx	r3
 8016f08:	4603      	mov	r3, r0
 8016f0a:	2b00      	cmp	r3, #0
 8016f0c:	d001      	beq.n	8016f12 <RegionEU868RxConfig+0x2e>
    {
        return false;
 8016f0e:	2300      	movs	r3, #0
 8016f10:	e0a8      	b.n	8017064 <RegionEU868RxConfig+0x180>
    }

    if( rxConfig->RxSlot == RX_SLOT_WIN_1 )
 8016f12:	687b      	ldr	r3, [r7, #4]
 8016f14:	7cdb      	ldrb	r3, [r3, #19]
 8016f16:	2b00      	cmp	r3, #0
 8016f18:	d126      	bne.n	8016f68 <RegionEU868RxConfig+0x84>
    {
        // Apply window 1 frequency
        frequency = RegionNvmGroup2->Channels[rxConfig->Channel].Frequency;
 8016f1a:	4b55      	ldr	r3, [pc, #340]	@ (8017070 <RegionEU868RxConfig+0x18c>)
 8016f1c:	681a      	ldr	r2, [r3, #0]
 8016f1e:	687b      	ldr	r3, [r7, #4]
 8016f20:	781b      	ldrb	r3, [r3, #0]
 8016f22:	4619      	mov	r1, r3
 8016f24:	460b      	mov	r3, r1
 8016f26:	005b      	lsls	r3, r3, #1
 8016f28:	440b      	add	r3, r1
 8016f2a:	009b      	lsls	r3, r3, #2
 8016f2c:	4413      	add	r3, r2
 8016f2e:	681b      	ldr	r3, [r3, #0]
 8016f30:	613b      	str	r3, [r7, #16]
        // Apply the alternative RX 1 window frequency, if it is available
        if( RegionNvmGroup2->Channels[rxConfig->Channel].Rx1Frequency != 0 )
 8016f32:	4b4f      	ldr	r3, [pc, #316]	@ (8017070 <RegionEU868RxConfig+0x18c>)
 8016f34:	681a      	ldr	r2, [r3, #0]
 8016f36:	687b      	ldr	r3, [r7, #4]
 8016f38:	781b      	ldrb	r3, [r3, #0]
 8016f3a:	4619      	mov	r1, r3
 8016f3c:	460b      	mov	r3, r1
 8016f3e:	005b      	lsls	r3, r3, #1
 8016f40:	440b      	add	r3, r1
 8016f42:	009b      	lsls	r3, r3, #2
 8016f44:	4413      	add	r3, r2
 8016f46:	3304      	adds	r3, #4
 8016f48:	681b      	ldr	r3, [r3, #0]
 8016f4a:	2b00      	cmp	r3, #0
 8016f4c:	d00c      	beq.n	8016f68 <RegionEU868RxConfig+0x84>
        {
            frequency = RegionNvmGroup2->Channels[rxConfig->Channel].Rx1Frequency;
 8016f4e:	4b48      	ldr	r3, [pc, #288]	@ (8017070 <RegionEU868RxConfig+0x18c>)
 8016f50:	681a      	ldr	r2, [r3, #0]
 8016f52:	687b      	ldr	r3, [r7, #4]
 8016f54:	781b      	ldrb	r3, [r3, #0]
 8016f56:	4619      	mov	r1, r3
 8016f58:	460b      	mov	r3, r1
 8016f5a:	005b      	lsls	r3, r3, #1
 8016f5c:	440b      	add	r3, r1
 8016f5e:	009b      	lsls	r3, r3, #2
 8016f60:	4413      	add	r3, r2
 8016f62:	3304      	adds	r3, #4
 8016f64:	681b      	ldr	r3, [r3, #0]
 8016f66:	613b      	str	r3, [r7, #16]
        }
    }

    // Read the physical datarate from the datarates table
    phyDr = DataratesEU868[dr];
 8016f68:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8016f6c:	4a41      	ldr	r2, [pc, #260]	@ (8017074 <RegionEU868RxConfig+0x190>)
 8016f6e:	5cd3      	ldrb	r3, [r2, r3]
 8016f70:	73bb      	strb	r3, [r7, #14]

    Radio.SetChannel( frequency );
 8016f72:	4b3e      	ldr	r3, [pc, #248]	@ (801706c <RegionEU868RxConfig+0x188>)
 8016f74:	68db      	ldr	r3, [r3, #12]
 8016f76:	6938      	ldr	r0, [r7, #16]
 8016f78:	4798      	blx	r3

    // Radio configuration
    if( dr == DR_7 )
 8016f7a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8016f7e:	2b07      	cmp	r3, #7
 8016f80:	d128      	bne.n	8016fd4 <RegionEU868RxConfig+0xf0>
    {
        modem = MODEM_FSK;
 8016f82:	2300      	movs	r3, #0
 8016f84:	75fb      	strb	r3, [r7, #23]
        Radio.SetRxConfig( modem, 50000, phyDr * 1000, 0, 83333, 5, rxConfig->WindowTimeout, false, 0, true, 0, 0, false, rxConfig->RxContinuous );
 8016f86:	4b39      	ldr	r3, [pc, #228]	@ (801706c <RegionEU868RxConfig+0x188>)
 8016f88:	699c      	ldr	r4, [r3, #24]
 8016f8a:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8016f8e:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 8016f92:	fb02 f303 	mul.w	r3, r2, r3
 8016f96:	4619      	mov	r1, r3
 8016f98:	687b      	ldr	r3, [r7, #4]
 8016f9a:	689b      	ldr	r3, [r3, #8]
 8016f9c:	b29b      	uxth	r3, r3
 8016f9e:	687a      	ldr	r2, [r7, #4]
 8016fa0:	7c92      	ldrb	r2, [r2, #18]
 8016fa2:	7df8      	ldrb	r0, [r7, #23]
 8016fa4:	9209      	str	r2, [sp, #36]	@ 0x24
 8016fa6:	2200      	movs	r2, #0
 8016fa8:	9208      	str	r2, [sp, #32]
 8016faa:	2200      	movs	r2, #0
 8016fac:	9207      	str	r2, [sp, #28]
 8016fae:	2200      	movs	r2, #0
 8016fb0:	9206      	str	r2, [sp, #24]
 8016fb2:	2201      	movs	r2, #1
 8016fb4:	9205      	str	r2, [sp, #20]
 8016fb6:	2200      	movs	r2, #0
 8016fb8:	9204      	str	r2, [sp, #16]
 8016fba:	2200      	movs	r2, #0
 8016fbc:	9203      	str	r2, [sp, #12]
 8016fbe:	9302      	str	r3, [sp, #8]
 8016fc0:	2305      	movs	r3, #5
 8016fc2:	9301      	str	r3, [sp, #4]
 8016fc4:	4b2c      	ldr	r3, [pc, #176]	@ (8017078 <RegionEU868RxConfig+0x194>)
 8016fc6:	9300      	str	r3, [sp, #0]
 8016fc8:	2300      	movs	r3, #0
 8016fca:	460a      	mov	r2, r1
 8016fcc:	f24c 3150 	movw	r1, #50000	@ 0xc350
 8016fd0:	47a0      	blx	r4
 8016fd2:	e024      	b.n	801701e <RegionEU868RxConfig+0x13a>
    }
    else
    {
        modem = MODEM_LORA;
 8016fd4:	2301      	movs	r3, #1
 8016fd6:	75fb      	strb	r3, [r7, #23]
        Radio.SetRxConfig( modem, rxConfig->Bandwidth, phyDr, 1, 0, 8, rxConfig->WindowTimeout, false, 0, false, 0, 0, true, rxConfig->RxContinuous );
 8016fd8:	4b24      	ldr	r3, [pc, #144]	@ (801706c <RegionEU868RxConfig+0x188>)
 8016fda:	699c      	ldr	r4, [r3, #24]
 8016fdc:	687b      	ldr	r3, [r7, #4]
 8016fde:	789b      	ldrb	r3, [r3, #2]
 8016fe0:	461d      	mov	r5, r3
 8016fe2:	f997 100e 	ldrsb.w	r1, [r7, #14]
 8016fe6:	687b      	ldr	r3, [r7, #4]
 8016fe8:	689b      	ldr	r3, [r3, #8]
 8016fea:	b29b      	uxth	r3, r3
 8016fec:	687a      	ldr	r2, [r7, #4]
 8016fee:	7c92      	ldrb	r2, [r2, #18]
 8016ff0:	7df8      	ldrb	r0, [r7, #23]
 8016ff2:	9209      	str	r2, [sp, #36]	@ 0x24
 8016ff4:	2201      	movs	r2, #1
 8016ff6:	9208      	str	r2, [sp, #32]
 8016ff8:	2200      	movs	r2, #0
 8016ffa:	9207      	str	r2, [sp, #28]
 8016ffc:	2200      	movs	r2, #0
 8016ffe:	9206      	str	r2, [sp, #24]
 8017000:	2200      	movs	r2, #0
 8017002:	9205      	str	r2, [sp, #20]
 8017004:	2200      	movs	r2, #0
 8017006:	9204      	str	r2, [sp, #16]
 8017008:	2200      	movs	r2, #0
 801700a:	9203      	str	r2, [sp, #12]
 801700c:	9302      	str	r3, [sp, #8]
 801700e:	2308      	movs	r3, #8
 8017010:	9301      	str	r3, [sp, #4]
 8017012:	2300      	movs	r3, #0
 8017014:	9300      	str	r3, [sp, #0]
 8017016:	2301      	movs	r3, #1
 8017018:	460a      	mov	r2, r1
 801701a:	4629      	mov	r1, r5
 801701c:	47a0      	blx	r4
    }

    if( rxConfig->RepeaterSupport == true )
 801701e:	687b      	ldr	r3, [r7, #4]
 8017020:	7c5b      	ldrb	r3, [r3, #17]
 8017022:	2b00      	cmp	r3, #0
 8017024:	d005      	beq.n	8017032 <RegionEU868RxConfig+0x14e>
    {
        maxPayload = MaxPayloadOfDatarateRepeaterEU868[dr];
 8017026:	f997 300f 	ldrsb.w	r3, [r7, #15]
 801702a:	4a14      	ldr	r2, [pc, #80]	@ (801707c <RegionEU868RxConfig+0x198>)
 801702c:	5cd3      	ldrb	r3, [r2, r3]
 801702e:	75bb      	strb	r3, [r7, #22]
 8017030:	e004      	b.n	801703c <RegionEU868RxConfig+0x158>
    }
    else
    {
        maxPayload = MaxPayloadOfDatarateEU868[dr];
 8017032:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8017036:	4a12      	ldr	r2, [pc, #72]	@ (8017080 <RegionEU868RxConfig+0x19c>)
 8017038:	5cd3      	ldrb	r3, [r2, r3]
 801703a:	75bb      	strb	r3, [r7, #22]
    }

    Radio.SetMaxPayloadLength( modem, maxPayload + LORAMAC_FRAME_PAYLOAD_OVERHEAD_SIZE );
 801703c:	4b0b      	ldr	r3, [pc, #44]	@ (801706c <RegionEU868RxConfig+0x188>)
 801703e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8017040:	7dba      	ldrb	r2, [r7, #22]
 8017042:	320d      	adds	r2, #13
 8017044:	b2d1      	uxtb	r1, r2
 8017046:	7dfa      	ldrb	r2, [r7, #23]
 8017048:	4610      	mov	r0, r2
 801704a:	4798      	blx	r3

    RegionCommonRxConfigPrint(rxConfig->RxSlot, frequency, dr);
 801704c:	687b      	ldr	r3, [r7, #4]
 801704e:	7cdb      	ldrb	r3, [r3, #19]
 8017050:	f997 200f 	ldrsb.w	r2, [r7, #15]
 8017054:	6939      	ldr	r1, [r7, #16]
 8017056:	4618      	mov	r0, r3
 8017058:	f7ff fab0 	bl	80165bc <RegionCommonRxConfigPrint>

    *datarate = (uint8_t) dr;
 801705c:	683b      	ldr	r3, [r7, #0]
 801705e:	7bfa      	ldrb	r2, [r7, #15]
 8017060:	701a      	strb	r2, [r3, #0]
    return true;
 8017062:	2301      	movs	r3, #1
#else
    return false;
#endif /* REGION_EU868 */
}
 8017064:	4618      	mov	r0, r3
 8017066:	3718      	adds	r7, #24
 8017068:	46bd      	mov	sp, r7
 801706a:	bdb0      	pop	{r4, r5, r7, pc}
 801706c:	0801d51c 	.word	0x0801d51c
 8017070:	20001b5c 	.word	0x20001b5c
 8017074:	0801d4e4 	.word	0x0801d4e4
 8017078:	00014585 	.word	0x00014585
 801707c:	0801d514 	.word	0x0801d514
 8017080:	0801d50c 	.word	0x0801d50c

08017084 <RegionEU868TxConfig>:

bool RegionEU868TxConfig( TxConfigParams_t* txConfig, int8_t* txPower, TimerTime_t* txTimeOnAir )
{
 8017084:	b590      	push	{r4, r7, lr}
 8017086:	b093      	sub	sp, #76	@ 0x4c
 8017088:	af0a      	add	r7, sp, #40	@ 0x28
 801708a:	60f8      	str	r0, [r7, #12]
 801708c:	60b9      	str	r1, [r7, #8]
 801708e:	607a      	str	r2, [r7, #4]
#if defined( REGION_EU868 )
    RadioModems_t modem;
    int8_t phyDr = DataratesEU868[txConfig->Datarate];
 8017090:	68fb      	ldr	r3, [r7, #12]
 8017092:	f993 3001 	ldrsb.w	r3, [r3, #1]
 8017096:	461a      	mov	r2, r3
 8017098:	4b5d      	ldr	r3, [pc, #372]	@ (8017210 <RegionEU868TxConfig+0x18c>)
 801709a:	5c9b      	ldrb	r3, [r3, r2]
 801709c:	77bb      	strb	r3, [r7, #30]
#if (defined( REGION_VERSION ) && ( REGION_VERSION == 0x01010003 ))
    int8_t txPowerLimited = RegionCommonLimitTxPower( txConfig->TxPower, RegionNvmGroup1->Bands[RegionNvmGroup2->Channels[txConfig->Channel].Band].TxMaxPower );
#elif (defined( REGION_VERSION ) && (( REGION_VERSION == 0x02010001 ) || ( REGION_VERSION == 0x02010003 )))
    int8_t txPowerLimited = RegionCommonLimitTxPower( txConfig->TxPower, RegionBands[RegionNvmGroup2->Channels[txConfig->Channel].Band].TxMaxPower );
 801709e:	68fb      	ldr	r3, [r7, #12]
 80170a0:	f993 0002 	ldrsb.w	r0, [r3, #2]
 80170a4:	4b5b      	ldr	r3, [pc, #364]	@ (8017214 <RegionEU868TxConfig+0x190>)
 80170a6:	681a      	ldr	r2, [r3, #0]
 80170a8:	4b5b      	ldr	r3, [pc, #364]	@ (8017218 <RegionEU868TxConfig+0x194>)
 80170aa:	6819      	ldr	r1, [r3, #0]
 80170ac:	68fb      	ldr	r3, [r7, #12]
 80170ae:	781b      	ldrb	r3, [r3, #0]
 80170b0:	461c      	mov	r4, r3
 80170b2:	4623      	mov	r3, r4
 80170b4:	005b      	lsls	r3, r3, #1
 80170b6:	4423      	add	r3, r4
 80170b8:	009b      	lsls	r3, r3, #2
 80170ba:	440b      	add	r3, r1
 80170bc:	3309      	adds	r3, #9
 80170be:	781b      	ldrb	r3, [r3, #0]
 80170c0:	4619      	mov	r1, r3
 80170c2:	460b      	mov	r3, r1
 80170c4:	005b      	lsls	r3, r3, #1
 80170c6:	440b      	add	r3, r1
 80170c8:	00db      	lsls	r3, r3, #3
 80170ca:	4413      	add	r3, r2
 80170cc:	f993 3002 	ldrsb.w	r3, [r3, #2]
 80170d0:	4619      	mov	r1, r3
 80170d2:	f7ff fa40 	bl	8016556 <RegionCommonLimitTxPower>
 80170d6:	4603      	mov	r3, r0
 80170d8:	777b      	strb	r3, [r7, #29]
#endif /* REGION_VERSION */
    uint32_t bandwidth = RegionCommonGetBandwidth( txConfig->Datarate, BandwidthsEU868 );
 80170da:	68fb      	ldr	r3, [r7, #12]
 80170dc:	f993 3001 	ldrsb.w	r3, [r3, #1]
 80170e0:	494e      	ldr	r1, [pc, #312]	@ (801721c <RegionEU868TxConfig+0x198>)
 80170e2:	4618      	mov	r0, r3
 80170e4:	f7ff fa4c 	bl	8016580 <RegionCommonGetBandwidth>
 80170e8:	61b8      	str	r0, [r7, #24]
    int8_t phyTxPower = 0;
 80170ea:	2300      	movs	r3, #0
 80170ec:	75fb      	strb	r3, [r7, #23]

    // Calculate physical TX power
    phyTxPower = RegionCommonComputeTxPower( txPowerLimited, txConfig->MaxEirp, txConfig->AntennaGain );
 80170ee:	68fb      	ldr	r3, [r7, #12]
 80170f0:	6859      	ldr	r1, [r3, #4]
 80170f2:	68fb      	ldr	r3, [r7, #12]
 80170f4:	689a      	ldr	r2, [r3, #8]
 80170f6:	f997 301d 	ldrsb.w	r3, [r7, #29]
 80170fa:	4618      	mov	r0, r3
 80170fc:	f7ff f89c 	bl	8016238 <RegionCommonComputeTxPower>
 8017100:	4603      	mov	r3, r0
 8017102:	75fb      	strb	r3, [r7, #23]

    // Setup the radio frequency
    Radio.SetChannel( RegionNvmGroup2->Channels[txConfig->Channel].Frequency );
 8017104:	4b46      	ldr	r3, [pc, #280]	@ (8017220 <RegionEU868TxConfig+0x19c>)
 8017106:	68da      	ldr	r2, [r3, #12]
 8017108:	4b43      	ldr	r3, [pc, #268]	@ (8017218 <RegionEU868TxConfig+0x194>)
 801710a:	6819      	ldr	r1, [r3, #0]
 801710c:	68fb      	ldr	r3, [r7, #12]
 801710e:	781b      	ldrb	r3, [r3, #0]
 8017110:	4618      	mov	r0, r3
 8017112:	4603      	mov	r3, r0
 8017114:	005b      	lsls	r3, r3, #1
 8017116:	4403      	add	r3, r0
 8017118:	009b      	lsls	r3, r3, #2
 801711a:	440b      	add	r3, r1
 801711c:	681b      	ldr	r3, [r3, #0]
 801711e:	4618      	mov	r0, r3
 8017120:	4790      	blx	r2

    if( txConfig->Datarate == DR_7 )
 8017122:	68fb      	ldr	r3, [r7, #12]
 8017124:	f993 3001 	ldrsb.w	r3, [r3, #1]
 8017128:	2b07      	cmp	r3, #7
 801712a:	d124      	bne.n	8017176 <RegionEU868TxConfig+0xf2>
    { // High Speed FSK channel
        modem = MODEM_FSK;
 801712c:	2300      	movs	r3, #0
 801712e:	77fb      	strb	r3, [r7, #31]
        Radio.SetTxConfig( modem, phyTxPower, 25000, bandwidth, phyDr * 1000, 0, 5, false, true, 0, 0, false, 4000 );
 8017130:	4b3b      	ldr	r3, [pc, #236]	@ (8017220 <RegionEU868TxConfig+0x19c>)
 8017132:	69dc      	ldr	r4, [r3, #28]
 8017134:	f997 301e 	ldrsb.w	r3, [r7, #30]
 8017138:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 801713c:	fb02 f303 	mul.w	r3, r2, r3
 8017140:	461a      	mov	r2, r3
 8017142:	f997 1017 	ldrsb.w	r1, [r7, #23]
 8017146:	7ff8      	ldrb	r0, [r7, #31]
 8017148:	f44f 637a 	mov.w	r3, #4000	@ 0xfa0
 801714c:	9308      	str	r3, [sp, #32]
 801714e:	2300      	movs	r3, #0
 8017150:	9307      	str	r3, [sp, #28]
 8017152:	2300      	movs	r3, #0
 8017154:	9306      	str	r3, [sp, #24]
 8017156:	2300      	movs	r3, #0
 8017158:	9305      	str	r3, [sp, #20]
 801715a:	2301      	movs	r3, #1
 801715c:	9304      	str	r3, [sp, #16]
 801715e:	2300      	movs	r3, #0
 8017160:	9303      	str	r3, [sp, #12]
 8017162:	2305      	movs	r3, #5
 8017164:	9302      	str	r3, [sp, #8]
 8017166:	2300      	movs	r3, #0
 8017168:	9301      	str	r3, [sp, #4]
 801716a:	9200      	str	r2, [sp, #0]
 801716c:	69bb      	ldr	r3, [r7, #24]
 801716e:	f246 12a8 	movw	r2, #25000	@ 0x61a8
 8017172:	47a0      	blx	r4
 8017174:	e01d      	b.n	80171b2 <RegionEU868TxConfig+0x12e>
    }
    else
    {
        modem = MODEM_LORA;
 8017176:	2301      	movs	r3, #1
 8017178:	77fb      	strb	r3, [r7, #31]
        Radio.SetTxConfig( modem, phyTxPower, 0, bandwidth, phyDr, 1, 8, false, true, 0, 0, false, 4000 );
 801717a:	4b29      	ldr	r3, [pc, #164]	@ (8017220 <RegionEU868TxConfig+0x19c>)
 801717c:	69dc      	ldr	r4, [r3, #28]
 801717e:	f997 301e 	ldrsb.w	r3, [r7, #30]
 8017182:	f997 1017 	ldrsb.w	r1, [r7, #23]
 8017186:	7ff8      	ldrb	r0, [r7, #31]
 8017188:	f44f 627a 	mov.w	r2, #4000	@ 0xfa0
 801718c:	9208      	str	r2, [sp, #32]
 801718e:	2200      	movs	r2, #0
 8017190:	9207      	str	r2, [sp, #28]
 8017192:	2200      	movs	r2, #0
 8017194:	9206      	str	r2, [sp, #24]
 8017196:	2200      	movs	r2, #0
 8017198:	9205      	str	r2, [sp, #20]
 801719a:	2201      	movs	r2, #1
 801719c:	9204      	str	r2, [sp, #16]
 801719e:	2200      	movs	r2, #0
 80171a0:	9203      	str	r2, [sp, #12]
 80171a2:	2208      	movs	r2, #8
 80171a4:	9202      	str	r2, [sp, #8]
 80171a6:	2201      	movs	r2, #1
 80171a8:	9201      	str	r2, [sp, #4]
 80171aa:	9300      	str	r3, [sp, #0]
 80171ac:	69bb      	ldr	r3, [r7, #24]
 80171ae:	2200      	movs	r2, #0
 80171b0:	47a0      	blx	r4
    }
    RegionCommonTxConfigPrint(RegionNvmGroup2->Channels[txConfig->Channel].Frequency, txConfig->Datarate);
 80171b2:	4b19      	ldr	r3, [pc, #100]	@ (8017218 <RegionEU868TxConfig+0x194>)
 80171b4:	681a      	ldr	r2, [r3, #0]
 80171b6:	68fb      	ldr	r3, [r7, #12]
 80171b8:	781b      	ldrb	r3, [r3, #0]
 80171ba:	4619      	mov	r1, r3
 80171bc:	460b      	mov	r3, r1
 80171be:	005b      	lsls	r3, r3, #1
 80171c0:	440b      	add	r3, r1
 80171c2:	009b      	lsls	r3, r3, #2
 80171c4:	4413      	add	r3, r2
 80171c6:	681a      	ldr	r2, [r3, #0]
 80171c8:	68fb      	ldr	r3, [r7, #12]
 80171ca:	f993 3001 	ldrsb.w	r3, [r3, #1]
 80171ce:	4619      	mov	r1, r3
 80171d0:	4610      	mov	r0, r2
 80171d2:	f7ff fa25 	bl	8016620 <RegionCommonTxConfigPrint>

    // Update time-on-air
    *txTimeOnAir = GetTimeOnAir( txConfig->Datarate, txConfig->PktLen );
 80171d6:	68fb      	ldr	r3, [r7, #12]
 80171d8:	f993 2001 	ldrsb.w	r2, [r3, #1]
 80171dc:	68fb      	ldr	r3, [r7, #12]
 80171de:	899b      	ldrh	r3, [r3, #12]
 80171e0:	4619      	mov	r1, r3
 80171e2:	4610      	mov	r0, r2
 80171e4:	f7ff faaa 	bl	801673c <GetTimeOnAir>
 80171e8:	4602      	mov	r2, r0
 80171ea:	687b      	ldr	r3, [r7, #4]
 80171ec:	601a      	str	r2, [r3, #0]

    // Setup maximum payload length of the radio driver
    Radio.SetMaxPayloadLength( modem, txConfig->PktLen );
 80171ee:	4b0c      	ldr	r3, [pc, #48]	@ (8017220 <RegionEU868TxConfig+0x19c>)
 80171f0:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80171f2:	68fa      	ldr	r2, [r7, #12]
 80171f4:	8992      	ldrh	r2, [r2, #12]
 80171f6:	b2d1      	uxtb	r1, r2
 80171f8:	7ffa      	ldrb	r2, [r7, #31]
 80171fa:	4610      	mov	r0, r2
 80171fc:	4798      	blx	r3

    *txPower = txPowerLimited;
 80171fe:	68bb      	ldr	r3, [r7, #8]
 8017200:	7f7a      	ldrb	r2, [r7, #29]
 8017202:	701a      	strb	r2, [r3, #0]
    return true;
 8017204:	2301      	movs	r3, #1
#else
    return false;
#endif /* REGION_EU868 */
}
 8017206:	4618      	mov	r0, r3
 8017208:	3724      	adds	r7, #36	@ 0x24
 801720a:	46bd      	mov	sp, r7
 801720c:	bd90      	pop	{r4, r7, pc}
 801720e:	bf00      	nop
 8017210:	0801d4e4 	.word	0x0801d4e4
 8017214:	20001b60 	.word	0x20001b60
 8017218:	20001b5c 	.word	0x20001b5c
 801721c:	0801d4ec 	.word	0x0801d4ec
 8017220:	0801d51c 	.word	0x0801d51c

08017224 <RegionEU868LinkAdrReq>:

uint8_t RegionEU868LinkAdrReq( LinkAdrReqParams_t* linkAdrReq, int8_t* drOut, int8_t* txPowOut, uint8_t* nbRepOut, uint8_t* nbBytesParsed )
{
 8017224:	b590      	push	{r4, r7, lr}
 8017226:	b093      	sub	sp, #76	@ 0x4c
 8017228:	af00      	add	r7, sp, #0
 801722a:	60f8      	str	r0, [r7, #12]
 801722c:	60b9      	str	r1, [r7, #8]
 801722e:	607a      	str	r2, [r7, #4]
 8017230:	603b      	str	r3, [r7, #0]
    uint8_t status = 0x07;
 8017232:	2307      	movs	r3, #7
 8017234:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
#if defined( REGION_EU868 )
    RegionCommonLinkAdrParams_t linkAdrParams = { 0 };
 8017238:	f107 033c 	add.w	r3, r7, #60	@ 0x3c
 801723c:	2200      	movs	r2, #0
 801723e:	601a      	str	r2, [r3, #0]
 8017240:	809a      	strh	r2, [r3, #4]
    uint8_t nextIndex = 0;
 8017242:	2300      	movs	r3, #0
 8017244:	f887 3044 	strb.w	r3, [r7, #68]	@ 0x44
    uint8_t bytesProcessed = 0;
 8017248:	2300      	movs	r3, #0
 801724a:	f887 3046 	strb.w	r3, [r7, #70]	@ 0x46
    uint16_t chMask = 0;
 801724e:	2300      	movs	r3, #0
 8017250:	877b      	strh	r3, [r7, #58]	@ 0x3a
    GetPhyParams_t getPhy;
    PhyParam_t phyParam;
    RegionCommonLinkAdrReqVerifyParams_t linkAdrVerifyParams;

    while( bytesProcessed < linkAdrReq->PayloadSize )
 8017252:	e085      	b.n	8017360 <RegionEU868LinkAdrReq+0x13c>
    {
        // Get ADR request parameters
        nextIndex = RegionCommonParseLinkAdrReq( &( linkAdrReq->Payload[bytesProcessed] ), &linkAdrParams );
 8017254:	68fb      	ldr	r3, [r7, #12]
 8017256:	685a      	ldr	r2, [r3, #4]
 8017258:	f897 3046 	ldrb.w	r3, [r7, #70]	@ 0x46
 801725c:	4413      	add	r3, r2
 801725e:	f107 023c 	add.w	r2, r7, #60	@ 0x3c
 8017262:	4611      	mov	r1, r2
 8017264:	4618      	mov	r0, r3
 8017266:	f7fe fe2f 	bl	8015ec8 <RegionCommonParseLinkAdrReq>
 801726a:	4603      	mov	r3, r0
 801726c:	f887 3044 	strb.w	r3, [r7, #68]	@ 0x44

        if( nextIndex == 0 )
 8017270:	f897 3044 	ldrb.w	r3, [r7, #68]	@ 0x44
 8017274:	2b00      	cmp	r3, #0
 8017276:	d07b      	beq.n	8017370 <RegionEU868LinkAdrReq+0x14c>
            break; // break loop, since no more request has been found

        // Update bytes processed
        bytesProcessed += nextIndex;
 8017278:	f897 2046 	ldrb.w	r2, [r7, #70]	@ 0x46
 801727c:	f897 3044 	ldrb.w	r3, [r7, #68]	@ 0x44
 8017280:	4413      	add	r3, r2
 8017282:	f887 3046 	strb.w	r3, [r7, #70]	@ 0x46

        // Revert status, as we only check the last ADR request for the channel mask KO
        status = 0x07;
 8017286:	2307      	movs	r3, #7
 8017288:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47

        // Setup temporary channels mask
        chMask = linkAdrParams.ChMask;
 801728c:	f8b7 3040 	ldrh.w	r3, [r7, #64]	@ 0x40
 8017290:	877b      	strh	r3, [r7, #58]	@ 0x3a

        // Verify channels mask
        if( ( linkAdrParams.ChMaskCtrl == 0 ) && ( chMask == 0 ) )
 8017292:	f897 303f 	ldrb.w	r3, [r7, #63]	@ 0x3f
 8017296:	2b00      	cmp	r3, #0
 8017298:	d109      	bne.n	80172ae <RegionEU868LinkAdrReq+0x8a>
 801729a:	8f7b      	ldrh	r3, [r7, #58]	@ 0x3a
 801729c:	2b00      	cmp	r3, #0
 801729e:	d106      	bne.n	80172ae <RegionEU868LinkAdrReq+0x8a>
        {
            status &= 0xFE; // Channel mask KO
 80172a0:	f897 3047 	ldrb.w	r3, [r7, #71]	@ 0x47
 80172a4:	f023 0301 	bic.w	r3, r3, #1
 80172a8:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
 80172ac:	e058      	b.n	8017360 <RegionEU868LinkAdrReq+0x13c>
        }
        else if( ( ( linkAdrParams.ChMaskCtrl >= 1 ) && ( linkAdrParams.ChMaskCtrl <= 5 )) ||
 80172ae:	f897 303f 	ldrb.w	r3, [r7, #63]	@ 0x3f
 80172b2:	2b00      	cmp	r3, #0
 80172b4:	d003      	beq.n	80172be <RegionEU868LinkAdrReq+0x9a>
 80172b6:	f897 303f 	ldrb.w	r3, [r7, #63]	@ 0x3f
 80172ba:	2b05      	cmp	r3, #5
 80172bc:	d903      	bls.n	80172c6 <RegionEU868LinkAdrReq+0xa2>
                ( linkAdrParams.ChMaskCtrl >= 7 ) )
 80172be:	f897 303f 	ldrb.w	r3, [r7, #63]	@ 0x3f
        else if( ( ( linkAdrParams.ChMaskCtrl >= 1 ) && ( linkAdrParams.ChMaskCtrl <= 5 )) ||
 80172c2:	2b06      	cmp	r3, #6
 80172c4:	d906      	bls.n	80172d4 <RegionEU868LinkAdrReq+0xb0>
        {
            // RFU
            status &= 0xFE; // Channel mask KO
 80172c6:	f897 3047 	ldrb.w	r3, [r7, #71]	@ 0x47
 80172ca:	f023 0301 	bic.w	r3, r3, #1
 80172ce:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
 80172d2:	e045      	b.n	8017360 <RegionEU868LinkAdrReq+0x13c>
        }
        else
        {
            for( uint8_t i = 0; i < EU868_MAX_NB_CHANNELS; i++ )
 80172d4:	2300      	movs	r3, #0
 80172d6:	f887 3045 	strb.w	r3, [r7, #69]	@ 0x45
 80172da:	e03d      	b.n	8017358 <RegionEU868LinkAdrReq+0x134>
            {
                if( linkAdrParams.ChMaskCtrl == 6 )
 80172dc:	f897 303f 	ldrb.w	r3, [r7, #63]	@ 0x3f
 80172e0:	2b06      	cmp	r3, #6
 80172e2:	d118      	bne.n	8017316 <RegionEU868LinkAdrReq+0xf2>
                {
                    if( RegionNvmGroup2->Channels[i].Frequency != 0 )
 80172e4:	4b5f      	ldr	r3, [pc, #380]	@ (8017464 <RegionEU868LinkAdrReq+0x240>)
 80172e6:	6819      	ldr	r1, [r3, #0]
 80172e8:	f897 2045 	ldrb.w	r2, [r7, #69]	@ 0x45
 80172ec:	4613      	mov	r3, r2
 80172ee:	005b      	lsls	r3, r3, #1
 80172f0:	4413      	add	r3, r2
 80172f2:	009b      	lsls	r3, r3, #2
 80172f4:	440b      	add	r3, r1
 80172f6:	681b      	ldr	r3, [r3, #0]
 80172f8:	2b00      	cmp	r3, #0
 80172fa:	d028      	beq.n	801734e <RegionEU868LinkAdrReq+0x12a>
                    {
                        chMask |= 1 << i;
 80172fc:	f897 3045 	ldrb.w	r3, [r7, #69]	@ 0x45
 8017300:	2201      	movs	r2, #1
 8017302:	fa02 f303 	lsl.w	r3, r2, r3
 8017306:	b21a      	sxth	r2, r3
 8017308:	8f7b      	ldrh	r3, [r7, #58]	@ 0x3a
 801730a:	b21b      	sxth	r3, r3
 801730c:	4313      	orrs	r3, r2
 801730e:	b21b      	sxth	r3, r3
 8017310:	b29b      	uxth	r3, r3
 8017312:	877b      	strh	r3, [r7, #58]	@ 0x3a
 8017314:	e01b      	b.n	801734e <RegionEU868LinkAdrReq+0x12a>
                    }
                }
                else
                {
                    if( ( ( chMask & ( 1 << i ) ) != 0 ) &&
 8017316:	8f7b      	ldrh	r3, [r7, #58]	@ 0x3a
 8017318:	461a      	mov	r2, r3
 801731a:	f897 3045 	ldrb.w	r3, [r7, #69]	@ 0x45
 801731e:	fa42 f303 	asr.w	r3, r2, r3
 8017322:	f003 0301 	and.w	r3, r3, #1
 8017326:	2b00      	cmp	r3, #0
 8017328:	d011      	beq.n	801734e <RegionEU868LinkAdrReq+0x12a>
                        ( RegionNvmGroup2->Channels[i].Frequency == 0 ) )
 801732a:	4b4e      	ldr	r3, [pc, #312]	@ (8017464 <RegionEU868LinkAdrReq+0x240>)
 801732c:	6819      	ldr	r1, [r3, #0]
 801732e:	f897 2045 	ldrb.w	r2, [r7, #69]	@ 0x45
 8017332:	4613      	mov	r3, r2
 8017334:	005b      	lsls	r3, r3, #1
 8017336:	4413      	add	r3, r2
 8017338:	009b      	lsls	r3, r3, #2
 801733a:	440b      	add	r3, r1
 801733c:	681b      	ldr	r3, [r3, #0]
                    if( ( ( chMask & ( 1 << i ) ) != 0 ) &&
 801733e:	2b00      	cmp	r3, #0
 8017340:	d105      	bne.n	801734e <RegionEU868LinkAdrReq+0x12a>
                    {// Trying to enable an undefined channel
                        status &= 0xFE; // Channel mask KO
 8017342:	f897 3047 	ldrb.w	r3, [r7, #71]	@ 0x47
 8017346:	f023 0301 	bic.w	r3, r3, #1
 801734a:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
            for( uint8_t i = 0; i < EU868_MAX_NB_CHANNELS; i++ )
 801734e:	f897 3045 	ldrb.w	r3, [r7, #69]	@ 0x45
 8017352:	3301      	adds	r3, #1
 8017354:	f887 3045 	strb.w	r3, [r7, #69]	@ 0x45
 8017358:	f897 3045 	ldrb.w	r3, [r7, #69]	@ 0x45
 801735c:	2b0f      	cmp	r3, #15
 801735e:	d9bd      	bls.n	80172dc <RegionEU868LinkAdrReq+0xb8>
    while( bytesProcessed < linkAdrReq->PayloadSize )
 8017360:	68fb      	ldr	r3, [r7, #12]
 8017362:	7a1b      	ldrb	r3, [r3, #8]
 8017364:	f897 2046 	ldrb.w	r2, [r7, #70]	@ 0x46
 8017368:	429a      	cmp	r2, r3
 801736a:	f4ff af73 	bcc.w	8017254 <RegionEU868LinkAdrReq+0x30>
 801736e:	e000      	b.n	8017372 <RegionEU868LinkAdrReq+0x14e>
            break; // break loop, since no more request has been found
 8017370:	bf00      	nop
            }
        }
    }

    // Get the minimum possible datarate
    getPhy.Attribute = PHY_MIN_TX_DR;
 8017372:	2302      	movs	r3, #2
 8017374:	f887 3034 	strb.w	r3, [r7, #52]	@ 0x34
    getPhy.UplinkDwellTime = linkAdrReq->UplinkDwellTime;
 8017378:	68fb      	ldr	r3, [r7, #12]
 801737a:	7a5b      	ldrb	r3, [r3, #9]
 801737c:	f887 3036 	strb.w	r3, [r7, #54]	@ 0x36
    phyParam = RegionEU868GetPhyParam( &getPhy );
 8017380:	f107 0334 	add.w	r3, r7, #52	@ 0x34
 8017384:	4618      	mov	r0, r3
 8017386:	f7ff fa29 	bl	80167dc <RegionEU868GetPhyParam>
 801738a:	4603      	mov	r3, r0
 801738c:	633b      	str	r3, [r7, #48]	@ 0x30

    linkAdrVerifyParams.Status = status;
 801738e:	f897 3047 	ldrb.w	r3, [r7, #71]	@ 0x47
 8017392:	753b      	strb	r3, [r7, #20]
    linkAdrVerifyParams.AdrEnabled = linkAdrReq->AdrEnabled;
 8017394:	68fb      	ldr	r3, [r7, #12]
 8017396:	7a9b      	ldrb	r3, [r3, #10]
 8017398:	757b      	strb	r3, [r7, #21]
    linkAdrVerifyParams.Datarate = linkAdrParams.Datarate;
 801739a:	f997 303d 	ldrsb.w	r3, [r7, #61]	@ 0x3d
 801739e:	75bb      	strb	r3, [r7, #22]
    linkAdrVerifyParams.TxPower = linkAdrParams.TxPower;
 80173a0:	f997 303e 	ldrsb.w	r3, [r7, #62]	@ 0x3e
 80173a4:	75fb      	strb	r3, [r7, #23]
    linkAdrVerifyParams.NbRep = linkAdrParams.NbRep;
 80173a6:	f897 303c 	ldrb.w	r3, [r7, #60]	@ 0x3c
 80173aa:	763b      	strb	r3, [r7, #24]
    linkAdrVerifyParams.CurrentDatarate = linkAdrReq->CurrentDatarate;
 80173ac:	68fb      	ldr	r3, [r7, #12]
 80173ae:	f993 300b 	ldrsb.w	r3, [r3, #11]
 80173b2:	767b      	strb	r3, [r7, #25]
    linkAdrVerifyParams.CurrentTxPower = linkAdrReq->CurrentTxPower;
 80173b4:	68fb      	ldr	r3, [r7, #12]
 80173b6:	f993 300c 	ldrsb.w	r3, [r3, #12]
 80173ba:	76bb      	strb	r3, [r7, #26]
    linkAdrVerifyParams.CurrentNbRep = linkAdrReq->CurrentNbRep;
 80173bc:	68fb      	ldr	r3, [r7, #12]
 80173be:	7b5b      	ldrb	r3, [r3, #13]
 80173c0:	b25b      	sxtb	r3, r3
 80173c2:	76fb      	strb	r3, [r7, #27]
    linkAdrVerifyParams.NbChannels = EU868_MAX_NB_CHANNELS;
 80173c4:	2310      	movs	r3, #16
 80173c6:	773b      	strb	r3, [r7, #28]
    linkAdrVerifyParams.ChannelsMask = &chMask;
 80173c8:	f107 033a 	add.w	r3, r7, #58	@ 0x3a
 80173cc:	623b      	str	r3, [r7, #32]
    linkAdrVerifyParams.MinDatarate = ( int8_t )phyParam.Value;
 80173ce:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80173d0:	b25b      	sxtb	r3, r3
 80173d2:	f887 3024 	strb.w	r3, [r7, #36]	@ 0x24
    linkAdrVerifyParams.MaxDatarate = EU868_TX_MAX_DATARATE;
 80173d6:	2307      	movs	r3, #7
 80173d8:	f887 3025 	strb.w	r3, [r7, #37]	@ 0x25
    linkAdrVerifyParams.Channels = RegionNvmGroup2->Channels;
 80173dc:	4b21      	ldr	r3, [pc, #132]	@ (8017464 <RegionEU868LinkAdrReq+0x240>)
 80173de:	681b      	ldr	r3, [r3, #0]
 80173e0:	62bb      	str	r3, [r7, #40]	@ 0x28
    linkAdrVerifyParams.MinTxPower = EU868_MIN_TX_POWER;
 80173e2:	2307      	movs	r3, #7
 80173e4:	f887 302c 	strb.w	r3, [r7, #44]	@ 0x2c
    linkAdrVerifyParams.MaxTxPower = EU868_MAX_TX_POWER;
 80173e8:	2300      	movs	r3, #0
 80173ea:	f887 302d 	strb.w	r3, [r7, #45]	@ 0x2d
    linkAdrVerifyParams.Version = linkAdrReq->Version;
 80173ee:	68fb      	ldr	r3, [r7, #12]
 80173f0:	681b      	ldr	r3, [r3, #0]
 80173f2:	613b      	str	r3, [r7, #16]

    // Verify the parameters and update, if necessary
    status = RegionCommonLinkAdrReqVerifyParams( &linkAdrVerifyParams, &linkAdrParams.Datarate, &linkAdrParams.TxPower, &linkAdrParams.NbRep );
 80173f4:	f107 043c 	add.w	r4, r7, #60	@ 0x3c
 80173f8:	f107 033c 	add.w	r3, r7, #60	@ 0x3c
 80173fc:	1c9a      	adds	r2, r3, #2
 80173fe:	f107 033c 	add.w	r3, r7, #60	@ 0x3c
 8017402:	1c59      	adds	r1, r3, #1
 8017404:	f107 0010 	add.w	r0, r7, #16
 8017408:	4623      	mov	r3, r4
 801740a:	f7fe fdaf 	bl	8015f6c <RegionCommonLinkAdrReqVerifyParams>
 801740e:	4603      	mov	r3, r0
 8017410:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47

    // Update channelsMask if everything is correct
    if( status == 0x07 )
 8017414:	f897 3047 	ldrb.w	r3, [r7, #71]	@ 0x47
 8017418:	2b07      	cmp	r3, #7
 801741a:	d10d      	bne.n	8017438 <RegionEU868LinkAdrReq+0x214>
    {
        // Set the channels mask to a default value
        memset1( ( uint8_t* ) RegionNvmGroup2->ChannelsMask, 0, sizeof( RegionNvmGroup2->ChannelsMask ) );
 801741c:	4b11      	ldr	r3, [pc, #68]	@ (8017464 <RegionEU868LinkAdrReq+0x240>)
 801741e:	681b      	ldr	r3, [r3, #0]
 8017420:	f503 7358 	add.w	r3, r3, #864	@ 0x360
 8017424:	220c      	movs	r2, #12
 8017426:	2100      	movs	r1, #0
 8017428:	4618      	mov	r0, r3
 801742a:	f000 fb35 	bl	8017a98 <memset1>
        // Update the channels mask
        RegionNvmGroup2->ChannelsMask[0] = chMask;
 801742e:	4b0d      	ldr	r3, [pc, #52]	@ (8017464 <RegionEU868LinkAdrReq+0x240>)
 8017430:	681b      	ldr	r3, [r3, #0]
 8017432:	8f7a      	ldrh	r2, [r7, #58]	@ 0x3a
 8017434:	f8a3 2360 	strh.w	r2, [r3, #864]	@ 0x360
    }

    // Update status variables
    *drOut = linkAdrParams.Datarate;
 8017438:	f997 203d 	ldrsb.w	r2, [r7, #61]	@ 0x3d
 801743c:	68bb      	ldr	r3, [r7, #8]
 801743e:	701a      	strb	r2, [r3, #0]
    *txPowOut = linkAdrParams.TxPower;
 8017440:	f997 203e 	ldrsb.w	r2, [r7, #62]	@ 0x3e
 8017444:	687b      	ldr	r3, [r7, #4]
 8017446:	701a      	strb	r2, [r3, #0]
    *nbRepOut = linkAdrParams.NbRep;
 8017448:	f897 203c 	ldrb.w	r2, [r7, #60]	@ 0x3c
 801744c:	683b      	ldr	r3, [r7, #0]
 801744e:	701a      	strb	r2, [r3, #0]
    *nbBytesParsed = bytesProcessed;
 8017450:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8017452:	f897 2046 	ldrb.w	r2, [r7, #70]	@ 0x46
 8017456:	701a      	strb	r2, [r3, #0]

#endif /* REGION_EU868 */
    return status;
 8017458:	f897 3047 	ldrb.w	r3, [r7, #71]	@ 0x47
}
 801745c:	4618      	mov	r0, r3
 801745e:	374c      	adds	r7, #76	@ 0x4c
 8017460:	46bd      	mov	sp, r7
 8017462:	bd90      	pop	{r4, r7, pc}
 8017464:	20001b5c 	.word	0x20001b5c

08017468 <RegionEU868RxParamSetupReq>:

uint8_t RegionEU868RxParamSetupReq( RxParamSetupReqParams_t* rxParamSetupReq )
{
 8017468:	b580      	push	{r7, lr}
 801746a:	b084      	sub	sp, #16
 801746c:	af00      	add	r7, sp, #0
 801746e:	6078      	str	r0, [r7, #4]
    uint8_t status = 0x07;
 8017470:	2307      	movs	r3, #7
 8017472:	73fb      	strb	r3, [r7, #15]
#if defined( REGION_EU868 )
    uint8_t band = 0;
 8017474:	2300      	movs	r3, #0
 8017476:	73bb      	strb	r3, [r7, #14]

    // Verify radio frequency
    if( VerifyRfFreq( rxParamSetupReq->Frequency, &band ) == false )
 8017478:	687b      	ldr	r3, [r7, #4]
 801747a:	685b      	ldr	r3, [r3, #4]
 801747c:	f107 020e 	add.w	r2, r7, #14
 8017480:	4611      	mov	r1, r2
 8017482:	4618      	mov	r0, r3
 8017484:	f7ff f8e4 	bl	8016650 <VerifyRfFreq>
 8017488:	4603      	mov	r3, r0
 801748a:	f083 0301 	eor.w	r3, r3, #1
 801748e:	b2db      	uxtb	r3, r3
 8017490:	2b00      	cmp	r3, #0
 8017492:	d003      	beq.n	801749c <RegionEU868RxParamSetupReq+0x34>
    {
        status &= 0xFE; // Channel frequency KO
 8017494:	7bfb      	ldrb	r3, [r7, #15]
 8017496:	f023 0301 	bic.w	r3, r3, #1
 801749a:	73fb      	strb	r3, [r7, #15]
    }

    // Verify datarate
    if( RegionCommonValueInRange( rxParamSetupReq->Datarate, EU868_RX_MIN_DATARATE, EU868_RX_MAX_DATARATE ) == false )
 801749c:	687b      	ldr	r3, [r7, #4]
 801749e:	f993 3000 	ldrsb.w	r3, [r3]
 80174a2:	2207      	movs	r2, #7
 80174a4:	2100      	movs	r1, #0
 80174a6:	4618      	mov	r0, r3
 80174a8:	f7fe fb71 	bl	8015b8e <RegionCommonValueInRange>
 80174ac:	4603      	mov	r3, r0
 80174ae:	2b00      	cmp	r3, #0
 80174b0:	d103      	bne.n	80174ba <RegionEU868RxParamSetupReq+0x52>
    {
        status &= 0xFD; // Datarate KO
 80174b2:	7bfb      	ldrb	r3, [r7, #15]
 80174b4:	f023 0302 	bic.w	r3, r3, #2
 80174b8:	73fb      	strb	r3, [r7, #15]
    }

    // Verify datarate offset
    if( RegionCommonValueInRange( rxParamSetupReq->DrOffset, EU868_MIN_RX1_DR_OFFSET, EU868_MAX_RX1_DR_OFFSET ) == false )
 80174ba:	687b      	ldr	r3, [r7, #4]
 80174bc:	f993 3001 	ldrsb.w	r3, [r3, #1]
 80174c0:	2205      	movs	r2, #5
 80174c2:	2100      	movs	r1, #0
 80174c4:	4618      	mov	r0, r3
 80174c6:	f7fe fb62 	bl	8015b8e <RegionCommonValueInRange>
 80174ca:	4603      	mov	r3, r0
 80174cc:	2b00      	cmp	r3, #0
 80174ce:	d103      	bne.n	80174d8 <RegionEU868RxParamSetupReq+0x70>
    {
        status &= 0xFB; // Rx1DrOffset range KO
 80174d0:	7bfb      	ldrb	r3, [r7, #15]
 80174d2:	f023 0304 	bic.w	r3, r3, #4
 80174d6:	73fb      	strb	r3, [r7, #15]
    }

#endif /* REGION_EU868 */
    return status;
 80174d8:	7bfb      	ldrb	r3, [r7, #15]
}
 80174da:	4618      	mov	r0, r3
 80174dc:	3710      	adds	r7, #16
 80174de:	46bd      	mov	sp, r7
 80174e0:	bd80      	pop	{r7, pc}
	...

080174e4 <RegionEU868NewChannelReq>:

int8_t RegionEU868NewChannelReq( NewChannelReqParams_t* newChannelReq )
{
 80174e4:	b580      	push	{r7, lr}
 80174e6:	b086      	sub	sp, #24
 80174e8:	af00      	add	r7, sp, #0
 80174ea:	6078      	str	r0, [r7, #4]
    uint8_t status = 0x03;
 80174ec:	2303      	movs	r3, #3
 80174ee:	75fb      	strb	r3, [r7, #23]
    ChannelAddParams_t channelAdd;
    ChannelRemoveParams_t channelRemove;

    if( newChannelReq->NewChannel->Frequency == 0 )
 80174f0:	687b      	ldr	r3, [r7, #4]
 80174f2:	681b      	ldr	r3, [r3, #0]
 80174f4:	681b      	ldr	r3, [r3, #0]
 80174f6:	2b00      	cmp	r3, #0
 80174f8:	d114      	bne.n	8017524 <RegionEU868NewChannelReq+0x40>
    {
        channelRemove.ChannelId = newChannelReq->ChannelId;
 80174fa:	687b      	ldr	r3, [r7, #4]
 80174fc:	f993 3004 	ldrsb.w	r3, [r3, #4]
 8017500:	b2db      	uxtb	r3, r3
 8017502:	723b      	strb	r3, [r7, #8]

        // Remove
        if( RegionEU868ChannelsRemove( &channelRemove ) == false )
 8017504:	f107 0308 	add.w	r3, r7, #8
 8017508:	4618      	mov	r0, r3
 801750a:	f000 f9ff 	bl	801790c <RegionEU868ChannelsRemove>
 801750e:	4603      	mov	r3, r0
 8017510:	f083 0301 	eor.w	r3, r3, #1
 8017514:	b2db      	uxtb	r3, r3
 8017516:	2b00      	cmp	r3, #0
 8017518:	d03b      	beq.n	8017592 <RegionEU868NewChannelReq+0xae>
        {
            status &= 0xFC;
 801751a:	7dfb      	ldrb	r3, [r7, #23]
 801751c:	f023 0303 	bic.w	r3, r3, #3
 8017520:	75fb      	strb	r3, [r7, #23]
 8017522:	e036      	b.n	8017592 <RegionEU868NewChannelReq+0xae>
        }
    }
    else
    {
        channelAdd.NewChannel = newChannelReq->NewChannel;
 8017524:	687b      	ldr	r3, [r7, #4]
 8017526:	681b      	ldr	r3, [r3, #0]
 8017528:	60fb      	str	r3, [r7, #12]
        channelAdd.ChannelId = newChannelReq->ChannelId;
 801752a:	687b      	ldr	r3, [r7, #4]
 801752c:	f993 3004 	ldrsb.w	r3, [r3, #4]
 8017530:	b2db      	uxtb	r3, r3
 8017532:	743b      	strb	r3, [r7, #16]

        switch( RegionEU868ChannelAdd( &channelAdd ) )
 8017534:	f107 030c 	add.w	r3, r7, #12
 8017538:	4618      	mov	r0, r3
 801753a:	f000 f945 	bl	80177c8 <RegionEU868ChannelAdd>
 801753e:	4603      	mov	r3, r0
 8017540:	2b06      	cmp	r3, #6
 8017542:	d820      	bhi.n	8017586 <RegionEU868NewChannelReq+0xa2>
 8017544:	a201      	add	r2, pc, #4	@ (adr r2, 801754c <RegionEU868NewChannelReq+0x68>)
 8017546:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 801754a:	bf00      	nop
 801754c:	08017591 	.word	0x08017591
 8017550:	08017587 	.word	0x08017587
 8017554:	08017587 	.word	0x08017587
 8017558:	08017587 	.word	0x08017587
 801755c:	08017569 	.word	0x08017569
 8017560:	08017573 	.word	0x08017573
 8017564:	0801757d 	.word	0x0801757d
            {
                break;
            }
            case LORAMAC_STATUS_FREQUENCY_INVALID:
            {
                status &= 0xFE;
 8017568:	7dfb      	ldrb	r3, [r7, #23]
 801756a:	f023 0301 	bic.w	r3, r3, #1
 801756e:	75fb      	strb	r3, [r7, #23]
                break;
 8017570:	e00f      	b.n	8017592 <RegionEU868NewChannelReq+0xae>
            }
            case LORAMAC_STATUS_DATARATE_INVALID:
            {
                status &= 0xFD;
 8017572:	7dfb      	ldrb	r3, [r7, #23]
 8017574:	f023 0302 	bic.w	r3, r3, #2
 8017578:	75fb      	strb	r3, [r7, #23]
                break;
 801757a:	e00a      	b.n	8017592 <RegionEU868NewChannelReq+0xae>
            }
            case LORAMAC_STATUS_FREQ_AND_DR_INVALID:
            {
                status &= 0xFC;
 801757c:	7dfb      	ldrb	r3, [r7, #23]
 801757e:	f023 0303 	bic.w	r3, r3, #3
 8017582:	75fb      	strb	r3, [r7, #23]
                break;
 8017584:	e005      	b.n	8017592 <RegionEU868NewChannelReq+0xae>
            }
            default:
            {
                status &= 0xFC;
 8017586:	7dfb      	ldrb	r3, [r7, #23]
 8017588:	f023 0303 	bic.w	r3, r3, #3
 801758c:	75fb      	strb	r3, [r7, #23]
                break;
 801758e:	e000      	b.n	8017592 <RegionEU868NewChannelReq+0xae>
                break;
 8017590:	bf00      	nop
            }
        }
    }

    return status;
 8017592:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 8017596:	4618      	mov	r0, r3
 8017598:	3718      	adds	r7, #24
 801759a:	46bd      	mov	sp, r7
 801759c:	bd80      	pop	{r7, pc}
 801759e:	bf00      	nop

080175a0 <RegionEU868TxParamSetupReq>:

int8_t RegionEU868TxParamSetupReq( TxParamSetupReqParams_t* txParamSetupReq )
{
 80175a0:	b480      	push	{r7}
 80175a2:	b083      	sub	sp, #12
 80175a4:	af00      	add	r7, sp, #0
 80175a6:	6078      	str	r0, [r7, #4]
    // Do not accept the request
    return -1;
 80175a8:	f04f 33ff 	mov.w	r3, #4294967295
}
 80175ac:	4618      	mov	r0, r3
 80175ae:	370c      	adds	r7, #12
 80175b0:	46bd      	mov	sp, r7
 80175b2:	bc80      	pop	{r7}
 80175b4:	4770      	bx	lr
	...

080175b8 <RegionEU868DlChannelReq>:

int8_t RegionEU868DlChannelReq( DlChannelReqParams_t* dlChannelReq )
{
 80175b8:	b580      	push	{r7, lr}
 80175ba:	b084      	sub	sp, #16
 80175bc:	af00      	add	r7, sp, #0
 80175be:	6078      	str	r0, [r7, #4]
    uint8_t status = 0x03;
 80175c0:	2303      	movs	r3, #3
 80175c2:	73fb      	strb	r3, [r7, #15]

#if defined( REGION_EU868 )
    uint8_t band = 0;
 80175c4:	2300      	movs	r3, #0
 80175c6:	73bb      	strb	r3, [r7, #14]

    if( dlChannelReq->ChannelId >= ( CHANNELS_MASK_SIZE * 16 ) )
 80175c8:	687b      	ldr	r3, [r7, #4]
 80175ca:	781b      	ldrb	r3, [r3, #0]
 80175cc:	2b0f      	cmp	r3, #15
 80175ce:	d901      	bls.n	80175d4 <RegionEU868DlChannelReq+0x1c>
    {
        return 0;
 80175d0:	2300      	movs	r3, #0
 80175d2:	e035      	b.n	8017640 <RegionEU868DlChannelReq+0x88>
    }

    // Verify if the frequency is supported
    if( VerifyRfFreq( dlChannelReq->Rx1Frequency, &band ) == false )
 80175d4:	687b      	ldr	r3, [r7, #4]
 80175d6:	685b      	ldr	r3, [r3, #4]
 80175d8:	f107 020e 	add.w	r2, r7, #14
 80175dc:	4611      	mov	r1, r2
 80175de:	4618      	mov	r0, r3
 80175e0:	f7ff f836 	bl	8016650 <VerifyRfFreq>
 80175e4:	4603      	mov	r3, r0
 80175e6:	f083 0301 	eor.w	r3, r3, #1
 80175ea:	b2db      	uxtb	r3, r3
 80175ec:	2b00      	cmp	r3, #0
 80175ee:	d003      	beq.n	80175f8 <RegionEU868DlChannelReq+0x40>
    {
        status &= 0xFE;
 80175f0:	7bfb      	ldrb	r3, [r7, #15]
 80175f2:	f023 0301 	bic.w	r3, r3, #1
 80175f6:	73fb      	strb	r3, [r7, #15]
    }

    // Verify if an uplink frequency exists
    if( RegionNvmGroup2->Channels[dlChannelReq->ChannelId].Frequency == 0 )
 80175f8:	4b13      	ldr	r3, [pc, #76]	@ (8017648 <RegionEU868DlChannelReq+0x90>)
 80175fa:	681a      	ldr	r2, [r3, #0]
 80175fc:	687b      	ldr	r3, [r7, #4]
 80175fe:	781b      	ldrb	r3, [r3, #0]
 8017600:	4619      	mov	r1, r3
 8017602:	460b      	mov	r3, r1
 8017604:	005b      	lsls	r3, r3, #1
 8017606:	440b      	add	r3, r1
 8017608:	009b      	lsls	r3, r3, #2
 801760a:	4413      	add	r3, r2
 801760c:	681b      	ldr	r3, [r3, #0]
 801760e:	2b00      	cmp	r3, #0
 8017610:	d103      	bne.n	801761a <RegionEU868DlChannelReq+0x62>
    {
        status &= 0xFD;
 8017612:	7bfb      	ldrb	r3, [r7, #15]
 8017614:	f023 0302 	bic.w	r3, r3, #2
 8017618:	73fb      	strb	r3, [r7, #15]
    }

    // Apply Rx1 frequency, if the status is OK
    if( status == 0x03 )
 801761a:	7bfb      	ldrb	r3, [r7, #15]
 801761c:	2b03      	cmp	r3, #3
 801761e:	d10d      	bne.n	801763c <RegionEU868DlChannelReq+0x84>
    {
        RegionNvmGroup2->Channels[dlChannelReq->ChannelId].Rx1Frequency = dlChannelReq->Rx1Frequency;
 8017620:	4b09      	ldr	r3, [pc, #36]	@ (8017648 <RegionEU868DlChannelReq+0x90>)
 8017622:	6819      	ldr	r1, [r3, #0]
 8017624:	687b      	ldr	r3, [r7, #4]
 8017626:	781b      	ldrb	r3, [r3, #0]
 8017628:	4618      	mov	r0, r3
 801762a:	687b      	ldr	r3, [r7, #4]
 801762c:	685a      	ldr	r2, [r3, #4]
 801762e:	4603      	mov	r3, r0
 8017630:	005b      	lsls	r3, r3, #1
 8017632:	4403      	add	r3, r0
 8017634:	009b      	lsls	r3, r3, #2
 8017636:	440b      	add	r3, r1
 8017638:	3304      	adds	r3, #4
 801763a:	601a      	str	r2, [r3, #0]
    }

#endif /* REGION_EU868 */
    return status;
 801763c:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 8017640:	4618      	mov	r0, r3
 8017642:	3710      	adds	r7, #16
 8017644:	46bd      	mov	sp, r7
 8017646:	bd80      	pop	{r7, pc}
 8017648:	20001b5c 	.word	0x20001b5c

0801764c <RegionEU868AlternateDr>:

int8_t RegionEU868AlternateDr( int8_t currentDr, AlternateDrType_t type )
{
 801764c:	b480      	push	{r7}
 801764e:	b083      	sub	sp, #12
 8017650:	af00      	add	r7, sp, #0
 8017652:	4603      	mov	r3, r0
 8017654:	460a      	mov	r2, r1
 8017656:	71fb      	strb	r3, [r7, #7]
 8017658:	4613      	mov	r3, r2
 801765a:	71bb      	strb	r3, [r7, #6]
#if defined( REGION_EU868 )
    return currentDr;
 801765c:	f997 3007 	ldrsb.w	r3, [r7, #7]
#else
    return -1;
#endif /* REGION_EU868 */
}
 8017660:	4618      	mov	r0, r3
 8017662:	370c      	adds	r7, #12
 8017664:	46bd      	mov	sp, r7
 8017666:	bc80      	pop	{r7}
 8017668:	4770      	bx	lr
	...

0801766c <RegionEU868NextChannel>:

LoRaMacStatus_t RegionEU868NextChannel( NextChanParams_t* nextChanParams, uint8_t* channel, TimerTime_t* time, TimerTime_t* aggregatedTimeOff )
{
 801766c:	b580      	push	{r7, lr}
 801766e:	b09a      	sub	sp, #104	@ 0x68
 8017670:	af02      	add	r7, sp, #8
 8017672:	60f8      	str	r0, [r7, #12]
 8017674:	60b9      	str	r1, [r7, #8]
 8017676:	607a      	str	r2, [r7, #4]
 8017678:	603b      	str	r3, [r7, #0]
#if defined( REGION_EU868 )
    uint8_t nbEnabledChannels = 0;
 801767a:	2300      	movs	r3, #0
 801767c:	f887 305e 	strb.w	r3, [r7, #94]	@ 0x5e
    uint8_t nbRestrictedChannels = 0;
 8017680:	2300      	movs	r3, #0
 8017682:	f887 305d 	strb.w	r3, [r7, #93]	@ 0x5d
    uint8_t enabledChannels[EU868_MAX_NB_CHANNELS] = { 0 };
 8017686:	f107 034c 	add.w	r3, r7, #76	@ 0x4c
 801768a:	2200      	movs	r2, #0
 801768c:	601a      	str	r2, [r3, #0]
 801768e:	605a      	str	r2, [r3, #4]
 8017690:	609a      	str	r2, [r3, #8]
 8017692:	60da      	str	r2, [r3, #12]
    RegionCommonIdentifyChannelsParam_t identifyChannelsParam;
    RegionCommonCountNbOfEnabledChannelsParams_t countChannelsParams;
    LoRaMacStatus_t status = LORAMAC_STATUS_NO_CHANNEL_FOUND;
 8017694:	230c      	movs	r3, #12
 8017696:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
    uint16_t joinChannels = EU868_JOIN_CHANNELS;
 801769a:	2307      	movs	r3, #7
 801769c:	827b      	strh	r3, [r7, #18]

    if( RegionCommonCountChannels( RegionNvmGroup2->ChannelsMask, 0, 1 ) == 0 )
 801769e:	4b48      	ldr	r3, [pc, #288]	@ (80177c0 <RegionEU868NextChannel+0x154>)
 80176a0:	681b      	ldr	r3, [r3, #0]
 80176a2:	f503 7358 	add.w	r3, r3, #864	@ 0x360
 80176a6:	2201      	movs	r2, #1
 80176a8:	2100      	movs	r1, #0
 80176aa:	4618      	mov	r0, r3
 80176ac:	f7fe fac0 	bl	8015c30 <RegionCommonCountChannels>
 80176b0:	4603      	mov	r3, r0
 80176b2:	2b00      	cmp	r3, #0
 80176b4:	d10a      	bne.n	80176cc <RegionEU868NextChannel+0x60>
    { // Reactivate default channels
        RegionNvmGroup2->ChannelsMask[0] |= LC( 1 ) + LC( 2 ) + LC( 3 );
 80176b6:	4b42      	ldr	r3, [pc, #264]	@ (80177c0 <RegionEU868NextChannel+0x154>)
 80176b8:	681b      	ldr	r3, [r3, #0]
 80176ba:	f8b3 2360 	ldrh.w	r2, [r3, #864]	@ 0x360
 80176be:	4b40      	ldr	r3, [pc, #256]	@ (80177c0 <RegionEU868NextChannel+0x154>)
 80176c0:	681b      	ldr	r3, [r3, #0]
 80176c2:	f042 0207 	orr.w	r2, r2, #7
 80176c6:	b292      	uxth	r2, r2
 80176c8:	f8a3 2360 	strh.w	r2, [r3, #864]	@ 0x360
    }

    // Search how many channels are enabled
    countChannelsParams.Joined = nextChanParams->Joined;
 80176cc:	68fb      	ldr	r3, [r7, #12]
 80176ce:	7a5b      	ldrb	r3, [r3, #9]
 80176d0:	753b      	strb	r3, [r7, #20]
    countChannelsParams.Datarate = nextChanParams->Datarate;
 80176d2:	68fb      	ldr	r3, [r7, #12]
 80176d4:	f993 3008 	ldrsb.w	r3, [r3, #8]
 80176d8:	b2db      	uxtb	r3, r3
 80176da:	757b      	strb	r3, [r7, #21]
    countChannelsParams.ChannelsMask = RegionNvmGroup2->ChannelsMask;
 80176dc:	4b38      	ldr	r3, [pc, #224]	@ (80177c0 <RegionEU868NextChannel+0x154>)
 80176de:	681b      	ldr	r3, [r3, #0]
 80176e0:	f503 7358 	add.w	r3, r3, #864	@ 0x360
 80176e4:	61bb      	str	r3, [r7, #24]
    countChannelsParams.Channels = RegionNvmGroup2->Channels;
 80176e6:	4b36      	ldr	r3, [pc, #216]	@ (80177c0 <RegionEU868NextChannel+0x154>)
 80176e8:	681b      	ldr	r3, [r3, #0]
 80176ea:	61fb      	str	r3, [r7, #28]
#if (defined( REGION_VERSION ) && ( REGION_VERSION == 0x01010003 ))
    countChannelsParams.Bands = RegionNvmGroup1->Bands;
#elif (defined( REGION_VERSION ) && (( REGION_VERSION == 0x02010001 ) || ( REGION_VERSION == 0x02010003 )))
    countChannelsParams.Bands = RegionBands;
 80176ec:	4b35      	ldr	r3, [pc, #212]	@ (80177c4 <RegionEU868NextChannel+0x158>)
 80176ee:	681b      	ldr	r3, [r3, #0]
 80176f0:	623b      	str	r3, [r7, #32]
#endif /* REGION_VERSION */
    countChannelsParams.MaxNbChannels = EU868_MAX_NB_CHANNELS;
 80176f2:	2310      	movs	r3, #16
 80176f4:	84bb      	strh	r3, [r7, #36]	@ 0x24
    countChannelsParams.JoinChannels = &joinChannels;
 80176f6:	f107 0312 	add.w	r3, r7, #18
 80176fa:	62bb      	str	r3, [r7, #40]	@ 0x28

    identifyChannelsParam.AggrTimeOff = nextChanParams->AggrTimeOff;
 80176fc:	68fb      	ldr	r3, [r7, #12]
 80176fe:	681b      	ldr	r3, [r3, #0]
 8017700:	62fb      	str	r3, [r7, #44]	@ 0x2c
    identifyChannelsParam.LastAggrTx = nextChanParams->LastAggrTx;
 8017702:	68fb      	ldr	r3, [r7, #12]
 8017704:	685b      	ldr	r3, [r3, #4]
 8017706:	633b      	str	r3, [r7, #48]	@ 0x30
    identifyChannelsParam.DutyCycleEnabled = nextChanParams->DutyCycleEnabled;
 8017708:	68fb      	ldr	r3, [r7, #12]
 801770a:	7a9b      	ldrb	r3, [r3, #10]
 801770c:	f887 3034 	strb.w	r3, [r7, #52]	@ 0x34
    identifyChannelsParam.MaxBands = EU868_MAX_NB_BANDS;
 8017710:	2306      	movs	r3, #6
 8017712:	f887 3035 	strb.w	r3, [r7, #53]	@ 0x35

    identifyChannelsParam.ElapsedTimeSinceStartUp = nextChanParams->ElapsedTimeSinceStartUp;
 8017716:	68fa      	ldr	r2, [r7, #12]
 8017718:	f107 0338 	add.w	r3, r7, #56	@ 0x38
 801771c:	320c      	adds	r2, #12
 801771e:	e892 0003 	ldmia.w	r2, {r0, r1}
 8017722:	e883 0003 	stmia.w	r3, {r0, r1}
    identifyChannelsParam.LastTxIsJoinRequest = nextChanParams->LastTxIsJoinRequest;
 8017726:	68fb      	ldr	r3, [r7, #12]
 8017728:	7d1b      	ldrb	r3, [r3, #20]
 801772a:	f887 3040 	strb.w	r3, [r7, #64]	@ 0x40
    identifyChannelsParam.ExpectedTimeOnAir = GetTimeOnAir( nextChanParams->Datarate, nextChanParams->PktLen );
 801772e:	68fb      	ldr	r3, [r7, #12]
 8017730:	f993 2008 	ldrsb.w	r2, [r3, #8]
 8017734:	68fb      	ldr	r3, [r7, #12]
 8017736:	8adb      	ldrh	r3, [r3, #22]
 8017738:	4619      	mov	r1, r3
 801773a:	4610      	mov	r0, r2
 801773c:	f7fe fffe 	bl	801673c <GetTimeOnAir>
 8017740:	4603      	mov	r3, r0
 8017742:	647b      	str	r3, [r7, #68]	@ 0x44

    identifyChannelsParam.CountNbOfEnabledChannelsParam = &countChannelsParams;
 8017744:	f107 0314 	add.w	r3, r7, #20
 8017748:	64bb      	str	r3, [r7, #72]	@ 0x48

    status = RegionCommonIdentifyChannels( &identifyChannelsParam, aggregatedTimeOff, enabledChannels,
 801774a:	f107 015e 	add.w	r1, r7, #94	@ 0x5e
 801774e:	f107 024c 	add.w	r2, r7, #76	@ 0x4c
 8017752:	f107 002c 	add.w	r0, r7, #44	@ 0x2c
 8017756:	687b      	ldr	r3, [r7, #4]
 8017758:	9301      	str	r3, [sp, #4]
 801775a:	f107 035d 	add.w	r3, r7, #93	@ 0x5d
 801775e:	9300      	str	r3, [sp, #0]
 8017760:	460b      	mov	r3, r1
 8017762:	6839      	ldr	r1, [r7, #0]
 8017764:	f7fe fe57 	bl	8016416 <RegionCommonIdentifyChannels>
 8017768:	4603      	mov	r3, r0
 801776a:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
                                           &nbEnabledChannels, &nbRestrictedChannels, time );

    if( status == LORAMAC_STATUS_OK )
 801776e:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 8017772:	2b00      	cmp	r3, #0
 8017774:	d10e      	bne.n	8017794 <RegionEU868NextChannel+0x128>
    {
        // We found a valid channel
        *channel = enabledChannels[randr( 0, nbEnabledChannels - 1 )];
 8017776:	f897 305e 	ldrb.w	r3, [r7, #94]	@ 0x5e
 801777a:	3b01      	subs	r3, #1
 801777c:	4619      	mov	r1, r3
 801777e:	2000      	movs	r0, #0
 8017780:	f000 f938 	bl	80179f4 <randr>
 8017784:	4603      	mov	r3, r0
 8017786:	3360      	adds	r3, #96	@ 0x60
 8017788:	443b      	add	r3, r7
 801778a:	f813 2c14 	ldrb.w	r2, [r3, #-20]
 801778e:	68bb      	ldr	r3, [r7, #8]
 8017790:	701a      	strb	r2, [r3, #0]
 8017792:	e00e      	b.n	80177b2 <RegionEU868NextChannel+0x146>
    }
    else if( status == LORAMAC_STATUS_NO_CHANNEL_FOUND )
 8017794:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 8017798:	2b0c      	cmp	r3, #12
 801779a:	d10a      	bne.n	80177b2 <RegionEU868NextChannel+0x146>
    {
        // Datarate not supported by any channel, restore defaults
        RegionNvmGroup2->ChannelsMask[0] |= LC( 1 ) + LC( 2 ) + LC( 3 );
 801779c:	4b08      	ldr	r3, [pc, #32]	@ (80177c0 <RegionEU868NextChannel+0x154>)
 801779e:	681b      	ldr	r3, [r3, #0]
 80177a0:	f8b3 2360 	ldrh.w	r2, [r3, #864]	@ 0x360
 80177a4:	4b06      	ldr	r3, [pc, #24]	@ (80177c0 <RegionEU868NextChannel+0x154>)
 80177a6:	681b      	ldr	r3, [r3, #0]
 80177a8:	f042 0207 	orr.w	r2, r2, #7
 80177ac:	b292      	uxth	r2, r2
 80177ae:	f8a3 2360 	strh.w	r2, [r3, #864]	@ 0x360
    }
    return status;
 80177b2:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
#else
    return LORAMAC_STATUS_NO_CHANNEL_FOUND;
#endif /* REGION_EU868 */
}
 80177b6:	4618      	mov	r0, r3
 80177b8:	3760      	adds	r7, #96	@ 0x60
 80177ba:	46bd      	mov	sp, r7
 80177bc:	bd80      	pop	{r7, pc}
 80177be:	bf00      	nop
 80177c0:	20001b5c 	.word	0x20001b5c
 80177c4:	20001b60 	.word	0x20001b60

080177c8 <RegionEU868ChannelAdd>:

LoRaMacStatus_t RegionEU868ChannelAdd( ChannelAddParams_t* channelAdd )
{
 80177c8:	b580      	push	{r7, lr}
 80177ca:	b084      	sub	sp, #16
 80177cc:	af00      	add	r7, sp, #0
 80177ce:	6078      	str	r0, [r7, #4]
#if defined( REGION_EU868 )
    uint8_t band = 0;
 80177d0:	2300      	movs	r3, #0
 80177d2:	733b      	strb	r3, [r7, #12]
    bool drInvalid = false;
 80177d4:	2300      	movs	r3, #0
 80177d6:	73fb      	strb	r3, [r7, #15]
    bool freqInvalid = false;
 80177d8:	2300      	movs	r3, #0
 80177da:	73bb      	strb	r3, [r7, #14]
    uint8_t id = channelAdd->ChannelId;
 80177dc:	687b      	ldr	r3, [r7, #4]
 80177de:	791b      	ldrb	r3, [r3, #4]
 80177e0:	737b      	strb	r3, [r7, #13]

    if( id < EU868_NUMB_DEFAULT_CHANNELS )
 80177e2:	7b7b      	ldrb	r3, [r7, #13]
 80177e4:	2b02      	cmp	r3, #2
 80177e6:	d801      	bhi.n	80177ec <RegionEU868ChannelAdd+0x24>
    {
        return LORAMAC_STATUS_FREQ_AND_DR_INVALID;
 80177e8:	2306      	movs	r3, #6
 80177ea:	e089      	b.n	8017900 <RegionEU868ChannelAdd+0x138>
    }

    if( id >= EU868_MAX_NB_CHANNELS )
 80177ec:	7b7b      	ldrb	r3, [r7, #13]
 80177ee:	2b0f      	cmp	r3, #15
 80177f0:	d901      	bls.n	80177f6 <RegionEU868ChannelAdd+0x2e>
    {
        return LORAMAC_STATUS_PARAMETER_INVALID;
 80177f2:	2303      	movs	r3, #3
 80177f4:	e084      	b.n	8017900 <RegionEU868ChannelAdd+0x138>
    }

    // Validate the datarate range
    if( RegionCommonValueInRange( channelAdd->NewChannel->DrRange.Fields.Min, EU868_TX_MIN_DATARATE, EU868_TX_MAX_DATARATE ) == false )
 80177f6:	687b      	ldr	r3, [r7, #4]
 80177f8:	681b      	ldr	r3, [r3, #0]
 80177fa:	7a1b      	ldrb	r3, [r3, #8]
 80177fc:	f343 0303 	sbfx	r3, r3, #0, #4
 8017800:	b25b      	sxtb	r3, r3
 8017802:	2207      	movs	r2, #7
 8017804:	2100      	movs	r1, #0
 8017806:	4618      	mov	r0, r3
 8017808:	f7fe f9c1 	bl	8015b8e <RegionCommonValueInRange>
 801780c:	4603      	mov	r3, r0
 801780e:	2b00      	cmp	r3, #0
 8017810:	d101      	bne.n	8017816 <RegionEU868ChannelAdd+0x4e>
    {
        drInvalid = true;
 8017812:	2301      	movs	r3, #1
 8017814:	73fb      	strb	r3, [r7, #15]
    }
    if( RegionCommonValueInRange( channelAdd->NewChannel->DrRange.Fields.Max, EU868_TX_MIN_DATARATE, EU868_TX_MAX_DATARATE ) == false )
 8017816:	687b      	ldr	r3, [r7, #4]
 8017818:	681b      	ldr	r3, [r3, #0]
 801781a:	7a1b      	ldrb	r3, [r3, #8]
 801781c:	f343 1303 	sbfx	r3, r3, #4, #4
 8017820:	b25b      	sxtb	r3, r3
 8017822:	2207      	movs	r2, #7
 8017824:	2100      	movs	r1, #0
 8017826:	4618      	mov	r0, r3
 8017828:	f7fe f9b1 	bl	8015b8e <RegionCommonValueInRange>
 801782c:	4603      	mov	r3, r0
 801782e:	2b00      	cmp	r3, #0
 8017830:	d101      	bne.n	8017836 <RegionEU868ChannelAdd+0x6e>
    {
        drInvalid = true;
 8017832:	2301      	movs	r3, #1
 8017834:	73fb      	strb	r3, [r7, #15]
    }
    if( channelAdd->NewChannel->DrRange.Fields.Min > channelAdd->NewChannel->DrRange.Fields.Max )
 8017836:	687b      	ldr	r3, [r7, #4]
 8017838:	681b      	ldr	r3, [r3, #0]
 801783a:	7a1b      	ldrb	r3, [r3, #8]
 801783c:	f343 0303 	sbfx	r3, r3, #0, #4
 8017840:	b25a      	sxtb	r2, r3
 8017842:	687b      	ldr	r3, [r7, #4]
 8017844:	681b      	ldr	r3, [r3, #0]
 8017846:	7a1b      	ldrb	r3, [r3, #8]
 8017848:	f343 1303 	sbfx	r3, r3, #4, #4
 801784c:	b25b      	sxtb	r3, r3
 801784e:	429a      	cmp	r2, r3
 8017850:	dd01      	ble.n	8017856 <RegionEU868ChannelAdd+0x8e>
    {
        drInvalid = true;
 8017852:	2301      	movs	r3, #1
 8017854:	73fb      	strb	r3, [r7, #15]
    }

    // Check frequency
    if( freqInvalid == false )
 8017856:	7bbb      	ldrb	r3, [r7, #14]
 8017858:	f083 0301 	eor.w	r3, r3, #1
 801785c:	b2db      	uxtb	r3, r3
 801785e:	2b00      	cmp	r3, #0
 8017860:	d010      	beq.n	8017884 <RegionEU868ChannelAdd+0xbc>
    {
        if( VerifyRfFreq( channelAdd->NewChannel->Frequency, &band ) == false )
 8017862:	687b      	ldr	r3, [r7, #4]
 8017864:	681b      	ldr	r3, [r3, #0]
 8017866:	681b      	ldr	r3, [r3, #0]
 8017868:	f107 020c 	add.w	r2, r7, #12
 801786c:	4611      	mov	r1, r2
 801786e:	4618      	mov	r0, r3
 8017870:	f7fe feee 	bl	8016650 <VerifyRfFreq>
 8017874:	4603      	mov	r3, r0
 8017876:	f083 0301 	eor.w	r3, r3, #1
 801787a:	b2db      	uxtb	r3, r3
 801787c:	2b00      	cmp	r3, #0
 801787e:	d001      	beq.n	8017884 <RegionEU868ChannelAdd+0xbc>
        {
            freqInvalid = true;
 8017880:	2301      	movs	r3, #1
 8017882:	73bb      	strb	r3, [r7, #14]
        }
    }

    // Check status
    if( ( drInvalid == true ) && ( freqInvalid == true ) )
 8017884:	7bfb      	ldrb	r3, [r7, #15]
 8017886:	2b00      	cmp	r3, #0
 8017888:	d004      	beq.n	8017894 <RegionEU868ChannelAdd+0xcc>
 801788a:	7bbb      	ldrb	r3, [r7, #14]
 801788c:	2b00      	cmp	r3, #0
 801788e:	d001      	beq.n	8017894 <RegionEU868ChannelAdd+0xcc>
    {
        return LORAMAC_STATUS_FREQ_AND_DR_INVALID;
 8017890:	2306      	movs	r3, #6
 8017892:	e035      	b.n	8017900 <RegionEU868ChannelAdd+0x138>
    }
    if( drInvalid == true )
 8017894:	7bfb      	ldrb	r3, [r7, #15]
 8017896:	2b00      	cmp	r3, #0
 8017898:	d001      	beq.n	801789e <RegionEU868ChannelAdd+0xd6>
    {
        return LORAMAC_STATUS_DATARATE_INVALID;
 801789a:	2305      	movs	r3, #5
 801789c:	e030      	b.n	8017900 <RegionEU868ChannelAdd+0x138>
    }
    if( freqInvalid == true )
 801789e:	7bbb      	ldrb	r3, [r7, #14]
 80178a0:	2b00      	cmp	r3, #0
 80178a2:	d001      	beq.n	80178a8 <RegionEU868ChannelAdd+0xe0>
    {
        return LORAMAC_STATUS_FREQUENCY_INVALID;
 80178a4:	2304      	movs	r3, #4
 80178a6:	e02b      	b.n	8017900 <RegionEU868ChannelAdd+0x138>
    }

    memcpy1( ( uint8_t* ) &(RegionNvmGroup2->Channels[id]), ( uint8_t* ) channelAdd->NewChannel, sizeof( RegionNvmGroup2->Channels[id] ) );
 80178a8:	4b17      	ldr	r3, [pc, #92]	@ (8017908 <RegionEU868ChannelAdd+0x140>)
 80178aa:	6819      	ldr	r1, [r3, #0]
 80178ac:	7b7a      	ldrb	r2, [r7, #13]
 80178ae:	4613      	mov	r3, r2
 80178b0:	005b      	lsls	r3, r3, #1
 80178b2:	4413      	add	r3, r2
 80178b4:	009b      	lsls	r3, r3, #2
 80178b6:	18c8      	adds	r0, r1, r3
 80178b8:	687b      	ldr	r3, [r7, #4]
 80178ba:	681b      	ldr	r3, [r3, #0]
 80178bc:	220c      	movs	r2, #12
 80178be:	4619      	mov	r1, r3
 80178c0:	f000 f8af 	bl	8017a22 <memcpy1>
    RegionNvmGroup2->Channels[id].Band = band;
 80178c4:	4b10      	ldr	r3, [pc, #64]	@ (8017908 <RegionEU868ChannelAdd+0x140>)
 80178c6:	6819      	ldr	r1, [r3, #0]
 80178c8:	7b7a      	ldrb	r2, [r7, #13]
 80178ca:	7b38      	ldrb	r0, [r7, #12]
 80178cc:	4613      	mov	r3, r2
 80178ce:	005b      	lsls	r3, r3, #1
 80178d0:	4413      	add	r3, r2
 80178d2:	009b      	lsls	r3, r3, #2
 80178d4:	440b      	add	r3, r1
 80178d6:	3309      	adds	r3, #9
 80178d8:	4602      	mov	r2, r0
 80178da:	701a      	strb	r2, [r3, #0]
    RegionNvmGroup2->ChannelsMask[0] |= ( 1 << id );
 80178dc:	4b0a      	ldr	r3, [pc, #40]	@ (8017908 <RegionEU868ChannelAdd+0x140>)
 80178de:	681b      	ldr	r3, [r3, #0]
 80178e0:	f8b3 3360 	ldrh.w	r3, [r3, #864]	@ 0x360
 80178e4:	b21a      	sxth	r2, r3
 80178e6:	7b7b      	ldrb	r3, [r7, #13]
 80178e8:	2101      	movs	r1, #1
 80178ea:	fa01 f303 	lsl.w	r3, r1, r3
 80178ee:	b21b      	sxth	r3, r3
 80178f0:	4313      	orrs	r3, r2
 80178f2:	b21a      	sxth	r2, r3
 80178f4:	4b04      	ldr	r3, [pc, #16]	@ (8017908 <RegionEU868ChannelAdd+0x140>)
 80178f6:	681b      	ldr	r3, [r3, #0]
 80178f8:	b292      	uxth	r2, r2
 80178fa:	f8a3 2360 	strh.w	r2, [r3, #864]	@ 0x360
    return LORAMAC_STATUS_OK;
 80178fe:	2300      	movs	r3, #0
#else
    return LORAMAC_STATUS_NO_CHANNEL_FOUND;
#endif /* REGION_EU868 */
}
 8017900:	4618      	mov	r0, r3
 8017902:	3710      	adds	r7, #16
 8017904:	46bd      	mov	sp, r7
 8017906:	bd80      	pop	{r7, pc}
 8017908:	20001b5c 	.word	0x20001b5c

0801790c <RegionEU868ChannelsRemove>:

bool RegionEU868ChannelsRemove( ChannelRemoveParams_t* channelRemove  )
{
 801790c:	b580      	push	{r7, lr}
 801790e:	b086      	sub	sp, #24
 8017910:	af00      	add	r7, sp, #0
 8017912:	6078      	str	r0, [r7, #4]
#if defined( REGION_EU868 )
    uint8_t id = channelRemove->ChannelId;
 8017914:	687b      	ldr	r3, [r7, #4]
 8017916:	781b      	ldrb	r3, [r3, #0]
 8017918:	75fb      	strb	r3, [r7, #23]

    if( id < EU868_NUMB_DEFAULT_CHANNELS )
 801791a:	7dfb      	ldrb	r3, [r7, #23]
 801791c:	2b02      	cmp	r3, #2
 801791e:	d801      	bhi.n	8017924 <RegionEU868ChannelsRemove+0x18>
    {
        return false;
 8017920:	2300      	movs	r3, #0
 8017922:	e016      	b.n	8017952 <RegionEU868ChannelsRemove+0x46>
    }

    // Remove the channel from the list of channels
    RegionNvmGroup2->Channels[id] = ( ChannelParams_t ){ 0, 0, { 0 }, 0 };
 8017924:	4b0d      	ldr	r3, [pc, #52]	@ (801795c <RegionEU868ChannelsRemove+0x50>)
 8017926:	6819      	ldr	r1, [r3, #0]
 8017928:	7dfa      	ldrb	r2, [r7, #23]
 801792a:	4613      	mov	r3, r2
 801792c:	005b      	lsls	r3, r3, #1
 801792e:	4413      	add	r3, r2
 8017930:	009b      	lsls	r3, r3, #2
 8017932:	440b      	add	r3, r1
 8017934:	461a      	mov	r2, r3
 8017936:	2300      	movs	r3, #0
 8017938:	6013      	str	r3, [r2, #0]
 801793a:	6053      	str	r3, [r2, #4]
 801793c:	6093      	str	r3, [r2, #8]

    return RegionCommonChanDisable( RegionNvmGroup2->ChannelsMask, id, EU868_MAX_NB_CHANNELS );
 801793e:	4b07      	ldr	r3, [pc, #28]	@ (801795c <RegionEU868ChannelsRemove+0x50>)
 8017940:	681b      	ldr	r3, [r3, #0]
 8017942:	f503 7358 	add.w	r3, r3, #864	@ 0x360
 8017946:	7df9      	ldrb	r1, [r7, #23]
 8017948:	2210      	movs	r2, #16
 801794a:	4618      	mov	r0, r3
 801794c:	f7fe f93c 	bl	8015bc8 <RegionCommonChanDisable>
 8017950:	4603      	mov	r3, r0
#else
    return false;
#endif /* REGION_EU868 */
}
 8017952:	4618      	mov	r0, r3
 8017954:	3718      	adds	r7, #24
 8017956:	46bd      	mov	sp, r7
 8017958:	bd80      	pop	{r7, pc}
 801795a:	bf00      	nop
 801795c:	20001b5c 	.word	0x20001b5c

08017960 <RegionEU868ApplyDrOffset>:
#endif /* REGION_EU868 */
}
#endif /* REGION_VERSION */

uint8_t RegionEU868ApplyDrOffset( uint8_t downlinkDwellTime, int8_t dr, int8_t drOffset )
{
 8017960:	b480      	push	{r7}
 8017962:	b085      	sub	sp, #20
 8017964:	af00      	add	r7, sp, #0
 8017966:	4603      	mov	r3, r0
 8017968:	71fb      	strb	r3, [r7, #7]
 801796a:	460b      	mov	r3, r1
 801796c:	71bb      	strb	r3, [r7, #6]
 801796e:	4613      	mov	r3, r2
 8017970:	717b      	strb	r3, [r7, #5]
#if defined( REGION_EU868 )
    int8_t datarate = dr - drOffset;
 8017972:	79ba      	ldrb	r2, [r7, #6]
 8017974:	797b      	ldrb	r3, [r7, #5]
 8017976:	1ad3      	subs	r3, r2, r3
 8017978:	b2db      	uxtb	r3, r3
 801797a:	73fb      	strb	r3, [r7, #15]

    if( datarate < 0 )
 801797c:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8017980:	2b00      	cmp	r3, #0
 8017982:	da01      	bge.n	8017988 <RegionEU868ApplyDrOffset+0x28>
    {
        datarate = DR_0;
 8017984:	2300      	movs	r3, #0
 8017986:	73fb      	strb	r3, [r7, #15]
    }
    return datarate;
 8017988:	7bfb      	ldrb	r3, [r7, #15]
#else
    return 0;
#endif /* REGION_EU868 */
}
 801798a:	4618      	mov	r0, r3
 801798c:	3714      	adds	r7, #20
 801798e:	46bd      	mov	sp, r7
 8017990:	bc80      	pop	{r7}
 8017992:	4770      	bx	lr

08017994 <rand1>:
static uint32_t next = 1;

static int32_t rand1( void );

static int32_t rand1( void )
{
 8017994:	b480      	push	{r7}
 8017996:	af00      	add	r7, sp, #0
    return ( ( next = next * 1103515245L + 12345L ) % RAND_LOCAL_MAX );
 8017998:	4b0d      	ldr	r3, [pc, #52]	@ (80179d0 <rand1+0x3c>)
 801799a:	681b      	ldr	r3, [r3, #0]
 801799c:	4a0d      	ldr	r2, [pc, #52]	@ (80179d4 <rand1+0x40>)
 801799e:	fb02 f303 	mul.w	r3, r2, r3
 80179a2:	f503 5340 	add.w	r3, r3, #12288	@ 0x3000
 80179a6:	3339      	adds	r3, #57	@ 0x39
 80179a8:	4a09      	ldr	r2, [pc, #36]	@ (80179d0 <rand1+0x3c>)
 80179aa:	6013      	str	r3, [r2, #0]
 80179ac:	4b08      	ldr	r3, [pc, #32]	@ (80179d0 <rand1+0x3c>)
 80179ae:	681a      	ldr	r2, [r3, #0]
 80179b0:	2303      	movs	r3, #3
 80179b2:	fba3 1302 	umull	r1, r3, r3, r2
 80179b6:	1ad1      	subs	r1, r2, r3
 80179b8:	0849      	lsrs	r1, r1, #1
 80179ba:	440b      	add	r3, r1
 80179bc:	0f99      	lsrs	r1, r3, #30
 80179be:	460b      	mov	r3, r1
 80179c0:	07db      	lsls	r3, r3, #31
 80179c2:	1a5b      	subs	r3, r3, r1
 80179c4:	1ad1      	subs	r1, r2, r3
 80179c6:	460b      	mov	r3, r1
}
 80179c8:	4618      	mov	r0, r3
 80179ca:	46bd      	mov	sp, r7
 80179cc:	bc80      	pop	{r7}
 80179ce:	4770      	bx	lr
 80179d0:	20000130 	.word	0x20000130
 80179d4:	41c64e6d 	.word	0x41c64e6d

080179d8 <srand1>:

void srand1( uint32_t seed )
{
 80179d8:	b480      	push	{r7}
 80179da:	b083      	sub	sp, #12
 80179dc:	af00      	add	r7, sp, #0
 80179de:	6078      	str	r0, [r7, #4]
    next = seed;
 80179e0:	4a03      	ldr	r2, [pc, #12]	@ (80179f0 <srand1+0x18>)
 80179e2:	687b      	ldr	r3, [r7, #4]
 80179e4:	6013      	str	r3, [r2, #0]
}
 80179e6:	bf00      	nop
 80179e8:	370c      	adds	r7, #12
 80179ea:	46bd      	mov	sp, r7
 80179ec:	bc80      	pop	{r7}
 80179ee:	4770      	bx	lr
 80179f0:	20000130 	.word	0x20000130

080179f4 <randr>:
// Standard random functions redefinition end

int32_t randr( int32_t min, int32_t max )
{
 80179f4:	b580      	push	{r7, lr}
 80179f6:	b082      	sub	sp, #8
 80179f8:	af00      	add	r7, sp, #0
 80179fa:	6078      	str	r0, [r7, #4]
 80179fc:	6039      	str	r1, [r7, #0]
    return ( int32_t )rand1( ) % ( max - min + 1 ) + min;
 80179fe:	f7ff ffc9 	bl	8017994 <rand1>
 8017a02:	4602      	mov	r2, r0
 8017a04:	6839      	ldr	r1, [r7, #0]
 8017a06:	687b      	ldr	r3, [r7, #4]
 8017a08:	1acb      	subs	r3, r1, r3
 8017a0a:	3301      	adds	r3, #1
 8017a0c:	fb92 f1f3 	sdiv	r1, r2, r3
 8017a10:	fb01 f303 	mul.w	r3, r1, r3
 8017a14:	1ad2      	subs	r2, r2, r3
 8017a16:	687b      	ldr	r3, [r7, #4]
 8017a18:	4413      	add	r3, r2
}
 8017a1a:	4618      	mov	r0, r3
 8017a1c:	3708      	adds	r7, #8
 8017a1e:	46bd      	mov	sp, r7
 8017a20:	bd80      	pop	{r7, pc}

08017a22 <memcpy1>:

void memcpy1( uint8_t *dst, const uint8_t *src, uint16_t size )
{
 8017a22:	b480      	push	{r7}
 8017a24:	b085      	sub	sp, #20
 8017a26:	af00      	add	r7, sp, #0
 8017a28:	60f8      	str	r0, [r7, #12]
 8017a2a:	60b9      	str	r1, [r7, #8]
 8017a2c:	4613      	mov	r3, r2
 8017a2e:	80fb      	strh	r3, [r7, #6]
    while( size-- )
 8017a30:	e007      	b.n	8017a42 <memcpy1+0x20>
    {
        *dst++ = *src++;
 8017a32:	68ba      	ldr	r2, [r7, #8]
 8017a34:	1c53      	adds	r3, r2, #1
 8017a36:	60bb      	str	r3, [r7, #8]
 8017a38:	68fb      	ldr	r3, [r7, #12]
 8017a3a:	1c59      	adds	r1, r3, #1
 8017a3c:	60f9      	str	r1, [r7, #12]
 8017a3e:	7812      	ldrb	r2, [r2, #0]
 8017a40:	701a      	strb	r2, [r3, #0]
    while( size-- )
 8017a42:	88fb      	ldrh	r3, [r7, #6]
 8017a44:	1e5a      	subs	r2, r3, #1
 8017a46:	80fa      	strh	r2, [r7, #6]
 8017a48:	2b00      	cmp	r3, #0
 8017a4a:	d1f2      	bne.n	8017a32 <memcpy1+0x10>
    }
}
 8017a4c:	bf00      	nop
 8017a4e:	bf00      	nop
 8017a50:	3714      	adds	r7, #20
 8017a52:	46bd      	mov	sp, r7
 8017a54:	bc80      	pop	{r7}
 8017a56:	4770      	bx	lr

08017a58 <memcpyr>:

void memcpyr( uint8_t *dst, const uint8_t *src, uint16_t size )
{
 8017a58:	b480      	push	{r7}
 8017a5a:	b085      	sub	sp, #20
 8017a5c:	af00      	add	r7, sp, #0
 8017a5e:	60f8      	str	r0, [r7, #12]
 8017a60:	60b9      	str	r1, [r7, #8]
 8017a62:	4613      	mov	r3, r2
 8017a64:	80fb      	strh	r3, [r7, #6]
    dst = dst + ( size - 1 );
 8017a66:	88fb      	ldrh	r3, [r7, #6]
 8017a68:	3b01      	subs	r3, #1
 8017a6a:	68fa      	ldr	r2, [r7, #12]
 8017a6c:	4413      	add	r3, r2
 8017a6e:	60fb      	str	r3, [r7, #12]
    while( size-- )
 8017a70:	e007      	b.n	8017a82 <memcpyr+0x2a>
    {
        *dst-- = *src++;
 8017a72:	68ba      	ldr	r2, [r7, #8]
 8017a74:	1c53      	adds	r3, r2, #1
 8017a76:	60bb      	str	r3, [r7, #8]
 8017a78:	68fb      	ldr	r3, [r7, #12]
 8017a7a:	1e59      	subs	r1, r3, #1
 8017a7c:	60f9      	str	r1, [r7, #12]
 8017a7e:	7812      	ldrb	r2, [r2, #0]
 8017a80:	701a      	strb	r2, [r3, #0]
    while( size-- )
 8017a82:	88fb      	ldrh	r3, [r7, #6]
 8017a84:	1e5a      	subs	r2, r3, #1
 8017a86:	80fa      	strh	r2, [r7, #6]
 8017a88:	2b00      	cmp	r3, #0
 8017a8a:	d1f2      	bne.n	8017a72 <memcpyr+0x1a>
    }
}
 8017a8c:	bf00      	nop
 8017a8e:	bf00      	nop
 8017a90:	3714      	adds	r7, #20
 8017a92:	46bd      	mov	sp, r7
 8017a94:	bc80      	pop	{r7}
 8017a96:	4770      	bx	lr

08017a98 <memset1>:

void memset1( uint8_t *dst, uint8_t value, uint16_t size )
{
 8017a98:	b480      	push	{r7}
 8017a9a:	b083      	sub	sp, #12
 8017a9c:	af00      	add	r7, sp, #0
 8017a9e:	6078      	str	r0, [r7, #4]
 8017aa0:	460b      	mov	r3, r1
 8017aa2:	70fb      	strb	r3, [r7, #3]
 8017aa4:	4613      	mov	r3, r2
 8017aa6:	803b      	strh	r3, [r7, #0]
    while( size-- )
 8017aa8:	e004      	b.n	8017ab4 <memset1+0x1c>
    {
        *dst++ = value;
 8017aaa:	687b      	ldr	r3, [r7, #4]
 8017aac:	1c5a      	adds	r2, r3, #1
 8017aae:	607a      	str	r2, [r7, #4]
 8017ab0:	78fa      	ldrb	r2, [r7, #3]
 8017ab2:	701a      	strb	r2, [r3, #0]
    while( size-- )
 8017ab4:	883b      	ldrh	r3, [r7, #0]
 8017ab6:	1e5a      	subs	r2, r3, #1
 8017ab8:	803a      	strh	r2, [r7, #0]
 8017aba:	2b00      	cmp	r3, #0
 8017abc:	d1f5      	bne.n	8017aaa <memset1+0x12>
    }
}
 8017abe:	bf00      	nop
 8017ac0:	bf00      	nop
 8017ac2:	370c      	adds	r7, #12
 8017ac4:	46bd      	mov	sp, r7
 8017ac6:	bc80      	pop	{r7}
 8017ac8:	4770      	bx	lr
	...

08017acc <Crc32>:
        return '?';
    }
}

uint32_t Crc32( uint8_t *buffer, uint16_t length )
{
 8017acc:	b480      	push	{r7}
 8017ace:	b085      	sub	sp, #20
 8017ad0:	af00      	add	r7, sp, #0
 8017ad2:	6078      	str	r0, [r7, #4]
 8017ad4:	460b      	mov	r3, r1
 8017ad6:	807b      	strh	r3, [r7, #2]
    // CRC initial value
    uint32_t crc = 0xFFFFFFFF;
 8017ad8:	f04f 33ff 	mov.w	r3, #4294967295
 8017adc:	60fb      	str	r3, [r7, #12]

    if( buffer == NULL )
 8017ade:	687b      	ldr	r3, [r7, #4]
 8017ae0:	2b00      	cmp	r3, #0
 8017ae2:	d101      	bne.n	8017ae8 <Crc32+0x1c>
    {
        return 0;
 8017ae4:	2300      	movs	r3, #0
 8017ae6:	e026      	b.n	8017b36 <Crc32+0x6a>
    }

    for( uint16_t i = 0; i < length; ++i )
 8017ae8:	2300      	movs	r3, #0
 8017aea:	817b      	strh	r3, [r7, #10]
 8017aec:	e01d      	b.n	8017b2a <Crc32+0x5e>
    {
        crc ^= ( uint32_t )buffer[i];
 8017aee:	897b      	ldrh	r3, [r7, #10]
 8017af0:	687a      	ldr	r2, [r7, #4]
 8017af2:	4413      	add	r3, r2
 8017af4:	781b      	ldrb	r3, [r3, #0]
 8017af6:	461a      	mov	r2, r3
 8017af8:	68fb      	ldr	r3, [r7, #12]
 8017afa:	4053      	eors	r3, r2
 8017afc:	60fb      	str	r3, [r7, #12]
        for( uint16_t i = 0; i < 8; i++ )
 8017afe:	2300      	movs	r3, #0
 8017b00:	813b      	strh	r3, [r7, #8]
 8017b02:	e00c      	b.n	8017b1e <Crc32+0x52>
        {
            crc = ( crc >> 1 ) ^ ( reversedPolynom & ~( ( crc & 0x01 ) - 1 ) );
 8017b04:	68fb      	ldr	r3, [r7, #12]
 8017b06:	085a      	lsrs	r2, r3, #1
 8017b08:	68fb      	ldr	r3, [r7, #12]
 8017b0a:	f003 0301 	and.w	r3, r3, #1
 8017b0e:	425b      	negs	r3, r3
 8017b10:	490b      	ldr	r1, [pc, #44]	@ (8017b40 <Crc32+0x74>)
 8017b12:	400b      	ands	r3, r1
 8017b14:	4053      	eors	r3, r2
 8017b16:	60fb      	str	r3, [r7, #12]
        for( uint16_t i = 0; i < 8; i++ )
 8017b18:	893b      	ldrh	r3, [r7, #8]
 8017b1a:	3301      	adds	r3, #1
 8017b1c:	813b      	strh	r3, [r7, #8]
 8017b1e:	893b      	ldrh	r3, [r7, #8]
 8017b20:	2b07      	cmp	r3, #7
 8017b22:	d9ef      	bls.n	8017b04 <Crc32+0x38>
    for( uint16_t i = 0; i < length; ++i )
 8017b24:	897b      	ldrh	r3, [r7, #10]
 8017b26:	3301      	adds	r3, #1
 8017b28:	817b      	strh	r3, [r7, #10]
 8017b2a:	897a      	ldrh	r2, [r7, #10]
 8017b2c:	887b      	ldrh	r3, [r7, #2]
 8017b2e:	429a      	cmp	r2, r3
 8017b30:	d3dd      	bcc.n	8017aee <Crc32+0x22>
        }
    }

    return ~crc;
 8017b32:	68fb      	ldr	r3, [r7, #12]
 8017b34:	43db      	mvns	r3, r3
}
 8017b36:	4618      	mov	r0, r3
 8017b38:	3714      	adds	r7, #20
 8017b3a:	46bd      	mov	sp, r7
 8017b3c:	bc80      	pop	{r7}
 8017b3e:	4770      	bx	lr
 8017b40:	edb88320 	.word	0xedb88320

08017b44 <RadioInit>:
TimerEvent_t RxTimeoutTimer;

/* Private  functions ---------------------------------------------------------*/

static void RadioInit( RadioEvents_t *events )
{
 8017b44:	b580      	push	{r7, lr}
 8017b46:	b084      	sub	sp, #16
 8017b48:	af02      	add	r7, sp, #8
 8017b4a:	6078      	str	r0, [r7, #4]
    RadioEvents = events;
 8017b4c:	4a24      	ldr	r2, [pc, #144]	@ (8017be0 <RadioInit+0x9c>)
 8017b4e:	687b      	ldr	r3, [r7, #4]
 8017b50:	6013      	str	r3, [r2, #0]

    SubgRf.RxContinuous = false;
 8017b52:	4b24      	ldr	r3, [pc, #144]	@ (8017be4 <RadioInit+0xa0>)
 8017b54:	2200      	movs	r2, #0
 8017b56:	705a      	strb	r2, [r3, #1]
    SubgRf.TxTimeout = 0;
 8017b58:	4b22      	ldr	r3, [pc, #136]	@ (8017be4 <RadioInit+0xa0>)
 8017b5a:	2200      	movs	r2, #0
 8017b5c:	605a      	str	r2, [r3, #4]
    SubgRf.RxTimeout = 0;
 8017b5e:	4b21      	ldr	r3, [pc, #132]	@ (8017be4 <RadioInit+0xa0>)
 8017b60:	2200      	movs	r2, #0
 8017b62:	609a      	str	r2, [r3, #8]
    /*See STM32WL Errata: RadioSetRxDutyCycle*/
    SubgRf.RxDcPreambleDetectTimeout = 0;
 8017b64:	4b1f      	ldr	r3, [pc, #124]	@ (8017be4 <RadioInit+0xa0>)
 8017b66:	2200      	movs	r2, #0
 8017b68:	659a      	str	r2, [r3, #88]	@ 0x58
#if( RADIO_LR_FHSS_IS_ON == 1 )
    SubgRf.lr_fhss.is_lr_fhss_on = false;
#endif /* RADIO_LR_FHSS_IS_ON == 1 */
    SUBGRF_Init( RadioOnDioIrq );
 8017b6a:	481f      	ldr	r0, [pc, #124]	@ (8017be8 <RadioInit+0xa4>)
 8017b6c:	f001 ffc6 	bl	8019afc <SUBGRF_Init>
    /*SubgRf.publicNetwork set to false*/
    SubgRf.PublicNetwork.Current = false;
 8017b70:	4b1c      	ldr	r3, [pc, #112]	@ (8017be4 <RadioInit+0xa0>)
 8017b72:	2200      	movs	r2, #0
 8017b74:	735a      	strb	r2, [r3, #13]
    SubgRf.PublicNetwork.Previous = false;
 8017b76:	4b1b      	ldr	r3, [pc, #108]	@ (8017be4 <RadioInit+0xa0>)
 8017b78:	2200      	movs	r2, #0
 8017b7a:	731a      	strb	r2, [r3, #12]

    RADIO_IRQ_PROCESS_INIT();

    SUBGRF_SetRegulatorMode( );
 8017b7c:	f002 fa5c 	bl	801a038 <SUBGRF_SetRegulatorMode>

    SUBGRF_SetBufferBaseAddress( 0x00, 0x00 );
 8017b80:	2100      	movs	r1, #0
 8017b82:	2000      	movs	r0, #0
 8017b84:	f002 fe28 	bl	801a7d8 <SUBGRF_SetBufferBaseAddress>
    SUBGRF_SetTxParams( RFO_LP, 0, RADIO_RAMP_200_US );
 8017b88:	2204      	movs	r2, #4
 8017b8a:	2100      	movs	r1, #0
 8017b8c:	2001      	movs	r0, #1
 8017b8e:	f002 fbeb 	bl	801a368 <SUBGRF_SetTxParams>
    SUBGRF_SetDioIrqParams( IRQ_RADIO_ALL, IRQ_RADIO_ALL, IRQ_RADIO_NONE, IRQ_RADIO_NONE );
 8017b92:	2300      	movs	r3, #0
 8017b94:	2200      	movs	r2, #0
 8017b96:	f64f 71ff 	movw	r1, #65535	@ 0xffff
 8017b9a:	f64f 70ff 	movw	r0, #65535	@ 0xffff
 8017b9e:	f002 fb1b 	bl	801a1d8 <SUBGRF_SetDioIrqParams>

    RadioSleep();
 8017ba2:	f000 fe99 	bl	80188d8 <RadioSleep>
    // Initialize driver timeout timers
    TimerInit( &TxTimeoutTimer, RadioOnTxTimeoutIrq );
 8017ba6:	2300      	movs	r3, #0
 8017ba8:	9300      	str	r3, [sp, #0]
 8017baa:	4b10      	ldr	r3, [pc, #64]	@ (8017bec <RadioInit+0xa8>)
 8017bac:	2200      	movs	r2, #0
 8017bae:	f04f 31ff 	mov.w	r1, #4294967295
 8017bb2:	480f      	ldr	r0, [pc, #60]	@ (8017bf0 <RadioInit+0xac>)
 8017bb4:	f003 ffe4 	bl	801bb80 <UTIL_TIMER_Create>
    TimerInit( &RxTimeoutTimer, RadioOnRxTimeoutIrq );
 8017bb8:	2300      	movs	r3, #0
 8017bba:	9300      	str	r3, [sp, #0]
 8017bbc:	4b0d      	ldr	r3, [pc, #52]	@ (8017bf4 <RadioInit+0xb0>)
 8017bbe:	2200      	movs	r2, #0
 8017bc0:	f04f 31ff 	mov.w	r1, #4294967295
 8017bc4:	480c      	ldr	r0, [pc, #48]	@ (8017bf8 <RadioInit+0xb4>)
 8017bc6:	f003 ffdb 	bl	801bb80 <UTIL_TIMER_Create>
    TimerStop( &TxTimeoutTimer );
 8017bca:	4809      	ldr	r0, [pc, #36]	@ (8017bf0 <RadioInit+0xac>)
 8017bcc:	f004 f87c 	bl	801bcc8 <UTIL_TIMER_Stop>
    TimerStop( &RxTimeoutTimer );
 8017bd0:	4809      	ldr	r0, [pc, #36]	@ (8017bf8 <RadioInit+0xb4>)
 8017bd2:	f004 f879 	bl	801bcc8 <UTIL_TIMER_Stop>
}
 8017bd6:	bf00      	nop
 8017bd8:	3708      	adds	r7, #8
 8017bda:	46bd      	mov	sp, r7
 8017bdc:	bd80      	pop	{r7, pc}
 8017bde:	bf00      	nop
 8017be0:	20001c64 	.word	0x20001c64
 8017be4:	20001c68 	.word	0x20001c68
 8017be8:	08018ccd 	.word	0x08018ccd
 8017bec:	08018c55 	.word	0x08018c55
 8017bf0:	20001cc4 	.word	0x20001cc4
 8017bf4:	08018c69 	.word	0x08018c69
 8017bf8:	20001cdc 	.word	0x20001cdc

08017bfc <RadioGetStatus>:

static RadioState_t RadioGetStatus( void )
{
 8017bfc:	b580      	push	{r7, lr}
 8017bfe:	af00      	add	r7, sp, #0
    switch( SUBGRF_GetOperatingMode( ) )
 8017c00:	f001 ffc4 	bl	8019b8c <SUBGRF_GetOperatingMode>
 8017c04:	4603      	mov	r3, r0
 8017c06:	2b07      	cmp	r3, #7
 8017c08:	d00a      	beq.n	8017c20 <RadioGetStatus+0x24>
 8017c0a:	2b07      	cmp	r3, #7
 8017c0c:	dc0a      	bgt.n	8017c24 <RadioGetStatus+0x28>
 8017c0e:	2b04      	cmp	r3, #4
 8017c10:	d002      	beq.n	8017c18 <RadioGetStatus+0x1c>
 8017c12:	2b05      	cmp	r3, #5
 8017c14:	d002      	beq.n	8017c1c <RadioGetStatus+0x20>
 8017c16:	e005      	b.n	8017c24 <RadioGetStatus+0x28>
    {
        case MODE_TX:
            return RF_TX_RUNNING;
 8017c18:	2302      	movs	r3, #2
 8017c1a:	e004      	b.n	8017c26 <RadioGetStatus+0x2a>
        case MODE_RX:
            return RF_RX_RUNNING;
 8017c1c:	2301      	movs	r3, #1
 8017c1e:	e002      	b.n	8017c26 <RadioGetStatus+0x2a>
        case MODE_CAD:
            return RF_CAD;
 8017c20:	2303      	movs	r3, #3
 8017c22:	e000      	b.n	8017c26 <RadioGetStatus+0x2a>
        default:
            return RF_IDLE;
 8017c24:	2300      	movs	r3, #0
    }
}
 8017c26:	4618      	mov	r0, r3
 8017c28:	bd80      	pop	{r7, pc}
	...

08017c2c <RadioSetModem>:

static void RadioSetModem( RadioModems_t modem )
{
 8017c2c:	b580      	push	{r7, lr}
 8017c2e:	b082      	sub	sp, #8
 8017c30:	af00      	add	r7, sp, #0
 8017c32:	4603      	mov	r3, r0
 8017c34:	71fb      	strb	r3, [r7, #7]
    SubgRf.Modem = modem;
 8017c36:	4a2a      	ldr	r2, [pc, #168]	@ (8017ce0 <RadioSetModem+0xb4>)
 8017c38:	79fb      	ldrb	r3, [r7, #7]
 8017c3a:	7013      	strb	r3, [r2, #0]
    RFW_SetRadioModem( modem );
 8017c3c:	79fb      	ldrb	r3, [r7, #7]
 8017c3e:	4618      	mov	r0, r3
 8017c40:	f003 f9b7 	bl	801afb2 <RFW_SetRadioModem>
    switch( modem )
 8017c44:	79fb      	ldrb	r3, [r7, #7]
 8017c46:	2b05      	cmp	r3, #5
 8017c48:	d80e      	bhi.n	8017c68 <RadioSetModem+0x3c>
 8017c4a:	a201      	add	r2, pc, #4	@ (adr r2, 8017c50 <RadioSetModem+0x24>)
 8017c4c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8017c50:	08017c77 	.word	0x08017c77
 8017c54:	08017c85 	.word	0x08017c85
 8017c58:	08017c69 	.word	0x08017c69
 8017c5c:	08017cab 	.word	0x08017cab
 8017c60:	08017cb9 	.word	0x08017cb9
 8017c64:	08017cc7 	.word	0x08017cc7
    {
    default:
    case MODEM_MSK:
        SUBGRF_SetPacketType( PACKET_TYPE_GMSK );
 8017c68:	2003      	movs	r0, #3
 8017c6a:	f002 fb57 	bl	801a31c <SUBGRF_SetPacketType>
        // When switching to GFSK mode the LoRa SyncWord register value is reset
        // Thus, we also reset the RadioPublicNetwork variable
        SubgRf.PublicNetwork.Current = false;
 8017c6e:	4b1c      	ldr	r3, [pc, #112]	@ (8017ce0 <RadioSetModem+0xb4>)
 8017c70:	2200      	movs	r2, #0
 8017c72:	735a      	strb	r2, [r3, #13]
        break;
 8017c74:	e02f      	b.n	8017cd6 <RadioSetModem+0xaa>
    case MODEM_FSK:
        SUBGRF_SetPacketType( PACKET_TYPE_GFSK );
 8017c76:	2000      	movs	r0, #0
 8017c78:	f002 fb50 	bl	801a31c <SUBGRF_SetPacketType>
        // When switching to GFSK mode the LoRa SyncWord register value is reset
        // Thus, we also reset the RadioPublicNetwork variable
        SubgRf.PublicNetwork.Current = false;
 8017c7c:	4b18      	ldr	r3, [pc, #96]	@ (8017ce0 <RadioSetModem+0xb4>)
 8017c7e:	2200      	movs	r2, #0
 8017c80:	735a      	strb	r2, [r3, #13]
        break;
 8017c82:	e028      	b.n	8017cd6 <RadioSetModem+0xaa>
    case MODEM_LORA:
        SUBGRF_SetPacketType( PACKET_TYPE_LORA );
 8017c84:	2001      	movs	r0, #1
 8017c86:	f002 fb49 	bl	801a31c <SUBGRF_SetPacketType>
        // Public/Private network register is reset when switching modems
        if( SubgRf.PublicNetwork.Current != SubgRf.PublicNetwork.Previous )
 8017c8a:	4b15      	ldr	r3, [pc, #84]	@ (8017ce0 <RadioSetModem+0xb4>)
 8017c8c:	7b5a      	ldrb	r2, [r3, #13]
 8017c8e:	4b14      	ldr	r3, [pc, #80]	@ (8017ce0 <RadioSetModem+0xb4>)
 8017c90:	7b1b      	ldrb	r3, [r3, #12]
 8017c92:	429a      	cmp	r2, r3
 8017c94:	d01e      	beq.n	8017cd4 <RadioSetModem+0xa8>
        {
            SubgRf.PublicNetwork.Current = SubgRf.PublicNetwork.Previous;
 8017c96:	4b12      	ldr	r3, [pc, #72]	@ (8017ce0 <RadioSetModem+0xb4>)
 8017c98:	7b1a      	ldrb	r2, [r3, #12]
 8017c9a:	4b11      	ldr	r3, [pc, #68]	@ (8017ce0 <RadioSetModem+0xb4>)
 8017c9c:	735a      	strb	r2, [r3, #13]
            RadioSetPublicNetwork( SubgRf.PublicNetwork.Current );
 8017c9e:	4b10      	ldr	r3, [pc, #64]	@ (8017ce0 <RadioSetModem+0xb4>)
 8017ca0:	7b5b      	ldrb	r3, [r3, #13]
 8017ca2:	4618      	mov	r0, r3
 8017ca4:	f000 ffa0 	bl	8018be8 <RadioSetPublicNetwork>
        }
        break;
 8017ca8:	e014      	b.n	8017cd4 <RadioSetModem+0xa8>
    case MODEM_BPSK:
        SUBGRF_SetPacketType( PACKET_TYPE_BPSK );
 8017caa:	2002      	movs	r0, #2
 8017cac:	f002 fb36 	bl	801a31c <SUBGRF_SetPacketType>
        // When switching to BPSK mode the LoRa SyncWord register value is reset
        // Thus, we also reset the RadioPublicNetwork variable
        SubgRf.PublicNetwork.Current = false;
 8017cb0:	4b0b      	ldr	r3, [pc, #44]	@ (8017ce0 <RadioSetModem+0xb4>)
 8017cb2:	2200      	movs	r2, #0
 8017cb4:	735a      	strb	r2, [r3, #13]
        break;
 8017cb6:	e00e      	b.n	8017cd6 <RadioSetModem+0xaa>
#if (RADIO_SIGFOX_ENABLE == 1)
    case MODEM_SIGFOX_TX:
        SUBGRF_SetPacketType( PACKET_TYPE_BPSK );
 8017cb8:	2002      	movs	r0, #2
 8017cba:	f002 fb2f 	bl	801a31c <SUBGRF_SetPacketType>
        // When switching to BPSK mode the LoRa SyncWord register value is reset
        // Thus, we also reset the RadioPublicNetwork variable
        SubgRf.PublicNetwork.Current = false;
 8017cbe:	4b08      	ldr	r3, [pc, #32]	@ (8017ce0 <RadioSetModem+0xb4>)
 8017cc0:	2200      	movs	r2, #0
 8017cc2:	735a      	strb	r2, [r3, #13]
        break;
 8017cc4:	e007      	b.n	8017cd6 <RadioSetModem+0xaa>
    case MODEM_SIGFOX_RX:
        SUBGRF_SetPacketType( PACKET_TYPE_GFSK );
 8017cc6:	2000      	movs	r0, #0
 8017cc8:	f002 fb28 	bl	801a31c <SUBGRF_SetPacketType>
        // When switching to GFSK mode the LoRa SyncWord register value is reset
        // Thus, we also reset the RadioPublicNetwork variable
        SubgRf.PublicNetwork.Current = false;
 8017ccc:	4b04      	ldr	r3, [pc, #16]	@ (8017ce0 <RadioSetModem+0xb4>)
 8017cce:	2200      	movs	r2, #0
 8017cd0:	735a      	strb	r2, [r3, #13]
        break;
 8017cd2:	e000      	b.n	8017cd6 <RadioSetModem+0xaa>
        break;
 8017cd4:	bf00      	nop
#endif /*RADIO_SIGFOX_ENABLE == 1*/
    }
}
 8017cd6:	bf00      	nop
 8017cd8:	3708      	adds	r7, #8
 8017cda:	46bd      	mov	sp, r7
 8017cdc:	bd80      	pop	{r7, pc}
 8017cde:	bf00      	nop
 8017ce0:	20001c68 	.word	0x20001c68

08017ce4 <RadioSetChannel>:

static void RadioSetChannel( uint32_t freq )
{
 8017ce4:	b580      	push	{r7, lr}
 8017ce6:	b082      	sub	sp, #8
 8017ce8:	af00      	add	r7, sp, #0
 8017cea:	6078      	str	r0, [r7, #4]
    SUBGRF_SetRfFrequency( freq );
 8017cec:	6878      	ldr	r0, [r7, #4]
 8017cee:	f002 facf 	bl	801a290 <SUBGRF_SetRfFrequency>
}
 8017cf2:	bf00      	nop
 8017cf4:	3708      	adds	r7, #8
 8017cf6:	46bd      	mov	sp, r7
 8017cf8:	bd80      	pop	{r7, pc}

08017cfa <RadioIsChannelFree>:

static bool RadioIsChannelFree( uint32_t freq, uint32_t rxBandwidth, int16_t rssiThresh, uint32_t maxCarrierSenseTime )
{
 8017cfa:	b580      	push	{r7, lr}
 8017cfc:	b090      	sub	sp, #64	@ 0x40
 8017cfe:	af0a      	add	r7, sp, #40	@ 0x28
 8017d00:	60f8      	str	r0, [r7, #12]
 8017d02:	60b9      	str	r1, [r7, #8]
 8017d04:	603b      	str	r3, [r7, #0]
 8017d06:	4613      	mov	r3, r2
 8017d08:	80fb      	strh	r3, [r7, #6]
    bool status = true;
 8017d0a:	2301      	movs	r3, #1
 8017d0c:	75fb      	strb	r3, [r7, #23]
    int16_t rssi = 0;
 8017d0e:	2300      	movs	r3, #0
 8017d10:	82bb      	strh	r3, [r7, #20]
    uint32_t carrierSenseTime = 0;
 8017d12:	2300      	movs	r3, #0
 8017d14:	613b      	str	r3, [r7, #16]

    RadioStandby( );
 8017d16:	f000 fdf2 	bl	80188fe <RadioStandby>

    RadioSetModem( MODEM_FSK );
 8017d1a:	2000      	movs	r0, #0
 8017d1c:	f7ff ff86 	bl	8017c2c <RadioSetModem>

    RadioSetChannel( freq );
 8017d20:	68f8      	ldr	r0, [r7, #12]
 8017d22:	f7ff ffdf 	bl	8017ce4 <RadioSetChannel>

    // Set Rx bandwidth. Other parameters are not used.
    RadioSetRxConfig( MODEM_FSK, rxBandwidth, 600, 0, rxBandwidth, 3, 0, false,
 8017d26:	2301      	movs	r3, #1
 8017d28:	9309      	str	r3, [sp, #36]	@ 0x24
 8017d2a:	2300      	movs	r3, #0
 8017d2c:	9308      	str	r3, [sp, #32]
 8017d2e:	2300      	movs	r3, #0
 8017d30:	9307      	str	r3, [sp, #28]
 8017d32:	2300      	movs	r3, #0
 8017d34:	9306      	str	r3, [sp, #24]
 8017d36:	2300      	movs	r3, #0
 8017d38:	9305      	str	r3, [sp, #20]
 8017d3a:	2300      	movs	r3, #0
 8017d3c:	9304      	str	r3, [sp, #16]
 8017d3e:	2300      	movs	r3, #0
 8017d40:	9303      	str	r3, [sp, #12]
 8017d42:	2300      	movs	r3, #0
 8017d44:	9302      	str	r3, [sp, #8]
 8017d46:	2303      	movs	r3, #3
 8017d48:	9301      	str	r3, [sp, #4]
 8017d4a:	68bb      	ldr	r3, [r7, #8]
 8017d4c:	9300      	str	r3, [sp, #0]
 8017d4e:	2300      	movs	r3, #0
 8017d50:	f44f 7216 	mov.w	r2, #600	@ 0x258
 8017d54:	68b9      	ldr	r1, [r7, #8]
 8017d56:	2000      	movs	r0, #0
 8017d58:	f000 f83c 	bl	8017dd4 <RadioSetRxConfig>
                      0, false, 0, 0, false, true );
    RadioRx( 0 );
 8017d5c:	2000      	movs	r0, #0
 8017d5e:	f000 fdd5 	bl	801890c <RadioRx>

    RADIO_DELAY_MS( RadioGetWakeupTime( ) );
 8017d62:	f000 ff6f 	bl	8018c44 <RadioGetWakeupTime>
 8017d66:	4603      	mov	r3, r0
 8017d68:	4618      	mov	r0, r3
 8017d6a:	f7ea fac7 	bl	80022fc <HAL_Delay>

    carrierSenseTime = TimerGetCurrentTime( );
 8017d6e:	f004 f8c5 	bl	801befc <UTIL_TIMER_GetCurrentTime>
 8017d72:	6138      	str	r0, [r7, #16]

    // Perform carrier sense for maxCarrierSenseTime
    while( TimerGetElapsedTime( carrierSenseTime ) < maxCarrierSenseTime )
 8017d74:	e00d      	b.n	8017d92 <RadioIsChannelFree+0x98>
    {
        rssi = RadioRssi( MODEM_FSK );
 8017d76:	2000      	movs	r0, #0
 8017d78:	f000 feb6 	bl	8018ae8 <RadioRssi>
 8017d7c:	4603      	mov	r3, r0
 8017d7e:	82bb      	strh	r3, [r7, #20]

        if( rssi > rssiThresh )
 8017d80:	f9b7 2014 	ldrsh.w	r2, [r7, #20]
 8017d84:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8017d88:	429a      	cmp	r2, r3
 8017d8a:	dd02      	ble.n	8017d92 <RadioIsChannelFree+0x98>
        {
            status = false;
 8017d8c:	2300      	movs	r3, #0
 8017d8e:	75fb      	strb	r3, [r7, #23]
            break;
 8017d90:	e006      	b.n	8017da0 <RadioIsChannelFree+0xa6>
    while( TimerGetElapsedTime( carrierSenseTime ) < maxCarrierSenseTime )
 8017d92:	6938      	ldr	r0, [r7, #16]
 8017d94:	f004 f8c4 	bl	801bf20 <UTIL_TIMER_GetElapsedTime>
 8017d98:	4602      	mov	r2, r0
 8017d9a:	683b      	ldr	r3, [r7, #0]
 8017d9c:	4293      	cmp	r3, r2
 8017d9e:	d8ea      	bhi.n	8017d76 <RadioIsChannelFree+0x7c>
        }
    }
    RadioStandby( );
 8017da0:	f000 fdad 	bl	80188fe <RadioStandby>

    return status;
 8017da4:	7dfb      	ldrb	r3, [r7, #23]
}
 8017da6:	4618      	mov	r0, r3
 8017da8:	3718      	adds	r7, #24
 8017daa:	46bd      	mov	sp, r7
 8017dac:	bd80      	pop	{r7, pc}

08017dae <RadioRandom>:

static uint32_t RadioRandom( void )
{
 8017dae:	b580      	push	{r7, lr}
 8017db0:	b082      	sub	sp, #8
 8017db2:	af00      	add	r7, sp, #0
    uint32_t rnd = 0;
 8017db4:	2300      	movs	r3, #0
 8017db6:	607b      	str	r3, [r7, #4]

    /*
     * Radio setup for random number generation
     */
    // Disable modem interrupts
    SUBGRF_SetDioIrqParams( IRQ_RADIO_NONE, IRQ_RADIO_NONE, IRQ_RADIO_NONE, IRQ_RADIO_NONE );
 8017db8:	2300      	movs	r3, #0
 8017dba:	2200      	movs	r2, #0
 8017dbc:	2100      	movs	r1, #0
 8017dbe:	2000      	movs	r0, #0
 8017dc0:	f002 fa0a 	bl	801a1d8 <SUBGRF_SetDioIrqParams>

    rnd = SUBGRF_GetRandom();
 8017dc4:	f001 ffb3 	bl	8019d2e <SUBGRF_GetRandom>
 8017dc8:	6078      	str	r0, [r7, #4]

    return rnd;
 8017dca:	687b      	ldr	r3, [r7, #4]
}
 8017dcc:	4618      	mov	r0, r3
 8017dce:	3708      	adds	r7, #8
 8017dd0:	46bd      	mov	sp, r7
 8017dd2:	bd80      	pop	{r7, pc}

08017dd4 <RadioSetRxConfig>:
                              uint32_t bandwidthAfc, uint16_t preambleLen,
                              uint16_t symbTimeout, bool fixLen,
                              uint8_t payloadLen,
                              bool crcOn, bool freqHopOn, uint8_t hopPeriod,
                              bool iqInverted, bool rxContinuous )
{
 8017dd4:	b580      	push	{r7, lr}
 8017dd6:	b08a      	sub	sp, #40	@ 0x28
 8017dd8:	af00      	add	r7, sp, #0
 8017dda:	60b9      	str	r1, [r7, #8]
 8017ddc:	607a      	str	r2, [r7, #4]
 8017dde:	461a      	mov	r2, r3
 8017de0:	4603      	mov	r3, r0
 8017de2:	73fb      	strb	r3, [r7, #15]
 8017de4:	4613      	mov	r3, r2
 8017de6:	73bb      	strb	r3, [r7, #14]
#if (RADIO_SIGFOX_ENABLE == 1)
    uint8_t modReg;
#endif
    SubgRf.RxContinuous = rxContinuous;
 8017de8:	4ab9      	ldr	r2, [pc, #740]	@ (80180d0 <RadioSetRxConfig+0x2fc>)
 8017dea:	f897 3054 	ldrb.w	r3, [r7, #84]	@ 0x54
 8017dee:	7053      	strb	r3, [r2, #1]
    RFW_DeInit();
 8017df0:	f003 f89d 	bl	801af2e <RFW_DeInit>
    if( rxContinuous == true )
 8017df4:	f897 3054 	ldrb.w	r3, [r7, #84]	@ 0x54
 8017df8:	2b00      	cmp	r3, #0
 8017dfa:	d001      	beq.n	8017e00 <RadioSetRxConfig+0x2c>
    {
        symbTimeout = 0;
 8017dfc:	2300      	movs	r3, #0
 8017dfe:	873b      	strh	r3, [r7, #56]	@ 0x38
    }
    if( fixLen == true )
 8017e00:	f897 303c 	ldrb.w	r3, [r7, #60]	@ 0x3c
 8017e04:	2b00      	cmp	r3, #0
 8017e06:	d004      	beq.n	8017e12 <RadioSetRxConfig+0x3e>
    {
        MaxPayloadLength = payloadLen;
 8017e08:	4ab2      	ldr	r2, [pc, #712]	@ (80180d4 <RadioSetRxConfig+0x300>)
 8017e0a:	f897 3040 	ldrb.w	r3, [r7, #64]	@ 0x40
 8017e0e:	7013      	strb	r3, [r2, #0]
 8017e10:	e002      	b.n	8017e18 <RadioSetRxConfig+0x44>
    }
    else
    {
        MaxPayloadLength = 0xFF;
 8017e12:	4bb0      	ldr	r3, [pc, #704]	@ (80180d4 <RadioSetRxConfig+0x300>)
 8017e14:	22ff      	movs	r2, #255	@ 0xff
 8017e16:	701a      	strb	r2, [r3, #0]
    }

    switch( modem )
 8017e18:	7bfb      	ldrb	r3, [r7, #15]
 8017e1a:	2b05      	cmp	r3, #5
 8017e1c:	d009      	beq.n	8017e32 <RadioSetRxConfig+0x5e>
 8017e1e:	2b05      	cmp	r3, #5
 8017e20:	f300 81d7 	bgt.w	80181d2 <RadioSetRxConfig+0x3fe>
 8017e24:	2b00      	cmp	r3, #0
 8017e26:	f000 80bf 	beq.w	8017fa8 <RadioSetRxConfig+0x1d4>
 8017e2a:	2b01      	cmp	r3, #1
 8017e2c:	f000 8124 	beq.w	8018078 <RadioSetRxConfig+0x2a4>
            // Timeout Max, Timeout handled directly in SetRx function
            SubgRf.RxTimeout = 0xFFFF;

            break;
        default:
            break;
 8017e30:	e1cf      	b.n	80181d2 <RadioSetRxConfig+0x3fe>
            SUBGRF_SetStopRxTimerOnPreambleDetect( true );
 8017e32:	2001      	movs	r0, #1
 8017e34:	f002 f8c2 	bl	8019fbc <SUBGRF_SetStopRxTimerOnPreambleDetect>
            SubgRf.ModulationParams.PacketType = PACKET_TYPE_GFSK;
 8017e38:	4ba5      	ldr	r3, [pc, #660]	@ (80180d0 <RadioSetRxConfig+0x2fc>)
 8017e3a:	2200      	movs	r2, #0
 8017e3c:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38
            SubgRf.ModulationParams.Params.Gfsk.BitRate = datarate;
 8017e40:	4aa3      	ldr	r2, [pc, #652]	@ (80180d0 <RadioSetRxConfig+0x2fc>)
 8017e42:	687b      	ldr	r3, [r7, #4]
 8017e44:	63d3      	str	r3, [r2, #60]	@ 0x3c
            SubgRf.ModulationParams.Params.Gfsk.ModulationShaping = MOD_SHAPING_G_BT_05;
 8017e46:	4ba2      	ldr	r3, [pc, #648]	@ (80180d0 <RadioSetRxConfig+0x2fc>)
 8017e48:	2209      	movs	r2, #9
 8017e4a:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
            SubgRf.ModulationParams.Params.Gfsk.Fdev = 800;
 8017e4e:	4ba0      	ldr	r3, [pc, #640]	@ (80180d0 <RadioSetRxConfig+0x2fc>)
 8017e50:	f44f 7248 	mov.w	r2, #800	@ 0x320
 8017e54:	641a      	str	r2, [r3, #64]	@ 0x40
            SubgRf.ModulationParams.Params.Gfsk.Bandwidth = SUBGRF_GetFskBandwidthRegValue( bandwidth );
 8017e56:	68b8      	ldr	r0, [r7, #8]
 8017e58:	f002 ff9c 	bl	801ad94 <SUBGRF_GetFskBandwidthRegValue>
 8017e5c:	4603      	mov	r3, r0
 8017e5e:	461a      	mov	r2, r3
 8017e60:	4b9b      	ldr	r3, [pc, #620]	@ (80180d0 <RadioSetRxConfig+0x2fc>)
 8017e62:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
            SubgRf.PacketParams.PacketType = PACKET_TYPE_GFSK;
 8017e66:	4b9a      	ldr	r3, [pc, #616]	@ (80180d0 <RadioSetRxConfig+0x2fc>)
 8017e68:	2200      	movs	r2, #0
 8017e6a:	739a      	strb	r2, [r3, #14]
            SubgRf.PacketParams.Params.Gfsk.PreambleLength = ( preambleLen << 3 ); // convert byte into bit
 8017e6c:	8ebb      	ldrh	r3, [r7, #52]	@ 0x34
 8017e6e:	00db      	lsls	r3, r3, #3
 8017e70:	b29a      	uxth	r2, r3
 8017e72:	4b97      	ldr	r3, [pc, #604]	@ (80180d0 <RadioSetRxConfig+0x2fc>)
 8017e74:	821a      	strh	r2, [r3, #16]
            SubgRf.PacketParams.Params.Gfsk.PreambleMinDetect = RADIO_PREAMBLE_DETECTOR_OFF;
 8017e76:	4b96      	ldr	r3, [pc, #600]	@ (80180d0 <RadioSetRxConfig+0x2fc>)
 8017e78:	2200      	movs	r2, #0
 8017e7a:	749a      	strb	r2, [r3, #18]
            SubgRf.PacketParams.Params.Gfsk.SyncWordLength = 2 << 3; // convert byte into bit
 8017e7c:	4b94      	ldr	r3, [pc, #592]	@ (80180d0 <RadioSetRxConfig+0x2fc>)
 8017e7e:	2210      	movs	r2, #16
 8017e80:	74da      	strb	r2, [r3, #19]
            SubgRf.PacketParams.Params.Gfsk.AddrComp = RADIO_ADDRESSCOMP_FILT_OFF;
 8017e82:	4b93      	ldr	r3, [pc, #588]	@ (80180d0 <RadioSetRxConfig+0x2fc>)
 8017e84:	2200      	movs	r2, #0
 8017e86:	751a      	strb	r2, [r3, #20]
            SubgRf.PacketParams.Params.Gfsk.HeaderType = RADIO_PACKET_FIXED_LENGTH;
 8017e88:	4b91      	ldr	r3, [pc, #580]	@ (80180d0 <RadioSetRxConfig+0x2fc>)
 8017e8a:	2200      	movs	r2, #0
 8017e8c:	755a      	strb	r2, [r3, #21]
            SubgRf.PacketParams.Params.Gfsk.PayloadLength = MaxPayloadLength;
 8017e8e:	4b91      	ldr	r3, [pc, #580]	@ (80180d4 <RadioSetRxConfig+0x300>)
 8017e90:	781a      	ldrb	r2, [r3, #0]
 8017e92:	4b8f      	ldr	r3, [pc, #572]	@ (80180d0 <RadioSetRxConfig+0x2fc>)
 8017e94:	759a      	strb	r2, [r3, #22]
            SubgRf.PacketParams.Params.Gfsk.CrcLength = RADIO_CRC_OFF;
 8017e96:	4b8e      	ldr	r3, [pc, #568]	@ (80180d0 <RadioSetRxConfig+0x2fc>)
 8017e98:	2201      	movs	r2, #1
 8017e9a:	75da      	strb	r2, [r3, #23]
            SubgRf.PacketParams.Params.Gfsk.DcFree = RADIO_DC_FREE_OFF;
 8017e9c:	4b8c      	ldr	r3, [pc, #560]	@ (80180d0 <RadioSetRxConfig+0x2fc>)
 8017e9e:	2200      	movs	r2, #0
 8017ea0:	761a      	strb	r2, [r3, #24]
            RadioSetModem( MODEM_SIGFOX_RX );
 8017ea2:	2005      	movs	r0, #5
 8017ea4:	f7ff fec2 	bl	8017c2c <RadioSetModem>
            SUBGRF_SetModulationParams( &SubgRf.ModulationParams );
 8017ea8:	488b      	ldr	r0, [pc, #556]	@ (80180d8 <RadioSetRxConfig+0x304>)
 8017eaa:	f002 fb2b 	bl	801a504 <SUBGRF_SetModulationParams>
            SUBGRF_SetPacketParams( &SubgRf.PacketParams );
 8017eae:	488b      	ldr	r0, [pc, #556]	@ (80180dc <RadioSetRxConfig+0x308>)
 8017eb0:	f002 fbf6 	bl	801a6a0 <SUBGRF_SetPacketParams>
            SUBGRF_SetSyncWord( ( uint8_t[] ){0xB2, 0x27, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00 } );
 8017eb4:	4a8a      	ldr	r2, [pc, #552]	@ (80180e0 <RadioSetRxConfig+0x30c>)
 8017eb6:	f107 031c 	add.w	r3, r7, #28
 8017eba:	e892 0003 	ldmia.w	r2, {r0, r1}
 8017ebe:	e883 0003 	stmia.w	r3, {r0, r1}
 8017ec2:	f107 031c 	add.w	r3, r7, #28
 8017ec6:	4618      	mov	r0, r3
 8017ec8:	f001 feaf 	bl	8019c2a <SUBGRF_SetSyncWord>
            SUBGRF_SetWhiteningSeed( 0x01FF );
 8017ecc:	f240 10ff 	movw	r0, #511	@ 0x1ff
 8017ed0:	f001 fefa 	bl	8019cc8 <SUBGRF_SetWhiteningSeed>
            modReg= RadioRead(SUBGHZ_AGCGFORSTCFGR);
 8017ed4:	f640 00b8 	movw	r0, #2232	@ 0x8b8
 8017ed8:	f000 fe24 	bl	8018b24 <RadioRead>
 8017edc:	4603      	mov	r3, r0
 8017ede:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
            modReg&=RADIO_BIT_MASK(4);
 8017ee2:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8017ee6:	f023 0310 	bic.w	r3, r3, #16
 8017eea:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
            RadioWrite(SUBGHZ_AGCGFORSTCFGR, modReg);
 8017eee:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8017ef2:	4619      	mov	r1, r3
 8017ef4:	f640 00b8 	movw	r0, #2232	@ 0x8b8
 8017ef8:	f000 fe02 	bl	8018b00 <RadioWrite>
            RadioWrite(SUBGHZ_AGCGFORSTPOWTHR, 0x4 );
 8017efc:	2104      	movs	r1, #4
 8017efe:	f640 00b9 	movw	r0, #2233	@ 0x8b9
 8017f02:	f000 fdfd 	bl	8018b00 <RadioWrite>
            modReg= RadioRead(SUBGHZ_AGCRSSICTL0R);
 8017f06:	f640 009b 	movw	r0, #2203	@ 0x89b
 8017f0a:	f000 fe0b 	bl	8018b24 <RadioRead>
 8017f0e:	4603      	mov	r3, r0
 8017f10:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
            modReg&=( RADIO_BIT_MASK(2) & RADIO_BIT_MASK(3) & RADIO_BIT_MASK(4) );
 8017f14:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8017f18:	f023 031c 	bic.w	r3, r3, #28
 8017f1c:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
            RadioWrite(SUBGHZ_AGCRSSICTL0R, (modReg| (0x1<<3) ) );
 8017f20:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8017f24:	f043 0308 	orr.w	r3, r3, #8
 8017f28:	b2db      	uxtb	r3, r3
 8017f2a:	4619      	mov	r1, r3
 8017f2c:	f640 009b 	movw	r0, #2203	@ 0x89b
 8017f30:	f000 fde6 	bl	8018b00 <RadioWrite>
            modReg= RadioRead(SUBGHZ_GAFCR);
 8017f34:	f240 60d1 	movw	r0, #1745	@ 0x6d1
 8017f38:	f000 fdf4 	bl	8018b24 <RadioRead>
 8017f3c:	4603      	mov	r3, r0
 8017f3e:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
            modReg&=( RADIO_BIT_MASK(3) & RADIO_BIT_MASK(4) );
 8017f42:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8017f46:	f023 0318 	bic.w	r3, r3, #24
 8017f4a:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
            RadioWrite(SUBGHZ_GAFCR, (modReg| (0x3<<3) ));
 8017f4e:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8017f52:	f043 0318 	orr.w	r3, r3, #24
 8017f56:	b2db      	uxtb	r3, r3
 8017f58:	4619      	mov	r1, r3
 8017f5a:	f240 60d1 	movw	r0, #1745	@ 0x6d1
 8017f5e:	f000 fdcf 	bl	8018b00 <RadioWrite>
            modReg= RadioRead(SUBGHZ_GBSYNCR);
 8017f62:	f240 60ac 	movw	r0, #1708	@ 0x6ac
 8017f66:	f000 fddd 	bl	8018b24 <RadioRead>
 8017f6a:	4603      	mov	r3, r0
 8017f6c:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
            modReg&=( RADIO_BIT_MASK(4) & RADIO_BIT_MASK(5) & RADIO_BIT_MASK(6) );
 8017f70:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8017f74:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8017f78:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
            RadioWrite(SUBGHZ_GBSYNCR, (modReg| (0x5<<4) ));
 8017f7c:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8017f80:	f043 0350 	orr.w	r3, r3, #80	@ 0x50
 8017f84:	b2db      	uxtb	r3, r3
 8017f86:	4619      	mov	r1, r3
 8017f88:	f240 60ac 	movw	r0, #1708	@ 0x6ac
 8017f8c:	f000 fdb8 	bl	8018b00 <RadioWrite>
            SubgRf.RxTimeout = ( uint32_t )(( symbTimeout * 8 * 1000 ) /datarate);
 8017f90:	8f3b      	ldrh	r3, [r7, #56]	@ 0x38
 8017f92:	f44f 52fa 	mov.w	r2, #8000	@ 0x1f40
 8017f96:	fb02 f303 	mul.w	r3, r2, r3
 8017f9a:	461a      	mov	r2, r3
 8017f9c:	687b      	ldr	r3, [r7, #4]
 8017f9e:	fbb2 f3f3 	udiv	r3, r2, r3
 8017fa2:	4a4b      	ldr	r2, [pc, #300]	@ (80180d0 <RadioSetRxConfig+0x2fc>)
 8017fa4:	6093      	str	r3, [r2, #8]
            break;
 8017fa6:	e115      	b.n	80181d4 <RadioSetRxConfig+0x400>
            SUBGRF_SetStopRxTimerOnPreambleDetect( false );
 8017fa8:	2000      	movs	r0, #0
 8017faa:	f002 f807 	bl	8019fbc <SUBGRF_SetStopRxTimerOnPreambleDetect>
            SubgRf.ModulationParams.PacketType = PACKET_TYPE_GFSK;
 8017fae:	4b48      	ldr	r3, [pc, #288]	@ (80180d0 <RadioSetRxConfig+0x2fc>)
 8017fb0:	2200      	movs	r2, #0
 8017fb2:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38
            SubgRf.ModulationParams.Params.Gfsk.BitRate = datarate;
 8017fb6:	4a46      	ldr	r2, [pc, #280]	@ (80180d0 <RadioSetRxConfig+0x2fc>)
 8017fb8:	687b      	ldr	r3, [r7, #4]
 8017fba:	63d3      	str	r3, [r2, #60]	@ 0x3c
            SubgRf.ModulationParams.Params.Gfsk.ModulationShaping = MOD_SHAPING_G_BT_1;
 8017fbc:	4b44      	ldr	r3, [pc, #272]	@ (80180d0 <RadioSetRxConfig+0x2fc>)
 8017fbe:	220b      	movs	r2, #11
 8017fc0:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
            SubgRf.ModulationParams.Params.Gfsk.Bandwidth = SUBGRF_GetFskBandwidthRegValue( bandwidth );
 8017fc4:	68b8      	ldr	r0, [r7, #8]
 8017fc6:	f002 fee5 	bl	801ad94 <SUBGRF_GetFskBandwidthRegValue>
 8017fca:	4603      	mov	r3, r0
 8017fcc:	461a      	mov	r2, r3
 8017fce:	4b40      	ldr	r3, [pc, #256]	@ (80180d0 <RadioSetRxConfig+0x2fc>)
 8017fd0:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
            SubgRf.PacketParams.PacketType = PACKET_TYPE_GFSK;
 8017fd4:	4b3e      	ldr	r3, [pc, #248]	@ (80180d0 <RadioSetRxConfig+0x2fc>)
 8017fd6:	2200      	movs	r2, #0
 8017fd8:	739a      	strb	r2, [r3, #14]
            SubgRf.PacketParams.Params.Gfsk.PreambleLength = ( preambleLen << 3 ); // convert byte into bit
 8017fda:	8ebb      	ldrh	r3, [r7, #52]	@ 0x34
 8017fdc:	00db      	lsls	r3, r3, #3
 8017fde:	b29a      	uxth	r2, r3
 8017fe0:	4b3b      	ldr	r3, [pc, #236]	@ (80180d0 <RadioSetRxConfig+0x2fc>)
 8017fe2:	821a      	strh	r2, [r3, #16]
            SubgRf.PacketParams.Params.Gfsk.PreambleMinDetect = RADIO_PREAMBLE_DETECTOR_08_BITS;
 8017fe4:	4b3a      	ldr	r3, [pc, #232]	@ (80180d0 <RadioSetRxConfig+0x2fc>)
 8017fe6:	2204      	movs	r2, #4
 8017fe8:	749a      	strb	r2, [r3, #18]
            SubgRf.PacketParams.Params.Gfsk.SyncWordLength = 3 << 3; // convert byte into bit
 8017fea:	4b39      	ldr	r3, [pc, #228]	@ (80180d0 <RadioSetRxConfig+0x2fc>)
 8017fec:	2218      	movs	r2, #24
 8017fee:	74da      	strb	r2, [r3, #19]
            SubgRf.PacketParams.Params.Gfsk.AddrComp = RADIO_ADDRESSCOMP_FILT_OFF;
 8017ff0:	4b37      	ldr	r3, [pc, #220]	@ (80180d0 <RadioSetRxConfig+0x2fc>)
 8017ff2:	2200      	movs	r2, #0
 8017ff4:	751a      	strb	r2, [r3, #20]
            SubgRf.PacketParams.Params.Gfsk.HeaderType = ( fixLen == true ) ? RADIO_PACKET_FIXED_LENGTH : RADIO_PACKET_VARIABLE_LENGTH;
 8017ff6:	f897 303c 	ldrb.w	r3, [r7, #60]	@ 0x3c
 8017ffa:	f083 0301 	eor.w	r3, r3, #1
 8017ffe:	b2db      	uxtb	r3, r3
 8018000:	461a      	mov	r2, r3
 8018002:	4b33      	ldr	r3, [pc, #204]	@ (80180d0 <RadioSetRxConfig+0x2fc>)
 8018004:	755a      	strb	r2, [r3, #21]
            SubgRf.PacketParams.Params.Gfsk.PayloadLength = MaxPayloadLength;
 8018006:	4b33      	ldr	r3, [pc, #204]	@ (80180d4 <RadioSetRxConfig+0x300>)
 8018008:	781a      	ldrb	r2, [r3, #0]
 801800a:	4b31      	ldr	r3, [pc, #196]	@ (80180d0 <RadioSetRxConfig+0x2fc>)
 801800c:	759a      	strb	r2, [r3, #22]
            if( crcOn == true )
 801800e:	f897 3044 	ldrb.w	r3, [r7, #68]	@ 0x44
 8018012:	2b00      	cmp	r3, #0
 8018014:	d003      	beq.n	801801e <RadioSetRxConfig+0x24a>
                SubgRf.PacketParams.Params.Gfsk.CrcLength = RADIO_CRC_2_BYTES_CCIT;
 8018016:	4b2e      	ldr	r3, [pc, #184]	@ (80180d0 <RadioSetRxConfig+0x2fc>)
 8018018:	22f2      	movs	r2, #242	@ 0xf2
 801801a:	75da      	strb	r2, [r3, #23]
 801801c:	e002      	b.n	8018024 <RadioSetRxConfig+0x250>
                SubgRf.PacketParams.Params.Gfsk.CrcLength = RADIO_CRC_OFF;
 801801e:	4b2c      	ldr	r3, [pc, #176]	@ (80180d0 <RadioSetRxConfig+0x2fc>)
 8018020:	2201      	movs	r2, #1
 8018022:	75da      	strb	r2, [r3, #23]
            SubgRf.PacketParams.Params.Gfsk.DcFree = RADIO_DC_FREEWHITENING;
 8018024:	4b2a      	ldr	r3, [pc, #168]	@ (80180d0 <RadioSetRxConfig+0x2fc>)
 8018026:	2201      	movs	r2, #1
 8018028:	761a      	strb	r2, [r3, #24]
            RadioStandby( );
 801802a:	f000 fc68 	bl	80188fe <RadioStandby>
            RadioSetModem( MODEM_FSK );
 801802e:	2000      	movs	r0, #0
 8018030:	f7ff fdfc 	bl	8017c2c <RadioSetModem>
            SUBGRF_SetModulationParams( &SubgRf.ModulationParams );
 8018034:	4828      	ldr	r0, [pc, #160]	@ (80180d8 <RadioSetRxConfig+0x304>)
 8018036:	f002 fa65 	bl	801a504 <SUBGRF_SetModulationParams>
            SUBGRF_SetPacketParams( &SubgRf.PacketParams );
 801803a:	4828      	ldr	r0, [pc, #160]	@ (80180dc <RadioSetRxConfig+0x308>)
 801803c:	f002 fb30 	bl	801a6a0 <SUBGRF_SetPacketParams>
            SUBGRF_SetSyncWord( ( uint8_t[] ){ 0xC1, 0x94, 0xC1, 0x00, 0x00, 0x00, 0x00, 0x00 } );
 8018040:	4a28      	ldr	r2, [pc, #160]	@ (80180e4 <RadioSetRxConfig+0x310>)
 8018042:	f107 0314 	add.w	r3, r7, #20
 8018046:	e892 0003 	ldmia.w	r2, {r0, r1}
 801804a:	e883 0003 	stmia.w	r3, {r0, r1}
 801804e:	f107 0314 	add.w	r3, r7, #20
 8018052:	4618      	mov	r0, r3
 8018054:	f001 fde9 	bl	8019c2a <SUBGRF_SetSyncWord>
            SUBGRF_SetWhiteningSeed( 0x01FF );
 8018058:	f240 10ff 	movw	r0, #511	@ 0x1ff
 801805c:	f001 fe34 	bl	8019cc8 <SUBGRF_SetWhiteningSeed>
            SubgRf.RxTimeout = ( uint32_t )(( symbTimeout * 8 * 1000 ) /datarate);
 8018060:	8f3b      	ldrh	r3, [r7, #56]	@ 0x38
 8018062:	f44f 52fa 	mov.w	r2, #8000	@ 0x1f40
 8018066:	fb02 f303 	mul.w	r3, r2, r3
 801806a:	461a      	mov	r2, r3
 801806c:	687b      	ldr	r3, [r7, #4]
 801806e:	fbb2 f3f3 	udiv	r3, r2, r3
 8018072:	4a17      	ldr	r2, [pc, #92]	@ (80180d0 <RadioSetRxConfig+0x2fc>)
 8018074:	6093      	str	r3, [r2, #8]
            break;
 8018076:	e0ad      	b.n	80181d4 <RadioSetRxConfig+0x400>
            SUBGRF_SetStopRxTimerOnPreambleDetect( false );
 8018078:	2000      	movs	r0, #0
 801807a:	f001 ff9f 	bl	8019fbc <SUBGRF_SetStopRxTimerOnPreambleDetect>
            SubgRf.ModulationParams.PacketType = PACKET_TYPE_LORA;
 801807e:	4b14      	ldr	r3, [pc, #80]	@ (80180d0 <RadioSetRxConfig+0x2fc>)
 8018080:	2201      	movs	r2, #1
 8018082:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38
            SubgRf.ModulationParams.Params.LoRa.SpreadingFactor = ( RadioLoRaSpreadingFactors_t )datarate;
 8018086:	687b      	ldr	r3, [r7, #4]
 8018088:	b2da      	uxtb	r2, r3
 801808a:	4b11      	ldr	r3, [pc, #68]	@ (80180d0 <RadioSetRxConfig+0x2fc>)
 801808c:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
            SubgRf.ModulationParams.Params.LoRa.Bandwidth = Bandwidths[bandwidth];
 8018090:	4a15      	ldr	r2, [pc, #84]	@ (80180e8 <RadioSetRxConfig+0x314>)
 8018092:	68bb      	ldr	r3, [r7, #8]
 8018094:	4413      	add	r3, r2
 8018096:	781a      	ldrb	r2, [r3, #0]
 8018098:	4b0d      	ldr	r3, [pc, #52]	@ (80180d0 <RadioSetRxConfig+0x2fc>)
 801809a:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
            SubgRf.ModulationParams.Params.LoRa.CodingRate = ( RadioLoRaCodingRates_t )coderate;
 801809e:	4a0c      	ldr	r2, [pc, #48]	@ (80180d0 <RadioSetRxConfig+0x2fc>)
 80180a0:	7bbb      	ldrb	r3, [r7, #14]
 80180a2:	f882 3052 	strb.w	r3, [r2, #82]	@ 0x52
            if( ( ( bandwidth == 0 ) && ( ( datarate == 11 ) || ( datarate == 12 ) ) ) ||
 80180a6:	68bb      	ldr	r3, [r7, #8]
 80180a8:	2b00      	cmp	r3, #0
 80180aa:	d105      	bne.n	80180b8 <RadioSetRxConfig+0x2e4>
 80180ac:	687b      	ldr	r3, [r7, #4]
 80180ae:	2b0b      	cmp	r3, #11
 80180b0:	d008      	beq.n	80180c4 <RadioSetRxConfig+0x2f0>
 80180b2:	687b      	ldr	r3, [r7, #4]
 80180b4:	2b0c      	cmp	r3, #12
 80180b6:	d005      	beq.n	80180c4 <RadioSetRxConfig+0x2f0>
 80180b8:	68bb      	ldr	r3, [r7, #8]
 80180ba:	2b01      	cmp	r3, #1
 80180bc:	d116      	bne.n	80180ec <RadioSetRxConfig+0x318>
                ( ( bandwidth == 1 ) && ( datarate == 12 ) ) )
 80180be:	687b      	ldr	r3, [r7, #4]
 80180c0:	2b0c      	cmp	r3, #12
 80180c2:	d113      	bne.n	80180ec <RadioSetRxConfig+0x318>
                SubgRf.ModulationParams.Params.LoRa.LowDatarateOptimize = 0x01;
 80180c4:	4b02      	ldr	r3, [pc, #8]	@ (80180d0 <RadioSetRxConfig+0x2fc>)
 80180c6:	2201      	movs	r2, #1
 80180c8:	f883 2053 	strb.w	r2, [r3, #83]	@ 0x53
 80180cc:	e012      	b.n	80180f4 <RadioSetRxConfig+0x320>
 80180ce:	bf00      	nop
 80180d0:	20001c68 	.word	0x20001c68
 80180d4:	20000134 	.word	0x20000134
 80180d8:	20001ca0 	.word	0x20001ca0
 80180dc:	20001c76 	.word	0x20001c76
 80180e0:	0801cf4c 	.word	0x0801cf4c
 80180e4:	0801cf54 	.word	0x0801cf54
 80180e8:	0801d5a8 	.word	0x0801d5a8
                SubgRf.ModulationParams.Params.LoRa.LowDatarateOptimize = 0x00;
 80180ec:	4b3b      	ldr	r3, [pc, #236]	@ (80181dc <RadioSetRxConfig+0x408>)
 80180ee:	2200      	movs	r2, #0
 80180f0:	f883 2053 	strb.w	r2, [r3, #83]	@ 0x53
            SubgRf.PacketParams.PacketType = PACKET_TYPE_LORA;
 80180f4:	4b39      	ldr	r3, [pc, #228]	@ (80181dc <RadioSetRxConfig+0x408>)
 80180f6:	2201      	movs	r2, #1
 80180f8:	739a      	strb	r2, [r3, #14]
            if( ( SubgRf.ModulationParams.Params.LoRa.SpreadingFactor == LORA_SF5 ) ||
 80180fa:	4b38      	ldr	r3, [pc, #224]	@ (80181dc <RadioSetRxConfig+0x408>)
 80180fc:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 8018100:	2b05      	cmp	r3, #5
 8018102:	d004      	beq.n	801810e <RadioSetRxConfig+0x33a>
                ( SubgRf.ModulationParams.Params.LoRa.SpreadingFactor == LORA_SF6 ) )
 8018104:	4b35      	ldr	r3, [pc, #212]	@ (80181dc <RadioSetRxConfig+0x408>)
 8018106:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
            if( ( SubgRf.ModulationParams.Params.LoRa.SpreadingFactor == LORA_SF5 ) ||
 801810a:	2b06      	cmp	r3, #6
 801810c:	d10a      	bne.n	8018124 <RadioSetRxConfig+0x350>
                if( preambleLen < 12 )
 801810e:	8ebb      	ldrh	r3, [r7, #52]	@ 0x34
 8018110:	2b0b      	cmp	r3, #11
 8018112:	d803      	bhi.n	801811c <RadioSetRxConfig+0x348>
                    SubgRf.PacketParams.Params.LoRa.PreambleLength = 12;
 8018114:	4b31      	ldr	r3, [pc, #196]	@ (80181dc <RadioSetRxConfig+0x408>)
 8018116:	220c      	movs	r2, #12
 8018118:	839a      	strh	r2, [r3, #28]
                if( preambleLen < 12 )
 801811a:	e006      	b.n	801812a <RadioSetRxConfig+0x356>
                    SubgRf.PacketParams.Params.LoRa.PreambleLength = preambleLen;
 801811c:	4a2f      	ldr	r2, [pc, #188]	@ (80181dc <RadioSetRxConfig+0x408>)
 801811e:	8ebb      	ldrh	r3, [r7, #52]	@ 0x34
 8018120:	8393      	strh	r3, [r2, #28]
                if( preambleLen < 12 )
 8018122:	e002      	b.n	801812a <RadioSetRxConfig+0x356>
                SubgRf.PacketParams.Params.LoRa.PreambleLength = preambleLen;
 8018124:	4a2d      	ldr	r2, [pc, #180]	@ (80181dc <RadioSetRxConfig+0x408>)
 8018126:	8ebb      	ldrh	r3, [r7, #52]	@ 0x34
 8018128:	8393      	strh	r3, [r2, #28]
            SubgRf.PacketParams.Params.LoRa.HeaderType = ( RadioLoRaPacketLengthsMode_t )fixLen;
 801812a:	f897 203c 	ldrb.w	r2, [r7, #60]	@ 0x3c
 801812e:	4b2b      	ldr	r3, [pc, #172]	@ (80181dc <RadioSetRxConfig+0x408>)
 8018130:	779a      	strb	r2, [r3, #30]
            SubgRf.PacketParams.Params.LoRa.PayloadLength = MaxPayloadLength;
 8018132:	4b2b      	ldr	r3, [pc, #172]	@ (80181e0 <RadioSetRxConfig+0x40c>)
 8018134:	781a      	ldrb	r2, [r3, #0]
 8018136:	4b29      	ldr	r3, [pc, #164]	@ (80181dc <RadioSetRxConfig+0x408>)
 8018138:	77da      	strb	r2, [r3, #31]
            SubgRf.PacketParams.Params.LoRa.CrcMode = ( RadioLoRaCrcModes_t )crcOn;
 801813a:	f897 2044 	ldrb.w	r2, [r7, #68]	@ 0x44
 801813e:	4b27      	ldr	r3, [pc, #156]	@ (80181dc <RadioSetRxConfig+0x408>)
 8018140:	f883 2020 	strb.w	r2, [r3, #32]
            SubgRf.PacketParams.Params.LoRa.InvertIQ = ( RadioLoRaIQModes_t )iqInverted;
 8018144:	f897 2050 	ldrb.w	r2, [r7, #80]	@ 0x50
 8018148:	4b24      	ldr	r3, [pc, #144]	@ (80181dc <RadioSetRxConfig+0x408>)
 801814a:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21
            RadioStandby( );
 801814e:	f000 fbd6 	bl	80188fe <RadioStandby>
            RadioSetModem( MODEM_LORA );
 8018152:	2001      	movs	r0, #1
 8018154:	f7ff fd6a 	bl	8017c2c <RadioSetModem>
            SUBGRF_SetModulationParams( &SubgRf.ModulationParams );
 8018158:	4822      	ldr	r0, [pc, #136]	@ (80181e4 <RadioSetRxConfig+0x410>)
 801815a:	f002 f9d3 	bl	801a504 <SUBGRF_SetModulationParams>
            SUBGRF_SetPacketParams( &SubgRf.PacketParams );
 801815e:	4822      	ldr	r0, [pc, #136]	@ (80181e8 <RadioSetRxConfig+0x414>)
 8018160:	f002 fa9e 	bl	801a6a0 <SUBGRF_SetPacketParams>
            SUBGRF_SetLoRaSymbNumTimeout( symbTimeout );
 8018164:	8f3b      	ldrh	r3, [r7, #56]	@ 0x38
 8018166:	b2db      	uxtb	r3, r3
 8018168:	4618      	mov	r0, r3
 801816a:	f001 ff36 	bl	8019fda <SUBGRF_SetLoRaSymbNumTimeout>
            SUBGRF_WriteRegister(SUBGHZ_AGCCFG,SUBGRF_ReadRegister(SUBGHZ_AGCCFG)&0x1);
 801816e:	f640 00a3 	movw	r0, #2211	@ 0x8a3
 8018172:	f002 fbfd 	bl	801a970 <SUBGRF_ReadRegister>
 8018176:	4603      	mov	r3, r0
 8018178:	f003 0301 	and.w	r3, r3, #1
 801817c:	b2db      	uxtb	r3, r3
 801817e:	4619      	mov	r1, r3
 8018180:	f640 00a3 	movw	r0, #2211	@ 0x8a3
 8018184:	f002 fbd2 	bl	801a92c <SUBGRF_WriteRegister>
            if( SubgRf.PacketParams.Params.LoRa.InvertIQ == LORA_IQ_INVERTED )
 8018188:	4b14      	ldr	r3, [pc, #80]	@ (80181dc <RadioSetRxConfig+0x408>)
 801818a:	f893 3021 	ldrb.w	r3, [r3, #33]	@ 0x21
 801818e:	2b01      	cmp	r3, #1
 8018190:	d10d      	bne.n	80181ae <RadioSetRxConfig+0x3da>
                SUBGRF_WriteRegister( SUBGHZ_LIQPOLR, SUBGRF_ReadRegister( SUBGHZ_LIQPOLR ) & ~( 1 << 2 ) );
 8018192:	f240 7036 	movw	r0, #1846	@ 0x736
 8018196:	f002 fbeb 	bl	801a970 <SUBGRF_ReadRegister>
 801819a:	4603      	mov	r3, r0
 801819c:	f023 0304 	bic.w	r3, r3, #4
 80181a0:	b2db      	uxtb	r3, r3
 80181a2:	4619      	mov	r1, r3
 80181a4:	f240 7036 	movw	r0, #1846	@ 0x736
 80181a8:	f002 fbc0 	bl	801a92c <SUBGRF_WriteRegister>
 80181ac:	e00c      	b.n	80181c8 <RadioSetRxConfig+0x3f4>
                SUBGRF_WriteRegister( SUBGHZ_LIQPOLR, SUBGRF_ReadRegister( SUBGHZ_LIQPOLR ) | ( 1 << 2 ) );
 80181ae:	f240 7036 	movw	r0, #1846	@ 0x736
 80181b2:	f002 fbdd 	bl	801a970 <SUBGRF_ReadRegister>
 80181b6:	4603      	mov	r3, r0
 80181b8:	f043 0304 	orr.w	r3, r3, #4
 80181bc:	b2db      	uxtb	r3, r3
 80181be:	4619      	mov	r1, r3
 80181c0:	f240 7036 	movw	r0, #1846	@ 0x736
 80181c4:	f002 fbb2 	bl	801a92c <SUBGRF_WriteRegister>
            SubgRf.RxTimeout = 0xFFFF;
 80181c8:	4b04      	ldr	r3, [pc, #16]	@ (80181dc <RadioSetRxConfig+0x408>)
 80181ca:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 80181ce:	609a      	str	r2, [r3, #8]
            break;
 80181d0:	e000      	b.n	80181d4 <RadioSetRxConfig+0x400>
            break;
 80181d2:	bf00      	nop
    }
}
 80181d4:	bf00      	nop
 80181d6:	3728      	adds	r7, #40	@ 0x28
 80181d8:	46bd      	mov	sp, r7
 80181da:	bd80      	pop	{r7, pc}
 80181dc:	20001c68 	.word	0x20001c68
 80181e0:	20000134 	.word	0x20000134
 80181e4:	20001ca0 	.word	0x20001ca0
 80181e8:	20001c76 	.word	0x20001c76

080181ec <RadioSetTxConfig>:
static void RadioSetTxConfig( RadioModems_t modem, int8_t power, uint32_t fdev,
                              uint32_t bandwidth, uint32_t datarate,
                              uint8_t coderate, uint16_t preambleLen,
                              bool fixLen, bool crcOn, bool freqHopOn,
                              uint8_t hopPeriod, bool iqInverted, uint32_t timeout )
{
 80181ec:	b580      	push	{r7, lr}
 80181ee:	b086      	sub	sp, #24
 80181f0:	af00      	add	r7, sp, #0
 80181f2:	60ba      	str	r2, [r7, #8]
 80181f4:	607b      	str	r3, [r7, #4]
 80181f6:	4603      	mov	r3, r0
 80181f8:	73fb      	strb	r3, [r7, #15]
 80181fa:	460b      	mov	r3, r1
 80181fc:	73bb      	strb	r3, [r7, #14]
#if( RADIO_LR_FHSS_IS_ON == 1 )
    /*disable LrFhss*/
    SubgRf.lr_fhss.is_lr_fhss_on = false;
#endif /* RADIO_LR_FHSS_IS_ON == 1 */
    RFW_DeInit();
 80181fe:	f002 fe96 	bl	801af2e <RFW_DeInit>
    switch( modem )
 8018202:	7bfb      	ldrb	r3, [r7, #15]
 8018204:	2b04      	cmp	r3, #4
 8018206:	f000 80c7 	beq.w	8018398 <RadioSetTxConfig+0x1ac>
 801820a:	2b04      	cmp	r3, #4
 801820c:	f300 80d6 	bgt.w	80183bc <RadioSetTxConfig+0x1d0>
 8018210:	2b00      	cmp	r3, #0
 8018212:	d002      	beq.n	801821a <RadioSetTxConfig+0x2e>
 8018214:	2b01      	cmp	r3, #1
 8018216:	d059      	beq.n	80182cc <RadioSetTxConfig+0xe0>
            SubgRf.ModulationParams.Params.Bpsk.ModulationShaping = MOD_SHAPING_DBPSK;
            SUBGRF_SetModulationParams( &SubgRf.ModulationParams );
            break;
#endif /*RADIO_SIGFOX_ENABLE == 1*/
        default:
            break;
 8018218:	e0d0      	b.n	80183bc <RadioSetTxConfig+0x1d0>
            SubgRf.ModulationParams.PacketType = PACKET_TYPE_GFSK;
 801821a:	4b77      	ldr	r3, [pc, #476]	@ (80183f8 <RadioSetTxConfig+0x20c>)
 801821c:	2200      	movs	r2, #0
 801821e:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38
            SubgRf.ModulationParams.Params.Gfsk.BitRate = datarate;
 8018222:	4a75      	ldr	r2, [pc, #468]	@ (80183f8 <RadioSetTxConfig+0x20c>)
 8018224:	6a3b      	ldr	r3, [r7, #32]
 8018226:	63d3      	str	r3, [r2, #60]	@ 0x3c
            SubgRf.ModulationParams.Params.Gfsk.ModulationShaping = MOD_SHAPING_G_BT_1;
 8018228:	4b73      	ldr	r3, [pc, #460]	@ (80183f8 <RadioSetTxConfig+0x20c>)
 801822a:	220b      	movs	r2, #11
 801822c:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
            SubgRf.ModulationParams.Params.Gfsk.Bandwidth = SUBGRF_GetFskBandwidthRegValue( bandwidth );
 8018230:	6878      	ldr	r0, [r7, #4]
 8018232:	f002 fdaf 	bl	801ad94 <SUBGRF_GetFskBandwidthRegValue>
 8018236:	4603      	mov	r3, r0
 8018238:	461a      	mov	r2, r3
 801823a:	4b6f      	ldr	r3, [pc, #444]	@ (80183f8 <RadioSetTxConfig+0x20c>)
 801823c:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
            SubgRf.ModulationParams.Params.Gfsk.Fdev = fdev;
 8018240:	4a6d      	ldr	r2, [pc, #436]	@ (80183f8 <RadioSetTxConfig+0x20c>)
 8018242:	68bb      	ldr	r3, [r7, #8]
 8018244:	6413      	str	r3, [r2, #64]	@ 0x40
            SubgRf.PacketParams.PacketType = PACKET_TYPE_GFSK;
 8018246:	4b6c      	ldr	r3, [pc, #432]	@ (80183f8 <RadioSetTxConfig+0x20c>)
 8018248:	2200      	movs	r2, #0
 801824a:	739a      	strb	r2, [r3, #14]
            SubgRf.PacketParams.Params.Gfsk.PreambleLength = ( preambleLen << 3 ); // convert byte into bit
 801824c:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 801824e:	00db      	lsls	r3, r3, #3
 8018250:	b29a      	uxth	r2, r3
 8018252:	4b69      	ldr	r3, [pc, #420]	@ (80183f8 <RadioSetTxConfig+0x20c>)
 8018254:	821a      	strh	r2, [r3, #16]
            SubgRf.PacketParams.Params.Gfsk.PreambleMinDetect = RADIO_PREAMBLE_DETECTOR_08_BITS;
 8018256:	4b68      	ldr	r3, [pc, #416]	@ (80183f8 <RadioSetTxConfig+0x20c>)
 8018258:	2204      	movs	r2, #4
 801825a:	749a      	strb	r2, [r3, #18]
            SubgRf.PacketParams.Params.Gfsk.SyncWordLength = 3 << 3 ; // convert byte into bit
 801825c:	4b66      	ldr	r3, [pc, #408]	@ (80183f8 <RadioSetTxConfig+0x20c>)
 801825e:	2218      	movs	r2, #24
 8018260:	74da      	strb	r2, [r3, #19]
            SubgRf.PacketParams.Params.Gfsk.AddrComp = RADIO_ADDRESSCOMP_FILT_OFF;
 8018262:	4b65      	ldr	r3, [pc, #404]	@ (80183f8 <RadioSetTxConfig+0x20c>)
 8018264:	2200      	movs	r2, #0
 8018266:	751a      	strb	r2, [r3, #20]
            SubgRf.PacketParams.Params.Gfsk.HeaderType = ( fixLen == true ) ? RADIO_PACKET_FIXED_LENGTH : RADIO_PACKET_VARIABLE_LENGTH;
 8018268:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 801826c:	f083 0301 	eor.w	r3, r3, #1
 8018270:	b2db      	uxtb	r3, r3
 8018272:	461a      	mov	r2, r3
 8018274:	4b60      	ldr	r3, [pc, #384]	@ (80183f8 <RadioSetTxConfig+0x20c>)
 8018276:	755a      	strb	r2, [r3, #21]
            if( crcOn == true )
 8018278:	f897 3030 	ldrb.w	r3, [r7, #48]	@ 0x30
 801827c:	2b00      	cmp	r3, #0
 801827e:	d003      	beq.n	8018288 <RadioSetTxConfig+0x9c>
                SubgRf.PacketParams.Params.Gfsk.CrcLength = RADIO_CRC_2_BYTES_CCIT;
 8018280:	4b5d      	ldr	r3, [pc, #372]	@ (80183f8 <RadioSetTxConfig+0x20c>)
 8018282:	22f2      	movs	r2, #242	@ 0xf2
 8018284:	75da      	strb	r2, [r3, #23]
 8018286:	e002      	b.n	801828e <RadioSetTxConfig+0xa2>
                SubgRf.PacketParams.Params.Gfsk.CrcLength = RADIO_CRC_OFF;
 8018288:	4b5b      	ldr	r3, [pc, #364]	@ (80183f8 <RadioSetTxConfig+0x20c>)
 801828a:	2201      	movs	r2, #1
 801828c:	75da      	strb	r2, [r3, #23]
            SubgRf.PacketParams.Params.Gfsk.DcFree = RADIO_DC_FREEWHITENING;
 801828e:	4b5a      	ldr	r3, [pc, #360]	@ (80183f8 <RadioSetTxConfig+0x20c>)
 8018290:	2201      	movs	r2, #1
 8018292:	761a      	strb	r2, [r3, #24]
            RadioStandby( );
 8018294:	f000 fb33 	bl	80188fe <RadioStandby>
            RadioSetModem(  MODEM_FSK  );
 8018298:	2000      	movs	r0, #0
 801829a:	f7ff fcc7 	bl	8017c2c <RadioSetModem>
            SUBGRF_SetModulationParams( &SubgRf.ModulationParams );
 801829e:	4857      	ldr	r0, [pc, #348]	@ (80183fc <RadioSetTxConfig+0x210>)
 80182a0:	f002 f930 	bl	801a504 <SUBGRF_SetModulationParams>
            SUBGRF_SetPacketParams( &SubgRf.PacketParams );
 80182a4:	4856      	ldr	r0, [pc, #344]	@ (8018400 <RadioSetTxConfig+0x214>)
 80182a6:	f002 f9fb 	bl	801a6a0 <SUBGRF_SetPacketParams>
            SUBGRF_SetSyncWord( ( uint8_t[] ){ 0xC1, 0x94, 0xC1, 0x00, 0x00, 0x00, 0x00, 0x00 } );
 80182aa:	4a56      	ldr	r2, [pc, #344]	@ (8018404 <RadioSetTxConfig+0x218>)
 80182ac:	f107 0310 	add.w	r3, r7, #16
 80182b0:	e892 0003 	ldmia.w	r2, {r0, r1}
 80182b4:	e883 0003 	stmia.w	r3, {r0, r1}
 80182b8:	f107 0310 	add.w	r3, r7, #16
 80182bc:	4618      	mov	r0, r3
 80182be:	f001 fcb4 	bl	8019c2a <SUBGRF_SetSyncWord>
            SUBGRF_SetWhiteningSeed( 0x01FF );
 80182c2:	f240 10ff 	movw	r0, #511	@ 0x1ff
 80182c6:	f001 fcff 	bl	8019cc8 <SUBGRF_SetWhiteningSeed>
            break;
 80182ca:	e078      	b.n	80183be <RadioSetTxConfig+0x1d2>
            SubgRf.ModulationParams.PacketType = PACKET_TYPE_LORA;
 80182cc:	4b4a      	ldr	r3, [pc, #296]	@ (80183f8 <RadioSetTxConfig+0x20c>)
 80182ce:	2201      	movs	r2, #1
 80182d0:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38
            SubgRf.ModulationParams.Params.LoRa.SpreadingFactor = ( RadioLoRaSpreadingFactors_t ) datarate;
 80182d4:	6a3b      	ldr	r3, [r7, #32]
 80182d6:	b2da      	uxtb	r2, r3
 80182d8:	4b47      	ldr	r3, [pc, #284]	@ (80183f8 <RadioSetTxConfig+0x20c>)
 80182da:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
            SubgRf.ModulationParams.Params.LoRa.Bandwidth =  Bandwidths[bandwidth];
 80182de:	4a4a      	ldr	r2, [pc, #296]	@ (8018408 <RadioSetTxConfig+0x21c>)
 80182e0:	687b      	ldr	r3, [r7, #4]
 80182e2:	4413      	add	r3, r2
 80182e4:	781a      	ldrb	r2, [r3, #0]
 80182e6:	4b44      	ldr	r3, [pc, #272]	@ (80183f8 <RadioSetTxConfig+0x20c>)
 80182e8:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
            SubgRf.ModulationParams.Params.LoRa.CodingRate= ( RadioLoRaCodingRates_t )coderate;
 80182ec:	4a42      	ldr	r2, [pc, #264]	@ (80183f8 <RadioSetTxConfig+0x20c>)
 80182ee:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 80182f2:	f882 3052 	strb.w	r3, [r2, #82]	@ 0x52
            if( ( ( bandwidth == 0 ) && ( ( datarate == 11 ) || ( datarate == 12 ) ) ) ||
 80182f6:	687b      	ldr	r3, [r7, #4]
 80182f8:	2b00      	cmp	r3, #0
 80182fa:	d105      	bne.n	8018308 <RadioSetTxConfig+0x11c>
 80182fc:	6a3b      	ldr	r3, [r7, #32]
 80182fe:	2b0b      	cmp	r3, #11
 8018300:	d008      	beq.n	8018314 <RadioSetTxConfig+0x128>
 8018302:	6a3b      	ldr	r3, [r7, #32]
 8018304:	2b0c      	cmp	r3, #12
 8018306:	d005      	beq.n	8018314 <RadioSetTxConfig+0x128>
 8018308:	687b      	ldr	r3, [r7, #4]
 801830a:	2b01      	cmp	r3, #1
 801830c:	d107      	bne.n	801831e <RadioSetTxConfig+0x132>
                ( ( bandwidth == 1 ) && ( datarate == 12 ) ) )
 801830e:	6a3b      	ldr	r3, [r7, #32]
 8018310:	2b0c      	cmp	r3, #12
 8018312:	d104      	bne.n	801831e <RadioSetTxConfig+0x132>
                SubgRf.ModulationParams.Params.LoRa.LowDatarateOptimize = 0x01;
 8018314:	4b38      	ldr	r3, [pc, #224]	@ (80183f8 <RadioSetTxConfig+0x20c>)
 8018316:	2201      	movs	r2, #1
 8018318:	f883 2053 	strb.w	r2, [r3, #83]	@ 0x53
 801831c:	e003      	b.n	8018326 <RadioSetTxConfig+0x13a>
                SubgRf.ModulationParams.Params.LoRa.LowDatarateOptimize = 0x00;
 801831e:	4b36      	ldr	r3, [pc, #216]	@ (80183f8 <RadioSetTxConfig+0x20c>)
 8018320:	2200      	movs	r2, #0
 8018322:	f883 2053 	strb.w	r2, [r3, #83]	@ 0x53
            SubgRf.PacketParams.PacketType = PACKET_TYPE_LORA;
 8018326:	4b34      	ldr	r3, [pc, #208]	@ (80183f8 <RadioSetTxConfig+0x20c>)
 8018328:	2201      	movs	r2, #1
 801832a:	739a      	strb	r2, [r3, #14]
            if( ( SubgRf.ModulationParams.Params.LoRa.SpreadingFactor == LORA_SF5 ) ||
 801832c:	4b32      	ldr	r3, [pc, #200]	@ (80183f8 <RadioSetTxConfig+0x20c>)
 801832e:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 8018332:	2b05      	cmp	r3, #5
 8018334:	d004      	beq.n	8018340 <RadioSetTxConfig+0x154>
                ( SubgRf.ModulationParams.Params.LoRa.SpreadingFactor == LORA_SF6 ) )
 8018336:	4b30      	ldr	r3, [pc, #192]	@ (80183f8 <RadioSetTxConfig+0x20c>)
 8018338:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
            if( ( SubgRf.ModulationParams.Params.LoRa.SpreadingFactor == LORA_SF5 ) ||
 801833c:	2b06      	cmp	r3, #6
 801833e:	d10a      	bne.n	8018356 <RadioSetTxConfig+0x16a>
                if( preambleLen < 12 )
 8018340:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 8018342:	2b0b      	cmp	r3, #11
 8018344:	d803      	bhi.n	801834e <RadioSetTxConfig+0x162>
                    SubgRf.PacketParams.Params.LoRa.PreambleLength = 12;
 8018346:	4b2c      	ldr	r3, [pc, #176]	@ (80183f8 <RadioSetTxConfig+0x20c>)
 8018348:	220c      	movs	r2, #12
 801834a:	839a      	strh	r2, [r3, #28]
                if( preambleLen < 12 )
 801834c:	e006      	b.n	801835c <RadioSetTxConfig+0x170>
                    SubgRf.PacketParams.Params.LoRa.PreambleLength = preambleLen;
 801834e:	4a2a      	ldr	r2, [pc, #168]	@ (80183f8 <RadioSetTxConfig+0x20c>)
 8018350:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 8018352:	8393      	strh	r3, [r2, #28]
                if( preambleLen < 12 )
 8018354:	e002      	b.n	801835c <RadioSetTxConfig+0x170>
                SubgRf.PacketParams.Params.LoRa.PreambleLength = preambleLen;
 8018356:	4a28      	ldr	r2, [pc, #160]	@ (80183f8 <RadioSetTxConfig+0x20c>)
 8018358:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 801835a:	8393      	strh	r3, [r2, #28]
            SubgRf.PacketParams.Params.LoRa.HeaderType = ( RadioLoRaPacketLengthsMode_t )fixLen;
 801835c:	f897 202c 	ldrb.w	r2, [r7, #44]	@ 0x2c
 8018360:	4b25      	ldr	r3, [pc, #148]	@ (80183f8 <RadioSetTxConfig+0x20c>)
 8018362:	779a      	strb	r2, [r3, #30]
            SubgRf.PacketParams.Params.LoRa.PayloadLength = MaxPayloadLength;
 8018364:	4b29      	ldr	r3, [pc, #164]	@ (801840c <RadioSetTxConfig+0x220>)
 8018366:	781a      	ldrb	r2, [r3, #0]
 8018368:	4b23      	ldr	r3, [pc, #140]	@ (80183f8 <RadioSetTxConfig+0x20c>)
 801836a:	77da      	strb	r2, [r3, #31]
            SubgRf.PacketParams.Params.LoRa.CrcMode = ( RadioLoRaCrcModes_t )crcOn;
 801836c:	f897 2030 	ldrb.w	r2, [r7, #48]	@ 0x30
 8018370:	4b21      	ldr	r3, [pc, #132]	@ (80183f8 <RadioSetTxConfig+0x20c>)
 8018372:	f883 2020 	strb.w	r2, [r3, #32]
            SubgRf.PacketParams.Params.LoRa.InvertIQ = ( RadioLoRaIQModes_t )iqInverted;
 8018376:	f897 203c 	ldrb.w	r2, [r7, #60]	@ 0x3c
 801837a:	4b1f      	ldr	r3, [pc, #124]	@ (80183f8 <RadioSetTxConfig+0x20c>)
 801837c:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21
            RadioStandby( );
 8018380:	f000 fabd 	bl	80188fe <RadioStandby>
            RadioSetModem( MODEM_LORA );
 8018384:	2001      	movs	r0, #1
 8018386:	f7ff fc51 	bl	8017c2c <RadioSetModem>
            SUBGRF_SetModulationParams( &SubgRf.ModulationParams );
 801838a:	481c      	ldr	r0, [pc, #112]	@ (80183fc <RadioSetTxConfig+0x210>)
 801838c:	f002 f8ba 	bl	801a504 <SUBGRF_SetModulationParams>
            SUBGRF_SetPacketParams( &SubgRf.PacketParams );
 8018390:	481b      	ldr	r0, [pc, #108]	@ (8018400 <RadioSetTxConfig+0x214>)
 8018392:	f002 f985 	bl	801a6a0 <SUBGRF_SetPacketParams>
            break;
 8018396:	e012      	b.n	80183be <RadioSetTxConfig+0x1d2>
            RadioSetModem(MODEM_SIGFOX_TX);
 8018398:	2004      	movs	r0, #4
 801839a:	f7ff fc47 	bl	8017c2c <RadioSetModem>
            SubgRf.ModulationParams.PacketType = PACKET_TYPE_BPSK;
 801839e:	4b16      	ldr	r3, [pc, #88]	@ (80183f8 <RadioSetTxConfig+0x20c>)
 80183a0:	2202      	movs	r2, #2
 80183a2:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38
            SubgRf.ModulationParams.Params.Bpsk.BitRate           = datarate;
 80183a6:	4a14      	ldr	r2, [pc, #80]	@ (80183f8 <RadioSetTxConfig+0x20c>)
 80183a8:	6a3b      	ldr	r3, [r7, #32]
 80183aa:	6493      	str	r3, [r2, #72]	@ 0x48
            SubgRf.ModulationParams.Params.Bpsk.ModulationShaping = MOD_SHAPING_DBPSK;
 80183ac:	4b12      	ldr	r3, [pc, #72]	@ (80183f8 <RadioSetTxConfig+0x20c>)
 80183ae:	2216      	movs	r2, #22
 80183b0:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c
            SUBGRF_SetModulationParams( &SubgRf.ModulationParams );
 80183b4:	4811      	ldr	r0, [pc, #68]	@ (80183fc <RadioSetTxConfig+0x210>)
 80183b6:	f002 f8a5 	bl	801a504 <SUBGRF_SetModulationParams>
            break;
 80183ba:	e000      	b.n	80183be <RadioSetTxConfig+0x1d2>
            break;
 80183bc:	bf00      	nop
    }

    SubgRf.AntSwitchPaSelect = SUBGRF_SetRfTxPower( power );
 80183be:	f997 300e 	ldrsb.w	r3, [r7, #14]
 80183c2:	4618      	mov	r0, r3
 80183c4:	f002 fbe8 	bl	801ab98 <SUBGRF_SetRfTxPower>
 80183c8:	4603      	mov	r3, r0
 80183ca:	461a      	mov	r2, r3
 80183cc:	4b0a      	ldr	r3, [pc, #40]	@ (80183f8 <RadioSetTxConfig+0x20c>)
 80183ce:	f883 2056 	strb.w	r2, [r3, #86]	@ 0x56
    /* WORKAROUND - Trimming the output voltage power_ldo to 3.3V */
    SUBGRF_WriteRegister(REG_DRV_CTRL, 0x7 << 1);
 80183d2:	210e      	movs	r1, #14
 80183d4:	f640 101f 	movw	r0, #2335	@ 0x91f
 80183d8:	f002 faa8 	bl	801a92c <SUBGRF_WriteRegister>
    RFW_SetAntSwitch( SubgRf.AntSwitchPaSelect );
 80183dc:	4b06      	ldr	r3, [pc, #24]	@ (80183f8 <RadioSetTxConfig+0x20c>)
 80183de:	f893 3056 	ldrb.w	r3, [r3, #86]	@ 0x56
 80183e2:	4618      	mov	r0, r3
 80183e4:	f002 fdb7 	bl	801af56 <RFW_SetAntSwitch>
    SubgRf.TxTimeout = timeout;
 80183e8:	4a03      	ldr	r2, [pc, #12]	@ (80183f8 <RadioSetTxConfig+0x20c>)
 80183ea:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80183ec:	6053      	str	r3, [r2, #4]
}
 80183ee:	bf00      	nop
 80183f0:	3718      	adds	r7, #24
 80183f2:	46bd      	mov	sp, r7
 80183f4:	bd80      	pop	{r7, pc}
 80183f6:	bf00      	nop
 80183f8:	20001c68 	.word	0x20001c68
 80183fc:	20001ca0 	.word	0x20001ca0
 8018400:	20001c76 	.word	0x20001c76
 8018404:	0801cf54 	.word	0x0801cf54
 8018408:	0801d5a8 	.word	0x0801d5a8
 801840c:	20000134 	.word	0x20000134

08018410 <RadioCheckRfFrequency>:

static bool RadioCheckRfFrequency( uint32_t frequency )
{
 8018410:	b480      	push	{r7}
 8018412:	b083      	sub	sp, #12
 8018414:	af00      	add	r7, sp, #0
 8018416:	6078      	str	r0, [r7, #4]
    return true;
 8018418:	2301      	movs	r3, #1
}
 801841a:	4618      	mov	r0, r3
 801841c:	370c      	adds	r7, #12
 801841e:	46bd      	mov	sp, r7
 8018420:	bc80      	pop	{r7}
 8018422:	4770      	bx	lr

08018424 <RadioGetLoRaBandwidthInHz>:

static uint32_t RadioGetLoRaBandwidthInHz( RadioLoRaBandwidths_t bw )
{
 8018424:	b480      	push	{r7}
 8018426:	b085      	sub	sp, #20
 8018428:	af00      	add	r7, sp, #0
 801842a:	4603      	mov	r3, r0
 801842c:	71fb      	strb	r3, [r7, #7]
    uint32_t bandwidthInHz = 0;
 801842e:	2300      	movs	r3, #0
 8018430:	60fb      	str	r3, [r7, #12]

    switch( bw )
 8018432:	79fb      	ldrb	r3, [r7, #7]
 8018434:	2b0a      	cmp	r3, #10
 8018436:	d83e      	bhi.n	80184b6 <RadioGetLoRaBandwidthInHz+0x92>
 8018438:	a201      	add	r2, pc, #4	@ (adr r2, 8018440 <RadioGetLoRaBandwidthInHz+0x1c>)
 801843a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 801843e:	bf00      	nop
 8018440:	0801846d 	.word	0x0801846d
 8018444:	0801847d 	.word	0x0801847d
 8018448:	0801848d 	.word	0x0801848d
 801844c:	0801849d 	.word	0x0801849d
 8018450:	080184a5 	.word	0x080184a5
 8018454:	080184ab 	.word	0x080184ab
 8018458:	080184b1 	.word	0x080184b1
 801845c:	080184b7 	.word	0x080184b7
 8018460:	08018475 	.word	0x08018475
 8018464:	08018485 	.word	0x08018485
 8018468:	08018495 	.word	0x08018495
    {
    case LORA_BW_007:
        bandwidthInHz = 7812UL;
 801846c:	f641 6384 	movw	r3, #7812	@ 0x1e84
 8018470:	60fb      	str	r3, [r7, #12]
        break;
 8018472:	e020      	b.n	80184b6 <RadioGetLoRaBandwidthInHz+0x92>
    case LORA_BW_010:
        bandwidthInHz = 10417UL;
 8018474:	f642 03b1 	movw	r3, #10417	@ 0x28b1
 8018478:	60fb      	str	r3, [r7, #12]
        break;
 801847a:	e01c      	b.n	80184b6 <RadioGetLoRaBandwidthInHz+0x92>
    case LORA_BW_015:
        bandwidthInHz = 15625UL;
 801847c:	f643 5309 	movw	r3, #15625	@ 0x3d09
 8018480:	60fb      	str	r3, [r7, #12]
        break;
 8018482:	e018      	b.n	80184b6 <RadioGetLoRaBandwidthInHz+0x92>
    case LORA_BW_020:
        bandwidthInHz = 20833UL;
 8018484:	f245 1361 	movw	r3, #20833	@ 0x5161
 8018488:	60fb      	str	r3, [r7, #12]
        break;
 801848a:	e014      	b.n	80184b6 <RadioGetLoRaBandwidthInHz+0x92>
    case LORA_BW_031:
        bandwidthInHz = 31250UL;
 801848c:	f647 2312 	movw	r3, #31250	@ 0x7a12
 8018490:	60fb      	str	r3, [r7, #12]
        break;
 8018492:	e010      	b.n	80184b6 <RadioGetLoRaBandwidthInHz+0x92>
    case LORA_BW_041:
        bandwidthInHz = 41667UL;
 8018494:	f24a 23c3 	movw	r3, #41667	@ 0xa2c3
 8018498:	60fb      	str	r3, [r7, #12]
        break;
 801849a:	e00c      	b.n	80184b6 <RadioGetLoRaBandwidthInHz+0x92>
    case LORA_BW_062:
        bandwidthInHz = 62500UL;
 801849c:	f24f 4324 	movw	r3, #62500	@ 0xf424
 80184a0:	60fb      	str	r3, [r7, #12]
        break;
 80184a2:	e008      	b.n	80184b6 <RadioGetLoRaBandwidthInHz+0x92>
    case LORA_BW_125:
        bandwidthInHz = 125000UL;
 80184a4:	4b07      	ldr	r3, [pc, #28]	@ (80184c4 <RadioGetLoRaBandwidthInHz+0xa0>)
 80184a6:	60fb      	str	r3, [r7, #12]
        break;
 80184a8:	e005      	b.n	80184b6 <RadioGetLoRaBandwidthInHz+0x92>
    case LORA_BW_250:
        bandwidthInHz = 250000UL;
 80184aa:	4b07      	ldr	r3, [pc, #28]	@ (80184c8 <RadioGetLoRaBandwidthInHz+0xa4>)
 80184ac:	60fb      	str	r3, [r7, #12]
        break;
 80184ae:	e002      	b.n	80184b6 <RadioGetLoRaBandwidthInHz+0x92>
    case LORA_BW_500:
        bandwidthInHz = 500000UL;
 80184b0:	4b06      	ldr	r3, [pc, #24]	@ (80184cc <RadioGetLoRaBandwidthInHz+0xa8>)
 80184b2:	60fb      	str	r3, [r7, #12]
        break;
 80184b4:	bf00      	nop
    }

    return bandwidthInHz;
 80184b6:	68fb      	ldr	r3, [r7, #12]
}
 80184b8:	4618      	mov	r0, r3
 80184ba:	3714      	adds	r7, #20
 80184bc:	46bd      	mov	sp, r7
 80184be:	bc80      	pop	{r7}
 80184c0:	4770      	bx	lr
 80184c2:	bf00      	nop
 80184c4:	0001e848 	.word	0x0001e848
 80184c8:	0003d090 	.word	0x0003d090
 80184cc:	0007a120 	.word	0x0007a120

080184d0 <RadioGetGfskTimeOnAirNumerator>:

static uint32_t RadioGetGfskTimeOnAirNumerator( uint32_t datarate, uint8_t coderate,
                                                uint16_t preambleLen, bool fixLen, uint8_t payloadLen,
                                                bool crcOn )
{
 80184d0:	b480      	push	{r7}
 80184d2:	b083      	sub	sp, #12
 80184d4:	af00      	add	r7, sp, #0
 80184d6:	6078      	str	r0, [r7, #4]
 80184d8:	4608      	mov	r0, r1
 80184da:	4611      	mov	r1, r2
 80184dc:	461a      	mov	r2, r3
 80184de:	4603      	mov	r3, r0
 80184e0:	70fb      	strb	r3, [r7, #3]
 80184e2:	460b      	mov	r3, r1
 80184e4:	803b      	strh	r3, [r7, #0]
 80184e6:	4613      	mov	r3, r2
 80184e8:	70bb      	strb	r3, [r7, #2]
    return ( preambleLen << 3 ) +
 80184ea:	883b      	ldrh	r3, [r7, #0]
 80184ec:	00db      	lsls	r3, r3, #3
           ( ( fixLen == false ) ? 8 : 0 ) + 24 +
 80184ee:	78ba      	ldrb	r2, [r7, #2]
 80184f0:	f082 0201 	eor.w	r2, r2, #1
 80184f4:	b2d2      	uxtb	r2, r2
 80184f6:	2a00      	cmp	r2, #0
 80184f8:	d001      	beq.n	80184fe <RadioGetGfskTimeOnAirNumerator+0x2e>
 80184fa:	2208      	movs	r2, #8
 80184fc:	e000      	b.n	8018500 <RadioGetGfskTimeOnAirNumerator+0x30>
 80184fe:	2200      	movs	r2, #0
    return ( preambleLen << 3 ) +
 8018500:	4413      	add	r3, r2
           ( ( fixLen == false ) ? 8 : 0 ) + 24 +
 8018502:	f103 0218 	add.w	r2, r3, #24
           ( ( payloadLen + ( ( crcOn == true ) ? 2 : 0 ) ) << 3 );
 8018506:	7c3b      	ldrb	r3, [r7, #16]
 8018508:	7d39      	ldrb	r1, [r7, #20]
 801850a:	2900      	cmp	r1, #0
 801850c:	d001      	beq.n	8018512 <RadioGetGfskTimeOnAirNumerator+0x42>
 801850e:	2102      	movs	r1, #2
 8018510:	e000      	b.n	8018514 <RadioGetGfskTimeOnAirNumerator+0x44>
 8018512:	2100      	movs	r1, #0
 8018514:	440b      	add	r3, r1
 8018516:	00db      	lsls	r3, r3, #3
           ( ( fixLen == false ) ? 8 : 0 ) + 24 +
 8018518:	4413      	add	r3, r2
}
 801851a:	4618      	mov	r0, r3
 801851c:	370c      	adds	r7, #12
 801851e:	46bd      	mov	sp, r7
 8018520:	bc80      	pop	{r7}
 8018522:	4770      	bx	lr

08018524 <RadioGetLoRaTimeOnAirNumerator>:

static uint32_t RadioGetLoRaTimeOnAirNumerator( uint32_t bandwidth,
                                                uint32_t datarate, uint8_t coderate,
                                                uint16_t preambleLen, bool fixLen, uint8_t payloadLen,
                                                bool crcOn )
{
 8018524:	b480      	push	{r7}
 8018526:	b08b      	sub	sp, #44	@ 0x2c
 8018528:	af00      	add	r7, sp, #0
 801852a:	60f8      	str	r0, [r7, #12]
 801852c:	60b9      	str	r1, [r7, #8]
 801852e:	4611      	mov	r1, r2
 8018530:	461a      	mov	r2, r3
 8018532:	460b      	mov	r3, r1
 8018534:	71fb      	strb	r3, [r7, #7]
 8018536:	4613      	mov	r3, r2
 8018538:	80bb      	strh	r3, [r7, #4]
    int32_t crDenom           = coderate + 4;
 801853a:	79fb      	ldrb	r3, [r7, #7]
 801853c:	3304      	adds	r3, #4
 801853e:	617b      	str	r3, [r7, #20]
    bool    lowDatareOptimize = false;
 8018540:	2300      	movs	r3, #0
 8018542:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27

    // Ensure that the preamble length is at least 12 symbols when using SF5 or SF6
    if( ( datarate == 5 ) || ( datarate == 6 ) )
 8018546:	68bb      	ldr	r3, [r7, #8]
 8018548:	2b05      	cmp	r3, #5
 801854a:	d002      	beq.n	8018552 <RadioGetLoRaTimeOnAirNumerator+0x2e>
 801854c:	68bb      	ldr	r3, [r7, #8]
 801854e:	2b06      	cmp	r3, #6
 8018550:	d104      	bne.n	801855c <RadioGetLoRaTimeOnAirNumerator+0x38>
    {
        if( preambleLen < 12 )
 8018552:	88bb      	ldrh	r3, [r7, #4]
 8018554:	2b0b      	cmp	r3, #11
 8018556:	d801      	bhi.n	801855c <RadioGetLoRaTimeOnAirNumerator+0x38>
        {
            preambleLen = 12;
 8018558:	230c      	movs	r3, #12
 801855a:	80bb      	strh	r3, [r7, #4]
        }
    }

    if( ( ( bandwidth == 0 ) && ( ( datarate == 11 ) || ( datarate == 12 ) ) ) ||
 801855c:	68fb      	ldr	r3, [r7, #12]
 801855e:	2b00      	cmp	r3, #0
 8018560:	d105      	bne.n	801856e <RadioGetLoRaTimeOnAirNumerator+0x4a>
 8018562:	68bb      	ldr	r3, [r7, #8]
 8018564:	2b0b      	cmp	r3, #11
 8018566:	d008      	beq.n	801857a <RadioGetLoRaTimeOnAirNumerator+0x56>
 8018568:	68bb      	ldr	r3, [r7, #8]
 801856a:	2b0c      	cmp	r3, #12
 801856c:	d005      	beq.n	801857a <RadioGetLoRaTimeOnAirNumerator+0x56>
 801856e:	68fb      	ldr	r3, [r7, #12]
 8018570:	2b01      	cmp	r3, #1
 8018572:	d105      	bne.n	8018580 <RadioGetLoRaTimeOnAirNumerator+0x5c>
        ( ( bandwidth == 1 ) && ( datarate == 12 ) ) )
 8018574:	68bb      	ldr	r3, [r7, #8]
 8018576:	2b0c      	cmp	r3, #12
 8018578:	d102      	bne.n	8018580 <RadioGetLoRaTimeOnAirNumerator+0x5c>
    {
        lowDatareOptimize = true;
 801857a:	2301      	movs	r3, #1
 801857c:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
    }

    int32_t ceilDenominator;
    int32_t ceilNumerator = ( payloadLen << 3 ) +
 8018580:	f897 3034 	ldrb.w	r3, [r7, #52]	@ 0x34
 8018584:	00db      	lsls	r3, r3, #3
                            ( crcOn ? 16 : 0 ) -
 8018586:	f897 2038 	ldrb.w	r2, [r7, #56]	@ 0x38
 801858a:	2a00      	cmp	r2, #0
 801858c:	d001      	beq.n	8018592 <RadioGetLoRaTimeOnAirNumerator+0x6e>
 801858e:	2210      	movs	r2, #16
 8018590:	e000      	b.n	8018594 <RadioGetLoRaTimeOnAirNumerator+0x70>
 8018592:	2200      	movs	r2, #0
    int32_t ceilNumerator = ( payloadLen << 3 ) +
 8018594:	4413      	add	r3, r2
 8018596:	461a      	mov	r2, r3
                            ( 4 * datarate ) +
 8018598:	68bb      	ldr	r3, [r7, #8]
 801859a:	009b      	lsls	r3, r3, #2
                            ( crcOn ? 16 : 0 ) -
 801859c:	1ad3      	subs	r3, r2, r3
                            ( fixLen ? 0 : 20 );
 801859e:	f897 2030 	ldrb.w	r2, [r7, #48]	@ 0x30
 80185a2:	2a00      	cmp	r2, #0
 80185a4:	d001      	beq.n	80185aa <RadioGetLoRaTimeOnAirNumerator+0x86>
 80185a6:	2200      	movs	r2, #0
 80185a8:	e000      	b.n	80185ac <RadioGetLoRaTimeOnAirNumerator+0x88>
 80185aa:	2214      	movs	r2, #20
                            ( 4 * datarate ) +
 80185ac:	4413      	add	r3, r2
    int32_t ceilNumerator = ( payloadLen << 3 ) +
 80185ae:	61fb      	str	r3, [r7, #28]

    if( datarate <= 6 )
 80185b0:	68bb      	ldr	r3, [r7, #8]
 80185b2:	2b06      	cmp	r3, #6
 80185b4:	d803      	bhi.n	80185be <RadioGetLoRaTimeOnAirNumerator+0x9a>
    {
        ceilDenominator = 4 * datarate;
 80185b6:	68bb      	ldr	r3, [r7, #8]
 80185b8:	009b      	lsls	r3, r3, #2
 80185ba:	623b      	str	r3, [r7, #32]
 80185bc:	e00e      	b.n	80185dc <RadioGetLoRaTimeOnAirNumerator+0xb8>
    }
    else
    {
        ceilNumerator += 8;
 80185be:	69fb      	ldr	r3, [r7, #28]
 80185c0:	3308      	adds	r3, #8
 80185c2:	61fb      	str	r3, [r7, #28]

        if( lowDatareOptimize == true )
 80185c4:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 80185c8:	2b00      	cmp	r3, #0
 80185ca:	d004      	beq.n	80185d6 <RadioGetLoRaTimeOnAirNumerator+0xb2>
        {
            ceilDenominator = 4 * ( datarate - 2 );
 80185cc:	68bb      	ldr	r3, [r7, #8]
 80185ce:	3b02      	subs	r3, #2
 80185d0:	009b      	lsls	r3, r3, #2
 80185d2:	623b      	str	r3, [r7, #32]
 80185d4:	e002      	b.n	80185dc <RadioGetLoRaTimeOnAirNumerator+0xb8>
        }
        else
        {
            ceilDenominator = 4 * datarate;
 80185d6:	68bb      	ldr	r3, [r7, #8]
 80185d8:	009b      	lsls	r3, r3, #2
 80185da:	623b      	str	r3, [r7, #32]
        }
    }

    if( ceilNumerator < 0 )
 80185dc:	69fb      	ldr	r3, [r7, #28]
 80185de:	2b00      	cmp	r3, #0
 80185e0:	da01      	bge.n	80185e6 <RadioGetLoRaTimeOnAirNumerator+0xc2>
    {
        ceilNumerator = 0;
 80185e2:	2300      	movs	r3, #0
 80185e4:	61fb      	str	r3, [r7, #28]
    }

    // Perform integral ceil()
    int32_t intermediate =
        ( ( ceilNumerator + ceilDenominator - 1 ) / ceilDenominator ) * crDenom + preambleLen + 12;
 80185e6:	69fa      	ldr	r2, [r7, #28]
 80185e8:	6a3b      	ldr	r3, [r7, #32]
 80185ea:	4413      	add	r3, r2
 80185ec:	1e5a      	subs	r2, r3, #1
 80185ee:	6a3b      	ldr	r3, [r7, #32]
 80185f0:	fb92 f3f3 	sdiv	r3, r2, r3
 80185f4:	697a      	ldr	r2, [r7, #20]
 80185f6:	fb03 f202 	mul.w	r2, r3, r2
 80185fa:	88bb      	ldrh	r3, [r7, #4]
 80185fc:	4413      	add	r3, r2
    int32_t intermediate =
 80185fe:	330c      	adds	r3, #12
 8018600:	61bb      	str	r3, [r7, #24]

    if( datarate <= 6 )
 8018602:	68bb      	ldr	r3, [r7, #8]
 8018604:	2b06      	cmp	r3, #6
 8018606:	d802      	bhi.n	801860e <RadioGetLoRaTimeOnAirNumerator+0xea>
    {
        intermediate += 2;
 8018608:	69bb      	ldr	r3, [r7, #24]
 801860a:	3302      	adds	r3, #2
 801860c:	61bb      	str	r3, [r7, #24]
    }

    return ( uint32_t )( ( 4 * intermediate + 1 ) * ( 1 << ( datarate - 2 ) ) );
 801860e:	69bb      	ldr	r3, [r7, #24]
 8018610:	009b      	lsls	r3, r3, #2
 8018612:	1c5a      	adds	r2, r3, #1
 8018614:	68bb      	ldr	r3, [r7, #8]
 8018616:	3b02      	subs	r3, #2
 8018618:	fa02 f303 	lsl.w	r3, r2, r3
}
 801861c:	4618      	mov	r0, r3
 801861e:	372c      	adds	r7, #44	@ 0x2c
 8018620:	46bd      	mov	sp, r7
 8018622:	bc80      	pop	{r7}
 8018624:	4770      	bx	lr
	...

08018628 <RadioTimeOnAir>:

static uint32_t RadioTimeOnAir( RadioModems_t modem, uint32_t bandwidth,
                                uint32_t datarate, uint8_t coderate,
                                uint16_t preambleLen, bool fixLen, uint8_t payloadLen,
                                bool crcOn )
{
 8018628:	b580      	push	{r7, lr}
 801862a:	b08a      	sub	sp, #40	@ 0x28
 801862c:	af04      	add	r7, sp, #16
 801862e:	60b9      	str	r1, [r7, #8]
 8018630:	607a      	str	r2, [r7, #4]
 8018632:	461a      	mov	r2, r3
 8018634:	4603      	mov	r3, r0
 8018636:	73fb      	strb	r3, [r7, #15]
 8018638:	4613      	mov	r3, r2
 801863a:	73bb      	strb	r3, [r7, #14]
    uint32_t numerator = 0;
 801863c:	2300      	movs	r3, #0
 801863e:	617b      	str	r3, [r7, #20]
    uint32_t denominator = 1;
 8018640:	2301      	movs	r3, #1
 8018642:	613b      	str	r3, [r7, #16]

    switch( modem )
 8018644:	7bfb      	ldrb	r3, [r7, #15]
 8018646:	2b00      	cmp	r3, #0
 8018648:	d002      	beq.n	8018650 <RadioTimeOnAir+0x28>
 801864a:	2b01      	cmp	r3, #1
 801864c:	d017      	beq.n	801867e <RadioTimeOnAir+0x56>
                                                                  fixLen, payloadLen, crcOn );
            denominator = RadioGetLoRaBandwidthInHz( Bandwidths[bandwidth] );
        }
        break;
    default:
        break;
 801864e:	e035      	b.n	80186bc <RadioTimeOnAir+0x94>
            numerator   = 1000U * RadioGetGfskTimeOnAirNumerator( datarate, coderate,
 8018650:	f897 0024 	ldrb.w	r0, [r7, #36]	@ 0x24
 8018654:	8c3a      	ldrh	r2, [r7, #32]
 8018656:	7bb9      	ldrb	r1, [r7, #14]
 8018658:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 801865c:	9301      	str	r3, [sp, #4]
 801865e:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 8018662:	9300      	str	r3, [sp, #0]
 8018664:	4603      	mov	r3, r0
 8018666:	6878      	ldr	r0, [r7, #4]
 8018668:	f7ff ff32 	bl	80184d0 <RadioGetGfskTimeOnAirNumerator>
 801866c:	4603      	mov	r3, r0
 801866e:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 8018672:	fb02 f303 	mul.w	r3, r2, r3
 8018676:	617b      	str	r3, [r7, #20]
            denominator = datarate;
 8018678:	687b      	ldr	r3, [r7, #4]
 801867a:	613b      	str	r3, [r7, #16]
        break;
 801867c:	e01e      	b.n	80186bc <RadioTimeOnAir+0x94>
            numerator   = 1000U * RadioGetLoRaTimeOnAirNumerator( bandwidth, datarate,
 801867e:	8c39      	ldrh	r1, [r7, #32]
 8018680:	7bba      	ldrb	r2, [r7, #14]
 8018682:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 8018686:	9302      	str	r3, [sp, #8]
 8018688:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 801868c:	9301      	str	r3, [sp, #4]
 801868e:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 8018692:	9300      	str	r3, [sp, #0]
 8018694:	460b      	mov	r3, r1
 8018696:	6879      	ldr	r1, [r7, #4]
 8018698:	68b8      	ldr	r0, [r7, #8]
 801869a:	f7ff ff43 	bl	8018524 <RadioGetLoRaTimeOnAirNumerator>
 801869e:	4603      	mov	r3, r0
 80186a0:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 80186a4:	fb02 f303 	mul.w	r3, r2, r3
 80186a8:	617b      	str	r3, [r7, #20]
            denominator = RadioGetLoRaBandwidthInHz( Bandwidths[bandwidth] );
 80186aa:	4a0a      	ldr	r2, [pc, #40]	@ (80186d4 <RadioTimeOnAir+0xac>)
 80186ac:	68bb      	ldr	r3, [r7, #8]
 80186ae:	4413      	add	r3, r2
 80186b0:	781b      	ldrb	r3, [r3, #0]
 80186b2:	4618      	mov	r0, r3
 80186b4:	f7ff feb6 	bl	8018424 <RadioGetLoRaBandwidthInHz>
 80186b8:	6138      	str	r0, [r7, #16]
        break;
 80186ba:	bf00      	nop
    }
    // Perform integral ceil()
    return DIVC( numerator, denominator );
 80186bc:	697a      	ldr	r2, [r7, #20]
 80186be:	693b      	ldr	r3, [r7, #16]
 80186c0:	4413      	add	r3, r2
 80186c2:	1e5a      	subs	r2, r3, #1
 80186c4:	693b      	ldr	r3, [r7, #16]
 80186c6:	fbb2 f3f3 	udiv	r3, r2, r3
}
 80186ca:	4618      	mov	r0, r3
 80186cc:	3718      	adds	r7, #24
 80186ce:	46bd      	mov	sp, r7
 80186d0:	bd80      	pop	{r7, pc}
 80186d2:	bf00      	nop
 80186d4:	0801d5a8 	.word	0x0801d5a8

080186d8 <RadioSend>:

static radio_status_t RadioSend( uint8_t *buffer, uint8_t size )
{
 80186d8:	b580      	push	{r7, lr}
 80186da:	b084      	sub	sp, #16
 80186dc:	af00      	add	r7, sp, #0
 80186de:	6078      	str	r0, [r7, #4]
 80186e0:	460b      	mov	r3, r1
 80186e2:	70fb      	strb	r3, [r7, #3]
    SUBGRF_SetDioIrqParams( IRQ_TX_DONE | IRQ_RX_TX_TIMEOUT | IRQ_TX_DBG,
 80186e4:	2300      	movs	r3, #0
 80186e6:	2200      	movs	r2, #0
 80186e8:	f240 2101 	movw	r1, #513	@ 0x201
 80186ec:	f240 2001 	movw	r0, #513	@ 0x201
 80186f0:	f001 fd72 	bl	801a1d8 <SUBGRF_SetDioIrqParams>

    /* Set DBG pin */
    DBG_GPIO_RADIO_TX( SET );

    /* Set RF switch */
    SUBGRF_SetSwitch( SubgRf.AntSwitchPaSelect, RFSWITCH_TX );
 80186f4:	4b73      	ldr	r3, [pc, #460]	@ (80188c4 <RadioSend+0x1ec>)
 80186f6:	f893 3056 	ldrb.w	r3, [r3, #86]	@ 0x56
 80186fa:	2101      	movs	r1, #1
 80186fc:	4618      	mov	r0, r3
 80186fe:	f002 fa23 	bl	801ab48 <SUBGRF_SetSwitch>
    /* WORKAROUND - Modulation Quality with 500 kHz LoRaTM Bandwidth*/
    /* RegTxModulation = @address 0x0889 */
    if( ( SubgRf.Modem == MODEM_LORA ) && ( SubgRf.ModulationParams.Params.LoRa.Bandwidth == LORA_BW_500 ) )
 8018702:	4b70      	ldr	r3, [pc, #448]	@ (80188c4 <RadioSend+0x1ec>)
 8018704:	781b      	ldrb	r3, [r3, #0]
 8018706:	2b01      	cmp	r3, #1
 8018708:	d112      	bne.n	8018730 <RadioSend+0x58>
 801870a:	4b6e      	ldr	r3, [pc, #440]	@ (80188c4 <RadioSend+0x1ec>)
 801870c:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8018710:	2b06      	cmp	r3, #6
 8018712:	d10d      	bne.n	8018730 <RadioSend+0x58>
    {
        SUBGRF_WriteRegister( SUBGHZ_SDCFG0R, SUBGRF_ReadRegister( SUBGHZ_SDCFG0R ) & ~( 1 << 2 ) );
 8018714:	f640 0089 	movw	r0, #2185	@ 0x889
 8018718:	f002 f92a 	bl	801a970 <SUBGRF_ReadRegister>
 801871c:	4603      	mov	r3, r0
 801871e:	f023 0304 	bic.w	r3, r3, #4
 8018722:	b2db      	uxtb	r3, r3
 8018724:	4619      	mov	r1, r3
 8018726:	f640 0089 	movw	r0, #2185	@ 0x889
 801872a:	f002 f8ff 	bl	801a92c <SUBGRF_WriteRegister>
 801872e:	e00c      	b.n	801874a <RadioSend+0x72>
    }
    else
    {
        SUBGRF_WriteRegister( SUBGHZ_SDCFG0R, SUBGRF_ReadRegister( SUBGHZ_SDCFG0R ) | ( 1 << 2 ) );
 8018730:	f640 0089 	movw	r0, #2185	@ 0x889
 8018734:	f002 f91c 	bl	801a970 <SUBGRF_ReadRegister>
 8018738:	4603      	mov	r3, r0
 801873a:	f043 0304 	orr.w	r3, r3, #4
 801873e:	b2db      	uxtb	r3, r3
 8018740:	4619      	mov	r1, r3
 8018742:	f640 0089 	movw	r0, #2185	@ 0x889
 8018746:	f002 f8f1 	bl	801a92c <SUBGRF_WriteRegister>
    }
    else
#endif /* RADIO_LR_FHSS_IS_ON == 1 */
    {
        /* WORKAROUND END */
        switch( SubgRf.Modem )
 801874a:	4b5e      	ldr	r3, [pc, #376]	@ (80188c4 <RadioSend+0x1ec>)
 801874c:	781b      	ldrb	r3, [r3, #0]
 801874e:	2b04      	cmp	r3, #4
 8018750:	f200 80a8 	bhi.w	80188a4 <RadioSend+0x1cc>
 8018754:	a201      	add	r2, pc, #4	@ (adr r2, 801875c <RadioSend+0x84>)
 8018756:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 801875a:	bf00      	nop
 801875c:	0801878b 	.word	0x0801878b
 8018760:	08018771 	.word	0x08018771
 8018764:	0801878b 	.word	0x0801878b
 8018768:	080187ed 	.word	0x080187ed
 801876c:	0801880d 	.word	0x0801880d
        {
        case MODEM_LORA:
        {
            SubgRf.PacketParams.Params.LoRa.PayloadLength = size;
 8018770:	4a54      	ldr	r2, [pc, #336]	@ (80188c4 <RadioSend+0x1ec>)
 8018772:	78fb      	ldrb	r3, [r7, #3]
 8018774:	77d3      	strb	r3, [r2, #31]
            SUBGRF_SetPacketParams( &SubgRf.PacketParams );
 8018776:	4854      	ldr	r0, [pc, #336]	@ (80188c8 <RadioSend+0x1f0>)
 8018778:	f001 ff92 	bl	801a6a0 <SUBGRF_SetPacketParams>
            SUBGRF_SendPayload( buffer, size, 0 );
 801877c:	78fb      	ldrb	r3, [r7, #3]
 801877e:	2200      	movs	r2, #0
 8018780:	4619      	mov	r1, r3
 8018782:	6878      	ldr	r0, [r7, #4]
 8018784:	f001 fa3e 	bl	8019c04 <SUBGRF_SendPayload>
            break;
 8018788:	e08d      	b.n	80188a6 <RadioSend+0x1ce>
        }
        case MODEM_MSK:
        case MODEM_FSK:
        {
            if ( 1UL == RFW_Is_Init( ) )
 801878a:	f002 fbd6 	bl	801af3a <RFW_Is_Init>
 801878e:	4603      	mov	r3, r0
 8018790:	2b01      	cmp	r3, #1
 8018792:	d11e      	bne.n	80187d2 <RadioSend+0xfa>
            {
                uint8_t outsize;
                if ( 0UL == RFW_TransmitInit( buffer,size, &outsize ) )
 8018794:	f107 020d 	add.w	r2, r7, #13
 8018798:	78fb      	ldrb	r3, [r7, #3]
 801879a:	4619      	mov	r1, r3
 801879c:	6878      	ldr	r0, [r7, #4]
 801879e:	f002 fbe4 	bl	801af6a <RFW_TransmitInit>
 80187a2:	4603      	mov	r3, r0
 80187a4:	2b00      	cmp	r3, #0
 80187a6:	d10c      	bne.n	80187c2 <RadioSend+0xea>
                {
                    SubgRf.PacketParams.Params.Gfsk.PayloadLength = outsize;
 80187a8:	7b7a      	ldrb	r2, [r7, #13]
 80187aa:	4b46      	ldr	r3, [pc, #280]	@ (80188c4 <RadioSend+0x1ec>)
 80187ac:	759a      	strb	r2, [r3, #22]
                    SUBGRF_SetPacketParams( &SubgRf.PacketParams );
 80187ae:	4846      	ldr	r0, [pc, #280]	@ (80188c8 <RadioSend+0x1f0>)
 80187b0:	f001 ff76 	bl	801a6a0 <SUBGRF_SetPacketParams>
                    SUBGRF_SendPayload( buffer, outsize, 0 );
 80187b4:	7b7b      	ldrb	r3, [r7, #13]
 80187b6:	2200      	movs	r2, #0
 80187b8:	4619      	mov	r1, r3
 80187ba:	6878      	ldr	r0, [r7, #4]
 80187bc:	f001 fa22 	bl	8019c04 <SUBGRF_SendPayload>
            {
                SubgRf.PacketParams.Params.Gfsk.PayloadLength = size;
                SUBGRF_SetPacketParams( &SubgRf.PacketParams );
                SUBGRF_SendPayload( buffer, size, 0 );
            }
            break;
 80187c0:	e071      	b.n	80188a6 <RadioSend+0x1ce>
                    MW_LOG( TS_ON, VLEVEL_M, "RadioSend Oversize\r\n" );
 80187c2:	4b42      	ldr	r3, [pc, #264]	@ (80188cc <RadioSend+0x1f4>)
 80187c4:	2201      	movs	r2, #1
 80187c6:	2100      	movs	r1, #0
 80187c8:	2002      	movs	r0, #2
 80187ca:	f003 fc87 	bl	801c0dc <UTIL_ADV_TRACE_COND_FSend>
                    return RADIO_STATUS_ERROR;
 80187ce:	2303      	movs	r3, #3
 80187d0:	e073      	b.n	80188ba <RadioSend+0x1e2>
                SubgRf.PacketParams.Params.Gfsk.PayloadLength = size;
 80187d2:	4a3c      	ldr	r2, [pc, #240]	@ (80188c4 <RadioSend+0x1ec>)
 80187d4:	78fb      	ldrb	r3, [r7, #3]
 80187d6:	7593      	strb	r3, [r2, #22]
                SUBGRF_SetPacketParams( &SubgRf.PacketParams );
 80187d8:	483b      	ldr	r0, [pc, #236]	@ (80188c8 <RadioSend+0x1f0>)
 80187da:	f001 ff61 	bl	801a6a0 <SUBGRF_SetPacketParams>
                SUBGRF_SendPayload( buffer, size, 0 );
 80187de:	78fb      	ldrb	r3, [r7, #3]
 80187e0:	2200      	movs	r2, #0
 80187e2:	4619      	mov	r1, r3
 80187e4:	6878      	ldr	r0, [r7, #4]
 80187e6:	f001 fa0d 	bl	8019c04 <SUBGRF_SendPayload>
            break;
 80187ea:	e05c      	b.n	80188a6 <RadioSend+0x1ce>
        }
        case MODEM_BPSK:
        {
            SubgRf.PacketParams.PacketType = PACKET_TYPE_BPSK;
 80187ec:	4b35      	ldr	r3, [pc, #212]	@ (80188c4 <RadioSend+0x1ec>)
 80187ee:	2202      	movs	r2, #2
 80187f0:	739a      	strb	r2, [r3, #14]
            SubgRf.PacketParams.Params.Bpsk.PayloadLength = size;
 80187f2:	4a34      	ldr	r2, [pc, #208]	@ (80188c4 <RadioSend+0x1ec>)
 80187f4:	78fb      	ldrb	r3, [r7, #3]
 80187f6:	7693      	strb	r3, [r2, #26]
            SUBGRF_SetPacketParams( &SubgRf.PacketParams );
 80187f8:	4833      	ldr	r0, [pc, #204]	@ (80188c8 <RadioSend+0x1f0>)
 80187fa:	f001 ff51 	bl	801a6a0 <SUBGRF_SetPacketParams>
            SUBGRF_SendPayload( buffer, size, 0 );
 80187fe:	78fb      	ldrb	r3, [r7, #3]
 8018800:	2200      	movs	r2, #0
 8018802:	4619      	mov	r1, r3
 8018804:	6878      	ldr	r0, [r7, #4]
 8018806:	f001 f9fd 	bl	8019c04 <SUBGRF_SendPayload>
            break;
 801880a:	e04c      	b.n	80188a6 <RadioSend+0x1ce>
        case MODEM_SIGFOX_TX:
        {
            /* from bpsk to dbpsk */
            /* first 1 bit duplicated */
            /* RadioBuffer is 1 bytes more */
            payload_integration( RadioBuffer, buffer, size );
 801880c:	78fb      	ldrb	r3, [r7, #3]
 801880e:	461a      	mov	r2, r3
 8018810:	6879      	ldr	r1, [r7, #4]
 8018812:	482f      	ldr	r0, [pc, #188]	@ (80188d0 <RadioSend+0x1f8>)
 8018814:	f000 fcca 	bl	80191ac <payload_integration>

            SubgRf.PacketParams.PacketType = PACKET_TYPE_BPSK;
 8018818:	4b2a      	ldr	r3, [pc, #168]	@ (80188c4 <RadioSend+0x1ec>)
 801881a:	2202      	movs	r2, #2
 801881c:	739a      	strb	r2, [r3, #14]
            SubgRf.PacketParams.Params.Bpsk.PayloadLength = size + 1;
 801881e:	78fb      	ldrb	r3, [r7, #3]
 8018820:	3301      	adds	r3, #1
 8018822:	b2da      	uxtb	r2, r3
 8018824:	4b27      	ldr	r3, [pc, #156]	@ (80188c4 <RadioSend+0x1ec>)
 8018826:	769a      	strb	r2, [r3, #26]
            SUBGRF_SetPacketParams( &SubgRf.PacketParams );
 8018828:	4827      	ldr	r0, [pc, #156]	@ (80188c8 <RadioSend+0x1f0>)
 801882a:	f001 ff39 	bl	801a6a0 <SUBGRF_SetPacketParams>

            RadioWrite( SUBGHZ_RAM_RAMPUPL, 0 ); // clean start-up LSB
 801882e:	2100      	movs	r1, #0
 8018830:	20f1      	movs	r0, #241	@ 0xf1
 8018832:	f000 f965 	bl	8018b00 <RadioWrite>
            RadioWrite( SUBGHZ_RAM_RAMPUPH, 0 ); // clean start-up MSB
 8018836:	2100      	movs	r1, #0
 8018838:	20f0      	movs	r0, #240	@ 0xf0
 801883a:	f000 f961 	bl	8018b00 <RadioWrite>
            if( SubgRf.ModulationParams.Params.Bpsk.BitRate == 100 )
 801883e:	4b21      	ldr	r3, [pc, #132]	@ (80188c4 <RadioSend+0x1ec>)
 8018840:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8018842:	2b64      	cmp	r3, #100	@ 0x64
 8018844:	d108      	bne.n	8018858 <RadioSend+0x180>
            {
                RadioWrite( SUBGHZ_RAM_RAMPDNL, 0x70 ); // clean end of frame LSB
 8018846:	2170      	movs	r1, #112	@ 0x70
 8018848:	20f3      	movs	r0, #243	@ 0xf3
 801884a:	f000 f959 	bl	8018b00 <RadioWrite>
                RadioWrite( SUBGHZ_RAM_RAMPDNH, 0x1D ); // clean end of frame MSB
 801884e:	211d      	movs	r1, #29
 8018850:	20f2      	movs	r0, #242	@ 0xf2
 8018852:	f000 f955 	bl	8018b00 <RadioWrite>
 8018856:	e007      	b.n	8018868 <RadioSend+0x190>
            }
            else // 600 bps
            {
                RadioWrite( SUBGHZ_RAM_RAMPDNL, 0xE1 ); // clean end of frame LSB
 8018858:	21e1      	movs	r1, #225	@ 0xe1
 801885a:	20f3      	movs	r0, #243	@ 0xf3
 801885c:	f000 f950 	bl	8018b00 <RadioWrite>
                RadioWrite( SUBGHZ_RAM_RAMPDNH, 0x04 ); // clean end of frame MSB
 8018860:	2104      	movs	r1, #4
 8018862:	20f2      	movs	r0, #242	@ 0xf2
 8018864:	f000 f94c 	bl	8018b00 <RadioWrite>
            }

            uint16_t bitNum = ( size * 8 ) + 2;
 8018868:	78fb      	ldrb	r3, [r7, #3]
 801886a:	b29b      	uxth	r3, r3
 801886c:	00db      	lsls	r3, r3, #3
 801886e:	b29b      	uxth	r3, r3
 8018870:	3302      	adds	r3, #2
 8018872:	81fb      	strh	r3, [r7, #14]
            RadioWrite( SUBGHZ_RAM_FRAMELIMH, ( bitNum >> 8 ) & 0x00FF );    // limit frame
 8018874:	89fb      	ldrh	r3, [r7, #14]
 8018876:	0a1b      	lsrs	r3, r3, #8
 8018878:	b29b      	uxth	r3, r3
 801887a:	b2db      	uxtb	r3, r3
 801887c:	4619      	mov	r1, r3
 801887e:	20f4      	movs	r0, #244	@ 0xf4
 8018880:	f000 f93e 	bl	8018b00 <RadioWrite>
            RadioWrite( SUBGHZ_RAM_FRAMELIML, bitNum & 0x00FF );             // limit frame
 8018884:	89fb      	ldrh	r3, [r7, #14]
 8018886:	b2db      	uxtb	r3, r3
 8018888:	4619      	mov	r1, r3
 801888a:	20f5      	movs	r0, #245	@ 0xf5
 801888c:	f000 f938 	bl	8018b00 <RadioWrite>
            SUBGRF_SendPayload( RadioBuffer, size + 1, 0xFFFFFF );
 8018890:	78fb      	ldrb	r3, [r7, #3]
 8018892:	3301      	adds	r3, #1
 8018894:	b2db      	uxtb	r3, r3
 8018896:	f06f 427f 	mvn.w	r2, #4278190080	@ 0xff000000
 801889a:	4619      	mov	r1, r3
 801889c:	480c      	ldr	r0, [pc, #48]	@ (80188d0 <RadioSend+0x1f8>)
 801889e:	f001 f9b1 	bl	8019c04 <SUBGRF_SendPayload>
            break;
 80188a2:	e000      	b.n	80188a6 <RadioSend+0x1ce>
        }
#endif /*RADIO_SIGFOX_ENABLE == 1*/
        default:
            break;
 80188a4:	bf00      	nop
        }

        TimerSetValue( &TxTimeoutTimer, SubgRf.TxTimeout );
 80188a6:	4b07      	ldr	r3, [pc, #28]	@ (80188c4 <RadioSend+0x1ec>)
 80188a8:	685b      	ldr	r3, [r3, #4]
 80188aa:	4619      	mov	r1, r3
 80188ac:	4809      	ldr	r0, [pc, #36]	@ (80188d4 <RadioSend+0x1fc>)
 80188ae:	f003 fa7b 	bl	801bda8 <UTIL_TIMER_SetPeriod>
        TimerStart( &TxTimeoutTimer );
 80188b2:	4808      	ldr	r0, [pc, #32]	@ (80188d4 <RadioSend+0x1fc>)
 80188b4:	f003 f99a 	bl	801bbec <UTIL_TIMER_Start>
    }

    return RADIO_STATUS_OK;
 80188b8:	2300      	movs	r3, #0
}
 80188ba:	4618      	mov	r0, r3
 80188bc:	3710      	adds	r7, #16
 80188be:	46bd      	mov	sp, r7
 80188c0:	bd80      	pop	{r7, pc}
 80188c2:	bf00      	nop
 80188c4:	20001c68 	.word	0x20001c68
 80188c8:	20001c76 	.word	0x20001c76
 80188cc:	0801cf5c 	.word	0x0801cf5c
 80188d0:	20001b64 	.word	0x20001b64
 80188d4:	20001cc4 	.word	0x20001cc4

080188d8 <RadioSleep>:

static void RadioSleep( void )
{
 80188d8:	b580      	push	{r7, lr}
 80188da:	b082      	sub	sp, #8
 80188dc:	af00      	add	r7, sp, #0
    SleepParams_t params = { 0 };
 80188de:	2300      	movs	r3, #0
 80188e0:	713b      	strb	r3, [r7, #4]

    params.Fields.WarmStart = 1;
 80188e2:	793b      	ldrb	r3, [r7, #4]
 80188e4:	f043 0304 	orr.w	r3, r3, #4
 80188e8:	713b      	strb	r3, [r7, #4]
    SUBGRF_SetSleep( params );
 80188ea:	7938      	ldrb	r0, [r7, #4]
 80188ec:	f001 fa66 	bl	8019dbc <SUBGRF_SetSleep>

    RADIO_DELAY_MS( 2 );
 80188f0:	2002      	movs	r0, #2
 80188f2:	f7e9 fd03 	bl	80022fc <HAL_Delay>
}
 80188f6:	bf00      	nop
 80188f8:	3708      	adds	r7, #8
 80188fa:	46bd      	mov	sp, r7
 80188fc:	bd80      	pop	{r7, pc}

080188fe <RadioStandby>:

static void RadioStandby( void )
{
 80188fe:	b580      	push	{r7, lr}
 8018900:	af00      	add	r7, sp, #0
    SUBGRF_SetStandby( STDBY_RC );
 8018902:	2000      	movs	r0, #0
 8018904:	f001 fa8e 	bl	8019e24 <SUBGRF_SetStandby>
}
 8018908:	bf00      	nop
 801890a:	bd80      	pop	{r7, pc}

0801890c <RadioRx>:

static void RadioRx( uint32_t timeout )
{
 801890c:	b580      	push	{r7, lr}
 801890e:	b082      	sub	sp, #8
 8018910:	af00      	add	r7, sp, #0
 8018912:	6078      	str	r0, [r7, #4]
    if( SubgRf.lr_fhss.is_lr_fhss_on == true )
    {
        //return LORAMAC_RADIO_STATUS_ERROR;
    }
#endif /* RADIO_LR_FHSS_IS_ON == 1 */
    if( 1UL == RFW_Is_Init( ) )
 8018914:	f002 fb11 	bl	801af3a <RFW_Is_Init>
 8018918:	4603      	mov	r3, r0
 801891a:	2b01      	cmp	r3, #1
 801891c:	d102      	bne.n	8018924 <RadioRx+0x18>
    {
        RFW_ReceiveInit( );
 801891e:	f002 fb34 	bl	801af8a <RFW_ReceiveInit>
 8018922:	e007      	b.n	8018934 <RadioRx+0x28>
    }
    else
    {
        SUBGRF_SetDioIrqParams( IRQ_RX_DONE | IRQ_RX_TX_TIMEOUT | IRQ_CRC_ERROR | IRQ_HEADER_ERROR | IRQ_RX_DBG,
 8018924:	2300      	movs	r3, #0
 8018926:	2200      	movs	r2, #0
 8018928:	f240 2162 	movw	r1, #610	@ 0x262
 801892c:	f240 2062 	movw	r0, #610	@ 0x262
 8018930:	f001 fc52 	bl	801a1d8 <SUBGRF_SetDioIrqParams>
                                IRQ_RX_DONE | IRQ_RX_TX_TIMEOUT | IRQ_CRC_ERROR | IRQ_HEADER_ERROR | IRQ_RX_DBG,
                                IRQ_RADIO_NONE,
                                IRQ_RADIO_NONE );
    }

    if( timeout != 0 )
 8018934:	687b      	ldr	r3, [r7, #4]
 8018936:	2b00      	cmp	r3, #0
 8018938:	d006      	beq.n	8018948 <RadioRx+0x3c>
    {
        TimerSetValue( &RxTimeoutTimer, timeout );
 801893a:	6879      	ldr	r1, [r7, #4]
 801893c:	4811      	ldr	r0, [pc, #68]	@ (8018984 <RadioRx+0x78>)
 801893e:	f003 fa33 	bl	801bda8 <UTIL_TIMER_SetPeriod>
        TimerStart( &RxTimeoutTimer );
 8018942:	4810      	ldr	r0, [pc, #64]	@ (8018984 <RadioRx+0x78>)
 8018944:	f003 f952 	bl	801bbec <UTIL_TIMER_Start>
    }
    /* switch off RxDcPreambleDetect See STM32WL Errata: RadioSetRxDutyCycle*/
    SubgRf.RxDcPreambleDetectTimeout = 0;
 8018948:	4b0f      	ldr	r3, [pc, #60]	@ (8018988 <RadioRx+0x7c>)
 801894a:	2200      	movs	r2, #0
 801894c:	659a      	str	r2, [r3, #88]	@ 0x58
    /* Set DBG pin */
    DBG_GPIO_RADIO_RX( SET );
    /* RF switch configuration */
    SUBGRF_SetSwitch( SubgRf.AntSwitchPaSelect, RFSWITCH_RX );
 801894e:	4b0e      	ldr	r3, [pc, #56]	@ (8018988 <RadioRx+0x7c>)
 8018950:	f893 3056 	ldrb.w	r3, [r3, #86]	@ 0x56
 8018954:	2100      	movs	r1, #0
 8018956:	4618      	mov	r0, r3
 8018958:	f002 f8f6 	bl	801ab48 <SUBGRF_SetSwitch>

    if( SubgRf.RxContinuous == true )
 801895c:	4b0a      	ldr	r3, [pc, #40]	@ (8018988 <RadioRx+0x7c>)
 801895e:	785b      	ldrb	r3, [r3, #1]
 8018960:	2b00      	cmp	r3, #0
 8018962:	d004      	beq.n	801896e <RadioRx+0x62>
    {
        SUBGRF_SetRx( 0xFFFFFF ); // Rx Continuous
 8018964:	f06f 407f 	mvn.w	r0, #4278190080	@ 0xff000000
 8018968:	f001 fa98 	bl	8019e9c <SUBGRF_SetRx>
    }
    else
    {
        SUBGRF_SetRx( SubgRf.RxTimeout << 6 );
    }
}
 801896c:	e005      	b.n	801897a <RadioRx+0x6e>
        SUBGRF_SetRx( SubgRf.RxTimeout << 6 );
 801896e:	4b06      	ldr	r3, [pc, #24]	@ (8018988 <RadioRx+0x7c>)
 8018970:	689b      	ldr	r3, [r3, #8]
 8018972:	019b      	lsls	r3, r3, #6
 8018974:	4618      	mov	r0, r3
 8018976:	f001 fa91 	bl	8019e9c <SUBGRF_SetRx>
}
 801897a:	bf00      	nop
 801897c:	3708      	adds	r7, #8
 801897e:	46bd      	mov	sp, r7
 8018980:	bd80      	pop	{r7, pc}
 8018982:	bf00      	nop
 8018984:	20001cdc 	.word	0x20001cdc
 8018988:	20001c68 	.word	0x20001c68

0801898c <RadioRxBoosted>:

static void RadioRxBoosted( uint32_t timeout )
{
 801898c:	b580      	push	{r7, lr}
 801898e:	b082      	sub	sp, #8
 8018990:	af00      	add	r7, sp, #0
 8018992:	6078      	str	r0, [r7, #4]
    if( SubgRf.lr_fhss.is_lr_fhss_on == true )
    {
        //return LORAMAC_RADIO_STATUS_ERROR;
    }
#endif /* RADIO_LR_FHSS_IS_ON == 1 */
    if( 1UL == RFW_Is_Init() )
 8018994:	f002 fad1 	bl	801af3a <RFW_Is_Init>
 8018998:	4603      	mov	r3, r0
 801899a:	2b01      	cmp	r3, #1
 801899c:	d102      	bne.n	80189a4 <RadioRxBoosted+0x18>
    {
        RFW_ReceiveInit();
 801899e:	f002 faf4 	bl	801af8a <RFW_ReceiveInit>
 80189a2:	e007      	b.n	80189b4 <RadioRxBoosted+0x28>
    }
    else
    {
        SUBGRF_SetDioIrqParams( IRQ_RX_DONE | IRQ_RX_TX_TIMEOUT | IRQ_CRC_ERROR | IRQ_HEADER_ERROR | IRQ_RX_DBG,
 80189a4:	2300      	movs	r3, #0
 80189a6:	2200      	movs	r2, #0
 80189a8:	f240 2162 	movw	r1, #610	@ 0x262
 80189ac:	f240 2062 	movw	r0, #610	@ 0x262
 80189b0:	f001 fc12 	bl	801a1d8 <SUBGRF_SetDioIrqParams>
                                IRQ_RX_DONE | IRQ_RX_TX_TIMEOUT | IRQ_CRC_ERROR | IRQ_HEADER_ERROR | IRQ_RX_DBG,
                                IRQ_RADIO_NONE,
                                IRQ_RADIO_NONE );
    }
    if( timeout != 0 )
 80189b4:	687b      	ldr	r3, [r7, #4]
 80189b6:	2b00      	cmp	r3, #0
 80189b8:	d006      	beq.n	80189c8 <RadioRxBoosted+0x3c>
    {
        TimerSetValue( &RxTimeoutTimer, timeout );
 80189ba:	6879      	ldr	r1, [r7, #4]
 80189bc:	4811      	ldr	r0, [pc, #68]	@ (8018a04 <RadioRxBoosted+0x78>)
 80189be:	f003 f9f3 	bl	801bda8 <UTIL_TIMER_SetPeriod>
        TimerStart( &RxTimeoutTimer );
 80189c2:	4810      	ldr	r0, [pc, #64]	@ (8018a04 <RadioRxBoosted+0x78>)
 80189c4:	f003 f912 	bl	801bbec <UTIL_TIMER_Start>
    }
    /* switch off RxDcPreambleDetect See STM32WL Errata: RadioSetRxDutyCycle*/
    SubgRf.RxDcPreambleDetectTimeout = 0;
 80189c8:	4b0f      	ldr	r3, [pc, #60]	@ (8018a08 <RadioRxBoosted+0x7c>)
 80189ca:	2200      	movs	r2, #0
 80189cc:	659a      	str	r2, [r3, #88]	@ 0x58
    /* Set DBG pin */
    DBG_GPIO_RADIO_RX( SET );
    /* RF switch configuration */
    SUBGRF_SetSwitch( SubgRf.AntSwitchPaSelect, RFSWITCH_RX );
 80189ce:	4b0e      	ldr	r3, [pc, #56]	@ (8018a08 <RadioRxBoosted+0x7c>)
 80189d0:	f893 3056 	ldrb.w	r3, [r3, #86]	@ 0x56
 80189d4:	2100      	movs	r1, #0
 80189d6:	4618      	mov	r0, r3
 80189d8:	f002 f8b6 	bl	801ab48 <SUBGRF_SetSwitch>

    if( SubgRf.RxContinuous == true )
 80189dc:	4b0a      	ldr	r3, [pc, #40]	@ (8018a08 <RadioRxBoosted+0x7c>)
 80189de:	785b      	ldrb	r3, [r3, #1]
 80189e0:	2b00      	cmp	r3, #0
 80189e2:	d004      	beq.n	80189ee <RadioRxBoosted+0x62>
    {
        SUBGRF_SetRxBoosted( 0xFFFFFF ); // Rx Continuous
 80189e4:	f06f 407f 	mvn.w	r0, #4278190080	@ 0xff000000
 80189e8:	f001 fa78 	bl	8019edc <SUBGRF_SetRxBoosted>
    }
    else
    {
        SUBGRF_SetRxBoosted( SubgRf.RxTimeout << 6 );
    }
}
 80189ec:	e005      	b.n	80189fa <RadioRxBoosted+0x6e>
        SUBGRF_SetRxBoosted( SubgRf.RxTimeout << 6 );
 80189ee:	4b06      	ldr	r3, [pc, #24]	@ (8018a08 <RadioRxBoosted+0x7c>)
 80189f0:	689b      	ldr	r3, [r3, #8]
 80189f2:	019b      	lsls	r3, r3, #6
 80189f4:	4618      	mov	r0, r3
 80189f6:	f001 fa71 	bl	8019edc <SUBGRF_SetRxBoosted>
}
 80189fa:	bf00      	nop
 80189fc:	3708      	adds	r7, #8
 80189fe:	46bd      	mov	sp, r7
 8018a00:	bd80      	pop	{r7, pc}
 8018a02:	bf00      	nop
 8018a04:	20001cdc 	.word	0x20001cdc
 8018a08:	20001c68 	.word	0x20001c68

08018a0c <RadioSetRxDutyCycle>:

static void RadioSetRxDutyCycle( uint32_t rxTime, uint32_t sleepTime )
{
 8018a0c:	b580      	push	{r7, lr}
 8018a0e:	b082      	sub	sp, #8
 8018a10:	af00      	add	r7, sp, #0
 8018a12:	6078      	str	r0, [r7, #4]
 8018a14:	6039      	str	r1, [r7, #0]
    /*See STM32WL Errata: RadioSetRxDutyCycle*/
    SubgRf.RxDcPreambleDetectTimeout = 2 * rxTime + sleepTime;
 8018a16:	687b      	ldr	r3, [r7, #4]
 8018a18:	005a      	lsls	r2, r3, #1
 8018a1a:	683b      	ldr	r3, [r7, #0]
 8018a1c:	4413      	add	r3, r2
 8018a1e:	4a0c      	ldr	r2, [pc, #48]	@ (8018a50 <RadioSetRxDutyCycle+0x44>)
 8018a20:	6593      	str	r3, [r2, #88]	@ 0x58
    /*Enable also the IRQ_PREAMBLE_DETECTED*/
    SUBGRF_SetDioIrqParams( IRQ_RADIO_ALL, IRQ_RADIO_ALL, IRQ_RADIO_NONE, IRQ_RADIO_NONE );
 8018a22:	2300      	movs	r3, #0
 8018a24:	2200      	movs	r2, #0
 8018a26:	f64f 71ff 	movw	r1, #65535	@ 0xffff
 8018a2a:	f64f 70ff 	movw	r0, #65535	@ 0xffff
 8018a2e:	f001 fbd3 	bl	801a1d8 <SUBGRF_SetDioIrqParams>
    /* RF switch configuration */
    SUBGRF_SetSwitch( SubgRf.AntSwitchPaSelect, RFSWITCH_RX );
 8018a32:	4b07      	ldr	r3, [pc, #28]	@ (8018a50 <RadioSetRxDutyCycle+0x44>)
 8018a34:	f893 3056 	ldrb.w	r3, [r3, #86]	@ 0x56
 8018a38:	2100      	movs	r1, #0
 8018a3a:	4618      	mov	r0, r3
 8018a3c:	f002 f884 	bl	801ab48 <SUBGRF_SetSwitch>
    /* Start Rx DutyCycle*/
    SUBGRF_SetRxDutyCycle( rxTime, sleepTime );
 8018a40:	6839      	ldr	r1, [r7, #0]
 8018a42:	6878      	ldr	r0, [r7, #4]
 8018a44:	f001 fa6e 	bl	8019f24 <SUBGRF_SetRxDutyCycle>
}
 8018a48:	bf00      	nop
 8018a4a:	3708      	adds	r7, #8
 8018a4c:	46bd      	mov	sp, r7
 8018a4e:	bd80      	pop	{r7, pc}
 8018a50:	20001c68 	.word	0x20001c68

08018a54 <RadioStartCad>:

static void RadioStartCad( void )
{
 8018a54:	b580      	push	{r7, lr}
 8018a56:	af00      	add	r7, sp, #0
    /* RF switch configuration */
    SUBGRF_SetSwitch( SubgRf.AntSwitchPaSelect, RFSWITCH_RX );
 8018a58:	4b09      	ldr	r3, [pc, #36]	@ (8018a80 <RadioStartCad+0x2c>)
 8018a5a:	f893 3056 	ldrb.w	r3, [r3, #86]	@ 0x56
 8018a5e:	2100      	movs	r1, #0
 8018a60:	4618      	mov	r0, r3
 8018a62:	f002 f871 	bl	801ab48 <SUBGRF_SetSwitch>

    SUBGRF_SetDioIrqParams( IRQ_CAD_CLEAR | IRQ_CAD_DETECTED,
 8018a66:	2300      	movs	r3, #0
 8018a68:	2200      	movs	r2, #0
 8018a6a:	f44f 71c0 	mov.w	r1, #384	@ 0x180
 8018a6e:	f44f 70c0 	mov.w	r0, #384	@ 0x180
 8018a72:	f001 fbb1 	bl	801a1d8 <SUBGRF_SetDioIrqParams>
                            IRQ_CAD_CLEAR | IRQ_CAD_DETECTED,
                            IRQ_RADIO_NONE,
                            IRQ_RADIO_NONE );
    SUBGRF_SetCad( );
 8018a76:	f001 fa81 	bl	8019f7c <SUBGRF_SetCad>
}
 8018a7a:	bf00      	nop
 8018a7c:	bd80      	pop	{r7, pc}
 8018a7e:	bf00      	nop
 8018a80:	20001c68 	.word	0x20001c68

08018a84 <RadioSetTxContinuousWave>:

static void RadioSetTxContinuousWave( uint32_t freq, int8_t power, uint16_t time )
{
 8018a84:	b580      	push	{r7, lr}
 8018a86:	b084      	sub	sp, #16
 8018a88:	af00      	add	r7, sp, #0
 8018a8a:	6078      	str	r0, [r7, #4]
 8018a8c:	460b      	mov	r3, r1
 8018a8e:	70fb      	strb	r3, [r7, #3]
 8018a90:	4613      	mov	r3, r2
 8018a92:	803b      	strh	r3, [r7, #0]
    if( SubgRf.lr_fhss.is_lr_fhss_on == true )
    {
        //return LORAMAC_RADIO_STATUS_ERROR;
    }
#endif /* RADIO_LR_FHSS_IS_ON == 1 */
    uint32_t timeout = ( uint32_t )time * 1000;
 8018a94:	883b      	ldrh	r3, [r7, #0]
 8018a96:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 8018a9a:	fb02 f303 	mul.w	r3, r2, r3
 8018a9e:	60fb      	str	r3, [r7, #12]
    uint8_t antswitchpow;

    SUBGRF_SetRfFrequency( freq );
 8018aa0:	6878      	ldr	r0, [r7, #4]
 8018aa2:	f001 fbf5 	bl	801a290 <SUBGRF_SetRfFrequency>

    antswitchpow = SUBGRF_SetRfTxPower( power );
 8018aa6:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8018aaa:	4618      	mov	r0, r3
 8018aac:	f002 f874 	bl	801ab98 <SUBGRF_SetRfTxPower>
 8018ab0:	4603      	mov	r3, r0
 8018ab2:	72fb      	strb	r3, [r7, #11]

    /* WORKAROUND - Trimming the output voltage power_ldo to 3.3V */
    SUBGRF_WriteRegister(REG_DRV_CTRL, 0x7 << 1);
 8018ab4:	210e      	movs	r1, #14
 8018ab6:	f640 101f 	movw	r0, #2335	@ 0x91f
 8018aba:	f001 ff37 	bl	801a92c <SUBGRF_WriteRegister>

    /* Set RF switch */
    SUBGRF_SetSwitch( antswitchpow, RFSWITCH_TX );
 8018abe:	7afb      	ldrb	r3, [r7, #11]
 8018ac0:	2101      	movs	r1, #1
 8018ac2:	4618      	mov	r0, r3
 8018ac4:	f002 f840 	bl	801ab48 <SUBGRF_SetSwitch>

    SUBGRF_SetTxContinuousWave( );
 8018ac8:	f001 fa66 	bl	8019f98 <SUBGRF_SetTxContinuousWave>

    TimerSetValue( &TxTimeoutTimer, timeout );
 8018acc:	68f9      	ldr	r1, [r7, #12]
 8018ace:	4805      	ldr	r0, [pc, #20]	@ (8018ae4 <RadioSetTxContinuousWave+0x60>)
 8018ad0:	f003 f96a 	bl	801bda8 <UTIL_TIMER_SetPeriod>
    TimerStart( &TxTimeoutTimer );
 8018ad4:	4803      	ldr	r0, [pc, #12]	@ (8018ae4 <RadioSetTxContinuousWave+0x60>)
 8018ad6:	f003 f889 	bl	801bbec <UTIL_TIMER_Start>
}
 8018ada:	bf00      	nop
 8018adc:	3710      	adds	r7, #16
 8018ade:	46bd      	mov	sp, r7
 8018ae0:	bd80      	pop	{r7, pc}
 8018ae2:	bf00      	nop
 8018ae4:	20001cc4 	.word	0x20001cc4

08018ae8 <RadioRssi>:

static int16_t RadioRssi( RadioModems_t modem )
{
 8018ae8:	b580      	push	{r7, lr}
 8018aea:	b082      	sub	sp, #8
 8018aec:	af00      	add	r7, sp, #0
 8018aee:	4603      	mov	r3, r0
 8018af0:	71fb      	strb	r3, [r7, #7]
    return SUBGRF_GetRssiInst( );
 8018af2:	f001 fe88 	bl	801a806 <SUBGRF_GetRssiInst>
 8018af6:	4603      	mov	r3, r0
}
 8018af8:	4618      	mov	r0, r3
 8018afa:	3708      	adds	r7, #8
 8018afc:	46bd      	mov	sp, r7
 8018afe:	bd80      	pop	{r7, pc}

08018b00 <RadioWrite>:

static void RadioWrite( uint16_t addr, uint8_t data )
{
 8018b00:	b580      	push	{r7, lr}
 8018b02:	b082      	sub	sp, #8
 8018b04:	af00      	add	r7, sp, #0
 8018b06:	4603      	mov	r3, r0
 8018b08:	460a      	mov	r2, r1
 8018b0a:	80fb      	strh	r3, [r7, #6]
 8018b0c:	4613      	mov	r3, r2
 8018b0e:	717b      	strb	r3, [r7, #5]
    SUBGRF_WriteRegister( addr, data );
 8018b10:	797a      	ldrb	r2, [r7, #5]
 8018b12:	88fb      	ldrh	r3, [r7, #6]
 8018b14:	4611      	mov	r1, r2
 8018b16:	4618      	mov	r0, r3
 8018b18:	f001 ff08 	bl	801a92c <SUBGRF_WriteRegister>
}
 8018b1c:	bf00      	nop
 8018b1e:	3708      	adds	r7, #8
 8018b20:	46bd      	mov	sp, r7
 8018b22:	bd80      	pop	{r7, pc}

08018b24 <RadioRead>:

static uint8_t RadioRead( uint16_t addr )
{
 8018b24:	b580      	push	{r7, lr}
 8018b26:	b082      	sub	sp, #8
 8018b28:	af00      	add	r7, sp, #0
 8018b2a:	4603      	mov	r3, r0
 8018b2c:	80fb      	strh	r3, [r7, #6]
    return SUBGRF_ReadRegister( addr );
 8018b2e:	88fb      	ldrh	r3, [r7, #6]
 8018b30:	4618      	mov	r0, r3
 8018b32:	f001 ff1d 	bl	801a970 <SUBGRF_ReadRegister>
 8018b36:	4603      	mov	r3, r0
}
 8018b38:	4618      	mov	r0, r3
 8018b3a:	3708      	adds	r7, #8
 8018b3c:	46bd      	mov	sp, r7
 8018b3e:	bd80      	pop	{r7, pc}

08018b40 <RadioWriteRegisters>:

static void RadioWriteRegisters( uint16_t addr, uint8_t *buffer, uint8_t size )
{
 8018b40:	b580      	push	{r7, lr}
 8018b42:	b082      	sub	sp, #8
 8018b44:	af00      	add	r7, sp, #0
 8018b46:	4603      	mov	r3, r0
 8018b48:	6039      	str	r1, [r7, #0]
 8018b4a:	80fb      	strh	r3, [r7, #6]
 8018b4c:	4613      	mov	r3, r2
 8018b4e:	717b      	strb	r3, [r7, #5]
    SUBGRF_WriteRegisters( addr, buffer, size );
 8018b50:	797b      	ldrb	r3, [r7, #5]
 8018b52:	b29a      	uxth	r2, r3
 8018b54:	88fb      	ldrh	r3, [r7, #6]
 8018b56:	6839      	ldr	r1, [r7, #0]
 8018b58:	4618      	mov	r0, r3
 8018b5a:	f001 ff29 	bl	801a9b0 <SUBGRF_WriteRegisters>
}
 8018b5e:	bf00      	nop
 8018b60:	3708      	adds	r7, #8
 8018b62:	46bd      	mov	sp, r7
 8018b64:	bd80      	pop	{r7, pc}

08018b66 <RadioReadRegisters>:

static void RadioReadRegisters( uint16_t addr, uint8_t *buffer, uint8_t size )
{
 8018b66:	b580      	push	{r7, lr}
 8018b68:	b082      	sub	sp, #8
 8018b6a:	af00      	add	r7, sp, #0
 8018b6c:	4603      	mov	r3, r0
 8018b6e:	6039      	str	r1, [r7, #0]
 8018b70:	80fb      	strh	r3, [r7, #6]
 8018b72:	4613      	mov	r3, r2
 8018b74:	717b      	strb	r3, [r7, #5]
    SUBGRF_ReadRegisters( addr, buffer, size );
 8018b76:	797b      	ldrb	r3, [r7, #5]
 8018b78:	b29a      	uxth	r2, r3
 8018b7a:	88fb      	ldrh	r3, [r7, #6]
 8018b7c:	6839      	ldr	r1, [r7, #0]
 8018b7e:	4618      	mov	r0, r3
 8018b80:	f001 ff38 	bl	801a9f4 <SUBGRF_ReadRegisters>
}
 8018b84:	bf00      	nop
 8018b86:	3708      	adds	r7, #8
 8018b88:	46bd      	mov	sp, r7
 8018b8a:	bd80      	pop	{r7, pc}

08018b8c <RadioSetMaxPayloadLength>:

static void RadioSetMaxPayloadLength( RadioModems_t modem, uint8_t max )
{
 8018b8c:	b580      	push	{r7, lr}
 8018b8e:	b082      	sub	sp, #8
 8018b90:	af00      	add	r7, sp, #0
 8018b92:	4603      	mov	r3, r0
 8018b94:	460a      	mov	r2, r1
 8018b96:	71fb      	strb	r3, [r7, #7]
 8018b98:	4613      	mov	r3, r2
 8018b9a:	71bb      	strb	r3, [r7, #6]
    if( modem == MODEM_LORA )
 8018b9c:	79fb      	ldrb	r3, [r7, #7]
 8018b9e:	2b01      	cmp	r3, #1
 8018ba0:	d10a      	bne.n	8018bb8 <RadioSetMaxPayloadLength+0x2c>
    {
        SubgRf.PacketParams.Params.LoRa.PayloadLength = MaxPayloadLength = max;
 8018ba2:	4a0e      	ldr	r2, [pc, #56]	@ (8018bdc <RadioSetMaxPayloadLength+0x50>)
 8018ba4:	79bb      	ldrb	r3, [r7, #6]
 8018ba6:	7013      	strb	r3, [r2, #0]
 8018ba8:	4b0c      	ldr	r3, [pc, #48]	@ (8018bdc <RadioSetMaxPayloadLength+0x50>)
 8018baa:	781a      	ldrb	r2, [r3, #0]
 8018bac:	4b0c      	ldr	r3, [pc, #48]	@ (8018be0 <RadioSetMaxPayloadLength+0x54>)
 8018bae:	77da      	strb	r2, [r3, #31]
        SUBGRF_SetPacketParams( &SubgRf.PacketParams );
 8018bb0:	480c      	ldr	r0, [pc, #48]	@ (8018be4 <RadioSetMaxPayloadLength+0x58>)
 8018bb2:	f001 fd75 	bl	801a6a0 <SUBGRF_SetPacketParams>
        {
            SubgRf.PacketParams.Params.Gfsk.PayloadLength = MaxPayloadLength = max;
            SUBGRF_SetPacketParams( &SubgRf.PacketParams );
        }
    }
}
 8018bb6:	e00d      	b.n	8018bd4 <RadioSetMaxPayloadLength+0x48>
        if( SubgRf.PacketParams.Params.Gfsk.HeaderType == RADIO_PACKET_VARIABLE_LENGTH )
 8018bb8:	4b09      	ldr	r3, [pc, #36]	@ (8018be0 <RadioSetMaxPayloadLength+0x54>)
 8018bba:	7d5b      	ldrb	r3, [r3, #21]
 8018bbc:	2b01      	cmp	r3, #1
 8018bbe:	d109      	bne.n	8018bd4 <RadioSetMaxPayloadLength+0x48>
            SubgRf.PacketParams.Params.Gfsk.PayloadLength = MaxPayloadLength = max;
 8018bc0:	4a06      	ldr	r2, [pc, #24]	@ (8018bdc <RadioSetMaxPayloadLength+0x50>)
 8018bc2:	79bb      	ldrb	r3, [r7, #6]
 8018bc4:	7013      	strb	r3, [r2, #0]
 8018bc6:	4b05      	ldr	r3, [pc, #20]	@ (8018bdc <RadioSetMaxPayloadLength+0x50>)
 8018bc8:	781a      	ldrb	r2, [r3, #0]
 8018bca:	4b05      	ldr	r3, [pc, #20]	@ (8018be0 <RadioSetMaxPayloadLength+0x54>)
 8018bcc:	759a      	strb	r2, [r3, #22]
            SUBGRF_SetPacketParams( &SubgRf.PacketParams );
 8018bce:	4805      	ldr	r0, [pc, #20]	@ (8018be4 <RadioSetMaxPayloadLength+0x58>)
 8018bd0:	f001 fd66 	bl	801a6a0 <SUBGRF_SetPacketParams>
}
 8018bd4:	bf00      	nop
 8018bd6:	3708      	adds	r7, #8
 8018bd8:	46bd      	mov	sp, r7
 8018bda:	bd80      	pop	{r7, pc}
 8018bdc:	20000134 	.word	0x20000134
 8018be0:	20001c68 	.word	0x20001c68
 8018be4:	20001c76 	.word	0x20001c76

08018be8 <RadioSetPublicNetwork>:

static void RadioSetPublicNetwork( bool enable )
{
 8018be8:	b580      	push	{r7, lr}
 8018bea:	b082      	sub	sp, #8
 8018bec:	af00      	add	r7, sp, #0
 8018bee:	4603      	mov	r3, r0
 8018bf0:	71fb      	strb	r3, [r7, #7]
    SubgRf.PublicNetwork.Current = SubgRf.PublicNetwork.Previous = enable;
 8018bf2:	4a13      	ldr	r2, [pc, #76]	@ (8018c40 <RadioSetPublicNetwork+0x58>)
 8018bf4:	79fb      	ldrb	r3, [r7, #7]
 8018bf6:	7313      	strb	r3, [r2, #12]
 8018bf8:	4b11      	ldr	r3, [pc, #68]	@ (8018c40 <RadioSetPublicNetwork+0x58>)
 8018bfa:	7b1a      	ldrb	r2, [r3, #12]
 8018bfc:	4b10      	ldr	r3, [pc, #64]	@ (8018c40 <RadioSetPublicNetwork+0x58>)
 8018bfe:	735a      	strb	r2, [r3, #13]

    RadioSetModem( MODEM_LORA );
 8018c00:	2001      	movs	r0, #1
 8018c02:	f7ff f813 	bl	8017c2c <RadioSetModem>
    if( enable == true )
 8018c06:	79fb      	ldrb	r3, [r7, #7]
 8018c08:	2b00      	cmp	r3, #0
 8018c0a:	d00a      	beq.n	8018c22 <RadioSetPublicNetwork+0x3a>
    {
        // Change LoRa modem SyncWord
        SUBGRF_WriteRegister( REG_LR_SYNCWORD, ( LORA_MAC_PUBLIC_SYNCWORD >> 8 ) & 0xFF );
 8018c0c:	2134      	movs	r1, #52	@ 0x34
 8018c0e:	f44f 60e8 	mov.w	r0, #1856	@ 0x740
 8018c12:	f001 fe8b 	bl	801a92c <SUBGRF_WriteRegister>
        SUBGRF_WriteRegister( REG_LR_SYNCWORD + 1, LORA_MAC_PUBLIC_SYNCWORD & 0xFF );
 8018c16:	2144      	movs	r1, #68	@ 0x44
 8018c18:	f240 7041 	movw	r0, #1857	@ 0x741
 8018c1c:	f001 fe86 	bl	801a92c <SUBGRF_WriteRegister>
    {
        // Change LoRa modem SyncWord
        SUBGRF_WriteRegister( REG_LR_SYNCWORD, ( LORA_MAC_PRIVATE_SYNCWORD >> 8 ) & 0xFF );
        SUBGRF_WriteRegister( REG_LR_SYNCWORD + 1, LORA_MAC_PRIVATE_SYNCWORD & 0xFF );
    }
}
 8018c20:	e009      	b.n	8018c36 <RadioSetPublicNetwork+0x4e>
        SUBGRF_WriteRegister( REG_LR_SYNCWORD, ( LORA_MAC_PRIVATE_SYNCWORD >> 8 ) & 0xFF );
 8018c22:	2114      	movs	r1, #20
 8018c24:	f44f 60e8 	mov.w	r0, #1856	@ 0x740
 8018c28:	f001 fe80 	bl	801a92c <SUBGRF_WriteRegister>
        SUBGRF_WriteRegister( REG_LR_SYNCWORD + 1, LORA_MAC_PRIVATE_SYNCWORD & 0xFF );
 8018c2c:	2124      	movs	r1, #36	@ 0x24
 8018c2e:	f240 7041 	movw	r0, #1857	@ 0x741
 8018c32:	f001 fe7b 	bl	801a92c <SUBGRF_WriteRegister>
}
 8018c36:	bf00      	nop
 8018c38:	3708      	adds	r7, #8
 8018c3a:	46bd      	mov	sp, r7
 8018c3c:	bd80      	pop	{r7, pc}
 8018c3e:	bf00      	nop
 8018c40:	20001c68 	.word	0x20001c68

08018c44 <RadioGetWakeupTime>:

static uint32_t RadioGetWakeupTime( void )
{
 8018c44:	b580      	push	{r7, lr}
 8018c46:	af00      	add	r7, sp, #0
    return SUBGRF_GetRadioWakeUpTime() + RADIO_WAKEUP_TIME;
 8018c48:	f001 ffda 	bl	801ac00 <SUBGRF_GetRadioWakeUpTime>
 8018c4c:	4603      	mov	r3, r0
 8018c4e:	3303      	adds	r3, #3
}
 8018c50:	4618      	mov	r0, r3
 8018c52:	bd80      	pop	{r7, pc}

08018c54 <RadioOnTxTimeoutIrq>:

static void RadioOnTxTimeoutIrq( void *context )
{
 8018c54:	b580      	push	{r7, lr}
 8018c56:	b082      	sub	sp, #8
 8018c58:	af00      	add	r7, sp, #0
 8018c5a:	6078      	str	r0, [r7, #4]
    RADIO_TX_TIMEOUT_PROCESS();
 8018c5c:	f000 f80e 	bl	8018c7c <RadioOnTxTimeoutProcess>
}
 8018c60:	bf00      	nop
 8018c62:	3708      	adds	r7, #8
 8018c64:	46bd      	mov	sp, r7
 8018c66:	bd80      	pop	{r7, pc}

08018c68 <RadioOnRxTimeoutIrq>:

static void RadioOnRxTimeoutIrq( void *context )
{
 8018c68:	b580      	push	{r7, lr}
 8018c6a:	b082      	sub	sp, #8
 8018c6c:	af00      	add	r7, sp, #0
 8018c6e:	6078      	str	r0, [r7, #4]
    RADIO_RX_TIMEOUT_PROCESS();
 8018c70:	f000 f818 	bl	8018ca4 <RadioOnRxTimeoutProcess>
}
 8018c74:	bf00      	nop
 8018c76:	3708      	adds	r7, #8
 8018c78:	46bd      	mov	sp, r7
 8018c7a:	bd80      	pop	{r7, pc}

08018c7c <RadioOnTxTimeoutProcess>:

static void RadioOnTxTimeoutProcess( void )
{
 8018c7c:	b580      	push	{r7, lr}
 8018c7e:	af00      	add	r7, sp, #0
    DBG_GPIO_RADIO_TX( RST );

    if( ( RadioEvents != NULL ) && ( RadioEvents->TxTimeout != NULL ) )
 8018c80:	4b07      	ldr	r3, [pc, #28]	@ (8018ca0 <RadioOnTxTimeoutProcess+0x24>)
 8018c82:	681b      	ldr	r3, [r3, #0]
 8018c84:	2b00      	cmp	r3, #0
 8018c86:	d008      	beq.n	8018c9a <RadioOnTxTimeoutProcess+0x1e>
 8018c88:	4b05      	ldr	r3, [pc, #20]	@ (8018ca0 <RadioOnTxTimeoutProcess+0x24>)
 8018c8a:	681b      	ldr	r3, [r3, #0]
 8018c8c:	685b      	ldr	r3, [r3, #4]
 8018c8e:	2b00      	cmp	r3, #0
 8018c90:	d003      	beq.n	8018c9a <RadioOnTxTimeoutProcess+0x1e>
    {
        RadioEvents->TxTimeout( );
 8018c92:	4b03      	ldr	r3, [pc, #12]	@ (8018ca0 <RadioOnTxTimeoutProcess+0x24>)
 8018c94:	681b      	ldr	r3, [r3, #0]
 8018c96:	685b      	ldr	r3, [r3, #4]
 8018c98:	4798      	blx	r3
    }
}
 8018c9a:	bf00      	nop
 8018c9c:	bd80      	pop	{r7, pc}
 8018c9e:	bf00      	nop
 8018ca0:	20001c64 	.word	0x20001c64

08018ca4 <RadioOnRxTimeoutProcess>:

static void RadioOnRxTimeoutProcess( void )
{
 8018ca4:	b580      	push	{r7, lr}
 8018ca6:	af00      	add	r7, sp, #0
    DBG_GPIO_RADIO_RX( RST );

    if( ( RadioEvents != NULL ) && ( RadioEvents->RxTimeout != NULL ) )
 8018ca8:	4b07      	ldr	r3, [pc, #28]	@ (8018cc8 <RadioOnRxTimeoutProcess+0x24>)
 8018caa:	681b      	ldr	r3, [r3, #0]
 8018cac:	2b00      	cmp	r3, #0
 8018cae:	d008      	beq.n	8018cc2 <RadioOnRxTimeoutProcess+0x1e>
 8018cb0:	4b05      	ldr	r3, [pc, #20]	@ (8018cc8 <RadioOnRxTimeoutProcess+0x24>)
 8018cb2:	681b      	ldr	r3, [r3, #0]
 8018cb4:	68db      	ldr	r3, [r3, #12]
 8018cb6:	2b00      	cmp	r3, #0
 8018cb8:	d003      	beq.n	8018cc2 <RadioOnRxTimeoutProcess+0x1e>
    {
        RadioEvents->RxTimeout( );
 8018cba:	4b03      	ldr	r3, [pc, #12]	@ (8018cc8 <RadioOnRxTimeoutProcess+0x24>)
 8018cbc:	681b      	ldr	r3, [r3, #0]
 8018cbe:	68db      	ldr	r3, [r3, #12]
 8018cc0:	4798      	blx	r3
    }
}
 8018cc2:	bf00      	nop
 8018cc4:	bd80      	pop	{r7, pc}
 8018cc6:	bf00      	nop
 8018cc8:	20001c64 	.word	0x20001c64

08018ccc <RadioOnDioIrq>:

static void RadioOnDioIrq( RadioIrqMasks_t radioIrq )
{
 8018ccc:	b580      	push	{r7, lr}
 8018cce:	b082      	sub	sp, #8
 8018cd0:	af00      	add	r7, sp, #0
 8018cd2:	4603      	mov	r3, r0
 8018cd4:	80fb      	strh	r3, [r7, #6]
    SubgRf.RadioIrq = radioIrq;
 8018cd6:	4a05      	ldr	r2, [pc, #20]	@ (8018cec <RadioOnDioIrq+0x20>)
 8018cd8:	88fb      	ldrh	r3, [r7, #6]
 8018cda:	f8a2 3054 	strh.w	r3, [r2, #84]	@ 0x54

    RADIO_IRQ_PROCESS();
 8018cde:	f000 f807 	bl	8018cf0 <RadioIrqProcess>
}
 8018ce2:	bf00      	nop
 8018ce4:	3708      	adds	r7, #8
 8018ce6:	46bd      	mov	sp, r7
 8018ce8:	bd80      	pop	{r7, pc}
 8018cea:	bf00      	nop
 8018cec:	20001c68 	.word	0x20001c68

08018cf0 <RadioIrqProcess>:

static void RadioIrqProcess( void )
{
 8018cf0:	b5b0      	push	{r4, r5, r7, lr}
 8018cf2:	b082      	sub	sp, #8
 8018cf4:	af00      	add	r7, sp, #0
    uint8_t size = 0;
 8018cf6:	2300      	movs	r3, #0
 8018cf8:	71fb      	strb	r3, [r7, #7]
    int32_t cfo = 0;
 8018cfa:	2300      	movs	r3, #0
 8018cfc:	603b      	str	r3, [r7, #0]

    switch( SubgRf.RadioIrq )
 8018cfe:	4ba8      	ldr	r3, [pc, #672]	@ (8018fa0 <RadioIrqProcess+0x2b0>)
 8018d00:	f8b3 3054 	ldrh.w	r3, [r3, #84]	@ 0x54
 8018d04:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8018d08:	f000 810d 	beq.w	8018f26 <RadioIrqProcess+0x236>
 8018d0c:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8018d10:	f300 81e8 	bgt.w	80190e4 <RadioIrqProcess+0x3f4>
 8018d14:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8018d18:	f000 80f1 	beq.w	8018efe <RadioIrqProcess+0x20e>
 8018d1c:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8018d20:	f300 81e0 	bgt.w	80190e4 <RadioIrqProcess+0x3f4>
 8018d24:	2b80      	cmp	r3, #128	@ 0x80
 8018d26:	f000 80d6 	beq.w	8018ed6 <RadioIrqProcess+0x1e6>
 8018d2a:	2b80      	cmp	r3, #128	@ 0x80
 8018d2c:	f300 81da 	bgt.w	80190e4 <RadioIrqProcess+0x3f4>
 8018d30:	2b20      	cmp	r3, #32
 8018d32:	dc49      	bgt.n	8018dc8 <RadioIrqProcess+0xd8>
 8018d34:	2b00      	cmp	r3, #0
 8018d36:	f340 81d5 	ble.w	80190e4 <RadioIrqProcess+0x3f4>
 8018d3a:	3b01      	subs	r3, #1
 8018d3c:	2b1f      	cmp	r3, #31
 8018d3e:	f200 81d1 	bhi.w	80190e4 <RadioIrqProcess+0x3f4>
 8018d42:	a201      	add	r2, pc, #4	@ (adr r2, 8018d48 <RadioIrqProcess+0x58>)
 8018d44:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8018d48:	08018dd1 	.word	0x08018dd1
 8018d4c:	08018e0b 	.word	0x08018e0b
 8018d50:	080190e5 	.word	0x080190e5
 8018d54:	08018fc1 	.word	0x08018fc1
 8018d58:	080190e5 	.word	0x080190e5
 8018d5c:	080190e5 	.word	0x080190e5
 8018d60:	080190e5 	.word	0x080190e5
 8018d64:	0801903d 	.word	0x0801903d
 8018d68:	080190e5 	.word	0x080190e5
 8018d6c:	080190e5 	.word	0x080190e5
 8018d70:	080190e5 	.word	0x080190e5
 8018d74:	080190e5 	.word	0x080190e5
 8018d78:	080190e5 	.word	0x080190e5
 8018d7c:	080190e5 	.word	0x080190e5
 8018d80:	080190e5 	.word	0x080190e5
 8018d84:	08019059 	.word	0x08019059
 8018d88:	080190e5 	.word	0x080190e5
 8018d8c:	080190e5 	.word	0x080190e5
 8018d90:	080190e5 	.word	0x080190e5
 8018d94:	080190e5 	.word	0x080190e5
 8018d98:	080190e5 	.word	0x080190e5
 8018d9c:	080190e5 	.word	0x080190e5
 8018da0:	080190e5 	.word	0x080190e5
 8018da4:	080190e5 	.word	0x080190e5
 8018da8:	080190e5 	.word	0x080190e5
 8018dac:	080190e5 	.word	0x080190e5
 8018db0:	080190e5 	.word	0x080190e5
 8018db4:	080190e5 	.word	0x080190e5
 8018db8:	080190e5 	.word	0x080190e5
 8018dbc:	080190e5 	.word	0x080190e5
 8018dc0:	080190e5 	.word	0x080190e5
 8018dc4:	08019067 	.word	0x08019067
 8018dc8:	2b40      	cmp	r3, #64	@ 0x40
 8018dca:	f000 816d 	beq.w	80190a8 <RadioIrqProcess+0x3b8>
        MW_LOG( TS_ON, VLEVEL_M,  "HOP\r\n" );
        break;
    }
#endif /* RADIO_LR_FHSS_IS_ON == 1 */
    default:
        break;
 8018dce:	e189      	b.n	80190e4 <RadioIrqProcess+0x3f4>
        TimerStop( &TxTimeoutTimer );
 8018dd0:	4874      	ldr	r0, [pc, #464]	@ (8018fa4 <RadioIrqProcess+0x2b4>)
 8018dd2:	f002 ff79 	bl	801bcc8 <UTIL_TIMER_Stop>
        SUBGRF_SetStandby( STDBY_RC );
 8018dd6:	2000      	movs	r0, #0
 8018dd8:	f001 f824 	bl	8019e24 <SUBGRF_SetStandby>
        if( RFW_Is_LongPacketModeEnabled() == 1 )
 8018ddc:	f002 f8b4 	bl	801af48 <RFW_Is_LongPacketModeEnabled>
 8018de0:	4603      	mov	r3, r0
 8018de2:	2b01      	cmp	r3, #1
 8018de4:	d101      	bne.n	8018dea <RadioIrqProcess+0xfa>
            RFW_DeInit_TxLongPacket( );
 8018de6:	f002 f8d8 	bl	801af9a <RFW_DeInit_TxLongPacket>
        if( ( RadioEvents != NULL ) && ( RadioEvents->TxDone != NULL ) )
 8018dea:	4b6f      	ldr	r3, [pc, #444]	@ (8018fa8 <RadioIrqProcess+0x2b8>)
 8018dec:	681b      	ldr	r3, [r3, #0]
 8018dee:	2b00      	cmp	r3, #0
 8018df0:	f000 817a 	beq.w	80190e8 <RadioIrqProcess+0x3f8>
 8018df4:	4b6c      	ldr	r3, [pc, #432]	@ (8018fa8 <RadioIrqProcess+0x2b8>)
 8018df6:	681b      	ldr	r3, [r3, #0]
 8018df8:	681b      	ldr	r3, [r3, #0]
 8018dfa:	2b00      	cmp	r3, #0
 8018dfc:	f000 8174 	beq.w	80190e8 <RadioIrqProcess+0x3f8>
            RadioEvents->TxDone( );
 8018e00:	4b69      	ldr	r3, [pc, #420]	@ (8018fa8 <RadioIrqProcess+0x2b8>)
 8018e02:	681b      	ldr	r3, [r3, #0]
 8018e04:	681b      	ldr	r3, [r3, #0]
 8018e06:	4798      	blx	r3
        break;
 8018e08:	e16e      	b.n	80190e8 <RadioIrqProcess+0x3f8>
        TimerStop( &RxTimeoutTimer );
 8018e0a:	4868      	ldr	r0, [pc, #416]	@ (8018fac <RadioIrqProcess+0x2bc>)
 8018e0c:	f002 ff5c 	bl	801bcc8 <UTIL_TIMER_Stop>
        if( SubgRf.RxContinuous == false )
 8018e10:	4b63      	ldr	r3, [pc, #396]	@ (8018fa0 <RadioIrqProcess+0x2b0>)
 8018e12:	785b      	ldrb	r3, [r3, #1]
 8018e14:	f083 0301 	eor.w	r3, r3, #1
 8018e18:	b2db      	uxtb	r3, r3
 8018e1a:	2b00      	cmp	r3, #0
 8018e1c:	d014      	beq.n	8018e48 <RadioIrqProcess+0x158>
            SUBGRF_SetStandby( STDBY_RC );
 8018e1e:	2000      	movs	r0, #0
 8018e20:	f001 f800 	bl	8019e24 <SUBGRF_SetStandby>
            SUBGRF_WriteRegister( SUBGHZ_RTCCTLR, 0x00 );
 8018e24:	2100      	movs	r1, #0
 8018e26:	f640 1002 	movw	r0, #2306	@ 0x902
 8018e2a:	f001 fd7f 	bl	801a92c <SUBGRF_WriteRegister>
            SUBGRF_WriteRegister( SUBGHZ_EVENTMASKR, SUBGRF_ReadRegister( SUBGHZ_EVENTMASKR ) | ( 1 << 1 ) );
 8018e2e:	f640 1044 	movw	r0, #2372	@ 0x944
 8018e32:	f001 fd9d 	bl	801a970 <SUBGRF_ReadRegister>
 8018e36:	4603      	mov	r3, r0
 8018e38:	f043 0302 	orr.w	r3, r3, #2
 8018e3c:	b2db      	uxtb	r3, r3
 8018e3e:	4619      	mov	r1, r3
 8018e40:	f640 1044 	movw	r0, #2372	@ 0x944
 8018e44:	f001 fd72 	bl	801a92c <SUBGRF_WriteRegister>
        SUBGRF_GetPayload( RadioBuffer, &size, 255 );
 8018e48:	1dfb      	adds	r3, r7, #7
 8018e4a:	22ff      	movs	r2, #255	@ 0xff
 8018e4c:	4619      	mov	r1, r3
 8018e4e:	4858      	ldr	r0, [pc, #352]	@ (8018fb0 <RadioIrqProcess+0x2c0>)
 8018e50:	f000 feb6 	bl	8019bc0 <SUBGRF_GetPayload>
        SUBGRF_GetPacketStatus( &( SubgRf.PacketStatus ) );
 8018e54:	4857      	ldr	r0, [pc, #348]	@ (8018fb4 <RadioIrqProcess+0x2c4>)
 8018e56:	f001 fd17 	bl	801a888 <SUBGRF_GetPacketStatus>
        if( ( RadioEvents != NULL ) && ( RadioEvents->RxDone != NULL ) )
 8018e5a:	4b53      	ldr	r3, [pc, #332]	@ (8018fa8 <RadioIrqProcess+0x2b8>)
 8018e5c:	681b      	ldr	r3, [r3, #0]
 8018e5e:	2b00      	cmp	r3, #0
 8018e60:	f000 8144 	beq.w	80190ec <RadioIrqProcess+0x3fc>
 8018e64:	4b50      	ldr	r3, [pc, #320]	@ (8018fa8 <RadioIrqProcess+0x2b8>)
 8018e66:	681b      	ldr	r3, [r3, #0]
 8018e68:	689b      	ldr	r3, [r3, #8]
 8018e6a:	2b00      	cmp	r3, #0
 8018e6c:	f000 813e 	beq.w	80190ec <RadioIrqProcess+0x3fc>
            switch( SubgRf.PacketStatus.packetType )
 8018e70:	4b4b      	ldr	r3, [pc, #300]	@ (8018fa0 <RadioIrqProcess+0x2b0>)
 8018e72:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 8018e76:	2b01      	cmp	r3, #1
 8018e78:	d10e      	bne.n	8018e98 <RadioIrqProcess+0x1a8>
                RadioEvents->RxDone( RadioBuffer, size, SubgRf.PacketStatus.Params.LoRa.RssiPkt,
 8018e7a:	4b4b      	ldr	r3, [pc, #300]	@ (8018fa8 <RadioIrqProcess+0x2b8>)
 8018e7c:	681b      	ldr	r3, [r3, #0]
 8018e7e:	689c      	ldr	r4, [r3, #8]
 8018e80:	79fb      	ldrb	r3, [r7, #7]
 8018e82:	4619      	mov	r1, r3
 8018e84:	4b46      	ldr	r3, [pc, #280]	@ (8018fa0 <RadioIrqProcess+0x2b0>)
 8018e86:	f993 3030 	ldrsb.w	r3, [r3, #48]	@ 0x30
 8018e8a:	461a      	mov	r2, r3
 8018e8c:	4b44      	ldr	r3, [pc, #272]	@ (8018fa0 <RadioIrqProcess+0x2b0>)
 8018e8e:	f993 3031 	ldrsb.w	r3, [r3, #49]	@ 0x31
 8018e92:	4847      	ldr	r0, [pc, #284]	@ (8018fb0 <RadioIrqProcess+0x2c0>)
 8018e94:	47a0      	blx	r4
                break;
 8018e96:	e01d      	b.n	8018ed4 <RadioIrqProcess+0x1e4>
                SUBGRF_GetCFO( SubgRf.ModulationParams.Params.Gfsk.BitRate, &cfo );
 8018e98:	4b41      	ldr	r3, [pc, #260]	@ (8018fa0 <RadioIrqProcess+0x2b0>)
 8018e9a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8018e9c:	463a      	mov	r2, r7
 8018e9e:	4611      	mov	r1, r2
 8018ea0:	4618      	mov	r0, r3
 8018ea2:	f001 ff9f 	bl	801ade4 <SUBGRF_GetCFO>
                RadioEvents->RxDone( RadioBuffer, size, SubgRf.PacketStatus.Params.Gfsk.RssiAvg, ( int8_t ) DIVR( cfo, 1000 ) );
 8018ea6:	4b40      	ldr	r3, [pc, #256]	@ (8018fa8 <RadioIrqProcess+0x2b8>)
 8018ea8:	681b      	ldr	r3, [r3, #0]
 8018eaa:	689c      	ldr	r4, [r3, #8]
 8018eac:	79fb      	ldrb	r3, [r7, #7]
 8018eae:	4619      	mov	r1, r3
 8018eb0:	4b3b      	ldr	r3, [pc, #236]	@ (8018fa0 <RadioIrqProcess+0x2b0>)
 8018eb2:	f993 3029 	ldrsb.w	r3, [r3, #41]	@ 0x29
 8018eb6:	4618      	mov	r0, r3
 8018eb8:	683b      	ldr	r3, [r7, #0]
 8018eba:	f503 73fa 	add.w	r3, r3, #500	@ 0x1f4
 8018ebe:	4a3e      	ldr	r2, [pc, #248]	@ (8018fb8 <RadioIrqProcess+0x2c8>)
 8018ec0:	fb82 5203 	smull	r5, r2, r2, r3
 8018ec4:	1192      	asrs	r2, r2, #6
 8018ec6:	17db      	asrs	r3, r3, #31
 8018ec8:	1ad3      	subs	r3, r2, r3
 8018eca:	b25b      	sxtb	r3, r3
 8018ecc:	4602      	mov	r2, r0
 8018ece:	4838      	ldr	r0, [pc, #224]	@ (8018fb0 <RadioIrqProcess+0x2c0>)
 8018ed0:	47a0      	blx	r4
                break;
 8018ed2:	bf00      	nop
        break;
 8018ed4:	e10a      	b.n	80190ec <RadioIrqProcess+0x3fc>
        SUBGRF_SetStandby( STDBY_RC );
 8018ed6:	2000      	movs	r0, #0
 8018ed8:	f000 ffa4 	bl	8019e24 <SUBGRF_SetStandby>
        if( ( RadioEvents != NULL ) && ( RadioEvents->CadDone != NULL ) )
 8018edc:	4b32      	ldr	r3, [pc, #200]	@ (8018fa8 <RadioIrqProcess+0x2b8>)
 8018ede:	681b      	ldr	r3, [r3, #0]
 8018ee0:	2b00      	cmp	r3, #0
 8018ee2:	f000 8105 	beq.w	80190f0 <RadioIrqProcess+0x400>
 8018ee6:	4b30      	ldr	r3, [pc, #192]	@ (8018fa8 <RadioIrqProcess+0x2b8>)
 8018ee8:	681b      	ldr	r3, [r3, #0]
 8018eea:	699b      	ldr	r3, [r3, #24]
 8018eec:	2b00      	cmp	r3, #0
 8018eee:	f000 80ff 	beq.w	80190f0 <RadioIrqProcess+0x400>
            RadioEvents->CadDone( false );
 8018ef2:	4b2d      	ldr	r3, [pc, #180]	@ (8018fa8 <RadioIrqProcess+0x2b8>)
 8018ef4:	681b      	ldr	r3, [r3, #0]
 8018ef6:	699b      	ldr	r3, [r3, #24]
 8018ef8:	2000      	movs	r0, #0
 8018efa:	4798      	blx	r3
        break;
 8018efc:	e0f8      	b.n	80190f0 <RadioIrqProcess+0x400>
        SUBGRF_SetStandby( STDBY_RC );
 8018efe:	2000      	movs	r0, #0
 8018f00:	f000 ff90 	bl	8019e24 <SUBGRF_SetStandby>
        if( ( RadioEvents != NULL ) && ( RadioEvents->CadDone != NULL ) )
 8018f04:	4b28      	ldr	r3, [pc, #160]	@ (8018fa8 <RadioIrqProcess+0x2b8>)
 8018f06:	681b      	ldr	r3, [r3, #0]
 8018f08:	2b00      	cmp	r3, #0
 8018f0a:	f000 80f3 	beq.w	80190f4 <RadioIrqProcess+0x404>
 8018f0e:	4b26      	ldr	r3, [pc, #152]	@ (8018fa8 <RadioIrqProcess+0x2b8>)
 8018f10:	681b      	ldr	r3, [r3, #0]
 8018f12:	699b      	ldr	r3, [r3, #24]
 8018f14:	2b00      	cmp	r3, #0
 8018f16:	f000 80ed 	beq.w	80190f4 <RadioIrqProcess+0x404>
            RadioEvents->CadDone( true );
 8018f1a:	4b23      	ldr	r3, [pc, #140]	@ (8018fa8 <RadioIrqProcess+0x2b8>)
 8018f1c:	681b      	ldr	r3, [r3, #0]
 8018f1e:	699b      	ldr	r3, [r3, #24]
 8018f20:	2001      	movs	r0, #1
 8018f22:	4798      	blx	r3
        break;
 8018f24:	e0e6      	b.n	80190f4 <RadioIrqProcess+0x404>
        MW_LOG( TS_ON, VLEVEL_M,  "IRQ_RX_TX_TIMEOUT\r\n" );
 8018f26:	4b25      	ldr	r3, [pc, #148]	@ (8018fbc <RadioIrqProcess+0x2cc>)
 8018f28:	2201      	movs	r2, #1
 8018f2a:	2100      	movs	r1, #0
 8018f2c:	2002      	movs	r0, #2
 8018f2e:	f003 f8d5 	bl	801c0dc <UTIL_ADV_TRACE_COND_FSend>
        if( SUBGRF_GetOperatingMode( ) == MODE_TX )
 8018f32:	f000 fe2b 	bl	8019b8c <SUBGRF_GetOperatingMode>
 8018f36:	4603      	mov	r3, r0
 8018f38:	2b04      	cmp	r3, #4
 8018f3a:	d115      	bne.n	8018f68 <RadioIrqProcess+0x278>
            TimerStop( &TxTimeoutTimer );
 8018f3c:	4819      	ldr	r0, [pc, #100]	@ (8018fa4 <RadioIrqProcess+0x2b4>)
 8018f3e:	f002 fec3 	bl	801bcc8 <UTIL_TIMER_Stop>
            SUBGRF_SetStandby( STDBY_RC );
 8018f42:	2000      	movs	r0, #0
 8018f44:	f000 ff6e 	bl	8019e24 <SUBGRF_SetStandby>
            if( ( RadioEvents != NULL ) && ( RadioEvents->TxTimeout != NULL ) )
 8018f48:	4b17      	ldr	r3, [pc, #92]	@ (8018fa8 <RadioIrqProcess+0x2b8>)
 8018f4a:	681b      	ldr	r3, [r3, #0]
 8018f4c:	2b00      	cmp	r3, #0
 8018f4e:	f000 80d3 	beq.w	80190f8 <RadioIrqProcess+0x408>
 8018f52:	4b15      	ldr	r3, [pc, #84]	@ (8018fa8 <RadioIrqProcess+0x2b8>)
 8018f54:	681b      	ldr	r3, [r3, #0]
 8018f56:	685b      	ldr	r3, [r3, #4]
 8018f58:	2b00      	cmp	r3, #0
 8018f5a:	f000 80cd 	beq.w	80190f8 <RadioIrqProcess+0x408>
                RadioEvents->TxTimeout( );
 8018f5e:	4b12      	ldr	r3, [pc, #72]	@ (8018fa8 <RadioIrqProcess+0x2b8>)
 8018f60:	681b      	ldr	r3, [r3, #0]
 8018f62:	685b      	ldr	r3, [r3, #4]
 8018f64:	4798      	blx	r3
        break;
 8018f66:	e0c7      	b.n	80190f8 <RadioIrqProcess+0x408>
        else if( SUBGRF_GetOperatingMode( ) == MODE_RX )
 8018f68:	f000 fe10 	bl	8019b8c <SUBGRF_GetOperatingMode>
 8018f6c:	4603      	mov	r3, r0
 8018f6e:	2b05      	cmp	r3, #5
 8018f70:	f040 80c2 	bne.w	80190f8 <RadioIrqProcess+0x408>
            TimerStop( &RxTimeoutTimer );
 8018f74:	480d      	ldr	r0, [pc, #52]	@ (8018fac <RadioIrqProcess+0x2bc>)
 8018f76:	f002 fea7 	bl	801bcc8 <UTIL_TIMER_Stop>
            SUBGRF_SetStandby( STDBY_RC );
 8018f7a:	2000      	movs	r0, #0
 8018f7c:	f000 ff52 	bl	8019e24 <SUBGRF_SetStandby>
            if( ( RadioEvents != NULL ) && ( RadioEvents->RxTimeout != NULL ) )
 8018f80:	4b09      	ldr	r3, [pc, #36]	@ (8018fa8 <RadioIrqProcess+0x2b8>)
 8018f82:	681b      	ldr	r3, [r3, #0]
 8018f84:	2b00      	cmp	r3, #0
 8018f86:	f000 80b7 	beq.w	80190f8 <RadioIrqProcess+0x408>
 8018f8a:	4b07      	ldr	r3, [pc, #28]	@ (8018fa8 <RadioIrqProcess+0x2b8>)
 8018f8c:	681b      	ldr	r3, [r3, #0]
 8018f8e:	68db      	ldr	r3, [r3, #12]
 8018f90:	2b00      	cmp	r3, #0
 8018f92:	f000 80b1 	beq.w	80190f8 <RadioIrqProcess+0x408>
                RadioEvents->RxTimeout( );
 8018f96:	4b04      	ldr	r3, [pc, #16]	@ (8018fa8 <RadioIrqProcess+0x2b8>)
 8018f98:	681b      	ldr	r3, [r3, #0]
 8018f9a:	68db      	ldr	r3, [r3, #12]
 8018f9c:	4798      	blx	r3
        break;
 8018f9e:	e0ab      	b.n	80190f8 <RadioIrqProcess+0x408>
 8018fa0:	20001c68 	.word	0x20001c68
 8018fa4:	20001cc4 	.word	0x20001cc4
 8018fa8:	20001c64 	.word	0x20001c64
 8018fac:	20001cdc 	.word	0x20001cdc
 8018fb0:	20001b64 	.word	0x20001b64
 8018fb4:	20001c8c 	.word	0x20001c8c
 8018fb8:	10624dd3 	.word	0x10624dd3
 8018fbc:	0801cf74 	.word	0x0801cf74
        MW_LOG( TS_ON, VLEVEL_M,  "PRE OK\r\n" );
 8018fc0:	4b54      	ldr	r3, [pc, #336]	@ (8019114 <RadioIrqProcess+0x424>)
 8018fc2:	2201      	movs	r2, #1
 8018fc4:	2100      	movs	r1, #0
 8018fc6:	2002      	movs	r0, #2
 8018fc8:	f003 f888 	bl	801c0dc <UTIL_ADV_TRACE_COND_FSend>
        if( SubgRf.RxDcPreambleDetectTimeout != 0 )
 8018fcc:	4b52      	ldr	r3, [pc, #328]	@ (8019118 <RadioIrqProcess+0x428>)
 8018fce:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8018fd0:	2b00      	cmp	r3, #0
 8018fd2:	f000 8093 	beq.w	80190fc <RadioIrqProcess+0x40c>
            Radio.Write( SUBGHZ_RTCPRDR2, ( SubgRf.RxDcPreambleDetectTimeout >> 16 ) & 0xFF ); /*Update Radio RTC Period MSB*/
 8018fd6:	4a51      	ldr	r2, [pc, #324]	@ (801911c <RadioIrqProcess+0x42c>)
 8018fd8:	4b4f      	ldr	r3, [pc, #316]	@ (8019118 <RadioIrqProcess+0x428>)
 8018fda:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8018fdc:	0c1b      	lsrs	r3, r3, #16
 8018fde:	b2db      	uxtb	r3, r3
 8018fe0:	4619      	mov	r1, r3
 8018fe2:	f640 1003 	movw	r0, #2307	@ 0x903
 8018fe6:	4790      	blx	r2
            Radio.Write( SUBGHZ_RTCPRDR1, ( SubgRf.RxDcPreambleDetectTimeout >> 8 ) & 0xFF ); /*Update Radio RTC Period MidByte*/
 8018fe8:	4a4c      	ldr	r2, [pc, #304]	@ (801911c <RadioIrqProcess+0x42c>)
 8018fea:	4b4b      	ldr	r3, [pc, #300]	@ (8019118 <RadioIrqProcess+0x428>)
 8018fec:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8018fee:	0a1b      	lsrs	r3, r3, #8
 8018ff0:	b2db      	uxtb	r3, r3
 8018ff2:	4619      	mov	r1, r3
 8018ff4:	f640 1004 	movw	r0, #2308	@ 0x904
 8018ff8:	4790      	blx	r2
            Radio.Write( SUBGHZ_RTCPRDR0, ( SubgRf.RxDcPreambleDetectTimeout ) & 0xFF ); /*Update Radio RTC Period lsb*/
 8018ffa:	4a48      	ldr	r2, [pc, #288]	@ (801911c <RadioIrqProcess+0x42c>)
 8018ffc:	4b46      	ldr	r3, [pc, #280]	@ (8019118 <RadioIrqProcess+0x428>)
 8018ffe:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8019000:	b2db      	uxtb	r3, r3
 8019002:	4619      	mov	r1, r3
 8019004:	f640 1005 	movw	r0, #2309	@ 0x905
 8019008:	4790      	blx	r2
            Radio.Write( SUBGHZ_RTCCTLR, Radio.Read( SUBGHZ_RTCCTLR ) | 0x1 ); /*restart Radio RTC*/
 801900a:	4c44      	ldr	r4, [pc, #272]	@ (801911c <RadioIrqProcess+0x42c>)
 801900c:	4b44      	ldr	r3, [pc, #272]	@ (8019120 <RadioIrqProcess+0x430>)
 801900e:	f640 1002 	movw	r0, #2306	@ 0x902
 8019012:	4798      	blx	r3
 8019014:	4603      	mov	r3, r0
 8019016:	f043 0301 	orr.w	r3, r3, #1
 801901a:	b2db      	uxtb	r3, r3
 801901c:	4619      	mov	r1, r3
 801901e:	f640 1002 	movw	r0, #2306	@ 0x902
 8019022:	47a0      	blx	r4
            SubgRf.RxDcPreambleDetectTimeout = 0;
 8019024:	4b3c      	ldr	r3, [pc, #240]	@ (8019118 <RadioIrqProcess+0x428>)
 8019026:	2200      	movs	r2, #0
 8019028:	659a      	str	r2, [r3, #88]	@ 0x58
            SUBGRF_SetDioIrqParams( IRQ_RX_DONE | IRQ_RX_TX_TIMEOUT | IRQ_CRC_ERROR | IRQ_HEADER_ERROR | IRQ_RX_DBG,
 801902a:	2300      	movs	r3, #0
 801902c:	2200      	movs	r2, #0
 801902e:	f240 2162 	movw	r1, #610	@ 0x262
 8019032:	f240 2062 	movw	r0, #610	@ 0x262
 8019036:	f001 f8cf 	bl	801a1d8 <SUBGRF_SetDioIrqParams>
        break;
 801903a:	e05f      	b.n	80190fc <RadioIrqProcess+0x40c>
        MW_LOG( TS_ON, VLEVEL_M,  "SYNC OK\r\n" );
 801903c:	4b39      	ldr	r3, [pc, #228]	@ (8019124 <RadioIrqProcess+0x434>)
 801903e:	2201      	movs	r2, #1
 8019040:	2100      	movs	r1, #0
 8019042:	2002      	movs	r0, #2
 8019044:	f003 f84a 	bl	801c0dc <UTIL_ADV_TRACE_COND_FSend>
        if( 1UL == RFW_Is_Init( ) )
 8019048:	f001 ff77 	bl	801af3a <RFW_Is_Init>
 801904c:	4603      	mov	r3, r0
 801904e:	2b01      	cmp	r3, #1
 8019050:	d156      	bne.n	8019100 <RadioIrqProcess+0x410>
            RFW_ReceivePayload( );
 8019052:	f001 ffa8 	bl	801afa6 <RFW_ReceivePayload>
        break;
 8019056:	e053      	b.n	8019100 <RadioIrqProcess+0x410>
        MW_LOG( TS_ON, VLEVEL_M,  "HDR OK\r\n" );
 8019058:	4b33      	ldr	r3, [pc, #204]	@ (8019128 <RadioIrqProcess+0x438>)
 801905a:	2201      	movs	r2, #1
 801905c:	2100      	movs	r1, #0
 801905e:	2002      	movs	r0, #2
 8019060:	f003 f83c 	bl	801c0dc <UTIL_ADV_TRACE_COND_FSend>
        break;
 8019064:	e051      	b.n	801910a <RadioIrqProcess+0x41a>
        TimerStop( &RxTimeoutTimer );
 8019066:	4831      	ldr	r0, [pc, #196]	@ (801912c <RadioIrqProcess+0x43c>)
 8019068:	f002 fe2e 	bl	801bcc8 <UTIL_TIMER_Stop>
        if( SubgRf.RxContinuous == false )
 801906c:	4b2a      	ldr	r3, [pc, #168]	@ (8019118 <RadioIrqProcess+0x428>)
 801906e:	785b      	ldrb	r3, [r3, #1]
 8019070:	f083 0301 	eor.w	r3, r3, #1
 8019074:	b2db      	uxtb	r3, r3
 8019076:	2b00      	cmp	r3, #0
 8019078:	d002      	beq.n	8019080 <RadioIrqProcess+0x390>
            SUBGRF_SetStandby( STDBY_RC );
 801907a:	2000      	movs	r0, #0
 801907c:	f000 fed2 	bl	8019e24 <SUBGRF_SetStandby>
        if( ( RadioEvents != NULL ) && ( RadioEvents->RxTimeout != NULL ) )
 8019080:	4b2b      	ldr	r3, [pc, #172]	@ (8019130 <RadioIrqProcess+0x440>)
 8019082:	681b      	ldr	r3, [r3, #0]
 8019084:	2b00      	cmp	r3, #0
 8019086:	d03d      	beq.n	8019104 <RadioIrqProcess+0x414>
 8019088:	4b29      	ldr	r3, [pc, #164]	@ (8019130 <RadioIrqProcess+0x440>)
 801908a:	681b      	ldr	r3, [r3, #0]
 801908c:	68db      	ldr	r3, [r3, #12]
 801908e:	2b00      	cmp	r3, #0
 8019090:	d038      	beq.n	8019104 <RadioIrqProcess+0x414>
            RadioEvents->RxTimeout( );
 8019092:	4b27      	ldr	r3, [pc, #156]	@ (8019130 <RadioIrqProcess+0x440>)
 8019094:	681b      	ldr	r3, [r3, #0]
 8019096:	68db      	ldr	r3, [r3, #12]
 8019098:	4798      	blx	r3
            MW_LOG( TS_ON, VLEVEL_M,  "HDR KO\r\n" );
 801909a:	4b26      	ldr	r3, [pc, #152]	@ (8019134 <RadioIrqProcess+0x444>)
 801909c:	2201      	movs	r2, #1
 801909e:	2100      	movs	r1, #0
 80190a0:	2002      	movs	r0, #2
 80190a2:	f003 f81b 	bl	801c0dc <UTIL_ADV_TRACE_COND_FSend>
        break;
 80190a6:	e02d      	b.n	8019104 <RadioIrqProcess+0x414>
        MW_LOG( TS_ON, VLEVEL_M,  "IRQ_CRC_ERROR\r\n" );
 80190a8:	4b23      	ldr	r3, [pc, #140]	@ (8019138 <RadioIrqProcess+0x448>)
 80190aa:	2201      	movs	r2, #1
 80190ac:	2100      	movs	r1, #0
 80190ae:	2002      	movs	r0, #2
 80190b0:	f003 f814 	bl	801c0dc <UTIL_ADV_TRACE_COND_FSend>
        if( SubgRf.RxContinuous == false )
 80190b4:	4b18      	ldr	r3, [pc, #96]	@ (8019118 <RadioIrqProcess+0x428>)
 80190b6:	785b      	ldrb	r3, [r3, #1]
 80190b8:	f083 0301 	eor.w	r3, r3, #1
 80190bc:	b2db      	uxtb	r3, r3
 80190be:	2b00      	cmp	r3, #0
 80190c0:	d002      	beq.n	80190c8 <RadioIrqProcess+0x3d8>
            SUBGRF_SetStandby( STDBY_RC );
 80190c2:	2000      	movs	r0, #0
 80190c4:	f000 feae 	bl	8019e24 <SUBGRF_SetStandby>
        if( ( RadioEvents != NULL ) && ( RadioEvents->RxError ) )
 80190c8:	4b19      	ldr	r3, [pc, #100]	@ (8019130 <RadioIrqProcess+0x440>)
 80190ca:	681b      	ldr	r3, [r3, #0]
 80190cc:	2b00      	cmp	r3, #0
 80190ce:	d01b      	beq.n	8019108 <RadioIrqProcess+0x418>
 80190d0:	4b17      	ldr	r3, [pc, #92]	@ (8019130 <RadioIrqProcess+0x440>)
 80190d2:	681b      	ldr	r3, [r3, #0]
 80190d4:	691b      	ldr	r3, [r3, #16]
 80190d6:	2b00      	cmp	r3, #0
 80190d8:	d016      	beq.n	8019108 <RadioIrqProcess+0x418>
            RadioEvents->RxError( );
 80190da:	4b15      	ldr	r3, [pc, #84]	@ (8019130 <RadioIrqProcess+0x440>)
 80190dc:	681b      	ldr	r3, [r3, #0]
 80190de:	691b      	ldr	r3, [r3, #16]
 80190e0:	4798      	blx	r3
        break;
 80190e2:	e011      	b.n	8019108 <RadioIrqProcess+0x418>
        break;
 80190e4:	bf00      	nop
 80190e6:	e010      	b.n	801910a <RadioIrqProcess+0x41a>
        break;
 80190e8:	bf00      	nop
 80190ea:	e00e      	b.n	801910a <RadioIrqProcess+0x41a>
        break;
 80190ec:	bf00      	nop
 80190ee:	e00c      	b.n	801910a <RadioIrqProcess+0x41a>
        break;
 80190f0:	bf00      	nop
 80190f2:	e00a      	b.n	801910a <RadioIrqProcess+0x41a>
        break;
 80190f4:	bf00      	nop
 80190f6:	e008      	b.n	801910a <RadioIrqProcess+0x41a>
        break;
 80190f8:	bf00      	nop
 80190fa:	e006      	b.n	801910a <RadioIrqProcess+0x41a>
        break;
 80190fc:	bf00      	nop
 80190fe:	e004      	b.n	801910a <RadioIrqProcess+0x41a>
        break;
 8019100:	bf00      	nop
 8019102:	e002      	b.n	801910a <RadioIrqProcess+0x41a>
        break;
 8019104:	bf00      	nop
 8019106:	e000      	b.n	801910a <RadioIrqProcess+0x41a>
        break;
 8019108:	bf00      	nop
    }
}
 801910a:	bf00      	nop
 801910c:	3708      	adds	r7, #8
 801910e:	46bd      	mov	sp, r7
 8019110:	bdb0      	pop	{r4, r5, r7, pc}
 8019112:	bf00      	nop
 8019114:	0801cf88 	.word	0x0801cf88
 8019118:	20001c68 	.word	0x20001c68
 801911c:	08018b01 	.word	0x08018b01
 8019120:	08018b25 	.word	0x08018b25
 8019124:	0801cf94 	.word	0x0801cf94
 8019128:	0801cfa0 	.word	0x0801cfa0
 801912c:	20001cdc 	.word	0x20001cdc
 8019130:	20001c64 	.word	0x20001c64
 8019134:	0801cfac 	.word	0x0801cfac
 8019138:	0801cfb8 	.word	0x0801cfb8

0801913c <RadioTxPrbs>:

static void RadioTxPrbs( void )
{
 801913c:	b580      	push	{r7, lr}
 801913e:	af00      	add	r7, sp, #0
    SUBGRF_SetSwitch( SubgRf.AntSwitchPaSelect, RFSWITCH_TX );
 8019140:	4b09      	ldr	r3, [pc, #36]	@ (8019168 <RadioTxPrbs+0x2c>)
 8019142:	f893 3056 	ldrb.w	r3, [r3, #86]	@ 0x56
 8019146:	2101      	movs	r1, #1
 8019148:	4618      	mov	r0, r3
 801914a:	f001 fcfd 	bl	801ab48 <SUBGRF_SetSwitch>
    Radio.Write( SUBGHZ_GPKTCTL1AR, 0x2d );  // sel mode prbs9 instead of preamble
 801914e:	4b07      	ldr	r3, [pc, #28]	@ (801916c <RadioTxPrbs+0x30>)
 8019150:	212d      	movs	r1, #45	@ 0x2d
 8019152:	f44f 60d7 	mov.w	r0, #1720	@ 0x6b8
 8019156:	4798      	blx	r3
    SUBGRF_SetTxInfinitePreamble( );
 8019158:	f000 ff27 	bl	8019faa <SUBGRF_SetTxInfinitePreamble>
    SUBGRF_SetTx( 0x0fffff );
 801915c:	4804      	ldr	r0, [pc, #16]	@ (8019170 <RadioTxPrbs+0x34>)
 801915e:	f000 fe7d 	bl	8019e5c <SUBGRF_SetTx>
}
 8019162:	bf00      	nop
 8019164:	bd80      	pop	{r7, pc}
 8019166:	bf00      	nop
 8019168:	20001c68 	.word	0x20001c68
 801916c:	08018b01 	.word	0x08018b01
 8019170:	000fffff 	.word	0x000fffff

08019174 <RadioTxCw>:

static void RadioTxCw( int8_t power )
{
 8019174:	b580      	push	{r7, lr}
 8019176:	b084      	sub	sp, #16
 8019178:	af00      	add	r7, sp, #0
 801917a:	4603      	mov	r3, r0
 801917c:	71fb      	strb	r3, [r7, #7]
    uint8_t paselect = SUBGRF_SetRfTxPower( power );
 801917e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8019182:	4618      	mov	r0, r3
 8019184:	f001 fd08 	bl	801ab98 <SUBGRF_SetRfTxPower>
 8019188:	4603      	mov	r3, r0
 801918a:	73fb      	strb	r3, [r7, #15]
    /* WORKAROUND - Trimming the output voltage power_ldo to 3.3V */
    SUBGRF_WriteRegister(REG_DRV_CTRL, 0x7 << 1);
 801918c:	210e      	movs	r1, #14
 801918e:	f640 101f 	movw	r0, #2335	@ 0x91f
 8019192:	f001 fbcb 	bl	801a92c <SUBGRF_WriteRegister>
    SUBGRF_SetSwitch( paselect, RFSWITCH_TX );
 8019196:	7bfb      	ldrb	r3, [r7, #15]
 8019198:	2101      	movs	r1, #1
 801919a:	4618      	mov	r0, r3
 801919c:	f001 fcd4 	bl	801ab48 <SUBGRF_SetSwitch>
    SUBGRF_SetTxContinuousWave( );
 80191a0:	f000 fefa 	bl	8019f98 <SUBGRF_SetTxContinuousWave>
}
 80191a4:	bf00      	nop
 80191a6:	3710      	adds	r7, #16
 80191a8:	46bd      	mov	sp, r7
 80191aa:	bd80      	pop	{r7, pc}

080191ac <payload_integration>:

#if (RADIO_SIGFOX_ENABLE == 1)
static void payload_integration( uint8_t *outBuffer, uint8_t *inBuffer, uint8_t size )
{
 80191ac:	b480      	push	{r7}
 80191ae:	b089      	sub	sp, #36	@ 0x24
 80191b0:	af00      	add	r7, sp, #0
 80191b2:	60f8      	str	r0, [r7, #12]
 80191b4:	60b9      	str	r1, [r7, #8]
 80191b6:	4613      	mov	r3, r2
 80191b8:	71fb      	strb	r3, [r7, #7]
    uint8_t prevInt = 0;
 80191ba:	2300      	movs	r3, #0
 80191bc:	77fb      	strb	r3, [r7, #31]
    uint8_t currBit;
    uint8_t index_bit;
    uint8_t index_byte;
    uint8_t index_bit_out;
    uint8_t index_byte_out;
    int32_t i = 0;
 80191be:	2300      	movs	r3, #0
 80191c0:	61bb      	str	r3, [r7, #24]

    for( i = 0; i < size; i++ )
 80191c2:	2300      	movs	r3, #0
 80191c4:	61bb      	str	r3, [r7, #24]
 80191c6:	e011      	b.n	80191ec <payload_integration+0x40>
    {
        /* reverse all inputs */
        inBuffer[i] = ~inBuffer[i];
 80191c8:	69bb      	ldr	r3, [r7, #24]
 80191ca:	68ba      	ldr	r2, [r7, #8]
 80191cc:	4413      	add	r3, r2
 80191ce:	781a      	ldrb	r2, [r3, #0]
 80191d0:	69bb      	ldr	r3, [r7, #24]
 80191d2:	68b9      	ldr	r1, [r7, #8]
 80191d4:	440b      	add	r3, r1
 80191d6:	43d2      	mvns	r2, r2
 80191d8:	b2d2      	uxtb	r2, r2
 80191da:	701a      	strb	r2, [r3, #0]
        /* init outBuffer */
        outBuffer[i] = 0;
 80191dc:	69bb      	ldr	r3, [r7, #24]
 80191de:	68fa      	ldr	r2, [r7, #12]
 80191e0:	4413      	add	r3, r2
 80191e2:	2200      	movs	r2, #0
 80191e4:	701a      	strb	r2, [r3, #0]
    for( i = 0; i < size; i++ )
 80191e6:	69bb      	ldr	r3, [r7, #24]
 80191e8:	3301      	adds	r3, #1
 80191ea:	61bb      	str	r3, [r7, #24]
 80191ec:	79fb      	ldrb	r3, [r7, #7]
 80191ee:	69ba      	ldr	r2, [r7, #24]
 80191f0:	429a      	cmp	r2, r3
 80191f2:	dbe9      	blt.n	80191c8 <payload_integration+0x1c>
    }

    for( i = 0; i < ( size * 8 ); i++ )
 80191f4:	2300      	movs	r3, #0
 80191f6:	61bb      	str	r3, [r7, #24]
 80191f8:	e049      	b.n	801928e <payload_integration+0xe2>
    {
        /* index to take bit in inBuffer */
        index_bit = 7 - ( i % 8 );
 80191fa:	69bb      	ldr	r3, [r7, #24]
 80191fc:	425a      	negs	r2, r3
 80191fe:	f003 0307 	and.w	r3, r3, #7
 8019202:	f002 0207 	and.w	r2, r2, #7
 8019206:	bf58      	it	pl
 8019208:	4253      	negpl	r3, r2
 801920a:	b2db      	uxtb	r3, r3
 801920c:	f1c3 0307 	rsb	r3, r3, #7
 8019210:	75fb      	strb	r3, [r7, #23]
        index_byte = i / 8;
 8019212:	69bb      	ldr	r3, [r7, #24]
 8019214:	2b00      	cmp	r3, #0
 8019216:	da00      	bge.n	801921a <payload_integration+0x6e>
 8019218:	3307      	adds	r3, #7
 801921a:	10db      	asrs	r3, r3, #3
 801921c:	75bb      	strb	r3, [r7, #22]
        /* index to place bit in outBuffer is shifted 1 bit right */
        index_bit_out = 7 - ( ( i + 1 ) % 8 );
 801921e:	69bb      	ldr	r3, [r7, #24]
 8019220:	3301      	adds	r3, #1
 8019222:	425a      	negs	r2, r3
 8019224:	f003 0307 	and.w	r3, r3, #7
 8019228:	f002 0207 	and.w	r2, r2, #7
 801922c:	bf58      	it	pl
 801922e:	4253      	negpl	r3, r2
 8019230:	b2db      	uxtb	r3, r3
 8019232:	f1c3 0307 	rsb	r3, r3, #7
 8019236:	757b      	strb	r3, [r7, #21]
        index_byte_out = ( i + 1 ) / 8;
 8019238:	69bb      	ldr	r3, [r7, #24]
 801923a:	3301      	adds	r3, #1
 801923c:	2b00      	cmp	r3, #0
 801923e:	da00      	bge.n	8019242 <payload_integration+0x96>
 8019240:	3307      	adds	r3, #7
 8019242:	10db      	asrs	r3, r3, #3
 8019244:	753b      	strb	r3, [r7, #20]
        /* extract current bit from input */
        currBit = ( inBuffer[index_byte] >> index_bit ) & 0x01;
 8019246:	7dbb      	ldrb	r3, [r7, #22]
 8019248:	68ba      	ldr	r2, [r7, #8]
 801924a:	4413      	add	r3, r2
 801924c:	781b      	ldrb	r3, [r3, #0]
 801924e:	461a      	mov	r2, r3
 8019250:	7dfb      	ldrb	r3, [r7, #23]
 8019252:	fa42 f303 	asr.w	r3, r2, r3
 8019256:	b2db      	uxtb	r3, r3
 8019258:	f003 0301 	and.w	r3, r3, #1
 801925c:	74fb      	strb	r3, [r7, #19]
        /* integration */
        prevInt ^= currBit;
 801925e:	7ffa      	ldrb	r2, [r7, #31]
 8019260:	7cfb      	ldrb	r3, [r7, #19]
 8019262:	4053      	eors	r3, r2
 8019264:	77fb      	strb	r3, [r7, #31]
        /* write result integration in output */
        outBuffer[index_byte_out] |= ( prevInt << index_bit_out );
 8019266:	7d3b      	ldrb	r3, [r7, #20]
 8019268:	68fa      	ldr	r2, [r7, #12]
 801926a:	4413      	add	r3, r2
 801926c:	781b      	ldrb	r3, [r3, #0]
 801926e:	b25a      	sxtb	r2, r3
 8019270:	7ff9      	ldrb	r1, [r7, #31]
 8019272:	7d7b      	ldrb	r3, [r7, #21]
 8019274:	fa01 f303 	lsl.w	r3, r1, r3
 8019278:	b25b      	sxtb	r3, r3
 801927a:	4313      	orrs	r3, r2
 801927c:	b259      	sxtb	r1, r3
 801927e:	7d3b      	ldrb	r3, [r7, #20]
 8019280:	68fa      	ldr	r2, [r7, #12]
 8019282:	4413      	add	r3, r2
 8019284:	b2ca      	uxtb	r2, r1
 8019286:	701a      	strb	r2, [r3, #0]
    for( i = 0; i < ( size * 8 ); i++ )
 8019288:	69bb      	ldr	r3, [r7, #24]
 801928a:	3301      	adds	r3, #1
 801928c:	61bb      	str	r3, [r7, #24]
 801928e:	79fb      	ldrb	r3, [r7, #7]
 8019290:	00db      	lsls	r3, r3, #3
 8019292:	69ba      	ldr	r2, [r7, #24]
 8019294:	429a      	cmp	r2, r3
 8019296:	dbb0      	blt.n	80191fa <payload_integration+0x4e>
    }

    outBuffer[size] = ( prevInt << 7 ) | ( prevInt << 6 ) | ( ( ( !prevInt ) & 0x01 ) << 5 ) ;
 8019298:	f997 301f 	ldrsb.w	r3, [r7, #31]
 801929c:	01db      	lsls	r3, r3, #7
 801929e:	b25a      	sxtb	r2, r3
 80192a0:	f997 301f 	ldrsb.w	r3, [r7, #31]
 80192a4:	019b      	lsls	r3, r3, #6
 80192a6:	b25b      	sxtb	r3, r3
 80192a8:	4313      	orrs	r3, r2
 80192aa:	b25b      	sxtb	r3, r3
 80192ac:	7ffa      	ldrb	r2, [r7, #31]
 80192ae:	2a00      	cmp	r2, #0
 80192b0:	d101      	bne.n	80192b6 <payload_integration+0x10a>
 80192b2:	2220      	movs	r2, #32
 80192b4:	e000      	b.n	80192b8 <payload_integration+0x10c>
 80192b6:	2200      	movs	r2, #0
 80192b8:	4313      	orrs	r3, r2
 80192ba:	b259      	sxtb	r1, r3
 80192bc:	79fb      	ldrb	r3, [r7, #7]
 80192be:	68fa      	ldr	r2, [r7, #12]
 80192c0:	4413      	add	r3, r2
 80192c2:	b2ca      	uxtb	r2, r1
 80192c4:	701a      	strb	r2, [r3, #0]
}
 80192c6:	bf00      	nop
 80192c8:	3724      	adds	r7, #36	@ 0x24
 80192ca:	46bd      	mov	sp, r7
 80192cc:	bc80      	pop	{r7}
 80192ce:	4770      	bx	lr

080192d0 <RadioSetRxGenericConfig>:
#endif /*RADIO_SIGFOX_ENABLE == 1*/

static int32_t RadioSetRxGenericConfig( GenericModems_t modem, RxConfigGeneric_t *config, uint32_t rxContinuous,
                                        uint32_t symbTimeout )
{
 80192d0:	b580      	push	{r7, lr}
 80192d2:	b08c      	sub	sp, #48	@ 0x30
 80192d4:	af00      	add	r7, sp, #0
 80192d6:	60b9      	str	r1, [r7, #8]
 80192d8:	607a      	str	r2, [r7, #4]
 80192da:	603b      	str	r3, [r7, #0]
 80192dc:	4603      	mov	r3, r0
 80192de:	73fb      	strb	r3, [r7, #15]
#if (RADIO_GENERIC_CONFIG_ENABLE == 1)
    int32_t status = 0;
 80192e0:	2300      	movs	r3, #0
 80192e2:	62bb      	str	r3, [r7, #40]	@ 0x28
    uint8_t syncword[8] = {0};
 80192e4:	f107 0320 	add.w	r3, r7, #32
 80192e8:	2200      	movs	r2, #0
 80192ea:	601a      	str	r2, [r3, #0]
 80192ec:	605a      	str	r2, [r3, #4]
    uint8_t MaxPayloadLength;

    RFW_DeInit( ); /* switch Off FwPacketDecoding by default */
 80192ee:	f001 fe1e 	bl	801af2e <RFW_DeInit>

    if( rxContinuous != 0 )
 80192f2:	687b      	ldr	r3, [r7, #4]
 80192f4:	2b00      	cmp	r3, #0
 80192f6:	d001      	beq.n	80192fc <RadioSetRxGenericConfig+0x2c>
    {
        symbTimeout = 0;
 80192f8:	2300      	movs	r3, #0
 80192fa:	603b      	str	r3, [r7, #0]
    }
    SubgRf.RxContinuous = ( rxContinuous == 0 ) ? false : true;
 80192fc:	687b      	ldr	r3, [r7, #4]
 80192fe:	2b00      	cmp	r3, #0
 8019300:	bf14      	ite	ne
 8019302:	2301      	movne	r3, #1
 8019304:	2300      	moveq	r3, #0
 8019306:	b2da      	uxtb	r2, r3
 8019308:	4ba3      	ldr	r3, [pc, #652]	@ (8019598 <RadioSetRxGenericConfig+0x2c8>)
 801930a:	705a      	strb	r2, [r3, #1]

    switch( modem )
 801930c:	7bfb      	ldrb	r3, [r7, #15]
 801930e:	2b00      	cmp	r3, #0
 8019310:	d003      	beq.n	801931a <RadioSetRxGenericConfig+0x4a>
 8019312:	2b01      	cmp	r3, #1
 8019314:	f000 80dc 	beq.w	80194d0 <RadioSetRxGenericConfig+0x200>

        // Timeout Max, Timeout handled directly in SetRx function
        SubgRf.RxTimeout = 0xFFFF;
        break;
    default:
        break;
 8019318:	e195      	b.n	8019646 <RadioSetRxGenericConfig+0x376>
        if( ( config->fsk.BitRate == 0 ) || ( config->fsk.PreambleLen == 0 ) )
 801931a:	68bb      	ldr	r3, [r7, #8]
 801931c:	689b      	ldr	r3, [r3, #8]
 801931e:	2b00      	cmp	r3, #0
 8019320:	d003      	beq.n	801932a <RadioSetRxGenericConfig+0x5a>
 8019322:	68bb      	ldr	r3, [r7, #8]
 8019324:	68db      	ldr	r3, [r3, #12]
 8019326:	2b00      	cmp	r3, #0
 8019328:	d102      	bne.n	8019330 <RadioSetRxGenericConfig+0x60>
            return -1;
 801932a:	f04f 33ff 	mov.w	r3, #4294967295
 801932e:	e18b      	b.n	8019648 <RadioSetRxGenericConfig+0x378>
        if( config->fsk.SyncWordLength > 8 )
 8019330:	68bb      	ldr	r3, [r7, #8]
 8019332:	7f9b      	ldrb	r3, [r3, #30]
 8019334:	2b08      	cmp	r3, #8
 8019336:	d902      	bls.n	801933e <RadioSetRxGenericConfig+0x6e>
            return -1;
 8019338:	f04f 33ff 	mov.w	r3, #4294967295
 801933c:	e184      	b.n	8019648 <RadioSetRxGenericConfig+0x378>
            RADIO_MEMCPY8( syncword, config->fsk.SyncWord, config->fsk.SyncWordLength );
 801933e:	68bb      	ldr	r3, [r7, #8]
 8019340:	6919      	ldr	r1, [r3, #16]
 8019342:	68bb      	ldr	r3, [r7, #8]
 8019344:	7f9b      	ldrb	r3, [r3, #30]
 8019346:	461a      	mov	r2, r3
 8019348:	f107 0320 	add.w	r3, r7, #32
 801934c:	4618      	mov	r0, r3
 801934e:	f001 fee1 	bl	801b114 <UTIL_MEM_cpy_8>
        SUBGRF_SetStopRxTimerOnPreambleDetect( ( config->fsk.StopTimerOnPreambleDetect == 0 ) ? false : true );
 8019352:	68bb      	ldr	r3, [r7, #8]
 8019354:	681b      	ldr	r3, [r3, #0]
 8019356:	2b00      	cmp	r3, #0
 8019358:	bf14      	ite	ne
 801935a:	2301      	movne	r3, #1
 801935c:	2300      	moveq	r3, #0
 801935e:	b2db      	uxtb	r3, r3
 8019360:	4618      	mov	r0, r3
 8019362:	f000 fe2b 	bl	8019fbc <SUBGRF_SetStopRxTimerOnPreambleDetect>
        SubgRf.ModulationParams.PacketType = PACKET_TYPE_GFSK;
 8019366:	4b8c      	ldr	r3, [pc, #560]	@ (8019598 <RadioSetRxGenericConfig+0x2c8>)
 8019368:	2200      	movs	r2, #0
 801936a:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38
        SubgRf.ModulationParams.Params.Gfsk.BitRate = config->fsk.BitRate;
 801936e:	68bb      	ldr	r3, [r7, #8]
 8019370:	689b      	ldr	r3, [r3, #8]
 8019372:	4a89      	ldr	r2, [pc, #548]	@ (8019598 <RadioSetRxGenericConfig+0x2c8>)
 8019374:	63d3      	str	r3, [r2, #60]	@ 0x3c
        SubgRf.ModulationParams.Params.Gfsk.ModulationShaping = ( RadioModShapings_t ) config->fsk.ModulationShaping;
 8019376:	68bb      	ldr	r3, [r7, #8]
 8019378:	f893 2020 	ldrb.w	r2, [r3, #32]
 801937c:	4b86      	ldr	r3, [pc, #536]	@ (8019598 <RadioSetRxGenericConfig+0x2c8>)
 801937e:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
        SubgRf.ModulationParams.Params.Gfsk.Bandwidth = SUBGRF_GetFskBandwidthRegValue( config->fsk.Bandwidth );
 8019382:	68bb      	ldr	r3, [r7, #8]
 8019384:	685b      	ldr	r3, [r3, #4]
 8019386:	4618      	mov	r0, r3
 8019388:	f001 fd04 	bl	801ad94 <SUBGRF_GetFskBandwidthRegValue>
 801938c:	4603      	mov	r3, r0
 801938e:	461a      	mov	r2, r3
 8019390:	4b81      	ldr	r3, [pc, #516]	@ (8019598 <RadioSetRxGenericConfig+0x2c8>)
 8019392:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
        SubgRf.PacketParams.PacketType = PACKET_TYPE_GFSK;
 8019396:	4b80      	ldr	r3, [pc, #512]	@ (8019598 <RadioSetRxGenericConfig+0x2c8>)
 8019398:	2200      	movs	r2, #0
 801939a:	739a      	strb	r2, [r3, #14]
        SubgRf.PacketParams.Params.Gfsk.PreambleLength = ( config->fsk.PreambleLen ) << 3 ; // convert byte into bit
 801939c:	68bb      	ldr	r3, [r7, #8]
 801939e:	68db      	ldr	r3, [r3, #12]
 80193a0:	b29b      	uxth	r3, r3
 80193a2:	00db      	lsls	r3, r3, #3
 80193a4:	b29a      	uxth	r2, r3
 80193a6:	4b7c      	ldr	r3, [pc, #496]	@ (8019598 <RadioSetRxGenericConfig+0x2c8>)
 80193a8:	821a      	strh	r2, [r3, #16]
        SubgRf.PacketParams.Params.Gfsk.PreambleMinDetect = ( RadioPreambleDetection_t ) config->fsk.PreambleMinDetect;
 80193aa:	68bb      	ldr	r3, [r7, #8]
 80193ac:	7fda      	ldrb	r2, [r3, #31]
 80193ae:	4b7a      	ldr	r3, [pc, #488]	@ (8019598 <RadioSetRxGenericConfig+0x2c8>)
 80193b0:	749a      	strb	r2, [r3, #18]
        SubgRf.PacketParams.Params.Gfsk.SyncWordLength = ( config->fsk.SyncWordLength ) << 3; // convert byte into bit
 80193b2:	68bb      	ldr	r3, [r7, #8]
 80193b4:	7f9b      	ldrb	r3, [r3, #30]
 80193b6:	00db      	lsls	r3, r3, #3
 80193b8:	b2da      	uxtb	r2, r3
 80193ba:	4b77      	ldr	r3, [pc, #476]	@ (8019598 <RadioSetRxGenericConfig+0x2c8>)
 80193bc:	74da      	strb	r2, [r3, #19]
        SubgRf.PacketParams.Params.Gfsk.AddrComp = ( RadioAddressComp_t ) config->fsk.AddrComp;
 80193be:	68bb      	ldr	r3, [r7, #8]
 80193c0:	f893 2021 	ldrb.w	r2, [r3, #33]	@ 0x21
 80193c4:	4b74      	ldr	r3, [pc, #464]	@ (8019598 <RadioSetRxGenericConfig+0x2c8>)
 80193c6:	751a      	strb	r2, [r3, #20]
        if( config->fsk.LengthMode == RADIO_FSK_PACKET_FIXED_LENGTH )
 80193c8:	68bb      	ldr	r3, [r7, #8]
 80193ca:	f893 3022 	ldrb.w	r3, [r3, #34]	@ 0x22
 80193ce:	2b00      	cmp	r3, #0
 80193d0:	d105      	bne.n	80193de <RadioSetRxGenericConfig+0x10e>
            SubgRf.PacketParams.Params.Gfsk.PayloadLength = config->fsk.MaxPayloadLength;
 80193d2:	68bb      	ldr	r3, [r7, #8]
 80193d4:	695b      	ldr	r3, [r3, #20]
 80193d6:	b2da      	uxtb	r2, r3
 80193d8:	4b6f      	ldr	r3, [pc, #444]	@ (8019598 <RadioSetRxGenericConfig+0x2c8>)
 80193da:	759a      	strb	r2, [r3, #22]
 80193dc:	e00b      	b.n	80193f6 <RadioSetRxGenericConfig+0x126>
        else if( config->fsk.LengthMode == RADIO_FSK_PACKET_2BYTES_LENGTH )
 80193de:	68bb      	ldr	r3, [r7, #8]
 80193e0:	f893 3022 	ldrb.w	r3, [r3, #34]	@ 0x22
 80193e4:	2b02      	cmp	r3, #2
 80193e6:	d103      	bne.n	80193f0 <RadioSetRxGenericConfig+0x120>
            SubgRf.PacketParams.Params.Gfsk.PayloadLength = 0xFF;
 80193e8:	4b6b      	ldr	r3, [pc, #428]	@ (8019598 <RadioSetRxGenericConfig+0x2c8>)
 80193ea:	22ff      	movs	r2, #255	@ 0xff
 80193ec:	759a      	strb	r2, [r3, #22]
 80193ee:	e002      	b.n	80193f6 <RadioSetRxGenericConfig+0x126>
            SubgRf.PacketParams.Params.Gfsk.PayloadLength = 0xFF;
 80193f0:	4b69      	ldr	r3, [pc, #420]	@ (8019598 <RadioSetRxGenericConfig+0x2c8>)
 80193f2:	22ff      	movs	r2, #255	@ 0xff
 80193f4:	759a      	strb	r2, [r3, #22]
        if( ( config->fsk.Whitening == RADIO_FSK_DC_IBM_WHITENING )
 80193f6:	68bb      	ldr	r3, [r7, #8]
 80193f8:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 80193fc:	2b02      	cmp	r3, #2
 80193fe:	d004      	beq.n	801940a <RadioSetRxGenericConfig+0x13a>
            || ( config->fsk.LengthMode == RADIO_FSK_PACKET_2BYTES_LENGTH ) )
 8019400:	68bb      	ldr	r3, [r7, #8]
 8019402:	f893 3022 	ldrb.w	r3, [r3, #34]	@ 0x22
 8019406:	2b02      	cmp	r3, #2
 8019408:	d12d      	bne.n	8019466 <RadioSetRxGenericConfig+0x196>
            if( ( config->fsk.CrcLength != RADIO_FSK_CRC_2_BYTES_IBM ) && ( config->fsk.CrcLength != RADIO_FSK_CRC_2_BYTES_CCIT )
 801940a:	68bb      	ldr	r3, [r7, #8]
 801940c:	f893 3023 	ldrb.w	r3, [r3, #35]	@ 0x23
 8019410:	2bf1      	cmp	r3, #241	@ 0xf1
 8019412:	d00c      	beq.n	801942e <RadioSetRxGenericConfig+0x15e>
 8019414:	68bb      	ldr	r3, [r7, #8]
 8019416:	f893 3023 	ldrb.w	r3, [r3, #35]	@ 0x23
 801941a:	2bf2      	cmp	r3, #242	@ 0xf2
 801941c:	d007      	beq.n	801942e <RadioSetRxGenericConfig+0x15e>
                && ( config->fsk.CrcLength != RADIO_FSK_CRC_OFF ) )
 801941e:	68bb      	ldr	r3, [r7, #8]
 8019420:	f893 3023 	ldrb.w	r3, [r3, #35]	@ 0x23
 8019424:	2b01      	cmp	r3, #1
 8019426:	d002      	beq.n	801942e <RadioSetRxGenericConfig+0x15e>
                return -1;
 8019428:	f04f 33ff 	mov.w	r3, #4294967295
 801942c:	e10c      	b.n	8019648 <RadioSetRxGenericConfig+0x378>
            ConfigGeneric.rtx = CONFIG_RX;
 801942e:	2300      	movs	r3, #0
 8019430:	773b      	strb	r3, [r7, #28]
            ConfigGeneric.RxConfig = config;
 8019432:	68bb      	ldr	r3, [r7, #8]
 8019434:	61bb      	str	r3, [r7, #24]
            if( 0UL != RFW_Init( &ConfigGeneric, RadioEvents, &RxTimeoutTimer ) )
 8019436:	4b59      	ldr	r3, [pc, #356]	@ (801959c <RadioSetRxGenericConfig+0x2cc>)
 8019438:	6819      	ldr	r1, [r3, #0]
 801943a:	f107 0314 	add.w	r3, r7, #20
 801943e:	4a58      	ldr	r2, [pc, #352]	@ (80195a0 <RadioSetRxGenericConfig+0x2d0>)
 8019440:	4618      	mov	r0, r3
 8019442:	f001 fd67 	bl	801af14 <RFW_Init>
 8019446:	4603      	mov	r3, r0
 8019448:	2b00      	cmp	r3, #0
 801944a:	d002      	beq.n	8019452 <RadioSetRxGenericConfig+0x182>
                return -1;
 801944c:	f04f 33ff 	mov.w	r3, #4294967295
 8019450:	e0fa      	b.n	8019648 <RadioSetRxGenericConfig+0x378>
            SubgRf.PacketParams.Params.Gfsk.DcFree = ( RadioDcFree_t ) RADIO_FSK_DC_FREE_OFF;
 8019452:	4b51      	ldr	r3, [pc, #324]	@ (8019598 <RadioSetRxGenericConfig+0x2c8>)
 8019454:	2200      	movs	r2, #0
 8019456:	761a      	strb	r2, [r3, #24]
            SubgRf.PacketParams.Params.Gfsk.CrcLength = ( RadioCrcTypes_t ) RADIO_CRC_OFF;
 8019458:	4b4f      	ldr	r3, [pc, #316]	@ (8019598 <RadioSetRxGenericConfig+0x2c8>)
 801945a:	2201      	movs	r2, #1
 801945c:	75da      	strb	r2, [r3, #23]
            SubgRf.PacketParams.Params.Gfsk.HeaderType = ( RadioPacketLengthModes_t ) RADIO_PACKET_FIXED_LENGTH;
 801945e:	4b4e      	ldr	r3, [pc, #312]	@ (8019598 <RadioSetRxGenericConfig+0x2c8>)
 8019460:	2200      	movs	r2, #0
 8019462:	755a      	strb	r2, [r3, #21]
        {
 8019464:	e00e      	b.n	8019484 <RadioSetRxGenericConfig+0x1b4>
            SubgRf.PacketParams.Params.Gfsk.CrcLength = ( RadioCrcTypes_t ) config->fsk.CrcLength;
 8019466:	68bb      	ldr	r3, [r7, #8]
 8019468:	f893 2023 	ldrb.w	r2, [r3, #35]	@ 0x23
 801946c:	4b4a      	ldr	r3, [pc, #296]	@ (8019598 <RadioSetRxGenericConfig+0x2c8>)
 801946e:	75da      	strb	r2, [r3, #23]
            SubgRf.PacketParams.Params.Gfsk.DcFree = ( RadioDcFree_t ) config->fsk.Whitening;
 8019470:	68bb      	ldr	r3, [r7, #8]
 8019472:	f893 2024 	ldrb.w	r2, [r3, #36]	@ 0x24
 8019476:	4b48      	ldr	r3, [pc, #288]	@ (8019598 <RadioSetRxGenericConfig+0x2c8>)
 8019478:	761a      	strb	r2, [r3, #24]
            SubgRf.PacketParams.Params.Gfsk.HeaderType = ( RadioPacketLengthModes_t ) config->fsk.LengthMode;
 801947a:	68bb      	ldr	r3, [r7, #8]
 801947c:	f893 2022 	ldrb.w	r2, [r3, #34]	@ 0x22
 8019480:	4b45      	ldr	r3, [pc, #276]	@ (8019598 <RadioSetRxGenericConfig+0x2c8>)
 8019482:	755a      	strb	r2, [r3, #21]
        RadioStandby( );
 8019484:	f7ff fa3b 	bl	80188fe <RadioStandby>
        RadioSetModem( MODEM_FSK );
 8019488:	2000      	movs	r0, #0
 801948a:	f7fe fbcf 	bl	8017c2c <RadioSetModem>
        SUBGRF_SetModulationParams( &SubgRf.ModulationParams );
 801948e:	4845      	ldr	r0, [pc, #276]	@ (80195a4 <RadioSetRxGenericConfig+0x2d4>)
 8019490:	f001 f838 	bl	801a504 <SUBGRF_SetModulationParams>
        SUBGRF_SetPacketParams( &SubgRf.PacketParams );
 8019494:	4844      	ldr	r0, [pc, #272]	@ (80195a8 <RadioSetRxGenericConfig+0x2d8>)
 8019496:	f001 f903 	bl	801a6a0 <SUBGRF_SetPacketParams>
        SUBGRF_SetSyncWord( syncword );
 801949a:	f107 0320 	add.w	r3, r7, #32
 801949e:	4618      	mov	r0, r3
 80194a0:	f000 fbc3 	bl	8019c2a <SUBGRF_SetSyncWord>
        SUBGRF_SetWhiteningSeed( config->fsk.whiteSeed );
 80194a4:	68bb      	ldr	r3, [r7, #8]
 80194a6:	8b9b      	ldrh	r3, [r3, #28]
 80194a8:	4618      	mov	r0, r3
 80194aa:	f000 fc0d 	bl	8019cc8 <SUBGRF_SetWhiteningSeed>
        SUBGRF_SetCrcPolynomial( config->fsk.CrcPolynomial );
 80194ae:	68bb      	ldr	r3, [r7, #8]
 80194b0:	8b1b      	ldrh	r3, [r3, #24]
 80194b2:	4618      	mov	r0, r3
 80194b4:	f000 fbe8 	bl	8019c88 <SUBGRF_SetCrcPolynomial>
        SubgRf.RxTimeout = ( uint32_t )( ( symbTimeout * 1000 * 8 ) / config->fsk.BitRate );
 80194b8:	683b      	ldr	r3, [r7, #0]
 80194ba:	f44f 52fa 	mov.w	r2, #8000	@ 0x1f40
 80194be:	fb03 f202 	mul.w	r2, r3, r2
 80194c2:	68bb      	ldr	r3, [r7, #8]
 80194c4:	689b      	ldr	r3, [r3, #8]
 80194c6:	fbb2 f3f3 	udiv	r3, r2, r3
 80194ca:	4a33      	ldr	r2, [pc, #204]	@ (8019598 <RadioSetRxGenericConfig+0x2c8>)
 80194cc:	6093      	str	r3, [r2, #8]
        break;
 80194ce:	e0ba      	b.n	8019646 <RadioSetRxGenericConfig+0x376>
        if( config->lora.PreambleLen == 0 )
 80194d0:	68bb      	ldr	r3, [r7, #8]
 80194d2:	8e1b      	ldrh	r3, [r3, #48]	@ 0x30
 80194d4:	2b00      	cmp	r3, #0
 80194d6:	d102      	bne.n	80194de <RadioSetRxGenericConfig+0x20e>
            return -1;
 80194d8:	f04f 33ff 	mov.w	r3, #4294967295
 80194dc:	e0b4      	b.n	8019648 <RadioSetRxGenericConfig+0x378>
        if( config->lora.LengthMode == RADIO_LORA_PACKET_FIXED_LENGTH )
 80194de:	68bb      	ldr	r3, [r7, #8]
 80194e0:	f893 3032 	ldrb.w	r3, [r3, #50]	@ 0x32
 80194e4:	2b01      	cmp	r3, #1
 80194e6:	d105      	bne.n	80194f4 <RadioSetRxGenericConfig+0x224>
            MaxPayloadLength = config->lora.MaxPayloadLength;
 80194e8:	68bb      	ldr	r3, [r7, #8]
 80194ea:	f893 3033 	ldrb.w	r3, [r3, #51]	@ 0x33
 80194ee:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
 80194f2:	e002      	b.n	80194fa <RadioSetRxGenericConfig+0x22a>
            MaxPayloadLength = 0xFF;
 80194f4:	23ff      	movs	r3, #255	@ 0xff
 80194f6:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
        SUBGRF_SetStopRxTimerOnPreambleDetect( ( config->lora.StopTimerOnPreambleDetect == 0 ) ? false : true );
 80194fa:	68bb      	ldr	r3, [r7, #8]
 80194fc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80194fe:	2b00      	cmp	r3, #0
 8019500:	bf14      	ite	ne
 8019502:	2301      	movne	r3, #1
 8019504:	2300      	moveq	r3, #0
 8019506:	b2db      	uxtb	r3, r3
 8019508:	4618      	mov	r0, r3
 801950a:	f000 fd57 	bl	8019fbc <SUBGRF_SetStopRxTimerOnPreambleDetect>
        SUBGRF_SetLoRaSymbNumTimeout( symbTimeout );
 801950e:	683b      	ldr	r3, [r7, #0]
 8019510:	b2db      	uxtb	r3, r3
 8019512:	4618      	mov	r0, r3
 8019514:	f000 fd61 	bl	8019fda <SUBGRF_SetLoRaSymbNumTimeout>
        SubgRf.ModulationParams.PacketType = PACKET_TYPE_LORA;
 8019518:	4b1f      	ldr	r3, [pc, #124]	@ (8019598 <RadioSetRxGenericConfig+0x2c8>)
 801951a:	2201      	movs	r2, #1
 801951c:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38
        SubgRf.ModulationParams.Params.LoRa.SpreadingFactor = ( RadioLoRaSpreadingFactors_t ) config->lora.SpreadingFactor;
 8019520:	68bb      	ldr	r3, [r7, #8]
 8019522:	f893 202c 	ldrb.w	r2, [r3, #44]	@ 0x2c
 8019526:	4b1c      	ldr	r3, [pc, #112]	@ (8019598 <RadioSetRxGenericConfig+0x2c8>)
 8019528:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
        SubgRf.ModulationParams.Params.LoRa.Bandwidth = ( RadioLoRaBandwidths_t ) config->lora.Bandwidth;
 801952c:	68bb      	ldr	r3, [r7, #8]
 801952e:	f893 202d 	ldrb.w	r2, [r3, #45]	@ 0x2d
 8019532:	4b19      	ldr	r3, [pc, #100]	@ (8019598 <RadioSetRxGenericConfig+0x2c8>)
 8019534:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
        SubgRf.ModulationParams.Params.LoRa.CodingRate = ( RadioLoRaCodingRates_t ) config->lora.Coderate;
 8019538:	68bb      	ldr	r3, [r7, #8]
 801953a:	f893 202e 	ldrb.w	r2, [r3, #46]	@ 0x2e
 801953e:	4b16      	ldr	r3, [pc, #88]	@ (8019598 <RadioSetRxGenericConfig+0x2c8>)
 8019540:	f883 2052 	strb.w	r2, [r3, #82]	@ 0x52
        switch( config->lora.LowDatarateOptimize )
 8019544:	68bb      	ldr	r3, [r7, #8]
 8019546:	f893 302f 	ldrb.w	r3, [r3, #47]	@ 0x2f
 801954a:	2b02      	cmp	r3, #2
 801954c:	d010      	beq.n	8019570 <RadioSetRxGenericConfig+0x2a0>
 801954e:	2b02      	cmp	r3, #2
 8019550:	dc2c      	bgt.n	80195ac <RadioSetRxGenericConfig+0x2dc>
 8019552:	2b00      	cmp	r3, #0
 8019554:	d002      	beq.n	801955c <RadioSetRxGenericConfig+0x28c>
 8019556:	2b01      	cmp	r3, #1
 8019558:	d005      	beq.n	8019566 <RadioSetRxGenericConfig+0x296>
            break;
 801955a:	e027      	b.n	80195ac <RadioSetRxGenericConfig+0x2dc>
            SubgRf.ModulationParams.Params.LoRa.LowDatarateOptimize = 0;
 801955c:	4b0e      	ldr	r3, [pc, #56]	@ (8019598 <RadioSetRxGenericConfig+0x2c8>)
 801955e:	2200      	movs	r2, #0
 8019560:	f883 2053 	strb.w	r2, [r3, #83]	@ 0x53
            break;
 8019564:	e023      	b.n	80195ae <RadioSetRxGenericConfig+0x2de>
            SubgRf.ModulationParams.Params.LoRa.LowDatarateOptimize = 1;
 8019566:	4b0c      	ldr	r3, [pc, #48]	@ (8019598 <RadioSetRxGenericConfig+0x2c8>)
 8019568:	2201      	movs	r2, #1
 801956a:	f883 2053 	strb.w	r2, [r3, #83]	@ 0x53
            break;
 801956e:	e01e      	b.n	80195ae <RadioSetRxGenericConfig+0x2de>
            if( ( config->lora.SpreadingFactor == RADIO_LORA_SF11 ) || ( config->lora.SpreadingFactor == RADIO_LORA_SF12 ) )
 8019570:	68bb      	ldr	r3, [r7, #8]
 8019572:	f893 302c 	ldrb.w	r3, [r3, #44]	@ 0x2c
 8019576:	2b0b      	cmp	r3, #11
 8019578:	d004      	beq.n	8019584 <RadioSetRxGenericConfig+0x2b4>
 801957a:	68bb      	ldr	r3, [r7, #8]
 801957c:	f893 302c 	ldrb.w	r3, [r3, #44]	@ 0x2c
 8019580:	2b0c      	cmp	r3, #12
 8019582:	d104      	bne.n	801958e <RadioSetRxGenericConfig+0x2be>
                SubgRf.ModulationParams.Params.LoRa.LowDatarateOptimize = 1;
 8019584:	4b04      	ldr	r3, [pc, #16]	@ (8019598 <RadioSetRxGenericConfig+0x2c8>)
 8019586:	2201      	movs	r2, #1
 8019588:	f883 2053 	strb.w	r2, [r3, #83]	@ 0x53
            break;
 801958c:	e00f      	b.n	80195ae <RadioSetRxGenericConfig+0x2de>
                SubgRf.ModulationParams.Params.LoRa.LowDatarateOptimize = 0;
 801958e:	4b02      	ldr	r3, [pc, #8]	@ (8019598 <RadioSetRxGenericConfig+0x2c8>)
 8019590:	2200      	movs	r2, #0
 8019592:	f883 2053 	strb.w	r2, [r3, #83]	@ 0x53
            break;
 8019596:	e00a      	b.n	80195ae <RadioSetRxGenericConfig+0x2de>
 8019598:	20001c68 	.word	0x20001c68
 801959c:	20001c64 	.word	0x20001c64
 80195a0:	20001cdc 	.word	0x20001cdc
 80195a4:	20001ca0 	.word	0x20001ca0
 80195a8:	20001c76 	.word	0x20001c76
            break;
 80195ac:	bf00      	nop
        SubgRf.PacketParams.PacketType = PACKET_TYPE_LORA;
 80195ae:	4b28      	ldr	r3, [pc, #160]	@ (8019650 <RadioSetRxGenericConfig+0x380>)
 80195b0:	2201      	movs	r2, #1
 80195b2:	739a      	strb	r2, [r3, #14]
        SubgRf.PacketParams.Params.LoRa.PreambleLength = config->lora.PreambleLen;
 80195b4:	68bb      	ldr	r3, [r7, #8]
 80195b6:	8e1a      	ldrh	r2, [r3, #48]	@ 0x30
 80195b8:	4b25      	ldr	r3, [pc, #148]	@ (8019650 <RadioSetRxGenericConfig+0x380>)
 80195ba:	839a      	strh	r2, [r3, #28]
        SubgRf.PacketParams.Params.LoRa.HeaderType = ( RadioLoRaPacketLengthsMode_t ) config->lora.LengthMode;
 80195bc:	68bb      	ldr	r3, [r7, #8]
 80195be:	f893 2032 	ldrb.w	r2, [r3, #50]	@ 0x32
 80195c2:	4b23      	ldr	r3, [pc, #140]	@ (8019650 <RadioSetRxGenericConfig+0x380>)
 80195c4:	779a      	strb	r2, [r3, #30]
        SubgRf.PacketParams.Params.LoRa.PayloadLength = MaxPayloadLength;
 80195c6:	4a22      	ldr	r2, [pc, #136]	@ (8019650 <RadioSetRxGenericConfig+0x380>)
 80195c8:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 80195cc:	77d3      	strb	r3, [r2, #31]
        SubgRf.PacketParams.Params.LoRa.CrcMode = ( RadioLoRaCrcModes_t ) config->lora.CrcMode;
 80195ce:	68bb      	ldr	r3, [r7, #8]
 80195d0:	f893 2034 	ldrb.w	r2, [r3, #52]	@ 0x34
 80195d4:	4b1e      	ldr	r3, [pc, #120]	@ (8019650 <RadioSetRxGenericConfig+0x380>)
 80195d6:	f883 2020 	strb.w	r2, [r3, #32]
        SubgRf.PacketParams.Params.LoRa.InvertIQ = ( RadioLoRaIQModes_t ) config->lora.IqInverted;
 80195da:	68bb      	ldr	r3, [r7, #8]
 80195dc:	f893 2035 	ldrb.w	r2, [r3, #53]	@ 0x35
 80195e0:	4b1b      	ldr	r3, [pc, #108]	@ (8019650 <RadioSetRxGenericConfig+0x380>)
 80195e2:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21
        RadioStandby( );
 80195e6:	f7ff f98a 	bl	80188fe <RadioStandby>
        RadioSetModem( MODEM_LORA );
 80195ea:	2001      	movs	r0, #1
 80195ec:	f7fe fb1e 	bl	8017c2c <RadioSetModem>
        SUBGRF_SetModulationParams( &SubgRf.ModulationParams );
 80195f0:	4818      	ldr	r0, [pc, #96]	@ (8019654 <RadioSetRxGenericConfig+0x384>)
 80195f2:	f000 ff87 	bl	801a504 <SUBGRF_SetModulationParams>
        SUBGRF_SetPacketParams( &SubgRf.PacketParams );
 80195f6:	4818      	ldr	r0, [pc, #96]	@ (8019658 <RadioSetRxGenericConfig+0x388>)
 80195f8:	f001 f852 	bl	801a6a0 <SUBGRF_SetPacketParams>
        if( SubgRf.PacketParams.Params.LoRa.InvertIQ == LORA_IQ_INVERTED )
 80195fc:	4b14      	ldr	r3, [pc, #80]	@ (8019650 <RadioSetRxGenericConfig+0x380>)
 80195fe:	f893 3021 	ldrb.w	r3, [r3, #33]	@ 0x21
 8019602:	2b01      	cmp	r3, #1
 8019604:	d10d      	bne.n	8019622 <RadioSetRxGenericConfig+0x352>
            SUBGRF_WriteRegister( SUBGHZ_LIQPOLR, SUBGRF_ReadRegister( SUBGHZ_LIQPOLR ) & ~( 1 << 2 ) );
 8019606:	f240 7036 	movw	r0, #1846	@ 0x736
 801960a:	f001 f9b1 	bl	801a970 <SUBGRF_ReadRegister>
 801960e:	4603      	mov	r3, r0
 8019610:	f023 0304 	bic.w	r3, r3, #4
 8019614:	b2db      	uxtb	r3, r3
 8019616:	4619      	mov	r1, r3
 8019618:	f240 7036 	movw	r0, #1846	@ 0x736
 801961c:	f001 f986 	bl	801a92c <SUBGRF_WriteRegister>
 8019620:	e00c      	b.n	801963c <RadioSetRxGenericConfig+0x36c>
            SUBGRF_WriteRegister( SUBGHZ_LIQPOLR, SUBGRF_ReadRegister( SUBGHZ_LIQPOLR ) | ( 1 << 2 ) );
 8019622:	f240 7036 	movw	r0, #1846	@ 0x736
 8019626:	f001 f9a3 	bl	801a970 <SUBGRF_ReadRegister>
 801962a:	4603      	mov	r3, r0
 801962c:	f043 0304 	orr.w	r3, r3, #4
 8019630:	b2db      	uxtb	r3, r3
 8019632:	4619      	mov	r1, r3
 8019634:	f240 7036 	movw	r0, #1846	@ 0x736
 8019638:	f001 f978 	bl	801a92c <SUBGRF_WriteRegister>
        SubgRf.RxTimeout = 0xFFFF;
 801963c:	4b04      	ldr	r3, [pc, #16]	@ (8019650 <RadioSetRxGenericConfig+0x380>)
 801963e:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8019642:	609a      	str	r2, [r3, #8]
        break;
 8019644:	bf00      	nop
    }
    return status;
 8019646:	6abb      	ldr	r3, [r7, #40]	@ 0x28
#else /* RADIO_GENERIC_CONFIG_ENABLE == 1*/
    return -1;
#endif /* RADIO_GENERIC_CONFIG_ENABLE == 0*/
}
 8019648:	4618      	mov	r0, r3
 801964a:	3730      	adds	r7, #48	@ 0x30
 801964c:	46bd      	mov	sp, r7
 801964e:	bd80      	pop	{r7, pc}
 8019650:	20001c68 	.word	0x20001c68
 8019654:	20001ca0 	.word	0x20001ca0
 8019658:	20001c76 	.word	0x20001c76

0801965c <RadioSetTxGenericConfig>:

static int32_t RadioSetTxGenericConfig( GenericModems_t modem, TxConfigGeneric_t *config, int8_t power,
                                        uint32_t timeout )
{
 801965c:	b580      	push	{r7, lr}
 801965e:	b08e      	sub	sp, #56	@ 0x38
 8019660:	af00      	add	r7, sp, #0
 8019662:	60b9      	str	r1, [r7, #8]
 8019664:	607b      	str	r3, [r7, #4]
 8019666:	4603      	mov	r3, r0
 8019668:	73fb      	strb	r3, [r7, #15]
 801966a:	4613      	mov	r3, r2
 801966c:	73bb      	strb	r3, [r7, #14]
#if( RADIO_LR_FHSS_IS_ON == 1 )
    /*disable LrFhss*/
    SubgRf.lr_fhss.is_lr_fhss_on = false;
#endif /* RADIO_LR_FHSS_IS_ON == 1 */
#if (RADIO_GENERIC_CONFIG_ENABLE == 1)
    uint8_t syncword[8] = {0};
 801966e:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8019672:	2200      	movs	r2, #0
 8019674:	601a      	str	r2, [r3, #0]
 8019676:	605a      	str	r2, [r3, #4]
    RadioModems_t radio_modem;
    RFW_DeInit( ); /* switch Off FwPacketDecoding by default */
 8019678:	f001 fc59 	bl	801af2e <RFW_DeInit>
    switch( modem )
 801967c:	7bfb      	ldrb	r3, [r7, #15]
 801967e:	2b03      	cmp	r3, #3
 8019680:	f200 8205 	bhi.w	8019a8e <RadioSetTxGenericConfig+0x432>
 8019684:	a201      	add	r2, pc, #4	@ (adr r2, 801968c <RadioSetTxGenericConfig+0x30>)
 8019686:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 801968a:	bf00      	nop
 801968c:	08019811 	.word	0x08019811
 8019690:	08019959 	.word	0x08019959
 8019694:	08019a51 	.word	0x08019a51
 8019698:	0801969d 	.word	0x0801969d
    {
    case GENERIC_MSK:
        if( config->msk.SyncWordLength > 8 )
 801969c:	68bb      	ldr	r3, [r7, #8]
 801969e:	7c9b      	ldrb	r3, [r3, #18]
 80196a0:	2b08      	cmp	r3, #8
 80196a2:	d902      	bls.n	80196aa <RadioSetTxGenericConfig+0x4e>
        {
            return -1;
 80196a4:	f04f 33ff 	mov.w	r3, #4294967295
 80196a8:	e206      	b.n	8019ab8 <RadioSetTxGenericConfig+0x45c>
        }
        else
        {
            RADIO_MEMCPY8( syncword, config->msk.SyncWord, config->msk.SyncWordLength );
 80196aa:	68bb      	ldr	r3, [r7, #8]
 80196ac:	6899      	ldr	r1, [r3, #8]
 80196ae:	68bb      	ldr	r3, [r7, #8]
 80196b0:	7c9b      	ldrb	r3, [r3, #18]
 80196b2:	461a      	mov	r2, r3
 80196b4:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 80196b8:	4618      	mov	r0, r3
 80196ba:	f001 fd2b 	bl	801b114 <UTIL_MEM_cpy_8>
        }
        if( ( config->msk.BitRate == 0 ) )
 80196be:	68bb      	ldr	r3, [r7, #8]
 80196c0:	681b      	ldr	r3, [r3, #0]
 80196c2:	2b00      	cmp	r3, #0
 80196c4:	d102      	bne.n	80196cc <RadioSetTxGenericConfig+0x70>
        {
            return -1;
 80196c6:	f04f 33ff 	mov.w	r3, #4294967295
 80196ca:	e1f5      	b.n	8019ab8 <RadioSetTxGenericConfig+0x45c>
        }
        else if( config->msk.BitRate <= 10000 )
 80196cc:	68bb      	ldr	r3, [r7, #8]
 80196ce:	681b      	ldr	r3, [r3, #0]
 80196d0:	f242 7210 	movw	r2, #10000	@ 0x2710
 80196d4:	4293      	cmp	r3, r2
 80196d6:	d813      	bhi.n	8019700 <RadioSetTxGenericConfig+0xa4>
        {
            /*max msk modulator datarate is 10kbps*/
            radio_modem = MODEM_MSK;
 80196d8:	2302      	movs	r3, #2
 80196da:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
            SubgRf.PacketParams.PacketType = PACKET_TYPE_GMSK;
 80196de:	4b99      	ldr	r3, [pc, #612]	@ (8019944 <RadioSetTxGenericConfig+0x2e8>)
 80196e0:	2203      	movs	r2, #3
 80196e2:	739a      	strb	r2, [r3, #14]
            SubgRf.ModulationParams.PacketType = PACKET_TYPE_GMSK;
 80196e4:	4b97      	ldr	r3, [pc, #604]	@ (8019944 <RadioSetTxGenericConfig+0x2e8>)
 80196e6:	2203      	movs	r2, #3
 80196e8:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38
            SubgRf.ModulationParams.Params.Gfsk.BitRate = config->msk.BitRate;
 80196ec:	68bb      	ldr	r3, [r7, #8]
 80196ee:	681b      	ldr	r3, [r3, #0]
 80196f0:	4a94      	ldr	r2, [pc, #592]	@ (8019944 <RadioSetTxGenericConfig+0x2e8>)
 80196f2:	63d3      	str	r3, [r2, #60]	@ 0x3c
            SubgRf.ModulationParams.Params.Gfsk.ModulationShaping = ( RadioModShapings_t ) config->msk.ModulationShaping;
 80196f4:	68bb      	ldr	r3, [r7, #8]
 80196f6:	7cda      	ldrb	r2, [r3, #19]
 80196f8:	4b92      	ldr	r3, [pc, #584]	@ (8019944 <RadioSetTxGenericConfig+0x2e8>)
 80196fa:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 80196fe:	e017      	b.n	8019730 <RadioSetTxGenericConfig+0xd4>
        }
        else
        {
            radio_modem = MODEM_FSK;
 8019700:	2300      	movs	r3, #0
 8019702:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
            SubgRf.PacketParams.PacketType = PACKET_TYPE_GFSK;
 8019706:	4b8f      	ldr	r3, [pc, #572]	@ (8019944 <RadioSetTxGenericConfig+0x2e8>)
 8019708:	2200      	movs	r2, #0
 801970a:	739a      	strb	r2, [r3, #14]
            SubgRf.ModulationParams.PacketType = PACKET_TYPE_GFSK;
 801970c:	4b8d      	ldr	r3, [pc, #564]	@ (8019944 <RadioSetTxGenericConfig+0x2e8>)
 801970e:	2200      	movs	r2, #0
 8019710:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38
            SubgRf.ModulationParams.Params.Gfsk.BitRate = config->msk.BitRate;
 8019714:	68bb      	ldr	r3, [r7, #8]
 8019716:	681b      	ldr	r3, [r3, #0]
 8019718:	4a8a      	ldr	r2, [pc, #552]	@ (8019944 <RadioSetTxGenericConfig+0x2e8>)
 801971a:	63d3      	str	r3, [r2, #60]	@ 0x3c
            SubgRf.ModulationParams.Params.Gfsk.ModulationShaping = ( RadioModShapings_t ) config->msk.ModulationShaping;
 801971c:	68bb      	ldr	r3, [r7, #8]
 801971e:	7cda      	ldrb	r2, [r3, #19]
 8019720:	4b88      	ldr	r3, [pc, #544]	@ (8019944 <RadioSetTxGenericConfig+0x2e8>)
 8019722:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
            /*do msk with gfsk modulator*/
            SubgRf.ModulationParams.Params.Gfsk.Fdev = config->msk.BitRate / 4;
 8019726:	68bb      	ldr	r3, [r7, #8]
 8019728:	681b      	ldr	r3, [r3, #0]
 801972a:	089b      	lsrs	r3, r3, #2
 801972c:	4a85      	ldr	r2, [pc, #532]	@ (8019944 <RadioSetTxGenericConfig+0x2e8>)
 801972e:	6413      	str	r3, [r2, #64]	@ 0x40
        }

        SubgRf.PacketParams.Params.Gfsk.PreambleLength = ( config->msk.PreambleLen ) << 3; // convert byte into bit
 8019730:	68bb      	ldr	r3, [r7, #8]
 8019732:	685b      	ldr	r3, [r3, #4]
 8019734:	b29b      	uxth	r3, r3
 8019736:	00db      	lsls	r3, r3, #3
 8019738:	b29a      	uxth	r2, r3
 801973a:	4b82      	ldr	r3, [pc, #520]	@ (8019944 <RadioSetTxGenericConfig+0x2e8>)
 801973c:	821a      	strh	r2, [r3, #16]
        SubgRf.PacketParams.Params.Gfsk.PreambleMinDetect = RADIO_PREAMBLE_DETECTOR_08_BITS; // don't care in tx
 801973e:	4b81      	ldr	r3, [pc, #516]	@ (8019944 <RadioSetTxGenericConfig+0x2e8>)
 8019740:	2204      	movs	r2, #4
 8019742:	749a      	strb	r2, [r3, #18]
        SubgRf.PacketParams.Params.Gfsk.SyncWordLength = ( config->msk.SyncWordLength ) << 3; // convert byte into bit
 8019744:	68bb      	ldr	r3, [r7, #8]
 8019746:	7c9b      	ldrb	r3, [r3, #18]
 8019748:	00db      	lsls	r3, r3, #3
 801974a:	b2da      	uxtb	r2, r3
 801974c:	4b7d      	ldr	r3, [pc, #500]	@ (8019944 <RadioSetTxGenericConfig+0x2e8>)
 801974e:	74da      	strb	r2, [r3, #19]
        SubgRf.PacketParams.Params.Gfsk.AddrComp = RADIO_ADDRESSCOMP_FILT_OFF; // don't care in tx
 8019750:	4b7c      	ldr	r3, [pc, #496]	@ (8019944 <RadioSetTxGenericConfig+0x2e8>)
 8019752:	2200      	movs	r2, #0
 8019754:	751a      	strb	r2, [r3, #20]

        if( ( config->msk.Whitening == RADIO_FSK_DC_IBM_WHITENING )
 8019756:	68bb      	ldr	r3, [r7, #8]
 8019758:	7d9b      	ldrb	r3, [r3, #22]
 801975a:	2b02      	cmp	r3, #2
 801975c:	d003      	beq.n	8019766 <RadioSetTxGenericConfig+0x10a>
            || ( config->msk.HeaderType == RADIO_FSK_PACKET_2BYTES_LENGTH ) )
 801975e:	68bb      	ldr	r3, [r7, #8]
 8019760:	7d1b      	ldrb	r3, [r3, #20]
 8019762:	2b02      	cmp	r3, #2
 8019764:	d12b      	bne.n	80197be <RadioSetTxGenericConfig+0x162>
        {
            /* Supports only RADIO_FSK_CRC_2_BYTES_IBM or RADIO_FSK_CRC_2_BYTES_CCIT */
            if( ( config->msk.CrcLength != RADIO_FSK_CRC_2_BYTES_IBM ) && ( config->msk.CrcLength != RADIO_FSK_CRC_2_BYTES_CCIT )
 8019766:	68bb      	ldr	r3, [r7, #8]
 8019768:	7d5b      	ldrb	r3, [r3, #21]
 801976a:	2bf1      	cmp	r3, #241	@ 0xf1
 801976c:	d00a      	beq.n	8019784 <RadioSetTxGenericConfig+0x128>
 801976e:	68bb      	ldr	r3, [r7, #8]
 8019770:	7d5b      	ldrb	r3, [r3, #21]
 8019772:	2bf2      	cmp	r3, #242	@ 0xf2
 8019774:	d006      	beq.n	8019784 <RadioSetTxGenericConfig+0x128>
                && ( config->msk.CrcLength != RADIO_FSK_CRC_OFF ) )
 8019776:	68bb      	ldr	r3, [r7, #8]
 8019778:	7d5b      	ldrb	r3, [r3, #21]
 801977a:	2b01      	cmp	r3, #1
 801977c:	d002      	beq.n	8019784 <RadioSetTxGenericConfig+0x128>
            {
                return -1;
 801977e:	f04f 33ff 	mov.w	r3, #4294967295
 8019782:	e199      	b.n	8019ab8 <RadioSetTxGenericConfig+0x45c>
            }
            ConfigGeneric_t ConfigGeneric;
            /*msk and fsk are union, no need for copy as fsk/msk struct are on same address*/
            ConfigGeneric.TxConfig = config;
 8019784:	68bb      	ldr	r3, [r7, #8]
 8019786:	623b      	str	r3, [r7, #32]
            ConfigGeneric.rtx = CONFIG_TX;
 8019788:	2301      	movs	r3, #1
 801978a:	f887 3028 	strb.w	r3, [r7, #40]	@ 0x28
            if( 0UL != RFW_Init( &ConfigGeneric, RadioEvents, &TxTimeoutTimer ) )
 801978e:	4b6e      	ldr	r3, [pc, #440]	@ (8019948 <RadioSetTxGenericConfig+0x2ec>)
 8019790:	6819      	ldr	r1, [r3, #0]
 8019792:	f107 0320 	add.w	r3, r7, #32
 8019796:	4a6d      	ldr	r2, [pc, #436]	@ (801994c <RadioSetTxGenericConfig+0x2f0>)
 8019798:	4618      	mov	r0, r3
 801979a:	f001 fbbb 	bl	801af14 <RFW_Init>
 801979e:	4603      	mov	r3, r0
 80197a0:	2b00      	cmp	r3, #0
 80197a2:	d002      	beq.n	80197aa <RadioSetTxGenericConfig+0x14e>
            {
                return -1;
 80197a4:	f04f 33ff 	mov.w	r3, #4294967295
 80197a8:	e186      	b.n	8019ab8 <RadioSetTxGenericConfig+0x45c>
            }
            /* whitening off, will be processed by FW, switch off built-in radio whitening */
            SubgRf.PacketParams.Params.Gfsk.DcFree = ( RadioDcFree_t ) RADIO_FSK_DC_FREE_OFF;
 80197aa:	4b66      	ldr	r3, [pc, #408]	@ (8019944 <RadioSetTxGenericConfig+0x2e8>)
 80197ac:	2200      	movs	r2, #0
 80197ae:	761a      	strb	r2, [r3, #24]
            /* Crc processed by FW, switch off built-in radio Crc */
            SubgRf.PacketParams.Params.Gfsk.CrcLength = ( RadioCrcTypes_t ) RADIO_CRC_OFF;
 80197b0:	4b64      	ldr	r3, [pc, #400]	@ (8019944 <RadioSetTxGenericConfig+0x2e8>)
 80197b2:	2201      	movs	r2, #1
 80197b4:	75da      	strb	r2, [r3, #23]
            /* length contained in Tx, but will be processed by FW after de-whitening */
            SubgRf.PacketParams.Params.Gfsk.HeaderType = ( RadioPacketLengthModes_t ) RADIO_PACKET_FIXED_LENGTH;
 80197b6:	4b63      	ldr	r3, [pc, #396]	@ (8019944 <RadioSetTxGenericConfig+0x2e8>)
 80197b8:	2200      	movs	r2, #0
 80197ba:	755a      	strb	r2, [r3, #21]
        {
 80197bc:	e00b      	b.n	80197d6 <RadioSetTxGenericConfig+0x17a>
        }
        else
        {
            SubgRf.PacketParams.Params.Gfsk.CrcLength = ( RadioCrcTypes_t ) config->msk.CrcLength;
 80197be:	68bb      	ldr	r3, [r7, #8]
 80197c0:	7d5a      	ldrb	r2, [r3, #21]
 80197c2:	4b60      	ldr	r3, [pc, #384]	@ (8019944 <RadioSetTxGenericConfig+0x2e8>)
 80197c4:	75da      	strb	r2, [r3, #23]
            SubgRf.PacketParams.Params.Gfsk.DcFree = ( RadioDcFree_t ) config->msk.Whitening;
 80197c6:	68bb      	ldr	r3, [r7, #8]
 80197c8:	7d9a      	ldrb	r2, [r3, #22]
 80197ca:	4b5e      	ldr	r3, [pc, #376]	@ (8019944 <RadioSetTxGenericConfig+0x2e8>)
 80197cc:	761a      	strb	r2, [r3, #24]
            SubgRf.PacketParams.Params.Gfsk.HeaderType = ( RadioPacketLengthModes_t ) config->msk.HeaderType;
 80197ce:	68bb      	ldr	r3, [r7, #8]
 80197d0:	7d1a      	ldrb	r2, [r3, #20]
 80197d2:	4b5c      	ldr	r3, [pc, #368]	@ (8019944 <RadioSetTxGenericConfig+0x2e8>)
 80197d4:	755a      	strb	r2, [r3, #21]
        }

        RadioStandby( );
 80197d6:	f7ff f892 	bl	80188fe <RadioStandby>
        RadioSetModem( radio_modem );
 80197da:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 80197de:	4618      	mov	r0, r3
 80197e0:	f7fe fa24 	bl	8017c2c <RadioSetModem>

        SUBGRF_SetModulationParams( &SubgRf.ModulationParams );
 80197e4:	485a      	ldr	r0, [pc, #360]	@ (8019950 <RadioSetTxGenericConfig+0x2f4>)
 80197e6:	f000 fe8d 	bl	801a504 <SUBGRF_SetModulationParams>
        SUBGRF_SetPacketParams( &SubgRf.PacketParams );
 80197ea:	485a      	ldr	r0, [pc, #360]	@ (8019954 <RadioSetTxGenericConfig+0x2f8>)
 80197ec:	f000 ff58 	bl	801a6a0 <SUBGRF_SetPacketParams>
        SUBGRF_SetSyncWord( syncword );
 80197f0:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 80197f4:	4618      	mov	r0, r3
 80197f6:	f000 fa18 	bl	8019c2a <SUBGRF_SetSyncWord>
        SUBGRF_SetWhiteningSeed( config->msk.whiteSeed );
 80197fa:	68bb      	ldr	r3, [r7, #8]
 80197fc:	8a1b      	ldrh	r3, [r3, #16]
 80197fe:	4618      	mov	r0, r3
 8019800:	f000 fa62 	bl	8019cc8 <SUBGRF_SetWhiteningSeed>
        SUBGRF_SetCrcPolynomial( config->msk.CrcPolynomial );
 8019804:	68bb      	ldr	r3, [r7, #8]
 8019806:	899b      	ldrh	r3, [r3, #12]
 8019808:	4618      	mov	r0, r3
 801980a:	f000 fa3d 	bl	8019c88 <SUBGRF_SetCrcPolynomial>
        break;
 801980e:	e13f      	b.n	8019a90 <RadioSetTxGenericConfig+0x434>
    case GENERIC_FSK:
        if( config->fsk.BitRate == 0 )
 8019810:	68bb      	ldr	r3, [r7, #8]
 8019812:	681b      	ldr	r3, [r3, #0]
 8019814:	2b00      	cmp	r3, #0
 8019816:	d102      	bne.n	801981e <RadioSetTxGenericConfig+0x1c2>
        {
            return -1;
 8019818:	f04f 33ff 	mov.w	r3, #4294967295
 801981c:	e14c      	b.n	8019ab8 <RadioSetTxGenericConfig+0x45c>
        }
        if( config->fsk.SyncWordLength > 8 )
 801981e:	68bb      	ldr	r3, [r7, #8]
 8019820:	7c9b      	ldrb	r3, [r3, #18]
 8019822:	2b08      	cmp	r3, #8
 8019824:	d902      	bls.n	801982c <RadioSetTxGenericConfig+0x1d0>
        {
            return -1;
 8019826:	f04f 33ff 	mov.w	r3, #4294967295
 801982a:	e145      	b.n	8019ab8 <RadioSetTxGenericConfig+0x45c>
        }
        else
        {
            RADIO_MEMCPY8( syncword, config->fsk.SyncWord, config->fsk.SyncWordLength );
 801982c:	68bb      	ldr	r3, [r7, #8]
 801982e:	6899      	ldr	r1, [r3, #8]
 8019830:	68bb      	ldr	r3, [r7, #8]
 8019832:	7c9b      	ldrb	r3, [r3, #18]
 8019834:	461a      	mov	r2, r3
 8019836:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 801983a:	4618      	mov	r0, r3
 801983c:	f001 fc6a 	bl	801b114 <UTIL_MEM_cpy_8>
        }
        SubgRf.ModulationParams.PacketType = PACKET_TYPE_GFSK;
 8019840:	4b40      	ldr	r3, [pc, #256]	@ (8019944 <RadioSetTxGenericConfig+0x2e8>)
 8019842:	2200      	movs	r2, #0
 8019844:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38
        SubgRf.ModulationParams.Params.Gfsk.BitRate = config->fsk.BitRate;
 8019848:	68bb      	ldr	r3, [r7, #8]
 801984a:	681b      	ldr	r3, [r3, #0]
 801984c:	4a3d      	ldr	r2, [pc, #244]	@ (8019944 <RadioSetTxGenericConfig+0x2e8>)
 801984e:	63d3      	str	r3, [r2, #60]	@ 0x3c
        SubgRf.ModulationParams.Params.Gfsk.ModulationShaping = ( RadioModShapings_t ) config->fsk.ModulationShaping;
 8019850:	68bb      	ldr	r3, [r7, #8]
 8019852:	7cda      	ldrb	r2, [r3, #19]
 8019854:	4b3b      	ldr	r3, [pc, #236]	@ (8019944 <RadioSetTxGenericConfig+0x2e8>)
 8019856:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
        SubgRf.ModulationParams.Params.Gfsk.Fdev = config->fsk.FrequencyDeviation;
 801985a:	68bb      	ldr	r3, [r7, #8]
 801985c:	699b      	ldr	r3, [r3, #24]
 801985e:	4a39      	ldr	r2, [pc, #228]	@ (8019944 <RadioSetTxGenericConfig+0x2e8>)
 8019860:	6413      	str	r3, [r2, #64]	@ 0x40

        SubgRf.PacketParams.PacketType = PACKET_TYPE_GFSK;
 8019862:	4b38      	ldr	r3, [pc, #224]	@ (8019944 <RadioSetTxGenericConfig+0x2e8>)
 8019864:	2200      	movs	r2, #0
 8019866:	739a      	strb	r2, [r3, #14]
        SubgRf.PacketParams.Params.Gfsk.PreambleLength = ( config->fsk.PreambleLen ) << 3; // convert byte into bit
 8019868:	68bb      	ldr	r3, [r7, #8]
 801986a:	685b      	ldr	r3, [r3, #4]
 801986c:	b29b      	uxth	r3, r3
 801986e:	00db      	lsls	r3, r3, #3
 8019870:	b29a      	uxth	r2, r3
 8019872:	4b34      	ldr	r3, [pc, #208]	@ (8019944 <RadioSetTxGenericConfig+0x2e8>)
 8019874:	821a      	strh	r2, [r3, #16]
        SubgRf.PacketParams.Params.Gfsk.PreambleMinDetect = RADIO_PREAMBLE_DETECTOR_08_BITS; // don't care in tx
 8019876:	4b33      	ldr	r3, [pc, #204]	@ (8019944 <RadioSetTxGenericConfig+0x2e8>)
 8019878:	2204      	movs	r2, #4
 801987a:	749a      	strb	r2, [r3, #18]
        SubgRf.PacketParams.Params.Gfsk.SyncWordLength = ( config->fsk.SyncWordLength ) << 3; // convert byte into bit
 801987c:	68bb      	ldr	r3, [r7, #8]
 801987e:	7c9b      	ldrb	r3, [r3, #18]
 8019880:	00db      	lsls	r3, r3, #3
 8019882:	b2da      	uxtb	r2, r3
 8019884:	4b2f      	ldr	r3, [pc, #188]	@ (8019944 <RadioSetTxGenericConfig+0x2e8>)
 8019886:	74da      	strb	r2, [r3, #19]
        SubgRf.PacketParams.Params.Gfsk.AddrComp = RADIO_ADDRESSCOMP_FILT_OFF; // don't care in tx
 8019888:	4b2e      	ldr	r3, [pc, #184]	@ (8019944 <RadioSetTxGenericConfig+0x2e8>)
 801988a:	2200      	movs	r2, #0
 801988c:	751a      	strb	r2, [r3, #20]

        if( ( config->fsk.Whitening == RADIO_FSK_DC_IBM_WHITENING )
 801988e:	68bb      	ldr	r3, [r7, #8]
 8019890:	7d9b      	ldrb	r3, [r3, #22]
 8019892:	2b02      	cmp	r3, #2
 8019894:	d003      	beq.n	801989e <RadioSetTxGenericConfig+0x242>
            || ( config->fsk.HeaderType == RADIO_FSK_PACKET_2BYTES_LENGTH ) )
 8019896:	68bb      	ldr	r3, [r7, #8]
 8019898:	7d1b      	ldrb	r3, [r3, #20]
 801989a:	2b02      	cmp	r3, #2
 801989c:	d12a      	bne.n	80198f4 <RadioSetTxGenericConfig+0x298>
        {
            /* Supports only RADIO_FSK_CRC_2_BYTES_IBM or RADIO_FSK_CRC_2_BYTES_CCIT */
            if( ( config->fsk.CrcLength != RADIO_FSK_CRC_2_BYTES_IBM ) && ( config->fsk.CrcLength != RADIO_FSK_CRC_2_BYTES_CCIT )
 801989e:	68bb      	ldr	r3, [r7, #8]
 80198a0:	7d5b      	ldrb	r3, [r3, #21]
 80198a2:	2bf1      	cmp	r3, #241	@ 0xf1
 80198a4:	d00a      	beq.n	80198bc <RadioSetTxGenericConfig+0x260>
 80198a6:	68bb      	ldr	r3, [r7, #8]
 80198a8:	7d5b      	ldrb	r3, [r3, #21]
 80198aa:	2bf2      	cmp	r3, #242	@ 0xf2
 80198ac:	d006      	beq.n	80198bc <RadioSetTxGenericConfig+0x260>
                && ( config->fsk.CrcLength != RADIO_FSK_CRC_OFF ) )
 80198ae:	68bb      	ldr	r3, [r7, #8]
 80198b0:	7d5b      	ldrb	r3, [r3, #21]
 80198b2:	2b01      	cmp	r3, #1
 80198b4:	d002      	beq.n	80198bc <RadioSetTxGenericConfig+0x260>
            {
                return -1;
 80198b6:	f04f 33ff 	mov.w	r3, #4294967295
 80198ba:	e0fd      	b.n	8019ab8 <RadioSetTxGenericConfig+0x45c>
            }
            ConfigGeneric_t ConfigGeneric;
            ConfigGeneric.rtx = CONFIG_TX;
 80198bc:	2301      	movs	r3, #1
 80198be:	773b      	strb	r3, [r7, #28]
            ConfigGeneric.TxConfig = config;
 80198c0:	68bb      	ldr	r3, [r7, #8]
 80198c2:	617b      	str	r3, [r7, #20]
            if( 0UL != RFW_Init( &ConfigGeneric, RadioEvents, &TxTimeoutTimer ) )
 80198c4:	4b20      	ldr	r3, [pc, #128]	@ (8019948 <RadioSetTxGenericConfig+0x2ec>)
 80198c6:	6819      	ldr	r1, [r3, #0]
 80198c8:	f107 0314 	add.w	r3, r7, #20
 80198cc:	4a1f      	ldr	r2, [pc, #124]	@ (801994c <RadioSetTxGenericConfig+0x2f0>)
 80198ce:	4618      	mov	r0, r3
 80198d0:	f001 fb20 	bl	801af14 <RFW_Init>
 80198d4:	4603      	mov	r3, r0
 80198d6:	2b00      	cmp	r3, #0
 80198d8:	d002      	beq.n	80198e0 <RadioSetTxGenericConfig+0x284>
            {
                return -1;
 80198da:	f04f 33ff 	mov.w	r3, #4294967295
 80198de:	e0eb      	b.n	8019ab8 <RadioSetTxGenericConfig+0x45c>
            }
            /* whitening off, will be processed by FW, switch off built-in radio whitening */
            SubgRf.PacketParams.Params.Gfsk.DcFree = ( RadioDcFree_t ) RADIO_FSK_DC_FREE_OFF;
 80198e0:	4b18      	ldr	r3, [pc, #96]	@ (8019944 <RadioSetTxGenericConfig+0x2e8>)
 80198e2:	2200      	movs	r2, #0
 80198e4:	761a      	strb	r2, [r3, #24]
            /* Crc processed by FW, switch off built-in radio Crc */
            SubgRf.PacketParams.Params.Gfsk.CrcLength = ( RadioCrcTypes_t ) RADIO_CRC_OFF;
 80198e6:	4b17      	ldr	r3, [pc, #92]	@ (8019944 <RadioSetTxGenericConfig+0x2e8>)
 80198e8:	2201      	movs	r2, #1
 80198ea:	75da      	strb	r2, [r3, #23]
            /* length contained in Tx, but will be processed by FW after de-whitening */
            SubgRf.PacketParams.Params.Gfsk.HeaderType = ( RadioPacketLengthModes_t ) RADIO_PACKET_FIXED_LENGTH;
 80198ec:	4b15      	ldr	r3, [pc, #84]	@ (8019944 <RadioSetTxGenericConfig+0x2e8>)
 80198ee:	2200      	movs	r2, #0
 80198f0:	755a      	strb	r2, [r3, #21]
        {
 80198f2:	e00b      	b.n	801990c <RadioSetTxGenericConfig+0x2b0>
        }
        else
        {
            SubgRf.PacketParams.Params.Gfsk.CrcLength = ( RadioCrcTypes_t ) config->fsk.CrcLength;
 80198f4:	68bb      	ldr	r3, [r7, #8]
 80198f6:	7d5a      	ldrb	r2, [r3, #21]
 80198f8:	4b12      	ldr	r3, [pc, #72]	@ (8019944 <RadioSetTxGenericConfig+0x2e8>)
 80198fa:	75da      	strb	r2, [r3, #23]
            SubgRf.PacketParams.Params.Gfsk.DcFree = ( RadioDcFree_t ) config->fsk.Whitening;
 80198fc:	68bb      	ldr	r3, [r7, #8]
 80198fe:	7d9a      	ldrb	r2, [r3, #22]
 8019900:	4b10      	ldr	r3, [pc, #64]	@ (8019944 <RadioSetTxGenericConfig+0x2e8>)
 8019902:	761a      	strb	r2, [r3, #24]
            SubgRf.PacketParams.Params.Gfsk.HeaderType = ( RadioPacketLengthModes_t ) config->fsk.HeaderType;
 8019904:	68bb      	ldr	r3, [r7, #8]
 8019906:	7d1a      	ldrb	r2, [r3, #20]
 8019908:	4b0e      	ldr	r3, [pc, #56]	@ (8019944 <RadioSetTxGenericConfig+0x2e8>)
 801990a:	755a      	strb	r2, [r3, #21]
        }

        RadioStandby( );
 801990c:	f7fe fff7 	bl	80188fe <RadioStandby>
        RadioSetModem( MODEM_FSK );
 8019910:	2000      	movs	r0, #0
 8019912:	f7fe f98b 	bl	8017c2c <RadioSetModem>
        SUBGRF_SetModulationParams( &SubgRf.ModulationParams );
 8019916:	480e      	ldr	r0, [pc, #56]	@ (8019950 <RadioSetTxGenericConfig+0x2f4>)
 8019918:	f000 fdf4 	bl	801a504 <SUBGRF_SetModulationParams>
        SUBGRF_SetPacketParams( &SubgRf.PacketParams );
 801991c:	480d      	ldr	r0, [pc, #52]	@ (8019954 <RadioSetTxGenericConfig+0x2f8>)
 801991e:	f000 febf 	bl	801a6a0 <SUBGRF_SetPacketParams>
        SUBGRF_SetSyncWord( syncword );
 8019922:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8019926:	4618      	mov	r0, r3
 8019928:	f000 f97f 	bl	8019c2a <SUBGRF_SetSyncWord>
        SUBGRF_SetWhiteningSeed( config->fsk.whiteSeed );
 801992c:	68bb      	ldr	r3, [r7, #8]
 801992e:	8a1b      	ldrh	r3, [r3, #16]
 8019930:	4618      	mov	r0, r3
 8019932:	f000 f9c9 	bl	8019cc8 <SUBGRF_SetWhiteningSeed>
        SUBGRF_SetCrcPolynomial( config->fsk.CrcPolynomial );
 8019936:	68bb      	ldr	r3, [r7, #8]
 8019938:	899b      	ldrh	r3, [r3, #12]
 801993a:	4618      	mov	r0, r3
 801993c:	f000 f9a4 	bl	8019c88 <SUBGRF_SetCrcPolynomial>
        break;
 8019940:	e0a6      	b.n	8019a90 <RadioSetTxGenericConfig+0x434>
 8019942:	bf00      	nop
 8019944:	20001c68 	.word	0x20001c68
 8019948:	20001c64 	.word	0x20001c64
 801994c:	20001cc4 	.word	0x20001cc4
 8019950:	20001ca0 	.word	0x20001ca0
 8019954:	20001c76 	.word	0x20001c76
    case GENERIC_LORA:
        SubgRf.ModulationParams.PacketType = PACKET_TYPE_LORA;
 8019958:	4b59      	ldr	r3, [pc, #356]	@ (8019ac0 <RadioSetTxGenericConfig+0x464>)
 801995a:	2201      	movs	r2, #1
 801995c:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38
        SubgRf.ModulationParams.Params.LoRa.SpreadingFactor = ( RadioLoRaSpreadingFactors_t ) config->lora.SpreadingFactor;
 8019960:	68bb      	ldr	r3, [r7, #8]
 8019962:	781a      	ldrb	r2, [r3, #0]
 8019964:	4b56      	ldr	r3, [pc, #344]	@ (8019ac0 <RadioSetTxGenericConfig+0x464>)
 8019966:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
        SubgRf.ModulationParams.Params.LoRa.Bandwidth = ( RadioLoRaBandwidths_t ) config->lora.Bandwidth;
 801996a:	68bb      	ldr	r3, [r7, #8]
 801996c:	785a      	ldrb	r2, [r3, #1]
 801996e:	4b54      	ldr	r3, [pc, #336]	@ (8019ac0 <RadioSetTxGenericConfig+0x464>)
 8019970:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
        SubgRf.ModulationParams.Params.LoRa.CodingRate = ( RadioLoRaCodingRates_t ) config->lora.Coderate;
 8019974:	68bb      	ldr	r3, [r7, #8]
 8019976:	789a      	ldrb	r2, [r3, #2]
 8019978:	4b51      	ldr	r3, [pc, #324]	@ (8019ac0 <RadioSetTxGenericConfig+0x464>)
 801997a:	f883 2052 	strb.w	r2, [r3, #82]	@ 0x52
        switch( config->lora.LowDatarateOptimize )
 801997e:	68bb      	ldr	r3, [r7, #8]
 8019980:	78db      	ldrb	r3, [r3, #3]
 8019982:	2b02      	cmp	r3, #2
 8019984:	d010      	beq.n	80199a8 <RadioSetTxGenericConfig+0x34c>
 8019986:	2b02      	cmp	r3, #2
 8019988:	dc20      	bgt.n	80199cc <RadioSetTxGenericConfig+0x370>
 801998a:	2b00      	cmp	r3, #0
 801998c:	d002      	beq.n	8019994 <RadioSetTxGenericConfig+0x338>
 801998e:	2b01      	cmp	r3, #1
 8019990:	d005      	beq.n	801999e <RadioSetTxGenericConfig+0x342>
            {
                SubgRf.ModulationParams.Params.LoRa.LowDatarateOptimize = 0;
            }
            break;
        default:
            break;
 8019992:	e01b      	b.n	80199cc <RadioSetTxGenericConfig+0x370>
            SubgRf.ModulationParams.Params.LoRa.LowDatarateOptimize = 0;
 8019994:	4b4a      	ldr	r3, [pc, #296]	@ (8019ac0 <RadioSetTxGenericConfig+0x464>)
 8019996:	2200      	movs	r2, #0
 8019998:	f883 2053 	strb.w	r2, [r3, #83]	@ 0x53
            break;
 801999c:	e017      	b.n	80199ce <RadioSetTxGenericConfig+0x372>
            SubgRf.ModulationParams.Params.LoRa.LowDatarateOptimize = 1;
 801999e:	4b48      	ldr	r3, [pc, #288]	@ (8019ac0 <RadioSetTxGenericConfig+0x464>)
 80199a0:	2201      	movs	r2, #1
 80199a2:	f883 2053 	strb.w	r2, [r3, #83]	@ 0x53
            break;
 80199a6:	e012      	b.n	80199ce <RadioSetTxGenericConfig+0x372>
            if( ( config->lora.SpreadingFactor == RADIO_LORA_SF11 ) || ( config->lora.SpreadingFactor == RADIO_LORA_SF12 ) )
 80199a8:	68bb      	ldr	r3, [r7, #8]
 80199aa:	781b      	ldrb	r3, [r3, #0]
 80199ac:	2b0b      	cmp	r3, #11
 80199ae:	d003      	beq.n	80199b8 <RadioSetTxGenericConfig+0x35c>
 80199b0:	68bb      	ldr	r3, [r7, #8]
 80199b2:	781b      	ldrb	r3, [r3, #0]
 80199b4:	2b0c      	cmp	r3, #12
 80199b6:	d104      	bne.n	80199c2 <RadioSetTxGenericConfig+0x366>
                SubgRf.ModulationParams.Params.LoRa.LowDatarateOptimize = 1;
 80199b8:	4b41      	ldr	r3, [pc, #260]	@ (8019ac0 <RadioSetTxGenericConfig+0x464>)
 80199ba:	2201      	movs	r2, #1
 80199bc:	f883 2053 	strb.w	r2, [r3, #83]	@ 0x53
            break;
 80199c0:	e005      	b.n	80199ce <RadioSetTxGenericConfig+0x372>
                SubgRf.ModulationParams.Params.LoRa.LowDatarateOptimize = 0;
 80199c2:	4b3f      	ldr	r3, [pc, #252]	@ (8019ac0 <RadioSetTxGenericConfig+0x464>)
 80199c4:	2200      	movs	r2, #0
 80199c6:	f883 2053 	strb.w	r2, [r3, #83]	@ 0x53
            break;
 80199ca:	e000      	b.n	80199ce <RadioSetTxGenericConfig+0x372>
            break;
 80199cc:	bf00      	nop
        }

        SubgRf.PacketParams.PacketType = PACKET_TYPE_LORA;
 80199ce:	4b3c      	ldr	r3, [pc, #240]	@ (8019ac0 <RadioSetTxGenericConfig+0x464>)
 80199d0:	2201      	movs	r2, #1
 80199d2:	739a      	strb	r2, [r3, #14]
        SubgRf.PacketParams.Params.LoRa.PreambleLength = config->lora.PreambleLen;
 80199d4:	68bb      	ldr	r3, [r7, #8]
 80199d6:	889a      	ldrh	r2, [r3, #4]
 80199d8:	4b39      	ldr	r3, [pc, #228]	@ (8019ac0 <RadioSetTxGenericConfig+0x464>)
 80199da:	839a      	strh	r2, [r3, #28]
        SubgRf.PacketParams.Params.LoRa.HeaderType = ( RadioLoRaPacketLengthsMode_t ) config->lora.LengthMode;
 80199dc:	68bb      	ldr	r3, [r7, #8]
 80199de:	799a      	ldrb	r2, [r3, #6]
 80199e0:	4b37      	ldr	r3, [pc, #220]	@ (8019ac0 <RadioSetTxGenericConfig+0x464>)
 80199e2:	779a      	strb	r2, [r3, #30]
        SubgRf.PacketParams.Params.LoRa.CrcMode = ( RadioLoRaCrcModes_t ) config->lora.CrcMode;
 80199e4:	68bb      	ldr	r3, [r7, #8]
 80199e6:	79da      	ldrb	r2, [r3, #7]
 80199e8:	4b35      	ldr	r3, [pc, #212]	@ (8019ac0 <RadioSetTxGenericConfig+0x464>)
 80199ea:	f883 2020 	strb.w	r2, [r3, #32]
        SubgRf.PacketParams.Params.LoRa.InvertIQ = ( RadioLoRaIQModes_t ) config->lora.IqInverted;
 80199ee:	68bb      	ldr	r3, [r7, #8]
 80199f0:	7a1a      	ldrb	r2, [r3, #8]
 80199f2:	4b33      	ldr	r3, [pc, #204]	@ (8019ac0 <RadioSetTxGenericConfig+0x464>)
 80199f4:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

        RadioStandby( );
 80199f8:	f7fe ff81 	bl	80188fe <RadioStandby>
        RadioSetModem( MODEM_LORA );
 80199fc:	2001      	movs	r0, #1
 80199fe:	f7fe f915 	bl	8017c2c <RadioSetModem>
        SUBGRF_SetModulationParams( &SubgRf.ModulationParams );
 8019a02:	4830      	ldr	r0, [pc, #192]	@ (8019ac4 <RadioSetTxGenericConfig+0x468>)
 8019a04:	f000 fd7e 	bl	801a504 <SUBGRF_SetModulationParams>
        SUBGRF_SetPacketParams( &SubgRf.PacketParams );
 8019a08:	482f      	ldr	r0, [pc, #188]	@ (8019ac8 <RadioSetTxGenericConfig+0x46c>)
 8019a0a:	f000 fe49 	bl	801a6a0 <SUBGRF_SetPacketParams>

        /* WORKAROUND - Modulation Quality with 500 kHz LoRa Bandwidth, see STM32WL Erratasheet */
        if( SubgRf.ModulationParams.Params.LoRa.Bandwidth == LORA_BW_500 )
 8019a0e:	4b2c      	ldr	r3, [pc, #176]	@ (8019ac0 <RadioSetTxGenericConfig+0x464>)
 8019a10:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8019a14:	2b06      	cmp	r3, #6
 8019a16:	d10d      	bne.n	8019a34 <RadioSetTxGenericConfig+0x3d8>
        {
            // RegTxModulation = @address 0x0889
            SUBGRF_WriteRegister( SUBGHZ_SDCFG0R, SUBGRF_ReadRegister( SUBGHZ_SDCFG0R ) & ~( 1 << 2 ) );
 8019a18:	f640 0089 	movw	r0, #2185	@ 0x889
 8019a1c:	f000 ffa8 	bl	801a970 <SUBGRF_ReadRegister>
 8019a20:	4603      	mov	r3, r0
 8019a22:	f023 0304 	bic.w	r3, r3, #4
 8019a26:	b2db      	uxtb	r3, r3
 8019a28:	4619      	mov	r1, r3
 8019a2a:	f640 0089 	movw	r0, #2185	@ 0x889
 8019a2e:	f000 ff7d 	bl	801a92c <SUBGRF_WriteRegister>
        {
            // RegTxModulation = @address 0x0889
            SUBGRF_WriteRegister( SUBGHZ_SDCFG0R, SUBGRF_ReadRegister( SUBGHZ_SDCFG0R ) | ( 1 << 2 ) );
        }
        /* WORKAROUND END */
        break;
 8019a32:	e02d      	b.n	8019a90 <RadioSetTxGenericConfig+0x434>
            SUBGRF_WriteRegister( SUBGHZ_SDCFG0R, SUBGRF_ReadRegister( SUBGHZ_SDCFG0R ) | ( 1 << 2 ) );
 8019a34:	f640 0089 	movw	r0, #2185	@ 0x889
 8019a38:	f000 ff9a 	bl	801a970 <SUBGRF_ReadRegister>
 8019a3c:	4603      	mov	r3, r0
 8019a3e:	f043 0304 	orr.w	r3, r3, #4
 8019a42:	b2db      	uxtb	r3, r3
 8019a44:	4619      	mov	r1, r3
 8019a46:	f640 0089 	movw	r0, #2185	@ 0x889
 8019a4a:	f000 ff6f 	bl	801a92c <SUBGRF_WriteRegister>
        break;
 8019a4e:	e01f      	b.n	8019a90 <RadioSetTxGenericConfig+0x434>
    case GENERIC_BPSK:
        if( ( config->bpsk.BitRate == 0 ) || ( config->bpsk.BitRate > 1000 ) )
 8019a50:	68bb      	ldr	r3, [r7, #8]
 8019a52:	681b      	ldr	r3, [r3, #0]
 8019a54:	2b00      	cmp	r3, #0
 8019a56:	d004      	beq.n	8019a62 <RadioSetTxGenericConfig+0x406>
 8019a58:	68bb      	ldr	r3, [r7, #8]
 8019a5a:	681b      	ldr	r3, [r3, #0]
 8019a5c:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8019a60:	d902      	bls.n	8019a68 <RadioSetTxGenericConfig+0x40c>
        {
            return -1;
 8019a62:	f04f 33ff 	mov.w	r3, #4294967295
 8019a66:	e027      	b.n	8019ab8 <RadioSetTxGenericConfig+0x45c>
        }
        RadioSetModem( MODEM_BPSK );
 8019a68:	2003      	movs	r0, #3
 8019a6a:	f7fe f8df 	bl	8017c2c <RadioSetModem>
        SubgRf.ModulationParams.PacketType = PACKET_TYPE_BPSK;
 8019a6e:	4b14      	ldr	r3, [pc, #80]	@ (8019ac0 <RadioSetTxGenericConfig+0x464>)
 8019a70:	2202      	movs	r2, #2
 8019a72:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38
        SubgRf.ModulationParams.Params.Bpsk.BitRate = config->bpsk.BitRate;
 8019a76:	68bb      	ldr	r3, [r7, #8]
 8019a78:	681b      	ldr	r3, [r3, #0]
 8019a7a:	4a11      	ldr	r2, [pc, #68]	@ (8019ac0 <RadioSetTxGenericConfig+0x464>)
 8019a7c:	6493      	str	r3, [r2, #72]	@ 0x48
        SubgRf.ModulationParams.Params.Bpsk.ModulationShaping = MOD_SHAPING_DBPSK;
 8019a7e:	4b10      	ldr	r3, [pc, #64]	@ (8019ac0 <RadioSetTxGenericConfig+0x464>)
 8019a80:	2216      	movs	r2, #22
 8019a82:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c
        SUBGRF_SetModulationParams( &SubgRf.ModulationParams );
 8019a86:	480f      	ldr	r0, [pc, #60]	@ (8019ac4 <RadioSetTxGenericConfig+0x468>)
 8019a88:	f000 fd3c 	bl	801a504 <SUBGRF_SetModulationParams>
        break;
 8019a8c:	e000      	b.n	8019a90 <RadioSetTxGenericConfig+0x434>
    default:
        break;
 8019a8e:	bf00      	nop
    }

    SubgRf.AntSwitchPaSelect = SUBGRF_SetRfTxPower( power );
 8019a90:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8019a94:	4618      	mov	r0, r3
 8019a96:	f001 f87f 	bl	801ab98 <SUBGRF_SetRfTxPower>
 8019a9a:	4603      	mov	r3, r0
 8019a9c:	461a      	mov	r2, r3
 8019a9e:	4b08      	ldr	r3, [pc, #32]	@ (8019ac0 <RadioSetTxGenericConfig+0x464>)
 8019aa0:	f883 2056 	strb.w	r2, [r3, #86]	@ 0x56
    RFW_SetAntSwitch( SubgRf.AntSwitchPaSelect );
 8019aa4:	4b06      	ldr	r3, [pc, #24]	@ (8019ac0 <RadioSetTxGenericConfig+0x464>)
 8019aa6:	f893 3056 	ldrb.w	r3, [r3, #86]	@ 0x56
 8019aaa:	4618      	mov	r0, r3
 8019aac:	f001 fa53 	bl	801af56 <RFW_SetAntSwitch>
    SubgRf.TxTimeout = timeout;
 8019ab0:	4a03      	ldr	r2, [pc, #12]	@ (8019ac0 <RadioSetTxGenericConfig+0x464>)
 8019ab2:	687b      	ldr	r3, [r7, #4]
 8019ab4:	6053      	str	r3, [r2, #4]
    return 0;
 8019ab6:	2300      	movs	r3, #0
#else /* RADIO_GENERIC_CONFIG_ENABLE == 1*/
    return -1;
#endif /* RADIO_GENERIC_CONFIG_ENABLE == 0*/
}
 8019ab8:	4618      	mov	r0, r3
 8019aba:	3738      	adds	r7, #56	@ 0x38
 8019abc:	46bd      	mov	sp, r7
 8019abe:	bd80      	pop	{r7, pc}
 8019ac0:	20001c68 	.word	0x20001c68
 8019ac4:	20001ca0 	.word	0x20001ca0
 8019ac8:	20001c76 	.word	0x20001c76

08019acc <RadioLrFhssSetCfg>:
    return ( prbs31_val - 1 ) % ( max );
}
#endif /* RADIO_LR_FHSS_IS_ON == 1 */

static radio_status_t RadioLrFhssSetCfg( const radio_lr_fhss_cfg_params_t *cfg_params )
{
 8019acc:	b480      	push	{r7}
 8019ace:	b085      	sub	sp, #20
 8019ad0:	af00      	add	r7, sp, #0
 8019ad2:	6078      	str	r0, [r7, #4]
    radio_status_t status = RADIO_STATUS_UNSUPPORTED_FEATURE;
 8019ad4:	2301      	movs	r3, #1
 8019ad6:	73fb      	strb	r3, [r7, #15]
    {
        return status;
    }
    SubgRf.lr_fhss.is_lr_fhss_on = true;
#endif /* RADIO_LR_FHSS_IS_ON == 1 */
    return  status;
 8019ad8:	7bfb      	ldrb	r3, [r7, #15]
}
 8019ada:	4618      	mov	r0, r3
 8019adc:	3714      	adds	r7, #20
 8019ade:	46bd      	mov	sp, r7
 8019ae0:	bc80      	pop	{r7}
 8019ae2:	4770      	bx	lr

08019ae4 <RadioLrFhssGetTimeOnAirInMs>:

static radio_status_t RadioLrFhssGetTimeOnAirInMs( const radio_lr_fhss_time_on_air_params_t *params,
                                                    uint32_t *time_on_air_in_ms )
{
 8019ae4:	b480      	push	{r7}
 8019ae6:	b083      	sub	sp, #12
 8019ae8:	af00      	add	r7, sp, #0
 8019aea:	6078      	str	r0, [r7, #4]
 8019aec:	6039      	str	r1, [r7, #0]
    *time_on_air_in_ms = lr_fhss_get_time_on_air_in_ms( &params->radio_lr_fhss_params.lr_fhss_params,
                                                        params->pld_len_in_bytes );

    return RADIO_STATUS_OK;
#else
    return RADIO_STATUS_UNSUPPORTED_FEATURE;
 8019aee:	2301      	movs	r3, #1
#endif /* RADIO_LR_FHSS_IS_ON */
 8019af0:	4618      	mov	r0, r3
 8019af2:	370c      	adds	r7, #12
 8019af4:	46bd      	mov	sp, r7
 8019af6:	bc80      	pop	{r7}
 8019af8:	4770      	bx	lr
	...

08019afc <SUBGRF_Init>:
 */
static DioIrqHandler RadioOnDioIrqCb;

/* Exported functions ---------------------------------------------------------*/
void SUBGRF_Init( DioIrqHandler dioIrq )
{
 8019afc:	b580      	push	{r7, lr}
 8019afe:	b084      	sub	sp, #16
 8019b00:	af00      	add	r7, sp, #0
 8019b02:	6078      	str	r0, [r7, #4]
    if ( dioIrq != NULL)
 8019b04:	687b      	ldr	r3, [r7, #4]
 8019b06:	2b00      	cmp	r3, #0
 8019b08:	d002      	beq.n	8019b10 <SUBGRF_Init+0x14>
    {
        RadioOnDioIrqCb = dioIrq;
 8019b0a:	4a1d      	ldr	r2, [pc, #116]	@ (8019b80 <SUBGRF_Init+0x84>)
 8019b0c:	687b      	ldr	r3, [r7, #4]
 8019b0e:	6013      	str	r3, [r2, #0]
    }

    RADIO_INIT();
 8019b10:	f7e8 fa22 	bl	8001f58 <MX_SUBGHZ_Init>

    /* set default SMPS current drive to default*/
    Radio_SMPS_Set(SMPS_DRIVE_SETTING_DEFAULT);
 8019b14:	2002      	movs	r0, #2
 8019b16:	f001 f91b 	bl	801ad50 <Radio_SMPS_Set>

    ImageCalibrated = false;
 8019b1a:	4b1a      	ldr	r3, [pc, #104]	@ (8019b84 <SUBGRF_Init+0x88>)
 8019b1c:	2200      	movs	r2, #0
 8019b1e:	701a      	strb	r2, [r3, #0]

    SUBGRF_SetStandby( STDBY_RC );
 8019b20:	2000      	movs	r0, #0
 8019b22:	f000 f97f 	bl	8019e24 <SUBGRF_SetStandby>

    // Initialize TCXO control
    if (1U == RBI_IsTCXO() )
 8019b26:	f7f1 fab7 	bl	800b098 <RBI_IsTCXO>
 8019b2a:	4603      	mov	r3, r0
 8019b2c:	2b01      	cmp	r3, #1
 8019b2e:	d10e      	bne.n	8019b4e <SUBGRF_Init+0x52>
    {
        SUBGRF_SetTcxoMode( TCXO_CTRL_VOLTAGE, RF_WAKEUP_TIME << 6 );// 100 ms
 8019b30:	2140      	movs	r1, #64	@ 0x40
 8019b32:	2001      	movs	r0, #1
 8019b34:	f000 fb8a 	bl	801a24c <SUBGRF_SetTcxoMode>
        SUBGRF_WriteRegister( REG_XTA_TRIM, 0x00 );
 8019b38:	2100      	movs	r1, #0
 8019b3a:	f640 1011 	movw	r0, #2321	@ 0x911
 8019b3e:	f000 fef5 	bl	801a92c <SUBGRF_WriteRegister>

        /*enable calibration for cut1.1 and later*/
        CalibrationParams_t calibParam;
        calibParam.Value = 0x7F;
 8019b42:	237f      	movs	r3, #127	@ 0x7f
 8019b44:	733b      	strb	r3, [r7, #12]
        SUBGRF_Calibrate( calibParam );
 8019b46:	7b38      	ldrb	r0, [r7, #12]
 8019b48:	f000 fa8d 	bl	801a066 <SUBGRF_Calibrate>
 8019b4c:	e009      	b.n	8019b62 <SUBGRF_Init+0x66>
    }
    else
    {
        SUBGRF_WriteRegister( REG_XTA_TRIM, XTAL_DEFAULT_CAP_VALUE );
 8019b4e:	2120      	movs	r1, #32
 8019b50:	f640 1011 	movw	r0, #2321	@ 0x911
 8019b54:	f000 feea 	bl	801a92c <SUBGRF_WriteRegister>
        SUBGRF_WriteRegister( REG_XTB_TRIM, XTAL_DEFAULT_CAP_VALUE );
 8019b58:	2120      	movs	r1, #32
 8019b5a:	f640 1012 	movw	r0, #2322	@ 0x912
 8019b5e:	f000 fee5 	bl	801a92c <SUBGRF_WriteRegister>
    }

    /* WORKAROUND - Trimming the output voltage power_ldo to 3.3V */
    SUBGRF_WriteRegister(REG_DRV_CTRL, 0x7 << 1);
 8019b62:	210e      	movs	r1, #14
 8019b64:	f640 101f 	movw	r0, #2335	@ 0x91f
 8019b68:	f000 fee0 	bl	801a92c <SUBGRF_WriteRegister>

    /* Init RF Switch */
    RBI_Init();
 8019b6c:	f7f1 fa78 	bl	800b060 <RBI_Init>

    OperatingMode = MODE_STDBY_RC;
 8019b70:	4b05      	ldr	r3, [pc, #20]	@ (8019b88 <SUBGRF_Init+0x8c>)
 8019b72:	2201      	movs	r2, #1
 8019b74:	701a      	strb	r2, [r3, #0]
}
 8019b76:	bf00      	nop
 8019b78:	3710      	adds	r7, #16
 8019b7a:	46bd      	mov	sp, r7
 8019b7c:	bd80      	pop	{r7, pc}
 8019b7e:	bf00      	nop
 8019b80:	20001d00 	.word	0x20001d00
 8019b84:	20001cfc 	.word	0x20001cfc
 8019b88:	20001cf4 	.word	0x20001cf4

08019b8c <SUBGRF_GetOperatingMode>:

RadioOperatingModes_t SUBGRF_GetOperatingMode( void )
{
 8019b8c:	b480      	push	{r7}
 8019b8e:	af00      	add	r7, sp, #0
    return OperatingMode;
 8019b90:	4b02      	ldr	r3, [pc, #8]	@ (8019b9c <SUBGRF_GetOperatingMode+0x10>)
 8019b92:	781b      	ldrb	r3, [r3, #0]
}
 8019b94:	4618      	mov	r0, r3
 8019b96:	46bd      	mov	sp, r7
 8019b98:	bc80      	pop	{r7}
 8019b9a:	4770      	bx	lr
 8019b9c:	20001cf4 	.word	0x20001cf4

08019ba0 <SUBGRF_SetPayload>:

void SUBGRF_SetPayload( uint8_t *payload, uint8_t size )
{
 8019ba0:	b580      	push	{r7, lr}
 8019ba2:	b082      	sub	sp, #8
 8019ba4:	af00      	add	r7, sp, #0
 8019ba6:	6078      	str	r0, [r7, #4]
 8019ba8:	460b      	mov	r3, r1
 8019baa:	70fb      	strb	r3, [r7, #3]
    SUBGRF_WriteBuffer( 0x00, payload, size );
 8019bac:	78fb      	ldrb	r3, [r7, #3]
 8019bae:	461a      	mov	r2, r3
 8019bb0:	6879      	ldr	r1, [r7, #4]
 8019bb2:	2000      	movs	r0, #0
 8019bb4:	f000 ff40 	bl	801aa38 <SUBGRF_WriteBuffer>
}
 8019bb8:	bf00      	nop
 8019bba:	3708      	adds	r7, #8
 8019bbc:	46bd      	mov	sp, r7
 8019bbe:	bd80      	pop	{r7, pc}

08019bc0 <SUBGRF_GetPayload>:

uint8_t SUBGRF_GetPayload( uint8_t *buffer, uint8_t *size,  uint8_t maxSize )
{
 8019bc0:	b580      	push	{r7, lr}
 8019bc2:	b086      	sub	sp, #24
 8019bc4:	af00      	add	r7, sp, #0
 8019bc6:	60f8      	str	r0, [r7, #12]
 8019bc8:	60b9      	str	r1, [r7, #8]
 8019bca:	4613      	mov	r3, r2
 8019bcc:	71fb      	strb	r3, [r7, #7]
    uint8_t offset = 0;
 8019bce:	2300      	movs	r3, #0
 8019bd0:	75fb      	strb	r3, [r7, #23]

    SUBGRF_GetRxBufferStatus( size, &offset );
 8019bd2:	f107 0317 	add.w	r3, r7, #23
 8019bd6:	4619      	mov	r1, r3
 8019bd8:	68b8      	ldr	r0, [r7, #8]
 8019bda:	f000 fe29 	bl	801a830 <SUBGRF_GetRxBufferStatus>
    if( *size > maxSize )
 8019bde:	68bb      	ldr	r3, [r7, #8]
 8019be0:	781b      	ldrb	r3, [r3, #0]
 8019be2:	79fa      	ldrb	r2, [r7, #7]
 8019be4:	429a      	cmp	r2, r3
 8019be6:	d201      	bcs.n	8019bec <SUBGRF_GetPayload+0x2c>
    {
        return 1;
 8019be8:	2301      	movs	r3, #1
 8019bea:	e007      	b.n	8019bfc <SUBGRF_GetPayload+0x3c>
    }
    SUBGRF_ReadBuffer( offset, buffer, *size );
 8019bec:	7df8      	ldrb	r0, [r7, #23]
 8019bee:	68bb      	ldr	r3, [r7, #8]
 8019bf0:	781b      	ldrb	r3, [r3, #0]
 8019bf2:	461a      	mov	r2, r3
 8019bf4:	68f9      	ldr	r1, [r7, #12]
 8019bf6:	f000 ff41 	bl	801aa7c <SUBGRF_ReadBuffer>

    return 0;
 8019bfa:	2300      	movs	r3, #0
}
 8019bfc:	4618      	mov	r0, r3
 8019bfe:	3718      	adds	r7, #24
 8019c00:	46bd      	mov	sp, r7
 8019c02:	bd80      	pop	{r7, pc}

08019c04 <SUBGRF_SendPayload>:

void SUBGRF_SendPayload( uint8_t *payload, uint8_t size, uint32_t timeout)
{
 8019c04:	b580      	push	{r7, lr}
 8019c06:	b084      	sub	sp, #16
 8019c08:	af00      	add	r7, sp, #0
 8019c0a:	60f8      	str	r0, [r7, #12]
 8019c0c:	460b      	mov	r3, r1
 8019c0e:	607a      	str	r2, [r7, #4]
 8019c10:	72fb      	strb	r3, [r7, #11]
    SUBGRF_SetPayload( payload, size );
 8019c12:	7afb      	ldrb	r3, [r7, #11]
 8019c14:	4619      	mov	r1, r3
 8019c16:	68f8      	ldr	r0, [r7, #12]
 8019c18:	f7ff ffc2 	bl	8019ba0 <SUBGRF_SetPayload>
    SUBGRF_SetTx( timeout );
 8019c1c:	6878      	ldr	r0, [r7, #4]
 8019c1e:	f000 f91d 	bl	8019e5c <SUBGRF_SetTx>
}
 8019c22:	bf00      	nop
 8019c24:	3710      	adds	r7, #16
 8019c26:	46bd      	mov	sp, r7
 8019c28:	bd80      	pop	{r7, pc}

08019c2a <SUBGRF_SetSyncWord>:

uint8_t SUBGRF_SetSyncWord( uint8_t *syncWord )
{
 8019c2a:	b580      	push	{r7, lr}
 8019c2c:	b082      	sub	sp, #8
 8019c2e:	af00      	add	r7, sp, #0
 8019c30:	6078      	str	r0, [r7, #4]
    SUBGRF_WriteRegisters( REG_LR_SYNCWORDBASEADDRESS, syncWord, 8 );
 8019c32:	2208      	movs	r2, #8
 8019c34:	6879      	ldr	r1, [r7, #4]
 8019c36:	f44f 60d8 	mov.w	r0, #1728	@ 0x6c0
 8019c3a:	f000 feb9 	bl	801a9b0 <SUBGRF_WriteRegisters>
    return 0;
 8019c3e:	2300      	movs	r3, #0
}
 8019c40:	4618      	mov	r0, r3
 8019c42:	3708      	adds	r7, #8
 8019c44:	46bd      	mov	sp, r7
 8019c46:	bd80      	pop	{r7, pc}

08019c48 <SUBGRF_SetCrcSeed>:

void SUBGRF_SetCrcSeed( uint16_t seed )
{
 8019c48:	b580      	push	{r7, lr}
 8019c4a:	b084      	sub	sp, #16
 8019c4c:	af00      	add	r7, sp, #0
 8019c4e:	4603      	mov	r3, r0
 8019c50:	80fb      	strh	r3, [r7, #6]
    uint8_t buf[2];

    buf[0] = ( uint8_t )( ( seed >> 8 ) & 0xFF );
 8019c52:	88fb      	ldrh	r3, [r7, #6]
 8019c54:	0a1b      	lsrs	r3, r3, #8
 8019c56:	b29b      	uxth	r3, r3
 8019c58:	b2db      	uxtb	r3, r3
 8019c5a:	733b      	strb	r3, [r7, #12]
    buf[1] = ( uint8_t )( seed & 0xFF );
 8019c5c:	88fb      	ldrh	r3, [r7, #6]
 8019c5e:	b2db      	uxtb	r3, r3
 8019c60:	737b      	strb	r3, [r7, #13]

    switch( SUBGRF_GetPacketType( ) )
 8019c62:	f000 fb77 	bl	801a354 <SUBGRF_GetPacketType>
 8019c66:	4603      	mov	r3, r0
 8019c68:	2b00      	cmp	r3, #0
 8019c6a:	d108      	bne.n	8019c7e <SUBGRF_SetCrcSeed+0x36>
    {
        case PACKET_TYPE_GFSK:
            SUBGRF_WriteRegisters( REG_LR_CRCSEEDBASEADDR, buf, 2 );
 8019c6c:	f107 030c 	add.w	r3, r7, #12
 8019c70:	2202      	movs	r2, #2
 8019c72:	4619      	mov	r1, r3
 8019c74:	f240 60bc 	movw	r0, #1724	@ 0x6bc
 8019c78:	f000 fe9a 	bl	801a9b0 <SUBGRF_WriteRegisters>
            break;
 8019c7c:	e000      	b.n	8019c80 <SUBGRF_SetCrcSeed+0x38>

        default:
            break;
 8019c7e:	bf00      	nop
    }
}
 8019c80:	bf00      	nop
 8019c82:	3710      	adds	r7, #16
 8019c84:	46bd      	mov	sp, r7
 8019c86:	bd80      	pop	{r7, pc}

08019c88 <SUBGRF_SetCrcPolynomial>:

void SUBGRF_SetCrcPolynomial( uint16_t polynomial )
{
 8019c88:	b580      	push	{r7, lr}
 8019c8a:	b084      	sub	sp, #16
 8019c8c:	af00      	add	r7, sp, #0
 8019c8e:	4603      	mov	r3, r0
 8019c90:	80fb      	strh	r3, [r7, #6]
    uint8_t buf[2];

    buf[0] = ( uint8_t )( ( polynomial >> 8 ) & 0xFF );
 8019c92:	88fb      	ldrh	r3, [r7, #6]
 8019c94:	0a1b      	lsrs	r3, r3, #8
 8019c96:	b29b      	uxth	r3, r3
 8019c98:	b2db      	uxtb	r3, r3
 8019c9a:	733b      	strb	r3, [r7, #12]
    buf[1] = ( uint8_t )( polynomial & 0xFF );
 8019c9c:	88fb      	ldrh	r3, [r7, #6]
 8019c9e:	b2db      	uxtb	r3, r3
 8019ca0:	737b      	strb	r3, [r7, #13]

    switch( SUBGRF_GetPacketType( ) )
 8019ca2:	f000 fb57 	bl	801a354 <SUBGRF_GetPacketType>
 8019ca6:	4603      	mov	r3, r0
 8019ca8:	2b00      	cmp	r3, #0
 8019caa:	d108      	bne.n	8019cbe <SUBGRF_SetCrcPolynomial+0x36>
    {
        case PACKET_TYPE_GFSK:
            SUBGRF_WriteRegisters( REG_LR_CRCPOLYBASEADDR, buf, 2 );
 8019cac:	f107 030c 	add.w	r3, r7, #12
 8019cb0:	2202      	movs	r2, #2
 8019cb2:	4619      	mov	r1, r3
 8019cb4:	f240 60be 	movw	r0, #1726	@ 0x6be
 8019cb8:	f000 fe7a 	bl	801a9b0 <SUBGRF_WriteRegisters>
            break;
 8019cbc:	e000      	b.n	8019cc0 <SUBGRF_SetCrcPolynomial+0x38>

        default:
            break;
 8019cbe:	bf00      	nop
    }
}
 8019cc0:	bf00      	nop
 8019cc2:	3710      	adds	r7, #16
 8019cc4:	46bd      	mov	sp, r7
 8019cc6:	bd80      	pop	{r7, pc}

08019cc8 <SUBGRF_SetWhiteningSeed>:

void SUBGRF_SetWhiteningSeed( uint16_t seed )
{
 8019cc8:	b580      	push	{r7, lr}
 8019cca:	b084      	sub	sp, #16
 8019ccc:	af00      	add	r7, sp, #0
 8019cce:	4603      	mov	r3, r0
 8019cd0:	80fb      	strh	r3, [r7, #6]
    uint8_t regValue = 0;
 8019cd2:	2300      	movs	r3, #0
 8019cd4:	73fb      	strb	r3, [r7, #15]

    switch( SUBGRF_GetPacketType( ) )
 8019cd6:	f000 fb3d 	bl	801a354 <SUBGRF_GetPacketType>
 8019cda:	4603      	mov	r3, r0
 8019cdc:	2b00      	cmp	r3, #0
 8019cde:	d121      	bne.n	8019d24 <SUBGRF_SetWhiteningSeed+0x5c>
    {
        case PACKET_TYPE_GFSK:
            regValue = SUBGRF_ReadRegister( REG_LR_WHITSEEDBASEADDR_MSB ) & 0xFE;
 8019ce0:	f44f 60d7 	mov.w	r0, #1720	@ 0x6b8
 8019ce4:	f000 fe44 	bl	801a970 <SUBGRF_ReadRegister>
 8019ce8:	4603      	mov	r3, r0
 8019cea:	f023 0301 	bic.w	r3, r3, #1
 8019cee:	73fb      	strb	r3, [r7, #15]
            regValue = ( ( seed >> 8 ) & 0x01 ) | regValue;
 8019cf0:	88fb      	ldrh	r3, [r7, #6]
 8019cf2:	0a1b      	lsrs	r3, r3, #8
 8019cf4:	b29b      	uxth	r3, r3
 8019cf6:	b25b      	sxtb	r3, r3
 8019cf8:	f003 0301 	and.w	r3, r3, #1
 8019cfc:	b25a      	sxtb	r2, r3
 8019cfe:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8019d02:	4313      	orrs	r3, r2
 8019d04:	b25b      	sxtb	r3, r3
 8019d06:	73fb      	strb	r3, [r7, #15]
            SUBGRF_WriteRegister( REG_LR_WHITSEEDBASEADDR_MSB, regValue ); // only 1 bit.
 8019d08:	7bfb      	ldrb	r3, [r7, #15]
 8019d0a:	4619      	mov	r1, r3
 8019d0c:	f44f 60d7 	mov.w	r0, #1720	@ 0x6b8
 8019d10:	f000 fe0c 	bl	801a92c <SUBGRF_WriteRegister>
            SUBGRF_WriteRegister( REG_LR_WHITSEEDBASEADDR_LSB, (uint8_t)seed );
 8019d14:	88fb      	ldrh	r3, [r7, #6]
 8019d16:	b2db      	uxtb	r3, r3
 8019d18:	4619      	mov	r1, r3
 8019d1a:	f240 60b9 	movw	r0, #1721	@ 0x6b9
 8019d1e:	f000 fe05 	bl	801a92c <SUBGRF_WriteRegister>
            break;
 8019d22:	e000      	b.n	8019d26 <SUBGRF_SetWhiteningSeed+0x5e>

        default:
            break;
 8019d24:	bf00      	nop
    }
}
 8019d26:	bf00      	nop
 8019d28:	3710      	adds	r7, #16
 8019d2a:	46bd      	mov	sp, r7
 8019d2c:	bd80      	pop	{r7, pc}

08019d2e <SUBGRF_GetRandom>:

uint32_t SUBGRF_GetRandom( void )
{
 8019d2e:	b580      	push	{r7, lr}
 8019d30:	b082      	sub	sp, #8
 8019d32:	af00      	add	r7, sp, #0
    uint32_t number = 0;
 8019d34:	2300      	movs	r3, #0
 8019d36:	603b      	str	r3, [r7, #0]
    uint8_t regAnaLna = 0;
 8019d38:	2300      	movs	r3, #0
 8019d3a:	71fb      	strb	r3, [r7, #7]
    uint8_t regAnaMixer = 0;
 8019d3c:	2300      	movs	r3, #0
 8019d3e:	71bb      	strb	r3, [r7, #6]

    regAnaLna = SUBGRF_ReadRegister( REG_ANA_LNA );
 8019d40:	f640 00e2 	movw	r0, #2274	@ 0x8e2
 8019d44:	f000 fe14 	bl	801a970 <SUBGRF_ReadRegister>
 8019d48:	4603      	mov	r3, r0
 8019d4a:	71fb      	strb	r3, [r7, #7]
    SUBGRF_WriteRegister( REG_ANA_LNA, regAnaLna & ~( 1 << 0 ) );
 8019d4c:	79fb      	ldrb	r3, [r7, #7]
 8019d4e:	f023 0301 	bic.w	r3, r3, #1
 8019d52:	b2db      	uxtb	r3, r3
 8019d54:	4619      	mov	r1, r3
 8019d56:	f640 00e2 	movw	r0, #2274	@ 0x8e2
 8019d5a:	f000 fde7 	bl	801a92c <SUBGRF_WriteRegister>

    regAnaMixer = SUBGRF_ReadRegister( REG_ANA_MIXER );
 8019d5e:	f640 00e5 	movw	r0, #2277	@ 0x8e5
 8019d62:	f000 fe05 	bl	801a970 <SUBGRF_ReadRegister>
 8019d66:	4603      	mov	r3, r0
 8019d68:	71bb      	strb	r3, [r7, #6]
    SUBGRF_WriteRegister( REG_ANA_MIXER, regAnaMixer & ~( 1 << 7 ) );
 8019d6a:	79bb      	ldrb	r3, [r7, #6]
 8019d6c:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8019d70:	b2db      	uxtb	r3, r3
 8019d72:	4619      	mov	r1, r3
 8019d74:	f640 00e5 	movw	r0, #2277	@ 0x8e5
 8019d78:	f000 fdd8 	bl	801a92c <SUBGRF_WriteRegister>

    // Set radio in continuous reception
    SUBGRF_SetRx( 0xFFFFFF ); // Rx Continuous
 8019d7c:	f06f 407f 	mvn.w	r0, #4278190080	@ 0xff000000
 8019d80:	f000 f88c 	bl	8019e9c <SUBGRF_SetRx>

    SUBGRF_ReadRegisters( RANDOM_NUMBER_GENERATORBASEADDR, ( uint8_t* )&number, 4 );
 8019d84:	463b      	mov	r3, r7
 8019d86:	2204      	movs	r2, #4
 8019d88:	4619      	mov	r1, r3
 8019d8a:	f640 0019 	movw	r0, #2073	@ 0x819
 8019d8e:	f000 fe31 	bl	801a9f4 <SUBGRF_ReadRegisters>

    SUBGRF_SetStandby( STDBY_RC );
 8019d92:	2000      	movs	r0, #0
 8019d94:	f000 f846 	bl	8019e24 <SUBGRF_SetStandby>

    SUBGRF_WriteRegister( REG_ANA_LNA, regAnaLna );
 8019d98:	79fb      	ldrb	r3, [r7, #7]
 8019d9a:	4619      	mov	r1, r3
 8019d9c:	f640 00e2 	movw	r0, #2274	@ 0x8e2
 8019da0:	f000 fdc4 	bl	801a92c <SUBGRF_WriteRegister>
    SUBGRF_WriteRegister( REG_ANA_MIXER, regAnaMixer );
 8019da4:	79bb      	ldrb	r3, [r7, #6]
 8019da6:	4619      	mov	r1, r3
 8019da8:	f640 00e5 	movw	r0, #2277	@ 0x8e5
 8019dac:	f000 fdbe 	bl	801a92c <SUBGRF_WriteRegister>

    return number;
 8019db0:	683b      	ldr	r3, [r7, #0]
}
 8019db2:	4618      	mov	r0, r3
 8019db4:	3708      	adds	r7, #8
 8019db6:	46bd      	mov	sp, r7
 8019db8:	bd80      	pop	{r7, pc}
	...

08019dbc <SUBGRF_SetSleep>:

void SUBGRF_SetSleep( SleepParams_t sleepConfig )
{
 8019dbc:	b580      	push	{r7, lr}
 8019dbe:	b084      	sub	sp, #16
 8019dc0:	af00      	add	r7, sp, #0
 8019dc2:	7138      	strb	r0, [r7, #4]
    /* switch the antenna OFF by SW */
    RBI_ConfigRFSwitch(RBI_SWITCH_OFF);
 8019dc4:	2000      	movs	r0, #0
 8019dc6:	f7f1 f952 	bl	800b06e <RBI_ConfigRFSwitch>

    Radio_SMPS_Set(SMPS_DRIVE_SETTING_DEFAULT);
 8019dca:	2002      	movs	r0, #2
 8019dcc:	f000 ffc0 	bl	801ad50 <Radio_SMPS_Set>

    uint8_t value = ( ( ( uint8_t )sleepConfig.Fields.WarmStart << 2 ) |
 8019dd0:	793b      	ldrb	r3, [r7, #4]
 8019dd2:	f3c3 0380 	ubfx	r3, r3, #2, #1
 8019dd6:	b2db      	uxtb	r3, r3
 8019dd8:	b25b      	sxtb	r3, r3
 8019dda:	009b      	lsls	r3, r3, #2
 8019ddc:	b25a      	sxtb	r2, r3
                      ( ( uint8_t )sleepConfig.Fields.Reset << 1 ) |
 8019dde:	793b      	ldrb	r3, [r7, #4]
 8019de0:	f3c3 0340 	ubfx	r3, r3, #1, #1
 8019de4:	b2db      	uxtb	r3, r3
    uint8_t value = ( ( ( uint8_t )sleepConfig.Fields.WarmStart << 2 ) |
 8019de6:	b25b      	sxtb	r3, r3
 8019de8:	005b      	lsls	r3, r3, #1
 8019dea:	b25b      	sxtb	r3, r3
 8019dec:	4313      	orrs	r3, r2
 8019dee:	b25a      	sxtb	r2, r3
                      ( ( uint8_t )sleepConfig.Fields.WakeUpRTC ) );
 8019df0:	793b      	ldrb	r3, [r7, #4]
 8019df2:	f3c3 0300 	ubfx	r3, r3, #0, #1
 8019df6:	b2db      	uxtb	r3, r3
 8019df8:	b25b      	sxtb	r3, r3
                      ( ( uint8_t )sleepConfig.Fields.Reset << 1 ) |
 8019dfa:	4313      	orrs	r3, r2
 8019dfc:	b25b      	sxtb	r3, r3
 8019dfe:	b2db      	uxtb	r3, r3
    uint8_t value = ( ( ( uint8_t )sleepConfig.Fields.WarmStart << 2 ) |
 8019e00:	73fb      	strb	r3, [r7, #15]
    SUBGRF_WriteCommand( RADIO_SET_SLEEP, &value, 1 );
 8019e02:	f107 030f 	add.w	r3, r7, #15
 8019e06:	2201      	movs	r2, #1
 8019e08:	4619      	mov	r1, r3
 8019e0a:	2084      	movs	r0, #132	@ 0x84
 8019e0c:	f000 fe58 	bl	801aac0 <SUBGRF_WriteCommand>
    OperatingMode = MODE_SLEEP;
 8019e10:	4b03      	ldr	r3, [pc, #12]	@ (8019e20 <SUBGRF_SetSleep+0x64>)
 8019e12:	2200      	movs	r2, #0
 8019e14:	701a      	strb	r2, [r3, #0]
}
 8019e16:	bf00      	nop
 8019e18:	3710      	adds	r7, #16
 8019e1a:	46bd      	mov	sp, r7
 8019e1c:	bd80      	pop	{r7, pc}
 8019e1e:	bf00      	nop
 8019e20:	20001cf4 	.word	0x20001cf4

08019e24 <SUBGRF_SetStandby>:

void SUBGRF_SetStandby( RadioStandbyModes_t standbyConfig )
{
 8019e24:	b580      	push	{r7, lr}
 8019e26:	b082      	sub	sp, #8
 8019e28:	af00      	add	r7, sp, #0
 8019e2a:	4603      	mov	r3, r0
 8019e2c:	71fb      	strb	r3, [r7, #7]
    SUBGRF_WriteCommand( RADIO_SET_STANDBY, ( uint8_t* )&standbyConfig, 1 );
 8019e2e:	1dfb      	adds	r3, r7, #7
 8019e30:	2201      	movs	r2, #1
 8019e32:	4619      	mov	r1, r3
 8019e34:	2080      	movs	r0, #128	@ 0x80
 8019e36:	f000 fe43 	bl	801aac0 <SUBGRF_WriteCommand>
    if( standbyConfig == STDBY_RC )
 8019e3a:	79fb      	ldrb	r3, [r7, #7]
 8019e3c:	2b00      	cmp	r3, #0
 8019e3e:	d103      	bne.n	8019e48 <SUBGRF_SetStandby+0x24>
    {
        OperatingMode = MODE_STDBY_RC;
 8019e40:	4b05      	ldr	r3, [pc, #20]	@ (8019e58 <SUBGRF_SetStandby+0x34>)
 8019e42:	2201      	movs	r2, #1
 8019e44:	701a      	strb	r2, [r3, #0]
    }
    else
    {
        OperatingMode = MODE_STDBY_XOSC;
    }
}
 8019e46:	e002      	b.n	8019e4e <SUBGRF_SetStandby+0x2a>
        OperatingMode = MODE_STDBY_XOSC;
 8019e48:	4b03      	ldr	r3, [pc, #12]	@ (8019e58 <SUBGRF_SetStandby+0x34>)
 8019e4a:	2202      	movs	r2, #2
 8019e4c:	701a      	strb	r2, [r3, #0]
}
 8019e4e:	bf00      	nop
 8019e50:	3708      	adds	r7, #8
 8019e52:	46bd      	mov	sp, r7
 8019e54:	bd80      	pop	{r7, pc}
 8019e56:	bf00      	nop
 8019e58:	20001cf4 	.word	0x20001cf4

08019e5c <SUBGRF_SetTx>:
    SUBGRF_WriteCommand( RADIO_SET_FS, 0, 0 );
    OperatingMode = MODE_FS;
}

void SUBGRF_SetTx( uint32_t timeout )
{
 8019e5c:	b580      	push	{r7, lr}
 8019e5e:	b084      	sub	sp, #16
 8019e60:	af00      	add	r7, sp, #0
 8019e62:	6078      	str	r0, [r7, #4]
    uint8_t buf[3];

    OperatingMode = MODE_TX;
 8019e64:	4b0c      	ldr	r3, [pc, #48]	@ (8019e98 <SUBGRF_SetTx+0x3c>)
 8019e66:	2204      	movs	r2, #4
 8019e68:	701a      	strb	r2, [r3, #0]

    buf[0] = ( uint8_t )( ( timeout >> 16 ) & 0xFF );
 8019e6a:	687b      	ldr	r3, [r7, #4]
 8019e6c:	0c1b      	lsrs	r3, r3, #16
 8019e6e:	b2db      	uxtb	r3, r3
 8019e70:	733b      	strb	r3, [r7, #12]
    buf[1] = ( uint8_t )( ( timeout >> 8 ) & 0xFF );
 8019e72:	687b      	ldr	r3, [r7, #4]
 8019e74:	0a1b      	lsrs	r3, r3, #8
 8019e76:	b2db      	uxtb	r3, r3
 8019e78:	737b      	strb	r3, [r7, #13]
    buf[2] = ( uint8_t )( timeout & 0xFF );
 8019e7a:	687b      	ldr	r3, [r7, #4]
 8019e7c:	b2db      	uxtb	r3, r3
 8019e7e:	73bb      	strb	r3, [r7, #14]
    SUBGRF_WriteCommand( RADIO_SET_TX, buf, 3 );
 8019e80:	f107 030c 	add.w	r3, r7, #12
 8019e84:	2203      	movs	r2, #3
 8019e86:	4619      	mov	r1, r3
 8019e88:	2083      	movs	r0, #131	@ 0x83
 8019e8a:	f000 fe19 	bl	801aac0 <SUBGRF_WriteCommand>
}
 8019e8e:	bf00      	nop
 8019e90:	3710      	adds	r7, #16
 8019e92:	46bd      	mov	sp, r7
 8019e94:	bd80      	pop	{r7, pc}
 8019e96:	bf00      	nop
 8019e98:	20001cf4 	.word	0x20001cf4

08019e9c <SUBGRF_SetRx>:

void SUBGRF_SetRx( uint32_t timeout )
{
 8019e9c:	b580      	push	{r7, lr}
 8019e9e:	b084      	sub	sp, #16
 8019ea0:	af00      	add	r7, sp, #0
 8019ea2:	6078      	str	r0, [r7, #4]
    uint8_t buf[3];

    OperatingMode = MODE_RX;
 8019ea4:	4b0c      	ldr	r3, [pc, #48]	@ (8019ed8 <SUBGRF_SetRx+0x3c>)
 8019ea6:	2205      	movs	r2, #5
 8019ea8:	701a      	strb	r2, [r3, #0]

    buf[0] = ( uint8_t )( ( timeout >> 16 ) & 0xFF );
 8019eaa:	687b      	ldr	r3, [r7, #4]
 8019eac:	0c1b      	lsrs	r3, r3, #16
 8019eae:	b2db      	uxtb	r3, r3
 8019eb0:	733b      	strb	r3, [r7, #12]
    buf[1] = ( uint8_t )( ( timeout >> 8 ) & 0xFF );
 8019eb2:	687b      	ldr	r3, [r7, #4]
 8019eb4:	0a1b      	lsrs	r3, r3, #8
 8019eb6:	b2db      	uxtb	r3, r3
 8019eb8:	737b      	strb	r3, [r7, #13]
    buf[2] = ( uint8_t )( timeout & 0xFF );
 8019eba:	687b      	ldr	r3, [r7, #4]
 8019ebc:	b2db      	uxtb	r3, r3
 8019ebe:	73bb      	strb	r3, [r7, #14]
    SUBGRF_WriteCommand( RADIO_SET_RX, buf, 3 );
 8019ec0:	f107 030c 	add.w	r3, r7, #12
 8019ec4:	2203      	movs	r2, #3
 8019ec6:	4619      	mov	r1, r3
 8019ec8:	2082      	movs	r0, #130	@ 0x82
 8019eca:	f000 fdf9 	bl	801aac0 <SUBGRF_WriteCommand>
}
 8019ece:	bf00      	nop
 8019ed0:	3710      	adds	r7, #16
 8019ed2:	46bd      	mov	sp, r7
 8019ed4:	bd80      	pop	{r7, pc}
 8019ed6:	bf00      	nop
 8019ed8:	20001cf4 	.word	0x20001cf4

08019edc <SUBGRF_SetRxBoosted>:

void SUBGRF_SetRxBoosted( uint32_t timeout )
{
 8019edc:	b580      	push	{r7, lr}
 8019ede:	b084      	sub	sp, #16
 8019ee0:	af00      	add	r7, sp, #0
 8019ee2:	6078      	str	r0, [r7, #4]
    uint8_t buf[3];

    OperatingMode = MODE_RX;
 8019ee4:	4b0e      	ldr	r3, [pc, #56]	@ (8019f20 <SUBGRF_SetRxBoosted+0x44>)
 8019ee6:	2205      	movs	r2, #5
 8019ee8:	701a      	strb	r2, [r3, #0]

    SUBGRF_WriteRegister( REG_RX_GAIN, 0x97 ); // max LNA gain, increase current by ~2mA for around ~3dB in sensitivity
 8019eea:	2197      	movs	r1, #151	@ 0x97
 8019eec:	f640 00ac 	movw	r0, #2220	@ 0x8ac
 8019ef0:	f000 fd1c 	bl	801a92c <SUBGRF_WriteRegister>

    buf[0] = ( uint8_t )( ( timeout >> 16 ) & 0xFF );
 8019ef4:	687b      	ldr	r3, [r7, #4]
 8019ef6:	0c1b      	lsrs	r3, r3, #16
 8019ef8:	b2db      	uxtb	r3, r3
 8019efa:	733b      	strb	r3, [r7, #12]
    buf[1] = ( uint8_t )( ( timeout >> 8 ) & 0xFF );
 8019efc:	687b      	ldr	r3, [r7, #4]
 8019efe:	0a1b      	lsrs	r3, r3, #8
 8019f00:	b2db      	uxtb	r3, r3
 8019f02:	737b      	strb	r3, [r7, #13]
    buf[2] = ( uint8_t )( timeout & 0xFF );
 8019f04:	687b      	ldr	r3, [r7, #4]
 8019f06:	b2db      	uxtb	r3, r3
 8019f08:	73bb      	strb	r3, [r7, #14]
    SUBGRF_WriteCommand( RADIO_SET_RX, buf, 3 );
 8019f0a:	f107 030c 	add.w	r3, r7, #12
 8019f0e:	2203      	movs	r2, #3
 8019f10:	4619      	mov	r1, r3
 8019f12:	2082      	movs	r0, #130	@ 0x82
 8019f14:	f000 fdd4 	bl	801aac0 <SUBGRF_WriteCommand>
}
 8019f18:	bf00      	nop
 8019f1a:	3710      	adds	r7, #16
 8019f1c:	46bd      	mov	sp, r7
 8019f1e:	bd80      	pop	{r7, pc}
 8019f20:	20001cf4 	.word	0x20001cf4

08019f24 <SUBGRF_SetRxDutyCycle>:

void SUBGRF_SetRxDutyCycle( uint32_t rxTime, uint32_t sleepTime )
{
 8019f24:	b580      	push	{r7, lr}
 8019f26:	b084      	sub	sp, #16
 8019f28:	af00      	add	r7, sp, #0
 8019f2a:	6078      	str	r0, [r7, #4]
 8019f2c:	6039      	str	r1, [r7, #0]
    uint8_t buf[6];

    buf[0] = ( uint8_t )( ( rxTime >> 16 ) & 0xFF );
 8019f2e:	687b      	ldr	r3, [r7, #4]
 8019f30:	0c1b      	lsrs	r3, r3, #16
 8019f32:	b2db      	uxtb	r3, r3
 8019f34:	723b      	strb	r3, [r7, #8]
    buf[1] = ( uint8_t )( ( rxTime >> 8 ) & 0xFF );
 8019f36:	687b      	ldr	r3, [r7, #4]
 8019f38:	0a1b      	lsrs	r3, r3, #8
 8019f3a:	b2db      	uxtb	r3, r3
 8019f3c:	727b      	strb	r3, [r7, #9]
    buf[2] = ( uint8_t )( rxTime & 0xFF );
 8019f3e:	687b      	ldr	r3, [r7, #4]
 8019f40:	b2db      	uxtb	r3, r3
 8019f42:	72bb      	strb	r3, [r7, #10]
    buf[3] = ( uint8_t )( ( sleepTime >> 16 ) & 0xFF );
 8019f44:	683b      	ldr	r3, [r7, #0]
 8019f46:	0c1b      	lsrs	r3, r3, #16
 8019f48:	b2db      	uxtb	r3, r3
 8019f4a:	72fb      	strb	r3, [r7, #11]
    buf[4] = ( uint8_t )( ( sleepTime >> 8 ) & 0xFF );
 8019f4c:	683b      	ldr	r3, [r7, #0]
 8019f4e:	0a1b      	lsrs	r3, r3, #8
 8019f50:	b2db      	uxtb	r3, r3
 8019f52:	733b      	strb	r3, [r7, #12]
    buf[5] = ( uint8_t )( sleepTime & 0xFF );
 8019f54:	683b      	ldr	r3, [r7, #0]
 8019f56:	b2db      	uxtb	r3, r3
 8019f58:	737b      	strb	r3, [r7, #13]
    SUBGRF_WriteCommand( RADIO_SET_RXDUTYCYCLE, buf, 6 );
 8019f5a:	f107 0308 	add.w	r3, r7, #8
 8019f5e:	2206      	movs	r2, #6
 8019f60:	4619      	mov	r1, r3
 8019f62:	2094      	movs	r0, #148	@ 0x94
 8019f64:	f000 fdac 	bl	801aac0 <SUBGRF_WriteCommand>
    OperatingMode = MODE_RX_DC;
 8019f68:	4b03      	ldr	r3, [pc, #12]	@ (8019f78 <SUBGRF_SetRxDutyCycle+0x54>)
 8019f6a:	2206      	movs	r2, #6
 8019f6c:	701a      	strb	r2, [r3, #0]
}
 8019f6e:	bf00      	nop
 8019f70:	3710      	adds	r7, #16
 8019f72:	46bd      	mov	sp, r7
 8019f74:	bd80      	pop	{r7, pc}
 8019f76:	bf00      	nop
 8019f78:	20001cf4 	.word	0x20001cf4

08019f7c <SUBGRF_SetCad>:

void SUBGRF_SetCad( void )
{
 8019f7c:	b580      	push	{r7, lr}
 8019f7e:	af00      	add	r7, sp, #0
    SUBGRF_WriteCommand( RADIO_SET_CAD, 0, 0 );
 8019f80:	2200      	movs	r2, #0
 8019f82:	2100      	movs	r1, #0
 8019f84:	20c5      	movs	r0, #197	@ 0xc5
 8019f86:	f000 fd9b 	bl	801aac0 <SUBGRF_WriteCommand>
    OperatingMode = MODE_CAD;
 8019f8a:	4b02      	ldr	r3, [pc, #8]	@ (8019f94 <SUBGRF_SetCad+0x18>)
 8019f8c:	2207      	movs	r2, #7
 8019f8e:	701a      	strb	r2, [r3, #0]
}
 8019f90:	bf00      	nop
 8019f92:	bd80      	pop	{r7, pc}
 8019f94:	20001cf4 	.word	0x20001cf4

08019f98 <SUBGRF_SetTxContinuousWave>:

void SUBGRF_SetTxContinuousWave( void )
{
 8019f98:	b580      	push	{r7, lr}
 8019f9a:	af00      	add	r7, sp, #0
    SUBGRF_WriteCommand( RADIO_SET_TXCONTINUOUSWAVE, 0, 0 );
 8019f9c:	2200      	movs	r2, #0
 8019f9e:	2100      	movs	r1, #0
 8019fa0:	20d1      	movs	r0, #209	@ 0xd1
 8019fa2:	f000 fd8d 	bl	801aac0 <SUBGRF_WriteCommand>
}
 8019fa6:	bf00      	nop
 8019fa8:	bd80      	pop	{r7, pc}

08019faa <SUBGRF_SetTxInfinitePreamble>:

void SUBGRF_SetTxInfinitePreamble( void )
{
 8019faa:	b580      	push	{r7, lr}
 8019fac:	af00      	add	r7, sp, #0
    SUBGRF_WriteCommand( RADIO_SET_TXCONTINUOUSPREAMBLE, 0, 0 );
 8019fae:	2200      	movs	r2, #0
 8019fb0:	2100      	movs	r1, #0
 8019fb2:	20d2      	movs	r0, #210	@ 0xd2
 8019fb4:	f000 fd84 	bl	801aac0 <SUBGRF_WriteCommand>
}
 8019fb8:	bf00      	nop
 8019fba:	bd80      	pop	{r7, pc}

08019fbc <SUBGRF_SetStopRxTimerOnPreambleDetect>:

void SUBGRF_SetStopRxTimerOnPreambleDetect( bool enable )
{
 8019fbc:	b580      	push	{r7, lr}
 8019fbe:	b082      	sub	sp, #8
 8019fc0:	af00      	add	r7, sp, #0
 8019fc2:	4603      	mov	r3, r0
 8019fc4:	71fb      	strb	r3, [r7, #7]
    SUBGRF_WriteCommand( RADIO_SET_STOPRXTIMERONPREAMBLE, ( uint8_t* )&enable, 1 );
 8019fc6:	1dfb      	adds	r3, r7, #7
 8019fc8:	2201      	movs	r2, #1
 8019fca:	4619      	mov	r1, r3
 8019fcc:	209f      	movs	r0, #159	@ 0x9f
 8019fce:	f000 fd77 	bl	801aac0 <SUBGRF_WriteCommand>
}
 8019fd2:	bf00      	nop
 8019fd4:	3708      	adds	r7, #8
 8019fd6:	46bd      	mov	sp, r7
 8019fd8:	bd80      	pop	{r7, pc}

08019fda <SUBGRF_SetLoRaSymbNumTimeout>:

void SUBGRF_SetLoRaSymbNumTimeout( uint8_t symbNum )
{
 8019fda:	b580      	push	{r7, lr}
 8019fdc:	b084      	sub	sp, #16
 8019fde:	af00      	add	r7, sp, #0
 8019fe0:	4603      	mov	r3, r0
 8019fe2:	71fb      	strb	r3, [r7, #7]
    SUBGRF_WriteCommand( RADIO_SET_LORASYMBTIMEOUT, &symbNum, 1 );
 8019fe4:	1dfb      	adds	r3, r7, #7
 8019fe6:	2201      	movs	r2, #1
 8019fe8:	4619      	mov	r1, r3
 8019fea:	20a0      	movs	r0, #160	@ 0xa0
 8019fec:	f000 fd68 	bl	801aac0 <SUBGRF_WriteCommand>

    if( symbNum >= 64 )
 8019ff0:	79fb      	ldrb	r3, [r7, #7]
 8019ff2:	2b3f      	cmp	r3, #63	@ 0x3f
 8019ff4:	d91c      	bls.n	801a030 <SUBGRF_SetLoRaSymbNumTimeout+0x56>
    {
        uint8_t mant = symbNum >> 1;
 8019ff6:	79fb      	ldrb	r3, [r7, #7]
 8019ff8:	085b      	lsrs	r3, r3, #1
 8019ffa:	73fb      	strb	r3, [r7, #15]
        uint8_t exp  = 0;
 8019ffc:	2300      	movs	r3, #0
 8019ffe:	73bb      	strb	r3, [r7, #14]
        uint8_t reg  = 0;
 801a000:	2300      	movs	r3, #0
 801a002:	737b      	strb	r3, [r7, #13]

        while( mant > 31 )
 801a004:	e005      	b.n	801a012 <SUBGRF_SetLoRaSymbNumTimeout+0x38>
        {
            mant >>= 2;
 801a006:	7bfb      	ldrb	r3, [r7, #15]
 801a008:	089b      	lsrs	r3, r3, #2
 801a00a:	73fb      	strb	r3, [r7, #15]
            exp++;
 801a00c:	7bbb      	ldrb	r3, [r7, #14]
 801a00e:	3301      	adds	r3, #1
 801a010:	73bb      	strb	r3, [r7, #14]
        while( mant > 31 )
 801a012:	7bfb      	ldrb	r3, [r7, #15]
 801a014:	2b1f      	cmp	r3, #31
 801a016:	d8f6      	bhi.n	801a006 <SUBGRF_SetLoRaSymbNumTimeout+0x2c>
        }

        reg = exp + ( mant << 3 );
 801a018:	7bfb      	ldrb	r3, [r7, #15]
 801a01a:	00db      	lsls	r3, r3, #3
 801a01c:	b2da      	uxtb	r2, r3
 801a01e:	7bbb      	ldrb	r3, [r7, #14]
 801a020:	4413      	add	r3, r2
 801a022:	737b      	strb	r3, [r7, #13]
        SUBGRF_WriteRegister( REG_LR_SYNCH_TIMEOUT, reg );
 801a024:	7b7b      	ldrb	r3, [r7, #13]
 801a026:	4619      	mov	r1, r3
 801a028:	f240 7006 	movw	r0, #1798	@ 0x706
 801a02c:	f000 fc7e 	bl	801a92c <SUBGRF_WriteRegister>
    }
}
 801a030:	bf00      	nop
 801a032:	3710      	adds	r7, #16
 801a034:	46bd      	mov	sp, r7
 801a036:	bd80      	pop	{r7, pc}

0801a038 <SUBGRF_SetRegulatorMode>:

void SUBGRF_SetRegulatorMode( void )
{
 801a038:	b580      	push	{r7, lr}
 801a03a:	b082      	sub	sp, #8
 801a03c:	af00      	add	r7, sp, #0
    RadioRegulatorMode_t mode;

    if ( ( 1UL == RBI_IsDCDC() ) && ( 1UL == DCDC_ENABLE ) )
 801a03e:	f7f1 f832 	bl	800b0a6 <RBI_IsDCDC>
 801a042:	4603      	mov	r3, r0
 801a044:	2b01      	cmp	r3, #1
 801a046:	d102      	bne.n	801a04e <SUBGRF_SetRegulatorMode+0x16>
    {
        mode = USE_DCDC ;
 801a048:	2301      	movs	r3, #1
 801a04a:	71fb      	strb	r3, [r7, #7]
 801a04c:	e001      	b.n	801a052 <SUBGRF_SetRegulatorMode+0x1a>
    }
    else
    {
        mode = USE_LDO ;
 801a04e:	2300      	movs	r3, #0
 801a050:	71fb      	strb	r3, [r7, #7]
    }
    SUBGRF_WriteCommand( RADIO_SET_REGULATORMODE, ( uint8_t* )&mode, 1 );
 801a052:	1dfb      	adds	r3, r7, #7
 801a054:	2201      	movs	r2, #1
 801a056:	4619      	mov	r1, r3
 801a058:	2096      	movs	r0, #150	@ 0x96
 801a05a:	f000 fd31 	bl	801aac0 <SUBGRF_WriteCommand>
}
 801a05e:	bf00      	nop
 801a060:	3708      	adds	r7, #8
 801a062:	46bd      	mov	sp, r7
 801a064:	bd80      	pop	{r7, pc}

0801a066 <SUBGRF_Calibrate>:

void SUBGRF_Calibrate( CalibrationParams_t calibParam )
{
 801a066:	b580      	push	{r7, lr}
 801a068:	b084      	sub	sp, #16
 801a06a:	af00      	add	r7, sp, #0
 801a06c:	7138      	strb	r0, [r7, #4]
    uint8_t value = ( ( ( uint8_t )calibParam.Fields.ImgEnable << 6 ) |
 801a06e:	793b      	ldrb	r3, [r7, #4]
 801a070:	f3c3 1380 	ubfx	r3, r3, #6, #1
 801a074:	b2db      	uxtb	r3, r3
 801a076:	b25b      	sxtb	r3, r3
 801a078:	019b      	lsls	r3, r3, #6
 801a07a:	b25a      	sxtb	r2, r3
                      ( ( uint8_t )calibParam.Fields.ADCBulkPEnable << 5 ) |
 801a07c:	793b      	ldrb	r3, [r7, #4]
 801a07e:	f3c3 1340 	ubfx	r3, r3, #5, #1
 801a082:	b2db      	uxtb	r3, r3
    uint8_t value = ( ( ( uint8_t )calibParam.Fields.ImgEnable << 6 ) |
 801a084:	b25b      	sxtb	r3, r3
 801a086:	015b      	lsls	r3, r3, #5
 801a088:	b25b      	sxtb	r3, r3
 801a08a:	4313      	orrs	r3, r2
 801a08c:	b25a      	sxtb	r2, r3
                      ( ( uint8_t )calibParam.Fields.ADCBulkNEnable << 4 ) |
 801a08e:	793b      	ldrb	r3, [r7, #4]
 801a090:	f3c3 1300 	ubfx	r3, r3, #4, #1
 801a094:	b2db      	uxtb	r3, r3
                      ( ( uint8_t )calibParam.Fields.ADCBulkPEnable << 5 ) |
 801a096:	b25b      	sxtb	r3, r3
 801a098:	011b      	lsls	r3, r3, #4
 801a09a:	b25b      	sxtb	r3, r3
 801a09c:	4313      	orrs	r3, r2
 801a09e:	b25a      	sxtb	r2, r3
                      ( ( uint8_t )calibParam.Fields.ADCPulseEnable << 3 ) |
 801a0a0:	793b      	ldrb	r3, [r7, #4]
 801a0a2:	f3c3 03c0 	ubfx	r3, r3, #3, #1
 801a0a6:	b2db      	uxtb	r3, r3
                      ( ( uint8_t )calibParam.Fields.ADCBulkNEnable << 4 ) |
 801a0a8:	b25b      	sxtb	r3, r3
 801a0aa:	00db      	lsls	r3, r3, #3
 801a0ac:	b25b      	sxtb	r3, r3
 801a0ae:	4313      	orrs	r3, r2
 801a0b0:	b25a      	sxtb	r2, r3
                      ( ( uint8_t )calibParam.Fields.PLLEnable << 2 ) |
 801a0b2:	793b      	ldrb	r3, [r7, #4]
 801a0b4:	f3c3 0380 	ubfx	r3, r3, #2, #1
 801a0b8:	b2db      	uxtb	r3, r3
                      ( ( uint8_t )calibParam.Fields.ADCPulseEnable << 3 ) |
 801a0ba:	b25b      	sxtb	r3, r3
 801a0bc:	009b      	lsls	r3, r3, #2
 801a0be:	b25b      	sxtb	r3, r3
 801a0c0:	4313      	orrs	r3, r2
 801a0c2:	b25a      	sxtb	r2, r3
                      ( ( uint8_t )calibParam.Fields.RC13MEnable << 1 ) |
 801a0c4:	793b      	ldrb	r3, [r7, #4]
 801a0c6:	f3c3 0340 	ubfx	r3, r3, #1, #1
 801a0ca:	b2db      	uxtb	r3, r3
                      ( ( uint8_t )calibParam.Fields.PLLEnable << 2 ) |
 801a0cc:	b25b      	sxtb	r3, r3
 801a0ce:	005b      	lsls	r3, r3, #1
 801a0d0:	b25b      	sxtb	r3, r3
 801a0d2:	4313      	orrs	r3, r2
 801a0d4:	b25a      	sxtb	r2, r3
                      ( ( uint8_t )calibParam.Fields.RC64KEnable ) );
 801a0d6:	793b      	ldrb	r3, [r7, #4]
 801a0d8:	f3c3 0300 	ubfx	r3, r3, #0, #1
 801a0dc:	b2db      	uxtb	r3, r3
 801a0de:	b25b      	sxtb	r3, r3
                      ( ( uint8_t )calibParam.Fields.RC13MEnable << 1 ) |
 801a0e0:	4313      	orrs	r3, r2
 801a0e2:	b25b      	sxtb	r3, r3
 801a0e4:	b2db      	uxtb	r3, r3
    uint8_t value = ( ( ( uint8_t )calibParam.Fields.ImgEnable << 6 ) |
 801a0e6:	73fb      	strb	r3, [r7, #15]

    SUBGRF_WriteCommand( RADIO_CALIBRATE, &value, 1 );
 801a0e8:	f107 030f 	add.w	r3, r7, #15
 801a0ec:	2201      	movs	r2, #1
 801a0ee:	4619      	mov	r1, r3
 801a0f0:	2089      	movs	r0, #137	@ 0x89
 801a0f2:	f000 fce5 	bl	801aac0 <SUBGRF_WriteCommand>
}
 801a0f6:	bf00      	nop
 801a0f8:	3710      	adds	r7, #16
 801a0fa:	46bd      	mov	sp, r7
 801a0fc:	bd80      	pop	{r7, pc}
	...

0801a100 <SUBGRF_CalibrateImage>:

void SUBGRF_CalibrateImage( uint32_t freq )
{
 801a100:	b580      	push	{r7, lr}
 801a102:	b084      	sub	sp, #16
 801a104:	af00      	add	r7, sp, #0
 801a106:	6078      	str	r0, [r7, #4]
    uint8_t calFreq[2];

    if( freq > 900000000 )
 801a108:	687b      	ldr	r3, [r7, #4]
 801a10a:	4a1d      	ldr	r2, [pc, #116]	@ (801a180 <SUBGRF_CalibrateImage+0x80>)
 801a10c:	4293      	cmp	r3, r2
 801a10e:	d904      	bls.n	801a11a <SUBGRF_CalibrateImage+0x1a>
    {
        calFreq[0] = 0xE1;
 801a110:	23e1      	movs	r3, #225	@ 0xe1
 801a112:	733b      	strb	r3, [r7, #12]
        calFreq[1] = 0xE9;
 801a114:	23e9      	movs	r3, #233	@ 0xe9
 801a116:	737b      	strb	r3, [r7, #13]
 801a118:	e027      	b.n	801a16a <SUBGRF_CalibrateImage+0x6a>
    }
    else if( freq > 850000000 )
 801a11a:	687b      	ldr	r3, [r7, #4]
 801a11c:	4a19      	ldr	r2, [pc, #100]	@ (801a184 <SUBGRF_CalibrateImage+0x84>)
 801a11e:	4293      	cmp	r3, r2
 801a120:	d904      	bls.n	801a12c <SUBGRF_CalibrateImage+0x2c>
    {
        calFreq[0] = 0xD7;
 801a122:	23d7      	movs	r3, #215	@ 0xd7
 801a124:	733b      	strb	r3, [r7, #12]
        calFreq[1] = 0xDB;
 801a126:	23db      	movs	r3, #219	@ 0xdb
 801a128:	737b      	strb	r3, [r7, #13]
 801a12a:	e01e      	b.n	801a16a <SUBGRF_CalibrateImage+0x6a>
    }
    else if( freq > 770000000 )
 801a12c:	687b      	ldr	r3, [r7, #4]
 801a12e:	4a16      	ldr	r2, [pc, #88]	@ (801a188 <SUBGRF_CalibrateImage+0x88>)
 801a130:	4293      	cmp	r3, r2
 801a132:	d904      	bls.n	801a13e <SUBGRF_CalibrateImage+0x3e>
    {
        calFreq[0] = 0xC1;
 801a134:	23c1      	movs	r3, #193	@ 0xc1
 801a136:	733b      	strb	r3, [r7, #12]
        calFreq[1] = 0xC5;
 801a138:	23c5      	movs	r3, #197	@ 0xc5
 801a13a:	737b      	strb	r3, [r7, #13]
 801a13c:	e015      	b.n	801a16a <SUBGRF_CalibrateImage+0x6a>
    }
    else if( freq > 460000000 )
 801a13e:	687b      	ldr	r3, [r7, #4]
 801a140:	4a12      	ldr	r2, [pc, #72]	@ (801a18c <SUBGRF_CalibrateImage+0x8c>)
 801a142:	4293      	cmp	r3, r2
 801a144:	d904      	bls.n	801a150 <SUBGRF_CalibrateImage+0x50>
    {
        calFreq[0] = 0x75;
 801a146:	2375      	movs	r3, #117	@ 0x75
 801a148:	733b      	strb	r3, [r7, #12]
        calFreq[1] = 0x81;
 801a14a:	2381      	movs	r3, #129	@ 0x81
 801a14c:	737b      	strb	r3, [r7, #13]
 801a14e:	e00c      	b.n	801a16a <SUBGRF_CalibrateImage+0x6a>
    }
    else if( freq > 425000000 )
 801a150:	687b      	ldr	r3, [r7, #4]
 801a152:	4a0f      	ldr	r2, [pc, #60]	@ (801a190 <SUBGRF_CalibrateImage+0x90>)
 801a154:	4293      	cmp	r3, r2
 801a156:	d904      	bls.n	801a162 <SUBGRF_CalibrateImage+0x62>
    {
        calFreq[0] = 0x6B;
 801a158:	236b      	movs	r3, #107	@ 0x6b
 801a15a:	733b      	strb	r3, [r7, #12]
        calFreq[1] = 0x6F;
 801a15c:	236f      	movs	r3, #111	@ 0x6f
 801a15e:	737b      	strb	r3, [r7, #13]
 801a160:	e003      	b.n	801a16a <SUBGRF_CalibrateImage+0x6a>
    }
    else /* freq <= 425000000*/
    {
        /* [ 156MHz - 171MHz ] */
        calFreq[0] = 0x29;
 801a162:	2329      	movs	r3, #41	@ 0x29
 801a164:	733b      	strb	r3, [r7, #12]
        calFreq[1] = 0x2B ;
 801a166:	232b      	movs	r3, #43	@ 0x2b
 801a168:	737b      	strb	r3, [r7, #13]
    }
    SUBGRF_WriteCommand( RADIO_CALIBRATEIMAGE, calFreq, 2 );
 801a16a:	f107 030c 	add.w	r3, r7, #12
 801a16e:	2202      	movs	r2, #2
 801a170:	4619      	mov	r1, r3
 801a172:	2098      	movs	r0, #152	@ 0x98
 801a174:	f000 fca4 	bl	801aac0 <SUBGRF_WriteCommand>
}
 801a178:	bf00      	nop
 801a17a:	3710      	adds	r7, #16
 801a17c:	46bd      	mov	sp, r7
 801a17e:	bd80      	pop	{r7, pc}
 801a180:	35a4e900 	.word	0x35a4e900
 801a184:	32a9f880 	.word	0x32a9f880
 801a188:	2de54480 	.word	0x2de54480
 801a18c:	1b6b0b00 	.word	0x1b6b0b00
 801a190:	1954fc40 	.word	0x1954fc40

0801a194 <SUBGRF_SetPaConfig>:

void SUBGRF_SetPaConfig( uint8_t paDutyCycle, uint8_t hpMax, uint8_t deviceSel, uint8_t paLut )
{
 801a194:	b590      	push	{r4, r7, lr}
 801a196:	b085      	sub	sp, #20
 801a198:	af00      	add	r7, sp, #0
 801a19a:	4604      	mov	r4, r0
 801a19c:	4608      	mov	r0, r1
 801a19e:	4611      	mov	r1, r2
 801a1a0:	461a      	mov	r2, r3
 801a1a2:	4623      	mov	r3, r4
 801a1a4:	71fb      	strb	r3, [r7, #7]
 801a1a6:	4603      	mov	r3, r0
 801a1a8:	71bb      	strb	r3, [r7, #6]
 801a1aa:	460b      	mov	r3, r1
 801a1ac:	717b      	strb	r3, [r7, #5]
 801a1ae:	4613      	mov	r3, r2
 801a1b0:	713b      	strb	r3, [r7, #4]
    uint8_t buf[4];

    buf[0] = paDutyCycle;
 801a1b2:	79fb      	ldrb	r3, [r7, #7]
 801a1b4:	733b      	strb	r3, [r7, #12]
    buf[1] = hpMax;
 801a1b6:	79bb      	ldrb	r3, [r7, #6]
 801a1b8:	737b      	strb	r3, [r7, #13]
    buf[2] = deviceSel;
 801a1ba:	797b      	ldrb	r3, [r7, #5]
 801a1bc:	73bb      	strb	r3, [r7, #14]
    buf[3] = paLut;
 801a1be:	793b      	ldrb	r3, [r7, #4]
 801a1c0:	73fb      	strb	r3, [r7, #15]
    SUBGRF_WriteCommand( RADIO_SET_PACONFIG, buf, 4 );
 801a1c2:	f107 030c 	add.w	r3, r7, #12
 801a1c6:	2204      	movs	r2, #4
 801a1c8:	4619      	mov	r1, r3
 801a1ca:	2095      	movs	r0, #149	@ 0x95
 801a1cc:	f000 fc78 	bl	801aac0 <SUBGRF_WriteCommand>
}
 801a1d0:	bf00      	nop
 801a1d2:	3714      	adds	r7, #20
 801a1d4:	46bd      	mov	sp, r7
 801a1d6:	bd90      	pop	{r4, r7, pc}

0801a1d8 <SUBGRF_SetDioIrqParams>:
{
    SUBGRF_WriteCommand( RADIO_SET_TXFALLBACKMODE, &fallbackMode, 1 );
}

void SUBGRF_SetDioIrqParams( uint16_t irqMask, uint16_t dio1Mask, uint16_t dio2Mask, uint16_t dio3Mask )
{
 801a1d8:	b590      	push	{r4, r7, lr}
 801a1da:	b085      	sub	sp, #20
 801a1dc:	af00      	add	r7, sp, #0
 801a1de:	4604      	mov	r4, r0
 801a1e0:	4608      	mov	r0, r1
 801a1e2:	4611      	mov	r1, r2
 801a1e4:	461a      	mov	r2, r3
 801a1e6:	4623      	mov	r3, r4
 801a1e8:	80fb      	strh	r3, [r7, #6]
 801a1ea:	4603      	mov	r3, r0
 801a1ec:	80bb      	strh	r3, [r7, #4]
 801a1ee:	460b      	mov	r3, r1
 801a1f0:	807b      	strh	r3, [r7, #2]
 801a1f2:	4613      	mov	r3, r2
 801a1f4:	803b      	strh	r3, [r7, #0]
    uint8_t buf[8];

    buf[0] = ( uint8_t )( ( irqMask >> 8 ) & 0x00FF );
 801a1f6:	88fb      	ldrh	r3, [r7, #6]
 801a1f8:	0a1b      	lsrs	r3, r3, #8
 801a1fa:	b29b      	uxth	r3, r3
 801a1fc:	b2db      	uxtb	r3, r3
 801a1fe:	723b      	strb	r3, [r7, #8]
    buf[1] = ( uint8_t )( irqMask & 0x00FF );
 801a200:	88fb      	ldrh	r3, [r7, #6]
 801a202:	b2db      	uxtb	r3, r3
 801a204:	727b      	strb	r3, [r7, #9]
    buf[2] = ( uint8_t )( ( dio1Mask >> 8 ) & 0x00FF );
 801a206:	88bb      	ldrh	r3, [r7, #4]
 801a208:	0a1b      	lsrs	r3, r3, #8
 801a20a:	b29b      	uxth	r3, r3
 801a20c:	b2db      	uxtb	r3, r3
 801a20e:	72bb      	strb	r3, [r7, #10]
    buf[3] = ( uint8_t )( dio1Mask & 0x00FF );
 801a210:	88bb      	ldrh	r3, [r7, #4]
 801a212:	b2db      	uxtb	r3, r3
 801a214:	72fb      	strb	r3, [r7, #11]
    buf[4] = ( uint8_t )( ( dio2Mask >> 8 ) & 0x00FF );
 801a216:	887b      	ldrh	r3, [r7, #2]
 801a218:	0a1b      	lsrs	r3, r3, #8
 801a21a:	b29b      	uxth	r3, r3
 801a21c:	b2db      	uxtb	r3, r3
 801a21e:	733b      	strb	r3, [r7, #12]
    buf[5] = ( uint8_t )( dio2Mask & 0x00FF );
 801a220:	887b      	ldrh	r3, [r7, #2]
 801a222:	b2db      	uxtb	r3, r3
 801a224:	737b      	strb	r3, [r7, #13]
    buf[6] = ( uint8_t )( ( dio3Mask >> 8 ) & 0x00FF );
 801a226:	883b      	ldrh	r3, [r7, #0]
 801a228:	0a1b      	lsrs	r3, r3, #8
 801a22a:	b29b      	uxth	r3, r3
 801a22c:	b2db      	uxtb	r3, r3
 801a22e:	73bb      	strb	r3, [r7, #14]
    buf[7] = ( uint8_t )( dio3Mask & 0x00FF );
 801a230:	883b      	ldrh	r3, [r7, #0]
 801a232:	b2db      	uxtb	r3, r3
 801a234:	73fb      	strb	r3, [r7, #15]
    SUBGRF_WriteCommand( RADIO_CFG_DIOIRQ, buf, 8 );
 801a236:	f107 0308 	add.w	r3, r7, #8
 801a23a:	2208      	movs	r2, #8
 801a23c:	4619      	mov	r1, r3
 801a23e:	2008      	movs	r0, #8
 801a240:	f000 fc3e 	bl	801aac0 <SUBGRF_WriteCommand>
}
 801a244:	bf00      	nop
 801a246:	3714      	adds	r7, #20
 801a248:	46bd      	mov	sp, r7
 801a24a:	bd90      	pop	{r4, r7, pc}

0801a24c <SUBGRF_SetTcxoMode>:
    SUBGRF_ReadCommand( RADIO_GET_IRQSTATUS, irqStatus, 2 );
    return ( irqStatus[0] << 8 ) | irqStatus[1];
}

void SUBGRF_SetTcxoMode (RadioTcxoCtrlVoltage_t tcxoVoltage, uint32_t timeout )
{
 801a24c:	b580      	push	{r7, lr}
 801a24e:	b084      	sub	sp, #16
 801a250:	af00      	add	r7, sp, #0
 801a252:	4603      	mov	r3, r0
 801a254:	6039      	str	r1, [r7, #0]
 801a256:	71fb      	strb	r3, [r7, #7]
    uint8_t buf[4];

    buf[0] = tcxoVoltage & 0x07;
 801a258:	79fb      	ldrb	r3, [r7, #7]
 801a25a:	f003 0307 	and.w	r3, r3, #7
 801a25e:	b2db      	uxtb	r3, r3
 801a260:	733b      	strb	r3, [r7, #12]
    buf[1] = ( uint8_t )( ( timeout >> 16 ) & 0xFF );
 801a262:	683b      	ldr	r3, [r7, #0]
 801a264:	0c1b      	lsrs	r3, r3, #16
 801a266:	b2db      	uxtb	r3, r3
 801a268:	737b      	strb	r3, [r7, #13]
    buf[2] = ( uint8_t )( ( timeout >> 8 ) & 0xFF );
 801a26a:	683b      	ldr	r3, [r7, #0]
 801a26c:	0a1b      	lsrs	r3, r3, #8
 801a26e:	b2db      	uxtb	r3, r3
 801a270:	73bb      	strb	r3, [r7, #14]
    buf[3] = ( uint8_t )( timeout & 0xFF );
 801a272:	683b      	ldr	r3, [r7, #0]
 801a274:	b2db      	uxtb	r3, r3
 801a276:	73fb      	strb	r3, [r7, #15]

    SUBGRF_WriteCommand( RADIO_SET_TCXOMODE, buf, 4 );
 801a278:	f107 030c 	add.w	r3, r7, #12
 801a27c:	2204      	movs	r2, #4
 801a27e:	4619      	mov	r1, r3
 801a280:	2097      	movs	r0, #151	@ 0x97
 801a282:	f000 fc1d 	bl	801aac0 <SUBGRF_WriteCommand>
}
 801a286:	bf00      	nop
 801a288:	3710      	adds	r7, #16
 801a28a:	46bd      	mov	sp, r7
 801a28c:	bd80      	pop	{r7, pc}
	...

0801a290 <SUBGRF_SetRfFrequency>:

void SUBGRF_SetRfFrequency( uint32_t frequency )
{
 801a290:	e92d 43b0 	stmdb	sp!, {r4, r5, r7, r8, r9, lr}
 801a294:	b084      	sub	sp, #16
 801a296:	af00      	add	r7, sp, #0
 801a298:	6078      	str	r0, [r7, #4]
    uint8_t buf[4];
    uint32_t chan = 0;
 801a29a:	2300      	movs	r3, #0
 801a29c:	60fb      	str	r3, [r7, #12]

    if( ImageCalibrated == false )
 801a29e:	4b1d      	ldr	r3, [pc, #116]	@ (801a314 <SUBGRF_SetRfFrequency+0x84>)
 801a2a0:	781b      	ldrb	r3, [r3, #0]
 801a2a2:	f083 0301 	eor.w	r3, r3, #1
 801a2a6:	b2db      	uxtb	r3, r3
 801a2a8:	2b00      	cmp	r3, #0
 801a2aa:	d005      	beq.n	801a2b8 <SUBGRF_SetRfFrequency+0x28>
    {
        SUBGRF_CalibrateImage( frequency );
 801a2ac:	6878      	ldr	r0, [r7, #4]
 801a2ae:	f7ff ff27 	bl	801a100 <SUBGRF_CalibrateImage>
        ImageCalibrated = true;
 801a2b2:	4b18      	ldr	r3, [pc, #96]	@ (801a314 <SUBGRF_SetRfFrequency+0x84>)
 801a2b4:	2201      	movs	r2, #1
 801a2b6:	701a      	strb	r2, [r3, #0]
    }
    SX_FREQ_TO_CHANNEL(chan, frequency);
 801a2b8:	687b      	ldr	r3, [r7, #4]
 801a2ba:	2200      	movs	r2, #0
 801a2bc:	461c      	mov	r4, r3
 801a2be:	4615      	mov	r5, r2
 801a2c0:	ea4f 19d4 	mov.w	r9, r4, lsr #7
 801a2c4:	ea4f 6844 	mov.w	r8, r4, lsl #25
 801a2c8:	4a13      	ldr	r2, [pc, #76]	@ (801a318 <SUBGRF_SetRfFrequency+0x88>)
 801a2ca:	f04f 0300 	mov.w	r3, #0
 801a2ce:	4640      	mov	r0, r8
 801a2d0:	4649      	mov	r1, r9
 801a2d2:	f7e6 fc69 	bl	8000ba8 <__aeabi_uldivmod>
 801a2d6:	4602      	mov	r2, r0
 801a2d8:	460b      	mov	r3, r1
 801a2da:	4613      	mov	r3, r2
 801a2dc:	60fb      	str	r3, [r7, #12]
    buf[0] = ( uint8_t )( ( chan >> 24 ) & 0xFF );
 801a2de:	68fb      	ldr	r3, [r7, #12]
 801a2e0:	0e1b      	lsrs	r3, r3, #24
 801a2e2:	b2db      	uxtb	r3, r3
 801a2e4:	723b      	strb	r3, [r7, #8]
    buf[1] = ( uint8_t )( ( chan >> 16 ) & 0xFF );
 801a2e6:	68fb      	ldr	r3, [r7, #12]
 801a2e8:	0c1b      	lsrs	r3, r3, #16
 801a2ea:	b2db      	uxtb	r3, r3
 801a2ec:	727b      	strb	r3, [r7, #9]
    buf[2] = ( uint8_t )( ( chan >> 8 ) & 0xFF );
 801a2ee:	68fb      	ldr	r3, [r7, #12]
 801a2f0:	0a1b      	lsrs	r3, r3, #8
 801a2f2:	b2db      	uxtb	r3, r3
 801a2f4:	72bb      	strb	r3, [r7, #10]
    buf[3] = ( uint8_t )( chan & 0xFF );
 801a2f6:	68fb      	ldr	r3, [r7, #12]
 801a2f8:	b2db      	uxtb	r3, r3
 801a2fa:	72fb      	strb	r3, [r7, #11]
    SUBGRF_WriteCommand( RADIO_SET_RFFREQUENCY, buf, 4 );
 801a2fc:	f107 0308 	add.w	r3, r7, #8
 801a300:	2204      	movs	r2, #4
 801a302:	4619      	mov	r1, r3
 801a304:	2086      	movs	r0, #134	@ 0x86
 801a306:	f000 fbdb 	bl	801aac0 <SUBGRF_WriteCommand>
}
 801a30a:	bf00      	nop
 801a30c:	3710      	adds	r7, #16
 801a30e:	46bd      	mov	sp, r7
 801a310:	e8bd 83b0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, pc}
 801a314:	20001cfc 	.word	0x20001cfc
 801a318:	01e84800 	.word	0x01e84800

0801a31c <SUBGRF_SetPacketType>:

void SUBGRF_SetPacketType( RadioPacketTypes_t packetType )
{
 801a31c:	b580      	push	{r7, lr}
 801a31e:	b082      	sub	sp, #8
 801a320:	af00      	add	r7, sp, #0
 801a322:	4603      	mov	r3, r0
 801a324:	71fb      	strb	r3, [r7, #7]
    // Save packet type internally to avoid questioning the radio
    PacketType = packetType;
 801a326:	79fa      	ldrb	r2, [r7, #7]
 801a328:	4b09      	ldr	r3, [pc, #36]	@ (801a350 <SUBGRF_SetPacketType+0x34>)
 801a32a:	701a      	strb	r2, [r3, #0]

    if( packetType == PACKET_TYPE_GFSK )
 801a32c:	79fb      	ldrb	r3, [r7, #7]
 801a32e:	2b00      	cmp	r3, #0
 801a330:	d104      	bne.n	801a33c <SUBGRF_SetPacketType+0x20>
    {
        SUBGRF_WriteRegister( REG_BIT_SYNC, 0x00 );
 801a332:	2100      	movs	r1, #0
 801a334:	f240 60ac 	movw	r0, #1708	@ 0x6ac
 801a338:	f000 faf8 	bl	801a92c <SUBGRF_WriteRegister>
    }
    SUBGRF_WriteCommand( RADIO_SET_PACKETTYPE, ( uint8_t* )&packetType, 1 );
 801a33c:	1dfb      	adds	r3, r7, #7
 801a33e:	2201      	movs	r2, #1
 801a340:	4619      	mov	r1, r3
 801a342:	208a      	movs	r0, #138	@ 0x8a
 801a344:	f000 fbbc 	bl	801aac0 <SUBGRF_WriteCommand>
}
 801a348:	bf00      	nop
 801a34a:	3708      	adds	r7, #8
 801a34c:	46bd      	mov	sp, r7
 801a34e:	bd80      	pop	{r7, pc}
 801a350:	20001cf5 	.word	0x20001cf5

0801a354 <SUBGRF_GetPacketType>:

RadioPacketTypes_t SUBGRF_GetPacketType( void )
{
 801a354:	b480      	push	{r7}
 801a356:	af00      	add	r7, sp, #0
    return PacketType;
 801a358:	4b02      	ldr	r3, [pc, #8]	@ (801a364 <SUBGRF_GetPacketType+0x10>)
 801a35a:	781b      	ldrb	r3, [r3, #0]
}
 801a35c:	4618      	mov	r0, r3
 801a35e:	46bd      	mov	sp, r7
 801a360:	bc80      	pop	{r7}
 801a362:	4770      	bx	lr
 801a364:	20001cf5 	.word	0x20001cf5

0801a368 <SUBGRF_SetTxParams>:

void SUBGRF_SetTxParams( uint8_t paSelect, int8_t power, RadioRampTimes_t rampTime )
{
 801a368:	b580      	push	{r7, lr}
 801a36a:	b084      	sub	sp, #16
 801a36c:	af00      	add	r7, sp, #0
 801a36e:	4603      	mov	r3, r0
 801a370:	71fb      	strb	r3, [r7, #7]
 801a372:	460b      	mov	r3, r1
 801a374:	71bb      	strb	r3, [r7, #6]
 801a376:	4613      	mov	r3, r2
 801a378:	717b      	strb	r3, [r7, #5]
    uint8_t buf[2];
    int32_t max_power;

    if (paSelect == RFO_LP)
 801a37a:	79fb      	ldrb	r3, [r7, #7]
 801a37c:	2b01      	cmp	r3, #1
 801a37e:	d149      	bne.n	801a414 <SUBGRF_SetTxParams+0xac>
    {
        max_power = RBI_GetRFOMaxPowerConfig(RBI_RFO_LP_MAXPOWER);
 801a380:	2000      	movs	r0, #0
 801a382:	f7f0 fe97 	bl	800b0b4 <RBI_GetRFOMaxPowerConfig>
 801a386:	60f8      	str	r0, [r7, #12]
        if (power >  max_power)
 801a388:	f997 3006 	ldrsb.w	r3, [r7, #6]
 801a38c:	68fa      	ldr	r2, [r7, #12]
 801a38e:	429a      	cmp	r2, r3
 801a390:	da01      	bge.n	801a396 <SUBGRF_SetTxParams+0x2e>
        {
          power = max_power;
 801a392:	68fb      	ldr	r3, [r7, #12]
 801a394:	71bb      	strb	r3, [r7, #6]
        }
        if (max_power == 14)
 801a396:	68fb      	ldr	r3, [r7, #12]
 801a398:	2b0e      	cmp	r3, #14
 801a39a:	d10e      	bne.n	801a3ba <SUBGRF_SetTxParams+0x52>
        {
            SUBGRF_SetPaConfig(0x04, 0x00, 0x01, 0x01);
 801a39c:	2301      	movs	r3, #1
 801a39e:	2201      	movs	r2, #1
 801a3a0:	2100      	movs	r1, #0
 801a3a2:	2004      	movs	r0, #4
 801a3a4:	f7ff fef6 	bl	801a194 <SUBGRF_SetPaConfig>
            power = 0x0E - (max_power - power);
 801a3a8:	79ba      	ldrb	r2, [r7, #6]
 801a3aa:	68fb      	ldr	r3, [r7, #12]
 801a3ac:	b2db      	uxtb	r3, r3
 801a3ae:	1ad3      	subs	r3, r2, r3
 801a3b0:	b2db      	uxtb	r3, r3
 801a3b2:	330e      	adds	r3, #14
 801a3b4:	b2db      	uxtb	r3, r3
 801a3b6:	71bb      	strb	r3, [r7, #6]
 801a3b8:	e01f      	b.n	801a3fa <SUBGRF_SetTxParams+0x92>
        }
        else if (max_power == 10)
 801a3ba:	68fb      	ldr	r3, [r7, #12]
 801a3bc:	2b0a      	cmp	r3, #10
 801a3be:	d10e      	bne.n	801a3de <SUBGRF_SetTxParams+0x76>
        {
            SUBGRF_SetPaConfig(0x01, 0x00, 0x01, 0x01);
 801a3c0:	2301      	movs	r3, #1
 801a3c2:	2201      	movs	r2, #1
 801a3c4:	2100      	movs	r1, #0
 801a3c6:	2001      	movs	r0, #1
 801a3c8:	f7ff fee4 	bl	801a194 <SUBGRF_SetPaConfig>
            power = 0x0D - (max_power - power);
 801a3cc:	79ba      	ldrb	r2, [r7, #6]
 801a3ce:	68fb      	ldr	r3, [r7, #12]
 801a3d0:	b2db      	uxtb	r3, r3
 801a3d2:	1ad3      	subs	r3, r2, r3
 801a3d4:	b2db      	uxtb	r3, r3
 801a3d6:	330d      	adds	r3, #13
 801a3d8:	b2db      	uxtb	r3, r3
 801a3da:	71bb      	strb	r3, [r7, #6]
 801a3dc:	e00d      	b.n	801a3fa <SUBGRF_SetTxParams+0x92>
        }
        else /*default 15dBm*/
        {
            SUBGRF_SetPaConfig(0x07, 0x00, 0x01, 0x01);
 801a3de:	2301      	movs	r3, #1
 801a3e0:	2201      	movs	r2, #1
 801a3e2:	2100      	movs	r1, #0
 801a3e4:	2007      	movs	r0, #7
 801a3e6:	f7ff fed5 	bl	801a194 <SUBGRF_SetPaConfig>
            power = 0x0E - (max_power - power);
 801a3ea:	79ba      	ldrb	r2, [r7, #6]
 801a3ec:	68fb      	ldr	r3, [r7, #12]
 801a3ee:	b2db      	uxtb	r3, r3
 801a3f0:	1ad3      	subs	r3, r2, r3
 801a3f2:	b2db      	uxtb	r3, r3
 801a3f4:	330e      	adds	r3, #14
 801a3f6:	b2db      	uxtb	r3, r3
 801a3f8:	71bb      	strb	r3, [r7, #6]
        }
        if (power < -17)
 801a3fa:	f997 3006 	ldrsb.w	r3, [r7, #6]
 801a3fe:	f113 0f11 	cmn.w	r3, #17
 801a402:	da01      	bge.n	801a408 <SUBGRF_SetTxParams+0xa0>
        {
            power = -17;
 801a404:	23ef      	movs	r3, #239	@ 0xef
 801a406:	71bb      	strb	r3, [r7, #6]
        }
        SUBGRF_WriteRegister(REG_OCP, 0x18);   /* current max is 80 mA for the whole device*/
 801a408:	2118      	movs	r1, #24
 801a40a:	f640 00e7 	movw	r0, #2279	@ 0x8e7
 801a40e:	f000 fa8d 	bl	801a92c <SUBGRF_WriteRegister>
 801a412:	e067      	b.n	801a4e4 <SUBGRF_SetTxParams+0x17c>
    }
    else /* rfo_hp*/
    {
        /* WORKAROUND - Better Resistance of the RFO High Power Tx to Antenna Mismatch, see STM32WL Erratasheet*/
        SUBGRF_WriteRegister(REG_TX_CLAMP, SUBGRF_ReadRegister(REG_TX_CLAMP) | (0x0F << 1));
 801a414:	f640 00d8 	movw	r0, #2264	@ 0x8d8
 801a418:	f000 faaa 	bl	801a970 <SUBGRF_ReadRegister>
 801a41c:	4603      	mov	r3, r0
 801a41e:	f043 031e 	orr.w	r3, r3, #30
 801a422:	b2db      	uxtb	r3, r3
 801a424:	4619      	mov	r1, r3
 801a426:	f640 00d8 	movw	r0, #2264	@ 0x8d8
 801a42a:	f000 fa7f 	bl	801a92c <SUBGRF_WriteRegister>
        /* WORKAROUND END*/
        max_power = RBI_GetRFOMaxPowerConfig(RBI_RFO_HP_MAXPOWER);
 801a42e:	2001      	movs	r0, #1
 801a430:	f7f0 fe40 	bl	800b0b4 <RBI_GetRFOMaxPowerConfig>
 801a434:	60f8      	str	r0, [r7, #12]
        if (power > max_power)
 801a436:	f997 3006 	ldrsb.w	r3, [r7, #6]
 801a43a:	68fa      	ldr	r2, [r7, #12]
 801a43c:	429a      	cmp	r2, r3
 801a43e:	da01      	bge.n	801a444 <SUBGRF_SetTxParams+0xdc>
        {
            power = max_power;
 801a440:	68fb      	ldr	r3, [r7, #12]
 801a442:	71bb      	strb	r3, [r7, #6]
        }
        if (max_power == 20)
 801a444:	68fb      	ldr	r3, [r7, #12]
 801a446:	2b14      	cmp	r3, #20
 801a448:	d10e      	bne.n	801a468 <SUBGRF_SetTxParams+0x100>
        {
            SUBGRF_SetPaConfig(0x03, 0x05, 0x00, 0x01);
 801a44a:	2301      	movs	r3, #1
 801a44c:	2200      	movs	r2, #0
 801a44e:	2105      	movs	r1, #5
 801a450:	2003      	movs	r0, #3
 801a452:	f7ff fe9f 	bl	801a194 <SUBGRF_SetPaConfig>
            power = 0x16 - (max_power - power);
 801a456:	79ba      	ldrb	r2, [r7, #6]
 801a458:	68fb      	ldr	r3, [r7, #12]
 801a45a:	b2db      	uxtb	r3, r3
 801a45c:	1ad3      	subs	r3, r2, r3
 801a45e:	b2db      	uxtb	r3, r3
 801a460:	3316      	adds	r3, #22
 801a462:	b2db      	uxtb	r3, r3
 801a464:	71bb      	strb	r3, [r7, #6]
 801a466:	e031      	b.n	801a4cc <SUBGRF_SetTxParams+0x164>
        }
        else if (max_power == 17)
 801a468:	68fb      	ldr	r3, [r7, #12]
 801a46a:	2b11      	cmp	r3, #17
 801a46c:	d10e      	bne.n	801a48c <SUBGRF_SetTxParams+0x124>
        {
            SUBGRF_SetPaConfig(0x02, 0x03, 0x00, 0x01);
 801a46e:	2301      	movs	r3, #1
 801a470:	2200      	movs	r2, #0
 801a472:	2103      	movs	r1, #3
 801a474:	2002      	movs	r0, #2
 801a476:	f7ff fe8d 	bl	801a194 <SUBGRF_SetPaConfig>
            power = 0x16 - (max_power - power);
 801a47a:	79ba      	ldrb	r2, [r7, #6]
 801a47c:	68fb      	ldr	r3, [r7, #12]
 801a47e:	b2db      	uxtb	r3, r3
 801a480:	1ad3      	subs	r3, r2, r3
 801a482:	b2db      	uxtb	r3, r3
 801a484:	3316      	adds	r3, #22
 801a486:	b2db      	uxtb	r3, r3
 801a488:	71bb      	strb	r3, [r7, #6]
 801a48a:	e01f      	b.n	801a4cc <SUBGRF_SetTxParams+0x164>
        }
        else if (max_power == 14)
 801a48c:	68fb      	ldr	r3, [r7, #12]
 801a48e:	2b0e      	cmp	r3, #14
 801a490:	d10e      	bne.n	801a4b0 <SUBGRF_SetTxParams+0x148>
        {
            SUBGRF_SetPaConfig(0x02, 0x02, 0x00, 0x01);
 801a492:	2301      	movs	r3, #1
 801a494:	2200      	movs	r2, #0
 801a496:	2102      	movs	r1, #2
 801a498:	2002      	movs	r0, #2
 801a49a:	f7ff fe7b 	bl	801a194 <SUBGRF_SetPaConfig>
            power = 0x0E - (max_power - power);
 801a49e:	79ba      	ldrb	r2, [r7, #6]
 801a4a0:	68fb      	ldr	r3, [r7, #12]
 801a4a2:	b2db      	uxtb	r3, r3
 801a4a4:	1ad3      	subs	r3, r2, r3
 801a4a6:	b2db      	uxtb	r3, r3
 801a4a8:	330e      	adds	r3, #14
 801a4aa:	b2db      	uxtb	r3, r3
 801a4ac:	71bb      	strb	r3, [r7, #6]
 801a4ae:	e00d      	b.n	801a4cc <SUBGRF_SetTxParams+0x164>
        }
        else /*22dBm*/
        {
            SUBGRF_SetPaConfig(0x04, 0x07, 0x00, 0x01);
 801a4b0:	2301      	movs	r3, #1
 801a4b2:	2200      	movs	r2, #0
 801a4b4:	2107      	movs	r1, #7
 801a4b6:	2004      	movs	r0, #4
 801a4b8:	f7ff fe6c 	bl	801a194 <SUBGRF_SetPaConfig>
            power = 0x16 - (max_power - power);
 801a4bc:	79ba      	ldrb	r2, [r7, #6]
 801a4be:	68fb      	ldr	r3, [r7, #12]
 801a4c0:	b2db      	uxtb	r3, r3
 801a4c2:	1ad3      	subs	r3, r2, r3
 801a4c4:	b2db      	uxtb	r3, r3
 801a4c6:	3316      	adds	r3, #22
 801a4c8:	b2db      	uxtb	r3, r3
 801a4ca:	71bb      	strb	r3, [r7, #6]
        }
        if (power < -9)
 801a4cc:	f997 3006 	ldrsb.w	r3, [r7, #6]
 801a4d0:	f113 0f09 	cmn.w	r3, #9
 801a4d4:	da01      	bge.n	801a4da <SUBGRF_SetTxParams+0x172>
        {
            power = -9;
 801a4d6:	23f7      	movs	r3, #247	@ 0xf7
 801a4d8:	71bb      	strb	r3, [r7, #6]
        }
        SUBGRF_WriteRegister(REG_OCP, 0x38);   /*current max 160mA for the whole device*/
 801a4da:	2138      	movs	r1, #56	@ 0x38
 801a4dc:	f640 00e7 	movw	r0, #2279	@ 0x8e7
 801a4e0:	f000 fa24 	bl	801a92c <SUBGRF_WriteRegister>
    }
    buf[0] = power;
 801a4e4:	79bb      	ldrb	r3, [r7, #6]
 801a4e6:	723b      	strb	r3, [r7, #8]
    buf[1] = (uint8_t)rampTime;
 801a4e8:	797b      	ldrb	r3, [r7, #5]
 801a4ea:	727b      	strb	r3, [r7, #9]
    SUBGRF_WriteCommand(RADIO_SET_TXPARAMS, buf, 2);
 801a4ec:	f107 0308 	add.w	r3, r7, #8
 801a4f0:	2202      	movs	r2, #2
 801a4f2:	4619      	mov	r1, r3
 801a4f4:	208e      	movs	r0, #142	@ 0x8e
 801a4f6:	f000 fae3 	bl	801aac0 <SUBGRF_WriteCommand>
}
 801a4fa:	bf00      	nop
 801a4fc:	3710      	adds	r7, #16
 801a4fe:	46bd      	mov	sp, r7
 801a500:	bd80      	pop	{r7, pc}
	...

0801a504 <SUBGRF_SetModulationParams>:

void SUBGRF_SetModulationParams( ModulationParams_t *modulationParams )
{
 801a504:	e92d 43b0 	stmdb	sp!, {r4, r5, r7, r8, r9, lr}
 801a508:	b086      	sub	sp, #24
 801a50a:	af00      	add	r7, sp, #0
 801a50c:	6078      	str	r0, [r7, #4]
    uint8_t n;
    uint32_t tempVal = 0;
 801a50e:	2300      	movs	r3, #0
 801a510:	617b      	str	r3, [r7, #20]
    uint8_t buf[8] = { 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00 };
 801a512:	f107 0308 	add.w	r3, r7, #8
 801a516:	2200      	movs	r2, #0
 801a518:	601a      	str	r2, [r3, #0]
 801a51a:	605a      	str	r2, [r3, #4]

    // Check if required configuration corresponds to the stored packet type
    // If not, silently update radio packet type
    if( PacketType != modulationParams->PacketType )
 801a51c:	687b      	ldr	r3, [r7, #4]
 801a51e:	781a      	ldrb	r2, [r3, #0]
 801a520:	4b5c      	ldr	r3, [pc, #368]	@ (801a694 <SUBGRF_SetModulationParams+0x190>)
 801a522:	781b      	ldrb	r3, [r3, #0]
 801a524:	429a      	cmp	r2, r3
 801a526:	d004      	beq.n	801a532 <SUBGRF_SetModulationParams+0x2e>
    {
        SUBGRF_SetPacketType( modulationParams->PacketType );
 801a528:	687b      	ldr	r3, [r7, #4]
 801a52a:	781b      	ldrb	r3, [r3, #0]
 801a52c:	4618      	mov	r0, r3
 801a52e:	f7ff fef5 	bl	801a31c <SUBGRF_SetPacketType>
    }

    switch( modulationParams->PacketType )
 801a532:	687b      	ldr	r3, [r7, #4]
 801a534:	781b      	ldrb	r3, [r3, #0]
 801a536:	2b03      	cmp	r3, #3
 801a538:	f200 80a5 	bhi.w	801a686 <SUBGRF_SetModulationParams+0x182>
 801a53c:	a201      	add	r2, pc, #4	@ (adr r2, 801a544 <SUBGRF_SetModulationParams+0x40>)
 801a53e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 801a542:	bf00      	nop
 801a544:	0801a555 	.word	0x0801a555
 801a548:	0801a615 	.word	0x0801a615
 801a54c:	0801a5d7 	.word	0x0801a5d7
 801a550:	0801a643 	.word	0x0801a643
    {
    case PACKET_TYPE_GFSK:
        n = 8;
 801a554:	2308      	movs	r3, #8
 801a556:	74fb      	strb	r3, [r7, #19]
        tempVal = ( uint32_t )(( 32 * XTAL_FREQ ) / modulationParams->Params.Gfsk.BitRate );
 801a558:	687b      	ldr	r3, [r7, #4]
 801a55a:	685b      	ldr	r3, [r3, #4]
 801a55c:	4a4e      	ldr	r2, [pc, #312]	@ (801a698 <SUBGRF_SetModulationParams+0x194>)
 801a55e:	fbb2 f3f3 	udiv	r3, r2, r3
 801a562:	617b      	str	r3, [r7, #20]
        buf[0] = ( tempVal >> 16 ) & 0xFF;
 801a564:	697b      	ldr	r3, [r7, #20]
 801a566:	0c1b      	lsrs	r3, r3, #16
 801a568:	b2db      	uxtb	r3, r3
 801a56a:	723b      	strb	r3, [r7, #8]
        buf[1] = ( tempVal >> 8 ) & 0xFF;
 801a56c:	697b      	ldr	r3, [r7, #20]
 801a56e:	0a1b      	lsrs	r3, r3, #8
 801a570:	b2db      	uxtb	r3, r3
 801a572:	727b      	strb	r3, [r7, #9]
        buf[2] = tempVal & 0xFF;
 801a574:	697b      	ldr	r3, [r7, #20]
 801a576:	b2db      	uxtb	r3, r3
 801a578:	72bb      	strb	r3, [r7, #10]
        buf[3] = modulationParams->Params.Gfsk.ModulationShaping;
 801a57a:	687b      	ldr	r3, [r7, #4]
 801a57c:	7b1b      	ldrb	r3, [r3, #12]
 801a57e:	72fb      	strb	r3, [r7, #11]
        buf[4] = modulationParams->Params.Gfsk.Bandwidth;
 801a580:	687b      	ldr	r3, [r7, #4]
 801a582:	7b5b      	ldrb	r3, [r3, #13]
 801a584:	733b      	strb	r3, [r7, #12]
        SX_FREQ_TO_CHANNEL(tempVal, modulationParams->Params.Gfsk.Fdev);
 801a586:	687b      	ldr	r3, [r7, #4]
 801a588:	689b      	ldr	r3, [r3, #8]
 801a58a:	2200      	movs	r2, #0
 801a58c:	461c      	mov	r4, r3
 801a58e:	4615      	mov	r5, r2
 801a590:	ea4f 19d4 	mov.w	r9, r4, lsr #7
 801a594:	ea4f 6844 	mov.w	r8, r4, lsl #25
 801a598:	4a40      	ldr	r2, [pc, #256]	@ (801a69c <SUBGRF_SetModulationParams+0x198>)
 801a59a:	f04f 0300 	mov.w	r3, #0
 801a59e:	4640      	mov	r0, r8
 801a5a0:	4649      	mov	r1, r9
 801a5a2:	f7e6 fb01 	bl	8000ba8 <__aeabi_uldivmod>
 801a5a6:	4602      	mov	r2, r0
 801a5a8:	460b      	mov	r3, r1
 801a5aa:	4613      	mov	r3, r2
 801a5ac:	617b      	str	r3, [r7, #20]
        buf[5] = ( tempVal >> 16 ) & 0xFF;
 801a5ae:	697b      	ldr	r3, [r7, #20]
 801a5b0:	0c1b      	lsrs	r3, r3, #16
 801a5b2:	b2db      	uxtb	r3, r3
 801a5b4:	737b      	strb	r3, [r7, #13]
        buf[6] = ( tempVal >> 8 ) & 0xFF;
 801a5b6:	697b      	ldr	r3, [r7, #20]
 801a5b8:	0a1b      	lsrs	r3, r3, #8
 801a5ba:	b2db      	uxtb	r3, r3
 801a5bc:	73bb      	strb	r3, [r7, #14]
        buf[7] = ( tempVal& 0xFF );
 801a5be:	697b      	ldr	r3, [r7, #20]
 801a5c0:	b2db      	uxtb	r3, r3
 801a5c2:	73fb      	strb	r3, [r7, #15]
        SUBGRF_WriteCommand( RADIO_SET_MODULATIONPARAMS, buf, n );
 801a5c4:	7cfb      	ldrb	r3, [r7, #19]
 801a5c6:	b29a      	uxth	r2, r3
 801a5c8:	f107 0308 	add.w	r3, r7, #8
 801a5cc:	4619      	mov	r1, r3
 801a5ce:	208b      	movs	r0, #139	@ 0x8b
 801a5d0:	f000 fa76 	bl	801aac0 <SUBGRF_WriteCommand>
        break;
 801a5d4:	e058      	b.n	801a688 <SUBGRF_SetModulationParams+0x184>
    case PACKET_TYPE_BPSK:
        n = 4;
 801a5d6:	2304      	movs	r3, #4
 801a5d8:	74fb      	strb	r3, [r7, #19]
        tempVal = ( uint32_t ) (( 32 * XTAL_FREQ) / modulationParams->Params.Bpsk.BitRate );
 801a5da:	687b      	ldr	r3, [r7, #4]
 801a5dc:	691b      	ldr	r3, [r3, #16]
 801a5de:	4a2e      	ldr	r2, [pc, #184]	@ (801a698 <SUBGRF_SetModulationParams+0x194>)
 801a5e0:	fbb2 f3f3 	udiv	r3, r2, r3
 801a5e4:	617b      	str	r3, [r7, #20]
        buf[0] = ( tempVal >> 16 ) & 0xFF;
 801a5e6:	697b      	ldr	r3, [r7, #20]
 801a5e8:	0c1b      	lsrs	r3, r3, #16
 801a5ea:	b2db      	uxtb	r3, r3
 801a5ec:	723b      	strb	r3, [r7, #8]
        buf[1] = ( tempVal >> 8 ) & 0xFF;
 801a5ee:	697b      	ldr	r3, [r7, #20]
 801a5f0:	0a1b      	lsrs	r3, r3, #8
 801a5f2:	b2db      	uxtb	r3, r3
 801a5f4:	727b      	strb	r3, [r7, #9]
        buf[2] = tempVal & 0xFF;
 801a5f6:	697b      	ldr	r3, [r7, #20]
 801a5f8:	b2db      	uxtb	r3, r3
 801a5fa:	72bb      	strb	r3, [r7, #10]
        buf[3] = modulationParams->Params.Bpsk.ModulationShaping;
 801a5fc:	687b      	ldr	r3, [r7, #4]
 801a5fe:	7d1b      	ldrb	r3, [r3, #20]
 801a600:	72fb      	strb	r3, [r7, #11]
        SUBGRF_WriteCommand( RADIO_SET_MODULATIONPARAMS, buf, n );
 801a602:	7cfb      	ldrb	r3, [r7, #19]
 801a604:	b29a      	uxth	r2, r3
 801a606:	f107 0308 	add.w	r3, r7, #8
 801a60a:	4619      	mov	r1, r3
 801a60c:	208b      	movs	r0, #139	@ 0x8b
 801a60e:	f000 fa57 	bl	801aac0 <SUBGRF_WriteCommand>
        break;
 801a612:	e039      	b.n	801a688 <SUBGRF_SetModulationParams+0x184>
    case PACKET_TYPE_LORA:
        n = 4;
 801a614:	2304      	movs	r3, #4
 801a616:	74fb      	strb	r3, [r7, #19]
        buf[0] = modulationParams->Params.LoRa.SpreadingFactor;
 801a618:	687b      	ldr	r3, [r7, #4]
 801a61a:	7e1b      	ldrb	r3, [r3, #24]
 801a61c:	723b      	strb	r3, [r7, #8]
        buf[1] = modulationParams->Params.LoRa.Bandwidth;
 801a61e:	687b      	ldr	r3, [r7, #4]
 801a620:	7e5b      	ldrb	r3, [r3, #25]
 801a622:	727b      	strb	r3, [r7, #9]
        buf[2] = modulationParams->Params.LoRa.CodingRate;
 801a624:	687b      	ldr	r3, [r7, #4]
 801a626:	7e9b      	ldrb	r3, [r3, #26]
 801a628:	72bb      	strb	r3, [r7, #10]
        buf[3] = modulationParams->Params.LoRa.LowDatarateOptimize;
 801a62a:	687b      	ldr	r3, [r7, #4]
 801a62c:	7edb      	ldrb	r3, [r3, #27]
 801a62e:	72fb      	strb	r3, [r7, #11]

        SUBGRF_WriteCommand( RADIO_SET_MODULATIONPARAMS, buf, n );
 801a630:	7cfb      	ldrb	r3, [r7, #19]
 801a632:	b29a      	uxth	r2, r3
 801a634:	f107 0308 	add.w	r3, r7, #8
 801a638:	4619      	mov	r1, r3
 801a63a:	208b      	movs	r0, #139	@ 0x8b
 801a63c:	f000 fa40 	bl	801aac0 <SUBGRF_WriteCommand>

        break;
 801a640:	e022      	b.n	801a688 <SUBGRF_SetModulationParams+0x184>
    case PACKET_TYPE_GMSK:
        n = 5;
 801a642:	2305      	movs	r3, #5
 801a644:	74fb      	strb	r3, [r7, #19]
        tempVal = ( uint32_t )(( 32 *XTAL_FREQ) / modulationParams->Params.Gfsk.BitRate );
 801a646:	687b      	ldr	r3, [r7, #4]
 801a648:	685b      	ldr	r3, [r3, #4]
 801a64a:	4a13      	ldr	r2, [pc, #76]	@ (801a698 <SUBGRF_SetModulationParams+0x194>)
 801a64c:	fbb2 f3f3 	udiv	r3, r2, r3
 801a650:	617b      	str	r3, [r7, #20]
        buf[0] = ( tempVal >> 16 ) & 0xFF;
 801a652:	697b      	ldr	r3, [r7, #20]
 801a654:	0c1b      	lsrs	r3, r3, #16
 801a656:	b2db      	uxtb	r3, r3
 801a658:	723b      	strb	r3, [r7, #8]
        buf[1] = ( tempVal >> 8 ) & 0xFF;
 801a65a:	697b      	ldr	r3, [r7, #20]
 801a65c:	0a1b      	lsrs	r3, r3, #8
 801a65e:	b2db      	uxtb	r3, r3
 801a660:	727b      	strb	r3, [r7, #9]
        buf[2] = tempVal & 0xFF;
 801a662:	697b      	ldr	r3, [r7, #20]
 801a664:	b2db      	uxtb	r3, r3
 801a666:	72bb      	strb	r3, [r7, #10]
        buf[3] = modulationParams->Params.Gfsk.ModulationShaping;
 801a668:	687b      	ldr	r3, [r7, #4]
 801a66a:	7b1b      	ldrb	r3, [r3, #12]
 801a66c:	72fb      	strb	r3, [r7, #11]
        buf[4] = modulationParams->Params.Gfsk.Bandwidth;
 801a66e:	687b      	ldr	r3, [r7, #4]
 801a670:	7b5b      	ldrb	r3, [r3, #13]
 801a672:	733b      	strb	r3, [r7, #12]
        SUBGRF_WriteCommand( RADIO_SET_MODULATIONPARAMS, buf, n );
 801a674:	7cfb      	ldrb	r3, [r7, #19]
 801a676:	b29a      	uxth	r2, r3
 801a678:	f107 0308 	add.w	r3, r7, #8
 801a67c:	4619      	mov	r1, r3
 801a67e:	208b      	movs	r0, #139	@ 0x8b
 801a680:	f000 fa1e 	bl	801aac0 <SUBGRF_WriteCommand>
        break;
 801a684:	e000      	b.n	801a688 <SUBGRF_SetModulationParams+0x184>
    default:
    case PACKET_TYPE_NONE:
      break;
 801a686:	bf00      	nop
    }
}
 801a688:	bf00      	nop
 801a68a:	3718      	adds	r7, #24
 801a68c:	46bd      	mov	sp, r7
 801a68e:	e8bd 83b0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, pc}
 801a692:	bf00      	nop
 801a694:	20001cf5 	.word	0x20001cf5
 801a698:	3d090000 	.word	0x3d090000
 801a69c:	01e84800 	.word	0x01e84800

0801a6a0 <SUBGRF_SetPacketParams>:

void SUBGRF_SetPacketParams( PacketParams_t *packetParams )
{
 801a6a0:	b580      	push	{r7, lr}
 801a6a2:	b086      	sub	sp, #24
 801a6a4:	af00      	add	r7, sp, #0
 801a6a6:	6078      	str	r0, [r7, #4]
    uint8_t n;
    uint8_t crcVal = 0;
 801a6a8:	2300      	movs	r3, #0
 801a6aa:	75bb      	strb	r3, [r7, #22]
    uint8_t buf[9] = { 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00 };
 801a6ac:	f107 030c 	add.w	r3, r7, #12
 801a6b0:	2200      	movs	r2, #0
 801a6b2:	601a      	str	r2, [r3, #0]
 801a6b4:	605a      	str	r2, [r3, #4]
 801a6b6:	721a      	strb	r2, [r3, #8]

    // Check if required configuration corresponds to the stored packet type
    // If not, silently update radio packet type
    if( PacketType != packetParams->PacketType )
 801a6b8:	687b      	ldr	r3, [r7, #4]
 801a6ba:	781a      	ldrb	r2, [r3, #0]
 801a6bc:	4b44      	ldr	r3, [pc, #272]	@ (801a7d0 <SUBGRF_SetPacketParams+0x130>)
 801a6be:	781b      	ldrb	r3, [r3, #0]
 801a6c0:	429a      	cmp	r2, r3
 801a6c2:	d004      	beq.n	801a6ce <SUBGRF_SetPacketParams+0x2e>
    {
        SUBGRF_SetPacketType( packetParams->PacketType );
 801a6c4:	687b      	ldr	r3, [r7, #4]
 801a6c6:	781b      	ldrb	r3, [r3, #0]
 801a6c8:	4618      	mov	r0, r3
 801a6ca:	f7ff fe27 	bl	801a31c <SUBGRF_SetPacketType>
    }

    switch( packetParams->PacketType )
 801a6ce:	687b      	ldr	r3, [r7, #4]
 801a6d0:	781b      	ldrb	r3, [r3, #0]
 801a6d2:	2b03      	cmp	r3, #3
 801a6d4:	d878      	bhi.n	801a7c8 <SUBGRF_SetPacketParams+0x128>
 801a6d6:	a201      	add	r2, pc, #4	@ (adr r2, 801a6dc <SUBGRF_SetPacketParams+0x3c>)
 801a6d8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 801a6dc:	0801a6ed 	.word	0x0801a6ed
 801a6e0:	0801a77d 	.word	0x0801a77d
 801a6e4:	0801a771 	.word	0x0801a771
 801a6e8:	0801a6ed 	.word	0x0801a6ed
    {
    case PACKET_TYPE_GMSK:
    case PACKET_TYPE_GFSK:
        if( packetParams->Params.Gfsk.CrcLength == RADIO_CRC_2_BYTES_IBM )
 801a6ec:	687b      	ldr	r3, [r7, #4]
 801a6ee:	7a5b      	ldrb	r3, [r3, #9]
 801a6f0:	2bf1      	cmp	r3, #241	@ 0xf1
 801a6f2:	d10a      	bne.n	801a70a <SUBGRF_SetPacketParams+0x6a>
        {
            SUBGRF_SetCrcSeed( CRC_IBM_SEED );
 801a6f4:	f64f 70ff 	movw	r0, #65535	@ 0xffff
 801a6f8:	f7ff faa6 	bl	8019c48 <SUBGRF_SetCrcSeed>
            SUBGRF_SetCrcPolynomial( CRC_POLYNOMIAL_IBM );
 801a6fc:	f248 0005 	movw	r0, #32773	@ 0x8005
 801a700:	f7ff fac2 	bl	8019c88 <SUBGRF_SetCrcPolynomial>
            crcVal = RADIO_CRC_2_BYTES;
 801a704:	2302      	movs	r3, #2
 801a706:	75bb      	strb	r3, [r7, #22]
 801a708:	e011      	b.n	801a72e <SUBGRF_SetPacketParams+0x8e>
        }
        else if( packetParams->Params.Gfsk.CrcLength == RADIO_CRC_2_BYTES_CCIT )
 801a70a:	687b      	ldr	r3, [r7, #4]
 801a70c:	7a5b      	ldrb	r3, [r3, #9]
 801a70e:	2bf2      	cmp	r3, #242	@ 0xf2
 801a710:	d10a      	bne.n	801a728 <SUBGRF_SetPacketParams+0x88>
        {
            SUBGRF_SetCrcSeed( CRC_CCITT_SEED );
 801a712:	f641 500f 	movw	r0, #7439	@ 0x1d0f
 801a716:	f7ff fa97 	bl	8019c48 <SUBGRF_SetCrcSeed>
            SUBGRF_SetCrcPolynomial( CRC_POLYNOMIAL_CCITT );
 801a71a:	f241 0021 	movw	r0, #4129	@ 0x1021
 801a71e:	f7ff fab3 	bl	8019c88 <SUBGRF_SetCrcPolynomial>
            crcVal = RADIO_CRC_2_BYTES_INV;
 801a722:	2306      	movs	r3, #6
 801a724:	75bb      	strb	r3, [r7, #22]
 801a726:	e002      	b.n	801a72e <SUBGRF_SetPacketParams+0x8e>
        }
        else
        {
            crcVal = packetParams->Params.Gfsk.CrcLength;
 801a728:	687b      	ldr	r3, [r7, #4]
 801a72a:	7a5b      	ldrb	r3, [r3, #9]
 801a72c:	75bb      	strb	r3, [r7, #22]
        }
        n = 9;
 801a72e:	2309      	movs	r3, #9
 801a730:	75fb      	strb	r3, [r7, #23]
        buf[0] = ( packetParams->Params.Gfsk.PreambleLength >> 8 ) & 0xFF;
 801a732:	687b      	ldr	r3, [r7, #4]
 801a734:	885b      	ldrh	r3, [r3, #2]
 801a736:	0a1b      	lsrs	r3, r3, #8
 801a738:	b29b      	uxth	r3, r3
 801a73a:	b2db      	uxtb	r3, r3
 801a73c:	733b      	strb	r3, [r7, #12]
        buf[1] = packetParams->Params.Gfsk.PreambleLength;
 801a73e:	687b      	ldr	r3, [r7, #4]
 801a740:	885b      	ldrh	r3, [r3, #2]
 801a742:	b2db      	uxtb	r3, r3
 801a744:	737b      	strb	r3, [r7, #13]
        buf[2] = packetParams->Params.Gfsk.PreambleMinDetect;
 801a746:	687b      	ldr	r3, [r7, #4]
 801a748:	791b      	ldrb	r3, [r3, #4]
 801a74a:	73bb      	strb	r3, [r7, #14]
        buf[3] = ( packetParams->Params.Gfsk.SyncWordLength /*<< 3*/ ); // convert from byte to bit
 801a74c:	687b      	ldr	r3, [r7, #4]
 801a74e:	795b      	ldrb	r3, [r3, #5]
 801a750:	73fb      	strb	r3, [r7, #15]
        buf[4] = packetParams->Params.Gfsk.AddrComp;
 801a752:	687b      	ldr	r3, [r7, #4]
 801a754:	799b      	ldrb	r3, [r3, #6]
 801a756:	743b      	strb	r3, [r7, #16]
        buf[5] = packetParams->Params.Gfsk.HeaderType;
 801a758:	687b      	ldr	r3, [r7, #4]
 801a75a:	79db      	ldrb	r3, [r3, #7]
 801a75c:	747b      	strb	r3, [r7, #17]
        buf[6] = packetParams->Params.Gfsk.PayloadLength;
 801a75e:	687b      	ldr	r3, [r7, #4]
 801a760:	7a1b      	ldrb	r3, [r3, #8]
 801a762:	74bb      	strb	r3, [r7, #18]
        buf[7] = crcVal;
 801a764:	7dbb      	ldrb	r3, [r7, #22]
 801a766:	74fb      	strb	r3, [r7, #19]
        buf[8] = packetParams->Params.Gfsk.DcFree;
 801a768:	687b      	ldr	r3, [r7, #4]
 801a76a:	7a9b      	ldrb	r3, [r3, #10]
 801a76c:	753b      	strb	r3, [r7, #20]
        break;
 801a76e:	e022      	b.n	801a7b6 <SUBGRF_SetPacketParams+0x116>
    case PACKET_TYPE_BPSK:
        n = 1;
 801a770:	2301      	movs	r3, #1
 801a772:	75fb      	strb	r3, [r7, #23]
        buf[0] = packetParams->Params.Bpsk.PayloadLength;
 801a774:	687b      	ldr	r3, [r7, #4]
 801a776:	7b1b      	ldrb	r3, [r3, #12]
 801a778:	733b      	strb	r3, [r7, #12]
        break;
 801a77a:	e01c      	b.n	801a7b6 <SUBGRF_SetPacketParams+0x116>
    case PACKET_TYPE_LORA:
        n = 6;
 801a77c:	2306      	movs	r3, #6
 801a77e:	75fb      	strb	r3, [r7, #23]
        buf[0] = ( packetParams->Params.LoRa.PreambleLength >> 8 ) & 0xFF;
 801a780:	687b      	ldr	r3, [r7, #4]
 801a782:	89db      	ldrh	r3, [r3, #14]
 801a784:	0a1b      	lsrs	r3, r3, #8
 801a786:	b29b      	uxth	r3, r3
 801a788:	b2db      	uxtb	r3, r3
 801a78a:	733b      	strb	r3, [r7, #12]
        buf[1] = packetParams->Params.LoRa.PreambleLength;
 801a78c:	687b      	ldr	r3, [r7, #4]
 801a78e:	89db      	ldrh	r3, [r3, #14]
 801a790:	b2db      	uxtb	r3, r3
 801a792:	737b      	strb	r3, [r7, #13]
        buf[2] = LoRaHeaderType = packetParams->Params.LoRa.HeaderType;
 801a794:	687b      	ldr	r3, [r7, #4]
 801a796:	7c1a      	ldrb	r2, [r3, #16]
 801a798:	4b0e      	ldr	r3, [pc, #56]	@ (801a7d4 <SUBGRF_SetPacketParams+0x134>)
 801a79a:	4611      	mov	r1, r2
 801a79c:	7019      	strb	r1, [r3, #0]
 801a79e:	4613      	mov	r3, r2
 801a7a0:	73bb      	strb	r3, [r7, #14]
        buf[3] = packetParams->Params.LoRa.PayloadLength;
 801a7a2:	687b      	ldr	r3, [r7, #4]
 801a7a4:	7c5b      	ldrb	r3, [r3, #17]
 801a7a6:	73fb      	strb	r3, [r7, #15]
        buf[4] = packetParams->Params.LoRa.CrcMode;
 801a7a8:	687b      	ldr	r3, [r7, #4]
 801a7aa:	7c9b      	ldrb	r3, [r3, #18]
 801a7ac:	743b      	strb	r3, [r7, #16]
        buf[5] = packetParams->Params.LoRa.InvertIQ;
 801a7ae:	687b      	ldr	r3, [r7, #4]
 801a7b0:	7cdb      	ldrb	r3, [r3, #19]
 801a7b2:	747b      	strb	r3, [r7, #17]
        break;
 801a7b4:	bf00      	nop
    default:
    case PACKET_TYPE_NONE:
        return;
    }
    SUBGRF_WriteCommand( RADIO_SET_PACKETPARAMS, buf, n );
 801a7b6:	7dfb      	ldrb	r3, [r7, #23]
 801a7b8:	b29a      	uxth	r2, r3
 801a7ba:	f107 030c 	add.w	r3, r7, #12
 801a7be:	4619      	mov	r1, r3
 801a7c0:	208c      	movs	r0, #140	@ 0x8c
 801a7c2:	f000 f97d 	bl	801aac0 <SUBGRF_WriteCommand>
 801a7c6:	e000      	b.n	801a7ca <SUBGRF_SetPacketParams+0x12a>
        return;
 801a7c8:	bf00      	nop
}
 801a7ca:	3718      	adds	r7, #24
 801a7cc:	46bd      	mov	sp, r7
 801a7ce:	bd80      	pop	{r7, pc}
 801a7d0:	20001cf5 	.word	0x20001cf5
 801a7d4:	20001cf6 	.word	0x20001cf6

0801a7d8 <SUBGRF_SetBufferBaseAddress>:
    SUBGRF_WriteCommand( RADIO_SET_CADPARAMS, buf, 7 );
    OperatingMode = MODE_CAD;
}

void SUBGRF_SetBufferBaseAddress( uint8_t txBaseAddress, uint8_t rxBaseAddress )
{
 801a7d8:	b580      	push	{r7, lr}
 801a7da:	b084      	sub	sp, #16
 801a7dc:	af00      	add	r7, sp, #0
 801a7de:	4603      	mov	r3, r0
 801a7e0:	460a      	mov	r2, r1
 801a7e2:	71fb      	strb	r3, [r7, #7]
 801a7e4:	4613      	mov	r3, r2
 801a7e6:	71bb      	strb	r3, [r7, #6]
    uint8_t buf[2];

    buf[0] = txBaseAddress;
 801a7e8:	79fb      	ldrb	r3, [r7, #7]
 801a7ea:	733b      	strb	r3, [r7, #12]
    buf[1] = rxBaseAddress;
 801a7ec:	79bb      	ldrb	r3, [r7, #6]
 801a7ee:	737b      	strb	r3, [r7, #13]
    SUBGRF_WriteCommand( RADIO_SET_BUFFERBASEADDRESS, buf, 2 );
 801a7f0:	f107 030c 	add.w	r3, r7, #12
 801a7f4:	2202      	movs	r2, #2
 801a7f6:	4619      	mov	r1, r3
 801a7f8:	208f      	movs	r0, #143	@ 0x8f
 801a7fa:	f000 f961 	bl	801aac0 <SUBGRF_WriteCommand>
}
 801a7fe:	bf00      	nop
 801a800:	3710      	adds	r7, #16
 801a802:	46bd      	mov	sp, r7
 801a804:	bd80      	pop	{r7, pc}

0801a806 <SUBGRF_GetRssiInst>:
    status.Fields.ChipMode = ( stat & ( 0x07 << 4 ) ) >> 4;
    return status;
}

int8_t SUBGRF_GetRssiInst( void )
{
 801a806:	b580      	push	{r7, lr}
 801a808:	b082      	sub	sp, #8
 801a80a:	af00      	add	r7, sp, #0
    uint8_t buf[1];
    int8_t rssi = 0;
 801a80c:	2300      	movs	r3, #0
 801a80e:	71fb      	strb	r3, [r7, #7]

    SUBGRF_ReadCommand( RADIO_GET_RSSIINST, buf, 1 );
 801a810:	1d3b      	adds	r3, r7, #4
 801a812:	2201      	movs	r2, #1
 801a814:	4619      	mov	r1, r3
 801a816:	2015      	movs	r0, #21
 801a818:	f000 f974 	bl	801ab04 <SUBGRF_ReadCommand>
    rssi = -buf[0] >> 1;
 801a81c:	793b      	ldrb	r3, [r7, #4]
 801a81e:	425b      	negs	r3, r3
 801a820:	105b      	asrs	r3, r3, #1
 801a822:	71fb      	strb	r3, [r7, #7]
    return rssi;
 801a824:	f997 3007 	ldrsb.w	r3, [r7, #7]
}
 801a828:	4618      	mov	r0, r3
 801a82a:	3708      	adds	r7, #8
 801a82c:	46bd      	mov	sp, r7
 801a82e:	bd80      	pop	{r7, pc}

0801a830 <SUBGRF_GetRxBufferStatus>:

void SUBGRF_GetRxBufferStatus( uint8_t *payloadLength, uint8_t *rxStartBufferPointer )
{
 801a830:	b580      	push	{r7, lr}
 801a832:	b084      	sub	sp, #16
 801a834:	af00      	add	r7, sp, #0
 801a836:	6078      	str	r0, [r7, #4]
 801a838:	6039      	str	r1, [r7, #0]
    uint8_t status[2];

    SUBGRF_ReadCommand( RADIO_GET_RXBUFFERSTATUS, status, 2 );
 801a83a:	f107 030c 	add.w	r3, r7, #12
 801a83e:	2202      	movs	r2, #2
 801a840:	4619      	mov	r1, r3
 801a842:	2013      	movs	r0, #19
 801a844:	f000 f95e 	bl	801ab04 <SUBGRF_ReadCommand>

    // In case of LORA fixed header, the payloadLength is obtained by reading
    // the register REG_LR_PAYLOADLENGTH
    if( ( SUBGRF_GetPacketType( ) == PACKET_TYPE_LORA ) && ( LoRaHeaderType == LORA_PACKET_FIXED_LENGTH ) )
 801a848:	f7ff fd84 	bl	801a354 <SUBGRF_GetPacketType>
 801a84c:	4603      	mov	r3, r0
 801a84e:	2b01      	cmp	r3, #1
 801a850:	d10d      	bne.n	801a86e <SUBGRF_GetRxBufferStatus+0x3e>
 801a852:	4b0c      	ldr	r3, [pc, #48]	@ (801a884 <SUBGRF_GetRxBufferStatus+0x54>)
 801a854:	781b      	ldrb	r3, [r3, #0]
 801a856:	b2db      	uxtb	r3, r3
 801a858:	2b01      	cmp	r3, #1
 801a85a:	d108      	bne.n	801a86e <SUBGRF_GetRxBufferStatus+0x3e>
    {
        *payloadLength = SUBGRF_ReadRegister( REG_LR_PAYLOADLENGTH );
 801a85c:	f240 7002 	movw	r0, #1794	@ 0x702
 801a860:	f000 f886 	bl	801a970 <SUBGRF_ReadRegister>
 801a864:	4603      	mov	r3, r0
 801a866:	461a      	mov	r2, r3
 801a868:	687b      	ldr	r3, [r7, #4]
 801a86a:	701a      	strb	r2, [r3, #0]
 801a86c:	e002      	b.n	801a874 <SUBGRF_GetRxBufferStatus+0x44>
    }
    else
    {
        *payloadLength = status[0];
 801a86e:	7b3a      	ldrb	r2, [r7, #12]
 801a870:	687b      	ldr	r3, [r7, #4]
 801a872:	701a      	strb	r2, [r3, #0]
    }
    *rxStartBufferPointer = status[1];
 801a874:	7b7a      	ldrb	r2, [r7, #13]
 801a876:	683b      	ldr	r3, [r7, #0]
 801a878:	701a      	strb	r2, [r3, #0]
}
 801a87a:	bf00      	nop
 801a87c:	3710      	adds	r7, #16
 801a87e:	46bd      	mov	sp, r7
 801a880:	bd80      	pop	{r7, pc}
 801a882:	bf00      	nop
 801a884:	20001cf6 	.word	0x20001cf6

0801a888 <SUBGRF_GetPacketStatus>:

void SUBGRF_GetPacketStatus( PacketStatus_t *pktStatus )
{
 801a888:	b580      	push	{r7, lr}
 801a88a:	b084      	sub	sp, #16
 801a88c:	af00      	add	r7, sp, #0
 801a88e:	6078      	str	r0, [r7, #4]
    uint8_t status[3];

    SUBGRF_ReadCommand( RADIO_GET_PACKETSTATUS, status, 3 );
 801a890:	f107 030c 	add.w	r3, r7, #12
 801a894:	2203      	movs	r2, #3
 801a896:	4619      	mov	r1, r3
 801a898:	2014      	movs	r0, #20
 801a89a:	f000 f933 	bl	801ab04 <SUBGRF_ReadCommand>

    pktStatus->packetType = SUBGRF_GetPacketType( );
 801a89e:	f7ff fd59 	bl	801a354 <SUBGRF_GetPacketType>
 801a8a2:	4603      	mov	r3, r0
 801a8a4:	461a      	mov	r2, r3
 801a8a6:	687b      	ldr	r3, [r7, #4]
 801a8a8:	701a      	strb	r2, [r3, #0]
    switch( pktStatus->packetType )
 801a8aa:	687b      	ldr	r3, [r7, #4]
 801a8ac:	781b      	ldrb	r3, [r3, #0]
 801a8ae:	2b00      	cmp	r3, #0
 801a8b0:	d002      	beq.n	801a8b8 <SUBGRF_GetPacketStatus+0x30>
 801a8b2:	2b01      	cmp	r3, #1
 801a8b4:	d013      	beq.n	801a8de <SUBGRF_GetPacketStatus+0x56>
 801a8b6:	e02a      	b.n	801a90e <SUBGRF_GetPacketStatus+0x86>
    {
        case PACKET_TYPE_GFSK:
            pktStatus->Params.Gfsk.RxStatus = status[0];
 801a8b8:	7b3a      	ldrb	r2, [r7, #12]
 801a8ba:	687b      	ldr	r3, [r7, #4]
 801a8bc:	711a      	strb	r2, [r3, #4]
            pktStatus->Params.Gfsk.RssiSync = -status[1] >> 1;
 801a8be:	7b7b      	ldrb	r3, [r7, #13]
 801a8c0:	425b      	negs	r3, r3
 801a8c2:	105b      	asrs	r3, r3, #1
 801a8c4:	b25a      	sxtb	r2, r3
 801a8c6:	687b      	ldr	r3, [r7, #4]
 801a8c8:	719a      	strb	r2, [r3, #6]
            pktStatus->Params.Gfsk.RssiAvg = -status[2] >> 1;
 801a8ca:	7bbb      	ldrb	r3, [r7, #14]
 801a8cc:	425b      	negs	r3, r3
 801a8ce:	105b      	asrs	r3, r3, #1
 801a8d0:	b25a      	sxtb	r2, r3
 801a8d2:	687b      	ldr	r3, [r7, #4]
 801a8d4:	715a      	strb	r2, [r3, #5]
            pktStatus->Params.Gfsk.FreqError = 0;
 801a8d6:	687b      	ldr	r3, [r7, #4]
 801a8d8:	2200      	movs	r2, #0
 801a8da:	609a      	str	r2, [r3, #8]
            break;
 801a8dc:	e020      	b.n	801a920 <SUBGRF_GetPacketStatus+0x98>

        case PACKET_TYPE_LORA:
            pktStatus->Params.LoRa.RssiPkt = -status[0] >> 1;
 801a8de:	7b3b      	ldrb	r3, [r7, #12]
 801a8e0:	425b      	negs	r3, r3
 801a8e2:	105b      	asrs	r3, r3, #1
 801a8e4:	b25a      	sxtb	r2, r3
 801a8e6:	687b      	ldr	r3, [r7, #4]
 801a8e8:	731a      	strb	r2, [r3, #12]
            // Returns SNR value [dB] rounded to the nearest integer value
            pktStatus->Params.LoRa.SnrPkt = ( ( ( int8_t )status[1] ) + 2 ) >> 2;
 801a8ea:	7b7b      	ldrb	r3, [r7, #13]
 801a8ec:	b25b      	sxtb	r3, r3
 801a8ee:	3302      	adds	r3, #2
 801a8f0:	109b      	asrs	r3, r3, #2
 801a8f2:	b25a      	sxtb	r2, r3
 801a8f4:	687b      	ldr	r3, [r7, #4]
 801a8f6:	735a      	strb	r2, [r3, #13]
            pktStatus->Params.LoRa.SignalRssiPkt = -status[2] >> 1;
 801a8f8:	7bbb      	ldrb	r3, [r7, #14]
 801a8fa:	425b      	negs	r3, r3
 801a8fc:	105b      	asrs	r3, r3, #1
 801a8fe:	b25a      	sxtb	r2, r3
 801a900:	687b      	ldr	r3, [r7, #4]
 801a902:	739a      	strb	r2, [r3, #14]
            pktStatus->Params.LoRa.FreqError = FrequencyError;
 801a904:	4b08      	ldr	r3, [pc, #32]	@ (801a928 <SUBGRF_GetPacketStatus+0xa0>)
 801a906:	681a      	ldr	r2, [r3, #0]
 801a908:	687b      	ldr	r3, [r7, #4]
 801a90a:	611a      	str	r2, [r3, #16]
            break;
 801a90c:	e008      	b.n	801a920 <SUBGRF_GetPacketStatus+0x98>

        default:
        case PACKET_TYPE_NONE:
            // In that specific case, we set everything in the pktStatus to zeros
            // and reset the packet type accordingly
            RADIO_MEMSET8( pktStatus, 0, sizeof( PacketStatus_t ) );
 801a90e:	2214      	movs	r2, #20
 801a910:	2100      	movs	r1, #0
 801a912:	6878      	ldr	r0, [r7, #4]
 801a914:	f000 fc1d 	bl	801b152 <UTIL_MEM_set_8>
            pktStatus->packetType = PACKET_TYPE_NONE;
 801a918:	687b      	ldr	r3, [r7, #4]
 801a91a:	220f      	movs	r2, #15
 801a91c:	701a      	strb	r2, [r3, #0]
            break;
 801a91e:	bf00      	nop
    }
}
 801a920:	bf00      	nop
 801a922:	3710      	adds	r7, #16
 801a924:	46bd      	mov	sp, r7
 801a926:	bd80      	pop	{r7, pc}
 801a928:	20001cf8 	.word	0x20001cf8

0801a92c <SUBGRF_WriteRegister>:
    buf[1] = ( uint8_t )( ( uint16_t )irq & 0x00FF );
    SUBGRF_WriteCommand( RADIO_CLR_IRQSTATUS, buf, 2 );
}

void SUBGRF_WriteRegister( uint16_t addr, uint8_t data )
{
 801a92c:	b580      	push	{r7, lr}
 801a92e:	b086      	sub	sp, #24
 801a930:	af00      	add	r7, sp, #0
 801a932:	4603      	mov	r3, r0
 801a934:	460a      	mov	r2, r1
 801a936:	80fb      	strh	r3, [r7, #6]
 801a938:	4613      	mov	r3, r2
 801a93a:	717b      	strb	r3, [r7, #5]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 801a93c:	f3ef 8310 	mrs	r3, PRIMASK
 801a940:	60fb      	str	r3, [r7, #12]
  return(result);
 801a942:	68fb      	ldr	r3, [r7, #12]
    CRITICAL_SECTION_BEGIN();
 801a944:	617b      	str	r3, [r7, #20]
  __ASM volatile ("cpsid i" : : : "memory");
 801a946:	b672      	cpsid	i
}
 801a948:	bf00      	nop
    HAL_SUBGHZ_WriteRegisters( &hsubghz, addr, (uint8_t*)&data, 1 );
 801a94a:	1d7a      	adds	r2, r7, #5
 801a94c:	88f9      	ldrh	r1, [r7, #6]
 801a94e:	2301      	movs	r3, #1
 801a950:	4806      	ldr	r0, [pc, #24]	@ (801a96c <SUBGRF_WriteRegister+0x40>)
 801a952:	f7ec ff03 	bl	800775c <HAL_SUBGHZ_WriteRegisters>
 801a956:	697b      	ldr	r3, [r7, #20]
 801a958:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 801a95a:	693b      	ldr	r3, [r7, #16]
 801a95c:	f383 8810 	msr	PRIMASK, r3
}
 801a960:	bf00      	nop
    CRITICAL_SECTION_END();
}
 801a962:	bf00      	nop
 801a964:	3718      	adds	r7, #24
 801a966:	46bd      	mov	sp, r7
 801a968:	bd80      	pop	{r7, pc}
 801a96a:	bf00      	nop
 801a96c:	20000258 	.word	0x20000258

0801a970 <SUBGRF_ReadRegister>:

uint8_t SUBGRF_ReadRegister( uint16_t addr )
{
 801a970:	b580      	push	{r7, lr}
 801a972:	b086      	sub	sp, #24
 801a974:	af00      	add	r7, sp, #0
 801a976:	4603      	mov	r3, r0
 801a978:	80fb      	strh	r3, [r7, #6]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 801a97a:	f3ef 8310 	mrs	r3, PRIMASK
 801a97e:	60fb      	str	r3, [r7, #12]
  return(result);
 801a980:	68fb      	ldr	r3, [r7, #12]
    uint8_t data;
    CRITICAL_SECTION_BEGIN();
 801a982:	617b      	str	r3, [r7, #20]
  __ASM volatile ("cpsid i" : : : "memory");
 801a984:	b672      	cpsid	i
}
 801a986:	bf00      	nop
    HAL_SUBGHZ_ReadRegisters( &hsubghz, addr, &data, 1 );
 801a988:	f107 020b 	add.w	r2, r7, #11
 801a98c:	88f9      	ldrh	r1, [r7, #6]
 801a98e:	2301      	movs	r3, #1
 801a990:	4806      	ldr	r0, [pc, #24]	@ (801a9ac <SUBGRF_ReadRegister+0x3c>)
 801a992:	f7ec ff42 	bl	800781a <HAL_SUBGHZ_ReadRegisters>
 801a996:	697b      	ldr	r3, [r7, #20]
 801a998:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 801a99a:	693b      	ldr	r3, [r7, #16]
 801a99c:	f383 8810 	msr	PRIMASK, r3
}
 801a9a0:	bf00      	nop
    CRITICAL_SECTION_END();
    return data;
 801a9a2:	7afb      	ldrb	r3, [r7, #11]
}
 801a9a4:	4618      	mov	r0, r3
 801a9a6:	3718      	adds	r7, #24
 801a9a8:	46bd      	mov	sp, r7
 801a9aa:	bd80      	pop	{r7, pc}
 801a9ac:	20000258 	.word	0x20000258

0801a9b0 <SUBGRF_WriteRegisters>:

void SUBGRF_WriteRegisters( uint16_t address, uint8_t *buffer, uint16_t size )
{
 801a9b0:	b580      	push	{r7, lr}
 801a9b2:	b086      	sub	sp, #24
 801a9b4:	af00      	add	r7, sp, #0
 801a9b6:	4603      	mov	r3, r0
 801a9b8:	6039      	str	r1, [r7, #0]
 801a9ba:	80fb      	strh	r3, [r7, #6]
 801a9bc:	4613      	mov	r3, r2
 801a9be:	80bb      	strh	r3, [r7, #4]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 801a9c0:	f3ef 8310 	mrs	r3, PRIMASK
 801a9c4:	60fb      	str	r3, [r7, #12]
  return(result);
 801a9c6:	68fb      	ldr	r3, [r7, #12]
    CRITICAL_SECTION_BEGIN();
 801a9c8:	617b      	str	r3, [r7, #20]
  __ASM volatile ("cpsid i" : : : "memory");
 801a9ca:	b672      	cpsid	i
}
 801a9cc:	bf00      	nop
    HAL_SUBGHZ_WriteRegisters( &hsubghz, address, buffer, size );
 801a9ce:	88bb      	ldrh	r3, [r7, #4]
 801a9d0:	88f9      	ldrh	r1, [r7, #6]
 801a9d2:	683a      	ldr	r2, [r7, #0]
 801a9d4:	4806      	ldr	r0, [pc, #24]	@ (801a9f0 <SUBGRF_WriteRegisters+0x40>)
 801a9d6:	f7ec fec1 	bl	800775c <HAL_SUBGHZ_WriteRegisters>
 801a9da:	697b      	ldr	r3, [r7, #20]
 801a9dc:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 801a9de:	693b      	ldr	r3, [r7, #16]
 801a9e0:	f383 8810 	msr	PRIMASK, r3
}
 801a9e4:	bf00      	nop
    CRITICAL_SECTION_END();
}
 801a9e6:	bf00      	nop
 801a9e8:	3718      	adds	r7, #24
 801a9ea:	46bd      	mov	sp, r7
 801a9ec:	bd80      	pop	{r7, pc}
 801a9ee:	bf00      	nop
 801a9f0:	20000258 	.word	0x20000258

0801a9f4 <SUBGRF_ReadRegisters>:

void SUBGRF_ReadRegisters( uint16_t address, uint8_t *buffer, uint16_t size )
{
 801a9f4:	b580      	push	{r7, lr}
 801a9f6:	b086      	sub	sp, #24
 801a9f8:	af00      	add	r7, sp, #0
 801a9fa:	4603      	mov	r3, r0
 801a9fc:	6039      	str	r1, [r7, #0]
 801a9fe:	80fb      	strh	r3, [r7, #6]
 801aa00:	4613      	mov	r3, r2
 801aa02:	80bb      	strh	r3, [r7, #4]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 801aa04:	f3ef 8310 	mrs	r3, PRIMASK
 801aa08:	60fb      	str	r3, [r7, #12]
  return(result);
 801aa0a:	68fb      	ldr	r3, [r7, #12]
    CRITICAL_SECTION_BEGIN();
 801aa0c:	617b      	str	r3, [r7, #20]
  __ASM volatile ("cpsid i" : : : "memory");
 801aa0e:	b672      	cpsid	i
}
 801aa10:	bf00      	nop
    HAL_SUBGHZ_ReadRegisters( &hsubghz, address, buffer, size );
 801aa12:	88bb      	ldrh	r3, [r7, #4]
 801aa14:	88f9      	ldrh	r1, [r7, #6]
 801aa16:	683a      	ldr	r2, [r7, #0]
 801aa18:	4806      	ldr	r0, [pc, #24]	@ (801aa34 <SUBGRF_ReadRegisters+0x40>)
 801aa1a:	f7ec fefe 	bl	800781a <HAL_SUBGHZ_ReadRegisters>
 801aa1e:	697b      	ldr	r3, [r7, #20]
 801aa20:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 801aa22:	693b      	ldr	r3, [r7, #16]
 801aa24:	f383 8810 	msr	PRIMASK, r3
}
 801aa28:	bf00      	nop
    CRITICAL_SECTION_END();
}
 801aa2a:	bf00      	nop
 801aa2c:	3718      	adds	r7, #24
 801aa2e:	46bd      	mov	sp, r7
 801aa30:	bd80      	pop	{r7, pc}
 801aa32:	bf00      	nop
 801aa34:	20000258 	.word	0x20000258

0801aa38 <SUBGRF_WriteBuffer>:

void SUBGRF_WriteBuffer( uint8_t offset, uint8_t *buffer, uint8_t size )
{
 801aa38:	b580      	push	{r7, lr}
 801aa3a:	b086      	sub	sp, #24
 801aa3c:	af00      	add	r7, sp, #0
 801aa3e:	4603      	mov	r3, r0
 801aa40:	6039      	str	r1, [r7, #0]
 801aa42:	71fb      	strb	r3, [r7, #7]
 801aa44:	4613      	mov	r3, r2
 801aa46:	71bb      	strb	r3, [r7, #6]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 801aa48:	f3ef 8310 	mrs	r3, PRIMASK
 801aa4c:	60fb      	str	r3, [r7, #12]
  return(result);
 801aa4e:	68fb      	ldr	r3, [r7, #12]
    CRITICAL_SECTION_BEGIN();
 801aa50:	617b      	str	r3, [r7, #20]
  __ASM volatile ("cpsid i" : : : "memory");
 801aa52:	b672      	cpsid	i
}
 801aa54:	bf00      	nop
    HAL_SUBGHZ_WriteBuffer( &hsubghz, offset, buffer, size );
 801aa56:	79bb      	ldrb	r3, [r7, #6]
 801aa58:	b29b      	uxth	r3, r3
 801aa5a:	79f9      	ldrb	r1, [r7, #7]
 801aa5c:	683a      	ldr	r2, [r7, #0]
 801aa5e:	4806      	ldr	r0, [pc, #24]	@ (801aa78 <SUBGRF_WriteBuffer+0x40>)
 801aa60:	f7ec ffef 	bl	8007a42 <HAL_SUBGHZ_WriteBuffer>
 801aa64:	697b      	ldr	r3, [r7, #20]
 801aa66:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 801aa68:	693b      	ldr	r3, [r7, #16]
 801aa6a:	f383 8810 	msr	PRIMASK, r3
}
 801aa6e:	bf00      	nop
    CRITICAL_SECTION_END();
}
 801aa70:	bf00      	nop
 801aa72:	3718      	adds	r7, #24
 801aa74:	46bd      	mov	sp, r7
 801aa76:	bd80      	pop	{r7, pc}
 801aa78:	20000258 	.word	0x20000258

0801aa7c <SUBGRF_ReadBuffer>:

void SUBGRF_ReadBuffer( uint8_t offset, uint8_t *buffer, uint8_t size )
{
 801aa7c:	b580      	push	{r7, lr}
 801aa7e:	b086      	sub	sp, #24
 801aa80:	af00      	add	r7, sp, #0
 801aa82:	4603      	mov	r3, r0
 801aa84:	6039      	str	r1, [r7, #0]
 801aa86:	71fb      	strb	r3, [r7, #7]
 801aa88:	4613      	mov	r3, r2
 801aa8a:	71bb      	strb	r3, [r7, #6]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 801aa8c:	f3ef 8310 	mrs	r3, PRIMASK
 801aa90:	60fb      	str	r3, [r7, #12]
  return(result);
 801aa92:	68fb      	ldr	r3, [r7, #12]
    CRITICAL_SECTION_BEGIN();
 801aa94:	617b      	str	r3, [r7, #20]
  __ASM volatile ("cpsid i" : : : "memory");
 801aa96:	b672      	cpsid	i
}
 801aa98:	bf00      	nop
    HAL_SUBGHZ_ReadBuffer( &hsubghz, offset, buffer, size );
 801aa9a:	79bb      	ldrb	r3, [r7, #6]
 801aa9c:	b29b      	uxth	r3, r3
 801aa9e:	79f9      	ldrb	r1, [r7, #7]
 801aaa0:	683a      	ldr	r2, [r7, #0]
 801aaa2:	4806      	ldr	r0, [pc, #24]	@ (801aabc <SUBGRF_ReadBuffer+0x40>)
 801aaa4:	f7ed f820 	bl	8007ae8 <HAL_SUBGHZ_ReadBuffer>
 801aaa8:	697b      	ldr	r3, [r7, #20]
 801aaaa:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 801aaac:	693b      	ldr	r3, [r7, #16]
 801aaae:	f383 8810 	msr	PRIMASK, r3
}
 801aab2:	bf00      	nop
    CRITICAL_SECTION_END();
}
 801aab4:	bf00      	nop
 801aab6:	3718      	adds	r7, #24
 801aab8:	46bd      	mov	sp, r7
 801aaba:	bd80      	pop	{r7, pc}
 801aabc:	20000258 	.word	0x20000258

0801aac0 <SUBGRF_WriteCommand>:

void SUBGRF_WriteCommand( SUBGHZ_RadioSetCmd_t Command, uint8_t *pBuffer,
                                        uint16_t Size )
{
 801aac0:	b580      	push	{r7, lr}
 801aac2:	b086      	sub	sp, #24
 801aac4:	af00      	add	r7, sp, #0
 801aac6:	4603      	mov	r3, r0
 801aac8:	6039      	str	r1, [r7, #0]
 801aaca:	71fb      	strb	r3, [r7, #7]
 801aacc:	4613      	mov	r3, r2
 801aace:	80bb      	strh	r3, [r7, #4]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 801aad0:	f3ef 8310 	mrs	r3, PRIMASK
 801aad4:	60fb      	str	r3, [r7, #12]
  return(result);
 801aad6:	68fb      	ldr	r3, [r7, #12]
    CRITICAL_SECTION_BEGIN();
 801aad8:	617b      	str	r3, [r7, #20]
  __ASM volatile ("cpsid i" : : : "memory");
 801aada:	b672      	cpsid	i
}
 801aadc:	bf00      	nop
    HAL_SUBGHZ_ExecSetCmd( &hsubghz, Command, pBuffer, Size );
 801aade:	88bb      	ldrh	r3, [r7, #4]
 801aae0:	79f9      	ldrb	r1, [r7, #7]
 801aae2:	683a      	ldr	r2, [r7, #0]
 801aae4:	4806      	ldr	r0, [pc, #24]	@ (801ab00 <SUBGRF_WriteCommand+0x40>)
 801aae6:	f7ec fef9 	bl	80078dc <HAL_SUBGHZ_ExecSetCmd>
 801aaea:	697b      	ldr	r3, [r7, #20]
 801aaec:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 801aaee:	693b      	ldr	r3, [r7, #16]
 801aaf0:	f383 8810 	msr	PRIMASK, r3
}
 801aaf4:	bf00      	nop
    CRITICAL_SECTION_END();
}
 801aaf6:	bf00      	nop
 801aaf8:	3718      	adds	r7, #24
 801aafa:	46bd      	mov	sp, r7
 801aafc:	bd80      	pop	{r7, pc}
 801aafe:	bf00      	nop
 801ab00:	20000258 	.word	0x20000258

0801ab04 <SUBGRF_ReadCommand>:

void SUBGRF_ReadCommand( SUBGHZ_RadioGetCmd_t Command, uint8_t *pBuffer,
                                        uint16_t Size )
{
 801ab04:	b580      	push	{r7, lr}
 801ab06:	b086      	sub	sp, #24
 801ab08:	af00      	add	r7, sp, #0
 801ab0a:	4603      	mov	r3, r0
 801ab0c:	6039      	str	r1, [r7, #0]
 801ab0e:	71fb      	strb	r3, [r7, #7]
 801ab10:	4613      	mov	r3, r2
 801ab12:	80bb      	strh	r3, [r7, #4]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 801ab14:	f3ef 8310 	mrs	r3, PRIMASK
 801ab18:	60fb      	str	r3, [r7, #12]
  return(result);
 801ab1a:	68fb      	ldr	r3, [r7, #12]
    CRITICAL_SECTION_BEGIN();
 801ab1c:	617b      	str	r3, [r7, #20]
  __ASM volatile ("cpsid i" : : : "memory");
 801ab1e:	b672      	cpsid	i
}
 801ab20:	bf00      	nop
    HAL_SUBGHZ_ExecGetCmd( &hsubghz, Command, pBuffer, Size );
 801ab22:	88bb      	ldrh	r3, [r7, #4]
 801ab24:	79f9      	ldrb	r1, [r7, #7]
 801ab26:	683a      	ldr	r2, [r7, #0]
 801ab28:	4806      	ldr	r0, [pc, #24]	@ (801ab44 <SUBGRF_ReadCommand+0x40>)
 801ab2a:	f7ec ff36 	bl	800799a <HAL_SUBGHZ_ExecGetCmd>
 801ab2e:	697b      	ldr	r3, [r7, #20]
 801ab30:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 801ab32:	693b      	ldr	r3, [r7, #16]
 801ab34:	f383 8810 	msr	PRIMASK, r3
}
 801ab38:	bf00      	nop
    CRITICAL_SECTION_END();
}
 801ab3a:	bf00      	nop
 801ab3c:	3718      	adds	r7, #24
 801ab3e:	46bd      	mov	sp, r7
 801ab40:	bd80      	pop	{r7, pc}
 801ab42:	bf00      	nop
 801ab44:	20000258 	.word	0x20000258

0801ab48 <SUBGRF_SetSwitch>:

void SUBGRF_SetSwitch( uint8_t paSelect, RFState_t rxtx )
{
 801ab48:	b580      	push	{r7, lr}
 801ab4a:	b084      	sub	sp, #16
 801ab4c:	af00      	add	r7, sp, #0
 801ab4e:	4603      	mov	r3, r0
 801ab50:	460a      	mov	r2, r1
 801ab52:	71fb      	strb	r3, [r7, #7]
 801ab54:	4613      	mov	r3, r2
 801ab56:	71bb      	strb	r3, [r7, #6]
    RBI_Switch_TypeDef state = RBI_SWITCH_RX;
 801ab58:	2301      	movs	r3, #1
 801ab5a:	73fb      	strb	r3, [r7, #15]

    if (rxtx == RFSWITCH_TX)
 801ab5c:	79bb      	ldrb	r3, [r7, #6]
 801ab5e:	2b01      	cmp	r3, #1
 801ab60:	d10d      	bne.n	801ab7e <SUBGRF_SetSwitch+0x36>
    {
        if (paSelect == RFO_LP)
 801ab62:	79fb      	ldrb	r3, [r7, #7]
 801ab64:	2b01      	cmp	r3, #1
 801ab66:	d104      	bne.n	801ab72 <SUBGRF_SetSwitch+0x2a>
        {
            state = RBI_SWITCH_RFO_LP;
 801ab68:	2302      	movs	r3, #2
 801ab6a:	73fb      	strb	r3, [r7, #15]
            Radio_SMPS_Set(SMPS_DRIVE_SETTING_MAX);
 801ab6c:	2004      	movs	r0, #4
 801ab6e:	f000 f8ef 	bl	801ad50 <Radio_SMPS_Set>
        }
        if (paSelect == RFO_HP)
 801ab72:	79fb      	ldrb	r3, [r7, #7]
 801ab74:	2b02      	cmp	r3, #2
 801ab76:	d107      	bne.n	801ab88 <SUBGRF_SetSwitch+0x40>
        {
            state = RBI_SWITCH_RFO_HP;
 801ab78:	2303      	movs	r3, #3
 801ab7a:	73fb      	strb	r3, [r7, #15]
 801ab7c:	e004      	b.n	801ab88 <SUBGRF_SetSwitch+0x40>
        }
    }
    else
    {
        if (rxtx == RFSWITCH_RX)
 801ab7e:	79bb      	ldrb	r3, [r7, #6]
 801ab80:	2b00      	cmp	r3, #0
 801ab82:	d101      	bne.n	801ab88 <SUBGRF_SetSwitch+0x40>
        {
            state = RBI_SWITCH_RX;
 801ab84:	2301      	movs	r3, #1
 801ab86:	73fb      	strb	r3, [r7, #15]
        }
    }
    RBI_ConfigRFSwitch(state);
 801ab88:	7bfb      	ldrb	r3, [r7, #15]
 801ab8a:	4618      	mov	r0, r3
 801ab8c:	f7f0 fa6f 	bl	800b06e <RBI_ConfigRFSwitch>
}
 801ab90:	bf00      	nop
 801ab92:	3710      	adds	r7, #16
 801ab94:	46bd      	mov	sp, r7
 801ab96:	bd80      	pop	{r7, pc}

0801ab98 <SUBGRF_SetRfTxPower>:

uint8_t SUBGRF_SetRfTxPower( int8_t power )
{
 801ab98:	b580      	push	{r7, lr}
 801ab9a:	b084      	sub	sp, #16
 801ab9c:	af00      	add	r7, sp, #0
 801ab9e:	4603      	mov	r3, r0
 801aba0:	71fb      	strb	r3, [r7, #7]
    uint8_t paSelect= RFO_LP;
 801aba2:	2301      	movs	r3, #1
 801aba4:	73fb      	strb	r3, [r7, #15]

    int32_t TxConfig = RBI_GetTxConfig();
 801aba6:	f7f0 fa70 	bl	800b08a <RBI_GetTxConfig>
 801abaa:	60b8      	str	r0, [r7, #8]

    switch (TxConfig)
 801abac:	68bb      	ldr	r3, [r7, #8]
 801abae:	2b02      	cmp	r3, #2
 801abb0:	d016      	beq.n	801abe0 <SUBGRF_SetRfTxPower+0x48>
 801abb2:	68bb      	ldr	r3, [r7, #8]
 801abb4:	2b02      	cmp	r3, #2
 801abb6:	dc16      	bgt.n	801abe6 <SUBGRF_SetRfTxPower+0x4e>
 801abb8:	68bb      	ldr	r3, [r7, #8]
 801abba:	2b00      	cmp	r3, #0
 801abbc:	d003      	beq.n	801abc6 <SUBGRF_SetRfTxPower+0x2e>
 801abbe:	68bb      	ldr	r3, [r7, #8]
 801abc0:	2b01      	cmp	r3, #1
 801abc2:	d00a      	beq.n	801abda <SUBGRF_SetRfTxPower+0x42>
        {
            paSelect = RFO_HP;
            break;
        }
        default:
            break;
 801abc4:	e00f      	b.n	801abe6 <SUBGRF_SetRfTxPower+0x4e>
            if (power > 15)
 801abc6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 801abca:	2b0f      	cmp	r3, #15
 801abcc:	dd02      	ble.n	801abd4 <SUBGRF_SetRfTxPower+0x3c>
                paSelect = RFO_HP;
 801abce:	2302      	movs	r3, #2
 801abd0:	73fb      	strb	r3, [r7, #15]
            break;
 801abd2:	e009      	b.n	801abe8 <SUBGRF_SetRfTxPower+0x50>
                paSelect = RFO_LP;
 801abd4:	2301      	movs	r3, #1
 801abd6:	73fb      	strb	r3, [r7, #15]
            break;
 801abd8:	e006      	b.n	801abe8 <SUBGRF_SetRfTxPower+0x50>
            paSelect = RFO_LP;
 801abda:	2301      	movs	r3, #1
 801abdc:	73fb      	strb	r3, [r7, #15]
            break;
 801abde:	e003      	b.n	801abe8 <SUBGRF_SetRfTxPower+0x50>
            paSelect = RFO_HP;
 801abe0:	2302      	movs	r3, #2
 801abe2:	73fb      	strb	r3, [r7, #15]
            break;
 801abe4:	e000      	b.n	801abe8 <SUBGRF_SetRfTxPower+0x50>
            break;
 801abe6:	bf00      	nop
    }

    SUBGRF_SetTxParams( paSelect, power, RADIO_RAMP_40_US );
 801abe8:	f997 1007 	ldrsb.w	r1, [r7, #7]
 801abec:	7bfb      	ldrb	r3, [r7, #15]
 801abee:	2202      	movs	r2, #2
 801abf0:	4618      	mov	r0, r3
 801abf2:	f7ff fbb9 	bl	801a368 <SUBGRF_SetTxParams>

    return paSelect;
 801abf6:	7bfb      	ldrb	r3, [r7, #15]
}
 801abf8:	4618      	mov	r0, r3
 801abfa:	3710      	adds	r7, #16
 801abfc:	46bd      	mov	sp, r7
 801abfe:	bd80      	pop	{r7, pc}

0801ac00 <SUBGRF_GetRadioWakeUpTime>:

uint32_t SUBGRF_GetRadioWakeUpTime( void )
{
 801ac00:	b480      	push	{r7}
 801ac02:	af00      	add	r7, sp, #0
    return RF_WAKEUP_TIME;
 801ac04:	2301      	movs	r3, #1
}
 801ac06:	4618      	mov	r0, r3
 801ac08:	46bd      	mov	sp, r7
 801ac0a:	bc80      	pop	{r7}
 801ac0c:	4770      	bx	lr
	...

0801ac10 <HAL_SUBGHZ_TxCpltCallback>:

/* HAL_SUBGHz Callbacks definitions */
void HAL_SUBGHZ_TxCpltCallback(SUBGHZ_HandleTypeDef *hsubghz)
{
 801ac10:	b580      	push	{r7, lr}
 801ac12:	b082      	sub	sp, #8
 801ac14:	af00      	add	r7, sp, #0
 801ac16:	6078      	str	r0, [r7, #4]
    RadioOnDioIrqCb( IRQ_TX_DONE );
 801ac18:	4b03      	ldr	r3, [pc, #12]	@ (801ac28 <HAL_SUBGHZ_TxCpltCallback+0x18>)
 801ac1a:	681b      	ldr	r3, [r3, #0]
 801ac1c:	2001      	movs	r0, #1
 801ac1e:	4798      	blx	r3
}
 801ac20:	bf00      	nop
 801ac22:	3708      	adds	r7, #8
 801ac24:	46bd      	mov	sp, r7
 801ac26:	bd80      	pop	{r7, pc}
 801ac28:	20001d00 	.word	0x20001d00

0801ac2c <HAL_SUBGHZ_RxCpltCallback>:

void HAL_SUBGHZ_RxCpltCallback(SUBGHZ_HandleTypeDef *hsubghz)
{
 801ac2c:	b580      	push	{r7, lr}
 801ac2e:	b082      	sub	sp, #8
 801ac30:	af00      	add	r7, sp, #0
 801ac32:	6078      	str	r0, [r7, #4]
    RadioOnDioIrqCb( IRQ_RX_DONE );
 801ac34:	4b03      	ldr	r3, [pc, #12]	@ (801ac44 <HAL_SUBGHZ_RxCpltCallback+0x18>)
 801ac36:	681b      	ldr	r3, [r3, #0]
 801ac38:	2002      	movs	r0, #2
 801ac3a:	4798      	blx	r3
}
 801ac3c:	bf00      	nop
 801ac3e:	3708      	adds	r7, #8
 801ac40:	46bd      	mov	sp, r7
 801ac42:	bd80      	pop	{r7, pc}
 801ac44:	20001d00 	.word	0x20001d00

0801ac48 <HAL_SUBGHZ_CRCErrorCallback>:

void HAL_SUBGHZ_CRCErrorCallback (SUBGHZ_HandleTypeDef *hsubghz)
{
 801ac48:	b580      	push	{r7, lr}
 801ac4a:	b082      	sub	sp, #8
 801ac4c:	af00      	add	r7, sp, #0
 801ac4e:	6078      	str	r0, [r7, #4]
    RadioOnDioIrqCb( IRQ_CRC_ERROR);
 801ac50:	4b03      	ldr	r3, [pc, #12]	@ (801ac60 <HAL_SUBGHZ_CRCErrorCallback+0x18>)
 801ac52:	681b      	ldr	r3, [r3, #0]
 801ac54:	2040      	movs	r0, #64	@ 0x40
 801ac56:	4798      	blx	r3
}
 801ac58:	bf00      	nop
 801ac5a:	3708      	adds	r7, #8
 801ac5c:	46bd      	mov	sp, r7
 801ac5e:	bd80      	pop	{r7, pc}
 801ac60:	20001d00 	.word	0x20001d00

0801ac64 <HAL_SUBGHZ_CADStatusCallback>:

void HAL_SUBGHZ_CADStatusCallback(SUBGHZ_HandleTypeDef *hsubghz, HAL_SUBGHZ_CadStatusTypeDef cadstatus)
{
 801ac64:	b580      	push	{r7, lr}
 801ac66:	b082      	sub	sp, #8
 801ac68:	af00      	add	r7, sp, #0
 801ac6a:	6078      	str	r0, [r7, #4]
 801ac6c:	460b      	mov	r3, r1
 801ac6e:	70fb      	strb	r3, [r7, #3]
    switch (cadstatus)
 801ac70:	78fb      	ldrb	r3, [r7, #3]
 801ac72:	2b00      	cmp	r3, #0
 801ac74:	d002      	beq.n	801ac7c <HAL_SUBGHZ_CADStatusCallback+0x18>
 801ac76:	2b01      	cmp	r3, #1
 801ac78:	d005      	beq.n	801ac86 <HAL_SUBGHZ_CADStatusCallback+0x22>
            break;
        case HAL_SUBGHZ_CAD_DETECTED:
            RadioOnDioIrqCb( IRQ_CAD_DETECTED);
            break;
        default:
            break;
 801ac7a:	e00a      	b.n	801ac92 <HAL_SUBGHZ_CADStatusCallback+0x2e>
            RadioOnDioIrqCb( IRQ_CAD_CLEAR);
 801ac7c:	4b07      	ldr	r3, [pc, #28]	@ (801ac9c <HAL_SUBGHZ_CADStatusCallback+0x38>)
 801ac7e:	681b      	ldr	r3, [r3, #0]
 801ac80:	2080      	movs	r0, #128	@ 0x80
 801ac82:	4798      	blx	r3
            break;
 801ac84:	e005      	b.n	801ac92 <HAL_SUBGHZ_CADStatusCallback+0x2e>
            RadioOnDioIrqCb( IRQ_CAD_DETECTED);
 801ac86:	4b05      	ldr	r3, [pc, #20]	@ (801ac9c <HAL_SUBGHZ_CADStatusCallback+0x38>)
 801ac88:	681b      	ldr	r3, [r3, #0]
 801ac8a:	f44f 7080 	mov.w	r0, #256	@ 0x100
 801ac8e:	4798      	blx	r3
            break;
 801ac90:	bf00      	nop
    }
}
 801ac92:	bf00      	nop
 801ac94:	3708      	adds	r7, #8
 801ac96:	46bd      	mov	sp, r7
 801ac98:	bd80      	pop	{r7, pc}
 801ac9a:	bf00      	nop
 801ac9c:	20001d00 	.word	0x20001d00

0801aca0 <HAL_SUBGHZ_RxTxTimeoutCallback>:

void HAL_SUBGHZ_RxTxTimeoutCallback(SUBGHZ_HandleTypeDef *hsubghz)
{
 801aca0:	b580      	push	{r7, lr}
 801aca2:	b082      	sub	sp, #8
 801aca4:	af00      	add	r7, sp, #0
 801aca6:	6078      	str	r0, [r7, #4]
    RadioOnDioIrqCb( IRQ_RX_TX_TIMEOUT );
 801aca8:	4b04      	ldr	r3, [pc, #16]	@ (801acbc <HAL_SUBGHZ_RxTxTimeoutCallback+0x1c>)
 801acaa:	681b      	ldr	r3, [r3, #0]
 801acac:	f44f 7000 	mov.w	r0, #512	@ 0x200
 801acb0:	4798      	blx	r3
}
 801acb2:	bf00      	nop
 801acb4:	3708      	adds	r7, #8
 801acb6:	46bd      	mov	sp, r7
 801acb8:	bd80      	pop	{r7, pc}
 801acba:	bf00      	nop
 801acbc:	20001d00 	.word	0x20001d00

0801acc0 <HAL_SUBGHZ_HeaderErrorCallback>:

void HAL_SUBGHZ_HeaderErrorCallback(SUBGHZ_HandleTypeDef *hsubghz)
{
 801acc0:	b580      	push	{r7, lr}
 801acc2:	b082      	sub	sp, #8
 801acc4:	af00      	add	r7, sp, #0
 801acc6:	6078      	str	r0, [r7, #4]
    RadioOnDioIrqCb( IRQ_HEADER_ERROR );
 801acc8:	4b03      	ldr	r3, [pc, #12]	@ (801acd8 <HAL_SUBGHZ_HeaderErrorCallback+0x18>)
 801acca:	681b      	ldr	r3, [r3, #0]
 801accc:	2020      	movs	r0, #32
 801acce:	4798      	blx	r3
}
 801acd0:	bf00      	nop
 801acd2:	3708      	adds	r7, #8
 801acd4:	46bd      	mov	sp, r7
 801acd6:	bd80      	pop	{r7, pc}
 801acd8:	20001d00 	.word	0x20001d00

0801acdc <HAL_SUBGHZ_PreambleDetectedCallback>:

void HAL_SUBGHZ_PreambleDetectedCallback(SUBGHZ_HandleTypeDef *hsubghz)
{
 801acdc:	b580      	push	{r7, lr}
 801acde:	b082      	sub	sp, #8
 801ace0:	af00      	add	r7, sp, #0
 801ace2:	6078      	str	r0, [r7, #4]
    RadioOnDioIrqCb( IRQ_PREAMBLE_DETECTED );
 801ace4:	4b03      	ldr	r3, [pc, #12]	@ (801acf4 <HAL_SUBGHZ_PreambleDetectedCallback+0x18>)
 801ace6:	681b      	ldr	r3, [r3, #0]
 801ace8:	2004      	movs	r0, #4
 801acea:	4798      	blx	r3
}
 801acec:	bf00      	nop
 801acee:	3708      	adds	r7, #8
 801acf0:	46bd      	mov	sp, r7
 801acf2:	bd80      	pop	{r7, pc}
 801acf4:	20001d00 	.word	0x20001d00

0801acf8 <HAL_SUBGHZ_SyncWordValidCallback>:

void HAL_SUBGHZ_SyncWordValidCallback(SUBGHZ_HandleTypeDef *hsubghz)
{
 801acf8:	b580      	push	{r7, lr}
 801acfa:	b082      	sub	sp, #8
 801acfc:	af00      	add	r7, sp, #0
 801acfe:	6078      	str	r0, [r7, #4]
    RadioOnDioIrqCb( IRQ_SYNCWORD_VALID );
 801ad00:	4b03      	ldr	r3, [pc, #12]	@ (801ad10 <HAL_SUBGHZ_SyncWordValidCallback+0x18>)
 801ad02:	681b      	ldr	r3, [r3, #0]
 801ad04:	2008      	movs	r0, #8
 801ad06:	4798      	blx	r3
}
 801ad08:	bf00      	nop
 801ad0a:	3708      	adds	r7, #8
 801ad0c:	46bd      	mov	sp, r7
 801ad0e:	bd80      	pop	{r7, pc}
 801ad10:	20001d00 	.word	0x20001d00

0801ad14 <HAL_SUBGHZ_HeaderValidCallback>:

void HAL_SUBGHZ_HeaderValidCallback(SUBGHZ_HandleTypeDef *hsubghz)
{
 801ad14:	b580      	push	{r7, lr}
 801ad16:	b082      	sub	sp, #8
 801ad18:	af00      	add	r7, sp, #0
 801ad1a:	6078      	str	r0, [r7, #4]
    RadioOnDioIrqCb( IRQ_HEADER_VALID );
 801ad1c:	4b03      	ldr	r3, [pc, #12]	@ (801ad2c <HAL_SUBGHZ_HeaderValidCallback+0x18>)
 801ad1e:	681b      	ldr	r3, [r3, #0]
 801ad20:	2010      	movs	r0, #16
 801ad22:	4798      	blx	r3
}
 801ad24:	bf00      	nop
 801ad26:	3708      	adds	r7, #8
 801ad28:	46bd      	mov	sp, r7
 801ad2a:	bd80      	pop	{r7, pc}
 801ad2c:	20001d00 	.word	0x20001d00

0801ad30 <HAL_SUBGHZ_LrFhssHopCallback>:

void HAL_SUBGHZ_LrFhssHopCallback(SUBGHZ_HandleTypeDef *hsubghz)
{
 801ad30:	b580      	push	{r7, lr}
 801ad32:	b082      	sub	sp, #8
 801ad34:	af00      	add	r7, sp, #0
 801ad36:	6078      	str	r0, [r7, #4]
    RadioOnDioIrqCb( IRQ_LR_FHSS_HOP );
 801ad38:	4b04      	ldr	r3, [pc, #16]	@ (801ad4c <HAL_SUBGHZ_LrFhssHopCallback+0x1c>)
 801ad3a:	681b      	ldr	r3, [r3, #0]
 801ad3c:	f44f 4080 	mov.w	r0, #16384	@ 0x4000
 801ad40:	4798      	blx	r3
}
 801ad42:	bf00      	nop
 801ad44:	3708      	adds	r7, #8
 801ad46:	46bd      	mov	sp, r7
 801ad48:	bd80      	pop	{r7, pc}
 801ad4a:	bf00      	nop
 801ad4c:	20001d00 	.word	0x20001d00

0801ad50 <Radio_SMPS_Set>:

static void Radio_SMPS_Set(uint8_t level)
{
 801ad50:	b580      	push	{r7, lr}
 801ad52:	b084      	sub	sp, #16
 801ad54:	af00      	add	r7, sp, #0
 801ad56:	4603      	mov	r3, r0
 801ad58:	71fb      	strb	r3, [r7, #7]
  if ( 1U == RBI_IsDCDC() )
 801ad5a:	f7f0 f9a4 	bl	800b0a6 <RBI_IsDCDC>
 801ad5e:	4603      	mov	r3, r0
 801ad60:	2b01      	cmp	r3, #1
 801ad62:	d112      	bne.n	801ad8a <Radio_SMPS_Set+0x3a>
  {
    uint8_t modReg;
    modReg= SUBGRF_ReadRegister(SUBGHZ_SMPSC2R);
 801ad64:	f640 1023 	movw	r0, #2339	@ 0x923
 801ad68:	f7ff fe02 	bl	801a970 <SUBGRF_ReadRegister>
 801ad6c:	4603      	mov	r3, r0
 801ad6e:	73fb      	strb	r3, [r7, #15]
    modReg&= (~SMPS_DRV_MASK);
 801ad70:	7bfb      	ldrb	r3, [r7, #15]
 801ad72:	f023 0306 	bic.w	r3, r3, #6
 801ad76:	73fb      	strb	r3, [r7, #15]
    SUBGRF_WriteRegister(SUBGHZ_SMPSC2R, modReg | level);
 801ad78:	7bfa      	ldrb	r2, [r7, #15]
 801ad7a:	79fb      	ldrb	r3, [r7, #7]
 801ad7c:	4313      	orrs	r3, r2
 801ad7e:	b2db      	uxtb	r3, r3
 801ad80:	4619      	mov	r1, r3
 801ad82:	f640 1023 	movw	r0, #2339	@ 0x923
 801ad86:	f7ff fdd1 	bl	801a92c <SUBGRF_WriteRegister>
  }
}
 801ad8a:	bf00      	nop
 801ad8c:	3710      	adds	r7, #16
 801ad8e:	46bd      	mov	sp, r7
 801ad90:	bd80      	pop	{r7, pc}
	...

0801ad94 <SUBGRF_GetFskBandwidthRegValue>:

uint8_t SUBGRF_GetFskBandwidthRegValue( uint32_t bandwidth )
{
 801ad94:	b480      	push	{r7}
 801ad96:	b085      	sub	sp, #20
 801ad98:	af00      	add	r7, sp, #0
 801ad9a:	6078      	str	r0, [r7, #4]
    uint8_t i;

    if( bandwidth == 0 )
 801ad9c:	687b      	ldr	r3, [r7, #4]
 801ad9e:	2b00      	cmp	r3, #0
 801ada0:	d101      	bne.n	801ada6 <SUBGRF_GetFskBandwidthRegValue+0x12>
    {
        return( 0x1F );
 801ada2:	231f      	movs	r3, #31
 801ada4:	e017      	b.n	801add6 <SUBGRF_GetFskBandwidthRegValue+0x42>
    }

    for( i = 0; i < ( sizeof( FskBandwidths ) / sizeof( FskBandwidth_t ) ); i++ )
 801ada6:	2300      	movs	r3, #0
 801ada8:	73fb      	strb	r3, [r7, #15]
 801adaa:	e00f      	b.n	801adcc <SUBGRF_GetFskBandwidthRegValue+0x38>
    {
        if ( bandwidth < FskBandwidths[i].bandwidth )
 801adac:	7bfb      	ldrb	r3, [r7, #15]
 801adae:	4a0c      	ldr	r2, [pc, #48]	@ (801ade0 <SUBGRF_GetFskBandwidthRegValue+0x4c>)
 801adb0:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 801adb4:	687a      	ldr	r2, [r7, #4]
 801adb6:	429a      	cmp	r2, r3
 801adb8:	d205      	bcs.n	801adc6 <SUBGRF_GetFskBandwidthRegValue+0x32>
        {
            return FskBandwidths[i].RegValue;
 801adba:	7bfb      	ldrb	r3, [r7, #15]
 801adbc:	4a08      	ldr	r2, [pc, #32]	@ (801ade0 <SUBGRF_GetFskBandwidthRegValue+0x4c>)
 801adbe:	00db      	lsls	r3, r3, #3
 801adc0:	4413      	add	r3, r2
 801adc2:	791b      	ldrb	r3, [r3, #4]
 801adc4:	e007      	b.n	801add6 <SUBGRF_GetFskBandwidthRegValue+0x42>
    for( i = 0; i < ( sizeof( FskBandwidths ) / sizeof( FskBandwidth_t ) ); i++ )
 801adc6:	7bfb      	ldrb	r3, [r7, #15]
 801adc8:	3301      	adds	r3, #1
 801adca:	73fb      	strb	r3, [r7, #15]
 801adcc:	7bfb      	ldrb	r3, [r7, #15]
 801adce:	2b15      	cmp	r3, #21
 801add0:	d9ec      	bls.n	801adac <SUBGRF_GetFskBandwidthRegValue+0x18>
        }
    }
    // ERROR: Value not found
    while( 1 );
 801add2:	bf00      	nop
 801add4:	e7fd      	b.n	801add2 <SUBGRF_GetFskBandwidthRegValue+0x3e>
}
 801add6:	4618      	mov	r0, r3
 801add8:	3714      	adds	r7, #20
 801adda:	46bd      	mov	sp, r7
 801addc:	bc80      	pop	{r7}
 801adde:	4770      	bx	lr
 801ade0:	0801d5ac 	.word	0x0801d5ac

0801ade4 <SUBGRF_GetCFO>:
void SUBGRF_GetCFO( uint32_t bitRate, int32_t *cfo)
{
 801ade4:	b580      	push	{r7, lr}
 801ade6:	b08a      	sub	sp, #40	@ 0x28
 801ade8:	af00      	add	r7, sp, #0
 801adea:	6078      	str	r0, [r7, #4]
 801adec:	6039      	str	r1, [r7, #0]
  uint8_t BwMant[] = {4, 8, 10, 12};
 801adee:	4b35      	ldr	r3, [pc, #212]	@ (801aec4 <SUBGRF_GetCFO+0xe0>)
 801adf0:	60fb      	str	r3, [r7, #12]
  /* read demod bandwidth: mant bit4:3, exp bits 2:0 */
  uint8_t reg = (SUBGRF_ReadRegister( SUBGHZ_BWSELR ));
 801adf2:	f640 0007 	movw	r0, #2055	@ 0x807
 801adf6:	f7ff fdbb 	bl	801a970 <SUBGRF_ReadRegister>
 801adfa:	4603      	mov	r3, r0
 801adfc:	77fb      	strb	r3, [r7, #31]
  uint8_t bandwidth_mant = BwMant[( reg >> 3 ) & 0x3];
 801adfe:	7ffb      	ldrb	r3, [r7, #31]
 801ae00:	08db      	lsrs	r3, r3, #3
 801ae02:	b2db      	uxtb	r3, r3
 801ae04:	f003 0303 	and.w	r3, r3, #3
 801ae08:	3328      	adds	r3, #40	@ 0x28
 801ae0a:	443b      	add	r3, r7
 801ae0c:	f813 3c1c 	ldrb.w	r3, [r3, #-28]
 801ae10:	77bb      	strb	r3, [r7, #30]
  uint8_t bandwidth_exp = reg & 0x7;
 801ae12:	7ffb      	ldrb	r3, [r7, #31]
 801ae14:	f003 0307 	and.w	r3, r3, #7
 801ae18:	777b      	strb	r3, [r7, #29]
  uint32_t cf_fs = XTAL_FREQ / ( bandwidth_mant * ( 1 << ( bandwidth_exp + 1 )));
 801ae1a:	7fba      	ldrb	r2, [r7, #30]
 801ae1c:	7f7b      	ldrb	r3, [r7, #29]
 801ae1e:	3301      	adds	r3, #1
 801ae20:	fa02 f303 	lsl.w	r3, r2, r3
 801ae24:	461a      	mov	r2, r3
 801ae26:	4b28      	ldr	r3, [pc, #160]	@ (801aec8 <SUBGRF_GetCFO+0xe4>)
 801ae28:	fbb3 f3f2 	udiv	r3, r3, r2
 801ae2c:	61bb      	str	r3, [r7, #24]
  uint32_t cf_osr = cf_fs / bitRate;
 801ae2e:	69ba      	ldr	r2, [r7, #24]
 801ae30:	687b      	ldr	r3, [r7, #4]
 801ae32:	fbb2 f3f3 	udiv	r3, r2, r3
 801ae36:	617b      	str	r3, [r7, #20]
  uint8_t interp = 1;
 801ae38:	2301      	movs	r3, #1
 801ae3a:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  /* calculate demod interpolation factor */
  if (cf_osr * interp < 8)
 801ae3e:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 801ae42:	697a      	ldr	r2, [r7, #20]
 801ae44:	fb02 f303 	mul.w	r3, r2, r3
 801ae48:	2b07      	cmp	r3, #7
 801ae4a:	d802      	bhi.n	801ae52 <SUBGRF_GetCFO+0x6e>
  {
    interp = 2;
 801ae4c:	2302      	movs	r3, #2
 801ae4e:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }
  if (cf_osr * interp < 4)
 801ae52:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 801ae56:	697a      	ldr	r2, [r7, #20]
 801ae58:	fb02 f303 	mul.w	r3, r2, r3
 801ae5c:	2b03      	cmp	r3, #3
 801ae5e:	d802      	bhi.n	801ae66 <SUBGRF_GetCFO+0x82>
  {
    interp = 4;
 801ae60:	2304      	movs	r3, #4
 801ae62:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }
  /* calculate demod sampling frequency */
  uint32_t fs = cf_fs* interp;
 801ae66:	f897 2027 	ldrb.w	r2, [r7, #39]	@ 0x27
 801ae6a:	69bb      	ldr	r3, [r7, #24]
 801ae6c:	fb02 f303 	mul.w	r3, r2, r3
 801ae70:	613b      	str	r3, [r7, #16]
  /* get the cfo registers */
  int32_t cfo_bin = ( SUBGRF_ReadRegister( SUBGHZ_GCFORH ) & 0xF ) << 8;
 801ae72:	f44f 60d6 	mov.w	r0, #1712	@ 0x6b0
 801ae76:	f7ff fd7b 	bl	801a970 <SUBGRF_ReadRegister>
 801ae7a:	4603      	mov	r3, r0
 801ae7c:	021b      	lsls	r3, r3, #8
 801ae7e:	f403 6370 	and.w	r3, r3, #3840	@ 0xf00
 801ae82:	623b      	str	r3, [r7, #32]
  cfo_bin |= SUBGRF_ReadRegister( SUBGHZ_GCFORL );
 801ae84:	f240 60b1 	movw	r0, #1713	@ 0x6b1
 801ae88:	f7ff fd72 	bl	801a970 <SUBGRF_ReadRegister>
 801ae8c:	4603      	mov	r3, r0
 801ae8e:	461a      	mov	r2, r3
 801ae90:	6a3b      	ldr	r3, [r7, #32]
 801ae92:	4313      	orrs	r3, r2
 801ae94:	623b      	str	r3, [r7, #32]
  /* negate if 12 bits sign bit is 1 */
  if (( cfo_bin & 0x800 ) == 0x800 )
 801ae96:	6a3b      	ldr	r3, [r7, #32]
 801ae98:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 801ae9c:	2b00      	cmp	r3, #0
 801ae9e:	d005      	beq.n	801aeac <SUBGRF_GetCFO+0xc8>
  {
    cfo_bin |= 0xFFFFF000;
 801aea0:	6a3b      	ldr	r3, [r7, #32]
 801aea2:	ea6f 5303 	mvn.w	r3, r3, lsl #20
 801aea6:	ea6f 5313 	mvn.w	r3, r3, lsr #20
 801aeaa:	623b      	str	r3, [r7, #32]
  }
  /* calculate cfo in Hz */
  /* shift by 5 first to not saturate, cfo_bin on 12bits */
  *cfo = ((int32_t)( cfo_bin * ( fs >> 5 ))) >> ( 12 - 5 );
 801aeac:	693b      	ldr	r3, [r7, #16]
 801aeae:	095b      	lsrs	r3, r3, #5
 801aeb0:	6a3a      	ldr	r2, [r7, #32]
 801aeb2:	fb02 f303 	mul.w	r3, r2, r3
 801aeb6:	11da      	asrs	r2, r3, #7
 801aeb8:	683b      	ldr	r3, [r7, #0]
 801aeba:	601a      	str	r2, [r3, #0]
}
 801aebc:	bf00      	nop
 801aebe:	3728      	adds	r7, #40	@ 0x28
 801aec0:	46bd      	mov	sp, r7
 801aec2:	bd80      	pop	{r7, pc}
 801aec4:	0c0a0804 	.word	0x0c0a0804
 801aec8:	01e84800 	.word	0x01e84800

0801aecc <RFW_TransmitLongPacket>:
#endif /* RFW_ENABLE == 1 */

/* Exported functions --------------------------------------------------------*/
int32_t RFW_TransmitLongPacket( uint16_t payload_size, uint32_t timeout,
                                void ( *TxLongPacketGetNextChunkCb )( uint8_t **buffer, uint8_t buffer_size ) )
{
 801aecc:	b480      	push	{r7}
 801aece:	b087      	sub	sp, #28
 801aed0:	af00      	add	r7, sp, #0
 801aed2:	4603      	mov	r3, r0
 801aed4:	60b9      	str	r1, [r7, #8]
 801aed6:	607a      	str	r2, [r7, #4]
 801aed8:	81fb      	strh	r3, [r7, #14]
    int32_t status = 0;
 801aeda:	2300      	movs	r3, #0
 801aedc:	617b      	str	r3, [r7, #20]
        default:
            break;
        }
    }
#else
    status = -1;
 801aede:	f04f 33ff 	mov.w	r3, #4294967295
 801aee2:	617b      	str	r3, [r7, #20]
#endif /* RFW_LONGPACKET_ENABLE == 1 */
    return status;
 801aee4:	697b      	ldr	r3, [r7, #20]
}
 801aee6:	4618      	mov	r0, r3
 801aee8:	371c      	adds	r7, #28
 801aeea:	46bd      	mov	sp, r7
 801aeec:	bc80      	pop	{r7}
 801aeee:	4770      	bx	lr

0801aef0 <RFW_ReceiveLongPacket>:

int32_t RFW_ReceiveLongPacket( uint8_t boosted_mode, uint32_t timeout,
                               void ( *RxLongPacketStoreChunkCb )( uint8_t *buffer, uint8_t chunk_size ) )
{
 801aef0:	b480      	push	{r7}
 801aef2:	b087      	sub	sp, #28
 801aef4:	af00      	add	r7, sp, #0
 801aef6:	4603      	mov	r3, r0
 801aef8:	60b9      	str	r1, [r7, #8]
 801aefa:	607a      	str	r2, [r7, #4]
 801aefc:	73fb      	strb	r3, [r7, #15]
    int32_t status = 0;
 801aefe:	2300      	movs	r3, #0
 801af00:	617b      	str	r3, [r7, #20]
        {
            SUBGRF_SetRx( 0xFFFFFF ); /* Rx Continuous */
        }
    }
#else
    status = -1;
 801af02:	f04f 33ff 	mov.w	r3, #4294967295
 801af06:	617b      	str	r3, [r7, #20]
#endif /* RFW_LONGPACKET_ENABLE == 1 */
    return status;
 801af08:	697b      	ldr	r3, [r7, #20]
}
 801af0a:	4618      	mov	r0, r3
 801af0c:	371c      	adds	r7, #28
 801af0e:	46bd      	mov	sp, r7
 801af10:	bc80      	pop	{r7}
 801af12:	4770      	bx	lr

0801af14 <RFW_Init>:

int32_t RFW_Init( ConfigGeneric_t *config, RadioEvents_t *RadioEvents, TimerEvent_t *TimeoutTimerEvent )
{
 801af14:	b480      	push	{r7}
 801af16:	b085      	sub	sp, #20
 801af18:	af00      	add	r7, sp, #0
 801af1a:	60f8      	str	r0, [r7, #12]
 801af1c:	60b9      	str	r1, [r7, #8]
 801af1e:	607a      	str	r2, [r7, #4]
    RFWPacket.Init.Enable = 1;
    /* Initialize Timer for end of fixed packet, started at sync*/
    TimerInit( &RFWPacket.Timer, RFW_GetPayloadTimerEvent );
    return 0;
#else
    return -1;
 801af20:	f04f 33ff 	mov.w	r3, #4294967295
#endif /* RFW_ENABLE == 1 */
}
 801af24:	4618      	mov	r0, r3
 801af26:	3714      	adds	r7, #20
 801af28:	46bd      	mov	sp, r7
 801af2a:	bc80      	pop	{r7}
 801af2c:	4770      	bx	lr

0801af2e <RFW_DeInit>:

void RFW_DeInit( void )
{
 801af2e:	b480      	push	{r7}
 801af30:	af00      	add	r7, sp, #0
#if (RFW_ENABLE == 1 )
    RFWPacket.Init.Enable = 0; /*Disable the RFWPacket decoding*/
#endif /* RFW_ENABLE == 1 */
}
 801af32:	bf00      	nop
 801af34:	46bd      	mov	sp, r7
 801af36:	bc80      	pop	{r7}
 801af38:	4770      	bx	lr

0801af3a <RFW_Is_Init>:

uint8_t RFW_Is_Init( void )
{
 801af3a:	b480      	push	{r7}
 801af3c:	af00      	add	r7, sp, #0
#if (RFW_ENABLE == 1 )
    return RFWPacket.Init.Enable;
#else
    return 0;
 801af3e:	2300      	movs	r3, #0
#endif /* RFW_ENABLE == 1 */
}
 801af40:	4618      	mov	r0, r3
 801af42:	46bd      	mov	sp, r7
 801af44:	bc80      	pop	{r7}
 801af46:	4770      	bx	lr

0801af48 <RFW_Is_LongPacketModeEnabled>:

uint8_t RFW_Is_LongPacketModeEnabled( void )
{
 801af48:	b480      	push	{r7}
 801af4a:	af00      	add	r7, sp, #0
#if (RFW_ENABLE == 1 )
    return RFWPacket.LongPacketModeEnable;
#else
    return 0;
 801af4c:	2300      	movs	r3, #0
#endif /* RFW_ENABLE == 1 */
}
 801af4e:	4618      	mov	r0, r3
 801af50:	46bd      	mov	sp, r7
 801af52:	bc80      	pop	{r7}
 801af54:	4770      	bx	lr

0801af56 <RFW_SetAntSwitch>:

void RFW_SetAntSwitch( uint8_t AntSwitch )
{
 801af56:	b480      	push	{r7}
 801af58:	b083      	sub	sp, #12
 801af5a:	af00      	add	r7, sp, #0
 801af5c:	4603      	mov	r3, r0
 801af5e:	71fb      	strb	r3, [r7, #7]
#if (RFW_ENABLE == 1 )
    RFWPacket.AntSwitchPaSelect = AntSwitch;
#endif /* RFW_ENABLE == 1 */
}
 801af60:	bf00      	nop
 801af62:	370c      	adds	r7, #12
 801af64:	46bd      	mov	sp, r7
 801af66:	bc80      	pop	{r7}
 801af68:	4770      	bx	lr

0801af6a <RFW_TransmitInit>:

int32_t RFW_TransmitInit( uint8_t *inOutBuffer, uint8_t size, uint8_t *outSize )
{
 801af6a:	b480      	push	{r7}
 801af6c:	b087      	sub	sp, #28
 801af6e:	af00      	add	r7, sp, #0
 801af70:	60f8      	str	r0, [r7, #12]
 801af72:	460b      	mov	r3, r1
 801af74:	607a      	str	r2, [r7, #4]
 801af76:	72fb      	strb	r3, [r7, #11]
    int32_t status = -1;
 801af78:	f04f 33ff 	mov.w	r3, #4294967295
 801af7c:	617b      	str	r3, [r7, #20]
        RFWPacket.LongPacketModeEnable = 0;

        status = 0;
    }
#endif /* RFW_ENABLE == 1 */
    return status;
 801af7e:	697b      	ldr	r3, [r7, #20]
}
 801af80:	4618      	mov	r0, r3
 801af82:	371c      	adds	r7, #28
 801af84:	46bd      	mov	sp, r7
 801af86:	bc80      	pop	{r7}
 801af88:	4770      	bx	lr

0801af8a <RFW_ReceiveInit>:

int32_t RFW_ReceiveInit( void )
{
 801af8a:	b480      	push	{r7}
 801af8c:	af00      	add	r7, sp, #0
    RFWPacket.RxPayloadOffset = 0;

    RFWPacket.LongPacketModeEnable = 0;
    return 0;
#else
    return -1;
 801af8e:	f04f 33ff 	mov.w	r3, #4294967295
#endif /* RFW_ENABLE == 1 */
}
 801af92:	4618      	mov	r0, r3
 801af94:	46bd      	mov	sp, r7
 801af96:	bc80      	pop	{r7}
 801af98:	4770      	bx	lr

0801af9a <RFW_DeInit_TxLongPacket>:

void RFW_DeInit_TxLongPacket( void )
{
 801af9a:	b480      	push	{r7}
 801af9c:	af00      	add	r7, sp, #0
    /*long packet WA*/
    uint8_t reg = SUBGRF_ReadRegister( SUBGHZ_GPKTCTL1AR );
    SUBGRF_WriteRegister( SUBGHZ_GPKTCTL1AR, reg & ~0x02 ); /* clear infinite_sequence bit */
    SUBGRF_WriteRegister( SUBGHZ_GRTXPLDLEN, 0xFF ); /* RxTxPldLen: reset to 0xFF */
#endif /* RFW_LONGPACKET_ENABLE == 1 */
}
 801af9e:	bf00      	nop
 801afa0:	46bd      	mov	sp, r7
 801afa2:	bc80      	pop	{r7}
 801afa4:	4770      	bx	lr

0801afa6 <RFW_ReceivePayload>:

void RFW_ReceivePayload( void )
{
 801afa6:	b480      	push	{r7}
 801afa8:	af00      	add	r7, sp, #0
        /*timeout*/
        SUBGRF_SetStandby( STDBY_RC );
        RFWPacket.Init.RadioEvents->RxTimeout( );
    }
#endif /* RFW_ENABLE == 1 */
}
 801afaa:	bf00      	nop
 801afac:	46bd      	mov	sp, r7
 801afae:	bc80      	pop	{r7}
 801afb0:	4770      	bx	lr

0801afb2 <RFW_SetRadioModem>:

void RFW_SetRadioModem( RadioModems_t Modem )
{
 801afb2:	b480      	push	{r7}
 801afb4:	b083      	sub	sp, #12
 801afb6:	af00      	add	r7, sp, #0
 801afb8:	4603      	mov	r3, r0
 801afba:	71fb      	strb	r3, [r7, #7]
#if (RFW_ENABLE == 1 )
    RFWPacket.Init.Modem = Modem;
#endif /* RFW_ENABLE == 1 */
}
 801afbc:	bf00      	nop
 801afbe:	370c      	adds	r7, #12
 801afc0:	46bd      	mov	sp, r7
 801afc2:	bc80      	pop	{r7}
 801afc4:	4770      	bx	lr
	...

0801afc8 <UTIL_LPM_Init>:

/** @addtogroup TINY_LPM_Exported_function
  * @{
  */
void UTIL_LPM_Init( void )
{
 801afc8:	b480      	push	{r7}
 801afca:	af00      	add	r7, sp, #0
  StopModeDisable = UTIL_LPM_NO_BIT_SET;
 801afcc:	4b04      	ldr	r3, [pc, #16]	@ (801afe0 <UTIL_LPM_Init+0x18>)
 801afce:	2200      	movs	r2, #0
 801afd0:	601a      	str	r2, [r3, #0]
  OffModeDisable = UTIL_LPM_NO_BIT_SET;
 801afd2:	4b04      	ldr	r3, [pc, #16]	@ (801afe4 <UTIL_LPM_Init+0x1c>)
 801afd4:	2200      	movs	r2, #0
 801afd6:	601a      	str	r2, [r3, #0]
  UTIL_LPM_INIT_CRITICAL_SECTION( );
}
 801afd8:	bf00      	nop
 801afda:	46bd      	mov	sp, r7
 801afdc:	bc80      	pop	{r7}
 801afde:	4770      	bx	lr
 801afe0:	20001d04 	.word	0x20001d04
 801afe4:	20001d08 	.word	0x20001d08

0801afe8 <UTIL_LPM_SetStopMode>:
void UTIL_LPM_DeInit( void )
{
}

void UTIL_LPM_SetStopMode( UTIL_LPM_bm_t lpm_id_bm, UTIL_LPM_State_t state )
{
 801afe8:	b480      	push	{r7}
 801afea:	b087      	sub	sp, #28
 801afec:	af00      	add	r7, sp, #0
 801afee:	6078      	str	r0, [r7, #4]
 801aff0:	460b      	mov	r3, r1
 801aff2:	70fb      	strb	r3, [r7, #3]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 801aff4:	f3ef 8310 	mrs	r3, PRIMASK
 801aff8:	613b      	str	r3, [r7, #16]
  return(result);
 801affa:	693b      	ldr	r3, [r7, #16]
  UTIL_LPM_ENTER_CRITICAL_SECTION( );
 801affc:	617b      	str	r3, [r7, #20]
  __ASM volatile ("cpsid i" : : : "memory");
 801affe:	b672      	cpsid	i
}
 801b000:	bf00      	nop
  
  switch( state )
 801b002:	78fb      	ldrb	r3, [r7, #3]
 801b004:	2b00      	cmp	r3, #0
 801b006:	d008      	beq.n	801b01a <UTIL_LPM_SetStopMode+0x32>
 801b008:	2b01      	cmp	r3, #1
 801b00a:	d10e      	bne.n	801b02a <UTIL_LPM_SetStopMode+0x42>
  {
  case UTIL_LPM_DISABLE:
    {
      StopModeDisable |= lpm_id_bm;
 801b00c:	4b0d      	ldr	r3, [pc, #52]	@ (801b044 <UTIL_LPM_SetStopMode+0x5c>)
 801b00e:	681a      	ldr	r2, [r3, #0]
 801b010:	687b      	ldr	r3, [r7, #4]
 801b012:	4313      	orrs	r3, r2
 801b014:	4a0b      	ldr	r2, [pc, #44]	@ (801b044 <UTIL_LPM_SetStopMode+0x5c>)
 801b016:	6013      	str	r3, [r2, #0]
      break;
 801b018:	e008      	b.n	801b02c <UTIL_LPM_SetStopMode+0x44>
    }
  case UTIL_LPM_ENABLE:
    {
      StopModeDisable &= ( ~lpm_id_bm );
 801b01a:	687b      	ldr	r3, [r7, #4]
 801b01c:	43da      	mvns	r2, r3
 801b01e:	4b09      	ldr	r3, [pc, #36]	@ (801b044 <UTIL_LPM_SetStopMode+0x5c>)
 801b020:	681b      	ldr	r3, [r3, #0]
 801b022:	4013      	ands	r3, r2
 801b024:	4a07      	ldr	r2, [pc, #28]	@ (801b044 <UTIL_LPM_SetStopMode+0x5c>)
 801b026:	6013      	str	r3, [r2, #0]
      break;
 801b028:	e000      	b.n	801b02c <UTIL_LPM_SetStopMode+0x44>
    }
  default :
    {
      break;
 801b02a:	bf00      	nop
 801b02c:	697b      	ldr	r3, [r7, #20]
 801b02e:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 801b030:	68fb      	ldr	r3, [r7, #12]
 801b032:	f383 8810 	msr	PRIMASK, r3
}
 801b036:	bf00      	nop
    }
  }
  
  UTIL_LPM_EXIT_CRITICAL_SECTION( );
}
 801b038:	bf00      	nop
 801b03a:	371c      	adds	r7, #28
 801b03c:	46bd      	mov	sp, r7
 801b03e:	bc80      	pop	{r7}
 801b040:	4770      	bx	lr
 801b042:	bf00      	nop
 801b044:	20001d04 	.word	0x20001d04

0801b048 <UTIL_LPM_SetOffMode>:

void UTIL_LPM_SetOffMode( UTIL_LPM_bm_t lpm_id_bm, UTIL_LPM_State_t state )
{
 801b048:	b480      	push	{r7}
 801b04a:	b087      	sub	sp, #28
 801b04c:	af00      	add	r7, sp, #0
 801b04e:	6078      	str	r0, [r7, #4]
 801b050:	460b      	mov	r3, r1
 801b052:	70fb      	strb	r3, [r7, #3]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 801b054:	f3ef 8310 	mrs	r3, PRIMASK
 801b058:	613b      	str	r3, [r7, #16]
  return(result);
 801b05a:	693b      	ldr	r3, [r7, #16]
  UTIL_LPM_ENTER_CRITICAL_SECTION( );
 801b05c:	617b      	str	r3, [r7, #20]
  __ASM volatile ("cpsid i" : : : "memory");
 801b05e:	b672      	cpsid	i
}
 801b060:	bf00      	nop
  
  switch(state)
 801b062:	78fb      	ldrb	r3, [r7, #3]
 801b064:	2b00      	cmp	r3, #0
 801b066:	d008      	beq.n	801b07a <UTIL_LPM_SetOffMode+0x32>
 801b068:	2b01      	cmp	r3, #1
 801b06a:	d10e      	bne.n	801b08a <UTIL_LPM_SetOffMode+0x42>
  {
  case UTIL_LPM_DISABLE:
    {
      OffModeDisable |= lpm_id_bm;
 801b06c:	4b0d      	ldr	r3, [pc, #52]	@ (801b0a4 <UTIL_LPM_SetOffMode+0x5c>)
 801b06e:	681a      	ldr	r2, [r3, #0]
 801b070:	687b      	ldr	r3, [r7, #4]
 801b072:	4313      	orrs	r3, r2
 801b074:	4a0b      	ldr	r2, [pc, #44]	@ (801b0a4 <UTIL_LPM_SetOffMode+0x5c>)
 801b076:	6013      	str	r3, [r2, #0]
      break;
 801b078:	e008      	b.n	801b08c <UTIL_LPM_SetOffMode+0x44>
    }
  case UTIL_LPM_ENABLE:
    {
      OffModeDisable &= ( ~lpm_id_bm );
 801b07a:	687b      	ldr	r3, [r7, #4]
 801b07c:	43da      	mvns	r2, r3
 801b07e:	4b09      	ldr	r3, [pc, #36]	@ (801b0a4 <UTIL_LPM_SetOffMode+0x5c>)
 801b080:	681b      	ldr	r3, [r3, #0]
 801b082:	4013      	ands	r3, r2
 801b084:	4a07      	ldr	r2, [pc, #28]	@ (801b0a4 <UTIL_LPM_SetOffMode+0x5c>)
 801b086:	6013      	str	r3, [r2, #0]
      break;
 801b088:	e000      	b.n	801b08c <UTIL_LPM_SetOffMode+0x44>
    }
  default :
    {
      break;
 801b08a:	bf00      	nop
 801b08c:	697b      	ldr	r3, [r7, #20]
 801b08e:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 801b090:	68fb      	ldr	r3, [r7, #12]
 801b092:	f383 8810 	msr	PRIMASK, r3
}
 801b096:	bf00      	nop
    }
  }
  
  UTIL_LPM_EXIT_CRITICAL_SECTION( );
}
 801b098:	bf00      	nop
 801b09a:	371c      	adds	r7, #28
 801b09c:	46bd      	mov	sp, r7
 801b09e:	bc80      	pop	{r7}
 801b0a0:	4770      	bx	lr
 801b0a2:	bf00      	nop
 801b0a4:	20001d08 	.word	0x20001d08

0801b0a8 <UTIL_LPM_EnterLowPower>:

  return mode_selected;
}

void UTIL_LPM_EnterLowPower( void )
{
 801b0a8:	b580      	push	{r7, lr}
 801b0aa:	b084      	sub	sp, #16
 801b0ac:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 801b0ae:	f3ef 8310 	mrs	r3, PRIMASK
 801b0b2:	60bb      	str	r3, [r7, #8]
  return(result);
 801b0b4:	68bb      	ldr	r3, [r7, #8]
  UTIL_LPM_ENTER_CRITICAL_SECTION_ELP( );
 801b0b6:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("cpsid i" : : : "memory");
 801b0b8:	b672      	cpsid	i
}
 801b0ba:	bf00      	nop

  if( StopModeDisable != UTIL_LPM_NO_BIT_SET )
 801b0bc:	4b12      	ldr	r3, [pc, #72]	@ (801b108 <UTIL_LPM_EnterLowPower+0x60>)
 801b0be:	681b      	ldr	r3, [r3, #0]
 801b0c0:	2b00      	cmp	r3, #0
 801b0c2:	d006      	beq.n	801b0d2 <UTIL_LPM_EnterLowPower+0x2a>
  {
    /**
     * At least one user disallows Stop Mode
     * SLEEP mode is required
     */
      UTIL_PowerDriver.EnterSleepMode( );
 801b0c4:	4b11      	ldr	r3, [pc, #68]	@ (801b10c <UTIL_LPM_EnterLowPower+0x64>)
 801b0c6:	681b      	ldr	r3, [r3, #0]
 801b0c8:	4798      	blx	r3
      UTIL_PowerDriver.ExitSleepMode( );
 801b0ca:	4b10      	ldr	r3, [pc, #64]	@ (801b10c <UTIL_LPM_EnterLowPower+0x64>)
 801b0cc:	685b      	ldr	r3, [r3, #4]
 801b0ce:	4798      	blx	r3
 801b0d0:	e010      	b.n	801b0f4 <UTIL_LPM_EnterLowPower+0x4c>
  }
  else
  { 
    if( OffModeDisable != UTIL_LPM_NO_BIT_SET )
 801b0d2:	4b0f      	ldr	r3, [pc, #60]	@ (801b110 <UTIL_LPM_EnterLowPower+0x68>)
 801b0d4:	681b      	ldr	r3, [r3, #0]
 801b0d6:	2b00      	cmp	r3, #0
 801b0d8:	d006      	beq.n	801b0e8 <UTIL_LPM_EnterLowPower+0x40>
    {
      /**
       * At least one user disallows Off Mode
       * STOP mode is required
       */
        UTIL_PowerDriver.EnterStopMode( );
 801b0da:	4b0c      	ldr	r3, [pc, #48]	@ (801b10c <UTIL_LPM_EnterLowPower+0x64>)
 801b0dc:	689b      	ldr	r3, [r3, #8]
 801b0de:	4798      	blx	r3
        UTIL_PowerDriver.ExitStopMode( );
 801b0e0:	4b0a      	ldr	r3, [pc, #40]	@ (801b10c <UTIL_LPM_EnterLowPower+0x64>)
 801b0e2:	68db      	ldr	r3, [r3, #12]
 801b0e4:	4798      	blx	r3
 801b0e6:	e005      	b.n	801b0f4 <UTIL_LPM_EnterLowPower+0x4c>
    else
    {
      /**
       * OFF mode is required
       */
      UTIL_PowerDriver.EnterOffMode( );
 801b0e8:	4b08      	ldr	r3, [pc, #32]	@ (801b10c <UTIL_LPM_EnterLowPower+0x64>)
 801b0ea:	691b      	ldr	r3, [r3, #16]
 801b0ec:	4798      	blx	r3
      UTIL_PowerDriver.ExitOffMode( );
 801b0ee:	4b07      	ldr	r3, [pc, #28]	@ (801b10c <UTIL_LPM_EnterLowPower+0x64>)
 801b0f0:	695b      	ldr	r3, [r3, #20]
 801b0f2:	4798      	blx	r3
 801b0f4:	68fb      	ldr	r3, [r7, #12]
 801b0f6:	607b      	str	r3, [r7, #4]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 801b0f8:	687b      	ldr	r3, [r7, #4]
 801b0fa:	f383 8810 	msr	PRIMASK, r3
}
 801b0fe:	bf00      	nop
    }
  }
  
  UTIL_LPM_EXIT_CRITICAL_SECTION_ELP( );
}
 801b100:	bf00      	nop
 801b102:	3710      	adds	r7, #16
 801b104:	46bd      	mov	sp, r7
 801b106:	bd80      	pop	{r7, pc}
 801b108:	20001d04 	.word	0x20001d04
 801b10c:	0801d020 	.word	0x0801d020
 801b110:	20001d08 	.word	0x20001d08

0801b114 <UTIL_MEM_cpy_8>:
/* Global variables ----------------------------------------------------------*/
/* Private function prototypes -----------------------------------------------*/
/* Functions Definition ------------------------------------------------------*/

void UTIL_MEM_cpy_8( void *dst, const void *src, uint16_t size )
{
 801b114:	b480      	push	{r7}
 801b116:	b087      	sub	sp, #28
 801b118:	af00      	add	r7, sp, #0
 801b11a:	60f8      	str	r0, [r7, #12]
 801b11c:	60b9      	str	r1, [r7, #8]
 801b11e:	4613      	mov	r3, r2
 801b120:	80fb      	strh	r3, [r7, #6]
  uint8_t* dst8= (uint8_t *) dst;
 801b122:	68fb      	ldr	r3, [r7, #12]
 801b124:	617b      	str	r3, [r7, #20]
  uint8_t* src8= (uint8_t *) src;
 801b126:	68bb      	ldr	r3, [r7, #8]
 801b128:	613b      	str	r3, [r7, #16]

  while( size-- )
 801b12a:	e007      	b.n	801b13c <UTIL_MEM_cpy_8+0x28>
    {
        *dst8++ = *src8++;
 801b12c:	693a      	ldr	r2, [r7, #16]
 801b12e:	1c53      	adds	r3, r2, #1
 801b130:	613b      	str	r3, [r7, #16]
 801b132:	697b      	ldr	r3, [r7, #20]
 801b134:	1c59      	adds	r1, r3, #1
 801b136:	6179      	str	r1, [r7, #20]
 801b138:	7812      	ldrb	r2, [r2, #0]
 801b13a:	701a      	strb	r2, [r3, #0]
  while( size-- )
 801b13c:	88fb      	ldrh	r3, [r7, #6]
 801b13e:	1e5a      	subs	r2, r3, #1
 801b140:	80fa      	strh	r2, [r7, #6]
 801b142:	2b00      	cmp	r3, #0
 801b144:	d1f2      	bne.n	801b12c <UTIL_MEM_cpy_8+0x18>
    }
}
 801b146:	bf00      	nop
 801b148:	bf00      	nop
 801b14a:	371c      	adds	r7, #28
 801b14c:	46bd      	mov	sp, r7
 801b14e:	bc80      	pop	{r7}
 801b150:	4770      	bx	lr

0801b152 <UTIL_MEM_set_8>:
        *dst8-- = *src8++;
    }
}

void UTIL_MEM_set_8( void *dst, uint8_t value, uint16_t size )
{
 801b152:	b480      	push	{r7}
 801b154:	b085      	sub	sp, #20
 801b156:	af00      	add	r7, sp, #0
 801b158:	6078      	str	r0, [r7, #4]
 801b15a:	460b      	mov	r3, r1
 801b15c:	70fb      	strb	r3, [r7, #3]
 801b15e:	4613      	mov	r3, r2
 801b160:	803b      	strh	r3, [r7, #0]
  uint8_t* dst8= (uint8_t *) dst;
 801b162:	687b      	ldr	r3, [r7, #4]
 801b164:	60fb      	str	r3, [r7, #12]
  while( size-- )
 801b166:	e004      	b.n	801b172 <UTIL_MEM_set_8+0x20>
  {
    *dst8++ = value;
 801b168:	68fb      	ldr	r3, [r7, #12]
 801b16a:	1c5a      	adds	r2, r3, #1
 801b16c:	60fa      	str	r2, [r7, #12]
 801b16e:	78fa      	ldrb	r2, [r7, #3]
 801b170:	701a      	strb	r2, [r3, #0]
  while( size-- )
 801b172:	883b      	ldrh	r3, [r7, #0]
 801b174:	1e5a      	subs	r2, r3, #1
 801b176:	803a      	strh	r2, [r7, #0]
 801b178:	2b00      	cmp	r3, #0
 801b17a:	d1f5      	bne.n	801b168 <UTIL_MEM_set_8+0x16>
  }
}
 801b17c:	bf00      	nop
 801b17e:	bf00      	nop
 801b180:	3714      	adds	r7, #20
 801b182:	46bd      	mov	sp, r7
 801b184:	bc80      	pop	{r7}
 801b186:	4770      	bx	lr

0801b188 <SysTimeAdd>:
  * @addtogroup SYSTIME_exported_function
  *  @{
  */

SysTime_t SysTimeAdd( SysTime_t a, SysTime_t b )
{
 801b188:	b082      	sub	sp, #8
 801b18a:	b480      	push	{r7}
 801b18c:	b087      	sub	sp, #28
 801b18e:	af00      	add	r7, sp, #0
 801b190:	60f8      	str	r0, [r7, #12]
 801b192:	1d38      	adds	r0, r7, #4
 801b194:	e880 0006 	stmia.w	r0, {r1, r2}
 801b198:	627b      	str	r3, [r7, #36]	@ 0x24
  SysTime_t c =  { .Seconds = 0, .SubSeconds = 0 };
 801b19a:	2300      	movs	r3, #0
 801b19c:	613b      	str	r3, [r7, #16]
 801b19e:	2300      	movs	r3, #0
 801b1a0:	82bb      	strh	r3, [r7, #20]

  c.Seconds = a.Seconds + b.Seconds;
 801b1a2:	687a      	ldr	r2, [r7, #4]
 801b1a4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801b1a6:	4413      	add	r3, r2
 801b1a8:	613b      	str	r3, [r7, #16]
  c.SubSeconds = a.SubSeconds + b.SubSeconds;
 801b1aa:	f9b7 3008 	ldrsh.w	r3, [r7, #8]
 801b1ae:	b29a      	uxth	r2, r3
 801b1b0:	f9b7 3028 	ldrsh.w	r3, [r7, #40]	@ 0x28
 801b1b4:	b29b      	uxth	r3, r3
 801b1b6:	4413      	add	r3, r2
 801b1b8:	b29b      	uxth	r3, r3
 801b1ba:	b21b      	sxth	r3, r3
 801b1bc:	82bb      	strh	r3, [r7, #20]
  if( c.SubSeconds >= 1000 )
 801b1be:	f9b7 3014 	ldrsh.w	r3, [r7, #20]
 801b1c2:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 801b1c6:	db0a      	blt.n	801b1de <SysTimeAdd+0x56>
  {
    c.Seconds++;
 801b1c8:	693b      	ldr	r3, [r7, #16]
 801b1ca:	3301      	adds	r3, #1
 801b1cc:	613b      	str	r3, [r7, #16]
    c.SubSeconds -= 1000;
 801b1ce:	f9b7 3014 	ldrsh.w	r3, [r7, #20]
 801b1d2:	b29b      	uxth	r3, r3
 801b1d4:	f5a3 737a 	sub.w	r3, r3, #1000	@ 0x3e8
 801b1d8:	b29b      	uxth	r3, r3
 801b1da:	b21b      	sxth	r3, r3
 801b1dc:	82bb      	strh	r3, [r7, #20]
  }
  return c;
 801b1de:	68fb      	ldr	r3, [r7, #12]
 801b1e0:	461a      	mov	r2, r3
 801b1e2:	f107 0310 	add.w	r3, r7, #16
 801b1e6:	e893 0003 	ldmia.w	r3, {r0, r1}
 801b1ea:	e882 0003 	stmia.w	r2, {r0, r1}
}
 801b1ee:	68f8      	ldr	r0, [r7, #12]
 801b1f0:	371c      	adds	r7, #28
 801b1f2:	46bd      	mov	sp, r7
 801b1f4:	bc80      	pop	{r7}
 801b1f6:	b002      	add	sp, #8
 801b1f8:	4770      	bx	lr

0801b1fa <SysTimeSub>:

SysTime_t SysTimeSub( SysTime_t a, SysTime_t b )
{
 801b1fa:	b082      	sub	sp, #8
 801b1fc:	b480      	push	{r7}
 801b1fe:	b087      	sub	sp, #28
 801b200:	af00      	add	r7, sp, #0
 801b202:	60f8      	str	r0, [r7, #12]
 801b204:	1d38      	adds	r0, r7, #4
 801b206:	e880 0006 	stmia.w	r0, {r1, r2}
 801b20a:	627b      	str	r3, [r7, #36]	@ 0x24
  SysTime_t c = { .Seconds = 0, .SubSeconds = 0 };
 801b20c:	2300      	movs	r3, #0
 801b20e:	613b      	str	r3, [r7, #16]
 801b210:	2300      	movs	r3, #0
 801b212:	82bb      	strh	r3, [r7, #20]

  c.Seconds = a.Seconds - b.Seconds;
 801b214:	687a      	ldr	r2, [r7, #4]
 801b216:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801b218:	1ad3      	subs	r3, r2, r3
 801b21a:	613b      	str	r3, [r7, #16]
  c.SubSeconds = a.SubSeconds - b.SubSeconds;
 801b21c:	f9b7 3008 	ldrsh.w	r3, [r7, #8]
 801b220:	b29a      	uxth	r2, r3
 801b222:	f9b7 3028 	ldrsh.w	r3, [r7, #40]	@ 0x28
 801b226:	b29b      	uxth	r3, r3
 801b228:	1ad3      	subs	r3, r2, r3
 801b22a:	b29b      	uxth	r3, r3
 801b22c:	b21b      	sxth	r3, r3
 801b22e:	82bb      	strh	r3, [r7, #20]
  if( c.SubSeconds < 0 )
 801b230:	f9b7 3014 	ldrsh.w	r3, [r7, #20]
 801b234:	2b00      	cmp	r3, #0
 801b236:	da0a      	bge.n	801b24e <SysTimeSub+0x54>
  {
    c.Seconds--;
 801b238:	693b      	ldr	r3, [r7, #16]
 801b23a:	3b01      	subs	r3, #1
 801b23c:	613b      	str	r3, [r7, #16]
    c.SubSeconds += 1000;
 801b23e:	f9b7 3014 	ldrsh.w	r3, [r7, #20]
 801b242:	b29b      	uxth	r3, r3
 801b244:	f503 737a 	add.w	r3, r3, #1000	@ 0x3e8
 801b248:	b29b      	uxth	r3, r3
 801b24a:	b21b      	sxth	r3, r3
 801b24c:	82bb      	strh	r3, [r7, #20]
  }
  return c;
 801b24e:	68fb      	ldr	r3, [r7, #12]
 801b250:	461a      	mov	r2, r3
 801b252:	f107 0310 	add.w	r3, r7, #16
 801b256:	e893 0003 	ldmia.w	r3, {r0, r1}
 801b25a:	e882 0003 	stmia.w	r2, {r0, r1}
}
 801b25e:	68f8      	ldr	r0, [r7, #12]
 801b260:	371c      	adds	r7, #28
 801b262:	46bd      	mov	sp, r7
 801b264:	bc80      	pop	{r7}
 801b266:	b002      	add	sp, #8
 801b268:	4770      	bx	lr
	...

0801b26c <SysTimeSet>:

void SysTimeSet( SysTime_t sysTime )
{
 801b26c:	b580      	push	{r7, lr}
 801b26e:	b088      	sub	sp, #32
 801b270:	af02      	add	r7, sp, #8
 801b272:	463b      	mov	r3, r7
 801b274:	e883 0003 	stmia.w	r3, {r0, r1}
  SysTime_t DeltaTime;

  SysTime_t calendarTime = { .Seconds = 0, .SubSeconds = 0 };
 801b278:	2300      	movs	r3, #0
 801b27a:	60bb      	str	r3, [r7, #8]
 801b27c:	2300      	movs	r3, #0
 801b27e:	81bb      	strh	r3, [r7, #12]

  calendarTime.Seconds = UTIL_SYSTIMDriver.GetCalendarTime( ( uint16_t* )&calendarTime.SubSeconds );
 801b280:	4b10      	ldr	r3, [pc, #64]	@ (801b2c4 <SysTimeSet+0x58>)
 801b282:	691b      	ldr	r3, [r3, #16]
 801b284:	f107 0208 	add.w	r2, r7, #8
 801b288:	3204      	adds	r2, #4
 801b28a:	4610      	mov	r0, r2
 801b28c:	4798      	blx	r3
 801b28e:	4603      	mov	r3, r0
 801b290:	60bb      	str	r3, [r7, #8]

  // sysTime is UNIX epoch
  DeltaTime = SysTimeSub( sysTime, calendarTime );
 801b292:	f107 0010 	add.w	r0, r7, #16
 801b296:	68fb      	ldr	r3, [r7, #12]
 801b298:	9300      	str	r3, [sp, #0]
 801b29a:	68bb      	ldr	r3, [r7, #8]
 801b29c:	463a      	mov	r2, r7
 801b29e:	ca06      	ldmia	r2, {r1, r2}
 801b2a0:	f7ff ffab 	bl	801b1fa <SysTimeSub>

  UTIL_SYSTIMDriver.BKUPWrite_Seconds( DeltaTime.Seconds );
 801b2a4:	4b07      	ldr	r3, [pc, #28]	@ (801b2c4 <SysTimeSet+0x58>)
 801b2a6:	681b      	ldr	r3, [r3, #0]
 801b2a8:	693a      	ldr	r2, [r7, #16]
 801b2aa:	4610      	mov	r0, r2
 801b2ac:	4798      	blx	r3
  UTIL_SYSTIMDriver.BKUPWrite_SubSeconds( ( uint32_t ) DeltaTime.SubSeconds );
 801b2ae:	4b05      	ldr	r3, [pc, #20]	@ (801b2c4 <SysTimeSet+0x58>)
 801b2b0:	689b      	ldr	r3, [r3, #8]
 801b2b2:	f9b7 2014 	ldrsh.w	r2, [r7, #20]
 801b2b6:	4610      	mov	r0, r2
 801b2b8:	4798      	blx	r3
}
 801b2ba:	bf00      	nop
 801b2bc:	3718      	adds	r7, #24
 801b2be:	46bd      	mov	sp, r7
 801b2c0:	bd80      	pop	{r7, pc}
 801b2c2:	bf00      	nop
 801b2c4:	0801d104 	.word	0x0801d104

0801b2c8 <SysTimeGet>:

SysTime_t SysTimeGet( void )
{
 801b2c8:	b580      	push	{r7, lr}
 801b2ca:	b08a      	sub	sp, #40	@ 0x28
 801b2cc:	af02      	add	r7, sp, #8
 801b2ce:	6078      	str	r0, [r7, #4]
  SysTime_t calendarTime = { .Seconds = 0, .SubSeconds = 0 };
 801b2d0:	2300      	movs	r3, #0
 801b2d2:	61bb      	str	r3, [r7, #24]
 801b2d4:	2300      	movs	r3, #0
 801b2d6:	83bb      	strh	r3, [r7, #28]
  SysTime_t sysTime = { .Seconds = 0, .SubSeconds = 0 };
 801b2d8:	2300      	movs	r3, #0
 801b2da:	613b      	str	r3, [r7, #16]
 801b2dc:	2300      	movs	r3, #0
 801b2de:	82bb      	strh	r3, [r7, #20]
  SysTime_t DeltaTime;

  calendarTime.Seconds = UTIL_SYSTIMDriver.GetCalendarTime( ( uint16_t* )&calendarTime.SubSeconds );
 801b2e0:	4b14      	ldr	r3, [pc, #80]	@ (801b334 <SysTimeGet+0x6c>)
 801b2e2:	691b      	ldr	r3, [r3, #16]
 801b2e4:	f107 0218 	add.w	r2, r7, #24
 801b2e8:	3204      	adds	r2, #4
 801b2ea:	4610      	mov	r0, r2
 801b2ec:	4798      	blx	r3
 801b2ee:	4603      	mov	r3, r0
 801b2f0:	61bb      	str	r3, [r7, #24]

  DeltaTime.SubSeconds = (int16_t)UTIL_SYSTIMDriver.BKUPRead_SubSeconds();
 801b2f2:	4b10      	ldr	r3, [pc, #64]	@ (801b334 <SysTimeGet+0x6c>)
 801b2f4:	68db      	ldr	r3, [r3, #12]
 801b2f6:	4798      	blx	r3
 801b2f8:	4603      	mov	r3, r0
 801b2fa:	b21b      	sxth	r3, r3
 801b2fc:	81bb      	strh	r3, [r7, #12]
  DeltaTime.Seconds = UTIL_SYSTIMDriver.BKUPRead_Seconds();
 801b2fe:	4b0d      	ldr	r3, [pc, #52]	@ (801b334 <SysTimeGet+0x6c>)
 801b300:	685b      	ldr	r3, [r3, #4]
 801b302:	4798      	blx	r3
 801b304:	4603      	mov	r3, r0
 801b306:	60bb      	str	r3, [r7, #8]

  sysTime = SysTimeAdd( DeltaTime, calendarTime );
 801b308:	f107 0010 	add.w	r0, r7, #16
 801b30c:	69fb      	ldr	r3, [r7, #28]
 801b30e:	9300      	str	r3, [sp, #0]
 801b310:	69bb      	ldr	r3, [r7, #24]
 801b312:	f107 0208 	add.w	r2, r7, #8
 801b316:	ca06      	ldmia	r2, {r1, r2}
 801b318:	f7ff ff36 	bl	801b188 <SysTimeAdd>

  return sysTime;
 801b31c:	687b      	ldr	r3, [r7, #4]
 801b31e:	461a      	mov	r2, r3
 801b320:	f107 0310 	add.w	r3, r7, #16
 801b324:	e893 0003 	ldmia.w	r3, {r0, r1}
 801b328:	e882 0003 	stmia.w	r2, {r0, r1}
}
 801b32c:	6878      	ldr	r0, [r7, #4]
 801b32e:	3720      	adds	r7, #32
 801b330:	46bd      	mov	sp, r7
 801b332:	bd80      	pop	{r7, pc}
 801b334:	0801d104 	.word	0x0801d104

0801b338 <SysTimeGetMcuTime>:


SysTime_t SysTimeGetMcuTime( void )
{
 801b338:	b580      	push	{r7, lr}
 801b33a:	b084      	sub	sp, #16
 801b33c:	af00      	add	r7, sp, #0
 801b33e:	6078      	str	r0, [r7, #4]
  SysTime_t calendarTime = { .Seconds = 0, .SubSeconds = 0 };
 801b340:	2300      	movs	r3, #0
 801b342:	60bb      	str	r3, [r7, #8]
 801b344:	2300      	movs	r3, #0
 801b346:	81bb      	strh	r3, [r7, #12]

  calendarTime.Seconds = UTIL_SYSTIMDriver.GetCalendarTime( ( uint16_t* )&calendarTime.SubSeconds );
 801b348:	4b0a      	ldr	r3, [pc, #40]	@ (801b374 <SysTimeGetMcuTime+0x3c>)
 801b34a:	691b      	ldr	r3, [r3, #16]
 801b34c:	f107 0208 	add.w	r2, r7, #8
 801b350:	3204      	adds	r2, #4
 801b352:	4610      	mov	r0, r2
 801b354:	4798      	blx	r3
 801b356:	4603      	mov	r3, r0
 801b358:	60bb      	str	r3, [r7, #8]

  return calendarTime;
 801b35a:	687b      	ldr	r3, [r7, #4]
 801b35c:	461a      	mov	r2, r3
 801b35e:	f107 0308 	add.w	r3, r7, #8
 801b362:	e893 0003 	ldmia.w	r3, {r0, r1}
 801b366:	e882 0003 	stmia.w	r2, {r0, r1}
}
 801b36a:	6878      	ldr	r0, [r7, #4]
 801b36c:	3710      	adds	r7, #16
 801b36e:	46bd      	mov	sp, r7
 801b370:	bd80      	pop	{r7, pc}
 801b372:	bf00      	nop
 801b374:	0801d104 	.word	0x0801d104

0801b378 <ee_skip_atoi>:
  return sc - s;
}
#endif

static int ee_skip_atoi(const char **s)
{
 801b378:	b480      	push	{r7}
 801b37a:	b085      	sub	sp, #20
 801b37c:	af00      	add	r7, sp, #0
 801b37e:	6078      	str	r0, [r7, #4]
  int i = 0;
 801b380:	2300      	movs	r3, #0
 801b382:	60fb      	str	r3, [r7, #12]
  while (is_digit(**s)) i = i*10 + *((*s)++) - '0';
 801b384:	e00e      	b.n	801b3a4 <ee_skip_atoi+0x2c>
 801b386:	68fa      	ldr	r2, [r7, #12]
 801b388:	4613      	mov	r3, r2
 801b38a:	009b      	lsls	r3, r3, #2
 801b38c:	4413      	add	r3, r2
 801b38e:	005b      	lsls	r3, r3, #1
 801b390:	4618      	mov	r0, r3
 801b392:	687b      	ldr	r3, [r7, #4]
 801b394:	681b      	ldr	r3, [r3, #0]
 801b396:	1c59      	adds	r1, r3, #1
 801b398:	687a      	ldr	r2, [r7, #4]
 801b39a:	6011      	str	r1, [r2, #0]
 801b39c:	781b      	ldrb	r3, [r3, #0]
 801b39e:	4403      	add	r3, r0
 801b3a0:	3b30      	subs	r3, #48	@ 0x30
 801b3a2:	60fb      	str	r3, [r7, #12]
 801b3a4:	687b      	ldr	r3, [r7, #4]
 801b3a6:	681b      	ldr	r3, [r3, #0]
 801b3a8:	781b      	ldrb	r3, [r3, #0]
 801b3aa:	2b2f      	cmp	r3, #47	@ 0x2f
 801b3ac:	d904      	bls.n	801b3b8 <ee_skip_atoi+0x40>
 801b3ae:	687b      	ldr	r3, [r7, #4]
 801b3b0:	681b      	ldr	r3, [r3, #0]
 801b3b2:	781b      	ldrb	r3, [r3, #0]
 801b3b4:	2b39      	cmp	r3, #57	@ 0x39
 801b3b6:	d9e6      	bls.n	801b386 <ee_skip_atoi+0xe>
  return i;
 801b3b8:	68fb      	ldr	r3, [r7, #12]
}
 801b3ba:	4618      	mov	r0, r3
 801b3bc:	3714      	adds	r7, #20
 801b3be:	46bd      	mov	sp, r7
 801b3c0:	bc80      	pop	{r7}
 801b3c2:	4770      	bx	lr

0801b3c4 <ee_number>:

#define ASSIGN_STR(_c)  do { *str++ = (_c); max_size--; if (max_size == 0) return str; } while (0)

static char *ee_number(char *str, int max_size, long num, int base, int size, int precision, int type)
{
 801b3c4:	b480      	push	{r7}
 801b3c6:	b099      	sub	sp, #100	@ 0x64
 801b3c8:	af00      	add	r7, sp, #0
 801b3ca:	60f8      	str	r0, [r7, #12]
 801b3cc:	60b9      	str	r1, [r7, #8]
 801b3ce:	607a      	str	r2, [r7, #4]
 801b3d0:	603b      	str	r3, [r7, #0]
  char c;
  char sign, tmp[66];
  char *dig = lower_digits;
 801b3d2:	4b71      	ldr	r3, [pc, #452]	@ (801b598 <ee_number+0x1d4>)
 801b3d4:	681b      	ldr	r3, [r3, #0]
 801b3d6:	65bb      	str	r3, [r7, #88]	@ 0x58
  int i;

  if (type & UPPERCASE)  dig = upper_digits;
 801b3d8:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 801b3da:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 801b3de:	2b00      	cmp	r3, #0
 801b3e0:	d002      	beq.n	801b3e8 <ee_number+0x24>
 801b3e2:	4b6e      	ldr	r3, [pc, #440]	@ (801b59c <ee_number+0x1d8>)
 801b3e4:	681b      	ldr	r3, [r3, #0]
 801b3e6:	65bb      	str	r3, [r7, #88]	@ 0x58
#ifdef TINY_PRINTF
#else
  if (type & LEFT) type &= ~ZEROPAD;
#endif
  if (base < 2 || base > 36) return 0;
 801b3e8:	683b      	ldr	r3, [r7, #0]
 801b3ea:	2b01      	cmp	r3, #1
 801b3ec:	dd02      	ble.n	801b3f4 <ee_number+0x30>
 801b3ee:	683b      	ldr	r3, [r7, #0]
 801b3f0:	2b24      	cmp	r3, #36	@ 0x24
 801b3f2:	dd01      	ble.n	801b3f8 <ee_number+0x34>
 801b3f4:	2300      	movs	r3, #0
 801b3f6:	e0ca      	b.n	801b58e <ee_number+0x1ca>

  c = (type & ZEROPAD) ? '0' : ' ';
 801b3f8:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 801b3fa:	f003 0301 	and.w	r3, r3, #1
 801b3fe:	2b00      	cmp	r3, #0
 801b400:	d001      	beq.n	801b406 <ee_number+0x42>
 801b402:	2330      	movs	r3, #48	@ 0x30
 801b404:	e000      	b.n	801b408 <ee_number+0x44>
 801b406:	2320      	movs	r3, #32
 801b408:	f887 3053 	strb.w	r3, [r7, #83]	@ 0x53
  sign = 0;
 801b40c:	2300      	movs	r3, #0
 801b40e:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
  if (type & SIGN)
 801b412:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 801b414:	f003 0302 	and.w	r3, r3, #2
 801b418:	2b00      	cmp	r3, #0
 801b41a:	d00b      	beq.n	801b434 <ee_number+0x70>
  {
    if (num < 0)
 801b41c:	687b      	ldr	r3, [r7, #4]
 801b41e:	2b00      	cmp	r3, #0
 801b420:	da08      	bge.n	801b434 <ee_number+0x70>
    {
      sign = '-';
 801b422:	232d      	movs	r3, #45	@ 0x2d
 801b424:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
      num = -num;
 801b428:	687b      	ldr	r3, [r7, #4]
 801b42a:	425b      	negs	r3, r3
 801b42c:	607b      	str	r3, [r7, #4]
      size--;
 801b42e:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 801b430:	3b01      	subs	r3, #1
 801b432:	66bb      	str	r3, [r7, #104]	@ 0x68
    else if (base == 8)
      size--;
  }
#endif

  i = 0;
 801b434:	2300      	movs	r3, #0
 801b436:	657b      	str	r3, [r7, #84]	@ 0x54

  if (num == 0)
 801b438:	687b      	ldr	r3, [r7, #4]
 801b43a:	2b00      	cmp	r3, #0
 801b43c:	d11e      	bne.n	801b47c <ee_number+0xb8>
    tmp[i++] = '0';
 801b43e:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 801b440:	1c5a      	adds	r2, r3, #1
 801b442:	657a      	str	r2, [r7, #84]	@ 0x54
 801b444:	3360      	adds	r3, #96	@ 0x60
 801b446:	443b      	add	r3, r7
 801b448:	2230      	movs	r2, #48	@ 0x30
 801b44a:	f803 2c50 	strb.w	r2, [r3, #-80]
 801b44e:	e018      	b.n	801b482 <ee_number+0xbe>
  else
  {
    while (num != 0)
    {
      tmp[i++] = dig[((unsigned long) num) % (unsigned) base];
 801b450:	687b      	ldr	r3, [r7, #4]
 801b452:	683a      	ldr	r2, [r7, #0]
 801b454:	fbb3 f1f2 	udiv	r1, r3, r2
 801b458:	fb01 f202 	mul.w	r2, r1, r2
 801b45c:	1a9b      	subs	r3, r3, r2
 801b45e:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 801b460:	441a      	add	r2, r3
 801b462:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 801b464:	1c59      	adds	r1, r3, #1
 801b466:	6579      	str	r1, [r7, #84]	@ 0x54
 801b468:	7812      	ldrb	r2, [r2, #0]
 801b46a:	3360      	adds	r3, #96	@ 0x60
 801b46c:	443b      	add	r3, r7
 801b46e:	f803 2c50 	strb.w	r2, [r3, #-80]
      num = ((unsigned long) num) / (unsigned) base;
 801b472:	687a      	ldr	r2, [r7, #4]
 801b474:	683b      	ldr	r3, [r7, #0]
 801b476:	fbb2 f3f3 	udiv	r3, r2, r3
 801b47a:	607b      	str	r3, [r7, #4]
    while (num != 0)
 801b47c:	687b      	ldr	r3, [r7, #4]
 801b47e:	2b00      	cmp	r3, #0
 801b480:	d1e6      	bne.n	801b450 <ee_number+0x8c>
    }
  }

  if (i > precision) precision = i;
 801b482:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 801b484:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 801b486:	429a      	cmp	r2, r3
 801b488:	dd01      	ble.n	801b48e <ee_number+0xca>
 801b48a:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 801b48c:	66fb      	str	r3, [r7, #108]	@ 0x6c
  size -= precision;
 801b48e:	6eba      	ldr	r2, [r7, #104]	@ 0x68
 801b490:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 801b492:	1ad3      	subs	r3, r2, r3
 801b494:	66bb      	str	r3, [r7, #104]	@ 0x68
  if (!(type & (ZEROPAD /* TINY option   | LEFT */))) while (size-- > 0) ASSIGN_STR(' ');
 801b496:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 801b498:	f003 0301 	and.w	r3, r3, #1
 801b49c:	2b00      	cmp	r3, #0
 801b49e:	d112      	bne.n	801b4c6 <ee_number+0x102>
 801b4a0:	e00c      	b.n	801b4bc <ee_number+0xf8>
 801b4a2:	68fb      	ldr	r3, [r7, #12]
 801b4a4:	1c5a      	adds	r2, r3, #1
 801b4a6:	60fa      	str	r2, [r7, #12]
 801b4a8:	2220      	movs	r2, #32
 801b4aa:	701a      	strb	r2, [r3, #0]
 801b4ac:	68bb      	ldr	r3, [r7, #8]
 801b4ae:	3b01      	subs	r3, #1
 801b4b0:	60bb      	str	r3, [r7, #8]
 801b4b2:	68bb      	ldr	r3, [r7, #8]
 801b4b4:	2b00      	cmp	r3, #0
 801b4b6:	d101      	bne.n	801b4bc <ee_number+0xf8>
 801b4b8:	68fb      	ldr	r3, [r7, #12]
 801b4ba:	e068      	b.n	801b58e <ee_number+0x1ca>
 801b4bc:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 801b4be:	1e5a      	subs	r2, r3, #1
 801b4c0:	66ba      	str	r2, [r7, #104]	@ 0x68
 801b4c2:	2b00      	cmp	r3, #0
 801b4c4:	dced      	bgt.n	801b4a2 <ee_number+0xde>
  if (sign) ASSIGN_STR(sign);
 801b4c6:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 801b4ca:	2b00      	cmp	r3, #0
 801b4cc:	d01b      	beq.n	801b506 <ee_number+0x142>
 801b4ce:	68fb      	ldr	r3, [r7, #12]
 801b4d0:	1c5a      	adds	r2, r3, #1
 801b4d2:	60fa      	str	r2, [r7, #12]
 801b4d4:	f897 205f 	ldrb.w	r2, [r7, #95]	@ 0x5f
 801b4d8:	701a      	strb	r2, [r3, #0]
 801b4da:	68bb      	ldr	r3, [r7, #8]
 801b4dc:	3b01      	subs	r3, #1
 801b4de:	60bb      	str	r3, [r7, #8]
 801b4e0:	68bb      	ldr	r3, [r7, #8]
 801b4e2:	2b00      	cmp	r3, #0
 801b4e4:	d10f      	bne.n	801b506 <ee_number+0x142>
 801b4e6:	68fb      	ldr	r3, [r7, #12]
 801b4e8:	e051      	b.n	801b58e <ee_number+0x1ca>
    }
  }
#endif

#ifdef TINY_PRINTF
  while (size-- > 0) ASSIGN_STR(c);
 801b4ea:	68fb      	ldr	r3, [r7, #12]
 801b4ec:	1c5a      	adds	r2, r3, #1
 801b4ee:	60fa      	str	r2, [r7, #12]
 801b4f0:	f897 2053 	ldrb.w	r2, [r7, #83]	@ 0x53
 801b4f4:	701a      	strb	r2, [r3, #0]
 801b4f6:	68bb      	ldr	r3, [r7, #8]
 801b4f8:	3b01      	subs	r3, #1
 801b4fa:	60bb      	str	r3, [r7, #8]
 801b4fc:	68bb      	ldr	r3, [r7, #8]
 801b4fe:	2b00      	cmp	r3, #0
 801b500:	d101      	bne.n	801b506 <ee_number+0x142>
 801b502:	68fb      	ldr	r3, [r7, #12]
 801b504:	e043      	b.n	801b58e <ee_number+0x1ca>
 801b506:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 801b508:	1e5a      	subs	r2, r3, #1
 801b50a:	66ba      	str	r2, [r7, #104]	@ 0x68
 801b50c:	2b00      	cmp	r3, #0
 801b50e:	dcec      	bgt.n	801b4ea <ee_number+0x126>
#else
  if (!(type & LEFT)) while (size-- > 0) ASSIGN_STR(c);
#endif
  while (i < precision--) ASSIGN_STR('0');
 801b510:	e00c      	b.n	801b52c <ee_number+0x168>
 801b512:	68fb      	ldr	r3, [r7, #12]
 801b514:	1c5a      	adds	r2, r3, #1
 801b516:	60fa      	str	r2, [r7, #12]
 801b518:	2230      	movs	r2, #48	@ 0x30
 801b51a:	701a      	strb	r2, [r3, #0]
 801b51c:	68bb      	ldr	r3, [r7, #8]
 801b51e:	3b01      	subs	r3, #1
 801b520:	60bb      	str	r3, [r7, #8]
 801b522:	68bb      	ldr	r3, [r7, #8]
 801b524:	2b00      	cmp	r3, #0
 801b526:	d101      	bne.n	801b52c <ee_number+0x168>
 801b528:	68fb      	ldr	r3, [r7, #12]
 801b52a:	e030      	b.n	801b58e <ee_number+0x1ca>
 801b52c:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 801b52e:	1e5a      	subs	r2, r3, #1
 801b530:	66fa      	str	r2, [r7, #108]	@ 0x6c
 801b532:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 801b534:	429a      	cmp	r2, r3
 801b536:	dbec      	blt.n	801b512 <ee_number+0x14e>
  while (i-- > 0) ASSIGN_STR(tmp[i]);
 801b538:	e010      	b.n	801b55c <ee_number+0x198>
 801b53a:	68fb      	ldr	r3, [r7, #12]
 801b53c:	1c5a      	adds	r2, r3, #1
 801b53e:	60fa      	str	r2, [r7, #12]
 801b540:	f107 0110 	add.w	r1, r7, #16
 801b544:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 801b546:	440a      	add	r2, r1
 801b548:	7812      	ldrb	r2, [r2, #0]
 801b54a:	701a      	strb	r2, [r3, #0]
 801b54c:	68bb      	ldr	r3, [r7, #8]
 801b54e:	3b01      	subs	r3, #1
 801b550:	60bb      	str	r3, [r7, #8]
 801b552:	68bb      	ldr	r3, [r7, #8]
 801b554:	2b00      	cmp	r3, #0
 801b556:	d101      	bne.n	801b55c <ee_number+0x198>
 801b558:	68fb      	ldr	r3, [r7, #12]
 801b55a:	e018      	b.n	801b58e <ee_number+0x1ca>
 801b55c:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 801b55e:	1e5a      	subs	r2, r3, #1
 801b560:	657a      	str	r2, [r7, #84]	@ 0x54
 801b562:	2b00      	cmp	r3, #0
 801b564:	dce9      	bgt.n	801b53a <ee_number+0x176>
  while (size-- > 0) ASSIGN_STR(' ');
 801b566:	e00c      	b.n	801b582 <ee_number+0x1be>
 801b568:	68fb      	ldr	r3, [r7, #12]
 801b56a:	1c5a      	adds	r2, r3, #1
 801b56c:	60fa      	str	r2, [r7, #12]
 801b56e:	2220      	movs	r2, #32
 801b570:	701a      	strb	r2, [r3, #0]
 801b572:	68bb      	ldr	r3, [r7, #8]
 801b574:	3b01      	subs	r3, #1
 801b576:	60bb      	str	r3, [r7, #8]
 801b578:	68bb      	ldr	r3, [r7, #8]
 801b57a:	2b00      	cmp	r3, #0
 801b57c:	d101      	bne.n	801b582 <ee_number+0x1be>
 801b57e:	68fb      	ldr	r3, [r7, #12]
 801b580:	e005      	b.n	801b58e <ee_number+0x1ca>
 801b582:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 801b584:	1e5a      	subs	r2, r3, #1
 801b586:	66ba      	str	r2, [r7, #104]	@ 0x68
 801b588:	2b00      	cmp	r3, #0
 801b58a:	dced      	bgt.n	801b568 <ee_number+0x1a4>

  return str;
 801b58c:	68fb      	ldr	r3, [r7, #12]
}
 801b58e:	4618      	mov	r0, r3
 801b590:	3764      	adds	r7, #100	@ 0x64
 801b592:	46bd      	mov	sp, r7
 801b594:	bc80      	pop	{r7}
 801b596:	4770      	bx	lr
 801b598:	20000138 	.word	0x20000138
 801b59c:	2000013c 	.word	0x2000013c

0801b5a0 <tiny_vsnprintf_like>:

#define CHECK_STR_SIZE(_buf, _str, _size) \
  if ((((_str) - (_buf)) >= ((_size)-1))) { break; }

int tiny_vsnprintf_like(char *buf, const int size, const char *fmt, va_list args)
{
 801b5a0:	b580      	push	{r7, lr}
 801b5a2:	b092      	sub	sp, #72	@ 0x48
 801b5a4:	af04      	add	r7, sp, #16
 801b5a6:	60f8      	str	r0, [r7, #12]
 801b5a8:	60b9      	str	r1, [r7, #8]
 801b5aa:	607a      	str	r2, [r7, #4]
 801b5ac:	603b      	str	r3, [r7, #0]

  int field_width;      // Width of output field
  int precision;        // Min. # of digits for integers; max number of chars for from string
  int qualifier;        // 'h', 'l', or 'L' for integer fields

  if (size <= 0)
 801b5ae:	68bb      	ldr	r3, [r7, #8]
 801b5b0:	2b00      	cmp	r3, #0
 801b5b2:	dc01      	bgt.n	801b5b8 <tiny_vsnprintf_like+0x18>
  {
    return 0;
 801b5b4:	2300      	movs	r3, #0
 801b5b6:	e13e      	b.n	801b836 <tiny_vsnprintf_like+0x296>
  }

  for (str = buf; *fmt || ((str - buf) >= size-1); fmt++)
 801b5b8:	68fb      	ldr	r3, [r7, #12]
 801b5ba:	62fb      	str	r3, [r7, #44]	@ 0x2c
 801b5bc:	e128      	b.n	801b810 <tiny_vsnprintf_like+0x270>
  {
    CHECK_STR_SIZE(buf, str, size);
 801b5be:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 801b5c0:	68fb      	ldr	r3, [r7, #12]
 801b5c2:	1ad2      	subs	r2, r2, r3
 801b5c4:	68bb      	ldr	r3, [r7, #8]
 801b5c6:	3b01      	subs	r3, #1
 801b5c8:	429a      	cmp	r2, r3
 801b5ca:	f280 812e 	bge.w	801b82a <tiny_vsnprintf_like+0x28a>

    if (*fmt != '%')
 801b5ce:	687b      	ldr	r3, [r7, #4]
 801b5d0:	781b      	ldrb	r3, [r3, #0]
 801b5d2:	2b25      	cmp	r3, #37	@ 0x25
 801b5d4:	d006      	beq.n	801b5e4 <tiny_vsnprintf_like+0x44>
    {
      *str++ = *fmt;
 801b5d6:	687a      	ldr	r2, [r7, #4]
 801b5d8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801b5da:	1c59      	adds	r1, r3, #1
 801b5dc:	62f9      	str	r1, [r7, #44]	@ 0x2c
 801b5de:	7812      	ldrb	r2, [r2, #0]
 801b5e0:	701a      	strb	r2, [r3, #0]
      continue;
 801b5e2:	e112      	b.n	801b80a <tiny_vsnprintf_like+0x26a>
    }

    // Process flags
    flags = 0;
 801b5e4:	2300      	movs	r3, #0
 801b5e6:	623b      	str	r3, [r7, #32]
#ifdef TINY_PRINTF
    /* Support %0, but not %-, %+, %space and %# */
    fmt++;
 801b5e8:	687b      	ldr	r3, [r7, #4]
 801b5ea:	3301      	adds	r3, #1
 801b5ec:	607b      	str	r3, [r7, #4]
    if (*fmt == '0')
 801b5ee:	687b      	ldr	r3, [r7, #4]
 801b5f0:	781b      	ldrb	r3, [r3, #0]
 801b5f2:	2b30      	cmp	r3, #48	@ 0x30
 801b5f4:	d103      	bne.n	801b5fe <tiny_vsnprintf_like+0x5e>
    {
      flags |= ZEROPAD;
 801b5f6:	6a3b      	ldr	r3, [r7, #32]
 801b5f8:	f043 0301 	orr.w	r3, r3, #1
 801b5fc:	623b      	str	r3, [r7, #32]
      case '0': flags |= ZEROPAD; goto repeat;
    }
#endif

    // Get field width
    field_width = -1;
 801b5fe:	f04f 33ff 	mov.w	r3, #4294967295
 801b602:	61fb      	str	r3, [r7, #28]
    if (is_digit(*fmt))
 801b604:	687b      	ldr	r3, [r7, #4]
 801b606:	781b      	ldrb	r3, [r3, #0]
 801b608:	2b2f      	cmp	r3, #47	@ 0x2f
 801b60a:	d908      	bls.n	801b61e <tiny_vsnprintf_like+0x7e>
 801b60c:	687b      	ldr	r3, [r7, #4]
 801b60e:	781b      	ldrb	r3, [r3, #0]
 801b610:	2b39      	cmp	r3, #57	@ 0x39
 801b612:	d804      	bhi.n	801b61e <tiny_vsnprintf_like+0x7e>
      field_width = ee_skip_atoi(&fmt);
 801b614:	1d3b      	adds	r3, r7, #4
 801b616:	4618      	mov	r0, r3
 801b618:	f7ff feae 	bl	801b378 <ee_skip_atoi>
 801b61c:	61f8      	str	r0, [r7, #28]
      }
    }
#endif

    // Get the precision
    precision = -1;
 801b61e:	f04f 33ff 	mov.w	r3, #4294967295
 801b622:	61bb      	str	r3, [r7, #24]
      if (precision < 0) precision = 0;
    }
#endif

    // Get the conversion qualifier
    qualifier = -1;
 801b624:	f04f 33ff 	mov.w	r3, #4294967295
 801b628:	617b      	str	r3, [r7, #20]
      fmt++;
    }
#endif

    // Default base
    base = 10;
 801b62a:	230a      	movs	r3, #10
 801b62c:	633b      	str	r3, [r7, #48]	@ 0x30

    switch (*fmt)
 801b62e:	687b      	ldr	r3, [r7, #4]
 801b630:	781b      	ldrb	r3, [r3, #0]
 801b632:	3b58      	subs	r3, #88	@ 0x58
 801b634:	2b20      	cmp	r3, #32
 801b636:	f200 8094 	bhi.w	801b762 <tiny_vsnprintf_like+0x1c2>
 801b63a:	a201      	add	r2, pc, #4	@ (adr r2, 801b640 <tiny_vsnprintf_like+0xa0>)
 801b63c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 801b640:	0801b74b 	.word	0x0801b74b
 801b644:	0801b763 	.word	0x0801b763
 801b648:	0801b763 	.word	0x0801b763
 801b64c:	0801b763 	.word	0x0801b763
 801b650:	0801b763 	.word	0x0801b763
 801b654:	0801b763 	.word	0x0801b763
 801b658:	0801b763 	.word	0x0801b763
 801b65c:	0801b763 	.word	0x0801b763
 801b660:	0801b763 	.word	0x0801b763
 801b664:	0801b763 	.word	0x0801b763
 801b668:	0801b763 	.word	0x0801b763
 801b66c:	0801b6cf 	.word	0x0801b6cf
 801b670:	0801b759 	.word	0x0801b759
 801b674:	0801b763 	.word	0x0801b763
 801b678:	0801b763 	.word	0x0801b763
 801b67c:	0801b763 	.word	0x0801b763
 801b680:	0801b763 	.word	0x0801b763
 801b684:	0801b759 	.word	0x0801b759
 801b688:	0801b763 	.word	0x0801b763
 801b68c:	0801b763 	.word	0x0801b763
 801b690:	0801b763 	.word	0x0801b763
 801b694:	0801b763 	.word	0x0801b763
 801b698:	0801b763 	.word	0x0801b763
 801b69c:	0801b763 	.word	0x0801b763
 801b6a0:	0801b763 	.word	0x0801b763
 801b6a4:	0801b763 	.word	0x0801b763
 801b6a8:	0801b763 	.word	0x0801b763
 801b6ac:	0801b6ef 	.word	0x0801b6ef
 801b6b0:	0801b763 	.word	0x0801b763
 801b6b4:	0801b7af 	.word	0x0801b7af
 801b6b8:	0801b763 	.word	0x0801b763
 801b6bc:	0801b763 	.word	0x0801b763
 801b6c0:	0801b753 	.word	0x0801b753
      case 'c':
#ifdef TINY_PRINTF
#else
        if (!(flags & LEFT))
#endif
          while (--field_width > 0) *str++ = ' ';
 801b6c4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801b6c6:	1c5a      	adds	r2, r3, #1
 801b6c8:	62fa      	str	r2, [r7, #44]	@ 0x2c
 801b6ca:	2220      	movs	r2, #32
 801b6cc:	701a      	strb	r2, [r3, #0]
 801b6ce:	69fb      	ldr	r3, [r7, #28]
 801b6d0:	3b01      	subs	r3, #1
 801b6d2:	61fb      	str	r3, [r7, #28]
 801b6d4:	69fb      	ldr	r3, [r7, #28]
 801b6d6:	2b00      	cmp	r3, #0
 801b6d8:	dcf4      	bgt.n	801b6c4 <tiny_vsnprintf_like+0x124>
        *str++ = (unsigned char) va_arg(args, int);
 801b6da:	683b      	ldr	r3, [r7, #0]
 801b6dc:	1d1a      	adds	r2, r3, #4
 801b6de:	603a      	str	r2, [r7, #0]
 801b6e0:	6819      	ldr	r1, [r3, #0]
 801b6e2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801b6e4:	1c5a      	adds	r2, r3, #1
 801b6e6:	62fa      	str	r2, [r7, #44]	@ 0x2c
 801b6e8:	b2ca      	uxtb	r2, r1
 801b6ea:	701a      	strb	r2, [r3, #0]
#ifdef TINY_PRINTF
#else
        while (--field_width > 0) *str++ = ' ';
#endif
        continue;
 801b6ec:	e08d      	b.n	801b80a <tiny_vsnprintf_like+0x26a>

      case 's':
        s = va_arg(args, char *);
 801b6ee:	683b      	ldr	r3, [r7, #0]
 801b6f0:	1d1a      	adds	r2, r3, #4
 801b6f2:	603a      	str	r2, [r7, #0]
 801b6f4:	681b      	ldr	r3, [r3, #0]
 801b6f6:	627b      	str	r3, [r7, #36]	@ 0x24
        if (!s) s = "<NULL>";
 801b6f8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801b6fa:	2b00      	cmp	r3, #0
 801b6fc:	d101      	bne.n	801b702 <tiny_vsnprintf_like+0x162>
 801b6fe:	4b50      	ldr	r3, [pc, #320]	@ (801b840 <tiny_vsnprintf_like+0x2a0>)
 801b700:	627b      	str	r3, [r7, #36]	@ 0x24
#ifdef TINY_PRINTF
        len = strlen(s);
 801b702:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 801b704:	f7e4 fd38 	bl	8000178 <strlen>
 801b708:	4603      	mov	r3, r0
 801b70a:	613b      	str	r3, [r7, #16]
#else
        len = strnlen(s, precision);
        if (!(flags & LEFT))
#endif
          while (len < field_width--) *str++ = ' ';
 801b70c:	e004      	b.n	801b718 <tiny_vsnprintf_like+0x178>
 801b70e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801b710:	1c5a      	adds	r2, r3, #1
 801b712:	62fa      	str	r2, [r7, #44]	@ 0x2c
 801b714:	2220      	movs	r2, #32
 801b716:	701a      	strb	r2, [r3, #0]
 801b718:	69fb      	ldr	r3, [r7, #28]
 801b71a:	1e5a      	subs	r2, r3, #1
 801b71c:	61fa      	str	r2, [r7, #28]
 801b71e:	693a      	ldr	r2, [r7, #16]
 801b720:	429a      	cmp	r2, r3
 801b722:	dbf4      	blt.n	801b70e <tiny_vsnprintf_like+0x16e>
        for (i = 0; i < len; ++i) *str++ = *s++;
 801b724:	2300      	movs	r3, #0
 801b726:	62bb      	str	r3, [r7, #40]	@ 0x28
 801b728:	e00a      	b.n	801b740 <tiny_vsnprintf_like+0x1a0>
 801b72a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 801b72c:	1c53      	adds	r3, r2, #1
 801b72e:	627b      	str	r3, [r7, #36]	@ 0x24
 801b730:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801b732:	1c59      	adds	r1, r3, #1
 801b734:	62f9      	str	r1, [r7, #44]	@ 0x2c
 801b736:	7812      	ldrb	r2, [r2, #0]
 801b738:	701a      	strb	r2, [r3, #0]
 801b73a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801b73c:	3301      	adds	r3, #1
 801b73e:	62bb      	str	r3, [r7, #40]	@ 0x28
 801b740:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 801b742:	693b      	ldr	r3, [r7, #16]
 801b744:	429a      	cmp	r2, r3
 801b746:	dbf0      	blt.n	801b72a <tiny_vsnprintf_like+0x18a>
#ifdef TINY_PRINTF
#else
        while (len < field_width--) *str++ = ' ';
#endif
        continue;
 801b748:	e05f      	b.n	801b80a <tiny_vsnprintf_like+0x26a>
        base = 8;
        break;
#endif

      case 'X':
        flags |= UPPERCASE;
 801b74a:	6a3b      	ldr	r3, [r7, #32]
 801b74c:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 801b750:	623b      	str	r3, [r7, #32]

      case 'x':
        base = 16;
 801b752:	2310      	movs	r3, #16
 801b754:	633b      	str	r3, [r7, #48]	@ 0x30
        break;
 801b756:	e02b      	b.n	801b7b0 <tiny_vsnprintf_like+0x210>

      case 'd':
      case 'i':
        flags |= SIGN;
 801b758:	6a3b      	ldr	r3, [r7, #32]
 801b75a:	f043 0302 	orr.w	r3, r3, #2
 801b75e:	623b      	str	r3, [r7, #32]

      case 'u':
        break;
 801b760:	e025      	b.n	801b7ae <tiny_vsnprintf_like+0x20e>
        continue;

#endif

      default:
        if (*fmt != '%') *str++ = '%';
 801b762:	687b      	ldr	r3, [r7, #4]
 801b764:	781b      	ldrb	r3, [r3, #0]
 801b766:	2b25      	cmp	r3, #37	@ 0x25
 801b768:	d004      	beq.n	801b774 <tiny_vsnprintf_like+0x1d4>
 801b76a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801b76c:	1c5a      	adds	r2, r3, #1
 801b76e:	62fa      	str	r2, [r7, #44]	@ 0x2c
 801b770:	2225      	movs	r2, #37	@ 0x25
 801b772:	701a      	strb	r2, [r3, #0]
        CHECK_STR_SIZE(buf, str, size);
 801b774:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 801b776:	68fb      	ldr	r3, [r7, #12]
 801b778:	1ad2      	subs	r2, r2, r3
 801b77a:	68bb      	ldr	r3, [r7, #8]
 801b77c:	3b01      	subs	r3, #1
 801b77e:	429a      	cmp	r2, r3
 801b780:	da16      	bge.n	801b7b0 <tiny_vsnprintf_like+0x210>
        if (*fmt)
 801b782:	687b      	ldr	r3, [r7, #4]
 801b784:	781b      	ldrb	r3, [r3, #0]
 801b786:	2b00      	cmp	r3, #0
 801b788:	d006      	beq.n	801b798 <tiny_vsnprintf_like+0x1f8>
          *str++ = *fmt;
 801b78a:	687a      	ldr	r2, [r7, #4]
 801b78c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801b78e:	1c59      	adds	r1, r3, #1
 801b790:	62f9      	str	r1, [r7, #44]	@ 0x2c
 801b792:	7812      	ldrb	r2, [r2, #0]
 801b794:	701a      	strb	r2, [r3, #0]
 801b796:	e002      	b.n	801b79e <tiny_vsnprintf_like+0x1fe>
        else
          --fmt;
 801b798:	687b      	ldr	r3, [r7, #4]
 801b79a:	3b01      	subs	r3, #1
 801b79c:	607b      	str	r3, [r7, #4]
        CHECK_STR_SIZE(buf, str, size);
 801b79e:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 801b7a0:	68fb      	ldr	r3, [r7, #12]
 801b7a2:	1ad2      	subs	r2, r2, r3
 801b7a4:	68bb      	ldr	r3, [r7, #8]
 801b7a6:	3b01      	subs	r3, #1
 801b7a8:	429a      	cmp	r2, r3
 801b7aa:	db2d      	blt.n	801b808 <tiny_vsnprintf_like+0x268>
 801b7ac:	e000      	b.n	801b7b0 <tiny_vsnprintf_like+0x210>
        break;
 801b7ae:	bf00      	nop
        continue;
    }

    if (qualifier == 'l')
 801b7b0:	697b      	ldr	r3, [r7, #20]
 801b7b2:	2b6c      	cmp	r3, #108	@ 0x6c
 801b7b4:	d105      	bne.n	801b7c2 <tiny_vsnprintf_like+0x222>
      num = va_arg(args, unsigned long);
 801b7b6:	683b      	ldr	r3, [r7, #0]
 801b7b8:	1d1a      	adds	r2, r3, #4
 801b7ba:	603a      	str	r2, [r7, #0]
 801b7bc:	681b      	ldr	r3, [r3, #0]
 801b7be:	637b      	str	r3, [r7, #52]	@ 0x34
 801b7c0:	e00f      	b.n	801b7e2 <tiny_vsnprintf_like+0x242>
    else if (flags & SIGN)
 801b7c2:	6a3b      	ldr	r3, [r7, #32]
 801b7c4:	f003 0302 	and.w	r3, r3, #2
 801b7c8:	2b00      	cmp	r3, #0
 801b7ca:	d005      	beq.n	801b7d8 <tiny_vsnprintf_like+0x238>
      num = va_arg(args, int);
 801b7cc:	683b      	ldr	r3, [r7, #0]
 801b7ce:	1d1a      	adds	r2, r3, #4
 801b7d0:	603a      	str	r2, [r7, #0]
 801b7d2:	681b      	ldr	r3, [r3, #0]
 801b7d4:	637b      	str	r3, [r7, #52]	@ 0x34
 801b7d6:	e004      	b.n	801b7e2 <tiny_vsnprintf_like+0x242>
    else
      num = va_arg(args, unsigned int);
 801b7d8:	683b      	ldr	r3, [r7, #0]
 801b7da:	1d1a      	adds	r2, r3, #4
 801b7dc:	603a      	str	r2, [r7, #0]
 801b7de:	681b      	ldr	r3, [r3, #0]
 801b7e0:	637b      	str	r3, [r7, #52]	@ 0x34

    str = ee_number(str, ((size - 1) - (str - buf)), num, base, field_width, precision, flags);
 801b7e2:	68bb      	ldr	r3, [r7, #8]
 801b7e4:	1e5a      	subs	r2, r3, #1
 801b7e6:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 801b7e8:	68fb      	ldr	r3, [r7, #12]
 801b7ea:	1acb      	subs	r3, r1, r3
 801b7ec:	1ad1      	subs	r1, r2, r3
 801b7ee:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 801b7f0:	6a3b      	ldr	r3, [r7, #32]
 801b7f2:	9302      	str	r3, [sp, #8]
 801b7f4:	69bb      	ldr	r3, [r7, #24]
 801b7f6:	9301      	str	r3, [sp, #4]
 801b7f8:	69fb      	ldr	r3, [r7, #28]
 801b7fa:	9300      	str	r3, [sp, #0]
 801b7fc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801b7fe:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 801b800:	f7ff fde0 	bl	801b3c4 <ee_number>
 801b804:	62f8      	str	r0, [r7, #44]	@ 0x2c
 801b806:	e000      	b.n	801b80a <tiny_vsnprintf_like+0x26a>
        continue;
 801b808:	bf00      	nop
  for (str = buf; *fmt || ((str - buf) >= size-1); fmt++)
 801b80a:	687b      	ldr	r3, [r7, #4]
 801b80c:	3301      	adds	r3, #1
 801b80e:	607b      	str	r3, [r7, #4]
 801b810:	687b      	ldr	r3, [r7, #4]
 801b812:	781b      	ldrb	r3, [r3, #0]
 801b814:	2b00      	cmp	r3, #0
 801b816:	f47f aed2 	bne.w	801b5be <tiny_vsnprintf_like+0x1e>
 801b81a:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 801b81c:	68fb      	ldr	r3, [r7, #12]
 801b81e:	1ad2      	subs	r2, r2, r3
 801b820:	68bb      	ldr	r3, [r7, #8]
 801b822:	3b01      	subs	r3, #1
 801b824:	429a      	cmp	r2, r3
 801b826:	f6bf aeca 	bge.w	801b5be <tiny_vsnprintf_like+0x1e>
  }

  *str = '\0';
 801b82a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801b82c:	2200      	movs	r2, #0
 801b82e:	701a      	strb	r2, [r3, #0]
  return str - buf;
 801b830:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 801b832:	68fb      	ldr	r3, [r7, #12]
 801b834:	1ad3      	subs	r3, r2, r3
}
 801b836:	4618      	mov	r0, r3
 801b838:	3738      	adds	r7, #56	@ 0x38
 801b83a:	46bd      	mov	sp, r7
 801b83c:	bd80      	pop	{r7, pc}
 801b83e:	bf00      	nop
 801b840:	0801d018 	.word	0x0801d018

0801b844 <UTIL_SEQ_Run>:
 * That is the reason why many variables that are used only in that function are declared static.
 * Note: These variables could have been declared static in the function.
 *
 */
void UTIL_SEQ_Run( UTIL_SEQ_bm_t Mask_bm )
{
 801b844:	b580      	push	{r7, lr}
 801b846:	b090      	sub	sp, #64	@ 0x40
 801b848:	af00      	add	r7, sp, #0
 801b84a:	6078      	str	r0, [r7, #4]
  /*
   * When this function is nested, the mask to be applied cannot be larger than the first call
   * The mask is always getting smaller and smaller
   * A copy is made of the mask set by UTIL_SEQ_Run() in case it is called again in the task
   */
  super_mask_backup = SuperMask;
 801b84c:	4b73      	ldr	r3, [pc, #460]	@ (801ba1c <UTIL_SEQ_Run+0x1d8>)
 801b84e:	681b      	ldr	r3, [r3, #0]
 801b850:	62bb      	str	r3, [r7, #40]	@ 0x28
  SuperMask &= Mask_bm;
 801b852:	4b72      	ldr	r3, [pc, #456]	@ (801ba1c <UTIL_SEQ_Run+0x1d8>)
 801b854:	681a      	ldr	r2, [r3, #0]
 801b856:	687b      	ldr	r3, [r7, #4]
 801b858:	4013      	ands	r3, r2
 801b85a:	4a70      	ldr	r2, [pc, #448]	@ (801ba1c <UTIL_SEQ_Run+0x1d8>)
 801b85c:	6013      	str	r3, [r2, #0]
   * TaskMask that comes from UTIL_SEQ_PauseTask() / UTIL_SEQ_ResumeTask
   * SuperMask that comes from UTIL_SEQ_Run
   * If the waited event is there, exit from  UTIL_SEQ_Run() to return to the
   * waiting task
   */
  local_taskset = TaskSet;
 801b85e:	4b70      	ldr	r3, [pc, #448]	@ (801ba20 <UTIL_SEQ_Run+0x1dc>)
 801b860:	681b      	ldr	r3, [r3, #0]
 801b862:	63bb      	str	r3, [r7, #56]	@ 0x38
  local_evtset = EvtSet;
 801b864:	4b6f      	ldr	r3, [pc, #444]	@ (801ba24 <UTIL_SEQ_Run+0x1e0>)
 801b866:	681b      	ldr	r3, [r3, #0]
 801b868:	637b      	str	r3, [r7, #52]	@ 0x34
  local_taskmask = TaskMask;
 801b86a:	4b6f      	ldr	r3, [pc, #444]	@ (801ba28 <UTIL_SEQ_Run+0x1e4>)
 801b86c:	681b      	ldr	r3, [r3, #0]
 801b86e:	633b      	str	r3, [r7, #48]	@ 0x30
  local_evtwaited =  EvtWaited;
 801b870:	4b6e      	ldr	r3, [pc, #440]	@ (801ba2c <UTIL_SEQ_Run+0x1e8>)
 801b872:	681b      	ldr	r3, [r3, #0]
 801b874:	62fb      	str	r3, [r7, #44]	@ 0x2c
  while(((local_taskset & local_taskmask & SuperMask) != 0U) && ((local_evtset & local_evtwaited)==0U))
 801b876:	e08d      	b.n	801b994 <UTIL_SEQ_Run+0x150>
  {
    counter = 0U;
 801b878:	2300      	movs	r3, #0
 801b87a:	63fb      	str	r3, [r7, #60]	@ 0x3c
    /*
     * When a flag is set, the associated bit is set in TaskPrio[counter].priority mask depending
     * on the priority parameter given from UTIL_SEQ_SetTask()
     * The while loop is looking for a flag set from the highest priority maskr to the lower
     */
    while((TaskPrio[counter].priority & local_taskmask & SuperMask)== 0U)
 801b87c:	e002      	b.n	801b884 <UTIL_SEQ_Run+0x40>
    {
      counter++;
 801b87e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 801b880:	3301      	adds	r3, #1
 801b882:	63fb      	str	r3, [r7, #60]	@ 0x3c
    while((TaskPrio[counter].priority & local_taskmask & SuperMask)== 0U)
 801b884:	4a6a      	ldr	r2, [pc, #424]	@ (801ba30 <UTIL_SEQ_Run+0x1ec>)
 801b886:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 801b888:	f852 2033 	ldr.w	r2, [r2, r3, lsl #3]
 801b88c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801b88e:	401a      	ands	r2, r3
 801b890:	4b62      	ldr	r3, [pc, #392]	@ (801ba1c <UTIL_SEQ_Run+0x1d8>)
 801b892:	681b      	ldr	r3, [r3, #0]
 801b894:	4013      	ands	r3, r2
 801b896:	2b00      	cmp	r3, #0
 801b898:	d0f1      	beq.n	801b87e <UTIL_SEQ_Run+0x3a>
    }

    current_task_set = TaskPrio[counter].priority & local_taskmask & SuperMask;
 801b89a:	4a65      	ldr	r2, [pc, #404]	@ (801ba30 <UTIL_SEQ_Run+0x1ec>)
 801b89c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 801b89e:	f852 2033 	ldr.w	r2, [r2, r3, lsl #3]
 801b8a2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801b8a4:	401a      	ands	r2, r3
 801b8a6:	4b5d      	ldr	r3, [pc, #372]	@ (801ba1c <UTIL_SEQ_Run+0x1d8>)
 801b8a8:	681b      	ldr	r3, [r3, #0]
 801b8aa:	4013      	ands	r3, r2
 801b8ac:	627b      	str	r3, [r7, #36]	@ 0x24
     * so that the second one can be executed.
     * Note that the first flag is not removed from the list of pending task but just masked by the round_robin mask
     *
     * In the check below, the round_robin mask is reinitialize in case all pending tasks haven been executed at least once
     */
    if ((TaskPrio[counter].round_robin & current_task_set) == 0U)
 801b8ae:	4a60      	ldr	r2, [pc, #384]	@ (801ba30 <UTIL_SEQ_Run+0x1ec>)
 801b8b0:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 801b8b2:	00db      	lsls	r3, r3, #3
 801b8b4:	4413      	add	r3, r2
 801b8b6:	685a      	ldr	r2, [r3, #4]
 801b8b8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801b8ba:	4013      	ands	r3, r2
 801b8bc:	2b00      	cmp	r3, #0
 801b8be:	d106      	bne.n	801b8ce <UTIL_SEQ_Run+0x8a>
    {
      TaskPrio[counter].round_robin = UTIL_SEQ_ALL_BIT_SET;
 801b8c0:	4a5b      	ldr	r2, [pc, #364]	@ (801ba30 <UTIL_SEQ_Run+0x1ec>)
 801b8c2:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 801b8c4:	00db      	lsls	r3, r3, #3
 801b8c6:	4413      	add	r3, r2
 801b8c8:	f04f 32ff 	mov.w	r2, #4294967295
 801b8cc:	605a      	str	r2, [r3, #4]
  /*
   * Read the flag index of the task to be executed
	 * Once the index is read, the associated task will be executed even though a higher priority stack is requested
	 * before task execution.
	 */
    CurrentTaskIdx = (SEQ_BitPosition(current_task_set & TaskPrio[counter].round_robin));
 801b8ce:	4a58      	ldr	r2, [pc, #352]	@ (801ba30 <UTIL_SEQ_Run+0x1ec>)
 801b8d0:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 801b8d2:	00db      	lsls	r3, r3, #3
 801b8d4:	4413      	add	r3, r2
 801b8d6:	685a      	ldr	r2, [r3, #4]
 801b8d8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801b8da:	4013      	ands	r3, r2
 801b8dc:	4618      	mov	r0, r3
 801b8de:	f000 f907 	bl	801baf0 <SEQ_BitPosition>
 801b8e2:	4603      	mov	r3, r0
 801b8e4:	461a      	mov	r2, r3
 801b8e6:	4b53      	ldr	r3, [pc, #332]	@ (801ba34 <UTIL_SEQ_Run+0x1f0>)
 801b8e8:	601a      	str	r2, [r3, #0]

    /*
     * remove from the roun_robin mask the task that has been selected to be executed
     */
    TaskPrio[counter].round_robin &= ~(1U << CurrentTaskIdx);
 801b8ea:	4a51      	ldr	r2, [pc, #324]	@ (801ba30 <UTIL_SEQ_Run+0x1ec>)
 801b8ec:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 801b8ee:	00db      	lsls	r3, r3, #3
 801b8f0:	4413      	add	r3, r2
 801b8f2:	685a      	ldr	r2, [r3, #4]
 801b8f4:	4b4f      	ldr	r3, [pc, #316]	@ (801ba34 <UTIL_SEQ_Run+0x1f0>)
 801b8f6:	681b      	ldr	r3, [r3, #0]
 801b8f8:	2101      	movs	r1, #1
 801b8fa:	fa01 f303 	lsl.w	r3, r1, r3
 801b8fe:	43db      	mvns	r3, r3
 801b900:	401a      	ands	r2, r3
 801b902:	494b      	ldr	r1, [pc, #300]	@ (801ba30 <UTIL_SEQ_Run+0x1ec>)
 801b904:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 801b906:	00db      	lsls	r3, r3, #3
 801b908:	440b      	add	r3, r1
 801b90a:	605a      	str	r2, [r3, #4]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 801b90c:	f3ef 8310 	mrs	r3, PRIMASK
 801b910:	61bb      	str	r3, [r7, #24]
  return(result);
 801b912:	69bb      	ldr	r3, [r7, #24]

    UTIL_SEQ_ENTER_CRITICAL_SECTION( );
 801b914:	623b      	str	r3, [r7, #32]
  __ASM volatile ("cpsid i" : : : "memory");
 801b916:	b672      	cpsid	i
}
 801b918:	bf00      	nop
    /* remove from the list or pending task the one that has been selected to be executed */
    TaskSet &= ~(1U << CurrentTaskIdx);
 801b91a:	4b46      	ldr	r3, [pc, #280]	@ (801ba34 <UTIL_SEQ_Run+0x1f0>)
 801b91c:	681b      	ldr	r3, [r3, #0]
 801b91e:	2201      	movs	r2, #1
 801b920:	fa02 f303 	lsl.w	r3, r2, r3
 801b924:	43da      	mvns	r2, r3
 801b926:	4b3e      	ldr	r3, [pc, #248]	@ (801ba20 <UTIL_SEQ_Run+0x1dc>)
 801b928:	681b      	ldr	r3, [r3, #0]
 801b92a:	4013      	ands	r3, r2
 801b92c:	4a3c      	ldr	r2, [pc, #240]	@ (801ba20 <UTIL_SEQ_Run+0x1dc>)
 801b92e:	6013      	str	r3, [r2, #0]
    /* remove from all priority mask the task that has been selected to be executed */
    for (counter = UTIL_SEQ_CONF_PRIO_NBR; counter != 0U; counter--)
 801b930:	2301      	movs	r3, #1
 801b932:	63fb      	str	r3, [r7, #60]	@ 0x3c
 801b934:	e013      	b.n	801b95e <UTIL_SEQ_Run+0x11a>
    {
      TaskPrio[counter - 1U].priority &= ~(1U << CurrentTaskIdx);
 801b936:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 801b938:	3b01      	subs	r3, #1
 801b93a:	4a3d      	ldr	r2, [pc, #244]	@ (801ba30 <UTIL_SEQ_Run+0x1ec>)
 801b93c:	f852 1033 	ldr.w	r1, [r2, r3, lsl #3]
 801b940:	4b3c      	ldr	r3, [pc, #240]	@ (801ba34 <UTIL_SEQ_Run+0x1f0>)
 801b942:	681b      	ldr	r3, [r3, #0]
 801b944:	2201      	movs	r2, #1
 801b946:	fa02 f303 	lsl.w	r3, r2, r3
 801b94a:	43da      	mvns	r2, r3
 801b94c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 801b94e:	3b01      	subs	r3, #1
 801b950:	400a      	ands	r2, r1
 801b952:	4937      	ldr	r1, [pc, #220]	@ (801ba30 <UTIL_SEQ_Run+0x1ec>)
 801b954:	f841 2033 	str.w	r2, [r1, r3, lsl #3]
    for (counter = UTIL_SEQ_CONF_PRIO_NBR; counter != 0U; counter--)
 801b958:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 801b95a:	3b01      	subs	r3, #1
 801b95c:	63fb      	str	r3, [r7, #60]	@ 0x3c
 801b95e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 801b960:	2b00      	cmp	r3, #0
 801b962:	d1e8      	bne.n	801b936 <UTIL_SEQ_Run+0xf2>
 801b964:	6a3b      	ldr	r3, [r7, #32]
 801b966:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 801b968:	697b      	ldr	r3, [r7, #20]
 801b96a:	f383 8810 	msr	PRIMASK, r3
}
 801b96e:	bf00      	nop
    }
    UTIL_SEQ_EXIT_CRITICAL_SECTION( );

    /* Execute the task */
    TaskCb[CurrentTaskIdx]( );
 801b970:	4b30      	ldr	r3, [pc, #192]	@ (801ba34 <UTIL_SEQ_Run+0x1f0>)
 801b972:	681b      	ldr	r3, [r3, #0]
 801b974:	4a30      	ldr	r2, [pc, #192]	@ (801ba38 <UTIL_SEQ_Run+0x1f4>)
 801b976:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 801b97a:	4798      	blx	r3

    local_taskset = TaskSet;
 801b97c:	4b28      	ldr	r3, [pc, #160]	@ (801ba20 <UTIL_SEQ_Run+0x1dc>)
 801b97e:	681b      	ldr	r3, [r3, #0]
 801b980:	63bb      	str	r3, [r7, #56]	@ 0x38
    local_evtset = EvtSet;
 801b982:	4b28      	ldr	r3, [pc, #160]	@ (801ba24 <UTIL_SEQ_Run+0x1e0>)
 801b984:	681b      	ldr	r3, [r3, #0]
 801b986:	637b      	str	r3, [r7, #52]	@ 0x34
    local_taskmask = TaskMask;
 801b988:	4b27      	ldr	r3, [pc, #156]	@ (801ba28 <UTIL_SEQ_Run+0x1e4>)
 801b98a:	681b      	ldr	r3, [r3, #0]
 801b98c:	633b      	str	r3, [r7, #48]	@ 0x30
    local_evtwaited = EvtWaited;
 801b98e:	4b27      	ldr	r3, [pc, #156]	@ (801ba2c <UTIL_SEQ_Run+0x1e8>)
 801b990:	681b      	ldr	r3, [r3, #0]
 801b992:	62fb      	str	r3, [r7, #44]	@ 0x2c
  while(((local_taskset & local_taskmask & SuperMask) != 0U) && ((local_evtset & local_evtwaited)==0U))
 801b994:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 801b996:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801b998:	401a      	ands	r2, r3
 801b99a:	4b20      	ldr	r3, [pc, #128]	@ (801ba1c <UTIL_SEQ_Run+0x1d8>)
 801b99c:	681b      	ldr	r3, [r3, #0]
 801b99e:	4013      	ands	r3, r2
 801b9a0:	2b00      	cmp	r3, #0
 801b9a2:	d005      	beq.n	801b9b0 <UTIL_SEQ_Run+0x16c>
 801b9a4:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 801b9a6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801b9a8:	4013      	ands	r3, r2
 801b9aa:	2b00      	cmp	r3, #0
 801b9ac:	f43f af64 	beq.w	801b878 <UTIL_SEQ_Run+0x34>
  }

  /* the set of CurrentTaskIdx to no task running allows to call WaitEvt in the Pre/Post ilde context */
  CurrentTaskIdx = UTIL_SEQ_NOTASKRUNNING;
 801b9b0:	4b20      	ldr	r3, [pc, #128]	@ (801ba34 <UTIL_SEQ_Run+0x1f0>)
 801b9b2:	f04f 32ff 	mov.w	r2, #4294967295
 801b9b6:	601a      	str	r2, [r3, #0]
  UTIL_SEQ_PreIdle( );
 801b9b8:	f000 f88e 	bl	801bad8 <UTIL_SEQ_PreIdle>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 801b9bc:	f3ef 8310 	mrs	r3, PRIMASK
 801b9c0:	613b      	str	r3, [r7, #16]
  return(result);
 801b9c2:	693b      	ldr	r3, [r7, #16]

  UTIL_SEQ_ENTER_CRITICAL_SECTION_IDLE( );
 801b9c4:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("cpsid i" : : : "memory");
 801b9c6:	b672      	cpsid	i
}
 801b9c8:	bf00      	nop
  local_taskset = TaskSet;
 801b9ca:	4b15      	ldr	r3, [pc, #84]	@ (801ba20 <UTIL_SEQ_Run+0x1dc>)
 801b9cc:	681b      	ldr	r3, [r3, #0]
 801b9ce:	63bb      	str	r3, [r7, #56]	@ 0x38
  local_evtset = EvtSet;
 801b9d0:	4b14      	ldr	r3, [pc, #80]	@ (801ba24 <UTIL_SEQ_Run+0x1e0>)
 801b9d2:	681b      	ldr	r3, [r3, #0]
 801b9d4:	637b      	str	r3, [r7, #52]	@ 0x34
  local_taskmask = TaskMask;
 801b9d6:	4b14      	ldr	r3, [pc, #80]	@ (801ba28 <UTIL_SEQ_Run+0x1e4>)
 801b9d8:	681b      	ldr	r3, [r3, #0]
 801b9da:	633b      	str	r3, [r7, #48]	@ 0x30
  if ((local_taskset & local_taskmask & SuperMask) == 0U)
 801b9dc:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 801b9de:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801b9e0:	401a      	ands	r2, r3
 801b9e2:	4b0e      	ldr	r3, [pc, #56]	@ (801ba1c <UTIL_SEQ_Run+0x1d8>)
 801b9e4:	681b      	ldr	r3, [r3, #0]
 801b9e6:	4013      	ands	r3, r2
 801b9e8:	2b00      	cmp	r3, #0
 801b9ea:	d107      	bne.n	801b9fc <UTIL_SEQ_Run+0x1b8>
  {
    if ((local_evtset & EvtWaited)== 0U)
 801b9ec:	4b0f      	ldr	r3, [pc, #60]	@ (801ba2c <UTIL_SEQ_Run+0x1e8>)
 801b9ee:	681a      	ldr	r2, [r3, #0]
 801b9f0:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 801b9f2:	4013      	ands	r3, r2
 801b9f4:	2b00      	cmp	r3, #0
 801b9f6:	d101      	bne.n	801b9fc <UTIL_SEQ_Run+0x1b8>
    {
      UTIL_SEQ_Idle( );
 801b9f8:	f7e6 fb36 	bl	8002068 <UTIL_SEQ_Idle>
 801b9fc:	69fb      	ldr	r3, [r7, #28]
 801b9fe:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 801ba00:	68fb      	ldr	r3, [r7, #12]
 801ba02:	f383 8810 	msr	PRIMASK, r3
}
 801ba06:	bf00      	nop
    }
  }
  UTIL_SEQ_EXIT_CRITICAL_SECTION_IDLE( );

  UTIL_SEQ_PostIdle( );
 801ba08:	f000 f86c 	bl	801bae4 <UTIL_SEQ_PostIdle>

  /* restore the mask from UTIL_SEQ_Run() */
  SuperMask = super_mask_backup;
 801ba0c:	4a03      	ldr	r2, [pc, #12]	@ (801ba1c <UTIL_SEQ_Run+0x1d8>)
 801ba0e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801ba10:	6013      	str	r3, [r2, #0]

  return;
 801ba12:	bf00      	nop
}
 801ba14:	3740      	adds	r7, #64	@ 0x40
 801ba16:	46bd      	mov	sp, r7
 801ba18:	bd80      	pop	{r7, pc}
 801ba1a:	bf00      	nop
 801ba1c:	20000144 	.word	0x20000144
 801ba20:	20001d0c 	.word	0x20001d0c
 801ba24:	20001d10 	.word	0x20001d10
 801ba28:	20000140 	.word	0x20000140
 801ba2c:	20001d14 	.word	0x20001d14
 801ba30:	20001d2c 	.word	0x20001d2c
 801ba34:	20001d18 	.word	0x20001d18
 801ba38:	20001d1c 	.word	0x20001d1c

0801ba3c <UTIL_SEQ_RegTask>:

void UTIL_SEQ_RegTask(UTIL_SEQ_bm_t TaskId_bm, uint32_t Flags, void (*Task)( void ))
{
 801ba3c:	b580      	push	{r7, lr}
 801ba3e:	b088      	sub	sp, #32
 801ba40:	af00      	add	r7, sp, #0
 801ba42:	60f8      	str	r0, [r7, #12]
 801ba44:	60b9      	str	r1, [r7, #8]
 801ba46:	607a      	str	r2, [r7, #4]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 801ba48:	f3ef 8310 	mrs	r3, PRIMASK
 801ba4c:	617b      	str	r3, [r7, #20]
  return(result);
 801ba4e:	697b      	ldr	r3, [r7, #20]
  (void)Flags;
  UTIL_SEQ_ENTER_CRITICAL_SECTION();
 801ba50:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("cpsid i" : : : "memory");
 801ba52:	b672      	cpsid	i
}
 801ba54:	bf00      	nop

  TaskCb[SEQ_BitPosition(TaskId_bm)] = Task;
 801ba56:	68f8      	ldr	r0, [r7, #12]
 801ba58:	f000 f84a 	bl	801baf0 <SEQ_BitPosition>
 801ba5c:	4603      	mov	r3, r0
 801ba5e:	4619      	mov	r1, r3
 801ba60:	4a06      	ldr	r2, [pc, #24]	@ (801ba7c <UTIL_SEQ_RegTask+0x40>)
 801ba62:	687b      	ldr	r3, [r7, #4]
 801ba64:	f842 3021 	str.w	r3, [r2, r1, lsl #2]
 801ba68:	69fb      	ldr	r3, [r7, #28]
 801ba6a:	61bb      	str	r3, [r7, #24]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 801ba6c:	69bb      	ldr	r3, [r7, #24]
 801ba6e:	f383 8810 	msr	PRIMASK, r3
}
 801ba72:	bf00      	nop

  UTIL_SEQ_EXIT_CRITICAL_SECTION();

  return;
 801ba74:	bf00      	nop
}
 801ba76:	3720      	adds	r7, #32
 801ba78:	46bd      	mov	sp, r7
 801ba7a:	bd80      	pop	{r7, pc}
 801ba7c:	20001d1c 	.word	0x20001d1c

0801ba80 <UTIL_SEQ_SetTask>:

void UTIL_SEQ_SetTask( UTIL_SEQ_bm_t TaskId_bm , uint32_t Task_Prio )
{
 801ba80:	b480      	push	{r7}
 801ba82:	b087      	sub	sp, #28
 801ba84:	af00      	add	r7, sp, #0
 801ba86:	6078      	str	r0, [r7, #4]
 801ba88:	6039      	str	r1, [r7, #0]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 801ba8a:	f3ef 8310 	mrs	r3, PRIMASK
 801ba8e:	60fb      	str	r3, [r7, #12]
  return(result);
 801ba90:	68fb      	ldr	r3, [r7, #12]
  UTIL_SEQ_ENTER_CRITICAL_SECTION( );
 801ba92:	617b      	str	r3, [r7, #20]
  __ASM volatile ("cpsid i" : : : "memory");
 801ba94:	b672      	cpsid	i
}
 801ba96:	bf00      	nop

  TaskSet |= TaskId_bm;
 801ba98:	4b0d      	ldr	r3, [pc, #52]	@ (801bad0 <UTIL_SEQ_SetTask+0x50>)
 801ba9a:	681a      	ldr	r2, [r3, #0]
 801ba9c:	687b      	ldr	r3, [r7, #4]
 801ba9e:	4313      	orrs	r3, r2
 801baa0:	4a0b      	ldr	r2, [pc, #44]	@ (801bad0 <UTIL_SEQ_SetTask+0x50>)
 801baa2:	6013      	str	r3, [r2, #0]
  TaskPrio[Task_Prio].priority |= TaskId_bm;
 801baa4:	4a0b      	ldr	r2, [pc, #44]	@ (801bad4 <UTIL_SEQ_SetTask+0x54>)
 801baa6:	683b      	ldr	r3, [r7, #0]
 801baa8:	f852 2033 	ldr.w	r2, [r2, r3, lsl #3]
 801baac:	687b      	ldr	r3, [r7, #4]
 801baae:	431a      	orrs	r2, r3
 801bab0:	4908      	ldr	r1, [pc, #32]	@ (801bad4 <UTIL_SEQ_SetTask+0x54>)
 801bab2:	683b      	ldr	r3, [r7, #0]
 801bab4:	f841 2033 	str.w	r2, [r1, r3, lsl #3]
 801bab8:	697b      	ldr	r3, [r7, #20]
 801baba:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 801babc:	693b      	ldr	r3, [r7, #16]
 801babe:	f383 8810 	msr	PRIMASK, r3
}
 801bac2:	bf00      	nop

  UTIL_SEQ_EXIT_CRITICAL_SECTION( );

  return;
 801bac4:	bf00      	nop
}
 801bac6:	371c      	adds	r7, #28
 801bac8:	46bd      	mov	sp, r7
 801baca:	bc80      	pop	{r7}
 801bacc:	4770      	bx	lr
 801bace:	bf00      	nop
 801bad0:	20001d0c 	.word	0x20001d0c
 801bad4:	20001d2c 	.word	0x20001d2c

0801bad8 <UTIL_SEQ_PreIdle>:
{
  return;
}

__WEAK void UTIL_SEQ_PreIdle( void )
{
 801bad8:	b480      	push	{r7}
 801bada:	af00      	add	r7, sp, #0
  /*
   * Unless specified by the application, there is nothing to be done
   */
  return;
 801badc:	bf00      	nop
}
 801bade:	46bd      	mov	sp, r7
 801bae0:	bc80      	pop	{r7}
 801bae2:	4770      	bx	lr

0801bae4 <UTIL_SEQ_PostIdle>:

__WEAK void UTIL_SEQ_PostIdle( void )
{
 801bae4:	b480      	push	{r7}
 801bae6:	af00      	add	r7, sp, #0
  /*
   * Unless specified by the application, there is nothing to be done
   */
  return;
 801bae8:	bf00      	nop
}
 801baea:	46bd      	mov	sp, r7
 801baec:	bc80      	pop	{r7}
 801baee:	4770      	bx	lr

0801baf0 <SEQ_BitPosition>:
 * @brief return the position of the first bit set to 1
 * @param Value 32 bit value
 * @retval bit position
 */
uint8_t SEQ_BitPosition(uint32_t Value)
{
 801baf0:	b480      	push	{r7}
 801baf2:	b085      	sub	sp, #20
 801baf4:	af00      	add	r7, sp, #0
 801baf6:	6078      	str	r0, [r7, #4]
uint8_t n = 0U;
 801baf8:	2300      	movs	r3, #0
 801bafa:	73fb      	strb	r3, [r7, #15]
uint32_t lvalue = Value;
 801bafc:	687b      	ldr	r3, [r7, #4]
 801bafe:	60bb      	str	r3, [r7, #8]

  if ((lvalue & 0xFFFF0000U) == 0U)  { n  = 16U; lvalue <<= 16U;  }
 801bb00:	68bb      	ldr	r3, [r7, #8]
 801bb02:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 801bb06:	d204      	bcs.n	801bb12 <SEQ_BitPosition+0x22>
 801bb08:	2310      	movs	r3, #16
 801bb0a:	73fb      	strb	r3, [r7, #15]
 801bb0c:	68bb      	ldr	r3, [r7, #8]
 801bb0e:	041b      	lsls	r3, r3, #16
 801bb10:	60bb      	str	r3, [r7, #8]
  if ((lvalue & 0xFF000000U) == 0U)  { n +=  8U; lvalue <<=  8U;  }
 801bb12:	68bb      	ldr	r3, [r7, #8]
 801bb14:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 801bb18:	d205      	bcs.n	801bb26 <SEQ_BitPosition+0x36>
 801bb1a:	7bfb      	ldrb	r3, [r7, #15]
 801bb1c:	3308      	adds	r3, #8
 801bb1e:	73fb      	strb	r3, [r7, #15]
 801bb20:	68bb      	ldr	r3, [r7, #8]
 801bb22:	021b      	lsls	r3, r3, #8
 801bb24:	60bb      	str	r3, [r7, #8]
  if ((lvalue & 0xF0000000U) == 0U)  { n +=  4U; lvalue <<=  4U;  }
 801bb26:	68bb      	ldr	r3, [r7, #8]
 801bb28:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 801bb2c:	d205      	bcs.n	801bb3a <SEQ_BitPosition+0x4a>
 801bb2e:	7bfb      	ldrb	r3, [r7, #15]
 801bb30:	3304      	adds	r3, #4
 801bb32:	73fb      	strb	r3, [r7, #15]
 801bb34:	68bb      	ldr	r3, [r7, #8]
 801bb36:	011b      	lsls	r3, r3, #4
 801bb38:	60bb      	str	r3, [r7, #8]

  n += SEQ_clz_table_4bit[lvalue >> (32-4)];
 801bb3a:	68bb      	ldr	r3, [r7, #8]
 801bb3c:	0f1b      	lsrs	r3, r3, #28
 801bb3e:	4a07      	ldr	r2, [pc, #28]	@ (801bb5c <SEQ_BitPosition+0x6c>)
 801bb40:	5cd2      	ldrb	r2, [r2, r3]
 801bb42:	7bfb      	ldrb	r3, [r7, #15]
 801bb44:	4413      	add	r3, r2
 801bb46:	73fb      	strb	r3, [r7, #15]

  return (uint8_t)(31U-n);
 801bb48:	7bfb      	ldrb	r3, [r7, #15]
 801bb4a:	f1c3 031f 	rsb	r3, r3, #31
 801bb4e:	b2db      	uxtb	r3, r3
}
 801bb50:	4618      	mov	r0, r3
 801bb52:	3714      	adds	r7, #20
 801bb54:	46bd      	mov	sp, r7
 801bb56:	bc80      	pop	{r7}
 801bb58:	4770      	bx	lr
 801bb5a:	bf00      	nop
 801bb5c:	0801d65c 	.word	0x0801d65c

0801bb60 <UTIL_TIMER_Init>:
  * @addtogroup TIMER_SERVER_exported_function
  *  @{
  */

UTIL_TIMER_Status_t UTIL_TIMER_Init(void)
{
 801bb60:	b580      	push	{r7, lr}
 801bb62:	af00      	add	r7, sp, #0
  UTIL_TIMER_INIT_CRITICAL_SECTION();
  TimerListHead = NULL;
 801bb64:	4b04      	ldr	r3, [pc, #16]	@ (801bb78 <UTIL_TIMER_Init+0x18>)
 801bb66:	2200      	movs	r2, #0
 801bb68:	601a      	str	r2, [r3, #0]
  return UTIL_TimerDriver.InitTimer();
 801bb6a:	4b04      	ldr	r3, [pc, #16]	@ (801bb7c <UTIL_TIMER_Init+0x1c>)
 801bb6c:	681b      	ldr	r3, [r3, #0]
 801bb6e:	4798      	blx	r3
 801bb70:	4603      	mov	r3, r0
}
 801bb72:	4618      	mov	r0, r3
 801bb74:	bd80      	pop	{r7, pc}
 801bb76:	bf00      	nop
 801bb78:	20001d34 	.word	0x20001d34
 801bb7c:	0801d0d8 	.word	0x0801d0d8

0801bb80 <UTIL_TIMER_Create>:
{
  return UTIL_TimerDriver.DeInitTimer();
}

UTIL_TIMER_Status_t UTIL_TIMER_Create( UTIL_TIMER_Object_t *TimerObject, uint32_t PeriodValue, UTIL_TIMER_Mode_t Mode, void ( *Callback )( void *), void *Argument)
{
 801bb80:	b580      	push	{r7, lr}
 801bb82:	b084      	sub	sp, #16
 801bb84:	af00      	add	r7, sp, #0
 801bb86:	60f8      	str	r0, [r7, #12]
 801bb88:	60b9      	str	r1, [r7, #8]
 801bb8a:	603b      	str	r3, [r7, #0]
 801bb8c:	4613      	mov	r3, r2
 801bb8e:	71fb      	strb	r3, [r7, #7]
  if((TimerObject != NULL) && (Callback != NULL))
 801bb90:	68fb      	ldr	r3, [r7, #12]
 801bb92:	2b00      	cmp	r3, #0
 801bb94:	d023      	beq.n	801bbde <UTIL_TIMER_Create+0x5e>
 801bb96:	683b      	ldr	r3, [r7, #0]
 801bb98:	2b00      	cmp	r3, #0
 801bb9a:	d020      	beq.n	801bbde <UTIL_TIMER_Create+0x5e>
  {
    TimerObject->Timestamp = 0U;
 801bb9c:	68fb      	ldr	r3, [r7, #12]
 801bb9e:	2200      	movs	r2, #0
 801bba0:	601a      	str	r2, [r3, #0]
    TimerObject->ReloadValue = UTIL_TimerDriver.ms2Tick(PeriodValue);
 801bba2:	4b11      	ldr	r3, [pc, #68]	@ (801bbe8 <UTIL_TIMER_Create+0x68>)
 801bba4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 801bba6:	68b8      	ldr	r0, [r7, #8]
 801bba8:	4798      	blx	r3
 801bbaa:	4602      	mov	r2, r0
 801bbac:	68fb      	ldr	r3, [r7, #12]
 801bbae:	605a      	str	r2, [r3, #4]
    TimerObject->IsPending = 0U;
 801bbb0:	68fb      	ldr	r3, [r7, #12]
 801bbb2:	2200      	movs	r2, #0
 801bbb4:	721a      	strb	r2, [r3, #8]
    TimerObject->IsRunning = 0U;
 801bbb6:	68fb      	ldr	r3, [r7, #12]
 801bbb8:	2200      	movs	r2, #0
 801bbba:	725a      	strb	r2, [r3, #9]
    TimerObject->IsReloadStopped = 0U;
 801bbbc:	68fb      	ldr	r3, [r7, #12]
 801bbbe:	2200      	movs	r2, #0
 801bbc0:	729a      	strb	r2, [r3, #10]
    TimerObject->Callback = Callback;
 801bbc2:	68fb      	ldr	r3, [r7, #12]
 801bbc4:	683a      	ldr	r2, [r7, #0]
 801bbc6:	60da      	str	r2, [r3, #12]
    TimerObject->argument = Argument;
 801bbc8:	68fb      	ldr	r3, [r7, #12]
 801bbca:	69ba      	ldr	r2, [r7, #24]
 801bbcc:	611a      	str	r2, [r3, #16]
    TimerObject->Mode = Mode;
 801bbce:	68fb      	ldr	r3, [r7, #12]
 801bbd0:	79fa      	ldrb	r2, [r7, #7]
 801bbd2:	72da      	strb	r2, [r3, #11]
    TimerObject->Next = NULL;
 801bbd4:	68fb      	ldr	r3, [r7, #12]
 801bbd6:	2200      	movs	r2, #0
 801bbd8:	615a      	str	r2, [r3, #20]
    return UTIL_TIMER_OK;
 801bbda:	2300      	movs	r3, #0
 801bbdc:	e000      	b.n	801bbe0 <UTIL_TIMER_Create+0x60>
  }
  else
  {
    return UTIL_TIMER_INVALID_PARAM;
 801bbde:	2301      	movs	r3, #1
  }
}
 801bbe0:	4618      	mov	r0, r3
 801bbe2:	3710      	adds	r7, #16
 801bbe4:	46bd      	mov	sp, r7
 801bbe6:	bd80      	pop	{r7, pc}
 801bbe8:	0801d0d8 	.word	0x0801d0d8

0801bbec <UTIL_TIMER_Start>:

UTIL_TIMER_Status_t UTIL_TIMER_Start( UTIL_TIMER_Object_t *TimerObject)
{
 801bbec:	b580      	push	{r7, lr}
 801bbee:	b08a      	sub	sp, #40	@ 0x28
 801bbf0:	af00      	add	r7, sp, #0
 801bbf2:	6078      	str	r0, [r7, #4]
  UTIL_TIMER_Status_t  ret = UTIL_TIMER_OK;
 801bbf4:	2300      	movs	r3, #0
 801bbf6:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  uint32_t elapsedTime;
  uint32_t minValue;
  uint32_t ticks;
    
  if(( TimerObject != NULL ) && ( TimerExists( TimerObject ) == false ) && (TimerObject->IsRunning == 0U))
 801bbfa:	687b      	ldr	r3, [r7, #4]
 801bbfc:	2b00      	cmp	r3, #0
 801bbfe:	d056      	beq.n	801bcae <UTIL_TIMER_Start+0xc2>
 801bc00:	6878      	ldr	r0, [r7, #4]
 801bc02:	f000 f9a9 	bl	801bf58 <TimerExists>
 801bc06:	4603      	mov	r3, r0
 801bc08:	f083 0301 	eor.w	r3, r3, #1
 801bc0c:	b2db      	uxtb	r3, r3
 801bc0e:	2b00      	cmp	r3, #0
 801bc10:	d04d      	beq.n	801bcae <UTIL_TIMER_Start+0xc2>
 801bc12:	687b      	ldr	r3, [r7, #4]
 801bc14:	7a5b      	ldrb	r3, [r3, #9]
 801bc16:	2b00      	cmp	r3, #0
 801bc18:	d149      	bne.n	801bcae <UTIL_TIMER_Start+0xc2>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 801bc1a:	f3ef 8310 	mrs	r3, PRIMASK
 801bc1e:	613b      	str	r3, [r7, #16]
  return(result);
 801bc20:	693b      	ldr	r3, [r7, #16]
  {
    UTIL_TIMER_ENTER_CRITICAL_SECTION();
 801bc22:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("cpsid i" : : : "memory");
 801bc24:	b672      	cpsid	i
}
 801bc26:	bf00      	nop
    ticks = TimerObject->ReloadValue;
 801bc28:	687b      	ldr	r3, [r7, #4]
 801bc2a:	685b      	ldr	r3, [r3, #4]
 801bc2c:	623b      	str	r3, [r7, #32]
    minValue = UTIL_TimerDriver.GetMinimumTimeout( );
 801bc2e:	4b24      	ldr	r3, [pc, #144]	@ (801bcc0 <UTIL_TIMER_Start+0xd4>)
 801bc30:	6a1b      	ldr	r3, [r3, #32]
 801bc32:	4798      	blx	r3
 801bc34:	61b8      	str	r0, [r7, #24]
    
    if( ticks < minValue )
 801bc36:	6a3a      	ldr	r2, [r7, #32]
 801bc38:	69bb      	ldr	r3, [r7, #24]
 801bc3a:	429a      	cmp	r2, r3
 801bc3c:	d201      	bcs.n	801bc42 <UTIL_TIMER_Start+0x56>
    {
      ticks = minValue;
 801bc3e:	69bb      	ldr	r3, [r7, #24]
 801bc40:	623b      	str	r3, [r7, #32]
    }
    
    TimerObject->Timestamp = ticks;
 801bc42:	687b      	ldr	r3, [r7, #4]
 801bc44:	6a3a      	ldr	r2, [r7, #32]
 801bc46:	601a      	str	r2, [r3, #0]
    TimerObject->IsPending = 0U;
 801bc48:	687b      	ldr	r3, [r7, #4]
 801bc4a:	2200      	movs	r2, #0
 801bc4c:	721a      	strb	r2, [r3, #8]
    TimerObject->IsRunning = 1U;
 801bc4e:	687b      	ldr	r3, [r7, #4]
 801bc50:	2201      	movs	r2, #1
 801bc52:	725a      	strb	r2, [r3, #9]
    TimerObject->IsReloadStopped = 0U;
 801bc54:	687b      	ldr	r3, [r7, #4]
 801bc56:	2200      	movs	r2, #0
 801bc58:	729a      	strb	r2, [r3, #10]
    if( TimerListHead == NULL )
 801bc5a:	4b1a      	ldr	r3, [pc, #104]	@ (801bcc4 <UTIL_TIMER_Start+0xd8>)
 801bc5c:	681b      	ldr	r3, [r3, #0]
 801bc5e:	2b00      	cmp	r3, #0
 801bc60:	d106      	bne.n	801bc70 <UTIL_TIMER_Start+0x84>
    {
      UTIL_TimerDriver.SetTimerContext();
 801bc62:	4b17      	ldr	r3, [pc, #92]	@ (801bcc0 <UTIL_TIMER_Start+0xd4>)
 801bc64:	691b      	ldr	r3, [r3, #16]
 801bc66:	4798      	blx	r3
      TimerInsertNewHeadTimer( TimerObject ); /* insert a timeout at now+obj->Timestamp */
 801bc68:	6878      	ldr	r0, [r7, #4]
 801bc6a:	f000 f9eb 	bl	801c044 <TimerInsertNewHeadTimer>
 801bc6e:	e017      	b.n	801bca0 <UTIL_TIMER_Start+0xb4>
    }
    else 
    {
      elapsedTime = UTIL_TimerDriver.GetTimerElapsedTime( );
 801bc70:	4b13      	ldr	r3, [pc, #76]	@ (801bcc0 <UTIL_TIMER_Start+0xd4>)
 801bc72:	699b      	ldr	r3, [r3, #24]
 801bc74:	4798      	blx	r3
 801bc76:	6178      	str	r0, [r7, #20]
      TimerObject->Timestamp += elapsedTime;
 801bc78:	687b      	ldr	r3, [r7, #4]
 801bc7a:	681a      	ldr	r2, [r3, #0]
 801bc7c:	697b      	ldr	r3, [r7, #20]
 801bc7e:	441a      	add	r2, r3
 801bc80:	687b      	ldr	r3, [r7, #4]
 801bc82:	601a      	str	r2, [r3, #0]
      
      if( TimerObject->Timestamp < TimerListHead->Timestamp )
 801bc84:	687b      	ldr	r3, [r7, #4]
 801bc86:	681a      	ldr	r2, [r3, #0]
 801bc88:	4b0e      	ldr	r3, [pc, #56]	@ (801bcc4 <UTIL_TIMER_Start+0xd8>)
 801bc8a:	681b      	ldr	r3, [r3, #0]
 801bc8c:	681b      	ldr	r3, [r3, #0]
 801bc8e:	429a      	cmp	r2, r3
 801bc90:	d203      	bcs.n	801bc9a <UTIL_TIMER_Start+0xae>
      {
        TimerInsertNewHeadTimer( TimerObject);
 801bc92:	6878      	ldr	r0, [r7, #4]
 801bc94:	f000 f9d6 	bl	801c044 <TimerInsertNewHeadTimer>
 801bc98:	e002      	b.n	801bca0 <UTIL_TIMER_Start+0xb4>
      }
      else
      {
        TimerInsertTimer( TimerObject);
 801bc9a:	6878      	ldr	r0, [r7, #4]
 801bc9c:	f000 f9a2 	bl	801bfe4 <TimerInsertTimer>
 801bca0:	69fb      	ldr	r3, [r7, #28]
 801bca2:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 801bca4:	68fb      	ldr	r3, [r7, #12]
 801bca6:	f383 8810 	msr	PRIMASK, r3
}
 801bcaa:	bf00      	nop
  {
 801bcac:	e002      	b.n	801bcb4 <UTIL_TIMER_Start+0xc8>
    }
    UTIL_TIMER_EXIT_CRITICAL_SECTION();
  }
  else
  {
    ret =  UTIL_TIMER_INVALID_PARAM;
 801bcae:	2301      	movs	r3, #1
 801bcb0:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }
  return ret;
 801bcb4:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
}
 801bcb8:	4618      	mov	r0, r3
 801bcba:	3728      	adds	r7, #40	@ 0x28
 801bcbc:	46bd      	mov	sp, r7
 801bcbe:	bd80      	pop	{r7, pc}
 801bcc0:	0801d0d8 	.word	0x0801d0d8
 801bcc4:	20001d34 	.word	0x20001d34

0801bcc8 <UTIL_TIMER_Stop>:
  }
  return ret;
}

UTIL_TIMER_Status_t UTIL_TIMER_Stop( UTIL_TIMER_Object_t *TimerObject )
{
 801bcc8:	b580      	push	{r7, lr}
 801bcca:	b088      	sub	sp, #32
 801bccc:	af00      	add	r7, sp, #0
 801bcce:	6078      	str	r0, [r7, #4]
  UTIL_TIMER_Status_t  ret = UTIL_TIMER_OK;
 801bcd0:	2300      	movs	r3, #0
 801bcd2:	77fb      	strb	r3, [r7, #31]

  if (NULL != TimerObject)
 801bcd4:	687b      	ldr	r3, [r7, #4]
 801bcd6:	2b00      	cmp	r3, #0
 801bcd8:	d05b      	beq.n	801bd92 <UTIL_TIMER_Stop+0xca>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 801bcda:	f3ef 8310 	mrs	r3, PRIMASK
 801bcde:	60fb      	str	r3, [r7, #12]
  return(result);
 801bce0:	68fb      	ldr	r3, [r7, #12]
  {
    UTIL_TIMER_ENTER_CRITICAL_SECTION();
 801bce2:	613b      	str	r3, [r7, #16]
  __ASM volatile ("cpsid i" : : : "memory");
 801bce4:	b672      	cpsid	i
}
 801bce6:	bf00      	nop
    UTIL_TIMER_Object_t* prev = TimerListHead;
 801bce8:	4b2d      	ldr	r3, [pc, #180]	@ (801bda0 <UTIL_TIMER_Stop+0xd8>)
 801bcea:	681b      	ldr	r3, [r3, #0]
 801bcec:	61bb      	str	r3, [r7, #24]
    UTIL_TIMER_Object_t* cur = TimerListHead;
 801bcee:	4b2c      	ldr	r3, [pc, #176]	@ (801bda0 <UTIL_TIMER_Stop+0xd8>)
 801bcf0:	681b      	ldr	r3, [r3, #0]
 801bcf2:	617b      	str	r3, [r7, #20]
    TimerObject->IsReloadStopped = 1U;
 801bcf4:	687b      	ldr	r3, [r7, #4]
 801bcf6:	2201      	movs	r2, #1
 801bcf8:	729a      	strb	r2, [r3, #10]
    
    /* List is empty or the Obj to stop does not exist  */
    if(NULL != TimerListHead)
 801bcfa:	4b29      	ldr	r3, [pc, #164]	@ (801bda0 <UTIL_TIMER_Stop+0xd8>)
 801bcfc:	681b      	ldr	r3, [r3, #0]
 801bcfe:	2b00      	cmp	r3, #0
 801bd00:	d041      	beq.n	801bd86 <UTIL_TIMER_Stop+0xbe>
    {
      TimerObject->IsRunning = 0U;
 801bd02:	687b      	ldr	r3, [r7, #4]
 801bd04:	2200      	movs	r2, #0
 801bd06:	725a      	strb	r2, [r3, #9]
      
      if( TimerListHead == TimerObject ) /* Stop the Head */
 801bd08:	4b25      	ldr	r3, [pc, #148]	@ (801bda0 <UTIL_TIMER_Stop+0xd8>)
 801bd0a:	681b      	ldr	r3, [r3, #0]
 801bd0c:	687a      	ldr	r2, [r7, #4]
 801bd0e:	429a      	cmp	r2, r3
 801bd10:	d134      	bne.n	801bd7c <UTIL_TIMER_Stop+0xb4>
      {
          TimerListHead->IsPending = 0;
 801bd12:	4b23      	ldr	r3, [pc, #140]	@ (801bda0 <UTIL_TIMER_Stop+0xd8>)
 801bd14:	681b      	ldr	r3, [r3, #0]
 801bd16:	2200      	movs	r2, #0
 801bd18:	721a      	strb	r2, [r3, #8]
          if( TimerListHead->Next != NULL )
 801bd1a:	4b21      	ldr	r3, [pc, #132]	@ (801bda0 <UTIL_TIMER_Stop+0xd8>)
 801bd1c:	681b      	ldr	r3, [r3, #0]
 801bd1e:	695b      	ldr	r3, [r3, #20]
 801bd20:	2b00      	cmp	r3, #0
 801bd22:	d00a      	beq.n	801bd3a <UTIL_TIMER_Stop+0x72>
          {
            TimerListHead = TimerListHead->Next;
 801bd24:	4b1e      	ldr	r3, [pc, #120]	@ (801bda0 <UTIL_TIMER_Stop+0xd8>)
 801bd26:	681b      	ldr	r3, [r3, #0]
 801bd28:	695b      	ldr	r3, [r3, #20]
 801bd2a:	4a1d      	ldr	r2, [pc, #116]	@ (801bda0 <UTIL_TIMER_Stop+0xd8>)
 801bd2c:	6013      	str	r3, [r2, #0]
            TimerSetTimeout( TimerListHead );
 801bd2e:	4b1c      	ldr	r3, [pc, #112]	@ (801bda0 <UTIL_TIMER_Stop+0xd8>)
 801bd30:	681b      	ldr	r3, [r3, #0]
 801bd32:	4618      	mov	r0, r3
 801bd34:	f000 f92c 	bl	801bf90 <TimerSetTimeout>
 801bd38:	e023      	b.n	801bd82 <UTIL_TIMER_Stop+0xba>
          }
          else
          {
            UTIL_TimerDriver.StopTimerEvt( );
 801bd3a:	4b1a      	ldr	r3, [pc, #104]	@ (801bda4 <UTIL_TIMER_Stop+0xdc>)
 801bd3c:	68db      	ldr	r3, [r3, #12]
 801bd3e:	4798      	blx	r3
            TimerListHead = NULL;
 801bd40:	4b17      	ldr	r3, [pc, #92]	@ (801bda0 <UTIL_TIMER_Stop+0xd8>)
 801bd42:	2200      	movs	r2, #0
 801bd44:	601a      	str	r2, [r3, #0]
 801bd46:	e01c      	b.n	801bd82 <UTIL_TIMER_Stop+0xba>
      }
      else /* Stop an object within the list */
      {      
        while( cur != NULL )
        {
          if( cur == TimerObject )
 801bd48:	697a      	ldr	r2, [r7, #20]
 801bd4a:	687b      	ldr	r3, [r7, #4]
 801bd4c:	429a      	cmp	r2, r3
 801bd4e:	d110      	bne.n	801bd72 <UTIL_TIMER_Stop+0xaa>
          {
            if( cur->Next != NULL )
 801bd50:	697b      	ldr	r3, [r7, #20]
 801bd52:	695b      	ldr	r3, [r3, #20]
 801bd54:	2b00      	cmp	r3, #0
 801bd56:	d006      	beq.n	801bd66 <UTIL_TIMER_Stop+0x9e>
            {
              cur = cur->Next;
 801bd58:	697b      	ldr	r3, [r7, #20]
 801bd5a:	695b      	ldr	r3, [r3, #20]
 801bd5c:	617b      	str	r3, [r7, #20]
              prev->Next = cur;
 801bd5e:	69bb      	ldr	r3, [r7, #24]
 801bd60:	697a      	ldr	r2, [r7, #20]
 801bd62:	615a      	str	r2, [r3, #20]
            else
            {
              cur = NULL;
              prev->Next = cur;
            }
            break;
 801bd64:	e00d      	b.n	801bd82 <UTIL_TIMER_Stop+0xba>
              cur = NULL;
 801bd66:	2300      	movs	r3, #0
 801bd68:	617b      	str	r3, [r7, #20]
              prev->Next = cur;
 801bd6a:	69bb      	ldr	r3, [r7, #24]
 801bd6c:	697a      	ldr	r2, [r7, #20]
 801bd6e:	615a      	str	r2, [r3, #20]
            break;
 801bd70:	e007      	b.n	801bd82 <UTIL_TIMER_Stop+0xba>
          }
          else
          {
            prev = cur;
 801bd72:	697b      	ldr	r3, [r7, #20]
 801bd74:	61bb      	str	r3, [r7, #24]
            cur = cur->Next;
 801bd76:	697b      	ldr	r3, [r7, #20]
 801bd78:	695b      	ldr	r3, [r3, #20]
 801bd7a:	617b      	str	r3, [r7, #20]
        while( cur != NULL )
 801bd7c:	697b      	ldr	r3, [r7, #20]
 801bd7e:	2b00      	cmp	r3, #0
 801bd80:	d1e2      	bne.n	801bd48 <UTIL_TIMER_Stop+0x80>
          }
        }   
      }
      ret = UTIL_TIMER_OK;
 801bd82:	2300      	movs	r3, #0
 801bd84:	77fb      	strb	r3, [r7, #31]
 801bd86:	693b      	ldr	r3, [r7, #16]
 801bd88:	60bb      	str	r3, [r7, #8]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 801bd8a:	68bb      	ldr	r3, [r7, #8]
 801bd8c:	f383 8810 	msr	PRIMASK, r3
}
 801bd90:	e001      	b.n	801bd96 <UTIL_TIMER_Stop+0xce>
    }
    UTIL_TIMER_EXIT_CRITICAL_SECTION();
  }
  else
  {
    ret = UTIL_TIMER_INVALID_PARAM;
 801bd92:	2301      	movs	r3, #1
 801bd94:	77fb      	strb	r3, [r7, #31]
  }
  return ret;
 801bd96:	7ffb      	ldrb	r3, [r7, #31]
}
 801bd98:	4618      	mov	r0, r3
 801bd9a:	3720      	adds	r7, #32
 801bd9c:	46bd      	mov	sp, r7
 801bd9e:	bd80      	pop	{r7, pc}
 801bda0:	20001d34 	.word	0x20001d34
 801bda4:	0801d0d8 	.word	0x0801d0d8

0801bda8 <UTIL_TIMER_SetPeriod>:

UTIL_TIMER_Status_t UTIL_TIMER_SetPeriod(UTIL_TIMER_Object_t *TimerObject, uint32_t NewPeriodValue)
{
 801bda8:	b580      	push	{r7, lr}
 801bdaa:	b084      	sub	sp, #16
 801bdac:	af00      	add	r7, sp, #0
 801bdae:	6078      	str	r0, [r7, #4]
 801bdb0:	6039      	str	r1, [r7, #0]
  UTIL_TIMER_Status_t  ret = UTIL_TIMER_OK;
 801bdb2:	2300      	movs	r3, #0
 801bdb4:	73fb      	strb	r3, [r7, #15]
  
  if(NULL == TimerObject)
 801bdb6:	687b      	ldr	r3, [r7, #4]
 801bdb8:	2b00      	cmp	r3, #0
 801bdba:	d102      	bne.n	801bdc2 <UTIL_TIMER_SetPeriod+0x1a>
  {
	  ret = UTIL_TIMER_INVALID_PARAM;
 801bdbc:	2301      	movs	r3, #1
 801bdbe:	73fb      	strb	r3, [r7, #15]
 801bdc0:	e014      	b.n	801bdec <UTIL_TIMER_SetPeriod+0x44>
  }
  else
  {
    TimerObject->ReloadValue = UTIL_TimerDriver.ms2Tick(NewPeriodValue);
 801bdc2:	4b0d      	ldr	r3, [pc, #52]	@ (801bdf8 <UTIL_TIMER_SetPeriod+0x50>)
 801bdc4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 801bdc6:	6838      	ldr	r0, [r7, #0]
 801bdc8:	4798      	blx	r3
 801bdca:	4602      	mov	r2, r0
 801bdcc:	687b      	ldr	r3, [r7, #4]
 801bdce:	605a      	str	r2, [r3, #4]
    if(TimerExists(TimerObject))
 801bdd0:	6878      	ldr	r0, [r7, #4]
 801bdd2:	f000 f8c1 	bl	801bf58 <TimerExists>
 801bdd6:	4603      	mov	r3, r0
 801bdd8:	2b00      	cmp	r3, #0
 801bdda:	d007      	beq.n	801bdec <UTIL_TIMER_SetPeriod+0x44>
    {
      (void)UTIL_TIMER_Stop(TimerObject);
 801bddc:	6878      	ldr	r0, [r7, #4]
 801bdde:	f7ff ff73 	bl	801bcc8 <UTIL_TIMER_Stop>
      ret = UTIL_TIMER_Start(TimerObject);
 801bde2:	6878      	ldr	r0, [r7, #4]
 801bde4:	f7ff ff02 	bl	801bbec <UTIL_TIMER_Start>
 801bde8:	4603      	mov	r3, r0
 801bdea:	73fb      	strb	r3, [r7, #15]
    }
  }
  return ret;
 801bdec:	7bfb      	ldrb	r3, [r7, #15]
}
 801bdee:	4618      	mov	r0, r3
 801bdf0:	3710      	adds	r7, #16
 801bdf2:	46bd      	mov	sp, r7
 801bdf4:	bd80      	pop	{r7, pc}
 801bdf6:	bf00      	nop
 801bdf8:	0801d0d8 	.word	0x0801d0d8

0801bdfc <UTIL_TIMER_IRQ_Handler>:
	}
	return NextTimer;
}

void UTIL_TIMER_IRQ_Handler( void )
{
 801bdfc:	b590      	push	{r4, r7, lr}
 801bdfe:	b089      	sub	sp, #36	@ 0x24
 801be00:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 801be02:	f3ef 8310 	mrs	r3, PRIMASK
 801be06:	60bb      	str	r3, [r7, #8]
  return(result);
 801be08:	68bb      	ldr	r3, [r7, #8]
  UTIL_TIMER_Object_t* cur;
  uint32_t old, now, DeltaContext;

  UTIL_TIMER_ENTER_CRITICAL_SECTION();
 801be0a:	61bb      	str	r3, [r7, #24]
  __ASM volatile ("cpsid i" : : : "memory");
 801be0c:	b672      	cpsid	i
}
 801be0e:	bf00      	nop

  old  =  UTIL_TimerDriver.GetTimerContext( );
 801be10:	4b38      	ldr	r3, [pc, #224]	@ (801bef4 <UTIL_TIMER_IRQ_Handler+0xf8>)
 801be12:	695b      	ldr	r3, [r3, #20]
 801be14:	4798      	blx	r3
 801be16:	6178      	str	r0, [r7, #20]
  now  =  UTIL_TimerDriver.SetTimerContext( );
 801be18:	4b36      	ldr	r3, [pc, #216]	@ (801bef4 <UTIL_TIMER_IRQ_Handler+0xf8>)
 801be1a:	691b      	ldr	r3, [r3, #16]
 801be1c:	4798      	blx	r3
 801be1e:	6138      	str	r0, [r7, #16]

  DeltaContext = now  - old; /*intentional wrap around */
 801be20:	693a      	ldr	r2, [r7, #16]
 801be22:	697b      	ldr	r3, [r7, #20]
 801be24:	1ad3      	subs	r3, r2, r3
 801be26:	60fb      	str	r3, [r7, #12]
  
  /* update timeStamp based upon new Time Reference*/
  /* because delta context should never exceed 2^32*/
  if ( TimerListHead != NULL )
 801be28:	4b33      	ldr	r3, [pc, #204]	@ (801bef8 <UTIL_TIMER_IRQ_Handler+0xfc>)
 801be2a:	681b      	ldr	r3, [r3, #0]
 801be2c:	2b00      	cmp	r3, #0
 801be2e:	d037      	beq.n	801bea0 <UTIL_TIMER_IRQ_Handler+0xa4>
  {
    cur = TimerListHead;
 801be30:	4b31      	ldr	r3, [pc, #196]	@ (801bef8 <UTIL_TIMER_IRQ_Handler+0xfc>)
 801be32:	681b      	ldr	r3, [r3, #0]
 801be34:	61fb      	str	r3, [r7, #28]
	do {
      if (cur->Timestamp > DeltaContext)
 801be36:	69fb      	ldr	r3, [r7, #28]
 801be38:	681b      	ldr	r3, [r3, #0]
 801be3a:	68fa      	ldr	r2, [r7, #12]
 801be3c:	429a      	cmp	r2, r3
 801be3e:	d206      	bcs.n	801be4e <UTIL_TIMER_IRQ_Handler+0x52>
      {
        cur->Timestamp -= DeltaContext;
 801be40:	69fb      	ldr	r3, [r7, #28]
 801be42:	681a      	ldr	r2, [r3, #0]
 801be44:	68fb      	ldr	r3, [r7, #12]
 801be46:	1ad2      	subs	r2, r2, r3
 801be48:	69fb      	ldr	r3, [r7, #28]
 801be4a:	601a      	str	r2, [r3, #0]
 801be4c:	e002      	b.n	801be54 <UTIL_TIMER_IRQ_Handler+0x58>
      }
      else
      {
        cur->Timestamp = 0;
 801be4e:	69fb      	ldr	r3, [r7, #28]
 801be50:	2200      	movs	r2, #0
 801be52:	601a      	str	r2, [r3, #0]
      }
      cur = cur->Next;
 801be54:	69fb      	ldr	r3, [r7, #28]
 801be56:	695b      	ldr	r3, [r3, #20]
 801be58:	61fb      	str	r3, [r7, #28]
    } while(cur != NULL);
 801be5a:	69fb      	ldr	r3, [r7, #28]
 801be5c:	2b00      	cmp	r3, #0
 801be5e:	d1ea      	bne.n	801be36 <UTIL_TIMER_IRQ_Handler+0x3a>
  }

  /* Execute expired timer and update the list */
  while ((TimerListHead != NULL) && ((TimerListHead->Timestamp == 0U) || (TimerListHead->Timestamp < UTIL_TimerDriver.GetTimerElapsedTime(  ))))
 801be60:	e01e      	b.n	801bea0 <UTIL_TIMER_IRQ_Handler+0xa4>
  {
      cur = TimerListHead;
 801be62:	4b25      	ldr	r3, [pc, #148]	@ (801bef8 <UTIL_TIMER_IRQ_Handler+0xfc>)
 801be64:	681b      	ldr	r3, [r3, #0]
 801be66:	61fb      	str	r3, [r7, #28]
      TimerListHead = TimerListHead->Next;
 801be68:	4b23      	ldr	r3, [pc, #140]	@ (801bef8 <UTIL_TIMER_IRQ_Handler+0xfc>)
 801be6a:	681b      	ldr	r3, [r3, #0]
 801be6c:	695b      	ldr	r3, [r3, #20]
 801be6e:	4a22      	ldr	r2, [pc, #136]	@ (801bef8 <UTIL_TIMER_IRQ_Handler+0xfc>)
 801be70:	6013      	str	r3, [r2, #0]
      cur->IsPending = 0;
 801be72:	69fb      	ldr	r3, [r7, #28]
 801be74:	2200      	movs	r2, #0
 801be76:	721a      	strb	r2, [r3, #8]
      cur->IsRunning = 0;
 801be78:	69fb      	ldr	r3, [r7, #28]
 801be7a:	2200      	movs	r2, #0
 801be7c:	725a      	strb	r2, [r3, #9]
      cur->Callback(cur->argument);
 801be7e:	69fb      	ldr	r3, [r7, #28]
 801be80:	68db      	ldr	r3, [r3, #12]
 801be82:	69fa      	ldr	r2, [r7, #28]
 801be84:	6912      	ldr	r2, [r2, #16]
 801be86:	4610      	mov	r0, r2
 801be88:	4798      	blx	r3
      if(( cur->Mode == UTIL_TIMER_PERIODIC) && (cur->IsReloadStopped == 0U))
 801be8a:	69fb      	ldr	r3, [r7, #28]
 801be8c:	7adb      	ldrb	r3, [r3, #11]
 801be8e:	2b01      	cmp	r3, #1
 801be90:	d106      	bne.n	801bea0 <UTIL_TIMER_IRQ_Handler+0xa4>
 801be92:	69fb      	ldr	r3, [r7, #28]
 801be94:	7a9b      	ldrb	r3, [r3, #10]
 801be96:	2b00      	cmp	r3, #0
 801be98:	d102      	bne.n	801bea0 <UTIL_TIMER_IRQ_Handler+0xa4>
      {
        (void)UTIL_TIMER_Start(cur);
 801be9a:	69f8      	ldr	r0, [r7, #28]
 801be9c:	f7ff fea6 	bl	801bbec <UTIL_TIMER_Start>
  while ((TimerListHead != NULL) && ((TimerListHead->Timestamp == 0U) || (TimerListHead->Timestamp < UTIL_TimerDriver.GetTimerElapsedTime(  ))))
 801bea0:	4b15      	ldr	r3, [pc, #84]	@ (801bef8 <UTIL_TIMER_IRQ_Handler+0xfc>)
 801bea2:	681b      	ldr	r3, [r3, #0]
 801bea4:	2b00      	cmp	r3, #0
 801bea6:	d00d      	beq.n	801bec4 <UTIL_TIMER_IRQ_Handler+0xc8>
 801bea8:	4b13      	ldr	r3, [pc, #76]	@ (801bef8 <UTIL_TIMER_IRQ_Handler+0xfc>)
 801beaa:	681b      	ldr	r3, [r3, #0]
 801beac:	681b      	ldr	r3, [r3, #0]
 801beae:	2b00      	cmp	r3, #0
 801beb0:	d0d7      	beq.n	801be62 <UTIL_TIMER_IRQ_Handler+0x66>
 801beb2:	4b11      	ldr	r3, [pc, #68]	@ (801bef8 <UTIL_TIMER_IRQ_Handler+0xfc>)
 801beb4:	681b      	ldr	r3, [r3, #0]
 801beb6:	681c      	ldr	r4, [r3, #0]
 801beb8:	4b0e      	ldr	r3, [pc, #56]	@ (801bef4 <UTIL_TIMER_IRQ_Handler+0xf8>)
 801beba:	699b      	ldr	r3, [r3, #24]
 801bebc:	4798      	blx	r3
 801bebe:	4603      	mov	r3, r0
 801bec0:	429c      	cmp	r4, r3
 801bec2:	d3ce      	bcc.n	801be62 <UTIL_TIMER_IRQ_Handler+0x66>
      }
  }

  /* start the next TimerListHead if it exists and it is not pending*/
  if(( TimerListHead != NULL ) && (TimerListHead->IsPending == 0U))
 801bec4:	4b0c      	ldr	r3, [pc, #48]	@ (801bef8 <UTIL_TIMER_IRQ_Handler+0xfc>)
 801bec6:	681b      	ldr	r3, [r3, #0]
 801bec8:	2b00      	cmp	r3, #0
 801beca:	d009      	beq.n	801bee0 <UTIL_TIMER_IRQ_Handler+0xe4>
 801becc:	4b0a      	ldr	r3, [pc, #40]	@ (801bef8 <UTIL_TIMER_IRQ_Handler+0xfc>)
 801bece:	681b      	ldr	r3, [r3, #0]
 801bed0:	7a1b      	ldrb	r3, [r3, #8]
 801bed2:	2b00      	cmp	r3, #0
 801bed4:	d104      	bne.n	801bee0 <UTIL_TIMER_IRQ_Handler+0xe4>
  {
    TimerSetTimeout( TimerListHead );
 801bed6:	4b08      	ldr	r3, [pc, #32]	@ (801bef8 <UTIL_TIMER_IRQ_Handler+0xfc>)
 801bed8:	681b      	ldr	r3, [r3, #0]
 801beda:	4618      	mov	r0, r3
 801bedc:	f000 f858 	bl	801bf90 <TimerSetTimeout>
 801bee0:	69bb      	ldr	r3, [r7, #24]
 801bee2:	607b      	str	r3, [r7, #4]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 801bee4:	687b      	ldr	r3, [r7, #4]
 801bee6:	f383 8810 	msr	PRIMASK, r3
}
 801beea:	bf00      	nop
  }
  UTIL_TIMER_EXIT_CRITICAL_SECTION();
}
 801beec:	bf00      	nop
 801beee:	3724      	adds	r7, #36	@ 0x24
 801bef0:	46bd      	mov	sp, r7
 801bef2:	bd90      	pop	{r4, r7, pc}
 801bef4:	0801d0d8 	.word	0x0801d0d8
 801bef8:	20001d34 	.word	0x20001d34

0801befc <UTIL_TIMER_GetCurrentTime>:

UTIL_TIMER_Time_t UTIL_TIMER_GetCurrentTime(void)
{
 801befc:	b580      	push	{r7, lr}
 801befe:	b082      	sub	sp, #8
 801bf00:	af00      	add	r7, sp, #0
  uint32_t now = UTIL_TimerDriver.GetTimerValue( );
 801bf02:	4b06      	ldr	r3, [pc, #24]	@ (801bf1c <UTIL_TIMER_GetCurrentTime+0x20>)
 801bf04:	69db      	ldr	r3, [r3, #28]
 801bf06:	4798      	blx	r3
 801bf08:	6078      	str	r0, [r7, #4]
  return  UTIL_TimerDriver.Tick2ms(now);
 801bf0a:	4b04      	ldr	r3, [pc, #16]	@ (801bf1c <UTIL_TIMER_GetCurrentTime+0x20>)
 801bf0c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 801bf0e:	6878      	ldr	r0, [r7, #4]
 801bf10:	4798      	blx	r3
 801bf12:	4603      	mov	r3, r0
}
 801bf14:	4618      	mov	r0, r3
 801bf16:	3708      	adds	r7, #8
 801bf18:	46bd      	mov	sp, r7
 801bf1a:	bd80      	pop	{r7, pc}
 801bf1c:	0801d0d8 	.word	0x0801d0d8

0801bf20 <UTIL_TIMER_GetElapsedTime>:

UTIL_TIMER_Time_t UTIL_TIMER_GetElapsedTime(UTIL_TIMER_Time_t past )
{
 801bf20:	b580      	push	{r7, lr}
 801bf22:	b084      	sub	sp, #16
 801bf24:	af00      	add	r7, sp, #0
 801bf26:	6078      	str	r0, [r7, #4]
  uint32_t nowInTicks = UTIL_TimerDriver.GetTimerValue( );
 801bf28:	4b0a      	ldr	r3, [pc, #40]	@ (801bf54 <UTIL_TIMER_GetElapsedTime+0x34>)
 801bf2a:	69db      	ldr	r3, [r3, #28]
 801bf2c:	4798      	blx	r3
 801bf2e:	60f8      	str	r0, [r7, #12]
  uint32_t pastInTicks = UTIL_TimerDriver.ms2Tick( past );
 801bf30:	4b08      	ldr	r3, [pc, #32]	@ (801bf54 <UTIL_TIMER_GetElapsedTime+0x34>)
 801bf32:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 801bf34:	6878      	ldr	r0, [r7, #4]
 801bf36:	4798      	blx	r3
 801bf38:	60b8      	str	r0, [r7, #8]
  /* intentional wrap around. Works Ok if tick duation below 1ms */
  return UTIL_TimerDriver.Tick2ms( nowInTicks- pastInTicks );
 801bf3a:	4b06      	ldr	r3, [pc, #24]	@ (801bf54 <UTIL_TIMER_GetElapsedTime+0x34>)
 801bf3c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 801bf3e:	68f9      	ldr	r1, [r7, #12]
 801bf40:	68ba      	ldr	r2, [r7, #8]
 801bf42:	1a8a      	subs	r2, r1, r2
 801bf44:	4610      	mov	r0, r2
 801bf46:	4798      	blx	r3
 801bf48:	4603      	mov	r3, r0
}
 801bf4a:	4618      	mov	r0, r3
 801bf4c:	3710      	adds	r7, #16
 801bf4e:	46bd      	mov	sp, r7
 801bf50:	bd80      	pop	{r7, pc}
 801bf52:	bf00      	nop
 801bf54:	0801d0d8 	.word	0x0801d0d8

0801bf58 <TimerExists>:
 *
 * @param TimerObject Structure containing the timer object parameters
 * @retval 1 (the object is already in the list) or 0
 */
bool TimerExists( UTIL_TIMER_Object_t *TimerObject )
{
 801bf58:	b480      	push	{r7}
 801bf5a:	b085      	sub	sp, #20
 801bf5c:	af00      	add	r7, sp, #0
 801bf5e:	6078      	str	r0, [r7, #4]
  UTIL_TIMER_Object_t* cur = TimerListHead;
 801bf60:	4b0a      	ldr	r3, [pc, #40]	@ (801bf8c <TimerExists+0x34>)
 801bf62:	681b      	ldr	r3, [r3, #0]
 801bf64:	60fb      	str	r3, [r7, #12]

  while( cur != NULL )
 801bf66:	e008      	b.n	801bf7a <TimerExists+0x22>
  {
    if( cur == TimerObject )
 801bf68:	68fa      	ldr	r2, [r7, #12]
 801bf6a:	687b      	ldr	r3, [r7, #4]
 801bf6c:	429a      	cmp	r2, r3
 801bf6e:	d101      	bne.n	801bf74 <TimerExists+0x1c>
    {
      return true;
 801bf70:	2301      	movs	r3, #1
 801bf72:	e006      	b.n	801bf82 <TimerExists+0x2a>
    }
    cur = cur->Next;
 801bf74:	68fb      	ldr	r3, [r7, #12]
 801bf76:	695b      	ldr	r3, [r3, #20]
 801bf78:	60fb      	str	r3, [r7, #12]
  while( cur != NULL )
 801bf7a:	68fb      	ldr	r3, [r7, #12]
 801bf7c:	2b00      	cmp	r3, #0
 801bf7e:	d1f3      	bne.n	801bf68 <TimerExists+0x10>
  }
  return false;
 801bf80:	2300      	movs	r3, #0
}
 801bf82:	4618      	mov	r0, r3
 801bf84:	3714      	adds	r7, #20
 801bf86:	46bd      	mov	sp, r7
 801bf88:	bc80      	pop	{r7}
 801bf8a:	4770      	bx	lr
 801bf8c:	20001d34 	.word	0x20001d34

0801bf90 <TimerSetTimeout>:
 * @brief Sets a timeout with the duration "timestamp"
 *
 * @param TimerObject Structure containing the timer object parameters
 */
void TimerSetTimeout( UTIL_TIMER_Object_t *TimerObject )
{
 801bf90:	b590      	push	{r4, r7, lr}
 801bf92:	b085      	sub	sp, #20
 801bf94:	af00      	add	r7, sp, #0
 801bf96:	6078      	str	r0, [r7, #4]
  uint32_t minTicks= UTIL_TimerDriver.GetMinimumTimeout( );
 801bf98:	4b11      	ldr	r3, [pc, #68]	@ (801bfe0 <TimerSetTimeout+0x50>)
 801bf9a:	6a1b      	ldr	r3, [r3, #32]
 801bf9c:	4798      	blx	r3
 801bf9e:	60f8      	str	r0, [r7, #12]
  TimerObject->IsPending = 1;
 801bfa0:	687b      	ldr	r3, [r7, #4]
 801bfa2:	2201      	movs	r2, #1
 801bfa4:	721a      	strb	r2, [r3, #8]

  /* In case deadline too soon */
  if(TimerObject->Timestamp  < (UTIL_TimerDriver.GetTimerElapsedTime(  ) + minTicks) )
 801bfa6:	687b      	ldr	r3, [r7, #4]
 801bfa8:	681c      	ldr	r4, [r3, #0]
 801bfaa:	4b0d      	ldr	r3, [pc, #52]	@ (801bfe0 <TimerSetTimeout+0x50>)
 801bfac:	699b      	ldr	r3, [r3, #24]
 801bfae:	4798      	blx	r3
 801bfb0:	4602      	mov	r2, r0
 801bfb2:	68fb      	ldr	r3, [r7, #12]
 801bfb4:	4413      	add	r3, r2
 801bfb6:	429c      	cmp	r4, r3
 801bfb8:	d207      	bcs.n	801bfca <TimerSetTimeout+0x3a>
  {
	  TimerObject->Timestamp = UTIL_TimerDriver.GetTimerElapsedTime(  ) + minTicks;
 801bfba:	4b09      	ldr	r3, [pc, #36]	@ (801bfe0 <TimerSetTimeout+0x50>)
 801bfbc:	699b      	ldr	r3, [r3, #24]
 801bfbe:	4798      	blx	r3
 801bfc0:	4602      	mov	r2, r0
 801bfc2:	68fb      	ldr	r3, [r7, #12]
 801bfc4:	441a      	add	r2, r3
 801bfc6:	687b      	ldr	r3, [r7, #4]
 801bfc8:	601a      	str	r2, [r3, #0]
  }
  UTIL_TimerDriver.StartTimerEvt( TimerObject->Timestamp );
 801bfca:	4b05      	ldr	r3, [pc, #20]	@ (801bfe0 <TimerSetTimeout+0x50>)
 801bfcc:	689b      	ldr	r3, [r3, #8]
 801bfce:	687a      	ldr	r2, [r7, #4]
 801bfd0:	6812      	ldr	r2, [r2, #0]
 801bfd2:	4610      	mov	r0, r2
 801bfd4:	4798      	blx	r3
}
 801bfd6:	bf00      	nop
 801bfd8:	3714      	adds	r7, #20
 801bfda:	46bd      	mov	sp, r7
 801bfdc:	bd90      	pop	{r4, r7, pc}
 801bfde:	bf00      	nop
 801bfe0:	0801d0d8 	.word	0x0801d0d8

0801bfe4 <TimerInsertTimer>:
 *     next timer to expire.
 *
 * @param TimerObject Structure containing the timer object parameters
 */
void TimerInsertTimer( UTIL_TIMER_Object_t *TimerObject)
{
 801bfe4:	b480      	push	{r7}
 801bfe6:	b085      	sub	sp, #20
 801bfe8:	af00      	add	r7, sp, #0
 801bfea:	6078      	str	r0, [r7, #4]
  UTIL_TIMER_Object_t* cur = TimerListHead;
 801bfec:	4b14      	ldr	r3, [pc, #80]	@ (801c040 <TimerInsertTimer+0x5c>)
 801bfee:	681b      	ldr	r3, [r3, #0]
 801bff0:	60fb      	str	r3, [r7, #12]
  UTIL_TIMER_Object_t* next = TimerListHead->Next;
 801bff2:	4b13      	ldr	r3, [pc, #76]	@ (801c040 <TimerInsertTimer+0x5c>)
 801bff4:	681b      	ldr	r3, [r3, #0]
 801bff6:	695b      	ldr	r3, [r3, #20]
 801bff8:	60bb      	str	r3, [r7, #8]

  while (cur->Next != NULL )
 801bffa:	e012      	b.n	801c022 <TimerInsertTimer+0x3e>
  {  
    if( TimerObject->Timestamp  > next->Timestamp )
 801bffc:	687b      	ldr	r3, [r7, #4]
 801bffe:	681a      	ldr	r2, [r3, #0]
 801c000:	68bb      	ldr	r3, [r7, #8]
 801c002:	681b      	ldr	r3, [r3, #0]
 801c004:	429a      	cmp	r2, r3
 801c006:	d905      	bls.n	801c014 <TimerInsertTimer+0x30>
    {
        cur = next;
 801c008:	68bb      	ldr	r3, [r7, #8]
 801c00a:	60fb      	str	r3, [r7, #12]
        next = next->Next;
 801c00c:	68bb      	ldr	r3, [r7, #8]
 801c00e:	695b      	ldr	r3, [r3, #20]
 801c010:	60bb      	str	r3, [r7, #8]
 801c012:	e006      	b.n	801c022 <TimerInsertTimer+0x3e>
    }
    else
    {
        cur->Next = TimerObject;
 801c014:	68fb      	ldr	r3, [r7, #12]
 801c016:	687a      	ldr	r2, [r7, #4]
 801c018:	615a      	str	r2, [r3, #20]
        TimerObject->Next = next;
 801c01a:	687b      	ldr	r3, [r7, #4]
 801c01c:	68ba      	ldr	r2, [r7, #8]
 801c01e:	615a      	str	r2, [r3, #20]
        return;
 801c020:	e009      	b.n	801c036 <TimerInsertTimer+0x52>
  while (cur->Next != NULL )
 801c022:	68fb      	ldr	r3, [r7, #12]
 801c024:	695b      	ldr	r3, [r3, #20]
 801c026:	2b00      	cmp	r3, #0
 801c028:	d1e8      	bne.n	801bffc <TimerInsertTimer+0x18>

    }
  }
  cur->Next = TimerObject;
 801c02a:	68fb      	ldr	r3, [r7, #12]
 801c02c:	687a      	ldr	r2, [r7, #4]
 801c02e:	615a      	str	r2, [r3, #20]
  TimerObject->Next = NULL;
 801c030:	687b      	ldr	r3, [r7, #4]
 801c032:	2200      	movs	r2, #0
 801c034:	615a      	str	r2, [r3, #20]
}
 801c036:	3714      	adds	r7, #20
 801c038:	46bd      	mov	sp, r7
 801c03a:	bc80      	pop	{r7}
 801c03c:	4770      	bx	lr
 801c03e:	bf00      	nop
 801c040:	20001d34 	.word	0x20001d34

0801c044 <TimerInsertNewHeadTimer>:
 *
 * @remark The list is automatically sorted. The list head always contains the
 *         next timer to expire.
 */
void TimerInsertNewHeadTimer( UTIL_TIMER_Object_t *TimerObject )
{
 801c044:	b580      	push	{r7, lr}
 801c046:	b084      	sub	sp, #16
 801c048:	af00      	add	r7, sp, #0
 801c04a:	6078      	str	r0, [r7, #4]
  UTIL_TIMER_Object_t* cur = TimerListHead;
 801c04c:	4b0b      	ldr	r3, [pc, #44]	@ (801c07c <TimerInsertNewHeadTimer+0x38>)
 801c04e:	681b      	ldr	r3, [r3, #0]
 801c050:	60fb      	str	r3, [r7, #12]

  if( cur != NULL )
 801c052:	68fb      	ldr	r3, [r7, #12]
 801c054:	2b00      	cmp	r3, #0
 801c056:	d002      	beq.n	801c05e <TimerInsertNewHeadTimer+0x1a>
  {
    cur->IsPending = 0;
 801c058:	68fb      	ldr	r3, [r7, #12]
 801c05a:	2200      	movs	r2, #0
 801c05c:	721a      	strb	r2, [r3, #8]
  }

  TimerObject->Next = cur;
 801c05e:	687b      	ldr	r3, [r7, #4]
 801c060:	68fa      	ldr	r2, [r7, #12]
 801c062:	615a      	str	r2, [r3, #20]
  TimerListHead = TimerObject;
 801c064:	4a05      	ldr	r2, [pc, #20]	@ (801c07c <TimerInsertNewHeadTimer+0x38>)
 801c066:	687b      	ldr	r3, [r7, #4]
 801c068:	6013      	str	r3, [r2, #0]
  TimerSetTimeout( TimerListHead );
 801c06a:	4b04      	ldr	r3, [pc, #16]	@ (801c07c <TimerInsertNewHeadTimer+0x38>)
 801c06c:	681b      	ldr	r3, [r3, #0]
 801c06e:	4618      	mov	r0, r3
 801c070:	f7ff ff8e 	bl	801bf90 <TimerSetTimeout>
}
 801c074:	bf00      	nop
 801c076:	3710      	adds	r7, #16
 801c078:	46bd      	mov	sp, r7
 801c07a:	bd80      	pop	{r7, pc}
 801c07c:	20001d34 	.word	0x20001d34

0801c080 <UTIL_ADV_TRACE_Init>:

/** @addtogroup ADV_TRACE_exported_function
 *  @{
 */
UTIL_ADV_TRACE_Status_t UTIL_ADV_TRACE_Init(void)
{
 801c080:	b580      	push	{r7, lr}
 801c082:	af00      	add	r7, sp, #0
  /* initialize the Ptr for Read/Write */
  (void)UTIL_ADV_TRACE_MEMSET8(&ADV_TRACE_Ctx, 0x0, sizeof(ADV_TRACE_Context));
 801c084:	2218      	movs	r2, #24
 801c086:	2100      	movs	r1, #0
 801c088:	4807      	ldr	r0, [pc, #28]	@ (801c0a8 <UTIL_ADV_TRACE_Init+0x28>)
 801c08a:	f7ff f862 	bl	801b152 <UTIL_MEM_set_8>
  (void)UTIL_ADV_TRACE_MEMSET8(&ADV_TRACE_Buffer, 0x0, sizeof(ADV_TRACE_Buffer));
 801c08e:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 801c092:	2100      	movs	r1, #0
 801c094:	4805      	ldr	r0, [pc, #20]	@ (801c0ac <UTIL_ADV_TRACE_Init+0x2c>)
 801c096:	f7ff f85c 	bl	801b152 <UTIL_MEM_set_8>
#endif
  /* Allocate Lock resource */
  UTIL_ADV_TRACE_INIT_CRITICAL_SECTION();

  /* Initialize the Low Level interface */
  return UTIL_TraceDriver.Init(TRACE_TxCpltCallback);
 801c09a:	4b05      	ldr	r3, [pc, #20]	@ (801c0b0 <UTIL_ADV_TRACE_Init+0x30>)
 801c09c:	681b      	ldr	r3, [r3, #0]
 801c09e:	4805      	ldr	r0, [pc, #20]	@ (801c0b4 <UTIL_ADV_TRACE_Init+0x34>)
 801c0a0:	4798      	blx	r3
 801c0a2:	4603      	mov	r3, r0
}
 801c0a4:	4618      	mov	r0, r3
 801c0a6:	bd80      	pop	{r7, pc}
 801c0a8:	20001d38 	.word	0x20001d38
 801c0ac:	20001d50 	.word	0x20001d50
 801c0b0:	0801d118 	.word	0x0801d118
 801c0b4:	0801c321 	.word	0x0801c321

0801c0b8 <UTIL_ADV_TRACE_IsBufferEmpty>:
  /* Un-initialize the Low Level interface */
  return UTIL_TraceDriver.DeInit();
}

uint8_t UTIL_ADV_TRACE_IsBufferEmpty(void)
{
 801c0b8:	b480      	push	{r7}
 801c0ba:	af00      	add	r7, sp, #0
  /* check of the buffer is empty */
  if(ADV_TRACE_Ctx.TraceWrPtr == ADV_TRACE_Ctx.TraceRdPtr)
 801c0bc:	4b06      	ldr	r3, [pc, #24]	@ (801c0d8 <UTIL_ADV_TRACE_IsBufferEmpty+0x20>)
 801c0be:	8a5a      	ldrh	r2, [r3, #18]
 801c0c0:	4b05      	ldr	r3, [pc, #20]	@ (801c0d8 <UTIL_ADV_TRACE_IsBufferEmpty+0x20>)
 801c0c2:	8a1b      	ldrh	r3, [r3, #16]
 801c0c4:	429a      	cmp	r2, r3
 801c0c6:	d101      	bne.n	801c0cc <UTIL_ADV_TRACE_IsBufferEmpty+0x14>
    return 1;
 801c0c8:	2301      	movs	r3, #1
 801c0ca:	e000      	b.n	801c0ce <UTIL_ADV_TRACE_IsBufferEmpty+0x16>
  return 0;
 801c0cc:	2300      	movs	r3, #0
}
 801c0ce:	4618      	mov	r0, r3
 801c0d0:	46bd      	mov	sp, r7
 801c0d2:	bc80      	pop	{r7}
 801c0d4:	4770      	bx	lr
 801c0d6:	bf00      	nop
 801c0d8:	20001d38 	.word	0x20001d38

0801c0dc <UTIL_ADV_TRACE_COND_FSend>:
  return UTIL_TraceDriver.StartRx(UserCallback);
}

#if defined(UTIL_ADV_TRACE_CONDITIONNAL)
UTIL_ADV_TRACE_Status_t UTIL_ADV_TRACE_COND_FSend(uint32_t VerboseLevel, uint32_t Region, uint32_t TimeStampState, const char *strFormat, ...)
{
 801c0dc:	b408      	push	{r3}
 801c0de:	b580      	push	{r7, lr}
 801c0e0:	b08d      	sub	sp, #52	@ 0x34
 801c0e2:	af00      	add	r7, sp, #0
 801c0e4:	60f8      	str	r0, [r7, #12]
 801c0e6:	60b9      	str	r1, [r7, #8]
 801c0e8:	607a      	str	r2, [r7, #4]
  va_list vaArgs;
#if defined(UTIL_ADV_TRACE_UNCHUNK_MODE)
  uint8_t buf[UTIL_ADV_TRACE_TMP_MAX_TIMESTMAP_SIZE];
  uint16_t timestamp_size = 0u;
 801c0ea:	2300      	movs	r3, #0
 801c0ec:	82fb      	strh	r3, [r7, #22]
  uint16_t writepos;
  uint16_t idx;
#else
  uint8_t buf[UTIL_ADV_TRACE_TMP_BUF_SIZE+UTIL_ADV_TRACE_TMP_MAX_TIMESTMAP_SIZE];
#endif
  uint16_t buff_size = 0u;
 801c0ee:	2300      	movs	r3, #0
 801c0f0:	85bb      	strh	r3, [r7, #44]	@ 0x2c

  /* check verbose level */
  if(!(ADV_TRACE_Ctx.CurrentVerboseLevel >= VerboseLevel))
 801c0f2:	4b37      	ldr	r3, [pc, #220]	@ (801c1d0 <UTIL_ADV_TRACE_COND_FSend+0xf4>)
 801c0f4:	7a1b      	ldrb	r3, [r3, #8]
 801c0f6:	461a      	mov	r2, r3
 801c0f8:	68fb      	ldr	r3, [r7, #12]
 801c0fa:	4293      	cmp	r3, r2
 801c0fc:	d902      	bls.n	801c104 <UTIL_ADV_TRACE_COND_FSend+0x28>
  {
    return UTIL_ADV_TRACE_GIVEUP;
 801c0fe:	f06f 0304 	mvn.w	r3, #4
 801c102:	e05e      	b.n	801c1c2 <UTIL_ADV_TRACE_COND_FSend+0xe6>
  }

  if((Region & ADV_TRACE_Ctx.RegionMask) != Region)
 801c104:	4b32      	ldr	r3, [pc, #200]	@ (801c1d0 <UTIL_ADV_TRACE_COND_FSend+0xf4>)
 801c106:	68da      	ldr	r2, [r3, #12]
 801c108:	68bb      	ldr	r3, [r7, #8]
 801c10a:	4013      	ands	r3, r2
 801c10c:	68ba      	ldr	r2, [r7, #8]
 801c10e:	429a      	cmp	r2, r3
 801c110:	d002      	beq.n	801c118 <UTIL_ADV_TRACE_COND_FSend+0x3c>
  {
    return UTIL_ADV_TRACE_REGIONMASKED;
 801c112:	f06f 0305 	mvn.w	r3, #5
 801c116:	e054      	b.n	801c1c2 <UTIL_ADV_TRACE_COND_FSend+0xe6>
  }

#if defined(UTIL_ADV_TRACE_UNCHUNK_MODE)
  if((ADV_TRACE_Ctx.timestamp_func != NULL) && (TimeStampState != 0u))
 801c118:	4b2d      	ldr	r3, [pc, #180]	@ (801c1d0 <UTIL_ADV_TRACE_COND_FSend+0xf4>)
 801c11a:	685b      	ldr	r3, [r3, #4]
 801c11c:	2b00      	cmp	r3, #0
 801c11e:	d00a      	beq.n	801c136 <UTIL_ADV_TRACE_COND_FSend+0x5a>
 801c120:	687b      	ldr	r3, [r7, #4]
 801c122:	2b00      	cmp	r3, #0
 801c124:	d007      	beq.n	801c136 <UTIL_ADV_TRACE_COND_FSend+0x5a>
  {
    ADV_TRACE_Ctx.timestamp_func(buf,&timestamp_size);
 801c126:	4b2a      	ldr	r3, [pc, #168]	@ (801c1d0 <UTIL_ADV_TRACE_COND_FSend+0xf4>)
 801c128:	685b      	ldr	r3, [r3, #4]
 801c12a:	f107 0116 	add.w	r1, r7, #22
 801c12e:	f107 0218 	add.w	r2, r7, #24
 801c132:	4610      	mov	r0, r2
 801c134:	4798      	blx	r3
  }

  va_start( vaArgs, strFormat);
 801c136:	f107 0340 	add.w	r3, r7, #64	@ 0x40
 801c13a:	62bb      	str	r3, [r7, #40]	@ 0x28
  buff_size =(uint16_t)UTIL_ADV_TRACE_VSNPRINTF((char *)sztmp,UTIL_ADV_TRACE_TMP_BUF_SIZE, strFormat, vaArgs);
 801c13c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801c13e:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 801c140:	f44f 7100 	mov.w	r1, #512	@ 0x200
 801c144:	4823      	ldr	r0, [pc, #140]	@ (801c1d4 <UTIL_ADV_TRACE_COND_FSend+0xf8>)
 801c146:	f7ff fa2b 	bl	801b5a0 <tiny_vsnprintf_like>
 801c14a:	4603      	mov	r3, r0
 801c14c:	85bb      	strh	r3, [r7, #44]	@ 0x2c

  TRACE_Lock();
 801c14e:	f000 f9f1 	bl	801c534 <TRACE_Lock>

  /* if allocation is ok, write data into the buffer */
  if (TRACE_AllocateBufer((buff_size+timestamp_size),&writepos) != -1)
 801c152:	8afa      	ldrh	r2, [r7, #22]
 801c154:	8dbb      	ldrh	r3, [r7, #44]	@ 0x2c
 801c156:	4413      	add	r3, r2
 801c158:	b29b      	uxth	r3, r3
 801c15a:	f107 0214 	add.w	r2, r7, #20
 801c15e:	4611      	mov	r1, r2
 801c160:	4618      	mov	r0, r3
 801c162:	f000 f969 	bl	801c438 <TRACE_AllocateBufer>
 801c166:	4603      	mov	r3, r0
 801c168:	f1b3 3fff 	cmp.w	r3, #4294967295
 801c16c:	d025      	beq.n	801c1ba <UTIL_ADV_TRACE_COND_FSend+0xde>
    }
    UTIL_ADV_TRACE_EXIT_CRITICAL_SECTION();
#endif

    /* copy the timestamp */
    for (idx = 0u; idx < timestamp_size; idx++)
 801c16e:	2300      	movs	r3, #0
 801c170:	85fb      	strh	r3, [r7, #46]	@ 0x2e
 801c172:	e00e      	b.n	801c192 <UTIL_ADV_TRACE_COND_FSend+0xb6>
    {
      ADV_TRACE_Buffer[writepos] = buf[idx];
 801c174:	8dfb      	ldrh	r3, [r7, #46]	@ 0x2e
 801c176:	8aba      	ldrh	r2, [r7, #20]
 801c178:	3330      	adds	r3, #48	@ 0x30
 801c17a:	443b      	add	r3, r7
 801c17c:	f813 1c18 	ldrb.w	r1, [r3, #-24]
 801c180:	4b15      	ldr	r3, [pc, #84]	@ (801c1d8 <UTIL_ADV_TRACE_COND_FSend+0xfc>)
 801c182:	5499      	strb	r1, [r3, r2]
      writepos = writepos + 1u;
 801c184:	8abb      	ldrh	r3, [r7, #20]
 801c186:	3301      	adds	r3, #1
 801c188:	b29b      	uxth	r3, r3
 801c18a:	82bb      	strh	r3, [r7, #20]
    for (idx = 0u; idx < timestamp_size; idx++)
 801c18c:	8dfb      	ldrh	r3, [r7, #46]	@ 0x2e
 801c18e:	3301      	adds	r3, #1
 801c190:	85fb      	strh	r3, [r7, #46]	@ 0x2e
 801c192:	8afb      	ldrh	r3, [r7, #22]
 801c194:	8dfa      	ldrh	r2, [r7, #46]	@ 0x2e
 801c196:	429a      	cmp	r2, r3
 801c198:	d3ec      	bcc.n	801c174 <UTIL_ADV_TRACE_COND_FSend+0x98>
    }

    /* copy the data */
    (void)UTIL_ADV_TRACE_VSNPRINTF((char *)(&ADV_TRACE_Buffer[writepos]), UTIL_ADV_TRACE_TMP_BUF_SIZE, strFormat, vaArgs);
 801c19a:	8abb      	ldrh	r3, [r7, #20]
 801c19c:	461a      	mov	r2, r3
 801c19e:	4b0e      	ldr	r3, [pc, #56]	@ (801c1d8 <UTIL_ADV_TRACE_COND_FSend+0xfc>)
 801c1a0:	18d0      	adds	r0, r2, r3
 801c1a2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801c1a4:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 801c1a6:	f44f 7100 	mov.w	r1, #512	@ 0x200
 801c1aa:	f7ff f9f9 	bl	801b5a0 <tiny_vsnprintf_like>
    va_end(vaArgs);

    TRACE_UnLock();
 801c1ae:	f000 f9df 	bl	801c570 <TRACE_UnLock>

    return TRACE_Send();
 801c1b2:	f000 f831 	bl	801c218 <TRACE_Send>
 801c1b6:	4603      	mov	r3, r0
 801c1b8:	e003      	b.n	801c1c2 <UTIL_ADV_TRACE_COND_FSend+0xe6>
  }

  va_end(vaArgs);
  TRACE_UnLock();
 801c1ba:	f000 f9d9 	bl	801c570 <TRACE_UnLock>
    ADV_TRACE_Ctx.OverRunStatus = TRACE_OVERRUN_INDICATION;
  }
  UTIL_ADV_TRACE_EXIT_CRITICAL_SECTION();
#endif

  return UTIL_ADV_TRACE_MEM_FULL;
 801c1be:	f06f 0302 	mvn.w	r3, #2
  buff_size += (uint16_t) UTIL_ADV_TRACE_VSNPRINTF((char* )(buf + buff_size), UTIL_ADV_TRACE_TMP_BUF_SIZE, strFormat, vaArgs);
  va_end(vaArgs);

  return UTIL_ADV_TRACE_Send(buf, buff_size);
#endif
}
 801c1c2:	4618      	mov	r0, r3
 801c1c4:	3734      	adds	r7, #52	@ 0x34
 801c1c6:	46bd      	mov	sp, r7
 801c1c8:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 801c1cc:	b001      	add	sp, #4
 801c1ce:	4770      	bx	lr
 801c1d0:	20001d38 	.word	0x20001d38
 801c1d4:	20002150 	.word	0x20002150
 801c1d8:	20001d50 	.word	0x20001d50

0801c1dc <UTIL_ADV_TRACE_RegisterTimeStampFunction>:
}
#endif

#if defined(UTIL_ADV_TRACE_CONDITIONNAL)
void UTIL_ADV_TRACE_RegisterTimeStampFunction(cb_timestamp *cb)
{
 801c1dc:	b480      	push	{r7}
 801c1de:	b083      	sub	sp, #12
 801c1e0:	af00      	add	r7, sp, #0
 801c1e2:	6078      	str	r0, [r7, #4]
  ADV_TRACE_Ctx.timestamp_func = *cb;
 801c1e4:	4a03      	ldr	r2, [pc, #12]	@ (801c1f4 <UTIL_ADV_TRACE_RegisterTimeStampFunction+0x18>)
 801c1e6:	687b      	ldr	r3, [r7, #4]
 801c1e8:	6053      	str	r3, [r2, #4]
}
 801c1ea:	bf00      	nop
 801c1ec:	370c      	adds	r7, #12
 801c1ee:	46bd      	mov	sp, r7
 801c1f0:	bc80      	pop	{r7}
 801c1f2:	4770      	bx	lr
 801c1f4:	20001d38 	.word	0x20001d38

0801c1f8 <UTIL_ADV_TRACE_SetVerboseLevel>:

void UTIL_ADV_TRACE_SetVerboseLevel(uint8_t Level)
{
 801c1f8:	b480      	push	{r7}
 801c1fa:	b083      	sub	sp, #12
 801c1fc:	af00      	add	r7, sp, #0
 801c1fe:	4603      	mov	r3, r0
 801c200:	71fb      	strb	r3, [r7, #7]
  ADV_TRACE_Ctx.CurrentVerboseLevel = Level;
 801c202:	4a04      	ldr	r2, [pc, #16]	@ (801c214 <UTIL_ADV_TRACE_SetVerboseLevel+0x1c>)
 801c204:	79fb      	ldrb	r3, [r7, #7]
 801c206:	7213      	strb	r3, [r2, #8]
}
 801c208:	bf00      	nop
 801c20a:	370c      	adds	r7, #12
 801c20c:	46bd      	mov	sp, r7
 801c20e:	bc80      	pop	{r7}
 801c210:	4770      	bx	lr
 801c212:	bf00      	nop
 801c214:	20001d38 	.word	0x20001d38

0801c218 <TRACE_Send>:
/**
 * @brief send the data of the trace to low layer
 * @retval Status based on @ref UTIL_ADV_TRACE_Status_t
 */
static UTIL_ADV_TRACE_Status_t TRACE_Send(void)
{
 801c218:	b580      	push	{r7, lr}
 801c21a:	b088      	sub	sp, #32
 801c21c:	af00      	add	r7, sp, #0
  UTIL_ADV_TRACE_Status_t ret = UTIL_ADV_TRACE_OK;
 801c21e:	2300      	movs	r3, #0
 801c220:	77fb      	strb	r3, [r7, #31]
  uint8_t *ptr = NULL;
 801c222:	2300      	movs	r3, #0
 801c224:	61bb      	str	r3, [r7, #24]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 801c226:	f3ef 8310 	mrs	r3, PRIMASK
 801c22a:	613b      	str	r3, [r7, #16]
  return(result);
 801c22c:	693b      	ldr	r3, [r7, #16]

  UTIL_ADV_TRACE_ENTER_CRITICAL_SECTION();
 801c22e:	617b      	str	r3, [r7, #20]
  __ASM volatile ("cpsid i" : : : "memory");
 801c230:	b672      	cpsid	i
}
 801c232:	bf00      	nop

  if(TRACE_IsLocked() == 0u)
 801c234:	f000 f9ba 	bl	801c5ac <TRACE_IsLocked>
 801c238:	4603      	mov	r3, r0
 801c23a:	2b00      	cmp	r3, #0
 801c23c:	d15d      	bne.n	801c2fa <TRACE_Send+0xe2>
  {
    TRACE_Lock();
 801c23e:	f000 f979 	bl	801c534 <TRACE_Lock>

    if(ADV_TRACE_Ctx.TraceRdPtr != ADV_TRACE_Ctx.TraceWrPtr)
 801c242:	4b34      	ldr	r3, [pc, #208]	@ (801c314 <TRACE_Send+0xfc>)
 801c244:	8a1a      	ldrh	r2, [r3, #16]
 801c246:	4b33      	ldr	r3, [pc, #204]	@ (801c314 <TRACE_Send+0xfc>)
 801c248:	8a5b      	ldrh	r3, [r3, #18]
 801c24a:	429a      	cmp	r2, r3
 801c24c:	d04d      	beq.n	801c2ea <TRACE_Send+0xd2>
    {
#ifdef UTIL_ADV_TRACE_UNCHUNK_MODE
      if(TRACE_UNCHUNK_DETECTED == ADV_TRACE_Ctx.unchunk_status)
 801c24e:	4b31      	ldr	r3, [pc, #196]	@ (801c314 <TRACE_Send+0xfc>)
 801c250:	789b      	ldrb	r3, [r3, #2]
 801c252:	2b01      	cmp	r3, #1
 801c254:	d117      	bne.n	801c286 <TRACE_Send+0x6e>
      {
        ADV_TRACE_Ctx.TraceSentSize = (uint16_t) (ADV_TRACE_Ctx.unchunk_enabled - ADV_TRACE_Ctx.TraceRdPtr);
 801c256:	4b2f      	ldr	r3, [pc, #188]	@ (801c314 <TRACE_Send+0xfc>)
 801c258:	881a      	ldrh	r2, [r3, #0]
 801c25a:	4b2e      	ldr	r3, [pc, #184]	@ (801c314 <TRACE_Send+0xfc>)
 801c25c:	8a1b      	ldrh	r3, [r3, #16]
 801c25e:	1ad3      	subs	r3, r2, r3
 801c260:	b29a      	uxth	r2, r3
 801c262:	4b2c      	ldr	r3, [pc, #176]	@ (801c314 <TRACE_Send+0xfc>)
 801c264:	829a      	strh	r2, [r3, #20]
        ADV_TRACE_Ctx.unchunk_status = TRACE_UNCHUNK_TRANSFER;
 801c266:	4b2b      	ldr	r3, [pc, #172]	@ (801c314 <TRACE_Send+0xfc>)
 801c268:	2202      	movs	r2, #2
 801c26a:	709a      	strb	r2, [r3, #2]
        ADV_TRACE_Ctx.unchunk_enabled = 0;
 801c26c:	4b29      	ldr	r3, [pc, #164]	@ (801c314 <TRACE_Send+0xfc>)
 801c26e:	2200      	movs	r2, #0
 801c270:	801a      	strh	r2, [r3, #0]

        UTIL_ADV_TRACE_DEBUG("\nTRACE_TxCpltCallback::unchunk start(%d,%d)\n", ADV_TRACE_Ctx.unchunk_enabled, ADV_TRACE_Ctx.TraceRdPtr);

        if(0u == ADV_TRACE_Ctx.TraceSentSize)
 801c272:	4b28      	ldr	r3, [pc, #160]	@ (801c314 <TRACE_Send+0xfc>)
 801c274:	8a9b      	ldrh	r3, [r3, #20]
 801c276:	2b00      	cmp	r3, #0
 801c278:	d105      	bne.n	801c286 <TRACE_Send+0x6e>
        {
          ADV_TRACE_Ctx.unchunk_status = TRACE_UNCHUNK_NONE;
 801c27a:	4b26      	ldr	r3, [pc, #152]	@ (801c314 <TRACE_Send+0xfc>)
 801c27c:	2200      	movs	r2, #0
 801c27e:	709a      	strb	r2, [r3, #2]
          ADV_TRACE_Ctx.TraceRdPtr = 0;
 801c280:	4b24      	ldr	r3, [pc, #144]	@ (801c314 <TRACE_Send+0xfc>)
 801c282:	2200      	movs	r2, #0
 801c284:	821a      	strh	r2, [r3, #16]
        }
      }

      if(TRACE_UNCHUNK_NONE == ADV_TRACE_Ctx.unchunk_status)
 801c286:	4b23      	ldr	r3, [pc, #140]	@ (801c314 <TRACE_Send+0xfc>)
 801c288:	789b      	ldrb	r3, [r3, #2]
 801c28a:	2b00      	cmp	r3, #0
 801c28c:	d115      	bne.n	801c2ba <TRACE_Send+0xa2>
      {
#endif
        if(ADV_TRACE_Ctx.TraceWrPtr > ADV_TRACE_Ctx.TraceRdPtr)
 801c28e:	4b21      	ldr	r3, [pc, #132]	@ (801c314 <TRACE_Send+0xfc>)
 801c290:	8a5a      	ldrh	r2, [r3, #18]
 801c292:	4b20      	ldr	r3, [pc, #128]	@ (801c314 <TRACE_Send+0xfc>)
 801c294:	8a1b      	ldrh	r3, [r3, #16]
 801c296:	429a      	cmp	r2, r3
 801c298:	d908      	bls.n	801c2ac <TRACE_Send+0x94>
        {
          ADV_TRACE_Ctx.TraceSentSize = ADV_TRACE_Ctx.TraceWrPtr - ADV_TRACE_Ctx.TraceRdPtr;
 801c29a:	4b1e      	ldr	r3, [pc, #120]	@ (801c314 <TRACE_Send+0xfc>)
 801c29c:	8a5a      	ldrh	r2, [r3, #18]
 801c29e:	4b1d      	ldr	r3, [pc, #116]	@ (801c314 <TRACE_Send+0xfc>)
 801c2a0:	8a1b      	ldrh	r3, [r3, #16]
 801c2a2:	1ad3      	subs	r3, r2, r3
 801c2a4:	b29a      	uxth	r2, r3
 801c2a6:	4b1b      	ldr	r3, [pc, #108]	@ (801c314 <TRACE_Send+0xfc>)
 801c2a8:	829a      	strh	r2, [r3, #20]
 801c2aa:	e006      	b.n	801c2ba <TRACE_Send+0xa2>
        }
        else /* TraceRdPtr > TraceWrPtr */
        {
          ADV_TRACE_Ctx.TraceSentSize = UTIL_ADV_TRACE_FIFO_SIZE - ADV_TRACE_Ctx.TraceRdPtr;
 801c2ac:	4b19      	ldr	r3, [pc, #100]	@ (801c314 <TRACE_Send+0xfc>)
 801c2ae:	8a1b      	ldrh	r3, [r3, #16]
 801c2b0:	f5c3 6380 	rsb	r3, r3, #1024	@ 0x400
 801c2b4:	b29a      	uxth	r2, r3
 801c2b6:	4b17      	ldr	r3, [pc, #92]	@ (801c314 <TRACE_Send+0xfc>)
 801c2b8:	829a      	strh	r2, [r3, #20]

        }
#ifdef UTIL_ADV_TRACE_UNCHUNK_MODE
      }
#endif
      ptr = &ADV_TRACE_Buffer[ADV_TRACE_Ctx.TraceRdPtr];
 801c2ba:	4b16      	ldr	r3, [pc, #88]	@ (801c314 <TRACE_Send+0xfc>)
 801c2bc:	8a1b      	ldrh	r3, [r3, #16]
 801c2be:	461a      	mov	r2, r3
 801c2c0:	4b15      	ldr	r3, [pc, #84]	@ (801c318 <TRACE_Send+0x100>)
 801c2c2:	4413      	add	r3, r2
 801c2c4:	61bb      	str	r3, [r7, #24]
 801c2c6:	697b      	ldr	r3, [r7, #20]
 801c2c8:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 801c2ca:	68fb      	ldr	r3, [r7, #12]
 801c2cc:	f383 8810 	msr	PRIMASK, r3
}
 801c2d0:	bf00      	nop

      UTIL_ADV_TRACE_EXIT_CRITICAL_SECTION();
      UTIL_ADV_TRACE_PreSendHook();
 801c2d2:	f7e5 ffcf 	bl	8002274 <UTIL_ADV_TRACE_PreSendHook>

      UTIL_ADV_TRACE_DEBUG("\n--TRACE_Send(%d-%d)--\n", ADV_TRACE_Ctx.TraceRdPtr, ADV_TRACE_Ctx.TraceSentSize);
      ret = UTIL_TraceDriver.Send(ptr, ADV_TRACE_Ctx.TraceSentSize);
 801c2d6:	4b11      	ldr	r3, [pc, #68]	@ (801c31c <TRACE_Send+0x104>)
 801c2d8:	68db      	ldr	r3, [r3, #12]
 801c2da:	4a0e      	ldr	r2, [pc, #56]	@ (801c314 <TRACE_Send+0xfc>)
 801c2dc:	8a92      	ldrh	r2, [r2, #20]
 801c2de:	4611      	mov	r1, r2
 801c2e0:	69b8      	ldr	r0, [r7, #24]
 801c2e2:	4798      	blx	r3
 801c2e4:	4603      	mov	r3, r0
 801c2e6:	77fb      	strb	r3, [r7, #31]
 801c2e8:	e00d      	b.n	801c306 <TRACE_Send+0xee>
    }
    else
    {
      TRACE_UnLock();
 801c2ea:	f000 f941 	bl	801c570 <TRACE_UnLock>
 801c2ee:	697b      	ldr	r3, [r7, #20]
 801c2f0:	60bb      	str	r3, [r7, #8]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 801c2f2:	68bb      	ldr	r3, [r7, #8]
 801c2f4:	f383 8810 	msr	PRIMASK, r3
}
 801c2f8:	e005      	b.n	801c306 <TRACE_Send+0xee>
 801c2fa:	697b      	ldr	r3, [r7, #20]
 801c2fc:	607b      	str	r3, [r7, #4]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 801c2fe:	687b      	ldr	r3, [r7, #4]
 801c300:	f383 8810 	msr	PRIMASK, r3
}
 801c304:	bf00      	nop
  else
  {
    UTIL_ADV_TRACE_EXIT_CRITICAL_SECTION();
  }

  return ret;
 801c306:	f997 301f 	ldrsb.w	r3, [r7, #31]
}
 801c30a:	4618      	mov	r0, r3
 801c30c:	3720      	adds	r7, #32
 801c30e:	46bd      	mov	sp, r7
 801c310:	bd80      	pop	{r7, pc}
 801c312:	bf00      	nop
 801c314:	20001d38 	.word	0x20001d38
 801c318:	20001d50 	.word	0x20001d50
 801c31c:	0801d118 	.word	0x0801d118

0801c320 <TRACE_TxCpltCallback>:
 * @brief Tx callback called by the low layer level to inform a transfer complete
 * @param Ptr pointer not used only for HAL compatibility
 * @retval none
 */
static void TRACE_TxCpltCallback(void *Ptr)
{
 801c320:	b580      	push	{r7, lr}
 801c322:	b088      	sub	sp, #32
 801c324:	af00      	add	r7, sp, #0
 801c326:	6078      	str	r0, [r7, #4]
  uint8_t *ptr = NULL;
 801c328:	2300      	movs	r3, #0
 801c32a:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 801c32c:	f3ef 8310 	mrs	r3, PRIMASK
 801c330:	617b      	str	r3, [r7, #20]
  return(result);
 801c332:	697b      	ldr	r3, [r7, #20]
  UTIL_ADV_TRACE_ENTER_CRITICAL_SECTION();
 801c334:	61bb      	str	r3, [r7, #24]
  __ASM volatile ("cpsid i" : : : "memory");
 801c336:	b672      	cpsid	i
}
 801c338:	bf00      	nop
    ADV_TRACE_Ctx.TraceSentSize = 0u;
  }
#endif

#if defined(UTIL_ADV_TRACE_UNCHUNK_MODE)
  if(TRACE_UNCHUNK_TRANSFER == ADV_TRACE_Ctx.unchunk_status)
 801c33a:	4b3c      	ldr	r3, [pc, #240]	@ (801c42c <TRACE_TxCpltCallback+0x10c>)
 801c33c:	789b      	ldrb	r3, [r3, #2]
 801c33e:	2b02      	cmp	r3, #2
 801c340:	d106      	bne.n	801c350 <TRACE_TxCpltCallback+0x30>
  {
    ADV_TRACE_Ctx.unchunk_status = TRACE_UNCHUNK_NONE;
 801c342:	4b3a      	ldr	r3, [pc, #232]	@ (801c42c <TRACE_TxCpltCallback+0x10c>)
 801c344:	2200      	movs	r2, #0
 801c346:	709a      	strb	r2, [r3, #2]
    ADV_TRACE_Ctx.TraceRdPtr = 0;
 801c348:	4b38      	ldr	r3, [pc, #224]	@ (801c42c <TRACE_TxCpltCallback+0x10c>)
 801c34a:	2200      	movs	r2, #0
 801c34c:	821a      	strh	r2, [r3, #16]
 801c34e:	e00a      	b.n	801c366 <TRACE_TxCpltCallback+0x46>
    UTIL_ADV_TRACE_DEBUG("\nTRACE_TxCpltCallback::unchunk complete\n");
  }
  else
  {
    ADV_TRACE_Ctx.TraceRdPtr = (ADV_TRACE_Ctx.TraceRdPtr + ADV_TRACE_Ctx.TraceSentSize) % UTIL_ADV_TRACE_FIFO_SIZE;
 801c350:	4b36      	ldr	r3, [pc, #216]	@ (801c42c <TRACE_TxCpltCallback+0x10c>)
 801c352:	8a1a      	ldrh	r2, [r3, #16]
 801c354:	4b35      	ldr	r3, [pc, #212]	@ (801c42c <TRACE_TxCpltCallback+0x10c>)
 801c356:	8a9b      	ldrh	r3, [r3, #20]
 801c358:	4413      	add	r3, r2
 801c35a:	b29b      	uxth	r3, r3
 801c35c:	f3c3 0309 	ubfx	r3, r3, #0, #10
 801c360:	b29a      	uxth	r2, r3
 801c362:	4b32      	ldr	r3, [pc, #200]	@ (801c42c <TRACE_TxCpltCallback+0x10c>)
 801c364:	821a      	strh	r2, [r3, #16]
    UTIL_TraceDriver.Send(ptr, ADV_TRACE_Ctx.TraceSentSize);
    return;
  }
#endif

  if((ADV_TRACE_Ctx.TraceRdPtr != ADV_TRACE_Ctx.TraceWrPtr) && (1u == ADV_TRACE_Ctx.TraceLock))
 801c366:	4b31      	ldr	r3, [pc, #196]	@ (801c42c <TRACE_TxCpltCallback+0x10c>)
 801c368:	8a1a      	ldrh	r2, [r3, #16]
 801c36a:	4b30      	ldr	r3, [pc, #192]	@ (801c42c <TRACE_TxCpltCallback+0x10c>)
 801c36c:	8a5b      	ldrh	r3, [r3, #18]
 801c36e:	429a      	cmp	r2, r3
 801c370:	d04d      	beq.n	801c40e <TRACE_TxCpltCallback+0xee>
 801c372:	4b2e      	ldr	r3, [pc, #184]	@ (801c42c <TRACE_TxCpltCallback+0x10c>)
 801c374:	8adb      	ldrh	r3, [r3, #22]
 801c376:	2b01      	cmp	r3, #1
 801c378:	d149      	bne.n	801c40e <TRACE_TxCpltCallback+0xee>
  {
#ifdef UTIL_ADV_TRACE_UNCHUNK_MODE
    if(TRACE_UNCHUNK_DETECTED == ADV_TRACE_Ctx.unchunk_status)
 801c37a:	4b2c      	ldr	r3, [pc, #176]	@ (801c42c <TRACE_TxCpltCallback+0x10c>)
 801c37c:	789b      	ldrb	r3, [r3, #2]
 801c37e:	2b01      	cmp	r3, #1
 801c380:	d117      	bne.n	801c3b2 <TRACE_TxCpltCallback+0x92>
    {
      ADV_TRACE_Ctx.TraceSentSize = ADV_TRACE_Ctx.unchunk_enabled - ADV_TRACE_Ctx.TraceRdPtr;
 801c382:	4b2a      	ldr	r3, [pc, #168]	@ (801c42c <TRACE_TxCpltCallback+0x10c>)
 801c384:	881a      	ldrh	r2, [r3, #0]
 801c386:	4b29      	ldr	r3, [pc, #164]	@ (801c42c <TRACE_TxCpltCallback+0x10c>)
 801c388:	8a1b      	ldrh	r3, [r3, #16]
 801c38a:	1ad3      	subs	r3, r2, r3
 801c38c:	b29a      	uxth	r2, r3
 801c38e:	4b27      	ldr	r3, [pc, #156]	@ (801c42c <TRACE_TxCpltCallback+0x10c>)
 801c390:	829a      	strh	r2, [r3, #20]
      ADV_TRACE_Ctx.unchunk_status = TRACE_UNCHUNK_TRANSFER;
 801c392:	4b26      	ldr	r3, [pc, #152]	@ (801c42c <TRACE_TxCpltCallback+0x10c>)
 801c394:	2202      	movs	r2, #2
 801c396:	709a      	strb	r2, [r3, #2]
      ADV_TRACE_Ctx.unchunk_enabled = 0;
 801c398:	4b24      	ldr	r3, [pc, #144]	@ (801c42c <TRACE_TxCpltCallback+0x10c>)
 801c39a:	2200      	movs	r2, #0
 801c39c:	801a      	strh	r2, [r3, #0]

      UTIL_ADV_TRACE_DEBUG("\nTRACE_TxCpltCallback::unchunk start(%d,%d)\n", ADV_TRACE_Ctx.unchunk_enabled, ADV_TRACE_Ctx.TraceRdPtr);

      if(0u == ADV_TRACE_Ctx.TraceSentSize)
 801c39e:	4b23      	ldr	r3, [pc, #140]	@ (801c42c <TRACE_TxCpltCallback+0x10c>)
 801c3a0:	8a9b      	ldrh	r3, [r3, #20]
 801c3a2:	2b00      	cmp	r3, #0
 801c3a4:	d105      	bne.n	801c3b2 <TRACE_TxCpltCallback+0x92>
      {
        /* this case occurs when an ongoing write aligned the Rd position with chunk position */
        /* in that case the unchunk is forgot */
        ADV_TRACE_Ctx.unchunk_status = TRACE_UNCHUNK_NONE;
 801c3a6:	4b21      	ldr	r3, [pc, #132]	@ (801c42c <TRACE_TxCpltCallback+0x10c>)
 801c3a8:	2200      	movs	r2, #0
 801c3aa:	709a      	strb	r2, [r3, #2]
        ADV_TRACE_Ctx.TraceRdPtr = 0;
 801c3ac:	4b1f      	ldr	r3, [pc, #124]	@ (801c42c <TRACE_TxCpltCallback+0x10c>)
 801c3ae:	2200      	movs	r2, #0
 801c3b0:	821a      	strh	r2, [r3, #16]
      }
    }

    if(TRACE_UNCHUNK_NONE == ADV_TRACE_Ctx.unchunk_status)
 801c3b2:	4b1e      	ldr	r3, [pc, #120]	@ (801c42c <TRACE_TxCpltCallback+0x10c>)
 801c3b4:	789b      	ldrb	r3, [r3, #2]
 801c3b6:	2b00      	cmp	r3, #0
 801c3b8:	d115      	bne.n	801c3e6 <TRACE_TxCpltCallback+0xc6>
    {
#endif
      if(ADV_TRACE_Ctx.TraceWrPtr > ADV_TRACE_Ctx.TraceRdPtr)
 801c3ba:	4b1c      	ldr	r3, [pc, #112]	@ (801c42c <TRACE_TxCpltCallback+0x10c>)
 801c3bc:	8a5a      	ldrh	r2, [r3, #18]
 801c3be:	4b1b      	ldr	r3, [pc, #108]	@ (801c42c <TRACE_TxCpltCallback+0x10c>)
 801c3c0:	8a1b      	ldrh	r3, [r3, #16]
 801c3c2:	429a      	cmp	r2, r3
 801c3c4:	d908      	bls.n	801c3d8 <TRACE_TxCpltCallback+0xb8>
      {
        ADV_TRACE_Ctx.TraceSentSize = ADV_TRACE_Ctx.TraceWrPtr - ADV_TRACE_Ctx.TraceRdPtr;
 801c3c6:	4b19      	ldr	r3, [pc, #100]	@ (801c42c <TRACE_TxCpltCallback+0x10c>)
 801c3c8:	8a5a      	ldrh	r2, [r3, #18]
 801c3ca:	4b18      	ldr	r3, [pc, #96]	@ (801c42c <TRACE_TxCpltCallback+0x10c>)
 801c3cc:	8a1b      	ldrh	r3, [r3, #16]
 801c3ce:	1ad3      	subs	r3, r2, r3
 801c3d0:	b29a      	uxth	r2, r3
 801c3d2:	4b16      	ldr	r3, [pc, #88]	@ (801c42c <TRACE_TxCpltCallback+0x10c>)
 801c3d4:	829a      	strh	r2, [r3, #20]
 801c3d6:	e006      	b.n	801c3e6 <TRACE_TxCpltCallback+0xc6>
      }
      else /* TraceRdPtr > TraceWrPtr */
      {
        ADV_TRACE_Ctx.TraceSentSize = UTIL_ADV_TRACE_FIFO_SIZE - ADV_TRACE_Ctx.TraceRdPtr;
 801c3d8:	4b14      	ldr	r3, [pc, #80]	@ (801c42c <TRACE_TxCpltCallback+0x10c>)
 801c3da:	8a1b      	ldrh	r3, [r3, #16]
 801c3dc:	f5c3 6380 	rsb	r3, r3, #1024	@ 0x400
 801c3e0:	b29a      	uxth	r2, r3
 801c3e2:	4b12      	ldr	r3, [pc, #72]	@ (801c42c <TRACE_TxCpltCallback+0x10c>)
 801c3e4:	829a      	strh	r2, [r3, #20]
      }
#ifdef UTIL_ADV_TRACE_UNCHUNK_MODE
    }
#endif
    ptr = &ADV_TRACE_Buffer[ADV_TRACE_Ctx.TraceRdPtr];
 801c3e6:	4b11      	ldr	r3, [pc, #68]	@ (801c42c <TRACE_TxCpltCallback+0x10c>)
 801c3e8:	8a1b      	ldrh	r3, [r3, #16]
 801c3ea:	461a      	mov	r2, r3
 801c3ec:	4b10      	ldr	r3, [pc, #64]	@ (801c430 <TRACE_TxCpltCallback+0x110>)
 801c3ee:	4413      	add	r3, r2
 801c3f0:	61fb      	str	r3, [r7, #28]
 801c3f2:	69bb      	ldr	r3, [r7, #24]
 801c3f4:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 801c3f6:	693b      	ldr	r3, [r7, #16]
 801c3f8:	f383 8810 	msr	PRIMASK, r3
}
 801c3fc:	bf00      	nop
    UTIL_ADV_TRACE_EXIT_CRITICAL_SECTION();
    UTIL_ADV_TRACE_DEBUG("\n--TRACE_Send(%d-%d)--\n", ADV_TRACE_Ctx.TraceRdPtr, ADV_TRACE_Ctx.TraceSentSize);
    UTIL_TraceDriver.Send(ptr, ADV_TRACE_Ctx.TraceSentSize);
 801c3fe:	4b0d      	ldr	r3, [pc, #52]	@ (801c434 <TRACE_TxCpltCallback+0x114>)
 801c400:	68db      	ldr	r3, [r3, #12]
 801c402:	4a0a      	ldr	r2, [pc, #40]	@ (801c42c <TRACE_TxCpltCallback+0x10c>)
 801c404:	8a92      	ldrh	r2, [r2, #20]
 801c406:	4611      	mov	r1, r2
 801c408:	69f8      	ldr	r0, [r7, #28]
 801c40a:	4798      	blx	r3
 801c40c:	e00a      	b.n	801c424 <TRACE_TxCpltCallback+0x104>
 801c40e:	69bb      	ldr	r3, [r7, #24]
 801c410:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 801c412:	68fb      	ldr	r3, [r7, #12]
 801c414:	f383 8810 	msr	PRIMASK, r3
}
 801c418:	bf00      	nop
  }
  else
  {
    UTIL_ADV_TRACE_EXIT_CRITICAL_SECTION();
    UTIL_ADV_TRACE_PostSendHook();
 801c41a:	f7e5 ff33 	bl	8002284 <UTIL_ADV_TRACE_PostSendHook>
    TRACE_UnLock();
 801c41e:	f000 f8a7 	bl	801c570 <TRACE_UnLock>
  }
}
 801c422:	bf00      	nop
 801c424:	bf00      	nop
 801c426:	3720      	adds	r7, #32
 801c428:	46bd      	mov	sp, r7
 801c42a:	bd80      	pop	{r7, pc}
 801c42c:	20001d38 	.word	0x20001d38
 801c430:	20001d50 	.word	0x20001d50
 801c434:	0801d118 	.word	0x0801d118

0801c438 <TRACE_AllocateBufer>:
 * @param  Size to allocate within fifo
 * @param  Pos position within the fifo
 * @retval write position inside the buffer is -1 no space available.
 */
static int16_t TRACE_AllocateBufer(uint16_t Size, uint16_t *Pos)
{
 801c438:	b480      	push	{r7}
 801c43a:	b087      	sub	sp, #28
 801c43c:	af00      	add	r7, sp, #0
 801c43e:	4603      	mov	r3, r0
 801c440:	6039      	str	r1, [r7, #0]
 801c442:	80fb      	strh	r3, [r7, #6]
  uint16_t freesize;
  int16_t ret = -1;
 801c444:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 801c448:	82bb      	strh	r3, [r7, #20]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 801c44a:	f3ef 8310 	mrs	r3, PRIMASK
 801c44e:	60fb      	str	r3, [r7, #12]
  return(result);
 801c450:	68fb      	ldr	r3, [r7, #12]

  UTIL_ADV_TRACE_ENTER_CRITICAL_SECTION();
 801c452:	613b      	str	r3, [r7, #16]
  __ASM volatile ("cpsid i" : : : "memory");
 801c454:	b672      	cpsid	i
}
 801c456:	bf00      	nop

  if(ADV_TRACE_Ctx.TraceWrPtr == ADV_TRACE_Ctx.TraceRdPtr)
 801c458:	4b35      	ldr	r3, [pc, #212]	@ (801c530 <TRACE_AllocateBufer+0xf8>)
 801c45a:	8a5a      	ldrh	r2, [r3, #18]
 801c45c:	4b34      	ldr	r3, [pc, #208]	@ (801c530 <TRACE_AllocateBufer+0xf8>)
 801c45e:	8a1b      	ldrh	r3, [r3, #16]
 801c460:	429a      	cmp	r2, r3
 801c462:	d11b      	bne.n	801c49c <TRACE_AllocateBufer+0x64>
  {
#ifdef UTIL_ADV_TRACE_UNCHUNK_MODE
    freesize = (uint16_t)(UTIL_ADV_TRACE_FIFO_SIZE - ADV_TRACE_Ctx.TraceWrPtr);
 801c464:	4b32      	ldr	r3, [pc, #200]	@ (801c530 <TRACE_AllocateBufer+0xf8>)
 801c466:	8a5b      	ldrh	r3, [r3, #18]
 801c468:	f5c3 6380 	rsb	r3, r3, #1024	@ 0x400
 801c46c:	82fb      	strh	r3, [r7, #22]
    if((Size >= freesize) && (ADV_TRACE_Ctx.TraceRdPtr > Size))
 801c46e:	88fa      	ldrh	r2, [r7, #6]
 801c470:	8afb      	ldrh	r3, [r7, #22]
 801c472:	429a      	cmp	r2, r3
 801c474:	d33a      	bcc.n	801c4ec <TRACE_AllocateBufer+0xb4>
 801c476:	4b2e      	ldr	r3, [pc, #184]	@ (801c530 <TRACE_AllocateBufer+0xf8>)
 801c478:	8a1b      	ldrh	r3, [r3, #16]
 801c47a:	88fa      	ldrh	r2, [r7, #6]
 801c47c:	429a      	cmp	r2, r3
 801c47e:	d235      	bcs.n	801c4ec <TRACE_AllocateBufer+0xb4>
    {
      ADV_TRACE_Ctx.unchunk_status = TRACE_UNCHUNK_DETECTED;
 801c480:	4b2b      	ldr	r3, [pc, #172]	@ (801c530 <TRACE_AllocateBufer+0xf8>)
 801c482:	2201      	movs	r2, #1
 801c484:	709a      	strb	r2, [r3, #2]
      ADV_TRACE_Ctx.unchunk_enabled = ADV_TRACE_Ctx.TraceWrPtr;
 801c486:	4b2a      	ldr	r3, [pc, #168]	@ (801c530 <TRACE_AllocateBufer+0xf8>)
 801c488:	8a5a      	ldrh	r2, [r3, #18]
 801c48a:	4b29      	ldr	r3, [pc, #164]	@ (801c530 <TRACE_AllocateBufer+0xf8>)
 801c48c:	801a      	strh	r2, [r3, #0]
      freesize = ADV_TRACE_Ctx.TraceRdPtr;
 801c48e:	4b28      	ldr	r3, [pc, #160]	@ (801c530 <TRACE_AllocateBufer+0xf8>)
 801c490:	8a1b      	ldrh	r3, [r3, #16]
 801c492:	82fb      	strh	r3, [r7, #22]
      ADV_TRACE_Ctx.TraceWrPtr = 0;
 801c494:	4b26      	ldr	r3, [pc, #152]	@ (801c530 <TRACE_AllocateBufer+0xf8>)
 801c496:	2200      	movs	r2, #0
 801c498:	825a      	strh	r2, [r3, #18]
 801c49a:	e027      	b.n	801c4ec <TRACE_AllocateBufer+0xb4>
#endif
  }
  else
  {
#ifdef UTIL_ADV_TRACE_UNCHUNK_MODE
    if (ADV_TRACE_Ctx.TraceWrPtr > ADV_TRACE_Ctx.TraceRdPtr)
 801c49c:	4b24      	ldr	r3, [pc, #144]	@ (801c530 <TRACE_AllocateBufer+0xf8>)
 801c49e:	8a5a      	ldrh	r2, [r3, #18]
 801c4a0:	4b23      	ldr	r3, [pc, #140]	@ (801c530 <TRACE_AllocateBufer+0xf8>)
 801c4a2:	8a1b      	ldrh	r3, [r3, #16]
 801c4a4:	429a      	cmp	r2, r3
 801c4a6:	d91b      	bls.n	801c4e0 <TRACE_AllocateBufer+0xa8>
    {
      freesize = (uint16_t)(UTIL_ADV_TRACE_FIFO_SIZE - ADV_TRACE_Ctx.TraceWrPtr);
 801c4a8:	4b21      	ldr	r3, [pc, #132]	@ (801c530 <TRACE_AllocateBufer+0xf8>)
 801c4aa:	8a5b      	ldrh	r3, [r3, #18]
 801c4ac:	f5c3 6380 	rsb	r3, r3, #1024	@ 0x400
 801c4b0:	82fb      	strh	r3, [r7, #22]
      if((Size >= freesize) && (ADV_TRACE_Ctx.TraceRdPtr > Size)) 
 801c4b2:	88fa      	ldrh	r2, [r7, #6]
 801c4b4:	8afb      	ldrh	r3, [r7, #22]
 801c4b6:	429a      	cmp	r2, r3
 801c4b8:	d318      	bcc.n	801c4ec <TRACE_AllocateBufer+0xb4>
 801c4ba:	4b1d      	ldr	r3, [pc, #116]	@ (801c530 <TRACE_AllocateBufer+0xf8>)
 801c4bc:	8a1b      	ldrh	r3, [r3, #16]
 801c4be:	88fa      	ldrh	r2, [r7, #6]
 801c4c0:	429a      	cmp	r2, r3
 801c4c2:	d213      	bcs.n	801c4ec <TRACE_AllocateBufer+0xb4>
      {
        ADV_TRACE_Ctx.unchunk_status = TRACE_UNCHUNK_DETECTED;
 801c4c4:	4b1a      	ldr	r3, [pc, #104]	@ (801c530 <TRACE_AllocateBufer+0xf8>)
 801c4c6:	2201      	movs	r2, #1
 801c4c8:	709a      	strb	r2, [r3, #2]
        ADV_TRACE_Ctx.unchunk_enabled = ADV_TRACE_Ctx.TraceWrPtr;
 801c4ca:	4b19      	ldr	r3, [pc, #100]	@ (801c530 <TRACE_AllocateBufer+0xf8>)
 801c4cc:	8a5a      	ldrh	r2, [r3, #18]
 801c4ce:	4b18      	ldr	r3, [pc, #96]	@ (801c530 <TRACE_AllocateBufer+0xf8>)
 801c4d0:	801a      	strh	r2, [r3, #0]
        freesize = ADV_TRACE_Ctx.TraceRdPtr;
 801c4d2:	4b17      	ldr	r3, [pc, #92]	@ (801c530 <TRACE_AllocateBufer+0xf8>)
 801c4d4:	8a1b      	ldrh	r3, [r3, #16]
 801c4d6:	82fb      	strh	r3, [r7, #22]
        ADV_TRACE_Ctx.TraceWrPtr = 0;
 801c4d8:	4b15      	ldr	r3, [pc, #84]	@ (801c530 <TRACE_AllocateBufer+0xf8>)
 801c4da:	2200      	movs	r2, #0
 801c4dc:	825a      	strh	r2, [r3, #18]
 801c4de:	e005      	b.n	801c4ec <TRACE_AllocateBufer+0xb4>
      }
    }
    else
    {
      freesize = (uint16_t)(ADV_TRACE_Ctx.TraceRdPtr - ADV_TRACE_Ctx.TraceWrPtr);
 801c4e0:	4b13      	ldr	r3, [pc, #76]	@ (801c530 <TRACE_AllocateBufer+0xf8>)
 801c4e2:	8a1a      	ldrh	r2, [r3, #16]
 801c4e4:	4b12      	ldr	r3, [pc, #72]	@ (801c530 <TRACE_AllocateBufer+0xf8>)
 801c4e6:	8a5b      	ldrh	r3, [r3, #18]
 801c4e8:	1ad3      	subs	r3, r2, r3
 801c4ea:	82fb      	strh	r3, [r7, #22]
      freesize = ADV_TRACE_Ctx.TraceRdPtr - ADV_TRACE_Ctx.TraceWrPtr;
    }
#endif
  }

  if(freesize > Size)
 801c4ec:	8afa      	ldrh	r2, [r7, #22]
 801c4ee:	88fb      	ldrh	r3, [r7, #6]
 801c4f0:	429a      	cmp	r2, r3
 801c4f2:	d90f      	bls.n	801c514 <TRACE_AllocateBufer+0xdc>
  {
    *Pos = ADV_TRACE_Ctx.TraceWrPtr;
 801c4f4:	4b0e      	ldr	r3, [pc, #56]	@ (801c530 <TRACE_AllocateBufer+0xf8>)
 801c4f6:	8a5a      	ldrh	r2, [r3, #18]
 801c4f8:	683b      	ldr	r3, [r7, #0]
 801c4fa:	801a      	strh	r2, [r3, #0]
    ADV_TRACE_Ctx.TraceWrPtr = (ADV_TRACE_Ctx.TraceWrPtr + Size) % UTIL_ADV_TRACE_FIFO_SIZE;
 801c4fc:	4b0c      	ldr	r3, [pc, #48]	@ (801c530 <TRACE_AllocateBufer+0xf8>)
 801c4fe:	8a5a      	ldrh	r2, [r3, #18]
 801c500:	88fb      	ldrh	r3, [r7, #6]
 801c502:	4413      	add	r3, r2
 801c504:	b29b      	uxth	r3, r3
 801c506:	f3c3 0309 	ubfx	r3, r3, #0, #10
 801c50a:	b29a      	uxth	r2, r3
 801c50c:	4b08      	ldr	r3, [pc, #32]	@ (801c530 <TRACE_AllocateBufer+0xf8>)
 801c50e:	825a      	strh	r2, [r3, #18]
    ret = 0;
 801c510:	2300      	movs	r3, #0
 801c512:	82bb      	strh	r3, [r7, #20]
 801c514:	693b      	ldr	r3, [r7, #16]
 801c516:	60bb      	str	r3, [r7, #8]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 801c518:	68bb      	ldr	r3, [r7, #8]
 801c51a:	f383 8810 	msr	PRIMASK, r3
}
 801c51e:	bf00      	nop
    }
  }
#endif

  UTIL_ADV_TRACE_EXIT_CRITICAL_SECTION();
  return ret;
 801c520:	f9b7 3014 	ldrsh.w	r3, [r7, #20]
}
 801c524:	4618      	mov	r0, r3
 801c526:	371c      	adds	r7, #28
 801c528:	46bd      	mov	sp, r7
 801c52a:	bc80      	pop	{r7}
 801c52c:	4770      	bx	lr
 801c52e:	bf00      	nop
 801c530:	20001d38 	.word	0x20001d38

0801c534 <TRACE_Lock>:
/**
 * @brief  Lock the trace buffer.
 * @retval None.
 */
static void TRACE_Lock(void)
{
 801c534:	b480      	push	{r7}
 801c536:	b085      	sub	sp, #20
 801c538:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 801c53a:	f3ef 8310 	mrs	r3, PRIMASK
 801c53e:	607b      	str	r3, [r7, #4]
  return(result);
 801c540:	687b      	ldr	r3, [r7, #4]
  UTIL_ADV_TRACE_ENTER_CRITICAL_SECTION();
 801c542:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("cpsid i" : : : "memory");
 801c544:	b672      	cpsid	i
}
 801c546:	bf00      	nop
  ADV_TRACE_Ctx.TraceLock++;
 801c548:	4b08      	ldr	r3, [pc, #32]	@ (801c56c <TRACE_Lock+0x38>)
 801c54a:	8adb      	ldrh	r3, [r3, #22]
 801c54c:	3301      	adds	r3, #1
 801c54e:	b29a      	uxth	r2, r3
 801c550:	4b06      	ldr	r3, [pc, #24]	@ (801c56c <TRACE_Lock+0x38>)
 801c552:	82da      	strh	r2, [r3, #22]
 801c554:	68fb      	ldr	r3, [r7, #12]
 801c556:	60bb      	str	r3, [r7, #8]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 801c558:	68bb      	ldr	r3, [r7, #8]
 801c55a:	f383 8810 	msr	PRIMASK, r3
}
 801c55e:	bf00      	nop
  UTIL_ADV_TRACE_EXIT_CRITICAL_SECTION();
}
 801c560:	bf00      	nop
 801c562:	3714      	adds	r7, #20
 801c564:	46bd      	mov	sp, r7
 801c566:	bc80      	pop	{r7}
 801c568:	4770      	bx	lr
 801c56a:	bf00      	nop
 801c56c:	20001d38 	.word	0x20001d38

0801c570 <TRACE_UnLock>:
/**
 * @brief  UnLock the trace buffer.
 * @retval None.
 */
static void TRACE_UnLock(void)
{
 801c570:	b480      	push	{r7}
 801c572:	b085      	sub	sp, #20
 801c574:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 801c576:	f3ef 8310 	mrs	r3, PRIMASK
 801c57a:	607b      	str	r3, [r7, #4]
  return(result);
 801c57c:	687b      	ldr	r3, [r7, #4]
  UTIL_ADV_TRACE_ENTER_CRITICAL_SECTION();
 801c57e:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("cpsid i" : : : "memory");
 801c580:	b672      	cpsid	i
}
 801c582:	bf00      	nop
  ADV_TRACE_Ctx.TraceLock--;
 801c584:	4b08      	ldr	r3, [pc, #32]	@ (801c5a8 <TRACE_UnLock+0x38>)
 801c586:	8adb      	ldrh	r3, [r3, #22]
 801c588:	3b01      	subs	r3, #1
 801c58a:	b29a      	uxth	r2, r3
 801c58c:	4b06      	ldr	r3, [pc, #24]	@ (801c5a8 <TRACE_UnLock+0x38>)
 801c58e:	82da      	strh	r2, [r3, #22]
 801c590:	68fb      	ldr	r3, [r7, #12]
 801c592:	60bb      	str	r3, [r7, #8]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 801c594:	68bb      	ldr	r3, [r7, #8]
 801c596:	f383 8810 	msr	PRIMASK, r3
}
 801c59a:	bf00      	nop
  UTIL_ADV_TRACE_EXIT_CRITICAL_SECTION();
}
 801c59c:	bf00      	nop
 801c59e:	3714      	adds	r7, #20
 801c5a0:	46bd      	mov	sp, r7
 801c5a2:	bc80      	pop	{r7}
 801c5a4:	4770      	bx	lr
 801c5a6:	bf00      	nop
 801c5a8:	20001d38 	.word	0x20001d38

0801c5ac <TRACE_IsLocked>:
/**
 * @brief  UnLock the trace buffer.
 * @retval None.
 */
static uint32_t TRACE_IsLocked(void)
{
 801c5ac:	b480      	push	{r7}
 801c5ae:	af00      	add	r7, sp, #0
  return (ADV_TRACE_Ctx.TraceLock == 0u? 0u: 1u);
 801c5b0:	4b05      	ldr	r3, [pc, #20]	@ (801c5c8 <TRACE_IsLocked+0x1c>)
 801c5b2:	8adb      	ldrh	r3, [r3, #22]
 801c5b4:	2b00      	cmp	r3, #0
 801c5b6:	bf14      	ite	ne
 801c5b8:	2301      	movne	r3, #1
 801c5ba:	2300      	moveq	r3, #0
 801c5bc:	b2db      	uxtb	r3, r3
}
 801c5be:	4618      	mov	r0, r3
 801c5c0:	46bd      	mov	sp, r7
 801c5c2:	bc80      	pop	{r7}
 801c5c4:	4770      	bx	lr
 801c5c6:	bf00      	nop
 801c5c8:	20001d38 	.word	0x20001d38

0801c5cc <memset>:
 801c5cc:	4402      	add	r2, r0
 801c5ce:	4603      	mov	r3, r0
 801c5d0:	4293      	cmp	r3, r2
 801c5d2:	d100      	bne.n	801c5d6 <memset+0xa>
 801c5d4:	4770      	bx	lr
 801c5d6:	f803 1b01 	strb.w	r1, [r3], #1
 801c5da:	e7f9      	b.n	801c5d0 <memset+0x4>

0801c5dc <__libc_init_array>:
 801c5dc:	b570      	push	{r4, r5, r6, lr}
 801c5de:	4d0d      	ldr	r5, [pc, #52]	@ (801c614 <__libc_init_array+0x38>)
 801c5e0:	4c0d      	ldr	r4, [pc, #52]	@ (801c618 <__libc_init_array+0x3c>)
 801c5e2:	1b64      	subs	r4, r4, r5
 801c5e4:	10a4      	asrs	r4, r4, #2
 801c5e6:	2600      	movs	r6, #0
 801c5e8:	42a6      	cmp	r6, r4
 801c5ea:	d109      	bne.n	801c600 <__libc_init_array+0x24>
 801c5ec:	4d0b      	ldr	r5, [pc, #44]	@ (801c61c <__libc_init_array+0x40>)
 801c5ee:	4c0c      	ldr	r4, [pc, #48]	@ (801c620 <__libc_init_array+0x44>)
 801c5f0:	f000 f89a 	bl	801c728 <_init>
 801c5f4:	1b64      	subs	r4, r4, r5
 801c5f6:	10a4      	asrs	r4, r4, #2
 801c5f8:	2600      	movs	r6, #0
 801c5fa:	42a6      	cmp	r6, r4
 801c5fc:	d105      	bne.n	801c60a <__libc_init_array+0x2e>
 801c5fe:	bd70      	pop	{r4, r5, r6, pc}
 801c600:	f855 3b04 	ldr.w	r3, [r5], #4
 801c604:	4798      	blx	r3
 801c606:	3601      	adds	r6, #1
 801c608:	e7ee      	b.n	801c5e8 <__libc_init_array+0xc>
 801c60a:	f855 3b04 	ldr.w	r3, [r5], #4
 801c60e:	4798      	blx	r3
 801c610:	3601      	adds	r6, #1
 801c612:	e7f2      	b.n	801c5fa <__libc_init_array+0x1e>
 801c614:	0801d74c 	.word	0x0801d74c
 801c618:	0801d74c 	.word	0x0801d74c
 801c61c:	0801d74c 	.word	0x0801d74c
 801c620:	0801d750 	.word	0x0801d750
 801c624:	00000000 	.word	0x00000000

0801c628 <floor>:
 801c628:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 801c62c:	f3c1 570a 	ubfx	r7, r1, #20, #11
 801c630:	f2a7 36ff 	subw	r6, r7, #1023	@ 0x3ff
 801c634:	2e13      	cmp	r6, #19
 801c636:	4602      	mov	r2, r0
 801c638:	460b      	mov	r3, r1
 801c63a:	460c      	mov	r4, r1
 801c63c:	4605      	mov	r5, r0
 801c63e:	4680      	mov	r8, r0
 801c640:	dc35      	bgt.n	801c6ae <floor+0x86>
 801c642:	2e00      	cmp	r6, #0
 801c644:	da17      	bge.n	801c676 <floor+0x4e>
 801c646:	a334      	add	r3, pc, #208	@ (adr r3, 801c718 <floor+0xf0>)
 801c648:	e9d3 2300 	ldrd	r2, r3, [r3]
 801c64c:	f7e3 fda2 	bl	8000194 <__adddf3>
 801c650:	2200      	movs	r2, #0
 801c652:	2300      	movs	r3, #0
 801c654:	f7e3 ffd2 	bl	80005fc <__aeabi_dcmpgt>
 801c658:	b150      	cbz	r0, 801c670 <floor+0x48>
 801c65a:	2c00      	cmp	r4, #0
 801c65c:	da57      	bge.n	801c70e <floor+0xe6>
 801c65e:	f024 4400 	bic.w	r4, r4, #2147483648	@ 0x80000000
 801c662:	432c      	orrs	r4, r5
 801c664:	2500      	movs	r5, #0
 801c666:	42ac      	cmp	r4, r5
 801c668:	4c2d      	ldr	r4, [pc, #180]	@ (801c720 <floor+0xf8>)
 801c66a:	bf08      	it	eq
 801c66c:	f04f 4400 	moveq.w	r4, #2147483648	@ 0x80000000
 801c670:	4623      	mov	r3, r4
 801c672:	462a      	mov	r2, r5
 801c674:	e024      	b.n	801c6c0 <floor+0x98>
 801c676:	4f2b      	ldr	r7, [pc, #172]	@ (801c724 <floor+0xfc>)
 801c678:	4137      	asrs	r7, r6
 801c67a:	ea01 0c07 	and.w	ip, r1, r7
 801c67e:	ea5c 0c00 	orrs.w	ip, ip, r0
 801c682:	d01d      	beq.n	801c6c0 <floor+0x98>
 801c684:	a324      	add	r3, pc, #144	@ (adr r3, 801c718 <floor+0xf0>)
 801c686:	e9d3 2300 	ldrd	r2, r3, [r3]
 801c68a:	f7e3 fd83 	bl	8000194 <__adddf3>
 801c68e:	2200      	movs	r2, #0
 801c690:	2300      	movs	r3, #0
 801c692:	f7e3 ffb3 	bl	80005fc <__aeabi_dcmpgt>
 801c696:	2800      	cmp	r0, #0
 801c698:	d0ea      	beq.n	801c670 <floor+0x48>
 801c69a:	2c00      	cmp	r4, #0
 801c69c:	bfbe      	ittt	lt
 801c69e:	f44f 1380 	movlt.w	r3, #1048576	@ 0x100000
 801c6a2:	4133      	asrlt	r3, r6
 801c6a4:	18e4      	addlt	r4, r4, r3
 801c6a6:	ea24 0407 	bic.w	r4, r4, r7
 801c6aa:	2500      	movs	r5, #0
 801c6ac:	e7e0      	b.n	801c670 <floor+0x48>
 801c6ae:	2e33      	cmp	r6, #51	@ 0x33
 801c6b0:	dd0a      	ble.n	801c6c8 <floor+0xa0>
 801c6b2:	f5b6 6f80 	cmp.w	r6, #1024	@ 0x400
 801c6b6:	d103      	bne.n	801c6c0 <floor+0x98>
 801c6b8:	f7e3 fd6c 	bl	8000194 <__adddf3>
 801c6bc:	4602      	mov	r2, r0
 801c6be:	460b      	mov	r3, r1
 801c6c0:	4610      	mov	r0, r2
 801c6c2:	4619      	mov	r1, r3
 801c6c4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 801c6c8:	f2a7 4713 	subw	r7, r7, #1043	@ 0x413
 801c6cc:	f04f 3cff 	mov.w	ip, #4294967295
 801c6d0:	fa2c f707 	lsr.w	r7, ip, r7
 801c6d4:	4207      	tst	r7, r0
 801c6d6:	d0f3      	beq.n	801c6c0 <floor+0x98>
 801c6d8:	a30f      	add	r3, pc, #60	@ (adr r3, 801c718 <floor+0xf0>)
 801c6da:	e9d3 2300 	ldrd	r2, r3, [r3]
 801c6de:	f7e3 fd59 	bl	8000194 <__adddf3>
 801c6e2:	2200      	movs	r2, #0
 801c6e4:	2300      	movs	r3, #0
 801c6e6:	f7e3 ff89 	bl	80005fc <__aeabi_dcmpgt>
 801c6ea:	2800      	cmp	r0, #0
 801c6ec:	d0c0      	beq.n	801c670 <floor+0x48>
 801c6ee:	2c00      	cmp	r4, #0
 801c6f0:	da0a      	bge.n	801c708 <floor+0xe0>
 801c6f2:	2e14      	cmp	r6, #20
 801c6f4:	d101      	bne.n	801c6fa <floor+0xd2>
 801c6f6:	3401      	adds	r4, #1
 801c6f8:	e006      	b.n	801c708 <floor+0xe0>
 801c6fa:	f1c6 0634 	rsb	r6, r6, #52	@ 0x34
 801c6fe:	2301      	movs	r3, #1
 801c700:	40b3      	lsls	r3, r6
 801c702:	441d      	add	r5, r3
 801c704:	4545      	cmp	r5, r8
 801c706:	d3f6      	bcc.n	801c6f6 <floor+0xce>
 801c708:	ea25 0507 	bic.w	r5, r5, r7
 801c70c:	e7b0      	b.n	801c670 <floor+0x48>
 801c70e:	2500      	movs	r5, #0
 801c710:	462c      	mov	r4, r5
 801c712:	e7ad      	b.n	801c670 <floor+0x48>
 801c714:	f3af 8000 	nop.w
 801c718:	8800759c 	.word	0x8800759c
 801c71c:	7e37e43c 	.word	0x7e37e43c
 801c720:	bff00000 	.word	0xbff00000
 801c724:	000fffff 	.word	0x000fffff

0801c728 <_init>:
 801c728:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801c72a:	bf00      	nop
 801c72c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 801c72e:	bc08      	pop	{r3}
 801c730:	469e      	mov	lr, r3
 801c732:	4770      	bx	lr

0801c734 <_fini>:
 801c734:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801c736:	bf00      	nop
 801c738:	bcf8      	pop	{r3, r4, r5, r6, r7}
 801c73a:	bc08      	pop	{r3}
 801c73c:	469e      	mov	lr, r3
 801c73e:	4770      	bx	lr
