; HEADER
; FILEID ADL C:\Users\camsoupa\Documents\embedded_final_project\cc3000\cc3000fpga\designer\impl1\cc3000fpga.dtf\netlist.afl 3a450577
; CHECKSUM 3a450577
; ASC 28322afb
; PROGRAM Actel Designer Software
; VERSION 10.1 SP3 10.1.3.1
; ALSMAJORREV 10
; ALSMINORREV 1
; ALSPATCHREV 3
; VAR DESIGN cc3000fpga
; VAR FAM SmartFusion
; VAR FAMILY PA3SOC2
; VAR DIE IP4X3M1
; VAR PACKAGE fg484
; VAR IFIKEEPER <NOT-SET>
; VAR RESTRICTTRSTPIN YES
; VAR UNCLAMP_UNUSED_IOS 0
; VAR RESERVE_PROGRAMMING_PINS 1
; VAR RESTRICTPROBEPINS 1
; VAR RESTRICTJTAGPINS YES
; VAR SPEED -1
; VAR TEMPR COM
; VAR VOLTR COM
; VAR SI_SECURITY_KEY 
; VAR SIG 
; VAR FUSCHECKSUM <NOT-SET>
; VAR PROGSECFUSE <NOT-SET>
; VAR PINCHECKSUM <NOT-SET>
; VAR ACT1_special_IO_pins_used NO
; VAR AXPROGRAMMING_USE_UMA <NOT-SET>
; ENDHEADER
DEF cc3000fpga; MSS_RESET_N, SPI_1_DI, UART_0_RXD, UART_1_RXD, 
  cc3000_IRQ, LED_0, LED_1, LED_2, LED_B, LED_G, LED_R, SPI_1_DO, 
  SPI_EN_PIN, SPI_SS_PIN, UART_0_TXD, UART_1_TXD, SPI_1_CLK, 
  SPI_1_SS.
PIN MSS_RESET_N; DIRECTION:INPUT.
PIN SPI_1_DI; DIRECTION:INPUT.
PIN UART_0_RXD; DIRECTION:INPUT.
PIN UART_1_RXD; DIRECTION:INPUT.
PIN cc3000_IRQ; DIRECTION:INPUT.
PIN LED_0; DIRECTION:OUTPUT.
PIN LED_1; DIRECTION:OUTPUT.
PIN LED_2; DIRECTION:OUTPUT.
PIN LED_B; DIRECTION:OUTPUT.
PIN LED_G; DIRECTION:OUTPUT.
PIN LED_R; DIRECTION:OUTPUT.
PIN SPI_1_DO; DIRECTION:OUTPUT.
PIN SPI_EN_PIN; DIRECTION:OUTPUT.
PIN SPI_SS_PIN; DIRECTION:OUTPUT.
PIN UART_0_TXD; DIRECTION:OUTPUT.
PIN UART_1_TXD; DIRECTION:OUTPUT.
PIN SPI_1_CLK; DIRECTION:INOUT.
PIN SPI_1_SS; DIRECTION:INOUT.
USE ADLIB:OR3; Timer_3/timer_0/bus_read_data_RNO[8].
USE ADLIB:NOR2B; Timer_2/timer_0/overflowReg_RNO[15].
USE ADLIB:DFN1E1; Timer_4/timer_0/counterReg[16].
USE ADLIB:AO1; Timer_4/timer_0/bus_read_data_RNO_2[31].
USE ADLIB:OR3; Timer_2/timer_0/bus_read_data_RNO_0[16].
USE ADLIB:DFN1E1; Timer_3/timer_0/counterReg[10].
USE ADLIB:NOR2B; Timer_3/timer_0/bus_read_data_RNO_2[14].
USE ADLIB:NOR2B; Timer_4/timer_0/controlReg_RNO[31].
USE ADLIB:DFN1; Timer_2/timer_0/controlReg[5].
USE ADLIB:NOR3C; Timer_4/timer_0/counterReg_RNIU6N1[25].
USE ADLIB:NOR2B; Timer_1/timer_0/controlReg_RNO[6].
USE ADLIB:AO1; Timer_2/timer_0/bus_read_data_RNO[26].
USE ADLIB:AO1; Timer_2/timer_0/bus_read_data_RNO[14].
USE ADLIB:NOR2B; Timer_2/timer_0/bus_read_data_RNO_3[0].
USE ADLIB:NOR2B; Timer_1/timer_0/controlReg_RNO[2].
USE ADLIB:XOR2; Timer_4/timer_0/compareReg_RNIBMT9[14].
USE ADLIB:NOR2B; Timer_4/timer_0/bus_read_data_RNO_2[28].
USE ADLIB:DFN1E0; Timer_2/timer_0/bus_read_data[13].
USE ADLIB:MX2; Timer_2/timer_0/overflowReg_RNO_0[22].
USE ADLIB:DFN1E0; Timer_1/timer_0/bus_read_data[30].
USE ADLIB:DFN1; Timer_3/timer_0/interrupt_status[1].
USE ADLIB:MSS_IF; cc3000fpga_MSS_0/MSS_ADLIB_INST/U_94; ACT_PKG:
  fg484, ACT_DIE:IP4X3M1, ACT_FCLK:100000000, ACT_CONFIG:0, 
  PRESERVE, CLS_ID:3%HARD%DSS%94%0, CLS_NAME:
  cc3000fpga_MSS_0/MSS_ADLIB_INST.
PIN cc3000fpga_MSS_0/MSS_ADLIB_INST/U_94:PIN4; O_P:
  FLATSOFT%cc3000fpga_MSS_0/MSS_ADLIB_INST/I2C0SMBALERTNI.
PIN cc3000fpga_MSS_0/MSS_ADLIB_INST/U_94:PIN5; O_P:
  FLATSOFT%cc3000fpga_MSS_0/MSS_ADLIB_INST/I2C0BCLK.
PIN cc3000fpga_MSS_0/MSS_ADLIB_INST/U_94:PIN6; O_P:
  FLATSOFT%cc3000fpga_MSS_0/MSS_ADLIB_INST/I2C0SMBUSNI.
PIN cc3000fpga_MSS_0/MSS_ADLIB_INST/U_94:PIN1; O_P:
  FLATSOFT%cc3000fpga_MSS_0/MSS_ADLIB_INST/SPI1SSO[4].
PIN cc3000fpga_MSS_0/MSS_ADLIB_INST/U_94:PIN2; O_P:
  FLATSOFT%cc3000fpga_MSS_0/MSS_ADLIB_INST/SPI1SSO[5].
PIN cc3000fpga_MSS_0/MSS_ADLIB_INST/U_94:PIN3; O_P:
  FLATSOFT%cc3000fpga_MSS_0/MSS_ADLIB_INST/I2C0SMBALERTNO.
USE ADLIB:OR3; Timer_4/timer_0/bus_read_data_RNO[14].
USE ADLIB:NOR2B; Timer_3/timer_0/bus_read_data_RNO_2[1].
USE ADLIB:NOR2B; Timer_3/timer_0/overflowReg_RNO[1].
USE ADLIB:NOR2B; CoreAPB3_0/CAPB3lOII/PRDATA_0_a5[0].
USE ADLIB:NOR2B; Timer_1/timer_0/bus_read_data_RNO_1[18].
USE ADLIB:MX2; Timer_1/timer_0/compareReg_RNO_0[0].
USE ADLIB:DFN1; Timer_2/timer_0/controlReg[20].
USE ADLIB:NOR2B; Timer_2/timer_0/bus_read_data_RNO_1[4].
USE ADLIB:NOR2B; Timer_2/timer_0/bus_read_data_RNO_1[5].
USE ADLIB:AX1C; Timer_4/timer_0/counterReg_RNO_0[15].
USE ADLIB:MX2; Timer_1/timer_0/overflowReg_RNO_0[26].
USE ADLIB:NOR2B; CoreAPB3_0/CAPB3lOII/PRDATA_0_a5_0[20].
USE ADLIB:AO1; Timer_2/timer_0/bus_read_data_RNO[11].
USE ADLIB:OR3; CoreAPB3_0/CAPB3lOII/PRDATA_0[16].
USE ADLIB:NOR2B; Timer_3/timer_0/overflowReg_RNO[31].
USE ADLIB:OR3; Timer_1/timer_0/bus_read_data_RNO_0[15].
USE ADLIB:XA1C; Timer_3/timer_0/compareReg_RNI6LA61[14].
USE ADLIB:NOR2B; Timer_3/timer_0/compareReg_RNO[30].
USE ADLIB:NOR3C; CoreAPB3_0/CAPB3lOII/PRDATA_0_a5_2[15].
USE ADLIB:XOR2; Timer_3/timer_0/compareReg_RNINM5J[24].
USE ADLIB:DFN1E0; Timer_4/timer_0/bus_read_data[0].
USE ADLIB:NOR2A; Timer_2/timer_0/counterReg_RNO[14].
USE ADLIB:DFN1; Timer_1/timer_0/controlReg[15].
USE ADLIB:MX2; Timer_3/timer_0/overflowReg_RNO_0[16].
USE ADLIB:AO1; Timer_4/timer_0/bus_read_data_RNO[11].
USE ADLIB:DFN1; Timer_1/timer_0/controlReg[17].
USE ADLIB:NOR2B; Timer_1/timer_0/compareReg_RNO[5].
USE ADLIB:AO1; Timer_3/timer_0/timer_interrupt_RNO_1.
USE ADLIB:MSS_IF; cc3000fpga_MSS_0/MSS_ADLIB_INST/U_49; ACT_PKG:
  fg484, ACT_DIE:IP4X3M1, ACT_FCLK:100000000, ACT_CONFIG:0, 
  PRESERVE, CLS_ID:3%HARD%DSS%49%0, CLS_NAME:
  cc3000fpga_MSS_0/MSS_ADLIB_INST.
PIN cc3000fpga_MSS_0/MSS_ADLIB_INST/U_49:PIN4; O_P:
  FLATSOFT%cc3000fpga_MSS_0/MSS_ADLIB_INST/FABPWDATA[5].
PIN cc3000fpga_MSS_0/MSS_ADLIB_INST/U_49:PIN5; O_P:
  FLATSOFT%cc3000fpga_MSS_0/MSS_ADLIB_INST/FABPWDATA[4].
PIN cc3000fpga_MSS_0/MSS_ADLIB_INST/U_49:PIN6; O_P:
  FLATSOFT%cc3000fpga_MSS_0/MSS_ADLIB_INST/FABPWDATA[6].
PIN cc3000fpga_MSS_0/MSS_ADLIB_INST/U_49:PIN1; O_P:
  FLATSOFT%cc3000fpga_MSS_0/MSS_ADLIB_INST/FABPRDATA[4].
PIN cc3000fpga_MSS_0/MSS_ADLIB_INST/U_49:PIN2; O_P:
  FLATSOFT%cc3000fpga_MSS_0/MSS_ADLIB_INST/FABPRDATA[5].
PIN cc3000fpga_MSS_0/MSS_ADLIB_INST/U_49:PIN3; O_P:
  FLATSOFT%cc3000fpga_MSS_0/MSS_ADLIB_INST/FABPRDATA[6].
USE ADLIB:XO1; Timer_3/timer_0/overflowReg_RNIUUB11[15].
USE ADLIB:NOR2A; Timer_4/timer_0/interrupt_status_RNO_2[0].
USE ADLIB:NOR2B; Timer_2/timer_0/bus_read_data_RNO_3[19].
USE ADLIB:NOR2B; Timer_4/timer_0/controlReg_RNO[21].
USE ADLIB:XOR2; Timer_4/timer_0/compareReg_RNILMU9[28].
USE ADLIB:NOR2B; Timer_3/timer_0/compareReg_RNO[14].
USE ADLIB:OR3; Timer_3/timer_0/bus_read_data_RNO_0[19].
USE ADLIB:NOR2B; Timer_1/timer_0/fabint_RNO.
USE ADLIB:IOTRI_OB_EB; LED_G_pad/U0/U1; PRESERVE, CLS_ID:
  12%HARD%IO, CLS_NAME:LED_G_pad.
PIN LED_G_pad/U0/U1:D; O_P:FLATSOFT%LED_G_pad/D.
USE ADLIB:DFN1; Timer_2/timer_0/compareReg[4].
USE ADLIB:NOR2B; Timer_1/timer_0/compareReg_RNO[7].
USE ADLIB:XA1C; Timer_4/timer_0/counterReg_RNO[19].
USE ADLIB:NOR2B; Timer_1/BUS_WRITE_EN_0_a5_0_a5.
USE ADLIB:NOR2B; Timer_2/timer_0/compareReg_RNO[2].
USE ADLIB:MX2; Timer_4/timer_0/overflowReg_RNO_0[12].
USE ADLIB:NOR2B; Timer_3/timer_0/controlReg_RNI89U8[3].
USE ADLIB:NOR2B; Timer_1/timer_0/controlReg_RNO[26].
USE ADLIB:NOR2B; Timer_4/timer_0/overflowReg_RNO[4].
USE ADLIB:DFN1; Timer_2/timer_0/controlReg[13].
USE ADLIB:AO1; CoreAPB3_0/CAPB3lOII/PRDATA_0_0[6].
USE ADLIB:NOR2B; Timer_3/timer_0/bus_read_data_RNO_1[15].
USE ADLIB:DFN1; Timer_3/timer_0/overflowReg[15].
USE ADLIB:NOR2B; Timer_3/timer_0/overflowReset_0_sqmuxa_0_a2.
USE ADLIB:NOR3C; CoreAPB3_0/CAPB3lOII/PRDATA_0_a5_2[5].
USE ADLIB:MX2; Timer_2/timer_0/compareReg_RNO_0[28].
USE ADLIB:DFN1; Timer_1/timer_0/controlReg[25].
USE ADLIB:NOR2B; Timer_2/timer_0/bus_read_data_RNO_2[27].
USE ADLIB:NOR2B; Timer_3/timer_0/controlReg_RNO[3].
USE ADLIB:DFN1; Timer_1/timer_0/controlReg[27].
USE ADLIB:AO1; Timer_1/timer_0/bus_read_data_RNO_2[1].
USE ADLIB:NOR2B; Timer_1/timer_0/controlReg_RNO[7].
USE ADLIB:XOR2; Timer_1/timer_0/overflowReg_RNI4NID[29].
USE ADLIB:OR2A; Timer_3/timer_0/un1_fabint8_0.
USE ADLIB:MX2; Timer_1/timer_0/overflowReg_RNO_0[19].
USE ADLIB:NOR2B; Timer_1/timer_0/bus_read_data_RNO_1[6].
USE ADLIB:NOR2B; Timer_2/timer_0/reset_interrupt_RNO_1.
USE ADLIB:DFN1E0; Timer_2/timer_0/bus_read_data[31].
USE ADLIB:NOR2B; Timer_4/timer_0/bus_read_data_RNO_2[23].
USE ADLIB:OR3; Timer_3/timer_0/bus_read_data_RNO[25].
USE ADLIB:XA1C; Timer_3/timer_0/counterReg_RNO[10].
USE ADLIB:XO1; Timer_2/timer_0/overflowReg_RNIIFC61[10].
USE ADLIB:MX2; Timer_1/timer_0/controlReg_RNO_0[24].
USE ADLIB:NOR2B; Timer_4/timer_0/compareReg_RNO[29].
USE ADLIB:NOR2B; Timer_3/timer_0/overflowReg_RNO[27].
USE ADLIB:AND2; Timer_4/timer_0/bus_read_data_10_iv_0_RNO_0[29].
USE ADLIB:IOPAD_TRI; cc3000fpga_MSS_0/MSS_UART_0_TXD/U0; ORIGNAME:
  cc3000fpga_MSS_0/MSS_UART_0_TXD, ACT_PIN:Y22, ACT_CONFIG:0, 
  IO_IS_DSS, PRESERVE, CLS_ID:1%HARD%IO%0%0, CLS_NAME:
  cc3000fpga_MSS_0/MSS_UART_0_TXD.
PIN cc3000fpga_MSS_0/MSS_UART_0_TXD/U0:D; O_P:
  FLATSOFT%cc3000fpga_MSS_0/MSS_UART_0_TXD/D.
PIN cc3000fpga_MSS_0/MSS_UART_0_TXD/U0:PAD; O_P:
  FLATSOFT%cc3000fpga_MSS_0/MSS_UART_0_TXD/PAD.
USE ADLIB:MX2; Timer_3/timer_0/compareReg_RNO_0[2].
USE ADLIB:NOR2B; Timer_4/timer_0/controlReg_RNO[22].
USE ADLIB:DFN1E0; Timer_4/timer_0/bus_read_data[2].
USE ADLIB:DFN1; Timer_3/timer_0/compareReg[9].
USE ADLIB:NOR2B; Timer_3/timer_0/bus_read_data_10_iv_0_0_RNO[23].
USE ADLIB:XOR2; Timer_3/timer_0/compareReg_RNIH65J[12].
USE ADLIB:DFN1; Timer_3/timer_0/compareReg[26].
USE ADLIB:DFN1; Timer_2/timer_0/overflowReg[0].
USE ADLIB:MX2; Timer_4/timer_0/controlReg_RNO_0[20].
USE ADLIB:XOR2; Timer_2/timer_0/overflowReg_RNI664F[16].
USE ADLIB:DFN1; Timer_2/timer_0/overflowReg[4].
USE ADLIB:AX1; Timer_2/timer_0/counterReg_RNO_0[17].
USE ADLIB:NOR2B; Timer_1/timer_0/overflowReg_RNO[10].
USE ADLIB:MX2; Timer_1/timer_0/compareReg_RNO_0[27].
USE ADLIB:NOR2B; Timer_4/timer_0/compareReg_RNO[11].
USE ADLIB:OR3; Timer_3/timer_0/overflowReg_RNICERA3[1].
USE ADLIB:AX1C; Timer_2/timer_0/counterReg_RNO_0[15].
USE ADLIB:OR3; CoreAPB3_0/CAPB3lOII/PRDATA_0[1].
USE ADLIB:DFN1; Timer_2/timer_0/controlReg[7].
USE ADLIB:NOR2B; Timer_4/timer_0/bus_read_data_RNO_1[19].
USE ADLIB:OR2B; Timer_1/timer_0/compareReg_1_sqmuxa_i.
USE ADLIB:NOR2B; Timer_3/timer_0/compareReg_RNO[27].
USE ADLIB:NOR2B; Timer_3/timer_0/bus_read_data_RNO_2[18].
USE ADLIB:DFN1E0; Timer_3/timer_0/bus_read_data[26].
USE ADLIB:MX2; Timer_4/timer_0/timer_interrupt_RNO_0.
USE ADLIB:XA1C; Timer_4/timer_0/counterReg_RNO[28].
USE ADLIB:DFN1; Timer_2/timer_0/controlReg[23].
USE ADLIB:NOR2B; Timer_1/timer_0/bus_read_data_RNO_1[13].
USE ADLIB:NOR2B; Timer_2/timer_0/controlReg_RNO[27].
USE ADLIB:NOR2B; Timer_2/timer_0/bus_read_data_RNO_1[3].
USE ADLIB:DFN1; Timer_2/timer_0/overflowReg[10].
USE ADLIB:DFN1E0; Timer_2/timer_0/bus_read_data[10].
USE ADLIB:MX2; Timer_4/timer_0/overflowReg_RNO_0[7].
USE ADLIB:NOR2B; Timer_2/timer_0/counterReg_RNI9MTI[14].
USE ADLIB:MX2; Timer_1/timer_0/controlReg_RNO_0[21].
USE ADLIB:NOR2B; Timer_3/timer_0/overflowReg_RNO[17].
USE ADLIB:XOR2; Timer_3/timer_0/overflowReg_RNI6DLG[10].
USE ADLIB:OR3; CoreAPB3_0/CAPB3lOII/PRDATA_0[0].
USE ADLIB:NOR2B; Timer_3/timer_0/counterReg_RNIVDLP[22].
USE ADLIB:MX2; Timer_3/timer_0/compareReg_RNO_0[4].
USE ADLIB:DFN1E1; Timer_1/timer_0/counterReg[25].
USE ADLIB:OR3; Timer_3/timer_0/bus_read_data_RNO[24].
USE ADLIB:NOR2B; Timer_3/timer_0/controlReg_RNO[14].
USE ADLIB:AX1C; Timer_1/timer_0/counterReg_RNO_0[27].
USE ADLIB:DFN1; Timer_4/timer_0/compareReg[8].
USE ADLIB:AO1; CoreAPB3_0/CAPB3lOII/PRDATA_0_0[5].
USE ADLIB:NOR3A; Timer_3/timer_0/controlReg_RNIP6AF1[2].
USE ADLIB:DFN1E1; Timer_4/timer_0/counterReg[7].
USE ADLIB:NOR2B; Timer_2/timer_0/bus_read_data_RNO_3[11].
USE ADLIB:XOR2; Timer_3/timer_0/compareReg_RNIJ65J[22].
USE ADLIB:XOR2; Timer_2/timer_0/overflowReg_RNI2M3F[30].
USE ADLIB:NOR3C; Timer_1/timer_0/compareReg_RNI9TI5J[5].
USE ADLIB:AO1; Timer_4/timer_0/bus_read_data_RNO[20].
USE ADLIB:OR3; Timer_3/timer_0/bus_read_data_RNO_0[11].
USE ADLIB:NOR3C; Timer_3/timer_0/counterReg_RNIG47R1[2].
USE ADLIB:NOR2B; Timer_1/timer_0/counterReg_RNIFVAJ[2].
USE ADLIB:OR2B; Timer_4/timer_0/controlReg_1_sqmuxa_i_0.
USE ADLIB:DFN1; Timer_4/timer_0/compareReg[31].
USE ADLIB:NOR2B; CoreAPB3_0/CAPB3lOII/PRDATA_0_0_a5[27].
USE ADLIB:DFN1; Timer_1/timer_0/compareReg[30].
USE ADLIB:DFN1; Timer_4/timer_0/overflowReg[0].
USE ADLIB:DFN1; Timer_3/timer_0/controlReg[17].
USE ADLIB:NOR2B; Timer_2/timer_0/overflowReg_RNO[18].
USE ADLIB:MSS_IF; cc3000fpga_MSS_0/MSS_ADLIB_INST/U_83; ACT_PKG:
  fg484, ACT_DIE:IP4X3M1, ACT_FCLK:100000000, ACT_CONFIG:0, 
  PRESERVE, CLS_ID:3%HARD%DSS%83%0, CLS_NAME:
  cc3000fpga_MSS_0/MSS_ADLIB_INST.
PIN cc3000fpga_MSS_0/MSS_ADLIB_INST/U_83:PIN1; O_P:
  FLATSOFT%cc3000fpga_MSS_0/MSS_ADLIB_INST/ACEFLAGS[23].
PIN cc3000fpga_MSS_0/MSS_ADLIB_INST/U_83:PIN2; O_P:
  FLATSOFT%cc3000fpga_MSS_0/MSS_ADLIB_INST/ACEFLAGS[24].
PIN cc3000fpga_MSS_0/MSS_ADLIB_INST/U_83:PIN3; O_P:
  FLATSOFT%cc3000fpga_MSS_0/MSS_ADLIB_INST/ACEFLAGS[25].
USE ADLIB:DFN1E0; Timer_4/timer_0/bus_read_data[17].
USE ADLIB:DFN1; Timer_4/timer_0/controlReg[31].
USE ADLIB:NOR2B; Timer_4/timer_0/compareReg_RNO[28].
USE ADLIB:AO1; Timer_1/timer_0/bus_read_data_RNO[20].
USE ADLIB:XOR2; Timer_4/timer_0/overflowReg_RNI8L82[29].
USE ADLIB:NOR2B; Timer_1/timer_0/compareReg_RNO[23].
USE ADLIB:MX2; Timer_2/timer_0/compareReg_RNO_0[19].
USE ADLIB:OA1C; Timer_3/timer_0/counterReg_RNO_0[8].
USE ADLIB:DFN1; Timer_1/timer_0/reset_interrupt.
USE ADLIB:DFN1E0; Timer_3/timer_0/bus_read_data[30].
USE ADLIB:XOR2; Timer_3/timer_0/compareReg_RNIHJC9[3].
USE ADLIB:AO1; Timer_3/timer_0/bus_read_data_RNO[21].
USE ADLIB:MX2; Timer_3/timer_0/compareReg_RNO_0[20].
USE ADLIB:XA1C; Timer_4/timer_0/counterReg_RNO[16].
USE ADLIB:NOR2B; Timer_3/BUS_WRITE_EN_0_a5_0_a5.
USE ADLIB:NOR2B; Timer_1/timer_0/counterReg_RNI51OF[11].
USE ADLIB:DFN1E0; Timer_1/timer_0/bus_read_data[8].
USE ADLIB:NOR2B; Timer_4/timer_0/bus_read_data_RNO_0[14].
USE ADLIB:XA1C; Timer_3/timer_0/counterReg_RNO[17].
USE ADLIB:OR3; Timer_2/timer_0/overflowReg_RNICPHS1[19].
USE ADLIB:NOR2B; Timer_2/timer_0/bus_read_data_RNO_3[26].
USE ADLIB:DFN1; Timer_2/timer_0/compareReg[30].
USE ADLIB:XA1C; Timer_3/timer_0/counterReg_RNO[7].
USE ADLIB:XA1C; Timer_1/timer_0/counterReg_RNO[14].
USE ADLIB:DFN1; Timer_3/timer_0/compareReg[20].
USE ADLIB:NOR2B; Timer_3/timer_0/bus_read_data_RNO_2[26].
USE ADLIB:NOR2B; Timer_4/timer_0/bus_read_data_RNO_2[7].
USE ADLIB:NOR2B; Timer_3/timer_0/bus_read_data_RNO_1[4].
USE ADLIB:OR3; Timer_2/timer_0/bus_read_data_RNO_0[24].
USE ADLIB:XA1C; Timer_2/timer_0/compareReg_RNI4URO[12].
USE ADLIB:DFN1; Timer_2/timer_0/overflowReg[8].
USE ADLIB:NOR2B; Timer_4/timer_0/bus_read_data_RNO_1[11].
USE ADLIB:AO1; Timer_2/timer_0/bus_read_data_RNO[22].
USE ADLIB:DFN1; Timer_3/timer_0/controlReg[27].
USE ADLIB:NOR2B; Timer_3/timer_0/controlReg_RNO[4].
USE ADLIB:DFN1E1; Timer_3/timer_0/counterReg[24].
USE ADLIB:OR3; Timer_2/timer_0/bus_read_data_RNO_0[19].
USE ADLIB:NOR2B; Timer_4/timer_0/controlReg_RNO[6].
USE ADLIB:MX2; Timer_3/timer_0/controlReg_RNO_0[26].
USE ADLIB:XA1C; Timer_2/timer_0/counterReg_RNO[2].
USE ADLIB:NOR2B; Timer_4/timer_0/controlReg_RNO[2].
USE ADLIB:AO1; Timer_4/timer_0/bus_read_data_RNO[6].
USE ADLIB:MX2; Timer_2/timer_0/controlReg_RNO_0[18].
USE ADLIB:DFN1E1; Timer_2/timer_0/counterReg[21].
USE ADLIB:NOR2B; Timer_1/timer_0/bus_read_data_RNO_3[0].
USE ADLIB:MX2; Timer_4/timer_0/controlReg_RNO_0[31].
USE ADLIB:NOR2B; Timer_4/timer_0/reset_interrupt_RNO_1.
USE ADLIB:DFN1E1; Timer_3/timer_0/counterReg[6].
USE ADLIB:NOR2B; Timer_3/timer_0/bus_read_data_RNO_2[13].
USE ADLIB:OR3; Timer_3/timer_0/bus_read_data_RNO[10].
USE ADLIB:MX2; Timer_1/timer_0/overflowReg_RNO_0[18].
USE ADLIB:NOR3A; Timer_3/timer_0/overflowReset_RNI4E111_0.
USE ADLIB:NOR2A; Timer_1/timer_0/counterReg_RNO[29].
USE ADLIB:MX2; Timer_4/timer_0/controlReg_RNO_0[24].
USE ADLIB:MX2; Timer_3/timer_0/controlReg_RNO_0[25].
USE ADLIB:XA1B; Timer_1/timer_0/counterReg_RNO[9].
USE ADLIB:OR3; Timer_4/timer_0/overflowReg_RNI47V8[14].
USE ADLIB:XA1C; Timer_1/timer_0/counterReg_RNO[3].
USE ADLIB:AX1C; Timer_3/timer_0/counterReg_RNO_0[28].
USE ADLIB:NOR2B; Timer_1/timer_0/compareReg_RNO[1].
USE ADLIB:XA1B; Timer_2/timer_0/counterReg_RNO[31].
USE ADLIB:XA1C; Timer_4/timer_0/counterReg_RNO[13].
USE ADLIB:NOR2B; Timer_2/timer_0/compareReg_RNO[18].
USE ADLIB:DFN1E0; Timer_4/timer_0/bus_read_data[27].
USE ADLIB:NOR3C; Timer_3/timer_0/counterReg_RNIA0K82[9].
USE ADLIB:NOR2B; Timer_2/timer_0/compareReg_RNO[30].
USE ADLIB:NOR2B; Timer_4/timer_0/bus_read_data_RNO_3[1].
USE ADLIB:NOR2A; Timer_4/timer_0/counterReg_RNO[27].
USE ADLIB:DFN1E1; Timer_1/timer_0/counterReg[10].
USE ADLIB:NOR3B; 
  Timer_2/timer_0/timer_interrupt_1_sqmuxa_0_a6_0_3_RNIP3BH1.
USE ADLIB:AO1; Timer_2/timer_0/bus_read_data_RNO[5].
USE ADLIB:NOR2B; Timer_4/timer_0/bus_read_data_RNO_3[10].
USE ADLIB:NOR2B; Timer_4/timer_0/bus_read_data_RNO_1[27].
USE ADLIB:DFN1E0; Timer_1/timer_0/bus_read_data[18].
USE ADLIB:MSS_IF; cc3000fpga_MSS_0/MSS_ADLIB_INST/U_86; ACT_PKG:
  fg484, ACT_DIE:IP4X3M1, ACT_FCLK:100000000, ACT_CONFIG:0, 
  PRESERVE, CLS_ID:3%HARD%DSS%86%0, CLS_NAME:
  cc3000fpga_MSS_0/MSS_ADLIB_INST.
PIN cc3000fpga_MSS_0/MSS_ADLIB_INST/U_86:PIN4; O_P:
  FLATSOFT%cc3000fpga_MSS_0/MSS_ADLIB_INST/FABPWDATA[17].
PIN cc3000fpga_MSS_0/MSS_ADLIB_INST/U_86:PIN5; O_P:
  FLATSOFT%cc3000fpga_MSS_0/MSS_ADLIB_INST/FABPWDATA[16].
PIN cc3000fpga_MSS_0/MSS_ADLIB_INST/U_86:PIN6; O_P:
  FLATSOFT%cc3000fpga_MSS_0/MSS_ADLIB_INST/FABPWDATA[18].
PIN cc3000fpga_MSS_0/MSS_ADLIB_INST/U_86:PIN1; O_P:
  FLATSOFT%cc3000fpga_MSS_0/MSS_ADLIB_INST/FABPRDATA[16].
PIN cc3000fpga_MSS_0/MSS_ADLIB_INST/U_86:PIN2; O_P:
  FLATSOFT%cc3000fpga_MSS_0/MSS_ADLIB_INST/FABPRDATA[17].
PIN cc3000fpga_MSS_0/MSS_ADLIB_INST/U_86:PIN3; O_P:
  FLATSOFT%cc3000fpga_MSS_0/MSS_ADLIB_INST/FABPRDATA[18].
USE ADLIB:MX2; Timer_2/timer_0/compareReg_RNO_0[7].
USE ADLIB:XOR2; Timer_2/timer_0/overflowReg_RNIKP8N[7].
USE ADLIB:DFN1E0; Timer_2/timer_0/bus_read_data[0].
USE ADLIB:NOR2B; CoreAPB3_0/CAPB3lOII/PRDATA_0_a5[18].
USE ADLIB:OR3C; Timer_4/timer_0/counterReg_RNO_0[11].
USE ADLIB:XO1; Timer_4/timer_0/overflowReg_RNIA5F4[13].
USE ADLIB:MX2; Timer_3/timer_0/compareReg_RNO_0[0].
USE ADLIB:DFN1E0; Timer_4/timer_0/bus_read_data[4].
USE ADLIB:NOR3C; Timer_3/timer_0/counterReg_RNI4SBJ1[21].
USE ADLIB:XOR2; Timer_3/timer_0/compareReg_RNIFJC9[2].
USE ADLIB:DFN1; Timer_1/timer_0/overflowReg[25].
USE ADLIB:DFN1; Timer_1/timer_0/compareReg[21].
USE ADLIB:OR2A; Timer_3/timer_0/counterReg_RNO_0[17].
USE ADLIB:MX2; Timer_2/timer_0/overflowReg_RNO_0[10].
USE ADLIB:NOR2B; Timer_1/timer_0/overflowReg_RNO[0].
USE ADLIB:NOR3A; Timer_1/timer_0/compareReg_RNI2VU22[1].
USE ADLIB:OR2B; Timer_3/timer_0/counterReg_RNIRAJK2[9].
USE ADLIB:DFN1; Timer_3/timer_0/fabint.
USE ADLIB:NOR2B; Timer_4/timer_0/bus_read_data_RNO_4[1].
USE ADLIB:NOR3C; CoreAPB3_0/CAPB3lOII/PRDATA_0_0_a5_2[28].
USE ADLIB:DFN1; Timer_4/timer_0/controlReg[16].
USE ADLIB:DFN1; Timer_4/timer_0/controlReg[4].
USE ADLIB:NOR3A; Timer_1/timer_0/counterReg_RNO[23].
USE ADLIB:MSS_IF; cc3000fpga_MSS_0/MSS_ADLIB_INST/U_47; ACT_PKG:
  fg484, ACT_DIE:IP4X3M1, ACT_FCLK:100000000, ACT_CONFIG:0, 
  PRESERVE, CLS_ID:3%HARD%DSS%47%0, CLS_NAME:
  cc3000fpga_MSS_0/MSS_ADLIB_INST.
PIN cc3000fpga_MSS_0/MSS_ADLIB_INST/U_47:PIN4; O_P:
  FLATSOFT%cc3000fpga_MSS_0/MSS_ADLIB_INST/FABPADDR[31].
PIN cc3000fpga_MSS_0/MSS_ADLIB_INST/U_47:PIN5; O_P:
  FLATSOFT%cc3000fpga_MSS_0/MSS_ADLIB_INST/FABPADDR[30].
PIN cc3000fpga_MSS_0/MSS_ADLIB_INST/U_47:PIN6; O_P:
  FLATSOFT%cc3000fpga_MSS_0/MSS_ADLIB_INST/FABPWDATA[0].
PIN cc3000fpga_MSS_0/MSS_ADLIB_INST/U_47:PIN1; O_P:
  FLATSOFT%cc3000fpga_MSS_0/MSS_ADLIB_INST/FABPRDATA[0].
PIN cc3000fpga_MSS_0/MSS_ADLIB_INST/U_47:PIN2; O_P:
  FLATSOFT%cc3000fpga_MSS_0/MSS_ADLIB_INST/MSSINT[7].
PIN cc3000fpga_MSS_0/MSS_ADLIB_INST/U_47:PIN3; O_P:
  FLATSOFT%cc3000fpga_MSS_0/MSS_ADLIB_INST/WDINT.
USE ADLIB:XOR2; Timer_3/timer_0/compareReg_RNIFU4J[11].
USE ADLIB:OR3; Timer_3/timer_0/bus_read_data_RNO_0[5].
USE ADLIB:AND3B; 
  Timer_2/timer_0/timer_interrupt_1_sqmuxa_0_a6_0_3.
PIN Timer_2/timer_0/timer_interrupt_1_sqmuxa_0_a6_0_3:A; O_P:
  LCOM%Timer_2/timer_0/counterReg_2_sqmuxa_0_a6_1/A.
PIN Timer_2/timer_0/timer_interrupt_1_sqmuxa_0_a6_0_3:B; O_P:
  LCOM%Timer_2/timer_0/counterReg_2_sqmuxa_0_a6_1/B.
PIN Timer_2/timer_0/timer_interrupt_1_sqmuxa_0_a6_0_3:C; O_P:
  LCOM%Timer_2/timer_0/timer_interrupt_1_sqmuxa_0_a6_0_3/A.
USE ADLIB:NOR2B; Timer_2/timer_0/bus_read_data_RNO_3[2].
USE ADLIB:DFN1E1; Timer_4/timer_0/counterReg[22].
USE ADLIB:DFN1; Timer_4/timer_0/compareReg[30].
USE ADLIB:DFN1; Timer_2/timer_0/controlReg[19].
USE ADLIB:MX2; Timer_4/timer_0/controlReg_RNO_0[15].
USE ADLIB:MX2; Timer_3/timer_0/controlReg_RNO_0[14].
USE ADLIB:NOR2B; CoreAPB3_0/CAPB3lOII/PRDATA_0_a5[17].
USE ADLIB:MX2; Timer_2/timer_0/controlReg_RNO_0[17].
USE ADLIB:NOR2B; Timer_2/timer_0/bus_read_data_RNO_4[1].
USE ADLIB:NOR2B; Timer_2/timer_0/compareReg_RNO[12].
USE ADLIB:XOR2; Timer_4/timer_0/compareReg_RNILUU9[19].
USE ADLIB:DFN1; Timer_2/timer_0/overflowReg[11].
USE ADLIB:DFN1E1; Timer_1/timer_0/counterReg[28].
USE ADLIB:NOR2B; Timer_1/timer_0/bus_read_data_RNO_2[3].
USE ADLIB:MX2; Timer_2/timer_0/overflowReg_RNO_0[15].
USE ADLIB:XOR2; Timer_2/timer_0/compareReg_RNIPBJA[2].
USE ADLIB:MSS_CCC_GL_IF; 
  cc3000fpga_MSS_0/MSS_CCC_0/I_MSSCCC/U_TILE2; VCOFREQUENCY:
  '-1.000000', PRESERVE, CLS_ID:11%HARD%DSSCCC%1%1, CLS_NAME:
  cc3000fpga_MSS_0/MSS_CCC_0/I_MSSCCC.
PIN cc3000fpga_MSS_0/MSS_CCC_0/I_MSSCCC/U_TILE2:PIN3; O_P:
  FLATSOFT%cc3000fpga_MSS_0/MSS_CCC_0/I_MSSCCC/CLKB.
PIN cc3000fpga_MSS_0/MSS_CCC_0/I_MSSCCC/U_TILE2:PIN1; O_P:
  FLATSOFT%cc3000fpga_MSS_0/MSS_CCC_0/I_MSSCCC/YB.
PIN cc3000fpga_MSS_0/MSS_CCC_0/I_MSSCCC/U_TILE2:PIN5; O_P:
  FLATSOFT%cc3000fpga_MSS_0/MSS_CCC_0/I_MSSCCC/GLB.
USE ADLIB:NOR3C; Timer_4/timer_0/counterReg_RNI6DDV[2].
USE ADLIB:XO1; Timer_2/timer_0/overflowReg_RNIS3D61[17].
USE ADLIB:OR3; Timer_2/timer_0/bus_read_data_RNO_0[11].
USE ADLIB:NOR2B; Timer_1/timer_0/controlReg_RNO[19].
USE ADLIB:XOR2; Timer_1/timer_0/overflowReg_RNIKHFK[2].
USE ADLIB:DFN1; Timer_2/timer_0/controlReg[3].
USE ADLIB:DFN1; Timer_1/timer_0/controlReg[6].
USE ADLIB:OR3; Timer_3/timer_0/bus_read_data_RNO[1].
USE ADLIB:OR2A; Timer_4/timer_0/counterReg_RNIJ34F1[5].
USE ADLIB:NOR2B; Timer_2/timer_0/bus_read_data_RNO_2[10].
USE ADLIB:MSS_IF; cc3000fpga_MSS_0/MSS_ADLIB_INST/U_4; ACT_PKG:
  fg484, ACT_DIE:IP4X3M1, ACT_FCLK:100000000, ACT_CONFIG:0, 
  PRESERVE, CLS_ID:3%HARD%DSS%4%0, CLS_NAME:
  cc3000fpga_MSS_0/MSS_ADLIB_INST.
PIN cc3000fpga_MSS_0/MSS_ADLIB_INST/U_4:PIN4; O_P:
  FLATSOFT%cc3000fpga_MSS_0/MSS_ADLIB_INST/GPI[23].
PIN cc3000fpga_MSS_0/MSS_ADLIB_INST/U_4:PIN5; O_P:
  FLATSOFT%cc3000fpga_MSS_0/MSS_ADLIB_INST/GPI[22].
PIN cc3000fpga_MSS_0/MSS_ADLIB_INST/U_4:PIN6; O_P:
  FLATSOFT%cc3000fpga_MSS_0/MSS_ADLIB_INST/GPI[24].
PIN cc3000fpga_MSS_0/MSS_ADLIB_INST/U_4:PIN1; O_P:
  FLATSOFT%cc3000fpga_MSS_0/MSS_ADLIB_INST/GPO[22].
PIN cc3000fpga_MSS_0/MSS_ADLIB_INST/U_4:PIN2; O_P:
  FLATSOFT%cc3000fpga_MSS_0/MSS_ADLIB_INST/GPO[23].
PIN cc3000fpga_MSS_0/MSS_ADLIB_INST/U_4:PIN3; O_P:
  FLATSOFT%cc3000fpga_MSS_0/MSS_ADLIB_INST/GPO[24].
USE ADLIB:MX2; Timer_4/timer_0/overflowReg_RNO_0[30].
USE ADLIB:DFN1; Timer_4/timer_0/overflowReg[5].
USE ADLIB:NOR2B; Timer_4/timer_0/controlReg_RNO[7].
USE ADLIB:OR2A; Timer_3/timer_0/counterReg_RNO_0[14].
USE ADLIB:MX2; Timer_1/timer_0/controlReg_RNO_0[9].
USE ADLIB:OR3; Timer_4/timer_0/bus_read_data_RNO_0[18].
USE ADLIB:NOR2B; Timer_1/timer_0/compareReg_RNO[16].
USE ADLIB:DFN1; Timer_1/timer_0/compareReg[2].
USE ADLIB:NOR3C; Timer_3/timer_0/compareReg_RNICEFE7[0].
USE ADLIB:DFN1; Timer_4/timer_0/controlReg[26].
USE ADLIB:DFN1; Timer_3/timer_0/overflowReg[17].
USE ADLIB:NOR2B; CoreAPB3_0/CAPB3lOII/PRDATA_0_a5_0[0].
USE ADLIB:MX2; Timer_4/timer_0/overflowReg_RNO_0[24].
USE ADLIB:XA1C; Timer_4/timer_0/compareReg_RNIQKRJ[27].
USE ADLIB:NOR2B; Timer_4/timer_0/overflowReset_0_sqmuxa_0_a2.
USE ADLIB:MX2; Timer_3/timer_0/overflowReg_RNO_0[26].
USE ADLIB:NOR2B; Timer_3/timer_0/bus_read_data_RNO_1[24].
USE ADLIB:MX2; Timer_4/timer_0/compareReg_RNO_0[8].
USE ADLIB:MX2; Timer_1/timer_0/overflowReg_RNO_0[13].
USE ADLIB:NOR2B; Timer_1/timer_0/controlReg_RNO[12].
USE ADLIB:MX2; Timer_4/timer_0/reset_interrupt_RNO_0.
USE ADLIB:NOR2B; Timer_2/timer_0/overflowReg_RNO[17].
USE ADLIB:MX2; Timer_1/timer_0/controlReg_RNO_0[5].
USE ADLIB:MX2; Timer_3/timer_0/controlReg_RNO_0[22].
USE ADLIB:XOR2; Timer_4/timer_0/overflowReg_RNIQK72[30].
USE ADLIB:DFN1; Timer_2/timer_0/controlReg[29].
USE ADLIB:NOR3C; Timer_3/timer_0/counterReg_RNIGF5F3[11].
USE ADLIB:NOR2B; Timer_3/timer_0/bus_read_data_RNO_3[16].
USE ADLIB:OR3; Timer_2/timer_0/bus_read_data_RNO_0[28].
USE ADLIB:NOR2B; Timer_1/timer_0/controlReg_RNO[10].
USE ADLIB:XA1B; Timer_3/timer_0/counterReg_RNO[15].
USE ADLIB:MX2; Timer_2/timer_0/compareReg_RNO_0[22].
USE ADLIB:NOR2B; Timer_4/timer_0/reset_interrupt_RNO.
USE ADLIB:NOR2B; Timer_2/timer_0/bus_read_data_RNO_1[17].
USE ADLIB:DFN1; Timer_4/timer_0/controlReg[10].
USE ADLIB:MX2; Timer_3/timer_0/controlReg_RNO_0[17].
USE ADLIB:DFN1; Timer_1/timer_0/interrupt_status[0].
USE ADLIB:MSS_IF; cc3000fpga_MSS_0/MSS_ADLIB_INST/U_53; ACT_PKG:
  fg484, ACT_DIE:IP4X3M1, ACT_FCLK:100000000, ACT_CONFIG:0, 
  PRESERVE, CLS_ID:3%HARD%DSS%53%0, CLS_NAME:
  cc3000fpga_MSS_0/MSS_ADLIB_INST.
PIN cc3000fpga_MSS_0/MSS_ADLIB_INST/U_53:PIN4; O_P:
  FLATSOFT%cc3000fpga_MSS_0/MSS_ADLIB_INST/MSSPRDATA[17].
PIN cc3000fpga_MSS_0/MSS_ADLIB_INST/U_53:PIN5; O_P:
  FLATSOFT%cc3000fpga_MSS_0/MSS_ADLIB_INST/MSSPRDATA[16].
PIN cc3000fpga_MSS_0/MSS_ADLIB_INST/U_53:PIN6; O_P:
  FLATSOFT%cc3000fpga_MSS_0/MSS_ADLIB_INST/MSSPRDATA[18].
PIN cc3000fpga_MSS_0/MSS_ADLIB_INST/U_53:PIN1; O_P:
  FLATSOFT%cc3000fpga_MSS_0/MSS_ADLIB_INST/MSSPWDATA[16].
PIN cc3000fpga_MSS_0/MSS_ADLIB_INST/U_53:PIN2; O_P:
  FLATSOFT%cc3000fpga_MSS_0/MSS_ADLIB_INST/MSSPWDATA[17].
PIN cc3000fpga_MSS_0/MSS_ADLIB_INST/U_53:PIN3; O_P:
  FLATSOFT%cc3000fpga_MSS_0/MSS_ADLIB_INST/MSSPWDATA[18].
USE ADLIB:NOR2B; Timer_2/timer_0/controlReg_RNO[3].
USE ADLIB:NOR2B; CoreAPB3_0/CAPB3lOII/PRDATA_0_a5[21].
USE ADLIB:OR3; Timer_1/timer_0/bus_read_data_RNO_0[22].
USE ADLIB:DFN1; Timer_2/timer_0/compareReg[18].
USE ADLIB:AO1; Timer_2/timer_0/bus_read_data_RNO[27].
USE ADLIB:NOR2B; Timer_1/timer_0/bus_read_data_RNO_3[12].
USE ADLIB:OR2A; Timer_2/timer_0/counterReg_RNI6E841[3].
USE ADLIB:XO1; Timer_3/timer_0/overflowReg_RNII6B11[12].
USE ADLIB:DFN1; Timer_1/timer_0/overflowReg[13].
USE ADLIB:DFN1E1; Timer_4/timer_0/counterReg[29].
USE ADLIB:XOR2; Timer_1/timer_0/overflowReg_RNIO2ID[15].
USE ADLIB:DFN1E1; Timer_2/timer_0/counterReg[2].
USE ADLIB:NOR2B; Timer_1/timer_0/compareReg_RNO[8].
USE ADLIB:NOR2B; Timer_4/timer_0/bus_read_data_RNO_0[30].
USE ADLIB:MX2; Timer_1/timer_0/overflowReg_RNO_0[7].
USE ADLIB:XOR2; Timer_1/timer_0/overflowReg_RNI0FID[27].
USE ADLIB:NOR2B; Timer_4/timer_0/controlReg_RNO[26].
USE ADLIB:MX2; Timer_2/timer_0/overflowReg_RNO_0[24].
USE ADLIB:NOR2B; Timer_2/timer_0/bus_read_data_RNO_3[4].
USE ADLIB:NOR2B; Timer_2/timer_0/compareReg_RNO[23].
USE ADLIB:NOR2B; Timer_2/timer_0/bus_read_data_RNO_1[31].
USE ADLIB:NOR2B; Timer_4/timer_0/overflowReg_RNO[10].
USE ADLIB:NOR2B; CoreAPB3_0/CAPB3lOII/PRDATA_0_a5_0[15].
USE ADLIB:NOR2B; Timer_1/timer_0/controlReg_RNO[25].
USE ADLIB:DFN1; Timer_4/timer_0/controlReg[20].
USE ADLIB:NOR2B; Timer_4/timer_0/compareReg_RNO[25].
USE ADLIB:DFN1; Timer_2/timer_0/controlReg[2].
USE ADLIB:DFN1; Timer_4/timer_0/overflowReg[12].
USE ADLIB:NOR2B; Timer_4/timer_0/overflowReg_RNO[22].
USE ADLIB:NOR2B; Timer_1/timer_0/bus_read_data_RNO_1[20].
USE ADLIB:AO1; Timer_3/timer_0/bus_read_data_RNO[7].
USE ADLIB:NOR2B; Timer_4/timer_0/compareReg_RNO[22].
USE ADLIB:NOR2B; Timer_1/timer_0/overflowReg_RNO[14].
USE ADLIB:MX2; Timer_1/timer_0/compareReg_RNO_0[11].
USE ADLIB:DFN1E0; Timer_1/timer_0/bus_read_data[26].
USE ADLIB:NOR2B; Timer_2/timer_0/controlReg_RNO[28].
USE ADLIB:NOR2B; Timer_1/timer_0/bus_read_data_RNO_2[10].
USE ADLIB:NOR2B; Timer_2/timer_0/bus_read_data_RNO_3[8].
USE ADLIB:NOR2B; Timer_1/timer_0/overflowReg_RNO[22].
USE ADLIB:DFN1; Timer_4/timer_0/compareReg[1].
USE ADLIB:OR3; Timer_4/timer_0/bus_read_data_RNO_0[27].
USE ADLIB:DFN1E0; Timer_3/timer_0/bus_read_data[17].
USE ADLIB:XA1C; Timer_1/timer_0/counterReg_RNO[21].
USE ADLIB:MX2; Timer_2/timer_0/compareReg_RNO_0[24].
USE ADLIB:DFN1; Timer_4/timer_0/controlReg[12].
USE ADLIB:NOR2A; Timer_4/BUS_WRITE_EN_0_a5_0_a2_1_0.
USE ADLIB:NOR2B; Timer_2/timer_0/bus_read_data_RNO_3[29].
USE ADLIB:OR2B; Timer_1/timer_0/counterReg_RNIVTM03[9].
USE ADLIB:NOR3A; Timer_4/timer_0/compareReg_RNIEPM71[13].
USE ADLIB:XOR2; Timer_1/timer_0/overflowReg_RNIS1GK[6].
USE ADLIB:XOR2; Timer_1/timer_0/compareReg_RNIV3QB[0].
USE ADLIB:NOR2B; Timer_3/timer_0/bus_read_data_RNO_2[29].
USE ADLIB:DFN1E0; Timer_1/timer_0/bus_read_data[0].
USE ADLIB:OR3; Timer_4/timer_0/bus_read_data_RNO_0[13].
USE ADLIB:DFN1; Timer_4/timer_0/reset_interrupt.
USE ADLIB:NOR3A; Timer_3/timer_0/compareReg_RNICO032[2].
USE ADLIB:NOR2B; Timer_2/timer_0/overflowReg_RNO[21].
USE ADLIB:DFN1E1; Timer_3/timer_0/counterReg[16].
USE ADLIB:NOR2B; CoreAPB3_0/CAPB3lOII/PRDATA_0_a5[14].
USE ADLIB:MSS_IF; cc3000fpga_MSS_0/MSS_ADLIB_INST/U_56; ACT_PKG:
  fg484, ACT_DIE:IP4X3M1, ACT_FCLK:100000000, ACT_CONFIG:0, 
  PRESERVE, CLS_ID:3%HARD%DSS%56%0, CLS_NAME:
  cc3000fpga_MSS_0/MSS_ADLIB_INST.
PIN cc3000fpga_MSS_0/MSS_ADLIB_INST/U_56:PIN4; O_P:
  FLATSOFT%cc3000fpga_MSS_0/MSS_ADLIB_INST/MSSPRDATA[26].
PIN cc3000fpga_MSS_0/MSS_ADLIB_INST/U_56:PIN5; O_P:
  FLATSOFT%cc3000fpga_MSS_0/MSS_ADLIB_INST/MSSPRDATA[25].
PIN cc3000fpga_MSS_0/MSS_ADLIB_INST/U_56:PIN6; O_P:
  FLATSOFT%cc3000fpga_MSS_0/MSS_ADLIB_INST/MSSPRDATA[27].
PIN cc3000fpga_MSS_0/MSS_ADLIB_INST/U_56:PIN1; O_P:
  FLATSOFT%cc3000fpga_MSS_0/MSS_ADLIB_INST/MSSPWDATA[25].
PIN cc3000fpga_MSS_0/MSS_ADLIB_INST/U_56:PIN2; O_P:
  FLATSOFT%cc3000fpga_MSS_0/MSS_ADLIB_INST/MSSPWDATA[26].
PIN cc3000fpga_MSS_0/MSS_ADLIB_INST/U_56:PIN3; O_P:
  FLATSOFT%cc3000fpga_MSS_0/MSS_ADLIB_INST/MSSPWDATA[27].
USE ADLIB:XA1B; Timer_3/timer_0/counterReg_RNO[26].
USE ADLIB:DFN1E0; Timer_2/timer_0/bus_read_data[22].
USE ADLIB:XA1C; Timer_4/timer_0/counterReg_RNO[21].
USE ADLIB:AO1; Timer_4/timer_0/bus_read_data_RNO_2[30].
USE ADLIB:OR3; Timer_2/timer_0/bus_read_data_RNO_0[23].
USE ADLIB:XOR2; Timer_1/timer_0/overflowReg_RNIEEHD[10].
USE ADLIB:NOR2B; Timer_2/BUS_WRITE_EN_0_a5_0_a5.
USE ADLIB:XA1C; Timer_1/timer_0/compareReg_RNI8NDB1[29].
USE ADLIB:NOR2B; Timer_2/timer_0/timer_interrupt_RNO.
USE ADLIB:NOR2B; Timer_4/timer_0/bus_read_data_RNO_3[3].
USE ADLIB:MX2; Timer_2/timer_0/controlReg_RNO_0[12].
USE ADLIB:NOR2B; CoreAPB3_0/CAPB3lOII/PRDATA_0_a5_0[3].
USE ADLIB:NOR3B; Timer_1/BUS_WRITE_EN_0_a5_0_a2_0_0.
USE ADLIB:NOR2B; Timer_1/timer_0/overflowReg_RNO[2].
USE ADLIB:NOR2B; Timer_3/timer_0/controlReg_RNO[6].
USE ADLIB:OR3; CoreAPB3_0/CAPB3lOII/PRDATA_0[21].
USE ADLIB:MX2; Timer_4/timer_0/controlReg_RNO_0[29].
USE ADLIB:DFN1E1; Timer_3/timer_0/counterReg[17].
USE ADLIB:MX2; Timer_4/timer_0/overflowReg_RNO_0[14].
USE ADLIB:MX2; Timer_2/timer_0/overflowReg_RNO_0[0].
USE ADLIB:NOR2B; Timer_3/timer_0/controlReg_RNO[2].
USE ADLIB:NOR2B; Timer_3/timer_0/controlReg_RNO[13].
USE ADLIB:DFN1; Timer_2/timer_0/reset_interrupt.
USE ADLIB:OR3; Timer_4/timer_0/bus_read_data_RNO_0[2].
USE ADLIB:DFN1; Timer_4/timer_0/controlReg[22].
USE ADLIB:NOR2B; Timer_3/timer_0/bus_read_data_RNO_1[28].
USE ADLIB:MX2; Timer_2/timer_0/compareReg_RNO_0[31].
USE ADLIB:NOR2B; Timer_1/timer_0/bus_read_data_RNO_2[24].
USE ADLIB:DFN1E0; Timer_4/timer_0/bus_read_data[19].
USE ADLIB:DFN1E1; Timer_2/timer_0/counterReg[22].
USE ADLIB:MX2; Timer_1/timer_0/controlReg_RNO_0[0].
USE ADLIB:DFN1E1; Timer_1/timer_0/counterReg[17].
USE ADLIB:MSS_IF; cc3000fpga_MSS_0/MSS_ADLIB_INST/U_89; ACT_PKG:
  fg484, ACT_DIE:IP4X3M1, ACT_FCLK:100000000, ACT_CONFIG:0, 
  PRESERVE, CLS_ID:3%HARD%DSS%89%0, CLS_NAME:
  cc3000fpga_MSS_0/MSS_ADLIB_INST.
PIN cc3000fpga_MSS_0/MSS_ADLIB_INST/U_89:PIN4; O_P:
  FLATSOFT%cc3000fpga_MSS_0/MSS_ADLIB_INST/FABPWDATA[26].
PIN cc3000fpga_MSS_0/MSS_ADLIB_INST/U_89:PIN5; O_P:
  FLATSOFT%cc3000fpga_MSS_0/MSS_ADLIB_INST/FABPWDATA[25].
PIN cc3000fpga_MSS_0/MSS_ADLIB_INST/U_89:PIN6; O_P:
  FLATSOFT%cc3000fpga_MSS_0/MSS_ADLIB_INST/FABPWDATA[27].
PIN cc3000fpga_MSS_0/MSS_ADLIB_INST/U_89:PIN1; O_P:
  FLATSOFT%cc3000fpga_MSS_0/MSS_ADLIB_INST/FABPRDATA[25].
PIN cc3000fpga_MSS_0/MSS_ADLIB_INST/U_89:PIN2; O_P:
  FLATSOFT%cc3000fpga_MSS_0/MSS_ADLIB_INST/FABPRDATA[26].
PIN cc3000fpga_MSS_0/MSS_ADLIB_INST/U_89:PIN3; O_P:
  FLATSOFT%cc3000fpga_MSS_0/MSS_ADLIB_INST/FABPRDATA[27].
USE ADLIB:NOR2B; Timer_3/timer_0/overflowReg_RNO[7].
USE ADLIB:OR3; Timer_4/timer_0/overflowReg_RNI4I3P1[14].
USE ADLIB:DFN1; Timer_4/timer_0/overflowReg[7].
USE ADLIB:OR3; CoreAPB3_0/CAPB3lOII/PRDATA_0[15].
USE ADLIB:NOR2B; Timer_2/timer_0/controlReg_RNO[4].
USE ADLIB:DFN1; Timer_1/timer_0/overflowReg[18].
USE ADLIB:MX2; Timer_3/timer_0/compareReg_RNO_0[21].
USE ADLIB:MSS_IF; cc3000fpga_MSS_0/MSS_ADLIB_INST/U_28; ACT_PKG:
  fg484, ACT_DIE:IP4X3M1, ACT_FCLK:100000000, ACT_CONFIG:0, 
  PRESERVE, CLS_ID:3%HARD%DSS%28%0, CLS_NAME:
  cc3000fpga_MSS_0/MSS_ADLIB_INST.
PIN cc3000fpga_MSS_0/MSS_ADLIB_INST/U_28:PIN5; O_P:
  FLATSOFT%cc3000fpga_MSS_0/MSS_ADLIB_INST/GPI[8].
PIN cc3000fpga_MSS_0/MSS_ADLIB_INST/U_28:PIN1; O_P:
  FLATSOFT%cc3000fpga_MSS_0/MSS_ADLIB_INST/GPO[8].
USE ADLIB:OR3C; Timer_4/timer_0/counterReg_RNO_0[28].
USE ADLIB:NOR2B; Timer_3/timer_0/overflowReg_RNO[0].
USE ADLIB:NOR2B; Timer_2/timer_0/controlReg_RNO[31].
USE ADLIB:IOPAD_TRI; cc3000fpga_MSS_0/MSS_SPI_1_DO/U0; ORIGNAME:
  cc3000fpga_MSS_0/MSS_SPI_1_DO, ACT_PIN:T17, ACT_CONFIG:0, 
  IO_IS_DSS, PRESERVE, CLS_ID:21%HARD%IO%0%0, CLS_NAME:
  cc3000fpga_MSS_0/MSS_SPI_1_DO.
PIN cc3000fpga_MSS_0/MSS_SPI_1_DO/U0:D; O_P:
  FLATSOFT%cc3000fpga_MSS_0/MSS_SPI_1_DO/D.
PIN cc3000fpga_MSS_0/MSS_SPI_1_DO/U0:E; O_P:
  FLATSOFT%cc3000fpga_MSS_0/MSS_SPI_1_DO/E.
PIN cc3000fpga_MSS_0/MSS_SPI_1_DO/U0:PAD; O_P:
  FLATSOFT%cc3000fpga_MSS_0/MSS_SPI_1_DO/PAD.
USE ADLIB:AO1; Timer_3/timer_0/bus_read_data_10_iv_0_0[23].
PIN Timer_3/timer_0/bus_read_data_10_iv_0_0[23]:A; O_P:
  LCOM%Timer_3/timer_0/bus_read_data_10_iv_0_0_RNO_0[23]/A.
PIN Timer_3/timer_0/bus_read_data_10_iv_0_0[23]:B; O_P:
  LCOM%Timer_3/timer_0/bus_read_data_10_iv_0_0_RNO_0[23]/B.
PIN Timer_3/timer_0/bus_read_data_10_iv_0_0[23]:C; O_P:
  LCOM%Timer_3/timer_0/bus_read_data_10_iv_0_0[23]/A.
USE ADLIB:NOR3C; Timer_4/timer_0/counterReg_RNIREVH2[11].
USE ADLIB:DFN1E1; Timer_2/timer_0/counterReg[15].
USE ADLIB:NOR2B; Timer_4/timer_0/controlReg_RNO[25].
USE ADLIB:NOR2A; Timer_1/timer_0/counterReg_RNI1E1N2[1].
USE ADLIB:NOR3C; CoreAPB3_0/CAPB3lOII/PRDATA_0_a5_2[25].
USE ADLIB:NOR2B; Timer_4/timer_0/bus_read_data_RNO_1[8].
USE ADLIB:NOR2B; Timer_1/timer_0/counterReg_RNIJVAJ[4].
USE ADLIB:NOR2B; Timer_2/timer_0/compareReg_RNO[14].
USE ADLIB:OR3; Timer_1/timer_0/bus_read_data_RNO_0[16].
USE ADLIB:NOR2B; CoreAPB3_0/CAPB3lOII/PRDATA_0_0_a5_0[13].
USE ADLIB:XOR2; Timer_4/timer_0/overflowReg_RNIQO72[22].
USE ADLIB:MX2; Timer_4/timer_0/controlReg_RNO_0[27].
USE ADLIB:NOR3C; Timer_1/timer_0/counterReg_RNISHBE6[27].
USE ADLIB:XA1C; Timer_2/timer_0/counterReg_RNO[6].
USE ADLIB:DFN1; Timer_1/timer_0/overflowReg[27].
USE ADLIB:NOR2B; Timer_2/timer_0/overflowReg_RNO[3].
USE ADLIB:NOR2B; Timer_4/timer_0/compareReg_RNO[3].
USE ADLIB:NOR2B; Timer_2/timer_0/bus_read_data_RNO_3[21].
USE ADLIB:DFN1E1; Timer_4/timer_0/counterReg[18].
USE ADLIB:DFN1; Timer_2/timer_0/compareReg[7].
USE ADLIB:NOR2B; Timer_1/timer_0/bus_read_data_RNO_3[8].
USE ADLIB:MX2; Timer_4/timer_0/controlReg_RNO_0[11].
USE ADLIB:NOR3C; Timer_2/timer_0/counterReg_RNITSOK2[14].
PIN Timer_2/timer_0/counterReg_RNITSOK2[14]:A; O_P:
  LCOM%Timer_2/timer_0/counterReg_RNIACTE1[11]/A.
PIN Timer_2/timer_0/counterReg_RNITSOK2[14]:B; O_P:
  LCOM%Timer_2/timer_0/counterReg_RNIACTE1[11]/B.
PIN Timer_2/timer_0/counterReg_RNITSOK2[14]:C; O_P:
  LCOM%Timer_2/timer_0/counterReg_RNITSOK2[14]/B.
USE ADLIB:DFN1E0; Timer_3/timer_0/bus_read_data[7].
USE ADLIB:XO1; Timer_3/timer_0/overflowReg_RNI4VB11[31].
USE ADLIB:MX2; Timer_3/timer_0/overflowReg_RNO_0[1].
USE ADLIB:NOR2B; Timer_3/timer_0/bus_read_data_RNO_2[21].
USE ADLIB:NOR2B; Timer_3/timer_0/overflowReg_RNO[3].
USE ADLIB:MX2; Timer_1/timer_0/overflowReg_RNO_0[21].
USE ADLIB:OR3B; Timer_1/timer_0/counterReg_RNO_1[22].
USE ADLIB:OR2A; Timer_1/timer_0/counterReg_RNO_0[20].
USE ADLIB:MX2; Timer_4/timer_0/controlReg_RNO_0[18].
USE ADLIB:OR3; Timer_4/timer_0/bus_read_data_RNO_0[5].
USE ADLIB:MX2; Timer_1/timer_0/compareReg_RNO_0[29].
USE ADLIB:NOR2B; Timer_1/timer_0/bus_read_data_RNO_0[25].
USE ADLIB:NOR2B; Timer_1/timer_0/counterReg_RNI4TNF[10].
USE ADLIB:AO1; Timer_4/timer_0/bus_read_data_RNO_0[1].
USE ADLIB:NOR2B; Timer_1/timer_0/overflowReset_RNIB1KD.
USE ADLIB:XA1B; Timer_2/timer_0/counterReg_RNO[26].
USE ADLIB:NOR2B; Timer_1/timer_0/bus_read_data_RNO_3[15].
USE ADLIB:MX2; Timer_3/timer_0/overflowReg_RNO_0[11].
USE ADLIB:OR3C; Timer_1/timer_0/counterReg_RNO_1[21].
USE ADLIB:NOR2B; Timer_4/timer_0/overflowReg_RNO[23].
USE ADLIB:AO1; Timer_3/timer_0/bus_read_data_RNO[5].
USE ADLIB:XA1B; Timer_3/timer_0/counterReg_RNO[9].
USE ADLIB:NOR2B; CoreAPB3_0/CAPB3lOII/PRDATA_0_a5_0[24].
USE ADLIB:DFN1E0; Timer_4/timer_0/bus_read_data[29].
USE ADLIB:XA1C; Timer_3/timer_0/counterReg_RNO[3].
USE ADLIB:XOR2; Timer_2/timer_0/overflowReg_RNIEI4F[28].
USE ADLIB:NOR2B; Timer_4/timer_0/bus_read_data_RNO_1[3].
USE ADLIB:NOR2B; Timer_3/timer_0/bus_read_data_RNO_1[16].
USE ADLIB:NOR2B; Timer_2/timer_0/counterReg_RNIHEUI[27].
USE ADLIB:NOR2B; Timer_1/timer_0/overflowReg_RNO[23].
USE ADLIB:XOR2; Timer_1/timer_0/compareReg_RNI14QB[1].
USE ADLIB:DFN1E1; Timer_2/timer_0/counterReg[7].
USE ADLIB:NOR2B; Timer_1/timer_0/compareReg_RNO[0].
USE ADLIB:NOR2B; Timer_1/timer_0/compareReg_RNO[6].
USE ADLIB:NOR2B; Timer_3/timer_0/compareReg_RNO[13].
USE ADLIB:DFN1E0; Timer_4/timer_0/bus_read_data[15].
USE ADLIB:DFN1; Timer_4/timer_0/overflowReg[23].
USE ADLIB:NOR2B; Timer_4/timer_0/controlReg_RNO[17].
USE ADLIB:OR2B; Timer_3/timer_0/compareReg_1_sqmuxa_i_0.
USE ADLIB:NOR2B; Timer_2/timer_0/controlReg_RNO[21].
USE ADLIB:NOR2B; Timer_1/timer_0/compareReg_RNO[24].
USE ADLIB:MSS_IF; cc3000fpga_MSS_0/MSS_ADLIB_INST/U_38; ACT_PKG:
  fg484, ACT_DIE:IP4X3M1, ACT_FCLK:100000000, ACT_CONFIG:0, 
  PRESERVE, CLS_ID:3%HARD%DSS%38%0, CLS_NAME:
  cc3000fpga_MSS_0/MSS_ADLIB_INST.
PIN cc3000fpga_MSS_0/MSS_ADLIB_INST/U_38:PIN4; O_P:
  FLATSOFT%cc3000fpga_MSS_0/MSS_ADLIB_INST/MSSPRDATA[5].
PIN cc3000fpga_MSS_0/MSS_ADLIB_INST/U_38:PIN5; O_P:
  FLATSOFT%cc3000fpga_MSS_0/MSS_ADLIB_INST/MSSPRDATA[4].
PIN cc3000fpga_MSS_0/MSS_ADLIB_INST/U_38:PIN6; O_P:
  FLATSOFT%cc3000fpga_MSS_0/MSS_ADLIB_INST/MSSPRDATA[6].
PIN cc3000fpga_MSS_0/MSS_ADLIB_INST/U_38:PIN1; O_P:
  FLATSOFT%cc3000fpga_MSS_0/MSS_ADLIB_INST/MSSPWDATA[4].
PIN cc3000fpga_MSS_0/MSS_ADLIB_INST/U_38:PIN2; O_P:
  FLATSOFT%cc3000fpga_MSS_0/MSS_ADLIB_INST/MSSPWDATA[5].
PIN cc3000fpga_MSS_0/MSS_ADLIB_INST/U_38:PIN3; O_P:
  FLATSOFT%cc3000fpga_MSS_0/MSS_ADLIB_INST/MSSPWDATA[6].
USE ADLIB:MSS_IF; cc3000fpga_MSS_0/MSS_ADLIB_INST/U_10; ACT_PKG:
  fg484, ACT_DIE:IP4X3M1, ACT_FCLK:100000000, ACT_CONFIG:0, 
  PRESERVE, CLS_ID:3%HARD%DSS%10%0, CLS_NAME:
  cc3000fpga_MSS_0/MSS_ADLIB_INST.
PIN cc3000fpga_MSS_0/MSS_ADLIB_INST/U_10:PIN4; O_P:
  FLATSOFT%cc3000fpga_MSS_0/MSS_ADLIB_INST/VRON.
PIN cc3000fpga_MSS_0/MSS_ADLIB_INST/U_10:PIN5; O_P:
  FLATSOFT%cc3000fpga_MSS_0/MSS_ADLIB_INST/RXEV.
PIN cc3000fpga_MSS_0/MSS_ADLIB_INST/U_10:PIN6; O_P:
  FLATSOFT%cc3000fpga_MSS_0/MSS_ADLIB_INST/CALIBIN.
PIN cc3000fpga_MSS_0/MSS_ADLIB_INST/U_10:PIN1; O_P:
  FLATSOFT%cc3000fpga_MSS_0/MSS_ADLIB_INST/UART1RTSn.
PIN cc3000fpga_MSS_0/MSS_ADLIB_INST/U_10:PIN2; O_P:
  FLATSOFT%cc3000fpga_MSS_0/MSS_ADLIB_INST/UART1DTRn.
PIN cc3000fpga_MSS_0/MSS_ADLIB_INST/U_10:PIN3; O_P:
  FLATSOFT%cc3000fpga_MSS_0/MSS_ADLIB_INST/TXEV.
USE ADLIB:AO1; Timer_3/timer_0/bus_read_data_RNO[2].
USE ADLIB:NOR2; Timer_1/timer_0/counterReg_RNO[0].
USE ADLIB:OR3; CoreAPB3_0/CAPB3lOII/PRDATA_0_0[12].
USE ADLIB:NOR2B; Timer_3/timer_0/bus_read_data_RNO_1[2].
USE ADLIB:DFN1E1; Timer_2/timer_0/counterReg[16].
USE ADLIB:NOR2B; Timer_3/timer_0/controlReg_RNO[7].
USE ADLIB:NOR3C; Timer_3/timer_0/compareReg_RNISPHF4[14].
USE ADLIB:NOR2B; Timer_3/timer_0/counterReg_RNIK9IC6[27].
USE ADLIB:NOR2B; Timer_3/timer_0/bus_read_data_RNO_3[19].
USE ADLIB:NOR2B; Timer_1/timer_0/bus_read_data_RNO_3[7].
USE ADLIB:NOR3C; Timer_1/timer_0/counterReg_RNIADBO[25].
USE ADLIB:XA1C; Timer_1/timer_0/compareReg_RNIIMAB1[30].
USE ADLIB:NOR2B; Timer_4/timer_0/bus_read_data_RNO_2[18].
USE ADLIB:NOR2B; Timer_2/timer_0/bus_read_data_RNO_2[22].
USE ADLIB:NOR2B; Timer_4/timer_0/bus_read_data_RNO_3[31].
USE ADLIB:XOR2; Timer_1/timer_0/overflowReg_RNI2JID[28].
USE ADLIB:DFN1; Timer_4/timer_0/controlReg[15].
USE ADLIB:NOR2B; Timer_2/timer_0/bus_read_data_RNO_2[9].
USE ADLIB:NOR2B; Timer_3/timer_0/bus_read_data_RNO_0[31].
USE ADLIB:OR2A; Timer_4/timer_0/overflowReset_RNI1CIO6.
USE ADLIB:XOR2; Timer_3/timer_0/overflowReg_RNI8HLG[11].
USE ADLIB:DFN1; Timer_3/timer_0/compareReg[3].
USE ADLIB:MX2; Timer_4/timer_0/interrupt_status_RNO_0[1].
USE ADLIB:NOR2B; Timer_1/timer_0/controlReg_RNO[8].
USE ADLIB:XOR2; Timer_4/timer_0/overflowReg_RNIUSPC[6].
USE ADLIB:NOR2B; CoreAPB3_0/CAPB3lOII/PRDATA_0_0_a5_0[28].
USE ADLIB:NOR2B; Timer_1/timer_0/bus_read_data_RNO_3[24].
USE ADLIB:OR3; Timer_3/timer_0/overflowReg_RNIKLEL1[7].
USE ADLIB:IOTRI_OB_EB; LED_R_pad/U0/U1; PRESERVE, CLS_ID:
  8%HARD%IO, CLS_NAME:LED_R_pad.
PIN LED_R_pad/U0/U1:D; O_P:FLATSOFT%LED_R_pad/D.
USE ADLIB:DFN1E1; Timer_4/timer_0/counterReg[15].
USE ADLIB:AO1; CoreAPB3_0/CAPB3lOII/PRDATA_0_0[25].
USE ADLIB:DFN1; Timer_1/timer_0/controlReg[8].
USE ADLIB:NOR3C; Timer_3/timer_0/counterReg_RNI0NG61[17].
USE ADLIB:DFN1; Timer_1/timer_0/controlReg[9].
USE ADLIB:XA1C; Timer_2/timer_0/counterReg_RNO[4].
USE ADLIB:OR2A; Timer_4/timer_0/un1_fabint8_0_0.
USE ADLIB:NOR2B; Timer_4/timer_0/bus_read_data_RNO_1[31].
USE ADLIB:AO1; Timer_2/timer_0/bus_read_data_RNO_2[0].
USE ADLIB:MX2; Timer_3/timer_0/overflowReg_RNO_0[8].
USE ADLIB:AO1A; Timer_3/timer_0/controlReg_RNIB4VQ1_0[0].
USE ADLIB:MX2; Timer_1/timer_0/controlReg_RNO_0[6].
USE ADLIB:AO1; Timer_4/timer_0/bus_read_data_RNO[23].
USE ADLIB:DFN1E0; Timer_4/timer_0/bus_read_data[11].
USE ADLIB:MX2; Timer_2/timer_0/controlReg_RNO_0[9].
USE ADLIB:NOR2A; Timer_2/timer_0/counterReg_RNO[10].
USE ADLIB:XOR2; Timer_4/timer_0/compareReg_RNI3R58[1].
USE ADLIB:NOR2B; Timer_1/timer_0/bus_read_data_RNO_2[28].
USE ADLIB:OR3; CoreAPB3_0/CAPB3lOII/PRDATA_0_0[27].
USE ADLIB:NOR2B; Timer_2/timer_0/bus_read_data_RNO_3[10].
USE ADLIB:OR2; Timer_3/timer_0/overflowReg_RNI4DFJE[1].
USE ADLIB:NOR2B; Timer_1/timer_0/compareReg_RNO[4].
USE ADLIB:MX2; Timer_1/timer_0/overflowReg_RNO_0[17].
USE ADLIB:MX2; Timer_2/timer_0/controlReg_RNO_0[5].
USE ADLIB:AO1; Timer_3/timer_0/bus_read_data_RNO_0[10].
USE ADLIB:DFN1; Timer_2/timer_0/overflowReg[24].
USE ADLIB:AO1; Timer_1/timer_0/bus_read_data_RNO[23].
USE ADLIB:DFN1; Timer_4/timer_0/controlReg[25].
USE ADLIB:DFN1; Timer_4/timer_0/overflowReg[1].
USE ADLIB:NOR2B; Timer_1/timer_0/bus_read_data_RNO_0[8].
USE ADLIB:MX2; Timer_2/timer_0/overflowReg_RNO_0[6].
USE ADLIB:DFN1E0; Timer_1/timer_0/bus_read_data[6].
USE ADLIB:XOR2; Timer_3/timer_0/overflowReg_RNI891A[6].
USE ADLIB:NOR2B; Timer_3/timer_0/interrupt_status_RNO[0].
USE ADLIB:NOR2B; Timer_1/timer_0/overflowReg_RNO[4].
USE ADLIB:OR2A; Timer_2/timer_0/counterReg_RNIFLCM1[5].
USE ADLIB:DFN1; Timer_2/timer_0/controlReg[1].
USE ADLIB:DFN1E0; Timer_4/timer_0/bus_read_data[25].
USE ADLIB:NOR3C; Timer_3/timer_0/counterReg_RNIDMD04[27].
USE ADLIB:AO1; CoreAPB3_0/CAPB3lOII/PRDATA_0_0_0[30].
USE ADLIB:MX2; Timer_3/timer_0/compareReg_RNO_0[23].
USE ADLIB:NOR3A; Timer_1/timer_0/compareReg_RNI0QPC2[6].
USE ADLIB:MSS_CCC_IF; cc3000fpga_MSS_0/MSS_CCC_0/I_MSSCCC/U_TILE0; 
  VCOFREQUENCY:'-1.000000', PRESERVE, CLS_ID:11%HARD%DSSCCC%1%0, 
  CLS_NAME:cc3000fpga_MSS_0/MSS_CCC_0/I_MSSCCC.
USE ADLIB:OR3; Timer_2/timer_0/bus_read_data_RNO[9].
USE ADLIB:AO1; CoreAPB3_0/CAPB3lOII/PRDATA_0_0[23].
USE ADLIB:DFN1; Timer_4/timer_0/controlReg[11].
USE ADLIB:MSS_CCC_IP; 
  cc3000fpga_MSS_0/MSS_CCC_0/I_MSSCCC/U_MSSCCC; VCOFREQUENCY:
  '-1.000000', PRESERVE, CLS_ID:11%HARD%DSSCCC%0%0, CLS_NAME:
  cc3000fpga_MSS_0/MSS_CCC_0/I_MSSCCC.
PIN cc3000fpga_MSS_0/MSS_CCC_0/I_MSSCCC/U_MSSCCC:GLAMSS; O_P:
  FLATSOFT%cc3000fpga_MSS_0/MSS_CCC_0/I_MSSCCC/GLAMSS.
PIN cc3000fpga_MSS_0/MSS_CCC_0/I_MSSCCC/U_MSSCCC:LOCKMSS; O_P:
  FLATSOFT%cc3000fpga_MSS_0/MSS_CCC_0/I_MSSCCC/LOCKMSS.
PIN cc3000fpga_MSS_0/MSS_CCC_0/I_MSSCCC/U_MSSCCC:MACCLK; O_P:
  FLATSOFT%cc3000fpga_MSS_0/MSS_CCC_0/I_MSSCCC/MACCLK.
PIN cc3000fpga_MSS_0/MSS_CCC_0/I_MSSCCC/U_MSSCCC:OADIV[4]; O_P:
  FLATSOFT%cc3000fpga_MSS_0/MSS_CCC_0/I_MSSCCC/OADIV[4].
PIN cc3000fpga_MSS_0/MSS_CCC_0/I_MSSCCC/U_MSSCCC:OADIV[3]; O_P:
  FLATSOFT%cc3000fpga_MSS_0/MSS_CCC_0/I_MSSCCC/OADIV[3].
PIN cc3000fpga_MSS_0/MSS_CCC_0/I_MSSCCC/U_MSSCCC:OADIV[2]; O_P:
  FLATSOFT%cc3000fpga_MSS_0/MSS_CCC_0/I_MSSCCC/OADIV[2].
PIN cc3000fpga_MSS_0/MSS_CCC_0/I_MSSCCC/U_MSSCCC:OADIV[1]; O_P:
  FLATSOFT%cc3000fpga_MSS_0/MSS_CCC_0/I_MSSCCC/OADIV[1].
PIN cc3000fpga_MSS_0/MSS_CCC_0/I_MSSCCC/U_MSSCCC:OADIV[0]; O_P:
  FLATSOFT%cc3000fpga_MSS_0/MSS_CCC_0/I_MSSCCC/OADIV[0].
PIN cc3000fpga_MSS_0/MSS_CCC_0/I_MSSCCC/U_MSSCCC:OADIVHALF; O_P:
  FLATSOFT%cc3000fpga_MSS_0/MSS_CCC_0/I_MSSCCC/OADIVHALF.
PIN cc3000fpga_MSS_0/MSS_CCC_0/I_MSSCCC/U_MSSCCC:OAMUX[2]; O_P:
  FLATSOFT%cc3000fpga_MSS_0/MSS_CCC_0/I_MSSCCC/OAMUX[2].
PIN cc3000fpga_MSS_0/MSS_CCC_0/I_MSSCCC/U_MSSCCC:OAMUX[1]; O_P:
  FLATSOFT%cc3000fpga_MSS_0/MSS_CCC_0/I_MSSCCC/OAMUX[1].
PIN cc3000fpga_MSS_0/MSS_CCC_0/I_MSSCCC/U_MSSCCC:OAMUX[0]; O_P:
  FLATSOFT%cc3000fpga_MSS_0/MSS_CCC_0/I_MSSCCC/OAMUX[0].
PIN cc3000fpga_MSS_0/MSS_CCC_0/I_MSSCCC/U_MSSCCC:BYPASSA; O_P:
  FLATSOFT%cc3000fpga_MSS_0/MSS_CCC_0/I_MSSCCC/BYPASSA.
PIN cc3000fpga_MSS_0/MSS_CCC_0/I_MSSCCC/U_MSSCCC:DLYGLA[4]; O_P:
  FLATSOFT%cc3000fpga_MSS_0/MSS_CCC_0/I_MSSCCC/DLYGLA[4].
PIN cc3000fpga_MSS_0/MSS_CCC_0/I_MSSCCC/U_MSSCCC:DLYGLA[3]; O_P:
  FLATSOFT%cc3000fpga_MSS_0/MSS_CCC_0/I_MSSCCC/DLYGLA[3].
PIN cc3000fpga_MSS_0/MSS_CCC_0/I_MSSCCC/U_MSSCCC:DLYGLA[2]; O_P:
  FLATSOFT%cc3000fpga_MSS_0/MSS_CCC_0/I_MSSCCC/DLYGLA[2].
PIN cc3000fpga_MSS_0/MSS_CCC_0/I_MSSCCC/U_MSSCCC:DLYGLA[1]; O_P:
  FLATSOFT%cc3000fpga_MSS_0/MSS_CCC_0/I_MSSCCC/DLYGLA[1].
PIN cc3000fpga_MSS_0/MSS_CCC_0/I_MSSCCC/U_MSSCCC:DLYGLA[0]; O_P:
  FLATSOFT%cc3000fpga_MSS_0/MSS_CCC_0/I_MSSCCC/DLYGLA[0].
PIN cc3000fpga_MSS_0/MSS_CCC_0/I_MSSCCC/U_MSSCCC:DLYGLAMSS[4]; 
  O_P:FLATSOFT%cc3000fpga_MSS_0/MSS_CCC_0/I_MSSCCC/DLYGLAMSS[4].
PIN cc3000fpga_MSS_0/MSS_CCC_0/I_MSSCCC/U_MSSCCC:DLYGLAMSS[3]; 
  O_P:FLATSOFT%cc3000fpga_MSS_0/MSS_CCC_0/I_MSSCCC/DLYGLAMSS[3].
PIN cc3000fpga_MSS_0/MSS_CCC_0/I_MSSCCC/U_MSSCCC:DLYGLAMSS[2]; 
  O_P:FLATSOFT%cc3000fpga_MSS_0/MSS_CCC_0/I_MSSCCC/DLYGLAMSS[2].
PIN cc3000fpga_MSS_0/MSS_CCC_0/I_MSSCCC/U_MSSCCC:DLYGLAMSS[1]; 
  O_P:FLATSOFT%cc3000fpga_MSS_0/MSS_CCC_0/I_MSSCCC/DLYGLAMSS[1].
PIN cc3000fpga_MSS_0/MSS_CCC_0/I_MSSCCC/U_MSSCCC:DLYGLAMSS[0]; 
  O_P:FLATSOFT%cc3000fpga_MSS_0/MSS_CCC_0/I_MSSCCC/DLYGLAMSS[0].
PIN cc3000fpga_MSS_0/MSS_CCC_0/I_MSSCCC/U_MSSCCC:DLYGLAFAB[4]; 
  O_P:FLATSOFT%cc3000fpga_MSS_0/MSS_CCC_0/I_MSSCCC/DLYGLAFAB[4].
PIN cc3000fpga_MSS_0/MSS_CCC_0/I_MSSCCC/U_MSSCCC:DLYGLAFAB[3]; 
  O_P:FLATSOFT%cc3000fpga_MSS_0/MSS_CCC_0/I_MSSCCC/DLYGLAFAB[3].
PIN cc3000fpga_MSS_0/MSS_CCC_0/I_MSSCCC/U_MSSCCC:DLYGLAFAB[2]; 
  O_P:FLATSOFT%cc3000fpga_MSS_0/MSS_CCC_0/I_MSSCCC/DLYGLAFAB[2].
PIN cc3000fpga_MSS_0/MSS_CCC_0/I_MSSCCC/U_MSSCCC:DLYGLAFAB[1]; 
  O_P:FLATSOFT%cc3000fpga_MSS_0/MSS_CCC_0/I_MSSCCC/DLYGLAFAB[1].
PIN cc3000fpga_MSS_0/MSS_CCC_0/I_MSSCCC/U_MSSCCC:DLYGLAFAB[0]; 
  O_P:FLATSOFT%cc3000fpga_MSS_0/MSS_CCC_0/I_MSSCCC/DLYGLAFAB[0].
PIN cc3000fpga_MSS_0/MSS_CCC_0/I_MSSCCC/U_MSSCCC:OBDIV[4]; O_P:
  FLATSOFT%cc3000fpga_MSS_0/MSS_CCC_0/I_MSSCCC/OBDIV[4].
PIN cc3000fpga_MSS_0/MSS_CCC_0/I_MSSCCC/U_MSSCCC:OBDIV[3]; O_P:
  FLATSOFT%cc3000fpga_MSS_0/MSS_CCC_0/I_MSSCCC/OBDIV[3].
PIN cc3000fpga_MSS_0/MSS_CCC_0/I_MSSCCC/U_MSSCCC:OBDIV[2]; O_P:
  FLATSOFT%cc3000fpga_MSS_0/MSS_CCC_0/I_MSSCCC/OBDIV[2].
PIN cc3000fpga_MSS_0/MSS_CCC_0/I_MSSCCC/U_MSSCCC:OBDIV[1]; O_P:
  FLATSOFT%cc3000fpga_MSS_0/MSS_CCC_0/I_MSSCCC/OBDIV[1].
PIN cc3000fpga_MSS_0/MSS_CCC_0/I_MSSCCC/U_MSSCCC:OBDIV[0]; O_P:
  FLATSOFT%cc3000fpga_MSS_0/MSS_CCC_0/I_MSSCCC/OBDIV[0].
PIN cc3000fpga_MSS_0/MSS_CCC_0/I_MSSCCC/U_MSSCCC:OBDIVHALF; O_P:
  FLATSOFT%cc3000fpga_MSS_0/MSS_CCC_0/I_MSSCCC/OBDIVHALF.
PIN cc3000fpga_MSS_0/MSS_CCC_0/I_MSSCCC/U_MSSCCC:OBMUX[2]; O_P:
  FLATSOFT%cc3000fpga_MSS_0/MSS_CCC_0/I_MSSCCC/OBMUX[2].
PIN cc3000fpga_MSS_0/MSS_CCC_0/I_MSSCCC/U_MSSCCC:OBMUX[1]; O_P:
  FLATSOFT%cc3000fpga_MSS_0/MSS_CCC_0/I_MSSCCC/OBMUX[1].
PIN cc3000fpga_MSS_0/MSS_CCC_0/I_MSSCCC/U_MSSCCC:OBMUX[0]; O_P:
  FLATSOFT%cc3000fpga_MSS_0/MSS_CCC_0/I_MSSCCC/OBMUX[0].
PIN cc3000fpga_MSS_0/MSS_CCC_0/I_MSSCCC/U_MSSCCC:BYPASSB; O_P:
  FLATSOFT%cc3000fpga_MSS_0/MSS_CCC_0/I_MSSCCC/BYPASSB.
PIN cc3000fpga_MSS_0/MSS_CCC_0/I_MSSCCC/U_MSSCCC:DLYGLB[4]; O_P:
  FLATSOFT%cc3000fpga_MSS_0/MSS_CCC_0/I_MSSCCC/DLYGLB[4].
PIN cc3000fpga_MSS_0/MSS_CCC_0/I_MSSCCC/U_MSSCCC:DLYGLB[3]; O_P:
  FLATSOFT%cc3000fpga_MSS_0/MSS_CCC_0/I_MSSCCC/DLYGLB[3].
PIN cc3000fpga_MSS_0/MSS_CCC_0/I_MSSCCC/U_MSSCCC:DLYGLB[2]; O_P:
  FLATSOFT%cc3000fpga_MSS_0/MSS_CCC_0/I_MSSCCC/DLYGLB[2].
PIN cc3000fpga_MSS_0/MSS_CCC_0/I_MSSCCC/U_MSSCCC:DLYGLB[1]; O_P:
  FLATSOFT%cc3000fpga_MSS_0/MSS_CCC_0/I_MSSCCC/DLYGLB[1].
PIN cc3000fpga_MSS_0/MSS_CCC_0/I_MSSCCC/U_MSSCCC:DLYGLB[0]; O_P:
  FLATSOFT%cc3000fpga_MSS_0/MSS_CCC_0/I_MSSCCC/DLYGLB[0].
PIN cc3000fpga_MSS_0/MSS_CCC_0/I_MSSCCC/U_MSSCCC:OCDIV[4]; O_P:
  FLATSOFT%cc3000fpga_MSS_0/MSS_CCC_0/I_MSSCCC/OCDIV[4].
PIN cc3000fpga_MSS_0/MSS_CCC_0/I_MSSCCC/U_MSSCCC:OCDIV[3]; O_P:
  FLATSOFT%cc3000fpga_MSS_0/MSS_CCC_0/I_MSSCCC/OCDIV[3].
PIN cc3000fpga_MSS_0/MSS_CCC_0/I_MSSCCC/U_MSSCCC:OCDIV[2]; O_P:
  FLATSOFT%cc3000fpga_MSS_0/MSS_CCC_0/I_MSSCCC/OCDIV[2].
PIN cc3000fpga_MSS_0/MSS_CCC_0/I_MSSCCC/U_MSSCCC:OCDIV[1]; O_P:
  FLATSOFT%cc3000fpga_MSS_0/MSS_CCC_0/I_MSSCCC/OCDIV[1].
PIN cc3000fpga_MSS_0/MSS_CCC_0/I_MSSCCC/U_MSSCCC:OCDIV[0]; O_P:
  FLATSOFT%cc3000fpga_MSS_0/MSS_CCC_0/I_MSSCCC/OCDIV[0].
PIN cc3000fpga_MSS_0/MSS_CCC_0/I_MSSCCC/U_MSSCCC:OCDIVHALF; O_P:
  FLATSOFT%cc3000fpga_MSS_0/MSS_CCC_0/I_MSSCCC/OCDIVHALF.
PIN cc3000fpga_MSS_0/MSS_CCC_0/I_MSSCCC/U_MSSCCC:OCMUX[2]; O_P:
  FLATSOFT%cc3000fpga_MSS_0/MSS_CCC_0/I_MSSCCC/OCMUX[2].
PIN cc3000fpga_MSS_0/MSS_CCC_0/I_MSSCCC/U_MSSCCC:OCMUX[1]; O_P:
  FLATSOFT%cc3000fpga_MSS_0/MSS_CCC_0/I_MSSCCC/OCMUX[1].
PIN cc3000fpga_MSS_0/MSS_CCC_0/I_MSSCCC/U_MSSCCC:OCMUX[0]; O_P:
  FLATSOFT%cc3000fpga_MSS_0/MSS_CCC_0/I_MSSCCC/OCMUX[0].
PIN cc3000fpga_MSS_0/MSS_CCC_0/I_MSSCCC/U_MSSCCC:BYPASSC; O_P:
  FLATSOFT%cc3000fpga_MSS_0/MSS_CCC_0/I_MSSCCC/BYPASSC.
PIN cc3000fpga_MSS_0/MSS_CCC_0/I_MSSCCC/U_MSSCCC:DLYGLC[4]; O_P:
  FLATSOFT%cc3000fpga_MSS_0/MSS_CCC_0/I_MSSCCC/DLYGLC[4].
PIN cc3000fpga_MSS_0/MSS_CCC_0/I_MSSCCC/U_MSSCCC:DLYGLC[3]; O_P:
  FLATSOFT%cc3000fpga_MSS_0/MSS_CCC_0/I_MSSCCC/DLYGLC[3].
PIN cc3000fpga_MSS_0/MSS_CCC_0/I_MSSCCC/U_MSSCCC:DLYGLC[2]; O_P:
  FLATSOFT%cc3000fpga_MSS_0/MSS_CCC_0/I_MSSCCC/DLYGLC[2].
PIN cc3000fpga_MSS_0/MSS_CCC_0/I_MSSCCC/U_MSSCCC:DLYGLC[1]; O_P:
  FLATSOFT%cc3000fpga_MSS_0/MSS_CCC_0/I_MSSCCC/DLYGLC[1].
PIN cc3000fpga_MSS_0/MSS_CCC_0/I_MSSCCC/U_MSSCCC:DLYGLC[0]; O_P:
  FLATSOFT%cc3000fpga_MSS_0/MSS_CCC_0/I_MSSCCC/DLYGLC[0].
PIN cc3000fpga_MSS_0/MSS_CCC_0/I_MSSCCC/U_MSSCCC:FINDIV[6]; O_P:
  FLATSOFT%cc3000fpga_MSS_0/MSS_CCC_0/I_MSSCCC/FINDIV[6].
PIN cc3000fpga_MSS_0/MSS_CCC_0/I_MSSCCC/U_MSSCCC:FINDIV[5]; O_P:
  FLATSOFT%cc3000fpga_MSS_0/MSS_CCC_0/I_MSSCCC/FINDIV[5].
PIN cc3000fpga_MSS_0/MSS_CCC_0/I_MSSCCC/U_MSSCCC:FINDIV[4]; O_P:
  FLATSOFT%cc3000fpga_MSS_0/MSS_CCC_0/I_MSSCCC/FINDIV[4].
PIN cc3000fpga_MSS_0/MSS_CCC_0/I_MSSCCC/U_MSSCCC:FINDIV[3]; O_P:
  FLATSOFT%cc3000fpga_MSS_0/MSS_CCC_0/I_MSSCCC/FINDIV[3].
PIN cc3000fpga_MSS_0/MSS_CCC_0/I_MSSCCC/U_MSSCCC:FINDIV[2]; O_P:
  FLATSOFT%cc3000fpga_MSS_0/MSS_CCC_0/I_MSSCCC/FINDIV[2].
PIN cc3000fpga_MSS_0/MSS_CCC_0/I_MSSCCC/U_MSSCCC:FINDIV[1]; O_P:
  FLATSOFT%cc3000fpga_MSS_0/MSS_CCC_0/I_MSSCCC/FINDIV[1].
PIN cc3000fpga_MSS_0/MSS_CCC_0/I_MSSCCC/U_MSSCCC:FINDIV[0]; O_P:
  FLATSOFT%cc3000fpga_MSS_0/MSS_CCC_0/I_MSSCCC/FINDIV[0].
PIN cc3000fpga_MSS_0/MSS_CCC_0/I_MSSCCC/U_MSSCCC:FBDIV[6]; O_P:
  FLATSOFT%cc3000fpga_MSS_0/MSS_CCC_0/I_MSSCCC/FBDIV[6].
PIN cc3000fpga_MSS_0/MSS_CCC_0/I_MSSCCC/U_MSSCCC:FBDIV[5]; O_P:
  FLATSOFT%cc3000fpga_MSS_0/MSS_CCC_0/I_MSSCCC/FBDIV[5].
PIN cc3000fpga_MSS_0/MSS_CCC_0/I_MSSCCC/U_MSSCCC:FBDIV[4]; O_P:
  FLATSOFT%cc3000fpga_MSS_0/MSS_CCC_0/I_MSSCCC/FBDIV[4].
PIN cc3000fpga_MSS_0/MSS_CCC_0/I_MSSCCC/U_MSSCCC:FBDIV[3]; O_P:
  FLATSOFT%cc3000fpga_MSS_0/MSS_CCC_0/I_MSSCCC/FBDIV[3].
PIN cc3000fpga_MSS_0/MSS_CCC_0/I_MSSCCC/U_MSSCCC:FBDIV[2]; O_P:
  FLATSOFT%cc3000fpga_MSS_0/MSS_CCC_0/I_MSSCCC/FBDIV[2].
PIN cc3000fpga_MSS_0/MSS_CCC_0/I_MSSCCC/U_MSSCCC:FBDIV[1]; O_P:
  FLATSOFT%cc3000fpga_MSS_0/MSS_CCC_0/I_MSSCCC/FBDIV[1].
PIN cc3000fpga_MSS_0/MSS_CCC_0/I_MSSCCC/U_MSSCCC:FBDIV[0]; O_P:
  FLATSOFT%cc3000fpga_MSS_0/MSS_CCC_0/I_MSSCCC/FBDIV[0].
PIN cc3000fpga_MSS_0/MSS_CCC_0/I_MSSCCC/U_MSSCCC:FBDLY[4]; O_P:
  FLATSOFT%cc3000fpga_MSS_0/MSS_CCC_0/I_MSSCCC/FBDLY[4].
PIN cc3000fpga_MSS_0/MSS_CCC_0/I_MSSCCC/U_MSSCCC:FBDLY[3]; O_P:
  FLATSOFT%cc3000fpga_MSS_0/MSS_CCC_0/I_MSSCCC/FBDLY[3].
PIN cc3000fpga_MSS_0/MSS_CCC_0/I_MSSCCC/U_MSSCCC:FBDLY[2]; O_P:
  FLATSOFT%cc3000fpga_MSS_0/MSS_CCC_0/I_MSSCCC/FBDLY[2].
PIN cc3000fpga_MSS_0/MSS_CCC_0/I_MSSCCC/U_MSSCCC:FBDLY[1]; O_P:
  FLATSOFT%cc3000fpga_MSS_0/MSS_CCC_0/I_MSSCCC/FBDLY[1].
PIN cc3000fpga_MSS_0/MSS_CCC_0/I_MSSCCC/U_MSSCCC:FBDLY[0]; O_P:
  FLATSOFT%cc3000fpga_MSS_0/MSS_CCC_0/I_MSSCCC/FBDLY[0].
PIN cc3000fpga_MSS_0/MSS_CCC_0/I_MSSCCC/U_MSSCCC:FBSEL[1]; O_P:
  FLATSOFT%cc3000fpga_MSS_0/MSS_CCC_0/I_MSSCCC/FBSEL[1].
PIN cc3000fpga_MSS_0/MSS_CCC_0/I_MSSCCC/U_MSSCCC:FBSEL[0]; O_P:
  FLATSOFT%cc3000fpga_MSS_0/MSS_CCC_0/I_MSSCCC/FBSEL[0].
PIN cc3000fpga_MSS_0/MSS_CCC_0/I_MSSCCC/U_MSSCCC:XDLYSEL; O_P:
  FLATSOFT%cc3000fpga_MSS_0/MSS_CCC_0/I_MSSCCC/XDLYSEL.
PIN cc3000fpga_MSS_0/MSS_CCC_0/I_MSSCCC/U_MSSCCC:GLMUXSEL[1]; O_P:
  FLATSOFT%cc3000fpga_MSS_0/MSS_CCC_0/I_MSSCCC/GLMUXSEL[1].
PIN cc3000fpga_MSS_0/MSS_CCC_0/I_MSSCCC/U_MSSCCC:GLMUXSEL[0]; O_P:
  FLATSOFT%cc3000fpga_MSS_0/MSS_CCC_0/I_MSSCCC/GLMUXSEL[0].
PIN cc3000fpga_MSS_0/MSS_CCC_0/I_MSSCCC/U_MSSCCC:GLMUXCFG[1]; O_P:
  FLATSOFT%cc3000fpga_MSS_0/MSS_CCC_0/I_MSSCCC/GLMUXCFG[1].
PIN cc3000fpga_MSS_0/MSS_CCC_0/I_MSSCCC/U_MSSCCC:GLMUXCFG[0]; O_P:
  FLATSOFT%cc3000fpga_MSS_0/MSS_CCC_0/I_MSSCCC/GLMUXCFG[0].
USE ADLIB:XA1C; Timer_2/timer_0/compareReg_RNI431N[24].
USE ADLIB:NOR2B; Timer_4/timer_0/counterReg_RNIVLE[28].
USE ADLIB:XOR2; Timer_1/timer_0/compareReg_RNI3NKL[20].
USE ADLIB:NOR2B; Timer_4/timer_0/bus_read_data_RNO_2[27].
USE ADLIB:NOR2B; Timer_4/timer_0/compareReg_RNO[24].
USE ADLIB:XOR2; Timer_4/timer_0/overflowReg_RNI2D82[18].
USE ADLIB:XOR2; Timer_2/timer_0/overflowReg_RNI6T7N[0].
USE ADLIB:DFN1E1; Timer_1/timer_0/counterReg[26].
USE ADLIB:DFN1; Timer_2/timer_0/compareReg[17].
USE ADLIB:NOR2B; Timer_3/timer_0/bus_read_data_RNO_3[11].
USE ADLIB:MX2; Timer_2/timer_0/overflowReg_RNO_0[7].
USE ADLIB:DFN1; Timer_4/timer_0/overflowReg[28].
USE ADLIB:AX1C; Timer_4/timer_0/counterReg_RNO_0[10].
USE ADLIB:MSS_IF; cc3000fpga_MSS_0/MSS_ADLIB_INST/U_59; ACT_PKG:
  fg484, ACT_DIE:IP4X3M1, ACT_FCLK:100000000, ACT_CONFIG:0, 
  PRESERVE, CLS_ID:3%HARD%DSS%59%0, CLS_NAME:
  cc3000fpga_MSS_0/MSS_ADLIB_INST.
USE ADLIB:DFN1; Timer_2/timer_0/overflowReg[29].
USE ADLIB:NOR2B; Timer_4/timer_0/compareReg_RNO[9].
USE ADLIB:NOR3; Timer_2/timer_0/timer_interrupt_RNO_2.
USE ADLIB:XA1A; Timer_3/timer_0/timer_interrupt_1_sqmuxa_0_a6_0_4.
PIN Timer_3/timer_0/timer_interrupt_1_sqmuxa_0_a6_0_4:A; O_P:
  LCOM%Timer_3/timer_0/un1_compareReg_1_0_x2/A.
PIN Timer_3/timer_0/timer_interrupt_1_sqmuxa_0_a6_0_4:B; O_P:
  LCOM%Timer_3/timer_0/un1_compareReg_1_0_x2/B.
PIN Timer_3/timer_0/timer_interrupt_1_sqmuxa_0_a6_0_4:C; O_P:
  LCOM%Timer_3/timer_0/timer_interrupt_1_sqmuxa_0_a6_0_4/B.
USE ADLIB:NOR3A; Timer_1/timer_0/interrupt_status_RNO_2[0].
USE ADLIB:NOR2B; Timer_4/timer_0/bus_read_data_RNO_1[10].
USE ADLIB:AO1; Timer_3/timer_0/bus_read_data_RNO[6].
USE ADLIB:OA1C; Timer_2/timer_0/counterReg_RNO_0[8].
USE ADLIB:OR3; Timer_2/timer_0/bus_read_data_RNO_0[7].
USE ADLIB:NOR2B; Timer_1/timer_0/bus_read_data_RNO_1[17].
USE ADLIB:XA1B; Timer_3/timer_0/counterReg_RNO[12].
USE ADLIB:DFN1E0; Timer_2/timer_0/bus_read_data[18].
USE ADLIB:MSS_IF; cc3000fpga_MSS_0/MSS_ADLIB_INST/U_45; ACT_PKG:
  fg484, ACT_DIE:IP4X3M1, ACT_FCLK:100000000, ACT_CONFIG:0, 
  PRESERVE, CLS_ID:3%HARD%DSS%45%0, CLS_NAME:
  cc3000fpga_MSS_0/MSS_ADLIB_INST.
PIN cc3000fpga_MSS_0/MSS_ADLIB_INST/U_45:PIN4; O_P:
  FLATSOFT%cc3000fpga_MSS_0/MSS_ADLIB_INST/FABPADDR[25].
PIN cc3000fpga_MSS_0/MSS_ADLIB_INST/U_45:PIN5; O_P:
  FLATSOFT%cc3000fpga_MSS_0/MSS_ADLIB_INST/FABPADDR[24].
PIN cc3000fpga_MSS_0/MSS_ADLIB_INST/U_45:PIN6; O_P:
  FLATSOFT%cc3000fpga_MSS_0/MSS_ADLIB_INST/FABPADDR[26].
PIN cc3000fpga_MSS_0/MSS_ADLIB_INST/U_45:PIN1; O_P:
  FLATSOFT%cc3000fpga_MSS_0/MSS_ADLIB_INST/MSSINT[2].
PIN cc3000fpga_MSS_0/MSS_ADLIB_INST/U_45:PIN2; O_P:
  FLATSOFT%cc3000fpga_MSS_0/MSS_ADLIB_INST/MSSINT[3].
PIN cc3000fpga_MSS_0/MSS_ADLIB_INST/U_45:PIN3; O_P:
  FLATSOFT%cc3000fpga_MSS_0/MSS_ADLIB_INST/MSSINT[4].
USE ADLIB:NOR2B; Timer_4/timer_0/overflowReg_RNO[14].
USE ADLIB:DFN1E0; Timer_4/timer_0/bus_read_data[21].
USE ADLIB:XO1; Timer_3/timer_0/overflowReg_RNIA62K[1].
USE ADLIB:AO1; Timer_3/timer_0/bus_read_data_RNO[13].
USE ADLIB:NOR2B; Timer_4/timer_0/bus_read_data_RNO_2[13].
USE ADLIB:MX2; Timer_1/timer_0/compareReg_RNO_0[28].
USE ADLIB:DFN1; Timer_3/timer_0/overflowReg[24].
USE ADLIB:MX2; Timer_1/timer_0/compareReg_RNO_0[3].
USE ADLIB:NOR2B; Timer_3/timer_0/bus_read_data_RNO_2[4].
USE ADLIB:DFN1; Timer_4/timer_0/controlReg[21].
USE ADLIB:MX2; Timer_1/timer_0/overflowReg_RNO_0[29].
USE ADLIB:DFN1E1; Timer_1/timer_0/counterReg[6].
USE ADLIB:XOR2; Timer_3/timer_0/compareReg_RNIDM4J[10].
USE ADLIB:NOR3C; Timer_1/timer_0/compareReg_RNI69QF4[24].
USE ADLIB:XOR2; Timer_2/timer_0/overflowReg_RNIAA4F[26].
USE ADLIB:MSS_IF; cc3000fpga_MSS_0/MSS_ADLIB_INST/U_64; ACT_PKG:
  fg484, ACT_DIE:IP4X3M1, ACT_FCLK:100000000, ACT_CONFIG:0, 
  PRESERVE, CLS_ID:3%HARD%DSS%64%0, CLS_NAME:
  cc3000fpga_MSS_0/MSS_ADLIB_INST.
PIN cc3000fpga_MSS_0/MSS_ADLIB_INST/U_64:PIN4; O_P:
  FLATSOFT%cc3000fpga_MSS_0/MSS_ADLIB_INST/LVTTL4EN.
PIN cc3000fpga_MSS_0/MSS_ADLIB_INST/U_64:PIN5; O_P:
  FLATSOFT%cc3000fpga_MSS_0/MSS_ADLIB_INST/LVTTL3EN.
PIN cc3000fpga_MSS_0/MSS_ADLIB_INST/U_64:PIN6; O_P:
  FLATSOFT%cc3000fpga_MSS_0/MSS_ADLIB_INST/LVTTL5EN.
PIN cc3000fpga_MSS_0/MSS_ADLIB_INST/U_64:PIN1; O_P:
  FLATSOFT%cc3000fpga_MSS_0/MSS_ADLIB_INST/LVTTL3.
PIN cc3000fpga_MSS_0/MSS_ADLIB_INST/U_64:PIN2; O_P:
  FLATSOFT%cc3000fpga_MSS_0/MSS_ADLIB_INST/LVTTL4.
PIN cc3000fpga_MSS_0/MSS_ADLIB_INST/U_64:PIN3; O_P:
  FLATSOFT%cc3000fpga_MSS_0/MSS_ADLIB_INST/LVTTL5.
USE ADLIB:MX2; Timer_4/timer_0/controlReg_RNO_0[3].
USE ADLIB:DFN1; Timer_2/timer_0/overflowReg[26].
USE ADLIB:MSS_IF; cc3000fpga_MSS_0/MSS_ADLIB_INST/U_87; ACT_PKG:
  fg484, ACT_DIE:IP4X3M1, ACT_FCLK:100000000, ACT_CONFIG:0, 
  PRESERVE, CLS_ID:3%HARD%DSS%87%0, CLS_NAME:
  cc3000fpga_MSS_0/MSS_ADLIB_INST.
PIN cc3000fpga_MSS_0/MSS_ADLIB_INST/U_87:PIN4; O_P:
  FLATSOFT%cc3000fpga_MSS_0/MSS_ADLIB_INST/FABPWDATA[20].
PIN cc3000fpga_MSS_0/MSS_ADLIB_INST/U_87:PIN5; O_P:
  FLATSOFT%cc3000fpga_MSS_0/MSS_ADLIB_INST/FABPWDATA[19].
PIN cc3000fpga_MSS_0/MSS_ADLIB_INST/U_87:PIN6; O_P:
  FLATSOFT%cc3000fpga_MSS_0/MSS_ADLIB_INST/FABPWDATA[21].
PIN cc3000fpga_MSS_0/MSS_ADLIB_INST/U_87:PIN1; O_P:
  FLATSOFT%cc3000fpga_MSS_0/MSS_ADLIB_INST/FABPRDATA[19].
PIN cc3000fpga_MSS_0/MSS_ADLIB_INST/U_87:PIN2; O_P:
  FLATSOFT%cc3000fpga_MSS_0/MSS_ADLIB_INST/FABPRDATA[20].
PIN cc3000fpga_MSS_0/MSS_ADLIB_INST/U_87:PIN3; O_P:
  FLATSOFT%cc3000fpga_MSS_0/MSS_ADLIB_INST/FABPRDATA[21].
USE ADLIB:DFN1; Timer_1/timer_0/compareReg[19].
USE ADLIB:MX2; Timer_2/timer_0/compareReg_RNO_0[27].
USE ADLIB:MX2; Timer_3/timer_0/overflowReg_RNO_0[19].
USE ADLIB:DFN1; Timer_2/timer_0/controlReg[17].
USE ADLIB:MX2; Timer_2/timer_0/controlReg_RNO_0[13].
USE ADLIB:NOR2B; Timer_2/timer_0/overflowReg_RNO[1].
USE ADLIB:OA1; Timer_1/timer_0/un1_fabint8_0_a2.
USE ADLIB:MX2; Timer_1/timer_0/controlReg_RNO_0[12].
USE ADLIB:NOR2B; Timer_1/timer_0/bus_read_data_RNO_2[23].
USE ADLIB:NOR2B; CoreAPB3_0/CAPB3lOII/PRDATA_0_0_a5[9].
USE ADLIB:DFN1E0; Timer_3/timer_0/bus_read_data[19].
USE ADLIB:MX2; Timer_1/timer_0/overflowReg_RNO_0[9].
USE ADLIB:NOR2B; Timer_1/timer_0/controlReg_RNO[24].
USE ADLIB:DFN1E1; Timer_2/timer_0/counterReg[31].
USE ADLIB:AX1; Timer_4/timer_0/counterReg_RNO_0[17].
USE ADLIB:NOR2B; CoreAPB3_0/CAPB3lOII/PRDATA_0_a5[23].
USE ADLIB:DFN1; Timer_2/timer_0/overflowReg[15].
USE ADLIB:NOR2B; Timer_2/timer_0/controlReg_RNO[6].
USE ADLIB:NOR2B; Timer_1/timer_0/bus_read_data_RNO_3[28].
USE ADLIB:AND2; Timer_3/timer_0/bus_read_data_10_iv_0_a6_1[1].
USE ADLIB:DFN1; Timer_4/timer_0/compareReg[5].
USE ADLIB:NOR2B; Timer_2/timer_0/controlReg_RNO[2].
USE ADLIB:DFN1; Timer_3/timer_0/overflowReg[29].
USE ADLIB:DFN1; Timer_3/timer_0/controlReg[5].
USE ADLIB:MX2; Timer_1/timer_0/compareReg_RNO_0[9].
USE ADLIB:OR2A; Timer_1/timer_0/un1_fabint8_0.
USE ADLIB:XOR2; Timer_1/timer_0/overflowReg_RNIQTFK[5].
USE ADLIB:NOR2B; Timer_4/timer_0/controlReg_RNO[30].
USE ADLIB:NOR2B; Timer_3/timer_0/controlReg_RNO[15].
USE ADLIB:NOR3C; Timer_2/timer_0/counterReg_RNIS1VR[11].
USE ADLIB:OR3; Timer_1/timer_0/bus_read_data_RNO_0[19].
USE ADLIB:NOR2B; Timer_2/timer_0/counterReg_RNIV63I7_0[25].
USE ADLIB:XOR2; Timer_1/timer_0/overflowReg_RNIMLFK[3].
USE ADLIB:NOR2B; Timer_4/timer_0/bus_read_data_RNO_1[22].
USE ADLIB:NOR2B; CoreAPB3_0/CAPB3lOII/PRDATA_0_0_a5[10].
USE ADLIB:XOR2; Timer_4/timer_0/compareReg_RNI5R58[2].
USE ADLIB:DFN1E1; Timer_3/timer_0/counterReg[12].
USE ADLIB:MSS_IF; cc3000fpga_MSS_0/MSS_ADLIB_INST/U_8; ACT_PKG:
  fg484, ACT_DIE:IP4X3M1, ACT_FCLK:100000000, ACT_CONFIG:0, 
  PRESERVE, CLS_ID:3%HARD%DSS%8%0, CLS_NAME:
  cc3000fpga_MSS_0/MSS_ADLIB_INST.
PIN cc3000fpga_MSS_0/MSS_ADLIB_INST/U_8:PIN4; O_P:
  FLATSOFT%cc3000fpga_MSS_0/MSS_ADLIB_INST/UART0DCDn.
PIN cc3000fpga_MSS_0/MSS_ADLIB_INST/U_8:PIN5; O_P:
  FLATSOFT%cc3000fpga_MSS_0/MSS_ADLIB_INST/UART0RIn.
PIN cc3000fpga_MSS_0/MSS_ADLIB_INST/U_8:PIN6; O_P:
  FLATSOFT%cc3000fpga_MSS_0/MSS_ADLIB_INST/UART1CTSn.
PIN cc3000fpga_MSS_0/MSS_ADLIB_INST/U_8:PIN1; O_P:
  FLATSOFT%cc3000fpga_MSS_0/MSS_ADLIB_INST/SPI0SSO[3].
PIN cc3000fpga_MSS_0/MSS_ADLIB_INST/U_8:PIN2; O_P:
  FLATSOFT%cc3000fpga_MSS_0/MSS_ADLIB_INST/UART0RTSn.
PIN cc3000fpga_MSS_0/MSS_ADLIB_INST/U_8:PIN3; O_P:
  FLATSOFT%cc3000fpga_MSS_0/MSS_ADLIB_INST/UART0DTRn.
USE ADLIB:NOR2B; Timer_2/timer_0/bus_read_data_RNO_3[5].
USE ADLIB:AO1; Timer_2/timer_0/bus_read_data_RNO_2[25].
USE ADLIB:MX2; Timer_4/timer_0/compareReg_RNO_0[16].
USE ADLIB:XOR2; Timer_3/timer_0/overflowReg_RNIEL1A[9].
USE ADLIB:NOR2B; CoreAPB3_0/CAPB3lOII/PRDATA_0_a5[5].
USE ADLIB:XOR2; Timer_4/timer_0/compareReg_RNI7MS9[30].
USE ADLIB:NOR3A; Timer_3/timer_0/reset_interrupt_1_sqmuxa_0_a6_1.
USE ADLIB:NOR3C; CoreAPB3_0/CAPB3lOII/PRDATA_0_a5_2[16].
USE ADLIB:OR3; Timer_1/timer_0/overflowReg_RNI8MS67[12].
USE ADLIB:AO1; Timer_3/timer_0/bus_read_data_RNO_2[0].
USE ADLIB:MX2; Timer_2/timer_0/controlReg_RNO_0[0].
USE ADLIB:NOR2B; Timer_2/timer_0/compareReg_RNO[25].
USE ADLIB:DFN1; Timer_2/timer_0/controlReg[27].
USE ADLIB:DFN1E0; Timer_2/timer_0/bus_read_data[30].
USE ADLIB:OR3A; Timer_3/timer_0/counterReg_RNO_0[22].
USE ADLIB:NOR2B; Timer_3/timer_0/controlReg_RNO[18].
USE ADLIB:NOR2B; Timer_3/timer_0/compareReg_RNO[3].
USE ADLIB:DFN1E1; Timer_4/timer_0/counterReg[4].
USE ADLIB:DFN1; Timer_3/timer_0/overflowReg[30].
USE ADLIB:XA1C; Timer_2/timer_0/counterReg_RNO[13].
USE ADLIB:NOR2B; Timer_1/timer_0/bus_read_data_RNO_0[31].
USE ADLIB:AO1; CoreAPB3_0/CAPB3lOII/PRDATA_0_0[7].
USE ADLIB:XA1C; Timer_2/timer_0/counterReg_RNO[24].
USE ADLIB:DFN1E1; Timer_4/timer_0/counterReg[9].
USE ADLIB:MX2; Timer_3/timer_0/controlReg_RNO_0[7].
USE ADLIB:OR3; Timer_2/timer_0/bus_read_data_RNO_0[10].
USE ADLIB:DFN1; Timer_3/timer_0/overflowReg[26].
USE ADLIB:NOR2B; Timer_3/timer_0/bus_read_data_RNO_0[24].
USE ADLIB:NOR2B; Timer_2/timer_0/counterReg_RNIQGGI[10].
USE ADLIB:DFN1; Timer_2/timer_0/compareReg[31].
USE ADLIB:DFN1; Timer_4/timer_0/overflowReg[2].
USE ADLIB:NOR2B; Timer_3/timer_0/controlReg_RNO[22].
USE ADLIB:XOR2; Timer_3/timer_0/overflowReg_RNIAD1A[7].
USE ADLIB:MX2; Timer_3/timer_0/overflowReg_RNO_0[30].
USE ADLIB:NOR2B; Timer_4/timer_0/bus_read_data_RNO_2[2].
USE ADLIB:NOR2B; Timer_4/timer_0/bus_read_data_RNO_1[9].
USE ADLIB:NOR2B; Timer_3/timer_0/bus_read_data_RNO_2[17].
USE ADLIB:NOR2B; Timer_3/timer_0/compareReg_RNO[11].
USE ADLIB:NOR2B; Timer_3/timer_0/bus_read_data_RNO_1[19].
USE ADLIB:DFN1E1; Timer_4/timer_0/counterReg[3].
USE ADLIB:NOR2B; Timer_2/timer_0/bus_read_data_RNO_1[1].
USE ADLIB:MSS_IF; cc3000fpga_MSS_0/MSS_ADLIB_INST/U_78; ACT_PKG:
  fg484, ACT_DIE:IP4X3M1, ACT_FCLK:100000000, ACT_CONFIG:0, 
  PRESERVE, CLS_ID:3%HARD%DSS%78%0, CLS_NAME:
  cc3000fpga_MSS_0/MSS_ADLIB_INST.
PIN cc3000fpga_MSS_0/MSS_ADLIB_INST/U_78:PIN1; O_P:
  FLATSOFT%cc3000fpga_MSS_0/MSS_ADLIB_INST/ACEFLAGS[8].
PIN cc3000fpga_MSS_0/MSS_ADLIB_INST/U_78:PIN2; O_P:
  FLATSOFT%cc3000fpga_MSS_0/MSS_ADLIB_INST/ACEFLAGS[9].
PIN cc3000fpga_MSS_0/MSS_ADLIB_INST/U_78:PIN3; O_P:
  FLATSOFT%cc3000fpga_MSS_0/MSS_ADLIB_INST/ACEFLAGS[10].
USE ADLIB:OR2B; Timer_1/timer_0/controlReg_1_sqmuxa_i.
USE ADLIB:XA1C; Timer_4/timer_0/counterReg_RNO[29].
USE ADLIB:DFN1E0; Timer_4/timer_0/bus_read_data[1].
USE ADLIB:OR2A; Timer_1/timer_0/overflowReset_RNIHCL5G_0.
USE ADLIB:XO1; Timer_1/timer_0/overflowReg_RNIINV81[1].
PIN Timer_1/timer_0/overflowReg_RNIINV81[1]:A; O_P:
  LCOM%Timer_1/timer_0/overflowReg_RNIIDFK[1]/A.
PIN Timer_1/timer_0/overflowReg_RNIINV81[1]:B; O_P:
  LCOM%Timer_1/timer_0/overflowReg_RNIIDFK[1]/B.
PIN Timer_1/timer_0/overflowReg_RNIINV81[1]:C; O_P:
  LCOM%Timer_1/timer_0/overflowReg_RNIINV81[1]/B.
USE ADLIB:OR3; Timer_4/timer_0/bus_read_data_RNO[31].
USE ADLIB:NOR2B; Timer_3/timer_0/bus_read_data_RNO_1[3].
USE ADLIB:AO1; CoreAPB3_0/CAPB3lOII/PRDATA_0_0_0[31].
USE ADLIB:XA1C; Timer_1/timer_0/compareReg_RNIORF11[24].
USE ADLIB:NOR3C; Timer_1/timer_0/overflowReset_RNO_0.
USE ADLIB:DFN1E0; Timer_3/timer_0/bus_read_data[15].
USE ADLIB:XA1C; Timer_4/timer_0/compareReg_RNIOKRJ[15].
USE ADLIB:NOR2B; Timer_3/timer_0/bus_read_data_RNO_3[8].
USE ADLIB:DFN1E0; Timer_1/timer_0/bus_read_data[3].
USE ADLIB:MX2; Timer_4/timer_0/compareReg_RNO_0[6].
USE ADLIB:OR3; Timer_3/timer_0/bus_read_data_RNO_0[9].
USE ADLIB:NOR2B; Timer_4/timer_0/controlReg_RNO[20].
USE ADLIB:NOR2B; Timer_1/timer_0/bus_read_data_RNO_3[1].
USE ADLIB:MX2; Timer_1/timer_0/controlReg_RNO_0[8].
USE ADLIB:MX2; Timer_1/timer_0/compareReg_RNO_0[1].
USE ADLIB:NOR2B; Timer_4/timer_0/controlReg_RNO[24].
USE ADLIB:NOR2B; CoreAPB3_0/CAPB3lOII/PRDATA_0_a5[1].
USE ADLIB:DFN1; Timer_4/timer_0/compareReg[12].
USE ADLIB:NOR2B; Timer_4/timer_0/controlReg_RNO[8].
USE ADLIB:AX1C; Timer_2/timer_0/counterReg_RNO_0[10].
USE ADLIB:NOR2B; Timer_1/timer_0/counterReg_RNICSRC3[11].
USE ADLIB:NOR2B; Timer_1/timer_0/bus_read_data_RNO_2[6].
USE ADLIB:OR2B; Timer_3/timer_0/controlReg_1_sqmuxa_i_0.
USE ADLIB:NOR2B; Timer_3/timer_0/bus_read_data_RNO_3[28].
USE ADLIB:MX2; Timer_1/timer_0/overflowReg_RNO_0[28].
USE ADLIB:NOR2B; CoreAPB3_0/CAPB3lOII/PRDATA_0_a5[7].
USE ADLIB:OR3; Timer_1/timer_0/bus_read_data_RNO_0[11].
USE ADLIB:XA1C; Timer_3/timer_0/counterReg_RNO[20].
USE ADLIB:DFN1; Timer_3/timer_0/compareReg[31].
USE ADLIB:NOR2B; Timer_4/timer_0/overflowReg_RNO[29].
USE ADLIB:NOR3A; Timer_4/timer_0/compareReg_RNIK9N71[21].
USE ADLIB:MX2; Timer_3/timer_0/overflowReg_RNO_0[21].
USE ADLIB:XOR2; Timer_2/timer_0/compareReg_RNI9VEC[19].
USE ADLIB:MX2; Timer_4/timer_0/compareReg_RNO_0[31].
USE ADLIB:NOR2B; Timer_2/timer_0/bus_read_data_RNO_1[24].
USE ADLIB:NOR2B; Timer_3/timer_0/interrupt_status_RNO[1].
USE ADLIB:IOPAD_IN; cc3000fpga_MSS_0/MSS_UART_1_RXD/U0; ORIGNAME:
  cc3000fpga_MSS_0/MSS_UART_1_RXD, ACT_PIN:W22, ACT_CONFIG:0, 
  IO_IS_DSS, PRESERVE, CLS_ID:17%HARD%IO%0%0, CLS_NAME:
  cc3000fpga_MSS_0/MSS_UART_1_RXD.
PIN cc3000fpga_MSS_0/MSS_UART_1_RXD/U0:PAD; O_P:
  FLATSOFT%cc3000fpga_MSS_0/MSS_UART_1_RXD/PAD.
PIN cc3000fpga_MSS_0/MSS_UART_1_RXD/U0:Y; O_P:
  FLATSOFT%cc3000fpga_MSS_0/MSS_UART_1_RXD/Y.
USE ADLIB:MSS_IF; cc3000fpga_MSS_0/MSS_ADLIB_INST/U_41; ACT_PKG:
  fg484, ACT_DIE:IP4X3M1, ACT_FCLK:100000000, ACT_CONFIG:0, 
  PRESERVE, CLS_ID:3%HARD%DSS%41%0, CLS_NAME:
  cc3000fpga_MSS_0/MSS_ADLIB_INST.
PIN cc3000fpga_MSS_0/MSS_ADLIB_INST/U_41:PIN4; O_P:
  FLATSOFT%cc3000fpga_MSS_0/MSS_ADLIB_INST/MSSPRDATA[14].
PIN cc3000fpga_MSS_0/MSS_ADLIB_INST/U_41:PIN5; O_P:
  FLATSOFT%cc3000fpga_MSS_0/MSS_ADLIB_INST/MSSPRDATA[13].
PIN cc3000fpga_MSS_0/MSS_ADLIB_INST/U_41:PIN6; O_P:
  FLATSOFT%cc3000fpga_MSS_0/MSS_ADLIB_INST/MSSPRDATA[15].
PIN cc3000fpga_MSS_0/MSS_ADLIB_INST/U_41:PIN1; O_P:
  FLATSOFT%cc3000fpga_MSS_0/MSS_ADLIB_INST/MSSPWDATA[13].
PIN cc3000fpga_MSS_0/MSS_ADLIB_INST/U_41:PIN2; O_P:
  FLATSOFT%cc3000fpga_MSS_0/MSS_ADLIB_INST/MSSPWDATA[14].
PIN cc3000fpga_MSS_0/MSS_ADLIB_INST/U_41:PIN3; O_P:
  FLATSOFT%cc3000fpga_MSS_0/MSS_ADLIB_INST/MSSPWDATA[15].
USE ADLIB:MX2; Timer_1/timer_0/overflowReg_RNO_0[12].
USE ADLIB:DFN1; Timer_1/timer_0/overflowReg[30].
USE ADLIB:MX2; Timer_2/timer_0/overflowReg_RNO_0[4].
USE ADLIB:NOR2A; Timer_1/BUS_READ_EN_0_a5_0_a5.
USE ADLIB:NOR2B; Timer_2/timer_0/bus_read_data_RNO_1[12].
USE ADLIB:NOR2B; Timer_1/timer_0/bus_read_data_RNO_3[23].
USE ADLIB:MX2; Timer_3/timer_0/overflowReg_RNO_0[18].
USE ADLIB:NOR2B; Timer_3/timer_0/bus_read_data_RNO_0[8].
USE ADLIB:NOR2B; Timer_2/timer_0/controlReg_RNO[7].
USE ADLIB:NOR2B; Timer_1/timer_0/overflowReg_RNO[29].
USE ADLIB:OR3; CoreAPB3_0/CAPB3lOII/PRDATA_0_0[28].
USE ADLIB:XOR2; Timer_1/timer_0/overflowReg_RNIG9FK[0].
USE ADLIB:DFN1E1; Timer_3/timer_0/counterReg[25].
USE ADLIB:NOR2B; Timer_2/timer_0/overflowReset_RNI6L0D.
USE ADLIB:DFN1E1; Timer_3/timer_0/counterReg[2].
USE ADLIB:NOR2B; Timer_2/timer_0/overflowReset_0_sqmuxa_0_a2_0.
USE ADLIB:OR3; Timer_4/timer_0/bus_read_data_RNO[0].
USE ADLIB:MX2; Timer_2/timer_0/overflowReg_RNO_0[2].
USE ADLIB:DFN1E0; Timer_3/timer_0/bus_read_data[11].
USE ADLIB:NOR2B; Timer_3/timer_0/compareReg_RNO[25].
USE ADLIB:XO1; Timer_4/timer_0/overflowReg_RNIST1F[7].
USE ADLIB:DFN1; Timer_1/timer_0/compareReg[9].
USE ADLIB:NOR2B; Timer_2/timer_0/bus_read_data_RNO_1[30].
USE ADLIB:OR3C; Timer_3/timer_0/counterReg_RNO_0[20].
USE ADLIB:NOR2B; Timer_2/timer_0/bus_read_data_RNO_1[6].
USE ADLIB:NOR2B; Timer_1/timer_0/overflowReg_RNO[15].
USE ADLIB:DFN1; Timer_3/timer_0/controlReg[7].
USE ADLIB:NOR2B; Timer_4/timer_0/bus_read_data_RNO_1[4].
USE ADLIB:MX2; Timer_4/timer_0/compareReg_RNO_0[28].
USE ADLIB:NOR2B; Timer_3/timer_0/bus_read_data_RNO_1[11].
USE ADLIB:DFN1; Timer_1/timer_0/interrupt_status[1].
USE ADLIB:NOR2B; Timer_2/timer_0/bus_read_data_RNO_2[4].
USE ADLIB:NOR2; Timer_3/timer_0/counterReg_RNO[0].
USE ADLIB:XOR2; Timer_3/timer_0/overflowReg_RNIODMG[27].
USE ADLIB:MX2; Timer_4/timer_0/controlReg_RNO_0[26].
USE ADLIB:OR2A; Timer_1/timer_0/counterReg_RNO_0[11].
USE ADLIB:NOR2A; Timer_2/timer_0/counterReg_RNO[15].
USE ADLIB:NOR2B; Timer_4/timer_0/compareReg_RNO[10].
USE ADLIB:AO1; Timer_4/timer_0/bus_read_data_RNO[26].
USE ADLIB:MX2; Timer_2/timer_0/controlReg_RNO_0[6].
USE ADLIB:NOR3A; Timer_2/timer_0/compareReg_RNIKD1E1[1].
USE ADLIB:NOR2B; Timer_1/timer_0/overflowReg_RNO[9].
USE ADLIB:NOR2B; Timer_2/timer_0/overflowReg_RNO[30].
USE ADLIB:DFN1; Timer_2/timer_0/compareReg[15].
USE ADLIB:XOR2; Timer_2/timer_0/overflowReg_RNI0M3F[21].
USE ADLIB:MSS_IF; cc3000fpga_MSS_0/MSS_ADLIB_INST/U_57; ACT_PKG:
  fg484, ACT_DIE:IP4X3M1, ACT_FCLK:100000000, ACT_CONFIG:0, 
  PRESERVE, CLS_ID:3%HARD%DSS%57%0, CLS_NAME:
  cc3000fpga_MSS_0/MSS_ADLIB_INST.
PIN cc3000fpga_MSS_0/MSS_ADLIB_INST/U_57:PIN4; O_P:
  FLATSOFT%cc3000fpga_MSS_0/MSS_ADLIB_INST/MSSPRDATA[29].
PIN cc3000fpga_MSS_0/MSS_ADLIB_INST/U_57:PIN5; O_P:
  FLATSOFT%cc3000fpga_MSS_0/MSS_ADLIB_INST/MSSPRDATA[28].
PIN cc3000fpga_MSS_0/MSS_ADLIB_INST/U_57:PIN6; O_P:
  FLATSOFT%cc3000fpga_MSS_0/MSS_ADLIB_INST/MSSPRDATA[30].
PIN cc3000fpga_MSS_0/MSS_ADLIB_INST/U_57:PIN1; O_P:
  FLATSOFT%cc3000fpga_MSS_0/MSS_ADLIB_INST/MSSPWDATA[28].
PIN cc3000fpga_MSS_0/MSS_ADLIB_INST/U_57:PIN2; O_P:
  FLATSOFT%cc3000fpga_MSS_0/MSS_ADLIB_INST/MSSPWDATA[29].
PIN cc3000fpga_MSS_0/MSS_ADLIB_INST/U_57:PIN3; O_P:
  FLATSOFT%cc3000fpga_MSS_0/MSS_ADLIB_INST/MSSPWDATA[30].
USE ADLIB:OR3; Timer_4/timer_0/bus_read_data_RNO_0[22].
USE ADLIB:NOR2B; Timer_3/timer_0/controlReg_RNO[16].
USE ADLIB:XA1B; Timer_4/timer_0/counterReg_RNO[26].
USE ADLIB:NOR2B; Timer_4/timer_0/bus_read_data_RNO_1[25].
USE ADLIB:MX2; Timer_2/timer_0/controlReg_RNO_0[20].
USE ADLIB:AO1; Timer_1/timer_0/bus_read_data_RNO[26].
USE ADLIB:DFN1E0; Timer_3/timer_0/bus_read_data[27].
USE ADLIB:NOR2B; Timer_2/timer_0/controlReg_RNO[16].
USE ADLIB:OR3; Timer_3/timer_0/bus_read_data_RNO_0[28].
USE ADLIB:NOR2A; Timer_2/timer_0/counterReg_RNO[12].
USE ADLIB:XA1C; Timer_3/timer_0/counterReg_RNO[27].
USE ADLIB:XA1B; Timer_1/timer_0/counterReg_RNO[1].
USE ADLIB:AO1; Timer_1/timer_0/bus_read_data_RNO[18].
USE ADLIB:NOR2B; Timer_4/timer_0/bus_read_data_RNO_1[5].
USE ADLIB:NOR2B; Timer_3/timer_0/compareReg_RNO[9].
USE ADLIB:XA1C; Timer_1/timer_0/counterReg_RNO[24].
USE ADLIB:DFN1; Timer_2/timer_0/overflowReg[2].
USE ADLIB:DFN1; Timer_1/timer_0/fabint.
USE ADLIB:DFN1; Timer_1/timer_0/overflowReg[12].
USE ADLIB:NOR2B; Timer_2/timer_0/controlReg_RNO[22].
USE ADLIB:MX2; Timer_4/timer_0/timer_interrupt_RNO_1.
USE ADLIB:AO1; Timer_1/timer_0/bus_read_data_RNO_2[8].
USE ADLIB:MX2; Timer_1/timer_0/overflowReg_RNO_0[23].
USE ADLIB:DFN1; Timer_3/timer_0/overflowReg[31].
USE ADLIB:NOR2B; Timer_4/timer_0/bus_read_data_RNO_3[24].
USE ADLIB:MX2; Timer_3/timer_0/controlReg_RNO_0[1].
USE ADLIB:MX2; Timer_1/timer_0/compareReg_RNO_0[16].
USE ADLIB:NOR3C; Timer_1/timer_0/compareReg_RNI0V264[5].
USE ADLIB:MSS_IF; cc3000fpga_MSS_0/MSS_ADLIB_INST/U_5; ACT_PKG:
  fg484, ACT_DIE:IP4X3M1, ACT_FCLK:100000000, ACT_CONFIG:0, 
  PRESERVE, CLS_ID:3%HARD%DSS%5%0, CLS_NAME:
  cc3000fpga_MSS_0/MSS_ADLIB_INST.
PIN cc3000fpga_MSS_0/MSS_ADLIB_INST/U_5:PIN4; O_P:
  FLATSOFT%cc3000fpga_MSS_0/MSS_ADLIB_INST/GPI[26].
PIN cc3000fpga_MSS_0/MSS_ADLIB_INST/U_5:PIN5; O_P:
  FLATSOFT%cc3000fpga_MSS_0/MSS_ADLIB_INST/GPI[25].
PIN cc3000fpga_MSS_0/MSS_ADLIB_INST/U_5:PIN6; O_P:
  FLATSOFT%cc3000fpga_MSS_0/MSS_ADLIB_INST/GPI[27].
PIN cc3000fpga_MSS_0/MSS_ADLIB_INST/U_5:PIN1; O_P:
  FLATSOFT%cc3000fpga_MSS_0/MSS_ADLIB_INST/GPO[25].
PIN cc3000fpga_MSS_0/MSS_ADLIB_INST/U_5:PIN2; O_P:
  FLATSOFT%cc3000fpga_MSS_0/MSS_ADLIB_INST/GPO[26].
PIN cc3000fpga_MSS_0/MSS_ADLIB_INST/U_5:PIN3; O_P:
  FLATSOFT%cc3000fpga_MSS_0/MSS_ADLIB_INST/GPO[27].
USE ADLIB:OR2A; Timer_1/timer_0/counterReg_RNIJEBG1[4].
USE ADLIB:OR3; Timer_1/timer_0/bus_read_data_RNO[1].
USE ADLIB:AO1; Timer_2/timer_0/bus_read_data_RNO[29].
USE ADLIB:DFN1E0; Timer_4/timer_0/bus_read_data[5].
USE ADLIB:MX2; Timer_3/timer_0/compareReg_RNO_0[3].
USE ADLIB:DFN1; Timer_3/timer_0/compareReg[4].
USE ADLIB:MX2; Timer_3/timer_0/overflowReg_RNO_0[13].
USE ADLIB:NOR2B; Timer_1/timer_0/controlReg_RNO[31].
USE ADLIB:NOR3C; Timer_4/timer_0/compareReg_RNI5DR94[5].
USE ADLIB:DFN1; Timer_3/timer_0/controlReg[16].
USE ADLIB:IOTRI_OB_EB; LED_0_pad/U0/U1; PRESERVE, CLS_ID:
  5%HARD%IO, CLS_NAME:LED_0_pad.
PIN LED_0_pad/U0/U1:D; O_P:FLATSOFT%LED_0_pad/D.
USE ADLIB:MX2; Timer_2/timer_0/overflowReg_RNO_0[1].
USE ADLIB:NOR2B; Timer_1/timer_0/overflowReg_RNO[5].
USE ADLIB:NOR2B; Timer_2/timer_0/overflowReg_RNO[22].
USE ADLIB:XO1; Timer_1/timer_0/overflowReg_RNIO8221[7].
USE ADLIB:NOR3C; Timer_1/timer_0/controlReg_RNIIPEI[3].
USE ADLIB:XOR2; Timer_3/timer_0/overflowReg_RNICLLG[21].
USE ADLIB:AO1; Timer_3/timer_0/bus_read_data_RNO[16].
USE ADLIB:DFN1; Timer_2/timer_0/compareReg[28].
USE ADLIB:OR3; CoreAPB3_0/CAPB3lOII/PRDATA_0_0[31].
USE ADLIB:MX2; Timer_4/timer_0/overflowReg_RNO_0[20].
USE ADLIB:DFN1; Timer_4/timer_0/overflowReg[8].
USE ADLIB:XA1B; Timer_4/timer_0/counterReg_RNO[23].
USE ADLIB:DFN1E1; Timer_3/timer_0/counterReg[23].
USE ADLIB:MSS_IF; cc3000fpga_MSS_0/MSS_ADLIB_INST/U_93; ACT_PKG:
  fg484, ACT_DIE:IP4X3M1, ACT_FCLK:100000000, ACT_CONFIG:0, 
  PRESERVE, CLS_ID:3%HARD%DSS%93%0, CLS_NAME:
  cc3000fpga_MSS_0/MSS_ADLIB_INST.
PIN cc3000fpga_MSS_0/MSS_ADLIB_INST/U_93:PIN1; O_P:
  FLATSOFT%cc3000fpga_MSS_0/MSS_ADLIB_INST/I2C0SMBUSNO.
PIN cc3000fpga_MSS_0/MSS_ADLIB_INST/U_93:PIN2; O_P:
  FLATSOFT%cc3000fpga_MSS_0/MSS_ADLIB_INST/I2C1SMBUSNO.
PIN cc3000fpga_MSS_0/MSS_ADLIB_INST/U_93:PIN3; O_P:
  FLATSOFT%cc3000fpga_MSS_0/MSS_ADLIB_INST/CALIBOUT.
USE ADLIB:NOR2B; Timer_2/timer_0/bus_read_data_RNO_1[28].
USE ADLIB:MX2; Timer_1/timer_0/compareReg_RNO_0[24].
USE ADLIB:OR3; Timer_4/timer_0/overflowReg_RNIE3L81[22].
USE ADLIB:DFN1; Timer_2/timer_0/overflowReg[17].
USE ADLIB:NOR2B; Timer_4/timer_0/overflowReg_RNO[30].
USE ADLIB:XO1; Timer_3/timer_0/overflowReg_RNII6B11[13].
USE ADLIB:NOR2B; Timer_1/timer_0/counterReg_RNIHE5C[12].
USE ADLIB:NOR2B; Timer_1/timer_0/compareReg_RNO[11].
USE ADLIB:NOR2B; Timer_2/timer_0/bus_read_data_RNO_1[8].
USE ADLIB:DFN1E1; Timer_1/timer_0/counterReg[29].
USE ADLIB:NOR2B; Timer_4/timer_0/overflowReg_RNO[3].
USE ADLIB:MX2; Timer_3/timer_0/compareReg_RNO_0[9].
USE ADLIB:OR2B; Timer_1/timer_0/counterReg_RNO_2[22].
USE ADLIB:NOR2B; Timer_2/timer_0/bus_read_data_RNO_3[20].
USE ADLIB:MX2; Timer_3/timer_0/controlReg_RNO_0[2].
USE ADLIB:NOR2B; Timer_3/timer_0/counterReg_RNIVLLP[14].
USE ADLIB:OR3; Timer_4/timer_0/bus_read_data_RNO_0[17].
USE ADLIB:NOR2B; Timer_4/timer_0/counterReg_RNILDD[22].
USE ADLIB:NOR2B; Timer_3/timer_0/bus_read_data_RNO_2[20].
USE ADLIB:OR3; Timer_4/timer_0/bus_read_data_RNO_0[4].
USE ADLIB:MX2; Timer_3/timer_0/compareReg_RNO_0[16].
USE ADLIB:DFN1; Timer_1/timer_0/controlReg[4].
USE ADLIB:DFN1; Timer_3/timer_0/controlReg[26].
USE ADLIB:NOR2B; Timer_2/timer_0/overflowReg_RNO[7].
USE ADLIB:OR3; Timer_4/timer_0/bus_read_data_RNO_0[6].
USE ADLIB:XOR2; Timer_3/timer_0/compareReg_RNINU5J[15].
USE ADLIB:MX2; Timer_3/timer_0/overflowReg_RNO_0[29].
USE ADLIB:MX2; Timer_4/timer_0/overflowReg_RNO_0[25].
USE ADLIB:NOR2B; Timer_3/timer_0/compareReg_RNO[12].
USE ADLIB:DFN1E0; Timer_2/timer_0/bus_read_data[2].
USE ADLIB:OR3; Timer_2/timer_0/bus_read_data_RNO_0[27].
USE ADLIB:NOR2B; Timer_4/timer_0/bus_read_data_RNO_3[0].
USE ADLIB:DFN1; Timer_1/timer_0/overflowReg[31].
USE ADLIB:NOR2B; Timer_2/timer_0/bus_read_data_RNO_1[15].
USE ADLIB:NOR2B; Timer_3/timer_0/bus_read_data_RNO_3[4].
USE ADLIB:OR3; Timer_1/timer_0/bus_read_data_RNO_0[26].
USE ADLIB:DFN1; Timer_4/timer_0/overflowReg[30].
USE ADLIB:OR3; CoreAPB3_0/CAPB3lOII/PRDATA_0[7].
USE ADLIB:MSS_IF; cc3000fpga_MSS_0/MSS_ADLIB_INST/U_24; ACT_PKG:
  fg484, ACT_DIE:IP4X3M1, ACT_FCLK:100000000, ACT_CONFIG:0, 
  PRESERVE, CLS_ID:3%HARD%DSS%24%0, CLS_NAME:
  cc3000fpga_MSS_0/MSS_ADLIB_INST.
PIN cc3000fpga_MSS_0/MSS_ADLIB_INST/U_24:PIN5; O_P:
  FLATSOFT%cc3000fpga_MSS_0/MSS_ADLIB_INST/GPI[4].
PIN cc3000fpga_MSS_0/MSS_ADLIB_INST/U_24:PIN1; O_P:
  FLATSOFT%cc3000fpga_MSS_0/MSS_ADLIB_INST/GPO[4].
USE ADLIB:NOR2B; Timer_1/timer_0/bus_read_data_RNO_3[16].
USE ADLIB:DFN1; Timer_3/timer_0/overflowReg[13].
USE ADLIB:NOR2B; Timer_3/timer_0/reset_interrupt_RNO.
USE ADLIB:NOR3C; Timer_4/timer_0/compareReg_RNIBIO5A[20].
USE ADLIB:DFN1E1; Timer_2/timer_0/counterReg[20].
USE ADLIB:NOR2B; Timer_4/timer_0/overflowReg_RNO[8].
USE ADLIB:NOR2B; Timer_1/timer_0/controlReg_RNO[21].
USE ADLIB:MX2; Timer_2/timer_0/overflowReg_RNO_0[20].
USE ADLIB:DFN1E1; Timer_3/timer_0/counterReg[7].
USE ADLIB:OR3; CoreAPB3_0/CAPB3lOII/PRDATA_0_0[9].
USE ADLIB:OR2A; Timer_1/timer_0/counterReg_RNI8EM32[6].
USE ADLIB:DFN1; Timer_4/timer_0/compareReg[0].
USE ADLIB:DFN1; Timer_1/timer_0/compareReg[12].
USE ADLIB:NOR2B; Timer_2/timer_0/bus_read_data_RNO_1[7].
USE ADLIB:NOR2B; Timer_3/timer_0/overflowReg_RNO[21].
USE ADLIB:OR3; Timer_3/timer_0/bus_read_data_RNO[31].
USE ADLIB:NOR2B; Timer_4/timer_0/bus_read_data_RNO_1[1].
USE ADLIB:NOR2B; Timer_4/timer_0/bus_read_data_RNO_3[30].
USE ADLIB:NOR2B; Timer_3/timer_0/compareReg_RNO[28].
USE ADLIB:NOR2B; Timer_3/timer_0/bus_read_data_RNO_0[30].
USE ADLIB:DFN1E0; Timer_4/timer_0/bus_read_data[14].
USE ADLIB:OA1C; Timer_4/timer_0/counterReg_RNO_0[8].
USE ADLIB:AO1; CoreAPB3_0/CAPB3lOII/PRDATA_0_0_0[28].
USE ADLIB:NOR2B; Timer_1/timer_0/overflowReg_RNO[18].
USE ADLIB:XO1; Timer_1/timer_0/overflowReg_RNIU15R[19].
USE ADLIB:OR3; Timer_4/timer_0/overflowReg_RNIIB3U[25].
USE ADLIB:DFN1; Timer_1/timer_0/overflowReg[3].
USE ADLIB:MSS_IF; cc3000fpga_MSS_0/MSS_ADLIB_INST/U_96; ACT_PKG:
  fg484, ACT_DIE:IP4X3M1, ACT_FCLK:100000000, ACT_CONFIG:0, 
  PRESERVE, CLS_ID:3%HARD%DSS%96%0, CLS_NAME:
  cc3000fpga_MSS_0/MSS_ADLIB_INST.
PIN cc3000fpga_MSS_0/MSS_ADLIB_INST/U_96:PIN5; O_P:
  FLATSOFT%cc3000fpga_MSS_0/MSS_ADLIB_INST/GPI[12].
PIN cc3000fpga_MSS_0/MSS_ADLIB_INST/U_96:PIN1; O_P:
  FLATSOFT%cc3000fpga_MSS_0/MSS_ADLIB_INST/GPO[12].
USE ADLIB:MX2; Timer_2/timer_0/overflowReg_RNO_0[25].
USE ADLIB:MX2; Timer_4/timer_0/compareReg_RNO_0[20].
USE ADLIB:MX2; Timer_3/timer_0/compareReg_RNO_0[1].
USE ADLIB:DFN1; Timer_2/timer_0/compareReg[8].
USE ADLIB:OR3; CoreAPB3_0/CAPB3lOII/PRDATA_0_0[29].
USE ADLIB:XA1C; Timer_2/timer_0/counterReg_RNO[11].
USE ADLIB:DFN1E0; Timer_2/timer_0/bus_read_data[26].
USE ADLIB:MX2; Timer_1/timer_0/overflowReg_RNO_0[31].
USE ADLIB:DFN1E0; Timer_1/timer_0/bus_read_data[12].
USE ADLIB:NOR2B; Timer_3/timer_0/controlReg_RNO[8].
USE ADLIB:DFN1; Timer_3/timer_0/controlReg[3].
USE ADLIB:MX2; Timer_1/timer_0/controlReg_RNO_0[18].
USE ADLIB:AO1A; Timer_4/timer_0/controlReg_RNI3B4M1[0].
USE ADLIB:NOR2B; Timer_4/timer_0/bus_read_data_RNO_0[25].
USE ADLIB:NOR2B; Timer_3/timer_0/overflowReg_RNO[11].
USE ADLIB:NOR2B; Timer_1/timer_0/compareReg_RNO[29].
USE ADLIB:NOR3; Timer_3/timer_0/counterReg_RNO[25].
USE ADLIB:NOR2B; Timer_4/timer_0/bus_read_data_RNO_3[28].
USE ADLIB:IOPAD_TRI; LED_R_pad/U0/U0; PRESERVE, CLS_ID:
  8%HARD%IO%0%0, CLS_NAME:LED_R_pad.
PIN LED_R_pad/U0/U0:PAD; O_P:FLATSOFT%LED_R_pad/PAD.
USE ADLIB:XA1C; Timer_4/timer_0/counterReg_RNO[7].
USE ADLIB:NOR3; Timer_1/timer_0/WRITE_overflowReset8_0_a2; 
  ORIGNAME:'Timer_1/timer_0/WRITE.overflowReset8_0_a2'.
USE ADLIB:XA1C; Timer_2/timer_0/compareReg_RNIKN6L[3].
USE ADLIB:NOR2B; Timer_4/timer_0/bus_read_data_RNO_1[30].
USE ADLIB:XOR2; Timer_3/timer_0/overflowReg_RNIELLG[30].
USE ADLIB:AX1C; Timer_2/timer_0/counterReg_RNO_0[12].
USE ADLIB:OR3; Timer_4/timer_0/overflowReg_RNI23V8[11].
USE ADLIB:MX2; Timer_2/timer_0/compareReg_RNO_0[10].
USE ADLIB:NOR2B; Timer_3/timer_0/bus_read_data_RNO_1[7].
USE ADLIB:NOR2B; Timer_2/timer_0/bus_read_data_RNO_1[23].
USE ADLIB:DFN1; Timer_2/timer_0/controlReg[16].
USE ADLIB:DFN1E0; Timer_2/timer_0/bus_read_data[4].
USE ADLIB:OR3; CoreAPB3_0/CAPB3lOII/PRDATA_0[19].
USE ADLIB:MSS_IF; cc3000fpga_MSS_0/MSS_ADLIB_INST/U_34; ACT_PKG:
  fg484, ACT_DIE:IP4X3M1, ACT_FCLK:100000000, ACT_CONFIG:0, 
  PRESERVE, CLS_ID:3%HARD%DSS%34%0, CLS_NAME:
  cc3000fpga_MSS_0/MSS_ADLIB_INST.
PIN cc3000fpga_MSS_0/MSS_ADLIB_INST/U_34:PIN4; O_P:
  FLATSOFT%cc3000fpga_MSS_0/MSS_ADLIB_INST/FABPADDR[13].
PIN cc3000fpga_MSS_0/MSS_ADLIB_INST/U_34:PIN5; O_P:
  FLATSOFT%cc3000fpga_MSS_0/MSS_ADLIB_INST/FABPADDR[12].
PIN cc3000fpga_MSS_0/MSS_ADLIB_INST/U_34:PIN6; O_P:
  FLATSOFT%cc3000fpga_MSS_0/MSS_ADLIB_INST/FABPADDR[14].
PIN cc3000fpga_MSS_0/MSS_ADLIB_INST/U_34:PIN1; O_P:
  FLATSOFT%cc3000fpga_MSS_0/MSS_ADLIB_INST/MSSPADDR[12].
PIN cc3000fpga_MSS_0/MSS_ADLIB_INST/U_34:PIN2; O_P:
  FLATSOFT%cc3000fpga_MSS_0/MSS_ADLIB_INST/MSSPADDR[13].
PIN cc3000fpga_MSS_0/MSS_ADLIB_INST/U_34:PIN3; O_P:
  FLATSOFT%cc3000fpga_MSS_0/MSS_ADLIB_INST/MSSPADDR[14].
USE ADLIB:MX2; Timer_1/timer_0/compareReg_RNO_0[10].
USE ADLIB:AO1; CoreAPB3_0/CAPB3lOII/PRDATA_0_0_0[27].
USE ADLIB:DFN1; Timer_4/timer_0/compareReg[16].
USE ADLIB:MX2; Timer_2/timer_0/controlReg_RNO_0[8].
USE ADLIB:NOR3C; CoreAPB3_0/CAPB3lOII/PRDATA_0_0_a5_2[31].
USE ADLIB:NOR2B; Timer_2/timer_0/overflowReg_RNO[23].
USE ADLIB:OR3; Timer_3/timer_0/bus_read_data_RNO[0].
USE ADLIB:AO1; Timer_3/timer_0/interrupt_status_RNO_1[0].
USE ADLIB:MX2; Timer_4/timer_0/overflowReg_RNO_0[10].
USE ADLIB:DFN1; Timer_1/timer_0/controlReg[31].
USE ADLIB:NOR2B; Timer_4/timer_0/overflowReg_RNO[26].
USE ADLIB:DFN1; Timer_4/timer_0/overflowReg[22].
USE ADLIB:NOR2B; Timer_1/timer_0/compareReg_RNO[12].
USE ADLIB:MSS_IF; cc3000fpga_MSS_0/MSS_ADLIB_INST/U_85; ACT_PKG:
  fg484, ACT_DIE:IP4X3M1, ACT_FCLK:100000000, ACT_CONFIG:0, 
  PRESERVE, CLS_ID:3%HARD%DSS%85%0, CLS_NAME:
  cc3000fpga_MSS_0/MSS_ADLIB_INST.
PIN cc3000fpga_MSS_0/MSS_ADLIB_INST/U_85:PIN1; O_P:
  FLATSOFT%cc3000fpga_MSS_0/MSS_ADLIB_INST/ACEFLAGS[29].
PIN cc3000fpga_MSS_0/MSS_ADLIB_INST/U_85:PIN2; O_P:
  FLATSOFT%cc3000fpga_MSS_0/MSS_ADLIB_INST/ACEFLAGS[30].
PIN cc3000fpga_MSS_0/MSS_ADLIB_INST/U_85:PIN3; O_P:
  FLATSOFT%cc3000fpga_MSS_0/MSS_ADLIB_INST/ACEFLAGS[31].
USE ADLIB:NOR3C; CoreAPB3_0/CAPB3lOII/PRDATA_0_a5_2[0].
USE ADLIB:NOR2B; CoreAPB3_0/CAPB3lOII/PRDATA_0_a5_0[16].
USE ADLIB:AO1; Timer_4/timer_0/bus_read_data_RNO[22].
USE ADLIB:NOR2A; Timer_2/timer_0/counterReg_RNO[17].
USE ADLIB:MX2; Timer_1/timer_0/compareReg_RNO_0[13].
USE ADLIB:NOR2B; Timer_1/timer_0/overflowReg_RNO[26].
USE ADLIB:NOR3; Timer_2/timer_0/counterReg_RNO[8].
USE ADLIB:AX1E; Timer_4/timer_0/counterReg_RNO_0[31].
USE ADLIB:DFN1E1; Timer_4/timer_0/counterReg[0].
USE ADLIB:NOR2B; Timer_2/timer_0/bus_read_data_RNO_0[0].
USE ADLIB:DFN1E0; Timer_2/timer_0/bus_read_data[7].
USE ADLIB:DFN1; Timer_3/timer_0/overflowReg[18].
USE ADLIB:NOR2B; Timer_3/timer_0/counterReg_RNIA4BC4[20].
USE ADLIB:MX2; Timer_2/timer_0/controlReg_RNO_0[29].
USE ADLIB:XOR2; Timer_2/timer_0/compareReg_RNI1CJA[6].
USE ADLIB:OR3; Timer_3/timer_0/bus_read_data_RNO[4].
USE ADLIB:OR2A; Timer_2/timer_0/counterReg_RNIQHAD1[4].
USE ADLIB:DFN1; Timer_2/timer_0/controlReg[26].
USE ADLIB:DFN1E0; Timer_4/timer_0/bus_read_data[24].
USE ADLIB:XOR2; Timer_1/timer_0/compareReg_RNI7VKL[31].
USE ADLIB:MX2; Timer_3/timer_0/overflowReg_RNO_0[28].
USE ADLIB:AO1; Timer_1/timer_0/bus_read_data_RNO[22].
USE ADLIB:NOR2B; Timer_3/timer_0/bus_read_data_RNO_3[10].
USE ADLIB:NOR2B; Timer_3/timer_0/bus_read_data_RNO_1[27].
USE ADLIB:MX2; Timer_4/timer_0/overflowReg_RNO_0[15].
USE ADLIB:DFN1E0; Timer_4/timer_0/bus_read_data[13].
USE ADLIB:XO1; Timer_1/timer_0/overflowReg_RNIGO121[22].
USE ADLIB:DFN1; Timer_1/timer_0/overflowReg[9].
USE ADLIB:XA1C; Timer_1/timer_0/counterReg_RNO[5].
USE ADLIB:NOR2B; Timer_4/timer_0/compareReg_RNO[17].
USE ADLIB:MX2; Timer_2/timer_0/controlReg_RNO_0[21].
USE ADLIB:NOR2B; Timer_1/timer_0/bus_read_data_RNO_3[31].
USE ADLIB:NOR2B; Timer_4/timer_0/bus_read_data_RNO_2[22].
USE ADLIB:MX2; Timer_2/timer_0/reset_interrupt_RNO_0.
USE ADLIB:NOR2B; Timer_2/timer_0/compareReg_RNO[17].
USE ADLIB:NOR2B; Timer_4/timer_0/overflowReg_RNO[15].
USE ADLIB:NOR2B; Timer_2/timer_0/controlReg_RNO[30].
USE ADLIB:NOR2B; 
  Timer_1/timer_0/WRITE_overflowReset8_0_a2_RNIFK6U2; ORIGNAME:
  'Timer_1/timer_0/WRITE.overflowReset8_0_a2_RNIFK6U2'.
USE ADLIB:MX2; Timer_3/timer_0/compareReg_RNO_0[25].
USE ADLIB:DFN1; Timer_3/timer_0/controlReg[2].
USE ADLIB:NOR3C; Timer_3/timer_0/overflowReset_RNO_2.
USE ADLIB:OR2A; Timer_2/timer_0/counterReg_RNI5PEV1[6].
USE ADLIB:MX2; Timer_1/timer_0/controlReg_RNO_0[4].
USE ADLIB:DFN1; Timer_1/timer_0/compareReg[18].
USE ADLIB:MX2; Timer_3/timer_0/controlReg_RNO_0[21].
USE ADLIB:MX2; Timer_1/timer_0/controlReg_RNO_0[30].
USE ADLIB:NOR3C; 
  Timer_3/timer_0/timer_interrupt_1_sqmuxa_0_a6_0_4_RNIT97B2.
USE ADLIB:NOR2B; Timer_1/timer_0/counterReg_RNIM0GL3[20].
USE ADLIB:MX2; Timer_1/timer_0/controlReg_RNO_0[13].
USE ADLIB:NOR2B; Timer_1/timer_0/bus_read_data_RNO_1[12].
USE ADLIB:XOR2; Timer_1/timer_0/overflowReg_RNIMUHD[14].
USE ADLIB:XOR2; Timer_3/timer_0/overflowReg_RNIEPLG[22].
USE ADLIB:NOR2B; CoreAPB3_0/CAPB3lOII/PRDATA_0_0_a5[30].
USE ADLIB:DFN1; Timer_3/timer_0/compareReg[30].
USE ADLIB:NOR2B; Timer_2/timer_0/bus_read_data_RNO_2[6].
USE ADLIB:MSS_IF; cc3000fpga_MSS_0/MSS_ADLIB_INST/U_42; ACT_PKG:
  fg484, ACT_DIE:IP4X3M1, ACT_FCLK:100000000, ACT_CONFIG:0, 
  PRESERVE, CLS_ID:3%HARD%DSS%42%0, CLS_NAME:
  cc3000fpga_MSS_0/MSS_ADLIB_INST.
PIN cc3000fpga_MSS_0/MSS_ADLIB_INST/U_42:PIN4; O_P:
  FLATSOFT%cc3000fpga_MSS_0/MSS_ADLIB_INST/FABPENABLE.
PIN cc3000fpga_MSS_0/MSS_ADLIB_INST/U_42:PIN5; O_P:
  FLATSOFT%cc3000fpga_MSS_0/MSS_ADLIB_INST/FABPSEL.
PIN cc3000fpga_MSS_0/MSS_ADLIB_INST/U_42:PIN6; O_P:
  FLATSOFT%cc3000fpga_MSS_0/MSS_ADLIB_INST/FABPWRITE.
PIN cc3000fpga_MSS_0/MSS_ADLIB_INST/U_42:PIN1; O_P:
  FLATSOFT%cc3000fpga_MSS_0/MSS_ADLIB_INST/MSSPSEL.
PIN cc3000fpga_MSS_0/MSS_ADLIB_INST/U_42:PIN2; O_P:
  FLATSOFT%cc3000fpga_MSS_0/MSS_ADLIB_INST/MSSPENABLE.
PIN cc3000fpga_MSS_0/MSS_ADLIB_INST/U_42:PIN3; O_P:
  FLATSOFT%cc3000fpga_MSS_0/MSS_ADLIB_INST/MSSPWRITE.
USE ADLIB:XA1C; Timer_3/timer_0/compareReg_RNICLB61[16].
USE ADLIB:DFN1E1; Timer_2/timer_0/counterReg[4].
USE ADLIB:NOR2B; Timer_2/timer_0/controlReg_RNO[25].
USE ADLIB:OR3; Timer_2/timer_0/bus_read_data_RNO_0[2].
USE ADLIB:XOR2; Timer_3/timer_0/overflowReg_RNIQHMG[28].
USE ADLIB:NOR2B; Timer_2/timer_0/controlReg_RNO[19].
USE ADLIB:OR2A; Timer_1/timer_0/counterReg_RNI2F0T[2].
USE ADLIB:DFN1; Timer_4/timer_0/overflowReg[31].
USE ADLIB:MX2; Timer_4/timer_0/compareReg_RNO_0[7].
USE ADLIB:MX2; Timer_3/timer_0/controlReg_RNO_0[28].
USE ADLIB:DFN1E1; Timer_2/timer_0/counterReg[9].
USE ADLIB:NOR2B; Timer_4/timer_0/bus_read_data_RNO_3[23].
USE ADLIB:XA1C; Timer_4/timer_0/compareReg_RNII94I[17].
USE ADLIB:DFN1; Timer_2/timer_0/overflowReg[9].
USE ADLIB:AO1; Timer_3/timer_0/bus_read_data_RNO[12].
USE ADLIB:MX2; Timer_2/timer_0/overflowReg_RNO_0[30].
USE ADLIB:XA1B; Timer_1/timer_0/counterReg_RNO[15].
USE ADLIB:XA1C; Timer_3/timer_0/counterReg_RNO[31].
USE ADLIB:OR3; Timer_1/timer_0/overflowReg_RNI6P342[25].
USE ADLIB:DFN1E0; Timer_1/timer_0/bus_read_data[27].
USE ADLIB:XOR2; Timer_3/timer_0/overflowReg_RNIETLG[14].
USE ADLIB:XA1C; Timer_1/timer_0/compareReg_RNIG8KN[5].
USE ADLIB:MX2; Timer_1/timer_0/overflowReg_RNO_0[6].
USE ADLIB:DFN1E1; Timer_2/timer_0/counterReg[3].
USE ADLIB:MX2; Timer_3/timer_0/compareReg_RNO_0[30].
USE ADLIB:NOR3C; Timer_4/timer_0/counterReg_RNI72IN[8].
USE ADLIB:NOR3A; Timer_1/timer_0/compareReg_RNI8IQC2[9].
USE ADLIB:DFN1; Timer_1/timer_0/overflowReg[23].
USE ADLIB:AX1C; Timer_1/timer_0/counterReg_RNO_0[18].
USE ADLIB:MX2; Timer_1/timer_0/interrupt_status_RNO_0[1].
USE ADLIB:DFN1E0; Timer_4/timer_0/bus_read_data[23].
USE ADLIB:MX2; Timer_1/timer_0/overflowReg_RNO_0[27].
USE ADLIB:NOR3C; CoreAPB3_0/CAPB3lOII/PRDATA_0_0_a5_2[30].
USE ADLIB:AO1; Timer_1/timer_0/bus_read_data_RNO[10].
USE ADLIB:AO1; CoreAPB3_0/CAPB3lOII/PRDATA_0_0[21].
USE ADLIB:NOR3C; CoreAPB3_0/CAPB3lOII/PRDATA_0_a5_2[26].
USE ADLIB:AO1; CoreAPB3_0/CAPB3lOII/PRDATA_0_0_0[12].
USE ADLIB:DFN1E0; Timer_3/timer_0/bus_read_data[29].
USE ADLIB:NOR2B; Timer_2/timer_0/bus_read_data_RNO_2[26].
USE ADLIB:NOR2B; Timer_2/timer_0/controlReg_RNO[20].
USE ADLIB:MX2; Timer_1/timer_0/overflowReg_RNO_0[14].
USE ADLIB:NOR2B; Timer_1/timer_0/overflowReg_RNO[17].
USE ADLIB:XA1B; Timer_3/timer_0/counterReg_RNO[1].
USE ADLIB:MX2; Timer_2/timer_0/controlReg_RNO_0[15].
USE ADLIB:OR3; CoreAPB3_0/CAPB3lOII/PRDATA_0[23].
USE ADLIB:MX2; Timer_3/timer_0/overflowReg_RNO_0[17].
USE ADLIB:XA1C; Timer_1/timer_0/compareReg_RNIEJG11[17].
USE ADLIB:NOR2B; Timer_4/timer_0/compareReg_RNO[26].
USE ADLIB:NOR2B; Timer_1/timer_0/bus_read_data_RNO_0[30].
USE ADLIB:MX2; Timer_3/timer_0/overflowReg_RNO_0[23].
USE ADLIB:NOR2B; Timer_2/timer_0/bus_read_data_RNO_2[5].
USE ADLIB:DFN1; Timer_1/timer_0/compareReg[31].
USE ADLIB:NOR2B; Timer_4/timer_0/compareReg_RNO[5].
USE ADLIB:XOR2; Timer_4/timer_0/overflowReg_RNISO72[31].
USE ADLIB:XO1; Timer_2/timer_0/overflowReg_RNI6O7U[23].
USE ADLIB:NOR2B; Timer_1/timer_0/counterReg_RNITU6C[18].
USE ADLIB:NOR2B; Timer_4/timer_0/bus_read_data_RNO_2[17].
USE ADLIB:OR3; Timer_1/timer_0/bus_read_data_RNO_0[29].
USE ADLIB:DFN1; Timer_4/timer_0/compareReg[6].
USE ADLIB:NOR2B; Timer_2/timer_0/interrupt_status_RNO[0].
USE ADLIB:DFN1; Timer_2/timer_0/overflowReg[20].
USE ADLIB:NOR2B; Timer_1/timer_0/bus_read_data_RNO_3[19].
USE ADLIB:XOR2; Timer_3/timer_0/compareReg_RNIJE5J[13].
USE ADLIB:XNOR2; Timer_3/timer_0/un1_compareReg_8_0_x2.
USE ADLIB:NOR2B; Timer_1/timer_0/bus_read_data_RNO_4[1].
USE ADLIB:NOR2B; Timer_4/timer_0/compareReg_RNO[7].
USE ADLIB:OR3; Timer_2/timer_0/bus_read_data_RNO_0[3].
USE ADLIB:DFN1E1; Timer_1/timer_0/counterReg[15].
USE ADLIB:AO1; Timer_2/timer_0/bus_read_data_RNO_0[1].
USE ADLIB:MSS_IF; cc3000fpga_MSS_0/MSS_ADLIB_INST/U_81; ACT_PKG:
  fg484, ACT_DIE:IP4X3M1, ACT_FCLK:100000000, ACT_CONFIG:0, 
  PRESERVE, CLS_ID:3%HARD%DSS%81%0, CLS_NAME:
  cc3000fpga_MSS_0/MSS_ADLIB_INST.
PIN cc3000fpga_MSS_0/MSS_ADLIB_INST/U_81:PIN1; O_P:
  FLATSOFT%cc3000fpga_MSS_0/MSS_ADLIB_INST/ACEFLAGS[17].
PIN cc3000fpga_MSS_0/MSS_ADLIB_INST/U_81:PIN2; O_P:
  FLATSOFT%cc3000fpga_MSS_0/MSS_ADLIB_INST/ACEFLAGS[18].
PIN cc3000fpga_MSS_0/MSS_ADLIB_INST/U_81:PIN3; O_P:
  FLATSOFT%cc3000fpga_MSS_0/MSS_ADLIB_INST/ACEFLAGS[19].
USE ADLIB:DFN1; Timer_2/timer_0/compareReg[27].
USE ADLIB:DFN1; Timer_1/timer_0/overflowReset.
USE ADLIB:IOPAD_TRI; LED_G_pad/U0/U0; PRESERVE, CLS_ID:
  12%HARD%IO%0%0, CLS_NAME:LED_G_pad.
PIN LED_G_pad/U0/U0:PAD; O_P:FLATSOFT%LED_G_pad/PAD.
USE ADLIB:DFN1E0; Timer_4/timer_0/bus_read_data[10].
USE ADLIB:NOR2B; Timer_2/timer_0/compareReg_RNO[3].
USE ADLIB:MX2; Timer_4/timer_0/compareReg_RNO_0[14].
USE ADLIB:OR3; Timer_1/timer_0/bus_read_data_RNO_0[5].
USE ADLIB:IOPAD_TRI; cc3000fpga_MSS_0/MSS_UART_1_TXD/U0; ORIGNAME:
  cc3000fpga_MSS_0/MSS_UART_1_TXD, ACT_PIN:V20, ACT_CONFIG:0, 
  IO_IS_DSS, PRESERVE, CLS_ID:18%HARD%IO%0%0, CLS_NAME:
  cc3000fpga_MSS_0/MSS_UART_1_TXD.
PIN cc3000fpga_MSS_0/MSS_UART_1_TXD/U0:D; O_P:
  FLATSOFT%cc3000fpga_MSS_0/MSS_UART_1_TXD/D.
PIN cc3000fpga_MSS_0/MSS_UART_1_TXD/U0:PAD; O_P:
  FLATSOFT%cc3000fpga_MSS_0/MSS_UART_1_TXD/PAD.
USE ADLIB:NOR2B; Timer_3/timer_0/bus_read_data_RNO_2[12].
USE ADLIB:NOR2B; Timer_2/timer_0/overflowReg_RNO[11].
USE ADLIB:NOR2B; Timer_1/timer_0/bus_read_data_RNO_2[27].
USE ADLIB:NOR2B; Timer_1/timer_0/controlReg_RNO[28].
USE ADLIB:AO1; Timer_4/timer_0/bus_read_data_RNO[27].
USE ADLIB:MX2; Timer_2/timer_0/timer_interrupt_RNO_0.
USE ADLIB:OR3; Timer_2/timer_0/bus_read_data_RNO[25].
USE ADLIB:NOR3C; CoreAPB3_0/CAPB3lOII/PRDATA_0_a5_2[19].
USE ADLIB:UGLINT; I_261/U_CLKSRC/U_GL; CLS_NAME:I_261, CLS_ID:
  20%HARD%PLL%0%0, ORIGNAME:I_261/U_CLKSRC, LEAFDEF:'ADLIB:CLKSRC', 
  LEAFINST:I_261/U_CLKSRC, PRESERVE.
PIN I_261/U_CLKSRC/U_GL:CLK; T_O_P:A, O_P:FLATSOFT%I_261/A.
PIN I_261/U_CLKSRC/U_GL:GL; T_O_P:Y, O_P:FLATSOFT%I_261/Y.
USE ADLIB:URCOSC; cc3000fpga_MSS_0/MSS_CCC_0/I_RCOSC/U0; CLS_NAME:
  cc3000fpga_MSS_0/MSS_CCC_0/I_RCOSC, CLS_ID:
  14%HARD%UNDEFINED%0%0, ORIGNAME:
  cc3000fpga_MSS_0/MSS_CCC_0/I_RCOSC, LEAFDEF:'ADLIB:RCOSC', 
  LEAFINST:cc3000fpga_MSS_0/MSS_CCC_0/I_RCOSC, PRESERVE.
PIN cc3000fpga_MSS_0/MSS_CCC_0/I_RCOSC/U0:CLKOUT; T_O_P:CLKOUT, 
  O_P:FLATHARD%cc3000fpga_MSS_0/MSS_CCC_0/I_RCOSC/CLKOUT.
USE ADLIB:DFN1; Timer_3/timer_0/overflowReg[3].
USE ADLIB:NOR2B; CoreAPB3_0/CAPB3lOII/PRDATA_0_0_a5[29].
USE ADLIB:NOR2B; Timer_3/timer_0/bus_read_data_RNO_1[1].
USE ADLIB:AO1; Timer_1/timer_0/bus_read_data_RNO[27].
USE ADLIB:DFN1; Timer_3/timer_0/overflowReg[1].
USE ADLIB:OR3; Timer_1/timer_0/bus_read_data_RNO_0[10].
USE ADLIB:NOR3C; CoreAPB3_0/CAPB3lOII/PRDATA_0_a5_2[21].
USE ADLIB:DFN1E0; Timer_3/timer_0/bus_read_data[14].
USE ADLIB:MSS_IF; cc3000fpga_MSS_0/MSS_ADLIB_INST/U_55; ACT_PKG:
  fg484, ACT_DIE:IP4X3M1, ACT_FCLK:100000000, ACT_CONFIG:0, 
  PRESERVE, CLS_ID:3%HARD%DSS%55%0, CLS_NAME:
  cc3000fpga_MSS_0/MSS_ADLIB_INST.
PIN cc3000fpga_MSS_0/MSS_ADLIB_INST/U_55:PIN4; O_P:
  FLATSOFT%cc3000fpga_MSS_0/MSS_ADLIB_INST/MSSPRDATA[23].
PIN cc3000fpga_MSS_0/MSS_ADLIB_INST/U_55:PIN5; O_P:
  FLATSOFT%cc3000fpga_MSS_0/MSS_ADLIB_INST/MSSPRDATA[22].
PIN cc3000fpga_MSS_0/MSS_ADLIB_INST/U_55:PIN6; O_P:
  FLATSOFT%cc3000fpga_MSS_0/MSS_ADLIB_INST/MSSPRDATA[24].
PIN cc3000fpga_MSS_0/MSS_ADLIB_INST/U_55:PIN1; O_P:
  FLATSOFT%cc3000fpga_MSS_0/MSS_ADLIB_INST/MSSPWDATA[22].
PIN cc3000fpga_MSS_0/MSS_ADLIB_INST/U_55:PIN2; O_P:
  FLATSOFT%cc3000fpga_MSS_0/MSS_ADLIB_INST/MSSPWDATA[23].
PIN cc3000fpga_MSS_0/MSS_ADLIB_INST/U_55:PIN3; O_P:
  FLATSOFT%cc3000fpga_MSS_0/MSS_ADLIB_INST/MSSPWDATA[24].
USE ADLIB:DFN1E0; Timer_3/timer_0/bus_read_data[25].
USE ADLIB:NOR3B; Timer_1/timer_0/controlReg_RNILFMP3[2].
USE ADLIB:DFN1; Timer_1/timer_0/overflowReg[28].
USE ADLIB:DFN1; Timer_1/timer_0/compareReg[29].
USE ADLIB:MX2; Timer_1/timer_0/timer_interrupt_RNO_1.
USE ADLIB:NOR2B; Timer_2/timer_0/bus_read_data_RNO_0[31].
USE ADLIB:MX2; Timer_1/timer_0/compareReg_RNO_0[5].
USE ADLIB:AO1; Timer_4/timer_0/bus_read_data_RNO_2[25].
USE ADLIB:XOR2; Timer_3/timer_0/compareReg_RNIRE6J[17].
USE ADLIB:AO1; Timer_2/timer_0/bus_read_data_RNO[24].
USE ADLIB:DFN1E0; Timer_4/timer_0/bus_read_data[31].
USE ADLIB:MX2; Timer_1/timer_0/compareReg_RNO_0[15].
USE ADLIB:DFN1; Timer_3/timer_0/overflowReg[20].
USE ADLIB:MSS_IF; cc3000fpga_MSS_0/MSS_ADLIB_INST/U_74; ACT_PKG:
  fg484, ACT_DIE:IP4X3M1, ACT_FCLK:100000000, ACT_CONFIG:0, 
  PRESERVE, CLS_ID:3%HARD%DSS%74%0, CLS_NAME:
  cc3000fpga_MSS_0/MSS_ADLIB_INST.
PIN cc3000fpga_MSS_0/MSS_ADLIB_INST/U_74:PIN4; O_P:
  FLATSOFT%cc3000fpga_MSS_0/MSS_ADLIB_INST/FABSDD1CLK.
PIN cc3000fpga_MSS_0/MSS_ADLIB_INST/U_74:PIN5; O_P:
  FLATSOFT%cc3000fpga_MSS_0/MSS_ADLIB_INST/FABSDD0CLK.
USE ADLIB:OR2A; Timer_1/timer_0/counterReg_RNO_0[17].
USE ADLIB:MX2; Timer_3/timer_0/compareReg_RNO_0[19].
USE ADLIB:DFN1E1; Timer_1/timer_0/counterReg[2].
USE ADLIB:XOR2; Timer_2/timer_0/compareReg_RNITBJA[4].
USE ADLIB:NOR2B; Timer_2/timer_0/overflowReg_RNO[9].
USE ADLIB:MX2; Timer_3/timer_0/compareReg_RNO_0[22].
USE ADLIB:IOPAD_TRI; cc3000fpga_MSS_0/MSS_GPIO_0_GPIO_4_OUT/U0; 
  ORIGNAME:cc3000fpga_MSS_0/MSS_GPIO_0_GPIO_4_OUT, ACT_PIN:AA1, 
  ACT_CONFIG:0, IO_IS_DSS, PRESERVE, CLS_ID:0%HARD%IO%0%0, 
  CLS_NAME:cc3000fpga_MSS_0/MSS_GPIO_0_GPIO_4_OUT.
PIN cc3000fpga_MSS_0/MSS_GPIO_0_GPIO_4_OUT/U0:D; O_P:
  FLATSOFT%cc3000fpga_MSS_0/MSS_GPIO_0_GPIO_4_OUT/D.
PIN cc3000fpga_MSS_0/MSS_GPIO_0_GPIO_4_OUT/U0:PAD; O_P:
  FLATSOFT%cc3000fpga_MSS_0/MSS_GPIO_0_GPIO_4_OUT/PAD.
USE ADLIB:DFN1; Timer_2/timer_0/compareReg[1].
USE ADLIB:MX2; Timer_3/timer_0/compareReg_RNO_0[28].
USE ADLIB:OR3; Timer_1/timer_0/bus_read_data_RNO_0[21].
USE ADLIB:DFN1E1; Timer_3/timer_0/counterReg[14].
USE ADLIB:NOR2B; Timer_1/timer_0/bus_read_data_RNO_1[15].
USE ADLIB:XA1C; Timer_2/timer_0/counterReg_RNO[20].
USE ADLIB:DFN1E1; Timer_1/timer_0/counterReg[23].
USE ADLIB:NOR2B; Timer_4/timer_0/overflowReg_RNO[18].
USE ADLIB:NOR2B; Timer_2/timer_0/controlReg_RNO[8].
USE ADLIB:NOR2B; Timer_1/timer_0/overflowReg_RNO[3].
USE ADLIB:DFN1; Timer_1/timer_0/compareReg[3].
USE ADLIB:DFN1E1; Timer_4/timer_0/counterReg[21].
USE ADLIB:NOR2B; Timer_1/timer_0/bus_read_data_RNO_3[11].
USE ADLIB:NOR2B; Timer_3/timer_0/compareReg_RNO[19].
USE ADLIB:XOR2; Timer_2/timer_0/overflowReg_RNI864F[25].
USE ADLIB:MX2; Timer_1/timer_0/controlReg_RNO_0[15].
USE ADLIB:DFN1E1; Timer_2/timer_0/counterReg[11].
USE ADLIB:MX2; Timer_3/timer_0/compareReg_RNO_0[24].
USE ADLIB:DFN1E0; Timer_4/timer_0/bus_read_data[20].
USE ADLIB:NOR2B; Timer_3/timer_0/bus_read_data_RNO_1[10].
USE ADLIB:MX2; Timer_4/timer_0/controlReg_RNO_0[23].
USE ADLIB:OR3; Timer_4/timer_0/bus_read_data_RNO[8].
USE ADLIB:OR2B; Timer_1/timer_0/counterReg_RNII9754[15].
USE ADLIB:AO1; Timer_3/timer_0/bus_read_data_RNO[17].
USE ADLIB:NOR2B; Timer_2/timer_0/compareReg_RNO[11].
USE ADLIB:IOPAD_TRI; SPI_SS_PIN_pad/U0/U0; PRESERVE, CLS_ID:
  15%HARD%IO%0%0, CLS_NAME:SPI_SS_PIN_pad.
PIN SPI_SS_PIN_pad/U0/U0:PAD; O_P:FLATSOFT%SPI_SS_PIN_pad/PAD.
USE ADLIB:DFN1E0; Timer_3/timer_0/bus_read_data[21].
USE ADLIB:AO1; Timer_2/timer_0/bus_read_data_RNO[21].
USE ADLIB:NOR2B; Timer_3/timer_0/controlReg_RNO[31].
USE ADLIB:NOR2A; Timer_4/timer_0/counterReg_RNO[14].
USE ADLIB:DFN1; Timer_3/timer_0/overflowReg[7].
USE ADLIB:DFN1; Timer_3/timer_0/compareReg[13].
USE ADLIB:DFN1E1; Timer_4/timer_0/counterReg[20].
USE ADLIB:DFN1; Timer_2/timer_0/compareReg[13].
USE ADLIB:MX2; Timer_2/timer_0/overflowReg_RNO_0[9].
USE ADLIB:OR3; Timer_2/timer_0/bus_read_data_RNO_0[4].
USE ADLIB:NOR2B; Timer_4/timer_0/compareReg_RNO[23].
USE ADLIB:NOR3C; CoreAPB3_0/CAPB3lOII/PRDATA_0_a5_2[23].
USE ADLIB:DFN1; Timer_4/timer_0/compareReg[14].
USE ADLIB:XOR2; Timer_2/timer_0/compareReg_RNIVEDC[23].
USE ADLIB:MX2; Timer_4/timer_0/controlReg_RNO_0[9].
USE ADLIB:OA1C; Timer_1/timer_0/overflowReset_RNIMV27.
USE ADLIB:NOR2B; Timer_4/timer_0/bus_read_data_RNO_1[26].
USE ADLIB:DFN1E0; Timer_3/timer_0/bus_read_data[13].
USE ADLIB:NOR3A; Timer_3/timer_0/compareReg_RNIAFR22[9].
USE ADLIB:OR2B; Timer_1/timer_0/counterReg_RNIKHUI3[12].
USE ADLIB:NOR2B; Timer_4/timer_0/overflowReg_RNO[1].
USE ADLIB:XO1; Timer_4/timer_0/overflowReg_RNIML1F[2].
USE ADLIB:DFN1; Timer_3/timer_0/controlReg[1].
USE ADLIB:NOR2B; Timer_2/timer_0/overflowReg_RNO[29].
USE ADLIB:NOR2B; Timer_1/timer_0/compareReg_RNO[20].
USE ADLIB:MX2; Timer_4/timer_0/controlReg_RNO_0[5].
USE ADLIB:DFN1; Timer_3/timer_0/compareReg[7].
USE ADLIB:NOR2B; Timer_1/timer_0/bus_read_data_RNO_3[27].
USE ADLIB:MX2; Timer_3/timer_0/compareReg_RNO_0[17].
USE ADLIB:NOR2B; CoreAPB3_0/CAPB3lOII/PRDATA_0_a5_0[1].
USE ADLIB:DFN1; Timer_4/timer_0/controlReg[5].
USE ADLIB:XA1C; Timer_3/timer_0/counterReg_RNO[22].
USE ADLIB:NOR3A; Timer_2/timer_0/compareReg_RNISJMH1[14].
USE ADLIB:DFN1; Timer_3/timer_0/timer_interrupt.
USE ADLIB:MX2; Timer_1/timer_0/overflowReg_RNO_0[8].
USE ADLIB:DFN1E1; Timer_4/timer_0/counterReg[12].
USE ADLIB:DFN1; Timer_2/timer_0/overflowReg[21].
USE ADLIB:DFN1; Timer_4/timer_0/compareReg[22].
USE ADLIB:DFN1E1; Timer_1/timer_0/counterReg[18].
USE ADLIB:MX2; Timer_3/timer_0/overflowReg_RNO_0[4].
USE ADLIB:IOPAD_TRI; LED_B_pad/U0/U0; PRESERVE, CLS_ID:
  13%HARD%IO%0%0, CLS_NAME:LED_B_pad.
PIN LED_B_pad/U0/U0:PAD; O_P:FLATSOFT%LED_B_pad/PAD.
USE ADLIB:NOR2B; Timer_2/timer_0/compareReg_RNO[9].
USE ADLIB:NOR2B; Timer_1/timer_0/bus_read_data_RNO_3[5].
USE ADLIB:OR3B; Timer_2/timer_0/counterReg_RNO_0[29].
USE ADLIB:XA1B; Timer_4/timer_0/counterReg_RNO[9].
USE ADLIB:NOR2B; Timer_4/timer_0/counterReg_RNI7S18[11].
USE ADLIB:NOR2B; Timer_4/timer_0/compareReg_RNO[1].
USE ADLIB:XA1C; Timer_4/timer_0/counterReg_RNO[3].
USE ADLIB:NOR2B; Timer_3/timer_0/controlReg_RNO[21].
USE ADLIB:MX2; Timer_1/timer_0/overflowReg_RNO_0[22].
USE ADLIB:MX2; Timer_4/timer_0/overflowReg_RNO_0[6].
USE ADLIB:NOR3; Timer_1/timer_0/WRITE_overflowReset8_0_a2_0; 
  ORIGNAME:'Timer_1/timer_0/WRITE.overflowReset8_0_a2_0'.
USE ADLIB:OR3; CoreAPB3_0/CAPB3lOII/PRDATA_0[24].
USE ADLIB:NOR2B; Timer_3/timer_0/bus_read_data_RNO_2[15].
USE ADLIB:NOR2A; Timer_1/timer_0/WRITE_overflowReset9_0_a2_0; 
  ORIGNAME:'Timer_1/timer_0/WRITE.overflowReset9_0_a2_0'.
USE ADLIB:XOR2; Timer_4/timer_0/overflowReg_RNIOK72[21].
USE ADLIB:MX2; Timer_2/timer_0/controlReg_RNO_0[4].
USE ADLIB:MSS_IF; cc3000fpga_MSS_0/MSS_ADLIB_INST/U_40; ACT_PKG:
  fg484, ACT_DIE:IP4X3M1, ACT_FCLK:100000000, ACT_CONFIG:0, 
  PRESERVE, CLS_ID:3%HARD%DSS%40%0, CLS_NAME:
  cc3000fpga_MSS_0/MSS_ADLIB_INST.
PIN cc3000fpga_MSS_0/MSS_ADLIB_INST/U_40:PIN4; O_P:
  FLATSOFT%cc3000fpga_MSS_0/MSS_ADLIB_INST/MSSPRDATA[11].
PIN cc3000fpga_MSS_0/MSS_ADLIB_INST/U_40:PIN5; O_P:
  FLATSOFT%cc3000fpga_MSS_0/MSS_ADLIB_INST/MSSPRDATA[10].
PIN cc3000fpga_MSS_0/MSS_ADLIB_INST/U_40:PIN6; O_P:
  FLATSOFT%cc3000fpga_MSS_0/MSS_ADLIB_INST/MSSPRDATA[12].
PIN cc3000fpga_MSS_0/MSS_ADLIB_INST/U_40:PIN1; O_P:
  FLATSOFT%cc3000fpga_MSS_0/MSS_ADLIB_INST/MSSPWDATA[10].
PIN cc3000fpga_MSS_0/MSS_ADLIB_INST/U_40:PIN2; O_P:
  FLATSOFT%cc3000fpga_MSS_0/MSS_ADLIB_INST/MSSPWDATA[11].
PIN cc3000fpga_MSS_0/MSS_ADLIB_INST/U_40:PIN3; O_P:
  FLATSOFT%cc3000fpga_MSS_0/MSS_ADLIB_INST/MSSPWDATA[12].
USE ADLIB:XOR2; Timer_4/timer_0/overflowReg_RNIMK72[12].
USE ADLIB:DFN1; Timer_4/timer_0/controlReg[13].
USE ADLIB:NOR3C; CoreAPB3_0/CAPB3lOII/PRDATA_0_a5_2[20].
USE ADLIB:XA1C; Timer_3/timer_0/counterReg_RNO[5].
USE ADLIB:NOR2B; Timer_2/timer_0/interrupt_status_RNO[1].
USE ADLIB:AO1; Timer_4/timer_0/bus_read_data_RNO[2].
USE ADLIB:MX2; Timer_3/timer_0/overflowReg_RNO_0[12].
USE ADLIB:NOR2B; Timer_4/timer_0/bus_read_data_RNO_1[2].
USE ADLIB:MX2; Timer_2/timer_0/interrupt_status_RNO_0[1].
USE ADLIB:MSS_IF; cc3000fpga_MSS_0/MSS_ADLIB_INST/U_51; ACT_PKG:
  fg484, ACT_DIE:IP4X3M1, ACT_FCLK:100000000, ACT_CONFIG:0, 
  PRESERVE, CLS_ID:3%HARD%DSS%51%0, CLS_NAME:
  cc3000fpga_MSS_0/MSS_ADLIB_INST.
PIN cc3000fpga_MSS_0/MSS_ADLIB_INST/U_51:PIN4; O_P:
  FLATSOFT%cc3000fpga_MSS_0/MSS_ADLIB_INST/FABPWDATA[11].
PIN cc3000fpga_MSS_0/MSS_ADLIB_INST/U_51:PIN5; O_P:
  FLATSOFT%cc3000fpga_MSS_0/MSS_ADLIB_INST/FABPWDATA[10].
PIN cc3000fpga_MSS_0/MSS_ADLIB_INST/U_51:PIN6; O_P:
  FLATSOFT%cc3000fpga_MSS_0/MSS_ADLIB_INST/FABPWDATA[12].
PIN cc3000fpga_MSS_0/MSS_ADLIB_INST/U_51:PIN1; O_P:
  FLATSOFT%cc3000fpga_MSS_0/MSS_ADLIB_INST/FABPRDATA[10].
PIN cc3000fpga_MSS_0/MSS_ADLIB_INST/U_51:PIN2; O_P:
  FLATSOFT%cc3000fpga_MSS_0/MSS_ADLIB_INST/FABPRDATA[11].
PIN cc3000fpga_MSS_0/MSS_ADLIB_INST/U_51:PIN3; O_P:
  FLATSOFT%cc3000fpga_MSS_0/MSS_ADLIB_INST/FABPRDATA[12].
USE ADLIB:NOR2B; Timer_2/timer_0/bus_read_data_RNO_2[29].
USE ADLIB:NOR3C; Timer_4/timer_0/counterReg_RNI7OAH2[20].
USE ADLIB:OR3; Timer_2/timer_0/bus_read_data_RNO_0[5].
USE ADLIB:XOR2; Timer_1/timer_0/overflowReg_RNIQ6ID[16].
USE ADLIB:NOR3C; CoreAPB3_0/CAPB3lOII/PRDATA_0_0_a5_2[29].
USE ADLIB:NOR2B; Timer_2/timer_0/compareReg_RNO[19].
USE ADLIB:OR3; Timer_3/timer_0/bus_read_data_RNO_0[6].
USE ADLIB:NOR2A; Timer_1/timer_0/WRITE_overflowReset9_0_a2; 
  ORIGNAME:'Timer_1/timer_0/WRITE.overflowReset9_0_a2'.
USE ADLIB:OR3; CoreAPB3_0/CAPB3lOII/PRDATA_0[22].
USE ADLIB:MX2; Timer_1/timer_0/controlReg_RNO_0[10].
USE ADLIB:MX2; Timer_4/timer_0/controlReg_RNO_0[30].
USE ADLIB:NOR2B; Timer_2/timer_0/controlReg_RNO[13].
USE ADLIB:OR2B; Timer_1/timer_0/compareReg_1_sqmuxa_i_0.
USE ADLIB:XOR2; Timer_2/timer_0/compareReg_RNIVMDC[14].
USE ADLIB:MX2; Timer_4/timer_0/compareReg_RNO_0[12].
USE ADLIB:XOR2; Timer_2/timer_0/compareReg_RNIPUCC[11].
USE ADLIB:NOR2B; Timer_2/timer_0/bus_read_data_RNO_2[14].
USE ADLIB:NOR2B; Timer_1/timer_0/compareReg_RNO[17].
USE ADLIB:NOR3C; Timer_3/timer_0/compareReg_RNI0QCI3[5].
USE ADLIB:MX2; Timer_2/timer_0/compareReg_RNO_0[2].
USE ADLIB:NOR2B; Timer_1/timer_0/bus_read_data_RNO_3[4].
USE ADLIB:OR3; Timer_4/timer_0/bus_read_data_RNO_0[12].
USE ADLIB:MX2; Timer_1/timer_0/controlReg_RNO_0[31].
USE ADLIB:NOR2B; Timer_2/timer_0/bus_read_data_RNO_1[16].
USE ADLIB:NOR3A; Timer_3/timer_0/interrupt_status_RNO_2[1].
USE ADLIB:DFN1; Timer_3/timer_0/overflowReg[21].
USE ADLIB:NOR2B; Timer_2/timer_0/overflowReg_RNO[2].
USE ADLIB:NOR2B; Timer_3/timer_0/compareReg_RNO[5].
USE ADLIB:OR3; Timer_2/timer_0/bus_read_data_RNO[31].
USE ADLIB:NOR2B; Timer_3/timer_0/bus_read_data_RNO_3[27].
USE ADLIB:XA1B; Timer_2/timer_0/counterReg_RNO[23].
USE ADLIB:AO1; Timer_3/timer_0/interrupt_status_RNO_1[1].
USE ADLIB:NOR2B; Timer_1/timer_0/controlReg_RNO[1].
USE ADLIB:DFN1; Timer_4/timer_0/controlReg[23].
USE ADLIB:OR3; Timer_2/timer_0/bus_read_data_RNO_0[22].
USE ADLIB:NOR3C; Timer_2/timer_0/compareReg_RNIVBTSB[0].
USE ADLIB:OR3; Timer_2/timer_0/overflowReg_RNIQUTK2[29].
USE ADLIB:DFN1; Timer_2/timer_0/compareReg[25].
USE ADLIB:DFN1E0; Timer_2/timer_0/bus_read_data[12].
USE ADLIB:AO1; Timer_2/timer_0/bus_read_data_RNO[18].
USE ADLIB:OR2A; Timer_3/timer_0/overflowReset_RNIH1USF_0.
USE ADLIB:NOR2B; Timer_2/timer_0/overflowReg_RNO[8].
USE ADLIB:DFN1E1; Timer_4/timer_0/counterReg[19].
USE ADLIB:MX2; Timer_1/timer_0/reset_interrupt_RNO_0.
USE ADLIB:DFN1E1; Timer_1/timer_0/counterReg[7].
USE ADLIB:MX2; Timer_2/timer_0/compareReg_RNO_0[4].
USE ADLIB:MX2; Timer_3/timer_0/compareReg_RNO_0[31].
USE ADLIB:NOR2B; Timer_3/timer_0/compareReg_RNO[7].
USE ADLIB:DFN1E0; Timer_1/timer_0/bus_read_data[29].
USE ADLIB:DFN1E1; Timer_1/timer_0/counterReg[22].
USE ADLIB:NOR3C; CoreAPB3_0/CAPB3lOII/PRDATA_0_a5_2[14].
USE ADLIB:NOR3; Timer_1/timer_0/WRITE_overflowReset8_0_a2_2; 
  ORIGNAME:'Timer_1/timer_0/WRITE.overflowReset8_0_a2_2'.
USE ADLIB:NOR2B; Timer_4/timer_0/overflowReg_RNO[17].
USE ADLIB:NOR2A; Timer_4/timer_0/counterReg_RNO[15].
USE ADLIB:OR3; Timer_1/timer_0/bus_read_data_RNO[31].
USE ADLIB:XOR2; Timer_4/timer_0/overflowReg_RNISS72[23].
USE ADLIB:XA1C; Timer_3/timer_0/compareReg_RNI87PI[5].
USE ADLIB:NOR2A; Timer_1/timer_0/WRITE_overflowReset9_0_a2_2; 
  ORIGNAME:'Timer_1/timer_0/WRITE.overflowReset9_0_a2_2'.
USE ADLIB:MSS_IF; cc3000fpga_MSS_0/MSS_ADLIB_INST/U_97; ACT_PKG:
  fg484, ACT_DIE:IP4X3M1, ACT_FCLK:100000000, ACT_CONFIG:0, 
  PRESERVE, CLS_ID:3%HARD%DSS%97%0, CLS_NAME:
  cc3000fpga_MSS_0/MSS_ADLIB_INST.
PIN cc3000fpga_MSS_0/MSS_ADLIB_INST/U_97:PIN5; O_P:
  FLATSOFT%cc3000fpga_MSS_0/MSS_ADLIB_INST/GPI[13].
PIN cc3000fpga_MSS_0/MSS_ADLIB_INST/U_97:PIN1; O_P:
  FLATSOFT%cc3000fpga_MSS_0/MSS_ADLIB_INST/GPO[13].
USE ADLIB:AO1; Timer_4/timer_0/bus_read_data_RNO[18].
USE ADLIB:DFN1E0; Timer_3/timer_0/bus_read_data[10].
USE ADLIB:MX2; Timer_1/timer_0/overflowReg_RNO_0[4].
USE ADLIB:NOR3C; 
  Timer_3/timer_0/timer_interrupt_1_sqmuxa_0_a6_0_4_RNIA6UUG.
USE ADLIB:MX2; Timer_3/timer_0/overflowReg_RNO_0[27].
USE ADLIB:XA1B; Timer_1/timer_0/counterReg_RNO[30].
USE ADLIB:NOR3C; Timer_1/timer_0/compareReg_RNI3LLFA[9].
USE ADLIB:NOR2B; Timer_3/timer_0/overflowReset_RNO_0.
USE ADLIB:MX2; Timer_4/timer_0/controlReg_RNO_0[12].
USE ADLIB:DFN1E1; Timer_2/timer_0/counterReg[30].
USE ADLIB:MX2; Timer_4/timer_0/controlReg_RNO_0[0].
USE ADLIB:DFN1E1; Timer_2/timer_0/counterReg[0].
USE ADLIB:NOR3A; Timer_3/timer_0/compareReg_RNIOS3P1[6].
USE ADLIB:XOR2; Timer_2/timer_0/overflowReg_RNIGH8N[5].
USE ADLIB:XA1C; Timer_1/timer_0/counterReg_RNO[2].
USE ADLIB:DFN1; Timer_2/timer_0/controlReg[0].
USE ADLIB:NOR2B; Timer_4/timer_0/fabint_RNO.
USE ADLIB:DFN1; Timer_4/timer_0/controlReg[7].
USE ADLIB:NOR2B; Timer_3/timer_0/compareReg_RNO[24].
USE ADLIB:OR2B; Timer_2/timer_0/compareReg_1_sqmuxa_i.
USE ADLIB:OR3; Timer_4/timer_0/overflowReset_RNO.
USE ADLIB:NOR2B; Timer_4/timer_0/bus_read_data_RNO_3[18].
USE ADLIB:OR3C; Timer_3/timer_0/counterReg_RNIQCB88[23].
USE ADLIB:DFN1; Timer_2/timer_0/overflowReset.
USE ADLIB:NOR2B; Timer_2/timer_0/bus_read_data_RNO_2[21].
USE ADLIB:OR3; Timer_4/timer_0/bus_read_data_RNO_0[26].
USE ADLIB:XOR2; Timer_4/timer_0/overflowReg_RNIQKPC[4].
USE ADLIB:NOR3C; Timer_2/timer_0/counterReg_RNO_1[31].
USE ADLIB:OR3; Timer_3/timer_0/overflowReg_RNI664S1[9].
USE ADLIB:NOR2B; CoreAPB3_0/CAPB3lOII/PRDATA_0_0_a5_0[12].
USE ADLIB:MSS_IF; cc3000fpga_MSS_0/MSS_ADLIB_INST/U_9; ACT_PKG:
  fg484, ACT_DIE:IP4X3M1, ACT_FCLK:100000000, ACT_CONFIG:0, 
  PRESERVE, CLS_ID:3%HARD%DSS%9%0, CLS_NAME:
  cc3000fpga_MSS_0/MSS_ADLIB_INST.
PIN cc3000fpga_MSS_0/MSS_ADLIB_INST/U_9:PIN4; O_P:
  FLATSOFT%cc3000fpga_MSS_0/MSS_ADLIB_INST/UART1RIn.
PIN cc3000fpga_MSS_0/MSS_ADLIB_INST/U_9:PIN5; O_P:
  FLATSOFT%cc3000fpga_MSS_0/MSS_ADLIB_INST/UART1DSRn.
PIN cc3000fpga_MSS_0/MSS_ADLIB_INST/U_9:PIN6; O_P:
  FLATSOFT%cc3000fpga_MSS_0/MSS_ADLIB_INST/UART1DCDn.
PIN cc3000fpga_MSS_0/MSS_ADLIB_INST/U_9:PIN1; O_P:
  FLATSOFT%cc3000fpga_MSS_0/MSS_ADLIB_INST/SPI1SSO[1].
PIN cc3000fpga_MSS_0/MSS_ADLIB_INST/U_9:PIN2; O_P:
  FLATSOFT%cc3000fpga_MSS_0/MSS_ADLIB_INST/SPI1SSO[2].
PIN cc3000fpga_MSS_0/MSS_ADLIB_INST/U_9:PIN3; O_P:
  FLATSOFT%cc3000fpga_MSS_0/MSS_ADLIB_INST/SPI1SSO[3].
USE ADLIB:NOR2B; Timer_1/timer_0/bus_read_data_RNO_2[4].
USE ADLIB:NOR2B; Timer_1/timer_0/bus_read_data_RNO_3[6].
USE ADLIB:XO1; Timer_4/timer_0/overflowReg_RNIMDJP[5].
USE ADLIB:NOR2B; Timer_1/timer_0/bus_read_data_RNO_1[24].
USE ADLIB:DFN1; Timer_4/timer_0/interrupt_status[0].
USE ADLIB:MX2; Timer_3/timer_0/compareReg_RNO_0[5].
USE ADLIB:OR3; Timer_4/timer_0/overflowReg_RNIUFIJ[26].
USE ADLIB:NOR2B; Timer_1/timer_0/bus_read_data_RNO_2[14].
USE ADLIB:XOR2; Timer_3/timer_0/overflowReg_RNI651A[5].
USE ADLIB:XO1; Timer_3/timer_0/overflowReg_RNIO6NQ[23].
USE ADLIB:NOR3A; Timer_3/timer_0/compareReg_RNIKNU22[0].
USE ADLIB:XOR2; Timer_1/timer_0/overflowReg_RNIIIHD[20].
USE ADLIB:DFN1; Timer_3/timer_0/overflowReg[12].
USE ADLIB:NOR2B; Timer_3/timer_0/overflowReg_RNO[22].
USE ADLIB:AO1; Timer_4/timer_0/bus_read_data_RNO[7].
USE ADLIB:OR3; Timer_2/timer_0/overflowReg_RNIM8928[11].
USE ADLIB:MX2; Timer_1/timer_0/controlReg_RNO_0[16].
USE ADLIB:XOR2; Timer_2/timer_0/compareReg_RNIVBJA[5].
USE ADLIB:NOR2B; Timer_4/timer_0/bus_read_data_RNO_3[5].
USE ADLIB:DFN1; Timer_2/timer_0/controlReg[18].
USE ADLIB:NOR2B; Timer_4/timer_0/compareReg_RNO[8].
USE ADLIB:DFN1; Timer_4/timer_0/overflowReg[14].
USE ADLIB:NOR2B; Timer_4/timer_0/overflowReg_RNO[5].
USE ADLIB:OR3; Timer_3/timer_0/bus_read_data_RNO_0[27].
USE ADLIB:AO1; CoreAPB3_0/CAPB3lOII/PRDATA_0_0[14].
USE ADLIB:DFN1; Timer_1/timer_0/controlReg[11].
USE ADLIB:DFN1E1; Timer_3/timer_0/counterReg[21].
USE ADLIB:OR3; CoreAPB3_0/CAPB3lOII/PRDATA_0_0[30].
USE ADLIB:DFN1E0; Timer_1/timer_0/bus_read_data[25].
USE ADLIB:NOR2B; Timer_3/timer_0/overflowReg_RNO[12].
USE ADLIB:OR2B; Timer_3/timer_0/counterReg_RNO_1[22].
USE ADLIB:MX2; Timer_3/timer_0/controlReg_RNO_0[23].
USE ADLIB:NOR2B; Timer_4/timer_0/compareReg_RNO[21].
USE ADLIB:DFN1E1; Timer_2/timer_0/counterReg[12].
USE ADLIB:XA1B; Timer_1/timer_0/counterReg_RNO[12].
USE ADLIB:XOR2; Timer_3/timer_0/overflowReg_RNI2T0A[3].
USE ADLIB:XOR2; Timer_2/timer_0/overflowReg_RNIMT8N[8].
USE ADLIB:MSS_IF; cc3000fpga_MSS_0/MSS_ADLIB_INST/U_82; ACT_PKG:
  fg484, ACT_DIE:IP4X3M1, ACT_FCLK:100000000, ACT_CONFIG:0, 
  PRESERVE, CLS_ID:3%HARD%DSS%82%0, CLS_NAME:
  cc3000fpga_MSS_0/MSS_ADLIB_INST.
PIN cc3000fpga_MSS_0/MSS_ADLIB_INST/U_82:PIN1; O_P:
  FLATSOFT%cc3000fpga_MSS_0/MSS_ADLIB_INST/ACEFLAGS[20].
PIN cc3000fpga_MSS_0/MSS_ADLIB_INST/U_82:PIN2; O_P:
  FLATSOFT%cc3000fpga_MSS_0/MSS_ADLIB_INST/ACEFLAGS[21].
PIN cc3000fpga_MSS_0/MSS_ADLIB_INST/U_82:PIN3; O_P:
  FLATSOFT%cc3000fpga_MSS_0/MSS_ADLIB_INST/ACEFLAGS[22].
USE ADLIB:NOR3A; Timer_2/timer_0/compareReg_RNIQBMH1[11].
USE ADLIB:MX2; Timer_4/timer_0/compareReg_RNO_0[29].
USE ADLIB:XO1; Timer_3/timer_0/overflowReg_RNIEEMQ[2].
USE ADLIB:XOR2; Timer_2/timer_0/overflowReg_RNI2U3F[14].
USE ADLIB:OR2B; Timer_3/timer_0/counterReg_RNIIKJ15[15].
USE ADLIB:DFN1E0; Timer_3/timer_0/bus_read_data[5].
USE ADLIB:NOR2B; Timer_2/timer_0/bus_read_data_RNO_2[18].
USE ADLIB:NOR2B; Timer_1/timer_0/bus_read_data_RNO_3[30].
USE ADLIB:MX2; Timer_1/timer_0/compareReg_RNO_0[12].
USE ADLIB:NOR3; Timer_2/timer_0/counterReg_RNO[25].
USE ADLIB:DFN1; Timer_4/timer_0/overflowReg[19].
USE ADLIB:NOR2B; Timer_4/timer_0/bus_read_data_RNO_1[29].
USE ADLIB:DFN1; Timer_2/timer_0/controlReg[28].
USE ADLIB:XOR2; Timer_1/timer_0/compareReg_RNIHNML[18].
USE ADLIB:OR2A; Timer_4/timer_0/overflowReset_RNI1CIO6_0.
USE ADLIB:MX2; Timer_2/timer_0/compareReg_RNO_0[25].
USE ADLIB:NOR2B; Timer_3/timer_0/bus_read_data_RNO_1[22].
USE ADLIB:OR2A; Timer_2/timer_0/counterReg_RNO_0[21].
USE ADLIB:MX2; Timer_3/timer_0/controlReg_RNO_0[29].
USE ADLIB:MX2; Timer_2/timer_0/compareReg_RNO_0[0].
USE ADLIB:NOR2B; Timer_2/timer_0/bus_read_data_RNO_3[31].
USE ADLIB:DFN1; Timer_4/timer_0/compareReg[19].
USE ADLIB:DFN1; Timer_1/timer_0/controlReg[21].
USE ADLIB:NOR2B; Timer_3/timer_0/counterReg_RNIVETG[4].
USE ADLIB:NOR2B; Timer_1/timer_0/controlReg_RNO[9].
USE ADLIB:NOR2B; Timer_1/timer_0/bus_read_data_RNO_1[7].
USE ADLIB:DFN1E1; Timer_1/timer_0/counterReg[21].
USE ADLIB:DFN1; Timer_1/timer_0/compareReg[22].
USE ADLIB:NOR2B; Timer_2/timer_0/bus_read_data_RNO_1[27].
USE ADLIB:DFN1E0; Timer_1/timer_0/bus_read_data[21].
USE ADLIB:XA1B; Timer_2/timer_0/counterReg_RNO[22].
USE ADLIB:NOR2B; CoreAPB3_0/CAPB3lOII/PRDATA_0_a5_0[19].
USE ADLIB:NOR2B; Timer_1/timer_0/controlReg_RNO[0].
USE ADLIB:MSS_CCC_GL_IF; 
  cc3000fpga_MSS_0/MSS_CCC_0/I_MSSCCC/U_TILE3; VCOFREQUENCY:
  '-1.000000', PRESERVE, CLS_ID:11%HARD%DSSCCC%2%1, CLS_NAME:
  cc3000fpga_MSS_0/MSS_CCC_0/I_MSSCCC.
PIN cc3000fpga_MSS_0/MSS_CCC_0/I_MSSCCC/U_TILE3:PIN3; O_P:
  FLATSOFT%cc3000fpga_MSS_0/MSS_CCC_0/I_MSSCCC/CLKC.
PIN cc3000fpga_MSS_0/MSS_CCC_0/I_MSSCCC/U_TILE3:PIN1; O_P:
  FLATSOFT%cc3000fpga_MSS_0/MSS_CCC_0/I_MSSCCC/YC.
PIN cc3000fpga_MSS_0/MSS_CCC_0/I_MSSCCC/U_TILE3:PIN5; O_P:
  FLATSOFT%cc3000fpga_MSS_0/MSS_CCC_0/I_MSSCCC/GLC.
USE ADLIB:DFN1E1; Timer_3/timer_0/counterReg[4].
USE ADLIB:MX2; Timer_2/timer_0/compareReg_RNO_0[16].
USE ADLIB:OR3; Timer_4/timer_0/bus_read_data_RNO_0[15].
USE ADLIB:AO1; Timer_3/timer_0/bus_read_data_RNO[28].
USE ADLIB:DFN1E1; Timer_3/timer_0/counterReg[9].
USE ADLIB:NOR2B; Timer_4/timer_0/bus_read_data_RNO_3[13].
USE ADLIB:DFN1; Timer_2/timer_0/compareReg[5].
USE ADLIB:DFN1; Timer_4/timer_0/overflowReg[16].
USE ADLIB:DFN1; Timer_4/timer_0/compareReg[2].
USE ADLIB:DFN1; Timer_3/timer_0/overflowReg[2].
USE ADLIB:NOR2B; Timer_2/timer_0/overflowReg_RNO[26].
USE ADLIB:NOR2B; Timer_2/timer_0/bus_read_data_RNO_0[25].
USE ADLIB:DFN1; Timer_3/timer_0/overflowReg[6].
USE ADLIB:MX2; Timer_1/timer_0/overflowReg_RNO_0[3].
USE ADLIB:NOR2B; Timer_3/timer_0/bus_read_data_RNO_2[2].
USE ADLIB:MX2; Timer_4/timer_0/controlReg_RNO_0[6].
USE ADLIB:DFN1; Timer_2/timer_0/overflowReg[13].
USE ADLIB:XOR2; Timer_1/timer_0/overflowReg_RNIS6ID[25].
USE ADLIB:DFN1; Timer_2/timer_0/interrupt_status[0].
USE ADLIB:AO1; Timer_3/timer_0/reset_interrupt_RNO_2.
USE ADLIB:XA1C; Timer_2/timer_0/compareReg_RNIMN6L[1].
USE ADLIB:MX2; Timer_2/timer_0/compareReg_RNO_0[11].
USE ADLIB:NOR2B; CoreAPB3_0/CAPB3lOII/PRDATA_0_0_a5_0[11].
USE ADLIB:DFN1E1; Timer_3/timer_0/counterReg[3].
USE ADLIB:DFN1; Timer_4/timer_0/compareReg[15].
USE ADLIB:MX2; Timer_1/timer_0/compareReg_RNO_0[8].
USE ADLIB:MSS_IF; cc3000fpga_MSS_0/MSS_ADLIB_INST/U_63; ACT_PKG:
  fg484, ACT_DIE:IP4X3M1, ACT_FCLK:100000000, ACT_CONFIG:0, 
  PRESERVE, CLS_ID:3%HARD%DSS%63%0, CLS_NAME:
  cc3000fpga_MSS_0/MSS_ADLIB_INST.
PIN cc3000fpga_MSS_0/MSS_ADLIB_INST/U_63:PIN1; O_P:
  FLATSOFT%cc3000fpga_MSS_0/MSS_ADLIB_INST/VCC15GOOD.
PIN cc3000fpga_MSS_0/MSS_ADLIB_INST/U_63:PIN2; O_P:
  FLATSOFT%cc3000fpga_MSS_0/MSS_ADLIB_INST/VCC33GOOD.
USE ADLIB:NOR2B; Timer_3/timer_0/counterReg_RNI7EMP[27].
USE ADLIB:OR3B; Timer_2/timer_0/overflowReset_RNI1N9HI_0.
USE ADLIB:AO1; Timer_1/timer_0/bus_read_data_RNO[13].
USE ADLIB:AO1; CoreAPB3_0/CAPB3lOII/PRDATA_0_0[26].
USE ADLIB:NOR2B; Timer_3/timer_0/compareReg_RNO[1].
USE ADLIB:XOR2; Timer_4/timer_0/compareReg_RNI3MS9[10].
USE ADLIB:AOI1; Timer_3/timer_0/counterReg_RNO_0[23].
USE ADLIB:DFN1E0; Timer_3/timer_0/bus_read_data[1].
USE ADLIB:AO1; Timer_1/timer_0/bus_read_data_RNO_2[31].
USE ADLIB:DFN1E0; Timer_1/timer_0/bus_read_data[16].
USE ADLIB:NOR3C; Timer_2/timer_0/counterReg_RNO_0[30].
USE ADLIB:DFN1E0; Timer_1/timer_0/bus_read_data[4].
USE ADLIB:DFN1; Timer_1/timer_0/compareReg[15].
USE ADLIB:XOR2; Timer_3/timer_0/overflowReg_RNIK5MG[25].
USE ADLIB:DFN1; Timer_1/timer_0/overflowReg[0].
USE ADLIB:IOPAD_TRI; LED_1_pad/U0/U0; PRESERVE, CLS_ID:
  19%HARD%IO%0%0, CLS_NAME:LED_1_pad.
PIN LED_1_pad/U0/U0:PAD; O_P:FLATSOFT%LED_1_pad/PAD.
USE ADLIB:NOR2B; Timer_3/timer_0/overflowReset_RNO_1.
USE ADLIB:AO1; Timer_2/timer_0/bus_read_data_RNO[2].
USE ADLIB:NOR2B; Timer_1/timer_0/bus_read_data_RNO_1[28].
USE ADLIB:DFN1; Timer_1/timer_0/compareReg[4].
USE ADLIB:MX2; Timer_4/timer_0/compareReg_RNO_0[13].
USE ADLIB:DFN1; Timer_4/timer_0/compareReg[26].
USE ADLIB:NOR2B; Timer_1/timer_0/bus_read_data_RNO_2[18].
USE ADLIB:NOR2B; Timer_3/timer_0/controlReg_RNO[24].
USE ADLIB:DFN1; Timer_3/timer_0/compareReg[12].
USE ADLIB:NOR2B; Timer_1/timer_0/bus_read_data_RNO_2[9].
USE ADLIB:NOR3C; CoreAPB3_0/CAPB3lOII/PRDATA_0_0_a5_2[27].
USE ADLIB:NOR3B; Timer_1/BUS_WRITE_EN_0_a5_0_a2.
USE ADLIB:NOR2B; Timer_4/timer_0/bus_read_data_RNO_1[21].
USE ADLIB:NOR2B; Timer_4/timer_0/overflowReg_RNO[20].
USE ADLIB:NOR2B; Timer_3/timer_0/overflowReg_RNO[23].
USE ADLIB:MX2; Timer_2/timer_0/overflowReg_RNO_0[16].
USE ADLIB:AO1; Timer_4/timer_0/bus_read_data_RNO[5].
USE ADLIB:XOR2; Timer_1/timer_0/overflowReg_RNIUEID[18].
USE ADLIB:NOR3C; Timer_4/timer_0/counterReg_RNIEBR[25].
USE ADLIB:NOR2B; Timer_2/timer_0/bus_read_data_RNO_1[19].
USE ADLIB:AO1; Timer_1/timer_0/reset_interrupt_RNO_2.
USE ADLIB:NOR2B; Timer_1/timer_0/overflowReg_RNO[31].
USE ADLIB:NOR2B; Timer_1/timer_0/overflowReg_RNO[20].
USE ADLIB:XO1; Timer_1/timer_0/overflowReg_RNICK121[17].
USE ADLIB:NOR2B; Timer_3/timer_0/bus_read_data_RNO_2[5].
USE ADLIB:NOR2B; CoreAPB3_0/CAPB3lOII/PRDATA_0_0_a5_0[31].
USE ADLIB:NOR2B; Timer_2/timer_0/bus_read_data_RNO_2[13].
USE ADLIB:AO1; Timer_1/timer_0/bus_read_data_RNO[3].
USE ADLIB:NOR2B; Timer_4/timer_0/controlReg_RNO[1].
USE ADLIB:NOR2B; Timer_2/timer_0/compareReg_RNO[28].
USE ADLIB:AO1; Timer_1/timer_0/bus_read_data_RNO[7].
USE ADLIB:NOR3C; Timer_3/BUS_WRITE_EN_0_a5_0_a2_0.
USE ADLIB:NOR2B; Timer_4/timer_0/bus_read_data_RNO_2[12].
USE ADLIB:NOR2B; Timer_3/timer_0/overflowReg_RNO[13].
USE ADLIB:NOR2B; Timer_4/timer_0/bus_read_data_RNO_3[27].
USE ADLIB:DFN1; Timer_4/timer_0/controlReg[3].
USE ADLIB:NOR3B; Timer_4/timer_0/controlReg_RNI6FKH[2].
USE ADLIB:XA1C; Timer_2/timer_0/compareReg_RNICJ1N[9].
USE ADLIB:MX2; Timer_3/timer_0/overflowReg_RNO_0[22].
USE ADLIB:NOR3C; CoreAPB3_0/CAPB3lOII/PRDATA_0_a5_2[6].
USE ADLIB:DFN1E1; Timer_2/timer_0/counterReg[28].
USE ADLIB:AO1; Timer_2/timer_0/bus_read_data_RNO[3].
USE ADLIB:OR2B; Timer_1/timer_0/counterReg_RNO_0[31].
USE ADLIB:NOR2B; Timer_4/timer_0/compareReg_RNO[0].
USE ADLIB:NOR2B; Timer_4/timer_0/compareReg_RNO[6].
USE ADLIB:DFN1; Timer_1/timer_0/overflowReg[22].
USE ADLIB:MX2; Timer_1/timer_0/controlReg_RNO_0[14].
USE ADLIB:AX1C; Timer_1/timer_0/counterReg_RNO_0[29].
USE ADLIB:NOR2B; Timer_2/timer_0/bus_read_data_RNO_3[6].
USE ADLIB:XO1; Timer_4/timer_0/overflowReg_RNI6UG4[19].
USE ADLIB:NOR3C; Timer_1/timer_0/counterReg_RNIMEM32[2].
USE ADLIB:DFN1; Timer_3/timer_0/controlReg[31].
USE ADLIB:DFN1; Timer_1/timer_0/compareReg[28].
USE ADLIB:MX2; Timer_4/timer_0/controlReg_RNO_0[10].
USE ADLIB:MSS_IF; cc3000fpga_MSS_0/MSS_ADLIB_INST/U_66; ACT_PKG:
  fg484, ACT_DIE:IP4X3M1, ACT_FCLK:100000000, ACT_CONFIG:0, 
  PRESERVE, CLS_ID:3%HARD%DSS%66%0, CLS_NAME:
  cc3000fpga_MSS_0/MSS_ADLIB_INST.
PIN cc3000fpga_MSS_0/MSS_ADLIB_INST/U_66:PIN4; O_P:
  FLATSOFT%cc3000fpga_MSS_0/MSS_ADLIB_INST/LVTTL7EN.
PIN cc3000fpga_MSS_0/MSS_ADLIB_INST/U_66:PIN5; O_P:
  FLATSOFT%cc3000fpga_MSS_0/MSS_ADLIB_INST/LVTTL6EN.
PIN cc3000fpga_MSS_0/MSS_ADLIB_INST/U_66:PIN1; O_P:
  FLATSOFT%cc3000fpga_MSS_0/MSS_ADLIB_INST/LVTTL6.
PIN cc3000fpga_MSS_0/MSS_ADLIB_INST/U_66:PIN2; O_P:
  FLATSOFT%cc3000fpga_MSS_0/MSS_ADLIB_INST/LVTTL7.
USE ADLIB:NOR2; Timer_4/timer_0/counterReg_RNO[0].
USE ADLIB:NOR2B; Timer_1/timer_0/bus_read_data_RNO_2[22].
USE ADLIB:MX2; Timer_3/timer_0/overflowReg_RNO_0[9].
USE ADLIB:NOR2B; Timer_1/timer_0/overflowReg_RNO[8].
USE ADLIB:NOR2B; CoreAPB3_0/CAPB3lOII/PRDATA_0_0_a5_0[29].
USE ADLIB:NOR2B; Timer_2/timer_0/bus_read_data_RNO_3[14].
USE ADLIB:OA1C; Timer_4/timer_0/overflowReset_RNIBL0U.
USE ADLIB:DFN1E0; Timer_3/timer_0/bus_read_data[6].
USE ADLIB:NOR2B; Timer_3/timer_0/bus_read_data_RNO_1[31].
USE ADLIB:DFN1; Timer_2/timer_0/overflowReg[18].
USE ADLIB:NOR3C; Timer_2/timer_0/counterReg_RNIMCR51[25].
USE ADLIB:AO1; Timer_4/timer_0/interrupt_status_RNO_1[0].
USE ADLIB:NOR2B; Timer_3/timer_0/compareReg_RNO[10].
USE ADLIB:OR3; Timer_3/timer_0/bus_read_data_RNO_0[14].
USE ADLIB:NOR2B; Timer_2/timer_0/compareReg_RNO[22].
USE ADLIB:MX2; Timer_1/timer_0/controlReg_RNO_0[11].
USE ADLIB:XOR2; Timer_1/timer_0/overflowReg_RNIQ2ID[24].
USE ADLIB:NOR2B; Timer_4/timer_0/bus_read_data_RNO_0[29].
USE ADLIB:XOR2; Timer_4/timer_0/overflowReg_RNI0982[17].
USE ADLIB:NOR2B; Timer_2/timer_0/counterReg_RNI5USI[21].
USE ADLIB:NOR2B; Timer_2/timer_0/bus_read_data_RNO_0[30].
USE ADLIB:XO1; Timer_3/timer_0/overflowReg_RNIEVC11[19].
USE ADLIB:NOR2B; Timer_1/timer_0/bus_read_data_RNO_2[5].
USE ADLIB:XA1B; Timer_4/timer_0/counterReg_RNO[30].
USE ADLIB:DFN1E1; Timer_1/timer_0/counterReg[16].
USE ADLIB:NOR2B; CoreAPB3_0/CAPB3lOII/PRDATA_0_0_a5_0[10].
USE ADLIB:NOR2B; Timer_4/timer_0/bus_read_data_RNO_2[26].
USE ADLIB:NOR2B; Timer_3/timer_0/bus_read_data_RNO_1[25].
USE ADLIB:MSS_IF; cc3000fpga_MSS_0/MSS_ADLIB_INST/U_52; ACT_PKG:
  fg484, ACT_DIE:IP4X3M1, ACT_FCLK:100000000, ACT_CONFIG:0, 
  PRESERVE, CLS_ID:3%HARD%DSS%52%0, CLS_NAME:
  cc3000fpga_MSS_0/MSS_ADLIB_INST.
PIN cc3000fpga_MSS_0/MSS_ADLIB_INST/U_52:PIN4; O_P:
  FLATSOFT%cc3000fpga_MSS_0/MSS_ADLIB_INST/FABPWDATA[14].
PIN cc3000fpga_MSS_0/MSS_ADLIB_INST/U_52:PIN5; O_P:
  FLATSOFT%cc3000fpga_MSS_0/MSS_ADLIB_INST/FABPWDATA[13].
PIN cc3000fpga_MSS_0/MSS_ADLIB_INST/U_52:PIN6; O_P:
  FLATSOFT%cc3000fpga_MSS_0/MSS_ADLIB_INST/FABPWDATA[15].
PIN cc3000fpga_MSS_0/MSS_ADLIB_INST/U_52:PIN1; O_P:
  FLATSOFT%cc3000fpga_MSS_0/MSS_ADLIB_INST/FABPRDATA[13].
PIN cc3000fpga_MSS_0/MSS_ADLIB_INST/U_52:PIN2; O_P:
  FLATSOFT%cc3000fpga_MSS_0/MSS_ADLIB_INST/FABPRDATA[14].
PIN cc3000fpga_MSS_0/MSS_ADLIB_INST/U_52:PIN3; O_P:
  FLATSOFT%cc3000fpga_MSS_0/MSS_ADLIB_INST/FABPRDATA[15].
USE ADLIB:XNOR2; Timer_2/timer_0/un1_compareReg_8_0_x2.
USE ADLIB:XA1C; Timer_2/timer_0/counterReg_RNO[21].
USE ADLIB:NOR2B; Timer_2/timer_0/bus_read_data_RNO_4[0].
USE ADLIB:NOR2B; Timer_2/timer_0/overflowReg_RNO[12].
USE ADLIB:NOR2B; Timer_1/timer_0/controlReg_RNO[13].
USE ADLIB:OR3; Timer_4/timer_0/overflowReg_RNI4IDO3[24].
USE ADLIB:NOR2B; Timer_4/timer_0/interrupt_status_RNO[0].
USE ADLIB:AX1C; Timer_3/timer_0/counterReg_RNO_0[19].
USE ADLIB:AO1; Timer_2/timer_0/bus_read_data_RNO[10].
USE ADLIB:DFN1E0; Timer_3/timer_0/bus_read_data[24].
USE ADLIB:NOR2B; Timer_1/timer_0/bus_read_data_RNO_1[23].
USE ADLIB:OR3; Timer_1/timer_0/bus_read_data_RNO_0[20].
USE ADLIB:DFN1; Timer_2/timer_0/overflowReg[30].
USE ADLIB:NOR2B; Timer_2/timer_0/bus_read_data_RNO_1[11].
USE ADLIB:NOR2B; Timer_4/timer_0/compareReg_RNO[4].
USE ADLIB:NOR2B; Timer_3/timer_0/bus_read_data_RNO_3[9].
USE ADLIB:NOR2B; Timer_1/timer_0/bus_read_data_RNO_2[13].
USE ADLIB:NOR2B; Timer_1/timer_0/compareReg_RNO[26].
USE ADLIB:NOR2B; Timer_1/timer_0/bus_read_data_RNO_3[10].
USE ADLIB:NOR2B; Timer_1/timer_0/bus_read_data_RNO_1[16].
USE ADLIB:XOR2; Timer_4/timer_0/compareReg_RNIDR58[6].
USE ADLIB:DFN1; Timer_1/timer_0/controlReg[12].
USE ADLIB:DFN1; Timer_3/timer_0/reset_interrupt.
USE ADLIB:MX2; Timer_2/timer_0/compareReg_RNO_0[13].
USE ADLIB:OR3; CoreAPB3_0/CAPB3lOII/PRDATA_0[18].
USE ADLIB:XO1; Timer_4/timer_0/overflowReg_RNIG51F[24].
USE ADLIB:XA1C; Timer_2/timer_0/counterReg_RNO[19].
USE ADLIB:AO1; Timer_4/timer_0/bus_read_data_RNO[10].
USE ADLIB:NOR3C; Timer_3/BUS_WRITE_EN_0_a5_0_a2.
USE ADLIB:XA1C; Timer_3/timer_0/counterReg_RNO[14].
USE ADLIB:NOR2B; Timer_3/timer_0/compareReg_RNO[8].
USE ADLIB:DFN1; Timer_4/timer_0/controlReg[2].
USE ADLIB:MX2; Timer_1/timer_0/overflowReg_RNO_0[24].
USE ADLIB:DFN1E0; Timer_4/timer_0/bus_read_data[18].
USE ADLIB:NOR3C; Timer_4/timer_0/overflowReset_RNO_2.
USE ADLIB:NOR2B; Timer_1/timer_0/controlReg_RNO[30].
USE ADLIB:IOPAD_IN; cc3000fpga_MSS_0/MSS_GPIO_0_GPIO_2_IN/U0; 
  ORIGNAME:cc3000fpga_MSS_0/MSS_GPIO_0_GPIO_2_IN, ACT_PIN:W1, 
  ACT_CONFIG:0, IO_IS_DSS, PRESERVE, CLS_ID:16%HARD%IO%0%0, 
  CLS_NAME:cc3000fpga_MSS_0/MSS_GPIO_0_GPIO_2_IN.
PIN cc3000fpga_MSS_0/MSS_GPIO_0_GPIO_2_IN/U0:PAD; O_P:
  FLATSOFT%cc3000fpga_MSS_0/MSS_GPIO_0_GPIO_2_IN/PAD.
PIN cc3000fpga_MSS_0/MSS_GPIO_0_GPIO_2_IN/U0:Y; O_P:
  FLATSOFT%cc3000fpga_MSS_0/MSS_GPIO_0_GPIO_2_IN/Y.
USE ADLIB:NOR2B; Timer_4/timer_0/bus_read_data_RNO_1[14].
USE ADLIB:OR2B; Timer_4/timer_0/compareReg_1_sqmuxa_i.
USE ADLIB:MX2; Timer_2/timer_0/compareReg_RNO_0[29].
USE ADLIB:XA1C; Timer_1/timer_0/counterReg_RNO[6].
USE ADLIB:AO1; Timer_2/timer_0/bus_read_data_RNO_2[8].
USE ADLIB:AO1; CoreAPB3_0/CAPB3lOII/PRDATA_0_0[20].
USE ADLIB:MX2; Timer_2/timer_0/controlReg_RNO_0[24].
USE ADLIB:NOR2B; CoreAPB3_0/CAPB3lOII/PRDATA_0_0_a5_0[30].
USE ADLIB:NOR2A; Timer_2/timer_0/counterReg_RNO[27].
USE ADLIB:MX2; Timer_3/timer_0/overflowReg_RNO_0[14].
USE ADLIB:OR2A; Timer_1/timer_0/un1_fabint8_0_0_0.
USE ADLIB:DFN1E1; Timer_4/timer_0/counterReg[31].
USE ADLIB:OR3; Timer_4/timer_0/bus_read_data_RNO[29].
USE ADLIB:DFN1E1; Timer_4/timer_0/counterReg[27].
USE ADLIB:OR3; Timer_3/timer_0/overflowReg_RNIAJQU3[12].
USE ADLIB:XA1C; Timer_3/timer_0/counterReg_RNO[2].
USE ADLIB:DFN1; Timer_2/timer_0/overflowReg[25].
USE ADLIB:NOR3C; Timer_1/timer_0/counterReg_RNILIEU[20].
USE ADLIB:NOR2A; Timer_1/timer_0/counterReg_RNO[18].
USE ADLIB:DFN1E1; Timer_4/timer_0/counterReg[23].
USE ADLIB:AO1; Timer_1/timer_0/bus_read_data_RNO[4].
USE ADLIB:XOR2; Timer_4/timer_0/compareReg_RNI5US9[11].
USE ADLIB:NOR2B; Timer_2/timer_0/compareReg_RNIGGAQ2[1].
USE ADLIB:MX2; Timer_4/timer_0/compareReg_RNO_0[17].
USE ADLIB:NOR2B; Timer_3/timer_0/overflowReset_RNI19DS.
USE ADLIB:AND2; Timer_3/timer_0/bus_read_data_10_iv_0_RNO_0[24].
USE ADLIB:DFN1; Timer_1/timer_0/controlReg[22].
USE ADLIB:DFN1E0; Timer_2/timer_0/bus_read_data[27].
USE ADLIB:NOR2B; Timer_3/timer_0/overflowReg_RNO[30].
USE ADLIB:DFN1; Timer_2/timer_0/controlReg[12].
USE ADLIB:MX2; Timer_3/timer_0/controlReg_RNO_0[16].
USE ADLIB:NOR2B; Timer_2/timer_0/counterReg_RNIJUUI[19].
USE ADLIB:NOR2B; Timer_4/timer_0/controlReg_RNO[9].
USE ADLIB:NOR3A; Timer_4/timer_0/compareReg_RNIQVF21[1].
USE ADLIB:AO1; Timer_1/timer_0/bus_read_data_RNO[29].
USE ADLIB:NOR2B; Timer_1/timer_0/controlReg_RNO[29].
USE ADLIB:NOR2B; CoreAPB3_0/CAPB3lOII/PRDATA_0_a5_0[14].
USE ADLIB:DFN1E1; Timer_4/timer_0/counterReg[30].
USE ADLIB:NOR2A; Timer_3/timer_0/counterReg_RNO[19].
USE ADLIB:MX2; Timer_1/timer_0/overflowReg_RNO_0[10].
USE ADLIB:NOR2B; Timer_4/timer_0/overflowReg_RNO[6].
USE ADLIB:OR3; Timer_4/timer_0/bus_read_data_RNO_0[21].
USE ADLIB:MSS_IF; cc3000fpga_MSS_0/MSS_ADLIB_INST/U_80; ACT_PKG:
  fg484, ACT_DIE:IP4X3M1, ACT_FCLK:100000000, ACT_CONFIG:0, 
  PRESERVE, CLS_ID:3%HARD%DSS%80%0, CLS_NAME:
  cc3000fpga_MSS_0/MSS_ADLIB_INST.
PIN cc3000fpga_MSS_0/MSS_ADLIB_INST/U_80:PIN1; O_P:
  FLATSOFT%cc3000fpga_MSS_0/MSS_ADLIB_INST/ACEFLAGS[14].
PIN cc3000fpga_MSS_0/MSS_ADLIB_INST/U_80:PIN2; O_P:
  FLATSOFT%cc3000fpga_MSS_0/MSS_ADLIB_INST/ACEFLAGS[15].
PIN cc3000fpga_MSS_0/MSS_ADLIB_INST/U_80:PIN3; O_P:
  FLATSOFT%cc3000fpga_MSS_0/MSS_ADLIB_INST/ACEFLAGS[16].
USE ADLIB:NOR2B; Timer_4/timer_0/controlReg_RNO[0].
USE ADLIB:MX2; Timer_3/timer_0/controlReg_RNO_0[3].
USE ADLIB:MX2; Timer_4/timer_0/controlReg_RNO_0[8].
USE ADLIB:XOR2; Timer_2/timer_0/overflowReg_RNIO19N[9].
USE ADLIB:XOR2; Timer_3/timer_0/compareReg_RNIVU6J[19].
USE ADLIB:NOR2B; Timer_4/timer_0/bus_read_data_RNO_2[6].
USE ADLIB:MX2; Timer_3/timer_0/overflowReg_RNO_0[5].
USE ADLIB:NOR2B; Timer_1/timer_0/bus_read_data_RNO_1[9].
USE ADLIB:NOR2B; Timer_3/timer_0/overflowReg_RNO[4].
USE ADLIB:XOR2; Timer_1/timer_0/compareReg_RNI34QB[2].
USE ADLIB:MX2; Timer_4/timer_0/controlReg_RNO_0[14].
USE ADLIB:MX2; Timer_3/timer_0/controlReg_RNO_0[15].
USE ADLIB:DFN1E0; Timer_3/timer_0/bus_read_data[23].
USE ADLIB:OR3; Timer_2/timer_0/overflowReg_RNIMNJ42[30].
USE ADLIB:NOR2B; Timer_1/timer_0/bus_read_data_RNO_3[22].
USE ADLIB:AO1; Timer_2/timer_0/bus_read_data_RNO_2[31].
USE ADLIB:NOR2B; Timer_2/timer_0/controlReg_RNO[14].
USE ADLIB:XOR2; Timer_1/timer_0/compareReg_RNI9NLL[14].
USE ADLIB:NOR2B; Timer_1/timer_0/controlReg_RNO[22].
USE ADLIB:DFN1E0; Timer_4/timer_0/bus_read_data[8].
USE ADLIB:XO1; Timer_2/timer_0/overflowReg_RNIG7C61[1].
USE ADLIB:NOR2B; Timer_4/timer_0/bus_read_data_RNO_2[15].
USE ADLIB:MX2; Timer_1/timer_0/overflowReg_RNO_0[15].
USE ADLIB:NOR2A; Timer_2/timer_0/overflowReset_RNIT62K.
USE ADLIB:DFN1E0; Timer_4/timer_0/bus_read_data[28].
USE ADLIB:XA1B; Timer_3/timer_0/counterReg_RNO[18].
PIN Timer_3/timer_0/counterReg_RNO[18]:A; O_P:
  LCOM%Timer_3/timer_0/counterReg_RNO_0[18]/A.
PIN Timer_3/timer_0/counterReg_RNO[18]:B; O_P:
  LCOM%Timer_3/timer_0/counterReg_RNO_0[18]/B.
PIN Timer_3/timer_0/counterReg_RNO[18]:C; O_P:
  LCOM%Timer_3/timer_0/counterReg_RNO[18]/B.
USE ADLIB:NOR2B; Timer_1/timer_0/controlReg_RNO[20].
USE ADLIB:OR3; Timer_4/timer_0/bus_read_data_RNO[1].
USE ADLIB:DFN1; Timer_2/timer_0/controlReg[22].
USE ADLIB:NOR2B; Timer_2/timer_0/bus_read_data_RNO_3[18].
USE ADLIB:DFN1E0; Timer_2/timer_0/bus_read_data[9].
USE ADLIB:MX2; Timer_3/timer_0/controlReg_RNO_0[20].
USE ADLIB:NOR2B; Timer_1/timer_0/bus_read_data_RNO_1[3].
USE ADLIB:OR3; Timer_3/timer_0/bus_read_data_RNO_0[18].
USE ADLIB:MSS_IF; cc3000fpga_MSS_0/MSS_ADLIB_INST/U_95; ACT_PKG:
  fg484, ACT_DIE:IP4X3M1, ACT_FCLK:100000000, ACT_CONFIG:0, 
  PRESERVE, CLS_ID:3%HARD%DSS%95%0, CLS_NAME:
  cc3000fpga_MSS_0/MSS_ADLIB_INST.
PIN cc3000fpga_MSS_0/MSS_ADLIB_INST/U_95:PIN4; O_P:
  FLATSOFT%cc3000fpga_MSS_0/MSS_ADLIB_INST/I2C1SMBALERTNI.
PIN cc3000fpga_MSS_0/MSS_ADLIB_INST/U_95:PIN5; O_P:
  FLATSOFT%cc3000fpga_MSS_0/MSS_ADLIB_INST/I2C1BCLK.
PIN cc3000fpga_MSS_0/MSS_ADLIB_INST/U_95:PIN6; O_P:
  FLATSOFT%cc3000fpga_MSS_0/MSS_ADLIB_INST/I2C1SMBUSNI.
PIN cc3000fpga_MSS_0/MSS_ADLIB_INST/U_95:PIN1; O_P:
  FLATSOFT%cc3000fpga_MSS_0/MSS_ADLIB_INST/SPI1SSO[6].
PIN cc3000fpga_MSS_0/MSS_ADLIB_INST/U_95:PIN2; O_P:
  FLATSOFT%cc3000fpga_MSS_0/MSS_ADLIB_INST/SPI1SSO[7].
PIN cc3000fpga_MSS_0/MSS_ADLIB_INST/U_95:PIN3; O_P:
  FLATSOFT%cc3000fpga_MSS_0/MSS_ADLIB_INST/I2C1SMBALERTNO.
USE ADLIB:NOR2B; Timer_3/timer_0/bus_read_data_RNO_2[16].
USE ADLIB:AO1; Timer_4/timer_0/reset_interrupt_RNO_2.
USE ADLIB:DFN1; Timer_3/timer_0/overflowReg[25].
USE ADLIB:OR3; Timer_1/timer_0/overflowReg_RNIM27T1[26].
USE ADLIB:NOR2B; Timer_1/timer_0/bus_read_data_RNO_1[31].
USE ADLIB:XOR2; Timer_2/timer_0/compareReg_RNI7FEC[27].
USE ADLIB:XOR2; Timer_3/timer_0/overflowReg_RNIAHLG[20].
USE ADLIB:NOR3; Timer_1/timer_0/counterReg_RNO[25].
USE ADLIB:MX2; Timer_3/timer_0/compareReg_RNO_0[8].
USE ADLIB:MX2; Timer_1/timer_0/controlReg_RNO_0[29].
USE ADLIB:AO1; Timer_3/timer_0/bus_read_data_RNO[19].
USE ADLIB:MX2; Timer_2/timer_0/overflowReg_RNO_0[5].
USE ADLIB:XA1C; Timer_1/timer_0/counterReg_RNO[4].
USE ADLIB:DFN1; Timer_3/timer_0/overflowReg[9].
USE ADLIB:OR3; Timer_2/timer_0/bus_read_data_RNO_0[14].
USE ADLIB:OR3; Timer_3/timer_0/bus_read_data_RNO_0[7].
USE ADLIB:XOR2; Timer_1/timer_0/compareReg_RNIB4QB[6].
USE ADLIB:AO1; Timer_1/timer_0/bus_read_data_RNO_2[25].
USE ADLIB:DFN1; Timer_1/timer_0/controlReg[13].
USE ADLIB:NOR2B; Timer_1/timer_0/reset_interrupt_RNO_1.
USE ADLIB:MX2; Timer_3/timer_0/overflowReg_RNO_0[3].
USE ADLIB:NOR2B; Timer_3/timer_0/controlReg_RNO[17].
USE ADLIB:NOR2B; Timer_2/timer_0/overflowReg_RNO[13].
USE ADLIB:XOR2; Timer_4/timer_0/overflowReg_RNI49QC[9].
USE ADLIB:DFN1; Timer_3/timer_0/compareReg[8].
USE ADLIB:DFN1E0; Timer_2/timer_0/bus_read_data[5].
USE ADLIB:XA1A; 
  Timer_2/timer_0/timer_interrupt_1_sqmuxa_0_a6_0_3_RNI24AE.
USE ADLIB:OA1C; Timer_3/timer_0/overflowReset_RNI4E111.
USE ADLIB:XOR2; Timer_1/timer_0/compareReg_RNI74QB[4].
USE ADLIB:OR3; Timer_3/timer_0/bus_read_data_RNO[20].
USE ADLIB:NOR3C; Timer_1/timer_0/compareReg_RNI6J494[12].
USE ADLIB:NOR3; Timer_3/timer_0/timer_interrupt_RNO_2.
USE ADLIB:DFN1E1; Timer_2/timer_0/counterReg[29].
USE ADLIB:DFN1; Timer_2/timer_0/compareReg[0].
USE ADLIB:NOR2B; Timer_2/timer_0/counterReg_RNIHTB65[14].
USE ADLIB:AO1; Timer_1/timer_0/bus_read_data_RNO[16].
USE ADLIB:DFN1; Timer_3/timer_0/compareReg[23].
USE ADLIB:DFN1; Timer_2/timer_0/compareReg[23].
USE ADLIB:XO1; Timer_4/timer_0/overflowReg_RNIGHF4[14].
USE ADLIB:DFN1E1; Timer_4/timer_0/counterReg[8].
USE ADLIB:XO1; Timer_4/timer_0/overflowReg_RNI0EG4[26].
USE ADLIB:NOR2B; Timer_4/timer_0/bus_read_data_RNO_1[18].
USE ADLIB:NOR2B; Timer_3/timer_0/controlReg_RNO[1].
USE ADLIB:XOR2; Timer_1/timer_0/overflowReg_RNIMMHD[30].
USE ADLIB:NOR2B; Timer_3/timer_0/controlReg_RNO[10].
USE ADLIB:NOR3C; CoreAPB3_0/CAPB3lOII/PRDATA_0_a5_2[24].
USE ADLIB:DFN1E1; Timer_3/timer_0/counterReg[15].
USE ADLIB:DFN1; Timer_4/timer_0/compareReg[24].
USE ADLIB:DFN1E0; Timer_4/timer_0/bus_read_data[30].
USE ADLIB:DFN1; Timer_2/timer_0/overflowReg[31].
USE ADLIB:NOR3; Timer_1/timer_0/timer_interrupt_RNO_2.
USE ADLIB:DFN1E1; Timer_1/timer_0/counterReg[24].
USE ADLIB:NOR2B; Timer_3/timer_0/bus_read_data_RNO_3[22].
USE ADLIB:DFN1; Timer_1/timer_0/controlReg[23].
USE ADLIB:NOR2B; Timer_4/timer_0/bus_read_data_RNO_3[2].
USE ADLIB:NOR3C; Timer_4/BUS_WRITE_EN_0_a5_0_a5.
USE ADLIB:MSS_IF; cc3000fpga_MSS_0/MSS_ADLIB_INST/U_23; ACT_PKG:
  fg484, ACT_DIE:IP4X3M1, ACT_FCLK:100000000, ACT_CONFIG:0, 
  PRESERVE, CLS_ID:3%HARD%DSS%23%0, CLS_NAME:
  cc3000fpga_MSS_0/MSS_ADLIB_INST.
PIN cc3000fpga_MSS_0/MSS_ADLIB_INST/U_23:PIN5; O_P:
  FLATSOFT%cc3000fpga_MSS_0/MSS_ADLIB_INST/GPI[3].
PIN cc3000fpga_MSS_0/MSS_ADLIB_INST/U_23:PIN1; O_P:
  FLATSOFT%cc3000fpga_MSS_0/MSS_ADLIB_INST/GPO[3].
USE ADLIB:NOR2B; Timer_2/timer_0/compareReg_RNO[10].
USE ADLIB:MX2; Timer_3/timer_0/controlReg_RNO_0[12].
USE ADLIB:AO1; Timer_3/timer_0/bus_read_data_RNO[9].
USE ADLIB:NOR2B; Timer_2/timer_0/compareReg_RNO[24].
USE ADLIB:OR3; Timer_1/timer_0/bus_read_data_RNO_0[4].
USE ADLIB:NOR2B; Timer_2/timer_0/compareReg_RNO[5].
USE ADLIB:NOR3C; Timer_1/timer_0/counterReg_RNI13526[21].
USE ADLIB:NOR2B; Timer_3/timer_0/compareReg_RNO[0].
USE ADLIB:NOR2B; Timer_3/timer_0/overflowReg_RNO[29].
USE ADLIB:NOR2B; Timer_3/timer_0/compareReg_RNO[6].
USE ADLIB:MX2; Timer_4/timer_0/compareReg_RNO_0[15].
USE ADLIB:OR2A; Timer_1/timer_0/un1_fabint8_0_0.
USE ADLIB:NOR3C; CoreAPB3_0/CAPB3lOII/PRDATA_0_a5_2[7].
USE ADLIB:NOR2B; Timer_4/timer_0/overflowReg_RNO[24].
USE ADLIB:NOR2B; Timer_4/timer_0/interrupt_status_RNO[1].
USE ADLIB:DFN1E1; Timer_3/timer_0/counterReg[0].
USE ADLIB:NOR2B; Timer_1/timer_0/compareReg_RNO[2].
USE ADLIB:NOR2B; Timer_2/timer_0/bus_read_data_RNO_3[3].
USE ADLIB:NOR2B; Timer_3/timer_0/controlReg_RNO[19].
USE ADLIB:NOR2B; Timer_1/timer_0/overflowReg_RNO[24].
USE ADLIB:IOTRI_OB_EB; LED_B_pad/U0/U1; PRESERVE, CLS_ID:
  13%HARD%IO, CLS_NAME:LED_B_pad.
PIN LED_B_pad/U0/U1:D; O_P:FLATSOFT%LED_B_pad/D.
USE ADLIB:NOR2B; Timer_2/timer_0/compareReg_RNO[7].
USE ADLIB:NOR2B; CoreAPB3_0/CAPB3lOII/PRDATA_0_0_a5_0[27].
USE ADLIB:DFN1E0; Timer_3/timer_0/bus_read_data[20].
USE ADLIB:NOR2B; Timer_2/timer_0/bus_read_data_RNO_2[20].
USE ADLIB:NOR2B; Timer_4/timer_0/counterReg_RNIJDD[12].
USE ADLIB:NOR2A; Timer_3/timer_0/counterReg_RNO[11].
USE ADLIB:NOR2B; Timer_2/timer_0/bus_read_data_RNO_3[13].
USE ADLIB:OA1C; Timer_2/timer_0/controlReg_RNIT62K[0].
USE ADLIB:XOR2; Timer_3/timer_0/overflowReg_RNICH1A[8].
USE ADLIB:NOR2B; Timer_1/timer_0/interrupt_status_RNO[0].
USE ADLIB:NOR2B; Timer_3/timer_0/overflowReg_RNO[19].
USE ADLIB:OR3; Timer_3/timer_0/bus_read_data_RNO_0[13].
USE ADLIB:NOR3B; Timer_1/timer_0/controlReg_RNI2P011[2].
USE ADLIB:NOR2B; Timer_3/timer_0/controlReg_RNO[23].
USE ADLIB:MX2; Timer_2/timer_0/controlReg_RNO_0[26].
USE ADLIB:NOR2B; Timer_3/timer_0/bus_read_data_RNO_3[7].
USE ADLIB:NOR3C; Timer_4/timer_0/counterReg_RNIBFR[14].
USE ADLIB:NOR2B; Timer_2/timer_0/fabint_RNO.
USE ADLIB:XOR2; Timer_4/timer_0/overflowReg_RNIU482[16].
USE ADLIB:MX2; Timer_4/timer_0/compareReg_RNO_0[11].
USE ADLIB:XOR2; Timer_3/timer_0/compareReg_RNI1V6J[29].
USE ADLIB:XOR2; Timer_1/timer_0/compareReg_RNI3VKL[11].
USE ADLIB:NOR2B; Timer_3/timer_0/compareReg_RNO[23].
USE ADLIB:MX2; Timer_1/timer_0/controlReg_RNO_0[27].
USE ADLIB:NOR2B; Timer_1/timer_0/bus_read_data_RNO_1[19].
USE ADLIB:NOR2B; CoreAPB3_0/CAPB3lOII/PRDATA_0_a5[4].
USE ADLIB:NOR2B; CoreAPB3_0/CAPB3lOII/PRDATA_0_a5[26].
USE ADLIB:NOR2B; CoreAPB3_0/CAPB3lOII/PRDATA_0_a5_0[7].
USE ADLIB:OR2B; Timer_3/timer_0/counterReg_RNO_2[22].
USE ADLIB:NOR2B; Timer_1/timer_0/bus_read_data_RNO_2[2].
USE ADLIB:OR2; Timer_2/timer_0/overflowReg_RNIAD614[10].
USE ADLIB:NOR2B; Timer_1/timer_0/compareReg_RNO[30].
USE ADLIB:NOR2B; Timer_1/timer_0/bus_read_data_RNO_3[25].
USE ADLIB:NOR3C; Timer_1/timer_0/counterReg_RNIRGIQ6[29].
USE ADLIB:NOR2B; Timer_4/timer_0/counterReg_RNIH5D[11].
USE ADLIB:NOR2B; Timer_3/timer_0/compareReg_RNO[4].
USE ADLIB:NOR2B; Timer_3/timer_0/bus_read_data_RNO_2[3].
USE ADLIB:NOR3C; Timer_1/timer_0/counterReg_RNI0O8I[22].
USE ADLIB:NOR2A; Timer_4/timer_0/counterReg_RNO[12].
USE ADLIB:DFN1; Timer_4/timer_0/controlReg[1].
USE ADLIB:DFN1; Timer_2/timer_0/controlReg[6].
USE ADLIB:MSS_IF; cc3000fpga_MSS_0/MSS_ADLIB_INST/U_33; ACT_PKG:
  fg484, ACT_DIE:IP4X3M1, ACT_FCLK:100000000, ACT_CONFIG:0, 
  PRESERVE, CLS_ID:3%HARD%DSS%33%0, CLS_NAME:
  cc3000fpga_MSS_0/MSS_ADLIB_INST.
PIN cc3000fpga_MSS_0/MSS_ADLIB_INST/U_33:PIN4; O_P:
  FLATSOFT%cc3000fpga_MSS_0/MSS_ADLIB_INST/FABPADDR[10].
PIN cc3000fpga_MSS_0/MSS_ADLIB_INST/U_33:PIN5; O_P:
  FLATSOFT%cc3000fpga_MSS_0/MSS_ADLIB_INST/FABPADDR[9].
PIN cc3000fpga_MSS_0/MSS_ADLIB_INST/U_33:PIN6; O_P:
  FLATSOFT%cc3000fpga_MSS_0/MSS_ADLIB_INST/FABPADDR[11].
PIN cc3000fpga_MSS_0/MSS_ADLIB_INST/U_33:PIN1; O_P:
  FLATSOFT%cc3000fpga_MSS_0/MSS_ADLIB_INST/MSSPADDR[9].
PIN cc3000fpga_MSS_0/MSS_ADLIB_INST/U_33:PIN2; O_P:
  FLATSOFT%cc3000fpga_MSS_0/MSS_ADLIB_INST/MSSPADDR[10].
PIN cc3000fpga_MSS_0/MSS_ADLIB_INST/U_33:PIN3; O_P:
  FLATSOFT%cc3000fpga_MSS_0/MSS_ADLIB_INST/MSSPADDR[11].
USE ADLIB:AO1; Timer_3/timer_0/bus_read_data_RNO_2[31].
USE ADLIB:MSS_IF; cc3000fpga_MSS_0/MSS_ADLIB_INST/U_50; ACT_PKG:
  fg484, ACT_DIE:IP4X3M1, ACT_FCLK:100000000, ACT_CONFIG:0, 
  PRESERVE, CLS_ID:3%HARD%DSS%50%0, CLS_NAME:
  cc3000fpga_MSS_0/MSS_ADLIB_INST.
PIN cc3000fpga_MSS_0/MSS_ADLIB_INST/U_50:PIN4; O_P:
  FLATSOFT%cc3000fpga_MSS_0/MSS_ADLIB_INST/FABPWDATA[8].
PIN cc3000fpga_MSS_0/MSS_ADLIB_INST/U_50:PIN5; O_P:
  FLATSOFT%cc3000fpga_MSS_0/MSS_ADLIB_INST/FABPWDATA[7].
PIN cc3000fpga_MSS_0/MSS_ADLIB_INST/U_50:PIN6; O_P:
  FLATSOFT%cc3000fpga_MSS_0/MSS_ADLIB_INST/FABPWDATA[9].
PIN cc3000fpga_MSS_0/MSS_ADLIB_INST/U_50:PIN1; O_P:
  FLATSOFT%cc3000fpga_MSS_0/MSS_ADLIB_INST/FABPRDATA[7].
PIN cc3000fpga_MSS_0/MSS_ADLIB_INST/U_50:PIN2; O_P:
  FLATSOFT%cc3000fpga_MSS_0/MSS_ADLIB_INST/FABPRDATA[8].
PIN cc3000fpga_MSS_0/MSS_ADLIB_INST/U_50:PIN3; O_P:
  FLATSOFT%cc3000fpga_MSS_0/MSS_ADLIB_INST/FABPRDATA[9].
USE ADLIB:DFN1E0; Timer_3/timer_0/bus_read_data[4].
USE ADLIB:MX2; Timer_3/timer_0/interrupt_status_RNO_0[0].
USE ADLIB:MX2; Timer_1/timer_0/compareReg_RNO_0[21].
USE ADLIB:OR3; Timer_2/timer_0/bus_read_data_RNO_0[18].
USE ADLIB:DFN1; Timer_4/timer_0/controlReg[19].
USE ADLIB:AO1; Timer_1/timer_0/bus_read_data_RNO[6].
USE ADLIB:MSS_IF; cc3000fpga_MSS_0/MSS_ADLIB_INST/U_91; ACT_PKG:
  fg484, ACT_DIE:IP4X3M1, ACT_FCLK:100000000, ACT_CONFIG:0, 
  PRESERVE, CLS_ID:3%HARD%DSS%91%0, CLS_NAME:
  cc3000fpga_MSS_0/MSS_ADLIB_INST.
PIN cc3000fpga_MSS_0/MSS_ADLIB_INST/U_91:PIN4; O_P:
  FLATSOFT%cc3000fpga_MSS_0/MSS_ADLIB_INST/SYNCCLKFDBK.
PIN cc3000fpga_MSS_0/MSS_ADLIB_INST/U_91:PIN6; O_P:
  FLATSOFT%cc3000fpga_MSS_0/MSS_ADLIB_INST/FABPWDATA[31].
PIN cc3000fpga_MSS_0/MSS_ADLIB_INST/U_91:PIN1; O_P:
  FLATSOFT%cc3000fpga_MSS_0/MSS_ADLIB_INST/FABPRDATA[31].
USE ADLIB:OR3; Timer_3/timer_0/bus_read_data_RNO_0[22].
USE ADLIB:MSS_IF; cc3000fpga_MSS_0/MSS_ADLIB_INST/U_26; ACT_PKG:
  fg484, ACT_DIE:IP4X3M1, ACT_FCLK:100000000, ACT_CONFIG:0, 
  PRESERVE, CLS_ID:3%HARD%DSS%26%0, CLS_NAME:
  cc3000fpga_MSS_0/MSS_ADLIB_INST.
PIN cc3000fpga_MSS_0/MSS_ADLIB_INST/U_26:PIN5; O_P:
  FLATSOFT%cc3000fpga_MSS_0/MSS_ADLIB_INST/GPI[6].
PIN cc3000fpga_MSS_0/MSS_ADLIB_INST/U_26:PIN1; O_P:
  FLATSOFT%cc3000fpga_MSS_0/MSS_ADLIB_INST/GPO[6].
USE ADLIB:OR2B; Timer_1/timer_0/counterReg_RNIBVAJ[1].
USE ADLIB:NOR2B; Timer_1/timer_0/compareReg_RNO[15].
USE ADLIB:NOR2B; Timer_4/timer_0/counterReg_RNIVTE[19].
USE ADLIB:DFN1E0; Timer_3/timer_0/bus_read_data[18].
USE ADLIB:DFN1; Timer_1/timer_0/timer_interrupt.
USE ADLIB:DFN1; Timer_2/timer_0/fabint.
USE ADLIB:NOR2B; Timer_4/timer_0/bus_read_data_RNO_1[13].
USE ADLIB:NOR2B; Timer_2/timer_0/compareReg_RNO[16].
USE ADLIB:NOR2B; Timer_2/timer_0/counterReg_RNI7ETI[12].
USE ADLIB:OR3; CoreAPB3_0/CAPB3lOII/PRDATA_0[26].
USE ADLIB:DFN1; Timer_4/timer_0/interrupt_status[1].
USE ADLIB:OR3B; Timer_3/timer_0/counterReg_RNO_0[21].
USE ADLIB:MX2; Timer_4/timer_0/compareReg_RNO_0[30].
USE ADLIB:AO1; Timer_1/timer_0/bus_read_data_RNO[9].
USE ADLIB:MSS_APB_IP; cc3000fpga_MSS_0/MSS_ADLIB_INST/U_CORE; 
  ACT_PKG:fg484, ACT_DIE:IP4X3M1, ACT_FCLK:100000000, ACT_CONFIG:
  0, PRESERVE, CLS_ID:3%HARD%DSS%-3%-1, CLS_NAME:
  cc3000fpga_MSS_0/MSS_ADLIB_INST.
PIN cc3000fpga_MSS_0/MSS_ADLIB_INST/U_CORE:FCLK; O_P:
  FLATSOFT%cc3000fpga_MSS_0/MSS_ADLIB_INST/FCLK.
PIN cc3000fpga_MSS_0/MSS_ADLIB_INST/U_CORE:MACCLKCCC; O_P:
  FLATSOFT%cc3000fpga_MSS_0/MSS_ADLIB_INST/MACCLKCCC.
PIN cc3000fpga_MSS_0/MSS_ADLIB_INST/U_CORE:RCOSC; O_P:
  FLATSOFT%cc3000fpga_MSS_0/MSS_ADLIB_INST/RCOSC.
PIN cc3000fpga_MSS_0/MSS_ADLIB_INST/U_CORE:MACCLK; O_P:
  FLATSOFT%cc3000fpga_MSS_0/MSS_ADLIB_INST/MACCLK.
PIN cc3000fpga_MSS_0/MSS_ADLIB_INST/U_CORE:PLLLOCK; O_P:
  FLATSOFT%cc3000fpga_MSS_0/MSS_ADLIB_INST/PLLLOCK.
PIN cc3000fpga_MSS_0/MSS_ADLIB_INST/U_CORE:MSSRESETn; O_P:
  FLATSOFT%cc3000fpga_MSS_0/MSS_ADLIB_INST/MSSRESETn.
PIN cc3000fpga_MSS_0/MSS_ADLIB_INST/U_CORE:GPOE[31]; O_P:
  FLATSOFT%cc3000fpga_MSS_0/MSS_ADLIB_INST/GPOE[31].
PIN cc3000fpga_MSS_0/MSS_ADLIB_INST/U_CORE:GPOE[30]; O_P:
  FLATSOFT%cc3000fpga_MSS_0/MSS_ADLIB_INST/GPOE[30].
PIN cc3000fpga_MSS_0/MSS_ADLIB_INST/U_CORE:GPOE[29]; O_P:
  FLATSOFT%cc3000fpga_MSS_0/MSS_ADLIB_INST/GPOE[29].
PIN cc3000fpga_MSS_0/MSS_ADLIB_INST/U_CORE:GPOE[28]; O_P:
  FLATSOFT%cc3000fpga_MSS_0/MSS_ADLIB_INST/GPOE[28].
PIN cc3000fpga_MSS_0/MSS_ADLIB_INST/U_CORE:GPOE[27]; O_P:
  FLATSOFT%cc3000fpga_MSS_0/MSS_ADLIB_INST/GPOE[27].
PIN cc3000fpga_MSS_0/MSS_ADLIB_INST/U_CORE:GPOE[26]; O_P:
  FLATSOFT%cc3000fpga_MSS_0/MSS_ADLIB_INST/GPOE[26].
PIN cc3000fpga_MSS_0/MSS_ADLIB_INST/U_CORE:GPOE[25]; O_P:
  FLATSOFT%cc3000fpga_MSS_0/MSS_ADLIB_INST/GPOE[25].
PIN cc3000fpga_MSS_0/MSS_ADLIB_INST/U_CORE:GPOE[24]; O_P:
  FLATSOFT%cc3000fpga_MSS_0/MSS_ADLIB_INST/GPOE[24].
PIN cc3000fpga_MSS_0/MSS_ADLIB_INST/U_CORE:GPOE[23]; O_P:
  FLATSOFT%cc3000fpga_MSS_0/MSS_ADLIB_INST/GPOE[23].
PIN cc3000fpga_MSS_0/MSS_ADLIB_INST/U_CORE:GPOE[22]; O_P:
  FLATSOFT%cc3000fpga_MSS_0/MSS_ADLIB_INST/GPOE[22].
PIN cc3000fpga_MSS_0/MSS_ADLIB_INST/U_CORE:GPOE[21]; O_P:
  FLATSOFT%cc3000fpga_MSS_0/MSS_ADLIB_INST/GPOE[21].
PIN cc3000fpga_MSS_0/MSS_ADLIB_INST/U_CORE:GPOE[20]; O_P:
  FLATSOFT%cc3000fpga_MSS_0/MSS_ADLIB_INST/GPOE[20].
PIN cc3000fpga_MSS_0/MSS_ADLIB_INST/U_CORE:GPOE[19]; O_P:
  FLATSOFT%cc3000fpga_MSS_0/MSS_ADLIB_INST/GPOE[19].
PIN cc3000fpga_MSS_0/MSS_ADLIB_INST/U_CORE:GPOE[18]; O_P:
  FLATSOFT%cc3000fpga_MSS_0/MSS_ADLIB_INST/GPOE[18].
PIN cc3000fpga_MSS_0/MSS_ADLIB_INST/U_CORE:GPOE[17]; O_P:
  FLATSOFT%cc3000fpga_MSS_0/MSS_ADLIB_INST/GPOE[17].
PIN cc3000fpga_MSS_0/MSS_ADLIB_INST/U_CORE:GPOE[16]; O_P:
  FLATSOFT%cc3000fpga_MSS_0/MSS_ADLIB_INST/GPOE[16].
PIN cc3000fpga_MSS_0/MSS_ADLIB_INST/U_CORE:GPOE[15]; O_P:
  FLATSOFT%cc3000fpga_MSS_0/MSS_ADLIB_INST/GPOE[15].
PIN cc3000fpga_MSS_0/MSS_ADLIB_INST/U_CORE:GPOE[14]; O_P:
  FLATSOFT%cc3000fpga_MSS_0/MSS_ADLIB_INST/GPOE[14].
PIN cc3000fpga_MSS_0/MSS_ADLIB_INST/U_CORE:GPOE[13]; O_P:
  FLATSOFT%cc3000fpga_MSS_0/MSS_ADLIB_INST/GPOE[13].
PIN cc3000fpga_MSS_0/MSS_ADLIB_INST/U_CORE:GPOE[12]; O_P:
  FLATSOFT%cc3000fpga_MSS_0/MSS_ADLIB_INST/GPOE[12].
PIN cc3000fpga_MSS_0/MSS_ADLIB_INST/U_CORE:GPOE[11]; O_P:
  FLATSOFT%cc3000fpga_MSS_0/MSS_ADLIB_INST/GPOE[11].
PIN cc3000fpga_MSS_0/MSS_ADLIB_INST/U_CORE:GPOE[10]; O_P:
  FLATSOFT%cc3000fpga_MSS_0/MSS_ADLIB_INST/GPOE[10].
PIN cc3000fpga_MSS_0/MSS_ADLIB_INST/U_CORE:GPOE[9]; O_P:
  FLATSOFT%cc3000fpga_MSS_0/MSS_ADLIB_INST/GPOE[9].
PIN cc3000fpga_MSS_0/MSS_ADLIB_INST/U_CORE:GPOE[8]; O_P:
  FLATSOFT%cc3000fpga_MSS_0/MSS_ADLIB_INST/GPOE[8].
PIN cc3000fpga_MSS_0/MSS_ADLIB_INST/U_CORE:GPOE[7]; O_P:
  FLATSOFT%cc3000fpga_MSS_0/MSS_ADLIB_INST/GPOE[7].
PIN cc3000fpga_MSS_0/MSS_ADLIB_INST/U_CORE:GPOE[6]; O_P:
  FLATSOFT%cc3000fpga_MSS_0/MSS_ADLIB_INST/GPOE[6].
PIN cc3000fpga_MSS_0/MSS_ADLIB_INST/U_CORE:GPOE[5]; O_P:
  FLATSOFT%cc3000fpga_MSS_0/MSS_ADLIB_INST/GPOE[5].
PIN cc3000fpga_MSS_0/MSS_ADLIB_INST/U_CORE:GPOE[4]; O_P:
  FLATSOFT%cc3000fpga_MSS_0/MSS_ADLIB_INST/GPOE[4].
PIN cc3000fpga_MSS_0/MSS_ADLIB_INST/U_CORE:GPOE[3]; O_P:
  FLATSOFT%cc3000fpga_MSS_0/MSS_ADLIB_INST/GPOE[3].
PIN cc3000fpga_MSS_0/MSS_ADLIB_INST/U_CORE:GPOE[2]; O_P:
  FLATSOFT%cc3000fpga_MSS_0/MSS_ADLIB_INST/GPOE[2].
PIN cc3000fpga_MSS_0/MSS_ADLIB_INST/U_CORE:GPOE[1]; O_P:
  FLATSOFT%cc3000fpga_MSS_0/MSS_ADLIB_INST/GPOE[1].
PIN cc3000fpga_MSS_0/MSS_ADLIB_INST/U_CORE:GPOE[0]; O_P:
  FLATSOFT%cc3000fpga_MSS_0/MSS_ADLIB_INST/GPOE[0].
PIN cc3000fpga_MSS_0/MSS_ADLIB_INST/U_CORE:SPI0DO; O_P:
  FLATSOFT%cc3000fpga_MSS_0/MSS_ADLIB_INST/SPI0DO.
PIN cc3000fpga_MSS_0/MSS_ADLIB_INST/U_CORE:SPI0DOE; O_P:
  FLATSOFT%cc3000fpga_MSS_0/MSS_ADLIB_INST/SPI0DOE.
PIN cc3000fpga_MSS_0/MSS_ADLIB_INST/U_CORE:SPI0DI; O_P:
  FLATSOFT%cc3000fpga_MSS_0/MSS_ADLIB_INST/SPI0DI.
PIN cc3000fpga_MSS_0/MSS_ADLIB_INST/U_CORE:SPI0CLKI; O_P:
  FLATSOFT%cc3000fpga_MSS_0/MSS_ADLIB_INST/SPI0CLKI.
PIN cc3000fpga_MSS_0/MSS_ADLIB_INST/U_CORE:SPI0CLKO; O_P:
  FLATSOFT%cc3000fpga_MSS_0/MSS_ADLIB_INST/SPI0CLKO.
PIN cc3000fpga_MSS_0/MSS_ADLIB_INST/U_CORE:SPI0MODE; O_P:
  FLATSOFT%cc3000fpga_MSS_0/MSS_ADLIB_INST/SPI0MODE.
PIN cc3000fpga_MSS_0/MSS_ADLIB_INST/U_CORE:SPI0SSI; O_P:
  FLATSOFT%cc3000fpga_MSS_0/MSS_ADLIB_INST/SPI0SSI.
PIN cc3000fpga_MSS_0/MSS_ADLIB_INST/U_CORE:SPI0SSO[0]; O_P:
  FLATSOFT%cc3000fpga_MSS_0/MSS_ADLIB_INST/SPI0SSO[0].
PIN cc3000fpga_MSS_0/MSS_ADLIB_INST/U_CORE:UART0TXD; O_P:
  FLATSOFT%cc3000fpga_MSS_0/MSS_ADLIB_INST/UART0TXD.
PIN cc3000fpga_MSS_0/MSS_ADLIB_INST/U_CORE:UART0RXD; O_P:
  FLATSOFT%cc3000fpga_MSS_0/MSS_ADLIB_INST/UART0RXD.
PIN cc3000fpga_MSS_0/MSS_ADLIB_INST/U_CORE:I2C0SDAI; O_P:
  FLATSOFT%cc3000fpga_MSS_0/MSS_ADLIB_INST/I2C0SDAI.
PIN cc3000fpga_MSS_0/MSS_ADLIB_INST/U_CORE:I2C0SDAO; O_P:
  FLATSOFT%cc3000fpga_MSS_0/MSS_ADLIB_INST/I2C0SDAO.
PIN cc3000fpga_MSS_0/MSS_ADLIB_INST/U_CORE:I2C0SCLI; O_P:
  FLATSOFT%cc3000fpga_MSS_0/MSS_ADLIB_INST/I2C0SCLI.
PIN cc3000fpga_MSS_0/MSS_ADLIB_INST/U_CORE:I2C0SCLO; O_P:
  FLATSOFT%cc3000fpga_MSS_0/MSS_ADLIB_INST/I2C0SCLO.
PIN cc3000fpga_MSS_0/MSS_ADLIB_INST/U_CORE:SPI1DO; O_P:
  FLATSOFT%cc3000fpga_MSS_0/MSS_ADLIB_INST/SPI1DO.
PIN cc3000fpga_MSS_0/MSS_ADLIB_INST/U_CORE:SPI1DOE; O_P:
  FLATSOFT%cc3000fpga_MSS_0/MSS_ADLIB_INST/SPI1DOE.
PIN cc3000fpga_MSS_0/MSS_ADLIB_INST/U_CORE:SPI1DI; O_P:
  FLATSOFT%cc3000fpga_MSS_0/MSS_ADLIB_INST/SPI1DI.
PIN cc3000fpga_MSS_0/MSS_ADLIB_INST/U_CORE:SPI1CLKI; O_P:
  FLATSOFT%cc3000fpga_MSS_0/MSS_ADLIB_INST/SPI1CLKI.
PIN cc3000fpga_MSS_0/MSS_ADLIB_INST/U_CORE:SPI1CLKO; O_P:
  FLATSOFT%cc3000fpga_MSS_0/MSS_ADLIB_INST/SPI1CLKO.
PIN cc3000fpga_MSS_0/MSS_ADLIB_INST/U_CORE:SPI1MODE; O_P:
  FLATSOFT%cc3000fpga_MSS_0/MSS_ADLIB_INST/SPI1MODE.
PIN cc3000fpga_MSS_0/MSS_ADLIB_INST/U_CORE:SPI1SSI; O_P:
  FLATSOFT%cc3000fpga_MSS_0/MSS_ADLIB_INST/SPI1SSI.
PIN cc3000fpga_MSS_0/MSS_ADLIB_INST/U_CORE:SPI1SSO[0]; O_P:
  FLATSOFT%cc3000fpga_MSS_0/MSS_ADLIB_INST/SPI1SSO[0].
PIN cc3000fpga_MSS_0/MSS_ADLIB_INST/U_CORE:UART1TXD; O_P:
  FLATSOFT%cc3000fpga_MSS_0/MSS_ADLIB_INST/UART1TXD.
PIN cc3000fpga_MSS_0/MSS_ADLIB_INST/U_CORE:UART1RXD; O_P:
  FLATSOFT%cc3000fpga_MSS_0/MSS_ADLIB_INST/UART1RXD.
PIN cc3000fpga_MSS_0/MSS_ADLIB_INST/U_CORE:I2C1SDAI; O_P:
  FLATSOFT%cc3000fpga_MSS_0/MSS_ADLIB_INST/I2C1SDAI.
PIN cc3000fpga_MSS_0/MSS_ADLIB_INST/U_CORE:I2C1SDAO; O_P:
  FLATSOFT%cc3000fpga_MSS_0/MSS_ADLIB_INST/I2C1SDAO.
PIN cc3000fpga_MSS_0/MSS_ADLIB_INST/U_CORE:I2C1SCLI; O_P:
  FLATSOFT%cc3000fpga_MSS_0/MSS_ADLIB_INST/I2C1SCLI.
PIN cc3000fpga_MSS_0/MSS_ADLIB_INST/U_CORE:I2C1SCLO; O_P:
  FLATSOFT%cc3000fpga_MSS_0/MSS_ADLIB_INST/I2C1SCLO.
PIN cc3000fpga_MSS_0/MSS_ADLIB_INST/U_CORE:MACTXD[1]; O_P:
  FLATSOFT%cc3000fpga_MSS_0/MSS_ADLIB_INST/MACTXD[1].
PIN cc3000fpga_MSS_0/MSS_ADLIB_INST/U_CORE:MACTXD[0]; O_P:
  FLATSOFT%cc3000fpga_MSS_0/MSS_ADLIB_INST/MACTXD[0].
PIN cc3000fpga_MSS_0/MSS_ADLIB_INST/U_CORE:MACRXD[1]; O_P:
  FLATSOFT%cc3000fpga_MSS_0/MSS_ADLIB_INST/MACRXD[1].
PIN cc3000fpga_MSS_0/MSS_ADLIB_INST/U_CORE:MACRXD[0]; O_P:
  FLATSOFT%cc3000fpga_MSS_0/MSS_ADLIB_INST/MACRXD[0].
PIN cc3000fpga_MSS_0/MSS_ADLIB_INST/U_CORE:MACTXEN; O_P:
  FLATSOFT%cc3000fpga_MSS_0/MSS_ADLIB_INST/MACTXEN.
PIN cc3000fpga_MSS_0/MSS_ADLIB_INST/U_CORE:MACCRSDV; O_P:
  FLATSOFT%cc3000fpga_MSS_0/MSS_ADLIB_INST/MACCRSDV.
PIN cc3000fpga_MSS_0/MSS_ADLIB_INST/U_CORE:MACRXER; O_P:
  FLATSOFT%cc3000fpga_MSS_0/MSS_ADLIB_INST/MACRXER.
PIN cc3000fpga_MSS_0/MSS_ADLIB_INST/U_CORE:MACMDI; O_P:
  FLATSOFT%cc3000fpga_MSS_0/MSS_ADLIB_INST/MACMDI.
PIN cc3000fpga_MSS_0/MSS_ADLIB_INST/U_CORE:MACMDO; O_P:
  FLATSOFT%cc3000fpga_MSS_0/MSS_ADLIB_INST/MACMDO.
PIN cc3000fpga_MSS_0/MSS_ADLIB_INST/U_CORE:MACMDEN; O_P:
  FLATSOFT%cc3000fpga_MSS_0/MSS_ADLIB_INST/MACMDEN.
PIN cc3000fpga_MSS_0/MSS_ADLIB_INST/U_CORE:MACMDC; O_P:
  FLATSOFT%cc3000fpga_MSS_0/MSS_ADLIB_INST/MACMDC.
PIN cc3000fpga_MSS_0/MSS_ADLIB_INST/U_CORE:EMCCLK; O_P:
  FLATSOFT%cc3000fpga_MSS_0/MSS_ADLIB_INST/EMCCLK.
PIN cc3000fpga_MSS_0/MSS_ADLIB_INST/U_CORE:EMCCLKRTN; O_P:
  FLATSOFT%cc3000fpga_MSS_0/MSS_ADLIB_INST/EMCCLKRTN.
PIN cc3000fpga_MSS_0/MSS_ADLIB_INST/U_CORE:EMCRDB[15]; O_P:
  FLATSOFT%cc3000fpga_MSS_0/MSS_ADLIB_INST/EMCRDB[15].
PIN cc3000fpga_MSS_0/MSS_ADLIB_INST/U_CORE:EMCRDB[14]; O_P:
  FLATSOFT%cc3000fpga_MSS_0/MSS_ADLIB_INST/EMCRDB[14].
PIN cc3000fpga_MSS_0/MSS_ADLIB_INST/U_CORE:EMCRDB[13]; O_P:
  FLATSOFT%cc3000fpga_MSS_0/MSS_ADLIB_INST/EMCRDB[13].
PIN cc3000fpga_MSS_0/MSS_ADLIB_INST/U_CORE:EMCRDB[12]; O_P:
  FLATSOFT%cc3000fpga_MSS_0/MSS_ADLIB_INST/EMCRDB[12].
PIN cc3000fpga_MSS_0/MSS_ADLIB_INST/U_CORE:EMCRDB[11]; O_P:
  FLATSOFT%cc3000fpga_MSS_0/MSS_ADLIB_INST/EMCRDB[11].
PIN cc3000fpga_MSS_0/MSS_ADLIB_INST/U_CORE:EMCRDB[10]; O_P:
  FLATSOFT%cc3000fpga_MSS_0/MSS_ADLIB_INST/EMCRDB[10].
PIN cc3000fpga_MSS_0/MSS_ADLIB_INST/U_CORE:EMCRDB[9]; O_P:
  FLATSOFT%cc3000fpga_MSS_0/MSS_ADLIB_INST/EMCRDB[9].
PIN cc3000fpga_MSS_0/MSS_ADLIB_INST/U_CORE:EMCRDB[8]; O_P:
  FLATSOFT%cc3000fpga_MSS_0/MSS_ADLIB_INST/EMCRDB[8].
PIN cc3000fpga_MSS_0/MSS_ADLIB_INST/U_CORE:EMCRDB[7]; O_P:
  FLATSOFT%cc3000fpga_MSS_0/MSS_ADLIB_INST/EMCRDB[7].
PIN cc3000fpga_MSS_0/MSS_ADLIB_INST/U_CORE:EMCRDB[6]; O_P:
  FLATSOFT%cc3000fpga_MSS_0/MSS_ADLIB_INST/EMCRDB[6].
PIN cc3000fpga_MSS_0/MSS_ADLIB_INST/U_CORE:EMCRDB[5]; O_P:
  FLATSOFT%cc3000fpga_MSS_0/MSS_ADLIB_INST/EMCRDB[5].
PIN cc3000fpga_MSS_0/MSS_ADLIB_INST/U_CORE:EMCRDB[4]; O_P:
  FLATSOFT%cc3000fpga_MSS_0/MSS_ADLIB_INST/EMCRDB[4].
PIN cc3000fpga_MSS_0/MSS_ADLIB_INST/U_CORE:EMCRDB[3]; O_P:
  FLATSOFT%cc3000fpga_MSS_0/MSS_ADLIB_INST/EMCRDB[3].
PIN cc3000fpga_MSS_0/MSS_ADLIB_INST/U_CORE:EMCRDB[2]; O_P:
  FLATSOFT%cc3000fpga_MSS_0/MSS_ADLIB_INST/EMCRDB[2].
PIN cc3000fpga_MSS_0/MSS_ADLIB_INST/U_CORE:EMCRDB[1]; O_P:
  FLATSOFT%cc3000fpga_MSS_0/MSS_ADLIB_INST/EMCRDB[1].
PIN cc3000fpga_MSS_0/MSS_ADLIB_INST/U_CORE:EMCRDB[0]; O_P:
  FLATSOFT%cc3000fpga_MSS_0/MSS_ADLIB_INST/EMCRDB[0].
PIN cc3000fpga_MSS_0/MSS_ADLIB_INST/U_CORE:EMCAB[25]; O_P:
  FLATSOFT%cc3000fpga_MSS_0/MSS_ADLIB_INST/EMCAB[25].
PIN cc3000fpga_MSS_0/MSS_ADLIB_INST/U_CORE:EMCAB[24]; O_P:
  FLATSOFT%cc3000fpga_MSS_0/MSS_ADLIB_INST/EMCAB[24].
PIN cc3000fpga_MSS_0/MSS_ADLIB_INST/U_CORE:EMCAB[23]; O_P:
  FLATSOFT%cc3000fpga_MSS_0/MSS_ADLIB_INST/EMCAB[23].
PIN cc3000fpga_MSS_0/MSS_ADLIB_INST/U_CORE:EMCAB[22]; O_P:
  FLATSOFT%cc3000fpga_MSS_0/MSS_ADLIB_INST/EMCAB[22].
PIN cc3000fpga_MSS_0/MSS_ADLIB_INST/U_CORE:EMCAB[21]; O_P:
  FLATSOFT%cc3000fpga_MSS_0/MSS_ADLIB_INST/EMCAB[21].
PIN cc3000fpga_MSS_0/MSS_ADLIB_INST/U_CORE:EMCAB[20]; O_P:
  FLATSOFT%cc3000fpga_MSS_0/MSS_ADLIB_INST/EMCAB[20].
PIN cc3000fpga_MSS_0/MSS_ADLIB_INST/U_CORE:EMCAB[19]; O_P:
  FLATSOFT%cc3000fpga_MSS_0/MSS_ADLIB_INST/EMCAB[19].
PIN cc3000fpga_MSS_0/MSS_ADLIB_INST/U_CORE:EMCAB[18]; O_P:
  FLATSOFT%cc3000fpga_MSS_0/MSS_ADLIB_INST/EMCAB[18].
PIN cc3000fpga_MSS_0/MSS_ADLIB_INST/U_CORE:EMCAB[17]; O_P:
  FLATSOFT%cc3000fpga_MSS_0/MSS_ADLIB_INST/EMCAB[17].
PIN cc3000fpga_MSS_0/MSS_ADLIB_INST/U_CORE:EMCAB[16]; O_P:
  FLATSOFT%cc3000fpga_MSS_0/MSS_ADLIB_INST/EMCAB[16].
PIN cc3000fpga_MSS_0/MSS_ADLIB_INST/U_CORE:EMCAB[15]; O_P:
  FLATSOFT%cc3000fpga_MSS_0/MSS_ADLIB_INST/EMCAB[15].
PIN cc3000fpga_MSS_0/MSS_ADLIB_INST/U_CORE:EMCAB[14]; O_P:
  FLATSOFT%cc3000fpga_MSS_0/MSS_ADLIB_INST/EMCAB[14].
PIN cc3000fpga_MSS_0/MSS_ADLIB_INST/U_CORE:EMCAB[13]; O_P:
  FLATSOFT%cc3000fpga_MSS_0/MSS_ADLIB_INST/EMCAB[13].
PIN cc3000fpga_MSS_0/MSS_ADLIB_INST/U_CORE:EMCAB[12]; O_P:
  FLATSOFT%cc3000fpga_MSS_0/MSS_ADLIB_INST/EMCAB[12].
PIN cc3000fpga_MSS_0/MSS_ADLIB_INST/U_CORE:EMCAB[11]; O_P:
  FLATSOFT%cc3000fpga_MSS_0/MSS_ADLIB_INST/EMCAB[11].
PIN cc3000fpga_MSS_0/MSS_ADLIB_INST/U_CORE:EMCAB[10]; O_P:
  FLATSOFT%cc3000fpga_MSS_0/MSS_ADLIB_INST/EMCAB[10].
PIN cc3000fpga_MSS_0/MSS_ADLIB_INST/U_CORE:EMCAB[9]; O_P:
  FLATSOFT%cc3000fpga_MSS_0/MSS_ADLIB_INST/EMCAB[9].
PIN cc3000fpga_MSS_0/MSS_ADLIB_INST/U_CORE:EMCAB[8]; O_P:
  FLATSOFT%cc3000fpga_MSS_0/MSS_ADLIB_INST/EMCAB[8].
PIN cc3000fpga_MSS_0/MSS_ADLIB_INST/U_CORE:EMCAB[7]; O_P:
  FLATSOFT%cc3000fpga_MSS_0/MSS_ADLIB_INST/EMCAB[7].
PIN cc3000fpga_MSS_0/MSS_ADLIB_INST/U_CORE:EMCAB[6]; O_P:
  FLATSOFT%cc3000fpga_MSS_0/MSS_ADLIB_INST/EMCAB[6].
PIN cc3000fpga_MSS_0/MSS_ADLIB_INST/U_CORE:EMCAB[5]; O_P:
  FLATSOFT%cc3000fpga_MSS_0/MSS_ADLIB_INST/EMCAB[5].
PIN cc3000fpga_MSS_0/MSS_ADLIB_INST/U_CORE:EMCAB[4]; O_P:
  FLATSOFT%cc3000fpga_MSS_0/MSS_ADLIB_INST/EMCAB[4].
PIN cc3000fpga_MSS_0/MSS_ADLIB_INST/U_CORE:EMCAB[3]; O_P:
  FLATSOFT%cc3000fpga_MSS_0/MSS_ADLIB_INST/EMCAB[3].
PIN cc3000fpga_MSS_0/MSS_ADLIB_INST/U_CORE:EMCAB[2]; O_P:
  FLATSOFT%cc3000fpga_MSS_0/MSS_ADLIB_INST/EMCAB[2].
PIN cc3000fpga_MSS_0/MSS_ADLIB_INST/U_CORE:EMCAB[1]; O_P:
  FLATSOFT%cc3000fpga_MSS_0/MSS_ADLIB_INST/EMCAB[1].
PIN cc3000fpga_MSS_0/MSS_ADLIB_INST/U_CORE:EMCAB[0]; O_P:
  FLATSOFT%cc3000fpga_MSS_0/MSS_ADLIB_INST/EMCAB[0].
PIN cc3000fpga_MSS_0/MSS_ADLIB_INST/U_CORE:EMCWDB[15]; O_P:
  FLATSOFT%cc3000fpga_MSS_0/MSS_ADLIB_INST/EMCWDB[15].
PIN cc3000fpga_MSS_0/MSS_ADLIB_INST/U_CORE:EMCWDB[14]; O_P:
  FLATSOFT%cc3000fpga_MSS_0/MSS_ADLIB_INST/EMCWDB[14].
PIN cc3000fpga_MSS_0/MSS_ADLIB_INST/U_CORE:EMCWDB[13]; O_P:
  FLATSOFT%cc3000fpga_MSS_0/MSS_ADLIB_INST/EMCWDB[13].
PIN cc3000fpga_MSS_0/MSS_ADLIB_INST/U_CORE:EMCWDB[12]; O_P:
  FLATSOFT%cc3000fpga_MSS_0/MSS_ADLIB_INST/EMCWDB[12].
PIN cc3000fpga_MSS_0/MSS_ADLIB_INST/U_CORE:EMCWDB[11]; O_P:
  FLATSOFT%cc3000fpga_MSS_0/MSS_ADLIB_INST/EMCWDB[11].
PIN cc3000fpga_MSS_0/MSS_ADLIB_INST/U_CORE:EMCWDB[10]; O_P:
  FLATSOFT%cc3000fpga_MSS_0/MSS_ADLIB_INST/EMCWDB[10].
PIN cc3000fpga_MSS_0/MSS_ADLIB_INST/U_CORE:EMCWDB[9]; O_P:
  FLATSOFT%cc3000fpga_MSS_0/MSS_ADLIB_INST/EMCWDB[9].
PIN cc3000fpga_MSS_0/MSS_ADLIB_INST/U_CORE:EMCWDB[8]; O_P:
  FLATSOFT%cc3000fpga_MSS_0/MSS_ADLIB_INST/EMCWDB[8].
PIN cc3000fpga_MSS_0/MSS_ADLIB_INST/U_CORE:EMCWDB[7]; O_P:
  FLATSOFT%cc3000fpga_MSS_0/MSS_ADLIB_INST/EMCWDB[7].
PIN cc3000fpga_MSS_0/MSS_ADLIB_INST/U_CORE:EMCWDB[6]; O_P:
  FLATSOFT%cc3000fpga_MSS_0/MSS_ADLIB_INST/EMCWDB[6].
PIN cc3000fpga_MSS_0/MSS_ADLIB_INST/U_CORE:EMCWDB[5]; O_P:
  FLATSOFT%cc3000fpga_MSS_0/MSS_ADLIB_INST/EMCWDB[5].
PIN cc3000fpga_MSS_0/MSS_ADLIB_INST/U_CORE:EMCWDB[4]; O_P:
  FLATSOFT%cc3000fpga_MSS_0/MSS_ADLIB_INST/EMCWDB[4].
PIN cc3000fpga_MSS_0/MSS_ADLIB_INST/U_CORE:EMCWDB[3]; O_P:
  FLATSOFT%cc3000fpga_MSS_0/MSS_ADLIB_INST/EMCWDB[3].
PIN cc3000fpga_MSS_0/MSS_ADLIB_INST/U_CORE:EMCWDB[2]; O_P:
  FLATSOFT%cc3000fpga_MSS_0/MSS_ADLIB_INST/EMCWDB[2].
PIN cc3000fpga_MSS_0/MSS_ADLIB_INST/U_CORE:EMCWDB[1]; O_P:
  FLATSOFT%cc3000fpga_MSS_0/MSS_ADLIB_INST/EMCWDB[1].
PIN cc3000fpga_MSS_0/MSS_ADLIB_INST/U_CORE:EMCWDB[0]; O_P:
  FLATSOFT%cc3000fpga_MSS_0/MSS_ADLIB_INST/EMCWDB[0].
PIN cc3000fpga_MSS_0/MSS_ADLIB_INST/U_CORE:EMCRWn; O_P:
  FLATSOFT%cc3000fpga_MSS_0/MSS_ADLIB_INST/EMCRWn.
PIN cc3000fpga_MSS_0/MSS_ADLIB_INST/U_CORE:EMCCS0n; O_P:
  FLATSOFT%cc3000fpga_MSS_0/MSS_ADLIB_INST/EMCCS0n.
PIN cc3000fpga_MSS_0/MSS_ADLIB_INST/U_CORE:EMCCS1n; O_P:
  FLATSOFT%cc3000fpga_MSS_0/MSS_ADLIB_INST/EMCCS1n.
PIN cc3000fpga_MSS_0/MSS_ADLIB_INST/U_CORE:EMCOEN0n; O_P:
  FLATSOFT%cc3000fpga_MSS_0/MSS_ADLIB_INST/EMCOEN0n.
PIN cc3000fpga_MSS_0/MSS_ADLIB_INST/U_CORE:EMCOEN1n; O_P:
  FLATSOFT%cc3000fpga_MSS_0/MSS_ADLIB_INST/EMCOEN1n.
PIN cc3000fpga_MSS_0/MSS_ADLIB_INST/U_CORE:EMCBYTEN[1]; O_P:
  FLATSOFT%cc3000fpga_MSS_0/MSS_ADLIB_INST/EMCBYTEN[1].
PIN cc3000fpga_MSS_0/MSS_ADLIB_INST/U_CORE:EMCBYTEN[0]; O_P:
  FLATSOFT%cc3000fpga_MSS_0/MSS_ADLIB_INST/EMCBYTEN[0].
PIN cc3000fpga_MSS_0/MSS_ADLIB_INST/U_CORE:EMCDBOE; O_P:
  FLATSOFT%cc3000fpga_MSS_0/MSS_ADLIB_INST/EMCDBOE.
PIN cc3000fpga_MSS_0/MSS_ADLIB_INST/U_CORE:ADC0; O_P:
  FLATSOFT%cc3000fpga_MSS_0/MSS_ADLIB_INST/ADC0.
PIN cc3000fpga_MSS_0/MSS_ADLIB_INST/U_CORE:ADC1; O_P:
  FLATSOFT%cc3000fpga_MSS_0/MSS_ADLIB_INST/ADC1.
PIN cc3000fpga_MSS_0/MSS_ADLIB_INST/U_CORE:ADC2; O_P:
  FLATSOFT%cc3000fpga_MSS_0/MSS_ADLIB_INST/ADC2.
PIN cc3000fpga_MSS_0/MSS_ADLIB_INST/U_CORE:ADC3; O_P:
  FLATSOFT%cc3000fpga_MSS_0/MSS_ADLIB_INST/ADC3.
PIN cc3000fpga_MSS_0/MSS_ADLIB_INST/U_CORE:ADC4; O_P:
  FLATSOFT%cc3000fpga_MSS_0/MSS_ADLIB_INST/ADC4.
PIN cc3000fpga_MSS_0/MSS_ADLIB_INST/U_CORE:ADC5; O_P:
  FLATSOFT%cc3000fpga_MSS_0/MSS_ADLIB_INST/ADC5.
PIN cc3000fpga_MSS_0/MSS_ADLIB_INST/U_CORE:ADC6; O_P:
  FLATSOFT%cc3000fpga_MSS_0/MSS_ADLIB_INST/ADC6.
PIN cc3000fpga_MSS_0/MSS_ADLIB_INST/U_CORE:ADC7; O_P:
  FLATSOFT%cc3000fpga_MSS_0/MSS_ADLIB_INST/ADC7.
PIN cc3000fpga_MSS_0/MSS_ADLIB_INST/U_CORE:ADC8; O_P:
  FLATSOFT%cc3000fpga_MSS_0/MSS_ADLIB_INST/ADC8.
PIN cc3000fpga_MSS_0/MSS_ADLIB_INST/U_CORE:ADC9; O_P:
  FLATSOFT%cc3000fpga_MSS_0/MSS_ADLIB_INST/ADC9.
PIN cc3000fpga_MSS_0/MSS_ADLIB_INST/U_CORE:ADC10; O_P:
  FLATSOFT%cc3000fpga_MSS_0/MSS_ADLIB_INST/ADC10.
PIN cc3000fpga_MSS_0/MSS_ADLIB_INST/U_CORE:ADC11; O_P:
  FLATSOFT%cc3000fpga_MSS_0/MSS_ADLIB_INST/ADC11.
PIN cc3000fpga_MSS_0/MSS_ADLIB_INST/U_CORE:SDD0; O_P:
  FLATSOFT%cc3000fpga_MSS_0/MSS_ADLIB_INST/SDD0.
PIN cc3000fpga_MSS_0/MSS_ADLIB_INST/U_CORE:SDD1; O_P:
  FLATSOFT%cc3000fpga_MSS_0/MSS_ADLIB_INST/SDD1.
PIN cc3000fpga_MSS_0/MSS_ADLIB_INST/U_CORE:SDD2; O_P:
  FLATSOFT%cc3000fpga_MSS_0/MSS_ADLIB_INST/SDD2.
PIN cc3000fpga_MSS_0/MSS_ADLIB_INST/U_CORE:ABPS0; O_P:
  FLATSOFT%cc3000fpga_MSS_0/MSS_ADLIB_INST/ABPS0.
PIN cc3000fpga_MSS_0/MSS_ADLIB_INST/U_CORE:ABPS1; O_P:
  FLATSOFT%cc3000fpga_MSS_0/MSS_ADLIB_INST/ABPS1.
PIN cc3000fpga_MSS_0/MSS_ADLIB_INST/U_CORE:ABPS2; O_P:
  FLATSOFT%cc3000fpga_MSS_0/MSS_ADLIB_INST/ABPS2.
PIN cc3000fpga_MSS_0/MSS_ADLIB_INST/U_CORE:ABPS3; O_P:
  FLATSOFT%cc3000fpga_MSS_0/MSS_ADLIB_INST/ABPS3.
PIN cc3000fpga_MSS_0/MSS_ADLIB_INST/U_CORE:ABPS4; O_P:
  FLATSOFT%cc3000fpga_MSS_0/MSS_ADLIB_INST/ABPS4.
PIN cc3000fpga_MSS_0/MSS_ADLIB_INST/U_CORE:ABPS5; O_P:
  FLATSOFT%cc3000fpga_MSS_0/MSS_ADLIB_INST/ABPS5.
PIN cc3000fpga_MSS_0/MSS_ADLIB_INST/U_CORE:ABPS6; O_P:
  FLATSOFT%cc3000fpga_MSS_0/MSS_ADLIB_INST/ABPS6.
PIN cc3000fpga_MSS_0/MSS_ADLIB_INST/U_CORE:ABPS7; O_P:
  FLATSOFT%cc3000fpga_MSS_0/MSS_ADLIB_INST/ABPS7.
PIN cc3000fpga_MSS_0/MSS_ADLIB_INST/U_CORE:ABPS8; O_P:
  FLATSOFT%cc3000fpga_MSS_0/MSS_ADLIB_INST/ABPS8.
PIN cc3000fpga_MSS_0/MSS_ADLIB_INST/U_CORE:ABPS9; O_P:
  FLATSOFT%cc3000fpga_MSS_0/MSS_ADLIB_INST/ABPS9.
PIN cc3000fpga_MSS_0/MSS_ADLIB_INST/U_CORE:ABPS10; O_P:
  FLATSOFT%cc3000fpga_MSS_0/MSS_ADLIB_INST/ABPS10.
PIN cc3000fpga_MSS_0/MSS_ADLIB_INST/U_CORE:ABPS11; O_P:
  FLATSOFT%cc3000fpga_MSS_0/MSS_ADLIB_INST/ABPS11.
PIN cc3000fpga_MSS_0/MSS_ADLIB_INST/U_CORE:TM0; O_P:
  FLATSOFT%cc3000fpga_MSS_0/MSS_ADLIB_INST/TM0.
PIN cc3000fpga_MSS_0/MSS_ADLIB_INST/U_CORE:TM1; O_P:
  FLATSOFT%cc3000fpga_MSS_0/MSS_ADLIB_INST/TM1.
PIN cc3000fpga_MSS_0/MSS_ADLIB_INST/U_CORE:TM2; O_P:
  FLATSOFT%cc3000fpga_MSS_0/MSS_ADLIB_INST/TM2.
PIN cc3000fpga_MSS_0/MSS_ADLIB_INST/U_CORE:TM3; O_P:
  FLATSOFT%cc3000fpga_MSS_0/MSS_ADLIB_INST/TM3.
PIN cc3000fpga_MSS_0/MSS_ADLIB_INST/U_CORE:TM4; O_P:
  FLATSOFT%cc3000fpga_MSS_0/MSS_ADLIB_INST/TM4.
PIN cc3000fpga_MSS_0/MSS_ADLIB_INST/U_CORE:TM5; O_P:
  FLATSOFT%cc3000fpga_MSS_0/MSS_ADLIB_INST/TM5.
PIN cc3000fpga_MSS_0/MSS_ADLIB_INST/U_CORE:CM0; O_P:
  FLATSOFT%cc3000fpga_MSS_0/MSS_ADLIB_INST/CM0.
PIN cc3000fpga_MSS_0/MSS_ADLIB_INST/U_CORE:CM1; O_P:
  FLATSOFT%cc3000fpga_MSS_0/MSS_ADLIB_INST/CM1.
PIN cc3000fpga_MSS_0/MSS_ADLIB_INST/U_CORE:CM2; O_P:
  FLATSOFT%cc3000fpga_MSS_0/MSS_ADLIB_INST/CM2.
PIN cc3000fpga_MSS_0/MSS_ADLIB_INST/U_CORE:CM3; O_P:
  FLATSOFT%cc3000fpga_MSS_0/MSS_ADLIB_INST/CM3.
PIN cc3000fpga_MSS_0/MSS_ADLIB_INST/U_CORE:CM4; O_P:
  FLATSOFT%cc3000fpga_MSS_0/MSS_ADLIB_INST/CM4.
PIN cc3000fpga_MSS_0/MSS_ADLIB_INST/U_CORE:CM5; O_P:
  FLATSOFT%cc3000fpga_MSS_0/MSS_ADLIB_INST/CM5.
PIN cc3000fpga_MSS_0/MSS_ADLIB_INST/U_CORE:GNDTM0; O_P:
  FLATSOFT%cc3000fpga_MSS_0/MSS_ADLIB_INST/GNDTM0.
PIN cc3000fpga_MSS_0/MSS_ADLIB_INST/U_CORE:GNDTM1; O_P:
  FLATSOFT%cc3000fpga_MSS_0/MSS_ADLIB_INST/GNDTM1.
PIN cc3000fpga_MSS_0/MSS_ADLIB_INST/U_CORE:GNDTM2; O_P:
  FLATSOFT%cc3000fpga_MSS_0/MSS_ADLIB_INST/GNDTM2.
PIN cc3000fpga_MSS_0/MSS_ADLIB_INST/U_CORE:VAREF0; O_P:
  FLATSOFT%cc3000fpga_MSS_0/MSS_ADLIB_INST/VAREF0.
PIN cc3000fpga_MSS_0/MSS_ADLIB_INST/U_CORE:VAREF1; O_P:
  FLATSOFT%cc3000fpga_MSS_0/MSS_ADLIB_INST/VAREF1.
PIN cc3000fpga_MSS_0/MSS_ADLIB_INST/U_CORE:VAREF2; O_P:
  FLATSOFT%cc3000fpga_MSS_0/MSS_ADLIB_INST/VAREF2.
PIN cc3000fpga_MSS_0/MSS_ADLIB_INST/U_CORE:VAREFOUT; O_P:
  FLATSOFT%cc3000fpga_MSS_0/MSS_ADLIB_INST/VAREFOUT.
PIN cc3000fpga_MSS_0/MSS_ADLIB_INST/U_CORE:GNDVAREF; O_P:
  FLATSOFT%cc3000fpga_MSS_0/MSS_ADLIB_INST/GNDVAREF.
PIN cc3000fpga_MSS_0/MSS_ADLIB_INST/U_CORE:PUn; O_P:
  FLATSOFT%cc3000fpga_MSS_0/MSS_ADLIB_INST/PUn.
USE ADLIB:DFN1E0; Timer_1/timer_0/bus_read_data[24].
USE ADLIB:NOR3B; Timer_2/BUS_WRITE_EN_0_a5_0_a2.
USE ADLIB:NOR2; Timer_4/timer_0/counterReg_RNO[24].
USE ADLIB:DFN1E1; Timer_3/timer_0/counterReg[31].
USE ADLIB:NOR2B; CoreAPB3_0/CAPB3lOII/PRDATA_0_a5[25].
USE ADLIB:NOR2B; Timer_1/BUS_WRITE_EN_0_a5_0_a2_0.
USE ADLIB:XOR2; Timer_1/timer_0/compareReg_RNIF4QB[8].
USE ADLIB:DFN1E1; Timer_3/timer_0/counterReg[13].
USE ADLIB:DFN1; Timer_2/timer_0/overflowReg[27].
USE ADLIB:DFN1; Timer_1/timer_0/overflowReg[14].
USE ADLIB:XOR2; Timer_4/timer_0/overflowReg_RNIS082[15].
USE ADLIB:XOR2; Timer_4/timer_0/overflowReg_RNI6H82[28].
USE ADLIB:OR3; Timer_3/timer_0/overflowReg_RNIKPOL6[1].
USE ADLIB:NOR2B; Timer_2/timer_0/bus_read_data_RNO_3[30].
USE ADLIB:NOR2A; Timer_3/timer_0/counterReg_RNI7J4C2[1].
USE ADLIB:NOR3A; 
  Timer_4/timer_0/timer_interrupt_1_sqmuxa_0_a6_0_7_RNIR1UN.
USE ADLIB:DFN1; Timer_1/timer_0/compareReg[17].
USE ADLIB:XOR2; Timer_1/timer_0/compareReg_RNI1NKL[10].
USE ADLIB:MX2; Timer_3/timer_0/overflowReg_RNO_0[6].
USE ADLIB:DFN1E1; Timer_1/timer_0/counterReg[19].
USE ADLIB:XA1B; Timer_4/timer_0/counterReg_RNO[1].
USE ADLIB:MX2; Timer_4/timer_0/controlReg_RNO_0[19].
USE ADLIB:NOR2B; Timer_3/timer_0/controlReg_RNO[9].
USE ADLIB:DFN1; Timer_4/timer_0/controlReg[29].
USE ADLIB:NOR2B; Timer_4/timer_0/bus_read_data_RNO_2[21].
USE ADLIB:DFN1E0; Timer_2/timer_0/bus_read_data[16].
USE ADLIB:OR3; Timer_2/timer_0/bus_read_data_RNO_0[6].
USE ADLIB:NOR2B; Timer_3/timer_0/controlReg_RNO[0].
USE ADLIB:DFN1E1; Timer_1/timer_0/counterReg[4].
USE ADLIB:DFN1; Timer_1/timer_0/controlReg[5].
USE ADLIB:OR2; Timer_1/timer_0/overflowReg_RNII27T1[19].
USE ADLIB:NOR2B; Timer_4/timer_0/controlReg_RNO[27].
USE ADLIB:OR3; Timer_4/timer_0/bus_read_data_RNO_0[16].
USE ADLIB:AO1; Timer_1/timer_0/bus_read_data_RNO[5].
USE ADLIB:NOR2B; CoreAPB3_0/CAPB3lOII/PRDATA_0_a5[20].
USE ADLIB:NOR2B; Timer_2/timer_0/bus_read_data_RNO_1[22].
USE ADLIB:DFN1E1; Timer_1/timer_0/counterReg[9].
USE ADLIB:NOR2B; CoreAPB3_0/CAPB3lOII/PRDATA_0_a5_0[22].
USE ADLIB:MSS_IF; cc3000fpga_MSS_0/MSS_ADLIB_INST/U_48; ACT_PKG:
  fg484, ACT_DIE:IP4X3M1, ACT_FCLK:100000000, ACT_CONFIG:0, 
  PRESERVE, CLS_ID:3%HARD%DSS%48%0, CLS_NAME:
  cc3000fpga_MSS_0/MSS_ADLIB_INST.
PIN cc3000fpga_MSS_0/MSS_ADLIB_INST/U_48:PIN4; O_P:
  FLATSOFT%cc3000fpga_MSS_0/MSS_ADLIB_INST/FABPWDATA[2].
PIN cc3000fpga_MSS_0/MSS_ADLIB_INST/U_48:PIN5; O_P:
  FLATSOFT%cc3000fpga_MSS_0/MSS_ADLIB_INST/FABPWDATA[1].
PIN cc3000fpga_MSS_0/MSS_ADLIB_INST/U_48:PIN6; O_P:
  FLATSOFT%cc3000fpga_MSS_0/MSS_ADLIB_INST/FABPWDATA[3].
PIN cc3000fpga_MSS_0/MSS_ADLIB_INST/U_48:PIN1; O_P:
  FLATSOFT%cc3000fpga_MSS_0/MSS_ADLIB_INST/FABPRDATA[1].
PIN cc3000fpga_MSS_0/MSS_ADLIB_INST/U_48:PIN2; O_P:
  FLATSOFT%cc3000fpga_MSS_0/MSS_ADLIB_INST/FABPRDATA[2].
PIN cc3000fpga_MSS_0/MSS_ADLIB_INST/U_48:PIN3; O_P:
  FLATSOFT%cc3000fpga_MSS_0/MSS_ADLIB_INST/FABPRDATA[3].
USE ADLIB:MX2; Timer_3/timer_0/overflowReg_RNO_0[24].
USE ADLIB:NOR3A; Timer_1/timer_0/WRITE_overflowReset10_0_a2; 
  ORIGNAME:'Timer_1/timer_0/WRITE.overflowReset10_0_a2'.
USE ADLIB:NOR2B; Timer_1/timer_0/bus_read_data_RNO_1[11].
USE ADLIB:OR3; Timer_2/timer_0/bus_read_data_RNO_0[26].
USE ADLIB:XOR2; Timer_1/timer_0/compareReg_RNIJVML[19].
USE ADLIB:DFN1; Timer_1/timer_0/overflowReg[8].
USE ADLIB:NOR3B; Timer_2/BUS_WRITE_EN_0_a5_0_a2_0.
USE ADLIB:NOR2B; Timer_4/timer_0/controlReg_RNO[18].
USE ADLIB:DFN1; Timer_3/timer_0/overflowReg[4].
USE ADLIB:NOR2B; Timer_2/timer_0/bus_read_data_RNO_3[24].
USE ADLIB:DFN1E1; Timer_1/timer_0/counterReg[31].
USE ADLIB:DFN1; Timer_1/timer_0/overflowReg[19].
USE ADLIB:OR2B; Timer_3/timer_0/counterReg_RNIIT2R3[12].
USE ADLIB:NOR2B; Timer_3/timer_0/counterReg_RNI9UMP[19].
USE ADLIB:XA1C; Timer_3/timer_0/counterReg_RNO[6].
USE ADLIB:NOR2B; Timer_3/timer_0/bus_read_data_RNO_3[25].
USE ADLIB:DFN1E1; Timer_2/timer_0/counterReg[10].
USE ADLIB:DFN1; Timer_1/timer_0/compareReg[7].
USE ADLIB:DFN1E1; Timer_1/timer_0/counterReg[3].
USE ADLIB:AND2; Timer_3/timer_0/counterReg_n25_i_o5_m5_0_a2.
USE ADLIB:MSS_IF; cc3000fpga_MSS_0/MSS_ADLIB_INST/U_36; ACT_PKG:
  fg484, ACT_DIE:IP4X3M1, ACT_FCLK:100000000, ACT_CONFIG:0, 
  PRESERVE, CLS_ID:3%HARD%DSS%36%0, CLS_NAME:
  cc3000fpga_MSS_0/MSS_ADLIB_INST.
PIN cc3000fpga_MSS_0/MSS_ADLIB_INST/U_36:PIN4; O_P:
  FLATSOFT%cc3000fpga_MSS_0/MSS_ADLIB_INST/MSSPSLVERR.
PIN cc3000fpga_MSS_0/MSS_ADLIB_INST/U_36:PIN5; O_P:
  FLATSOFT%cc3000fpga_MSS_0/MSS_ADLIB_INST/MSSPREADY.
PIN cc3000fpga_MSS_0/MSS_ADLIB_INST/U_36:PIN6; O_P:
  FLATSOFT%cc3000fpga_MSS_0/MSS_ADLIB_INST/MSSPRDATA[0].
PIN cc3000fpga_MSS_0/MSS_ADLIB_INST/U_36:PIN1; O_P:
  FLATSOFT%cc3000fpga_MSS_0/MSS_ADLIB_INST/MSSPADDR[18].
PIN cc3000fpga_MSS_0/MSS_ADLIB_INST/U_36:PIN2; O_P:
  FLATSOFT%cc3000fpga_MSS_0/MSS_ADLIB_INST/MSSPADDR[19].
PIN cc3000fpga_MSS_0/MSS_ADLIB_INST/U_36:PIN3; O_P:
  FLATSOFT%cc3000fpga_MSS_0/MSS_ADLIB_INST/MSSPWDATA[0].
USE ADLIB:NOR2B; Timer_3/timer_0/bus_read_data_RNO_2[19].
USE ADLIB:OR2A; Timer_1/timer_0/counterReg_RNO_0[14].
USE ADLIB:MX2; Timer_1/timer_0/compareReg_RNO_0[6].
USE ADLIB:AO1A; Timer_4/timer_0/controlReg_RNI3B4M1_0[0].
USE ADLIB:AO1; Timer_1/timer_0/bus_read_data_RNO_2[30].
USE ADLIB:XO1; Timer_1/timer_0/overflowReg_RNIK0221[9].
USE ADLIB:NOR2B; Timer_4/timer_0/interrupt_status_RNO_2[1].
USE ADLIB:MX2; Timer_4/timer_0/controlReg_RNO_0[17].
USE ADLIB:MX2; Timer_1/timer_0/overflowReg_RNO_0[5].
USE ADLIB:OR3; Timer_4/timer_0/overflowReg_RNIQ6O62[24].
USE ADLIB:AO1; Timer_4/timer_0/interrupt_status_RNO_1[1].
USE ADLIB:DFN1; Timer_3/timer_0/overflowReg[27].
USE ADLIB:DFN1E0; Timer_2/timer_0/bus_read_data[29].
USE ADLIB:NOR2B; Timer_1/timer_0/overflowReg_RNO[11].
USE ADLIB:DFN1; Timer_2/timer_0/compareReg[6].
USE ADLIB:DFN1E0; Timer_1/timer_0/bus_read_data[23].
USE ADLIB:OR3; Timer_1/timer_0/overflowReg_RNIMS242[17].
USE ADLIB:AO1; Timer_2/timer_0/bus_read_data_RNO_0[9].
USE ADLIB:OR3; Timer_2/timer_0/bus_read_data_RNO_0[13].
USE ADLIB:NOR2B; Timer_4/timer_0/bus_read_data_RNO_2[9].
USE ADLIB:DFN1E1; Timer_3/timer_0/counterReg[29].
USE ADLIB:NOR2B; Timer_4/timer_0/bus_read_data_RNO_1[20].
USE ADLIB:AO1; Timer_1/timer_0/bus_read_data_RNO[12].
USE ADLIB:DFN1; Timer_1/timer_0/overflowReg[16].
USE ADLIB:DFN1; Timer_2/timer_0/compareReg[14].
USE ADLIB:OR3; Timer_4/timer_0/bus_read_data_RNO[25].
USE ADLIB:NOR2B; Timer_2/timer_0/compareReg_RNO[1].
USE ADLIB:NOR2B; Timer_4/timer_0/bus_read_data_RNO_3[8].
USE ADLIB:NOR3C; CoreAPB3_0/CAPB3lOII/PRDATA_0_0_a5_2[8].
USE ADLIB:OR3; Timer_4/timer_0/bus_read_data_RNO_0[9].
USE ADLIB:DFN1; Timer_2/timer_0/interrupt_status[1].
USE ADLIB:XOR2; Timer_2/timer_0/compareReg_RNI3CJA[7].
USE ADLIB:NOR2B; Timer_4/timer_0/overflowReset_RNO_0.
USE ADLIB:DFN1; Timer_4/timer_0/compareReg[9].
USE ADLIB:DFN1; Timer_4/timer_0/overflowReg[10].
USE ADLIB:NOR3; Timer_1/timer_0/WRITE_overflowReset8_0_a2_1; 
  ORIGNAME:'Timer_1/timer_0/WRITE.overflowReset8_0_a2_1'.
USE ADLIB:AND2; Timer_4/timer_0/bus_read_data_10_iv_0_RNO[14].
USE ADLIB:NOR2A; Timer_1/timer_0/WRITE_overflowReset9_0_a2_1; 
  ORIGNAME:'Timer_1/timer_0/WRITE.overflowReset9_0_a2_1'.
USE ADLIB:XA1C; Timer_4/timer_0/compareReg_RNIECQJ[13].
USE ADLIB:NOR3C; Timer_2/timer_0/counterReg_RNIDFML6[20].
PIN Timer_2/timer_0/counterReg_RNIDFML6[20]:A; O_P:
  LCOM%Timer_2/timer_0/counterReg_RNIPE344[20]/A.
PIN Timer_2/timer_0/counterReg_RNIDFML6[20]:B; O_P:
  LCOM%Timer_2/timer_0/counterReg_RNIPE344[20]/B.
PIN Timer_2/timer_0/counterReg_RNIDFML6[20]:C; O_P:
  LCOM%Timer_2/timer_0/counterReg_RNIDFML6[20]/B.
USE ADLIB:OR3; Timer_1/timer_0/bus_read_data_RNO[25].
USE ADLIB:XA1C; Timer_1/timer_0/compareReg_RNIKMBB1[16].
USE ADLIB:NOR3C; Timer_2/timer_0/counterReg_RNIEE841[2].
USE ADLIB:NOR2B; Timer_4/timer_0/bus_read_data_RNO_3[17].
USE ADLIB:DFN1; Timer_3/timer_0/compareReg[1].
USE ADLIB:MX2; Timer_2/timer_0/overflowReg_RNO_0[11].
USE ADLIB:MX2; Timer_3/timer_0/overflowReg_RNO_0[7].
USE ADLIB:DFN1E0; Timer_4/timer_0/bus_read_data[9].
USE ADLIB:DFN1; Timer_2/timer_0/overflowReg[12].
USE ADLIB:DFN1E1; Timer_4/timer_0/counterReg[5].
USE ADLIB:IOPAD_IN; cc3000fpga_MSS_0/MSS_SPI_1_DI/U0; ORIGNAME:
  cc3000fpga_MSS_0/MSS_SPI_1_DI, ACT_PIN:V19, ACT_CONFIG:0, 
  IO_IS_DSS, PRESERVE, CLS_ID:7%HARD%IO%0%0, CLS_NAME:
  cc3000fpga_MSS_0/MSS_SPI_1_DI.
PIN cc3000fpga_MSS_0/MSS_SPI_1_DI/U0:PAD; O_P:
  FLATSOFT%cc3000fpga_MSS_0/MSS_SPI_1_DI/PAD.
PIN cc3000fpga_MSS_0/MSS_SPI_1_DI/U0:Y; O_P:
  FLATSOFT%cc3000fpga_MSS_0/MSS_SPI_1_DI/Y.
USE ADLIB:MSS_IF; cc3000fpga_MSS_0/MSS_ADLIB_INST/U_67; ACT_PKG:
  fg484, ACT_DIE:IP4X3M1, ACT_FCLK:100000000, ACT_CONFIG:0, 
  PRESERVE, CLS_ID:3%HARD%DSS%67%0, CLS_NAME:
  cc3000fpga_MSS_0/MSS_ADLIB_INST.
USE ADLIB:MX2; Timer_4/timer_0/controlReg_RNO_0[4].
USE ADLIB:AO1; Timer_4/timer_0/bus_read_data_RNO[24].
USE ADLIB:OR3; Timer_1/timer_0/overflowReg_RNIK8FG8[17].
USE ADLIB:XOR2; Timer_1/timer_0/compareReg_RNIJNML[28].
USE ADLIB:NOR2B; Timer_4/timer_0/bus_read_data_RNO_3[22].
USE ADLIB:NOR2B; Timer_2/timer_0/overflowReg_RNO[19].
USE ADLIB:NOR2B; Timer_1/timer_0/interrupt_status_RNO[1].
USE ADLIB:DFN1E1; Timer_2/timer_0/counterReg[23].
USE ADLIB:XOR2; Timer_1/timer_0/compareReg_RNIDVLL[25].
USE ADLIB:DFN1; Timer_4/timer_0/compareReg[29].
USE ADLIB:NOR2B; Timer_3/timer_0/bus_read_data_RNO_0[25].
USE ADLIB:NOR2; Timer_4/timer_0/counterReg_RNO[25].
USE ADLIB:XA1C; Timer_3/timer_0/counterReg_RNO[4].
USE ADLIB:DFN1; Timer_3/timer_0/controlReg[11].
USE ADLIB:AO1; Timer_1/timer_0/bus_read_data_RNO[24].
USE ADLIB:NOR2B; Timer_3/timer_0/bus_read_data_RNO_2[11].
USE ADLIB:NOR2B; Timer_2/timer_0/controlReg_RNO[1].
USE ADLIB:NOR2B; Timer_3/timer_0/bus_read_data_RNO_1[30].
USE ADLIB:NOR2B; CoreAPB3_0/CAPB3lOII/PRDATA_0_a5_0[4].
USE ADLIB:DFN1E0; Timer_2/timer_0/bus_read_data[25].
USE ADLIB:MSS_IF; cc3000fpga_MSS_0/MSS_ADLIB_INST/U_6; ACT_PKG:
  fg484, ACT_DIE:IP4X3M1, ACT_FCLK:100000000, ACT_CONFIG:0, 
  PRESERVE, CLS_ID:3%HARD%DSS%6%0, CLS_NAME:
  cc3000fpga_MSS_0/MSS_ADLIB_INST.
PIN cc3000fpga_MSS_0/MSS_ADLIB_INST/U_6:PIN4; O_P:
  FLATSOFT%cc3000fpga_MSS_0/MSS_ADLIB_INST/GPI[29].
PIN cc3000fpga_MSS_0/MSS_ADLIB_INST/U_6:PIN5; O_P:
  FLATSOFT%cc3000fpga_MSS_0/MSS_ADLIB_INST/GPI[28].
PIN cc3000fpga_MSS_0/MSS_ADLIB_INST/U_6:PIN6; O_P:
  FLATSOFT%cc3000fpga_MSS_0/MSS_ADLIB_INST/GPI[30].
PIN cc3000fpga_MSS_0/MSS_ADLIB_INST/U_6:PIN1; O_P:
  FLATSOFT%cc3000fpga_MSS_0/MSS_ADLIB_INST/GPO[28].
PIN cc3000fpga_MSS_0/MSS_ADLIB_INST/U_6:PIN2; O_P:
  FLATSOFT%cc3000fpga_MSS_0/MSS_ADLIB_INST/GPO[29].
PIN cc3000fpga_MSS_0/MSS_ADLIB_INST/U_6:PIN3; O_P:
  FLATSOFT%cc3000fpga_MSS_0/MSS_ADLIB_INST/GPO[30].
USE ADLIB:DFN1; Timer_1/timer_0/controlReg[7].
USE ADLIB:AO1; Timer_2/timer_0/bus_read_data_RNO[13].
USE ADLIB:NOR2B; Timer_4/timer_0/controlReg_RNO[19].
USE ADLIB:NOR2B; Timer_4/timer_0/compareReg_RNO[31].
USE ADLIB:NOR2B; Timer_3/timer_0/compareReg_RNO[16].
USE ADLIB:OR2B; Timer_2/timer_0/counterReg_RNO_1[29].
USE ADLIB:MX2; Timer_2/timer_0/controlReg_RNO_0[30].
USE ADLIB:AO1; Timer_4/timer_0/bus_read_data_RNO[21].
USE ADLIB:AO1; Timer_3/timer_0/bus_read_data_RNO[15].
USE ADLIB:NOR2B; Timer_1/timer_0/compareReg_RNO[18].
USE ADLIB:NOR2B; Timer_4/timer_0/controlReg_RNO[13].
USE ADLIB:DFN1E0; Timer_4/timer_0/bus_read_data[3].
USE ADLIB:NOR2B; Timer_3/timer_0/bus_read_data_RNO_1[26].
USE ADLIB:NOR2B; Timer_2/timer_0/overflowReg_RNO[20].
USE ADLIB:MX2; Timer_4/timer_0/overflowReg_RNO_0[31].
USE ADLIB:NOR2B; Timer_3/timer_0/compareReg_RNO[21].
USE ADLIB:NOR2B; Timer_3/timer_0/overflowReg_RNO[26].
USE ADLIB:OA1C; Timer_3/timer_0/counterReg_RNO_0[25].
USE ADLIB:OR3; Timer_3/timer_0/overflowReg_RNIU8DL1[0].
USE ADLIB:DFN1; Timer_4/timer_0/compareReg[25].
USE ADLIB:NOR3A; Timer_2/timer_0/compareReg_RNIS29C1[3].
USE ADLIB:XOR2; Timer_4/timer_0/compareReg_RNI9US9[31].
USE ADLIB:AO1; Timer_4/timer_0/bus_read_data_RNO[13].
USE ADLIB:XA1A; Timer_4/timer_0/timer_interrupt_1_sqmuxa_0_a6_0_7.
PIN Timer_4/timer_0/timer_interrupt_1_sqmuxa_0_a6_0_7:A; O_P:
  LCOM%Timer_4/timer_0/un1_compareReg_23_0_x2/A.
PIN Timer_4/timer_0/timer_interrupt_1_sqmuxa_0_a6_0_7:B; O_P:
  LCOM%Timer_4/timer_0/un1_compareReg_23_0_x2/B.
PIN Timer_4/timer_0/timer_interrupt_1_sqmuxa_0_a6_0_7:C; O_P:
  LCOM%Timer_4/timer_0/timer_interrupt_1_sqmuxa_0_a6_0_7/B.
USE ADLIB:NOR2B; Timer_2/timer_0/bus_read_data_RNO_2[17].
USE ADLIB:NOR2B; Timer_4/timer_0/overflowReg_RNO[7].
USE ADLIB:NOR2B; Timer_2/timer_0/bus_read_data_RNO_1[10].
USE ADLIB:XO1; Timer_1/timer_0/overflowReg_RNIET3R[16].
PIN Timer_1/timer_0/overflowReg_RNIET3R[16]:A; O_P:
  LCOM%Timer_1/timer_0/overflowReg_RNIKMHD[21]/A.
PIN Timer_1/timer_0/overflowReg_RNIET3R[16]:B; O_P:
  LCOM%Timer_1/timer_0/overflowReg_RNIKMHD[21]/B.
PIN Timer_1/timer_0/overflowReg_RNIET3R[16]:C; O_P:
  LCOM%Timer_1/timer_0/overflowReg_RNIET3R[16]/A.
USE ADLIB:XOR2; Timer_2/timer_0/compareReg_RNITEDC[13].
USE ADLIB:NOR2B; Timer_2/timer_0/bus_read_data_RNO_3[28].
USE ADLIB:OR3; Timer_3/timer_0/overflowReg_RNISPN22[15].
USE ADLIB:AO1; Timer_1/timer_0/bus_read_data_RNO[21].
USE ADLIB:XOR2; Timer_2/timer_0/overflowReg_RNISH3F[11].
USE ADLIB:DFN1; Timer_4/timer_0/overflowReg[24].
USE ADLIB:XOR2; Timer_2/timer_0/overflowReg_RNI4Q3F[31].
USE ADLIB:NOR2B; Timer_1/timer_0/controlReg_RNO[17].
USE ADLIB:DFN1; Timer_3/timer_0/controlReg[21].
USE ADLIB:NOR3C; Timer_1/timer_0/counterReg_RNIUN8I[17].
USE ADLIB:MSS_IF; cc3000fpga_MSS_0/MSS_ADLIB_INST/U_73; ACT_PKG:
  fg484, ACT_DIE:IP4X3M1, ACT_FCLK:100000000, ACT_CONFIG:0, 
  PRESERVE, CLS_ID:3%HARD%DSS%73%0, CLS_NAME:
  cc3000fpga_MSS_0/MSS_ADLIB_INST.
PIN cc3000fpga_MSS_0/MSS_ADLIB_INST/U_73:PIN5; O_P:
  FLATSOFT%cc3000fpga_MSS_0/MSS_ADLIB_INST/FABACETRIG.
PIN cc3000fpga_MSS_0/MSS_ADLIB_INST/U_73:PIN1; O_P:
  FLATSOFT%cc3000fpga_MSS_0/MSS_ADLIB_INST/CMP6.
PIN cc3000fpga_MSS_0/MSS_ADLIB_INST/U_73:PIN2; O_P:
  FLATSOFT%cc3000fpga_MSS_0/MSS_ADLIB_INST/CMP7.
USE ADLIB:NOR2B; Timer_3/timer_0/bus_read_data_RNO_2[28].
USE ADLIB:NOR2B; Timer_3/timer_0/bus_read_data_RNO_3[14].
USE ADLIB:DFN1; Timer_1/timer_0/compareReg[25].
USE ADLIB:AO1; CoreAPB3_0/CAPB3lOII/PRDATA_0_0[15].
USE ADLIB:MSS_IF; cc3000fpga_MSS_0/MSS_ADLIB_INST/U_29; ACT_PKG:
  fg484, ACT_DIE:IP4X3M1, ACT_FCLK:100000000, ACT_CONFIG:0, 
  PRESERVE, CLS_ID:3%HARD%DSS%29%0, CLS_NAME:
  cc3000fpga_MSS_0/MSS_ADLIB_INST.
PIN cc3000fpga_MSS_0/MSS_ADLIB_INST/U_29:PIN5; O_P:
  FLATSOFT%cc3000fpga_MSS_0/MSS_ADLIB_INST/GPI[9].
PIN cc3000fpga_MSS_0/MSS_ADLIB_INST/U_29:PIN1; O_P:
  FLATSOFT%cc3000fpga_MSS_0/MSS_ADLIB_INST/GPO[9].
USE ADLIB:DFN1; Timer_3/timer_0/controlReg[0].
USE ADLIB:OR2B; Timer_3/timer_0/compareReg_1_sqmuxa_i.
USE ADLIB:MX2; Timer_1/timer_0/timer_interrupt_RNO_0.
USE ADLIB:NOR2B; Timer_2/timer_0/bus_read_data_RNO_1[25].
USE ADLIB:NOR2B; Timer_1/timer_0/counterReg_RNIJE5C[22].
USE ADLIB:NOR2B; Timer_4/timer_0/counterReg_RNI6O18[10].
USE ADLIB:NOR2B; Timer_3/timer_0/overflowReg_RNO[16].
USE ADLIB:AO1; Timer_3/timer_0/bus_read_data_RNO[14].
USE ADLIB:XOR2; Timer_4/timer_0/overflowReg_RNIKG72[11].
USE ADLIB:DFN1E0; Timer_1/timer_0/bus_read_data[1].
USE ADLIB:NOR2B; Timer_3/timer_0/controlReg_RNO[25].
USE ADLIB:DFN1E0; Timer_1/timer_0/bus_read_data[20].
USE ADLIB:DFN1; Timer_3/timer_0/compareReg[22].
USE ADLIB:DFN1E0; Timer_2/timer_0/bus_read_data[21].
USE ADLIB:AO1; CoreAPB3_0/CAPB3lOII/PRDATA_0_0[17].
USE ADLIB:XO1; Timer_1/timer_0/overflowReg_RNI293R[13].
USE ADLIB:IOPAD_BI; cc3000fpga_MSS_0/MSS_SPI_1_SS/U0; ORIGNAME:
  cc3000fpga_MSS_0/MSS_SPI_1_SS, ACT_PIN:W21, ACT_CONFIG:0, 
  IO_IS_DSS, PRESERVE, CLS_ID:2%HARD%IO%0%0, CLS_NAME:
  cc3000fpga_MSS_0/MSS_SPI_1_SS.
PIN cc3000fpga_MSS_0/MSS_SPI_1_SS/U0:D; O_P:
  FLATSOFT%cc3000fpga_MSS_0/MSS_SPI_1_SS/D.
PIN cc3000fpga_MSS_0/MSS_SPI_1_SS/U0:E; O_P:
  FLATSOFT%cc3000fpga_MSS_0/MSS_SPI_1_SS/E.
PIN cc3000fpga_MSS_0/MSS_SPI_1_SS/U0:Y; O_P:
  FLATSOFT%cc3000fpga_MSS_0/MSS_SPI_1_SS/Y.
PIN cc3000fpga_MSS_0/MSS_SPI_1_SS/U0:PAD; O_P:
  FLATSOFT%cc3000fpga_MSS_0/MSS_SPI_1_SS/PAD.
USE ADLIB:MX2; Timer_2/timer_0/compareReg_RNO_0[18].
USE ADLIB:XOR2; Timer_3/timer_0/compareReg_RNIPU5J[25].
USE ADLIB:MX2; Timer_2/timer_0/compareReg_RNO_0[3].
USE ADLIB:XOR2; Timer_2/timer_0/compareReg_RNI3VDC[25].
USE ADLIB:NOR3C; Timer_2/timer_0/counterReg_RNIJGR51[14].
USE ADLIB:OR3; Timer_2/timer_0/bus_read_data_RNO[8].
USE ADLIB:XOR2; Timer_4/timer_0/overflowReg_RNI25QC[8].
USE ADLIB:DFN1; Timer_2/timer_0/controlReg[15].
USE ADLIB:NOR3C; Timer_1/timer_0/counterReg_RNI6Q281[10].
USE ADLIB:NOR3C; Timer_4/timer_0/counterReg_RNIU888[11].
USE ADLIB:NOR2B; Timer_3/timer_0/controlReg_RNO[28].
USE ADLIB:DFN1; Timer_4/timer_0/overflowReg[29].
USE ADLIB:XA1C; Timer_1/timer_0/counterReg_RNO[22].
USE ADLIB:NOR2B; Timer_2/timer_0/compareReg_RNO[8].
USE ADLIB:XOR2; Timer_4/timer_0/overflowReg_RNIIC72[10].
USE ADLIB:XA1C; Timer_4/timer_0/counterReg_RNO[5].
USE ADLIB:MX2; Timer_1/timer_0/compareReg_RNO_0[17].
USE ADLIB:XOR2; Timer_2/timer_0/compareReg_RNITUCC[31].
USE ADLIB:AO1; Timer_3/timer_0/bus_read_data_RNO_0[1].
USE ADLIB:AO1; Timer_3/timer_0/bus_read_data_RNO[11].
USE ADLIB:OR3; Timer_4/timer_0/bus_read_data_RNO_0[20].
USE ADLIB:OR3; CoreAPB3_0/CAPB3lOII/PRDATA_0_0[13].
USE ADLIB:DFN1; Timer_2/timer_0/controlReg[8].
USE ADLIB:XA1C; Timer_1/timer_0/counterReg_RNO[10].
USE ADLIB:DFN1; Timer_3/timer_0/compareReg[15].
USE ADLIB:AO1; Timer_1/timer_0/bus_read_data_RNO[17].
USE ADLIB:DFN1; Timer_2/timer_0/controlReg[9].
USE ADLIB:NOR3C; Timer_4/timer_0/counterReg_RNO_0[22].
USE ADLIB:MX2; Timer_2/timer_0/compareReg_RNO_0[9].
USE ADLIB:OR3; CoreAPB3_0/CAPB3lOII/PRDATA_0_0[8].
USE ADLIB:XOR2; Timer_4/timer_0/compareReg_RNI1R58[0].
USE ADLIB:OR3; Timer_4/timer_0/bus_read_data_RNO_0[19].
USE ADLIB:AO1; Timer_2/timer_0/bus_read_data_RNO_2[30].
USE ADLIB:DFN1E1; Timer_2/timer_0/counterReg[27].
USE ADLIB:NOR2B; Timer_1/timer_0/bus_read_data_RNO_1[27].
USE ADLIB:AO1; CoreAPB3_0/CAPB3lOII/PRDATA_0_0[2].
USE ADLIB:DFN1; Timer_4/timer_0/overflowReg[26].
USE ADLIB:NOR2B; Timer_1/timer_0/bus_read_data_RNO_2[17].
USE ADLIB:DFN1; Timer_4/timer_0/overflowReg[11].
USE ADLIB:NOR2B; CoreAPB3_0/CAPB3lOII/PRDATA_0_0_a5[28].
USE ADLIB:DFN1; Timer_2/timer_0/controlReg[25].
USE ADLIB:NOR2B; Timer_2/timer_0/counterReg_RNO_2[30].
USE ADLIB:OR3; Timer_2/timer_0/bus_read_data_RNO_0[29].
USE ADLIB:MSS_IF; cc3000fpga_MSS_0/MSS_ADLIB_INST/U_39; ACT_PKG:
  fg484, ACT_DIE:IP4X3M1, ACT_FCLK:100000000, ACT_CONFIG:0, 
  PRESERVE, CLS_ID:3%HARD%DSS%39%0, CLS_NAME:
  cc3000fpga_MSS_0/MSS_ADLIB_INST.
PIN cc3000fpga_MSS_0/MSS_ADLIB_INST/U_39:PIN4; O_P:
  FLATSOFT%cc3000fpga_MSS_0/MSS_ADLIB_INST/MSSPRDATA[8].
PIN cc3000fpga_MSS_0/MSS_ADLIB_INST/U_39:PIN5; O_P:
  FLATSOFT%cc3000fpga_MSS_0/MSS_ADLIB_INST/MSSPRDATA[7].
PIN cc3000fpga_MSS_0/MSS_ADLIB_INST/U_39:PIN6; O_P:
  FLATSOFT%cc3000fpga_MSS_0/MSS_ADLIB_INST/MSSPRDATA[9].
PIN cc3000fpga_MSS_0/MSS_ADLIB_INST/U_39:PIN1; O_P:
  FLATSOFT%cc3000fpga_MSS_0/MSS_ADLIB_INST/MSSPWDATA[7].
PIN cc3000fpga_MSS_0/MSS_ADLIB_INST/U_39:PIN2; O_P:
  FLATSOFT%cc3000fpga_MSS_0/MSS_ADLIB_INST/MSSPWDATA[8].
PIN cc3000fpga_MSS_0/MSS_ADLIB_INST/U_39:PIN3; O_P:
  FLATSOFT%cc3000fpga_MSS_0/MSS_ADLIB_INST/MSSPWDATA[9].
USE ADLIB:MSS_IF; cc3000fpga_MSS_0/MSS_ADLIB_INST/U_76; ACT_PKG:
  fg484, ACT_DIE:IP4X3M1, ACT_FCLK:100000000, ACT_CONFIG:0, 
  PRESERVE, CLS_ID:3%HARD%DSS%76%0, CLS_NAME:
  cc3000fpga_MSS_0/MSS_ADLIB_INST.
PIN cc3000fpga_MSS_0/MSS_ADLIB_INST/U_76:PIN1; O_P:
  FLATSOFT%cc3000fpga_MSS_0/MSS_ADLIB_INST/ACEFLAGS[2].
PIN cc3000fpga_MSS_0/MSS_ADLIB_INST/U_76:PIN2; O_P:
  FLATSOFT%cc3000fpga_MSS_0/MSS_ADLIB_INST/ACEFLAGS[3].
PIN cc3000fpga_MSS_0/MSS_ADLIB_INST/U_76:PIN3; O_P:
  FLATSOFT%cc3000fpga_MSS_0/MSS_ADLIB_INST/ACEFLAGS[4].
USE ADLIB:NOR2B; Timer_4/timer_0/compareReg_RNO[20].
USE ADLIB:XOR2; Timer_1/timer_0/overflowReg_RNIOUHD[23].
USE ADLIB:NOR2B; Timer_4/timer_0/bus_read_data_RNO_2[16].
USE ADLIB:DFN1; Timer_3/timer_0/controlReg[30].
USE ADLIB:XOR2; Timer_1/timer_0/compareReg_RNI5VKL[21].
USE ADLIB:DFN1E1; Timer_2/timer_0/counterReg[8].
USE ADLIB:OR2A; Timer_2/timer_0/un1_fabint8_0.
USE ADLIB:NOR2B; Timer_4/timer_0/controlReg_RNO[11].
USE ADLIB:MX2; Timer_2/timer_0/overflowReg_RNO_0[19].
USE ADLIB:NOR2B; Timer_2/timer_0/controlReg_RNO[9].
USE ADLIB:DFN1; Timer_3/timer_0/controlReg[15].
USE ADLIB:NOR2B; Timer_1/timer_0/counterReg_RNIJM5C[14].
USE ADLIB:NOR3B; Timer_4/timer_0/compareReg_RNI10OD1[9].
USE ADLIB:NOR2B; Timer_2/timer_0/bus_read_data_RNO_3[23].
USE ADLIB:NOR2B; Timer_1/timer_0/bus_read_data_RNO_1[30].
USE ADLIB:NOR2B; Timer_2/timer_0/controlReg_RNO[0].
USE ADLIB:NOR3C; Timer_3/timer_0/counterReg_RNIM6CP[8].
USE ADLIB:AO1A; Timer_1/timer_0/interrupt_status_RNO_1[0].
USE ADLIB:NOR2B; Timer_4/timer_0/bus_read_data_RNO_3[25].
USE ADLIB:DFN1E1; Timer_3/timer_0/counterReg[28].
USE ADLIB:OR2A; Timer_4/timer_0/un1_fabint8_0.
USE ADLIB:NOR2B; Timer_1/timer_0/controlReg_RNO[16].
USE ADLIB:NOR3A; Timer_4/BUS_WRITE_EN_0_a5_0_a2_0.
USE ADLIB:MX2; Timer_3/timer_0/compareReg_RNO_0[6].
USE ADLIB:XOR2; Timer_1/timer_0/compareReg_RNIHFML[27].
USE ADLIB:NOR3C; Timer_4/timer_0/compareReg_RNIPE7M3[1].
USE ADLIB:OR2B; Timer_2/timer_0/compareReg_1_sqmuxa_i_0.
USE ADLIB:OR3; Timer_2/timer_0/overflowReg_RNICJJ42[15].
USE ADLIB:MX2; Timer_3/timer_0/compareReg_RNO_0[10].
USE ADLIB:MX2; Timer_4/timer_0/compareReg_RNO_0[2].
USE ADLIB:NOR2B; Timer_2/timer_0/reset_interrupt_RNO.
USE ADLIB:MSS_IF; cc3000fpga_MSS_0/MSS_ADLIB_INST/U_92; ACT_PKG:
  fg484, ACT_DIE:IP4X3M1, ACT_FCLK:100000000, ACT_CONFIG:0, 
  PRESERVE, CLS_ID:3%HARD%DSS%92%0, CLS_NAME:
  cc3000fpga_MSS_0/MSS_ADLIB_INST.
USE ADLIB:OR2A; Timer_3/timer_0/un1_fabint8_0_0.
USE ADLIB:NOR2B; Timer_4/timer_0/counterReg_RNIHTC[21].
USE ADLIB:NOR2B; Timer_1/timer_0/bus_read_data_RNO_2[26].
USE ADLIB:NOR3B; Timer_4/timer_0/counterReg_RNIQ5M62[2].
USE ADLIB:AO1; Timer_3/timer_0/bus_read_data_RNO[23].
USE ADLIB:MX2; Timer_4/timer_0/compareReg_RNO_0[26].
USE ADLIB:OR3; Timer_1/timer_0/overflowReg_RNIMKDJ3[12].
USE ADLIB:MX2; Timer_4/timer_0/overflowReg_RNO_0[26].
USE ADLIB:NOR2B; Timer_1/timer_0/bus_read_data_RNO_1[1].
USE ADLIB:MX2; Timer_3/timer_0/reset_interrupt_RNO_0.
USE ADLIB:OR3B; Timer_4/timer_0/counterReg_RNO_0[29].
USE ADLIB:NOR2B; Timer_3/timer_0/bus_read_data_RNO_3[18].
USE ADLIB:DFN1; Timer_3/timer_0/controlReg[25].
USE ADLIB:AO1A; Timer_1/timer_0/controlReg_RNIRMKK_0[0].
USE ADLIB:MX2; Timer_4/timer_0/compareReg_RNO_0[4].
USE ADLIB:NOR2B; Timer_4/timer_0/controlReg_RNO[12].
USE ADLIB:NOR2B; Timer_3/timer_0/bus_read_data_RNO_4[0].
USE ADLIB:XOR2; Timer_2/timer_0/overflowReg_RNI624F[24].
USE ADLIB:MX2; Timer_2/timer_0/compareReg_RNO_0[1].
USE ADLIB:MX2; Timer_1/timer_0/controlReg_RNO_0[7].
USE ADLIB:OR3B; Timer_4/timer_0/counterReg_RNI8O871[4].
USE ADLIB:XO1; Timer_3/timer_0/overflowReg_RNIO6NQ[26].
USE ADLIB:NOR2B; CoreAPB3_0/CAPB3lOII/PRDATA_0_a5[2].
USE ADLIB:NOR3; Timer_1/timer_0/counterReg_RNO[8].
USE ADLIB:NOR2B; Timer_2/timer_0/overflowReg_RNO[4].
USE ADLIB:XA1C; Timer_2/timer_0/counterReg_RNO[7].
USE ADLIB:DFN1E0; Timer_2/timer_0/bus_read_data[6].
USE ADLIB:MX2; Timer_1/timer_0/overflowReg_RNO_0[0].
USE ADLIB:OR2; Timer_1/timer_0/overflowReg_RNISUBNF[12].
USE ADLIB:NOR3A; Timer_4/timer_0/overflowReset_RNIBL0U_0.
USE ADLIB:OR3; Timer_4/timer_0/bus_read_data_RNO_0[11].
USE ADLIB:NOR2B; Timer_4/timer_0/overflowReg_RNO[11].
USE ADLIB:NOR2B; Timer_2/timer_0/controlReg_RNO[17].
USE ADLIB:DFN1; Timer_1/timer_0/controlReg[3].
USE ADLIB:NOR2A; Timer_2/BUS_READ_EN_0_a5_0_a5.
USE ADLIB:OR3; Timer_1/timer_0/bus_read_data_RNO[8].
USE ADLIB:OR3; Timer_1/timer_0/bus_read_data_RNO_0[14].
USE ADLIB:MX2; Timer_2/timer_0/controlReg_RNO_0[28].
USE ADLIB:DFN1; Timer_4/timer_0/controlReg[18].
USE ADLIB:OR3C; Timer_2/timer_0/counterReg_RNO_1[21].
USE ADLIB:NOR2B; Timer_1/timer_0/overflowReset_RNO_2.
USE ADLIB:UGLINT; 
  cc3000fpga_MSS_0/MSS_ADLIB_INST_RNIRASC/U_CLKSRC/U_GL; CLS_NAME:
  cc3000fpga_MSS_0/MSS_ADLIB_INST_RNIRASC, CLS_ID:23%HARD%PLL%0%0, 
  ORIGNAME:cc3000fpga_MSS_0/MSS_ADLIB_INST_RNIRASC/U_CLKSRC, 
  LEAFDEF:'ADLIB:CLKSRC', LEAFINST:
  cc3000fpga_MSS_0/MSS_ADLIB_INST_RNIRASC/U_CLKSRC, PRESERVE.
PIN cc3000fpga_MSS_0/MSS_ADLIB_INST_RNIRASC/U_CLKSRC/U_GL:CLK; 
  T_O_P:A, O_P:FLATSOFT%cc3000fpga_MSS_0/MSS_ADLIB_INST_RNIRASC/A.
PIN cc3000fpga_MSS_0/MSS_ADLIB_INST_RNIRASC/U_CLKSRC/U_GL:GL; 
  T_O_P:Y, O_P:FLATSOFT%cc3000fpga_MSS_0/MSS_ADLIB_INST_RNIRASC/Y.
USE ADLIB:OR3; Timer_2/timer_0/bus_read_data_RNO_0[21].
USE ADLIB:DFN1E1; Timer_1/timer_0/counterReg[13].
USE ADLIB:OR3; Timer_1/timer_0/bus_read_data_RNO_0[2].
USE ADLIB:DFN1E1; Timer_4/timer_0/counterReg[11].
USE ADLIB:NOR2B; Timer_1/timer_0/compareReg_RNO[21].
USE ADLIB:NOR2B; Timer_4/timer_0/overflowReg_RNO[25].
USE ADLIB:MX2; Timer_1/timer_0/overflowReg_RNO_0[20].
USE ADLIB:OR3; CoreAPB3_0/CAPB3lOII/PRDATA_0[2].
USE ADLIB:XO1; Timer_4/timer_0/overflowReg_RNIMDJP[1].
USE ADLIB:NOR2B; Timer_3/timer_0/controlReg_RNO[26].
USE ADLIB:DFN1; Timer_4/timer_0/compareReg[11].
USE ADLIB:MX2; Timer_2/timer_0/overflowReg_RNO_0[26].
USE ADLIB:DFN1; Timer_1/timer_0/compareReg[10].
USE ADLIB:NOR2B; Timer_2/timer_0/controlReg_RNO[26].
USE ADLIB:NOR2B; Timer_1/timer_0/overflowReg_RNO[25].
USE ADLIB:DFN1E0; Timer_1/timer_0/bus_read_data[17].
USE ADLIB:DFN1E1; Timer_1/timer_0/counterReg[0].
USE ADLIB:DFN1E1; Timer_4/timer_0/counterReg[1].
USE ADLIB:OR2; Timer_4/timer_0/overflowReg_RNI84HH5[14].
USE ADLIB:NOR2B; Timer_2/timer_0/counterReg_RNI56TI[11].
USE ADLIB:MX2; Timer_3/timer_0/overflowReg_RNO_0[10].
USE ADLIB:OR3; Timer_1/timer_0/bus_read_data_RNO_0[6].
USE ADLIB:NOR2B; Timer_3/timer_0/compareReg_RNO[22].
USE ADLIB:DFN1E1; Timer_4/timer_0/counterReg[10].
USE ADLIB:XA1C; Timer_3/timer_0/compareReg_RNIS5D61[28].
USE ADLIB:MX2; Timer_2/timer_0/controlReg_RNO_0[31].
USE ADLIB:NOR2B; Timer_2/timer_0/bus_read_data_RNO_0[8].
USE ADLIB:NOR3B; Timer_3/timer_0/controlReg_RNIG4FTF[3].
USE ADLIB:MX2; Timer_1/timer_0/overflowReg_RNO_0[25].
USE ADLIB:DFN1; Timer_1/timer_0/compareReg[16].
USE ADLIB:NOR2B; Timer_1/timer_0/bus_read_data_RNO_1[8].
USE ADLIB:NOR2B; Timer_3/timer_0/bus_read_data_RNO_1[29].
USE ADLIB:NOR2B; Timer_2/timer_0/overflowReg_RNO[16].
USE ADLIB:DFN1; Timer_4/timer_0/controlReg[28].
USE ADLIB:NOR2B; Timer_3/timer_0/bus_read_data_RNO_1[14].
USE ADLIB:XOR2; Timer_4/timer_0/compareReg_RNIHR58[8].
USE ADLIB:DFN1; Timer_2/timer_0/compareReg[10].
USE ADLIB:NOR2B; Timer_2/timer_0/compareReg_RNO[0].
USE ADLIB:NOR2B; Timer_2/timer_0/compareReg_RNO[6].
USE ADLIB:DFN1E1; Timer_4/timer_0/counterReg[24].
USE ADLIB:NOR2B; Timer_4/timer_0/compareReg_RNO[19].
USE ADLIB:MX2; Timer_2/timer_0/overflowReg_RNO_0[18].
USE ADLIB:XOR2; Timer_4/timer_0/compareReg_RNIFUT9[25].
USE ADLIB:MX2; Timer_3/timer_0/overflowReg_RNO_0[15].
USE ADLIB:MX2; Timer_3/timer_0/controlReg_RNO_0[31].
USE ADLIB:NOR2B; Timer_3/timer_0/compareReg_RNO[17].
USE ADLIB:MX2; Timer_1/timer_0/compareReg_RNO_0[7].
USE ADLIB:OR2; Timer_4/timer_0/overflowReg_RNI2RHS[11].
USE ADLIB:MSS_IF; cc3000fpga_MSS_0/MSS_ADLIB_INST/U_27; ACT_PKG:
  fg484, ACT_DIE:IP4X3M1, ACT_FCLK:100000000, ACT_CONFIG:0, 
  PRESERVE, CLS_ID:3%HARD%DSS%27%0, CLS_NAME:
  cc3000fpga_MSS_0/MSS_ADLIB_INST.
PIN cc3000fpga_MSS_0/MSS_ADLIB_INST/U_27:PIN5; O_P:
  FLATSOFT%cc3000fpga_MSS_0/MSS_ADLIB_INST/GPI[7].
PIN cc3000fpga_MSS_0/MSS_ADLIB_INST/U_27:PIN1; O_P:
  FLATSOFT%cc3000fpga_MSS_0/MSS_ADLIB_INST/GPO[7].
USE ADLIB:DFN1; Timer_4/timer_0/compareReg[13].
USE ADLIB:MX2; Timer_4/timer_0/controlReg_RNO_0[25].
USE ADLIB:MX2; Timer_3/timer_0/controlReg_RNO_0[24].
USE ADLIB:MX2; Timer_2/timer_0/controlReg_RNO_0[27].
USE ADLIB:NOR2B; Timer_1/timer_0/bus_read_data_RNO_3[26].
USE ADLIB:MX2; Timer_4/timer_0/controlReg_RNO_0[16].
USE ADLIB:NOR2B; Timer_2/timer_0/overflowReset_0_sqmuxa_0_a2.
USE ADLIB:OR3; CoreAPB3_0/CAPB3lOII/PRDATA_0[25].
USE ADLIB:AO1; Timer_3/timer_0/bus_read_data_RNO_2[30].
USE ADLIB:AO1; CoreAPB3_0/CAPB3lOII/PRDATA_0_0[18].
USE ADLIB:DFN1; Timer_3/timer_0/compareReg[5].
USE ADLIB:NOR2B; Timer_3/timer_0/bus_read_data_RNO_3[13].
USE ADLIB:NOR2B; CoreAPB3_0/CAPB3lOII/PRDATA_0_a5_0[5].
USE ADLIB:XA1C; Timer_3/timer_0/counterReg_RNO[13].
USE ADLIB:NOR2B; Timer_1/timer_0/controlReg_RNO[5].
USE ADLIB:NOR2B; Timer_1/timer_0/bus_read_data_RNO_3[9].
USE ADLIB:DFN1; Timer_1/timer_0/controlReg[2].
USE ADLIB:NOR2B; Timer_3/timer_0/overflowReg_RNO[6].
USE ADLIB:AO1; Timer_2/timer_0/bus_read_data_RNO[16].
USE ADLIB:XA1C; Timer_2/timer_0/counterReg_RNO[29].
USE ADLIB:XOR2; Timer_1/timer_0/compareReg_RNI7FLL[13].
USE ADLIB:XA1C; Timer_3/timer_0/counterReg_RNO[24].
USE ADLIB:MX2; Timer_3/timer_0/controlReg_RNO_0[9].
USE ADLIB:NOR2A; Timer_2/timer_0/controlReg_RNIISTJ[0].
USE ADLIB:MX2; Timer_4/timer_0/overflowReg_RNO_0[16].
USE ADLIB:NOR3A; Timer_1/timer_0/compareReg_RNIAMEI1[14].
USE ADLIB:MSS_IF; cc3000fpga_MSS_0/MSS_ADLIB_INST/U_88; ACT_PKG:
  fg484, ACT_DIE:IP4X3M1, ACT_FCLK:100000000, ACT_CONFIG:0, 
  PRESERVE, CLS_ID:3%HARD%DSS%88%0, CLS_NAME:
  cc3000fpga_MSS_0/MSS_ADLIB_INST.
PIN cc3000fpga_MSS_0/MSS_ADLIB_INST/U_88:PIN4; O_P:
  FLATSOFT%cc3000fpga_MSS_0/MSS_ADLIB_INST/FABPWDATA[23].
PIN cc3000fpga_MSS_0/MSS_ADLIB_INST/U_88:PIN5; O_P:
  FLATSOFT%cc3000fpga_MSS_0/MSS_ADLIB_INST/FABPWDATA[22].
PIN cc3000fpga_MSS_0/MSS_ADLIB_INST/U_88:PIN6; O_P:
  FLATSOFT%cc3000fpga_MSS_0/MSS_ADLIB_INST/FABPWDATA[24].
PIN cc3000fpga_MSS_0/MSS_ADLIB_INST/U_88:PIN1; O_P:
  FLATSOFT%cc3000fpga_MSS_0/MSS_ADLIB_INST/FABPRDATA[22].
PIN cc3000fpga_MSS_0/MSS_ADLIB_INST/U_88:PIN2; O_P:
  FLATSOFT%cc3000fpga_MSS_0/MSS_ADLIB_INST/FABPRDATA[23].
PIN cc3000fpga_MSS_0/MSS_ADLIB_INST/U_88:PIN3; O_P:
  FLATSOFT%cc3000fpga_MSS_0/MSS_ADLIB_INST/FABPRDATA[24].
USE ADLIB:XOR2; Timer_2/timer_0/compareReg_RNILBJA[0].
USE ADLIB:NOR3C; Timer_4/timer_0/compareReg_RNIDML52[20].
USE ADLIB:MX2; Timer_4/timer_0/compareReg_RNO_0[0].
USE ADLIB:AO1; Timer_4/timer_0/bus_read_data_RNO[16].
USE ADLIB:NOR2B; Timer_2/timer_0/overflowReg_RNO[24].
USE ADLIB:MX2; Timer_2/timer_0/controlReg_RNO_0[10].
USE ADLIB:NOR2B; CoreAPB3_0/CAPB3lOII/PRDATA_0_a5[19].
USE ADLIB:MX2; Timer_3/timer_0/controlReg_RNO_0[5].
USE ADLIB:XOR2; Timer_2/timer_0/compareReg_RNI9NEC[28].
USE ADLIB:OR3; Timer_2/timer_0/bus_read_data_RNO[0].
USE ADLIB:MSS_IF; cc3000fpga_MSS_0/MSS_ADLIB_INST/U_2; ACT_PKG:
  fg484, ACT_DIE:IP4X3M1, ACT_FCLK:100000000, ACT_CONFIG:0, 
  PRESERVE, CLS_ID:3%HARD%DSS%2%0, CLS_NAME:
  cc3000fpga_MSS_0/MSS_ADLIB_INST.
PIN cc3000fpga_MSS_0/MSS_ADLIB_INST/U_2:PIN4; O_P:
  FLATSOFT%cc3000fpga_MSS_0/MSS_ADLIB_INST/GPI[17].
PIN cc3000fpga_MSS_0/MSS_ADLIB_INST/U_2:PIN5; O_P:
  FLATSOFT%cc3000fpga_MSS_0/MSS_ADLIB_INST/GPI[16].
PIN cc3000fpga_MSS_0/MSS_ADLIB_INST/U_2:PIN6; O_P:
  FLATSOFT%cc3000fpga_MSS_0/MSS_ADLIB_INST/GPI[18].
PIN cc3000fpga_MSS_0/MSS_ADLIB_INST/U_2:PIN1; O_P:
  FLATSOFT%cc3000fpga_MSS_0/MSS_ADLIB_INST/GPO[16].
PIN cc3000fpga_MSS_0/MSS_ADLIB_INST/U_2:PIN2; O_P:
  FLATSOFT%cc3000fpga_MSS_0/MSS_ADLIB_INST/GPO[17].
PIN cc3000fpga_MSS_0/MSS_ADLIB_INST/U_2:PIN3; O_P:
  FLATSOFT%cc3000fpga_MSS_0/MSS_ADLIB_INST/GPO[18].
USE ADLIB:OR2A; Timer_3/timer_0/counterReg_RNIHCOI1[5].
USE ADLIB:NOR2B; Timer_2/timer_0/compareReg_RNO[4].
USE ADLIB:DFN1E1; Timer_2/timer_0/counterReg[24].
USE ADLIB:NOR3C; CoreAPB3_0/CAPB3lOII/PRDATA_0_0_a5_2[13].
USE ADLIB:XOR2; Timer_4/timer_0/compareReg_RNI9R58[4].
USE ADLIB:NOR2B; Timer_4/timer_0/compareReg_RNO[18].
USE ADLIB:MX2; Timer_2/timer_0/compareReg_RNO_0[12].
USE ADLIB:AX1E; Timer_4/timer_0/counterReg_RNO_0[24].
USE ADLIB:OR3; Timer_4/timer_0/bus_read_data_RNO[30].
USE ADLIB:NOR2B; Timer_1/timer_0/compareReg_RNO[13].
USE ADLIB:XNOR2; Timer_4/timer_0/un1_compareReg_7_0_x2.
USE ADLIB:DFN1E0; Timer_3/timer_0/bus_read_data[28].
USE ADLIB:NOR2B; Timer_2/timer_0/bus_read_data_RNO_3[17].
USE ADLIB:XOR2; Timer_2/timer_0/compareReg_RNI1VDC[15].
USE ADLIB:OR3; Timer_3/timer_0/bus_read_data_RNO_0[17].
USE ADLIB:XA1B; Timer_1/timer_0/counterReg_RNO[28].
USE ADLIB:DFN1; Timer_2/timer_0/compareReg[2].
USE ADLIB:XOR2; Timer_2/timer_0/overflowReg_RNI2Q3F[22].
USE ADLIB:DFN1; Timer_3/timer_0/compareReg[18].
USE ADLIB:NOR3C; Timer_1/timer_0/counterReg_RNIBEQL[11].
USE ADLIB:NOR2B; Timer_4/timer_0/bus_read_data_RNO_2[20].
USE ADLIB:AO1; CoreAPB3_0/CAPB3lOII/PRDATA_0_0_0[9].
USE ADLIB:OR3; Timer_1/timer_0/overflowReg_RNIC9442[23].
USE ADLIB:NOR3C; 
  Timer_3/timer_0/timer_interrupt_1_sqmuxa_0_a6_0_4_RNI2US05.
USE ADLIB:MX2; Timer_4/timer_0/overflowReg_RNO_0[4].
USE ADLIB:NOR2B; Timer_3/timer_0/bus_read_data_RNO_1[8].
USE ADLIB:NOR2B; Timer_3/timer_0/bus_read_data_RNO_1[21].
USE ADLIB:XA1C; Timer_1/timer_0/counterReg_RNO[16].
USE ADLIB:NOR2B; Timer_1/timer_0/compareReg_RNO[22].
USE ADLIB:NOR2B; Timer_1/timer_0/bus_read_data_RNO_4[0].
USE ADLIB:NOR3C; Timer_4/timer_0/counterReg_RNICJS8[10].
USE ADLIB:MX2; Timer_3/timer_0/controlReg_RNO_0[27].
USE ADLIB:OR3; Timer_1/timer_0/bus_read_data_RNO_0[18].
USE ADLIB:XA1C; Timer_3/timer_0/counterReg_RNO[29].
USE ADLIB:MX2; Timer_1/timer_0/controlReg_RNO_0[1].
USE ADLIB:XOR2; Timer_2/timer_0/overflowReg_RNIGM4F[29].
USE ADLIB:MX2; Timer_1/timer_0/compareReg_RNO_0[26].
USE ADLIB:MSS_IF; cc3000fpga_MSS_0/MSS_ADLIB_INST/U_79; ACT_PKG:
  fg484, ACT_DIE:IP4X3M1, ACT_FCLK:100000000, ACT_CONFIG:0, 
  PRESERVE, CLS_ID:3%HARD%DSS%79%0, CLS_NAME:
  cc3000fpga_MSS_0/MSS_ADLIB_INST.
PIN cc3000fpga_MSS_0/MSS_ADLIB_INST/U_79:PIN1; O_P:
  FLATSOFT%cc3000fpga_MSS_0/MSS_ADLIB_INST/ACEFLAGS[11].
PIN cc3000fpga_MSS_0/MSS_ADLIB_INST/U_79:PIN2; O_P:
  FLATSOFT%cc3000fpga_MSS_0/MSS_ADLIB_INST/ACEFLAGS[12].
PIN cc3000fpga_MSS_0/MSS_ADLIB_INST/U_79:PIN3; O_P:
  FLATSOFT%cc3000fpga_MSS_0/MSS_ADLIB_INST/ACEFLAGS[13].
USE ADLIB:NOR2B; Timer_4/timer_0/bus_read_data_RNO_3[4].
USE ADLIB:NOR2B; Timer_3/timer_0/bus_read_data_RNO_3[6].
USE ADLIB:DFN1; Timer_4/timer_0/compareReg[10].
USE ADLIB:OR3B; Timer_3/timer_0/counterReg_RNID492B[30].
USE ADLIB:XOR2; Timer_4/timer_0/compareReg_RNI76T9[12].
USE ADLIB:DFN1E0; Timer_4/timer_0/bus_read_data[7].
USE ADLIB:MSS_IF; cc3000fpga_MSS_0/MSS_ADLIB_INST/U_37; ACT_PKG:
  fg484, ACT_DIE:IP4X3M1, ACT_FCLK:100000000, ACT_CONFIG:0, 
  PRESERVE, CLS_ID:3%HARD%DSS%37%0, CLS_NAME:
  cc3000fpga_MSS_0/MSS_ADLIB_INST.
PIN cc3000fpga_MSS_0/MSS_ADLIB_INST/U_37:PIN4; O_P:
  FLATSOFT%cc3000fpga_MSS_0/MSS_ADLIB_INST/MSSPRDATA[2].
PIN cc3000fpga_MSS_0/MSS_ADLIB_INST/U_37:PIN5; O_P:
  FLATSOFT%cc3000fpga_MSS_0/MSS_ADLIB_INST/MSSPRDATA[1].
PIN cc3000fpga_MSS_0/MSS_ADLIB_INST/U_37:PIN6; O_P:
  FLATSOFT%cc3000fpga_MSS_0/MSS_ADLIB_INST/MSSPRDATA[3].
PIN cc3000fpga_MSS_0/MSS_ADLIB_INST/U_37:PIN1; O_P:
  FLATSOFT%cc3000fpga_MSS_0/MSS_ADLIB_INST/MSSPWDATA[1].
PIN cc3000fpga_MSS_0/MSS_ADLIB_INST/U_37:PIN2; O_P:
  FLATSOFT%cc3000fpga_MSS_0/MSS_ADLIB_INST/MSSPWDATA[2].
PIN cc3000fpga_MSS_0/MSS_ADLIB_INST/U_37:PIN3; O_P:
  FLATSOFT%cc3000fpga_MSS_0/MSS_ADLIB_INST/MSSPWDATA[3].
USE ADLIB:NOR2B; Timer_1/timer_0/bus_read_data_RNO_1[10].
USE ADLIB:OR3; Timer_1/timer_0/bus_read_data_RNO_0[3].
USE ADLIB:OR2B; Timer_2/timer_0/counterReg_RNO_0[19].
USE ADLIB:NOR2B; Timer_4/timer_0/bus_read_data_RNO_2[19].
USE ADLIB:NOR2A; Timer_4/timer_0/counterReg_RNO[10].
USE ADLIB:XOR2; Timer_1/timer_0/compareReg_RNIBVLL[15].
USE ADLIB:AO1; CoreAPB3_0/CAPB3lOII/PRDATA_0_0_0[29].
USE ADLIB:NOR3C; Timer_2/timer_0/counterReg_RNISHAF1[20].
USE ADLIB:MX2; Timer_2/timer_0/overflowReg_RNO_0[13].
USE ADLIB:MSS_IF; cc3000fpga_MSS_0/MSS_ADLIB_INST/U_65; ACT_PKG:
  fg484, ACT_DIE:IP4X3M1, ACT_FCLK:100000000, ACT_CONFIG:0, 
  PRESERVE, CLS_ID:3%HARD%DSS%65%0, CLS_NAME:
  cc3000fpga_MSS_0/MSS_ADLIB_INST.
PIN cc3000fpga_MSS_0/MSS_ADLIB_INST/U_65:PIN1; O_P:
  FLATSOFT%cc3000fpga_MSS_0/MSS_ADLIB_INST/PUFABn.
USE ADLIB:XOR2; Timer_2/timer_0/compareReg_RNIRMCC[30].
USE ADLIB:NOR2B; Timer_4/timer_0/counterReg_RNILLD[14].
USE ADLIB:NOR2B; Timer_3/timer_0/bus_read_data_RNO_3[26].
USE ADLIB:NOR3; Timer_4/timer_0/timer_interrupt_RNO_2.
USE ADLIB:NOR2B; Timer_4/timer_0/compareReg_RNO[27].
USE ADLIB:MX2; Timer_3/timer_0/timer_interrupt_RNO_0.
USE ADLIB:OR3; Timer_1/timer_0/bus_read_data_RNO_0[9].
USE ADLIB:DFN1E1; Timer_2/timer_0/counterReg[5].
USE ADLIB:NOR2A; Timer_3/timer_0/counterReg_RNO[28].
USE ADLIB:NOR2B; Timer_2/timer_0/bus_read_data_RNO_2[3].
USE ADLIB:DFN1E1; Timer_1/timer_0/counterReg[12].
USE ADLIB:NOR2B; Timer_2/timer_0/compareReg_RNO[27].
USE ADLIB:NOR2B; Timer_4/timer_0/bus_read_data_RNO_1[17].
USE ADLIB:AO1; Timer_2/timer_0/interrupt_status_RNO_1[0].
USE ADLIB:OR3; Timer_1/timer_0/bus_read_data_RNO_0[7].
USE ADLIB:NOR2B; Timer_3/timer_0/bus_read_data_RNO_2[9].
USE ADLIB:DFN1E0; Timer_4/timer_0/bus_read_data[12].
USE ADLIB:NOR2B; Timer_3/timer_0/bus_read_data_RNO_1[18].
USE ADLIB:MSS_IF; cc3000fpga_MSS_0/MSS_ADLIB_INST/U_3; ACT_PKG:
  fg484, ACT_DIE:IP4X3M1, ACT_FCLK:100000000, ACT_CONFIG:0, 
  PRESERVE, CLS_ID:3%HARD%DSS%3%0, CLS_NAME:
  cc3000fpga_MSS_0/MSS_ADLIB_INST.
PIN cc3000fpga_MSS_0/MSS_ADLIB_INST/U_3:PIN4; O_P:
  FLATSOFT%cc3000fpga_MSS_0/MSS_ADLIB_INST/GPI[20].
PIN cc3000fpga_MSS_0/MSS_ADLIB_INST/U_3:PIN5; O_P:
  FLATSOFT%cc3000fpga_MSS_0/MSS_ADLIB_INST/GPI[19].
PIN cc3000fpga_MSS_0/MSS_ADLIB_INST/U_3:PIN6; O_P:
  FLATSOFT%cc3000fpga_MSS_0/MSS_ADLIB_INST/GPI[21].
PIN cc3000fpga_MSS_0/MSS_ADLIB_INST/U_3:PIN1; O_P:
  FLATSOFT%cc3000fpga_MSS_0/MSS_ADLIB_INST/GPO[19].
PIN cc3000fpga_MSS_0/MSS_ADLIB_INST/U_3:PIN2; O_P:
  FLATSOFT%cc3000fpga_MSS_0/MSS_ADLIB_INST/GPO[20].
PIN cc3000fpga_MSS_0/MSS_ADLIB_INST/U_3:PIN3; O_P:
  FLATSOFT%cc3000fpga_MSS_0/MSS_ADLIB_INST/GPO[21].
USE ADLIB:NOR2B; Timer_1/timer_0/bus_read_data_RNO_2[29].
USE ADLIB:MX2; Timer_2/timer_0/compareReg_RNO_0[14].
USE ADLIB:OR2B; Timer_4/timer_0/compareReg_1_sqmuxa_i_0.
USE ADLIB:XA1B; Timer_2/timer_0/counterReg_RNO[18].
USE ADLIB:MX2; Timer_1/timer_0/controlReg_RNO_0[2].
USE ADLIB:AO1; Timer_3/timer_0/bus_read_data_10_iv_0[24].
PIN Timer_3/timer_0/bus_read_data_10_iv_0[24]:A; O_P:
  LCOM%Timer_3/timer_0/bus_read_data_10_iv_0_RNO[24]/A.
PIN Timer_3/timer_0/bus_read_data_10_iv_0[24]:B; O_P:
  LCOM%Timer_3/timer_0/bus_read_data_10_iv_0_RNO[24]/B.
PIN Timer_3/timer_0/bus_read_data_10_iv_0[24]:C; O_P:
  LCOM%Timer_3/timer_0/bus_read_data_10_iv_0[24]/B.
USE ADLIB:OR3C; Timer_1/timer_0/counterReg_RNIP5HN4[18].
USE ADLIB:NOR2B; Timer_4/timer_0/overflowReg_RNO[28].
USE ADLIB:OR2A; Timer_3/timer_0/overflowReset_RNIH1USF.
USE ADLIB:MX2; Timer_3/timer_0/overflowReg_RNO_0[2].
USE ADLIB:OR2B; Timer_3/timer_0/counterReg_RNINETG[1].
USE ADLIB:OR3; Timer_2/timer_0/overflowReg_RNI2OK42[23].
USE ADLIB:MSS_IF; cc3000fpga_MSS_0/MSS_ADLIB_INST/U_44; ACT_PKG:
  fg484, ACT_DIE:IP4X3M1, ACT_FCLK:100000000, ACT_CONFIG:0, 
  PRESERVE, CLS_ID:3%HARD%DSS%44%0, CLS_NAME:
  cc3000fpga_MSS_0/MSS_ADLIB_INST.
PIN cc3000fpga_MSS_0/MSS_ADLIB_INST/U_44:PIN4; O_P:
  FLATSOFT%cc3000fpga_MSS_0/MSS_ADLIB_INST/FABPADDR[22].
PIN cc3000fpga_MSS_0/MSS_ADLIB_INST/U_44:PIN5; O_P:
  FLATSOFT%cc3000fpga_MSS_0/MSS_ADLIB_INST/FABPADDR[21].
PIN cc3000fpga_MSS_0/MSS_ADLIB_INST/U_44:PIN6; O_P:
  FLATSOFT%cc3000fpga_MSS_0/MSS_ADLIB_INST/FABPADDR[23].
PIN cc3000fpga_MSS_0/MSS_ADLIB_INST/U_44:PIN1; O_P:
  FLATSOFT%cc3000fpga_MSS_0/MSS_ADLIB_INST/SLEEP.
PIN cc3000fpga_MSS_0/MSS_ADLIB_INST/U_44:PIN2; O_P:
  FLATSOFT%cc3000fpga_MSS_0/MSS_ADLIB_INST/MSSINT[0].
PIN cc3000fpga_MSS_0/MSS_ADLIB_INST/U_44:PIN3; O_P:
  FLATSOFT%cc3000fpga_MSS_0/MSS_ADLIB_INST/MSSINT[1].
USE ADLIB:AO1; Timer_4/timer_0/bus_read_data_RNO[9].
USE ADLIB:MX2; Timer_3/timer_0/compareReg_RNO_0[26].
USE ADLIB:NOR2B; Timer_2/timer_0/counterReg_RNI9ETI[22].
USE ADLIB:NOR2B; Timer_1/timer_0/overflowReg_RNO[28].
USE ADLIB:NOR2B; Timer_3/timer_0/bus_read_data_RNO_3[31].
USE ADLIB:XOR2; Timer_3/timer_0/compareReg_RNIJU4J[31].
USE ADLIB:DFN1; Timer_4/timer_0/compareReg[3].
USE ADLIB:NOR2B; Timer_4/timer_0/counterReg_RNIT78G2[11].
USE ADLIB:NOR2B; Timer_2/timer_0/bus_read_data_RNO_1[9].
USE ADLIB:DFN1E0; Timer_3/timer_0/bus_read_data[9].
USE ADLIB:MSS_IF; cc3000fpga_MSS_0/MSS_ADLIB_INST/U_90; ACT_PKG:
  fg484, ACT_DIE:IP4X3M1, ACT_FCLK:100000000, ACT_CONFIG:0, 
  PRESERVE, CLS_ID:3%HARD%DSS%90%0, CLS_NAME:
  cc3000fpga_MSS_0/MSS_ADLIB_INST.
PIN cc3000fpga_MSS_0/MSS_ADLIB_INST/U_90:PIN4; O_P:
  FLATSOFT%cc3000fpga_MSS_0/MSS_ADLIB_INST/FABPWDATA[29].
PIN cc3000fpga_MSS_0/MSS_ADLIB_INST/U_90:PIN5; O_P:
  FLATSOFT%cc3000fpga_MSS_0/MSS_ADLIB_INST/FABPWDATA[28].
PIN cc3000fpga_MSS_0/MSS_ADLIB_INST/U_90:PIN6; O_P:
  FLATSOFT%cc3000fpga_MSS_0/MSS_ADLIB_INST/FABPWDATA[30].
PIN cc3000fpga_MSS_0/MSS_ADLIB_INST/U_90:PIN1; O_P:
  FLATSOFT%cc3000fpga_MSS_0/MSS_ADLIB_INST/FABPRDATA[28].
PIN cc3000fpga_MSS_0/MSS_ADLIB_INST/U_90:PIN2; O_P:
  FLATSOFT%cc3000fpga_MSS_0/MSS_ADLIB_INST/FABPRDATA[29].
PIN cc3000fpga_MSS_0/MSS_ADLIB_INST/U_90:PIN3; O_P:
  FLATSOFT%cc3000fpga_MSS_0/MSS_ADLIB_INST/FABPRDATA[30].
USE ADLIB:XO1; Timer_1/timer_0/overflowReg_RNIK0221[26].
USE ADLIB:XO1; Timer_3/timer_0/overflowReg_RNI0NNQ[4].
USE ADLIB:OR3; Timer_2/timer_0/overflowReg_RNIITR95[17].
USE ADLIB:NOR2B; Timer_1/timer_0/overflowReg_RNO[12].
USE ADLIB:XOR2; Timer_2/timer_0/overflowReg_RNIUH3F[20].
USE ADLIB:MX2; Timer_2/timer_0/controlReg_RNO_0[22].
USE ADLIB:AO1; Timer_3/timer_0/bus_read_data_RNO[26].
USE ADLIB:OR3; CoreAPB3_0/CAPB3lOII/PRDATA_0[20].
USE ADLIB:DFN1; Timer_1/timer_0/compareReg[8].
USE ADLIB:NOR3C; Timer_1/timer_0/counterReg_RNICTBO[21].
USE ADLIB:XOR2; Timer_2/timer_0/overflowReg_RNIAE4F[18].
USE ADLIB:AOI1; Timer_1/timer_0/counterReg_RNO_0[23].
USE ADLIB:MX2; Timer_3/timer_0/controlReg_RNO_0[0].
USE ADLIB:OR3; Timer_2/timer_0/overflowReset_RNO.
USE ADLIB:NOR2B; Timer_4/timer_0/bus_read_data_RNO_3[12].
USE ADLIB:NOR2B; Timer_4/timer_0/bus_read_data_RNO_2[11].
USE ADLIB:OR3; Timer_1/timer_0/bus_read_data_RNO_0[13].
USE ADLIB:MX2; Timer_3/timer_0/compareReg_RNO_0[11].
USE ADLIB:DFN1; Timer_1/timer_0/compareReg[27].
USE ADLIB:XO1; Timer_1/timer_0/overflowReg_RNI293R[12].
USE ADLIB:NOR2B; Timer_4/timer_0/controlReg_RNO[16].
USE ADLIB:NOR2B; Timer_3/timer_0/bus_read_data_RNO_2[7].
USE ADLIB:DFN1E1; Timer_3/timer_0/counterReg[11].
USE ADLIB:NOR2B; Timer_3/timer_0/bus_read_data_RNO_2[10].
USE ADLIB:DFN1E0; Timer_2/timer_0/bus_read_data[1].
USE ADLIB:OR2; Timer_2/timer_0/timer_interrupt_RNO_1.
USE ADLIB:OR3; Timer_3/timer_0/bus_read_data_RNO_0[26].
USE ADLIB:OR2B; Timer_4/timer_0/controlReg_1_sqmuxa_i.
USE ADLIB:NOR2B; CoreAPB3_0/CAPB3lOII/PRDATA_0_a5[24].
USE ADLIB:DFN1; Timer_1/timer_0/controlReg[14].
USE ADLIB:DFN1E0; Timer_4/timer_0/bus_read_data[22].
USE ADLIB:MX2; Timer_2/timer_0/controlReg_RNO_0[7].
USE ADLIB:NOR2B; Timer_1/timer_0/controlReg_RNO[15].
USE ADLIB:NOR2B; Timer_3/timer_0/controlReg_RNI79U8[2].
USE ADLIB:XOR2; Timer_2/timer_0/overflowReg_RNIUL3F[12].
USE ADLIB:DFN1; Timer_1/timer_0/overflowReg[10].
USE ADLIB:DFN1; Timer_3/timer_0/compareReg[17].
USE ADLIB:NOR2B; Timer_4/timer_0/bus_read_data_RNO_2[3].
USE ADLIB:MX2; Timer_3/timer_0/overflowReg_RNO_0[31].
USE ADLIB:AO1; Timer_4/timer_0/bus_read_data_RNO_2[1].
USE ADLIB:NOR2B; Timer_2/timer_0/controlReg_RNO[18].
USE ADLIB:AO1A; Timer_4/timer_0/counterReg_RNO_0[25].
USE ADLIB:MX2; Timer_2/timer_0/overflowReg_RNO_0[3].
USE ADLIB:OR3; Timer_2/timer_0/bus_read_data_RNO[1].
USE ADLIB:NOR2B; Timer_4/timer_0/counterReg_RNILMMF[4].
USE ADLIB:XA1C; Timer_4/timer_0/counterReg_RNO[2].
USE ADLIB:MX2; Timer_3/timer_0/overflowReg_RNO_0[0].
USE ADLIB:OR3; Timer_2/timer_0/bus_read_data_RNO_0[17].
USE ADLIB:NOR2B; Timer_1/timer_0/bus_read_data_RNO_2[21].
USE ADLIB:NOR3A; Timer_1/BUS_WRITE_EN_0_a5_0_a2_1.
USE ADLIB:MX2; Timer_4/timer_0/interrupt_status_RNO_0[0].
USE ADLIB:DFN1E1; Timer_4/timer_0/counterReg[26].
USE ADLIB:MX2; Timer_1/timer_0/overflowReg_RNO_0[2].
USE ADLIB:DFN1; Timer_3/timer_0/overflowReg[14].
USE ADLIB:DFN1E1; Timer_3/timer_0/counterReg[20].
USE ADLIB:MX2; Timer_2/timer_0/compareReg_RNO_0[20].
USE ADLIB:NOR2B; Timer_2/timer_0/controlReg_RNO[29].
USE ADLIB:DFN1; Timer_2/timer_0/controlReg[4].
USE ADLIB:XA1C; Timer_3/timer_0/counterReg_RNO[21].
USE ADLIB:MSS_IF; cc3000fpga_MSS_0/MSS_ADLIB_INST/U_58; ACT_PKG:
  fg484, ACT_DIE:IP4X3M1, ACT_FCLK:100000000, ACT_CONFIG:0, 
  PRESERVE, CLS_ID:3%HARD%DSS%58%0, CLS_NAME:
  cc3000fpga_MSS_0/MSS_ADLIB_INST.
PIN cc3000fpga_MSS_0/MSS_ADLIB_INST/U_58:PIN5; O_P:
  FLATSOFT%cc3000fpga_MSS_0/MSS_ADLIB_INST/MSSPRDATA[31].
PIN cc3000fpga_MSS_0/MSS_ADLIB_INST/U_58:PIN1; O_P:
  FLATSOFT%cc3000fpga_MSS_0/MSS_ADLIB_INST/MSSPWDATA[31].
USE ADLIB:NOR2A; Timer_3/BUS_READ_EN_0_a5_0_a5.
USE ADLIB:DFN1E0; Timer_2/timer_0/bus_read_data[24].
USE ADLIB:DFN1; Timer_4/timer_0/controlReg[14].
USE ADLIB:XA1C; Timer_1/timer_0/compareReg_RNI88KN[3].
USE ADLIB:NOR2B; Timer_3/timer_0/bus_read_data_RNO_1[13].
USE ADLIB:XOR2; Timer_2/timer_0/compareReg_RNI57EC[26].
USE ADLIB:NOR3; Timer_3/timer_0/counterReg_RNO[8].
USE ADLIB:DFN1; Timer_3/timer_0/compareReg[14].
USE ADLIB:NOR3C; Timer_3/timer_0/counterReg_n25_i_o5_m5_0_a2_0.
PIN Timer_3/timer_0/counterReg_n25_i_o5_m5_0_a2_0:A; O_P:
  LCOM%Timer_3/timer_0/counterReg_n25_i_o5_m5_0_a2_3/A.
PIN Timer_3/timer_0/counterReg_n25_i_o5_m5_0_a2_0:B; O_P:
  LCOM%Timer_3/timer_0/counterReg_n25_i_o5_m5_0_a2_3/B.
PIN Timer_3/timer_0/counterReg_n25_i_o5_m5_0_a2_0:C; O_P:
  LCOM%Timer_3/timer_0/counterReg_n25_i_o5_m5_0_a2_0/A.
USE ADLIB:XA1C; Timer_1/timer_0/counterReg_RNO[31].
USE ADLIB:AO1C; Timer_4/timer_0/overflowReset_RNIP7171.
USE ADLIB:MX2; Timer_4/timer_0/controlReg_RNO_0[21].
USE ADLIB:MX2; Timer_1/timer_0/compareReg_RNO_0[20].
USE ADLIB:AO1; CoreAPB3_0/CAPB3lOII/PRDATA_0_0[19].
USE ADLIB:MX2; Timer_1/timer_0/compareReg_RNO_0[19].
USE ADLIB:MX2; Timer_4/timer_0/overflowReg_RNO_0[5].
USE ADLIB:XOR2; Timer_2/timer_0/overflowReg_RNIA58N[2].
USE ADLIB:OR2A; Timer_3/timer_0/counterReg_RNI247R1[6].
USE ADLIB:NOR2B; Timer_2/timer_0/overflowReset_RNO_2.
USE ADLIB:DFN1E1; Timer_1/timer_0/counterReg[11].
USE ADLIB:DFN1; Timer_1/timer_0/controlReg[24].
USE ADLIB:AO1; Timer_2/timer_0/bus_read_data_RNO[12].
USE ADLIB:NOR2B; Timer_1/timer_0/bus_read_data_RNO_3[29].
USE ADLIB:AO1; CoreAPB3_0/CAPB3lOII/PRDATA_0_0[22].
USE ADLIB:NOR2B; Timer_2/timer_0/bus_read_data_RNO_2[12].
USE ADLIB:NOR2B; Timer_4/timer_0/controlReg_RNO[5].
USE ADLIB:MX2; Timer_4/timer_0/controlReg_RNO_0[28].
USE ADLIB:MX2; Timer_3/timer_0/compareReg_RNO_0[7].
USE ADLIB:NOR2B; Timer_2/timer_0/bus_read_data_RNO_1[26].
USE ADLIB:MX2; Timer_3/timer_0/overflowReg_RNO_0[20].
USE ADLIB:MSS_IF; cc3000fpga_MSS_0/MSS_ADLIB_INST/U_61; ACT_PKG:
  fg484, ACT_DIE:IP4X3M1, ACT_FCLK:100000000, ACT_CONFIG:0, 
  PRESERVE, CLS_ID:3%HARD%DSS%61%0, CLS_NAME:
  cc3000fpga_MSS_0/MSS_ADLIB_INST.
PIN cc3000fpga_MSS_0/MSS_ADLIB_INST/U_61:PIN4; O_P:
  FLATSOFT%cc3000fpga_MSS_0/MSS_ADLIB_INST/DMAREADY[0].
PIN cc3000fpga_MSS_0/MSS_ADLIB_INST/U_61:PIN5; O_P:
  FLATSOFT%cc3000fpga_MSS_0/MSS_ADLIB_INST/F2MRESETn.
PIN cc3000fpga_MSS_0/MSS_ADLIB_INST/U_61:PIN6; O_P:
  FLATSOFT%cc3000fpga_MSS_0/MSS_ADLIB_INST/DMAREADY[1].
USE ADLIB:MX2; Timer_2/timer_0/controlReg_RNO_0[19].
USE ADLIB:NOR2A; Timer_1/timer_0/interrupt_status_RNO_2[1].
USE ADLIB:DFN1; Timer_1/timer_0/controlReg[1].
USE ADLIB:MX2; Timer_1/timer_0/compareReg_RNO_0[23].
USE ADLIB:AO1; Timer_4/timer_0/bus_read_data_RNO[12].
USE ADLIB:DFN1; Timer_2/timer_0/overflowReg[6].
USE ADLIB:NOR2B; Timer_4/timer_0/bus_read_data_RNO_2[4].
USE ADLIB:NOR2B; Timer_2/timer_0/overflowReg_RNO[6].
USE ADLIB:XOR2; Timer_3/timer_0/overflowReg_RNII5MG[16].
USE ADLIB:DFN1; Timer_2/timer_0/overflowReg[5].
USE ADLIB:DFN1; Timer_2/timer_0/compareReg[24].
USE ADLIB:NOR2; Timer_4/timer_0/counterReg_RNO[31].
USE ADLIB:AO1; Timer_1/timer_0/interrupt_status_RNO_1[1].
USE ADLIB:DFN1; Timer_3/timer_0/overflowReg[19].
USE ADLIB:DFN1E0; Timer_1/timer_0/bus_read_data[19].
USE ADLIB:XA1B; Timer_4/timer_0/counterReg_RNO[22].
USE ADLIB:XA1C; Timer_3/timer_0/compareReg_RNIAQHS[6].
USE ADLIB:DFN1; Timer_2/timer_0/overflowReg[23].
USE ADLIB:NOR2B; Timer_2/timer_0/compareReg_RNO[13].
USE ADLIB:NOR2B; Timer_3/timer_0/counterReg_RNIN2AR5[11].
USE ADLIB:XO1; Timer_2/timer_0/overflowReg_RNI608U[15].
USE ADLIB:MX2; Timer_2/timer_0/controlReg_RNO_0[11].
USE ADLIB:DFN1; Timer_4/timer_0/controlReg[24].
USE ADLIB:NOR2B; CoreAPB3_0/CAPB3lOII/PRDATA_0_0_a5[8].
USE ADLIB:XA1B; Timer_2/timer_0/counterReg_RNO[9].
USE ADLIB:DFN1; Timer_3/timer_0/compareReg[19].
USE ADLIB:DFN1; Timer_4/timer_0/overflowReg[15].
USE ADLIB:NOR2B; Timer_4/timer_0/compareReg_RNO[15].
USE ADLIB:NOR2B; CoreAPB3_0/CAPB3lOII/PRDATA_0_0_a5_0[8].
USE ADLIB:XA1C; Timer_2/timer_0/counterReg_RNO[3].
USE ADLIB:OR3C; Timer_2/timer_0/counterReg_RNO_0[11].
USE ADLIB:NOR2B; Timer_4/timer_0/compareReg_RNO[12].
USE ADLIB:MX2; Timer_3/timer_0/overflowReg_RNO_0[25].
USE ADLIB:NOR3C; CoreAPB3_0/CAPB3lOII/PRDATA_0_a5_2[1].
USE ADLIB:NOR2B; Timer_1/timer_0/bus_read_data_RNO_3[2].
USE ADLIB:NOR2B; CoreAPB3_0/CAPB3lOII/PRDATA_0_0_a5[11].
USE ADLIB:NOR2B; Timer_3/timer_0/bus_read_data_RNO_3[0].
USE ADLIB:OR3C; Timer_2/timer_0/counterReg_RNI2FDJ4[15].
USE ADLIB:NOR3A; Timer_1/timer_0/overflowReset_RNIMV27_0.
USE ADLIB:AO1; CoreAPB3_0/CAPB3lOII/PRDATA_0_0[0].
USE ADLIB:MX2; Timer_3/timer_0/controlReg_RNO_0[11].
USE ADLIB:DFN1; Timer_3/timer_0/controlReg[6].
USE ADLIB:DFN1; Timer_1/timer_0/compareReg[14].
USE ADLIB:OR2B; Timer_2/timer_0/counterReg_RNII85V6[23].
USE ADLIB:AX1A; Timer_4/timer_0/counterReg_RNO_0[4].
USE ADLIB:OR3; Timer_3/timer_0/overflowReg_RNIKLEL1[4].
USE ADLIB:NOR2B; Timer_2/timer_0/bus_read_data_RNO_3[1].
USE ADLIB:OR3; Timer_3/timer_0/bus_read_data_RNO[30].
USE ADLIB:AX1C; Timer_2/timer_0/counterReg_RNO_0[27].
USE ADLIB:MX2; Timer_4/timer_0/overflowReg_RNO_0[3].
USE ADLIB:OA1C; Timer_2/timer_0/counterReg_RNO_0[25].
USE ADLIB:NOR2B; Timer_4/timer_0/controlReg_RNO[15].
USE ADLIB:DFN1; Timer_3/timer_0/overflowReg[16].
USE ADLIB:NOR2B; Timer_4/timer_0/overflowReg_RNO[27].
USE ADLIB:NOR2B; Timer_3/timer_0/compareReg_RNO[29].
USE ADLIB:MX2; Timer_2/timer_0/overflowReg_RNO_0[8].
USE ADLIB:AO1; Timer_2/timer_0/bus_read_data_RNO[28].
USE ADLIB:MX2; Timer_3/timer_0/controlReg_RNO_0[18].
USE ADLIB:DFN1E0; Timer_2/timer_0/bus_read_data[23].
USE ADLIB:MSS_IF; cc3000fpga_MSS_0/MSS_ADLIB_INST/U_77; ACT_PKG:
  fg484, ACT_DIE:IP4X3M1, ACT_FCLK:100000000, ACT_CONFIG:0, 
  PRESERVE, CLS_ID:3%HARD%DSS%77%0, CLS_NAME:
  cc3000fpga_MSS_0/MSS_ADLIB_INST.
PIN cc3000fpga_MSS_0/MSS_ADLIB_INST/U_77:PIN1; O_P:
  FLATSOFT%cc3000fpga_MSS_0/MSS_ADLIB_INST/ACEFLAGS[5].
PIN cc3000fpga_MSS_0/MSS_ADLIB_INST/U_77:PIN2; O_P:
  FLATSOFT%cc3000fpga_MSS_0/MSS_ADLIB_INST/ACEFLAGS[6].
PIN cc3000fpga_MSS_0/MSS_ADLIB_INST/U_77:PIN3; O_P:
  FLATSOFT%cc3000fpga_MSS_0/MSS_ADLIB_INST/ACEFLAGS[7].
USE ADLIB:XA1C; Timer_4/timer_0/compareReg_RNIKH3I[24].
USE ADLIB:MX2; Timer_3/timer_0/controlReg_RNO_0[6].
USE ADLIB:NOR2B; Timer_3/timer_0/bus_read_data_RNO_1[6].
USE ADLIB:NOR2B; Timer_1/timer_0/overflowReg_RNO[13].
USE ADLIB:NOR2B; Timer_1/timer_0/overflowReg_RNO[27].
USE ADLIB:DFN1; Timer_1/timer_0/controlReg[19].
USE ADLIB:DFN1; Timer_3/timer_0/compareReg[0].
USE ADLIB:AO1; Timer_3/timer_0/bus_read_data_RNO_1[0].
USE ADLIB:NOR2B; Timer_2/timer_0/compareReg_RNO[21].
USE ADLIB:XA1C; Timer_4/timer_0/compareReg_RNI8Q4I[29].
USE ADLIB:DFN1E1; Timer_3/timer_0/counterReg[8].
USE ADLIB:NOR2B; Timer_1/timer_0/bus_read_data_RNO_1[22].
USE ADLIB:DFN1; Timer_1/timer_0/overflowReg[5].
USE ADLIB:OR3; Timer_1/timer_0/bus_read_data_RNO[0].
USE ADLIB:NOR2B; Timer_1/timer_0/bus_read_data_RNO_3[21].
USE ADLIB:NOR2B; Timer_1/timer_0/bus_read_data_RNO_2[12].
USE ADLIB:NOR2B; Timer_3/timer_0/bus_read_data_RNO_3[29].
USE ADLIB:DFN1; Timer_3/timer_0/overflowReg[23].
USE ADLIB:OR3; Timer_1/timer_0/overflowReset_RNO.
USE ADLIB:DFN1E0; Timer_1/timer_0/bus_read_data[28].
USE ADLIB:DFN1; Timer_3/timer_0/controlReg[10].
USE ADLIB:NOR2B; Timer_2/timer_0/compareReg_RNIMUTT2[0].
USE ADLIB:NOR2B; Timer_3/timer_0/bus_read_data_RNO_3[2].
USE ADLIB:MX2; Timer_3/timer_0/compareReg_RNO_0[13].
USE ADLIB:MSS_IF; cc3000fpga_MSS_0/MSS_ADLIB_INST/U_7; ACT_PKG:
  fg484, ACT_DIE:IP4X3M1, ACT_FCLK:100000000, ACT_CONFIG:0, 
  PRESERVE, CLS_ID:3%HARD%DSS%7%0, CLS_NAME:
  cc3000fpga_MSS_0/MSS_ADLIB_INST.
PIN cc3000fpga_MSS_0/MSS_ADLIB_INST/U_7:PIN4; O_P:
  FLATSOFT%cc3000fpga_MSS_0/MSS_ADLIB_INST/UART0CTSn.
PIN cc3000fpga_MSS_0/MSS_ADLIB_INST/U_7:PIN5; O_P:
  FLATSOFT%cc3000fpga_MSS_0/MSS_ADLIB_INST/GPI[31].
PIN cc3000fpga_MSS_0/MSS_ADLIB_INST/U_7:PIN6; O_P:
  FLATSOFT%cc3000fpga_MSS_0/MSS_ADLIB_INST/UART0DSRn.
PIN cc3000fpga_MSS_0/MSS_ADLIB_INST/U_7:PIN1; O_P:
  FLATSOFT%cc3000fpga_MSS_0/MSS_ADLIB_INST/GPO[31].
PIN cc3000fpga_MSS_0/MSS_ADLIB_INST/U_7:PIN2; O_P:
  FLATSOFT%cc3000fpga_MSS_0/MSS_ADLIB_INST/SPI0SSO[1].
PIN cc3000fpga_MSS_0/MSS_ADLIB_INST/U_7:PIN3; O_P:
  FLATSOFT%cc3000fpga_MSS_0/MSS_ADLIB_INST/SPI0SSO[2].
USE ADLIB:NOR2B; Timer_4/timer_0/bus_read_data_RNO_3[15].
USE ADLIB:DFN1E1; Timer_2/timer_0/counterReg[18].
USE ADLIB:NOR2B; Timer_4/timer_0/bus_read_data_RNO_3[26].
USE ADLIB:NOR2B; Timer_2/timer_0/overflowReset_RNO_1.
USE ADLIB:DFN1E0; Timer_1/timer_0/bus_read_data[15].
USE ADLIB:NOR3C; Timer_2/timer_0/compareReg_RNIPSK46[11].
USE ADLIB:NOR2B; Timer_3/timer_0/overflowReg_RNO[20].
USE ADLIB:XOR2; Timer_4/timer_0/overflowReg_RNII4PC[0].
USE ADLIB:DFN1; Timer_4/timer_0/overflowReg[3].
USE ADLIB:MX2; Timer_2/timer_0/controlReg_RNO_0[1].
USE ADLIB:DFN1; Timer_1/timer_0/controlReg[29].
USE ADLIB:IOPAD_TRI; LED_2_pad/U0/U0; PRESERVE, CLS_ID:
  4%HARD%IO%0%0, CLS_NAME:LED_2_pad.
PIN LED_2_pad/U0/U0:PAD; O_P:FLATSOFT%LED_2_pad/PAD.
USE ADLIB:NOR2B; Timer_4/timer_0/bus_read_data_RNO_1[7].
USE ADLIB:XOR2; Timer_3/timer_0/compareReg_RNITM6J[18].
USE ADLIB:NOR2B; Timer_4/timer_0/bus_read_data_RNO_2[5].
USE ADLIB:NOR2A; Timer_2/timer_0/controlReg_RNIFUKJI[3].
USE ADLIB:DFN1E0; Timer_3/timer_0/bus_read_data[12].
USE ADLIB:NOR2B; Timer_2/timer_0/controlReg_RNO[11].
USE ADLIB:DFN1; Timer_1/timer_0/overflowReg[11].
USE ADLIB:DFN1E1; Timer_2/timer_0/counterReg[1].
USE ADLIB:DFN1; Timer_2/timer_0/overflowReg[28].
USE ADLIB:XOR2; Timer_3/timer_0/compareReg_RNIPJC9[7].
USE ADLIB:DFN1; Timer_2/timer_0/compareReg[12].
USE ADLIB:MX2; Timer_2/timer_0/overflowReg_RNO_0[17].
USE ADLIB:NOR3C; Timer_4/timer_0/compareReg_RNI3ADQ1[5].
USE ADLIB:XOR2; Timer_3/timer_0/overflowReg_RNIMDMG[18].
USE ADLIB:NOR3C; Timer_1/timer_0/counterReg_RNI7HBO[14].
USE ADLIB:OR3; CoreAPB3_0/CAPB3lOII/PRDATA_0[5].
USE ADLIB:NOR2B; Timer_3/timer_0/overflowReg_RNO[10].
USE ADLIB:MX2; Timer_4/timer_0/overflowReg_RNO_0[2].
USE ADLIB:OA1C; Timer_3/timer_0/counterReg_RNO_0[30].
USE ADLIB:DFN1; Timer_4/timer_0/overflowReg[20].
USE ADLIB:DFN1; Timer_3/timer_0/controlReg[20].
USE ADLIB:OR3; Timer_3/timer_0/bus_read_data_RNO_0[3].
USE ADLIB:XA1C; Timer_4/timer_0/compareReg_RNI8Q4I[9].
USE ADLIB:DFN1E0; Timer_2/timer_0/bus_read_data[17].
USE ADLIB:OR3; CoreAPB3_0/CAPB3lOII/PRDATA_0_0[11].
USE ADLIB:AO1; Timer_2/timer_0/bus_read_data_RNO_2[1].
USE ADLIB:OR3; Timer_1/timer_0/overflowReg_RNIOI884[22].
USE ADLIB:AO1; Timer_1/timer_0/bus_read_data_RNO[19].
USE ADLIB:AO1; Timer_3/timer_0/bus_read_data_RNO[22].
USE ADLIB:MX2; Timer_1/timer_0/compareReg_RNO_0[18].
USE ADLIB:NOR2B; Timer_3/timer_0/fabint_RNO.
USE ADLIB:OR2B; Timer_3/timer_0/counterReg_RNO_1[21].
USE ADLIB:MX2; Timer_4/timer_0/overflowReg_RNO_0[21].
USE ADLIB:OR3; Timer_4/timer_0/bus_read_data_RNO_0[10].
USE ADLIB:DFN1E0; Timer_1/timer_0/bus_read_data[11].
USE ADLIB:NOR3C; Timer_4/timer_0/counterReg_RNIHMK[17].
USE ADLIB:NOR2B; Timer_1/timer_0/bus_read_data_RNO_1[2].
USE ADLIB:OR3C; Timer_2/timer_0/counterReg_RNIJN0N3[12].
USE ADLIB:NOR3B; Timer_2/timer_0/controlReg_RNIE0IM[2].
USE ADLIB:DFN1; Timer_1/timer_0/overflowReg[24].
USE ADLIB:NOR2B; Timer_4/timer_0/bus_read_data_RNO_0[8].
USE ADLIB:MSS_IF; cc3000fpga_MSS_0/MSS_ADLIB_INST/U_25; ACT_PKG:
  fg484, ACT_DIE:IP4X3M1, ACT_FCLK:100000000, ACT_CONFIG:0, 
  PRESERVE, CLS_ID:3%HARD%DSS%25%0, CLS_NAME:
  cc3000fpga_MSS_0/MSS_ADLIB_INST.
PIN cc3000fpga_MSS_0/MSS_ADLIB_INST/U_25:PIN5; O_P:
  FLATSOFT%cc3000fpga_MSS_0/MSS_ADLIB_INST/GPI[5].
PIN cc3000fpga_MSS_0/MSS_ADLIB_INST/U_25:PIN1; O_P:
  FLATSOFT%cc3000fpga_MSS_0/MSS_ADLIB_INST/GPO[5].
USE ADLIB:NOR2B; CoreAPB3_0/CAPB3lOII/PRDATA_0_a5[3].
USE ADLIB:AO1; Timer_2/timer_0/bus_read_data_RNO[17].
USE ADLIB:DFN1; Timer_3/timer_0/controlReg[12].
USE ADLIB:NOR2B; Timer_3/timer_0/compareReg_RNO[31].
USE ADLIB:NOR3C; Timer_2/timer_0/controlReg_RNIF87U[3].
USE ADLIB:MX2; Timer_2/timer_0/compareReg_RNO_0[5].
USE ADLIB:MX2; Timer_2/timer_0/controlReg_RNO_0[2].
USE ADLIB:OR3; Timer_2/timer_0/bus_read_data_RNO_0[20].
USE ADLIB:AO1; Timer_1/timer_0/bus_read_data_RNO[2].
USE ADLIB:MX2; Timer_4/timer_0/compareReg_RNO_0[24].
USE ADLIB:NOR2B; Timer_2/timer_0/bus_read_data_RNO_2[15].
USE ADLIB:NOR2B; Timer_1/timer_0/bus_read_data_RNO_0[0].
USE ADLIB:MX2; Timer_2/timer_0/compareReg_RNO_0[17].
USE ADLIB:DFN1E0; Timer_3/timer_0/bus_read_data[3].
USE ADLIB:DFN1; Timer_2/timer_0/controlReg[31].
USE ADLIB:NOR2B; Timer_2/timer_0/compareReg_RNO[29].
USE ADLIB:NOR2B; Timer_1/timer_0/counterReg_RNIMANG1[21].
USE ADLIB:DFN1; Timer_3/timer_0/compareReg[25].
USE ADLIB:NOR2B; Timer_2/timer_0/bus_read_data_RNO_3[27].
USE ADLIB:AO1; Timer_4/timer_0/bus_read_data_RNO[17].
USE ADLIB:OR3; Timer_3/timer_0/bus_read_data_RNO_0[29].
USE ADLIB:NOR2B; Timer_3/timer_0/bus_read_data_RNO_3[21].
USE ADLIB:NOR2B; Timer_2/timer_0/overflowReg_RNO[31].
USE ADLIB:OA1C; Timer_1/timer_0/counterReg_RNO_0[8].
USE ADLIB:XA1C; Timer_3/timer_0/compareReg_RNIAAHS[9].
USE ADLIB:NOR3C; CoreAPB3_0/CAPB3lOII/PRDATA_0_a5_2[4].
USE ADLIB:MX2; Timer_2/timer_0/controlReg_RNO_0[23].
USE ADLIB:NOR2B; Timer_3/timer_0/bus_read_data_RNO_2[27].
USE ADLIB:MX2; Timer_1/timer_0/controlReg_RNO_0[22].
USE ADLIB:NOR3C; Timer_1/timer_0/counterReg_RNIKF0T[8].
USE ADLIB:NOR2B; Timer_1/timer_0/compareReg_RNO[27].
USE ADLIB:OR3; Timer_1/timer_0/bus_read_data_RNO_0[24].
USE ADLIB:NOR2B; Timer_4/timer_0/counterReg_RNIJ5D[21].
USE ADLIB:DFN1; Timer_3/timer_0/overflowReg[28].
USE ADLIB:NOR3C; Timer_4/timer_0/counterReg_RNIAG21[20].
USE ADLIB:DFN1E0; Timer_2/timer_0/bus_read_data[20].
USE ADLIB:NOR2B; CoreAPB3_0/CAPB3lOII/PRDATA_0_a5_0[25].
USE ADLIB:DFN1; Timer_4/timer_0/controlReg[0].
USE ADLIB:DFN1; Timer_1/timer_0/compareReg[1].
USE ADLIB:NOR2B; Timer_2/timer_0/counterReg_RNI974I[4].
USE ADLIB:OR2A; Timer_4/timer_0/counterReg_RNO_0[21].
USE ADLIB:XOR2; Timer_4/timer_0/compareReg_RNI7R58[3].
USE ADLIB:NOR2B; Timer_1/timer_0/bus_read_data_RNO_3[14].
USE ADLIB:NOR2B; Timer_1/timer_0/compareReg_RNO[14].
USE ADLIB:AO1; Timer_2/timer_0/bus_read_data_RNO[6].
USE ADLIB:XOR2; Timer_3/timer_0/compareReg_RNITE6J[27].
USE ADLIB:DFN1; Timer_1/timer_0/overflowReg[29].
USE ADLIB:NOR2B; Timer_4/timer_0/overflowReg_RNO[12].
USE ADLIB:DFN1E1; Timer_4/timer_0/counterReg[17].
USE ADLIB:DFN1; Timer_4/timer_0/compareReg[17].
USE ADLIB:OR2B; Timer_3/timer_0/counterReg_RNO_0[27].
USE ADLIB:MX2; Timer_2/timer_0/overflowReg_RNO_0[21].
USE ADLIB:DFN1; Timer_3/timer_0/controlReg[22].
USE ADLIB:AO1A; Timer_1/timer_0/controlReg_RNIRMKK[0].
USE ADLIB:DFN1E1; Timer_4/timer_0/counterReg[13].
USE ADLIB:MX2; Timer_1/timer_0/compareReg_RNO_0[25].
USE ADLIB:XOR2; Timer_3/timer_0/overflowReg_RNISLMG[29].
USE ADLIB:DFN1E0; Timer_2/timer_0/bus_read_data[8].
USE ADLIB:MX2; Timer_3/timer_0/compareReg_RNO_0[29].
USE ADLIB:NOR3C; Timer_3/timer_0/counterReg_RNIVFBJ1[14].
USE ADLIB:DFN1; Timer_1/timer_0/controlReg[30].
USE ADLIB:DFN1; Timer_2/timer_0/compareReg[19].
USE ADLIB:MX2; Timer_4/timer_0/controlReg_RNO_0[13].
USE ADLIB:DFN1; Timer_2/timer_0/compareReg[16].
USE ADLIB:OR2A; Timer_2/timer_0/counterReg_RNIJA6R[2].
USE ADLIB:NOR2B; Timer_3/timer_0/bus_read_data_RNO_1[5].
USE ADLIB:NOR2B; Timer_2/timer_0/bus_read_data_RNO_1[29].
USE ADLIB:MX2; Timer_1/timer_0/overflowReg_RNO_0[30].
USE ADLIB:MSS_IF; cc3000fpga_MSS_0/MSS_ADLIB_INST/U_35; ACT_PKG:
  fg484, ACT_DIE:IP4X3M1, ACT_FCLK:100000000, ACT_CONFIG:0, 
  PRESERVE, CLS_ID:3%HARD%DSS%35%0, CLS_NAME:
  cc3000fpga_MSS_0/MSS_ADLIB_INST.
PIN cc3000fpga_MSS_0/MSS_ADLIB_INST/U_35:PIN4; O_P:
  FLATSOFT%cc3000fpga_MSS_0/MSS_ADLIB_INST/FABPADDR[16].
PIN cc3000fpga_MSS_0/MSS_ADLIB_INST/U_35:PIN5; O_P:
  FLATSOFT%cc3000fpga_MSS_0/MSS_ADLIB_INST/FABPADDR[15].
PIN cc3000fpga_MSS_0/MSS_ADLIB_INST/U_35:PIN6; O_P:
  FLATSOFT%cc3000fpga_MSS_0/MSS_ADLIB_INST/FABPADDR[17].
PIN cc3000fpga_MSS_0/MSS_ADLIB_INST/U_35:PIN1; O_P:
  FLATSOFT%cc3000fpga_MSS_0/MSS_ADLIB_INST/MSSPADDR[15].
PIN cc3000fpga_MSS_0/MSS_ADLIB_INST/U_35:PIN2; O_P:
  FLATSOFT%cc3000fpga_MSS_0/MSS_ADLIB_INST/MSSPADDR[16].
PIN cc3000fpga_MSS_0/MSS_ADLIB_INST/U_35:PIN3; O_P:
  FLATSOFT%cc3000fpga_MSS_0/MSS_ADLIB_INST/MSSPADDR[17].
USE ADLIB:DFN1E1; Timer_1/timer_0/counterReg[20].
USE ADLIB:DFN1; Timer_1/timer_0/overflowReg[26].
USE ADLIB:NOR3C; CoreAPB3_0/CAPB3lOII/PRDATA_0_a5_2[3].
USE ADLIB:IOPAD_BI; cc3000fpga_MSS_0/MSS_SPI_1_CLK/U0; ORIGNAME:
  cc3000fpga_MSS_0/MSS_SPI_1_CLK, ACT_PIN:AA22, ACT_CONFIG:0, 
  IO_IS_DSS, PRESERVE, CLS_ID:9%HARD%IO%0%0, CLS_NAME:
  cc3000fpga_MSS_0/MSS_SPI_1_CLK.
PIN cc3000fpga_MSS_0/MSS_SPI_1_CLK/U0:D; O_P:
  FLATSOFT%cc3000fpga_MSS_0/MSS_SPI_1_CLK/D.
PIN cc3000fpga_MSS_0/MSS_SPI_1_CLK/U0:E; O_P:
  FLATSOFT%cc3000fpga_MSS_0/MSS_SPI_1_CLK/E.
PIN cc3000fpga_MSS_0/MSS_SPI_1_CLK/U0:Y; O_P:
  FLATSOFT%cc3000fpga_MSS_0/MSS_SPI_1_CLK/Y.
PIN cc3000fpga_MSS_0/MSS_SPI_1_CLK/U0:PAD; O_P:
  FLATSOFT%cc3000fpga_MSS_0/MSS_SPI_1_CLK/PAD.
USE ADLIB:OR2; Timer_2/timer_0/overflowReg_RNI0MDLH[11].
USE ADLIB:NOR2B; Timer_2/timer_0/overflowReg_RNO[5].
USE ADLIB:NOR2B; Timer_3/timer_0/controlReg_RNO[5].
USE ADLIB:NOR2B; Timer_1/timer_0/bus_read_data_RNO_1[25].
USE ADLIB:NOR3A; Timer_2/timer_0/compareReg_RNIAPSF1[9].
USE ADLIB:AO1A; Timer_3/timer_0/controlReg_RNIB4VQ1[0].
USE ADLIB:NOR2B; Timer_1/timer_0/bus_read_data_RNO_2[15].
USE ADLIB:NOR2B; Timer_2/timer_0/overflowReg_RNO[25].
USE ADLIB:OR3; CoreAPB3_0/CAPB3lOII/PRDATA_0[4].
USE ADLIB:NOR2B; Timer_2/timer_0/controlReg_RNO[23].
USE ADLIB:DFN1; Timer_2/timer_0/timer_interrupt.
USE ADLIB:XO1; Timer_2/timer_0/overflowReg_RNIUF7U[13].
USE ADLIB:AO1; Timer_2/timer_0/interrupt_status_RNO_1[1].
USE ADLIB:XA1C; Timer_4/timer_0/counterReg_RNO[6].
USE ADLIB:OR2A; Timer_4/timer_0/counterReg_RNIL1IN[2].
USE ADLIB:DFN1; Timer_4/timer_0/compareReg[4].
USE ADLIB:DFN1; Timer_1/timer_0/compareReg[13].
USE ADLIB:DFN1; Timer_2/timer_0/overflowReg[7].
USE ADLIB:NOR2B; Timer_4/timer_0/overflowReg_RNO[31].
USE ADLIB:DFN1; Timer_1/timer_0/overflowReg[4].
USE ADLIB:XOR2; Timer_3/timer_0/overflowReg_RNII1MG[24].
USE ADLIB:NOR2B; Timer_4/timer_0/compareReg_RNO[30].
USE ADLIB:OR3; Timer_3/timer_0/bus_read_data_RNO_0[21].
USE ADLIB:NOR2B; Timer_1/timer_0/counterReg_RNI784V3[10].
USE ADLIB:DFN1; Timer_4/timer_0/overflowReg[6].
USE ADLIB:NOR2A; Timer_4/BUS_WRITE_EN_0_a5_0_a2_1.
USE ADLIB:MX2; Timer_3/timer_0/controlReg_RNO_0[8].
USE ADLIB:DFN1; Timer_4/timer_0/compareReg[18].
USE ADLIB:NOR2B; Timer_1/timer_0/controlReg_RNO[14].
USE ADLIB:NOR2B; Timer_2/timer_0/counterReg_RNIRKGI[11].
USE ADLIB:NOR3C; CoreAPB3_0/CAPB3lOII/PRDATA_0_a5_2[17].
USE ADLIB:AO1; Timer_3/timer_0/bus_read_data_RNO[3].
USE ADLIB:DFN1; Timer_3/timer_0/compareReg[6].
USE ADLIB:XOR2; Timer_2/timer_0/compareReg_RNIPMCC[20].
USE ADLIB:DFN1; Timer_4/timer_0/overflowReg[17].
USE ADLIB:MX2; Timer_4/timer_0/overflowReg_RNO_0[11].
USE ADLIB:DFN1; Timer_3/timer_0/overflowReg[8].
USE ADLIB:XOR2; Timer_1/timer_0/compareReg_RNIF7ML[26].
USE ADLIB:OR2A; Timer_2/timer_0/un1_fabint8_0_0.
USE ADLIB:MX2; Timer_3/timer_0/compareReg_RNO_0[27].
USE ADLIB:XOR2; Timer_4/timer_0/overflowReg_RNIOGPC[3].
USE ADLIB:NOR2B; Timer_4/timer_0/compareReg_RNO[14].
USE ADLIB:MX2; Timer_1/timer_0/overflowReg_RNO_0[1].
USE ADLIB:DFN1; Timer_4/timer_0/overflowReset.
USE ADLIB:NOR2B; Timer_3/timer_0/bus_read_data_RNO_1[20].
USE ADLIB:NOR2B; Timer_2/timer_0/bus_read_data_RNO_3[12].
USE ADLIB:NOR3C; Timer_2/timer_0/overflowReset_RNO_0.
USE ADLIB:XOR2; Timer_4/timer_0/compareReg_RNIJMU9[18].
USE ADLIB:OR2B; Timer_2/timer_0/controlReg_1_sqmuxa_i_0.
USE ADLIB:OR3; Timer_3/timer_0/bus_read_data_RNO_0[12].
USE ADLIB:XA1C; Timer_1/timer_0/counterReg_RNO[20].
USE ADLIB:DFN1; Timer_4/timer_0/compareReg[21].
USE ADLIB:DFN1; Timer_1/timer_0/compareReg[20].
USE ADLIB:DFN1; Timer_4/timer_0/overflowReg[21].
USE ADLIB:XOR2; Timer_4/timer_0/compareReg_RNIH6U9[26].
USE ADLIB:AO1; CoreAPB3_0/CAPB3lOII/PRDATA_0_0[3].
USE ADLIB:AO1; Timer_3/timer_0/bus_read_data_RNO[27].
USE ADLIB:XOR2; Timer_4/timer_0/overflowReg_RNIMG72[20].
USE ADLIB:NOR2B; Timer_3/timer_0/bus_read_data_RNO_1[9].
USE ADLIB:MSS_IF; cc3000fpga_MSS_0/MSS_ADLIB_INST/U_21; ACT_PKG:
  fg484, ACT_DIE:IP4X3M1, ACT_FCLK:100000000, ACT_CONFIG:0, 
  PRESERVE, CLS_ID:3%HARD%DSS%21%0, CLS_NAME:
  cc3000fpga_MSS_0/MSS_ADLIB_INST.
PIN cc3000fpga_MSS_0/MSS_ADLIB_INST/U_21:PIN5; O_P:
  FLATSOFT%cc3000fpga_MSS_0/MSS_ADLIB_INST/GPI[1].
PIN cc3000fpga_MSS_0/MSS_ADLIB_INST/U_21:PIN1; O_P:
  FLATSOFT%cc3000fpga_MSS_0/MSS_ADLIB_INST/GPO[1].
USE ADLIB:AO1; Timer_3/timer_0/bus_read_data_RNO_0[4].
USE ADLIB:DFN1E1; Timer_2/timer_0/counterReg[19].
USE ADLIB:MSS_IF; cc3000fpga_MSS_0/MSS_ADLIB_INST/U_84; ACT_PKG:
  fg484, ACT_DIE:IP4X3M1, ACT_FCLK:100000000, ACT_CONFIG:0, 
  PRESERVE, CLS_ID:3%HARD%DSS%84%0, CLS_NAME:
  cc3000fpga_MSS_0/MSS_ADLIB_INST.
PIN cc3000fpga_MSS_0/MSS_ADLIB_INST/U_84:PIN1; O_P:
  FLATSOFT%cc3000fpga_MSS_0/MSS_ADLIB_INST/ACEFLAGS[26].
PIN cc3000fpga_MSS_0/MSS_ADLIB_INST/U_84:PIN2; O_P:
  FLATSOFT%cc3000fpga_MSS_0/MSS_ADLIB_INST/ACEFLAGS[27].
PIN cc3000fpga_MSS_0/MSS_ADLIB_INST/U_84:PIN3; O_P:
  FLATSOFT%cc3000fpga_MSS_0/MSS_ADLIB_INST/ACEFLAGS[28].
USE ADLIB:MX2; Timer_4/timer_0/overflowReg_RNO_0[29].
USE ADLIB:MX2; Timer_1/timer_0/compareReg_RNO_0[31].
USE ADLIB:DFN1; Timer_2/timer_0/compareReg[11].
USE ADLIB:NOR2B; Timer_3/timer_0/bus_read_data_RNO_3[17].
USE ADLIB:XA1C; Timer_1/timer_0/counterReg_RNO[17].
USE ADLIB:DFN1; Timer_4/timer_0/overflowReg[9].
USE ADLIB:XA1C; Timer_4/timer_0/compareReg_RNI8CPJ[20].
USE ADLIB:OR3; Timer_4/timer_0/bus_read_data_RNO_0[7].
USE ADLIB:NOR2B; Timer_2/timer_0/bus_read_data_RNO_1[21].
USE ADLIB:XO1; Timer_2/timer_0/overflowReg_RNIQMGE1[4].
USE ADLIB:OR3; Timer_1/timer_0/bus_read_data_RNO_0[28].
USE ADLIB:MX2; Timer_4/timer_0/compareReg_RNO_0[18].
USE ADLIB:DFN1E1; Timer_3/timer_0/counterReg[5].
USE ADLIB:DFN1; Timer_3/timer_0/controlReg[8].
USE ADLIB:DFN1; Timer_1/timer_0/compareReg[26].
USE ADLIB:DFN1E0; Timer_1/timer_0/bus_read_data[9].
USE ADLIB:XOR2; Timer_4/timer_0/compareReg_RNI7US9[21].
USE ADLIB:NOR2B; Timer_3/timer_0/bus_read_data_RNO_0[0].
USE ADLIB:DFN1; Timer_3/timer_0/controlReg[9].
USE ADLIB:NOR2B; Timer_3/timer_0/controlReg_RNO[12].
USE ADLIB:DFN1E1; Timer_1/timer_0/counterReg[14].
USE ADLIB:DFN1; Timer_2/timer_0/compareReg[20].
USE ADLIB:NOR2B; Timer_1/timer_0/bus_read_data_RNO_3[18].
USE ADLIB:NOR2B; Timer_3/timer_0/overflowReset_0_sqmuxa_0_a2_0.
USE ADLIB:OR2A; Timer_3/timer_0/counterReg_RNI1L9A1[4].
USE ADLIB:NOR2B; Timer_2/timer_0/overflowReg_RNO[10].
USE ADLIB:MSS_IF; cc3000fpga_MSS_0/MSS_ADLIB_INST/U_62; ACT_PKG:
  fg484, ACT_DIE:IP4X3M1, ACT_FCLK:100000000, ACT_CONFIG:0, 
  PRESERVE, CLS_ID:3%HARD%DSS%62%0, CLS_NAME:
  cc3000fpga_MSS_0/MSS_ADLIB_INST.
PIN cc3000fpga_MSS_0/MSS_ADLIB_INST/U_62:PIN4; O_P:
  FLATSOFT%cc3000fpga_MSS_0/MSS_ADLIB_INST/LVTTL1EN.
PIN cc3000fpga_MSS_0/MSS_ADLIB_INST/U_62:PIN5; O_P:
  FLATSOFT%cc3000fpga_MSS_0/MSS_ADLIB_INST/LVTTL0EN.
PIN cc3000fpga_MSS_0/MSS_ADLIB_INST/U_62:PIN6; O_P:
  FLATSOFT%cc3000fpga_MSS_0/MSS_ADLIB_INST/LVTTL2EN.
PIN cc3000fpga_MSS_0/MSS_ADLIB_INST/U_62:PIN1; O_P:
  FLATSOFT%cc3000fpga_MSS_0/MSS_ADLIB_INST/LVTTL0.
PIN cc3000fpga_MSS_0/MSS_ADLIB_INST/U_62:PIN2; O_P:
  FLATSOFT%cc3000fpga_MSS_0/MSS_ADLIB_INST/LVTTL1.
PIN cc3000fpga_MSS_0/MSS_ADLIB_INST/U_62:PIN3; O_P:
  FLATSOFT%cc3000fpga_MSS_0/MSS_ADLIB_INST/LVTTL2.
USE ADLIB:NOR3B; Timer_1/timer_0/WRITE_overflowReset11_0_a2; 
  ORIGNAME:'Timer_1/timer_0/WRITE.overflowReset11_0_a2'.
USE ADLIB:NOR2B; Timer_4/timer_0/overflowReg_RNO[13].
USE ADLIB:DFN1; Timer_2/timer_0/compareReg[9].
USE ADLIB:NOR3C; CoreAPB3_0/CAPB3lOII/PRDATA_0_a5_2[18].
USE ADLIB:OR3; Timer_4/timer_0/overflowReg_RNIOVHJ[29].
USE ADLIB:NOR2B; Timer_1/timer_0/overflowReg_RNO[19].
USE ADLIB:MX2; Timer_2/timer_0/overflowReg_RNO_0[12].
USE ADLIB:NOR2; Timer_4/timer_0/counterReg_RNO[4].
USE ADLIB:AO1; Timer_4/timer_0/bus_read_data_10_iv_0[29].
PIN Timer_4/timer_0/bus_read_data_10_iv_0[29]:A; O_P:
  LCOM%Timer_4/timer_0/bus_read_data_10_iv_0_RNO[29]/A.
PIN Timer_4/timer_0/bus_read_data_10_iv_0[29]:B; O_P:
  LCOM%Timer_4/timer_0/bus_read_data_10_iv_0_RNO[29]/B.
PIN Timer_4/timer_0/bus_read_data_10_iv_0[29]:C; O_P:
  LCOM%Timer_4/timer_0/bus_read_data_10_iv_0[29]/B.
USE ADLIB:NOR2B; Timer_3/timer_0/counterReg_RNIK88E3[11].
USE ADLIB:NOR2B; Timer_4/timer_0/bus_read_data_RNO_1[12].
USE ADLIB:NOR2B; Timer_1/timer_0/compareReg_RNO[31].
USE ADLIB:DFN1; Timer_4/timer_0/compareReg[23].
USE ADLIB:AOI1A; Timer_1/timer_0/counterReg_RNO_0[25].
PIN Timer_1/timer_0/counterReg_RNO_0[25]:A; O_P:
  LCOM%Timer_1/timer_0/counterReg_RNO_1[25]/B.
PIN Timer_1/timer_0/counterReg_RNO_0[25]:B; O_P:
  LCOM%Timer_1/timer_0/counterReg_RNO_1[25]/A.
PIN Timer_1/timer_0/counterReg_RNO_0[25]:C; O_P:
  LCOM%Timer_1/timer_0/counterReg_RNO_0[25]/B.
USE ADLIB:AO1; Timer_2/timer_0/bus_read_data_RNO[20].
USE ADLIB:MX2; Timer_4/timer_0/compareReg_RNO_0[22].
USE ADLIB:NOR2; Timer_2/timer_0/counterReg_RNO[0].
USE ADLIB:NOR3A; Timer_2/timer_0/compareReg_RNIO0RF1[6].
USE ADLIB:IOPAD_IN; cc3000fpga_MSS_0/MSS_UART_0_RXD/U0; ORIGNAME:
  cc3000fpga_MSS_0/MSS_UART_0_RXD, ACT_PIN:U18, ACT_CONFIG:0, 
  IO_IS_DSS, PRESERVE, CLS_ID:10%HARD%IO%0%0, CLS_NAME:
  cc3000fpga_MSS_0/MSS_UART_0_RXD.
PIN cc3000fpga_MSS_0/MSS_UART_0_RXD/U0:PAD; O_P:
  FLATSOFT%cc3000fpga_MSS_0/MSS_UART_0_RXD/PAD.
PIN cc3000fpga_MSS_0/MSS_UART_0_RXD/U0:Y; O_P:
  FLATSOFT%cc3000fpga_MSS_0/MSS_UART_0_RXD/Y.
USE ADLIB:NOR2A; Timer_2/timer_0/overflowReset_RNI6MVE.
USE ADLIB:NOR2B; Timer_3/timer_0/bus_read_data_RNO_3[30].
USE ADLIB:NOR2B; Timer_4/timer_0/controlReg_RNO[10].
USE ADLIB:IOPAD_TRI; LED_0_pad/U0/U0; PRESERVE, CLS_ID:
  5%HARD%IO%0%0, CLS_NAME:LED_0_pad.
PIN LED_0_pad/U0/U0:PAD; O_P:FLATSOFT%LED_0_pad/PAD.
USE ADLIB:MX2; Timer_2/timer_0/overflowReg_RNO_0[31].
USE ADLIB:NOR2B; Timer_4/timer_0/controlReg_RNO[14].
USE ADLIB:DFN1; Timer_3/timer_0/compareReg[11].
USE ADLIB:MX2; Timer_2/timer_0/overflowReg_RNO_0[29].
USE ADLIB:XOR2; Timer_2/timer_0/compareReg_RNI5FEC[17].
USE ADLIB:XOR2; Timer_1/timer_0/compareReg_RNID4QB[7].
USE ADLIB:OR3; Timer_4/timer_0/bus_read_data_RNO_0[3].
USE ADLIB:NOR2B; Timer_3/timer_0/counterReg_RNIG49L[9].
USE ADLIB:NOR2B; Timer_3/timer_0/counterReg_RNIH89L[11].
USE ADLIB:MSS_IF; cc3000fpga_MSS_0/MSS_ADLIB_INST/U_31; ACT_PKG:
  fg484, ACT_DIE:IP4X3M1, ACT_FCLK:100000000, ACT_CONFIG:0, 
  PRESERVE, CLS_ID:3%HARD%DSS%31%0, CLS_NAME:
  cc3000fpga_MSS_0/MSS_ADLIB_INST.
PIN cc3000fpga_MSS_0/MSS_ADLIB_INST/U_31:PIN4; O_P:
  FLATSOFT%cc3000fpga_MSS_0/MSS_ADLIB_INST/FABPADDR[4].
PIN cc3000fpga_MSS_0/MSS_ADLIB_INST/U_31:PIN5; O_P:
  FLATSOFT%cc3000fpga_MSS_0/MSS_ADLIB_INST/FABPADDR[3].
PIN cc3000fpga_MSS_0/MSS_ADLIB_INST/U_31:PIN6; O_P:
  FLATSOFT%cc3000fpga_MSS_0/MSS_ADLIB_INST/FABPADDR[5].
PIN cc3000fpga_MSS_0/MSS_ADLIB_INST/U_31:PIN1; O_P:
  FLATSOFT%cc3000fpga_MSS_0/MSS_ADLIB_INST/MSSPADDR[3].
PIN cc3000fpga_MSS_0/MSS_ADLIB_INST/U_31:PIN2; O_P:
  FLATSOFT%cc3000fpga_MSS_0/MSS_ADLIB_INST/MSSPADDR[4].
PIN cc3000fpga_MSS_0/MSS_ADLIB_INST/U_31:PIN3; O_P:
  FLATSOFT%cc3000fpga_MSS_0/MSS_ADLIB_INST/MSSPADDR[5].
USE ADLIB:NOR2B; Timer_2/timer_0/compareReg_RNO[15].
USE ADLIB:NOR3A; Timer_3/timer_0/counterReg_RNO[30].
USE ADLIB:XOR2; Timer_1/timer_0/overflowReg_RNIOQHD[31].
USE ADLIB:NOR2B; Timer_3/timer_0/overflowReg_RNO[24].
USE ADLIB:NOR2B; Timer_4/timer_0/bus_read_data_RNO_2[10].
USE ADLIB:NOR2B; Timer_2/timer_0/bus_read_data_RNO_2[24].
USE ADLIB:NOR2B; Timer_2/timer_0/bus_read_data_RNO_3[7].
USE ADLIB:AO1; Timer_3/timer_0/bus_read_data_10_iv_0_1[1].
PIN Timer_3/timer_0/bus_read_data_10_iv_0_1[1]:A; O_P:
  LCOM%Timer_3/timer_0/bus_read_data_10_iv_0_a6_3[1]/A.
PIN Timer_3/timer_0/bus_read_data_10_iv_0_1[1]:B; O_P:
  LCOM%Timer_3/timer_0/bus_read_data_10_iv_0_a6_3[1]/B.
PIN Timer_3/timer_0/bus_read_data_10_iv_0_1[1]:C; O_P:
  LCOM%Timer_3/timer_0/bus_read_data_10_iv_0_1[1]/A.
USE ADLIB:DFN1; Timer_3/timer_0/compareReg[28].
USE ADLIB:NOR2B; Timer_3/timer_0/overflowReg_RNO[14].
USE ADLIB:NOR2B; Timer_4/timer_0/bus_read_data_RNO_3[21].
USE ADLIB:MX2; Timer_1/timer_0/compareReg_RNO_0[14].
USE ADLIB:NOR2B; Timer_4/timer_0/compareReg_RNO[2].
USE ADLIB:DFN1E1; Timer_3/timer_0/counterReg[26].
USE ADLIB:NOR3C; Timer_3/timer_0/counterReg_RNIDL321[11].
USE ADLIB:NOR3B; Timer_2/timer_0/counterReg_RNIK0JH2[2].
USE ADLIB:DFN1; Timer_4/timer_0/compareReg[20].
USE ADLIB:NOR2B; Timer_1/timer_0/bus_read_data_RNO_2[20].
USE ADLIB:OR3; Timer_1/timer_0/bus_read_data_RNO_0[23].
USE ADLIB:NOR2B; Timer_1/timer_0/compareReg_RNO[3].
USE ADLIB:NOR2B; Timer_2/timer_0/overflowReg_RNO[28].
USE ADLIB:NOR2B; Timer_1/timer_0/bus_read_data_RNO_3[13].
USE ADLIB:OR3C; Timer_3/timer_0/counterReg_RNI96J8A[28].
USE ADLIB:MX2; Timer_4/timer_0/overflowReg_RNO_0[28].
USE ADLIB:DFN1E0; Timer_2/timer_0/bus_read_data[19].
USE ADLIB:MX2; Timer_4/timer_0/overflowReg_RNO_0[19].
USE ADLIB:OR3; Timer_2/timer_0/bus_read_data_RNO_0[12].
USE ADLIB:DFN1E0; Timer_1/timer_0/bus_read_data[31].
USE ADLIB:DFN1E1; Timer_3/timer_0/counterReg[27].
USE ADLIB:DFN1; Timer_1/timer_0/controlReg[16].
USE ADLIB:DFN1; Timer_1/timer_0/overflowReg[1].
USE ADLIB:NOR3C; Timer_4/timer_0/controlReg_RNI96O51[3].
USE ADLIB:DFN1E1; Timer_4/timer_0/counterReg[6].
USE ADLIB:UGLINT; I_260/U_CLKSRC/U_GL; CLS_NAME:I_260, CLS_ID:
  6%HARD%PLL%0%0, ORIGNAME:I_260/U_CLKSRC, LEAFDEF:'ADLIB:CLKSRC', 
  LEAFINST:I_260/U_CLKSRC, PRESERVE.
PIN I_260/U_CLKSRC/U_GL:CLK; T_O_P:A, O_P:FLATSOFT%I_260/A.
PIN I_260/U_CLKSRC/U_GL:GL; T_O_P:Y, O_P:FLATSOFT%I_260/Y.
USE ADLIB:NOR2B; Timer_2/timer_0/bus_read_data_RNO_3[15].
USE ADLIB:MSS_IF; cc3000fpga_MSS_0/MSS_ADLIB_INST/U_75; ACT_PKG:
  fg484, ACT_DIE:IP4X3M1, ACT_FCLK:100000000, ACT_CONFIG:0, 
  PRESERVE, CLS_ID:3%HARD%DSS%75%0, CLS_NAME:
  cc3000fpga_MSS_0/MSS_ADLIB_INST.
PIN cc3000fpga_MSS_0/MSS_ADLIB_INST/U_75:PIN2; O_P:
  FLATSOFT%cc3000fpga_MSS_0/MSS_ADLIB_INST/ACEFLAGS[0].
PIN cc3000fpga_MSS_0/MSS_ADLIB_INST/U_75:PIN3; O_P:
  FLATSOFT%cc3000fpga_MSS_0/MSS_ADLIB_INST/ACEFLAGS[1].
USE ADLIB:DFN1; Timer_3/timer_0/controlReg[19].
USE ADLIB:OR3; Timer_3/timer_0/overflowReg_RNIGJMT7[12].
USE ADLIB:DFN1E1; Timer_1/timer_0/counterReg[27].
USE ADLIB:NOR2B; Timer_1/timer_0/bus_read_data_RNO_3[3].
USE ADLIB:NOR2B; CoreAPB3_0/CAPB3lOII/PRDATA_0_0_a5[31].
USE ADLIB:OR3; Timer_3/timer_0/bus_read_data_RNO_0[15].
USE ADLIB:MX2; Timer_4/timer_0/compareReg_RNO_0[3].
USE ADLIB:MX2; Timer_4/timer_0/overflowReg_RNO_0[1].
USE ADLIB:AO1; Timer_3/timer_0/bus_read_data_RNO_2[8].
USE ADLIB:DFN1E1; Timer_3/timer_0/counterReg[30].
USE ADLIB:MX2; Timer_3/timer_0/controlReg_RNO_0[13].
USE ADLIB:DFN1; Timer_3/timer_0/controlReg[13].
USE ADLIB:NOR2B; Timer_2/timer_0/controlReg_RNO[12].
USE ADLIB:OR3; CoreAPB3_0/CAPB3lOII/PRDATA_0[6].
USE ADLIB:AO1; Timer_1/timer_0/bus_read_data_RNO[15].
USE ADLIB:OR3C; Timer_4/timer_0/counterReg_RNO_1[29].
USE ADLIB:XOR2; Timer_1/timer_0/overflowReg_RNI0AGK[8].
USE ADLIB:DFN1E0; Timer_4/timer_0/bus_read_data[16].
USE ADLIB:NOR2B; Timer_3/timer_0/compareReg_RNO[20].
USE ADLIB:NOR3C; Timer_3/timer_0/counterReg_RNI3H602[20].
USE ADLIB:OR3; Timer_1/timer_0/bus_read_data_RNO_0[17].
USE ADLIB:NOR2B; Timer_3/timer_0/compareReg_RNO[15].
USE ADLIB:DFN1E1; Timer_2/timer_0/counterReg[25].
USE ADLIB:NOR3C; Timer_3/timer_0/counterReg_RNI2NG61[22].
USE ADLIB:AX1; Timer_3/timer_0/counterReg_RNO_0[11].
USE ADLIB:OR3; Timer_2/timer_0/bus_read_data_RNO[30].
USE ADLIB:NOR3C; Timer_4/timer_0/counterReg_RNIUBT[29].
USE ADLIB:MX2; Timer_3/timer_0/controlReg_RNO_0[30].
USE ADLIB:NOR3A; Timer_3/timer_0/counterReg_RNO[23].
USE ADLIB:DFN1E0; Timer_1/timer_0/bus_read_data[2].
USE ADLIB:XO1; Timer_2/timer_0/overflowReg_RNISQGE1[6].
USE ADLIB:DFN1; Timer_1/timer_0/controlReg[26].
USE ADLIB:OR3; CoreAPB3_0/CAPB3lOII/PRDATA_0[14].
USE ADLIB:NOR2B; Timer_2/timer_0/compareReg_RNIV1BIT[0].
USE ADLIB:NOR2B; Timer_4/timer_0/bus_read_data_RNO_3[6].
USE ADLIB:MX2; Timer_2/timer_0/overflowReg_RNO_0[28].
USE ADLIB:AO1; CoreAPB3_0/CAPB3lOII/PRDATA_0_0_0[8].
USE ADLIB:OR2B; Timer_2/timer_0/counterReg_RNI174I[1].
USE ADLIB:MSS_IF; cc3000fpga_MSS_0/MSS_ADLIB_INST/U_54; ACT_PKG:
  fg484, ACT_DIE:IP4X3M1, ACT_FCLK:100000000, ACT_CONFIG:0, 
  PRESERVE, CLS_ID:3%HARD%DSS%54%0, CLS_NAME:
  cc3000fpga_MSS_0/MSS_ADLIB_INST.
PIN cc3000fpga_MSS_0/MSS_ADLIB_INST/U_54:PIN4; O_P:
  FLATSOFT%cc3000fpga_MSS_0/MSS_ADLIB_INST/MSSPRDATA[20].
PIN cc3000fpga_MSS_0/MSS_ADLIB_INST/U_54:PIN5; O_P:
  FLATSOFT%cc3000fpga_MSS_0/MSS_ADLIB_INST/MSSPRDATA[19].
PIN cc3000fpga_MSS_0/MSS_ADLIB_INST/U_54:PIN6; O_P:
  FLATSOFT%cc3000fpga_MSS_0/MSS_ADLIB_INST/MSSPRDATA[21].
PIN cc3000fpga_MSS_0/MSS_ADLIB_INST/U_54:PIN1; O_P:
  FLATSOFT%cc3000fpga_MSS_0/MSS_ADLIB_INST/MSSPWDATA[19].
PIN cc3000fpga_MSS_0/MSS_ADLIB_INST/U_54:PIN2; O_P:
  FLATSOFT%cc3000fpga_MSS_0/MSS_ADLIB_INST/MSSPWDATA[20].
PIN cc3000fpga_MSS_0/MSS_ADLIB_INST/U_54:PIN3; O_P:
  FLATSOFT%cc3000fpga_MSS_0/MSS_ADLIB_INST/MSSPWDATA[21].
USE ADLIB:DFN1E1; Timer_4/timer_0/counterReg[28].
USE ADLIB:MX2; Timer_1/timer_0/compareReg_RNO_0[22].
USE ADLIB:MX2; Timer_3/timer_0/controlReg_RNO_0[19].
USE ADLIB:DFN1; Timer_3/timer_0/controlReg[29].
USE ADLIB:OR3C; Timer_1/timer_0/counterReg_RNIA4VL5[23].
USE ADLIB:XA1B; Timer_4/timer_0/counterReg_RNO[18].
USE ADLIB:MX2; Timer_4/timer_0/compareReg_RNO_0[9].
USE ADLIB:XA1C; Timer_3/timer_0/compareReg_RNIALA61[30].
USE ADLIB:OR3; Timer_1/timer_0/bus_read_data_RNO[30].
USE ADLIB:MX2; Timer_4/timer_0/compareReg_RNO_0[10].
USE ADLIB:NOR2B; Timer_2/timer_0/controlReg_RNO[5].
USE ADLIB:OR3; CoreAPB3_0/CAPB3lOII/PRDATA_0[3].
USE ADLIB:DFN1; Timer_1/timer_0/compareReg[5].
USE ADLIB:AO1; Timer_1/timer_0/bus_read_data_RNO[14].
USE ADLIB:OR3B; Timer_2/timer_0/overflowReset_RNI1N9HI.
USE ADLIB:XOR2; Timer_2/timer_0/overflowReg_RNIC98N[3].
USE ADLIB:AO1; Timer_1/timer_0/bus_read_data_RNO_1[0].
USE ADLIB:MX2; Timer_2/timer_0/compareReg_RNO_0[8].
USE ADLIB:NOR2B; Timer_4/timer_0/bus_read_data_RNO_1[15].
USE ADLIB:DFN1; Timer_3/timer_0/controlReg[23].
USE ADLIB:DFN1E0; Timer_2/timer_0/bus_read_data[15].
USE ADLIB:DFN1E1; Timer_3/timer_0/counterReg[19].
USE ADLIB:NOR2B; Timer_3/timer_0/bus_read_data_RNO_1[17].
USE ADLIB:MX2; Timer_1/timer_0/controlReg_RNO_0[28].
USE ADLIB:OR3; Timer_1/timer_0/overflowReg_RNISU7M1[14].
USE ADLIB:NOR2B; Timer_1/timer_0/bus_read_data_RNO_1[4].
USE ADLIB:MX2; Timer_2/timer_0/compareReg_RNO_0[26].
USE ADLIB:NOR2B; Timer_2/timer_0/bus_read_data_RNO_2[28].
USE ADLIB:XOR2; Timer_3/timer_0/compareReg_RNIHU4J[21].
USE ADLIB:MX2; Timer_1/timer_0/overflowReg_RNO_0[16].
USE ADLIB:NOR3C; Timer_2/timer_0/counterReg_RNI5B6R[8].
USE ADLIB:XA1B; Timer_1/timer_0/counterReg_RNO[26].
USE ADLIB:MX2; Timer_4/timer_0/overflowReg_RNO_0[23].
USE ADLIB:NOR2B; Timer_3/timer_0/overflowReg_RNO[8].
USE ADLIB:NOR2B; Timer_3/timer_0/counterReg_RNIR5LP[11].
USE ADLIB:DFN1; Timer_1/timer_0/overflowReg[15].
USE ADLIB:DFN1; Timer_3/timer_0/compareReg[27].
USE ADLIB:NOR2B; Timer_1/timer_0/bus_read_data_RNO_3[20].
USE ADLIB:DFN1E1; Timer_1/timer_0/counterReg[8].
USE ADLIB:MSS_IF; cc3000fpga_MSS_0/MSS_ADLIB_INST/U_1; ACT_PKG:
  fg484, ACT_DIE:IP4X3M1, ACT_FCLK:100000000, ACT_CONFIG:0, 
  PRESERVE, CLS_ID:3%HARD%DSS%1%0, CLS_NAME:
  cc3000fpga_MSS_0/MSS_ADLIB_INST.
PIN cc3000fpga_MSS_0/MSS_ADLIB_INST/U_1:PIN5; O_P:
  FLATSOFT%cc3000fpga_MSS_0/MSS_ADLIB_INST/GPI[11].
PIN cc3000fpga_MSS_0/MSS_ADLIB_INST/U_1:PIN1; O_P:
  FLATSOFT%cc3000fpga_MSS_0/MSS_ADLIB_INST/GPO[11].
USE ADLIB:NOR3A; Timer_4/timer_0/compareReg_RNIUEV51[30].
USE ADLIB:MX2; Timer_4/timer_0/overflowReg_RNO_0[8].
USE ADLIB:AO1; Timer_1/timer_0/bus_read_data_RNO[11].
USE ADLIB:NOR3C; Timer_1/timer_0/counterReg_RNIAACQ1[11].
USE ADLIB:AO1; Timer_3/timer_0/bus_read_data_10_iv_0_1[23].
PIN Timer_3/timer_0/bus_read_data_10_iv_0_1[23]:A; O_P:
  LCOM%Timer_3/timer_0/bus_read_data_10_iv_0_a5_0[23]/A.
PIN Timer_3/timer_0/bus_read_data_10_iv_0_1[23]:B; O_P:
  LCOM%Timer_3/timer_0/bus_read_data_10_iv_0_a5_0[23]/B.
PIN Timer_3/timer_0/bus_read_data_10_iv_0_1[23]:C; O_P:
  LCOM%Timer_3/timer_0/bus_read_data_10_iv_0_1[23]/A.
USE ADLIB:DFN1E1; Timer_2/timer_0/counterReg[26].
USE ADLIB:DFN1E0; Timer_4/timer_0/bus_read_data[26].
USE ADLIB:MX2; Timer_2/timer_0/compareReg_RNO_0[21].
USE ADLIB:NOR2B; Timer_4/timer_0/bus_read_data_RNO_1[24].
USE ADLIB:DFN1; Timer_2/timer_0/overflowReg[22].
USE ADLIB:XA1C; Timer_4/timer_0/counterReg_RNO[20].
USE ADLIB:DFN1; Timer_3/timer_0/controlReg[18].
USE ADLIB:DFN1; Timer_2/timer_0/overflowReg[3].
USE ADLIB:AO1; CoreAPB3_0/CAPB3lOII/PRDATA_0_0[4].
USE ADLIB:NOR2B; Timer_4/timer_0/bus_read_data_RNO_3[16].
USE ADLIB:AO1; CoreAPB3_0/CAPB3lOII/PRDATA_0_0_0[13].
USE ADLIB:AO1; Timer_2/timer_0/reset_interrupt_RNO_2.
USE ADLIB:DFN1; Timer_1/timer_0/controlReg[18].
USE ADLIB:NOR3A; Timer_1/timer_0/compareReg_RNI8V032[3].
USE ADLIB:MX2; Timer_4/timer_0/overflowReg_RNO_0[18].
USE ADLIB:NOR2B; Timer_1/timer_0/controlReg_RNO[11].
USE ADLIB:NOR2B; Timer_3/timer_0/overflowReg_RNO[9].
USE ADLIB:DFN1E0; Timer_2/timer_0/bus_read_data[11].
USE ADLIB:DFN1; Timer_3/timer_0/compareReg[24].
USE ADLIB:DFN1E1; Timer_2/timer_0/counterReg[13].
USE ADLIB:MX2; Timer_1/timer_0/interrupt_status_RNO_0[0].
USE ADLIB:DFN1E1; Timer_4/timer_0/counterReg[25].
USE ADLIB:XA1C; Timer_2/timer_0/compareReg_RNIO5QO[22].
USE ADLIB:MX2; Timer_4/timer_0/overflowReg_RNO_0[9].
USE ADLIB:DFN1E0; Timer_1/timer_0/bus_read_data[7].
USE ADLIB:OR2B; Timer_4/timer_0/counterReg_RNIDMMF[1].
USE ADLIB:NOR2B; Timer_1/timer_0/controlReg_RNO[23].
USE ADLIB:MX2; Timer_4/timer_0/compareReg_RNO_0[1].
USE ADLIB:MX2; Timer_4/timer_0/compareReg_RNO_0[23].
USE ADLIB:DFN1; Timer_3/timer_0/interrupt_status[0].
USE ADLIB:DFN1E1; Timer_3/timer_0/counterReg[1].
USE ADLIB:DFN1; Timer_3/timer_0/overflowReg[10].
USE ADLIB:NOR2B; Timer_1/timer_0/compareReg_RNO[9].
USE ADLIB:DFN1E0; Timer_1/timer_0/bus_read_data[14].
USE ADLIB:XOR2; Timer_1/timer_0/overflowReg_RNIGIHD[11].
USE ADLIB:AO1; CoreAPB3_0/CAPB3lOII/PRDATA_0_1[1].
USE ADLIB:NOR2B; Timer_3/timer_0/counterReg_RNIRETG[2].
USE ADLIB:AO1; CoreAPB3_0/CAPB3lOII/PRDATA_0_0[16].
USE ADLIB:DFN1; Timer_2/timer_0/controlReg[30].
USE ADLIB:OR3C; Timer_4/timer_0/counterReg_RNO_0[20].
PIN Timer_4/timer_0/counterReg_RNO_0[20]:A; O_P:
  LCOM%Timer_4/timer_0/counterReg_RNO_1[20]/A.
PIN Timer_4/timer_0/counterReg_RNO_0[20]:B; O_P:
  LCOM%Timer_4/timer_0/counterReg_RNO_1[20]/B.
PIN Timer_4/timer_0/counterReg_RNO_0[20]:C; O_P:
  LCOM%Timer_4/timer_0/counterReg_RNO_0[20]/A.
USE ADLIB:XA1C; Timer_2/timer_0/counterReg_RNO[28].
USE ADLIB:DFN1; Timer_4/timer_0/controlReg[17].
USE ADLIB:MX2; Timer_3/timer_0/compareReg_RNO_0[15].
USE ADLIB:NOR3C; Timer_2/timer_0/counterReg_RNIV63I7[25].
USE ADLIB:MX2; Timer_2/timer_0/overflowReg_RNO_0[23].
USE ADLIB:OR3; Timer_2/timer_0/overflowReg_RNIAD4J9[17].
USE ADLIB:OR2B; Timer_2/timer_0/controlReg_1_sqmuxa_i.
USE ADLIB:MSS_IF; cc3000fpga_MSS_0/MSS_ADLIB_INST/U_60; ACT_PKG:
  fg484, ACT_DIE:IP4X3M1, ACT_FCLK:100000000, ACT_CONFIG:0, 
  PRESERVE, CLS_ID:3%HARD%DSS%60%0, CLS_NAME:
  cc3000fpga_MSS_0/MSS_ADLIB_INST.
PIN cc3000fpga_MSS_0/MSS_ADLIB_INST/U_60:PIN5; O_P:
  FLATSOFT%cc3000fpga_MSS_0/MSS_ADLIB_INST/FABINT.
USE ADLIB:NOR2B; Timer_2/timer_0/overflowReg_RNO[27].
USE ADLIB:NOR2B; CoreAPB3_0/CAPB3lOII/PRDATA_0_0_a5_0[9].
USE ADLIB:OR2B; Timer_3/timer_0/controlReg_1_sqmuxa_i.
USE ADLIB:MSS_IF; cc3000fpga_MSS_0/MSS_ADLIB_INST/U_71; ACT_PKG:
  fg484, ACT_DIE:IP4X3M1, ACT_FCLK:100000000, ACT_CONFIG:0, 
  PRESERVE, CLS_ID:3%HARD%DSS%71%0, CLS_NAME:
  cc3000fpga_MSS_0/MSS_ADLIB_INST.
PIN cc3000fpga_MSS_0/MSS_ADLIB_INST/U_71:PIN1; O_P:
  FLATSOFT%cc3000fpga_MSS_0/MSS_ADLIB_INST/CMP0.
PIN cc3000fpga_MSS_0/MSS_ADLIB_INST/U_71:PIN2; O_P:
  FLATSOFT%cc3000fpga_MSS_0/MSS_ADLIB_INST/CMP1.
PIN cc3000fpga_MSS_0/MSS_ADLIB_INST/U_71:PIN3; O_P:
  FLATSOFT%cc3000fpga_MSS_0/MSS_ADLIB_INST/CMP2.
USE ADLIB:DFN1; Timer_3/timer_0/controlReg[28].
USE ADLIB:MX2; Timer_3/timer_0/controlReg_RNO_0[4].
USE ADLIB:XA1C; Timer_1/timer_0/counterReg_RNO[19].
USE ADLIB:DFN1E0; Timer_3/timer_0/bus_read_data[22].
USE ADLIB:OR3; Timer_2/timer_0/bus_read_data_RNO_0[15].
USE ADLIB:DFN1; Timer_2/timer_0/overflowReg[14].
USE ADLIB:AO1; CoreAPB3_0/CAPB3lOII/PRDATA_0_0_0[10].
USE ADLIB:NOR2B; Timer_2/timer_0/bus_read_data_RNO_1[2].
USE ADLIB:DFN1; Timer_1/timer_0/controlReg[28].
USE ADLIB:NOR2B; Timer_1/timer_0/overflowReg_RNO[16].
USE ADLIB:NOR2B; Timer_1/timer_0/reset_interrupt_RNO.
USE ADLIB:DFN1; Timer_3/timer_0/compareReg[16].
USE ADLIB:NOR2B; Timer_2/timer_0/overflowReg_RNO[14].
USE ADLIB:NOR2B; Timer_1/timer_0/timer_interrupt_RNO.
USE ADLIB:DFN1; Timer_3/timer_0/compareReg[29].
USE ADLIB:NOR2B; Timer_4/timer_0/bus_read_data_RNO_3[9].
USE ADLIB:DFN1E0; Timer_3/timer_0/bus_read_data[31].
USE ADLIB:XOR2; Timer_2/timer_0/compareReg_RNINMCC[10].
USE ADLIB:NOR2B; Timer_4/timer_0/overflowReg_RNO[19].
USE ADLIB:OR2A; Timer_1/timer_0/counterReg_RNIQUL61[3].
USE ADLIB:MX2; Timer_4/timer_0/overflowReg_RNO_0[0].
USE ADLIB:NOR2A; Timer_4/timer_0/counterReg_RNO[17].
USE ADLIB:DFN1; Timer_3/timer_0/overflowReg[22].
USE ADLIB:MX2; Timer_1/timer_0/controlReg_RNO_0[23].
USE ADLIB:NOR2B; CoreAPB3_0/CAPB3lOII/PRDATA_0_a5_0[17].
USE ADLIB:NOR2B; Timer_4/timer_0/timer_interrupt_RNO.
USE ADLIB:NOR2B; Timer_2/timer_0/bus_read_data_RNO_2[16].
USE ADLIB:DFN1; Timer_1/timer_0/compareReg[24].
USE ADLIB:MSS_IF; cc3000fpga_MSS_0/MSS_ADLIB_INST/U_22; ACT_PKG:
  fg484, ACT_DIE:IP4X3M1, ACT_FCLK:100000000, ACT_CONFIG:0, 
  PRESERVE, CLS_ID:3%HARD%DSS%22%0, CLS_NAME:
  cc3000fpga_MSS_0/MSS_ADLIB_INST.
PIN cc3000fpga_MSS_0/MSS_ADLIB_INST/U_22:PIN5; O_P:
  FLATSOFT%cc3000fpga_MSS_0/MSS_ADLIB_INST/GPI[2].
PIN cc3000fpga_MSS_0/MSS_ADLIB_INST/U_22:PIN1; O_P:
  FLATSOFT%cc3000fpga_MSS_0/MSS_ADLIB_INST/GPO[2].
USE ADLIB:NOR2B; Timer_3/timer_0/bus_read_data_RNO_3[20].
USE ADLIB:DFN1; Timer_3/timer_0/controlReg[14].
USE ADLIB:NOR2B; Timer_2/timer_0/bus_read_data_RNO_2[23].
USE ADLIB:DFN1; Timer_1/timer_0/overflowReg[7].
USE ADLIB:DFN1; Timer_4/timer_0/controlReg[27].
USE ADLIB:DFN1; Timer_2/timer_0/controlReg[11].
USE ADLIB:NOR2B; Timer_1/timer_0/overflowReg_RNO[7].
USE ADLIB:XA1C; Timer_3/timer_0/compareReg_RNI2IIS[0].
USE ADLIB:AX1C; Timer_4/timer_0/counterReg_RNO_0[27].
USE ADLIB:DFN1; Timer_2/timer_0/overflowReg[19].
USE ADLIB:NOR2B; Timer_2/timer_0/bus_read_data_RNO_1[14].
USE ADLIB:NOR2B; Timer_2/timer_0/bus_read_data_RNO_3[22].
USE ADLIB:AX1; Timer_2/timer_0/counterReg_RNO_0[14].
USE ADLIB:XA1C; Timer_1/timer_0/counterReg_RNO[13].
USE ADLIB:NOR2B; Timer_3/timer_0/bus_read_data_RNO_2[22].
USE ADLIB:NOR2B; Timer_3/timer_0/compareReg_RNO[2].
USE ADLIB:DFN1E0; Timer_1/timer_0/bus_read_data[13].
USE ADLIB:NOR3A; Timer_4/BUS_WRITE_EN_0_a5_0_a2_0_0.
USE ADLIB:NOR2B; Timer_3/timer_0/compareReg_RNO[18].
USE ADLIB:MX2; Timer_4/timer_0/overflowReg_RNO_0[13].
USE ADLIB:NOR2B; Timer_2/timer_0/controlReg_RNO[24].
USE ADLIB:NOR3C; Timer_2/timer_0/counterReg_RNO_1[30].
USE ADLIB:NOR2B; Timer_3/timer_0/bus_read_data_RNO_3[3].
USE ADLIB:NOR2B; Timer_3/timer_0/controlReg_RNO[30].
USE ADLIB:DFN1; Timer_3/timer_0/compareReg[2].
USE ADLIB:DFN1; Timer_3/timer_0/controlReg[24].
USE ADLIB:NOR2B; Timer_3/timer_0/bus_read_data_RNO_2[6].
USE ADLIB:MX2; Timer_2/timer_0/controlReg_RNO_0[25].
USE ADLIB:NOR2B; Timer_2/timer_0/compareReg_RNO[20].
USE ADLIB:OR3; Timer_3/timer_0/bus_read_data_RNO_0[2].
USE ADLIB:DFN1; Timer_1/timer_0/controlReg[10].
USE ADLIB:OR3C; Timer_4/timer_0/counterReg_RNIH35F2[12].
USE ADLIB:DFN1; Timer_2/timer_0/controlReg[21].
USE ADLIB:DFN1; Timer_2/timer_0/overflowReg[16].
USE ADLIB:NOR2B; Timer_4/timer_0/bus_read_data_RNO_1[28].
USE ADLIB:XA1C; Timer_3/timer_0/compareReg_RNICQIS[26].
USE ADLIB:NOR2B; Timer_1/timer_0/compareReg_RNO[19].
USE ADLIB:MX2; Timer_2/timer_0/compareReg_RNO_0[23].
USE ADLIB:NOR2B; CoreAPB3_0/CAPB3lOII/PRDATA_0_a5_0[18].
USE ADLIB:NOR2B; CoreAPB3_0/CAPB3lOII/PRDATA_0_a5_0[2].
USE ADLIB:XA1B; Timer_2/timer_0/counterReg_RNO[1].
USE ADLIB:DFN1; Timer_4/timer_0/compareReg[7].
USE ADLIB:NOR2B; Timer_1/timer_0/overflowReg_RNO[1].
USE ADLIB:DFN1E1; Timer_2/timer_0/counterReg[17].
USE ADLIB:DFN1; Timer_3/timer_0/compareReg[10].
USE ADLIB:MX2; Timer_2/timer_0/controlReg_RNO_0[14].
USE ADLIB:DFN1E0; Timer_3/timer_0/bus_read_data[8].
USE ADLIB:DFN1; Timer_4/timer_0/controlReg[6].
USE ADLIB:NOR2B; Timer_4/timer_0/overflowReg_RNO[0].
USE ADLIB:XA1C; Timer_1/timer_0/compareReg_RNI86AB1[12].
USE ADLIB:MX2; Timer_4/timer_0/controlReg_RNO_0[7].
USE ADLIB:AO1; Timer_4/timer_0/bus_read_data_RNO_2[8].
USE ADLIB:NOR2B; Timer_3/timer_0/overflowReg_RNO[2].
USE ADLIB:OR3; Timer_2/timer_0/overflowReg_RNIUJK42[10].
USE ADLIB:NOR2B; Timer_1/timer_0/bus_read_data_RNO_1[26].
USE ADLIB:DFN1; Timer_4/timer_0/fabint.
USE ADLIB:DFN1; Timer_4/timer_0/timer_interrupt.
USE ADLIB:NOR2B; Timer_4/timer_0/overflowReset_RNO_1.
USE ADLIB:OR3; Timer_4/timer_0/bus_read_data_RNO_0[24].
USE ADLIB:DFN1; Timer_2/timer_0/compareReg[22].
USE ADLIB:AO1; Timer_2/timer_0/bus_read_data_RNO[19].
USE ADLIB:MSS_IF; cc3000fpga_MSS_0/MSS_ADLIB_INST/U_32; ACT_PKG:
  fg484, ACT_DIE:IP4X3M1, ACT_FCLK:100000000, ACT_CONFIG:0, 
  PRESERVE, CLS_ID:3%HARD%DSS%32%0, CLS_NAME:
  cc3000fpga_MSS_0/MSS_ADLIB_INST.
PIN cc3000fpga_MSS_0/MSS_ADLIB_INST/U_32:PIN4; O_P:
  FLATSOFT%cc3000fpga_MSS_0/MSS_ADLIB_INST/FABPADDR[7].
PIN cc3000fpga_MSS_0/MSS_ADLIB_INST/U_32:PIN5; O_P:
  FLATSOFT%cc3000fpga_MSS_0/MSS_ADLIB_INST/FABPADDR[6].
PIN cc3000fpga_MSS_0/MSS_ADLIB_INST/U_32:PIN6; O_P:
  FLATSOFT%cc3000fpga_MSS_0/MSS_ADLIB_INST/FABPADDR[8].
PIN cc3000fpga_MSS_0/MSS_ADLIB_INST/U_32:PIN1; O_P:
  FLATSOFT%cc3000fpga_MSS_0/MSS_ADLIB_INST/MSSPADDR[6].
PIN cc3000fpga_MSS_0/MSS_ADLIB_INST/U_32:PIN2; O_P:
  FLATSOFT%cc3000fpga_MSS_0/MSS_ADLIB_INST/MSSPADDR[7].
PIN cc3000fpga_MSS_0/MSS_ADLIB_INST/U_32:PIN3; O_P:
  FLATSOFT%cc3000fpga_MSS_0/MSS_ADLIB_INST/MSSPADDR[8].
USE ADLIB:DFN1; Timer_3/timer_0/controlReg[4].
USE ADLIB:NOR2B; Timer_1/timer_0/controlReg_RNO[3].
USE ADLIB:NOR2B; Timer_1/timer_0/bus_read_data_RNO_2[16].
USE ADLIB:NOR2B; Timer_2/timer_0/controlReg_RNO[15].
USE ADLIB:NOR3C; Timer_3/timer_0/counterReg_RNI2CBJ1[25].
USE ADLIB:NOR2B; Timer_2/timer_0/compareReg_RNO[31].
USE ADLIB:NOR2B; Timer_3/timer_0/controlReg_RNO[27].
USE ADLIB:NOR2B; Timer_4/timer_0/bus_read_data_RNO_1[6].
USE ADLIB:DFN1E0; Timer_3/timer_0/bus_read_data[16].
USE ADLIB:DFN1E1; Timer_3/timer_0/counterReg[22].
USE ADLIB:AO1; Timer_3/timer_0/bus_read_data_RNO_0[20].
USE ADLIB:DFN1; Timer_4/timer_0/overflowReg[25].
USE ADLIB:AO1; Timer_4/timer_0/bus_read_data_RNO_1[0].
USE ADLIB:MX2; Timer_2/timer_0/overflowReg_RNO_0[14].
USE ADLIB:NOR3C; Timer_4/timer_0/counterReg_RNIPQSI2[29].
USE ADLIB:DFN1E1; Timer_1/timer_0/counterReg[30].
USE ADLIB:AO1; Timer_4/timer_0/bus_read_data_RNO[19].
USE ADLIB:DFN1; Timer_1/timer_0/controlReg[20].
USE ADLIB:DFN1; Timer_4/timer_0/overflowReg[4].
USE ADLIB:MX2; Timer_4/timer_0/compareReg_RNO_0[27].
USE ADLIB:DFN1E1; Timer_3/timer_0/counterReg[18].
USE ADLIB:NOR2B; CoreAPB3_0/CAPB3lOII/PRDATA_0_0_a5[12].
USE ADLIB:DFN1E0; Timer_2/timer_0/bus_read_data[28].
USE ADLIB:XOR2; Timer_3/timer_0/overflowReg_RNISG0A[0].
USE ADLIB:OR3A; Timer_2/timer_0/overflowReset_RNIJTPF1.
USE ADLIB:AX1C; Timer_4/timer_0/counterReg_RNO_0[12].
USE ADLIB:OR3; CoreAPB3_0/CAPB3lOII/PRDATA_0_0[10].
USE ADLIB:OR3C; Timer_2/timer_0/counterReg_RNO_0[20].
PIN Timer_2/timer_0/counterReg_RNO_0[20]:A; O_P:
  LCOM%Timer_2/timer_0/counterReg_RNO_1[20]/A.
PIN Timer_2/timer_0/counterReg_RNO_0[20]:B; O_P:
  LCOM%Timer_2/timer_0/counterReg_RNO_1[20]/B.
PIN Timer_2/timer_0/counterReg_RNO_0[20]:C; O_P:
  LCOM%Timer_2/timer_0/counterReg_RNO_0[20]/A.
USE ADLIB:DFN1; Timer_3/timer_0/overflowReg[11].
USE ADLIB:NOR2B; Timer_3/timer_0/controlReg_RNO[20].
USE ADLIB:MX2; Timer_1/timer_0/controlReg_RNO_0[3].
USE ADLIB:XA1C; Timer_4/timer_0/compareReg_RNIKMBG[5].
USE ADLIB:XO1; Timer_2/timer_0/overflowReg_RNIM09U[19].
USE ADLIB:MSS_CCC_GL_IF; 
  cc3000fpga_MSS_0/MSS_CCC_0/I_MSSCCC/U_TILE1; VCOFREQUENCY:
  '-1.000000', PRESERVE, CLS_ID:11%HARD%DSSCCC%2%0, CLS_NAME:
  cc3000fpga_MSS_0/MSS_CCC_0/I_MSSCCC.
PIN cc3000fpga_MSS_0/MSS_CCC_0/I_MSSCCC/U_TILE1:PIN2; O_P:
  FLATSOFT%cc3000fpga_MSS_0/MSS_CCC_0/I_MSSCCC/EXTFB.
PIN cc3000fpga_MSS_0/MSS_CCC_0/I_MSSCCC/U_TILE1:PIN3; O_P:
  FLATSOFT%cc3000fpga_MSS_0/MSS_CCC_0/I_MSSCCC/CLKA.
PIN cc3000fpga_MSS_0/MSS_CCC_0/I_MSSCCC/U_TILE1:PIN1; O_P:
  FLATSOFT%cc3000fpga_MSS_0/MSS_CCC_0/I_MSSCCC/LOCK.
PIN cc3000fpga_MSS_0/MSS_CCC_0/I_MSSCCC/U_TILE1:PIN5; O_P:
  FLATSOFT%cc3000fpga_MSS_0/MSS_CCC_0/I_MSSCCC/GLA.
USE ADLIB:DFN1; Timer_1/timer_0/overflowReg[20].
USE ADLIB:DFN1; Timer_1/timer_0/compareReg[11].
USE ADLIB:AO1; CoreAPB3_0/CAPB3lOII/PRDATA_0_0_0[11].
USE ADLIB:NOR2B; Timer_2/timer_0/controlReg_RNO[10].
USE ADLIB:OR2A; Timer_3/timer_0/counterReg_RNIITQ11[3].
USE ADLIB:NOR2B; Timer_1/timer_0/overflowReg_RNO[30].
USE ADLIB:DFN1; Timer_1/timer_0/overflowReg[2].
USE ADLIB:NOR3C; CoreAPB3_0/CAPB3lOII/PRDATA_0_a5_2[22].
USE ADLIB:MX2; Timer_3/timer_0/compareReg_RNO_0[12].
USE ADLIB:NOR2B; Timer_1/timer_0/compareReg_RNO[25].
USE ADLIB:NOR2B; CoreAPB3_0/CAPB3lOII/PRDATA_0_a5[6].
USE ADLIB:OR3C; Timer_4/timer_0/counterReg_RNI2QPF2[15].
USE ADLIB:NOR2B; Timer_1/timer_0/counterReg_RNIF65C[11].
USE ADLIB:MX2; Timer_3/timer_0/compareReg_RNO_0[18].
USE ADLIB:NOR2B; Timer_4/timer_0/bus_read_data_RNO_0[0].
USE ADLIB:IOTRI_OB_EB; SPI_SS_PIN_pad/U0/U1; PRESERVE, CLS_ID:
  15%HARD%IO, CLS_NAME:SPI_SS_PIN_pad.
PIN SPI_SS_PIN_pad/U0/U1:D; O_P:FLATSOFT%SPI_SS_PIN_pad/D.
USE ADLIB:MX2; Timer_3/timer_0/controlReg_RNO_0[10].
USE ADLIB:OR3C; Timer_4/timer_0/counterReg_RNO_1[25].
USE ADLIB:NOR2B; Timer_2/timer_0/compareReg_RNO[26].
USE ADLIB:XOR2; Timer_2/timer_0/compareReg_RNIBVEC[29].
USE ADLIB:NOR2B; Timer_4/timer_0/overflowReset_0_sqmuxa_0_a2_0.
USE ADLIB:NOR2B; Timer_2/timer_0/bus_read_data_RNO_1[20].
USE ADLIB:MX2; Timer_3/timer_0/compareReg_RNO_0[14].
USE ADLIB:MX2; Timer_1/timer_0/controlReg_RNO_0[19].
USE ADLIB:NOR2B; Timer_2/timer_0/bus_read_data_RNO_1[18].
USE ADLIB:DFN1; Timer_4/timer_0/compareReg[27].
USE ADLIB:DFN1; Timer_1/timer_0/overflowReg[17].
USE ADLIB:NOR2B; Timer_3/timer_0/controlReg_RNO[29].
USE ADLIB:DFN1E1; Timer_1/timer_0/counterReg[5].
USE ADLIB:NOR3A; Timer_2/timer_0/compareReg_RNIUT2E1[0].
USE ADLIB:NOR2B; Timer_4/timer_0/bus_read_data_RNO_3[19].
USE ADLIB:XA1C; Timer_1/timer_0/counterReg_RNO[11].
USE ADLIB:IOTRI_OB_EB; LED_2_pad/U0/U1; PRESERVE, CLS_ID:
  4%HARD%IO, CLS_NAME:LED_2_pad.
PIN LED_2_pad/U0/U1:D; O_P:FLATSOFT%LED_2_pad/D.
USE ADLIB:MX2; Timer_1/timer_0/controlReg_RNO_0[25].
USE ADLIB:DFN1E0; Timer_1/timer_0/bus_read_data[10].
USE ADLIB:NOR2B; Timer_4/timer_0/bus_read_data_RNO_1[23].
USE ADLIB:OR3B; Timer_1/timer_0/counterReg_RNO_0[22].
USE ADLIB:NOR2B; Timer_3/timer_0/bus_read_data_RNO_3[12].
USE ADLIB:DFN1; Timer_1/timer_0/compareReg[0].
USE ADLIB:AO1; Timer_2/timer_0/bus_read_data_RNO[23].
USE ADLIB:NOR2B; Timer_1/timer_0/bus_read_data_RNO_1[5].
USE ADLIB:XOR2; Timer_1/timer_0/compareReg_RNI9FLL[23].
USE ADLIB:AO1; Timer_4/timer_0/bus_read_data_10_iv_0[14].
PIN Timer_4/timer_0/bus_read_data_10_iv_0[14]:A; O_P:
  LCOM%Timer_4/timer_0/bus_read_data_10_iv_0_RNO_0[14]/A.
PIN Timer_4/timer_0/bus_read_data_10_iv_0[14]:B; O_P:
  LCOM%Timer_4/timer_0/bus_read_data_10_iv_0_RNO_0[14]/B.
PIN Timer_4/timer_0/bus_read_data_10_iv_0[14]:C; O_P:
  LCOM%Timer_4/timer_0/bus_read_data_10_iv_0[14]/A.
USE ADLIB:DFN1; Timer_2/timer_0/compareReg[3].
USE ADLIB:DFN1; Timer_2/timer_0/compareReg[29].
USE ADLIB:OR3B; Timer_1/timer_0/counterReg_RNO_0[21].
USE ADLIB:XO1; Timer_1/timer_0/overflowReg_RNISG221[4].
USE ADLIB:NOR2B; Timer_4/timer_0/bus_read_data_RNO_4[0].
USE ADLIB:MX2; Timer_2/timer_0/interrupt_status_RNO_0[0].
USE ADLIB:DFN1; Timer_2/timer_0/compareReg[26].
USE ADLIB:OR2B; Timer_4/timer_0/counterReg_RNO_0[19].
USE ADLIB:NOR2B; Timer_1/timer_0/controlReg_RNO[18].
USE ADLIB:NOR2B; Timer_2/timer_0/bus_read_data_RNO_3[9].
USE ADLIB:NOR2B; Timer_2/timer_0/bus_read_data_RNO_3[25].
USE ADLIB:MX2; Timer_4/timer_0/overflowReg_RNO_0[27].
USE ADLIB:XA1C; Timer_3/timer_0/counterReg_RNO[16].
USE ADLIB:XA1C; Timer_4/timer_0/counterReg_RNO[11].
USE ADLIB:NOR2B; CoreAPB3_0/CAPB3lOII/PRDATA_0_a5_0[6].
USE ADLIB:AO1; Timer_3/timer_0/bus_read_data_RNO_2[25].
USE ADLIB:NOR3C; CoreAPB3_0/CAPB3lOII/PRDATA_0_0_a5_2[12].
USE ADLIB:NOR3C; CoreAPB3_0/CAPB3lOII/PRDATA_0_a5_2[2].
USE ADLIB:NOR2B; Timer_1/timer_0/controlReg_RNO[4].
USE ADLIB:NOR2B; 
  Timer_1/timer_0/WRITE_overflowReset8_0_a2_0_RNIIRNT2; ORIGNAME:
  'Timer_1/timer_0/WRITE.overflowReset8_0_a2_0_RNIIRNT2'.
USE ADLIB:NOR2B; CoreAPB3_0/CAPB3lOII/PRDATA_0_a5[22].
USE ADLIB:NOR2B; Timer_4/timer_0/bus_read_data_RNO_3[7].
USE ADLIB:XOR2; Timer_4/timer_0/overflowReg_RNI4D82[27].
USE ADLIB:MSS_IF; cc3000fpga_MSS_0/MSS_ADLIB_INST/U_43; ACT_PKG:
  fg484, ACT_DIE:IP4X3M1, ACT_FCLK:100000000, ACT_CONFIG:0, 
  PRESERVE, CLS_ID:3%HARD%DSS%43%0, CLS_NAME:
  cc3000fpga_MSS_0/MSS_ADLIB_INST.
PIN cc3000fpga_MSS_0/MSS_ADLIB_INST/U_43:PIN4; O_P:
  FLATSOFT%cc3000fpga_MSS_0/MSS_ADLIB_INST/FABPADDR[19].
PIN cc3000fpga_MSS_0/MSS_ADLIB_INST/U_43:PIN5; O_P:
  FLATSOFT%cc3000fpga_MSS_0/MSS_ADLIB_INST/FABPADDR[18].
PIN cc3000fpga_MSS_0/MSS_ADLIB_INST/U_43:PIN6; O_P:
  FLATSOFT%cc3000fpga_MSS_0/MSS_ADLIB_INST/FABPADDR[20].
PIN cc3000fpga_MSS_0/MSS_ADLIB_INST/U_43:PIN1; O_P:
  FLATSOFT%cc3000fpga_MSS_0/MSS_ADLIB_INST/FABPREADY.
PIN cc3000fpga_MSS_0/MSS_ADLIB_INST/U_43:PIN2; O_P:
  FLATSOFT%cc3000fpga_MSS_0/MSS_ADLIB_INST/FABPSLVERR.
PIN cc3000fpga_MSS_0/MSS_ADLIB_INST/U_43:PIN3; O_P:
  FLATSOFT%cc3000fpga_MSS_0/MSS_ADLIB_INST/DEEPSLEEP.
USE ADLIB:DFN1; Timer_1/timer_0/overflowReg[6].
USE ADLIB:OR2A; Timer_4/timer_0/counterReg_RNIVEVM1[6].
USE ADLIB:NOR3B; Timer_4/BUS_READ_EN_0_a5_0_a5.
USE ADLIB:DFN1; Timer_1/timer_0/compareReg[23].
USE ADLIB:DFN1E1; Timer_4/timer_0/counterReg[14].
USE ADLIB:NOR2B; Timer_3/timer_0/overflowReg_RNO[25].
USE ADLIB:OR3; Timer_4/timer_0/bus_read_data_RNO_0[28].
USE ADLIB:AO1; Timer_2/timer_0/bus_read_data_RNO_1[0].
USE ADLIB:NOR3; Timer_4/timer_0/counterReg_RNO[8].
USE ADLIB:NOR2B; Timer_4/timer_0/compareReg_RNO[16].
USE ADLIB:XOR2; Timer_2/timer_0/compareReg_RNIRUCC[21].
USE ADLIB:DFN1E1; Timer_2/timer_0/counterReg[6].
USE ADLIB:AO1; Timer_2/timer_0/bus_read_data_RNO[4].
USE ADLIB:DFN1; Timer_4/timer_0/compareReg[28].
USE ADLIB:NOR2B; Timer_2/timer_0/bus_read_data_RNO_2[19].
USE ADLIB:AO1; Timer_3/timer_0/bus_read_data_RNO[29].
USE ADLIB:NOR2B; Timer_4/timer_0/overflowReset_RNISSPR.
USE ADLIB:NOR2B; Timer_3/timer_0/reset_interrupt_RNO_1.
USE ADLIB:NOR2B; Timer_1/timer_0/bus_read_data_RNO_2[7].
USE ADLIB:AO1; Timer_1/timer_0/bus_read_data_RNO_2[0].
USE ADLIB:NOR2B; Timer_3/timer_0/counterReg_RNIHJOK4[9].
USE ADLIB:MX2; Timer_4/timer_0/controlReg_RNO_0[1].
USE ADLIB:NOR2B; Timer_3/timer_0/timer_interrupt_RNO.
USE ADLIB:NOR2B; Timer_3/timer_0/bus_read_data_RNO_3[5].
USE ADLIB:NOR2B; Timer_1/timer_0/overflowReg_RNO[6].
USE ADLIB:XOR2; Timer_3/timer_0/compareReg_RNIJJC9[4].
USE ADLIB:NOR2B; Timer_3/timer_0/overflowReg_RNO[15].
USE ADLIB:NOR2B; Timer_3/timer_0/overflowReg_RNO[5].
USE ADLIB:MX2; Timer_4/timer_0/compareReg_RNO_0[25].
USE ADLIB:MX2; Timer_2/timer_0/overflowReg_RNO_0[27].
USE ADLIB:NOR3C; Timer_2/timer_0/counterReg_RNO_0[31].
USE ADLIB:NOR2B; CoreAPB3_0/CAPB3lOII/PRDATA_0_a5[16].
USE ADLIB:NOR2B; Timer_4/timer_0/bus_read_data_RNO_3[20].
USE ADLIB:NOR2B; Timer_3/timer_0/counterReg_RNITDLP[12].
USE ADLIB:DFN1E0; Timer_1/timer_0/bus_read_data[5].
USE ADLIB:NOR3; Timer_1/timer_0/WRITE_overflowReset8_0_a2_3; 
  ORIGNAME:'Timer_1/timer_0/WRITE.overflowReset8_0_a2_3'.
USE ADLIB:NOR2B; Timer_4/timer_0/bus_read_data_RNO_3[11].
USE ADLIB:XOR2; Timer_3/timer_0/compareReg_RNILE5J[23].
USE ADLIB:NOR2A; Timer_1/timer_0/WRITE_overflowReset9_0_a2_3; 
  ORIGNAME:'Timer_1/timer_0/WRITE.overflowReset9_0_a2_3'.
USE ADLIB:XA1B; Timer_2/timer_0/counterReg_RNO[30].
USE ADLIB:DFN1E0; Timer_1/timer_0/bus_read_data[22].
USE ADLIB:NOR2B; Timer_4/timer_0/overflowReg_RNO[16].
USE ADLIB:MX2; Timer_2/timer_0/controlReg_RNO_0[16].
USE ADLIB:DFN1E0; Timer_3/timer_0/bus_read_data[0].
USE ADLIB:DFN1; Timer_1/timer_0/controlReg[0].
USE ADLIB:NOR2B; CoreAPB3_0/CAPB3lOII/PRDATA_0_a5_0[26].
USE ADLIB:NOR2B; Timer_2/timer_0/bus_read_data_RNO_1[13].
USE ADLIB:NOR3C; CoreAPB3_0/CAPB3lOII/PRDATA_0_0_a5_2[9].
USE ADLIB:MSS_IF; cc3000fpga_MSS_0/MSS_ADLIB_INST/U_20; ACT_PKG:
  fg484, ACT_DIE:IP4X3M1, ACT_FCLK:100000000, ACT_CONFIG:0, 
  PRESERVE, CLS_ID:3%HARD%DSS%20%0, CLS_NAME:
  cc3000fpga_MSS_0/MSS_ADLIB_INST.
PIN cc3000fpga_MSS_0/MSS_ADLIB_INST/U_20:PIN5; O_P:
  FLATSOFT%cc3000fpga_MSS_0/MSS_ADLIB_INST/GPI[0].
PIN cc3000fpga_MSS_0/MSS_ADLIB_INST/U_20:PIN1; O_P:
  FLATSOFT%cc3000fpga_MSS_0/MSS_ADLIB_INST/GPO[0].
USE ADLIB:DFN1E1; Timer_2/timer_0/counterReg[14].
USE ADLIB:DFN1; Timer_2/timer_0/compareReg[21].
USE ADLIB:MX2; Timer_1/timer_0/controlReg_RNO_0[17].
USE ADLIB:NOR2B; Timer_2/timer_0/compareReg_RNI3T713[9].
USE ADLIB:MX2; Timer_4/timer_0/compareReg_RNO_0[21].
USE ADLIB:XA1C; Timer_2/timer_0/counterReg_RNO[16].
USE ADLIB:MX2; Timer_1/timer_0/controlReg_RNO_0[20].
USE ADLIB:XA1C; Timer_2/timer_0/counterReg_RNO[5].
USE ADLIB:NOR2B; Timer_4/timer_0/controlReg_RNO[28].
USE ADLIB:NOR3C; Timer_4/timer_0/counterReg_RNI32I9[11].
USE ADLIB:MX2; Timer_4/timer_0/controlReg_RNO_0[2].
USE ADLIB:NOR2B; Timer_2/timer_0/bus_read_data_RNO_3[16].
USE ADLIB:AO1C; Timer_3/timer_0/overflowReset_RNIDKE91.
USE ADLIB:NOR2B; CoreAPB3_0/CAPB3lOII/PRDATA_0_a5[15].
USE ADLIB:OR3A; Timer_2/timer_0/overflowReset_RNIJTPF1_0.
USE ADLIB:OR3; Timer_3/timer_0/bus_read_data_RNO_0[16].
USE ADLIB:MSS_IF; cc3000fpga_MSS_0/MSS_ADLIB_INST/U_46; ACT_PKG:
  fg484, ACT_DIE:IP4X3M1, ACT_FCLK:100000000, ACT_CONFIG:0, 
  PRESERVE, CLS_ID:3%HARD%DSS%46%0, CLS_NAME:
  cc3000fpga_MSS_0/MSS_ADLIB_INST.
PIN cc3000fpga_MSS_0/MSS_ADLIB_INST/U_46:PIN4; O_P:
  FLATSOFT%cc3000fpga_MSS_0/MSS_ADLIB_INST/FABPADDR[28].
PIN cc3000fpga_MSS_0/MSS_ADLIB_INST/U_46:PIN5; O_P:
  FLATSOFT%cc3000fpga_MSS_0/MSS_ADLIB_INST/FABPADDR[27].
PIN cc3000fpga_MSS_0/MSS_ADLIB_INST/U_46:PIN6; O_P:
  FLATSOFT%cc3000fpga_MSS_0/MSS_ADLIB_INST/FABPADDR[29].
PIN cc3000fpga_MSS_0/MSS_ADLIB_INST/U_46:PIN1; O_P:
  FLATSOFT%cc3000fpga_MSS_0/MSS_ADLIB_INST/MSSINT[5].
PIN cc3000fpga_MSS_0/MSS_ADLIB_INST/U_46:PIN2; O_P:
  FLATSOFT%cc3000fpga_MSS_0/MSS_ADLIB_INST/M2FRESETn.
PIN cc3000fpga_MSS_0/MSS_ADLIB_INST/U_46:PIN3; O_P:
  FLATSOFT%cc3000fpga_MSS_0/MSS_ADLIB_INST/MSSINT[6].
USE ADLIB:AO1; Timer_4/timer_0/bus_read_data_RNO[3].
USE ADLIB:DFN1; Timer_1/timer_0/overflowReg[21].
USE ADLIB:IOPAD_IN; cc3000fpga_MSS_0/MSS_RESET_0_MSS_RESET_N/U0; 
  ORIGNAME:cc3000fpga_MSS_0/MSS_RESET_0_MSS_RESET_N, ACT_PIN:R1, 
  ACT_CONFIG:0, IO_IS_DSS, PRESERVE, CLS_ID:22%HARD%IO%0%0, 
  CLS_NAME:cc3000fpga_MSS_0/MSS_RESET_0_MSS_RESET_N.
PIN cc3000fpga_MSS_0/MSS_RESET_0_MSS_RESET_N/U0:PAD; O_P:
  FLATSOFT%cc3000fpga_MSS_0/MSS_RESET_0_MSS_RESET_N/PAD.
PIN cc3000fpga_MSS_0/MSS_RESET_0_MSS_RESET_N/U0:Y; O_P:
  FLATSOFT%cc3000fpga_MSS_0/MSS_RESET_0_MSS_RESET_N/Y.
USE ADLIB:MSS_IF; cc3000fpga_MSS_0/MSS_ADLIB_INST/U_72; ACT_PKG:
  fg484, ACT_DIE:IP4X3M1, ACT_FCLK:100000000, ACT_CONFIG:0, 
  PRESERVE, CLS_ID:3%HARD%DSS%72%0, CLS_NAME:
  cc3000fpga_MSS_0/MSS_ADLIB_INST.
PIN cc3000fpga_MSS_0/MSS_ADLIB_INST/U_72:PIN4; O_P:
  FLATSOFT%cc3000fpga_MSS_0/MSS_ADLIB_INST/FABSDD1D.
PIN cc3000fpga_MSS_0/MSS_ADLIB_INST/U_72:PIN5; O_P:
  FLATSOFT%cc3000fpga_MSS_0/MSS_ADLIB_INST/FABSDD0D.
PIN cc3000fpga_MSS_0/MSS_ADLIB_INST/U_72:PIN1; O_P:
  FLATSOFT%cc3000fpga_MSS_0/MSS_ADLIB_INST/CMP3.
PIN cc3000fpga_MSS_0/MSS_ADLIB_INST/U_72:PIN2; O_P:
  FLATSOFT%cc3000fpga_MSS_0/MSS_ADLIB_INST/CMP4.
PIN cc3000fpga_MSS_0/MSS_ADLIB_INST/U_72:PIN3; O_P:
  FLATSOFT%cc3000fpga_MSS_0/MSS_ADLIB_INST/CMP5.
USE ADLIB:XA1C; Timer_1/timer_0/compareReg_RNI44H11[9].
USE ADLIB:AO1; Timer_1/timer_0/bus_read_data_RNO_0[1].
USE ADLIB:NOR2B; Timer_1/timer_0/bus_read_data_RNO_1[29].
USE ADLIB:NOR2B; Timer_4/timer_0/controlReg_RNO[3].
USE ADLIB:NOR2B; CoreAPB3_0/CAPB3lOII/PRDATA_0_0_a5[13].
USE ADLIB:NOR2B; Timer_1/timer_0/bus_read_data_RNO_2[19].
USE ADLIB:DFN1; Timer_3/timer_0/overflowReset.
USE ADLIB:NOR2B; Timer_2/timer_0/bus_read_data_RNO_2[11].
USE ADLIB:NOR3C; CoreAPB3_0/CAPB3lOII/PRDATA_0_0_a5_2[11].
USE ADLIB:AO1; Timer_4/timer_0/bus_read_data_RNO[28].
USE ADLIB:XOR2; Timer_3/timer_0/overflowReg_RNIK9MG[17].
USE ADLIB:DFN1; Timer_4/timer_0/overflowReg[13].
USE ADLIB:MX2; Timer_4/timer_0/overflowReg_RNO_0[17].
USE ADLIB:NOR2B; Timer_4/timer_0/bus_read_data_RNO_2[24].
USE ADLIB:OR3; Timer_2/timer_0/overflowReg_RNI08FS1[11].
USE ADLIB:NOR2B; Timer_4/timer_0/overflowReg_RNO[2].
USE ADLIB:NOR2B; Timer_3/timer_0/compareReg_RNO[26].
USE ADLIB:OR3; Timer_4/timer_0/bus_read_data_RNO_0[23].
USE ADLIB:DFN1; Timer_3/timer_0/compareReg[21].
USE ADLIB:NOR3C; Timer_2/timer_0/counterReg_RNIE9NB2[25].
USE ADLIB:MX2; Timer_1/timer_0/compareReg_RNO_0[2].
USE ADLIB:DFN1E0; Timer_3/timer_0/bus_read_data[2].
USE ADLIB:OR3; Timer_1/timer_0/bus_read_data_RNO_0[12].
USE ADLIB:DFN1; Timer_3/timer_0/overflowReg[5].
USE ADLIB:DFN1E0; Timer_2/timer_0/bus_read_data[3].
USE ADLIB:NOR2B; Timer_1/timer_0/compareReg_RNO[28].
USE ADLIB:NOR2B; Timer_3/timer_0/bus_read_data_RNO_3[15].
USE ADLIB:AX1; Timer_4/timer_0/counterReg_RNO_0[14].
USE ADLIB:NOR2B; Timer_2/timer_0/bus_read_data_RNO_2[7].
USE ADLIB:AO1; Timer_1/timer_0/bus_read_data_RNO[28].
USE ADLIB:DFN1; Timer_2/timer_0/controlReg[14].
USE ADLIB:DFN1; Timer_4/timer_0/controlReg[30].
USE ADLIB:DFN1; Timer_4/timer_0/overflowReg[27].
USE ADLIB:OR3; Timer_4/timer_0/overflowReg_RNI0OIJ[19].
USE ADLIB:NOR2B; Timer_3/timer_0/controlReg_RNO[11].
USE ADLIB:XOR2; Timer_4/timer_0/overflowReg_RNI0582[25].
USE ADLIB:AO1; Timer_4/timer_0/bus_read_data_RNO_2[0].
USE ADLIB:OR2A; Timer_1/timer_0/counterReg_RNIDU0Q1[5].
USE ADLIB:NOR2B; Timer_1/timer_0/bus_read_data_RNO_1[14].
USE ADLIB:NOR2B; CoreAPB3_0/CAPB3lOII/PRDATA_0_a5_0[21].
USE ADLIB:MX2; Timer_4/timer_0/controlReg_RNO_0[22].
USE ADLIB:OR3; Timer_1/timer_0/bus_read_data_RNO_0[27].
USE ADLIB:MX2; Timer_2/timer_0/compareReg_RNO_0[30].
USE ADLIB:NOR2B; Timer_4/timer_0/overflowReg_RNO[21].
USE ADLIB:XA1C; Timer_1/timer_0/counterReg_RNO[7].
USE ADLIB:NOR2B; Timer_4/timer_0/bus_read_data_RNO_1[16].
USE ADLIB:MSS_IF; cc3000fpga_MSS_0/MSS_ADLIB_INST/U_30; ACT_PKG:
  fg484, ACT_DIE:IP4X3M1, ACT_FCLK:100000000, ACT_CONFIG:0, 
  PRESERVE, CLS_ID:3%HARD%DSS%30%0, CLS_NAME:
  cc3000fpga_MSS_0/MSS_ADLIB_INST.
PIN cc3000fpga_MSS_0/MSS_ADLIB_INST/U_30:PIN4; O_P:
  FLATSOFT%cc3000fpga_MSS_0/MSS_ADLIB_INST/FABPADDR[1].
PIN cc3000fpga_MSS_0/MSS_ADLIB_INST/U_30:PIN5; O_P:
  FLATSOFT%cc3000fpga_MSS_0/MSS_ADLIB_INST/FABPADDR[0].
PIN cc3000fpga_MSS_0/MSS_ADLIB_INST/U_30:PIN6; O_P:
  FLATSOFT%cc3000fpga_MSS_0/MSS_ADLIB_INST/FABPADDR[2].
PIN cc3000fpga_MSS_0/MSS_ADLIB_INST/U_30:PIN1; O_P:
  FLATSOFT%cc3000fpga_MSS_0/MSS_ADLIB_INST/MSSPADDR[0].
PIN cc3000fpga_MSS_0/MSS_ADLIB_INST/U_30:PIN2; O_P:
  FLATSOFT%cc3000fpga_MSS_0/MSS_ADLIB_INST/MSSPADDR[1].
PIN cc3000fpga_MSS_0/MSS_ADLIB_INST/U_30:PIN3; O_P:
  FLATSOFT%cc3000fpga_MSS_0/MSS_ADLIB_INST/MSSPADDR[2].
USE ADLIB:MX2; Timer_2/timer_0/compareReg_RNO_0[6].
USE ADLIB:NOR2B; Timer_1/timer_0/bus_read_data_RNO_3[17].
USE ADLIB:DFN1; Timer_4/timer_0/controlReg[8].
USE ADLIB:DFN1; Timer_4/timer_0/controlReg[9].
USE ADLIB:MX2; Timer_1/timer_0/compareReg_RNO_0[4].
USE ADLIB:OR3; CoreAPB3_0/CAPB3lOII/PRDATA_0[17].
USE ADLIB:NOR2B; Timer_4/timer_0/compareReg_RNO[13].
USE ADLIB:NOR2B; Timer_1/timer_0/overflowReg_RNO[21].
USE ADLIB:OR3; Timer_3/timer_0/overflowReg_RNIA64S1[26].
USE ADLIB:OR2B; Timer_1/timer_0/controlReg_1_sqmuxa_i_0.
USE ADLIB:AO1; CoreAPB3_0/CAPB3lOII/PRDATA_0_0[24].
USE ADLIB:MX2; Timer_1/timer_0/compareReg_RNO_0[30].
USE ADLIB:XA1C; Timer_2/timer_0/compareReg_RNISTQO[16].
USE ADLIB:XA1C; Timer_1/timer_0/compareReg_RNIC6AB1[22].
USE ADLIB:NOR3C; Timer_2/timer_0/counterReg_RNO_0[22].
USE ADLIB:AO1; Timer_2/timer_0/bus_read_data_RNO[7].
USE ADLIB:NOR2B; Timer_2/timer_0/overflowReg_RNO[0].
USE ADLIB:NOR2B; Timer_1/timer_0/compareReg_RNO[10].
USE ADLIB:NOR2B; Timer_3/timer_0/bus_read_data_RNO_1[12].
USE ADLIB:DFN1E0; Timer_2/timer_0/bus_read_data[14].
USE ADLIB:NOR2B; Timer_4/timer_0/bus_read_data_RNO_0[31].
USE ADLIB:OR3C; Timer_4/timer_0/counterReg_RNO_1[21].
USE ADLIB:DFN1; Timer_1/timer_0/compareReg[6].
USE ADLIB:DFN1; Timer_3/timer_0/overflowReg[0].
USE ADLIB:OR2A; Timer_3/timer_0/counterReg_RNI46CP[2].
USE ADLIB:DFN1; Timer_2/timer_0/controlReg[24].
USE ADLIB:NOR2B; Timer_1/timer_0/overflowReset_RNO_1.
USE ADLIB:MX2; Timer_3/timer_0/interrupt_status_RNO_0[1].
USE ADLIB:NOR3C; Timer_1/timer_0/counterReg_RNIHPTS1[27].
PIN Timer_1/timer_0/counterReg_RNIHPTS1[27]:A; O_P:
  LCOM%Timer_1/timer_0/counterReg_RNIRE6C[27]/A.
PIN Timer_1/timer_0/counterReg_RNIHPTS1[27]:B; O_P:
  LCOM%Timer_1/timer_0/counterReg_RNIRE6C[27]/B.
PIN Timer_1/timer_0/counterReg_RNIHPTS1[27]:C; O_P:
  LCOM%Timer_1/timer_0/counterReg_RNIHPTS1[27]/B.
USE ADLIB:MX2; Timer_1/timer_0/controlReg_RNO_0[26].
USE ADLIB:NOR3C; Timer_2/timer_0/counterReg_RNIFNCS[17].
USE ADLIB:DFN1; Timer_2/timer_0/overflowReg[1].
USE ADLIB:NOR2B; Timer_4/timer_0/overflowReg_RNO[9].
USE ADLIB:AO1; Timer_3/timer_0/bus_read_data_RNO[18].
USE ADLIB:IOTRI_OB_EB; LED_1_pad/U0/U1; PRESERVE, CLS_ID:
  19%HARD%IO, CLS_NAME:LED_1_pad.
PIN LED_1_pad/U0/U1:D; O_P:FLATSOFT%LED_1_pad/D.
USE ADLIB:MX2; Timer_1/timer_0/overflowReg_RNO_0[11].
USE ADLIB:NOR2B; Timer_1/timer_0/bus_read_data_RNO_1[21].
USE ADLIB:MX2; Timer_2/timer_0/controlReg_RNO_0[3].
USE ADLIB:AO1C; Timer_1/timer_0/overflowReset_RNILD9E.
USE ADLIB:NOR2B; Timer_3/timer_0/overflowReg_RNO[28].
USE ADLIB:NOR2B; Timer_4/timer_0/controlReg_RNO[29].
USE ADLIB:NOR2A; Timer_1/timer_0/counterReg_RNO[27].
USE ADLIB:NOR2B; Timer_1/timer_0/bus_read_data_RNO_2[11].
USE ADLIB:XOR2; Timer_4/timer_0/compareReg_RNI96T9[22].
USE ADLIB:MX2; Timer_4/timer_0/overflowReg_RNO_0[22].
USE ADLIB:MX2; Timer_4/timer_0/compareReg_RNO_0[19].
USE ADLIB:NOR2B; Timer_4/timer_0/controlReg_RNO[23].
USE ADLIB:XA1C; Timer_3/timer_0/compareReg_RNICDB61[20].
USE ADLIB:OR2A; Timer_1/timer_0/overflowReset_RNIHCL5G.
USE ADLIB:NOR3; Timer_1/timer_0/WRITE_overflowReset8_0_a2_4; 
  ORIGNAME:'Timer_1/timer_0/WRITE.overflowReset8_0_a2_4'.
USE ADLIB:AO1; Timer_2/timer_0/bus_read_data_RNO[15].
USE ADLIB:NOR2B; CoreAPB3_0/CAPB3lOII/PRDATA_0_a5_0[23].
USE ADLIB:DFN1E1; Timer_1/timer_0/counterReg[1].
USE ADLIB:NOR2A; Timer_1/timer_0/WRITE_overflowReset9_0_a2_4; 
  ORIGNAME:'Timer_1/timer_0/WRITE.overflowReset9_0_a2_4'.
USE ADLIB:OR3; Timer_3/timer_0/overflowReset_RNO.
USE ADLIB:XOR2; Timer_2/timer_0/overflowReg_RNICE4F[27].
USE ADLIB:DFN1; Timer_4/timer_0/overflowReg[18].
USE ADLIB:NOR2B; Timer_3/timer_0/overflowReg_RNO[18].
USE ADLIB:NOR2B; Timer_4/timer_0/controlReg_RNO[4].
USE ADLIB:AO1; Timer_4/timer_0/bus_read_data_RNO[4].
USE ADLIB:MX2; Timer_2/timer_0/compareReg_RNO_0[15].
USE ADLIB:NOR2B; Timer_2/timer_0/bus_read_data_RNO_2[2].
USE ADLIB:NOR2B; Timer_1/timer_0/controlReg_RNO[27].
USE ADLIB:NOR3C; Timer_2/timer_0/counterReg_RNI8DBO1[10].
USE ADLIB:NOR3C; CoreAPB3_0/CAPB3lOII/PRDATA_0_0_a5_2[10].
USE ADLIB:OR3C; Timer_2/timer_0/counterReg_RNO_0[28].
USE ADLIB:NOR2B; Timer_2/timer_0/counterReg_RNI76TI[21].
USE ADLIB:DFN1E1; Timer_4/timer_0/counterReg[2].
USE ADLIB:AO1; Timer_4/timer_0/bus_read_data_RNO[15].
USE ADLIB:XOR2; Timer_4/timer_0/compareReg_RNIF6U9[16].
USE ADLIB:DFN1; Timer_2/timer_0/controlReg[10].
USE ADLIB:DFN1E0; Timer_4/timer_0/bus_read_data[6].
USE ADLIB:MX2; Timer_4/timer_0/compareReg_RNO_0[5].
NET MSS_RESET_N;  MSS_RESET_N, 
  cc3000fpga_MSS_0/MSS_RESET_0_MSS_RESET_N/U0:PAD; RES_PULL:
  NR%NONE, IO_THRESH:NR%LVTTL, HARDWIRED:PAD, SCHMITT_TRIGGER:
  NR%OFF.
NET SPI_1_DI;  SPI_1_DI, cc3000fpga_MSS_0/MSS_SPI_1_DI/U0:PAD; 
  RES_PULL:NR%NONE, IO_THRESH:NR%LVTTL, HARDWIRED:PAD, 
  SCHMITT_TRIGGER:NR%OFF.
NET UART_0_RXD;  UART_0_RXD, cc3000fpga_MSS_0/MSS_UART_0_RXD/U0:
  PAD; RES_PULL:NR%NONE, IO_THRESH:NR%LVTTL, HARDWIRED:PAD, 
  SCHMITT_TRIGGER:NR%OFF.
NET UART_1_RXD;  UART_1_RXD, cc3000fpga_MSS_0/MSS_UART_1_RXD/U0:
  PAD; RES_PULL:NR%NONE, IO_THRESH:NR%LVTTL, HARDWIRED:PAD, 
  SCHMITT_TRIGGER:NR%OFF.
NET cc3000_IRQ;  cc3000_IRQ, 
  cc3000fpga_MSS_0/MSS_GPIO_0_GPIO_2_IN/U0:PAD; RES_PULL:NR%NONE, 
  IO_THRESH:NR%LVTTL, HARDWIRED:PAD, SCHMITT_TRIGGER:NR%OFF.
NET SPI_1_DO;  SPI_1_DO, cc3000fpga_MSS_0/MSS_SPI_1_DO/U0:PAD; 
  RES_PULL:NR%NONE, IO_THRESH:NR%LVTTL, SLEW:LR%HIGH, OUT_DRIVE:
  LR%8, HARDWIRED:PAD, SKEW:LR%OFF.
NET SPI_EN_PIN;  SPI_EN_PIN, 
  cc3000fpga_MSS_0/MSS_GPIO_0_GPIO_4_OUT/U0:PAD; RES_PULL:NR%NONE, 
  IO_THRESH:NR%LVTTL, SLEW:LR%HIGH, OUT_DRIVE:LR%8, HARDWIRED:PAD, 
  SKEW:LR%OFF.
NET UART_0_TXD;  UART_0_TXD, cc3000fpga_MSS_0/MSS_UART_0_TXD/U0:
  PAD; RES_PULL:NR%NONE, IO_THRESH:NR%LVTTL, SLEW:LR%HIGH, 
  OUT_DRIVE:LR%8, HARDWIRED:PAD, SKEW:LR%OFF.
NET UART_1_TXD;  UART_1_TXD, cc3000fpga_MSS_0/MSS_UART_1_TXD/U0:
  PAD; RES_PULL:NR%NONE, IO_THRESH:NR%LVTTL, SLEW:LR%HIGH, 
  OUT_DRIVE:LR%8, HARDWIRED:PAD, SKEW:LR%OFF.
NET Timer_1_FABINT;  cc3000fpga_MSS_0/MSS_ADLIB_INST/U_25:PIN5, 
  Timer_1/timer_0/fabint:Q; DELETE_BUFFER_TREE.
NET Timer_2_FABINT;  cc3000fpga_MSS_0/MSS_ADLIB_INST/U_26:PIN5, 
  Timer_2/timer_0/fabint:Q; DELETE_BUFFER_TREE.
NET Timer_3_FABINT;  cc3000fpga_MSS_0/MSS_ADLIB_INST/U_27:PIN5, 
  Timer_3/timer_0/fabint:Q; DELETE_BUFFER_TREE.
NET Timer_4_FABINT;  cc3000fpga_MSS_0/MSS_ADLIB_INST/U_28:PIN5, 
  Timer_4/timer_0/fabint:Q; DELETE_BUFFER_TREE.
NET cc3000fpga_MSS_0_MSS_MASTER_APB_PRDATA[0];  
  cc3000fpga_MSS_0/MSS_ADLIB_INST/U_36:PIN6, 
  CoreAPB3_0/CAPB3lOII/PRDATA_0[0]:Y.
NET cc3000fpga_MSS_0_MSS_MASTER_APB_PRDATA[1];  
  cc3000fpga_MSS_0/MSS_ADLIB_INST/U_37:PIN5, 
  CoreAPB3_0/CAPB3lOII/PRDATA_0[1]:Y.
NET cc3000fpga_MSS_0_MSS_MASTER_APB_PRDATA[2];  
  cc3000fpga_MSS_0/MSS_ADLIB_INST/U_37:PIN4, 
  CoreAPB3_0/CAPB3lOII/PRDATA_0[2]:Y.
NET cc3000fpga_MSS_0_MSS_MASTER_APB_PRDATA[3];  
  cc3000fpga_MSS_0/MSS_ADLIB_INST/U_37:PIN6, 
  CoreAPB3_0/CAPB3lOII/PRDATA_0[3]:Y.
NET cc3000fpga_MSS_0_MSS_MASTER_APB_PRDATA[4];  
  cc3000fpga_MSS_0/MSS_ADLIB_INST/U_38:PIN5, 
  CoreAPB3_0/CAPB3lOII/PRDATA_0[4]:Y.
NET cc3000fpga_MSS_0_MSS_MASTER_APB_PRDATA[5];  
  cc3000fpga_MSS_0/MSS_ADLIB_INST/U_38:PIN4, 
  CoreAPB3_0/CAPB3lOII/PRDATA_0[5]:Y.
NET cc3000fpga_MSS_0_MSS_MASTER_APB_PRDATA[6];  
  cc3000fpga_MSS_0/MSS_ADLIB_INST/U_38:PIN6, 
  CoreAPB3_0/CAPB3lOII/PRDATA_0[6]:Y.
NET cc3000fpga_MSS_0_MSS_MASTER_APB_PRDATA[7];  
  cc3000fpga_MSS_0/MSS_ADLIB_INST/U_39:PIN5, 
  CoreAPB3_0/CAPB3lOII/PRDATA_0[7]:Y.
NET cc3000fpga_MSS_0_MSS_MASTER_APB_PRDATA[8];  
  cc3000fpga_MSS_0/MSS_ADLIB_INST/U_39:PIN4, 
  CoreAPB3_0/CAPB3lOII/PRDATA_0_0[8]:Y.
NET cc3000fpga_MSS_0_MSS_MASTER_APB_PRDATA[9];  
  cc3000fpga_MSS_0/MSS_ADLIB_INST/U_39:PIN6, 
  CoreAPB3_0/CAPB3lOII/PRDATA_0_0[9]:Y.
NET cc3000fpga_MSS_0_MSS_MASTER_APB_PRDATA[10];  
  cc3000fpga_MSS_0/MSS_ADLIB_INST/U_40:PIN5, 
  CoreAPB3_0/CAPB3lOII/PRDATA_0_0[10]:Y.
NET cc3000fpga_MSS_0_MSS_MASTER_APB_PRDATA[11];  
  cc3000fpga_MSS_0/MSS_ADLIB_INST/U_40:PIN4, 
  CoreAPB3_0/CAPB3lOII/PRDATA_0_0[11]:Y.
NET cc3000fpga_MSS_0_MSS_MASTER_APB_PRDATA[12];  
  cc3000fpga_MSS_0/MSS_ADLIB_INST/U_40:PIN6, 
  CoreAPB3_0/CAPB3lOII/PRDATA_0_0[12]:Y.
NET cc3000fpga_MSS_0_MSS_MASTER_APB_PRDATA[13];  
  cc3000fpga_MSS_0/MSS_ADLIB_INST/U_41:PIN5, 
  CoreAPB3_0/CAPB3lOII/PRDATA_0_0[13]:Y.
NET cc3000fpga_MSS_0_MSS_MASTER_APB_PRDATA[14];  
  cc3000fpga_MSS_0/MSS_ADLIB_INST/U_41:PIN4, 
  CoreAPB3_0/CAPB3lOII/PRDATA_0[14]:Y.
NET cc3000fpga_MSS_0_MSS_MASTER_APB_PRDATA[15];  
  cc3000fpga_MSS_0/MSS_ADLIB_INST/U_41:PIN6, 
  CoreAPB3_0/CAPB3lOII/PRDATA_0[15]:Y.
NET cc3000fpga_MSS_0_MSS_MASTER_APB_PRDATA[16];  
  cc3000fpga_MSS_0/MSS_ADLIB_INST/U_53:PIN5, 
  CoreAPB3_0/CAPB3lOII/PRDATA_0[16]:Y.
NET cc3000fpga_MSS_0_MSS_MASTER_APB_PRDATA[17];  
  cc3000fpga_MSS_0/MSS_ADLIB_INST/U_53:PIN4, 
  CoreAPB3_0/CAPB3lOII/PRDATA_0[17]:Y.
NET cc3000fpga_MSS_0_MSS_MASTER_APB_PRDATA[18];  
  cc3000fpga_MSS_0/MSS_ADLIB_INST/U_53:PIN6, 
  CoreAPB3_0/CAPB3lOII/PRDATA_0[18]:Y.
NET cc3000fpga_MSS_0_MSS_MASTER_APB_PRDATA[19];  
  cc3000fpga_MSS_0/MSS_ADLIB_INST/U_54:PIN5, 
  CoreAPB3_0/CAPB3lOII/PRDATA_0[19]:Y.
NET cc3000fpga_MSS_0_MSS_MASTER_APB_PRDATA[20];  
  cc3000fpga_MSS_0/MSS_ADLIB_INST/U_54:PIN4, 
  CoreAPB3_0/CAPB3lOII/PRDATA_0[20]:Y.
NET cc3000fpga_MSS_0_MSS_MASTER_APB_PRDATA[21];  
  cc3000fpga_MSS_0/MSS_ADLIB_INST/U_54:PIN6, 
  CoreAPB3_0/CAPB3lOII/PRDATA_0[21]:Y.
NET cc3000fpga_MSS_0_MSS_MASTER_APB_PRDATA[22];  
  cc3000fpga_MSS_0/MSS_ADLIB_INST/U_55:PIN5, 
  CoreAPB3_0/CAPB3lOII/PRDATA_0[22]:Y.
NET cc3000fpga_MSS_0_MSS_MASTER_APB_PRDATA[23];  
  cc3000fpga_MSS_0/MSS_ADLIB_INST/U_55:PIN4, 
  CoreAPB3_0/CAPB3lOII/PRDATA_0[23]:Y.
NET cc3000fpga_MSS_0_MSS_MASTER_APB_PRDATA[24];  
  cc3000fpga_MSS_0/MSS_ADLIB_INST/U_55:PIN6, 
  CoreAPB3_0/CAPB3lOII/PRDATA_0[24]:Y.
NET cc3000fpga_MSS_0_MSS_MASTER_APB_PRDATA[25];  
  cc3000fpga_MSS_0/MSS_ADLIB_INST/U_56:PIN5, 
  CoreAPB3_0/CAPB3lOII/PRDATA_0[25]:Y.
NET cc3000fpga_MSS_0_MSS_MASTER_APB_PRDATA[26];  
  cc3000fpga_MSS_0/MSS_ADLIB_INST/U_56:PIN4, 
  CoreAPB3_0/CAPB3lOII/PRDATA_0[26]:Y.
NET cc3000fpga_MSS_0_MSS_MASTER_APB_PRDATA[27];  
  cc3000fpga_MSS_0/MSS_ADLIB_INST/U_56:PIN6, 
  CoreAPB3_0/CAPB3lOII/PRDATA_0_0[27]:Y.
NET cc3000fpga_MSS_0_MSS_MASTER_APB_PRDATA[28];  
  cc3000fpga_MSS_0/MSS_ADLIB_INST/U_57:PIN5, 
  CoreAPB3_0/CAPB3lOII/PRDATA_0_0[28]:Y.
NET cc3000fpga_MSS_0_MSS_MASTER_APB_PRDATA[29];  
  cc3000fpga_MSS_0/MSS_ADLIB_INST/U_57:PIN4, 
  CoreAPB3_0/CAPB3lOII/PRDATA_0_0[29]:Y.
NET cc3000fpga_MSS_0_MSS_MASTER_APB_PRDATA[30];  
  cc3000fpga_MSS_0/MSS_ADLIB_INST/U_57:PIN6, 
  CoreAPB3_0/CAPB3lOII/PRDATA_0_0[30]:Y.
NET cc3000fpga_MSS_0_MSS_MASTER_APB_PRDATA[31];  
  cc3000fpga_MSS_0/MSS_ADLIB_INST/U_58:PIN5, 
  CoreAPB3_0/CAPB3lOII/PRDATA_0_0[31]:Y.
NET FAB_CLK;  Timer_4/timer_0/counterReg[16]:CLK, 
  Timer_3/timer_0/counterReg[10]:CLK, 
  Timer_2/timer_0/controlReg[5]:CLK, 
  Timer_2/timer_0/bus_read_data[13]:CLK, 
  Timer_1/timer_0/bus_read_data[30]:CLK, 
  Timer_3/timer_0/interrupt_status[1]:CLK, 
  Timer_2/timer_0/controlReg[20]:CLK, 
  Timer_4/timer_0/bus_read_data[0]:CLK, 
  Timer_1/timer_0/controlReg[15]:CLK, 
  Timer_1/timer_0/controlReg[17]:CLK, 
  Timer_2/timer_0/compareReg[4]:CLK, 
  Timer_2/timer_0/controlReg[13]:CLK, 
  Timer_3/timer_0/overflowReg[15]:CLK, 
  Timer_1/timer_0/controlReg[25]:CLK, 
  Timer_1/timer_0/controlReg[27]:CLK, 
  Timer_2/timer_0/bus_read_data[31]:CLK, 
  Timer_4/timer_0/bus_read_data[2]:CLK, 
  Timer_3/timer_0/compareReg[9]:CLK, 
  Timer_3/timer_0/compareReg[26]:CLK, 
  Timer_2/timer_0/overflowReg[0]:CLK, 
  Timer_2/timer_0/overflowReg[4]:CLK, 
  Timer_2/timer_0/controlReg[7]:CLK, 
  Timer_3/timer_0/bus_read_data[26]:CLK, 
  Timer_2/timer_0/controlReg[23]:CLK, 
  Timer_2/timer_0/overflowReg[10]:CLK, 
  Timer_2/timer_0/bus_read_data[10]:CLK, 
  Timer_1/timer_0/counterReg[25]:CLK, 
  Timer_4/timer_0/compareReg[8]:CLK, 
  Timer_4/timer_0/counterReg[7]:CLK, 
  Timer_4/timer_0/compareReg[31]:CLK, 
  Timer_1/timer_0/compareReg[30]:CLK, 
  Timer_4/timer_0/overflowReg[0]:CLK, 
  Timer_3/timer_0/controlReg[17]:CLK, 
  Timer_4/timer_0/bus_read_data[17]:CLK, 
  Timer_4/timer_0/controlReg[31]:CLK, 
  Timer_1/timer_0/reset_interrupt:CLK, 
  Timer_3/timer_0/bus_read_data[30]:CLK, 
  Timer_1/timer_0/bus_read_data[8]:CLK, 
  Timer_2/timer_0/compareReg[30]:CLK, 
  Timer_3/timer_0/compareReg[20]:CLK, 
  Timer_2/timer_0/overflowReg[8]:CLK, 
  Timer_3/timer_0/controlReg[27]:CLK, 
  Timer_3/timer_0/counterReg[24]:CLK, 
  Timer_2/timer_0/counterReg[21]:CLK, 
  Timer_3/timer_0/counterReg[6]:CLK, 
  Timer_4/timer_0/bus_read_data[27]:CLK, 
  Timer_1/timer_0/counterReg[10]:CLK, 
  Timer_1/timer_0/bus_read_data[18]:CLK, 
  Timer_2/timer_0/bus_read_data[0]:CLK, 
  Timer_4/timer_0/bus_read_data[4]:CLK, 
  Timer_1/timer_0/overflowReg[25]:CLK, 
  Timer_1/timer_0/compareReg[21]:CLK, Timer_3/timer_0/fabint:CLK, 
  Timer_4/timer_0/controlReg[16]:CLK, 
  Timer_4/timer_0/controlReg[4]:CLK, 
  Timer_4/timer_0/counterReg[22]:CLK, 
  Timer_4/timer_0/compareReg[30]:CLK, 
  Timer_2/timer_0/controlReg[19]:CLK, 
  Timer_2/timer_0/overflowReg[11]:CLK, 
  Timer_1/timer_0/counterReg[28]:CLK, 
  Timer_2/timer_0/controlReg[3]:CLK, 
  Timer_1/timer_0/controlReg[6]:CLK, 
  Timer_4/timer_0/overflowReg[5]:CLK, 
  Timer_1/timer_0/compareReg[2]:CLK, 
  Timer_4/timer_0/controlReg[26]:CLK, 
  Timer_3/timer_0/overflowReg[17]:CLK, 
  Timer_2/timer_0/controlReg[29]:CLK, 
  Timer_4/timer_0/controlReg[10]:CLK, 
  Timer_1/timer_0/interrupt_status[0]:CLK, 
  Timer_2/timer_0/compareReg[18]:CLK, 
  Timer_1/timer_0/overflowReg[13]:CLK, 
  Timer_4/timer_0/counterReg[29]:CLK, 
  Timer_2/timer_0/counterReg[2]:CLK, 
  Timer_4/timer_0/controlReg[20]:CLK, 
  Timer_2/timer_0/controlReg[2]:CLK, 
  Timer_4/timer_0/overflowReg[12]:CLK, 
  Timer_1/timer_0/bus_read_data[26]:CLK, 
  Timer_4/timer_0/compareReg[1]:CLK, 
  Timer_3/timer_0/bus_read_data[17]:CLK, 
  Timer_4/timer_0/controlReg[12]:CLK, 
  Timer_1/timer_0/bus_read_data[0]:CLK, 
  Timer_4/timer_0/reset_interrupt:CLK, 
  Timer_3/timer_0/counterReg[16]:CLK, 
  Timer_2/timer_0/bus_read_data[22]:CLK, 
  Timer_3/timer_0/counterReg[17]:CLK, 
  Timer_2/timer_0/reset_interrupt:CLK, 
  Timer_4/timer_0/controlReg[22]:CLK, 
  Timer_4/timer_0/bus_read_data[19]:CLK, 
  Timer_2/timer_0/counterReg[22]:CLK, 
  Timer_1/timer_0/counterReg[17]:CLK, 
  Timer_4/timer_0/overflowReg[7]:CLK, 
  Timer_1/timer_0/overflowReg[18]:CLK, 
  Timer_2/timer_0/counterReg[15]:CLK, 
  Timer_1/timer_0/overflowReg[27]:CLK, 
  Timer_4/timer_0/counterReg[18]:CLK, 
  Timer_2/timer_0/compareReg[7]:CLK, 
  Timer_3/timer_0/bus_read_data[7]:CLK, 
  Timer_4/timer_0/bus_read_data[29]:CLK, 
  Timer_2/timer_0/counterReg[7]:CLK, 
  Timer_4/timer_0/bus_read_data[15]:CLK, 
  Timer_4/timer_0/overflowReg[23]:CLK, 
  Timer_2/timer_0/counterReg[16]:CLK, 
  Timer_4/timer_0/controlReg[15]:CLK, 
  Timer_3/timer_0/compareReg[3]:CLK, 
  Timer_4/timer_0/counterReg[15]:CLK, 
  Timer_1/timer_0/controlReg[8]:CLK, 
  Timer_1/timer_0/controlReg[9]:CLK, 
  Timer_4/timer_0/bus_read_data[11]:CLK, 
  Timer_2/timer_0/overflowReg[24]:CLK, 
  Timer_4/timer_0/controlReg[25]:CLK, 
  Timer_4/timer_0/overflowReg[1]:CLK, 
  Timer_1/timer_0/bus_read_data[6]:CLK, 
  Timer_2/timer_0/controlReg[1]:CLK, 
  Timer_4/timer_0/bus_read_data[25]:CLK, 
  Timer_4/timer_0/controlReg[11]:CLK, 
  Timer_1/timer_0/counterReg[26]:CLK, 
  Timer_2/timer_0/compareReg[17]:CLK, 
  Timer_4/timer_0/overflowReg[28]:CLK, 
  Timer_2/timer_0/overflowReg[29]:CLK, 
  Timer_2/timer_0/bus_read_data[18]:CLK, 
  Timer_4/timer_0/bus_read_data[21]:CLK, 
  Timer_3/timer_0/overflowReg[24]:CLK, 
  Timer_4/timer_0/controlReg[21]:CLK, 
  Timer_1/timer_0/counterReg[6]:CLK, 
  Timer_2/timer_0/overflowReg[26]:CLK, 
  Timer_1/timer_0/compareReg[19]:CLK, 
  Timer_2/timer_0/controlReg[17]:CLK, 
  Timer_3/timer_0/bus_read_data[19]:CLK, 
  Timer_2/timer_0/counterReg[31]:CLK, 
  Timer_2/timer_0/overflowReg[15]:CLK, 
  Timer_4/timer_0/compareReg[5]:CLK, 
  Timer_3/timer_0/overflowReg[29]:CLK, 
  Timer_3/timer_0/controlReg[5]:CLK, 
  Timer_3/timer_0/counterReg[12]:CLK, 
  Timer_2/timer_0/controlReg[27]:CLK, 
  Timer_2/timer_0/bus_read_data[30]:CLK, 
  Timer_4/timer_0/counterReg[4]:CLK, 
  Timer_3/timer_0/overflowReg[30]:CLK, 
  Timer_4/timer_0/counterReg[9]:CLK, 
  Timer_3/timer_0/overflowReg[26]:CLK, 
  Timer_2/timer_0/compareReg[31]:CLK, 
  Timer_4/timer_0/overflowReg[2]:CLK, 
  Timer_4/timer_0/counterReg[3]:CLK, 
  Timer_4/timer_0/bus_read_data[1]:CLK, 
  Timer_3/timer_0/bus_read_data[15]:CLK, 
  Timer_1/timer_0/bus_read_data[3]:CLK, 
  Timer_4/timer_0/compareReg[12]:CLK, 
  Timer_3/timer_0/compareReg[31]:CLK, 
  Timer_1/timer_0/overflowReg[30]:CLK, 
  Timer_3/timer_0/counterReg[25]:CLK, 
  Timer_3/timer_0/counterReg[2]:CLK, 
  Timer_3/timer_0/bus_read_data[11]:CLK, 
  Timer_1/timer_0/compareReg[9]:CLK, 
  Timer_3/timer_0/controlReg[7]:CLK, 
  Timer_1/timer_0/interrupt_status[1]:CLK, 
  Timer_2/timer_0/compareReg[15]:CLK, 
  Timer_3/timer_0/bus_read_data[27]:CLK, 
  Timer_2/timer_0/overflowReg[2]:CLK, Timer_1/timer_0/fabint:CLK, 
  Timer_1/timer_0/overflowReg[12]:CLK, 
  Timer_3/timer_0/overflowReg[31]:CLK, 
  Timer_4/timer_0/bus_read_data[5]:CLK, 
  Timer_3/timer_0/compareReg[4]:CLK, 
  Timer_3/timer_0/controlReg[16]:CLK, 
  Timer_2/timer_0/compareReg[28]:CLK, 
  Timer_4/timer_0/overflowReg[8]:CLK, 
  Timer_3/timer_0/counterReg[23]:CLK, 
  Timer_2/timer_0/overflowReg[17]:CLK, 
  Timer_1/timer_0/counterReg[29]:CLK, 
  Timer_1/timer_0/controlReg[4]:CLK, 
  Timer_3/timer_0/controlReg[26]:CLK, 
  Timer_2/timer_0/bus_read_data[2]:CLK, 
  Timer_1/timer_0/overflowReg[31]:CLK, 
  Timer_4/timer_0/overflowReg[30]:CLK, 
  Timer_3/timer_0/overflowReg[13]:CLK, 
  Timer_2/timer_0/counterReg[20]:CLK, 
  Timer_3/timer_0/counterReg[7]:CLK, 
  Timer_4/timer_0/compareReg[0]:CLK, 
  Timer_1/timer_0/compareReg[12]:CLK, 
  Timer_4/timer_0/bus_read_data[14]:CLK, 
  Timer_1/timer_0/overflowReg[3]:CLK, 
  Timer_2/timer_0/compareReg[8]:CLK, 
  Timer_2/timer_0/bus_read_data[26]:CLK, 
  Timer_1/timer_0/bus_read_data[12]:CLK, 
  Timer_3/timer_0/controlReg[3]:CLK, 
  Timer_2/timer_0/controlReg[16]:CLK, 
  Timer_2/timer_0/bus_read_data[4]:CLK, 
  Timer_4/timer_0/compareReg[16]:CLK, 
  Timer_1/timer_0/controlReg[31]:CLK, 
  Timer_4/timer_0/overflowReg[22]:CLK, 
  Timer_4/timer_0/counterReg[0]:CLK, 
  Timer_2/timer_0/bus_read_data[7]:CLK, 
  Timer_3/timer_0/overflowReg[18]:CLK, 
  Timer_2/timer_0/controlReg[26]:CLK, 
  Timer_4/timer_0/bus_read_data[24]:CLK, 
  Timer_4/timer_0/bus_read_data[13]:CLK, 
  Timer_1/timer_0/overflowReg[9]:CLK, 
  Timer_3/timer_0/controlReg[2]:CLK, 
  Timer_1/timer_0/compareReg[18]:CLK, 
  Timer_3/timer_0/compareReg[30]:CLK, 
  Timer_2/timer_0/counterReg[4]:CLK, 
  Timer_4/timer_0/overflowReg[31]:CLK, 
  Timer_2/timer_0/counterReg[9]:CLK, 
  Timer_2/timer_0/overflowReg[9]:CLK, 
  Timer_1/timer_0/bus_read_data[27]:CLK, 
  Timer_2/timer_0/counterReg[3]:CLK, 
  Timer_1/timer_0/overflowReg[23]:CLK, 
  Timer_4/timer_0/bus_read_data[23]:CLK, 
  Timer_3/timer_0/bus_read_data[29]:CLK, 
  Timer_1/timer_0/compareReg[31]:CLK, 
  Timer_4/timer_0/compareReg[6]:CLK, 
  Timer_2/timer_0/overflowReg[20]:CLK, 
  Timer_1/timer_0/counterReg[15]:CLK, 
  Timer_2/timer_0/compareReg[27]:CLK, 
  Timer_1/timer_0/overflowReset:CLK, 
  Timer_4/timer_0/bus_read_data[10]:CLK, 
  Timer_3/timer_0/overflowReg[3]:CLK, 
  Timer_3/timer_0/overflowReg[1]:CLK, 
  Timer_3/timer_0/bus_read_data[14]:CLK, 
  Timer_3/timer_0/bus_read_data[25]:CLK, 
  Timer_1/timer_0/overflowReg[28]:CLK, 
  Timer_1/timer_0/compareReg[29]:CLK, 
  Timer_4/timer_0/bus_read_data[31]:CLK, 
  Timer_3/timer_0/overflowReg[20]:CLK, 
  Timer_1/timer_0/counterReg[2]:CLK, 
  Timer_2/timer_0/compareReg[1]:CLK, 
  Timer_3/timer_0/counterReg[14]:CLK, 
  Timer_1/timer_0/counterReg[23]:CLK, 
  Timer_1/timer_0/compareReg[3]:CLK, 
  Timer_4/timer_0/counterReg[21]:CLK, 
  Timer_2/timer_0/counterReg[11]:CLK, 
  Timer_4/timer_0/bus_read_data[20]:CLK, 
  Timer_3/timer_0/bus_read_data[21]:CLK, 
  Timer_3/timer_0/overflowReg[7]:CLK, 
  Timer_3/timer_0/compareReg[13]:CLK, 
  Timer_4/timer_0/counterReg[20]:CLK, 
  Timer_2/timer_0/compareReg[13]:CLK, 
  Timer_4/timer_0/compareReg[14]:CLK, 
  Timer_3/timer_0/bus_read_data[13]:CLK, 
  Timer_3/timer_0/controlReg[1]:CLK, 
  Timer_3/timer_0/compareReg[7]:CLK, 
  Timer_4/timer_0/controlReg[5]:CLK, 
  Timer_3/timer_0/timer_interrupt:CLK, 
  Timer_4/timer_0/counterReg[12]:CLK, 
  Timer_2/timer_0/overflowReg[21]:CLK, 
  Timer_4/timer_0/compareReg[22]:CLK, 
  Timer_1/timer_0/counterReg[18]:CLK, 
  Timer_4/timer_0/controlReg[13]:CLK, 
  Timer_3/timer_0/overflowReg[21]:CLK, 
  Timer_4/timer_0/controlReg[23]:CLK, 
  Timer_2/timer_0/compareReg[25]:CLK, 
  Timer_2/timer_0/bus_read_data[12]:CLK, 
  Timer_4/timer_0/counterReg[19]:CLK, 
  Timer_1/timer_0/counterReg[7]:CLK, 
  Timer_1/timer_0/bus_read_data[29]:CLK, 
  Timer_1/timer_0/counterReg[22]:CLK, 
  Timer_3/timer_0/bus_read_data[10]:CLK, 
  Timer_2/timer_0/counterReg[30]:CLK, 
  Timer_2/timer_0/counterReg[0]:CLK, 
  Timer_2/timer_0/controlReg[0]:CLK, 
  Timer_4/timer_0/controlReg[7]:CLK, 
  Timer_2/timer_0/overflowReset:CLK, 
  Timer_4/timer_0/interrupt_status[0]:CLK, 
  Timer_3/timer_0/overflowReg[12]:CLK, 
  Timer_2/timer_0/controlReg[18]:CLK, 
  Timer_4/timer_0/overflowReg[14]:CLK, 
  Timer_1/timer_0/controlReg[11]:CLK, 
  Timer_3/timer_0/counterReg[21]:CLK, 
  Timer_1/timer_0/bus_read_data[25]:CLK, 
  Timer_2/timer_0/counterReg[12]:CLK, 
  Timer_3/timer_0/bus_read_data[5]:CLK, 
  Timer_4/timer_0/overflowReg[19]:CLK, 
  Timer_2/timer_0/controlReg[28]:CLK, 
  Timer_4/timer_0/compareReg[19]:CLK, 
  Timer_1/timer_0/controlReg[21]:CLK, 
  Timer_1/timer_0/counterReg[21]:CLK, 
  Timer_1/timer_0/compareReg[22]:CLK, 
  Timer_1/timer_0/bus_read_data[21]:CLK, 
  Timer_3/timer_0/counterReg[4]:CLK, 
  Timer_3/timer_0/counterReg[9]:CLK, 
  Timer_2/timer_0/compareReg[5]:CLK, 
  Timer_4/timer_0/overflowReg[16]:CLK, 
  Timer_4/timer_0/compareReg[2]:CLK, 
  Timer_3/timer_0/overflowReg[2]:CLK, 
  Timer_3/timer_0/overflowReg[6]:CLK, 
  Timer_2/timer_0/overflowReg[13]:CLK, 
  Timer_2/timer_0/interrupt_status[0]:CLK, 
  Timer_3/timer_0/counterReg[3]:CLK, 
  Timer_4/timer_0/compareReg[15]:CLK, 
  Timer_3/timer_0/bus_read_data[1]:CLK, 
  Timer_1/timer_0/bus_read_data[16]:CLK, 
  Timer_1/timer_0/bus_read_data[4]:CLK, 
  Timer_1/timer_0/compareReg[15]:CLK, 
  Timer_1/timer_0/overflowReg[0]:CLK, 
  Timer_1/timer_0/compareReg[4]:CLK, 
  Timer_4/timer_0/compareReg[26]:CLK, 
  Timer_3/timer_0/compareReg[12]:CLK, 
  Timer_4/timer_0/controlReg[3]:CLK, 
  Timer_2/timer_0/counterReg[28]:CLK, 
  Timer_1/timer_0/overflowReg[22]:CLK, 
  Timer_3/timer_0/controlReg[31]:CLK, 
  Timer_1/timer_0/compareReg[28]:CLK, 
  Timer_3/timer_0/bus_read_data[6]:CLK, 
  Timer_2/timer_0/overflowReg[18]:CLK, 
  Timer_1/timer_0/counterReg[16]:CLK, 
  Timer_3/timer_0/bus_read_data[24]:CLK, 
  Timer_2/timer_0/overflowReg[30]:CLK, 
  Timer_1/timer_0/controlReg[12]:CLK, 
  Timer_3/timer_0/reset_interrupt:CLK, 
  Timer_4/timer_0/controlReg[2]:CLK, 
  Timer_4/timer_0/bus_read_data[18]:CLK, 
  Timer_4/timer_0/counterReg[31]:CLK, 
  Timer_4/timer_0/counterReg[27]:CLK, 
  Timer_2/timer_0/overflowReg[25]:CLK, 
  Timer_4/timer_0/counterReg[23]:CLK, 
  Timer_1/timer_0/controlReg[22]:CLK, 
  Timer_2/timer_0/bus_read_data[27]:CLK, 
  Timer_2/timer_0/controlReg[12]:CLK, 
  Timer_4/timer_0/counterReg[30]:CLK, 
  Timer_3/timer_0/bus_read_data[23]:CLK, 
  Timer_4/timer_0/bus_read_data[8]:CLK, 
  Timer_4/timer_0/bus_read_data[28]:CLK, 
  Timer_2/timer_0/controlReg[22]:CLK, 
  Timer_2/timer_0/bus_read_data[9]:CLK, 
  Timer_3/timer_0/overflowReg[25]:CLK, 
  Timer_3/timer_0/overflowReg[9]:CLK, 
  Timer_1/timer_0/controlReg[13]:CLK, 
  Timer_3/timer_0/compareReg[8]:CLK, 
  Timer_2/timer_0/bus_read_data[5]:CLK, 
  Timer_2/timer_0/counterReg[29]:CLK, 
  Timer_2/timer_0/compareReg[0]:CLK, 
  Timer_3/timer_0/compareReg[23]:CLK, 
  Timer_2/timer_0/compareReg[23]:CLK, 
  Timer_4/timer_0/counterReg[8]:CLK, 
  Timer_3/timer_0/counterReg[15]:CLK, 
  Timer_4/timer_0/compareReg[24]:CLK, 
  Timer_4/timer_0/bus_read_data[30]:CLK, 
  Timer_2/timer_0/overflowReg[31]:CLK, 
  Timer_1/timer_0/counterReg[24]:CLK, 
  Timer_1/timer_0/controlReg[23]:CLK, 
  Timer_3/timer_0/counterReg[0]:CLK, 
  Timer_3/timer_0/bus_read_data[20]:CLK, 
  Timer_4/timer_0/controlReg[1]:CLK, 
  Timer_2/timer_0/controlReg[6]:CLK, 
  Timer_3/timer_0/bus_read_data[4]:CLK, 
  Timer_4/timer_0/controlReg[19]:CLK, 
  cc3000fpga_MSS_0/MSS_ADLIB_INST/U_91:PIN4, 
  Timer_3/timer_0/bus_read_data[18]:CLK, 
  Timer_1/timer_0/timer_interrupt:CLK, Timer_2/timer_0/fabint:CLK, 
  Timer_4/timer_0/interrupt_status[1]:CLK, 
  Timer_1/timer_0/bus_read_data[24]:CLK, 
  Timer_3/timer_0/counterReg[31]:CLK, 
  Timer_3/timer_0/counterReg[13]:CLK, 
  Timer_2/timer_0/overflowReg[27]:CLK, 
  Timer_1/timer_0/overflowReg[14]:CLK, 
  Timer_1/timer_0/compareReg[17]:CLK, 
  Timer_1/timer_0/counterReg[19]:CLK, 
  Timer_4/timer_0/controlReg[29]:CLK, 
  Timer_2/timer_0/bus_read_data[16]:CLK, 
  Timer_1/timer_0/counterReg[4]:CLK, 
  Timer_1/timer_0/controlReg[5]:CLK, 
  Timer_1/timer_0/counterReg[9]:CLK, 
  Timer_1/timer_0/overflowReg[8]:CLK, 
  Timer_3/timer_0/overflowReg[4]:CLK, 
  Timer_1/timer_0/counterReg[31]:CLK, 
  Timer_1/timer_0/overflowReg[19]:CLK, 
  Timer_2/timer_0/counterReg[10]:CLK, 
  Timer_1/timer_0/compareReg[7]:CLK, 
  Timer_1/timer_0/counterReg[3]:CLK, 
  Timer_3/timer_0/overflowReg[27]:CLK, 
  Timer_2/timer_0/bus_read_data[29]:CLK, 
  Timer_2/timer_0/compareReg[6]:CLK, 
  Timer_1/timer_0/bus_read_data[23]:CLK, 
  Timer_3/timer_0/counterReg[29]:CLK, 
  Timer_1/timer_0/overflowReg[16]:CLK, 
  Timer_2/timer_0/compareReg[14]:CLK, 
  Timer_2/timer_0/interrupt_status[1]:CLK, 
  Timer_4/timer_0/compareReg[9]:CLK, 
  Timer_4/timer_0/overflowReg[10]:CLK, 
  Timer_3/timer_0/compareReg[1]:CLK, 
  Timer_4/timer_0/bus_read_data[9]:CLK, 
  Timer_2/timer_0/overflowReg[12]:CLK, 
  Timer_4/timer_0/counterReg[5]:CLK, 
  Timer_2/timer_0/counterReg[23]:CLK, 
  Timer_4/timer_0/compareReg[29]:CLK, 
  Timer_3/timer_0/controlReg[11]:CLK, 
  Timer_2/timer_0/bus_read_data[25]:CLK, 
  Timer_1/timer_0/controlReg[7]:CLK, 
  Timer_4/timer_0/bus_read_data[3]:CLK, 
  Timer_4/timer_0/compareReg[25]:CLK, 
  Timer_4/timer_0/overflowReg[24]:CLK, 
  Timer_3/timer_0/controlReg[21]:CLK, 
  Timer_1/timer_0/compareReg[25]:CLK, 
  Timer_3/timer_0/controlReg[0]:CLK, 
  Timer_1/timer_0/bus_read_data[1]:CLK, 
  Timer_1/timer_0/bus_read_data[20]:CLK, 
  Timer_3/timer_0/compareReg[22]:CLK, 
  Timer_2/timer_0/bus_read_data[21]:CLK, 
  Timer_2/timer_0/controlReg[15]:CLK, 
  Timer_4/timer_0/overflowReg[29]:CLK, 
  Timer_2/timer_0/controlReg[8]:CLK, 
  Timer_3/timer_0/compareReg[15]:CLK, 
  Timer_2/timer_0/controlReg[9]:CLK, 
  Timer_2/timer_0/counterReg[27]:CLK, 
  Timer_4/timer_0/overflowReg[26]:CLK, 
  Timer_4/timer_0/overflowReg[11]:CLK, 
  Timer_2/timer_0/controlReg[25]:CLK, 
  Timer_3/timer_0/controlReg[30]:CLK, 
  Timer_2/timer_0/counterReg[8]:CLK, 
  Timer_3/timer_0/controlReg[15]:CLK, 
  Timer_3/timer_0/counterReg[28]:CLK, 
  Timer_3/timer_0/controlReg[25]:CLK, 
  Timer_2/timer_0/bus_read_data[6]:CLK, 
  Timer_1/timer_0/controlReg[3]:CLK, 
  Timer_4/timer_0/controlReg[18]:CLK, 
  Timer_1/timer_0/counterReg[13]:CLK, 
  Timer_4/timer_0/counterReg[11]:CLK, 
  Timer_4/timer_0/compareReg[11]:CLK, 
  Timer_1/timer_0/compareReg[10]:CLK, 
  Timer_1/timer_0/bus_read_data[17]:CLK, 
  Timer_1/timer_0/counterReg[0]:CLK, 
  Timer_4/timer_0/counterReg[1]:CLK, 
  Timer_4/timer_0/counterReg[10]:CLK, 
  Timer_1/timer_0/compareReg[16]:CLK, 
  Timer_4/timer_0/controlReg[28]:CLK, 
  Timer_2/timer_0/compareReg[10]:CLK, 
  Timer_4/timer_0/counterReg[24]:CLK, 
  Timer_4/timer_0/compareReg[13]:CLK, 
  Timer_3/timer_0/compareReg[5]:CLK, 
  Timer_1/timer_0/controlReg[2]:CLK, 
  Timer_2/timer_0/counterReg[24]:CLK, 
  Timer_3/timer_0/bus_read_data[28]:CLK, 
  Timer_2/timer_0/compareReg[2]:CLK, 
  Timer_3/timer_0/compareReg[18]:CLK, 
  Timer_4/timer_0/compareReg[10]:CLK, 
  Timer_4/timer_0/bus_read_data[7]:CLK, 
  Timer_2/timer_0/counterReg[5]:CLK, 
  Timer_1/timer_0/counterReg[12]:CLK, 
  Timer_4/timer_0/bus_read_data[12]:CLK, 
  Timer_4/timer_0/compareReg[3]:CLK, 
  Timer_3/timer_0/bus_read_data[9]:CLK, 
  Timer_1/timer_0/compareReg[8]:CLK, 
  Timer_1/timer_0/compareReg[27]:CLK, 
  Timer_3/timer_0/counterReg[11]:CLK, 
  Timer_2/timer_0/bus_read_data[1]:CLK, 
  Timer_1/timer_0/controlReg[14]:CLK, 
  Timer_4/timer_0/bus_read_data[22]:CLK, 
  Timer_1/timer_0/overflowReg[10]:CLK, 
  Timer_3/timer_0/compareReg[17]:CLK, 
  Timer_4/timer_0/counterReg[26]:CLK, 
  Timer_3/timer_0/overflowReg[14]:CLK, 
  Timer_3/timer_0/counterReg[20]:CLK, 
  Timer_2/timer_0/controlReg[4]:CLK, 
  Timer_2/timer_0/bus_read_data[24]:CLK, 
  Timer_4/timer_0/controlReg[14]:CLK, 
  Timer_3/timer_0/compareReg[14]:CLK, 
  Timer_1/timer_0/counterReg[11]:CLK, 
  Timer_1/timer_0/controlReg[24]:CLK, 
  Timer_1/timer_0/controlReg[1]:CLK, 
  Timer_2/timer_0/overflowReg[6]:CLK, 
  Timer_2/timer_0/overflowReg[5]:CLK, 
  Timer_2/timer_0/compareReg[24]:CLK, 
  Timer_3/timer_0/overflowReg[19]:CLK, 
  Timer_1/timer_0/bus_read_data[19]:CLK, 
  Timer_2/timer_0/overflowReg[23]:CLK, 
  Timer_4/timer_0/controlReg[24]:CLK, 
  Timer_3/timer_0/compareReg[19]:CLK, 
  Timer_4/timer_0/overflowReg[15]:CLK, 
  Timer_3/timer_0/controlReg[6]:CLK, 
  Timer_1/timer_0/compareReg[14]:CLK, 
  Timer_3/timer_0/overflowReg[16]:CLK, 
  Timer_2/timer_0/bus_read_data[23]:CLK, 
  Timer_1/timer_0/controlReg[19]:CLK, 
  Timer_3/timer_0/compareReg[0]:CLK, 
  Timer_3/timer_0/counterReg[8]:CLK, 
  Timer_1/timer_0/overflowReg[5]:CLK, 
  Timer_3/timer_0/overflowReg[23]:CLK, 
  Timer_1/timer_0/bus_read_data[28]:CLK, 
  Timer_3/timer_0/controlReg[10]:CLK, 
  Timer_2/timer_0/counterReg[18]:CLK, 
  Timer_1/timer_0/bus_read_data[15]:CLK, 
  Timer_4/timer_0/overflowReg[3]:CLK, 
  Timer_1/timer_0/controlReg[29]:CLK, 
  Timer_3/timer_0/bus_read_data[12]:CLK, 
  Timer_1/timer_0/overflowReg[11]:CLK, 
  Timer_2/timer_0/counterReg[1]:CLK, 
  Timer_2/timer_0/overflowReg[28]:CLK, 
  Timer_2/timer_0/compareReg[12]:CLK, 
  Timer_4/timer_0/overflowReg[20]:CLK, 
  Timer_3/timer_0/controlReg[20]:CLK, 
  Timer_2/timer_0/bus_read_data[17]:CLK, 
  Timer_1/timer_0/bus_read_data[11]:CLK, 
  Timer_1/timer_0/overflowReg[24]:CLK, 
  Timer_3/timer_0/controlReg[12]:CLK, 
  Timer_3/timer_0/bus_read_data[3]:CLK, 
  Timer_2/timer_0/controlReg[31]:CLK, 
  Timer_3/timer_0/compareReg[25]:CLK, 
  Timer_3/timer_0/overflowReg[28]:CLK, 
  Timer_2/timer_0/bus_read_data[20]:CLK, 
  Timer_4/timer_0/controlReg[0]:CLK, 
  Timer_1/timer_0/compareReg[1]:CLK, 
  Timer_1/timer_0/overflowReg[29]:CLK, 
  Timer_4/timer_0/counterReg[17]:CLK, 
  Timer_4/timer_0/compareReg[17]:CLK, 
  Timer_3/timer_0/controlReg[22]:CLK, 
  Timer_4/timer_0/counterReg[13]:CLK, 
  Timer_2/timer_0/bus_read_data[8]:CLK, 
  Timer_1/timer_0/controlReg[30]:CLK, 
  Timer_2/timer_0/compareReg[19]:CLK, 
  Timer_2/timer_0/compareReg[16]:CLK, 
  Timer_1/timer_0/counterReg[20]:CLK, 
  Timer_1/timer_0/overflowReg[26]:CLK, 
  Timer_2/timer_0/timer_interrupt:CLK, 
  Timer_4/timer_0/compareReg[4]:CLK, 
  Timer_1/timer_0/compareReg[13]:CLK, 
  Timer_2/timer_0/overflowReg[7]:CLK, 
  Timer_1/timer_0/overflowReg[4]:CLK, 
  Timer_4/timer_0/overflowReg[6]:CLK, 
  Timer_4/timer_0/compareReg[18]:CLK, 
  Timer_3/timer_0/compareReg[6]:CLK, 
  Timer_4/timer_0/overflowReg[17]:CLK, 
  Timer_3/timer_0/overflowReg[8]:CLK, 
  Timer_4/timer_0/overflowReset:CLK, 
  Timer_4/timer_0/compareReg[21]:CLK, 
  Timer_1/timer_0/compareReg[20]:CLK, 
  Timer_4/timer_0/overflowReg[21]:CLK, 
  Timer_2/timer_0/counterReg[19]:CLK, 
  Timer_2/timer_0/compareReg[11]:CLK, 
  Timer_4/timer_0/overflowReg[9]:CLK, 
  Timer_3/timer_0/counterReg[5]:CLK, 
  Timer_3/timer_0/controlReg[8]:CLK, 
  Timer_1/timer_0/compareReg[26]:CLK, 
  Timer_1/timer_0/bus_read_data[9]:CLK, 
  Timer_3/timer_0/controlReg[9]:CLK, 
  Timer_1/timer_0/counterReg[14]:CLK, 
  Timer_2/timer_0/compareReg[20]:CLK, 
  Timer_2/timer_0/compareReg[9]:CLK, 
  Timer_4/timer_0/compareReg[23]:CLK, 
  Timer_3/timer_0/compareReg[11]:CLK, 
  Timer_3/timer_0/compareReg[28]:CLK, 
  Timer_3/timer_0/counterReg[26]:CLK, 
  Timer_4/timer_0/compareReg[20]:CLK, 
  Timer_2/timer_0/bus_read_data[19]:CLK, 
  Timer_1/timer_0/bus_read_data[31]:CLK, 
  Timer_3/timer_0/counterReg[27]:CLK, 
  Timer_1/timer_0/controlReg[16]:CLK, 
  Timer_1/timer_0/overflowReg[1]:CLK, 
  Timer_4/timer_0/counterReg[6]:CLK, 
  Timer_3/timer_0/controlReg[19]:CLK, 
  Timer_1/timer_0/counterReg[27]:CLK, 
  Timer_3/timer_0/counterReg[30]:CLK, 
  Timer_3/timer_0/controlReg[13]:CLK, 
  Timer_4/timer_0/bus_read_data[16]:CLK, 
  Timer_2/timer_0/counterReg[25]:CLK, 
  Timer_1/timer_0/bus_read_data[2]:CLK, 
  Timer_1/timer_0/controlReg[26]:CLK, 
  Timer_4/timer_0/counterReg[28]:CLK, 
  Timer_3/timer_0/controlReg[29]:CLK, 
  Timer_1/timer_0/compareReg[5]:CLK, 
  Timer_3/timer_0/controlReg[23]:CLK, 
  Timer_2/timer_0/bus_read_data[15]:CLK, 
  Timer_3/timer_0/counterReg[19]:CLK, 
  Timer_1/timer_0/overflowReg[15]:CLK, 
  Timer_3/timer_0/compareReg[27]:CLK, 
  Timer_1/timer_0/counterReg[8]:CLK, 
  Timer_2/timer_0/counterReg[26]:CLK, 
  Timer_4/timer_0/bus_read_data[26]:CLK, 
  Timer_2/timer_0/overflowReg[22]:CLK, 
  Timer_3/timer_0/controlReg[18]:CLK, 
  Timer_2/timer_0/overflowReg[3]:CLK, 
  Timer_1/timer_0/controlReg[18]:CLK, 
  Timer_2/timer_0/bus_read_data[11]:CLK, 
  Timer_3/timer_0/compareReg[24]:CLK, 
  Timer_2/timer_0/counterReg[13]:CLK, 
  Timer_4/timer_0/counterReg[25]:CLK, 
  Timer_1/timer_0/bus_read_data[7]:CLK, 
  Timer_3/timer_0/interrupt_status[0]:CLK, 
  Timer_3/timer_0/counterReg[1]:CLK, 
  Timer_3/timer_0/overflowReg[10]:CLK, 
  Timer_1/timer_0/bus_read_data[14]:CLK, 
  Timer_2/timer_0/controlReg[30]:CLK, 
  Timer_4/timer_0/controlReg[17]:CLK, 
  Timer_3/timer_0/controlReg[28]:CLK, 
  Timer_3/timer_0/bus_read_data[22]:CLK, 
  Timer_2/timer_0/overflowReg[14]:CLK, 
  Timer_1/timer_0/controlReg[28]:CLK, 
  Timer_3/timer_0/compareReg[16]:CLK, 
  Timer_3/timer_0/compareReg[29]:CLK, 
  Timer_3/timer_0/bus_read_data[31]:CLK, 
  Timer_3/timer_0/overflowReg[22]:CLK, 
  Timer_1/timer_0/compareReg[24]:CLK, 
  Timer_3/timer_0/controlReg[14]:CLK, 
  Timer_1/timer_0/overflowReg[7]:CLK, 
  Timer_4/timer_0/controlReg[27]:CLK, 
  Timer_2/timer_0/controlReg[11]:CLK, 
  Timer_2/timer_0/overflowReg[19]:CLK, 
  Timer_1/timer_0/bus_read_data[13]:CLK, 
  Timer_3/timer_0/compareReg[2]:CLK, 
  Timer_3/timer_0/controlReg[24]:CLK, 
  Timer_1/timer_0/controlReg[10]:CLK, 
  Timer_2/timer_0/controlReg[21]:CLK, 
  Timer_2/timer_0/overflowReg[16]:CLK, 
  Timer_4/timer_0/compareReg[7]:CLK, 
  Timer_2/timer_0/counterReg[17]:CLK, 
  Timer_3/timer_0/compareReg[10]:CLK, 
  Timer_3/timer_0/bus_read_data[8]:CLK, 
  Timer_4/timer_0/controlReg[6]:CLK, Timer_4/timer_0/fabint:CLK, 
  Timer_4/timer_0/timer_interrupt:CLK, 
  Timer_2/timer_0/compareReg[22]:CLK, 
  Timer_3/timer_0/controlReg[4]:CLK, 
  Timer_3/timer_0/bus_read_data[16]:CLK, 
  Timer_3/timer_0/counterReg[22]:CLK, 
  Timer_4/timer_0/overflowReg[25]:CLK, 
  Timer_1/timer_0/counterReg[30]:CLK, 
  Timer_1/timer_0/controlReg[20]:CLK, 
  Timer_4/timer_0/overflowReg[4]:CLK, 
  Timer_3/timer_0/counterReg[18]:CLK, 
  Timer_2/timer_0/bus_read_data[28]:CLK, 
  Timer_3/timer_0/overflowReg[11]:CLK, 
  cc3000fpga_MSS_0/MSS_CCC_0/I_MSSCCC/U_TILE1:PIN5, 
  Timer_1/timer_0/overflowReg[20]:CLK, 
  Timer_1/timer_0/compareReg[11]:CLK, 
  Timer_1/timer_0/overflowReg[2]:CLK, 
  Timer_4/timer_0/compareReg[27]:CLK, 
  Timer_1/timer_0/overflowReg[17]:CLK, 
  Timer_1/timer_0/counterReg[5]:CLK, 
  Timer_1/timer_0/bus_read_data[10]:CLK, 
  Timer_1/timer_0/compareReg[0]:CLK, 
  Timer_2/timer_0/compareReg[3]:CLK, 
  Timer_2/timer_0/compareReg[29]:CLK, 
  Timer_2/timer_0/compareReg[26]:CLK, 
  Timer_1/timer_0/overflowReg[6]:CLK, 
  Timer_1/timer_0/compareReg[23]:CLK, 
  Timer_4/timer_0/counterReg[14]:CLK, 
  Timer_2/timer_0/counterReg[6]:CLK, 
  Timer_4/timer_0/compareReg[28]:CLK, 
  Timer_1/timer_0/bus_read_data[5]:CLK, 
  Timer_1/timer_0/bus_read_data[22]:CLK, 
  Timer_3/timer_0/bus_read_data[0]:CLK, 
  Timer_1/timer_0/controlReg[0]:CLK, 
  Timer_2/timer_0/counterReg[14]:CLK, 
  Timer_2/timer_0/compareReg[21]:CLK, 
  Timer_1/timer_0/overflowReg[21]:CLK, 
  Timer_3/timer_0/overflowReset:CLK, 
  Timer_4/timer_0/overflowReg[13]:CLK, 
  Timer_3/timer_0/compareReg[21]:CLK, 
  Timer_3/timer_0/bus_read_data[2]:CLK, 
  Timer_3/timer_0/overflowReg[5]:CLK, 
  Timer_2/timer_0/bus_read_data[3]:CLK, 
  Timer_2/timer_0/controlReg[14]:CLK, 
  Timer_4/timer_0/controlReg[30]:CLK, 
  Timer_4/timer_0/overflowReg[27]:CLK, 
  Timer_4/timer_0/controlReg[8]:CLK, 
  Timer_4/timer_0/controlReg[9]:CLK, 
  Timer_2/timer_0/bus_read_data[14]:CLK, 
  Timer_1/timer_0/compareReg[6]:CLK, 
  Timer_3/timer_0/overflowReg[0]:CLK, 
  Timer_2/timer_0/controlReg[24]:CLK, 
  Timer_2/timer_0/overflowReg[1]:CLK, 
  Timer_1/timer_0/counterReg[1]:CLK, 
  Timer_4/timer_0/overflowReg[18]:CLK, 
  Timer_4/timer_0/counterReg[2]:CLK, 
  Timer_2/timer_0/controlReg[10]:CLK, 
  Timer_4/timer_0/bus_read_data[6]:CLK; CLOCK:ESSENTIAL.
NET cc3000fpga_MSS_0_M2F_RESET_N;  
  Timer_2/timer_0/overflowReset_RNI1N9HI_0:A, 
  Timer_4/timer_0/controlReg_RNO[31]:B, 
  Timer_1/timer_0/controlReg_RNO[6]:B, 
  Timer_1/timer_0/controlReg_RNO[2]:B, 
  Timer_3/timer_0/overflowReg_RNO[1]:B, 
  Timer_3/timer_0/overflowReg_RNO[31]:B, 
  Timer_3/timer_0/compareReg_RNO[30]:B, 
  Timer_1/timer_0/compareReg_RNO[5]:B, 
  Timer_4/timer_0/controlReg_RNO[21]:B, 
  Timer_3/timer_0/compareReg_RNO[14]:B, 
  Timer_1/timer_0/fabint_RNO:B, Timer_1/timer_0/compareReg_RNO[7]:
  B, Timer_2/timer_0/compareReg_RNO[2]:B, 
  Timer_1/timer_0/controlReg_RNO[26]:B, 
  Timer_4/timer_0/overflowReg_RNO[4]:B, 
  Timer_3/timer_0/controlReg_RNO[3]:B, 
  Timer_1/timer_0/controlReg_RNO[7]:B, 
  Timer_4/timer_0/compareReg_RNO[29]:B, 
  Timer_3/timer_0/overflowReg_RNO[27]:B, 
  Timer_4/timer_0/controlReg_RNO[22]:B, 
  Timer_1/timer_0/overflowReg_RNO[10]:B, 
  Timer_4/timer_0/compareReg_RNO[11]:B, 
  Timer_3/timer_0/compareReg_RNO[27]:B, 
  Timer_2/timer_0/controlReg_RNO[27]:B, 
  Timer_3/timer_0/overflowReg_RNO[17]:B, 
  Timer_3/timer_0/controlReg_RNO[14]:B, 
  Timer_2/timer_0/overflowReg_RNO[18]:B, 
  Timer_4/timer_0/compareReg_RNO[28]:B, 
  Timer_1/timer_0/compareReg_RNO[23]:B, 
  Timer_3/timer_0/controlReg_RNO[4]:B, 
  Timer_4/timer_0/controlReg_RNO[6]:B, 
  Timer_4/timer_0/controlReg_RNO[2]:B, 
  Timer_1/timer_0/compareReg_RNO[1]:B, 
  Timer_2/timer_0/compareReg_RNO[18]:B, 
  Timer_2/timer_0/compareReg_RNO[30]:B, 
  Timer_1/timer_0/overflowReg_RNO[0]:B, 
  Timer_2/timer_0/compareReg_RNO[12]:B, 
  Timer_1/timer_0/controlReg_RNO[19]:B, 
  Timer_4/timer_0/controlReg_RNO[7]:B, 
  Timer_1/timer_0/compareReg_RNO[16]:B, 
  Timer_1/timer_0/controlReg_RNO[12]:B, 
  Timer_2/timer_0/overflowReg_RNO[17]:B, 
  Timer_1/timer_0/controlReg_RNO[10]:B, 
  Timer_4/timer_0/reset_interrupt_RNO:B, 
  Timer_2/timer_0/controlReg_RNO[3]:B, 
  Timer_1/timer_0/compareReg_RNO[8]:B, 
  Timer_4/timer_0/controlReg_RNO[26]:B, 
  Timer_2/timer_0/compareReg_RNO[23]:B, 
  Timer_4/timer_0/overflowReg_RNO[10]:B, 
  Timer_1/timer_0/controlReg_RNO[25]:B, 
  Timer_4/timer_0/compareReg_RNO[25]:B, 
  Timer_4/timer_0/overflowReg_RNO[22]:B, 
  Timer_4/timer_0/compareReg_RNO[22]:B, 
  Timer_1/timer_0/overflowReg_RNO[14]:B, 
  Timer_2/timer_0/controlReg_RNO[28]:B, 
  Timer_1/timer_0/overflowReg_RNO[22]:B, 
  Timer_2/timer_0/overflowReg_RNO[21]:B, 
  Timer_2/timer_0/timer_interrupt_RNO:B, 
  Timer_1/timer_0/overflowReg_RNO[2]:B, 
  Timer_3/timer_0/controlReg_RNO[6]:B, 
  Timer_3/timer_0/controlReg_RNO[2]:B, 
  Timer_3/timer_0/controlReg_RNO[13]:B, 
  Timer_3/timer_0/overflowReg_RNO[7]:B, 
  Timer_2/timer_0/controlReg_RNO[4]:B, 
  Timer_3/timer_0/overflowReg_RNO[0]:B, 
  Timer_2/timer_0/controlReg_RNO[31]:B, 
  Timer_4/timer_0/controlReg_RNO[25]:B, 
  Timer_2/timer_0/compareReg_RNO[14]:B, 
  Timer_2/timer_0/overflowReg_RNO[3]:B, 
  Timer_4/timer_0/compareReg_RNO[3]:B, 
  Timer_3/timer_0/overflowReg_RNO[3]:B, 
  Timer_1/timer_0/overflowReset_RNIB1KD:B, 
  Timer_4/timer_0/overflowReg_RNO[23]:B, 
  Timer_1/timer_0/overflowReg_RNO[23]:B, 
  Timer_1/timer_0/compareReg_RNO[0]:B, 
  Timer_1/timer_0/compareReg_RNO[6]:B, 
  Timer_3/timer_0/compareReg_RNO[13]:B, 
  Timer_4/timer_0/controlReg_RNO[17]:B, 
  Timer_2/timer_0/controlReg_RNO[21]:B, 
  Timer_1/timer_0/compareReg_RNO[24]:B, 
  Timer_3/timer_0/controlReg_RNO[7]:B, 
  Timer_1/timer_0/controlReg_RNO[8]:B, 
  Timer_1/timer_0/compareReg_RNO[4]:B, 
  Timer_3/timer_0/interrupt_status_RNO[0]:B, 
  Timer_1/timer_0/overflowReg_RNO[4]:B, 
  Timer_4/timer_0/compareReg_RNO[24]:B, 
  Timer_4/timer_0/compareReg_RNO[9]:B, 
  Timer_4/timer_0/overflowReg_RNO[14]:B, 
  Timer_2/timer_0/overflowReg_RNO[1]:B, 
  Timer_1/timer_0/controlReg_RNO[24]:B, 
  Timer_2/timer_0/controlReg_RNO[6]:B, 
  Timer_2/timer_0/controlReg_RNO[2]:B, 
  Timer_4/timer_0/controlReg_RNO[30]:B, 
  Timer_3/timer_0/controlReg_RNO[15]:B, 
  Timer_2/timer_0/compareReg_RNO[25]:B, 
  Timer_3/timer_0/controlReg_RNO[18]:B, 
  Timer_3/timer_0/compareReg_RNO[3]:B, 
  Timer_3/timer_0/controlReg_RNO[22]:B, 
  Timer_3/timer_0/compareReg_RNO[11]:B, 
  Timer_4/timer_0/controlReg_RNO[20]:B, 
  Timer_4/timer_0/controlReg_RNO[24]:B, 
  Timer_4/timer_0/controlReg_RNO[8]:B, 
  Timer_4/timer_0/overflowReg_RNO[29]:B, 
  Timer_3/timer_0/interrupt_status_RNO[1]:B, 
  Timer_2/timer_0/controlReg_RNO[7]:B, 
  Timer_1/timer_0/overflowReg_RNO[29]:B, 
  Timer_2/timer_0/overflowReset_RNI6L0D:B, 
  Timer_3/timer_0/compareReg_RNO[25]:B, 
  Timer_1/timer_0/overflowReg_RNO[15]:B, 
  Timer_4/timer_0/compareReg_RNO[10]:B, 
  Timer_1/timer_0/overflowReg_RNO[9]:B, 
  Timer_2/timer_0/overflowReg_RNO[30]:B, 
  Timer_3/timer_0/controlReg_RNO[16]:B, 
  Timer_2/timer_0/controlReg_RNO[16]:B, 
  Timer_3/timer_0/compareReg_RNO[9]:B, 
  Timer_2/timer_0/controlReg_RNO[22]:B, 
  Timer_1/timer_0/controlReg_RNO[31]:B, 
  Timer_1/timer_0/overflowReg_RNO[5]:B, 
  Timer_2/timer_0/overflowReg_RNO[22]:B, 
  Timer_4/timer_0/overflowReg_RNO[30]:B, 
  Timer_1/timer_0/compareReg_RNO[11]:B, 
  Timer_4/timer_0/overflowReg_RNO[3]:B, 
  Timer_2/timer_0/overflowReg_RNO[7]:B, 
  Timer_3/timer_0/compareReg_RNO[12]:B, 
  Timer_3/timer_0/reset_interrupt_RNO:B, 
  Timer_4/timer_0/overflowReg_RNO[8]:B, 
  Timer_1/timer_0/controlReg_RNO[21]:B, 
  Timer_3/timer_0/overflowReg_RNO[21]:B, 
  Timer_3/timer_0/compareReg_RNO[28]:B, 
  Timer_1/timer_0/overflowReg_RNO[18]:B, 
  Timer_3/timer_0/controlReg_RNO[8]:B, 
  Timer_3/timer_0/overflowReg_RNO[11]:B, 
  Timer_1/timer_0/compareReg_RNO[29]:B, 
  Timer_2/timer_0/overflowReg_RNO[23]:B, 
  Timer_4/timer_0/overflowReg_RNO[26]:B, 
  Timer_1/timer_0/compareReg_RNO[12]:B, 
  Timer_1/timer_0/overflowReg_RNO[26]:B, 
  Timer_4/timer_0/compareReg_RNO[17]:B, 
  Timer_2/timer_0/compareReg_RNO[17]:B, 
  Timer_4/timer_0/overflowReg_RNO[15]:B, 
  Timer_2/timer_0/controlReg_RNO[30]:B, 
  Timer_2/timer_0/controlReg_RNO[25]:B, 
  Timer_2/timer_0/controlReg_RNO[19]:B, 
  Timer_2/timer_0/controlReg_RNO[20]:B, 
  Timer_1/timer_0/overflowReg_RNO[17]:B, 
  Timer_4/timer_0/compareReg_RNO[26]:B, 
  Timer_4/timer_0/compareReg_RNO[5]:B, 
  Timer_2/timer_0/interrupt_status_RNO[0]:B, 
  Timer_4/timer_0/compareReg_RNO[7]:B, 
  Timer_2/timer_0/compareReg_RNO[3]:B, 
  Timer_2/timer_0/overflowReg_RNO[11]:B, 
  Timer_1/timer_0/controlReg_RNO[28]:B, 
  Timer_2/timer_0/overflowReg_RNO[9]:B, 
  Timer_4/timer_0/overflowReg_RNO[18]:B, 
  Timer_2/timer_0/controlReg_RNO[8]:B, 
  Timer_1/timer_0/overflowReg_RNO[3]:B, 
  Timer_3/timer_0/compareReg_RNO[19]:B, 
  Timer_2/timer_0/compareReg_RNO[11]:B, 
  Timer_3/timer_0/controlReg_RNO[31]:B, 
  Timer_4/timer_0/compareReg_RNO[23]:B, 
  Timer_4/timer_0/overflowReg_RNO[1]:B, 
  Timer_2/timer_0/overflowReg_RNO[29]:B, 
  Timer_1/timer_0/compareReg_RNO[20]:B, 
  Timer_2/timer_0/compareReg_RNO[9]:B, 
  Timer_4/timer_0/compareReg_RNO[1]:B, 
  Timer_3/timer_0/controlReg_RNO[21]:B, 
  Timer_2/timer_0/interrupt_status_RNO[1]:B, 
  Timer_2/timer_0/compareReg_RNO[19]:B, 
  Timer_2/timer_0/controlReg_RNO[13]:B, 
  Timer_1/timer_0/compareReg_RNO[17]:B, 
  Timer_2/timer_0/overflowReg_RNO[2]:B, 
  Timer_3/timer_0/compareReg_RNO[5]:B, 
  Timer_1/timer_0/controlReg_RNO[1]:B, 
  Timer_2/timer_0/overflowReg_RNO[8]:B, 
  Timer_3/timer_0/compareReg_RNO[7]:B, 
  Timer_4/timer_0/overflowReg_RNO[17]:B, 
  Timer_4/timer_0/fabint_RNO:B, 
  Timer_3/timer_0/compareReg_RNO[24]:B, 
  Timer_3/timer_0/overflowReg_RNO[22]:B, 
  Timer_4/timer_0/compareReg_RNO[8]:B, 
  Timer_4/timer_0/overflowReg_RNO[5]:B, 
  Timer_3/timer_0/overflowReg_RNO[12]:B, 
  Timer_4/timer_0/compareReg_RNO[21]:B, 
  Timer_1/timer_0/controlReg_RNO[9]:B, 
  Timer_1/timer_0/controlReg_RNO[0]:B, 
  Timer_2/timer_0/overflowReg_RNO[26]:B, 
  Timer_2/timer_0/overflowReg_RNO[15]:B, 
  Timer_3/timer_0/compareReg_RNO[1]:B, 
  Timer_3/timer_0/overflowReset_RNO_1:B, 
  Timer_3/timer_0/controlReg_RNO[24]:B, 
  Timer_4/timer_0/overflowReg_RNO[20]:B, 
  Timer_3/timer_0/overflowReg_RNO[23]:B, 
  Timer_1/timer_0/overflowReg_RNO[31]:B, 
  Timer_1/timer_0/overflowReg_RNO[20]:B, 
  Timer_4/timer_0/controlReg_RNO[1]:B, 
  Timer_2/timer_0/compareReg_RNO[28]:B, 
  Timer_3/timer_0/overflowReg_RNO[13]:B, 
  Timer_4/timer_0/compareReg_RNO[0]:B, 
  Timer_4/timer_0/compareReg_RNO[6]:B, 
  Timer_1/timer_0/overflowReg_RNO[8]:B, 
  Timer_3/timer_0/compareReg_RNO[10]:B, 
  Timer_2/timer_0/compareReg_RNO[22]:B, 
  Timer_2/timer_0/overflowReg_RNO[12]:B, 
  Timer_1/timer_0/controlReg_RNO[13]:B, 
  Timer_4/timer_0/interrupt_status_RNO[0]:B, 
  Timer_4/timer_0/compareReg_RNO[4]:B, 
  Timer_1/timer_0/compareReg_RNO[26]:B, 
  Timer_3/timer_0/compareReg_RNO[8]:B, 
  Timer_1/timer_0/controlReg_RNO[30]:B, 
  Timer_3/timer_0/overflowReset_RNI19DS:B, 
  Timer_3/timer_0/overflowReg_RNO[30]:B, 
  Timer_4/timer_0/controlReg_RNO[9]:B, 
  Timer_1/timer_0/controlReg_RNO[29]:B, 
  Timer_4/timer_0/overflowReg_RNO[6]:B, 
  Timer_4/timer_0/controlReg_RNO[0]:B, 
  Timer_3/timer_0/overflowReg_RNO[4]:B, 
  Timer_2/timer_0/controlReg_RNO[14]:B, 
  Timer_1/timer_0/controlReg_RNO[22]:B, 
  Timer_1/timer_0/controlReg_RNO[20]:B, 
  Timer_3/timer_0/controlReg_RNO[17]:B, 
  Timer_2/timer_0/overflowReg_RNO[13]:B, 
  Timer_3/timer_0/controlReg_RNO[1]:B, 
  Timer_3/timer_0/controlReg_RNO[10]:B, 
  Timer_2/timer_0/compareReg_RNO[10]:B, 
  Timer_2/timer_0/compareReg_RNO[24]:B, 
  Timer_2/timer_0/compareReg_RNO[5]:B, 
  Timer_3/timer_0/compareReg_RNO[0]:B, 
  Timer_3/timer_0/overflowReg_RNO[29]:B, 
  Timer_3/timer_0/compareReg_RNO[6]:B, 
  Timer_1/timer_0/un1_fabint8_0_0:A, 
  Timer_4/timer_0/overflowReg_RNO[24]:B, 
  Timer_4/timer_0/interrupt_status_RNO[1]:B, 
  Timer_1/timer_0/compareReg_RNO[2]:B, 
  Timer_3/timer_0/controlReg_RNO[19]:B, 
  Timer_1/timer_0/overflowReg_RNO[24]:B, 
  Timer_2/timer_0/compareReg_RNO[7]:B, 
  Timer_1/timer_0/interrupt_status_RNO[0]:B, 
  Timer_3/timer_0/overflowReg_RNO[19]:B, 
  Timer_3/timer_0/controlReg_RNO[23]:B, 
  Timer_2/timer_0/fabint_RNO:B, 
  Timer_3/timer_0/compareReg_RNO[23]:B, 
  Timer_1/timer_0/compareReg_RNO[30]:B, 
  Timer_3/timer_0/compareReg_RNO[4]:B, 
  Timer_1/timer_0/compareReg_RNO[15]:B, 
  Timer_2/timer_0/compareReg_RNO[16]:B, 
  Timer_3/timer_0/controlReg_RNO[9]:B, 
  Timer_3/timer_0/controlReg_RNO[0]:B, 
  Timer_4/timer_0/controlReg_RNO[27]:B, 
  Timer_4/timer_0/controlReg_RNO[18]:B, 
  Timer_1/timer_0/overflowReg_RNO[11]:B, 
  Timer_2/timer_0/compareReg_RNO[1]:B, 
  Timer_2/timer_0/overflowReg_RNO[19]:B, 
  Timer_1/timer_0/interrupt_status_RNO[1]:B, 
  Timer_2/timer_0/controlReg_RNO[1]:B, 
  Timer_4/timer_0/controlReg_RNO[19]:B, 
  Timer_4/timer_0/compareReg_RNO[31]:B, 
  Timer_3/timer_0/compareReg_RNO[16]:B, 
  Timer_1/timer_0/compareReg_RNO[18]:B, 
  Timer_4/timer_0/controlReg_RNO[13]:B, 
  Timer_2/timer_0/overflowReg_RNO[20]:B, 
  Timer_3/timer_0/compareReg_RNO[21]:B, 
  Timer_3/timer_0/overflowReg_RNO[26]:B, 
  Timer_4/timer_0/overflowReg_RNO[7]:B, 
  Timer_1/timer_0/controlReg_RNO[17]:B, 
  Timer_3/timer_0/overflowReg_RNO[16]:B, 
  Timer_3/timer_0/controlReg_RNO[25]:B, 
  Timer_3/timer_0/controlReg_RNO[28]:B, 
  Timer_2/timer_0/compareReg_RNO[8]:B, 
  Timer_4/timer_0/compareReg_RNO[20]:B, 
  Timer_4/timer_0/controlReg_RNO[11]:B, 
  Timer_2/timer_0/controlReg_RNO[9]:B, 
  Timer_2/timer_0/controlReg_RNO[0]:B, 
  Timer_1/timer_0/controlReg_RNO[16]:B, 
  Timer_2/timer_0/reset_interrupt_RNO:B, 
  Timer_4/timer_0/controlReg_RNO[12]:B, 
  Timer_2/timer_0/overflowReg_RNO[4]:B, 
  Timer_4/timer_0/overflowReg_RNO[11]:B, 
  Timer_2/timer_0/controlReg_RNO[17]:B, 
  cc3000fpga_MSS_0/MSS_ADLIB_INST_RNIRASC/U_CLKSRC/U_GL:GL, 
  Timer_1/timer_0/compareReg_RNO[21]:B, 
  Timer_4/timer_0/overflowReg_RNO[25]:B, 
  Timer_3/timer_0/controlReg_RNO[26]:B, 
  Timer_2/timer_0/controlReg_RNO[26]:B, 
  Timer_1/timer_0/overflowReg_RNO[25]:B, 
  Timer_3/timer_0/compareReg_RNO[22]:B, 
  Timer_2/timer_0/overflowReg_RNO[16]:B, 
  Timer_2/timer_0/compareReg_RNO[0]:B, 
  Timer_2/timer_0/compareReg_RNO[6]:B, 
  Timer_4/timer_0/compareReg_RNO[19]:B, 
  Timer_3/timer_0/compareReg_RNO[17]:B, 
  Timer_1/timer_0/controlReg_RNO[5]:B, 
  Timer_3/timer_0/overflowReg_RNO[6]:B, 
  Timer_2/timer_0/overflowReg_RNO[24]:B, 
  Timer_2/timer_0/compareReg_RNO[4]:B, 
  Timer_4/timer_0/compareReg_RNO[18]:B, 
  Timer_1/timer_0/compareReg_RNO[13]:B, 
  Timer_1/timer_0/compareReg_RNO[22]:B, 
  Timer_4/timer_0/compareReg_RNO[27]:B, 
  Timer_2/timer_0/compareReg_RNO[27]:B, 
  Timer_4/timer_0/overflowReg_RNO[28]:B, 
  Timer_1/timer_0/overflowReg_RNO[28]:B, 
  Timer_1/timer_0/overflowReg_RNO[12]:B, 
  Timer_4/timer_0/controlReg_RNO[16]:B, 
  Timer_1/timer_0/controlReg_RNO[15]:B, 
  Timer_2/timer_0/controlReg_RNO[18]:B, 
  Timer_2/timer_0/controlReg_RNO[29]:B, 
  Timer_4/timer_0/overflowReset_RNIP7171:C, 
  Timer_4/timer_0/controlReg_RNO[5]:B, 
  Timer_2/timer_0/overflowReg_RNO[6]:B, 
  Timer_2/timer_0/compareReg_RNO[13]:B, 
  Timer_4/timer_0/compareReg_RNO[15]:B, 
  Timer_4/timer_0/compareReg_RNO[12]:B, 
  Timer_4/timer_0/controlReg_RNO[15]:B, 
  Timer_4/timer_0/overflowReg_RNO[27]:B, 
  Timer_3/timer_0/compareReg_RNO[29]:B, 
  Timer_1/timer_0/overflowReg_RNO[13]:B, 
  Timer_1/timer_0/overflowReg_RNO[27]:B, 
  Timer_2/timer_0/compareReg_RNO[21]:B, 
  Timer_2/timer_0/overflowReset_RNO_1:B, 
  Timer_3/timer_0/overflowReg_RNO[20]:B, 
  Timer_2/timer_0/controlReg_RNO[11]:B, 
  Timer_3/timer_0/overflowReg_RNO[10]:B, 
  Timer_3/timer_0/fabint_RNO:B, 
  Timer_3/timer_0/compareReg_RNO[31]:B, 
  Timer_2/timer_0/compareReg_RNO[29]:B, 
  Timer_2/timer_0/overflowReg_RNO[31]:B, 
  Timer_1/timer_0/compareReg_RNO[27]:B, 
  Timer_1/timer_0/compareReg_RNO[14]:B, 
  Timer_4/timer_0/overflowReg_RNO[12]:B, 
  Timer_2/timer_0/overflowReg_RNO[5]:B, 
  Timer_3/timer_0/controlReg_RNO[5]:B, 
  Timer_2/timer_0/overflowReg_RNO[25]:B, 
  Timer_2/timer_0/controlReg_RNO[23]:B, 
  Timer_4/timer_0/overflowReg_RNO[31]:B, 
  Timer_4/timer_0/compareReg_RNO[30]:B, 
  Timer_1/timer_0/controlReg_RNO[14]:B, 
  Timer_4/timer_0/compareReg_RNO[14]:B, 
  Timer_3/timer_0/controlReg_RNO[12]:B, 
  Timer_2/timer_0/overflowReg_RNO[10]:B, 
  Timer_4/timer_0/overflowReg_RNO[13]:B, 
  Timer_1/timer_0/overflowReg_RNO[19]:B, 
  Timer_1/timer_0/compareReg_RNO[31]:B, 
  Timer_4/timer_0/controlReg_RNO[10]:B, 
  Timer_4/timer_0/controlReg_RNO[14]:B, 
  Timer_2/timer_0/compareReg_RNO[15]:B, 
  Timer_3/timer_0/overflowReg_RNO[24]:B, 
  Timer_3/timer_0/overflowReg_RNO[14]:B, 
  Timer_4/timer_0/compareReg_RNO[2]:B, 
  Timer_1/timer_0/compareReg_RNO[3]:B, 
  Timer_2/timer_0/overflowReg_RNO[28]:B, 
  Timer_2/timer_0/controlReg_RNO[12]:B, 
  Timer_3/timer_0/compareReg_RNO[20]:B, 
  Timer_3/timer_0/compareReg_RNO[15]:B, 
  Timer_2/timer_0/controlReg_RNO[5]:B, 
  Timer_2/timer_0/overflowReset_RNI1N9HI:A, 
  Timer_3/timer_0/overflowReg_RNO[8]:B, 
  Timer_1/timer_0/controlReg_RNO[11]:B, 
  Timer_3/timer_0/overflowReg_RNO[9]:B, 
  Timer_1/timer_0/controlReg_RNO[23]:B, 
  Timer_1/timer_0/compareReg_RNO[9]:B, 
  Timer_2/timer_0/overflowReg_RNO[27]:B, 
  Timer_1/timer_0/overflowReg_RNO[16]:B, 
  Timer_1/timer_0/reset_interrupt_RNO:B, 
  Timer_2/timer_0/overflowReg_RNO[14]:B, 
  Timer_1/timer_0/timer_interrupt_RNO:B, 
  Timer_4/timer_0/overflowReg_RNO[19]:B, 
  Timer_4/timer_0/timer_interrupt_RNO:B, 
  Timer_1/timer_0/overflowReg_RNO[7]:B, 
  Timer_3/timer_0/compareReg_RNO[2]:B, 
  Timer_3/timer_0/compareReg_RNO[18]:B, 
  Timer_2/timer_0/controlReg_RNO[24]:B, 
  Timer_3/timer_0/controlReg_RNO[30]:B, 
  Timer_2/timer_0/compareReg_RNO[20]:B, 
  Timer_1/timer_0/compareReg_RNO[19]:B, 
  Timer_1/timer_0/overflowReg_RNO[1]:B, 
  Timer_4/timer_0/overflowReg_RNO[0]:B, 
  Timer_3/timer_0/overflowReg_RNO[2]:B, 
  Timer_4/timer_0/overflowReset_RNO_1:B, 
  Timer_1/timer_0/controlReg_RNO[3]:B, 
  Timer_2/timer_0/controlReg_RNO[15]:B, 
  Timer_2/timer_0/compareReg_RNO[31]:B, 
  Timer_3/timer_0/controlReg_RNO[27]:B, 
  Timer_2/timer_0/overflowReset_RNIJTPF1:A, 
  Timer_3/timer_0/controlReg_RNO[20]:B, 
  Timer_2/timer_0/controlReg_RNO[10]:B, 
  Timer_1/timer_0/overflowReg_RNO[30]:B, 
  Timer_1/timer_0/compareReg_RNO[25]:B, 
  Timer_2/timer_0/compareReg_RNO[26]:B, 
  Timer_3/timer_0/controlReg_RNO[29]:B, 
  Timer_1/timer_0/controlReg_RNO[18]:B, 
  Timer_1/timer_0/controlReg_RNO[4]:B, 
  Timer_3/timer_0/overflowReg_RNO[25]:B, 
  Timer_4/timer_0/compareReg_RNO[16]:B, 
  Timer_4/timer_0/overflowReset_RNISSPR:B, 
  Timer_3/timer_0/timer_interrupt_RNO:B, 
  Timer_1/timer_0/overflowReg_RNO[6]:B, 
  Timer_3/timer_0/overflowReg_RNO[15]:B, 
  Timer_3/timer_0/overflowReg_RNO[5]:B, 
  Timer_4/timer_0/overflowReg_RNO[16]:B, 
  Timer_4/timer_0/controlReg_RNO[28]:B, 
  Timer_3/timer_0/overflowReset_RNIDKE91:C, 
  Timer_2/timer_0/overflowReset_RNIJTPF1_0:A, 
  Timer_4/timer_0/controlReg_RNO[3]:B, 
  Timer_4/timer_0/overflowReg_RNO[2]:B, 
  Timer_3/timer_0/compareReg_RNO[26]:B, 
  Timer_1/timer_0/compareReg_RNO[28]:B, 
  Timer_3/timer_0/controlReg_RNO[11]:B, 
  Timer_4/timer_0/overflowReg_RNO[21]:B, 
  Timer_4/timer_0/compareReg_RNO[13]:B, 
  Timer_1/timer_0/overflowReg_RNO[21]:B, 
  Timer_2/timer_0/overflowReg_RNO[0]:B, 
  Timer_1/timer_0/compareReg_RNO[10]:B, 
  Timer_1/timer_0/overflowReset_RNO_1:B, 
  Timer_4/timer_0/overflowReg_RNO[9]:B, 
  Timer_1/timer_0/overflowReset_RNILD9E:C, 
  Timer_3/timer_0/overflowReg_RNO[28]:B, 
  Timer_4/timer_0/controlReg_RNO[29]:B, 
  Timer_4/timer_0/controlReg_RNO[23]:B, 
  Timer_3/timer_0/overflowReg_RNO[18]:B, 
  Timer_4/timer_0/controlReg_RNO[4]:B, 
  Timer_1/timer_0/controlReg_RNO[27]:B; CLOCK.
NET CoreAPB3_0_APBmslave0_PADDR[2];  
  Timer_1/timer_0/un1_fabint8_0_a2:A, 
  Timer_3/timer_0/reset_interrupt_1_sqmuxa_0_a6_1:B, 
  Timer_1/timer_0/WRITE_overflowReset8_0_a2:A, 
  Timer_1/timer_0/WRITE_overflowReset8_0_a2_0:A, 
  Timer_1/timer_0/WRITE_overflowReset9_0_a2_0:A, 
  Timer_1/timer_0/WRITE_overflowReset9_0_a2:A, 
  Timer_1/timer_0/WRITE_overflowReset8_0_a2_2:A, 
  Timer_1/timer_0/WRITE_overflowReset9_0_a2_2:A, 
  Timer_1/timer_0/WRITE_overflowReset10_0_a2:C, 
  Timer_1/timer_0/WRITE_overflowReset8_0_a2_1:A, 
  Timer_1/timer_0/WRITE_overflowReset9_0_a2_1:A, 
  Timer_1/timer_0/WRITE_overflowReset11_0_a2:B, 
  Timer_1/timer_0/WRITE_overflowReset8_0_a2_3:A, 
  Timer_1/timer_0/WRITE_overflowReset9_0_a2_3:A, 
  cc3000fpga_MSS_0/MSS_ADLIB_INST/U_30:PIN3, 
  Timer_1/timer_0/WRITE_overflowReset8_0_a2_4:A, 
  Timer_1/timer_0/WRITE_overflowReset9_0_a2_4:A.
NET CoreAPB3_0_APBmslave0_PADDR[3];  
  Timer_1/timer_0/WRITE_overflowReset10_0_a2:A, 
  Timer_3/timer_0/reset_interrupt_1_sqmuxa_0_a6_1:C, 
  Timer_1/timer_0/WRITE_overflowReset8_0_a2:B, 
  Timer_1/timer_0/WRITE_overflowReset8_0_a2_0:B, 
  Timer_1/timer_0/WRITE_overflowReset9_0_a2_0:B, 
  Timer_1/timer_0/WRITE_overflowReset9_0_a2:B, 
  Timer_1/timer_0/WRITE_overflowReset8_0_a2_2:B, 
  Timer_1/timer_0/WRITE_overflowReset9_0_a2_2:B, 
  Timer_1/timer_0/un1_fabint8_0_a2:B, 
  Timer_1/timer_0/WRITE_overflowReset8_0_a2_1:B, 
  Timer_1/timer_0/WRITE_overflowReset9_0_a2_1:B, 
  Timer_1/timer_0/WRITE_overflowReset11_0_a2:A, 
  cc3000fpga_MSS_0/MSS_ADLIB_INST/U_31:PIN1, 
  Timer_1/timer_0/WRITE_overflowReset8_0_a2_3:B, 
  Timer_1/timer_0/WRITE_overflowReset9_0_a2_3:B, 
  Timer_1/timer_0/WRITE_overflowReset8_0_a2_4:B, 
  Timer_1/timer_0/WRITE_overflowReset9_0_a2_4:B.
NET CoreAPB3_0_APBmslave0_PADDR[4];  
  Timer_3/timer_0/reset_interrupt_1_sqmuxa_0_a6_1:A, 
  Timer_4/timer_0/reset_interrupt_RNO_1:B, 
  Timer_4/timer_0/bus_read_data_RNO_0[1]:B, 
  Timer_1/timer_0/un1_fabint8_0_a2:C, 
  Timer_1/timer_0/bus_read_data_RNO_3[0]:B, 
  Timer_1/timer_0/bus_read_data_RNO_3[1]:B, 
  Timer_1/timer_0/WRITE_overflowReset8_0_a2:C, 
  Timer_2/timer_0/bus_read_data_RNO_0[1]:B, 
  Timer_1/timer_0/WRITE_overflowReset8_0_a2_0:C, 
  Timer_1/timer_0/WRITE_overflowReset8_0_a2_2:C, 
  Timer_1/timer_0/WRITE_overflowReset10_0_a2:B, 
  Timer_1/timer_0/WRITE_overflowReset8_0_a2_1:C, 
  Timer_3/timer_0/bus_read_data_RNO_0[1]:B, 
  Timer_3/timer_0/bus_read_data_RNO_3[0]:B, 
  Timer_1/timer_0/WRITE_overflowReset11_0_a2:C, 
  cc3000fpga_MSS_0/MSS_ADLIB_INST/U_31:PIN2, 
  Timer_4/timer_0/bus_read_data_RNO_1[0]:B, 
  Timer_2/timer_0/bus_read_data_RNO_1[0]:B, 
  Timer_1/timer_0/WRITE_overflowReset8_0_a2_3:C, 
  Timer_1/timer_0/WRITE_overflowReset8_0_a2_4:C.
NET CoreAPB3_0_APBmslave0_PADDR[24];  
  Timer_1/BUS_WRITE_EN_0_a5_0_a2_0_0:A, 
  Timer_1/BUS_WRITE_EN_0_a5_0_a2:A, 
  Timer_3/BUS_WRITE_EN_0_a5_0_a2_0:C, 
  Timer_3/BUS_WRITE_EN_0_a5_0_a2:C, 
  Timer_2/BUS_WRITE_EN_0_a5_0_a2:C, 
  Timer_2/BUS_WRITE_EN_0_a5_0_a2_0:C, 
  Timer_4/BUS_WRITE_EN_0_a5_0_a2_0:C, 
  Timer_4/BUS_WRITE_EN_0_a5_0_a2_0_0:C, 
  cc3000fpga_MSS_0/MSS_ADLIB_INST/U_32:PIN3.
NET CoreAPB3_0_APBmslave0_PADDR[25];  
  Timer_3/BUS_WRITE_EN_0_a5_0_a2_0:A, 
  Timer_1/BUS_WRITE_EN_0_a5_0_a2_0_0:C, 
  Timer_1/BUS_WRITE_EN_0_a5_0_a2:C, 
  Timer_4/BUS_WRITE_EN_0_a5_0_a2_1_0:B, 
  Timer_3/BUS_WRITE_EN_0_a5_0_a2:A, 
  cc3000fpga_MSS_0/MSS_ADLIB_INST/U_33:PIN1, 
  Timer_2/BUS_WRITE_EN_0_a5_0_a2:A, 
  Timer_2/BUS_WRITE_EN_0_a5_0_a2_0:A, 
  Timer_4/BUS_WRITE_EN_0_a5_0_a2_1:B.
NET CoreAPB3_0_APBmslave0_PADDR[26];  
  Timer_4/BUS_WRITE_EN_0_a5_0_a2_1_0:A, 
  cc3000fpga_MSS_0/MSS_ADLIB_INST/U_33:PIN2, 
  Timer_1/BUS_WRITE_EN_0_a5_0_a2_1:C, 
  Timer_4/BUS_WRITE_EN_0_a5_0_a2_1:A.
NET CoreAPB3_0_APBmslave0_PADDR[27];  
  Timer_4/BUS_WRITE_EN_0_a5_0_a2_0:B, 
  cc3000fpga_MSS_0/MSS_ADLIB_INST/U_33:PIN3, 
  Timer_1/BUS_WRITE_EN_0_a5_0_a2_1:B, 
  Timer_4/BUS_WRITE_EN_0_a5_0_a2_0_0:B.
NET CoreAPB3_0_APBmslave0_PENABLE;  
  Timer_1/BUS_WRITE_EN_0_a5_0_a2_0:A, 
  cc3000fpga_MSS_0/MSS_ADLIB_INST/U_42:PIN2.
NET cc3000fpga_MSS_0_MSS_MASTER_APB_PSELx;  
  Timer_4/BUS_WRITE_EN_0_a5_0_a2_0:A, 
  cc3000fpga_MSS_0/MSS_ADLIB_INST/U_42:PIN1, 
  Timer_1/BUS_WRITE_EN_0_a5_0_a2_1:A, 
  Timer_4/BUS_WRITE_EN_0_a5_0_a2_0_0:A.
NET CoreAPB3_0_APBmslave0_PWDATA[0];  
  Timer_1/timer_0/compareReg_RNO_0[0]:A, 
  Timer_3/timer_0/compareReg_RNO_0[0]:A, 
  Timer_2/timer_0/overflowReg_RNO_0[0]:B, 
  Timer_1/timer_0/controlReg_RNO_0[0]:A, 
  Timer_2/timer_0/controlReg_RNO_0[0]:A, 
  Timer_4/timer_0/controlReg_RNO_0[0]:A, 
  Timer_2/timer_0/compareReg_RNO_0[0]:A, 
  cc3000fpga_MSS_0/MSS_ADLIB_INST/U_36:PIN3, 
  Timer_1/timer_0/overflowReg_RNO_0[0]:B, 
  Timer_4/timer_0/compareReg_RNO_0[0]:A, 
  Timer_3/timer_0/controlReg_RNO_0[0]:A, 
  Timer_3/timer_0/overflowReg_RNO_0[0]:B, 
  Timer_4/timer_0/overflowReg_RNO_0[0]:B.
NET CoreAPB3_0_APBmslave0_PWDATA[1];  
  Timer_1/timer_0/compareReg_RNO_0[1]:A, 
  Timer_3/timer_0/overflowReg_RNO_0[1]:B, 
  Timer_3/timer_0/controlReg_RNO_0[1]:A, 
  Timer_2/timer_0/overflowReg_RNO_0[1]:B, 
  Timer_3/timer_0/compareReg_RNO_0[1]:A, 
  Timer_2/timer_0/compareReg_RNO_0[1]:A, 
  Timer_1/timer_0/controlReg_RNO_0[1]:A, 
  cc3000fpga_MSS_0/MSS_ADLIB_INST/U_37:PIN1, 
  Timer_2/timer_0/controlReg_RNO_0[1]:A, 
  Timer_1/timer_0/overflowReg_RNO_0[1]:B, 
  Timer_4/timer_0/overflowReg_RNO_0[1]:B, 
  Timer_4/timer_0/compareReg_RNO_0[1]:A, 
  Timer_4/timer_0/controlReg_RNO_0[1]:A.
NET CoreAPB3_0_APBmslave0_PWDATA[2];  
  Timer_3/timer_0/compareReg_RNO_0[2]:A, 
  Timer_2/timer_0/overflowReg_RNO_0[2]:B, 
  Timer_3/timer_0/controlReg_RNO_0[2]:A, 
  Timer_2/timer_0/compareReg_RNO_0[2]:A, 
  Timer_4/timer_0/compareReg_RNO_0[2]:A, 
  cc3000fpga_MSS_0/MSS_ADLIB_INST/U_37:PIN2, 
  Timer_1/timer_0/controlReg_RNO_0[2]:A, 
  Timer_3/timer_0/overflowReg_RNO_0[2]:B, 
  Timer_1/timer_0/overflowReg_RNO_0[2]:B, 
  Timer_4/timer_0/overflowReg_RNO_0[2]:B, 
  Timer_2/timer_0/controlReg_RNO_0[2]:A, 
  Timer_4/timer_0/controlReg_RNO_0[2]:A, 
  Timer_1/timer_0/compareReg_RNO_0[2]:A.
NET CoreAPB3_0_APBmslave0_PWDATA[3];  
  Timer_1/timer_0/compareReg_RNO_0[3]:A, 
  Timer_4/timer_0/controlReg_RNO_0[3]:A, 
  Timer_3/timer_0/compareReg_RNO_0[3]:A, 
  Timer_1/timer_0/overflowReg_RNO_0[3]:B, 
  Timer_3/timer_0/controlReg_RNO_0[3]:A, 
  Timer_3/timer_0/overflowReg_RNO_0[3]:B, 
  Timer_2/timer_0/compareReg_RNO_0[3]:A, 
  cc3000fpga_MSS_0/MSS_ADLIB_INST/U_37:PIN3, 
  Timer_2/timer_0/overflowReg_RNO_0[3]:B, 
  Timer_4/timer_0/overflowReg_RNO_0[3]:B, 
  Timer_4/timer_0/compareReg_RNO_0[3]:A, 
  Timer_1/timer_0/controlReg_RNO_0[3]:A, 
  Timer_2/timer_0/controlReg_RNO_0[3]:A.
NET CoreAPB3_0_APBmslave0_PWDATA[4];  
  Timer_3/timer_0/compareReg_RNO_0[4]:A, 
  cc3000fpga_MSS_0/MSS_ADLIB_INST/U_38:PIN1, 
  Timer_2/timer_0/overflowReg_RNO_0[4]:B, 
  Timer_1/timer_0/controlReg_RNO_0[4]:A, 
  Timer_3/timer_0/overflowReg_RNO_0[4]:B, 
  Timer_2/timer_0/controlReg_RNO_0[4]:A, 
  Timer_2/timer_0/compareReg_RNO_0[4]:A, 
  Timer_1/timer_0/overflowReg_RNO_0[4]:B, 
  Timer_4/timer_0/controlReg_RNO_0[4]:A, 
  Timer_4/timer_0/compareReg_RNO_0[4]:A, 
  Timer_4/timer_0/overflowReg_RNO_0[4]:B, 
  Timer_3/timer_0/controlReg_RNO_0[4]:A, 
  Timer_1/timer_0/compareReg_RNO_0[4]:A.
NET CoreAPB3_0_APBmslave0_PWDATA[5];  
  Timer_1/timer_0/controlReg_RNO_0[5]:A, 
  cc3000fpga_MSS_0/MSS_ADLIB_INST/U_38:PIN2, 
  Timer_2/timer_0/controlReg_RNO_0[5]:A, 
  Timer_1/timer_0/compareReg_RNO_0[5]:A, 
  Timer_4/timer_0/controlReg_RNO_0[5]:A, 
  Timer_3/timer_0/compareReg_RNO_0[5]:A, 
  Timer_3/timer_0/overflowReg_RNO_0[5]:B, 
  Timer_2/timer_0/overflowReg_RNO_0[5]:B, 
  Timer_1/timer_0/overflowReg_RNO_0[5]:B, 
  Timer_3/timer_0/controlReg_RNO_0[5]:A, 
  Timer_4/timer_0/overflowReg_RNO_0[5]:B, 
  Timer_2/timer_0/compareReg_RNO_0[5]:A, 
  Timer_4/timer_0/compareReg_RNO_0[5]:A.
NET CoreAPB3_0_APBmslave0_PWDATA[6];  
  Timer_1/timer_0/controlReg_RNO_0[6]:A, 
  cc3000fpga_MSS_0/MSS_ADLIB_INST/U_38:PIN3, 
  Timer_2/timer_0/overflowReg_RNO_0[6]:B, 
  Timer_4/timer_0/compareReg_RNO_0[6]:A, 
  Timer_2/timer_0/controlReg_RNO_0[6]:A, 
  Timer_1/timer_0/overflowReg_RNO_0[6]:B, 
  Timer_4/timer_0/overflowReg_RNO_0[6]:B, 
  Timer_4/timer_0/controlReg_RNO_0[6]:A, 
  Timer_3/timer_0/overflowReg_RNO_0[6]:B, 
  Timer_1/timer_0/compareReg_RNO_0[6]:A, 
  Timer_3/timer_0/compareReg_RNO_0[6]:A, 
  Timer_3/timer_0/controlReg_RNO_0[6]:A, 
  Timer_2/timer_0/compareReg_RNO_0[6]:A.
NET CoreAPB3_0_APBmslave0_PWDATA[7];  
  Timer_2/timer_0/compareReg_RNO_0[7]:A, 
  Timer_4/timer_0/overflowReg_RNO_0[7]:B, 
  Timer_1/timer_0/overflowReg_RNO_0[7]:B, 
  Timer_2/timer_0/overflowReg_RNO_0[7]:B, 
  Timer_3/timer_0/controlReg_RNO_0[7]:A, 
  Timer_4/timer_0/compareReg_RNO_0[7]:A, 
  Timer_3/timer_0/overflowReg_RNO_0[7]:B, 
  cc3000fpga_MSS_0/MSS_ADLIB_INST/U_39:PIN1, 
  Timer_1/timer_0/controlReg_RNO_0[7]:A, 
  Timer_1/timer_0/compareReg_RNO_0[7]:A, 
  Timer_2/timer_0/controlReg_RNO_0[7]:A, 
  Timer_3/timer_0/compareReg_RNO_0[7]:A, 
  Timer_4/timer_0/controlReg_RNO_0[7]:A.
NET CoreAPB3_0_APBmslave0_PWDATA[8];  
  Timer_4/timer_0/compareReg_RNO_0[8]:A, 
  Timer_3/timer_0/overflowReg_RNO_0[8]:B, 
  Timer_1/timer_0/controlReg_RNO_0[8]:A, 
  Timer_2/timer_0/controlReg_RNO_0[8]:A, 
  Timer_1/timer_0/overflowReg_RNO_0[8]:B, 
  Timer_1/timer_0/compareReg_RNO_0[8]:A, 
  Timer_4/timer_0/controlReg_RNO_0[8]:A, 
  Timer_3/timer_0/compareReg_RNO_0[8]:A, 
  cc3000fpga_MSS_0/MSS_ADLIB_INST/U_39:PIN2, 
  Timer_2/timer_0/overflowReg_RNO_0[8]:B, 
  Timer_3/timer_0/controlReg_RNO_0[8]:A, 
  Timer_2/timer_0/compareReg_RNO_0[8]:A, 
  Timer_4/timer_0/overflowReg_RNO_0[8]:B.
NET CoreAPB3_0_APBmslave0_PWDATA[9];  
  Timer_1/timer_0/controlReg_RNO_0[9]:A, 
  Timer_2/timer_0/controlReg_RNO_0[9]:A, 
  Timer_1/timer_0/overflowReg_RNO_0[9]:B, 
  Timer_1/timer_0/compareReg_RNO_0[9]:A, 
  Timer_3/timer_0/compareReg_RNO_0[9]:A, 
  Timer_2/timer_0/overflowReg_RNO_0[9]:B, 
  Timer_4/timer_0/controlReg_RNO_0[9]:A, 
  Timer_3/timer_0/overflowReg_RNO_0[9]:B, 
  Timer_2/timer_0/compareReg_RNO_0[9]:A, 
  cc3000fpga_MSS_0/MSS_ADLIB_INST/U_39:PIN3, 
  Timer_3/timer_0/controlReg_RNO_0[9]:A, 
  Timer_4/timer_0/compareReg_RNO_0[9]:A, 
  Timer_4/timer_0/overflowReg_RNO_0[9]:B.
NET CoreAPB3_0_APBmslave0_PWDATA[10];  
  Timer_2/timer_0/compareReg_RNO_0[10]:A, 
  Timer_2/timer_0/overflowReg_RNO_0[10]:B, 
  Timer_1/timer_0/compareReg_RNO_0[10]:A, 
  Timer_4/timer_0/overflowReg_RNO_0[10]:B, 
  cc3000fpga_MSS_0/MSS_ADLIB_INST/U_40:PIN1, 
  Timer_1/timer_0/controlReg_RNO_0[10]:A, 
  Timer_4/timer_0/controlReg_RNO_0[10]:A, 
  Timer_1/timer_0/overflowReg_RNO_0[10]:B, 
  Timer_3/timer_0/compareReg_RNO_0[10]:A, 
  Timer_3/timer_0/overflowReg_RNO_0[10]:B, 
  Timer_2/timer_0/controlReg_RNO_0[10]:A, 
  Timer_4/timer_0/compareReg_RNO_0[10]:A, 
  Timer_3/timer_0/controlReg_RNO_0[10]:A.
NET CoreAPB3_0_APBmslave0_PWDATA[11];  
  Timer_1/timer_0/compareReg_RNO_0[11]:A, 
  Timer_4/timer_0/controlReg_RNO_0[11]:A, 
  Timer_3/timer_0/overflowReg_RNO_0[11]:B, 
  cc3000fpga_MSS_0/MSS_ADLIB_INST/U_40:PIN2, 
  Timer_2/timer_0/compareReg_RNO_0[11]:A, 
  Timer_1/timer_0/controlReg_RNO_0[11]:A, 
  Timer_4/timer_0/compareReg_RNO_0[11]:A, 
  Timer_2/timer_0/overflowReg_RNO_0[11]:B, 
  Timer_3/timer_0/compareReg_RNO_0[11]:A, 
  Timer_2/timer_0/controlReg_RNO_0[11]:A, 
  Timer_3/timer_0/controlReg_RNO_0[11]:A, 
  Timer_4/timer_0/overflowReg_RNO_0[11]:B, 
  Timer_1/timer_0/overflowReg_RNO_0[11]:B.
NET CoreAPB3_0_APBmslave0_PWDATA[12];  
  Timer_2/timer_0/controlReg_RNO_0[12]:A, 
  Timer_4/timer_0/overflowReg_RNO_0[12]:B, 
  Timer_1/timer_0/controlReg_RNO_0[12]:A, 
  Timer_1/timer_0/overflowReg_RNO_0[12]:B, 
  cc3000fpga_MSS_0/MSS_ADLIB_INST/U_40:PIN3, 
  Timer_3/timer_0/overflowReg_RNO_0[12]:B, 
  Timer_4/timer_0/compareReg_RNO_0[12]:A, 
  Timer_4/timer_0/controlReg_RNO_0[12]:A, 
  Timer_1/timer_0/compareReg_RNO_0[12]:A, 
  Timer_3/timer_0/controlReg_RNO_0[12]:A, 
  Timer_2/timer_0/compareReg_RNO_0[12]:A, 
  Timer_2/timer_0/overflowReg_RNO_0[12]:B, 
  Timer_3/timer_0/compareReg_RNO_0[12]:A.
NET CoreAPB3_0_APBmslave0_PWDATA[13];  
  Timer_2/timer_0/controlReg_RNO_0[13]:A, 
  Timer_1/timer_0/overflowReg_RNO_0[13]:B, 
  cc3000fpga_MSS_0/MSS_ADLIB_INST/U_41:PIN1, 
  Timer_3/timer_0/overflowReg_RNO_0[13]:B, 
  Timer_1/timer_0/compareReg_RNO_0[13]:A, 
  Timer_1/timer_0/controlReg_RNO_0[13]:A, 
  Timer_4/timer_0/compareReg_RNO_0[13]:A, 
  Timer_2/timer_0/compareReg_RNO_0[13]:A, 
  Timer_2/timer_0/overflowReg_RNO_0[13]:B, 
  Timer_3/timer_0/compareReg_RNO_0[13]:A, 
  Timer_4/timer_0/controlReg_RNO_0[13]:A, 
  Timer_3/timer_0/controlReg_RNO_0[13]:A, 
  Timer_4/timer_0/overflowReg_RNO_0[13]:B.
NET CoreAPB3_0_APBmslave0_PWDATA[14];  
  Timer_3/timer_0/controlReg_RNO_0[14]:A, 
  Timer_4/timer_0/overflowReg_RNO_0[14]:B, 
  cc3000fpga_MSS_0/MSS_ADLIB_INST/U_41:PIN2, 
  Timer_1/timer_0/overflowReg_RNO_0[14]:B, 
  Timer_4/timer_0/compareReg_RNO_0[14]:A, 
  Timer_1/timer_0/controlReg_RNO_0[14]:A, 
  Timer_3/timer_0/overflowReg_RNO_0[14]:B, 
  Timer_4/timer_0/controlReg_RNO_0[14]:A, 
  Timer_2/timer_0/compareReg_RNO_0[14]:A, 
  Timer_1/timer_0/compareReg_RNO_0[14]:A, 
  Timer_2/timer_0/controlReg_RNO_0[14]:A, 
  Timer_2/timer_0/overflowReg_RNO_0[14]:B, 
  Timer_3/timer_0/compareReg_RNO_0[14]:A.
NET CoreAPB3_0_APBmslave0_PWDATA[15];  
  Timer_4/timer_0/controlReg_RNO_0[15]:A, 
  Timer_2/timer_0/overflowReg_RNO_0[15]:B, 
  cc3000fpga_MSS_0/MSS_ADLIB_INST/U_41:PIN3, 
  Timer_4/timer_0/overflowReg_RNO_0[15]:B, 
  Timer_2/timer_0/controlReg_RNO_0[15]:A, 
  Timer_1/timer_0/compareReg_RNO_0[15]:A, 
  Timer_1/timer_0/controlReg_RNO_0[15]:A, 
  Timer_3/timer_0/controlReg_RNO_0[15]:A, 
  Timer_1/timer_0/overflowReg_RNO_0[15]:B, 
  Timer_4/timer_0/compareReg_RNO_0[15]:A, 
  Timer_3/timer_0/overflowReg_RNO_0[15]:B, 
  Timer_3/timer_0/compareReg_RNO_0[15]:A, 
  Timer_2/timer_0/compareReg_RNO_0[15]:A.
NET CoreAPB3_0_APBmslave0_PWDATA[16];  
  Timer_4/timer_0/compareReg_RNO_0[16]:A, 
  cc3000fpga_MSS_0/MSS_ADLIB_INST/U_53:PIN1, 
  Timer_3/timer_0/overflowReg_RNO_0[16]:B, 
  Timer_1/timer_0/compareReg_RNO_0[16]:A, 
  Timer_3/timer_0/compareReg_RNO_0[16]:A, 
  Timer_1/timer_0/controlReg_RNO_0[16]:A, 
  Timer_2/timer_0/compareReg_RNO_0[16]:A, 
  Timer_2/timer_0/overflowReg_RNO_0[16]:B, 
  Timer_3/timer_0/controlReg_RNO_0[16]:A, 
  Timer_4/timer_0/controlReg_RNO_0[16]:A, 
  Timer_4/timer_0/overflowReg_RNO_0[16]:B, 
  Timer_1/timer_0/overflowReg_RNO_0[16]:B, 
  Timer_2/timer_0/controlReg_RNO_0[16]:A.
NET CoreAPB3_0_APBmslave0_PWDATA[17];  
  Timer_2/timer_0/controlReg_RNO_0[17]:A, 
  Timer_3/timer_0/controlReg_RNO_0[17]:A, 
  cc3000fpga_MSS_0/MSS_ADLIB_INST/U_53:PIN2, 
  Timer_1/timer_0/overflowReg_RNO_0[17]:B, 
  Timer_3/timer_0/overflowReg_RNO_0[17]:B, 
  Timer_3/timer_0/compareReg_RNO_0[17]:A, 
  Timer_4/timer_0/compareReg_RNO_0[17]:A, 
  Timer_4/timer_0/controlReg_RNO_0[17]:A, 
  Timer_1/timer_0/compareReg_RNO_0[17]:A, 
  Timer_2/timer_0/overflowReg_RNO_0[17]:B, 
  Timer_2/timer_0/compareReg_RNO_0[17]:A, 
  Timer_1/timer_0/controlReg_RNO_0[17]:A, 
  Timer_4/timer_0/overflowReg_RNO_0[17]:B.
NET CoreAPB3_0_APBmslave0_PWDATA[18];  
  Timer_2/timer_0/controlReg_RNO_0[18]:A, 
  Timer_1/timer_0/overflowReg_RNO_0[18]:B, 
  cc3000fpga_MSS_0/MSS_ADLIB_INST/U_53:PIN3, 
  Timer_4/timer_0/controlReg_RNO_0[18]:A, 
  Timer_3/timer_0/overflowReg_RNO_0[18]:B, 
  Timer_1/timer_0/controlReg_RNO_0[18]:A, 
  Timer_2/timer_0/compareReg_RNO_0[18]:A, 
  Timer_2/timer_0/overflowReg_RNO_0[18]:B, 
  Timer_3/timer_0/controlReg_RNO_0[18]:A, 
  Timer_1/timer_0/compareReg_RNO_0[18]:A, 
  Timer_4/timer_0/compareReg_RNO_0[18]:A, 
  Timer_4/timer_0/overflowReg_RNO_0[18]:B, 
  Timer_3/timer_0/compareReg_RNO_0[18]:A.
NET CoreAPB3_0_APBmslave0_PWDATA[19];  
  Timer_2/timer_0/compareReg_RNO_0[19]:A, 
  Timer_1/timer_0/overflowReg_RNO_0[19]:B, 
  Timer_3/timer_0/overflowReg_RNO_0[19]:B, 
  Timer_3/timer_0/compareReg_RNO_0[19]:A, 
  Timer_4/timer_0/controlReg_RNO_0[19]:A, 
  Timer_2/timer_0/overflowReg_RNO_0[19]:B, 
  Timer_1/timer_0/compareReg_RNO_0[19]:A, 
  Timer_2/timer_0/controlReg_RNO_0[19]:A, 
  Timer_4/timer_0/overflowReg_RNO_0[19]:B, 
  cc3000fpga_MSS_0/MSS_ADLIB_INST/U_54:PIN1, 
  Timer_3/timer_0/controlReg_RNO_0[19]:A, 
  Timer_1/timer_0/controlReg_RNO_0[19]:A, 
  Timer_4/timer_0/compareReg_RNO_0[19]:A.
NET CoreAPB3_0_APBmslave0_PWDATA[20];  
  Timer_4/timer_0/controlReg_RNO_0[20]:A, 
  Timer_3/timer_0/compareReg_RNO_0[20]:A, 
  Timer_2/timer_0/controlReg_RNO_0[20]:A, 
  Timer_4/timer_0/overflowReg_RNO_0[20]:B, 
  Timer_2/timer_0/overflowReg_RNO_0[20]:B, 
  Timer_4/timer_0/compareReg_RNO_0[20]:A, 
  Timer_3/timer_0/controlReg_RNO_0[20]:A, 
  Timer_1/timer_0/overflowReg_RNO_0[20]:B, 
  Timer_2/timer_0/compareReg_RNO_0[20]:A, 
  Timer_1/timer_0/compareReg_RNO_0[20]:A, 
  Timer_3/timer_0/overflowReg_RNO_0[20]:B, 
  cc3000fpga_MSS_0/MSS_ADLIB_INST/U_54:PIN2, 
  Timer_1/timer_0/controlReg_RNO_0[20]:A.
NET CoreAPB3_0_APBmslave0_PWDATA[21];  
  Timer_1/timer_0/controlReg_RNO_0[21]:A, 
  Timer_3/timer_0/compareReg_RNO_0[21]:A, 
  Timer_1/timer_0/overflowReg_RNO_0[21]:B, 
  Timer_3/timer_0/overflowReg_RNO_0[21]:B, 
  Timer_2/timer_0/controlReg_RNO_0[21]:A, 
  Timer_3/timer_0/controlReg_RNO_0[21]:A, 
  Timer_1/timer_0/compareReg_RNO_0[21]:A, 
  Timer_4/timer_0/controlReg_RNO_0[21]:A, 
  Timer_4/timer_0/overflowReg_RNO_0[21]:B, 
  Timer_2/timer_0/overflowReg_RNO_0[21]:B, 
  cc3000fpga_MSS_0/MSS_ADLIB_INST/U_54:PIN3, 
  Timer_2/timer_0/compareReg_RNO_0[21]:A, 
  Timer_4/timer_0/compareReg_RNO_0[21]:A.
NET CoreAPB3_0_APBmslave0_PWDATA[22];  
  Timer_3/timer_0/controlReg_RNO_0[22]:A, 
  Timer_2/timer_0/overflowReg_RNO_0[22]:B, 
  Timer_2/timer_0/compareReg_RNO_0[22]:A, 
  cc3000fpga_MSS_0/MSS_ADLIB_INST/U_55:PIN1, 
  Timer_3/timer_0/compareReg_RNO_0[22]:A, 
  Timer_1/timer_0/overflowReg_RNO_0[22]:B, 
  Timer_3/timer_0/overflowReg_RNO_0[22]:B, 
  Timer_2/timer_0/controlReg_RNO_0[22]:A, 
  Timer_1/timer_0/controlReg_RNO_0[22]:A, 
  Timer_4/timer_0/compareReg_RNO_0[22]:A, 
  Timer_1/timer_0/compareReg_RNO_0[22]:A, 
  Timer_4/timer_0/controlReg_RNO_0[22]:A, 
  Timer_4/timer_0/overflowReg_RNO_0[22]:B.
NET CoreAPB3_0_APBmslave0_PWDATA[23];  
  Timer_3/timer_0/compareReg_RNO_0[23]:A, 
  Timer_1/timer_0/overflowReg_RNO_0[23]:B, 
  Timer_3/timer_0/overflowReg_RNO_0[23]:B, 
  cc3000fpga_MSS_0/MSS_ADLIB_INST/U_55:PIN2, 
  Timer_4/timer_0/controlReg_RNO_0[23]:A, 
  Timer_3/timer_0/controlReg_RNO_0[23]:A, 
  Timer_1/timer_0/compareReg_RNO_0[23]:A, 
  Timer_2/timer_0/controlReg_RNO_0[23]:A, 
  Timer_4/timer_0/overflowReg_RNO_0[23]:B, 
  Timer_4/timer_0/compareReg_RNO_0[23]:A, 
  Timer_2/timer_0/overflowReg_RNO_0[23]:B, 
  Timer_1/timer_0/controlReg_RNO_0[23]:A, 
  Timer_2/timer_0/compareReg_RNO_0[23]:A.
NET CoreAPB3_0_APBmslave0_PWDATA[24];  
  Timer_1/timer_0/controlReg_RNO_0[24]:A, 
  Timer_4/timer_0/controlReg_RNO_0[24]:A, 
  Timer_4/timer_0/overflowReg_RNO_0[24]:B, 
  Timer_2/timer_0/overflowReg_RNO_0[24]:B, 
  Timer_2/timer_0/compareReg_RNO_0[24]:A, 
  Timer_1/timer_0/compareReg_RNO_0[24]:A, 
  cc3000fpga_MSS_0/MSS_ADLIB_INST/U_55:PIN3, 
  Timer_3/timer_0/compareReg_RNO_0[24]:A, 
  Timer_1/timer_0/overflowReg_RNO_0[24]:B, 
  Timer_2/timer_0/controlReg_RNO_0[24]:A, 
  Timer_3/timer_0/overflowReg_RNO_0[24]:B, 
  Timer_3/timer_0/controlReg_RNO_0[24]:A, 
  Timer_4/timer_0/compareReg_RNO_0[24]:A.
NET CoreAPB3_0_APBmslave0_PWDATA[25];  
  Timer_3/timer_0/controlReg_RNO_0[25]:A, 
  cc3000fpga_MSS_0/MSS_ADLIB_INST/U_56:PIN1, 
  Timer_4/timer_0/overflowReg_RNO_0[25]:B, 
  Timer_2/timer_0/overflowReg_RNO_0[25]:B, 
  Timer_3/timer_0/compareReg_RNO_0[25]:A, 
  Timer_2/timer_0/compareReg_RNO_0[25]:A, 
  Timer_1/timer_0/overflowReg_RNO_0[25]:B, 
  Timer_4/timer_0/controlReg_RNO_0[25]:A, 
  Timer_3/timer_0/overflowReg_RNO_0[25]:B, 
  Timer_1/timer_0/compareReg_RNO_0[25]:A, 
  Timer_2/timer_0/controlReg_RNO_0[25]:A, 
  Timer_1/timer_0/controlReg_RNO_0[25]:A, 
  Timer_4/timer_0/compareReg_RNO_0[25]:A.
NET CoreAPB3_0_APBmslave0_PWDATA[26];  
  Timer_3/timer_0/controlReg_RNO_0[26]:A, 
  Timer_1/timer_0/overflowReg_RNO_0[26]:B, 
  Timer_3/timer_0/overflowReg_RNO_0[26]:B, 
  cc3000fpga_MSS_0/MSS_ADLIB_INST/U_56:PIN2, 
  Timer_4/timer_0/controlReg_RNO_0[26]:A, 
  Timer_2/timer_0/controlReg_RNO_0[26]:A, 
  Timer_4/timer_0/compareReg_RNO_0[26]:A, 
  Timer_4/timer_0/overflowReg_RNO_0[26]:B, 
  Timer_2/timer_0/overflowReg_RNO_0[26]:B, 
  Timer_1/timer_0/compareReg_RNO_0[26]:A, 
  Timer_3/timer_0/compareReg_RNO_0[26]:A, 
  Timer_2/timer_0/compareReg_RNO_0[26]:A, 
  Timer_1/timer_0/controlReg_RNO_0[26]:A.
NET CoreAPB3_0_APBmslave0_PWDATA[27];  
  Timer_1/timer_0/compareReg_RNO_0[27]:A, 
  cc3000fpga_MSS_0/MSS_ADLIB_INST/U_56:PIN3, 
  Timer_4/timer_0/controlReg_RNO_0[27]:A, 
  Timer_2/timer_0/compareReg_RNO_0[27]:A, 
  Timer_1/timer_0/overflowReg_RNO_0[27]:B, 
  Timer_3/timer_0/overflowReg_RNO_0[27]:B, 
  Timer_1/timer_0/controlReg_RNO_0[27]:A, 
  Timer_2/timer_0/controlReg_RNO_0[27]:A, 
  Timer_3/timer_0/controlReg_RNO_0[27]:A, 
  Timer_3/timer_0/compareReg_RNO_0[27]:A, 
  Timer_4/timer_0/compareReg_RNO_0[27]:A, 
  Timer_4/timer_0/overflowReg_RNO_0[27]:B, 
  Timer_2/timer_0/overflowReg_RNO_0[27]:B.
NET CoreAPB3_0_APBmslave0_PWDATA[28];  
  Timer_2/timer_0/compareReg_RNO_0[28]:A, 
  Timer_1/timer_0/compareReg_RNO_0[28]:A, 
  Timer_1/timer_0/overflowReg_RNO_0[28]:B, 
  Timer_4/timer_0/compareReg_RNO_0[28]:A, 
  cc3000fpga_MSS_0/MSS_ADLIB_INST/U_57:PIN1, 
  Timer_3/timer_0/overflowReg_RNO_0[28]:B, 
  Timer_3/timer_0/controlReg_RNO_0[28]:A, 
  Timer_3/timer_0/compareReg_RNO_0[28]:A, 
  Timer_2/timer_0/controlReg_RNO_0[28]:A, 
  Timer_4/timer_0/controlReg_RNO_0[28]:A, 
  Timer_4/timer_0/overflowReg_RNO_0[28]:B, 
  Timer_2/timer_0/overflowReg_RNO_0[28]:B, 
  Timer_1/timer_0/controlReg_RNO_0[28]:A.
NET CoreAPB3_0_APBmslave0_PWDATA[29];  
  Timer_4/timer_0/controlReg_RNO_0[29]:A, 
  Timer_1/timer_0/compareReg_RNO_0[29]:A, 
  Timer_1/timer_0/overflowReg_RNO_0[29]:B, 
  cc3000fpga_MSS_0/MSS_ADLIB_INST/U_57:PIN2, 
  Timer_3/timer_0/overflowReg_RNO_0[29]:B, 
  Timer_2/timer_0/controlReg_RNO_0[29]:A, 
  Timer_4/timer_0/compareReg_RNO_0[29]:A, 
  Timer_3/timer_0/controlReg_RNO_0[29]:A, 
  Timer_2/timer_0/compareReg_RNO_0[29]:A, 
  Timer_1/timer_0/controlReg_RNO_0[29]:A, 
  Timer_3/timer_0/compareReg_RNO_0[29]:A, 
  Timer_4/timer_0/overflowReg_RNO_0[29]:B, 
  Timer_2/timer_0/overflowReg_RNO_0[29]:B.
NET CoreAPB3_0_APBmslave0_PWDATA[30];  
  Timer_1/timer_0/controlReg_RNO_0[30]:A, 
  Timer_3/timer_0/overflowReg_RNO_0[30]:B, 
  cc3000fpga_MSS_0/MSS_ADLIB_INST/U_57:PIN3, 
  Timer_4/timer_0/overflowReg_RNO_0[30]:B, 
  Timer_2/timer_0/overflowReg_RNO_0[30]:B, 
  Timer_3/timer_0/compareReg_RNO_0[30]:A, 
  Timer_4/timer_0/controlReg_RNO_0[30]:A, 
  Timer_4/timer_0/compareReg_RNO_0[30]:A, 
  Timer_2/timer_0/controlReg_RNO_0[30]:A, 
  Timer_1/timer_0/overflowReg_RNO_0[30]:B, 
  Timer_3/timer_0/controlReg_RNO_0[30]:A, 
  Timer_2/timer_0/compareReg_RNO_0[30]:A, 
  Timer_1/timer_0/compareReg_RNO_0[30]:A.
NET CoreAPB3_0_APBmslave0_PWDATA[31];  
  Timer_4/timer_0/controlReg_RNO_0[31]:A, 
  Timer_2/timer_0/compareReg_RNO_0[31]:A, 
  Timer_4/timer_0/compareReg_RNO_0[31]:A, 
  Timer_1/timer_0/overflowReg_RNO_0[31]:B, 
  Timer_1/timer_0/controlReg_RNO_0[31]:A, 
  Timer_3/timer_0/compareReg_RNO_0[31]:A, 
  Timer_4/timer_0/overflowReg_RNO_0[31]:B, 
  Timer_2/timer_0/controlReg_RNO_0[31]:A, 
  Timer_3/timer_0/controlReg_RNO_0[31]:A, 
  Timer_3/timer_0/overflowReg_RNO_0[31]:B, 
  cc3000fpga_MSS_0/MSS_ADLIB_INST/U_58:PIN1, 
  Timer_1/timer_0/compareReg_RNO_0[31]:A, 
  Timer_2/timer_0/overflowReg_RNO_0[31]:B.
NET CoreAPB3_0_APBmslave0_PWRITE;  Timer_1/BUS_READ_EN_0_a5_0_a5:
  B, cc3000fpga_MSS_0/MSS_ADLIB_INST/U_42:PIN3, 
  Timer_1/BUS_WRITE_EN_0_a5_0_a2_0:B, 
  Timer_2/BUS_READ_EN_0_a5_0_a5:B, Timer_3/BUS_READ_EN_0_a5_0_a5:
  B, Timer_4/BUS_READ_EN_0_a5_0_a5:C.
NET CoreAPB3_0_APBmslave1_PRDATA[0];  
  CoreAPB3_0/CAPB3lOII/PRDATA_0_a5_0[0]:A, 
  Timer_1/timer_0/bus_read_data[0]:Q.
NET CoreAPB3_0_APBmslave1_PRDATA[1];  
  CoreAPB3_0/CAPB3lOII/PRDATA_0_a5_0[1]:A, 
  Timer_1/timer_0/bus_read_data[1]:Q.
NET CoreAPB3_0_APBmslave1_PRDATA[2];  
  CoreAPB3_0/CAPB3lOII/PRDATA_0_a5_0[2]:A, 
  Timer_1/timer_0/bus_read_data[2]:Q.
NET CoreAPB3_0_APBmslave1_PRDATA[3];  
  CoreAPB3_0/CAPB3lOII/PRDATA_0_a5_0[3]:A, 
  Timer_1/timer_0/bus_read_data[3]:Q.
NET CoreAPB3_0_APBmslave1_PRDATA[4];  
  CoreAPB3_0/CAPB3lOII/PRDATA_0_a5_0[4]:A, 
  Timer_1/timer_0/bus_read_data[4]:Q.
NET CoreAPB3_0_APBmslave1_PRDATA[5];  
  CoreAPB3_0/CAPB3lOII/PRDATA_0_a5_0[5]:A, 
  Timer_1/timer_0/bus_read_data[5]:Q.
NET CoreAPB3_0_APBmslave1_PRDATA[6];  
  CoreAPB3_0/CAPB3lOII/PRDATA_0_a5_0[6]:A, 
  Timer_1/timer_0/bus_read_data[6]:Q.
NET CoreAPB3_0_APBmslave1_PRDATA[7];  
  CoreAPB3_0/CAPB3lOII/PRDATA_0_a5_0[7]:A, 
  Timer_1/timer_0/bus_read_data[7]:Q.
NET CoreAPB3_0_APBmslave1_PRDATA[8];  
  CoreAPB3_0/CAPB3lOII/PRDATA_0_0_a5_0[8]:A, 
  Timer_1/timer_0/bus_read_data[8]:Q.
NET CoreAPB3_0_APBmslave1_PRDATA[9];  
  CoreAPB3_0/CAPB3lOII/PRDATA_0_0_a5_0[9]:A, 
  Timer_1/timer_0/bus_read_data[9]:Q.
NET CoreAPB3_0_APBmslave1_PRDATA[10];  
  CoreAPB3_0/CAPB3lOII/PRDATA_0_0_a5_0[10]:A, 
  Timer_1/timer_0/bus_read_data[10]:Q.
NET CoreAPB3_0_APBmslave1_PRDATA[11];  
  CoreAPB3_0/CAPB3lOII/PRDATA_0_0_a5_0[11]:A, 
  Timer_1/timer_0/bus_read_data[11]:Q.
NET CoreAPB3_0_APBmslave1_PRDATA[12];  
  CoreAPB3_0/CAPB3lOII/PRDATA_0_0_a5_0[12]:A, 
  Timer_1/timer_0/bus_read_data[12]:Q.
NET CoreAPB3_0_APBmslave1_PRDATA[13];  
  CoreAPB3_0/CAPB3lOII/PRDATA_0_0_a5_0[13]:A, 
  Timer_1/timer_0/bus_read_data[13]:Q.
NET CoreAPB3_0_APBmslave1_PRDATA[14];  
  CoreAPB3_0/CAPB3lOII/PRDATA_0_a5_0[14]:A, 
  Timer_1/timer_0/bus_read_data[14]:Q.
NET CoreAPB3_0_APBmslave1_PRDATA[15];  
  CoreAPB3_0/CAPB3lOII/PRDATA_0_a5_0[15]:A, 
  Timer_1/timer_0/bus_read_data[15]:Q.
NET CoreAPB3_0_APBmslave1_PRDATA[16];  
  CoreAPB3_0/CAPB3lOII/PRDATA_0_a5_0[16]:A, 
  Timer_1/timer_0/bus_read_data[16]:Q.
NET CoreAPB3_0_APBmslave1_PRDATA[17];  
  CoreAPB3_0/CAPB3lOII/PRDATA_0_a5_0[17]:A, 
  Timer_1/timer_0/bus_read_data[17]:Q.
NET CoreAPB3_0_APBmslave1_PRDATA[18];  
  CoreAPB3_0/CAPB3lOII/PRDATA_0_a5_0[18]:A, 
  Timer_1/timer_0/bus_read_data[18]:Q.
NET CoreAPB3_0_APBmslave1_PRDATA[19];  
  CoreAPB3_0/CAPB3lOII/PRDATA_0_a5_0[19]:A, 
  Timer_1/timer_0/bus_read_data[19]:Q.
NET CoreAPB3_0_APBmslave1_PRDATA[20];  
  CoreAPB3_0/CAPB3lOII/PRDATA_0_a5_0[20]:A, 
  Timer_1/timer_0/bus_read_data[20]:Q.
NET CoreAPB3_0_APBmslave1_PRDATA[21];  
  CoreAPB3_0/CAPB3lOII/PRDATA_0_a5_0[21]:A, 
  Timer_1/timer_0/bus_read_data[21]:Q.
NET CoreAPB3_0_APBmslave1_PRDATA[22];  
  CoreAPB3_0/CAPB3lOII/PRDATA_0_a5_0[22]:A, 
  Timer_1/timer_0/bus_read_data[22]:Q.
NET CoreAPB3_0_APBmslave1_PRDATA[23];  
  CoreAPB3_0/CAPB3lOII/PRDATA_0_a5_0[23]:A, 
  Timer_1/timer_0/bus_read_data[23]:Q.
NET CoreAPB3_0_APBmslave1_PRDATA[24];  
  CoreAPB3_0/CAPB3lOII/PRDATA_0_a5_0[24]:A, 
  Timer_1/timer_0/bus_read_data[24]:Q.
NET CoreAPB3_0_APBmslave1_PRDATA[25];  
  CoreAPB3_0/CAPB3lOII/PRDATA_0_a5_0[25]:A, 
  Timer_1/timer_0/bus_read_data[25]:Q.
NET CoreAPB3_0_APBmslave1_PRDATA[26];  
  CoreAPB3_0/CAPB3lOII/PRDATA_0_a5_0[26]:A, 
  Timer_1/timer_0/bus_read_data[26]:Q.
NET CoreAPB3_0_APBmslave1_PRDATA[27];  
  CoreAPB3_0/CAPB3lOII/PRDATA_0_0_a5_0[27]:A, 
  Timer_1/timer_0/bus_read_data[27]:Q.
NET CoreAPB3_0_APBmslave1_PRDATA[28];  
  CoreAPB3_0/CAPB3lOII/PRDATA_0_0_a5_0[28]:A, 
  Timer_1/timer_0/bus_read_data[28]:Q.
NET CoreAPB3_0_APBmslave1_PRDATA[29];  
  CoreAPB3_0/CAPB3lOII/PRDATA_0_0_a5_0[29]:A, 
  Timer_1/timer_0/bus_read_data[29]:Q.
NET CoreAPB3_0_APBmslave1_PRDATA[30];  
  CoreAPB3_0/CAPB3lOII/PRDATA_0_0_a5_0[30]:A, 
  Timer_1/timer_0/bus_read_data[30]:Q.
NET CoreAPB3_0_APBmslave1_PRDATA[31];  
  CoreAPB3_0/CAPB3lOII/PRDATA_0_0_a5_0[31]:A, 
  Timer_1/timer_0/bus_read_data[31]:Q.
NET CoreAPB3_0_APBmslave2_PRDATA[0];  
  CoreAPB3_0/CAPB3lOII/PRDATA_0_0[0]:A, 
  Timer_2/timer_0/bus_read_data[0]:Q.
NET CoreAPB3_0_APBmslave2_PRDATA[1];  
  CoreAPB3_0/CAPB3lOII/PRDATA_0_1[1]:A, 
  Timer_2/timer_0/bus_read_data[1]:Q.
NET CoreAPB3_0_APBmslave2_PRDATA[2];  
  CoreAPB3_0/CAPB3lOII/PRDATA_0_0[2]:A, 
  Timer_2/timer_0/bus_read_data[2]:Q.
NET CoreAPB3_0_APBmslave2_PRDATA[3];  
  CoreAPB3_0/CAPB3lOII/PRDATA_0_0[3]:A, 
  Timer_2/timer_0/bus_read_data[3]:Q.
NET CoreAPB3_0_APBmslave2_PRDATA[4];  
  CoreAPB3_0/CAPB3lOII/PRDATA_0_0[4]:A, 
  Timer_2/timer_0/bus_read_data[4]:Q.
NET CoreAPB3_0_APBmslave2_PRDATA[5];  
  CoreAPB3_0/CAPB3lOII/PRDATA_0_0[5]:A, 
  Timer_2/timer_0/bus_read_data[5]:Q.
NET CoreAPB3_0_APBmslave2_PRDATA[6];  
  CoreAPB3_0/CAPB3lOII/PRDATA_0_0[6]:A, 
  Timer_2/timer_0/bus_read_data[6]:Q.
NET CoreAPB3_0_APBmslave2_PRDATA[7];  
  CoreAPB3_0/CAPB3lOII/PRDATA_0_0[7]:A, 
  Timer_2/timer_0/bus_read_data[7]:Q.
NET CoreAPB3_0_APBmslave2_PRDATA[8];  
  CoreAPB3_0/CAPB3lOII/PRDATA_0_0_0[8]:A, 
  Timer_2/timer_0/bus_read_data[8]:Q.
NET CoreAPB3_0_APBmslave2_PRDATA[9];  
  CoreAPB3_0/CAPB3lOII/PRDATA_0_0_0[9]:A, 
  Timer_2/timer_0/bus_read_data[9]:Q.
NET CoreAPB3_0_APBmslave2_PRDATA[10];  
  CoreAPB3_0/CAPB3lOII/PRDATA_0_0_0[10]:A, 
  Timer_2/timer_0/bus_read_data[10]:Q.
NET CoreAPB3_0_APBmslave2_PRDATA[11];  
  CoreAPB3_0/CAPB3lOII/PRDATA_0_0_0[11]:A, 
  Timer_2/timer_0/bus_read_data[11]:Q.
NET CoreAPB3_0_APBmslave2_PRDATA[12];  
  CoreAPB3_0/CAPB3lOII/PRDATA_0_0_0[12]:A, 
  Timer_2/timer_0/bus_read_data[12]:Q.
NET CoreAPB3_0_APBmslave2_PRDATA[13];  
  CoreAPB3_0/CAPB3lOII/PRDATA_0_0_0[13]:A, 
  Timer_2/timer_0/bus_read_data[13]:Q.
NET CoreAPB3_0_APBmslave2_PRDATA[14];  
  CoreAPB3_0/CAPB3lOII/PRDATA_0_0[14]:A, 
  Timer_2/timer_0/bus_read_data[14]:Q.
NET CoreAPB3_0_APBmslave2_PRDATA[15];  
  CoreAPB3_0/CAPB3lOII/PRDATA_0_0[15]:A, 
  Timer_2/timer_0/bus_read_data[15]:Q.
NET CoreAPB3_0_APBmslave2_PRDATA[16];  
  CoreAPB3_0/CAPB3lOII/PRDATA_0_0[16]:A, 
  Timer_2/timer_0/bus_read_data[16]:Q.
NET CoreAPB3_0_APBmslave2_PRDATA[17];  
  CoreAPB3_0/CAPB3lOII/PRDATA_0_0[17]:A, 
  Timer_2/timer_0/bus_read_data[17]:Q.
NET CoreAPB3_0_APBmslave2_PRDATA[18];  
  CoreAPB3_0/CAPB3lOII/PRDATA_0_0[18]:A, 
  Timer_2/timer_0/bus_read_data[18]:Q.
NET CoreAPB3_0_APBmslave2_PRDATA[19];  
  CoreAPB3_0/CAPB3lOII/PRDATA_0_0[19]:A, 
  Timer_2/timer_0/bus_read_data[19]:Q.
NET CoreAPB3_0_APBmslave2_PRDATA[20];  
  CoreAPB3_0/CAPB3lOII/PRDATA_0_0[20]:A, 
  Timer_2/timer_0/bus_read_data[20]:Q.
NET CoreAPB3_0_APBmslave2_PRDATA[21];  
  CoreAPB3_0/CAPB3lOII/PRDATA_0_0[21]:A, 
  Timer_2/timer_0/bus_read_data[21]:Q.
NET CoreAPB3_0_APBmslave2_PRDATA[22];  
  CoreAPB3_0/CAPB3lOII/PRDATA_0_0[22]:A, 
  Timer_2/timer_0/bus_read_data[22]:Q.
NET CoreAPB3_0_APBmslave2_PRDATA[23];  
  CoreAPB3_0/CAPB3lOII/PRDATA_0_0[23]:A, 
  Timer_2/timer_0/bus_read_data[23]:Q.
NET CoreAPB3_0_APBmslave2_PRDATA[24];  
  CoreAPB3_0/CAPB3lOII/PRDATA_0_0[24]:A, 
  Timer_2/timer_0/bus_read_data[24]:Q.
NET CoreAPB3_0_APBmslave2_PRDATA[25];  
  CoreAPB3_0/CAPB3lOII/PRDATA_0_0[25]:A, 
  Timer_2/timer_0/bus_read_data[25]:Q.
NET CoreAPB3_0_APBmslave2_PRDATA[26];  
  CoreAPB3_0/CAPB3lOII/PRDATA_0_0[26]:A, 
  Timer_2/timer_0/bus_read_data[26]:Q.
NET CoreAPB3_0_APBmslave2_PRDATA[27];  
  CoreAPB3_0/CAPB3lOII/PRDATA_0_0_0[27]:A, 
  Timer_2/timer_0/bus_read_data[27]:Q.
NET CoreAPB3_0_APBmslave2_PRDATA[28];  
  CoreAPB3_0/CAPB3lOII/PRDATA_0_0_0[28]:A, 
  Timer_2/timer_0/bus_read_data[28]:Q.
NET CoreAPB3_0_APBmslave2_PRDATA[29];  
  CoreAPB3_0/CAPB3lOII/PRDATA_0_0_0[29]:A, 
  Timer_2/timer_0/bus_read_data[29]:Q.
NET CoreAPB3_0_APBmslave2_PRDATA[30];  
  CoreAPB3_0/CAPB3lOII/PRDATA_0_0_0[30]:A, 
  Timer_2/timer_0/bus_read_data[30]:Q.
NET CoreAPB3_0_APBmslave2_PRDATA[31];  
  CoreAPB3_0/CAPB3lOII/PRDATA_0_0_0[31]:A, 
  Timer_2/timer_0/bus_read_data[31]:Q.
NET CoreAPB3_0_APBmslave3_PRDATA[0];  
  CoreAPB3_0/CAPB3lOII/PRDATA_0_a5[0]:A, 
  Timer_3/timer_0/bus_read_data[0]:Q.
NET CoreAPB3_0_APBmslave3_PRDATA[1];  
  CoreAPB3_0/CAPB3lOII/PRDATA_0_a5[1]:A, 
  Timer_3/timer_0/bus_read_data[1]:Q.
NET CoreAPB3_0_APBmslave3_PRDATA[2];  
  CoreAPB3_0/CAPB3lOII/PRDATA_0_a5[2]:A, 
  Timer_3/timer_0/bus_read_data[2]:Q.
NET CoreAPB3_0_APBmslave3_PRDATA[3];  
  CoreAPB3_0/CAPB3lOII/PRDATA_0_a5[3]:A, 
  Timer_3/timer_0/bus_read_data[3]:Q.
NET CoreAPB3_0_APBmslave3_PRDATA[4];  
  CoreAPB3_0/CAPB3lOII/PRDATA_0_a5[4]:A, 
  Timer_3/timer_0/bus_read_data[4]:Q.
NET CoreAPB3_0_APBmslave3_PRDATA[5];  
  CoreAPB3_0/CAPB3lOII/PRDATA_0_a5[5]:A, 
  Timer_3/timer_0/bus_read_data[5]:Q.
NET CoreAPB3_0_APBmslave3_PRDATA[6];  
  CoreAPB3_0/CAPB3lOII/PRDATA_0_a5[6]:A, 
  Timer_3/timer_0/bus_read_data[6]:Q.
NET CoreAPB3_0_APBmslave3_PRDATA[7];  
  CoreAPB3_0/CAPB3lOII/PRDATA_0_a5[7]:A, 
  Timer_3/timer_0/bus_read_data[7]:Q.
NET CoreAPB3_0_APBmslave3_PRDATA[8];  
  CoreAPB3_0/CAPB3lOII/PRDATA_0_0_a5[8]:A, 
  Timer_3/timer_0/bus_read_data[8]:Q.
NET CoreAPB3_0_APBmslave3_PRDATA[9];  
  CoreAPB3_0/CAPB3lOII/PRDATA_0_0_a5[9]:A, 
  Timer_3/timer_0/bus_read_data[9]:Q.
NET CoreAPB3_0_APBmslave3_PRDATA[10];  
  CoreAPB3_0/CAPB3lOII/PRDATA_0_0_a5[10]:A, 
  Timer_3/timer_0/bus_read_data[10]:Q.
NET CoreAPB3_0_APBmslave3_PRDATA[11];  
  CoreAPB3_0/CAPB3lOII/PRDATA_0_0_a5[11]:A, 
  Timer_3/timer_0/bus_read_data[11]:Q.
NET CoreAPB3_0_APBmslave3_PRDATA[12];  
  CoreAPB3_0/CAPB3lOII/PRDATA_0_0_a5[12]:A, 
  Timer_3/timer_0/bus_read_data[12]:Q.
NET CoreAPB3_0_APBmslave3_PRDATA[13];  
  CoreAPB3_0/CAPB3lOII/PRDATA_0_0_a5[13]:A, 
  Timer_3/timer_0/bus_read_data[13]:Q.
NET CoreAPB3_0_APBmslave3_PRDATA[14];  
  CoreAPB3_0/CAPB3lOII/PRDATA_0_a5[14]:A, 
  Timer_3/timer_0/bus_read_data[14]:Q.
NET CoreAPB3_0_APBmslave3_PRDATA[15];  
  CoreAPB3_0/CAPB3lOII/PRDATA_0_a5[15]:A, 
  Timer_3/timer_0/bus_read_data[15]:Q.
NET CoreAPB3_0_APBmslave3_PRDATA[16];  
  CoreAPB3_0/CAPB3lOII/PRDATA_0_a5[16]:A, 
  Timer_3/timer_0/bus_read_data[16]:Q.
NET CoreAPB3_0_APBmslave3_PRDATA[17];  
  CoreAPB3_0/CAPB3lOII/PRDATA_0_a5[17]:A, 
  Timer_3/timer_0/bus_read_data[17]:Q.
NET CoreAPB3_0_APBmslave3_PRDATA[18];  
  CoreAPB3_0/CAPB3lOII/PRDATA_0_a5[18]:A, 
  Timer_3/timer_0/bus_read_data[18]:Q.
NET CoreAPB3_0_APBmslave3_PRDATA[19];  
  CoreAPB3_0/CAPB3lOII/PRDATA_0_a5[19]:A, 
  Timer_3/timer_0/bus_read_data[19]:Q.
NET CoreAPB3_0_APBmslave3_PRDATA[20];  
  CoreAPB3_0/CAPB3lOII/PRDATA_0_a5[20]:A, 
  Timer_3/timer_0/bus_read_data[20]:Q.
NET CoreAPB3_0_APBmslave3_PRDATA[21];  
  CoreAPB3_0/CAPB3lOII/PRDATA_0_a5[21]:A, 
  Timer_3/timer_0/bus_read_data[21]:Q.
NET CoreAPB3_0_APBmslave3_PRDATA[22];  
  CoreAPB3_0/CAPB3lOII/PRDATA_0_a5[22]:A, 
  Timer_3/timer_0/bus_read_data[22]:Q.
NET CoreAPB3_0_APBmslave3_PRDATA[23];  
  CoreAPB3_0/CAPB3lOII/PRDATA_0_a5[23]:A, 
  Timer_3/timer_0/bus_read_data[23]:Q.
NET CoreAPB3_0_APBmslave3_PRDATA[24];  
  CoreAPB3_0/CAPB3lOII/PRDATA_0_a5[24]:A, 
  Timer_3/timer_0/bus_read_data[24]:Q.
NET CoreAPB3_0_APBmslave3_PRDATA[25];  
  CoreAPB3_0/CAPB3lOII/PRDATA_0_a5[25]:A, 
  Timer_3/timer_0/bus_read_data[25]:Q.
NET CoreAPB3_0_APBmslave3_PRDATA[26];  
  CoreAPB3_0/CAPB3lOII/PRDATA_0_a5[26]:A, 
  Timer_3/timer_0/bus_read_data[26]:Q.
NET CoreAPB3_0_APBmslave3_PRDATA[27];  
  CoreAPB3_0/CAPB3lOII/PRDATA_0_0_a5[27]:A, 
  Timer_3/timer_0/bus_read_data[27]:Q.
NET CoreAPB3_0_APBmslave3_PRDATA[28];  
  CoreAPB3_0/CAPB3lOII/PRDATA_0_0_a5[28]:A, 
  Timer_3/timer_0/bus_read_data[28]:Q.
NET CoreAPB3_0_APBmslave3_PRDATA[29];  
  CoreAPB3_0/CAPB3lOII/PRDATA_0_0_a5[29]:A, 
  Timer_3/timer_0/bus_read_data[29]:Q.
NET CoreAPB3_0_APBmslave3_PRDATA[30];  
  CoreAPB3_0/CAPB3lOII/PRDATA_0_0_a5[30]:A, 
  Timer_3/timer_0/bus_read_data[30]:Q.
NET CoreAPB3_0_APBmslave3_PRDATA[31];  
  CoreAPB3_0/CAPB3lOII/PRDATA_0_0_a5[31]:A, 
  Timer_3/timer_0/bus_read_data[31]:Q.
NET CoreAPB3_0_APBmslave4_PRDATA[0];  
  CoreAPB3_0/CAPB3lOII/PRDATA_0_a5_2[0]:C, 
  Timer_4/timer_0/bus_read_data[0]:Q.
NET CoreAPB3_0_APBmslave4_PRDATA[1];  
  CoreAPB3_0/CAPB3lOII/PRDATA_0_a5_2[1]:C, 
  Timer_4/timer_0/bus_read_data[1]:Q.
NET CoreAPB3_0_APBmslave4_PRDATA[2];  
  CoreAPB3_0/CAPB3lOII/PRDATA_0_a5_2[2]:C, 
  Timer_4/timer_0/bus_read_data[2]:Q.
NET CoreAPB3_0_APBmslave4_PRDATA[3];  
  CoreAPB3_0/CAPB3lOII/PRDATA_0_a5_2[3]:C, 
  Timer_4/timer_0/bus_read_data[3]:Q.
NET CoreAPB3_0_APBmslave4_PRDATA[4];  
  CoreAPB3_0/CAPB3lOII/PRDATA_0_a5_2[4]:C, 
  Timer_4/timer_0/bus_read_data[4]:Q.
NET CoreAPB3_0_APBmslave4_PRDATA[5];  
  CoreAPB3_0/CAPB3lOII/PRDATA_0_a5_2[5]:C, 
  Timer_4/timer_0/bus_read_data[5]:Q.
NET CoreAPB3_0_APBmslave4_PRDATA[6];  
  CoreAPB3_0/CAPB3lOII/PRDATA_0_a5_2[6]:C, 
  Timer_4/timer_0/bus_read_data[6]:Q.
NET CoreAPB3_0_APBmslave4_PRDATA[7];  
  CoreAPB3_0/CAPB3lOII/PRDATA_0_a5_2[7]:C, 
  Timer_4/timer_0/bus_read_data[7]:Q.
NET CoreAPB3_0_APBmslave4_PRDATA[8];  
  CoreAPB3_0/CAPB3lOII/PRDATA_0_0_a5_2[8]:C, 
  Timer_4/timer_0/bus_read_data[8]:Q.
NET CoreAPB3_0_APBmslave4_PRDATA[9];  
  CoreAPB3_0/CAPB3lOII/PRDATA_0_0_a5_2[9]:C, 
  Timer_4/timer_0/bus_read_data[9]:Q.
NET CoreAPB3_0_APBmslave4_PRDATA[10];  
  CoreAPB3_0/CAPB3lOII/PRDATA_0_0_a5_2[10]:C, 
  Timer_4/timer_0/bus_read_data[10]:Q.
NET CoreAPB3_0_APBmslave4_PRDATA[11];  
  CoreAPB3_0/CAPB3lOII/PRDATA_0_0_a5_2[11]:C, 
  Timer_4/timer_0/bus_read_data[11]:Q.
NET CoreAPB3_0_APBmslave4_PRDATA[12];  
  CoreAPB3_0/CAPB3lOII/PRDATA_0_0_a5_2[12]:C, 
  Timer_4/timer_0/bus_read_data[12]:Q.
NET CoreAPB3_0_APBmslave4_PRDATA[13];  
  CoreAPB3_0/CAPB3lOII/PRDATA_0_0_a5_2[13]:C, 
  Timer_4/timer_0/bus_read_data[13]:Q.
NET CoreAPB3_0_APBmslave4_PRDATA[14];  
  CoreAPB3_0/CAPB3lOII/PRDATA_0_a5_2[14]:C, 
  Timer_4/timer_0/bus_read_data[14]:Q.
NET CoreAPB3_0_APBmslave4_PRDATA[15];  
  CoreAPB3_0/CAPB3lOII/PRDATA_0_a5_2[15]:C, 
  Timer_4/timer_0/bus_read_data[15]:Q.
NET CoreAPB3_0_APBmslave4_PRDATA[16];  
  CoreAPB3_0/CAPB3lOII/PRDATA_0_a5_2[16]:C, 
  Timer_4/timer_0/bus_read_data[16]:Q.
NET CoreAPB3_0_APBmslave4_PRDATA[17];  
  CoreAPB3_0/CAPB3lOII/PRDATA_0_a5_2[17]:C, 
  Timer_4/timer_0/bus_read_data[17]:Q.
NET CoreAPB3_0_APBmslave4_PRDATA[18];  
  CoreAPB3_0/CAPB3lOII/PRDATA_0_a5_2[18]:C, 
  Timer_4/timer_0/bus_read_data[18]:Q.
NET CoreAPB3_0_APBmslave4_PRDATA[19];  
  CoreAPB3_0/CAPB3lOII/PRDATA_0_a5_2[19]:C, 
  Timer_4/timer_0/bus_read_data[19]:Q.
NET CoreAPB3_0_APBmslave4_PRDATA[20];  
  CoreAPB3_0/CAPB3lOII/PRDATA_0_a5_2[20]:C, 
  Timer_4/timer_0/bus_read_data[20]:Q.
NET CoreAPB3_0_APBmslave4_PRDATA[21];  
  CoreAPB3_0/CAPB3lOII/PRDATA_0_a5_2[21]:C, 
  Timer_4/timer_0/bus_read_data[21]:Q.
NET CoreAPB3_0_APBmslave4_PRDATA[22];  
  CoreAPB3_0/CAPB3lOII/PRDATA_0_a5_2[22]:C, 
  Timer_4/timer_0/bus_read_data[22]:Q.
NET CoreAPB3_0_APBmslave4_PRDATA[23];  
  CoreAPB3_0/CAPB3lOII/PRDATA_0_a5_2[23]:C, 
  Timer_4/timer_0/bus_read_data[23]:Q.
NET CoreAPB3_0_APBmslave4_PRDATA[24];  
  CoreAPB3_0/CAPB3lOII/PRDATA_0_a5_2[24]:C, 
  Timer_4/timer_0/bus_read_data[24]:Q.
NET CoreAPB3_0_APBmslave4_PRDATA[25];  
  CoreAPB3_0/CAPB3lOII/PRDATA_0_a5_2[25]:C, 
  Timer_4/timer_0/bus_read_data[25]:Q.
NET CoreAPB3_0_APBmslave4_PRDATA[26];  
  CoreAPB3_0/CAPB3lOII/PRDATA_0_a5_2[26]:C, 
  Timer_4/timer_0/bus_read_data[26]:Q.
NET CoreAPB3_0_APBmslave4_PRDATA[27];  
  CoreAPB3_0/CAPB3lOII/PRDATA_0_0_a5_2[27]:C, 
  Timer_4/timer_0/bus_read_data[27]:Q.
NET CoreAPB3_0_APBmslave4_PRDATA[28];  
  CoreAPB3_0/CAPB3lOII/PRDATA_0_0_a5_2[28]:C, 
  Timer_4/timer_0/bus_read_data[28]:Q.
NET CoreAPB3_0_APBmslave4_PRDATA[29];  
  CoreAPB3_0/CAPB3lOII/PRDATA_0_0_a5_2[29]:C, 
  Timer_4/timer_0/bus_read_data[29]:Q.
NET CoreAPB3_0_APBmslave4_PRDATA[30];  
  CoreAPB3_0/CAPB3lOII/PRDATA_0_0_a5_2[30]:C, 
  Timer_4/timer_0/bus_read_data[30]:Q.
NET CoreAPB3_0_APBmslave4_PRDATA[31];  
  CoreAPB3_0/CAPB3lOII/PRDATA_0_0_a5_2[31]:C, 
  Timer_4/timer_0/bus_read_data[31]:Q.
NET SPI_1_CLK;  SPI_1_CLK, cc3000fpga_MSS_0/MSS_SPI_1_CLK/U0:PAD; 
  RES_PULL:NR%NONE, IO_THRESH:NR%LVTTL, SLEW:LR%HIGH, OUT_DRIVE:
  LR%8, HARDWIRED:PAD, SCHMITT_TRIGGER:NR%OFF, SKEW:LR%OFF.
NET SPI_1_SS;  SPI_1_SS, cc3000fpga_MSS_0/MSS_SPI_1_SS/U0:PAD; 
  RES_PULL:NR%NONE, IO_THRESH:NR%LVTTL, SLEW:LR%HIGH, OUT_DRIVE:
  LR%8, HARDWIRED:PAD, SCHMITT_TRIGGER:NR%OFF, SKEW:LR%OFF.
NET LED_0;  LED_0, LED_0_pad/U0/U0:PAD; RES_PULL:LW%NONE, 
  IO_THRESH:LW%LVTTL, SLEW:LW%HIGH, OUT_DRIVE:LW%12, HARDWIRED:
  PAD.
NET LED_1;  LED_1, LED_1_pad/U0/U0:PAD; RES_PULL:LW%NONE, 
  IO_THRESH:LW%LVTTL, SLEW:LW%HIGH, OUT_DRIVE:LW%12, HARDWIRED:
  PAD.
NET LED_2;  LED_2, LED_2_pad/U0/U0:PAD; RES_PULL:LW%NONE, 
  IO_THRESH:LW%LVTTL, SLEW:LW%HIGH, OUT_DRIVE:LW%12, HARDWIRED:
  PAD.
NET LED_B;  LED_B, LED_B_pad/U0/U0:PAD; RES_PULL:LW%NONE, 
  IO_THRESH:LW%LVTTL, SLEW:LW%HIGH, OUT_DRIVE:LW%12, HARDWIRED:
  PAD.
NET LED_G;  LED_G, LED_G_pad/U0/U0:PAD; RES_PULL:LW%NONE, 
  IO_THRESH:LW%LVTTL, SLEW:LW%HIGH, OUT_DRIVE:LW%12, HARDWIRED:
  PAD.
NET LED_R;  LED_R, LED_R_pad/U0/U0:PAD; RES_PULL:LW%NONE, 
  IO_THRESH:LW%LVTTL, SLEW:LW%HIGH, OUT_DRIVE:LW%12, HARDWIRED:
  PAD.
NET SPI_SS_PIN;  SPI_SS_PIN, SPI_SS_PIN_pad/U0/U0:PAD; RES_PULL:
  LW%NONE, IO_THRESH:LW%LVTTL, SLEW:LW%HIGH, OUT_DRIVE:LW%12, 
  HARDWIRED:PAD.
NET Timer_4_timer_0_WRITE_overflowReset11;  
  Timer_4/timer_0/bus_read_data_10_iv_0_RNO[14]:A, 
  Timer_3/timer_0/bus_read_data_RNO_2[1]:B, 
  Timer_1/timer_0/bus_read_data_RNO_1[18]:B, 
  Timer_2/timer_0/bus_read_data_RNO_1[4]:B, 
  Timer_2/timer_0/bus_read_data_RNO_1[5]:B, 
  Timer_3/timer_0/bus_read_data_RNO_1[15]:B, 
  Timer_1/timer_0/bus_read_data_RNO_1[6]:B, 
  Timer_4/timer_0/bus_read_data_RNO_1[19]:B, 
  Timer_1/timer_0/compareReg_1_sqmuxa_i:B, 
  Timer_1/timer_0/bus_read_data_RNO_1[13]:B, 
  Timer_2/timer_0/bus_read_data_RNO_1[3]:B, 
  Timer_4/timer_0/bus_read_data_RNO_1[11]:B, 
  Timer_4/timer_0/bus_read_data_RNO_3[1]:B, 
  Timer_4/timer_0/bus_read_data_RNO_1[27]:B, 
  Timer_2/timer_0/bus_read_data_RNO_1[17]:B, 
  Timer_1/timer_0/bus_read_data_RNO_1[20]:B, 
  Timer_2/timer_0/bus_read_data_RNO_3[8]:B, 
  Timer_3/timer_0/bus_read_data_RNO_1[28]:B, 
  Timer_4/timer_0/bus_read_data_RNO_1[3]:B, 
  Timer_3/timer_0/bus_read_data_RNO_1[16]:B, 
  Timer_3/timer_0/compareReg_1_sqmuxa_i_0:B, 
  Timer_3/timer_0/bus_read_data_RNO_1[2]:B, 
  Timer_4/timer_0/bus_read_data_RNO_3[31]:B, 
  Timer_1/timer_0/bus_read_data_RNO_0[8]:B, 
  Timer_4/timer_0/bus_read_data_RNO_1[10]:B, 
  Timer_1/timer_0/bus_read_data_RNO_1[17]:B, 
  Timer_4/timer_0/bus_read_data_RNO_1[22]:B, 
  Timer_4/timer_0/bus_read_data_RNO_1[9]:B, 
  Timer_3/timer_0/bus_read_data_RNO_1[19]:B, 
  Timer_3/timer_0/bus_read_data_RNO_1[3]:B, 
  Timer_3/timer_0/bus_read_data_RNO_3[8]:B, 
  Timer_2/timer_0/bus_read_data_RNO_1[24]:B, 
  Timer_2/timer_0/bus_read_data_RNO_1[12]:B, 
  Timer_1/timer_0/bus_read_data_RNO_3[23]:B, 
  Timer_2/timer_0/bus_read_data_RNO_1[6]:B, 
  Timer_4/timer_0/bus_read_data_RNO_1[4]:B, 
  Timer_3/timer_0/bus_read_data_RNO_1[11]:B, 
  Timer_4/timer_0/bus_read_data_RNO_1[5]:B, 
  Timer_2/timer_0/bus_read_data_RNO_1[28]:B, 
  Timer_4/timer_0/bus_read_data_RNO_3[0]:B, 
  Timer_2/timer_0/bus_read_data_RNO_1[15]:B, 
  Timer_3/timer_0/bus_read_data_RNO_3[4]:B, 
  Timer_2/timer_0/bus_read_data_RNO_1[7]:B, 
  Timer_4/timer_0/bus_read_data_RNO_3[30]:B, 
  Timer_3/timer_0/bus_read_data_RNO_1[7]:B, 
  Timer_3/timer_0/bus_read_data_RNO_3[10]:B, 
  Timer_3/timer_0/bus_read_data_RNO_1[27]:B, 
  Timer_1/timer_0/bus_read_data_RNO_3[31]:B, 
  Timer_1/timer_0/bus_read_data_RNO_1[12]:B, 
  Timer_4/timer_0/bus_read_data_RNO_3[23]:B, 
  Timer_1/timer_0/bus_read_data_RNO_1[15]:B, 
  Timer_4/timer_0/bus_read_data_RNO_1[26]:B, 
  Timer_4/timer_0/bus_read_data_RNO_1[2]:B, 
  Timer_1/timer_0/compareReg_1_sqmuxa_i_0:B, 
  Timer_2/timer_0/compareReg_1_sqmuxa_i:B, 
  Timer_1/timer_0/bus_read_data_RNO_1[24]:B, 
  Timer_1/timer_0/bus_read_data_RNO_3[30]:B, 
  Timer_3/timer_0/bus_read_data_RNO_1[22]:B, 
  Timer_2/timer_0/bus_read_data_RNO_3[31]:B, 
  Timer_1/timer_0/bus_read_data_RNO_1[7]:B, 
  Timer_2/timer_0/bus_read_data_RNO_1[27]:B, 
  Timer_1/timer_0/bus_read_data_RNO_1[28]:B, 
  Timer_4/timer_0/bus_read_data_RNO_1[21]:B, 
  Timer_2/timer_0/bus_read_data_RNO_1[19]:B, 
  Timer_2/timer_0/bus_read_data_RNO_1[11]:B, 
  Timer_1/timer_0/bus_read_data_RNO_1[16]:B, 
  Timer_4/timer_0/compareReg_1_sqmuxa_i:B, 
  Timer_1/timer_0/bus_read_data_RNO_1[9]:B, 
  Timer_1/timer_0/bus_read_data_RNO_1[3]:B, 
  Timer_4/timer_0/bus_read_data_RNO_1[18]:B, 
  Timer_2/timer_0/bus_read_data_RNO_3[13]:B, 
  Timer_1/timer_0/bus_read_data_RNO_1[19]:B, 
  Timer_1/timer_0/bus_read_data_RNO_3[25]:B, 
  Timer_4/timer_0/bus_read_data_RNO_1[13]:B, 
  Timer_2/timer_0/bus_read_data_RNO_3[30]:B, 
  Timer_2/timer_0/bus_read_data_RNO_1[22]:B, 
  Timer_1/timer_0/bus_read_data_RNO_1[11]:B, 
  Timer_3/timer_0/bus_read_data_RNO_3[25]:B, 
  Timer_4/timer_0/bus_read_data_RNO_1[20]:B, 
  Timer_4/timer_0/bus_read_data_RNO_3[8]:B, 
  Timer_2/timer_0/bus_read_data_RNO_3[0]:B, 
  Timer_3/timer_0/bus_read_data_RNO_1[26]:B, 
  Timer_2/timer_0/bus_read_data_RNO_1[10]:B, 
  Timer_3/timer_0/compareReg_1_sqmuxa_i:B, 
  Timer_1/timer_0/bus_read_data_RNO_1[27]:B, 
  Timer_2/timer_0/bus_read_data_RNO_3[23]:B, 
  Timer_4/timer_0/bus_read_data_RNO_3[25]:B, 
  Timer_2/timer_0/compareReg_1_sqmuxa_i_0:B, 
  Timer_3/timer_0/bus_read_data_RNO_1[29]:B, 
  Timer_3/timer_0/bus_read_data_RNO_1[14]:B, 
  Timer_3/timer_0/bus_read_data_RNO_1[21]:B, 
  Timer_3/timer_0/bus_read_data_RNO_3[6]:B, 
  Timer_1/timer_0/bus_read_data_RNO_1[10]:B, 
  Timer_4/timer_0/bus_read_data_RNO_1[17]:B, 
  Timer_3/timer_0/bus_read_data_RNO_1[18]:B, 
  Timer_4/timer_0/compareReg_1_sqmuxa_i_0:B, 
  Timer_3/timer_0/bus_read_data_10_iv_0[24]:A, 
  Timer_3/timer_0/bus_read_data_RNO_3[31]:B, 
  Timer_3/timer_0/bus_read_data_RNO_1[13]:B, 
  Timer_2/timer_0/bus_read_data_RNO_1[26]:B, 
  Timer_2/timer_0/bus_read_data_RNO_3[1]:B, 
  Timer_3/timer_0/bus_read_data_RNO_1[0]:B, 
  Timer_1/timer_0/bus_read_data_RNO_1[22]:B, 
  Timer_4/timer_0/bus_read_data_RNO_1[7]:B, 
  Timer_1/timer_0/bus_read_data_RNO_1[2]:B, 
  Timer_3/timer_0/bus_read_data_RNO_1[5]:B, 
  Timer_2/timer_0/bus_read_data_RNO_1[29]:B, 
  Timer_3/timer_0/bus_read_data_RNO_1[9]:B, 
  Timer_2/timer_0/bus_read_data_RNO_1[21]:B, 
  Timer_4/timer_0/bus_read_data_10_iv_0[29]:A, 
  Timer_4/timer_0/bus_read_data_RNO_1[12]:B, 
  Timer_3/timer_0/bus_read_data_RNO_3[30]:B, I_260/U_CLKSRC/U_GL:
  GL, Timer_1/timer_0/bus_read_data_RNO_1[0]:B, 
  Timer_4/timer_0/bus_read_data_RNO_1[15]:B, 
  Timer_3/timer_0/bus_read_data_RNO_1[17]:B, 
  Timer_1/timer_0/bus_read_data_RNO_1[4]:B, 
  Timer_3/timer_0/bus_read_data_10_iv_0_1[23]:A, 
  Timer_4/timer_0/bus_read_data_RNO_1[24]:B, 
  Timer_2/timer_0/bus_read_data_RNO_1[2]:B, 
  Timer_3/timer_0/bus_read_data_RNO_3[20]:B, 
  Timer_2/timer_0/bus_read_data_RNO_1[14]:B, 
  Timer_4/timer_0/bus_read_data_RNO_1[28]:B, 
  Timer_1/timer_0/bus_read_data_RNO_1[26]:B, 
  Timer_4/timer_0/bus_read_data_RNO_1[6]:B, 
  Timer_2/timer_0/bus_read_data_RNO_1[20]:B, 
  Timer_2/timer_0/bus_read_data_RNO_1[18]:B, 
  Timer_1/timer_0/bus_read_data_RNO_1[5]:B, 
  Timer_2/timer_0/bus_read_data_RNO_3[9]:B, 
  Timer_2/timer_0/bus_read_data_RNO_3[25]:B, 
  Timer_2/timer_0/bus_read_data_RNO_3[16]:B, 
  Timer_1/timer_0/bus_read_data_RNO_0[1]:B, 
  Timer_1/timer_0/bus_read_data_RNO_1[29]:B, 
  Timer_1/timer_0/bus_read_data_RNO_1[14]:B, 
  Timer_4/timer_0/bus_read_data_RNO_1[16]:B, 
  Timer_3/timer_0/bus_read_data_RNO_1[12]:B, 
  Timer_1/timer_0/bus_read_data_RNO_1[21]:B; ORIGNAME:
  'Timer_4.timer_0.WRITE.overflowReset11', CLOCK.
NET Timer_4_timer_0_WRITE_overflowReset10;  
  Timer_4/timer_0/bus_read_data_10_iv_0_RNO_0[29]:A, 
  Timer_3/timer_0/bus_read_data_RNO_2[14]:B, 
  Timer_4/timer_0/bus_read_data_RNO_2[28]:B, 
  Timer_2/timer_0/bus_read_data_RNO_2[27]:B, 
  Timer_4/timer_0/bus_read_data_RNO_2[23]:B, 
  Timer_4/timer_0/bus_read_data_RNO_2[31]:B, 
  Timer_3/timer_0/bus_read_data_RNO_2[18]:B, 
  Timer_4/timer_0/controlReg_1_sqmuxa_i_0:B, 
  Timer_3/timer_0/bus_read_data_RNO_2[26]:B, 
  Timer_4/timer_0/bus_read_data_RNO_2[7]:B, 
  Timer_3/timer_0/bus_read_data_RNO_2[13]:B, 
  Timer_4/timer_0/bus_read_data_RNO_4[1]:B, 
  Timer_2/timer_0/bus_read_data_RNO_4[1]:B, 
  Timer_1/timer_0/bus_read_data_RNO_2[3]:B, 
  Timer_2/timer_0/bus_read_data_RNO_2[10]:B, 
  Timer_1/timer_0/bus_read_data_RNO_2[10]:B, 
  Timer_3/timer_0/bus_read_data_RNO_2[29]:B, 
  Timer_4/timer_0/bus_read_data_RNO_2[30]:B, 
  Timer_1/timer_0/bus_read_data_RNO_2[24]:B, 
  Timer_3/timer_0/bus_read_data_10_iv_0_0[23]:B, 
  Timer_3/timer_0/bus_read_data_RNO_2[21]:B, 
  Timer_4/timer_0/bus_read_data_RNO_2[18]:B, 
  Timer_2/timer_0/bus_read_data_RNO_2[22]:B, 
  Timer_1/timer_0/bus_read_data_RNO_2[28]:B, 
  Timer_3/timer_0/bus_read_data_RNO_0[10]:B, 
  Timer_4/timer_0/bus_read_data_RNO_2[27]:B, 
  Timer_4/timer_0/bus_read_data_RNO_2[13]:B, 
  Timer_1/timer_0/bus_read_data_RNO_2[23]:B, 
  Timer_3/timer_0/bus_read_data_10_iv_0_a6_1[1]:A, 
  Timer_2/timer_0/bus_read_data_RNO_2[25]:B, 
  Timer_4/timer_0/bus_read_data_RNO_2[2]:B, 
  Timer_3/timer_0/bus_read_data_RNO_2[17]:B, 
  Timer_1/timer_0/controlReg_1_sqmuxa_i:B, 
  Timer_1/timer_0/bus_read_data_RNO_2[6]:B, 
  Timer_3/timer_0/controlReg_1_sqmuxa_i_0:B, 
  Timer_2/timer_0/bus_read_data_RNO_2[4]:B, 
  Timer_4/timer_0/bus_read_data_RNO_2[22]:B, 
  Timer_2/timer_0/bus_read_data_RNO_2[6]:B, 
  Timer_2/timer_0/bus_read_data_RNO_2[26]:B, 
  Timer_2/timer_0/bus_read_data_RNO_2[5]:B, 
  Timer_4/timer_0/bus_read_data_RNO_2[17]:B, 
  Timer_1/timer_0/bus_read_data_RNO_4[1]:B, 
  Timer_3/timer_0/bus_read_data_RNO_2[12]:B, 
  Timer_1/timer_0/bus_read_data_RNO_2[27]:B, I_261/U_CLKSRC/U_GL:
  GL, Timer_4/timer_0/bus_read_data_RNO_2[25]:B, 
  Timer_3/timer_0/bus_read_data_RNO_2[15]:B, 
  Timer_2/timer_0/bus_read_data_RNO_2[29]:B, 
  Timer_2/timer_0/bus_read_data_RNO_2[14]:B, 
  Timer_2/timer_0/bus_read_data_RNO_2[21]:B, 
  Timer_1/timer_0/bus_read_data_RNO_2[4]:B, 
  Timer_1/timer_0/bus_read_data_RNO_2[14]:B, 
  Timer_2/timer_0/bus_read_data_RNO_2[18]:B, 
  Timer_3/timer_0/bus_read_data_RNO_2[2]:B, 
  Timer_1/timer_0/bus_read_data_RNO_2[31]:B, 
  Timer_1/timer_0/bus_read_data_RNO_2[18]:B, 
  Timer_1/timer_0/bus_read_data_RNO_2[9]:B, 
  Timer_3/timer_0/bus_read_data_RNO_2[5]:B, 
  Timer_2/timer_0/bus_read_data_RNO_2[13]:B, 
  Timer_4/timer_0/bus_read_data_RNO_2[12]:B, 
  Timer_1/timer_0/bus_read_data_RNO_2[22]:B, 
  Timer_1/timer_0/bus_read_data_RNO_2[5]:B, 
  Timer_4/timer_0/bus_read_data_RNO_2[26]:B, 
  Timer_2/timer_0/bus_read_data_RNO_4[0]:B, 
  Timer_1/timer_0/bus_read_data_RNO_2[13]:B, 
  Timer_2/timer_0/bus_read_data_RNO_2[8]:B, 
  Timer_3/timer_0/bus_read_data_10_iv_0_RNO_0[24]:A, 
  Timer_4/timer_0/bus_read_data_RNO_2[6]:B, 
  Timer_2/timer_0/bus_read_data_RNO_2[31]:B, 
  Timer_4/timer_0/bus_read_data_RNO_2[15]:B, 
  Timer_3/timer_0/bus_read_data_RNO_2[16]:B, 
  Timer_1/timer_0/bus_read_data_RNO_2[25]:B, 
  Timer_2/timer_0/bus_read_data_RNO_2[20]:B, 
  Timer_1/timer_0/bus_read_data_RNO_2[2]:B, 
  Timer_3/timer_0/bus_read_data_RNO_2[31]:B, 
  Timer_4/timer_0/bus_read_data_RNO_2[21]:B, 
  Timer_3/timer_0/bus_read_data_RNO_2[19]:B, 
  Timer_1/timer_0/bus_read_data_RNO_2[30]:B, 
  Timer_2/timer_0/bus_read_data_RNO_0[9]:B, 
  Timer_4/timer_0/bus_read_data_RNO_2[9]:B, 
  Timer_3/timer_0/bus_read_data_RNO_2[11]:B, 
  Timer_2/timer_0/bus_read_data_RNO_2[17]:B, 
  Timer_3/timer_0/bus_read_data_RNO_2[28]:B, 
  Timer_2/timer_0/bus_read_data_RNO_2[30]:B, 
  Timer_1/timer_0/bus_read_data_RNO_2[17]:B, 
  Timer_4/timer_0/bus_read_data_RNO_2[16]:B, 
  Timer_1/timer_0/bus_read_data_RNO_2[26]:B, 
  Timer_3/timer_0/bus_read_data_RNO_4[0]:B, 
  Timer_1/timer_0/bus_read_data_RNO_1[8]:B, 
  Timer_3/timer_0/bus_read_data_RNO_2[30]:B, 
  Timer_4/timer_0/bus_read_data_RNO_2[20]:B, 
  Timer_1/timer_0/bus_read_data_RNO_4[0]:B, 
  Timer_4/timer_0/bus_read_data_RNO_2[19]:B, 
  Timer_2/timer_0/bus_read_data_RNO_2[3]:B, 
  Timer_3/timer_0/bus_read_data_RNO_2[9]:B, 
  Timer_1/timer_0/bus_read_data_RNO_2[29]:B, 
  Timer_4/timer_0/bus_read_data_RNO_2[11]:B, 
  Timer_3/timer_0/bus_read_data_RNO_2[7]:B, 
  Timer_4/timer_0/controlReg_1_sqmuxa_i:B, 
  Timer_4/timer_0/bus_read_data_RNO_2[3]:B, 
  Timer_1/timer_0/bus_read_data_RNO_2[21]:B, 
  Timer_2/timer_0/bus_read_data_RNO_2[12]:B, 
  Timer_4/timer_0/bus_read_data_RNO_2[4]:B, 
  Timer_1/timer_0/bus_read_data_RNO_2[12]:B, 
  Timer_4/timer_0/bus_read_data_RNO_2[5]:B, 
  Timer_2/timer_0/bus_read_data_RNO_2[15]:B, 
  Timer_3/timer_0/bus_read_data_RNO_2[27]:B, 
  Timer_1/timer_0/bus_read_data_RNO_2[15]:B, 
  Timer_2/timer_0/controlReg_1_sqmuxa_i_0:B, 
  Timer_3/timer_0/bus_read_data_RNO_0[4]:B, 
  Timer_4/timer_0/bus_read_data_RNO_2[10]:B, 
  Timer_2/timer_0/bus_read_data_RNO_2[24]:B, 
  Timer_1/timer_0/bus_read_data_RNO_2[20]:B, 
  Timer_3/timer_0/bus_read_data_RNO_2[8]:B, 
  Timer_2/timer_0/bus_read_data_RNO_2[28]:B, 
  Timer_2/timer_0/controlReg_1_sqmuxa_i:B, 
  Timer_3/timer_0/controlReg_1_sqmuxa_i:B, 
  Timer_2/timer_0/bus_read_data_RNO_2[16]:B, 
  Timer_2/timer_0/bus_read_data_RNO_2[23]:B, 
  Timer_3/timer_0/bus_read_data_RNO_2[22]:B, 
  Timer_3/timer_0/bus_read_data_RNO_3[3]:B, 
  Timer_3/timer_0/bus_read_data_RNO_2[6]:B, 
  Timer_4/timer_0/bus_read_data_RNO_2[8]:B, 
  Timer_1/timer_0/bus_read_data_RNO_2[16]:B, 
  Timer_3/timer_0/bus_read_data_RNO_0[20]:B, 
  Timer_4/timer_0/bus_read_data_10_iv_0[14]:A, 
  Timer_4/timer_0/bus_read_data_RNO_4[0]:B, 
  Timer_3/timer_0/bus_read_data_RNO_2[25]:B, 
  Timer_2/timer_0/bus_read_data_RNO_2[19]:B, 
  Timer_1/timer_0/bus_read_data_RNO_2[7]:B, 
  Timer_1/timer_0/bus_read_data_RNO_2[19]:B, 
  Timer_2/timer_0/bus_read_data_RNO_2[11]:B, 
  Timer_4/timer_0/bus_read_data_RNO_2[24]:B, 
  Timer_2/timer_0/bus_read_data_RNO_2[7]:B, 
  Timer_1/timer_0/controlReg_1_sqmuxa_i_0:B, 
  Timer_1/timer_0/bus_read_data_RNO_2[11]:B, 
  Timer_2/timer_0/bus_read_data_RNO_2[2]:B; ORIGNAME:
  'Timer_4.timer_0.WRITE.overflowReset10', CLOCK.
NET Timer_4_timer_0_WRITE_overflowReset8;  
  Timer_3/timer_0/overflowReset_0_sqmuxa_0_a2:B, 
  Timer_4/timer_0/bus_read_data_RNO_3[10]:B, 
  Timer_4/timer_0/overflowReset_0_sqmuxa_0_a2:B, 
  Timer_4/timer_0/bus_read_data_RNO_3[3]:B, 
  Timer_4/timer_0/bus_read_data_RNO_1[31]:B, 
  Timer_2/timer_0/overflowReset_0_sqmuxa_0_a2_0:B, 
  Timer_1/timer_0/WRITE_overflowReset8_0_a2:Y, 
  Timer_4/timer_0/bus_read_data_RNO_1[30]:B, 
  Timer_1/timer_0/WRITE_overflowReset8_0_a2_RNIFK6U2:B, 
  Timer_4/timer_0/bus_read_data_RNO_3[5]:B, 
  Timer_3/timer_0/bus_read_data_RNO_1[31]:B, 
  Timer_4/timer_0/bus_read_data_RNO_3[2]:B, 
  Timer_3/timer_0/bus_read_data_RNO_2[3]:B, 
  Timer_1/timer_0/bus_read_data_RNO_3[26]:B, 
  Timer_2/timer_0/overflowReset_0_sqmuxa_0_a2:B, 
  Timer_4/timer_0/bus_read_data_RNO_3[4]:B, 
  Timer_4/timer_0/bus_read_data_RNO_3[12]:B, 
  Timer_3/timer_0/bus_read_data_RNO_1[6]:B, 
  Timer_4/timer_0/bus_read_data_RNO_3[6]:B, 
  Timer_4/timer_0/bus_read_data_RNO_3[9]:B, 
  Timer_4/timer_0/bus_read_data_RNO_3[7]:B, 
  Timer_4/timer_0/bus_read_data_RNO_3[11]:B; ORIGNAME:
  'Timer_4.timer_0.WRITE.overflowReset8'.
NET Timer_4_timer_0_WRITE_overflowReset9;  
  Timer_4/timer_0/bus_read_data_RNO_0[30]:B, 
  Timer_3/timer_0/bus_read_data_RNO_0[31]:B, 
  Timer_3/timer_0/bus_read_data_RNO_2[4]:B, 
  Timer_2/timer_0/bus_read_data_RNO_1[1]:B, 
  Timer_3/timer_0/bus_read_data_RNO_0[8]:B, 
  Timer_3/timer_0/bus_read_data_RNO_2[20]:B, 
  Timer_4/timer_0/bus_read_data_RNO_1[1]:B, 
  Timer_3/timer_0/bus_read_data_RNO_0[30]:B, 
  Timer_4/timer_0/bus_read_data_RNO_0[25]:B, 
  Timer_3/timer_0/bus_read_data_RNO_1[1]:B, 
  Timer_1/timer_0/WRITE_overflowReset9_0_a2:Y, 
  Timer_4/timer_0/bus_read_data_RNO_0[29]:B, 
  Timer_4/timer_0/bus_read_data_RNO_1[14]:B, 
  Timer_1/timer_0/bus_read_data_RNO_1[1]:B, 
  Timer_3/timer_0/bus_read_data_RNO_2[10]:B, 
  Timer_4/timer_0/bus_read_data_RNO_0[8]:B, 
  Timer_3/timer_0/bus_read_data_RNO_0[0]:B, 
  Timer_4/timer_0/bus_read_data_RNO_0[0]:B, 
  Timer_4/timer_0/bus_read_data_RNO_0[31]:B; ORIGNAME:
  'Timer_4.timer_0.WRITE.overflowReset9'.
NET N_320;  Timer_1/BUS_WRITE_EN_0_a5_0_a5:A, 
  Timer_3/BUS_WRITE_EN_0_a5_0_a5:A, 
  Timer_2/BUS_WRITE_EN_0_a5_0_a5:A, 
  Timer_4/BUS_WRITE_EN_0_a5_0_a5:C, 
  Timer_1/BUS_WRITE_EN_0_a5_0_a2_0:Y.
NET N_318;  Timer_3/BUS_READ_EN_0_a5_0_a5:A, 
  Timer_3/BUS_WRITE_EN_0_a5_0_a5:B, 
  CoreAPB3_0/CAPB3lOII/PRDATA_0_0_a5[9]:B, 
  CoreAPB3_0/CAPB3lOII/PRDATA_0_0_a5[10]:B, 
  CoreAPB3_0/CAPB3lOII/PRDATA_0_a5[1]:B, 
  CoreAPB3_0/CAPB3lOII/PRDATA_0_0_a5[30]:B, 
  CoreAPB3_0/CAPB3lOII/PRDATA_0_0_a5[29]:B, 
  Timer_3/BUS_WRITE_EN_0_a5_0_a2:Y, 
  CoreAPB3_0/CAPB3lOII/PRDATA_0_a5[26]:B, 
  CoreAPB3_0/CAPB3lOII/PRDATA_0_a5[25]:B, 
  CoreAPB3_0/CAPB3lOII/PRDATA_0_0_a5[28]:B, 
  CoreAPB3_0/CAPB3lOII/PRDATA_0_a5[24]:B, 
  CoreAPB3_0/CAPB3lOII/PRDATA_0_0_a5[27]:B, 
  CoreAPB3_0/CAPB3lOII/PRDATA_0_0_a5[8]:B, 
  CoreAPB3_0/CAPB3lOII/PRDATA_0_0_a5[11]:B, 
  CoreAPB3_0/CAPB3lOII/PRDATA_0_0_a5[31]:B, 
  CoreAPB3_0/CAPB3lOII/PRDATA_0_0_a5[12]:B, 
  CoreAPB3_0/CAPB3lOII/PRDATA_0_0_a5[13]:B.
NET N_316;  Timer_1/BUS_READ_EN_0_a5_0_a5:A, 
  CoreAPB3_0/CAPB3lOII/PRDATA_0_0_a5_0[13]:B, 
  CoreAPB3_0/CAPB3lOII/PRDATA_0_a5_0[24]:B, 
  CoreAPB3_0/CAPB3lOII/PRDATA_0_0_a5_0[28]:B, 
  Timer_1/BUS_WRITE_EN_0_a5_0_a5:B, 
  CoreAPB3_0/CAPB3lOII/PRDATA_0_a5_0[1]:B, 
  CoreAPB3_0/CAPB3lOII/PRDATA_0_0_a5_0[12]:B, 
  CoreAPB3_0/CAPB3lOII/PRDATA_0_0_a5_0[11]:B, 
  Timer_1/BUS_WRITE_EN_0_a5_0_a2:Y, 
  CoreAPB3_0/CAPB3lOII/PRDATA_0_0_a5_0[31]:B, 
  CoreAPB3_0/CAPB3lOII/PRDATA_0_0_a5_0[29]:B, 
  CoreAPB3_0/CAPB3lOII/PRDATA_0_0_a5_0[10]:B, 
  CoreAPB3_0/CAPB3lOII/PRDATA_0_0_a5_0[30]:B, 
  CoreAPB3_0/CAPB3lOII/PRDATA_0_0_a5_0[27]:B, 
  CoreAPB3_0/CAPB3lOII/PRDATA_0_0_a5_0[8]:B, 
  CoreAPB3_0/CAPB3lOII/PRDATA_0_a5_0[25]:B, 
  CoreAPB3_0/CAPB3lOII/PRDATA_0_0_a5_0[9]:B, 
  CoreAPB3_0/CAPB3lOII/PRDATA_0_a5_0[26]:B.
NET Timer_4_timer_0_N_434;  Timer_1/timer_0/overflowReset_RNO_0:B, 
  Timer_1/timer_0/un1_fabint8_0_a2:Y, 
  Timer_3/timer_0/overflowReset_RNO_2:B, 
  Timer_3/timer_0/reset_interrupt_RNO_2:B, 
  Timer_1/timer_0/reset_interrupt_RNO_2:B, 
  Timer_4/timer_0/overflowReset_RNO_2:B, 
  Timer_4/timer_0/reset_interrupt_RNO_2:B, 
  Timer_1/timer_0/un1_fabint8_0_0:B, 
  Timer_2/timer_0/overflowReset_RNO_0:B, 
  Timer_2/timer_0/reset_interrupt_RNO_2:B; ORIGNAME:
  'Timer_4.timer_0.N_434'.
NET N_315;  Timer_2/BUS_READ_EN_0_a5_0_a5:A, 
  CoreAPB3_0/CAPB3lOII/PRDATA_0_0[5]:B, 
  Timer_2/BUS_WRITE_EN_0_a5_0_a5:B, 
  CoreAPB3_0/CAPB3lOII/PRDATA_0_0_0[30]:B, 
  CoreAPB3_0/CAPB3lOII/PRDATA_0_0[7]:B, 
  CoreAPB3_0/CAPB3lOII/PRDATA_0_0_0[28]:B, 
  CoreAPB3_0/CAPB3lOII/PRDATA_0_0[14]:B, 
  Timer_2/BUS_WRITE_EN_0_a5_0_a2:Y, 
  CoreAPB3_0/CAPB3lOII/PRDATA_0_0[17]:B, 
  CoreAPB3_0/CAPB3lOII/PRDATA_0_0[2]:B, 
  CoreAPB3_0/CAPB3lOII/PRDATA_0_0[6]:B, 
  CoreAPB3_0/CAPB3lOII/PRDATA_0_0[19]:B, 
  CoreAPB3_0/CAPB3lOII/PRDATA_0_0[0]:B, 
  CoreAPB3_0/CAPB3lOII/PRDATA_0_0[3]:B, 
  CoreAPB3_0/CAPB3lOII/PRDATA_0_0[4]:B, 
  CoreAPB3_0/CAPB3lOII/PRDATA_0_0_0[13]:B, 
  CoreAPB3_0/CAPB3lOII/PRDATA_0_1[1]:B, 
  CoreAPB3_0/CAPB3lOII/PRDATA_0_0[16]:B.
NET Timer_2_timer_0_reset_interrupt_1_sqmuxa_1;  
  Timer_2/timer_0/reset_interrupt_RNO_1:A, 
  Timer_3/timer_0/reset_interrupt_1_sqmuxa_0_a6_1:Y, 
  Timer_1/timer_0/reset_interrupt_RNO_1:A, 
  Timer_3/timer_0/reset_interrupt_RNO_1:A; ORIGNAME:
  'Timer_2.timer_0.reset_interrupt_1_sqmuxa_1'.
NET N_307;  Timer_1/BUS_WRITE_EN_0_a5_0_a2_0_0:B, 
  Timer_1/BUS_WRITE_EN_0_a5_0_a2:B, 
  Timer_3/BUS_WRITE_EN_0_a5_0_a2_0:B, 
  Timer_3/BUS_WRITE_EN_0_a5_0_a2:B, 
  Timer_2/BUS_WRITE_EN_0_a5_0_a2:B, 
  Timer_2/BUS_WRITE_EN_0_a5_0_a2_0:B, 
  Timer_1/BUS_WRITE_EN_0_a5_0_a2_1:Y.
NET Timer_2_timer_0_un1_fabint8_0_0;  
  Timer_3/timer_0/un1_fabint8_0:B, 
  Timer_4/timer_0/un1_fabint8_0_0:B, 
  Timer_1/timer_0/un1_fabint8_0:B, 
  Timer_1/timer_0/un1_fabint8_0_0_0:B, 
  Timer_1/timer_0/un1_fabint8_0_0:Y, 
  Timer_2/timer_0/un1_fabint8_0:B, Timer_4/timer_0/un1_fabint8_0:
  B, Timer_3/timer_0/un1_fabint8_0_0:B, 
  Timer_2/timer_0/un1_fabint8_0_0:B; ORIGNAME:
  'Timer_2.timer_0.un1_fabint8_0_0'.
NET Timer_4_BUS_WRITE_EN_0_a5_0_a2_0;  
  CoreAPB3_0/CAPB3lOII/PRDATA_0_0_a5_2[28]:A, 
  CoreAPB3_0/CAPB3lOII/PRDATA_0_a5_2[25]:A, 
  CoreAPB3_0/CAPB3lOII/PRDATA_0_0_a5_2[31]:A, 
  CoreAPB3_0/CAPB3lOII/PRDATA_0_0_a5_2[30]:A, 
  CoreAPB3_0/CAPB3lOII/PRDATA_0_a5_2[26]:A, 
  CoreAPB3_0/CAPB3lOII/PRDATA_0_0_a5_2[29]:A, 
  CoreAPB3_0/CAPB3lOII/PRDATA_0_0_a5_2[27]:A, 
  CoreAPB3_0/CAPB3lOII/PRDATA_0_a5_2[24]:A, 
  Timer_4/BUS_WRITE_EN_0_a5_0_a5:A, 
  CoreAPB3_0/CAPB3lOII/PRDATA_0_0_a5_2[8]:A, 
  Timer_4/BUS_WRITE_EN_0_a5_0_a2_0:Y, 
  CoreAPB3_0/CAPB3lOII/PRDATA_0_0_a5_2[13]:A, 
  CoreAPB3_0/CAPB3lOII/PRDATA_0_a5_2[1]:A, 
  CoreAPB3_0/CAPB3lOII/PRDATA_0_0_a5_2[12]:A, 
  Timer_4/BUS_READ_EN_0_a5_0_a5:A, 
  CoreAPB3_0/CAPB3lOII/PRDATA_0_0_a5_2[9]:A, 
  CoreAPB3_0/CAPB3lOII/PRDATA_0_0_a5_2[11]:A, 
  CoreAPB3_0/CAPB3lOII/PRDATA_0_0_a5_2[10]:A; ORIGNAME:
  'Timer_4.BUS_WRITE_EN_0_a5_0_a2_0'.
NET Timer_4_BUS_WRITE_EN_0_a5_0_a2_1;  
  CoreAPB3_0/CAPB3lOII/PRDATA_0_0_a5_2[28]:B, 
  CoreAPB3_0/CAPB3lOII/PRDATA_0_a5_2[25]:B, 
  CoreAPB3_0/CAPB3lOII/PRDATA_0_0_a5_2[31]:B, 
  CoreAPB3_0/CAPB3lOII/PRDATA_0_0_a5_2[30]:B, 
  CoreAPB3_0/CAPB3lOII/PRDATA_0_a5_2[26]:B, 
  CoreAPB3_0/CAPB3lOII/PRDATA_0_0_a5_2[29]:B, 
  CoreAPB3_0/CAPB3lOII/PRDATA_0_0_a5_2[27]:B, 
  CoreAPB3_0/CAPB3lOII/PRDATA_0_a5_2[24]:B, 
  Timer_4/BUS_WRITE_EN_0_a5_0_a5:B, 
  CoreAPB3_0/CAPB3lOII/PRDATA_0_0_a5_2[8]:B, 
  CoreAPB3_0/CAPB3lOII/PRDATA_0_0_a5_2[13]:B, 
  CoreAPB3_0/CAPB3lOII/PRDATA_0_a5_2[1]:B, 
  Timer_4/BUS_WRITE_EN_0_a5_0_a2_1:Y, 
  CoreAPB3_0/CAPB3lOII/PRDATA_0_0_a5_2[12]:B, 
  Timer_4/BUS_READ_EN_0_a5_0_a5:B, 
  CoreAPB3_0/CAPB3lOII/PRDATA_0_0_a5_2[9]:B, 
  CoreAPB3_0/CAPB3lOII/PRDATA_0_0_a5_2[11]:B, 
  CoreAPB3_0/CAPB3lOII/PRDATA_0_0_a5_2[10]:B; ORIGNAME:
  'Timer_4.BUS_WRITE_EN_0_a5_0_a2_1'.
NET WRITE_overflowReset11_0_a2;  I_260/U_CLKSRC/U_GL:CLK, 
  Timer_1/timer_0/WRITE_overflowReset11_0_a2:Y; ORIGNAME:
  'WRITE.overflowReset11_0_a2'.
NET WRITE_overflowReset10_0_a2;  I_261/U_CLKSRC/U_GL:CLK, 
  Timer_1/timer_0/WRITE_overflowReset10_0_a2:Y; ORIGNAME:
  'WRITE.overflowReset10_0_a2'.
NET Timer_4_BUS_WRITE_EN_0_a5_0_a2_1_0;  
  CoreAPB3_0/CAPB3lOII/PRDATA_0_a5_2[15]:B, 
  CoreAPB3_0/CAPB3lOII/PRDATA_0_a5_2[5]:B, 
  Timer_4/BUS_WRITE_EN_0_a5_0_a2_1_0:Y, 
  CoreAPB3_0/CAPB3lOII/PRDATA_0_a5_2[16]:B, 
  CoreAPB3_0/CAPB3lOII/PRDATA_0_a5_2[0]:B, 
  CoreAPB3_0/CAPB3lOII/PRDATA_0_a5_2[19]:B, 
  CoreAPB3_0/CAPB3lOII/PRDATA_0_a5_2[21]:B, 
  CoreAPB3_0/CAPB3lOII/PRDATA_0_a5_2[23]:B, 
  CoreAPB3_0/CAPB3lOII/PRDATA_0_a5_2[20]:B, 
  CoreAPB3_0/CAPB3lOII/PRDATA_0_a5_2[14]:B, 
  CoreAPB3_0/CAPB3lOII/PRDATA_0_a5_2[6]:B, 
  CoreAPB3_0/CAPB3lOII/PRDATA_0_a5_2[7]:B, 
  CoreAPB3_0/CAPB3lOII/PRDATA_0_a5_2[4]:B, 
  CoreAPB3_0/CAPB3lOII/PRDATA_0_a5_2[3]:B, 
  CoreAPB3_0/CAPB3lOII/PRDATA_0_a5_2[17]:B, 
  CoreAPB3_0/CAPB3lOII/PRDATA_0_a5_2[18]:B, 
  CoreAPB3_0/CAPB3lOII/PRDATA_0_a5_2[22]:B, 
  CoreAPB3_0/CAPB3lOII/PRDATA_0_a5_2[2]:B; ORIGNAME:
  'Timer_4.BUS_WRITE_EN_0_a5_0_a2_1_0'.
NET Timer_4_BUS_WRITE_EN_0_a5_0_a2_0_0;  
  CoreAPB3_0/CAPB3lOII/PRDATA_0_a5_2[15]:A, 
  CoreAPB3_0/CAPB3lOII/PRDATA_0_a5_2[5]:A, 
  CoreAPB3_0/CAPB3lOII/PRDATA_0_a5_2[16]:A, 
  CoreAPB3_0/CAPB3lOII/PRDATA_0_a5_2[0]:A, 
  CoreAPB3_0/CAPB3lOII/PRDATA_0_a5_2[19]:A, 
  CoreAPB3_0/CAPB3lOII/PRDATA_0_a5_2[21]:A, 
  CoreAPB3_0/CAPB3lOII/PRDATA_0_a5_2[23]:A, 
  CoreAPB3_0/CAPB3lOII/PRDATA_0_a5_2[20]:A, 
  CoreAPB3_0/CAPB3lOII/PRDATA_0_a5_2[14]:A, 
  CoreAPB3_0/CAPB3lOII/PRDATA_0_a5_2[6]:A, 
  CoreAPB3_0/CAPB3lOII/PRDATA_0_a5_2[7]:A, 
  CoreAPB3_0/CAPB3lOII/PRDATA_0_a5_2[4]:A, 
  CoreAPB3_0/CAPB3lOII/PRDATA_0_a5_2[3]:A, 
  CoreAPB3_0/CAPB3lOII/PRDATA_0_a5_2[17]:A, 
  CoreAPB3_0/CAPB3lOII/PRDATA_0_a5_2[18]:A, 
  Timer_4/BUS_WRITE_EN_0_a5_0_a2_0_0:Y, 
  CoreAPB3_0/CAPB3lOII/PRDATA_0_a5_2[22]:A, 
  CoreAPB3_0/CAPB3lOII/PRDATA_0_a5_2[2]:A; ORIGNAME:
  'Timer_4.BUS_WRITE_EN_0_a5_0_a2_0_0'.
NET N_315_0;  CoreAPB3_0/CAPB3lOII/PRDATA_0_0[25]:B, 
  CoreAPB3_0/CAPB3lOII/PRDATA_0_0[23]:B, 
  CoreAPB3_0/CAPB3lOII/PRDATA_0_0_0[31]:B, 
  CoreAPB3_0/CAPB3lOII/PRDATA_0_0_0[27]:B, 
  CoreAPB3_0/CAPB3lOII/PRDATA_0_0[21]:B, 
  CoreAPB3_0/CAPB3lOII/PRDATA_0_0_0[12]:B, 
  CoreAPB3_0/CAPB3lOII/PRDATA_0_0[26]:B, 
  CoreAPB3_0/CAPB3lOII/PRDATA_0_0[20]:B, 
  Timer_2/BUS_WRITE_EN_0_a5_0_a2_0:Y, 
  CoreAPB3_0/CAPB3lOII/PRDATA_0_0[15]:B, 
  CoreAPB3_0/CAPB3lOII/PRDATA_0_0[18]:B, 
  CoreAPB3_0/CAPB3lOII/PRDATA_0_0_0[9]:B, 
  CoreAPB3_0/CAPB3lOII/PRDATA_0_0_0[29]:B, 
  CoreAPB3_0/CAPB3lOII/PRDATA_0_0[22]:B, 
  CoreAPB3_0/CAPB3lOII/PRDATA_0_0_0[8]:B, 
  CoreAPB3_0/CAPB3lOII/PRDATA_0_0_0[10]:B, 
  CoreAPB3_0/CAPB3lOII/PRDATA_0_0_0[11]:B, 
  CoreAPB3_0/CAPB3lOII/PRDATA_0_0[24]:B.
NET N_316_0;  CoreAPB3_0/CAPB3lOII/PRDATA_0_a5_0[20]:B, 
  CoreAPB3_0/CAPB3lOII/PRDATA_0_a5_0[0]:B, 
  CoreAPB3_0/CAPB3lOII/PRDATA_0_a5_0[15]:B, 
  CoreAPB3_0/CAPB3lOII/PRDATA_0_a5_0[3]:B, 
  Timer_1/BUS_WRITE_EN_0_a5_0_a2_0_0:Y, 
  CoreAPB3_0/CAPB3lOII/PRDATA_0_a5_0[16]:B, 
  CoreAPB3_0/CAPB3lOII/PRDATA_0_a5_0[19]:B, 
  CoreAPB3_0/CAPB3lOII/PRDATA_0_a5_0[14]:B, 
  CoreAPB3_0/CAPB3lOII/PRDATA_0_a5_0[7]:B, 
  CoreAPB3_0/CAPB3lOII/PRDATA_0_a5_0[22]:B, 
  CoreAPB3_0/CAPB3lOII/PRDATA_0_a5_0[4]:B, 
  CoreAPB3_0/CAPB3lOII/PRDATA_0_a5_0[5]:B, 
  CoreAPB3_0/CAPB3lOII/PRDATA_0_a5_0[17]:B, 
  CoreAPB3_0/CAPB3lOII/PRDATA_0_a5_0[18]:B, 
  CoreAPB3_0/CAPB3lOII/PRDATA_0_a5_0[2]:B, 
  CoreAPB3_0/CAPB3lOII/PRDATA_0_a5_0[6]:B, 
  CoreAPB3_0/CAPB3lOII/PRDATA_0_a5_0[21]:B, 
  CoreAPB3_0/CAPB3lOII/PRDATA_0_a5_0[23]:B.
NET N_318_0;  CoreAPB3_0/CAPB3lOII/PRDATA_0_a5[0]:B, 
  CoreAPB3_0/CAPB3lOII/PRDATA_0_a5[18]:B, 
  CoreAPB3_0/CAPB3lOII/PRDATA_0_a5[17]:B, 
  CoreAPB3_0/CAPB3lOII/PRDATA_0_a5[21]:B, 
  CoreAPB3_0/CAPB3lOII/PRDATA_0_a5[14]:B, 
  CoreAPB3_0/CAPB3lOII/PRDATA_0_a5[23]:B, 
  CoreAPB3_0/CAPB3lOII/PRDATA_0_a5[5]:B, 
  CoreAPB3_0/CAPB3lOII/PRDATA_0_a5[7]:B, 
  Timer_3/BUS_WRITE_EN_0_a5_0_a2_0:Y, 
  CoreAPB3_0/CAPB3lOII/PRDATA_0_a5[4]:B, 
  CoreAPB3_0/CAPB3lOII/PRDATA_0_a5[20]:B, 
  CoreAPB3_0/CAPB3lOII/PRDATA_0_a5[2]:B, 
  CoreAPB3_0/CAPB3lOII/PRDATA_0_a5[19]:B, 
  CoreAPB3_0/CAPB3lOII/PRDATA_0_a5[3]:B, 
  CoreAPB3_0/CAPB3lOII/PRDATA_0_a5[6]:B, 
  CoreAPB3_0/CAPB3lOII/PRDATA_0_a5[22]:B, 
  CoreAPB3_0/CAPB3lOII/PRDATA_0_a5[16]:B, 
  CoreAPB3_0/CAPB3lOII/PRDATA_0_a5[15]:B.
NET Timer_4_timer_0_WRITE_overflowReset9_0;  
  Timer_4/timer_0/bus_read_data_RNO[11]:B, 
  Timer_4/timer_0/bus_read_data_RNO[20]:B, 
  Timer_4/timer_0/bus_read_data_RNO[6]:B, 
  Timer_4/timer_0/bus_read_data_RNO[23]:B, 
  Timer_3/timer_0/bus_read_data_RNO[6]:B, 
  Timer_1/timer_0/bus_read_data_RNO[26]:B, 
  Timer_4/timer_0/bus_read_data_RNO[22]:B, 
  Timer_1/timer_0/WRITE_overflowReset9_0_a2_0:Y, 
  Timer_4/timer_0/bus_read_data_RNO[2]:B, 
  Timer_4/timer_0/bus_read_data_RNO[18]:B, 
  Timer_4/timer_0/bus_read_data_RNO[7]:B, 
  Timer_4/timer_0/bus_read_data_RNO[5]:B, 
  Timer_4/timer_0/bus_read_data_RNO[10]:B, 
  Timer_4/timer_0/bus_read_data_RNO[21]:B, 
  Timer_4/timer_0/bus_read_data_RNO[13]:B, 
  Timer_4/timer_0/bus_read_data_RNO[16]:B, 
  Timer_4/timer_0/bus_read_data_RNO[9]:B, 
  Timer_4/timer_0/bus_read_data_RNO[12]:B, 
  Timer_4/timer_0/bus_read_data_RNO[17]:B, 
  Timer_3/timer_0/bus_read_data_RNO[3]:B, 
  Timer_4/timer_0/bus_read_data_RNO[3]:B, 
  Timer_4/timer_0/bus_read_data_RNO[4]:B, 
  Timer_4/timer_0/bus_read_data_RNO[15]:B; ORIGNAME:
  'Timer_4.timer_0.WRITE.overflowReset9_0'.
NET Timer_4_timer_0_WRITE_overflowReset9_1;  
  Timer_3/timer_0/bus_read_data_RNO[21]:B, 
  Timer_3/timer_0/bus_read_data_RNO[7]:B, 
  Timer_3/timer_0/bus_read_data_RNO[5]:B, 
  Timer_3/timer_0/bus_read_data_RNO[2]:B, 
  Timer_3/timer_0/bus_read_data_RNO[13]:B, 
  Timer_4/timer_0/bus_read_data_RNO[26]:B, 
  Timer_3/timer_0/bus_read_data_RNO[16]:B, 
  Timer_3/timer_0/bus_read_data_RNO[12]:B, 
  Timer_4/timer_0/bus_read_data_RNO[27]:B, 
  Timer_3/timer_0/bus_read_data_RNO[17]:B, 
  Timer_3/timer_0/bus_read_data_RNO[19]:B, 
  Timer_3/timer_0/bus_read_data_RNO[9]:B, 
  Timer_1/timer_0/WRITE_overflowReset9_0_a2_1:Y, 
  Timer_4/timer_0/bus_read_data_RNO[24]:B, 
  Timer_3/timer_0/bus_read_data_RNO[15]:B, 
  Timer_3/timer_0/bus_read_data_RNO[14]:B, 
  Timer_3/timer_0/bus_read_data_RNO[11]:B, 
  Timer_3/timer_0/bus_read_data_RNO[23]:B, 
  Timer_3/timer_0/bus_read_data_RNO[22]:B, 
  Timer_4/timer_0/bus_read_data_RNO[19]:B, 
  Timer_3/timer_0/bus_read_data_RNO[29]:B, 
  Timer_4/timer_0/bus_read_data_RNO[28]:B, 
  Timer_3/timer_0/bus_read_data_RNO[18]:B; ORIGNAME:
  'Timer_4.timer_0.WRITE.overflowReset9_1'.
NET Timer_4_timer_0_WRITE_overflowReset9_2;  
  Timer_2/timer_0/bus_read_data_RNO[14]:B, 
  Timer_2/timer_0/bus_read_data_RNO[11]:B, 
  Timer_2/timer_0/bus_read_data_RNO[22]:B, 
  Timer_2/timer_0/bus_read_data_RNO[5]:B, 
  Timer_2/timer_0/bus_read_data_RNO[21]:B, 
  Timer_2/timer_0/bus_read_data_RNO[18]:B, 
  Timer_1/timer_0/WRITE_overflowReset9_0_a2_2:Y, 
  Timer_3/timer_0/bus_read_data_RNO[28]:B, 
  Timer_2/timer_0/bus_read_data_RNO[2]:B, 
  Timer_2/timer_0/bus_read_data_RNO[3]:B, 
  Timer_2/timer_0/bus_read_data_RNO[10]:B, 
  Timer_2/timer_0/bus_read_data_RNO[13]:B, 
  Timer_2/timer_0/bus_read_data_RNO[16]:B, 
  Timer_3/timer_0/bus_read_data_RNO[26]:B, 
  Timer_2/timer_0/bus_read_data_RNO[12]:B, 
  Timer_2/timer_0/bus_read_data_RNO[17]:B, 
  Timer_2/timer_0/bus_read_data_RNO[6]:B, 
  Timer_3/timer_0/bus_read_data_RNO[27]:B, 
  Timer_2/timer_0/bus_read_data_RNO[20]:B, 
  Timer_2/timer_0/bus_read_data_RNO[23]:B, 
  Timer_2/timer_0/bus_read_data_RNO[4]:B, 
  Timer_2/timer_0/bus_read_data_RNO[7]:B, 
  Timer_2/timer_0/bus_read_data_RNO[15]:B; ORIGNAME:
  'Timer_4.timer_0.WRITE.overflowReset9_2'.
NET Timer_4_timer_0_WRITE_overflowReset9_3;  
  Timer_2/timer_0/bus_read_data_RNO[26]:B, 
  Timer_2/timer_0/bus_read_data_RNO[27]:B, 
  Timer_1/timer_0/bus_read_data_RNO[23]:B, 
  Timer_2/timer_0/bus_read_data_RNO[29]:B, 
  Timer_1/timer_0/bus_read_data_RNO[22]:B, 
  Timer_1/timer_0/bus_read_data_RNO[10]:B, 
  Timer_2/timer_0/bus_read_data_RNO[24]:B, 
  Timer_1/timer_0/bus_read_data_RNO[13]:B, 
  Timer_1/timer_0/bus_read_data_RNO[3]:B, 
  Timer_1/timer_0/bus_read_data_RNO[7]:B, 
  Timer_1/timer_0/bus_read_data_RNO[4]:B, 
  Timer_1/timer_0/bus_read_data_RNO[16]:B, 
  Timer_1/timer_0/bus_read_data_RNO[6]:B, 
  Timer_1/timer_0/bus_read_data_RNO[9]:B, 
  Timer_1/timer_0/bus_read_data_RNO[5]:B, 
  Timer_1/timer_0/bus_read_data_RNO[12]:B, 
  Timer_2/timer_0/bus_read_data_RNO[28]:B, 
  Timer_1/timer_0/bus_read_data_RNO[2]:B, 
  Timer_1/timer_0/bus_read_data_RNO[15]:B, 
  Timer_1/timer_0/bus_read_data_RNO[14]:B, 
  Timer_1/timer_0/bus_read_data_RNO[11]:B, 
  Timer_2/timer_0/bus_read_data_RNO[19]:B, 
  Timer_1/timer_0/WRITE_overflowReset9_0_a2_3:Y; ORIGNAME:
  'Timer_4.timer_0.WRITE.overflowReset9_3'.
NET Timer_4_timer_0_WRITE_overflowReset9_4;  
  Timer_1/timer_0/bus_read_data_RNO[20]:B, 
  Timer_3/timer_0/bus_read_data_RNO_1[24]:B, 
  Timer_1/timer_0/bus_read_data_RNO_3[8]:B, 
  Timer_1/timer_0/bus_read_data_RNO_0[25]:B, 
  Timer_2/timer_0/bus_read_data_RNO_2[9]:B, 
  Timer_1/timer_0/bus_read_data_RNO_0[31]:B, 
  Timer_1/timer_0/bus_read_data_RNO[18]:B, 
  Timer_2/timer_0/bus_read_data_RNO_0[0]:B, 
  Timer_1/timer_0/bus_read_data_RNO_0[30]:B, 
  Timer_1/timer_0/bus_read_data_RNO[27]:B, 
  Timer_2/timer_0/bus_read_data_RNO_0[31]:B, 
  Timer_2/timer_0/bus_read_data_RNO_0[25]:B, 
  Timer_2/timer_0/bus_read_data_RNO_0[30]:B, 
  Timer_1/timer_0/bus_read_data_RNO[29]:B, 
  Timer_3/timer_0/bus_read_data_RNO_0[25]:B, 
  Timer_1/timer_0/bus_read_data_RNO[24]:B, 
  Timer_1/timer_0/bus_read_data_RNO[21]:B, 
  Timer_1/timer_0/bus_read_data_RNO[17]:B, 
  Timer_2/timer_0/bus_read_data_RNO_0[8]:B, 
  Timer_1/timer_0/bus_read_data_RNO[19]:B, 
  Timer_1/timer_0/bus_read_data_RNO_0[0]:B, 
  Timer_1/timer_0/bus_read_data_RNO[28]:B, 
  Timer_1/timer_0/WRITE_overflowReset9_0_a2_4:Y; ORIGNAME:
  'Timer_4.timer_0.WRITE.overflowReset9_4'.
NET Timer_4_timer_0_WRITE_overflowReset8_0;  
  Timer_3/timer_0/bus_read_data_10_iv_0_1[1]:A, 
  Timer_1/timer_0/bus_read_data_RNO_3[24]:B, 
  Timer_2/timer_0/bus_read_data_RNO_2[0]:B, 
  Timer_1/timer_0/bus_read_data_RNO_3[28]:B, 
  Timer_3/timer_0/bus_read_data_RNO_2[0]:B, 
  Timer_1/timer_0/bus_read_data_RNO_2[8]:B, 
  Timer_1/timer_0/bus_read_data_RNO_3[16]:B, 
  Timer_1/timer_0/bus_read_data_RNO_3[19]:B, 
  Timer_1/timer_0/bus_read_data_RNO_3[27]:B, 
  Timer_1/timer_0/WRITE_overflowReset8_0_a2_0:Y, 
  Timer_4/timer_0/bus_read_data_RNO_2[1]:B, 
  Timer_1/timer_0/bus_read_data_RNO_3[29]:B, 
  Timer_1/timer_0/bus_read_data_RNO_3[21]:B, 
  Timer_2/timer_0/bus_read_data_RNO_2[1]:B, 
  Timer_1/timer_0/bus_read_data_RNO_1[25]:B, 
  Timer_1/timer_0/bus_read_data_RNO_3[18]:B, 
  Timer_3/timer_0/overflowReset_0_sqmuxa_0_a2_0:B, 
  Timer_1/timer_0/bus_read_data_RNO_2[1]:B, 
  Timer_1/timer_0/bus_read_data_RNO_3[20]:B, 
  Timer_4/timer_0/overflowReset_0_sqmuxa_0_a2_0:B, 
  Timer_1/timer_0/WRITE_overflowReset8_0_a2_0_RNIIRNT2:B, 
  Timer_1/timer_0/bus_read_data_RNO_2[0]:B, 
  Timer_4/timer_0/bus_read_data_RNO_2[0]:B, 
  Timer_1/timer_0/bus_read_data_RNO_3[17]:B; ORIGNAME:
  'Timer_4.timer_0.WRITE.overflowReset8_0'.
NET Timer_4_timer_0_WRITE_overflowReset8_1;  
  Timer_2/timer_0/bus_read_data_RNO_3[26]:B, 
  Timer_1/timer_0/bus_read_data_RNO_3[12]:B, 
  Timer_2/timer_0/bus_read_data_RNO_3[29]:B, 
  Timer_1/timer_0/bus_read_data_RNO_3[15]:B, 
  Timer_1/timer_0/bus_read_data_RNO_3[7]:B, 
  Timer_1/timer_0/bus_read_data_RNO_3[11]:B, 
  Timer_1/timer_0/bus_read_data_RNO_3[5]:B, 
  Timer_1/timer_0/bus_read_data_RNO_3[4]:B, 
  Timer_1/timer_0/bus_read_data_RNO_3[6]:B, 
  Timer_1/timer_0/bus_read_data_RNO_1[23]:B, 
  Timer_1/timer_0/bus_read_data_RNO_3[10]:B, 
  Timer_1/timer_0/bus_read_data_RNO_3[22]:B, 
  Timer_1/timer_0/bus_read_data_RNO_1[31]:B, 
  Timer_2/timer_0/bus_read_data_RNO_3[24]:B, 
  Timer_1/timer_0/WRITE_overflowReset8_0_a2_1:Y, 
  Timer_2/timer_0/bus_read_data_RNO_3[28]:B, 
  Timer_2/timer_0/bus_read_data_RNO_1[25]:B, 
  Timer_1/timer_0/bus_read_data_RNO_1[30]:B, 
  Timer_1/timer_0/bus_read_data_RNO_3[9]:B, 
  Timer_1/timer_0/bus_read_data_RNO_3[2]:B, 
  Timer_2/timer_0/bus_read_data_RNO_3[27]:B, 
  Timer_1/timer_0/bus_read_data_RNO_3[14]:B, 
  Timer_1/timer_0/bus_read_data_RNO_3[13]:B, 
  Timer_1/timer_0/bus_read_data_RNO_3[3]:B; ORIGNAME:
  'Timer_4.timer_0.WRITE.overflowReset8_1'.
NET Timer_4_timer_0_WRITE_overflowReset8_2;  
  Timer_2/timer_0/bus_read_data_RNO_3[19]:B, 
  Timer_2/timer_0/bus_read_data_RNO_3[11]:B, 
  Timer_2/timer_0/bus_read_data_RNO_3[4]:B, 
  Timer_2/timer_0/bus_read_data_RNO_1[31]:B, 
  Timer_2/timer_0/bus_read_data_RNO_3[21]:B, 
  Timer_2/timer_0/bus_read_data_RNO_3[10]:B, 
  Timer_2/timer_0/bus_read_data_RNO_3[5]:B, 
  Timer_2/timer_0/bus_read_data_RNO_1[30]:B, 
  Timer_2/timer_0/bus_read_data_RNO_1[8]:B, 
  Timer_2/timer_0/bus_read_data_RNO_3[20]:B, 
  Timer_2/timer_0/bus_read_data_RNO_1[23]:B, 
  Timer_2/timer_0/bus_read_data_RNO_1[16]:B, 
  Timer_1/timer_0/WRITE_overflowReset8_0_a2_2:Y, 
  Timer_2/timer_0/bus_read_data_RNO_3[6]:B, 
  Timer_2/timer_0/bus_read_data_RNO_3[14]:B, 
  Timer_2/timer_0/bus_read_data_RNO_3[18]:B, 
  Timer_2/timer_0/bus_read_data_RNO_3[3]:B, 
  Timer_2/timer_0/bus_read_data_RNO_3[17]:B, 
  Timer_2/timer_0/bus_read_data_RNO_1[9]:B, 
  Timer_2/timer_0/bus_read_data_RNO_3[12]:B, 
  Timer_2/timer_0/bus_read_data_RNO_3[7]:B, 
  Timer_2/timer_0/bus_read_data_RNO_3[15]:B, 
  Timer_2/timer_0/bus_read_data_RNO_3[22]:B, 
  Timer_2/timer_0/bus_read_data_RNO_1[13]:B; ORIGNAME:
  'Timer_4.timer_0.WRITE.overflowReset8_2'.
NET Timer_4_timer_0_WRITE_overflowReset8_3;  
  Timer_3/timer_0/bus_read_data_10_iv_0_0_RNO[23]:B, 
  Timer_2/timer_0/bus_read_data_RNO_3[2]:B, 
  Timer_3/timer_0/bus_read_data_RNO_3[16]:B, 
  Timer_3/timer_0/bus_read_data_RNO_3[19]:B, 
  Timer_3/timer_0/bus_read_data_RNO_3[11]:B, 
  Timer_3/timer_0/bus_read_data_RNO_0[24]:B, 
  Timer_3/timer_0/bus_read_data_RNO_3[28]:B, 
  Timer_3/timer_0/bus_read_data_RNO_1[10]:B, 
  Timer_3/timer_0/bus_read_data_RNO_3[27]:B, 
  Timer_3/timer_0/bus_read_data_RNO_1[25]:B, 
  Timer_3/timer_0/bus_read_data_RNO_3[9]:B, 
  Timer_3/timer_0/bus_read_data_RNO_3[22]:B, 
  Timer_3/timer_0/bus_read_data_RNO_3[14]:B, 
  Timer_3/timer_0/bus_read_data_RNO_3[18]:B, 
  Timer_3/timer_0/bus_read_data_RNO_3[13]:B, 
  Timer_3/timer_0/bus_read_data_RNO_1[8]:B, 
  Timer_3/timer_0/bus_read_data_RNO_3[26]:B, 
  Timer_3/timer_0/bus_read_data_RNO_3[29]:B, 
  Timer_3/timer_0/bus_read_data_RNO_3[21]:B, 
  Timer_3/timer_0/bus_read_data_RNO_1[20]:B, 
  Timer_3/timer_0/bus_read_data_RNO_3[17]:B, 
  Timer_3/timer_0/bus_read_data_RNO_3[12]:B, 
  Timer_1/timer_0/WRITE_overflowReset8_0_a2_3:Y, 
  Timer_3/timer_0/bus_read_data_RNO_3[15]:B; ORIGNAME:
  'Timer_4.timer_0.WRITE.overflowReset8_3'.
NET Timer_4_timer_0_WRITE_overflowReset8_4;  
  Timer_4/timer_0/bus_read_data_RNO_0[14]:B, 
  Timer_3/timer_0/bus_read_data_RNO_1[4]:B, 
  Timer_4/timer_0/bus_read_data_RNO_1[8]:B, 
  Timer_4/timer_0/bus_read_data_RNO_1[25]:B, 
  Timer_4/timer_0/bus_read_data_RNO_3[24]:B, 
  Timer_4/timer_0/bus_read_data_RNO_3[28]:B, 
  Timer_4/timer_0/bus_read_data_RNO_3[18]:B, 
  Timer_4/timer_0/bus_read_data_RNO_1[29]:B, 
  Timer_4/timer_0/bus_read_data_RNO_3[13]:B, 
  Timer_4/timer_0/bus_read_data_RNO_3[27]:B, 
  Timer_3/timer_0/bus_read_data_RNO_3[7]:B, 
  Timer_4/timer_0/bus_read_data_RNO_3[17]:B, 
  Timer_4/timer_0/bus_read_data_RNO_3[22]:B, 
  Timer_3/timer_0/bus_read_data_RNO_1[30]:B, 
  Timer_3/timer_0/bus_read_data_RNO_3[2]:B, 
  Timer_4/timer_0/bus_read_data_RNO_3[15]:B, 
  Timer_4/timer_0/bus_read_data_RNO_3[26]:B, 
  Timer_4/timer_0/bus_read_data_RNO_3[21]:B, 
  Timer_4/timer_0/bus_read_data_RNO_3[16]:B, 
  Timer_4/timer_0/bus_read_data_RNO_3[19]:B, 
  Timer_4/timer_0/bus_read_data_RNO_1[23]:B, 
  Timer_3/timer_0/bus_read_data_RNO_3[5]:B, 
  Timer_4/timer_0/bus_read_data_RNO_3[20]:B, 
  Timer_1/timer_0/WRITE_overflowReset8_0_a2_4:Y; ORIGNAME:
  'Timer_4.timer_0.WRITE.overflowReset8_4'.
NET CoreAPB3_0/CAPB3lOII/PRDATA_0_0_0[27];  
  CoreAPB3_0/CAPB3lOII/PRDATA_0_0[27]:C, 
  CoreAPB3_0/CAPB3lOII/PRDATA_0_0_0[27]:Y.
NET CoreAPB3_0/CAPB3lOII/N_282;  
  CoreAPB3_0/CAPB3lOII/PRDATA_0_0_0[27]:C, 
  CoreAPB3_0/CAPB3lOII/PRDATA_0_0_a5_2[27]:Y.
NET CoreAPB3_0/CAPB3lOII/PRDATA_0_0_0[8];  
  CoreAPB3_0/CAPB3lOII/PRDATA_0_0[8]:C, 
  CoreAPB3_0/CAPB3lOII/PRDATA_0_0_0[8]:Y.
NET CoreAPB3_0/CAPB3lOII/N_306;  
  CoreAPB3_0/CAPB3lOII/PRDATA_0_0_0[8]:C, 
  CoreAPB3_0/CAPB3lOII/PRDATA_0_0_a5_2[8]:Y.
NET CoreAPB3_0/CAPB3lOII/PRDATA_0_0[25];  
  CoreAPB3_0/CAPB3lOII/PRDATA_0[25]:C, 
  CoreAPB3_0/CAPB3lOII/PRDATA_0_0[25]:Y.
NET CoreAPB3_0/CAPB3lOII/N_258;  
  CoreAPB3_0/CAPB3lOII/PRDATA_0_0[25]:C, 
  CoreAPB3_0/CAPB3lOII/PRDATA_0_a5_2[25]:Y.
NET CoreAPB3_0/CAPB3lOII/PRDATA_0_0_0[11];  
  CoreAPB3_0/CAPB3lOII/PRDATA_0_0[11]:C, 
  CoreAPB3_0/CAPB3lOII/PRDATA_0_0_0[11]:Y.
NET CoreAPB3_0/CAPB3lOII/N_294;  
  CoreAPB3_0/CAPB3lOII/PRDATA_0_0_0[11]:C, 
  CoreAPB3_0/CAPB3lOII/PRDATA_0_0_a5_2[11]:Y.
NET CoreAPB3_0/CAPB3lOII/PRDATA_0_0_0[12];  
  CoreAPB3_0/CAPB3lOII/PRDATA_0_0[12]:C, 
  CoreAPB3_0/CAPB3lOII/PRDATA_0_0_0[12]:Y.
NET CoreAPB3_0/CAPB3lOII/N_290;  
  CoreAPB3_0/CAPB3lOII/PRDATA_0_0_0[12]:C, 
  CoreAPB3_0/CAPB3lOII/PRDATA_0_0_a5_2[12]:Y.
NET CoreAPB3_0/CAPB3lOII/PRDATA_0_0_0[9];  
  CoreAPB3_0/CAPB3lOII/PRDATA_0_0[9]:C, 
  CoreAPB3_0/CAPB3lOII/PRDATA_0_0_0[9]:Y.
NET CoreAPB3_0/CAPB3lOII/N_302;  
  CoreAPB3_0/CAPB3lOII/PRDATA_0_0_0[9]:C, 
  CoreAPB3_0/CAPB3lOII/PRDATA_0_0_a5_2[9]:Y.
NET CoreAPB3_0/CAPB3lOII/PRDATA_0_0_0[10];  
  CoreAPB3_0/CAPB3lOII/PRDATA_0_0[10]:C, 
  CoreAPB3_0/CAPB3lOII/PRDATA_0_0_0[10]:Y.
NET CoreAPB3_0/CAPB3lOII/N_298;  
  CoreAPB3_0/CAPB3lOII/PRDATA_0_0_0[10]:C, 
  CoreAPB3_0/CAPB3lOII/PRDATA_0_0_a5_2[10]:Y.
NET CoreAPB3_0/CAPB3lOII/PRDATA_0_0_0[29];  
  CoreAPB3_0/CAPB3lOII/PRDATA_0_0[29]:C, 
  CoreAPB3_0/CAPB3lOII/PRDATA_0_0_0[29]:Y.
NET CoreAPB3_0/CAPB3lOII/N_274;  
  CoreAPB3_0/CAPB3lOII/PRDATA_0_0_0[29]:C, 
  CoreAPB3_0/CAPB3lOII/PRDATA_0_0_a5_2[29]:Y.
NET CoreAPB3_0/CAPB3lOII/PRDATA_0_0[15];  
  CoreAPB3_0/CAPB3lOII/PRDATA_0[15]:C, 
  CoreAPB3_0/CAPB3lOII/PRDATA_0_0[15]:Y.
NET CoreAPB3_0/CAPB3lOII/N_196;  
  CoreAPB3_0/CAPB3lOII/PRDATA_0_0[15]:C, 
  CoreAPB3_0/CAPB3lOII/PRDATA_0_a5_2[15]:Y.
NET CoreAPB3_0/CAPB3lOII/PRDATA_0_0[18];  
  CoreAPB3_0/CAPB3lOII/PRDATA_0[18]:C, 
  CoreAPB3_0/CAPB3lOII/PRDATA_0_0[18]:Y.
NET CoreAPB3_0/CAPB3lOII/N_229;  
  CoreAPB3_0/CAPB3lOII/PRDATA_0_0[18]:C, 
  CoreAPB3_0/CAPB3lOII/PRDATA_0_a5_2[18]:Y.
NET CoreAPB3_0/CAPB3lOII/PRDATA_0_0_0[31];  
  CoreAPB3_0/CAPB3lOII/PRDATA_0_0[31]:C, 
  CoreAPB3_0/CAPB3lOII/PRDATA_0_0_0[31]:Y.
NET CoreAPB3_0/CAPB3lOII/N_266;  
  CoreAPB3_0/CAPB3lOII/PRDATA_0_0_0[31]:C, 
  CoreAPB3_0/CAPB3lOII/PRDATA_0_0_a5_2[31]:Y.
NET CoreAPB3_0/CAPB3lOII/PRDATA_0_0[26];  
  CoreAPB3_0/CAPB3lOII/PRDATA_0[26]:C, 
  CoreAPB3_0/CAPB3lOII/PRDATA_0_0[26]:Y.
NET CoreAPB3_0/CAPB3lOII/N_262;  
  CoreAPB3_0/CAPB3lOII/PRDATA_0_0[26]:C, 
  CoreAPB3_0/CAPB3lOII/PRDATA_0_a5_2[26]:Y.
NET CoreAPB3_0/CAPB3lOII/PRDATA_0_0[24];  
  CoreAPB3_0/CAPB3lOII/PRDATA_0[24]:C, 
  CoreAPB3_0/CAPB3lOII/PRDATA_0_0[24]:Y.
NET CoreAPB3_0/CAPB3lOII/N_254;  
  CoreAPB3_0/CAPB3lOII/PRDATA_0_0[24]:C, 
  CoreAPB3_0/CAPB3lOII/PRDATA_0_a5_2[24]:Y.
NET CoreAPB3_0/CAPB3lOII/PRDATA_0_0[23];  
  CoreAPB3_0/CAPB3lOII/PRDATA_0[23]:C, 
  CoreAPB3_0/CAPB3lOII/PRDATA_0_0[23]:Y.
NET CoreAPB3_0/CAPB3lOII/N_250;  
  CoreAPB3_0/CAPB3lOII/PRDATA_0_0[23]:C, 
  CoreAPB3_0/CAPB3lOII/PRDATA_0_a5_2[23]:Y.
NET CoreAPB3_0/CAPB3lOII/PRDATA_0_0[22];  
  CoreAPB3_0/CAPB3lOII/PRDATA_0[22]:C, 
  CoreAPB3_0/CAPB3lOII/PRDATA_0_0[22]:Y.
NET CoreAPB3_0/CAPB3lOII/N_246;  
  CoreAPB3_0/CAPB3lOII/PRDATA_0_0[22]:C, 
  CoreAPB3_0/CAPB3lOII/PRDATA_0_a5_2[22]:Y.
NET CoreAPB3_0/CAPB3lOII/PRDATA_0_0[21];  
  CoreAPB3_0/CAPB3lOII/PRDATA_0[21]:C, 
  CoreAPB3_0/CAPB3lOII/PRDATA_0_0[21]:Y.
NET CoreAPB3_0/CAPB3lOII/N_242;  
  CoreAPB3_0/CAPB3lOII/PRDATA_0_0[21]:C, 
  CoreAPB3_0/CAPB3lOII/PRDATA_0_a5_2[21]:Y.
NET CoreAPB3_0/CAPB3lOII/PRDATA_0_0[20];  
  CoreAPB3_0/CAPB3lOII/PRDATA_0[20]:C, 
  CoreAPB3_0/CAPB3lOII/PRDATA_0_0[20]:Y.
NET CoreAPB3_0/CAPB3lOII/N_238;  
  CoreAPB3_0/CAPB3lOII/PRDATA_0_0[20]:C, 
  CoreAPB3_0/CAPB3lOII/PRDATA_0_a5_2[20]:Y.
NET CoreAPB3_0/CAPB3lOII/PRDATA_0_0_0[13];  
  CoreAPB3_0/CAPB3lOII/PRDATA_0_0[13]:C, 
  CoreAPB3_0/CAPB3lOII/PRDATA_0_0_0[13]:Y.
NET CoreAPB3_0/CAPB3lOII/N_286;  
  CoreAPB3_0/CAPB3lOII/PRDATA_0_0_0[13]:C, 
  CoreAPB3_0/CAPB3lOII/PRDATA_0_0_a5_2[13]:Y.
NET CoreAPB3_0/CAPB3lOII/PRDATA_0_0_0[28];  
  CoreAPB3_0/CAPB3lOII/PRDATA_0_0[28]:C, 
  CoreAPB3_0/CAPB3lOII/PRDATA_0_0_0[28]:Y.
NET CoreAPB3_0/CAPB3lOII/N_278;  
  CoreAPB3_0/CAPB3lOII/PRDATA_0_0_0[28]:C, 
  CoreAPB3_0/CAPB3lOII/PRDATA_0_0_a5_2[28]:Y.
NET CoreAPB3_0/CAPB3lOII/PRDATA_0_1[1];  
  CoreAPB3_0/CAPB3lOII/PRDATA_0[1]:C, 
  CoreAPB3_0/CAPB3lOII/PRDATA_0_1[1]:Y.
NET CoreAPB3_0/CAPB3lOII/N_122;  
  CoreAPB3_0/CAPB3lOII/PRDATA_0_1[1]:C, 
  CoreAPB3_0/CAPB3lOII/PRDATA_0_a5_2[1]:Y.
NET CoreAPB3_0/CAPB3lOII/PRDATA_0_0_0[30];  
  CoreAPB3_0/CAPB3lOII/PRDATA_0_0[30]:C, 
  CoreAPB3_0/CAPB3lOII/PRDATA_0_0_0[30]:Y.
NET CoreAPB3_0/CAPB3lOII/N_270;  
  CoreAPB3_0/CAPB3lOII/PRDATA_0_0_0[30]:C, 
  CoreAPB3_0/CAPB3lOII/PRDATA_0_0_a5_2[30]:Y.
NET CoreAPB3_0/CAPB3lOII/PRDATA_0_0[14];  
  CoreAPB3_0/CAPB3lOII/PRDATA_0[14]:C, 
  CoreAPB3_0/CAPB3lOII/PRDATA_0_0[14]:Y.
NET CoreAPB3_0/CAPB3lOII/N_192;  
  CoreAPB3_0/CAPB3lOII/PRDATA_0_0[14]:C, 
  CoreAPB3_0/CAPB3lOII/PRDATA_0_a5_2[14]:Y.
NET CoreAPB3_0/CAPB3lOII/PRDATA_0_0[7];  
  CoreAPB3_0/CAPB3lOII/PRDATA_0[7]:C, 
  CoreAPB3_0/CAPB3lOII/PRDATA_0_0[7]:Y.
NET CoreAPB3_0/CAPB3lOII/N_175;  
  CoreAPB3_0/CAPB3lOII/PRDATA_0_0[7]:C, 
  CoreAPB3_0/CAPB3lOII/PRDATA_0_a5_2[7]:Y.
NET CoreAPB3_0/CAPB3lOII/PRDATA_0_0[6];  
  CoreAPB3_0/CAPB3lOII/PRDATA_0[6]:C, 
  CoreAPB3_0/CAPB3lOII/PRDATA_0_0[6]:Y.
NET CoreAPB3_0/CAPB3lOII/N_163;  
  CoreAPB3_0/CAPB3lOII/PRDATA_0_0[6]:C, 
  CoreAPB3_0/CAPB3lOII/PRDATA_0_a5_2[6]:Y.
NET CoreAPB3_0/CAPB3lOII/PRDATA_0_0[5];  
  CoreAPB3_0/CAPB3lOII/PRDATA_0[5]:C, 
  CoreAPB3_0/CAPB3lOII/PRDATA_0_0[5]:Y.
NET CoreAPB3_0/CAPB3lOII/N_159;  
  CoreAPB3_0/CAPB3lOII/PRDATA_0_0[5]:C, 
  CoreAPB3_0/CAPB3lOII/PRDATA_0_a5_2[5]:Y.
NET CoreAPB3_0/CAPB3lOII/PRDATA_0_0[4];  
  CoreAPB3_0/CAPB3lOII/PRDATA_0[4]:C, 
  CoreAPB3_0/CAPB3lOII/PRDATA_0_0[4]:Y.
NET CoreAPB3_0/CAPB3lOII/N_142;  
  CoreAPB3_0/CAPB3lOII/PRDATA_0_0[4]:C, 
  CoreAPB3_0/CAPB3lOII/PRDATA_0_a5_2[4]:Y.
NET CoreAPB3_0/CAPB3lOII/PRDATA_0_0[3];  
  CoreAPB3_0/CAPB3lOII/PRDATA_0[3]:C, 
  CoreAPB3_0/CAPB3lOII/PRDATA_0_0[3]:Y.
NET CoreAPB3_0/CAPB3lOII/N_130;  
  CoreAPB3_0/CAPB3lOII/PRDATA_0_0[3]:C, 
  CoreAPB3_0/CAPB3lOII/PRDATA_0_a5_2[3]:Y.
NET CoreAPB3_0/CAPB3lOII/PRDATA_0_0[2];  
  CoreAPB3_0/CAPB3lOII/PRDATA_0[2]:C, 
  CoreAPB3_0/CAPB3lOII/PRDATA_0_0[2]:Y.
NET CoreAPB3_0/CAPB3lOII/N_126;  
  CoreAPB3_0/CAPB3lOII/PRDATA_0_0[2]:C, 
  CoreAPB3_0/CAPB3lOII/PRDATA_0_a5_2[2]:Y.
NET CoreAPB3_0/CAPB3lOII/PRDATA_0_0[0];  
  CoreAPB3_0/CAPB3lOII/PRDATA_0[0]:C, 
  CoreAPB3_0/CAPB3lOII/PRDATA_0_0[0]:Y.
NET CoreAPB3_0/CAPB3lOII/N_118;  
  CoreAPB3_0/CAPB3lOII/PRDATA_0_0[0]:C, 
  CoreAPB3_0/CAPB3lOII/PRDATA_0_a5_2[0]:Y.
NET CoreAPB3_0/CAPB3lOII/PRDATA_0_0[19];  
  CoreAPB3_0/CAPB3lOII/PRDATA_0[19]:C, 
  CoreAPB3_0/CAPB3lOII/PRDATA_0_0[19]:Y.
NET CoreAPB3_0/CAPB3lOII/N_234;  
  CoreAPB3_0/CAPB3lOII/PRDATA_0_0[19]:C, 
  CoreAPB3_0/CAPB3lOII/PRDATA_0_a5_2[19]:Y.
NET CoreAPB3_0/CAPB3lOII/PRDATA_0_0[17];  
  CoreAPB3_0/CAPB3lOII/PRDATA_0[17]:C, 
  CoreAPB3_0/CAPB3lOII/PRDATA_0_0[17]:Y.
NET CoreAPB3_0/CAPB3lOII/N_225;  
  CoreAPB3_0/CAPB3lOII/PRDATA_0_0[17]:C, 
  CoreAPB3_0/CAPB3lOII/PRDATA_0_a5_2[17]:Y.
NET CoreAPB3_0/CAPB3lOII/PRDATA_0_0[16];  
  CoreAPB3_0/CAPB3lOII/PRDATA_0[16]:C, 
  CoreAPB3_0/CAPB3lOII/PRDATA_0_0[16]:Y.
NET CoreAPB3_0/CAPB3lOII/N_208;  
  CoreAPB3_0/CAPB3lOII/PRDATA_0_0[16]:C, 
  CoreAPB3_0/CAPB3lOII/PRDATA_0_a5_2[16]:Y.
NET CoreAPB3_0/CAPB3lOII/N_120;  CoreAPB3_0/CAPB3lOII/PRDATA_0[1]:
  A, CoreAPB3_0/CAPB3lOII/PRDATA_0_a5_0[1]:Y.
NET CoreAPB3_0/CAPB3lOII/N_119;  CoreAPB3_0/CAPB3lOII/PRDATA_0[1]:
  B, CoreAPB3_0/CAPB3lOII/PRDATA_0_a5[1]:Y.
NET CoreAPB3_0/CAPB3lOII/N_116;  CoreAPB3_0/CAPB3lOII/PRDATA_0[0]:
  A, CoreAPB3_0/CAPB3lOII/PRDATA_0_a5_0[0]:Y.
NET CoreAPB3_0/CAPB3lOII/N_115;  CoreAPB3_0/CAPB3lOII/PRDATA_0[0]:
  B, CoreAPB3_0/CAPB3lOII/PRDATA_0_a5[0]:Y.
NET CoreAPB3_0/CAPB3lOII/N_124;  CoreAPB3_0/CAPB3lOII/PRDATA_0[2]:
  A, CoreAPB3_0/CAPB3lOII/PRDATA_0_a5_0[2]:Y.
NET CoreAPB3_0/CAPB3lOII/N_123;  CoreAPB3_0/CAPB3lOII/PRDATA_0[2]:
  B, CoreAPB3_0/CAPB3lOII/PRDATA_0_a5[2]:Y.
NET CoreAPB3_0/CAPB3lOII/N_128;  CoreAPB3_0/CAPB3lOII/PRDATA_0[3]:
  A, CoreAPB3_0/CAPB3lOII/PRDATA_0_a5_0[3]:Y.
NET CoreAPB3_0/CAPB3lOII/N_127;  CoreAPB3_0/CAPB3lOII/PRDATA_0[3]:
  B, CoreAPB3_0/CAPB3lOII/PRDATA_0_a5[3]:Y.
NET CoreAPB3_0/CAPB3lOII/N_140;  CoreAPB3_0/CAPB3lOII/PRDATA_0[4]:
  A, CoreAPB3_0/CAPB3lOII/PRDATA_0_a5_0[4]:Y.
NET CoreAPB3_0/CAPB3lOII/N_131;  CoreAPB3_0/CAPB3lOII/PRDATA_0[4]:
  B, CoreAPB3_0/CAPB3lOII/PRDATA_0_a5[4]:Y.
NET CoreAPB3_0/CAPB3lOII/N_144;  CoreAPB3_0/CAPB3lOII/PRDATA_0[5]:
  A, CoreAPB3_0/CAPB3lOII/PRDATA_0_a5_0[5]:Y.
NET CoreAPB3_0/CAPB3lOII/N_143;  CoreAPB3_0/CAPB3lOII/PRDATA_0[5]:
  B, CoreAPB3_0/CAPB3lOII/PRDATA_0_a5[5]:Y.
NET CoreAPB3_0/CAPB3lOII/N_161;  CoreAPB3_0/CAPB3lOII/PRDATA_0[6]:
  A, CoreAPB3_0/CAPB3lOII/PRDATA_0_a5_0[6]:Y.
NET CoreAPB3_0/CAPB3lOII/N_160;  CoreAPB3_0/CAPB3lOII/PRDATA_0[6]:
  B, CoreAPB3_0/CAPB3lOII/PRDATA_0_a5[6]:Y.
NET CoreAPB3_0/CAPB3lOII/N_173;  CoreAPB3_0/CAPB3lOII/PRDATA_0[7]:
  A, CoreAPB3_0/CAPB3lOII/PRDATA_0_a5_0[7]:Y.
NET CoreAPB3_0/CAPB3lOII/N_172;  CoreAPB3_0/CAPB3lOII/PRDATA_0[7]:
  B, CoreAPB3_0/CAPB3lOII/PRDATA_0_a5[7]:Y.
NET CoreAPB3_0/CAPB3lOII/N_177;  
  CoreAPB3_0/CAPB3lOII/PRDATA_0[14]:A, 
  CoreAPB3_0/CAPB3lOII/PRDATA_0_a5_0[14]:Y.
NET CoreAPB3_0/CAPB3lOII/N_176;  
  CoreAPB3_0/CAPB3lOII/PRDATA_0[14]:B, 
  CoreAPB3_0/CAPB3lOII/PRDATA_0_a5[14]:Y.
NET CoreAPB3_0/CAPB3lOII/N_194;  
  CoreAPB3_0/CAPB3lOII/PRDATA_0[15]:A, 
  CoreAPB3_0/CAPB3lOII/PRDATA_0_a5_0[15]:Y.
NET CoreAPB3_0/CAPB3lOII/N_193;  
  CoreAPB3_0/CAPB3lOII/PRDATA_0[15]:B, 
  CoreAPB3_0/CAPB3lOII/PRDATA_0_a5[15]:Y.
NET CoreAPB3_0/CAPB3lOII/N_206;  
  CoreAPB3_0/CAPB3lOII/PRDATA_0[16]:A, 
  CoreAPB3_0/CAPB3lOII/PRDATA_0_a5_0[16]:Y.
NET CoreAPB3_0/CAPB3lOII/N_205;  
  CoreAPB3_0/CAPB3lOII/PRDATA_0[16]:B, 
  CoreAPB3_0/CAPB3lOII/PRDATA_0_a5[16]:Y.
NET CoreAPB3_0/CAPB3lOII/N_210;  
  CoreAPB3_0/CAPB3lOII/PRDATA_0[17]:A, 
  CoreAPB3_0/CAPB3lOII/PRDATA_0_a5_0[17]:Y.
NET CoreAPB3_0/CAPB3lOII/N_209;  
  CoreAPB3_0/CAPB3lOII/PRDATA_0[17]:B, 
  CoreAPB3_0/CAPB3lOII/PRDATA_0_a5[17]:Y.
NET CoreAPB3_0/CAPB3lOII/N_227;  
  CoreAPB3_0/CAPB3lOII/PRDATA_0[18]:A, 
  CoreAPB3_0/CAPB3lOII/PRDATA_0_a5_0[18]:Y.
NET CoreAPB3_0/CAPB3lOII/N_226;  
  CoreAPB3_0/CAPB3lOII/PRDATA_0[18]:B, 
  CoreAPB3_0/CAPB3lOII/PRDATA_0_a5[18]:Y.
NET CoreAPB3_0/CAPB3lOII/N_232;  
  CoreAPB3_0/CAPB3lOII/PRDATA_0[19]:A, 
  CoreAPB3_0/CAPB3lOII/PRDATA_0_a5_0[19]:Y.
NET CoreAPB3_0/CAPB3lOII/N_231;  
  CoreAPB3_0/CAPB3lOII/PRDATA_0[19]:B, 
  CoreAPB3_0/CAPB3lOII/PRDATA_0_a5[19]:Y.
NET CoreAPB3_0/CAPB3lOII/N_236;  
  CoreAPB3_0/CAPB3lOII/PRDATA_0[20]:A, 
  CoreAPB3_0/CAPB3lOII/PRDATA_0_a5_0[20]:Y.
NET CoreAPB3_0/CAPB3lOII/N_235;  
  CoreAPB3_0/CAPB3lOII/PRDATA_0[20]:B, 
  CoreAPB3_0/CAPB3lOII/PRDATA_0_a5[20]:Y.
NET CoreAPB3_0/CAPB3lOII/N_240;  
  CoreAPB3_0/CAPB3lOII/PRDATA_0[21]:A, 
  CoreAPB3_0/CAPB3lOII/PRDATA_0_a5_0[21]:Y.
NET CoreAPB3_0/CAPB3lOII/N_239;  
  CoreAPB3_0/CAPB3lOII/PRDATA_0[21]:B, 
  CoreAPB3_0/CAPB3lOII/PRDATA_0_a5[21]:Y.
NET CoreAPB3_0/CAPB3lOII/N_244;  
  CoreAPB3_0/CAPB3lOII/PRDATA_0[22]:A, 
  CoreAPB3_0/CAPB3lOII/PRDATA_0_a5_0[22]:Y.
NET CoreAPB3_0/CAPB3lOII/N_243;  
  CoreAPB3_0/CAPB3lOII/PRDATA_0[22]:B, 
  CoreAPB3_0/CAPB3lOII/PRDATA_0_a5[22]:Y.
NET CoreAPB3_0/CAPB3lOII/N_248;  
  CoreAPB3_0/CAPB3lOII/PRDATA_0[23]:A, 
  CoreAPB3_0/CAPB3lOII/PRDATA_0_a5_0[23]:Y.
NET CoreAPB3_0/CAPB3lOII/N_247;  
  CoreAPB3_0/CAPB3lOII/PRDATA_0[23]:B, 
  CoreAPB3_0/CAPB3lOII/PRDATA_0_a5[23]:Y.
NET CoreAPB3_0/CAPB3lOII/N_252;  
  CoreAPB3_0/CAPB3lOII/PRDATA_0[24]:A, 
  CoreAPB3_0/CAPB3lOII/PRDATA_0_a5_0[24]:Y.
NET CoreAPB3_0/CAPB3lOII/N_251;  
  CoreAPB3_0/CAPB3lOII/PRDATA_0[24]:B, 
  CoreAPB3_0/CAPB3lOII/PRDATA_0_a5[24]:Y.
NET CoreAPB3_0/CAPB3lOII/N_256;  
  CoreAPB3_0/CAPB3lOII/PRDATA_0[25]:A, 
  CoreAPB3_0/CAPB3lOII/PRDATA_0_a5_0[25]:Y.
NET CoreAPB3_0/CAPB3lOII/N_255;  
  CoreAPB3_0/CAPB3lOII/PRDATA_0[25]:B, 
  CoreAPB3_0/CAPB3lOII/PRDATA_0_a5[25]:Y.
NET CoreAPB3_0/CAPB3lOII/N_260;  
  CoreAPB3_0/CAPB3lOII/PRDATA_0[26]:A, 
  CoreAPB3_0/CAPB3lOII/PRDATA_0_a5_0[26]:Y.
NET CoreAPB3_0/CAPB3lOII/N_259;  
  CoreAPB3_0/CAPB3lOII/PRDATA_0[26]:B, 
  CoreAPB3_0/CAPB3lOII/PRDATA_0_a5[26]:Y.
NET CoreAPB3_0/CAPB3lOII/N_264;  
  CoreAPB3_0/CAPB3lOII/PRDATA_0_0[31]:A, 
  CoreAPB3_0/CAPB3lOII/PRDATA_0_0_a5_0[31]:Y.
NET CoreAPB3_0/CAPB3lOII/N_263;  
  CoreAPB3_0/CAPB3lOII/PRDATA_0_0[31]:B, 
  CoreAPB3_0/CAPB3lOII/PRDATA_0_0_a5[31]:Y.
NET CoreAPB3_0/CAPB3lOII/N_268;  
  CoreAPB3_0/CAPB3lOII/PRDATA_0_0[30]:A, 
  CoreAPB3_0/CAPB3lOII/PRDATA_0_0_a5_0[30]:Y.
NET CoreAPB3_0/CAPB3lOII/N_267;  
  CoreAPB3_0/CAPB3lOII/PRDATA_0_0[30]:B, 
  CoreAPB3_0/CAPB3lOII/PRDATA_0_0_a5[30]:Y.
NET CoreAPB3_0/CAPB3lOII/N_272;  
  CoreAPB3_0/CAPB3lOII/PRDATA_0_0[29]:A, 
  CoreAPB3_0/CAPB3lOII/PRDATA_0_0_a5_0[29]:Y.
NET CoreAPB3_0/CAPB3lOII/N_271;  
  CoreAPB3_0/CAPB3lOII/PRDATA_0_0[29]:B, 
  CoreAPB3_0/CAPB3lOII/PRDATA_0_0_a5[29]:Y.
NET CoreAPB3_0/CAPB3lOII/N_276;  
  CoreAPB3_0/CAPB3lOII/PRDATA_0_0[28]:A, 
  CoreAPB3_0/CAPB3lOII/PRDATA_0_0_a5_0[28]:Y.
NET CoreAPB3_0/CAPB3lOII/N_275;  
  CoreAPB3_0/CAPB3lOII/PRDATA_0_0[28]:B, 
  CoreAPB3_0/CAPB3lOII/PRDATA_0_0_a5[28]:Y.
NET CoreAPB3_0/CAPB3lOII/N_280;  
  CoreAPB3_0/CAPB3lOII/PRDATA_0_0[27]:A, 
  CoreAPB3_0/CAPB3lOII/PRDATA_0_0_a5_0[27]:Y.
NET CoreAPB3_0/CAPB3lOII/N_279;  
  CoreAPB3_0/CAPB3lOII/PRDATA_0_0[27]:B, 
  CoreAPB3_0/CAPB3lOII/PRDATA_0_0_a5[27]:Y.
NET CoreAPB3_0/CAPB3lOII/N_284;  
  CoreAPB3_0/CAPB3lOII/PRDATA_0_0[13]:A, 
  CoreAPB3_0/CAPB3lOII/PRDATA_0_0_a5_0[13]:Y.
NET CoreAPB3_0/CAPB3lOII/N_283;  
  CoreAPB3_0/CAPB3lOII/PRDATA_0_0[13]:B, 
  CoreAPB3_0/CAPB3lOII/PRDATA_0_0_a5[13]:Y.
NET CoreAPB3_0/CAPB3lOII/N_288;  
  CoreAPB3_0/CAPB3lOII/PRDATA_0_0[12]:A, 
  CoreAPB3_0/CAPB3lOII/PRDATA_0_0_a5_0[12]:Y.
NET CoreAPB3_0/CAPB3lOII/N_287;  
  CoreAPB3_0/CAPB3lOII/PRDATA_0_0[12]:B, 
  CoreAPB3_0/CAPB3lOII/PRDATA_0_0_a5[12]:Y.
NET CoreAPB3_0/CAPB3lOII/N_292;  
  CoreAPB3_0/CAPB3lOII/PRDATA_0_0[11]:A, 
  CoreAPB3_0/CAPB3lOII/PRDATA_0_0_a5_0[11]:Y.
NET CoreAPB3_0/CAPB3lOII/N_291;  
  CoreAPB3_0/CAPB3lOII/PRDATA_0_0[11]:B, 
  CoreAPB3_0/CAPB3lOII/PRDATA_0_0_a5[11]:Y.
NET CoreAPB3_0/CAPB3lOII/N_296;  
  CoreAPB3_0/CAPB3lOII/PRDATA_0_0[10]:A, 
  CoreAPB3_0/CAPB3lOII/PRDATA_0_0_a5_0[10]:Y.
NET CoreAPB3_0/CAPB3lOII/N_295;  
  CoreAPB3_0/CAPB3lOII/PRDATA_0_0[10]:B, 
  CoreAPB3_0/CAPB3lOII/PRDATA_0_0_a5[10]:Y.
NET CoreAPB3_0/CAPB3lOII/N_300;  
  CoreAPB3_0/CAPB3lOII/PRDATA_0_0[9]:A, 
  CoreAPB3_0/CAPB3lOII/PRDATA_0_0_a5_0[9]:Y.
NET CoreAPB3_0/CAPB3lOII/N_299;  
  CoreAPB3_0/CAPB3lOII/PRDATA_0_0[9]:B, 
  CoreAPB3_0/CAPB3lOII/PRDATA_0_0_a5[9]:Y.
NET CoreAPB3_0/CAPB3lOII/N_304;  
  CoreAPB3_0/CAPB3lOII/PRDATA_0_0[8]:A, 
  CoreAPB3_0/CAPB3lOII/PRDATA_0_0_a5_0[8]:Y.
NET CoreAPB3_0/CAPB3lOII/N_303;  
  CoreAPB3_0/CAPB3lOII/PRDATA_0_0[8]:B, 
  CoreAPB3_0/CAPB3lOII/PRDATA_0_0_a5[8]:Y.
NET Timer_4/BUS_READ_EN;  Timer_4/timer_0/reset_interrupt_RNO_1:A, 
  Timer_4/timer_0/un1_fabint8_0_0:A, 
  Timer_4/timer_0/reset_interrupt_RNO_2:A, 
  Timer_4/timer_0/overflowReset_RNO_0:B, 
  Timer_4/timer_0/un1_fabint8_0:A, Timer_4/BUS_READ_EN_0_a5_0_a5:
  Y.
NET Timer_4/BUS_WRITE_EN;  
  Timer_4/timer_0/controlReg_1_sqmuxa_i_0:A, 
  Timer_4/timer_0/overflowReset_0_sqmuxa_0_a2:A, 
  Timer_4/timer_0/overflowReset_RNO_2:A, 
  Timer_4/timer_0/compareReg_1_sqmuxa_i:A, 
  Timer_4/timer_0/reset_interrupt_RNO_2:C, 
  Timer_4/BUS_WRITE_EN_0_a5_0_a5:Y, 
  Timer_4/timer_0/compareReg_1_sqmuxa_i_0:A, 
  Timer_4/timer_0/controlReg_1_sqmuxa_i:A, 
  Timer_4/timer_0/overflowReset_0_sqmuxa_0_a2_0:A.
NET Timer_4/timer_0/un1_fabint8_0;  
  Timer_4/timer_0/bus_read_data[0]:E, 
  Timer_4/timer_0/bus_read_data[17]:E, 
  Timer_4/timer_0/bus_read_data[19]:E, 
  Timer_4/timer_0/bus_read_data[15]:E, 
  Timer_4/timer_0/un1_fabint8_0_0:Y, 
  Timer_4/timer_0/bus_read_data[11]:E, 
  Timer_4/timer_0/bus_read_data[21]:E, 
  Timer_4/timer_0/bus_read_data[1]:E, 
  Timer_4/timer_0/bus_read_data[14]:E, 
  Timer_4/timer_0/bus_read_data[13]:E, 
  Timer_4/timer_0/bus_read_data[23]:E, 
  Timer_4/timer_0/bus_read_data[10]:E, 
  Timer_4/timer_0/bus_read_data[20]:E, 
  Timer_4/timer_0/bus_read_data[18]:E, 
  Timer_4/timer_0/bus_read_data[12]:E, 
  Timer_4/timer_0/bus_read_data[22]:E, 
  Timer_4/timer_0/bus_read_data[16]:E.
NET Timer_4/timer_0/overflowReset_0_sqmuxa_0;  
  Timer_4/timer_0/overflowReg_RNO_0[12]:S, 
  Timer_4/timer_0/overflowReg_RNO_0[7]:S, 
  Timer_4/timer_0/overflowReg_RNO_0[14]:S, 
  Timer_4/timer_0/overflowReg_RNO_0[10]:S, 
  Timer_4/timer_0/overflowReg_RNO_0[15]:S, 
  Timer_4/timer_0/overflowReg_RNO_0[6]:S, 
  Timer_4/timer_0/overflowReg_RNO_0[16]:S, 
  Timer_4/timer_0/overflowReg_RNO_0[4]:S, 
  Timer_4/timer_0/overflowReg_RNO_0[5]:S, 
  Timer_4/timer_0/overflowReg_RNO_0[3]:S, 
  Timer_4/timer_0/overflowReg_RNO_0[2]:S, 
  Timer_4/timer_0/overflowReg_RNO_0[11]:S, 
  Timer_4/timer_0/overflowReg_RNO_0[1]:S, 
  Timer_4/timer_0/overflowReg_RNO_0[8]:S, 
  Timer_4/timer_0/overflowReg_RNO_0[9]:S, 
  Timer_4/timer_0/overflowReg_RNO_0[0]:S, 
  Timer_4/timer_0/overflowReg_RNO_0[13]:S, 
  Timer_4/timer_0/overflowReset_0_sqmuxa_0_a2_0:Y.
NET Timer_4/timer_0/N_369_0;  Timer_4/timer_0/compareReg_RNO_0[8]:
  S, Timer_4/timer_0/compareReg_RNO_0[16]:S, 
  Timer_4/timer_0/compareReg_RNO_0[6]:S, 
  Timer_4/timer_0/compareReg_RNO_0[7]:S, 
  Timer_4/timer_0/compareReg_RNO_0[14]:S, 
  Timer_4/timer_0/compareReg_RNO_0[12]:S, 
  Timer_4/timer_0/compareReg_RNO_0[13]:S, 
  Timer_4/timer_0/compareReg_RNO_0[15]:S, 
  Timer_4/timer_0/compareReg_RNO_0[11]:S, 
  Timer_4/timer_0/compareReg_RNO_0[2]:S, 
  Timer_4/timer_0/compareReg_RNO_0[4]:S, 
  Timer_4/timer_0/compareReg_RNO_0[0]:S, 
  Timer_4/timer_0/compareReg_1_sqmuxa_i_0:Y, 
  Timer_4/timer_0/compareReg_RNO_0[3]:S, 
  Timer_4/timer_0/compareReg_RNO_0[9]:S, 
  Timer_4/timer_0/compareReg_RNO_0[10]:S, 
  Timer_4/timer_0/compareReg_RNO_0[5]:S.
NET Timer_4/timer_0/N_370_0;  
  Timer_4/timer_0/controlReg_RNO_0[15]:S, 
  Timer_4/timer_0/controlReg_1_sqmuxa_i_0:Y, 
  Timer_4/timer_0/controlReg_RNO_0[11]:S, 
  Timer_4/timer_0/controlReg_RNO_0[3]:S, 
  Timer_4/timer_0/controlReg_RNO_0[9]:S, 
  Timer_4/timer_0/controlReg_RNO_0[5]:S, 
  Timer_4/timer_0/controlReg_RNO_0[12]:S, 
  Timer_4/timer_0/controlReg_RNO_0[6]:S, 
  Timer_4/timer_0/controlReg_RNO_0[10]:S, 
  Timer_4/timer_0/controlReg_RNO_0[8]:S, 
  Timer_4/timer_0/controlReg_RNO_0[14]:S, 
  Timer_4/timer_0/controlReg_RNO_0[17]:S, 
  Timer_4/timer_0/controlReg_RNO_0[4]:S, 
  Timer_4/timer_0/controlReg_RNO_0[16]:S, 
  Timer_4/timer_0/controlReg_RNO_0[13]:S, 
  Timer_4/timer_0/controlReg_RNO_0[7]:S, 
  Timer_4/timer_0/controlReg_RNO_0[2]:S.
NET Timer_4/timer_0/counterRege_0;  
  Timer_4/timer_0/counterReg[16]:E, 
  Timer_4/timer_0/counterReg[22]:E, 
  Timer_4/timer_0/counterReg[18]:E, 
  Timer_4/timer_0/counterReg[15]:E, 
  Timer_4/timer_0/controlReg_RNI3B4M1[0]:Y, 
  Timer_4/timer_0/counterReg[0]:E, Timer_4/timer_0/counterReg[21]:
  E, Timer_4/timer_0/counterReg[20]:E, 
  Timer_4/timer_0/counterReg[12]:E, 
  Timer_4/timer_0/counterReg[19]:E, 
  Timer_4/timer_0/counterReg[23]:E, 
  Timer_4/timer_0/counterReg[11]:E, Timer_4/timer_0/counterReg[1]:
  E, Timer_4/timer_0/counterReg[10]:E, 
  Timer_4/timer_0/counterReg[17]:E, 
  Timer_4/timer_0/counterReg[13]:E, 
  Timer_4/timer_0/counterReg[14]:E.
NET Timer_4/timer_0/reset_interrupt;  
  Timer_4/timer_0/controlReg_RNI3B4M1[0]:A, 
  Timer_4/timer_0/reset_interrupt:Q, 
  Timer_4/timer_0/reset_interrupt_RNO_0:B, 
  Timer_4/timer_0/overflowReset_RNIBL0U:C, 
  Timer_4/timer_0/controlReg_RNI3B4M1_0[0]:A, 
  Timer_4/timer_0/overflowReset_RNIBL0U_0:B, 
  Timer_4/timer_0/timer_interrupt_RNO_2:C, 
  Timer_4/timer_0/overflowReset_RNIP7171:A.
NET Timer_4/timer_0/controlReg[0];  
  Timer_4/timer_0/overflowReset_RNIBL0U:A, 
  Timer_4/timer_0/controlReg_RNO_0[0]:B, 
  Timer_4/timer_0/controlReg_RNI3B4M1[0]:B, 
  Timer_4/timer_0/controlReg_RNI3B4M1_0[0]:B, 
  Timer_4/timer_0/overflowReset_RNIBL0U_0:A, 
  Timer_4/timer_0/timer_interrupt_RNO_2:B, 
  Timer_4/timer_0/controlReg[0]:Q, 
  Timer_4/timer_0/bus_read_data_RNO_4[0]:A.
NET Timer_4/timer_0/N_409;  
  Timer_4/timer_0/overflowReset_RNI1CIO6:B, 
  Timer_4/timer_0/controlReg_RNI3B4M1[0]:C, 
  Timer_4/timer_0/overflowReset_RNI1CIO6_0:B, 
  Timer_4/timer_0/controlReg_RNI3B4M1_0[0]:C, 
  Timer_4/timer_0/overflowReset_RNIP7171:Y.
NET Timer_4/timer_0/un1_nreset_i_1_0;  
  Timer_4/timer_0/counterReg_RNO[27]:B, 
  Timer_4/timer_0/counterReg_RNO[28]:C, 
  Timer_4/timer_0/counterReg_RNO[16]:C, 
  Timer_4/timer_0/counterReg_RNO[19]:C, 
  Timer_4/timer_0/counterReg_RNO[26]:C, 
  Timer_4/timer_0/counterReg_RNO[23]:C, 
  Timer_4/timer_0/counterReg_RNO[7]:C, 
  Timer_4/timer_0/counterReg_RNO[15]:B, 
  Timer_4/timer_0/overflowReset_RNI1CIO6_0:Y, 
  Timer_4/timer_0/counterReg_RNO[30]:C, 
  Timer_4/timer_0/counterReg_RNO[24]:B, 
  Timer_4/timer_0/counterReg_RNO[1]:C, 
  Timer_4/timer_0/counterReg_RNO[25]:B, 
  Timer_4/timer_0/counterReg_RNO[18]:C, 
  Timer_4/timer_0/counterReg_RNO[20]:C, 
  Timer_4/timer_0/counterReg_RNO[17]:B, 
  Timer_4/timer_0/counterReg_RNO[8]:C.
NET Timer_4/timer_0/counterReg8;  
  Timer_4/timer_0/overflowReset_RNI1CIO6:A, 
  Timer_4/timer_0/interrupt_status_RNO_2[0]:B, 
  Timer_4/timer_0/timer_interrupt_RNO_1:S, 
  Timer_4/timer_0/overflowReset_RNI1CIO6_0:A, 
  Timer_4/timer_0/interrupt_status_RNO_1[1]:B, 
  Timer_4/timer_0/overflowReg_RNI84HH5[14]:Y.
NET Timer_4/timer_0/controlReg_m[29];  
  Timer_4/timer_0/bus_read_data_10_iv_0[29]:C, 
  Timer_4/timer_0/bus_read_data_10_iv_0_RNO_0[29]:Y.
NET Timer_4/timer_0/controlReg[29];  
  Timer_4/timer_0/bus_read_data_10_iv_0_RNO_0[29]:B, 
  Timer_4/timer_0/controlReg_RNO_0[29]:B, 
  Timer_4/timer_0/controlReg[29]:Q.
NET Timer_4/timer_0/compareReg[29];  
  Timer_4/timer_0/compareReg_RNO_0[29]:B, 
  Timer_4/timer_0/compareReg[29]:Q, 
  Timer_4/timer_0/compareReg_RNI8Q4I[29]:B, 
  Timer_4/timer_0/bus_read_data_10_iv_0[29]:B.
NET Timer_4/timer_0/compareReg[23];  
  Timer_4/timer_0/bus_read_data_RNO_3[23]:A, 
  Timer_4/timer_0/timer_interrupt_1_sqmuxa_0_a6_0_7:A, 
  Timer_4/timer_0/compareReg[23]:Q, 
  Timer_4/timer_0/compareReg_RNO_0[23]:B.
NET Timer_4/timer_0/counterReg[23];  
  Timer_4/timer_0/bus_read_data_RNO[23]:A, 
  Timer_4/timer_0/counterReg_RNO[23]:A, 
  Timer_4/timer_0/counterReg_RNILDD[22]:A, 
  Timer_4/timer_0/overflowReg_RNISS72[23]:B, 
  Timer_4/timer_0/counterReg[23]:Q, 
  Timer_4/timer_0/timer_interrupt_1_sqmuxa_0_a6_0_7:B, 
  Timer_4/timer_0/counterReg_RNO_0[24]:A, 
  Timer_4/timer_0/counterReg_RNO_1[25]:A.
NET Timer_4/timer_0/controlReg[14];  
  Timer_4/timer_0/controlReg_RNO_0[14]:B, 
  Timer_4/timer_0/controlReg[14]:Q, 
  Timer_4/timer_0/bus_read_data_10_iv_0[14]:B.
NET Timer_4/timer_0/compareReg_m[14];  
  Timer_4/timer_0/bus_read_data_10_iv_0[14]:C, 
  Timer_4/timer_0/bus_read_data_10_iv_0_RNO[14]:Y.
NET Timer_4/timer_0/compareReg[14];  
  Timer_4/timer_0/compareReg_RNIBMT9[14]:A, 
  Timer_4/timer_0/compareReg_RNO_0[14]:B, 
  Timer_4/timer_0/compareReg[14]:Q, 
  Timer_4/timer_0/bus_read_data_10_iv_0_RNO[14]:B.
NET Timer_4/timer_0/N_604_i;  
  Timer_4/timer_0/timer_interrupt_1_sqmuxa_0_a6_0_7:C, 
  Timer_4/timer_0/un1_compareReg_7_0_x2:Y.
NET Timer_4/timer_0/compareReg[7];  
  Timer_4/timer_0/un1_compareReg_7_0_x2:A, 
  Timer_4/timer_0/compareReg_RNO_0[7]:B, 
  Timer_4/timer_0/bus_read_data_RNO_1[7]:A, 
  Timer_4/timer_0/compareReg[7]:Q.
NET Timer_4/timer_0/counterReg[7];  
  Timer_4/timer_0/overflowReg_RNIST1F[7]:A, 
  Timer_4/timer_0/counterReg[7]:Q, 
  Timer_4/timer_0/counterReg_RNO_0[8]:A, 
  Timer_4/timer_0/counterReg_RNO[7]:A, 
  Timer_4/timer_0/counterReg_RNI72IN[8]:A, 
  Timer_4/timer_0/bus_read_data_RNO[7]:A, 
  Timer_4/timer_0/un1_compareReg_7_0_x2:B.
NET Timer_4/timer_0/bus_read_data_10_iv_0[14];  
  Timer_4/timer_0/bus_read_data_RNO[14]:A, 
  Timer_4/timer_0/bus_read_data_10_iv_0[14]:Y.
NET Timer_4/timer_0/bus_read_data_10_iv_0[29];  
  Timer_4/timer_0/bus_read_data_RNO[29]:C, 
  Timer_4/timer_0/bus_read_data_10_iv_0[29]:Y.
NET Timer_4/timer_0/timer_interrupt_1_sqmuxa_0_a6_0_6;  
  Timer_4/timer_0/timer_interrupt_1_sqmuxa_0_a6_0_7_RNIR1UN:A, 
  Timer_4/timer_0/timer_interrupt_1_sqmuxa_0_a6_0_7:Y.
NET Timer_4/timer_0/counterReg_n24_i_0;  
  Timer_4/timer_0/counterReg_RNO[24]:A, 
  Timer_4/timer_0/counterReg_RNO_0[24]:Y.
NET Timer_4/timer_0/counterReg_RNI7OAH2[20];  
  Timer_4/timer_0/counterReg_RNO[23]:B, 
  Timer_4/timer_0/counterReg_RNI7OAH2[20]:Y, 
  Timer_4/timer_0/counterReg_RNO_0[24]:B, 
  Timer_4/timer_0/counterReg_RNO_1[25]:B.
NET Timer_4/timer_0/counterReg[24];  
  Timer_4/timer_0/counterReg_RNIEBR[25]:A, 
  Timer_4/timer_0/overflowReg_RNIG51F[24]:A, 
  Timer_4/timer_0/bus_read_data_RNO[24]:A, 
  Timer_4/timer_0/counterReg[24]:Q, 
  Timer_4/timer_0/counterReg_RNO_0[24]:C, 
  Timer_4/timer_0/compareReg_RNIKH3I[24]:A, 
  Timer_4/timer_0/counterReg_RNO_1[25]:C.
NET Timer_4/timer_0/counterReg_n25_i_0;  
  Timer_4/timer_0/counterReg_RNO[25]:A, 
  Timer_4/timer_0/counterReg_RNO_0[25]:Y.
NET Timer_4/timer_0/counterReg[25];  
  Timer_4/timer_0/bus_read_data_RNO_0[25]:A, 
  Timer_4/timer_0/counterReg_RNIEBR[25]:B, 
  Timer_4/timer_0/compareReg_RNIFUT9[25]:B, 
  Timer_4/timer_0/counterReg_RNO_0[25]:A, 
  Timer_4/timer_0/counterReg[25]:Q, 
  Timer_4/timer_0/overflowReg_RNI0582[25]:B.
NET Timer_4/timer_0/N_447;  Timer_4/timer_0/counterReg_RNO_0[25]:
  B, Timer_4/timer_0/counterReg_RNO_1[25]:Y.
NET Timer_4/timer_0/N_448_i;  
  Timer_4/timer_0/counterReg_RNO_0[28]:B, 
  Timer_4/timer_0/counterReg_RNIREVH2[11]:Y, 
  Timer_4/timer_0/counterReg_RNO[26]:B, 
  Timer_4/timer_0/counterReg_RNO_0[25]:C, 
  Timer_4/timer_0/counterReg_RNO_0[27]:B.
NET Timer_4/timer_0/un1_nreset_i_1;  
  Timer_4/timer_0/counterReg_RNO[14]:B, 
  Timer_4/timer_0/counterReg_RNO[21]:C, 
  Timer_4/timer_0/overflowReset_RNI1CIO6:Y, 
  Timer_4/timer_0/counterReg_RNO[29]:C, 
  Timer_4/timer_0/counterReg_RNO[13]:C, 
  Timer_4/timer_0/counterReg_RNO[9]:C, 
  Timer_4/timer_0/counterReg_RNO[3]:C, 
  Timer_4/timer_0/counterReg_RNO[0]:B, 
  Timer_4/timer_0/counterReg_RNO[12]:B, 
  Timer_4/timer_0/counterReg_RNO[5]:C, 
  Timer_4/timer_0/counterReg_RNO[10]:B, 
  Timer_4/timer_0/counterReg_RNO[2]:C, 
  Timer_4/timer_0/counterReg_RNO[31]:B, 
  Timer_4/timer_0/counterReg_RNO[22]:C, 
  Timer_4/timer_0/counterReg_RNO[6]:C, 
  Timer_4/timer_0/counterReg_RNO[4]:B, 
  Timer_4/timer_0/counterReg_RNO[11]:C.
NET Timer_4/timer_0/counterReg_c29_0_a5_m1_0_a2_2;  
  Timer_4/timer_0/counterReg_RNIPQSI2[29]:C, 
  Timer_4/timer_0/counterReg_RNIUBT[29]:Y.
NET Timer_4/timer_0/counterReg[26];  
  Timer_4/timer_0/counterReg_RNO_0[28]:A, 
  Timer_4/timer_0/bus_read_data_RNO[26]:A, 
  Timer_4/timer_0/counterReg_RNO[26]:A, 
  Timer_4/timer_0/overflowReg_RNI0EG4[26]:A, 
  Timer_4/timer_0/counterReg[26]:Q, 
  Timer_4/timer_0/compareReg_RNIH6U9[26]:B, 
  Timer_4/timer_0/counterReg_RNO_1[29]:B, 
  Timer_4/timer_0/counterReg_RNIUBT[29]:A, 
  Timer_4/timer_0/counterReg_RNO_0[27]:A.
NET Timer_4/timer_0/counterReg[29];  
  Timer_4/timer_0/counterReg_RNO[29]:A, 
  Timer_4/timer_0/counterReg[29]:Q, 
  Timer_4/timer_0/overflowReg_RNI8L82[29]:B, 
  Timer_4/timer_0/bus_read_data_RNO_0[29]:A, 
  Timer_4/timer_0/compareReg_RNI8Q4I[29]:A, 
  Timer_4/timer_0/counterReg_RNIUBT[29]:B.
NET Timer_4/timer_0/counterReg_c29_0_a5_m1_0_a2_1;  
  Timer_4/timer_0/counterReg_RNIUBT[29]:C, 
  Timer_4/timer_0/counterReg_RNIVLE[28]:Y.
NET Timer_4/timer_0/counterReg[28];  
  Timer_4/timer_0/counterReg_RNIVLE[28]:A, 
  Timer_4/timer_0/counterReg_RNO[28]:B, 
  Timer_4/timer_0/compareReg_RNILMU9[28]:B, 
  Timer_4/timer_0/overflowReg_RNI6H82[28]:B, 
  Timer_4/timer_0/counterReg_RNO_1[29]:A, 
  Timer_4/timer_0/counterReg[28]:Q, 
  Timer_4/timer_0/bus_read_data_RNO[28]:A.
NET Timer_4/timer_0/counterReg[27];  
  Timer_4/timer_0/compareReg_RNIQKRJ[27]:A, 
  Timer_4/timer_0/counterReg_RNO_0[28]:C, 
  Timer_4/timer_0/counterReg_RNIVLE[28]:B, 
  Timer_4/timer_0/bus_read_data_RNO[27]:A, 
  Timer_4/timer_0/counterReg[27]:Q, 
  Timer_4/timer_0/counterReg_RNO_1[29]:C, 
  Timer_4/timer_0/counterReg_RNO_0[27]:C, 
  Timer_4/timer_0/overflowReg_RNI4D82[27]:B.
NET Timer_4/timer_0/counterReg_n29_0_m3_i_o2_1;  
  Timer_4/timer_0/counterReg_RNO_0[29]:C, 
  Timer_4/timer_0/counterReg_RNO_1[29]:Y.
NET Timer_4/timer_0/counterReg_n22_i_m2_0;  
  Timer_4/timer_0/counterReg_RNIU6N1[25]:A, 
  Timer_4/timer_0/counterReg_RNIVTE[19]:Y, 
  Timer_4/timer_0/counterReg_RNO_0[22]:C, 
  Timer_4/timer_0/counterReg_RNIAG21[20]:C.
NET Timer_4/timer_0/counterReg[19];  
  Timer_4/timer_0/overflowReg_RNI6UG4[19]:A, 
  Timer_4/timer_0/compareReg_RNILUU9[19]:B, 
  Timer_4/timer_0/counterReg[19]:Q, 
  Timer_4/timer_0/counterReg_RNO[19]:B, 
  Timer_4/timer_0/counterReg_RNIVTE[19]:A, 
  Timer_4/timer_0/counterReg_RNO_0[20]:A, 
  Timer_4/timer_0/bus_read_data_RNO[19]:A, 
  Timer_4/timer_0/counterReg_RNO_1[21]:A.
NET Timer_4/timer_0/counterReg[18];  
  Timer_4/timer_0/bus_read_data_RNO[18]:A, 
  Timer_4/timer_0/counterReg[18]:Q, 
  Timer_4/timer_0/overflowReg_RNI2D82[18]:B, 
  Timer_4/timer_0/counterReg_RNIVTE[19]:B, 
  Timer_4/timer_0/compareReg_RNIJMU9[18]:B, 
  Timer_4/timer_0/counterReg_RNO[18]:B, 
  Timer_4/timer_0/counterReg_RNO_0[20]:B, 
  Timer_4/timer_0/counterReg_RNO_0[19]:B, 
  Timer_4/timer_0/counterReg_RNO_1[21]:C.
NET Timer_4/timer_0/counterReg_n22_itt_m2_e_0;  
  Timer_4/timer_0/counterReg_RNIU6N1[25]:B, 
  Timer_4/timer_0/counterReg_RNO_0[22]:B, 
  Timer_4/timer_0/counterReg_RNIHTC[21]:Y.
NET Timer_4/timer_0/counterReg[21];  
  Timer_4/timer_0/counterReg_RNO[21]:A, 
  Timer_4/timer_0/counterReg[21]:Q, 
  Timer_4/timer_0/overflowReg_RNIOK72[21]:B, 
  Timer_4/timer_0/bus_read_data_RNO[21]:A, 
  Timer_4/timer_0/counterReg_RNIHTC[21]:A, 
  Timer_4/timer_0/counterReg_RNIJ5D[21]:B, 
  Timer_4/timer_0/compareReg_RNI7US9[21]:B.
NET Timer_4/timer_0/counterReg[20];  
  Timer_4/timer_0/bus_read_data_RNO[20]:A, 
  Timer_4/timer_0/counterReg[20]:Q, 
  Timer_4/timer_0/counterReg_RNIHTC[21]:B, 
  Timer_4/timer_0/counterReg_RNIAG21[20]:B, 
  Timer_4/timer_0/overflowReg_RNIMG72[20]:B, 
  Timer_4/timer_0/compareReg_RNI8CPJ[20]:A, 
  Timer_4/timer_0/counterReg_RNO[20]:A, 
  Timer_4/timer_0/counterReg_RNO_1[21]:B.
NET Timer_4/timer_0/counterReg_n21_i_223_b0_0_o2_1;  
  Timer_4/timer_0/counterReg_RNO_0[21]:B, 
  Timer_4/timer_0/counterReg_RNO_1[21]:Y.
NET Timer_4/timer_0/timer_interrupt_1_sqmuxa_0_a6_0_33;  
  Timer_4/timer_0/interrupt_status_RNO_1[1]:A, 
  Timer_4/timer_0/compareReg_RNIBIO5A[20]:Y, 
  Timer_4/timer_0/timer_interrupt_RNO_1:B.
NET Timer_4/timer_0/timer_interrupt_1_sqmuxa_0_a6_0_30;  
  Timer_4/timer_0/compareReg_RNIBIO5A[20]:A, 
  Timer_4/timer_0/compareReg_RNIPE7M3[1]:Y.
NET Timer_4/timer_0/timer_interrupt_1_sqmuxa_0_a6_0_29;  
  Timer_4/timer_0/compareReg_RNIBIO5A[20]:B, 
  Timer_4/timer_0/compareReg_RNIDML52[20]:Y.
NET Timer_4/timer_0/timer_interrupt_1_sqmuxa_0_a6_0_31;  
  Timer_4/timer_0/compareReg_RNIBIO5A[20]:C, 
  Timer_4/timer_0/compareReg_RNI5DR94[5]:Y.
NET Timer_4/timer_0/timer_interrupt_1_sqmuxa_0_a6_0_23;  
  Timer_4/timer_0/compareReg_RNI5DR94[5]:A, 
  Timer_4/timer_0/compareReg_RNIEPM71[13]:Y.
NET Timer_4/timer_0/timer_interrupt_1_sqmuxa_0_a6_0_22;  
  Timer_4/timer_0/compareReg_RNI5DR94[5]:B, 
  Timer_4/timer_0/compareReg_RNIK9N71[21]:Y.
NET Timer_4/timer_0/timer_interrupt_1_sqmuxa_0_a6_0_27;  
  Timer_4/timer_0/compareReg_RNI5DR94[5]:C, 
  Timer_4/timer_0/compareReg_RNI3ADQ1[5]:Y.
NET Timer_4/timer_0/timer_interrupt_1_sqmuxa_0_a6_0_19;  
  Timer_4/timer_0/compareReg_RNIPE7M3[1]:A, 
  Timer_4/timer_0/compareReg_RNIQVF21[1]:Y.
NET Timer_4/timer_0/timer_interrupt_1_sqmuxa_0_a6_0_18;  
  Timer_4/timer_0/compareReg_RNIPE7M3[1]:B, 
  Timer_4/timer_0/compareReg_RNIUEV51[30]:Y.
NET Timer_4/timer_0/timer_interrupt_1_sqmuxa_0_a6_0_25;  
  Timer_4/timer_0/compareReg_RNIPE7M3[1]:C, 
  Timer_4/timer_0/compareReg_RNI10OD1[9]:Y.
NET Timer_4/timer_0/timer_interrupt_1_sqmuxa_0_a6_0_15;  
  Timer_4/timer_0/compareReg_RNIDML52[20]:A, 
  Timer_4/timer_0/compareReg_RNI8CPJ[20]:Y.
NET Timer_4/timer_0/timer_interrupt_1_sqmuxa_0_a6_0_14;  
  Timer_4/timer_0/compareReg_RNIDML52[20]:B, 
  Timer_4/timer_0/compareReg_RNIQKRJ[27]:Y.
NET Timer_4/timer_0/N_432;  
  Timer_4/timer_0/interrupt_status_RNO_1[0]:B, 
  Timer_4/timer_0/interrupt_status_RNO_2[1]:B, 
  Timer_4/timer_0/overflowReset_RNIBL0U_0:Y, 
  Timer_4/timer_0/compareReg_RNIDML52[20]:C, 
  Timer_4/timer_0/controlReg_RNI96O51[3]:C.
NET Timer_4/timer_0/timer_interrupt_1_sqmuxa_0_a6_0_9;  
  Timer_4/timer_0/compareReg_RNI3ADQ1[5]:A, 
  Timer_4/timer_0/compareReg_RNIKH3I[24]:Y.
NET Timer_4/timer_0/timer_interrupt_1_sqmuxa_0_a6_0_8;  
  Timer_4/timer_0/compareReg_RNI3ADQ1[5]:B, 
  Timer_4/timer_0/compareReg_RNIKMBG[5]:Y.
NET Timer_4/timer_0/timer_interrupt_1_sqmuxa_0_a6_0_20;  
  Timer_4/timer_0/compareReg_RNI3ADQ1[5]:C, 
  Timer_4/timer_0/timer_interrupt_1_sqmuxa_0_a6_0_7_RNIR1UN:Y.
NET Timer_4/timer_0/timer_interrupt_1_sqmuxa_0_a6_0_1;  
  Timer_4/timer_0/compareReg_RNI10OD1[9]:A, 
  Timer_4/timer_0/controlReg_RNI6FKH[2]:Y.
NET Timer_4/timer_0/timer_interrupt_1_sqmuxa_0_a6_0_16;  
  Timer_4/timer_0/compareReg_RNI10OD1[9]:B, 
  Timer_4/timer_0/compareReg_RNI8Q4I[9]:Y.
NET Timer_4/timer_0/N_129_i;  
  Timer_4/timer_0/compareReg_RNI10OD1[9]:C, 
  Timer_4/timer_0/compareReg_RNIJMU9[18]:Y.
NET Timer_4/timer_0/timer_interrupt_1_sqmuxa_0_a6_0_13;  
  Timer_4/timer_0/compareReg_RNIEPM71[13]:A, 
  Timer_4/timer_0/compareReg_RNIECQJ[13]:Y.
NET Timer_4/timer_0/N_125_i;  
  Timer_4/timer_0/compareReg_RNIEPM71[13]:B, 
  Timer_4/timer_0/compareReg_RNIF6U9[16]:Y.
NET Timer_4/timer_0/N_88_i;  
  Timer_4/timer_0/compareReg_RNIEPM71[13]:C, 
  Timer_4/timer_0/compareReg_RNIH6U9[26]:Y.
NET Timer_4/timer_0/timer_interrupt_1_sqmuxa_0_a6_0_11;  
  Timer_4/timer_0/compareReg_RNIK9N71[21]:A, 
  Timer_4/timer_0/compareReg_RNIOKRJ[15]:Y.
NET Timer_4/timer_0/N_92_i;  
  Timer_4/timer_0/compareReg_RNIK9N71[21]:B, 
  Timer_4/timer_0/compareReg_RNILMU9[28]:Y.
NET Timer_4/timer_0/N_78_i;  
  Timer_4/timer_0/compareReg_RNIK9N71[21]:C, 
  Timer_4/timer_0/compareReg_RNI7US9[21]:Y.
NET Timer_4/timer_0/N_80_i;  
  Timer_4/timer_0/timer_interrupt_1_sqmuxa_0_a6_0_7_RNIR1UN:B, 
  Timer_4/timer_0/compareReg_RNI96T9[22]:Y.
NET Timer_4/timer_0/N_602;  
  Timer_4/timer_0/timer_interrupt_1_sqmuxa_0_a6_0_7_RNIR1UN:C, 
  Timer_4/timer_0/compareReg_RNIDR58[6]:Y.
NET Timer_4/timer_0/timer_interrupt_1_sqmuxa_0_a6_0_5;  
  Timer_4/timer_0/compareReg_RNIQVF21[1]:A, 
  Timer_4/timer_0/compareReg_RNII94I[17]:Y.
NET Timer_4/timer_0/N_70_i;  
  Timer_4/timer_0/compareReg_RNIQVF21[1]:B, 
  Timer_4/timer_0/compareReg_RNI5R58[2]:Y.
NET Timer_4/timer_0/N_68_i;  
  Timer_4/timer_0/compareReg_RNIQVF21[1]:C, 
  Timer_4/timer_0/compareReg_RNI3R58[1]:Y.
NET Timer_4/timer_0/timer_interrupt_1_sqmuxa_0_a6_0_3;  
  Timer_4/timer_0/compareReg_RNIUEV51[30]:A, 
  Timer_4/timer_0/compareReg_RNI8Q4I[29]:Y.
NET Timer_4/timer_0/N_131_i;  
  Timer_4/timer_0/compareReg_RNIUEV51[30]:B, 
  Timer_4/timer_0/compareReg_RNI7MS9[30]:Y.
NET Timer_4/timer_0/N_86_i;  
  Timer_4/timer_0/compareReg_RNIUEV51[30]:C, 
  Timer_4/timer_0/compareReg_RNIFUT9[25]:Y.
NET Timer_4/timer_0/counterReg[9];  
  Timer_4/timer_0/counterReg_RNO_0[11]:A, 
  Timer_4/timer_0/counterReg_RNO_0[10]:A, 
  Timer_4/timer_0/counterReg[9]:Q, 
  Timer_4/timer_0/counterReg_RNO[9]:B, 
  Timer_4/timer_0/counterReg_RNI7S18[11]:B, 
  Timer_4/timer_0/overflowReg_RNI49QC[9]:B, 
  Timer_4/timer_0/counterReg_RNI6O18[10]:A, 
  Timer_4/timer_0/counterReg_RNIU888[11]:C, 
  Timer_4/timer_0/bus_read_data_RNO[9]:A, 
  Timer_4/timer_0/compareReg_RNI8Q4I[9]:A.
NET Timer_4/timer_0/compareReg[9];  
  Timer_4/timer_0/bus_read_data_RNO_1[9]:A, 
  Timer_4/timer_0/compareReg[9]:Q, 
  Timer_4/timer_0/compareReg_RNI8Q4I[9]:B, 
  Timer_4/timer_0/compareReg_RNO_0[9]:B.
NET Timer_4/timer_0/N_74_i;  
  Timer_4/timer_0/compareReg_RNI8Q4I[9]:C, 
  Timer_4/timer_0/compareReg_RNILUU9[19]:Y.
NET Timer_4/timer_0/compareReg[20];  
  Timer_4/timer_0/bus_read_data_RNO_1[20]:A, 
  Timer_4/timer_0/compareReg_RNO_0[20]:B, 
  Timer_4/timer_0/compareReg_RNI8CPJ[20]:B, 
  Timer_4/timer_0/compareReg[20]:Q.
NET Timer_4/timer_0/N_113_i;  
  Timer_4/timer_0/compareReg_RNI8CPJ[20]:C, 
  Timer_4/timer_0/compareReg_RNI3MS9[10]:Y.
NET Timer_4/timer_0/compareReg[27];  
  Timer_4/timer_0/bus_read_data_RNO_1[27]:A, 
  Timer_4/timer_0/compareReg_RNIQKRJ[27]:B, 
  Timer_4/timer_0/compareReg_RNO_0[27]:B, 
  Timer_4/timer_0/compareReg[27]:Q.
NET Timer_4/timer_0/N_117_i;  
  Timer_4/timer_0/compareReg_RNIQKRJ[27]:C, 
  Timer_4/timer_0/compareReg_RNI76T9[12]:Y.
NET Timer_4/timer_0/counterReg[13];  
  Timer_4/timer_0/overflowReg_RNIA5F4[13]:A, 
  Timer_4/timer_0/counterReg_RNO[13]:B, 
  Timer_4/timer_0/counterReg_RNIJDD[12]:B, 
  Timer_4/timer_0/compareReg_RNIECQJ[13]:A, 
  Timer_4/timer_0/bus_read_data_RNO[13]:A, 
  Timer_4/timer_0/counterReg_RNILLD[14]:B, 
  Timer_4/timer_0/counterReg[13]:Q, 
  Timer_4/timer_0/counterReg_RNO_0[14]:B.
NET Timer_4/timer_0/compareReg[13];  
  Timer_4/timer_0/bus_read_data_RNO_1[13]:A, 
  Timer_4/timer_0/compareReg_RNO_0[13]:B, 
  Timer_4/timer_0/compareReg_RNIECQJ[13]:B, 
  Timer_4/timer_0/compareReg[13]:Q.
NET Timer_4/timer_0/N_115_i;  
  Timer_4/timer_0/compareReg_RNIECQJ[13]:C, 
  Timer_4/timer_0/compareReg_RNI5US9[11]:Y.
NET Timer_4/timer_0/counterReg[15];  
  Timer_4/timer_0/compareReg_RNIOKRJ[15]:A, 
  Timer_4/timer_0/counterReg[15]:Q, 
  Timer_4/timer_0/counterReg_RNO_0[15]:C, 
  Timer_4/timer_0/overflowReg_RNIS082[15]:B, 
  Timer_4/timer_0/counterReg_RNIHMK[17]:A, 
  Timer_4/timer_0/counterReg_RNI2QPF2[15]:C, 
  Timer_4/timer_0/bus_read_data_RNO[15]:A.
NET Timer_4/timer_0/compareReg[15];  
  Timer_4/timer_0/bus_read_data_RNO_1[15]:A, 
  Timer_4/timer_0/compareReg[15]:Q, 
  Timer_4/timer_0/compareReg_RNO_0[15]:B, 
  Timer_4/timer_0/compareReg_RNIOKRJ[15]:B.
NET Timer_4/timer_0/N_121_i;  
  Timer_4/timer_0/compareReg_RNIOKRJ[15]:C, 
  Timer_4/timer_0/compareReg_RNIBMT9[14]:Y.
NET Timer_4/timer_0/compareReg[24];  
  Timer_4/timer_0/bus_read_data_RNO_1[24]:A, 
  Timer_4/timer_0/compareReg[24]:Q, 
  Timer_4/timer_0/compareReg_RNO_0[24]:B, 
  Timer_4/timer_0/compareReg_RNIKH3I[24]:B.
NET Timer_4/timer_0/N_72_i;  
  Timer_4/timer_0/compareReg_RNIKH3I[24]:C, 
  Timer_4/timer_0/compareReg_RNI7R58[3]:Y.
NET Timer_4/timer_0/counterReg[5];  
  Timer_4/timer_0/counterReg_RNIJ34F1[5]:A, 
  Timer_4/timer_0/overflowReg_RNIMDJP[5]:A, 
  Timer_4/timer_0/bus_read_data_RNO[5]:A, 
  Timer_4/timer_0/counterReg[5]:Q, 
  Timer_4/timer_0/counterReg_RNO[5]:A, 
  Timer_4/timer_0/counterReg_RNILMMF[4]:B, 
  Timer_4/timer_0/compareReg_RNIKMBG[5]:A.
NET Timer_4/timer_0/compareReg[5];  
  Timer_4/timer_0/bus_read_data_RNO_1[5]:A, 
  Timer_4/timer_0/compareReg[5]:Q, 
  Timer_4/timer_0/compareReg_RNIKMBG[5]:B, 
  Timer_4/timer_0/compareReg_RNO_0[5]:B.
NET Timer_4/timer_0/N_598;  Timer_4/timer_0/compareReg_RNIKMBG[5]:
  C, Timer_4/timer_0/compareReg_RNI9R58[4]:Y.
NET Timer_4/timer_0/counterReg[17];  
  Timer_4/timer_0/compareReg_RNII94I[17]:A, 
  Timer_4/timer_0/counterReg_RNO_0[17]:C, 
  Timer_4/timer_0/overflowReg_RNI0982[17]:B, 
  Timer_4/timer_0/counterReg_RNIHMK[17]:B, 
  Timer_4/timer_0/bus_read_data_RNO[17]:A, 
  Timer_4/timer_0/counterReg[17]:Q.
NET Timer_4/timer_0/compareReg[17];  
  Timer_4/timer_0/bus_read_data_RNO_1[17]:A, 
  Timer_4/timer_0/compareReg_RNO_0[17]:B, 
  Timer_4/timer_0/compareReg_RNII94I[17]:B, 
  Timer_4/timer_0/compareReg[17]:Q.
NET Timer_4/timer_0/N_66_i;  
  Timer_4/timer_0/compareReg_RNII94I[17]:C, 
  Timer_4/timer_0/compareReg_RNI1R58[0]:Y.
NET Timer_4/timer_0/N_109_i;  
  Timer_4/timer_0/compareReg_RNI8Q4I[29]:C, 
  Timer_4/timer_0/compareReg_RNIHR58[8]:Y.
NET Timer_4/timer_0/controlReg[1];  
  Timer_4/timer_0/bus_read_data_RNO_4[1]:A, 
  Timer_4/timer_0/controlReg_RNI6FKH[2]:A, 
  Timer_4/timer_0/controlReg[1]:Q, 
  Timer_4/timer_0/controlReg_RNI96O51[3]:A, 
  Timer_4/timer_0/controlReg_RNO_0[1]:B.
NET Timer_4/timer_0/controlReg[2];  
  Timer_4/timer_0/bus_read_data_RNO_2[2]:A, 
  Timer_4/timer_0/controlReg_RNI6FKH[2]:B, 
  Timer_4/timer_0/controlReg[2]:Q, 
  Timer_4/timer_0/controlReg_RNO_0[2]:B.
NET Timer_4/timer_0/N_133_i;  
  Timer_4/timer_0/controlReg_RNI6FKH[2]:C, 
  Timer_4/timer_0/compareReg_RNI9US9[31]:Y.
NET Timer_4/timer_0/timer_interrupt_1_sqmuxa_0_a6_1;  
  Timer_4/timer_0/interrupt_status_RNO_2[0]:A, 
  Timer_4/timer_0/timer_interrupt_RNO_1:A, 
  Timer_4/timer_0/controlReg_RNI96O51[3]:Y.
NET Timer_4/timer_0/controlReg[3];  
  Timer_4/timer_0/bus_read_data_RNO_2[3]:A, 
  Timer_4/timer_0/controlReg[3]:Q, 
  Timer_4/timer_0/controlReg_RNO_0[3]:B, 
  Timer_4/timer_0/controlReg_RNI96O51[3]:B.
NET Timer_4/timer_0/counterReg7_NE_29;  
  Timer_4/timer_0/overflowReg_RNI84HH5[14]:A, 
  Timer_4/timer_0/overflowReg_RNI4I3P1[14]:Y.
NET Timer_4/timer_0/counterReg7_NE_21;  
  Timer_4/timer_0/overflowReg_RNI4I3P1[14]:A, 
  Timer_4/timer_0/overflowReg_RNI47V8[14]:Y.
NET Timer_4/timer_0/counterReg7_NE_20;  
  Timer_4/timer_0/overflowReg_RNI4I3P1[14]:B, 
  Timer_4/timer_0/overflowReg_RNIUFIJ[26]:Y.
NET Timer_4/timer_0/counterReg7_NE_27;  
  Timer_4/timer_0/overflowReg_RNI4I3P1[14]:C, 
  Timer_4/timer_0/overflowReg_RNI2RHS[11]:Y.
NET Timer_4/timer_0/counterReg7_NE_28;  
  Timer_4/timer_0/overflowReg_RNI84HH5[14]:B, 
  Timer_4/timer_0/overflowReg_RNI4IDO3[24]:Y.
NET Timer_4/timer_0/counterReg7_NE_17;  
  Timer_4/timer_0/overflowReg_RNI4IDO3[24]:A, 
  Timer_4/timer_0/overflowReg_RNIOVHJ[29]:Y.
NET Timer_4/timer_0/counterReg7_NE_16;  
  Timer_4/timer_0/overflowReg_RNI4IDO3[24]:B, 
  Timer_4/timer_0/overflowReg_RNIIB3U[25]:Y.
NET Timer_4/timer_0/counterReg7_NE_25;  
  Timer_4/timer_0/overflowReg_RNI4IDO3[24]:C, 
  Timer_4/timer_0/overflowReg_RNIQ6O62[24]:Y.
NET Timer_4/timer_0/counterReg7_NE_22;  
  Timer_4/timer_0/overflowReg_RNI2RHS[11]:A, 
  Timer_4/timer_0/overflowReg_RNI23V8[11]:Y.
NET Timer_4/timer_0/counterReg7_NE_23;  
  Timer_4/timer_0/overflowReg_RNI2RHS[11]:B, 
  Timer_4/timer_0/overflowReg_RNI0OIJ[19]:Y.
NET Timer_4/timer_0/counterReg7_NE_5;  
  Timer_4/timer_0/overflowReg_RNIQ6O62[24]:A, 
  Timer_4/timer_0/overflowReg_RNIST1F[7]:Y.
NET Timer_4/timer_0/counterReg7_NE_4;  
  Timer_4/timer_0/overflowReg_RNIQ6O62[24]:B, 
  Timer_4/timer_0/overflowReg_RNIG51F[24]:Y.
NET Timer_4/timer_0/counterReg7_NE_19;  
  Timer_4/timer_0/overflowReg_RNIQ6O62[24]:C, 
  Timer_4/timer_0/overflowReg_RNIE3L81[22]:Y.
NET Timer_4/timer_0/N_77_i;  
  Timer_4/timer_0/overflowReg_RNI0OIJ[19]:A, 
  Timer_4/timer_0/overflowReg_RNIMG72[20]:Y.
NET Timer_4/timer_0/N_112_i;  
  Timer_4/timer_0/overflowReg_RNI0OIJ[19]:B, 
  Timer_4/timer_0/overflowReg_RNI49QC[9]:Y.
NET Timer_4/timer_0/counterReg7_NE_15;  
  Timer_4/timer_0/overflowReg_RNI0OIJ[19]:C, 
  Timer_4/timer_0/overflowReg_RNI6UG4[19]:Y.
NET Timer_4/timer_0/N_91_i;  
  Timer_4/timer_0/overflowReg_RNI23V8[11]:A, 
  Timer_4/timer_0/overflowReg_RNI4D82[27]:Y.
NET Timer_4/timer_0/N_116_i;  
  Timer_4/timer_0/overflowReg_RNI23V8[11]:B, 
  Timer_4/timer_0/overflowReg_RNIKG72[11]:Y.
NET Timer_4/timer_0/counterReg7_NE_13;  
  Timer_4/timer_0/overflowReg_RNI23V8[11]:C, 
  Timer_4/timer_0/overflowReg_RNIA5F4[13]:Y.
NET Timer_4/timer_0/N_124_i;  
  Timer_4/timer_0/overflowReg_RNI47V8[14]:A, 
  Timer_4/timer_0/overflowReg_RNIS082[15]:Y.
NET Timer_4/timer_0/N_79_i;  
  Timer_4/timer_0/overflowReg_RNI47V8[14]:B, 
  Timer_4/timer_0/overflowReg_RNIOK72[21]:Y.
NET Timer_4/timer_0/counterReg7_NE_11;  
  Timer_4/timer_0/overflowReg_RNI47V8[14]:C, 
  Timer_4/timer_0/overflowReg_RNIGHF4[14]:Y.
NET Timer_4/timer_0/N_93_i;  
  Timer_4/timer_0/overflowReg_RNIUFIJ[26]:A, 
  Timer_4/timer_0/overflowReg_RNI6H82[28]:Y.
NET Timer_4/timer_0/N_73_i;  
  Timer_4/timer_0/overflowReg_RNIUFIJ[26]:B, 
  Timer_4/timer_0/overflowReg_RNIOGPC[3]:Y.
NET Timer_4/timer_0/counterReg7_NE_9;  
  Timer_4/timer_0/overflowReg_RNIUFIJ[26]:C, 
  Timer_4/timer_0/overflowReg_RNI0EG4[26]:Y.
NET Timer_4/timer_0/N_81_i;  
  Timer_4/timer_0/overflowReg_RNIE3L81[22]:A, 
  Timer_4/timer_0/overflowReg_RNIQO72[22]:Y.
NET Timer_4/timer_0/N_603;  
  Timer_4/timer_0/overflowReg_RNIE3L81[22]:B, 
  Timer_4/timer_0/overflowReg_RNIUSPC[6]:Y.
NET Timer_4/timer_0/counterReg7_NE_7;  
  Timer_4/timer_0/overflowReg_RNIE3L81[22]:C, 
  Timer_4/timer_0/overflowReg_RNIMDJP[5]:Y.
NET Timer_4/timer_0/N_95_i;  
  Timer_4/timer_0/overflowReg_RNIOVHJ[29]:A, 
  Timer_4/timer_0/overflowReg_RNI8L82[29]:Y.
NET Timer_4/timer_0/N_132_i;  
  Timer_4/timer_0/overflowReg_RNIOVHJ[29]:B, 
  Timer_4/timer_0/overflowReg_RNIQK72[30]:Y.
NET Timer_4/timer_0/counterReg7_NE_3;  
  Timer_4/timer_0/overflowReg_RNIOVHJ[29]:C, 
  Timer_4/timer_0/overflowReg_RNIML1F[2]:Y.
NET Timer_4/timer_0/N_87_i;  
  Timer_4/timer_0/overflowReg_RNIIB3U[25]:A, 
  Timer_4/timer_0/overflowReg_RNI0582[25]:Y.
NET Timer_4/timer_0/N_134_i;  
  Timer_4/timer_0/overflowReg_RNIIB3U[25]:B, 
  Timer_4/timer_0/overflowReg_RNISO72[31]:Y.
NET Timer_4/timer_0/counterReg7_NE_1;  
  Timer_4/timer_0/overflowReg_RNIIB3U[25]:C, 
  Timer_4/timer_0/overflowReg_RNIMDJP[1]:Y.
NET Timer_4/timer_0/overflowReg[19];  
  Timer_4/timer_0/overflowReg_RNO_0[19]:A, 
  Timer_4/timer_0/overflowReg[19]:Q, 
  Timer_4/timer_0/overflowReg_RNI6UG4[19]:B, 
  Timer_4/timer_0/bus_read_data_RNO_3[19]:A.
NET Timer_4/timer_0/N_130_i;  
  Timer_4/timer_0/overflowReg_RNI6UG4[19]:C, 
  Timer_4/timer_0/overflowReg_RNI2D82[18]:Y.
NET Timer_4/timer_0/overflowReg[13];  
  Timer_4/timer_0/bus_read_data_RNO_3[13]:A, 
  Timer_4/timer_0/overflowReg_RNIA5F4[13]:B, 
  Timer_4/timer_0/overflowReg_RNO_0[13]:A, 
  Timer_4/timer_0/overflowReg[13]:Q.
NET Timer_4/timer_0/N_114_i;  
  Timer_4/timer_0/overflowReg_RNIA5F4[13]:C, 
  Timer_4/timer_0/overflowReg_RNIIC72[10]:Y.
NET Timer_4/timer_0/counterReg[14];  
  Timer_4/timer_0/bus_read_data_RNO_1[14]:A, 
  Timer_4/timer_0/compareReg_RNIBMT9[14]:B, 
  Timer_4/timer_0/overflowReg_RNIGHF4[14]:A, 
  Timer_4/timer_0/counterReg_RNIBFR[14]:B, 
  Timer_4/timer_0/counterReg_RNILLD[14]:A, 
  Timer_4/timer_0/counterReg[14]:Q, 
  Timer_4/timer_0/counterReg_RNO_0[14]:C.
NET Timer_4/timer_0/overflowReg[14];  
  Timer_4/timer_0/bus_read_data_RNO_0[14]:A, 
  Timer_4/timer_0/overflowReg_RNO_0[14]:A, 
  Timer_4/timer_0/overflowReg[14]:Q, 
  Timer_4/timer_0/overflowReg_RNIGHF4[14]:B.
NET Timer_4/timer_0/N_118_i;  
  Timer_4/timer_0/overflowReg_RNIGHF4[14]:C, 
  Timer_4/timer_0/overflowReg_RNIMK72[12]:Y.
NET Timer_4/timer_0/overflowReg[26];  
  Timer_4/timer_0/overflowReg_RNO_0[26]:A, 
  Timer_4/timer_0/overflowReg[26]:Q, 
  Timer_4/timer_0/overflowReg_RNI0EG4[26]:B, 
  Timer_4/timer_0/bus_read_data_RNO_3[26]:A.
NET Timer_4/timer_0/N_126_i;  
  Timer_4/timer_0/overflowReg_RNI0EG4[26]:C, 
  Timer_4/timer_0/overflowReg_RNIU482[16]:Y.
NET Timer_4/timer_0/overflowReg[5];  
  Timer_4/timer_0/bus_read_data_RNO_3[5]:A, 
  Timer_4/timer_0/overflowReg[5]:Q, 
  Timer_4/timer_0/overflowReg_RNIMDJP[5]:B, 
  Timer_4/timer_0/overflowReg_RNO_0[5]:A.
NET Timer_4/timer_0/N_599;  
  Timer_4/timer_0/overflowReg_RNIMDJP[5]:C, 
  Timer_4/timer_0/overflowReg_RNIQKPC[4]:Y.
NET Timer_4/timer_0/overflowReg[7];  
  Timer_4/timer_0/overflowReg_RNO_0[7]:A, 
  Timer_4/timer_0/overflowReg[7]:Q, 
  Timer_4/timer_0/overflowReg_RNIST1F[7]:B, 
  Timer_4/timer_0/bus_read_data_RNO_3[7]:A.
NET Timer_4/timer_0/N_83_i;  
  Timer_4/timer_0/overflowReg_RNIST1F[7]:C, 
  Timer_4/timer_0/overflowReg_RNISS72[23]:Y.
NET Timer_4/timer_0/overflowReg[24];  
  Timer_4/timer_0/overflowReg_RNO_0[24]:A, 
  Timer_4/timer_0/bus_read_data_RNO_3[24]:A, 
  Timer_4/timer_0/overflowReg_RNIG51F[24]:B, 
  Timer_4/timer_0/overflowReg[24]:Q.
NET Timer_4/timer_0/N_67_i;  
  Timer_4/timer_0/overflowReg_RNIG51F[24]:C, 
  Timer_4/timer_0/overflowReg_RNII4PC[0]:Y.
NET Timer_4/timer_0/counterReg[2];  
  Timer_4/timer_0/overflowReg_RNIML1F[2]:A, 
  Timer_4/timer_0/compareReg_RNI5R58[2]:B, 
  Timer_4/timer_0/counterReg_RNI6DDV[2]:B, 
  Timer_4/timer_0/bus_read_data_RNO[2]:A, 
  Timer_4/timer_0/counterReg_RNO[2]:A, 
  Timer_4/timer_0/counterReg_RNIL1IN[2]:A, 
  Timer_4/timer_0/counterReg[2]:Q.
NET Timer_4/timer_0/overflowReg[2];  
  Timer_4/timer_0/bus_read_data_RNO_3[2]:A, 
  Timer_4/timer_0/overflowReg[2]:Q, 
  Timer_4/timer_0/overflowReg_RNIML1F[2]:B, 
  Timer_4/timer_0/overflowReg_RNO_0[2]:A.
NET Timer_4/timer_0/N_128_i;  
  Timer_4/timer_0/overflowReg_RNIML1F[2]:C, 
  Timer_4/timer_0/overflowReg_RNI0982[17]:Y.
NET Timer_4/timer_0/counterReg[1];  
  Timer_4/timer_0/bus_read_data_RNO_1[1]:A, 
  Timer_4/timer_0/compareReg_RNI3R58[1]:B, 
  Timer_4/timer_0/counterReg_RNO[1]:B, 
  Timer_4/timer_0/overflowReg_RNIMDJP[1]:A, 
  Timer_4/timer_0/counterReg[1]:Q, 
  Timer_4/timer_0/counterReg_RNIDMMF[1]:A.
NET Timer_4/timer_0/overflowReg[1];  
  Timer_4/timer_0/bus_read_data_RNO_2[1]:A, 
  Timer_4/timer_0/overflowReg[1]:Q, 
  Timer_4/timer_0/overflowReg_RNIMDJP[1]:B, 
  Timer_4/timer_0/overflowReg_RNO_0[1]:A.
NET Timer_4/timer_0/N_110_i;  
  Timer_4/timer_0/overflowReg_RNIMDJP[1]:C, 
  Timer_4/timer_0/overflowReg_RNI25QC[8]:Y.
NET Timer_4/timer_0/counterReg_n22_i_o5_m2_0_a2_m1_0_a2_2;  
  Timer_4/timer_0/counterReg_RNI7OAH2[20]:B, 
  Timer_4/timer_0/counterReg_RNIAG21[20]:Y.
NET Timer_4/timer_0/counterReg_n22_i_o5_m2_0_a2_m1_0_a2_0;  
  Timer_4/timer_0/counterReg_RNIAG21[20]:A, 
  Timer_4/timer_0/counterReg_RNIJ5D[21]:Y.
NET Timer_4/timer_0/counterReg[22];  
  Timer_4/timer_0/bus_read_data_RNO[22]:A, 
  Timer_4/timer_0/counterReg[22]:Q, 
  Timer_4/timer_0/counterReg_RNILDD[22]:B, 
  Timer_4/timer_0/overflowReg_RNIQO72[22]:B, 
  Timer_4/timer_0/counterReg_RNO[22]:B, 
  Timer_4/timer_0/counterReg_RNIJ5D[21]:A, 
  Timer_4/timer_0/compareReg_RNI96T9[22]:B.
NET Timer_4/timer_0/counterReg_n15_0_o2_m3_0_a2_4;  
  Timer_4/timer_0/counterReg_RNO_0[15]:B, 
  Timer_4/timer_0/counterReg_RNICJS8[10]:Y, 
  Timer_4/timer_0/counterReg_RNI2QPF2[15]:B.
NET Timer_4/timer_0/counterReg_n15_0_o2_m3_0_a2_1;  
  Timer_4/timer_0/counterReg_RNICJS8[10]:A, 
  Timer_4/timer_0/counterReg_RNIH5D[11]:Y.
NET Timer_4/timer_0/counterReg_n15_0_o2_m3_0_a2_0;  
  Timer_4/timer_0/counterReg_RNICJS8[10]:B, 
  Timer_4/timer_0/counterReg_RNILLD[14]:Y.
NET Timer_4/timer_0/counterReg_n15_0_o2_m3_0_a2_2;  
  Timer_4/timer_0/counterReg_RNICJS8[10]:C, 
  Timer_4/timer_0/counterReg_RNI6O18[10]:Y.
NET Timer_4/timer_0/counterReg[10];  
  Timer_4/timer_0/bus_read_data_RNO[10]:A, 
  Timer_4/timer_0/counterReg_RNO_0[10]:C, 
  Timer_4/timer_0/counterReg_RNO_0[11]:C, 
  Timer_4/timer_0/compareReg_RNI3MS9[10]:B, 
  Timer_4/timer_0/counterReg_RNI6O18[10]:B, 
  Timer_4/timer_0/counterReg_RNIU888[11]:A, 
  Timer_4/timer_0/overflowReg_RNIIC72[10]:B, 
  Timer_4/timer_0/counterReg[10]:Q, 
  Timer_4/timer_0/counterReg_RNIHMK[17]:C.
NET Timer_4/timer_0/counterReg[11];  
  Timer_4/timer_0/bus_read_data_RNO[11]:A, 
  Timer_4/timer_0/counterReg_RNI7S18[11]:A, 
  Timer_4/timer_0/compareReg_RNI5US9[11]:B, 
  Timer_4/timer_0/counterReg_RNIH5D[11]:A, 
  Timer_4/timer_0/overflowReg_RNIKG72[11]:B, 
  Timer_4/timer_0/counterReg_RNIU888[11]:B, 
  Timer_4/timer_0/counterReg[11]:Q, 
  Timer_4/timer_0/counterReg_RNO[11]:B.
NET Timer_4/timer_0/counterReg[12];  
  Timer_4/timer_0/counterReg_RNIJDD[12]:A, 
  Timer_4/timer_0/counterReg[12]:Q, 
  Timer_4/timer_0/overflowReg_RNIMK72[12]:B, 
  Timer_4/timer_0/counterReg_RNIH5D[11]:B, 
  Timer_4/timer_0/compareReg_RNI76T9[12]:B, 
  Timer_4/timer_0/bus_read_data_RNO[12]:A, 
  Timer_4/timer_0/counterReg_RNIH35F2[12]:C, 
  Timer_4/timer_0/counterReg_RNO_0[12]:C.
NET Timer_4/timer_0/counterReg_n12_0_o2_m1_0_a2_1;  
  Timer_4/timer_0/counterReg_RNIH35F2[12]:B, 
  Timer_4/timer_0/counterReg_RNIU888[11]:Y, 
  Timer_4/timer_0/counterReg_RNO_0[12]:B.
NET Timer_4/timer_0/counterReg_n8_i_o2_0_m4_0_a2_4;  
  Timer_4/timer_0/counterReg_RNIQ5M62[2]:A, 
  Timer_4/timer_0/counterReg_RNI6DDV[2]:Y.
NET Timer_4/timer_0/counterReg[3];  
  Timer_4/timer_0/counterReg_RNI6DDV[2]:A, 
  Timer_4/timer_0/counterReg[3]:Q, 
  Timer_4/timer_0/counterReg_RNO[3]:A, 
  Timer_4/timer_0/counterReg_RNI8O871[4]:A, 
  Timer_4/timer_0/counterReg_RNO_0[4]:B, 
  Timer_4/timer_0/compareReg_RNI7R58[3]:B, 
  Timer_4/timer_0/overflowReg_RNIOGPC[3]:B, 
  Timer_4/timer_0/bus_read_data_RNO[3]:A.
NET Timer_4/timer_0/counterReg_n8_i_o2_0_m4_0_a2_2;  
  Timer_4/timer_0/counterReg_RNI6DDV[2]:C, 
  Timer_4/timer_0/counterReg_RNILMMF[4]:Y.
NET Timer_4/timer_0/counterReg_n8_i_o2_0_m4_0_a2_3;  
  Timer_4/timer_0/counterReg_RNIQ5M62[2]:B, 
  Timer_4/timer_0/counterReg_RNI72IN[8]:Y.
NET Timer_4/timer_0/counterReg[8];  
  Timer_4/timer_0/bus_read_data_RNO_0[8]:A, 
  Timer_4/timer_0/counterReg_RNO_0[8]:C, 
  Timer_4/timer_0/counterReg[8]:Q, 
  Timer_4/timer_0/overflowReg_RNI25QC[8]:B, 
  Timer_4/timer_0/compareReg_RNIHR58[8]:B, 
  Timer_4/timer_0/counterReg_RNI72IN[8]:B.
NET Timer_4/timer_0/counterReg[6];  
  Timer_4/timer_0/bus_read_data_RNO[6]:A, 
  Timer_4/timer_0/overflowReg_RNIUSPC[6]:B, 
  Timer_4/timer_0/counterReg_RNI72IN[8]:C, 
  Timer_4/timer_0/compareReg_RNIDR58[6]:B, 
  Timer_4/timer_0/counterReg_RNO[6]:A, 
  Timer_4/timer_0/counterReg[6]:Q, 
  Timer_4/timer_0/counterReg_RNIVEVM1[6]:A.
NET Timer_4/timer_0/counterReg[4];  
  Timer_4/timer_0/counterReg_RNILMMF[4]:A, 
  Timer_4/timer_0/counterReg[4]:Q, 
  Timer_4/timer_0/counterReg_RNI8O871[4]:B, 
  Timer_4/timer_0/compareReg_RNI9R58[4]:B, 
  Timer_4/timer_0/overflowReg_RNIQKPC[4]:B, 
  Timer_4/timer_0/counterReg_RNO_0[4]:C, 
  Timer_4/timer_0/bus_read_data_RNO[4]:A.
NET Timer_4/timer_0/counterReg_n18_0_o2_m6_0_a2_4_5;  
  Timer_4/timer_0/counterReg_RNI32I9[11]:C, 
  Timer_4/timer_0/counterReg_RNIBFR[14]:Y.
NET Timer_4/timer_0/counterReg[16];  
  Timer_4/timer_0/counterReg_RNIBFR[14]:A, 
  Timer_4/timer_0/counterReg[16]:Q, 
  Timer_4/timer_0/counterReg_RNO_0[17]:B, 
  Timer_4/timer_0/counterReg_RNO[16]:B, 
  Timer_4/timer_0/overflowReg_RNIU482[16]:B, 
  Timer_4/timer_0/bus_read_data_RNO[16]:A, 
  Timer_4/timer_0/compareReg_RNIF6U9[16]:B.
NET Timer_4/timer_0/counterReg_n18_0_o2_m6_0_a2_4_2;  
  Timer_4/timer_0/counterReg_RNIBFR[14]:C, 
  Timer_4/timer_0/counterReg_RNIJDD[12]:Y.
NET Timer_4/timer_0/counterReg_n18_0_o2_m6_0_a2_4_4;  
  Timer_4/timer_0/counterReg_RNI32I9[11]:A, 
  Timer_4/timer_0/counterReg_RNIHMK[17]:Y.
NET Timer_4/timer_0/counterReg_n18_0_o2_m6_0_a2_4_3;  
  Timer_4/timer_0/counterReg_RNI32I9[11]:B, 
  Timer_4/timer_0/counterReg_RNI7S18[11]:Y.
NET Timer_4/timer_0/bus_read_data_10_iv_0_1[0];  
  Timer_4/timer_0/bus_read_data_RNO[0]:C, 
  Timer_4/timer_0/bus_read_data_RNO_2[0]:Y.
NET Timer_4/timer_0/overflowReg[0];  
  Timer_4/timer_0/overflowReg_RNII4PC[0]:A, 
  Timer_4/timer_0/overflowReg[0]:Q, 
  Timer_4/timer_0/overflowReg_RNO_0[0]:A, 
  Timer_4/timer_0/bus_read_data_RNO_2[0]:A.
NET Timer_4/timer_0/N_428;  
  Timer_4/timer_0/bus_read_data_RNO_2[0]:C, 
  Timer_4/timer_0/bus_read_data_RNO_4[0]:Y.
NET Timer_4/timer_0/bus_read_data_10_iv_0_0[0];  
  Timer_4/timer_0/bus_read_data_RNO[0]:B, 
  Timer_4/timer_0/bus_read_data_RNO_1[0]:Y.
NET Timer_4/timer_0/interrupt_status[0];  
  Timer_4/timer_0/interrupt_status_RNO_1[0]:A, 
  Timer_4/timer_0/interrupt_status[0]:Q, 
  Timer_4/timer_0/interrupt_status_RNO_0[0]:B, 
  Timer_4/timer_0/bus_read_data_RNO_1[0]:A.
NET Timer_4/timer_0/N_426;  
  Timer_4/timer_0/bus_read_data_RNO_1[0]:C, 
  Timer_4/timer_0/bus_read_data_RNO_3[0]:Y.
NET Timer_4/timer_0/bus_read_data_10_iv_0_1[1];  
  Timer_4/timer_0/bus_read_data_RNO[1]:C, 
  Timer_4/timer_0/bus_read_data_RNO_2[1]:Y.
NET Timer_4/timer_0/N_423;  
  Timer_4/timer_0/bus_read_data_RNO_2[1]:C, 
  Timer_4/timer_0/bus_read_data_RNO_4[1]:Y.
NET Timer_4/timer_0/bus_read_data_10_iv_0_0[1];  
  Timer_4/timer_0/bus_read_data_RNO[1]:A, 
  Timer_4/timer_0/bus_read_data_RNO_0[1]:Y.
NET Timer_4/timer_0/interrupt_status[1];  
  Timer_4/timer_0/bus_read_data_RNO_0[1]:A, 
  Timer_4/timer_0/interrupt_status_RNO_0[1]:B, 
  Timer_4/timer_0/interrupt_status[1]:Q, 
  Timer_4/timer_0/interrupt_status_RNO_2[1]:A.
NET Timer_4/timer_0/N_421;  
  Timer_4/timer_0/bus_read_data_RNO_0[1]:C, 
  Timer_4/timer_0/bus_read_data_RNO_3[1]:Y.
NET Timer_4/timer_0/bus_read_data_10_iv_1[18];  
  Timer_4/timer_0/bus_read_data_RNO[18]:C, 
  Timer_4/timer_0/bus_read_data_RNO_0[18]:Y.
NET Timer_4/timer_0/compareReg_m[18];  
  Timer_4/timer_0/bus_read_data_RNO_0[18]:A, 
  Timer_4/timer_0/bus_read_data_RNO_1[18]:Y.
NET Timer_4/timer_0/controlReg_m[18];  
  Timer_4/timer_0/bus_read_data_RNO_0[18]:B, 
  Timer_4/timer_0/bus_read_data_RNO_2[18]:Y.
NET Timer_4/timer_0/overflowReg_m[18];  
  Timer_4/timer_0/bus_read_data_RNO_0[18]:C, 
  Timer_4/timer_0/bus_read_data_RNO_3[18]:Y.
NET Timer_4/timer_0/bus_read_data_10_iv_1[19];  
  Timer_4/timer_0/bus_read_data_RNO[19]:C, 
  Timer_4/timer_0/bus_read_data_RNO_0[19]:Y.
NET Timer_4/timer_0/compareReg_m[19];  
  Timer_4/timer_0/bus_read_data_RNO_0[19]:A, 
  Timer_4/timer_0/bus_read_data_RNO_1[19]:Y.
NET Timer_4/timer_0/controlReg_m[19];  
  Timer_4/timer_0/bus_read_data_RNO_0[19]:B, 
  Timer_4/timer_0/bus_read_data_RNO_2[19]:Y.
NET Timer_4/timer_0/overflowReg_m[19];  
  Timer_4/timer_0/bus_read_data_RNO_0[19]:C, 
  Timer_4/timer_0/bus_read_data_RNO_3[19]:Y.
NET Timer_4/timer_0/bus_read_data_10_iv_1[20];  
  Timer_4/timer_0/bus_read_data_RNO[20]:C, 
  Timer_4/timer_0/bus_read_data_RNO_0[20]:Y.
NET Timer_4/timer_0/compareReg_m[20];  
  Timer_4/timer_0/bus_read_data_RNO_0[20]:A, 
  Timer_4/timer_0/bus_read_data_RNO_1[20]:Y.
NET Timer_4/timer_0/controlReg_m[20];  
  Timer_4/timer_0/bus_read_data_RNO_0[20]:B, 
  Timer_4/timer_0/bus_read_data_RNO_2[20]:Y.
NET Timer_4/timer_0/overflowReg_m[20];  
  Timer_4/timer_0/bus_read_data_RNO_0[20]:C, 
  Timer_4/timer_0/bus_read_data_RNO_3[20]:Y.
NET Timer_4/timer_0/bus_read_data_10_iv_1[10];  
  Timer_4/timer_0/bus_read_data_RNO[10]:C, 
  Timer_4/timer_0/bus_read_data_RNO_0[10]:Y.
NET Timer_4/timer_0/compareReg_m[10];  
  Timer_4/timer_0/bus_read_data_RNO_0[10]:A, 
  Timer_4/timer_0/bus_read_data_RNO_1[10]:Y.
NET Timer_4/timer_0/controlReg_m[10];  
  Timer_4/timer_0/bus_read_data_RNO_0[10]:B, 
  Timer_4/timer_0/bus_read_data_RNO_2[10]:Y.
NET Timer_4/timer_0/overflowReg_m[10];  
  Timer_4/timer_0/bus_read_data_RNO_0[10]:C, 
  Timer_4/timer_0/bus_read_data_RNO_3[10]:Y.
NET Timer_4/timer_0/bus_read_data_10_iv_1[9];  
  Timer_4/timer_0/bus_read_data_RNO[9]:C, 
  Timer_4/timer_0/bus_read_data_RNO_0[9]:Y.
NET Timer_4/timer_0/compareReg_m[9];  
  Timer_4/timer_0/bus_read_data_RNO_0[9]:A, 
  Timer_4/timer_0/bus_read_data_RNO_1[9]:Y.
NET Timer_4/timer_0/controlReg_m[9];  
  Timer_4/timer_0/bus_read_data_RNO_0[9]:B, 
  Timer_4/timer_0/bus_read_data_RNO_2[9]:Y.
NET Timer_4/timer_0/overflowReg_m[9];  
  Timer_4/timer_0/bus_read_data_RNO_0[9]:C, 
  Timer_4/timer_0/bus_read_data_RNO_3[9]:Y.
NET Timer_4/timer_0/counterReg_n25_i_o5_m5_0_a2_3_4;  
  Timer_4/timer_0/counterReg_RNIU6N1[25]:C, 
  Timer_4/timer_0/counterReg_RNIEBR[25]:Y.
NET Timer_4/timer_0/counterReg_n25_i_o5_m5_0_a2_3_1;  
  Timer_4/timer_0/counterReg_RNIEBR[25]:C, 
  Timer_4/timer_0/counterReg_RNILDD[22]:Y.
NET Timer_4/timer_0/bus_read_data_10_iv_1[13];  
  Timer_4/timer_0/bus_read_data_RNO[13]:C, 
  Timer_4/timer_0/bus_read_data_RNO_0[13]:Y.
NET Timer_4/timer_0/compareReg_m[13];  
  Timer_4/timer_0/bus_read_data_RNO_0[13]:A, 
  Timer_4/timer_0/bus_read_data_RNO_1[13]:Y.
NET Timer_4/timer_0/controlReg_m[13];  
  Timer_4/timer_0/bus_read_data_RNO_0[13]:B, 
  Timer_4/timer_0/bus_read_data_RNO_2[13]:Y.
NET Timer_4/timer_0/overflowReg_m[13];  
  Timer_4/timer_0/bus_read_data_RNO_0[13]:C, 
  Timer_4/timer_0/bus_read_data_RNO_3[13]:Y.
NET Timer_4/timer_0/bus_read_data_10_iv_1[11];  
  Timer_4/timer_0/bus_read_data_RNO[11]:C, 
  Timer_4/timer_0/bus_read_data_RNO_0[11]:Y.
NET Timer_4/timer_0/compareReg_m[11];  
  Timer_4/timer_0/bus_read_data_RNO_0[11]:A, 
  Timer_4/timer_0/bus_read_data_RNO_1[11]:Y.
NET Timer_4/timer_0/controlReg_m[11];  
  Timer_4/timer_0/bus_read_data_RNO_0[11]:B, 
  Timer_4/timer_0/bus_read_data_RNO_2[11]:Y.
NET Timer_4/timer_0/overflowReg_m[11];  
  Timer_4/timer_0/bus_read_data_RNO_0[11]:C, 
  Timer_4/timer_0/bus_read_data_RNO_3[11]:Y.
NET Timer_4/timer_0/bus_read_data_10_iv_1[27];  
  Timer_4/timer_0/bus_read_data_RNO[27]:C, 
  Timer_4/timer_0/bus_read_data_RNO_0[27]:Y.
NET Timer_4/timer_0/compareReg_m[27];  
  Timer_4/timer_0/bus_read_data_RNO_0[27]:A, 
  Timer_4/timer_0/bus_read_data_RNO_1[27]:Y.
NET Timer_4/timer_0/controlReg_m[27];  
  Timer_4/timer_0/bus_read_data_RNO_0[27]:B, 
  Timer_4/timer_0/bus_read_data_RNO_2[27]:Y.
NET Timer_4/timer_0/overflowReg_m[27];  
  Timer_4/timer_0/bus_read_data_RNO_0[27]:C, 
  Timer_4/timer_0/bus_read_data_RNO_3[27]:Y.
NET Timer_4/timer_0/bus_read_data_10_iv_1[12];  
  Timer_4/timer_0/bus_read_data_RNO[12]:C, 
  Timer_4/timer_0/bus_read_data_RNO_0[12]:Y.
NET Timer_4/timer_0/compareReg_m[12];  
  Timer_4/timer_0/bus_read_data_RNO_0[12]:A, 
  Timer_4/timer_0/bus_read_data_RNO_1[12]:Y.
NET Timer_4/timer_0/controlReg_m[12];  
  Timer_4/timer_0/bus_read_data_RNO_0[12]:B, 
  Timer_4/timer_0/bus_read_data_RNO_2[12]:Y.
NET Timer_4/timer_0/overflowReg_m[12];  
  Timer_4/timer_0/bus_read_data_RNO_0[12]:C, 
  Timer_4/timer_0/bus_read_data_RNO_3[12]:Y.
NET Timer_4/timer_0/bus_read_data_10_iv_1[26];  
  Timer_4/timer_0/bus_read_data_RNO[26]:C, 
  Timer_4/timer_0/bus_read_data_RNO_0[26]:Y.
NET Timer_4/timer_0/compareReg_m[26];  
  Timer_4/timer_0/bus_read_data_RNO_0[26]:A, 
  Timer_4/timer_0/bus_read_data_RNO_1[26]:Y.
NET Timer_4/timer_0/controlReg_m[26];  
  Timer_4/timer_0/bus_read_data_RNO_0[26]:B, 
  Timer_4/timer_0/bus_read_data_RNO_2[26]:Y.
NET Timer_4/timer_0/overflowReg_m[26];  
  Timer_4/timer_0/bus_read_data_RNO_0[26]:C, 
  Timer_4/timer_0/bus_read_data_RNO_3[26]:Y.
NET Timer_4/timer_0/bus_read_data_10_iv_1[21];  
  Timer_4/timer_0/bus_read_data_RNO[21]:C, 
  Timer_4/timer_0/bus_read_data_RNO_0[21]:Y.
NET Timer_4/timer_0/compareReg_m[21];  
  Timer_4/timer_0/bus_read_data_RNO_0[21]:A, 
  Timer_4/timer_0/bus_read_data_RNO_1[21]:Y.
NET Timer_4/timer_0/controlReg_m[21];  
  Timer_4/timer_0/bus_read_data_RNO_0[21]:B, 
  Timer_4/timer_0/bus_read_data_RNO_2[21]:Y.
NET Timer_4/timer_0/overflowReg_m[21];  
  Timer_4/timer_0/bus_read_data_RNO_0[21]:C, 
  Timer_4/timer_0/bus_read_data_RNO_3[21]:Y.
NET Timer_4/timer_0/bus_read_data_10_iv_1[15];  
  Timer_4/timer_0/bus_read_data_RNO[15]:C, 
  Timer_4/timer_0/bus_read_data_RNO_0[15]:Y.
NET Timer_4/timer_0/compareReg_m[15];  
  Timer_4/timer_0/bus_read_data_RNO_0[15]:A, 
  Timer_4/timer_0/bus_read_data_RNO_1[15]:Y.
NET Timer_4/timer_0/controlReg_m[15];  
  Timer_4/timer_0/bus_read_data_RNO_0[15]:B, 
  Timer_4/timer_0/bus_read_data_RNO_2[15]:Y.
NET Timer_4/timer_0/overflowReg_m[15];  
  Timer_4/timer_0/bus_read_data_RNO_0[15]:C, 
  Timer_4/timer_0/bus_read_data_RNO_3[15]:Y.
NET Timer_4/timer_0/bus_read_data_10_iv_1[16];  
  Timer_4/timer_0/bus_read_data_RNO[16]:C, 
  Timer_4/timer_0/bus_read_data_RNO_0[16]:Y.
NET Timer_4/timer_0/compareReg_m[16];  
  Timer_4/timer_0/bus_read_data_RNO_0[16]:A, 
  Timer_4/timer_0/bus_read_data_RNO_1[16]:Y.
NET Timer_4/timer_0/controlReg_m[16];  
  Timer_4/timer_0/bus_read_data_RNO_0[16]:B, 
  Timer_4/timer_0/bus_read_data_RNO_2[16]:Y.
NET Timer_4/timer_0/overflowReg_m[16];  
  Timer_4/timer_0/bus_read_data_RNO_0[16]:C, 
  Timer_4/timer_0/bus_read_data_RNO_3[16]:Y.
NET Timer_4/timer_0/bus_read_data_10_iv_1[28];  
  Timer_4/timer_0/bus_read_data_RNO[28]:C, 
  Timer_4/timer_0/bus_read_data_RNO_0[28]:Y.
NET Timer_4/timer_0/compareReg_m[28];  
  Timer_4/timer_0/bus_read_data_RNO_0[28]:A, 
  Timer_4/timer_0/bus_read_data_RNO_1[28]:Y.
NET Timer_4/timer_0/controlReg_m[28];  
  Timer_4/timer_0/bus_read_data_RNO_0[28]:B, 
  Timer_4/timer_0/bus_read_data_RNO_2[28]:Y.
NET Timer_4/timer_0/overflowReg_m[28];  
  Timer_4/timer_0/bus_read_data_RNO_0[28]:C, 
  Timer_4/timer_0/bus_read_data_RNO_3[28]:Y.
NET Timer_4/timer_0/bus_read_data_10_iv_1[17];  
  Timer_4/timer_0/bus_read_data_RNO[17]:C, 
  Timer_4/timer_0/bus_read_data_RNO_0[17]:Y.
NET Timer_4/timer_0/compareReg_m[17];  
  Timer_4/timer_0/bus_read_data_RNO_0[17]:A, 
  Timer_4/timer_0/bus_read_data_RNO_1[17]:Y.
NET Timer_4/timer_0/controlReg_m[17];  
  Timer_4/timer_0/bus_read_data_RNO_0[17]:B, 
  Timer_4/timer_0/bus_read_data_RNO_2[17]:Y.
NET Timer_4/timer_0/overflowReg_m[17];  
  Timer_4/timer_0/bus_read_data_RNO_0[17]:C, 
  Timer_4/timer_0/bus_read_data_RNO_3[17]:Y.
NET Timer_4/timer_0/bus_read_data_10_iv_1[24];  
  Timer_4/timer_0/bus_read_data_RNO[24]:C, 
  Timer_4/timer_0/bus_read_data_RNO_0[24]:Y.
NET Timer_4/timer_0/compareReg_m[24];  
  Timer_4/timer_0/bus_read_data_RNO_0[24]:A, 
  Timer_4/timer_0/bus_read_data_RNO_1[24]:Y.
NET Timer_4/timer_0/controlReg_m[24];  
  Timer_4/timer_0/bus_read_data_RNO_0[24]:B, 
  Timer_4/timer_0/bus_read_data_RNO_2[24]:Y.
NET Timer_4/timer_0/overflowReg_m[24];  
  Timer_4/timer_0/bus_read_data_RNO_0[24]:C, 
  Timer_4/timer_0/bus_read_data_RNO_3[24]:Y.
NET Timer_4/timer_0/bus_read_data_10_iv_0_1[2];  
  Timer_4/timer_0/bus_read_data_RNO[2]:C, 
  Timer_4/timer_0/bus_read_data_RNO_0[2]:Y.
NET Timer_4/timer_0/N_595;  
  Timer_4/timer_0/bus_read_data_RNO_0[2]:A, 
  Timer_4/timer_0/bus_read_data_RNO_1[2]:Y.
NET Timer_4/timer_0/N_596;  
  Timer_4/timer_0/bus_read_data_RNO_0[2]:B, 
  Timer_4/timer_0/bus_read_data_RNO_2[2]:Y.
NET Timer_4/timer_0/N_593;  
  Timer_4/timer_0/bus_read_data_RNO_0[2]:C, 
  Timer_4/timer_0/bus_read_data_RNO_3[2]:Y.
NET Timer_4/timer_0/bus_read_data_10_iv_0_1[5];  
  Timer_4/timer_0/bus_read_data_RNO[5]:C, 
  Timer_4/timer_0/bus_read_data_RNO_0[5]:Y.
NET Timer_4/timer_0/N_583;  
  Timer_4/timer_0/bus_read_data_RNO_0[5]:A, 
  Timer_4/timer_0/bus_read_data_RNO_1[5]:Y.
NET Timer_4/timer_0/N_584;  
  Timer_4/timer_0/bus_read_data_RNO_0[5]:B, 
  Timer_4/timer_0/bus_read_data_RNO_2[5]:Y.
NET Timer_4/timer_0/N_581;  
  Timer_4/timer_0/bus_read_data_RNO_0[5]:C, 
  Timer_4/timer_0/bus_read_data_RNO_3[5]:Y.
NET Timer_4/timer_0/bus_read_data_10_iv_0_1[3];  
  Timer_4/timer_0/bus_read_data_RNO[3]:C, 
  Timer_4/timer_0/bus_read_data_RNO_0[3]:Y.
NET Timer_4/timer_0/N_591;  
  Timer_4/timer_0/bus_read_data_RNO_0[3]:A, 
  Timer_4/timer_0/bus_read_data_RNO_1[3]:Y.
NET Timer_4/timer_0/N_592;  
  Timer_4/timer_0/bus_read_data_RNO_0[3]:B, 
  Timer_4/timer_0/bus_read_data_RNO_2[3]:Y.
NET Timer_4/timer_0/N_589;  
  Timer_4/timer_0/bus_read_data_RNO_0[3]:C, 
  Timer_4/timer_0/bus_read_data_RNO_3[3]:Y.
NET Timer_4/timer_0/bus_read_data_10_iv_0_1[4];  
  Timer_4/timer_0/bus_read_data_RNO[4]:C, 
  Timer_4/timer_0/bus_read_data_RNO_0[4]:Y.
NET Timer_4/timer_0/N_587;  
  Timer_4/timer_0/bus_read_data_RNO_0[4]:A, 
  Timer_4/timer_0/bus_read_data_RNO_1[4]:Y.
NET Timer_4/timer_0/N_588;  
  Timer_4/timer_0/bus_read_data_RNO_0[4]:B, 
  Timer_4/timer_0/bus_read_data_RNO_2[4]:Y.
NET Timer_4/timer_0/N_585;  
  Timer_4/timer_0/bus_read_data_RNO_0[4]:C, 
  Timer_4/timer_0/bus_read_data_RNO_3[4]:Y.
NET Timer_4/timer_0/bus_read_data_10_iv_1[22];  
  Timer_4/timer_0/bus_read_data_RNO[22]:C, 
  Timer_4/timer_0/bus_read_data_RNO_0[22]:Y.
NET Timer_4/timer_0/compareReg_m[22];  
  Timer_4/timer_0/bus_read_data_RNO_0[22]:A, 
  Timer_4/timer_0/bus_read_data_RNO_1[22]:Y.
NET Timer_4/timer_0/controlReg_m[22];  
  Timer_4/timer_0/bus_read_data_RNO_0[22]:B, 
  Timer_4/timer_0/bus_read_data_RNO_2[22]:Y.
NET Timer_4/timer_0/overflowReg_m[22];  
  Timer_4/timer_0/bus_read_data_RNO_0[22]:C, 
  Timer_4/timer_0/bus_read_data_RNO_3[22]:Y.
NET Timer_4/timer_0/bus_read_data_10_iv_1[7];  
  Timer_4/timer_0/bus_read_data_RNO[7]:C, 
  Timer_4/timer_0/bus_read_data_RNO_0[7]:Y.
NET Timer_4/timer_0/compareReg_m[7];  
  Timer_4/timer_0/bus_read_data_RNO_0[7]:A, 
  Timer_4/timer_0/bus_read_data_RNO_1[7]:Y.
NET Timer_4/timer_0/controlReg_m[7];  
  Timer_4/timer_0/bus_read_data_RNO_0[7]:B, 
  Timer_4/timer_0/bus_read_data_RNO_2[7]:Y.
NET Timer_4/timer_0/overflowReg_m[7];  
  Timer_4/timer_0/bus_read_data_RNO_0[7]:C, 
  Timer_4/timer_0/bus_read_data_RNO_3[7]:Y.
NET Timer_4/timer_0/bus_read_data_10_iv_0_1[6];  
  Timer_4/timer_0/bus_read_data_RNO[6]:C, 
  Timer_4/timer_0/bus_read_data_RNO_0[6]:Y.
NET Timer_4/timer_0/N_579;  
  Timer_4/timer_0/bus_read_data_RNO_0[6]:A, 
  Timer_4/timer_0/bus_read_data_RNO_1[6]:Y.
NET Timer_4/timer_0/N_580;  
  Timer_4/timer_0/bus_read_data_RNO_0[6]:B, 
  Timer_4/timer_0/bus_read_data_RNO_2[6]:Y.
NET Timer_4/timer_0/N_577;  
  Timer_4/timer_0/bus_read_data_RNO_0[6]:C, 
  Timer_4/timer_0/bus_read_data_RNO_3[6]:Y.
NET Timer_4/timer_0/bus_read_data_10_iv_0_1[23];  
  Timer_4/timer_0/bus_read_data_RNO[23]:C, 
  Timer_4/timer_0/bus_read_data_RNO_0[23]:Y.
NET Timer_4/timer_0/N_474;  
  Timer_4/timer_0/bus_read_data_RNO_0[23]:A, 
  Timer_4/timer_0/bus_read_data_RNO_1[23]:Y.
NET Timer_4/timer_0/controlReg_m[23];  
  Timer_4/timer_0/bus_read_data_RNO_0[23]:B, 
  Timer_4/timer_0/bus_read_data_RNO_2[23]:Y.
NET Timer_4/timer_0/N_473;  
  Timer_4/timer_0/bus_read_data_RNO_0[23]:C, 
  Timer_4/timer_0/bus_read_data_RNO_3[23]:Y.
NET Timer_4/timer_0/bus_read_data_10_iv_0[25];  
  Timer_4/timer_0/bus_read_data_RNO[25]:C, 
  Timer_4/timer_0/bus_read_data_RNO_2[25]:Y.
NET Timer_4/timer_0/controlReg[25];  
  Timer_4/timer_0/bus_read_data_RNO_2[25]:A, 
  Timer_4/timer_0/controlReg[25]:Q, 
  Timer_4/timer_0/controlReg_RNO_0[25]:B.
NET Timer_4/timer_0/compareReg_m[25];  
  Timer_4/timer_0/bus_read_data_RNO_2[25]:C, 
  Timer_4/timer_0/bus_read_data_RNO_3[25]:Y.
NET Timer_4/timer_0/bus_read_data_10_iv_0[8];  
  Timer_4/timer_0/bus_read_data_RNO[8]:C, 
  Timer_4/timer_0/bus_read_data_RNO_2[8]:Y.
NET Timer_4/timer_0/controlReg[8];  
  Timer_4/timer_0/bus_read_data_RNO_2[8]:A, 
  Timer_4/timer_0/controlReg_RNO_0[8]:B, 
  Timer_4/timer_0/controlReg[8]:Q.
NET Timer_4/timer_0/compareReg_m[8];  
  Timer_4/timer_0/bus_read_data_RNO_2[8]:C, 
  Timer_4/timer_0/bus_read_data_RNO_3[8]:Y.
NET Timer_4/timer_0/bus_read_data_10_iv_0[30];  
  Timer_4/timer_0/bus_read_data_RNO[30]:C, 
  Timer_4/timer_0/bus_read_data_RNO_2[30]:Y.
NET Timer_4/timer_0/controlReg[30];  
  Timer_4/timer_0/bus_read_data_RNO_2[30]:A, 
  Timer_4/timer_0/controlReg_RNO_0[30]:B, 
  Timer_4/timer_0/controlReg[30]:Q.
NET Timer_4/timer_0/compareReg_m[30];  
  Timer_4/timer_0/bus_read_data_RNO_2[30]:C, 
  Timer_4/timer_0/bus_read_data_RNO_3[30]:Y.
NET Timer_4/timer_0/bus_read_data_10_iv_0[31];  
  Timer_4/timer_0/bus_read_data_RNO[31]:C, 
  Timer_4/timer_0/bus_read_data_RNO_2[31]:Y.
NET Timer_4/timer_0/controlReg[31];  
  Timer_4/timer_0/bus_read_data_RNO_2[31]:A, 
  Timer_4/timer_0/controlReg[31]:Q, 
  Timer_4/timer_0/controlReg_RNO_0[31]:B.
NET Timer_4/timer_0/compareReg_m[31];  
  Timer_4/timer_0/bus_read_data_RNO_2[31]:C, 
  Timer_4/timer_0/bus_read_data_RNO_3[31]:Y.
NET Timer_4/timer_0/N_442;  Timer_4/timer_0/counterReg_RNO[20]:B, 
  Timer_4/timer_0/counterReg_RNO_0[20]:Y.
NET Timer_4/timer_0/counterReg_RNIT78G2[11];  
  Timer_4/timer_0/counterReg_RNO_0[22]:A, 
  Timer_4/timer_0/counterReg_RNO_0[29]:A, 
  Timer_4/timer_0/counterReg_RNIT78G2[11]:Y, 
  Timer_4/timer_0/counterReg_RNO_0[21]:A, 
  Timer_4/timer_0/counterReg_RNO[18]:A, 
  Timer_4/timer_0/counterReg_RNO_0[20]:C, 
  Timer_4/timer_0/counterReg_RNIPQSI2[29]:A, 
  Timer_4/timer_0/counterReg_RNO_0[19]:A.
NET Timer_4/timer_0/counterReg_n18_0_o2_m6_0_a2_4;  
  Timer_4/timer_0/counterReg_RNIREVH2[11]:A, 
  Timer_4/timer_0/counterReg_RNI7OAH2[20]:A, 
  Timer_4/timer_0/counterReg_RNIT78G2[11]:A, 
  Timer_4/timer_0/counterReg_RNI32I9[11]:Y.
NET Timer_4/timer_0/counterReg_RNIQ5M62[2];  
  Timer_4/timer_0/counterReg_RNO_0[15]:A, 
  Timer_4/timer_0/counterReg_RNO_0[11]:B, 
  Timer_4/timer_0/counterReg_RNIREVH2[11]:C, 
  Timer_4/timer_0/counterReg_RNO_0[10]:B, 
  Timer_4/timer_0/counterReg_RNO[9]:A, 
  Timer_4/timer_0/counterReg_RNI7OAH2[20]:C, 
  Timer_4/timer_0/counterReg_RNIQ5M62[2]:Y, 
  Timer_4/timer_0/counterReg_RNIT78G2[11]:B, 
  Timer_4/timer_0/counterReg_RNIH35F2[12]:A, 
  Timer_4/timer_0/counterReg_RNO_0[12]:A, 
  Timer_4/timer_0/counterReg_RNI2QPF2[15]:A, 
  Timer_4/timer_0/counterReg_RNO[8]:B.
NET Timer_4/timer_0/counterReg_n25_i_o5_m5_0_a2_3;  
  Timer_4/timer_0/counterReg_RNIREVH2[11]:B, 
  Timer_4/timer_0/counterReg_RNIU6N1[25]:Y, 
  Timer_4/timer_0/counterReg_RNO_0[29]:B, 
  Timer_4/timer_0/counterReg_RNIPQSI2[29]:B.
NET Timer_4/timer_0/counterReg_n21_i_223_N_7;  
  Timer_4/timer_0/counterReg_RNO[21]:B, 
  Timer_4/timer_0/counterReg_RNO_0[21]:Y.
NET Timer_4/timer_0/counterReg_n22_i_N_4;  
  Timer_4/timer_0/counterReg_RNO[22]:A, 
  Timer_4/timer_0/counterReg_RNO_0[22]:Y.
NET Timer_4/timer_0/counterReg_n29_0_N_9;  
  Timer_4/timer_0/counterReg_RNO[29]:B, 
  Timer_4/timer_0/counterReg_RNO_0[29]:Y.
NET Timer_4/timer_0/counterReg_c29;  
  Timer_4/timer_0/counterReg_RNO_0[31]:B, 
  Timer_4/timer_0/counterReg_RNO[30]:B, 
  Timer_4/timer_0/counterReg_RNIPQSI2[29]:Y.
NET Timer_4/timer_0/N_476;  Timer_4/timer_0/counterReg_RNO[2]:B, 
  Timer_4/timer_0/counterReg_RNIQ5M62[2]:C, 
  Timer_4/timer_0/counterReg_RNIL1IN[2]:B, 
  Timer_4/timer_0/counterReg_RNIDMMF[1]:Y.
NET Timer_4/timer_0/bus_read_data_10[1];  
  Timer_4/timer_0/bus_read_data[1]:D, 
  Timer_4/timer_0/bus_read_data_RNO[1]:Y.
NET Timer_4/timer_0/N_422;  Timer_4/timer_0/bus_read_data_RNO[1]:
  B, Timer_4/timer_0/bus_read_data_RNO_1[1]:Y.
NET Timer_4/timer_0/counterReg_2_sqmuxa;  
  Timer_4/timer_0/timer_interrupt_RNO_0:S, 
  Timer_4/timer_0/timer_interrupt_RNO_2:Y.
NET Timer_4/timer_0/overflowReset;  
  Timer_4/timer_0/timer_interrupt_RNO_2:A, 
  Timer_4/timer_0/overflowReset_RNIBL0U_0:C, 
  Timer_4/timer_0/overflowReset_RNIBL0U:B, 
  Timer_4/timer_0/overflowReset_RNIP7171:B, 
  Timer_4/timer_0/overflowReset:Q, 
  Timer_4/timer_0/overflowReset_RNISSPR:A.
NET Timer_4/timer_0/un1_fabint8;  
  Timer_4/timer_0/bus_read_data[2]:E, 
  Timer_4/timer_0/bus_read_data[27]:E, 
  Timer_4/timer_0/bus_read_data[4]:E, 
  Timer_4/timer_0/bus_read_data[29]:E, 
  Timer_4/timer_0/bus_read_data[25]:E, 
  Timer_4/timer_0/bus_read_data[5]:E, 
  Timer_4/timer_0/bus_read_data[24]:E, 
  Timer_4/timer_0/bus_read_data[31]:E, 
  Timer_4/timer_0/bus_read_data[8]:E, 
  Timer_4/timer_0/bus_read_data[28]:E, 
  Timer_4/timer_0/bus_read_data[30]:E, 
  Timer_4/timer_0/bus_read_data[9]:E, 
  Timer_4/timer_0/bus_read_data[3]:E, 
  Timer_4/timer_0/un1_fabint8_0:Y, 
  Timer_4/timer_0/bus_read_data[7]:E, 
  Timer_4/timer_0/bus_read_data[26]:E, 
  Timer_4/timer_0/bus_read_data[6]:E.
NET Timer_4/timer_0/N_418;  Timer_4/timer_0/overflowReset_RNO:C, 
  Timer_4/timer_0/overflowReset_RNO_2:Y.
NET Timer_4/timer_0/N_418_1;  Timer_4/timer_0/overflowReset_RNO_0:
  A, Timer_4/timer_0/overflowReset_RNO_2:C, 
  Timer_4/timer_0/overflowReset_RNISSPR:Y.
NET Timer_4/timer_0/overflowReset_RNO_2;  
  Timer_4/timer_0/overflowReset:D, 
  Timer_4/timer_0/overflowReset_RNO:Y.
NET Timer_4/timer_0/N_419;  Timer_4/timer_0/overflowReset_RNO:A, 
  Timer_4/timer_0/overflowReset_RNO_0:Y.
NET Timer_4/timer_0/N_420;  Timer_4/timer_0/overflowReset_RNO:B, 
  Timer_4/timer_0/overflowReset_RNO_1:Y.
NET Timer_4/timer_0/N_57;  Timer_4/timer_0/counterReg[30]:D, 
  Timer_4/timer_0/counterReg_RNO[30]:Y.
NET Timer_4/timer_0/counterReg[30];  
  Timer_4/timer_0/bus_read_data_RNO_0[30]:A, 
  Timer_4/timer_0/overflowReg_RNIQK72[30]:B, 
  Timer_4/timer_0/compareReg_RNI7MS9[30]:B, 
  Timer_4/timer_0/counterReg_RNO_0[31]:A, 
  Timer_4/timer_0/counterReg_RNO[30]:A, 
  Timer_4/timer_0/counterReg[30]:Q.
NET Timer_4/timer_0/bus_read_data_10[23];  
  Timer_4/timer_0/bus_read_data[23]:D, 
  Timer_4/timer_0/bus_read_data_RNO[23]:Y.
NET Timer_4/timer_0/bus_read_data_10[6];  
  Timer_4/timer_0/bus_read_data[6]:D, 
  Timer_4/timer_0/bus_read_data_RNO[6]:Y.
NET Timer_4/timer_0/bus_read_data_10[5];  
  Timer_4/timer_0/bus_read_data[5]:D, 
  Timer_4/timer_0/bus_read_data_RNO[5]:Y.
NET Timer_4/timer_0/bus_read_data_10[4];  
  Timer_4/timer_0/bus_read_data[4]:D, 
  Timer_4/timer_0/bus_read_data_RNO[4]:Y.
NET Timer_4/timer_0/bus_read_data_10[3];  
  Timer_4/timer_0/bus_read_data[3]:D, 
  Timer_4/timer_0/bus_read_data_RNO[3]:Y.
NET Timer_4/timer_0/bus_read_data_10[2];  
  Timer_4/timer_0/bus_read_data[2]:D, 
  Timer_4/timer_0/bus_read_data_RNO[2]:Y.
NET Timer_4/timer_0/N_32;  Timer_4/timer_0/counterReg[7]:D, 
  Timer_4/timer_0/counterReg_RNO[7]:Y.
NET Timer_4/timer_0/N_64;  Timer_4/timer_0/counterReg_RNO_0[8]:B, 
  Timer_4/timer_0/counterReg_RNO[7]:B, 
  Timer_4/timer_0/counterReg_RNIVEVM1[6]:Y.
NET Timer_4/timer_0/N_475;  Timer_4/timer_0/counterReg[1]:D, 
  Timer_4/timer_0/counterReg_RNO[1]:Y.
NET Timer_4/timer_0/counterReg[0];  
  Timer_4/timer_0/counterReg_RNO[0]:A, 
  Timer_4/timer_0/counterReg[0]:Q, 
  Timer_4/timer_0/counterReg_RNO[1]:A, 
  Timer_4/timer_0/compareReg_RNI1R58[0]:B, 
  Timer_4/timer_0/overflowReg_RNII4PC[0]:B, 
  Timer_4/timer_0/counterReg_RNIDMMF[1]:B, 
  Timer_4/timer_0/bus_read_data_RNO_0[0]:A.
NET Timer_4/timer_0/bus_read_data_10[7];  
  Timer_4/timer_0/bus_read_data[7]:D, 
  Timer_4/timer_0/bus_read_data_RNO[7]:Y.
NET Timer_4/timer_0/bus_read_data_10[31];  
  Timer_4/timer_0/bus_read_data[31]:D, 
  Timer_4/timer_0/bus_read_data_RNO[31]:Y.
NET Timer_4/timer_0/counterReg_m[31];  
  Timer_4/timer_0/bus_read_data_RNO[31]:A, 
  Timer_4/timer_0/bus_read_data_RNO_0[31]:Y.
NET Timer_4/timer_0/overflowReg_m[31];  
  Timer_4/timer_0/bus_read_data_RNO[31]:B, 
  Timer_4/timer_0/bus_read_data_RNO_1[31]:Y.
NET Timer_4/timer_0/bus_read_data_10[30];  
  Timer_4/timer_0/bus_read_data[30]:D, 
  Timer_4/timer_0/bus_read_data_RNO[30]:Y.
NET Timer_4/timer_0/counterReg_m[30];  
  Timer_4/timer_0/bus_read_data_RNO[30]:A, 
  Timer_4/timer_0/bus_read_data_RNO_0[30]:Y.
NET Timer_4/timer_0/overflowReg_m[30];  
  Timer_4/timer_0/bus_read_data_RNO[30]:B, 
  Timer_4/timer_0/bus_read_data_RNO_1[30]:Y.
NET Timer_4/timer_0/bus_read_data_10[9];  
  Timer_4/timer_0/bus_read_data[9]:D, 
  Timer_4/timer_0/bus_read_data_RNO[9]:Y.
NET Timer_4/timer_0/bus_read_data_10[10];  
  Timer_4/timer_0/bus_read_data[10]:D, 
  Timer_4/timer_0/bus_read_data_RNO[10]:Y.
NET Timer_4/timer_0/bus_read_data_10[11];  
  Timer_4/timer_0/bus_read_data[11]:D, 
  Timer_4/timer_0/bus_read_data_RNO[11]:Y.
NET Timer_4/timer_0/bus_read_data_10[12];  
  Timer_4/timer_0/bus_read_data[12]:D, 
  Timer_4/timer_0/bus_read_data_RNO[12]:Y.
NET Timer_4/timer_0/bus_read_data_10[13];  
  Timer_4/timer_0/bus_read_data[13]:D, 
  Timer_4/timer_0/bus_read_data_RNO[13]:Y.
NET Timer_4/timer_0/bus_read_data_10[14];  
  Timer_4/timer_0/bus_read_data[14]:D, 
  Timer_4/timer_0/bus_read_data_RNO[14]:Y.
NET Timer_4/timer_0/overflowReg_m[14];  
  Timer_4/timer_0/bus_read_data_RNO[14]:B, 
  Timer_4/timer_0/bus_read_data_RNO_0[14]:Y.
NET Timer_4/timer_0/counterReg_m[14];  
  Timer_4/timer_0/bus_read_data_RNO[14]:C, 
  Timer_4/timer_0/bus_read_data_RNO_1[14]:Y.
NET Timer_4/timer_0/N_438;  Timer_4/timer_0/counterReg[23]:D, 
  Timer_4/timer_0/counterReg_RNO[23]:Y.
NET Timer_4/timer_0/N_435;  Timer_4/timer_0/counterReg[20]:D, 
  Timer_4/timer_0/counterReg_RNO[20]:Y.
NET Timer_4/timer_0/bus_read_data_10[15];  
  Timer_4/timer_0/bus_read_data[15]:D, 
  Timer_4/timer_0/bus_read_data_RNO[15]:Y.
NET Timer_4/timer_0/bus_read_data_10[22];  
  Timer_4/timer_0/bus_read_data[22]:D, 
  Timer_4/timer_0/bus_read_data_RNO[22]:Y.
NET Timer_4/timer_0/bus_read_data_10[16];  
  Timer_4/timer_0/bus_read_data[16]:D, 
  Timer_4/timer_0/bus_read_data_RNO[16]:Y.
NET Timer_4/timer_0/bus_read_data_10[21];  
  Timer_4/timer_0/bus_read_data[21]:D, 
  Timer_4/timer_0/bus_read_data_RNO[21]:Y.
NET Timer_4/timer_0/bus_read_data_10[17];  
  Timer_4/timer_0/bus_read_data[17]:D, 
  Timer_4/timer_0/bus_read_data_RNO[17]:Y.
NET Timer_4/timer_0/bus_read_data_10[20];  
  Timer_4/timer_0/bus_read_data[20]:D, 
  Timer_4/timer_0/bus_read_data_RNO[20]:Y.
NET Timer_4/timer_0/bus_read_data_10[18];  
  Timer_4/timer_0/bus_read_data[18]:D, 
  Timer_4/timer_0/bus_read_data_RNO[18]:Y.
NET Timer_4/timer_0/bus_read_data_10[19];  
  Timer_4/timer_0/bus_read_data[19]:D, 
  Timer_4/timer_0/bus_read_data_RNO[19]:Y.
NET Timer_4/timer_0/N_413;  
  Timer_4/timer_0/interrupt_status_RNO_1[0]:C, 
  Timer_4/timer_0/interrupt_status_RNO_2[0]:Y.
NET Timer_4/timer_0/bus_read_data_10[0];  
  Timer_4/timer_0/bus_read_data[0]:D, 
  Timer_4/timer_0/bus_read_data_RNO[0]:Y.
NET Timer_4/timer_0/N_427;  Timer_4/timer_0/bus_read_data_RNO[0]:
  A, Timer_4/timer_0/bus_read_data_RNO_0[0]:Y.
NET Timer_4/timer_0/N_44;  Timer_4/timer_0/counterReg[8]:D, 
  Timer_4/timer_0/counterReg_RNO[8]:Y.
NET Timer_4/timer_0/N_524;  Timer_4/timer_0/counterReg_RNO[8]:A, 
  Timer_4/timer_0/counterReg_RNO_0[8]:Y.
NET Timer_4/timer_0/bus_read_data_10[8];  
  Timer_4/timer_0/bus_read_data[8]:D, 
  Timer_4/timer_0/bus_read_data_RNO[8]:Y.
NET Timer_4/timer_0/counterReg_m[8];  
  Timer_4/timer_0/bus_read_data_RNO[8]:A, 
  Timer_4/timer_0/bus_read_data_RNO_0[8]:Y.
NET Timer_4/timer_0/overflowReg_m[8];  
  Timer_4/timer_0/bus_read_data_RNO[8]:B, 
  Timer_4/timer_0/bus_read_data_RNO_1[8]:Y.
NET Timer_4/timer_0/bus_read_data_10[29];  
  Timer_4/timer_0/bus_read_data[29]:D, 
  Timer_4/timer_0/bus_read_data_RNO[29]:Y.
NET Timer_4/timer_0/counterReg_m[29];  
  Timer_4/timer_0/bus_read_data_RNO[29]:A, 
  Timer_4/timer_0/bus_read_data_RNO_0[29]:Y.
NET Timer_4/timer_0/overflowReg_m[29];  
  Timer_4/timer_0/bus_read_data_RNO[29]:B, 
  Timer_4/timer_0/bus_read_data_RNO_1[29]:Y.
NET Timer_4/timer_0/bus_read_data_10[28];  
  Timer_4/timer_0/bus_read_data[28]:D, 
  Timer_4/timer_0/bus_read_data_RNO[28]:Y.
NET Timer_4/timer_0/bus_read_data_10[27];  
  Timer_4/timer_0/bus_read_data[27]:D, 
  Timer_4/timer_0/bus_read_data_RNO[27]:Y.
NET Timer_4/timer_0/bus_read_data_10[26];  
  Timer_4/timer_0/bus_read_data[26]:D, 
  Timer_4/timer_0/bus_read_data_RNO[26]:Y.
NET Timer_4/timer_0/bus_read_data_10[25];  
  Timer_4/timer_0/bus_read_data[25]:D, 
  Timer_4/timer_0/bus_read_data_RNO[25]:Y.
NET Timer_4/timer_0/counterReg_m[25];  
  Timer_4/timer_0/bus_read_data_RNO[25]:A, 
  Timer_4/timer_0/bus_read_data_RNO_0[25]:Y.
NET Timer_4/timer_0/overflowReg_m[25];  
  Timer_4/timer_0/bus_read_data_RNO[25]:B, 
  Timer_4/timer_0/bus_read_data_RNO_1[25]:Y.
NET Timer_4/timer_0/bus_read_data_10[24];  
  Timer_4/timer_0/bus_read_data[24]:D, 
  Timer_4/timer_0/bus_read_data_RNO[24]:Y.
NET Timer_4/timer_0/N_441;  Timer_4/timer_0/counterReg[26]:D, 
  Timer_4/timer_0/counterReg_RNO[26]:Y.
NET Timer_4/timer_0/N_440;  Timer_4/timer_0/counterReg[25]:D, 
  Timer_4/timer_0/counterReg_RNO[25]:Y.
NET Timer_4/timer_0/N_439;  Timer_4/timer_0/counterReg[24]:D, 
  Timer_4/timer_0/counterReg_RNO[24]:Y.
NET Timer_4/timer_0/counterReg_n27;  
  Timer_4/timer_0/counterReg[27]:D, 
  Timer_4/timer_0/counterReg_RNO[27]:Y.
NET Timer_4/timer_0/counterReg_n27_tz;  
  Timer_4/timer_0/counterReg_RNO[27]:A, 
  Timer_4/timer_0/counterReg_RNO_0[27]:Y.
NET Timer_4/timer_0/counterReg_n28;  
  Timer_4/timer_0/counterReg[28]:D, 
  Timer_4/timer_0/counterReg_RNO[28]:Y.
NET Timer_4/timer_0/N_450;  Timer_4/timer_0/counterReg_RNO[28]:A, 
  Timer_4/timer_0/counterReg_RNO_0[28]:Y.
NET Timer_4/timer_0/counterReg_n15;  
  Timer_4/timer_0/counterReg[15]:D, 
  Timer_4/timer_0/counterReg_RNO[15]:Y.
NET Timer_4/timer_0/counterReg_n15_tz;  
  Timer_4/timer_0/counterReg_RNO[15]:A, 
  Timer_4/timer_0/counterReg_RNO_0[15]:Y.
NET Timer_4/timer_0/counterReg_n16;  
  Timer_4/timer_0/counterReg[16]:D, 
  Timer_4/timer_0/counterReg_RNO[16]:Y.
NET Timer_4/timer_0/N_490;  Timer_4/timer_0/counterReg_RNO[16]:A, 
  Timer_4/timer_0/counterReg_RNO_0[17]:A, 
  Timer_4/timer_0/counterReg_RNI2QPF2[15]:Y.
NET Timer_4/timer_0/counterReg_n17;  
  Timer_4/timer_0/counterReg[17]:D, 
  Timer_4/timer_0/counterReg_RNO[17]:Y.
NET Timer_4/timer_0/counterReg_n17_tz;  
  Timer_4/timer_0/counterReg_RNO[17]:A, 
  Timer_4/timer_0/counterReg_RNO_0[17]:Y.
NET Timer_4/timer_0/counterReg_n18;  
  Timer_4/timer_0/counterReg[18]:D, 
  Timer_4/timer_0/counterReg_RNO[18]:Y.
NET Timer_4/timer_0/counterReg_n19;  
  Timer_4/timer_0/counterReg[19]:D, 
  Timer_4/timer_0/counterReg_RNO[19]:Y.
NET Timer_4/timer_0/N_494;  Timer_4/timer_0/counterReg_RNO[19]:A, 
  Timer_4/timer_0/counterReg_RNO_0[19]:Y.
NET Timer_4/timer_0/counterReg_n14;  
  Timer_4/timer_0/counterReg[14]:D, 
  Timer_4/timer_0/counterReg_RNO[14]:Y.
NET Timer_4/timer_0/counterReg_n14_tz;  
  Timer_4/timer_0/counterReg_RNO[14]:A, 
  Timer_4/timer_0/counterReg_RNO_0[14]:Y.
NET Timer_4/timer_0/N_487;  Timer_4/timer_0/counterReg_RNO[13]:A, 
  Timer_4/timer_0/counterReg_RNIH35F2[12]:Y, 
  Timer_4/timer_0/counterReg_RNO_0[14]:A.
NET Timer_4/timer_0/counterReg_n13;  
  Timer_4/timer_0/counterReg[13]:D, 
  Timer_4/timer_0/counterReg_RNO[13]:Y.
NET Timer_4/timer_0/counterReg_n12;  
  Timer_4/timer_0/counterReg[12]:D, 
  Timer_4/timer_0/counterReg_RNO[12]:Y.
NET Timer_4/timer_0/counterReg_n12_tz;  
  Timer_4/timer_0/counterReg_RNO[12]:A, 
  Timer_4/timer_0/counterReg_RNO_0[12]:Y.
NET Timer_4/timer_0/counterReg_n11;  
  Timer_4/timer_0/counterReg[11]:D, 
  Timer_4/timer_0/counterReg_RNO[11]:Y.
NET Timer_4/timer_0/N_485;  Timer_4/timer_0/counterReg_RNO[11]:A, 
  Timer_4/timer_0/counterReg_RNO_0[11]:Y.
NET Timer_4/timer_0/counterReg_n10;  
  Timer_4/timer_0/counterReg[10]:D, 
  Timer_4/timer_0/counterReg_RNO[10]:Y.
NET Timer_4/timer_0/counterReg_n10_tz;  
  Timer_4/timer_0/counterReg_RNO[10]:A, 
  Timer_4/timer_0/counterReg_RNO_0[10]:Y.
NET Timer_4/timer_0/counterReg_RNO[22];  
  Timer_4/timer_0/counterReg[22]:D, 
  Timer_4/timer_0/counterReg_RNO[22]:Y.
NET Timer_4/timer_0/counterReg_n29_0_N_8;  
  Timer_4/timer_0/counterReg[29]:D, 
  Timer_4/timer_0/counterReg_RNO[29]:Y.
NET Timer_4/timer_0/counterReg_n9;  Timer_4/timer_0/counterReg[9]:
  D, Timer_4/timer_0/counterReg_RNO[9]:Y.
NET Timer_4/timer_0/N_436;  Timer_4/timer_0/counterReg[21]:D, 
  Timer_4/timer_0/counterReg_RNO[21]:Y.
NET Timer_4/timer_0/N_70;  Timer_4/timer_0/timer_interrupt_RNO:A, 
  Timer_4/timer_0/timer_interrupt_RNO_0:Y.
NET Timer_4/timer_0/timer_interrupt_1_sqmuxa;  
  Timer_4/timer_0/timer_interrupt_RNO_0:A, 
  Timer_4/timer_0/timer_interrupt_RNO_1:Y.
NET Timer_4/timer_0/timer_interrupt;  Timer_4/timer_0/fabint_RNO:
  A, Timer_4/timer_0/timer_interrupt_RNO_0:B, 
  Timer_4/timer_0/timer_interrupt:Q.
NET Timer_4/timer_0/N_68;  
  Timer_4/timer_0/interrupt_status_RNO[0]:A, 
  Timer_4/timer_0/interrupt_status_RNO_0[0]:Y.
NET Timer_4/timer_0/interrupt_status_11[0];  
  Timer_4/timer_0/interrupt_status_RNO_0[0]:A, 
  Timer_4/timer_0/interrupt_status_RNO_1[0]:Y.
NET Timer_4/timer_0/interrupt_status_0_sqmuxa;  
  Timer_4/timer_0/interrupt_status_RNO_0[1]:S, 
  Timer_4/timer_0/overflowReset_RNIBL0U:Y, 
  Timer_4/timer_0/interrupt_status_RNO_0[0]:S.
NET Timer_4/timer_0/N_105;  Timer_4/timer_0/overflowReg_RNO[0]:A, 
  Timer_4/timer_0/overflowReg_RNO_0[0]:Y.
NET Timer_4/timer_0/N_106;  Timer_4/timer_0/overflowReg_RNO[1]:A, 
  Timer_4/timer_0/overflowReg_RNO_0[1]:Y.
NET Timer_4/timer_0/N_107;  Timer_4/timer_0/overflowReg_RNO[2]:A, 
  Timer_4/timer_0/overflowReg_RNO_0[2]:Y.
NET Timer_4/timer_0/N_108;  Timer_4/timer_0/overflowReg_RNO[3]:A, 
  Timer_4/timer_0/overflowReg_RNO_0[3]:Y.
NET Timer_4/timer_0/overflowReg[3];  
  Timer_4/timer_0/bus_read_data_RNO_3[3]:A, 
  Timer_4/timer_0/overflowReg_RNO_0[3]:A, 
  Timer_4/timer_0/overflowReg[3]:Q, 
  Timer_4/timer_0/overflowReg_RNIOGPC[3]:A.
NET Timer_4/timer_0/N_109;  Timer_4/timer_0/overflowReg_RNO[4]:A, 
  Timer_4/timer_0/overflowReg_RNO_0[4]:Y.
NET Timer_4/timer_0/overflowReg[4];  
  Timer_4/timer_0/overflowReg_RNIQKPC[4]:A, 
  Timer_4/timer_0/overflowReg_RNO_0[4]:A, 
  Timer_4/timer_0/bus_read_data_RNO_3[4]:A, 
  Timer_4/timer_0/overflowReg[4]:Q.
NET Timer_4/timer_0/N_110;  Timer_4/timer_0/overflowReg_RNO[5]:A, 
  Timer_4/timer_0/overflowReg_RNO_0[5]:Y.
NET Timer_4/timer_0/N_111;  Timer_4/timer_0/overflowReg_RNO[6]:A, 
  Timer_4/timer_0/overflowReg_RNO_0[6]:Y.
NET Timer_4/timer_0/overflowReg[6];  
  Timer_4/timer_0/overflowReg_RNIUSPC[6]:A, 
  Timer_4/timer_0/overflowReg_RNO_0[6]:A, 
  Timer_4/timer_0/overflowReg[6]:Q, 
  Timer_4/timer_0/bus_read_data_RNO_3[6]:A.
NET Timer_4/timer_0/N_112;  Timer_4/timer_0/overflowReg_RNO[7]:A, 
  Timer_4/timer_0/overflowReg_RNO_0[7]:Y.
NET Timer_4/timer_0/N_113;  Timer_4/timer_0/overflowReg_RNO[8]:A, 
  Timer_4/timer_0/overflowReg_RNO_0[8]:Y.
NET Timer_4/timer_0/overflowReg[8];  
  Timer_4/timer_0/bus_read_data_RNO_1[8]:A, 
  Timer_4/timer_0/overflowReg[8]:Q, 
  Timer_4/timer_0/overflowReg_RNI25QC[8]:A, 
  Timer_4/timer_0/overflowReg_RNO_0[8]:A.
NET Timer_4/timer_0/N_114;  Timer_4/timer_0/overflowReg_RNO[9]:A, 
  Timer_4/timer_0/overflowReg_RNO_0[9]:Y.
NET Timer_4/timer_0/overflowReg[9];  
  Timer_4/timer_0/overflowReg_RNI49QC[9]:A, 
  Timer_4/timer_0/overflowReg[9]:Q, 
  Timer_4/timer_0/overflowReg_RNO_0[9]:A, 
  Timer_4/timer_0/bus_read_data_RNO_3[9]:A.
NET Timer_4/timer_0/N_115;  Timer_4/timer_0/overflowReg_RNO[10]:A, 
  Timer_4/timer_0/overflowReg_RNO_0[10]:Y.
NET Timer_4/timer_0/overflowReg[10];  
  Timer_4/timer_0/bus_read_data_RNO_3[10]:A, 
  Timer_4/timer_0/overflowReg_RNO_0[10]:A, 
  Timer_4/timer_0/overflowReg[10]:Q, 
  Timer_4/timer_0/overflowReg_RNIIC72[10]:A.
NET Timer_4/timer_0/N_116;  Timer_4/timer_0/overflowReg_RNO[11]:A, 
  Timer_4/timer_0/overflowReg_RNO_0[11]:Y.
NET Timer_4/timer_0/overflowReg[11];  
  Timer_4/timer_0/overflowReg_RNIKG72[11]:A, 
  Timer_4/timer_0/overflowReg[11]:Q, 
  Timer_4/timer_0/overflowReg_RNO_0[11]:A, 
  Timer_4/timer_0/bus_read_data_RNO_3[11]:A.
NET Timer_4/timer_0/N_117;  Timer_4/timer_0/overflowReg_RNO[12]:A, 
  Timer_4/timer_0/overflowReg_RNO_0[12]:Y.
NET Timer_4/timer_0/overflowReg[12];  
  Timer_4/timer_0/overflowReg_RNO_0[12]:A, 
  Timer_4/timer_0/overflowReg[12]:Q, 
  Timer_4/timer_0/overflowReg_RNIMK72[12]:A, 
  Timer_4/timer_0/bus_read_data_RNO_3[12]:A.
NET Timer_4/timer_0/N_118;  Timer_4/timer_0/overflowReg_RNO[13]:A, 
  Timer_4/timer_0/overflowReg_RNO_0[13]:Y.
NET Timer_4/timer_0/N_119;  Timer_4/timer_0/overflowReg_RNO[14]:A, 
  Timer_4/timer_0/overflowReg_RNO_0[14]:Y.
NET Timer_4/timer_0/N_120;  Timer_4/timer_0/overflowReg_RNO[15]:A, 
  Timer_4/timer_0/overflowReg_RNO_0[15]:Y.
NET Timer_4/timer_0/overflowReg[15];  
  Timer_4/timer_0/overflowReg_RNO_0[15]:A, 
  Timer_4/timer_0/overflowReg_RNIS082[15]:A, 
  Timer_4/timer_0/overflowReg[15]:Q, 
  Timer_4/timer_0/bus_read_data_RNO_3[15]:A.
NET Timer_4/timer_0/N_121;  Timer_4/timer_0/overflowReg_RNO[16]:A, 
  Timer_4/timer_0/overflowReg_RNO_0[16]:Y.
NET Timer_4/timer_0/overflowReg[16];  
  Timer_4/timer_0/overflowReg_RNIU482[16]:A, 
  Timer_4/timer_0/overflowReg[16]:Q, 
  Timer_4/timer_0/overflowReg_RNO_0[16]:A, 
  Timer_4/timer_0/bus_read_data_RNO_3[16]:A.
NET Timer_4/timer_0/N_122;  Timer_4/timer_0/overflowReg_RNO[17]:A, 
  Timer_4/timer_0/overflowReg_RNO_0[17]:Y.
NET Timer_4/timer_0/overflowReg[17];  
  Timer_4/timer_0/overflowReg_RNI0982[17]:A, 
  Timer_4/timer_0/bus_read_data_RNO_3[17]:A, 
  Timer_4/timer_0/overflowReg[17]:Q, 
  Timer_4/timer_0/overflowReg_RNO_0[17]:A.
NET Timer_4/timer_0/overflowReset_0_sqmuxa;  
  Timer_4/timer_0/overflowReset_RNO_1:A, 
  Timer_4/timer_0/overflowReg_RNO_0[24]:S, 
  Timer_4/timer_0/overflowReset_0_sqmuxa_0_a2:Y, 
  Timer_4/timer_0/overflowReg_RNO_0[20]:S, 
  Timer_4/timer_0/overflowReg_RNO_0[25]:S, 
  Timer_4/timer_0/overflowReg_RNO_0[31]:S, 
  Timer_4/timer_0/overflowReg_RNO_0[26]:S, 
  Timer_4/timer_0/overflowReg_RNO_0[21]:S, 
  Timer_4/timer_0/overflowReg_RNO_0[29]:S, 
  Timer_4/timer_0/overflowReg_RNO_0[28]:S, 
  Timer_4/timer_0/overflowReg_RNO_0[19]:S, 
  Timer_4/timer_0/overflowReg_RNO_0[23]:S, 
  Timer_4/timer_0/overflowReg_RNO_0[18]:S, 
  Timer_4/timer_0/overflowReg_RNO_0[30]:S, 
  Timer_4/timer_0/overflowReg_RNO_0[27]:S, 
  Timer_4/timer_0/overflowReg_RNO_0[17]:S, 
  Timer_4/timer_0/overflowReg_RNO_0[22]:S.
NET Timer_4/timer_0/N_123;  Timer_4/timer_0/overflowReg_RNO[18]:A, 
  Timer_4/timer_0/overflowReg_RNO_0[18]:Y.
NET Timer_4/timer_0/overflowReg[18];  
  Timer_4/timer_0/overflowReg_RNI2D82[18]:A, 
  Timer_4/timer_0/bus_read_data_RNO_3[18]:A, 
  Timer_4/timer_0/overflowReg_RNO_0[18]:A, 
  Timer_4/timer_0/overflowReg[18]:Q.
NET Timer_4/timer_0/N_124;  Timer_4/timer_0/overflowReg_RNO[19]:A, 
  Timer_4/timer_0/overflowReg_RNO_0[19]:Y.
NET Timer_4/timer_0/N_125;  Timer_4/timer_0/overflowReg_RNO[20]:A, 
  Timer_4/timer_0/overflowReg_RNO_0[20]:Y.
NET Timer_4/timer_0/overflowReg[20];  
  Timer_4/timer_0/overflowReg_RNO_0[20]:A, 
  Timer_4/timer_0/overflowReg[20]:Q, 
  Timer_4/timer_0/overflowReg_RNIMG72[20]:A, 
  Timer_4/timer_0/bus_read_data_RNO_3[20]:A.
NET Timer_4/timer_0/N_126;  Timer_4/timer_0/overflowReg_RNO[21]:A, 
  Timer_4/timer_0/overflowReg_RNO_0[21]:Y.
NET Timer_4/timer_0/overflowReg[21];  
  Timer_4/timer_0/overflowReg_RNIOK72[21]:A, 
  Timer_4/timer_0/overflowReg_RNO_0[21]:A, 
  Timer_4/timer_0/overflowReg[21]:Q, 
  Timer_4/timer_0/bus_read_data_RNO_3[21]:A.
NET Timer_4/timer_0/N_127;  Timer_4/timer_0/overflowReg_RNO[22]:A, 
  Timer_4/timer_0/overflowReg_RNO_0[22]:Y.
NET Timer_4/timer_0/overflowReg[22];  
  Timer_4/timer_0/overflowReg_RNIQO72[22]:A, 
  Timer_4/timer_0/overflowReg[22]:Q, 
  Timer_4/timer_0/bus_read_data_RNO_3[22]:A, 
  Timer_4/timer_0/overflowReg_RNO_0[22]:A.
NET Timer_4/timer_0/N_128;  Timer_4/timer_0/overflowReg_RNO[23]:A, 
  Timer_4/timer_0/overflowReg_RNO_0[23]:Y.
NET Timer_4/timer_0/overflowReg[23];  
  Timer_4/timer_0/overflowReg_RNISS72[23]:A, 
  Timer_4/timer_0/overflowReg[23]:Q, 
  Timer_4/timer_0/overflowReg_RNO_0[23]:A, 
  Timer_4/timer_0/bus_read_data_RNO_1[23]:A.
NET Timer_4/timer_0/N_129;  Timer_4/timer_0/overflowReg_RNO[24]:A, 
  Timer_4/timer_0/overflowReg_RNO_0[24]:Y.
NET Timer_4/timer_0/N_130;  Timer_4/timer_0/overflowReg_RNO[25]:A, 
  Timer_4/timer_0/overflowReg_RNO_0[25]:Y.
NET Timer_4/timer_0/overflowReg[25];  
  Timer_4/timer_0/bus_read_data_RNO_1[25]:A, 
  Timer_4/timer_0/overflowReg_RNO_0[25]:A, 
  Timer_4/timer_0/overflowReg[25]:Q, 
  Timer_4/timer_0/overflowReg_RNI0582[25]:A.
NET Timer_4/timer_0/N_131;  Timer_4/timer_0/overflowReg_RNO[26]:A, 
  Timer_4/timer_0/overflowReg_RNO_0[26]:Y.
NET Timer_4/timer_0/N_132;  Timer_4/timer_0/overflowReg_RNO[27]:A, 
  Timer_4/timer_0/overflowReg_RNO_0[27]:Y.
NET Timer_4/timer_0/overflowReg[27];  
  Timer_4/timer_0/bus_read_data_RNO_3[27]:A, 
  Timer_4/timer_0/overflowReg_RNO_0[27]:A, 
  Timer_4/timer_0/overflowReg_RNI4D82[27]:A, 
  Timer_4/timer_0/overflowReg[27]:Q.
NET Timer_4/timer_0/N_133;  Timer_4/timer_0/overflowReg_RNO[28]:A, 
  Timer_4/timer_0/overflowReg_RNO_0[28]:Y.
NET Timer_4/timer_0/overflowReg[28];  
  Timer_4/timer_0/bus_read_data_RNO_3[28]:A, 
  Timer_4/timer_0/overflowReg[28]:Q, 
  Timer_4/timer_0/overflowReg_RNI6H82[28]:A, 
  Timer_4/timer_0/overflowReg_RNO_0[28]:A.
NET Timer_4/timer_0/N_134;  Timer_4/timer_0/overflowReg_RNO[29]:A, 
  Timer_4/timer_0/overflowReg_RNO_0[29]:Y.
NET Timer_4/timer_0/overflowReg[29];  
  Timer_4/timer_0/overflowReg_RNI8L82[29]:A, 
  Timer_4/timer_0/bus_read_data_RNO_1[29]:A, 
  Timer_4/timer_0/overflowReg[29]:Q, 
  Timer_4/timer_0/overflowReg_RNO_0[29]:A.
NET Timer_4/timer_0/N_135;  Timer_4/timer_0/overflowReg_RNO[30]:A, 
  Timer_4/timer_0/overflowReg_RNO_0[30]:Y.
NET Timer_4/timer_0/overflowReg[30];  
  Timer_4/timer_0/overflowReg_RNO_0[30]:A, 
  Timer_4/timer_0/overflowReg_RNIQK72[30]:A, 
  Timer_4/timer_0/overflowReg[30]:Q, 
  Timer_4/timer_0/bus_read_data_RNO_1[30]:A.
NET Timer_4/timer_0/N_136;  Timer_4/timer_0/overflowReg_RNO[31]:A, 
  Timer_4/timer_0/overflowReg_RNO_0[31]:Y.
NET Timer_4/timer_0/overflowReg[31];  
  Timer_4/timer_0/bus_read_data_RNO_1[31]:A, 
  Timer_4/timer_0/overflowReg[31]:Q, 
  Timer_4/timer_0/overflowReg_RNISO72[31]:A, 
  Timer_4/timer_0/overflowReg_RNO_0[31]:A.
NET Timer_4/timer_0/N_139;  Timer_4/timer_0/controlReg_RNO[2]:A, 
  Timer_4/timer_0/controlReg_RNO_0[2]:Y.
NET Timer_4/timer_0/N_140;  Timer_4/timer_0/controlReg_RNO[3]:A, 
  Timer_4/timer_0/controlReg_RNO_0[3]:Y.
NET Timer_4/timer_0/N_141;  Timer_4/timer_0/controlReg_RNO[4]:A, 
  Timer_4/timer_0/controlReg_RNO_0[4]:Y.
NET Timer_4/timer_0/controlReg[4];  
  Timer_4/timer_0/bus_read_data_RNO_2[4]:A, 
  Timer_4/timer_0/controlReg[4]:Q, 
  Timer_4/timer_0/controlReg_RNO_0[4]:B.
NET Timer_4/timer_0/N_142;  Timer_4/timer_0/controlReg_RNO[5]:A, 
  Timer_4/timer_0/controlReg_RNO_0[5]:Y.
NET Timer_4/timer_0/controlReg[5];  
  Timer_4/timer_0/bus_read_data_RNO_2[5]:A, 
  Timer_4/timer_0/controlReg[5]:Q, 
  Timer_4/timer_0/controlReg_RNO_0[5]:B.
NET Timer_4/timer_0/N_143;  Timer_4/timer_0/controlReg_RNO[6]:A, 
  Timer_4/timer_0/controlReg_RNO_0[6]:Y.
NET Timer_4/timer_0/controlReg[6];  
  Timer_4/timer_0/bus_read_data_RNO_2[6]:A, 
  Timer_4/timer_0/controlReg_RNO_0[6]:B, 
  Timer_4/timer_0/controlReg[6]:Q.
NET Timer_4/timer_0/N_144;  Timer_4/timer_0/controlReg_RNO[7]:A, 
  Timer_4/timer_0/controlReg_RNO_0[7]:Y.
NET Timer_4/timer_0/controlReg[7];  
  Timer_4/timer_0/bus_read_data_RNO_2[7]:A, 
  Timer_4/timer_0/controlReg[7]:Q, 
  Timer_4/timer_0/controlReg_RNO_0[7]:B.
NET Timer_4/timer_0/N_145;  Timer_4/timer_0/controlReg_RNO[8]:A, 
  Timer_4/timer_0/controlReg_RNO_0[8]:Y.
NET Timer_4/timer_0/N_146;  Timer_4/timer_0/controlReg_RNO[9]:A, 
  Timer_4/timer_0/controlReg_RNO_0[9]:Y.
NET Timer_4/timer_0/controlReg[9];  
  Timer_4/timer_0/bus_read_data_RNO_2[9]:A, 
  Timer_4/timer_0/controlReg_RNO_0[9]:B, 
  Timer_4/timer_0/controlReg[9]:Q.
NET Timer_4/timer_0/N_147;  Timer_4/timer_0/controlReg_RNO[10]:A, 
  Timer_4/timer_0/controlReg_RNO_0[10]:Y.
NET Timer_4/timer_0/controlReg[10];  
  Timer_4/timer_0/bus_read_data_RNO_2[10]:A, 
  Timer_4/timer_0/controlReg[10]:Q, 
  Timer_4/timer_0/controlReg_RNO_0[10]:B.
NET Timer_4/timer_0/N_148;  Timer_4/timer_0/controlReg_RNO[11]:A, 
  Timer_4/timer_0/controlReg_RNO_0[11]:Y.
NET Timer_4/timer_0/controlReg[11];  
  Timer_4/timer_0/bus_read_data_RNO_2[11]:A, 
  Timer_4/timer_0/controlReg[11]:Q, 
  Timer_4/timer_0/controlReg_RNO_0[11]:B.
NET Timer_4/timer_0/N_149;  Timer_4/timer_0/controlReg_RNO[12]:A, 
  Timer_4/timer_0/controlReg_RNO_0[12]:Y.
NET Timer_4/timer_0/controlReg[12];  
  Timer_4/timer_0/bus_read_data_RNO_2[12]:A, 
  Timer_4/timer_0/controlReg[12]:Q, 
  Timer_4/timer_0/controlReg_RNO_0[12]:B.
NET Timer_4/timer_0/N_150;  Timer_4/timer_0/controlReg_RNO[13]:A, 
  Timer_4/timer_0/controlReg_RNO_0[13]:Y.
NET Timer_4/timer_0/controlReg[13];  
  Timer_4/timer_0/bus_read_data_RNO_2[13]:A, 
  Timer_4/timer_0/controlReg[13]:Q, 
  Timer_4/timer_0/controlReg_RNO_0[13]:B.
NET Timer_4/timer_0/N_151;  Timer_4/timer_0/controlReg_RNO[14]:A, 
  Timer_4/timer_0/controlReg_RNO_0[14]:Y.
NET Timer_4/timer_0/N_152;  Timer_4/timer_0/controlReg_RNO[15]:A, 
  Timer_4/timer_0/controlReg_RNO_0[15]:Y.
NET Timer_4/timer_0/controlReg[15];  
  Timer_4/timer_0/bus_read_data_RNO_2[15]:A, 
  Timer_4/timer_0/controlReg[15]:Q, 
  Timer_4/timer_0/controlReg_RNO_0[15]:B.
NET Timer_4/timer_0/N_153;  Timer_4/timer_0/controlReg_RNO[16]:A, 
  Timer_4/timer_0/controlReg_RNO_0[16]:Y.
NET Timer_4/timer_0/controlReg[16];  
  Timer_4/timer_0/bus_read_data_RNO_2[16]:A, 
  Timer_4/timer_0/controlReg[16]:Q, 
  Timer_4/timer_0/controlReg_RNO_0[16]:B.
NET Timer_4/timer_0/N_154;  Timer_4/timer_0/controlReg_RNO[17]:A, 
  Timer_4/timer_0/controlReg_RNO_0[17]:Y.
NET Timer_4/timer_0/controlReg[17];  
  Timer_4/timer_0/bus_read_data_RNO_2[17]:A, 
  Timer_4/timer_0/controlReg_RNO_0[17]:B, 
  Timer_4/timer_0/controlReg[17]:Q.
NET Timer_4/timer_0/N_155;  Timer_4/timer_0/controlReg_RNO[18]:A, 
  Timer_4/timer_0/controlReg_RNO_0[18]:Y.
NET Timer_4/timer_0/controlReg[18];  
  Timer_4/timer_0/bus_read_data_RNO_2[18]:A, 
  Timer_4/timer_0/controlReg_RNO_0[18]:B, 
  Timer_4/timer_0/controlReg[18]:Q.
NET Timer_4/timer_0/N_370;  Timer_4/timer_0/controlReg_RNO_0[20]:
  S, Timer_4/timer_0/controlReg_RNO_0[31]:S, 
  Timer_4/timer_0/controlReg_RNO_0[24]:S, 
  Timer_4/timer_0/controlReg_RNO_0[29]:S, 
  Timer_4/timer_0/controlReg_RNO_0[27]:S, 
  Timer_4/timer_0/controlReg_RNO_0[18]:S, 
  Timer_4/timer_0/controlReg_RNO_0[26]:S, 
  Timer_4/timer_0/controlReg_RNO_0[23]:S, 
  Timer_4/timer_0/controlReg_RNO_0[30]:S, 
  Timer_4/timer_0/controlReg_RNO_0[0]:S, 
  Timer_4/timer_0/controlReg_RNO_0[19]:S, 
  Timer_4/timer_0/controlReg_RNO_0[25]:S, 
  Timer_4/timer_0/controlReg_1_sqmuxa_i:Y, 
  Timer_4/timer_0/controlReg_RNO_0[21]:S, 
  Timer_4/timer_0/controlReg_RNO_0[28]:S, 
  Timer_4/timer_0/controlReg_RNO_0[1]:S, 
  Timer_4/timer_0/controlReg_RNO_0[22]:S.
NET Timer_4/timer_0/N_156;  Timer_4/timer_0/controlReg_RNO[19]:A, 
  Timer_4/timer_0/controlReg_RNO_0[19]:Y.
NET Timer_4/timer_0/controlReg[19];  
  Timer_4/timer_0/bus_read_data_RNO_2[19]:A, 
  Timer_4/timer_0/controlReg[19]:Q, 
  Timer_4/timer_0/controlReg_RNO_0[19]:B.
NET Timer_4/timer_0/N_157;  Timer_4/timer_0/controlReg_RNO[20]:A, 
  Timer_4/timer_0/controlReg_RNO_0[20]:Y.
NET Timer_4/timer_0/controlReg[20];  
  Timer_4/timer_0/bus_read_data_RNO_2[20]:A, 
  Timer_4/timer_0/controlReg[20]:Q, 
  Timer_4/timer_0/controlReg_RNO_0[20]:B.
NET Timer_4/timer_0/N_158;  Timer_4/timer_0/controlReg_RNO[21]:A, 
  Timer_4/timer_0/controlReg_RNO_0[21]:Y.
NET Timer_4/timer_0/controlReg[21];  
  Timer_4/timer_0/bus_read_data_RNO_2[21]:A, 
  Timer_4/timer_0/controlReg[21]:Q, 
  Timer_4/timer_0/controlReg_RNO_0[21]:B.
NET Timer_4/timer_0/N_159;  Timer_4/timer_0/controlReg_RNO[22]:A, 
  Timer_4/timer_0/controlReg_RNO_0[22]:Y.
NET Timer_4/timer_0/controlReg[22];  
  Timer_4/timer_0/bus_read_data_RNO_2[22]:A, 
  Timer_4/timer_0/controlReg[22]:Q, 
  Timer_4/timer_0/controlReg_RNO_0[22]:B.
NET Timer_4/timer_0/N_160;  Timer_4/timer_0/controlReg_RNO[23]:A, 
  Timer_4/timer_0/controlReg_RNO_0[23]:Y.
NET Timer_4/timer_0/controlReg[23];  
  Timer_4/timer_0/bus_read_data_RNO_2[23]:A, 
  Timer_4/timer_0/controlReg_RNO_0[23]:B, 
  Timer_4/timer_0/controlReg[23]:Q.
NET Timer_4/timer_0/N_161;  Timer_4/timer_0/controlReg_RNO[24]:A, 
  Timer_4/timer_0/controlReg_RNO_0[24]:Y.
NET Timer_4/timer_0/controlReg[24];  
  Timer_4/timer_0/bus_read_data_RNO_2[24]:A, 
  Timer_4/timer_0/controlReg[24]:Q, 
  Timer_4/timer_0/controlReg_RNO_0[24]:B.
NET Timer_4/timer_0/N_162;  Timer_4/timer_0/controlReg_RNO[25]:A, 
  Timer_4/timer_0/controlReg_RNO_0[25]:Y.
NET Timer_4/timer_0/N_163;  Timer_4/timer_0/controlReg_RNO[26]:A, 
  Timer_4/timer_0/controlReg_RNO_0[26]:Y.
NET Timer_4/timer_0/controlReg[26];  
  Timer_4/timer_0/bus_read_data_RNO_2[26]:A, 
  Timer_4/timer_0/controlReg[26]:Q, 
  Timer_4/timer_0/controlReg_RNO_0[26]:B.
NET Timer_4/timer_0/N_164;  Timer_4/timer_0/controlReg_RNO[27]:A, 
  Timer_4/timer_0/controlReg_RNO_0[27]:Y.
NET Timer_4/timer_0/controlReg[27];  
  Timer_4/timer_0/bus_read_data_RNO_2[27]:A, 
  Timer_4/timer_0/controlReg_RNO_0[27]:B, 
  Timer_4/timer_0/controlReg[27]:Q.
NET Timer_4/timer_0/N_165;  Timer_4/timer_0/controlReg_RNO[28]:A, 
  Timer_4/timer_0/controlReg_RNO_0[28]:Y.
NET Timer_4/timer_0/controlReg[28];  
  Timer_4/timer_0/bus_read_data_RNO_2[28]:A, 
  Timer_4/timer_0/controlReg[28]:Q, 
  Timer_4/timer_0/controlReg_RNO_0[28]:B.
NET Timer_4/timer_0/N_166;  Timer_4/timer_0/controlReg_RNO[29]:A, 
  Timer_4/timer_0/controlReg_RNO_0[29]:Y.
NET Timer_4/timer_0/N_167;  Timer_4/timer_0/controlReg_RNO[30]:A, 
  Timer_4/timer_0/controlReg_RNO_0[30]:Y.
NET Timer_4/timer_0/N_168;  Timer_4/timer_0/controlReg_RNO[31]:A, 
  Timer_4/timer_0/controlReg_RNO_0[31]:Y.
NET Timer_4/timer_0/N_169;  Timer_4/timer_0/compareReg_RNO[0]:A, 
  Timer_4/timer_0/compareReg_RNO_0[0]:Y.
NET Timer_4/timer_0/compareReg[0];  
  Timer_4/timer_0/bus_read_data_RNO_3[0]:A, 
  Timer_4/timer_0/compareReg[0]:Q, 
  Timer_4/timer_0/compareReg_RNI1R58[0]:A, 
  Timer_4/timer_0/compareReg_RNO_0[0]:B.
NET Timer_4/timer_0/N_171;  Timer_4/timer_0/compareReg_RNO[2]:A, 
  Timer_4/timer_0/compareReg_RNO_0[2]:Y.
NET Timer_4/timer_0/compareReg[2];  
  Timer_4/timer_0/compareReg_RNI5R58[2]:A, 
  Timer_4/timer_0/bus_read_data_RNO_1[2]:A, 
  Timer_4/timer_0/compareReg[2]:Q, 
  Timer_4/timer_0/compareReg_RNO_0[2]:B.
NET Timer_4/timer_0/N_172;  Timer_4/timer_0/compareReg_RNO[3]:A, 
  Timer_4/timer_0/compareReg_RNO_0[3]:Y.
NET Timer_4/timer_0/compareReg[3];  
  Timer_4/timer_0/bus_read_data_RNO_1[3]:A, 
  Timer_4/timer_0/compareReg[3]:Q, 
  Timer_4/timer_0/compareReg_RNI7R58[3]:A, 
  Timer_4/timer_0/compareReg_RNO_0[3]:B.
NET Timer_4/timer_0/N_173;  Timer_4/timer_0/compareReg_RNO[4]:A, 
  Timer_4/timer_0/compareReg_RNO_0[4]:Y.
NET Timer_4/timer_0/compareReg[4];  
  Timer_4/timer_0/bus_read_data_RNO_1[4]:A, 
  Timer_4/timer_0/compareReg_RNO_0[4]:B, 
  Timer_4/timer_0/compareReg_RNI9R58[4]:A, 
  Timer_4/timer_0/compareReg[4]:Q.
NET Timer_4/timer_0/N_174;  Timer_4/timer_0/compareReg_RNO[5]:A, 
  Timer_4/timer_0/compareReg_RNO_0[5]:Y.
NET Timer_4/timer_0/N_175;  Timer_4/timer_0/compareReg_RNO[6]:A, 
  Timer_4/timer_0/compareReg_RNO_0[6]:Y.
NET Timer_4/timer_0/compareReg[6];  
  Timer_4/timer_0/compareReg_RNIDR58[6]:A, 
  Timer_4/timer_0/compareReg[6]:Q, 
  Timer_4/timer_0/compareReg_RNO_0[6]:B, 
  Timer_4/timer_0/bus_read_data_RNO_1[6]:A.
NET Timer_4/timer_0/N_176;  Timer_4/timer_0/compareReg_RNO[7]:A, 
  Timer_4/timer_0/compareReg_RNO_0[7]:Y.
NET Timer_4/timer_0/N_177;  Timer_4/timer_0/compareReg_RNO[8]:A, 
  Timer_4/timer_0/compareReg_RNO_0[8]:Y.
NET Timer_4/timer_0/compareReg[8];  
  Timer_4/timer_0/bus_read_data_RNO_3[8]:A, 
  Timer_4/timer_0/compareReg[8]:Q, 
  Timer_4/timer_0/compareReg_RNO_0[8]:B, 
  Timer_4/timer_0/compareReg_RNIHR58[8]:A.
NET Timer_4/timer_0/N_178;  Timer_4/timer_0/compareReg_RNO[9]:A, 
  Timer_4/timer_0/compareReg_RNO_0[9]:Y.
NET Timer_4/timer_0/N_179;  Timer_4/timer_0/compareReg_RNO[10]:A, 
  Timer_4/timer_0/compareReg_RNO_0[10]:Y.
NET Timer_4/timer_0/compareReg[10];  
  Timer_4/timer_0/bus_read_data_RNO_1[10]:A, 
  Timer_4/timer_0/compareReg_RNI3MS9[10]:A, 
  Timer_4/timer_0/compareReg[10]:Q, 
  Timer_4/timer_0/compareReg_RNO_0[10]:B.
NET Timer_4/timer_0/N_180;  Timer_4/timer_0/compareReg_RNO[11]:A, 
  Timer_4/timer_0/compareReg_RNO_0[11]:Y.
NET Timer_4/timer_0/compareReg[11];  
  Timer_4/timer_0/bus_read_data_RNO_1[11]:A, 
  Timer_4/timer_0/compareReg_RNI5US9[11]:A, 
  Timer_4/timer_0/compareReg_RNO_0[11]:B, 
  Timer_4/timer_0/compareReg[11]:Q.
NET Timer_4/timer_0/N_181;  Timer_4/timer_0/compareReg_RNO[12]:A, 
  Timer_4/timer_0/compareReg_RNO_0[12]:Y.
NET Timer_4/timer_0/compareReg[12];  
  Timer_4/timer_0/compareReg_RNI76T9[12]:A, 
  Timer_4/timer_0/compareReg[12]:Q, 
  Timer_4/timer_0/compareReg_RNO_0[12]:B, 
  Timer_4/timer_0/bus_read_data_RNO_1[12]:A.
NET Timer_4/timer_0/N_182;  Timer_4/timer_0/compareReg_RNO[13]:A, 
  Timer_4/timer_0/compareReg_RNO_0[13]:Y.
NET Timer_4/timer_0/N_183;  Timer_4/timer_0/compareReg_RNO[14]:A, 
  Timer_4/timer_0/compareReg_RNO_0[14]:Y.
NET Timer_4/timer_0/N_184;  Timer_4/timer_0/compareReg_RNO[15]:A, 
  Timer_4/timer_0/compareReg_RNO_0[15]:Y.
NET Timer_4/timer_0/N_185;  Timer_4/timer_0/compareReg_RNO[16]:A, 
  Timer_4/timer_0/compareReg_RNO_0[16]:Y.
NET Timer_4/timer_0/compareReg[16];  
  Timer_4/timer_0/bus_read_data_RNO_1[16]:A, 
  Timer_4/timer_0/compareReg[16]:Q, 
  Timer_4/timer_0/compareReg_RNO_0[16]:B, 
  Timer_4/timer_0/compareReg_RNIF6U9[16]:A.
NET Timer_4/timer_0/N_186;  Timer_4/timer_0/compareReg_RNO[17]:A, 
  Timer_4/timer_0/compareReg_RNO_0[17]:Y.
NET Timer_4/timer_0/N_369;  Timer_4/timer_0/compareReg_RNO_0[31]:
  S, Timer_4/timer_0/compareReg_RNO_0[28]:S, 
  Timer_4/timer_0/compareReg_RNO_0[20]:S, 
  Timer_4/timer_0/compareReg_RNO_0[29]:S, 
  Timer_4/timer_0/compareReg_1_sqmuxa_i:Y, 
  Timer_4/timer_0/compareReg_RNO_0[17]:S, 
  Timer_4/timer_0/compareReg_RNO_0[30]:S, 
  Timer_4/timer_0/compareReg_RNO_0[26]:S, 
  Timer_4/timer_0/compareReg_RNO_0[24]:S, 
  Timer_4/timer_0/compareReg_RNO_0[18]:S, 
  Timer_4/timer_0/compareReg_RNO_0[22]:S, 
  Timer_4/timer_0/compareReg_RNO_0[1]:S, 
  Timer_4/timer_0/compareReg_RNO_0[23]:S, 
  Timer_4/timer_0/compareReg_RNO_0[27]:S, 
  Timer_4/timer_0/compareReg_RNO_0[25]:S, 
  Timer_4/timer_0/compareReg_RNO_0[21]:S, 
  Timer_4/timer_0/compareReg_RNO_0[19]:S.
NET Timer_4/timer_0/N_187;  Timer_4/timer_0/compareReg_RNO[18]:A, 
  Timer_4/timer_0/compareReg_RNO_0[18]:Y.
NET Timer_4/timer_0/compareReg[18];  
  Timer_4/timer_0/bus_read_data_RNO_1[18]:A, 
  Timer_4/timer_0/compareReg[18]:Q, 
  Timer_4/timer_0/compareReg_RNIJMU9[18]:A, 
  Timer_4/timer_0/compareReg_RNO_0[18]:B.
NET Timer_4/timer_0/N_188;  Timer_4/timer_0/compareReg_RNO[19]:A, 
  Timer_4/timer_0/compareReg_RNO_0[19]:Y.
NET Timer_4/timer_0/compareReg[19];  
  Timer_4/timer_0/bus_read_data_RNO_1[19]:A, 
  Timer_4/timer_0/compareReg_RNILUU9[19]:A, 
  Timer_4/timer_0/compareReg[19]:Q, 
  Timer_4/timer_0/compareReg_RNO_0[19]:B.
NET Timer_4/timer_0/N_189;  Timer_4/timer_0/compareReg_RNO[20]:A, 
  Timer_4/timer_0/compareReg_RNO_0[20]:Y.
NET Timer_4/timer_0/N_190;  Timer_4/timer_0/compareReg_RNO[21]:A, 
  Timer_4/timer_0/compareReg_RNO_0[21]:Y.
NET Timer_4/timer_0/compareReg[21];  
  Timer_4/timer_0/bus_read_data_RNO_1[21]:A, 
  Timer_4/timer_0/compareReg[21]:Q, 
  Timer_4/timer_0/compareReg_RNI7US9[21]:A, 
  Timer_4/timer_0/compareReg_RNO_0[21]:B.
NET Timer_4/timer_0/N_191;  Timer_4/timer_0/compareReg_RNO[22]:A, 
  Timer_4/timer_0/compareReg_RNO_0[22]:Y.
NET Timer_4/timer_0/compareReg[22];  
  Timer_4/timer_0/bus_read_data_RNO_1[22]:A, 
  Timer_4/timer_0/compareReg[22]:Q, 
  Timer_4/timer_0/compareReg_RNO_0[22]:B, 
  Timer_4/timer_0/compareReg_RNI96T9[22]:A.
NET Timer_4/timer_0/N_192;  Timer_4/timer_0/compareReg_RNO[23]:A, 
  Timer_4/timer_0/compareReg_RNO_0[23]:Y.
NET Timer_4/timer_0/N_193;  Timer_4/timer_0/compareReg_RNO[24]:A, 
  Timer_4/timer_0/compareReg_RNO_0[24]:Y.
NET Timer_4/timer_0/N_194;  Timer_4/timer_0/compareReg_RNO[25]:A, 
  Timer_4/timer_0/compareReg_RNO_0[25]:Y.
NET Timer_4/timer_0/compareReg[25];  
  Timer_4/timer_0/bus_read_data_RNO_3[25]:A, 
  Timer_4/timer_0/compareReg[25]:Q, 
  Timer_4/timer_0/compareReg_RNIFUT9[25]:A, 
  Timer_4/timer_0/compareReg_RNO_0[25]:B.
NET Timer_4/timer_0/N_195;  Timer_4/timer_0/compareReg_RNO[26]:A, 
  Timer_4/timer_0/compareReg_RNO_0[26]:Y.
NET Timer_4/timer_0/compareReg[26];  
  Timer_4/timer_0/bus_read_data_RNO_1[26]:A, 
  Timer_4/timer_0/compareReg[26]:Q, 
  Timer_4/timer_0/compareReg_RNO_0[26]:B, 
  Timer_4/timer_0/compareReg_RNIH6U9[26]:A.
NET Timer_4/timer_0/N_196;  Timer_4/timer_0/compareReg_RNO[27]:A, 
  Timer_4/timer_0/compareReg_RNO_0[27]:Y.
NET Timer_4/timer_0/N_197;  Timer_4/timer_0/compareReg_RNO[28]:A, 
  Timer_4/timer_0/compareReg_RNO_0[28]:Y.
NET Timer_4/timer_0/compareReg[28];  
  Timer_4/timer_0/compareReg_RNILMU9[28]:A, 
  Timer_4/timer_0/compareReg_RNO_0[28]:B, 
  Timer_4/timer_0/bus_read_data_RNO_1[28]:A, 
  Timer_4/timer_0/compareReg[28]:Q.
NET Timer_4/timer_0/N_198;  Timer_4/timer_0/compareReg_RNO[29]:A, 
  Timer_4/timer_0/compareReg_RNO_0[29]:Y.
NET Timer_4/timer_0/N_199;  Timer_4/timer_0/compareReg_RNO[30]:A, 
  Timer_4/timer_0/compareReg_RNO_0[30]:Y.
NET Timer_4/timer_0/compareReg[30];  
  Timer_4/timer_0/compareReg_RNI7MS9[30]:A, 
  Timer_4/timer_0/compareReg[30]:Q, 
  Timer_4/timer_0/bus_read_data_RNO_3[30]:A, 
  Timer_4/timer_0/compareReg_RNO_0[30]:B.
NET Timer_4/timer_0/N_200;  Timer_4/timer_0/compareReg_RNO[31]:A, 
  Timer_4/timer_0/compareReg_RNO_0[31]:Y.
NET Timer_4/timer_0/compareReg[31];  
  Timer_4/timer_0/bus_read_data_RNO_3[31]:A, 
  Timer_4/timer_0/compareReg[31]:Q, 
  Timer_4/timer_0/compareReg_RNO_0[31]:B, 
  Timer_4/timer_0/compareReg_RNI9US9[31]:A.
NET Timer_4/timer_0/controlReg_RNO_2[13];  
  Timer_4/timer_0/controlReg[13]:D, 
  Timer_4/timer_0/controlReg_RNO[13]:Y.
NET Timer_4/timer_0/controlReg_RNO_2[14];  
  Timer_4/timer_0/controlReg[14]:D, 
  Timer_4/timer_0/controlReg_RNO[14]:Y.
NET Timer_4/timer_0/controlReg_RNO_2[15];  
  Timer_4/timer_0/controlReg[15]:D, 
  Timer_4/timer_0/controlReg_RNO[15]:Y.
NET Timer_4/timer_0/controlReg_RNO_2[16];  
  Timer_4/timer_0/controlReg[16]:D, 
  Timer_4/timer_0/controlReg_RNO[16]:Y.
NET Timer_4/timer_0/controlReg_RNO_2[17];  
  Timer_4/timer_0/controlReg[17]:D, 
  Timer_4/timer_0/controlReg_RNO[17]:Y.
NET Timer_4/timer_0/controlReg_RNO_2[18];  
  Timer_4/timer_0/controlReg[18]:D, 
  Timer_4/timer_0/controlReg_RNO[18]:Y.
NET Timer_4/timer_0/controlReg_RNO_2[19];  
  Timer_4/timer_0/controlReg[19]:D, 
  Timer_4/timer_0/controlReg_RNO[19]:Y.
NET Timer_4/timer_0/controlReg_RNO_2[20];  
  Timer_4/timer_0/controlReg[20]:D, 
  Timer_4/timer_0/controlReg_RNO[20]:Y.
NET Timer_4/timer_0/controlReg_RNO_2[21];  
  Timer_4/timer_0/controlReg[21]:D, 
  Timer_4/timer_0/controlReg_RNO[21]:Y.
NET Timer_4/timer_0/controlReg_RNO_2[22];  
  Timer_4/timer_0/controlReg[22]:D, 
  Timer_4/timer_0/controlReg_RNO[22]:Y.
NET Timer_4/timer_0/controlReg_RNO_2[23];  
  Timer_4/timer_0/controlReg[23]:D, 
  Timer_4/timer_0/controlReg_RNO[23]:Y.
NET Timer_4/timer_0/controlReg_RNO_2[24];  
  Timer_4/timer_0/controlReg[24]:D, 
  Timer_4/timer_0/controlReg_RNO[24]:Y.
NET Timer_4/timer_0/controlReg_RNO_2[25];  
  Timer_4/timer_0/controlReg[25]:D, 
  Timer_4/timer_0/controlReg_RNO[25]:Y.
NET Timer_4/timer_0/controlReg_RNO_2[26];  
  Timer_4/timer_0/controlReg[26]:D, 
  Timer_4/timer_0/controlReg_RNO[26]:Y.
NET Timer_4/timer_0/controlReg_RNO_2[27];  
  Timer_4/timer_0/controlReg[27]:D, 
  Timer_4/timer_0/controlReg_RNO[27]:Y.
NET Timer_4/timer_0/controlReg_RNO_2[28];  
  Timer_4/timer_0/controlReg[28]:D, 
  Timer_4/timer_0/controlReg_RNO[28]:Y.
NET Timer_4/timer_0/controlReg_RNO_2[29];  
  Timer_4/timer_0/controlReg[29]:D, 
  Timer_4/timer_0/controlReg_RNO[29]:Y.
NET Timer_4/timer_0/controlReg_RNO_2[30];  
  Timer_4/timer_0/controlReg[30]:D, 
  Timer_4/timer_0/controlReg_RNO[30]:Y.
NET Timer_4/timer_0/controlReg_RNO_2[31];  
  Timer_4/timer_0/controlReg[31]:D, 
  Timer_4/timer_0/controlReg_RNO[31]:Y.
NET Timer_4/timer_0/overflowReg_RNO_2[0];  
  Timer_4/timer_0/overflowReg[0]:D, 
  Timer_4/timer_0/overflowReg_RNO[0]:Y.
NET Timer_4/timer_0/overflowReg_RNO_2[1];  
  Timer_4/timer_0/overflowReg[1]:D, 
  Timer_4/timer_0/overflowReg_RNO[1]:Y.
NET Timer_4/timer_0/overflowReg_RNO_2[2];  
  Timer_4/timer_0/overflowReg[2]:D, 
  Timer_4/timer_0/overflowReg_RNO[2]:Y.
NET Timer_4/timer_0/overflowReg_RNO_2[3];  
  Timer_4/timer_0/overflowReg[3]:D, 
  Timer_4/timer_0/overflowReg_RNO[3]:Y.
NET Timer_4/timer_0/overflowReg_RNO_2[4];  
  Timer_4/timer_0/overflowReg[4]:D, 
  Timer_4/timer_0/overflowReg_RNO[4]:Y.
NET Timer_4/timer_0/N_72;  Timer_4/timer_0/overflowReg[5]:D, 
  Timer_4/timer_0/overflowReg_RNO[5]:Y.
NET Timer_4/timer_0/N_74;  Timer_4/timer_0/overflowReg[6]:D, 
  Timer_4/timer_0/overflowReg_RNO[6]:Y.
NET Timer_4/timer_0/N_76;  Timer_4/timer_0/overflowReg[7]:D, 
  Timer_4/timer_0/overflowReg_RNO[7]:Y.
NET Timer_4/timer_0/N_78;  Timer_4/timer_0/overflowReg[8]:D, 
  Timer_4/timer_0/overflowReg_RNO[8]:Y.
NET Timer_4/timer_0/N_80;  Timer_4/timer_0/overflowReg[9]:D, 
  Timer_4/timer_0/overflowReg_RNO[9]:Y.
NET Timer_4/timer_0/N_82;  Timer_4/timer_0/overflowReg[10]:D, 
  Timer_4/timer_0/overflowReg_RNO[10]:Y.
NET Timer_4/timer_0/N_84;  Timer_4/timer_0/overflowReg[11]:D, 
  Timer_4/timer_0/overflowReg_RNO[11]:Y.
NET Timer_4/timer_0/N_86;  Timer_4/timer_0/overflowReg[12]:D, 
  Timer_4/timer_0/overflowReg_RNO[12]:Y.
NET Timer_4/timer_0/N_88;  Timer_4/timer_0/overflowReg[13]:D, 
  Timer_4/timer_0/overflowReg_RNO[13]:Y.
NET Timer_4/timer_0/N_90;  Timer_4/timer_0/overflowReg[14]:D, 
  Timer_4/timer_0/overflowReg_RNO[14]:Y.
NET Timer_4/timer_0/N_92;  Timer_4/timer_0/overflowReg[15]:D, 
  Timer_4/timer_0/overflowReg_RNO[15]:Y.
NET Timer_4/timer_0/N_94;  Timer_4/timer_0/overflowReg[16]:D, 
  Timer_4/timer_0/overflowReg_RNO[16]:Y.
NET Timer_4/timer_0/N_96;  Timer_4/timer_0/overflowReg[17]:D, 
  Timer_4/timer_0/overflowReg_RNO[17]:Y.
NET Timer_4/timer_0/N_98;  Timer_4/timer_0/overflowReg[18]:D, 
  Timer_4/timer_0/overflowReg_RNO[18]:Y.
NET Timer_4/timer_0/N_100;  Timer_4/timer_0/overflowReg[19]:D, 
  Timer_4/timer_0/overflowReg_RNO[19]:Y.
NET Timer_4/timer_0/N_102;  Timer_4/timer_0/overflowReg[20]:D, 
  Timer_4/timer_0/overflowReg_RNO[20]:Y.
NET Timer_4/timer_0/overflowReg_RNO_2[21];  
  Timer_4/timer_0/overflowReg[21]:D, 
  Timer_4/timer_0/overflowReg_RNO[21]:Y.
NET Timer_4/timer_0/overflowReg_RNO_2[22];  
  Timer_4/timer_0/overflowReg[22]:D, 
  Timer_4/timer_0/overflowReg_RNO[22]:Y.
NET Timer_4/timer_0/overflowReg_RNO_2[23];  
  Timer_4/timer_0/overflowReg[23]:D, 
  Timer_4/timer_0/overflowReg_RNO[23]:Y.
NET Timer_4/timer_0/overflowReg_RNO_2[24];  
  Timer_4/timer_0/overflowReg[24]:D, 
  Timer_4/timer_0/overflowReg_RNO[24]:Y.
NET Timer_4/timer_0/overflowReg_RNO_2[25];  
  Timer_4/timer_0/overflowReg[25]:D, 
  Timer_4/timer_0/overflowReg_RNO[25]:Y.
NET Timer_4/timer_0/overflowReg_RNO_2[26];  
  Timer_4/timer_0/overflowReg[26]:D, 
  Timer_4/timer_0/overflowReg_RNO[26]:Y.
NET Timer_4/timer_0/overflowReg_RNO_2[27];  
  Timer_4/timer_0/overflowReg[27]:D, 
  Timer_4/timer_0/overflowReg_RNO[27]:Y.
NET Timer_4/timer_0/overflowReg_RNO_2[28];  
  Timer_4/timer_0/overflowReg[28]:D, 
  Timer_4/timer_0/overflowReg_RNO[28]:Y.
NET Timer_4/timer_0/overflowReg_RNO_2[29];  
  Timer_4/timer_0/overflowReg[29]:D, 
  Timer_4/timer_0/overflowReg_RNO[29]:Y.
NET Timer_4/timer_0/overflowReg_RNO_2[30];  
  Timer_4/timer_0/overflowReg[30]:D, 
  Timer_4/timer_0/overflowReg_RNO[30]:Y.
NET Timer_4/timer_0/overflowReg_RNO_2[31];  
  Timer_4/timer_0/overflowReg[31]:D, 
  Timer_4/timer_0/overflowReg_RNO[31]:Y.
NET Timer_4/timer_0/interrupt_status_RNO_2[0];  
  Timer_4/timer_0/interrupt_status[0]:D, 
  Timer_4/timer_0/interrupt_status_RNO[0]:Y.
NET Timer_4/timer_0/counterReg[31];  
  Timer_4/timer_0/bus_read_data_RNO_0[31]:A, 
  Timer_4/timer_0/counterReg_RNO_0[31]:C, 
  Timer_4/timer_0/counterReg[31]:Q, 
  Timer_4/timer_0/compareReg_RNI9US9[31]:B, 
  Timer_4/timer_0/overflowReg_RNISO72[31]:B.
NET Timer_4/timer_0/N_522;  Timer_4/timer_0/counterReg[0]:D, 
  Timer_4/timer_0/counterReg_RNO[0]:Y.
NET Timer_4/timer_0/N_59;  Timer_4/timer_0/counterReg[31]:D, 
  Timer_4/timer_0/counterReg_RNO[31]:Y.
NET Timer_4/timer_0/N_135_i;  Timer_4/timer_0/counterReg_RNO[31]:
  A, Timer_4/timer_0/counterReg_RNO_0[31]:Y.
NET Timer_4/timer_0/N_22;  Timer_4/timer_0/counterReg[2]:D, 
  Timer_4/timer_0/counterReg_RNO[2]:Y.
NET Timer_4/timer_0/N_24;  Timer_4/timer_0/counterReg[3]:D, 
  Timer_4/timer_0/counterReg_RNO[3]:Y.
NET Timer_4/timer_0/N_56;  Timer_4/timer_0/counterReg_RNO_0[4]:A, 
  Timer_4/timer_0/counterReg_RNI8O871[4]:C, 
  Timer_4/timer_0/counterReg_RNO[3]:B, 
  Timer_4/timer_0/counterReg_RNIL1IN[2]:Y.
NET Timer_4/timer_0/N_26;  Timer_4/timer_0/counterReg[4]:D, 
  Timer_4/timer_0/counterReg_RNO[4]:Y.
NET Timer_4/timer_0/N_607;  Timer_4/timer_0/counterReg_RNO[4]:A, 
  Timer_4/timer_0/counterReg_RNO_0[4]:Y.
NET Timer_4/timer_0/N_28;  Timer_4/timer_0/counterReg[5]:D, 
  Timer_4/timer_0/counterReg_RNO[5]:Y.
NET Timer_4/timer_0/N_58;  Timer_4/timer_0/counterReg_RNIJ34F1[5]:
  B, Timer_4/timer_0/counterReg_RNO[5]:B, 
  Timer_4/timer_0/counterReg_RNI8O871[4]:Y.
NET Timer_4/timer_0/N_30;  Timer_4/timer_0/counterReg[6]:D, 
  Timer_4/timer_0/counterReg_RNO[6]:Y.
NET Timer_4/timer_0/N_60;  Timer_4/timer_0/counterReg_RNO[6]:B, 
  Timer_4/timer_0/counterReg_RNIJ34F1[5]:Y, 
  Timer_4/timer_0/counterReg_RNIVEVM1[6]:B.
NET Timer_4/timer_0/compareReg[1];  
  Timer_4/timer_0/bus_read_data_RNO_3[1]:A, 
  Timer_4/timer_0/compareReg[1]:Q, 
  Timer_4/timer_0/compareReg_RNI3R58[1]:A, 
  Timer_4/timer_0/compareReg_RNO_0[1]:B.
NET Timer_4/timer_0/timer_interrupt_RNO_2;  
  Timer_4/timer_0/timer_interrupt:D, 
  Timer_4/timer_0/timer_interrupt_RNO:Y.
NET Timer_4/timer_0/fabint_RNO_2;  Timer_4/timer_0/fabint:D, 
  Timer_4/timer_0/fabint_RNO:Y.
NET Timer_4/timer_0/compareReg_RNO_2[0];  
  Timer_4/timer_0/compareReg[0]:D, 
  Timer_4/timer_0/compareReg_RNO[0]:Y.
NET Timer_4/timer_0/compareReg_RNO_2[2];  
  Timer_4/timer_0/compareReg[2]:D, 
  Timer_4/timer_0/compareReg_RNO[2]:Y.
NET Timer_4/timer_0/compareReg_RNO_2[3];  
  Timer_4/timer_0/compareReg[3]:D, 
  Timer_4/timer_0/compareReg_RNO[3]:Y.
NET Timer_4/timer_0/compareReg_RNO_2[4];  
  Timer_4/timer_0/compareReg[4]:D, 
  Timer_4/timer_0/compareReg_RNO[4]:Y.
NET Timer_4/timer_0/compareReg_RNO_2[5];  
  Timer_4/timer_0/compareReg[5]:D, 
  Timer_4/timer_0/compareReg_RNO[5]:Y.
NET Timer_4/timer_0/controlReg_RNO_2[2];  
  Timer_4/timer_0/controlReg[2]:D, 
  Timer_4/timer_0/controlReg_RNO[2]:Y.
NET Timer_4/timer_0/controlReg_RNO_2[3];  
  Timer_4/timer_0/controlReg[3]:D, 
  Timer_4/timer_0/controlReg_RNO[3]:Y.
NET Timer_4/timer_0/controlReg_RNO_2[4];  
  Timer_4/timer_0/controlReg[4]:D, 
  Timer_4/timer_0/controlReg_RNO[4]:Y.
NET Timer_4/timer_0/controlReg_RNO_2[5];  
  Timer_4/timer_0/controlReg[5]:D, 
  Timer_4/timer_0/controlReg_RNO[5]:Y.
NET Timer_4/timer_0/controlReg_RNO_2[6];  
  Timer_4/timer_0/controlReg[6]:D, 
  Timer_4/timer_0/controlReg_RNO[6]:Y.
NET Timer_4/timer_0/controlReg_RNO_2[7];  
  Timer_4/timer_0/controlReg[7]:D, 
  Timer_4/timer_0/controlReg_RNO[7]:Y.
NET Timer_4/timer_0/controlReg_RNO_2[8];  
  Timer_4/timer_0/controlReg[8]:D, 
  Timer_4/timer_0/controlReg_RNO[8]:Y.
NET Timer_4/timer_0/controlReg_RNO_2[9];  
  Timer_4/timer_0/controlReg[9]:D, 
  Timer_4/timer_0/controlReg_RNO[9]:Y.
NET Timer_4/timer_0/controlReg_RNO_2[10];  
  Timer_4/timer_0/controlReg[10]:D, 
  Timer_4/timer_0/controlReg_RNO[10]:Y.
NET Timer_4/timer_0/controlReg_RNO_2[11];  
  Timer_4/timer_0/controlReg[11]:D, 
  Timer_4/timer_0/controlReg_RNO[11]:Y.
NET Timer_4/timer_0/controlReg_RNO_2[12];  
  Timer_4/timer_0/controlReg[12]:D, 
  Timer_4/timer_0/controlReg_RNO[12]:Y.
NET Timer_4/timer_0/compareReg_RNO_2[19];  
  Timer_4/timer_0/compareReg[19]:D, 
  Timer_4/timer_0/compareReg_RNO[19]:Y.
NET Timer_4/timer_0/compareReg_RNO_2[20];  
  Timer_4/timer_0/compareReg[20]:D, 
  Timer_4/timer_0/compareReg_RNO[20]:Y.
NET Timer_4/timer_0/compareReg_RNO_2[21];  
  Timer_4/timer_0/compareReg[21]:D, 
  Timer_4/timer_0/compareReg_RNO[21]:Y.
NET Timer_4/timer_0/compareReg_RNO_2[22];  
  Timer_4/timer_0/compareReg[22]:D, 
  Timer_4/timer_0/compareReg_RNO[22]:Y.
NET Timer_4/timer_0/compareReg_RNO_2[23];  
  Timer_4/timer_0/compareReg[23]:D, 
  Timer_4/timer_0/compareReg_RNO[23]:Y.
NET Timer_4/timer_0/compareReg_RNO_2[24];  
  Timer_4/timer_0/compareReg[24]:D, 
  Timer_4/timer_0/compareReg_RNO[24]:Y.
NET Timer_4/timer_0/compareReg_RNO_2[25];  
  Timer_4/timer_0/compareReg[25]:D, 
  Timer_4/timer_0/compareReg_RNO[25]:Y.
NET Timer_4/timer_0/compareReg_RNO_2[26];  
  Timer_4/timer_0/compareReg[26]:D, 
  Timer_4/timer_0/compareReg_RNO[26]:Y.
NET Timer_4/timer_0/compareReg_RNO_2[27];  
  Timer_4/timer_0/compareReg[27]:D, 
  Timer_4/timer_0/compareReg_RNO[27]:Y.
NET Timer_4/timer_0/compareReg_RNO_2[28];  
  Timer_4/timer_0/compareReg[28]:D, 
  Timer_4/timer_0/compareReg_RNO[28]:Y.
NET Timer_4/timer_0/compareReg_RNO_2[29];  
  Timer_4/timer_0/compareReg[29]:D, 
  Timer_4/timer_0/compareReg_RNO[29]:Y.
NET Timer_4/timer_0/compareReg_RNO_2[30];  
  Timer_4/timer_0/compareReg[30]:D, 
  Timer_4/timer_0/compareReg_RNO[30]:Y.
NET Timer_4/timer_0/compareReg_RNO_2[31];  
  Timer_4/timer_0/compareReg[31]:D, 
  Timer_4/timer_0/compareReg_RNO[31]:Y.
NET Timer_4/timer_0/compareReg_RNO_2[6];  
  Timer_4/timer_0/compareReg[6]:D, 
  Timer_4/timer_0/compareReg_RNO[6]:Y.
NET Timer_4/timer_0/compareReg_RNO_2[7];  
  Timer_4/timer_0/compareReg[7]:D, 
  Timer_4/timer_0/compareReg_RNO[7]:Y.
NET Timer_4/timer_0/compareReg_RNO_2[8];  
  Timer_4/timer_0/compareReg[8]:D, 
  Timer_4/timer_0/compareReg_RNO[8]:Y.
NET Timer_4/timer_0/compareReg_RNO_2[9];  
  Timer_4/timer_0/compareReg[9]:D, 
  Timer_4/timer_0/compareReg_RNO[9]:Y.
NET Timer_4/timer_0/compareReg_RNO_2[10];  
  Timer_4/timer_0/compareReg[10]:D, 
  Timer_4/timer_0/compareReg_RNO[10]:Y.
NET Timer_4/timer_0/compareReg_RNO_2[11];  
  Timer_4/timer_0/compareReg[11]:D, 
  Timer_4/timer_0/compareReg_RNO[11]:Y.
NET Timer_4/timer_0/compareReg_RNO_2[12];  
  Timer_4/timer_0/compareReg[12]:D, 
  Timer_4/timer_0/compareReg_RNO[12]:Y.
NET Timer_4/timer_0/compareReg_RNO_2[13];  
  Timer_4/timer_0/compareReg[13]:D, 
  Timer_4/timer_0/compareReg_RNO[13]:Y.
NET Timer_4/timer_0/compareReg_RNO_2[14];  
  Timer_4/timer_0/compareReg[14]:D, 
  Timer_4/timer_0/compareReg_RNO[14]:Y.
NET Timer_4/timer_0/compareReg_RNO_2[15];  
  Timer_4/timer_0/compareReg[15]:D, 
  Timer_4/timer_0/compareReg_RNO[15]:Y.
NET Timer_4/timer_0/compareReg_RNO_2[16];  
  Timer_4/timer_0/compareReg[16]:D, 
  Timer_4/timer_0/compareReg_RNO[16]:Y.
NET Timer_4/timer_0/compareReg_RNO_2[17];  
  Timer_4/timer_0/compareReg[17]:D, 
  Timer_4/timer_0/compareReg_RNO[17]:Y.
NET Timer_4/timer_0/compareReg_RNO_2[18];  
  Timer_4/timer_0/compareReg[18]:D, 
  Timer_4/timer_0/compareReg_RNO[18]:Y.
NET Timer_4/timer_0/controlReg_RNO_2[1];  
  Timer_4/timer_0/controlReg[1]:D, 
  Timer_4/timer_0/controlReg_RNO[1]:Y.
NET Timer_4/timer_0/N_138;  Timer_4/timer_0/controlReg_RNO[1]:A, 
  Timer_4/timer_0/controlReg_RNO_0[1]:Y.
NET Timer_4/timer_0/compareReg_RNO_2[1];  
  Timer_4/timer_0/compareReg[1]:D, 
  Timer_4/timer_0/compareReg_RNO[1]:Y.
NET Timer_4/timer_0/N_170;  Timer_4/timer_0/compareReg_RNO[1]:A, 
  Timer_4/timer_0/compareReg_RNO_0[1]:Y.
NET Timer_4/timer_0/interrupt_status_RNO_2[1];  
  Timer_4/timer_0/interrupt_status[1]:D, 
  Timer_4/timer_0/interrupt_status_RNO[1]:Y.
NET Timer_4/timer_0/N_69;  
  Timer_4/timer_0/interrupt_status_RNO[1]:A, 
  Timer_4/timer_0/interrupt_status_RNO_0[1]:Y.
NET Timer_4/timer_0/interrupt_status_11[1];  
  Timer_4/timer_0/interrupt_status_RNO_0[1]:A, 
  Timer_4/timer_0/interrupt_status_RNO_1[1]:Y.
NET Timer_4/timer_0/N_416;  
  Timer_4/timer_0/interrupt_status_RNO_1[1]:C, 
  Timer_4/timer_0/interrupt_status_RNO_2[1]:Y.
NET Timer_4/timer_0/controlReg_RNO_2[0];  
  Timer_4/timer_0/controlReg[0]:D, 
  Timer_4/timer_0/controlReg_RNO[0]:Y.
NET Timer_4/timer_0/N_137;  Timer_4/timer_0/controlReg_RNO[0]:A, 
  Timer_4/timer_0/controlReg_RNO_0[0]:Y.
NET Timer_4/timer_0/counterRege;  Timer_4/timer_0/counterReg[7]:E, 
  Timer_4/timer_0/counterReg[29]:E, Timer_4/timer_0/counterReg[4]:
  E, Timer_4/timer_0/counterReg[9]:E, 
  Timer_4/timer_0/counterReg[3]:E, Timer_4/timer_0/counterReg[31]:
  E, Timer_4/timer_0/counterReg[27]:E, 
  Timer_4/timer_0/counterReg[30]:E, Timer_4/timer_0/counterReg[8]:
  E, Timer_4/timer_0/controlReg_RNI3B4M1_0[0]:Y, 
  Timer_4/timer_0/counterReg[5]:E, Timer_4/timer_0/counterReg[24]:
  E, Timer_4/timer_0/counterReg[26]:E, 
  Timer_4/timer_0/counterReg[6]:E, Timer_4/timer_0/counterReg[28]:
  E, Timer_4/timer_0/counterReg[25]:E, 
  Timer_4/timer_0/counterReg[2]:E.
NET Timer_4/timer_0/reset_interrupt_1_sqmuxa;  
  Timer_4/timer_0/reset_interrupt_RNO_0:A, 
  Timer_4/timer_0/reset_interrupt_RNO_1:Y.
NET Timer_4/timer_0/reset_interrupt_RNO_2;  
  Timer_4/timer_0/reset_interrupt:D, 
  Timer_4/timer_0/reset_interrupt_RNO:Y.
NET Timer_4/timer_0/N_71;  Timer_4/timer_0/reset_interrupt_RNO:A, 
  Timer_4/timer_0/reset_interrupt_RNO_0:Y.
NET Timer_4/timer_0/un1_bus_write_en_1;  
  Timer_4/timer_0/reset_interrupt_RNO_0:S, 
  Timer_4/timer_0/reset_interrupt_RNO_2:Y.
NET Timer_3/BUS_READ_EN;  Timer_3/timer_0/un1_fabint8_0:A, 
  Timer_3/timer_0/overflowReset_RNO_0:B, 
  Timer_3/timer_0/reset_interrupt_RNO_2:A, 
  Timer_3/timer_0/un1_fabint8_0_0:A, 
  Timer_3/BUS_READ_EN_0_a5_0_a5:Y, 
  Timer_3/timer_0/reset_interrupt_RNO_1:B.
NET Timer_3/BUS_WRITE_EN;  
  Timer_3/timer_0/overflowReset_0_sqmuxa_0_a2:A, 
  Timer_3/BUS_WRITE_EN_0_a5_0_a5:Y, 
  Timer_3/timer_0/compareReg_1_sqmuxa_i_0:A, 
  Timer_3/timer_0/controlReg_1_sqmuxa_i_0:A, 
  Timer_3/timer_0/overflowReset_RNO_2:A, 
  Timer_3/timer_0/reset_interrupt_RNO_2:C, 
  Timer_3/timer_0/compareReg_1_sqmuxa_i:A, 
  Timer_3/timer_0/overflowReset_0_sqmuxa_0_a2_0:A, 
  Timer_3/timer_0/controlReg_1_sqmuxa_i:A.
NET Timer_3/timer_0/un1_fabint8_0;  
  Timer_3/timer_0/bus_read_data[17]:E, 
  Timer_3/timer_0/bus_read_data[19]:E, 
  Timer_3/timer_0/bus_read_data[15]:E, 
  Timer_3/timer_0/bus_read_data[11]:E, 
  Timer_3/timer_0/bus_read_data[14]:E, 
  Timer_3/timer_0/bus_read_data[21]:E, 
  Timer_3/timer_0/bus_read_data[13]:E, 
  Timer_3/timer_0/bus_read_data[10]:E, 
  Timer_3/timer_0/bus_read_data[1]:E, 
  Timer_3/timer_0/bus_read_data[23]:E, 
  Timer_3/timer_0/bus_read_data[20]:E, 
  Timer_3/timer_0/bus_read_data[18]:E, 
  Timer_3/timer_0/un1_fabint8_0_0:Y, 
  Timer_3/timer_0/bus_read_data[12]:E, 
  Timer_3/timer_0/bus_read_data[22]:E, 
  Timer_3/timer_0/bus_read_data[16]:E, 
  Timer_3/timer_0/bus_read_data[0]:E.
NET Timer_3/timer_0/overflowReset_0_sqmuxa_0;  
  Timer_3/timer_0/overflowReg_RNO_0[16]:S, 
  Timer_3/timer_0/overflowReg_RNO_0[11]:S, 
  Timer_3/timer_0/overflowReg_RNO_0[8]:S, 
  Timer_3/timer_0/overflowReg_RNO_0[19]:S, 
  Timer_3/timer_0/overflowReg_RNO_0[18]:S, 
  Timer_3/timer_0/overflowReg_RNO_0[13]:S, 
  Timer_3/timer_0/overflowReg_RNO_0[4]:S, 
  Timer_3/timer_0/overflowReg_RNO_0[12]:S, 
  Timer_3/timer_0/overflowReg_RNO_0[9]:S, 
  Timer_3/timer_0/overflowReg_RNO_0[5]:S, 
  Timer_3/timer_0/overflowReg_RNO_0[3]:S, 
  Timer_3/timer_0/overflowReg_RNO_0[6]:S, 
  Timer_3/timer_0/overflowReg_RNO_0[7]:S, 
  Timer_3/timer_0/overflowReg_RNO_0[10]:S, 
  Timer_3/timer_0/overflowReg_RNO_0[15]:S, 
  Timer_3/timer_0/overflowReg_RNO_0[2]:S, 
  Timer_3/timer_0/overflowReg_RNO_0[20]:S, 
  Timer_3/timer_0/overflowReset_0_sqmuxa_0_a2_0:Y.
NET Timer_3/timer_0/N_369_0;  Timer_3/timer_0/compareReg_RNO_0[2]:
  S, Timer_3/timer_0/compareReg_RNO_0[4]:S, 
  Timer_3/timer_0/compareReg_1_sqmuxa_i_0:Y, 
  Timer_3/timer_0/compareReg_RNO_0[3]:S, 
  Timer_3/timer_0/compareReg_RNO_0[9]:S, 
  Timer_3/timer_0/compareReg_RNO_0[16]:S, 
  Timer_3/timer_0/compareReg_RNO_0[17]:S, 
  Timer_3/timer_0/compareReg_RNO_0[5]:S, 
  Timer_3/timer_0/compareReg_RNO_0[8]:S, 
  Timer_3/timer_0/compareReg_RNO_0[6]:S, 
  Timer_3/timer_0/compareReg_RNO_0[10]:S, 
  Timer_3/timer_0/compareReg_RNO_0[11]:S, 
  Timer_3/timer_0/compareReg_RNO_0[7]:S, 
  Timer_3/timer_0/compareReg_RNO_0[13]:S, 
  Timer_3/timer_0/compareReg_RNO_0[15]:S, 
  Timer_3/timer_0/compareReg_RNO_0[12]:S, 
  Timer_3/timer_0/compareReg_RNO_0[14]:S.
NET Timer_3/timer_0/N_370_0;  
  Timer_3/timer_0/controlReg_RNO_0[14]:S, 
  Timer_3/timer_0/controlReg_RNO_0[7]:S, 
  Timer_3/timer_0/controlReg_1_sqmuxa_i_0:Y, 
  Timer_3/timer_0/controlReg_RNO_0[1]:S, 
  Timer_3/timer_0/controlReg_RNO_0[2]:S, 
  Timer_3/timer_0/controlReg_RNO_0[16]:S, 
  Timer_3/timer_0/controlReg_RNO_0[3]:S, 
  Timer_3/timer_0/controlReg_RNO_0[15]:S, 
  Timer_3/timer_0/controlReg_RNO_0[12]:S, 
  Timer_3/timer_0/controlReg_RNO_0[9]:S, 
  Timer_3/timer_0/controlReg_RNO_0[5]:S, 
  Timer_3/timer_0/controlReg_RNO_0[11]:S, 
  Timer_3/timer_0/controlReg_RNO_0[6]:S, 
  Timer_3/timer_0/controlReg_RNO_0[8]:S, 
  Timer_3/timer_0/controlReg_RNO_0[13]:S, 
  Timer_3/timer_0/controlReg_RNO_0[4]:S, 
  Timer_3/timer_0/controlReg_RNO_0[10]:S.
NET Timer_3/timer_0/counterRege_0;  
  Timer_3/timer_0/counterReg[10]:E, 
  Timer_3/timer_0/counterReg[16]:E, 
  Timer_3/timer_0/counterReg[17]:E, 
  Timer_3/timer_0/counterReg[12]:E, 
  Timer_3/timer_0/counterReg[23]:E, 
  Timer_3/timer_0/counterReg[14]:E, 
  Timer_3/timer_0/counterReg[21]:E, 
  Timer_3/timer_0/counterReg[15]:E, Timer_3/timer_0/counterReg[0]:
  E, Timer_3/timer_0/counterReg[13]:E, 
  Timer_3/timer_0/counterReg[11]:E, 
  Timer_3/timer_0/counterReg[20]:E, 
  Timer_3/timer_0/controlReg_RNIB4VQ1[0]:Y, 
  Timer_3/timer_0/counterReg[19]:E, Timer_3/timer_0/counterReg[1]:
  E, Timer_3/timer_0/counterReg[22]:E, 
  Timer_3/timer_0/counterReg[18]:E.
NET Timer_3/timer_0/reset_interrupt;  
  Timer_3/timer_0/controlReg_RNIB4VQ1_0[0]:A, 
  Timer_3/timer_0/overflowReset_RNI4E111_0:B, 
  Timer_3/timer_0/interrupt_status_RNO_2[1]:C, 
  Timer_3/timer_0/reset_interrupt:Q, 
  Timer_3/timer_0/overflowReset_RNI4E111:C, 
  Timer_3/timer_0/timer_interrupt_RNO_2:B, 
  Timer_3/timer_0/reset_interrupt_RNO_0:B, 
  Timer_3/timer_0/controlReg_RNIB4VQ1[0]:A, 
  Timer_3/timer_0/overflowReset_RNIDKE91:A.
NET Timer_3/timer_0/controlReg[0];  
  Timer_3/timer_0/overflowReset_RNI4E111_0:A, 
  Timer_3/timer_0/controlReg_RNIB4VQ1_0[0]:B, 
  Timer_3/timer_0/overflowReset_RNI4E111:A, 
  Timer_3/timer_0/timer_interrupt_RNO_2:C, 
  Timer_3/timer_0/controlReg[0]:Q, 
  Timer_3/timer_0/bus_read_data_RNO_4[0]:A, 
  Timer_3/timer_0/controlReg_RNO_0[0]:B, 
  Timer_3/timer_0/controlReg_RNIB4VQ1[0]:B.
NET Timer_3/timer_0/N_409;  
  Timer_3/timer_0/overflowReset_RNIH1USF_0:B, 
  Timer_3/timer_0/controlReg_RNIB4VQ1_0[0]:C, 
  Timer_3/timer_0/overflowReset_RNIH1USF:B, 
  Timer_3/timer_0/controlReg_RNIB4VQ1[0]:C, 
  Timer_3/timer_0/overflowReset_RNIDKE91:Y.
NET Timer_3/timer_0/un1_nreset_i_1_0;  
  Timer_3/timer_0/counterReg_RNO[11]:B, 
  Timer_3/timer_0/counterReg_RNO[7]:C, 
  Timer_3/timer_0/counterReg_RNO[26]:C, 
  Timer_3/timer_0/counterReg_RNO[12]:C, 
  Timer_3/timer_0/counterReg_RNO[20]:C, 
  Timer_3/timer_0/counterReg_RNO[27]:C, 
  Timer_3/timer_0/counterReg_RNO[25]:C, 
  Timer_3/timer_0/counterReg_RNO[1]:C, 
  Timer_3/timer_0/overflowReset_RNIH1USF_0:Y, 
  Timer_3/timer_0/counterReg_RNO[10]:C, 
  Timer_3/timer_0/counterReg_RNO[13]:C, 
  Timer_3/timer_0/counterReg_RNO[24]:C, 
  Timer_3/timer_0/counterReg_RNO[29]:C, 
  Timer_3/timer_0/counterReg_RNO[28]:B, 
  Timer_3/timer_0/counterReg_RNO[8]:C, 
  Timer_3/timer_0/counterReg_RNO[30]:C, 
  Timer_3/timer_0/counterReg_RNO[23]:C.
NET Timer_3/timer_0/counterReg8;  
  Timer_3/timer_0/overflowReset_RNIH1USF_0:A, 
  Timer_3/timer_0/overflowReg_RNI4DFJE[1]:Y, 
  Timer_3/timer_0/interrupt_status_RNO_1[1]:B, 
  Timer_3/timer_0/timer_interrupt_RNO_1:B, 
  Timer_3/timer_0/controlReg_RNIG4FTF[3]:C, 
  Timer_3/timer_0/overflowReset_RNIH1USF:A.
NET Timer_3/timer_0/overflowReg[1];  
  Timer_3/timer_0/overflowReg_RNO_0[1]:A, 
  Timer_3/timer_0/overflowReg_RNIA62K[1]:B, 
  Timer_3/timer_0/overflowReg[1]:Q, 
  Timer_3/timer_0/bus_read_data_10_iv_0_1[1]:B.
NET Timer_3/timer_0/N_423;  
  Timer_3/timer_0/bus_read_data_10_iv_0_1[1]:C, 
  Timer_3/timer_0/bus_read_data_10_iv_0_a6_1[1]:Y.
NET Timer_3/timer_0/controlReg[1];  
  Timer_3/timer_0/controlReg_RNI89U8[3]:B, 
  Timer_3/timer_0/bus_read_data_10_iv_0_a6_1[1]:B, 
  Timer_3/timer_0/controlReg_RNO_0[1]:B, 
  Timer_3/timer_0/controlReg[1]:Q, 
  Timer_3/timer_0/controlReg_RNI79U8[2]:B.
NET Timer_3/timer_0/counterReg_n25_i_o5_m5_0_a2_0;  
  Timer_3/timer_0/counterReg_n25_i_o5_m5_0_a2:B, 
  Timer_3/timer_0/counterReg_n25_i_o5_m5_0_a2_0:Y.
NET Timer_3/timer_0/counterReg_n18_0_o2_m6_0_a2_4;  
  Timer_3/timer_0/counterReg_RNO_0[28]:A, 
  Timer_3/timer_0/counterReg_RNIGF5F3[11]:Y, 
  Timer_3/timer_0/counterReg_RNIQCB88[23]:A, 
  Timer_3/timer_0/counterReg_RNO_0[23]:B, 
  Timer_3/timer_0/counterReg_n25_i_o5_m5_0_a2_0:C, 
  Timer_3/timer_0/counterReg_RNIN2AR5[11]:A, 
  Timer_3/timer_0/counterReg_RNI96J8A[28]:A.
NET Timer_3/timer_0/bus_read_data_10_iv_0_1[1];  
  Timer_3/timer_0/bus_read_data_RNO[1]:C, 
  Timer_3/timer_0/bus_read_data_10_iv_0_1[1]:Y.
NET Timer_3/timer_0/bus_read_data_10_iv_0[24];  
  Timer_3/timer_0/bus_read_data_RNO[24]:A, 
  Timer_3/timer_0/bus_read_data_10_iv_0[24]:Y.
NET Timer_3/timer_0/controlReg_m[24];  
  Timer_3/timer_0/bus_read_data_10_iv_0[24]:C, 
  Timer_3/timer_0/bus_read_data_10_iv_0_RNO_0[24]:Y.
NET Timer_3/timer_0/bus_read_data_10_iv_0_1[23];  
  Timer_3/timer_0/bus_read_data_RNO[23]:C, 
  Timer_3/timer_0/bus_read_data_10_iv_0_1[23]:Y.
NET Timer_3/timer_0/bus_read_data_10_iv_0_0[23];  
  Timer_3/timer_0/bus_read_data_10_iv_0_1[23]:C, 
  Timer_3/timer_0/bus_read_data_10_iv_0_0[23]:Y.
NET Timer_3/timer_0/N_474;  
  Timer_3/timer_0/bus_read_data_10_iv_0_0[23]:C, 
  Timer_3/timer_0/bus_read_data_10_iv_0_0_RNO[23]:Y.
NET Timer_3/timer_0/counterReg_n25_i_o5_m5_0_a2;  
  Timer_3/timer_0/counterReg_RNO_0[27]:A, 
  Timer_3/timer_0/counterReg_RNO[25]:B, 
  Timer_3/timer_0/counterReg_n25_i_o5_m5_0_a2:Y, 
  Timer_3/timer_0/counterReg_RNO[26]:B.
NET Timer_3/timer_0/counterReg_RNI7J4C2[1];  
  Timer_3/timer_0/counterReg_RNIRAJK2[9]:A, 
  Timer_3/timer_0/counterReg_RNO[9]:A, 
  Timer_3/timer_0/counterReg_RNIK9IC6[27]:B, 
  Timer_3/timer_0/counterReg_RNIA4BC4[20]:B, 
  Timer_3/timer_0/counterReg_RNI7J4C2[1]:Y, 
  Timer_3/timer_0/counterReg_n25_i_o5_m5_0_a2:A, 
  Timer_3/timer_0/counterReg_RNO[8]:B, 
  Timer_3/timer_0/counterReg_RNIN2AR5[11]:B, 
  Timer_3/timer_0/counterReg_RNIK88E3[11]:B, 
  Timer_3/timer_0/counterReg_RNIHJOK4[9]:B.
NET Timer_3/timer_0/counterReg_n25_i_o5_m5_0_a2_3_4;  
  Timer_3/timer_0/counterReg_RNIDMD04[27]:A, 
  Timer_3/timer_0/counterReg_n25_i_o5_m5_0_a2_0:A, 
  Timer_3/timer_0/counterReg_RNI2CBJ1[25]:Y.
NET Timer_3/timer_0/counterReg_n25_i_o5_m5_0_a2_3_5;  
  Timer_3/timer_0/counterReg_RNIDMD04[27]:B, 
  Timer_3/timer_0/counterReg_RNI4SBJ1[21]:Y, 
  Timer_3/timer_0/counterReg_n25_i_o5_m5_0_a2_0:B.
NET Timer_3/timer_0/controlReg[24];  
  Timer_3/timer_0/bus_read_data_10_iv_0_RNO_0[24]:B, 
  Timer_3/timer_0/controlReg_RNO_0[24]:B, 
  Timer_3/timer_0/controlReg[24]:Q.
NET Timer_3/timer_0/compareReg[24];  
  Timer_3/timer_0/compareReg_RNINM5J[24]:A, 
  Timer_3/timer_0/compareReg_RNO_0[24]:B, 
  Timer_3/timer_0/bus_read_data_10_iv_0[24]:B, 
  Timer_3/timer_0/compareReg[24]:Q.
NET Timer_3/timer_0/N_109_i_i;  
  Timer_3/timer_0/timer_interrupt_1_sqmuxa_0_a6_0_4:C, 
  Timer_3/timer_0/un1_compareReg_8_0_x2:Y.
NET Timer_3/timer_0/compareReg[8];  
  Timer_3/timer_0/bus_read_data_RNO_3[8]:A, 
  Timer_3/timer_0/un1_compareReg_8_0_x2:A, 
  Timer_3/timer_0/compareReg_RNO_0[8]:B, 
  Timer_3/timer_0/compareReg[8]:Q.
NET Timer_3/timer_0/counterReg[8];  
  Timer_3/timer_0/bus_read_data_RNO_0[8]:A, 
  Timer_3/timer_0/counterReg_RNO_0[8]:C, 
  Timer_3/timer_0/un1_compareReg_8_0_x2:B, 
  Timer_3/timer_0/overflowReg_RNICH1A[8]:B, 
  Timer_3/timer_0/counterReg_RNIM6CP[8]:B, 
  Timer_3/timer_0/counterReg[8]:Q.
NET Timer_3/timer_0/compareReg[23];  
  Timer_3/timer_0/compareReg_RNILE5J[23]:A, 
  Timer_3/timer_0/compareReg[23]:Q, 
  Timer_3/timer_0/bus_read_data_10_iv_0_1[23]:B, 
  Timer_3/timer_0/compareReg_RNO_0[23]:B.
NET Timer_3/timer_0/compareReg[1];  
  Timer_3/timer_0/bus_read_data_RNO_2[1]:A, 
  Timer_3/timer_0/timer_interrupt_1_sqmuxa_0_a6_0_4:A, 
  Timer_3/timer_0/compareReg_RNO_0[1]:B, 
  Timer_3/timer_0/compareReg[1]:Q.
NET Timer_3/timer_0/counterReg[1];  
  Timer_3/timer_0/overflowReg_RNIA62K[1]:A, 
  Timer_3/timer_0/timer_interrupt_1_sqmuxa_0_a6_0_4:B, 
  Timer_3/timer_0/counterReg_RNO[1]:B, 
  Timer_3/timer_0/bus_read_data_RNO_1[1]:A, 
  Timer_3/timer_0/counterReg_RNINETG[1]:A, 
  Timer_3/timer_0/counterReg[1]:Q.
NET Timer_3/timer_0/timer_interrupt_1_sqmuxa_0_a6_0_3;  
  Timer_3/timer_0/timer_interrupt_1_sqmuxa_0_a6_0_4_RNIT97B2:A, 
  Timer_3/timer_0/timer_interrupt_1_sqmuxa_0_a6_0_4:Y.
NET Timer_3/timer_0/counterReg_n22_i_232_b0_0_o2_1;  
  Timer_3/timer_0/counterReg_RNO_0[22]:B, 
  Timer_3/timer_0/counterReg_RNO_1[22]:Y.
NET Timer_3/timer_0/counterReg[18];  
  Timer_3/timer_0/counterReg_RNO_0[20]:A, 
  Timer_3/timer_0/counterReg_RNO_1[22]:A, 
  Timer_3/timer_0/counterReg_RNO_0[19]:A, 
  Timer_3/timer_0/counterReg_RNO[18]:B, 
  Timer_3/timer_0/counterReg_RNO_0[21]:A, 
  Timer_3/timer_0/counterReg_RNI9UMP[19]:A, 
  Timer_3/timer_0/compareReg_RNITM6J[18]:B, 
  Timer_3/timer_0/overflowReg_RNIMDMG[18]:B, 
  Timer_3/timer_0/counterReg_RNI3H602[20]:A, 
  Timer_3/timer_0/counterReg[18]:Q, 
  Timer_3/timer_0/bus_read_data_RNO[18]:A.
NET Timer_3/timer_0/counterReg[19];  
  Timer_3/timer_0/overflowReg_RNIEVC11[19]:A, 
  Timer_3/timer_0/counterReg_RNO_0[20]:C, 
  Timer_3/timer_0/counterReg_RNO_1[22]:B, 
  Timer_3/timer_0/counterReg_RNO_0[19]:C, 
  Timer_3/timer_0/compareReg_RNIVU6J[19]:B, 
  Timer_3/timer_0/bus_read_data_RNO[19]:A, 
  Timer_3/timer_0/counterReg_RNI9UMP[19]:B, 
  Timer_3/timer_0/counterReg_RNO_1[21]:B, 
  Timer_3/timer_0/counterReg_RNI2NG61[22]:C, 
  Timer_3/timer_0/counterReg[19]:Q.
NET Timer_3/timer_0/counterReg_n22_i_232_b0_0_o2_0;  
  Timer_3/timer_0/counterReg_RNO_0[22]:C, 
  Timer_3/timer_0/counterReg_RNO_2[22]:Y.
NET Timer_3/timer_0/counterReg[21];  
  Timer_3/timer_0/bus_read_data_RNO[21]:A, 
  Timer_3/timer_0/counterReg_RNI4SBJ1[21]:B, 
  Timer_3/timer_0/overflowReg_RNICLLG[21]:B, 
  Timer_3/timer_0/counterReg[21]:Q, 
  Timer_3/timer_0/counterReg_RNO_2[22]:A, 
  Timer_3/timer_0/counterReg_RNO[21]:A, 
  Timer_3/timer_0/counterReg_RNI2NG61[22]:A, 
  Timer_3/timer_0/compareReg_RNIHU4J[21]:B.
NET Timer_3/timer_0/counterReg[20];  
  Timer_3/timer_0/counterReg_RNI4SBJ1[21]:A, 
  Timer_3/timer_0/counterReg_RNO[20]:A, 
  Timer_3/timer_0/bus_read_data_RNO_2[20]:A, 
  Timer_3/timer_0/overflowReg_RNIAHLG[20]:B, 
  Timer_3/timer_0/counterReg_RNO_2[22]:B, 
  Timer_3/timer_0/counterReg[20]:Q, 
  Timer_3/timer_0/counterReg_RNO_1[21]:A, 
  Timer_3/timer_0/counterReg_RNI3H602[20]:B, 
  Timer_3/timer_0/compareReg_RNICDB61[20]:A.
NET Timer_3/timer_0/counterReg_n21_i_233_b0_0_o2_0;  
  Timer_3/timer_0/counterReg_RNO_0[21]:C, 
  Timer_3/timer_0/counterReg_RNO_1[21]:Y.
NET Timer_3/timer_0/timer_interrupt_1_sqmuxa_0_a6_0_33;  
  Timer_3/timer_0/timer_interrupt_RNO_1:A, 
  Timer_3/timer_0/interrupt_status_RNO_1[1]:A, 
  Timer_3/timer_0/timer_interrupt_1_sqmuxa_0_a6_0_4_RNIA6UUG:Y.
NET Timer_3/timer_0/timer_interrupt_1_sqmuxa_0_a6_0_30;  
  Timer_3/timer_0/timer_interrupt_1_sqmuxa_0_a6_0_4_RNIA6UUG:A, 
  Timer_3/timer_0/timer_interrupt_1_sqmuxa_0_a6_0_4_RNI2US05:Y.
NET Timer_3/timer_0/timer_interrupt_1_sqmuxa_0_a6_0_29;  
  Timer_3/timer_0/timer_interrupt_1_sqmuxa_0_a6_0_4_RNIA6UUG:B, 
  Timer_3/timer_0/compareReg_RNISPHF4[14]:Y.
NET Timer_3/timer_0/timer_interrupt_1_sqmuxa_0_a6_0_31;  
  Timer_3/timer_0/timer_interrupt_1_sqmuxa_0_a6_0_4_RNIA6UUG:C, 
  Timer_3/timer_0/compareReg_RNICEFE7[0]:Y.
NET Timer_3/timer_0/timer_interrupt_1_sqmuxa_0_a6_0_22;  
  Timer_3/timer_0/compareReg_RNICEFE7[0]:A, 
  Timer_3/timer_0/compareReg_RNIKNU22[0]:Y.
NET Timer_3/timer_0/timer_interrupt_1_sqmuxa_0_a6_0_21;  
  Timer_3/timer_0/compareReg_RNICEFE7[0]:B, 
  Timer_3/timer_0/compareReg_RNIOS3P1[6]:Y.
NET Timer_3/timer_0/timer_interrupt_1_sqmuxa_0_a6_0_27;  
  Timer_3/timer_0/compareReg_RNICEFE7[0]:C, 
  Timer_3/timer_0/compareReg_RNI0QCI3[5]:Y.
NET Timer_3/timer_0/timer_interrupt_1_sqmuxa_0_a6_0_17;  
  Timer_3/timer_0/timer_interrupt_1_sqmuxa_0_a6_0_4_RNI2US05:A, 
  Timer_3/timer_0/controlReg_RNIP6AF1[2]:Y.
NET Timer_3/timer_0/timer_interrupt_1_sqmuxa_0_a6_0_16;  
  Timer_3/timer_0/timer_interrupt_1_sqmuxa_0_a6_0_4_RNI2US05:B, 
  Timer_3/timer_0/compareReg_RNICDB61[20]:Y.
NET Timer_3/timer_0/timer_interrupt_1_sqmuxa_0_a6_0_26;  
  Timer_3/timer_0/timer_interrupt_1_sqmuxa_0_a6_0_4_RNI2US05:C, 
  Timer_3/timer_0/timer_interrupt_1_sqmuxa_0_a6_0_4_RNIT97B2:Y.
NET Timer_3/timer_0/timer_interrupt_1_sqmuxa_0_a6_0_13;  
  Timer_3/timer_0/compareReg_RNISPHF4[14]:A, 
  Timer_3/timer_0/compareReg_RNICLB61[16]:Y.
NET Timer_3/timer_0/timer_interrupt_1_sqmuxa_0_a6_0_12;  
  Timer_3/timer_0/compareReg_RNISPHF4[14]:B, 
  Timer_3/timer_0/compareReg_RNI6LA61[14]:Y.
NET Timer_3/timer_0/timer_interrupt_1_sqmuxa_0_a6_0_24;  
  Timer_3/timer_0/compareReg_RNISPHF4[14]:C, 
  Timer_3/timer_0/compareReg_RNIAFR22[9]:Y.
NET Timer_3/timer_0/timer_interrupt_1_sqmuxa_0_a6_0_7;  
  Timer_3/timer_0/compareReg_RNI0QCI3[5]:A, 
  Timer_3/timer_0/compareReg_RNI87PI[5]:Y.
NET Timer_3/timer_0/timer_interrupt_1_sqmuxa_0_a6_0_6;  
  Timer_3/timer_0/compareReg_RNI0QCI3[5]:B, 
  Timer_3/timer_0/compareReg_RNICQIS[26]:Y.
NET Timer_3/timer_0/timer_interrupt_1_sqmuxa_0_a6_0_19;  
  Timer_3/timer_0/compareReg_RNI0QCI3[5]:C, 
  Timer_3/timer_0/compareReg_RNICO032[2]:Y.
NET Timer_3/timer_0/timer_interrupt_1_sqmuxa_0_a6_0_2;  
  Timer_3/timer_0/timer_interrupt_1_sqmuxa_0_a6_0_4_RNIT97B2:B, 
  Timer_3/timer_0/compareReg_RNIALA61[30]:Y.
NET Timer_3/timer_0/N_432;  
  Timer_3/timer_0/controlReg_RNIG4FTF[3]:A, 
  Timer_3/timer_0/overflowReset_RNI4E111_0:Y, 
  Timer_3/timer_0/timer_interrupt_1_sqmuxa_0_a6_0_4_RNIT97B2:C, 
  Timer_3/timer_0/interrupt_status_RNO_1[0]:B.
NET Timer_3/timer_0/timer_interrupt_1_sqmuxa_0_a6_0_15;  
  Timer_3/timer_0/compareReg_RNIAFR22[9]:A, 
  Timer_3/timer_0/compareReg_RNIAAHS[9]:Y.
NET Timer_3/timer_0/N_115_i;  
  Timer_3/timer_0/compareReg_RNIAFR22[9]:B, 
  Timer_3/timer_0/compareReg_RNIFU4J[11]:Y.
NET Timer_3/timer_0/N_117_i;  
  Timer_3/timer_0/compareReg_RNIAFR22[9]:C, 
  Timer_3/timer_0/compareReg_RNIH65J[12]:Y.
NET Timer_3/timer_0/timer_interrupt_1_sqmuxa_0_a6_0_11;  
  Timer_3/timer_0/compareReg_RNIKNU22[0]:A, 
  Timer_3/timer_0/compareReg_RNI2IIS[0]:Y.
NET Timer_3/timer_0/N_127_i;  
  Timer_3/timer_0/compareReg_RNIKNU22[0]:B, 
  Timer_3/timer_0/compareReg_RNIRE6J[17]:Y.
NET Timer_3/timer_0/N_84_i;  
  Timer_3/timer_0/compareReg_RNIKNU22[0]:C, 
  Timer_3/timer_0/compareReg_RNINM5J[24]:Y.
NET Timer_3/timer_0/timer_interrupt_1_sqmuxa_0_a6_0_9;  
  Timer_3/timer_0/compareReg_RNIOS3P1[6]:A, 
  Timer_3/timer_0/compareReg_RNIAQHS[6]:Y.
NET Timer_3/timer_0/N_82_i;  
  Timer_3/timer_0/compareReg_RNIOS3P1[6]:B, 
  Timer_3/timer_0/compareReg_RNILE5J[23]:Y.
NET Timer_3/timer_0/N_604;  
  Timer_3/timer_0/compareReg_RNIOS3P1[6]:C, 
  Timer_3/timer_0/compareReg_RNIPJC9[7]:Y.
NET Timer_3/timer_0/timer_interrupt_1_sqmuxa_0_a6_0_5;  
  Timer_3/timer_0/compareReg_RNICO032[2]:A, 
  Timer_3/timer_0/compareReg_RNIS5D61[28]:Y.
NET Timer_3/timer_0/N_94_i;  
  Timer_3/timer_0/compareReg_RNICO032[2]:B, 
  Timer_3/timer_0/compareReg_RNI1V6J[29]:Y.
NET Timer_3/timer_0/N_70_i;  
  Timer_3/timer_0/compareReg_RNICO032[2]:C, 
  Timer_3/timer_0/compareReg_RNIFJC9[2]:Y.
NET Timer_3/timer_0/timer_interrupt_1_sqmuxa_0_a6_0_0;  
  Timer_3/timer_0/controlReg_RNIP6AF1[2]:A, 
  Timer_3/timer_0/controlReg_RNI79U8[2]:Y.
NET Timer_3/timer_0/N_133_i;  
  Timer_3/timer_0/controlReg_RNIP6AF1[2]:B, 
  Timer_3/timer_0/compareReg_RNIJU4J[31]:Y.
NET Timer_3/timer_0/N_74_i;  
  Timer_3/timer_0/controlReg_RNIP6AF1[2]:C, 
  Timer_3/timer_0/compareReg_RNIVU6J[19]:Y.
NET Timer_3/timer_0/compareReg[20];  
  Timer_3/timer_0/bus_read_data_RNO_3[20]:A, 
  Timer_3/timer_0/compareReg[20]:Q, 
  Timer_3/timer_0/compareReg_RNO_0[20]:B, 
  Timer_3/timer_0/compareReg_RNICDB61[20]:B.
NET Timer_3/timer_0/N_129_i;  
  Timer_3/timer_0/compareReg_RNICDB61[20]:C, 
  Timer_3/timer_0/compareReg_RNITM6J[18]:Y.
NET Timer_3/timer_0/counterReg[9];  
  Timer_3/timer_0/bus_read_data_RNO[9]:A, 
  Timer_3/timer_0/counterReg_RNO[9]:B, 
  Timer_3/timer_0/overflowReg_RNIEL1A[9]:B, 
  Timer_3/timer_0/counterReg[9]:Q, 
  Timer_3/timer_0/counterReg_RNIRAJK2[9]:B, 
  Timer_3/timer_0/compareReg_RNIAAHS[9]:A, 
  Timer_3/timer_0/counterReg_RNIG49L[9]:A, 
  Timer_3/timer_0/counterReg_RNIH89L[11]:B, 
  Timer_3/timer_0/counterReg_RNIDL321[11]:C.
NET Timer_3/timer_0/compareReg[9];  
  Timer_3/timer_0/bus_read_data_RNO_1[9]:A, 
  Timer_3/timer_0/compareReg[9]:Q, 
  Timer_3/timer_0/compareReg_RNIAAHS[9]:B, 
  Timer_3/timer_0/compareReg_RNO_0[9]:B.
NET Timer_3/timer_0/N_113_i;  
  Timer_3/timer_0/compareReg_RNIAAHS[9]:C, 
  Timer_3/timer_0/compareReg_RNIDM4J[10]:Y.
NET Timer_3/timer_0/counterReg[16];  
  Timer_3/timer_0/counterReg_RNO_0[17]:A, 
  Timer_3/timer_0/counterReg[16]:Q, 
  Timer_3/timer_0/bus_read_data_RNO[16]:A, 
  Timer_3/timer_0/compareReg_RNICLB61[16]:A, 
  Timer_3/timer_0/overflowReg_RNII5MG[16]:B, 
  Timer_3/timer_0/counterReg_RNIVFBJ1[14]:A, 
  Timer_3/timer_0/counterReg_RNO[16]:B.
NET Timer_3/timer_0/compareReg[16];  
  Timer_3/timer_0/bus_read_data_RNO_1[16]:A, 
  Timer_3/timer_0/compareReg_RNO_0[16]:B, 
  Timer_3/timer_0/compareReg_RNICLB61[16]:B, 
  Timer_3/timer_0/compareReg[16]:Q.
NET Timer_3/timer_0/N_119_i;  
  Timer_3/timer_0/compareReg_RNICLB61[16]:C, 
  Timer_3/timer_0/compareReg_RNIJE5J[13]:Y.
NET Timer_3/timer_0/counterReg[14];  
  Timer_3/timer_0/compareReg_RNI6LA61[14]:A, 
  Timer_3/timer_0/counterReg_RNIVLLP[14]:A, 
  Timer_3/timer_0/overflowReg_RNIETLG[14]:B, 
  Timer_3/timer_0/counterReg[14]:Q, 
  Timer_3/timer_0/counterReg_RNO[14]:B, 
  Timer_3/timer_0/bus_read_data_RNO[14]:A, 
  Timer_3/timer_0/counterReg_RNIVFBJ1[14]:B.
NET Timer_3/timer_0/compareReg[14];  
  Timer_3/timer_0/bus_read_data_RNO_1[14]:A, 
  Timer_3/timer_0/compareReg_RNI6LA61[14]:B, 
  Timer_3/timer_0/compareReg[14]:Q, 
  Timer_3/timer_0/compareReg_RNO_0[14]:B.
NET Timer_3/timer_0/N_78_i;  
  Timer_3/timer_0/compareReg_RNI6LA61[14]:C, 
  Timer_3/timer_0/compareReg_RNIHU4J[21]:Y.
NET Timer_3/timer_0/counterReg[0];  
  Timer_3/timer_0/counterReg_RNO[0]:A, 
  Timer_3/timer_0/counterReg_RNO[1]:A, 
  Timer_3/timer_0/counterReg[0]:Q, 
  Timer_3/timer_0/counterReg_RNINETG[1]:B, 
  Timer_3/timer_0/bus_read_data_RNO_0[0]:A, 
  Timer_3/timer_0/compareReg_RNI2IIS[0]:A, 
  Timer_3/timer_0/overflowReg_RNISG0A[0]:B.
NET Timer_3/timer_0/compareReg[0];  
  Timer_3/timer_0/bus_read_data_RNO_1[0]:A, 
  Timer_3/timer_0/compareReg[0]:Q, 
  Timer_3/timer_0/compareReg_RNO_0[0]:B, 
  Timer_3/timer_0/compareReg_RNI2IIS[0]:B.
NET Timer_3/timer_0/N_123_i;  
  Timer_3/timer_0/compareReg_RNI2IIS[0]:C, 
  Timer_3/timer_0/compareReg_RNINU5J[15]:Y.
NET Timer_3/timer_0/counterReg[6];  
  Timer_3/timer_0/bus_read_data_RNO[6]:A, 
  Timer_3/timer_0/counterReg[6]:Q, 
  Timer_3/timer_0/overflowReg_RNI891A[6]:B, 
  Timer_3/timer_0/counterReg_RNO[6]:A, 
  Timer_3/timer_0/counterReg_RNIM6CP[8]:C, 
  Timer_3/timer_0/counterReg_RNI247R1[6]:A, 
  Timer_3/timer_0/compareReg_RNIAQHS[6]:A.
NET Timer_3/timer_0/compareReg[6];  
  Timer_3/timer_0/bus_read_data_RNO_3[6]:A, 
  Timer_3/timer_0/compareReg_RNO_0[6]:B, 
  Timer_3/timer_0/compareReg_RNIAQHS[6]:B, 
  Timer_3/timer_0/compareReg[6]:Q.
NET Timer_3/timer_0/N_80_i;  
  Timer_3/timer_0/compareReg_RNIAQHS[6]:C, 
  Timer_3/timer_0/compareReg_RNIJ65J[22]:Y.
NET Timer_3/timer_0/counterReg[5];  
  Timer_3/timer_0/bus_read_data_RNO[5]:A, 
  Timer_3/timer_0/counterReg_RNO[5]:A, 
  Timer_3/timer_0/compareReg_RNI87PI[5]:A, 
  Timer_3/timer_0/overflowReg_RNI651A[5]:B, 
  Timer_3/timer_0/counterReg_RNIVETG[4]:B, 
  Timer_3/timer_0/counterReg_RNIHCOI1[5]:A, 
  Timer_3/timer_0/counterReg[5]:Q.
NET Timer_3/timer_0/compareReg[5];  
  Timer_3/timer_0/bus_read_data_RNO_1[5]:A, 
  Timer_3/timer_0/compareReg_RNO_0[5]:B, 
  Timer_3/timer_0/compareReg[5]:Q, 
  Timer_3/timer_0/compareReg_RNI87PI[5]:B.
NET Timer_3/timer_0/N_598;  Timer_3/timer_0/compareReg_RNI87PI[5]:
  C, Timer_3/timer_0/compareReg_RNIJJC9[4]:Y.
NET Timer_3/timer_0/counterReg[26];  
  Timer_3/timer_0/counterReg_RNO[26]:A, 
  Timer_3/timer_0/counterReg_RNI7EMP[27]:A, 
  Timer_3/timer_0/overflowReg_RNIO6NQ[26]:A, 
  Timer_3/timer_0/bus_read_data_RNO[26]:A, 
  Timer_3/timer_0/counterReg_RNO_0[27]:B, 
  Timer_3/timer_0/counterReg[26]:Q, 
  Timer_3/timer_0/compareReg_RNICQIS[26]:A.
NET Timer_3/timer_0/compareReg[26];  
  Timer_3/timer_0/bus_read_data_RNO_1[26]:A, 
  Timer_3/timer_0/compareReg[26]:Q, 
  Timer_3/timer_0/compareReg_RNO_0[26]:B, 
  Timer_3/timer_0/compareReg_RNICQIS[26]:B.
NET Timer_3/timer_0/N_72_i;  
  Timer_3/timer_0/compareReg_RNICQIS[26]:C, 
  Timer_3/timer_0/compareReg_RNIHJC9[3]:Y.
NET Timer_3/timer_0/counterReg[28];  
  Timer_3/timer_0/bus_read_data_RNO[28]:A, 
  Timer_3/timer_0/counterReg_RNO_0[28]:C, 
  Timer_3/timer_0/overflowReg_RNIQHMG[28]:B, 
  Timer_3/timer_0/counterReg[28]:Q, 
  Timer_3/timer_0/compareReg_RNIS5D61[28]:A, 
  Timer_3/timer_0/counterReg_RNI96J8A[28]:C.
NET Timer_3/timer_0/compareReg[28];  
  Timer_3/timer_0/bus_read_data_RNO_1[28]:A, 
  Timer_3/timer_0/compareReg_RNO_0[28]:B, 
  Timer_3/timer_0/compareReg_RNIS5D61[28]:B, 
  Timer_3/timer_0/compareReg[28]:Q.
NET Timer_3/timer_0/N_90_i;  
  Timer_3/timer_0/compareReg_RNIS5D61[28]:C, 
  Timer_3/timer_0/compareReg_RNITE6J[27]:Y.
NET Timer_3/timer_0/counterReg[30];  
  Timer_3/timer_0/bus_read_data_RNO_0[30]:A, 
  Timer_3/timer_0/overflowReg_RNIELLG[30]:B, 
  Timer_3/timer_0/counterReg_RNID492B[30]:B, 
  Timer_3/timer_0/counterReg_RNO_0[30]:C, 
  Timer_3/timer_0/counterReg[30]:Q, 
  Timer_3/timer_0/compareReg_RNIALA61[30]:A.
NET Timer_3/timer_0/compareReg[30];  
  Timer_3/timer_0/bus_read_data_RNO_3[30]:A, 
  Timer_3/timer_0/compareReg[30]:Q, 
  Timer_3/timer_0/compareReg_RNO_0[30]:B, 
  Timer_3/timer_0/compareReg_RNIALA61[30]:B.
NET Timer_3/timer_0/N_86_i;  
  Timer_3/timer_0/compareReg_RNIALA61[30]:C, 
  Timer_3/timer_0/compareReg_RNIPU5J[25]:Y.
NET Timer_3/timer_0/controlReg[2];  
  Timer_3/timer_0/bus_read_data_RNO_2[2]:A, 
  Timer_3/timer_0/controlReg[2]:Q, 
  Timer_3/timer_0/controlReg_RNO_0[2]:B, 
  Timer_3/timer_0/controlReg_RNI79U8[2]:A.
NET Timer_3/timer_0/timer_interrupt_1_sqmuxa_0_a6_0;  
  Timer_3/timer_0/controlReg_RNIG4FTF[3]:B, 
  Timer_3/timer_0/controlReg_RNI89U8[3]:Y.
NET Timer_3/timer_0/controlReg[3];  
  Timer_3/timer_0/controlReg_RNI89U8[3]:A, 
  Timer_3/timer_0/controlReg[3]:Q, 
  Timer_3/timer_0/controlReg_RNO_0[3]:B, 
  Timer_3/timer_0/bus_read_data_RNO_3[3]:A.
NET Timer_3/timer_0/counterReg_n28_0_o5_N_2_i_a0_2;  
  Timer_3/timer_0/counterReg_RNO_0[28]:B, 
  Timer_3/timer_0/counterReg_RNIK9IC6[27]:Y, 
  Timer_3/timer_0/counterReg_RNI96J8A[28]:B.
NET Timer_3/timer_0/counterReg_n28_0_o5_N_2_i_a0_1;  
  Timer_3/timer_0/counterReg_RNIK9IC6[27]:A, 
  Timer_3/timer_0/counterReg_RNIDMD04[27]:Y.
NET Timer_3/timer_0/counterReg_n28_0_o5_N_2_i_a0_0;  
  Timer_3/timer_0/counterReg_RNIDMD04[27]:C, 
  Timer_3/timer_0/counterReg_RNI7EMP[27]:Y.
NET Timer_3/timer_0/counterReg[27];  
  Timer_3/timer_0/bus_read_data_RNO[27]:A, 
  Timer_3/timer_0/counterReg_RNO[27]:B, 
  Timer_3/timer_0/counterReg_RNI7EMP[27]:B, 
  Timer_3/timer_0/compareReg_RNITE6J[27]:B, 
  Timer_3/timer_0/overflowReg_RNIODMG[27]:B, 
  Timer_3/timer_0/counterReg[27]:Q.
NET Timer_3/timer_0/counterReg_n15_0_o2_m3_0_a2_4;  
  Timer_3/timer_0/counterReg_RNIHJOK4[9]:A, 
  Timer_3/timer_0/counterReg_RNIA0K82[9]:Y.
NET Timer_3/timer_0/counterReg_n15_0_o2_m3_0_a2_1;  
  Timer_3/timer_0/counterReg_RNIA0K82[9]:A, 
  Timer_3/timer_0/counterReg_RNIR5LP[11]:Y.
NET Timer_3/timer_0/counterReg_n15_0_o2_m3_0_a2_0;  
  Timer_3/timer_0/counterReg_RNIA0K82[9]:B, 
  Timer_3/timer_0/counterReg_RNIVLLP[14]:Y.
NET Timer_3/timer_0/counterReg_n15_0_o2_m3_0_a2_2;  
  Timer_3/timer_0/counterReg_RNIA0K82[9]:C, 
  Timer_3/timer_0/counterReg_RNIG49L[9]:Y.
NET Timer_3/timer_0/counterReg[10];  
  Timer_3/timer_0/bus_read_data_RNO_2[10]:A, 
  Timer_3/timer_0/counterReg[10]:Q, 
  Timer_3/timer_0/overflowReg_RNI6DLG[10]:B, 
  Timer_3/timer_0/counterReg_RNI0NG61[17]:C, 
  Timer_3/timer_0/compareReg_RNIDM4J[10]:B, 
  Timer_3/timer_0/counterReg_RNO[10]:B, 
  Timer_3/timer_0/counterReg_RNIG49L[9]:B, 
  Timer_3/timer_0/counterReg_RNIDL321[11]:A, 
  Timer_3/timer_0/counterReg_RNO_0[11]:B.
NET Timer_3/timer_0/counterReg[11];  
  Timer_3/timer_0/bus_read_data_RNO[11]:A, 
  Timer_3/timer_0/overflowReg_RNI8HLG[11]:B, 
  Timer_3/timer_0/compareReg_RNIFU4J[11]:B, 
  Timer_3/timer_0/counterReg[11]:Q, 
  Timer_3/timer_0/counterReg_RNIH89L[11]:A, 
  Timer_3/timer_0/counterReg_RNIDL321[11]:B, 
  Timer_3/timer_0/counterReg_RNO_0[11]:C, 
  Timer_3/timer_0/counterReg_RNIR5LP[11]:A.
NET Timer_3/timer_0/counterReg[12];  
  Timer_3/timer_0/overflowReg_RNII6B11[12]:A, 
  Timer_3/timer_0/compareReg_RNIH65J[12]:B, 
  Timer_3/timer_0/counterReg_RNO[12]:B, 
  Timer_3/timer_0/counterReg[12]:Q, 
  Timer_3/timer_0/bus_read_data_RNO[12]:A, 
  Timer_3/timer_0/counterReg_RNIIT2R3[12]:B, 
  Timer_3/timer_0/counterReg_RNIR5LP[11]:B, 
  Timer_3/timer_0/counterReg_RNITDLP[12]:A.
NET Timer_3/timer_0/counterReg[13];  
  Timer_3/timer_0/counterReg_RNO_0[14]:A, 
  Timer_3/timer_0/bus_read_data_RNO[13]:A, 
  Timer_3/timer_0/overflowReg_RNII6B11[13]:A, 
  Timer_3/timer_0/counterReg_RNIVLLP[14]:B, 
  Timer_3/timer_0/compareReg_RNIJE5J[13]:B, 
  Timer_3/timer_0/counterReg[13]:Q, 
  Timer_3/timer_0/counterReg_RNO[13]:B, 
  Timer_3/timer_0/counterReg_RNITDLP[12]:B.
NET Timer_3/timer_0/counterReg_n22_i_o5_m2_0_a2_m1_0_a2_4;  
  Timer_3/timer_0/counterReg_RNO_0[23]:A, 
  Timer_3/timer_0/counterReg_RNIA4BC4[20]:Y, 
  Timer_3/timer_0/counterReg_RNIQCB88[23]:B.
NET Timer_3/timer_0/counterReg_n22_i_o5_m2_0_a2_m1_0_a2_3;  
  Timer_3/timer_0/counterReg_RNIA4BC4[20]:A, 
  Timer_3/timer_0/counterReg_RNI3H602[20]:Y.
NET Timer_3/timer_0/counterReg_n22_i_o5_m2_0_a2_m1_0_a2_2;  
  Timer_3/timer_0/counterReg_RNI3H602[20]:C, 
  Timer_3/timer_0/counterReg_RNI2NG61[22]:Y.
NET Timer_3/timer_0/counterReg[22];  
  Timer_3/timer_0/counterReg_RNO[22]:A, 
  Timer_3/timer_0/compareReg_RNIJ65J[22]:B, 
  Timer_3/timer_0/overflowReg_RNIEPLG[22]:B, 
  Timer_3/timer_0/counterReg_RNIVDLP[22]:B, 
  Timer_3/timer_0/bus_read_data_RNO[22]:A, 
  Timer_3/timer_0/counterReg_RNI2NG61[22]:B, 
  Timer_3/timer_0/counterReg[22]:Q.
NET Timer_3/timer_0/counterReg7_NE_29;  
  Timer_3/timer_0/overflowReg_RNI4DFJE[1]:A, 
  Timer_3/timer_0/overflowReg_RNIGJMT7[12]:Y.
NET Timer_3/timer_0/counterReg7_NE_21;  
  Timer_3/timer_0/overflowReg_RNIGJMT7[12]:A, 
  Timer_3/timer_0/overflowReg_RNISPN22[15]:Y.
NET Timer_3/timer_0/counterReg7_NE_20;  
  Timer_3/timer_0/overflowReg_RNIGJMT7[12]:B, 
  Timer_3/timer_0/overflowReg_RNIA64S1[26]:Y.
NET Timer_3/timer_0/counterReg7_NE_27;  
  Timer_3/timer_0/overflowReg_RNIGJMT7[12]:C, 
  Timer_3/timer_0/overflowReg_RNIAJQU3[12]:Y.
NET Timer_3/timer_0/counterReg7_NE_28;  
  Timer_3/timer_0/overflowReg_RNI4DFJE[1]:B, 
  Timer_3/timer_0/overflowReg_RNIKPOL6[1]:Y.
NET Timer_3/timer_0/counterReg7_NE_19;  
  Timer_3/timer_0/overflowReg_RNIKPOL6[1]:A, 
  Timer_3/timer_0/overflowReg_RNIKLEL1[4]:Y.
NET Timer_3/timer_0/counterReg7_NE_18;  
  Timer_3/timer_0/overflowReg_RNIKPOL6[1]:B, 
  Timer_3/timer_0/overflowReg_RNIKLEL1[7]:Y.
NET Timer_3/timer_0/counterReg7_NE_24;  
  Timer_3/timer_0/overflowReg_RNIKPOL6[1]:C, 
  Timer_3/timer_0/overflowReg_RNICERA3[1]:Y.
NET Timer_3/timer_0/counterReg7_NE_13;  
  Timer_3/timer_0/overflowReg_RNIAJQU3[12]:A, 
  Timer_3/timer_0/overflowReg_RNII6B11[13]:Y.
NET Timer_3/timer_0/counterReg7_NE_12;  
  Timer_3/timer_0/overflowReg_RNIAJQU3[12]:B, 
  Timer_3/timer_0/overflowReg_RNII6B11[12]:Y.
NET Timer_3/timer_0/counterReg7_NE_23;  
  Timer_3/timer_0/overflowReg_RNIAJQU3[12]:C, 
  Timer_3/timer_0/overflowReg_RNI664S1[9]:Y.
NET Timer_3/timer_0/counterReg7_NE_1;  
  Timer_3/timer_0/overflowReg_RNICERA3[1]:A, 
  Timer_3/timer_0/overflowReg_RNIA62K[1]:Y.
NET Timer_3/timer_0/counterReg7_NE_0;  
  Timer_3/timer_0/overflowReg_RNICERA3[1]:B, 
  Timer_3/timer_0/overflowReg_RNI4VB11[31]:Y.
NET Timer_3/timer_0/counterReg7_NE_17;  
  Timer_3/timer_0/overflowReg_RNICERA3[1]:C, 
  Timer_3/timer_0/overflowReg_RNIU8DL1[0]:Y.
NET Timer_3/timer_0/N_77_i;  
  Timer_3/timer_0/overflowReg_RNI664S1[9]:A, 
  Timer_3/timer_0/overflowReg_RNIAHLG[20]:Y.
NET Timer_3/timer_0/N_112_i;  
  Timer_3/timer_0/overflowReg_RNI664S1[9]:B, 
  Timer_3/timer_0/overflowReg_RNIEL1A[9]:Y.
NET Timer_3/timer_0/counterReg7_NE_15;  
  Timer_3/timer_0/overflowReg_RNI664S1[9]:C, 
  Timer_3/timer_0/overflowReg_RNIEVC11[19]:Y.
NET Timer_3/timer_0/N_79_i;  
  Timer_3/timer_0/overflowReg_RNISPN22[15]:A, 
  Timer_3/timer_0/overflowReg_RNICLLG[21]:Y.
NET Timer_3/timer_0/N_126_i;  
  Timer_3/timer_0/overflowReg_RNISPN22[15]:B, 
  Timer_3/timer_0/overflowReg_RNII5MG[16]:Y.
NET Timer_3/timer_0/counterReg7_NE_11;  
  Timer_3/timer_0/overflowReg_RNISPN22[15]:C, 
  Timer_3/timer_0/overflowReg_RNIUUB11[15]:Y.
NET Timer_3/timer_0/N_91_i;  
  Timer_3/timer_0/overflowReg_RNIA64S1[26]:A, 
  Timer_3/timer_0/overflowReg_RNIODMG[27]:Y.
NET Timer_3/timer_0/N_93_i;  
  Timer_3/timer_0/overflowReg_RNIA64S1[26]:B, 
  Timer_3/timer_0/overflowReg_RNIQHMG[28]:Y.
NET Timer_3/timer_0/counterReg7_NE_9;  
  Timer_3/timer_0/overflowReg_RNIA64S1[26]:C, 
  Timer_3/timer_0/overflowReg_RNIO6NQ[26]:Y.
NET Timer_3/timer_0/N_601;  
  Timer_3/timer_0/overflowReg_RNIKLEL1[4]:A, 
  Timer_3/timer_0/overflowReg_RNI651A[5]:Y.
NET Timer_3/timer_0/N_81_i;  
  Timer_3/timer_0/overflowReg_RNIKLEL1[4]:B, 
  Timer_3/timer_0/overflowReg_RNIEPLG[22]:Y.
NET Timer_3/timer_0/counterReg7_NE_7;  
  Timer_3/timer_0/overflowReg_RNIKLEL1[4]:C, 
  Timer_3/timer_0/overflowReg_RNI0NNQ[4]:Y.
NET Timer_3/timer_0/N_605;  
  Timer_3/timer_0/overflowReg_RNIKLEL1[7]:A, 
  Timer_3/timer_0/overflowReg_RNIAD1A[7]:Y.
NET Timer_3/timer_0/N_85_i;  
  Timer_3/timer_0/overflowReg_RNIKLEL1[7]:B, 
  Timer_3/timer_0/overflowReg_RNII1MG[24]:Y.
NET Timer_3/timer_0/counterReg7_NE_5;  
  Timer_3/timer_0/overflowReg_RNIKLEL1[7]:C, 
  Timer_3/timer_0/overflowReg_RNIO6NQ[23]:Y.
NET Timer_3/timer_0/N_67_i;  
  Timer_3/timer_0/overflowReg_RNIU8DL1[0]:A, 
  Timer_3/timer_0/overflowReg_RNISG0A[0]:Y.
NET Timer_3/timer_0/N_128_i;  
  Timer_3/timer_0/overflowReg_RNIU8DL1[0]:B, 
  Timer_3/timer_0/overflowReg_RNIK9MG[17]:Y.
NET Timer_3/timer_0/counterReg7_NE_2;  
  Timer_3/timer_0/overflowReg_RNIU8DL1[0]:C, 
  Timer_3/timer_0/overflowReg_RNIEEMQ[2]:Y.
NET Timer_3/timer_0/overflowReg[19];  
  Timer_3/timer_0/bus_read_data_RNO_3[19]:A, 
  Timer_3/timer_0/overflowReg_RNO_0[19]:A, 
  Timer_3/timer_0/overflowReg_RNIEVC11[19]:B, 
  Timer_3/timer_0/overflowReg[19]:Q.
NET Timer_3/timer_0/N_130_i;  
  Timer_3/timer_0/overflowReg_RNIEVC11[19]:C, 
  Timer_3/timer_0/overflowReg_RNIMDMG[18]:Y.
NET Timer_3/timer_0/overflowReg[13];  
  Timer_3/timer_0/overflowReg_RNO_0[13]:A, 
  Timer_3/timer_0/overflowReg_RNII6B11[13]:B, 
  Timer_3/timer_0/overflowReg[13]:Q, 
  Timer_3/timer_0/bus_read_data_RNO_3[13]:A.
NET Timer_3/timer_0/N_114_i;  
  Timer_3/timer_0/overflowReg_RNII6B11[13]:C, 
  Timer_3/timer_0/overflowReg_RNI6DLG[10]:Y.
NET Timer_3/timer_0/overflowReg[12];  
  Timer_3/timer_0/overflowReg_RNO_0[12]:A, 
  Timer_3/timer_0/overflowReg_RNII6B11[12]:B, 
  Timer_3/timer_0/overflowReg[12]:Q, 
  Timer_3/timer_0/bus_read_data_RNO_3[12]:A.
NET Timer_3/timer_0/N_116_i;  
  Timer_3/timer_0/overflowReg_RNII6B11[12]:C, 
  Timer_3/timer_0/overflowReg_RNI8HLG[11]:Y.
NET Timer_3/timer_0/counterReg[15];  
  Timer_3/timer_0/overflowReg_RNIUUB11[15]:A, 
  Timer_3/timer_0/counterReg_RNO[15]:B, 
  Timer_3/timer_0/counterReg_RNI0NG61[17]:A, 
  Timer_3/timer_0/compareReg_RNINU5J[15]:B, 
  Timer_3/timer_0/counterReg_RNIIKJ15[15]:B, 
  Timer_3/timer_0/counterReg[15]:Q, 
  Timer_3/timer_0/bus_read_data_RNO[15]:A.
NET Timer_3/timer_0/overflowReg[15];  
  Timer_3/timer_0/overflowReg_RNO_0[15]:A, 
  Timer_3/timer_0/overflowReg[15]:Q, 
  Timer_3/timer_0/overflowReg_RNIUUB11[15]:B, 
  Timer_3/timer_0/bus_read_data_RNO_3[15]:A.
NET Timer_3/timer_0/N_122_i;  
  Timer_3/timer_0/overflowReg_RNIUUB11[15]:C, 
  Timer_3/timer_0/overflowReg_RNIETLG[14]:Y.
NET Timer_3/timer_0/overflowReg[26];  
  Timer_3/timer_0/overflowReg_RNO_0[26]:A, 
  Timer_3/timer_0/overflowReg[26]:Q, 
  Timer_3/timer_0/overflowReg_RNIO6NQ[26]:B, 
  Timer_3/timer_0/bus_read_data_RNO_3[26]:A.
NET Timer_3/timer_0/N_73_i;  
  Timer_3/timer_0/overflowReg_RNIO6NQ[26]:C, 
  Timer_3/timer_0/overflowReg_RNI2T0A[3]:Y.
NET Timer_3/timer_0/counterReg[4];  
  Timer_3/timer_0/bus_read_data_RNO_2[4]:A, 
  Timer_3/timer_0/counterReg_RNIVETG[4]:A, 
  Timer_3/timer_0/counterReg[4]:Q, 
  Timer_3/timer_0/counterReg_RNO[4]:A, 
  Timer_3/timer_0/overflowReg_RNI0NNQ[4]:A, 
  Timer_3/timer_0/counterReg_RNI1L9A1[4]:A, 
  Timer_3/timer_0/compareReg_RNIJJC9[4]:B.
NET Timer_3/timer_0/overflowReg[4];  
  Timer_3/timer_0/bus_read_data_RNO_1[4]:A, 
  Timer_3/timer_0/overflowReg_RNO_0[4]:A, 
  Timer_3/timer_0/overflowReg[4]:Q, 
  Timer_3/timer_0/overflowReg_RNI0NNQ[4]:B.
NET Timer_3/timer_0/N_95_i;  
  Timer_3/timer_0/overflowReg_RNI0NNQ[4]:C, 
  Timer_3/timer_0/overflowReg_RNISLMG[29]:Y.
NET Timer_3/timer_0/counterReg[23];  
  Timer_3/timer_0/counterReg_RNIVDLP[22]:A, 
  Timer_3/timer_0/counterReg[23]:Q, 
  Timer_3/timer_0/counterReg_RNIQCB88[23]:C, 
  Timer_3/timer_0/overflowReg_RNIO6NQ[23]:A, 
  Timer_3/timer_0/counterReg_RNO_0[23]:C, 
  Timer_3/timer_0/bus_read_data_RNO[23]:A, 
  Timer_3/timer_0/compareReg_RNILE5J[23]:B.
NET Timer_3/timer_0/overflowReg[23];  
  Timer_3/timer_0/bus_read_data_10_iv_0_0_RNO[23]:A, 
  Timer_3/timer_0/overflowReg_RNO_0[23]:A, 
  Timer_3/timer_0/overflowReg_RNIO6NQ[23]:B, 
  Timer_3/timer_0/overflowReg[23]:Q.
NET Timer_3/timer_0/N_603;  
  Timer_3/timer_0/overflowReg_RNIO6NQ[23]:C, 
  Timer_3/timer_0/overflowReg_RNI891A[6]:Y.
NET Timer_3/timer_0/counterReg[2];  
  Timer_3/timer_0/bus_read_data_RNO[2]:A, 
  Timer_3/timer_0/compareReg_RNIFJC9[2]:B, 
  Timer_3/timer_0/counterReg[2]:Q, 
  Timer_3/timer_0/overflowReg_RNIEEMQ[2]:A, 
  Timer_3/timer_0/counterReg_RNO[2]:A, 
  Timer_3/timer_0/counterReg_RNIRETG[2]:A, 
  Timer_3/timer_0/counterReg_RNI46CP[2]:A.
NET Timer_3/timer_0/overflowReg[2];  
  Timer_3/timer_0/overflowReg_RNO_0[2]:A, 
  Timer_3/timer_0/overflowReg[2]:Q, 
  Timer_3/timer_0/overflowReg_RNIEEMQ[2]:B, 
  Timer_3/timer_0/bus_read_data_RNO_3[2]:A.
NET Timer_3/timer_0/N_132_i;  
  Timer_3/timer_0/overflowReg_RNIEEMQ[2]:C, 
  Timer_3/timer_0/overflowReg_RNIELLG[30]:Y.
NET Timer_3/timer_0/N_110_i;  
  Timer_3/timer_0/overflowReg_RNIA62K[1]:C, 
  Timer_3/timer_0/overflowReg_RNICH1A[8]:Y.
NET Timer_3/timer_0/counterReg[31];  
  Timer_3/timer_0/overflowReg_RNI4VB11[31]:A, 
  Timer_3/timer_0/bus_read_data_RNO_0[31]:A, 
  Timer_3/timer_0/counterReg_RNO[31]:A, 
  Timer_3/timer_0/counterReg[31]:Q, 
  Timer_3/timer_0/compareReg_RNIJU4J[31]:B.
NET Timer_3/timer_0/overflowReg[31];  
  Timer_3/timer_0/bus_read_data_RNO_1[31]:A, 
  Timer_3/timer_0/overflowReg[31]:Q, 
  Timer_3/timer_0/overflowReg_RNI4VB11[31]:B, 
  Timer_3/timer_0/overflowReg_RNO_0[31]:A.
NET Timer_3/timer_0/N_87_i;  
  Timer_3/timer_0/overflowReg_RNI4VB11[31]:C, 
  Timer_3/timer_0/overflowReg_RNIK5MG[25]:Y.
NET Timer_3/timer_0/counterReg_n12_0_o2_m1_0_a2_1;  
  Timer_3/timer_0/counterReg_RNIK88E3[11]:A, 
  Timer_3/timer_0/counterReg_RNIDL321[11]:Y.
NET Timer_3/timer_0/counterReg_n8_i_o2_0_m4_0_a2_5;  
  Timer_3/timer_0/counterReg_RNI7J4C2[1]:A, 
  Timer_3/timer_0/counterReg_RNIG47R1[2]:Y.
NET Timer_3/timer_0/counterReg_n8_i_o2_0_m4_0_a2_2;  
  Timer_3/timer_0/counterReg_RNIG47R1[2]:A, 
  Timer_3/timer_0/counterReg_RNIVETG[4]:Y.
NET Timer_3/timer_0/counterReg_n8_i_o2_0_m4_0_a2_1;  
  Timer_3/timer_0/counterReg_RNIG47R1[2]:B, 
  Timer_3/timer_0/counterReg_RNIRETG[2]:Y.
NET Timer_3/timer_0/counterReg_n8_i_o2_0_m4_0_a2_3;  
  Timer_3/timer_0/counterReg_RNIG47R1[2]:C, 
  Timer_3/timer_0/counterReg_RNIM6CP[8]:Y.
NET Timer_3/timer_0/counterReg[7];  
  Timer_3/timer_0/counterReg_RNO_0[8]:A, 
  Timer_3/timer_0/counterReg_RNO[7]:A, 
  Timer_3/timer_0/bus_read_data_RNO[7]:A, 
  Timer_3/timer_0/overflowReg_RNIAD1A[7]:B, 
  Timer_3/timer_0/counterReg[7]:Q, 
  Timer_3/timer_0/counterReg_RNIM6CP[8]:A, 
  Timer_3/timer_0/compareReg_RNIPJC9[7]:B.
NET Timer_3/timer_0/counterReg[3];  
  Timer_3/timer_0/counterReg_RNO[3]:A, 
  Timer_3/timer_0/compareReg_RNIHJC9[3]:B, 
  Timer_3/timer_0/overflowReg_RNI2T0A[3]:B, 
  Timer_3/timer_0/counterReg[3]:Q, 
  Timer_3/timer_0/bus_read_data_RNO[3]:A, 
  Timer_3/timer_0/counterReg_RNIRETG[2]:B, 
  Timer_3/timer_0/counterReg_RNIITQ11[3]:A.
NET Timer_3/timer_0/counterReg_n18_0_o2_m6_0_a2_4_5;  
  Timer_3/timer_0/counterReg_RNIGF5F3[11]:C, 
  Timer_3/timer_0/counterReg_RNIVFBJ1[14]:Y.
NET Timer_3/timer_0/counterReg_n18_0_o2_m6_0_a2_4_2;  
  Timer_3/timer_0/counterReg_RNIVFBJ1[14]:C, 
  Timer_3/timer_0/counterReg_RNITDLP[12]:Y.
NET Timer_3/timer_0/counterReg_n18_0_o2_m6_0_a2_4_4;  
  Timer_3/timer_0/counterReg_RNIGF5F3[11]:A, 
  Timer_3/timer_0/counterReg_RNI0NG61[17]:Y.
NET Timer_3/timer_0/counterReg[17];  
  Timer_3/timer_0/bus_read_data_RNO[17]:A, 
  Timer_3/timer_0/counterReg[17]:Q, 
  Timer_3/timer_0/counterReg_RNI0NG61[17]:B, 
  Timer_3/timer_0/compareReg_RNIRE6J[17]:B, 
  Timer_3/timer_0/counterReg_RNO[17]:B, 
  Timer_3/timer_0/overflowReg_RNIK9MG[17]:B.
NET Timer_3/timer_0/counterReg_n18_0_o2_m6_0_a2_4_3;  
  Timer_3/timer_0/counterReg_RNIGF5F3[11]:B, 
  Timer_3/timer_0/counterReg_RNIH89L[11]:Y.
NET Timer_3/timer_0/bus_read_data_10_iv_0_1[0];  
  Timer_3/timer_0/bus_read_data_RNO[0]:C, 
  Timer_3/timer_0/bus_read_data_RNO_2[0]:Y.
NET Timer_3/timer_0/overflowReg[0];  
  Timer_3/timer_0/bus_read_data_RNO_2[0]:A, 
  Timer_3/timer_0/overflowReg_RNO_0[0]:A, 
  Timer_3/timer_0/overflowReg_RNISG0A[0]:A, 
  Timer_3/timer_0/overflowReg[0]:Q.
NET Timer_3/timer_0/N_428;  
  Timer_3/timer_0/bus_read_data_RNO_2[0]:C, 
  Timer_3/timer_0/bus_read_data_RNO_4[0]:Y.
NET Timer_3/timer_0/bus_read_data_10_iv_0_0[0];  
  Timer_3/timer_0/bus_read_data_RNO[0]:B, 
  Timer_3/timer_0/bus_read_data_RNO_1[0]:Y.
NET Timer_3/timer_0/N_429;  
  Timer_3/timer_0/bus_read_data_RNO_1[0]:C, 
  Timer_3/timer_0/bus_read_data_RNO_3[0]:Y.
NET Timer_3/timer_0/bus_read_data_10_iv_0_0[1];  
  Timer_3/timer_0/bus_read_data_RNO[1]:A, 
  Timer_3/timer_0/bus_read_data_RNO_0[1]:Y.
NET Timer_3/timer_0/interrupt_status[1];  
  Timer_3/timer_0/interrupt_status_RNO_2[1]:A, 
  Timer_3/timer_0/interrupt_status[1]:Q, 
  Timer_3/timer_0/bus_read_data_RNO_0[1]:A, 
  Timer_3/timer_0/interrupt_status_RNO_0[1]:B.
NET Timer_3/timer_0/N_421;  
  Timer_3/timer_0/bus_read_data_RNO_0[1]:C, 
  Timer_3/timer_0/bus_read_data_RNO_2[1]:Y.
NET Timer_3/timer_0/bus_read_data_10_iv_1[18];  
  Timer_3/timer_0/bus_read_data_RNO[18]:C, 
  Timer_3/timer_0/bus_read_data_RNO_0[18]:Y.
NET Timer_3/timer_0/compareReg_m[18];  
  Timer_3/timer_0/bus_read_data_RNO_0[18]:A, 
  Timer_3/timer_0/bus_read_data_RNO_1[18]:Y.
NET Timer_3/timer_0/controlReg_m[18];  
  Timer_3/timer_0/bus_read_data_RNO_0[18]:B, 
  Timer_3/timer_0/bus_read_data_RNO_2[18]:Y.
NET Timer_3/timer_0/overflowReg_m[18];  
  Timer_3/timer_0/bus_read_data_RNO_0[18]:C, 
  Timer_3/timer_0/bus_read_data_RNO_3[18]:Y.
NET Timer_3/timer_0/bus_read_data_10_iv_1[19];  
  Timer_3/timer_0/bus_read_data_RNO[19]:C, 
  Timer_3/timer_0/bus_read_data_RNO_0[19]:Y.
NET Timer_3/timer_0/compareReg_m[19];  
  Timer_3/timer_0/bus_read_data_RNO_0[19]:A, 
  Timer_3/timer_0/bus_read_data_RNO_1[19]:Y.
NET Timer_3/timer_0/controlReg_m[19];  
  Timer_3/timer_0/bus_read_data_RNO_0[19]:B, 
  Timer_3/timer_0/bus_read_data_RNO_2[19]:Y.
NET Timer_3/timer_0/overflowReg_m[19];  
  Timer_3/timer_0/bus_read_data_RNO_0[19]:C, 
  Timer_3/timer_0/bus_read_data_RNO_3[19]:Y.
NET Timer_3/timer_0/bus_read_data_10_iv_0[10];  
  Timer_3/timer_0/bus_read_data_RNO[10]:A, 
  Timer_3/timer_0/bus_read_data_RNO_0[10]:Y.
NET Timer_3/timer_0/controlReg[10];  
  Timer_3/timer_0/bus_read_data_RNO_0[10]:A, 
  Timer_3/timer_0/controlReg[10]:Q, 
  Timer_3/timer_0/controlReg_RNO_0[10]:B.
NET Timer_3/timer_0/compareReg_m[10];  
  Timer_3/timer_0/bus_read_data_RNO_0[10]:C, 
  Timer_3/timer_0/bus_read_data_RNO_3[10]:Y.
NET Timer_3/timer_0/bus_read_data_10_iv_0[20];  
  Timer_3/timer_0/bus_read_data_RNO[20]:A, 
  Timer_3/timer_0/bus_read_data_RNO_0[20]:Y.
NET Timer_3/timer_0/controlReg[20];  
  Timer_3/timer_0/bus_read_data_RNO_0[20]:A, 
  Timer_3/timer_0/controlReg[20]:Q, 
  Timer_3/timer_0/controlReg_RNO_0[20]:B.
NET Timer_3/timer_0/compareReg_m[20];  
  Timer_3/timer_0/bus_read_data_RNO_0[20]:C, 
  Timer_3/timer_0/bus_read_data_RNO_3[20]:Y.
NET Timer_3/timer_0/bus_read_data_10_iv_1[9];  
  Timer_3/timer_0/bus_read_data_RNO[9]:C, 
  Timer_3/timer_0/bus_read_data_RNO_0[9]:Y.
NET Timer_3/timer_0/compareReg_m[9];  
  Timer_3/timer_0/bus_read_data_RNO_0[9]:A, 
  Timer_3/timer_0/bus_read_data_RNO_1[9]:Y.
NET Timer_3/timer_0/controlReg_m[9];  
  Timer_3/timer_0/bus_read_data_RNO_0[9]:B, 
  Timer_3/timer_0/bus_read_data_RNO_2[9]:Y.
NET Timer_3/timer_0/overflowReg_m[9];  
  Timer_3/timer_0/bus_read_data_RNO_0[9]:C, 
  Timer_3/timer_0/bus_read_data_RNO_3[9]:Y.
NET Timer_3/timer_0/bus_read_data_10_iv_1[11];  
  Timer_3/timer_0/bus_read_data_RNO[11]:C, 
  Timer_3/timer_0/bus_read_data_RNO_0[11]:Y.
NET Timer_3/timer_0/compareReg_m[11];  
  Timer_3/timer_0/bus_read_data_RNO_0[11]:A, 
  Timer_3/timer_0/bus_read_data_RNO_1[11]:Y.
NET Timer_3/timer_0/controlReg_m[11];  
  Timer_3/timer_0/bus_read_data_RNO_0[11]:B, 
  Timer_3/timer_0/bus_read_data_RNO_2[11]:Y.
NET Timer_3/timer_0/overflowReg_m[11];  
  Timer_3/timer_0/bus_read_data_RNO_0[11]:C, 
  Timer_3/timer_0/bus_read_data_RNO_3[11]:Y.
NET Timer_3/timer_0/bus_read_data_10_iv_1[12];  
  Timer_3/timer_0/bus_read_data_RNO[12]:C, 
  Timer_3/timer_0/bus_read_data_RNO_0[12]:Y.
NET Timer_3/timer_0/compareReg_m[12];  
  Timer_3/timer_0/bus_read_data_RNO_0[12]:A, 
  Timer_3/timer_0/bus_read_data_RNO_1[12]:Y.
NET Timer_3/timer_0/controlReg_m[12];  
  Timer_3/timer_0/bus_read_data_RNO_0[12]:B, 
  Timer_3/timer_0/bus_read_data_RNO_2[12]:Y.
NET Timer_3/timer_0/overflowReg_m[12];  
  Timer_3/timer_0/bus_read_data_RNO_0[12]:C, 
  Timer_3/timer_0/bus_read_data_RNO_3[12]:Y.
NET Timer_3/timer_0/bus_read_data_10_iv_1[13];  
  Timer_3/timer_0/bus_read_data_RNO[13]:C, 
  Timer_3/timer_0/bus_read_data_RNO_0[13]:Y.
NET Timer_3/timer_0/compareReg_m[13];  
  Timer_3/timer_0/bus_read_data_RNO_0[13]:A, 
  Timer_3/timer_0/bus_read_data_RNO_1[13]:Y.
NET Timer_3/timer_0/controlReg_m[13];  
  Timer_3/timer_0/bus_read_data_RNO_0[13]:B, 
  Timer_3/timer_0/bus_read_data_RNO_2[13]:Y.
NET Timer_3/timer_0/overflowReg_m[13];  
  Timer_3/timer_0/bus_read_data_RNO_0[13]:C, 
  Timer_3/timer_0/bus_read_data_RNO_3[13]:Y.
NET Timer_3/timer_0/bus_read_data_10_iv_1[14];  
  Timer_3/timer_0/bus_read_data_RNO[14]:C, 
  Timer_3/timer_0/bus_read_data_RNO_0[14]:Y.
NET Timer_3/timer_0/compareReg_m[14];  
  Timer_3/timer_0/bus_read_data_RNO_0[14]:A, 
  Timer_3/timer_0/bus_read_data_RNO_1[14]:Y.
NET Timer_3/timer_0/controlReg_m[14];  
  Timer_3/timer_0/bus_read_data_RNO_0[14]:B, 
  Timer_3/timer_0/bus_read_data_RNO_2[14]:Y.
NET Timer_3/timer_0/overflowReg_m[14];  
  Timer_3/timer_0/bus_read_data_RNO_0[14]:C, 
  Timer_3/timer_0/bus_read_data_RNO_3[14]:Y.
NET Timer_3/timer_0/bus_read_data_10_iv_1[15];  
  Timer_3/timer_0/bus_read_data_RNO[15]:C, 
  Timer_3/timer_0/bus_read_data_RNO_0[15]:Y.
NET Timer_3/timer_0/compareReg_m[15];  
  Timer_3/timer_0/bus_read_data_RNO_0[15]:A, 
  Timer_3/timer_0/bus_read_data_RNO_1[15]:Y.
NET Timer_3/timer_0/controlReg_m[15];  
  Timer_3/timer_0/bus_read_data_RNO_0[15]:B, 
  Timer_3/timer_0/bus_read_data_RNO_2[15]:Y.
NET Timer_3/timer_0/overflowReg_m[15];  
  Timer_3/timer_0/bus_read_data_RNO_0[15]:C, 
  Timer_3/timer_0/bus_read_data_RNO_3[15]:Y.
NET Timer_3/timer_0/bus_read_data_10_iv_1[16];  
  Timer_3/timer_0/bus_read_data_RNO[16]:C, 
  Timer_3/timer_0/bus_read_data_RNO_0[16]:Y.
NET Timer_3/timer_0/compareReg_m[16];  
  Timer_3/timer_0/bus_read_data_RNO_0[16]:A, 
  Timer_3/timer_0/bus_read_data_RNO_1[16]:Y.
NET Timer_3/timer_0/controlReg_m[16];  
  Timer_3/timer_0/bus_read_data_RNO_0[16]:B, 
  Timer_3/timer_0/bus_read_data_RNO_2[16]:Y.
NET Timer_3/timer_0/overflowReg_m[16];  
  Timer_3/timer_0/bus_read_data_RNO_0[16]:C, 
  Timer_3/timer_0/bus_read_data_RNO_3[16]:Y.
NET Timer_3/timer_0/bus_read_data_10_iv_1[21];  
  Timer_3/timer_0/bus_read_data_RNO[21]:C, 
  Timer_3/timer_0/bus_read_data_RNO_0[21]:Y.
NET Timer_3/timer_0/compareReg_m[21];  
  Timer_3/timer_0/bus_read_data_RNO_0[21]:A, 
  Timer_3/timer_0/bus_read_data_RNO_1[21]:Y.
NET Timer_3/timer_0/controlReg_m[21];  
  Timer_3/timer_0/bus_read_data_RNO_0[21]:B, 
  Timer_3/timer_0/bus_read_data_RNO_2[21]:Y.
NET Timer_3/timer_0/overflowReg_m[21];  
  Timer_3/timer_0/bus_read_data_RNO_0[21]:C, 
  Timer_3/timer_0/bus_read_data_RNO_3[21]:Y.
NET Timer_3/timer_0/counterReg_n25_i_o5_m5_0_a2_3_3;  
  Timer_3/timer_0/counterReg_RNI4SBJ1[21]:C, 
  Timer_3/timer_0/counterReg_RNI9UMP[19]:Y.
NET Timer_3/timer_0/counterReg[24];  
  Timer_3/timer_0/bus_read_data_RNO_1[24]:A, 
  Timer_3/timer_0/counterReg[24]:Q, 
  Timer_3/timer_0/compareReg_RNINM5J[24]:B, 
  Timer_3/timer_0/counterReg_RNO_0[25]:A, 
  Timer_3/timer_0/counterReg_RNO[24]:A, 
  Timer_3/timer_0/overflowReg_RNII1MG[24]:B, 
  Timer_3/timer_0/counterReg_RNI2CBJ1[25]:A.
NET Timer_3/timer_0/counterReg[25];  
  Timer_3/timer_0/bus_read_data_RNO_0[25]:A, 
  Timer_3/timer_0/counterReg[25]:Q, 
  Timer_3/timer_0/overflowReg_RNIK5MG[25]:B, 
  Timer_3/timer_0/counterReg_RNO_0[25]:C, 
  Timer_3/timer_0/compareReg_RNIPU5J[25]:B, 
  Timer_3/timer_0/counterReg_RNI2CBJ1[25]:B.
NET Timer_3/timer_0/counterReg_n25_i_o5_m5_0_a2_3_1;  
  Timer_3/timer_0/counterReg_RNI2CBJ1[25]:C, 
  Timer_3/timer_0/counterReg_RNIVDLP[22]:Y.
NET Timer_3/timer_0/bus_read_data_10_iv_1[27];  
  Timer_3/timer_0/bus_read_data_RNO[27]:C, 
  Timer_3/timer_0/bus_read_data_RNO_0[27]:Y.
NET Timer_3/timer_0/compareReg_m[27];  
  Timer_3/timer_0/bus_read_data_RNO_0[27]:A, 
  Timer_3/timer_0/bus_read_data_RNO_1[27]:Y.
NET Timer_3/timer_0/controlReg_m[27];  
  Timer_3/timer_0/bus_read_data_RNO_0[27]:B, 
  Timer_3/timer_0/bus_read_data_RNO_2[27]:Y.
NET Timer_3/timer_0/overflowReg_m[27];  
  Timer_3/timer_0/bus_read_data_RNO_0[27]:C, 
  Timer_3/timer_0/bus_read_data_RNO_3[27]:Y.
NET Timer_3/timer_0/bus_read_data_10_iv_1[26];  
  Timer_3/timer_0/bus_read_data_RNO[26]:C, 
  Timer_3/timer_0/bus_read_data_RNO_0[26]:Y.
NET Timer_3/timer_0/compareReg_m[26];  
  Timer_3/timer_0/bus_read_data_RNO_0[26]:A, 
  Timer_3/timer_0/bus_read_data_RNO_1[26]:Y.
NET Timer_3/timer_0/controlReg_m[26];  
  Timer_3/timer_0/bus_read_data_RNO_0[26]:B, 
  Timer_3/timer_0/bus_read_data_RNO_2[26]:Y.
NET Timer_3/timer_0/overflowReg_m[26];  
  Timer_3/timer_0/bus_read_data_RNO_0[26]:C, 
  Timer_3/timer_0/bus_read_data_RNO_3[26]:Y.
NET Timer_3/timer_0/bus_read_data_10_iv_0_0[4];  
  Timer_3/timer_0/bus_read_data_RNO[4]:A, 
  Timer_3/timer_0/bus_read_data_RNO_0[4]:Y.
NET Timer_3/timer_0/controlReg[4];  
  Timer_3/timer_0/bus_read_data_RNO_0[4]:A, 
  Timer_3/timer_0/controlReg_RNO_0[4]:B, 
  Timer_3/timer_0/controlReg[4]:Q.
NET Timer_3/timer_0/N_587;  
  Timer_3/timer_0/bus_read_data_RNO_0[4]:C, 
  Timer_3/timer_0/bus_read_data_RNO_3[4]:Y.
NET Timer_3/timer_0/bus_read_data_10_iv_1[28];  
  Timer_3/timer_0/bus_read_data_RNO[28]:C, 
  Timer_3/timer_0/bus_read_data_RNO_0[28]:Y.
NET Timer_3/timer_0/compareReg_m[28];  
  Timer_3/timer_0/bus_read_data_RNO_0[28]:A, 
  Timer_3/timer_0/bus_read_data_RNO_1[28]:Y.
NET Timer_3/timer_0/controlReg_m[28];  
  Timer_3/timer_0/bus_read_data_RNO_0[28]:B, 
  Timer_3/timer_0/bus_read_data_RNO_2[28]:Y.
NET Timer_3/timer_0/overflowReg_m[28];  
  Timer_3/timer_0/bus_read_data_RNO_0[28]:C, 
  Timer_3/timer_0/bus_read_data_RNO_3[28]:Y.
NET Timer_3/timer_0/bus_read_data_10_iv_1[22];  
  Timer_3/timer_0/bus_read_data_RNO[22]:C, 
  Timer_3/timer_0/bus_read_data_RNO_0[22]:Y.
NET Timer_3/timer_0/compareReg_m[22];  
  Timer_3/timer_0/bus_read_data_RNO_0[22]:A, 
  Timer_3/timer_0/bus_read_data_RNO_1[22]:Y.
NET Timer_3/timer_0/controlReg_m[22];  
  Timer_3/timer_0/bus_read_data_RNO_0[22]:B, 
  Timer_3/timer_0/bus_read_data_RNO_2[22]:Y.
NET Timer_3/timer_0/overflowReg_m[22];  
  Timer_3/timer_0/bus_read_data_RNO_0[22]:C, 
  Timer_3/timer_0/bus_read_data_RNO_3[22]:Y.
NET Timer_3/timer_0/bus_read_data_10_iv_1[17];  
  Timer_3/timer_0/bus_read_data_RNO[17]:C, 
  Timer_3/timer_0/bus_read_data_RNO_0[17]:Y.
NET Timer_3/timer_0/compareReg_m[17];  
  Timer_3/timer_0/bus_read_data_RNO_0[17]:A, 
  Timer_3/timer_0/bus_read_data_RNO_1[17]:Y.
NET Timer_3/timer_0/controlReg_m[17];  
  Timer_3/timer_0/bus_read_data_RNO_0[17]:B, 
  Timer_3/timer_0/bus_read_data_RNO_2[17]:Y.
NET Timer_3/timer_0/overflowReg_m[17];  
  Timer_3/timer_0/bus_read_data_RNO_0[17]:C, 
  Timer_3/timer_0/bus_read_data_RNO_3[17]:Y.
NET Timer_3/timer_0/bus_read_data_10_iv_0_1[2];  
  Timer_3/timer_0/bus_read_data_RNO[2]:C, 
  Timer_3/timer_0/bus_read_data_RNO_0[2]:Y.
NET Timer_3/timer_0/N_595;  
  Timer_3/timer_0/bus_read_data_RNO_0[2]:A, 
  Timer_3/timer_0/bus_read_data_RNO_1[2]:Y.
NET Timer_3/timer_0/N_596;  
  Timer_3/timer_0/bus_read_data_RNO_0[2]:B, 
  Timer_3/timer_0/bus_read_data_RNO_2[2]:Y.
NET Timer_3/timer_0/N_593;  
  Timer_3/timer_0/bus_read_data_RNO_0[2]:C, 
  Timer_3/timer_0/bus_read_data_RNO_3[2]:Y.
NET Timer_3/timer_0/bus_read_data_10_iv_0_1[5];  
  Timer_3/timer_0/bus_read_data_RNO[5]:C, 
  Timer_3/timer_0/bus_read_data_RNO_0[5]:Y.
NET Timer_3/timer_0/N_583;  
  Timer_3/timer_0/bus_read_data_RNO_0[5]:A, 
  Timer_3/timer_0/bus_read_data_RNO_1[5]:Y.
NET Timer_3/timer_0/N_584;  
  Timer_3/timer_0/bus_read_data_RNO_0[5]:B, 
  Timer_3/timer_0/bus_read_data_RNO_2[5]:Y.
NET Timer_3/timer_0/N_581;  
  Timer_3/timer_0/bus_read_data_RNO_0[5]:C, 
  Timer_3/timer_0/bus_read_data_RNO_3[5]:Y.
NET Timer_3/timer_0/bus_read_data_10_iv_1[29];  
  Timer_3/timer_0/bus_read_data_RNO[29]:C, 
  Timer_3/timer_0/bus_read_data_RNO_0[29]:Y.
NET Timer_3/timer_0/compareReg_m[29];  
  Timer_3/timer_0/bus_read_data_RNO_0[29]:A, 
  Timer_3/timer_0/bus_read_data_RNO_1[29]:Y.
NET Timer_3/timer_0/controlReg_m[29];  
  Timer_3/timer_0/bus_read_data_RNO_0[29]:B, 
  Timer_3/timer_0/bus_read_data_RNO_2[29]:Y.
NET Timer_3/timer_0/overflowReg_m[29];  
  Timer_3/timer_0/bus_read_data_RNO_0[29]:C, 
  Timer_3/timer_0/bus_read_data_RNO_3[29]:Y.
NET Timer_3/timer_0/bus_read_data_10_iv_0_1[3];  
  Timer_3/timer_0/bus_read_data_RNO[3]:C, 
  Timer_3/timer_0/bus_read_data_RNO_0[3]:Y.
NET Timer_3/timer_0/N_591;  
  Timer_3/timer_0/bus_read_data_RNO_0[3]:A, 
  Timer_3/timer_0/bus_read_data_RNO_1[3]:Y.
NET Timer_3/timer_0/N_589;  
  Timer_3/timer_0/bus_read_data_RNO_0[3]:B, 
  Timer_3/timer_0/bus_read_data_RNO_2[3]:Y.
NET Timer_3/timer_0/N_592;  
  Timer_3/timer_0/bus_read_data_RNO_0[3]:C, 
  Timer_3/timer_0/bus_read_data_RNO_3[3]:Y.
NET Timer_3/timer_0/bus_read_data_10_iv_0_1[6];  
  Timer_3/timer_0/bus_read_data_RNO[6]:C, 
  Timer_3/timer_0/bus_read_data_RNO_0[6]:Y.
NET Timer_3/timer_0/N_577;  
  Timer_3/timer_0/bus_read_data_RNO_0[6]:A, 
  Timer_3/timer_0/bus_read_data_RNO_1[6]:Y.
NET Timer_3/timer_0/N_580;  
  Timer_3/timer_0/bus_read_data_RNO_0[6]:B, 
  Timer_3/timer_0/bus_read_data_RNO_2[6]:Y.
NET Timer_3/timer_0/N_579;  
  Timer_3/timer_0/bus_read_data_RNO_0[6]:C, 
  Timer_3/timer_0/bus_read_data_RNO_3[6]:Y.
NET Timer_3/timer_0/bus_read_data_10_iv_1[7];  
  Timer_3/timer_0/bus_read_data_RNO[7]:C, 
  Timer_3/timer_0/bus_read_data_RNO_0[7]:Y.
NET Timer_3/timer_0/compareReg_m[7];  
  Timer_3/timer_0/bus_read_data_RNO_0[7]:A, 
  Timer_3/timer_0/bus_read_data_RNO_1[7]:Y.
NET Timer_3/timer_0/controlReg_m[7];  
  Timer_3/timer_0/bus_read_data_RNO_0[7]:B, 
  Timer_3/timer_0/bus_read_data_RNO_2[7]:Y.
NET Timer_3/timer_0/overflowReg_m[7];  
  Timer_3/timer_0/bus_read_data_RNO_0[7]:C, 
  Timer_3/timer_0/bus_read_data_RNO_3[7]:Y.
NET Timer_3/timer_0/bus_read_data_10_iv_0[25];  
  Timer_3/timer_0/bus_read_data_RNO[25]:C, 
  Timer_3/timer_0/bus_read_data_RNO_2[25]:Y.
NET Timer_3/timer_0/controlReg[25];  
  Timer_3/timer_0/bus_read_data_RNO_2[25]:A, 
  Timer_3/timer_0/controlReg[25]:Q, 
  Timer_3/timer_0/controlReg_RNO_0[25]:B.
NET Timer_3/timer_0/compareReg_m[25];  
  Timer_3/timer_0/bus_read_data_RNO_2[25]:C, 
  Timer_3/timer_0/bus_read_data_RNO_3[25]:Y.
NET Timer_3/timer_0/bus_read_data_10_iv_0[30];  
  Timer_3/timer_0/bus_read_data_RNO[30]:C, 
  Timer_3/timer_0/bus_read_data_RNO_2[30]:Y.
NET Timer_3/timer_0/controlReg[30];  
  Timer_3/timer_0/bus_read_data_RNO_2[30]:A, 
  Timer_3/timer_0/controlReg[30]:Q, 
  Timer_3/timer_0/controlReg_RNO_0[30]:B.
NET Timer_3/timer_0/compareReg_m[30];  
  Timer_3/timer_0/bus_read_data_RNO_2[30]:C, 
  Timer_3/timer_0/bus_read_data_RNO_3[30]:Y.
NET Timer_3/timer_0/bus_read_data_10_iv_0[8];  
  Timer_3/timer_0/bus_read_data_RNO[8]:C, 
  Timer_3/timer_0/bus_read_data_RNO_2[8]:Y.
NET Timer_3/timer_0/controlReg[8];  
  Timer_3/timer_0/bus_read_data_RNO_2[8]:A, 
  Timer_3/timer_0/controlReg[8]:Q, 
  Timer_3/timer_0/controlReg_RNO_0[8]:B.
NET Timer_3/timer_0/compareReg_m[8];  
  Timer_3/timer_0/bus_read_data_RNO_2[8]:C, 
  Timer_3/timer_0/bus_read_data_RNO_3[8]:Y.
NET Timer_3/timer_0/bus_read_data_10_iv_0[31];  
  Timer_3/timer_0/bus_read_data_RNO[31]:C, 
  Timer_3/timer_0/bus_read_data_RNO_2[31]:Y.
NET Timer_3/timer_0/controlReg[31];  
  Timer_3/timer_0/bus_read_data_RNO_2[31]:A, 
  Timer_3/timer_0/controlReg[31]:Q, 
  Timer_3/timer_0/controlReg_RNO_0[31]:B.
NET Timer_3/timer_0/compareReg_m[31];  
  Timer_3/timer_0/bus_read_data_RNO_2[31]:C, 
  Timer_3/timer_0/bus_read_data_RNO_3[31]:Y.
NET Timer_3/timer_0/counterReg_RNIK88E3[11];  
  Timer_3/timer_0/counterReg_RNO[12]:A, 
  Timer_3/timer_0/counterReg_RNIIT2R3[12]:A, 
  Timer_3/timer_0/counterReg_RNIK88E3[11]:Y.
NET Timer_3/timer_0/counterReg_n21_i_233_N_7;  
  Timer_3/timer_0/counterReg_RNO[21]:B, 
  Timer_3/timer_0/counterReg_RNO_0[21]:Y.
NET Timer_3/timer_0/counterReg_RNIN2AR5[11];  
  Timer_3/timer_0/counterReg_RNO_0[22]:A, 
  Timer_3/timer_0/counterReg_RNO_0[20]:B, 
  Timer_3/timer_0/counterReg_RNO_0[19]:B, 
  Timer_3/timer_0/counterReg_RNO[18]:A, 
  Timer_3/timer_0/counterReg_RNO_0[21]:B, 
  Timer_3/timer_0/counterReg_RNIN2AR5[11]:Y.
NET Timer_3/timer_0/counterReg_n22_i_232_N_7;  
  Timer_3/timer_0/counterReg_RNO[22]:B, 
  Timer_3/timer_0/counterReg_RNO_0[22]:Y.
NET Timer_3/timer_0/counterReg_RNIHJOK4[9];  
  Timer_3/timer_0/counterReg_RNO[15]:A, 
  Timer_3/timer_0/counterReg_RNIIKJ15[15]:A, 
  Timer_3/timer_0/counterReg_RNIHJOK4[9]:Y.
NET Timer_3/timer_0/N_476;  Timer_3/timer_0/counterReg_RNO[2]:B, 
  Timer_3/timer_0/counterReg_RNI7J4C2[1]:B, 
  Timer_3/timer_0/counterReg_RNINETG[1]:Y, 
  Timer_3/timer_0/counterReg_RNI46CP[2]:B.
NET Timer_3/timer_0/un1_fabint8;  
  Timer_3/timer_0/bus_read_data[26]:E, 
  Timer_3/timer_0/un1_fabint8_0:Y, 
  Timer_3/timer_0/bus_read_data[30]:E, 
  Timer_3/timer_0/bus_read_data[7]:E, 
  Timer_3/timer_0/bus_read_data[27]:E, 
  Timer_3/timer_0/bus_read_data[29]:E, 
  Timer_3/timer_0/bus_read_data[25]:E, 
  Timer_3/timer_0/bus_read_data[5]:E, 
  Timer_3/timer_0/bus_read_data[6]:E, 
  Timer_3/timer_0/bus_read_data[24]:E, 
  Timer_3/timer_0/bus_read_data[4]:E, 
  Timer_3/timer_0/bus_read_data[28]:E, 
  Timer_3/timer_0/bus_read_data[9]:E, 
  Timer_3/timer_0/bus_read_data[3]:E, 
  Timer_3/timer_0/bus_read_data[31]:E, 
  Timer_3/timer_0/bus_read_data[8]:E, 
  Timer_3/timer_0/bus_read_data[2]:E.
NET Timer_3/timer_0/N_413;  Timer_3/timer_0/timer_interrupt_RNO_1:
  C, Timer_3/timer_0/interrupt_status_RNO_1[0]:C, 
  Timer_3/timer_0/controlReg_RNIG4FTF[3]:Y.
NET Timer_3/timer_0/bus_read_data_10[6];  
  Timer_3/timer_0/bus_read_data[6]:D, 
  Timer_3/timer_0/bus_read_data_RNO[6]:Y.
NET Timer_3/timer_0/bus_read_data_10[3];  
  Timer_3/timer_0/bus_read_data[3]:D, 
  Timer_3/timer_0/bus_read_data_RNO[3]:Y.
NET Timer_3/timer_0/bus_read_data_10[0];  
  Timer_3/timer_0/bus_read_data[0]:D, 
  Timer_3/timer_0/bus_read_data_RNO[0]:Y.
NET Timer_3/timer_0/N_427;  Timer_3/timer_0/bus_read_data_RNO[0]:
  A, Timer_3/timer_0/bus_read_data_RNO_0[0]:Y.
NET Timer_3/timer_0/bus_read_data_10[1];  
  Timer_3/timer_0/bus_read_data[1]:D, 
  Timer_3/timer_0/bus_read_data_RNO[1]:Y.
NET Timer_3/timer_0/N_422;  Timer_3/timer_0/bus_read_data_RNO[1]:
  B, Timer_3/timer_0/bus_read_data_RNO_1[1]:Y.
NET Timer_3/timer_0/bus_read_data_10[31];  
  Timer_3/timer_0/bus_read_data[31]:D, 
  Timer_3/timer_0/bus_read_data_RNO[31]:Y.
NET Timer_3/timer_0/counterReg_m[31];  
  Timer_3/timer_0/bus_read_data_RNO[31]:A, 
  Timer_3/timer_0/bus_read_data_RNO_0[31]:Y.
NET Timer_3/timer_0/overflowReg_m[31];  
  Timer_3/timer_0/bus_read_data_RNO[31]:B, 
  Timer_3/timer_0/bus_read_data_RNO_1[31]:Y.
NET Timer_3/timer_0/N_418;  Timer_3/timer_0/overflowReset_RNO:C, 
  Timer_3/timer_0/overflowReset_RNO_2:Y.
NET Timer_3/timer_0/N_418_1;  Timer_3/timer_0/overflowReset_RNO_0:
  A, Timer_3/timer_0/overflowReset_RNO_2:C, 
  Timer_3/timer_0/overflowReset_RNI19DS:Y.
NET Timer_3/timer_0/overflowReset_RNO_1;  
  Timer_3/timer_0/overflowReset:D, 
  Timer_3/timer_0/overflowReset_RNO:Y.
NET Timer_3/timer_0/N_419;  Timer_3/timer_0/overflowReset_RNO:A, 
  Timer_3/timer_0/overflowReset_RNO_0:Y.
NET Timer_3/timer_0/N_420;  Timer_3/timer_0/overflowReset_RNO:B, 
  Timer_3/timer_0/overflowReset_RNO_1:Y.
NET Timer_3/timer_0/N_57;  Timer_3/timer_0/counterReg[30]:D, 
  Timer_3/timer_0/counterReg_RNO[30]:Y.
NET Timer_3/timer_0/N_493;  Timer_3/timer_0/counterReg_RNO[30]:A, 
  Timer_3/timer_0/counterReg_RNID492B[30]:Y, 
  Timer_3/timer_0/counterReg_RNO[31]:B.
NET Timer_3/timer_0/N_551;  Timer_3/timer_0/counterReg_RNO[30]:B, 
  Timer_3/timer_0/counterReg_RNO_0[30]:Y.
NET Timer_3/timer_0/bus_read_data_10[23];  
  Timer_3/timer_0/bus_read_data[23]:D, 
  Timer_3/timer_0/bus_read_data_RNO[23]:Y.
NET Timer_3/timer_0/bus_read_data_10[5];  
  Timer_3/timer_0/bus_read_data[5]:D, 
  Timer_3/timer_0/bus_read_data_RNO[5]:Y.
NET Timer_3/timer_0/bus_read_data_10[4];  
  Timer_3/timer_0/bus_read_data[4]:D, 
  Timer_3/timer_0/bus_read_data_RNO[4]:Y.
NET Timer_3/timer_0/N_585;  Timer_3/timer_0/bus_read_data_RNO[4]:
  B, Timer_3/timer_0/bus_read_data_RNO_1[4]:Y.
NET Timer_3/timer_0/N_586;  Timer_3/timer_0/bus_read_data_RNO[4]:
  C, Timer_3/timer_0/bus_read_data_RNO_2[4]:Y.
NET Timer_3/timer_0/bus_read_data_10[2];  
  Timer_3/timer_0/bus_read_data[2]:D, 
  Timer_3/timer_0/bus_read_data_RNO[2]:Y.
NET Timer_3/timer_0/N_32;  Timer_3/timer_0/counterReg[7]:D, 
  Timer_3/timer_0/counterReg_RNO[7]:Y.
NET Timer_3/timer_0/N_64;  Timer_3/timer_0/counterReg_RNO_0[8]:B, 
  Timer_3/timer_0/counterReg_RNO[7]:B, 
  Timer_3/timer_0/counterReg_RNI247R1[6]:Y.
NET Timer_3/timer_0/N_475;  Timer_3/timer_0/counterReg[1]:D, 
  Timer_3/timer_0/counterReg_RNO[1]:Y.
NET Timer_3/timer_0/bus_read_data_10[7];  
  Timer_3/timer_0/bus_read_data[7]:D, 
  Timer_3/timer_0/bus_read_data_RNO[7]:Y.
NET Timer_3/timer_0/bus_read_data_10[30];  
  Timer_3/timer_0/bus_read_data[30]:D, 
  Timer_3/timer_0/bus_read_data_RNO[30]:Y.
NET Timer_3/timer_0/counterReg_m[30];  
  Timer_3/timer_0/bus_read_data_RNO[30]:A, 
  Timer_3/timer_0/bus_read_data_RNO_0[30]:Y.
NET Timer_3/timer_0/overflowReg_m[30];  
  Timer_3/timer_0/bus_read_data_RNO[30]:B, 
  Timer_3/timer_0/bus_read_data_RNO_1[30]:Y.
NET Timer_3/timer_0/bus_read_data_10[9];  
  Timer_3/timer_0/bus_read_data[9]:D, 
  Timer_3/timer_0/bus_read_data_RNO[9]:Y.
NET Timer_3/timer_0/bus_read_data_10[10];  
  Timer_3/timer_0/bus_read_data[10]:D, 
  Timer_3/timer_0/bus_read_data_RNO[10]:Y.
NET Timer_3/timer_0/overflowReg_m[10];  
  Timer_3/timer_0/bus_read_data_RNO[10]:B, 
  Timer_3/timer_0/bus_read_data_RNO_1[10]:Y.
NET Timer_3/timer_0/counterReg_m[10];  
  Timer_3/timer_0/bus_read_data_RNO[10]:C, 
  Timer_3/timer_0/bus_read_data_RNO_2[10]:Y.
NET Timer_3/timer_0/bus_read_data_10[11];  
  Timer_3/timer_0/bus_read_data[11]:D, 
  Timer_3/timer_0/bus_read_data_RNO[11]:Y.
NET Timer_3/timer_0/bus_read_data_10[12];  
  Timer_3/timer_0/bus_read_data[12]:D, 
  Timer_3/timer_0/bus_read_data_RNO[12]:Y.
NET Timer_3/timer_0/bus_read_data_10[13];  
  Timer_3/timer_0/bus_read_data[13]:D, 
  Timer_3/timer_0/bus_read_data_RNO[13]:Y.
NET Timer_3/timer_0/bus_read_data_10[14];  
  Timer_3/timer_0/bus_read_data[14]:D, 
  Timer_3/timer_0/bus_read_data_RNO[14]:Y.
NET Timer_3/timer_0/N_438;  Timer_3/timer_0/counterReg[23]:D, 
  Timer_3/timer_0/counterReg_RNO[23]:Y.
NET Timer_3/timer_0/N_446;  Timer_3/timer_0/counterReg_RNO[23]:A, 
  Timer_3/timer_0/counterReg_RNIQCB88[23]:Y, 
  Timer_3/timer_0/counterReg_RNO[24]:B, 
  Timer_3/timer_0/counterReg_RNO_0[25]:B.
NET Timer_3/timer_0/N_463;  Timer_3/timer_0/counterReg_RNO[23]:B, 
  Timer_3/timer_0/counterReg_RNO_0[23]:Y.
NET Timer_3/timer_0/N_435;  Timer_3/timer_0/counterReg[20]:D, 
  Timer_3/timer_0/counterReg_RNO[20]:Y.
NET Timer_3/timer_0/N_442;  Timer_3/timer_0/counterReg_RNO[20]:B, 
  Timer_3/timer_0/counterReg_RNO_0[20]:Y.
NET Timer_3/timer_0/bus_read_data_10[15];  
  Timer_3/timer_0/bus_read_data[15]:D, 
  Timer_3/timer_0/bus_read_data_RNO[15]:Y.
NET Timer_3/timer_0/bus_read_data_10[22];  
  Timer_3/timer_0/bus_read_data[22]:D, 
  Timer_3/timer_0/bus_read_data_RNO[22]:Y.
NET Timer_3/timer_0/bus_read_data_10[16];  
  Timer_3/timer_0/bus_read_data[16]:D, 
  Timer_3/timer_0/bus_read_data_RNO[16]:Y.
NET Timer_3/timer_0/bus_read_data_10[21];  
  Timer_3/timer_0/bus_read_data[21]:D, 
  Timer_3/timer_0/bus_read_data_RNO[21]:Y.
NET Timer_3/timer_0/bus_read_data_10[17];  
  Timer_3/timer_0/bus_read_data[17]:D, 
  Timer_3/timer_0/bus_read_data_RNO[17]:Y.
NET Timer_3/timer_0/bus_read_data_10[20];  
  Timer_3/timer_0/bus_read_data[20]:D, 
  Timer_3/timer_0/bus_read_data_RNO[20]:Y.
NET Timer_3/timer_0/overflowReg_m[20];  
  Timer_3/timer_0/bus_read_data_RNO[20]:B, 
  Timer_3/timer_0/bus_read_data_RNO_1[20]:Y.
NET Timer_3/timer_0/counterReg_m[20];  
  Timer_3/timer_0/bus_read_data_RNO[20]:C, 
  Timer_3/timer_0/bus_read_data_RNO_2[20]:Y.
NET Timer_3/timer_0/bus_read_data_10[18];  
  Timer_3/timer_0/bus_read_data[18]:D, 
  Timer_3/timer_0/bus_read_data_RNO[18]:Y.
NET Timer_3/timer_0/bus_read_data_10[19];  
  Timer_3/timer_0/bus_read_data[19]:D, 
  Timer_3/timer_0/bus_read_data_RNO[19]:Y.
NET Timer_3/timer_0/N_44;  Timer_3/timer_0/counterReg[8]:D, 
  Timer_3/timer_0/counterReg_RNO[8]:Y.
NET Timer_3/timer_0/N_524;  Timer_3/timer_0/counterReg_RNO[8]:A, 
  Timer_3/timer_0/counterReg_RNO_0[8]:Y.
NET Timer_3/timer_0/bus_read_data_10[8];  
  Timer_3/timer_0/bus_read_data[8]:D, 
  Timer_3/timer_0/bus_read_data_RNO[8]:Y.
NET Timer_3/timer_0/counterReg_m[8];  
  Timer_3/timer_0/bus_read_data_RNO[8]:A, 
  Timer_3/timer_0/bus_read_data_RNO_0[8]:Y.
NET Timer_3/timer_0/overflowReg_m[8];  
  Timer_3/timer_0/bus_read_data_RNO[8]:B, 
  Timer_3/timer_0/bus_read_data_RNO_1[8]:Y.
NET Timer_3/timer_0/bus_read_data_10[29];  
  Timer_3/timer_0/bus_read_data[29]:D, 
  Timer_3/timer_0/bus_read_data_RNO[29]:Y.
NET Timer_3/timer_0/counterReg[29];  
  Timer_3/timer_0/counterReg_RNID492B[30]:A, 
  Timer_3/timer_0/counterReg[29]:Q, 
  Timer_3/timer_0/counterReg_RNO[29]:B, 
  Timer_3/timer_0/compareReg_RNI1V6J[29]:B, 
  Timer_3/timer_0/counterReg_RNO_0[30]:A, 
  Timer_3/timer_0/overflowReg_RNISLMG[29]:B, 
  Timer_3/timer_0/bus_read_data_RNO[29]:A.
NET Timer_3/timer_0/bus_read_data_10[28];  
  Timer_3/timer_0/bus_read_data[28]:D, 
  Timer_3/timer_0/bus_read_data_RNO[28]:Y.
NET Timer_3/timer_0/bus_read_data_10[27];  
  Timer_3/timer_0/bus_read_data[27]:D, 
  Timer_3/timer_0/bus_read_data_RNO[27]:Y.
NET Timer_3/timer_0/bus_read_data_10[26];  
  Timer_3/timer_0/bus_read_data[26]:D, 
  Timer_3/timer_0/bus_read_data_RNO[26]:Y.
NET Timer_3/timer_0/bus_read_data_10[25];  
  Timer_3/timer_0/bus_read_data[25]:D, 
  Timer_3/timer_0/bus_read_data_RNO[25]:Y.
NET Timer_3/timer_0/counterReg_m[25];  
  Timer_3/timer_0/bus_read_data_RNO[25]:A, 
  Timer_3/timer_0/bus_read_data_RNO_0[25]:Y.
NET Timer_3/timer_0/overflowReg_m[25];  
  Timer_3/timer_0/bus_read_data_RNO[25]:B, 
  Timer_3/timer_0/bus_read_data_RNO_1[25]:Y.
NET Timer_3/timer_0/bus_read_data_10[24];  
  Timer_3/timer_0/bus_read_data[24]:D, 
  Timer_3/timer_0/bus_read_data_RNO[24]:Y.
NET Timer_3/timer_0/overflowReg_m[24];  
  Timer_3/timer_0/bus_read_data_RNO[24]:B, 
  Timer_3/timer_0/bus_read_data_RNO_0[24]:Y.
NET Timer_3/timer_0/counterReg_m[24];  
  Timer_3/timer_0/bus_read_data_RNO[24]:C, 
  Timer_3/timer_0/bus_read_data_RNO_1[24]:Y.
NET Timer_3/timer_0/N_441;  Timer_3/timer_0/counterReg[26]:D, 
  Timer_3/timer_0/counterReg_RNO[26]:Y.
NET Timer_3/timer_0/N_440;  Timer_3/timer_0/counterReg[25]:D, 
  Timer_3/timer_0/counterReg_RNO[25]:Y.
NET Timer_3/timer_0/N_466;  Timer_3/timer_0/counterReg_RNO[25]:A, 
  Timer_3/timer_0/counterReg_RNO_0[25]:Y.
NET Timer_3/timer_0/N_439;  Timer_3/timer_0/counterReg[24]:D, 
  Timer_3/timer_0/counterReg_RNO[24]:Y.
NET Timer_3/timer_0/counterReg_n27;  
  Timer_3/timer_0/counterReg[27]:D, 
  Timer_3/timer_0/counterReg_RNO[27]:Y.
NET Timer_3/timer_0/N_449;  Timer_3/timer_0/counterReg_RNO[27]:A, 
  Timer_3/timer_0/counterReg_RNO_0[27]:Y.
NET Timer_3/timer_0/counterReg_n28;  
  Timer_3/timer_0/counterReg[28]:D, 
  Timer_3/timer_0/counterReg_RNO[28]:Y.
NET Timer_3/timer_0/counterReg_n28_tz;  
  Timer_3/timer_0/counterReg_RNO[28]:A, 
  Timer_3/timer_0/counterReg_RNO_0[28]:Y.
NET Timer_3/timer_0/counterReg_n29;  
  Timer_3/timer_0/counterReg[29]:D, 
  Timer_3/timer_0/counterReg_RNO[29]:Y.
NET Timer_3/timer_0/N_73;  Timer_3/timer_0/counterReg_RNO[29]:A, 
  Timer_3/timer_0/counterReg_RNID492B[30]:C, 
  Timer_3/timer_0/counterReg_RNO_0[30]:B, 
  Timer_3/timer_0/counterReg_RNI96J8A[28]:Y.
NET Timer_3/timer_0/counterReg_n10;  
  Timer_3/timer_0/counterReg[10]:D, 
  Timer_3/timer_0/counterReg_RNO[10]:Y.
NET Timer_3/timer_0/N_484;  Timer_3/timer_0/counterReg_RNO[10]:A, 
  Timer_3/timer_0/counterReg_RNIRAJK2[9]:Y, 
  Timer_3/timer_0/counterReg_RNO_0[11]:A.
NET Timer_3/timer_0/counterReg_n11;  
  Timer_3/timer_0/counterReg[11]:D, 
  Timer_3/timer_0/counterReg_RNO[11]:Y.
NET Timer_3/timer_0/counterReg_n11_tz;  
  Timer_3/timer_0/counterReg_RNO[11]:A, 
  Timer_3/timer_0/counterReg_RNO_0[11]:Y.
NET Timer_3/timer_0/counterReg_n12;  
  Timer_3/timer_0/counterReg[12]:D, 
  Timer_3/timer_0/counterReg_RNO[12]:Y.
NET Timer_3/timer_0/counterReg_n13;  
  Timer_3/timer_0/counterReg[13]:D, 
  Timer_3/timer_0/counterReg_RNO[13]:Y.
NET Timer_3/timer_0/N_487;  Timer_3/timer_0/counterReg_RNO[13]:A, 
  Timer_3/timer_0/counterReg_RNIIT2R3[12]:Y, 
  Timer_3/timer_0/counterReg_RNO_0[14]:B.
NET Timer_3/timer_0/counterReg_n14;  
  Timer_3/timer_0/counterReg[14]:D, 
  Timer_3/timer_0/counterReg_RNO[14]:Y.
NET Timer_3/timer_0/N_488;  Timer_3/timer_0/counterReg_RNO[14]:A, 
  Timer_3/timer_0/counterReg_RNO_0[14]:Y.
NET Timer_3/timer_0/un1_nreset_i_1;  
  Timer_3/timer_0/counterReg_RNO[0]:B, 
  Timer_3/timer_0/counterReg_RNO[15]:C, 
  Timer_3/timer_0/counterReg_RNO[9]:C, 
  Timer_3/timer_0/counterReg_RNO[3]:C, 
  Timer_3/timer_0/counterReg_RNO[17]:C, 
  Timer_3/timer_0/counterReg_RNO[31]:C, 
  Timer_3/timer_0/counterReg_RNO[22]:C, 
  Timer_3/timer_0/counterReg_RNO[5]:C, 
  Timer_3/timer_0/counterReg_RNO[14]:C, 
  Timer_3/timer_0/counterReg_RNO[2]:C, 
  Timer_3/timer_0/counterReg_RNO[19]:B, 
  Timer_3/timer_0/counterReg_RNO[18]:C, 
  Timer_3/timer_0/counterReg_RNO[6]:C, 
  Timer_3/timer_0/counterReg_RNO[4]:C, 
  Timer_3/timer_0/overflowReset_RNIH1USF:Y, 
  Timer_3/timer_0/counterReg_RNO[21]:C, 
  Timer_3/timer_0/counterReg_RNO[16]:C.
NET Timer_3/timer_0/counterReg_n15;  
  Timer_3/timer_0/counterReg[15]:D, 
  Timer_3/timer_0/counterReg_RNO[15]:Y.
NET Timer_3/timer_0/counterReg_n16;  
  Timer_3/timer_0/counterReg[16]:D, 
  Timer_3/timer_0/counterReg_RNO[16]:Y.
NET Timer_3/timer_0/N_490;  Timer_3/timer_0/counterReg_RNO[16]:A, 
  Timer_3/timer_0/counterReg_RNIIKJ15[15]:Y, 
  Timer_3/timer_0/counterReg_RNO_0[17]:B.
NET Timer_3/timer_0/counterReg_n17;  
  Timer_3/timer_0/counterReg[17]:D, 
  Timer_3/timer_0/counterReg_RNO[17]:Y.
NET Timer_3/timer_0/N_491;  Timer_3/timer_0/counterReg_RNO[17]:A, 
  Timer_3/timer_0/counterReg_RNO_0[17]:Y.
NET Timer_3/timer_0/counterReg_n18;  
  Timer_3/timer_0/counterReg[18]:D, 
  Timer_3/timer_0/counterReg_RNO[18]:Y.
NET Timer_3/timer_0/counterReg_n19;  
  Timer_3/timer_0/counterReg[19]:D, 
  Timer_3/timer_0/counterReg_RNO[19]:Y.
NET Timer_3/timer_0/counterReg_n19_tz;  
  Timer_3/timer_0/counterReg_RNO[19]:A, 
  Timer_3/timer_0/counterReg_RNO_0[19]:Y.
NET Timer_3/timer_0/counterReg_n9;  Timer_3/timer_0/counterReg[9]:
  D, Timer_3/timer_0/counterReg_RNO[9]:Y.
NET Timer_3/timer_0/N_437;  Timer_3/timer_0/counterReg[22]:D, 
  Timer_3/timer_0/counterReg_RNO[22]:Y.
NET Timer_3/timer_0/N_436;  Timer_3/timer_0/counterReg[21]:D, 
  Timer_3/timer_0/counterReg_RNO[21]:Y.
NET Timer_3/timer_0/N_107;  Timer_3/timer_0/overflowReg_RNO[2]:A, 
  Timer_3/timer_0/overflowReg_RNO_0[2]:Y.
NET Timer_3/timer_0/N_108;  Timer_3/timer_0/overflowReg_RNO[3]:A, 
  Timer_3/timer_0/overflowReg_RNO_0[3]:Y.
NET Timer_3/timer_0/overflowReg[3];  
  Timer_3/timer_0/overflowReg_RNI2T0A[3]:A, 
  Timer_3/timer_0/overflowReg[3]:Q, 
  Timer_3/timer_0/overflowReg_RNO_0[3]:A, 
  Timer_3/timer_0/bus_read_data_RNO_2[3]:A.
NET Timer_3/timer_0/N_109;  Timer_3/timer_0/overflowReg_RNO[4]:A, 
  Timer_3/timer_0/overflowReg_RNO_0[4]:Y.
NET Timer_3/timer_0/N_110;  Timer_3/timer_0/overflowReg_RNO[5]:A, 
  Timer_3/timer_0/overflowReg_RNO_0[5]:Y.
NET Timer_3/timer_0/overflowReg[5];  
  Timer_3/timer_0/overflowReg_RNI651A[5]:A, 
  Timer_3/timer_0/overflowReg_RNO_0[5]:A, 
  Timer_3/timer_0/bus_read_data_RNO_3[5]:A, 
  Timer_3/timer_0/overflowReg[5]:Q.
NET Timer_3/timer_0/N_111;  Timer_3/timer_0/overflowReg_RNO[6]:A, 
  Timer_3/timer_0/overflowReg_RNO_0[6]:Y.
NET Timer_3/timer_0/overflowReg[6];  
  Timer_3/timer_0/overflowReg_RNI891A[6]:A, 
  Timer_3/timer_0/overflowReg[6]:Q, 
  Timer_3/timer_0/overflowReg_RNO_0[6]:A, 
  Timer_3/timer_0/bus_read_data_RNO_1[6]:A.
NET Timer_3/timer_0/N_112;  Timer_3/timer_0/overflowReg_RNO[7]:A, 
  Timer_3/timer_0/overflowReg_RNO_0[7]:Y.
NET Timer_3/timer_0/overflowReg[7];  
  Timer_3/timer_0/overflowReg_RNIAD1A[7]:A, 
  Timer_3/timer_0/overflowReg[7]:Q, 
  Timer_3/timer_0/bus_read_data_RNO_3[7]:A, 
  Timer_3/timer_0/overflowReg_RNO_0[7]:A.
NET Timer_3/timer_0/N_113;  Timer_3/timer_0/overflowReg_RNO[8]:A, 
  Timer_3/timer_0/overflowReg_RNO_0[8]:Y.
NET Timer_3/timer_0/overflowReg[8];  
  Timer_3/timer_0/overflowReg_RNO_0[8]:A, 
  Timer_3/timer_0/overflowReg_RNICH1A[8]:A, 
  Timer_3/timer_0/bus_read_data_RNO_1[8]:A, 
  Timer_3/timer_0/overflowReg[8]:Q.
NET Timer_3/timer_0/N_114;  Timer_3/timer_0/overflowReg_RNO[9]:A, 
  Timer_3/timer_0/overflowReg_RNO_0[9]:Y.
NET Timer_3/timer_0/overflowReg[9];  
  Timer_3/timer_0/overflowReg_RNIEL1A[9]:A, 
  Timer_3/timer_0/overflowReg_RNO_0[9]:A, 
  Timer_3/timer_0/bus_read_data_RNO_3[9]:A, 
  Timer_3/timer_0/overflowReg[9]:Q.
NET Timer_3/timer_0/N_115;  Timer_3/timer_0/overflowReg_RNO[10]:A, 
  Timer_3/timer_0/overflowReg_RNO_0[10]:Y.
NET Timer_3/timer_0/overflowReg[10];  
  Timer_3/timer_0/overflowReg_RNI6DLG[10]:A, 
  Timer_3/timer_0/bus_read_data_RNO_1[10]:A, 
  Timer_3/timer_0/overflowReg_RNO_0[10]:A, 
  Timer_3/timer_0/overflowReg[10]:Q.
NET Timer_3/timer_0/N_116;  Timer_3/timer_0/overflowReg_RNO[11]:A, 
  Timer_3/timer_0/overflowReg_RNO_0[11]:Y.
NET Timer_3/timer_0/overflowReg[11];  
  Timer_3/timer_0/overflowReg_RNO_0[11]:A, 
  Timer_3/timer_0/overflowReg_RNI8HLG[11]:A, 
  Timer_3/timer_0/bus_read_data_RNO_3[11]:A, 
  Timer_3/timer_0/overflowReg[11]:Q.
NET Timer_3/timer_0/N_117;  Timer_3/timer_0/overflowReg_RNO[12]:A, 
  Timer_3/timer_0/overflowReg_RNO_0[12]:Y.
NET Timer_3/timer_0/N_118;  Timer_3/timer_0/overflowReg_RNO[13]:A, 
  Timer_3/timer_0/overflowReg_RNO_0[13]:Y.
NET Timer_3/timer_0/N_120;  Timer_3/timer_0/overflowReg_RNO[15]:A, 
  Timer_3/timer_0/overflowReg_RNO_0[15]:Y.
NET Timer_3/timer_0/N_121;  Timer_3/timer_0/overflowReg_RNO[16]:A, 
  Timer_3/timer_0/overflowReg_RNO_0[16]:Y.
NET Timer_3/timer_0/overflowReg[16];  
  Timer_3/timer_0/overflowReg_RNO_0[16]:A, 
  Timer_3/timer_0/bus_read_data_RNO_3[16]:A, 
  Timer_3/timer_0/overflowReg_RNII5MG[16]:A, 
  Timer_3/timer_0/overflowReg[16]:Q.
NET Timer_3/timer_0/N_123;  Timer_3/timer_0/overflowReg_RNO[18]:A, 
  Timer_3/timer_0/overflowReg_RNO_0[18]:Y.
NET Timer_3/timer_0/overflowReg[18];  
  Timer_3/timer_0/overflowReg_RNO_0[18]:A, 
  Timer_3/timer_0/overflowReg[18]:Q, 
  Timer_3/timer_0/bus_read_data_RNO_3[18]:A, 
  Timer_3/timer_0/overflowReg_RNIMDMG[18]:A.
NET Timer_3/timer_0/N_124;  Timer_3/timer_0/overflowReg_RNO[19]:A, 
  Timer_3/timer_0/overflowReg_RNO_0[19]:Y.
NET Timer_3/timer_0/N_125;  Timer_3/timer_0/overflowReg_RNO[20]:A, 
  Timer_3/timer_0/overflowReg_RNO_0[20]:Y.
NET Timer_3/timer_0/overflowReg[20];  
  Timer_3/timer_0/overflowReg_RNIAHLG[20]:A, 
  Timer_3/timer_0/overflowReg[20]:Q, 
  Timer_3/timer_0/overflowReg_RNO_0[20]:A, 
  Timer_3/timer_0/bus_read_data_RNO_1[20]:A.
NET Timer_3/timer_0/N_126;  Timer_3/timer_0/overflowReg_RNO[21]:A, 
  Timer_3/timer_0/overflowReg_RNO_0[21]:Y.
NET Timer_3/timer_0/overflowReg[21];  
  Timer_3/timer_0/overflowReg_RNO_0[21]:A, 
  Timer_3/timer_0/overflowReg_RNICLLG[21]:A, 
  Timer_3/timer_0/overflowReg[21]:Q, 
  Timer_3/timer_0/bus_read_data_RNO_3[21]:A.
NET Timer_3/timer_0/overflowReset_0_sqmuxa;  
  Timer_3/timer_0/overflowReset_RNO_1:A, 
  Timer_3/timer_0/overflowReset_0_sqmuxa_0_a2:Y, 
  Timer_3/timer_0/overflowReg_RNO_0[1]:S, 
  Timer_3/timer_0/overflowReg_RNO_0[30]:S, 
  Timer_3/timer_0/overflowReg_RNO_0[21]:S, 
  Timer_3/timer_0/overflowReg_RNO_0[29]:S, 
  Timer_3/timer_0/overflowReg_RNO_0[28]:S, 
  Timer_3/timer_0/overflowReg_RNO_0[17]:S, 
  Timer_3/timer_0/overflowReg_RNO_0[23]:S, 
  Timer_3/timer_0/overflowReg_RNO_0[27]:S, 
  Timer_3/timer_0/overflowReg_RNO_0[26]:S, 
  Timer_3/timer_0/overflowReg_RNO_0[22]:S, 
  Timer_3/timer_0/overflowReg_RNO_0[14]:S, 
  Timer_3/timer_0/overflowReg_RNO_0[24]:S, 
  Timer_3/timer_0/overflowReg_RNO_0[31]:S, 
  Timer_3/timer_0/overflowReg_RNO_0[0]:S, 
  Timer_3/timer_0/overflowReg_RNO_0[25]:S.
NET Timer_3/timer_0/N_127;  Timer_3/timer_0/overflowReg_RNO[22]:A, 
  Timer_3/timer_0/overflowReg_RNO_0[22]:Y.
NET Timer_3/timer_0/overflowReg[22];  
  Timer_3/timer_0/overflowReg_RNIEPLG[22]:A, 
  Timer_3/timer_0/overflowReg_RNO_0[22]:A, 
  Timer_3/timer_0/bus_read_data_RNO_3[22]:A, 
  Timer_3/timer_0/overflowReg[22]:Q.
NET Timer_3/timer_0/N_128;  Timer_3/timer_0/overflowReg_RNO[23]:A, 
  Timer_3/timer_0/overflowReg_RNO_0[23]:Y.
NET Timer_3/timer_0/N_129;  Timer_3/timer_0/overflowReg_RNO[24]:A, 
  Timer_3/timer_0/overflowReg_RNO_0[24]:Y.
NET Timer_3/timer_0/overflowReg[24];  
  Timer_3/timer_0/bus_read_data_RNO_0[24]:A, 
  Timer_3/timer_0/overflowReg[24]:Q, 
  Timer_3/timer_0/overflowReg_RNO_0[24]:A, 
  Timer_3/timer_0/overflowReg_RNII1MG[24]:A.
NET Timer_3/timer_0/N_130;  Timer_3/timer_0/overflowReg_RNO[25]:A, 
  Timer_3/timer_0/overflowReg_RNO_0[25]:Y.
NET Timer_3/timer_0/overflowReg[25];  
  Timer_3/timer_0/overflowReg_RNIK5MG[25]:A, 
  Timer_3/timer_0/bus_read_data_RNO_1[25]:A, 
  Timer_3/timer_0/overflowReg[25]:Q, 
  Timer_3/timer_0/overflowReg_RNO_0[25]:A.
NET Timer_3/timer_0/N_131;  Timer_3/timer_0/overflowReg_RNO[26]:A, 
  Timer_3/timer_0/overflowReg_RNO_0[26]:Y.
NET Timer_3/timer_0/N_132;  Timer_3/timer_0/overflowReg_RNO[27]:A, 
  Timer_3/timer_0/overflowReg_RNO_0[27]:Y.
NET Timer_3/timer_0/overflowReg[27];  
  Timer_3/timer_0/overflowReg_RNIODMG[27]:A, 
  Timer_3/timer_0/bus_read_data_RNO_3[27]:A, 
  Timer_3/timer_0/overflowReg_RNO_0[27]:A, 
  Timer_3/timer_0/overflowReg[27]:Q.
NET Timer_3/timer_0/N_133;  Timer_3/timer_0/overflowReg_RNO[28]:A, 
  Timer_3/timer_0/overflowReg_RNO_0[28]:Y.
NET Timer_3/timer_0/overflowReg[28];  
  Timer_3/timer_0/bus_read_data_RNO_3[28]:A, 
  Timer_3/timer_0/overflowReg_RNO_0[28]:A, 
  Timer_3/timer_0/overflowReg_RNIQHMG[28]:A, 
  Timer_3/timer_0/overflowReg[28]:Q.
NET Timer_3/timer_0/N_134;  Timer_3/timer_0/overflowReg_RNO[29]:A, 
  Timer_3/timer_0/overflowReg_RNO_0[29]:Y.
NET Timer_3/timer_0/overflowReg[29];  
  Timer_3/timer_0/overflowReg_RNO_0[29]:A, 
  Timer_3/timer_0/overflowReg[29]:Q, 
  Timer_3/timer_0/bus_read_data_RNO_3[29]:A, 
  Timer_3/timer_0/overflowReg_RNISLMG[29]:A.
NET Timer_3/timer_0/N_135;  Timer_3/timer_0/overflowReg_RNO[30]:A, 
  Timer_3/timer_0/overflowReg_RNO_0[30]:Y.
NET Timer_3/timer_0/overflowReg[30];  
  Timer_3/timer_0/overflowReg_RNO_0[30]:A, 
  Timer_3/timer_0/overflowReg[30]:Q, 
  Timer_3/timer_0/overflowReg_RNIELLG[30]:A, 
  Timer_3/timer_0/bus_read_data_RNO_1[30]:A.
NET Timer_3/timer_0/N_136;  Timer_3/timer_0/overflowReg_RNO[31]:A, 
  Timer_3/timer_0/overflowReg_RNO_0[31]:Y.
NET Timer_3/timer_0/N_138;  Timer_3/timer_0/controlReg_RNO[1]:A, 
  Timer_3/timer_0/controlReg_RNO_0[1]:Y.
NET Timer_3/timer_0/N_139;  Timer_3/timer_0/controlReg_RNO[2]:A, 
  Timer_3/timer_0/controlReg_RNO_0[2]:Y.
NET Timer_3/timer_0/N_140;  Timer_3/timer_0/controlReg_RNO[3]:A, 
  Timer_3/timer_0/controlReg_RNO_0[3]:Y.
NET Timer_3/timer_0/N_141;  Timer_3/timer_0/controlReg_RNO[4]:A, 
  Timer_3/timer_0/controlReg_RNO_0[4]:Y.
NET Timer_3/timer_0/N_142;  Timer_3/timer_0/controlReg_RNO[5]:A, 
  Timer_3/timer_0/controlReg_RNO_0[5]:Y.
NET Timer_3/timer_0/controlReg[5];  
  Timer_3/timer_0/bus_read_data_RNO_2[5]:A, 
  Timer_3/timer_0/controlReg[5]:Q, 
  Timer_3/timer_0/controlReg_RNO_0[5]:B.
NET Timer_3/timer_0/N_143;  Timer_3/timer_0/controlReg_RNO[6]:A, 
  Timer_3/timer_0/controlReg_RNO_0[6]:Y.
NET Timer_3/timer_0/controlReg[6];  
  Timer_3/timer_0/bus_read_data_RNO_2[6]:A, 
  Timer_3/timer_0/controlReg[6]:Q, 
  Timer_3/timer_0/controlReg_RNO_0[6]:B.
NET Timer_3/timer_0/N_144;  Timer_3/timer_0/controlReg_RNO[7]:A, 
  Timer_3/timer_0/controlReg_RNO_0[7]:Y.
NET Timer_3/timer_0/controlReg[7];  
  Timer_3/timer_0/bus_read_data_RNO_2[7]:A, 
  Timer_3/timer_0/controlReg[7]:Q, 
  Timer_3/timer_0/controlReg_RNO_0[7]:B.
NET Timer_3/timer_0/N_145;  Timer_3/timer_0/controlReg_RNO[8]:A, 
  Timer_3/timer_0/controlReg_RNO_0[8]:Y.
NET Timer_3/timer_0/N_146;  Timer_3/timer_0/controlReg_RNO[9]:A, 
  Timer_3/timer_0/controlReg_RNO_0[9]:Y.
NET Timer_3/timer_0/controlReg[9];  
  Timer_3/timer_0/bus_read_data_RNO_2[9]:A, 
  Timer_3/timer_0/controlReg_RNO_0[9]:B, 
  Timer_3/timer_0/controlReg[9]:Q.
NET Timer_3/timer_0/N_147;  Timer_3/timer_0/controlReg_RNO[10]:A, 
  Timer_3/timer_0/controlReg_RNO_0[10]:Y.
NET Timer_3/timer_0/N_148;  Timer_3/timer_0/controlReg_RNO[11]:A, 
  Timer_3/timer_0/controlReg_RNO_0[11]:Y.
NET Timer_3/timer_0/controlReg[11];  
  Timer_3/timer_0/bus_read_data_RNO_2[11]:A, 
  Timer_3/timer_0/controlReg[11]:Q, 
  Timer_3/timer_0/controlReg_RNO_0[11]:B.
NET Timer_3/timer_0/N_149;  Timer_3/timer_0/controlReg_RNO[12]:A, 
  Timer_3/timer_0/controlReg_RNO_0[12]:Y.
NET Timer_3/timer_0/controlReg[12];  
  Timer_3/timer_0/bus_read_data_RNO_2[12]:A, 
  Timer_3/timer_0/controlReg_RNO_0[12]:B, 
  Timer_3/timer_0/controlReg[12]:Q.
NET Timer_3/timer_0/N_150;  Timer_3/timer_0/controlReg_RNO[13]:A, 
  Timer_3/timer_0/controlReg_RNO_0[13]:Y.
NET Timer_3/timer_0/controlReg[13];  
  Timer_3/timer_0/bus_read_data_RNO_2[13]:A, 
  Timer_3/timer_0/controlReg_RNO_0[13]:B, 
  Timer_3/timer_0/controlReg[13]:Q.
NET Timer_3/timer_0/N_151;  Timer_3/timer_0/controlReg_RNO[14]:A, 
  Timer_3/timer_0/controlReg_RNO_0[14]:Y.
NET Timer_3/timer_0/controlReg[14];  
  Timer_3/timer_0/bus_read_data_RNO_2[14]:A, 
  Timer_3/timer_0/controlReg_RNO_0[14]:B, 
  Timer_3/timer_0/controlReg[14]:Q.
NET Timer_3/timer_0/N_152;  Timer_3/timer_0/controlReg_RNO[15]:A, 
  Timer_3/timer_0/controlReg_RNO_0[15]:Y.
NET Timer_3/timer_0/controlReg[15];  
  Timer_3/timer_0/bus_read_data_RNO_2[15]:A, 
  Timer_3/timer_0/controlReg_RNO_0[15]:B, 
  Timer_3/timer_0/controlReg[15]:Q.
NET Timer_3/timer_0/N_153;  Timer_3/timer_0/controlReg_RNO[16]:A, 
  Timer_3/timer_0/controlReg_RNO_0[16]:Y.
NET Timer_3/timer_0/controlReg[16];  
  Timer_3/timer_0/bus_read_data_RNO_2[16]:A, 
  Timer_3/timer_0/controlReg[16]:Q, 
  Timer_3/timer_0/controlReg_RNO_0[16]:B.
NET Timer_3/timer_0/N_154;  Timer_3/timer_0/controlReg_RNO[17]:A, 
  Timer_3/timer_0/controlReg_RNO_0[17]:Y.
NET Timer_3/timer_0/controlReg[17];  
  Timer_3/timer_0/bus_read_data_RNO_2[17]:A, 
  Timer_3/timer_0/controlReg[17]:Q, 
  Timer_3/timer_0/controlReg_RNO_0[17]:B.
NET Timer_3/timer_0/N_370;  Timer_3/timer_0/controlReg_RNO_0[26]:
  S, Timer_3/timer_0/controlReg_RNO_0[25]:S, 
  Timer_3/timer_0/controlReg_RNO_0[22]:S, 
  Timer_3/timer_0/controlReg_RNO_0[17]:S, 
  Timer_3/timer_0/controlReg_RNO_0[21]:S, 
  Timer_3/timer_0/controlReg_RNO_0[28]:S, 
  Timer_3/timer_0/controlReg_RNO_0[23]:S, 
  Timer_3/timer_0/controlReg_RNO_0[29]:S, 
  Timer_3/timer_0/controlReg_RNO_0[20]:S, 
  Timer_3/timer_0/controlReg_RNO_0[31]:S, 
  Timer_3/timer_0/controlReg_RNO_0[24]:S, 
  Timer_3/timer_0/controlReg_RNO_0[27]:S, 
  Timer_3/timer_0/controlReg_RNO_0[0]:S, 
  Timer_3/timer_0/controlReg_RNO_0[18]:S, 
  Timer_3/timer_0/controlReg_RNO_0[30]:S, 
  Timer_3/timer_0/controlReg_RNO_0[19]:S, 
  Timer_3/timer_0/controlReg_1_sqmuxa_i:Y.
NET Timer_3/timer_0/N_155;  Timer_3/timer_0/controlReg_RNO[18]:A, 
  Timer_3/timer_0/controlReg_RNO_0[18]:Y.
NET Timer_3/timer_0/controlReg[18];  
  Timer_3/timer_0/bus_read_data_RNO_2[18]:A, 
  Timer_3/timer_0/controlReg_RNO_0[18]:B, 
  Timer_3/timer_0/controlReg[18]:Q.
NET Timer_3/timer_0/N_156;  Timer_3/timer_0/controlReg_RNO[19]:A, 
  Timer_3/timer_0/controlReg_RNO_0[19]:Y.
NET Timer_3/timer_0/controlReg[19];  
  Timer_3/timer_0/bus_read_data_RNO_2[19]:A, 
  Timer_3/timer_0/controlReg[19]:Q, 
  Timer_3/timer_0/controlReg_RNO_0[19]:B.
NET Timer_3/timer_0/N_157;  Timer_3/timer_0/controlReg_RNO[20]:A, 
  Timer_3/timer_0/controlReg_RNO_0[20]:Y.
NET Timer_3/timer_0/N_158;  Timer_3/timer_0/controlReg_RNO[21]:A, 
  Timer_3/timer_0/controlReg_RNO_0[21]:Y.
NET Timer_3/timer_0/controlReg[21];  
  Timer_3/timer_0/bus_read_data_RNO_2[21]:A, 
  Timer_3/timer_0/controlReg_RNO_0[21]:B, 
  Timer_3/timer_0/controlReg[21]:Q.
NET Timer_3/timer_0/N_159;  Timer_3/timer_0/controlReg_RNO[22]:A, 
  Timer_3/timer_0/controlReg_RNO_0[22]:Y.
NET Timer_3/timer_0/controlReg[22];  
  Timer_3/timer_0/bus_read_data_RNO_2[22]:A, 
  Timer_3/timer_0/controlReg[22]:Q, 
  Timer_3/timer_0/controlReg_RNO_0[22]:B.
NET Timer_3/timer_0/N_160;  Timer_3/timer_0/controlReg_RNO[23]:A, 
  Timer_3/timer_0/controlReg_RNO_0[23]:Y.
NET Timer_3/timer_0/controlReg[23];  
  Timer_3/timer_0/bus_read_data_10_iv_0_0[23]:A, 
  Timer_3/timer_0/controlReg_RNO_0[23]:B, 
  Timer_3/timer_0/controlReg[23]:Q.
NET Timer_3/timer_0/N_161;  Timer_3/timer_0/controlReg_RNO[24]:A, 
  Timer_3/timer_0/controlReg_RNO_0[24]:Y.
NET Timer_3/timer_0/N_162;  Timer_3/timer_0/controlReg_RNO[25]:A, 
  Timer_3/timer_0/controlReg_RNO_0[25]:Y.
NET Timer_3/timer_0/N_163;  Timer_3/timer_0/controlReg_RNO[26]:A, 
  Timer_3/timer_0/controlReg_RNO_0[26]:Y.
NET Timer_3/timer_0/controlReg[26];  
  Timer_3/timer_0/bus_read_data_RNO_2[26]:A, 
  Timer_3/timer_0/controlReg_RNO_0[26]:B, 
  Timer_3/timer_0/controlReg[26]:Q.
NET Timer_3/timer_0/N_164;  Timer_3/timer_0/controlReg_RNO[27]:A, 
  Timer_3/timer_0/controlReg_RNO_0[27]:Y.
NET Timer_3/timer_0/controlReg[27];  
  Timer_3/timer_0/bus_read_data_RNO_2[27]:A, 
  Timer_3/timer_0/controlReg[27]:Q, 
  Timer_3/timer_0/controlReg_RNO_0[27]:B.
NET Timer_3/timer_0/N_165;  Timer_3/timer_0/controlReg_RNO[28]:A, 
  Timer_3/timer_0/controlReg_RNO_0[28]:Y.
NET Timer_3/timer_0/controlReg[28];  
  Timer_3/timer_0/bus_read_data_RNO_2[28]:A, 
  Timer_3/timer_0/controlReg_RNO_0[28]:B, 
  Timer_3/timer_0/controlReg[28]:Q.
NET Timer_3/timer_0/N_166;  Timer_3/timer_0/controlReg_RNO[29]:A, 
  Timer_3/timer_0/controlReg_RNO_0[29]:Y.
NET Timer_3/timer_0/controlReg[29];  
  Timer_3/timer_0/bus_read_data_RNO_2[29]:A, 
  Timer_3/timer_0/controlReg_RNO_0[29]:B, 
  Timer_3/timer_0/controlReg[29]:Q.
NET Timer_3/timer_0/N_167;  Timer_3/timer_0/controlReg_RNO[30]:A, 
  Timer_3/timer_0/controlReg_RNO_0[30]:Y.
NET Timer_3/timer_0/N_171;  Timer_3/timer_0/compareReg_RNO[2]:A, 
  Timer_3/timer_0/compareReg_RNO_0[2]:Y.
NET Timer_3/timer_0/compareReg[2];  
  Timer_3/timer_0/compareReg_RNIFJC9[2]:A, 
  Timer_3/timer_0/compareReg_RNO_0[2]:B, 
  Timer_3/timer_0/bus_read_data_RNO_1[2]:A, 
  Timer_3/timer_0/compareReg[2]:Q.
NET Timer_3/timer_0/N_172;  Timer_3/timer_0/compareReg_RNO[3]:A, 
  Timer_3/timer_0/compareReg_RNO_0[3]:Y.
NET Timer_3/timer_0/compareReg[3];  
  Timer_3/timer_0/compareReg_RNIHJC9[3]:A, 
  Timer_3/timer_0/compareReg[3]:Q, 
  Timer_3/timer_0/bus_read_data_RNO_1[3]:A, 
  Timer_3/timer_0/compareReg_RNO_0[3]:B.
NET Timer_3/timer_0/N_173;  Timer_3/timer_0/compareReg_RNO[4]:A, 
  Timer_3/timer_0/compareReg_RNO_0[4]:Y.
NET Timer_3/timer_0/compareReg[4];  
  Timer_3/timer_0/bus_read_data_RNO_3[4]:A, 
  Timer_3/timer_0/compareReg[4]:Q, 
  Timer_3/timer_0/compareReg_RNO_0[4]:B, 
  Timer_3/timer_0/compareReg_RNIJJC9[4]:A.
NET Timer_3/timer_0/N_174;  Timer_3/timer_0/compareReg_RNO[5]:A, 
  Timer_3/timer_0/compareReg_RNO_0[5]:Y.
NET Timer_3/timer_0/N_175;  Timer_3/timer_0/compareReg_RNO[6]:A, 
  Timer_3/timer_0/compareReg_RNO_0[6]:Y.
NET Timer_3/timer_0/N_176;  Timer_3/timer_0/compareReg_RNO[7]:A, 
  Timer_3/timer_0/compareReg_RNO_0[7]:Y.
NET Timer_3/timer_0/compareReg[7];  
  Timer_3/timer_0/bus_read_data_RNO_1[7]:A, 
  Timer_3/timer_0/compareReg[7]:Q, 
  Timer_3/timer_0/compareReg_RNO_0[7]:B, 
  Timer_3/timer_0/compareReg_RNIPJC9[7]:A.
NET Timer_3/timer_0/N_177;  Timer_3/timer_0/compareReg_RNO[8]:A, 
  Timer_3/timer_0/compareReg_RNO_0[8]:Y.
NET Timer_3/timer_0/N_178;  Timer_3/timer_0/compareReg_RNO[9]:A, 
  Timer_3/timer_0/compareReg_RNO_0[9]:Y.
NET Timer_3/timer_0/N_179;  Timer_3/timer_0/compareReg_RNO[10]:A, 
  Timer_3/timer_0/compareReg_RNO_0[10]:Y.
NET Timer_3/timer_0/compareReg[10];  
  Timer_3/timer_0/compareReg_RNIDM4J[10]:A, 
  Timer_3/timer_0/bus_read_data_RNO_3[10]:A, 
  Timer_3/timer_0/compareReg_RNO_0[10]:B, 
  Timer_3/timer_0/compareReg[10]:Q.
NET Timer_3/timer_0/N_180;  Timer_3/timer_0/compareReg_RNO[11]:A, 
  Timer_3/timer_0/compareReg_RNO_0[11]:Y.
NET Timer_3/timer_0/compareReg[11];  
  Timer_3/timer_0/compareReg_RNIFU4J[11]:A, 
  Timer_3/timer_0/bus_read_data_RNO_1[11]:A, 
  Timer_3/timer_0/compareReg_RNO_0[11]:B, 
  Timer_3/timer_0/compareReg[11]:Q.
NET Timer_3/timer_0/N_181;  Timer_3/timer_0/compareReg_RNO[12]:A, 
  Timer_3/timer_0/compareReg_RNO_0[12]:Y.
NET Timer_3/timer_0/compareReg[12];  
  Timer_3/timer_0/compareReg_RNIH65J[12]:A, 
  Timer_3/timer_0/compareReg[12]:Q, 
  Timer_3/timer_0/compareReg_RNO_0[12]:B, 
  Timer_3/timer_0/bus_read_data_RNO_1[12]:A.
NET Timer_3/timer_0/N_182;  Timer_3/timer_0/compareReg_RNO[13]:A, 
  Timer_3/timer_0/compareReg_RNO_0[13]:Y.
NET Timer_3/timer_0/compareReg[13];  
  Timer_3/timer_0/compareReg_RNIJE5J[13]:A, 
  Timer_3/timer_0/compareReg[13]:Q, 
  Timer_3/timer_0/bus_read_data_RNO_1[13]:A, 
  Timer_3/timer_0/compareReg_RNO_0[13]:B.
NET Timer_3/timer_0/N_183;  Timer_3/timer_0/compareReg_RNO[14]:A, 
  Timer_3/timer_0/compareReg_RNO_0[14]:Y.
NET Timer_3/timer_0/N_184;  Timer_3/timer_0/compareReg_RNO[15]:A, 
  Timer_3/timer_0/compareReg_RNO_0[15]:Y.
NET Timer_3/timer_0/compareReg[15];  
  Timer_3/timer_0/bus_read_data_RNO_1[15]:A, 
  Timer_3/timer_0/compareReg_RNINU5J[15]:A, 
  Timer_3/timer_0/compareReg[15]:Q, 
  Timer_3/timer_0/compareReg_RNO_0[15]:B.
NET Timer_3/timer_0/N_185;  Timer_3/timer_0/compareReg_RNO[16]:A, 
  Timer_3/timer_0/compareReg_RNO_0[16]:Y.
NET Timer_3/timer_0/N_186;  Timer_3/timer_0/compareReg_RNO[17]:A, 
  Timer_3/timer_0/compareReg_RNO_0[17]:Y.
NET Timer_3/timer_0/compareReg[17];  
  Timer_3/timer_0/compareReg_RNIRE6J[17]:A, 
  Timer_3/timer_0/compareReg_RNO_0[17]:B, 
  Timer_3/timer_0/compareReg[17]:Q, 
  Timer_3/timer_0/bus_read_data_RNO_1[17]:A.
NET Timer_3/timer_0/N_187;  Timer_3/timer_0/compareReg_RNO[18]:A, 
  Timer_3/timer_0/compareReg_RNO_0[18]:Y.
NET Timer_3/timer_0/compareReg[18];  
  Timer_3/timer_0/bus_read_data_RNO_1[18]:A, 
  Timer_3/timer_0/compareReg[18]:Q, 
  Timer_3/timer_0/compareReg_RNITM6J[18]:A, 
  Timer_3/timer_0/compareReg_RNO_0[18]:B.
NET Timer_3/timer_0/N_369;  Timer_3/timer_0/compareReg_RNO_0[20]:
  S, Timer_3/timer_0/compareReg_RNO_0[0]:S, 
  Timer_3/timer_0/compareReg_RNO_0[21]:S, 
  Timer_3/timer_0/compareReg_RNO_0[23]:S, 
  Timer_3/timer_0/compareReg_RNO_0[1]:S, 
  Timer_3/timer_0/compareReg_RNO_0[25]:S, 
  Timer_3/timer_0/compareReg_RNO_0[30]:S, 
  Timer_3/timer_0/compareReg_RNO_0[19]:S, 
  Timer_3/timer_0/compareReg_RNO_0[22]:S, 
  Timer_3/timer_0/compareReg_RNO_0[28]:S, 
  Timer_3/timer_0/compareReg_RNO_0[24]:S, 
  Timer_3/timer_0/compareReg_RNO_0[31]:S, 
  Timer_3/timer_0/compareReg_1_sqmuxa_i:Y, 
  Timer_3/timer_0/compareReg_RNO_0[26]:S, 
  Timer_3/timer_0/compareReg_RNO_0[29]:S, 
  Timer_3/timer_0/compareReg_RNO_0[27]:S, 
  Timer_3/timer_0/compareReg_RNO_0[18]:S.
NET Timer_3/timer_0/N_188;  Timer_3/timer_0/compareReg_RNO[19]:A, 
  Timer_3/timer_0/compareReg_RNO_0[19]:Y.
NET Timer_3/timer_0/compareReg[19];  
  Timer_3/timer_0/bus_read_data_RNO_1[19]:A, 
  Timer_3/timer_0/compareReg_RNO_0[19]:B, 
  Timer_3/timer_0/compareReg_RNIVU6J[19]:A, 
  Timer_3/timer_0/compareReg[19]:Q.
NET Timer_3/timer_0/N_189;  Timer_3/timer_0/compareReg_RNO[20]:A, 
  Timer_3/timer_0/compareReg_RNO_0[20]:Y.
NET Timer_3/timer_0/N_190;  Timer_3/timer_0/compareReg_RNO[21]:A, 
  Timer_3/timer_0/compareReg_RNO_0[21]:Y.
NET Timer_3/timer_0/compareReg[21];  
  Timer_3/timer_0/bus_read_data_RNO_1[21]:A, 
  Timer_3/timer_0/compareReg_RNO_0[21]:B, 
  Timer_3/timer_0/compareReg_RNIHU4J[21]:A, 
  Timer_3/timer_0/compareReg[21]:Q.
NET Timer_3/timer_0/N_191;  Timer_3/timer_0/compareReg_RNO[22]:A, 
  Timer_3/timer_0/compareReg_RNO_0[22]:Y.
NET Timer_3/timer_0/compareReg[22];  
  Timer_3/timer_0/compareReg_RNIJ65J[22]:A, 
  Timer_3/timer_0/compareReg_RNO_0[22]:B, 
  Timer_3/timer_0/bus_read_data_RNO_1[22]:A, 
  Timer_3/timer_0/compareReg[22]:Q.
NET Timer_3/timer_0/N_192;  Timer_3/timer_0/compareReg_RNO[23]:A, 
  Timer_3/timer_0/compareReg_RNO_0[23]:Y.
NET Timer_3/timer_0/N_193;  Timer_3/timer_0/compareReg_RNO[24]:A, 
  Timer_3/timer_0/compareReg_RNO_0[24]:Y.
NET Timer_3/timer_0/N_196;  Timer_3/timer_0/compareReg_RNO[27]:A, 
  Timer_3/timer_0/compareReg_RNO_0[27]:Y.
NET Timer_3/timer_0/compareReg[27];  
  Timer_3/timer_0/bus_read_data_RNO_1[27]:A, 
  Timer_3/timer_0/compareReg_RNITE6J[27]:A, 
  Timer_3/timer_0/compareReg_RNO_0[27]:B, 
  Timer_3/timer_0/compareReg[27]:Q.
NET Timer_3/timer_0/N_197;  Timer_3/timer_0/compareReg_RNO[28]:A, 
  Timer_3/timer_0/compareReg_RNO_0[28]:Y.
NET Timer_3/timer_0/N_198;  Timer_3/timer_0/compareReg_RNO[29]:A, 
  Timer_3/timer_0/compareReg_RNO_0[29]:Y.
NET Timer_3/timer_0/compareReg[29];  
  Timer_3/timer_0/compareReg_RNI1V6J[29]:A, 
  Timer_3/timer_0/bus_read_data_RNO_1[29]:A, 
  Timer_3/timer_0/compareReg_RNO_0[29]:B, 
  Timer_3/timer_0/compareReg[29]:Q.
NET Timer_3/timer_0/N_199;  Timer_3/timer_0/compareReg_RNO[30]:A, 
  Timer_3/timer_0/compareReg_RNO_0[30]:Y.
NET Timer_3/timer_0/compareReg[25];  
  Timer_3/timer_0/bus_read_data_RNO_3[25]:A, 
  Timer_3/timer_0/compareReg_RNO_0[25]:B, 
  Timer_3/timer_0/compareReg_RNIPU5J[25]:A, 
  Timer_3/timer_0/compareReg[25]:Q.
NET Timer_3/timer_0/controlReg_RNO_1[13];  
  Timer_3/timer_0/controlReg[13]:D, 
  Timer_3/timer_0/controlReg_RNO[13]:Y.
NET Timer_3/timer_0/controlReg_RNO_1[14];  
  Timer_3/timer_0/controlReg[14]:D, 
  Timer_3/timer_0/controlReg_RNO[14]:Y.
NET Timer_3/timer_0/controlReg_RNO_1[15];  
  Timer_3/timer_0/controlReg[15]:D, 
  Timer_3/timer_0/controlReg_RNO[15]:Y.
NET Timer_3/timer_0/controlReg_RNO_1[16];  
  Timer_3/timer_0/controlReg[16]:D, 
  Timer_3/timer_0/controlReg_RNO[16]:Y.
NET Timer_3/timer_0/controlReg_RNO_1[17];  
  Timer_3/timer_0/controlReg[17]:D, 
  Timer_3/timer_0/controlReg_RNO[17]:Y.
NET Timer_3/timer_0/controlReg_RNO_1[18];  
  Timer_3/timer_0/controlReg[18]:D, 
  Timer_3/timer_0/controlReg_RNO[18]:Y.
NET Timer_3/timer_0/controlReg_RNO_1[19];  
  Timer_3/timer_0/controlReg[19]:D, 
  Timer_3/timer_0/controlReg_RNO[19]:Y.
NET Timer_3/timer_0/controlReg_RNO_1[20];  
  Timer_3/timer_0/controlReg[20]:D, 
  Timer_3/timer_0/controlReg_RNO[20]:Y.
NET Timer_3/timer_0/controlReg_RNO_1[21];  
  Timer_3/timer_0/controlReg[21]:D, 
  Timer_3/timer_0/controlReg_RNO[21]:Y.
NET Timer_3/timer_0/controlReg_RNO_1[22];  
  Timer_3/timer_0/controlReg[22]:D, 
  Timer_3/timer_0/controlReg_RNO[22]:Y.
NET Timer_3/timer_0/controlReg_RNO_1[23];  
  Timer_3/timer_0/controlReg[23]:D, 
  Timer_3/timer_0/controlReg_RNO[23]:Y.
NET Timer_3/timer_0/controlReg_RNO_1[24];  
  Timer_3/timer_0/controlReg[24]:D, 
  Timer_3/timer_0/controlReg_RNO[24]:Y.
NET Timer_3/timer_0/controlReg_RNO_1[25];  
  Timer_3/timer_0/controlReg[25]:D, 
  Timer_3/timer_0/controlReg_RNO[25]:Y.
NET Timer_3/timer_0/controlReg_RNO_1[26];  
  Timer_3/timer_0/controlReg[26]:D, 
  Timer_3/timer_0/controlReg_RNO[26]:Y.
NET Timer_3/timer_0/controlReg_RNO_1[27];  
  Timer_3/timer_0/controlReg[27]:D, 
  Timer_3/timer_0/controlReg_RNO[27]:Y.
NET Timer_3/timer_0/controlReg_RNO_1[28];  
  Timer_3/timer_0/controlReg[28]:D, 
  Timer_3/timer_0/controlReg_RNO[28]:Y.
NET Timer_3/timer_0/controlReg_RNO_1[29];  
  Timer_3/timer_0/controlReg[29]:D, 
  Timer_3/timer_0/controlReg_RNO[29]:Y.
NET Timer_3/timer_0/controlReg_RNO_1[30];  
  Timer_3/timer_0/controlReg[30]:D, 
  Timer_3/timer_0/controlReg_RNO[30]:Y.
NET Timer_3/timer_0/overflowReg_RNO_1[2];  
  Timer_3/timer_0/overflowReg[2]:D, 
  Timer_3/timer_0/overflowReg_RNO[2]:Y.
NET Timer_3/timer_0/overflowReg_RNO_1[3];  
  Timer_3/timer_0/overflowReg[3]:D, 
  Timer_3/timer_0/overflowReg_RNO[3]:Y.
NET Timer_3/timer_0/overflowReg_RNO_1[4];  
  Timer_3/timer_0/overflowReg[4]:D, 
  Timer_3/timer_0/overflowReg_RNO[4]:Y.
NET Timer_3/timer_0/N_72;  Timer_3/timer_0/overflowReg[5]:D, 
  Timer_3/timer_0/overflowReg_RNO[5]:Y.
NET Timer_3/timer_0/N_74;  Timer_3/timer_0/overflowReg[6]:D, 
  Timer_3/timer_0/overflowReg_RNO[6]:Y.
NET Timer_3/timer_0/N_76;  Timer_3/timer_0/overflowReg[7]:D, 
  Timer_3/timer_0/overflowReg_RNO[7]:Y.
NET Timer_3/timer_0/N_78;  Timer_3/timer_0/overflowReg[8]:D, 
  Timer_3/timer_0/overflowReg_RNO[8]:Y.
NET Timer_3/timer_0/N_80;  Timer_3/timer_0/overflowReg[9]:D, 
  Timer_3/timer_0/overflowReg_RNO[9]:Y.
NET Timer_3/timer_0/N_82;  Timer_3/timer_0/overflowReg[10]:D, 
  Timer_3/timer_0/overflowReg_RNO[10]:Y.
NET Timer_3/timer_0/N_84;  Timer_3/timer_0/overflowReg[11]:D, 
  Timer_3/timer_0/overflowReg_RNO[11]:Y.
NET Timer_3/timer_0/N_86;  Timer_3/timer_0/overflowReg[12]:D, 
  Timer_3/timer_0/overflowReg_RNO[12]:Y.
NET Timer_3/timer_0/N_88;  Timer_3/timer_0/overflowReg[13]:D, 
  Timer_3/timer_0/overflowReg_RNO[13]:Y.
NET Timer_3/timer_0/N_92;  Timer_3/timer_0/overflowReg[15]:D, 
  Timer_3/timer_0/overflowReg_RNO[15]:Y.
NET Timer_3/timer_0/N_94;  Timer_3/timer_0/overflowReg[16]:D, 
  Timer_3/timer_0/overflowReg_RNO[16]:Y.
NET Timer_3/timer_0/N_98;  Timer_3/timer_0/overflowReg[18]:D, 
  Timer_3/timer_0/overflowReg_RNO[18]:Y.
NET Timer_3/timer_0/N_100;  Timer_3/timer_0/overflowReg[19]:D, 
  Timer_3/timer_0/overflowReg_RNO[19]:Y.
NET Timer_3/timer_0/N_102;  Timer_3/timer_0/overflowReg[20]:D, 
  Timer_3/timer_0/overflowReg_RNO[20]:Y.
NET Timer_3/timer_0/overflowReg_RNO_1[21];  
  Timer_3/timer_0/overflowReg[21]:D, 
  Timer_3/timer_0/overflowReg_RNO[21]:Y.
NET Timer_3/timer_0/overflowReg_RNO_1[22];  
  Timer_3/timer_0/overflowReg[22]:D, 
  Timer_3/timer_0/overflowReg_RNO[22]:Y.
NET Timer_3/timer_0/overflowReg_RNO_1[23];  
  Timer_3/timer_0/overflowReg[23]:D, 
  Timer_3/timer_0/overflowReg_RNO[23]:Y.
NET Timer_3/timer_0/overflowReg_RNO_1[24];  
  Timer_3/timer_0/overflowReg[24]:D, 
  Timer_3/timer_0/overflowReg_RNO[24]:Y.
NET Timer_3/timer_0/overflowReg_RNO_1[25];  
  Timer_3/timer_0/overflowReg[25]:D, 
  Timer_3/timer_0/overflowReg_RNO[25]:Y.
NET Timer_3/timer_0/overflowReg_RNO_1[26];  
  Timer_3/timer_0/overflowReg[26]:D, 
  Timer_3/timer_0/overflowReg_RNO[26]:Y.
NET Timer_3/timer_0/overflowReg_RNO_1[27];  
  Timer_3/timer_0/overflowReg[27]:D, 
  Timer_3/timer_0/overflowReg_RNO[27]:Y.
NET Timer_3/timer_0/overflowReg_RNO_1[28];  
  Timer_3/timer_0/overflowReg[28]:D, 
  Timer_3/timer_0/overflowReg_RNO[28]:Y.
NET Timer_3/timer_0/overflowReg_RNO_1[29];  
  Timer_3/timer_0/overflowReg[29]:D, 
  Timer_3/timer_0/overflowReg_RNO[29]:Y.
NET Timer_3/timer_0/overflowReg_RNO_1[30];  
  Timer_3/timer_0/overflowReg[30]:D, 
  Timer_3/timer_0/overflowReg_RNO[30]:Y.
NET Timer_3/timer_0/overflowReg_RNO_1[31];  
  Timer_3/timer_0/overflowReg[31]:D, 
  Timer_3/timer_0/overflowReg_RNO[31]:Y.
NET Timer_3/timer_0/overflowReg[17];  
  Timer_3/timer_0/overflowReg_RNO_0[17]:A, 
  Timer_3/timer_0/overflowReg[17]:Q, 
  Timer_3/timer_0/bus_read_data_RNO_3[17]:A, 
  Timer_3/timer_0/overflowReg_RNIK9MG[17]:A.
NET Timer_3/timer_0/overflowReg[14];  
  Timer_3/timer_0/overflowReg_RNIETLG[14]:A, 
  Timer_3/timer_0/overflowReg_RNO_0[14]:A, 
  Timer_3/timer_0/bus_read_data_RNO_3[14]:A, 
  Timer_3/timer_0/overflowReg[14]:Q.
NET Timer_3/timer_0/N_522;  Timer_3/timer_0/counterReg[0]:D, 
  Timer_3/timer_0/counterReg_RNO[0]:Y.
NET Timer_3/timer_0/N_59;  Timer_3/timer_0/counterReg[31]:D, 
  Timer_3/timer_0/counterReg_RNO[31]:Y.
NET Timer_3/timer_0/compareReg[31];  
  Timer_3/timer_0/bus_read_data_RNO_3[31]:A, 
  Timer_3/timer_0/compareReg[31]:Q, 
  Timer_3/timer_0/compareReg_RNO_0[31]:B, 
  Timer_3/timer_0/compareReg_RNIJU4J[31]:A.
NET Timer_3/timer_0/N_22;  Timer_3/timer_0/counterReg[2]:D, 
  Timer_3/timer_0/counterReg_RNO[2]:Y.
NET Timer_3/timer_0/N_24;  Timer_3/timer_0/counterReg[3]:D, 
  Timer_3/timer_0/counterReg_RNO[3]:Y.
NET Timer_3/timer_0/N_56;  Timer_3/timer_0/counterReg_RNO[3]:B, 
  Timer_3/timer_0/counterReg_RNIITQ11[3]:B, 
  Timer_3/timer_0/counterReg_RNI46CP[2]:Y.
NET Timer_3/timer_0/N_26;  Timer_3/timer_0/counterReg[4]:D, 
  Timer_3/timer_0/counterReg_RNO[4]:Y.
NET Timer_3/timer_0/N_553;  Timer_3/timer_0/counterReg_RNO[4]:B, 
  Timer_3/timer_0/counterReg_RNI1L9A1[4]:B, 
  Timer_3/timer_0/counterReg_RNIITQ11[3]:Y.
NET Timer_3/timer_0/N_28;  Timer_3/timer_0/counterReg[5]:D, 
  Timer_3/timer_0/counterReg_RNO[5]:Y.
NET Timer_3/timer_0/N_58;  Timer_3/timer_0/counterReg_RNO[5]:B, 
  Timer_3/timer_0/counterReg_RNIHCOI1[5]:B, 
  Timer_3/timer_0/counterReg_RNI1L9A1[4]:Y.
NET Timer_3/timer_0/N_30;  Timer_3/timer_0/counterReg[6]:D, 
  Timer_3/timer_0/counterReg_RNO[6]:Y.
NET Timer_3/timer_0/N_60;  Timer_3/timer_0/counterReg_RNO[6]:B, 
  Timer_3/timer_0/counterReg_RNIHCOI1[5]:Y, 
  Timer_3/timer_0/counterReg_RNI247R1[6]:B.
NET Timer_3/timer_0/compareReg_RNO_1[2];  
  Timer_3/timer_0/compareReg[2]:D, 
  Timer_3/timer_0/compareReg_RNO[2]:Y.
NET Timer_3/timer_0/compareReg_RNO_1[3];  
  Timer_3/timer_0/compareReg[3]:D, 
  Timer_3/timer_0/compareReg_RNO[3]:Y.
NET Timer_3/timer_0/compareReg_RNO_1[4];  
  Timer_3/timer_0/compareReg[4]:D, 
  Timer_3/timer_0/compareReg_RNO[4]:Y.
NET Timer_3/timer_0/compareReg_RNO_1[5];  
  Timer_3/timer_0/compareReg[5]:D, 
  Timer_3/timer_0/compareReg_RNO[5]:Y.
NET Timer_3/timer_0/controlReg_RNO_1[1];  
  Timer_3/timer_0/controlReg[1]:D, 
  Timer_3/timer_0/controlReg_RNO[1]:Y.
NET Timer_3/timer_0/controlReg_RNO_1[2];  
  Timer_3/timer_0/controlReg[2]:D, 
  Timer_3/timer_0/controlReg_RNO[2]:Y.
NET Timer_3/timer_0/controlReg_RNO_1[3];  
  Timer_3/timer_0/controlReg[3]:D, 
  Timer_3/timer_0/controlReg_RNO[3]:Y.
NET Timer_3/timer_0/controlReg_RNO_1[4];  
  Timer_3/timer_0/controlReg[4]:D, 
  Timer_3/timer_0/controlReg_RNO[4]:Y.
NET Timer_3/timer_0/controlReg_RNO_1[5];  
  Timer_3/timer_0/controlReg[5]:D, 
  Timer_3/timer_0/controlReg_RNO[5]:Y.
NET Timer_3/timer_0/controlReg_RNO_1[6];  
  Timer_3/timer_0/controlReg[6]:D, 
  Timer_3/timer_0/controlReg_RNO[6]:Y.
NET Timer_3/timer_0/controlReg_RNO_1[7];  
  Timer_3/timer_0/controlReg[7]:D, 
  Timer_3/timer_0/controlReg_RNO[7]:Y.
NET Timer_3/timer_0/controlReg_RNO_1[8];  
  Timer_3/timer_0/controlReg[8]:D, 
  Timer_3/timer_0/controlReg_RNO[8]:Y.
NET Timer_3/timer_0/controlReg_RNO_1[9];  
  Timer_3/timer_0/controlReg[9]:D, 
  Timer_3/timer_0/controlReg_RNO[9]:Y.
NET Timer_3/timer_0/controlReg_RNO_1[10];  
  Timer_3/timer_0/controlReg[10]:D, 
  Timer_3/timer_0/controlReg_RNO[10]:Y.
NET Timer_3/timer_0/controlReg_RNO_1[11];  
  Timer_3/timer_0/controlReg[11]:D, 
  Timer_3/timer_0/controlReg_RNO[11]:Y.
NET Timer_3/timer_0/controlReg_RNO_1[12];  
  Timer_3/timer_0/controlReg[12]:D, 
  Timer_3/timer_0/controlReg_RNO[12]:Y.
NET Timer_3/timer_0/compareReg_RNO_1[19];  
  Timer_3/timer_0/compareReg[19]:D, 
  Timer_3/timer_0/compareReg_RNO[19]:Y.
NET Timer_3/timer_0/compareReg_RNO_1[20];  
  Timer_3/timer_0/compareReg[20]:D, 
  Timer_3/timer_0/compareReg_RNO[20]:Y.
NET Timer_3/timer_0/compareReg_RNO_1[21];  
  Timer_3/timer_0/compareReg[21]:D, 
  Timer_3/timer_0/compareReg_RNO[21]:Y.
NET Timer_3/timer_0/compareReg_RNO_1[22];  
  Timer_3/timer_0/compareReg[22]:D, 
  Timer_3/timer_0/compareReg_RNO[22]:Y.
NET Timer_3/timer_0/compareReg_RNO_1[23];  
  Timer_3/timer_0/compareReg[23]:D, 
  Timer_3/timer_0/compareReg_RNO[23]:Y.
NET Timer_3/timer_0/compareReg_RNO_1[24];  
  Timer_3/timer_0/compareReg[24]:D, 
  Timer_3/timer_0/compareReg_RNO[24]:Y.
NET Timer_3/timer_0/compareReg_RNO_1[27];  
  Timer_3/timer_0/compareReg[27]:D, 
  Timer_3/timer_0/compareReg_RNO[27]:Y.
NET Timer_3/timer_0/compareReg_RNO_1[28];  
  Timer_3/timer_0/compareReg[28]:D, 
  Timer_3/timer_0/compareReg_RNO[28]:Y.
NET Timer_3/timer_0/compareReg_RNO_1[29];  
  Timer_3/timer_0/compareReg[29]:D, 
  Timer_3/timer_0/compareReg_RNO[29]:Y.
NET Timer_3/timer_0/compareReg_RNO_1[30];  
  Timer_3/timer_0/compareReg[30]:D, 
  Timer_3/timer_0/compareReg_RNO[30]:Y.
NET Timer_3/timer_0/compareReg_RNO_1[6];  
  Timer_3/timer_0/compareReg[6]:D, 
  Timer_3/timer_0/compareReg_RNO[6]:Y.
NET Timer_3/timer_0/compareReg_RNO_1[7];  
  Timer_3/timer_0/compareReg[7]:D, 
  Timer_3/timer_0/compareReg_RNO[7]:Y.
NET Timer_3/timer_0/compareReg_RNO_1[8];  
  Timer_3/timer_0/compareReg[8]:D, 
  Timer_3/timer_0/compareReg_RNO[8]:Y.
NET Timer_3/timer_0/compareReg_RNO_1[9];  
  Timer_3/timer_0/compareReg[9]:D, 
  Timer_3/timer_0/compareReg_RNO[9]:Y.
NET Timer_3/timer_0/compareReg_RNO_1[10];  
  Timer_3/timer_0/compareReg[10]:D, 
  Timer_3/timer_0/compareReg_RNO[10]:Y.
NET Timer_3/timer_0/compareReg_RNO_1[11];  
  Timer_3/timer_0/compareReg[11]:D, 
  Timer_3/timer_0/compareReg_RNO[11]:Y.
NET Timer_3/timer_0/compareReg_RNO_1[12];  
  Timer_3/timer_0/compareReg[12]:D, 
  Timer_3/timer_0/compareReg_RNO[12]:Y.
NET Timer_3/timer_0/compareReg_RNO_1[13];  
  Timer_3/timer_0/compareReg[13]:D, 
  Timer_3/timer_0/compareReg_RNO[13]:Y.
NET Timer_3/timer_0/compareReg_RNO_1[14];  
  Timer_3/timer_0/compareReg[14]:D, 
  Timer_3/timer_0/compareReg_RNO[14]:Y.
NET Timer_3/timer_0/compareReg_RNO_1[15];  
  Timer_3/timer_0/compareReg[15]:D, 
  Timer_3/timer_0/compareReg_RNO[15]:Y.
NET Timer_3/timer_0/compareReg_RNO_1[16];  
  Timer_3/timer_0/compareReg[16]:D, 
  Timer_3/timer_0/compareReg_RNO[16]:Y.
NET Timer_3/timer_0/compareReg_RNO_1[17];  
  Timer_3/timer_0/compareReg[17]:D, 
  Timer_3/timer_0/compareReg_RNO[17]:Y.
NET Timer_3/timer_0/compareReg_RNO_1[18];  
  Timer_3/timer_0/compareReg[18]:D, 
  Timer_3/timer_0/compareReg_RNO[18]:Y.
NET Timer_3/timer_0/overflowReset;  
  Timer_3/timer_0/overflowReset_RNI19DS:A, 
  Timer_3/timer_0/overflowReset_RNI4E111_0:C, 
  Timer_3/timer_0/interrupt_status_RNO_2[1]:B, 
  Timer_3/timer_0/overflowReset_RNI4E111:B, 
  Timer_3/timer_0/timer_interrupt_RNO_2:A, 
  Timer_3/timer_0/overflowReset_RNIDKE91:B, 
  Timer_3/timer_0/overflowReset:Q.
NET Timer_3/timer_0/overflowReg_RNO_1[1];  
  Timer_3/timer_0/overflowReg[1]:D, 
  Timer_3/timer_0/overflowReg_RNO[1]:Y.
NET Timer_3/timer_0/N_106;  Timer_3/timer_0/overflowReg_RNO[1]:A, 
  Timer_3/timer_0/overflowReg_RNO_0[1]:Y.
NET Timer_3/timer_0/counterRege;  Timer_3/timer_0/counterReg[24]:
  E, Timer_3/timer_0/counterReg[6]:E, 
  Timer_3/timer_0/controlReg_RNIB4VQ1_0[0]:Y, 
  Timer_3/timer_0/counterReg[25]:E, Timer_3/timer_0/counterReg[2]:
  E, Timer_3/timer_0/counterReg[7]:E, 
  Timer_3/timer_0/counterReg[4]:E, Timer_3/timer_0/counterReg[9]:
  E, Timer_3/timer_0/counterReg[3]:E, 
  Timer_3/timer_0/counterReg[31]:E, 
  Timer_3/timer_0/counterReg[29]:E, 
  Timer_3/timer_0/counterReg[28]:E, Timer_3/timer_0/counterReg[8]:
  E, Timer_3/timer_0/counterReg[5]:E, 
  Timer_3/timer_0/counterReg[26]:E, 
  Timer_3/timer_0/counterReg[27]:E, 
  Timer_3/timer_0/counterReg[30]:E.
NET Timer_3/timer_0/compareReg_RNO_1[31];  
  Timer_3/timer_0/compareReg[31]:D, 
  Timer_3/timer_0/compareReg_RNO[31]:Y.
NET Timer_3/timer_0/N_200;  Timer_3/timer_0/compareReg_RNO[31]:A, 
  Timer_3/timer_0/compareReg_RNO_0[31]:Y.
NET Timer_3/timer_0/N_96;  Timer_3/timer_0/overflowReg[17]:D, 
  Timer_3/timer_0/overflowReg_RNO[17]:Y.
NET Timer_3/timer_0/N_122;  Timer_3/timer_0/overflowReg_RNO[17]:A, 
  Timer_3/timer_0/overflowReg_RNO_0[17]:Y.
NET Timer_3/timer_0/N_90;  Timer_3/timer_0/overflowReg[14]:D, 
  Timer_3/timer_0/overflowReg_RNO[14]:Y.
NET Timer_3/timer_0/N_119;  Timer_3/timer_0/overflowReg_RNO[14]:A, 
  Timer_3/timer_0/overflowReg_RNO_0[14]:Y.
NET Timer_3/timer_0/controlReg_RNO_1[31];  
  Timer_3/timer_0/controlReg[31]:D, 
  Timer_3/timer_0/controlReg_RNO[31]:Y.
NET Timer_3/timer_0/N_168;  Timer_3/timer_0/controlReg_RNO[31]:A, 
  Timer_3/timer_0/controlReg_RNO_0[31]:Y.
NET Timer_3/timer_0/compareReg_RNO_1[26];  
  Timer_3/timer_0/compareReg[26]:D, 
  Timer_3/timer_0/compareReg_RNO[26]:Y.
NET Timer_3/timer_0/N_195;  Timer_3/timer_0/compareReg_RNO[26]:A, 
  Timer_3/timer_0/compareReg_RNO_0[26]:Y.
NET Timer_3/timer_0/compareReg_RNO_1[25];  
  Timer_3/timer_0/compareReg[25]:D, 
  Timer_3/timer_0/compareReg_RNO[25]:Y.
NET Timer_3/timer_0/N_194;  Timer_3/timer_0/compareReg_RNO[25]:A, 
  Timer_3/timer_0/compareReg_RNO_0[25]:Y.
NET Timer_3/timer_0/compareReg_RNO_1[1];  
  Timer_3/timer_0/compareReg[1]:D, 
  Timer_3/timer_0/compareReg_RNO[1]:Y.
NET Timer_3/timer_0/N_170;  Timer_3/timer_0/compareReg_RNO[1]:A, 
  Timer_3/timer_0/compareReg_RNO_0[1]:Y.
NET Timer_3/timer_0/N_137;  Timer_3/timer_0/controlReg_RNO[0]:A, 
  Timer_3/timer_0/controlReg_RNO_0[0]:Y.
NET Timer_3/timer_0/controlReg_RNO_1[0];  
  Timer_3/timer_0/controlReg[0]:D, 
  Timer_3/timer_0/controlReg_RNO[0]:Y.
NET Timer_3/timer_0/N_70;  Timer_3/timer_0/timer_interrupt_RNO:A, 
  Timer_3/timer_0/timer_interrupt_RNO_0:Y.
NET Timer_3/timer_0/timer_interrupt_1_sqmuxa;  
  Timer_3/timer_0/timer_interrupt_RNO_0:A, 
  Timer_3/timer_0/timer_interrupt_RNO_1:Y.
NET Timer_3/timer_0/timer_interrupt;  Timer_3/timer_0/fabint_RNO:
  A, Timer_3/timer_0/timer_interrupt:Q, 
  Timer_3/timer_0/timer_interrupt_RNO_0:B.
NET Timer_3/timer_0/counterReg_2_sqmuxa;  
  Timer_3/timer_0/timer_interrupt_RNO_0:S, 
  Timer_3/timer_0/timer_interrupt_RNO_2:Y.
NET Timer_3/timer_0/N_68;  
  Timer_3/timer_0/interrupt_status_RNO[0]:A, 
  Timer_3/timer_0/interrupt_status_RNO_0[0]:Y.
NET Timer_3/timer_0/interrupt_status_11[0];  
  Timer_3/timer_0/interrupt_status_RNO_0[0]:A, 
  Timer_3/timer_0/interrupt_status_RNO_1[0]:Y.
NET Timer_3/timer_0/interrupt_status[0];  
  Timer_3/timer_0/interrupt_status_RNO_1[0]:A, 
  Timer_3/timer_0/interrupt_status_RNO_0[0]:B, 
  Timer_3/timer_0/bus_read_data_RNO_3[0]:A, 
  Timer_3/timer_0/interrupt_status[0]:Q.
NET Timer_3/timer_0/interrupt_status_0_sqmuxa;  
  Timer_3/timer_0/interrupt_status_RNO_0[0]:S, 
  Timer_3/timer_0/overflowReset_RNI4E111:Y, 
  Timer_3/timer_0/interrupt_status_RNO_0[1]:S.
NET Timer_3/timer_0/N_105;  Timer_3/timer_0/overflowReg_RNO[0]:A, 
  Timer_3/timer_0/overflowReg_RNO_0[0]:Y.
NET Timer_3/timer_0/N_169;  Timer_3/timer_0/compareReg_RNO[0]:A, 
  Timer_3/timer_0/compareReg_RNO_0[0]:Y.
NET Timer_3/timer_0/overflowReg_RNO_1[0];  
  Timer_3/timer_0/overflowReg[0]:D, 
  Timer_3/timer_0/overflowReg_RNO[0]:Y.
NET Timer_3/timer_0/interrupt_status_RNO_1[0];  
  Timer_3/timer_0/interrupt_status[0]:D, 
  Timer_3/timer_0/interrupt_status_RNO[0]:Y.
NET Timer_3/timer_0/timer_interrupt_RNO_1;  
  Timer_3/timer_0/timer_interrupt:D, 
  Timer_3/timer_0/timer_interrupt_RNO:Y.
NET Timer_3/timer_0/fabint_RNO_1;  Timer_3/timer_0/fabint:D, 
  Timer_3/timer_0/fabint_RNO:Y.
NET Timer_3/timer_0/compareReg_RNO_1[0];  
  Timer_3/timer_0/compareReg[0]:D, 
  Timer_3/timer_0/compareReg_RNO[0]:Y.
NET Timer_3/timer_0/reset_interrupt_RNO_1;  
  Timer_3/timer_0/reset_interrupt:D, 
  Timer_3/timer_0/reset_interrupt_RNO:Y.
NET Timer_3/timer_0/N_71;  Timer_3/timer_0/reset_interrupt_RNO:A, 
  Timer_3/timer_0/reset_interrupt_RNO_0:Y.
NET Timer_3/timer_0/interrupt_status_RNO_1[1];  
  Timer_3/timer_0/interrupt_status[1]:D, 
  Timer_3/timer_0/interrupt_status_RNO[1]:Y.
NET Timer_3/timer_0/N_69;  
  Timer_3/timer_0/interrupt_status_RNO[1]:A, 
  Timer_3/timer_0/interrupt_status_RNO_0[1]:Y.
NET Timer_3/timer_0/un1_bus_write_en_1;  
  Timer_3/timer_0/reset_interrupt_RNO_0:S, 
  Timer_3/timer_0/reset_interrupt_RNO_2:Y.
NET Timer_3/timer_0/interrupt_status_11[1];  
  Timer_3/timer_0/interrupt_status_RNO_0[1]:A, 
  Timer_3/timer_0/interrupt_status_RNO_1[1]:Y.
NET Timer_3/timer_0/N_416;  
  Timer_3/timer_0/interrupt_status_RNO_1[1]:C, 
  Timer_3/timer_0/interrupt_status_RNO_2[1]:Y.
NET Timer_3/timer_0/reset_interrupt_1_sqmuxa;  
  Timer_3/timer_0/reset_interrupt_RNO_0:A, 
  Timer_3/timer_0/reset_interrupt_RNO_1:Y.
NET Timer_1/BUS_READ_EN;  Timer_1/timer_0/un1_fabint8_0:A, 
  Timer_1/BUS_READ_EN_0_a5_0_a5:Y, 
  Timer_1/timer_0/reset_interrupt_RNO_2:A, 
  Timer_1/timer_0/un1_fabint8_0_0_0:A, 
  Timer_1/timer_0/reset_interrupt_RNO_1:B, 
  Timer_1/timer_0/overflowReset_RNO_2:B.
NET Timer_1/BUS_WRITE_EN;  Timer_1/timer_0/compareReg_1_sqmuxa_i:
  A, Timer_1/BUS_WRITE_EN_0_a5_0_a5:Y, 
  Timer_1/timer_0/controlReg_1_sqmuxa_i:A, 
  Timer_1/timer_0/overflowReset_RNO_0:A, 
  Timer_1/timer_0/WRITE_overflowReset8_0_a2_RNIFK6U2:A, 
  Timer_1/timer_0/compareReg_1_sqmuxa_i_0:A, 
  Timer_1/timer_0/reset_interrupt_RNO_2:C, 
  Timer_1/timer_0/WRITE_overflowReset8_0_a2_0_RNIIRNT2:A, 
  Timer_1/timer_0/controlReg_1_sqmuxa_i_0:A.
NET Timer_1/timer_0/overflowReset_0_sqmuxa_0;  
  Timer_1/timer_0/overflowReg_RNO_0[18]:S, 
  Timer_1/timer_0/overflowReg_RNO_0[13]:S, 
  Timer_1/timer_0/overflowReg_RNO_0[7]:S, 
  Timer_1/timer_0/overflowReg_RNO_0[9]:S, 
  Timer_1/timer_0/overflowReg_RNO_0[12]:S, 
  Timer_1/timer_0/overflowReg_RNO_0[6]:S, 
  Timer_1/timer_0/overflowReg_RNO_0[14]:S, 
  Timer_1/timer_0/overflowReg_RNO_0[8]:S, 
  Timer_1/timer_0/overflowReg_RNO_0[4]:S, 
  Timer_1/timer_0/overflowReg_RNO_0[3]:S, 
  Timer_1/timer_0/overflowReg_RNO_0[10]:S, 
  Timer_1/timer_0/overflowReg_RNO_0[15]:S, 
  Timer_1/timer_0/overflowReg_RNO_0[5]:S, 
  Timer_1/timer_0/overflowReg_RNO_0[0]:S, 
  Timer_1/timer_0/overflowReg_RNO_0[2]:S, 
  Timer_1/timer_0/overflowReg_RNO_0[16]:S, 
  Timer_1/timer_0/WRITE_overflowReset8_0_a2_0_RNIIRNT2:Y, 
  Timer_1/timer_0/overflowReg_RNO_0[11]:S.
NET Timer_1/timer_0/N_370_0;  Timer_1/timer_0/controlReg_RNO_0[9]:
  S, Timer_1/timer_0/controlReg_RNO_0[5]:S, 
  Timer_1/timer_0/controlReg_RNO_0[6]:S, 
  Timer_1/timer_0/controlReg_RNO_0[12]:S, 
  Timer_1/timer_0/controlReg_RNO_0[8]:S, 
  Timer_1/timer_0/controlReg_RNO_0[4]:S, 
  Timer_1/timer_0/controlReg_RNO_0[13]:S, 
  Timer_1/timer_0/controlReg_RNO_0[15]:S, 
  Timer_1/timer_0/controlReg_RNO_0[10]:S, 
  Timer_1/timer_0/controlReg_RNO_0[16]:S, 
  Timer_1/timer_0/controlReg_RNO_0[14]:S, 
  Timer_1/timer_0/controlReg_RNO_0[11]:S, 
  Timer_1/timer_0/controlReg_RNO_0[7]:S, 
  Timer_1/timer_0/controlReg_RNO_0[1]:S, 
  Timer_1/timer_0/controlReg_RNO_0[2]:S, 
  Timer_1/timer_0/controlReg_RNO_0[3]:S, 
  Timer_1/timer_0/controlReg_1_sqmuxa_i_0:Y.
NET Timer_1/timer_0/N_369_0;  
  Timer_1/timer_0/compareReg_RNO_0[11]:S, 
  Timer_1/timer_0/compareReg_RNO_0[3]:S, 
  Timer_1/timer_0/compareReg_RNO_0[9]:S, 
  Timer_1/timer_0/compareReg_RNO_0[16]:S, 
  Timer_1/timer_0/compareReg_RNO_0[10]:S, 
  Timer_1/timer_0/compareReg_RNO_0[13]:S, 
  Timer_1/timer_0/compareReg_RNO_0[5]:S, 
  Timer_1/timer_0/compareReg_RNO_0[15]:S, 
  Timer_1/timer_0/compareReg_1_sqmuxa_i_0:Y, 
  Timer_1/timer_0/compareReg_RNO_0[12]:S, 
  Timer_1/timer_0/compareReg_RNO_0[8]:S, 
  Timer_1/timer_0/compareReg_RNO_0[6]:S, 
  Timer_1/timer_0/compareReg_RNO_0[17]:S, 
  Timer_1/timer_0/compareReg_RNO_0[7]:S, 
  Timer_1/timer_0/compareReg_RNO_0[14]:S, 
  Timer_1/timer_0/compareReg_RNO_0[2]:S, 
  Timer_1/timer_0/compareReg_RNO_0[4]:S.
NET Timer_1/timer_0/un1_nreset_i_1_0;  
  Timer_1/timer_0/counterReg_RNO[29]:B, 
  Timer_1/timer_0/counterReg_RNO[23]:C, 
  Timer_1/timer_0/overflowReset_RNIHCL5G_0:Y, 
  Timer_1/timer_0/counterReg_RNO[1]:C, 
  Timer_1/timer_0/counterReg_RNO[24]:C, 
  Timer_1/timer_0/counterReg_RNO[30]:C, 
  Timer_1/timer_0/counterReg_RNO[12]:C, 
  Timer_1/timer_0/counterReg_RNO[25]:C, 
  Timer_1/timer_0/counterReg_RNO[10]:C, 
  Timer_1/timer_0/counterReg_RNO[8]:C, 
  Timer_1/timer_0/counterReg_RNO[28]:C, 
  Timer_1/timer_0/counterReg_RNO[20]:C, 
  Timer_1/timer_0/counterReg_RNO[26]:C, 
  Timer_1/timer_0/counterReg_RNO[13]:C, 
  Timer_1/timer_0/counterReg_RNO[11]:C, 
  Timer_1/timer_0/counterReg_RNO[7]:C, 
  Timer_1/timer_0/counterReg_RNO[27]:B.
NET Timer_1/timer_0/counterReg8;  
  Timer_1/timer_0/overflowReset_RNIHCL5G_0:A, 
  Timer_1/timer_0/timer_interrupt_RNO_1:S, 
  Timer_1/timer_0/interrupt_status_RNO_1[0]:A, 
  Timer_1/timer_0/overflowReg_RNISUBNF[12]:Y, 
  Timer_1/timer_0/interrupt_status_RNO_1[1]:B, 
  Timer_1/timer_0/overflowReset_RNIHCL5G:A.
NET Timer_1/timer_0/N_409;  
  Timer_1/timer_0/overflowReset_RNIHCL5G_0:B, 
  Timer_1/timer_0/controlReg_RNIRMKK_0[0]:C, 
  Timer_1/timer_0/controlReg_RNIRMKK[0]:C, 
  Timer_1/timer_0/overflowReset_RNILD9E:Y, 
  Timer_1/timer_0/overflowReset_RNIHCL5G:B.
NET Timer_1/timer_0/counterRege_0;  
  Timer_1/timer_0/counterReg[10]:E, 
  Timer_1/timer_0/counterReg[17]:E, 
  Timer_1/timer_0/counterReg[15]:E, 
  Timer_1/timer_0/counterReg[23]:E, 
  Timer_1/timer_0/counterReg[18]:E, 
  Timer_1/timer_0/counterReg[22]:E, 
  Timer_1/timer_0/counterReg[21]:E, 
  Timer_1/timer_0/counterReg[16]:E, 
  Timer_1/timer_0/counterReg[19]:E, 
  Timer_1/timer_0/counterReg[13]:E, Timer_1/timer_0/counterReg[0]:
  E, Timer_1/timer_0/counterReg[12]:E, 
  Timer_1/timer_0/counterReg[11]:E, 
  Timer_1/timer_0/controlReg_RNIRMKK[0]:Y, 
  Timer_1/timer_0/counterReg[20]:E, 
  Timer_1/timer_0/counterReg[14]:E, Timer_1/timer_0/counterReg[1]:
  E.
NET Timer_1/timer_0/reset_interrupt;  
  Timer_1/timer_0/timer_interrupt_RNO_2:A, 
  Timer_1/timer_0/reset_interrupt:Q, 
  Timer_1/timer_0/overflowReset_RNIMV27:C, 
  Timer_1/timer_0/reset_interrupt_RNO_0:B, 
  Timer_1/timer_0/interrupt_status_RNO_2[0]:B, 
  Timer_1/timer_0/controlReg_RNIRMKK_0[0]:A, 
  Timer_1/timer_0/interrupt_status_RNO_2[1]:B, 
  Timer_1/timer_0/overflowReset_RNIMV27_0:B, 
  Timer_1/timer_0/controlReg_RNIRMKK[0]:A, 
  Timer_1/timer_0/overflowReset_RNILD9E:A.
NET Timer_1/timer_0/controlReg[0];  
  Timer_1/timer_0/overflowReset_RNIMV27:A, 
  Timer_1/timer_0/controlReg_RNO_0[0]:B, 
  Timer_1/timer_0/timer_interrupt_RNO_2:C, 
  Timer_1/timer_0/controlReg_RNIRMKK_0[0]:B, 
  Timer_1/timer_0/bus_read_data_RNO_4[0]:A, 
  Timer_1/timer_0/overflowReset_RNIMV27_0:A, 
  Timer_1/timer_0/controlReg_RNIRMKK[0]:B, 
  Timer_1/timer_0/controlReg[0]:Q.
NET Timer_1/timer_0/un1_fabint8_0;  
  Timer_1/timer_0/bus_read_data[18]:E, 
  Timer_1/timer_0/bus_read_data[0]:E, 
  Timer_1/timer_0/bus_read_data[12]:E, 
  Timer_1/timer_0/bus_read_data[21]:E, 
  Timer_1/timer_0/bus_read_data[16]:E, 
  Timer_1/timer_0/un1_fabint8_0_0_0:Y, 
  Timer_1/timer_0/bus_read_data[23]:E, 
  Timer_1/timer_0/bus_read_data[1]:E, 
  Timer_1/timer_0/bus_read_data[20]:E, 
  Timer_1/timer_0/bus_read_data[17]:E, 
  Timer_1/timer_0/bus_read_data[19]:E, 
  Timer_1/timer_0/bus_read_data[15]:E, 
  Timer_1/timer_0/bus_read_data[11]:E, 
  Timer_1/timer_0/bus_read_data[14]:E, 
  Timer_1/timer_0/bus_read_data[13]:E, 
  Timer_1/timer_0/bus_read_data[10]:E, 
  Timer_1/timer_0/bus_read_data[22]:E.
NET Timer_1/timer_0/counterReg_n22_i_252_b0_0_o2_2;  
  Timer_1/timer_0/counterReg_RNO_0[22]:C, 
  Timer_1/timer_0/counterReg_RNO_1[22]:Y.
NET Timer_1/timer_0/counterReg[20];  
  Timer_1/timer_0/bus_read_data_RNO[20]:A, 
  Timer_1/timer_0/counterReg_RNO_1[22]:A, 
  Timer_1/timer_0/counterReg_RNO_1[21]:B, 
  Timer_1/timer_0/compareReg_RNI3NKL[20]:B, 
  Timer_1/timer_0/overflowReg_RNIIIHD[20]:B, 
  Timer_1/timer_0/counterReg_RNILIEU[20]:B, 
  Timer_1/timer_0/counterReg_RNICTBO[21]:A, 
  Timer_1/timer_0/counterReg[20]:Q, 
  Timer_1/timer_0/counterReg_RNO[20]:A.
NET Timer_1/timer_0/counterReg[21];  
  Timer_1/timer_0/counterReg_RNO[21]:A, 
  Timer_1/timer_0/counterReg_RNO_1[22]:B, 
  Timer_1/timer_0/counterReg[21]:Q, 
  Timer_1/timer_0/counterReg_RNI0O8I[22]:A, 
  Timer_1/timer_0/overflowReg_RNIET3R[16]:B, 
  Timer_1/timer_0/bus_read_data_RNO[21]:A, 
  Timer_1/timer_0/compareReg_RNI5VKL[21]:B, 
  Timer_1/timer_0/counterReg_RNICTBO[21]:B.
NET Timer_1/timer_0/counterReg_n22_i_252_b0_0_o2_1;  
  Timer_1/timer_0/counterReg_RNO_1[22]:C, 
  Timer_1/timer_0/counterReg_RNO_2[22]:Y.
NET Timer_1/timer_0/counterReg[18];  
  Timer_1/timer_0/bus_read_data_RNO[18]:A, 
  Timer_1/timer_0/counterReg_RNO_1[21]:C, 
  Timer_1/timer_0/counterReg_RNO_2[22]:A, 
  Timer_1/timer_0/counterReg_RNO_0[18]:C, 
  Timer_1/timer_0/counterReg_RNITU6C[18]:A, 
  Timer_1/timer_0/counterReg[18]:Q, 
  Timer_1/timer_0/compareReg_RNIHNML[18]:B, 
  Timer_1/timer_0/overflowReg_RNIUEID[18]:B, 
  Timer_1/timer_0/counterReg_RNILIEU[20]:A, 
  Timer_1/timer_0/counterReg_RNIP5HN4[18]:C.
NET Timer_1/timer_0/counterReg[19];  
  Timer_1/timer_0/counterReg_RNO_0[20]:A, 
  Timer_1/timer_0/counterReg_RNO_1[21]:A, 
  Timer_1/timer_0/counterReg_RNO_2[22]:B, 
  Timer_1/timer_0/overflowReg_RNIU15R[19]:A, 
  Timer_1/timer_0/counterReg_RNITU6C[18]:B, 
  Timer_1/timer_0/counterReg_RNI0O8I[22]:C, 
  Timer_1/timer_0/counterReg[19]:Q, 
  Timer_1/timer_0/compareReg_RNIJVML[19]:B, 
  Timer_1/timer_0/bus_read_data_RNO[19]:A, 
  Timer_1/timer_0/counterReg_RNO[19]:B.
NET Timer_1/timer_0/counterReg_n21_i_253_b0_0_o2_1;  
  Timer_1/timer_0/counterReg_RNO_0[21]:C, 
  Timer_1/timer_0/counterReg_RNO_1[21]:Y.
NET Timer_1/timer_0/timer_interrupt_1_sqmuxa_0_a6_0_33;  
  Timer_1/timer_0/interrupt_status_RNO_1[1]:A, 
  Timer_1/timer_0/compareReg_RNI9TI5J[5]:Y, 
  Timer_1/timer_0/timer_interrupt_RNO_1:B.
NET Timer_1/timer_0/timer_interrupt_1_sqmuxa_0_a6_0_28;  
  Timer_1/timer_0/compareReg_RNI9TI5J[5]:A, 
  Timer_1/timer_0/compareReg_RNI69QF4[24]:Y.
NET Timer_1/timer_0/timer_interrupt_1_sqmuxa_0_a6_0_27;  
  Timer_1/timer_0/compareReg_RNI9TI5J[5]:B, 
  Timer_1/timer_0/compareReg_RNI0V264[5]:Y.
NET Timer_1/timer_0/timer_interrupt_1_sqmuxa_0_a6_0_32;  
  Timer_1/timer_0/compareReg_RNI9TI5J[5]:C, 
  Timer_1/timer_0/compareReg_RNI3LLFA[9]:Y.
NET Timer_1/timer_0/timer_interrupt_1_sqmuxa_0_a6_0_26;  
  Timer_1/timer_0/compareReg_RNI3LLFA[9]:A, 
  Timer_1/timer_0/controlReg_RNILFMP3[2]:Y.
NET Timer_1/timer_0/timer_interrupt_1_sqmuxa_0_a6_0_25;  
  Timer_1/timer_0/compareReg_RNI3LLFA[9]:B, 
  Timer_1/timer_0/compareReg_RNI8IQC2[9]:Y.
NET Timer_1/timer_0/timer_interrupt_1_sqmuxa_0_a6_0_29;  
  Timer_1/timer_0/compareReg_RNI3LLFA[9]:C, 
  Timer_1/timer_0/compareReg_RNI6J494[12]:Y.
NET Timer_1/timer_0/timer_interrupt_1_sqmuxa_0_a6_0_14;  
  Timer_1/timer_0/compareReg_RNI6J494[12]:A, 
  Timer_1/timer_0/compareReg_RNI86AB1[12]:Y.
NET Timer_1/timer_0/timer_interrupt_1_sqmuxa_0_a6_0_13;  
  Timer_1/timer_0/compareReg_RNI6J494[12]:B, 
  Timer_1/timer_0/compareReg_RNIKMBB1[16]:Y.
NET Timer_1/timer_0/timer_interrupt_1_sqmuxa_0_a6_0_23;  
  Timer_1/timer_0/compareReg_RNI6J494[12]:C, 
  Timer_1/timer_0/compareReg_RNIAMEI1[14]:Y.
NET Timer_1/timer_0/timer_interrupt_1_sqmuxa_0_a6_0_9;  
  Timer_1/timer_0/compareReg_RNI69QF4[24]:A, 
  Timer_1/timer_0/compareReg_RNIORF11[24]:Y.
NET Timer_1/timer_0/timer_interrupt_1_sqmuxa_0_a6_0_8;  
  Timer_1/timer_0/compareReg_RNI69QF4[24]:B, 
  Timer_1/timer_0/compareReg_RNIEJG11[17]:Y.
NET Timer_1/timer_0/timer_interrupt_1_sqmuxa_0_a6_0_22;  
  Timer_1/timer_0/compareReg_RNI69QF4[24]:C, 
  Timer_1/timer_0/compareReg_RNI0QPC2[6]:Y.
NET Timer_1/timer_0/timer_interrupt_1_sqmuxa_0_a6_0_5;  
  Timer_1/timer_0/compareReg_RNI0V264[5]:A, 
  Timer_1/timer_0/compareReg_RNI8NDB1[29]:Y.
NET Timer_1/timer_0/timer_interrupt_1_sqmuxa_0_a6_0_4;  
  Timer_1/timer_0/compareReg_RNI0V264[5]:B, 
  Timer_1/timer_0/compareReg_RNIG8KN[5]:Y.
NET Timer_1/timer_0/timer_interrupt_1_sqmuxa_0_a6_0_20;  
  Timer_1/timer_0/compareReg_RNI0V264[5]:C, 
  Timer_1/timer_0/compareReg_RNI8V032[3]:Y.
NET Timer_1/timer_0/timer_interrupt_1_sqmuxa_0_a6_0_1;  
  Timer_1/timer_0/controlReg_RNILFMP3[2]:A, 
  Timer_1/timer_0/controlReg_RNI2P011[2]:Y.
NET Timer_1/timer_0/timer_interrupt_1_sqmuxa_0_a6_0_18;  
  Timer_1/timer_0/controlReg_RNILFMP3[2]:B, 
  Timer_1/timer_0/compareReg_RNI2VU22[1]:Y.
NET Timer_1/timer_0/N_129_i;  
  Timer_1/timer_0/controlReg_RNILFMP3[2]:C, 
  Timer_1/timer_0/compareReg_RNIHNML[18]:Y.
NET Timer_1/timer_0/timer_interrupt_1_sqmuxa_0_a6_0_16;  
  Timer_1/timer_0/compareReg_RNI8IQC2[9]:A, 
  Timer_1/timer_0/compareReg_RNI44H11[9]:Y.
NET Timer_1/timer_0/N_113_i;  
  Timer_1/timer_0/compareReg_RNI8IQC2[9]:B, 
  Timer_1/timer_0/compareReg_RNI1NKL[10]:Y.
NET Timer_1/timer_0/N_76_i;  
  Timer_1/timer_0/compareReg_RNI8IQC2[9]:C, 
  Timer_1/timer_0/compareReg_RNI3NKL[20]:Y.
NET Timer_1/timer_0/N_432;  
  Timer_1/timer_0/compareReg_RNIAMEI1[14]:A, 
  Timer_1/timer_0/controlReg_RNIIPEI[3]:C, 
  Timer_1/timer_0/overflowReset_RNIMV27_0:Y.
NET Timer_1/timer_0/N_121_i;  
  Timer_1/timer_0/compareReg_RNIAMEI1[14]:B, 
  Timer_1/timer_0/compareReg_RNI9NLL[14]:Y.
NET Timer_1/timer_0/N_123_i;  
  Timer_1/timer_0/compareReg_RNIAMEI1[14]:C, 
  Timer_1/timer_0/compareReg_RNIBVLL[15]:Y.
NET Timer_1/timer_0/timer_interrupt_1_sqmuxa_0_a6_0_11;  
  Timer_1/timer_0/compareReg_RNI0QPC2[6]:A, 
  Timer_1/timer_0/compareReg_RNIC6AB1[22]:Y.
NET Timer_1/timer_0/N_602;  
  Timer_1/timer_0/compareReg_RNI0QPC2[6]:B, 
  Timer_1/timer_0/compareReg_RNIB4QB[6]:Y.
NET Timer_1/timer_0/N_82_i;  
  Timer_1/timer_0/compareReg_RNI0QPC2[6]:C, 
  Timer_1/timer_0/compareReg_RNI9FLL[23]:Y.
NET Timer_1/timer_0/timer_interrupt_1_sqmuxa_0_a6_0_7;  
  Timer_1/timer_0/compareReg_RNI8V032[3]:A, 
  Timer_1/timer_0/compareReg_RNI88KN[3]:Y.
NET Timer_1/timer_0/N_88_i;  
  Timer_1/timer_0/compareReg_RNI8V032[3]:B, 
  Timer_1/timer_0/compareReg_RNIF7ML[26]:Y.
NET Timer_1/timer_0/N_90_i;  
  Timer_1/timer_0/compareReg_RNI8V032[3]:C, 
  Timer_1/timer_0/compareReg_RNIHFML[27]:Y.
NET Timer_1/timer_0/timer_interrupt_1_sqmuxa_0_a6_0_2;  
  Timer_1/timer_0/compareReg_RNI2VU22[1]:A, 
  Timer_1/timer_0/compareReg_RNIIMAB1[30]:Y.
NET Timer_1/timer_0/N_109_i;  
  Timer_1/timer_0/compareReg_RNI2VU22[1]:B, 
  Timer_1/timer_0/compareReg_RNIF4QB[8]:Y.
NET Timer_1/timer_0/N_68_i;  
  Timer_1/timer_0/compareReg_RNI2VU22[1]:C, 
  Timer_1/timer_0/compareReg_RNI14QB[1]:Y.
NET Timer_1/timer_0/counterReg[9];  
  Timer_1/timer_0/counterReg_RNI4TNF[10]:A, 
  Timer_1/timer_0/counterReg_RNO[9]:B, 
  Timer_1/timer_0/counterReg_RNIVTM03[9]:B, 
  Timer_1/timer_0/counterReg_RNI51OF[11]:B, 
  Timer_1/timer_0/bus_read_data_RNO[9]:A, 
  Timer_1/timer_0/counterReg[9]:Q, 
  Timer_1/timer_0/overflowReg_RNIK0221[9]:A, 
  Timer_1/timer_0/counterReg_RNIBEQL[11]:C, 
  Timer_1/timer_0/compareReg_RNI44H11[9]:A.
NET Timer_1/timer_0/compareReg[9];  
  Timer_1/timer_0/bus_read_data_RNO_1[9]:A, 
  Timer_1/timer_0/compareReg[9]:Q, 
  Timer_1/timer_0/compareReg_RNO_0[9]:B, 
  Timer_1/timer_0/compareReg_RNI44H11[9]:B.
NET Timer_1/timer_0/N_74_i;  
  Timer_1/timer_0/compareReg_RNI44H11[9]:C, 
  Timer_1/timer_0/compareReg_RNIJVML[19]:Y.
NET Timer_1/timer_0/counterReg[12];  
  Timer_1/timer_0/counterReg_RNIHE5C[12]:A, 
  Timer_1/timer_0/counterReg_RNIKHUI3[12]:B, 
  Timer_1/timer_0/counterReg_RNO[12]:B, 
  Timer_1/timer_0/bus_read_data_RNO[12]:A, 
  Timer_1/timer_0/counterReg[12]:Q, 
  Timer_1/timer_0/overflowReg_RNI293R[12]:A, 
  Timer_1/timer_0/compareReg_RNI86AB1[12]:A, 
  Timer_1/timer_0/counterReg_RNIF65C[11]:B.
NET Timer_1/timer_0/compareReg[12];  
  Timer_1/timer_0/bus_read_data_RNO_1[12]:A, 
  Timer_1/timer_0/compareReg[12]:Q, 
  Timer_1/timer_0/compareReg_RNO_0[12]:B, 
  Timer_1/timer_0/compareReg_RNI86AB1[12]:B.
NET Timer_1/timer_0/N_115_i;  
  Timer_1/timer_0/compareReg_RNI86AB1[12]:C, 
  Timer_1/timer_0/compareReg_RNI3VKL[11]:Y.
NET Timer_1/timer_0/counterReg[16];  
  Timer_1/timer_0/counterReg_RNO_0[17]:A, 
  Timer_1/timer_0/overflowReg_RNIQ6ID[16]:B, 
  Timer_1/timer_0/counterReg[16]:Q, 
  Timer_1/timer_0/bus_read_data_RNO[16]:A, 
  Timer_1/timer_0/compareReg_RNIKMBB1[16]:A, 
  Timer_1/timer_0/counterReg_RNO[16]:B, 
  Timer_1/timer_0/counterReg_RNI7HBO[14]:A.
NET Timer_1/timer_0/compareReg[16];  
  Timer_1/timer_0/bus_read_data_RNO_1[16]:A, 
  Timer_1/timer_0/compareReg_RNO_0[16]:B, 
  Timer_1/timer_0/compareReg_RNIKMBB1[16]:B, 
  Timer_1/timer_0/compareReg[16]:Q.
NET Timer_1/timer_0/N_119_i;  
  Timer_1/timer_0/compareReg_RNIKMBB1[16]:C, 
  Timer_1/timer_0/compareReg_RNI7FLL[13]:Y.
NET Timer_1/timer_0/counterReg[22];  
  Timer_1/timer_0/bus_read_data_RNO[22]:A, 
  Timer_1/timer_0/overflowReg_RNIGO121[22]:A, 
  Timer_1/timer_0/counterReg[22]:Q, 
  Timer_1/timer_0/counterReg_RNI0O8I[22]:B, 
  Timer_1/timer_0/counterReg_RNIJE5C[22]:B, 
  Timer_1/timer_0/counterReg_RNO[22]:A, 
  Timer_1/timer_0/compareReg_RNIC6AB1[22]:A.
NET Timer_1/timer_0/compareReg[22];  
  Timer_1/timer_0/bus_read_data_RNO_1[22]:A, 
  Timer_1/timer_0/compareReg[22]:Q, 
  Timer_1/timer_0/compareReg_RNO_0[22]:B, 
  Timer_1/timer_0/compareReg_RNIC6AB1[22]:B.
NET Timer_1/timer_0/N_78_i;  
  Timer_1/timer_0/compareReg_RNIC6AB1[22]:C, 
  Timer_1/timer_0/compareReg_RNI5VKL[21]:Y.
NET Timer_1/timer_0/counterReg[24];  
  Timer_1/timer_0/counterReg_RNIADBO[25]:A, 
  Timer_1/timer_0/compareReg_RNIORF11[24]:A, 
  Timer_1/timer_0/counterReg_RNO[24]:A, 
  Timer_1/timer_0/overflowReg_RNIQ2ID[24]:B, 
  Timer_1/timer_0/counterReg[24]:Q, 
  Timer_1/timer_0/bus_read_data_RNO[24]:A, 
  Timer_1/timer_0/counterReg_RNO_0[25]:B.
NET Timer_1/timer_0/compareReg[24];  
  Timer_1/timer_0/bus_read_data_RNO_1[24]:A, 
  Timer_1/timer_0/compareReg_RNO_0[24]:B, 
  Timer_1/timer_0/compareReg_RNIORF11[24]:B, 
  Timer_1/timer_0/compareReg[24]:Q.
NET Timer_1/timer_0/N_604;  
  Timer_1/timer_0/compareReg_RNIORF11[24]:C, 
  Timer_1/timer_0/compareReg_RNID4QB[7]:Y.
NET Timer_1/timer_0/counterReg[17];  
  Timer_1/timer_0/compareReg_RNIEJG11[17]:A, 
  Timer_1/timer_0/counterReg[17]:Q, 
  Timer_1/timer_0/overflowReg_RNICK121[17]:A, 
  Timer_1/timer_0/counterReg_RNIUN8I[17]:B, 
  Timer_1/timer_0/bus_read_data_RNO[17]:A, 
  Timer_1/timer_0/counterReg_RNO[17]:B.
NET Timer_1/timer_0/compareReg[17];  
  Timer_1/timer_0/bus_read_data_RNO_1[17]:A, 
  Timer_1/timer_0/compareReg_RNIEJG11[17]:B, 
  Timer_1/timer_0/compareReg[17]:Q, 
  Timer_1/timer_0/compareReg_RNO_0[17]:B.
NET Timer_1/timer_0/N_66_i;  
  Timer_1/timer_0/compareReg_RNIEJG11[17]:C, 
  Timer_1/timer_0/compareReg_RNIV3QB[0]:Y.
NET Timer_1/timer_0/counterReg[3];  
  Timer_1/timer_0/counterReg_RNO[3]:A, 
  Timer_1/timer_0/counterReg_RNIFVAJ[2]:B, 
  Timer_1/timer_0/overflowReg_RNIMLFK[3]:B, 
  Timer_1/timer_0/bus_read_data_RNO[3]:A, 
  Timer_1/timer_0/counterReg[3]:Q, 
  Timer_1/timer_0/compareReg_RNI88KN[3]:A, 
  Timer_1/timer_0/counterReg_RNIQUL61[3]:A.
NET Timer_1/timer_0/compareReg[3];  
  Timer_1/timer_0/bus_read_data_RNO_1[3]:A, 
  Timer_1/timer_0/compareReg[3]:Q, 
  Timer_1/timer_0/compareReg_RNO_0[3]:B, 
  Timer_1/timer_0/compareReg_RNI88KN[3]:B.
NET Timer_1/timer_0/N_70_i;  
  Timer_1/timer_0/compareReg_RNI88KN[3]:C, 
  Timer_1/timer_0/compareReg_RNI34QB[2]:Y.
NET Timer_1/timer_0/counterReg[29];  
  Timer_1/timer_0/compareReg_RNI8NDB1[29]:A, 
  Timer_1/timer_0/overflowReg_RNI4NID[29]:B, 
  Timer_1/timer_0/counterReg[29]:Q, 
  Timer_1/timer_0/counterReg_RNO_0[29]:C, 
  Timer_1/timer_0/bus_read_data_RNO[29]:A, 
  Timer_1/timer_0/counterReg_RNIRGIQ6[29]:C.
NET Timer_1/timer_0/compareReg[29];  
  Timer_1/timer_0/bus_read_data_RNO_1[29]:A, 
  Timer_1/timer_0/compareReg_RNO_0[29]:B, 
  Timer_1/timer_0/compareReg[29]:Q, 
  Timer_1/timer_0/compareReg_RNI8NDB1[29]:B.
NET Timer_1/timer_0/N_92_i;  
  Timer_1/timer_0/compareReg_RNI8NDB1[29]:C, 
  Timer_1/timer_0/compareReg_RNIJNML[28]:Y.
NET Timer_1/timer_0/counterReg[5];  
  Timer_1/timer_0/counterReg_RNO[5]:A, 
  Timer_1/timer_0/overflowReg_RNIQTFK[5]:B, 
  Timer_1/timer_0/counterReg_RNIJVAJ[4]:B, 
  Timer_1/timer_0/compareReg_RNIG8KN[5]:A, 
  Timer_1/timer_0/bus_read_data_RNO[5]:A, 
  Timer_1/timer_0/counterReg[5]:Q, 
  Timer_1/timer_0/counterReg_RNIDU0Q1[5]:A.
NET Timer_1/timer_0/compareReg[5];  
  Timer_1/timer_0/bus_read_data_RNO_1[5]:A, 
  Timer_1/timer_0/compareReg_RNO_0[5]:B, 
  Timer_1/timer_0/compareReg[5]:Q, 
  Timer_1/timer_0/compareReg_RNIG8KN[5]:B.
NET Timer_1/timer_0/N_598;  Timer_1/timer_0/compareReg_RNIG8KN[5]:
  C, Timer_1/timer_0/compareReg_RNI74QB[4]:Y.
NET Timer_1/timer_0/counterReg[30];  
  Timer_1/timer_0/compareReg_RNIIMAB1[30]:A, 
  Timer_1/timer_0/bus_read_data_RNO_0[30]:A, 
  Timer_1/timer_0/counterReg_RNO[30]:A, 
  Timer_1/timer_0/counterReg_RNO_0[31]:B, 
  Timer_1/timer_0/overflowReg_RNIMMHD[30]:B, 
  Timer_1/timer_0/counterReg[30]:Q.
NET Timer_1/timer_0/compareReg[30];  
  Timer_1/timer_0/bus_read_data_RNO_3[30]:A, 
  Timer_1/timer_0/compareReg[30]:Q, 
  Timer_1/timer_0/compareReg_RNIIMAB1[30]:B, 
  Timer_1/timer_0/compareReg_RNO_0[30]:B.
NET Timer_1/timer_0/N_86_i;  
  Timer_1/timer_0/compareReg_RNIIMAB1[30]:C, 
  Timer_1/timer_0/compareReg_RNIDVLL[25]:Y.
NET Timer_1/timer_0/controlReg[1];  
  Timer_1/timer_0/controlReg_RNIIPEI[3]:A, 
  Timer_1/timer_0/bus_read_data_RNO_4[1]:A, 
  Timer_1/timer_0/controlReg_RNI2P011[2]:A, 
  Timer_1/timer_0/controlReg_RNO_0[1]:B, 
  Timer_1/timer_0/controlReg[1]:Q.
NET Timer_1/timer_0/controlReg[2];  
  Timer_1/timer_0/bus_read_data_RNO_2[2]:A, 
  Timer_1/timer_0/controlReg_RNI2P011[2]:B, 
  Timer_1/timer_0/controlReg[2]:Q, 
  Timer_1/timer_0/controlReg_RNO_0[2]:B.
NET Timer_1/timer_0/N_133_i;  
  Timer_1/timer_0/controlReg_RNI2P011[2]:C, 
  Timer_1/timer_0/compareReg_RNI7VKL[31]:Y.
NET Timer_1/timer_0/timer_interrupt_1_sqmuxa_0_a6_1;  
  Timer_1/timer_0/timer_interrupt_RNO_1:A, 
  Timer_1/timer_0/controlReg_RNIIPEI[3]:Y, 
  Timer_1/timer_0/interrupt_status_RNO_1[0]:B.
NET Timer_1/timer_0/controlReg[3];  
  Timer_1/timer_0/bus_read_data_RNO_2[3]:A, 
  Timer_1/timer_0/controlReg_RNIIPEI[3]:B, 
  Timer_1/timer_0/controlReg[3]:Q, 
  Timer_1/timer_0/controlReg_RNO_0[3]:B.
NET Timer_1/timer_0/counterReg_n28_0_o5_N_2_i_a0_1;  
  Timer_1/timer_0/counterReg_RNISHBE6[27]:B, 
  Timer_1/timer_0/counterReg_RNIHPTS1[27]:Y.
NET Timer_1/timer_0/counterReg_n25_i_o5_m5_0_a2_3;  
  Timer_1/timer_0/counterReg_RNI13526[21]:B, 
  Timer_1/timer_0/counterReg_RNIMANG1[21]:Y, 
  Timer_1/timer_0/counterReg_RNIHPTS1[27]:C.
NET Timer_1/timer_0/counterReg[26];  
  Timer_1/timer_0/counterReg_RNO_0[27]:A, 
  Timer_1/timer_0/counterReg[26]:Q, 
  Timer_1/timer_0/bus_read_data_RNO[26]:A, 
  Timer_1/timer_0/overflowReg_RNIK0221[26]:A, 
  Timer_1/timer_0/compareReg_RNIF7ML[26]:B, 
  Timer_1/timer_0/counterReg_RNO[26]:A, 
  Timer_1/timer_0/counterReg_RNIHPTS1[27]:A.
NET Timer_1/timer_0/counterReg[27];  
  Timer_1/timer_0/bus_read_data_RNO[27]:A, 
  Timer_1/timer_0/counterReg_RNO_0[27]:C, 
  Timer_1/timer_0/overflowReg_RNI0FID[27]:B, 
  Timer_1/timer_0/compareReg_RNIHFML[27]:B, 
  Timer_1/timer_0/counterReg[27]:Q, 
  Timer_1/timer_0/counterReg_RNIHPTS1[27]:B.
NET Timer_1/timer_0/counterReg_n15_0_o2_m3_0_a2_4;  
  Timer_1/timer_0/counterReg_RNI784V3[10]:A, 
  Timer_1/timer_0/counterReg_RNI6Q281[10]:Y.
NET Timer_1/timer_0/counterReg_n15_0_o2_m3_0_a2_1;  
  Timer_1/timer_0/counterReg_RNI6Q281[10]:A, 
  Timer_1/timer_0/counterReg_RNIF65C[11]:Y.
NET Timer_1/timer_0/counterReg_n15_0_o2_m3_0_a2_0;  
  Timer_1/timer_0/counterReg_RNI6Q281[10]:B, 
  Timer_1/timer_0/counterReg_RNIJM5C[14]:Y.
NET Timer_1/timer_0/counterReg_n15_0_o2_m3_0_a2_2;  
  Timer_1/timer_0/counterReg_RNI6Q281[10]:C, 
  Timer_1/timer_0/counterReg_RNI4TNF[10]:Y.
NET Timer_1/timer_0/counterReg[10];  
  Timer_1/timer_0/counterReg_RNO_0[11]:A, 
  Timer_1/timer_0/counterReg[10]:Q, 
  Timer_1/timer_0/counterReg_RNI4TNF[10]:B, 
  Timer_1/timer_0/overflowReg_RNIEEHD[10]:B, 
  Timer_1/timer_0/bus_read_data_RNO[10]:A, 
  Timer_1/timer_0/compareReg_RNI1NKL[10]:B, 
  Timer_1/timer_0/counterReg_RNIUN8I[17]:C, 
  Timer_1/timer_0/counterReg_RNO[10]:B, 
  Timer_1/timer_0/counterReg_RNIBEQL[11]:A.
NET Timer_1/timer_0/counterReg[11];  
  Timer_1/timer_0/counterReg_RNI51OF[11]:A, 
  Timer_1/timer_0/compareReg_RNI3VKL[11]:B, 
  Timer_1/timer_0/counterReg_RNIBEQL[11]:B, 
  Timer_1/timer_0/counterReg[11]:Q, 
  Timer_1/timer_0/bus_read_data_RNO[11]:A, 
  Timer_1/timer_0/overflowReg_RNIGIHD[11]:B, 
  Timer_1/timer_0/counterReg_RNIF65C[11]:A, 
  Timer_1/timer_0/counterReg_RNO[11]:B.
NET Timer_1/timer_0/counterReg[14];  
  Timer_1/timer_0/counterReg_RNIJM5C[14]:A, 
  Timer_1/timer_0/overflowReg_RNIMUHD[14]:B, 
  Timer_1/timer_0/compareReg_RNI9NLL[14]:B, 
  Timer_1/timer_0/counterReg_RNO[14]:B, 
  Timer_1/timer_0/counterReg_RNI7HBO[14]:B, 
  Timer_1/timer_0/counterReg[14]:Q, 
  Timer_1/timer_0/bus_read_data_RNO[14]:A.
NET Timer_1/timer_0/counterReg[13];  
  Timer_1/timer_0/bus_read_data_RNO[13]:A, 
  Timer_1/timer_0/counterReg_RNIHE5C[12]:B, 
  Timer_1/timer_0/counterReg_RNO_0[14]:A, 
  Timer_1/timer_0/overflowReg_RNI293R[13]:A, 
  Timer_1/timer_0/counterReg_RNIJM5C[14]:B, 
  Timer_1/timer_0/counterReg[13]:Q, 
  Timer_1/timer_0/compareReg_RNI7FLL[13]:B, 
  Timer_1/timer_0/counterReg_RNO[13]:B.
NET Timer_1/timer_0/counterReg_n22_i_o5_m2_0_a2_m1_0_a2_4;  
  Timer_1/timer_0/counterReg_RNO_0[23]:A, 
  Timer_1/timer_0/counterReg_RNIM0GL3[20]:Y, 
  Timer_1/timer_0/counterReg_RNIA4VL5[23]:B.
NET Timer_1/timer_0/counterReg_n22_i_o5_m2_0_a2_m1_0_a2_3;  
  Timer_1/timer_0/counterReg_RNIM0GL3[20]:A, 
  Timer_1/timer_0/counterReg_RNILIEU[20]:Y.
NET Timer_1/timer_0/counterReg_RNI1E1N2[1];  
  Timer_1/timer_0/counterReg_RNO[9]:A, 
  Timer_1/timer_0/counterReg_RNIVTM03[9]:A, 
  Timer_1/timer_0/counterReg_RNI1E1N2[1]:Y, 
  Timer_1/timer_0/counterReg_RNISHBE6[27]:A, 
  Timer_1/timer_0/counterReg_RNICSRC3[11]:B, 
  Timer_1/timer_0/counterReg_RNIM0GL3[20]:B, 
  Timer_1/timer_0/counterReg_RNO_0[18]:A, 
  Timer_1/timer_0/counterReg_RNI13526[21]:C, 
  Timer_1/timer_0/counterReg_RNO[8]:B, 
  Timer_1/timer_0/counterReg_RNIP5HN4[18]:A, 
  Timer_1/timer_0/counterReg_RNI784V3[10]:B, 
  Timer_1/timer_0/counterReg_RNO_0[22]:A, 
  Timer_1/timer_0/counterReg_RNO_0[21]:A.
NET Timer_1/timer_0/counterReg_n22_i_o5_m2_0_a2_m1_0_a2_2;  
  Timer_1/timer_0/counterReg_RNILIEU[20]:C, 
  Timer_1/timer_0/counterReg_RNI0O8I[22]:Y.
NET Timer_1/timer_0/counterReg7_NE_29;  
  Timer_1/timer_0/overflowReg_RNISUBNF[12]:A, 
  Timer_1/timer_0/overflowReg_RNI8MS67[12]:Y.
NET Timer_1/timer_0/counterReg7_NE_21;  
  Timer_1/timer_0/overflowReg_RNI8MS67[12]:A, 
  Timer_1/timer_0/overflowReg_RNISU7M1[14]:Y.
NET Timer_1/timer_0/counterReg7_NE_20;  
  Timer_1/timer_0/overflowReg_RNI8MS67[12]:B, 
  Timer_1/timer_0/overflowReg_RNIM27T1[26]:Y.
NET Timer_1/timer_0/counterReg7_NE_27;  
  Timer_1/timer_0/overflowReg_RNI8MS67[12]:C, 
  Timer_1/timer_0/overflowReg_RNIMKDJ3[12]:Y.
NET Timer_1/timer_0/counterReg7_NE_28;  
  Timer_1/timer_0/overflowReg_RNISUBNF[12]:B, 
  Timer_1/timer_0/overflowReg_RNIK8FG8[17]:Y.
NET Timer_1/timer_0/counterReg7_NE_17;  
  Timer_1/timer_0/overflowReg_RNIK8FG8[17]:A, 
  Timer_1/timer_0/overflowReg_RNIMS242[17]:Y.
NET Timer_1/timer_0/counterReg7_NE_16;  
  Timer_1/timer_0/overflowReg_RNIK8FG8[17]:B, 
  Timer_1/timer_0/overflowReg_RNI6P342[25]:Y.
NET Timer_1/timer_0/counterReg7_NE_25;  
  Timer_1/timer_0/overflowReg_RNIK8FG8[17]:C, 
  Timer_1/timer_0/overflowReg_RNIOI884[22]:Y.
NET Timer_1/timer_0/counterReg7_NE_13;  
  Timer_1/timer_0/overflowReg_RNIMKDJ3[12]:A, 
  Timer_1/timer_0/overflowReg_RNI293R[13]:Y.
NET Timer_1/timer_0/counterReg7_NE_12;  
  Timer_1/timer_0/overflowReg_RNIMKDJ3[12]:B, 
  Timer_1/timer_0/overflowReg_RNI293R[12]:Y.
NET Timer_1/timer_0/counterReg7_NE_23;  
  Timer_1/timer_0/overflowReg_RNIMKDJ3[12]:C, 
  Timer_1/timer_0/overflowReg_RNII27T1[19]:Y.
NET Timer_1/timer_0/counterReg7_NE_7;  
  Timer_1/timer_0/overflowReg_RNIOI884[22]:A, 
  Timer_1/timer_0/overflowReg_RNISG221[4]:Y.
NET Timer_1/timer_0/counterReg7_NE_6;  
  Timer_1/timer_0/overflowReg_RNIOI884[22]:B, 
  Timer_1/timer_0/overflowReg_RNIGO121[22]:Y.
NET Timer_1/timer_0/counterReg7_NE_18;  
  Timer_1/timer_0/overflowReg_RNIOI884[22]:C, 
  Timer_1/timer_0/overflowReg_RNIC9442[23]:Y.
NET Timer_1/timer_0/counterReg7_NE_14;  
  Timer_1/timer_0/overflowReg_RNII27T1[19]:A, 
  Timer_1/timer_0/overflowReg_RNIK0221[9]:Y.
NET Timer_1/timer_0/counterReg7_NE_15;  
  Timer_1/timer_0/overflowReg_RNII27T1[19]:B, 
  Timer_1/timer_0/overflowReg_RNIU15R[19]:Y.
NET Timer_1/timer_0/N_122_i;  
  Timer_1/timer_0/overflowReg_RNISU7M1[14]:A, 
  Timer_1/timer_0/overflowReg_RNIMUHD[14]:Y.
NET Timer_1/timer_0/N_124_i;  
  Timer_1/timer_0/overflowReg_RNISU7M1[14]:B, 
  Timer_1/timer_0/overflowReg_RNIO2ID[15]:Y.
NET Timer_1/timer_0/counterReg7_NE_10;  
  Timer_1/timer_0/overflowReg_RNISU7M1[14]:C, 
  Timer_1/timer_0/overflowReg_RNIET3R[16]:Y.
NET Timer_1/timer_0/N_91_i;  
  Timer_1/timer_0/overflowReg_RNIM27T1[26]:A, 
  Timer_1/timer_0/overflowReg_RNI0FID[27]:Y.
NET Timer_1/timer_0/N_93_i;  
  Timer_1/timer_0/overflowReg_RNIM27T1[26]:B, 
  Timer_1/timer_0/overflowReg_RNI2JID[28]:Y.
NET Timer_1/timer_0/counterReg7_NE_9;  
  Timer_1/timer_0/overflowReg_RNIM27T1[26]:C, 
  Timer_1/timer_0/overflowReg_RNIK0221[26]:Y.
NET Timer_1/timer_0/N_603;  
  Timer_1/timer_0/overflowReg_RNIC9442[23]:A, 
  Timer_1/timer_0/overflowReg_RNIS1GK[6]:Y.
NET Timer_1/timer_0/N_83_i;  
  Timer_1/timer_0/overflowReg_RNIC9442[23]:B, 
  Timer_1/timer_0/overflowReg_RNIOUHD[23]:Y.
NET Timer_1/timer_0/counterReg7_NE_4;  
  Timer_1/timer_0/overflowReg_RNIC9442[23]:C, 
  Timer_1/timer_0/overflowReg_RNIO8221[7]:Y.
NET Timer_1/timer_0/N_71_i;  
  Timer_1/timer_0/overflowReg_RNIMS242[17]:A, 
  Timer_1/timer_0/overflowReg_RNIKHFK[2]:Y.
NET Timer_1/timer_0/N_132_i;  
  Timer_1/timer_0/overflowReg_RNIMS242[17]:B, 
  Timer_1/timer_0/overflowReg_RNIMMHD[30]:Y.
NET Timer_1/timer_0/counterReg7_NE_3;  
  Timer_1/timer_0/overflowReg_RNIMS242[17]:C, 
  Timer_1/timer_0/overflowReg_RNICK121[17]:Y.
NET Timer_1/timer_0/N_87_i;  
  Timer_1/timer_0/overflowReg_RNI6P342[25]:A, 
  Timer_1/timer_0/overflowReg_RNIS6ID[25]:Y.
NET Timer_1/timer_0/N_134_i;  
  Timer_1/timer_0/overflowReg_RNI6P342[25]:B, 
  Timer_1/timer_0/overflowReg_RNIOQHD[31]:Y.
NET Timer_1/timer_0/counterReg7_NE_1;  
  Timer_1/timer_0/overflowReg_RNI6P342[25]:C, 
  Timer_1/timer_0/overflowReg_RNIINV81[1]:Y.
NET Timer_1/timer_0/overflowReg[19];  
  Timer_1/timer_0/overflowReg_RNO_0[19]:A, 
  Timer_1/timer_0/overflowReg_RNIU15R[19]:B, 
  Timer_1/timer_0/bus_read_data_RNO_3[19]:A, 
  Timer_1/timer_0/overflowReg[19]:Q.
NET Timer_1/timer_0/N_130_i;  
  Timer_1/timer_0/overflowReg_RNIU15R[19]:C, 
  Timer_1/timer_0/overflowReg_RNIUEID[18]:Y.
NET Timer_1/timer_0/overflowReg[9];  
  Timer_1/timer_0/overflowReg_RNO_0[9]:A, 
  Timer_1/timer_0/overflowReg[9]:Q, 
  Timer_1/timer_0/overflowReg_RNIK0221[9]:B, 
  Timer_1/timer_0/bus_read_data_RNO_3[9]:A.
NET Timer_1/timer_0/N_77_i;  
  Timer_1/timer_0/overflowReg_RNIK0221[9]:C, 
  Timer_1/timer_0/overflowReg_RNIIIHD[20]:Y.
NET Timer_1/timer_0/overflowReg[13];  
  Timer_1/timer_0/overflowReg_RNO_0[13]:A, 
  Timer_1/timer_0/overflowReg[13]:Q, 
  Timer_1/timer_0/overflowReg_RNI293R[13]:B, 
  Timer_1/timer_0/bus_read_data_RNO_3[13]:A.
NET Timer_1/timer_0/N_114_i;  
  Timer_1/timer_0/overflowReg_RNI293R[13]:C, 
  Timer_1/timer_0/overflowReg_RNIEEHD[10]:Y.
NET Timer_1/timer_0/overflowReg[12];  
  Timer_1/timer_0/bus_read_data_RNO_3[12]:A, 
  Timer_1/timer_0/overflowReg_RNO_0[12]:A, 
  Timer_1/timer_0/overflowReg[12]:Q, 
  Timer_1/timer_0/overflowReg_RNI293R[12]:B.
NET Timer_1/timer_0/N_116_i;  
  Timer_1/timer_0/overflowReg_RNI293R[12]:C, 
  Timer_1/timer_0/overflowReg_RNIGIHD[11]:Y.
NET Timer_1/timer_0/N_126_i;  
  Timer_1/timer_0/overflowReg_RNIET3R[16]:C, 
  Timer_1/timer_0/overflowReg_RNIQ6ID[16]:Y.
NET Timer_1/timer_0/overflowReg[26];  
  Timer_1/timer_0/overflowReg_RNO_0[26]:A, 
  Timer_1/timer_0/bus_read_data_RNO_3[26]:A, 
  Timer_1/timer_0/overflowReg_RNIK0221[26]:B, 
  Timer_1/timer_0/overflowReg[26]:Q.
NET Timer_1/timer_0/N_73_i;  
  Timer_1/timer_0/overflowReg_RNIK0221[26]:C, 
  Timer_1/timer_0/overflowReg_RNIMLFK[3]:Y.
NET Timer_1/timer_0/counterReg[4];  
  Timer_1/timer_0/counterReg_RNIJVAJ[4]:A, 
  Timer_1/timer_0/counterReg_RNIJEBG1[4]:A, 
  Timer_1/timer_0/bus_read_data_RNO[4]:A, 
  Timer_1/timer_0/counterReg_RNO[4]:A, 
  Timer_1/timer_0/compareReg_RNI74QB[4]:B, 
  Timer_1/timer_0/counterReg[4]:Q, 
  Timer_1/timer_0/overflowReg_RNISG221[4]:A.
NET Timer_1/timer_0/overflowReg[4];  
  Timer_1/timer_0/bus_read_data_RNO_3[4]:A, 
  Timer_1/timer_0/overflowReg_RNO_0[4]:A, 
  Timer_1/timer_0/overflowReg[4]:Q, 
  Timer_1/timer_0/overflowReg_RNISG221[4]:B.
NET Timer_1/timer_0/N_95_i;  
  Timer_1/timer_0/overflowReg_RNISG221[4]:C, 
  Timer_1/timer_0/overflowReg_RNI4NID[29]:Y.
NET Timer_1/timer_0/overflowReg[22];  
  Timer_1/timer_0/overflowReg_RNO_0[22]:A, 
  Timer_1/timer_0/overflowReg_RNIGO121[22]:B, 
  Timer_1/timer_0/overflowReg[22]:Q, 
  Timer_1/timer_0/bus_read_data_RNO_3[22]:A.
NET Timer_1/timer_0/N_601;  
  Timer_1/timer_0/overflowReg_RNIGO121[22]:C, 
  Timer_1/timer_0/overflowReg_RNIQTFK[5]:Y.
NET Timer_1/timer_0/counterReg[7];  
  Timer_1/timer_0/overflowReg_RNIO8221[7]:A, 
  Timer_1/timer_0/counterReg[7]:Q, 
  Timer_1/timer_0/bus_read_data_RNO[7]:A, 
  Timer_1/timer_0/counterReg_RNO_0[8]:A, 
  Timer_1/timer_0/counterReg_RNIKF0T[8]:A, 
  Timer_1/timer_0/compareReg_RNID4QB[7]:B, 
  Timer_1/timer_0/counterReg_RNO[7]:A.
NET Timer_1/timer_0/overflowReg[7];  
  Timer_1/timer_0/overflowReg_RNO_0[7]:A, 
  Timer_1/timer_0/bus_read_data_RNO_3[7]:A, 
  Timer_1/timer_0/overflowReg_RNIO8221[7]:B, 
  Timer_1/timer_0/overflowReg[7]:Q.
NET Timer_1/timer_0/N_85_i;  
  Timer_1/timer_0/overflowReg_RNIO8221[7]:C, 
  Timer_1/timer_0/overflowReg_RNIQ2ID[24]:Y.
NET Timer_1/timer_0/overflowReg[17];  
  Timer_1/timer_0/overflowReg_RNO_0[17]:A, 
  Timer_1/timer_0/overflowReg_RNICK121[17]:B, 
  Timer_1/timer_0/overflowReg[17]:Q, 
  Timer_1/timer_0/bus_read_data_RNO_3[17]:A.
NET Timer_1/timer_0/N_67_i;  
  Timer_1/timer_0/overflowReg_RNICK121[17]:C, 
  Timer_1/timer_0/overflowReg_RNIG9FK[0]:Y.
NET Timer_1/timer_0/N_110_i;  
  Timer_1/timer_0/overflowReg_RNIINV81[1]:C, 
  Timer_1/timer_0/overflowReg_RNI0AGK[8]:Y.
NET Timer_1/timer_0/counterReg_n12_0_o2_m1_0_a2_1;  
  Timer_1/timer_0/counterReg_RNICSRC3[11]:A, 
  Timer_1/timer_0/counterReg_RNIBEQL[11]:Y.
NET Timer_1/timer_0/counterReg_n8_i_o2_0_m4_0_a2_5;  
  Timer_1/timer_0/counterReg_RNI1E1N2[1]:A, 
  Timer_1/timer_0/counterReg_RNIMEM32[2]:Y.
NET Timer_1/timer_0/counterReg_n8_i_o2_0_m4_0_a2_2;  
  Timer_1/timer_0/counterReg_RNIMEM32[2]:A, 
  Timer_1/timer_0/counterReg_RNIJVAJ[4]:Y.
NET Timer_1/timer_0/counterReg_n8_i_o2_0_m4_0_a2_1;  
  Timer_1/timer_0/counterReg_RNIMEM32[2]:B, 
  Timer_1/timer_0/counterReg_RNIFVAJ[2]:Y.
NET Timer_1/timer_0/counterReg_n8_i_o2_0_m4_0_a2_3;  
  Timer_1/timer_0/counterReg_RNIMEM32[2]:C, 
  Timer_1/timer_0/counterReg_RNIKF0T[8]:Y.
NET Timer_1/timer_0/counterReg[8];  
  Timer_1/timer_0/bus_read_data_RNO_3[8]:A, 
  Timer_1/timer_0/compareReg_RNIF4QB[8]:B, 
  Timer_1/timer_0/counterReg_RNO_0[8]:C, 
  Timer_1/timer_0/counterReg_RNIKF0T[8]:B, 
  Timer_1/timer_0/overflowReg_RNI0AGK[8]:B, 
  Timer_1/timer_0/counterReg[8]:Q.
NET Timer_1/timer_0/counterReg[6];  
  Timer_1/timer_0/counterReg_RNI8EM32[6]:A, 
  Timer_1/timer_0/counterReg[6]:Q, 
  Timer_1/timer_0/overflowReg_RNIS1GK[6]:B, 
  Timer_1/timer_0/counterReg_RNO[6]:A, 
  Timer_1/timer_0/compareReg_RNIB4QB[6]:B, 
  Timer_1/timer_0/bus_read_data_RNO[6]:A, 
  Timer_1/timer_0/counterReg_RNIKF0T[8]:C.
NET Timer_1/timer_0/counterReg[2];  
  Timer_1/timer_0/counterReg_RNIFVAJ[2]:A, 
  Timer_1/timer_0/overflowReg_RNIKHFK[2]:B, 
  Timer_1/timer_0/counterReg_RNI2F0T[2]:A, 
  Timer_1/timer_0/counterReg[2]:Q, 
  Timer_1/timer_0/counterReg_RNO[2]:A, 
  Timer_1/timer_0/compareReg_RNI34QB[2]:B, 
  Timer_1/timer_0/bus_read_data_RNO[2]:A.
NET Timer_1/timer_0/counterReg_n18_0_o2_m6_0_a2_4_5;  
  Timer_1/timer_0/counterReg_RNIAACQ1[11]:C, 
  Timer_1/timer_0/counterReg_RNI7HBO[14]:Y.
NET Timer_1/timer_0/counterReg_n18_0_o2_m6_0_a2_4_2;  
  Timer_1/timer_0/counterReg_RNI7HBO[14]:C, 
  Timer_1/timer_0/counterReg_RNIHE5C[12]:Y.
NET Timer_1/timer_0/counterReg_n18_0_o2_m6_0_a2_4_4;  
  Timer_1/timer_0/counterReg_RNIAACQ1[11]:A, 
  Timer_1/timer_0/counterReg_RNIUN8I[17]:Y.
NET Timer_1/timer_0/counterReg[15];  
  Timer_1/timer_0/counterReg_RNIUN8I[17]:A, 
  Timer_1/timer_0/counterReg_RNO[15]:B, 
  Timer_1/timer_0/counterReg[15]:Q, 
  Timer_1/timer_0/counterReg_RNII9754[15]:B, 
  Timer_1/timer_0/overflowReg_RNIO2ID[15]:B, 
  Timer_1/timer_0/compareReg_RNIBVLL[15]:B, 
  Timer_1/timer_0/bus_read_data_RNO[15]:A.
NET Timer_1/timer_0/counterReg_n18_0_o2_m6_0_a2_4_3;  
  Timer_1/timer_0/counterReg_RNIAACQ1[11]:B, 
  Timer_1/timer_0/counterReg_RNI51OF[11]:Y.
NET Timer_1/timer_0/bus_read_data_10_iv_0_1[0];  
  Timer_1/timer_0/bus_read_data_RNO[0]:C, 
  Timer_1/timer_0/bus_read_data_RNO_2[0]:Y.
NET Timer_1/timer_0/overflowReg[0];  
  Timer_1/timer_0/overflowReg_RNIG9FK[0]:A, 
  Timer_1/timer_0/overflowReg[0]:Q, 
  Timer_1/timer_0/overflowReg_RNO_0[0]:A, 
  Timer_1/timer_0/bus_read_data_RNO_2[0]:A.
NET Timer_1/timer_0/N_428;  
  Timer_1/timer_0/bus_read_data_RNO_2[0]:C, 
  Timer_1/timer_0/bus_read_data_RNO_4[0]:Y.
NET Timer_1/timer_0/bus_read_data_10_iv_0_0[0];  
  Timer_1/timer_0/bus_read_data_RNO[0]:B, 
  Timer_1/timer_0/bus_read_data_RNO_1[0]:Y.
NET Timer_1/timer_0/compareReg[0];  
  Timer_1/timer_0/compareReg_RNIV3QB[0]:A, 
  Timer_1/timer_0/compareReg_RNO_0[0]:B, 
  Timer_1/timer_0/bus_read_data_RNO_1[0]:A, 
  Timer_1/timer_0/compareReg[0]:Q.
NET Timer_1/timer_0/N_429;  
  Timer_1/timer_0/bus_read_data_RNO_1[0]:C, 
  Timer_1/timer_0/bus_read_data_RNO_3[0]:Y.
NET Timer_1/timer_0/bus_read_data_10_iv_0_1[1];  
  Timer_1/timer_0/bus_read_data_RNO[1]:C, 
  Timer_1/timer_0/bus_read_data_RNO_2[1]:Y.
NET Timer_1/timer_0/overflowReg[1];  
  Timer_1/timer_0/bus_read_data_RNO_2[1]:A, 
  Timer_1/timer_0/overflowReg_RNIINV81[1]:A, 
  Timer_1/timer_0/overflowReg_RNO_0[1]:A, 
  Timer_1/timer_0/overflowReg[1]:Q.
NET Timer_1/timer_0/N_423;  
  Timer_1/timer_0/bus_read_data_RNO_2[1]:C, 
  Timer_1/timer_0/bus_read_data_RNO_4[1]:Y.
NET Timer_1/timer_0/bus_read_data_10_iv_0_0[1];  
  Timer_1/timer_0/bus_read_data_RNO[1]:A, 
  Timer_1/timer_0/bus_read_data_RNO_0[1]:Y.
NET Timer_1/timer_0/compareReg[1];  
  Timer_1/timer_0/compareReg_RNI14QB[1]:A, 
  Timer_1/timer_0/compareReg_RNO_0[1]:B, 
  Timer_1/timer_0/compareReg[1]:Q, 
  Timer_1/timer_0/bus_read_data_RNO_0[1]:A.
NET Timer_1/timer_0/N_424;  
  Timer_1/timer_0/bus_read_data_RNO_0[1]:C, 
  Timer_1/timer_0/bus_read_data_RNO_3[1]:Y.
NET Timer_1/timer_0/bus_read_data_10_iv_1[19];  
  Timer_1/timer_0/bus_read_data_RNO[19]:C, 
  Timer_1/timer_0/bus_read_data_RNO_0[19]:Y.
NET Timer_1/timer_0/compareReg_m[19];  
  Timer_1/timer_0/bus_read_data_RNO_0[19]:A, 
  Timer_1/timer_0/bus_read_data_RNO_1[19]:Y.
NET Timer_1/timer_0/controlReg_m[19];  
  Timer_1/timer_0/bus_read_data_RNO_0[19]:B, 
  Timer_1/timer_0/bus_read_data_RNO_2[19]:Y.
NET Timer_1/timer_0/overflowReg_m[19];  
  Timer_1/timer_0/bus_read_data_RNO_0[19]:C, 
  Timer_1/timer_0/bus_read_data_RNO_3[19]:Y.
NET Timer_1/timer_0/bus_read_data_10_iv_1[18];  
  Timer_1/timer_0/bus_read_data_RNO[18]:C, 
  Timer_1/timer_0/bus_read_data_RNO_0[18]:Y.
NET Timer_1/timer_0/compareReg_m[18];  
  Timer_1/timer_0/bus_read_data_RNO_0[18]:A, 
  Timer_1/timer_0/bus_read_data_RNO_1[18]:Y.
NET Timer_1/timer_0/controlReg_m[18];  
  Timer_1/timer_0/bus_read_data_RNO_0[18]:B, 
  Timer_1/timer_0/bus_read_data_RNO_2[18]:Y.
NET Timer_1/timer_0/overflowReg_m[18];  
  Timer_1/timer_0/bus_read_data_RNO_0[18]:C, 
  Timer_1/timer_0/bus_read_data_RNO_3[18]:Y.
NET Timer_1/timer_0/bus_read_data_10_iv_1[9];  
  Timer_1/timer_0/bus_read_data_RNO[9]:C, 
  Timer_1/timer_0/bus_read_data_RNO_0[9]:Y.
NET Timer_1/timer_0/compareReg_m[9];  
  Timer_1/timer_0/bus_read_data_RNO_0[9]:A, 
  Timer_1/timer_0/bus_read_data_RNO_1[9]:Y.
NET Timer_1/timer_0/controlReg_m[9];  
  Timer_1/timer_0/bus_read_data_RNO_0[9]:B, 
  Timer_1/timer_0/bus_read_data_RNO_2[9]:Y.
NET Timer_1/timer_0/overflowReg_m[9];  
  Timer_1/timer_0/bus_read_data_RNO_0[9]:C, 
  Timer_1/timer_0/bus_read_data_RNO_3[9]:Y.
NET Timer_1/timer_0/bus_read_data_10_iv_1[20];  
  Timer_1/timer_0/bus_read_data_RNO[20]:C, 
  Timer_1/timer_0/bus_read_data_RNO_0[20]:Y.
NET Timer_1/timer_0/compareReg_m[20];  
  Timer_1/timer_0/bus_read_data_RNO_0[20]:A, 
  Timer_1/timer_0/bus_read_data_RNO_1[20]:Y.
NET Timer_1/timer_0/controlReg_m[20];  
  Timer_1/timer_0/bus_read_data_RNO_0[20]:B, 
  Timer_1/timer_0/bus_read_data_RNO_2[20]:Y.
NET Timer_1/timer_0/overflowReg_m[20];  
  Timer_1/timer_0/bus_read_data_RNO_0[20]:C, 
  Timer_1/timer_0/bus_read_data_RNO_3[20]:Y.
NET Timer_1/timer_0/bus_read_data_10_iv_1[10];  
  Timer_1/timer_0/bus_read_data_RNO[10]:C, 
  Timer_1/timer_0/bus_read_data_RNO_0[10]:Y.
NET Timer_1/timer_0/compareReg_m[10];  
  Timer_1/timer_0/bus_read_data_RNO_0[10]:A, 
  Timer_1/timer_0/bus_read_data_RNO_1[10]:Y.
NET Timer_1/timer_0/controlReg_m[10];  
  Timer_1/timer_0/bus_read_data_RNO_0[10]:B, 
  Timer_1/timer_0/bus_read_data_RNO_2[10]:Y.
NET Timer_1/timer_0/overflowReg_m[10];  
  Timer_1/timer_0/bus_read_data_RNO_0[10]:C, 
  Timer_1/timer_0/bus_read_data_RNO_3[10]:Y.
NET Timer_1/timer_0/bus_read_data_10_iv_1[13];  
  Timer_1/timer_0/bus_read_data_RNO[13]:C, 
  Timer_1/timer_0/bus_read_data_RNO_0[13]:Y.
NET Timer_1/timer_0/compareReg_m[13];  
  Timer_1/timer_0/bus_read_data_RNO_0[13]:A, 
  Timer_1/timer_0/bus_read_data_RNO_1[13]:Y.
NET Timer_1/timer_0/controlReg_m[13];  
  Timer_1/timer_0/bus_read_data_RNO_0[13]:B, 
  Timer_1/timer_0/bus_read_data_RNO_2[13]:Y.
NET Timer_1/timer_0/overflowReg_m[13];  
  Timer_1/timer_0/bus_read_data_RNO_0[13]:C, 
  Timer_1/timer_0/bus_read_data_RNO_3[13]:Y.
NET Timer_1/timer_0/bus_read_data_10_iv_1[11];  
  Timer_1/timer_0/bus_read_data_RNO[11]:C, 
  Timer_1/timer_0/bus_read_data_RNO_0[11]:Y.
NET Timer_1/timer_0/compareReg_m[11];  
  Timer_1/timer_0/bus_read_data_RNO_0[11]:A, 
  Timer_1/timer_0/bus_read_data_RNO_1[11]:Y.
NET Timer_1/timer_0/controlReg_m[11];  
  Timer_1/timer_0/bus_read_data_RNO_0[11]:B, 
  Timer_1/timer_0/bus_read_data_RNO_2[11]:Y.
NET Timer_1/timer_0/overflowReg_m[11];  
  Timer_1/timer_0/bus_read_data_RNO_0[11]:C, 
  Timer_1/timer_0/bus_read_data_RNO_3[11]:Y.
NET Timer_1/timer_0/bus_read_data_10_iv_1[12];  
  Timer_1/timer_0/bus_read_data_RNO[12]:C, 
  Timer_1/timer_0/bus_read_data_RNO_0[12]:Y.
NET Timer_1/timer_0/compareReg_m[12];  
  Timer_1/timer_0/bus_read_data_RNO_0[12]:A, 
  Timer_1/timer_0/bus_read_data_RNO_1[12]:Y.
NET Timer_1/timer_0/controlReg_m[12];  
  Timer_1/timer_0/bus_read_data_RNO_0[12]:B, 
  Timer_1/timer_0/bus_read_data_RNO_2[12]:Y.
NET Timer_1/timer_0/overflowReg_m[12];  
  Timer_1/timer_0/bus_read_data_RNO_0[12]:C, 
  Timer_1/timer_0/bus_read_data_RNO_3[12]:Y.
NET Timer_1/timer_0/bus_read_data_10_iv_1[15];  
  Timer_1/timer_0/bus_read_data_RNO[15]:C, 
  Timer_1/timer_0/bus_read_data_RNO_0[15]:Y.
NET Timer_1/timer_0/compareReg_m[15];  
  Timer_1/timer_0/bus_read_data_RNO_0[15]:A, 
  Timer_1/timer_0/bus_read_data_RNO_1[15]:Y.
NET Timer_1/timer_0/controlReg_m[15];  
  Timer_1/timer_0/bus_read_data_RNO_0[15]:B, 
  Timer_1/timer_0/bus_read_data_RNO_2[15]:Y.
NET Timer_1/timer_0/overflowReg_m[15];  
  Timer_1/timer_0/bus_read_data_RNO_0[15]:C, 
  Timer_1/timer_0/bus_read_data_RNO_3[15]:Y.
NET Timer_1/timer_0/bus_read_data_10_iv_1[21];  
  Timer_1/timer_0/bus_read_data_RNO[21]:C, 
  Timer_1/timer_0/bus_read_data_RNO_0[21]:Y.
NET Timer_1/timer_0/compareReg_m[21];  
  Timer_1/timer_0/bus_read_data_RNO_0[21]:A, 
  Timer_1/timer_0/bus_read_data_RNO_1[21]:Y.
NET Timer_1/timer_0/controlReg_m[21];  
  Timer_1/timer_0/bus_read_data_RNO_0[21]:B, 
  Timer_1/timer_0/bus_read_data_RNO_2[21]:Y.
NET Timer_1/timer_0/overflowReg_m[21];  
  Timer_1/timer_0/bus_read_data_RNO_0[21]:C, 
  Timer_1/timer_0/bus_read_data_RNO_3[21]:Y.
NET Timer_1/timer_0/bus_read_data_10_iv_1[16];  
  Timer_1/timer_0/bus_read_data_RNO[16]:C, 
  Timer_1/timer_0/bus_read_data_RNO_0[16]:Y.
NET Timer_1/timer_0/compareReg_m[16];  
  Timer_1/timer_0/bus_read_data_RNO_0[16]:A, 
  Timer_1/timer_0/bus_read_data_RNO_1[16]:Y.
NET Timer_1/timer_0/controlReg_m[16];  
  Timer_1/timer_0/bus_read_data_RNO_0[16]:B, 
  Timer_1/timer_0/bus_read_data_RNO_2[16]:Y.
NET Timer_1/timer_0/overflowReg_m[16];  
  Timer_1/timer_0/bus_read_data_RNO_0[16]:C, 
  Timer_1/timer_0/bus_read_data_RNO_3[16]:Y.
NET Timer_1/timer_0/bus_read_data_10_iv_1[14];  
  Timer_1/timer_0/bus_read_data_RNO[14]:C, 
  Timer_1/timer_0/bus_read_data_RNO_0[14]:Y.
NET Timer_1/timer_0/compareReg_m[14];  
  Timer_1/timer_0/bus_read_data_RNO_0[14]:A, 
  Timer_1/timer_0/bus_read_data_RNO_1[14]:Y.
NET Timer_1/timer_0/controlReg_m[14];  
  Timer_1/timer_0/bus_read_data_RNO_0[14]:B, 
  Timer_1/timer_0/bus_read_data_RNO_2[14]:Y.
NET Timer_1/timer_0/overflowReg_m[14];  
  Timer_1/timer_0/bus_read_data_RNO_0[14]:C, 
  Timer_1/timer_0/bus_read_data_RNO_3[14]:Y.
NET Timer_1/timer_0/counterReg_n25_i_o5_m5_0_a2_3_5;  
  Timer_1/timer_0/counterReg_RNIMANG1[21]:A, 
  Timer_1/timer_0/counterReg_RNICTBO[21]:Y.
NET Timer_1/timer_0/counterReg_n25_i_o5_m5_0_a2_3_3;  
  Timer_1/timer_0/counterReg_RNICTBO[21]:C, 
  Timer_1/timer_0/counterReg_RNITU6C[18]:Y.
NET Timer_1/timer_0/counterReg_n25_i_o5_m5_0_a2_3_4;  
  Timer_1/timer_0/counterReg_RNIMANG1[21]:B, 
  Timer_1/timer_0/counterReg_RNIADBO[25]:Y.
NET Timer_1/timer_0/counterReg[25];  
  Timer_1/timer_0/bus_read_data_RNO_0[25]:A, 
  Timer_1/timer_0/counterReg[25]:Q, 
  Timer_1/timer_0/counterReg_RNIADBO[25]:B, 
  Timer_1/timer_0/overflowReg_RNIS6ID[25]:B, 
  Timer_1/timer_0/compareReg_RNIDVLL[25]:B, 
  Timer_1/timer_0/counterReg_RNO_0[25]:C.
NET Timer_1/timer_0/counterReg_n25_i_o5_m5_0_a2_3_1;  
  Timer_1/timer_0/counterReg_RNIADBO[25]:C, 
  Timer_1/timer_0/counterReg_RNIJE5C[22]:Y.
NET Timer_1/timer_0/counterReg[23];  
  Timer_1/timer_0/bus_read_data_RNO[23]:A, 
  Timer_1/timer_0/counterReg[23]:Q, 
  Timer_1/timer_0/counterReg_RNIJE5C[22]:A, 
  Timer_1/timer_0/overflowReg_RNIOUHD[23]:B, 
  Timer_1/timer_0/counterReg_RNO_0[23]:C, 
  Timer_1/timer_0/counterReg_RNIA4VL5[23]:C, 
  Timer_1/timer_0/compareReg_RNI9FLL[23]:B.
NET Timer_1/timer_0/bus_read_data_10_iv_0_1[5];  
  Timer_1/timer_0/bus_read_data_RNO[5]:C, 
  Timer_1/timer_0/bus_read_data_RNO_0[5]:Y.
NET Timer_1/timer_0/N_583;  
  Timer_1/timer_0/bus_read_data_RNO_0[5]:A, 
  Timer_1/timer_0/bus_read_data_RNO_1[5]:Y.
NET Timer_1/timer_0/N_584;  
  Timer_1/timer_0/bus_read_data_RNO_0[5]:B, 
  Timer_1/timer_0/bus_read_data_RNO_2[5]:Y.
NET Timer_1/timer_0/N_581;  
  Timer_1/timer_0/bus_read_data_RNO_0[5]:C, 
  Timer_1/timer_0/bus_read_data_RNO_3[5]:Y.
NET Timer_1/timer_0/bus_read_data_10_iv_1[24];  
  Timer_1/timer_0/bus_read_data_RNO[24]:C, 
  Timer_1/timer_0/bus_read_data_RNO_0[24]:Y.
NET Timer_1/timer_0/compareReg_m[24];  
  Timer_1/timer_0/bus_read_data_RNO_0[24]:A, 
  Timer_1/timer_0/bus_read_data_RNO_1[24]:Y.
NET Timer_1/timer_0/controlReg_m[24];  
  Timer_1/timer_0/bus_read_data_RNO_0[24]:B, 
  Timer_1/timer_0/bus_read_data_RNO_2[24]:Y.
NET Timer_1/timer_0/overflowReg_m[24];  
  Timer_1/timer_0/bus_read_data_RNO_0[24]:C, 
  Timer_1/timer_0/bus_read_data_RNO_3[24]:Y.
NET Timer_1/timer_0/bus_read_data_10_iv_0_1[2];  
  Timer_1/timer_0/bus_read_data_RNO[2]:C, 
  Timer_1/timer_0/bus_read_data_RNO_0[2]:Y.
NET Timer_1/timer_0/N_595;  
  Timer_1/timer_0/bus_read_data_RNO_0[2]:A, 
  Timer_1/timer_0/bus_read_data_RNO_1[2]:Y.
NET Timer_1/timer_0/N_596;  
  Timer_1/timer_0/bus_read_data_RNO_0[2]:B, 
  Timer_1/timer_0/bus_read_data_RNO_2[2]:Y.
NET Timer_1/timer_0/N_593;  
  Timer_1/timer_0/bus_read_data_RNO_0[2]:C, 
  Timer_1/timer_0/bus_read_data_RNO_3[2]:Y.
NET Timer_1/timer_0/bus_read_data_10_iv_1[29];  
  Timer_1/timer_0/bus_read_data_RNO[29]:C, 
  Timer_1/timer_0/bus_read_data_RNO_0[29]:Y.
NET Timer_1/timer_0/compareReg_m[29];  
  Timer_1/timer_0/bus_read_data_RNO_0[29]:A, 
  Timer_1/timer_0/bus_read_data_RNO_1[29]:Y.
NET Timer_1/timer_0/controlReg_m[29];  
  Timer_1/timer_0/bus_read_data_RNO_0[29]:B, 
  Timer_1/timer_0/bus_read_data_RNO_2[29]:Y.
NET Timer_1/timer_0/overflowReg_m[29];  
  Timer_1/timer_0/bus_read_data_RNO_0[29]:C, 
  Timer_1/timer_0/bus_read_data_RNO_3[29]:Y.
NET Timer_1/timer_0/bus_read_data_10_iv_0_1[4];  
  Timer_1/timer_0/bus_read_data_RNO[4]:C, 
  Timer_1/timer_0/bus_read_data_RNO_0[4]:Y.
NET Timer_1/timer_0/N_587;  
  Timer_1/timer_0/bus_read_data_RNO_0[4]:A, 
  Timer_1/timer_0/bus_read_data_RNO_1[4]:Y.
NET Timer_1/timer_0/N_588;  
  Timer_1/timer_0/bus_read_data_RNO_0[4]:B, 
  Timer_1/timer_0/bus_read_data_RNO_2[4]:Y.
NET Timer_1/timer_0/N_585;  
  Timer_1/timer_0/bus_read_data_RNO_0[4]:C, 
  Timer_1/timer_0/bus_read_data_RNO_3[4]:Y.
NET Timer_1/timer_0/bus_read_data_10_iv_1[7];  
  Timer_1/timer_0/bus_read_data_RNO[7]:C, 
  Timer_1/timer_0/bus_read_data_RNO_0[7]:Y.
NET Timer_1/timer_0/compareReg_m[7];  
  Timer_1/timer_0/bus_read_data_RNO_0[7]:A, 
  Timer_1/timer_0/bus_read_data_RNO_1[7]:Y.
NET Timer_1/timer_0/controlReg_m[7];  
  Timer_1/timer_0/bus_read_data_RNO_0[7]:B, 
  Timer_1/timer_0/bus_read_data_RNO_2[7]:Y.
NET Timer_1/timer_0/overflowReg_m[7];  
  Timer_1/timer_0/bus_read_data_RNO_0[7]:C, 
  Timer_1/timer_0/bus_read_data_RNO_3[7]:Y.
NET Timer_1/timer_0/bus_read_data_10_iv_1[28];  
  Timer_1/timer_0/bus_read_data_RNO[28]:C, 
  Timer_1/timer_0/bus_read_data_RNO_0[28]:Y.
NET Timer_1/timer_0/compareReg_m[28];  
  Timer_1/timer_0/bus_read_data_RNO_0[28]:A, 
  Timer_1/timer_0/bus_read_data_RNO_1[28]:Y.
NET Timer_1/timer_0/controlReg_m[28];  
  Timer_1/timer_0/bus_read_data_RNO_0[28]:B, 
  Timer_1/timer_0/bus_read_data_RNO_2[28]:Y.
NET Timer_1/timer_0/overflowReg_m[28];  
  Timer_1/timer_0/bus_read_data_RNO_0[28]:C, 
  Timer_1/timer_0/bus_read_data_RNO_3[28]:Y.
NET Timer_1/timer_0/bus_read_data_10_iv_0_1[3];  
  Timer_1/timer_0/bus_read_data_RNO[3]:C, 
  Timer_1/timer_0/bus_read_data_RNO_0[3]:Y.
NET Timer_1/timer_0/N_591;  
  Timer_1/timer_0/bus_read_data_RNO_0[3]:A, 
  Timer_1/timer_0/bus_read_data_RNO_1[3]:Y.
NET Timer_1/timer_0/N_592;  
  Timer_1/timer_0/bus_read_data_RNO_0[3]:B, 
  Timer_1/timer_0/bus_read_data_RNO_2[3]:Y.
NET Timer_1/timer_0/N_589;  
  Timer_1/timer_0/bus_read_data_RNO_0[3]:C, 
  Timer_1/timer_0/bus_read_data_RNO_3[3]:Y.
NET Timer_1/timer_0/bus_read_data_10_iv_1[27];  
  Timer_1/timer_0/bus_read_data_RNO[27]:C, 
  Timer_1/timer_0/bus_read_data_RNO_0[27]:Y.
NET Timer_1/timer_0/compareReg_m[27];  
  Timer_1/timer_0/bus_read_data_RNO_0[27]:A, 
  Timer_1/timer_0/bus_read_data_RNO_1[27]:Y.
NET Timer_1/timer_0/controlReg_m[27];  
  Timer_1/timer_0/bus_read_data_RNO_0[27]:B, 
  Timer_1/timer_0/bus_read_data_RNO_2[27]:Y.
NET Timer_1/timer_0/overflowReg_m[27];  
  Timer_1/timer_0/bus_read_data_RNO_0[27]:C, 
  Timer_1/timer_0/bus_read_data_RNO_3[27]:Y.
NET Timer_1/timer_0/bus_read_data_10_iv_0_1[6];  
  Timer_1/timer_0/bus_read_data_RNO[6]:C, 
  Timer_1/timer_0/bus_read_data_RNO_0[6]:Y.
NET Timer_1/timer_0/N_579;  
  Timer_1/timer_0/bus_read_data_RNO_0[6]:A, 
  Timer_1/timer_0/bus_read_data_RNO_1[6]:Y.
NET Timer_1/timer_0/N_580;  
  Timer_1/timer_0/bus_read_data_RNO_0[6]:B, 
  Timer_1/timer_0/bus_read_data_RNO_2[6]:Y.
NET Timer_1/timer_0/N_577;  
  Timer_1/timer_0/bus_read_data_RNO_0[6]:C, 
  Timer_1/timer_0/bus_read_data_RNO_3[6]:Y.
NET Timer_1/timer_0/bus_read_data_10_iv_1[17];  
  Timer_1/timer_0/bus_read_data_RNO[17]:C, 
  Timer_1/timer_0/bus_read_data_RNO_0[17]:Y.
NET Timer_1/timer_0/compareReg_m[17];  
  Timer_1/timer_0/bus_read_data_RNO_0[17]:A, 
  Timer_1/timer_0/bus_read_data_RNO_1[17]:Y.
NET Timer_1/timer_0/controlReg_m[17];  
  Timer_1/timer_0/bus_read_data_RNO_0[17]:B, 
  Timer_1/timer_0/bus_read_data_RNO_2[17]:Y.
NET Timer_1/timer_0/overflowReg_m[17];  
  Timer_1/timer_0/bus_read_data_RNO_0[17]:C, 
  Timer_1/timer_0/bus_read_data_RNO_3[17]:Y.
NET Timer_1/timer_0/bus_read_data_10_iv_0_1[23];  
  Timer_1/timer_0/bus_read_data_RNO[23]:C, 
  Timer_1/timer_0/bus_read_data_RNO_0[23]:Y.
NET Timer_1/timer_0/N_474;  
  Timer_1/timer_0/bus_read_data_RNO_0[23]:A, 
  Timer_1/timer_0/bus_read_data_RNO_1[23]:Y.
NET Timer_1/timer_0/controlReg_m[23];  
  Timer_1/timer_0/bus_read_data_RNO_0[23]:B, 
  Timer_1/timer_0/bus_read_data_RNO_2[23]:Y.
NET Timer_1/timer_0/N_473;  
  Timer_1/timer_0/bus_read_data_RNO_0[23]:C, 
  Timer_1/timer_0/bus_read_data_RNO_3[23]:Y.
NET Timer_1/timer_0/bus_read_data_10_iv_1[22];  
  Timer_1/timer_0/bus_read_data_RNO[22]:C, 
  Timer_1/timer_0/bus_read_data_RNO_0[22]:Y.
NET Timer_1/timer_0/compareReg_m[22];  
  Timer_1/timer_0/bus_read_data_RNO_0[22]:A, 
  Timer_1/timer_0/bus_read_data_RNO_1[22]:Y.
NET Timer_1/timer_0/controlReg_m[22];  
  Timer_1/timer_0/bus_read_data_RNO_0[22]:B, 
  Timer_1/timer_0/bus_read_data_RNO_2[22]:Y.
NET Timer_1/timer_0/overflowReg_m[22];  
  Timer_1/timer_0/bus_read_data_RNO_0[22]:C, 
  Timer_1/timer_0/bus_read_data_RNO_3[22]:Y.
NET Timer_1/timer_0/bus_read_data_10_iv_1[26];  
  Timer_1/timer_0/bus_read_data_RNO[26]:C, 
  Timer_1/timer_0/bus_read_data_RNO_0[26]:Y.
NET Timer_1/timer_0/compareReg_m[26];  
  Timer_1/timer_0/bus_read_data_RNO_0[26]:A, 
  Timer_1/timer_0/bus_read_data_RNO_1[26]:Y.
NET Timer_1/timer_0/controlReg_m[26];  
  Timer_1/timer_0/bus_read_data_RNO_0[26]:B, 
  Timer_1/timer_0/bus_read_data_RNO_2[26]:Y.
NET Timer_1/timer_0/overflowReg_m[26];  
  Timer_1/timer_0/bus_read_data_RNO_0[26]:C, 
  Timer_1/timer_0/bus_read_data_RNO_3[26]:Y.
NET Timer_1/timer_0/bus_read_data_10_iv_1[8];  
  Timer_1/timer_0/bus_read_data_RNO[8]:C, 
  Timer_1/timer_0/bus_read_data_RNO_2[8]:Y.
NET Timer_1/timer_0/overflowReg[8];  
  Timer_1/timer_0/bus_read_data_RNO_2[8]:A, 
  Timer_1/timer_0/overflowReg_RNO_0[8]:A, 
  Timer_1/timer_0/overflowReg[8]:Q, 
  Timer_1/timer_0/overflowReg_RNI0AGK[8]:A.
NET Timer_1/timer_0/counterReg_m[8];  
  Timer_1/timer_0/bus_read_data_RNO_2[8]:C, 
  Timer_1/timer_0/bus_read_data_RNO_3[8]:Y.
NET Timer_1/timer_0/bus_read_data_10_iv_0[30];  
  Timer_1/timer_0/bus_read_data_RNO[30]:C, 
  Timer_1/timer_0/bus_read_data_RNO_2[30]:Y.
NET Timer_1/timer_0/controlReg[30];  
  Timer_1/timer_0/bus_read_data_RNO_2[30]:A, 
  Timer_1/timer_0/controlReg_RNO_0[30]:B, 
  Timer_1/timer_0/controlReg[30]:Q.
NET Timer_1/timer_0/compareReg_m[30];  
  Timer_1/timer_0/bus_read_data_RNO_2[30]:C, 
  Timer_1/timer_0/bus_read_data_RNO_3[30]:Y.
NET Timer_1/timer_0/bus_read_data_10_iv_0[25];  
  Timer_1/timer_0/bus_read_data_RNO[25]:C, 
  Timer_1/timer_0/bus_read_data_RNO_2[25]:Y.
NET Timer_1/timer_0/controlReg[25];  
  Timer_1/timer_0/bus_read_data_RNO_2[25]:A, 
  Timer_1/timer_0/controlReg[25]:Q, 
  Timer_1/timer_0/controlReg_RNO_0[25]:B.
NET Timer_1/timer_0/compareReg_m[25];  
  Timer_1/timer_0/bus_read_data_RNO_2[25]:C, 
  Timer_1/timer_0/bus_read_data_RNO_3[25]:Y.
NET Timer_1/timer_0/bus_read_data_10_iv_0[31];  
  Timer_1/timer_0/bus_read_data_RNO[31]:C, 
  Timer_1/timer_0/bus_read_data_RNO_2[31]:Y.
NET Timer_1/timer_0/controlReg[31];  
  Timer_1/timer_0/bus_read_data_RNO_2[31]:A, 
  Timer_1/timer_0/controlReg[31]:Q, 
  Timer_1/timer_0/controlReg_RNO_0[31]:B.
NET Timer_1/timer_0/compareReg_m[31];  
  Timer_1/timer_0/bus_read_data_RNO_2[31]:C, 
  Timer_1/timer_0/bus_read_data_RNO_3[31]:Y.
NET Timer_1/timer_0/counterReg_RNI13526[21];  
  Timer_1/timer_0/counterReg_RNO_0[27]:B, 
  Timer_1/timer_0/counterReg_RNO[25]:B, 
  Timer_1/timer_0/counterReg_RNI13526[21]:Y, 
  Timer_1/timer_0/counterReg_RNO[26]:B.
NET Timer_1/timer_0/counterReg_n18_0_o2_m6_0_a2_4;  
  Timer_1/timer_0/counterReg_RNI13526[21]:A, 
  Timer_1/timer_0/counterReg_RNISHBE6[27]:C, 
  Timer_1/timer_0/counterReg_RNO_0[18]:B, 
  Timer_1/timer_0/counterReg_RNIP5HN4[18]:B, 
  Timer_1/timer_0/counterReg_RNO_0[23]:B, 
  Timer_1/timer_0/counterReg_RNIA4VL5[23]:A, 
  Timer_1/timer_0/counterReg_RNIAACQ1[11]:Y, 
  Timer_1/timer_0/counterReg_RNO_0[22]:B, 
  Timer_1/timer_0/counterReg_RNO_0[21]:B.
NET Timer_1/timer_0/counterReg_RNICSRC3[11];  
  Timer_1/timer_0/counterReg_RNIKHUI3[12]:A, 
  Timer_1/timer_0/counterReg_RNICSRC3[11]:Y, 
  Timer_1/timer_0/counterReg_RNO[12]:A.
NET Timer_1/timer_0/counterReg_n21_i_253_N_7;  
  Timer_1/timer_0/counterReg_RNO[21]:B, 
  Timer_1/timer_0/counterReg_RNO_0[21]:Y.
NET Timer_1/timer_0/N_450_i;  Timer_1/timer_0/counterReg_RNO[28]:
  A, Timer_1/timer_0/counterReg_RNISHBE6[27]:Y, 
  Timer_1/timer_0/counterReg_RNIRGIQ6[29]:B, 
  Timer_1/timer_0/counterReg_RNO_0[29]:B.
NET Timer_1/timer_0/counterReg_n22_i_252_N_7;  
  Timer_1/timer_0/counterReg_RNO[22]:B, 
  Timer_1/timer_0/counterReg_RNO_0[22]:Y.
NET Timer_1/timer_0/counterReg_RNI784V3[10];  
  Timer_1/timer_0/counterReg_RNO[15]:A, 
  Timer_1/timer_0/counterReg_RNII9754[15]:A, 
  Timer_1/timer_0/counterReg_RNI784V3[10]:Y.
NET Timer_1/timer_0/N_476;  
  Timer_1/timer_0/counterReg_RNI1E1N2[1]:B, 
  Timer_1/timer_0/counterReg_RNI2F0T[2]:B, 
  Timer_1/timer_0/counterReg_RNO[2]:B, 
  Timer_1/timer_0/counterReg_RNIBVAJ[1]:Y.
NET Timer_1/timer_0/overflowReset_RNO;  
  Timer_1/timer_0/overflowReset:D, 
  Timer_1/timer_0/overflowReset_RNO:Y.
NET Timer_1/timer_0/N_418;  Timer_1/timer_0/overflowReset_RNO:A, 
  Timer_1/timer_0/overflowReset_RNO_0:Y.
NET Timer_1/timer_0/N_420;  Timer_1/timer_0/overflowReset_RNO:B, 
  Timer_1/timer_0/overflowReset_RNO_1:Y.
NET Timer_1/timer_0/N_419;  Timer_1/timer_0/overflowReset_RNO:C, 
  Timer_1/timer_0/overflowReset_RNO_2:Y.
NET Timer_1/timer_0/N_418_1;  Timer_1/timer_0/overflowReset_RNO_2:
  A, Timer_1/timer_0/overflowReset_RNIB1KD:Y, 
  Timer_1/timer_0/overflowReset_RNO_0:C.
NET Timer_1/timer_0/bus_read_data_10[1];  
  Timer_1/timer_0/bus_read_data[1]:D, 
  Timer_1/timer_0/bus_read_data_RNO[1]:Y.
NET Timer_1/timer_0/N_422;  Timer_1/timer_0/bus_read_data_RNO[1]:
  B, Timer_1/timer_0/bus_read_data_RNO_1[1]:Y.
NET Timer_1/timer_0/un1_fabint8;  
  Timer_1/timer_0/bus_read_data[30]:E, 
  Timer_1/timer_0/bus_read_data[8]:E, 
  Timer_1/timer_0/bus_read_data[26]:E, 
  Timer_1/timer_0/bus_read_data[6]:E, 
  Timer_1/timer_0/un1_fabint8_0:Y, 
  Timer_1/timer_0/bus_read_data[3]:E, 
  Timer_1/timer_0/bus_read_data[27]:E, 
  Timer_1/timer_0/bus_read_data[29]:E, 
  Timer_1/timer_0/bus_read_data[25]:E, 
  Timer_1/timer_0/bus_read_data[4]:E, 
  Timer_1/timer_0/bus_read_data[24]:E, 
  Timer_1/timer_0/bus_read_data[28]:E, 
  Timer_1/timer_0/bus_read_data[9]:E, 
  Timer_1/timer_0/bus_read_data[31]:E, 
  Timer_1/timer_0/bus_read_data[2]:E, 
  Timer_1/timer_0/bus_read_data[7]:E, 
  Timer_1/timer_0/bus_read_data[5]:E.
NET Timer_1/timer_0/bus_read_data_10[26];  
  Timer_1/timer_0/bus_read_data[26]:D, 
  Timer_1/timer_0/bus_read_data_RNO[26]:Y.
NET Timer_1/timer_0/N_57;  Timer_1/timer_0/counterReg[30]:D, 
  Timer_1/timer_0/counterReg_RNO[30]:Y.
NET Timer_1/timer_0/counterReg_c29;  
  Timer_1/timer_0/counterReg_RNO_0[31]:A, 
  Timer_1/timer_0/counterReg_RNO[30]:B, 
  Timer_1/timer_0/counterReg_RNIRGIQ6[29]:Y.
NET Timer_1/timer_0/bus_read_data_10[23];  
  Timer_1/timer_0/bus_read_data[23]:D, 
  Timer_1/timer_0/bus_read_data_RNO[23]:Y.
NET Timer_1/timer_0/bus_read_data_10[6];  
  Timer_1/timer_0/bus_read_data[6]:D, 
  Timer_1/timer_0/bus_read_data_RNO[6]:Y.
NET Timer_1/timer_0/bus_read_data_10[5];  
  Timer_1/timer_0/bus_read_data[5]:D, 
  Timer_1/timer_0/bus_read_data_RNO[5]:Y.
NET Timer_1/timer_0/bus_read_data_10[4];  
  Timer_1/timer_0/bus_read_data[4]:D, 
  Timer_1/timer_0/bus_read_data_RNO[4]:Y.
NET Timer_1/timer_0/bus_read_data_10[3];  
  Timer_1/timer_0/bus_read_data[3]:D, 
  Timer_1/timer_0/bus_read_data_RNO[3]:Y.
NET Timer_1/timer_0/bus_read_data_10[2];  
  Timer_1/timer_0/bus_read_data[2]:D, 
  Timer_1/timer_0/bus_read_data_RNO[2]:Y.
NET Timer_1/timer_0/N_32;  Timer_1/timer_0/counterReg[7]:D, 
  Timer_1/timer_0/counterReg_RNO[7]:Y.
NET Timer_1/timer_0/N_64;  Timer_1/timer_0/counterReg_RNO_0[8]:B, 
  Timer_1/timer_0/counterReg_RNI8EM32[6]:Y, 
  Timer_1/timer_0/counterReg_RNO[7]:B.
NET Timer_1/timer_0/N_475;  Timer_1/timer_0/counterReg[1]:D, 
  Timer_1/timer_0/counterReg_RNO[1]:Y.
NET Timer_1/timer_0/counterReg[0];  
  Timer_1/timer_0/counterReg_RNO[0]:A, 
  Timer_1/timer_0/compareReg_RNIV3QB[0]:B, 
  Timer_1/timer_0/overflowReg_RNIG9FK[0]:B, 
  Timer_1/timer_0/counterReg_RNO[1]:A, 
  Timer_1/timer_0/counterReg_RNIBVAJ[1]:B, 
  Timer_1/timer_0/counterReg[0]:Q, 
  Timer_1/timer_0/bus_read_data_RNO_0[0]:A.
NET Timer_1/timer_0/counterReg[1];  
  Timer_1/timer_0/counterReg_RNIBVAJ[1]:A, 
  Timer_1/timer_0/overflowReg_RNIINV81[1]:B, 
  Timer_1/timer_0/counterReg_RNO[1]:B, 
  Timer_1/timer_0/compareReg_RNI14QB[1]:B, 
  Timer_1/timer_0/bus_read_data_RNO_1[1]:A, 
  Timer_1/timer_0/counterReg[1]:Q.
NET Timer_1/timer_0/bus_read_data_10[7];  
  Timer_1/timer_0/bus_read_data[7]:D, 
  Timer_1/timer_0/bus_read_data_RNO[7]:Y.
NET Timer_1/timer_0/bus_read_data_10[31];  
  Timer_1/timer_0/bus_read_data[31]:D, 
  Timer_1/timer_0/bus_read_data_RNO[31]:Y.
NET Timer_1/timer_0/counterReg_m[31];  
  Timer_1/timer_0/bus_read_data_RNO[31]:A, 
  Timer_1/timer_0/bus_read_data_RNO_0[31]:Y.
NET Timer_1/timer_0/overflowReg_m[31];  
  Timer_1/timer_0/bus_read_data_RNO[31]:B, 
  Timer_1/timer_0/bus_read_data_RNO_1[31]:Y.
NET Timer_1/timer_0/bus_read_data_10[30];  
  Timer_1/timer_0/bus_read_data[30]:D, 
  Timer_1/timer_0/bus_read_data_RNO[30]:Y.
NET Timer_1/timer_0/counterReg_m[30];  
  Timer_1/timer_0/bus_read_data_RNO[30]:A, 
  Timer_1/timer_0/bus_read_data_RNO_0[30]:Y.
NET Timer_1/timer_0/overflowReg_m[30];  
  Timer_1/timer_0/bus_read_data_RNO[30]:B, 
  Timer_1/timer_0/bus_read_data_RNO_1[30]:Y.
NET Timer_1/timer_0/bus_read_data_10[9];  
  Timer_1/timer_0/bus_read_data[9]:D, 
  Timer_1/timer_0/bus_read_data_RNO[9]:Y.
NET Timer_1/timer_0/bus_read_data_10[10];  
  Timer_1/timer_0/bus_read_data[10]:D, 
  Timer_1/timer_0/bus_read_data_RNO[10]:Y.
NET Timer_1/timer_0/bus_read_data_10[11];  
  Timer_1/timer_0/bus_read_data[11]:D, 
  Timer_1/timer_0/bus_read_data_RNO[11]:Y.
NET Timer_1/timer_0/bus_read_data_10[12];  
  Timer_1/timer_0/bus_read_data[12]:D, 
  Timer_1/timer_0/bus_read_data_RNO[12]:Y.
NET Timer_1/timer_0/bus_read_data_10[13];  
  Timer_1/timer_0/bus_read_data[13]:D, 
  Timer_1/timer_0/bus_read_data_RNO[13]:Y.
NET Timer_1/timer_0/bus_read_data_10[14];  
  Timer_1/timer_0/bus_read_data[14]:D, 
  Timer_1/timer_0/bus_read_data_RNO[14]:Y.
NET Timer_1/timer_0/N_438;  Timer_1/timer_0/counterReg[23]:D, 
  Timer_1/timer_0/counterReg_RNO[23]:Y.
NET Timer_1/timer_0/N_446;  Timer_1/timer_0/counterReg_RNO[23]:A, 
  Timer_1/timer_0/counterReg_RNO[24]:B, 
  Timer_1/timer_0/counterReg_RNO_0[25]:A, 
  Timer_1/timer_0/counterReg_RNIA4VL5[23]:Y.
NET Timer_1/timer_0/N_463;  Timer_1/timer_0/counterReg_RNO[23]:B, 
  Timer_1/timer_0/counterReg_RNO_0[23]:Y.
NET Timer_1/timer_0/N_435;  Timer_1/timer_0/counterReg[20]:D, 
  Timer_1/timer_0/counterReg_RNO[20]:Y.
NET Timer_1/timer_0/N_442;  Timer_1/timer_0/counterReg_RNO[20]:B, 
  Timer_1/timer_0/counterReg_RNO_0[20]:Y.
NET Timer_1/timer_0/bus_read_data_10[15];  
  Timer_1/timer_0/bus_read_data[15]:D, 
  Timer_1/timer_0/bus_read_data_RNO[15]:Y.
NET Timer_1/timer_0/bus_read_data_10[22];  
  Timer_1/timer_0/bus_read_data[22]:D, 
  Timer_1/timer_0/bus_read_data_RNO[22]:Y.
NET Timer_1/timer_0/bus_read_data_10[16];  
  Timer_1/timer_0/bus_read_data[16]:D, 
  Timer_1/timer_0/bus_read_data_RNO[16]:Y.
NET Timer_1/timer_0/bus_read_data_10[21];  
  Timer_1/timer_0/bus_read_data[21]:D, 
  Timer_1/timer_0/bus_read_data_RNO[21]:Y.
NET Timer_1/timer_0/bus_read_data_10[17];  
  Timer_1/timer_0/bus_read_data[17]:D, 
  Timer_1/timer_0/bus_read_data_RNO[17]:Y.
NET Timer_1/timer_0/bus_read_data_10[20];  
  Timer_1/timer_0/bus_read_data[20]:D, 
  Timer_1/timer_0/bus_read_data_RNO[20]:Y.
NET Timer_1/timer_0/bus_read_data_10[18];  
  Timer_1/timer_0/bus_read_data[18]:D, 
  Timer_1/timer_0/bus_read_data_RNO[18]:Y.
NET Timer_1/timer_0/bus_read_data_10[19];  
  Timer_1/timer_0/bus_read_data[19]:D, 
  Timer_1/timer_0/bus_read_data_RNO[19]:Y.
NET Timer_1/timer_0/bus_read_data_10[0];  
  Timer_1/timer_0/bus_read_data[0]:D, 
  Timer_1/timer_0/bus_read_data_RNO[0]:Y.
NET Timer_1/timer_0/N_427;  Timer_1/timer_0/bus_read_data_RNO[0]:
  A, Timer_1/timer_0/bus_read_data_RNO_0[0]:Y.
NET Timer_1/timer_0/N_44;  Timer_1/timer_0/counterReg[8]:D, 
  Timer_1/timer_0/counterReg_RNO[8]:Y.
NET Timer_1/timer_0/N_524;  Timer_1/timer_0/counterReg_RNO[8]:A, 
  Timer_1/timer_0/counterReg_RNO_0[8]:Y.
NET Timer_1/timer_0/bus_read_data_10[8];  
  Timer_1/timer_0/bus_read_data[8]:D, 
  Timer_1/timer_0/bus_read_data_RNO[8]:Y.
NET Timer_1/timer_0/compareReg_m[8];  
  Timer_1/timer_0/bus_read_data_RNO[8]:A, 
  Timer_1/timer_0/bus_read_data_RNO_0[8]:Y.
NET Timer_1/timer_0/controlReg_m[8];  
  Timer_1/timer_0/bus_read_data_RNO[8]:B, 
  Timer_1/timer_0/bus_read_data_RNO_1[8]:Y.
NET Timer_1/timer_0/bus_read_data_10[29];  
  Timer_1/timer_0/bus_read_data[29]:D, 
  Timer_1/timer_0/bus_read_data_RNO[29]:Y.
NET Timer_1/timer_0/bus_read_data_10[28];  
  Timer_1/timer_0/bus_read_data[28]:D, 
  Timer_1/timer_0/bus_read_data_RNO[28]:Y.
NET Timer_1/timer_0/counterReg[28];  
  Timer_1/timer_0/counterReg_RNO_0[29]:A, 
  Timer_1/timer_0/counterReg[28]:Q, 
  Timer_1/timer_0/overflowReg_RNI2JID[28]:B, 
  Timer_1/timer_0/counterReg_RNIRGIQ6[29]:A, 
  Timer_1/timer_0/compareReg_RNIJNML[28]:B, 
  Timer_1/timer_0/counterReg_RNO[28]:B, 
  Timer_1/timer_0/bus_read_data_RNO[28]:A.
NET Timer_1/timer_0/bus_read_data_10[27];  
  Timer_1/timer_0/bus_read_data[27]:D, 
  Timer_1/timer_0/bus_read_data_RNO[27]:Y.
NET Timer_1/timer_0/bus_read_data_10[25];  
  Timer_1/timer_0/bus_read_data[25]:D, 
  Timer_1/timer_0/bus_read_data_RNO[25]:Y.
NET Timer_1/timer_0/counterReg_m[25];  
  Timer_1/timer_0/bus_read_data_RNO[25]:A, 
  Timer_1/timer_0/bus_read_data_RNO_0[25]:Y.
NET Timer_1/timer_0/overflowReg_m[25];  
  Timer_1/timer_0/bus_read_data_RNO[25]:B, 
  Timer_1/timer_0/bus_read_data_RNO_1[25]:Y.
NET Timer_1/timer_0/bus_read_data_10[24];  
  Timer_1/timer_0/bus_read_data[24]:D, 
  Timer_1/timer_0/bus_read_data_RNO[24]:Y.
NET Timer_1/timer_0/N_441;  Timer_1/timer_0/counterReg[26]:D, 
  Timer_1/timer_0/counterReg_RNO[26]:Y.
NET Timer_1/timer_0/N_440;  Timer_1/timer_0/counterReg[25]:D, 
  Timer_1/timer_0/counterReg_RNO[25]:Y.
NET Timer_1/timer_0/N_466;  Timer_1/timer_0/counterReg_RNO[25]:A, 
  Timer_1/timer_0/counterReg_RNO_0[25]:Y.
NET Timer_1/timer_0/N_439;  Timer_1/timer_0/counterReg[24]:D, 
  Timer_1/timer_0/counterReg_RNO[24]:Y.
NET Timer_1/timer_0/counterReg_n27;  
  Timer_1/timer_0/counterReg[27]:D, 
  Timer_1/timer_0/counterReg_RNO[27]:Y.
NET Timer_1/timer_0/counterReg_n27_tz;  
  Timer_1/timer_0/counterReg_RNO[27]:A, 
  Timer_1/timer_0/counterReg_RNO_0[27]:Y.
NET Timer_1/timer_0/counterReg_n28;  
  Timer_1/timer_0/counterReg[28]:D, 
  Timer_1/timer_0/counterReg_RNO[28]:Y.
NET Timer_1/timer_0/counterReg_n29;  
  Timer_1/timer_0/counterReg[29]:D, 
  Timer_1/timer_0/counterReg_RNO[29]:Y.
NET Timer_1/timer_0/counterReg_n29_tz;  
  Timer_1/timer_0/counterReg_RNO[29]:A, 
  Timer_1/timer_0/counterReg_RNO_0[29]:Y.
NET Timer_1/timer_0/counterReg_n10;  
  Timer_1/timer_0/counterReg[10]:D, 
  Timer_1/timer_0/counterReg_RNO[10]:Y.
NET Timer_1/timer_0/N_484;  Timer_1/timer_0/counterReg_RNO[10]:A, 
  Timer_1/timer_0/counterReg_RNIVTM03[9]:Y, 
  Timer_1/timer_0/counterReg_RNO_0[11]:B.
NET Timer_1/timer_0/counterReg_n11;  
  Timer_1/timer_0/counterReg[11]:D, 
  Timer_1/timer_0/counterReg_RNO[11]:Y.
NET Timer_1/timer_0/N_485;  Timer_1/timer_0/counterReg_RNO[11]:A, 
  Timer_1/timer_0/counterReg_RNO_0[11]:Y.
NET Timer_1/timer_0/counterReg_n12;  
  Timer_1/timer_0/counterReg[12]:D, 
  Timer_1/timer_0/counterReg_RNO[12]:Y.
NET Timer_1/timer_0/counterReg_n13;  
  Timer_1/timer_0/counterReg[13]:D, 
  Timer_1/timer_0/counterReg_RNO[13]:Y.
NET Timer_1/timer_0/N_487;  Timer_1/timer_0/counterReg_RNO[13]:A, 
  Timer_1/timer_0/counterReg_RNIKHUI3[12]:Y, 
  Timer_1/timer_0/counterReg_RNO_0[14]:B.
NET Timer_1/timer_0/counterReg_n14;  
  Timer_1/timer_0/counterReg[14]:D, 
  Timer_1/timer_0/counterReg_RNO[14]:Y.
NET Timer_1/timer_0/N_488;  Timer_1/timer_0/counterReg_RNO[14]:A, 
  Timer_1/timer_0/counterReg_RNO_0[14]:Y.
NET Timer_1/timer_0/un1_nreset_i_1;  
  Timer_1/timer_0/counterReg_RNO[0]:B, 
  Timer_1/timer_0/counterReg_RNO[9]:C, 
  Timer_1/timer_0/counterReg_RNO[3]:C, 
  Timer_1/timer_0/counterReg_RNO[21]:C, 
  Timer_1/timer_0/counterReg_RNO[14]:C, 
  Timer_1/timer_0/counterReg_RNO[5]:C, 
  Timer_1/timer_0/counterReg_RNO[15]:C, 
  Timer_1/timer_0/counterReg_RNO[2]:C, 
  Timer_1/timer_0/counterReg_RNO[6]:C, 
  Timer_1/timer_0/counterReg_RNO[18]:B, 
  Timer_1/timer_0/counterReg_RNO[4]:C, 
  Timer_1/timer_0/counterReg_RNO[22]:C, 
  Timer_1/timer_0/counterReg_RNO[16]:C, 
  Timer_1/timer_0/counterReg_RNO[31]:C, 
  Timer_1/timer_0/counterReg_RNO[17]:C, 
  Timer_1/timer_0/counterReg_RNO[19]:C, 
  Timer_1/timer_0/overflowReset_RNIHCL5G:Y.
NET Timer_1/timer_0/counterReg_n15;  
  Timer_1/timer_0/counterReg[15]:D, 
  Timer_1/timer_0/counterReg_RNO[15]:Y.
NET Timer_1/timer_0/counterReg_n16;  
  Timer_1/timer_0/counterReg[16]:D, 
  Timer_1/timer_0/counterReg_RNO[16]:Y.
NET Timer_1/timer_0/N_490;  Timer_1/timer_0/counterReg_RNO[16]:A, 
  Timer_1/timer_0/counterReg_RNII9754[15]:Y, 
  Timer_1/timer_0/counterReg_RNO_0[17]:B.
NET Timer_1/timer_0/counterReg_n17;  
  Timer_1/timer_0/counterReg[17]:D, 
  Timer_1/timer_0/counterReg_RNO[17]:Y.
NET Timer_1/timer_0/N_491;  Timer_1/timer_0/counterReg_RNO[17]:A, 
  Timer_1/timer_0/counterReg_RNO_0[17]:Y.
NET Timer_1/timer_0/counterReg_n18;  
  Timer_1/timer_0/counterReg[18]:D, 
  Timer_1/timer_0/counterReg_RNO[18]:Y.
NET Timer_1/timer_0/counterReg_n18_tz;  
  Timer_1/timer_0/counterReg_RNO[18]:A, 
  Timer_1/timer_0/counterReg_RNO_0[18]:Y.
NET Timer_1/timer_0/counterReg_n19;  
  Timer_1/timer_0/counterReg[19]:D, 
  Timer_1/timer_0/counterReg_RNO[19]:Y.
NET Timer_1/timer_0/N_494;  Timer_1/timer_0/counterReg_RNO[19]:A, 
  Timer_1/timer_0/counterReg_RNIP5HN4[18]:Y, 
  Timer_1/timer_0/counterReg_RNO_0[20]:B.
NET Timer_1/timer_0/counterReg_n9;  Timer_1/timer_0/counterReg[9]:
  D, Timer_1/timer_0/counterReg_RNO[9]:Y.
NET Timer_1/timer_0/N_437;  Timer_1/timer_0/counterReg[22]:D, 
  Timer_1/timer_0/counterReg_RNO[22]:Y.
NET Timer_1/timer_0/N_436;  Timer_1/timer_0/counterReg[21]:D, 
  Timer_1/timer_0/counterReg_RNO[21]:Y.
NET Timer_1/timer_0/N_105;  Timer_1/timer_0/overflowReg_RNO[0]:A, 
  Timer_1/timer_0/overflowReg_RNO_0[0]:Y.
NET Timer_1/timer_0/N_107;  Timer_1/timer_0/overflowReg_RNO[2]:A, 
  Timer_1/timer_0/overflowReg_RNO_0[2]:Y.
NET Timer_1/timer_0/overflowReg[2];  
  Timer_1/timer_0/overflowReg_RNIKHFK[2]:A, 
  Timer_1/timer_0/overflowReg_RNO_0[2]:A, 
  Timer_1/timer_0/bus_read_data_RNO_3[2]:A, 
  Timer_1/timer_0/overflowReg[2]:Q.
NET Timer_1/timer_0/N_108;  Timer_1/timer_0/overflowReg_RNO[3]:A, 
  Timer_1/timer_0/overflowReg_RNO_0[3]:Y.
NET Timer_1/timer_0/overflowReg[3];  
  Timer_1/timer_0/overflowReg_RNIMLFK[3]:A, 
  Timer_1/timer_0/overflowReg[3]:Q, 
  Timer_1/timer_0/overflowReg_RNO_0[3]:A, 
  Timer_1/timer_0/bus_read_data_RNO_3[3]:A.
NET Timer_1/timer_0/N_109;  Timer_1/timer_0/overflowReg_RNO[4]:A, 
  Timer_1/timer_0/overflowReg_RNO_0[4]:Y.
NET Timer_1/timer_0/N_110;  Timer_1/timer_0/overflowReg_RNO[5]:A, 
  Timer_1/timer_0/overflowReg_RNO_0[5]:Y.
NET Timer_1/timer_0/overflowReg[5];  
  Timer_1/timer_0/overflowReg_RNIQTFK[5]:A, 
  Timer_1/timer_0/bus_read_data_RNO_3[5]:A, 
  Timer_1/timer_0/overflowReg_RNO_0[5]:A, 
  Timer_1/timer_0/overflowReg[5]:Q.
NET Timer_1/timer_0/N_111;  Timer_1/timer_0/overflowReg_RNO[6]:A, 
  Timer_1/timer_0/overflowReg_RNO_0[6]:Y.
NET Timer_1/timer_0/overflowReg[6];  
  Timer_1/timer_0/overflowReg_RNIS1GK[6]:A, 
  Timer_1/timer_0/overflowReg_RNO_0[6]:A, 
  Timer_1/timer_0/bus_read_data_RNO_3[6]:A, 
  Timer_1/timer_0/overflowReg[6]:Q.
NET Timer_1/timer_0/N_112;  Timer_1/timer_0/overflowReg_RNO[7]:A, 
  Timer_1/timer_0/overflowReg_RNO_0[7]:Y.
NET Timer_1/timer_0/N_113;  Timer_1/timer_0/overflowReg_RNO[8]:A, 
  Timer_1/timer_0/overflowReg_RNO_0[8]:Y.
NET Timer_1/timer_0/N_114;  Timer_1/timer_0/overflowReg_RNO[9]:A, 
  Timer_1/timer_0/overflowReg_RNO_0[9]:Y.
NET Timer_1/timer_0/N_115;  Timer_1/timer_0/overflowReg_RNO[10]:A, 
  Timer_1/timer_0/overflowReg_RNO_0[10]:Y.
NET Timer_1/timer_0/overflowReg[10];  
  Timer_1/timer_0/overflowReg_RNIEEHD[10]:A, 
  Timer_1/timer_0/bus_read_data_RNO_3[10]:A, 
  Timer_1/timer_0/overflowReg_RNO_0[10]:A, 
  Timer_1/timer_0/overflowReg[10]:Q.
NET Timer_1/timer_0/N_116;  Timer_1/timer_0/overflowReg_RNO[11]:A, 
  Timer_1/timer_0/overflowReg_RNO_0[11]:Y.
NET Timer_1/timer_0/overflowReg[11];  
  Timer_1/timer_0/bus_read_data_RNO_3[11]:A, 
  Timer_1/timer_0/overflowReg[11]:Q, 
  Timer_1/timer_0/overflowReg_RNIGIHD[11]:A, 
  Timer_1/timer_0/overflowReg_RNO_0[11]:A.
NET Timer_1/timer_0/N_117;  Timer_1/timer_0/overflowReg_RNO[12]:A, 
  Timer_1/timer_0/overflowReg_RNO_0[12]:Y.
NET Timer_1/timer_0/N_118;  Timer_1/timer_0/overflowReg_RNO[13]:A, 
  Timer_1/timer_0/overflowReg_RNO_0[13]:Y.
NET Timer_1/timer_0/N_119;  Timer_1/timer_0/overflowReg_RNO[14]:A, 
  Timer_1/timer_0/overflowReg_RNO_0[14]:Y.
NET Timer_1/timer_0/overflowReg[14];  
  Timer_1/timer_0/overflowReg_RNIMUHD[14]:A, 
  Timer_1/timer_0/overflowReg_RNO_0[14]:A, 
  Timer_1/timer_0/overflowReg[14]:Q, 
  Timer_1/timer_0/bus_read_data_RNO_3[14]:A.
NET Timer_1/timer_0/N_120;  Timer_1/timer_0/overflowReg_RNO[15]:A, 
  Timer_1/timer_0/overflowReg_RNO_0[15]:Y.
NET Timer_1/timer_0/overflowReg[15];  
  Timer_1/timer_0/overflowReg_RNIO2ID[15]:A, 
  Timer_1/timer_0/bus_read_data_RNO_3[15]:A, 
  Timer_1/timer_0/overflowReg_RNO_0[15]:A, 
  Timer_1/timer_0/overflowReg[15]:Q.
NET Timer_1/timer_0/N_121;  Timer_1/timer_0/overflowReg_RNO[16]:A, 
  Timer_1/timer_0/overflowReg_RNO_0[16]:Y.
NET Timer_1/timer_0/overflowReg[16];  
  Timer_1/timer_0/bus_read_data_RNO_3[16]:A, 
  Timer_1/timer_0/overflowReg_RNIQ6ID[16]:A, 
  Timer_1/timer_0/overflowReg[16]:Q, 
  Timer_1/timer_0/overflowReg_RNO_0[16]:A.
NET Timer_1/timer_0/N_123;  Timer_1/timer_0/overflowReg_RNO[18]:A, 
  Timer_1/timer_0/overflowReg_RNO_0[18]:Y.
NET Timer_1/timer_0/overflowReg[18];  
  Timer_1/timer_0/overflowReg_RNO_0[18]:A, 
  Timer_1/timer_0/overflowReg[18]:Q, 
  Timer_1/timer_0/overflowReg_RNIUEID[18]:A, 
  Timer_1/timer_0/bus_read_data_RNO_3[18]:A.
NET Timer_1/timer_0/N_124;  Timer_1/timer_0/overflowReg_RNO[19]:A, 
  Timer_1/timer_0/overflowReg_RNO_0[19]:Y.
NET Timer_1/timer_0/overflowReset_0_sqmuxa;  
  Timer_1/timer_0/overflowReset_RNO_1:A, 
  Timer_1/timer_0/overflowReg_RNO_0[19]:S, 
  Timer_1/timer_0/overflowReg_RNO_0[21]:S, 
  Timer_1/timer_0/overflowReg_RNO_0[17]:S, 
  Timer_1/timer_0/overflowReg_RNO_0[29]:S, 
  Timer_1/timer_0/overflowReg_RNO_0[28]:S, 
  Timer_1/timer_0/overflowReg_RNO_0[23]:S, 
  Timer_1/timer_0/overflowReg_RNO_0[31]:S, 
  Timer_1/timer_0/WRITE_overflowReset8_0_a2_RNIFK6U2:Y, 
  Timer_1/timer_0/overflowReg_RNO_0[27]:S, 
  Timer_1/timer_0/overflowReg_RNO_0[22]:S, 
  Timer_1/timer_0/overflowReg_RNO_0[24]:S, 
  Timer_1/timer_0/overflowReg_RNO_0[20]:S, 
  Timer_1/timer_0/overflowReg_RNO_0[25]:S, 
  Timer_1/timer_0/overflowReg_RNO_0[30]:S, 
  Timer_1/timer_0/overflowReg_RNO_0[1]:S, 
  Timer_1/timer_0/overflowReg_RNO_0[26]:S.
NET Timer_1/timer_0/N_125;  Timer_1/timer_0/overflowReg_RNO[20]:A, 
  Timer_1/timer_0/overflowReg_RNO_0[20]:Y.
NET Timer_1/timer_0/overflowReg[20];  
  Timer_1/timer_0/overflowReg_RNIIIHD[20]:A, 
  Timer_1/timer_0/overflowReg_RNO_0[20]:A, 
  Timer_1/timer_0/bus_read_data_RNO_3[20]:A, 
  Timer_1/timer_0/overflowReg[20]:Q.
NET Timer_1/timer_0/N_126;  Timer_1/timer_0/overflowReg_RNO[21]:A, 
  Timer_1/timer_0/overflowReg_RNO_0[21]:Y.
NET Timer_1/timer_0/overflowReg[21];  
  Timer_1/timer_0/overflowReg_RNO_0[21]:A, 
  Timer_1/timer_0/overflowReg_RNIET3R[16]:A, 
  Timer_1/timer_0/bus_read_data_RNO_3[21]:A, 
  Timer_1/timer_0/overflowReg[21]:Q.
NET Timer_1/timer_0/N_127;  Timer_1/timer_0/overflowReg_RNO[22]:A, 
  Timer_1/timer_0/overflowReg_RNO_0[22]:Y.
NET Timer_1/timer_0/N_128;  Timer_1/timer_0/overflowReg_RNO[23]:A, 
  Timer_1/timer_0/overflowReg_RNO_0[23]:Y.
NET Timer_1/timer_0/overflowReg[23];  
  Timer_1/timer_0/overflowReg_RNO_0[23]:A, 
  Timer_1/timer_0/overflowReg[23]:Q, 
  Timer_1/timer_0/bus_read_data_RNO_1[23]:A, 
  Timer_1/timer_0/overflowReg_RNIOUHD[23]:A.
NET Timer_1/timer_0/N_129;  Timer_1/timer_0/overflowReg_RNO[24]:A, 
  Timer_1/timer_0/overflowReg_RNO_0[24]:Y.
NET Timer_1/timer_0/overflowReg[24];  
  Timer_1/timer_0/bus_read_data_RNO_3[24]:A, 
  Timer_1/timer_0/overflowReg_RNIQ2ID[24]:A, 
  Timer_1/timer_0/overflowReg_RNO_0[24]:A, 
  Timer_1/timer_0/overflowReg[24]:Q.
NET Timer_1/timer_0/N_130;  Timer_1/timer_0/overflowReg_RNO[25]:A, 
  Timer_1/timer_0/overflowReg_RNO_0[25]:Y.
NET Timer_1/timer_0/overflowReg[25];  
  Timer_1/timer_0/overflowReg_RNIS6ID[25]:A, 
  Timer_1/timer_0/overflowReg[25]:Q, 
  Timer_1/timer_0/overflowReg_RNO_0[25]:A, 
  Timer_1/timer_0/bus_read_data_RNO_1[25]:A.
NET Timer_1/timer_0/N_131;  Timer_1/timer_0/overflowReg_RNO[26]:A, 
  Timer_1/timer_0/overflowReg_RNO_0[26]:Y.
NET Timer_1/timer_0/N_132;  Timer_1/timer_0/overflowReg_RNO[27]:A, 
  Timer_1/timer_0/overflowReg_RNO_0[27]:Y.
NET Timer_1/timer_0/overflowReg[27];  
  Timer_1/timer_0/overflowReg_RNI0FID[27]:A, 
  Timer_1/timer_0/overflowReg[27]:Q, 
  Timer_1/timer_0/overflowReg_RNO_0[27]:A, 
  Timer_1/timer_0/bus_read_data_RNO_3[27]:A.
NET Timer_1/timer_0/N_133;  Timer_1/timer_0/overflowReg_RNO[28]:A, 
  Timer_1/timer_0/overflowReg_RNO_0[28]:Y.
NET Timer_1/timer_0/overflowReg[28];  
  Timer_1/timer_0/overflowReg_RNI2JID[28]:A, 
  Timer_1/timer_0/bus_read_data_RNO_3[28]:A, 
  Timer_1/timer_0/overflowReg_RNO_0[28]:A, 
  Timer_1/timer_0/overflowReg[28]:Q.
NET Timer_1/timer_0/N_134;  Timer_1/timer_0/overflowReg_RNO[29]:A, 
  Timer_1/timer_0/overflowReg_RNO_0[29]:Y.
NET Timer_1/timer_0/overflowReg[29];  
  Timer_1/timer_0/overflowReg_RNI4NID[29]:A, 
  Timer_1/timer_0/overflowReg_RNO_0[29]:A, 
  Timer_1/timer_0/bus_read_data_RNO_3[29]:A, 
  Timer_1/timer_0/overflowReg[29]:Q.
NET Timer_1/timer_0/N_135;  Timer_1/timer_0/overflowReg_RNO[30]:A, 
  Timer_1/timer_0/overflowReg_RNO_0[30]:Y.
NET Timer_1/timer_0/overflowReg[30];  
  Timer_1/timer_0/overflowReg_RNIMMHD[30]:A, 
  Timer_1/timer_0/overflowReg[30]:Q, 
  Timer_1/timer_0/bus_read_data_RNO_1[30]:A, 
  Timer_1/timer_0/overflowReg_RNO_0[30]:A.
NET Timer_1/timer_0/N_138;  Timer_1/timer_0/controlReg_RNO[1]:A, 
  Timer_1/timer_0/controlReg_RNO_0[1]:Y.
NET Timer_1/timer_0/N_139;  Timer_1/timer_0/controlReg_RNO[2]:A, 
  Timer_1/timer_0/controlReg_RNO_0[2]:Y.
NET Timer_1/timer_0/N_140;  Timer_1/timer_0/controlReg_RNO[3]:A, 
  Timer_1/timer_0/controlReg_RNO_0[3]:Y.
NET Timer_1/timer_0/N_141;  Timer_1/timer_0/controlReg_RNO[4]:A, 
  Timer_1/timer_0/controlReg_RNO_0[4]:Y.
NET Timer_1/timer_0/controlReg[4];  
  Timer_1/timer_0/bus_read_data_RNO_2[4]:A, 
  Timer_1/timer_0/controlReg[4]:Q, 
  Timer_1/timer_0/controlReg_RNO_0[4]:B.
NET Timer_1/timer_0/N_142;  Timer_1/timer_0/controlReg_RNO[5]:A, 
  Timer_1/timer_0/controlReg_RNO_0[5]:Y.
NET Timer_1/timer_0/controlReg[5];  
  Timer_1/timer_0/bus_read_data_RNO_2[5]:A, 
  Timer_1/timer_0/controlReg_RNO_0[5]:B, 
  Timer_1/timer_0/controlReg[5]:Q.
NET Timer_1/timer_0/N_143;  Timer_1/timer_0/controlReg_RNO[6]:A, 
  Timer_1/timer_0/controlReg_RNO_0[6]:Y.
NET Timer_1/timer_0/controlReg[6];  
  Timer_1/timer_0/bus_read_data_RNO_2[6]:A, 
  Timer_1/timer_0/controlReg[6]:Q, 
  Timer_1/timer_0/controlReg_RNO_0[6]:B.
NET Timer_1/timer_0/N_144;  Timer_1/timer_0/controlReg_RNO[7]:A, 
  Timer_1/timer_0/controlReg_RNO_0[7]:Y.
NET Timer_1/timer_0/controlReg[7];  
  Timer_1/timer_0/bus_read_data_RNO_2[7]:A, 
  Timer_1/timer_0/controlReg[7]:Q, 
  Timer_1/timer_0/controlReg_RNO_0[7]:B.
NET Timer_1/timer_0/N_145;  Timer_1/timer_0/controlReg_RNO[8]:A, 
  Timer_1/timer_0/controlReg_RNO_0[8]:Y.
NET Timer_1/timer_0/controlReg[8];  
  Timer_1/timer_0/bus_read_data_RNO_1[8]:A, 
  Timer_1/timer_0/controlReg[8]:Q, 
  Timer_1/timer_0/controlReg_RNO_0[8]:B.
NET Timer_1/timer_0/N_146;  Timer_1/timer_0/controlReg_RNO[9]:A, 
  Timer_1/timer_0/controlReg_RNO_0[9]:Y.
NET Timer_1/timer_0/controlReg[9];  
  Timer_1/timer_0/bus_read_data_RNO_2[9]:A, 
  Timer_1/timer_0/controlReg[9]:Q, 
  Timer_1/timer_0/controlReg_RNO_0[9]:B.
NET Timer_1/timer_0/N_147;  Timer_1/timer_0/controlReg_RNO[10]:A, 
  Timer_1/timer_0/controlReg_RNO_0[10]:Y.
NET Timer_1/timer_0/controlReg[10];  
  Timer_1/timer_0/bus_read_data_RNO_2[10]:A, 
  Timer_1/timer_0/controlReg_RNO_0[10]:B, 
  Timer_1/timer_0/controlReg[10]:Q.
NET Timer_1/timer_0/N_148;  Timer_1/timer_0/controlReg_RNO[11]:A, 
  Timer_1/timer_0/controlReg_RNO_0[11]:Y.
NET Timer_1/timer_0/controlReg[11];  
  Timer_1/timer_0/bus_read_data_RNO_2[11]:A, 
  Timer_1/timer_0/controlReg[11]:Q, 
  Timer_1/timer_0/controlReg_RNO_0[11]:B.
NET Timer_1/timer_0/N_149;  Timer_1/timer_0/controlReg_RNO[12]:A, 
  Timer_1/timer_0/controlReg_RNO_0[12]:Y.
NET Timer_1/timer_0/controlReg[12];  
  Timer_1/timer_0/bus_read_data_RNO_2[12]:A, 
  Timer_1/timer_0/controlReg[12]:Q, 
  Timer_1/timer_0/controlReg_RNO_0[12]:B.
NET Timer_1/timer_0/N_150;  Timer_1/timer_0/controlReg_RNO[13]:A, 
  Timer_1/timer_0/controlReg_RNO_0[13]:Y.
NET Timer_1/timer_0/controlReg[13];  
  Timer_1/timer_0/bus_read_data_RNO_2[13]:A, 
  Timer_1/timer_0/controlReg_RNO_0[13]:B, 
  Timer_1/timer_0/controlReg[13]:Q.
NET Timer_1/timer_0/N_151;  Timer_1/timer_0/controlReg_RNO[14]:A, 
  Timer_1/timer_0/controlReg_RNO_0[14]:Y.
NET Timer_1/timer_0/controlReg[14];  
  Timer_1/timer_0/bus_read_data_RNO_2[14]:A, 
  Timer_1/timer_0/controlReg_RNO_0[14]:B, 
  Timer_1/timer_0/controlReg[14]:Q.
NET Timer_1/timer_0/N_152;  Timer_1/timer_0/controlReg_RNO[15]:A, 
  Timer_1/timer_0/controlReg_RNO_0[15]:Y.
NET Timer_1/timer_0/controlReg[15];  
  Timer_1/timer_0/bus_read_data_RNO_2[15]:A, 
  Timer_1/timer_0/controlReg[15]:Q, 
  Timer_1/timer_0/controlReg_RNO_0[15]:B.
NET Timer_1/timer_0/N_153;  Timer_1/timer_0/controlReg_RNO[16]:A, 
  Timer_1/timer_0/controlReg_RNO_0[16]:Y.
NET Timer_1/timer_0/controlReg[16];  
  Timer_1/timer_0/bus_read_data_RNO_2[16]:A, 
  Timer_1/timer_0/controlReg[16]:Q, 
  Timer_1/timer_0/controlReg_RNO_0[16]:B.
NET Timer_1/timer_0/N_154;  Timer_1/timer_0/controlReg_RNO[17]:A, 
  Timer_1/timer_0/controlReg_RNO_0[17]:Y.
NET Timer_1/timer_0/controlReg[17];  
  Timer_1/timer_0/bus_read_data_RNO_2[17]:A, 
  Timer_1/timer_0/controlReg[17]:Q, 
  Timer_1/timer_0/controlReg_RNO_0[17]:B.
NET Timer_1/timer_0/N_370;  Timer_1/timer_0/controlReg_RNO_0[24]:
  S, Timer_1/timer_0/controlReg_RNO_0[21]:S, 
  Timer_1/timer_0/controlReg_RNO_0[0]:S, 
  Timer_1/timer_0/controlReg_1_sqmuxa_i:Y, 
  Timer_1/timer_0/controlReg_RNO_0[18]:S, 
  Timer_1/timer_0/controlReg_RNO_0[30]:S, 
  Timer_1/timer_0/controlReg_RNO_0[31]:S, 
  Timer_1/timer_0/controlReg_RNO_0[29]:S, 
  Timer_1/timer_0/controlReg_RNO_0[27]:S, 
  Timer_1/timer_0/controlReg_RNO_0[22]:S, 
  Timer_1/timer_0/controlReg_RNO_0[28]:S, 
  Timer_1/timer_0/controlReg_RNO_0[23]:S, 
  Timer_1/timer_0/controlReg_RNO_0[19]:S, 
  Timer_1/timer_0/controlReg_RNO_0[25]:S, 
  Timer_1/timer_0/controlReg_RNO_0[17]:S, 
  Timer_1/timer_0/controlReg_RNO_0[20]:S, 
  Timer_1/timer_0/controlReg_RNO_0[26]:S.
NET Timer_1/timer_0/N_155;  Timer_1/timer_0/controlReg_RNO[18]:A, 
  Timer_1/timer_0/controlReg_RNO_0[18]:Y.
NET Timer_1/timer_0/controlReg[18];  
  Timer_1/timer_0/bus_read_data_RNO_2[18]:A, 
  Timer_1/timer_0/controlReg_RNO_0[18]:B, 
  Timer_1/timer_0/controlReg[18]:Q.
NET Timer_1/timer_0/N_156;  Timer_1/timer_0/controlReg_RNO[19]:A, 
  Timer_1/timer_0/controlReg_RNO_0[19]:Y.
NET Timer_1/timer_0/controlReg[19];  
  Timer_1/timer_0/bus_read_data_RNO_2[19]:A, 
  Timer_1/timer_0/controlReg[19]:Q, 
  Timer_1/timer_0/controlReg_RNO_0[19]:B.
NET Timer_1/timer_0/N_157;  Timer_1/timer_0/controlReg_RNO[20]:A, 
  Timer_1/timer_0/controlReg_RNO_0[20]:Y.
NET Timer_1/timer_0/controlReg[20];  
  Timer_1/timer_0/bus_read_data_RNO_2[20]:A, 
  Timer_1/timer_0/controlReg[20]:Q, 
  Timer_1/timer_0/controlReg_RNO_0[20]:B.
NET Timer_1/timer_0/N_158;  Timer_1/timer_0/controlReg_RNO[21]:A, 
  Timer_1/timer_0/controlReg_RNO_0[21]:Y.
NET Timer_1/timer_0/controlReg[21];  
  Timer_1/timer_0/bus_read_data_RNO_2[21]:A, 
  Timer_1/timer_0/controlReg[21]:Q, 
  Timer_1/timer_0/controlReg_RNO_0[21]:B.
NET Timer_1/timer_0/N_159;  Timer_1/timer_0/controlReg_RNO[22]:A, 
  Timer_1/timer_0/controlReg_RNO_0[22]:Y.
NET Timer_1/timer_0/controlReg[22];  
  Timer_1/timer_0/bus_read_data_RNO_2[22]:A, 
  Timer_1/timer_0/controlReg[22]:Q, 
  Timer_1/timer_0/controlReg_RNO_0[22]:B.
NET Timer_1/timer_0/N_160;  Timer_1/timer_0/controlReg_RNO[23]:A, 
  Timer_1/timer_0/controlReg_RNO_0[23]:Y.
NET Timer_1/timer_0/controlReg[23];  
  Timer_1/timer_0/bus_read_data_RNO_2[23]:A, 
  Timer_1/timer_0/controlReg[23]:Q, 
  Timer_1/timer_0/controlReg_RNO_0[23]:B.
NET Timer_1/timer_0/N_161;  Timer_1/timer_0/controlReg_RNO[24]:A, 
  Timer_1/timer_0/controlReg_RNO_0[24]:Y.
NET Timer_1/timer_0/controlReg[24];  
  Timer_1/timer_0/bus_read_data_RNO_2[24]:A, 
  Timer_1/timer_0/controlReg_RNO_0[24]:B, 
  Timer_1/timer_0/controlReg[24]:Q.
NET Timer_1/timer_0/N_162;  Timer_1/timer_0/controlReg_RNO[25]:A, 
  Timer_1/timer_0/controlReg_RNO_0[25]:Y.
NET Timer_1/timer_0/N_164;  Timer_1/timer_0/controlReg_RNO[27]:A, 
  Timer_1/timer_0/controlReg_RNO_0[27]:Y.
NET Timer_1/timer_0/controlReg[27];  
  Timer_1/timer_0/bus_read_data_RNO_2[27]:A, 
  Timer_1/timer_0/controlReg[27]:Q, 
  Timer_1/timer_0/controlReg_RNO_0[27]:B.
NET Timer_1/timer_0/N_165;  Timer_1/timer_0/controlReg_RNO[28]:A, 
  Timer_1/timer_0/controlReg_RNO_0[28]:Y.
NET Timer_1/timer_0/controlReg[28];  
  Timer_1/timer_0/bus_read_data_RNO_2[28]:A, 
  Timer_1/timer_0/controlReg_RNO_0[28]:B, 
  Timer_1/timer_0/controlReg[28]:Q.
NET Timer_1/timer_0/N_166;  Timer_1/timer_0/controlReg_RNO[29]:A, 
  Timer_1/timer_0/controlReg_RNO_0[29]:Y.
NET Timer_1/timer_0/controlReg[29];  
  Timer_1/timer_0/bus_read_data_RNO_2[29]:A, 
  Timer_1/timer_0/controlReg_RNO_0[29]:B, 
  Timer_1/timer_0/controlReg[29]:Q.
NET Timer_1/timer_0/N_167;  Timer_1/timer_0/controlReg_RNO[30]:A, 
  Timer_1/timer_0/controlReg_RNO_0[30]:Y.
NET Timer_1/timer_0/N_168;  Timer_1/timer_0/controlReg_RNO[31]:A, 
  Timer_1/timer_0/controlReg_RNO_0[31]:Y.
NET Timer_1/timer_0/N_171;  Timer_1/timer_0/compareReg_RNO[2]:A, 
  Timer_1/timer_0/compareReg_RNO_0[2]:Y.
NET Timer_1/timer_0/compareReg[2];  
  Timer_1/timer_0/compareReg_RNI34QB[2]:A, 
  Timer_1/timer_0/compareReg[2]:Q, 
  Timer_1/timer_0/bus_read_data_RNO_1[2]:A, 
  Timer_1/timer_0/compareReg_RNO_0[2]:B.
NET Timer_1/timer_0/N_172;  Timer_1/timer_0/compareReg_RNO[3]:A, 
  Timer_1/timer_0/compareReg_RNO_0[3]:Y.
NET Timer_1/timer_0/N_173;  Timer_1/timer_0/compareReg_RNO[4]:A, 
  Timer_1/timer_0/compareReg_RNO_0[4]:Y.
NET Timer_1/timer_0/compareReg[4];  
  Timer_1/timer_0/compareReg_RNI74QB[4]:A, 
  Timer_1/timer_0/compareReg[4]:Q, 
  Timer_1/timer_0/bus_read_data_RNO_1[4]:A, 
  Timer_1/timer_0/compareReg_RNO_0[4]:B.
NET Timer_1/timer_0/N_174;  Timer_1/timer_0/compareReg_RNO[5]:A, 
  Timer_1/timer_0/compareReg_RNO_0[5]:Y.
NET Timer_1/timer_0/N_175;  Timer_1/timer_0/compareReg_RNO[6]:A, 
  Timer_1/timer_0/compareReg_RNO_0[6]:Y.
NET Timer_1/timer_0/compareReg[6];  
  Timer_1/timer_0/bus_read_data_RNO_1[6]:A, 
  Timer_1/timer_0/compareReg_RNIB4QB[6]:A, 
  Timer_1/timer_0/compareReg_RNO_0[6]:B, 
  Timer_1/timer_0/compareReg[6]:Q.
NET Timer_1/timer_0/N_176;  Timer_1/timer_0/compareReg_RNO[7]:A, 
  Timer_1/timer_0/compareReg_RNO_0[7]:Y.
NET Timer_1/timer_0/compareReg[7];  
  Timer_1/timer_0/bus_read_data_RNO_1[7]:A, 
  Timer_1/timer_0/compareReg[7]:Q, 
  Timer_1/timer_0/compareReg_RNO_0[7]:B, 
  Timer_1/timer_0/compareReg_RNID4QB[7]:A.
NET Timer_1/timer_0/N_177;  Timer_1/timer_0/compareReg_RNO[8]:A, 
  Timer_1/timer_0/compareReg_RNO_0[8]:Y.
NET Timer_1/timer_0/compareReg[8];  
  Timer_1/timer_0/bus_read_data_RNO_0[8]:A, 
  Timer_1/timer_0/compareReg_RNO_0[8]:B, 
  Timer_1/timer_0/compareReg_RNIF4QB[8]:A, 
  Timer_1/timer_0/compareReg[8]:Q.
NET Timer_1/timer_0/N_178;  Timer_1/timer_0/compareReg_RNO[9]:A, 
  Timer_1/timer_0/compareReg_RNO_0[9]:Y.
NET Timer_1/timer_0/N_179;  Timer_1/timer_0/compareReg_RNO[10]:A, 
  Timer_1/timer_0/compareReg_RNO_0[10]:Y.
NET Timer_1/timer_0/compareReg[10];  
  Timer_1/timer_0/compareReg_RNI1NKL[10]:A, 
  Timer_1/timer_0/compareReg_RNO_0[10]:B, 
  Timer_1/timer_0/compareReg[10]:Q, 
  Timer_1/timer_0/bus_read_data_RNO_1[10]:A.
NET Timer_1/timer_0/N_180;  Timer_1/timer_0/compareReg_RNO[11]:A, 
  Timer_1/timer_0/compareReg_RNO_0[11]:Y.
NET Timer_1/timer_0/compareReg[11];  
  Timer_1/timer_0/compareReg_RNI3VKL[11]:A, 
  Timer_1/timer_0/compareReg_RNO_0[11]:B, 
  Timer_1/timer_0/bus_read_data_RNO_1[11]:A, 
  Timer_1/timer_0/compareReg[11]:Q.
NET Timer_1/timer_0/N_181;  Timer_1/timer_0/compareReg_RNO[12]:A, 
  Timer_1/timer_0/compareReg_RNO_0[12]:Y.
NET Timer_1/timer_0/N_182;  Timer_1/timer_0/compareReg_RNO[13]:A, 
  Timer_1/timer_0/compareReg_RNO_0[13]:Y.
NET Timer_1/timer_0/compareReg[13];  
  Timer_1/timer_0/bus_read_data_RNO_1[13]:A, 
  Timer_1/timer_0/compareReg_RNO_0[13]:B, 
  Timer_1/timer_0/compareReg_RNI7FLL[13]:A, 
  Timer_1/timer_0/compareReg[13]:Q.
NET Timer_1/timer_0/N_183;  Timer_1/timer_0/compareReg_RNO[14]:A, 
  Timer_1/timer_0/compareReg_RNO_0[14]:Y.
NET Timer_1/timer_0/compareReg[14];  
  Timer_1/timer_0/compareReg_RNI9NLL[14]:A, 
  Timer_1/timer_0/compareReg[14]:Q, 
  Timer_1/timer_0/compareReg_RNO_0[14]:B, 
  Timer_1/timer_0/bus_read_data_RNO_1[14]:A.
NET Timer_1/timer_0/N_184;  Timer_1/timer_0/compareReg_RNO[15]:A, 
  Timer_1/timer_0/compareReg_RNO_0[15]:Y.
NET Timer_1/timer_0/compareReg[15];  
  Timer_1/timer_0/bus_read_data_RNO_1[15]:A, 
  Timer_1/timer_0/compareReg_RNO_0[15]:B, 
  Timer_1/timer_0/compareReg[15]:Q, 
  Timer_1/timer_0/compareReg_RNIBVLL[15]:A.
NET Timer_1/timer_0/N_185;  Timer_1/timer_0/compareReg_RNO[16]:A, 
  Timer_1/timer_0/compareReg_RNO_0[16]:Y.
NET Timer_1/timer_0/N_186;  Timer_1/timer_0/compareReg_RNO[17]:A, 
  Timer_1/timer_0/compareReg_RNO_0[17]:Y.
NET Timer_1/timer_0/N_187;  Timer_1/timer_0/compareReg_RNO[18]:A, 
  Timer_1/timer_0/compareReg_RNO_0[18]:Y.
NET Timer_1/timer_0/compareReg[18];  
  Timer_1/timer_0/bus_read_data_RNO_1[18]:A, 
  Timer_1/timer_0/compareReg[18]:Q, 
  Timer_1/timer_0/compareReg_RNIHNML[18]:A, 
  Timer_1/timer_0/compareReg_RNO_0[18]:B.
NET Timer_1/timer_0/N_369;  Timer_1/timer_0/compareReg_RNO_0[0]:S, 
  Timer_1/timer_0/compareReg_RNO_0[27]:S, 
  Timer_1/timer_0/compareReg_1_sqmuxa_i:Y, 
  Timer_1/timer_0/compareReg_RNO_0[29]:S, 
  Timer_1/timer_0/compareReg_RNO_0[28]:S, 
  Timer_1/timer_0/compareReg_RNO_0[1]:S, 
  Timer_1/timer_0/compareReg_RNO_0[24]:S, 
  Timer_1/timer_0/compareReg_RNO_0[21]:S, 
  Timer_1/timer_0/compareReg_RNO_0[26]:S, 
  Timer_1/timer_0/compareReg_RNO_0[20]:S, 
  Timer_1/timer_0/compareReg_RNO_0[19]:S, 
  Timer_1/timer_0/compareReg_RNO_0[23]:S, 
  Timer_1/timer_0/compareReg_RNO_0[18]:S, 
  Timer_1/timer_0/compareReg_RNO_0[25]:S, 
  Timer_1/timer_0/compareReg_RNO_0[31]:S, 
  Timer_1/timer_0/compareReg_RNO_0[22]:S, 
  Timer_1/timer_0/compareReg_RNO_0[30]:S.
NET Timer_1/timer_0/N_188;  Timer_1/timer_0/compareReg_RNO[19]:A, 
  Timer_1/timer_0/compareReg_RNO_0[19]:Y.
NET Timer_1/timer_0/compareReg[19];  
  Timer_1/timer_0/bus_read_data_RNO_1[19]:A, 
  Timer_1/timer_0/compareReg[19]:Q, 
  Timer_1/timer_0/compareReg_RNIJVML[19]:A, 
  Timer_1/timer_0/compareReg_RNO_0[19]:B.
NET Timer_1/timer_0/N_189;  Timer_1/timer_0/compareReg_RNO[20]:A, 
  Timer_1/timer_0/compareReg_RNO_0[20]:Y.
NET Timer_1/timer_0/compareReg[20];  
  Timer_1/timer_0/bus_read_data_RNO_1[20]:A, 
  Timer_1/timer_0/compareReg_RNI3NKL[20]:A, 
  Timer_1/timer_0/compareReg_RNO_0[20]:B, 
  Timer_1/timer_0/compareReg[20]:Q.
NET Timer_1/timer_0/N_190;  Timer_1/timer_0/compareReg_RNO[21]:A, 
  Timer_1/timer_0/compareReg_RNO_0[21]:Y.
NET Timer_1/timer_0/compareReg[21];  
  Timer_1/timer_0/compareReg_RNI5VKL[21]:A, 
  Timer_1/timer_0/compareReg[21]:Q, 
  Timer_1/timer_0/compareReg_RNO_0[21]:B, 
  Timer_1/timer_0/bus_read_data_RNO_1[21]:A.
NET Timer_1/timer_0/N_191;  Timer_1/timer_0/compareReg_RNO[22]:A, 
  Timer_1/timer_0/compareReg_RNO_0[22]:Y.
NET Timer_1/timer_0/N_192;  Timer_1/timer_0/compareReg_RNO[23]:A, 
  Timer_1/timer_0/compareReg_RNO_0[23]:Y.
NET Timer_1/timer_0/compareReg[23];  
  Timer_1/timer_0/bus_read_data_RNO_3[23]:A, 
  Timer_1/timer_0/compareReg_RNO_0[23]:B, 
  Timer_1/timer_0/compareReg_RNI9FLL[23]:A, 
  Timer_1/timer_0/compareReg[23]:Q.
NET Timer_1/timer_0/N_193;  Timer_1/timer_0/compareReg_RNO[24]:A, 
  Timer_1/timer_0/compareReg_RNO_0[24]:Y.
NET Timer_1/timer_0/N_194;  Timer_1/timer_0/compareReg_RNO[25]:A, 
  Timer_1/timer_0/compareReg_RNO_0[25]:Y.
NET Timer_1/timer_0/compareReg[25];  
  Timer_1/timer_0/bus_read_data_RNO_3[25]:A, 
  Timer_1/timer_0/compareReg_RNIDVLL[25]:A, 
  Timer_1/timer_0/compareReg[25]:Q, 
  Timer_1/timer_0/compareReg_RNO_0[25]:B.
NET Timer_1/timer_0/N_196;  Timer_1/timer_0/compareReg_RNO[27]:A, 
  Timer_1/timer_0/compareReg_RNO_0[27]:Y.
NET Timer_1/timer_0/compareReg[27];  
  Timer_1/timer_0/bus_read_data_RNO_1[27]:A, 
  Timer_1/timer_0/compareReg_RNO_0[27]:B, 
  Timer_1/timer_0/compareReg_RNIHFML[27]:A, 
  Timer_1/timer_0/compareReg[27]:Q.
NET Timer_1/timer_0/N_197;  Timer_1/timer_0/compareReg_RNO[28]:A, 
  Timer_1/timer_0/compareReg_RNO_0[28]:Y.
NET Timer_1/timer_0/compareReg[28];  
  Timer_1/timer_0/bus_read_data_RNO_1[28]:A, 
  Timer_1/timer_0/compareReg_RNO_0[28]:B, 
  Timer_1/timer_0/compareReg[28]:Q, 
  Timer_1/timer_0/compareReg_RNIJNML[28]:A.
NET Timer_1/timer_0/N_198;  Timer_1/timer_0/compareReg_RNO[29]:A, 
  Timer_1/timer_0/compareReg_RNO_0[29]:Y.
NET Timer_1/timer_0/N_199;  Timer_1/timer_0/compareReg_RNO[30]:A, 
  Timer_1/timer_0/compareReg_RNO_0[30]:Y.
NET Timer_1/timer_0/N_200;  Timer_1/timer_0/compareReg_RNO[31]:A, 
  Timer_1/timer_0/compareReg_RNO_0[31]:Y.
NET Timer_1/timer_0/compareReg[31];  
  Timer_1/timer_0/compareReg_RNI7VKL[31]:A, 
  Timer_1/timer_0/bus_read_data_RNO_3[31]:A, 
  Timer_1/timer_0/compareReg[31]:Q, 
  Timer_1/timer_0/compareReg_RNO_0[31]:B.
NET Timer_1/timer_0/interrupt_status[0];  
  Timer_1/timer_0/bus_read_data_RNO_3[0]:A, 
  Timer_1/timer_0/interrupt_status[0]:Q, 
  Timer_1/timer_0/interrupt_status_RNO_2[0]:A, 
  Timer_1/timer_0/interrupt_status_RNO_0[0]:B.
NET Timer_1/timer_0/compareReg[26];  
  Timer_1/timer_0/compareReg_RNIF7ML[26]:A, 
  Timer_1/timer_0/compareReg_RNO_0[26]:B, 
  Timer_1/timer_0/compareReg[26]:Q, 
  Timer_1/timer_0/bus_read_data_RNO_1[26]:A.
NET Timer_1/timer_0/controlReg_RNO[13];  
  Timer_1/timer_0/controlReg[13]:D, 
  Timer_1/timer_0/controlReg_RNO[13]:Y.
NET Timer_1/timer_0/controlReg_RNO[14];  
  Timer_1/timer_0/controlReg[14]:D, 
  Timer_1/timer_0/controlReg_RNO[14]:Y.
NET Timer_1/timer_0/controlReg_RNO[15];  
  Timer_1/timer_0/controlReg[15]:D, 
  Timer_1/timer_0/controlReg_RNO[15]:Y.
NET Timer_1/timer_0/controlReg_RNO[16];  
  Timer_1/timer_0/controlReg[16]:D, 
  Timer_1/timer_0/controlReg_RNO[16]:Y.
NET Timer_1/timer_0/controlReg_RNO[17];  
  Timer_1/timer_0/controlReg[17]:D, 
  Timer_1/timer_0/controlReg_RNO[17]:Y.
NET Timer_1/timer_0/controlReg_RNO[18];  
  Timer_1/timer_0/controlReg[18]:D, 
  Timer_1/timer_0/controlReg_RNO[18]:Y.
NET Timer_1/timer_0/controlReg_RNO[19];  
  Timer_1/timer_0/controlReg[19]:D, 
  Timer_1/timer_0/controlReg_RNO[19]:Y.
NET Timer_1/timer_0/controlReg_RNO[20];  
  Timer_1/timer_0/controlReg[20]:D, 
  Timer_1/timer_0/controlReg_RNO[20]:Y.
NET Timer_1/timer_0/controlReg_RNO[21];  
  Timer_1/timer_0/controlReg[21]:D, 
  Timer_1/timer_0/controlReg_RNO[21]:Y.
NET Timer_1/timer_0/controlReg_RNO[22];  
  Timer_1/timer_0/controlReg[22]:D, 
  Timer_1/timer_0/controlReg_RNO[22]:Y.
NET Timer_1/timer_0/controlReg_RNO[23];  
  Timer_1/timer_0/controlReg[23]:D, 
  Timer_1/timer_0/controlReg_RNO[23]:Y.
NET Timer_1/timer_0/controlReg_RNO[24];  
  Timer_1/timer_0/controlReg[24]:D, 
  Timer_1/timer_0/controlReg_RNO[24]:Y.
NET Timer_1/timer_0/controlReg_RNO[25];  
  Timer_1/timer_0/controlReg[25]:D, 
  Timer_1/timer_0/controlReg_RNO[25]:Y.
NET Timer_1/timer_0/controlReg_RNO[27];  
  Timer_1/timer_0/controlReg[27]:D, 
  Timer_1/timer_0/controlReg_RNO[27]:Y.
NET Timer_1/timer_0/controlReg_RNO[28];  
  Timer_1/timer_0/controlReg[28]:D, 
  Timer_1/timer_0/controlReg_RNO[28]:Y.
NET Timer_1/timer_0/controlReg_RNO[29];  
  Timer_1/timer_0/controlReg[29]:D, 
  Timer_1/timer_0/controlReg_RNO[29]:Y.
NET Timer_1/timer_0/controlReg_RNO[30];  
  Timer_1/timer_0/controlReg[30]:D, 
  Timer_1/timer_0/controlReg_RNO[30]:Y.
NET Timer_1/timer_0/controlReg_RNO[31];  
  Timer_1/timer_0/controlReg[31]:D, 
  Timer_1/timer_0/controlReg_RNO[31]:Y.
NET Timer_1/timer_0/overflowReg_RNO[0];  
  Timer_1/timer_0/overflowReg[0]:D, 
  Timer_1/timer_0/overflowReg_RNO[0]:Y.
NET Timer_1/timer_0/overflowReg_RNO[2];  
  Timer_1/timer_0/overflowReg[2]:D, 
  Timer_1/timer_0/overflowReg_RNO[2]:Y.
NET Timer_1/timer_0/overflowReg_RNO[3];  
  Timer_1/timer_0/overflowReg[3]:D, 
  Timer_1/timer_0/overflowReg_RNO[3]:Y.
NET Timer_1/timer_0/overflowReg_RNO[4];  
  Timer_1/timer_0/overflowReg[4]:D, 
  Timer_1/timer_0/overflowReg_RNO[4]:Y.
NET Timer_1/timer_0/N_72;  Timer_1/timer_0/overflowReg[5]:D, 
  Timer_1/timer_0/overflowReg_RNO[5]:Y.
NET Timer_1/timer_0/N_74;  Timer_1/timer_0/overflowReg[6]:D, 
  Timer_1/timer_0/overflowReg_RNO[6]:Y.
NET Timer_1/timer_0/N_76;  Timer_1/timer_0/overflowReg[7]:D, 
  Timer_1/timer_0/overflowReg_RNO[7]:Y.
NET Timer_1/timer_0/N_78;  Timer_1/timer_0/overflowReg[8]:D, 
  Timer_1/timer_0/overflowReg_RNO[8]:Y.
NET Timer_1/timer_0/N_80;  Timer_1/timer_0/overflowReg[9]:D, 
  Timer_1/timer_0/overflowReg_RNO[9]:Y.
NET Timer_1/timer_0/N_82;  Timer_1/timer_0/overflowReg[10]:D, 
  Timer_1/timer_0/overflowReg_RNO[10]:Y.
NET Timer_1/timer_0/N_84;  Timer_1/timer_0/overflowReg[11]:D, 
  Timer_1/timer_0/overflowReg_RNO[11]:Y.
NET Timer_1/timer_0/N_86;  Timer_1/timer_0/overflowReg[12]:D, 
  Timer_1/timer_0/overflowReg_RNO[12]:Y.
NET Timer_1/timer_0/N_88;  Timer_1/timer_0/overflowReg[13]:D, 
  Timer_1/timer_0/overflowReg_RNO[13]:Y.
NET Timer_1/timer_0/N_90;  Timer_1/timer_0/overflowReg[14]:D, 
  Timer_1/timer_0/overflowReg_RNO[14]:Y.
NET Timer_1/timer_0/N_92;  Timer_1/timer_0/overflowReg[15]:D, 
  Timer_1/timer_0/overflowReg_RNO[15]:Y.
NET Timer_1/timer_0/N_94;  Timer_1/timer_0/overflowReg[16]:D, 
  Timer_1/timer_0/overflowReg_RNO[16]:Y.
NET Timer_1/timer_0/N_98;  Timer_1/timer_0/overflowReg[18]:D, 
  Timer_1/timer_0/overflowReg_RNO[18]:Y.
NET Timer_1/timer_0/N_100;  Timer_1/timer_0/overflowReg[19]:D, 
  Timer_1/timer_0/overflowReg_RNO[19]:Y.
NET Timer_1/timer_0/N_102;  Timer_1/timer_0/overflowReg[20]:D, 
  Timer_1/timer_0/overflowReg_RNO[20]:Y.
NET Timer_1/timer_0/overflowReg_RNO[21];  
  Timer_1/timer_0/overflowReg[21]:D, 
  Timer_1/timer_0/overflowReg_RNO[21]:Y.
NET Timer_1/timer_0/overflowReg_RNO[22];  
  Timer_1/timer_0/overflowReg[22]:D, 
  Timer_1/timer_0/overflowReg_RNO[22]:Y.
NET Timer_1/timer_0/overflowReg_RNO[23];  
  Timer_1/timer_0/overflowReg[23]:D, 
  Timer_1/timer_0/overflowReg_RNO[23]:Y.
NET Timer_1/timer_0/overflowReg_RNO[24];  
  Timer_1/timer_0/overflowReg[24]:D, 
  Timer_1/timer_0/overflowReg_RNO[24]:Y.
NET Timer_1/timer_0/overflowReg_RNO[25];  
  Timer_1/timer_0/overflowReg[25]:D, 
  Timer_1/timer_0/overflowReg_RNO[25]:Y.
NET Timer_1/timer_0/overflowReg_RNO[26];  
  Timer_1/timer_0/overflowReg[26]:D, 
  Timer_1/timer_0/overflowReg_RNO[26]:Y.
NET Timer_1/timer_0/overflowReg_RNO[27];  
  Timer_1/timer_0/overflowReg[27]:D, 
  Timer_1/timer_0/overflowReg_RNO[27]:Y.
NET Timer_1/timer_0/overflowReg_RNO[28];  
  Timer_1/timer_0/overflowReg[28]:D, 
  Timer_1/timer_0/overflowReg_RNO[28]:Y.
NET Timer_1/timer_0/overflowReg_RNO[29];  
  Timer_1/timer_0/overflowReg[29]:D, 
  Timer_1/timer_0/overflowReg_RNO[29]:Y.
NET Timer_1/timer_0/overflowReg_RNO[30];  
  Timer_1/timer_0/overflowReg[30]:D, 
  Timer_1/timer_0/overflowReg_RNO[30]:Y.
NET Timer_1/timer_0/overflowReg[31];  
  Timer_1/timer_0/overflowReg_RNO_0[31]:A, 
  Timer_1/timer_0/overflowReg[31]:Q, 
  Timer_1/timer_0/bus_read_data_RNO_1[31]:A, 
  Timer_1/timer_0/overflowReg_RNIOQHD[31]:A.
NET Timer_1/timer_0/counterReg[31];  
  Timer_1/timer_0/bus_read_data_RNO_0[31]:A, 
  Timer_1/timer_0/compareReg_RNI7VKL[31]:B, 
  Timer_1/timer_0/counterReg[31]:Q, 
  Timer_1/timer_0/counterReg_RNO[31]:A, 
  Timer_1/timer_0/overflowReg_RNIOQHD[31]:B.
NET Timer_1/timer_0/N_522;  Timer_1/timer_0/counterReg[0]:D, 
  Timer_1/timer_0/counterReg_RNO[0]:Y.
NET Timer_1/timer_0/N_59;  Timer_1/timer_0/counterReg[31]:D, 
  Timer_1/timer_0/counterReg_RNO[31]:Y.
NET Timer_1/timer_0/N_493;  Timer_1/timer_0/counterReg_RNO[31]:B, 
  Timer_1/timer_0/counterReg_RNO_0[31]:Y.
NET Timer_1/timer_0/N_22;  Timer_1/timer_0/counterReg[2]:D, 
  Timer_1/timer_0/counterReg_RNO[2]:Y.
NET Timer_1/timer_0/N_24;  Timer_1/timer_0/counterReg[3]:D, 
  Timer_1/timer_0/counterReg_RNO[3]:Y.
NET Timer_1/timer_0/N_56;  Timer_1/timer_0/counterReg_RNO[3]:B, 
  Timer_1/timer_0/counterReg_RNI2F0T[2]:Y, 
  Timer_1/timer_0/counterReg_RNIQUL61[3]:B.
NET Timer_1/timer_0/N_26;  Timer_1/timer_0/counterReg[4]:D, 
  Timer_1/timer_0/counterReg_RNO[4]:Y.
NET Timer_1/timer_0/N_553;  
  Timer_1/timer_0/counterReg_RNIJEBG1[4]:B, 
  Timer_1/timer_0/counterReg_RNO[4]:B, 
  Timer_1/timer_0/counterReg_RNIQUL61[3]:Y.
NET Timer_1/timer_0/N_28;  Timer_1/timer_0/counterReg[5]:D, 
  Timer_1/timer_0/counterReg_RNO[5]:Y.
NET Timer_1/timer_0/N_58;  Timer_1/timer_0/counterReg_RNO[5]:B, 
  Timer_1/timer_0/counterReg_RNIJEBG1[4]:Y, 
  Timer_1/timer_0/counterReg_RNIDU0Q1[5]:B.
NET Timer_1/timer_0/N_30;  Timer_1/timer_0/counterReg[6]:D, 
  Timer_1/timer_0/counterReg_RNO[6]:Y.
NET Timer_1/timer_0/N_60;  Timer_1/timer_0/counterReg_RNI8EM32[6]:
  B, Timer_1/timer_0/counterReg_RNO[6]:B, 
  Timer_1/timer_0/counterReg_RNIDU0Q1[5]:Y.
NET Timer_1/timer_0/compareReg_RNO[2];  
  Timer_1/timer_0/compareReg[2]:D, 
  Timer_1/timer_0/compareReg_RNO[2]:Y.
NET Timer_1/timer_0/compareReg_RNO[3];  
  Timer_1/timer_0/compareReg[3]:D, 
  Timer_1/timer_0/compareReg_RNO[3]:Y.
NET Timer_1/timer_0/compareReg_RNO[4];  
  Timer_1/timer_0/compareReg[4]:D, 
  Timer_1/timer_0/compareReg_RNO[4]:Y.
NET Timer_1/timer_0/compareReg_RNO[5];  
  Timer_1/timer_0/compareReg[5]:D, 
  Timer_1/timer_0/compareReg_RNO[5]:Y.
NET Timer_1/timer_0/controlReg_RNO[1];  
  Timer_1/timer_0/controlReg[1]:D, 
  Timer_1/timer_0/controlReg_RNO[1]:Y.
NET Timer_1/timer_0/controlReg_RNO[2];  
  Timer_1/timer_0/controlReg[2]:D, 
  Timer_1/timer_0/controlReg_RNO[2]:Y.
NET Timer_1/timer_0/controlReg_RNO[3];  
  Timer_1/timer_0/controlReg[3]:D, 
  Timer_1/timer_0/controlReg_RNO[3]:Y.
NET Timer_1/timer_0/controlReg_RNO[4];  
  Timer_1/timer_0/controlReg[4]:D, 
  Timer_1/timer_0/controlReg_RNO[4]:Y.
NET Timer_1/timer_0/controlReg_RNO[5];  
  Timer_1/timer_0/controlReg[5]:D, 
  Timer_1/timer_0/controlReg_RNO[5]:Y.
NET Timer_1/timer_0/controlReg_RNO[6];  
  Timer_1/timer_0/controlReg[6]:D, 
  Timer_1/timer_0/controlReg_RNO[6]:Y.
NET Timer_1/timer_0/controlReg_RNO[7];  
  Timer_1/timer_0/controlReg[7]:D, 
  Timer_1/timer_0/controlReg_RNO[7]:Y.
NET Timer_1/timer_0/controlReg_RNO[8];  
  Timer_1/timer_0/controlReg[8]:D, 
  Timer_1/timer_0/controlReg_RNO[8]:Y.
NET Timer_1/timer_0/controlReg_RNO[9];  
  Timer_1/timer_0/controlReg[9]:D, 
  Timer_1/timer_0/controlReg_RNO[9]:Y.
NET Timer_1/timer_0/controlReg_RNO[10];  
  Timer_1/timer_0/controlReg[10]:D, 
  Timer_1/timer_0/controlReg_RNO[10]:Y.
NET Timer_1/timer_0/controlReg_RNO[11];  
  Timer_1/timer_0/controlReg[11]:D, 
  Timer_1/timer_0/controlReg_RNO[11]:Y.
NET Timer_1/timer_0/controlReg_RNO[12];  
  Timer_1/timer_0/controlReg[12]:D, 
  Timer_1/timer_0/controlReg_RNO[12]:Y.
NET Timer_1/timer_0/compareReg_RNO[19];  
  Timer_1/timer_0/compareReg[19]:D, 
  Timer_1/timer_0/compareReg_RNO[19]:Y.
NET Timer_1/timer_0/compareReg_RNO[20];  
  Timer_1/timer_0/compareReg[20]:D, 
  Timer_1/timer_0/compareReg_RNO[20]:Y.
NET Timer_1/timer_0/compareReg_RNO[21];  
  Timer_1/timer_0/compareReg[21]:D, 
  Timer_1/timer_0/compareReg_RNO[21]:Y.
NET Timer_1/timer_0/compareReg_RNO[22];  
  Timer_1/timer_0/compareReg[22]:D, 
  Timer_1/timer_0/compareReg_RNO[22]:Y.
NET Timer_1/timer_0/compareReg_RNO[23];  
  Timer_1/timer_0/compareReg[23]:D, 
  Timer_1/timer_0/compareReg_RNO[23]:Y.
NET Timer_1/timer_0/compareReg_RNO[24];  
  Timer_1/timer_0/compareReg[24]:D, 
  Timer_1/timer_0/compareReg_RNO[24]:Y.
NET Timer_1/timer_0/compareReg_RNO[25];  
  Timer_1/timer_0/compareReg[25]:D, 
  Timer_1/timer_0/compareReg_RNO[25]:Y.
NET Timer_1/timer_0/compareReg_RNO[27];  
  Timer_1/timer_0/compareReg[27]:D, 
  Timer_1/timer_0/compareReg_RNO[27]:Y.
NET Timer_1/timer_0/compareReg_RNO[28];  
  Timer_1/timer_0/compareReg[28]:D, 
  Timer_1/timer_0/compareReg_RNO[28]:Y.
NET Timer_1/timer_0/compareReg_RNO[29];  
  Timer_1/timer_0/compareReg[29]:D, 
  Timer_1/timer_0/compareReg_RNO[29]:Y.
NET Timer_1/timer_0/compareReg_RNO[30];  
  Timer_1/timer_0/compareReg[30]:D, 
  Timer_1/timer_0/compareReg_RNO[30]:Y.
NET Timer_1/timer_0/compareReg_RNO[31];  
  Timer_1/timer_0/compareReg[31]:D, 
  Timer_1/timer_0/compareReg_RNO[31]:Y.
NET Timer_1/timer_0/compareReg_RNO[6];  
  Timer_1/timer_0/compareReg[6]:D, 
  Timer_1/timer_0/compareReg_RNO[6]:Y.
NET Timer_1/timer_0/compareReg_RNO[7];  
  Timer_1/timer_0/compareReg[7]:D, 
  Timer_1/timer_0/compareReg_RNO[7]:Y.
NET Timer_1/timer_0/compareReg_RNO[8];  
  Timer_1/timer_0/compareReg[8]:D, 
  Timer_1/timer_0/compareReg_RNO[8]:Y.
NET Timer_1/timer_0/compareReg_RNO[9];  
  Timer_1/timer_0/compareReg[9]:D, 
  Timer_1/timer_0/compareReg_RNO[9]:Y.
NET Timer_1/timer_0/compareReg_RNO[10];  
  Timer_1/timer_0/compareReg[10]:D, 
  Timer_1/timer_0/compareReg_RNO[10]:Y.
NET Timer_1/timer_0/compareReg_RNO[11];  
  Timer_1/timer_0/compareReg[11]:D, 
  Timer_1/timer_0/compareReg_RNO[11]:Y.
NET Timer_1/timer_0/compareReg_RNO[12];  
  Timer_1/timer_0/compareReg[12]:D, 
  Timer_1/timer_0/compareReg_RNO[12]:Y.
NET Timer_1/timer_0/compareReg_RNO[13];  
  Timer_1/timer_0/compareReg[13]:D, 
  Timer_1/timer_0/compareReg_RNO[13]:Y.
NET Timer_1/timer_0/compareReg_RNO[14];  
  Timer_1/timer_0/compareReg[14]:D, 
  Timer_1/timer_0/compareReg_RNO[14]:Y.
NET Timer_1/timer_0/compareReg_RNO[15];  
  Timer_1/timer_0/compareReg[15]:D, 
  Timer_1/timer_0/compareReg_RNO[15]:Y.
NET Timer_1/timer_0/compareReg_RNO[16];  
  Timer_1/timer_0/compareReg[16]:D, 
  Timer_1/timer_0/compareReg_RNO[16]:Y.
NET Timer_1/timer_0/compareReg_RNO[17];  
  Timer_1/timer_0/compareReg[17]:D, 
  Timer_1/timer_0/compareReg_RNO[17]:Y.
NET Timer_1/timer_0/compareReg_RNO[18];  
  Timer_1/timer_0/compareReg[18]:D, 
  Timer_1/timer_0/compareReg_RNO[18]:Y.
NET Timer_1/timer_0/overflowReg_RNO[31];  
  Timer_1/timer_0/overflowReg[31]:D, 
  Timer_1/timer_0/overflowReg_RNO[31]:Y.
NET Timer_1/timer_0/N_136;  Timer_1/timer_0/overflowReg_RNO[31]:A, 
  Timer_1/timer_0/overflowReg_RNO_0[31]:Y.
NET Timer_1/timer_0/N_96;  Timer_1/timer_0/overflowReg[17]:D, 
  Timer_1/timer_0/overflowReg_RNO[17]:Y.
NET Timer_1/timer_0/N_122;  Timer_1/timer_0/overflowReg_RNO[17]:A, 
  Timer_1/timer_0/overflowReg_RNO_0[17]:Y.
NET Timer_1/timer_0/interrupt_status_RNO[0];  
  Timer_1/timer_0/interrupt_status[0]:D, 
  Timer_1/timer_0/interrupt_status_RNO[0]:Y.
NET Timer_1/timer_0/N_68;  
  Timer_1/timer_0/interrupt_status_RNO[0]:A, 
  Timer_1/timer_0/interrupt_status_RNO_0[0]:Y.
NET Timer_1/timer_0/interrupt_status_11[0];  
  Timer_1/timer_0/interrupt_status_RNO_0[0]:A, 
  Timer_1/timer_0/interrupt_status_RNO_1[0]:Y.
NET Timer_1/timer_0/N_415;  
  Timer_1/timer_0/interrupt_status_RNO_1[0]:C, 
  Timer_1/timer_0/interrupt_status_RNO_2[0]:Y.
NET Timer_1/timer_0/overflowReset;  
  Timer_1/timer_0/overflowReset_RNIB1KD:A, 
  Timer_1/timer_0/interrupt_status_RNO_2[0]:C, 
  Timer_1/timer_0/overflowReset:Q, 
  Timer_1/timer_0/overflowReset_RNIMV27:B, 
  Timer_1/timer_0/timer_interrupt_RNO_2:B, 
  Timer_1/timer_0/overflowReset_RNIMV27_0:C, 
  Timer_1/timer_0/overflowReset_RNILD9E:B.
NET Timer_1/timer_0/interrupt_status_0_sqmuxa;  
  Timer_1/timer_0/interrupt_status_RNO_0[1]:S, 
  Timer_1/timer_0/overflowReset_RNIMV27:Y, 
  Timer_1/timer_0/interrupt_status_RNO_0[0]:S.
NET Timer_1/timer_0/compareReg_RNO[26];  
  Timer_1/timer_0/compareReg[26]:D, 
  Timer_1/timer_0/compareReg_RNO[26]:Y.
NET Timer_1/timer_0/N_195;  Timer_1/timer_0/compareReg_RNO[26]:A, 
  Timer_1/timer_0/compareReg_RNO_0[26]:Y.
NET Timer_1/timer_0/controlReg_RNO[26];  
  Timer_1/timer_0/controlReg[26]:D, 
  Timer_1/timer_0/controlReg_RNO[26]:Y.
NET Timer_1/timer_0/N_163;  Timer_1/timer_0/controlReg_RNO[26]:A, 
  Timer_1/timer_0/controlReg_RNO_0[26]:Y.
NET Timer_1/timer_0/controlReg[26];  
  Timer_1/timer_0/bus_read_data_RNO_2[26]:A, 
  Timer_1/timer_0/controlReg[26]:Q, 
  Timer_1/timer_0/controlReg_RNO_0[26]:B.
NET Timer_1/timer_0/N_69;  
  Timer_1/timer_0/interrupt_status_RNO[1]:A, 
  Timer_1/timer_0/interrupt_status_RNO_0[1]:Y.
NET Timer_1/timer_0/interrupt_status_11[1];  
  Timer_1/timer_0/interrupt_status_RNO_0[1]:A, 
  Timer_1/timer_0/interrupt_status_RNO_1[1]:Y.
NET Timer_1/timer_0/interrupt_status[1];  
  Timer_1/timer_0/bus_read_data_RNO_3[1]:A, 
  Timer_1/timer_0/interrupt_status[1]:Q, 
  Timer_1/timer_0/interrupt_status_RNO_0[1]:B, 
  Timer_1/timer_0/interrupt_status_RNO_2[1]:A.
NET Timer_1/timer_0/N_416;  
  Timer_1/timer_0/interrupt_status_RNO_1[1]:C, 
  Timer_1/timer_0/interrupt_status_RNO_2[1]:Y.
NET Timer_1/timer_0/counterRege;  Timer_1/timer_0/counterReg[25]:
  E, Timer_1/timer_0/counterReg[28]:E, 
  Timer_1/timer_0/counterReg[26]:E, Timer_1/timer_0/counterReg[6]:
  E, Timer_1/timer_0/counterReg[29]:E, 
  Timer_1/timer_0/counterReg[2]:E, Timer_1/timer_0/counterReg[7]:
  E, Timer_1/timer_0/counterReg[24]:E, 
  Timer_1/timer_0/counterReg[4]:E, Timer_1/timer_0/counterReg[9]:
  E, Timer_1/timer_0/counterReg[31]:E, 
  Timer_1/timer_0/counterReg[3]:E, 
  Timer_1/timer_0/controlReg_RNIRMKK_0[0]:Y, 
  Timer_1/timer_0/counterReg[27]:E, Timer_1/timer_0/counterReg[8]:
  E, Timer_1/timer_0/counterReg[30]:E, 
  Timer_1/timer_0/counterReg[5]:E.
NET Timer_1/timer_0/interrupt_status_RNO[1];  
  Timer_1/timer_0/interrupt_status[1]:D, 
  Timer_1/timer_0/interrupt_status_RNO[1]:Y.
NET Timer_1/timer_0/counterReg_2_sqmuxa;  
  Timer_1/timer_0/timer_interrupt_RNO_0:S, 
  Timer_1/timer_0/timer_interrupt_RNO_2:Y.
NET Timer_1/timer_0/controlReg_RNO[0];  
  Timer_1/timer_0/controlReg[0]:D, 
  Timer_1/timer_0/controlReg_RNO[0]:Y.
NET Timer_1/timer_0/N_137;  Timer_1/timer_0/controlReg_RNO[0]:A, 
  Timer_1/timer_0/controlReg_RNO_0[0]:Y.
NET Timer_1/timer_0/compareReg_RNO[1];  
  Timer_1/timer_0/compareReg[1]:D, 
  Timer_1/timer_0/compareReg_RNO[1]:Y.
NET Timer_1/timer_0/N_170;  Timer_1/timer_0/compareReg_RNO[1]:A, 
  Timer_1/timer_0/compareReg_RNO_0[1]:Y.
NET Timer_1/timer_0/compareReg_RNO[0];  
  Timer_1/timer_0/compareReg[0]:D, 
  Timer_1/timer_0/compareReg_RNO[0]:Y.
NET Timer_1/timer_0/N_169;  Timer_1/timer_0/compareReg_RNO[0]:A, 
  Timer_1/timer_0/compareReg_RNO_0[0]:Y.
NET Timer_1/timer_0/fabint_RNO;  Timer_1/timer_0/fabint:D, 
  Timer_1/timer_0/fabint_RNO:Y.
NET Timer_1/timer_0/timer_interrupt;  Timer_1/timer_0/fabint_RNO:
  A, Timer_1/timer_0/timer_interrupt:Q, 
  Timer_1/timer_0/timer_interrupt_RNO_0:B.
NET Timer_1/timer_0/timer_interrupt_RNO;  
  Timer_1/timer_0/timer_interrupt:D, 
  Timer_1/timer_0/timer_interrupt_RNO:Y.
NET Timer_1/timer_0/N_70;  Timer_1/timer_0/timer_interrupt_RNO:A, 
  Timer_1/timer_0/timer_interrupt_RNO_0:Y.
NET Timer_1/timer_0/overflowReg_RNO[1];  
  Timer_1/timer_0/overflowReg[1]:D, 
  Timer_1/timer_0/overflowReg_RNO[1]:Y.
NET Timer_1/timer_0/N_106;  Timer_1/timer_0/overflowReg_RNO[1]:A, 
  Timer_1/timer_0/overflowReg_RNO_0[1]:Y.
NET Timer_1/timer_0/timer_interrupt_1_sqmuxa;  
  Timer_1/timer_0/timer_interrupt_RNO_0:A, 
  Timer_1/timer_0/timer_interrupt_RNO_1:Y.
NET Timer_1/timer_0/reset_interrupt_RNO;  
  Timer_1/timer_0/reset_interrupt:D, 
  Timer_1/timer_0/reset_interrupt_RNO:Y.
NET Timer_1/timer_0/N_71;  Timer_1/timer_0/reset_interrupt_RNO:A, 
  Timer_1/timer_0/reset_interrupt_RNO_0:Y.
NET Timer_1/timer_0/un1_bus_write_en_1;  
  Timer_1/timer_0/reset_interrupt_RNO_0:S, 
  Timer_1/timer_0/reset_interrupt_RNO_2:Y.
NET Timer_1/timer_0/reset_interrupt_1_sqmuxa;  
  Timer_1/timer_0/reset_interrupt_RNO_0:A, 
  Timer_1/timer_0/reset_interrupt_RNO_1:Y.
NET cc3000fpga_MSS_0/MSS_ADLIB_INST_M2FRESETn;  
  cc3000fpga_MSS_0/MSS_ADLIB_INST_RNIRASC/U_CLKSRC/U_GL:CLK, 
  cc3000fpga_MSS_0/MSS_ADLIB_INST/U_46:PIN2.
NET cc3000fpga_MSS_0/GPO_net_0[13];  LED_B_pad/U0/U1:D, 
  cc3000fpga_MSS_0/MSS_ADLIB_INST/U_97:PIN1; DELETE_BUFFER_TREE.
NET cc3000fpga_MSS_0/GPO_net_0[12];  LED_G_pad/U0/U1:D, 
  cc3000fpga_MSS_0/MSS_ADLIB_INST/U_96:PIN1; DELETE_BUFFER_TREE.
NET cc3000fpga_MSS_0/GPO_net_0[11];  LED_R_pad/U0/U1:D, 
  cc3000fpga_MSS_0/MSS_ADLIB_INST/U_1:PIN1; DELETE_BUFFER_TREE.
NET cc3000fpga_MSS_0/GPO_net_0[9];  SPI_SS_PIN_pad/U0/U1:D, 
  cc3000fpga_MSS_0/MSS_ADLIB_INST/U_29:PIN1; DELETE_BUFFER_TREE.
NET cc3000fpga_MSS_0/GPO_net_0[3];  LED_2_pad/U0/U1:D, 
  cc3000fpga_MSS_0/MSS_ADLIB_INST/U_23:PIN1; DELETE_BUFFER_TREE.
NET cc3000fpga_MSS_0/GPO_net_0[1];  LED_1_pad/U0/U1:D, 
  cc3000fpga_MSS_0/MSS_ADLIB_INST/U_21:PIN1; DELETE_BUFFER_TREE.
NET cc3000fpga_MSS_0/GPO_net_0[0];  LED_0_pad/U0/U1:D, 
  cc3000fpga_MSS_0/MSS_ADLIB_INST/U_20:PIN1; DELETE_BUFFER_TREE.
NET cc3000fpga_MSS_0/MSS_UART_1_TXD_D;  
  cc3000fpga_MSS_0/MSS_UART_1_TXD/U0:D, 
  cc3000fpga_MSS_0/MSS_ADLIB_INST/U_CORE:UART1TXD; HARDWIRED:HWIP.
NET cc3000fpga_MSS_0/MSS_UART_1_RXD_Y;  
  cc3000fpga_MSS_0/MSS_ADLIB_INST/U_CORE:UART1RXD, 
  cc3000fpga_MSS_0/MSS_UART_1_RXD/U0:Y; HARDWIRED:HWIP.
NET cc3000fpga_MSS_0/MSS_UART_0_TXD_D;  
  cc3000fpga_MSS_0/MSS_UART_0_TXD/U0:D, 
  cc3000fpga_MSS_0/MSS_ADLIB_INST/U_CORE:UART0TXD; HARDWIRED:
  PADIN.
NET cc3000fpga_MSS_0/MSS_UART_0_RXD_Y;  
  cc3000fpga_MSS_0/MSS_ADLIB_INST/U_CORE:UART0RXD, 
  cc3000fpga_MSS_0/MSS_UART_0_RXD/U0:Y; HARDWIRED:HWIP.
NET cc3000fpga_MSS_0/MSS_SPI_1_SS_Y;  
  cc3000fpga_MSS_0/MSS_ADLIB_INST/U_CORE:SPI1SSI, 
  cc3000fpga_MSS_0/MSS_SPI_1_SS/U0:Y; HARDWIRED:PADOUT.
NET cc3000fpga_MSS_0/SPI1SSO_net_0[0];  
  cc3000fpga_MSS_0/MSS_SPI_1_SS/U0:D, 
  cc3000fpga_MSS_0/MSS_ADLIB_INST/U_CORE:SPI1SSO[0]; HARDWIRED:
  PADIN.
NET cc3000fpga_MSS_0/MSS_SPI_1_SS_E;  
  cc3000fpga_MSS_0/MSS_SPI_1_SS/U0:E, 
  cc3000fpga_MSS_0/MSS_ADLIB_INST/U_CORE:SPI1MODE, 
  cc3000fpga_MSS_0/MSS_SPI_1_CLK/U0:E; HARDWIRED:PADEN.
NET cc3000fpga_MSS_0/MSS_SPI_1_DO_D;  
  cc3000fpga_MSS_0/MSS_SPI_1_DO/U0:D, 
  cc3000fpga_MSS_0/MSS_ADLIB_INST/U_CORE:SPI1DO; HARDWIRED:HWIP.
NET cc3000fpga_MSS_0/MSS_SPI_1_DO_E;  
  cc3000fpga_MSS_0/MSS_SPI_1_DO/U0:E, 
  cc3000fpga_MSS_0/MSS_ADLIB_INST/U_CORE:SPI1DOE; HARDWIRED:HWIP.
NET cc3000fpga_MSS_0/MSS_SPI_1_DI_Y;  
  cc3000fpga_MSS_0/MSS_ADLIB_INST/U_CORE:SPI1DI, 
  cc3000fpga_MSS_0/MSS_SPI_1_DI/U0:Y; HARDWIRED:HWIP.
NET cc3000fpga_MSS_0/MSS_SPI_1_CLK_Y;  
  cc3000fpga_MSS_0/MSS_ADLIB_INST/U_CORE:SPI1CLKI, 
  cc3000fpga_MSS_0/MSS_SPI_1_CLK/U0:Y; HARDWIRED:HWIP.
NET cc3000fpga_MSS_0/MSS_SPI_1_CLK_D;  
  cc3000fpga_MSS_0/MSS_SPI_1_CLK/U0:D, 
  cc3000fpga_MSS_0/MSS_ADLIB_INST/U_CORE:SPI1CLKO; HARDWIRED:HWIP.
NET cc3000fpga_MSS_0/MSS_RESET_0_MSS_RESET_N_Y;  
  cc3000fpga_MSS_0/MSS_ADLIB_INST/U_CORE:MSSRESETn, 
  cc3000fpga_MSS_0/MSS_RESET_0_MSS_RESET_N/U0:Y; HARDWIRED:HWIP.
NET cc3000fpga_MSS_0/GPO_net_0[4];  
  cc3000fpga_MSS_0/MSS_GPIO_0_GPIO_4_OUT/U0:D, 
  cc3000fpga_MSS_0/MSS_ADLIB_INST/U_CORE:GPO[4]; HARDWIRED:PADIN.
NET cc3000fpga_MSS_0/MSS_GPIO_0_GPIO_2_IN_Y;  
  cc3000fpga_MSS_0/MSS_ADLIB_INST/U_CORE:GPI[2], 
  cc3000fpga_MSS_0/MSS_GPIO_0_GPIO_2_IN/U0:Y; HARDWIRED:PADOUT.
NET cc3000fpga_MSS_0/MSS_ADLIB_INST_EMCCLK;  
  cc3000fpga_MSS_0/MSS_ADLIB_INST/U_CORE:EMCCLK, 
  cc3000fpga_MSS_0/MSS_ADLIB_INST/U_CORE:EMCCLKRTN; HARDWIRED:
  HWIP.
NET cc3000fpga_MSS_0/GLA0;  
  cc3000fpga_MSS_0/MSS_ADLIB_INST/U_CORE:FCLK, 
  cc3000fpga_MSS_0/MSS_CCC_0/I_MSSCCC/U_MSSCCC:GLAMSS; HARDWIRED:
  HWIP.
NET cc3000fpga_MSS_0/MSS_CCC_0/N_CLKA_RCOSC;  
  cc3000fpga_MSS_0/MSS_CCC_0/I_MSSCCC/U_MSSCCC:CLKA, 
  cc3000fpga_MSS_0/MSS_CCC_0/I_RCOSC/U0:CLKOUT; HARDWIRED:RCOSC.
NET Timer_2/BUS_READ_EN;  Timer_2/timer_0/un1_fabint8_0:A, 
  Timer_2/timer_0/reset_interrupt_RNO_1:B, 
  Timer_2/BUS_READ_EN_0_a5_0_a5:Y, 
  Timer_2/timer_0/overflowReset_RNO_2:B, 
  Timer_2/timer_0/un1_fabint8_0_0:A, 
  Timer_2/timer_0/reset_interrupt_RNO_2:A.
NET Timer_2/BUS_WRITE_EN;  
  Timer_2/timer_0/overflowReset_0_sqmuxa_0_a2_0:A, 
  Timer_2/BUS_WRITE_EN_0_a5_0_a5:Y, 
  Timer_2/timer_0/compareReg_1_sqmuxa_i:A, 
  Timer_2/timer_0/compareReg_1_sqmuxa_i_0:A, 
  Timer_2/timer_0/overflowReset_0_sqmuxa_0_a2:A, 
  Timer_2/timer_0/overflowReset_RNO_0:A, 
  Timer_2/timer_0/controlReg_1_sqmuxa_i_0:A, 
  Timer_2/timer_0/reset_interrupt_RNO_2:C, 
  Timer_2/timer_0/controlReg_1_sqmuxa_i:A.
NET Timer_2/timer_0/un1_fabint8_0;  
  Timer_2/timer_0/bus_read_data[13]:E, 
  Timer_2/timer_0/bus_read_data[10]:E, 
  Timer_2/timer_0/bus_read_data[0]:E, 
  Timer_2/timer_0/bus_read_data[22]:E, 
  Timer_2/timer_0/bus_read_data[18]:E, 
  Timer_2/timer_0/bus_read_data[12]:E, 
  Timer_2/timer_0/bus_read_data[16]:E, 
  Timer_2/timer_0/bus_read_data[21]:E, 
  Timer_2/timer_0/bus_read_data[1]:E, 
  Timer_2/timer_0/bus_read_data[23]:E, 
  Timer_2/timer_0/bus_read_data[17]:E, 
  Timer_2/timer_0/bus_read_data[20]:E, 
  Timer_2/timer_0/un1_fabint8_0_0:Y, 
  Timer_2/timer_0/bus_read_data[19]:E, 
  Timer_2/timer_0/bus_read_data[15]:E, 
  Timer_2/timer_0/bus_read_data[11]:E, 
  Timer_2/timer_0/bus_read_data[14]:E.
NET Timer_2/timer_0/overflowReset_0_sqmuxa_0;  
  Timer_2/timer_0/overflowReg_RNO_0[10]:S, 
  Timer_2/timer_0/overflowReg_RNO_0[15]:S, 
  Timer_2/timer_0/overflowReg_RNO_0[0]:S, 
  Timer_2/timer_0/overflowReg_RNO_0[6]:S, 
  Timer_2/timer_0/overflowReg_RNO_0[7]:S, 
  Timer_2/timer_0/overflowReg_RNO_0[4]:S, 
  Timer_2/timer_0/overflowReset_0_sqmuxa_0_a2_0:Y, 
  Timer_2/timer_0/overflowReg_RNO_0[9]:S, 
  Timer_2/timer_0/overflowReg_RNO_0[5]:S, 
  Timer_2/timer_0/overflowReg_RNO_0[11]:S, 
  Timer_2/timer_0/overflowReg_RNO_0[19]:S, 
  Timer_2/timer_0/overflowReg_RNO_0[18]:S, 
  Timer_2/timer_0/overflowReg_RNO_0[13]:S, 
  Timer_2/timer_0/overflowReg_RNO_0[3]:S, 
  Timer_2/timer_0/overflowReg_RNO_0[8]:S, 
  Timer_2/timer_0/overflowReg_RNO_0[17]:S, 
  Timer_2/timer_0/overflowReg_RNO_0[12]:S, 
  Timer_2/timer_0/overflowReg_RNO_0[14]:S.
NET Timer_2/timer_0/N_370_0;  
  Timer_2/timer_0/controlReg_RNO_0[18]:S, 
  Timer_2/timer_0/controlReg_RNO_0[17]:S, 
  Timer_2/timer_0/controlReg_RNO_0[12]:S, 
  Timer_2/timer_0/controlReg_RNO_0[9]:S, 
  Timer_2/timer_0/controlReg_RNO_0[5]:S, 
  Timer_2/timer_0/controlReg_RNO_0[6]:S, 
  Timer_2/timer_0/controlReg_RNO_0[8]:S, 
  Timer_2/timer_0/controlReg_RNO_0[15]:S, 
  Timer_2/timer_0/controlReg_RNO_0[4]:S, 
  Timer_2/timer_0/controlReg_RNO_0[10]:S, 
  Timer_2/timer_0/controlReg_RNO_0[7]:S, 
  Timer_2/timer_0/controlReg_RNO_0[19]:S, 
  Timer_2/timer_0/controlReg_RNO_0[11]:S, 
  Timer_2/timer_0/controlReg_RNO_0[2]:S, 
  Timer_2/timer_0/controlReg_1_sqmuxa_i_0:Y, 
  Timer_2/timer_0/controlReg_RNO_0[14]:S, 
  Timer_2/timer_0/controlReg_RNO_0[3]:S.
NET Timer_2/timer_0/N_369_0;  Timer_2/timer_0/compareReg_RNO_0[7]:
  S, Timer_2/timer_0/compareReg_RNO_0[10]:S, 
  Timer_2/timer_0/compareReg_RNO_0[2]:S, 
  Timer_2/timer_0/compareReg_RNO_0[4]:S, 
  Timer_2/timer_0/compareReg_RNO_0[0]:S, 
  Timer_2/timer_0/compareReg_RNO_0[16]:S, 
  Timer_2/timer_0/compareReg_RNO_0[11]:S, 
  Timer_2/timer_0/compareReg_RNO_0[13]:S, 
  Timer_2/timer_0/compareReg_RNO_0[3]:S, 
  Timer_2/timer_0/compareReg_RNO_0[9]:S, 
  Timer_2/timer_0/compareReg_1_sqmuxa_i_0:Y, 
  Timer_2/timer_0/compareReg_RNO_0[12]:S, 
  Timer_2/timer_0/compareReg_RNO_0[14]:S, 
  Timer_2/timer_0/compareReg_RNO_0[5]:S, 
  Timer_2/timer_0/compareReg_RNO_0[8]:S, 
  Timer_2/timer_0/compareReg_RNO_0[6]:S, 
  Timer_2/timer_0/compareReg_RNO_0[15]:S.
NET Timer_2/timer_0/un1_nreset_i_1_0;  
  Timer_2/timer_0/counterReg_RNO[14]:B, 
  Timer_2/timer_0/counterReg_RNO[26]:C, 
  Timer_2/timer_0/counterReg_RNO[10]:B, 
  Timer_2/timer_0/counterReg_RNO[13]:C, 
  Timer_2/timer_0/counterReg_RNO[24]:C, 
  Timer_2/timer_0/counterReg_RNO[15]:B, 
  Timer_2/timer_0/counterReg_RNO[12]:B, 
  Timer_2/timer_0/counterReg_RNO[11]:C, 
  Timer_2/timer_0/counterReg_RNO[8]:C, 
  Timer_2/timer_0/counterReg_RNO[23]:C, 
  Timer_2/timer_0/counterReg_RNO[25]:C, 
  Timer_2/timer_0/overflowReset_RNI1N9HI_0:Y, 
  Timer_2/timer_0/counterReg_RNO[27]:B, 
  Timer_2/timer_0/counterReg_RNO[7]:C, 
  Timer_2/timer_0/counterReg_RNO[28]:C, 
  Timer_2/timer_0/counterReg_RNO[1]:C, 
  Timer_2/timer_0/counterReg_RNO[16]:C.
NET Timer_2/timer_0/counterReg8;  
  Timer_2/timer_0/overflowReset_RNI1N9HI_0:B, 
  Timer_2/timer_0/controlReg_RNIFUKJI[3]:B, 
  Timer_2/timer_0/overflowReg_RNI0MDLH[11]:Y, 
  Timer_2/timer_0/compareReg_RNIV1BIT[0]:B, 
  Timer_2/timer_0/overflowReset_RNI1N9HI:B.
NET Timer_2/timer_0/N_433;  
  Timer_2/timer_0/overflowReset_RNIJTPF1:B, 
  Timer_2/timer_0/overflowReset_RNI6MVE:Y, 
  Timer_2/timer_0/overflowReset_RNI1N9HI:C, 
  Timer_2/timer_0/overflowReset_RNI1N9HI_0:C, 
  Timer_2/timer_0/overflowReset_RNIJTPF1_0:B.
NET Timer_2/timer_0/counterRege_0;  
  Timer_2/timer_0/counterReg[21]:E, 
  Timer_2/timer_0/counterReg[22]:E, 
  Timer_2/timer_0/counterReg[15]:E, 
  Timer_2/timer_0/counterReg[16]:E, 
  Timer_2/timer_0/counterReg[20]:E, 
  Timer_2/timer_0/counterReg[11]:E, Timer_2/timer_0/counterReg[0]:
  E, Timer_2/timer_0/counterReg[12]:E, 
  Timer_2/timer_0/counterReg[10]:E, 
  Timer_2/timer_0/counterReg[23]:E, 
  Timer_2/timer_0/counterReg[18]:E, Timer_2/timer_0/counterReg[1]:
  E, Timer_2/timer_0/counterReg[19]:E, 
  Timer_2/timer_0/counterReg[13]:E, 
  Timer_2/timer_0/counterReg[17]:E, 
  Timer_2/timer_0/counterReg[14]:E, 
  Timer_2/timer_0/overflowReset_RNIJTPF1_0:Y.
NET Timer_2/timer_0/N_431;  Timer_2/timer_0/overflowReset_RNIT62K:
  A, Timer_2/timer_0/controlReg_RNIISTJ[0]:Y, 
  Timer_2/timer_0/interrupt_status_RNO_1[1]:B, 
  Timer_2/timer_0/overflowReset_RNIJTPF1:C, 
  Timer_2/timer_0/overflowReset_RNIJTPF1_0:C.
NET Timer_2/timer_0/reset_interrupt;  
  Timer_2/timer_0/timer_interrupt_1_sqmuxa_0_a6_0_3:A, 
  Timer_2/timer_0/reset_interrupt:Q, 
  Timer_2/timer_0/timer_interrupt_RNO_2:A, 
  Timer_2/timer_0/reset_interrupt_RNO_0:B, 
  Timer_2/timer_0/controlReg_RNIT62K[0]:C, 
  Timer_2/timer_0/controlReg_RNIISTJ[0]:B, 
  Timer_2/timer_0/overflowReset_RNI6MVE:B.
NET Timer_2/timer_0/overflowReset;  
  Timer_2/timer_0/overflowReset_RNI6L0D:A, 
  Timer_2/timer_0/timer_interrupt_RNO_2:B, 
  Timer_2/timer_0/timer_interrupt_1_sqmuxa_0_a6_0_3:B, 
  Timer_2/timer_0/overflowReset:Q, 
  Timer_2/timer_0/overflowReset_RNIT62K:B, 
  Timer_2/timer_0/controlReg_RNIT62K[0]:B, 
  Timer_2/timer_0/overflowReset_RNI6MVE:A.
NET Timer_2/timer_0/N_109_i_i;  
  Timer_2/timer_0/timer_interrupt_1_sqmuxa_0_a6_0_3:C, 
  Timer_2/timer_0/un1_compareReg_8_0_x2:Y.
NET Timer_2/timer_0/compareReg[8];  
  Timer_2/timer_0/bus_read_data_RNO_3[8]:A, 
  Timer_2/timer_0/compareReg[8]:Q, 
  Timer_2/timer_0/un1_compareReg_8_0_x2:A, 
  Timer_2/timer_0/compareReg_RNO_0[8]:B.
NET Timer_2/timer_0/counterReg[8];  
  Timer_2/timer_0/bus_read_data_RNO_0[8]:A, 
  Timer_2/timer_0/counterReg_RNO_0[8]:C, 
  Timer_2/timer_0/un1_compareReg_8_0_x2:B, 
  Timer_2/timer_0/counterReg[8]:Q, 
  Timer_2/timer_0/overflowReg_RNIMT8N[8]:B, 
  Timer_2/timer_0/counterReg_RNI5B6R[8]:B.
NET Timer_2/timer_0/timer_interrupt_1_sqmuxa_0_a6_0_2;  
  Timer_2/timer_0/timer_interrupt_1_sqmuxa_0_a6_0_3_RNI24AE:C, 
  Timer_2/timer_0/timer_interrupt_1_sqmuxa_0_a6_0_3:Y.
NET Timer_2/timer_0/counterReg_n30_i_o2_m2_0_a2_1;  
  Timer_2/timer_0/counterReg_RNO_0[31]:A, 
  Timer_2/timer_0/counterReg_RNO_1[31]:Y.
NET Timer_2/timer_0/counterReg[29];  
  Timer_2/timer_0/bus_read_data_RNO[29]:A, 
  Timer_2/timer_0/counterReg_RNO_1[31]:A, 
  Timer_2/timer_0/counterReg[29]:Q, 
  Timer_2/timer_0/counterReg_RNO_2[30]:A, 
  Timer_2/timer_0/counterReg_RNO[29]:A, 
  Timer_2/timer_0/overflowReg_RNIGM4F[29]:B, 
  Timer_2/timer_0/compareReg_RNIBVEC[29]:B.
NET Timer_2/timer_0/counterReg[30];  
  Timer_2/timer_0/bus_read_data_RNO_0[30]:A, 
  Timer_2/timer_0/counterReg[30]:Q, 
  Timer_2/timer_0/counterReg_RNO_1[31]:B, 
  Timer_2/timer_0/overflowReg_RNI2M3F[30]:B, 
  Timer_2/timer_0/compareReg_RNIRMCC[30]:B, 
  Timer_2/timer_0/counterReg_RNO[30]:B.
NET Timer_2/timer_0/counterReg[28];  
  Timer_2/timer_0/counterReg_RNO_1[29]:A, 
  Timer_2/timer_0/counterReg_RNO_1[31]:C, 
  Timer_2/timer_0/counterReg[28]:Q, 
  Timer_2/timer_0/overflowReg_RNIEI4F[28]:B, 
  Timer_2/timer_0/counterReg_RNO_2[30]:B, 
  Timer_2/timer_0/compareReg_RNI9NEC[28]:B, 
  Timer_2/timer_0/bus_read_data_RNO[28]:A, 
  Timer_2/timer_0/counterReg_RNO[28]:B.
NET Timer_2/timer_0/counterReg_n29_0_m3_i_o2_0;  
  Timer_2/timer_0/counterReg_RNO_0[29]:C, 
  Timer_2/timer_0/counterReg_RNO_1[29]:Y.
NET Timer_2/timer_0/counterReg[26];  
  Timer_2/timer_0/bus_read_data_RNO[26]:A, 
  Timer_2/timer_0/counterReg_RNO[26]:A, 
  Timer_2/timer_0/counterReg_RNIHEUI[27]:B, 
  Timer_2/timer_0/overflowReg_RNIAA4F[26]:B, 
  Timer_2/timer_0/counterReg_RNO_1[29]:B, 
  Timer_2/timer_0/compareReg_RNI57EC[26]:B, 
  Timer_2/timer_0/counterReg_RNO_0[27]:A, 
  Timer_2/timer_0/counterReg[26]:Q, 
  Timer_2/timer_0/counterReg_RNO_0[28]:A.
NET Timer_2/timer_0/counterReg_n22_i_m2_0;  
  Timer_2/timer_0/counterReg_RNIE9NB2[25]:A, 
  Timer_2/timer_0/counterReg_RNIJUUI[19]:Y, 
  Timer_2/timer_0/counterReg_RNISHAF1[20]:C, 
  Timer_2/timer_0/counterReg_RNO_0[22]:C.
NET Timer_2/timer_0/counterReg[19];  
  Timer_2/timer_0/counterReg_RNIJUUI[19]:A, 
  Timer_2/timer_0/counterReg_RNO[19]:B, 
  Timer_2/timer_0/compareReg_RNI9VEC[19]:B, 
  Timer_2/timer_0/counterReg_RNO_1[21]:A, 
  Timer_2/timer_0/counterReg[19]:Q, 
  Timer_2/timer_0/bus_read_data_RNO[19]:A, 
  Timer_2/timer_0/counterReg_RNO_0[20]:A, 
  Timer_2/timer_0/overflowReg_RNIM09U[19]:A.
NET Timer_2/timer_0/counterReg[18];  
  Timer_2/timer_0/bus_read_data_RNO[18]:A, 
  Timer_2/timer_0/counterReg_RNIJUUI[19]:B, 
  Timer_2/timer_0/timer_interrupt_1_sqmuxa_0_a6_0_3_RNI24AE:A, 
  Timer_2/timer_0/counterReg_RNO_1[21]:C, 
  Timer_2/timer_0/counterReg_RNO_0[19]:B, 
  Timer_2/timer_0/counterReg_RNO[18]:B, 
  Timer_2/timer_0/overflowReg_RNIAE4F[18]:B, 
  Timer_2/timer_0/counterReg[18]:Q, 
  Timer_2/timer_0/counterReg_RNO_0[20]:B.
NET Timer_2/timer_0/counterReg_n22_itt_m2_e_0;  
  Timer_2/timer_0/counterReg_RNIE9NB2[25]:B, 
  Timer_2/timer_0/counterReg_RNI5USI[21]:Y, 
  Timer_2/timer_0/counterReg_RNO_0[22]:B.
NET Timer_2/timer_0/counterReg[21];  
  Timer_2/timer_0/bus_read_data_RNO[21]:A, 
  Timer_2/timer_0/counterReg[21]:Q, 
  Timer_2/timer_0/overflowReg_RNI0M3F[21]:B, 
  Timer_2/timer_0/counterReg_RNI5USI[21]:A, 
  Timer_2/timer_0/counterReg_RNO[21]:A, 
  Timer_2/timer_0/compareReg_RNIRUCC[21]:B, 
  Timer_2/timer_0/counterReg_RNI76TI[21]:B.
NET Timer_2/timer_0/counterReg[20];  
  Timer_2/timer_0/counterReg_RNO[20]:A, 
  Timer_2/timer_0/counterReg[20]:Q, 
  Timer_2/timer_0/counterReg_RNI5USI[21]:B, 
  Timer_2/timer_0/counterReg_RNO_1[21]:B, 
  Timer_2/timer_0/counterReg_RNISHAF1[20]:B, 
  Timer_2/timer_0/overflowReg_RNIUH3F[20]:B, 
  Timer_2/timer_0/compareReg_RNIPMCC[20]:B, 
  Timer_2/timer_0/bus_read_data_RNO[20]:A.
NET Timer_2/timer_0/counterReg_n21_i_243_b0_0_o2_1;  
  Timer_2/timer_0/counterReg_RNO_0[21]:B, 
  Timer_2/timer_0/counterReg_RNO_1[21]:Y.
NET Timer_2/timer_0/timer_interrupt_1_sqmuxa_0_a6_0_33;  
  Timer_2/timer_0/compareReg_RNIV1BIT[0]:A, 
  Timer_2/timer_0/compareReg_RNIVBTSB[0]:Y.
NET Timer_2/timer_0/timer_interrupt_1_sqmuxa_0_a6_0_28;  
  Timer_2/timer_0/compareReg_RNIVBTSB[0]:A, 
  Timer_2/timer_0/compareReg_RNIMUTT2[0]:Y.
NET Timer_2/timer_0/timer_interrupt_1_sqmuxa_0_a6_0_27;  
  Timer_2/timer_0/compareReg_RNIVBTSB[0]:B, 
  Timer_2/timer_0/compareReg_RNIGGAQ2[1]:Y.
NET Timer_2/timer_0/timer_interrupt_1_sqmuxa_0_a6_0_32;  
  Timer_2/timer_0/compareReg_RNIVBTSB[0]:C, 
  Timer_2/timer_0/compareReg_RNIPSK46[11]:Y.
NET Timer_2/timer_0/timer_interrupt_1_sqmuxa_0_a6_0_24;  
  Timer_2/timer_0/compareReg_RNIPSK46[11]:A, 
  Timer_2/timer_0/compareReg_RNIQBMH1[11]:Y.
NET Timer_2/timer_0/timer_interrupt_1_sqmuxa_0_a6_0_23;  
  Timer_2/timer_0/compareReg_RNIPSK46[11]:B, 
  Timer_2/timer_0/compareReg_RNISJMH1[14]:Y.
NET Timer_2/timer_0/timer_interrupt_1_sqmuxa_0_a6_0_30;  
  Timer_2/timer_0/compareReg_RNIPSK46[11]:C, 
  Timer_2/timer_0/compareReg_RNI3T713[9]:Y.
NET Timer_2/timer_0/timer_interrupt_1_sqmuxa_0_a6_0_25;  
  Timer_2/timer_0/compareReg_RNI3T713[9]:A, 
  Timer_2/timer_0/compareReg_RNIAPSF1[9]:Y.
NET Timer_2/timer_0/timer_interrupt_1_sqmuxa_0_a6_0_26;  
  Timer_2/timer_0/compareReg_RNI3T713[9]:B, 
  Timer_2/timer_0/timer_interrupt_1_sqmuxa_0_a6_0_3_RNIP3BH1:Y.
NET Timer_2/timer_0/timer_interrupt_1_sqmuxa_0_a6_0_21;  
  Timer_2/timer_0/compareReg_RNIMUTT2[0]:A, 
  Timer_2/timer_0/compareReg_RNIUT2E1[0]:Y.
NET Timer_2/timer_0/timer_interrupt_1_sqmuxa_0_a6_0_22;  
  Timer_2/timer_0/compareReg_RNIMUTT2[0]:B, 
  Timer_2/timer_0/compareReg_RNIO0RF1[6]:Y.
NET Timer_2/timer_0/timer_interrupt_1_sqmuxa_0_a6_0_19;  
  Timer_2/timer_0/compareReg_RNIGGAQ2[1]:A, 
  Timer_2/timer_0/compareReg_RNIKD1E1[1]:Y.
NET Timer_2/timer_0/timer_interrupt_1_sqmuxa_0_a6_0_20;  
  Timer_2/timer_0/compareReg_RNIGGAQ2[1]:B, 
  Timer_2/timer_0/compareReg_RNIS29C1[3]:Y.
NET Timer_2/timer_0/timer_interrupt_1_sqmuxa_0_a6_0_1;  
  Timer_2/timer_0/timer_interrupt_1_sqmuxa_0_a6_0_3_RNIP3BH1:A, 
  Timer_2/timer_0/controlReg_RNIE0IM[2]:Y.
NET Timer_2/timer_0/timer_interrupt_1_sqmuxa_0_a6_0_18;  
  Timer_2/timer_0/timer_interrupt_1_sqmuxa_0_a6_0_3_RNIP3BH1:B, 
  Timer_2/timer_0/timer_interrupt_1_sqmuxa_0_a6_0_3_RNI24AE:Y.
NET Timer_2/timer_0/N_74_i;  
  Timer_2/timer_0/timer_interrupt_1_sqmuxa_0_a6_0_3_RNIP3BH1:C, 
  Timer_2/timer_0/compareReg_RNI9VEC[19]:Y.
NET Timer_2/timer_0/timer_interrupt_1_sqmuxa_0_a6_0_16;  
  Timer_2/timer_0/compareReg_RNIAPSF1[9]:A, 
  Timer_2/timer_0/compareReg_RNICJ1N[9]:Y.
NET Timer_2/timer_0/N_113_i;  
  Timer_2/timer_0/compareReg_RNIAPSF1[9]:B, 
  Timer_2/timer_0/compareReg_RNINMCC[10]:Y.
NET Timer_2/timer_0/N_90_i;  
  Timer_2/timer_0/compareReg_RNIAPSF1[9]:C, 
  Timer_2/timer_0/compareReg_RNI7FEC[27]:Y.
NET Timer_2/timer_0/timer_interrupt_1_sqmuxa_0_a6_0_14;  
  Timer_2/timer_0/compareReg_RNIQBMH1[11]:A, 
  Timer_2/timer_0/compareReg_RNI4URO[12]:Y.
NET Timer_2/timer_0/N_115_i;  
  Timer_2/timer_0/compareReg_RNIQBMH1[11]:B, 
  Timer_2/timer_0/compareReg_RNIPUCC[11]:Y.
NET Timer_2/timer_0/N_119_i;  
  Timer_2/timer_0/compareReg_RNIQBMH1[11]:C, 
  Timer_2/timer_0/compareReg_RNITEDC[13]:Y.
NET Timer_2/timer_0/timer_interrupt_1_sqmuxa_0_a6_0_12;  
  Timer_2/timer_0/compareReg_RNISJMH1[14]:A, 
  Timer_2/timer_0/compareReg_RNISTQO[16]:Y.
NET Timer_2/timer_0/N_121_i;  
  Timer_2/timer_0/compareReg_RNISJMH1[14]:B, 
  Timer_2/timer_0/compareReg_RNIVMDC[14]:Y.
NET Timer_2/timer_0/N_123_i;  
  Timer_2/timer_0/compareReg_RNISJMH1[14]:C, 
  Timer_2/timer_0/compareReg_RNI1VDC[15]:Y.
NET Timer_2/timer_0/timer_interrupt_1_sqmuxa_0_a6_0_10;  
  Timer_2/timer_0/compareReg_RNIO0RF1[6]:A, 
  Timer_2/timer_0/compareReg_RNIO5QO[22]:Y.
NET Timer_2/timer_0/N_602;  
  Timer_2/timer_0/compareReg_RNIO0RF1[6]:B, 
  Timer_2/timer_0/compareReg_RNI1CJA[6]:Y.
NET Timer_2/timer_0/N_82_i;  
  Timer_2/timer_0/compareReg_RNIO0RF1[6]:C, 
  Timer_2/timer_0/compareReg_RNIVEDC[23]:Y.
NET Timer_2/timer_0/timer_interrupt_1_sqmuxa_0_a6_0_8;  
  Timer_2/timer_0/compareReg_RNIUT2E1[0]:A, 
  Timer_2/timer_0/compareReg_RNI431N[24]:Y.
NET Timer_2/timer_0/N_66_i;  
  Timer_2/timer_0/compareReg_RNIUT2E1[0]:B, 
  Timer_2/timer_0/compareReg_RNILBJA[0]:Y.
NET Timer_2/timer_0/N_127_i;  
  Timer_2/timer_0/compareReg_RNIUT2E1[0]:C, 
  Timer_2/timer_0/compareReg_RNI5FEC[17]:Y.
NET Timer_2/timer_0/timer_interrupt_1_sqmuxa_0_a6_0_6;  
  Timer_2/timer_0/compareReg_RNIS29C1[3]:A, 
  Timer_2/timer_0/compareReg_RNIKN6L[3]:Y.
NET Timer_2/timer_0/N_94_i;  
  Timer_2/timer_0/compareReg_RNIS29C1[3]:B, 
  Timer_2/timer_0/compareReg_RNIBVEC[29]:Y.
NET Timer_2/timer_0/N_598;  
  Timer_2/timer_0/compareReg_RNIS29C1[3]:C, 
  Timer_2/timer_0/compareReg_RNITBJA[4]:Y.
NET Timer_2/timer_0/timer_interrupt_1_sqmuxa_0_a6_0_4;  
  Timer_2/timer_0/compareReg_RNIKD1E1[1]:A, 
  Timer_2/timer_0/compareReg_RNIMN6L[1]:Y.
NET Timer_2/timer_0/N_131_i;  
  Timer_2/timer_0/compareReg_RNIKD1E1[1]:B, 
  Timer_2/timer_0/compareReg_RNIRMCC[30]:Y.
NET Timer_2/timer_0/N_86_i;  
  Timer_2/timer_0/compareReg_RNIKD1E1[1]:C, 
  Timer_2/timer_0/compareReg_RNI3VDC[25]:Y.
NET Timer_2/timer_0/compareReg[18];  
  Timer_2/timer_0/bus_read_data_RNO_1[18]:A, 
  Timer_2/timer_0/compareReg[18]:Q, 
  Timer_2/timer_0/compareReg_RNO_0[18]:B, 
  Timer_2/timer_0/timer_interrupt_1_sqmuxa_0_a6_0_3_RNI24AE:B.
NET Timer_2/timer_0/counterReg[9];  
  Timer_2/timer_0/bus_read_data_RNO_2[9]:A, 
  Timer_2/timer_0/counterReg_RNIS1VR[11]:C, 
  Timer_2/timer_0/counterReg_RNIQGGI[10]:A, 
  Timer_2/timer_0/counterReg_RNO_0[10]:A, 
  Timer_2/timer_0/counterReg[9]:Q, 
  Timer_2/timer_0/compareReg_RNICJ1N[9]:A, 
  Timer_2/timer_0/overflowReg_RNIO19N[9]:B, 
  Timer_2/timer_0/counterReg_RNO[9]:B, 
  Timer_2/timer_0/counterReg_RNO_0[11]:A, 
  Timer_2/timer_0/counterReg_RNIRKGI[11]:B.
NET Timer_2/timer_0/compareReg[9];  
  Timer_2/timer_0/bus_read_data_RNO_3[9]:A, 
  Timer_2/timer_0/compareReg_RNO_0[9]:B, 
  Timer_2/timer_0/compareReg[9]:Q, 
  Timer_2/timer_0/compareReg_RNICJ1N[9]:B.
NET Timer_2/timer_0/N_88_i;  
  Timer_2/timer_0/compareReg_RNICJ1N[9]:C, 
  Timer_2/timer_0/compareReg_RNI57EC[26]:Y.
NET Timer_2/timer_0/counterReg[12];  
  Timer_2/timer_0/compareReg_RNI4URO[12]:A, 
  Timer_2/timer_0/counterReg_RNO_0[12]:C, 
  Timer_2/timer_0/counterReg[12]:Q, 
  Timer_2/timer_0/counterReg_RNI7ETI[12]:A, 
  Timer_2/timer_0/counterReg_RNI56TI[11]:B, 
  Timer_2/timer_0/overflowReg_RNIUL3F[12]:B, 
  Timer_2/timer_0/bus_read_data_RNO[12]:A, 
  Timer_2/timer_0/counterReg_RNIJN0N3[12]:C.
NET Timer_2/timer_0/compareReg[12];  
  Timer_2/timer_0/bus_read_data_RNO_1[12]:A, 
  Timer_2/timer_0/compareReg_RNI4URO[12]:B, 
  Timer_2/timer_0/compareReg_RNO_0[12]:B, 
  Timer_2/timer_0/compareReg[12]:Q.
NET Timer_2/timer_0/N_92_i;  
  Timer_2/timer_0/compareReg_RNI4URO[12]:C, 
  Timer_2/timer_0/compareReg_RNI9NEC[28]:Y.
NET Timer_2/timer_0/counterReg[16];  
  Timer_2/timer_0/counterReg_RNIJGR51[14]:A, 
  Timer_2/timer_0/counterReg_RNO_0[17]:B, 
  Timer_2/timer_0/counterReg[16]:Q, 
  Timer_2/timer_0/overflowReg_RNI664F[16]:B, 
  Timer_2/timer_0/bus_read_data_RNO[16]:A, 
  Timer_2/timer_0/counterReg_RNO[16]:B, 
  Timer_2/timer_0/compareReg_RNISTQO[16]:A.
NET Timer_2/timer_0/compareReg[16];  
  Timer_2/timer_0/bus_read_data_RNO_3[16]:A, 
  Timer_2/timer_0/compareReg[16]:Q, 
  Timer_2/timer_0/compareReg_RNO_0[16]:B, 
  Timer_2/timer_0/compareReg_RNISTQO[16]:B.
NET Timer_2/timer_0/N_76_i;  
  Timer_2/timer_0/compareReg_RNISTQO[16]:C, 
  Timer_2/timer_0/compareReg_RNIPMCC[20]:Y.
NET Timer_2/timer_0/counterReg[22];  
  Timer_2/timer_0/bus_read_data_RNO[22]:A, 
  Timer_2/timer_0/counterReg[22]:Q, 
  Timer_2/timer_0/counterReg_RNO[22]:B, 
  Timer_2/timer_0/overflowReg_RNI2Q3F[22]:B, 
  Timer_2/timer_0/counterReg_RNI9ETI[22]:B, 
  Timer_2/timer_0/compareReg_RNIO5QO[22]:A, 
  Timer_2/timer_0/counterReg_RNI76TI[21]:A.
NET Timer_2/timer_0/compareReg[22];  
  Timer_2/timer_0/bus_read_data_RNO_1[22]:A, 
  Timer_2/timer_0/compareReg_RNO_0[22]:B, 
  Timer_2/timer_0/compareReg_RNIO5QO[22]:B, 
  Timer_2/timer_0/compareReg[22]:Q.
NET Timer_2/timer_0/N_78_i;  
  Timer_2/timer_0/compareReg_RNIO5QO[22]:C, 
  Timer_2/timer_0/compareReg_RNIRUCC[21]:Y.
NET Timer_2/timer_0/counterReg[24];  
  Timer_2/timer_0/compareReg_RNI431N[24]:A, 
  Timer_2/timer_0/counterReg_RNO[24]:A, 
  Timer_2/timer_0/bus_read_data_RNO[24]:A, 
  Timer_2/timer_0/counterReg_RNIMCR51[25]:A, 
  Timer_2/timer_0/overflowReg_RNI624F[24]:B, 
  Timer_2/timer_0/counterReg[24]:Q, 
  Timer_2/timer_0/counterReg_RNO_0[25]:A.
NET Timer_2/timer_0/compareReg[24];  
  Timer_2/timer_0/bus_read_data_RNO_1[24]:A, 
  Timer_2/timer_0/compareReg_RNI431N[24]:B, 
  Timer_2/timer_0/compareReg_RNO_0[24]:B, 
  Timer_2/timer_0/compareReg[24]:Q.
NET Timer_2/timer_0/N_604;  
  Timer_2/timer_0/compareReg_RNI431N[24]:C, 
  Timer_2/timer_0/compareReg_RNI3CJA[7]:Y.
NET Timer_2/timer_0/counterReg[3];  
  Timer_2/timer_0/counterReg_RNI6E841[3]:A, 
  Timer_2/timer_0/compareReg_RNIKN6L[3]:A, 
  Timer_2/timer_0/counterReg[3]:Q, 
  Timer_2/timer_0/bus_read_data_RNO[3]:A, 
  Timer_2/timer_0/counterReg_RNIEE841[2]:A, 
  Timer_2/timer_0/counterReg_RNO[3]:A, 
  Timer_2/timer_0/overflowReg_RNIC98N[3]:B.
NET Timer_2/timer_0/compareReg[3];  
  Timer_2/timer_0/bus_read_data_RNO_1[3]:A, 
  Timer_2/timer_0/compareReg_RNIKN6L[3]:B, 
  Timer_2/timer_0/compareReg_RNO_0[3]:B, 
  Timer_2/timer_0/compareReg[3]:Q.
NET Timer_2/timer_0/N_70_i;  
  Timer_2/timer_0/compareReg_RNIKN6L[3]:C, 
  Timer_2/timer_0/compareReg_RNIPBJA[2]:Y.
NET Timer_2/timer_0/counterReg[1];  
  Timer_2/timer_0/bus_read_data_RNO_1[1]:A, 
  Timer_2/timer_0/compareReg_RNIMN6L[1]:A, 
  Timer_2/timer_0/overflowReg_RNIG7C61[1]:A, 
  Timer_2/timer_0/counterReg[1]:Q, 
  Timer_2/timer_0/counterReg_RNI174I[1]:A, 
  Timer_2/timer_0/counterReg_RNO[1]:B.
NET Timer_2/timer_0/compareReg[1];  
  Timer_2/timer_0/bus_read_data_RNO_3[1]:A, 
  Timer_2/timer_0/compareReg[1]:Q, 
  Timer_2/timer_0/compareReg_RNO_0[1]:B, 
  Timer_2/timer_0/compareReg_RNIMN6L[1]:B.
NET Timer_2/timer_0/N_600;  Timer_2/timer_0/compareReg_RNIMN6L[1]:
  C, Timer_2/timer_0/compareReg_RNIVBJA[5]:Y.
NET Timer_2/timer_0/controlReg[1];  
  Timer_2/timer_0/bus_read_data_RNO_4[1]:A, 
  Timer_2/timer_0/controlReg[1]:Q, 
  Timer_2/timer_0/controlReg_RNO_0[1]:B, 
  Timer_2/timer_0/controlReg_RNIE0IM[2]:A, 
  Timer_2/timer_0/controlReg_RNIF87U[3]:A.
NET Timer_2/timer_0/controlReg[2];  
  Timer_2/timer_0/bus_read_data_RNO_2[2]:A, 
  Timer_2/timer_0/controlReg[2]:Q, 
  Timer_2/timer_0/controlReg_RNO_0[2]:B, 
  Timer_2/timer_0/controlReg_RNIE0IM[2]:B.
NET Timer_2/timer_0/N_133_i;  
  Timer_2/timer_0/controlReg_RNIE0IM[2]:C, 
  Timer_2/timer_0/compareReg_RNITUCC[31]:Y.
NET Timer_2/timer_0/counterReg_n30_i_m2_0;  
  Timer_2/timer_0/counterReg_RNO_0[31]:B, 
  Timer_2/timer_0/counterReg_RNIHEUI[27]:Y, 
  Timer_2/timer_0/counterReg_RNO_0[30]:C.
NET Timer_2/timer_0/counterReg[27];  
  Timer_2/timer_0/bus_read_data_RNO[27]:A, 
  Timer_2/timer_0/counterReg_RNIHEUI[27]:A, 
  Timer_2/timer_0/counterReg_RNO_0[29]:A, 
  Timer_2/timer_0/compareReg_RNI7FEC[27]:B, 
  Timer_2/timer_0/counterReg[27]:Q, 
  Timer_2/timer_0/counterReg_RNO_0[27]:C, 
  Timer_2/timer_0/overflowReg_RNICE4F[27]:B, 
  Timer_2/timer_0/counterReg_RNO_0[28]:B.
NET Timer_2/timer_0/timer_interrupt_1_sqmuxa_0_a6_1;  
  Timer_2/timer_0/controlReg_RNIFUKJI[3]:A, 
  Timer_2/timer_0/controlReg_RNIF87U[3]:Y.
NET Timer_2/timer_0/controlReg[3];  
  Timer_2/timer_0/bus_read_data_RNO_2[3]:A, 
  Timer_2/timer_0/controlReg[3]:Q, 
  Timer_2/timer_0/controlReg_RNIF87U[3]:B, 
  Timer_2/timer_0/controlReg_RNO_0[3]:B.
NET Timer_2/timer_0/N_432;  
  Timer_2/timer_0/interrupt_status_RNO_1[0]:A, 
  Timer_2/timer_0/overflowReset_RNIT62K:Y, 
  Timer_2/timer_0/controlReg_RNIF87U[3]:C.
NET Timer_2/timer_0/counterReg_n22_i_o5_N_3_i_a0_2;  
  Timer_2/timer_0/counterReg_RNIDFML6[20]:A, 
  Timer_2/timer_0/counterReg_RNISHAF1[20]:Y.
NET Timer_2/timer_0/counterReg_n18_0_o2_m6_0_a2_4;  
  Timer_2/timer_0/counterReg_RNIHTB65[14]:A, 
  Timer_2/timer_0/counterReg_RNITSOK2[14]:Y, 
  Timer_2/timer_0/counterReg_RNIDFML6[20]:B, 
  Timer_2/timer_0/counterReg_RNIV63I7[25]:A, 
  Timer_2/timer_0/counterReg_RNO_1[30]:C.
NET Timer_2/timer_0/counterReg_n22_i_o5_N_3_i_a0_0;  
  Timer_2/timer_0/counterReg_RNISHAF1[20]:A, 
  Timer_2/timer_0/counterReg_RNI76TI[21]:Y.
NET Timer_2/timer_0/counterReg_n30_itt_m2_e_2;  
  Timer_2/timer_0/counterReg_RNO_0[30]:B, 
  Timer_2/timer_0/counterReg_RNO_1[30]:Y.
NET Timer_2/timer_0/counterReg_n25_i_o5_m5_0_a2_3;  
  Timer_2/timer_0/counterReg_RNIV63I7_0[25]:A, 
  Timer_2/timer_0/counterReg_RNIV63I7[25]:B, 
  Timer_2/timer_0/counterReg_RNO_1[30]:A, 
  Timer_2/timer_0/counterReg_RNIE9NB2[25]:Y.
NET Timer_2/timer_0/counterReg_n30_itt_m2_e_0;  
  Timer_2/timer_0/counterReg_RNO_1[30]:B, 
  Timer_2/timer_0/counterReg_RNO_2[30]:Y.
NET Timer_2/timer_0/counterReg_n15_0_o2_m3_0_a2_4;  
  Timer_2/timer_0/counterReg_RNO_0[15]:B, 
  Timer_2/timer_0/counterReg_RNI2FDJ4[15]:B, 
  Timer_2/timer_0/counterReg_RNI8DBO1[10]:Y.
NET Timer_2/timer_0/counterReg_n15_0_o2_m3_0_a2_1;  
  Timer_2/timer_0/counterReg_RNI8DBO1[10]:A, 
  Timer_2/timer_0/counterReg_RNI56TI[11]:Y.
NET Timer_2/timer_0/counterReg_n15_0_o2_m3_0_a2_0;  
  Timer_2/timer_0/counterReg_RNI8DBO1[10]:B, 
  Timer_2/timer_0/counterReg_RNI9MTI[14]:Y.
NET Timer_2/timer_0/counterReg_n15_0_o2_m3_0_a2_2;  
  Timer_2/timer_0/counterReg_RNI8DBO1[10]:C, 
  Timer_2/timer_0/counterReg_RNIQGGI[10]:Y.
NET Timer_2/timer_0/counterReg[10];  
  Timer_2/timer_0/overflowReg_RNIIFC61[10]:A, 
  Timer_2/timer_0/counterReg_RNIS1VR[11]:A, 
  Timer_2/timer_0/counterReg_RNIQGGI[10]:B, 
  Timer_2/timer_0/counterReg_RNO_0[10]:C, 
  Timer_2/timer_0/bus_read_data_RNO[10]:A, 
  Timer_2/timer_0/counterReg[10]:Q, 
  Timer_2/timer_0/counterReg_RNO_0[11]:C, 
  Timer_2/timer_0/compareReg_RNINMCC[10]:B, 
  Timer_2/timer_0/counterReg_RNIFNCS[17]:C.
NET Timer_2/timer_0/counterReg[11];  
  Timer_2/timer_0/bus_read_data_RNO[11]:A, 
  Timer_2/timer_0/counterReg_RNIS1VR[11]:B, 
  Timer_2/timer_0/counterReg_RNO[11]:B, 
  Timer_2/timer_0/counterReg[11]:Q, 
  Timer_2/timer_0/compareReg_RNIPUCC[11]:B, 
  Timer_2/timer_0/overflowReg_RNISH3F[11]:B, 
  Timer_2/timer_0/counterReg_RNI56TI[11]:A, 
  Timer_2/timer_0/counterReg_RNIRKGI[11]:A.
NET Timer_2/timer_0/counterReg[14];  
  Timer_2/timer_0/bus_read_data_RNO[14]:A, 
  Timer_2/timer_0/counterReg_RNI9MTI[14]:A, 
  Timer_2/timer_0/compareReg_RNIVMDC[14]:B, 
  Timer_2/timer_0/overflowReg_RNI2U3F[14]:B, 
  Timer_2/timer_0/counterReg_RNIJGR51[14]:B, 
  Timer_2/timer_0/counterReg_RNO_0[14]:C, 
  Timer_2/timer_0/counterReg[14]:Q.
NET Timer_2/timer_0/counterReg[13];  
  Timer_2/timer_0/bus_read_data_RNO[13]:A, 
  Timer_2/timer_0/counterReg_RNO[13]:B, 
  Timer_2/timer_0/counterReg_RNI7ETI[12]:B, 
  Timer_2/timer_0/counterReg_RNI9MTI[14]:B, 
  Timer_2/timer_0/compareReg_RNITEDC[13]:B, 
  Timer_2/timer_0/overflowReg_RNIUF7U[13]:A, 
  Timer_2/timer_0/counterReg[13]:Q, 
  Timer_2/timer_0/counterReg_RNO_0[14]:B.
NET Timer_2/timer_0/counterReg_n12_0_o2_m1_0_a2_1;  
  Timer_2/timer_0/counterReg_RNO_0[12]:B, 
  Timer_2/timer_0/counterReg_RNIS1VR[11]:Y, 
  Timer_2/timer_0/counterReg_RNIJN0N3[12]:B.
NET Timer_2/timer_0/counterReg7_NE_29;  
  Timer_2/timer_0/overflowReg_RNI0MDLH[11]:A, 
  Timer_2/timer_0/overflowReg_RNIM8928[11]:Y.
NET Timer_2/timer_0/counterReg7_NE_21;  
  Timer_2/timer_0/overflowReg_RNIM8928[11]:A, 
  Timer_2/timer_0/overflowReg_RNI08FS1[11]:Y.
NET Timer_2/timer_0/counterReg7_NE_20;  
  Timer_2/timer_0/overflowReg_RNIM8928[11]:B, 
  Timer_2/timer_0/overflowReg_RNICJJ42[15]:Y.
NET Timer_2/timer_0/counterReg7_NE_27;  
  Timer_2/timer_0/overflowReg_RNIM8928[11]:C, 
  Timer_2/timer_0/overflowReg_RNIAD614[10]:Y.
NET Timer_2/timer_0/counterReg7_NE_28;  
  Timer_2/timer_0/overflowReg_RNI0MDLH[11]:B, 
  Timer_2/timer_0/overflowReg_RNIAD4J9[17]:Y.
NET Timer_2/timer_0/counterReg7_NE_17;  
  Timer_2/timer_0/overflowReg_RNIAD4J9[17]:A, 
  Timer_2/timer_0/overflowReg_RNI2OK42[23]:Y.
NET Timer_2/timer_0/counterReg7_NE_16;  
  Timer_2/timer_0/overflowReg_RNIAD4J9[17]:B, 
  Timer_2/timer_0/overflowReg_RNIMNJ42[30]:Y.
NET Timer_2/timer_0/counterReg7_NE_25;  
  Timer_2/timer_0/overflowReg_RNIAD4J9[17]:C, 
  Timer_2/timer_0/overflowReg_RNIITR95[17]:Y.
NET Timer_2/timer_0/counterReg7_NE_22;  
  Timer_2/timer_0/overflowReg_RNIAD614[10]:A, 
  Timer_2/timer_0/overflowReg_RNIUJK42[10]:Y.
NET Timer_2/timer_0/counterReg7_NE_23;  
  Timer_2/timer_0/overflowReg_RNIAD614[10]:B, 
  Timer_2/timer_0/overflowReg_RNICPHS1[19]:Y.
NET Timer_2/timer_0/counterReg7_NE_5;  
  Timer_2/timer_0/overflowReg_RNIITR95[17]:A, 
  Timer_2/timer_0/overflowReg_RNISQGE1[6]:Y.
NET Timer_2/timer_0/counterReg7_NE_4;  
  Timer_2/timer_0/overflowReg_RNIITR95[17]:B, 
  Timer_2/timer_0/overflowReg_RNIS3D61[17]:Y.
NET Timer_2/timer_0/counterReg7_NE_19;  
  Timer_2/timer_0/overflowReg_RNIITR95[17]:C, 
  Timer_2/timer_0/overflowReg_RNIQUTK2[29]:Y.
NET Timer_2/timer_0/N_89_i;  
  Timer_2/timer_0/overflowReg_RNICPHS1[19]:A, 
  Timer_2/timer_0/overflowReg_RNIAA4F[26]:Y.
NET Timer_2/timer_0/N_91_i;  
  Timer_2/timer_0/overflowReg_RNICPHS1[19]:B, 
  Timer_2/timer_0/overflowReg_RNICE4F[27]:Y.
NET Timer_2/timer_0/counterReg7_NE_15;  
  Timer_2/timer_0/overflowReg_RNICPHS1[19]:C, 
  Timer_2/timer_0/overflowReg_RNIM09U[19]:Y.
NET Timer_2/timer_0/N_93_i;  
  Timer_2/timer_0/overflowReg_RNIUJK42[10]:A, 
  Timer_2/timer_0/overflowReg_RNIEI4F[28]:Y.
NET Timer_2/timer_0/N_77_i;  
  Timer_2/timer_0/overflowReg_RNIUJK42[10]:B, 
  Timer_2/timer_0/overflowReg_RNIUH3F[20]:Y.
NET Timer_2/timer_0/counterReg7_NE_13;  
  Timer_2/timer_0/overflowReg_RNIUJK42[10]:C, 
  Timer_2/timer_0/overflowReg_RNIIFC61[10]:Y.
NET Timer_2/timer_0/N_116_i;  
  Timer_2/timer_0/overflowReg_RNI08FS1[11]:A, 
  Timer_2/timer_0/overflowReg_RNISH3F[11]:Y.
NET Timer_2/timer_0/N_126_i;  
  Timer_2/timer_0/overflowReg_RNI08FS1[11]:B, 
  Timer_2/timer_0/overflowReg_RNI664F[16]:Y.
NET Timer_2/timer_0/counterReg7_NE_11;  
  Timer_2/timer_0/overflowReg_RNI08FS1[11]:C, 
  Timer_2/timer_0/overflowReg_RNIUF7U[13]:Y.
NET Timer_2/timer_0/N_79_i;  
  Timer_2/timer_0/overflowReg_RNICJJ42[15]:A, 
  Timer_2/timer_0/overflowReg_RNI0M3F[21]:Y.
NET Timer_2/timer_0/N_67_i;  
  Timer_2/timer_0/overflowReg_RNICJJ42[15]:B, 
  Timer_2/timer_0/overflowReg_RNI6T7N[0]:Y.
NET Timer_2/timer_0/counterReg7_NE_9;  
  Timer_2/timer_0/overflowReg_RNICJJ42[15]:C, 
  Timer_2/timer_0/overflowReg_RNI608U[15]:Y.
NET Timer_2/timer_0/N_95_i;  
  Timer_2/timer_0/overflowReg_RNIQUTK2[29]:A, 
  Timer_2/timer_0/overflowReg_RNIGM4F[29]:Y.
NET Timer_2/timer_0/N_601;  
  Timer_2/timer_0/overflowReg_RNIQUTK2[29]:B, 
  Timer_2/timer_0/overflowReg_RNIGH8N[5]:Y.
NET Timer_2/timer_0/counterReg7_NE_7;  
  Timer_2/timer_0/overflowReg_RNIQUTK2[29]:C, 
  Timer_2/timer_0/overflowReg_RNIQMGE1[4]:Y.
NET Timer_2/timer_0/N_85_i;  
  Timer_2/timer_0/overflowReg_RNI2OK42[23]:A, 
  Timer_2/timer_0/overflowReg_RNI624F[24]:Y.
NET Timer_2/timer_0/N_110_i;  
  Timer_2/timer_0/overflowReg_RNI2OK42[23]:B, 
  Timer_2/timer_0/overflowReg_RNIMT8N[8]:Y.
NET Timer_2/timer_0/counterReg7_NE_3;  
  Timer_2/timer_0/overflowReg_RNI2OK42[23]:C, 
  Timer_2/timer_0/overflowReg_RNI6O7U[23]:Y.
NET Timer_2/timer_0/N_132_i;  
  Timer_2/timer_0/overflowReg_RNIMNJ42[30]:A, 
  Timer_2/timer_0/overflowReg_RNI2M3F[30]:Y.
NET Timer_2/timer_0/N_134_i;  
  Timer_2/timer_0/overflowReg_RNIMNJ42[30]:B, 
  Timer_2/timer_0/overflowReg_RNI4Q3F[31]:Y.
NET Timer_2/timer_0/counterReg7_NE_1;  
  Timer_2/timer_0/overflowReg_RNIMNJ42[30]:C, 
  Timer_2/timer_0/overflowReg_RNIG7C61[1]:Y.
NET Timer_2/timer_0/overflowReg[19];  
  Timer_2/timer_0/bus_read_data_RNO_3[19]:A, 
  Timer_2/timer_0/overflowReg_RNO_0[19]:A, 
  Timer_2/timer_0/overflowReg[19]:Q, 
  Timer_2/timer_0/overflowReg_RNIM09U[19]:B.
NET Timer_2/timer_0/N_130_i;  
  Timer_2/timer_0/overflowReg_RNIM09U[19]:C, 
  Timer_2/timer_0/overflowReg_RNIAE4F[18]:Y.
NET Timer_2/timer_0/overflowReg[10];  
  Timer_2/timer_0/overflowReg_RNO_0[10]:A, 
  Timer_2/timer_0/overflowReg[10]:Q, 
  Timer_2/timer_0/overflowReg_RNIIFC61[10]:B, 
  Timer_2/timer_0/bus_read_data_RNO_3[10]:A.
NET Timer_2/timer_0/N_112_i;  
  Timer_2/timer_0/overflowReg_RNIIFC61[10]:C, 
  Timer_2/timer_0/overflowReg_RNIO19N[9]:Y.
NET Timer_2/timer_0/overflowReg[13];  
  Timer_2/timer_0/overflowReg_RNO_0[13]:A, 
  Timer_2/timer_0/overflowReg[13]:Q, 
  Timer_2/timer_0/overflowReg_RNIUF7U[13]:B, 
  Timer_2/timer_0/bus_read_data_RNO_1[13]:A.
NET Timer_2/timer_0/N_118_i;  
  Timer_2/timer_0/overflowReg_RNIUF7U[13]:C, 
  Timer_2/timer_0/overflowReg_RNIUL3F[12]:Y.
NET Timer_2/timer_0/counterReg[15];  
  Timer_2/timer_0/overflowReg_RNI608U[15]:A, 
  Timer_2/timer_0/counterReg[15]:Q, 
  Timer_2/timer_0/counterReg_RNO_0[15]:C, 
  Timer_2/timer_0/compareReg_RNI1VDC[15]:B, 
  Timer_2/timer_0/counterReg_RNI2FDJ4[15]:C, 
  Timer_2/timer_0/counterReg_RNIFNCS[17]:A, 
  Timer_2/timer_0/bus_read_data_RNO[15]:A.
NET Timer_2/timer_0/overflowReg[15];  
  Timer_2/timer_0/overflowReg_RNO_0[15]:A, 
  Timer_2/timer_0/overflowReg[15]:Q, 
  Timer_2/timer_0/overflowReg_RNI608U[15]:B, 
  Timer_2/timer_0/bus_read_data_RNO_3[15]:A.
NET Timer_2/timer_0/N_122_i;  
  Timer_2/timer_0/overflowReg_RNI608U[15]:C, 
  Timer_2/timer_0/overflowReg_RNI2U3F[14]:Y.
NET Timer_2/timer_0/counterReg[4];  
  Timer_2/timer_0/counterReg_RNO[4]:A, 
  Timer_2/timer_0/counterReg_RNIQHAD1[4]:A, 
  Timer_2/timer_0/counterReg[4]:Q, 
  Timer_2/timer_0/compareReg_RNITBJA[4]:B, 
  Timer_2/timer_0/counterReg_RNI974I[4]:A, 
  Timer_2/timer_0/overflowReg_RNIQMGE1[4]:A, 
  Timer_2/timer_0/bus_read_data_RNO[4]:A.
NET Timer_2/timer_0/overflowReg[4];  
  Timer_2/timer_0/bus_read_data_RNO_3[4]:A, 
  Timer_2/timer_0/overflowReg[4]:Q, 
  Timer_2/timer_0/overflowReg_RNO_0[4]:A, 
  Timer_2/timer_0/overflowReg_RNIQMGE1[4]:B.
NET Timer_2/timer_0/N_73_i;  
  Timer_2/timer_0/overflowReg_RNIQMGE1[4]:C, 
  Timer_2/timer_0/overflowReg_RNIC98N[3]:Y.
NET Timer_2/timer_0/counterReg[6];  
  Timer_2/timer_0/counterReg_RNO[6]:A, 
  Timer_2/timer_0/compareReg_RNI1CJA[6]:B, 
  Timer_2/timer_0/counterReg_RNI5PEV1[6]:A, 
  Timer_2/timer_0/bus_read_data_RNO[6]:A, 
  Timer_2/timer_0/overflowReg_RNISQGE1[6]:A, 
  Timer_2/timer_0/counterReg_RNI5B6R[8]:C, 
  Timer_2/timer_0/counterReg[6]:Q.
NET Timer_2/timer_0/overflowReg[6];  
  Timer_2/timer_0/overflowReg_RNO_0[6]:A, 
  Timer_2/timer_0/bus_read_data_RNO_3[6]:A, 
  Timer_2/timer_0/overflowReg[6]:Q, 
  Timer_2/timer_0/overflowReg_RNISQGE1[6]:B.
NET Timer_2/timer_0/N_71_i;  
  Timer_2/timer_0/overflowReg_RNISQGE1[6]:C, 
  Timer_2/timer_0/overflowReg_RNIA58N[2]:Y.
NET Timer_2/timer_0/counterReg[17];  
  Timer_2/timer_0/overflowReg_RNIS3D61[17]:A, 
  Timer_2/timer_0/counterReg_RNO_0[17]:C, 
  Timer_2/timer_0/bus_read_data_RNO[17]:A, 
  Timer_2/timer_0/compareReg_RNI5FEC[17]:B, 
  Timer_2/timer_0/counterReg[17]:Q, 
  Timer_2/timer_0/counterReg_RNIFNCS[17]:B.
NET Timer_2/timer_0/overflowReg[17];  
  Timer_2/timer_0/bus_read_data_RNO_3[17]:A, 
  Timer_2/timer_0/overflowReg[17]:Q, 
  Timer_2/timer_0/overflowReg_RNIS3D61[17]:B, 
  Timer_2/timer_0/overflowReg_RNO_0[17]:A.
NET Timer_2/timer_0/N_605;  
  Timer_2/timer_0/overflowReg_RNIS3D61[17]:C, 
  Timer_2/timer_0/overflowReg_RNIKP8N[7]:Y.
NET Timer_2/timer_0/counterReg[23];  
  Timer_2/timer_0/overflowReg_RNI6O7U[23]:A, 
  Timer_2/timer_0/compareReg_RNIVEDC[23]:B, 
  Timer_2/timer_0/counterReg_RNO[23]:A, 
  Timer_2/timer_0/counterReg[23]:Q, 
  Timer_2/timer_0/counterReg_RNI9ETI[22]:A, 
  Timer_2/timer_0/counterReg_RNII85V6[23]:B, 
  Timer_2/timer_0/bus_read_data_RNO[23]:A.
NET Timer_2/timer_0/overflowReg[23];  
  Timer_2/timer_0/bus_read_data_RNO_1[23]:A, 
  Timer_2/timer_0/overflowReg_RNI6O7U[23]:B, 
  Timer_2/timer_0/overflowReg[23]:Q, 
  Timer_2/timer_0/overflowReg_RNO_0[23]:A.
NET Timer_2/timer_0/N_81_i;  
  Timer_2/timer_0/overflowReg_RNI6O7U[23]:C, 
  Timer_2/timer_0/overflowReg_RNI2Q3F[22]:Y.
NET Timer_2/timer_0/overflowReg[1];  
  Timer_2/timer_0/overflowReg_RNO_0[1]:A, 
  Timer_2/timer_0/overflowReg_RNIG7C61[1]:B, 
  Timer_2/timer_0/bus_read_data_RNO_2[1]:A, 
  Timer_2/timer_0/overflowReg[1]:Q.
NET Timer_2/timer_0/N_87_i;  
  Timer_2/timer_0/overflowReg_RNIG7C61[1]:C, 
  Timer_2/timer_0/overflowReg_RNI864F[25]:Y.
NET Timer_2/timer_0/counterReg_n8_i_o2_0_m4_0_a2_4;  
  Timer_2/timer_0/counterReg_RNIK0JH2[2]:A, 
  Timer_2/timer_0/counterReg_RNIEE841[2]:Y.
NET Timer_2/timer_0/counterReg[2];  
  Timer_2/timer_0/counterReg_RNO[2]:A, 
  Timer_2/timer_0/compareReg_RNIPBJA[2]:B, 
  Timer_2/timer_0/counterReg[2]:Q, 
  Timer_2/timer_0/bus_read_data_RNO[2]:A, 
  Timer_2/timer_0/counterReg_RNIEE841[2]:B, 
  Timer_2/timer_0/overflowReg_RNIA58N[2]:B, 
  Timer_2/timer_0/counterReg_RNIJA6R[2]:A.
NET Timer_2/timer_0/counterReg_n8_i_o2_0_m4_0_a2_2;  
  Timer_2/timer_0/counterReg_RNIEE841[2]:C, 
  Timer_2/timer_0/counterReg_RNI974I[4]:Y.
NET Timer_2/timer_0/counterReg_n8_i_o2_0_m4_0_a2_3;  
  Timer_2/timer_0/counterReg_RNIK0JH2[2]:B, 
  Timer_2/timer_0/counterReg_RNI5B6R[8]:Y.
NET Timer_2/timer_0/counterReg[7];  
  Timer_2/timer_0/counterReg_RNO_0[8]:A, 
  Timer_2/timer_0/counterReg[7]:Q, 
  Timer_2/timer_0/overflowReg_RNIKP8N[7]:B, 
  Timer_2/timer_0/compareReg_RNI3CJA[7]:B, 
  Timer_2/timer_0/counterReg_RNO[7]:A, 
  Timer_2/timer_0/counterReg_RNI5B6R[8]:A, 
  Timer_2/timer_0/bus_read_data_RNO[7]:A.
NET Timer_2/timer_0/counterReg[5];  
  Timer_2/timer_0/bus_read_data_RNO[5]:A, 
  Timer_2/timer_0/counterReg_RNIFLCM1[5]:A, 
  Timer_2/timer_0/overflowReg_RNIGH8N[5]:B, 
  Timer_2/timer_0/compareReg_RNIVBJA[5]:B, 
  Timer_2/timer_0/counterReg[5]:Q, 
  Timer_2/timer_0/counterReg_RNI974I[4]:B, 
  Timer_2/timer_0/counterReg_RNO[5]:A.
NET Timer_2/timer_0/counterReg_n18_0_o2_m6_0_a2_4_3;  
  Timer_2/timer_0/counterReg_RNITSOK2[14]:A, 
  Timer_2/timer_0/counterReg_RNIRKGI[11]:Y.
NET Timer_2/timer_0/counterReg_n18_0_o2_m6_0_a2_4_4;  
  Timer_2/timer_0/counterReg_RNITSOK2[14]:B, 
  Timer_2/timer_0/counterReg_RNIFNCS[17]:Y.
NET Timer_2/timer_0/counterReg_n18_0_o2_m6_0_a2_4_5;  
  Timer_2/timer_0/counterReg_RNITSOK2[14]:C, 
  Timer_2/timer_0/counterReg_RNIJGR51[14]:Y.
NET Timer_2/timer_0/counterReg_n18_0_o2_m6_0_a2_4_2;  
  Timer_2/timer_0/counterReg_RNIJGR51[14]:C, 
  Timer_2/timer_0/counterReg_RNI7ETI[12]:Y.
NET Timer_2/timer_0/bus_read_data_10_iv_0_1[0];  
  Timer_2/timer_0/bus_read_data_RNO[0]:C, 
  Timer_2/timer_0/bus_read_data_RNO_2[0]:Y.
NET Timer_2/timer_0/overflowReg[0];  
  Timer_2/timer_0/overflowReg_RNO_0[0]:A, 
  Timer_2/timer_0/overflowReg[0]:Q, 
  Timer_2/timer_0/bus_read_data_RNO_2[0]:A, 
  Timer_2/timer_0/overflowReg_RNI6T7N[0]:A.
NET Timer_2/timer_0/N_428;  
  Timer_2/timer_0/bus_read_data_RNO_2[0]:C, 
  Timer_2/timer_0/bus_read_data_RNO_4[0]:Y.
NET Timer_2/timer_0/bus_read_data_10_iv_0_0[0];  
  Timer_2/timer_0/bus_read_data_RNO[0]:B, 
  Timer_2/timer_0/bus_read_data_RNO_1[0]:Y.
NET Timer_2/timer_0/interrupt_status[0];  
  Timer_2/timer_0/bus_read_data_RNO_1[0]:A, 
  Timer_2/timer_0/interrupt_status[0]:Q, 
  Timer_2/timer_0/interrupt_status_RNO_0[0]:B, 
  Timer_2/timer_0/interrupt_status_RNO_1[0]:B.
NET Timer_2/timer_0/N_426;  
  Timer_2/timer_0/bus_read_data_RNO_1[0]:C, 
  Timer_2/timer_0/bus_read_data_RNO_3[0]:Y.
NET Timer_2/timer_0/counterReg_n25_i_o5_m5_0_a2_3_4;  
  Timer_2/timer_0/counterReg_RNIE9NB2[25]:C, 
  Timer_2/timer_0/counterReg_RNIMCR51[25]:Y.
NET Timer_2/timer_0/counterReg[25];  
  Timer_2/timer_0/bus_read_data_RNO_0[25]:A, 
  Timer_2/timer_0/overflowReg_RNI864F[25]:B, 
  Timer_2/timer_0/counterReg_RNIMCR51[25]:B, 
  Timer_2/timer_0/compareReg_RNI3VDC[25]:B, 
  Timer_2/timer_0/counterReg_RNO_0[25]:C, 
  Timer_2/timer_0/counterReg[25]:Q.
NET Timer_2/timer_0/counterReg_n25_i_o5_m5_0_a2_3_1;  
  Timer_2/timer_0/counterReg_RNIMCR51[25]:C, 
  Timer_2/timer_0/counterReg_RNI9ETI[22]:Y.
NET Timer_2/timer_0/bus_read_data_10_iv_0_1[1];  
  Timer_2/timer_0/bus_read_data_RNO[1]:C, 
  Timer_2/timer_0/bus_read_data_RNO_2[1]:Y.
NET Timer_2/timer_0/N_423;  
  Timer_2/timer_0/bus_read_data_RNO_2[1]:C, 
  Timer_2/timer_0/bus_read_data_RNO_4[1]:Y.
NET Timer_2/timer_0/bus_read_data_10_iv_0_0[1];  
  Timer_2/timer_0/bus_read_data_RNO[1]:A, 
  Timer_2/timer_0/bus_read_data_RNO_0[1]:Y.
NET Timer_2/timer_0/interrupt_status[1];  
  Timer_2/timer_0/bus_read_data_RNO_0[1]:A, 
  Timer_2/timer_0/interrupt_status_RNO_0[1]:B, 
  Timer_2/timer_0/interrupt_status[1]:Q, 
  Timer_2/timer_0/interrupt_status_RNO_1[1]:A.
NET Timer_2/timer_0/N_421;  
  Timer_2/timer_0/bus_read_data_RNO_0[1]:C, 
  Timer_2/timer_0/bus_read_data_RNO_3[1]:Y.
NET Timer_2/timer_0/bus_read_data_10_iv_1[18];  
  Timer_2/timer_0/bus_read_data_RNO[18]:C, 
  Timer_2/timer_0/bus_read_data_RNO_0[18]:Y.
NET Timer_2/timer_0/compareReg_m[18];  
  Timer_2/timer_0/bus_read_data_RNO_0[18]:A, 
  Timer_2/timer_0/bus_read_data_RNO_1[18]:Y.
NET Timer_2/timer_0/controlReg_m[18];  
  Timer_2/timer_0/bus_read_data_RNO_0[18]:B, 
  Timer_2/timer_0/bus_read_data_RNO_2[18]:Y.
NET Timer_2/timer_0/overflowReg_m[18];  
  Timer_2/timer_0/bus_read_data_RNO_0[18]:C, 
  Timer_2/timer_0/bus_read_data_RNO_3[18]:Y.
NET Timer_2/timer_0/bus_read_data_10_iv_1[19];  
  Timer_2/timer_0/bus_read_data_RNO[19]:C, 
  Timer_2/timer_0/bus_read_data_RNO_0[19]:Y.
NET Timer_2/timer_0/compareReg_m[19];  
  Timer_2/timer_0/bus_read_data_RNO_0[19]:A, 
  Timer_2/timer_0/bus_read_data_RNO_1[19]:Y.
NET Timer_2/timer_0/controlReg_m[19];  
  Timer_2/timer_0/bus_read_data_RNO_0[19]:B, 
  Timer_2/timer_0/bus_read_data_RNO_2[19]:Y.
NET Timer_2/timer_0/overflowReg_m[19];  
  Timer_2/timer_0/bus_read_data_RNO_0[19]:C, 
  Timer_2/timer_0/bus_read_data_RNO_3[19]:Y.
NET Timer_2/timer_0/bus_read_data_10_iv_1[27];  
  Timer_2/timer_0/bus_read_data_RNO[27]:C, 
  Timer_2/timer_0/bus_read_data_RNO_0[27]:Y.
NET Timer_2/timer_0/compareReg_m[27];  
  Timer_2/timer_0/bus_read_data_RNO_0[27]:A, 
  Timer_2/timer_0/bus_read_data_RNO_1[27]:Y.
NET Timer_2/timer_0/controlReg_m[27];  
  Timer_2/timer_0/bus_read_data_RNO_0[27]:B, 
  Timer_2/timer_0/bus_read_data_RNO_2[27]:Y.
NET Timer_2/timer_0/overflowReg_m[27];  
  Timer_2/timer_0/bus_read_data_RNO_0[27]:C, 
  Timer_2/timer_0/bus_read_data_RNO_3[27]:Y.
NET Timer_2/timer_0/bus_read_data_10_iv_0[9];  
  Timer_2/timer_0/bus_read_data_RNO[9]:A, 
  Timer_2/timer_0/bus_read_data_RNO_0[9]:Y.
NET Timer_2/timer_0/controlReg[9];  
  Timer_2/timer_0/bus_read_data_RNO_0[9]:A, 
  Timer_2/timer_0/controlReg_RNO_0[9]:B, 
  Timer_2/timer_0/controlReg[9]:Q.
NET Timer_2/timer_0/compareReg_m[9];  
  Timer_2/timer_0/bus_read_data_RNO_0[9]:C, 
  Timer_2/timer_0/bus_read_data_RNO_3[9]:Y.
NET Timer_2/timer_0/bus_read_data_10_iv_1[26];  
  Timer_2/timer_0/bus_read_data_RNO[26]:C, 
  Timer_2/timer_0/bus_read_data_RNO_0[26]:Y.
NET Timer_2/timer_0/compareReg_m[26];  
  Timer_2/timer_0/bus_read_data_RNO_0[26]:A, 
  Timer_2/timer_0/bus_read_data_RNO_1[26]:Y.
NET Timer_2/timer_0/controlReg_m[26];  
  Timer_2/timer_0/bus_read_data_RNO_0[26]:B, 
  Timer_2/timer_0/bus_read_data_RNO_2[26]:Y.
NET Timer_2/timer_0/overflowReg_m[26];  
  Timer_2/timer_0/bus_read_data_RNO_0[26]:C, 
  Timer_2/timer_0/bus_read_data_RNO_3[26]:Y.
NET Timer_2/timer_0/bus_read_data_10_iv_1[10];  
  Timer_2/timer_0/bus_read_data_RNO[10]:C, 
  Timer_2/timer_0/bus_read_data_RNO_0[10]:Y.
NET Timer_2/timer_0/compareReg_m[10];  
  Timer_2/timer_0/bus_read_data_RNO_0[10]:A, 
  Timer_2/timer_0/bus_read_data_RNO_1[10]:Y.
NET Timer_2/timer_0/controlReg_m[10];  
  Timer_2/timer_0/bus_read_data_RNO_0[10]:B, 
  Timer_2/timer_0/bus_read_data_RNO_2[10]:Y.
NET Timer_2/timer_0/overflowReg_m[10];  
  Timer_2/timer_0/bus_read_data_RNO_0[10]:C, 
  Timer_2/timer_0/bus_read_data_RNO_3[10]:Y.
NET Timer_2/timer_0/bus_read_data_10_iv_1[13];  
  Timer_2/timer_0/bus_read_data_RNO[13]:C, 
  Timer_2/timer_0/bus_read_data_RNO_0[13]:Y.
NET Timer_2/timer_0/overflowReg_m[13];  
  Timer_2/timer_0/bus_read_data_RNO_0[13]:A, 
  Timer_2/timer_0/bus_read_data_RNO_1[13]:Y.
NET Timer_2/timer_0/controlReg_m[13];  
  Timer_2/timer_0/bus_read_data_RNO_0[13]:B, 
  Timer_2/timer_0/bus_read_data_RNO_2[13]:Y.
NET Timer_2/timer_0/compareReg_m[13];  
  Timer_2/timer_0/bus_read_data_RNO_0[13]:C, 
  Timer_2/timer_0/bus_read_data_RNO_3[13]:Y.
NET Timer_2/timer_0/bus_read_data_10_iv_1[28];  
  Timer_2/timer_0/bus_read_data_RNO[28]:C, 
  Timer_2/timer_0/bus_read_data_RNO_0[28]:Y.
NET Timer_2/timer_0/compareReg_m[28];  
  Timer_2/timer_0/bus_read_data_RNO_0[28]:A, 
  Timer_2/timer_0/bus_read_data_RNO_1[28]:Y.
NET Timer_2/timer_0/controlReg_m[28];  
  Timer_2/timer_0/bus_read_data_RNO_0[28]:B, 
  Timer_2/timer_0/bus_read_data_RNO_2[28]:Y.
NET Timer_2/timer_0/overflowReg_m[28];  
  Timer_2/timer_0/bus_read_data_RNO_0[28]:C, 
  Timer_2/timer_0/bus_read_data_RNO_3[28]:Y.
NET Timer_2/timer_0/bus_read_data_10_iv_1[12];  
  Timer_2/timer_0/bus_read_data_RNO[12]:C, 
  Timer_2/timer_0/bus_read_data_RNO_0[12]:Y.
NET Timer_2/timer_0/compareReg_m[12];  
  Timer_2/timer_0/bus_read_data_RNO_0[12]:A, 
  Timer_2/timer_0/bus_read_data_RNO_1[12]:Y.
NET Timer_2/timer_0/controlReg_m[12];  
  Timer_2/timer_0/bus_read_data_RNO_0[12]:B, 
  Timer_2/timer_0/bus_read_data_RNO_2[12]:Y.
NET Timer_2/timer_0/overflowReg_m[12];  
  Timer_2/timer_0/bus_read_data_RNO_0[12]:C, 
  Timer_2/timer_0/bus_read_data_RNO_3[12]:Y.
NET Timer_2/timer_0/bus_read_data_10_iv_1[20];  
  Timer_2/timer_0/bus_read_data_RNO[20]:C, 
  Timer_2/timer_0/bus_read_data_RNO_0[20]:Y.
NET Timer_2/timer_0/compareReg_m[20];  
  Timer_2/timer_0/bus_read_data_RNO_0[20]:A, 
  Timer_2/timer_0/bus_read_data_RNO_1[20]:Y.
NET Timer_2/timer_0/controlReg_m[20];  
  Timer_2/timer_0/bus_read_data_RNO_0[20]:B, 
  Timer_2/timer_0/bus_read_data_RNO_2[20]:Y.
NET Timer_2/timer_0/overflowReg_m[20];  
  Timer_2/timer_0/bus_read_data_RNO_0[20]:C, 
  Timer_2/timer_0/bus_read_data_RNO_3[20]:Y.
NET Timer_2/timer_0/bus_read_data_10_iv_1[11];  
  Timer_2/timer_0/bus_read_data_RNO[11]:C, 
  Timer_2/timer_0/bus_read_data_RNO_0[11]:Y.
NET Timer_2/timer_0/compareReg_m[11];  
  Timer_2/timer_0/bus_read_data_RNO_0[11]:A, 
  Timer_2/timer_0/bus_read_data_RNO_1[11]:Y.
NET Timer_2/timer_0/controlReg_m[11];  
  Timer_2/timer_0/bus_read_data_RNO_0[11]:B, 
  Timer_2/timer_0/bus_read_data_RNO_2[11]:Y.
NET Timer_2/timer_0/overflowReg_m[11];  
  Timer_2/timer_0/bus_read_data_RNO_0[11]:C, 
  Timer_2/timer_0/bus_read_data_RNO_3[11]:Y.
NET Timer_2/timer_0/bus_read_data_10_iv_1[21];  
  Timer_2/timer_0/bus_read_data_RNO[21]:C, 
  Timer_2/timer_0/bus_read_data_RNO_0[21]:Y.
NET Timer_2/timer_0/compareReg_m[21];  
  Timer_2/timer_0/bus_read_data_RNO_0[21]:A, 
  Timer_2/timer_0/bus_read_data_RNO_1[21]:Y.
NET Timer_2/timer_0/controlReg_m[21];  
  Timer_2/timer_0/bus_read_data_RNO_0[21]:B, 
  Timer_2/timer_0/bus_read_data_RNO_2[21]:Y.
NET Timer_2/timer_0/overflowReg_m[21];  
  Timer_2/timer_0/bus_read_data_RNO_0[21]:C, 
  Timer_2/timer_0/bus_read_data_RNO_3[21]:Y.
NET Timer_2/timer_0/bus_read_data_10_iv_1[15];  
  Timer_2/timer_0/bus_read_data_RNO[15]:C, 
  Timer_2/timer_0/bus_read_data_RNO_0[15]:Y.
NET Timer_2/timer_0/compareReg_m[15];  
  Timer_2/timer_0/bus_read_data_RNO_0[15]:A, 
  Timer_2/timer_0/bus_read_data_RNO_1[15]:Y.
NET Timer_2/timer_0/controlReg_m[15];  
  Timer_2/timer_0/bus_read_data_RNO_0[15]:B, 
  Timer_2/timer_0/bus_read_data_RNO_2[15]:Y.
NET Timer_2/timer_0/overflowReg_m[15];  
  Timer_2/timer_0/bus_read_data_RNO_0[15]:C, 
  Timer_2/timer_0/bus_read_data_RNO_3[15]:Y.
NET Timer_2/timer_0/bus_read_data_10_iv_1[16];  
  Timer_2/timer_0/bus_read_data_RNO[16]:C, 
  Timer_2/timer_0/bus_read_data_RNO_0[16]:Y.
NET Timer_2/timer_0/overflowReg_m[16];  
  Timer_2/timer_0/bus_read_data_RNO_0[16]:A, 
  Timer_2/timer_0/bus_read_data_RNO_1[16]:Y.
NET Timer_2/timer_0/controlReg_m[16];  
  Timer_2/timer_0/bus_read_data_RNO_0[16]:B, 
  Timer_2/timer_0/bus_read_data_RNO_2[16]:Y.
NET Timer_2/timer_0/compareReg_m[16];  
  Timer_2/timer_0/bus_read_data_RNO_0[16]:C, 
  Timer_2/timer_0/bus_read_data_RNO_3[16]:Y.
NET Timer_2/timer_0/bus_read_data_10_iv_1[14];  
  Timer_2/timer_0/bus_read_data_RNO[14]:C, 
  Timer_2/timer_0/bus_read_data_RNO_0[14]:Y.
NET Timer_2/timer_0/compareReg_m[14];  
  Timer_2/timer_0/bus_read_data_RNO_0[14]:A, 
  Timer_2/timer_0/bus_read_data_RNO_1[14]:Y.
NET Timer_2/timer_0/controlReg_m[14];  
  Timer_2/timer_0/bus_read_data_RNO_0[14]:B, 
  Timer_2/timer_0/bus_read_data_RNO_2[14]:Y.
NET Timer_2/timer_0/overflowReg_m[14];  
  Timer_2/timer_0/bus_read_data_RNO_0[14]:C, 
  Timer_2/timer_0/bus_read_data_RNO_3[14]:Y.
NET Timer_2/timer_0/bus_read_data_10_iv_1[24];  
  Timer_2/timer_0/bus_read_data_RNO[24]:C, 
  Timer_2/timer_0/bus_read_data_RNO_0[24]:Y.
NET Timer_2/timer_0/compareReg_m[24];  
  Timer_2/timer_0/bus_read_data_RNO_0[24]:A, 
  Timer_2/timer_0/bus_read_data_RNO_1[24]:Y.
NET Timer_2/timer_0/controlReg_m[24];  
  Timer_2/timer_0/bus_read_data_RNO_0[24]:B, 
  Timer_2/timer_0/bus_read_data_RNO_2[24]:Y.
NET Timer_2/timer_0/overflowReg_m[24];  
  Timer_2/timer_0/bus_read_data_RNO_0[24]:C, 
  Timer_2/timer_0/bus_read_data_RNO_3[24]:Y.
NET Timer_2/timer_0/bus_read_data_10_iv_0_1[2];  
  Timer_2/timer_0/bus_read_data_RNO[2]:C, 
  Timer_2/timer_0/bus_read_data_RNO_0[2]:Y.
NET Timer_2/timer_0/N_595;  
  Timer_2/timer_0/bus_read_data_RNO_0[2]:A, 
  Timer_2/timer_0/bus_read_data_RNO_1[2]:Y.
NET Timer_2/timer_0/N_596;  
  Timer_2/timer_0/bus_read_data_RNO_0[2]:B, 
  Timer_2/timer_0/bus_read_data_RNO_2[2]:Y.
NET Timer_2/timer_0/N_593;  
  Timer_2/timer_0/bus_read_data_RNO_0[2]:C, 
  Timer_2/timer_0/bus_read_data_RNO_3[2]:Y.
NET Timer_2/timer_0/bus_read_data_10_iv_1[7];  
  Timer_2/timer_0/bus_read_data_RNO[7]:C, 
  Timer_2/timer_0/bus_read_data_RNO_0[7]:Y.
NET Timer_2/timer_0/compareReg_m[7];  
  Timer_2/timer_0/bus_read_data_RNO_0[7]:A, 
  Timer_2/timer_0/bus_read_data_RNO_1[7]:Y.
NET Timer_2/timer_0/controlReg_m[7];  
  Timer_2/timer_0/bus_read_data_RNO_0[7]:B, 
  Timer_2/timer_0/bus_read_data_RNO_2[7]:Y.
NET Timer_2/timer_0/overflowReg_m[7];  
  Timer_2/timer_0/bus_read_data_RNO_0[7]:C, 
  Timer_2/timer_0/bus_read_data_RNO_3[7]:Y.
NET Timer_2/timer_0/bus_read_data_10_iv_0_1[23];  
  Timer_2/timer_0/bus_read_data_RNO[23]:C, 
  Timer_2/timer_0/bus_read_data_RNO_0[23]:Y.
NET Timer_2/timer_0/N_474;  
  Timer_2/timer_0/bus_read_data_RNO_0[23]:A, 
  Timer_2/timer_0/bus_read_data_RNO_1[23]:Y.
NET Timer_2/timer_0/controlReg_m[23];  
  Timer_2/timer_0/bus_read_data_RNO_0[23]:B, 
  Timer_2/timer_0/bus_read_data_RNO_2[23]:Y.
NET Timer_2/timer_0/N_473;  
  Timer_2/timer_0/bus_read_data_RNO_0[23]:C, 
  Timer_2/timer_0/bus_read_data_RNO_3[23]:Y.
NET Timer_2/timer_0/bus_read_data_10_iv_0_1[4];  
  Timer_2/timer_0/bus_read_data_RNO[4]:C, 
  Timer_2/timer_0/bus_read_data_RNO_0[4]:Y.
NET Timer_2/timer_0/N_587;  
  Timer_2/timer_0/bus_read_data_RNO_0[4]:A, 
  Timer_2/timer_0/bus_read_data_RNO_1[4]:Y.
NET Timer_2/timer_0/N_588;  
  Timer_2/timer_0/bus_read_data_RNO_0[4]:B, 
  Timer_2/timer_0/bus_read_data_RNO_2[4]:Y.
NET Timer_2/timer_0/N_585;  
  Timer_2/timer_0/bus_read_data_RNO_0[4]:C, 
  Timer_2/timer_0/bus_read_data_RNO_3[4]:Y.
NET Timer_2/timer_0/bus_read_data_10_iv_0_1[3];  
  Timer_2/timer_0/bus_read_data_RNO[3]:C, 
  Timer_2/timer_0/bus_read_data_RNO_0[3]:Y.
NET Timer_2/timer_0/N_591;  
  Timer_2/timer_0/bus_read_data_RNO_0[3]:A, 
  Timer_2/timer_0/bus_read_data_RNO_1[3]:Y.
NET Timer_2/timer_0/N_592;  
  Timer_2/timer_0/bus_read_data_RNO_0[3]:B, 
  Timer_2/timer_0/bus_read_data_RNO_2[3]:Y.
NET Timer_2/timer_0/N_589;  
  Timer_2/timer_0/bus_read_data_RNO_0[3]:C, 
  Timer_2/timer_0/bus_read_data_RNO_3[3]:Y.
NET Timer_2/timer_0/bus_read_data_10_iv_0_1[6];  
  Timer_2/timer_0/bus_read_data_RNO[6]:C, 
  Timer_2/timer_0/bus_read_data_RNO_0[6]:Y.
NET Timer_2/timer_0/N_579;  
  Timer_2/timer_0/bus_read_data_RNO_0[6]:A, 
  Timer_2/timer_0/bus_read_data_RNO_1[6]:Y.
NET Timer_2/timer_0/N_580;  
  Timer_2/timer_0/bus_read_data_RNO_0[6]:B, 
  Timer_2/timer_0/bus_read_data_RNO_2[6]:Y.
NET Timer_2/timer_0/N_577;  
  Timer_2/timer_0/bus_read_data_RNO_0[6]:C, 
  Timer_2/timer_0/bus_read_data_RNO_3[6]:Y.
NET Timer_2/timer_0/bus_read_data_10_iv_1[29];  
  Timer_2/timer_0/bus_read_data_RNO[29]:C, 
  Timer_2/timer_0/bus_read_data_RNO_0[29]:Y.
NET Timer_2/timer_0/compareReg_m[29];  
  Timer_2/timer_0/bus_read_data_RNO_0[29]:A, 
  Timer_2/timer_0/bus_read_data_RNO_1[29]:Y.
NET Timer_2/timer_0/controlReg_m[29];  
  Timer_2/timer_0/bus_read_data_RNO_0[29]:B, 
  Timer_2/timer_0/bus_read_data_RNO_2[29]:Y.
NET Timer_2/timer_0/overflowReg_m[29];  
  Timer_2/timer_0/bus_read_data_RNO_0[29]:C, 
  Timer_2/timer_0/bus_read_data_RNO_3[29]:Y.
NET Timer_2/timer_0/bus_read_data_10_iv_0_1[5];  
  Timer_2/timer_0/bus_read_data_RNO[5]:C, 
  Timer_2/timer_0/bus_read_data_RNO_0[5]:Y.
NET Timer_2/timer_0/N_583;  
  Timer_2/timer_0/bus_read_data_RNO_0[5]:A, 
  Timer_2/timer_0/bus_read_data_RNO_1[5]:Y.
NET Timer_2/timer_0/N_584;  
  Timer_2/timer_0/bus_read_data_RNO_0[5]:B, 
  Timer_2/timer_0/bus_read_data_RNO_2[5]:Y.
NET Timer_2/timer_0/N_581;  
  Timer_2/timer_0/bus_read_data_RNO_0[5]:C, 
  Timer_2/timer_0/bus_read_data_RNO_3[5]:Y.
NET Timer_2/timer_0/bus_read_data_10_iv_1[17];  
  Timer_2/timer_0/bus_read_data_RNO[17]:C, 
  Timer_2/timer_0/bus_read_data_RNO_0[17]:Y.
NET Timer_2/timer_0/compareReg_m[17];  
  Timer_2/timer_0/bus_read_data_RNO_0[17]:A, 
  Timer_2/timer_0/bus_read_data_RNO_1[17]:Y.
NET Timer_2/timer_0/controlReg_m[17];  
  Timer_2/timer_0/bus_read_data_RNO_0[17]:B, 
  Timer_2/timer_0/bus_read_data_RNO_2[17]:Y.
NET Timer_2/timer_0/overflowReg_m[17];  
  Timer_2/timer_0/bus_read_data_RNO_0[17]:C, 
  Timer_2/timer_0/bus_read_data_RNO_3[17]:Y.
NET Timer_2/timer_0/bus_read_data_10_iv_1[22];  
  Timer_2/timer_0/bus_read_data_RNO[22]:C, 
  Timer_2/timer_0/bus_read_data_RNO_0[22]:Y.
NET Timer_2/timer_0/compareReg_m[22];  
  Timer_2/timer_0/bus_read_data_RNO_0[22]:A, 
  Timer_2/timer_0/bus_read_data_RNO_1[22]:Y.
NET Timer_2/timer_0/controlReg_m[22];  
  Timer_2/timer_0/bus_read_data_RNO_0[22]:B, 
  Timer_2/timer_0/bus_read_data_RNO_2[22]:Y.
NET Timer_2/timer_0/overflowReg_m[22];  
  Timer_2/timer_0/bus_read_data_RNO_0[22]:C, 
  Timer_2/timer_0/bus_read_data_RNO_3[22]:Y.
NET Timer_2/timer_0/bus_read_data_10_iv_0[8];  
  Timer_2/timer_0/bus_read_data_RNO[8]:C, 
  Timer_2/timer_0/bus_read_data_RNO_2[8]:Y.
NET Timer_2/timer_0/controlReg[8];  
  Timer_2/timer_0/bus_read_data_RNO_2[8]:A, 
  Timer_2/timer_0/controlReg_RNO_0[8]:B, 
  Timer_2/timer_0/controlReg[8]:Q.
NET Timer_2/timer_0/compareReg_m[8];  
  Timer_2/timer_0/bus_read_data_RNO_2[8]:C, 
  Timer_2/timer_0/bus_read_data_RNO_3[8]:Y.
NET Timer_2/timer_0/bus_read_data_10_iv_0[25];  
  Timer_2/timer_0/bus_read_data_RNO[25]:C, 
  Timer_2/timer_0/bus_read_data_RNO_2[25]:Y.
NET Timer_2/timer_0/controlReg[25];  
  Timer_2/timer_0/bus_read_data_RNO_2[25]:A, 
  Timer_2/timer_0/controlReg[25]:Q, 
  Timer_2/timer_0/controlReg_RNO_0[25]:B.
NET Timer_2/timer_0/compareReg_m[25];  
  Timer_2/timer_0/bus_read_data_RNO_2[25]:C, 
  Timer_2/timer_0/bus_read_data_RNO_3[25]:Y.
NET Timer_2/timer_0/bus_read_data_10_iv_0[30];  
  Timer_2/timer_0/bus_read_data_RNO[30]:C, 
  Timer_2/timer_0/bus_read_data_RNO_2[30]:Y.
NET Timer_2/timer_0/controlReg[30];  
  Timer_2/timer_0/bus_read_data_RNO_2[30]:A, 
  Timer_2/timer_0/controlReg_RNO_0[30]:B, 
  Timer_2/timer_0/controlReg[30]:Q.
NET Timer_2/timer_0/compareReg_m[30];  
  Timer_2/timer_0/bus_read_data_RNO_2[30]:C, 
  Timer_2/timer_0/bus_read_data_RNO_3[30]:Y.
NET Timer_2/timer_0/bus_read_data_10_iv_0[31];  
  Timer_2/timer_0/bus_read_data_RNO[31]:C, 
  Timer_2/timer_0/bus_read_data_RNO_2[31]:Y.
NET Timer_2/timer_0/controlReg[31];  
  Timer_2/timer_0/bus_read_data_RNO_2[31]:A, 
  Timer_2/timer_0/controlReg_RNO_0[31]:B, 
  Timer_2/timer_0/controlReg[31]:Q.
NET Timer_2/timer_0/compareReg_m[31];  
  Timer_2/timer_0/bus_read_data_RNO_2[31]:C, 
  Timer_2/timer_0/bus_read_data_RNO_3[31]:Y.
NET Timer_2/timer_0/N_450;  Timer_2/timer_0/counterReg_RNO[28]:A, 
  Timer_2/timer_0/counterReg_RNO_0[28]:Y.
NET Timer_2/timer_0/N_448_i;  Timer_2/timer_0/counterReg_RNO[26]:
  B, Timer_2/timer_0/counterReg_RNO[25]:B, 
  Timer_2/timer_0/counterReg_RNO_0[27]:B, 
  Timer_2/timer_0/counterReg_RNIV63I7[25]:Y, 
  Timer_2/timer_0/counterReg_RNO_0[28]:C.
NET Timer_2/timer_0/counterReg_n20_i_244_N_7;  
  Timer_2/timer_0/counterReg_RNO[20]:B, 
  Timer_2/timer_0/counterReg_RNO_0[20]:Y.
NET Timer_2/timer_0/counterReg_RNIHTB65[14];  
  Timer_2/timer_0/counterReg_RNO_0[21]:A, 
  Timer_2/timer_0/counterReg_RNIV63I7_0[25]:B, 
  Timer_2/timer_0/counterReg_RNIHTB65[14]:Y, 
  Timer_2/timer_0/counterReg_RNO_0[19]:A, 
  Timer_2/timer_0/counterReg_RNO[18]:A, 
  Timer_2/timer_0/counterReg_RNO_0[20]:C, 
  Timer_2/timer_0/counterReg_RNO_0[22]:A.
NET Timer_2/timer_0/N_445_i;  
  Timer_2/timer_0/counterReg_RNII85V6[23]:A, 
  Timer_2/timer_0/counterReg_RNIDFML6[20]:Y, 
  Timer_2/timer_0/counterReg_RNO[23]:B.
NET Timer_2/timer_0/counterReg_RNIK0JH2[2];  
  Timer_2/timer_0/counterReg_RNO_0[15]:A, 
  Timer_2/timer_0/counterReg_RNO_0[10]:B, 
  Timer_2/timer_0/counterReg_RNO_0[12]:A, 
  Timer_2/timer_0/counterReg_RNO[8]:B, 
  Timer_2/timer_0/counterReg_RNO_0[30]:A, 
  Timer_2/timer_0/counterReg_RNIHTB65[14]:B, 
  Timer_2/timer_0/counterReg_RNIDFML6[20]:C, 
  Timer_2/timer_0/counterReg_RNO[9]:A, 
  Timer_2/timer_0/counterReg_RNO_0[11]:B, 
  Timer_2/timer_0/counterReg_RNI2FDJ4[15]:A, 
  Timer_2/timer_0/counterReg_RNIJN0N3[12]:A, 
  Timer_2/timer_0/counterReg_RNIK0JH2[2]:Y, 
  Timer_2/timer_0/counterReg_RNIV63I7[25]:C.
NET Timer_2/timer_0/counterReg_n21_i_243_N_7;  
  Timer_2/timer_0/counterReg_RNO[21]:B, 
  Timer_2/timer_0/counterReg_RNO_0[21]:Y.
NET Timer_2/timer_0/counterReg_n22_i_N_4;  
  Timer_2/timer_0/counterReg_RNO[22]:A, 
  Timer_2/timer_0/counterReg_RNO_0[22]:Y.
NET Timer_2/timer_0/counterReg_n29_0_N_9;  
  Timer_2/timer_0/counterReg_RNO[29]:B, 
  Timer_2/timer_0/counterReg_RNO_0[29]:Y.
NET Timer_2/timer_0/counterReg_RNIV63I7_0[25];  
  Timer_2/timer_0/counterReg_RNO_0[29]:B, 
  Timer_2/timer_0/counterReg_RNIV63I7_0[25]:Y, 
  Timer_2/timer_0/counterReg_RNO_0[31]:C.
NET Timer_2/timer_0/counterReg_n30_i_N_4;  
  Timer_2/timer_0/counterReg_RNO[30]:A, 
  Timer_2/timer_0/counterReg_RNO_0[30]:Y.
NET Timer_2/timer_0/counterReg_RNO_0[31];  
  Timer_2/timer_0/counterReg_RNO[31]:B, 
  Timer_2/timer_0/counterReg_RNO_0[31]:Y.
NET Timer_2/timer_0/N_476;  Timer_2/timer_0/counterReg_RNO[2]:B, 
  Timer_2/timer_0/counterReg_RNIJA6R[2]:B, 
  Timer_2/timer_0/counterReg_RNIK0JH2[2]:C, 
  Timer_2/timer_0/counterReg_RNI174I[1]:Y.
NET Timer_2/timer_0/bus_read_data_10[1];  
  Timer_2/timer_0/bus_read_data[1]:D, 
  Timer_2/timer_0/bus_read_data_RNO[1]:Y.
NET Timer_2/timer_0/N_422;  Timer_2/timer_0/bus_read_data_RNO[1]:
  B, Timer_2/timer_0/bus_read_data_RNO_1[1]:Y.
NET Timer_2/timer_0/N_414;  Timer_2/timer_0/timer_interrupt_RNO_1:
  B, Timer_2/timer_0/interrupt_status_RNO_1[1]:C, 
  Timer_2/timer_0/compareReg_RNIV1BIT[0]:Y.
NET Timer_2/timer_0/N_413;  Timer_2/timer_0/timer_interrupt_RNO_1:
  A, Timer_2/timer_0/interrupt_status_RNO_1[0]:C, 
  Timer_2/timer_0/controlReg_RNIFUKJI[3]:Y.
NET Timer_2/timer_0/un1_fabint8;  
  Timer_2/timer_0/bus_read_data[31]:E, 
  Timer_2/timer_0/bus_read_data[30]:E, 
  Timer_2/timer_0/bus_read_data[2]:E, 
  Timer_2/timer_0/bus_read_data[26]:E, 
  Timer_2/timer_0/bus_read_data[4]:E, 
  Timer_2/timer_0/bus_read_data[7]:E, 
  Timer_2/timer_0/bus_read_data[27]:E, 
  Timer_2/timer_0/bus_read_data[9]:E, 
  Timer_2/timer_0/bus_read_data[5]:E, 
  Timer_2/timer_0/bus_read_data[29]:E, 
  Timer_2/timer_0/bus_read_data[25]:E, 
  Timer_2/timer_0/un1_fabint8_0:Y, 
  Timer_2/timer_0/bus_read_data[6]:E, 
  Timer_2/timer_0/bus_read_data[24]:E, 
  Timer_2/timer_0/bus_read_data[8]:E, 
  Timer_2/timer_0/bus_read_data[28]:E, 
  Timer_2/timer_0/bus_read_data[3]:E.
NET Timer_2/timer_0/overflowReset_RNO_0;  
  Timer_2/timer_0/overflowReset:D, 
  Timer_2/timer_0/overflowReset_RNO:Y.
NET Timer_2/timer_0/N_418;  Timer_2/timer_0/overflowReset_RNO:A, 
  Timer_2/timer_0/overflowReset_RNO_0:Y.
NET Timer_2/timer_0/N_420;  Timer_2/timer_0/overflowReset_RNO:B, 
  Timer_2/timer_0/overflowReset_RNO_1:Y.
NET Timer_2/timer_0/N_419;  Timer_2/timer_0/overflowReset_RNO:C, 
  Timer_2/timer_0/overflowReset_RNO_2:Y.
NET Timer_2/timer_0/N_418_1;  Timer_2/timer_0/overflowReset_RNO_2:
  A, Timer_2/timer_0/overflowReset_RNI6L0D:Y, 
  Timer_2/timer_0/overflowReset_RNO_0:C.
NET Timer_2/timer_0/bus_read_data_10[23];  
  Timer_2/timer_0/bus_read_data[23]:D, 
  Timer_2/timer_0/bus_read_data_RNO[23]:Y.
NET Timer_2/timer_0/bus_read_data_10[6];  
  Timer_2/timer_0/bus_read_data[6]:D, 
  Timer_2/timer_0/bus_read_data_RNO[6]:Y.
NET Timer_2/timer_0/bus_read_data_10[5];  
  Timer_2/timer_0/bus_read_data[5]:D, 
  Timer_2/timer_0/bus_read_data_RNO[5]:Y.
NET Timer_2/timer_0/bus_read_data_10[4];  
  Timer_2/timer_0/bus_read_data[4]:D, 
  Timer_2/timer_0/bus_read_data_RNO[4]:Y.
NET Timer_2/timer_0/bus_read_data_10[3];  
  Timer_2/timer_0/bus_read_data[3]:D, 
  Timer_2/timer_0/bus_read_data_RNO[3]:Y.
NET Timer_2/timer_0/bus_read_data_10[2];  
  Timer_2/timer_0/bus_read_data[2]:D, 
  Timer_2/timer_0/bus_read_data_RNO[2]:Y.
NET Timer_2/timer_0/N_32;  Timer_2/timer_0/counterReg[7]:D, 
  Timer_2/timer_0/counterReg_RNO[7]:Y.
NET Timer_2/timer_0/N_64;  Timer_2/timer_0/counterReg_RNO_0[8]:B, 
  Timer_2/timer_0/counterReg_RNI5PEV1[6]:Y, 
  Timer_2/timer_0/counterReg_RNO[7]:B.
NET Timer_2/timer_0/N_475;  Timer_2/timer_0/counterReg[1]:D, 
  Timer_2/timer_0/counterReg_RNO[1]:Y.
NET Timer_2/timer_0/counterReg[0];  
  Timer_2/timer_0/bus_read_data_RNO_0[0]:A, 
  Timer_2/timer_0/overflowReg_RNI6T7N[0]:B, 
  Timer_2/timer_0/counterReg[0]:Q, 
  Timer_2/timer_0/compareReg_RNILBJA[0]:B, 
  Timer_2/timer_0/counterReg_RNO[0]:A, 
  Timer_2/timer_0/counterReg_RNI174I[1]:B, 
  Timer_2/timer_0/counterReg_RNO[1]:A.
NET Timer_2/timer_0/bus_read_data_10[7];  
  Timer_2/timer_0/bus_read_data[7]:D, 
  Timer_2/timer_0/bus_read_data_RNO[7]:Y.
NET Timer_2/timer_0/bus_read_data_10[31];  
  Timer_2/timer_0/bus_read_data[31]:D, 
  Timer_2/timer_0/bus_read_data_RNO[31]:Y.
NET Timer_2/timer_0/counterReg_m[31];  
  Timer_2/timer_0/bus_read_data_RNO[31]:A, 
  Timer_2/timer_0/bus_read_data_RNO_0[31]:Y.
NET Timer_2/timer_0/overflowReg_m[31];  
  Timer_2/timer_0/bus_read_data_RNO[31]:B, 
  Timer_2/timer_0/bus_read_data_RNO_1[31]:Y.
NET Timer_2/timer_0/bus_read_data_10[30];  
  Timer_2/timer_0/bus_read_data[30]:D, 
  Timer_2/timer_0/bus_read_data_RNO[30]:Y.
NET Timer_2/timer_0/counterReg_m[30];  
  Timer_2/timer_0/bus_read_data_RNO[30]:A, 
  Timer_2/timer_0/bus_read_data_RNO_0[30]:Y.
NET Timer_2/timer_0/overflowReg_m[30];  
  Timer_2/timer_0/bus_read_data_RNO[30]:B, 
  Timer_2/timer_0/bus_read_data_RNO_1[30]:Y.
NET Timer_2/timer_0/bus_read_data_10[9];  
  Timer_2/timer_0/bus_read_data[9]:D, 
  Timer_2/timer_0/bus_read_data_RNO[9]:Y.
NET Timer_2/timer_0/overflowReg_m[9];  
  Timer_2/timer_0/bus_read_data_RNO[9]:B, 
  Timer_2/timer_0/bus_read_data_RNO_1[9]:Y.
NET Timer_2/timer_0/counterReg_m[9];  
  Timer_2/timer_0/bus_read_data_RNO[9]:C, 
  Timer_2/timer_0/bus_read_data_RNO_2[9]:Y.
NET Timer_2/timer_0/bus_read_data_10[10];  
  Timer_2/timer_0/bus_read_data[10]:D, 
  Timer_2/timer_0/bus_read_data_RNO[10]:Y.
NET Timer_2/timer_0/bus_read_data_10[11];  
  Timer_2/timer_0/bus_read_data[11]:D, 
  Timer_2/timer_0/bus_read_data_RNO[11]:Y.
NET Timer_2/timer_0/bus_read_data_10[12];  
  Timer_2/timer_0/bus_read_data[12]:D, 
  Timer_2/timer_0/bus_read_data_RNO[12]:Y.
NET Timer_2/timer_0/bus_read_data_10[13];  
  Timer_2/timer_0/bus_read_data[13]:D, 
  Timer_2/timer_0/bus_read_data_RNO[13]:Y.
NET Timer_2/timer_0/bus_read_data_10[14];  
  Timer_2/timer_0/bus_read_data[14]:D, 
  Timer_2/timer_0/bus_read_data_RNO[14]:Y.
NET Timer_2/timer_0/N_438;  Timer_2/timer_0/counterReg[23]:D, 
  Timer_2/timer_0/counterReg_RNO[23]:Y.
NET Timer_2/timer_0/bus_read_data_10[15];  
  Timer_2/timer_0/bus_read_data[15]:D, 
  Timer_2/timer_0/bus_read_data_RNO[15]:Y.
NET Timer_2/timer_0/bus_read_data_10[22];  
  Timer_2/timer_0/bus_read_data[22]:D, 
  Timer_2/timer_0/bus_read_data_RNO[22]:Y.
NET Timer_2/timer_0/bus_read_data_10[16];  
  Timer_2/timer_0/bus_read_data[16]:D, 
  Timer_2/timer_0/bus_read_data_RNO[16]:Y.
NET Timer_2/timer_0/bus_read_data_10[21];  
  Timer_2/timer_0/bus_read_data[21]:D, 
  Timer_2/timer_0/bus_read_data_RNO[21]:Y.
NET Timer_2/timer_0/bus_read_data_10[17];  
  Timer_2/timer_0/bus_read_data[17]:D, 
  Timer_2/timer_0/bus_read_data_RNO[17]:Y.
NET Timer_2/timer_0/bus_read_data_10[20];  
  Timer_2/timer_0/bus_read_data[20]:D, 
  Timer_2/timer_0/bus_read_data_RNO[20]:Y.
NET Timer_2/timer_0/bus_read_data_10[18];  
  Timer_2/timer_0/bus_read_data[18]:D, 
  Timer_2/timer_0/bus_read_data_RNO[18]:Y.
NET Timer_2/timer_0/bus_read_data_10[19];  
  Timer_2/timer_0/bus_read_data[19]:D, 
  Timer_2/timer_0/bus_read_data_RNO[19]:Y.
NET Timer_2/timer_0/bus_read_data_10[0];  
  Timer_2/timer_0/bus_read_data[0]:D, 
  Timer_2/timer_0/bus_read_data_RNO[0]:Y.
NET Timer_2/timer_0/N_427;  Timer_2/timer_0/bus_read_data_RNO[0]:
  A, Timer_2/timer_0/bus_read_data_RNO_0[0]:Y.
NET Timer_2/timer_0/N_44;  Timer_2/timer_0/counterReg[8]:D, 
  Timer_2/timer_0/counterReg_RNO[8]:Y.
NET Timer_2/timer_0/N_524;  Timer_2/timer_0/counterReg_RNO[8]:A, 
  Timer_2/timer_0/counterReg_RNO_0[8]:Y.
NET Timer_2/timer_0/bus_read_data_10[8];  
  Timer_2/timer_0/bus_read_data[8]:D, 
  Timer_2/timer_0/bus_read_data_RNO[8]:Y.
NET Timer_2/timer_0/counterReg_m[8];  
  Timer_2/timer_0/bus_read_data_RNO[8]:A, 
  Timer_2/timer_0/bus_read_data_RNO_0[8]:Y.
NET Timer_2/timer_0/overflowReg_m[8];  
  Timer_2/timer_0/bus_read_data_RNO[8]:B, 
  Timer_2/timer_0/bus_read_data_RNO_1[8]:Y.
NET Timer_2/timer_0/bus_read_data_10[29];  
  Timer_2/timer_0/bus_read_data[29]:D, 
  Timer_2/timer_0/bus_read_data_RNO[29]:Y.
NET Timer_2/timer_0/bus_read_data_10[28];  
  Timer_2/timer_0/bus_read_data[28]:D, 
  Timer_2/timer_0/bus_read_data_RNO[28]:Y.
NET Timer_2/timer_0/bus_read_data_10[27];  
  Timer_2/timer_0/bus_read_data[27]:D, 
  Timer_2/timer_0/bus_read_data_RNO[27]:Y.
NET Timer_2/timer_0/bus_read_data_10[26];  
  Timer_2/timer_0/bus_read_data[26]:D, 
  Timer_2/timer_0/bus_read_data_RNO[26]:Y.
NET Timer_2/timer_0/bus_read_data_10[25];  
  Timer_2/timer_0/bus_read_data[25]:D, 
  Timer_2/timer_0/bus_read_data_RNO[25]:Y.
NET Timer_2/timer_0/counterReg_m[25];  
  Timer_2/timer_0/bus_read_data_RNO[25]:A, 
  Timer_2/timer_0/bus_read_data_RNO_0[25]:Y.
NET Timer_2/timer_0/overflowReg_m[25];  
  Timer_2/timer_0/bus_read_data_RNO[25]:B, 
  Timer_2/timer_0/bus_read_data_RNO_1[25]:Y.
NET Timer_2/timer_0/bus_read_data_10[24];  
  Timer_2/timer_0/bus_read_data[24]:D, 
  Timer_2/timer_0/bus_read_data_RNO[24]:Y.
NET Timer_2/timer_0/N_441;  Timer_2/timer_0/counterReg[26]:D, 
  Timer_2/timer_0/counterReg_RNO[26]:Y.
NET Timer_2/timer_0/N_440;  Timer_2/timer_0/counterReg[25]:D, 
  Timer_2/timer_0/counterReg_RNO[25]:Y.
NET Timer_2/timer_0/N_466;  Timer_2/timer_0/counterReg_RNO[25]:A, 
  Timer_2/timer_0/counterReg_RNO_0[25]:Y.
NET Timer_2/timer_0/N_439;  Timer_2/timer_0/counterReg[24]:D, 
  Timer_2/timer_0/counterReg_RNO[24]:Y.
NET Timer_2/timer_0/N_446;  Timer_2/timer_0/counterReg_RNO[24]:B, 
  Timer_2/timer_0/counterReg_RNII85V6[23]:Y, 
  Timer_2/timer_0/counterReg_RNO_0[25]:B.
NET Timer_2/timer_0/counterReg_n27;  
  Timer_2/timer_0/counterReg[27]:D, 
  Timer_2/timer_0/counterReg_RNO[27]:Y.
NET Timer_2/timer_0/counterReg_n27_tz;  
  Timer_2/timer_0/counterReg_RNO[27]:A, 
  Timer_2/timer_0/counterReg_RNO_0[27]:Y.
NET Timer_2/timer_0/counterReg_n28;  
  Timer_2/timer_0/counterReg[28]:D, 
  Timer_2/timer_0/counterReg_RNO[28]:Y.
NET Timer_2/timer_0/counterReg_n10;  
  Timer_2/timer_0/counterReg[10]:D, 
  Timer_2/timer_0/counterReg_RNO[10]:Y.
NET Timer_2/timer_0/counterReg_n10_tz;  
  Timer_2/timer_0/counterReg_RNO[10]:A, 
  Timer_2/timer_0/counterReg_RNO_0[10]:Y.
NET Timer_2/timer_0/counterReg_n11;  
  Timer_2/timer_0/counterReg[11]:D, 
  Timer_2/timer_0/counterReg_RNO[11]:Y.
NET Timer_2/timer_0/N_485;  Timer_2/timer_0/counterReg_RNO[11]:A, 
  Timer_2/timer_0/counterReg_RNO_0[11]:Y.
NET Timer_2/timer_0/counterReg_n12;  
  Timer_2/timer_0/counterReg[12]:D, 
  Timer_2/timer_0/counterReg_RNO[12]:Y.
NET Timer_2/timer_0/counterReg_n12_tz;  
  Timer_2/timer_0/counterReg_RNO[12]:A, 
  Timer_2/timer_0/counterReg_RNO_0[12]:Y.
NET Timer_2/timer_0/counterReg_n13;  
  Timer_2/timer_0/counterReg[13]:D, 
  Timer_2/timer_0/counterReg_RNO[13]:Y.
NET Timer_2/timer_0/N_487;  Timer_2/timer_0/counterReg_RNO[13]:A, 
  Timer_2/timer_0/counterReg_RNIJN0N3[12]:Y, 
  Timer_2/timer_0/counterReg_RNO_0[14]:A.
NET Timer_2/timer_0/counterReg_n14;  
  Timer_2/timer_0/counterReg[14]:D, 
  Timer_2/timer_0/counterReg_RNO[14]:Y.
NET Timer_2/timer_0/counterReg_n14_tz;  
  Timer_2/timer_0/counterReg_RNO[14]:A, 
  Timer_2/timer_0/counterReg_RNO_0[14]:Y.
NET Timer_2/timer_0/counterReg_n15;  
  Timer_2/timer_0/counterReg[15]:D, 
  Timer_2/timer_0/counterReg_RNO[15]:Y.
NET Timer_2/timer_0/counterReg_n15_tz;  
  Timer_2/timer_0/counterReg_RNO[15]:A, 
  Timer_2/timer_0/counterReg_RNO_0[15]:Y.
NET Timer_2/timer_0/counterReg_n16;  
  Timer_2/timer_0/counterReg[16]:D, 
  Timer_2/timer_0/counterReg_RNO[16]:Y.
NET Timer_2/timer_0/N_490;  Timer_2/timer_0/counterReg_RNO_0[17]:
  A, Timer_2/timer_0/counterReg_RNI2FDJ4[15]:Y, 
  Timer_2/timer_0/counterReg_RNO[16]:A.
NET Timer_2/timer_0/counterReg_n17;  
  Timer_2/timer_0/counterReg[17]:D, 
  Timer_2/timer_0/counterReg_RNO[17]:Y.
NET Timer_2/timer_0/counterReg_n17_tz;  
  Timer_2/timer_0/counterReg_RNO[17]:A, 
  Timer_2/timer_0/counterReg_RNO_0[17]:Y.
NET Timer_2/timer_0/un1_nreset_i_1;  
  Timer_2/timer_0/counterReg_RNO[17]:B, 
  Timer_2/timer_0/counterReg_RNO[31]:C, 
  Timer_2/timer_0/counterReg_RNO[6]:C, 
  Timer_2/timer_0/counterReg_RNO[4]:C, 
  Timer_2/timer_0/counterReg_RNO[2]:C, 
  Timer_2/timer_0/counterReg_RNO[20]:C, 
  Timer_2/timer_0/counterReg_RNO[22]:C, 
  Timer_2/timer_0/counterReg_RNO[21]:C, 
  Timer_2/timer_0/counterReg_RNO[19]:C, 
  Timer_2/timer_0/counterReg_RNO[29]:C, 
  Timer_2/timer_0/counterReg_RNO[18]:C, 
  Timer_2/timer_0/counterReg_RNO[9]:C, 
  Timer_2/timer_0/counterReg_RNO[3]:C, 
  Timer_2/timer_0/counterReg_RNO[0]:B, 
  Timer_2/timer_0/overflowReset_RNI1N9HI:Y, 
  Timer_2/timer_0/counterReg_RNO[30]:C, 
  Timer_2/timer_0/counterReg_RNO[5]:C.
NET Timer_2/timer_0/counterReg_n18;  
  Timer_2/timer_0/counterReg[18]:D, 
  Timer_2/timer_0/counterReg_RNO[18]:Y.
NET Timer_2/timer_0/counterReg_n19;  
  Timer_2/timer_0/counterReg[19]:D, 
  Timer_2/timer_0/counterReg_RNO[19]:Y.
NET Timer_2/timer_0/N_494;  Timer_2/timer_0/counterReg_RNO[19]:A, 
  Timer_2/timer_0/counterReg_RNO_0[19]:Y.
NET Timer_2/timer_0/counterReg_RNO_0[22];  
  Timer_2/timer_0/counterReg[22]:D, 
  Timer_2/timer_0/counterReg_RNO[22]:Y.
NET Timer_2/timer_0/counterReg_n29_0_N_8;  
  Timer_2/timer_0/counterReg[29]:D, 
  Timer_2/timer_0/counterReg_RNO[29]:Y.
NET Timer_2/timer_0/counterReg_RNO[30];  
  Timer_2/timer_0/counterReg[30]:D, 
  Timer_2/timer_0/counterReg_RNO[30]:Y.
NET Timer_2/timer_0/counterReg_n9;  Timer_2/timer_0/counterReg[9]:
  D, Timer_2/timer_0/counterReg_RNO[9]:Y.
NET Timer_2/timer_0/N_436;  Timer_2/timer_0/counterReg[21]:D, 
  Timer_2/timer_0/counterReg_RNO[21]:Y.
NET Timer_2/timer_0/N_435;  Timer_2/timer_0/counterReg[20]:D, 
  Timer_2/timer_0/counterReg_RNO[20]:Y.
NET Timer_2/timer_0/N_68;  
  Timer_2/timer_0/interrupt_status_RNO[0]:A, 
  Timer_2/timer_0/interrupt_status_RNO_0[0]:Y.
NET Timer_2/timer_0/interrupt_status_11[0];  
  Timer_2/timer_0/interrupt_status_RNO_0[0]:A, 
  Timer_2/timer_0/interrupt_status_RNO_1[0]:Y.
NET Timer_2/timer_0/interrupt_status_0_sqmuxa;  
  Timer_2/timer_0/interrupt_status_RNO_0[1]:S, 
  Timer_2/timer_0/controlReg_RNIT62K[0]:Y, 
  Timer_2/timer_0/interrupt_status_RNO_0[0]:S.
NET Timer_2/timer_0/N_105;  Timer_2/timer_0/overflowReg_RNO[0]:A, 
  Timer_2/timer_0/overflowReg_RNO_0[0]:Y.
NET Timer_2/timer_0/N_108;  Timer_2/timer_0/overflowReg_RNO[3]:A, 
  Timer_2/timer_0/overflowReg_RNO_0[3]:Y.
NET Timer_2/timer_0/overflowReg[3];  
  Timer_2/timer_0/bus_read_data_RNO_3[3]:A, 
  Timer_2/timer_0/overflowReg_RNO_0[3]:A, 
  Timer_2/timer_0/overflowReg_RNIC98N[3]:A, 
  Timer_2/timer_0/overflowReg[3]:Q.
NET Timer_2/timer_0/N_109;  Timer_2/timer_0/overflowReg_RNO[4]:A, 
  Timer_2/timer_0/overflowReg_RNO_0[4]:Y.
NET Timer_2/timer_0/N_110;  Timer_2/timer_0/overflowReg_RNO[5]:A, 
  Timer_2/timer_0/overflowReg_RNO_0[5]:Y.
NET Timer_2/timer_0/overflowReg[5];  
  Timer_2/timer_0/bus_read_data_RNO_3[5]:A, 
  Timer_2/timer_0/overflowReg_RNIGH8N[5]:A, 
  Timer_2/timer_0/overflowReg_RNO_0[5]:A, 
  Timer_2/timer_0/overflowReg[5]:Q.
NET Timer_2/timer_0/N_111;  Timer_2/timer_0/overflowReg_RNO[6]:A, 
  Timer_2/timer_0/overflowReg_RNO_0[6]:Y.
NET Timer_2/timer_0/N_112;  Timer_2/timer_0/overflowReg_RNO[7]:A, 
  Timer_2/timer_0/overflowReg_RNO_0[7]:Y.
NET Timer_2/timer_0/overflowReg[7];  
  Timer_2/timer_0/overflowReg_RNIKP8N[7]:A, 
  Timer_2/timer_0/overflowReg_RNO_0[7]:A, 
  Timer_2/timer_0/overflowReg[7]:Q, 
  Timer_2/timer_0/bus_read_data_RNO_3[7]:A.
NET Timer_2/timer_0/N_113;  Timer_2/timer_0/overflowReg_RNO[8]:A, 
  Timer_2/timer_0/overflowReg_RNO_0[8]:Y.
NET Timer_2/timer_0/overflowReg[8];  
  Timer_2/timer_0/bus_read_data_RNO_1[8]:A, 
  Timer_2/timer_0/overflowReg[8]:Q, 
  Timer_2/timer_0/overflowReg_RNIMT8N[8]:A, 
  Timer_2/timer_0/overflowReg_RNO_0[8]:A.
NET Timer_2/timer_0/N_114;  Timer_2/timer_0/overflowReg_RNO[9]:A, 
  Timer_2/timer_0/overflowReg_RNO_0[9]:Y.
NET Timer_2/timer_0/overflowReg[9];  
  Timer_2/timer_0/overflowReg_RNO_0[9]:A, 
  Timer_2/timer_0/overflowReg[9]:Q, 
  Timer_2/timer_0/overflowReg_RNIO19N[9]:A, 
  Timer_2/timer_0/bus_read_data_RNO_1[9]:A.
NET Timer_2/timer_0/N_115;  Timer_2/timer_0/overflowReg_RNO[10]:A, 
  Timer_2/timer_0/overflowReg_RNO_0[10]:Y.
NET Timer_2/timer_0/N_116;  Timer_2/timer_0/overflowReg_RNO[11]:A, 
  Timer_2/timer_0/overflowReg_RNO_0[11]:Y.
NET Timer_2/timer_0/overflowReg[11];  
  Timer_2/timer_0/bus_read_data_RNO_3[11]:A, 
  Timer_2/timer_0/overflowReg[11]:Q, 
  Timer_2/timer_0/overflowReg_RNO_0[11]:A, 
  Timer_2/timer_0/overflowReg_RNISH3F[11]:A.
NET Timer_2/timer_0/N_117;  Timer_2/timer_0/overflowReg_RNO[12]:A, 
  Timer_2/timer_0/overflowReg_RNO_0[12]:Y.
NET Timer_2/timer_0/overflowReg[12];  
  Timer_2/timer_0/overflowReg_RNIUL3F[12]:A, 
  Timer_2/timer_0/overflowReg[12]:Q, 
  Timer_2/timer_0/bus_read_data_RNO_3[12]:A, 
  Timer_2/timer_0/overflowReg_RNO_0[12]:A.
NET Timer_2/timer_0/N_118;  Timer_2/timer_0/overflowReg_RNO[13]:A, 
  Timer_2/timer_0/overflowReg_RNO_0[13]:Y.
NET Timer_2/timer_0/N_119;  Timer_2/timer_0/overflowReg_RNO[14]:A, 
  Timer_2/timer_0/overflowReg_RNO_0[14]:Y.
NET Timer_2/timer_0/overflowReg[14];  
  Timer_2/timer_0/overflowReg_RNI2U3F[14]:A, 
  Timer_2/timer_0/bus_read_data_RNO_3[14]:A, 
  Timer_2/timer_0/overflowReg[14]:Q, 
  Timer_2/timer_0/overflowReg_RNO_0[14]:A.
NET Timer_2/timer_0/N_120;  Timer_2/timer_0/overflowReg_RNO[15]:A, 
  Timer_2/timer_0/overflowReg_RNO_0[15]:Y.
NET Timer_2/timer_0/N_122;  Timer_2/timer_0/overflowReg_RNO[17]:A, 
  Timer_2/timer_0/overflowReg_RNO_0[17]:Y.
NET Timer_2/timer_0/N_123;  Timer_2/timer_0/overflowReg_RNO[18]:A, 
  Timer_2/timer_0/overflowReg_RNO_0[18]:Y.
NET Timer_2/timer_0/overflowReg[18];  
  Timer_2/timer_0/bus_read_data_RNO_3[18]:A, 
  Timer_2/timer_0/overflowReg[18]:Q, 
  Timer_2/timer_0/overflowReg_RNO_0[18]:A, 
  Timer_2/timer_0/overflowReg_RNIAE4F[18]:A.
NET Timer_2/timer_0/N_124;  Timer_2/timer_0/overflowReg_RNO[19]:A, 
  Timer_2/timer_0/overflowReg_RNO_0[19]:Y.
NET Timer_2/timer_0/N_125;  Timer_2/timer_0/overflowReg_RNO[20]:A, 
  Timer_2/timer_0/overflowReg_RNO_0[20]:Y.
NET Timer_2/timer_0/overflowReg[20];  
  Timer_2/timer_0/bus_read_data_RNO_3[20]:A, 
  Timer_2/timer_0/overflowReg_RNO_0[20]:A, 
  Timer_2/timer_0/overflowReg[20]:Q, 
  Timer_2/timer_0/overflowReg_RNIUH3F[20]:A.
NET Timer_2/timer_0/overflowReset_0_sqmuxa;  
  Timer_2/timer_0/overflowReset_RNO_1:A, 
  Timer_2/timer_0/overflowReg_RNO_0[24]:S, 
  Timer_2/timer_0/overflowReg_RNO_0[2]:S, 
  Timer_2/timer_0/overflowReg_RNO_0[1]:S, 
  Timer_2/timer_0/overflowReg_RNO_0[20]:S, 
  Timer_2/timer_0/overflowReg_RNO_0[25]:S, 
  Timer_2/timer_0/overflowReg_RNO_0[30]:S, 
  Timer_2/timer_0/overflowReg_RNO_0[16]:S, 
  Timer_2/timer_0/overflowReg_RNO_0[26]:S, 
  Timer_2/timer_0/overflowReset_0_sqmuxa_0_a2:Y, 
  Timer_2/timer_0/overflowReg_RNO_0[22]:S, 
  Timer_2/timer_0/overflowReg_RNO_0[21]:S, 
  Timer_2/timer_0/overflowReg_RNO_0[31]:S, 
  Timer_2/timer_0/overflowReg_RNO_0[29]:S, 
  Timer_2/timer_0/overflowReg_RNO_0[28]:S, 
  Timer_2/timer_0/overflowReg_RNO_0[23]:S, 
  Timer_2/timer_0/overflowReg_RNO_0[27]:S.
NET Timer_2/timer_0/N_126;  Timer_2/timer_0/overflowReg_RNO[21]:A, 
  Timer_2/timer_0/overflowReg_RNO_0[21]:Y.
NET Timer_2/timer_0/overflowReg[21];  
  Timer_2/timer_0/bus_read_data_RNO_3[21]:A, 
  Timer_2/timer_0/overflowReg_RNI0M3F[21]:A, 
  Timer_2/timer_0/overflowReg[21]:Q, 
  Timer_2/timer_0/overflowReg_RNO_0[21]:A.
NET Timer_2/timer_0/N_127;  Timer_2/timer_0/overflowReg_RNO[22]:A, 
  Timer_2/timer_0/overflowReg_RNO_0[22]:Y.
NET Timer_2/timer_0/overflowReg[22];  
  Timer_2/timer_0/overflowReg_RNO_0[22]:A, 
  Timer_2/timer_0/overflowReg_RNI2Q3F[22]:A, 
  Timer_2/timer_0/overflowReg[22]:Q, 
  Timer_2/timer_0/bus_read_data_RNO_3[22]:A.
NET Timer_2/timer_0/N_128;  Timer_2/timer_0/overflowReg_RNO[23]:A, 
  Timer_2/timer_0/overflowReg_RNO_0[23]:Y.
NET Timer_2/timer_0/N_129;  Timer_2/timer_0/overflowReg_RNO[24]:A, 
  Timer_2/timer_0/overflowReg_RNO_0[24]:Y.
NET Timer_2/timer_0/overflowReg[24];  
  Timer_2/timer_0/overflowReg_RNO_0[24]:A, 
  Timer_2/timer_0/overflowReg[24]:Q, 
  Timer_2/timer_0/bus_read_data_RNO_3[24]:A, 
  Timer_2/timer_0/overflowReg_RNI624F[24]:A.
NET Timer_2/timer_0/N_130;  Timer_2/timer_0/overflowReg_RNO[25]:A, 
  Timer_2/timer_0/overflowReg_RNO_0[25]:Y.
NET Timer_2/timer_0/overflowReg[25];  
  Timer_2/timer_0/overflowReg_RNO_0[25]:A, 
  Timer_2/timer_0/overflowReg_RNI864F[25]:A, 
  Timer_2/timer_0/overflowReg[25]:Q, 
  Timer_2/timer_0/bus_read_data_RNO_1[25]:A.
NET Timer_2/timer_0/N_131;  Timer_2/timer_0/overflowReg_RNO[26]:A, 
  Timer_2/timer_0/overflowReg_RNO_0[26]:Y.
NET Timer_2/timer_0/overflowReg[26];  
  Timer_2/timer_0/bus_read_data_RNO_3[26]:A, 
  Timer_2/timer_0/overflowReg_RNIAA4F[26]:A, 
  Timer_2/timer_0/overflowReg[26]:Q, 
  Timer_2/timer_0/overflowReg_RNO_0[26]:A.
NET Timer_2/timer_0/N_132;  Timer_2/timer_0/overflowReg_RNO[27]:A, 
  Timer_2/timer_0/overflowReg_RNO_0[27]:Y.
NET Timer_2/timer_0/overflowReg[27];  
  Timer_2/timer_0/bus_read_data_RNO_3[27]:A, 
  Timer_2/timer_0/overflowReg[27]:Q, 
  Timer_2/timer_0/overflowReg_RNO_0[27]:A, 
  Timer_2/timer_0/overflowReg_RNICE4F[27]:A.
NET Timer_2/timer_0/N_133;  Timer_2/timer_0/overflowReg_RNO[28]:A, 
  Timer_2/timer_0/overflowReg_RNO_0[28]:Y.
NET Timer_2/timer_0/overflowReg[28];  
  Timer_2/timer_0/overflowReg_RNIEI4F[28]:A, 
  Timer_2/timer_0/bus_read_data_RNO_3[28]:A, 
  Timer_2/timer_0/overflowReg[28]:Q, 
  Timer_2/timer_0/overflowReg_RNO_0[28]:A.
NET Timer_2/timer_0/N_134;  Timer_2/timer_0/overflowReg_RNO[29]:A, 
  Timer_2/timer_0/overflowReg_RNO_0[29]:Y.
NET Timer_2/timer_0/overflowReg[29];  
  Timer_2/timer_0/bus_read_data_RNO_3[29]:A, 
  Timer_2/timer_0/overflowReg[29]:Q, 
  Timer_2/timer_0/overflowReg_RNIGM4F[29]:A, 
  Timer_2/timer_0/overflowReg_RNO_0[29]:A.
NET Timer_2/timer_0/N_135;  Timer_2/timer_0/overflowReg_RNO[30]:A, 
  Timer_2/timer_0/overflowReg_RNO_0[30]:Y.
NET Timer_2/timer_0/overflowReg[30];  
  Timer_2/timer_0/overflowReg_RNI2M3F[30]:A, 
  Timer_2/timer_0/bus_read_data_RNO_1[30]:A, 
  Timer_2/timer_0/overflowReg_RNO_0[30]:A, 
  Timer_2/timer_0/overflowReg[30]:Q.
NET Timer_2/timer_0/N_136;  Timer_2/timer_0/overflowReg_RNO[31]:A, 
  Timer_2/timer_0/overflowReg_RNO_0[31]:Y.
NET Timer_2/timer_0/overflowReg[31];  
  Timer_2/timer_0/bus_read_data_RNO_1[31]:A, 
  Timer_2/timer_0/overflowReg[31]:Q, 
  Timer_2/timer_0/overflowReg_RNI4Q3F[31]:A, 
  Timer_2/timer_0/overflowReg_RNO_0[31]:A.
NET Timer_2/timer_0/N_139;  Timer_2/timer_0/controlReg_RNO[2]:A, 
  Timer_2/timer_0/controlReg_RNO_0[2]:Y.
NET Timer_2/timer_0/N_140;  Timer_2/timer_0/controlReg_RNO[3]:A, 
  Timer_2/timer_0/controlReg_RNO_0[3]:Y.
NET Timer_2/timer_0/N_141;  Timer_2/timer_0/controlReg_RNO[4]:A, 
  Timer_2/timer_0/controlReg_RNO_0[4]:Y.
NET Timer_2/timer_0/controlReg[4];  
  Timer_2/timer_0/bus_read_data_RNO_2[4]:A, 
  Timer_2/timer_0/controlReg_RNO_0[4]:B, 
  Timer_2/timer_0/controlReg[4]:Q.
NET Timer_2/timer_0/N_142;  Timer_2/timer_0/controlReg_RNO[5]:A, 
  Timer_2/timer_0/controlReg_RNO_0[5]:Y.
NET Timer_2/timer_0/controlReg[5];  
  Timer_2/timer_0/bus_read_data_RNO_2[5]:A, 
  Timer_2/timer_0/controlReg[5]:Q, 
  Timer_2/timer_0/controlReg_RNO_0[5]:B.
NET Timer_2/timer_0/N_143;  Timer_2/timer_0/controlReg_RNO[6]:A, 
  Timer_2/timer_0/controlReg_RNO_0[6]:Y.
NET Timer_2/timer_0/controlReg[6];  
  Timer_2/timer_0/bus_read_data_RNO_2[6]:A, 
  Timer_2/timer_0/controlReg_RNO_0[6]:B, 
  Timer_2/timer_0/controlReg[6]:Q.
NET Timer_2/timer_0/N_144;  Timer_2/timer_0/controlReg_RNO[7]:A, 
  Timer_2/timer_0/controlReg_RNO_0[7]:Y.
NET Timer_2/timer_0/controlReg[7];  
  Timer_2/timer_0/bus_read_data_RNO_2[7]:A, 
  Timer_2/timer_0/controlReg[7]:Q, 
  Timer_2/timer_0/controlReg_RNO_0[7]:B.
NET Timer_2/timer_0/N_145;  Timer_2/timer_0/controlReg_RNO[8]:A, 
  Timer_2/timer_0/controlReg_RNO_0[8]:Y.
NET Timer_2/timer_0/N_146;  Timer_2/timer_0/controlReg_RNO[9]:A, 
  Timer_2/timer_0/controlReg_RNO_0[9]:Y.
NET Timer_2/timer_0/N_147;  Timer_2/timer_0/controlReg_RNO[10]:A, 
  Timer_2/timer_0/controlReg_RNO_0[10]:Y.
NET Timer_2/timer_0/controlReg[10];  
  Timer_2/timer_0/bus_read_data_RNO_2[10]:A, 
  Timer_2/timer_0/controlReg_RNO_0[10]:B, 
  Timer_2/timer_0/controlReg[10]:Q.
NET Timer_2/timer_0/N_148;  Timer_2/timer_0/controlReg_RNO[11]:A, 
  Timer_2/timer_0/controlReg_RNO_0[11]:Y.
NET Timer_2/timer_0/controlReg[11];  
  Timer_2/timer_0/bus_read_data_RNO_2[11]:A, 
  Timer_2/timer_0/controlReg[11]:Q, 
  Timer_2/timer_0/controlReg_RNO_0[11]:B.
NET Timer_2/timer_0/N_149;  Timer_2/timer_0/controlReg_RNO[12]:A, 
  Timer_2/timer_0/controlReg_RNO_0[12]:Y.
NET Timer_2/timer_0/controlReg[12];  
  Timer_2/timer_0/bus_read_data_RNO_2[12]:A, 
  Timer_2/timer_0/controlReg[12]:Q, 
  Timer_2/timer_0/controlReg_RNO_0[12]:B.
NET Timer_2/timer_0/N_151;  Timer_2/timer_0/controlReg_RNO[14]:A, 
  Timer_2/timer_0/controlReg_RNO_0[14]:Y.
NET Timer_2/timer_0/controlReg[14];  
  Timer_2/timer_0/bus_read_data_RNO_2[14]:A, 
  Timer_2/timer_0/controlReg_RNO_0[14]:B, 
  Timer_2/timer_0/controlReg[14]:Q.
NET Timer_2/timer_0/N_152;  Timer_2/timer_0/controlReg_RNO[15]:A, 
  Timer_2/timer_0/controlReg_RNO_0[15]:Y.
NET Timer_2/timer_0/controlReg[15];  
  Timer_2/timer_0/bus_read_data_RNO_2[15]:A, 
  Timer_2/timer_0/controlReg[15]:Q, 
  Timer_2/timer_0/controlReg_RNO_0[15]:B.
NET Timer_2/timer_0/N_154;  Timer_2/timer_0/controlReg_RNO[17]:A, 
  Timer_2/timer_0/controlReg_RNO_0[17]:Y.
NET Timer_2/timer_0/controlReg[17];  
  Timer_2/timer_0/bus_read_data_RNO_2[17]:A, 
  Timer_2/timer_0/controlReg[17]:Q, 
  Timer_2/timer_0/controlReg_RNO_0[17]:B.
NET Timer_2/timer_0/N_155;  Timer_2/timer_0/controlReg_RNO[18]:A, 
  Timer_2/timer_0/controlReg_RNO_0[18]:Y.
NET Timer_2/timer_0/controlReg[18];  
  Timer_2/timer_0/bus_read_data_RNO_2[18]:A, 
  Timer_2/timer_0/controlReg[18]:Q, 
  Timer_2/timer_0/controlReg_RNO_0[18]:B.
NET Timer_2/timer_0/N_156;  Timer_2/timer_0/controlReg_RNO[19]:A, 
  Timer_2/timer_0/controlReg_RNO_0[19]:Y.
NET Timer_2/timer_0/controlReg[19];  
  Timer_2/timer_0/bus_read_data_RNO_2[19]:A, 
  Timer_2/timer_0/controlReg[19]:Q, 
  Timer_2/timer_0/controlReg_RNO_0[19]:B.
NET Timer_2/timer_0/N_157;  Timer_2/timer_0/controlReg_RNO[20]:A, 
  Timer_2/timer_0/controlReg_RNO_0[20]:Y.
NET Timer_2/timer_0/controlReg[20];  
  Timer_2/timer_0/bus_read_data_RNO_2[20]:A, 
  Timer_2/timer_0/controlReg[20]:Q, 
  Timer_2/timer_0/controlReg_RNO_0[20]:B.
NET Timer_2/timer_0/N_370;  Timer_2/timer_0/controlReg_RNO_0[13]:
  S, Timer_2/timer_0/controlReg_RNO_0[0]:S, 
  Timer_2/timer_0/controlReg_RNO_0[20]:S, 
  Timer_2/timer_0/controlReg_RNO_0[29]:S, 
  Timer_2/timer_0/controlReg_RNO_0[21]:S, 
  Timer_2/timer_0/controlReg_RNO_0[24]:S, 
  Timer_2/timer_0/controlReg_RNO_0[26]:S, 
  Timer_2/timer_0/controlReg_RNO_0[30]:S, 
  Timer_2/timer_0/controlReg_RNO_0[28]:S, 
  Timer_2/timer_0/controlReg_RNO_0[31]:S, 
  Timer_2/timer_0/controlReg_RNO_0[27]:S, 
  Timer_2/timer_0/controlReg_RNO_0[22]:S, 
  Timer_2/timer_0/controlReg_RNO_0[1]:S, 
  Timer_2/timer_0/controlReg_RNO_0[23]:S, 
  Timer_2/timer_0/controlReg_1_sqmuxa_i:Y, 
  Timer_2/timer_0/controlReg_RNO_0[25]:S, 
  Timer_2/timer_0/controlReg_RNO_0[16]:S.
NET Timer_2/timer_0/N_158;  Timer_2/timer_0/controlReg_RNO[21]:A, 
  Timer_2/timer_0/controlReg_RNO_0[21]:Y.
NET Timer_2/timer_0/controlReg[21];  
  Timer_2/timer_0/bus_read_data_RNO_2[21]:A, 
  Timer_2/timer_0/controlReg_RNO_0[21]:B, 
  Timer_2/timer_0/controlReg[21]:Q.
NET Timer_2/timer_0/N_159;  Timer_2/timer_0/controlReg_RNO[22]:A, 
  Timer_2/timer_0/controlReg_RNO_0[22]:Y.
NET Timer_2/timer_0/controlReg[22];  
  Timer_2/timer_0/bus_read_data_RNO_2[22]:A, 
  Timer_2/timer_0/controlReg[22]:Q, 
  Timer_2/timer_0/controlReg_RNO_0[22]:B.
NET Timer_2/timer_0/N_160;  Timer_2/timer_0/controlReg_RNO[23]:A, 
  Timer_2/timer_0/controlReg_RNO_0[23]:Y.
NET Timer_2/timer_0/controlReg[23];  
  Timer_2/timer_0/bus_read_data_RNO_2[23]:A, 
  Timer_2/timer_0/controlReg[23]:Q, 
  Timer_2/timer_0/controlReg_RNO_0[23]:B.
NET Timer_2/timer_0/N_161;  Timer_2/timer_0/controlReg_RNO[24]:A, 
  Timer_2/timer_0/controlReg_RNO_0[24]:Y.
NET Timer_2/timer_0/controlReg[24];  
  Timer_2/timer_0/bus_read_data_RNO_2[24]:A, 
  Timer_2/timer_0/controlReg_RNO_0[24]:B, 
  Timer_2/timer_0/controlReg[24]:Q.
NET Timer_2/timer_0/N_162;  Timer_2/timer_0/controlReg_RNO[25]:A, 
  Timer_2/timer_0/controlReg_RNO_0[25]:Y.
NET Timer_2/timer_0/N_163;  Timer_2/timer_0/controlReg_RNO[26]:A, 
  Timer_2/timer_0/controlReg_RNO_0[26]:Y.
NET Timer_2/timer_0/controlReg[26];  
  Timer_2/timer_0/bus_read_data_RNO_2[26]:A, 
  Timer_2/timer_0/controlReg[26]:Q, 
  Timer_2/timer_0/controlReg_RNO_0[26]:B.
NET Timer_2/timer_0/N_164;  Timer_2/timer_0/controlReg_RNO[27]:A, 
  Timer_2/timer_0/controlReg_RNO_0[27]:Y.
NET Timer_2/timer_0/controlReg[27];  
  Timer_2/timer_0/bus_read_data_RNO_2[27]:A, 
  Timer_2/timer_0/controlReg[27]:Q, 
  Timer_2/timer_0/controlReg_RNO_0[27]:B.
NET Timer_2/timer_0/N_165;  Timer_2/timer_0/controlReg_RNO[28]:A, 
  Timer_2/timer_0/controlReg_RNO_0[28]:Y.
NET Timer_2/timer_0/controlReg[28];  
  Timer_2/timer_0/bus_read_data_RNO_2[28]:A, 
  Timer_2/timer_0/controlReg[28]:Q, 
  Timer_2/timer_0/controlReg_RNO_0[28]:B.
NET Timer_2/timer_0/N_166;  Timer_2/timer_0/controlReg_RNO[29]:A, 
  Timer_2/timer_0/controlReg_RNO_0[29]:Y.
NET Timer_2/timer_0/controlReg[29];  
  Timer_2/timer_0/bus_read_data_RNO_2[29]:A, 
  Timer_2/timer_0/controlReg[29]:Q, 
  Timer_2/timer_0/controlReg_RNO_0[29]:B.
NET Timer_2/timer_0/N_167;  Timer_2/timer_0/controlReg_RNO[30]:A, 
  Timer_2/timer_0/controlReg_RNO_0[30]:Y.
NET Timer_2/timer_0/N_168;  Timer_2/timer_0/controlReg_RNO[31]:A, 
  Timer_2/timer_0/controlReg_RNO_0[31]:Y.
NET Timer_2/timer_0/N_169;  Timer_2/timer_0/compareReg_RNO[0]:A, 
  Timer_2/timer_0/compareReg_RNO_0[0]:Y.
NET Timer_2/timer_0/compareReg[0];  
  Timer_2/timer_0/bus_read_data_RNO_3[0]:A, 
  Timer_2/timer_0/compareReg_RNO_0[0]:B, 
  Timer_2/timer_0/compareReg[0]:Q, 
  Timer_2/timer_0/compareReg_RNILBJA[0]:A.
NET Timer_2/timer_0/N_171;  Timer_2/timer_0/compareReg_RNO[2]:A, 
  Timer_2/timer_0/compareReg_RNO_0[2]:Y.
NET Timer_2/timer_0/compareReg[2];  
  Timer_2/timer_0/compareReg_RNIPBJA[2]:A, 
  Timer_2/timer_0/compareReg_RNO_0[2]:B, 
  Timer_2/timer_0/compareReg[2]:Q, 
  Timer_2/timer_0/bus_read_data_RNO_1[2]:A.
NET Timer_2/timer_0/N_172;  Timer_2/timer_0/compareReg_RNO[3]:A, 
  Timer_2/timer_0/compareReg_RNO_0[3]:Y.
NET Timer_2/timer_0/N_173;  Timer_2/timer_0/compareReg_RNO[4]:A, 
  Timer_2/timer_0/compareReg_RNO_0[4]:Y.
NET Timer_2/timer_0/compareReg[4];  
  Timer_2/timer_0/bus_read_data_RNO_1[4]:A, 
  Timer_2/timer_0/compareReg[4]:Q, 
  Timer_2/timer_0/compareReg_RNITBJA[4]:A, 
  Timer_2/timer_0/compareReg_RNO_0[4]:B.
NET Timer_2/timer_0/N_174;  Timer_2/timer_0/compareReg_RNO[5]:A, 
  Timer_2/timer_0/compareReg_RNO_0[5]:Y.
NET Timer_2/timer_0/compareReg[5];  
  Timer_2/timer_0/bus_read_data_RNO_1[5]:A, 
  Timer_2/timer_0/compareReg_RNIVBJA[5]:A, 
  Timer_2/timer_0/compareReg[5]:Q, 
  Timer_2/timer_0/compareReg_RNO_0[5]:B.
NET Timer_2/timer_0/N_175;  Timer_2/timer_0/compareReg_RNO[6]:A, 
  Timer_2/timer_0/compareReg_RNO_0[6]:Y.
NET Timer_2/timer_0/compareReg[6];  
  Timer_2/timer_0/bus_read_data_RNO_1[6]:A, 
  Timer_2/timer_0/compareReg_RNI1CJA[6]:A, 
  Timer_2/timer_0/compareReg[6]:Q, 
  Timer_2/timer_0/compareReg_RNO_0[6]:B.
NET Timer_2/timer_0/N_176;  Timer_2/timer_0/compareReg_RNO[7]:A, 
  Timer_2/timer_0/compareReg_RNO_0[7]:Y.
NET Timer_2/timer_0/compareReg[7];  
  Timer_2/timer_0/bus_read_data_RNO_1[7]:A, 
  Timer_2/timer_0/compareReg[7]:Q, 
  Timer_2/timer_0/compareReg_RNO_0[7]:B, 
  Timer_2/timer_0/compareReg_RNI3CJA[7]:A.
NET Timer_2/timer_0/N_177;  Timer_2/timer_0/compareReg_RNO[8]:A, 
  Timer_2/timer_0/compareReg_RNO_0[8]:Y.
NET Timer_2/timer_0/N_178;  Timer_2/timer_0/compareReg_RNO[9]:A, 
  Timer_2/timer_0/compareReg_RNO_0[9]:Y.
NET Timer_2/timer_0/N_179;  Timer_2/timer_0/compareReg_RNO[10]:A, 
  Timer_2/timer_0/compareReg_RNO_0[10]:Y.
NET Timer_2/timer_0/compareReg[10];  
  Timer_2/timer_0/bus_read_data_RNO_1[10]:A, 
  Timer_2/timer_0/compareReg_RNO_0[10]:B, 
  Timer_2/timer_0/compareReg[10]:Q, 
  Timer_2/timer_0/compareReg_RNINMCC[10]:A.
NET Timer_2/timer_0/N_180;  Timer_2/timer_0/compareReg_RNO[11]:A, 
  Timer_2/timer_0/compareReg_RNO_0[11]:Y.
NET Timer_2/timer_0/compareReg[11];  
  Timer_2/timer_0/compareReg_RNIPUCC[11]:A, 
  Timer_2/timer_0/compareReg_RNO_0[11]:B, 
  Timer_2/timer_0/bus_read_data_RNO_1[11]:A, 
  Timer_2/timer_0/compareReg[11]:Q.
NET Timer_2/timer_0/N_181;  Timer_2/timer_0/compareReg_RNO[12]:A, 
  Timer_2/timer_0/compareReg_RNO_0[12]:Y.
NET Timer_2/timer_0/N_182;  Timer_2/timer_0/compareReg_RNO[13]:A, 
  Timer_2/timer_0/compareReg_RNO_0[13]:Y.
NET Timer_2/timer_0/compareReg[13];  
  Timer_2/timer_0/bus_read_data_RNO_3[13]:A, 
  Timer_2/timer_0/compareReg[13]:Q, 
  Timer_2/timer_0/compareReg_RNO_0[13]:B, 
  Timer_2/timer_0/compareReg_RNITEDC[13]:A.
NET Timer_2/timer_0/N_183;  Timer_2/timer_0/compareReg_RNO[14]:A, 
  Timer_2/timer_0/compareReg_RNO_0[14]:Y.
NET Timer_2/timer_0/compareReg[14];  
  Timer_2/timer_0/compareReg_RNIVMDC[14]:A, 
  Timer_2/timer_0/compareReg[14]:Q, 
  Timer_2/timer_0/compareReg_RNO_0[14]:B, 
  Timer_2/timer_0/bus_read_data_RNO_1[14]:A.
NET Timer_2/timer_0/N_184;  Timer_2/timer_0/compareReg_RNO[15]:A, 
  Timer_2/timer_0/compareReg_RNO_0[15]:Y.
NET Timer_2/timer_0/compareReg[15];  
  Timer_2/timer_0/bus_read_data_RNO_1[15]:A, 
  Timer_2/timer_0/compareReg[15]:Q, 
  Timer_2/timer_0/compareReg_RNI1VDC[15]:A, 
  Timer_2/timer_0/compareReg_RNO_0[15]:B.
NET Timer_2/timer_0/N_185;  Timer_2/timer_0/compareReg_RNO[16]:A, 
  Timer_2/timer_0/compareReg_RNO_0[16]:Y.
NET Timer_2/timer_0/N_186;  Timer_2/timer_0/compareReg_RNO[17]:A, 
  Timer_2/timer_0/compareReg_RNO_0[17]:Y.
NET Timer_2/timer_0/compareReg[17];  
  Timer_2/timer_0/bus_read_data_RNO_1[17]:A, 
  Timer_2/timer_0/compareReg[17]:Q, 
  Timer_2/timer_0/compareReg_RNO_0[17]:B, 
  Timer_2/timer_0/compareReg_RNI5FEC[17]:A.
NET Timer_2/timer_0/N_369;  Timer_2/timer_0/compareReg_RNO_0[28]:
  S, Timer_2/timer_0/compareReg_RNO_0[19]:S, 
  Timer_2/timer_0/compareReg_RNO_0[22]:S, 
  Timer_2/timer_0/compareReg_RNO_0[24]:S, 
  Timer_2/timer_0/compareReg_RNO_0[31]:S, 
  Timer_2/timer_0/compareReg_RNO_0[27]:S, 
  Timer_2/timer_0/compareReg_1_sqmuxa_i:Y, 
  Timer_2/timer_0/compareReg_RNO_0[25]:S, 
  Timer_2/timer_0/compareReg_RNO_0[29]:S, 
  Timer_2/timer_0/compareReg_RNO_0[18]:S, 
  Timer_2/timer_0/compareReg_RNO_0[1]:S, 
  Timer_2/timer_0/compareReg_RNO_0[20]:S, 
  Timer_2/timer_0/compareReg_RNO_0[17]:S, 
  Timer_2/timer_0/compareReg_RNO_0[26]:S, 
  Timer_2/timer_0/compareReg_RNO_0[21]:S, 
  Timer_2/timer_0/compareReg_RNO_0[23]:S, 
  Timer_2/timer_0/compareReg_RNO_0[30]:S.
NET Timer_2/timer_0/N_187;  Timer_2/timer_0/compareReg_RNO[18]:A, 
  Timer_2/timer_0/compareReg_RNO_0[18]:Y.
NET Timer_2/timer_0/N_188;  Timer_2/timer_0/compareReg_RNO[19]:A, 
  Timer_2/timer_0/compareReg_RNO_0[19]:Y.
NET Timer_2/timer_0/compareReg[19];  
  Timer_2/timer_0/compareReg_RNI9VEC[19]:A, 
  Timer_2/timer_0/compareReg_RNO_0[19]:B, 
  Timer_2/timer_0/bus_read_data_RNO_1[19]:A, 
  Timer_2/timer_0/compareReg[19]:Q.
NET Timer_2/timer_0/N_189;  Timer_2/timer_0/compareReg_RNO[20]:A, 
  Timer_2/timer_0/compareReg_RNO_0[20]:Y.
NET Timer_2/timer_0/compareReg[20];  
  Timer_2/timer_0/compareReg_RNIPMCC[20]:A, 
  Timer_2/timer_0/compareReg_RNO_0[20]:B, 
  Timer_2/timer_0/compareReg[20]:Q, 
  Timer_2/timer_0/bus_read_data_RNO_1[20]:A.
NET Timer_2/timer_0/N_190;  Timer_2/timer_0/compareReg_RNO[21]:A, 
  Timer_2/timer_0/compareReg_RNO_0[21]:Y.
NET Timer_2/timer_0/compareReg[21];  
  Timer_2/timer_0/bus_read_data_RNO_1[21]:A, 
  Timer_2/timer_0/compareReg_RNO_0[21]:B, 
  Timer_2/timer_0/compareReg_RNIRUCC[21]:A, 
  Timer_2/timer_0/compareReg[21]:Q.
NET Timer_2/timer_0/N_191;  Timer_2/timer_0/compareReg_RNO[22]:A, 
  Timer_2/timer_0/compareReg_RNO_0[22]:Y.
NET Timer_2/timer_0/N_192;  Timer_2/timer_0/compareReg_RNO[23]:A, 
  Timer_2/timer_0/compareReg_RNO_0[23]:Y.
NET Timer_2/timer_0/compareReg[23];  
  Timer_2/timer_0/compareReg_RNIVEDC[23]:A, 
  Timer_2/timer_0/compareReg[23]:Q, 
  Timer_2/timer_0/bus_read_data_RNO_3[23]:A, 
  Timer_2/timer_0/compareReg_RNO_0[23]:B.
NET Timer_2/timer_0/N_193;  Timer_2/timer_0/compareReg_RNO[24]:A, 
  Timer_2/timer_0/compareReg_RNO_0[24]:Y.
NET Timer_2/timer_0/N_194;  Timer_2/timer_0/compareReg_RNO[25]:A, 
  Timer_2/timer_0/compareReg_RNO_0[25]:Y.
NET Timer_2/timer_0/compareReg[25];  
  Timer_2/timer_0/compareReg_RNI3VDC[25]:A, 
  Timer_2/timer_0/compareReg[25]:Q, 
  Timer_2/timer_0/compareReg_RNO_0[25]:B, 
  Timer_2/timer_0/bus_read_data_RNO_3[25]:A.
NET Timer_2/timer_0/N_195;  Timer_2/timer_0/compareReg_RNO[26]:A, 
  Timer_2/timer_0/compareReg_RNO_0[26]:Y.
NET Timer_2/timer_0/compareReg[26];  
  Timer_2/timer_0/compareReg_RNI57EC[26]:A, 
  Timer_2/timer_0/bus_read_data_RNO_1[26]:A, 
  Timer_2/timer_0/compareReg_RNO_0[26]:B, 
  Timer_2/timer_0/compareReg[26]:Q.
NET Timer_2/timer_0/N_196;  Timer_2/timer_0/compareReg_RNO[27]:A, 
  Timer_2/timer_0/compareReg_RNO_0[27]:Y.
NET Timer_2/timer_0/compareReg[27];  
  Timer_2/timer_0/bus_read_data_RNO_1[27]:A, 
  Timer_2/timer_0/compareReg[27]:Q, 
  Timer_2/timer_0/compareReg_RNO_0[27]:B, 
  Timer_2/timer_0/compareReg_RNI7FEC[27]:A.
NET Timer_2/timer_0/N_197;  Timer_2/timer_0/compareReg_RNO[28]:A, 
  Timer_2/timer_0/compareReg_RNO_0[28]:Y.
NET Timer_2/timer_0/compareReg[28];  
  Timer_2/timer_0/bus_read_data_RNO_1[28]:A, 
  Timer_2/timer_0/compareReg[28]:Q, 
  Timer_2/timer_0/compareReg_RNO_0[28]:B, 
  Timer_2/timer_0/compareReg_RNI9NEC[28]:A.
NET Timer_2/timer_0/N_198;  Timer_2/timer_0/compareReg_RNO[29]:A, 
  Timer_2/timer_0/compareReg_RNO_0[29]:Y.
NET Timer_2/timer_0/compareReg[29];  
  Timer_2/timer_0/bus_read_data_RNO_1[29]:A, 
  Timer_2/timer_0/compareReg_RNO_0[29]:B, 
  Timer_2/timer_0/compareReg_RNIBVEC[29]:A, 
  Timer_2/timer_0/compareReg[29]:Q.
NET Timer_2/timer_0/N_199;  Timer_2/timer_0/compareReg_RNO[30]:A, 
  Timer_2/timer_0/compareReg_RNO_0[30]:Y.
NET Timer_2/timer_0/compareReg[30];  
  Timer_2/timer_0/bus_read_data_RNO_3[30]:A, 
  Timer_2/timer_0/compareReg[30]:Q, 
  Timer_2/timer_0/compareReg_RNIRMCC[30]:A, 
  Timer_2/timer_0/compareReg_RNO_0[30]:B.
NET Timer_2/timer_0/N_200;  Timer_2/timer_0/compareReg_RNO[31]:A, 
  Timer_2/timer_0/compareReg_RNO_0[31]:Y.
NET Timer_2/timer_0/compareReg[31];  
  Timer_2/timer_0/bus_read_data_RNO_3[31]:A, 
  Timer_2/timer_0/compareReg[31]:Q, 
  Timer_2/timer_0/compareReg_RNO_0[31]:B, 
  Timer_2/timer_0/compareReg_RNITUCC[31]:A.
NET Timer_2/timer_0/controlReg[0];  
  Timer_2/timer_0/bus_read_data_RNO_4[0]:A, 
  Timer_2/timer_0/timer_interrupt_RNO_2:C, 
  Timer_2/timer_0/controlReg[0]:Q, 
  Timer_2/timer_0/controlReg_RNO_0[0]:B, 
  Timer_2/timer_0/controlReg_RNIT62K[0]:A, 
  Timer_2/timer_0/controlReg_RNIISTJ[0]:A.
NET Timer_2/timer_0/controlReg_RNO_0[14];  
  Timer_2/timer_0/controlReg[14]:D, 
  Timer_2/timer_0/controlReg_RNO[14]:Y.
NET Timer_2/timer_0/controlReg_RNO_0[15];  
  Timer_2/timer_0/controlReg[15]:D, 
  Timer_2/timer_0/controlReg_RNO[15]:Y.
NET Timer_2/timer_0/controlReg_RNO_0[17];  
  Timer_2/timer_0/controlReg[17]:D, 
  Timer_2/timer_0/controlReg_RNO[17]:Y.
NET Timer_2/timer_0/controlReg_RNO_0[18];  
  Timer_2/timer_0/controlReg[18]:D, 
  Timer_2/timer_0/controlReg_RNO[18]:Y.
NET Timer_2/timer_0/controlReg_RNO_0[19];  
  Timer_2/timer_0/controlReg[19]:D, 
  Timer_2/timer_0/controlReg_RNO[19]:Y.
NET Timer_2/timer_0/controlReg_RNO_0[20];  
  Timer_2/timer_0/controlReg[20]:D, 
  Timer_2/timer_0/controlReg_RNO[20]:Y.
NET Timer_2/timer_0/controlReg_RNO_0[21];  
  Timer_2/timer_0/controlReg[21]:D, 
  Timer_2/timer_0/controlReg_RNO[21]:Y.
NET Timer_2/timer_0/controlReg_RNO_0[22];  
  Timer_2/timer_0/controlReg[22]:D, 
  Timer_2/timer_0/controlReg_RNO[22]:Y.
NET Timer_2/timer_0/controlReg_RNO_0[23];  
  Timer_2/timer_0/controlReg[23]:D, 
  Timer_2/timer_0/controlReg_RNO[23]:Y.
NET Timer_2/timer_0/controlReg_RNO_0[24];  
  Timer_2/timer_0/controlReg[24]:D, 
  Timer_2/timer_0/controlReg_RNO[24]:Y.
NET Timer_2/timer_0/controlReg_RNO_0[25];  
  Timer_2/timer_0/controlReg[25]:D, 
  Timer_2/timer_0/controlReg_RNO[25]:Y.
NET Timer_2/timer_0/controlReg_RNO_0[26];  
  Timer_2/timer_0/controlReg[26]:D, 
  Timer_2/timer_0/controlReg_RNO[26]:Y.
NET Timer_2/timer_0/controlReg_RNO_0[27];  
  Timer_2/timer_0/controlReg[27]:D, 
  Timer_2/timer_0/controlReg_RNO[27]:Y.
NET Timer_2/timer_0/controlReg_RNO_0[28];  
  Timer_2/timer_0/controlReg[28]:D, 
  Timer_2/timer_0/controlReg_RNO[28]:Y.
NET Timer_2/timer_0/controlReg_RNO_0[29];  
  Timer_2/timer_0/controlReg[29]:D, 
  Timer_2/timer_0/controlReg_RNO[29]:Y.
NET Timer_2/timer_0/controlReg_RNO_0[30];  
  Timer_2/timer_0/controlReg[30]:D, 
  Timer_2/timer_0/controlReg_RNO[30]:Y.
NET Timer_2/timer_0/controlReg_RNO_0[31];  
  Timer_2/timer_0/controlReg[31]:D, 
  Timer_2/timer_0/controlReg_RNO[31]:Y.
NET Timer_2/timer_0/overflowReg_RNO_0[0];  
  Timer_2/timer_0/overflowReg[0]:D, 
  Timer_2/timer_0/overflowReg_RNO[0]:Y.
NET Timer_2/timer_0/overflowReg_RNO_0[3];  
  Timer_2/timer_0/overflowReg[3]:D, 
  Timer_2/timer_0/overflowReg_RNO[3]:Y.
NET Timer_2/timer_0/overflowReg_RNO_0[4];  
  Timer_2/timer_0/overflowReg[4]:D, 
  Timer_2/timer_0/overflowReg_RNO[4]:Y.
NET Timer_2/timer_0/N_72;  Timer_2/timer_0/overflowReg[5]:D, 
  Timer_2/timer_0/overflowReg_RNO[5]:Y.
NET Timer_2/timer_0/N_74;  Timer_2/timer_0/overflowReg[6]:D, 
  Timer_2/timer_0/overflowReg_RNO[6]:Y.
NET Timer_2/timer_0/N_76;  Timer_2/timer_0/overflowReg[7]:D, 
  Timer_2/timer_0/overflowReg_RNO[7]:Y.
NET Timer_2/timer_0/N_78;  Timer_2/timer_0/overflowReg[8]:D, 
  Timer_2/timer_0/overflowReg_RNO[8]:Y.
NET Timer_2/timer_0/N_80;  Timer_2/timer_0/overflowReg[9]:D, 
  Timer_2/timer_0/overflowReg_RNO[9]:Y.
NET Timer_2/timer_0/N_82;  Timer_2/timer_0/overflowReg[10]:D, 
  Timer_2/timer_0/overflowReg_RNO[10]:Y.
NET Timer_2/timer_0/N_84;  Timer_2/timer_0/overflowReg[11]:D, 
  Timer_2/timer_0/overflowReg_RNO[11]:Y.
NET Timer_2/timer_0/N_86;  Timer_2/timer_0/overflowReg[12]:D, 
  Timer_2/timer_0/overflowReg_RNO[12]:Y.
NET Timer_2/timer_0/N_88;  Timer_2/timer_0/overflowReg[13]:D, 
  Timer_2/timer_0/overflowReg_RNO[13]:Y.
NET Timer_2/timer_0/N_90;  Timer_2/timer_0/overflowReg[14]:D, 
  Timer_2/timer_0/overflowReg_RNO[14]:Y.
NET Timer_2/timer_0/N_92;  Timer_2/timer_0/overflowReg[15]:D, 
  Timer_2/timer_0/overflowReg_RNO[15]:Y.
NET Timer_2/timer_0/N_96;  Timer_2/timer_0/overflowReg[17]:D, 
  Timer_2/timer_0/overflowReg_RNO[17]:Y.
NET Timer_2/timer_0/N_98;  Timer_2/timer_0/overflowReg[18]:D, 
  Timer_2/timer_0/overflowReg_RNO[18]:Y.
NET Timer_2/timer_0/N_100;  Timer_2/timer_0/overflowReg[19]:D, 
  Timer_2/timer_0/overflowReg_RNO[19]:Y.
NET Timer_2/timer_0/N_102;  Timer_2/timer_0/overflowReg[20]:D, 
  Timer_2/timer_0/overflowReg_RNO[20]:Y.
NET Timer_2/timer_0/overflowReg_RNO_0[21];  
  Timer_2/timer_0/overflowReg[21]:D, 
  Timer_2/timer_0/overflowReg_RNO[21]:Y.
NET Timer_2/timer_0/overflowReg_RNO_0[22];  
  Timer_2/timer_0/overflowReg[22]:D, 
  Timer_2/timer_0/overflowReg_RNO[22]:Y.
NET Timer_2/timer_0/overflowReg_RNO_0[23];  
  Timer_2/timer_0/overflowReg[23]:D, 
  Timer_2/timer_0/overflowReg_RNO[23]:Y.
NET Timer_2/timer_0/overflowReg_RNO_0[24];  
  Timer_2/timer_0/overflowReg[24]:D, 
  Timer_2/timer_0/overflowReg_RNO[24]:Y.
NET Timer_2/timer_0/overflowReg_RNO_0[25];  
  Timer_2/timer_0/overflowReg[25]:D, 
  Timer_2/timer_0/overflowReg_RNO[25]:Y.
NET Timer_2/timer_0/overflowReg_RNO_0[26];  
  Timer_2/timer_0/overflowReg[26]:D, 
  Timer_2/timer_0/overflowReg_RNO[26]:Y.
NET Timer_2/timer_0/overflowReg_RNO_0[27];  
  Timer_2/timer_0/overflowReg[27]:D, 
  Timer_2/timer_0/overflowReg_RNO[27]:Y.
NET Timer_2/timer_0/overflowReg_RNO_0[28];  
  Timer_2/timer_0/overflowReg[28]:D, 
  Timer_2/timer_0/overflowReg_RNO[28]:Y.
NET Timer_2/timer_0/overflowReg_RNO_0[29];  
  Timer_2/timer_0/overflowReg[29]:D, 
  Timer_2/timer_0/overflowReg_RNO[29]:Y.
NET Timer_2/timer_0/overflowReg_RNO_0[30];  
  Timer_2/timer_0/overflowReg[30]:D, 
  Timer_2/timer_0/overflowReg_RNO[30]:Y.
NET Timer_2/timer_0/overflowReg_RNO_0[31];  
  Timer_2/timer_0/overflowReg[31]:D, 
  Timer_2/timer_0/overflowReg_RNO[31]:Y.
NET Timer_2/timer_0/interrupt_status_RNO_0[0];  
  Timer_2/timer_0/interrupt_status[0]:D, 
  Timer_2/timer_0/interrupt_status_RNO[0]:Y.
NET Timer_2/timer_0/overflowReg[16];  
  Timer_2/timer_0/overflowReg_RNI664F[16]:A, 
  Timer_2/timer_0/bus_read_data_RNO_1[16]:A, 
  Timer_2/timer_0/overflowReg_RNO_0[16]:A, 
  Timer_2/timer_0/overflowReg[16]:Q.
NET Timer_2/timer_0/counterReg[31];  
  Timer_2/timer_0/counterReg_RNO[31]:A, 
  Timer_2/timer_0/counterReg[31]:Q, 
  Timer_2/timer_0/bus_read_data_RNO_0[31]:A, 
  Timer_2/timer_0/overflowReg_RNI4Q3F[31]:B, 
  Timer_2/timer_0/compareReg_RNITUCC[31]:B.
NET Timer_2/timer_0/N_522;  Timer_2/timer_0/counterReg[0]:D, 
  Timer_2/timer_0/counterReg_RNO[0]:Y.
NET Timer_2/timer_0/N_59;  Timer_2/timer_0/counterReg[31]:D, 
  Timer_2/timer_0/counterReg_RNO[31]:Y.
NET Timer_2/timer_0/overflowReg[2];  
  Timer_2/timer_0/bus_read_data_RNO_3[2]:A, 
  Timer_2/timer_0/overflowReg_RNO_0[2]:A, 
  Timer_2/timer_0/overflowReg[2]:Q, 
  Timer_2/timer_0/overflowReg_RNIA58N[2]:A.
NET Timer_2/timer_0/N_22;  Timer_2/timer_0/counterReg[2]:D, 
  Timer_2/timer_0/counterReg_RNO[2]:Y.
NET Timer_2/timer_0/N_24;  Timer_2/timer_0/counterReg[3]:D, 
  Timer_2/timer_0/counterReg_RNO[3]:Y.
NET Timer_2/timer_0/N_56;  Timer_2/timer_0/counterReg_RNI6E841[3]:
  B, Timer_2/timer_0/counterReg_RNO[3]:B, 
  Timer_2/timer_0/counterReg_RNIJA6R[2]:Y.
NET Timer_2/timer_0/N_26;  Timer_2/timer_0/counterReg[4]:D, 
  Timer_2/timer_0/counterReg_RNO[4]:Y.
NET Timer_2/timer_0/N_553;  Timer_2/timer_0/counterReg_RNO[4]:B, 
  Timer_2/timer_0/counterReg_RNI6E841[3]:Y, 
  Timer_2/timer_0/counterReg_RNIQHAD1[4]:B.
NET Timer_2/timer_0/N_28;  Timer_2/timer_0/counterReg[5]:D, 
  Timer_2/timer_0/counterReg_RNO[5]:Y.
NET Timer_2/timer_0/N_58;  Timer_2/timer_0/counterReg_RNIFLCM1[5]:
  B, Timer_2/timer_0/counterReg_RNIQHAD1[4]:Y, 
  Timer_2/timer_0/counterReg_RNO[5]:B.
NET Timer_2/timer_0/N_30;  Timer_2/timer_0/counterReg[6]:D, 
  Timer_2/timer_0/counterReg_RNO[6]:Y.
NET Timer_2/timer_0/N_60;  Timer_2/timer_0/counterReg_RNO[6]:B, 
  Timer_2/timer_0/counterReg_RNIFLCM1[5]:Y, 
  Timer_2/timer_0/counterReg_RNI5PEV1[6]:B.
NET Timer_2/timer_0/compareReg_RNO_0[0];  
  Timer_2/timer_0/compareReg[0]:D, 
  Timer_2/timer_0/compareReg_RNO[0]:Y.
NET Timer_2/timer_0/compareReg_RNO_0[2];  
  Timer_2/timer_0/compareReg[2]:D, 
  Timer_2/timer_0/compareReg_RNO[2]:Y.
NET Timer_2/timer_0/compareReg_RNO_0[3];  
  Timer_2/timer_0/compareReg[3]:D, 
  Timer_2/timer_0/compareReg_RNO[3]:Y.
NET Timer_2/timer_0/compareReg_RNO_0[4];  
  Timer_2/timer_0/compareReg[4]:D, 
  Timer_2/timer_0/compareReg_RNO[4]:Y.
NET Timer_2/timer_0/compareReg_RNO_0[5];  
  Timer_2/timer_0/compareReg[5]:D, 
  Timer_2/timer_0/compareReg_RNO[5]:Y.
NET Timer_2/timer_0/controlReg_RNO_0[2];  
  Timer_2/timer_0/controlReg[2]:D, 
  Timer_2/timer_0/controlReg_RNO[2]:Y.
NET Timer_2/timer_0/controlReg_RNO_0[3];  
  Timer_2/timer_0/controlReg[3]:D, 
  Timer_2/timer_0/controlReg_RNO[3]:Y.
NET Timer_2/timer_0/controlReg_RNO_0[4];  
  Timer_2/timer_0/controlReg[4]:D, 
  Timer_2/timer_0/controlReg_RNO[4]:Y.
NET Timer_2/timer_0/controlReg_RNO_0[5];  
  Timer_2/timer_0/controlReg[5]:D, 
  Timer_2/timer_0/controlReg_RNO[5]:Y.
NET Timer_2/timer_0/controlReg_RNO_0[6];  
  Timer_2/timer_0/controlReg[6]:D, 
  Timer_2/timer_0/controlReg_RNO[6]:Y.
NET Timer_2/timer_0/controlReg_RNO_0[7];  
  Timer_2/timer_0/controlReg[7]:D, 
  Timer_2/timer_0/controlReg_RNO[7]:Y.
NET Timer_2/timer_0/controlReg_RNO_0[8];  
  Timer_2/timer_0/controlReg[8]:D, 
  Timer_2/timer_0/controlReg_RNO[8]:Y.
NET Timer_2/timer_0/controlReg_RNO_0[9];  
  Timer_2/timer_0/controlReg[9]:D, 
  Timer_2/timer_0/controlReg_RNO[9]:Y.
NET Timer_2/timer_0/controlReg_RNO_0[10];  
  Timer_2/timer_0/controlReg[10]:D, 
  Timer_2/timer_0/controlReg_RNO[10]:Y.
NET Timer_2/timer_0/controlReg_RNO_0[11];  
  Timer_2/timer_0/controlReg[11]:D, 
  Timer_2/timer_0/controlReg_RNO[11]:Y.
NET Timer_2/timer_0/controlReg_RNO_0[12];  
  Timer_2/timer_0/controlReg[12]:D, 
  Timer_2/timer_0/controlReg_RNO[12]:Y.
NET Timer_2/timer_0/compareReg_RNO_0[19];  
  Timer_2/timer_0/compareReg[19]:D, 
  Timer_2/timer_0/compareReg_RNO[19]:Y.
NET Timer_2/timer_0/compareReg_RNO_0[20];  
  Timer_2/timer_0/compareReg[20]:D, 
  Timer_2/timer_0/compareReg_RNO[20]:Y.
NET Timer_2/timer_0/compareReg_RNO_0[21];  
  Timer_2/timer_0/compareReg[21]:D, 
  Timer_2/timer_0/compareReg_RNO[21]:Y.
NET Timer_2/timer_0/compareReg_RNO_0[22];  
  Timer_2/timer_0/compareReg[22]:D, 
  Timer_2/timer_0/compareReg_RNO[22]:Y.
NET Timer_2/timer_0/compareReg_RNO_0[23];  
  Timer_2/timer_0/compareReg[23]:D, 
  Timer_2/timer_0/compareReg_RNO[23]:Y.
NET Timer_2/timer_0/compareReg_RNO_0[24];  
  Timer_2/timer_0/compareReg[24]:D, 
  Timer_2/timer_0/compareReg_RNO[24]:Y.
NET Timer_2/timer_0/compareReg_RNO_0[25];  
  Timer_2/timer_0/compareReg[25]:D, 
  Timer_2/timer_0/compareReg_RNO[25]:Y.
NET Timer_2/timer_0/compareReg_RNO_0[26];  
  Timer_2/timer_0/compareReg[26]:D, 
  Timer_2/timer_0/compareReg_RNO[26]:Y.
NET Timer_2/timer_0/compareReg_RNO_0[27];  
  Timer_2/timer_0/compareReg[27]:D, 
  Timer_2/timer_0/compareReg_RNO[27]:Y.
NET Timer_2/timer_0/compareReg_RNO_0[28];  
  Timer_2/timer_0/compareReg[28]:D, 
  Timer_2/timer_0/compareReg_RNO[28]:Y.
NET Timer_2/timer_0/compareReg_RNO_0[29];  
  Timer_2/timer_0/compareReg[29]:D, 
  Timer_2/timer_0/compareReg_RNO[29]:Y.
NET Timer_2/timer_0/compareReg_RNO_0[30];  
  Timer_2/timer_0/compareReg[30]:D, 
  Timer_2/timer_0/compareReg_RNO[30]:Y.
NET Timer_2/timer_0/compareReg_RNO_0[31];  
  Timer_2/timer_0/compareReg[31]:D, 
  Timer_2/timer_0/compareReg_RNO[31]:Y.
NET Timer_2/timer_0/compareReg_RNO_0[6];  
  Timer_2/timer_0/compareReg[6]:D, 
  Timer_2/timer_0/compareReg_RNO[6]:Y.
NET Timer_2/timer_0/compareReg_RNO_0[7];  
  Timer_2/timer_0/compareReg[7]:D, 
  Timer_2/timer_0/compareReg_RNO[7]:Y.
NET Timer_2/timer_0/compareReg_RNO_0[8];  
  Timer_2/timer_0/compareReg[8]:D, 
  Timer_2/timer_0/compareReg_RNO[8]:Y.
NET Timer_2/timer_0/compareReg_RNO_0[9];  
  Timer_2/timer_0/compareReg[9]:D, 
  Timer_2/timer_0/compareReg_RNO[9]:Y.
NET Timer_2/timer_0/compareReg_RNO_0[10];  
  Timer_2/timer_0/compareReg[10]:D, 
  Timer_2/timer_0/compareReg_RNO[10]:Y.
NET Timer_2/timer_0/compareReg_RNO_0[11];  
  Timer_2/timer_0/compareReg[11]:D, 
  Timer_2/timer_0/compareReg_RNO[11]:Y.
NET Timer_2/timer_0/compareReg_RNO_0[12];  
  Timer_2/timer_0/compareReg[12]:D, 
  Timer_2/timer_0/compareReg_RNO[12]:Y.
NET Timer_2/timer_0/compareReg_RNO_0[13];  
  Timer_2/timer_0/compareReg[13]:D, 
  Timer_2/timer_0/compareReg_RNO[13]:Y.
NET Timer_2/timer_0/compareReg_RNO_0[14];  
  Timer_2/timer_0/compareReg[14]:D, 
  Timer_2/timer_0/compareReg_RNO[14]:Y.
NET Timer_2/timer_0/compareReg_RNO_0[15];  
  Timer_2/timer_0/compareReg[15]:D, 
  Timer_2/timer_0/compareReg_RNO[15]:Y.
NET Timer_2/timer_0/compareReg_RNO_0[16];  
  Timer_2/timer_0/compareReg[16]:D, 
  Timer_2/timer_0/compareReg_RNO[16]:Y.
NET Timer_2/timer_0/compareReg_RNO_0[17];  
  Timer_2/timer_0/compareReg[17]:D, 
  Timer_2/timer_0/compareReg_RNO[17]:Y.
NET Timer_2/timer_0/compareReg_RNO_0[18];  
  Timer_2/timer_0/compareReg[18]:D, 
  Timer_2/timer_0/compareReg_RNO[18]:Y.
NET Timer_2/timer_0/controlReg[13];  
  Timer_2/timer_0/bus_read_data_RNO_2[13]:A, 
  Timer_2/timer_0/controlReg[13]:Q, 
  Timer_2/timer_0/controlReg_RNO_0[13]:B.
NET Timer_2/timer_0/controlReg[16];  
  Timer_2/timer_0/bus_read_data_RNO_2[16]:A, 
  Timer_2/timer_0/controlReg[16]:Q, 
  Timer_2/timer_0/controlReg_RNO_0[16]:B.
NET Timer_2/timer_0/N_94;  Timer_2/timer_0/overflowReg[16]:D, 
  Timer_2/timer_0/overflowReg_RNO[16]:Y.
NET Timer_2/timer_0/N_121;  Timer_2/timer_0/overflowReg_RNO[16]:A, 
  Timer_2/timer_0/overflowReg_RNO_0[16]:Y.
NET Timer_2/timer_0/controlReg_RNO_0[16];  
  Timer_2/timer_0/controlReg[16]:D, 
  Timer_2/timer_0/controlReg_RNO[16]:Y.
NET Timer_2/timer_0/N_153;  Timer_2/timer_0/controlReg_RNO[16]:A, 
  Timer_2/timer_0/controlReg_RNO_0[16]:Y.
NET Timer_2/timer_0/controlReg_RNO_0[13];  
  Timer_2/timer_0/controlReg[13]:D, 
  Timer_2/timer_0/controlReg_RNO[13]:Y.
NET Timer_2/timer_0/N_150;  Timer_2/timer_0/controlReg_RNO[13]:A, 
  Timer_2/timer_0/controlReg_RNO_0[13]:Y.
NET Timer_2/timer_0/controlReg_RNO_0[0];  
  Timer_2/timer_0/controlReg[0]:D, 
  Timer_2/timer_0/controlReg_RNO[0]:Y.
NET Timer_2/timer_0/N_137;  Timer_2/timer_0/controlReg_RNO[0]:A, 
  Timer_2/timer_0/controlReg_RNO_0[0]:Y.
NET Timer_2/timer_0/reset_interrupt_1_sqmuxa;  
  Timer_2/timer_0/reset_interrupt_RNO_0:A, 
  Timer_2/timer_0/reset_interrupt_RNO_1:Y.
NET Timer_2/timer_0/reset_interrupt_RNO_0;  
  Timer_2/timer_0/reset_interrupt:D, 
  Timer_2/timer_0/reset_interrupt_RNO:Y.
NET Timer_2/timer_0/N_71;  Timer_2/timer_0/reset_interrupt_RNO:A, 
  Timer_2/timer_0/reset_interrupt_RNO_0:Y.
NET Timer_2/timer_0/un1_bus_write_en_1;  
  Timer_2/timer_0/reset_interrupt_RNO_0:S, 
  Timer_2/timer_0/reset_interrupt_RNO_2:Y.
NET Timer_2/timer_0/counterRege;  Timer_2/timer_0/counterReg[2]:E, 
  Timer_2/timer_0/counterReg[7]:E, Timer_2/timer_0/counterReg[31]:
  E, Timer_2/timer_0/counterReg[4]:E, 
  Timer_2/timer_0/counterReg[9]:E, Timer_2/timer_0/counterReg[3]:
  E, Timer_2/timer_0/counterReg[30]:E, 
  Timer_2/timer_0/counterReg[28]:E, 
  Timer_2/timer_0/counterReg[29]:E, 
  Timer_2/timer_0/counterReg[27]:E, Timer_2/timer_0/counterReg[8]:
  E, Timer_2/timer_0/counterReg[24]:E, 
  Timer_2/timer_0/counterReg[5]:E, Timer_2/timer_0/counterReg[25]:
  E, Timer_2/timer_0/counterReg[26]:E, 
  Timer_2/timer_0/overflowReset_RNIJTPF1:Y, 
  Timer_2/timer_0/counterReg[6]:E.
NET Timer_2/timer_0/counterReg_2_sqmuxa;  
  Timer_2/timer_0/timer_interrupt_RNO_0:S, 
  Timer_2/timer_0/timer_interrupt_RNO_2:Y.
NET Timer_2/timer_0/controlReg_RNO_0[1];  
  Timer_2/timer_0/controlReg[1]:D, 
  Timer_2/timer_0/controlReg_RNO[1]:Y.
NET Timer_2/timer_0/N_138;  Timer_2/timer_0/controlReg_RNO[1]:A, 
  Timer_2/timer_0/controlReg_RNO_0[1]:Y.
NET Timer_2/timer_0/compareReg_RNO_0[1];  
  Timer_2/timer_0/compareReg[1]:D, 
  Timer_2/timer_0/compareReg_RNO[1]:Y.
NET Timer_2/timer_0/N_170;  Timer_2/timer_0/compareReg_RNO[1]:A, 
  Timer_2/timer_0/compareReg_RNO_0[1]:Y.
NET Timer_2/timer_0/fabint_RNO_0;  Timer_2/timer_0/fabint:D, 
  Timer_2/timer_0/fabint_RNO:Y.
NET Timer_2/timer_0/timer_interrupt;  Timer_2/timer_0/fabint_RNO:
  A, Timer_2/timer_0/timer_interrupt_RNO_0:B, 
  Timer_2/timer_0/timer_interrupt:Q.
NET Timer_2/timer_0/timer_interrupt_RNO_0;  
  Timer_2/timer_0/timer_interrupt:D, 
  Timer_2/timer_0/timer_interrupt_RNO:Y.
NET Timer_2/timer_0/N_70;  Timer_2/timer_0/timer_interrupt_RNO:A, 
  Timer_2/timer_0/timer_interrupt_RNO_0:Y.
NET Timer_2/timer_0/interrupt_status_RNO_0[1];  
  Timer_2/timer_0/interrupt_status[1]:D, 
  Timer_2/timer_0/interrupt_status_RNO[1]:Y.
NET Timer_2/timer_0/N_69;  
  Timer_2/timer_0/interrupt_status_RNO[1]:A, 
  Timer_2/timer_0/interrupt_status_RNO_0[1]:Y.
NET Timer_2/timer_0/overflowReg_RNO_0[2];  
  Timer_2/timer_0/overflowReg[2]:D, 
  Timer_2/timer_0/overflowReg_RNO[2]:Y.
NET Timer_2/timer_0/N_107;  Timer_2/timer_0/overflowReg_RNO[2]:A, 
  Timer_2/timer_0/overflowReg_RNO_0[2]:Y.
NET Timer_2/timer_0/overflowReg_RNO_0[1];  
  Timer_2/timer_0/overflowReg[1]:D, 
  Timer_2/timer_0/overflowReg_RNO[1]:Y.
NET Timer_2/timer_0/N_106;  Timer_2/timer_0/overflowReg_RNO[1]:A, 
  Timer_2/timer_0/overflowReg_RNO_0[1]:Y.
NET Timer_2/timer_0/interrupt_status_11[1];  
  Timer_2/timer_0/interrupt_status_RNO_0[1]:A, 
  Timer_2/timer_0/interrupt_status_RNO_1[1]:Y.
NET Timer_2/timer_0/timer_interrupt_1_sqmuxa;  
  Timer_2/timer_0/timer_interrupt_RNO_0:A, 
  Timer_2/timer_0/timer_interrupt_RNO_1:Y.
NET cc3000fpga_MSS_0/MSS_ADLIB_INST/GPO[11]INT_NET;  
  cc3000fpga_MSS_0/MSS_ADLIB_INST/U_CORE:GPO[11], 
  cc3000fpga_MSS_0/MSS_ADLIB_INST/U_1:PIN1INT; HARDWIRED:hwip.
NET cc3000fpga_MSS_0/MSS_ADLIB_INST/GPI[11]INT_NET;  
  cc3000fpga_MSS_0/MSS_ADLIB_INST/U_CORE:GPI[11], 
  cc3000fpga_MSS_0/MSS_ADLIB_INST/U_1:PIN5INT; HARDWIRED:hwip.
NET cc3000fpga_MSS_0/MSS_ADLIB_INST/GPO[16]INT_NET;  
  cc3000fpga_MSS_0/MSS_ADLIB_INST/U_CORE:GPO[16], 
  cc3000fpga_MSS_0/MSS_ADLIB_INST/U_2:PIN1INT; HARDWIRED:hwip.
NET cc3000fpga_MSS_0/MSS_ADLIB_INST/GPO[17]INT_NET;  
  cc3000fpga_MSS_0/MSS_ADLIB_INST/U_CORE:GPO[17], 
  cc3000fpga_MSS_0/MSS_ADLIB_INST/U_2:PIN2INT; HARDWIRED:hwip.
NET cc3000fpga_MSS_0/MSS_ADLIB_INST/GPO[18]INT_NET;  
  cc3000fpga_MSS_0/MSS_ADLIB_INST/U_CORE:GPO[18], 
  cc3000fpga_MSS_0/MSS_ADLIB_INST/U_2:PIN3INT; HARDWIRED:hwip.
NET cc3000fpga_MSS_0/MSS_ADLIB_INST/GPI[16]INT_NET;  
  cc3000fpga_MSS_0/MSS_ADLIB_INST/U_CORE:GPI[16], 
  cc3000fpga_MSS_0/MSS_ADLIB_INST/U_2:PIN5INT; HARDWIRED:hwip.
NET cc3000fpga_MSS_0/MSS_ADLIB_INST/GPI[17]INT_NET;  
  cc3000fpga_MSS_0/MSS_ADLIB_INST/U_CORE:GPI[17], 
  cc3000fpga_MSS_0/MSS_ADLIB_INST/U_2:PIN4INT; HARDWIRED:hwip.
NET cc3000fpga_MSS_0/MSS_ADLIB_INST/GPI[18]INT_NET;  
  cc3000fpga_MSS_0/MSS_ADLIB_INST/U_CORE:GPI[18], 
  cc3000fpga_MSS_0/MSS_ADLIB_INST/U_2:PIN6INT; HARDWIRED:hwip.
NET cc3000fpga_MSS_0/MSS_ADLIB_INST/GPO[19]INT_NET;  
  cc3000fpga_MSS_0/MSS_ADLIB_INST/U_CORE:GPO[19], 
  cc3000fpga_MSS_0/MSS_ADLIB_INST/U_3:PIN1INT; HARDWIRED:hwip.
NET cc3000fpga_MSS_0/MSS_ADLIB_INST/GPO[20]INT_NET;  
  cc3000fpga_MSS_0/MSS_ADLIB_INST/U_CORE:GPO[20], 
  cc3000fpga_MSS_0/MSS_ADLIB_INST/U_3:PIN2INT; HARDWIRED:hwip.
NET cc3000fpga_MSS_0/MSS_ADLIB_INST/GPO[21]INT_NET;  
  cc3000fpga_MSS_0/MSS_ADLIB_INST/U_CORE:GPO[21], 
  cc3000fpga_MSS_0/MSS_ADLIB_INST/U_3:PIN3INT; HARDWIRED:hwip.
NET cc3000fpga_MSS_0/MSS_ADLIB_INST/GPI[19]INT_NET;  
  cc3000fpga_MSS_0/MSS_ADLIB_INST/U_CORE:GPI[19], 
  cc3000fpga_MSS_0/MSS_ADLIB_INST/U_3:PIN5INT; HARDWIRED:hwip.
NET cc3000fpga_MSS_0/MSS_ADLIB_INST/GPI[20]INT_NET;  
  cc3000fpga_MSS_0/MSS_ADLIB_INST/U_CORE:GPI[20], 
  cc3000fpga_MSS_0/MSS_ADLIB_INST/U_3:PIN4INT; HARDWIRED:hwip.
NET cc3000fpga_MSS_0/MSS_ADLIB_INST/GPI[21]INT_NET;  
  cc3000fpga_MSS_0/MSS_ADLIB_INST/U_CORE:GPI[21], 
  cc3000fpga_MSS_0/MSS_ADLIB_INST/U_3:PIN6INT; HARDWIRED:hwip.
NET cc3000fpga_MSS_0/MSS_ADLIB_INST/GPO[22]INT_NET;  
  cc3000fpga_MSS_0/MSS_ADLIB_INST/U_CORE:GPO[22], 
  cc3000fpga_MSS_0/MSS_ADLIB_INST/U_4:PIN1INT; HARDWIRED:hwip.
NET cc3000fpga_MSS_0/MSS_ADLIB_INST/GPO[23]INT_NET;  
  cc3000fpga_MSS_0/MSS_ADLIB_INST/U_CORE:GPO[23], 
  cc3000fpga_MSS_0/MSS_ADLIB_INST/U_4:PIN2INT; HARDWIRED:hwip.
NET cc3000fpga_MSS_0/MSS_ADLIB_INST/GPO[24]INT_NET;  
  cc3000fpga_MSS_0/MSS_ADLIB_INST/U_CORE:GPO[24], 
  cc3000fpga_MSS_0/MSS_ADLIB_INST/U_4:PIN3INT; HARDWIRED:hwip.
NET cc3000fpga_MSS_0/MSS_ADLIB_INST/GPI[22]INT_NET;  
  cc3000fpga_MSS_0/MSS_ADLIB_INST/U_CORE:GPI[22], 
  cc3000fpga_MSS_0/MSS_ADLIB_INST/U_4:PIN5INT; HARDWIRED:hwip.
NET cc3000fpga_MSS_0/MSS_ADLIB_INST/GPI[23]INT_NET;  
  cc3000fpga_MSS_0/MSS_ADLIB_INST/U_CORE:GPI[23], 
  cc3000fpga_MSS_0/MSS_ADLIB_INST/U_4:PIN4INT; HARDWIRED:hwip.
NET cc3000fpga_MSS_0/MSS_ADLIB_INST/GPI[24]INT_NET;  
  cc3000fpga_MSS_0/MSS_ADLIB_INST/U_CORE:GPI[24], 
  cc3000fpga_MSS_0/MSS_ADLIB_INST/U_4:PIN6INT; HARDWIRED:hwip.
NET cc3000fpga_MSS_0/MSS_ADLIB_INST/GPO[25]INT_NET;  
  cc3000fpga_MSS_0/MSS_ADLIB_INST/U_CORE:GPO[25], 
  cc3000fpga_MSS_0/MSS_ADLIB_INST/U_5:PIN1INT; HARDWIRED:hwip.
NET cc3000fpga_MSS_0/MSS_ADLIB_INST/GPO[26]INT_NET;  
  cc3000fpga_MSS_0/MSS_ADLIB_INST/U_CORE:GPO[26], 
  cc3000fpga_MSS_0/MSS_ADLIB_INST/U_5:PIN2INT; HARDWIRED:hwip.
NET cc3000fpga_MSS_0/MSS_ADLIB_INST/GPO[27]INT_NET;  
  cc3000fpga_MSS_0/MSS_ADLIB_INST/U_CORE:GPO[27], 
  cc3000fpga_MSS_0/MSS_ADLIB_INST/U_5:PIN3INT; HARDWIRED:hwip.
NET cc3000fpga_MSS_0/MSS_ADLIB_INST/GPI[25]INT_NET;  
  cc3000fpga_MSS_0/MSS_ADLIB_INST/U_CORE:GPI[25], 
  cc3000fpga_MSS_0/MSS_ADLIB_INST/U_5:PIN5INT; HARDWIRED:hwip.
NET cc3000fpga_MSS_0/MSS_ADLIB_INST/GPI[26]INT_NET;  
  cc3000fpga_MSS_0/MSS_ADLIB_INST/U_CORE:GPI[26], 
  cc3000fpga_MSS_0/MSS_ADLIB_INST/U_5:PIN4INT; HARDWIRED:hwip.
NET cc3000fpga_MSS_0/MSS_ADLIB_INST/GPI[27]INT_NET;  
  cc3000fpga_MSS_0/MSS_ADLIB_INST/U_CORE:GPI[27], 
  cc3000fpga_MSS_0/MSS_ADLIB_INST/U_5:PIN6INT; HARDWIRED:hwip.
NET cc3000fpga_MSS_0/MSS_ADLIB_INST/GPO[28]INT_NET;  
  cc3000fpga_MSS_0/MSS_ADLIB_INST/U_CORE:GPO[28], 
  cc3000fpga_MSS_0/MSS_ADLIB_INST/U_6:PIN1INT; HARDWIRED:hwip.
NET cc3000fpga_MSS_0/MSS_ADLIB_INST/GPO[29]INT_NET;  
  cc3000fpga_MSS_0/MSS_ADLIB_INST/U_CORE:GPO[29], 
  cc3000fpga_MSS_0/MSS_ADLIB_INST/U_6:PIN2INT; HARDWIRED:hwip.
NET cc3000fpga_MSS_0/MSS_ADLIB_INST/GPO[30]INT_NET;  
  cc3000fpga_MSS_0/MSS_ADLIB_INST/U_CORE:GPO[30], 
  cc3000fpga_MSS_0/MSS_ADLIB_INST/U_6:PIN3INT; HARDWIRED:hwip.
NET cc3000fpga_MSS_0/MSS_ADLIB_INST/GPI[28]INT_NET;  
  cc3000fpga_MSS_0/MSS_ADLIB_INST/U_CORE:GPI[28], 
  cc3000fpga_MSS_0/MSS_ADLIB_INST/U_6:PIN5INT; HARDWIRED:hwip.
NET cc3000fpga_MSS_0/MSS_ADLIB_INST/GPI[29]INT_NET;  
  cc3000fpga_MSS_0/MSS_ADLIB_INST/U_CORE:GPI[29], 
  cc3000fpga_MSS_0/MSS_ADLIB_INST/U_6:PIN4INT; HARDWIRED:hwip.
NET cc3000fpga_MSS_0/MSS_ADLIB_INST/GPI[30]INT_NET;  
  cc3000fpga_MSS_0/MSS_ADLIB_INST/U_CORE:GPI[30], 
  cc3000fpga_MSS_0/MSS_ADLIB_INST/U_6:PIN6INT; HARDWIRED:hwip.
NET cc3000fpga_MSS_0/MSS_ADLIB_INST/GPO[31]INT_NET;  
  cc3000fpga_MSS_0/MSS_ADLIB_INST/U_CORE:GPO[31], 
  cc3000fpga_MSS_0/MSS_ADLIB_INST/U_7:PIN1INT; HARDWIRED:hwip.
NET cc3000fpga_MSS_0/MSS_ADLIB_INST/SPI0SSO[1]INT_NET;  
  cc3000fpga_MSS_0/MSS_ADLIB_INST/U_7:PIN2INT, 
  cc3000fpga_MSS_0/MSS_ADLIB_INST/U_CORE:SPI0SSO[1]; HARDWIRED:
  hwip.
NET cc3000fpga_MSS_0/MSS_ADLIB_INST/SPI0SSO[2]INT_NET;  
  cc3000fpga_MSS_0/MSS_ADLIB_INST/U_7:PIN3INT, 
  cc3000fpga_MSS_0/MSS_ADLIB_INST/U_CORE:SPI0SSO[2]; HARDWIRED:
  hwip.
NET cc3000fpga_MSS_0/MSS_ADLIB_INST/GPI[31]INT_NET;  
  cc3000fpga_MSS_0/MSS_ADLIB_INST/U_CORE:GPI[31], 
  cc3000fpga_MSS_0/MSS_ADLIB_INST/U_7:PIN5INT; HARDWIRED:hwip.
NET cc3000fpga_MSS_0/MSS_ADLIB_INST/UART0CTSnINT_NET;  
  cc3000fpga_MSS_0/MSS_ADLIB_INST/U_7:PIN4INT, 
  cc3000fpga_MSS_0/MSS_ADLIB_INST/U_CORE:UART0CTSn; HARDWIRED:
  hwip.
NET cc3000fpga_MSS_0/MSS_ADLIB_INST/UART0DSRnINT_NET;  
  cc3000fpga_MSS_0/MSS_ADLIB_INST/U_7:PIN6INT, 
  cc3000fpga_MSS_0/MSS_ADLIB_INST/U_CORE:UART0DSRn; HARDWIRED:
  hwip.
NET cc3000fpga_MSS_0/MSS_ADLIB_INST/SPI0SSO[3]INT_NET;  
  cc3000fpga_MSS_0/MSS_ADLIB_INST/U_8:PIN1INT, 
  cc3000fpga_MSS_0/MSS_ADLIB_INST/U_CORE:SPI0SSO[3]; HARDWIRED:
  hwip.
NET cc3000fpga_MSS_0/MSS_ADLIB_INST/UART0RTSnINT_NET;  
  cc3000fpga_MSS_0/MSS_ADLIB_INST/U_8:PIN2INT, 
  cc3000fpga_MSS_0/MSS_ADLIB_INST/U_CORE:UART0RTSn; HARDWIRED:
  hwip.
NET cc3000fpga_MSS_0/MSS_ADLIB_INST/UART0DTRnINT_NET;  
  cc3000fpga_MSS_0/MSS_ADLIB_INST/U_8:PIN3INT, 
  cc3000fpga_MSS_0/MSS_ADLIB_INST/U_CORE:UART0DTRn; HARDWIRED:
  hwip.
NET cc3000fpga_MSS_0/MSS_ADLIB_INST/UART0RInINT_NET;  
  cc3000fpga_MSS_0/MSS_ADLIB_INST/U_8:PIN5INT, 
  cc3000fpga_MSS_0/MSS_ADLIB_INST/U_CORE:UART0RIn; HARDWIRED:hwip.
NET cc3000fpga_MSS_0/MSS_ADLIB_INST/UART0DCDnINT_NET;  
  cc3000fpga_MSS_0/MSS_ADLIB_INST/U_8:PIN4INT, 
  cc3000fpga_MSS_0/MSS_ADLIB_INST/U_CORE:UART0DCDn; HARDWIRED:
  hwip.
NET cc3000fpga_MSS_0/MSS_ADLIB_INST/UART1CTSnINT_NET;  
  cc3000fpga_MSS_0/MSS_ADLIB_INST/U_8:PIN6INT, 
  cc3000fpga_MSS_0/MSS_ADLIB_INST/U_CORE:UART1CTSn; HARDWIRED:
  hwip.
NET cc3000fpga_MSS_0/MSS_ADLIB_INST/SPI1SSO[1]INT_NET;  
  cc3000fpga_MSS_0/MSS_ADLIB_INST/U_9:PIN1INT, 
  cc3000fpga_MSS_0/MSS_ADLIB_INST/U_CORE:SPI1SSO[1]; HARDWIRED:
  hwip.
NET cc3000fpga_MSS_0/MSS_ADLIB_INST/SPI1SSO[2]INT_NET;  
  cc3000fpga_MSS_0/MSS_ADLIB_INST/U_9:PIN2INT, 
  cc3000fpga_MSS_0/MSS_ADLIB_INST/U_CORE:SPI1SSO[2]; HARDWIRED:
  hwip.
NET cc3000fpga_MSS_0/MSS_ADLIB_INST/SPI1SSO[3]INT_NET;  
  cc3000fpga_MSS_0/MSS_ADLIB_INST/U_9:PIN3INT, 
  cc3000fpga_MSS_0/MSS_ADLIB_INST/U_CORE:SPI1SSO[3]; HARDWIRED:
  hwip.
NET cc3000fpga_MSS_0/MSS_ADLIB_INST/UART1DSRnINT_NET;  
  cc3000fpga_MSS_0/MSS_ADLIB_INST/U_9:PIN5INT, 
  cc3000fpga_MSS_0/MSS_ADLIB_INST/U_CORE:UART1DSRn; HARDWIRED:
  hwip.
NET cc3000fpga_MSS_0/MSS_ADLIB_INST/UART1RInINT_NET;  
  cc3000fpga_MSS_0/MSS_ADLIB_INST/U_9:PIN4INT, 
  cc3000fpga_MSS_0/MSS_ADLIB_INST/U_CORE:UART1RIn; HARDWIRED:hwip.
NET cc3000fpga_MSS_0/MSS_ADLIB_INST/UART1DCDnINT_NET;  
  cc3000fpga_MSS_0/MSS_ADLIB_INST/U_9:PIN6INT, 
  cc3000fpga_MSS_0/MSS_ADLIB_INST/U_CORE:UART1DCDn; HARDWIRED:
  hwip.
NET cc3000fpga_MSS_0/MSS_ADLIB_INST/GPO[0]INT_NET;  
  cc3000fpga_MSS_0/MSS_ADLIB_INST/U_CORE:GPO[0], 
  cc3000fpga_MSS_0/MSS_ADLIB_INST/U_20:PIN1INT; HARDWIRED:hwip.
NET cc3000fpga_MSS_0/MSS_ADLIB_INST/GPI[0]INT_NET;  
  cc3000fpga_MSS_0/MSS_ADLIB_INST/U_CORE:GPI[0], 
  cc3000fpga_MSS_0/MSS_ADLIB_INST/U_20:PIN5INT; HARDWIRED:hwip.
NET cc3000fpga_MSS_0/MSS_ADLIB_INST/GPO[1]INT_NET;  
  cc3000fpga_MSS_0/MSS_ADLIB_INST/U_CORE:GPO[1], 
  cc3000fpga_MSS_0/MSS_ADLIB_INST/U_21:PIN1INT; HARDWIRED:hwip.
NET cc3000fpga_MSS_0/MSS_ADLIB_INST/GPI[1]INT_NET;  
  cc3000fpga_MSS_0/MSS_ADLIB_INST/U_CORE:GPI[1], 
  cc3000fpga_MSS_0/MSS_ADLIB_INST/U_21:PIN5INT; HARDWIRED:hwip.
NET cc3000fpga_MSS_0/MSS_ADLIB_INST/GPO[2]INT_NET;  
  cc3000fpga_MSS_0/MSS_ADLIB_INST/U_CORE:GPO[2], 
  cc3000fpga_MSS_0/MSS_ADLIB_INST/U_22:PIN1INT; HARDWIRED:hwip.
NET cc3000fpga_MSS_0/MSS_ADLIB_INST/GPO[3]INT_NET;  
  cc3000fpga_MSS_0/MSS_ADLIB_INST/U_CORE:GPO[3], 
  cc3000fpga_MSS_0/MSS_ADLIB_INST/U_23:PIN1INT; HARDWIRED:hwip.
NET cc3000fpga_MSS_0/MSS_ADLIB_INST/GPI[3]INT_NET;  
  cc3000fpga_MSS_0/MSS_ADLIB_INST/U_CORE:GPI[3], 
  cc3000fpga_MSS_0/MSS_ADLIB_INST/U_23:PIN5INT; HARDWIRED:hwip.
NET cc3000fpga_MSS_0/MSS_ADLIB_INST/GPI[4]INT_NET;  
  cc3000fpga_MSS_0/MSS_ADLIB_INST/U_CORE:GPI[4], 
  cc3000fpga_MSS_0/MSS_ADLIB_INST/U_24:PIN5INT; HARDWIRED:hwip.
NET cc3000fpga_MSS_0/MSS_ADLIB_INST/GPO[5]INT_NET;  
  cc3000fpga_MSS_0/MSS_ADLIB_INST/U_CORE:GPO[5], 
  cc3000fpga_MSS_0/MSS_ADLIB_INST/U_25:PIN1INT; HARDWIRED:hwip.
NET cc3000fpga_MSS_0/MSS_ADLIB_INST/GPI[5]INT_NET;  
  cc3000fpga_MSS_0/MSS_ADLIB_INST/U_CORE:GPI[5], 
  cc3000fpga_MSS_0/MSS_ADLIB_INST/U_25:PIN5INT; HARDWIRED:hwip.
NET cc3000fpga_MSS_0/MSS_ADLIB_INST/GPO[6]INT_NET;  
  cc3000fpga_MSS_0/MSS_ADLIB_INST/U_CORE:GPO[6], 
  cc3000fpga_MSS_0/MSS_ADLIB_INST/U_26:PIN1INT; HARDWIRED:hwip.
NET cc3000fpga_MSS_0/MSS_ADLIB_INST/GPI[6]INT_NET;  
  cc3000fpga_MSS_0/MSS_ADLIB_INST/U_CORE:GPI[6], 
  cc3000fpga_MSS_0/MSS_ADLIB_INST/U_26:PIN5INT; HARDWIRED:hwip.
NET cc3000fpga_MSS_0/MSS_ADLIB_INST/GPO[7]INT_NET;  
  cc3000fpga_MSS_0/MSS_ADLIB_INST/U_CORE:GPO[7], 
  cc3000fpga_MSS_0/MSS_ADLIB_INST/U_27:PIN1INT; HARDWIRED:hwip.
NET cc3000fpga_MSS_0/MSS_ADLIB_INST/GPI[7]INT_NET;  
  cc3000fpga_MSS_0/MSS_ADLIB_INST/U_CORE:GPI[7], 
  cc3000fpga_MSS_0/MSS_ADLIB_INST/U_27:PIN5INT; HARDWIRED:hwip.
NET cc3000fpga_MSS_0/MSS_ADLIB_INST/GPO[8]INT_NET;  
  cc3000fpga_MSS_0/MSS_ADLIB_INST/U_CORE:GPO[8], 
  cc3000fpga_MSS_0/MSS_ADLIB_INST/U_28:PIN1INT; HARDWIRED:hwip.
NET cc3000fpga_MSS_0/MSS_ADLIB_INST/GPI[8]INT_NET;  
  cc3000fpga_MSS_0/MSS_ADLIB_INST/U_CORE:GPI[8], 
  cc3000fpga_MSS_0/MSS_ADLIB_INST/U_28:PIN5INT; HARDWIRED:hwip.
NET cc3000fpga_MSS_0/MSS_ADLIB_INST/GPO[9]INT_NET;  
  cc3000fpga_MSS_0/MSS_ADLIB_INST/U_CORE:GPO[9], 
  cc3000fpga_MSS_0/MSS_ADLIB_INST/U_29:PIN1INT; HARDWIRED:hwip.
NET cc3000fpga_MSS_0/MSS_ADLIB_INST/GPI[9]INT_NET;  
  cc3000fpga_MSS_0/MSS_ADLIB_INST/U_CORE:GPI[9], 
  cc3000fpga_MSS_0/MSS_ADLIB_INST/U_29:PIN5INT; HARDWIRED:hwip.
NET cc3000fpga_MSS_0/MSS_ADLIB_INST/SPI1SSO[4]INT_NET;  
  cc3000fpga_MSS_0/MSS_ADLIB_INST/U_94:PIN1INT, 
  cc3000fpga_MSS_0/MSS_ADLIB_INST/U_CORE:SPI1SSO[4]; HARDWIRED:
  hwip.
NET cc3000fpga_MSS_0/MSS_ADLIB_INST/SPI1SSO[5]INT_NET;  
  cc3000fpga_MSS_0/MSS_ADLIB_INST/U_94:PIN2INT, 
  cc3000fpga_MSS_0/MSS_ADLIB_INST/U_CORE:SPI1SSO[5]; HARDWIRED:
  hwip.
NET cc3000fpga_MSS_0/MSS_ADLIB_INST/I2C0SMBALERTNOINT_NET;  
  cc3000fpga_MSS_0/MSS_ADLIB_INST/U_CORE:I2C0SMBALERTNO, 
  cc3000fpga_MSS_0/MSS_ADLIB_INST/U_94:PIN3INT; HARDWIRED:hwip.
NET cc3000fpga_MSS_0/MSS_ADLIB_INST/I2C0BCLKINT_NET;  
  cc3000fpga_MSS_0/MSS_ADLIB_INST/U_CORE:I2C0BCLK, 
  cc3000fpga_MSS_0/MSS_ADLIB_INST/U_94:PIN5INT; HARDWIRED:hwip.
NET cc3000fpga_MSS_0/MSS_ADLIB_INST/I2C0SMBALERTNIINT_NET;  
  cc3000fpga_MSS_0/MSS_ADLIB_INST/U_CORE:I2C0SMBALERTNI, 
  cc3000fpga_MSS_0/MSS_ADLIB_INST/U_94:PIN4INT; HARDWIRED:hwip.
NET cc3000fpga_MSS_0/MSS_ADLIB_INST/I2C0SMBUSNIINT_NET;  
  cc3000fpga_MSS_0/MSS_ADLIB_INST/U_CORE:I2C0SMBUSNI, 
  cc3000fpga_MSS_0/MSS_ADLIB_INST/U_94:PIN6INT; HARDWIRED:hwip.
NET cc3000fpga_MSS_0/MSS_ADLIB_INST/SPI1SSO[6]INT_NET;  
  cc3000fpga_MSS_0/MSS_ADLIB_INST/U_95:PIN1INT, 
  cc3000fpga_MSS_0/MSS_ADLIB_INST/U_CORE:SPI1SSO[6]; HARDWIRED:
  hwip.
NET cc3000fpga_MSS_0/MSS_ADLIB_INST/SPI1SSO[7]INT_NET;  
  cc3000fpga_MSS_0/MSS_ADLIB_INST/U_95:PIN2INT, 
  cc3000fpga_MSS_0/MSS_ADLIB_INST/U_CORE:SPI1SSO[7]; HARDWIRED:
  hwip.
NET cc3000fpga_MSS_0/MSS_ADLIB_INST/I2C1SMBALERTNOINT_NET;  
  cc3000fpga_MSS_0/MSS_ADLIB_INST/U_CORE:I2C1SMBALERTNO, 
  cc3000fpga_MSS_0/MSS_ADLIB_INST/U_95:PIN3INT; HARDWIRED:hwip.
NET cc3000fpga_MSS_0/MSS_ADLIB_INST/I2C1BCLKINT_NET;  
  cc3000fpga_MSS_0/MSS_ADLIB_INST/U_CORE:I2C1BCLK, 
  cc3000fpga_MSS_0/MSS_ADLIB_INST/U_95:PIN5INT; HARDWIRED:hwip.
NET cc3000fpga_MSS_0/MSS_ADLIB_INST/I2C1SMBALERTNIINT_NET;  
  cc3000fpga_MSS_0/MSS_ADLIB_INST/U_CORE:I2C1SMBALERTNI, 
  cc3000fpga_MSS_0/MSS_ADLIB_INST/U_95:PIN4INT; HARDWIRED:hwip.
NET cc3000fpga_MSS_0/MSS_ADLIB_INST/I2C1SMBUSNIINT_NET;  
  cc3000fpga_MSS_0/MSS_ADLIB_INST/U_CORE:I2C1SMBUSNI, 
  cc3000fpga_MSS_0/MSS_ADLIB_INST/U_95:PIN6INT; HARDWIRED:hwip.
NET cc3000fpga_MSS_0/MSS_ADLIB_INST/GPO[12]INT_NET;  
  cc3000fpga_MSS_0/MSS_ADLIB_INST/U_CORE:GPO[12], 
  cc3000fpga_MSS_0/MSS_ADLIB_INST/U_96:PIN1INT; HARDWIRED:hwip.
NET cc3000fpga_MSS_0/MSS_ADLIB_INST/GPI[12]INT_NET;  
  cc3000fpga_MSS_0/MSS_ADLIB_INST/U_CORE:GPI[12], 
  cc3000fpga_MSS_0/MSS_ADLIB_INST/U_96:PIN5INT; HARDWIRED:hwip.
NET cc3000fpga_MSS_0/MSS_ADLIB_INST/GPO[13]INT_NET;  
  cc3000fpga_MSS_0/MSS_ADLIB_INST/U_CORE:GPO[13], 
  cc3000fpga_MSS_0/MSS_ADLIB_INST/U_97:PIN1INT; HARDWIRED:hwip.
NET cc3000fpga_MSS_0/MSS_ADLIB_INST/GPI[13]INT_NET;  
  cc3000fpga_MSS_0/MSS_ADLIB_INST/U_CORE:GPI[13], 
  cc3000fpga_MSS_0/MSS_ADLIB_INST/U_97:PIN5INT; HARDWIRED:hwip.
NET cc3000fpga_MSS_0/MSS_ADLIB_INST/UART1RTSnINT_NET;  
  cc3000fpga_MSS_0/MSS_ADLIB_INST/U_10:PIN1INT, 
  cc3000fpga_MSS_0/MSS_ADLIB_INST/U_CORE:UART1RTSn; HARDWIRED:
  hwip.
NET cc3000fpga_MSS_0/MSS_ADLIB_INST/UART1DTRnINT_NET;  
  cc3000fpga_MSS_0/MSS_ADLIB_INST/U_10:PIN2INT, 
  cc3000fpga_MSS_0/MSS_ADLIB_INST/U_CORE:UART1DTRn; HARDWIRED:
  hwip.
NET cc3000fpga_MSS_0/MSS_ADLIB_INST/TXEVINT_NET;  
  cc3000fpga_MSS_0/MSS_ADLIB_INST/U_10:PIN3INT, 
  cc3000fpga_MSS_0/MSS_ADLIB_INST/U_CORE:TXEV; HARDWIRED:hwip.
NET cc3000fpga_MSS_0/MSS_ADLIB_INST/RXEVINT_NET;  
  cc3000fpga_MSS_0/MSS_ADLIB_INST/U_10:PIN5INT, 
  cc3000fpga_MSS_0/MSS_ADLIB_INST/U_CORE:RXEV; HARDWIRED:hwip.
NET cc3000fpga_MSS_0/MSS_ADLIB_INST/VRONINT_NET;  
  cc3000fpga_MSS_0/MSS_ADLIB_INST/U_10:PIN4INT, 
  cc3000fpga_MSS_0/MSS_ADLIB_INST/U_CORE:VRON; HARDWIRED:hwip.
NET cc3000fpga_MSS_0/MSS_ADLIB_INST/CALIBININT_NET;  
  cc3000fpga_MSS_0/MSS_ADLIB_INST/U_CORE:CALIBIN, 
  cc3000fpga_MSS_0/MSS_ADLIB_INST/U_10:PIN6INT; HARDWIRED:hwip.
NET cc3000fpga_MSS_0/MSS_ADLIB_INST/I2C0SMBUSNOINT_NET;  
  cc3000fpga_MSS_0/MSS_ADLIB_INST/U_CORE:I2C0SMBUSNO, 
  cc3000fpga_MSS_0/MSS_ADLIB_INST/U_93:PIN1INT; HARDWIRED:hwip.
NET cc3000fpga_MSS_0/MSS_ADLIB_INST/I2C1SMBUSNOINT_NET;  
  cc3000fpga_MSS_0/MSS_ADLIB_INST/U_CORE:I2C1SMBUSNO, 
  cc3000fpga_MSS_0/MSS_ADLIB_INST/U_93:PIN2INT; HARDWIRED:hwip.
NET cc3000fpga_MSS_0/MSS_ADLIB_INST/CALIBOUTINT_NET;  
  cc3000fpga_MSS_0/MSS_ADLIB_INST/U_CORE:CALIBOUT, 
  cc3000fpga_MSS_0/MSS_ADLIB_INST/U_93:PIN3INT; HARDWIRED:hwip.
NET cc3000fpga_MSS_0/MSS_ADLIB_INST/MSSPADDR[0]INT_NET;  
  cc3000fpga_MSS_0/MSS_ADLIB_INST/U_CORE:MSSPADDR[0], 
  cc3000fpga_MSS_0/MSS_ADLIB_INST/U_30:PIN1INT; HARDWIRED:hwip.
NET cc3000fpga_MSS_0/MSS_ADLIB_INST/MSSPADDR[1]INT_NET;  
  cc3000fpga_MSS_0/MSS_ADLIB_INST/U_CORE:MSSPADDR[1], 
  cc3000fpga_MSS_0/MSS_ADLIB_INST/U_30:PIN2INT; HARDWIRED:hwip.
NET cc3000fpga_MSS_0/MSS_ADLIB_INST/MSSPADDR[2]INT_NET;  
  cc3000fpga_MSS_0/MSS_ADLIB_INST/U_CORE:MSSPADDR[2], 
  cc3000fpga_MSS_0/MSS_ADLIB_INST/U_30:PIN3INT; HARDWIRED:hwip.
NET cc3000fpga_MSS_0/MSS_ADLIB_INST/FABPADDR[0]INT_NET;  
  cc3000fpga_MSS_0/MSS_ADLIB_INST/U_CORE:FABPADDR[0], 
  cc3000fpga_MSS_0/MSS_ADLIB_INST/U_30:PIN5INT; HARDWIRED:hwip.
NET cc3000fpga_MSS_0/MSS_ADLIB_INST/FABPADDR[1]INT_NET;  
  cc3000fpga_MSS_0/MSS_ADLIB_INST/U_CORE:FABPADDR[1], 
  cc3000fpga_MSS_0/MSS_ADLIB_INST/U_30:PIN4INT; HARDWIRED:hwip.
NET cc3000fpga_MSS_0/MSS_ADLIB_INST/FABPADDR[2]INT_NET;  
  cc3000fpga_MSS_0/MSS_ADLIB_INST/U_CORE:FABPADDR[2], 
  cc3000fpga_MSS_0/MSS_ADLIB_INST/U_30:PIN6INT; HARDWIRED:hwip.
NET cc3000fpga_MSS_0/MSS_ADLIB_INST/MSSPADDR[3]INT_NET;  
  cc3000fpga_MSS_0/MSS_ADLIB_INST/U_CORE:MSSPADDR[3], 
  cc3000fpga_MSS_0/MSS_ADLIB_INST/U_31:PIN1INT; HARDWIRED:hwip.
NET cc3000fpga_MSS_0/MSS_ADLIB_INST/MSSPADDR[4]INT_NET;  
  cc3000fpga_MSS_0/MSS_ADLIB_INST/U_CORE:MSSPADDR[4], 
  cc3000fpga_MSS_0/MSS_ADLIB_INST/U_31:PIN2INT; HARDWIRED:hwip.
NET cc3000fpga_MSS_0/MSS_ADLIB_INST/MSSPADDR[5]INT_NET;  
  cc3000fpga_MSS_0/MSS_ADLIB_INST/U_CORE:MSSPADDR[5], 
  cc3000fpga_MSS_0/MSS_ADLIB_INST/U_31:PIN3INT; HARDWIRED:hwip.
NET cc3000fpga_MSS_0/MSS_ADLIB_INST/FABPADDR[3]INT_NET;  
  cc3000fpga_MSS_0/MSS_ADLIB_INST/U_CORE:FABPADDR[3], 
  cc3000fpga_MSS_0/MSS_ADLIB_INST/U_31:PIN5INT; HARDWIRED:hwip.
NET cc3000fpga_MSS_0/MSS_ADLIB_INST/FABPADDR[4]INT_NET;  
  cc3000fpga_MSS_0/MSS_ADLIB_INST/U_CORE:FABPADDR[4], 
  cc3000fpga_MSS_0/MSS_ADLIB_INST/U_31:PIN4INT; HARDWIRED:hwip.
NET cc3000fpga_MSS_0/MSS_ADLIB_INST/FABPADDR[5]INT_NET;  
  cc3000fpga_MSS_0/MSS_ADLIB_INST/U_CORE:FABPADDR[5], 
  cc3000fpga_MSS_0/MSS_ADLIB_INST/U_31:PIN6INT; HARDWIRED:hwip.
NET cc3000fpga_MSS_0/MSS_ADLIB_INST/MSSPADDR[6]INT_NET;  
  cc3000fpga_MSS_0/MSS_ADLIB_INST/U_CORE:MSSPADDR[6], 
  cc3000fpga_MSS_0/MSS_ADLIB_INST/U_32:PIN1INT; HARDWIRED:hwip.
NET cc3000fpga_MSS_0/MSS_ADLIB_INST/MSSPADDR[7]INT_NET;  
  cc3000fpga_MSS_0/MSS_ADLIB_INST/U_CORE:MSSPADDR[7], 
  cc3000fpga_MSS_0/MSS_ADLIB_INST/U_32:PIN2INT; HARDWIRED:hwip.
NET cc3000fpga_MSS_0/MSS_ADLIB_INST/MSSPADDR[8]INT_NET;  
  cc3000fpga_MSS_0/MSS_ADLIB_INST/U_CORE:MSSPADDR[8], 
  cc3000fpga_MSS_0/MSS_ADLIB_INST/U_32:PIN3INT; HARDWIRED:hwip.
NET cc3000fpga_MSS_0/MSS_ADLIB_INST/FABPADDR[6]INT_NET;  
  cc3000fpga_MSS_0/MSS_ADLIB_INST/U_CORE:FABPADDR[6], 
  cc3000fpga_MSS_0/MSS_ADLIB_INST/U_32:PIN5INT; HARDWIRED:hwip.
NET cc3000fpga_MSS_0/MSS_ADLIB_INST/FABPADDR[7]INT_NET;  
  cc3000fpga_MSS_0/MSS_ADLIB_INST/U_CORE:FABPADDR[7], 
  cc3000fpga_MSS_0/MSS_ADLIB_INST/U_32:PIN4INT; HARDWIRED:hwip.
NET cc3000fpga_MSS_0/MSS_ADLIB_INST/FABPADDR[8]INT_NET;  
  cc3000fpga_MSS_0/MSS_ADLIB_INST/U_CORE:FABPADDR[8], 
  cc3000fpga_MSS_0/MSS_ADLIB_INST/U_32:PIN6INT; HARDWIRED:hwip.
NET cc3000fpga_MSS_0/MSS_ADLIB_INST/MSSPADDR[9]INT_NET;  
  cc3000fpga_MSS_0/MSS_ADLIB_INST/U_CORE:MSSPADDR[9], 
  cc3000fpga_MSS_0/MSS_ADLIB_INST/U_33:PIN1INT; HARDWIRED:hwip.
NET cc3000fpga_MSS_0/MSS_ADLIB_INST/MSSPADDR[10]INT_NET;  
  cc3000fpga_MSS_0/MSS_ADLIB_INST/U_CORE:MSSPADDR[10], 
  cc3000fpga_MSS_0/MSS_ADLIB_INST/U_33:PIN2INT; HARDWIRED:hwip.
NET cc3000fpga_MSS_0/MSS_ADLIB_INST/MSSPADDR[11]INT_NET;  
  cc3000fpga_MSS_0/MSS_ADLIB_INST/U_CORE:MSSPADDR[11], 
  cc3000fpga_MSS_0/MSS_ADLIB_INST/U_33:PIN3INT; HARDWIRED:hwip.
NET cc3000fpga_MSS_0/MSS_ADLIB_INST/FABPADDR[9]INT_NET;  
  cc3000fpga_MSS_0/MSS_ADLIB_INST/U_CORE:FABPADDR[9], 
  cc3000fpga_MSS_0/MSS_ADLIB_INST/U_33:PIN5INT; HARDWIRED:hwip.
NET cc3000fpga_MSS_0/MSS_ADLIB_INST/FABPADDR[10]INT_NET;  
  cc3000fpga_MSS_0/MSS_ADLIB_INST/U_CORE:FABPADDR[10], 
  cc3000fpga_MSS_0/MSS_ADLIB_INST/U_33:PIN4INT; HARDWIRED:hwip.
NET cc3000fpga_MSS_0/MSS_ADLIB_INST/FABPADDR[11]INT_NET;  
  cc3000fpga_MSS_0/MSS_ADLIB_INST/U_CORE:FABPADDR[11], 
  cc3000fpga_MSS_0/MSS_ADLIB_INST/U_33:PIN6INT; HARDWIRED:hwip.
NET cc3000fpga_MSS_0/MSS_ADLIB_INST/MSSPADDR[12]INT_NET;  
  cc3000fpga_MSS_0/MSS_ADLIB_INST/U_CORE:MSSPADDR[12], 
  cc3000fpga_MSS_0/MSS_ADLIB_INST/U_34:PIN1INT; HARDWIRED:hwip.
NET cc3000fpga_MSS_0/MSS_ADLIB_INST/MSSPADDR[13]INT_NET;  
  cc3000fpga_MSS_0/MSS_ADLIB_INST/U_CORE:MSSPADDR[13], 
  cc3000fpga_MSS_0/MSS_ADLIB_INST/U_34:PIN2INT; HARDWIRED:hwip.
NET cc3000fpga_MSS_0/MSS_ADLIB_INST/MSSPADDR[14]INT_NET;  
  cc3000fpga_MSS_0/MSS_ADLIB_INST/U_CORE:MSSPADDR[14], 
  cc3000fpga_MSS_0/MSS_ADLIB_INST/U_34:PIN3INT; HARDWIRED:hwip.
NET cc3000fpga_MSS_0/MSS_ADLIB_INST/FABPADDR[12]INT_NET;  
  cc3000fpga_MSS_0/MSS_ADLIB_INST/U_CORE:FABPADDR[12], 
  cc3000fpga_MSS_0/MSS_ADLIB_INST/U_34:PIN5INT; HARDWIRED:hwip.
NET cc3000fpga_MSS_0/MSS_ADLIB_INST/FABPADDR[13]INT_NET;  
  cc3000fpga_MSS_0/MSS_ADLIB_INST/U_CORE:FABPADDR[13], 
  cc3000fpga_MSS_0/MSS_ADLIB_INST/U_34:PIN4INT; HARDWIRED:hwip.
NET cc3000fpga_MSS_0/MSS_ADLIB_INST/FABPADDR[14]INT_NET;  
  cc3000fpga_MSS_0/MSS_ADLIB_INST/U_CORE:FABPADDR[14], 
  cc3000fpga_MSS_0/MSS_ADLIB_INST/U_34:PIN6INT; HARDWIRED:hwip.
NET cc3000fpga_MSS_0/MSS_ADLIB_INST/MSSPADDR[15]INT_NET;  
  cc3000fpga_MSS_0/MSS_ADLIB_INST/U_CORE:MSSPADDR[15], 
  cc3000fpga_MSS_0/MSS_ADLIB_INST/U_35:PIN1INT; HARDWIRED:hwip.
NET cc3000fpga_MSS_0/MSS_ADLIB_INST/MSSPADDR[16]INT_NET;  
  cc3000fpga_MSS_0/MSS_ADLIB_INST/U_CORE:MSSPADDR[16], 
  cc3000fpga_MSS_0/MSS_ADLIB_INST/U_35:PIN2INT; HARDWIRED:hwip.
NET cc3000fpga_MSS_0/MSS_ADLIB_INST/MSSPADDR[17]INT_NET;  
  cc3000fpga_MSS_0/MSS_ADLIB_INST/U_CORE:MSSPADDR[17], 
  cc3000fpga_MSS_0/MSS_ADLIB_INST/U_35:PIN3INT; HARDWIRED:hwip.
NET cc3000fpga_MSS_0/MSS_ADLIB_INST/FABPADDR[15]INT_NET;  
  cc3000fpga_MSS_0/MSS_ADLIB_INST/U_CORE:FABPADDR[15], 
  cc3000fpga_MSS_0/MSS_ADLIB_INST/U_35:PIN5INT; HARDWIRED:hwip.
NET cc3000fpga_MSS_0/MSS_ADLIB_INST/FABPADDR[16]INT_NET;  
  cc3000fpga_MSS_0/MSS_ADLIB_INST/U_CORE:FABPADDR[16], 
  cc3000fpga_MSS_0/MSS_ADLIB_INST/U_35:PIN4INT; HARDWIRED:hwip.
NET cc3000fpga_MSS_0/MSS_ADLIB_INST/FABPADDR[17]INT_NET;  
  cc3000fpga_MSS_0/MSS_ADLIB_INST/U_CORE:FABPADDR[17], 
  cc3000fpga_MSS_0/MSS_ADLIB_INST/U_35:PIN6INT; HARDWIRED:hwip.
NET cc3000fpga_MSS_0/MSS_ADLIB_INST/MSSPADDR[18]INT_NET;  
  cc3000fpga_MSS_0/MSS_ADLIB_INST/U_CORE:MSSPADDR[18], 
  cc3000fpga_MSS_0/MSS_ADLIB_INST/U_36:PIN1INT; HARDWIRED:hwip.
NET cc3000fpga_MSS_0/MSS_ADLIB_INST/MSSPADDR[19]INT_NET;  
  cc3000fpga_MSS_0/MSS_ADLIB_INST/U_CORE:MSSPADDR[19], 
  cc3000fpga_MSS_0/MSS_ADLIB_INST/U_36:PIN2INT; HARDWIRED:hwip.
NET cc3000fpga_MSS_0/MSS_ADLIB_INST/MSSPWDATA[0]INT_NET;  
  cc3000fpga_MSS_0/MSS_ADLIB_INST/U_CORE:MSSPWDATA[0], 
  cc3000fpga_MSS_0/MSS_ADLIB_INST/U_36:PIN3INT; HARDWIRED:hwip.
NET cc3000fpga_MSS_0/MSS_ADLIB_INST/MSSPREADYINT_NET;  
  cc3000fpga_MSS_0/MSS_ADLIB_INST/U_CORE:MSSPREADY, 
  cc3000fpga_MSS_0/MSS_ADLIB_INST/U_36:PIN5INT; HARDWIRED:hwip.
NET cc3000fpga_MSS_0/MSS_ADLIB_INST/MSSPSLVERRINT_NET;  
  cc3000fpga_MSS_0/MSS_ADLIB_INST/U_CORE:MSSPSLVERR, 
  cc3000fpga_MSS_0/MSS_ADLIB_INST/U_36:PIN4INT; HARDWIRED:hwip.
NET cc3000fpga_MSS_0/MSS_ADLIB_INST/MSSPRDATA[0]INT_NET;  
  cc3000fpga_MSS_0/MSS_ADLIB_INST/U_CORE:MSSPRDATA[0], 
  cc3000fpga_MSS_0/MSS_ADLIB_INST/U_36:PIN6INT; HARDWIRED:hwip.
NET cc3000fpga_MSS_0/MSS_ADLIB_INST/MSSPWDATA[1]INT_NET;  
  cc3000fpga_MSS_0/MSS_ADLIB_INST/U_CORE:MSSPWDATA[1], 
  cc3000fpga_MSS_0/MSS_ADLIB_INST/U_37:PIN1INT; HARDWIRED:hwip.
NET cc3000fpga_MSS_0/MSS_ADLIB_INST/MSSPWDATA[2]INT_NET;  
  cc3000fpga_MSS_0/MSS_ADLIB_INST/U_CORE:MSSPWDATA[2], 
  cc3000fpga_MSS_0/MSS_ADLIB_INST/U_37:PIN2INT; HARDWIRED:hwip.
NET cc3000fpga_MSS_0/MSS_ADLIB_INST/MSSPWDATA[3]INT_NET;  
  cc3000fpga_MSS_0/MSS_ADLIB_INST/U_CORE:MSSPWDATA[3], 
  cc3000fpga_MSS_0/MSS_ADLIB_INST/U_37:PIN3INT; HARDWIRED:hwip.
NET cc3000fpga_MSS_0/MSS_ADLIB_INST/MSSPRDATA[1]INT_NET;  
  cc3000fpga_MSS_0/MSS_ADLIB_INST/U_CORE:MSSPRDATA[1], 
  cc3000fpga_MSS_0/MSS_ADLIB_INST/U_37:PIN5INT; HARDWIRED:hwip.
NET cc3000fpga_MSS_0/MSS_ADLIB_INST/MSSPRDATA[2]INT_NET;  
  cc3000fpga_MSS_0/MSS_ADLIB_INST/U_CORE:MSSPRDATA[2], 
  cc3000fpga_MSS_0/MSS_ADLIB_INST/U_37:PIN4INT; HARDWIRED:hwip.
NET cc3000fpga_MSS_0/MSS_ADLIB_INST/MSSPRDATA[3]INT_NET;  
  cc3000fpga_MSS_0/MSS_ADLIB_INST/U_CORE:MSSPRDATA[3], 
  cc3000fpga_MSS_0/MSS_ADLIB_INST/U_37:PIN6INT; HARDWIRED:hwip.
NET cc3000fpga_MSS_0/MSS_ADLIB_INST/MSSPWDATA[4]INT_NET;  
  cc3000fpga_MSS_0/MSS_ADLIB_INST/U_CORE:MSSPWDATA[4], 
  cc3000fpga_MSS_0/MSS_ADLIB_INST/U_38:PIN1INT; HARDWIRED:hwip.
NET cc3000fpga_MSS_0/MSS_ADLIB_INST/MSSPWDATA[5]INT_NET;  
  cc3000fpga_MSS_0/MSS_ADLIB_INST/U_CORE:MSSPWDATA[5], 
  cc3000fpga_MSS_0/MSS_ADLIB_INST/U_38:PIN2INT; HARDWIRED:hwip.
NET cc3000fpga_MSS_0/MSS_ADLIB_INST/MSSPWDATA[6]INT_NET;  
  cc3000fpga_MSS_0/MSS_ADLIB_INST/U_CORE:MSSPWDATA[6], 
  cc3000fpga_MSS_0/MSS_ADLIB_INST/U_38:PIN3INT; HARDWIRED:hwip.
NET cc3000fpga_MSS_0/MSS_ADLIB_INST/MSSPRDATA[4]INT_NET;  
  cc3000fpga_MSS_0/MSS_ADLIB_INST/U_CORE:MSSPRDATA[4], 
  cc3000fpga_MSS_0/MSS_ADLIB_INST/U_38:PIN5INT; HARDWIRED:hwip.
NET cc3000fpga_MSS_0/MSS_ADLIB_INST/MSSPRDATA[5]INT_NET;  
  cc3000fpga_MSS_0/MSS_ADLIB_INST/U_CORE:MSSPRDATA[5], 
  cc3000fpga_MSS_0/MSS_ADLIB_INST/U_38:PIN4INT; HARDWIRED:hwip.
NET cc3000fpga_MSS_0/MSS_ADLIB_INST/MSSPRDATA[6]INT_NET;  
  cc3000fpga_MSS_0/MSS_ADLIB_INST/U_CORE:MSSPRDATA[6], 
  cc3000fpga_MSS_0/MSS_ADLIB_INST/U_38:PIN6INT; HARDWIRED:hwip.
NET cc3000fpga_MSS_0/MSS_ADLIB_INST/MSSPWDATA[7]INT_NET;  
  cc3000fpga_MSS_0/MSS_ADLIB_INST/U_CORE:MSSPWDATA[7], 
  cc3000fpga_MSS_0/MSS_ADLIB_INST/U_39:PIN1INT; HARDWIRED:hwip.
NET cc3000fpga_MSS_0/MSS_ADLIB_INST/MSSPWDATA[8]INT_NET;  
  cc3000fpga_MSS_0/MSS_ADLIB_INST/U_CORE:MSSPWDATA[8], 
  cc3000fpga_MSS_0/MSS_ADLIB_INST/U_39:PIN2INT; HARDWIRED:hwip.
NET cc3000fpga_MSS_0/MSS_ADLIB_INST/MSSPWDATA[9]INT_NET;  
  cc3000fpga_MSS_0/MSS_ADLIB_INST/U_CORE:MSSPWDATA[9], 
  cc3000fpga_MSS_0/MSS_ADLIB_INST/U_39:PIN3INT; HARDWIRED:hwip.
NET cc3000fpga_MSS_0/MSS_ADLIB_INST/MSSPRDATA[7]INT_NET;  
  cc3000fpga_MSS_0/MSS_ADLIB_INST/U_CORE:MSSPRDATA[7], 
  cc3000fpga_MSS_0/MSS_ADLIB_INST/U_39:PIN5INT; HARDWIRED:hwip.
NET cc3000fpga_MSS_0/MSS_ADLIB_INST/MSSPRDATA[8]INT_NET;  
  cc3000fpga_MSS_0/MSS_ADLIB_INST/U_CORE:MSSPRDATA[8], 
  cc3000fpga_MSS_0/MSS_ADLIB_INST/U_39:PIN4INT; HARDWIRED:hwip.
NET cc3000fpga_MSS_0/MSS_ADLIB_INST/MSSPRDATA[9]INT_NET;  
  cc3000fpga_MSS_0/MSS_ADLIB_INST/U_CORE:MSSPRDATA[9], 
  cc3000fpga_MSS_0/MSS_ADLIB_INST/U_39:PIN6INT; HARDWIRED:hwip.
NET cc3000fpga_MSS_0/MSS_ADLIB_INST/MSSPWDATA[10]INT_NET;  
  cc3000fpga_MSS_0/MSS_ADLIB_INST/U_CORE:MSSPWDATA[10], 
  cc3000fpga_MSS_0/MSS_ADLIB_INST/U_40:PIN1INT; HARDWIRED:hwip.
NET cc3000fpga_MSS_0/MSS_ADLIB_INST/MSSPWDATA[11]INT_NET;  
  cc3000fpga_MSS_0/MSS_ADLIB_INST/U_CORE:MSSPWDATA[11], 
  cc3000fpga_MSS_0/MSS_ADLIB_INST/U_40:PIN2INT; HARDWIRED:hwip.
NET cc3000fpga_MSS_0/MSS_ADLIB_INST/MSSPWDATA[12]INT_NET;  
  cc3000fpga_MSS_0/MSS_ADLIB_INST/U_CORE:MSSPWDATA[12], 
  cc3000fpga_MSS_0/MSS_ADLIB_INST/U_40:PIN3INT; HARDWIRED:hwip.
NET cc3000fpga_MSS_0/MSS_ADLIB_INST/MSSPRDATA[10]INT_NET;  
  cc3000fpga_MSS_0/MSS_ADLIB_INST/U_CORE:MSSPRDATA[10], 
  cc3000fpga_MSS_0/MSS_ADLIB_INST/U_40:PIN5INT; HARDWIRED:hwip.
NET cc3000fpga_MSS_0/MSS_ADLIB_INST/MSSPRDATA[11]INT_NET;  
  cc3000fpga_MSS_0/MSS_ADLIB_INST/U_CORE:MSSPRDATA[11], 
  cc3000fpga_MSS_0/MSS_ADLIB_INST/U_40:PIN4INT; HARDWIRED:hwip.
NET cc3000fpga_MSS_0/MSS_ADLIB_INST/MSSPRDATA[12]INT_NET;  
  cc3000fpga_MSS_0/MSS_ADLIB_INST/U_CORE:MSSPRDATA[12], 
  cc3000fpga_MSS_0/MSS_ADLIB_INST/U_40:PIN6INT; HARDWIRED:hwip.
NET cc3000fpga_MSS_0/MSS_ADLIB_INST/MSSPWDATA[13]INT_NET;  
  cc3000fpga_MSS_0/MSS_ADLIB_INST/U_CORE:MSSPWDATA[13], 
  cc3000fpga_MSS_0/MSS_ADLIB_INST/U_41:PIN1INT; HARDWIRED:hwip.
NET cc3000fpga_MSS_0/MSS_ADLIB_INST/MSSPWDATA[14]INT_NET;  
  cc3000fpga_MSS_0/MSS_ADLIB_INST/U_CORE:MSSPWDATA[14], 
  cc3000fpga_MSS_0/MSS_ADLIB_INST/U_41:PIN2INT; HARDWIRED:hwip.
NET cc3000fpga_MSS_0/MSS_ADLIB_INST/MSSPWDATA[15]INT_NET;  
  cc3000fpga_MSS_0/MSS_ADLIB_INST/U_CORE:MSSPWDATA[15], 
  cc3000fpga_MSS_0/MSS_ADLIB_INST/U_41:PIN3INT; HARDWIRED:hwip.
NET cc3000fpga_MSS_0/MSS_ADLIB_INST/MSSPRDATA[13]INT_NET;  
  cc3000fpga_MSS_0/MSS_ADLIB_INST/U_CORE:MSSPRDATA[13], 
  cc3000fpga_MSS_0/MSS_ADLIB_INST/U_41:PIN5INT; HARDWIRED:hwip.
NET cc3000fpga_MSS_0/MSS_ADLIB_INST/MSSPRDATA[14]INT_NET;  
  cc3000fpga_MSS_0/MSS_ADLIB_INST/U_CORE:MSSPRDATA[14], 
  cc3000fpga_MSS_0/MSS_ADLIB_INST/U_41:PIN4INT; HARDWIRED:hwip.
NET cc3000fpga_MSS_0/MSS_ADLIB_INST/MSSPRDATA[15]INT_NET;  
  cc3000fpga_MSS_0/MSS_ADLIB_INST/U_CORE:MSSPRDATA[15], 
  cc3000fpga_MSS_0/MSS_ADLIB_INST/U_41:PIN6INT; HARDWIRED:hwip.
NET cc3000fpga_MSS_0/MSS_ADLIB_INST/MSSPSELINT_NET;  
  cc3000fpga_MSS_0/MSS_ADLIB_INST/U_CORE:MSSPSEL, 
  cc3000fpga_MSS_0/MSS_ADLIB_INST/U_42:PIN1INT; HARDWIRED:hwip.
NET cc3000fpga_MSS_0/MSS_ADLIB_INST/MSSPENABLEINT_NET;  
  cc3000fpga_MSS_0/MSS_ADLIB_INST/U_CORE:MSSPENABLE, 
  cc3000fpga_MSS_0/MSS_ADLIB_INST/U_42:PIN2INT; HARDWIRED:hwip.
NET cc3000fpga_MSS_0/MSS_ADLIB_INST/MSSPWRITEINT_NET;  
  cc3000fpga_MSS_0/MSS_ADLIB_INST/U_CORE:MSSPWRITE, 
  cc3000fpga_MSS_0/MSS_ADLIB_INST/U_42:PIN3INT; HARDWIRED:hwip.
NET cc3000fpga_MSS_0/MSS_ADLIB_INST/FABPSELINT_NET;  
  cc3000fpga_MSS_0/MSS_ADLIB_INST/U_CORE:FABPSEL, 
  cc3000fpga_MSS_0/MSS_ADLIB_INST/U_42:PIN5INT; HARDWIRED:hwip.
NET cc3000fpga_MSS_0/MSS_ADLIB_INST/FABPENABLEINT_NET;  
  cc3000fpga_MSS_0/MSS_ADLIB_INST/U_CORE:FABPENABLE, 
  cc3000fpga_MSS_0/MSS_ADLIB_INST/U_42:PIN4INT; HARDWIRED:hwip.
NET cc3000fpga_MSS_0/MSS_ADLIB_INST/FABPWRITEINT_NET;  
  cc3000fpga_MSS_0/MSS_ADLIB_INST/U_CORE:FABPWRITE, 
  cc3000fpga_MSS_0/MSS_ADLIB_INST/U_42:PIN6INT; HARDWIRED:hwip.
NET cc3000fpga_MSS_0/MSS_ADLIB_INST/FABPREADYINT_NET;  
  cc3000fpga_MSS_0/MSS_ADLIB_INST/U_CORE:FABPREADY, 
  cc3000fpga_MSS_0/MSS_ADLIB_INST/U_43:PIN1INT; HARDWIRED:hwip.
NET cc3000fpga_MSS_0/MSS_ADLIB_INST/FABPSLVERRINT_NET;  
  cc3000fpga_MSS_0/MSS_ADLIB_INST/U_CORE:FABPSLVERR, 
  cc3000fpga_MSS_0/MSS_ADLIB_INST/U_43:PIN2INT; HARDWIRED:hwip.
NET cc3000fpga_MSS_0/MSS_ADLIB_INST/DEEPSLEEPINT_NET;  
  cc3000fpga_MSS_0/MSS_ADLIB_INST/U_CORE:DEEPSLEEP, 
  cc3000fpga_MSS_0/MSS_ADLIB_INST/U_43:PIN3INT; HARDWIRED:hwip.
NET cc3000fpga_MSS_0/MSS_ADLIB_INST/FABPADDR[18]INT_NET;  
  cc3000fpga_MSS_0/MSS_ADLIB_INST/U_CORE:FABPADDR[18], 
  cc3000fpga_MSS_0/MSS_ADLIB_INST/U_43:PIN5INT; HARDWIRED:hwip.
NET cc3000fpga_MSS_0/MSS_ADLIB_INST/FABPADDR[19]INT_NET;  
  cc3000fpga_MSS_0/MSS_ADLIB_INST/U_CORE:FABPADDR[19], 
  cc3000fpga_MSS_0/MSS_ADLIB_INST/U_43:PIN4INT; HARDWIRED:hwip.
NET cc3000fpga_MSS_0/MSS_ADLIB_INST/FABPADDR[20]INT_NET;  
  cc3000fpga_MSS_0/MSS_ADLIB_INST/U_CORE:FABPADDR[20], 
  cc3000fpga_MSS_0/MSS_ADLIB_INST/U_43:PIN6INT; HARDWIRED:hwip.
NET cc3000fpga_MSS_0/MSS_ADLIB_INST/SLEEPINT_NET;  
  cc3000fpga_MSS_0/MSS_ADLIB_INST/U_44:PIN1INT, 
  cc3000fpga_MSS_0/MSS_ADLIB_INST/U_CORE:SLEEP; HARDWIRED:hwip.
NET cc3000fpga_MSS_0/MSS_ADLIB_INST/MSSINT[0]INT_NET;  
  cc3000fpga_MSS_0/MSS_ADLIB_INST/U_CORE:MSSINT[0], 
  cc3000fpga_MSS_0/MSS_ADLIB_INST/U_44:PIN2INT; HARDWIRED:hwip.
NET cc3000fpga_MSS_0/MSS_ADLIB_INST/MSSINT[1]INT_NET;  
  cc3000fpga_MSS_0/MSS_ADLIB_INST/U_CORE:MSSINT[1], 
  cc3000fpga_MSS_0/MSS_ADLIB_INST/U_44:PIN3INT; HARDWIRED:hwip.
NET cc3000fpga_MSS_0/MSS_ADLIB_INST/FABPADDR[21]INT_NET;  
  cc3000fpga_MSS_0/MSS_ADLIB_INST/U_CORE:FABPADDR[21], 
  cc3000fpga_MSS_0/MSS_ADLIB_INST/U_44:PIN5INT; HARDWIRED:hwip.
NET cc3000fpga_MSS_0/MSS_ADLIB_INST/FABPADDR[22]INT_NET;  
  cc3000fpga_MSS_0/MSS_ADLIB_INST/U_CORE:FABPADDR[22], 
  cc3000fpga_MSS_0/MSS_ADLIB_INST/U_44:PIN4INT; HARDWIRED:hwip.
NET cc3000fpga_MSS_0/MSS_ADLIB_INST/FABPADDR[23]INT_NET;  
  cc3000fpga_MSS_0/MSS_ADLIB_INST/U_CORE:FABPADDR[23], 
  cc3000fpga_MSS_0/MSS_ADLIB_INST/U_44:PIN6INT; HARDWIRED:hwip.
NET cc3000fpga_MSS_0/MSS_ADLIB_INST/MSSINT[2]INT_NET;  
  cc3000fpga_MSS_0/MSS_ADLIB_INST/U_CORE:MSSINT[2], 
  cc3000fpga_MSS_0/MSS_ADLIB_INST/U_45:PIN1INT; HARDWIRED:hwip.
NET cc3000fpga_MSS_0/MSS_ADLIB_INST/MSSINT[3]INT_NET;  
  cc3000fpga_MSS_0/MSS_ADLIB_INST/U_CORE:MSSINT[3], 
  cc3000fpga_MSS_0/MSS_ADLIB_INST/U_45:PIN2INT; HARDWIRED:hwip.
NET cc3000fpga_MSS_0/MSS_ADLIB_INST/MSSINT[4]INT_NET;  
  cc3000fpga_MSS_0/MSS_ADLIB_INST/U_CORE:MSSINT[4], 
  cc3000fpga_MSS_0/MSS_ADLIB_INST/U_45:PIN3INT; HARDWIRED:hwip.
NET cc3000fpga_MSS_0/MSS_ADLIB_INST/FABPADDR[24]INT_NET;  
  cc3000fpga_MSS_0/MSS_ADLIB_INST/U_CORE:FABPADDR[24], 
  cc3000fpga_MSS_0/MSS_ADLIB_INST/U_45:PIN5INT; HARDWIRED:hwip.
NET cc3000fpga_MSS_0/MSS_ADLIB_INST/FABPADDR[25]INT_NET;  
  cc3000fpga_MSS_0/MSS_ADLIB_INST/U_CORE:FABPADDR[25], 
  cc3000fpga_MSS_0/MSS_ADLIB_INST/U_45:PIN4INT; HARDWIRED:hwip.
NET cc3000fpga_MSS_0/MSS_ADLIB_INST/FABPADDR[26]INT_NET;  
  cc3000fpga_MSS_0/MSS_ADLIB_INST/U_CORE:FABPADDR[26], 
  cc3000fpga_MSS_0/MSS_ADLIB_INST/U_45:PIN6INT; HARDWIRED:hwip.
NET cc3000fpga_MSS_0/MSS_ADLIB_INST/MSSINT[5]INT_NET;  
  cc3000fpga_MSS_0/MSS_ADLIB_INST/U_CORE:MSSINT[5], 
  cc3000fpga_MSS_0/MSS_ADLIB_INST/U_46:PIN1INT; HARDWIRED:hwip.
NET cc3000fpga_MSS_0/MSS_ADLIB_INST/M2FRESETnINT_NET;  
  cc3000fpga_MSS_0/MSS_ADLIB_INST/U_CORE:M2FRESETn, 
  cc3000fpga_MSS_0/MSS_ADLIB_INST/U_46:PIN2INT; HARDWIRED:hwip.
NET cc3000fpga_MSS_0/MSS_ADLIB_INST/MSSINT[6]INT_NET;  
  cc3000fpga_MSS_0/MSS_ADLIB_INST/U_CORE:MSSINT[6], 
  cc3000fpga_MSS_0/MSS_ADLIB_INST/U_46:PIN3INT; HARDWIRED:hwip.
NET cc3000fpga_MSS_0/MSS_ADLIB_INST/FABPADDR[27]INT_NET;  
  cc3000fpga_MSS_0/MSS_ADLIB_INST/U_CORE:FABPADDR[27], 
  cc3000fpga_MSS_0/MSS_ADLIB_INST/U_46:PIN5INT; HARDWIRED:hwip.
NET cc3000fpga_MSS_0/MSS_ADLIB_INST/FABPADDR[28]INT_NET;  
  cc3000fpga_MSS_0/MSS_ADLIB_INST/U_CORE:FABPADDR[28], 
  cc3000fpga_MSS_0/MSS_ADLIB_INST/U_46:PIN4INT; HARDWIRED:hwip.
NET cc3000fpga_MSS_0/MSS_ADLIB_INST/FABPADDR[29]INT_NET;  
  cc3000fpga_MSS_0/MSS_ADLIB_INST/U_CORE:FABPADDR[29], 
  cc3000fpga_MSS_0/MSS_ADLIB_INST/U_46:PIN6INT; HARDWIRED:hwip.
NET cc3000fpga_MSS_0/MSS_ADLIB_INST/FABPRDATA[0]INT_NET;  
  cc3000fpga_MSS_0/MSS_ADLIB_INST/U_CORE:FABPRDATA[0], 
  cc3000fpga_MSS_0/MSS_ADLIB_INST/U_47:PIN1INT; HARDWIRED:hwip.
NET cc3000fpga_MSS_0/MSS_ADLIB_INST/MSSINT[7]INT_NET;  
  cc3000fpga_MSS_0/MSS_ADLIB_INST/U_CORE:MSSINT[7], 
  cc3000fpga_MSS_0/MSS_ADLIB_INST/U_47:PIN2INT; HARDWIRED:hwip.
NET cc3000fpga_MSS_0/MSS_ADLIB_INST/WDINTINT_NET;  
  cc3000fpga_MSS_0/MSS_ADLIB_INST/U_47:PIN3INT, 
  cc3000fpga_MSS_0/MSS_ADLIB_INST/U_CORE:WDINT; HARDWIRED:hwip.
NET cc3000fpga_MSS_0/MSS_ADLIB_INST/FABPADDR[30]INT_NET;  
  cc3000fpga_MSS_0/MSS_ADLIB_INST/U_CORE:FABPADDR[30], 
  cc3000fpga_MSS_0/MSS_ADLIB_INST/U_47:PIN5INT; HARDWIRED:hwip.
NET cc3000fpga_MSS_0/MSS_ADLIB_INST/FABPADDR[31]INT_NET;  
  cc3000fpga_MSS_0/MSS_ADLIB_INST/U_CORE:FABPADDR[31], 
  cc3000fpga_MSS_0/MSS_ADLIB_INST/U_47:PIN4INT; HARDWIRED:hwip.
NET cc3000fpga_MSS_0/MSS_ADLIB_INST/FABPWDATA[0]INT_NET;  
  cc3000fpga_MSS_0/MSS_ADLIB_INST/U_CORE:FABPWDATA[0], 
  cc3000fpga_MSS_0/MSS_ADLIB_INST/U_47:PIN6INT; HARDWIRED:hwip.
NET cc3000fpga_MSS_0/MSS_ADLIB_INST/FABPRDATA[1]INT_NET;  
  cc3000fpga_MSS_0/MSS_ADLIB_INST/U_CORE:FABPRDATA[1], 
  cc3000fpga_MSS_0/MSS_ADLIB_INST/U_48:PIN1INT; HARDWIRED:hwip.
NET cc3000fpga_MSS_0/MSS_ADLIB_INST/FABPRDATA[2]INT_NET;  
  cc3000fpga_MSS_0/MSS_ADLIB_INST/U_CORE:FABPRDATA[2], 
  cc3000fpga_MSS_0/MSS_ADLIB_INST/U_48:PIN2INT; HARDWIRED:hwip.
NET cc3000fpga_MSS_0/MSS_ADLIB_INST/FABPRDATA[3]INT_NET;  
  cc3000fpga_MSS_0/MSS_ADLIB_INST/U_CORE:FABPRDATA[3], 
  cc3000fpga_MSS_0/MSS_ADLIB_INST/U_48:PIN3INT; HARDWIRED:hwip.
NET cc3000fpga_MSS_0/MSS_ADLIB_INST/FABPWDATA[1]INT_NET;  
  cc3000fpga_MSS_0/MSS_ADLIB_INST/U_CORE:FABPWDATA[1], 
  cc3000fpga_MSS_0/MSS_ADLIB_INST/U_48:PIN5INT; HARDWIRED:hwip.
NET cc3000fpga_MSS_0/MSS_ADLIB_INST/FABPWDATA[2]INT_NET;  
  cc3000fpga_MSS_0/MSS_ADLIB_INST/U_CORE:FABPWDATA[2], 
  cc3000fpga_MSS_0/MSS_ADLIB_INST/U_48:PIN4INT; HARDWIRED:hwip.
NET cc3000fpga_MSS_0/MSS_ADLIB_INST/FABPWDATA[3]INT_NET;  
  cc3000fpga_MSS_0/MSS_ADLIB_INST/U_CORE:FABPWDATA[3], 
  cc3000fpga_MSS_0/MSS_ADLIB_INST/U_48:PIN6INT; HARDWIRED:hwip.
NET cc3000fpga_MSS_0/MSS_ADLIB_INST/FABPRDATA[4]INT_NET;  
  cc3000fpga_MSS_0/MSS_ADLIB_INST/U_CORE:FABPRDATA[4], 
  cc3000fpga_MSS_0/MSS_ADLIB_INST/U_49:PIN1INT; HARDWIRED:hwip.
NET cc3000fpga_MSS_0/MSS_ADLIB_INST/FABPRDATA[5]INT_NET;  
  cc3000fpga_MSS_0/MSS_ADLIB_INST/U_CORE:FABPRDATA[5], 
  cc3000fpga_MSS_0/MSS_ADLIB_INST/U_49:PIN2INT; HARDWIRED:hwip.
NET cc3000fpga_MSS_0/MSS_ADLIB_INST/FABPRDATA[6]INT_NET;  
  cc3000fpga_MSS_0/MSS_ADLIB_INST/U_CORE:FABPRDATA[6], 
  cc3000fpga_MSS_0/MSS_ADLIB_INST/U_49:PIN3INT; HARDWIRED:hwip.
NET cc3000fpga_MSS_0/MSS_ADLIB_INST/FABPWDATA[4]INT_NET;  
  cc3000fpga_MSS_0/MSS_ADLIB_INST/U_CORE:FABPWDATA[4], 
  cc3000fpga_MSS_0/MSS_ADLIB_INST/U_49:PIN5INT; HARDWIRED:hwip.
NET cc3000fpga_MSS_0/MSS_ADLIB_INST/FABPWDATA[5]INT_NET;  
  cc3000fpga_MSS_0/MSS_ADLIB_INST/U_CORE:FABPWDATA[5], 
  cc3000fpga_MSS_0/MSS_ADLIB_INST/U_49:PIN4INT; HARDWIRED:hwip.
NET cc3000fpga_MSS_0/MSS_ADLIB_INST/FABPWDATA[6]INT_NET;  
  cc3000fpga_MSS_0/MSS_ADLIB_INST/U_CORE:FABPWDATA[6], 
  cc3000fpga_MSS_0/MSS_ADLIB_INST/U_49:PIN6INT; HARDWIRED:hwip.
NET cc3000fpga_MSS_0/MSS_ADLIB_INST/FABPRDATA[7]INT_NET;  
  cc3000fpga_MSS_0/MSS_ADLIB_INST/U_CORE:FABPRDATA[7], 
  cc3000fpga_MSS_0/MSS_ADLIB_INST/U_50:PIN1INT; HARDWIRED:hwip.
NET cc3000fpga_MSS_0/MSS_ADLIB_INST/FABPRDATA[8]INT_NET;  
  cc3000fpga_MSS_0/MSS_ADLIB_INST/U_CORE:FABPRDATA[8], 
  cc3000fpga_MSS_0/MSS_ADLIB_INST/U_50:PIN2INT; HARDWIRED:hwip.
NET cc3000fpga_MSS_0/MSS_ADLIB_INST/FABPRDATA[9]INT_NET;  
  cc3000fpga_MSS_0/MSS_ADLIB_INST/U_CORE:FABPRDATA[9], 
  cc3000fpga_MSS_0/MSS_ADLIB_INST/U_50:PIN3INT; HARDWIRED:hwip.
NET cc3000fpga_MSS_0/MSS_ADLIB_INST/FABPWDATA[7]INT_NET;  
  cc3000fpga_MSS_0/MSS_ADLIB_INST/U_CORE:FABPWDATA[7], 
  cc3000fpga_MSS_0/MSS_ADLIB_INST/U_50:PIN5INT; HARDWIRED:hwip.
NET cc3000fpga_MSS_0/MSS_ADLIB_INST/FABPWDATA[8]INT_NET;  
  cc3000fpga_MSS_0/MSS_ADLIB_INST/U_CORE:FABPWDATA[8], 
  cc3000fpga_MSS_0/MSS_ADLIB_INST/U_50:PIN4INT; HARDWIRED:hwip.
NET cc3000fpga_MSS_0/MSS_ADLIB_INST/FABPWDATA[9]INT_NET;  
  cc3000fpga_MSS_0/MSS_ADLIB_INST/U_CORE:FABPWDATA[9], 
  cc3000fpga_MSS_0/MSS_ADLIB_INST/U_50:PIN6INT; HARDWIRED:hwip.
NET cc3000fpga_MSS_0/MSS_ADLIB_INST/FABPRDATA[10]INT_NET;  
  cc3000fpga_MSS_0/MSS_ADLIB_INST/U_CORE:FABPRDATA[10], 
  cc3000fpga_MSS_0/MSS_ADLIB_INST/U_51:PIN1INT; HARDWIRED:hwip.
NET cc3000fpga_MSS_0/MSS_ADLIB_INST/FABPRDATA[11]INT_NET;  
  cc3000fpga_MSS_0/MSS_ADLIB_INST/U_CORE:FABPRDATA[11], 
  cc3000fpga_MSS_0/MSS_ADLIB_INST/U_51:PIN2INT; HARDWIRED:hwip.
NET cc3000fpga_MSS_0/MSS_ADLIB_INST/FABPRDATA[12]INT_NET;  
  cc3000fpga_MSS_0/MSS_ADLIB_INST/U_CORE:FABPRDATA[12], 
  cc3000fpga_MSS_0/MSS_ADLIB_INST/U_51:PIN3INT; HARDWIRED:hwip.
NET cc3000fpga_MSS_0/MSS_ADLIB_INST/FABPWDATA[10]INT_NET;  
  cc3000fpga_MSS_0/MSS_ADLIB_INST/U_CORE:FABPWDATA[10], 
  cc3000fpga_MSS_0/MSS_ADLIB_INST/U_51:PIN5INT; HARDWIRED:hwip.
NET cc3000fpga_MSS_0/MSS_ADLIB_INST/FABPWDATA[11]INT_NET;  
  cc3000fpga_MSS_0/MSS_ADLIB_INST/U_CORE:FABPWDATA[11], 
  cc3000fpga_MSS_0/MSS_ADLIB_INST/U_51:PIN4INT; HARDWIRED:hwip.
NET cc3000fpga_MSS_0/MSS_ADLIB_INST/FABPWDATA[12]INT_NET;  
  cc3000fpga_MSS_0/MSS_ADLIB_INST/U_CORE:FABPWDATA[12], 
  cc3000fpga_MSS_0/MSS_ADLIB_INST/U_51:PIN6INT; HARDWIRED:hwip.
NET cc3000fpga_MSS_0/MSS_ADLIB_INST/FABPRDATA[13]INT_NET;  
  cc3000fpga_MSS_0/MSS_ADLIB_INST/U_CORE:FABPRDATA[13], 
  cc3000fpga_MSS_0/MSS_ADLIB_INST/U_52:PIN1INT; HARDWIRED:hwip.
NET cc3000fpga_MSS_0/MSS_ADLIB_INST/FABPRDATA[14]INT_NET;  
  cc3000fpga_MSS_0/MSS_ADLIB_INST/U_CORE:FABPRDATA[14], 
  cc3000fpga_MSS_0/MSS_ADLIB_INST/U_52:PIN2INT; HARDWIRED:hwip.
NET cc3000fpga_MSS_0/MSS_ADLIB_INST/FABPRDATA[15]INT_NET;  
  cc3000fpga_MSS_0/MSS_ADLIB_INST/U_CORE:FABPRDATA[15], 
  cc3000fpga_MSS_0/MSS_ADLIB_INST/U_52:PIN3INT; HARDWIRED:hwip.
NET cc3000fpga_MSS_0/MSS_ADLIB_INST/FABPWDATA[13]INT_NET;  
  cc3000fpga_MSS_0/MSS_ADLIB_INST/U_CORE:FABPWDATA[13], 
  cc3000fpga_MSS_0/MSS_ADLIB_INST/U_52:PIN5INT; HARDWIRED:hwip.
NET cc3000fpga_MSS_0/MSS_ADLIB_INST/FABPWDATA[14]INT_NET;  
  cc3000fpga_MSS_0/MSS_ADLIB_INST/U_CORE:FABPWDATA[14], 
  cc3000fpga_MSS_0/MSS_ADLIB_INST/U_52:PIN4INT; HARDWIRED:hwip.
NET cc3000fpga_MSS_0/MSS_ADLIB_INST/FABPWDATA[15]INT_NET;  
  cc3000fpga_MSS_0/MSS_ADLIB_INST/U_CORE:FABPWDATA[15], 
  cc3000fpga_MSS_0/MSS_ADLIB_INST/U_52:PIN6INT; HARDWIRED:hwip.
NET cc3000fpga_MSS_0/MSS_ADLIB_INST/MSSPWDATA[16]INT_NET;  
  cc3000fpga_MSS_0/MSS_ADLIB_INST/U_CORE:MSSPWDATA[16], 
  cc3000fpga_MSS_0/MSS_ADLIB_INST/U_53:PIN1INT; HARDWIRED:hwip.
NET cc3000fpga_MSS_0/MSS_ADLIB_INST/MSSPWDATA[17]INT_NET;  
  cc3000fpga_MSS_0/MSS_ADLIB_INST/U_CORE:MSSPWDATA[17], 
  cc3000fpga_MSS_0/MSS_ADLIB_INST/U_53:PIN2INT; HARDWIRED:hwip.
NET cc3000fpga_MSS_0/MSS_ADLIB_INST/MSSPWDATA[18]INT_NET;  
  cc3000fpga_MSS_0/MSS_ADLIB_INST/U_CORE:MSSPWDATA[18], 
  cc3000fpga_MSS_0/MSS_ADLIB_INST/U_53:PIN3INT; HARDWIRED:hwip.
NET cc3000fpga_MSS_0/MSS_ADLIB_INST/MSSPRDATA[16]INT_NET;  
  cc3000fpga_MSS_0/MSS_ADLIB_INST/U_CORE:MSSPRDATA[16], 
  cc3000fpga_MSS_0/MSS_ADLIB_INST/U_53:PIN5INT; HARDWIRED:hwip.
NET cc3000fpga_MSS_0/MSS_ADLIB_INST/MSSPRDATA[17]INT_NET;  
  cc3000fpga_MSS_0/MSS_ADLIB_INST/U_CORE:MSSPRDATA[17], 
  cc3000fpga_MSS_0/MSS_ADLIB_INST/U_53:PIN4INT; HARDWIRED:hwip.
NET cc3000fpga_MSS_0/MSS_ADLIB_INST/MSSPRDATA[18]INT_NET;  
  cc3000fpga_MSS_0/MSS_ADLIB_INST/U_CORE:MSSPRDATA[18], 
  cc3000fpga_MSS_0/MSS_ADLIB_INST/U_53:PIN6INT; HARDWIRED:hwip.
NET cc3000fpga_MSS_0/MSS_ADLIB_INST/MSSPWDATA[19]INT_NET;  
  cc3000fpga_MSS_0/MSS_ADLIB_INST/U_CORE:MSSPWDATA[19], 
  cc3000fpga_MSS_0/MSS_ADLIB_INST/U_54:PIN1INT; HARDWIRED:hwip.
NET cc3000fpga_MSS_0/MSS_ADLIB_INST/MSSPWDATA[20]INT_NET;  
  cc3000fpga_MSS_0/MSS_ADLIB_INST/U_CORE:MSSPWDATA[20], 
  cc3000fpga_MSS_0/MSS_ADLIB_INST/U_54:PIN2INT; HARDWIRED:hwip.
NET cc3000fpga_MSS_0/MSS_ADLIB_INST/MSSPWDATA[21]INT_NET;  
  cc3000fpga_MSS_0/MSS_ADLIB_INST/U_CORE:MSSPWDATA[21], 
  cc3000fpga_MSS_0/MSS_ADLIB_INST/U_54:PIN3INT; HARDWIRED:hwip.
NET cc3000fpga_MSS_0/MSS_ADLIB_INST/MSSPRDATA[19]INT_NET;  
  cc3000fpga_MSS_0/MSS_ADLIB_INST/U_CORE:MSSPRDATA[19], 
  cc3000fpga_MSS_0/MSS_ADLIB_INST/U_54:PIN5INT; HARDWIRED:hwip.
NET cc3000fpga_MSS_0/MSS_ADLIB_INST/MSSPRDATA[20]INT_NET;  
  cc3000fpga_MSS_0/MSS_ADLIB_INST/U_CORE:MSSPRDATA[20], 
  cc3000fpga_MSS_0/MSS_ADLIB_INST/U_54:PIN4INT; HARDWIRED:hwip.
NET cc3000fpga_MSS_0/MSS_ADLIB_INST/MSSPRDATA[21]INT_NET;  
  cc3000fpga_MSS_0/MSS_ADLIB_INST/U_CORE:MSSPRDATA[21], 
  cc3000fpga_MSS_0/MSS_ADLIB_INST/U_54:PIN6INT; HARDWIRED:hwip.
NET cc3000fpga_MSS_0/MSS_ADLIB_INST/MSSPWDATA[22]INT_NET;  
  cc3000fpga_MSS_0/MSS_ADLIB_INST/U_CORE:MSSPWDATA[22], 
  cc3000fpga_MSS_0/MSS_ADLIB_INST/U_55:PIN1INT; HARDWIRED:hwip.
NET cc3000fpga_MSS_0/MSS_ADLIB_INST/MSSPWDATA[23]INT_NET;  
  cc3000fpga_MSS_0/MSS_ADLIB_INST/U_CORE:MSSPWDATA[23], 
  cc3000fpga_MSS_0/MSS_ADLIB_INST/U_55:PIN2INT; HARDWIRED:hwip.
NET cc3000fpga_MSS_0/MSS_ADLIB_INST/MSSPWDATA[24]INT_NET;  
  cc3000fpga_MSS_0/MSS_ADLIB_INST/U_CORE:MSSPWDATA[24], 
  cc3000fpga_MSS_0/MSS_ADLIB_INST/U_55:PIN3INT; HARDWIRED:hwip.
NET cc3000fpga_MSS_0/MSS_ADLIB_INST/MSSPRDATA[22]INT_NET;  
  cc3000fpga_MSS_0/MSS_ADLIB_INST/U_CORE:MSSPRDATA[22], 
  cc3000fpga_MSS_0/MSS_ADLIB_INST/U_55:PIN5INT; HARDWIRED:hwip.
NET cc3000fpga_MSS_0/MSS_ADLIB_INST/MSSPRDATA[23]INT_NET;  
  cc3000fpga_MSS_0/MSS_ADLIB_INST/U_CORE:MSSPRDATA[23], 
  cc3000fpga_MSS_0/MSS_ADLIB_INST/U_55:PIN4INT; HARDWIRED:hwip.
NET cc3000fpga_MSS_0/MSS_ADLIB_INST/MSSPRDATA[24]INT_NET;  
  cc3000fpga_MSS_0/MSS_ADLIB_INST/U_CORE:MSSPRDATA[24], 
  cc3000fpga_MSS_0/MSS_ADLIB_INST/U_55:PIN6INT; HARDWIRED:hwip.
NET cc3000fpga_MSS_0/MSS_ADLIB_INST/MSSPWDATA[25]INT_NET;  
  cc3000fpga_MSS_0/MSS_ADLIB_INST/U_CORE:MSSPWDATA[25], 
  cc3000fpga_MSS_0/MSS_ADLIB_INST/U_56:PIN1INT; HARDWIRED:hwip.
NET cc3000fpga_MSS_0/MSS_ADLIB_INST/MSSPWDATA[26]INT_NET;  
  cc3000fpga_MSS_0/MSS_ADLIB_INST/U_CORE:MSSPWDATA[26], 
  cc3000fpga_MSS_0/MSS_ADLIB_INST/U_56:PIN2INT; HARDWIRED:hwip.
NET cc3000fpga_MSS_0/MSS_ADLIB_INST/MSSPWDATA[27]INT_NET;  
  cc3000fpga_MSS_0/MSS_ADLIB_INST/U_CORE:MSSPWDATA[27], 
  cc3000fpga_MSS_0/MSS_ADLIB_INST/U_56:PIN3INT; HARDWIRED:hwip.
NET cc3000fpga_MSS_0/MSS_ADLIB_INST/MSSPRDATA[25]INT_NET;  
  cc3000fpga_MSS_0/MSS_ADLIB_INST/U_CORE:MSSPRDATA[25], 
  cc3000fpga_MSS_0/MSS_ADLIB_INST/U_56:PIN5INT; HARDWIRED:hwip.
NET cc3000fpga_MSS_0/MSS_ADLIB_INST/MSSPRDATA[26]INT_NET;  
  cc3000fpga_MSS_0/MSS_ADLIB_INST/U_CORE:MSSPRDATA[26], 
  cc3000fpga_MSS_0/MSS_ADLIB_INST/U_56:PIN4INT; HARDWIRED:hwip.
NET cc3000fpga_MSS_0/MSS_ADLIB_INST/MSSPRDATA[27]INT_NET;  
  cc3000fpga_MSS_0/MSS_ADLIB_INST/U_CORE:MSSPRDATA[27], 
  cc3000fpga_MSS_0/MSS_ADLIB_INST/U_56:PIN6INT; HARDWIRED:hwip.
NET cc3000fpga_MSS_0/MSS_ADLIB_INST/MSSPWDATA[28]INT_NET;  
  cc3000fpga_MSS_0/MSS_ADLIB_INST/U_CORE:MSSPWDATA[28], 
  cc3000fpga_MSS_0/MSS_ADLIB_INST/U_57:PIN1INT; HARDWIRED:hwip.
NET cc3000fpga_MSS_0/MSS_ADLIB_INST/MSSPWDATA[29]INT_NET;  
  cc3000fpga_MSS_0/MSS_ADLIB_INST/U_CORE:MSSPWDATA[29], 
  cc3000fpga_MSS_0/MSS_ADLIB_INST/U_57:PIN2INT; HARDWIRED:hwip.
NET cc3000fpga_MSS_0/MSS_ADLIB_INST/MSSPWDATA[30]INT_NET;  
  cc3000fpga_MSS_0/MSS_ADLIB_INST/U_CORE:MSSPWDATA[30], 
  cc3000fpga_MSS_0/MSS_ADLIB_INST/U_57:PIN3INT; HARDWIRED:hwip.
NET cc3000fpga_MSS_0/MSS_ADLIB_INST/MSSPRDATA[28]INT_NET;  
  cc3000fpga_MSS_0/MSS_ADLIB_INST/U_CORE:MSSPRDATA[28], 
  cc3000fpga_MSS_0/MSS_ADLIB_INST/U_57:PIN5INT; HARDWIRED:hwip.
NET cc3000fpga_MSS_0/MSS_ADLIB_INST/MSSPRDATA[29]INT_NET;  
  cc3000fpga_MSS_0/MSS_ADLIB_INST/U_CORE:MSSPRDATA[29], 
  cc3000fpga_MSS_0/MSS_ADLIB_INST/U_57:PIN4INT; HARDWIRED:hwip.
NET cc3000fpga_MSS_0/MSS_ADLIB_INST/MSSPRDATA[30]INT_NET;  
  cc3000fpga_MSS_0/MSS_ADLIB_INST/U_CORE:MSSPRDATA[30], 
  cc3000fpga_MSS_0/MSS_ADLIB_INST/U_57:PIN6INT; HARDWIRED:hwip.
NET cc3000fpga_MSS_0/MSS_ADLIB_INST/MSSPWDATA[31]INT_NET;  
  cc3000fpga_MSS_0/MSS_ADLIB_INST/U_CORE:MSSPWDATA[31], 
  cc3000fpga_MSS_0/MSS_ADLIB_INST/U_58:PIN1INT; HARDWIRED:hwip.
NET cc3000fpga_MSS_0/MSS_ADLIB_INST/MSSPRDATA[31]INT_NET;  
  cc3000fpga_MSS_0/MSS_ADLIB_INST/U_CORE:MSSPRDATA[31], 
  cc3000fpga_MSS_0/MSS_ADLIB_INST/U_58:PIN5INT; HARDWIRED:hwip.
NET cc3000fpga_MSS_0/MSS_ADLIB_INST/FABINTINT_NET;  
  cc3000fpga_MSS_0/MSS_ADLIB_INST/U_CORE:FABINT, 
  cc3000fpga_MSS_0/MSS_ADLIB_INST/U_60:PIN5INT; HARDWIRED:hwip.
NET cc3000fpga_MSS_0/MSS_ADLIB_INST/F2MRESETnINT_NET;  
  cc3000fpga_MSS_0/MSS_ADLIB_INST/U_CORE:F2MRESETn, 
  cc3000fpga_MSS_0/MSS_ADLIB_INST/U_61:PIN5INT; HARDWIRED:hwip.
NET cc3000fpga_MSS_0/MSS_ADLIB_INST/DMAREADY[0]INT_NET;  
  cc3000fpga_MSS_0/MSS_ADLIB_INST/U_CORE:DMAREADY[0], 
  cc3000fpga_MSS_0/MSS_ADLIB_INST/U_61:PIN4INT; HARDWIRED:hwip.
NET cc3000fpga_MSS_0/MSS_ADLIB_INST/DMAREADY[1]INT_NET;  
  cc3000fpga_MSS_0/MSS_ADLIB_INST/U_CORE:DMAREADY[1], 
  cc3000fpga_MSS_0/MSS_ADLIB_INST/U_61:PIN6INT; HARDWIRED:hwip.
NET cc3000fpga_MSS_0/MSS_ADLIB_INST/FABPRDATA[16]INT_NET;  
  cc3000fpga_MSS_0/MSS_ADLIB_INST/U_CORE:FABPRDATA[16], 
  cc3000fpga_MSS_0/MSS_ADLIB_INST/U_86:PIN1INT; HARDWIRED:hwip.
NET cc3000fpga_MSS_0/MSS_ADLIB_INST/FABPRDATA[17]INT_NET;  
  cc3000fpga_MSS_0/MSS_ADLIB_INST/U_CORE:FABPRDATA[17], 
  cc3000fpga_MSS_0/MSS_ADLIB_INST/U_86:PIN2INT; HARDWIRED:hwip.
NET cc3000fpga_MSS_0/MSS_ADLIB_INST/FABPRDATA[18]INT_NET;  
  cc3000fpga_MSS_0/MSS_ADLIB_INST/U_CORE:FABPRDATA[18], 
  cc3000fpga_MSS_0/MSS_ADLIB_INST/U_86:PIN3INT; HARDWIRED:hwip.
NET cc3000fpga_MSS_0/MSS_ADLIB_INST/FABPWDATA[16]INT_NET;  
  cc3000fpga_MSS_0/MSS_ADLIB_INST/U_CORE:FABPWDATA[16], 
  cc3000fpga_MSS_0/MSS_ADLIB_INST/U_86:PIN5INT; HARDWIRED:hwip.
NET cc3000fpga_MSS_0/MSS_ADLIB_INST/FABPWDATA[17]INT_NET;  
  cc3000fpga_MSS_0/MSS_ADLIB_INST/U_CORE:FABPWDATA[17], 
  cc3000fpga_MSS_0/MSS_ADLIB_INST/U_86:PIN4INT; HARDWIRED:hwip.
NET cc3000fpga_MSS_0/MSS_ADLIB_INST/FABPWDATA[18]INT_NET;  
  cc3000fpga_MSS_0/MSS_ADLIB_INST/U_CORE:FABPWDATA[18], 
  cc3000fpga_MSS_0/MSS_ADLIB_INST/U_86:PIN6INT; HARDWIRED:hwip.
NET cc3000fpga_MSS_0/MSS_ADLIB_INST/FABPRDATA[19]INT_NET;  
  cc3000fpga_MSS_0/MSS_ADLIB_INST/U_CORE:FABPRDATA[19], 
  cc3000fpga_MSS_0/MSS_ADLIB_INST/U_87:PIN1INT; HARDWIRED:hwip.
NET cc3000fpga_MSS_0/MSS_ADLIB_INST/FABPRDATA[20]INT_NET;  
  cc3000fpga_MSS_0/MSS_ADLIB_INST/U_CORE:FABPRDATA[20], 
  cc3000fpga_MSS_0/MSS_ADLIB_INST/U_87:PIN2INT; HARDWIRED:hwip.
NET cc3000fpga_MSS_0/MSS_ADLIB_INST/FABPRDATA[21]INT_NET;  
  cc3000fpga_MSS_0/MSS_ADLIB_INST/U_CORE:FABPRDATA[21], 
  cc3000fpga_MSS_0/MSS_ADLIB_INST/U_87:PIN3INT; HARDWIRED:hwip.
NET cc3000fpga_MSS_0/MSS_ADLIB_INST/FABPWDATA[19]INT_NET;  
  cc3000fpga_MSS_0/MSS_ADLIB_INST/U_CORE:FABPWDATA[19], 
  cc3000fpga_MSS_0/MSS_ADLIB_INST/U_87:PIN5INT; HARDWIRED:hwip.
NET cc3000fpga_MSS_0/MSS_ADLIB_INST/FABPWDATA[20]INT_NET;  
  cc3000fpga_MSS_0/MSS_ADLIB_INST/U_CORE:FABPWDATA[20], 
  cc3000fpga_MSS_0/MSS_ADLIB_INST/U_87:PIN4INT; HARDWIRED:hwip.
NET cc3000fpga_MSS_0/MSS_ADLIB_INST/FABPWDATA[21]INT_NET;  
  cc3000fpga_MSS_0/MSS_ADLIB_INST/U_CORE:FABPWDATA[21], 
  cc3000fpga_MSS_0/MSS_ADLIB_INST/U_87:PIN6INT; HARDWIRED:hwip.
NET cc3000fpga_MSS_0/MSS_ADLIB_INST/FABPRDATA[22]INT_NET;  
  cc3000fpga_MSS_0/MSS_ADLIB_INST/U_CORE:FABPRDATA[22], 
  cc3000fpga_MSS_0/MSS_ADLIB_INST/U_88:PIN1INT; HARDWIRED:hwip.
NET cc3000fpga_MSS_0/MSS_ADLIB_INST/FABPRDATA[23]INT_NET;  
  cc3000fpga_MSS_0/MSS_ADLIB_INST/U_CORE:FABPRDATA[23], 
  cc3000fpga_MSS_0/MSS_ADLIB_INST/U_88:PIN2INT; HARDWIRED:hwip.
NET cc3000fpga_MSS_0/MSS_ADLIB_INST/FABPRDATA[24]INT_NET;  
  cc3000fpga_MSS_0/MSS_ADLIB_INST/U_CORE:FABPRDATA[24], 
  cc3000fpga_MSS_0/MSS_ADLIB_INST/U_88:PIN3INT; HARDWIRED:hwip.
NET cc3000fpga_MSS_0/MSS_ADLIB_INST/FABPWDATA[22]INT_NET;  
  cc3000fpga_MSS_0/MSS_ADLIB_INST/U_CORE:FABPWDATA[22], 
  cc3000fpga_MSS_0/MSS_ADLIB_INST/U_88:PIN5INT; HARDWIRED:hwip.
NET cc3000fpga_MSS_0/MSS_ADLIB_INST/FABPWDATA[23]INT_NET;  
  cc3000fpga_MSS_0/MSS_ADLIB_INST/U_CORE:FABPWDATA[23], 
  cc3000fpga_MSS_0/MSS_ADLIB_INST/U_88:PIN4INT; HARDWIRED:hwip.
NET cc3000fpga_MSS_0/MSS_ADLIB_INST/FABPWDATA[24]INT_NET;  
  cc3000fpga_MSS_0/MSS_ADLIB_INST/U_CORE:FABPWDATA[24], 
  cc3000fpga_MSS_0/MSS_ADLIB_INST/U_88:PIN6INT; HARDWIRED:hwip.
NET cc3000fpga_MSS_0/MSS_ADLIB_INST/FABPRDATA[25]INT_NET;  
  cc3000fpga_MSS_0/MSS_ADLIB_INST/U_CORE:FABPRDATA[25], 
  cc3000fpga_MSS_0/MSS_ADLIB_INST/U_89:PIN1INT; HARDWIRED:hwip.
NET cc3000fpga_MSS_0/MSS_ADLIB_INST/FABPRDATA[26]INT_NET;  
  cc3000fpga_MSS_0/MSS_ADLIB_INST/U_CORE:FABPRDATA[26], 
  cc3000fpga_MSS_0/MSS_ADLIB_INST/U_89:PIN2INT; HARDWIRED:hwip.
NET cc3000fpga_MSS_0/MSS_ADLIB_INST/FABPRDATA[27]INT_NET;  
  cc3000fpga_MSS_0/MSS_ADLIB_INST/U_CORE:FABPRDATA[27], 
  cc3000fpga_MSS_0/MSS_ADLIB_INST/U_89:PIN3INT; HARDWIRED:hwip.
NET cc3000fpga_MSS_0/MSS_ADLIB_INST/FABPWDATA[25]INT_NET;  
  cc3000fpga_MSS_0/MSS_ADLIB_INST/U_CORE:FABPWDATA[25], 
  cc3000fpga_MSS_0/MSS_ADLIB_INST/U_89:PIN5INT; HARDWIRED:hwip.
NET cc3000fpga_MSS_0/MSS_ADLIB_INST/FABPWDATA[26]INT_NET;  
  cc3000fpga_MSS_0/MSS_ADLIB_INST/U_CORE:FABPWDATA[26], 
  cc3000fpga_MSS_0/MSS_ADLIB_INST/U_89:PIN4INT; HARDWIRED:hwip.
NET cc3000fpga_MSS_0/MSS_ADLIB_INST/FABPWDATA[27]INT_NET;  
  cc3000fpga_MSS_0/MSS_ADLIB_INST/U_CORE:FABPWDATA[27], 
  cc3000fpga_MSS_0/MSS_ADLIB_INST/U_89:PIN6INT; HARDWIRED:hwip.
NET cc3000fpga_MSS_0/MSS_ADLIB_INST/FABPRDATA[28]INT_NET;  
  cc3000fpga_MSS_0/MSS_ADLIB_INST/U_CORE:FABPRDATA[28], 
  cc3000fpga_MSS_0/MSS_ADLIB_INST/U_90:PIN1INT; HARDWIRED:hwip.
NET cc3000fpga_MSS_0/MSS_ADLIB_INST/FABPRDATA[29]INT_NET;  
  cc3000fpga_MSS_0/MSS_ADLIB_INST/U_CORE:FABPRDATA[29], 
  cc3000fpga_MSS_0/MSS_ADLIB_INST/U_90:PIN2INT; HARDWIRED:hwip.
NET cc3000fpga_MSS_0/MSS_ADLIB_INST/FABPRDATA[30]INT_NET;  
  cc3000fpga_MSS_0/MSS_ADLIB_INST/U_CORE:FABPRDATA[30], 
  cc3000fpga_MSS_0/MSS_ADLIB_INST/U_90:PIN3INT; HARDWIRED:hwip.
NET cc3000fpga_MSS_0/MSS_ADLIB_INST/FABPWDATA[28]INT_NET;  
  cc3000fpga_MSS_0/MSS_ADLIB_INST/U_CORE:FABPWDATA[28], 
  cc3000fpga_MSS_0/MSS_ADLIB_INST/U_90:PIN5INT; HARDWIRED:hwip.
NET cc3000fpga_MSS_0/MSS_ADLIB_INST/FABPWDATA[29]INT_NET;  
  cc3000fpga_MSS_0/MSS_ADLIB_INST/U_CORE:FABPWDATA[29], 
  cc3000fpga_MSS_0/MSS_ADLIB_INST/U_90:PIN4INT; HARDWIRED:hwip.
NET cc3000fpga_MSS_0/MSS_ADLIB_INST/FABPWDATA[30]INT_NET;  
  cc3000fpga_MSS_0/MSS_ADLIB_INST/U_CORE:FABPWDATA[30], 
  cc3000fpga_MSS_0/MSS_ADLIB_INST/U_90:PIN6INT; HARDWIRED:hwip.
NET cc3000fpga_MSS_0/MSS_ADLIB_INST/FABPRDATA[31]INT_NET;  
  cc3000fpga_MSS_0/MSS_ADLIB_INST/U_CORE:FABPRDATA[31], 
  cc3000fpga_MSS_0/MSS_ADLIB_INST/U_91:PIN1INT; HARDWIRED:hwip.
NET cc3000fpga_MSS_0/MSS_ADLIB_INST/SYNCCLKFDBKINT_NET;  
  cc3000fpga_MSS_0/MSS_ADLIB_INST/U_91:PIN4INT, 
  cc3000fpga_MSS_0/MSS_ADLIB_INST/U_CORE:SYNCCLKFDBK; HARDWIRED:
  hwip.
NET cc3000fpga_MSS_0/MSS_ADLIB_INST/FABPWDATA[31]INT_NET;  
  cc3000fpga_MSS_0/MSS_ADLIB_INST/U_CORE:FABPWDATA[31], 
  cc3000fpga_MSS_0/MSS_ADLIB_INST/U_91:PIN6INT; HARDWIRED:hwip.
NET cc3000fpga_MSS_0/MSS_ADLIB_INST/LVTTL0INT_NET;  
  cc3000fpga_MSS_0/MSS_ADLIB_INST/U_CORE:LVTTL0, 
  cc3000fpga_MSS_0/MSS_ADLIB_INST/U_62:PIN1INT; HARDWIRED:hwip.
NET cc3000fpga_MSS_0/MSS_ADLIB_INST/LVTTL1INT_NET;  
  cc3000fpga_MSS_0/MSS_ADLIB_INST/U_CORE:LVTTL1, 
  cc3000fpga_MSS_0/MSS_ADLIB_INST/U_62:PIN2INT; HARDWIRED:hwip.
NET cc3000fpga_MSS_0/MSS_ADLIB_INST/LVTTL2INT_NET;  
  cc3000fpga_MSS_0/MSS_ADLIB_INST/U_CORE:LVTTL2, 
  cc3000fpga_MSS_0/MSS_ADLIB_INST/U_62:PIN3INT; HARDWIRED:hwip.
NET cc3000fpga_MSS_0/MSS_ADLIB_INST/LVTTL0ENINT_NET;  
  cc3000fpga_MSS_0/MSS_ADLIB_INST/U_CORE:LVTTL0EN, 
  cc3000fpga_MSS_0/MSS_ADLIB_INST/U_62:PIN5INT; HARDWIRED:hwip.
NET cc3000fpga_MSS_0/MSS_ADLIB_INST/LVTTL1ENINT_NET;  
  cc3000fpga_MSS_0/MSS_ADLIB_INST/U_CORE:LVTTL1EN, 
  cc3000fpga_MSS_0/MSS_ADLIB_INST/U_62:PIN4INT; HARDWIRED:hwip.
NET cc3000fpga_MSS_0/MSS_ADLIB_INST/LVTTL2ENINT_NET;  
  cc3000fpga_MSS_0/MSS_ADLIB_INST/U_CORE:LVTTL2EN, 
  cc3000fpga_MSS_0/MSS_ADLIB_INST/U_62:PIN6INT; HARDWIRED:hwip.
NET cc3000fpga_MSS_0/MSS_ADLIB_INST/LVTTL3INT_NET;  
  cc3000fpga_MSS_0/MSS_ADLIB_INST/U_CORE:LVTTL3, 
  cc3000fpga_MSS_0/MSS_ADLIB_INST/U_64:PIN1INT; HARDWIRED:hwip.
NET cc3000fpga_MSS_0/MSS_ADLIB_INST/LVTTL4INT_NET;  
  cc3000fpga_MSS_0/MSS_ADLIB_INST/U_CORE:LVTTL4, 
  cc3000fpga_MSS_0/MSS_ADLIB_INST/U_64:PIN2INT; HARDWIRED:hwip.
NET cc3000fpga_MSS_0/MSS_ADLIB_INST/LVTTL5INT_NET;  
  cc3000fpga_MSS_0/MSS_ADLIB_INST/U_CORE:LVTTL5, 
  cc3000fpga_MSS_0/MSS_ADLIB_INST/U_64:PIN3INT; HARDWIRED:hwip.
NET cc3000fpga_MSS_0/MSS_ADLIB_INST/LVTTL3ENINT_NET;  
  cc3000fpga_MSS_0/MSS_ADLIB_INST/U_CORE:LVTTL3EN, 
  cc3000fpga_MSS_0/MSS_ADLIB_INST/U_64:PIN5INT; HARDWIRED:hwip.
NET cc3000fpga_MSS_0/MSS_ADLIB_INST/LVTTL4ENINT_NET;  
  cc3000fpga_MSS_0/MSS_ADLIB_INST/U_CORE:LVTTL4EN, 
  cc3000fpga_MSS_0/MSS_ADLIB_INST/U_64:PIN4INT; HARDWIRED:hwip.
NET cc3000fpga_MSS_0/MSS_ADLIB_INST/LVTTL5ENINT_NET;  
  cc3000fpga_MSS_0/MSS_ADLIB_INST/U_CORE:LVTTL5EN, 
  cc3000fpga_MSS_0/MSS_ADLIB_INST/U_64:PIN6INT; HARDWIRED:hwip.
NET cc3000fpga_MSS_0/MSS_ADLIB_INST/LVTTL6INT_NET;  
  cc3000fpga_MSS_0/MSS_ADLIB_INST/U_CORE:LVTTL6, 
  cc3000fpga_MSS_0/MSS_ADLIB_INST/U_66:PIN1INT; HARDWIRED:hwip.
NET cc3000fpga_MSS_0/MSS_ADLIB_INST/LVTTL7INT_NET;  
  cc3000fpga_MSS_0/MSS_ADLIB_INST/U_CORE:LVTTL7, 
  cc3000fpga_MSS_0/MSS_ADLIB_INST/U_66:PIN2INT; HARDWIRED:hwip.
NET cc3000fpga_MSS_0/MSS_ADLIB_INST/LVTTL6ENINT_NET;  
  cc3000fpga_MSS_0/MSS_ADLIB_INST/U_CORE:LVTTL6EN, 
  cc3000fpga_MSS_0/MSS_ADLIB_INST/U_66:PIN5INT; HARDWIRED:hwip.
NET cc3000fpga_MSS_0/MSS_ADLIB_INST/LVTTL7ENINT_NET;  
  cc3000fpga_MSS_0/MSS_ADLIB_INST/U_CORE:LVTTL7EN, 
  cc3000fpga_MSS_0/MSS_ADLIB_INST/U_66:PIN4INT; HARDWIRED:hwip.
NET cc3000fpga_MSS_0/MSS_ADLIB_INST/CMP0INT_NET;  
  cc3000fpga_MSS_0/MSS_ADLIB_INST/U_CORE:CMP0, 
  cc3000fpga_MSS_0/MSS_ADLIB_INST/U_71:PIN1INT; HARDWIRED:hwip.
NET cc3000fpga_MSS_0/MSS_ADLIB_INST/CMP1INT_NET;  
  cc3000fpga_MSS_0/MSS_ADLIB_INST/U_CORE:CMP1, 
  cc3000fpga_MSS_0/MSS_ADLIB_INST/U_71:PIN2INT; HARDWIRED:hwip.
NET cc3000fpga_MSS_0/MSS_ADLIB_INST/CMP2INT_NET;  
  cc3000fpga_MSS_0/MSS_ADLIB_INST/U_CORE:CMP2, 
  cc3000fpga_MSS_0/MSS_ADLIB_INST/U_71:PIN3INT; HARDWIRED:hwip.
NET cc3000fpga_MSS_0/MSS_ADLIB_INST/CMP3INT_NET;  
  cc3000fpga_MSS_0/MSS_ADLIB_INST/U_CORE:CMP3, 
  cc3000fpga_MSS_0/MSS_ADLIB_INST/U_72:PIN1INT; HARDWIRED:hwip.
NET cc3000fpga_MSS_0/MSS_ADLIB_INST/CMP4INT_NET;  
  cc3000fpga_MSS_0/MSS_ADLIB_INST/U_CORE:CMP4, 
  cc3000fpga_MSS_0/MSS_ADLIB_INST/U_72:PIN2INT; HARDWIRED:hwip.
NET cc3000fpga_MSS_0/MSS_ADLIB_INST/CMP5INT_NET;  
  cc3000fpga_MSS_0/MSS_ADLIB_INST/U_CORE:CMP5, 
  cc3000fpga_MSS_0/MSS_ADLIB_INST/U_72:PIN3INT; HARDWIRED:hwip.
NET cc3000fpga_MSS_0/MSS_ADLIB_INST/FABSDD0DINT_NET;  
  cc3000fpga_MSS_0/MSS_ADLIB_INST/U_CORE:FABSDD0D, 
  cc3000fpga_MSS_0/MSS_ADLIB_INST/U_72:PIN5INT; HARDWIRED:hwip.
NET cc3000fpga_MSS_0/MSS_ADLIB_INST/FABSDD1DINT_NET;  
  cc3000fpga_MSS_0/MSS_ADLIB_INST/U_CORE:FABSDD1D, 
  cc3000fpga_MSS_0/MSS_ADLIB_INST/U_72:PIN4INT; HARDWIRED:hwip.
NET cc3000fpga_MSS_0/MSS_ADLIB_INST/CMP6INT_NET;  
  cc3000fpga_MSS_0/MSS_ADLIB_INST/U_CORE:CMP6, 
  cc3000fpga_MSS_0/MSS_ADLIB_INST/U_73:PIN1INT; HARDWIRED:hwip.
NET cc3000fpga_MSS_0/MSS_ADLIB_INST/CMP7INT_NET;  
  cc3000fpga_MSS_0/MSS_ADLIB_INST/U_CORE:CMP7, 
  cc3000fpga_MSS_0/MSS_ADLIB_INST/U_73:PIN2INT; HARDWIRED:hwip.
NET cc3000fpga_MSS_0/MSS_ADLIB_INST/FABACETRIGINT_NET;  
  cc3000fpga_MSS_0/MSS_ADLIB_INST/U_CORE:FABACETRIG, 
  cc3000fpga_MSS_0/MSS_ADLIB_INST/U_73:PIN5INT; HARDWIRED:hwip.
NET cc3000fpga_MSS_0/MSS_ADLIB_INST/FABSDD0CLKINT_NET;  
  cc3000fpga_MSS_0/MSS_ADLIB_INST/U_CORE:FABSDD0CLK, 
  cc3000fpga_MSS_0/MSS_ADLIB_INST/U_74:PIN5INT; HARDWIRED:hwip.
NET cc3000fpga_MSS_0/MSS_ADLIB_INST/FABSDD1CLKINT_NET;  
  cc3000fpga_MSS_0/MSS_ADLIB_INST/U_CORE:FABSDD1CLK, 
  cc3000fpga_MSS_0/MSS_ADLIB_INST/U_74:PIN4INT; HARDWIRED:hwip.
NET cc3000fpga_MSS_0/MSS_ADLIB_INST/ACEFLAGS[0]INT_NET;  
  cc3000fpga_MSS_0/MSS_ADLIB_INST/U_CORE:ACEFLAGS[0], 
  cc3000fpga_MSS_0/MSS_ADLIB_INST/U_75:PIN2INT; HARDWIRED:hwip.
NET cc3000fpga_MSS_0/MSS_ADLIB_INST/ACEFLAGS[1]INT_NET;  
  cc3000fpga_MSS_0/MSS_ADLIB_INST/U_CORE:ACEFLAGS[1], 
  cc3000fpga_MSS_0/MSS_ADLIB_INST/U_75:PIN3INT; HARDWIRED:hwip.
NET cc3000fpga_MSS_0/MSS_ADLIB_INST/ACEFLAGS[2]INT_NET;  
  cc3000fpga_MSS_0/MSS_ADLIB_INST/U_CORE:ACEFLAGS[2], 
  cc3000fpga_MSS_0/MSS_ADLIB_INST/U_76:PIN1INT; HARDWIRED:hwip.
NET cc3000fpga_MSS_0/MSS_ADLIB_INST/ACEFLAGS[3]INT_NET;  
  cc3000fpga_MSS_0/MSS_ADLIB_INST/U_CORE:ACEFLAGS[3], 
  cc3000fpga_MSS_0/MSS_ADLIB_INST/U_76:PIN2INT; HARDWIRED:hwip.
NET cc3000fpga_MSS_0/MSS_ADLIB_INST/ACEFLAGS[4]INT_NET;  
  cc3000fpga_MSS_0/MSS_ADLIB_INST/U_CORE:ACEFLAGS[4], 
  cc3000fpga_MSS_0/MSS_ADLIB_INST/U_76:PIN3INT; HARDWIRED:hwip.
NET cc3000fpga_MSS_0/MSS_ADLIB_INST/ACEFLAGS[5]INT_NET;  
  cc3000fpga_MSS_0/MSS_ADLIB_INST/U_CORE:ACEFLAGS[5], 
  cc3000fpga_MSS_0/MSS_ADLIB_INST/U_77:PIN1INT; HARDWIRED:hwip.
NET cc3000fpga_MSS_0/MSS_ADLIB_INST/ACEFLAGS[6]INT_NET;  
  cc3000fpga_MSS_0/MSS_ADLIB_INST/U_CORE:ACEFLAGS[6], 
  cc3000fpga_MSS_0/MSS_ADLIB_INST/U_77:PIN2INT; HARDWIRED:hwip.
NET cc3000fpga_MSS_0/MSS_ADLIB_INST/ACEFLAGS[7]INT_NET;  
  cc3000fpga_MSS_0/MSS_ADLIB_INST/U_CORE:ACEFLAGS[7], 
  cc3000fpga_MSS_0/MSS_ADLIB_INST/U_77:PIN3INT; HARDWIRED:hwip.
NET cc3000fpga_MSS_0/MSS_ADLIB_INST/ACEFLAGS[8]INT_NET;  
  cc3000fpga_MSS_0/MSS_ADLIB_INST/U_CORE:ACEFLAGS[8], 
  cc3000fpga_MSS_0/MSS_ADLIB_INST/U_78:PIN1INT; HARDWIRED:hwip.
NET cc3000fpga_MSS_0/MSS_ADLIB_INST/ACEFLAGS[9]INT_NET;  
  cc3000fpga_MSS_0/MSS_ADLIB_INST/U_CORE:ACEFLAGS[9], 
  cc3000fpga_MSS_0/MSS_ADLIB_INST/U_78:PIN2INT; HARDWIRED:hwip.
NET cc3000fpga_MSS_0/MSS_ADLIB_INST/ACEFLAGS[10]INT_NET;  
  cc3000fpga_MSS_0/MSS_ADLIB_INST/U_CORE:ACEFLAGS[10], 
  cc3000fpga_MSS_0/MSS_ADLIB_INST/U_78:PIN3INT; HARDWIRED:hwip.
NET cc3000fpga_MSS_0/MSS_ADLIB_INST/ACEFLAGS[11]INT_NET;  
  cc3000fpga_MSS_0/MSS_ADLIB_INST/U_CORE:ACEFLAGS[11], 
  cc3000fpga_MSS_0/MSS_ADLIB_INST/U_79:PIN1INT; HARDWIRED:hwip.
NET cc3000fpga_MSS_0/MSS_ADLIB_INST/ACEFLAGS[12]INT_NET;  
  cc3000fpga_MSS_0/MSS_ADLIB_INST/U_CORE:ACEFLAGS[12], 
  cc3000fpga_MSS_0/MSS_ADLIB_INST/U_79:PIN2INT; HARDWIRED:hwip.
NET cc3000fpga_MSS_0/MSS_ADLIB_INST/ACEFLAGS[13]INT_NET;  
  cc3000fpga_MSS_0/MSS_ADLIB_INST/U_CORE:ACEFLAGS[13], 
  cc3000fpga_MSS_0/MSS_ADLIB_INST/U_79:PIN3INT; HARDWIRED:hwip.
NET cc3000fpga_MSS_0/MSS_ADLIB_INST/ACEFLAGS[14]INT_NET;  
  cc3000fpga_MSS_0/MSS_ADLIB_INST/U_CORE:ACEFLAGS[14], 
  cc3000fpga_MSS_0/MSS_ADLIB_INST/U_80:PIN1INT; HARDWIRED:hwip.
NET cc3000fpga_MSS_0/MSS_ADLIB_INST/ACEFLAGS[15]INT_NET;  
  cc3000fpga_MSS_0/MSS_ADLIB_INST/U_CORE:ACEFLAGS[15], 
  cc3000fpga_MSS_0/MSS_ADLIB_INST/U_80:PIN2INT; HARDWIRED:hwip.
NET cc3000fpga_MSS_0/MSS_ADLIB_INST/ACEFLAGS[16]INT_NET;  
  cc3000fpga_MSS_0/MSS_ADLIB_INST/U_CORE:ACEFLAGS[16], 
  cc3000fpga_MSS_0/MSS_ADLIB_INST/U_80:PIN3INT; HARDWIRED:hwip.
NET cc3000fpga_MSS_0/MSS_ADLIB_INST/ACEFLAGS[17]INT_NET;  
  cc3000fpga_MSS_0/MSS_ADLIB_INST/U_CORE:ACEFLAGS[17], 
  cc3000fpga_MSS_0/MSS_ADLIB_INST/U_81:PIN1INT; HARDWIRED:hwip.
NET cc3000fpga_MSS_0/MSS_ADLIB_INST/ACEFLAGS[18]INT_NET;  
  cc3000fpga_MSS_0/MSS_ADLIB_INST/U_CORE:ACEFLAGS[18], 
  cc3000fpga_MSS_0/MSS_ADLIB_INST/U_81:PIN2INT; HARDWIRED:hwip.
NET cc3000fpga_MSS_0/MSS_ADLIB_INST/ACEFLAGS[19]INT_NET;  
  cc3000fpga_MSS_0/MSS_ADLIB_INST/U_CORE:ACEFLAGS[19], 
  cc3000fpga_MSS_0/MSS_ADLIB_INST/U_81:PIN3INT; HARDWIRED:hwip.
NET cc3000fpga_MSS_0/MSS_ADLIB_INST/ACEFLAGS[20]INT_NET;  
  cc3000fpga_MSS_0/MSS_ADLIB_INST/U_CORE:ACEFLAGS[20], 
  cc3000fpga_MSS_0/MSS_ADLIB_INST/U_82:PIN1INT; HARDWIRED:hwip.
NET cc3000fpga_MSS_0/MSS_ADLIB_INST/ACEFLAGS[21]INT_NET;  
  cc3000fpga_MSS_0/MSS_ADLIB_INST/U_CORE:ACEFLAGS[21], 
  cc3000fpga_MSS_0/MSS_ADLIB_INST/U_82:PIN2INT; HARDWIRED:hwip.
NET cc3000fpga_MSS_0/MSS_ADLIB_INST/ACEFLAGS[22]INT_NET;  
  cc3000fpga_MSS_0/MSS_ADLIB_INST/U_CORE:ACEFLAGS[22], 
  cc3000fpga_MSS_0/MSS_ADLIB_INST/U_82:PIN3INT; HARDWIRED:hwip.
NET cc3000fpga_MSS_0/MSS_ADLIB_INST/ACEFLAGS[23]INT_NET;  
  cc3000fpga_MSS_0/MSS_ADLIB_INST/U_CORE:ACEFLAGS[23], 
  cc3000fpga_MSS_0/MSS_ADLIB_INST/U_83:PIN1INT; HARDWIRED:hwip.
NET cc3000fpga_MSS_0/MSS_ADLIB_INST/ACEFLAGS[24]INT_NET;  
  cc3000fpga_MSS_0/MSS_ADLIB_INST/U_CORE:ACEFLAGS[24], 
  cc3000fpga_MSS_0/MSS_ADLIB_INST/U_83:PIN2INT; HARDWIRED:hwip.
NET cc3000fpga_MSS_0/MSS_ADLIB_INST/ACEFLAGS[25]INT_NET;  
  cc3000fpga_MSS_0/MSS_ADLIB_INST/U_CORE:ACEFLAGS[25], 
  cc3000fpga_MSS_0/MSS_ADLIB_INST/U_83:PIN3INT; HARDWIRED:hwip.
NET cc3000fpga_MSS_0/MSS_ADLIB_INST/ACEFLAGS[26]INT_NET;  
  cc3000fpga_MSS_0/MSS_ADLIB_INST/U_CORE:ACEFLAGS[26], 
  cc3000fpga_MSS_0/MSS_ADLIB_INST/U_84:PIN1INT; HARDWIRED:hwip.
NET cc3000fpga_MSS_0/MSS_ADLIB_INST/ACEFLAGS[27]INT_NET;  
  cc3000fpga_MSS_0/MSS_ADLIB_INST/U_CORE:ACEFLAGS[27], 
  cc3000fpga_MSS_0/MSS_ADLIB_INST/U_84:PIN2INT; HARDWIRED:hwip.
NET cc3000fpga_MSS_0/MSS_ADLIB_INST/ACEFLAGS[28]INT_NET;  
  cc3000fpga_MSS_0/MSS_ADLIB_INST/U_CORE:ACEFLAGS[28], 
  cc3000fpga_MSS_0/MSS_ADLIB_INST/U_84:PIN3INT; HARDWIRED:hwip.
NET cc3000fpga_MSS_0/MSS_ADLIB_INST/ACEFLAGS[29]INT_NET;  
  cc3000fpga_MSS_0/MSS_ADLIB_INST/U_CORE:ACEFLAGS[29], 
  cc3000fpga_MSS_0/MSS_ADLIB_INST/U_85:PIN1INT; HARDWIRED:hwip.
NET cc3000fpga_MSS_0/MSS_ADLIB_INST/ACEFLAGS[30]INT_NET;  
  cc3000fpga_MSS_0/MSS_ADLIB_INST/U_CORE:ACEFLAGS[30], 
  cc3000fpga_MSS_0/MSS_ADLIB_INST/U_85:PIN2INT; HARDWIRED:hwip.
NET cc3000fpga_MSS_0/MSS_ADLIB_INST/ACEFLAGS[31]INT_NET;  
  cc3000fpga_MSS_0/MSS_ADLIB_INST/U_CORE:ACEFLAGS[31], 
  cc3000fpga_MSS_0/MSS_ADLIB_INST/U_85:PIN3INT; HARDWIRED:hwip.
NET cc3000fpga_MSS_0/MSS_ADLIB_INST/VCC15GOODINT_NET;  
  cc3000fpga_MSS_0/MSS_ADLIB_INST/U_63:PIN1INT, 
  cc3000fpga_MSS_0/MSS_ADLIB_INST/U_CORE:VCC15GOOD; HARDWIRED:
  hwip.
NET cc3000fpga_MSS_0/MSS_ADLIB_INST/VCC33GOODINT_NET;  
  cc3000fpga_MSS_0/MSS_ADLIB_INST/U_63:PIN2INT, 
  cc3000fpga_MSS_0/MSS_ADLIB_INST/U_CORE:VCC33GOOD; HARDWIRED:
  hwip.
NET cc3000fpga_MSS_0/MSS_ADLIB_INST/PUFABnINT_NET;  
  cc3000fpga_MSS_0/MSS_ADLIB_INST/U_65:PIN1INT, 
  cc3000fpga_MSS_0/MSS_ADLIB_INST/U_CORE:PUFABn; HARDWIRED:hwip.
NET GLMUXINT_GND;  cc3000fpga_MSS_0/MSS_ADLIB_INST/U_CORE:ABPS0, 
  cc3000fpga_MSS_0/MSS_ADLIB_INST/U_94:PIN5, 
  cc3000fpga_MSS_0/MSS_ADLIB_INST/U_94:PIN6, 
  cc3000fpga_MSS_0/MSS_ADLIB_INST/U_49:PIN4, 
  cc3000fpga_MSS_0/MSS_ADLIB_INST/U_49:PIN5, 
  cc3000fpga_MSS_0/MSS_ADLIB_INST/U_49:PIN6, 
  cc3000fpga_MSS_0/MSS_ADLIB_INST/U_83:PIN4, 
  cc3000fpga_MSS_0/MSS_ADLIB_INST/U_83:PIN5, 
  cc3000fpga_MSS_0/MSS_ADLIB_INST/U_83:PIN6, 
  cc3000fpga_MSS_0/MSS_ADLIB_INST/U_86:PIN4, 
  cc3000fpga_MSS_0/MSS_ADLIB_INST/U_86:PIN5, 
  cc3000fpga_MSS_0/MSS_ADLIB_INST/U_86:PIN6, 
  cc3000fpga_MSS_0/MSS_ADLIB_INST/U_47:PIN4, 
  cc3000fpga_MSS_0/MSS_ADLIB_INST/U_47:PIN5, 
  cc3000fpga_MSS_0/MSS_ADLIB_INST/U_47:PIN6, 
  cc3000fpga_MSS_0/MSS_ADLIB_INST/U_94:PIN4, 
  cc3000fpga_MSS_0/MSS_CCC_0/I_MSSCCC/U_TILE2:PIN3, 
  cc3000fpga_MSS_0/MSS_CCC_0/I_MSSCCC/U_TILE2:PIN4, 
  cc3000fpga_MSS_0/MSS_ADLIB_INST/U_4:PIN4, 
  cc3000fpga_MSS_0/MSS_ADLIB_INST/U_4:PIN5, 
  cc3000fpga_MSS_0/MSS_ADLIB_INST/U_4:PIN6, 
  cc3000fpga_MSS_0/MSS_ADLIB_INST/U_89:PIN4, 
  cc3000fpga_MSS_0/MSS_ADLIB_INST/U_89:PIN5, 
  cc3000fpga_MSS_0/MSS_ADLIB_INST/U_89:PIN6, 
  cc3000fpga_MSS_0/MSS_ADLIB_INST/U_28:PIN4, 
  cc3000fpga_MSS_0/MSS_ADLIB_INST/U_28:PIN6, 
  cc3000fpga_MSS_0/MSS_ADLIB_INST/U_28:PIN2INT, 
  cc3000fpga_MSS_0/MSS_ADLIB_INST/U_28:PIN3INT, 
  cc3000fpga_MSS_0/MSS_ADLIB_INST/U_10:PIN4, 
  cc3000fpga_MSS_0/MSS_ADLIB_INST/U_10:PIN5, 
  cc3000fpga_MSS_0/MSS_ADLIB_INST/U_10:PIN6, 
  cc3000fpga_MSS_0/MSS_CCC_0/I_MSSCCC/U_TILE0:PIN2, 
  cc3000fpga_MSS_0/MSS_CCC_0/I_MSSCCC/U_TILE0:PIN3, 
  cc3000fpga_MSS_0/MSS_CCC_0/I_MSSCCC/U_TILE0:PIN4, 
  cc3000fpga_MSS_0/MSS_CCC_0/I_MSSCCC/U_TILE2:PIN2, 
  cc3000fpga_MSS_0/MSS_CCC_0/I_MSSCCC/U_MSSCCC:OADIV[4], 
  cc3000fpga_MSS_0/MSS_CCC_0/I_MSSCCC/U_MSSCCC:OADIV[3], 
  cc3000fpga_MSS_0/MSS_CCC_0/I_MSSCCC/U_MSSCCC:OADIV[2], 
  cc3000fpga_MSS_0/MSS_CCC_0/I_MSSCCC/U_MSSCCC:OADIV[1], 
  cc3000fpga_MSS_0/MSS_CCC_0/I_MSSCCC/U_MSSCCC:OADIV[0], 
  cc3000fpga_MSS_0/MSS_CCC_0/I_MSSCCC/U_MSSCCC:OADIVRST, 
  cc3000fpga_MSS_0/MSS_CCC_0/I_MSSCCC/U_MSSCCC:OAMUX[2], 
  cc3000fpga_MSS_0/MSS_CCC_0/I_MSSCCC/U_MSSCCC:OAMUX[1], 
  cc3000fpga_MSS_0/MSS_CCC_0/I_MSSCCC/U_MSSCCC:OAMUX[0], 
  cc3000fpga_MSS_0/MSS_CCC_0/I_MSSCCC/U_MSSCCC:OADIVHALF, 
  cc3000fpga_MSS_0/MSS_CCC_0/I_MSSCCC/U_MSSCCC:DLYGLA[4], 
  cc3000fpga_MSS_0/MSS_CCC_0/I_MSSCCC/U_MSSCCC:DLYGLA[3], 
  cc3000fpga_MSS_0/MSS_CCC_0/I_MSSCCC/U_MSSCCC:DLYGLA[2], 
  cc3000fpga_MSS_0/MSS_CCC_0/I_MSSCCC/U_MSSCCC:DLYGLA[1], 
  cc3000fpga_MSS_0/MSS_CCC_0/I_MSSCCC/U_MSSCCC:DLYGLA[0], 
  cc3000fpga_MSS_0/MSS_CCC_0/I_MSSCCC/U_MSSCCC:DLYGLAMSS[4], 
  cc3000fpga_MSS_0/MSS_CCC_0/I_MSSCCC/U_MSSCCC:DLYGLAMSS[2], 
  cc3000fpga_MSS_0/MSS_CCC_0/I_MSSCCC/U_MSSCCC:DLYGLAMSS[1], 
  cc3000fpga_MSS_0/MSS_CCC_0/I_MSSCCC/U_MSSCCC:DLYGLAMSS[0], 
  cc3000fpga_MSS_0/MSS_CCC_0/I_MSSCCC/U_MSSCCC:OBDIV[4], 
  cc3000fpga_MSS_0/MSS_CCC_0/I_MSSCCC/U_MSSCCC:OBDIV[3], 
  cc3000fpga_MSS_0/MSS_CCC_0/I_MSSCCC/U_MSSCCC:OBDIV[2], 
  cc3000fpga_MSS_0/MSS_CCC_0/I_MSSCCC/U_MSSCCC:OBDIVHALF, 
  cc3000fpga_MSS_0/MSS_CCC_0/I_MSSCCC/U_MSSCCC:OBDIVRST, 
  cc3000fpga_MSS_0/MSS_CCC_0/I_MSSCCC/U_MSSCCC:OBMUX[2], 
  cc3000fpga_MSS_0/MSS_CCC_0/I_MSSCCC/U_MSSCCC:OBMUX[1], 
  cc3000fpga_MSS_0/MSS_CCC_0/I_MSSCCC/U_MSSCCC:OBMUX[0], 
  cc3000fpga_MSS_0/MSS_CCC_0/I_MSSCCC/U_MSSCCC:DLYGLB[4], 
  cc3000fpga_MSS_0/MSS_CCC_0/I_MSSCCC/U_MSSCCC:DLYGLB[3], 
  cc3000fpga_MSS_0/MSS_CCC_0/I_MSSCCC/U_MSSCCC:DLYGLB[2], 
  cc3000fpga_MSS_0/MSS_CCC_0/I_MSSCCC/U_MSSCCC:DLYGLB[1], 
  cc3000fpga_MSS_0/MSS_CCC_0/I_MSSCCC/U_MSSCCC:DLYGLB[0], 
  cc3000fpga_MSS_0/MSS_CCC_0/I_MSSCCC/U_MSSCCC:OCDIV[4], 
  cc3000fpga_MSS_0/MSS_CCC_0/I_MSSCCC/U_MSSCCC:OCDIV[3], 
  cc3000fpga_MSS_0/MSS_CCC_0/I_MSSCCC/U_MSSCCC:OCDIV[2], 
  cc3000fpga_MSS_0/MSS_CCC_0/I_MSSCCC/U_MSSCCC:OCDIVHALF, 
  cc3000fpga_MSS_0/MSS_CCC_0/I_MSSCCC/U_MSSCCC:OCDIVRST, 
  cc3000fpga_MSS_0/MSS_CCC_0/I_MSSCCC/U_MSSCCC:OCMUX[2], 
  cc3000fpga_MSS_0/MSS_CCC_0/I_MSSCCC/U_MSSCCC:OCMUX[1], 
  cc3000fpga_MSS_0/MSS_CCC_0/I_MSSCCC/U_MSSCCC:OCMUX[0], 
  cc3000fpga_MSS_0/MSS_CCC_0/I_MSSCCC/U_MSSCCC:DLYGLC[4], 
  cc3000fpga_MSS_0/MSS_CCC_0/I_MSSCCC/U_MSSCCC:DLYGLC[3], 
  cc3000fpga_MSS_0/MSS_CCC_0/I_MSSCCC/U_MSSCCC:DLYGLC[2], 
  cc3000fpga_MSS_0/MSS_CCC_0/I_MSSCCC/U_MSSCCC:DLYGLC[1], 
  cc3000fpga_MSS_0/MSS_CCC_0/I_MSSCCC/U_MSSCCC:DLYGLC[0], 
  cc3000fpga_MSS_0/MSS_CCC_0/I_MSSCCC/U_MSSCCC:FINDIV[6], 
  cc3000fpga_MSS_0/MSS_CCC_0/I_MSSCCC/U_MSSCCC:FINDIV[5], 
  cc3000fpga_MSS_0/MSS_CCC_0/I_MSSCCC/U_MSSCCC:FINDIV[4], 
  cc3000fpga_MSS_0/MSS_CCC_0/I_MSSCCC/U_MSSCCC:FINDIV[3], 
  cc3000fpga_MSS_0/MSS_CCC_0/I_MSSCCC/U_MSSCCC:FINDIV[0], 
  cc3000fpga_MSS_0/MSS_CCC_0/I_MSSCCC/U_MSSCCC:FBDIV[6], 
  cc3000fpga_MSS_0/MSS_CCC_0/I_MSSCCC/U_MSSCCC:FBDIV[5], 
  cc3000fpga_MSS_0/MSS_CCC_0/I_MSSCCC/U_MSSCCC:FBDIV[4], 
  cc3000fpga_MSS_0/MSS_CCC_0/I_MSSCCC/U_MSSCCC:FBDIV[3], 
  cc3000fpga_MSS_0/MSS_CCC_0/I_MSSCCC/U_MSSCCC:FBDIV[0], 
  cc3000fpga_MSS_0/MSS_CCC_0/I_MSSCCC/U_MSSCCC:FBDLY[4], 
  cc3000fpga_MSS_0/MSS_CCC_0/I_MSSCCC/U_MSSCCC:FBDLY[3], 
  cc3000fpga_MSS_0/MSS_CCC_0/I_MSSCCC/U_MSSCCC:FBDLY[2], 
  cc3000fpga_MSS_0/MSS_CCC_0/I_MSSCCC/U_MSSCCC:FBDLY[1], 
  cc3000fpga_MSS_0/MSS_CCC_0/I_MSSCCC/U_MSSCCC:FBSEL[1], 
  cc3000fpga_MSS_0/MSS_CCC_0/I_MSSCCC/U_MSSCCC:XDLYSEL, 
  cc3000fpga_MSS_0/MSS_CCC_0/I_MSSCCC/U_MSSCCC:VCOSEL[2], 
  cc3000fpga_MSS_0/MSS_CCC_0/I_MSSCCC/U_MSSCCC:VCOSEL[1], 
  cc3000fpga_MSS_0/MSS_CCC_0/I_MSSCCC/U_MSSCCC:VCOSEL[0], 
  cc3000fpga_MSS_0/MSS_CCC_0/I_MSSCCC/U_MSSCCC:GLMUXINT, 
  cc3000fpga_MSS_0/MSS_CCC_0/I_MSSCCC/U_MSSCCC:GLMUXSEL[1], 
  cc3000fpga_MSS_0/MSS_CCC_0/I_MSSCCC/U_MSSCCC:GLMUXSEL[0], 
  cc3000fpga_MSS_0/MSS_CCC_0/I_MSSCCC/U_MSSCCC:GLMUXCFG[1], 
  cc3000fpga_MSS_0/MSS_CCC_0/I_MSSCCC/U_MSSCCC:GLMUXCFG[0], 
  cc3000fpga_MSS_0/MSS_ADLIB_INST/U_59:PIN4, 
  cc3000fpga_MSS_0/MSS_ADLIB_INST/U_59:PIN5, 
  cc3000fpga_MSS_0/MSS_ADLIB_INST/U_59:PIN6, 
  cc3000fpga_MSS_0/MSS_ADLIB_INST/U_59:PIN1INT, 
  cc3000fpga_MSS_0/MSS_ADLIB_INST/U_59:PIN2INT, 
  cc3000fpga_MSS_0/MSS_ADLIB_INST/U_59:PIN3INT, 
  cc3000fpga_MSS_0/MSS_ADLIB_INST/U_45:PIN4, 
  cc3000fpga_MSS_0/MSS_ADLIB_INST/U_45:PIN5, 
  cc3000fpga_MSS_0/MSS_ADLIB_INST/U_45:PIN6, 
  cc3000fpga_MSS_0/MSS_ADLIB_INST/U_64:PIN4, 
  cc3000fpga_MSS_0/MSS_ADLIB_INST/U_64:PIN5, 
  cc3000fpga_MSS_0/MSS_ADLIB_INST/U_64:PIN6, 
  cc3000fpga_MSS_0/MSS_ADLIB_INST/U_87:PIN4, 
  cc3000fpga_MSS_0/MSS_ADLIB_INST/U_87:PIN5, 
  cc3000fpga_MSS_0/MSS_ADLIB_INST/U_87:PIN6, 
  cc3000fpga_MSS_0/MSS_ADLIB_INST/U_8:PIN4, 
  cc3000fpga_MSS_0/MSS_ADLIB_INST/U_8:PIN5, 
  cc3000fpga_MSS_0/MSS_ADLIB_INST/U_8:PIN6, 
  cc3000fpga_MSS_0/MSS_ADLIB_INST/U_78:PIN4, 
  cc3000fpga_MSS_0/MSS_ADLIB_INST/U_78:PIN5, 
  cc3000fpga_MSS_0/MSS_ADLIB_INST/U_78:PIN6, 
  cc3000fpga_MSS_0/MSS_ADLIB_INST/U_5:PIN4, 
  cc3000fpga_MSS_0/MSS_ADLIB_INST/U_5:PIN5, 
  cc3000fpga_MSS_0/MSS_ADLIB_INST/U_5:PIN6, 
  cc3000fpga_MSS_0/MSS_ADLIB_INST/U_93:PIN4, 
  cc3000fpga_MSS_0/MSS_ADLIB_INST/U_93:PIN5, 
  cc3000fpga_MSS_0/MSS_ADLIB_INST/U_93:PIN6, 
  cc3000fpga_MSS_0/MSS_ADLIB_INST/U_24:PIN4, 
  cc3000fpga_MSS_0/MSS_ADLIB_INST/U_24:PIN5, 
  cc3000fpga_MSS_0/MSS_ADLIB_INST/U_24:PIN6, 
  cc3000fpga_MSS_0/MSS_ADLIB_INST/U_24:PIN2INT, 
  cc3000fpga_MSS_0/MSS_ADLIB_INST/U_24:PIN3INT, 
  cc3000fpga_MSS_0/MSS_ADLIB_INST/U_96:PIN4, 
  cc3000fpga_MSS_0/MSS_ADLIB_INST/U_96:PIN5, 
  cc3000fpga_MSS_0/MSS_ADLIB_INST/U_96:PIN6, 
  cc3000fpga_MSS_0/MSS_ADLIB_INST/U_96:PIN2INT, 
  cc3000fpga_MSS_0/MSS_ADLIB_INST/U_96:PIN3INT, 
  cc3000fpga_MSS_0/MSS_ADLIB_INST/U_34:PIN4, 
  cc3000fpga_MSS_0/MSS_ADLIB_INST/U_34:PIN5, 
  cc3000fpga_MSS_0/MSS_ADLIB_INST/U_34:PIN6, 
  cc3000fpga_MSS_0/MSS_ADLIB_INST/U_85:PIN4, 
  cc3000fpga_MSS_0/MSS_ADLIB_INST/U_85:PIN5, 
  cc3000fpga_MSS_0/MSS_ADLIB_INST/U_85:PIN6, 
  cc3000fpga_MSS_0/MSS_ADLIB_INST/U_42:PIN4, 
  cc3000fpga_MSS_0/MSS_ADLIB_INST/U_42:PIN5, 
  cc3000fpga_MSS_0/MSS_ADLIB_INST/U_42:PIN6, 
  cc3000fpga_MSS_0/MSS_ADLIB_INST/U_81:PIN4, 
  cc3000fpga_MSS_0/MSS_ADLIB_INST/U_81:PIN5, 
  cc3000fpga_MSS_0/MSS_ADLIB_INST/U_81:PIN6, I_261/U_CLKSRC/U_GL:
  S_OMUX0, I_261/U_CLKSRC/U_GL:S_OMUX1, I_261/U_CLKSRC/U_GL:
  S_OMUX2, I_261/U_CLKSRC/U_GL:S_DLYHC0, I_261/U_CLKSRC/U_GL:
  S_DLYHC1, I_261/U_CLKSRC/U_GL:S_DLYHC2, I_261/U_CLKSRC/U_GL:
  S_DLYHC3, I_261/U_CLKSRC/U_GL:S_DLYHC4, 
  cc3000fpga_MSS_0/MSS_ADLIB_INST/U_74:PIN4, 
  cc3000fpga_MSS_0/MSS_ADLIB_INST/U_74:PIN5, 
  cc3000fpga_MSS_0/MSS_ADLIB_INST/U_74:PIN6, 
  cc3000fpga_MSS_0/MSS_ADLIB_INST/U_74:PIN1INT, 
  cc3000fpga_MSS_0/MSS_ADLIB_INST/U_74:PIN2INT, 
  cc3000fpga_MSS_0/MSS_ADLIB_INST/U_74:PIN3INT, 
  cc3000fpga_MSS_0/MSS_ADLIB_INST/U_51:PIN4, 
  cc3000fpga_MSS_0/MSS_ADLIB_INST/U_51:PIN5, 
  cc3000fpga_MSS_0/MSS_ADLIB_INST/U_51:PIN6, 
  cc3000fpga_MSS_0/MSS_ADLIB_INST/U_97:PIN4, 
  cc3000fpga_MSS_0/MSS_ADLIB_INST/U_97:PIN5, 
  cc3000fpga_MSS_0/MSS_ADLIB_INST/U_97:PIN6, 
  cc3000fpga_MSS_0/MSS_ADLIB_INST/U_97:PIN2INT, 
  cc3000fpga_MSS_0/MSS_ADLIB_INST/U_97:PIN3INT, 
  cc3000fpga_MSS_0/MSS_ADLIB_INST/U_9:PIN4, 
  cc3000fpga_MSS_0/MSS_ADLIB_INST/U_9:PIN5, 
  cc3000fpga_MSS_0/MSS_ADLIB_INST/U_9:PIN6, 
  cc3000fpga_MSS_0/MSS_ADLIB_INST/U_82:PIN4, 
  cc3000fpga_MSS_0/MSS_ADLIB_INST/U_82:PIN5, 
  cc3000fpga_MSS_0/MSS_ADLIB_INST/U_82:PIN6, 
  cc3000fpga_MSS_0/MSS_CCC_0/I_MSSCCC/U_TILE3:PIN2, 
  cc3000fpga_MSS_0/MSS_CCC_0/I_MSSCCC/U_TILE3:PIN3, 
  cc3000fpga_MSS_0/MSS_CCC_0/I_MSSCCC/U_TILE3:PIN4, 
  cc3000fpga_MSS_0/MSS_ADLIB_INST/U_63:PIN4, 
  cc3000fpga_MSS_0/MSS_ADLIB_INST/U_63:PIN5, 
  cc3000fpga_MSS_0/MSS_ADLIB_INST/U_63:PIN6, 
  cc3000fpga_MSS_0/MSS_ADLIB_INST/U_63:PIN3INT, 
  cc3000fpga_MSS_0/MSS_ADLIB_INST/U_66:PIN4, 
  cc3000fpga_MSS_0/MSS_ADLIB_INST/U_66:PIN5, 
  cc3000fpga_MSS_0/MSS_ADLIB_INST/U_66:PIN6, 
  cc3000fpga_MSS_0/MSS_ADLIB_INST/U_66:PIN3INT, 
  cc3000fpga_MSS_0/MSS_ADLIB_INST/U_52:PIN4, 
  cc3000fpga_MSS_0/MSS_ADLIB_INST/U_52:PIN5, 
  cc3000fpga_MSS_0/MSS_ADLIB_INST/U_52:PIN6, 
  cc3000fpga_MSS_0/MSS_ADLIB_INST/U_80:PIN4, 
  cc3000fpga_MSS_0/MSS_ADLIB_INST/U_80:PIN5, 
  cc3000fpga_MSS_0/MSS_ADLIB_INST/U_80:PIN6, 
  cc3000fpga_MSS_0/MSS_ADLIB_INST/U_95:PIN4, 
  cc3000fpga_MSS_0/MSS_ADLIB_INST/U_95:PIN5, 
  cc3000fpga_MSS_0/MSS_ADLIB_INST/U_95:PIN6, 
  cc3000fpga_MSS_0/MSS_ADLIB_INST/U_23:PIN4, 
  cc3000fpga_MSS_0/MSS_ADLIB_INST/U_23:PIN5, 
  cc3000fpga_MSS_0/MSS_ADLIB_INST/U_23:PIN6, 
  cc3000fpga_MSS_0/MSS_ADLIB_INST/U_23:PIN2INT, 
  cc3000fpga_MSS_0/MSS_ADLIB_INST/U_23:PIN3INT, 
  cc3000fpga_MSS_0/MSS_ADLIB_INST/U_33:PIN4, 
  cc3000fpga_MSS_0/MSS_ADLIB_INST/U_33:PIN5, 
  cc3000fpga_MSS_0/MSS_ADLIB_INST/U_33:PIN6, 
  cc3000fpga_MSS_0/MSS_ADLIB_INST/U_50:PIN4, 
  cc3000fpga_MSS_0/MSS_ADLIB_INST/U_50:PIN5, 
  cc3000fpga_MSS_0/MSS_ADLIB_INST/U_50:PIN6, 
  cc3000fpga_MSS_0/MSS_ADLIB_INST/U_91:PIN5, 
  cc3000fpga_MSS_0/MSS_ADLIB_INST/U_91:PIN6, 
  cc3000fpga_MSS_0/MSS_ADLIB_INST/U_91:PIN2INT, 
  cc3000fpga_MSS_0/MSS_ADLIB_INST/U_91:PIN3INT, 
  cc3000fpga_MSS_0/MSS_ADLIB_INST/U_26:PIN4, 
  cc3000fpga_MSS_0/MSS_ADLIB_INST/U_26:PIN6, 
  cc3000fpga_MSS_0/MSS_ADLIB_INST/U_26:PIN2INT, 
  cc3000fpga_MSS_0/MSS_ADLIB_INST/U_26:PIN3INT, 
  cc3000fpga_MSS_0/MSS_ADLIB_INST/U_CORE:MACCLKCCC, 
  cc3000fpga_MSS_0/MSS_ADLIB_INST/U_CORE:RCOSC, 
  cc3000fpga_MSS_0/MSS_ADLIB_INST/U_CORE:MACCLK, 
  cc3000fpga_MSS_0/MSS_ADLIB_INST/U_CORE:PLLLOCK, 
  cc3000fpga_MSS_0/MSS_ADLIB_INST/U_CORE:SPI0DI, 
  cc3000fpga_MSS_0/MSS_ADLIB_INST/U_CORE:SPI0CLKI, 
  cc3000fpga_MSS_0/MSS_ADLIB_INST/U_CORE:SPI0SSI, 
  cc3000fpga_MSS_0/MSS_ADLIB_INST/U_CORE:I2C0SDAI, 
  cc3000fpga_MSS_0/MSS_ADLIB_INST/U_CORE:I2C0SCLI, 
  cc3000fpga_MSS_0/MSS_ADLIB_INST/U_CORE:I2C1SDAI, 
  cc3000fpga_MSS_0/MSS_ADLIB_INST/U_CORE:I2C1SCLI, 
  cc3000fpga_MSS_0/MSS_ADLIB_INST/U_CORE:MACRXD[1], 
  cc3000fpga_MSS_0/MSS_ADLIB_INST/U_CORE:MACRXD[0], 
  cc3000fpga_MSS_0/MSS_ADLIB_INST/U_CORE:MACCRSDV, 
  cc3000fpga_MSS_0/MSS_ADLIB_INST/U_CORE:MACRXER, 
  cc3000fpga_MSS_0/MSS_ADLIB_INST/U_CORE:MACMDI, 
  cc3000fpga_MSS_0/MSS_ADLIB_INST/U_CORE:EMCRDB[15], 
  cc3000fpga_MSS_0/MSS_ADLIB_INST/U_CORE:EMCRDB[14], 
  cc3000fpga_MSS_0/MSS_ADLIB_INST/U_CORE:EMCRDB[13], 
  cc3000fpga_MSS_0/MSS_ADLIB_INST/U_CORE:EMCRDB[12], 
  cc3000fpga_MSS_0/MSS_ADLIB_INST/U_CORE:EMCRDB[11], 
  cc3000fpga_MSS_0/MSS_ADLIB_INST/U_CORE:EMCRDB[10], 
  cc3000fpga_MSS_0/MSS_ADLIB_INST/U_CORE:EMCRDB[9], 
  cc3000fpga_MSS_0/MSS_ADLIB_INST/U_CORE:EMCRDB[8], 
  cc3000fpga_MSS_0/MSS_ADLIB_INST/U_CORE:EMCRDB[7], 
  cc3000fpga_MSS_0/MSS_ADLIB_INST/U_CORE:EMCRDB[6], 
  cc3000fpga_MSS_0/MSS_ADLIB_INST/U_CORE:EMCRDB[5], 
  cc3000fpga_MSS_0/MSS_ADLIB_INST/U_CORE:EMCRDB[4], 
  cc3000fpga_MSS_0/MSS_ADLIB_INST/U_CORE:EMCRDB[3], 
  cc3000fpga_MSS_0/MSS_ADLIB_INST/U_CORE:EMCRDB[2], 
  cc3000fpga_MSS_0/MSS_ADLIB_INST/U_CORE:EMCRDB[1], 
  cc3000fpga_MSS_0/MSS_ADLIB_INST/U_CORE:EMCRDB[0], 
  cc3000fpga_MSS_0/MSS_CCC_0/I_MSSCCC/U_MSSCCC:DLYGLAFAB[4], 
  cc3000fpga_MSS_0/MSS_ADLIB_INST/U_CORE:ADC1, 
  cc3000fpga_MSS_0/MSS_ADLIB_INST/U_CORE:ADC2, 
  cc3000fpga_MSS_0/MSS_ADLIB_INST/U_CORE:ADC3, 
  cc3000fpga_MSS_0/MSS_ADLIB_INST/U_CORE:ADC4, 
  cc3000fpga_MSS_0/MSS_ADLIB_INST/U_CORE:ADC5, 
  cc3000fpga_MSS_0/MSS_ADLIB_INST/U_CORE:ADC6, 
  cc3000fpga_MSS_0/MSS_ADLIB_INST/U_CORE:ADC7, 
  cc3000fpga_MSS_0/MSS_ADLIB_INST/U_CORE:ADC8, 
  cc3000fpga_MSS_0/MSS_ADLIB_INST/U_CORE:ADC9, 
  cc3000fpga_MSS_0/MSS_ADLIB_INST/U_CORE:ADC10, 
  cc3000fpga_MSS_0/MSS_ADLIB_INST/U_CORE:ADC11, 
  cc3000fpga_MSS_0/MSS_ADLIB_INST/U_CORE:ADC0, 
  cc3000fpga_MSS_0/MSS_ADLIB_INST/U_CORE:ABPS1, 
  cc3000fpga_MSS_0/MSS_ADLIB_INST/U_CORE:ABPS2, 
  cc3000fpga_MSS_0/MSS_ADLIB_INST/U_CORE:ABPS3, 
  cc3000fpga_MSS_0/MSS_ADLIB_INST/U_CORE:ABPS4, 
  cc3000fpga_MSS_0/MSS_ADLIB_INST/U_CORE:ABPS5, 
  cc3000fpga_MSS_0/MSS_ADLIB_INST/U_CORE:ABPS6, 
  cc3000fpga_MSS_0/MSS_ADLIB_INST/U_CORE:ABPS7, 
  cc3000fpga_MSS_0/MSS_ADLIB_INST/U_CORE:ABPS8, 
  cc3000fpga_MSS_0/MSS_ADLIB_INST/U_CORE:ABPS9, 
  cc3000fpga_MSS_0/MSS_ADLIB_INST/U_CORE:ABPS10, 
  cc3000fpga_MSS_0/MSS_ADLIB_INST/U_CORE:ABPS11, 
  cc3000fpga_MSS_0/MSS_ADLIB_INST/U_CORE:TM0, 
  cc3000fpga_MSS_0/MSS_ADLIB_INST/U_CORE:TM1, 
  cc3000fpga_MSS_0/MSS_ADLIB_INST/U_CORE:TM2, 
  cc3000fpga_MSS_0/MSS_ADLIB_INST/U_CORE:TM3, 
  cc3000fpga_MSS_0/MSS_ADLIB_INST/U_CORE:TM4, 
  cc3000fpga_MSS_0/MSS_ADLIB_INST/U_CORE:TM5, 
  cc3000fpga_MSS_0/MSS_ADLIB_INST/U_CORE:CM0, 
  cc3000fpga_MSS_0/MSS_ADLIB_INST/U_CORE:CM1, 
  cc3000fpga_MSS_0/MSS_ADLIB_INST/U_CORE:CM2, 
  cc3000fpga_MSS_0/MSS_ADLIB_INST/U_CORE:CM3, 
  cc3000fpga_MSS_0/MSS_ADLIB_INST/U_CORE:CM4, 
  cc3000fpga_MSS_0/MSS_ADLIB_INST/U_CORE:CM5, 
  cc3000fpga_MSS_0/MSS_ADLIB_INST/U_CORE:GNDTM0, 
  cc3000fpga_MSS_0/MSS_ADLIB_INST/U_CORE:GNDTM1, 
  cc3000fpga_MSS_0/MSS_ADLIB_INST/U_CORE:GNDTM2, 
  cc3000fpga_MSS_0/MSS_ADLIB_INST/U_CORE:VAREF0, 
  cc3000fpga_MSS_0/MSS_ADLIB_INST/U_CORE:VAREF1, 
  cc3000fpga_MSS_0/MSS_ADLIB_INST/U_CORE:VAREF2, 
  cc3000fpga_MSS_0/MSS_ADLIB_INST/U_CORE:GNDVAREF, 
  cc3000fpga_MSS_0/MSS_ADLIB_INST/U_CORE:PUn, 
  cc3000fpga_MSS_0/MSS_ADLIB_INST/U_CORE:GPI[15], 
  cc3000fpga_MSS_0/MSS_ADLIB_INST/U_CORE:GPI[14], 
  cc3000fpga_MSS_0/MSS_ADLIB_INST/U_CORE:GPI[10], 
  cc3000fpga_MSS_0/MSS_ADLIB_INST/U_CORE:MACF2MRXD[1], 
  cc3000fpga_MSS_0/MSS_ADLIB_INST/U_CORE:MACF2MRXD[0], 
  cc3000fpga_MSS_0/MSS_ADLIB_INST/U_CORE:MACF2MCRSDV, 
  cc3000fpga_MSS_0/MSS_ADLIB_INST/U_CORE:MACF2MRXER, 
  cc3000fpga_MSS_0/MSS_ADLIB_INST/U_CORE:MACF2MMDI, 
  cc3000fpga_MSS_0/MSS_ADLIB_INST/U_48:PIN4, 
  cc3000fpga_MSS_0/MSS_ADLIB_INST/U_48:PIN5, 
  cc3000fpga_MSS_0/MSS_ADLIB_INST/U_48:PIN6, 
  cc3000fpga_MSS_0/MSS_ADLIB_INST/U_36:PIN4, 
  cc3000fpga_MSS_0/MSS_ADLIB_INST/U_67:PIN4, 
  cc3000fpga_MSS_0/MSS_ADLIB_INST/U_67:PIN5, 
  cc3000fpga_MSS_0/MSS_ADLIB_INST/U_67:PIN6, 
  cc3000fpga_MSS_0/MSS_ADLIB_INST/U_67:PIN1INT, 
  cc3000fpga_MSS_0/MSS_ADLIB_INST/U_67:PIN2INT, 
  cc3000fpga_MSS_0/MSS_ADLIB_INST/U_67:PIN3INT, 
  cc3000fpga_MSS_0/MSS_ADLIB_INST/U_6:PIN4, 
  cc3000fpga_MSS_0/MSS_ADLIB_INST/U_6:PIN5, 
  cc3000fpga_MSS_0/MSS_ADLIB_INST/U_6:PIN6, 
  cc3000fpga_MSS_0/MSS_ADLIB_INST/U_73:PIN4, 
  cc3000fpga_MSS_0/MSS_ADLIB_INST/U_73:PIN5, 
  cc3000fpga_MSS_0/MSS_ADLIB_INST/U_73:PIN6, 
  cc3000fpga_MSS_0/MSS_ADLIB_INST/U_73:PIN3INT, 
  cc3000fpga_MSS_0/MSS_ADLIB_INST/U_29:PIN4, 
  cc3000fpga_MSS_0/MSS_ADLIB_INST/U_29:PIN5, 
  cc3000fpga_MSS_0/MSS_ADLIB_INST/U_29:PIN6, 
  cc3000fpga_MSS_0/MSS_ADLIB_INST/U_29:PIN2INT, 
  cc3000fpga_MSS_0/MSS_ADLIB_INST/U_29:PIN3INT, 
  cc3000fpga_MSS_0/MSS_ADLIB_INST/U_76:PIN4, 
  cc3000fpga_MSS_0/MSS_ADLIB_INST/U_76:PIN5, 
  cc3000fpga_MSS_0/MSS_ADLIB_INST/U_76:PIN6, 
  cc3000fpga_MSS_0/MSS_ADLIB_INST/U_92:PIN4, 
  cc3000fpga_MSS_0/MSS_ADLIB_INST/U_92:PIN5, 
  cc3000fpga_MSS_0/MSS_ADLIB_INST/U_92:PIN6, 
  cc3000fpga_MSS_0/MSS_ADLIB_INST/U_92:PIN1INT, 
  cc3000fpga_MSS_0/MSS_ADLIB_INST/U_92:PIN2INT, 
  cc3000fpga_MSS_0/MSS_ADLIB_INST/U_92:PIN3INT, 
  cc3000fpga_MSS_0/MSS_ADLIB_INST_RNIRASC/U_CLKSRC/U_GL:S_OMUX0, 
  cc3000fpga_MSS_0/MSS_ADLIB_INST_RNIRASC/U_CLKSRC/U_GL:S_OMUX1, 
  cc3000fpga_MSS_0/MSS_ADLIB_INST_RNIRASC/U_CLKSRC/U_GL:S_OMUX2, 
  cc3000fpga_MSS_0/MSS_ADLIB_INST_RNIRASC/U_CLKSRC/U_GL:S_DLYHC0, 
  cc3000fpga_MSS_0/MSS_ADLIB_INST_RNIRASC/U_CLKSRC/U_GL:S_DLYHC1, 
  cc3000fpga_MSS_0/MSS_ADLIB_INST_RNIRASC/U_CLKSRC/U_GL:S_DLYHC2, 
  cc3000fpga_MSS_0/MSS_ADLIB_INST_RNIRASC/U_CLKSRC/U_GL:S_DLYHC3, 
  cc3000fpga_MSS_0/MSS_ADLIB_INST_RNIRASC/U_CLKSRC/U_GL:S_DLYHC4, 
  cc3000fpga_MSS_0/MSS_ADLIB_INST/U_27:PIN4, 
  cc3000fpga_MSS_0/MSS_ADLIB_INST/U_27:PIN6, 
  cc3000fpga_MSS_0/MSS_ADLIB_INST/U_27:PIN2INT, 
  cc3000fpga_MSS_0/MSS_ADLIB_INST/U_27:PIN3INT, 
  cc3000fpga_MSS_0/MSS_ADLIB_INST/U_88:PIN4, 
  cc3000fpga_MSS_0/MSS_ADLIB_INST/U_88:PIN5, 
  cc3000fpga_MSS_0/MSS_ADLIB_INST/U_88:PIN6, 
  cc3000fpga_MSS_0/MSS_ADLIB_INST/U_2:PIN4, 
  cc3000fpga_MSS_0/MSS_ADLIB_INST/U_2:PIN5, 
  cc3000fpga_MSS_0/MSS_ADLIB_INST/U_2:PIN6, 
  cc3000fpga_MSS_0/MSS_ADLIB_INST/U_79:PIN4, 
  cc3000fpga_MSS_0/MSS_ADLIB_INST/U_79:PIN5, 
  cc3000fpga_MSS_0/MSS_ADLIB_INST/U_79:PIN6, 
  cc3000fpga_MSS_0/MSS_ADLIB_INST/U_65:PIN4, 
  cc3000fpga_MSS_0/MSS_ADLIB_INST/U_65:PIN5, 
  cc3000fpga_MSS_0/MSS_ADLIB_INST/U_65:PIN6, 
  cc3000fpga_MSS_0/MSS_ADLIB_INST/U_65:PIN2INT, 
  cc3000fpga_MSS_0/MSS_ADLIB_INST/U_65:PIN3INT, 
  cc3000fpga_MSS_0/MSS_ADLIB_INST/U_3:PIN4, 
  cc3000fpga_MSS_0/MSS_ADLIB_INST/U_3:PIN5, 
  cc3000fpga_MSS_0/MSS_ADLIB_INST/U_3:PIN6, 
  cc3000fpga_MSS_0/MSS_ADLIB_INST/U_44:PIN4, 
  cc3000fpga_MSS_0/MSS_ADLIB_INST/U_44:PIN5, 
  cc3000fpga_MSS_0/MSS_ADLIB_INST/U_44:PIN6, 
  cc3000fpga_MSS_0/MSS_ADLIB_INST/U_90:PIN4, 
  cc3000fpga_MSS_0/MSS_ADLIB_INST/U_90:PIN5, 
  cc3000fpga_MSS_0/MSS_ADLIB_INST/U_90:PIN6, 
  cc3000fpga_MSS_0/MSS_ADLIB_INST/U_58:PIN4, 
  cc3000fpga_MSS_0/MSS_ADLIB_INST/U_58:PIN6, 
  cc3000fpga_MSS_0/MSS_ADLIB_INST/U_58:PIN2INT, 
  cc3000fpga_MSS_0/MSS_ADLIB_INST/U_58:PIN3INT, 
  cc3000fpga_MSS_0/MSS_ADLIB_INST/U_61:PIN4, 
  cc3000fpga_MSS_0/MSS_ADLIB_INST/U_61:PIN6, 
  cc3000fpga_MSS_0/MSS_ADLIB_INST/U_61:PIN1INT, 
  cc3000fpga_MSS_0/MSS_ADLIB_INST/U_61:PIN2INT, 
  cc3000fpga_MSS_0/MSS_ADLIB_INST/U_61:PIN3INT, 
  cc3000fpga_MSS_0/MSS_ADLIB_INST/U_77:PIN4, 
  cc3000fpga_MSS_0/MSS_ADLIB_INST/U_77:PIN5, 
  cc3000fpga_MSS_0/MSS_ADLIB_INST/U_77:PIN6, 
  cc3000fpga_MSS_0/MSS_ADLIB_INST/U_7:PIN4, 
  cc3000fpga_MSS_0/MSS_ADLIB_INST/U_7:PIN5, 
  cc3000fpga_MSS_0/MSS_ADLIB_INST/U_7:PIN6, 
  cc3000fpga_MSS_0/MSS_ADLIB_INST/U_25:PIN4, 
  cc3000fpga_MSS_0/MSS_ADLIB_INST/U_25:PIN6, 
  cc3000fpga_MSS_0/MSS_ADLIB_INST/U_25:PIN2INT, 
  cc3000fpga_MSS_0/MSS_ADLIB_INST/U_25:PIN3INT, 
  cc3000fpga_MSS_0/MSS_ADLIB_INST/U_35:PIN4, 
  cc3000fpga_MSS_0/MSS_ADLIB_INST/U_35:PIN5, 
  cc3000fpga_MSS_0/MSS_ADLIB_INST/U_35:PIN6, 
  cc3000fpga_MSS_0/MSS_ADLIB_INST/U_21:PIN4, 
  cc3000fpga_MSS_0/MSS_ADLIB_INST/U_21:PIN5, 
  cc3000fpga_MSS_0/MSS_ADLIB_INST/U_21:PIN6, 
  cc3000fpga_MSS_0/MSS_ADLIB_INST/U_21:PIN2INT, 
  cc3000fpga_MSS_0/MSS_ADLIB_INST/U_21:PIN3INT, 
  cc3000fpga_MSS_0/MSS_ADLIB_INST/U_84:PIN4, 
  cc3000fpga_MSS_0/MSS_ADLIB_INST/U_84:PIN5, 
  cc3000fpga_MSS_0/MSS_ADLIB_INST/U_84:PIN6, 
  cc3000fpga_MSS_0/MSS_ADLIB_INST/U_62:PIN4, 
  cc3000fpga_MSS_0/MSS_ADLIB_INST/U_62:PIN5, 
  cc3000fpga_MSS_0/MSS_ADLIB_INST/U_62:PIN6, 
  cc3000fpga_MSS_0/MSS_ADLIB_INST/U_31:PIN4, 
  cc3000fpga_MSS_0/MSS_ADLIB_INST/U_31:PIN5, 
  cc3000fpga_MSS_0/MSS_ADLIB_INST/U_31:PIN6, I_260/U_CLKSRC/U_GL:
  S_OMUX0, I_260/U_CLKSRC/U_GL:S_OMUX1, I_260/U_CLKSRC/U_GL:
  S_OMUX2, I_260/U_CLKSRC/U_GL:S_DLYHC0, I_260/U_CLKSRC/U_GL:
  S_DLYHC1, I_260/U_CLKSRC/U_GL:S_DLYHC2, I_260/U_CLKSRC/U_GL:
  S_DLYHC3, I_260/U_CLKSRC/U_GL:S_DLYHC4, 
  cc3000fpga_MSS_0/MSS_ADLIB_INST/U_75:PIN4, 
  cc3000fpga_MSS_0/MSS_ADLIB_INST/U_75:PIN5, 
  cc3000fpga_MSS_0/MSS_ADLIB_INST/U_75:PIN6, 
  cc3000fpga_MSS_0/MSS_ADLIB_INST/U_75:PIN1INT, 
  cc3000fpga_MSS_0/MSS_ADLIB_INST/U_1:PIN4, 
  cc3000fpga_MSS_0/MSS_ADLIB_INST/U_1:PIN5, 
  cc3000fpga_MSS_0/MSS_ADLIB_INST/U_1:PIN6, 
  cc3000fpga_MSS_0/MSS_ADLIB_INST/U_1:PIN2INT, 
  cc3000fpga_MSS_0/MSS_ADLIB_INST/U_1:PIN3INT, 
  cc3000fpga_MSS_0/MSS_ADLIB_INST/U_60:PIN4, 
  cc3000fpga_MSS_0/MSS_ADLIB_INST/U_60:PIN5, 
  cc3000fpga_MSS_0/MSS_ADLIB_INST/U_60:PIN6, 
  cc3000fpga_MSS_0/MSS_ADLIB_INST/U_60:PIN1INT, 
  cc3000fpga_MSS_0/MSS_ADLIB_INST/U_60:PIN2INT, 
  cc3000fpga_MSS_0/MSS_ADLIB_INST/U_60:PIN3INT, 
  cc3000fpga_MSS_0/MSS_ADLIB_INST/U_71:PIN4, 
  cc3000fpga_MSS_0/MSS_ADLIB_INST/U_71:PIN5, 
  cc3000fpga_MSS_0/MSS_ADLIB_INST/U_71:PIN6, 
  cc3000fpga_MSS_0/MSS_ADLIB_INST/U_22:PIN4, 
  cc3000fpga_MSS_0/MSS_ADLIB_INST/U_22:PIN5, 
  cc3000fpga_MSS_0/MSS_ADLIB_INST/U_22:PIN6, 
  cc3000fpga_MSS_0/MSS_ADLIB_INST/U_22:PIN2INT, 
  cc3000fpga_MSS_0/MSS_ADLIB_INST/U_22:PIN3INT, 
  cc3000fpga_MSS_0/MSS_ADLIB_INST/U_32:PIN4, 
  cc3000fpga_MSS_0/MSS_ADLIB_INST/U_32:PIN5, 
  cc3000fpga_MSS_0/MSS_ADLIB_INST/U_32:PIN6, 
  cc3000fpga_MSS_0/MSS_CCC_0/I_MSSCCC/U_TILE1:PIN2, 
  cc3000fpga_MSS_0/MSS_CCC_0/I_MSSCCC/U_TILE1:PIN3, 
  cc3000fpga_MSS_0/MSS_CCC_0/I_MSSCCC/U_TILE1:PIN4, 
  cc3000fpga_MSS_0/MSS_ADLIB_INST/U_43:PIN4, 
  cc3000fpga_MSS_0/MSS_ADLIB_INST/U_43:PIN5, 
  cc3000fpga_MSS_0/MSS_ADLIB_INST/U_43:PIN6, 
  cc3000fpga_MSS_0/MSS_ADLIB_INST/U_20:PIN4, 
  cc3000fpga_MSS_0/MSS_ADLIB_INST/U_20:PIN5, 
  cc3000fpga_MSS_0/MSS_ADLIB_INST/U_20:PIN6, 
  cc3000fpga_MSS_0/MSS_ADLIB_INST/U_20:PIN2INT, 
  cc3000fpga_MSS_0/MSS_ADLIB_INST/U_20:PIN3INT, 
  cc3000fpga_MSS_0/MSS_ADLIB_INST/U_46:PIN4, 
  cc3000fpga_MSS_0/MSS_ADLIB_INST/U_46:PIN5, 
  cc3000fpga_MSS_0/MSS_ADLIB_INST/U_46:PIN6, 
  cc3000fpga_MSS_0/MSS_ADLIB_INST/U_72:PIN4, 
  cc3000fpga_MSS_0/MSS_ADLIB_INST/U_72:PIN5, 
  cc3000fpga_MSS_0/MSS_ADLIB_INST/U_72:PIN6, 
  cc3000fpga_MSS_0/MSS_ADLIB_INST/U_30:PIN4, 
  cc3000fpga_MSS_0/MSS_ADLIB_INST/U_30:PIN5, 
  cc3000fpga_MSS_0/MSS_ADLIB_INST/U_30:PIN6; GLOBAL, POWER:GND.
NET LED_2_pad/U0/NET1;  LED_2_pad/U0/U0:D, LED_2_pad/U0/U1:DOUT; 
  HARDWIRED:PADIN.
NET LED_2_pad/U0/NET2;  LED_2_pad/U0/U0:E, LED_2_pad/U0/U1:EOUT; 
  HARDWIRED:PADEN.
NET LED_0_pad/U0/NET1;  LED_0_pad/U0/U0:D, LED_0_pad/U0/U1:DOUT; 
  HARDWIRED:PADIN.
NET LED_0_pad/U0/NET2;  LED_0_pad/U0/U0:E, LED_0_pad/U0/U1:EOUT; 
  HARDWIRED:PADEN.
NET LED_R_pad/U0/NET1;  LED_R_pad/U0/U0:D, LED_R_pad/U0/U1:DOUT; 
  HARDWIRED:PADIN.
NET LED_R_pad/U0/NET2;  LED_R_pad/U0/U0:E, LED_R_pad/U0/U1:EOUT; 
  HARDWIRED:PADEN.
NET cc3000fpga_MSS_0/MSS_CCC_0/I_MSSCCC/SDIN_INT;  
  cc3000fpga_MSS_0/MSS_CCC_0/I_MSSCCC/U_TILE0:PIN2INT, 
  cc3000fpga_MSS_0/MSS_CCC_0/I_MSSCCC/U_MSSCCC:SDIN; HARDWIRED:
  HWIP.
NET cc3000fpga_MSS_0/MSS_CCC_0/I_MSSCCC/SCLK_INT;  
  cc3000fpga_MSS_0/MSS_CCC_0/I_MSSCCC/U_TILE0:PIN3INT, 
  cc3000fpga_MSS_0/MSS_CCC_0/I_MSSCCC/U_MSSCCC:SCLK; HARDWIRED:
  HWIP.
NET cc3000fpga_MSS_0/MSS_CCC_0/I_MSSCCC/SSHIFT_INT;  
  cc3000fpga_MSS_0/MSS_CCC_0/I_MSSCCC/U_TILE0:PIN4INT, 
  cc3000fpga_MSS_0/MSS_CCC_0/I_MSSCCC/U_MSSCCC:SSHIFT; HARDWIRED:
  HWIP.
NET cc3000fpga_MSS_0/MSS_CCC_0/I_MSSCCC/SDOUT_INT;  
  cc3000fpga_MSS_0/MSS_CCC_0/I_MSSCCC/U_TILE0:PIN1INT, 
  cc3000fpga_MSS_0/MSS_CCC_0/I_MSSCCC/U_MSSCCC:SDOUT; HARDWIRED:
  HWIP.
NET cc3000fpga_MSS_0/MSS_CCC_0/I_MSSCCC/EXTFB_INT;  
  cc3000fpga_MSS_0/MSS_CCC_0/I_MSSCCC/U_MSSCCC:EXTFB, 
  cc3000fpga_MSS_0/MSS_CCC_0/I_MSSCCC/U_TILE1:PIN2INT; HARDWIRED:
  HWIP.
NET cc3000fpga_MSS_0/MSS_CCC_0/I_MSSCCC/GLA_INT;  
  cc3000fpga_MSS_0/MSS_CCC_0/I_MSSCCC/U_MSSCCC:GLA, 
  cc3000fpga_MSS_0/MSS_CCC_0/I_MSSCCC/U_TILE1:PIN5INT; HARDWIRED:
  HWIP.
NET cc3000fpga_MSS_0/MSS_CCC_0/I_MSSCCC/LOCK_INT;  
  cc3000fpga_MSS_0/MSS_CCC_0/I_MSSCCC/U_MSSCCC:LOCK, 
  cc3000fpga_MSS_0/MSS_CCC_0/I_MSSCCC/U_TILE1:PIN1INT; HARDWIRED:
  HWIP.
NET cc3000fpga_MSS_0/MSS_CCC_0/I_MSSCCC/CLKB_INT;  
  cc3000fpga_MSS_0/MSS_CCC_0/I_MSSCCC/U_MSSCCC:CLKB, 
  cc3000fpga_MSS_0/MSS_CCC_0/I_MSSCCC/U_TILE2:PIN3INT; HARDWIRED:
  HWIP.
NET cc3000fpga_MSS_0/MSS_CCC_0/I_MSSCCC/GLB_INT;  
  cc3000fpga_MSS_0/MSS_CCC_0/I_MSSCCC/U_MSSCCC:GLB, 
  cc3000fpga_MSS_0/MSS_CCC_0/I_MSSCCC/U_TILE2:PIN5INT; HARDWIRED:
  HWIP.
NET cc3000fpga_MSS_0/MSS_CCC_0/I_MSSCCC/YB_INT;  
  cc3000fpga_MSS_0/MSS_CCC_0/I_MSSCCC/U_TILE2:PIN1INT, 
  cc3000fpga_MSS_0/MSS_CCC_0/I_MSSCCC/U_MSSCCC:YB; HARDWIRED:HWIP.
NET cc3000fpga_MSS_0/MSS_CCC_0/I_MSSCCC/MODE_INT;  
  cc3000fpga_MSS_0/MSS_CCC_0/I_MSSCCC/U_MSSCCC:MODE, 
  cc3000fpga_MSS_0/MSS_CCC_0/I_MSSCCC/U_TILE2:PIN4INT; HARDWIRED:
  HWIP.
NET cc3000fpga_MSS_0/MSS_CCC_0/I_MSSCCC/CLKC_INT;  
  cc3000fpga_MSS_0/MSS_CCC_0/I_MSSCCC/U_MSSCCC:CLKC, 
  cc3000fpga_MSS_0/MSS_CCC_0/I_MSSCCC/U_TILE3:PIN3INT; HARDWIRED:
  HWIP.
NET cc3000fpga_MSS_0/MSS_CCC_0/I_MSSCCC/SUPDATE_INT;  
  cc3000fpga_MSS_0/MSS_CCC_0/I_MSSCCC/U_TILE3:PIN4INT, 
  cc3000fpga_MSS_0/MSS_CCC_0/I_MSSCCC/U_MSSCCC:SUPDATE; HARDWIRED:
  HWIP.
NET cc3000fpga_MSS_0/MSS_CCC_0/I_MSSCCC/GLC_INT;  
  cc3000fpga_MSS_0/MSS_CCC_0/I_MSSCCC/U_MSSCCC:GLC, 
  cc3000fpga_MSS_0/MSS_CCC_0/I_MSSCCC/U_TILE3:PIN5INT; HARDWIRED:
  HWIP.
NET cc3000fpga_MSS_0/MSS_CCC_0/I_MSSCCC/YC_INT;  
  cc3000fpga_MSS_0/MSS_CCC_0/I_MSSCCC/U_TILE3:PIN1INT, 
  cc3000fpga_MSS_0/MSS_CCC_0/I_MSSCCC/U_MSSCCC:YC; HARDWIRED:HWIP.
NET PLLEN_VCC;  cc3000fpga_MSS_0/MSS_CCC_0/I_MSSCCC/U_MSSCCC:
  BYPASSA, cc3000fpga_MSS_0/MSS_UART_0_TXD/U0:E, LED_R_pad/U0/U1:
  E, cc3000fpga_MSS_0/MSS_CCC_0/I_MSSCCC/U_MSSCCC:PLLEN, 
  LED_G_pad/U0/U1:E, cc3000fpga_MSS_0/MSS_CCC_0/I_MSSCCC/U_MSSCCC:
  DLYGLAMSS[3], cc3000fpga_MSS_0/MSS_CCC_0/I_MSSCCC/U_MSSCCC:
  DLYGLAFAB[3], cc3000fpga_MSS_0/MSS_CCC_0/I_MSSCCC/U_MSSCCC:
  DLYGLAFAB[2], cc3000fpga_MSS_0/MSS_CCC_0/I_MSSCCC/U_MSSCCC:
  DLYGLAFAB[1], cc3000fpga_MSS_0/MSS_CCC_0/I_MSSCCC/U_MSSCCC:
  DLYGLAFAB[0], cc3000fpga_MSS_0/MSS_CCC_0/I_MSSCCC/U_MSSCCC:
  OBDIV[1], cc3000fpga_MSS_0/MSS_CCC_0/I_MSSCCC/U_MSSCCC:OBDIV[0], 
  cc3000fpga_MSS_0/MSS_CCC_0/I_MSSCCC/U_MSSCCC:BYPASSB, 
  cc3000fpga_MSS_0/MSS_CCC_0/I_MSSCCC/U_MSSCCC:OCDIV[1], 
  cc3000fpga_MSS_0/MSS_CCC_0/I_MSSCCC/U_MSSCCC:OCDIV[0], 
  cc3000fpga_MSS_0/MSS_CCC_0/I_MSSCCC/U_MSSCCC:BYPASSC, 
  cc3000fpga_MSS_0/MSS_CCC_0/I_MSSCCC/U_MSSCCC:FINDIV[2], 
  cc3000fpga_MSS_0/MSS_CCC_0/I_MSSCCC/U_MSSCCC:FINDIV[1], 
  cc3000fpga_MSS_0/MSS_CCC_0/I_MSSCCC/U_MSSCCC:FBDIV[2], 
  cc3000fpga_MSS_0/MSS_CCC_0/I_MSSCCC/U_MSSCCC:FBDIV[1], 
  cc3000fpga_MSS_0/MSS_CCC_0/I_MSSCCC/U_MSSCCC:FBDLY[0], 
  cc3000fpga_MSS_0/MSS_CCC_0/I_MSSCCC/U_MSSCCC:FBSEL[0], 
  LED_0_pad/U0/U1:E, cc3000fpga_MSS_0/MSS_UART_1_TXD/U0:E, 
  cc3000fpga_MSS_0/MSS_GPIO_0_GPIO_4_OUT/U0:E, LED_B_pad/U0/U1:E, 
  cc3000fpga_MSS_0/MSS_ADLIB_INST/U_36:PIN5, 
  cc3000fpga_MSS_0/MSS_ADLIB_INST/U_61:PIN5, SPI_SS_PIN_pad/U0/U1:
  E, LED_2_pad/U0/U1:E, LED_1_pad/U0/U1:E; GLOBAL, POWER:VCC.
NET LED_G_pad/U0/NET1;  LED_G_pad/U0/U0:D, LED_G_pad/U0/U1:DOUT; 
  HARDWIRED:PADIN.
NET LED_G_pad/U0/NET2;  LED_G_pad/U0/U0:E, LED_G_pad/U0/U1:EOUT; 
  HARDWIRED:PADEN.
NET LED_B_pad/U0/NET1;  LED_B_pad/U0/U0:D, LED_B_pad/U0/U1:DOUT; 
  HARDWIRED:PADIN.
NET LED_B_pad/U0/NET2;  LED_B_pad/U0/U0:E, LED_B_pad/U0/U1:EOUT; 
  HARDWIRED:PADEN.
NET SPI_SS_PIN_pad/U0/NET1;  SPI_SS_PIN_pad/U0/U0:D, 
  SPI_SS_PIN_pad/U0/U1:DOUT; HARDWIRED:PADIN.
NET SPI_SS_PIN_pad/U0/NET2;  SPI_SS_PIN_pad/U0/U0:E, 
  SPI_SS_PIN_pad/U0/U1:EOUT; HARDWIRED:PADEN.
NET LED_1_pad/U0/NET1;  LED_1_pad/U0/U0:D, LED_1_pad/U0/U1:DOUT; 
  HARDWIRED:PADIN.
NET LED_1_pad/U0/NET2;  LED_1_pad/U0/U0:E, LED_1_pad/U0/U1:EOUT; 
  HARDWIRED:PADEN.
END.
