# Maximum Eagle freeware board size is 4.0x3.2" (100x80mm) 

# better to work in inches for 0.1 inch pad pitch
Grid default;
Set Wire_Bend 0;
Layer Dimension;
Wire 0  (0 0) (3.1 2.8) (0 0);
Layer Top;

# PCB-Pool/PCB-Train design rule is actually 0.006/0.006 for wires
CLASS 0 signal 0.010 0.010 ;
CLASS 1 supply 0.028 0.010 ;


ADD 2,8@holes H1 R0 (2.94 2.55); # hdr1x03
ADD 2,8@holes H2 R0 (0.66 2.55); # hdr1x03

ROTATE =R180 CONN1 ;
MOVE CONN1         (1.55 0.25) ;
ROTATE =R0 CONN2 ;
MOVE CONN2         (1.8 2.55) ;
ROTATE =R0 UART ;
MOVE UART         ( 0.25  2.40);
ROTATE =R90 PMOD0 ;
MOVE PMOD0         (0.20 1.15) ;

ROTATE =R90 JTAG;
MOVE JTAG          (0.2 1.90);
ROTATE =R180 L1;
MOVE L1            (2.8 2.0);
ROTATE =R180 L2;
MOVE L2            (2.8 1.8);
ROTATE =R180 L3;
MOVE L3            (0.2 2.65);

ROTATE =R180 reg_cap1;
MOVE reg_cap1      (2.8 1.05);
ROTATE =R0 REG3V3;
MOVE REG3V3        (2.8 0.80);
ROTATE =R180 reg_cap0;
MOVE reg_cap0      (2.8 0.6);

ROTATE =R90 CAP22UF_5V ; 
MOVE CAP22UF_5V       (0.2 0.6 ) ;
ROTATE =R0 CAP22UF_IO ; 
MOVE CAP22UF_IO       (2.8 2.25 ) ;

ROTATE =R0 CPLD ;
MOVE CPLD          (1.5 1.35) ;

ROTATE =R270 R10K_0;
ROTATE =R270 R10K_1;
ROTATE =R270 R10K_2;
MOVE R10K_0          (2.35 1.400) ;
MOVE R10K_1          (2.45 1.400) ;
MOVE R10K_2          (2.55 1.400) ;

# SMD components go on the bottom layer so place them first
# and then mirror them
ROTATE =R180   CAP100N_1;
ROTATE =R180   CAP100N_2;
ROTATE =R180   CAP100N_3;
ROTATE =R180   CAP100N_4;

MOVE CAP100N_1    (1.75 1.0)  ;
MOVE CAP100N_2    (1.25 1.0)  ;
MOVE CAP100N_3    (1.25 1.70)  ;
MOVE CAP100N_4    (1.75 1.70)  ;

MIRROR CAP100N_1    ;
MIRROR CAP100N_2    ;
MIRROR CAP100N_3    ;
MIRROR CAP100N_4    ;

Layer tPlace ;
CHANGE FONT PROPORTIONAL ; 
CHANGE SIZE 0.05 ;
TEXT 'CPC-PiTubeDirect/6502 Bus Card, v1.00' R0 (0.85 0.55) ;
CHANGE SIZE 0.04 ;
TEXT '(C) 2018 Revaldinho, github.com/revaldinho/cpc_ram_expansion'  R0 (0.85 0.45) ;

CHANGE FONT FIXED ; 
CHANGE SIZE 0.03 ;
CHANGE WIDTH 0.005 ;
TEXT 'EXT 3V3 INT' R0 (2.68 2.1);
TEXT '3V3 VDDIO 5V' R0 (2.65 1.6);
WIRE  (0.35 1.78) (0.35 2.18 ) ( 0.45 2.18 ) (0.45 1.78) ( 0.35 1.78 ) ;
TEXT 'GND TDI TCK NC' R90 (0.4 1.81) ;
TEXT 'GND TMS TDO 5V' R90 (0.44 1.81) ;

WIRE  (0.10 2.25) (0.4 2.25 ) ( 0.4 2.32 ) (0.10 2.32) ( 0.10 2.25 ) ;
TEXT 'GND TX RX' R0 (0.13 2.28) ;


# Preroute VDD and VSS rings
layer top;
wire  0.04;
wire  'VDD' (0.06 0.06) ( 3.04 0.06) (3.04 2.0) ;
wire  'VDD' (0.06 2.6) (0.06 0.06) ;
layer bottom;
wire  0.04;
wire  'VSS' (0.06 0.06) ( 3.04 0.06) (3.04 2.35) (2.8 2.35) 
wire  'VSS' (1.0 2.74) (0.06 2.74) (0.06 0.06) ;

# Autorouter
# AUTO VDD VDD_CPC VDD_EXT VDD3V3 CLK VSS;   # Route clock and supplies first
AUTO load /tmp/autorouter_74.ctl;
AUTO ;

# Define power fills top and bottom over whole board area
layer Top ; 
polygon VSS 0.08 (0 0) (0 2.80) (3.1 2.80) (3.1 0) (0 0) ;

layer Bottom ; 
polygon VSS 0.08 (0 0) (0 2.80) (3.1 2.80) (3.1 0) (0 0) ;


Ratsnest ;  ## Calculate and display polygons


Window Fit;

