

================================================================
== Vitis HLS Report for 'conv1'
================================================================
<<<<<<< HEAD
* Date:           Sun Sep 28 13:51:33 2025
=======
* Date:           Sun Oct 12 22:06:28 2025
>>>>>>> b41ed44 (Initial commit)

* Version:        2023.1 (Build 3854077 on May  4 2023)
* Project:        srcnn_hls
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xck26-sfvc784-2LV-c


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
<<<<<<< HEAD
    |ap_clk  |  10.00 ns|  7.016 ns|     2.70 ns|
=======
    |ap_clk  |  10.00 ns|  7.060 ns|     2.70 ns|
>>>>>>> b41ed44 (Initial commit)
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +------------+------------+------------+------------+------------+------------+---------+
    |     Latency (cycles)    |    Latency (absolute)   |         Interval        | Pipeline|
    |     min    |     max    |     min    |     max    |     min    |     max    |   Type  |
    +------------+------------+------------+------------+------------+------------+---------+
<<<<<<< HEAD
    |  3117071233|  3117071233|  31.171 sec|  31.171 sec|  3117071233|  3117071233|       no|
=======
    |  1065369601|  1065369601|  10.654 sec|  10.654 sec|  1065369601|  1065369601|       no|
>>>>>>> b41ed44 (Initial commit)
    +------------+------------+------------+------------+------------+------------+---------+

    + Detail: 
        * Instance: 
<<<<<<< HEAD
        N/A

        * Loop: 
        +--------------------------+------------+------------+----------+-----------+-----------+------+----------+
        |                          |     Latency (cycles)    | Iteration|  Initiation Interval  | Trip |          |
        |         Loop Name        |     min    |     max    |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------------+------------+------------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_11_1         |  3117071232|  3117071232|  48704238|          -|          -|    64|        no|
        | + VITIS_LOOP_12_2        |    48704235|    48704235|    190997|          -|          -|   255|        no|
        |  ++ VITIS_LOOP_13_3      |      190995|      190995|       749|          -|          -|   255|        no|
        |   +++ VITIS_LOOP_18_5    |         747|         747|        83|          -|          -|     9|        no|
        |    ++++ VITIS_LOOP_29_6  |          81|          81|         9|          -|          -|     9|        no|
        +--------------------------+------------+------------+----------+-----------+-----------+------+----------+
=======
        +-----------------------------------------------------------+------------------------------------------------+---------+---------+----------+----------+-----+-----+---------+
        |                                                           |                                                |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
        |                          Instance                         |                     Module                     |   min   |   max   |    min   |    max   | min | max |   Type  |
        +-----------------------------------------------------------+------------------------------------------------+---------+---------+----------+----------+-----+-----+---------+
        |grp_conv1_Pipeline_VITIS_LOOP_24_8_VITIS_LOOP_27_9_fu_198  |conv1_Pipeline_VITIS_LOOP_24_8_VITIS_LOOP_27_9  |      250|      250|  2.500 us|  2.500 us|  250|  250|       no|
        +-----------------------------------------------------------+------------------------------------------------+---------+---------+----------+----------+-----+-----+---------+

        * Loop: 
        +-------------------------------------------------------------------+------------+------------+----------+-----------+-----------+---------+----------+
        |                                                                   |     Latency (cycles)    | Iteration|  Initiation Interval  |   Trip  |          |
        |                             Loop Name                             |     min    |     max    |  Latency |  achieved |   target  |  Count  | Pipelined|
        +-------------------------------------------------------------------+------------+------------+----------+-----------+-----------+---------+----------+
        |- VITIS_LOOP_13_1_VITIS_LOOP_15_3_VITIS_LOOP_19_5_VITIS_LOOP_20_6  |  1065369600|  1065369600|       256|          -|          -|  4161600|        no|
        +-------------------------------------------------------------------+------------+------------+----------+-----------+-----------+---------+----------+
>>>>>>> b41ed44 (Initial commit)



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     -|       -|       -|    -|
<<<<<<< HEAD
|Expression       |        -|     -|       0|     504|    -|
|FIFO             |        -|     -|       -|       -|    -|
|Instance         |        -|     -|       -|       -|    -|
|Memory           |        -|     -|       -|       -|    -|
|Multiplexer      |        -|     -|       -|     128|    -|
|Register         |        -|     -|     386|       -|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |        0|     0|     386|     632|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |      288|  1248|  234240|  117120|   64|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |        0|     0|      ~0|      ~0|    0|
=======
|Expression       |        -|     -|       0|     842|    -|
|FIFO             |        -|     -|       -|       -|    -|
|Instance         |        -|     -|     153|     544|    -|
|Memory           |        -|     -|       -|       -|    -|
|Multiplexer      |        -|     -|       -|     174|    -|
|Register         |        -|     -|     260|       -|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |        0|     0|     413|    1560|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |      288|  1248|  234240|  117120|   64|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |        0|     0|      ~0|       1|    0|
>>>>>>> b41ed44 (Initial commit)
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
<<<<<<< HEAD
    N/A
=======
    +-----------------------------------------------------------+------------------------------------------------+---------+----+-----+-----+-----+
    |                          Instance                         |                     Module                     | BRAM_18K| DSP|  FF | LUT | URAM|
    +-----------------------------------------------------------+------------------------------------------------+---------+----+-----+-----+-----+
    |grp_conv1_Pipeline_VITIS_LOOP_24_8_VITIS_LOOP_27_9_fu_198  |conv1_Pipeline_VITIS_LOOP_24_8_VITIS_LOOP_27_9  |        0|   0|  153|  544|    0|
    +-----------------------------------------------------------+------------------------------------------------+---------+----+-----+-----+-----+
    |Total                                                      |                                                |        0|   0|  153|  544|    0|
    +-----------------------------------------------------------+------------------------------------------------+---------+----+-----+-----+-----+
>>>>>>> b41ed44 (Initial commit)

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
<<<<<<< HEAD
    +-----------------------+----------+----+---+----+------------+------------+
    |     Variable Name     | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------+----------+----+---+----+------------+------------+
    |add_ln11_fu_283_p2     |         +|   0|  0|  14|           7|           1|
    |add_ln12_fu_334_p2     |         +|   0|  0|  15|           8|           1|
    |add_ln13_fu_368_p2     |         +|   0|  0|  15|           8|           1|
    |add_ln18_fu_411_p2     |         +|   0|  0|  12|           4|           1|
    |add_ln19_1_fu_427_p2   |         +|   0|  0|  17|          10|          10|
    |add_ln19_fu_417_p2     |         +|   0|  0|  12|           4|           4|
    |add_ln23_fu_450_p2     |         +|   0|  0|  15|           8|           8|
    |add_ln29_fu_516_p2     |         +|   0|  0|  12|           4|           1|
    |add_ln30_1_fu_532_p2   |         +|   0|  0|  17|          10|          10|
    |add_ln30_fu_522_p2     |         +|   0|  0|  12|           4|           4|
    |add_ln40_1_fu_378_p2   |         +|   0|  0|  18|          11|          11|
    |add_ln40_2_fu_399_p2   |         +|   0|  0|  20|          13|          13|
    |add_ln40_3_fu_500_p2   |         +|   0|  0|  20|          13|          13|
    |add_ln40_4_fu_585_p2   |         +|   0|  0|  23|          16|          16|
    |add_ln40_fu_271_p2     |         +|   0|  0|  18|          11|          11|
    |add_ln46_1_fu_348_p2   |         +|   0|  0|  29|          22|          22|
    |add_ln46_fu_297_p2     |         +|   0|  0|  24|          17|          17|
    |sub_ln40_fu_490_p2     |         -|   0|  0|  23|          16|          16|
    |sub_ln46_1_fu_318_p2   |         -|   0|  0|  29|          22|          22|
    |sub_ln46_fu_249_p2     |         -|   0|  0|  23|          16|          16|
    |icmp_ln11_fu_277_p2    |      icmp|   0|  0|  15|           7|           8|
    |icmp_ln12_fu_328_p2    |      icmp|   0|  0|  15|           8|           2|
    |icmp_ln13_fu_362_p2    |      icmp|   0|  0|  15|           8|           2|
    |icmp_ln18_fu_405_p2    |      icmp|   0|  0|  12|           4|           4|
    |icmp_ln23_fu_440_p2    |      icmp|   0|  0|  17|          10|           8|
    |icmp_ln29_fu_510_p2    |      icmp|   0|  0|  12|           4|           4|
    |icmp_ln34_fu_545_p2    |      icmp|   0|  0|  17|          10|           8|
    |or_ln21_fu_464_p2      |        or|   0|  0|   2|           1|           1|
    |or_ln32_fu_567_p2      |        or|   0|  0|   2|           1|           1|
    |ix_fu_573_p3           |    select|   0|  0|  10|           1|          10|
    |iy_fu_470_p3           |    select|   0|  0|   8|           1|           8|
    |select_ln21_fu_456_p3  |    select|   0|  0|   3|           1|           1|
    |select_ln32_fu_559_p3  |    select|   0|  0|   8|           1|           1|
    +-----------------------+----------+----+---+----+------------+------------+
    |Total                  |          |   0|  0| 504|         281|         256|
    +-----------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +---------------+----+-----------+-----+-----------+
    |      Name     | LUT| Input Size| Bits| Total Bits|
    +---------------+----+-----------+-----+-----------+
    |acc_7_reg_173  |   9|          2|   32|         64|
    |acc_8_reg_195  |   9|          2|   32|         64|
    |ap_NS_fsm      |  65|         16|    1|         16|
    |kx_reg_184     |   9|          2|    4|          8|
    |ky_reg_162     |   9|          2|    4|          8|
    |oc_fu_84       |   9|          2|    7|         14|
    |x_reg_151      |   9|          2|    8|         16|
    |y_reg_139      |   9|          2|    8|         16|
    +---------------+----+-----------+-----+-----------+
    |Total          | 128|         30|   96|        206|
    +---------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------+----+----+-----+-----------+
    |            Name            | FF | LUT| Bits| Const Bits|
    +----------------------------+----+----+-----+-----------+
    |acc_7_reg_173               |  32|   0|   32|          0|
    |acc_8_reg_195               |  32|   0|   32|          0|
    |acc_reg_633                 |  32|   0|   32|          0|
    |add_ln11_reg_623            |   7|   0|    7|          0|
    |add_ln12_reg_651            |   8|   0|    8|          0|
    |add_ln13_reg_669            |   8|   0|    8|          0|
    |add_ln18_reg_682            |   4|   0|    4|          0|
    |add_ln29_reg_700            |   4|   0|    4|          0|
    |add_ln40_2_reg_674          |  13|   0|   13|          0|
    |add_ln40_reg_615            |  11|   0|   11|          0|
    |ap_CS_fsm                   |  15|   0|   15|          0|
    |conv1_weights_load_reg_715  |  32|   0|   32|          0|
    |feat1_addr_reg_656          |  22|   0|   22|          0|
    |input_ftmap_load_reg_710    |  32|   0|   32|          0|
    |kx_reg_184                  |   4|   0|    4|          0|
    |ky_reg_162                  |   4|   0|    4|          0|
    |mul_reg_730                 |  32|   0|   32|          0|
    |oc_fu_84                    |   7|   0|    7|          0|
    |sext_ln40_reg_610           |  17|   0|   17|          0|
    |sub_ln40_reg_687            |  16|   0|   16|          0|
    |sub_ln46_1_reg_638          |  22|   0|   22|          0|
    |x_reg_151                   |   8|   0|    8|          0|
    |y_reg_139                   |   8|   0|    8|          0|
    |zext_ln12_reg_643           |   8|   0|   10|          2|
    |zext_ln13_reg_661           |   8|   0|   10|          2|
    +----------------------------+----+----+-----+-----------+
    |Total                       | 386|   0|  390|          4|
    +----------------------------+----+----+-----+-----------+
=======
    +-------------------------+----------+----+---+----+------------+------------+
    |      Variable Name      | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-------------------------+----------+----+---+----+------------+------------+
    |add_ln13_1_fu_316_p2     |         +|   0|  0|  29|          22|           1|
    |add_ln13_fu_337_p2       |         +|   0|  0|  14|           7|           4|
    |add_ln14_2_fu_769_p2     |         +|   0|  0|  27|          20|           1|
    |add_ln14_fu_452_p2       |         +|   0|  0|  15|           8|           5|
    |add_ln15_1_fu_755_p2     |         +|   0|  0|  23|          16|           1|
    |add_ln15_fu_869_p2       |         +|   0|  0|  15|           8|           5|
    |add_ln18_3_fu_741_p2     |         +|   0|  0|  20|          13|           1|
    |add_ln18_fu_585_p2       |         +|   0|  0|  12|           4|           1|
    |add_ln19_3_fu_727_p2     |         +|   0|  0|  17|          10|           1|
    |add_ln19_fu_663_p2       |         +|   0|  0|  12|           5|           1|
    |add_ln20_fu_721_p2       |         +|   0|  0|  12|           5|           1|
    |add_ln32_fu_938_p2       |         +|   0|  0|  17|          10|          10|
    |add_ln36_1_fu_948_p2     |         +|   0|  0|  23|          16|          16|
    |add_ln36_2_fu_989_p2     |         +|   0|  0|  22|          22|          22|
    |add_ln36_fu_979_p2       |         +|   0|  0|  16|           9|           9|
    |empty_16_fu_304_p2       |         +|   0|  0|  16|           9|           9|
    |empty_fu_294_p2          |         +|   0|  0|  13|           6|           6|
    |p_mid117_fu_615_p2       |         +|   0|  0|  13|           6|           6|
    |p_mid1_fu_699_p2         |         +|   0|  0|  16|           9|           9|
    |sub_ln36_1_fu_970_p2     |         -|   0|  0|  22|          22|          22|
    |sub_ln36_fu_917_p2       |         -|   0|  0|  22|          15|          15|
    |and_ln13_1_fu_414_p2     |       and|   0|  0|   2|           1|           1|
    |and_ln13_2_fu_426_p2     |       and|   0|  0|   2|           1|           1|
    |and_ln13_3_fu_438_p2     |       and|   0|  0|   2|           1|           1|
    |and_ln13_fu_402_p2       |       and|   0|  0|   2|           1|           1|
    |and_ln14_1_fu_519_p2     |       and|   0|  0|   2|           1|           1|
    |and_ln14_2_fu_525_p2     |       and|   0|  0|   2|           1|           1|
    |and_ln14_fu_513_p2       |       and|   0|  0|   2|           1|           1|
    |and_ln15_1_fu_579_p2     |       and|   0|  0|   2|           1|           1|
    |and_ln15_fu_573_p2       |       and|   0|  0|   2|           1|           1|
    |and_ln18_fu_649_p2       |       and|   0|  0|   2|           1|           1|
    |icmp_ln13_fu_310_p2      |      icmp|   0|  0|  29|          22|          16|
    |icmp_ln14_fu_343_p2      |      icmp|   0|  0|  27|          20|          19|
    |icmp_ln15_fu_432_p2      |      icmp|   0|  0|  23|          16|          16|
    |icmp_ln18_fu_420_p2      |      icmp|   0|  0|  20|          13|          12|
    |icmp_ln19_fu_408_p2      |      icmp|   0|  0|  17|          10|           9|
    |icmp_ln20_fu_396_p2      |      icmp|   0|  0|  12|           5|           5|
    |or_ln14_1_fu_507_p2      |        or|   0|  0|   2|           1|           1|
    |or_ln14_fu_458_p2        |        or|   0|  0|   2|           1|           1|
    |or_ln15_1_fu_537_p2      |        or|   0|  0|   2|           1|           1|
    |or_ln15_fu_531_p2        |        or|   0|  0|   2|           1|           1|
    |or_ln18_1_fu_643_p2      |        or|   0|  0|   2|           1|           1|
    |or_ln18_2_fu_597_p2      |        or|   0|  0|   2|           1|           1|
    |or_ln18_fu_591_p2        |        or|   0|  0|   2|           1|           1|
    |or_ln19_1_fu_675_p2      |        or|   0|  0|   2|           1|           1|
    |or_ln19_2_fu_681_p2      |        or|   0|  0|   2|           1|           1|
    |or_ln19_fu_669_p2        |        or|   0|  0|   2|           1|           1|
    |select_ln13_1_fu_361_p3  |    select|   0|  0|   6|           1|           6|
    |select_ln13_2_fu_369_p3  |    select|   0|  0|   6|           1|           6|
    |select_ln13_3_fu_382_p3  |    select|   0|  0|   9|           1|           1|
    |select_ln13_4_fu_444_p3  |    select|   0|  0|   7|           1|           7|
    |select_ln13_fu_349_p3    |    select|   0|  0|   8|           1|           1|
    |select_ln14_2_fu_464_p3  |    select|   0|  0|   8|           1|           8|
    |select_ln14_3_fu_481_p3  |    select|   0|  0|   6|           1|           6|
    |select_ln14_4_fu_841_p3  |    select|   0|  0|  32|           1|          32|
    |select_ln14_5_fu_493_p3  |    select|   0|  0|   9|           1|           9|
    |select_ln14_6_fu_775_p3  |    select|   0|  0|  19|           1|           1|
    |select_ln14_fu_862_p3    |    select|   0|  0|   8|           1|           1|
    |select_ln15_1_fu_875_p3  |    select|   0|  0|   8|           1|           8|
    |select_ln15_2_fu_551_p3  |    select|   0|  0|   6|           1|           6|
    |select_ln15_3_fu_848_p3  |    select|   0|  0|  32|           1|          32|
    |select_ln15_4_fu_559_p3  |    select|   0|  0|   9|           1|           9|
    |select_ln15_5_fu_761_p3  |    select|   0|  0|  16|           1|           1|
    |select_ln15_fu_543_p3    |    select|   0|  0|   4|           1|           1|
    |select_ln18_1_fu_621_p3  |    select|   0|  0|   6|           1|           6|
    |select_ln18_2_fu_886_p3  |    select|   0|  0|  32|           1|          32|
    |select_ln18_3_fu_629_p3  |    select|   0|  0|   9|           1|           9|
    |select_ln18_4_fu_655_p3  |    select|   0|  0|   4|           1|           4|
    |select_ln18_5_fu_747_p3  |    select|   0|  0|  12|           1|           1|
    |select_ln18_fu_603_p3    |    select|   0|  0|   5|           1|           1|
    |select_ln19_3_fu_705_p3  |    select|   0|  0|   9|           1|           9|
    |select_ln19_4_fu_713_p3  |    select|   0|  0|   5|           1|           5|
    |select_ln19_5_fu_733_p3  |    select|   0|  0|  10|           1|           1|
    |select_ln19_fu_687_p3    |    select|   0|  0|   5|           1|           1|
    |xor_ln13_fu_390_p2       |       xor|   0|  0|   2|           1|           2|
    |xor_ln14_fu_501_p2       |       xor|   0|  0|   2|           1|           2|
    |xor_ln15_fu_567_p2       |       xor|   0|  0|   2|           2|           1|
    |xor_ln18_fu_637_p2       |       xor|   0|  0|   2|           2|           1|
    +-------------------------+----------+----+---+----+------------+------------+
    |Total                    |          |   0|  0| 842|         381|         453|
    +-------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +--------------------------+----+-----------+-----+-----------+
    |           Name           | LUT| Input Size| Bits| Total Bits|
    +--------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                 |  43|          8|    1|          8|
    |conv1_biases_address0     |  14|          3|    6|         18|
    |grp_fu_1176_ce            |   9|          2|    1|          2|
    |grp_fu_1180_ce            |   9|          2|    1|          2|
    |h_fu_132                  |   9|          2|    8|         16|
    |indvar_flatten143_fu_136  |   9|          2|   20|         40|
    |indvar_flatten214_fu_144  |   9|          2|   22|         44|
    |indvar_flatten37_fu_120   |   9|          2|   13|         26|
    |indvar_flatten6_fu_112    |   9|          2|   10|         20|
    |indvar_flatten84_fu_128   |   9|          2|   16|         32|
    |n_fu_140                  |   9|          2|    7|         14|
    |oc_fu_116                 |   9|          2|    4|          8|
    |w_fu_124                  |   9|          2|    8|         16|
    |x_fu_104                  |   9|          2|    5|         10|
    |y_fu_108                  |   9|          2|    5|         10|
    +--------------------------+----+-----------+-----+-----------+
    |Total                     | 174|         37|  127|        266|
    +--------------------------+----+-----------+-----+-----------+

    * Register: 
    +------------------------------------------------------------------------+----+----+-----+-----------+
    |                                  Name                                  | FF | LUT| Bits| Const Bits|
    +------------------------------------------------------------------------+----+----+-----+-----------+
    |add_ln32_reg_1166                                                       |  10|   0|   10|          0|
    |add_ln36_2_reg_1171                                                     |  22|   0|   22|          0|
    |and_ln13_3_reg_1094                                                     |   1|   0|    1|          0|
    |and_ln14_2_reg_1109                                                     |   1|   0|    1|          0|
    |and_ln15_1_reg_1115                                                     |   1|   0|    1|          0|
    |ap_CS_fsm                                                               |   7|   0|    7|          0|
    |grp_conv1_Pipeline_VITIS_LOOP_24_8_VITIS_LOOP_27_9_fu_198_ap_start_reg  |   1|   0|    1|          0|
    |h_fu_132                                                                |   8|   0|    8|          0|
    |indvar_flatten143_fu_136                                                |  20|   0|   20|          0|
    |indvar_flatten214_fu_144                                                |  22|   0|   22|          0|
    |indvar_flatten37_fu_120                                                 |  13|   0|   13|          0|
    |indvar_flatten6_fu_112                                                  |  10|   0|   10|          0|
    |indvar_flatten84_fu_128                                                 |  16|   0|   16|          0|
    |n_fu_140                                                                |   7|   0|    7|          0|
    |oc_fu_116                                                               |   4|   0|    4|          0|
    |or_ln14_reg_1099                                                        |   1|   0|    1|          0|
    |p_mid117_reg_1120                                                       |   6|   0|    6|          0|
    |select_ln15_1_reg_1155                                                  |   8|   0|    8|          0|
    |select_ln15_3_reg_1145                                                  |  32|   0|   32|          0|
    |select_ln18_1_reg_1125                                                  |   6|   0|    6|          0|
    |select_ln18_2_reg_1161                                                  |  32|   0|   32|          0|
    |select_ln19_3_reg_1139                                                  |   9|   0|    9|          0|
    |select_ln19_reg_1133                                                    |   5|   0|    5|          0|
    |w_fu_124                                                                |   8|   0|    8|          0|
    |x_fu_104                                                                |   5|   0|    5|          0|
    |y_fu_108                                                                |   5|   0|    5|          0|
    +------------------------------------------------------------------------+----+----+-----+-----------+
    |Total                                                                   | 260|   0|  260|          0|
    +------------------------------------------------------------------------+----+----+-----+-----------+
>>>>>>> b41ed44 (Initial commit)



================================================================
== Interface
================================================================
* Summary: 
+------------------------+-----+-----+------------+---------------+--------------+
|        RTL Ports       | Dir | Bits|  Protocol  | Source Object |    C Type    |
+------------------------+-----+-----+------------+---------------+--------------+
|ap_clk                  |   in|    1|  ap_ctrl_hs|          conv1|  return value|
|ap_rst                  |   in|    1|  ap_ctrl_hs|          conv1|  return value|
|ap_start                |   in|    1|  ap_ctrl_hs|          conv1|  return value|
|ap_done                 |  out|    1|  ap_ctrl_hs|          conv1|  return value|
|ap_idle                 |  out|    1|  ap_ctrl_hs|          conv1|  return value|
|ap_ready                |  out|    1|  ap_ctrl_hs|          conv1|  return value|
<<<<<<< HEAD
|grp_fu_692_p_din0       |  out|   32|  ap_ctrl_hs|          conv1|  return value|
|grp_fu_692_p_din1       |  out|   32|  ap_ctrl_hs|          conv1|  return value|
|grp_fu_692_p_opcode     |  out|    2|  ap_ctrl_hs|          conv1|  return value|
|grp_fu_692_p_dout0      |   in|   32|  ap_ctrl_hs|          conv1|  return value|
|grp_fu_692_p_ce         |  out|    1|  ap_ctrl_hs|          conv1|  return value|
|grp_fu_696_p_din0       |  out|   32|  ap_ctrl_hs|          conv1|  return value|
|grp_fu_696_p_din1       |  out|   32|  ap_ctrl_hs|          conv1|  return value|
|grp_fu_696_p_dout0      |   in|   32|  ap_ctrl_hs|          conv1|  return value|
|grp_fu_696_p_ce         |  out|    1|  ap_ctrl_hs|          conv1|  return value|
=======
|grp_fu_479_p_din0       |  out|   32|  ap_ctrl_hs|          conv1|  return value|
|grp_fu_479_p_din1       |  out|   32|  ap_ctrl_hs|          conv1|  return value|
|grp_fu_479_p_opcode     |  out|    2|  ap_ctrl_hs|          conv1|  return value|
|grp_fu_479_p_dout0      |   in|   32|  ap_ctrl_hs|          conv1|  return value|
|grp_fu_479_p_ce         |  out|    1|  ap_ctrl_hs|          conv1|  return value|
|grp_fu_483_p_din0       |  out|   32|  ap_ctrl_hs|          conv1|  return value|
|grp_fu_483_p_din1       |  out|   32|  ap_ctrl_hs|          conv1|  return value|
|grp_fu_483_p_dout0      |   in|   32|  ap_ctrl_hs|          conv1|  return value|
|grp_fu_483_p_ce         |  out|    1|  ap_ctrl_hs|          conv1|  return value|
>>>>>>> b41ed44 (Initial commit)
|input_ftmap_address0    |  out|   16|   ap_memory|    input_ftmap|         array|
|input_ftmap_ce0         |  out|    1|   ap_memory|    input_ftmap|         array|
|input_ftmap_q0          |   in|   32|   ap_memory|    input_ftmap|         array|
|conv1_weights_address0  |  out|   13|   ap_memory|  conv1_weights|         array|
|conv1_weights_ce0       |  out|    1|   ap_memory|  conv1_weights|         array|
|conv1_weights_q0        |   in|   32|   ap_memory|  conv1_weights|         array|
|conv1_biases_address0   |  out|    6|   ap_memory|   conv1_biases|         array|
|conv1_biases_ce0        |  out|    1|   ap_memory|   conv1_biases|         array|
|conv1_biases_q0         |   in|   32|   ap_memory|   conv1_biases|         array|
<<<<<<< HEAD
=======
|conv1_biases_address1   |  out|    6|   ap_memory|   conv1_biases|         array|
|conv1_biases_ce1        |  out|    1|   ap_memory|   conv1_biases|         array|
|conv1_biases_q1         |   in|   32|   ap_memory|   conv1_biases|         array|
>>>>>>> b41ed44 (Initial commit)
|feat1_address0          |  out|   22|   ap_memory|          feat1|         array|
|feat1_ce0               |  out|    1|   ap_memory|          feat1|         array|
|feat1_we0               |  out|    1|   ap_memory|          feat1|         array|
|feat1_d0                |  out|   32|   ap_memory|          feat1|         array|
+------------------------+-----+-----+------------+---------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
<<<<<<< HEAD
* Number of FSM states : 15
=======
* Number of FSM states : 7
>>>>>>> b41ed44 (Initial commit)
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
<<<<<<< HEAD
4 --> 5 2 
5 --> 6 4 
6 --> 7 5 
7 --> 8 6 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 7 
=======
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 2 
>>>>>>> b41ed44 (Initial commit)

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.42>
<<<<<<< HEAD
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%oc = alloca i32 1"   --->   Operation 16 'alloca' 'oc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %conv1_biases, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 17 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %conv1_weights, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 18 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %input_ftmap, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 19 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.42ns)   --->   "%store_ln11 = store i7 0, i7 %oc" [src/conv1.cpp:11]   --->   Operation 20 'store' 'store_ln11' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%br_ln11 = br void %VITIS_LOOP_12_2" [src/conv1.cpp:11]   --->   Operation 21 'br' 'br_ln11' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 1.23>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "%oc_2 = load i7 %oc" [src/conv1.cpp:11]   --->   Operation 22 'load' 'oc_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%zext_ln11 = zext i7 %oc_2" [src/conv1.cpp:11]   --->   Operation 23 'zext' 'zext_ln11' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "%zext_ln46 = zext i7 %oc_2" [src/conv1.cpp:46]   --->   Operation 24 'zext' 'zext_ln46' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%zext_ln46_3 = zext i7 %oc_2" [src/conv1.cpp:46]   --->   Operation 25 'zext' 'zext_ln46_3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%tmp = bitconcatenate i15 @_ssdm_op_BitConcatenate.i15.i7.i8, i7 %oc_2, i8 0" [src/conv1.cpp:46]   --->   Operation 26 'bitconcatenate' 'tmp' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%zext_ln46_4 = zext i15 %tmp" [src/conv1.cpp:46]   --->   Operation 27 'zext' 'zext_ln46_4' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 28 [1/1] (0.84ns)   --->   "%sub_ln46 = sub i16 %zext_ln46_4, i16 %zext_ln46_3" [src/conv1.cpp:46]   --->   Operation 28 'sub' 'sub_ln46' <Predicate = true> <Delay = 0.84> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "%sext_ln40 = sext i16 %sub_ln46" [src/conv1.cpp:40]   --->   Operation 29 'sext' 'sext_ln40' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "%tmp_s = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i7.i3, i7 %oc_2, i3 0" [src/conv1.cpp:40]   --->   Operation 30 'bitconcatenate' 'tmp_s' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "%zext_ln40 = zext i10 %tmp_s" [src/conv1.cpp:40]   --->   Operation 31 'zext' 'zext_ln40' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 32 [1/1] (0.78ns)   --->   "%add_ln40 = add i11 %zext_ln40, i11 %zext_ln46" [src/conv1.cpp:40]   --->   Operation 32 'add' 'add_ln40' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 33 [1/1] (0.77ns)   --->   "%icmp_ln11 = icmp_eq  i7 %oc_2, i7 64" [src/conv1.cpp:11]   --->   Operation 33 'icmp' 'icmp_ln11' <Predicate = true> <Delay = 0.77> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 34 [1/1] (0.77ns)   --->   "%add_ln11 = add i7 %oc_2, i7 1" [src/conv1.cpp:11]   --->   Operation 34 'add' 'add_ln11' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 35 [1/1] (0.00ns)   --->   "%br_ln11 = br i1 %icmp_ln11, void %VITIS_LOOP_12_2.split, void %for.end71" [src/conv1.cpp:11]   --->   Operation 35 'br' 'br_ln11' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 36 [1/1] (0.00ns)   --->   "%conv1_biases_addr = getelementptr i32 %conv1_biases, i64 0, i64 %zext_ln11" [src/conv1.cpp:11]   --->   Operation 36 'getelementptr' 'conv1_biases_addr' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_2 : Operation 37 [2/2] (1.23ns)   --->   "%conv1_biases_load = load i6 %conv1_biases_addr" [src/conv1.cpp:11]   --->   Operation 37 'load' 'conv1_biases_load' <Predicate = (!icmp_ln11)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_2 : Operation 38 [1/1] (0.00ns)   --->   "%ret_ln50 = ret" [src/conv1.cpp:50]   --->   Operation 38 'ret' 'ret_ln50' <Predicate = (icmp_ln11)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 1.23>
ST_3 : Operation 39 [1/1] (0.00ns)   --->   "%speclooptripcount_ln11 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 64, i64 64, i64 64" [src/conv1.cpp:11]   --->   Operation 39 'speclooptripcount' 'speclooptripcount_ln11' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 40 [1/1] (0.00ns)   --->   "%specloopname_ln11 = specloopname void @_ssdm_op_SpecLoopName, void @empty_13" [src/conv1.cpp:11]   --->   Operation 40 'specloopname' 'specloopname_ln11' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 41 [1/2] (1.23ns)   --->   "%conv1_biases_load = load i6 %conv1_biases_addr" [src/conv1.cpp:11]   --->   Operation 41 'load' 'conv1_biases_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_3 : Operation 42 [1/1] (0.00ns)   --->   "%acc = bitcast i32 %conv1_biases_load" [src/conv1.cpp:11]   --->   Operation 42 'bitcast' 'acc' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 43 [1/1] (0.42ns)   --->   "%br_ln12 = br void %VITIS_LOOP_13_3" [src/conv1.cpp:12]   --->   Operation 43 'br' 'br_ln12' <Predicate = true> <Delay = 0.42>

State 4 <SV = 3> <Delay = 1.76>
ST_4 : Operation 44 [1/1] (0.00ns)   --->   "%y = phi i8 %add_ln12, void %for.inc66, i8 0, void %VITIS_LOOP_12_2.split" [src/conv1.cpp:19]   --->   Operation 44 'phi' 'y' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 45 [1/1] (0.00ns)   --->   "%zext_ln46_5 = zext i8 %y" [src/conv1.cpp:46]   --->   Operation 45 'zext' 'zext_ln46_5' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 46 [1/1] (0.85ns)   --->   "%add_ln46 = add i17 %sext_ln40, i17 %zext_ln46_5" [src/conv1.cpp:46]   --->   Operation 46 'add' 'add_ln46' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 47 [1/1] (0.00ns)   --->   "%sext_ln46 = sext i17 %add_ln46" [src/conv1.cpp:46]   --->   Operation 47 'sext' 'sext_ln46' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 48 [1/1] (0.00ns)   --->   "%trunc_ln46 = trunc i17 %add_ln46" [src/conv1.cpp:46]   --->   Operation 48 'trunc' 'trunc_ln46' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 49 [1/1] (0.00ns)   --->   "%p_shl2 = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i14.i8, i14 %trunc_ln46, i8 0" [src/conv1.cpp:46]   --->   Operation 49 'bitconcatenate' 'p_shl2' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 50 [1/1] (0.91ns)   --->   "%sub_ln46_1 = sub i22 %p_shl2, i22 %sext_ln46" [src/conv1.cpp:46]   --->   Operation 50 'sub' 'sub_ln46_1' <Predicate = true> <Delay = 0.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 51 [1/1] (0.00ns)   --->   "%zext_ln12 = zext i8 %y" [src/conv1.cpp:12]   --->   Operation 51 'zext' 'zext_ln12' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 52 [1/1] (0.76ns)   --->   "%icmp_ln12 = icmp_eq  i8 %y, i8 255" [src/conv1.cpp:12]   --->   Operation 52 'icmp' 'icmp_ln12' <Predicate = true> <Delay = 0.76> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 53 [1/1] (0.76ns)   --->   "%add_ln12 = add i8 %y, i8 1" [src/conv1.cpp:12]   --->   Operation 53 'add' 'add_ln12' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 54 [1/1] (0.00ns)   --->   "%br_ln12 = br i1 %icmp_ln12, void %VITIS_LOOP_13_3.split, void %for.inc69" [src/conv1.cpp:12]   --->   Operation 54 'br' 'br_ln12' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 55 [1/1] (0.00ns)   --->   "%speclooptripcount_ln12 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 255, i64 255, i64 255" [src/conv1.cpp:12]   --->   Operation 55 'speclooptripcount' 'speclooptripcount_ln12' <Predicate = (!icmp_ln12)> <Delay = 0.00>
ST_4 : Operation 56 [1/1] (0.00ns)   --->   "%specloopname_ln12 = specloopname void @_ssdm_op_SpecLoopName, void @empty_12" [src/conv1.cpp:12]   --->   Operation 56 'specloopname' 'specloopname_ln12' <Predicate = (!icmp_ln12)> <Delay = 0.00>
ST_4 : Operation 57 [1/1] (0.42ns)   --->   "%br_ln13 = br void %VITIS_LOOP_17_4" [src/conv1.cpp:13]   --->   Operation 57 'br' 'br_ln13' <Predicate = (!icmp_ln12)> <Delay = 0.42>
ST_4 : Operation 58 [1/1] (0.42ns)   --->   "%store_ln11 = store i7 %add_ln11, i7 %oc" [src/conv1.cpp:11]   --->   Operation 58 'store' 'store_ln11' <Predicate = (icmp_ln12)> <Delay = 0.42>
ST_4 : Operation 59 [1/1] (0.00ns)   --->   "%br_ln11 = br void %VITIS_LOOP_12_2" [src/conv1.cpp:11]   --->   Operation 59 'br' 'br_ln11' <Predicate = (icmp_ln12)> <Delay = 0.00>

State 5 <SV = 4> <Delay = 0.91>
ST_5 : Operation 60 [1/1] (0.00ns)   --->   "%x = phi i8 %add_ln13, void %for.inc63, i8 0, void %VITIS_LOOP_13_3.split" [src/conv1.cpp:30]   --->   Operation 60 'phi' 'x' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 61 [1/1] (0.00ns)   --->   "%zext_ln46_6 = zext i8 %x" [src/conv1.cpp:46]   --->   Operation 61 'zext' 'zext_ln46_6' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 62 [1/1] (0.91ns)   --->   "%add_ln46_1 = add i22 %sub_ln46_1, i22 %zext_ln46_6" [src/conv1.cpp:46]   --->   Operation 62 'add' 'add_ln46_1' <Predicate = true> <Delay = 0.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 63 [1/1] (0.00ns)   --->   "%zext_ln46_7 = zext i22 %add_ln46_1" [src/conv1.cpp:46]   --->   Operation 63 'zext' 'zext_ln46_7' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 64 [1/1] (0.00ns)   --->   "%feat1_addr = getelementptr i32 %feat1, i64 0, i64 %zext_ln46_7" [src/conv1.cpp:46]   --->   Operation 64 'getelementptr' 'feat1_addr' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 65 [1/1] (0.00ns)   --->   "%zext_ln13 = zext i8 %x" [src/conv1.cpp:13]   --->   Operation 65 'zext' 'zext_ln13' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 66 [1/1] (0.76ns)   --->   "%icmp_ln13 = icmp_eq  i8 %x, i8 255" [src/conv1.cpp:13]   --->   Operation 66 'icmp' 'icmp_ln13' <Predicate = true> <Delay = 0.76> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 67 [1/1] (0.76ns)   --->   "%add_ln13 = add i8 %x, i8 1" [src/conv1.cpp:13]   --->   Operation 67 'add' 'add_ln13' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 68 [1/1] (0.00ns)   --->   "%br_ln13 = br i1 %icmp_ln13, void %VITIS_LOOP_17_4.split, void %for.inc66" [src/conv1.cpp:13]   --->   Operation 68 'br' 'br_ln13' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 69 [1/1] (0.00ns)   --->   "%speclooptripcount_ln13 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 255, i64 255, i64 255" [src/conv1.cpp:13]   --->   Operation 69 'speclooptripcount' 'speclooptripcount_ln13' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_5 : Operation 70 [1/1] (0.00ns)   --->   "%specloopname_ln13 = specloopname void @_ssdm_op_SpecLoopName, void @empty_11" [src/conv1.cpp:13]   --->   Operation 70 'specloopname' 'specloopname_ln13' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_5 : Operation 71 [1/1] (0.42ns)   --->   "%br_ln18 = br void %for.body16" [src/conv1.cpp:18]   --->   Operation 71 'br' 'br_ln18' <Predicate = (!icmp_ln13)> <Delay = 0.42>
ST_5 : Operation 72 [1/1] (0.00ns)   --->   "%br_ln12 = br void %VITIS_LOOP_13_3" [src/conv1.cpp:12]   --->   Operation 72 'br' 'br_ln12' <Predicate = (icmp_ln13)> <Delay = 0.00>

State 6 <SV = 5> <Delay = 3.59>
ST_6 : Operation 73 [1/1] (0.00ns)   --->   "%ky = phi i4 0, void %VITIS_LOOP_17_4.split, i4 %add_ln18, void %for.inc51" [src/conv1.cpp:19]   --->   Operation 73 'phi' 'ky' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 74 [1/1] (0.00ns)   --->   "%acc_7 = phi i32 %acc, void %VITIS_LOOP_17_4.split, i32 %acc_8, void %for.inc51"   --->   Operation 74 'phi' 'acc_7' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 75 [1/1] (0.00ns)   --->   "%zext_ln40_1 = zext i4 %ky" [src/conv1.cpp:40]   --->   Operation 75 'zext' 'zext_ln40_1' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 76 [1/1] (0.79ns)   --->   "%add_ln40_1 = add i11 %add_ln40, i11 %zext_ln40_1" [src/conv1.cpp:40]   --->   Operation 76 'add' 'add_ln40_1' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 77 [1/1] (0.00ns)   --->   "%zext_ln40_2 = zext i11 %add_ln40_1" [src/conv1.cpp:40]   --->   Operation 77 'zext' 'zext_ln40_2' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 78 [1/1] (0.00ns)   --->   "%trunc_ln40 = trunc i11 %add_ln40_1" [src/conv1.cpp:40]   --->   Operation 78 'trunc' 'trunc_ln40' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 79 [1/1] (0.00ns)   --->   "%p_shl3 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i10.i3, i10 %trunc_ln40, i3 0" [src/conv1.cpp:40]   --->   Operation 79 'bitconcatenate' 'p_shl3' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 80 [1/1] (0.82ns)   --->   "%add_ln40_2 = add i13 %p_shl3, i13 %zext_ln40_2" [src/conv1.cpp:40]   --->   Operation 80 'add' 'add_ln40_2' <Predicate = true> <Delay = 0.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 81 [1/1] (0.79ns)   --->   "%icmp_ln18 = icmp_eq  i4 %ky, i4 9" [src/conv1.cpp:18]   --->   Operation 81 'icmp' 'icmp_ln18' <Predicate = true> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 82 [1/1] (0.79ns)   --->   "%add_ln18 = add i4 %ky, i4 1" [src/conv1.cpp:18]   --->   Operation 82 'add' 'add_ln18' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 83 [1/1] (0.00ns)   --->   "%br_ln18 = br i1 %icmp_ln18, void %for.body16.split, void %for.inc63" [src/conv1.cpp:18]   --->   Operation 83 'br' 'br_ln18' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 84 [1/1] (0.00ns)   --->   "%speclooptripcount_ln15 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 9, i64 9, i64 9" [src/conv1.cpp:15]   --->   Operation 84 'speclooptripcount' 'speclooptripcount_ln15' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_6 : Operation 85 [1/1] (0.00ns)   --->   "%specloopname_ln18 = specloopname void @_ssdm_op_SpecLoopName, void @empty_10" [src/conv1.cpp:18]   --->   Operation 85 'specloopname' 'specloopname_ln18' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_6 : Operation 86 [1/1] (0.79ns)   --->   "%add_ln19 = add i4 %ky, i4 12" [src/conv1.cpp:19]   --->   Operation 86 'add' 'add_ln19' <Predicate = (!icmp_ln18)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 87 [1/1] (0.00ns)   --->   "%sext_ln19 = sext i4 %add_ln19" [src/conv1.cpp:19]   --->   Operation 87 'sext' 'sext_ln19' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_6 : Operation 88 [1/1] (0.76ns)   --->   "%add_ln19_1 = add i10 %sext_ln19, i10 %zext_ln12" [src/conv1.cpp:19]   --->   Operation 88 'add' 'add_ln19_1' <Predicate = (!icmp_ln18)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 89 [1/1] (0.00ns)   --->   "%tmp_5 = bitselect i1 @_ssdm_op_BitSelect.i1.i10.i32, i10 %add_ln19_1, i32 9" [src/conv1.cpp:21]   --->   Operation 89 'bitselect' 'tmp_5' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_6 : Operation 90 [1/1] (0.78ns)   --->   "%icmp_ln23 = icmp_sgt  i10 %add_ln19_1, i10 254" [src/conv1.cpp:23]   --->   Operation 90 'icmp' 'icmp_ln23' <Predicate = (!icmp_ln18)> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 91 [1/1] (0.00ns)   --->   "%sext_ln23 = sext i4 %add_ln19" [src/conv1.cpp:23]   --->   Operation 91 'sext' 'sext_ln23' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_6 : Operation 92 [1/1] (0.76ns)   --->   "%add_ln23 = add i8 %sext_ln23, i8 %y" [src/conv1.cpp:23]   --->   Operation 92 'add' 'add_ln23' <Predicate = (!icmp_ln18)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 93 [1/1] (0.00ns) (grouped into LUT with out node iy)   --->   "%select_ln21 = select i1 %tmp_5, i8 0, i8 254" [src/conv1.cpp:21]   --->   Operation 93 'select' 'select_ln21' <Predicate = (!icmp_ln18)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.20> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 94 [1/1] (0.00ns) (grouped into LUT with out node iy)   --->   "%or_ln21 = or i1 %tmp_5, i1 %icmp_ln23" [src/conv1.cpp:21]   --->   Operation 94 'or' 'or_ln21' <Predicate = (!icmp_ln18)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 95 [1/1] (0.39ns) (out node of the LUT)   --->   "%iy = select i1 %or_ln21, i8 %select_ln21, i8 %add_ln23" [src/conv1.cpp:21]   --->   Operation 95 'select' 'iy' <Predicate = (!icmp_ln18)> <Delay = 0.39> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 96 [1/1] (0.00ns)   --->   "%zext_ln40_3 = zext i8 %iy" [src/conv1.cpp:40]   --->   Operation 96 'zext' 'zext_ln40_3' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_6 : Operation 97 [1/1] (0.00ns)   --->   "%tmp_2 = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i8.i8, i8 %iy, i8 0" [src/conv1.cpp:40]   --->   Operation 97 'bitconcatenate' 'tmp_2' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_6 : Operation 98 [1/1] (0.85ns)   --->   "%sub_ln40 = sub i16 %tmp_2, i16 %zext_ln40_3" [src/conv1.cpp:40]   --->   Operation 98 'sub' 'sub_ln40' <Predicate = (!icmp_ln18)> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 99 [1/1] (0.42ns)   --->   "%br_ln29 = br void %for.body25" [src/conv1.cpp:29]   --->   Operation 99 'br' 'br_ln29' <Predicate = (!icmp_ln18)> <Delay = 0.42>
ST_6 : Operation 100 [1/1] (1.23ns)   --->   "%store_ln46 = store i32 %acc_7, i22 %feat1_addr" [src/conv1.cpp:46]   --->   Operation 100 'store' 'store_ln46' <Predicate = (icmp_ln18)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4161600> <RAM>
ST_6 : Operation 101 [1/1] (0.00ns)   --->   "%br_ln13 = br void %VITIS_LOOP_17_4" [src/conv1.cpp:13]   --->   Operation 101 'br' 'br_ln13' <Predicate = (icmp_ln18)> <Delay = 0.00>

State 7 <SV = 6> <Delay = 4.43>
ST_7 : Operation 102 [1/1] (0.00ns)   --->   "%kx = phi i4 0, void %for.body16.split, i4 %add_ln29, void %for.body25.split" [src/conv1.cpp:30]   --->   Operation 102 'phi' 'kx' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 103 [1/1] (0.00ns)   --->   "%acc_8 = phi i32 %acc_7, void %for.body16.split, i32 %acc_6, void %for.body25.split"   --->   Operation 103 'phi' 'acc_8' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 104 [1/1] (0.00ns)   --->   "%zext_ln40_4 = zext i4 %kx" [src/conv1.cpp:40]   --->   Operation 104 'zext' 'zext_ln40_4' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 105 [1/1] (0.82ns)   --->   "%add_ln40_3 = add i13 %add_ln40_2, i13 %zext_ln40_4" [src/conv1.cpp:40]   --->   Operation 105 'add' 'add_ln40_3' <Predicate = true> <Delay = 0.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 106 [1/1] (0.00ns)   --->   "%zext_ln40_5 = zext i13 %add_ln40_3" [src/conv1.cpp:40]   --->   Operation 106 'zext' 'zext_ln40_5' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 107 [1/1] (0.00ns)   --->   "%conv1_weights_addr = getelementptr i32 %conv1_weights, i64 0, i64 %zext_ln40_5" [src/conv1.cpp:40]   --->   Operation 107 'getelementptr' 'conv1_weights_addr' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 108 [1/1] (0.79ns)   --->   "%icmp_ln29 = icmp_eq  i4 %kx, i4 9" [src/conv1.cpp:29]   --->   Operation 108 'icmp' 'icmp_ln29' <Predicate = true> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 109 [1/1] (0.79ns)   --->   "%add_ln29 = add i4 %kx, i4 1" [src/conv1.cpp:29]   --->   Operation 109 'add' 'add_ln29' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 110 [1/1] (0.00ns)   --->   "%br_ln29 = br i1 %icmp_ln29, void %for.body25.split, void %for.inc51" [src/conv1.cpp:29]   --->   Operation 110 'br' 'br_ln29' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 111 [1/1] (0.79ns)   --->   "%add_ln30 = add i4 %kx, i4 12" [src/conv1.cpp:30]   --->   Operation 111 'add' 'add_ln30' <Predicate = (!icmp_ln29)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 112 [1/1] (0.00ns)   --->   "%sext_ln30 = sext i4 %add_ln30" [src/conv1.cpp:30]   --->   Operation 112 'sext' 'sext_ln30' <Predicate = (!icmp_ln29)> <Delay = 0.00>
ST_7 : Operation 113 [1/1] (0.76ns)   --->   "%add_ln30_1 = add i10 %sext_ln30, i10 %zext_ln13" [src/conv1.cpp:30]   --->   Operation 113 'add' 'add_ln30_1' <Predicate = (!icmp_ln29)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 114 [1/1] (0.00ns) (grouped into LUT with out node add_ln40_4)   --->   "%tmp_6 = bitselect i1 @_ssdm_op_BitSelect.i1.i10.i32, i10 %add_ln30_1, i32 9" [src/conv1.cpp:32]   --->   Operation 114 'bitselect' 'tmp_6' <Predicate = (!icmp_ln29)> <Delay = 0.00>
ST_7 : Operation 115 [1/1] (0.78ns)   --->   "%icmp_ln34 = icmp_sgt  i10 %add_ln30_1, i10 254" [src/conv1.cpp:34]   --->   Operation 115 'icmp' 'icmp_ln34' <Predicate = (!icmp_ln29)> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 116 [1/1] (0.00ns) (grouped into LUT with out node add_ln40_4)   --->   "%tmp_7 = bitselect i1 @_ssdm_op_BitSelect.i1.i10.i32, i10 %add_ln30_1, i32 9" [src/conv1.cpp:32]   --->   Operation 116 'bitselect' 'tmp_7' <Predicate = (!icmp_ln29)> <Delay = 0.00>
ST_7 : Operation 117 [1/1] (0.00ns) (grouped into LUT with out node add_ln40_4)   --->   "%select_ln32 = select i1 %tmp_7, i10 0, i10 254" [src/conv1.cpp:32]   --->   Operation 117 'select' 'select_ln32' <Predicate = (!icmp_ln29)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 118 [1/1] (0.00ns) (grouped into LUT with out node add_ln40_4)   --->   "%or_ln32 = or i1 %tmp_6, i1 %icmp_ln34" [src/conv1.cpp:32]   --->   Operation 118 'or' 'or_ln32' <Predicate = (!icmp_ln29)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 119 [1/1] (0.00ns) (grouped into LUT with out node add_ln40_4)   --->   "%ix = select i1 %or_ln32, i10 %select_ln32, i10 %add_ln30_1" [src/conv1.cpp:32]   --->   Operation 119 'select' 'ix' <Predicate = (!icmp_ln29)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.40> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 120 [1/1] (0.00ns) (grouped into LUT with out node add_ln40_4)   --->   "%sext_ln40_1 = sext i10 %ix" [src/conv1.cpp:40]   --->   Operation 120 'sext' 'sext_ln40_1' <Predicate = (!icmp_ln29)> <Delay = 0.00>
ST_7 : Operation 121 [1/1] (0.85ns) (out node of the LUT)   --->   "%add_ln40_4 = add i16 %sub_ln40, i16 %sext_ln40_1" [src/conv1.cpp:40]   --->   Operation 121 'add' 'add_ln40_4' <Predicate = (!icmp_ln29)> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 122 [1/1] (0.00ns)   --->   "%zext_ln40_6 = zext i16 %add_ln40_4" [src/conv1.cpp:40]   --->   Operation 122 'zext' 'zext_ln40_6' <Predicate = (!icmp_ln29)> <Delay = 0.00>
ST_7 : Operation 123 [1/1] (0.00ns)   --->   "%input_ftmap_addr = getelementptr i32 %input_ftmap, i64 0, i64 %zext_ln40_6" [src/conv1.cpp:40]   --->   Operation 123 'getelementptr' 'input_ftmap_addr' <Predicate = (!icmp_ln29)> <Delay = 0.00>
ST_7 : Operation 124 [2/2] (1.23ns)   --->   "%input_ftmap_load = load i16 %input_ftmap_addr" [src/conv1.cpp:40]   --->   Operation 124 'load' 'input_ftmap_load' <Predicate = (!icmp_ln29)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 65025> <RAM>
ST_7 : Operation 125 [2/2] (1.23ns)   --->   "%conv1_weights_load = load i13 %conv1_weights_addr" [src/conv1.cpp:40]   --->   Operation 125 'load' 'conv1_weights_load' <Predicate = (!icmp_ln29)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5184> <RAM>
ST_7 : Operation 126 [1/1] (0.00ns)   --->   "%br_ln18 = br void %for.body16" [src/conv1.cpp:18]   --->   Operation 126 'br' 'br_ln18' <Predicate = (icmp_ln29)> <Delay = 0.00>

State 8 <SV = 7> <Delay = 1.23>
ST_8 : Operation 127 [1/2] (1.23ns)   --->   "%input_ftmap_load = load i16 %input_ftmap_addr" [src/conv1.cpp:40]   --->   Operation 127 'load' 'input_ftmap_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 65025> <RAM>
ST_8 : Operation 128 [1/2] (1.23ns)   --->   "%conv1_weights_load = load i13 %conv1_weights_addr" [src/conv1.cpp:40]   --->   Operation 128 'load' 'conv1_weights_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 5184> <RAM>

State 9 <SV = 8> <Delay = 7.01>
ST_9 : Operation 129 [1/1] (0.00ns)   --->   "%bitcast_ln40 = bitcast i32 %input_ftmap_load" [src/conv1.cpp:40]   --->   Operation 129 'bitcast' 'bitcast_ln40' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 130 [1/1] (0.00ns)   --->   "%bitcast_ln40_1 = bitcast i32 %conv1_weights_load" [src/conv1.cpp:40]   --->   Operation 130 'bitcast' 'bitcast_ln40_1' <Predicate = true> <Delay = 0.00>
ST_9 : [1/1] (0.47ns)   --->   Input mux for Operation 131 '%mul = fmul i32 %bitcast_ln40, i32 %bitcast_ln40_1'
ST_9 : Operation 131 [3/3] (6.54ns)   --->   "%mul = fmul i32 %bitcast_ln40, i32 %bitcast_ln40_1" [src/conv1.cpp:40]   --->   Operation 131 'fmul' 'mul' <Predicate = true> <Delay = 6.54> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 7.01>
ST_10 : Operation 132 [2/3] (7.01ns)   --->   "%mul = fmul i32 %bitcast_ln40, i32 %bitcast_ln40_1" [src/conv1.cpp:40]   --->   Operation 132 'fmul' 'mul' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 10> <Delay = 7.01>
ST_11 : Operation 133 [1/3] (7.01ns)   --->   "%mul = fmul i32 %bitcast_ln40, i32 %bitcast_ln40_1" [src/conv1.cpp:40]   --->   Operation 133 'fmul' 'mul' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 11> <Delay = 6.43>
ST_12 : [1/1] (0.47ns)   --->   Input mux for Operation 134 '%acc_6 = fadd i32 %acc_8, i32 %mul'
ST_12 : Operation 134 [4/4] (5.96ns)   --->   "%acc_6 = fadd i32 %acc_8, i32 %mul" [src/conv1.cpp:40]   --->   Operation 134 'fadd' 'acc_6' <Predicate = true> <Delay = 5.96> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 12> <Delay = 6.43>
ST_13 : Operation 135 [3/4] (6.43ns)   --->   "%acc_6 = fadd i32 %acc_8, i32 %mul" [src/conv1.cpp:40]   --->   Operation 135 'fadd' 'acc_6' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 13> <Delay = 6.43>
ST_14 : Operation 136 [2/4] (6.43ns)   --->   "%acc_6 = fadd i32 %acc_8, i32 %mul" [src/conv1.cpp:40]   --->   Operation 136 'fadd' 'acc_6' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 15 <SV = 14> <Delay = 6.43>
ST_15 : Operation 137 [1/1] (0.00ns)   --->   "%speclooptripcount_ln15 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 9, i64 9, i64 9" [src/conv1.cpp:15]   --->   Operation 137 'speclooptripcount' 'speclooptripcount_ln15' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 138 [1/1] (0.00ns)   --->   "%specloopname_ln29 = specloopname void @_ssdm_op_SpecLoopName, void @empty_9" [src/conv1.cpp:29]   --->   Operation 138 'specloopname' 'specloopname_ln29' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 139 [1/4] (6.43ns)   --->   "%acc_6 = fadd i32 %acc_8, i32 %mul" [src/conv1.cpp:40]   --->   Operation 139 'fadd' 'acc_6' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 140 [1/1] (0.00ns)   --->   "%br_ln29 = br void %for.body25" [src/conv1.cpp:29]   --->   Operation 140 'br' 'br_ln29' <Predicate = true> <Delay = 0.00>
=======
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%x = alloca i32 1"   --->   Operation 8 'alloca' 'x' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%y = alloca i32 1"   --->   Operation 9 'alloca' 'y' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%indvar_flatten6 = alloca i32 1"   --->   Operation 10 'alloca' 'indvar_flatten6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%oc = alloca i32 1"   --->   Operation 11 'alloca' 'oc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%indvar_flatten37 = alloca i32 1"   --->   Operation 12 'alloca' 'indvar_flatten37' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%w = alloca i32 1"   --->   Operation 13 'alloca' 'w' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%indvar_flatten84 = alloca i32 1"   --->   Operation 14 'alloca' 'indvar_flatten84' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%h = alloca i32 1"   --->   Operation 15 'alloca' 'h' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%indvar_flatten143 = alloca i32 1"   --->   Operation 16 'alloca' 'indvar_flatten143' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%n = alloca i32 1"   --->   Operation 17 'alloca' 'n' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%indvar_flatten214 = alloca i32 1"   --->   Operation 18 'alloca' 'indvar_flatten214' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%acc_6_loc = alloca i64 1"   --->   Operation 19 'alloca' 'acc_6_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %conv1_biases, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 20 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %conv1_weights, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 21 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %input_ftmap, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 22 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.42ns)   --->   "%store_ln13 = store i22 0, i22 %indvar_flatten214" [src/conv1.cpp:13]   --->   Operation 23 'store' 'store_ln13' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 24 [1/1] (0.42ns)   --->   "%store_ln13 = store i7 0, i7 %n" [src/conv1.cpp:13]   --->   Operation 24 'store' 'store_ln13' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 25 [1/1] (0.42ns)   --->   "%store_ln13 = store i20 0, i20 %indvar_flatten143" [src/conv1.cpp:13]   --->   Operation 25 'store' 'store_ln13' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 26 [1/1] (0.42ns)   --->   "%store_ln13 = store i8 0, i8 %h" [src/conv1.cpp:13]   --->   Operation 26 'store' 'store_ln13' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 27 [1/1] (0.42ns)   --->   "%store_ln13 = store i16 0, i16 %indvar_flatten84" [src/conv1.cpp:13]   --->   Operation 27 'store' 'store_ln13' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 28 [1/1] (0.42ns)   --->   "%store_ln13 = store i8 0, i8 %w" [src/conv1.cpp:13]   --->   Operation 28 'store' 'store_ln13' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 29 [1/1] (0.42ns)   --->   "%store_ln13 = store i13 0, i13 %indvar_flatten37" [src/conv1.cpp:13]   --->   Operation 29 'store' 'store_ln13' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 30 [1/1] (0.42ns)   --->   "%store_ln13 = store i4 0, i4 %oc" [src/conv1.cpp:13]   --->   Operation 30 'store' 'store_ln13' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 31 [1/1] (0.42ns)   --->   "%store_ln13 = store i10 0, i10 %indvar_flatten6" [src/conv1.cpp:13]   --->   Operation 31 'store' 'store_ln13' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 32 [1/1] (0.42ns)   --->   "%store_ln13 = store i5 0, i5 %y" [src/conv1.cpp:13]   --->   Operation 32 'store' 'store_ln13' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 33 [1/1] (0.42ns)   --->   "%store_ln13 = store i5 0, i5 %x" [src/conv1.cpp:13]   --->   Operation 33 'store' 'store_ln13' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%br_ln13 = br void %VITIS_LOOP_22_7" [src/conv1.cpp:13]   --->   Operation 34 'br' 'br_ln13' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 4.69>
ST_2 : Operation 35 [1/1] (0.00ns)   --->   "%y_1 = load i5 %y" [src/conv1.cpp:18]   --->   Operation 35 'load' 'y_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 36 [1/1] (0.00ns)   --->   "%oc_2 = load i4 %oc" [src/conv1.cpp:15]   --->   Operation 36 'load' 'oc_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 37 [1/1] (0.00ns)   --->   "%h_1 = load i8 %h" [src/conv1.cpp:14]   --->   Operation 37 'load' 'h_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 38 [1/1] (0.00ns)   --->   "%n_1 = load i7 %n" [src/conv1.cpp:13]   --->   Operation 38 'load' 'n_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 39 [1/1] (0.00ns)   --->   "%indvar_flatten214_load = load i22 %indvar_flatten214" [src/conv1.cpp:13]   --->   Operation 39 'load' 'indvar_flatten214_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 40 [1/1] (0.00ns)   --->   "%trunc_ln13 = trunc i7 %n_1" [src/conv1.cpp:13]   --->   Operation 40 'trunc' 'trunc_ln13' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 41 [1/1] (0.00ns)   --->   "%zext_ln14 = zext i8 %h_1" [src/conv1.cpp:14]   --->   Operation 41 'zext' 'zext_ln14' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 42 [1/1] (0.00ns)   --->   "%zext_ln18_1 = zext i4 %oc_2" [src/conv1.cpp:18]   --->   Operation 42 'zext' 'zext_ln18_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 43 [1/1] (0.78ns)   --->   "%empty = add i6 %zext_ln18_1, i6 %trunc_ln13" [src/conv1.cpp:18]   --->   Operation 43 'add' 'empty' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 44 [1/1] (0.00ns)   --->   "%zext_ln19 = zext i5 %y_1" [src/conv1.cpp:19]   --->   Operation 44 'zext' 'zext_ln19' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 45 [1/1] (0.76ns)   --->   "%empty_16 = add i9 %zext_ln19, i9 %zext_ln14" [src/conv1.cpp:19]   --->   Operation 45 'add' 'empty_16' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 46 [1/1] (0.91ns)   --->   "%icmp_ln13 = icmp_eq  i22 %indvar_flatten214_load, i22 4161600" [src/conv1.cpp:13]   --->   Operation 46 'icmp' 'icmp_ln13' <Predicate = true> <Delay = 0.91> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.91> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 47 [1/1] (0.91ns)   --->   "%add_ln13_1 = add i22 %indvar_flatten214_load, i22 1" [src/conv1.cpp:13]   --->   Operation 47 'add' 'add_ln13_1' <Predicate = true> <Delay = 0.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 48 [1/1] (0.00ns)   --->   "%br_ln13 = br i1 %icmp_ln13, void %for.inc92, void %for.end94" [src/conv1.cpp:13]   --->   Operation 48 'br' 'br_ln13' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 49 [1/1] (0.00ns)   --->   "%x_load = load i5 %x" [src/conv1.cpp:19]   --->   Operation 49 'load' 'x_load' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_2 : Operation 50 [1/1] (0.00ns)   --->   "%indvar_flatten6_load = load i10 %indvar_flatten6" [src/conv1.cpp:19]   --->   Operation 50 'load' 'indvar_flatten6_load' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_2 : Operation 51 [1/1] (0.00ns)   --->   "%indvar_flatten37_load = load i13 %indvar_flatten37" [src/conv1.cpp:18]   --->   Operation 51 'load' 'indvar_flatten37_load' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_2 : Operation 52 [1/1] (0.00ns)   --->   "%indvar_flatten84_load = load i16 %indvar_flatten84" [src/conv1.cpp:15]   --->   Operation 52 'load' 'indvar_flatten84_load' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_2 : Operation 53 [1/1] (0.00ns)   --->   "%indvar_flatten143_load = load i20 %indvar_flatten143" [src/conv1.cpp:14]   --->   Operation 53 'load' 'indvar_flatten143_load' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_2 : Operation 54 [1/1] (0.77ns)   --->   "%add_ln13 = add i7 %n_1, i7 8" [src/conv1.cpp:13]   --->   Operation 54 'add' 'add_ln13' <Predicate = (!icmp_ln13)> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 55 [1/1] (0.89ns)   --->   "%icmp_ln14 = icmp_eq  i20 %indvar_flatten143_load, i20 520200" [src/conv1.cpp:14]   --->   Operation 55 'icmp' 'icmp_ln14' <Predicate = (!icmp_ln13)> <Delay = 0.89> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 56 [1/1] (0.39ns)   --->   "%select_ln13 = select i1 %icmp_ln14, i8 0, i8 %h_1" [src/conv1.cpp:13]   --->   Operation 56 'select' 'select_ln13' <Predicate = (!icmp_ln13)> <Delay = 0.39> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 57 [1/1] (0.00ns)   --->   "%trunc_ln13_1 = trunc i7 %add_ln13" [src/conv1.cpp:13]   --->   Operation 57 'trunc' 'trunc_ln13_1' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_2 : Operation 58 [1/1] (0.38ns)   --->   "%select_ln13_1 = select i1 %icmp_ln14, i6 %trunc_ln13_1, i6 %trunc_ln13" [src/conv1.cpp:13]   --->   Operation 58 'select' 'select_ln13_1' <Predicate = (!icmp_ln13)> <Delay = 0.38> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.38> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 59 [1/1] (0.38ns)   --->   "%select_ln13_2 = select i1 %icmp_ln14, i6 %trunc_ln13_1, i6 %empty" [src/conv1.cpp:13]   --->   Operation 59 'select' 'select_ln13_2' <Predicate = (!icmp_ln13)> <Delay = 0.38> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.38> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 60 [1/1] (0.00ns)   --->   "%zext_ln13 = zext i6 %select_ln13_2" [src/conv1.cpp:13]   --->   Operation 60 'zext' 'zext_ln13' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_2 : Operation 61 [1/1] (0.00ns)   --->   "%conv1_biases_addr = getelementptr i32 %conv1_biases, i64 0, i64 %zext_ln13" [src/conv1.cpp:13]   --->   Operation 61 'getelementptr' 'conv1_biases_addr' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_2 : Operation 62 [2/2] (1.23ns)   --->   "%conv1_biases_load = load i6 %conv1_biases_addr" [src/conv1.cpp:13]   --->   Operation 62 'load' 'conv1_biases_load' <Predicate = (!icmp_ln13)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_2 : Operation 63 [1/1] (0.00ns) (grouped into LUT with out node select_ln15_4)   --->   "%select_ln13_3 = select i1 %icmp_ln14, i9 0, i9 %empty_16" [src/conv1.cpp:13]   --->   Operation 63 'select' 'select_ln13_3' <Predicate = (!icmp_ln13)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 64 [1/1] (0.28ns)   --->   "%xor_ln13 = xor i1 %icmp_ln14, i1 1" [src/conv1.cpp:13]   --->   Operation 64 'xor' 'xor_ln13' <Predicate = (!icmp_ln13)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 65 [1/1] (0.78ns)   --->   "%icmp_ln20 = icmp_eq  i5 %x_load, i5 17" [src/conv1.cpp:20]   --->   Operation 65 'icmp' 'icmp_ln20' <Predicate = (!icmp_ln13)> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 66 [1/1] (0.00ns) (grouped into LUT with out node and_ln18)   --->   "%and_ln13 = and i1 %icmp_ln20, i1 %xor_ln13" [src/conv1.cpp:13]   --->   Operation 66 'and' 'and_ln13' <Predicate = (!icmp_ln13)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 67 [1/1] (0.78ns)   --->   "%icmp_ln19 = icmp_eq  i10 %indvar_flatten6_load, i10 289" [src/conv1.cpp:19]   --->   Operation 67 'icmp' 'icmp_ln19' <Predicate = (!icmp_ln13)> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 68 [1/1] (0.00ns) (grouped into LUT with out node and_ln14_1)   --->   "%and_ln13_1 = and i1 %icmp_ln19, i1 %xor_ln13" [src/conv1.cpp:13]   --->   Operation 68 'and' 'and_ln13_1' <Predicate = (!icmp_ln13)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 69 [1/1] (0.82ns)   --->   "%icmp_ln18 = icmp_eq  i13 %indvar_flatten37_load, i13 2312" [src/conv1.cpp:18]   --->   Operation 69 'icmp' 'icmp_ln18' <Predicate = (!icmp_ln13)> <Delay = 0.82> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.82> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 70 [1/1] (0.00ns) (grouped into LUT with out node and_ln14_2)   --->   "%and_ln13_2 = and i1 %icmp_ln18, i1 %xor_ln13" [src/conv1.cpp:13]   --->   Operation 70 'and' 'and_ln13_2' <Predicate = (!icmp_ln13)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 71 [1/1] (0.85ns)   --->   "%icmp_ln15 = icmp_eq  i16 %indvar_flatten84_load, i16 34680" [src/conv1.cpp:15]   --->   Operation 71 'icmp' 'icmp_ln15' <Predicate = (!icmp_ln13)> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 72 [1/1] (0.28ns)   --->   "%and_ln13_3 = and i1 %icmp_ln15, i1 %xor_ln13" [src/conv1.cpp:13]   --->   Operation 72 'and' 'and_ln13_3' <Predicate = (!icmp_ln13)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 73 [1/1] (0.36ns)   --->   "%select_ln13_4 = select i1 %icmp_ln14, i7 %add_ln13, i7 %n_1" [src/conv1.cpp:13]   --->   Operation 73 'select' 'select_ln13_4' <Predicate = (!icmp_ln13)> <Delay = 0.36> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.36> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 74 [1/1] (0.76ns)   --->   "%add_ln14 = add i8 %select_ln13, i8 17" [src/conv1.cpp:14]   --->   Operation 74 'add' 'add_ln14' <Predicate = (!icmp_ln13)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 75 [1/1] (0.28ns)   --->   "%or_ln14 = or i1 %and_ln13_3, i1 %icmp_ln14" [src/conv1.cpp:14]   --->   Operation 75 'or' 'or_ln14' <Predicate = (!icmp_ln13)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 76 [1/1] (0.39ns)   --->   "%select_ln14_2 = select i1 %and_ln13_3, i8 %add_ln14, i8 %select_ln13" [src/conv1.cpp:14]   --->   Operation 76 'select' 'select_ln14_2' <Predicate = (!icmp_ln13)> <Delay = 0.39> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 77 [1/1] (0.00ns)   --->   "%zext_ln15 = zext i8 %select_ln14_2" [src/conv1.cpp:15]   --->   Operation 77 'zext' 'zext_ln15' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_2 : Operation 78 [1/1] (0.00ns)   --->   "%p_cast_mid1109 = zext i6 %select_ln13_1" [src/conv1.cpp:13]   --->   Operation 78 'zext' 'p_cast_mid1109' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_2 : Operation 79 [1/1] (0.00ns) (grouped into LUT with out node select_ln15_2)   --->   "%select_ln14_3 = select i1 %and_ln13_3, i6 %select_ln13_1, i6 %select_ln13_2" [src/conv1.cpp:14]   --->   Operation 79 'select' 'select_ln14_3' <Predicate = (!icmp_ln13)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.38> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 80 [1/1] (0.00ns)   --->   "%conv1_biases_addr_1 = getelementptr i32 %conv1_biases, i64 0, i64 %p_cast_mid1109" [src/conv1.cpp:13]   --->   Operation 80 'getelementptr' 'conv1_biases_addr_1' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_2 : Operation 81 [2/2] (1.23ns)   --->   "%conv1_biases_load_1 = load i6 %conv1_biases_addr_1" [src/conv1.cpp:13]   --->   Operation 81 'load' 'conv1_biases_load_1' <Predicate = (!icmp_ln13)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_2 : Operation 82 [1/1] (0.00ns) (grouped into LUT with out node select_ln15_4)   --->   "%zext_ln14_1 = zext i8 %add_ln14" [src/conv1.cpp:14]   --->   Operation 82 'zext' 'zext_ln14_1' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_2 : Operation 83 [1/1] (0.00ns) (grouped into LUT with out node select_ln15_4)   --->   "%select_ln14_5 = select i1 %and_ln13_3, i9 %zext_ln14_1, i9 %select_ln13_3" [src/conv1.cpp:14]   --->   Operation 83 'select' 'select_ln14_5' <Predicate = (!icmp_ln13)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 84 [1/1] (0.00ns) (grouped into LUT with out node or_ln14_1)   --->   "%xor_ln14 = xor i1 %icmp_ln15, i1 1" [src/conv1.cpp:14]   --->   Operation 84 'xor' 'xor_ln14' <Predicate = (!icmp_ln13)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 85 [1/1] (0.28ns) (out node of the LUT)   --->   "%or_ln14_1 = or i1 %icmp_ln14, i1 %xor_ln14" [src/conv1.cpp:14]   --->   Operation 85 'or' 'or_ln14_1' <Predicate = (!icmp_ln13)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 86 [1/1] (0.00ns) (grouped into LUT with out node and_ln18)   --->   "%and_ln14 = and i1 %and_ln13, i1 %or_ln14_1" [src/conv1.cpp:14]   --->   Operation 86 'and' 'and_ln14' <Predicate = (!icmp_ln13)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 87 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln14_1 = and i1 %and_ln13_1, i1 %or_ln14_1" [src/conv1.cpp:14]   --->   Operation 87 'and' 'and_ln14_1' <Predicate = (!icmp_ln13)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 88 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln14_2 = and i1 %and_ln13_2, i1 %or_ln14_1" [src/conv1.cpp:14]   --->   Operation 88 'and' 'and_ln14_2' <Predicate = (!icmp_ln13)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 89 [1/1] (0.28ns)   --->   "%or_ln15 = or i1 %and_ln14_2, i1 %and_ln13_3" [src/conv1.cpp:15]   --->   Operation 89 'or' 'or_ln15' <Predicate = (!icmp_ln13)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 90 [1/1] (0.28ns)   --->   "%or_ln15_1 = or i1 %or_ln15, i1 %icmp_ln14" [src/conv1.cpp:15]   --->   Operation 90 'or' 'or_ln15_1' <Predicate = (!icmp_ln13)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 91 [1/1] (0.39ns)   --->   "%select_ln15 = select i1 %or_ln15_1, i4 0, i4 %oc_2" [src/conv1.cpp:15]   --->   Operation 91 'select' 'select_ln15' <Predicate = (!icmp_ln13)> <Delay = 0.39> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 92 [1/1] (0.38ns) (out node of the LUT)   --->   "%select_ln15_2 = select i1 %and_ln14_2, i6 %select_ln13_1, i6 %select_ln14_3" [src/conv1.cpp:15]   --->   Operation 92 'select' 'select_ln15_2' <Predicate = (!icmp_ln13)> <Delay = 0.38> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.38> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 93 [1/1] (0.39ns) (out node of the LUT)   --->   "%select_ln15_4 = select i1 %and_ln14_2, i9 %zext_ln15, i9 %select_ln14_5" [src/conv1.cpp:15]   --->   Operation 93 'select' 'select_ln15_4' <Predicate = (!icmp_ln13)> <Delay = 0.39> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 94 [1/1] (0.28ns)   --->   "%xor_ln15 = xor i1 %and_ln14_2, i1 1" [src/conv1.cpp:15]   --->   Operation 94 'xor' 'xor_ln15' <Predicate = (!icmp_ln13)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 95 [1/1] (0.00ns) (grouped into LUT with out node and_ln18)   --->   "%and_ln15 = and i1 %and_ln14, i1 %xor_ln15" [src/conv1.cpp:15]   --->   Operation 95 'and' 'and_ln15' <Predicate = (!icmp_ln13)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 96 [1/1] (0.28ns)   --->   "%and_ln15_1 = and i1 %and_ln14_1, i1 %xor_ln15" [src/conv1.cpp:15]   --->   Operation 96 'and' 'and_ln15_1' <Predicate = (!icmp_ln13)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 97 [1/1] (0.79ns)   --->   "%add_ln18 = add i4 %select_ln15, i4 1" [src/conv1.cpp:18]   --->   Operation 97 'add' 'add_ln18' <Predicate = (!icmp_ln13)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 98 [1/1] (0.00ns) (grouped into LUT with out node or_ln18_2)   --->   "%or_ln18 = or i1 %and_ln15_1, i1 %and_ln14_2" [src/conv1.cpp:18]   --->   Operation 98 'or' 'or_ln18' <Predicate = (!icmp_ln13)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 99 [1/1] (0.28ns) (out node of the LUT)   --->   "%or_ln18_2 = or i1 %or_ln18, i1 %or_ln14" [src/conv1.cpp:18]   --->   Operation 99 'or' 'or_ln18_2' <Predicate = (!icmp_ln13)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 100 [1/1] (0.41ns)   --->   "%select_ln18 = select i1 %or_ln18_2, i5 0, i5 %y_1" [src/conv1.cpp:18]   --->   Operation 100 'select' 'select_ln18' <Predicate = (!icmp_ln13)> <Delay = 0.41> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 101 [1/1] (0.00ns)   --->   "%zext_ln18 = zext i4 %add_ln18" [src/conv1.cpp:18]   --->   Operation 101 'zext' 'zext_ln18' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_2 : Operation 102 [1/1] (0.78ns)   --->   "%p_mid117 = add i6 %zext_ln18, i6 %select_ln13_1" [src/conv1.cpp:18]   --->   Operation 102 'add' 'p_mid117' <Predicate = (!icmp_ln13)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 103 [1/1] (0.38ns) (out node of the LUT)   --->   "%select_ln18_1 = select i1 %and_ln15_1, i6 %p_mid117, i6 %select_ln15_2" [src/conv1.cpp:18]   --->   Operation 103 'select' 'select_ln18_1' <Predicate = (!icmp_ln13)> <Delay = 0.38> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.38> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 104 [1/1] (0.00ns) (grouped into LUT with out node select_ln19_3)   --->   "%select_ln18_3 = select i1 %and_ln15_1, i9 %zext_ln15, i9 %select_ln15_4" [src/conv1.cpp:18]   --->   Operation 104 'select' 'select_ln18_3' <Predicate = (!icmp_ln13)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 105 [1/1] (0.00ns) (grouped into LUT with out node and_ln18)   --->   "%xor_ln18 = xor i1 %and_ln14_1, i1 1" [src/conv1.cpp:18]   --->   Operation 105 'xor' 'xor_ln18' <Predicate = (!icmp_ln13)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 106 [1/1] (0.00ns) (grouped into LUT with out node and_ln18)   --->   "%or_ln18_1 = or i1 %and_ln14_2, i1 %xor_ln18" [src/conv1.cpp:18]   --->   Operation 106 'or' 'or_ln18_1' <Predicate = (!icmp_ln13)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 107 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln18 = and i1 %and_ln15, i1 %or_ln18_1" [src/conv1.cpp:18]   --->   Operation 107 'and' 'and_ln18' <Predicate = (!icmp_ln13)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 108 [1/1] (0.39ns)   --->   "%select_ln18_4 = select i1 %and_ln15_1, i4 %add_ln18, i4 %select_ln15" [src/conv1.cpp:18]   --->   Operation 108 'select' 'select_ln18_4' <Predicate = (!icmp_ln13)> <Delay = 0.39> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 109 [1/1] (0.78ns)   --->   "%add_ln19 = add i5 %select_ln18, i5 1" [src/conv1.cpp:19]   --->   Operation 109 'add' 'add_ln19' <Predicate = (!icmp_ln13)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 110 [1/1] (0.00ns) (grouped into LUT with out node select_ln19)   --->   "%or_ln19 = or i1 %and_ln18, i1 %and_ln15_1" [src/conv1.cpp:19]   --->   Operation 110 'or' 'or_ln19' <Predicate = (!icmp_ln13)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 111 [1/1] (0.00ns) (grouped into LUT with out node select_ln19)   --->   "%or_ln19_1 = or i1 %or_ln19, i1 %or_ln15" [src/conv1.cpp:19]   --->   Operation 111 'or' 'or_ln19_1' <Predicate = (!icmp_ln13)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 112 [1/1] (0.00ns) (grouped into LUT with out node select_ln19)   --->   "%or_ln19_2 = or i1 %or_ln19_1, i1 %icmp_ln14" [src/conv1.cpp:19]   --->   Operation 112 'or' 'or_ln19_2' <Predicate = (!icmp_ln13)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 113 [1/1] (0.41ns) (out node of the LUT)   --->   "%select_ln19 = select i1 %or_ln19_2, i5 0, i5 %x_load" [src/conv1.cpp:19]   --->   Operation 113 'select' 'select_ln19' <Predicate = (!icmp_ln13)> <Delay = 0.41> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 114 [1/1] (0.00ns)   --->   "%zext_ln19_1 = zext i5 %add_ln19" [src/conv1.cpp:19]   --->   Operation 114 'zext' 'zext_ln19_1' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_2 : Operation 115 [1/1] (0.76ns)   --->   "%p_mid1 = add i9 %zext_ln19_1, i9 %zext_ln15" [src/conv1.cpp:19]   --->   Operation 115 'add' 'p_mid1' <Predicate = (!icmp_ln13)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 116 [1/1] (0.39ns) (out node of the LUT)   --->   "%select_ln19_3 = select i1 %and_ln18, i9 %p_mid1, i9 %select_ln18_3" [src/conv1.cpp:19]   --->   Operation 116 'select' 'select_ln19_3' <Predicate = (!icmp_ln13)> <Delay = 0.39> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 117 [1/1] (0.41ns)   --->   "%select_ln19_4 = select i1 %and_ln18, i5 %add_ln19, i5 %select_ln18" [src/conv1.cpp:19]   --->   Operation 117 'select' 'select_ln19_4' <Predicate = (!icmp_ln13)> <Delay = 0.41> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 118 [1/1] (0.78ns)   --->   "%add_ln20 = add i5 %select_ln19, i5 1" [src/conv1.cpp:20]   --->   Operation 118 'add' 'add_ln20' <Predicate = (!icmp_ln13)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 119 [1/1] (0.78ns)   --->   "%add_ln19_3 = add i10 %indvar_flatten6_load, i10 1" [src/conv1.cpp:19]   --->   Operation 119 'add' 'add_ln19_3' <Predicate = (!icmp_ln13)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 120 [1/1] (0.40ns)   --->   "%select_ln19_5 = select i1 %or_ln18_2, i10 1, i10 %add_ln19_3" [src/conv1.cpp:19]   --->   Operation 120 'select' 'select_ln19_5' <Predicate = (!icmp_ln13)> <Delay = 0.40> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.40> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 121 [1/1] (0.82ns)   --->   "%add_ln18_3 = add i13 %indvar_flatten37_load, i13 1" [src/conv1.cpp:18]   --->   Operation 121 'add' 'add_ln18_3' <Predicate = (!icmp_ln13)> <Delay = 0.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 122 [1/1] (0.30ns)   --->   "%select_ln18_5 = select i1 %or_ln15_1, i13 1, i13 %add_ln18_3" [src/conv1.cpp:18]   --->   Operation 122 'select' 'select_ln18_5' <Predicate = (!icmp_ln13)> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 123 [1/1] (0.85ns)   --->   "%add_ln15_1 = add i16 %indvar_flatten84_load, i16 1" [src/conv1.cpp:15]   --->   Operation 123 'add' 'add_ln15_1' <Predicate = (!icmp_ln13)> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 124 [1/1] (0.35ns)   --->   "%select_ln15_5 = select i1 %or_ln14, i16 1, i16 %add_ln15_1" [src/conv1.cpp:15]   --->   Operation 124 'select' 'select_ln15_5' <Predicate = (!icmp_ln13)> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 125 [1/1] (0.89ns)   --->   "%add_ln14_2 = add i20 %indvar_flatten143_load, i20 1" [src/conv1.cpp:14]   --->   Operation 125 'add' 'add_ln14_2' <Predicate = (!icmp_ln13)> <Delay = 0.89> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 126 [1/1] (0.36ns)   --->   "%select_ln14_6 = select i1 %icmp_ln14, i20 1, i20 %add_ln14_2" [src/conv1.cpp:14]   --->   Operation 126 'select' 'select_ln14_6' <Predicate = (!icmp_ln13)> <Delay = 0.36> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.36> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 127 [1/1] (0.42ns)   --->   "%store_ln20 = store i22 %add_ln13_1, i22 %indvar_flatten214" [src/conv1.cpp:20]   --->   Operation 127 'store' 'store_ln20' <Predicate = (!icmp_ln13)> <Delay = 0.42>
ST_2 : Operation 128 [1/1] (0.42ns)   --->   "%store_ln20 = store i7 %select_ln13_4, i7 %n" [src/conv1.cpp:20]   --->   Operation 128 'store' 'store_ln20' <Predicate = (!icmp_ln13)> <Delay = 0.42>
ST_2 : Operation 129 [1/1] (0.42ns)   --->   "%store_ln20 = store i20 %select_ln14_6, i20 %indvar_flatten143" [src/conv1.cpp:20]   --->   Operation 129 'store' 'store_ln20' <Predicate = (!icmp_ln13)> <Delay = 0.42>
ST_2 : Operation 130 [1/1] (0.42ns)   --->   "%store_ln20 = store i8 %select_ln14_2, i8 %h" [src/conv1.cpp:20]   --->   Operation 130 'store' 'store_ln20' <Predicate = (!icmp_ln13)> <Delay = 0.42>
ST_2 : Operation 131 [1/1] (0.42ns)   --->   "%store_ln20 = store i16 %select_ln15_5, i16 %indvar_flatten84" [src/conv1.cpp:20]   --->   Operation 131 'store' 'store_ln20' <Predicate = (!icmp_ln13)> <Delay = 0.42>
ST_2 : Operation 132 [1/1] (0.42ns)   --->   "%store_ln20 = store i13 %select_ln18_5, i13 %indvar_flatten37" [src/conv1.cpp:20]   --->   Operation 132 'store' 'store_ln20' <Predicate = (!icmp_ln13)> <Delay = 0.42>
ST_2 : Operation 133 [1/1] (0.42ns)   --->   "%store_ln20 = store i4 %select_ln18_4, i4 %oc" [src/conv1.cpp:20]   --->   Operation 133 'store' 'store_ln20' <Predicate = (!icmp_ln13)> <Delay = 0.42>
ST_2 : Operation 134 [1/1] (0.42ns)   --->   "%store_ln20 = store i10 %select_ln19_5, i10 %indvar_flatten6" [src/conv1.cpp:20]   --->   Operation 134 'store' 'store_ln20' <Predicate = (!icmp_ln13)> <Delay = 0.42>
ST_2 : Operation 135 [1/1] (0.42ns)   --->   "%store_ln20 = store i5 %select_ln19_4, i5 %y" [src/conv1.cpp:20]   --->   Operation 135 'store' 'store_ln20' <Predicate = (!icmp_ln13)> <Delay = 0.42>
ST_2 : Operation 136 [1/1] (0.42ns)   --->   "%store_ln20 = store i5 %add_ln20, i5 %x" [src/conv1.cpp:20]   --->   Operation 136 'store' 'store_ln20' <Predicate = (!icmp_ln13)> <Delay = 0.42>
ST_2 : Operation 137 [1/1] (0.00ns)   --->   "%ret_ln44 = ret" [src/conv1.cpp:44]   --->   Operation 137 'ret' 'ret_ln44' <Predicate = (icmp_ln13)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 1.68>
ST_3 : Operation 138 [1/2] (1.23ns)   --->   "%conv1_biases_load = load i6 %conv1_biases_addr" [src/conv1.cpp:13]   --->   Operation 138 'load' 'conv1_biases_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_3 : Operation 139 [1/1] (0.00ns) (grouped into LUT with out node select_ln15_3)   --->   "%bitcast_ln13 = bitcast i32 %conv1_biases_load" [src/conv1.cpp:13]   --->   Operation 139 'bitcast' 'bitcast_ln13' <Predicate = (!and_ln13_3 & !and_ln14_2 & !and_ln15_1)> <Delay = 0.00>
ST_3 : Operation 140 [1/2] (1.23ns)   --->   "%conv1_biases_load_1 = load i6 %conv1_biases_addr_1" [src/conv1.cpp:13]   --->   Operation 140 'load' 'conv1_biases_load_1' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_3 : Operation 141 [1/1] (0.00ns)   --->   "%acc_mid1113 = bitcast i32 %conv1_biases_load_1" [src/conv1.cpp:13]   --->   Operation 141 'bitcast' 'acc_mid1113' <Predicate = (!and_ln15_1)> <Delay = 0.00>
ST_3 : Operation 142 [1/1] (0.00ns) (grouped into LUT with out node select_ln15_3)   --->   "%select_ln14_4 = select i1 %and_ln13_3, i32 %acc_mid1113, i32 %bitcast_ln13" [src/conv1.cpp:14]   --->   Operation 142 'select' 'select_ln14_4' <Predicate = (!and_ln14_2 & !and_ln15_1)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 143 [1/1] (0.44ns) (out node of the LUT)   --->   "%select_ln15_3 = select i1 %and_ln14_2, i32 %acc_mid1113, i32 %select_ln14_4" [src/conv1.cpp:15]   --->   Operation 143 'select' 'select_ln15_3' <Predicate = (!and_ln15_1)> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 144 [1/1] (0.00ns)   --->   "%p_cast_mid1 = zext i6 %p_mid117" [src/conv1.cpp:18]   --->   Operation 144 'zext' 'p_cast_mid1' <Predicate = (and_ln15_1)> <Delay = 0.00>
ST_3 : Operation 145 [1/1] (0.00ns)   --->   "%conv1_biases_addr_2 = getelementptr i32 %conv1_biases, i64 0, i64 %p_cast_mid1" [src/conv1.cpp:18]   --->   Operation 145 'getelementptr' 'conv1_biases_addr_2' <Predicate = (and_ln15_1)> <Delay = 0.00>
ST_3 : Operation 146 [2/2] (1.23ns)   --->   "%conv1_biases_load_2 = load i6 %conv1_biases_addr_2" [src/conv1.cpp:18]   --->   Operation 146 'load' 'conv1_biases_load_2' <Predicate = (and_ln15_1)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>

State 4 <SV = 3> <Delay = 1.97>
ST_4 : Operation 147 [1/1] (0.00ns)   --->   "%w_load = load i8 %w" [src/conv1.cpp:14]   --->   Operation 147 'load' 'w_load' <Predicate = (!or_ln14)> <Delay = 0.00>
ST_4 : Operation 148 [1/1] (0.39ns)   --->   "%select_ln14 = select i1 %or_ln14, i8 0, i8 %w_load" [src/conv1.cpp:14]   --->   Operation 148 'select' 'select_ln14' <Predicate = true> <Delay = 0.39> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 149 [1/1] (0.76ns)   --->   "%add_ln15 = add i8 %select_ln14, i8 17" [src/conv1.cpp:15]   --->   Operation 149 'add' 'add_ln15' <Predicate = (and_ln14_2)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 150 [1/1] (0.39ns)   --->   "%select_ln15_1 = select i1 %and_ln14_2, i8 %add_ln15, i8 %select_ln14" [src/conv1.cpp:15]   --->   Operation 150 'select' 'select_ln15_1' <Predicate = true> <Delay = 0.39> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 151 [1/2] (1.23ns)   --->   "%conv1_biases_load_2 = load i6 %conv1_biases_addr_2" [src/conv1.cpp:18]   --->   Operation 151 'load' 'conv1_biases_load_2' <Predicate = (and_ln15_1)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_4 : Operation 152 [1/1] (0.00ns) (grouped into LUT with out node select_ln18_2)   --->   "%acc_mid1 = bitcast i32 %conv1_biases_load_2" [src/conv1.cpp:18]   --->   Operation 152 'bitcast' 'acc_mid1' <Predicate = (and_ln15_1)> <Delay = 0.00>
ST_4 : Operation 153 [1/1] (0.44ns) (out node of the LUT)   --->   "%select_ln18_2 = select i1 %and_ln15_1, i32 %acc_mid1, i32 %select_ln15_3" [src/conv1.cpp:18]   --->   Operation 153 'select' 'select_ln18_2' <Predicate = true> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 154 [1/1] (0.42ns)   --->   "%store_ln20 = store i8 %select_ln15_1, i8 %w" [src/conv1.cpp:20]   --->   Operation 154 'store' 'store_ln20' <Predicate = true> <Delay = 0.42>

State 5 <SV = 4> <Delay = 6.61>
ST_5 : Operation 155 [1/1] (0.00ns)   --->   "%zext_ln15_1 = zext i8 %select_ln15_1" [src/conv1.cpp:15]   --->   Operation 155 'zext' 'zext_ln15_1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 156 [1/1] (0.00ns)   --->   "%zext_ln36 = zext i6 %select_ln18_1" [src/conv1.cpp:36]   --->   Operation 156 'zext' 'zext_ln36' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 157 [1/1] (0.00ns)   --->   "%zext_ln36_1 = zext i6 %select_ln18_1" [src/conv1.cpp:36]   --->   Operation 157 'zext' 'zext_ln36_1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 158 [1/1] (0.00ns)   --->   "%tmp = bitconcatenate i14 @_ssdm_op_BitConcatenate.i14.i6.i8, i6 %select_ln18_1, i8 0" [src/conv1.cpp:36]   --->   Operation 158 'bitconcatenate' 'tmp' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 159 [1/1] (0.00ns)   --->   "%zext_ln36_2 = zext i14 %tmp" [src/conv1.cpp:36]   --->   Operation 159 'zext' 'zext_ln36_2' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 160 [1/1] (0.83ns)   --->   "%sub_ln36 = sub i15 %zext_ln36_2, i15 %zext_ln36_1" [src/conv1.cpp:36]   --->   Operation 160 'sub' 'sub_ln36' <Predicate = true> <Delay = 0.83> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 161 [1/1] (0.00ns)   --->   "%sext_ln32 = sext i15 %sub_ln36" [src/conv1.cpp:32]   --->   Operation 161 'sext' 'sext_ln32' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 162 [1/1] (0.00ns)   --->   "%tmp_s = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i6.i3, i6 %select_ln18_1, i3 0" [src/conv1.cpp:32]   --->   Operation 162 'bitconcatenate' 'tmp_s' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 163 [1/1] (0.00ns)   --->   "%zext_ln32 = zext i9 %tmp_s" [src/conv1.cpp:32]   --->   Operation 163 'zext' 'zext_ln32' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 164 [1/1] (0.77ns)   --->   "%add_ln32 = add i10 %zext_ln32, i10 %zext_ln36" [src/conv1.cpp:32]   --->   Operation 164 'add' 'add_ln32' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 165 [1/1] (0.00ns)   --->   "%zext_ln36_3 = zext i9 %select_ln19_3" [src/conv1.cpp:36]   --->   Operation 165 'zext' 'zext_ln36_3' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 166 [1/1] (0.84ns)   --->   "%add_ln36_1 = add i16 %sext_ln32, i16 %zext_ln36_3" [src/conv1.cpp:36]   --->   Operation 166 'add' 'add_ln36_1' <Predicate = true> <Delay = 0.84> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 167 [1/1] (0.00ns)   --->   "%sext_ln36 = sext i16 %add_ln36_1" [src/conv1.cpp:36]   --->   Operation 167 'sext' 'sext_ln36' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 168 [1/1] (0.00ns)   --->   "%trunc_ln36 = trunc i16 %add_ln36_1" [src/conv1.cpp:36]   --->   Operation 168 'trunc' 'trunc_ln36' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 169 [1/1] (0.00ns)   --->   "%p_shl = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i14.i8, i14 %trunc_ln36, i8 0" [src/conv1.cpp:36]   --->   Operation 169 'bitconcatenate' 'p_shl' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 170 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln36_1 = sub i22 %p_shl, i22 %sext_ln36" [src/conv1.cpp:36]   --->   Operation 170 'sub' 'sub_ln36_1' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 171 [1/1] (0.00ns)   --->   "%zext_ln20 = zext i5 %select_ln19" [src/conv1.cpp:20]   --->   Operation 171 'zext' 'zext_ln20' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 172 [2/2] (5.84ns)   --->   "%call_ln18 = call void @conv1_Pipeline_VITIS_LOOP_24_8_VITIS_LOOP_27_9, i32 %select_ln18_2, i9 %select_ln19_3, i10 %add_ln32, i32 %conv1_weights, i8 %select_ln15_1, i5 %select_ln19, i32 %input_ftmap, i32 %acc_6_loc" [src/conv1.cpp:18]   --->   Operation 172 'call' 'call_ln18' <Predicate = true> <Delay = 5.84> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_5 : Operation 173 [1/1] (0.76ns)   --->   "%add_ln36 = add i9 %zext_ln20, i9 %zext_ln15_1" [src/conv1.cpp:36]   --->   Operation 173 'add' 'add_ln36' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 174 [1/1] (0.00ns)   --->   "%zext_ln36_4 = zext i9 %add_ln36" [src/conv1.cpp:36]   --->   Operation 174 'zext' 'zext_ln36_4' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 175 [1/1] (0.70ns) (root node of TernaryAdder)   --->   "%add_ln36_2 = add i22 %sub_ln36_1, i22 %zext_ln36_4" [src/conv1.cpp:36]   --->   Operation 175 'add' 'add_ln36_2' <Predicate = true> <Delay = 0.70> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.35> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>

State 6 <SV = 5> <Delay = 0.00>
ST_6 : Operation 176 [1/2] (0.00ns)   --->   "%call_ln18 = call void @conv1_Pipeline_VITIS_LOOP_24_8_VITIS_LOOP_27_9, i32 %select_ln18_2, i9 %select_ln19_3, i10 %add_ln32, i32 %conv1_weights, i8 %select_ln15_1, i5 %select_ln19, i32 %input_ftmap, i32 %acc_6_loc" [src/conv1.cpp:18]   --->   Operation 176 'call' 'call_ln18' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 7 <SV = 6> <Delay = 1.23>
ST_7 : Operation 177 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_13_1_VITIS_LOOP_15_3_VITIS_LOOP_19_5_VITIS_LOOP_20_6_str"   --->   Operation 177 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 178 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 4161600, i64 4161600, i64 4161600"   --->   Operation 178 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 179 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_14_2_VITIS_LOOP_18_4_VITIS_LOOP_19_5_VITIS_LOOP_20_6_str"   --->   Operation 179 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 180 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_15_3_VITIS_LOOP_19_5_VITIS_LOOP_20_6_str"   --->   Operation 180 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 181 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_18_4_VITIS_LOOP_19_5_VITIS_LOOP_20_6_str"   --->   Operation 181 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 182 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_19_5_VITIS_LOOP_20_6_str"   --->   Operation 182 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 183 [1/1] (0.00ns)   --->   "%specloopname_ln20 = specloopname void @_ssdm_op_SpecLoopName, void @empty_10" [src/conv1.cpp:20]   --->   Operation 183 'specloopname' 'specloopname_ln20' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 184 [1/1] (0.00ns)   --->   "%acc_6_loc_load = load i32 %acc_6_loc"   --->   Operation 184 'load' 'acc_6_loc_load' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 185 [1/1] (0.00ns)   --->   "%zext_ln36_5 = zext i22 %add_ln36_2" [src/conv1.cpp:36]   --->   Operation 185 'zext' 'zext_ln36_5' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 186 [1/1] (0.00ns)   --->   "%feat1_addr = getelementptr i32 %feat1, i64 0, i64 %zext_ln36_5" [src/conv1.cpp:36]   --->   Operation 186 'getelementptr' 'feat1_addr' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 187 [1/1] (1.23ns)   --->   "%store_ln36 = store i32 %acc_6_loc_load, i22 %feat1_addr" [src/conv1.cpp:36]   --->   Operation 187 'store' 'store_ln36' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4161600> <RAM>
ST_7 : Operation 188 [1/1] (0.00ns)   --->   "%br_ln20 = br void %VITIS_LOOP_22_7" [src/conv1.cpp:20]   --->   Operation 188 'br' 'br_ln20' <Predicate = true> <Delay = 0.00>
>>>>>>> b41ed44 (Initial commit)


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ input_ftmap]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ conv1_weights]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
<<<<<<< HEAD
Port [ conv1_biases]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
=======
Port [ conv1_biases]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[11]; IO mode=ap_memory:ce=0
>>>>>>> b41ed44 (Initial commit)
Port [ feat1]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
<<<<<<< HEAD
oc                     (alloca           ) [ 0111111111111111]
specinterface_ln0      (specinterface    ) [ 0000000000000000]
specinterface_ln0      (specinterface    ) [ 0000000000000000]
specinterface_ln0      (specinterface    ) [ 0000000000000000]
store_ln11             (store            ) [ 0000000000000000]
br_ln11                (br               ) [ 0000000000000000]
oc_2                   (load             ) [ 0000000000000000]
zext_ln11              (zext             ) [ 0000000000000000]
zext_ln46              (zext             ) [ 0000000000000000]
zext_ln46_3            (zext             ) [ 0000000000000000]
tmp                    (bitconcatenate   ) [ 0000000000000000]
zext_ln46_4            (zext             ) [ 0000000000000000]
sub_ln46               (sub              ) [ 0000000000000000]
sext_ln40              (sext             ) [ 0001111111111111]
tmp_s                  (bitconcatenate   ) [ 0000000000000000]
zext_ln40              (zext             ) [ 0000000000000000]
add_ln40               (add              ) [ 0001111111111111]
icmp_ln11              (icmp             ) [ 0011111111111111]
add_ln11               (add              ) [ 0001111111111111]
br_ln11                (br               ) [ 0000000000000000]
conv1_biases_addr      (getelementptr    ) [ 0001000000000000]
ret_ln50               (ret              ) [ 0000000000000000]
speclooptripcount_ln11 (speclooptripcount) [ 0000000000000000]
specloopname_ln11      (specloopname     ) [ 0000000000000000]
conv1_biases_load      (load             ) [ 0000000000000000]
acc                    (bitcast          ) [ 0000111111111111]
br_ln12                (br               ) [ 0011111111111111]
y                      (phi              ) [ 0000101111111111]
zext_ln46_5            (zext             ) [ 0000000000000000]
add_ln46               (add              ) [ 0000000000000000]
sext_ln46              (sext             ) [ 0000000000000000]
trunc_ln46             (trunc            ) [ 0000000000000000]
p_shl2                 (bitconcatenate   ) [ 0000000000000000]
sub_ln46_1             (sub              ) [ 0000011111111111]
zext_ln12              (zext             ) [ 0000011111111111]
icmp_ln12              (icmp             ) [ 0011111111111111]
add_ln12               (add              ) [ 0011111111111111]
br_ln12                (br               ) [ 0000000000000000]
speclooptripcount_ln12 (speclooptripcount) [ 0000000000000000]
specloopname_ln12      (specloopname     ) [ 0000000000000000]
br_ln13                (br               ) [ 0011111111111111]
store_ln11             (store            ) [ 0000000000000000]
br_ln11                (br               ) [ 0000000000000000]
x                      (phi              ) [ 0000010000000000]
zext_ln46_6            (zext             ) [ 0000000000000000]
add_ln46_1             (add              ) [ 0000000000000000]
zext_ln46_7            (zext             ) [ 0000000000000000]
feat1_addr             (getelementptr    ) [ 0000001111111111]
zext_ln13              (zext             ) [ 0000001111111111]
icmp_ln13              (icmp             ) [ 0011111111111111]
add_ln13               (add              ) [ 0011111111111111]
br_ln13                (br               ) [ 0000000000000000]
speclooptripcount_ln13 (speclooptripcount) [ 0000000000000000]
specloopname_ln13      (specloopname     ) [ 0000000000000000]
br_ln18                (br               ) [ 0011111111111111]
br_ln12                (br               ) [ 0011111111111111]
ky                     (phi              ) [ 0000001000000000]
acc_7                  (phi              ) [ 0000001111111111]
zext_ln40_1            (zext             ) [ 0000000000000000]
add_ln40_1             (add              ) [ 0000000000000000]
zext_ln40_2            (zext             ) [ 0000000000000000]
trunc_ln40             (trunc            ) [ 0000000000000000]
p_shl3                 (bitconcatenate   ) [ 0000000000000000]
add_ln40_2             (add              ) [ 0000000111111111]
icmp_ln18              (icmp             ) [ 0011111111111111]
add_ln18               (add              ) [ 0011111111111111]
br_ln18                (br               ) [ 0000000000000000]
speclooptripcount_ln15 (speclooptripcount) [ 0000000000000000]
specloopname_ln18      (specloopname     ) [ 0000000000000000]
add_ln19               (add              ) [ 0000000000000000]
sext_ln19              (sext             ) [ 0000000000000000]
add_ln19_1             (add              ) [ 0000000000000000]
tmp_5                  (bitselect        ) [ 0000000000000000]
icmp_ln23              (icmp             ) [ 0000000000000000]
sext_ln23              (sext             ) [ 0000000000000000]
add_ln23               (add              ) [ 0000000000000000]
select_ln21            (select           ) [ 0000000000000000]
or_ln21                (or               ) [ 0000000000000000]
iy                     (select           ) [ 0000000000000000]
zext_ln40_3            (zext             ) [ 0000000000000000]
tmp_2                  (bitconcatenate   ) [ 0000000000000000]
sub_ln40               (sub              ) [ 0000000111111111]
br_ln29                (br               ) [ 0011111111111111]
store_ln46             (store            ) [ 0000000000000000]
br_ln13                (br               ) [ 0011111111111111]
kx                     (phi              ) [ 0000000100000000]
acc_8                  (phi              ) [ 0011111111111111]
zext_ln40_4            (zext             ) [ 0000000000000000]
add_ln40_3             (add              ) [ 0000000000000000]
zext_ln40_5            (zext             ) [ 0000000000000000]
conv1_weights_addr     (getelementptr    ) [ 0000000010000000]
icmp_ln29              (icmp             ) [ 0011111111111111]
add_ln29               (add              ) [ 0011111111111111]
br_ln29                (br               ) [ 0000000000000000]
add_ln30               (add              ) [ 0000000000000000]
sext_ln30              (sext             ) [ 0000000000000000]
add_ln30_1             (add              ) [ 0000000000000000]
tmp_6                  (bitselect        ) [ 0000000000000000]
icmp_ln34              (icmp             ) [ 0000000000000000]
tmp_7                  (bitselect        ) [ 0000000000000000]
select_ln32            (select           ) [ 0000000000000000]
or_ln32                (or               ) [ 0000000000000000]
ix                     (select           ) [ 0000000000000000]
sext_ln40_1            (sext             ) [ 0000000000000000]
add_ln40_4             (add              ) [ 0000000000000000]
zext_ln40_6            (zext             ) [ 0000000000000000]
input_ftmap_addr       (getelementptr    ) [ 0000000010000000]
br_ln18                (br               ) [ 0011111111111111]
input_ftmap_load       (load             ) [ 0000000001000000]
conv1_weights_load     (load             ) [ 0000000001000000]
bitcast_ln40           (bitcast          ) [ 0000000000110000]
bitcast_ln40_1         (bitcast          ) [ 0000000000110000]
mul                    (fmul             ) [ 0000000000001111]
speclooptripcount_ln15 (speclooptripcount) [ 0000000000000000]
specloopname_ln29      (specloopname     ) [ 0000000000000000]
acc_6                  (fadd             ) [ 0011111111111111]
br_ln29                (br               ) [ 0011111111111111]
=======
x                      (alloca           ) [ 01111111]
y                      (alloca           ) [ 01111111]
indvar_flatten6        (alloca           ) [ 01111111]
oc                     (alloca           ) [ 01111111]
indvar_flatten37       (alloca           ) [ 01111111]
w                      (alloca           ) [ 01111111]
indvar_flatten84       (alloca           ) [ 01111111]
h                      (alloca           ) [ 01111111]
indvar_flatten143      (alloca           ) [ 01111111]
n                      (alloca           ) [ 01111111]
indvar_flatten214      (alloca           ) [ 01111111]
acc_6_loc              (alloca           ) [ 00111111]
specinterface_ln0      (specinterface    ) [ 00000000]
specinterface_ln0      (specinterface    ) [ 00000000]
specinterface_ln0      (specinterface    ) [ 00000000]
store_ln13             (store            ) [ 00000000]
store_ln13             (store            ) [ 00000000]
store_ln13             (store            ) [ 00000000]
store_ln13             (store            ) [ 00000000]
store_ln13             (store            ) [ 00000000]
store_ln13             (store            ) [ 00000000]
store_ln13             (store            ) [ 00000000]
store_ln13             (store            ) [ 00000000]
store_ln13             (store            ) [ 00000000]
store_ln13             (store            ) [ 00000000]
store_ln13             (store            ) [ 00000000]
br_ln13                (br               ) [ 00000000]
y_1                    (load             ) [ 00000000]
oc_2                   (load             ) [ 00000000]
h_1                    (load             ) [ 00000000]
n_1                    (load             ) [ 00000000]
indvar_flatten214_load (load             ) [ 00000000]
trunc_ln13             (trunc            ) [ 00000000]
zext_ln14              (zext             ) [ 00000000]
zext_ln18_1            (zext             ) [ 00000000]
empty                  (add              ) [ 00000000]
zext_ln19              (zext             ) [ 00000000]
empty_16               (add              ) [ 00000000]
icmp_ln13              (icmp             ) [ 00111111]
add_ln13_1             (add              ) [ 00000000]
br_ln13                (br               ) [ 00000000]
x_load                 (load             ) [ 00000000]
indvar_flatten6_load   (load             ) [ 00000000]
indvar_flatten37_load  (load             ) [ 00000000]
indvar_flatten84_load  (load             ) [ 00000000]
indvar_flatten143_load (load             ) [ 00000000]
add_ln13               (add              ) [ 00000000]
icmp_ln14              (icmp             ) [ 00000000]
select_ln13            (select           ) [ 00000000]
trunc_ln13_1           (trunc            ) [ 00000000]
select_ln13_1          (select           ) [ 00000000]
select_ln13_2          (select           ) [ 00000000]
zext_ln13              (zext             ) [ 00000000]
conv1_biases_addr      (getelementptr    ) [ 00010000]
select_ln13_3          (select           ) [ 00000000]
xor_ln13               (xor              ) [ 00000000]
icmp_ln20              (icmp             ) [ 00000000]
and_ln13               (and              ) [ 00000000]
icmp_ln19              (icmp             ) [ 00000000]
and_ln13_1             (and              ) [ 00000000]
icmp_ln18              (icmp             ) [ 00000000]
and_ln13_2             (and              ) [ 00000000]
icmp_ln15              (icmp             ) [ 00000000]
and_ln13_3             (and              ) [ 00010000]
select_ln13_4          (select           ) [ 00000000]
add_ln14               (add              ) [ 00000000]
or_ln14                (or               ) [ 00011000]
select_ln14_2          (select           ) [ 00000000]
zext_ln15              (zext             ) [ 00000000]
p_cast_mid1109         (zext             ) [ 00000000]
select_ln14_3          (select           ) [ 00000000]
conv1_biases_addr_1    (getelementptr    ) [ 00010000]
zext_ln14_1            (zext             ) [ 00000000]
select_ln14_5          (select           ) [ 00000000]
xor_ln14               (xor              ) [ 00000000]
or_ln14_1              (or               ) [ 00000000]
and_ln14               (and              ) [ 00000000]
and_ln14_1             (and              ) [ 00000000]
and_ln14_2             (and              ) [ 00011000]
or_ln15                (or               ) [ 00000000]
or_ln15_1              (or               ) [ 00000000]
select_ln15            (select           ) [ 00000000]
select_ln15_2          (select           ) [ 00000000]
select_ln15_4          (select           ) [ 00000000]
xor_ln15               (xor              ) [ 00000000]
and_ln15               (and              ) [ 00000000]
and_ln15_1             (and              ) [ 00011000]
add_ln18               (add              ) [ 00000000]
or_ln18                (or               ) [ 00000000]
or_ln18_2              (or               ) [ 00000000]
select_ln18            (select           ) [ 00000000]
zext_ln18              (zext             ) [ 00000000]
p_mid117               (add              ) [ 00010000]
select_ln18_1          (select           ) [ 00011100]
select_ln18_3          (select           ) [ 00000000]
xor_ln18               (xor              ) [ 00000000]
or_ln18_1              (or               ) [ 00000000]
and_ln18               (and              ) [ 00000000]
select_ln18_4          (select           ) [ 00000000]
add_ln19               (add              ) [ 00000000]
or_ln19                (or               ) [ 00000000]
or_ln19_1              (or               ) [ 00000000]
or_ln19_2              (or               ) [ 00000000]
select_ln19            (select           ) [ 00011110]
zext_ln19_1            (zext             ) [ 00000000]
p_mid1                 (add              ) [ 00000000]
select_ln19_3          (select           ) [ 00011110]
select_ln19_4          (select           ) [ 00000000]
add_ln20               (add              ) [ 00000000]
add_ln19_3             (add              ) [ 00000000]
select_ln19_5          (select           ) [ 00000000]
add_ln18_3             (add              ) [ 00000000]
select_ln18_5          (select           ) [ 00000000]
add_ln15_1             (add              ) [ 00000000]
select_ln15_5          (select           ) [ 00000000]
add_ln14_2             (add              ) [ 00000000]
select_ln14_6          (select           ) [ 00000000]
store_ln20             (store            ) [ 00000000]
store_ln20             (store            ) [ 00000000]
store_ln20             (store            ) [ 00000000]
store_ln20             (store            ) [ 00000000]
store_ln20             (store            ) [ 00000000]
store_ln20             (store            ) [ 00000000]
store_ln20             (store            ) [ 00000000]
store_ln20             (store            ) [ 00000000]
store_ln20             (store            ) [ 00000000]
store_ln20             (store            ) [ 00000000]
ret_ln44               (ret              ) [ 00000000]
conv1_biases_load      (load             ) [ 00000000]
bitcast_ln13           (bitcast          ) [ 00000000]
conv1_biases_load_1    (load             ) [ 00000000]
acc_mid1113            (bitcast          ) [ 00000000]
select_ln14_4          (select           ) [ 00000000]
select_ln15_3          (select           ) [ 00001000]
p_cast_mid1            (zext             ) [ 00000000]
conv1_biases_addr_2    (getelementptr    ) [ 00001000]
w_load                 (load             ) [ 00000000]
select_ln14            (select           ) [ 00000000]
add_ln15               (add              ) [ 00000000]
select_ln15_1          (select           ) [ 00000110]
conv1_biases_load_2    (load             ) [ 00000000]
acc_mid1               (bitcast          ) [ 00000000]
select_ln18_2          (select           ) [ 00000110]
store_ln20             (store            ) [ 00000000]
zext_ln15_1            (zext             ) [ 00000000]
zext_ln36              (zext             ) [ 00000000]
zext_ln36_1            (zext             ) [ 00000000]
tmp                    (bitconcatenate   ) [ 00000000]
zext_ln36_2            (zext             ) [ 00000000]
sub_ln36               (sub              ) [ 00000000]
sext_ln32              (sext             ) [ 00000000]
tmp_s                  (bitconcatenate   ) [ 00000000]
zext_ln32              (zext             ) [ 00000000]
add_ln32               (add              ) [ 00000010]
zext_ln36_3            (zext             ) [ 00000000]
add_ln36_1             (add              ) [ 00000000]
sext_ln36              (sext             ) [ 00000000]
trunc_ln36             (trunc            ) [ 00000000]
p_shl                  (bitconcatenate   ) [ 00000000]
sub_ln36_1             (sub              ) [ 00000000]
zext_ln20              (zext             ) [ 00000000]
add_ln36               (add              ) [ 00000000]
zext_ln36_4            (zext             ) [ 00000000]
add_ln36_2             (add              ) [ 00000011]
call_ln18              (call             ) [ 00000000]
specloopname_ln0       (specloopname     ) [ 00000000]
speclooptripcount_ln0  (speclooptripcount) [ 00000000]
specloopname_ln0       (specloopname     ) [ 00000000]
specloopname_ln0       (specloopname     ) [ 00000000]
specloopname_ln0       (specloopname     ) [ 00000000]
specloopname_ln0       (specloopname     ) [ 00000000]
specloopname_ln20      (specloopname     ) [ 00000000]
acc_6_loc_load         (load             ) [ 00000000]
zext_ln36_5            (zext             ) [ 00000000]
feat1_addr             (getelementptr    ) [ 00000000]
store_ln36             (store            ) [ 00000000]
br_ln20                (br               ) [ 00000000]
>>>>>>> b41ed44 (Initial commit)
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="input_ftmap">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_ftmap"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="conv1_weights">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv1_weights"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="conv1_biases">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<<<<<<< HEAD
<StgValue><ssdm name="conv1_biases"/><MemPortTyVec>1 3 </MemPortTyVec>
=======
<StgValue><ssdm name="conv1_biases"/><MemPortTyVec>1 1 </MemPortTyVec>
>>>>>>> b41ed44 (Initial commit)
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="feat1">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="feat1"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<<<<<<< HEAD
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
=======
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
>>>>>>> b41ed44 (Initial commit)
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<<<<<<< HEAD
<StgValue><ssdm name="empty"/></StgValue>
=======
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
>>>>>>> b41ed44 (Initial commit)
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<<<<<<< HEAD
<StgValue><ssdm name=""/></StgValue>
=======
<StgValue><ssdm name="empty"/></StgValue>
>>>>>>> b41ed44 (Initial commit)
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<<<<<<< HEAD
<StgValue><ssdm name="empty_0"/></StgValue>
=======
<StgValue><ssdm name=""/></StgValue>
>>>>>>> b41ed44 (Initial commit)
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<<<<<<< HEAD
<StgValue><ssdm name=""/></StgValue>
=======
<StgValue><ssdm name="empty_0"/></StgValue>
>>>>>>> b41ed44 (Initial commit)
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<<<<<<< HEAD
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
=======
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
>>>>>>> b41ed44 (Initial commit)
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<<<<<<< HEAD
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i15.i7.i8"/></StgValue>
=======
<StgValue><ssdm name=""/></StgValue>
>>>>>>> b41ed44 (Initial commit)
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<<<<<<< HEAD
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i10.i7.i3"/></StgValue>
=======
<StgValue><ssdm name=""/></StgValue>
>>>>>>> b41ed44 (Initial commit)
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<<<<<<< HEAD
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
=======
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
>>>>>>> b41ed44 (Initial commit)
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<<<<<<< HEAD
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
=======
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
>>>>>>> b41ed44 (Initial commit)
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<<<<<<< HEAD
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
=======
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
>>>>>>> b41ed44 (Initial commit)
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<<<<<<< HEAD
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_13"/></StgValue>
=======
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
>>>>>>> b41ed44 (Initial commit)
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<<<<<<< HEAD
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i22.i14.i8"/></StgValue>
=======
<StgValue><ssdm name=""/></StgValue>
>>>>>>> b41ed44 (Initial commit)
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<<<<<<< HEAD
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
=======
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
>>>>>>> b41ed44 (Initial commit)
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<<<<<<< HEAD
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_12"/></StgValue>
=======
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
>>>>>>> b41ed44 (Initial commit)
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<<<<<<< HEAD
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_11"/></StgValue>
=======
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
>>>>>>> b41ed44 (Initial commit)
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<<<<<<< HEAD
<pin id="57" dir="1" index="0" bw="1" slack="1"/>
=======
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
>>>>>>> b41ed44 (Initial commit)
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<<<<<<< HEAD
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i13.i10.i3"/></StgValue>
=======
<StgValue><ssdm name=""/></StgValue>
>>>>>>> b41ed44 (Initial commit)
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<<<<<<< HEAD
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
=======
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
>>>>>>> b41ed44 (Initial commit)
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<<<<<<< HEAD
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_10"/></StgValue>
=======
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
>>>>>>> b41ed44 (Initial commit)
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<<<<<<< HEAD
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i10.i32"/></StgValue>
=======
<StgValue><ssdm name=""/></StgValue>
>>>>>>> b41ed44 (Initial commit)
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<<<<<<< HEAD
<StgValue><ssdm name=""/></StgValue>
=======
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i14.i6.i8"/></StgValue>
>>>>>>> b41ed44 (Initial commit)
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<<<<<<< HEAD
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i16.i8.i8"/></StgValue>
=======
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i9.i6.i3"/></StgValue>
>>>>>>> b41ed44 (Initial commit)
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<<<<<<< HEAD
<pin id="83" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_9"/></StgValue>
</bind>
</comp>

<comp id="84" class="1004" name="oc_fu_84">
<pin_list>
<pin id="85" dir="0" index="0" bw="1" slack="0"/>
<pin id="86" dir="1" index="1" bw="7" slack="0"/>
=======
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i22.i14.i8"/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv1_Pipeline_VITIS_LOOP_24_8_VITIS_LOOP_27_9"/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="VITIS_LOOP_13_1_VITIS_LOOP_15_3_VITIS_LOOP_19_5_VITIS_LOOP_20_6_str"/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="VITIS_LOOP_14_2_VITIS_LOOP_18_4_VITIS_LOOP_19_5_VITIS_LOOP_20_6_str"/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="VITIS_LOOP_15_3_VITIS_LOOP_19_5_VITIS_LOOP_20_6_str"/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="VITIS_LOOP_18_4_VITIS_LOOP_19_5_VITIS_LOOP_20_6_str"/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="VITIS_LOOP_19_5_VITIS_LOOP_20_6_str"/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_10"/></StgValue>
</bind>
</comp>

<comp id="104" class="1004" name="x_fu_104">
<pin_list>
<pin id="105" dir="0" index="0" bw="1" slack="0"/>
<pin id="106" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="x/1 "/>
</bind>
</comp>

<comp id="108" class="1004" name="y_fu_108">
<pin_list>
<pin id="109" dir="0" index="0" bw="1" slack="0"/>
<pin id="110" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="y/1 "/>
</bind>
</comp>

<comp id="112" class="1004" name="indvar_flatten6_fu_112">
<pin_list>
<pin id="113" dir="0" index="0" bw="1" slack="0"/>
<pin id="114" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="indvar_flatten6/1 "/>
</bind>
</comp>

<comp id="116" class="1004" name="oc_fu_116">
<pin_list>
<pin id="117" dir="0" index="0" bw="1" slack="0"/>
<pin id="118" dir="1" index="1" bw="4" slack="0"/>
>>>>>>> b41ed44 (Initial commit)
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="oc/1 "/>
</bind>
</comp>

<<<<<<< HEAD
<comp id="88" class="1004" name="conv1_biases_addr_gep_fu_88">
<pin_list>
<pin id="89" dir="0" index="0" bw="32" slack="0"/>
<pin id="90" dir="0" index="1" bw="1" slack="0"/>
<pin id="91" dir="0" index="2" bw="7" slack="0"/>
<pin id="92" dir="1" index="3" bw="6" slack="0"/>
=======
<comp id="120" class="1004" name="indvar_flatten37_fu_120">
<pin_list>
<pin id="121" dir="0" index="0" bw="1" slack="0"/>
<pin id="122" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="indvar_flatten37/1 "/>
</bind>
</comp>

<comp id="124" class="1004" name="w_fu_124">
<pin_list>
<pin id="125" dir="0" index="0" bw="1" slack="0"/>
<pin id="126" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="w/1 "/>
</bind>
</comp>

<comp id="128" class="1004" name="indvar_flatten84_fu_128">
<pin_list>
<pin id="129" dir="0" index="0" bw="1" slack="0"/>
<pin id="130" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="indvar_flatten84/1 "/>
</bind>
</comp>

<comp id="132" class="1004" name="h_fu_132">
<pin_list>
<pin id="133" dir="0" index="0" bw="1" slack="0"/>
<pin id="134" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="h/1 "/>
</bind>
</comp>

<comp id="136" class="1004" name="indvar_flatten143_fu_136">
<pin_list>
<pin id="137" dir="0" index="0" bw="1" slack="0"/>
<pin id="138" dir="1" index="1" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="indvar_flatten143/1 "/>
</bind>
</comp>

<comp id="140" class="1004" name="n_fu_140">
<pin_list>
<pin id="141" dir="0" index="0" bw="1" slack="0"/>
<pin id="142" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="n/1 "/>
</bind>
</comp>

<comp id="144" class="1004" name="indvar_flatten214_fu_144">
<pin_list>
<pin id="145" dir="0" index="0" bw="1" slack="0"/>
<pin id="146" dir="1" index="1" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="indvar_flatten214/1 "/>
</bind>
</comp>

<comp id="148" class="1004" name="acc_6_loc_fu_148">
<pin_list>
<pin id="149" dir="0" index="0" bw="1" slack="0"/>
<pin id="150" dir="1" index="1" bw="32" slack="4"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="acc_6_loc/1 "/>
</bind>
</comp>

<comp id="152" class="1004" name="conv1_biases_addr_gep_fu_152">
<pin_list>
<pin id="153" dir="0" index="0" bw="32" slack="0"/>
<pin id="154" dir="0" index="1" bw="1" slack="0"/>
<pin id="155" dir="0" index="2" bw="6" slack="0"/>
<pin id="156" dir="1" index="3" bw="6" slack="0"/>
>>>>>>> b41ed44 (Initial commit)
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="conv1_biases_addr/2 "/>
</bind>
</comp>

<<<<<<< HEAD
<comp id="95" class="1004" name="grp_access_fu_95">
<pin_list>
<pin id="96" dir="0" index="0" bw="6" slack="0"/>
<pin id="97" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="98" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="99" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="conv1_biases_load/2 "/>
</bind>
</comp>

<comp id="101" class="1004" name="feat1_addr_gep_fu_101">
<pin_list>
<pin id="102" dir="0" index="0" bw="32" slack="0"/>
<pin id="103" dir="0" index="1" bw="1" slack="0"/>
<pin id="104" dir="0" index="2" bw="22" slack="0"/>
<pin id="105" dir="1" index="3" bw="22" slack="1"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="feat1_addr/5 "/>
</bind>
</comp>

<comp id="108" class="1004" name="store_ln46_access_fu_108">
<pin_list>
<pin id="109" dir="0" index="0" bw="22" slack="1"/>
<pin id="110" dir="0" index="1" bw="32" slack="0"/>
<pin id="111" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="112" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln46/6 "/>
</bind>
</comp>

<comp id="113" class="1004" name="conv1_weights_addr_gep_fu_113">
<pin_list>
<pin id="114" dir="0" index="0" bw="32" slack="0"/>
<pin id="115" dir="0" index="1" bw="1" slack="0"/>
<pin id="116" dir="0" index="2" bw="13" slack="0"/>
<pin id="117" dir="1" index="3" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="conv1_weights_addr/7 "/>
</bind>
</comp>

<comp id="120" class="1004" name="input_ftmap_addr_gep_fu_120">
<pin_list>
<pin id="121" dir="0" index="0" bw="32" slack="0"/>
<pin id="122" dir="0" index="1" bw="1" slack="0"/>
<pin id="123" dir="0" index="2" bw="16" slack="0"/>
<pin id="124" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="input_ftmap_addr/7 "/>
</bind>
</comp>

<comp id="127" class="1004" name="grp_access_fu_127">
<pin_list>
<pin id="128" dir="0" index="0" bw="16" slack="0"/>
<pin id="129" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="130" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="131" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="input_ftmap_load/7 "/>
</bind>
</comp>

<comp id="133" class="1004" name="grp_access_fu_133">
<pin_list>
<pin id="134" dir="0" index="0" bw="13" slack="0"/>
<pin id="135" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="136" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="137" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="conv1_weights_load/7 "/>
</bind>
</comp>

<comp id="139" class="1005" name="y_reg_139">
<pin_list>
<pin id="140" dir="0" index="0" bw="8" slack="1"/>
<pin id="141" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="y (phireg) "/>
</bind>
</comp>

<comp id="143" class="1004" name="y_phi_fu_143">
<pin_list>
<pin id="144" dir="0" index="0" bw="8" slack="0"/>
<pin id="145" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="146" dir="0" index="2" bw="1" slack="1"/>
<pin id="147" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="148" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="y/4 "/>
</bind>
</comp>

<comp id="151" class="1005" name="x_reg_151">
<pin_list>
<pin id="152" dir="0" index="0" bw="8" slack="1"/>
<pin id="153" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="x (phireg) "/>
</bind>
</comp>

<comp id="155" class="1004" name="x_phi_fu_155">
<pin_list>
<pin id="156" dir="0" index="0" bw="8" slack="0"/>
<pin id="157" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="158" dir="0" index="2" bw="1" slack="1"/>
<pin id="159" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="160" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="x/5 "/>
</bind>
</comp>

<comp id="162" class="1005" name="ky_reg_162">
<pin_list>
<pin id="163" dir="0" index="0" bw="4" slack="1"/>
<pin id="164" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="ky (phireg) "/>
</bind>
</comp>

<comp id="166" class="1004" name="ky_phi_fu_166">
<pin_list>
<pin id="167" dir="0" index="0" bw="1" slack="1"/>
<pin id="168" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="169" dir="0" index="2" bw="4" slack="0"/>
<pin id="170" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="171" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="ky/6 "/>
</bind>
</comp>

<comp id="173" class="1005" name="acc_7_reg_173">
<pin_list>
<pin id="174" dir="0" index="0" bw="32" slack="1"/>
<pin id="175" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="acc_7 (phireg) "/>
</bind>
</comp>

<comp id="176" class="1004" name="acc_7_phi_fu_176">
<pin_list>
<pin id="177" dir="0" index="0" bw="32" slack="3"/>
<pin id="178" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="179" dir="0" index="2" bw="32" slack="1"/>
<pin id="180" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="181" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="acc_7/6 "/>
</bind>
</comp>

<comp id="184" class="1005" name="kx_reg_184">
<pin_list>
<pin id="185" dir="0" index="0" bw="4" slack="1"/>
<pin id="186" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="kx (phireg) "/>
</bind>
</comp>

<comp id="188" class="1004" name="kx_phi_fu_188">
<pin_list>
<pin id="189" dir="0" index="0" bw="1" slack="1"/>
<pin id="190" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="191" dir="0" index="2" bw="4" slack="0"/>
<pin id="192" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="193" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="kx/7 "/>
</bind>
</comp>

<comp id="195" class="1005" name="acc_8_reg_195">
<pin_list>
<pin id="196" dir="0" index="0" bw="32" slack="1"/>
<pin id="197" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="acc_8 (phireg) "/>
</bind>
</comp>

<comp id="199" class="1004" name="acc_8_phi_fu_199">
<pin_list>
<pin id="200" dir="0" index="0" bw="32" slack="1"/>
<pin id="201" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="202" dir="0" index="2" bw="32" slack="1"/>
<pin id="203" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="204" dir="1" index="4" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="acc_8/7 "/>
</bind>
</comp>

<comp id="207" class="1004" name="grp_fu_207">
<pin_list>
<pin id="208" dir="0" index="0" bw="32" slack="5"/>
<pin id="209" dir="0" index="1" bw="32" slack="1"/>
<pin id="210" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fadd(9) " fcode="fadd"/>
<opset="acc_6/12 "/>
</bind>
</comp>

<comp id="212" class="1004" name="grp_fu_212">
<pin_list>
<pin id="213" dir="0" index="0" bw="32" slack="0"/>
<pin id="214" dir="0" index="1" bw="32" slack="0"/>
<pin id="215" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="mul/9 "/>
</bind>
</comp>

<comp id="216" class="1004" name="store_ln11_store_fu_216">
<pin_list>
<pin id="217" dir="0" index="0" bw="1" slack="0"/>
<pin id="218" dir="0" index="1" bw="7" slack="0"/>
<pin id="219" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln11/1 "/>
</bind>
</comp>

<comp id="221" class="1004" name="oc_2_load_fu_221">
<pin_list>
<pin id="222" dir="0" index="0" bw="7" slack="1"/>
<pin id="223" dir="1" index="1" bw="7" slack="0"/>
=======
<comp id="159" class="1004" name="grp_access_fu_159">
<pin_list>
<pin id="160" dir="0" index="0" bw="6" slack="0"/>
<pin id="161" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="162" dir="0" index="2" bw="0" slack="0"/>
<pin id="164" dir="0" index="4" bw="6" slack="2147483647"/>
<pin id="165" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="166" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="163" dir="1" index="3" bw="32" slack="0"/>
<pin id="167" dir="1" index="7" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="conv1_biases_load/2 conv1_biases_load_1/2 conv1_biases_load_2/3 "/>
</bind>
</comp>

<comp id="169" class="1004" name="conv1_biases_addr_1_gep_fu_169">
<pin_list>
<pin id="170" dir="0" index="0" bw="32" slack="0"/>
<pin id="171" dir="0" index="1" bw="1" slack="0"/>
<pin id="172" dir="0" index="2" bw="6" slack="0"/>
<pin id="173" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="conv1_biases_addr_1/2 "/>
</bind>
</comp>

<comp id="177" class="1004" name="conv1_biases_addr_2_gep_fu_177">
<pin_list>
<pin id="178" dir="0" index="0" bw="32" slack="0"/>
<pin id="179" dir="0" index="1" bw="1" slack="0"/>
<pin id="180" dir="0" index="2" bw="6" slack="0"/>
<pin id="181" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="conv1_biases_addr_2/3 "/>
</bind>
</comp>

<comp id="185" class="1004" name="feat1_addr_gep_fu_185">
<pin_list>
<pin id="186" dir="0" index="0" bw="32" slack="0"/>
<pin id="187" dir="0" index="1" bw="1" slack="0"/>
<pin id="188" dir="0" index="2" bw="22" slack="0"/>
<pin id="189" dir="1" index="3" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="feat1_addr/7 "/>
</bind>
</comp>

<comp id="192" class="1004" name="store_ln36_access_fu_192">
<pin_list>
<pin id="193" dir="0" index="0" bw="22" slack="0"/>
<pin id="194" dir="0" index="1" bw="32" slack="0"/>
<pin id="195" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="196" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln36/7 "/>
</bind>
</comp>

<comp id="198" class="1004" name="grp_conv1_Pipeline_VITIS_LOOP_24_8_VITIS_LOOP_27_9_fu_198">
<pin_list>
<pin id="199" dir="0" index="0" bw="0" slack="0"/>
<pin id="200" dir="0" index="1" bw="32" slack="1"/>
<pin id="201" dir="0" index="2" bw="9" slack="3"/>
<pin id="202" dir="0" index="3" bw="10" slack="0"/>
<pin id="203" dir="0" index="4" bw="32" slack="0"/>
<pin id="204" dir="0" index="5" bw="8" slack="1"/>
<pin id="205" dir="0" index="6" bw="5" slack="3"/>
<pin id="206" dir="0" index="7" bw="32" slack="0"/>
<pin id="207" dir="0" index="8" bw="32" slack="4"/>
<pin id="208" dir="1" index="9" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln18/5 "/>
</bind>
</comp>

<comp id="212" class="1004" name="store_ln13_store_fu_212">
<pin_list>
<pin id="213" dir="0" index="0" bw="1" slack="0"/>
<pin id="214" dir="0" index="1" bw="22" slack="0"/>
<pin id="215" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln13/1 "/>
</bind>
</comp>

<comp id="217" class="1004" name="store_ln13_store_fu_217">
<pin_list>
<pin id="218" dir="0" index="0" bw="1" slack="0"/>
<pin id="219" dir="0" index="1" bw="7" slack="0"/>
<pin id="220" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln13/1 "/>
</bind>
</comp>

<comp id="222" class="1004" name="store_ln13_store_fu_222">
<pin_list>
<pin id="223" dir="0" index="0" bw="1" slack="0"/>
<pin id="224" dir="0" index="1" bw="20" slack="0"/>
<pin id="225" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln13/1 "/>
</bind>
</comp>

<comp id="227" class="1004" name="store_ln13_store_fu_227">
<pin_list>
<pin id="228" dir="0" index="0" bw="1" slack="0"/>
<pin id="229" dir="0" index="1" bw="8" slack="0"/>
<pin id="230" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln13/1 "/>
</bind>
</comp>

<comp id="232" class="1004" name="store_ln13_store_fu_232">
<pin_list>
<pin id="233" dir="0" index="0" bw="1" slack="0"/>
<pin id="234" dir="0" index="1" bw="16" slack="0"/>
<pin id="235" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln13/1 "/>
</bind>
</comp>

<comp id="237" class="1004" name="store_ln13_store_fu_237">
<pin_list>
<pin id="238" dir="0" index="0" bw="1" slack="0"/>
<pin id="239" dir="0" index="1" bw="8" slack="0"/>
<pin id="240" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln13/1 "/>
</bind>
</comp>

<comp id="242" class="1004" name="store_ln13_store_fu_242">
<pin_list>
<pin id="243" dir="0" index="0" bw="1" slack="0"/>
<pin id="244" dir="0" index="1" bw="13" slack="0"/>
<pin id="245" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln13/1 "/>
</bind>
</comp>

<comp id="247" class="1004" name="store_ln13_store_fu_247">
<pin_list>
<pin id="248" dir="0" index="0" bw="1" slack="0"/>
<pin id="249" dir="0" index="1" bw="4" slack="0"/>
<pin id="250" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln13/1 "/>
</bind>
</comp>

<comp id="252" class="1004" name="store_ln13_store_fu_252">
<pin_list>
<pin id="253" dir="0" index="0" bw="1" slack="0"/>
<pin id="254" dir="0" index="1" bw="10" slack="0"/>
<pin id="255" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln13/1 "/>
</bind>
</comp>

<comp id="257" class="1004" name="store_ln13_store_fu_257">
<pin_list>
<pin id="258" dir="0" index="0" bw="1" slack="0"/>
<pin id="259" dir="0" index="1" bw="5" slack="0"/>
<pin id="260" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln13/1 "/>
</bind>
</comp>

<comp id="262" class="1004" name="store_ln13_store_fu_262">
<pin_list>
<pin id="263" dir="0" index="0" bw="1" slack="0"/>
<pin id="264" dir="0" index="1" bw="5" slack="0"/>
<pin id="265" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln13/1 "/>
</bind>
</comp>

<comp id="267" class="1004" name="y_1_load_fu_267">
<pin_list>
<pin id="268" dir="0" index="0" bw="5" slack="1"/>
<pin id="269" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="y_1/2 "/>
</bind>
</comp>

<comp id="270" class="1004" name="oc_2_load_fu_270">
<pin_list>
<pin id="271" dir="0" index="0" bw="4" slack="1"/>
<pin id="272" dir="1" index="1" bw="4" slack="0"/>
>>>>>>> b41ed44 (Initial commit)
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="oc_2/2 "/>
</bind>
</comp>

<<<<<<< HEAD
<comp id="224" class="1004" name="zext_ln11_fu_224">
<pin_list>
<pin id="225" dir="0" index="0" bw="7" slack="0"/>
<pin id="226" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln11/2 "/>
</bind>
</comp>

<comp id="229" class="1004" name="zext_ln46_fu_229">
<pin_list>
<pin id="230" dir="0" index="0" bw="7" slack="0"/>
<pin id="231" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln46/2 "/>
</bind>
</comp>

<comp id="233" class="1004" name="zext_ln46_3_fu_233">
<pin_list>
<pin id="234" dir="0" index="0" bw="7" slack="0"/>
<pin id="235" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln46_3/2 "/>
</bind>
</comp>

<comp id="237" class="1004" name="tmp_fu_237">
<pin_list>
<pin id="238" dir="0" index="0" bw="15" slack="0"/>
<pin id="239" dir="0" index="1" bw="7" slack="0"/>
<pin id="240" dir="0" index="2" bw="1" slack="0"/>
<pin id="241" dir="1" index="3" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp/2 "/>
</bind>
</comp>

<comp id="245" class="1004" name="zext_ln46_4_fu_245">
<pin_list>
<pin id="246" dir="0" index="0" bw="15" slack="0"/>
<pin id="247" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln46_4/2 "/>
</bind>
</comp>

<comp id="249" class="1004" name="sub_ln46_fu_249">
<pin_list>
<pin id="250" dir="0" index="0" bw="15" slack="0"/>
<pin id="251" dir="0" index="1" bw="7" slack="0"/>
<pin id="252" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln46/2 "/>
</bind>
</comp>

<comp id="255" class="1004" name="sext_ln40_fu_255">
<pin_list>
<pin id="256" dir="0" index="0" bw="16" slack="0"/>
<pin id="257" dir="1" index="1" bw="17" slack="2"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln40/2 "/>
</bind>
</comp>

<comp id="259" class="1004" name="tmp_s_fu_259">
<pin_list>
<pin id="260" dir="0" index="0" bw="10" slack="0"/>
<pin id="261" dir="0" index="1" bw="7" slack="0"/>
<pin id="262" dir="0" index="2" bw="1" slack="0"/>
<pin id="263" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_s/2 "/>
</bind>
</comp>

<comp id="267" class="1004" name="zext_ln40_fu_267">
<pin_list>
<pin id="268" dir="0" index="0" bw="10" slack="0"/>
<pin id="269" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln40/2 "/>
</bind>
</comp>

<comp id="271" class="1004" name="add_ln40_fu_271">
<pin_list>
<pin id="272" dir="0" index="0" bw="10" slack="0"/>
<pin id="273" dir="0" index="1" bw="7" slack="0"/>
<pin id="274" dir="1" index="2" bw="11" slack="4"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln40/2 "/>
</bind>
</comp>

<comp id="277" class="1004" name="icmp_ln11_fu_277">
<pin_list>
<pin id="278" dir="0" index="0" bw="7" slack="0"/>
<pin id="279" dir="0" index="1" bw="7" slack="0"/>
<pin id="280" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln11/2 "/>
</bind>
</comp>

<comp id="283" class="1004" name="add_ln11_fu_283">
<pin_list>
<pin id="284" dir="0" index="0" bw="7" slack="0"/>
<pin id="285" dir="0" index="1" bw="1" slack="0"/>
<pin id="286" dir="1" index="2" bw="7" slack="2"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln11/2 "/>
</bind>
</comp>

<comp id="289" class="1004" name="acc_fu_289">
<pin_list>
<pin id="290" dir="0" index="0" bw="32" slack="0"/>
<pin id="291" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="acc/3 "/>
</bind>
</comp>

<comp id="293" class="1004" name="zext_ln46_5_fu_293">
<pin_list>
<pin id="294" dir="0" index="0" bw="8" slack="0"/>
<pin id="295" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln46_5/4 "/>
</bind>
</comp>

<comp id="297" class="1004" name="add_ln46_fu_297">
<pin_list>
<pin id="298" dir="0" index="0" bw="16" slack="2"/>
<pin id="299" dir="0" index="1" bw="8" slack="0"/>
<pin id="300" dir="1" index="2" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln46/4 "/>
</bind>
</comp>

<comp id="302" class="1004" name="sext_ln46_fu_302">
<pin_list>
<pin id="303" dir="0" index="0" bw="17" slack="0"/>
<pin id="304" dir="1" index="1" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln46/4 "/>
</bind>
</comp>

<comp id="306" class="1004" name="trunc_ln46_fu_306">
<pin_list>
<pin id="307" dir="0" index="0" bw="17" slack="0"/>
<pin id="308" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln46/4 "/>
</bind>
</comp>

<comp id="310" class="1004" name="p_shl2_fu_310">
<pin_list>
<pin id="311" dir="0" index="0" bw="22" slack="0"/>
<pin id="312" dir="0" index="1" bw="14" slack="0"/>
<pin id="313" dir="0" index="2" bw="1" slack="0"/>
<pin id="314" dir="1" index="3" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl2/4 "/>
</bind>
</comp>

<comp id="318" class="1004" name="sub_ln46_1_fu_318">
<pin_list>
<pin id="319" dir="0" index="0" bw="22" slack="0"/>
<pin id="320" dir="0" index="1" bw="17" slack="0"/>
<pin id="321" dir="1" index="2" bw="22" slack="1"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln46_1/4 "/>
</bind>
</comp>

<comp id="324" class="1004" name="zext_ln12_fu_324">
<pin_list>
<pin id="325" dir="0" index="0" bw="8" slack="0"/>
<pin id="326" dir="1" index="1" bw="10" slack="2"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln12/4 "/>
</bind>
</comp>

<comp id="328" class="1004" name="icmp_ln12_fu_328">
<pin_list>
<pin id="329" dir="0" index="0" bw="8" slack="0"/>
<pin id="330" dir="0" index="1" bw="8" slack="0"/>
<pin id="331" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln12/4 "/>
</bind>
</comp>

<comp id="334" class="1004" name="add_ln12_fu_334">
<pin_list>
<pin id="335" dir="0" index="0" bw="8" slack="0"/>
<pin id="336" dir="0" index="1" bw="1" slack="0"/>
<pin id="337" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln12/4 "/>
</bind>
</comp>

<comp id="340" class="1004" name="store_ln11_store_fu_340">
<pin_list>
<pin id="341" dir="0" index="0" bw="7" slack="2"/>
<pin id="342" dir="0" index="1" bw="7" slack="3"/>
<pin id="343" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln11/4 "/>
</bind>
</comp>

<comp id="344" class="1004" name="zext_ln46_6_fu_344">
<pin_list>
<pin id="345" dir="0" index="0" bw="8" slack="0"/>
<pin id="346" dir="1" index="1" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln46_6/5 "/>
</bind>
</comp>

<comp id="348" class="1004" name="add_ln46_1_fu_348">
<pin_list>
<pin id="349" dir="0" index="0" bw="22" slack="1"/>
<pin id="350" dir="0" index="1" bw="8" slack="0"/>
<pin id="351" dir="1" index="2" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln46_1/5 "/>
</bind>
</comp>

<comp id="353" class="1004" name="zext_ln46_7_fu_353">
<pin_list>
<pin id="354" dir="0" index="0" bw="22" slack="0"/>
<pin id="355" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln46_7/5 "/>
</bind>
</comp>

<comp id="358" class="1004" name="zext_ln13_fu_358">
<pin_list>
<pin id="359" dir="0" index="0" bw="8" slack="0"/>
<pin id="360" dir="1" index="1" bw="10" slack="2"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln13/5 "/>
</bind>
</comp>

<comp id="362" class="1004" name="icmp_ln13_fu_362">
<pin_list>
<pin id="363" dir="0" index="0" bw="8" slack="0"/>
<pin id="364" dir="0" index="1" bw="8" slack="0"/>
<pin id="365" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln13/5 "/>
</bind>
</comp>

<comp id="368" class="1004" name="add_ln13_fu_368">
<pin_list>
<pin id="369" dir="0" index="0" bw="8" slack="0"/>
<pin id="370" dir="0" index="1" bw="1" slack="0"/>
<pin id="371" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln13/5 "/>
</bind>
</comp>

<comp id="374" class="1004" name="zext_ln40_1_fu_374">
<pin_list>
<pin id="375" dir="0" index="0" bw="4" slack="0"/>
<pin id="376" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln40_1/6 "/>
</bind>
</comp>

<comp id="378" class="1004" name="add_ln40_1_fu_378">
<pin_list>
<pin id="379" dir="0" index="0" bw="11" slack="4"/>
<pin id="380" dir="0" index="1" bw="4" slack="0"/>
<pin id="381" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln40_1/6 "/>
</bind>
</comp>

<comp id="383" class="1004" name="zext_ln40_2_fu_383">
<pin_list>
<pin id="384" dir="0" index="0" bw="11" slack="0"/>
<pin id="385" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln40_2/6 "/>
</bind>
</comp>

<comp id="387" class="1004" name="trunc_ln40_fu_387">
<pin_list>
<pin id="388" dir="0" index="0" bw="11" slack="0"/>
<pin id="389" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln40/6 "/>
</bind>
</comp>

<comp id="391" class="1004" name="p_shl3_fu_391">
<pin_list>
<pin id="392" dir="0" index="0" bw="13" slack="0"/>
<pin id="393" dir="0" index="1" bw="10" slack="0"/>
<pin id="394" dir="0" index="2" bw="1" slack="0"/>
<pin id="395" dir="1" index="3" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl3/6 "/>
</bind>
</comp>

<comp id="399" class="1004" name="add_ln40_2_fu_399">
<pin_list>
<pin id="400" dir="0" index="0" bw="13" slack="0"/>
<pin id="401" dir="0" index="1" bw="11" slack="0"/>
<pin id="402" dir="1" index="2" bw="13" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln40_2/6 "/>
</bind>
</comp>

<comp id="405" class="1004" name="icmp_ln18_fu_405">
<pin_list>
<pin id="406" dir="0" index="0" bw="4" slack="0"/>
<pin id="407" dir="0" index="1" bw="4" slack="0"/>
<pin id="408" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln18/6 "/>
</bind>
</comp>

<comp id="411" class="1004" name="add_ln18_fu_411">
<pin_list>
<pin id="412" dir="0" index="0" bw="4" slack="0"/>
<pin id="413" dir="0" index="1" bw="1" slack="0"/>
<pin id="414" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln18/6 "/>
</bind>
</comp>

<comp id="417" class="1004" name="add_ln19_fu_417">
<pin_list>
<pin id="418" dir="0" index="0" bw="4" slack="0"/>
<pin id="419" dir="0" index="1" bw="3" slack="0"/>
<pin id="420" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln19/6 "/>
</bind>
</comp>

<comp id="423" class="1004" name="sext_ln19_fu_423">
<pin_list>
<pin id="424" dir="0" index="0" bw="4" slack="0"/>
<pin id="425" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln19/6 "/>
</bind>
</comp>

<comp id="427" class="1004" name="add_ln19_1_fu_427">
<pin_list>
<pin id="428" dir="0" index="0" bw="4" slack="0"/>
<pin id="429" dir="0" index="1" bw="8" slack="2"/>
<pin id="430" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln19_1/6 "/>
</bind>
</comp>

<comp id="432" class="1004" name="tmp_5_fu_432">
<pin_list>
<pin id="433" dir="0" index="0" bw="1" slack="0"/>
<pin id="434" dir="0" index="1" bw="10" slack="0"/>
<pin id="435" dir="0" index="2" bw="5" slack="0"/>
<pin id="436" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_5/6 "/>
</bind>
</comp>

<comp id="440" class="1004" name="icmp_ln23_fu_440">
<pin_list>
<pin id="441" dir="0" index="0" bw="10" slack="0"/>
<pin id="442" dir="0" index="1" bw="10" slack="0"/>
<pin id="443" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln23/6 "/>
</bind>
</comp>

<comp id="446" class="1004" name="sext_ln23_fu_446">
<pin_list>
<pin id="447" dir="0" index="0" bw="4" slack="0"/>
<pin id="448" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln23/6 "/>
</bind>
</comp>

<comp id="450" class="1004" name="add_ln23_fu_450">
<pin_list>
<pin id="451" dir="0" index="0" bw="4" slack="0"/>
<pin id="452" dir="0" index="1" bw="8" slack="2"/>
<pin id="453" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln23/6 "/>
</bind>
</comp>

<comp id="456" class="1004" name="select_ln21_fu_456">
<pin_list>
<pin id="457" dir="0" index="0" bw="1" slack="0"/>
<pin id="458" dir="0" index="1" bw="8" slack="0"/>
<pin id="459" dir="0" index="2" bw="8" slack="0"/>
<pin id="460" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln21/6 "/>
</bind>
</comp>

<comp id="464" class="1004" name="or_ln21_fu_464">
<pin_list>
<pin id="465" dir="0" index="0" bw="1" slack="0"/>
<pin id="466" dir="0" index="1" bw="1" slack="0"/>
<pin id="467" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln21/6 "/>
</bind>
</comp>

<comp id="470" class="1004" name="iy_fu_470">
<pin_list>
<pin id="471" dir="0" index="0" bw="1" slack="0"/>
<pin id="472" dir="0" index="1" bw="8" slack="0"/>
<pin id="473" dir="0" index="2" bw="8" slack="0"/>
<pin id="474" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="iy/6 "/>
</bind>
</comp>

<comp id="478" class="1004" name="zext_ln40_3_fu_478">
<pin_list>
<pin id="479" dir="0" index="0" bw="8" slack="0"/>
<pin id="480" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln40_3/6 "/>
</bind>
</comp>

<comp id="482" class="1004" name="tmp_2_fu_482">
<pin_list>
<pin id="483" dir="0" index="0" bw="16" slack="0"/>
<pin id="484" dir="0" index="1" bw="8" slack="0"/>
<pin id="485" dir="0" index="2" bw="1" slack="0"/>
<pin id="486" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_2/6 "/>
</bind>
</comp>

<comp id="490" class="1004" name="sub_ln40_fu_490">
<pin_list>
<pin id="491" dir="0" index="0" bw="16" slack="0"/>
<pin id="492" dir="0" index="1" bw="8" slack="0"/>
<pin id="493" dir="1" index="2" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln40/6 "/>
</bind>
</comp>

<comp id="496" class="1004" name="zext_ln40_4_fu_496">
<pin_list>
<pin id="497" dir="0" index="0" bw="4" slack="0"/>
<pin id="498" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln40_4/7 "/>
</bind>
</comp>

<comp id="500" class="1004" name="add_ln40_3_fu_500">
<pin_list>
<pin id="501" dir="0" index="0" bw="13" slack="1"/>
<pin id="502" dir="0" index="1" bw="4" slack="0"/>
<pin id="503" dir="1" index="2" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln40_3/7 "/>
</bind>
</comp>

<comp id="505" class="1004" name="zext_ln40_5_fu_505">
<pin_list>
<pin id="506" dir="0" index="0" bw="13" slack="0"/>
<pin id="507" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln40_5/7 "/>
</bind>
</comp>

<comp id="510" class="1004" name="icmp_ln29_fu_510">
<pin_list>
<pin id="511" dir="0" index="0" bw="4" slack="0"/>
<pin id="512" dir="0" index="1" bw="4" slack="0"/>
<pin id="513" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln29/7 "/>
</bind>
</comp>

<comp id="516" class="1004" name="add_ln29_fu_516">
<pin_list>
<pin id="517" dir="0" index="0" bw="4" slack="0"/>
<pin id="518" dir="0" index="1" bw="1" slack="0"/>
<pin id="519" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln29/7 "/>
</bind>
</comp>

<comp id="522" class="1004" name="add_ln30_fu_522">
<pin_list>
<pin id="523" dir="0" index="0" bw="4" slack="0"/>
<pin id="524" dir="0" index="1" bw="3" slack="0"/>
<pin id="525" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln30/7 "/>
</bind>
</comp>

<comp id="528" class="1004" name="sext_ln30_fu_528">
<pin_list>
<pin id="529" dir="0" index="0" bw="4" slack="0"/>
<pin id="530" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln30/7 "/>
</bind>
</comp>

<comp id="532" class="1004" name="add_ln30_1_fu_532">
<pin_list>
<pin id="533" dir="0" index="0" bw="4" slack="0"/>
<pin id="534" dir="0" index="1" bw="8" slack="2"/>
<pin id="535" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln30_1/7 "/>
</bind>
</comp>

<comp id="537" class="1004" name="tmp_6_fu_537">
<pin_list>
<pin id="538" dir="0" index="0" bw="1" slack="0"/>
<pin id="539" dir="0" index="1" bw="10" slack="0"/>
<pin id="540" dir="0" index="2" bw="5" slack="0"/>
<pin id="541" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_6/7 "/>
</bind>
</comp>

<comp id="545" class="1004" name="icmp_ln34_fu_545">
<pin_list>
<pin id="546" dir="0" index="0" bw="10" slack="0"/>
<pin id="547" dir="0" index="1" bw="10" slack="0"/>
<pin id="548" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln34/7 "/>
</bind>
</comp>

<comp id="551" class="1004" name="tmp_7_fu_551">
<pin_list>
<pin id="552" dir="0" index="0" bw="1" slack="0"/>
<pin id="553" dir="0" index="1" bw="10" slack="0"/>
<pin id="554" dir="0" index="2" bw="5" slack="0"/>
<pin id="555" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_7/7 "/>
</bind>
</comp>

<comp id="559" class="1004" name="select_ln32_fu_559">
<pin_list>
<pin id="560" dir="0" index="0" bw="1" slack="0"/>
<pin id="561" dir="0" index="1" bw="10" slack="0"/>
<pin id="562" dir="0" index="2" bw="10" slack="0"/>
<pin id="563" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln32/7 "/>
</bind>
</comp>

<comp id="567" class="1004" name="or_ln32_fu_567">
=======
<comp id="273" class="1004" name="h_1_load_fu_273">
<pin_list>
<pin id="274" dir="0" index="0" bw="8" slack="1"/>
<pin id="275" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="h_1/2 "/>
</bind>
</comp>

<comp id="276" class="1004" name="n_1_load_fu_276">
<pin_list>
<pin id="277" dir="0" index="0" bw="7" slack="1"/>
<pin id="278" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="n_1/2 "/>
</bind>
</comp>

<comp id="279" class="1004" name="indvar_flatten214_load_load_fu_279">
<pin_list>
<pin id="280" dir="0" index="0" bw="22" slack="1"/>
<pin id="281" dir="1" index="1" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="indvar_flatten214_load/2 "/>
</bind>
</comp>

<comp id="282" class="1004" name="trunc_ln13_fu_282">
<pin_list>
<pin id="283" dir="0" index="0" bw="7" slack="0"/>
<pin id="284" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln13/2 "/>
</bind>
</comp>

<comp id="286" class="1004" name="zext_ln14_fu_286">
<pin_list>
<pin id="287" dir="0" index="0" bw="8" slack="0"/>
<pin id="288" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln14/2 "/>
</bind>
</comp>

<comp id="290" class="1004" name="zext_ln18_1_fu_290">
<pin_list>
<pin id="291" dir="0" index="0" bw="4" slack="0"/>
<pin id="292" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln18_1/2 "/>
</bind>
</comp>

<comp id="294" class="1004" name="empty_fu_294">
<pin_list>
<pin id="295" dir="0" index="0" bw="4" slack="0"/>
<pin id="296" dir="0" index="1" bw="6" slack="0"/>
<pin id="297" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="empty/2 "/>
</bind>
</comp>

<comp id="300" class="1004" name="zext_ln19_fu_300">
<pin_list>
<pin id="301" dir="0" index="0" bw="5" slack="0"/>
<pin id="302" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln19/2 "/>
</bind>
</comp>

<comp id="304" class="1004" name="empty_16_fu_304">
<pin_list>
<pin id="305" dir="0" index="0" bw="5" slack="0"/>
<pin id="306" dir="0" index="1" bw="8" slack="0"/>
<pin id="307" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="empty_16/2 "/>
</bind>
</comp>

<comp id="310" class="1004" name="icmp_ln13_fu_310">
<pin_list>
<pin id="311" dir="0" index="0" bw="22" slack="0"/>
<pin id="312" dir="0" index="1" bw="22" slack="0"/>
<pin id="313" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln13/2 "/>
</bind>
</comp>

<comp id="316" class="1004" name="add_ln13_1_fu_316">
<pin_list>
<pin id="317" dir="0" index="0" bw="22" slack="0"/>
<pin id="318" dir="0" index="1" bw="1" slack="0"/>
<pin id="319" dir="1" index="2" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln13_1/2 "/>
</bind>
</comp>

<comp id="322" class="1004" name="x_load_load_fu_322">
<pin_list>
<pin id="323" dir="0" index="0" bw="5" slack="1"/>
<pin id="324" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="x_load/2 "/>
</bind>
</comp>

<comp id="325" class="1004" name="indvar_flatten6_load_load_fu_325">
<pin_list>
<pin id="326" dir="0" index="0" bw="10" slack="1"/>
<pin id="327" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="indvar_flatten6_load/2 "/>
</bind>
</comp>

<comp id="328" class="1004" name="indvar_flatten37_load_load_fu_328">
<pin_list>
<pin id="329" dir="0" index="0" bw="13" slack="1"/>
<pin id="330" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="indvar_flatten37_load/2 "/>
</bind>
</comp>

<comp id="331" class="1004" name="indvar_flatten84_load_load_fu_331">
<pin_list>
<pin id="332" dir="0" index="0" bw="16" slack="1"/>
<pin id="333" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="indvar_flatten84_load/2 "/>
</bind>
</comp>

<comp id="334" class="1004" name="indvar_flatten143_load_load_fu_334">
<pin_list>
<pin id="335" dir="0" index="0" bw="20" slack="1"/>
<pin id="336" dir="1" index="1" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="indvar_flatten143_load/2 "/>
</bind>
</comp>

<comp id="337" class="1004" name="add_ln13_fu_337">
<pin_list>
<pin id="338" dir="0" index="0" bw="7" slack="0"/>
<pin id="339" dir="0" index="1" bw="5" slack="0"/>
<pin id="340" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln13/2 "/>
</bind>
</comp>

<comp id="343" class="1004" name="icmp_ln14_fu_343">
<pin_list>
<pin id="344" dir="0" index="0" bw="20" slack="0"/>
<pin id="345" dir="0" index="1" bw="20" slack="0"/>
<pin id="346" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln14/2 "/>
</bind>
</comp>

<comp id="349" class="1004" name="select_ln13_fu_349">
<pin_list>
<pin id="350" dir="0" index="0" bw="1" slack="0"/>
<pin id="351" dir="0" index="1" bw="8" slack="0"/>
<pin id="352" dir="0" index="2" bw="8" slack="0"/>
<pin id="353" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln13/2 "/>
</bind>
</comp>

<comp id="357" class="1004" name="trunc_ln13_1_fu_357">
<pin_list>
<pin id="358" dir="0" index="0" bw="7" slack="0"/>
<pin id="359" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln13_1/2 "/>
</bind>
</comp>

<comp id="361" class="1004" name="select_ln13_1_fu_361">
<pin_list>
<pin id="362" dir="0" index="0" bw="1" slack="0"/>
<pin id="363" dir="0" index="1" bw="6" slack="0"/>
<pin id="364" dir="0" index="2" bw="6" slack="0"/>
<pin id="365" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln13_1/2 "/>
</bind>
</comp>

<comp id="369" class="1004" name="select_ln13_2_fu_369">
<pin_list>
<pin id="370" dir="0" index="0" bw="1" slack="0"/>
<pin id="371" dir="0" index="1" bw="6" slack="0"/>
<pin id="372" dir="0" index="2" bw="6" slack="0"/>
<pin id="373" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln13_2/2 "/>
</bind>
</comp>

<comp id="377" class="1004" name="zext_ln13_fu_377">
<pin_list>
<pin id="378" dir="0" index="0" bw="6" slack="0"/>
<pin id="379" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln13/2 "/>
</bind>
</comp>

<comp id="382" class="1004" name="select_ln13_3_fu_382">
<pin_list>
<pin id="383" dir="0" index="0" bw="1" slack="0"/>
<pin id="384" dir="0" index="1" bw="9" slack="0"/>
<pin id="385" dir="0" index="2" bw="9" slack="0"/>
<pin id="386" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln13_3/2 "/>
</bind>
</comp>

<comp id="390" class="1004" name="xor_ln13_fu_390">
<pin_list>
<pin id="391" dir="0" index="0" bw="1" slack="0"/>
<pin id="392" dir="0" index="1" bw="1" slack="0"/>
<pin id="393" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln13/2 "/>
</bind>
</comp>

<comp id="396" class="1004" name="icmp_ln20_fu_396">
<pin_list>
<pin id="397" dir="0" index="0" bw="5" slack="0"/>
<pin id="398" dir="0" index="1" bw="5" slack="0"/>
<pin id="399" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln20/2 "/>
</bind>
</comp>

<comp id="402" class="1004" name="and_ln13_fu_402">
<pin_list>
<pin id="403" dir="0" index="0" bw="1" slack="0"/>
<pin id="404" dir="0" index="1" bw="1" slack="0"/>
<pin id="405" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln13/2 "/>
</bind>
</comp>

<comp id="408" class="1004" name="icmp_ln19_fu_408">
<pin_list>
<pin id="409" dir="0" index="0" bw="10" slack="0"/>
<pin id="410" dir="0" index="1" bw="10" slack="0"/>
<pin id="411" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln19/2 "/>
</bind>
</comp>

<comp id="414" class="1004" name="and_ln13_1_fu_414">
<pin_list>
<pin id="415" dir="0" index="0" bw="1" slack="0"/>
<pin id="416" dir="0" index="1" bw="1" slack="0"/>
<pin id="417" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln13_1/2 "/>
</bind>
</comp>

<comp id="420" class="1004" name="icmp_ln18_fu_420">
<pin_list>
<pin id="421" dir="0" index="0" bw="13" slack="0"/>
<pin id="422" dir="0" index="1" bw="13" slack="0"/>
<pin id="423" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln18/2 "/>
</bind>
</comp>

<comp id="426" class="1004" name="and_ln13_2_fu_426">
<pin_list>
<pin id="427" dir="0" index="0" bw="1" slack="0"/>
<pin id="428" dir="0" index="1" bw="1" slack="0"/>
<pin id="429" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln13_2/2 "/>
</bind>
</comp>

<comp id="432" class="1004" name="icmp_ln15_fu_432">
<pin_list>
<pin id="433" dir="0" index="0" bw="16" slack="0"/>
<pin id="434" dir="0" index="1" bw="16" slack="0"/>
<pin id="435" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln15/2 "/>
</bind>
</comp>

<comp id="438" class="1004" name="and_ln13_3_fu_438">
<pin_list>
<pin id="439" dir="0" index="0" bw="1" slack="0"/>
<pin id="440" dir="0" index="1" bw="1" slack="0"/>
<pin id="441" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln13_3/2 "/>
</bind>
</comp>

<comp id="444" class="1004" name="select_ln13_4_fu_444">
<pin_list>
<pin id="445" dir="0" index="0" bw="1" slack="0"/>
<pin id="446" dir="0" index="1" bw="7" slack="0"/>
<pin id="447" dir="0" index="2" bw="7" slack="0"/>
<pin id="448" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln13_4/2 "/>
</bind>
</comp>

<comp id="452" class="1004" name="add_ln14_fu_452">
<pin_list>
<pin id="453" dir="0" index="0" bw="8" slack="0"/>
<pin id="454" dir="0" index="1" bw="6" slack="0"/>
<pin id="455" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln14/2 "/>
</bind>
</comp>

<comp id="458" class="1004" name="or_ln14_fu_458">
<pin_list>
<pin id="459" dir="0" index="0" bw="1" slack="0"/>
<pin id="460" dir="0" index="1" bw="1" slack="0"/>
<pin id="461" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln14/2 "/>
</bind>
</comp>

<comp id="464" class="1004" name="select_ln14_2_fu_464">
<pin_list>
<pin id="465" dir="0" index="0" bw="1" slack="0"/>
<pin id="466" dir="0" index="1" bw="8" slack="0"/>
<pin id="467" dir="0" index="2" bw="8" slack="0"/>
<pin id="468" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln14_2/2 "/>
</bind>
</comp>

<comp id="472" class="1004" name="zext_ln15_fu_472">
<pin_list>
<pin id="473" dir="0" index="0" bw="8" slack="0"/>
<pin id="474" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln15/2 "/>
</bind>
</comp>

<comp id="476" class="1004" name="p_cast_mid1109_fu_476">
<pin_list>
<pin id="477" dir="0" index="0" bw="6" slack="0"/>
<pin id="478" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_cast_mid1109/2 "/>
</bind>
</comp>

<comp id="481" class="1004" name="select_ln14_3_fu_481">
<pin_list>
<pin id="482" dir="0" index="0" bw="1" slack="0"/>
<pin id="483" dir="0" index="1" bw="6" slack="0"/>
<pin id="484" dir="0" index="2" bw="6" slack="0"/>
<pin id="485" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln14_3/2 "/>
</bind>
</comp>

<comp id="489" class="1004" name="zext_ln14_1_fu_489">
<pin_list>
<pin id="490" dir="0" index="0" bw="8" slack="0"/>
<pin id="491" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln14_1/2 "/>
</bind>
</comp>

<comp id="493" class="1004" name="select_ln14_5_fu_493">
<pin_list>
<pin id="494" dir="0" index="0" bw="1" slack="0"/>
<pin id="495" dir="0" index="1" bw="9" slack="0"/>
<pin id="496" dir="0" index="2" bw="9" slack="0"/>
<pin id="497" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln14_5/2 "/>
</bind>
</comp>

<comp id="501" class="1004" name="xor_ln14_fu_501">
<pin_list>
<pin id="502" dir="0" index="0" bw="1" slack="0"/>
<pin id="503" dir="0" index="1" bw="1" slack="0"/>
<pin id="504" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln14/2 "/>
</bind>
</comp>

<comp id="507" class="1004" name="or_ln14_1_fu_507">
<pin_list>
<pin id="508" dir="0" index="0" bw="1" slack="0"/>
<pin id="509" dir="0" index="1" bw="1" slack="0"/>
<pin id="510" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln14_1/2 "/>
</bind>
</comp>

<comp id="513" class="1004" name="and_ln14_fu_513">
<pin_list>
<pin id="514" dir="0" index="0" bw="1" slack="0"/>
<pin id="515" dir="0" index="1" bw="1" slack="0"/>
<pin id="516" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln14/2 "/>
</bind>
</comp>

<comp id="519" class="1004" name="and_ln14_1_fu_519">
<pin_list>
<pin id="520" dir="0" index="0" bw="1" slack="0"/>
<pin id="521" dir="0" index="1" bw="1" slack="0"/>
<pin id="522" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln14_1/2 "/>
</bind>
</comp>

<comp id="525" class="1004" name="and_ln14_2_fu_525">
<pin_list>
<pin id="526" dir="0" index="0" bw="1" slack="0"/>
<pin id="527" dir="0" index="1" bw="1" slack="0"/>
<pin id="528" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln14_2/2 "/>
</bind>
</comp>

<comp id="531" class="1004" name="or_ln15_fu_531">
<pin_list>
<pin id="532" dir="0" index="0" bw="1" slack="0"/>
<pin id="533" dir="0" index="1" bw="1" slack="0"/>
<pin id="534" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln15/2 "/>
</bind>
</comp>

<comp id="537" class="1004" name="or_ln15_1_fu_537">
<pin_list>
<pin id="538" dir="0" index="0" bw="1" slack="0"/>
<pin id="539" dir="0" index="1" bw="1" slack="0"/>
<pin id="540" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln15_1/2 "/>
</bind>
</comp>

<comp id="543" class="1004" name="select_ln15_fu_543">
<pin_list>
<pin id="544" dir="0" index="0" bw="1" slack="0"/>
<pin id="545" dir="0" index="1" bw="4" slack="0"/>
<pin id="546" dir="0" index="2" bw="4" slack="0"/>
<pin id="547" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln15/2 "/>
</bind>
</comp>

<comp id="551" class="1004" name="select_ln15_2_fu_551">
<pin_list>
<pin id="552" dir="0" index="0" bw="1" slack="0"/>
<pin id="553" dir="0" index="1" bw="6" slack="0"/>
<pin id="554" dir="0" index="2" bw="6" slack="0"/>
<pin id="555" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln15_2/2 "/>
</bind>
</comp>

<comp id="559" class="1004" name="select_ln15_4_fu_559">
<pin_list>
<pin id="560" dir="0" index="0" bw="1" slack="0"/>
<pin id="561" dir="0" index="1" bw="9" slack="0"/>
<pin id="562" dir="0" index="2" bw="9" slack="0"/>
<pin id="563" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln15_4/2 "/>
</bind>
</comp>

<comp id="567" class="1004" name="xor_ln15_fu_567">
>>>>>>> b41ed44 (Initial commit)
<pin_list>
<pin id="568" dir="0" index="0" bw="1" slack="0"/>
<pin id="569" dir="0" index="1" bw="1" slack="0"/>
<pin id="570" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<<<<<<< HEAD
<opcode="or(24) " fcode="or"/>
<opset="or_ln32/7 "/>
</bind>
</comp>

<comp id="573" class="1004" name="ix_fu_573">
<pin_list>
<pin id="574" dir="0" index="0" bw="1" slack="0"/>
<pin id="575" dir="0" index="1" bw="10" slack="0"/>
<pin id="576" dir="0" index="2" bw="10" slack="0"/>
<pin id="577" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="ix/7 "/>
</bind>
</comp>

<comp id="581" class="1004" name="sext_ln40_1_fu_581">
<pin_list>
<pin id="582" dir="0" index="0" bw="10" slack="0"/>
<pin id="583" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln40_1/7 "/>
</bind>
</comp>

<comp id="585" class="1004" name="add_ln40_4_fu_585">
<pin_list>
<pin id="586" dir="0" index="0" bw="16" slack="1"/>
<pin id="587" dir="0" index="1" bw="10" slack="0"/>
<pin id="588" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln40_4/7 "/>
</bind>
</comp>

<comp id="590" class="1004" name="zext_ln40_6_fu_590">
<pin_list>
<pin id="591" dir="0" index="0" bw="16" slack="0"/>
<pin id="592" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln40_6/7 "/>
</bind>
</comp>

<comp id="595" class="1004" name="bitcast_ln40_fu_595">
<pin_list>
<pin id="596" dir="0" index="0" bw="32" slack="1"/>
<pin id="597" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln40/9 "/>
</bind>
</comp>

<comp id="599" class="1004" name="bitcast_ln40_1_fu_599">
<pin_list>
<pin id="600" dir="0" index="0" bw="32" slack="1"/>
<pin id="601" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln40_1/9 "/>
</bind>
</comp>

<comp id="603" class="1005" name="oc_reg_603">
<pin_list>
<pin id="604" dir="0" index="0" bw="7" slack="0"/>
<pin id="605" dir="1" index="1" bw="7" slack="0"/>
=======
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln15/2 "/>
</bind>
</comp>

<comp id="573" class="1004" name="and_ln15_fu_573">
<pin_list>
<pin id="574" dir="0" index="0" bw="1" slack="0"/>
<pin id="575" dir="0" index="1" bw="1" slack="0"/>
<pin id="576" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln15/2 "/>
</bind>
</comp>

<comp id="579" class="1004" name="and_ln15_1_fu_579">
<pin_list>
<pin id="580" dir="0" index="0" bw="1" slack="0"/>
<pin id="581" dir="0" index="1" bw="1" slack="0"/>
<pin id="582" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln15_1/2 "/>
</bind>
</comp>

<comp id="585" class="1004" name="add_ln18_fu_585">
<pin_list>
<pin id="586" dir="0" index="0" bw="4" slack="0"/>
<pin id="587" dir="0" index="1" bw="1" slack="0"/>
<pin id="588" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln18/2 "/>
</bind>
</comp>

<comp id="591" class="1004" name="or_ln18_fu_591">
<pin_list>
<pin id="592" dir="0" index="0" bw="1" slack="0"/>
<pin id="593" dir="0" index="1" bw="1" slack="0"/>
<pin id="594" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln18/2 "/>
</bind>
</comp>

<comp id="597" class="1004" name="or_ln18_2_fu_597">
<pin_list>
<pin id="598" dir="0" index="0" bw="1" slack="0"/>
<pin id="599" dir="0" index="1" bw="1" slack="0"/>
<pin id="600" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln18_2/2 "/>
</bind>
</comp>

<comp id="603" class="1004" name="select_ln18_fu_603">
<pin_list>
<pin id="604" dir="0" index="0" bw="1" slack="0"/>
<pin id="605" dir="0" index="1" bw="5" slack="0"/>
<pin id="606" dir="0" index="2" bw="5" slack="0"/>
<pin id="607" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln18/2 "/>
</bind>
</comp>

<comp id="611" class="1004" name="zext_ln18_fu_611">
<pin_list>
<pin id="612" dir="0" index="0" bw="4" slack="0"/>
<pin id="613" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln18/2 "/>
</bind>
</comp>

<comp id="615" class="1004" name="p_mid117_fu_615">
<pin_list>
<pin id="616" dir="0" index="0" bw="4" slack="0"/>
<pin id="617" dir="0" index="1" bw="6" slack="0"/>
<pin id="618" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="p_mid117/2 "/>
</bind>
</comp>

<comp id="621" class="1004" name="select_ln18_1_fu_621">
<pin_list>
<pin id="622" dir="0" index="0" bw="1" slack="0"/>
<pin id="623" dir="0" index="1" bw="6" slack="0"/>
<pin id="624" dir="0" index="2" bw="6" slack="0"/>
<pin id="625" dir="1" index="3" bw="6" slack="3"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln18_1/2 "/>
</bind>
</comp>

<comp id="629" class="1004" name="select_ln18_3_fu_629">
<pin_list>
<pin id="630" dir="0" index="0" bw="1" slack="0"/>
<pin id="631" dir="0" index="1" bw="9" slack="0"/>
<pin id="632" dir="0" index="2" bw="9" slack="0"/>
<pin id="633" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln18_3/2 "/>
</bind>
</comp>

<comp id="637" class="1004" name="xor_ln18_fu_637">
<pin_list>
<pin id="638" dir="0" index="0" bw="1" slack="0"/>
<pin id="639" dir="0" index="1" bw="1" slack="0"/>
<pin id="640" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln18/2 "/>
</bind>
</comp>

<comp id="643" class="1004" name="or_ln18_1_fu_643">
<pin_list>
<pin id="644" dir="0" index="0" bw="1" slack="0"/>
<pin id="645" dir="0" index="1" bw="1" slack="0"/>
<pin id="646" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln18_1/2 "/>
</bind>
</comp>

<comp id="649" class="1004" name="and_ln18_fu_649">
<pin_list>
<pin id="650" dir="0" index="0" bw="1" slack="0"/>
<pin id="651" dir="0" index="1" bw="1" slack="0"/>
<pin id="652" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln18/2 "/>
</bind>
</comp>

<comp id="655" class="1004" name="select_ln18_4_fu_655">
<pin_list>
<pin id="656" dir="0" index="0" bw="1" slack="0"/>
<pin id="657" dir="0" index="1" bw="4" slack="0"/>
<pin id="658" dir="0" index="2" bw="4" slack="0"/>
<pin id="659" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln18_4/2 "/>
</bind>
</comp>

<comp id="663" class="1004" name="add_ln19_fu_663">
<pin_list>
<pin id="664" dir="0" index="0" bw="5" slack="0"/>
<pin id="665" dir="0" index="1" bw="1" slack="0"/>
<pin id="666" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln19/2 "/>
</bind>
</comp>

<comp id="669" class="1004" name="or_ln19_fu_669">
<pin_list>
<pin id="670" dir="0" index="0" bw="1" slack="0"/>
<pin id="671" dir="0" index="1" bw="1" slack="0"/>
<pin id="672" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln19/2 "/>
</bind>
</comp>

<comp id="675" class="1004" name="or_ln19_1_fu_675">
<pin_list>
<pin id="676" dir="0" index="0" bw="1" slack="0"/>
<pin id="677" dir="0" index="1" bw="1" slack="0"/>
<pin id="678" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln19_1/2 "/>
</bind>
</comp>

<comp id="681" class="1004" name="or_ln19_2_fu_681">
<pin_list>
<pin id="682" dir="0" index="0" bw="1" slack="0"/>
<pin id="683" dir="0" index="1" bw="1" slack="0"/>
<pin id="684" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln19_2/2 "/>
</bind>
</comp>

<comp id="687" class="1004" name="select_ln19_fu_687">
<pin_list>
<pin id="688" dir="0" index="0" bw="1" slack="0"/>
<pin id="689" dir="0" index="1" bw="5" slack="0"/>
<pin id="690" dir="0" index="2" bw="5" slack="0"/>
<pin id="691" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln19/2 "/>
</bind>
</comp>

<comp id="695" class="1004" name="zext_ln19_1_fu_695">
<pin_list>
<pin id="696" dir="0" index="0" bw="5" slack="0"/>
<pin id="697" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln19_1/2 "/>
</bind>
</comp>

<comp id="699" class="1004" name="p_mid1_fu_699">
<pin_list>
<pin id="700" dir="0" index="0" bw="5" slack="0"/>
<pin id="701" dir="0" index="1" bw="8" slack="0"/>
<pin id="702" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="p_mid1/2 "/>
</bind>
</comp>

<comp id="705" class="1004" name="select_ln19_3_fu_705">
<pin_list>
<pin id="706" dir="0" index="0" bw="1" slack="0"/>
<pin id="707" dir="0" index="1" bw="9" slack="0"/>
<pin id="708" dir="0" index="2" bw="9" slack="0"/>
<pin id="709" dir="1" index="3" bw="9" slack="3"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln19_3/2 "/>
</bind>
</comp>

<comp id="713" class="1004" name="select_ln19_4_fu_713">
<pin_list>
<pin id="714" dir="0" index="0" bw="1" slack="0"/>
<pin id="715" dir="0" index="1" bw="5" slack="0"/>
<pin id="716" dir="0" index="2" bw="5" slack="0"/>
<pin id="717" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln19_4/2 "/>
</bind>
</comp>

<comp id="721" class="1004" name="add_ln20_fu_721">
<pin_list>
<pin id="722" dir="0" index="0" bw="5" slack="0"/>
<pin id="723" dir="0" index="1" bw="1" slack="0"/>
<pin id="724" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln20/2 "/>
</bind>
</comp>

<comp id="727" class="1004" name="add_ln19_3_fu_727">
<pin_list>
<pin id="728" dir="0" index="0" bw="10" slack="0"/>
<pin id="729" dir="0" index="1" bw="1" slack="0"/>
<pin id="730" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln19_3/2 "/>
</bind>
</comp>

<comp id="733" class="1004" name="select_ln19_5_fu_733">
<pin_list>
<pin id="734" dir="0" index="0" bw="1" slack="0"/>
<pin id="735" dir="0" index="1" bw="10" slack="0"/>
<pin id="736" dir="0" index="2" bw="10" slack="0"/>
<pin id="737" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln19_5/2 "/>
</bind>
</comp>

<comp id="741" class="1004" name="add_ln18_3_fu_741">
<pin_list>
<pin id="742" dir="0" index="0" bw="13" slack="0"/>
<pin id="743" dir="0" index="1" bw="1" slack="0"/>
<pin id="744" dir="1" index="2" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln18_3/2 "/>
</bind>
</comp>

<comp id="747" class="1004" name="select_ln18_5_fu_747">
<pin_list>
<pin id="748" dir="0" index="0" bw="1" slack="0"/>
<pin id="749" dir="0" index="1" bw="13" slack="0"/>
<pin id="750" dir="0" index="2" bw="13" slack="0"/>
<pin id="751" dir="1" index="3" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln18_5/2 "/>
</bind>
</comp>

<comp id="755" class="1004" name="add_ln15_1_fu_755">
<pin_list>
<pin id="756" dir="0" index="0" bw="16" slack="0"/>
<pin id="757" dir="0" index="1" bw="1" slack="0"/>
<pin id="758" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln15_1/2 "/>
</bind>
</comp>

<comp id="761" class="1004" name="select_ln15_5_fu_761">
<pin_list>
<pin id="762" dir="0" index="0" bw="1" slack="0"/>
<pin id="763" dir="0" index="1" bw="16" slack="0"/>
<pin id="764" dir="0" index="2" bw="16" slack="0"/>
<pin id="765" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln15_5/2 "/>
</bind>
</comp>

<comp id="769" class="1004" name="add_ln14_2_fu_769">
<pin_list>
<pin id="770" dir="0" index="0" bw="20" slack="0"/>
<pin id="771" dir="0" index="1" bw="1" slack="0"/>
<pin id="772" dir="1" index="2" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln14_2/2 "/>
</bind>
</comp>

<comp id="775" class="1004" name="select_ln14_6_fu_775">
<pin_list>
<pin id="776" dir="0" index="0" bw="1" slack="0"/>
<pin id="777" dir="0" index="1" bw="20" slack="0"/>
<pin id="778" dir="0" index="2" bw="20" slack="0"/>
<pin id="779" dir="1" index="3" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln14_6/2 "/>
</bind>
</comp>

<comp id="783" class="1004" name="store_ln20_store_fu_783">
<pin_list>
<pin id="784" dir="0" index="0" bw="22" slack="0"/>
<pin id="785" dir="0" index="1" bw="22" slack="1"/>
<pin id="786" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln20/2 "/>
</bind>
</comp>

<comp id="788" class="1004" name="store_ln20_store_fu_788">
<pin_list>
<pin id="789" dir="0" index="0" bw="7" slack="0"/>
<pin id="790" dir="0" index="1" bw="7" slack="1"/>
<pin id="791" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln20/2 "/>
</bind>
</comp>

<comp id="793" class="1004" name="store_ln20_store_fu_793">
<pin_list>
<pin id="794" dir="0" index="0" bw="20" slack="0"/>
<pin id="795" dir="0" index="1" bw="20" slack="1"/>
<pin id="796" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln20/2 "/>
</bind>
</comp>

<comp id="798" class="1004" name="store_ln20_store_fu_798">
<pin_list>
<pin id="799" dir="0" index="0" bw="8" slack="0"/>
<pin id="800" dir="0" index="1" bw="8" slack="1"/>
<pin id="801" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln20/2 "/>
</bind>
</comp>

<comp id="803" class="1004" name="store_ln20_store_fu_803">
<pin_list>
<pin id="804" dir="0" index="0" bw="16" slack="0"/>
<pin id="805" dir="0" index="1" bw="16" slack="1"/>
<pin id="806" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln20/2 "/>
</bind>
</comp>

<comp id="808" class="1004" name="store_ln20_store_fu_808">
<pin_list>
<pin id="809" dir="0" index="0" bw="13" slack="0"/>
<pin id="810" dir="0" index="1" bw="13" slack="1"/>
<pin id="811" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln20/2 "/>
</bind>
</comp>

<comp id="813" class="1004" name="store_ln20_store_fu_813">
<pin_list>
<pin id="814" dir="0" index="0" bw="4" slack="0"/>
<pin id="815" dir="0" index="1" bw="4" slack="1"/>
<pin id="816" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln20/2 "/>
</bind>
</comp>

<comp id="818" class="1004" name="store_ln20_store_fu_818">
<pin_list>
<pin id="819" dir="0" index="0" bw="10" slack="0"/>
<pin id="820" dir="0" index="1" bw="10" slack="1"/>
<pin id="821" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln20/2 "/>
</bind>
</comp>

<comp id="823" class="1004" name="store_ln20_store_fu_823">
<pin_list>
<pin id="824" dir="0" index="0" bw="5" slack="0"/>
<pin id="825" dir="0" index="1" bw="5" slack="1"/>
<pin id="826" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln20/2 "/>
</bind>
</comp>

<comp id="828" class="1004" name="store_ln20_store_fu_828">
<pin_list>
<pin id="829" dir="0" index="0" bw="5" slack="0"/>
<pin id="830" dir="0" index="1" bw="5" slack="1"/>
<pin id="831" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln20/2 "/>
</bind>
</comp>

<comp id="833" class="1004" name="bitcast_ln13_fu_833">
<pin_list>
<pin id="834" dir="0" index="0" bw="32" slack="0"/>
<pin id="835" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln13/3 "/>
</bind>
</comp>

<comp id="837" class="1004" name="acc_mid1113_fu_837">
<pin_list>
<pin id="838" dir="0" index="0" bw="32" slack="0"/>
<pin id="839" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="acc_mid1113/3 "/>
</bind>
</comp>

<comp id="841" class="1004" name="select_ln14_4_fu_841">
<pin_list>
<pin id="842" dir="0" index="0" bw="1" slack="1"/>
<pin id="843" dir="0" index="1" bw="32" slack="0"/>
<pin id="844" dir="0" index="2" bw="32" slack="0"/>
<pin id="845" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln14_4/3 "/>
</bind>
</comp>

<comp id="848" class="1004" name="select_ln15_3_fu_848">
<pin_list>
<pin id="849" dir="0" index="0" bw="1" slack="1"/>
<pin id="850" dir="0" index="1" bw="32" slack="0"/>
<pin id="851" dir="0" index="2" bw="32" slack="0"/>
<pin id="852" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln15_3/3 "/>
</bind>
</comp>

<comp id="855" class="1004" name="p_cast_mid1_fu_855">
<pin_list>
<pin id="856" dir="0" index="0" bw="6" slack="1"/>
<pin id="857" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_cast_mid1/3 "/>
</bind>
</comp>

<comp id="859" class="1004" name="w_load_load_fu_859">
<pin_list>
<pin id="860" dir="0" index="0" bw="8" slack="3"/>
<pin id="861" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="w_load/4 "/>
</bind>
</comp>

<comp id="862" class="1004" name="select_ln14_fu_862">
<pin_list>
<pin id="863" dir="0" index="0" bw="1" slack="2"/>
<pin id="864" dir="0" index="1" bw="8" slack="0"/>
<pin id="865" dir="0" index="2" bw="8" slack="0"/>
<pin id="866" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln14/4 "/>
</bind>
</comp>

<comp id="869" class="1004" name="add_ln15_fu_869">
<pin_list>
<pin id="870" dir="0" index="0" bw="8" slack="0"/>
<pin id="871" dir="0" index="1" bw="6" slack="0"/>
<pin id="872" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln15/4 "/>
</bind>
</comp>

<comp id="875" class="1004" name="select_ln15_1_fu_875">
<pin_list>
<pin id="876" dir="0" index="0" bw="1" slack="2"/>
<pin id="877" dir="0" index="1" bw="8" slack="0"/>
<pin id="878" dir="0" index="2" bw="8" slack="0"/>
<pin id="879" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln15_1/4 "/>
</bind>
</comp>

<comp id="882" class="1004" name="acc_mid1_fu_882">
<pin_list>
<pin id="883" dir="0" index="0" bw="32" slack="0"/>
<pin id="884" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="acc_mid1/4 "/>
</bind>
</comp>

<comp id="886" class="1004" name="select_ln18_2_fu_886">
<pin_list>
<pin id="887" dir="0" index="0" bw="1" slack="2"/>
<pin id="888" dir="0" index="1" bw="32" slack="0"/>
<pin id="889" dir="0" index="2" bw="32" slack="1"/>
<pin id="890" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln18_2/4 "/>
</bind>
</comp>

<comp id="892" class="1004" name="store_ln20_store_fu_892">
<pin_list>
<pin id="893" dir="0" index="0" bw="8" slack="0"/>
<pin id="894" dir="0" index="1" bw="8" slack="3"/>
<pin id="895" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln20/4 "/>
</bind>
</comp>

<comp id="897" class="1004" name="zext_ln15_1_fu_897">
<pin_list>
<pin id="898" dir="0" index="0" bw="8" slack="1"/>
<pin id="899" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln15_1/5 "/>
</bind>
</comp>

<comp id="900" class="1004" name="zext_ln36_fu_900">
<pin_list>
<pin id="901" dir="0" index="0" bw="6" slack="3"/>
<pin id="902" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln36/5 "/>
</bind>
</comp>

<comp id="903" class="1004" name="zext_ln36_1_fu_903">
<pin_list>
<pin id="904" dir="0" index="0" bw="6" slack="3"/>
<pin id="905" dir="1" index="1" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln36_1/5 "/>
</bind>
</comp>

<comp id="906" class="1004" name="tmp_fu_906">
<pin_list>
<pin id="907" dir="0" index="0" bw="14" slack="0"/>
<pin id="908" dir="0" index="1" bw="6" slack="3"/>
<pin id="909" dir="0" index="2" bw="1" slack="0"/>
<pin id="910" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp/5 "/>
</bind>
</comp>

<comp id="913" class="1004" name="zext_ln36_2_fu_913">
<pin_list>
<pin id="914" dir="0" index="0" bw="14" slack="0"/>
<pin id="915" dir="1" index="1" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln36_2/5 "/>
</bind>
</comp>

<comp id="917" class="1004" name="sub_ln36_fu_917">
<pin_list>
<pin id="918" dir="0" index="0" bw="14" slack="0"/>
<pin id="919" dir="0" index="1" bw="6" slack="0"/>
<pin id="920" dir="1" index="2" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln36/5 "/>
</bind>
</comp>

<comp id="923" class="1004" name="sext_ln32_fu_923">
<pin_list>
<pin id="924" dir="0" index="0" bw="15" slack="0"/>
<pin id="925" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln32/5 "/>
</bind>
</comp>

<comp id="927" class="1004" name="tmp_s_fu_927">
<pin_list>
<pin id="928" dir="0" index="0" bw="9" slack="0"/>
<pin id="929" dir="0" index="1" bw="6" slack="3"/>
<pin id="930" dir="0" index="2" bw="1" slack="0"/>
<pin id="931" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_s/5 "/>
</bind>
</comp>

<comp id="934" class="1004" name="zext_ln32_fu_934">
<pin_list>
<pin id="935" dir="0" index="0" bw="9" slack="0"/>
<pin id="936" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln32/5 "/>
</bind>
</comp>

<comp id="938" class="1004" name="add_ln32_fu_938">
<pin_list>
<pin id="939" dir="0" index="0" bw="9" slack="0"/>
<pin id="940" dir="0" index="1" bw="6" slack="0"/>
<pin id="941" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln32/5 "/>
</bind>
</comp>

<comp id="945" class="1004" name="zext_ln36_3_fu_945">
<pin_list>
<pin id="946" dir="0" index="0" bw="9" slack="3"/>
<pin id="947" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln36_3/5 "/>
</bind>
</comp>

<comp id="948" class="1004" name="add_ln36_1_fu_948">
<pin_list>
<pin id="949" dir="0" index="0" bw="15" slack="0"/>
<pin id="950" dir="0" index="1" bw="9" slack="0"/>
<pin id="951" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln36_1/5 "/>
</bind>
</comp>

<comp id="954" class="1004" name="sext_ln36_fu_954">
<pin_list>
<pin id="955" dir="0" index="0" bw="16" slack="0"/>
<pin id="956" dir="1" index="1" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln36/5 "/>
</bind>
</comp>

<comp id="958" class="1004" name="trunc_ln36_fu_958">
<pin_list>
<pin id="959" dir="0" index="0" bw="16" slack="0"/>
<pin id="960" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln36/5 "/>
</bind>
</comp>

<comp id="962" class="1004" name="p_shl_fu_962">
<pin_list>
<pin id="963" dir="0" index="0" bw="22" slack="0"/>
<pin id="964" dir="0" index="1" bw="14" slack="0"/>
<pin id="965" dir="0" index="2" bw="1" slack="0"/>
<pin id="966" dir="1" index="3" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl/5 "/>
</bind>
</comp>

<comp id="970" class="1004" name="sub_ln36_1_fu_970">
<pin_list>
<pin id="971" dir="0" index="0" bw="22" slack="0"/>
<pin id="972" dir="0" index="1" bw="16" slack="0"/>
<pin id="973" dir="1" index="2" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln36_1/5 "/>
</bind>
</comp>

<comp id="976" class="1004" name="zext_ln20_fu_976">
<pin_list>
<pin id="977" dir="0" index="0" bw="5" slack="3"/>
<pin id="978" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln20/5 "/>
</bind>
</comp>

<comp id="979" class="1004" name="add_ln36_fu_979">
<pin_list>
<pin id="980" dir="0" index="0" bw="5" slack="0"/>
<pin id="981" dir="0" index="1" bw="8" slack="0"/>
<pin id="982" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln36/5 "/>
</bind>
</comp>

<comp id="985" class="1004" name="zext_ln36_4_fu_985">
<pin_list>
<pin id="986" dir="0" index="0" bw="9" slack="0"/>
<pin id="987" dir="1" index="1" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln36_4/5 "/>
</bind>
</comp>

<comp id="989" class="1004" name="add_ln36_2_fu_989">
<pin_list>
<pin id="990" dir="0" index="0" bw="22" slack="0"/>
<pin id="991" dir="0" index="1" bw="9" slack="0"/>
<pin id="992" dir="1" index="2" bw="22" slack="2"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln36_2/5 "/>
</bind>
</comp>

<comp id="995" class="1004" name="acc_6_loc_load_load_fu_995">
<pin_list>
<pin id="996" dir="0" index="0" bw="32" slack="6"/>
<pin id="997" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="acc_6_loc_load/7 "/>
</bind>
</comp>

<comp id="999" class="1004" name="zext_ln36_5_fu_999">
<pin_list>
<pin id="1000" dir="0" index="0" bw="22" slack="2"/>
<pin id="1001" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln36_5/7 "/>
</bind>
</comp>

<comp id="1003" class="1005" name="x_reg_1003">
<pin_list>
<pin id="1004" dir="0" index="0" bw="5" slack="0"/>
<pin id="1005" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="x "/>
</bind>
</comp>

<comp id="1010" class="1005" name="y_reg_1010">
<pin_list>
<pin id="1011" dir="0" index="0" bw="5" slack="0"/>
<pin id="1012" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="y "/>
</bind>
</comp>

<comp id="1017" class="1005" name="indvar_flatten6_reg_1017">
<pin_list>
<pin id="1018" dir="0" index="0" bw="10" slack="0"/>
<pin id="1019" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opset="indvar_flatten6 "/>
</bind>
</comp>

<comp id="1024" class="1005" name="oc_reg_1024">
<pin_list>
<pin id="1025" dir="0" index="0" bw="4" slack="0"/>
<pin id="1026" dir="1" index="1" bw="4" slack="0"/>
>>>>>>> b41ed44 (Initial commit)
</pin_list>
<bind>
<opset="oc "/>
</bind>
</comp>

<<<<<<< HEAD
<comp id="610" class="1005" name="sext_ln40_reg_610">
<pin_list>
<pin id="611" dir="0" index="0" bw="17" slack="2"/>
<pin id="612" dir="1" index="1" bw="17" slack="2"/>
</pin_list>
<bind>
<opset="sext_ln40 "/>
</bind>
</comp>

<comp id="615" class="1005" name="add_ln40_reg_615">
<pin_list>
<pin id="616" dir="0" index="0" bw="11" slack="4"/>
<pin id="617" dir="1" index="1" bw="11" slack="4"/>
</pin_list>
<bind>
<opset="add_ln40 "/>
</bind>
</comp>

<comp id="623" class="1005" name="add_ln11_reg_623">
<pin_list>
<pin id="624" dir="0" index="0" bw="7" slack="2"/>
<pin id="625" dir="1" index="1" bw="7" slack="2"/>
</pin_list>
<bind>
<opset="add_ln11 "/>
</bind>
</comp>

<comp id="628" class="1005" name="conv1_biases_addr_reg_628">
<pin_list>
<pin id="629" dir="0" index="0" bw="6" slack="1"/>
<pin id="630" dir="1" index="1" bw="6" slack="1"/>
=======
<comp id="1031" class="1005" name="indvar_flatten37_reg_1031">
<pin_list>
<pin id="1032" dir="0" index="0" bw="13" slack="0"/>
<pin id="1033" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opset="indvar_flatten37 "/>
</bind>
</comp>

<comp id="1038" class="1005" name="w_reg_1038">
<pin_list>
<pin id="1039" dir="0" index="0" bw="8" slack="0"/>
<pin id="1040" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opset="w "/>
</bind>
</comp>

<comp id="1045" class="1005" name="indvar_flatten84_reg_1045">
<pin_list>
<pin id="1046" dir="0" index="0" bw="16" slack="0"/>
<pin id="1047" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opset="indvar_flatten84 "/>
</bind>
</comp>

<comp id="1052" class="1005" name="h_reg_1052">
<pin_list>
<pin id="1053" dir="0" index="0" bw="8" slack="0"/>
<pin id="1054" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opset="h "/>
</bind>
</comp>

<comp id="1059" class="1005" name="indvar_flatten143_reg_1059">
<pin_list>
<pin id="1060" dir="0" index="0" bw="20" slack="0"/>
<pin id="1061" dir="1" index="1" bw="20" slack="0"/>
</pin_list>
<bind>
<opset="indvar_flatten143 "/>
</bind>
</comp>

<comp id="1066" class="1005" name="n_reg_1066">
<pin_list>
<pin id="1067" dir="0" index="0" bw="7" slack="0"/>
<pin id="1068" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opset="n "/>
</bind>
</comp>

<comp id="1073" class="1005" name="indvar_flatten214_reg_1073">
<pin_list>
<pin id="1074" dir="0" index="0" bw="22" slack="0"/>
<pin id="1075" dir="1" index="1" bw="22" slack="0"/>
</pin_list>
<bind>
<opset="indvar_flatten214 "/>
</bind>
</comp>

<comp id="1080" class="1005" name="acc_6_loc_reg_1080">
<pin_list>
<pin id="1081" dir="0" index="0" bw="32" slack="4"/>
<pin id="1082" dir="1" index="1" bw="32" slack="4"/>
</pin_list>
<bind>
<opset="acc_6_loc "/>
</bind>
</comp>

<comp id="1089" class="1005" name="conv1_biases_addr_reg_1089">
<pin_list>
<pin id="1090" dir="0" index="0" bw="6" slack="1"/>
<pin id="1091" dir="1" index="1" bw="6" slack="1"/>
>>>>>>> b41ed44 (Initial commit)
</pin_list>
<bind>
<opset="conv1_biases_addr "/>
</bind>
</comp>

<<<<<<< HEAD
<comp id="633" class="1005" name="acc_reg_633">
<pin_list>
<pin id="634" dir="0" index="0" bw="32" slack="3"/>
<pin id="635" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="acc "/>
</bind>
</comp>

<comp id="638" class="1005" name="sub_ln46_1_reg_638">
<pin_list>
<pin id="639" dir="0" index="0" bw="22" slack="1"/>
<pin id="640" dir="1" index="1" bw="22" slack="1"/>
</pin_list>
<bind>
<opset="sub_ln46_1 "/>
</bind>
</comp>

<comp id="643" class="1005" name="zext_ln12_reg_643">
<pin_list>
<pin id="644" dir="0" index="0" bw="10" slack="2"/>
<pin id="645" dir="1" index="1" bw="10" slack="2"/>
</pin_list>
<bind>
<opset="zext_ln12 "/>
</bind>
</comp>

<comp id="651" class="1005" name="add_ln12_reg_651">
<pin_list>
<pin id="652" dir="0" index="0" bw="8" slack="0"/>
<pin id="653" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opset="add_ln12 "/>
</bind>
</comp>

<comp id="656" class="1005" name="feat1_addr_reg_656">
<pin_list>
<pin id="657" dir="0" index="0" bw="22" slack="1"/>
<pin id="658" dir="1" index="1" bw="22" slack="1"/>
</pin_list>
<bind>
<opset="feat1_addr "/>
</bind>
</comp>

<comp id="661" class="1005" name="zext_ln13_reg_661">
<pin_list>
<pin id="662" dir="0" index="0" bw="10" slack="2"/>
<pin id="663" dir="1" index="1" bw="10" slack="2"/>
</pin_list>
<bind>
<opset="zext_ln13 "/>
</bind>
</comp>

<comp id="669" class="1005" name="add_ln13_reg_669">
<pin_list>
<pin id="670" dir="0" index="0" bw="8" slack="0"/>
<pin id="671" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opset="add_ln13 "/>
</bind>
</comp>

<comp id="674" class="1005" name="add_ln40_2_reg_674">
<pin_list>
<pin id="675" dir="0" index="0" bw="13" slack="1"/>
<pin id="676" dir="1" index="1" bw="13" slack="1"/>
</pin_list>
<bind>
<opset="add_ln40_2 "/>
</bind>
</comp>

<comp id="682" class="1005" name="add_ln18_reg_682">
<pin_list>
<pin id="683" dir="0" index="0" bw="4" slack="0"/>
<pin id="684" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="add_ln18 "/>
</bind>
</comp>

<comp id="687" class="1005" name="sub_ln40_reg_687">
<pin_list>
<pin id="688" dir="0" index="0" bw="16" slack="1"/>
<pin id="689" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="sub_ln40 "/>
</bind>
</comp>

<comp id="692" class="1005" name="conv1_weights_addr_reg_692">
<pin_list>
<pin id="693" dir="0" index="0" bw="13" slack="1"/>
<pin id="694" dir="1" index="1" bw="13" slack="1"/>
</pin_list>
<bind>
<opset="conv1_weights_addr "/>
</bind>
</comp>

<comp id="700" class="1005" name="add_ln29_reg_700">
<pin_list>
<pin id="701" dir="0" index="0" bw="4" slack="0"/>
<pin id="702" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="add_ln29 "/>
</bind>
</comp>

<comp id="705" class="1005" name="input_ftmap_addr_reg_705">
<pin_list>
<pin id="706" dir="0" index="0" bw="16" slack="1"/>
<pin id="707" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="input_ftmap_addr "/>
</bind>
</comp>

<comp id="710" class="1005" name="input_ftmap_load_reg_710">
<pin_list>
<pin id="711" dir="0" index="0" bw="32" slack="1"/>
<pin id="712" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="input_ftmap_load "/>
</bind>
</comp>

<comp id="715" class="1005" name="conv1_weights_load_reg_715">
<pin_list>
<pin id="716" dir="0" index="0" bw="32" slack="1"/>
<pin id="717" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="conv1_weights_load "/>
</bind>
</comp>

<comp id="720" class="1005" name="bitcast_ln40_reg_720">
<pin_list>
<pin id="721" dir="0" index="0" bw="32" slack="1"/>
<pin id="722" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="bitcast_ln40 "/>
</bind>
</comp>

<comp id="725" class="1005" name="bitcast_ln40_1_reg_725">
<pin_list>
<pin id="726" dir="0" index="0" bw="32" slack="1"/>
<pin id="727" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="bitcast_ln40_1 "/>
</bind>
</comp>

<comp id="730" class="1005" name="mul_reg_730">
<pin_list>
<pin id="731" dir="0" index="0" bw="32" slack="1"/>
<pin id="732" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mul "/>
</bind>
</comp>

<comp id="735" class="1005" name="acc_6_reg_735">
<pin_list>
<pin id="736" dir="0" index="0" bw="32" slack="1"/>
<pin id="737" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="acc_6 "/>
=======
<comp id="1094" class="1005" name="and_ln13_3_reg_1094">
<pin_list>
<pin id="1095" dir="0" index="0" bw="1" slack="1"/>
<pin id="1096" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="and_ln13_3 "/>
</bind>
</comp>

<comp id="1099" class="1005" name="or_ln14_reg_1099">
<pin_list>
<pin id="1100" dir="0" index="0" bw="1" slack="2"/>
<pin id="1101" dir="1" index="1" bw="1" slack="2"/>
</pin_list>
<bind>
<opset="or_ln14 "/>
</bind>
</comp>

<comp id="1104" class="1005" name="conv1_biases_addr_1_reg_1104">
<pin_list>
<pin id="1105" dir="0" index="0" bw="6" slack="1"/>
<pin id="1106" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="conv1_biases_addr_1 "/>
</bind>
</comp>

<comp id="1109" class="1005" name="and_ln14_2_reg_1109">
<pin_list>
<pin id="1110" dir="0" index="0" bw="1" slack="1"/>
<pin id="1111" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="and_ln14_2 "/>
</bind>
</comp>

<comp id="1115" class="1005" name="and_ln15_1_reg_1115">
<pin_list>
<pin id="1116" dir="0" index="0" bw="1" slack="1"/>
<pin id="1117" dir="1" index="1" bw="1" slack="2"/>
</pin_list>
<bind>
<opset="and_ln15_1 "/>
</bind>
</comp>

<comp id="1120" class="1005" name="p_mid117_reg_1120">
<pin_list>
<pin id="1121" dir="0" index="0" bw="6" slack="1"/>
<pin id="1122" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="p_mid117 "/>
</bind>
</comp>

<comp id="1125" class="1005" name="select_ln18_1_reg_1125">
<pin_list>
<pin id="1126" dir="0" index="0" bw="6" slack="3"/>
<pin id="1127" dir="1" index="1" bw="6" slack="3"/>
</pin_list>
<bind>
<opset="select_ln18_1 "/>
</bind>
</comp>

<comp id="1133" class="1005" name="select_ln19_reg_1133">
<pin_list>
<pin id="1134" dir="0" index="0" bw="5" slack="3"/>
<pin id="1135" dir="1" index="1" bw="5" slack="3"/>
</pin_list>
<bind>
<opset="select_ln19 "/>
</bind>
</comp>

<comp id="1139" class="1005" name="select_ln19_3_reg_1139">
<pin_list>
<pin id="1140" dir="0" index="0" bw="9" slack="3"/>
<pin id="1141" dir="1" index="1" bw="9" slack="3"/>
</pin_list>
<bind>
<opset="select_ln19_3 "/>
</bind>
</comp>

<comp id="1145" class="1005" name="select_ln15_3_reg_1145">
<pin_list>
<pin id="1146" dir="0" index="0" bw="32" slack="1"/>
<pin id="1147" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="select_ln15_3 "/>
</bind>
</comp>

<comp id="1150" class="1005" name="conv1_biases_addr_2_reg_1150">
<pin_list>
<pin id="1151" dir="0" index="0" bw="6" slack="1"/>
<pin id="1152" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="conv1_biases_addr_2 "/>
</bind>
</comp>

<comp id="1155" class="1005" name="select_ln15_1_reg_1155">
<pin_list>
<pin id="1156" dir="0" index="0" bw="8" slack="1"/>
<pin id="1157" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="select_ln15_1 "/>
</bind>
</comp>

<comp id="1161" class="1005" name="select_ln18_2_reg_1161">
<pin_list>
<pin id="1162" dir="0" index="0" bw="32" slack="1"/>
<pin id="1163" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="select_ln18_2 "/>
</bind>
</comp>

<comp id="1166" class="1005" name="add_ln32_reg_1166">
<pin_list>
<pin id="1167" dir="0" index="0" bw="10" slack="1"/>
<pin id="1168" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="add_ln32 "/>
</bind>
</comp>

<comp id="1171" class="1005" name="add_ln36_2_reg_1171">
<pin_list>
<pin id="1172" dir="0" index="0" bw="22" slack="2"/>
<pin id="1173" dir="1" index="1" bw="22" slack="2"/>
</pin_list>
<bind>
<opset="add_ln36_2 "/>
</bind>
</comp>

<comp id="1176" class="1004" name="grp_fu_1176">
<pin_list>
<pin id="1177" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="1178" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="1179" dir="1" index="2" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="fadd(9) " fcode="fadd"/>
<opset="acc/6 "/>
</bind>
</comp>

<comp id="1180" class="1004" name="grp_fu_1180">
<pin_list>
<pin id="1181" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="1182" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="1183" dir="1" index="2" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="mul/3 "/>
>>>>>>> b41ed44 (Initial commit)
</bind>
</comp>

</comp_list>

<net_list>
<<<<<<< HEAD
<net id="87"><net_src comp="8" pin="0"/><net_sink comp="84" pin=0"/></net>

<net id="93"><net_src comp="4" pin="0"/><net_sink comp="88" pin=0"/></net>

<net id="94"><net_src comp="34" pin="0"/><net_sink comp="88" pin=1"/></net>

<net id="100"><net_src comp="88" pin="3"/><net_sink comp="95" pin=0"/></net>

<net id="106"><net_src comp="6" pin="0"/><net_sink comp="101" pin=0"/></net>

<net id="107"><net_src comp="34" pin="0"/><net_sink comp="101" pin=1"/></net>

<net id="118"><net_src comp="2" pin="0"/><net_sink comp="113" pin=0"/></net>

<net id="119"><net_src comp="34" pin="0"/><net_sink comp="113" pin=1"/></net>

<net id="125"><net_src comp="0" pin="0"/><net_sink comp="120" pin=0"/></net>

<net id="126"><net_src comp="34" pin="0"/><net_sink comp="120" pin=1"/></net>

<net id="132"><net_src comp="120" pin="3"/><net_sink comp="127" pin=0"/></net>

<net id="138"><net_src comp="113" pin="3"/><net_sink comp="133" pin=0"/></net>

<net id="142"><net_src comp="24" pin="0"/><net_sink comp="139" pin=0"/></net>

<net id="149"><net_src comp="139" pin="1"/><net_sink comp="143" pin=2"/></net>

<net id="150"><net_src comp="143" pin="4"/><net_sink comp="139" pin=0"/></net>

<net id="154"><net_src comp="24" pin="0"/><net_sink comp="151" pin=0"/></net>

<net id="161"><net_src comp="151" pin="1"/><net_sink comp="155" pin=2"/></net>

<net id="165"><net_src comp="56" pin="0"/><net_sink comp="162" pin=0"/></net>

<net id="172"><net_src comp="162" pin="1"/><net_sink comp="166" pin=0"/></net>

<net id="182"><net_src comp="176" pin="4"/><net_sink comp="108" pin=1"/></net>

<net id="183"><net_src comp="176" pin="4"/><net_sink comp="173" pin=0"/></net>

<net id="187"><net_src comp="56" pin="0"/><net_sink comp="184" pin=0"/></net>

<net id="194"><net_src comp="184" pin="1"/><net_sink comp="188" pin=0"/></net>

<net id="198"><net_src comp="195" pin="1"/><net_sink comp="176" pin=2"/></net>

<net id="205"><net_src comp="173" pin="1"/><net_sink comp="199" pin=0"/></net>

<net id="206"><net_src comp="199" pin="4"/><net_sink comp="195" pin=0"/></net>

<net id="211"><net_src comp="195" pin="1"/><net_sink comp="207" pin=0"/></net>

<net id="220"><net_src comp="20" pin="0"/><net_sink comp="216" pin=0"/></net>

<net id="227"><net_src comp="221" pin="1"/><net_sink comp="224" pin=0"/></net>

<net id="228"><net_src comp="224" pin="1"/><net_sink comp="88" pin=2"/></net>

<net id="232"><net_src comp="221" pin="1"/><net_sink comp="229" pin=0"/></net>

<net id="236"><net_src comp="221" pin="1"/><net_sink comp="233" pin=0"/></net>

<net id="242"><net_src comp="22" pin="0"/><net_sink comp="237" pin=0"/></net>

<net id="243"><net_src comp="221" pin="1"/><net_sink comp="237" pin=1"/></net>

<net id="244"><net_src comp="24" pin="0"/><net_sink comp="237" pin=2"/></net>

<net id="248"><net_src comp="237" pin="3"/><net_sink comp="245" pin=0"/></net>

<net id="253"><net_src comp="245" pin="1"/><net_sink comp="249" pin=0"/></net>

<net id="254"><net_src comp="233" pin="1"/><net_sink comp="249" pin=1"/></net>

<net id="258"><net_src comp="249" pin="2"/><net_sink comp="255" pin=0"/></net>

<net id="264"><net_src comp="26" pin="0"/><net_sink comp="259" pin=0"/></net>

<net id="265"><net_src comp="221" pin="1"/><net_sink comp="259" pin=1"/></net>

<net id="266"><net_src comp="28" pin="0"/><net_sink comp="259" pin=2"/></net>

<net id="270"><net_src comp="259" pin="3"/><net_sink comp="267" pin=0"/></net>

<net id="275"><net_src comp="267" pin="1"/><net_sink comp="271" pin=0"/></net>

<net id="276"><net_src comp="229" pin="1"/><net_sink comp="271" pin=1"/></net>

<net id="281"><net_src comp="221" pin="1"/><net_sink comp="277" pin=0"/></net>

<net id="282"><net_src comp="30" pin="0"/><net_sink comp="277" pin=1"/></net>

<net id="287"><net_src comp="221" pin="1"/><net_sink comp="283" pin=0"/></net>

<net id="288"><net_src comp="32" pin="0"/><net_sink comp="283" pin=1"/></net>

<net id="292"><net_src comp="95" pin="3"/><net_sink comp="289" pin=0"/></net>

<net id="296"><net_src comp="143" pin="4"/><net_sink comp="293" pin=0"/></net>

<net id="301"><net_src comp="293" pin="1"/><net_sink comp="297" pin=1"/></net>

<net id="305"><net_src comp="297" pin="2"/><net_sink comp="302" pin=0"/></net>

<net id="309"><net_src comp="297" pin="2"/><net_sink comp="306" pin=0"/></net>

<net id="315"><net_src comp="44" pin="0"/><net_sink comp="310" pin=0"/></net>

<net id="316"><net_src comp="306" pin="1"/><net_sink comp="310" pin=1"/></net>

<net id="317"><net_src comp="24" pin="0"/><net_sink comp="310" pin=2"/></net>

<net id="322"><net_src comp="310" pin="3"/><net_sink comp="318" pin=0"/></net>

<net id="323"><net_src comp="302" pin="1"/><net_sink comp="318" pin=1"/></net>

<net id="327"><net_src comp="143" pin="4"/><net_sink comp="324" pin=0"/></net>

<net id="332"><net_src comp="143" pin="4"/><net_sink comp="328" pin=0"/></net>

<net id="333"><net_src comp="46" pin="0"/><net_sink comp="328" pin=1"/></net>

<net id="338"><net_src comp="143" pin="4"/><net_sink comp="334" pin=0"/></net>

<net id="339"><net_src comp="48" pin="0"/><net_sink comp="334" pin=1"/></net>

<net id="347"><net_src comp="155" pin="4"/><net_sink comp="344" pin=0"/></net>

<net id="352"><net_src comp="344" pin="1"/><net_sink comp="348" pin=1"/></net>

<net id="356"><net_src comp="348" pin="2"/><net_sink comp="353" pin=0"/></net>

<net id="357"><net_src comp="353" pin="1"/><net_sink comp="101" pin=2"/></net>

<net id="361"><net_src comp="155" pin="4"/><net_sink comp="358" pin=0"/></net>

<net id="366"><net_src comp="155" pin="4"/><net_sink comp="362" pin=0"/></net>

<net id="367"><net_src comp="46" pin="0"/><net_sink comp="362" pin=1"/></net>

<net id="372"><net_src comp="155" pin="4"/><net_sink comp="368" pin=0"/></net>

<net id="373"><net_src comp="48" pin="0"/><net_sink comp="368" pin=1"/></net>

<net id="377"><net_src comp="166" pin="4"/><net_sink comp="374" pin=0"/></net>

<net id="382"><net_src comp="374" pin="1"/><net_sink comp="378" pin=1"/></net>

<net id="386"><net_src comp="378" pin="2"/><net_sink comp="383" pin=0"/></net>

<net id="390"><net_src comp="378" pin="2"/><net_sink comp="387" pin=0"/></net>

<net id="396"><net_src comp="58" pin="0"/><net_sink comp="391" pin=0"/></net>

<net id="397"><net_src comp="387" pin="1"/><net_sink comp="391" pin=1"/></net>

<net id="398"><net_src comp="28" pin="0"/><net_sink comp="391" pin=2"/></net>

<net id="403"><net_src comp="391" pin="3"/><net_sink comp="399" pin=0"/></net>

<net id="404"><net_src comp="383" pin="1"/><net_sink comp="399" pin=1"/></net>

<net id="409"><net_src comp="166" pin="4"/><net_sink comp="405" pin=0"/></net>

<net id="410"><net_src comp="60" pin="0"/><net_sink comp="405" pin=1"/></net>

<net id="415"><net_src comp="166" pin="4"/><net_sink comp="411" pin=0"/></net>

<net id="416"><net_src comp="62" pin="0"/><net_sink comp="411" pin=1"/></net>

<net id="421"><net_src comp="166" pin="4"/><net_sink comp="417" pin=0"/></net>

<net id="422"><net_src comp="68" pin="0"/><net_sink comp="417" pin=1"/></net>

<net id="426"><net_src comp="417" pin="2"/><net_sink comp="423" pin=0"/></net>

<net id="431"><net_src comp="423" pin="1"/><net_sink comp="427" pin=0"/></net>

<net id="437"><net_src comp="70" pin="0"/><net_sink comp="432" pin=0"/></net>

<net id="438"><net_src comp="427" pin="2"/><net_sink comp="432" pin=1"/></net>

<net id="439"><net_src comp="72" pin="0"/><net_sink comp="432" pin=2"/></net>

<net id="444"><net_src comp="427" pin="2"/><net_sink comp="440" pin=0"/></net>

<net id="445"><net_src comp="74" pin="0"/><net_sink comp="440" pin=1"/></net>

<net id="449"><net_src comp="417" pin="2"/><net_sink comp="446" pin=0"/></net>

<net id="454"><net_src comp="446" pin="1"/><net_sink comp="450" pin=0"/></net>

<net id="455"><net_src comp="139" pin="1"/><net_sink comp="450" pin=1"/></net>

<net id="461"><net_src comp="432" pin="3"/><net_sink comp="456" pin=0"/></net>

<net id="462"><net_src comp="24" pin="0"/><net_sink comp="456" pin=1"/></net>

<net id="463"><net_src comp="76" pin="0"/><net_sink comp="456" pin=2"/></net>

<net id="468"><net_src comp="432" pin="3"/><net_sink comp="464" pin=0"/></net>

<net id="469"><net_src comp="440" pin="2"/><net_sink comp="464" pin=1"/></net>

<net id="475"><net_src comp="464" pin="2"/><net_sink comp="470" pin=0"/></net>

<net id="476"><net_src comp="456" pin="3"/><net_sink comp="470" pin=1"/></net>

<net id="477"><net_src comp="450" pin="2"/><net_sink comp="470" pin=2"/></net>

<net id="481"><net_src comp="470" pin="3"/><net_sink comp="478" pin=0"/></net>

<net id="487"><net_src comp="78" pin="0"/><net_sink comp="482" pin=0"/></net>

<net id="488"><net_src comp="470" pin="3"/><net_sink comp="482" pin=1"/></net>

<net id="489"><net_src comp="24" pin="0"/><net_sink comp="482" pin=2"/></net>

<net id="494"><net_src comp="482" pin="3"/><net_sink comp="490" pin=0"/></net>

<net id="495"><net_src comp="478" pin="1"/><net_sink comp="490" pin=1"/></net>

<net id="499"><net_src comp="188" pin="4"/><net_sink comp="496" pin=0"/></net>

<net id="504"><net_src comp="496" pin="1"/><net_sink comp="500" pin=1"/></net>

<net id="508"><net_src comp="500" pin="2"/><net_sink comp="505" pin=0"/></net>

<net id="509"><net_src comp="505" pin="1"/><net_sink comp="113" pin=2"/></net>

<net id="514"><net_src comp="188" pin="4"/><net_sink comp="510" pin=0"/></net>

<net id="515"><net_src comp="60" pin="0"/><net_sink comp="510" pin=1"/></net>

<net id="520"><net_src comp="188" pin="4"/><net_sink comp="516" pin=0"/></net>

<net id="521"><net_src comp="62" pin="0"/><net_sink comp="516" pin=1"/></net>

<net id="526"><net_src comp="188" pin="4"/><net_sink comp="522" pin=0"/></net>

<net id="527"><net_src comp="68" pin="0"/><net_sink comp="522" pin=1"/></net>

<net id="531"><net_src comp="522" pin="2"/><net_sink comp="528" pin=0"/></net>

<net id="536"><net_src comp="528" pin="1"/><net_sink comp="532" pin=0"/></net>

<net id="542"><net_src comp="70" pin="0"/><net_sink comp="537" pin=0"/></net>

<net id="543"><net_src comp="532" pin="2"/><net_sink comp="537" pin=1"/></net>

<net id="544"><net_src comp="72" pin="0"/><net_sink comp="537" pin=2"/></net>

<net id="549"><net_src comp="532" pin="2"/><net_sink comp="545" pin=0"/></net>

<net id="550"><net_src comp="74" pin="0"/><net_sink comp="545" pin=1"/></net>

<net id="556"><net_src comp="70" pin="0"/><net_sink comp="551" pin=0"/></net>

<net id="557"><net_src comp="532" pin="2"/><net_sink comp="551" pin=1"/></net>

<net id="558"><net_src comp="72" pin="0"/><net_sink comp="551" pin=2"/></net>

<net id="564"><net_src comp="551" pin="3"/><net_sink comp="559" pin=0"/></net>

<net id="565"><net_src comp="80" pin="0"/><net_sink comp="559" pin=1"/></net>

<net id="566"><net_src comp="74" pin="0"/><net_sink comp="559" pin=2"/></net>

<net id="571"><net_src comp="537" pin="3"/><net_sink comp="567" pin=0"/></net>

<net id="572"><net_src comp="545" pin="2"/><net_sink comp="567" pin=1"/></net>

<net id="578"><net_src comp="567" pin="2"/><net_sink comp="573" pin=0"/></net>

<net id="579"><net_src comp="559" pin="3"/><net_sink comp="573" pin=1"/></net>

<net id="580"><net_src comp="532" pin="2"/><net_sink comp="573" pin=2"/></net>

<net id="584"><net_src comp="573" pin="3"/><net_sink comp="581" pin=0"/></net>

<net id="589"><net_src comp="581" pin="1"/><net_sink comp="585" pin=1"/></net>

<net id="593"><net_src comp="585" pin="2"/><net_sink comp="590" pin=0"/></net>

<net id="594"><net_src comp="590" pin="1"/><net_sink comp="120" pin=2"/></net>

<net id="598"><net_src comp="595" pin="1"/><net_sink comp="212" pin=0"/></net>

<net id="602"><net_src comp="599" pin="1"/><net_sink comp="212" pin=1"/></net>

<net id="606"><net_src comp="84" pin="1"/><net_sink comp="603" pin=0"/></net>

<net id="607"><net_src comp="603" pin="1"/><net_sink comp="216" pin=1"/></net>

<net id="608"><net_src comp="603" pin="1"/><net_sink comp="221" pin=0"/></net>

<net id="609"><net_src comp="603" pin="1"/><net_sink comp="340" pin=1"/></net>

<net id="613"><net_src comp="255" pin="1"/><net_sink comp="610" pin=0"/></net>

<net id="614"><net_src comp="610" pin="1"/><net_sink comp="297" pin=0"/></net>

<net id="618"><net_src comp="271" pin="2"/><net_sink comp="615" pin=0"/></net>

<net id="619"><net_src comp="615" pin="1"/><net_sink comp="378" pin=0"/></net>

<net id="626"><net_src comp="283" pin="2"/><net_sink comp="623" pin=0"/></net>

<net id="627"><net_src comp="623" pin="1"/><net_sink comp="340" pin=0"/></net>

<net id="631"><net_src comp="88" pin="3"/><net_sink comp="628" pin=0"/></net>

<net id="632"><net_src comp="628" pin="1"/><net_sink comp="95" pin=0"/></net>

<net id="636"><net_src comp="289" pin="1"/><net_sink comp="633" pin=0"/></net>

<net id="637"><net_src comp="633" pin="1"/><net_sink comp="176" pin=0"/></net>

<net id="641"><net_src comp="318" pin="2"/><net_sink comp="638" pin=0"/></net>

<net id="642"><net_src comp="638" pin="1"/><net_sink comp="348" pin=0"/></net>

<net id="646"><net_src comp="324" pin="1"/><net_sink comp="643" pin=0"/></net>

<net id="647"><net_src comp="643" pin="1"/><net_sink comp="427" pin=1"/></net>

<net id="654"><net_src comp="334" pin="2"/><net_sink comp="651" pin=0"/></net>

<net id="655"><net_src comp="651" pin="1"/><net_sink comp="143" pin=0"/></net>

<net id="659"><net_src comp="101" pin="3"/><net_sink comp="656" pin=0"/></net>

<net id="660"><net_src comp="656" pin="1"/><net_sink comp="108" pin=0"/></net>

<net id="664"><net_src comp="358" pin="1"/><net_sink comp="661" pin=0"/></net>

<net id="665"><net_src comp="661" pin="1"/><net_sink comp="532" pin=1"/></net>

<net id="672"><net_src comp="368" pin="2"/><net_sink comp="669" pin=0"/></net>

<net id="673"><net_src comp="669" pin="1"/><net_sink comp="155" pin=0"/></net>

<net id="677"><net_src comp="399" pin="2"/><net_sink comp="674" pin=0"/></net>

<net id="678"><net_src comp="674" pin="1"/><net_sink comp="500" pin=0"/></net>

<net id="685"><net_src comp="411" pin="2"/><net_sink comp="682" pin=0"/></net>

<net id="686"><net_src comp="682" pin="1"/><net_sink comp="166" pin=2"/></net>

<net id="690"><net_src comp="490" pin="2"/><net_sink comp="687" pin=0"/></net>

<net id="691"><net_src comp="687" pin="1"/><net_sink comp="585" pin=0"/></net>

<net id="695"><net_src comp="113" pin="3"/><net_sink comp="692" pin=0"/></net>

<net id="696"><net_src comp="692" pin="1"/><net_sink comp="133" pin=0"/></net>

<net id="703"><net_src comp="516" pin="2"/><net_sink comp="700" pin=0"/></net>

<net id="704"><net_src comp="700" pin="1"/><net_sink comp="188" pin=2"/></net>

<net id="708"><net_src comp="120" pin="3"/><net_sink comp="705" pin=0"/></net>

<net id="709"><net_src comp="705" pin="1"/><net_sink comp="127" pin=0"/></net>

<net id="713"><net_src comp="127" pin="3"/><net_sink comp="710" pin=0"/></net>

<net id="714"><net_src comp="710" pin="1"/><net_sink comp="595" pin=0"/></net>

<net id="718"><net_src comp="133" pin="3"/><net_sink comp="715" pin=0"/></net>

<net id="719"><net_src comp="715" pin="1"/><net_sink comp="599" pin=0"/></net>

<net id="723"><net_src comp="595" pin="1"/><net_sink comp="720" pin=0"/></net>

<net id="724"><net_src comp="720" pin="1"/><net_sink comp="212" pin=0"/></net>

<net id="728"><net_src comp="599" pin="1"/><net_sink comp="725" pin=0"/></net>

<net id="729"><net_src comp="725" pin="1"/><net_sink comp="212" pin=1"/></net>

<net id="733"><net_src comp="212" pin="2"/><net_sink comp="730" pin=0"/></net>

<net id="734"><net_src comp="730" pin="1"/><net_sink comp="207" pin=1"/></net>

<net id="738"><net_src comp="207" pin="2"/><net_sink comp="735" pin=0"/></net>

<net id="739"><net_src comp="735" pin="1"/><net_sink comp="199" pin=2"/></net>
=======
<net id="107"><net_src comp="8" pin="0"/><net_sink comp="104" pin=0"/></net>

<net id="111"><net_src comp="8" pin="0"/><net_sink comp="108" pin=0"/></net>

<net id="115"><net_src comp="8" pin="0"/><net_sink comp="112" pin=0"/></net>

<net id="119"><net_src comp="8" pin="0"/><net_sink comp="116" pin=0"/></net>

<net id="123"><net_src comp="8" pin="0"/><net_sink comp="120" pin=0"/></net>

<net id="127"><net_src comp="8" pin="0"/><net_sink comp="124" pin=0"/></net>

<net id="131"><net_src comp="8" pin="0"/><net_sink comp="128" pin=0"/></net>

<net id="135"><net_src comp="8" pin="0"/><net_sink comp="132" pin=0"/></net>

<net id="139"><net_src comp="8" pin="0"/><net_sink comp="136" pin=0"/></net>

<net id="143"><net_src comp="8" pin="0"/><net_sink comp="140" pin=0"/></net>

<net id="147"><net_src comp="8" pin="0"/><net_sink comp="144" pin=0"/></net>

<net id="151"><net_src comp="10" pin="0"/><net_sink comp="148" pin=0"/></net>

<net id="157"><net_src comp="4" pin="0"/><net_sink comp="152" pin=0"/></net>

<net id="158"><net_src comp="48" pin="0"/><net_sink comp="152" pin=1"/></net>

<net id="168"><net_src comp="152" pin="3"/><net_sink comp="159" pin=2"/></net>

<net id="174"><net_src comp="4" pin="0"/><net_sink comp="169" pin=0"/></net>

<net id="175"><net_src comp="48" pin="0"/><net_sink comp="169" pin=1"/></net>

<net id="176"><net_src comp="169" pin="3"/><net_sink comp="159" pin=0"/></net>

<net id="182"><net_src comp="4" pin="0"/><net_sink comp="177" pin=0"/></net>

<net id="183"><net_src comp="48" pin="0"/><net_sink comp="177" pin=1"/></net>

<net id="184"><net_src comp="177" pin="3"/><net_sink comp="159" pin=0"/></net>

<net id="190"><net_src comp="6" pin="0"/><net_sink comp="185" pin=0"/></net>

<net id="191"><net_src comp="48" pin="0"/><net_sink comp="185" pin=1"/></net>

<net id="197"><net_src comp="185" pin="3"/><net_sink comp="192" pin=0"/></net>

<net id="209"><net_src comp="84" pin="0"/><net_sink comp="198" pin=0"/></net>

<net id="210"><net_src comp="2" pin="0"/><net_sink comp="198" pin=4"/></net>

<net id="211"><net_src comp="0" pin="0"/><net_sink comp="198" pin=7"/></net>

<net id="216"><net_src comp="22" pin="0"/><net_sink comp="212" pin=0"/></net>

<net id="221"><net_src comp="24" pin="0"/><net_sink comp="217" pin=0"/></net>

<net id="226"><net_src comp="26" pin="0"/><net_sink comp="222" pin=0"/></net>

<net id="231"><net_src comp="28" pin="0"/><net_sink comp="227" pin=0"/></net>

<net id="236"><net_src comp="30" pin="0"/><net_sink comp="232" pin=0"/></net>

<net id="241"><net_src comp="28" pin="0"/><net_sink comp="237" pin=0"/></net>

<net id="246"><net_src comp="32" pin="0"/><net_sink comp="242" pin=0"/></net>

<net id="251"><net_src comp="34" pin="0"/><net_sink comp="247" pin=0"/></net>

<net id="256"><net_src comp="36" pin="0"/><net_sink comp="252" pin=0"/></net>

<net id="261"><net_src comp="38" pin="0"/><net_sink comp="257" pin=0"/></net>

<net id="266"><net_src comp="38" pin="0"/><net_sink comp="262" pin=0"/></net>

<net id="285"><net_src comp="276" pin="1"/><net_sink comp="282" pin=0"/></net>

<net id="289"><net_src comp="273" pin="1"/><net_sink comp="286" pin=0"/></net>

<net id="293"><net_src comp="270" pin="1"/><net_sink comp="290" pin=0"/></net>

<net id="298"><net_src comp="290" pin="1"/><net_sink comp="294" pin=0"/></net>

<net id="299"><net_src comp="282" pin="1"/><net_sink comp="294" pin=1"/></net>

<net id="303"><net_src comp="267" pin="1"/><net_sink comp="300" pin=0"/></net>

<net id="308"><net_src comp="300" pin="1"/><net_sink comp="304" pin=0"/></net>

<net id="309"><net_src comp="286" pin="1"/><net_sink comp="304" pin=1"/></net>

<net id="314"><net_src comp="279" pin="1"/><net_sink comp="310" pin=0"/></net>

<net id="315"><net_src comp="40" pin="0"/><net_sink comp="310" pin=1"/></net>

<net id="320"><net_src comp="279" pin="1"/><net_sink comp="316" pin=0"/></net>

<net id="321"><net_src comp="42" pin="0"/><net_sink comp="316" pin=1"/></net>

<net id="341"><net_src comp="276" pin="1"/><net_sink comp="337" pin=0"/></net>

<net id="342"><net_src comp="44" pin="0"/><net_sink comp="337" pin=1"/></net>

<net id="347"><net_src comp="334" pin="1"/><net_sink comp="343" pin=0"/></net>

<net id="348"><net_src comp="46" pin="0"/><net_sink comp="343" pin=1"/></net>

<net id="354"><net_src comp="343" pin="2"/><net_sink comp="349" pin=0"/></net>

<net id="355"><net_src comp="28" pin="0"/><net_sink comp="349" pin=1"/></net>

<net id="356"><net_src comp="273" pin="1"/><net_sink comp="349" pin=2"/></net>

<net id="360"><net_src comp="337" pin="2"/><net_sink comp="357" pin=0"/></net>

<net id="366"><net_src comp="343" pin="2"/><net_sink comp="361" pin=0"/></net>

<net id="367"><net_src comp="357" pin="1"/><net_sink comp="361" pin=1"/></net>

<net id="368"><net_src comp="282" pin="1"/><net_sink comp="361" pin=2"/></net>

<net id="374"><net_src comp="343" pin="2"/><net_sink comp="369" pin=0"/></net>

<net id="375"><net_src comp="357" pin="1"/><net_sink comp="369" pin=1"/></net>

<net id="376"><net_src comp="294" pin="2"/><net_sink comp="369" pin=2"/></net>

<net id="380"><net_src comp="369" pin="3"/><net_sink comp="377" pin=0"/></net>

<net id="381"><net_src comp="377" pin="1"/><net_sink comp="152" pin=2"/></net>

<net id="387"><net_src comp="343" pin="2"/><net_sink comp="382" pin=0"/></net>

<net id="388"><net_src comp="50" pin="0"/><net_sink comp="382" pin=1"/></net>

<net id="389"><net_src comp="304" pin="2"/><net_sink comp="382" pin=2"/></net>

<net id="394"><net_src comp="343" pin="2"/><net_sink comp="390" pin=0"/></net>

<net id="395"><net_src comp="52" pin="0"/><net_sink comp="390" pin=1"/></net>

<net id="400"><net_src comp="322" pin="1"/><net_sink comp="396" pin=0"/></net>

<net id="401"><net_src comp="54" pin="0"/><net_sink comp="396" pin=1"/></net>

<net id="406"><net_src comp="396" pin="2"/><net_sink comp="402" pin=0"/></net>

<net id="407"><net_src comp="390" pin="2"/><net_sink comp="402" pin=1"/></net>

<net id="412"><net_src comp="325" pin="1"/><net_sink comp="408" pin=0"/></net>

<net id="413"><net_src comp="56" pin="0"/><net_sink comp="408" pin=1"/></net>

<net id="418"><net_src comp="408" pin="2"/><net_sink comp="414" pin=0"/></net>

<net id="419"><net_src comp="390" pin="2"/><net_sink comp="414" pin=1"/></net>

<net id="424"><net_src comp="328" pin="1"/><net_sink comp="420" pin=0"/></net>

<net id="425"><net_src comp="58" pin="0"/><net_sink comp="420" pin=1"/></net>

<net id="430"><net_src comp="420" pin="2"/><net_sink comp="426" pin=0"/></net>

<net id="431"><net_src comp="390" pin="2"/><net_sink comp="426" pin=1"/></net>

<net id="436"><net_src comp="331" pin="1"/><net_sink comp="432" pin=0"/></net>

<net id="437"><net_src comp="60" pin="0"/><net_sink comp="432" pin=1"/></net>

<net id="442"><net_src comp="432" pin="2"/><net_sink comp="438" pin=0"/></net>

<net id="443"><net_src comp="390" pin="2"/><net_sink comp="438" pin=1"/></net>

<net id="449"><net_src comp="343" pin="2"/><net_sink comp="444" pin=0"/></net>

<net id="450"><net_src comp="337" pin="2"/><net_sink comp="444" pin=1"/></net>

<net id="451"><net_src comp="276" pin="1"/><net_sink comp="444" pin=2"/></net>

<net id="456"><net_src comp="349" pin="3"/><net_sink comp="452" pin=0"/></net>

<net id="457"><net_src comp="62" pin="0"/><net_sink comp="452" pin=1"/></net>

<net id="462"><net_src comp="438" pin="2"/><net_sink comp="458" pin=0"/></net>

<net id="463"><net_src comp="343" pin="2"/><net_sink comp="458" pin=1"/></net>

<net id="469"><net_src comp="438" pin="2"/><net_sink comp="464" pin=0"/></net>

<net id="470"><net_src comp="452" pin="2"/><net_sink comp="464" pin=1"/></net>

<net id="471"><net_src comp="349" pin="3"/><net_sink comp="464" pin=2"/></net>

<net id="475"><net_src comp="464" pin="3"/><net_sink comp="472" pin=0"/></net>

<net id="479"><net_src comp="361" pin="3"/><net_sink comp="476" pin=0"/></net>

<net id="480"><net_src comp="476" pin="1"/><net_sink comp="169" pin=2"/></net>

<net id="486"><net_src comp="438" pin="2"/><net_sink comp="481" pin=0"/></net>

<net id="487"><net_src comp="361" pin="3"/><net_sink comp="481" pin=1"/></net>

<net id="488"><net_src comp="369" pin="3"/><net_sink comp="481" pin=2"/></net>

<net id="492"><net_src comp="452" pin="2"/><net_sink comp="489" pin=0"/></net>

<net id="498"><net_src comp="438" pin="2"/><net_sink comp="493" pin=0"/></net>

<net id="499"><net_src comp="489" pin="1"/><net_sink comp="493" pin=1"/></net>

<net id="500"><net_src comp="382" pin="3"/><net_sink comp="493" pin=2"/></net>

<net id="505"><net_src comp="432" pin="2"/><net_sink comp="501" pin=0"/></net>

<net id="506"><net_src comp="52" pin="0"/><net_sink comp="501" pin=1"/></net>

<net id="511"><net_src comp="343" pin="2"/><net_sink comp="507" pin=0"/></net>

<net id="512"><net_src comp="501" pin="2"/><net_sink comp="507" pin=1"/></net>

<net id="517"><net_src comp="402" pin="2"/><net_sink comp="513" pin=0"/></net>

<net id="518"><net_src comp="507" pin="2"/><net_sink comp="513" pin=1"/></net>

<net id="523"><net_src comp="414" pin="2"/><net_sink comp="519" pin=0"/></net>

<net id="524"><net_src comp="507" pin="2"/><net_sink comp="519" pin=1"/></net>

<net id="529"><net_src comp="426" pin="2"/><net_sink comp="525" pin=0"/></net>

<net id="530"><net_src comp="507" pin="2"/><net_sink comp="525" pin=1"/></net>

<net id="535"><net_src comp="525" pin="2"/><net_sink comp="531" pin=0"/></net>

<net id="536"><net_src comp="438" pin="2"/><net_sink comp="531" pin=1"/></net>

<net id="541"><net_src comp="531" pin="2"/><net_sink comp="537" pin=0"/></net>

<net id="542"><net_src comp="343" pin="2"/><net_sink comp="537" pin=1"/></net>

<net id="548"><net_src comp="537" pin="2"/><net_sink comp="543" pin=0"/></net>

<net id="549"><net_src comp="34" pin="0"/><net_sink comp="543" pin=1"/></net>

<net id="550"><net_src comp="270" pin="1"/><net_sink comp="543" pin=2"/></net>

<net id="556"><net_src comp="525" pin="2"/><net_sink comp="551" pin=0"/></net>

<net id="557"><net_src comp="361" pin="3"/><net_sink comp="551" pin=1"/></net>

<net id="558"><net_src comp="481" pin="3"/><net_sink comp="551" pin=2"/></net>

<net id="564"><net_src comp="525" pin="2"/><net_sink comp="559" pin=0"/></net>

<net id="565"><net_src comp="472" pin="1"/><net_sink comp="559" pin=1"/></net>

<net id="566"><net_src comp="493" pin="3"/><net_sink comp="559" pin=2"/></net>

<net id="571"><net_src comp="525" pin="2"/><net_sink comp="567" pin=0"/></net>

<net id="572"><net_src comp="52" pin="0"/><net_sink comp="567" pin=1"/></net>

<net id="577"><net_src comp="513" pin="2"/><net_sink comp="573" pin=0"/></net>

<net id="578"><net_src comp="567" pin="2"/><net_sink comp="573" pin=1"/></net>

<net id="583"><net_src comp="519" pin="2"/><net_sink comp="579" pin=0"/></net>

<net id="584"><net_src comp="567" pin="2"/><net_sink comp="579" pin=1"/></net>

<net id="589"><net_src comp="543" pin="3"/><net_sink comp="585" pin=0"/></net>

<net id="590"><net_src comp="64" pin="0"/><net_sink comp="585" pin=1"/></net>

<net id="595"><net_src comp="579" pin="2"/><net_sink comp="591" pin=0"/></net>

<net id="596"><net_src comp="525" pin="2"/><net_sink comp="591" pin=1"/></net>

<net id="601"><net_src comp="591" pin="2"/><net_sink comp="597" pin=0"/></net>

<net id="602"><net_src comp="458" pin="2"/><net_sink comp="597" pin=1"/></net>

<net id="608"><net_src comp="597" pin="2"/><net_sink comp="603" pin=0"/></net>

<net id="609"><net_src comp="38" pin="0"/><net_sink comp="603" pin=1"/></net>

<net id="610"><net_src comp="267" pin="1"/><net_sink comp="603" pin=2"/></net>

<net id="614"><net_src comp="585" pin="2"/><net_sink comp="611" pin=0"/></net>

<net id="619"><net_src comp="611" pin="1"/><net_sink comp="615" pin=0"/></net>

<net id="620"><net_src comp="361" pin="3"/><net_sink comp="615" pin=1"/></net>

<net id="626"><net_src comp="579" pin="2"/><net_sink comp="621" pin=0"/></net>

<net id="627"><net_src comp="615" pin="2"/><net_sink comp="621" pin=1"/></net>

<net id="628"><net_src comp="551" pin="3"/><net_sink comp="621" pin=2"/></net>

<net id="634"><net_src comp="579" pin="2"/><net_sink comp="629" pin=0"/></net>

<net id="635"><net_src comp="472" pin="1"/><net_sink comp="629" pin=1"/></net>

<net id="636"><net_src comp="559" pin="3"/><net_sink comp="629" pin=2"/></net>

<net id="641"><net_src comp="519" pin="2"/><net_sink comp="637" pin=0"/></net>

<net id="642"><net_src comp="52" pin="0"/><net_sink comp="637" pin=1"/></net>

<net id="647"><net_src comp="525" pin="2"/><net_sink comp="643" pin=0"/></net>

<net id="648"><net_src comp="637" pin="2"/><net_sink comp="643" pin=1"/></net>

<net id="653"><net_src comp="573" pin="2"/><net_sink comp="649" pin=0"/></net>

<net id="654"><net_src comp="643" pin="2"/><net_sink comp="649" pin=1"/></net>

<net id="660"><net_src comp="579" pin="2"/><net_sink comp="655" pin=0"/></net>

<net id="661"><net_src comp="585" pin="2"/><net_sink comp="655" pin=1"/></net>

<net id="662"><net_src comp="543" pin="3"/><net_sink comp="655" pin=2"/></net>

<net id="667"><net_src comp="603" pin="3"/><net_sink comp="663" pin=0"/></net>

<net id="668"><net_src comp="66" pin="0"/><net_sink comp="663" pin=1"/></net>

<net id="673"><net_src comp="649" pin="2"/><net_sink comp="669" pin=0"/></net>

<net id="674"><net_src comp="579" pin="2"/><net_sink comp="669" pin=1"/></net>

<net id="679"><net_src comp="669" pin="2"/><net_sink comp="675" pin=0"/></net>

<net id="680"><net_src comp="531" pin="2"/><net_sink comp="675" pin=1"/></net>

<net id="685"><net_src comp="675" pin="2"/><net_sink comp="681" pin=0"/></net>

<net id="686"><net_src comp="343" pin="2"/><net_sink comp="681" pin=1"/></net>

<net id="692"><net_src comp="681" pin="2"/><net_sink comp="687" pin=0"/></net>

<net id="693"><net_src comp="38" pin="0"/><net_sink comp="687" pin=1"/></net>

<net id="694"><net_src comp="322" pin="1"/><net_sink comp="687" pin=2"/></net>

<net id="698"><net_src comp="663" pin="2"/><net_sink comp="695" pin=0"/></net>

<net id="703"><net_src comp="695" pin="1"/><net_sink comp="699" pin=0"/></net>

<net id="704"><net_src comp="472" pin="1"/><net_sink comp="699" pin=1"/></net>

<net id="710"><net_src comp="649" pin="2"/><net_sink comp="705" pin=0"/></net>

<net id="711"><net_src comp="699" pin="2"/><net_sink comp="705" pin=1"/></net>

<net id="712"><net_src comp="629" pin="3"/><net_sink comp="705" pin=2"/></net>

<net id="718"><net_src comp="649" pin="2"/><net_sink comp="713" pin=0"/></net>

<net id="719"><net_src comp="663" pin="2"/><net_sink comp="713" pin=1"/></net>

<net id="720"><net_src comp="603" pin="3"/><net_sink comp="713" pin=2"/></net>

<net id="725"><net_src comp="687" pin="3"/><net_sink comp="721" pin=0"/></net>

<net id="726"><net_src comp="66" pin="0"/><net_sink comp="721" pin=1"/></net>

<net id="731"><net_src comp="325" pin="1"/><net_sink comp="727" pin=0"/></net>

<net id="732"><net_src comp="68" pin="0"/><net_sink comp="727" pin=1"/></net>

<net id="738"><net_src comp="597" pin="2"/><net_sink comp="733" pin=0"/></net>

<net id="739"><net_src comp="68" pin="0"/><net_sink comp="733" pin=1"/></net>

<net id="740"><net_src comp="727" pin="2"/><net_sink comp="733" pin=2"/></net>

<net id="745"><net_src comp="328" pin="1"/><net_sink comp="741" pin=0"/></net>

<net id="746"><net_src comp="70" pin="0"/><net_sink comp="741" pin=1"/></net>

<net id="752"><net_src comp="537" pin="2"/><net_sink comp="747" pin=0"/></net>

<net id="753"><net_src comp="70" pin="0"/><net_sink comp="747" pin=1"/></net>

<net id="754"><net_src comp="741" pin="2"/><net_sink comp="747" pin=2"/></net>

<net id="759"><net_src comp="331" pin="1"/><net_sink comp="755" pin=0"/></net>

<net id="760"><net_src comp="72" pin="0"/><net_sink comp="755" pin=1"/></net>

<net id="766"><net_src comp="458" pin="2"/><net_sink comp="761" pin=0"/></net>

<net id="767"><net_src comp="72" pin="0"/><net_sink comp="761" pin=1"/></net>

<net id="768"><net_src comp="755" pin="2"/><net_sink comp="761" pin=2"/></net>

<net id="773"><net_src comp="334" pin="1"/><net_sink comp="769" pin=0"/></net>

<net id="774"><net_src comp="74" pin="0"/><net_sink comp="769" pin=1"/></net>

<net id="780"><net_src comp="343" pin="2"/><net_sink comp="775" pin=0"/></net>

<net id="781"><net_src comp="74" pin="0"/><net_sink comp="775" pin=1"/></net>

<net id="782"><net_src comp="769" pin="2"/><net_sink comp="775" pin=2"/></net>

<net id="787"><net_src comp="316" pin="2"/><net_sink comp="783" pin=0"/></net>

<net id="792"><net_src comp="444" pin="3"/><net_sink comp="788" pin=0"/></net>

<net id="797"><net_src comp="775" pin="3"/><net_sink comp="793" pin=0"/></net>

<net id="802"><net_src comp="464" pin="3"/><net_sink comp="798" pin=0"/></net>

<net id="807"><net_src comp="761" pin="3"/><net_sink comp="803" pin=0"/></net>

<net id="812"><net_src comp="747" pin="3"/><net_sink comp="808" pin=0"/></net>

<net id="817"><net_src comp="655" pin="3"/><net_sink comp="813" pin=0"/></net>

<net id="822"><net_src comp="733" pin="3"/><net_sink comp="818" pin=0"/></net>

<net id="827"><net_src comp="713" pin="3"/><net_sink comp="823" pin=0"/></net>

<net id="832"><net_src comp="721" pin="2"/><net_sink comp="828" pin=0"/></net>

<net id="836"><net_src comp="159" pin="7"/><net_sink comp="833" pin=0"/></net>

<net id="840"><net_src comp="159" pin="3"/><net_sink comp="837" pin=0"/></net>

<net id="846"><net_src comp="837" pin="1"/><net_sink comp="841" pin=1"/></net>

<net id="847"><net_src comp="833" pin="1"/><net_sink comp="841" pin=2"/></net>

<net id="853"><net_src comp="837" pin="1"/><net_sink comp="848" pin=1"/></net>

<net id="854"><net_src comp="841" pin="3"/><net_sink comp="848" pin=2"/></net>

<net id="858"><net_src comp="855" pin="1"/><net_sink comp="177" pin=2"/></net>

<net id="867"><net_src comp="28" pin="0"/><net_sink comp="862" pin=1"/></net>

<net id="868"><net_src comp="859" pin="1"/><net_sink comp="862" pin=2"/></net>

<net id="873"><net_src comp="862" pin="3"/><net_sink comp="869" pin=0"/></net>

<net id="874"><net_src comp="62" pin="0"/><net_sink comp="869" pin=1"/></net>

<net id="880"><net_src comp="869" pin="2"/><net_sink comp="875" pin=1"/></net>

<net id="881"><net_src comp="862" pin="3"/><net_sink comp="875" pin=2"/></net>

<net id="885"><net_src comp="159" pin="3"/><net_sink comp="882" pin=0"/></net>

<net id="891"><net_src comp="882" pin="1"/><net_sink comp="886" pin=1"/></net>

<net id="896"><net_src comp="875" pin="3"/><net_sink comp="892" pin=0"/></net>

<net id="911"><net_src comp="76" pin="0"/><net_sink comp="906" pin=0"/></net>

<net id="912"><net_src comp="28" pin="0"/><net_sink comp="906" pin=2"/></net>

<net id="916"><net_src comp="906" pin="3"/><net_sink comp="913" pin=0"/></net>

<net id="921"><net_src comp="913" pin="1"/><net_sink comp="917" pin=0"/></net>

<net id="922"><net_src comp="903" pin="1"/><net_sink comp="917" pin=1"/></net>

<net id="926"><net_src comp="917" pin="2"/><net_sink comp="923" pin=0"/></net>

<net id="932"><net_src comp="78" pin="0"/><net_sink comp="927" pin=0"/></net>

<net id="933"><net_src comp="80" pin="0"/><net_sink comp="927" pin=2"/></net>

<net id="937"><net_src comp="927" pin="3"/><net_sink comp="934" pin=0"/></net>

<net id="942"><net_src comp="934" pin="1"/><net_sink comp="938" pin=0"/></net>

<net id="943"><net_src comp="900" pin="1"/><net_sink comp="938" pin=1"/></net>

<net id="944"><net_src comp="938" pin="2"/><net_sink comp="198" pin=3"/></net>

<net id="952"><net_src comp="923" pin="1"/><net_sink comp="948" pin=0"/></net>

<net id="953"><net_src comp="945" pin="1"/><net_sink comp="948" pin=1"/></net>

<net id="957"><net_src comp="948" pin="2"/><net_sink comp="954" pin=0"/></net>

<net id="961"><net_src comp="948" pin="2"/><net_sink comp="958" pin=0"/></net>

<net id="967"><net_src comp="82" pin="0"/><net_sink comp="962" pin=0"/></net>

<net id="968"><net_src comp="958" pin="1"/><net_sink comp="962" pin=1"/></net>

<net id="969"><net_src comp="28" pin="0"/><net_sink comp="962" pin=2"/></net>

<net id="974"><net_src comp="962" pin="3"/><net_sink comp="970" pin=0"/></net>

<net id="975"><net_src comp="954" pin="1"/><net_sink comp="970" pin=1"/></net>

<net id="983"><net_src comp="976" pin="1"/><net_sink comp="979" pin=0"/></net>

<net id="984"><net_src comp="897" pin="1"/><net_sink comp="979" pin=1"/></net>

<net id="988"><net_src comp="979" pin="2"/><net_sink comp="985" pin=0"/></net>

<net id="993"><net_src comp="970" pin="2"/><net_sink comp="989" pin=0"/></net>

<net id="994"><net_src comp="985" pin="1"/><net_sink comp="989" pin=1"/></net>

<net id="998"><net_src comp="995" pin="1"/><net_sink comp="192" pin=1"/></net>

<net id="1002"><net_src comp="999" pin="1"/><net_sink comp="185" pin=2"/></net>

<net id="1006"><net_src comp="104" pin="1"/><net_sink comp="1003" pin=0"/></net>

<net id="1007"><net_src comp="1003" pin="1"/><net_sink comp="262" pin=1"/></net>

<net id="1008"><net_src comp="1003" pin="1"/><net_sink comp="322" pin=0"/></net>

<net id="1009"><net_src comp="1003" pin="1"/><net_sink comp="828" pin=1"/></net>

<net id="1013"><net_src comp="108" pin="1"/><net_sink comp="1010" pin=0"/></net>

<net id="1014"><net_src comp="1010" pin="1"/><net_sink comp="257" pin=1"/></net>

<net id="1015"><net_src comp="1010" pin="1"/><net_sink comp="267" pin=0"/></net>

<net id="1016"><net_src comp="1010" pin="1"/><net_sink comp="823" pin=1"/></net>

<net id="1020"><net_src comp="112" pin="1"/><net_sink comp="1017" pin=0"/></net>

<net id="1021"><net_src comp="1017" pin="1"/><net_sink comp="252" pin=1"/></net>

<net id="1022"><net_src comp="1017" pin="1"/><net_sink comp="325" pin=0"/></net>

<net id="1023"><net_src comp="1017" pin="1"/><net_sink comp="818" pin=1"/></net>

<net id="1027"><net_src comp="116" pin="1"/><net_sink comp="1024" pin=0"/></net>

<net id="1028"><net_src comp="1024" pin="1"/><net_sink comp="247" pin=1"/></net>

<net id="1029"><net_src comp="1024" pin="1"/><net_sink comp="270" pin=0"/></net>

<net id="1030"><net_src comp="1024" pin="1"/><net_sink comp="813" pin=1"/></net>

<net id="1034"><net_src comp="120" pin="1"/><net_sink comp="1031" pin=0"/></net>

<net id="1035"><net_src comp="1031" pin="1"/><net_sink comp="242" pin=1"/></net>

<net id="1036"><net_src comp="1031" pin="1"/><net_sink comp="328" pin=0"/></net>

<net id="1037"><net_src comp="1031" pin="1"/><net_sink comp="808" pin=1"/></net>

<net id="1041"><net_src comp="124" pin="1"/><net_sink comp="1038" pin=0"/></net>

<net id="1042"><net_src comp="1038" pin="1"/><net_sink comp="237" pin=1"/></net>

<net id="1043"><net_src comp="1038" pin="1"/><net_sink comp="859" pin=0"/></net>

<net id="1044"><net_src comp="1038" pin="1"/><net_sink comp="892" pin=1"/></net>

<net id="1048"><net_src comp="128" pin="1"/><net_sink comp="1045" pin=0"/></net>

<net id="1049"><net_src comp="1045" pin="1"/><net_sink comp="232" pin=1"/></net>

<net id="1050"><net_src comp="1045" pin="1"/><net_sink comp="331" pin=0"/></net>

<net id="1051"><net_src comp="1045" pin="1"/><net_sink comp="803" pin=1"/></net>

<net id="1055"><net_src comp="132" pin="1"/><net_sink comp="1052" pin=0"/></net>

<net id="1056"><net_src comp="1052" pin="1"/><net_sink comp="227" pin=1"/></net>

<net id="1057"><net_src comp="1052" pin="1"/><net_sink comp="273" pin=0"/></net>

<net id="1058"><net_src comp="1052" pin="1"/><net_sink comp="798" pin=1"/></net>

<net id="1062"><net_src comp="136" pin="1"/><net_sink comp="1059" pin=0"/></net>

<net id="1063"><net_src comp="1059" pin="1"/><net_sink comp="222" pin=1"/></net>

<net id="1064"><net_src comp="1059" pin="1"/><net_sink comp="334" pin=0"/></net>

<net id="1065"><net_src comp="1059" pin="1"/><net_sink comp="793" pin=1"/></net>

<net id="1069"><net_src comp="140" pin="1"/><net_sink comp="1066" pin=0"/></net>

<net id="1070"><net_src comp="1066" pin="1"/><net_sink comp="217" pin=1"/></net>

<net id="1071"><net_src comp="1066" pin="1"/><net_sink comp="276" pin=0"/></net>

<net id="1072"><net_src comp="1066" pin="1"/><net_sink comp="788" pin=1"/></net>

<net id="1076"><net_src comp="144" pin="1"/><net_sink comp="1073" pin=0"/></net>

<net id="1077"><net_src comp="1073" pin="1"/><net_sink comp="212" pin=1"/></net>

<net id="1078"><net_src comp="1073" pin="1"/><net_sink comp="279" pin=0"/></net>

<net id="1079"><net_src comp="1073" pin="1"/><net_sink comp="783" pin=1"/></net>

<net id="1083"><net_src comp="148" pin="1"/><net_sink comp="1080" pin=0"/></net>

<net id="1084"><net_src comp="1080" pin="1"/><net_sink comp="198" pin=8"/></net>

<net id="1085"><net_src comp="1080" pin="1"/><net_sink comp="995" pin=0"/></net>

<net id="1092"><net_src comp="152" pin="3"/><net_sink comp="1089" pin=0"/></net>

<net id="1093"><net_src comp="1089" pin="1"/><net_sink comp="159" pin=2"/></net>

<net id="1097"><net_src comp="438" pin="2"/><net_sink comp="1094" pin=0"/></net>

<net id="1098"><net_src comp="1094" pin="1"/><net_sink comp="841" pin=0"/></net>

<net id="1102"><net_src comp="458" pin="2"/><net_sink comp="1099" pin=0"/></net>

<net id="1103"><net_src comp="1099" pin="1"/><net_sink comp="862" pin=0"/></net>

<net id="1107"><net_src comp="169" pin="3"/><net_sink comp="1104" pin=0"/></net>

<net id="1108"><net_src comp="1104" pin="1"/><net_sink comp="159" pin=0"/></net>

<net id="1112"><net_src comp="525" pin="2"/><net_sink comp="1109" pin=0"/></net>

<net id="1113"><net_src comp="1109" pin="1"/><net_sink comp="848" pin=0"/></net>

<net id="1114"><net_src comp="1109" pin="1"/><net_sink comp="875" pin=0"/></net>

<net id="1118"><net_src comp="579" pin="2"/><net_sink comp="1115" pin=0"/></net>

<net id="1119"><net_src comp="1115" pin="1"/><net_sink comp="886" pin=0"/></net>

<net id="1123"><net_src comp="615" pin="2"/><net_sink comp="1120" pin=0"/></net>

<net id="1124"><net_src comp="1120" pin="1"/><net_sink comp="855" pin=0"/></net>

<net id="1128"><net_src comp="621" pin="3"/><net_sink comp="1125" pin=0"/></net>

<net id="1129"><net_src comp="1125" pin="1"/><net_sink comp="900" pin=0"/></net>

<net id="1130"><net_src comp="1125" pin="1"/><net_sink comp="903" pin=0"/></net>

<net id="1131"><net_src comp="1125" pin="1"/><net_sink comp="906" pin=1"/></net>

<net id="1132"><net_src comp="1125" pin="1"/><net_sink comp="927" pin=1"/></net>

<net id="1136"><net_src comp="687" pin="3"/><net_sink comp="1133" pin=0"/></net>

<net id="1137"><net_src comp="1133" pin="1"/><net_sink comp="976" pin=0"/></net>

<net id="1138"><net_src comp="1133" pin="1"/><net_sink comp="198" pin=6"/></net>

<net id="1142"><net_src comp="705" pin="3"/><net_sink comp="1139" pin=0"/></net>

<net id="1143"><net_src comp="1139" pin="1"/><net_sink comp="945" pin=0"/></net>

<net id="1144"><net_src comp="1139" pin="1"/><net_sink comp="198" pin=2"/></net>

<net id="1148"><net_src comp="848" pin="3"/><net_sink comp="1145" pin=0"/></net>

<net id="1149"><net_src comp="1145" pin="1"/><net_sink comp="886" pin=2"/></net>

<net id="1153"><net_src comp="177" pin="3"/><net_sink comp="1150" pin=0"/></net>

<net id="1154"><net_src comp="1150" pin="1"/><net_sink comp="159" pin=0"/></net>

<net id="1158"><net_src comp="875" pin="3"/><net_sink comp="1155" pin=0"/></net>

<net id="1159"><net_src comp="1155" pin="1"/><net_sink comp="897" pin=0"/></net>

<net id="1160"><net_src comp="1155" pin="1"/><net_sink comp="198" pin=5"/></net>

<net id="1164"><net_src comp="886" pin="3"/><net_sink comp="1161" pin=0"/></net>

<net id="1165"><net_src comp="1161" pin="1"/><net_sink comp="198" pin=1"/></net>

<net id="1169"><net_src comp="938" pin="2"/><net_sink comp="1166" pin=0"/></net>

<net id="1170"><net_src comp="1166" pin="1"/><net_sink comp="198" pin=3"/></net>

<net id="1174"><net_src comp="989" pin="2"/><net_sink comp="1171" pin=0"/></net>

<net id="1175"><net_src comp="1171" pin="1"/><net_sink comp="999" pin=0"/></net>
>>>>>>> b41ed44 (Initial commit)

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: input_ftmap | {}
	Port: conv1_weights | {}
	Port: conv1_biases | {}
<<<<<<< HEAD
	Port: feat1 | {6 }
 - Input state : 
	Port: conv1 : input_ftmap | {7 8 }
	Port: conv1 : conv1_weights | {7 8 }
	Port: conv1 : conv1_biases | {2 3 }
	Port: conv1 : feat1 | {}
  - Chain level:
	State 1
		store_ln11 : 1
	State 2
		zext_ln11 : 1
		zext_ln46 : 1
		zext_ln46_3 : 1
		tmp : 1
		zext_ln46_4 : 2
		sub_ln46 : 3
		sext_ln40 : 4
		tmp_s : 1
		zext_ln40 : 2
		add_ln40 : 3
		icmp_ln11 : 1
		add_ln11 : 1
		br_ln11 : 2
		conv1_biases_addr : 2
		conv1_biases_load : 3
	State 3
		acc : 1
	State 4
		zext_ln46_5 : 1
		add_ln46 : 2
		sext_ln46 : 3
		trunc_ln46 : 3
		p_shl2 : 4
		sub_ln46_1 : 5
		zext_ln12 : 1
		icmp_ln12 : 1
		add_ln12 : 1
		br_ln12 : 2
	State 5
		zext_ln46_6 : 1
		add_ln46_1 : 2
		zext_ln46_7 : 3
		feat1_addr : 4
		zext_ln13 : 1
		icmp_ln13 : 1
		add_ln13 : 1
		br_ln13 : 2
	State 6
		zext_ln40_1 : 1
		add_ln40_1 : 2
		zext_ln40_2 : 3
		trunc_ln40 : 3
		p_shl3 : 4
		add_ln40_2 : 5
		icmp_ln18 : 1
		add_ln18 : 1
		br_ln18 : 2
		add_ln19 : 1
		sext_ln19 : 2
		add_ln19_1 : 3
		tmp_5 : 4
		icmp_ln23 : 4
		sext_ln23 : 2
		add_ln23 : 3
		select_ln21 : 5
		or_ln21 : 5
		iy : 5
		zext_ln40_3 : 6
		tmp_2 : 6
		sub_ln40 : 7
		store_ln46 : 1
	State 7
		zext_ln40_4 : 1
		add_ln40_3 : 2
		zext_ln40_5 : 3
		conv1_weights_addr : 4
		icmp_ln29 : 1
		add_ln29 : 1
		br_ln29 : 2
		add_ln30 : 1
		sext_ln30 : 2
		add_ln30_1 : 3
		tmp_6 : 4
		icmp_ln34 : 4
		tmp_7 : 4
		select_ln32 : 5
		or_ln32 : 5
		ix : 6
		sext_ln40_1 : 7
		add_ln40_4 : 8
		zext_ln40_6 : 9
		input_ftmap_addr : 10
		input_ftmap_load : 11
		conv1_weights_load : 5
	State 8
	State 9
		mul : 1
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
=======
	Port: feat1 | {7 }
 - Input state : 
	Port: conv1 : input_ftmap | {5 6 }
	Port: conv1 : conv1_weights | {5 6 }
	Port: conv1 : conv1_biases | {2 3 4 }
	Port: conv1 : feat1 | {}
  - Chain level:
	State 1
		store_ln13 : 1
		store_ln13 : 1
		store_ln13 : 1
		store_ln13 : 1
		store_ln13 : 1
		store_ln13 : 1
		store_ln13 : 1
		store_ln13 : 1
		store_ln13 : 1
		store_ln13 : 1
		store_ln13 : 1
	State 2
		trunc_ln13 : 1
		zext_ln14 : 1
		zext_ln18_1 : 1
		empty : 2
		zext_ln19 : 1
		empty_16 : 2
		icmp_ln13 : 1
		add_ln13_1 : 1
		br_ln13 : 2
		add_ln13 : 1
		icmp_ln14 : 1
		select_ln13 : 2
		trunc_ln13_1 : 2
		select_ln13_1 : 3
		select_ln13_2 : 3
		zext_ln13 : 4
		conv1_biases_addr : 5
		conv1_biases_load : 6
		select_ln13_3 : 3
		xor_ln13 : 2
		icmp_ln20 : 1
		and_ln13 : 2
		icmp_ln19 : 1
		and_ln13_1 : 2
		icmp_ln18 : 1
		and_ln13_2 : 2
		icmp_ln15 : 1
		and_ln13_3 : 2
		select_ln13_4 : 2
		add_ln14 : 3
		or_ln14 : 2
		select_ln14_2 : 2
		zext_ln15 : 3
		p_cast_mid1109 : 4
		select_ln14_3 : 2
		conv1_biases_addr_1 : 5
		conv1_biases_load_1 : 6
		zext_ln14_1 : 4
		select_ln14_5 : 5
		xor_ln14 : 2
		or_ln14_1 : 2
		and_ln14 : 2
		and_ln14_1 : 2
		and_ln14_2 : 2
		or_ln15 : 2
		or_ln15_1 : 2
		select_ln15 : 2
		select_ln15_2 : 3
		select_ln15_4 : 4
		xor_ln15 : 2
		and_ln15 : 2
		and_ln15_1 : 2
		add_ln18 : 3
		or_ln18 : 2
		or_ln18_2 : 2
		select_ln18 : 2
		zext_ln18 : 4
		p_mid117 : 5
		select_ln18_1 : 6
		select_ln18_3 : 5
		xor_ln18 : 2
		or_ln18_1 : 2
		and_ln18 : 2
		select_ln18_4 : 4
		add_ln19 : 3
		or_ln19 : 2
		or_ln19_1 : 2
		or_ln19_2 : 2
		select_ln19 : 2
		zext_ln19_1 : 4
		p_mid1 : 5
		select_ln19_3 : 6
		select_ln19_4 : 4
		add_ln20 : 3
		add_ln19_3 : 1
		select_ln19_5 : 2
		add_ln18_3 : 1
		select_ln18_5 : 2
		add_ln15_1 : 1
		select_ln15_5 : 2
		add_ln14_2 : 1
		select_ln14_6 : 2
		store_ln20 : 2
		store_ln20 : 3
		store_ln20 : 3
		store_ln20 : 3
		store_ln20 : 3
		store_ln20 : 3
		store_ln20 : 5
		store_ln20 : 3
		store_ln20 : 5
		store_ln20 : 4
	State 3
		bitcast_ln13 : 1
		acc_mid1113 : 1
		select_ln14_4 : 2
		select_ln15_3 : 3
		conv1_biases_addr_2 : 1
		conv1_biases_load_2 : 2
	State 4
		select_ln14 : 1
		add_ln15 : 2
		select_ln15_1 : 3
		acc_mid1 : 1
		select_ln18_2 : 2
		store_ln20 : 4
	State 5
		zext_ln36_2 : 1
		sub_ln36 : 2
		sext_ln32 : 3
		zext_ln32 : 1
		add_ln32 : 2
		add_ln36_1 : 4
		sext_ln36 : 5
		trunc_ln36 : 5
		p_shl : 6
		sub_ln36_1 : 7
		call_ln18 : 3
		add_ln36 : 1
		zext_ln36_4 : 2
		add_ln36_2 : 8
	State 6
	State 7
		feat1_addr : 1
		store_ln36 : 2
>>>>>>> b41ed44 (Initial commit)


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
<<<<<<< HEAD
|----------|--------------------|---------|---------|---------|
| Operation|   Functional Unit  |   DSP   |    FF   |   LUT   |
|----------|--------------------|---------|---------|---------|
|   fadd   |     grp_fu_207     |    2    |   227   |   214   |
|----------|--------------------|---------|---------|---------|
|          |   add_ln40_fu_271  |    0    |    0    |    17   |
|          |   add_ln11_fu_283  |    0    |    0    |    14   |
|          |   add_ln46_fu_297  |    0    |    0    |    23   |
|          |   add_ln12_fu_334  |    0    |    0    |    15   |
|          |  add_ln46_1_fu_348 |    0    |    0    |    29   |
|          |   add_ln13_fu_368  |    0    |    0    |    15   |
|          |  add_ln40_1_fu_378 |    0    |    0    |    18   |
|          |  add_ln40_2_fu_399 |    0    |    0    |    20   |
|    add   |   add_ln18_fu_411  |    0    |    0    |    12   |
|          |   add_ln19_fu_417  |    0    |    0    |    12   |
|          |  add_ln19_1_fu_427 |    0    |    0    |    15   |
|          |   add_ln23_fu_450  |    0    |    0    |    15   |
|          |  add_ln40_3_fu_500 |    0    |    0    |    20   |
|          |   add_ln29_fu_516  |    0    |    0    |    12   |
|          |   add_ln30_fu_522  |    0    |    0    |    12   |
|          |  add_ln30_1_fu_532 |    0    |    0    |    15   |
|          |  add_ln40_4_fu_585 |    0    |    0    |    23   |
|----------|--------------------|---------|---------|---------|
|   fmul   |     grp_fu_212     |    3    |   128   |   135   |
|----------|--------------------|---------|---------|---------|
|          |  icmp_ln11_fu_277  |    0    |    0    |    14   |
|          |  icmp_ln12_fu_328  |    0    |    0    |    15   |
|          |  icmp_ln13_fu_362  |    0    |    0    |    15   |
|   icmp   |  icmp_ln18_fu_405  |    0    |    0    |    12   |
|          |  icmp_ln23_fu_440  |    0    |    0    |    17   |
|          |  icmp_ln29_fu_510  |    0    |    0    |    12   |
|          |  icmp_ln34_fu_545  |    0    |    0    |    17   |
|----------|--------------------|---------|---------|---------|
|          |   sub_ln46_fu_249  |    0    |    0    |    22   |
|    sub   |  sub_ln46_1_fu_318 |    0    |    0    |    29   |
|          |   sub_ln40_fu_490  |    0    |    0    |    23   |
|----------|--------------------|---------|---------|---------|
|          | select_ln21_fu_456 |    0    |    0    |    8    |
|  select  |      iy_fu_470     |    0    |    0    |    8    |
|          | select_ln32_fu_559 |    0    |    0    |    10   |
|          |      ix_fu_573     |    0    |    0    |    10   |
|----------|--------------------|---------|---------|---------|
|    or    |   or_ln21_fu_464   |    0    |    0    |    2    |
|          |   or_ln32_fu_567   |    0    |    0    |    2    |
|----------|--------------------|---------|---------|---------|
|          |  zext_ln11_fu_224  |    0    |    0    |    0    |
|          |  zext_ln46_fu_229  |    0    |    0    |    0    |
|          | zext_ln46_3_fu_233 |    0    |    0    |    0    |
|          | zext_ln46_4_fu_245 |    0    |    0    |    0    |
|          |  zext_ln40_fu_267  |    0    |    0    |    0    |
|          | zext_ln46_5_fu_293 |    0    |    0    |    0    |
|          |  zext_ln12_fu_324  |    0    |    0    |    0    |
|   zext   | zext_ln46_6_fu_344 |    0    |    0    |    0    |
|          | zext_ln46_7_fu_353 |    0    |    0    |    0    |
|          |  zext_ln13_fu_358  |    0    |    0    |    0    |
|          | zext_ln40_1_fu_374 |    0    |    0    |    0    |
|          | zext_ln40_2_fu_383 |    0    |    0    |    0    |
|          | zext_ln40_3_fu_478 |    0    |    0    |    0    |
|          | zext_ln40_4_fu_496 |    0    |    0    |    0    |
|          | zext_ln40_5_fu_505 |    0    |    0    |    0    |
|          | zext_ln40_6_fu_590 |    0    |    0    |    0    |
|----------|--------------------|---------|---------|---------|
|          |     tmp_fu_237     |    0    |    0    |    0    |
|          |    tmp_s_fu_259    |    0    |    0    |    0    |
|bitconcatenate|    p_shl2_fu_310   |    0    |    0    |    0    |
|          |    p_shl3_fu_391   |    0    |    0    |    0    |
|          |    tmp_2_fu_482    |    0    |    0    |    0    |
|----------|--------------------|---------|---------|---------|
|          |  sext_ln40_fu_255  |    0    |    0    |    0    |
|          |  sext_ln46_fu_302  |    0    |    0    |    0    |
|   sext   |  sext_ln19_fu_423  |    0    |    0    |    0    |
|          |  sext_ln23_fu_446  |    0    |    0    |    0    |
|          |  sext_ln30_fu_528  |    0    |    0    |    0    |
|          | sext_ln40_1_fu_581 |    0    |    0    |    0    |
|----------|--------------------|---------|---------|---------|
|   trunc  |  trunc_ln46_fu_306 |    0    |    0    |    0    |
|          |  trunc_ln40_fu_387 |    0    |    0    |    0    |
|----------|--------------------|---------|---------|---------|
|          |    tmp_5_fu_432    |    0    |    0    |    0    |
| bitselect|    tmp_6_fu_537    |    0    |    0    |    0    |
|          |    tmp_7_fu_551    |    0    |    0    |    0    |
|----------|--------------------|---------|---------|---------|
|   Total  |                    |    5    |   355   |   852   |
|----------|--------------------|---------|---------|---------|
=======
|----------|-----------------------------------------------------------|---------|---------|---------|---------|
| Operation|                      Functional Unit                      |   DSP   |  Delay  |    FF   |   LUT   |
|----------|-----------------------------------------------------------|---------|---------|---------|---------|
|   call   | grp_conv1_Pipeline_VITIS_LOOP_24_8_VITIS_LOOP_27_9_fu_198 |    5    |  2.135  |   624   |   813   |
|----------|-----------------------------------------------------------|---------|---------|---------|---------|
|   fadd   |                        grp_fu_1176                        |    2    |    0    |   227   |   214   |
|----------|-----------------------------------------------------------|---------|---------|---------|---------|
|          |                        empty_fu_294                       |    0    |    0    |    0    |    13   |
|          |                      empty_16_fu_304                      |    0    |    0    |    0    |    15   |
|          |                     add_ln13_1_fu_316                     |    0    |    0    |    0    |    29   |
|          |                      add_ln13_fu_337                      |    0    |    0    |    0    |    14   |
|          |                      add_ln14_fu_452                      |    0    |    0    |    0    |    15   |
|          |                      add_ln18_fu_585                      |    0    |    0    |    0    |    12   |
|          |                      p_mid117_fu_615                      |    0    |    0    |    0    |    13   |
|          |                      add_ln19_fu_663                      |    0    |    0    |    0    |    12   |
|          |                       p_mid1_fu_699                       |    0    |    0    |    0    |    15   |
|    add   |                      add_ln20_fu_721                      |    0    |    0    |    0    |    12   |
|          |                     add_ln19_3_fu_727                     |    0    |    0    |    0    |    17   |
|          |                     add_ln18_3_fu_741                     |    0    |    0    |    0    |    20   |
|          |                     add_ln15_1_fu_755                     |    0    |    0    |    0    |    23   |
|          |                     add_ln14_2_fu_769                     |    0    |    0    |    0    |    27   |
|          |                      add_ln15_fu_869                      |    0    |    0    |    0    |    15   |
|          |                      add_ln32_fu_938                      |    0    |    0    |    0    |    16   |
|          |                     add_ln36_1_fu_948                     |    0    |    0    |    0    |    22   |
|          |                      add_ln36_fu_979                      |    0    |    0    |    0    |    15   |
|          |                     add_ln36_2_fu_989                     |    0    |    0    |    0    |    22   |
|----------|-----------------------------------------------------------|---------|---------|---------|---------|
|          |                     select_ln13_fu_349                    |    0    |    0    |    0    |    8    |
|          |                    select_ln13_1_fu_361                   |    0    |    0    |    0    |    6    |
|          |                    select_ln13_2_fu_369                   |    0    |    0    |    0    |    6    |
|          |                    select_ln13_3_fu_382                   |    0    |    0    |    0    |    9    |
|          |                    select_ln13_4_fu_444                   |    0    |    0    |    0    |    7    |
|          |                    select_ln14_2_fu_464                   |    0    |    0    |    0    |    8    |
|          |                    select_ln14_3_fu_481                   |    0    |    0    |    0    |    6    |
|          |                    select_ln14_5_fu_493                   |    0    |    0    |    0    |    9    |
|          |                     select_ln15_fu_543                    |    0    |    0    |    0    |    4    |
|          |                    select_ln15_2_fu_551                   |    0    |    0    |    0    |    6    |
|          |                    select_ln15_4_fu_559                   |    0    |    0    |    0    |    9    |
|          |                     select_ln18_fu_603                    |    0    |    0    |    0    |    5    |
|          |                    select_ln18_1_fu_621                   |    0    |    0    |    0    |    6    |
|  select  |                    select_ln18_3_fu_629                   |    0    |    0    |    0    |    9    |
|          |                    select_ln18_4_fu_655                   |    0    |    0    |    0    |    4    |
|          |                     select_ln19_fu_687                    |    0    |    0    |    0    |    5    |
|          |                    select_ln19_3_fu_705                   |    0    |    0    |    0    |    9    |
|          |                    select_ln19_4_fu_713                   |    0    |    0    |    0    |    5    |
|          |                    select_ln19_5_fu_733                   |    0    |    0    |    0    |    10   |
|          |                    select_ln18_5_fu_747                   |    0    |    0    |    0    |    12   |
|          |                    select_ln15_5_fu_761                   |    0    |    0    |    0    |    16   |
|          |                    select_ln14_6_fu_775                   |    0    |    0    |    0    |    19   |
|          |                    select_ln14_4_fu_841                   |    0    |    0    |    0    |    32   |
|          |                    select_ln15_3_fu_848                   |    0    |    0    |    0    |    32   |
|          |                     select_ln14_fu_862                    |    0    |    0    |    0    |    8    |
|          |                    select_ln15_1_fu_875                   |    0    |    0    |    0    |    8    |
|          |                    select_ln18_2_fu_886                   |    0    |    0    |    0    |    32   |
|----------|-----------------------------------------------------------|---------|---------|---------|---------|
|   fmul   |                        grp_fu_1180                        |    3    |    0    |   128   |   135   |
|----------|-----------------------------------------------------------|---------|---------|---------|---------|
|          |                      icmp_ln13_fu_310                     |    0    |    0    |    0    |    29   |
|          |                      icmp_ln14_fu_343                     |    0    |    0    |    0    |    27   |
|   icmp   |                      icmp_ln20_fu_396                     |    0    |    0    |    0    |    12   |
|          |                      icmp_ln19_fu_408                     |    0    |    0    |    0    |    17   |
|          |                      icmp_ln18_fu_420                     |    0    |    0    |    0    |    20   |
|          |                      icmp_ln15_fu_432                     |    0    |    0    |    0    |    23   |
|----------|-----------------------------------------------------------|---------|---------|---------|---------|
|    sub   |                      sub_ln36_fu_917                      |    0    |    0    |    0    |    21   |
|          |                     sub_ln36_1_fu_970                     |    0    |    0    |    0    |    22   |
|----------|-----------------------------------------------------------|---------|---------|---------|---------|
|          |                      and_ln13_fu_402                      |    0    |    0    |    0    |    2    |
|          |                     and_ln13_1_fu_414                     |    0    |    0    |    0    |    2    |
|          |                     and_ln13_2_fu_426                     |    0    |    0    |    0    |    2    |
|          |                     and_ln13_3_fu_438                     |    0    |    0    |    0    |    2    |
|    and   |                      and_ln14_fu_513                      |    0    |    0    |    0    |    2    |
|          |                     and_ln14_1_fu_519                     |    0    |    0    |    0    |    2    |
|          |                     and_ln14_2_fu_525                     |    0    |    0    |    0    |    2    |
|          |                      and_ln15_fu_573                      |    0    |    0    |    0    |    2    |
|          |                     and_ln15_1_fu_579                     |    0    |    0    |    0    |    2    |
|          |                      and_ln18_fu_649                      |    0    |    0    |    0    |    2    |
|----------|-----------------------------------------------------------|---------|---------|---------|---------|
|          |                       or_ln14_fu_458                      |    0    |    0    |    0    |    2    |
|          |                      or_ln14_1_fu_507                     |    0    |    0    |    0    |    2    |
|          |                       or_ln15_fu_531                      |    0    |    0    |    0    |    2    |
|          |                      or_ln15_1_fu_537                     |    0    |    0    |    0    |    2    |
|    or    |                       or_ln18_fu_591                      |    0    |    0    |    0    |    2    |
|          |                      or_ln18_2_fu_597                     |    0    |    0    |    0    |    2    |
|          |                      or_ln18_1_fu_643                     |    0    |    0    |    0    |    2    |
|          |                       or_ln19_fu_669                      |    0    |    0    |    0    |    2    |
|          |                      or_ln19_1_fu_675                     |    0    |    0    |    0    |    2    |
|          |                      or_ln19_2_fu_681                     |    0    |    0    |    0    |    2    |
|----------|-----------------------------------------------------------|---------|---------|---------|---------|
|          |                      xor_ln13_fu_390                      |    0    |    0    |    0    |    2    |
|    xor   |                      xor_ln14_fu_501                      |    0    |    0    |    0    |    2    |
|          |                      xor_ln15_fu_567                      |    0    |    0    |    0    |    2    |
|          |                      xor_ln18_fu_637                      |    0    |    0    |    0    |    2    |
|----------|-----------------------------------------------------------|---------|---------|---------|---------|
|          |                     trunc_ln13_fu_282                     |    0    |    0    |    0    |    0    |
|   trunc  |                    trunc_ln13_1_fu_357                    |    0    |    0    |    0    |    0    |
|          |                     trunc_ln36_fu_958                     |    0    |    0    |    0    |    0    |
|----------|-----------------------------------------------------------|---------|---------|---------|---------|
|          |                      zext_ln14_fu_286                     |    0    |    0    |    0    |    0    |
|          |                     zext_ln18_1_fu_290                    |    0    |    0    |    0    |    0    |
|          |                      zext_ln19_fu_300                     |    0    |    0    |    0    |    0    |
|          |                      zext_ln13_fu_377                     |    0    |    0    |    0    |    0    |
|          |                      zext_ln15_fu_472                     |    0    |    0    |    0    |    0    |
|          |                   p_cast_mid1109_fu_476                   |    0    |    0    |    0    |    0    |
|          |                     zext_ln14_1_fu_489                    |    0    |    0    |    0    |    0    |
|          |                      zext_ln18_fu_611                     |    0    |    0    |    0    |    0    |
|          |                     zext_ln19_1_fu_695                    |    0    |    0    |    0    |    0    |
|   zext   |                     p_cast_mid1_fu_855                    |    0    |    0    |    0    |    0    |
|          |                     zext_ln15_1_fu_897                    |    0    |    0    |    0    |    0    |
|          |                      zext_ln36_fu_900                     |    0    |    0    |    0    |    0    |
|          |                     zext_ln36_1_fu_903                    |    0    |    0    |    0    |    0    |
|          |                     zext_ln36_2_fu_913                    |    0    |    0    |    0    |    0    |
|          |                      zext_ln32_fu_934                     |    0    |    0    |    0    |    0    |
|          |                     zext_ln36_3_fu_945                    |    0    |    0    |    0    |    0    |
|          |                      zext_ln20_fu_976                     |    0    |    0    |    0    |    0    |
|          |                     zext_ln36_4_fu_985                    |    0    |    0    |    0    |    0    |
|          |                     zext_ln36_5_fu_999                    |    0    |    0    |    0    |    0    |
|----------|-----------------------------------------------------------|---------|---------|---------|---------|
|          |                         tmp_fu_906                        |    0    |    0    |    0    |    0    |
|bitconcatenate|                        tmp_s_fu_927                       |    0    |    0    |    0    |    0    |
|          |                        p_shl_fu_962                       |    0    |    0    |    0    |    0    |
|----------|-----------------------------------------------------------|---------|---------|---------|---------|
|   sext   |                      sext_ln32_fu_923                     |    0    |    0    |    0    |    0    |
|          |                      sext_ln36_fu_954                     |    0    |    0    |    0    |    0    |
|----------|-----------------------------------------------------------|---------|---------|---------|---------|
|   Total  |                                                           |    10   |  2.135  |   979   |   1998  |
|----------|-----------------------------------------------------------|---------|---------|---------|---------|
>>>>>>> b41ed44 (Initial commit)

Memories:
N/A

* Register list:
<<<<<<< HEAD
+--------------------------+--------+
|                          |   FF   |
+--------------------------+--------+
|       acc_6_reg_735      |   32   |
|       acc_7_reg_173      |   32   |
|       acc_8_reg_195      |   32   |
|        acc_reg_633       |   32   |
|     add_ln11_reg_623     |    7   |
|     add_ln12_reg_651     |    8   |
|     add_ln13_reg_669     |    8   |
|     add_ln18_reg_682     |    4   |
|     add_ln29_reg_700     |    4   |
|    add_ln40_2_reg_674    |   13   |
|     add_ln40_reg_615     |   11   |
|  bitcast_ln40_1_reg_725  |   32   |
|   bitcast_ln40_reg_720   |   32   |
| conv1_biases_addr_reg_628|    6   |
|conv1_weights_addr_reg_692|   13   |
|conv1_weights_load_reg_715|   32   |
|    feat1_addr_reg_656    |   22   |
| input_ftmap_addr_reg_705 |   16   |
| input_ftmap_load_reg_710 |   32   |
|        kx_reg_184        |    4   |
|        ky_reg_162        |    4   |
|        mul_reg_730       |   32   |
|        oc_reg_603        |    7   |
|     sext_ln40_reg_610    |   17   |
|     sub_ln40_reg_687     |   16   |
|    sub_ln46_1_reg_638    |   22   |
|         x_reg_151        |    8   |
|         y_reg_139        |    8   |
|     zext_ln12_reg_643    |   10   |
|     zext_ln13_reg_661    |   10   |
+--------------------------+--------+
|           Total          |   506  |
+--------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
|  grp_access_fu_95 |  p0  |   2  |   6  |   12   ||    9    |
| grp_access_fu_127 |  p0  |   2  |  16  |   32   ||    9    |
| grp_access_fu_133 |  p0  |   2  |  13  |   26   ||    9    |
|     y_reg_139     |  p0  |   2  |   8  |   16   ||    9    |
|     grp_fu_212    |  p0  |   2  |  32  |   64   ||    9    |
|     grp_fu_212    |  p1  |   2  |  32  |   64   ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   214  ||  2.562  ||    54   |
|-------------------|------|------|------|--------||---------||---------|
=======
+----------------------------+--------+
|                            |   FF   |
+----------------------------+--------+
|     acc_6_loc_reg_1080     |   32   |
|      add_ln32_reg_1166     |   10   |
|     add_ln36_2_reg_1171    |   22   |
|     and_ln13_3_reg_1094    |    1   |
|     and_ln14_2_reg_1109    |    1   |
|     and_ln15_1_reg_1115    |    1   |
|conv1_biases_addr_1_reg_1104|    6   |
|conv1_biases_addr_2_reg_1150|    6   |
| conv1_biases_addr_reg_1089 |    6   |
|         h_reg_1052         |    8   |
| indvar_flatten143_reg_1059 |   20   |
| indvar_flatten214_reg_1073 |   22   |
|  indvar_flatten37_reg_1031 |   13   |
|  indvar_flatten6_reg_1017  |   10   |
|  indvar_flatten84_reg_1045 |   16   |
|         n_reg_1066         |    7   |
|         oc_reg_1024        |    4   |
|      or_ln14_reg_1099      |    1   |
|      p_mid117_reg_1120     |    6   |
|   select_ln15_1_reg_1155   |    8   |
|   select_ln15_3_reg_1145   |   32   |
|   select_ln18_1_reg_1125   |    6   |
|   select_ln18_2_reg_1161   |   32   |
|   select_ln19_3_reg_1139   |    9   |
|    select_ln19_reg_1133    |    5   |
|         w_reg_1038         |    8   |
|         x_reg_1003         |    5   |
|         y_reg_1010         |    5   |
+----------------------------+--------+
|            Total           |   302  |
+----------------------------+--------+

* Multiplexer (MUX) list: 
|-----------------------------------------------------------|------|------|------|--------||---------||---------|
|                            Comp                           |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-----------------------------------------------------------|------|------|------|--------||---------||---------|
|                     grp_access_fu_159                     |  p0  |   4  |   6  |   24   ||    20   |
|                     grp_access_fu_159                     |  p2  |   2  |   0  |    0   ||    9    |
| grp_conv1_Pipeline_VITIS_LOOP_24_8_VITIS_LOOP_27_9_fu_198 |  p3  |   2  |  10  |   20   ||    9    |
|-----------------------------------------------------------|------|------|------|--------||---------||---------|
|                           Total                           |      |      |      |   44   ||  1.379  ||    38   |
|-----------------------------------------------------------|------|------|------|--------||---------||---------|
>>>>>>> b41ed44 (Initial commit)



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
<<<<<<< HEAD
|  Function |    5   |    -   |   355  |   852  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    2   |    -   |   54   |
|  Register |    -   |    -   |   506  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    5   |    2   |   861  |   906  |
=======
|  Function |   10   |    2   |   979  |  1998  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    1   |    -   |   38   |
|  Register |    -   |    -   |   302  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |   10   |    3   |  1281  |  2036  |
>>>>>>> b41ed44 (Initial commit)
+-----------+--------+--------+--------+--------+
