// Seed: 1228366192
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  input wire id_6;
  output wire id_5;
  inout wire id_4;
  output wire id_3;
  output wire id_2;
  inout wire id_1;
  assign id_1 = 1;
  assign id_3 = 1'b0;
  assign module_1.id_4 = 0;
endmodule
module module_1 (
    input supply0 id_0,
    input wand id_1,
    input logic id_2,
    output logic id_3,
    output supply1 id_4,
    input wand id_5
);
  wire id_7;
  wire id_8;
  wire id_9;
  assign id_7 = id_7;
  module_0 modCall_1 (
      id_8,
      id_9,
      id_8,
      id_9,
      id_9,
      id_9
  );
  always_latch id_3 <= id_2;
endmodule
