<?xml version="1.0" encoding="UTF-8"?>
<preferences>
 <debug showDebugMenu="0" />
 <systemtable filter="All Interfaces">
  <columns>
   <connections preferredWidth="159" />
   <irq preferredWidth="34" />
   <export preferredWidth="227" />
  </columns>
 </systemtable>
 <library
   expandedCategories="Library/Basic Functions/Configuration and Programming,Library/Interface Protocols/Ethernet,Library/Processors and Peripherals/Co-Processors,Library/Basic Functions/Bridges and Adaptors/Streaming,Library/Basic Functions/Clocks; PLLs and Resets,Library/University Program/Audio &amp; Video,Library/Interface Protocols/PCI Express,Library/University Program,Library/Interface Protocols/Ethernet/Reference Design Components,Library/Interface Protocols,Library/Processors and Peripherals/Peripherals,Library,Library/Interface Protocols/PCI Express/QSYS Example Designs,Library/Basic Functions/Simulation; Debug and Verification/Simulation,Library/Basic Functions/Simulation; Debug and Verification/Debug and Performance,Library/University Program/Generic IO,Library/University Program/Audio &amp; Video/Video,Library/Basic Functions,Library/Basic Functions/Simulation; Debug and Verification,Project,Library/Interface Protocols/PCI Express/Example Design Components,Library/Basic Functions/Clocks; PLLs and Resets/PLL,Library/Processors and Peripherals/Embedded Processors,Library/Basic Functions/Bridges and Adaptors/Memory Mapped,Library/University Program/Clock,Library/Interface Protocols/Transceiver PHY,Library/Basic Functions/Bridges and Adaptors,Library/Interface Protocols/Audio &amp; Video,Library/Processors and Peripherals,Library/Processors and Peripherals/Co-Processors/Nios II Custom Instructions" />
 <window width="1920" height="1030" x="0" y="0" />
 <generation synthesis="VHDL" greybox="0" />
</preferences>
