Generated by Fabric Compiler ( version 2022.2-SP6.4 <build 146967> ) at Wed Sep 17 15:11:21 2025


Cell Usage:
GTP_GRS                       1 use
GTP_PLL_E3                    1 use

I/O ports: 27
GTP_INBUF                  23 uses
GTP_OUTBUF                  4 uses

Mapping Summary:
Total LUTs: 0 of 42800 (0.00%)
	LUTs as dram: 0 of 17000 (0.00%)
	LUTs as logic: 0
Total Registers: 0 of 64200 (0.00%)
Total Latches: 0

DRM18K:
Total DRM18K = 0.0 of 134 (0.00%)

APMs:
Total APMs = 0.00 of 84 (0.00%)

Total I/O ports = 27 of 296 (9.12%)


Overview of Control Sets:

Number of unique control sets : 0

Histogram:
*************************************************************
  Fanout     | Count    | Sync Set/Reset    Async Set/Reset
-------------------------------------------------------------
  [0, Inf)   | 0        | 0                 0
-------------------------------------------------------------
  The maximum fanout: 0
=============================================================

Flip-Flop Distribution:
************************************************************************
  Clock Enable    Sync Set/Reset    Async Set/Reset    Total Registers
------------------------------------------------------------------------
  NO              NO                NO                 0
  NO              NO                YES                0
  NO              YES               NO                 0
  YES             NO                NO                 0
  YES             NO                YES                0
  YES             YES               NO                 0
========================================================================

Latch Distribution:
************************************************
  Gate Enable    Preset/Clear    Total Latches
************************************************
  NO             NO              0
  NO             YES             0
  YES            NO              0
  YES            YES             0
************************************************

View the details of control sets in the file top_controlsets.txt.


Device Utilization Summary Of Each Module:
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| Module Inst Name     | LUT     | FF     | Distributed RAM     | APM     | DRM     | ADC     | CGRA     | CRYSTAL     | DLL     | DQSL     | EFUSECODE     | FLSIF     | HMEMC     | HSST     | IO     | IOCKDIV     | IOCKDLY     | IOCKGATE     | IPAL     | LUT CARRY     | LUT6 MUX     | LUT7 MUX     | LUT8 MUX     | OSC     | PCIE     | PLL     | RCKB     | RESCAL     | SCANCHAIN     | START     | UDID     | USCM     
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| top                  | 0       | 0      | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 27     | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 1       | 0        | 0          | 0             | 1         | 0        | 0        
| + u_pll              | 0       | 0      | 0                   | 0       | 0       | 0       | 0        | 0           | 0       | 0        | 0             | 0         | 0         | 0        | 0      | 0           | 0           | 0            | 0        | 0             | 0            | 0            | 0            | 0       | 0        | 1       | 0        | 0          | 0             | 0         | 0        | 0        
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


Timing analysis mode : single corner

 Clock Summary:                                                                                     
****************************************************************************************************
                                                                         Clock   Non-clock          
 Clock                    Period       Waveform            Type          Loads       Loads  Sources 
----------------------------------------------------------------------------------------------------
====================================================================================================

 Clock Groups:                                                                                      
****************************************************************************************************
 Clock Group                   Group Type                 Clocks                                    
----------------------------------------------------------------------------------------------------
====================================================================================================

 Performance Summary:                                                                               
****************************************************************************************************
                              Requested       Estimated      Requested      Estimated               
 Clock                        Frequency       Frequency      Period         Period             Slack
----------------------------------------------------------------------------------------------------
====================================================================================================

Design Summary : All Constraints Met.

Setup Summary(Slow Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
====================================================================================================

Hold Summary(Slow Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
====================================================================================================

Recovery Summary(Slow Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
====================================================================================================

Removal Summary(Slow Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
====================================================================================================

Minimum Pulse Width Summary(Slow Corner):
****************************************************************************************************
                                                                         WPWS Failing     WPWS Total
 Clock                                            WPWS(ns)    TPWS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
====================================================================================================

Setup Summary(Fast Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
====================================================================================================

Hold Summary(Fast Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
====================================================================================================

Recovery Summary(Fast Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
====================================================================================================

Removal Summary(Fast Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
====================================================================================================

Minimum Pulse Width Summary(Fast Corner):
****************************************************************************************************
                                                                         WPWS Failing     WPWS Total
 Clock                                            WPWS(ns)    TPWS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
====================================================================================================

default
****************************************************************************************************
====================================================================================================

Startpoint  : clk_50M (port)
Endpoint    : ad_clk1 (port)
Path Group  : **default**
Path Type   : max (slow corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 clk_50M                                                 0.000       0.000 f       clk_50M (port)   
                                   net (fanout=1)        0.000       0.000         clk_50M          
                                                                                   clk_50M_ibuf/I (GTP_INBUF)
                                   td                    1.312       1.312 f       clk_50M_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.091       2.403         nt_clk_50M       
                                                                                   u_pll/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.092       2.495 f       u_pll/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=2)        1.180       3.675         nt_ad_clk2       
                                                                                   ad_clk1_obuf/I (GTP_OUTBUF)
                                   td                    2.803       6.478 f       ad_clk1_obuf/O (GTP_OUTBUF)
                                   net (fanout=1)        0.000       6.478         ad_clk1          
 ad_clk1                                                                   f       ad_clk1 (port)   

 Data arrival time                                                   6.478         Logic Levels: 3  
                                                                                   Logic: 4.207ns(64.943%), Route: 2.271ns(35.057%)
====================================================================================================

====================================================================================================

Startpoint  : clk_50M (port)
Endpoint    : ad_clk2 (port)
Path Group  : **default**
Path Type   : max (slow corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 clk_50M                                                 0.000       0.000 f       clk_50M (port)   
                                   net (fanout=1)        0.000       0.000         clk_50M          
                                                                                   clk_50M_ibuf/I (GTP_INBUF)
                                   td                    1.312       1.312 f       clk_50M_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.091       2.403         nt_clk_50M       
                                                                                   u_pll/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.092       2.495 f       u_pll/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=2)        1.180       3.675         nt_ad_clk2       
                                                                                   ad_clk2_obuf/I (GTP_OUTBUF)
                                   td                    2.803       6.478 f       ad_clk2_obuf/O (GTP_OUTBUF)
                                   net (fanout=1)        0.000       6.478         ad_clk2          
 ad_clk2                                                                   f       ad_clk2 (port)   

 Data arrival time                                                   6.478         Logic Levels: 3  
                                                                                   Logic: 4.207ns(64.943%), Route: 2.271ns(35.057%)
====================================================================================================

====================================================================================================

Startpoint  : clk_50M (port)
Endpoint    : ad_clk1 (port)
Path Group  : **default**
Path Type   : min (slow corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 clk_50M                                                 0.000       0.000 r       clk_50M (port)   
                                   net (fanout=1)        0.000       0.000         clk_50M          
                                                                                   clk_50M_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       clk_50M_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.091       2.302         nt_clk_50M       
                                                                                   u_pll/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       2.396 r       u_pll/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=2)        1.180       3.576         nt_ad_clk2       
                                                                                   ad_clk1_obuf/I (GTP_OUTBUF)
                                   td                    2.708       6.284 r       ad_clk1_obuf/O (GTP_OUTBUF)
                                   net (fanout=1)        0.000       6.284         ad_clk1          
 ad_clk1                                                                   r       ad_clk1 (port)   

 Data arrival time                                                   6.284         Logic Levels: 3  
                                                                                   Logic: 4.013ns(63.861%), Route: 2.271ns(36.139%)
====================================================================================================

====================================================================================================

Startpoint  : clk_50M (port)
Endpoint    : ad_clk2 (port)
Path Group  : **default**
Path Type   : min (slow corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 clk_50M                                                 0.000       0.000 r       clk_50M (port)   
                                   net (fanout=1)        0.000       0.000         clk_50M          
                                                                                   clk_50M_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       clk_50M_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        1.091       2.302         nt_clk_50M       
                                                                                   u_pll/u_pll_e3/CLKIN1 (GTP_PLL_E3)
                                   td                    0.094       2.396 r       u_pll/u_pll_e3/CLKOUT0 (GTP_PLL_E3)
                                   net (fanout=2)        1.180       3.576         nt_ad_clk2       
                                                                                   ad_clk2_obuf/I (GTP_OUTBUF)
                                   td                    2.708       6.284 r       ad_clk2_obuf/O (GTP_OUTBUF)
                                   net (fanout=1)        0.000       6.284         ad_clk2          
 ad_clk2                                                                   r       ad_clk2 (port)   

 Data arrival time                                                   6.284         Logic Levels: 3  
                                                                                   Logic: 4.013ns(63.861%), Route: 2.271ns(36.139%)
====================================================================================================

====================================================================================================

Inputs and Outputs :
+------------------------------------------------------------------+
| Type       | File Name                                          
+------------------------------------------------------------------+
| Input      | E:/3pa1030_test/compile/top_comp.adf               
|            | E:/3pa1030_test/project.fdc                        
| Output     | E:/3pa1030_test/synthesize/top_syn.adf             
|            | E:/3pa1030_test/synthesize/top_syn.vm              
|            | E:/3pa1030_test/synthesize/top_controlsets.txt     
|            | E:/3pa1030_test/synthesize/snr.db                  
|            | E:/3pa1030_test/synthesize/top.snr                 
+------------------------------------------------------------------+


Flow Command: synthesize -selected_syn_tool_opt 2 
Peak memory: 247 MB
Total CPU time to synthesize completion : 0h:0m:2s
Process Total CPU time to synthesize completion : 0h:0m:2s
Total real time to synthesize completion : 0h:0m:4s
