INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024
| Date         : Tue Dec 16 16:20:14 2025
| Host         : lap-inf133 running 64-bit Ubuntu 24.04.3 LTS
| Command      : report_timing
| Design       : histogram
| Device       : 7k160t-fbg484
| Speed File   : -3  PRODUCTION 1.12 2017-02-17
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             1.467ns  (required time - arrival time)
  Source:                 lsq1/handshake_lsq_lsq1_core/ldq_alloc_0_q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.350ns period=10.700ns})
  Destination:            addf0/operator/RightShifterComponent/level4_c1_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.350ns period=10.700ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.700ns  (clk rise@10.700ns - clk rise@0.000ns)
  Data Path Delay:        8.877ns  (logic 2.381ns (26.821%)  route 6.496ns (73.179%))
  Logic Levels:           20  (CARRY4=8 LUT2=1 LUT3=3 LUT4=2 LUT5=4 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.483ns = ( 11.183 - 10.700 ) 
    Source Clock Delay      (SCD):    0.508ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=2011, unset)         0.508     0.508    lsq1/handshake_lsq_lsq1_core/clk
    SLICE_X21Y132        FDCE                                         r  lsq1/handshake_lsq_lsq1_core/ldq_alloc_0_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y132        FDCE (Prop_fdce_C_Q)         0.216     0.724 r  lsq1/handshake_lsq_lsq1_core/ldq_alloc_0_q_reg/Q
                         net (fo=22, routed)          0.606     1.330    lsq1/handshake_lsq_lsq1_core/ldq_alloc_0_q
    SLICE_X19Y129        LUT5 (Prop_lut5_I0_O)        0.043     1.373 r  lsq1/handshake_lsq_lsq1_core/ldq_alloc_3_q_i_8/O
                         net (fo=1, routed)           0.000     1.373    lsq1/handshake_lsq_lsq1_core/ldq_alloc_3_q_i_8_n_0
    SLICE_X19Y129        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.251     1.624 r  lsq1/handshake_lsq_lsq1_core/ldq_alloc_3_q_reg_i_3/CO[3]
                         net (fo=1, routed)           0.000     1.624    lsq1/handshake_lsq_lsq1_core/ldq_alloc_3_q_reg_i_3_n_0
    SLICE_X19Y130        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     1.673 r  lsq1/handshake_lsq_lsq1_core/ldq_alloc_7_q_reg_i_3/CO[3]
                         net (fo=1, routed)           0.000     1.673    lsq1/handshake_lsq_lsq1_core/ldq_alloc_7_q_reg_i_3_n_0
    SLICE_X19Y131        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     1.722 r  lsq1/handshake_lsq_lsq1_core/ldq_alloc_11_q_reg_i_3/CO[3]
                         net (fo=1, routed)           0.000     1.722    lsq1/handshake_lsq_lsq1_core/ldq_alloc_11_q_reg_i_3_n_0
    SLICE_X19Y132        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.145     1.867 f  lsq1/handshake_lsq_lsq1_core/ldq_alloc_3_q_reg_i_4/O[3]
                         net (fo=4, routed)           0.508     2.375    lsq1/handshake_lsq_lsq1_core/ldq_alloc_3_q_reg_i_4_n_4
    SLICE_X21Y131        LUT3 (Prop_lut3_I0_O)        0.128     2.503 r  lsq1/handshake_lsq_lsq1_core/dataReg[31]_i_9/O
                         net (fo=33, routed)          1.393     3.896    lsq1/handshake_lsq_lsq1_core/dataReg[31]_i_9_n_0
    SLICE_X58Y148        LUT6 (Prop_lut6_I5_O)        0.129     4.025 r  lsq1/handshake_lsq_lsq1_core/dataReg[20]_i_2/O
                         net (fo=2, routed)           0.799     4.824    lsq1/handshake_lsq_lsq1_core/dataReg[20]_i_2_n_0
    SLICE_X47Y140        LUT6 (Prop_lut6_I2_O)        0.043     4.867 r  lsq1/handshake_lsq_lsq1_core/ltOp_carry__1_i_12/O
                         net (fo=5, routed)           0.610     5.477    lsq1/handshake_lsq_lsq1_core/ltOp_carry__1_i_12_n_0
    SLICE_X43Y132        LUT4 (Prop_lut4_I0_O)        0.049     5.526 r  lsq1/handshake_lsq_lsq1_core/level4_c1[25]_i_10/O
                         net (fo=2, routed)           0.214     5.740    lsq1/handshake_lsq_lsq1_core/level4_c1[25]_i_10_n_0
    SLICE_X43Y133        LUT5 (Prop_lut5_I4_O)        0.140     5.880 r  lsq1/handshake_lsq_lsq1_core/ltOp_carry__2_i_32/O
                         net (fo=1, routed)           0.344     6.224    lsq1/handshake_lsq_lsq1_core/ltOp_carry__2_i_32_n_0
    SLICE_X45Y133        LUT5 (Prop_lut5_I2_O)        0.131     6.355 r  lsq1/handshake_lsq_lsq1_core/ltOp_carry__2_i_10/O
                         net (fo=4, routed)           0.267     6.622    lsq1/handshake_lsq_lsq1_core/dataReg_reg[22]
    SLICE_X44Y133        LUT3 (Prop_lut3_I0_O)        0.043     6.665 r  lsq1/handshake_lsq_lsq1_core/ltOp_carry__2_i_5/O
                         net (fo=1, routed)           0.000     6.665    addf0/operator/ltOp_carry__3_1[3]
    SLICE_X44Y133        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.173     6.838 r  addf0/operator/ltOp_carry__2/CO[3]
                         net (fo=1, routed)           0.000     6.838    addf0/operator/ltOp_carry__2_n_0
    SLICE_X44Y134        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.122     6.960 r  addf0/operator/ltOp_carry__3/CO[0]
                         net (fo=77, routed)          0.368     7.328    addf0/operator/CO[0]
    SLICE_X43Y134        LUT2 (Prop_lut2_I0_O)        0.133     7.461 r  addf0/operator/i__carry_i_4/O
                         net (fo=1, routed)           0.000     7.461    addf0/operator/p_1_in[0]
    SLICE_X43Y134        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.227     7.688 r  addf0/operator/_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000     7.688    addf0/operator/_inferred__1/i__carry_n_0
    SLICE_X43Y135        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.104     7.792 r  addf0/operator/_inferred__1/i__carry__0/O[0]
                         net (fo=2, routed)           0.311     8.103    addf0/operator/RightShifterComponent/ps_c1_reg[3]_0[0]
    SLICE_X42Y134        LUT4 (Prop_lut4_I2_O)        0.120     8.223 r  addf0/operator/RightShifterComponent/ps_c1[3]_i_2/O
                         net (fo=5, routed)           0.312     8.535    addf0/operator/RightShifterComponent/ps_c1[3]_i_2_n_0
    SLICE_X42Y133        LUT5 (Prop_lut5_I0_O)        0.043     8.578 f  addf0/operator/RightShifterComponent/level4_c1[25]_i_2/O
                         net (fo=14, routed)          0.389     8.967    lsq1/handshake_lsq_lsq1_core/level4_c1_reg[1]
    SLICE_X46Y133        LUT3 (Prop_lut3_I1_O)        0.043     9.010 r  lsq1/handshake_lsq_lsq1_core/level4_c1[23]_i_1/O
                         net (fo=14, routed)          0.375     9.385    addf0/operator/RightShifterComponent/level4_c1_reg[23]_0
    SLICE_X45Y131        FDRE                                         r  addf0/operator/RightShifterComponent/level4_c1_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.700    10.700 r  
                                                      0.000    10.700 r  clk (IN)
                         net (fo=2011, unset)         0.483    11.183    addf0/operator/RightShifterComponent/clk
    SLICE_X45Y131        FDRE                                         r  addf0/operator/RightShifterComponent/level4_c1_reg[13]/C
                         clock pessimism              0.000    11.183    
                         clock uncertainty           -0.035    11.147    
    SLICE_X45Y131        FDRE (Setup_fdre_C_R)       -0.295    10.852    addf0/operator/RightShifterComponent/level4_c1_reg[13]
  -------------------------------------------------------------------
                         required time                         10.852    
                         arrival time                          -9.385    
  -------------------------------------------------------------------
                         slack                                  1.467    




