#include "examples/linerpsu/GMW/Circuit.h"

#include <array>
#include <string>

#include "cryptoTools/Circuit/BetaLibrary.h"

namespace volePSI {

namespace {

}

BetaCircuit isZeroCircuit(u64 bits) {
  BetaCircuit cd;

  BetaBundle a(bits);

  cd.addInputBundle(a);

  auto ts = [](int s) { return std::to_string(s); };
  u64 step = 1;

  for (u64 i = 0; i < bits; ++i) {
    cd.addInvert(a[i]);
  }

  while (step < bits) {
    cd.addPrint("\n step " + ts(step) + "\n");
    for (u64 i = 0; i + step < bits; i += step * 2) {
      cd.addPrint("a[" + ts(i) + "] & a[" + ts(i + step) + "] -> a[" +
                  ts(i) + "]\n");
      cd.addPrint(a.mWires[i]);
      cd.addPrint(" & ");
      cd.addPrint(a.mWires[i + step]);
      cd.addPrint(" -> ");
      cd.addPrint(a.mWires[i]);
      cd.addGate(a.mWires[i], a.mWires[i + step], oc::GateType::And,
                 a.mWires[i]);
    }

    step *= 2;
  }

  a.mWires.resize(1);
  cd.mOutputs.push_back(a);

  cd.levelByAndDepth();

  return cd;
}

BetaCircuit orCircuit(u64 bits) {
  BetaCircuit cd;

  BetaBundle a(bits);
  cd.addInputBundle(a);

  if (bits == 0) {
    throw std::runtime_error(LOCATION);
  }

  u64 step = 1;
  while (step < bits) {
    for (u64 i = 0; i + step < bits; i += step * 2) {
      cd.addGate(a.mWires[i], a.mWires[i + step], oc::GateType::Or,
                 a.mWires[i]);
    }
    step *= 2;
  }

  a.mWires.resize(1);
  cd.mOutputs.push_back(a);
  cd.levelByAndDepth();
  return cd;
}

BetaCircuit anyZeroCircuit(u64 rows, u64 bits_per_row) {
  if (rows == 0 || bits_per_row == 0) {
    throw std::runtime_error(LOCATION);
  }

  BetaCircuit cd;
  std::vector<BetaBundle> inputs;
  inputs.reserve(rows);
  for (u64 row = 0; row < rows; ++row) {
    inputs.emplace_back(bits_per_row);
    cd.addInputBundle(inputs.back());
  }

  for (u64 row = 0; row < rows; ++row) {
    auto& a = inputs[row];
    for (u64 i = 0; i < bits_per_row; ++i) {
      cd.addInvert(a[i]);
    }

    u64 step = 1;
    while (step < bits_per_row) {
      for (u64 i = 0; i + step < bits_per_row; i += step * 2) {
        cd.addGate(a.mWires[i], a.mWires[i + step], oc::GateType::And,
                   a.mWires[i]);
      }
      step *= 2;
    }
    a.mWires.resize(1);
  }

  auto out = inputs[0];
  u64 step = 1;
  while (step < rows) {
    for (u64 i = 0; i + step < rows; i += step * 2) {
      // Under the protocol invariant, each bin contributes at most one hit
      // row, so XOR and OR are equivalent here. XOR stays local/free in GMW.
      cd.addGate(inputs[i].mWires[0], inputs[i + step].mWires[0],
                 oc::GateType::Xor, inputs[i].mWires[0]);
    }
    step *= 2;
  }

  out.mWires.resize(1);
  cd.mOutputs.push_back(out);
  cd.levelByAndDepth();
  return cd;
}

void evaluate(BetaCircuit& parent, const BetaCircuit& cir,
              span<BetaBundle> inputs, span<BetaBundle> outputs) {
  if (cir.mInputs.size() != inputs.size()) {
    throw std::runtime_error(LOCATION);
  }
  if (cir.mOutputs.size() != outputs.size()) {
    throw std::runtime_error(LOCATION);
  }

  u64 tempCount = cir.mWireCount;
  for (u64 i = 0; i < inputs.size(); i++) {
    if (cir.mInputs[i].size() != inputs[i].size()) {
      throw std::runtime_error(LOCATION);
    }
    tempCount -= inputs[i].size();
  }

  for (u64 i = 0; i < outputs.size(); i++) {
    if (cir.mOutputs[i].size() != outputs[i].size()) {
      throw std::runtime_error(LOCATION);
    }
    tempCount -= outputs[i].size();
  }

  oc::BetaBundle temp(tempCount);
  parent.addTempWireBundle(temp);

  oc::BetaBundle wires(cir.mWireCount);
  for (u64 i = 0; i < inputs.size(); i++) {
    for (u64 j = 0; j < inputs[i].size(); j++) {
      wires[cir.mInputs[i][j]] = inputs[i][j];
    }
  }
  for (u64 i = 0; i < outputs.size(); i++) {
    for (u64 j = 0; j < outputs[i].size(); j++) {
      wires[cir.mOutputs[i][j]] = outputs[i][j];
    }
  }
  for (u64 i = 0; i < temp.size(); i++) {
    wires[i + cir.mWireCount - tempCount] = temp[i];
  }

  for (u64 i = 0; i < cir.mGates.size(); i++) {
    auto& gate = cir.mGates[i];
    auto& in0 = wires[gate.mInput[0]];
    auto& in1 = wires[gate.mInput[1]];
    auto& out = wires[gate.mOutput];
    if (gate.mType == oc::GateType::a) {
      parent.addCopy(in0, out);
    } else {
      parent.addGate(in0, in1, gate.mType, out);
    }
  }
}

void isZeroCircuit_Test() {
  u64 n = 128;
  u64 tt = 100;
  auto cir = isZeroCircuit(n);

  {
    oc::BitVector bv(n), out(1);
    cir.evaluate({&bv, 1}, {&out, 1}, false);

    if (out[0] != 1) {
      throw RTE_LOC;
    }
  }

  oc::PRNG prng(oc::ZeroBlock);

  for (u64 i = 0; i < tt; ++i) {
    oc::BitVector bv(n), out(1);
    bv.randomize(prng);
    if (bv.hammingWeight() == 0) {
      continue;
    }

    cir.evaluate({&bv, 1}, {&out, 1}, false);

    if (out[0] != 0) {
      throw RTE_LOC;
    }
  }
}

}
