// Verilog HDL and netlist files of
// "CAD1 add3 schematic"

// HDL models

// HDL file - NCSU_Digital_Parts, xor2, functional.
/Amd/hschool/courses/ECE205/setup/downloaded/ncsu-cdk-1.5.1/lib/NCSU_Digital_Parts/xor2/functional/verilog.v
// HDL file - NCSU_Digital_Parts, nand2, functional.
/Amd/hschool/courses/ECE205/setup/downloaded/ncsu-cdk-1.5.1/lib/NCSU_Digital_Parts/nand2/functional/verilog.v
// HDL file - NCSU_Digital_Parts, inv, functional.
/Amd/hschool/courses/ECE205/setup/downloaded/ncsu-cdk-1.5.1/lib/NCSU_Digital_Parts/inv/functional/verilog.v
// HDL file - NCSU_Digital_Parts, nor2, functional.
/Amd/hschool/courses/ECE205/setup/downloaded/ncsu-cdk-1.5.1/lib/NCSU_Digital_Parts/nor2/functional/verilog.v

// End HDL models

// Netlisted models

// netlist file - NCSU_Digital_Parts, or2, schematic.
ihnl/cds0/netlist
// netlist file - NCSU_Digital_Parts, and2, schematic.
ihnl/cds1/netlist
// netlist file - CAD1, FullAdder, schematic.
ihnl/cds2/netlist
// netlist file - CAD1, add3, schematic.
ihnl/cds3/netlist


// End HDL models
