module wideexpr_00942(ctrl, u0, u1, u2, u3, u4, u5, u6, u7, s0, s1, s2, s3, s4, s5, s6, s7, y);
  input [7:0] ctrl;
  input [0:0] u0;
  input [1:0] u1;
  input [2:0] u2;
  input [3:0] u3;
  input [4:0] u4;
  input [5:0] u5;
  input [6:0] u6;
  input [7:0] u7;
  input signed [0:0] s0;
  input signed [1:0] s1;
  input signed [2:0] s2;
  input signed [3:0] s3;
  input signed [4:0] s4;
  input signed [5:0] s5;
  input signed [6:0] s6;
  input signed [7:0] s7;
  output [127:0] y;
  wire [15:0] y0;
  wire [15:0] y1;
  wire [15:0] y2;
  wire [15:0] y3;
  wire [15:0] y4;
  wire [15:0] y5;
  wire [15:0] y6;
  wire [15:0] y7;
  assign y = {y0,y1,y2,y3,y4,y5,y6,y7};
  assign y0 = ((3'sb011)>=(s7))^(u5);
  assign y1 = 5'sb00010;
  assign y2 = (((!((u1)>>(+(3'sb101))))>>>(-(-(u0))))<<<({2{(~|((ctrl[1]?2'sb11:(ctrl[1]?s4:u5))))-((ctrl[1]?(ctrl[2]?$signed(((s1)>>(3'sb110))+((s2)<<(6'b101101))):$unsigned(4'b0011)):((s2)>=(4'sb0000))-(~|($signed((2'b00)^(3'sb011))))))}}))|((({3{5'sb11100}})-($unsigned((ctrl[4]?(ctrl[6]?{u6,6'sb001101,s2}:~(&({3'sb000,5'sb00010}))):{3{(((ctrl[5]?s2:2'sb10))>>((2'b00)<<(u4)))<<<(((6'sb100110)>>(6'sb001101))+((ctrl[3]?s6:s6)))}}))))>(~&(({3{(($signed((s2)<(3'sb101)))!=(-((s3)+(3'sb010))))-(u7)}})^({2{+({$unsigned((s2)^~(4'b1101)),{4{(s1)|(s2)}}})}}))));
  assign y3 = $signed(u6);
  assign y4 = (($signed(+((u1)>>>(s1))))>>>(s4))-(1'sb1);
  assign y5 = u7;
  assign y6 = 2'sb01;
  assign y7 = (5'sb01001)>>((s2)>>>((u1)&(s0)));
endmodule
