!SESSION 2025-05-05 11:07:43.510 -----------------------------------------------
eclipse.buildId=2023.2
java.version=11.0.16.1
java.vendor=Eclipse Adoptium
BootLoader constants: OS=win32, ARCH=x86_64, WS=win32, NL=nl_BE
Command-line arguments:  -os win32 -ws win32 -arch x86_64

This is a continuation of log file C:\DevWorks\Robot_Car_PYNQ\Vitis\.metadata\.bak_0.log
Created Time: 2025-05-05 12:24:53.630

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-05 12:24:53.631
!MESSAGE XSCT Command: [::hsi::utils::get_addr_ranges -json C:/DevWorks/Robot_Car_PYNQ/Vitis/PWM_Car_XSA/export/PWM_Car_XSA/hw/Robot_Car_XSA.xsa ps7_cortexa9_0], Thread: Worker-19: Launching Debugger_PWM_Car_App-Default

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-05 12:24:53.646
!MESSAGE XSCT command with result: [::hsi::utils::get_addr_ranges -json C:/DevWorks/Robot_Car_PYNQ/Vitis/PWM_Car_XSA/export/PWM_Car_XSA/hw/Robot_Car_XSA.xsa ps7_cortexa9_0], Result: [null, {"gpio_btns_sws_S_AXI": {"name": "gpio_btns_sws",
"base": "0x41200000",
"high": "0x4120FFFF",
"size": "65536",
"slaveintf": "S_AXI",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"gpio_leds_rgb_S_AXI": {"name": "gpio_leds_rgb",
"base": "0x41210000",
"high": "0x4121FFFF",
"size": "65536",
"slaveintf": "S_AXI",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"axi_timer_0_S_AXI": {"name": "axi_timer_0",
"base": "0x42800000",
"high": "0x4280FFFF",
"size": "65536",
"slaveintf": "S_AXI",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"axi_timer_1_S_AXI": {"name": "axi_timer_1",
"base": "0x42810000",
"high": "0x4281FFFF",
"size": "65536",
"slaveintf": "S_AXI",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"axi_timer_2_S_AXI": {"name": "axi_timer_2",
"base": "0x42820000",
"high": "0x4282FFFF",
"size": "65536",
"slaveintf": "S_AXI",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"axi_timer_3_S_AXI": {"name": "axi_timer_3",
"base": "0x42830000",
"high": "0x4283FFFF",
"size": "65536",
"slaveintf": "S_AXI",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"SpeedSensor_IP_0_S00_AXI": {"name": "SpeedSensor_IP_0",
"base": "0x43C00000",
"high": "0x43C0FFFF",
"size": "65536",
"slaveintf": "S00_AXI",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"SpeedSensor_IP_1_S00_AXI": {"name": "SpeedSensor_IP_1",
"base": "0x43C10000",
"high": "0x43C1FFFF",
"size": "65536",
"slaveintf": "S00_AXI",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"SpeedSensor_IP_2_S00_AXI": {"name": "SpeedSensor_IP_2",
"base": "0x43C20000",
"high": "0x43C2FFFF",
"size": "65536",
"slaveintf": "S00_AXI",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"SpeedSensor_IP_3_S00_AXI": {"name": "SpeedSensor_IP_3",
"base": "0x43C30000",
"high": "0x43C3FFFF",
"size": "65536",
"slaveintf": "S00_AXI",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"HC_SR04_IP_0_S00_AXI": {"name": "HC_SR04_IP_0",
"base": "0x43C40000",
"high": "0x43C4FFFF",
"size": "65536",
"slaveintf": "S00_AXI",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"HC_SR04_IP_1_S00_AXI": {"name": "HC_SR04_IP_1",
"base": "0x43C50000",
"high": "0x43C5FFFF",
"size": "65536",
"slaveintf": "S00_AXI",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_afi_0": {"name": "ps7_afi_0",
"base": "0xF8008000",
"high": "0xF8008FFF",
"size": "4096",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_afi_1": {"name": "ps7_afi_1",
"base": "0xF8009000",
"high": "0xF8009FFF",
"size": "4096",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_afi_2": {"name": "ps7_afi_2",
"base": "0xF800A000",
"high": "0xF800AFFF",
"size": "4096",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_afi_3": {"name": "ps7_afi_3",
"base": "0xF800B000",
"high": "0xF800BFFF",
"size": "4096",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_coresight_comp_0": {"name": "ps7_coresight_comp_0",
"base": "0xF8800000",
"high": "0xF88FFFFF",
"size": "1048576",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_ddrc_0": {"name": "ps7_ddrc_0",
"base": "0xF8006000",
"high": "0xF8006FFF",
"size": "4096",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_dev_cfg_0": {"name": "ps7_dev_cfg_0",
"base": "0xF8007000",
"high": "0xF80070FF",
"size": "256",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_dma_ns": {"name": "ps7_dma_ns",
"base": "0xF8004000",
"high": "0xF8004FFF",
"size": "4096",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_dma_s": {"name": "ps7_dma_s",
"base": "0xF8003000",
"high": "0xF8003FFF",
"size": "4096",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_ethernet_0": {"name": "ps7_ethernet_0",
"base": "0xE000B000",
"high": "0xE000BFFF",
"size": "4096",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_globaltimer_0": {"name": "ps7_globaltimer_0",
"base": "0xF8F00200",
"high": "0xF8F002FF",
"size": "256",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_gpio_0": {"name": "ps7_gpio_0",
"base": "0xE000A000",
"high": "0xE000AFFF",
"size": "4096",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_gpv_0": {"name": "ps7_gpv_0",
"base": "0xF8900000",
"high": "0xF89FFFFF",
"size": "1048576",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_i2c_0": {"name": "ps7_i2c_0",
"base": "0xE0004000",
"high": "0xE0004FFF",
"size": "4096",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_i2c_1": {"name": "ps7_i2c_1",
"base": "0xE0005000",
"high": "0xE0005FFF",
"size": "4096",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_intc_dist_0": {"name": "ps7_intc_dist_0",
"base": "0xF8F01000",
"high": "0xF8F01FFF",
"size": "4096",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_iop_bus_config_0": {"name": "ps7_iop_bus_config_0",
"base": "0xE0200000",
"high": "0xE0200FFF",
"size": "4096",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_l2cachec_0": {"name": "ps7_l2cachec_0",
"base": "0xF8F02000",
"high": "0xF8F02FFF",
"size": "4096",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_ocmc_0": {"name": "ps7_ocmc_0",
"base": "0xF800C000",
"high": "0xF800CFFF",
"size": "4096",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_pl310_0": {"name": "ps7_pl310_0",
"base": "0xF8F02000",
"high": "0xF8F02FFF",
"size": "4096",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_pmu_0": {"name": "ps7_pmu_0",
"base": "0xF8893000",
"high": "0xF8893FFF",
"size": "4096",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_qspi_0": {"name": "ps7_qspi_0",
"base": "0xE000D000",
"high": "0xE000DFFF",
"size": "4096",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_qspi_linear_0": {"name": "ps7_qspi_linear_0",
"base": "0xFC000000",
"high": "0xFCFFFFFF",
"size": "16777216",
"slaveintf": "",
"type": "FLASH",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_scuc_0": {"name": "ps7_scuc_0",
"base": "0xF8F00000",
"high": "0xF8F000FC",
"size": "253",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_scugic_0": {"name": "ps7_scugic_0",
"base": "0xF8F00100",
"high": "0xF8F001FF",
"size": "256",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_scutimer_0": {"name": "ps7_scutimer_0",
"base": "0xF8F00600",
"high": "0xF8F0061F",
"size": "32",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_scuwdt_0": {"name": "ps7_scuwdt_0",
"base": "0xF8F00620",
"high": "0xF8F006FF",
"size": "224",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_sd_0": {"name": "ps7_sd_0",
"base": "0xE0100000",
"high": "0xE0100FFF",
"size": "4096",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_slcr_0": {"name": "ps7_slcr_0",
"base": "0xF8000000",
"high": "0xF8000FFF",
"size": "4096",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_uart_0": {"name": "ps7_uart_0",
"base": "0xE0000000",
"high": "0xE0000FFF",
"size": "4096",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_usb_0": {"name": "ps7_usb_0",
"base": "0xE0002000",
"high": "0xE0002FFF",
"size": "4096",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_xadc_0": {"name": "ps7_xadc_0",
"base": "0xF8007100",
"high": "0xF8007120",
"size": "33",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_ddr_0": {"name": "ps7_ddr_0",
"base": "0x00100000",
"high": "0x1FFFFFFF",
"size": "535822336",
"slaveintf": "",
"type": "MEMORY",
"flags": "7",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_ram_0": {"name": "ps7_ram_0",
"base": "0x00000000",
"high": "0x0002FFFF",
"size": "196608",
"slaveintf": "",
"type": "MEMORY",
"flags": "7",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_ram_1": {"name": "ps7_ram_1",
"base": "0xFFFF0000",
"high": "0xFFFFFDFF",
"size": "65024",
"slaveintf": "",
"type": "MEMORY",
"flags": "7",
"segment": "",
"acctype": "",
"tz": "",
},
}]. Thread: Worker-19: Launching Debugger_PWM_Car_App-Default

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-05 12:24:53.648
!MESSAGE XSCT Command: [::hsi::utils::get_hw_param_value C:/DevWorks/Robot_Car_PYNQ/Vitis/PWM_Car_XSA/export/PWM_Car_XSA/hw/Robot_Car_XSA.xsa ps7_cortexa9_0 C_DEBUG_ENABLED], Thread: Worker-19: Launching Debugger_PWM_Car_App-Default

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-05 12:24:53.650
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_param_value C:/DevWorks/Robot_Car_PYNQ/Vitis/PWM_Car_XSA/export/PWM_Car_XSA/hw/Robot_Car_XSA.xsa ps7_cortexa9_0 C_DEBUG_ENABLED], Result: [null, ]. Thread: Worker-19: Launching Debugger_PWM_Car_App-Default

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-05 12:24:53.650
!MESSAGE XSCT Command: [::hsi::utils::get_hw_param_value C:/DevWorks/Robot_Car_PYNQ/Vitis/PWM_Car_XSA/export/PWM_Car_XSA/hw/Robot_Car_XSA.xsa ps7_cortexa9_0 C_DEBUG_EVENT_COUNTERS], Thread: Worker-19: Launching Debugger_PWM_Car_App-Default

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-05 12:24:53.652
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_param_value C:/DevWorks/Robot_Car_PYNQ/Vitis/PWM_Car_XSA/export/PWM_Car_XSA/hw/Robot_Car_XSA.xsa ps7_cortexa9_0 C_DEBUG_EVENT_COUNTERS], Result: [null, ]. Thread: Worker-19: Launching Debugger_PWM_Car_App-Default

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-05 12:24:53.657
!MESSAGE XSCT Command: [::hsi::utils::get_hw_param_value C:/DevWorks/Robot_Car_PYNQ/Vitis/PWM_Car_XSA/export/PWM_Car_XSA/hw/Robot_Car_XSA.xsa ps7_cortexa9_0 C_DEBUG_LATENCY_COUNTERS], Thread: Worker-19: Launching Debugger_PWM_Car_App-Default

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-05 12:24:53.659
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_param_value C:/DevWorks/Robot_Car_PYNQ/Vitis/PWM_Car_XSA/export/PWM_Car_XSA/hw/Robot_Car_XSA.xsa ps7_cortexa9_0 C_DEBUG_LATENCY_COUNTERS], Result: [null, ]. Thread: Worker-19: Launching Debugger_PWM_Car_App-Default

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-05 12:24:53.660
!MESSAGE XSCT Command: [::hsi::utils::get_hw_param_value C:/DevWorks/Robot_Car_PYNQ/Vitis/PWM_Car_XSA/export/PWM_Car_XSA/hw/Robot_Car_XSA.xsa ps7_cortexa9_0 C_DEBUG_COUNTER_WIDTH], Thread: Worker-19: Launching Debugger_PWM_Car_App-Default

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-05 12:24:53.662
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_param_value C:/DevWorks/Robot_Car_PYNQ/Vitis/PWM_Car_XSA/export/PWM_Car_XSA/hw/Robot_Car_XSA.xsa ps7_cortexa9_0 C_DEBUG_COUNTER_WIDTH], Result: [null, ]. Thread: Worker-19: Launching Debugger_PWM_Car_App-Default

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-05 12:24:53.662
!MESSAGE XSCT Command: [::hsi::utils::get_hw_param_value C:/DevWorks/Robot_Car_PYNQ/Vitis/PWM_Car_XSA/export/PWM_Car_XSA/hw/Robot_Car_XSA.xsa ps7_cortexa9_0 C_FREQ], Thread: Worker-19: Launching Debugger_PWM_Car_App-Default

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-05 12:24:53.664
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_param_value C:/DevWorks/Robot_Car_PYNQ/Vitis/PWM_Car_XSA/export/PWM_Car_XSA/hw/Robot_Car_XSA.xsa ps7_cortexa9_0 C_FREQ], Result: [null, ]. Thread: Worker-19: Launching Debugger_PWM_Car_App-Default

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-05 12:24:53.664
!MESSAGE XSCT Command: [::hsi::utils::get_hw_param_value C:/DevWorks/Robot_Car_PYNQ/Vitis/PWM_Car_XSA/export/PWM_Car_XSA/hw/Robot_Car_XSA.xsa ps7_cortexa9_0 C_CPU_CLK_FREQ_HZ], Thread: Worker-19: Launching Debugger_PWM_Car_App-Default

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-05 12:24:53.679
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_param_value C:/DevWorks/Robot_Car_PYNQ/Vitis/PWM_Car_XSA/export/PWM_Car_XSA/hw/Robot_Car_XSA.xsa ps7_cortexa9_0 C_CPU_CLK_FREQ_HZ], Result: [null, 650000000]. Thread: Worker-19: Launching Debugger_PWM_Car_App-Default

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-05 12:24:53.680
!MESSAGE XSCT Command: [::hsi::utils::get_cpu_nr -json C:/DevWorks/Robot_Car_PYNQ/Vitis/PWM_Car_XSA/export/PWM_Car_XSA/hw/Robot_Car_XSA.xsa], Thread: Worker-19: Launching Debugger_PWM_Car_App-Default

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-05 12:24:53.683
!MESSAGE XSCT command with result: [::hsi::utils::get_cpu_nr -json C:/DevWorks/Robot_Car_PYNQ/Vitis/PWM_Car_XSA/export/PWM_Car_XSA/hw/Robot_Car_XSA.xsa], Result: [null, {"ps7_cortexa9_0": {"bscan": "",
"index": "0",
},
"ps7_cortexa9_1": {"bscan": "",
"index": "1",
},
}]. Thread: Worker-19: Launching Debugger_PWM_Car_App-Default

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-05 12:24:53.685
!MESSAGE XSCT Command: [::hsi::utils::get_all_register_data -json C:/DevWorks/Robot_Car_PYNQ/Vitis/PWM_Car_XSA/export/PWM_Car_XSA/hw/Robot_Car_XSA.xsa ps7_cortexa9_1], Thread: Worker-19: Launching Debugger_PWM_Car_App-Default

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-05 12:24:53.722
!MESSAGE XSCT command with result: [::hsi::utils::get_all_register_data -json C:/DevWorks/Robot_Car_PYNQ/Vitis/PWM_Car_XSA/export/PWM_Car_XSA/hw/Robot_Car_XSA.xsa ps7_cortexa9_1], Result: [null, {"HC_SR04_IP_0": {},
"HC_SR04_IP_1": {},
"SpeedSensor_IP_0": {},
"SpeedSensor_IP_1": {},
"SpeedSensor_IP_2": {},
"SpeedSensor_IP_3": {},
"axi_timer_0": {"TCSR0": {"description": "Timer 0 Control and Status Register",
"address_offset": "0x0",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"MDT0": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Timer 0 Mode
0 - Timer mode is generate
1 - Timer mode is capture
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"UDT0": {"access": "read-write",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Up/Down Count Timer 0
  0 - Timer functions as up counter
  1 - Timer functions as down counter
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"GENT0": {"access": "read-write",
"bit_offset": "2",
"bit_range": "",
"bit_width": "1",
"desc": "Enable External Generate Signal Timer 0
  0 - Disables external generate signal
  1 - Enables external generate signal
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"CAPT0": {"access": "read-write",
"bit_offset": "3",
"bit_range": "",
"bit_width": "1",
"desc": "Enable External Capture Trigger Timer 0
  0 - Disables external capture trigger
  1 - Enables external capture trigger
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"ARHT0": {"access": "read-write",
"bit_offset": "4",
"bit_range": "",
"bit_width": "1",
"desc": "Auto Reload/Hold Timer 0.
When the timer is in Generate mode, this bit determines whether the counter reloads the generate value and continues running or holds at the termination value. 
In Capture mode, this bit determines whether a new capture trigger overwrites the previous captured value or if the previous value is held.      0 = Hold counter or capture value. The TLR must be read before providing the external capture.      1 = Reload generate value or overwrite capture value
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"LOAD0": {"access": "read-write",
"bit_offset": "5",
"bit_range": "",
"bit_width": "1",
"desc": "Load Timer 0      0 = No load      1 = Loads timer with value in TLR0 Setting this bit loads timer/counter register (TCR0) with a specified value in the timer/counter load register (TLR0).  This bit prevents the running of the timer/counter; hence, this should be cleared alongside setting Enable Timer/ Counter (ENT0) bit in TCSR0.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"ENIT0": {"access": "read-write",
"bit_offset": "6",
"bit_range": "",
"bit_width": "1",
"desc": "Enable Interrupt for Timer 0
Enables the assertion of the interrupt signal for this timer. Has no effect on the interrupt flag (T0INT) in TCSR0.      0 - Disable interrupt signal   1 - Enable interrupt signal
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"ENT0": {"access": "read-write",
"bit_offset": "7",
"bit_range": "",
"bit_width": "1",
"desc": "Enable Timer 0
  0 - Disable timer (counter halts)
  1 - Enable timer (counter runs)
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"T0INT": {"access": "read-write",
"bit_offset": "8",
"bit_range": "",
"bit_width": "1",
"desc": "Timer 0 Interrupt
Indicates that the condition for an interrupt on this timer has occurred. If the timer mode is capture and the timer is enabled, this bit indicates a capture has occurred. If the mode is generate, this bit indicates the counter has rolled over. Must be cleared by writing a 1.
Read:      0 - No interrupt has occurred      1 - Interrupt has occurred  Write:      0 - No change in state of T0INT   1 - Clear T0INT (clear to 0)
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"PWMA0": {"access": "read-write",
"bit_offset": "9",
"bit_range": "",
"bit_width": "1",
"desc": "Enable Pulse Width Modulation for Timer 0      0 - Disable pulse width modulation      1 - Enable pulse width modulation PWM requires using Timer 0 and Timer 1 together as a pair.  Timer 0 sets the period of the PWM output, and Timer 1 sets the high time for the PWM output. For PWM mode, MDT0 and MDT1 must be 0 and C_GEN0_ASSERT and C_GEN1_ASSERT must be 1.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"ENALL": {"access": "read-write",
"bit_offset": "10",
"bit_range": "",
"bit_width": "1",
"desc": "Enable All Timers      0 - No effect on timers      1 - Enable all timers (counters run) This bit is mirrored in all control/status registers and is used to enable all counters simultaneously. Writing a 1 to this bit sets ENALL, ENT0, and ENT1. 
Writing a 0 to this register clears ENALL but has no effect on ENT0 and ENT1. 
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"CASC": {"access": "read-write",
"bit_offset": "11",
"bit_range": "",
"bit_width": "1",
"desc": "Enable cascade mode of timers      0 - Disable cascaded operation      1 - Enable cascaded operation Cascaded operation requires using Timer 0 and Timer 1 together as a pair.  The counting event for the Timer 1 is when the Timer 0 rolls over from all 1s to all 0s or vice-versa when counting down.
TLR0 and TLR1 are used for lower 32-bit and higher 32-bit respectively. Similarly, TCR0 contains lower 32-bits for the 64-bit counter and TCR1 contains the higher 32-bits.
Only TCSR0 is valid for both the timer/counters in this mode.
This CASC bit must be set before enabling the timer/counter.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1115684864,
},
"TLR0": {"description": "Timer 0 Load Register",
"address_offset": "0x4",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"TCLR0": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Timer/Counter Load Register
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1115684868,
},
"TCR0": {"description": "Timer 0 Counter Register",
"address_offset": "0x8",
"access": "read-only",
"size": "32",
"interface": "S_AXI",
"fields": {"TCR0": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Timer/Counter Register
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1115684872,
},
"TCSR1": {"description": "Timer 1 Control and Status Register",
"address_offset": "0x10",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"MDT1": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Timer 1 Mode
  0 - Timer mode is generate
  1 - Timer mode is capture
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"UDT1": {"access": "read-write",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Up/Down Count Timer 1
  0 - Timer functions as up counter
  1 - Timer functions as down counter
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"GENT1": {"access": "read-write",
"bit_offset": "2",
"bit_range": "",
"bit_width": "1",
"desc": "Enable External Generate Signal Timer 1
  0 - Disables external generate signal
  1 - Enables external generate signal
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"CAPT1": {"access": "read-write",
"bit_offset": "3",
"bit_range": "",
"bit_width": "1",
"desc": "Enable External Capture Trigger Timer 1
  0 - Disables external capture trigger
  1 - Enables external capture trigger
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"ARHT1": {"access": "read-write",
"bit_offset": "4",
"bit_range": "",
"bit_width": "1",
"desc": "Auto Reload/Hold Timer 1.
When the timer is in Generate mode, this bit determines whether the counter reloads the generate value and continues running or holds at the termination value. 
In Capture mode, this bit determines whether a new capture trigger overwrites the previous captured value or if the previous value is held.
0 = Hold counter or capture value. The TLR must be read before providing the external capture.   
1 = Reload generate value or overwrite capture value
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"LOAD1": {"access": "read-write",
"bit_offset": "5",
"bit_range": "",
"bit_width": "1",
"desc": "Load Timer 1      0 = No load      1 = Loads timer with value in TLR1 Setting this bit loads timer/counter register (TCR1) with a specified value in the timer/counter load register (TLR1).  This bit prevents the running of the timer/counter; hence, this should be cleared alongside setting Enable Timer/ Counter (ENT1) bit in TCSR1.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"ENIT1": {"access": "read-write",
"bit_offset": "6",
"bit_range": "",
"bit_width": "1",
"desc": "Enable Interrupt for Timer 1
Enables the assertion of the interrupt signal for this timer. Has no effect on the interrupt flag (T1INT) in TCSR1.      0 - Disable interrupt signal      1 - Enable interrupt signal
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"ENT1": {"access": "read-write",
"bit_offset": "7",
"bit_range": "",
"bit_width": "1",
"desc": "Enable Timer 1
  0 - Disable timer (counter halts)
  1 - Enable timer (counter runs)
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"T1INT": {"access": "read-write",
"bit_offset": "8",
"bit_range": "",
"bit_width": "1",
"desc": "Timer 1 Interrupt
Indicates that the condition for an interrupt on this timer has occurred. If the timer mode is capture and the timer is enabled, this bit indicates a capture has occurred. If the mode is generate, this bit indicates the counter has rolled over. Must be cleared by writing a 1.
Read:      0 - No interrupt has occurred      1 - Interrupt has occurred  Write:      0 - No change in state of T0INT      1 - Clear T1INT (clear to 0)
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"PWMA1": {"access": "read-write",
"bit_offset": "9",
"bit_range": "",
"bit_width": "1",
"desc": "Enable Pulse Width Modulation for Timer 1      0 - Disable pulse width modulation      1 - Enable pulse width modulation  PWM requires using Timer 0 and Timer 1 together as a pair. Timer 0 sets the period of the PWM output, and Timer 1 sets the high time for the PWM output. For PWM mode, MDT0 and MDT1 must be 0.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"ENALL": {"access": "read-write",
"bit_offset": "10",
"bit_range": "",
"bit_width": "1",
"desc": "Enable All Timers      0 - No effect on timers      1 - Enable all timers (counters run)  This bit is mirrored in all control/status registers and is used to enable all counters simultaneously. Writing a 1 to this bit sets ENALL, ENT0, and ENT1. Writing a 0 to this register clears ENALL but has no effect on ENT0 and ENT1. 
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1115684880,
},
"TLR1": {"description": "Timer 1 Load Register",
"address_offset": "0x14",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"TCLR1": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Timer/Counter Load Register
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1115684884,
},
"TCR1": {"description": "Timer 1 Counter Register",
"address_offset": "0x18",
"access": "read-only",
"size": "32",
"interface": "S_AXI",
"fields": {"TCR1": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Timer/Counter Register
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1115684888,
},
},
"axi_timer_1": {"TCSR0": {"description": "Timer 0 Control and Status Register",
"address_offset": "0x0",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"MDT0": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Timer 0 Mode
0 - Timer mode is generate
1 - Timer mode is capture
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"UDT0": {"access": "read-write",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Up/Down Count Timer 0
  0 - Timer functions as up counter
  1 - Timer functions as down counter
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"GENT0": {"access": "read-write",
"bit_offset": "2",
"bit_range": "",
"bit_width": "1",
"desc": "Enable External Generate Signal Timer 0
  0 - Disables external generate signal
  1 - Enables external generate signal
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"CAPT0": {"access": "read-write",
"bit_offset": "3",
"bit_range": "",
"bit_width": "1",
"desc": "Enable External Capture Trigger Timer 0
  0 - Disables external capture trigger
  1 - Enables external capture trigger
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"ARHT0": {"access": "read-write",
"bit_offset": "4",
"bit_range": "",
"bit_width": "1",
"desc": "Auto Reload/Hold Timer 0.
When the timer is in Generate mode, this bit determines whether the counter reloads the generate value and continues running or holds at the termination value. 
In Capture mode, this bit determines whether a new capture trigger overwrites the previous captured value or if the previous value is held.      0 = Hold counter or capture value. The TLR must be read before providing the external capture.      1 = Reload generate value or overwrite capture value
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"LOAD0": {"access": "read-write",
"bit_offset": "5",
"bit_range": "",
"bit_width": "1",
"desc": "Load Timer 0      0 = No load      1 = Loads timer with value in TLR0 Setting this bit loads timer/counter register (TCR0) with a specified value in the timer/counter load register (TLR0).  This bit prevents the running of the timer/counter; hence, this should be cleared alongside setting Enable Timer/ Counter (ENT0) bit in TCSR0.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"ENIT0": {"access": "read-write",
"bit_offset": "6",
"bit_range": "",
"bit_width": "1",
"desc": "Enable Interrupt for Timer 0
Enables the assertion of the interrupt signal for this timer. Has no effect on the interrupt flag (T0INT) in TCSR0.      0 - Disable interrupt signal   1 - Enable interrupt signal
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"ENT0": {"access": "read-write",
"bit_offset": "7",
"bit_range": "",
"bit_width": "1",
"desc": "Enable Timer 0
  0 - Disable timer (counter halts)
  1 - Enable timer (counter runs)
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"T0INT": {"access": "read-write",
"bit_offset": "8",
"bit_range": "",
"bit_width": "1",
"desc": "Timer 0 Interrupt
Indicates that the condition for an interrupt on this timer has occurred. If the timer mode is capture and the timer is enabled, this bit indicates a capture has occurred. If the mode is generate, this bit indicates the counter has rolled over. Must be cleared by writing a 1.
Read:      0 - No interrupt has occurred      1 - Interrupt has occurred  Write:      0 - No change in state of T0INT   1 - Clear T0INT (clear to 0)
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"PWMA0": {"access": "read-write",
"bit_offset": "9",
"bit_range": "",
"bit_width": "1",
"desc": "Enable Pulse Width Modulation for Timer 0      0 - Disable pulse width modulation      1 - Enable pulse width modulation PWM requires using Timer 0 and Timer 1 together as a pair.  Timer 0 sets the period of the PWM output, and Timer 1 sets the high time for the PWM output. For PWM mode, MDT0 and MDT1 must be 0 and C_GEN0_ASSERT and C_GEN1_ASSERT must be 1.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"ENALL": {"access": "read-write",
"bit_offset": "10",
"bit_range": "",
"bit_width": "1",
"desc": "Enable All Timers      0 - No effect on timers      1 - Enable all timers (counters run) This bit is mirrored in all control/status registers and is used to enable all counters simultaneously. Writing a 1 to this bit sets ENALL, ENT0, and ENT1. 
Writing a 0 to this register clears ENALL but has no effect on ENT0 and ENT1. 
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"CASC": {"access": "read-write",
"bit_offset": "11",
"bit_range": "",
"bit_width": "1",
"desc": "Enable cascade mode of timers      0 - Disable cascaded operation      1 - Enable cascaded operation Cascaded operation requires using Timer 0 and Timer 1 together as a pair.  The counting event for the Timer 1 is when the Timer 0 rolls over from all 1s to all 0s or vice-versa when counting down.
TLR0 and TLR1 are used for lower 32-bit and higher 32-bit respectively. Similarly, TCR0 contains lower 32-bits for the 64-bit counter and TCR1 contains the higher 32-bits.
Only TCSR0 is valid for both the timer/counters in this mode.
This CASC bit must be set before enabling the timer/counter.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1115750400,
},
"TLR0": {"description": "Timer 0 Load Register",
"address_offset": "0x4",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"TCLR0": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Timer/Counter Load Register
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1115750404,
},
"TCR0": {"description": "Timer 0 Counter Register",
"address_offset": "0x8",
"access": "read-only",
"size": "32",
"interface": "S_AXI",
"fields": {"TCR0": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Timer/Counter Register
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1115750408,
},
"TCSR1": {"description": "Timer 1 Control and Status Register",
"address_offset": "0x10",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"MDT1": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Timer 1 Mode
  0 - Timer mode is generate
  1 - Timer mode is capture
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"UDT1": {"access": "read-write",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Up/Down Count Timer 1
  0 - Timer functions as up counter
  1 - Timer functions as down counter
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"GENT1": {"access": "read-write",
"bit_offset": "2",
"bit_range": "",
"bit_width": "1",
"desc": "Enable External Generate Signal Timer 1
  0 - Disables external generate signal
  1 - Enables external generate signal
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"CAPT1": {"access": "read-write",
"bit_offset": "3",
"bit_range": "",
"bit_width": "1",
"desc": "Enable External Capture Trigger Timer 1
  0 - Disables external capture trigger
  1 - Enables external capture trigger
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"ARHT1": {"access": "read-write",
"bit_offset": "4",
"bit_range": "",
"bit_width": "1",
"desc": "Auto Reload/Hold Timer 1.
When the timer is in Generate mode, this bit determines whether the counter reloads the generate value and continues running or holds at the termination value. 
In Capture mode, this bit determines whether a new capture trigger overwrites the previous captured value or if the previous value is held.
0 = Hold counter or capture value. The TLR must be read before providing the external capture.   
1 = Reload generate value or overwrite capture value
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"LOAD1": {"access": "read-write",
"bit_offset": "5",
"bit_range": "",
"bit_width": "1",
"desc": "Load Timer 1      0 = No load      1 = Loads timer with value in TLR1 Setting this bit loads timer/counter register (TCR1) with a specified value in the timer/counter load register (TLR1).  This bit prevents the running of the timer/counter; hence, this should be cleared alongside setting Enable Timer/ Counter (ENT1) bit in TCSR1.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"ENIT1": {"access": "read-write",
"bit_offset": "6",
"bit_range": "",
"bit_width": "1",
"desc": "Enable Interrupt for Timer 1
Enables the assertion of the interrupt signal for this timer. Has no effect on the interrupt flag (T1INT) in TCSR1.      0 - Disable interrupt signal      1 - Enable interrupt signal
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"ENT1": {"access": "read-write",
"bit_offset": "7",
"bit_range": "",
"bit_width": "1",
"desc": "Enable Timer 1
  0 - Disable timer (counter halts)
  1 - Enable timer (counter runs)
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"T1INT": {"access": "read-write",
"bit_offset": "8",
"bit_range": "",
"bit_width": "1",
"desc": "Timer 1 Interrupt
Indicates that the condition for an interrupt on this timer has occurred. If the timer mode is capture and the timer is enabled, this bit indicates a capture has occurred. If the mode is generate, this bit indicates the counter has rolled over. Must be cleared by writing a 1.
Read:      0 - No interrupt has occurred      1 - Interrupt has occurred  Write:      0 - No change in state of T0INT      1 - Clear T1INT (clear to 0)
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"PWMA1": {"access": "read-write",
"bit_offset": "9",
"bit_range": "",
"bit_width": "1",
"desc": "Enable Pulse Width Modulation for Timer 1      0 - Disable pulse width modulation      1 - Enable pulse width modulation  PWM requires using Timer 0 and Timer 1 together as a pair. Timer 0 sets the period of the PWM output, and Timer 1 sets the high time for the PWM output. For PWM mode, MDT0 and MDT1 must be 0.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"ENALL": {"access": "read-write",
"bit_offset": "10",
"bit_range": "",
"bit_width": "1",
"desc": "Enable All Timers      0 - No effect on timers      1 - Enable all timers (counters run)  This bit is mirrored in all control/status registers and is used to enable all counters simultaneously. Writing a 1 to this bit sets ENALL, ENT0, and ENT1. Writing a 0 to this register clears ENALL but has no effect on ENT0 and ENT1. 
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1115750416,
},
"TLR1": {"description": "Timer 1 Load Register",
"address_offset": "0x14",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"TCLR1": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Timer/Counter Load Register
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1115750420,
},
"TCR1": {"description": "Timer 1 Counter Register",
"address_offset": "0x18",
"access": "read-only",
"size": "32",
"interface": "S_AXI",
"fields": {"TCR1": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Timer/Counter Register
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1115750424,
},
},
"axi_timer_2": {"TCSR0": {"description": "Timer 0 Control and Status Register",
"address_offset": "0x0",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"MDT0": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Timer 0 Mode
0 - Timer mode is generate
1 - Timer mode is capture
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"UDT0": {"access": "read-write",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Up/Down Count Timer 0
  0 - Timer functions as up counter
  1 - Timer functions as down counter
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"GENT0": {"access": "read-write",
"bit_offset": "2",
"bit_range": "",
"bit_width": "1",
"desc": "Enable External Generate Signal Timer 0
  0 - Disables external generate signal
  1 - Enables external generate signal
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"CAPT0": {"access": "read-write",
"bit_offset": "3",
"bit_range": "",
"bit_width": "1",
"desc": "Enable External Capture Trigger Timer 0
  0 - Disables external capture trigger
  1 - Enables external capture trigger
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"ARHT0": {"access": "read-write",
"bit_offset": "4",
"bit_range": "",
"bit_width": "1",
"desc": "Auto Reload/Hold Timer 0.
When the timer is in Generate mode, this bit determines whether the counter reloads the generate value and continues running or holds at the termination value. 
In Capture mode, this bit determines whether a new capture trigger overwrites the previous captured value or if the previous value is held.      0 = Hold counter or capture value. The TLR must be read before providing the external capture.      1 = Reload generate value or overwrite capture value
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"LOAD0": {"access": "read-write",
"bit_offset": "5",
"bit_range": "",
"bit_width": "1",
"desc": "Load Timer 0      0 = No load      1 = Loads timer with value in TLR0 Setting this bit loads timer/counter register (TCR0) with a specified value in the timer/counter load register (TLR0).  This bit prevents the running of the timer/counter; hence, this should be cleared alongside setting Enable Timer/ Counter (ENT0) bit in TCSR0.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"ENIT0": {"access": "read-write",
"bit_offset": "6",
"bit_range": "",
"bit_width": "1",
"desc": "Enable Interrupt for Timer 0
Enables the assertion of the interrupt signal for this timer. Has no effect on the interrupt flag (T0INT) in TCSR0.      0 - Disable interrupt signal   1 - Enable interrupt signal
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"ENT0": {"access": "read-write",
"bit_offset": "7",
"bit_range": "",
"bit_width": "1",
"desc": "Enable Timer 0
  0 - Disable timer (counter halts)
  1 - Enable timer (counter runs)
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"T0INT": {"access": "read-write",
"bit_offset": "8",
"bit_range": "",
"bit_width": "1",
"desc": "Timer 0 Interrupt
Indicates that the condition for an interrupt on this timer has occurred. If the timer mode is capture and the timer is enabled, this bit indicates a capture has occurred. If the mode is generate, this bit indicates the counter has rolled over. Must be cleared by writing a 1.
Read:      0 - No interrupt has occurred      1 - Interrupt has occurred  Write:      0 - No change in state of T0INT   1 - Clear T0INT (clear to 0)
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"PWMA0": {"access": "read-write",
"bit_offset": "9",
"bit_range": "",
"bit_width": "1",
"desc": "Enable Pulse Width Modulation for Timer 0      0 - Disable pulse width modulation      1 - Enable pulse width modulation PWM requires using Timer 0 and Timer 1 together as a pair.  Timer 0 sets the period of the PWM output, and Timer 1 sets the high time for the PWM output. For PWM mode, MDT0 and MDT1 must be 0 and C_GEN0_ASSERT and C_GEN1_ASSERT must be 1.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"ENALL": {"access": "read-write",
"bit_offset": "10",
"bit_range": "",
"bit_width": "1",
"desc": "Enable All Timers      0 - No effect on timers      1 - Enable all timers (counters run) This bit is mirrored in all control/status registers and is used to enable all counters simultaneously. Writing a 1 to this bit sets ENALL, ENT0, and ENT1. 
Writing a 0 to this register clears ENALL but has no effect on ENT0 and ENT1. 
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"CASC": {"access": "read-write",
"bit_offset": "11",
"bit_range": "",
"bit_width": "1",
"desc": "Enable cascade mode of timers      0 - Disable cascaded operation      1 - Enable cascaded operation Cascaded operation requires using Timer 0 and Timer 1 together as a pair.  The counting event for the Timer 1 is when the Timer 0 rolls over from all 1s to all 0s or vice-versa when counting down.
TLR0 and TLR1 are used for lower 32-bit and higher 32-bit respectively. Similarly, TCR0 contains lower 32-bits for the 64-bit counter and TCR1 contains the higher 32-bits.
Only TCSR0 is valid for both the timer/counters in this mode.
This CASC bit must be set before enabling the timer/counter.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1115815936,
},
"TLR0": {"description": "Timer 0 Load Register",
"address_offset": "0x4",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"TCLR0": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Timer/Counter Load Register
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1115815940,
},
"TCR0": {"description": "Timer 0 Counter Register",
"address_offset": "0x8",
"access": "read-only",
"size": "32",
"interface": "S_AXI",
"fields": {"TCR0": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Timer/Counter Register
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1115815944,
},
"TCSR1": {"description": "Timer 1 Control and Status Register",
"address_offset": "0x10",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"MDT1": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Timer 1 Mode
  0 - Timer mode is generate
  1 - Timer mode is capture
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"UDT1": {"access": "read-write",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Up/Down Count Timer 1
  0 - Timer functions as up counter
  1 - Timer functions as down counter
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"GENT1": {"access": "read-write",
"bit_offset": "2",
"bit_range": "",
"bit_width": "1",
"desc": "Enable External Generate Signal Timer 1
  0 - Disables external generate signal
  1 - Enables external generate signal
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"CAPT1": {"access": "read-write",
"bit_offset": "3",
"bit_range": "",
"bit_width": "1",
"desc": "Enable External Capture Trigger Timer 1
  0 - Disables external capture trigger
  1 - Enables external capture trigger
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"ARHT1": {"access": "read-write",
"bit_offset": "4",
"bit_range": "",
"bit_width": "1",
"desc": "Auto Reload/Hold Timer 1.
When the timer is in Generate mode, this bit determines whether the counter reloads the generate value and continues running or holds at the termination value. 
In Capture mode, this bit determines whether a new capture trigger overwrites the previous captured value or if the previous value is held.
0 = Hold counter or capture value. The TLR must be read before providing the external capture.   
1 = Reload generate value or overwrite capture value
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"LOAD1": {"access": "read-write",
"bit_offset": "5",
"bit_range": "",
"bit_width": "1",
"desc": "Load Timer 1      0 = No load      1 = Loads timer with value in TLR1 Setting this bit loads timer/counter register (TCR1) with a specified value in the timer/counter load register (TLR1).  This bit prevents the running of the timer/counter; hence, this should be cleared alongside setting Enable Timer/ Counter (ENT1) bit in TCSR1.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"ENIT1": {"access": "read-write",
"bit_offset": "6",
"bit_range": "",
"bit_width": "1",
"desc": "Enable Interrupt for Timer 1
Enables the assertion of the interrupt signal for this timer. Has no effect on the interrupt flag (T1INT) in TCSR1.      0 - Disable interrupt signal      1 - Enable interrupt signal
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"ENT1": {"access": "read-write",
"bit_offset": "7",
"bit_range": "",
"bit_width": "1",
"desc": "Enable Timer 1
  0 - Disable timer (counter halts)
  1 - Enable timer (counter runs)
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"T1INT": {"access": "read-write",
"bit_offset": "8",
"bit_range": "",
"bit_width": "1",
"desc": "Timer 1 Interrupt
Indicates that the condition for an interrupt on this timer has occurred. If the timer mode is capture and the timer is enabled, this bit indicates a capture has occurred. If the mode is generate, this bit indicates the counter has rolled over. Must be cleared by writing a 1.
Read:      0 - No interrupt has occurred      1 - Interrupt has occurred  Write:      0 - No change in state of T0INT      1 - Clear T1INT (clear to 0)
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"PWMA1": {"access": "read-write",
"bit_offset": "9",
"bit_range": "",
"bit_width": "1",
"desc": "Enable Pulse Width Modulation for Timer 1      0 - Disable pulse width modulation      1 - Enable pulse width modulation  PWM requires using Timer 0 and Timer 1 together as a pair. Timer 0 sets the period of the PWM output, and Timer 1 sets the high time for the PWM output. For PWM mode, MDT0 and MDT1 must be 0.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"ENALL": {"access": "read-write",
"bit_offset": "10",
"bit_range": "",
"bit_width": "1",
"desc": "Enable All Timers      0 - No effect on timers      1 - Enable all timers (counters run)  This bit is mirrored in all control/status registers and is used to enable all counters simultaneously. Writing a 1 to this bit sets ENALL, ENT0, and ENT1. Writing a 0 to this register clears ENALL but has no effect on ENT0 and ENT1. 
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1115815952,
},
"TLR1": {"description": "Timer 1 Load Register",
"address_offset": "0x14",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"TCLR1": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Timer/Counter Load Register
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1115815956,
},
"TCR1": {"description": "Timer 1 Counter Register",
"address_offset": "0x18",
"access": "read-only",
"size": "32",
"interface": "S_AXI",
"fields": {"TCR1": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Timer/Counter Register
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1115815960,
},
},
"axi_timer_3": {"TCSR0": {"description": "Timer 0 Control and Status Register",
"address_offset": "0x0",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"MDT0": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Timer 0 Mode
0 - Timer mode is generate
1 - Timer mode is capture
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"UDT0": {"access": "read-write",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Up/Down Count Timer 0
  0 - Timer functions as up counter
  1 - Timer functions as down counter
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"GENT0": {"access": "read-write",
"bit_offset": "2",
"bit_range": "",
"bit_width": "1",
"desc": "Enable External Generate Signal Timer 0
  0 - Disables external generate signal
  1 - Enables external generate signal
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"CAPT0": {"access": "read-write",
"bit_offset": "3",
"bit_range": "",
"bit_width": "1",
"desc": "Enable External Capture Trigger Timer 0
  0 - Disables external capture trigger
  1 - Enables external capture trigger
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"ARHT0": {"access": "read-write",
"bit_offset": "4",
"bit_range": "",
"bit_width": "1",
"desc": "Auto Reload/Hold Timer 0.
When the timer is in Generate mode, this bit determines whether the counter reloads the generate value and continues running or holds at the termination value. 
In Capture mode, this bit determines whether a new capture trigger overwrites the previous captured value or if the previous value is held.      0 = Hold counter or capture value. The TLR must be read before providing the external capture.      1 = Reload generate value or overwrite capture value
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"LOAD0": {"access": "read-write",
"bit_offset": "5",
"bit_range": "",
"bit_width": "1",
"desc": "Load Timer 0      0 = No load      1 = Loads timer with value in TLR0 Setting this bit loads timer/counter register (TCR0) with a specified value in the timer/counter load register (TLR0).  This bit prevents the running of the timer/counter; hence, this should be cleared alongside setting Enable Timer/ Counter (ENT0) bit in TCSR0.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"ENIT0": {"access": "read-write",
"bit_offset": "6",
"bit_range": "",
"bit_width": "1",
"desc": "Enable Interrupt for Timer 0
Enables the assertion of the interrupt signal for this timer. Has no effect on the interrupt flag (T0INT) in TCSR0.      0 - Disable interrupt signal   1 - Enable interrupt signal
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"ENT0": {"access": "read-write",
"bit_offset": "7",
"bit_range": "",
"bit_width": "1",
"desc": "Enable Timer 0
  0 - Disable timer (counter halts)
  1 - Enable timer (counter runs)
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"T0INT": {"access": "read-write",
"bit_offset": "8",
"bit_range": "",
"bit_width": "1",
"desc": "Timer 0 Interrupt
Indicates that the condition for an interrupt on this timer has occurred. If the timer mode is capture and the timer is enabled, this bit indicates a capture has occurred. If the mode is generate, this bit indicates the counter has rolled over. Must be cleared by writing a 1.
Read:      0 - No interrupt has occurred      1 - Interrupt has occurred  Write:      0 - No change in state of T0INT   1 - Clear T0INT (clear to 0)
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"PWMA0": {"access": "read-write",
"bit_offset": "9",
"bit_range": "",
"bit_width": "1",
"desc": "Enable Pulse Width Modulation for Timer 0      0 - Disable pulse width modulation      1 - Enable pulse width modulation PWM requires using Timer 0 and Timer 1 together as a pair.  Timer 0 sets the period of the PWM output, and Timer 1 sets the high time for the PWM output. For PWM mode, MDT0 and MDT1 must be 0 and C_GEN0_ASSERT and C_GEN1_ASSERT must be 1.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"ENALL": {"access": "read-write",
"bit_offset": "10",
"bit_range": "",
"bit_width": "1",
"desc": "Enable All Timers      0 - No effect on timers      1 - Enable all timers (counters run) This bit is mirrored in all control/status registers and is used to enable all counters simultaneously. Writing a 1 to this bit sets ENALL, ENT0, and ENT1. 
Writing a 0 to this register clears ENALL but has no effect on ENT0 and ENT1. 
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"CASC": {"access": "read-write",
"bit_offset": "11",
"bit_range": "",
"bit_width": "1",
"desc": "Enable cascade mode of timers      0 - Disable cascaded operation      1 - Enable cascaded operation Cascaded operation requires using Timer 0 and Timer 1 together as a pair.  The counting event for the Timer 1 is when the Timer 0 rolls over from all 1s to all 0s or vice-versa when counting down.
TLR0 and TLR1 are used for lower 32-bit and higher 32-bit respectively. Similarly, TCR0 contains lower 32-bits for the 64-bit counter and TCR1 contains the higher 32-bits.
Only TCSR0 is valid for both the timer/counters in this mode.
This CASC bit must be set before enabling the timer/counter.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1115881472,
},
"TLR0": {"description": "Timer 0 Load Register",
"address_offset": "0x4",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"TCLR0": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Timer/Counter Load Register
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1115881476,
},
"TCR0": {"description": "Timer 0 Counter Register",
"address_offset": "0x8",
"access": "read-only",
"size": "32",
"interface": "S_AXI",
"fields": {"TCR0": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Timer/Counter Register
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1115881480,
},
"TCSR1": {"description": "Timer 1 Control and Status Register",
"address_offset": "0x10",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"MDT1": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Timer 1 Mode
  0 - Timer mode is generate
  1 - Timer mode is capture
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"UDT1": {"access": "read-write",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Up/Down Count Timer 1
  0 - Timer functions as up counter
  1 - Timer functions as down counter
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"GENT1": {"access": "read-write",
"bit_offset": "2",
"bit_range": "",
"bit_width": "1",
"desc": "Enable External Generate Signal Timer 1
  0 - Disables external generate signal
  1 - Enables external generate signal
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"CAPT1": {"access": "read-write",
"bit_offset": "3",
"bit_range": "",
"bit_width": "1",
"desc": "Enable External Capture Trigger Timer 1
  0 - Disables external capture trigger
  1 - Enables external capture trigger
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"ARHT1": {"access": "read-write",
"bit_offset": "4",
"bit_range": "",
"bit_width": "1",
"desc": "Auto Reload/Hold Timer 1.
When the timer is in Generate mode, this bit determines whether the counter reloads the generate value and continues running or holds at the termination value. 
In Capture mode, this bit determines whether a new capture trigger overwrites the previous captured value or if the previous value is held.
0 = Hold counter or capture value. The TLR must be read before providing the external capture.   
1 = Reload generate value or overwrite capture value
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"LOAD1": {"access": "read-write",
"bit_offset": "5",
"bit_range": "",
"bit_width": "1",
"desc": "Load Timer 1      0 = No load      1 = Loads timer with value in TLR1 Setting this bit loads timer/counter register (TCR1) with a specified value in the timer/counter load register (TLR1).  This bit prevents the running of the timer/counter; hence, this should be cleared alongside setting Enable Timer/ Counter (ENT1) bit in TCSR1.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"ENIT1": {"access": "read-write",
"bit_offset": "6",
"bit_range": "",
"bit_width": "1",
"desc": "Enable Interrupt for Timer 1
Enables the assertion of the interrupt signal for this timer. Has no effect on the interrupt flag (T1INT) in TCSR1.      0 - Disable interrupt signal      1 - Enable interrupt signal
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"ENT1": {"access": "read-write",
"bit_offset": "7",
"bit_range": "",
"bit_width": "1",
"desc": "Enable Timer 1
  0 - Disable timer (counter halts)
  1 - Enable timer (counter runs)
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"T1INT": {"access": "read-write",
"bit_offset": "8",
"bit_range": "",
"bit_width": "1",
"desc": "Timer 1 Interrupt
Indicates that the condition for an interrupt on this timer has occurred. If the timer mode is capture and the timer is enabled, this bit indicates a capture has occurred. If the mode is generate, this bit indicates the counter has rolled over. Must be cleared by writing a 1.
Read:      0 - No interrupt has occurred      1 - Interrupt has occurred  Write:      0 - No change in state of T0INT      1 - Clear T1INT (clear to 0)
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"PWMA1": {"access": "read-write",
"bit_offset": "9",
"bit_range": "",
"bit_width": "1",
"desc": "Enable Pulse Width Modulation for Timer 1      0 - Disable pulse width modulation      1 - Enable pulse width modulation  PWM requires using Timer 0 and Timer 1 together as a pair. Timer 0 sets the period of the PWM output, and Timer 1 sets the high time for the PWM output. For PWM mode, MDT0 and MDT1 must be 0.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"ENALL": {"access": "read-write",
"bit_offset": "10",
"bit_range": "",
"bit_width": "1",
"desc": "Enable All Timers      0 - No effect on timers      1 - Enable all timers (counters run)  This bit is mirrored in all control/status registers and is used to enable all counters simultaneously. Writing a 1 to this bit sets ENALL, ENT0, and ENT1. Writing a 0 to this register clears ENALL but has no effect on ENT0 and ENT1. 
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1115881488,
},
"TLR1": {"description": "Timer 1 Load Register",
"address_offset": "0x14",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"TCLR1": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Timer/Counter Load Register
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1115881492,
},
"TCR1": {"description": "Timer 1 Counter Register",
"address_offset": "0x18",
"access": "read-only",
"size": "32",
"interface": "S_AXI",
"fields": {"TCR1": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Timer/Counter Register
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1115881496,
},
},
"gpio_btns_sws": {"GPIO_DATA": {"description": "Channel-1 AXI GPIO Data register",
"address_offset": "0x0",
"access": "read-write",
"size": "4",
"interface": "S_AXI",
"fields": {"CH1_DATA": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "4",
"desc": "AXI GPIO Data Register.
For each I/O bit programmed as input
  R - Reads value on the input pin.
  W - No effect.
For each I/O bit programmed as output
  R - Reads value on GPIO_O pins
  W - Writes value to the corresponding AXI GPIO 
      data register bit and output pin
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1092616192,
},
"GPIO_TRI": {"description": "Channel-1 AXI GPIO 3-State Control register",
"address_offset": "0x4",
"access": "read-write",
"size": "4",
"interface": "S_AXI",
"fields": {"CH1_TRI": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "4",
"desc": "AXI GPIO 3-State Control Register
Each I/O pin of the AXI GPIO is individually programmable as an input or output   For each of the bits     0 - I/O pin configured as output     1 - I/O pin configured as input
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1092616196,
},
"GPIO2_DATA": {"description": "Channel-2 AXI GPIO Data register",
"address_offset": "0x8",
"access": "read-write",
"size": "2",
"interface": "S_AXI",
"fields": {"CH2_DATA": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "2",
"desc": "AXI GPIO Data Register.
For each I/O bit programmed as input
  R - Reads value on the input pin.
  W - No effect.
For each I/O bit programmed as output
  R - Reads value on GPIO_O pins
  W - Writes value to the corresponding AXI GPIO 
      data register bit and output pin
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1092616200,
},
"GPIO2_TRI": {"description": "Channel-2 AXI GPIO 3-State Control register",
"address_offset": "0xC",
"access": "read-write",
"size": "2",
"interface": "S_AXI",
"fields": {"CH2_TRI": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "2",
"desc": "AXI GPIO 3-State Control Register
Each I/O pin of the AXI GPIO is individually programmable as an input or output   For each of the bits     0 - I/O pin configured as output     1 - I/O pin configured as input
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1092616204,
},
"GIER": {"description": "Global_Interrupt_Enable register",
"address_offset": "0x11C",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"INT_EN": {"access": "read-write",
"bit_offset": "31",
"bit_range": "",
"bit_width": "1",
"desc": "Master enable for the device interrupt output
  0 - Disabled
  1 - Enabled
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1092616476,
},
"IP_IER": {"description": "IP Interrupt Enable register",
"address_offset": "0x128",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"CH1_INT_EN": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Enable Channel 1 Interrupt
  0 - Disabled (masked)
  1 - Enabled
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"CH2_INT_EN": {"access": "read-write",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Enable Channel 2 Interrupt
  0 - Disabled (masked)
  1 - Enabled
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1092616488,
},
"IP_ISR": {"description": "IP Interrupt Status register",
"address_offset": "0x120",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"CH1_INT_S": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Channel 1 Interrupt Status
  0 - No Channel 1 input interrupt
  1 - Channel 1 input interrupt
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"CH2_INT_S": {"access": "read-write",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Channel 2 Interrupt Status
  0 - No Channel 2 input interrupt
  1 - Channel 2 input interrupt
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1092616480,
},
},
"gpio_leds_rgb": {"GPIO_DATA": {"description": "Channel-1 AXI GPIO Data register",
"address_offset": "0x0",
"access": "read-write",
"size": "4",
"interface": "S_AXI",
"fields": {"CH1_DATA": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "4",
"desc": "AXI GPIO Data Register.
For each I/O bit programmed as input
  R - Reads value on the input pin.
  W - No effect.
For each I/O bit programmed as output
  R - Reads value on GPIO_O pins
  W - Writes value to the corresponding AXI GPIO 
      data register bit and output pin
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1092681728,
},
"GPIO_TRI": {"description": "Channel-1 AXI GPIO 3-State Control register",
"address_offset": "0x4",
"access": "read-write",
"size": "4",
"interface": "S_AXI",
"fields": {"CH1_TRI": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "4",
"desc": "AXI GPIO 3-State Control Register
Each I/O pin of the AXI GPIO is individually programmable as an input or output   For each of the bits     0 - I/O pin configured as output     1 - I/O pin configured as input
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1092681732,
},
"GPIO2_DATA": {"description": "Channel-2 AXI GPIO Data register",
"address_offset": "0x8",
"access": "read-write",
"size": "6",
"interface": "S_AXI",
"fields": {"CH2_DATA": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "6",
"desc": "AXI GPIO Data Register.
For each I/O bit programmed as input
  R - Reads value on the input pin.
  W - No effect.
For each I/O bit programmed as output
  R - Reads value on GPIO_O pins
  W - Writes value to the corresponding AXI GPIO 
      data register bit and output pin
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1092681736,
},
"GPIO2_TRI": {"description": "Channel-2 AXI GPIO 3-State Control register",
"address_offset": "0xC",
"access": "read-write",
"size": "6",
"interface": "S_AXI",
"fields": {"CH2_TRI": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "6",
"desc": "AXI GPIO 3-State Control Register
Each I/O pin of the AXI GPIO is individually programmable as an input or output   For each of the bits     0 - I/O pin configured as output     1 - I/O pin configured as input
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1092681740,
},
"GIER": {"description": "Global_Interrupt_Enable register",
"address_offset": "0x11C",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"INT_EN": {"access": "read-write",
"bit_offset": "31",
"bit_range": "",
"bit_width": "1",
"desc": "Master enable for the device interrupt output
  0 - Disabled
  1 - Enabled
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1092682012,
},
"IP_IER": {"description": "IP Interrupt Enable register",
"address_offset": "0x128",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"CH1_INT_EN": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Enable Channel 1 Interrupt
  0 - Disabled (masked)
  1 - Enabled
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"CH2_INT_EN": {"access": "read-write",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Enable Channel 2 Interrupt
  0 - Disabled (masked)
  1 - Enabled
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1092682024,
},
"IP_ISR": {"description": "IP Interrupt Status register",
"address_offset": "0x120",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"CH1_INT_S": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Channel 1 Interrupt Status
  0 - No Channel 1 input interrupt
  1 - Channel 1 input interrupt
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"CH2_INT_S": {"access": "read-write",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Channel 2 Interrupt Status
  0 - No Channel 2 input interrupt
  1 - Channel 2 input interrupt
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1092682016,
},
},
"ps7_afi_0": {},
"ps7_afi_1": {},
"ps7_afi_2": {},
"ps7_afi_3": {},
"ps7_coresight_comp_0": {},
"ps7_ddr_0": {},
"ps7_ddrc_0": {},
"ps7_dev_cfg_0": {},
"ps7_dma_ns": {},
"ps7_dma_s": {},
"ps7_ethernet_0": {},
"ps7_globaltimer_0": {},
"ps7_gpio_0": {},
"ps7_gpv_0": {},
"ps7_i2c_0": {},
"ps7_i2c_1": {},
"ps7_intc_dist_0": {},
"ps7_iop_bus_config_0": {},
"ps7_l2cachec_0": {},
"ps7_ocmc_0": {},
"ps7_pl310_0": {},
"ps7_pmu_0": {},
"ps7_qspi_0": {},
"ps7_qspi_linear_0": {},
"ps7_ram_0": {},
"ps7_ram_1": {},
"ps7_scuc_0": {},
"ps7_scugic_0": {},
"ps7_scutimer_0": {},
"ps7_scuwdt_0": {},
"ps7_sd_0": {},
"ps7_slcr_0": {},
"ps7_uart_0": {},
"ps7_usb_0": {},
"ps7_xadc_0": {},
}]. Thread: Worker-19: Launching Debugger_PWM_Car_App-Default

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-05 12:24:53.725
!MESSAGE XSCT Command: [::hsi::utils::get_addr_ranges -json C:/DevWorks/Robot_Car_PYNQ/Vitis/PWM_Car_XSA/export/PWM_Car_XSA/hw/Robot_Car_XSA.xsa ps7_cortexa9_1], Thread: Worker-19: Launching Debugger_PWM_Car_App-Default

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-05 12:24:53.737
!MESSAGE XSCT command with result: [::hsi::utils::get_addr_ranges -json C:/DevWorks/Robot_Car_PYNQ/Vitis/PWM_Car_XSA/export/PWM_Car_XSA/hw/Robot_Car_XSA.xsa ps7_cortexa9_1], Result: [null, {"gpio_btns_sws_S_AXI": {"name": "gpio_btns_sws",
"base": "0x41200000",
"high": "0x4120FFFF",
"size": "65536",
"slaveintf": "S_AXI",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"gpio_leds_rgb_S_AXI": {"name": "gpio_leds_rgb",
"base": "0x41210000",
"high": "0x4121FFFF",
"size": "65536",
"slaveintf": "S_AXI",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"axi_timer_0_S_AXI": {"name": "axi_timer_0",
"base": "0x42800000",
"high": "0x4280FFFF",
"size": "65536",
"slaveintf": "S_AXI",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"axi_timer_1_S_AXI": {"name": "axi_timer_1",
"base": "0x42810000",
"high": "0x4281FFFF",
"size": "65536",
"slaveintf": "S_AXI",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"axi_timer_2_S_AXI": {"name": "axi_timer_2",
"base": "0x42820000",
"high": "0x4282FFFF",
"size": "65536",
"slaveintf": "S_AXI",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"axi_timer_3_S_AXI": {"name": "axi_timer_3",
"base": "0x42830000",
"high": "0x4283FFFF",
"size": "65536",
"slaveintf": "S_AXI",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"SpeedSensor_IP_0_S00_AXI": {"name": "SpeedSensor_IP_0",
"base": "0x43C00000",
"high": "0x43C0FFFF",
"size": "65536",
"slaveintf": "S00_AXI",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"SpeedSensor_IP_1_S00_AXI": {"name": "SpeedSensor_IP_1",
"base": "0x43C10000",
"high": "0x43C1FFFF",
"size": "65536",
"slaveintf": "S00_AXI",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"SpeedSensor_IP_2_S00_AXI": {"name": "SpeedSensor_IP_2",
"base": "0x43C20000",
"high": "0x43C2FFFF",
"size": "65536",
"slaveintf": "S00_AXI",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"SpeedSensor_IP_3_S00_AXI": {"name": "SpeedSensor_IP_3",
"base": "0x43C30000",
"high": "0x43C3FFFF",
"size": "65536",
"slaveintf": "S00_AXI",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"HC_SR04_IP_0_S00_AXI": {"name": "HC_SR04_IP_0",
"base": "0x43C40000",
"high": "0x43C4FFFF",
"size": "65536",
"slaveintf": "S00_AXI",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"HC_SR04_IP_1_S00_AXI": {"name": "HC_SR04_IP_1",
"base": "0x43C50000",
"high": "0x43C5FFFF",
"size": "65536",
"slaveintf": "S00_AXI",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_afi_0": {"name": "ps7_afi_0",
"base": "0xF8008000",
"high": "0xF8008FFF",
"size": "4096",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_afi_1": {"name": "ps7_afi_1",
"base": "0xF8009000",
"high": "0xF8009FFF",
"size": "4096",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_afi_2": {"name": "ps7_afi_2",
"base": "0xF800A000",
"high": "0xF800AFFF",
"size": "4096",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_afi_3": {"name": "ps7_afi_3",
"base": "0xF800B000",
"high": "0xF800BFFF",
"size": "4096",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_coresight_comp_0": {"name": "ps7_coresight_comp_0",
"base": "0xF8800000",
"high": "0xF88FFFFF",
"size": "1048576",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_ddrc_0": {"name": "ps7_ddrc_0",
"base": "0xF8006000",
"high": "0xF8006FFF",
"size": "4096",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_dev_cfg_0": {"name": "ps7_dev_cfg_0",
"base": "0xF8007000",
"high": "0xF80070FF",
"size": "256",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_dma_ns": {"name": "ps7_dma_ns",
"base": "0xF8004000",
"high": "0xF8004FFF",
"size": "4096",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_dma_s": {"name": "ps7_dma_s",
"base": "0xF8003000",
"high": "0xF8003FFF",
"size": "4096",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_ethernet_0": {"name": "ps7_ethernet_0",
"base": "0xE000B000",
"high": "0xE000BFFF",
"size": "4096",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_globaltimer_0": {"name": "ps7_globaltimer_0",
"base": "0xF8F00200",
"high": "0xF8F002FF",
"size": "256",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_gpio_0": {"name": "ps7_gpio_0",
"base": "0xE000A000",
"high": "0xE000AFFF",
"size": "4096",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_gpv_0": {"name": "ps7_gpv_0",
"base": "0xF8900000",
"high": "0xF89FFFFF",
"size": "1048576",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_i2c_0": {"name": "ps7_i2c_0",
"base": "0xE0004000",
"high": "0xE0004FFF",
"size": "4096",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_i2c_1": {"name": "ps7_i2c_1",
"base": "0xE0005000",
"high": "0xE0005FFF",
"size": "4096",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_intc_dist_0": {"name": "ps7_intc_dist_0",
"base": "0xF8F01000",
"high": "0xF8F01FFF",
"size": "4096",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_iop_bus_config_0": {"name": "ps7_iop_bus_config_0",
"base": "0xE0200000",
"high": "0xE0200FFF",
"size": "4096",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_l2cachec_0": {"name": "ps7_l2cachec_0",
"base": "0xF8F02000",
"high": "0xF8F02FFF",
"size": "4096",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_ocmc_0": {"name": "ps7_ocmc_0",
"base": "0xF800C000",
"high": "0xF800CFFF",
"size": "4096",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_pl310_0": {"name": "ps7_pl310_0",
"base": "0xF8F02000",
"high": "0xF8F02FFF",
"size": "4096",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_pmu_0": {"name": "ps7_pmu_0",
"base": "0xF8893000",
"high": "0xF8893FFF",
"size": "4096",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_qspi_0": {"name": "ps7_qspi_0",
"base": "0xE000D000",
"high": "0xE000DFFF",
"size": "4096",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_qspi_linear_0": {"name": "ps7_qspi_linear_0",
"base": "0xFC000000",
"high": "0xFCFFFFFF",
"size": "16777216",
"slaveintf": "",
"type": "FLASH",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_scuc_0": {"name": "ps7_scuc_0",
"base": "0xF8F00000",
"high": "0xF8F000FC",
"size": "253",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_scugic_0": {"name": "ps7_scugic_0",
"base": "0xF8F00100",
"high": "0xF8F001FF",
"size": "256",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_scutimer_0": {"name": "ps7_scutimer_0",
"base": "0xF8F00600",
"high": "0xF8F0061F",
"size": "32",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_scuwdt_0": {"name": "ps7_scuwdt_0",
"base": "0xF8F00620",
"high": "0xF8F006FF",
"size": "224",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_sd_0": {"name": "ps7_sd_0",
"base": "0xE0100000",
"high": "0xE0100FFF",
"size": "4096",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_slcr_0": {"name": "ps7_slcr_0",
"base": "0xF8000000",
"high": "0xF8000FFF",
"size": "4096",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_uart_0": {"name": "ps7_uart_0",
"base": "0xE0000000",
"high": "0xE0000FFF",
"size": "4096",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_usb_0": {"name": "ps7_usb_0",
"base": "0xE0002000",
"high": "0xE0002FFF",
"size": "4096",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_xadc_0": {"name": "ps7_xadc_0",
"base": "0xF8007100",
"high": "0xF8007120",
"size": "33",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_ddr_0": {"name": "ps7_ddr_0",
"base": "0x00100000",
"high": "0x1FFFFFFF",
"size": "535822336",
"slaveintf": "",
"type": "MEMORY",
"flags": "7",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_ram_0": {"name": "ps7_ram_0",
"base": "0x00000000",
"high": "0x0002FFFF",
"size": "196608",
"slaveintf": "",
"type": "MEMORY",
"flags": "7",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_ram_1": {"name": "ps7_ram_1",
"base": "0xFFFF0000",
"high": "0xFFFFFDFF",
"size": "65024",
"slaveintf": "",
"type": "MEMORY",
"flags": "7",
"segment": "",
"acctype": "",
"tz": "",
},
}]. Thread: Worker-19: Launching Debugger_PWM_Car_App-Default

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-05 12:24:53.739
!MESSAGE XSCT Command: [::hsi::utils::get_hw_param_value C:/DevWorks/Robot_Car_PYNQ/Vitis/PWM_Car_XSA/export/PWM_Car_XSA/hw/Robot_Car_XSA.xsa ps7_cortexa9_1 C_DEBUG_ENABLED], Thread: Worker-19: Launching Debugger_PWM_Car_App-Default

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-05 12:24:53.740
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_param_value C:/DevWorks/Robot_Car_PYNQ/Vitis/PWM_Car_XSA/export/PWM_Car_XSA/hw/Robot_Car_XSA.xsa ps7_cortexa9_1 C_DEBUG_ENABLED], Result: [null, ]. Thread: Worker-19: Launching Debugger_PWM_Car_App-Default

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-05 12:24:53.741
!MESSAGE XSCT Command: [::hsi::utils::get_hw_param_value C:/DevWorks/Robot_Car_PYNQ/Vitis/PWM_Car_XSA/export/PWM_Car_XSA/hw/Robot_Car_XSA.xsa ps7_cortexa9_1 C_DEBUG_EVENT_COUNTERS], Thread: Worker-19: Launching Debugger_PWM_Car_App-Default

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-05 12:24:53.742
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_param_value C:/DevWorks/Robot_Car_PYNQ/Vitis/PWM_Car_XSA/export/PWM_Car_XSA/hw/Robot_Car_XSA.xsa ps7_cortexa9_1 C_DEBUG_EVENT_COUNTERS], Result: [null, ]. Thread: Worker-19: Launching Debugger_PWM_Car_App-Default

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-05 12:24:53.747
!MESSAGE XSCT Command: [::hsi::utils::get_hw_param_value C:/DevWorks/Robot_Car_PYNQ/Vitis/PWM_Car_XSA/export/PWM_Car_XSA/hw/Robot_Car_XSA.xsa ps7_cortexa9_1 C_DEBUG_LATENCY_COUNTERS], Thread: Worker-19: Launching Debugger_PWM_Car_App-Default

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-05 12:24:53.749
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_param_value C:/DevWorks/Robot_Car_PYNQ/Vitis/PWM_Car_XSA/export/PWM_Car_XSA/hw/Robot_Car_XSA.xsa ps7_cortexa9_1 C_DEBUG_LATENCY_COUNTERS], Result: [null, ]. Thread: Worker-19: Launching Debugger_PWM_Car_App-Default

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-05 12:24:53.750
!MESSAGE XSCT Command: [::hsi::utils::get_hw_param_value C:/DevWorks/Robot_Car_PYNQ/Vitis/PWM_Car_XSA/export/PWM_Car_XSA/hw/Robot_Car_XSA.xsa ps7_cortexa9_1 C_DEBUG_COUNTER_WIDTH], Thread: Worker-19: Launching Debugger_PWM_Car_App-Default

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-05 12:24:53.751
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_param_value C:/DevWorks/Robot_Car_PYNQ/Vitis/PWM_Car_XSA/export/PWM_Car_XSA/hw/Robot_Car_XSA.xsa ps7_cortexa9_1 C_DEBUG_COUNTER_WIDTH], Result: [null, ]. Thread: Worker-19: Launching Debugger_PWM_Car_App-Default

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-05 12:24:53.752
!MESSAGE XSCT Command: [::hsi::utils::get_hw_param_value C:/DevWorks/Robot_Car_PYNQ/Vitis/PWM_Car_XSA/export/PWM_Car_XSA/hw/Robot_Car_XSA.xsa ps7_cortexa9_1 C_FREQ], Thread: Worker-19: Launching Debugger_PWM_Car_App-Default

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-05 12:24:53.764
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_param_value C:/DevWorks/Robot_Car_PYNQ/Vitis/PWM_Car_XSA/export/PWM_Car_XSA/hw/Robot_Car_XSA.xsa ps7_cortexa9_1 C_FREQ], Result: [null, ]. Thread: Worker-19: Launching Debugger_PWM_Car_App-Default

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-05 12:24:53.764
!MESSAGE XSCT Command: [::hsi::utils::get_hw_param_value C:/DevWorks/Robot_Car_PYNQ/Vitis/PWM_Car_XSA/export/PWM_Car_XSA/hw/Robot_Car_XSA.xsa ps7_cortexa9_1 C_CPU_CLK_FREQ_HZ], Thread: Worker-19: Launching Debugger_PWM_Car_App-Default

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-05 12:24:53.766
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_param_value C:/DevWorks/Robot_Car_PYNQ/Vitis/PWM_Car_XSA/export/PWM_Car_XSA/hw/Robot_Car_XSA.xsa ps7_cortexa9_1 C_CPU_CLK_FREQ_HZ], Result: [null, 650000000]. Thread: Worker-19: Launching Debugger_PWM_Car_App-Default

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-05 12:24:53.768
!MESSAGE XSCT Command: [::hsi::utils::get_connected_periphs C:/DevWorks/Robot_Car_PYNQ/Vitis/PWM_Car_XSA/export/PWM_Car_XSA/hw/Robot_Car_XSA.xsa ps7_cortexa9_0], Thread: Worker-19: Launching Debugger_PWM_Car_App-Default

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-05 12:24:53.770
!MESSAGE XSCT command with result: [::hsi::utils::get_connected_periphs C:/DevWorks/Robot_Car_PYNQ/Vitis/PWM_Car_XSA/export/PWM_Car_XSA/hw/Robot_Car_XSA.xsa ps7_cortexa9_0], Result: [null, HC_SR04_IP_0 HC_SR04_IP_1 SpeedSensor_IP_0 SpeedSensor_IP_1 SpeedSensor_IP_2 SpeedSensor_IP_3 axi_timer_0 axi_timer_1 axi_timer_2 axi_timer_3 gpio_btns_sws gpio_leds_rgb ps7_afi_0 ps7_afi_1 ps7_afi_2 ps7_afi_3 ps7_coresight_comp_0 ps7_ddr_0 ps7_ddrc_0 ps7_dev_cfg_0 ps7_dma_ns ps7_dma_s ps7_ethernet_0 ps7_globaltimer_0 ps7_gpio_0 ps7_gpv_0 ps7_i2c_0 ps7_i2c_1 ps7_intc_dist_0 ps7_iop_bus_config_0 ps7_l2cachec_0 ps7_ocmc_0 ps7_pl310_0 ps7_pmu_0 ps7_qspi_0 ps7_qspi_linear_0 ps7_ram_0 ps7_ram_1 ps7_scuc_0 ps7_scugic_0 ps7_scutimer_0 ps7_scuwdt_0 ps7_sd_0 ps7_slcr_0 ps7_uart_0 ps7_usb_0 ps7_xadc_0]. Thread: Worker-19: Launching Debugger_PWM_Car_App-Default

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-05 12:24:53.772
!MESSAGE XSCT Command: [::hsi::utils::get_hw_files_on_hw C:/DevWorks/Robot_Car_PYNQ/Vitis/PWM_Car_XSA/export/PWM_Car_XSA/hw/Robot_Car_XSA.xsa bit], Thread: Worker-19: Launching Debugger_PWM_Car_App-Default

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-05 12:24:53.773
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_files_on_hw C:/DevWorks/Robot_Car_PYNQ/Vitis/PWM_Car_XSA/export/PWM_Car_XSA/hw/Robot_Car_XSA.xsa bit], Result: [null, Robot_Car_XSA.bit]. Thread: Worker-19: Launching Debugger_PWM_Car_App-Default

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-05 12:24:53.788
!MESSAGE XSCT Command: [connect -url tcp:127.0.0.1:3121], Thread: Worker-19: Launching Debugger_PWM_Car_App-Default

!ENTRY org.eclipse.tcf 4 0 2025-05-05 12:24:55.951
!MESSAGE Invalid peerAdded event
!STACK 0
java.lang.Error
	at org.eclipse.tcf.internal.services.remote.LocatorProxy$1.event(LocatorProxy.java:64)
	at org.eclipse.tcf.core.AbstractChannel.handleInput(AbstractChannel.java:1191)
	at org.eclipse.tcf.core.AbstractChannel$1$1.run(AbstractChannel.java:371)
	at org.eclipse.tcf.EventQueue.run(EventQueue.java:98)
	at java.base/java.lang.Thread.run(Thread.java:829)

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-05 12:24:55.972
!MESSAGE XSCT command with result: [connect -url tcp:127.0.0.1:3121], Result: [null, tcfchan#2]. Thread: Worker-19: Launching Debugger_PWM_Car_App-Default

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-05 12:24:55.973
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-19: Launching Debugger_PWM_Car_App-Default

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-05 12:24:56.423
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1  Xilinx HW-FTDI-TEST FT2232H 1234-tulA]. Thread: Worker-19: Launching Debugger_PWM_Car_App-Default

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-05 12:24:56.425
!MESSAGE XSCT Command: [version -server], Thread: Worker-19: Launching Debugger_PWM_Car_App-Default

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-05 12:24:56.427
!MESSAGE XSCT command with result: [version -server], Result: [null, 2024.1.0]. Thread: Worker-19: Launching Debugger_PWM_Car_App-Default

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-05 12:24:56.427
!MESSAGE XSCT Command: [version], Thread: Worker-19: Launching Debugger_PWM_Car_App-Default

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-05 12:24:56.428
!MESSAGE XSCT command with result: [version], Result: [null, xsct 2024.1.0
SW Build 0 on 2024-05-19-14:06:15
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.]. Thread: Worker-19: Launching Debugger_PWM_Car_App-Default

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-05 12:24:56.436
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-19: Launching Debugger_PWM_Car_App-Default

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-05 12:24:56.440
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1  Xilinx HW-FTDI-TEST FT2232H 1234-tulA]. Thread: Worker-19: Launching Debugger_PWM_Car_App-Default

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-05 12:24:56.441
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Xilinx HW-FTDI-TEST FT2232H 1234-tulA" && level==1}], Thread: Worker-19: Launching Debugger_PWM_Car_App-Default

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-05 12:24:56.453
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Xilinx HW-FTDI-TEST FT2232H 1234-tulA" && level==1}], Result: [null,      2  arm_dap (idcode 4ba00477 irlen 4)
     3  xc7z020 (idcode 23727093 irlen 6 fpga)]. Thread: Worker-19: Launching Debugger_PWM_Car_App-Default

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-05 12:24:56.456
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-19: Launching Debugger_PWM_Car_App-Default

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-05 12:24:56.460
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1  Xilinx HW-FTDI-TEST FT2232H 1234-tulA]. Thread: Worker-19: Launching Debugger_PWM_Car_App-Default

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-05 12:24:56.461
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Xilinx HW-FTDI-TEST FT2232H 1234-tulA" && level==1}], Thread: Worker-19: Launching Debugger_PWM_Car_App-Default

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-05 12:24:56.472
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Xilinx HW-FTDI-TEST FT2232H 1234-tulA" && level==1}], Result: [null,      2  arm_dap (idcode 4ba00477 irlen 4)
     3  xc7z020 (idcode 23727093 irlen 6 fpga)]. Thread: Worker-19: Launching Debugger_PWM_Car_App-Default

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-05 12:24:56.473
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-19: Launching Debugger_PWM_Car_App-Default

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-05 12:24:56.478
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1  Xilinx HW-FTDI-TEST FT2232H 1234-tulA]. Thread: Worker-19: Launching Debugger_PWM_Car_App-Default

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-05 12:24:56.479
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Xilinx HW-FTDI-TEST FT2232H 1234-tulA" && level==1}], Thread: Worker-19: Launching Debugger_PWM_Car_App-Default

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-05 12:24:56.490
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Xilinx HW-FTDI-TEST FT2232H 1234-tulA" && level==1}], Result: [null,      2  arm_dap (idcode 4ba00477 irlen 4)
     3  xc7z020 (idcode 23727093 irlen 6 fpga)]. Thread: Worker-19: Launching Debugger_PWM_Car_App-Default

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-05 12:24:56.493
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-19: Launching Debugger_PWM_Car_App-Default

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-05 12:24:56.497
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1  Xilinx HW-FTDI-TEST FT2232H 1234-tulA]. Thread: Worker-19: Launching Debugger_PWM_Car_App-Default

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-05 12:24:56.497
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Xilinx HW-FTDI-TEST FT2232H 1234-tulA" && level==1}], Thread: Worker-19: Launching Debugger_PWM_Car_App-Default

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-05 12:24:56.514
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Xilinx HW-FTDI-TEST FT2232H 1234-tulA" && level==1}], Result: [null,      2  arm_dap (idcode 4ba00477 irlen 4)
     3  xc7z020 (idcode 23727093 irlen 6 fpga)]. Thread: Worker-19: Launching Debugger_PWM_Car_App-Default

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-05 12:24:56.514
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-19: Launching Debugger_PWM_Car_App-Default

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-05 12:24:56.518
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1  Xilinx HW-FTDI-TEST FT2232H 1234-tulA]. Thread: Worker-19: Launching Debugger_PWM_Car_App-Default

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-05 12:24:56.519
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Xilinx HW-FTDI-TEST FT2232H 1234-tulA" && level==1}], Thread: Worker-19: Launching Debugger_PWM_Car_App-Default

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-05 12:24:56.530
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Xilinx HW-FTDI-TEST FT2232H 1234-tulA" && level==1}], Result: [null,      2  arm_dap (idcode 4ba00477 irlen 4)
     3  xc7z020 (idcode 23727093 irlen 6 fpga)]. Thread: Worker-19: Launching Debugger_PWM_Car_App-Default

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-05 12:24:56.531
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-19: Launching Debugger_PWM_Car_App-Default

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-05 12:24:56.536
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1  Xilinx HW-FTDI-TEST FT2232H 1234-tulA]. Thread: Worker-19: Launching Debugger_PWM_Car_App-Default

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-05 12:24:56.536
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Xilinx HW-FTDI-TEST FT2232H 1234-tulA" && level==1}], Thread: Worker-19: Launching Debugger_PWM_Car_App-Default

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-05 12:24:56.551
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Xilinx HW-FTDI-TEST FT2232H 1234-tulA" && level==1}], Result: [null,      2  arm_dap (idcode 4ba00477 irlen 4)
     3  xc7z020 (idcode 23727093 irlen 6 fpga)]. Thread: Worker-19: Launching Debugger_PWM_Car_App-Default

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-05 12:24:56.552
!MESSAGE XSCT Command: [jtag targets -set -filter {name =~ "Xilinx HW-FTDI-TEST FT2232H 1234-tulA" && level == 0}], Thread: Worker-19: Launching Debugger_PWM_Car_App-Default

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-05 12:24:56.563
!MESSAGE XSCT command with result: [jtag targets -set -filter {name =~ "Xilinx HW-FTDI-TEST FT2232H 1234-tulA" && level == 0}], Result: [null, ]. Thread: Worker-19: Launching Debugger_PWM_Car_App-Default

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-05 12:24:56.564
!MESSAGE XSCT Command: [jtag frequency], Thread: Worker-19: Launching Debugger_PWM_Car_App-Default

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-05 12:24:56.565
!MESSAGE XSCT command with result: [jtag frequency], Result: [null, 15000000]. Thread: Worker-19: Launching Debugger_PWM_Car_App-Default

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-05 12:24:56.567
!MESSAGE XSCT Command: [targets -set -nocase -filter {name =~"APU*"}], Thread: Worker-19: Launching Debugger_PWM_Car_App-Default

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-05 12:24:56.575
!MESSAGE XSCT command with result: [targets -set -nocase -filter {name =~"APU*"}], Result: [null, ]. Thread: Worker-19: Launching Debugger_PWM_Car_App-Default

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-05 12:24:56.576
!MESSAGE XSCT Command: [rst -system], Thread: Worker-19: Launching Debugger_PWM_Car_App-Default

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-05 12:24:56.602
!MESSAGE XSCT command with result: [rst -system], Result: [null, ]. Thread: Worker-19: Launching Debugger_PWM_Car_App-Default

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-05 12:24:56.603
!MESSAGE XSCT Command: [after 3000], Thread: Worker-19: Launching Debugger_PWM_Car_App-Default

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-05 12:24:59.605
!MESSAGE XSCT command with result: [after 3000], Result: [null, ]. Thread: Worker-19: Launching Debugger_PWM_Car_App-Default

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-05 12:24:59.636
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-05 12:24:59.640
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Xilinx HW-FTDI-TEST FT2232H 1234-tulA]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-05 12:24:59.640
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Xilinx HW-FTDI-TEST FT2232H 1234-tulA" && level==1}], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-05 12:24:59.652
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Xilinx HW-FTDI-TEST FT2232H 1234-tulA" && level==1}], Result: [null,      2  arm_dap (idcode 4ba00477 irlen 4)
     3  xc7z020 (idcode 23727093 irlen 6 fpga)]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-05 12:24:59.664
!MESSAGE XSCT Command: [targets -set -filter {jtag_cable_name =~ "Xilinx HW-FTDI-TEST FT2232H 1234-tulA" && level==0 && jtag_device_ctx=="jsn-HW-FTDI-TEST FT2232H-1234-tulA-23727093-0"}], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-05 12:24:59.765
!MESSAGE XSCT command with result: [targets -set -filter {jtag_cable_name =~ "Xilinx HW-FTDI-TEST FT2232H 1234-tulA" && level==0 && jtag_device_ctx=="jsn-HW-FTDI-TEST FT2232H-1234-tulA-23727093-0"}], Result: [null, ]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-05 12:24:59.766
!MESSAGE XSCT Command: [fpga -file C:/DevWorks/Robot_Car_PYNQ/Vitis/PWM_Car_App/_ide/bitstream/Robot_Car_XSA.bit], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-05 12:25:02.180
!MESSAGE XSCT command with result: [fpga -file C:/DevWorks/Robot_Car_PYNQ/Vitis/PWM_Car_App/_ide/bitstream/Robot_Car_XSA.bit], Result: [null, ]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-05 12:25:02.208
!MESSAGE XSCT Command: [targets -set -nocase -filter {name =~"APU*"}], Thread: Worker-19: Launching Debugger_PWM_Car_App-Default

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-05 12:25:02.215
!MESSAGE XSCT command with result: [targets -set -nocase -filter {name =~"APU*"}], Result: [null, ]. Thread: Worker-19: Launching Debugger_PWM_Car_App-Default

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-05 12:25:02.215
!MESSAGE XSCT Command: [loadhw -hw C:/DevWorks/Robot_Car_PYNQ/Vitis/PWM_Car_XSA/export/PWM_Car_XSA/hw/Robot_Car_XSA.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs], Thread: Worker-19: Launching Debugger_PWM_Car_App-Default

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-05 12:25:02.324
!MESSAGE XSCT command with result: [loadhw -hw C:/DevWorks/Robot_Car_PYNQ/Vitis/PWM_Car_XSA/export/PWM_Car_XSA/hw/Robot_Car_XSA.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs], Result: [null, design_1_wrapper_0]. Thread: Worker-19: Launching Debugger_PWM_Car_App-Default

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-05 12:25:02.325
!MESSAGE XSCT Command: [configparams force-mem-access 1], Thread: Worker-19: Launching Debugger_PWM_Car_App-Default

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-05 12:25:02.327
!MESSAGE XSCT command with result: [configparams force-mem-access 1], Result: [null, ]. Thread: Worker-19: Launching Debugger_PWM_Car_App-Default

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-05 12:25:02.327
!MESSAGE XSCT Command: [targets -set -nocase -filter {name =~"APU*"}], Thread: Worker-19: Launching Debugger_PWM_Car_App-Default

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-05 12:25:02.334
!MESSAGE XSCT command with result: [targets -set -nocase -filter {name =~"APU*"}], Result: [null, ]. Thread: Worker-19: Launching Debugger_PWM_Car_App-Default

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-05 12:25:02.334
!MESSAGE XSCT Command: [source C:/DevWorks/Robot_Car_PYNQ/Vitis/PWM_Car_App/_ide/psinit/ps7_init.tcl], Thread: Worker-19: Launching Debugger_PWM_Car_App-Default

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-05 12:25:02.356
!MESSAGE XSCT command with result: [source C:/DevWorks/Robot_Car_PYNQ/Vitis/PWM_Car_App/_ide/psinit/ps7_init.tcl], Result: [null, ]. Thread: Worker-19: Launching Debugger_PWM_Car_App-Default

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-05 12:25:02.357
!MESSAGE XSCT Command: [ps7_init], Thread: Worker-19: Launching Debugger_PWM_Car_App-Default

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-05 12:25:02.651
!MESSAGE XSCT command with result: [ps7_init], Result: [null, ]. Thread: Worker-19: Launching Debugger_PWM_Car_App-Default

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-05 12:25:02.652
!MESSAGE XSCT Command: [ps7_post_config], Thread: Worker-19: Launching Debugger_PWM_Car_App-Default

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-05 12:25:02.657
!MESSAGE XSCT command with result: [ps7_post_config], Result: [null, ]. Thread: Worker-19: Launching Debugger_PWM_Car_App-Default

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-05 12:25:02.657
!MESSAGE XSCT Command: [targets -set -nocase -filter {name =~ "*A9*#0"}], Thread: Worker-19: Launching Debugger_PWM_Car_App-Default

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-05 12:25:02.664
!MESSAGE XSCT command with result: [targets -set -nocase -filter {name =~ "*A9*#0"}], Result: [null, ]. Thread: Worker-19: Launching Debugger_PWM_Car_App-Default

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-05 12:25:02.665
!MESSAGE XSCT Command: [dow C:/DevWorks/Robot_Car_PYNQ/Vitis/PWM_Car_App/Debug/PWM_Car_App.elf], Thread: Worker-19: Launching Debugger_PWM_Car_App-Default

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-05 12:25:02.873
!MESSAGE XSCT command with result: [dow C:/DevWorks/Robot_Car_PYNQ/Vitis/PWM_Car_App/Debug/PWM_Car_App.elf], Result: [null, ]. Thread: Worker-19: Launching Debugger_PWM_Car_App-Default

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-05 12:25:02.874
!MESSAGE XSCT Command: [configparams force-mem-access 0], Thread: Worker-19: Launching Debugger_PWM_Car_App-Default

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-05 12:25:02.902
!MESSAGE XSCT command with result: [configparams force-mem-access 0], Result: [null, ]. Thread: Worker-19: Launching Debugger_PWM_Car_App-Default

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-05 12:25:03.017
!MESSAGE XSCT Command: [targets -set -nocase -filter {name =~ "*A9*#0"}], Thread: Worker-19: Launching Debugger_PWM_Car_App-Default

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-05 12:25:03.102
!MESSAGE XSCT command with result: [targets -set -nocase -filter {name =~ "*A9*#0"}], Result: [null, ]. Thread: Worker-19: Launching Debugger_PWM_Car_App-Default

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-05 12:25:03.103
!MESSAGE XSCT Command: [con], Thread: Worker-19: Launching Debugger_PWM_Car_App-Default

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-05 12:25:03.115
!MESSAGE XSCT command with result: [con], Result: [null, ]. Thread: Worker-19: Launching Debugger_PWM_Car_App-Default

!ENTRY com.xilinx.sdk.utils 1 0 2025-05-05 12:25:03.119
!MESSAGE Tool usage for 'TCF_APP_DEBUG' updated to '1'

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-05 12:26:24.664
!MESSAGE XSCT Command: [ ::hsi::utils::set_current_hw_sw C:/DevWorks/Robot_Car_PYNQ/Vitis/PWM_Car_XSA/export/PWM_Car_XSA/hw/Robot_Car_XSA.xsa C:/DevWorks/Robot_Car_PYNQ/Vitis/PWM_Car_XSA/export/PWM_Car_XSA/sw/PWM_Car_XSA/standalone_ps7_cortexa9_0/system.mss ], Thread: Worker-1: Build Project

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-05 12:26:24.667
!MESSAGE XSCT command with result: [ ::hsi::utils::set_current_hw_sw C:/DevWorks/Robot_Car_PYNQ/Vitis/PWM_Car_XSA/export/PWM_Car_XSA/hw/Robot_Car_XSA.xsa C:/DevWorks/Robot_Car_PYNQ/Vitis/PWM_Car_XSA/export/PWM_Car_XSA/sw/PWM_Car_XSA/standalone_ps7_cortexa9_0/system.mss ], Result: [null, ]. Thread: Worker-1: Build Project

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-05 12:26:24.668
!MESSAGE XSCT Command: [::hsi::utils::get_hw_sw_details -json C:/DevWorks/Robot_Car_PYNQ/Vitis/PWM_Car_XSA/export/PWM_Car_XSA/hw/Robot_Car_XSA.xsa C:/DevWorks/Robot_Car_PYNQ/Vitis/PWM_Car_XSA/export/PWM_Car_XSA/sw/PWM_Car_XSA/standalone_ps7_cortexa9_0/system.mss], Thread: Worker-1: Build Project

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-05 12:26:24.670
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_sw_details -json C:/DevWorks/Robot_Car_PYNQ/Vitis/PWM_Car_XSA/export/PWM_Car_XSA/hw/Robot_Car_XSA.xsa C:/DevWorks/Robot_Car_PYNQ/Vitis/PWM_Car_XSA/export/PWM_Car_XSA/sw/PWM_Car_XSA/standalone_ps7_cortexa9_0/system.mss], Result: [null, {"procname": "ps7_cortexa9_0",
"osname": "standalone",
"osver": "9.1",
}]. Thread: Worker-1: Build Project

!ENTRY com.xilinx.sdk.utils 1 0 2025-05-05 12:26:24.671
!MESSAGE Generating MD5 hash for file: C:\DevWorks\Robot_Car_PYNQ\Vitis\PWM_Car_XSA\export\PWM_Car_XSA\sw\PWM_Car_XSA\standalone_ps7_cortexa9_0\system.mss ...

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-05 12:26:24.672
!MESSAGE XSCT Command: [::hsi::utils::closesw C:/DevWorks/Robot_Car_PYNQ/Vitis/PWM_Car_XSA/export/PWM_Car_XSA/sw/PWM_Car_XSA/standalone_ps7_cortexa9_0/system.mss], Thread: Worker-1: Build Project

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-05 12:26:24.674
!MESSAGE XSCT command with result: [::hsi::utils::closesw C:/DevWorks/Robot_Car_PYNQ/Vitis/PWM_Car_XSA/export/PWM_Car_XSA/sw/PWM_Car_XSA/standalone_ps7_cortexa9_0/system.mss], Result: [null, ]. Thread: Worker-1: Build Project

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-05 12:26:30.607
!MESSAGE XSCT Command: [disconnect tcfchan#2], Thread: Thread-288

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-05 12:26:30.609
!MESSAGE XSCT command with result: [disconnect tcfchan#2], Result: [null, ]. Thread: Thread-288

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-05 12:26:31.639
!MESSAGE XSCT Command: [connect -url tcp:127.0.0.1:3121], Thread: Worker-18: Launching Debugger_PWM_Car_App-Default

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-05 12:26:31.643
!MESSAGE XSCT command with result: [connect -url tcp:127.0.0.1:3121], Result: [null, tcfchan#3]. Thread: Worker-18: Launching Debugger_PWM_Car_App-Default

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-05 12:26:31.644
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-18: Launching Debugger_PWM_Car_App-Default

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-05 12:26:31.651
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Xilinx HW-FTDI-TEST FT2232H 1234-tulA]. Thread: Worker-18: Launching Debugger_PWM_Car_App-Default

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-05 12:26:31.652
!MESSAGE XSCT Command: [version -server], Thread: Worker-18: Launching Debugger_PWM_Car_App-Default

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-05 12:26:31.653
!MESSAGE XSCT command with result: [version -server], Result: [null, 2024.1.0]. Thread: Worker-18: Launching Debugger_PWM_Car_App-Default

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-05 12:26:31.654
!MESSAGE XSCT Command: [version], Thread: Worker-18: Launching Debugger_PWM_Car_App-Default

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-05 12:26:31.654
!MESSAGE XSCT command with result: [version], Result: [null, xsct 2024.1.0
SW Build 0 on 2024-05-19-14:06:15
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.]. Thread: Worker-18: Launching Debugger_PWM_Car_App-Default

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-05 12:26:31.654
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-18: Launching Debugger_PWM_Car_App-Default

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-05 12:26:31.659
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Xilinx HW-FTDI-TEST FT2232H 1234-tulA]. Thread: Worker-18: Launching Debugger_PWM_Car_App-Default

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-05 12:26:31.660
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Xilinx HW-FTDI-TEST FT2232H 1234-tulA" && level==1}], Thread: Worker-18: Launching Debugger_PWM_Car_App-Default

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-05 12:26:31.671
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Xilinx HW-FTDI-TEST FT2232H 1234-tulA" && level==1}], Result: [null,      2  arm_dap (idcode 4ba00477 irlen 4)
     3  xc7z020 (idcode 23727093 irlen 6 fpga)]. Thread: Worker-18: Launching Debugger_PWM_Car_App-Default

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-05 12:26:31.672
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-18: Launching Debugger_PWM_Car_App-Default

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-05 12:26:31.677
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Xilinx HW-FTDI-TEST FT2232H 1234-tulA]. Thread: Worker-18: Launching Debugger_PWM_Car_App-Default

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-05 12:26:31.677
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Xilinx HW-FTDI-TEST FT2232H 1234-tulA" && level==1}], Thread: Worker-18: Launching Debugger_PWM_Car_App-Default

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-05 12:26:31.688
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Xilinx HW-FTDI-TEST FT2232H 1234-tulA" && level==1}], Result: [null,      2  arm_dap (idcode 4ba00477 irlen 4)
     3  xc7z020 (idcode 23727093 irlen 6 fpga)]. Thread: Worker-18: Launching Debugger_PWM_Car_App-Default

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-05 12:26:31.689
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-18: Launching Debugger_PWM_Car_App-Default

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-05 12:26:31.698
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Xilinx HW-FTDI-TEST FT2232H 1234-tulA]. Thread: Worker-18: Launching Debugger_PWM_Car_App-Default

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-05 12:26:31.698
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Xilinx HW-FTDI-TEST FT2232H 1234-tulA" && level==1}], Thread: Worker-18: Launching Debugger_PWM_Car_App-Default

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-05 12:26:31.710
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Xilinx HW-FTDI-TEST FT2232H 1234-tulA" && level==1}], Result: [null,      2  arm_dap (idcode 4ba00477 irlen 4)
     3  xc7z020 (idcode 23727093 irlen 6 fpga)]. Thread: Worker-18: Launching Debugger_PWM_Car_App-Default

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-05 12:26:31.711
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-18: Launching Debugger_PWM_Car_App-Default

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-05 12:26:31.715
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Xilinx HW-FTDI-TEST FT2232H 1234-tulA]. Thread: Worker-18: Launching Debugger_PWM_Car_App-Default

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-05 12:26:31.715
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Xilinx HW-FTDI-TEST FT2232H 1234-tulA" && level==1}], Thread: Worker-18: Launching Debugger_PWM_Car_App-Default

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-05 12:26:31.730
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Xilinx HW-FTDI-TEST FT2232H 1234-tulA" && level==1}], Result: [null,      2  arm_dap (idcode 4ba00477 irlen 4)
     3  xc7z020 (idcode 23727093 irlen 6 fpga)]. Thread: Worker-18: Launching Debugger_PWM_Car_App-Default

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-05 12:26:31.731
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-18: Launching Debugger_PWM_Car_App-Default

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-05 12:26:31.736
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Xilinx HW-FTDI-TEST FT2232H 1234-tulA]. Thread: Worker-18: Launching Debugger_PWM_Car_App-Default

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-05 12:26:31.736
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Xilinx HW-FTDI-TEST FT2232H 1234-tulA" && level==1}], Thread: Worker-18: Launching Debugger_PWM_Car_App-Default

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-05 12:26:31.752
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Xilinx HW-FTDI-TEST FT2232H 1234-tulA" && level==1}], Result: [null,      2  arm_dap (idcode 4ba00477 irlen 4)
     3  xc7z020 (idcode 23727093 irlen 6 fpga)]. Thread: Worker-18: Launching Debugger_PWM_Car_App-Default

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-05 12:26:31.752
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-18: Launching Debugger_PWM_Car_App-Default

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-05 12:26:31.759
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Xilinx HW-FTDI-TEST FT2232H 1234-tulA (closed)]. Thread: Worker-18: Launching Debugger_PWM_Car_App-Default

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-05 12:26:31.760
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Xilinx HW-FTDI-TEST FT2232H 1234-tulA (closed)" && level==1}], Thread: Worker-18: Launching Debugger_PWM_Car_App-Default

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-05 12:26:34.772
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Xilinx HW-FTDI-TEST FT2232H 1234-tulA (closed)" && level==1}], Result: [null, ]. Thread: Worker-18: Launching Debugger_PWM_Car_App-Default

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-05 12:26:37.772
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Xilinx HW-FTDI-TEST FT2232H 1234-tulA (closed)" && level==1}], Thread: Worker-18: Launching Debugger_PWM_Car_App-Default

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-05 12:26:40.786
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Xilinx HW-FTDI-TEST FT2232H 1234-tulA (closed)" && level==1}], Result: [null, ]. Thread: Worker-18: Launching Debugger_PWM_Car_App-Default

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-05 12:26:47.865
!MESSAGE XSCT Command: [connect -url tcp:127.0.0.1:3121], Thread: Worker-21: Launching Debugger_PWM_Car_App-Default

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-05 12:26:47.866
!MESSAGE XSCT command with result: [connect -url tcp:127.0.0.1:3121], Result: [null, tcfchan#3]. Thread: Worker-21: Launching Debugger_PWM_Car_App-Default

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-05 12:26:47.867
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-21: Launching Debugger_PWM_Car_App-Default

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-05 12:26:47.872
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Xilinx HW-FTDI-TEST FT2232H 1234-tulA]. Thread: Worker-21: Launching Debugger_PWM_Car_App-Default

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-05 12:26:47.872
!MESSAGE XSCT Command: [version -server], Thread: Worker-21: Launching Debugger_PWM_Car_App-Default

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-05 12:26:47.873
!MESSAGE XSCT command with result: [version -server], Result: [null, 2024.1.0]. Thread: Worker-21: Launching Debugger_PWM_Car_App-Default

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-05 12:26:47.873
!MESSAGE XSCT Command: [version], Thread: Worker-21: Launching Debugger_PWM_Car_App-Default

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-05 12:26:47.874
!MESSAGE XSCT command with result: [version], Result: [null, xsct 2024.1.0
SW Build 0 on 2024-05-19-14:06:15
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.]. Thread: Worker-21: Launching Debugger_PWM_Car_App-Default

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-05 12:26:47.874
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-21: Launching Debugger_PWM_Car_App-Default

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-05 12:26:47.879
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Xilinx HW-FTDI-TEST FT2232H 1234-tulA]. Thread: Worker-21: Launching Debugger_PWM_Car_App-Default

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-05 12:26:47.879
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Xilinx HW-FTDI-TEST FT2232H 1234-tulA" && level==1}], Thread: Worker-21: Launching Debugger_PWM_Car_App-Default

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-05 12:26:47.891
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Xilinx HW-FTDI-TEST FT2232H 1234-tulA" && level==1}], Result: [null,      2  arm_dap (idcode 4ba00477 irlen 4)
     3  xc7z020 (idcode 23727093 irlen 6 fpga)]. Thread: Worker-21: Launching Debugger_PWM_Car_App-Default

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-05 12:26:47.891
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-21: Launching Debugger_PWM_Car_App-Default

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-05 12:26:47.897
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Xilinx HW-FTDI-TEST FT2232H 1234-tulA]. Thread: Worker-21: Launching Debugger_PWM_Car_App-Default

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-05 12:26:47.898
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Xilinx HW-FTDI-TEST FT2232H 1234-tulA" && level==1}], Thread: Worker-21: Launching Debugger_PWM_Car_App-Default

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-05 12:26:47.909
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Xilinx HW-FTDI-TEST FT2232H 1234-tulA" && level==1}], Result: [null,      2  arm_dap (idcode 4ba00477 irlen 4)
     3  xc7z020 (idcode 23727093 irlen 6 fpga)]. Thread: Worker-21: Launching Debugger_PWM_Car_App-Default

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-05 12:26:47.909
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-21: Launching Debugger_PWM_Car_App-Default

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-05 12:26:47.915
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Xilinx HW-FTDI-TEST FT2232H 1234-tulA]. Thread: Worker-21: Launching Debugger_PWM_Car_App-Default

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-05 12:26:47.915
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Xilinx HW-FTDI-TEST FT2232H 1234-tulA" && level==1}], Thread: Worker-21: Launching Debugger_PWM_Car_App-Default

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-05 12:26:47.926
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Xilinx HW-FTDI-TEST FT2232H 1234-tulA" && level==1}], Result: [null,      2  arm_dap (idcode 4ba00477 irlen 4)
     3  xc7z020 (idcode 23727093 irlen 6 fpga)]. Thread: Worker-21: Launching Debugger_PWM_Car_App-Default

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-05 12:26:47.927
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-21: Launching Debugger_PWM_Car_App-Default

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-05 12:26:47.932
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Xilinx HW-FTDI-TEST FT2232H 1234-tulA]. Thread: Worker-21: Launching Debugger_PWM_Car_App-Default

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-05 12:26:47.932
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Xilinx HW-FTDI-TEST FT2232H 1234-tulA" && level==1}], Thread: Worker-21: Launching Debugger_PWM_Car_App-Default

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-05 12:26:47.944
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Xilinx HW-FTDI-TEST FT2232H 1234-tulA" && level==1}], Result: [null,      2  arm_dap (idcode 4ba00477 irlen 4)
     3  xc7z020 (idcode 23727093 irlen 6 fpga)]. Thread: Worker-21: Launching Debugger_PWM_Car_App-Default

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-05 12:26:47.945
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-21: Launching Debugger_PWM_Car_App-Default

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-05 12:26:47.949
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Xilinx HW-FTDI-TEST FT2232H 1234-tulA]. Thread: Worker-21: Launching Debugger_PWM_Car_App-Default

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-05 12:26:47.950
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Xilinx HW-FTDI-TEST FT2232H 1234-tulA" && level==1}], Thread: Worker-21: Launching Debugger_PWM_Car_App-Default

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-05 12:26:47.962
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Xilinx HW-FTDI-TEST FT2232H 1234-tulA" && level==1}], Result: [null,      2  arm_dap (idcode 4ba00477 irlen 4)
     3  xc7z020 (idcode 23727093 irlen 6 fpga)]. Thread: Worker-21: Launching Debugger_PWM_Car_App-Default

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-05 12:26:47.962
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-21: Launching Debugger_PWM_Car_App-Default

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-05 12:26:47.967
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Xilinx HW-FTDI-TEST FT2232H 1234-tulA]. Thread: Worker-21: Launching Debugger_PWM_Car_App-Default

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-05 12:26:47.968
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Xilinx HW-FTDI-TEST FT2232H 1234-tulA" && level==1}], Thread: Worker-21: Launching Debugger_PWM_Car_App-Default

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-05 12:26:47.980
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Xilinx HW-FTDI-TEST FT2232H 1234-tulA" && level==1}], Result: [null,      2  arm_dap (idcode 4ba00477 irlen 4)
     3  xc7z020 (idcode 23727093 irlen 6 fpga)]. Thread: Worker-21: Launching Debugger_PWM_Car_App-Default

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-05 12:26:47.980
!MESSAGE XSCT Command: [jtag targets -set -filter {name =~ "Xilinx HW-FTDI-TEST FT2232H 1234-tulA" && level == 0}], Thread: Worker-21: Launching Debugger_PWM_Car_App-Default

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-05 12:26:47.994
!MESSAGE XSCT command with result: [jtag targets -set -filter {name =~ "Xilinx HW-FTDI-TEST FT2232H 1234-tulA" && level == 0}], Result: [null, ]. Thread: Worker-21: Launching Debugger_PWM_Car_App-Default

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-05 12:26:47.995
!MESSAGE XSCT Command: [jtag frequency], Thread: Worker-21: Launching Debugger_PWM_Car_App-Default

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-05 12:26:47.995
!MESSAGE XSCT command with result: [jtag frequency], Result: [null, 15000000]. Thread: Worker-21: Launching Debugger_PWM_Car_App-Default

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-05 12:26:47.996
!MESSAGE XSCT Command: [targets -set -nocase -filter {name =~"APU*"}], Thread: Worker-21: Launching Debugger_PWM_Car_App-Default

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-05 12:26:48.003
!MESSAGE XSCT command with result: [targets -set -nocase -filter {name =~"APU*"}], Result: [null, ]. Thread: Worker-21: Launching Debugger_PWM_Car_App-Default

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-05 12:26:48.004
!MESSAGE XSCT Command: [rst -system], Thread: Worker-21: Launching Debugger_PWM_Car_App-Default

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-05 12:26:48.029
!MESSAGE XSCT command with result: [rst -system], Result: [null, ]. Thread: Worker-21: Launching Debugger_PWM_Car_App-Default

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-05 12:26:48.030
!MESSAGE XSCT Command: [after 3000], Thread: Worker-21: Launching Debugger_PWM_Car_App-Default

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-05 12:26:51.034
!MESSAGE XSCT command with result: [after 3000], Result: [null, ]. Thread: Worker-21: Launching Debugger_PWM_Car_App-Default

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-05 12:26:51.055
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-05 12:26:51.059
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Xilinx HW-FTDI-TEST FT2232H 1234-tulA]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-05 12:26:51.060
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Xilinx HW-FTDI-TEST FT2232H 1234-tulA" && level==1}], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-05 12:26:51.071
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Xilinx HW-FTDI-TEST FT2232H 1234-tulA" && level==1}], Result: [null,      2  arm_dap (idcode 4ba00477 irlen 4)
     3  xc7z020 (idcode 23727093 irlen 6 fpga)]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-05 12:26:51.073
!MESSAGE XSCT Command: [targets -set -filter {jtag_cable_name =~ "Xilinx HW-FTDI-TEST FT2232H 1234-tulA" && level==0 && jtag_device_ctx=="jsn-HW-FTDI-TEST FT2232H-1234-tulA-23727093-0"}], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-05 12:26:51.096
!MESSAGE XSCT command with result: [targets -set -filter {jtag_cable_name =~ "Xilinx HW-FTDI-TEST FT2232H 1234-tulA" && level==0 && jtag_device_ctx=="jsn-HW-FTDI-TEST FT2232H-1234-tulA-23727093-0"}], Result: [null, ]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-05 12:26:51.097
!MESSAGE XSCT Command: [fpga -file C:/DevWorks/Robot_Car_PYNQ/Vitis/PWM_Car_App/_ide/bitstream/Robot_Car_XSA.bit], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-05 12:26:53.413
!MESSAGE XSCT command with result: [fpga -file C:/DevWorks/Robot_Car_PYNQ/Vitis/PWM_Car_App/_ide/bitstream/Robot_Car_XSA.bit], Result: [null, ]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-05 12:26:53.437
!MESSAGE XSCT Command: [targets -set -nocase -filter {name =~"APU*"}], Thread: Worker-21: Launching Debugger_PWM_Car_App-Default

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-05 12:26:53.447
!MESSAGE XSCT command with result: [targets -set -nocase -filter {name =~"APU*"}], Result: [null, ]. Thread: Worker-21: Launching Debugger_PWM_Car_App-Default

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-05 12:26:53.448
!MESSAGE XSCT Command: [loadhw -hw C:/DevWorks/Robot_Car_PYNQ/Vitis/PWM_Car_XSA/export/PWM_Car_XSA/hw/Robot_Car_XSA.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs], Thread: Worker-21: Launching Debugger_PWM_Car_App-Default

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-05 12:26:53.459
!MESSAGE XSCT command with result: [loadhw -hw C:/DevWorks/Robot_Car_PYNQ/Vitis/PWM_Car_XSA/export/PWM_Car_XSA/hw/Robot_Car_XSA.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs], Result: [null, design_1_wrapper_0]. Thread: Worker-21: Launching Debugger_PWM_Car_App-Default

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-05 12:26:53.460
!MESSAGE XSCT Command: [configparams force-mem-access 1], Thread: Worker-21: Launching Debugger_PWM_Car_App-Default

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-05 12:26:53.461
!MESSAGE XSCT command with result: [configparams force-mem-access 1], Result: [null, ]. Thread: Worker-21: Launching Debugger_PWM_Car_App-Default

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-05 12:26:53.462
!MESSAGE XSCT Command: [targets -set -nocase -filter {name =~"APU*"}], Thread: Worker-21: Launching Debugger_PWM_Car_App-Default

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-05 12:26:53.474
!MESSAGE XSCT command with result: [targets -set -nocase -filter {name =~"APU*"}], Result: [null, ]. Thread: Worker-21: Launching Debugger_PWM_Car_App-Default

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-05 12:26:53.476
!MESSAGE XSCT Command: [source C:/DevWorks/Robot_Car_PYNQ/Vitis/PWM_Car_App/_ide/psinit/ps7_init.tcl], Thread: Worker-21: Launching Debugger_PWM_Car_App-Default

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-05 12:26:53.479
!MESSAGE XSCT command with result: [source C:/DevWorks/Robot_Car_PYNQ/Vitis/PWM_Car_App/_ide/psinit/ps7_init.tcl], Result: [null, ]. Thread: Worker-21: Launching Debugger_PWM_Car_App-Default

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-05 12:26:53.480
!MESSAGE XSCT Command: [ps7_init], Thread: Worker-21: Launching Debugger_PWM_Car_App-Default

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-05 12:26:53.740
!MESSAGE XSCT command with result: [ps7_init], Result: [null, ]. Thread: Worker-21: Launching Debugger_PWM_Car_App-Default

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-05 12:26:53.741
!MESSAGE XSCT Command: [ps7_post_config], Thread: Worker-21: Launching Debugger_PWM_Car_App-Default

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-05 12:26:53.746
!MESSAGE XSCT command with result: [ps7_post_config], Result: [null, ]. Thread: Worker-21: Launching Debugger_PWM_Car_App-Default

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-05 12:26:53.747
!MESSAGE XSCT Command: [targets -set -nocase -filter {name =~ "*A9*#0"}], Thread: Worker-21: Launching Debugger_PWM_Car_App-Default

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-05 12:26:53.753
!MESSAGE XSCT command with result: [targets -set -nocase -filter {name =~ "*A9*#0"}], Result: [null, ]. Thread: Worker-21: Launching Debugger_PWM_Car_App-Default

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-05 12:26:53.754
!MESSAGE XSCT Command: [dow C:/DevWorks/Robot_Car_PYNQ/Vitis/PWM_Car_App/Debug/PWM_Car_App.elf], Thread: Worker-21: Launching Debugger_PWM_Car_App-Default

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-05 12:26:53.956
!MESSAGE XSCT command with result: [dow C:/DevWorks/Robot_Car_PYNQ/Vitis/PWM_Car_App/Debug/PWM_Car_App.elf], Result: [null, ]. Thread: Worker-21: Launching Debugger_PWM_Car_App-Default

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-05 12:26:53.957
!MESSAGE XSCT Command: [configparams force-mem-access 0], Thread: Worker-21: Launching Debugger_PWM_Car_App-Default

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-05 12:26:53.976
!MESSAGE XSCT command with result: [configparams force-mem-access 0], Result: [null, ]. Thread: Worker-21: Launching Debugger_PWM_Car_App-Default

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-05 12:26:54.024
!MESSAGE XSCT Command: [targets -set -nocase -filter {name =~ "*A9*#0"}], Thread: Worker-21: Launching Debugger_PWM_Car_App-Default

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-05 12:26:54.036
!MESSAGE XSCT command with result: [targets -set -nocase -filter {name =~ "*A9*#0"}], Result: [null, ]. Thread: Worker-21: Launching Debugger_PWM_Car_App-Default

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-05 12:26:54.037
!MESSAGE XSCT Command: [con], Thread: Worker-21: Launching Debugger_PWM_Car_App-Default

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-05 12:26:54.051
!MESSAGE XSCT command with result: [con], Result: [null, ]. Thread: Worker-21: Launching Debugger_PWM_Car_App-Default

!ENTRY com.xilinx.sdk.utils 1 0 2025-05-05 12:26:54.052
!MESSAGE Tool usage for 'TCF_APP_DEBUG' updated to '2'

!ENTRY org.eclipse.tcf 4 0 2025-05-05 13:18:09.181
!MESSAGE Invalid peerAdded event
!STACK 0
java.lang.Error
	at org.eclipse.tcf.internal.services.remote.LocatorProxy$1.event(LocatorProxy.java:64)
	at org.eclipse.tcf.core.AbstractChannel.handleInput(AbstractChannel.java:1191)
	at org.eclipse.tcf.core.AbstractChannel$1$1.run(AbstractChannel.java:371)
	at org.eclipse.tcf.EventQueue.run(EventQueue.java:98)
	at java.base/java.lang.Thread.run(Thread.java:829)

!ENTRY org.eclipse.tcf 4 0 2025-05-05 13:54:22.406
!MESSAGE Invalid peerAdded event
!STACK 0
java.lang.Error
	at org.eclipse.tcf.internal.services.remote.LocatorProxy$1.event(LocatorProxy.java:64)
	at org.eclipse.tcf.core.AbstractChannel.handleInput(AbstractChannel.java:1191)
	at org.eclipse.tcf.core.AbstractChannel$1$1.run(AbstractChannel.java:371)
	at org.eclipse.tcf.EventQueue.run(EventQueue.java:98)
	at java.base/java.lang.Thread.run(Thread.java:829)

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-05 13:58:52.449
!MESSAGE XSCT Command: [disconnect tcfchan#3], Thread: Thread-365

!ENTRY com.xilinx.sdk.utils 0 0 2025-05-05 13:58:52.453
!MESSAGE XSCT command with result: [disconnect tcfchan#3], Result: [null, ]. Thread: Thread-365
