// Seed: 1923612
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  input wire id_4;
  input wire id_3;
  inout wire id_2;
  input wire id_1;
  uwire id_5;
  assign id_5 = 1;
endmodule
module module_1 (
    output tri1 id_0
    , id_8,
    input supply0 id_1,
    output uwire id_2,
    input tri1 id_3,
    input wire id_4,
    output tri0 id_5,
    input uwire id_6
);
  logic id_9;
  assign id_2 = id_3;
  module_0 modCall_1 (
      id_8,
      id_9,
      id_8,
      id_9
  );
  assign id_5 = -1;
  wire id_10;
endmodule
