[
    {
        "key": "Disable OTP Memory BIST Mode",
        "type": "boolean",
        "dw_offset": 0,
        "bit_offset": 1,
        "info": [
            "Enable OTP Memory BIST Mode",
            "Disable OTP Memory BIST Mode"
        ]
    },
    {
        "key": "Enable Secure Boot",
        "type": "boolean",
        "dw_offset": 0,
        "bit_offset": 1,
        "info": [
            "Disable Secure Boot",
            "Enable Secure Boot"
        ]
    },
    {
        "key": "User region ECC enable",
        "type": "boolean",
        "dw_offset": 0,
        "bit_offset": 3,
        "info": [
            "User region ECC disable",
            "User region ECC enable"
        ]
    },
    {
        "key": "Secure Region ECC enable",
        "type": "boolean",
        "dw_offset": 0,
        "bit_offset": 4,
        "info": [
            "Secure Region ECC disable",
            "Secure Region ECC enable"
        ]
    },
    {
        "key": "Disable low security key",
        "type": "boolean",
        "dw_offset": 0,
        "bit_offset": 5,
        "info": [
            "Enable low security key",
            "Disable low security key"
        ]
    },
    {
        "key": "Ignore Secure Boot hardware strap",
        "type": "boolean",
        "dw_offset": 0,
        "bit_offset": 6,
        "info": [
            "Do not ignore Secure Boot hardware strap",
            "Ignore Secure Boot hardware strap"
        ]
    },
    {
        "key": "Secure Boot Mode",
        "type": "string",
        "value": [
            {
                "value": "Mode_GCM",
                "bit": 0
            },
            {
                "value": "Mode_2",
                "bit": 1
            }
        ],
        "dw_offset": 0,
        "bit_offset": 7,
        "bit_length": 1,
        "info": "Secure Boot Mode: {}"
    },
    {
        "key": "Disable Uart Message of ROM code",
        "type": "boolean",
        "dw_offset": 0,
        "bit_offset": 9,
        "info": [
            "ROM code will dump boot messages",
            "ROM code message is disabled"
        ]
    },
    {
        "key": "Secure crypto RSA length",
        "type": "string",
        "value": [
            {
                "value": "RSA1024",
                "bit": 0
            },
            {
                "value": "RSA2048",
                "bit": 1
            },
            {
                "value": "RSA3072",
                "bit": 2
            },
            {
                "value": "RSA4096",
                "bit": 3
            }
        ],
        "dw_offset": 0,
        "bit_offset": 10,
        "bit_length": 2,
        "info": "RSA mode : {}"
    },
    {
        "key": "Hash mode",
        "type": "string",
        "value": [
            {
                "value": "SHA224",
                "bit": 0
            },
            {
                "value": "SHA256",
                "bit": 1
            },
            {
                "value": "SHA384",
                "bit": 2
            },
            {
                "value": "SHA512",
                "bit": 3
            }
        ],
        "dw_offset": 0,
        "bit_offset": 12,
        "bit_length": 2,
        "info": "SHA mode : {}"
    },
    {
        "key": "Disable patch code",
        "type": "boolean",
        "dw_offset": 0,
        "bit_offset": 14,
        "info": [
            "Enable patch code",
            "Disable patch code"
        ]
    },
    {
        "key": "Disable Boot from Uart",
        "type": "boolean",
        "dw_offset": 0,
        "bit_offset": 15,
        "info": [
            "Enable Boot from Uart",
            "Disable Boot from Uart"
        ]
    },
    {
        "key": "Secure Region size",
        "type": "hex",
        "dw_offset": 0,
        "bit_offset": 16,
        "bit_length": 6,
        "info": "Secure Region size (DW): {}"
    },
    {
        "key": "Write Protect: Secure Region",
        "type": "boolean",
        "dw_offset": 0,
        "bit_offset": 22,
        "info": [
            "Secure Region : Writable",
            "Secure Region : Write Protect"
        ]
    },
    {
        "key": "Write Protect: User region",
        "type": "boolean",
        "dw_offset": 0,
        "bit_offset": 23,
        "info": [
            "User Region : Writable",
            "User Region : Write Protect"
        ]
    },
    {
        "key": "Write Protect: Configure region",
        "type": "boolean",
        "dw_offset": 0,
        "bit_offset": 24,
        "info": [
            "Configure Region : Writable",
            "Configure Region : Write Protect"
        ]
    },
    {
        "key": "Write Protect: OTP strap region",
        "type": "boolean",
        "dw_offset": 0,
        "bit_offset": 25,
        "info": [
            "OTP strap Region : Writable",
            "OTP strap Region : Write Protect"
        ]
    },
    {
        "key": "Copy Boot Image to Internal SRAM",
        "type": "boolean",
        "dw_offset": 0,
        "bit_offset": 26,
        "default": true,
        "info": [
            "Disable Copy Boot Image to Internal SRAM",
            "Copy Boot Image to Internal SRAM"
        ]
    },
    {
        "key": "Enable image encryption",
        "type": "boolean",
        "dw_offset": 0,
        "bit_offset": 27,
        "info": [
            "Disable image encryption",
            "Enable image encryption"
        ]
    },
    {
        "key": "Enable write Protect of OTP key retire bits",
        "type": "boolean",
        "dw_offset": 0,
        "bit_offset": 29,
        "info": [
            "OTP key retire Region : Writable",
            "OTP key retire Region : Write Protect"
        ]
    },
    {
        "key": "Disable Auto Boot from UART or VUART",
        "type": "boolean",
        "dw_offset": 0,
        "bit_offset": 30,
        "info": [
            "Boot from UART/VUART when normal boot is fail",
            "Disable auto UART/VUART boot option"
        ]
    },
    {
        "key": "OTP memory lock enable",
        "type": "boolean",
        "dw_offset": 0,
        "bit_offset": 31,
        "info": [
            "OTP memory lock disable",
            "OTP memory lock enable"
        ]
    },
    {
        "key": "Vender ID",
        "type": "hex",
        "dw_offset": 2,
        "bit_offset": 0,
        "bit_length": 16,
        "info": "Vender ID : {}"
    },
    {
        "key": "Key Revision",
        "type": "hex",
        "dw_offset": 2,
        "bit_offset": 16,
        "bit_length": 16,
        "info": "Key Revision : {}"
    },
    {
        "key": "Secure boot header offset",
        "type": "hex",
        "dw_offset": 3,
        "bit_offset": 0,
        "bit_length": 16,
        "info": "Secure boot header offset : {}"
    },
    {
        "key": "Boot From UART Port Selection",
        "type": "string",
        "value": [
            {
                "value": "UART5",
                "bit": 0
            },
            {
                "value": "UART1",
                "bit": 1
            }
        ],
        "dw_offset": 3,
        "bit_offset": 16,
        "bit_length": 1,
        "info": "Boot from UART using: {}"
    },
    {
        "key": "Disable Auto Boot from UART or VUART",
        "type": "boolean",
        "dw_offset": 3,
        "bit_offset": 17,
        "info": [
            "Enable Auto Boot from UART or VUART",
            "Disable Auto Boot from UART or VUART"
        ]
    },
    {
        "key": "Disable Auto Boot from VUART2 over PCIE",
        "type": "boolean",
        "dw_offset": 3,
        "bit_offset": 18,
        "info": [
            "Enable Auto Boot from VUART2 over PCIE",
            "Disable Auto Boot from VUART2 over PCIE"
        ]
    },
    {
        "key": "Disable Auto Boot from VUART2 over LPC",
        "type": "boolean",
        "dw_offset": 3,
        "bit_offset": 19,
        "info": [
            "Enable Auto Boot from VUART2 over LPC",
            "Disable Auto Boot from VUART2 over LPC"
        ]
    },
    {
        "key": "Disable ROM code based programming control",
        "type": "boolean",
        "dw_offset": 3,
        "bit_offset": 20,
        "default": true,
        "info": [
            "Enable ROM code based programming control",
            "Disable ROM code based programming control"
        ]
    },
    {
        "key": "Rollback prevention shift bit number",
        "type": "hex",
        "dw_offset": 3,
        "bit_offset": 21,
        "bit_length": 3,
        "info": "Rollback prevention shift bit : {}"
    },
    {
        "key": "Extra Data Write Protection Region Size",
        "type": "hex",
        "dw_offset": 3,
        "bit_offset": 24,
        "bit_length": 6,
        "info": "Extra Data Write Protection Region size (DW): {}"
    },
    {
        "key": "Erase signature data after secure boot check",
        "type": "boolean",
        "dw_offset": 3,
        "bit_offset": 30,
        "info": [
            "Do not erase signature data after secure boot check",
            "Erase signature data after secure boot check"
        ]
    },
    {
        "key": "Erase RSA public key after secure boot check",
        "type": "boolean",
        "dw_offset": 3,
        "bit_offset": 31,
        "info": [
            "Do not erase RSA public key after secure boot check",
            "Erase RSA public key after secure boot check"
        ]
    },
    {
        "key": "Keys Retire ID",
        "type": "bit_shift",
        "value_start": 0,
        "dw_offset": 4,
        "bit_offset": 0,
        "bit_length": 8,
        "info": "Keys retire : {}"
    },
    {
        "key": "User define data: random number low",
        "type": "hex",
        "dw_offset": 5,
        "bit_offset": 0,
        "bit_length": 32,
        "info": "User define data, random number low : {}"
    },
    {
        "key": "User define data: random number high",
        "type": "hex",
        "dw_offset": 6,
        "bit_offset": 0,
        "bit_length": 32,
        "info": "User define data, random number high : {}"
    },
    {
        "key": "Manifest ID",
        "type": "hex",
        "value_start": 0,
        "dw_offset": 10,
        "bit_offset": 0,
        "bit_length": 64,
        "info": "Manifest ID : {}"
    },
    {
        "key": "Patch code location",
        "type": "hex",
        "dw_offset": 14,
        "bit_offset": 0,
        "bit_length": 11,
        "info": "Patch code location (DW): {}"
    },
    {
        "key": "Patch code size",
        "type": "hex",
        "dw_offset": 14,
        "bit_offset": 11,
        "bit_length": 6,
        "info": "Patch code size (DW): {}"
    }
]