---
title: "gem5.components.boards.riscv_board.html"
parent: sphinx-docs
permalink: /documentation/general_docs/stdlib_api/gem5.components.boards.riscv_board.html
---
<!DOCTYPE html>

<html lang="en" data-content_root="./">
  <head>
    <meta charset="utf-8" />
    <meta name="viewport" content="width=device-width, initial-scale=1.0" /><meta name="viewport" content="width=device-width, initial-scale=1" />

    <title>gem5.components.boards.riscv_board module &#8212; gem5  documentation</title>
    <link rel="stylesheet" type="text/css" href="_static/pygments.css?v=4f649999" />
    <link rel="stylesheet" type="text/css" href="_static/alabaster.css?v=cb25574f" />
    <script src="_static/documentation_options.js?v=5929fcd5"></script>
    <script src="_static/doctools.js?v=888ff710"></script>
    <script src="_static/sphinx_highlight.js?v=dc90522c"></script>
    <link rel="index" title="Index" href="genindex.html" />
    <link rel="search" title="Search" href="search.html" />
    <link rel="next" title="gem5.components.boards.se_binary_workload module" href="gem5.components.boards.se_binary_workload.html" />
    <link rel="prev" title="gem5.components.boards.mem_mode module" href="gem5.components.boards.mem_mode.html" />
   
  <link rel="stylesheet" href="_static/custom.css" type="text/css" />
  
  
  <meta name="viewport" content="width=device-width, initial-scale=0.9, maximum-scale=0.9" />

  </head><body>
  

    <div class="document">
      <div class="documentwrapper">
        <div class="bodywrapper">
          

          <div class="body" role="main">
            
  <section id="module-gem5.components.boards.riscv_board">
<span id="gem5-components-boards-riscv-board-module"></span><h1>gem5.components.boards.riscv_board module<a class="headerlink" href="#module-gem5.components.boards.riscv_board" title="Link to this heading">¶</a></h1>
<dl class="py class">
<dt class="sig sig-object py" id="gem5.components.boards.riscv_board.RiscvBoard">
<em class="property"><span class="pre">class</span><span class="w"> </span></em><span class="sig-prename descclassname"><span class="pre">gem5.components.boards.riscv_board.</span></span><span class="sig-name descname"><span class="pre">RiscvBoard</span></span><span class="sig-paren">(</span><em class="sig-param"><span class="n"><span class="pre">clk_freq</span></span><span class="p"><span class="pre">:</span></span><span class="w"> </span><span class="n"><span class="pre">str</span></span></em>, <em class="sig-param"><span class="n"><span class="pre">processor</span></span><span class="p"><span class="pre">:</span></span><span class="w"> </span><span class="n"><a class="reference internal" href="gem5.components.processors.abstract_processor.html#gem5.components.processors.abstract_processor.AbstractProcessor" title="gem5.components.processors.abstract_processor.AbstractProcessor"><span class="pre">AbstractProcessor</span></a></span></em>, <em class="sig-param"><span class="n"><span class="pre">memory</span></span><span class="p"><span class="pre">:</span></span><span class="w"> </span><span class="n"><a class="reference internal" href="gem5.components.memory.abstract_memory_system.html#gem5.components.memory.abstract_memory_system.AbstractMemorySystem" title="gem5.components.memory.abstract_memory_system.AbstractMemorySystem"><span class="pre">AbstractMemorySystem</span></a></span></em>, <em class="sig-param"><span class="n"><span class="pre">cache_hierarchy</span></span><span class="p"><span class="pre">:</span></span><span class="w"> </span><span class="n"><a class="reference internal" href="gem5.components.cachehierarchies.abstract_cache_hierarchy.html#gem5.components.cachehierarchies.abstract_cache_hierarchy.AbstractCacheHierarchy" title="gem5.components.cachehierarchies.abstract_cache_hierarchy.AbstractCacheHierarchy"><span class="pre">AbstractCacheHierarchy</span></a></span></em><span class="sig-paren">)</span><a class="headerlink" href="#gem5.components.boards.riscv_board.RiscvBoard" title="Link to this definition">¶</a></dt>
<dd><p>Bases: <a class="reference internal" href="gem5.components.boards.abstract_system_board.html#gem5.components.boards.abstract_system_board.AbstractSystemBoard" title="gem5.components.boards.abstract_system_board.AbstractSystemBoard"><code class="xref py py-class docutils literal notranslate"><span class="pre">AbstractSystemBoard</span></code></a>, <a class="reference internal" href="gem5.components.boards.kernel_disk_workload.html#gem5.components.boards.kernel_disk_workload.KernelDiskWorkload" title="gem5.components.boards.kernel_disk_workload.KernelDiskWorkload"><code class="xref py py-class docutils literal notranslate"><span class="pre">KernelDiskWorkload</span></code></a>, <a class="reference internal" href="gem5.components.boards.se_binary_workload.html#gem5.components.boards.se_binary_workload.SEBinaryWorkload" title="gem5.components.boards.se_binary_workload.SEBinaryWorkload"><code class="xref py py-class docutils literal notranslate"><span class="pre">SEBinaryWorkload</span></code></a></p>
<p>A board capable of full system simulation for RISC-V.</p>
<p>At a high-level, this is based on the HiFive Unmatched board from SiFive.</p>
<p>This board assumes that you will be booting Linux.</p>
<p><strong>Limitations</strong>
* Only works with classic caches</p>
<dl class="py attribute">
<dt class="sig sig-object py" id="gem5.components.boards.riscv_board.RiscvBoard.abstract">
<span class="sig-name descname"><span class="pre">abstract</span></span><em class="property"><span class="w"> </span><span class="p"><span class="pre">=</span></span><span class="w"> </span><span class="pre">False</span></em><a class="headerlink" href="#gem5.components.boards.riscv_board.RiscvBoard.abstract" title="Link to this definition">¶</a></dt>
<dd></dd></dl>

<dl class="py attribute">
<dt class="sig sig-object py" id="gem5.components.boards.riscv_board.RiscvBoard.cxx_exports">
<span class="sig-name descname"><span class="pre">cxx_exports</span></span><em class="property"><span class="w"> </span><span class="p"><span class="pre">=</span></span><span class="w"> </span><span class="pre">[]</span></em><a class="headerlink" href="#gem5.components.boards.riscv_board.RiscvBoard.cxx_exports" title="Link to this definition">¶</a></dt>
<dd></dd></dl>

<dl class="py attribute">
<dt class="sig sig-object py" id="gem5.components.boards.riscv_board.RiscvBoard.cxx_extra_bases">
<span class="sig-name descname"><span class="pre">cxx_extra_bases</span></span><em class="property"><span class="w"> </span><span class="p"><span class="pre">=</span></span><span class="w"> </span><span class="pre">[]</span></em><a class="headerlink" href="#gem5.components.boards.riscv_board.RiscvBoard.cxx_extra_bases" title="Link to this definition">¶</a></dt>
<dd></dd></dl>

<dl class="py attribute">
<dt class="sig sig-object py" id="gem5.components.boards.riscv_board.RiscvBoard.cxx_param_exports">
<span class="sig-name descname"><span class="pre">cxx_param_exports</span></span><em class="property"><span class="w"> </span><span class="p"><span class="pre">=</span></span><span class="w"> </span><span class="pre">[]</span></em><a class="headerlink" href="#gem5.components.boards.riscv_board.RiscvBoard.cxx_param_exports" title="Link to this definition">¶</a></dt>
<dd></dd></dl>

<dl class="py attribute">
<dt class="sig sig-object py" id="gem5.components.boards.riscv_board.RiscvBoard.cxx_template_params">
<span class="sig-name descname"><span class="pre">cxx_template_params</span></span><em class="property"><span class="w"> </span><span class="p"><span class="pre">=</span></span><span class="w"> </span><span class="pre">[]</span></em><a class="headerlink" href="#gem5.components.boards.riscv_board.RiscvBoard.cxx_template_params" title="Link to this definition">¶</a></dt>
<dd></dd></dl>

<dl class="py method">
<dt class="sig sig-object py" id="gem5.components.boards.riscv_board.RiscvBoard.generate_device_tree">
<span class="sig-name descname"><span class="pre">generate_device_tree</span></span><span class="sig-paren">(</span><em class="sig-param"><span class="n"><span class="pre">outdir</span></span><span class="p"><span class="pre">:</span></span><span class="w"> </span><span class="n"><span class="pre">str</span></span></em><span class="sig-paren">)</span> <span class="sig-return"><span class="sig-return-icon">&#x2192;</span> <span class="sig-return-typehint"><span class="pre">None</span></span></span><a class="headerlink" href="#gem5.components.boards.riscv_board.RiscvBoard.generate_device_tree" title="Link to this definition">¶</a></dt>
<dd><p>Creates the <code class="docutils literal notranslate"><span class="pre">dtb</span></code> and <code class="docutils literal notranslate"><span class="pre">dts</span></code> files.</p>
<p>Creates two files in the outdir: <code class="docutils literal notranslate"><span class="pre">device.dtb</span></code> and <code class="docutils literal notranslate"><span class="pre">device.dts</span></code>.</p>
<dl class="field-list simple">
<dt class="field-odd">Parameters<span class="colon">:</span></dt>
<dd class="field-odd"><p><strong>outdir</strong> – Directory to output the files.</p>
</dd>
</dl>
</dd></dl>

<dl class="py method">
<dt class="sig sig-object py" id="gem5.components.boards.riscv_board.RiscvBoard.get_default_kernel_args">
<span class="sig-name descname"><span class="pre">get_default_kernel_args</span></span><span class="sig-paren">(</span><span class="sig-paren">)</span> <span class="sig-return"><span class="sig-return-icon">&#x2192;</span> <span class="sig-return-typehint"><span class="pre">List</span><span class="p"><span class="pre">[</span></span><span class="pre">str</span><span class="p"><span class="pre">]</span></span></span></span><a class="headerlink" href="#gem5.components.boards.riscv_board.RiscvBoard.get_default_kernel_args" title="Link to this definition">¶</a></dt>
<dd><p>Returns a default list of arguments for the workload kernel. We assume
the following strings may be used as placeholders, to be replaced when
<code class="docutils literal notranslate"><span class="pre">set_kernel_disk_workload</span></code> is executed:</p>
<ul class="simple">
<li><p><cite>{root_value}</cite> : set to <code class="docutils literal notranslate"><span class="pre">get_default_kernel_root_val()</span></code>.</p></li>
</ul>
<dl class="field-list simple">
<dt class="field-odd">Returns<span class="colon">:</span></dt>
<dd class="field-odd"><p>A default list of arguments for the workload kernel.</p>
</dd>
</dl>
</dd></dl>

<dl class="py method">
<dt class="sig sig-object py" id="gem5.components.boards.riscv_board.RiscvBoard.get_disk_device">
<span class="sig-name descname"><span class="pre">get_disk_device</span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><a class="headerlink" href="#gem5.components.boards.riscv_board.RiscvBoard.get_disk_device" title="Link to this definition">¶</a></dt>
<dd><p>Set a default disk device, in case user does not specify a disk device.</p>
<dl class="field-list simple">
<dt class="field-odd">Returns<span class="colon">:</span></dt>
<dd class="field-odd"><p>The disk device.</p>
</dd>
</dl>
</dd></dl>

<dl class="py method">
<dt class="sig sig-object py" id="gem5.components.boards.riscv_board.RiscvBoard.get_dma_ports">
<span class="sig-name descname"><span class="pre">get_dma_ports</span></span><span class="sig-paren">(</span><span class="sig-paren">)</span> <span class="sig-return"><span class="sig-return-icon">&#x2192;</span> <span class="sig-return-typehint"><span class="pre">List</span><span class="p"><span class="pre">[</span></span><span class="pre">Port</span><span class="p"><span class="pre">]</span></span></span></span><a class="headerlink" href="#gem5.components.boards.riscv_board.RiscvBoard.get_dma_ports" title="Link to this definition">¶</a></dt>
<dd><p>Get the board’s Direct Memory Access ports.
This abstract method must be implemented within the subclasses if they
support DMA and/or full system simulation.</p>
<dl class="field-list simple">
<dt class="field-odd">Returns<span class="colon">:</span></dt>
<dd class="field-odd"><p>A List of the Direct Memory Access ports.</p>
</dd>
</dl>
</dd></dl>

<dl class="py method">
<dt class="sig sig-object py" id="gem5.components.boards.riscv_board.RiscvBoard.get_io_bus">
<span class="sig-name descname"><span class="pre">get_io_bus</span></span><span class="sig-paren">(</span><span class="sig-paren">)</span> <span class="sig-return"><span class="sig-return-icon">&#x2192;</span> <span class="sig-return-typehint"><span class="pre">IOXBar</span></span></span><a class="headerlink" href="#gem5.components.boards.riscv_board.RiscvBoard.get_io_bus" title="Link to this definition">¶</a></dt>
<dd><p>Get the board’s IO Bus.</p>
<p>This abstract method must be implemented within the subclasses if they
support DMA and/or full system simulation.</p>
<p>The I/O bus is a non-coherent bus (in the classic caches). On the CPU
side, it accepts requests meant for I/O devices. On the memory side, it
forwards these requests to the devices (e.g., the interrupt
controllers on each core).</p>
<dl class="field-list simple">
<dt class="field-odd">Returns<span class="colon">:</span></dt>
<dd class="field-odd"><p>The I/O Bus.</p>
</dd>
</dl>
</dd></dl>

<dl class="py method">
<dt class="sig sig-object py" id="gem5.components.boards.riscv_board.RiscvBoard.get_mem_side_coherent_io_port">
<span class="sig-name descname"><span class="pre">get_mem_side_coherent_io_port</span></span><span class="sig-paren">(</span><span class="sig-paren">)</span> <span class="sig-return"><span class="sig-return-icon">&#x2192;</span> <span class="sig-return-typehint"><span class="pre">Port</span></span></span><a class="headerlink" href="#gem5.components.boards.riscv_board.RiscvBoard.get_mem_side_coherent_io_port" title="Link to this definition">¶</a></dt>
<dd><p>Get the memory-side coherent I/O port.</p>
<p>This abstract method must be implemented if <code class="docutils literal notranslate"><span class="pre">has_coherent_io</span></code> is <code class="docutils literal notranslate"><span class="pre">True</span></code>.</p>
<p>This returns a <em>port</em> (not a bus) that should be connected to a
CPU-side port for which coherent I/O (DMA) is issued.</p>
</dd></dl>

<dl class="py method">
<dt class="sig sig-object py" id="gem5.components.boards.riscv_board.RiscvBoard.has_coherent_io">
<span class="sig-name descname"><span class="pre">has_coherent_io</span></span><span class="sig-paren">(</span><span class="sig-paren">)</span> <span class="sig-return"><span class="sig-return-icon">&#x2192;</span> <span class="sig-return-typehint"><span class="pre">bool</span></span></span><a class="headerlink" href="#gem5.components.boards.riscv_board.RiscvBoard.has_coherent_io" title="Link to this definition">¶</a></dt>
<dd><p>Determine whether the board needs coherent I/O</p>
<dl class="field-list simple">
<dt class="field-odd">Returns<span class="colon">:</span></dt>
<dd class="field-odd"><p><code class="docutils literal notranslate"><span class="pre">True</span></code> if the board needs coherent I/O, <code class="docutils literal notranslate"><span class="pre">False</span></code> otherwise.</p>
</dd>
</dl>
</dd></dl>

<dl class="py method">
<dt class="sig sig-object py" id="gem5.components.boards.riscv_board.RiscvBoard.has_dma_ports">
<span class="sig-name descname"><span class="pre">has_dma_ports</span></span><span class="sig-paren">(</span><span class="sig-paren">)</span> <span class="sig-return"><span class="sig-return-icon">&#x2192;</span> <span class="sig-return-typehint"><span class="pre">bool</span></span></span><a class="headerlink" href="#gem5.components.boards.riscv_board.RiscvBoard.has_dma_ports" title="Link to this definition">¶</a></dt>
<dd><p>Determine whether the board has DMA ports or not.</p>
<dl class="field-list simple">
<dt class="field-odd">Returns<span class="colon">:</span></dt>
<dd class="field-odd"><p><code class="docutils literal notranslate"><span class="pre">True</span></code> if the board has DMA ports, otherwise <code class="docutils literal notranslate"><span class="pre">False</span></code>.</p>
</dd>
</dl>
</dd></dl>

<dl class="py method">
<dt class="sig sig-object py" id="gem5.components.boards.riscv_board.RiscvBoard.has_io_bus">
<span class="sig-name descname"><span class="pre">has_io_bus</span></span><span class="sig-paren">(</span><span class="sig-paren">)</span> <span class="sig-return"><span class="sig-return-icon">&#x2192;</span> <span class="sig-return-typehint"><span class="pre">bool</span></span></span><a class="headerlink" href="#gem5.components.boards.riscv_board.RiscvBoard.has_io_bus" title="Link to this definition">¶</a></dt>
<dd><p>Determine whether the board has an IO bus or not.</p>
<dl class="field-list simple">
<dt class="field-odd">Returns<span class="colon">:</span></dt>
<dd class="field-odd"><p><code class="docutils literal notranslate"><span class="pre">True</span></code> if the board has an IO bus, otherwise <code class="docutils literal notranslate"><span class="pre">False</span></code>.</p>
</dd>
</dl>
</dd></dl>

</dd></dl>

</section>


          </div>
          
        </div>
      </div>
      <div class="sphinxsidebar" role="navigation" aria-label="main navigation">
        <div class="sphinxsidebarwrapper">
<h1 class="logo"><a href=".">gem5</a></h1>







<h3>Navigation</h3>
<p class="caption" role="heading"><span class="caption-text">Contents:</span></p>
<ul class="current">
<li class="toctree-l1 current"><a class="reference internal" href="gem5.html">gem5 package</a><ul class="current">
<li class="toctree-l2 current"><a class="reference internal" href="gem5.html#subpackages">Subpackages</a><ul class="current">
<li class="toctree-l3 current"><a class="reference internal" href="gem5.components.html">gem5.components package</a><ul class="current">
<li class="toctree-l4 current"><a class="reference internal" href="gem5.components.html#subpackages">Subpackages</a></li>
<li class="toctree-l4"><a class="reference internal" href="gem5.components.html#module-gem5.components">Module contents</a></li>
</ul>
</li>
<li class="toctree-l3"><a class="reference internal" href="gem5.prebuilt.html">gem5.prebuilt package</a></li>
<li class="toctree-l3"><a class="reference internal" href="gem5.resources.html">gem5.resources package</a></li>
<li class="toctree-l3"><a class="reference internal" href="gem5.simulate.html">gem5.simulate package</a></li>
<li class="toctree-l3"><a class="reference internal" href="gem5.utils.html">gem5.utils package</a></li>
</ul>
</li>
<li class="toctree-l2"><a class="reference internal" href="gem5.html#submodules">Submodules</a></li>
<li class="toctree-l2"><a class="reference internal" href="gem5.html#module-gem5">Module contents</a></li>
</ul>
</li>
</ul>

<div class="relations">
<h3>Related Topics</h3>
<ul>
<li><a href=".">Documentation overview</a><ul>  <li><a href="gem5.html">gem5 package</a><ul>
  <li><a href="gem5.components.html">gem5.components package</a><ul>
  <li><a href="gem5.components.boards.html">gem5.components.boards package</a><ul>
      <li>Previous: <a href="gem5.components.boards.mem_mode.html" title="previous chapter">gem5.components.boards.mem_mode module</a></li>
      <li>Next: <a href="gem5.components.boards.se_binary_workload.html" title="next chapter">gem5.components.boards.se_binary_workload module</a></li>
  </ul></li>
  </ul></li>
  </ul></li>
  </ul></li>
</ul>
</div>








        </div>
      </div>
      <div class="clearer"></div>
    </div>
    <div class="footer">
      &copy;.
      
      |
      Powered by <a href="http://sphinx-doc.org/">Sphinx 7.2.6</a>
      &amp; <a href="https://github.com/bitprophet/alabaster">Alabaster 0.7.12</a>
      
      |
      <a href="_sources/gem5.components.boards.riscv_board.rst.txt"
          rel="nofollow">Page source</a>
    </div>

    

    
  </body>
</html>