design,design_name,config,flow_status,total_runtime,routed_runtime,(Cell/mm^2)/Core_Util,DIEAREA_mm^2,CellPer_mm^2,OpenDP_Util,Final_Util,Peak_Memory_Usage_MB,synth_cell_count,tritonRoute_violations,Short_violations,MetSpc_violations,OffGrid_violations,MinHole_violations,Other_violations,Magic_violations,pin_antenna_violations,net_antenna_violations,lvs_total_errors,cvc_total_errors,klayout_violations,wire_length,vias,wns,pl_wns,optimized_wns,fastroute_wns,spef_wns,tns,pl_tns,optimized_tns,fastroute_tns,spef_tns,HPWL,routing_layer1_pct,routing_layer2_pct,routing_layer3_pct,routing_layer4_pct,routing_layer5_pct,routing_layer6_pct,wires_count,wire_bits,public_wires_count,public_wire_bits,memories_count,memory_bits,processes_count,cells_pre_abc,AND,DFF,NAND,NOR,OR,XOR,XNOR,MUX,inputs,outputs,level,DecapCells,WelltapCells,DiodeCells,FillCells,NonPhysCells,TotalCells,CoreArea_um^2,power_slowest_internal_uW,power_slowest_switching_uW,power_slowest_leakage_uW,power_typical_internal_uW,power_typical_switching_uW,power_typical_leakage_uW,power_fastest_internal_uW,power_fastest_switching_uW,power_fastest_leakage_uW,critical_path_ns,suggested_clock_period,suggested_clock_frequency,CLOCK_PERIOD,FP_ASPECT_RATIO,FP_CORE_UTIL,FP_PDN_HPITCH,FP_PDN_VPITCH,GRT_ADJUSTMENT,GRT_REPAIR_ANTENNAS,PL_TARGET_DENSITY,RUN_HEURISTIC_DIODE_INSERTION,STD_CELL_LIBRARY,SYNTH_MAX_FANOUT,SYNTH_STRATEGY
/home/karim/work/caravel_openframe_project/openlane/picosoc,picosoc,picosoc-newopenroad,flow completed,0h40m44s0ms,0h26m10s0ms,23870.77922077922,3.08,11935.38961038961,10.75,-1,6066.81,20204,0,0,0,0,0,0,-1,48,47,0,-1,-1,2510295,317992,-9.02,-1,-1,-1,0.0,-13897.28,-1,-1,-1,0.0,1385222642.0,0.0,25.76,20.02,5.56,5.46,3.27,20186,39134,2935,21274,0,0,0,22619,906,8,686,783,3936,1246,276,5351,4732,4774,24,144333,34246,29997,56144,36761,301481,3012324.0575999995,-1,-1,-1,0.0216,0.0149,7.12e-05,-1,-1,-1,8.89,25.0,40.0,25,1,50,40,30,0.08,1,0.2,1,sky130_fd_sc_hd,10,AREA 0
