

================================================================
== Vivado HLS Report for 'axi_stream_to_vga'
================================================================
* Date:           Mon Feb 01 21:36:40 2016

* Version:        2015.4 (Build 1412921 on Wed Nov 18 09:58:55 AM 2015)
* Project:        AXI_STREAM_TO_VGA
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      8.25|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +--------+--------+--------+--------+---------+
    |     Latency     |     Interval    | Pipeline|
    |   min  |   max  |   min  |   max  |   Type  |
    +--------+--------+--------+--------+---------+
    |  420002|  420002|  420003|  420003|   none  |
    +--------+--------+--------+--------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+--------+--------+----------+-----------+-----------+--------+----------+
        |          |     Latency     | Iteration|  Initiation Interval  |  Trip  |          |
        | Loop Name|   min  |   max  |  Latency |  achieved |   target  |  Count | Pipelined|
        +----------+--------+--------+----------+-----------+-----------+--------+----------+
        |- Loop 1  |  420000|  420000|         2|          1|          1|  420000|    yes   |
        +----------+--------+--------+----------+-----------+-----------+--------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|DSP              |        -|      -|       -|      -|
|Expression       |        -|      -|       0|    127|
|FIFO             |        -|      -|       -|      -|
|Instance         |        -|      -|       -|      -|
|Memory           |        -|      -|       -|      -|
|Multiplexer      |        -|      -|       -|     88|
|Register         |        -|      -|      95|      -|
+-----------------+---------+-------+--------+-------+
|Total            |        0|      0|      95|    215|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        0|      0|   ~0   |   ~0  |
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    N/A

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-------------------------------+----------+-------+---+----+------------+------------+
    |         Variable Name         | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-------------------------------+----------+-------+---+----+------------+------------+
    |indvar_flatten_next_fu_276_p2  |     +    |      0|  0|  19|          19|           1|
    |op2_V_read_assign_fu_252_p2    |     +    |      0|  0|   4|           4|           1|
    |p_Val2_1_fu_310_p2             |     +    |      0|  0|  10|          10|           7|
    |p_Val2_s_fu_355_p2             |     +    |      0|  0|  11|          11|           9|
    |x_1_fu_452_p2                  |     +    |      0|  0|  10|          10|           1|
    |y_s_fu_296_p2                  |     +    |      0|  0|  10|          10|           1|
    |tmp_6_i_fu_264_p2              |     -    |      0|  0|   4|           3|           4|
    |x_mid2_fu_288_p3               |  Select  |      0|  0|  10|           1|           1|
    |y_mid2_fu_302_p3               |  Select  |      0|  0|  10|           1|          10|
    |ap_sig_bdd_106                 |    and   |      0|  0|   1|           1|           1|
    |ap_sig_bdd_78                  |    and   |      0|  0|   1|           1|           1|
    |or_cond2_fu_386_p2             |    and   |      0|  0|   1|           1|           1|
    |tmp1_fu_380_p2                 |    and   |      0|  0|   1|           1|           1|
    |tmp2_fu_345_p2                 |    and   |      0|  0|   1|           1|           1|
    |exitcond4_fu_282_p2            |   icmp   |      0|  0|   4|          10|           9|
    |exitcond_flatten_fu_270_p2     |   icmp   |      0|  0|   7|          19|          18|
    |icmp_fu_326_p2                 |   icmp   |      0|  0|   3|           9|           1|
    |not_1_fu_361_p2                |   icmp   |      0|  0|   4|          10|           7|
    |tmp_1_fu_333_p2                |   icmp   |      0|  0|   4|          10|           6|
    |tmp_2_fu_339_p2                |   icmp   |      0|  0|   4|          10|          10|
    |tmp_4_fu_368_p2                |   icmp   |      0|  0|   4|          10|           8|
    |tmp_5_fu_374_p2                |   icmp   |      0|  0|   4|          10|           9|
    +-------------------------------+----------+-------+---+----+------------+------------+
    |Total                          |          |      0|  0| 127|         162|         108|
    +-------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-----------------------------+----+-----------+-----+-----------+
    |             Name            | LUT| Input Size| Bits| Total Bits|
    +-----------------------------+----+-----------+-----+-----------+
    |B_V                          |   4|          3|    4|         12|
    |B_V_preg                     |   4|          2|    4|          8|
    |B_temp_V_read_assign_fu_130  |   4|          3|    4|         12|
    |G_V                          |   4|          3|    4|         12|
    |G_V_preg                     |   4|          2|    4|          8|
    |G_temp_V_read_assign_fu_126  |   4|          2|    4|          8|
    |H_SYNC_V                     |   1|          2|    1|          2|
    |R_V                          |   4|          3|    4|         12|
    |R_V_preg                     |   4|          2|    4|          8|
    |R_temp_V_read_assign_fu_122  |   4|          4|    4|         16|
    |V_SYNC_V                     |   1|          2|    1|          2|
    |ap_NS_fsm                    |   1|          4|    1|          4|
    |indvar_flatten_reg_192       |  19|          2|   19|         38|
    |x_reg_214                    |  10|          2|   10|         20|
    |y_phi_fu_207_p4              |  10|          2|   10|         20|
    |y_reg_203                    |  10|          2|   10|         20|
    +-----------------------------+----+-----------+-----+-----------+
    |Total                        |  88|         40|   88|        202|
    +-----------------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------+----+----+-----+-----------+
    |             Name            | FF | LUT| Bits| Const Bits|
    +-----------------------------+----+----+-----+-----------+
    |B_V_preg                     |   4|   0|    4|          0|
    |B_temp_V_read_assign_fu_130  |   4|   0|    4|          0|
    |G_V_preg                     |   4|   0|    4|          0|
    |G_temp_V_read_assign_fu_126  |   4|   0|    4|          0|
    |H_SYNC_V_preg                |   1|   0|    1|          0|
    |R_V_preg                     |   4|   0|    4|          0|
    |R_temp_V_read_assign_fu_122  |   4|   0|    4|          0|
    |V_SYNC_V_preg                |   1|   0|    1|          0|
    |ap_CS_fsm                    |   3|   0|    3|          0|
    |ap_reg_ppiten_pp0_it0        |   1|   0|    1|          0|
    |ap_reg_ppiten_pp0_it1        |   1|   0|    1|          0|
    |color_blinking_V             |   4|   0|    4|          0|
    |exitcond_flatten_reg_512     |   1|   0|    1|          0|
    |indvar_flatten_reg_192       |  19|   0|   19|          0|
    |op2_V_read_assign_reg_498    |   4|   0|    4|          0|
    |or_cond2_reg_526             |   1|   0|    1|          0|
    |tmp_6_i_reg_507              |   4|   0|    4|          0|
    |tmp_reg_503                  |   1|   0|    1|          0|
    |x_reg_214                    |  10|   0|   10|          0|
    |y_mid2_reg_521               |  10|   0|   10|          0|
    |y_reg_203                    |  10|   0|   10|          0|
    +-----------------------------+----+----+-----+-----------+
    |Total                        |  95|   0|   95|          0|
    +-----------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------+-----+-----+------------+-------------------+--------------+
|      RTL Ports      | Dir | Bits|  Protocol  |   Source Object   |    C Type    |
+---------------------+-----+-----+------------+-------------------+--------------+
|ap_clk               |  in |    1| ap_ctrl_hs | axi_stream_to_vga | return value |
|ap_rst_n             |  in |    1| ap_ctrl_hs | axi_stream_to_vga | return value |
|ap_start             |  in |    1| ap_ctrl_hs | axi_stream_to_vga | return value |
|ap_done              | out |    1| ap_ctrl_hs | axi_stream_to_vga | return value |
|ap_idle              | out |    1| ap_ctrl_hs | axi_stream_to_vga | return value |
|ap_ready             | out |    1| ap_ctrl_hs | axi_stream_to_vga | return value |
|selftest             |  in |    1|   ap_none  |      selftest     |    scalar    |
|inStream_V_V_TDATA   |  in |    8|    axis    |    inStream_V_V   |    pointer   |
|inStream_V_V_TVALID  |  in |    1|    axis    |    inStream_V_V   |    pointer   |
|inStream_V_V_TREADY  | out |    1|    axis    |    inStream_V_V   |    pointer   |
|R_V                  | out |    4|   ap_none  |        R_V        |    pointer   |
|G_V                  | out |    4|   ap_none  |        G_V        |    pointer   |
|B_V                  | out |    4|   ap_none  |        B_V        |    pointer   |
|V_SYNC_V             | out |    1|   ap_none  |      V_SYNC_V     |    pointer   |
|H_SYNC_V             | out |    1|   ap_none  |      H_SYNC_V     |    pointer   |
+---------------------+-----+-----+------------+-------------------+--------------+

