import {DEFAULT_BORDER_WIDTH} from "core/utils/Constants";

import {V} from "Vector";

import {DefaultDigitalPort, DigitalComponent} from "core/models/types/digital";

import {CalcPortPos, CalcPortPositions} from "../positioning/utils";
import {PortInfoRecord}                 from "../types";


const DefaultDigitalPortInfo = {
    Default:       DefaultDigitalPort,
    InitialConfig: 0,
    AllowChanges:  false,
} as const;

export const DigitalPortInfo: PortInfoRecord<DigitalComponent> = {
    "DigitalNode": {
        ...DefaultDigitalPortInfo,
        PositionConfigs: [{
            "inputs":  [{ origin: V(0, 0), target: V(0, 0), dir: V(-1, 0) }],
            "outputs": [{ origin: V(0, 0), target: V(0, 0), dir: V(+1, 0) }],
        }],
    },
    "Switch": {
        ...DefaultDigitalPortInfo,
        PositionConfigs: [{
            "outputs": [{ origin: V(0.62, 0), target: V(1.32, 0), dir: V(+1, 0) }],
        }],
    },
    "LED": {
        ...DefaultDigitalPortInfo,
        PositionConfigs: [{
            "inputs": [{ origin: V(0, -0.5), target: V(0, -2), dir: V(0, -1) }],
        }],
    },
    "ANDGate": {
        ...DefaultDigitalPortInfo,
        AllowChanges: true,
        ChangeGroup:  "inputs",

        // Generate configs for 2->8 input ports
        PositionConfigs: [2,3,4,5,6,7,8].map((numInputs) => ({
            "inputs":  CalcPortPositions(numInputs, 0.5 - DEFAULT_BORDER_WIDTH/2, 1, V(-1, 0)),
            "outputs": [CalcPortPos(V(0.5, 0), V(1, 0))], // 1 output
        })),
    },
    "NOTGate": {
        ...DefaultDigitalPortInfo,

        PositionConfigs: [{
            "inputs":  [{ origin: V(-0.49, 0), target: V(-1.2, 0), dir: V(-1, 0) }],
            "outputs": [{ origin: V(0.45, 0), target: V(1.2, 0), dir: V(+1, 0) }],
        }],
    },
};
