<stg><name>hls_snn_izikevich_Pipeline_VITIS_LOOP_44_2</name>


<trans_list>

<trans id="33" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="4" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3" bw="32" op_0_bw="32">
<![CDATA[
newFuncRoot:0 %bits = alloca i32 1

]]></Node>
<StgValue><ssdm name="bits"/></StgValue>
</operation>

<operation id="5" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4" bw="6" op_0_bw="32">
<![CDATA[
newFuncRoot:1 %x = alloca i32 1

]]></Node>
<StgValue><ssdm name="x"/></StgValue>
</operation>

<operation id="6" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:2 %p_input_load_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %p_input_load

]]></Node>
<StgValue><ssdm name="p_input_load_read"/></StgValue>
</operation>

<operation id="7" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="0" op_0_bw="6" op_1_bw="6">
<![CDATA[
newFuncRoot:3 %store_ln0 = store i6 0, i6 %x

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="8" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:4 %store_ln0 = store i32 0, i32 %bits

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="0" op_0_bw="0">
<![CDATA[
newFuncRoot:5 %br_ln0 = br void %for.body3.i.i9

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="10" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
for.body3.i.i9:0 %b = load i6 %x

]]></Node>
<StgValue><ssdm name="b"/></StgValue>
</operation>

<operation id="11" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
for.body3.i.i9:1 %icmp_ln44 = icmp_eq  i6 %b, i6 32

]]></Node>
<StgValue><ssdm name="icmp_ln44"/></StgValue>
</operation>

<operation id="12" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
for.body3.i.i9:2 %add_ln44 = add i6 %b, i6 1

]]></Node>
<StgValue><ssdm name="add_ln44"/></StgValue>
</operation>

<operation id="13" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.body3.i.i9:3 %br_ln44 = br i1 %icmp_ln44, void %for.body3.i.i9.split, void %for.body3.i.i.i.preheader.exitStub

]]></Node>
<StgValue><ssdm name="br_ln44"/></StgValue>
</operation>

<operation id="14" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln44" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="15" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
for.body3.i.i9.split:0 %bits_load = load i32 %bits

]]></Node>
<StgValue><ssdm name="bits_load"/></StgValue>
</operation>

<operation id="15" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln44" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="16" bw="64" op_0_bw="6">
<![CDATA[
for.body3.i.i9.split:1 %zext_ln44 = zext i6 %b

]]></Node>
<StgValue><ssdm name="zext_ln44"/></StgValue>
</operation>

<operation id="16" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln44" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="17" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
for.body3.i.i9.split:2 %specpipeline_ln46 = specpipeline void @_ssdm_op_SpecPipeline, i32 2, i32 0, i32 0, i32 0, void @empty_22

]]></Node>
<StgValue><ssdm name="specpipeline_ln46"/></StgValue>
</operation>

<operation id="17" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln44" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="18" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
for.body3.i.i9.split:3 %speclooptripcount_ln40 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 32, i64 32, i64 32

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln40"/></StgValue>
</operation>

<operation id="18" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln44" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="19" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.body3.i.i9.split:4 %specloopname_ln44 = specloopname void @_ssdm_op_SpecLoopName, void @empty_25

]]></Node>
<StgValue><ssdm name="specloopname_ln44"/></StgValue>
</operation>

<operation id="19" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln44" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="20" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
for.body3.i.i9.split:5 %icmp_ln50 = icmp_eq  i6 %b, i6 0

]]></Node>
<StgValue><ssdm name="icmp_ln50"/></StgValue>
</operation>

<operation id="20" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln44" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="21" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.body3.i.i9.split:6 %bits_1 = select i1 %icmp_ln50, i32 %p_input_load_read, i32 %bits_load

]]></Node>
<StgValue><ssdm name="bits_1"/></StgValue>
</operation>

<operation id="21" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln44" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="22" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
for.body3.i.i9.split:7 %icmp_ln55 = icmp_ult  i6 %b, i6 6

]]></Node>
<StgValue><ssdm name="icmp_ln55"/></StgValue>
</operation>

<operation id="22" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln44" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="23" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.body3.i.i9.split:8 %br_ln55 = br i1 %icmp_ln55, void %for.inc.i.i, void %if.then6.i.i16

]]></Node>
<StgValue><ssdm name="br_ln55"/></StgValue>
</operation>

<operation id="23" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln44" val="0"/>
<literal name="icmp_ln55" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="25" bw="3" op_0_bw="6">
<![CDATA[
if.then6.i.i16:0 %trunc_ln55 = trunc i6 %b

]]></Node>
<StgValue><ssdm name="trunc_ln55"/></StgValue>
</operation>

<operation id="24" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln44" val="0"/>
<literal name="icmp_ln55" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="26" bw="32" op_0_bw="3">
<![CDATA[
if.then6.i.i16:1 %zext_ln55 = zext i3 %trunc_ln55

]]></Node>
<StgValue><ssdm name="zext_ln55"/></StgValue>
</operation>

<operation id="25" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln44" val="0"/>
<literal name="icmp_ln55" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="27" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
if.then6.i.i16:2 %bit_select_i_i_i_i_i1 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %bits_1, i32 %zext_ln55

]]></Node>
<StgValue><ssdm name="bit_select_i_i_i_i_i1"/></StgValue>
</operation>

<operation id="26" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln44" val="0"/>
<literal name="icmp_ln55" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="28" bw="3" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then6.i.i16:3 %p_mem_addr = getelementptr i1 %p_mem, i64 0, i64 %zext_ln44

]]></Node>
<StgValue><ssdm name="p_mem_addr"/></StgValue>
</operation>

<operation id="27" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln44" val="0"/>
<literal name="icmp_ln55" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="29" bw="0" op_0_bw="1" op_1_bw="3">
<![CDATA[
if.then6.i.i16:4 %store_ln55 = store i1 %bit_select_i_i_i_i_i1, i3 %p_mem_addr

]]></Node>
<StgValue><ssdm name="store_ln55"/></StgValue>
</operation>

<operation id="28" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln44" val="0"/>
<literal name="icmp_ln55" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="30" bw="0" op_0_bw="0">
<![CDATA[
if.then6.i.i16:5 %br_ln55 = br void %for.inc.i.i

]]></Node>
<StgValue><ssdm name="br_ln55"/></StgValue>
</operation>

<operation id="29" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln44" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="32" bw="0" op_0_bw="6" op_1_bw="6" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc.i.i:0 %store_ln44 = store i6 %add_ln44, i6 %x

]]></Node>
<StgValue><ssdm name="store_ln44"/></StgValue>
</operation>

<operation id="30" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln44" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="33" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc.i.i:1 %store_ln44 = store i32 %bits_1, i32 %bits

]]></Node>
<StgValue><ssdm name="store_ln44"/></StgValue>
</operation>

<operation id="31" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln44" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="34" bw="0" op_0_bw="0">
<![CDATA[
for.inc.i.i:2 %br_ln44 = br void %for.body3.i.i9

]]></Node>
<StgValue><ssdm name="br_ln44"/></StgValue>
</operation>

<operation id="32" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln44" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="36" bw="0">
<![CDATA[
for.body3.i.i.i.preheader.exitStub:0 %ret_ln0 = ret

]]></Node>
<StgValue><ssdm name="ret_ln0"/></StgValue>
</operation>
</state>
</state_list>


<ports>
<port id="40" name="p_input_load" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="p_input_load"/></StgValue>
</port>
<port id="41" name="p_mem" dir="1" iftype="1">
<core>RAM</core><StgValue><ssdm name="p_mem"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</port>
</ports>


<dataflows>
<dataflow id="43" from="StgValue_42" to="bits" fromId="42" toId="4">
</dataflow>
<dataflow id="44" from="StgValue_42" to="x" fromId="42" toId="5">
</dataflow>
<dataflow id="46" from="_ssdm_op_Read.ap_auto.i32" to="p_input_load_read" fromId="45" toId="6">
</dataflow>
<dataflow id="47" from="p_input_load" to="p_input_load_read" fromId="40" toId="6">
</dataflow>
<dataflow id="49" from="StgValue_48" to="store_ln0" fromId="48" toId="7">
</dataflow>
<dataflow id="50" from="x" to="store_ln0" fromId="5" toId="7">
</dataflow>
<dataflow id="52" from="StgValue_51" to="store_ln0" fromId="51" toId="8">
</dataflow>
<dataflow id="53" from="bits" to="store_ln0" fromId="4" toId="8">
</dataflow>
<dataflow id="54" from="x" to="b" fromId="5" toId="10">
</dataflow>
<dataflow id="55" from="b" to="icmp_ln44" fromId="10" toId="11">
</dataflow>
<dataflow id="57" from="StgValue_56" to="icmp_ln44" fromId="56" toId="11">
</dataflow>
<dataflow id="58" from="b" to="add_ln44" fromId="10" toId="12">
</dataflow>
<dataflow id="60" from="StgValue_59" to="add_ln44" fromId="59" toId="12">
</dataflow>
<dataflow id="61" from="icmp_ln44" to="br_ln44" fromId="11" toId="13">
</dataflow>
<dataflow id="62" from="bits" to="bits_load" fromId="4" toId="14">
</dataflow>
<dataflow id="63" from="b" to="zext_ln44" fromId="10" toId="15">
</dataflow>
<dataflow id="65" from="_ssdm_op_SpecPipeline" to="specpipeline_ln46" fromId="64" toId="16">
</dataflow>
<dataflow id="67" from="StgValue_66" to="specpipeline_ln46" fromId="66" toId="16">
</dataflow>
<dataflow id="68" from="StgValue_51" to="specpipeline_ln46" fromId="51" toId="16">
</dataflow>
<dataflow id="69" from="StgValue_51" to="specpipeline_ln46" fromId="51" toId="16">
</dataflow>
<dataflow id="70" from="StgValue_51" to="specpipeline_ln46" fromId="51" toId="16">
</dataflow>
<dataflow id="72" from="empty_22" to="specpipeline_ln46" fromId="71" toId="16">
</dataflow>
<dataflow id="74" from="_ssdm_op_SpecLoopTripCount" to="speclooptripcount_ln40" fromId="73" toId="17">
</dataflow>
<dataflow id="76" from="StgValue_75" to="speclooptripcount_ln40" fromId="75" toId="17">
</dataflow>
<dataflow id="77" from="StgValue_75" to="speclooptripcount_ln40" fromId="75" toId="17">
</dataflow>
<dataflow id="78" from="StgValue_75" to="speclooptripcount_ln40" fromId="75" toId="17">
</dataflow>
<dataflow id="80" from="_ssdm_op_SpecLoopName" to="specloopname_ln44" fromId="79" toId="18">
</dataflow>
<dataflow id="82" from="empty_25" to="specloopname_ln44" fromId="81" toId="18">
</dataflow>
<dataflow id="83" from="b" to="icmp_ln50" fromId="10" toId="19">
</dataflow>
<dataflow id="84" from="StgValue_48" to="icmp_ln50" fromId="48" toId="19">
</dataflow>
<dataflow id="85" from="icmp_ln50" to="bits_1" fromId="19" toId="20">
</dataflow>
<dataflow id="86" from="p_input_load_read" to="bits_1" fromId="6" toId="20">
</dataflow>
<dataflow id="87" from="bits_load" to="bits_1" fromId="14" toId="20">
</dataflow>
<dataflow id="88" from="b" to="icmp_ln55" fromId="10" toId="21">
</dataflow>
<dataflow id="90" from="StgValue_89" to="icmp_ln55" fromId="89" toId="21">
</dataflow>
<dataflow id="91" from="icmp_ln55" to="br_ln55" fromId="21" toId="22">
</dataflow>
<dataflow id="92" from="b" to="trunc_ln55" fromId="10" toId="23">
</dataflow>
<dataflow id="93" from="trunc_ln55" to="zext_ln55" fromId="23" toId="24">
</dataflow>
<dataflow id="95" from="_ssdm_op_BitSelect.i1.i32.i32" to="bit_select_i_i_i_i_i1" fromId="94" toId="25">
</dataflow>
<dataflow id="96" from="bits_1" to="bit_select_i_i_i_i_i1" fromId="20" toId="25">
</dataflow>
<dataflow id="97" from="zext_ln55" to="bit_select_i_i_i_i_i1" fromId="24" toId="25">
</dataflow>
<dataflow id="98" from="p_mem" to="p_mem_addr" fromId="41" toId="26">
</dataflow>
<dataflow id="100" from="StgValue_99" to="p_mem_addr" fromId="99" toId="26">
</dataflow>
<dataflow id="101" from="zext_ln44" to="p_mem_addr" fromId="15" toId="26">
</dataflow>
<dataflow id="102" from="bit_select_i_i_i_i_i1" to="store_ln55" fromId="25" toId="27">
</dataflow>
<dataflow id="103" from="p_mem_addr" to="store_ln55" fromId="26" toId="27">
</dataflow>
<dataflow id="104" from="add_ln44" to="store_ln44" fromId="12" toId="29">
</dataflow>
<dataflow id="105" from="x" to="store_ln44" fromId="5" toId="29">
</dataflow>
<dataflow id="106" from="bits_1" to="store_ln44" fromId="20" toId="30">
</dataflow>
<dataflow id="107" from="bits" to="store_ln44" fromId="4" toId="30">
</dataflow>
<dataflow id="108" from="icmp_ln44" to="StgValue_2" fromId="11" toId="2">
</dataflow>
<dataflow id="109" from="icmp_ln55" to="StgValue_2" fromId="21" toId="2">
</dataflow>
</dataflows>


</stg>
