Rectnet: instantiated net with 15 neurons and 28 edges
,,,,,,,,,...................Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 15.1.0 Build 185 10/21/2015 SJ Lite Edition
    Info: Copyright (C) 1991-2015 Altera Corporation. All rights reserved.
    Info: Your use of Altera Corporation's design tools, logic functions 
    Info: and other software and tools, and its AMPP partner logic 
    Info: functions, and any output files from any of the foregoing 
    Info: (including device programming or simulation files), and any 
    Info: associated documentation or information are expressly subject 
    Info: to the terms and conditions of the Altera Program License 
    Info: Subscription Agreement, the Altera Quartus Prime License Agreement,
    Info: the Altera MegaCore Function License Agreement, or other 
    Info: applicable license agreement, including, without limitation, 
    Info: that your use is for the sole purpose of programming logic 
    Info: devices manufactured by Altera and sold by Altera or its 
    Info: authorized distributors.  Please refer to the applicable 
    Info: agreement for further details.
    Info: Processing started: Tue Apr 25 19:15:20 2017
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off top -c top
Warning (20028): Parallel compilation is not licensed and has been disabled
Warning (10229): Verilog HDL Expression warning at top.v(36): truncated literal to match 16 bits File: /home/cactus/proj/migen-playground/build/top.v Line: 36
Warning (10229): Verilog HDL Expression warning at top.v(37): truncated literal to match 16 bits File: /home/cactus/proj/migen-playground/build/top.v Line: 37
Warning (10229): Verilog HDL Expression warning at top.v(38): truncated literal to match 16 bits File: /home/cactus/proj/migen-playground/build/top.v Line: 38
Warning (10229): Verilog HDL Expression warning at top.v(39): truncated literal to match 16 bits File: /home/cactus/proj/migen-playground/build/top.v Line: 39
Warning (10229): Verilog HDL Expression warning at top.v(40): truncated literal to match 16 bits File: /home/cactus/proj/migen-playground/build/top.v Line: 40
Warning (10229): Verilog HDL Expression warning at top.v(58): truncated literal to match 16 bits File: /home/cactus/proj/migen-playground/build/top.v Line: 58
Warning (10229): Verilog HDL Expression warning at top.v(74): truncated literal to match 16 bits File: /home/cactus/proj/migen-playground/build/top.v Line: 74
Warning (10229): Verilog HDL Expression warning at top.v(97): truncated literal to match 16 bits File: /home/cactus/proj/migen-playground/build/top.v Line: 97
Warning (10229): Verilog HDL Expression warning at top.v(127): truncated literal to match 16 bits File: /home/cactus/proj/migen-playground/build/top.v Line: 127
Warning (10229): Verilog HDL Expression warning at top.v(143): truncated literal to match 16 bits File: /home/cactus/proj/migen-playground/build/top.v Line: 143
Warning (10229): Verilog HDL Expression warning at top.v(159): truncated literal to match 16 bits File: /home/cactus/proj/migen-playground/build/top.v Line: 159
Warning (10229): Verilog HDL Expression warning at top.v(189): truncated literal to match 16 bits File: /home/cactus/proj/migen-playground/build/top.v Line: 189
Warning (10229): Verilog HDL Expression warning at top.v(212): truncated literal to match 16 bits File: /home/cactus/proj/migen-playground/build/top.v Line: 212
Warning (10229): Verilog HDL Expression warning at top.v(228): truncated literal to match 16 bits File: /home/cactus/proj/migen-playground/build/top.v Line: 228
Warning (10229): Verilog HDL Expression warning at top.v(251): truncated literal to match 16 bits File: /home/cactus/proj/migen-playground/build/top.v Line: 251
Warning (10229): Verilog HDL Expression warning at top.v(267): truncated literal to match 16 bits File: /home/cactus/proj/migen-playground/build/top.v Line: 267
Warning (10229): Verilog HDL Expression warning at top.v(283): truncated literal to match 16 bits File: /home/cactus/proj/migen-playground/build/top.v Line: 283
Warning (10229): Verilog HDL Expression warning at top.v(299): truncated literal to match 16 bits File: /home/cactus/proj/migen-playground/build/top.v Line: 299
Warning (10229): Verilog HDL Expression warning at top.v(343): truncated literal to match 16 bits File: /home/cactus/proj/migen-playground/build/top.v Line: 343
Warning (10229): Verilog HDL Expression warning at top.v(366): truncated literal to match 16 bits File: /home/cactus/proj/migen-playground/build/top.v Line: 366
Warning (10259): Verilog HDL error at top.v(443): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 443
Warning (10229): Verilog HDL Expression warning at top.v(466): truncated literal to match 16 bits File: /home/cactus/proj/migen-playground/build/top.v Line: 466
Warning (10259): Verilog HDL error at top.v(470): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 470
Warning (10259): Verilog HDL error at top.v(471): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 471
Warning (10259): Verilog HDL error at top.v(482): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 482
Warning (10259): Verilog HDL error at top.v(483): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 483
Warning (10229): Verilog HDL Expression warning at top.v(499): truncated literal to match 16 bits File: /home/cactus/proj/migen-playground/build/top.v Line: 499
Warning (10259): Verilog HDL error at top.v(503): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 503
Warning (10259): Verilog HDL error at top.v(504): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 504
Warning (10259): Verilog HDL error at top.v(516): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 516
Warning (10259): Verilog HDL error at top.v(517): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 517
Warning (10229): Verilog HDL Expression warning at top.v(538): truncated literal to match 16 bits File: /home/cactus/proj/migen-playground/build/top.v Line: 538
Warning (10259): Verilog HDL error at top.v(542): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 542
Warning (10259): Verilog HDL error at top.v(543): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 543
Warning (10259): Verilog HDL error at top.v(557): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 557
Warning (10229): Verilog HDL Expression warning at top.v(583): truncated literal to match 16 bits File: /home/cactus/proj/migen-playground/build/top.v Line: 583
Warning (10259): Verilog HDL error at top.v(587): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 587
Warning (10259): Verilog HDL error at top.v(588): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 588
Warning (10259): Verilog HDL error at top.v(599): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 599
Warning (10259): Verilog HDL error at top.v(600): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 600
Warning (10229): Verilog HDL Expression warning at top.v(616): truncated literal to match 16 bits File: /home/cactus/proj/migen-playground/build/top.v Line: 616
Warning (10259): Verilog HDL error at top.v(620): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 620
Warning (10259): Verilog HDL error at top.v(621): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 621
Warning (10229): Verilog HDL Expression warning at top.v(649): truncated literal to match 16 bits File: /home/cactus/proj/migen-playground/build/top.v Line: 649
Warning (10259): Verilog HDL error at top.v(653): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 653
Warning (10259): Verilog HDL error at top.v(654): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 654
Warning (10259): Verilog HDL error at top.v(665): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 665
Warning (10259): Verilog HDL error at top.v(666): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 666
Warning (10259): Verilog HDL error at top.v(668): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 668
Warning (10229): Verilog HDL Expression warning at top.v(694): truncated literal to match 16 bits File: /home/cactus/proj/migen-playground/build/top.v Line: 694
Warning (10259): Verilog HDL error at top.v(698): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 698
Warning (10259): Verilog HDL error at top.v(699): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 699
Warning (10229): Verilog HDL Expression warning at top.v(733): truncated literal to match 16 bits File: /home/cactus/proj/migen-playground/build/top.v Line: 733
Warning (10259): Verilog HDL error at top.v(737): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 737
Warning (10259): Verilog HDL error at top.v(738): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 738
Warning (10229): Verilog HDL Expression warning at top.v(766): truncated literal to match 16 bits File: /home/cactus/proj/migen-playground/build/top.v Line: 766
Warning (10259): Verilog HDL error at top.v(770): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 770
Warning (10259): Verilog HDL error at top.v(771): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 771
Warning (10259): Verilog HDL error at top.v(782): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 782
Warning (10259): Verilog HDL error at top.v(784): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 784
Warning (10229): Verilog HDL Expression warning at top.v(805): truncated literal to match 16 bits File: /home/cactus/proj/migen-playground/build/top.v Line: 805
Warning (10259): Verilog HDL error at top.v(809): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 809
Warning (10259): Verilog HDL error at top.v(810): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 810
Warning (10259): Verilog HDL error at top.v(821): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 821
Warning (10259): Verilog HDL error at top.v(822): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 822
Warning (10229): Verilog HDL Expression warning at top.v(838): truncated literal to match 16 bits File: /home/cactus/proj/migen-playground/build/top.v Line: 838
Warning (10259): Verilog HDL error at top.v(842): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 842
Warning (10259): Verilog HDL error at top.v(843): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 843
Warning (10259): Verilog HDL error at top.v(854): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 854
Warning (10259): Verilog HDL error at top.v(855): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 855
Warning (10229): Verilog HDL Expression warning at top.v(871): truncated literal to match 16 bits File: /home/cactus/proj/migen-playground/build/top.v Line: 871
Warning (10259): Verilog HDL error at top.v(875): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 875
Warning (10259): Verilog HDL error at top.v(876): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 876
Warning (10259): Verilog HDL error at top.v(888): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 888
Warning (10229): Verilog HDL Expression warning at top.v(904): truncated literal to match 16 bits File: /home/cactus/proj/migen-playground/build/top.v Line: 904
Warning (10259): Verilog HDL error at top.v(908): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 908
Warning (10259): Verilog HDL error at top.v(909): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 909
Warning (10259): Verilog HDL error at top.v(923): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 923
Warning (10259): Verilog HDL error at top.v(924): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 924
Warning (10259): Verilog HDL error at top.v(925): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 925
Warning (10229): Verilog HDL Expression warning at top.v(961): truncated literal to match 16 bits File: /home/cactus/proj/migen-playground/build/top.v Line: 961
Warning (10259): Verilog HDL error at top.v(965): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 965
Warning (10259): Verilog HDL error at top.v(966): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 966
Warning (10259): Verilog HDL error at top.v(978): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 978
Warning (10229): Verilog HDL Expression warning at top.v(1000): truncated literal to match 16 bits File: /home/cactus/proj/migen-playground/build/top.v Line: 1000
Warning (10259): Verilog HDL error at top.v(1004): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 1004
Warning (10259): Verilog HDL error at top.v(1005): constant value overflow File: /home/cactus/proj/migen-playground/build/top.v Line: 1005
Warning (10229): Verilog HDL Expression warning at top.v(1057): truncated literal to match 16 bits File: /home/cactus/proj/migen-playground/build/top.v Line: 1057
Warning (10229): Verilog HDL Expression warning at top.v(1058): truncated literal to match 16 bits File: /home/cactus/proj/migen-playground/build/top.v Line: 1058
Warning (10229): Verilog HDL Expression warning at top.v(1059): truncated literal to match 16 bits File: /home/cactus/proj/migen-playground/build/top.v Line: 1059
Warning (10229): Verilog HDL Expression warning at top.v(1060): truncated literal to match 16 bits File: /home/cactus/proj/migen-playground/build/top.v Line: 1060
Warning (10229): Verilog HDL Expression warning at top.v(1061): truncated literal to match 16 bits File: /home/cactus/proj/migen-playground/build/top.v Line: 1061
Info (12021): Found 1 design units, including 1 entities, in source file top.v
    Info (12023): Found entity 1: top File: /home/cactus/proj/migen-playground/build/top.v Line: 2
Info (12127): Elaborating entity "top" for the top level hierarchy
Warning (10230): Verilog HDL assignment warning at top.v(409): truncated value with size 16 to match size of target (10) File: /home/cactus/proj/migen-playground/build/top.v Line: 409
Warning (10230): Verilog HDL assignment warning at top.v(446): truncated value with size 20 to match size of target (16) File: /home/cactus/proj/migen-playground/build/top.v Line: 446
Warning (10230): Verilog HDL assignment warning at top.v(460): truncated value with size 20 to match size of target (16) File: /home/cactus/proj/migen-playground/build/top.v Line: 460
Warning (10230): Verilog HDL assignment warning at top.v(484): truncated value with size 20 to match size of target (16) File: /home/cactus/proj/migen-playground/build/top.v Line: 484
Warning (10230): Verilog HDL assignment warning at top.v(493): truncated value with size 20 to match size of target (16) File: /home/cactus/proj/migen-playground/build/top.v Line: 493
Warning (10230): Verilog HDL assignment warning at top.v(518): truncated value with size 20 to match size of target (16) File: /home/cactus/proj/migen-playground/build/top.v Line: 518
Warning (10230): Verilog HDL assignment warning at top.v(532): truncated value with size 20 to match size of target (16) File: /home/cactus/proj/migen-playground/build/top.v Line: 532
Warning (10230): Verilog HDL assignment warning at top.v(558): truncated value with size 20 to match size of target (16) File: /home/cactus/proj/migen-playground/build/top.v Line: 558
Warning (10230): Verilog HDL assignment warning at top.v(577): truncated value with size 20 to match size of target (16) File: /home/cactus/proj/migen-playground/build/top.v Line: 577
Warning (10230): Verilog HDL assignment warning at top.v(601): truncated value with size 20 to match size of target (16) File: /home/cactus/proj/migen-playground/build/top.v Line: 601
Warning (10230): Verilog HDL assignment warning at top.v(610): truncated value with size 20 to match size of target (16) File: /home/cactus/proj/migen-playground/build/top.v Line: 610
Warning (10230): Verilog HDL assignment warning at top.v(634): truncated value with size 20 to match size of target (16) File: /home/cactus/proj/migen-playground/build/top.v Line: 634
Warning (10230): Verilog HDL assignment warning at top.v(643): truncated value with size 20 to match size of target (16) File: /home/cactus/proj/migen-playground/build/top.v Line: 643
Warning (10230): Verilog HDL assignment warning at top.v(669): truncated value with size 20 to match size of target (16) File: /home/cactus/proj/migen-playground/build/top.v Line: 669
Warning (10230): Verilog HDL assignment warning at top.v(688): truncated value with size 20 to match size of target (16) File: /home/cactus/proj/migen-playground/build/top.v Line: 688
Warning (10230): Verilog HDL assignment warning at top.v(713): truncated value with size 20 to match size of target (16) File: /home/cactus/proj/migen-playground/build/top.v Line: 713
Warning (10230): Verilog HDL assignment warning at top.v(727): truncated value with size 20 to match size of target (16) File: /home/cactus/proj/migen-playground/build/top.v Line: 727
Warning (10230): Verilog HDL assignment warning at top.v(751): truncated value with size 20 to match size of target (16) File: /home/cactus/proj/migen-playground/build/top.v Line: 751
Warning (10230): Verilog HDL assignment warning at top.v(760): truncated value with size 20 to match size of target (16) File: /home/cactus/proj/migen-playground/build/top.v Line: 760
Warning (10230): Verilog HDL assignment warning at top.v(785): truncated value with size 20 to match size of target (16) File: /home/cactus/proj/migen-playground/build/top.v Line: 785
Warning (10230): Verilog HDL assignment warning at top.v(799): truncated value with size 20 to match size of target (16) File: /home/cactus/proj/migen-playground/build/top.v Line: 799
Warning (10230): Verilog HDL assignment warning at top.v(823): truncated value with size 20 to match size of target (16) File: /home/cactus/proj/migen-playground/build/top.v Line: 823
Warning (10230): Verilog HDL assignment warning at top.v(832): truncated value with size 20 to match size of target (16) File: /home/cactus/proj/migen-playground/build/top.v Line: 832
Warning (10230): Verilog HDL assignment warning at top.v(856): truncated value with size 20 to match size of target (16) File: /home/cactus/proj/migen-playground/build/top.v Line: 856
Warning (10230): Verilog HDL assignment warning at top.v(865): truncated value with size 20 to match size of target (16) File: /home/cactus/proj/migen-playground/build/top.v Line: 865
Warning (10230): Verilog HDL assignment warning at top.v(889): truncated value with size 20 to match size of target (16) File: /home/cactus/proj/migen-playground/build/top.v Line: 889
Warning (10230): Verilog HDL assignment warning at top.v(898): truncated value with size 20 to match size of target (16) File: /home/cactus/proj/migen-playground/build/top.v Line: 898
Warning (10230): Verilog HDL assignment warning at top.v(926): truncated value with size 20 to match size of target (16) File: /home/cactus/proj/migen-playground/build/top.v Line: 926
Warning (10230): Verilog HDL assignment warning at top.v(955): truncated value with size 20 to match size of target (16) File: /home/cactus/proj/migen-playground/build/top.v Line: 955
Warning (10230): Verilog HDL assignment warning at top.v(980): truncated value with size 20 to match size of target (16) File: /home/cactus/proj/migen-playground/build/top.v Line: 980
Warning (10230): Verilog HDL assignment warning at top.v(994): truncated value with size 20 to match size of target (16) File: /home/cactus/proj/migen-playground/build/top.v Line: 994
Warning (10230): Verilog HDL assignment warning at top.v(1075): truncated value with size 5 to match size of target (4) File: /home/cactus/proj/migen-playground/build/top.v Line: 1075
Info (286030): Timing-Driven Synthesis is running
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Warning (21074): Design contains 56 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "seven_seg[0]" File: /home/cactus/proj/migen-playground/build/top.v Line: 3
    Warning (15610): No output dependent on input pin "seven_seg[1]" File: /home/cactus/proj/migen-playground/build/top.v Line: 3
    Warning (15610): No output dependent on input pin "seven_seg[2]" File: /home/cactus/proj/migen-playground/build/top.v Line: 3
    Warning (15610): No output dependent on input pin "seven_seg[3]" File: /home/cactus/proj/migen-playground/build/top.v Line: 3
    Warning (15610): No output dependent on input pin "seven_seg[4]" File: /home/cactus/proj/migen-playground/build/top.v Line: 3
    Warning (15610): No output dependent on input pin "seven_seg[5]" File: /home/cactus/proj/migen-playground/build/top.v Line: 3
    Warning (15610): No output dependent on input pin "seven_seg[6]" File: /home/cactus/proj/migen-playground/build/top.v Line: 3
    Warning (15610): No output dependent on input pin "seven_seg_1[0]" File: /home/cactus/proj/migen-playground/build/top.v Line: 4
    Warning (15610): No output dependent on input pin "seven_seg_1[1]" File: /home/cactus/proj/migen-playground/build/top.v Line: 4
    Warning (15610): No output dependent on input pin "seven_seg_1[2]" File: /home/cactus/proj/migen-playground/build/top.v Line: 4
    Warning (15610): No output dependent on input pin "seven_seg_1[3]" File: /home/cactus/proj/migen-playground/build/top.v Line: 4
    Warning (15610): No output dependent on input pin "seven_seg_1[4]" File: /home/cactus/proj/migen-playground/build/top.v Line: 4
    Warning (15610): No output dependent on input pin "seven_seg_1[5]" File: /home/cactus/proj/migen-playground/build/top.v Line: 4
    Warning (15610): No output dependent on input pin "seven_seg_1[6]" File: /home/cactus/proj/migen-playground/build/top.v Line: 4
    Warning (15610): No output dependent on input pin "seven_seg_2[0]" File: /home/cactus/proj/migen-playground/build/top.v Line: 5
    Warning (15610): No output dependent on input pin "seven_seg_2[1]" File: /home/cactus/proj/migen-playground/build/top.v Line: 5
    Warning (15610): No output dependent on input pin "seven_seg_2[2]" File: /home/cactus/proj/migen-playground/build/top.v Line: 5
    Warning (15610): No output dependent on input pin "seven_seg_2[3]" File: /home/cactus/proj/migen-playground/build/top.v Line: 5
    Warning (15610): No output dependent on input pin "seven_seg_2[4]" File: /home/cactus/proj/migen-playground/build/top.v Line: 5
    Warning (15610): No output dependent on input pin "seven_seg_2[5]" File: /home/cactus/proj/migen-playground/build/top.v Line: 5
    Warning (15610): No output dependent on input pin "seven_seg_2[6]" File: /home/cactus/proj/migen-playground/build/top.v Line: 5
    Warning (15610): No output dependent on input pin "seven_seg_3[0]" File: /home/cactus/proj/migen-playground/build/top.v Line: 6
    Warning (15610): No output dependent on input pin "seven_seg_3[1]" File: /home/cactus/proj/migen-playground/build/top.v Line: 6
    Warning (15610): No output dependent on input pin "seven_seg_3[2]" File: /home/cactus/proj/migen-playground/build/top.v Line: 6
    Warning (15610): No output dependent on input pin "seven_seg_3[3]" File: /home/cactus/proj/migen-playground/build/top.v Line: 6
    Warning (15610): No output dependent on input pin "seven_seg_3[4]" File: /home/cactus/proj/migen-playground/build/top.v Line: 6
    Warning (15610): No output dependent on input pin "seven_seg_3[5]" File: /home/cactus/proj/migen-playground/build/top.v Line: 6
    Warning (15610): No output dependent on input pin "seven_seg_3[6]" File: /home/cactus/proj/migen-playground/build/top.v Line: 6
    Warning (15610): No output dependent on input pin "seven_seg_4[0]" File: /home/cactus/proj/migen-playground/build/top.v Line: 7
    Warning (15610): No output dependent on input pin "seven_seg_4[1]" File: /home/cactus/proj/migen-playground/build/top.v Line: 7
    Warning (15610): No output dependent on input pin "seven_seg_4[2]" File: /home/cactus/proj/migen-playground/build/top.v Line: 7
    Warning (15610): No output dependent on input pin "seven_seg_4[3]" File: /home/cactus/proj/migen-playground/build/top.v Line: 7
    Warning (15610): No output dependent on input pin "seven_seg_4[4]" File: /home/cactus/proj/migen-playground/build/top.v Line: 7
    Warning (15610): No output dependent on input pin "seven_seg_4[5]" File: /home/cactus/proj/migen-playground/build/top.v Line: 7
    Warning (15610): No output dependent on input pin "seven_seg_4[6]" File: /home/cactus/proj/migen-playground/build/top.v Line: 7
    Warning (15610): No output dependent on input pin "seven_seg_5[0]" File: /home/cactus/proj/migen-playground/build/top.v Line: 8
    Warning (15610): No output dependent on input pin "seven_seg_5[1]" File: /home/cactus/proj/migen-playground/build/top.v Line: 8
    Warning (15610): No output dependent on input pin "seven_seg_5[2]" File: /home/cactus/proj/migen-playground/build/top.v Line: 8
    Warning (15610): No output dependent on input pin "seven_seg_5[3]" File: /home/cactus/proj/migen-playground/build/top.v Line: 8
    Warning (15610): No output dependent on input pin "seven_seg_5[4]" File: /home/cactus/proj/migen-playground/build/top.v Line: 8
    Warning (15610): No output dependent on input pin "seven_seg_5[5]" File: /home/cactus/proj/migen-playground/build/top.v Line: 8
    Warning (15610): No output dependent on input pin "seven_seg_5[6]" File: /home/cactus/proj/migen-playground/build/top.v Line: 8
    Warning (15610): No output dependent on input pin "key" File: /home/cactus/proj/migen-playground/build/top.v Line: 19
    Warning (15610): No output dependent on input pin "key_1" File: /home/cactus/proj/migen-playground/build/top.v Line: 20
    Warning (15610): No output dependent on input pin "key_2" File: /home/cactus/proj/migen-playground/build/top.v Line: 21
    Warning (15610): No output dependent on input pin "key_3" File: /home/cactus/proj/migen-playground/build/top.v Line: 22
    Warning (15610): No output dependent on input pin "sw" File: /home/cactus/proj/migen-playground/build/top.v Line: 23
    Warning (15610): No output dependent on input pin "sw_1" File: /home/cactus/proj/migen-playground/build/top.v Line: 24
    Warning (15610): No output dependent on input pin "sw_2" File: /home/cactus/proj/migen-playground/build/top.v Line: 25
    Warning (15610): No output dependent on input pin "sw_3" File: /home/cactus/proj/migen-playground/build/top.v Line: 26
    Warning (15610): No output dependent on input pin "sw_4" File: /home/cactus/proj/migen-playground/build/top.v Line: 27
    Warning (15610): No output dependent on input pin "sw_5" File: /home/cactus/proj/migen-playground/build/top.v Line: 28
    Warning (15610): No output dependent on input pin "sw_6" File: /home/cactus/proj/migen-playground/build/top.v Line: 29
    Warning (15610): No output dependent on input pin "sw_7" File: /home/cactus/proj/migen-playground/build/top.v Line: 30
    Warning (15610): No output dependent on input pin "sw_8" File: /home/cactus/proj/migen-playground/build/top.v Line: 31
    Warning (15610): No output dependent on input pin "sw_9" File: /home/cactus/proj/migen-playground/build/top.v Line: 32
Info (21057): Implemented 675 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 57 input pins
    Info (21059): Implemented 10 output pins
    Info (21061): Implemented 565 logic cells
    Info (21062): Implemented 43 DSP elements
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 182 warnings
    Info: Peak virtual memory: 1225 megabytes
    Info: Processing ended: Tue Apr 25 19:16:16 2017
    Info: Elapsed time: 00:00:56
    Info: Total CPU time (on all processors): 00:02:09
Info: *******************************************************************
Info: Running Quartus Prime Fitter
    Info: Version 15.1.0 Build 185 10/21/2015 SJ Lite Edition
    Info: Copyright (C) 1991-2015 Altera Corporation. All rights reserved.
    Info: Your use of Altera Corporation's design tools, logic functions 
    Info: and other software and tools, and its AMPP partner logic 
    Info: functions, and any output files from any of the foregoing 
    Info: (including device programming or simulation files), and any 
    Info: associated documentation or information are expressly subject 
    Info: to the terms and conditions of the Altera Program License 
    Info: Subscription Agreement, the Altera Quartus Prime License Agreement,
    Info: the Altera MegaCore Function License Agreement, or other 
    Info: applicable license agreement, including, without limitation, 
    Info: that your use is for the sole purpose of programming logic 
    Info: devices manufactured by Altera and sold by Altera or its 
    Info: authorized distributors.  Please refer to the applicable 
    Info: agreement for further details.
    Info: Processing started: Tue Apr 25 19:16:34 2017
Info: Command: quartus_fit --read_settings_files=off --write_settings_files=off top -c top
Info: qfit2_default_script.tcl version: #1
Info: Project  = top
Info: Revision = top
Warning (20028): Parallel compilation is not licensed and has been disabled
Info (119006): Selected device 5CEBA4F23C7 for design "top"
Info (21076): High junction temperature operating condition is not set. Assuming a default value of '85'.
Info (21076): Low junction temperature operating condition is not set. Assuming a default value of '0'.
Info (171003): Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time
Warning (292013): Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature.
Warning (15714): Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details
Info (184020): Starting Fitter periphery placement operations
Info (11191): Automatically promoted 1 clock (1 global)
    Info (11162): clk50~inputCLKENA0 with 184 fanout uses global clock CLKCTRL_G6
Info (184021): Fitter periphery placement operations ending: elapsed time is 00:00:00
Info (176233): Starting register packing
Critical Warning (332012): Synopsys Design Constraints File file not found: 'top.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332144): No user constrained base clocks found in the design
Info (332143): No user constrained clock uncertainty found in the design. Calling "derive_clock_uncertainty"
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Info (332130): Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time.
Info (176235): Finished register packing
    Extra Info (176218): Packed 144 registers into blocks of type DSP block
    Extra Info (176220): Created 64 register duplicates
Info (11798): Fitter preparation operations ending: elapsed time is 00:00:23
Info (170189): Fitter placement preparation operations beginning
Info (14951): The Fitter is using Advanced Physical Optimization.
Info (170190): Fitter placement preparation operations ending: elapsed time is 00:00:07
Info (170191): Fitter placement operations beginning
Info (170137): Fitter placement was successful
Info (170192): Fitter placement operations ending: elapsed time is 00:00:14
Info (170193): Fitter routing operations beginning
Info (170195): Router estimated average interconnect usage is 1% of the available device resources
    Info (170196): Router estimated peak interconnect usage is 3% of the available device resources in the region that extends from location X0_Y11 to location X10_Y22
Info (170199): The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time.
    Info (170201): Optimizations that may affect the design's routability were skipped
Info (170194): Fitter routing operations ending: elapsed time is 00:00:12
Info (11888): Total time spent on timing analysis during the Fitter is 2.01 seconds.
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (11801): Fitter post-fit operations ending: elapsed time is 00:00:37
Info: Quartus Prime Fitter was successful. 0 errors, 4 warnings
    Info: Peak virtual memory: 1941 megabytes
    Info: Processing ended: Tue Apr 25 19:19:01 2017
    Info: Elapsed time: 00:02:27
    Info: Total CPU time (on all processors): 00:03:04
Info: *******************************************************************
Info: Running Quartus Prime Assembler
    Info: Version 15.1.0 Build 185 10/21/2015 SJ Lite Edition
    Info: Copyright (C) 1991-2015 Altera Corporation. All rights reserved.
    Info: Your use of Altera Corporation's design tools, logic functions 
    Info: and other software and tools, and its AMPP partner logic 
    Info: functions, and any output files from any of the foregoing 
    Info: (including device programming or simulation files), and any 
    Info: associated documentation or information are expressly subject 
    Info: to the terms and conditions of the Altera Program License 
    Info: Subscription Agreement, the Altera Quartus Prime License Agreement,
    Info: the Altera MegaCore Function License Agreement, or other 
    Info: applicable license agreement, including, without limitation, 
    Info: that your use is for the sole purpose of programming logic 
    Info: devices manufactured by Altera and sold by Altera or its 
    Info: authorized distributors.  Please refer to the applicable 
    Info: agreement for further details.
    Info: Processing started: Tue Apr 25 19:19:20 2017
Info: Command: quartus_asm --read_settings_files=off --write_settings_files=off top -c top
Info (115030): Assembler is generating device programming files
Info: Quartus Prime Assembler was successful. 0 errors, 0 warnings
    Info: Peak virtual memory: 1141 megabytes
    Info: Processing ended: Tue Apr 25 19:19:40 2017
    Info: Elapsed time: 00:00:20
    Info: Total CPU time (on all processors): 00:00:21
Info: *******************************************************************
Info: Running Quartus Prime TimeQuest Timing Analyzer
    Info: Version 15.1.0 Build 185 10/21/2015 SJ Lite Edition
    Info: Copyright (C) 1991-2015 Altera Corporation. All rights reserved.
    Info: Your use of Altera Corporation's design tools, logic functions 
    Info: and other software and tools, and its AMPP partner logic 
    Info: functions, and any output files from any of the foregoing 
    Info: (including device programming or simulation files), and any 
    Info: associated documentation or information are expressly subject 
    Info: to the terms and conditions of the Altera Program License 
    Info: Subscription Agreement, the Altera Quartus Prime License Agreement,
    Info: the Altera MegaCore Function License Agreement, or other 
    Info: applicable license agreement, including, without limitation, 
    Info: that your use is for the sole purpose of programming logic 
    Info: devices manufactured by Altera and sold by Altera or its 
    Info: authorized distributors.  Please refer to the applicable 
    Info: agreement for further details.
    Info: Processing started: Tue Apr 25 19:19:58 2017
Info: Command: quartus_sta top -c top
Info: qsta_default_script.tcl version: #1
Warning (20028): Parallel compilation is not licensed and has been disabled
Info (21076): High junction temperature operating condition is not set. Assuming a default value of '85'.
Info (21076): Low junction temperature operating condition is not set. Assuming a default value of '0'.
Critical Warning (332012): Synopsys Design Constraints File file not found: 'top.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332105): Deriving Clocks
    Info (332105): create_clock -period 1.000 -name clk50 clk50
Info (332143): No user constrained clock uncertainty found in the design. Calling "derive_clock_uncertainty"
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1100mV 85C Model
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -1.949
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -1.949            -403.963 clk50 
Info (332146): Worst-case hold slack is 0.357
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.357               0.000 clk50 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -2.225
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -2.225            -478.011 clk50 
Info: Analyzing Slow 1100mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -1.776
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -1.776            -365.876 clk50 
Info (332146): Worst-case hold slack is 0.292
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.292               0.000 clk50 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -2.225
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -2.225            -467.273 clk50 
Info: Analyzing Fast 1100mV 85C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -0.661
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -0.661             -74.997 clk50 
Info (332146): Worst-case hold slack is 0.184
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.184               0.000 clk50 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -1.702
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -1.702            -353.968 clk50 
Info: Analyzing Fast 1100mV 0C Model
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -0.421
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -0.421             -38.585 clk50 
Info (332146): Worst-case hold slack is 0.130
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.130               0.000 clk50 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -1.702
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -1.702            -372.182 clk50 
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus Prime TimeQuest Timing Analyzer was successful. 0 errors, 6 warnings
    Info: Peak virtual memory: 1332 megabytes
    Info: Processing ended: Tue Apr 25 19:20:42 2017
    Info: Elapsed time: 00:00:44
    Info: Total CPU time (on all processors): 00:00:44
Info: *******************************************************************
Info: Running Quartus Prime Convert_programming_file
    Info: Version 15.1.0 Build 185 10/21/2015 SJ Lite Edition
    Info: Copyright (C) 1991-2015 Altera Corporation. All rights reserved.
    Info: Your use of Altera Corporation's design tools, logic functions 
    Info: and other software and tools, and its AMPP partner logic 
    Info: functions, and any output files from any of the foregoing 
    Info: (including device programming or simulation files), and any 
    Info: associated documentation or information are expressly subject 
    Info: to the terms and conditions of the Altera Program License 
    Info: Subscription Agreement, the Altera Quartus Prime License Agreement,
    Info: the Altera MegaCore Function License Agreement, or other 
    Info: applicable license agreement, including, without limitation, 
    Info: that your use is for the sole purpose of programming logic 
    Info: devices manufactured by Altera and sold by Altera or its 
    Info: authorized distributors.  Please refer to the applicable 
    Info: agreement for further details.
    Info: Processing started: Tue Apr 25 19:20:59 2017
Info: Command: quartus_cpf -c top.sof top.rbf
Info: Quartus Prime Convert_programming_file was successful. 0 errors, 0 warnings
    Info: Peak virtual memory: 397 megabytes
    Info: Processing ended: Tue Apr 25 19:21:02 2017
    Info: Elapsed time: 00:00:03
    Info: Total CPU time (on all processors): 00:00:03
wsum: finalize called
wsum: finalize called
wsum: finalize called
wsum: finalize called
wsum: finalize called
wsum: finalize called
wsum: finalize called
wsum: finalize called
wsum: finalize called
wsum: finalize called
wsum: finalize called
wsum: finalize called
wsum: finalize called
wsum: finalize called
wsum: finalize called
!!OK!!
