# //  Questa Intel Starter FPGA Edition-64
# //  Version 2024.3 linux_x86_64 Sep 10 2024
# //
# // Unpublished work. Copyright 2024 Siemens
# //
# // This material contains trade secrets or otherwise confidential information
# // owned by Siemens Industry Software Inc. or its affiliates (collectively,
# // "SISW"), or its licensors. Access to and use of this information is strictly
# // limited as set forth in the Customer's applicable agreements with SISW.
# //
# // This material may not be copied, distributed, or otherwise disclosed outside
# // of the Customer's facilities without the express written permission of SISW,
# // and may not be used in any way not expressly authorized by SISW.
# //
# source /home/jvctr/0/POLIno_qsys/quartus_project/tcl_scripts/rtl_sim_base.tcl
# Questa Intel Starter FPGA Edition-64 vlog 2024.3 Compiler 2024.09 Sep 10 2024
# Start time: 13:25:04 on Nov 24,2025
# vlog -reportprogress 300 -sv /home/jvctr/0/POLIno_qsys/quartus_project/sys/simulation/submodules/sys_GPIO_A_R.v -work GPIO_A_R 
# -- Compiling module sys_GPIO_A_R
# 
# Top level modules:
# 	sys_GPIO_A_R
# End time: 13:25:04 on Nov 24,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Questa Intel Starter FPGA Edition-64 vlog 2024.3 Compiler 2024.09 Sep 10 2024
# Start time: 13:25:04 on Nov 24,2025
# vlog -reportprogress 300 -sv /home/jvctr/0/POLIno_qsys/quartus_project/sys/simulation/submodules/sys_GPIO_A_S.v -work GPIO_A_S 
# -- Compiling module sys_GPIO_A_S
# 
# Top level modules:
# 	sys_GPIO_A_S
# End time: 13:25:04 on Nov 24,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Questa Intel Starter FPGA Edition-64 vlog 2024.3 Compiler 2024.09 Sep 10 2024
# Start time: 13:25:04 on Nov 24,2025
# vlog -reportprogress 300 -sv /home/jvctr/0/POLIno_qsys/quartus_project/sys/simulation/submodules/sys_mm_interconnect_1_avalon_st_adapter_error_adapter_0.sv -work error_adapter_0 
# -- Compiling module sys_mm_interconnect_1_avalon_st_adapter_error_adapter_0
# 
# Top level modules:
# 	sys_mm_interconnect_1_avalon_st_adapter_error_adapter_0
# End time: 13:25:05 on Nov 24,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Questa Intel Starter FPGA Edition-64 vlog 2024.3 Compiler 2024.09 Sep 10 2024
# Start time: 13:25:05 on Nov 24,2025
# vlog -reportprogress 300 /home/jvctr/0/POLIno_qsys/quartus_project/sys/simulation/submodules/sys_mm_interconnect_1_avalon_st_adapter.v -work avalon_st_adapter 
# -- Compiling module sys_mm_interconnect_1_avalon_st_adapter
# 
# Top level modules:
# 	sys_mm_interconnect_1_avalon_st_adapter
# End time: 13:25:05 on Nov 24,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Questa Intel Starter FPGA Edition-64 vlog 2024.3 Compiler 2024.09 Sep 10 2024
# Start time: 13:25:05 on Nov 24,2025
# vlog -reportprogress 300 -sv /home/jvctr/0/POLIno_qsys/quartus_project/sys/simulation/submodules/sys_mm_interconnect_1_rsp_mux_001.sv -work rsp_mux_001 
# -- Compiling module sys_mm_interconnect_1_rsp_mux_001
# 
# Top level modules:
# 	sys_mm_interconnect_1_rsp_mux_001
# End time: 13:25:05 on Nov 24,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Questa Intel Starter FPGA Edition-64 vlog 2024.3 Compiler 2024.09 Sep 10 2024
# Start time: 13:25:05 on Nov 24,2025
# vlog -reportprogress 300 -sv /home/jvctr/0/POLIno_qsys/quartus_project/sys/simulation/submodules/altera_merlin_arbitrator.sv -work rsp_mux_001 
# -- Compiling module altera_merlin_arbitrator
# -- Compiling module altera_merlin_arb_adder
# 
# Top level modules:
# 	altera_merlin_arbitrator
# End time: 13:25:05 on Nov 24,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Questa Intel Starter FPGA Edition-64 vlog 2024.3 Compiler 2024.09 Sep 10 2024
# Start time: 13:25:05 on Nov 24,2025
# vlog -reportprogress 300 -sv /home/jvctr/0/POLIno_qsys/quartus_project/sys/simulation/submodules/sys_mm_interconnect_1_rsp_mux.sv -work rsp_mux 
# -- Compiling module sys_mm_interconnect_1_rsp_mux
# 
# Top level modules:
# 	sys_mm_interconnect_1_rsp_mux
# End time: 13:25:05 on Nov 24,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Questa Intel Starter FPGA Edition-64 vlog 2024.3 Compiler 2024.09 Sep 10 2024
# Start time: 13:25:05 on Nov 24,2025
# vlog -reportprogress 300 -sv /home/jvctr/0/POLIno_qsys/quartus_project/sys/simulation/submodules/altera_merlin_arbitrator.sv -work rsp_mux 
# -- Compiling module altera_merlin_arbitrator
# -- Compiling module altera_merlin_arb_adder
# 
# Top level modules:
# 	altera_merlin_arbitrator
# End time: 13:25:05 on Nov 24,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Questa Intel Starter FPGA Edition-64 vlog 2024.3 Compiler 2024.09 Sep 10 2024
# Start time: 13:25:05 on Nov 24,2025
# vlog -reportprogress 300 -sv /home/jvctr/0/POLIno_qsys/quartus_project/sys/simulation/submodules/sys_mm_interconnect_1_rsp_demux_012.sv -work rsp_demux_012 
# -- Compiling module sys_mm_interconnect_1_rsp_demux_012
# 
# Top level modules:
# 	sys_mm_interconnect_1_rsp_demux_012
# End time: 13:25:05 on Nov 24,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Questa Intel Starter FPGA Edition-64 vlog 2024.3 Compiler 2024.09 Sep 10 2024
# Start time: 13:25:05 on Nov 24,2025
# vlog -reportprogress 300 -sv /home/jvctr/0/POLIno_qsys/quartus_project/sys/simulation/submodules/sys_mm_interconnect_1_rsp_demux.sv -work rsp_demux 
# -- Compiling module sys_mm_interconnect_1_rsp_demux
# 
# Top level modules:
# 	sys_mm_interconnect_1_rsp_demux
# End time: 13:25:05 on Nov 24,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Questa Intel Starter FPGA Edition-64 vlog 2024.3 Compiler 2024.09 Sep 10 2024
# Start time: 13:25:05 on Nov 24,2025
# vlog -reportprogress 300 -sv /home/jvctr/0/POLIno_qsys/quartus_project/sys/simulation/submodules/sys_mm_interconnect_1_cmd_mux_012.sv -work cmd_mux_012 
# -- Compiling module sys_mm_interconnect_1_cmd_mux_012
# 
# Top level modules:
# 	sys_mm_interconnect_1_cmd_mux_012
# End time: 13:25:05 on Nov 24,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Questa Intel Starter FPGA Edition-64 vlog 2024.3 Compiler 2024.09 Sep 10 2024
# Start time: 13:25:05 on Nov 24,2025
# vlog -reportprogress 300 -sv /home/jvctr/0/POLIno_qsys/quartus_project/sys/simulation/submodules/altera_merlin_arbitrator.sv -work cmd_mux_012 
# -- Compiling module altera_merlin_arbitrator
# -- Compiling module altera_merlin_arb_adder
# 
# Top level modules:
# 	altera_merlin_arbitrator
# End time: 13:25:05 on Nov 24,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Questa Intel Starter FPGA Edition-64 vlog 2024.3 Compiler 2024.09 Sep 10 2024
# Start time: 13:25:05 on Nov 24,2025
# vlog -reportprogress 300 -sv /home/jvctr/0/POLIno_qsys/quartus_project/sys/simulation/submodules/sys_mm_interconnect_1_cmd_mux.sv -work cmd_mux 
# -- Compiling module sys_mm_interconnect_1_cmd_mux
# 
# Top level modules:
# 	sys_mm_interconnect_1_cmd_mux
# End time: 13:25:05 on Nov 24,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Questa Intel Starter FPGA Edition-64 vlog 2024.3 Compiler 2024.09 Sep 10 2024
# Start time: 13:25:05 on Nov 24,2025
# vlog -reportprogress 300 -sv /home/jvctr/0/POLIno_qsys/quartus_project/sys/simulation/submodules/altera_merlin_arbitrator.sv -work cmd_mux 
# -- Compiling module altera_merlin_arbitrator
# -- Compiling module altera_merlin_arb_adder
# 
# Top level modules:
# 	altera_merlin_arbitrator
# End time: 13:25:05 on Nov 24,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Questa Intel Starter FPGA Edition-64 vlog 2024.3 Compiler 2024.09 Sep 10 2024
# Start time: 13:25:05 on Nov 24,2025
# vlog -reportprogress 300 -sv /home/jvctr/0/POLIno_qsys/quartus_project/sys/simulation/submodules/sys_mm_interconnect_1_cmd_demux_001.sv -work cmd_demux_001 
# -- Compiling module sys_mm_interconnect_1_cmd_demux_001
# 
# Top level modules:
# 	sys_mm_interconnect_1_cmd_demux_001
# End time: 13:25:05 on Nov 24,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Questa Intel Starter FPGA Edition-64 vlog 2024.3 Compiler 2024.09 Sep 10 2024
# Start time: 13:25:05 on Nov 24,2025
# vlog -reportprogress 300 -sv /home/jvctr/0/POLIno_qsys/quartus_project/sys/simulation/submodules/sys_mm_interconnect_1_cmd_demux.sv -work cmd_demux 
# -- Compiling module sys_mm_interconnect_1_cmd_demux
# 
# Top level modules:
# 	sys_mm_interconnect_1_cmd_demux
# End time: 13:25:05 on Nov 24,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Questa Intel Starter FPGA Edition-64 vlog 2024.3 Compiler 2024.09 Sep 10 2024
# Start time: 13:25:05 on Nov 24,2025
# vlog -reportprogress 300 -sv /home/jvctr/0/POLIno_qsys/quartus_project/sys/simulation/submodules/altera_merlin_traffic_limiter.sv -work pulpino_0_avalon_master_lsu_limiter 
# -- Compiling module altera_merlin_traffic_limiter
# ** Warning: /home/jvctr/0/POLIno_qsys/quartus_project/sys/simulation/submodules/altera_merlin_traffic_limiter.sv(361): (vlog-13528) Extra Parentheses after time system function.
# 
# Top level modules:
# 	altera_merlin_traffic_limiter
# End time: 13:25:05 on Nov 24,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# Questa Intel Starter FPGA Edition-64 vlog 2024.3 Compiler 2024.09 Sep 10 2024
# Start time: 13:25:05 on Nov 24,2025
# vlog -reportprogress 300 -sv /home/jvctr/0/POLIno_qsys/quartus_project/sys/simulation/submodules/altera_merlin_reorder_memory.sv -work pulpino_0_avalon_master_lsu_limiter 
# -- Compiling module altera_merlin_reorder_memory
# -- Compiling module memory_pointer_controller
# 
# Top level modules:
# 	altera_merlin_reorder_memory
# End time: 13:25:05 on Nov 24,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Questa Intel Starter FPGA Edition-64 vlog 2024.3 Compiler 2024.09 Sep 10 2024
# Start time: 13:25:05 on Nov 24,2025
# vlog -reportprogress 300 -sv /home/jvctr/0/POLIno_qsys/quartus_project/sys/simulation/submodules/altera_avalon_sc_fifo.v -work pulpino_0_avalon_master_lsu_limiter 
# -- Compiling module altera_avalon_sc_fifo
# 
# Top level modules:
# 	altera_avalon_sc_fifo
# End time: 13:25:05 on Nov 24,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Questa Intel Starter FPGA Edition-64 vlog 2024.3 Compiler 2024.09 Sep 10 2024
# Start time: 13:25:05 on Nov 24,2025
# vlog -reportprogress 300 -sv /home/jvctr/0/POLIno_qsys/quartus_project/sys/simulation/submodules/altera_avalon_st_pipeline_base.v -work pulpino_0_avalon_master_lsu_limiter 
# -- Compiling module altera_avalon_st_pipeline_base
# 
# Top level modules:
# 	altera_avalon_st_pipeline_base
# End time: 13:25:05 on Nov 24,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Questa Intel Starter FPGA Edition-64 vlog 2024.3 Compiler 2024.09 Sep 10 2024
# Start time: 13:25:05 on Nov 24,2025
# vlog -reportprogress 300 -sv /home/jvctr/0/POLIno_qsys/quartus_project/sys/simulation/submodules/sys_mm_interconnect_1_router_015.sv -work router_015 
# -- Compiling module sys_mm_interconnect_1_router_015_default_decode
# -- Compiling module sys_mm_interconnect_1_router_015
# 
# Top level modules:
# 	sys_mm_interconnect_1_router_015
# End time: 13:25:05 on Nov 24,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Questa Intel Starter FPGA Edition-64 vlog 2024.3 Compiler 2024.09 Sep 10 2024
# Start time: 13:25:05 on Nov 24,2025
# vlog -reportprogress 300 -sv /home/jvctr/0/POLIno_qsys/quartus_project/sys/simulation/submodules/sys_mm_interconnect_1_router_014.sv -work router_014 
# -- Compiling module sys_mm_interconnect_1_router_014_default_decode
# -- Compiling module sys_mm_interconnect_1_router_014
# 
# Top level modules:
# 	sys_mm_interconnect_1_router_014
# End time: 13:25:05 on Nov 24,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Questa Intel Starter FPGA Edition-64 vlog 2024.3 Compiler 2024.09 Sep 10 2024
# Start time: 13:25:05 on Nov 24,2025
# vlog -reportprogress 300 -sv /home/jvctr/0/POLIno_qsys/quartus_project/sys/simulation/submodules/sys_mm_interconnect_1_router_002.sv -work router_002 
# -- Compiling module sys_mm_interconnect_1_router_002_default_decode
# -- Compiling module sys_mm_interconnect_1_router_002
# 
# Top level modules:
# 	sys_mm_interconnect_1_router_002
# End time: 13:25:05 on Nov 24,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Questa Intel Starter FPGA Edition-64 vlog 2024.3 Compiler 2024.09 Sep 10 2024
# Start time: 13:25:05 on Nov 24,2025
# vlog -reportprogress 300 -sv /home/jvctr/0/POLIno_qsys/quartus_project/sys/simulation/submodules/sys_mm_interconnect_1_router_001.sv -work router_001 
# -- Compiling module sys_mm_interconnect_1_router_001_default_decode
# -- Compiling module sys_mm_interconnect_1_router_001
# 
# Top level modules:
# 	sys_mm_interconnect_1_router_001
# End time: 13:25:05 on Nov 24,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Questa Intel Starter FPGA Edition-64 vlog 2024.3 Compiler 2024.09 Sep 10 2024
# Start time: 13:25:05 on Nov 24,2025
# vlog -reportprogress 300 -sv /home/jvctr/0/POLIno_qsys/quartus_project/sys/simulation/submodules/sys_mm_interconnect_1_router.sv -work router 
# -- Compiling module sys_mm_interconnect_1_router_default_decode
# -- Compiling module sys_mm_interconnect_1_router
# 
# Top level modules:
# 	sys_mm_interconnect_1_router
# End time: 13:25:05 on Nov 24,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Questa Intel Starter FPGA Edition-64 vlog 2024.3 Compiler 2024.09 Sep 10 2024
# Start time: 13:25:05 on Nov 24,2025
# vlog -reportprogress 300 -sv /home/jvctr/0/POLIno_qsys/quartus_project/sys/simulation/submodules/altera_merlin_slave_agent.sv -work jtag_uart_0_avalon_jtag_slave_agent 
# -- Compiling module altera_merlin_slave_agent
# 
# Top level modules:
# 	altera_merlin_slave_agent
# End time: 13:25:05 on Nov 24,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Questa Intel Starter FPGA Edition-64 vlog 2024.3 Compiler 2024.09 Sep 10 2024
# Start time: 13:25:05 on Nov 24,2025
# vlog -reportprogress 300 -sv /home/jvctr/0/POLIno_qsys/quartus_project/sys/simulation/submodules/altera_merlin_burst_uncompressor.sv -work jtag_uart_0_avalon_jtag_slave_agent 
# -- Compiling module altera_merlin_burst_uncompressor
# 
# Top level modules:
# 	altera_merlin_burst_uncompressor
# End time: 13:25:05 on Nov 24,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Questa Intel Starter FPGA Edition-64 vlog 2024.3 Compiler 2024.09 Sep 10 2024
# Start time: 13:25:06 on Nov 24,2025
# vlog -reportprogress 300 -sv /home/jvctr/0/POLIno_qsys/quartus_project/sys/simulation/submodules/altera_merlin_master_agent.sv -work pulpino_0_avalon_master_lsu_agent 
# -- Compiling module altera_merlin_master_agent
# 
# Top level modules:
# 	altera_merlin_master_agent
# End time: 13:25:06 on Nov 24,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Questa Intel Starter FPGA Edition-64 vlog 2024.3 Compiler 2024.09 Sep 10 2024
# Start time: 13:25:06 on Nov 24,2025
# vlog -reportprogress 300 -sv /home/jvctr/0/POLIno_qsys/quartus_project/sys/simulation/submodules/altera_merlin_slave_translator.sv -work onchip_memory2_0_s1_translator 
# -- Compiling module altera_merlin_slave_translator
# 
# Top level modules:
# 	altera_merlin_slave_translator
# End time: 13:25:06 on Nov 24,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Questa Intel Starter FPGA Edition-64 vlog 2024.3 Compiler 2024.09 Sep 10 2024
# Start time: 13:25:06 on Nov 24,2025
# vlog -reportprogress 300 -sv /home/jvctr/0/POLIno_qsys/quartus_project/sys/simulation/submodules/altera_merlin_master_translator.sv -work pulpino_0_avalon_master_instr_translator 
# -- Compiling module altera_merlin_master_translator
# ** Warning: /home/jvctr/0/POLIno_qsys/quartus_project/sys/simulation/submodules/altera_merlin_master_translator.sv(536): (vlog-13528) Extra Parentheses after time system function.
# 
# Top level modules:
# 	altera_merlin_master_translator
# End time: 13:25:06 on Nov 24,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# Questa Intel Starter FPGA Edition-64 vlog 2024.3 Compiler 2024.09 Sep 10 2024
# Start time: 13:25:06 on Nov 24,2025
# vlog -reportprogress 300 -sv /home/jvctr/0/POLIno_qsys/quartus_project/sys/simulation/submodules/sys_master_0_p2b_adapter.sv -work p2b_adapter 
# -- Compiling module sys_master_0_p2b_adapter
# 
# Top level modules:
# 	sys_master_0_p2b_adapter
# End time: 13:25:06 on Nov 24,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Questa Intel Starter FPGA Edition-64 vlog 2024.3 Compiler 2024.09 Sep 10 2024
# Start time: 13:25:06 on Nov 24,2025
# vlog -reportprogress 300 -sv /home/jvctr/0/POLIno_qsys/quartus_project/sys/simulation/submodules/sys_master_0_b2p_adapter.sv -work b2p_adapter 
# -- Compiling module sys_master_0_b2p_adapter
# 
# Top level modules:
# 	sys_master_0_b2p_adapter
# End time: 13:25:06 on Nov 24,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Questa Intel Starter FPGA Edition-64 vlog 2024.3 Compiler 2024.09 Sep 10 2024
# Start time: 13:25:06 on Nov 24,2025
# vlog -reportprogress 300 /home/jvctr/0/POLIno_qsys/quartus_project/sys/simulation/submodules/altera_avalon_packets_to_master.v -work transacto 
# -- Compiling module altera_avalon_packets_to_master
# -- Compiling module packets_to_fifo
# -- Compiling module fifo_buffer_single_clock_fifo
# -- Compiling module fifo_buffer_scfifo_with_controls
# -- Compiling module fifo_buffer
# -- Compiling module fifo_to_packet
# -- Compiling module packets_to_master
# 
# Top level modules:
# 	altera_avalon_packets_to_master
# End time: 13:25:06 on Nov 24,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Questa Intel Starter FPGA Edition-64 vlog 2024.3 Compiler 2024.09 Sep 10 2024
# Start time: 13:25:06 on Nov 24,2025
# vlog -reportprogress 300 /home/jvctr/0/POLIno_qsys/quartus_project/sys/simulation/submodules/altera_avalon_st_packets_to_bytes.v -work p2b 
# -- Compiling module altera_avalon_st_packets_to_bytes
# 
# Top level modules:
# 	altera_avalon_st_packets_to_bytes
# End time: 13:25:06 on Nov 24,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Questa Intel Starter FPGA Edition-64 vlog 2024.3 Compiler 2024.09 Sep 10 2024
# Start time: 13:25:06 on Nov 24,2025
# vlog -reportprogress 300 /home/jvctr/0/POLIno_qsys/quartus_project/sys/simulation/submodules/altera_avalon_st_bytes_to_packets.v -work b2p 
# -- Compiling module altera_avalon_st_bytes_to_packets
# 
# Top level modules:
# 	altera_avalon_st_bytes_to_packets
# End time: 13:25:06 on Nov 24,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Questa Intel Starter FPGA Edition-64 vlog 2024.3 Compiler 2024.09 Sep 10 2024
# Start time: 13:25:06 on Nov 24,2025
# vlog -reportprogress 300 /home/jvctr/0/POLIno_qsys/quartus_project/sys/simulation/submodules/altera_avalon_sc_fifo.v -work fifo 
# -- Compiling module altera_avalon_sc_fifo
# 
# Top level modules:
# 	altera_avalon_sc_fifo
# End time: 13:25:06 on Nov 24,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Questa Intel Starter FPGA Edition-64 vlog 2024.3 Compiler 2024.09 Sep 10 2024
# Start time: 13:25:06 on Nov 24,2025
# vlog -reportprogress 300 -sv /home/jvctr/0/POLIno_qsys/quartus_project/sys/simulation/submodules/sys_master_0_timing_adt.sv -work timing_adt 
# -- Compiling module sys_master_0_timing_adt
# 
# Top level modules:
# 	sys_master_0_timing_adt
# End time: 13:25:06 on Nov 24,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Questa Intel Starter FPGA Edition-64 vlog 2024.3 Compiler 2024.09 Sep 10 2024
# Start time: 13:25:06 on Nov 24,2025
# vlog -reportprogress 300 /home/jvctr/0/POLIno_qsys/quartus_project/sys/simulation/submodules/altera_avalon_st_jtag_interface.v -work jtag_phy_embedded_in_jtag_master 
# -- Compiling module altera_avalon_st_jtag_interface
# 
# Top level modules:
# 	altera_avalon_st_jtag_interface
# End time: 13:25:06 on Nov 24,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Questa Intel Starter FPGA Edition-64 vlog 2024.3 Compiler 2024.09 Sep 10 2024
# Start time: 13:25:06 on Nov 24,2025
# vlog -reportprogress 300 /home/jvctr/0/POLIno_qsys/quartus_project/sys/simulation/submodules/altera_jtag_dc_streaming.v -work jtag_phy_embedded_in_jtag_master 
# -- Compiling module altera_jtag_control_signal_crosser
# -- Compiling module altera_jtag_src_crosser
# -- Compiling module altera_jtag_dc_streaming
# 
# Top level modules:
# 	altera_jtag_dc_streaming
# End time: 13:25:06 on Nov 24,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Questa Intel Starter FPGA Edition-64 vlog 2024.3 Compiler 2024.09 Sep 10 2024
# Start time: 13:25:06 on Nov 24,2025
# vlog -reportprogress 300 /home/jvctr/0/POLIno_qsys/quartus_project/sys/simulation/submodules/altera_jtag_sld_node.v -work jtag_phy_embedded_in_jtag_master 
# -- Compiling module altera_jtag_sld_node
# 
# Top level modules:
# 	altera_jtag_sld_node
# End time: 13:25:06 on Nov 24,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Questa Intel Starter FPGA Edition-64 vlog 2024.3 Compiler 2024.09 Sep 10 2024
# Start time: 13:25:06 on Nov 24,2025
# vlog -reportprogress 300 /home/jvctr/0/POLIno_qsys/quartus_project/sys/simulation/submodules/altera_jtag_streaming.v -work jtag_phy_embedded_in_jtag_master 
# -- Compiling module altera_jtag_streaming
# 
# Top level modules:
# 	altera_jtag_streaming
# End time: 13:25:06 on Nov 24,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Questa Intel Starter FPGA Edition-64 vlog 2024.3 Compiler 2024.09 Sep 10 2024
# Start time: 13:25:06 on Nov 24,2025
# vlog -reportprogress 300 /home/jvctr/0/POLIno_qsys/quartus_project/sys/simulation/submodules/altera_avalon_st_clock_crosser.v -work jtag_phy_embedded_in_jtag_master 
# -- Compiling module altera_avalon_st_clock_crosser
# 
# Top level modules:
# 	altera_avalon_st_clock_crosser
# End time: 13:25:06 on Nov 24,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Questa Intel Starter FPGA Edition-64 vlog 2024.3 Compiler 2024.09 Sep 10 2024
# Start time: 13:25:06 on Nov 24,2025
# vlog -reportprogress 300 /home/jvctr/0/POLIno_qsys/quartus_project/sys/simulation/submodules/altera_std_synchronizer_nocut.v -work jtag_phy_embedded_in_jtag_master 
# -- Compiling module altera_std_synchronizer_nocut
# 
# Top level modules:
# 	altera_std_synchronizer_nocut
# End time: 13:25:06 on Nov 24,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Questa Intel Starter FPGA Edition-64 vlog 2024.3 Compiler 2024.09 Sep 10 2024
# Start time: 13:25:06 on Nov 24,2025
# vlog -reportprogress 300 /home/jvctr/0/POLIno_qsys/quartus_project/sys/simulation/submodules/altera_avalon_st_pipeline_base.v -work jtag_phy_embedded_in_jtag_master 
# -- Compiling module altera_avalon_st_pipeline_base
# 
# Top level modules:
# 	altera_avalon_st_pipeline_base
# End time: 13:25:06 on Nov 24,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Questa Intel Starter FPGA Edition-64 vlog 2024.3 Compiler 2024.09 Sep 10 2024
# Start time: 13:25:06 on Nov 24,2025
# vlog -reportprogress 300 /home/jvctr/0/POLIno_qsys/quartus_project/sys/simulation/submodules/altera_avalon_st_idle_remover.v -work jtag_phy_embedded_in_jtag_master 
# -- Compiling module altera_avalon_st_idle_remover
# 
# Top level modules:
# 	altera_avalon_st_idle_remover
# End time: 13:25:06 on Nov 24,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Questa Intel Starter FPGA Edition-64 vlog 2024.3 Compiler 2024.09 Sep 10 2024
# Start time: 13:25:06 on Nov 24,2025
# vlog -reportprogress 300 /home/jvctr/0/POLIno_qsys/quartus_project/sys/simulation/submodules/altera_avalon_st_idle_inserter.v -work jtag_phy_embedded_in_jtag_master 
# -- Compiling module altera_avalon_st_idle_inserter
# 
# Top level modules:
# 	altera_avalon_st_idle_inserter
# End time: 13:25:06 on Nov 24,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Questa Intel Starter FPGA Edition-64 vlog 2024.3 Compiler 2024.09 Sep 10 2024
# Start time: 13:25:06 on Nov 24,2025
# vlog -reportprogress 300 -sv /home/jvctr/0/POLIno_qsys/quartus_project/sys/simulation/submodules/altera_avalon_st_pipeline_stage.sv -work jtag_phy_embedded_in_jtag_master 
# -- Compiling module altera_avalon_st_pipeline_stage
# 
# Top level modules:
# 	altera_avalon_st_pipeline_stage
# End time: 13:25:06 on Nov 24,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Questa Intel Starter FPGA Edition-64 vlog 2024.3 Compiler 2024.09 Sep 10 2024
# Start time: 13:25:06 on Nov 24,2025
# vlog -reportprogress 300 /home/jvctr/0/POLIno_qsys/quartus_project/sys/simulation/submodules/altera_reset_controller.v -work rst_controller 
# -- Compiling module altera_reset_controller
# 
# Top level modules:
# 	altera_reset_controller
# End time: 13:25:06 on Nov 24,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Questa Intel Starter FPGA Edition-64 vlog 2024.3 Compiler 2024.09 Sep 10 2024
# Start time: 13:25:06 on Nov 24,2025
# vlog -reportprogress 300 /home/jvctr/0/POLIno_qsys/quartus_project/sys/simulation/submodules/altera_reset_synchronizer.v -work rst_controller 
# -- Compiling module altera_reset_synchronizer
# 
# Top level modules:
# 	altera_reset_synchronizer
# End time: 13:25:06 on Nov 24,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Questa Intel Starter FPGA Edition-64 vlog 2024.3 Compiler 2024.09 Sep 10 2024
# Start time: 13:25:06 on Nov 24,2025
# vlog -reportprogress 300 -sv /home/jvctr/0/POLIno_qsys/quartus_project/sys/simulation/submodules/sys_irq_mapper.sv -work irq_mapper 
# -- Compiling module sys_irq_mapper
# 
# Top level modules:
# 	sys_irq_mapper
# End time: 13:25:06 on Nov 24,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Questa Intel Starter FPGA Edition-64 vlog 2024.3 Compiler 2024.09 Sep 10 2024
# Start time: 13:25:06 on Nov 24,2025
# vlog -reportprogress 300 /home/jvctr/0/POLIno_qsys/quartus_project/sys/simulation/submodules/sys_mm_interconnect_1.v -work mm_interconnect_1 
# -- Compiling module sys_mm_interconnect_1
# 
# Top level modules:
# 	sys_mm_interconnect_1
# End time: 13:25:06 on Nov 24,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Questa Intel Starter FPGA Edition-64 vlog 2024.3 Compiler 2024.09 Sep 10 2024
# Start time: 13:25:06 on Nov 24,2025
# vlog -reportprogress 300 /home/jvctr/0/POLIno_qsys/quartus_project/sys/simulation/submodules/sys_mm_interconnect_0.v -work mm_interconnect_0 
# -- Compiling module sys_mm_interconnect_0
# 
# Top level modules:
# 	sys_mm_interconnect_0
# End time: 13:25:06 on Nov 24,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Questa Intel Starter FPGA Edition-64 vlog 2024.3 Compiler 2024.09 Sep 10 2024
# Start time: 13:25:06 on Nov 24,2025
# vlog -reportprogress 300 /home/jvctr/0/POLIno_qsys/quartus_project/sys/simulation/submodules/sys_timer_0.v -work timer_0 
# -- Compiling module sys_timer_0
# 
# Top level modules:
# 	sys_timer_0
# End time: 13:25:07 on Nov 24,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Questa Intel Starter FPGA Edition-64 vlog 2024.3 Compiler 2024.09 Sep 10 2024
# Start time: 13:25:07 on Nov 24,2025
# vlog -reportprogress 300 -sv /home/jvctr/0/POLIno_qsys/quartus_project/sys/simulation/submodules/adbg_config.sv -work pulpino_0 
# End time: 13:25:07 on Nov 24,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Questa Intel Starter FPGA Edition-64 vlog 2024.3 Compiler 2024.09 Sep 10 2024
# Start time: 13:25:07 on Nov 24,2025
# vlog -reportprogress 300 -sv /home/jvctr/0/POLIno_qsys/quartus_project/sys/simulation/submodules/config.sv -work pulpino_0 
# End time: 13:25:07 on Nov 24,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Questa Intel Starter FPGA Edition-64 vlog 2024.3 Compiler 2024.09 Sep 10 2024
# Start time: 13:25:07 on Nov 24,2025
# vlog -reportprogress 300 -sv /home/jvctr/0/POLIno_qsys/quartus_project/sys/simulation/submodules/zeroriscy_config.sv -work pulpino_0 
# End time: 13:25:07 on Nov 24,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Questa Intel Starter FPGA Edition-64 vlog 2024.3 Compiler 2024.09 Sep 10 2024
# Start time: 13:25:07 on Nov 24,2025
# vlog -reportprogress 300 -sv /home/jvctr/0/POLIno_qsys/quartus_project/sys/simulation/submodules/apb_bus.sv -work pulpino_0 
# -- Compiling interface APB_BUS
# 
# Top level modules:
# 	--none--
# End time: 13:25:07 on Nov 24,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Questa Intel Starter FPGA Edition-64 vlog 2024.3 Compiler 2024.09 Sep 10 2024
# Start time: 13:25:07 on Nov 24,2025
# vlog -reportprogress 300 -sv /home/jvctr/0/POLIno_qsys/quartus_project/sys/simulation/submodules/axi_bus.sv -work pulpino_0 
# -- Compiling interface AXI_BUS
# 
# Top level modules:
# 	--none--
# End time: 13:25:07 on Nov 24,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Questa Intel Starter FPGA Edition-64 vlog 2024.3 Compiler 2024.09 Sep 10 2024
# Start time: 13:25:07 on Nov 24,2025
# vlog -reportprogress 300 -sv /home/jvctr/0/POLIno_qsys/quartus_project/sys/simulation/submodules/debug_bus.sv -work pulpino_0 
# -- Compiling interface DEBUG_BUS
# 
# Top level modules:
# 	--none--
# End time: 13:25:07 on Nov 24,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Questa Intel Starter FPGA Edition-64 vlog 2024.3 Compiler 2024.09 Sep 10 2024
# Start time: 13:25:07 on Nov 24,2025
# vlog -reportprogress 300 -sv /home/jvctr/0/POLIno_qsys/quartus_project/sys/simulation/submodules/cluster_clock_gating.sv -work pulpino_0 
# -- Compiling module cluster_clock_gating
# 
# Top level modules:
# 	cluster_clock_gating
# End time: 13:25:07 on Nov 24,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Questa Intel Starter FPGA Edition-64 vlog 2024.3 Compiler 2024.09 Sep 10 2024
# Start time: 13:25:07 on Nov 24,2025
# vlog -reportprogress 300 -sv /home/jvctr/0/POLIno_qsys/quartus_project/sys/simulation/submodules/cluster_clock_inverter.sv -work pulpino_0 
# -- Compiling module cluster_clock_inverter
# 
# Top level modules:
# 	cluster_clock_inverter
# End time: 13:25:07 on Nov 24,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Questa Intel Starter FPGA Edition-64 vlog 2024.3 Compiler 2024.09 Sep 10 2024
# Start time: 13:25:07 on Nov 24,2025
# vlog -reportprogress 300 -sv /home/jvctr/0/POLIno_qsys/quartus_project/sys/simulation/submodules/cluster_clock_mux2.sv -work pulpino_0 
# -- Compiling module cluster_clock_mux2
# 
# Top level modules:
# 	cluster_clock_mux2
# End time: 13:25:07 on Nov 24,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Questa Intel Starter FPGA Edition-64 vlog 2024.3 Compiler 2024.09 Sep 10 2024
# Start time: 13:25:07 on Nov 24,2025
# vlog -reportprogress 300 -sv /home/jvctr/0/POLIno_qsys/quartus_project/sys/simulation/submodules/zeroriscy_defines.sv -work pulpino_0 
# -- Compiling package zeroriscy_defines
# 
# Top level modules:
# 	--none--
# End time: 13:25:07 on Nov 24,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Questa Intel Starter FPGA Edition-64 vlog 2024.3 Compiler 2024.09 Sep 10 2024
# Start time: 13:25:07 on Nov 24,2025
# vlog -reportprogress 300 -sv /home/jvctr/0/POLIno_qsys/quartus_project/sys/simulation/submodules/zeroriscy_alu.sv -work pulpino_0 
# -- Compiling package zeroriscy_alu_sv_unit
# -- Importing package zeroriscy_defines
# -- Compiling module zeroriscy_alu
# 
# Top level modules:
# 	zeroriscy_alu
# End time: 13:25:07 on Nov 24,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Questa Intel Starter FPGA Edition-64 vlog 2024.3 Compiler 2024.09 Sep 10 2024
# Start time: 13:25:07 on Nov 24,2025
# vlog -reportprogress 300 -sv /home/jvctr/0/POLIno_qsys/quartus_project/sys/simulation/submodules/zeroriscy_compressed_decoder.sv -work pulpino_0 
# -- Compiling package zeroriscy_compressed_decoder_sv_unit
# -- Importing package zeroriscy_defines
# -- Compiling module zeroriscy_compressed_decoder
# 
# Top level modules:
# 	zeroriscy_compressed_decoder
# End time: 13:25:07 on Nov 24,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Questa Intel Starter FPGA Edition-64 vlog 2024.3 Compiler 2024.09 Sep 10 2024
# Start time: 13:25:07 on Nov 24,2025
# vlog -reportprogress 300 -sv /home/jvctr/0/POLIno_qsys/quartus_project/sys/simulation/submodules/zeroriscy_controller.sv -work pulpino_0 
# -- Compiling package zeroriscy_controller_sv_unit
# -- Importing package zeroriscy_defines
# -- Compiling module zeroriscy_controller
# 
# Top level modules:
# 	zeroriscy_controller
# End time: 13:25:07 on Nov 24,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Questa Intel Starter FPGA Edition-64 vlog 2024.3 Compiler 2024.09 Sep 10 2024
# Start time: 13:25:07 on Nov 24,2025
# vlog -reportprogress 300 -sv /home/jvctr/0/POLIno_qsys/quartus_project/sys/simulation/submodules/zeroriscy_core.sv -work pulpino_0 
# -- Compiling package zeroriscy_core_sv_unit
# -- Importing package zeroriscy_defines
# -- Compiling module zeroriscy_core
# 
# Top level modules:
# 	zeroriscy_core
# End time: 13:25:07 on Nov 24,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Questa Intel Starter FPGA Edition-64 vlog 2024.3 Compiler 2024.09 Sep 10 2024
# Start time: 13:25:07 on Nov 24,2025
# vlog -reportprogress 300 -sv /home/jvctr/0/POLIno_qsys/quartus_project/sys/simulation/submodules/zeroriscy_cs_registers.sv -work pulpino_0 
# -- Compiling package zeroriscy_cs_registers_sv_unit
# -- Importing package zeroriscy_defines
# -- Compiling module zeroriscy_cs_registers
# 
# Top level modules:
# 	zeroriscy_cs_registers
# End time: 13:25:07 on Nov 24,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Questa Intel Starter FPGA Edition-64 vlog 2024.3 Compiler 2024.09 Sep 10 2024
# Start time: 13:25:07 on Nov 24,2025
# vlog -reportprogress 300 -sv /home/jvctr/0/POLIno_qsys/quartus_project/sys/simulation/submodules/zeroriscy_debug_unit.sv -work pulpino_0 
# -- Compiling package zeroriscy_debug_unit_sv_unit
# -- Importing package zeroriscy_defines
# -- Compiling module zeroriscy_debug_unit
# 
# Top level modules:
# 	zeroriscy_debug_unit
# End time: 13:25:07 on Nov 24,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Questa Intel Starter FPGA Edition-64 vlog 2024.3 Compiler 2024.09 Sep 10 2024
# Start time: 13:25:07 on Nov 24,2025
# vlog -reportprogress 300 -sv /home/jvctr/0/POLIno_qsys/quartus_project/sys/simulation/submodules/zeroriscy_decoder.sv -work pulpino_0 
# -- Compiling package zeroriscy_decoder_sv_unit
# -- Importing package zeroriscy_defines
# -- Compiling module zeroriscy_decoder
# 
# Top level modules:
# 	zeroriscy_decoder
# End time: 13:25:07 on Nov 24,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Questa Intel Starter FPGA Edition-64 vlog 2024.3 Compiler 2024.09 Sep 10 2024
# Start time: 13:25:07 on Nov 24,2025
# vlog -reportprogress 300 -sv /home/jvctr/0/POLIno_qsys/quartus_project/sys/simulation/submodules/zeroriscy_ex_block.sv -work pulpino_0 
# -- Compiling package zeroriscy_ex_block_sv_unit
# -- Importing package zeroriscy_defines
# -- Compiling module zeroriscy_ex_block
# 
# Top level modules:
# 	zeroriscy_ex_block
# End time: 13:25:07 on Nov 24,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Questa Intel Starter FPGA Edition-64 vlog 2024.3 Compiler 2024.09 Sep 10 2024
# Start time: 13:25:07 on Nov 24,2025
# vlog -reportprogress 300 -sv /home/jvctr/0/POLIno_qsys/quartus_project/sys/simulation/submodules/zeroriscy_fetch_fifo.sv -work pulpino_0 
# -- Compiling module zeroriscy_fetch_fifo
# 
# Top level modules:
# 	zeroriscy_fetch_fifo
# End time: 13:25:07 on Nov 24,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Questa Intel Starter FPGA Edition-64 vlog 2024.3 Compiler 2024.09 Sep 10 2024
# Start time: 13:25:07 on Nov 24,2025
# vlog -reportprogress 300 -sv /home/jvctr/0/POLIno_qsys/quartus_project/sys/simulation/submodules/zeroriscy_id_stage.sv -work pulpino_0 
# -- Compiling package zeroriscy_id_stage_sv_unit
# -- Importing package zeroriscy_defines
# -- Compiling module zeroriscy_id_stage
# 
# Top level modules:
# 	zeroriscy_id_stage
# End time: 13:25:07 on Nov 24,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Questa Intel Starter FPGA Edition-64 vlog 2024.3 Compiler 2024.09 Sep 10 2024
# Start time: 13:25:07 on Nov 24,2025
# vlog -reportprogress 300 -sv /home/jvctr/0/POLIno_qsys/quartus_project/sys/simulation/submodules/zeroriscy_if_stage.sv -work pulpino_0 
# -- Compiling package zeroriscy_if_stage_sv_unit
# -- Importing package zeroriscy_defines
# -- Compiling module zeroriscy_if_stage
# 
# Top level modules:
# 	zeroriscy_if_stage
# End time: 13:25:07 on Nov 24,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Questa Intel Starter FPGA Edition-64 vlog 2024.3 Compiler 2024.09 Sep 10 2024
# Start time: 13:25:07 on Nov 24,2025
# vlog -reportprogress 300 -sv /home/jvctr/0/POLIno_qsys/quartus_project/sys/simulation/submodules/zeroriscy_int_controller.sv -work pulpino_0 
# -- Compiling package zeroriscy_int_controller_sv_unit
# -- Importing package zeroriscy_defines
# -- Compiling module zeroriscy_int_controller
# 
# Top level modules:
# 	zeroriscy_int_controller
# End time: 13:25:07 on Nov 24,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Questa Intel Starter FPGA Edition-64 vlog 2024.3 Compiler 2024.09 Sep 10 2024
# Start time: 13:25:07 on Nov 24,2025
# vlog -reportprogress 300 -sv /home/jvctr/0/POLIno_qsys/quartus_project/sys/simulation/submodules/zeroriscy_load_store_unit.sv -work pulpino_0 
# -- Compiling module zeroriscy_load_store_unit
# 
# Top level modules:
# 	zeroriscy_load_store_unit
# End time: 13:25:07 on Nov 24,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Questa Intel Starter FPGA Edition-64 vlog 2024.3 Compiler 2024.09 Sep 10 2024
# Start time: 13:25:07 on Nov 24,2025
# vlog -reportprogress 300 -sv /home/jvctr/0/POLIno_qsys/quartus_project/sys/simulation/submodules/zeroriscy_multdiv_fast.sv -work pulpino_0 
# -- Compiling package zeroriscy_multdiv_fast_sv_unit
# -- Importing package zeroriscy_defines
# -- Compiling module zeroriscy_multdiv_fast
# 
# Top level modules:
# 	zeroriscy_multdiv_fast
# End time: 13:25:07 on Nov 24,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Questa Intel Starter FPGA Edition-64 vlog 2024.3 Compiler 2024.09 Sep 10 2024
# Start time: 13:25:07 on Nov 24,2025
# vlog -reportprogress 300 -sv /home/jvctr/0/POLIno_qsys/quartus_project/sys/simulation/submodules/zeroriscy_multdiv_slow.sv -work pulpino_0 
# -- Compiling package zeroriscy_multdiv_slow_sv_unit
# -- Importing package zeroriscy_defines
# -- Compiling module zeroriscy_multdiv_slow
# 
# Top level modules:
# 	zeroriscy_multdiv_slow
# End time: 13:25:08 on Nov 24,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Questa Intel Starter FPGA Edition-64 vlog 2024.3 Compiler 2024.09 Sep 10 2024
# Start time: 13:25:08 on Nov 24,2025
# vlog -reportprogress 300 -sv /home/jvctr/0/POLIno_qsys/quartus_project/sys/simulation/submodules/zeroriscy_prefetch_buffer.sv -work pulpino_0 
# -- Compiling module zeroriscy_prefetch_buffer
# 
# Top level modules:
# 	zeroriscy_prefetch_buffer
# End time: 13:25:08 on Nov 24,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Questa Intel Starter FPGA Edition-64 vlog 2024.3 Compiler 2024.09 Sep 10 2024
# Start time: 13:25:08 on Nov 24,2025
# vlog -reportprogress 300 -sv /home/jvctr/0/POLIno_qsys/quartus_project/sys/simulation/submodules/zeroriscy_register_file_ff.sv -work pulpino_0 
# -- Compiling module zeroriscy_register_file
# 
# Top level modules:
# 	zeroriscy_register_file
# End time: 13:25:08 on Nov 24,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Questa Intel Starter FPGA Edition-64 vlog 2024.3 Compiler 2024.09 Sep 10 2024
# Start time: 13:25:08 on Nov 24,2025
# vlog -reportprogress 300 -sv /home/jvctr/0/POLIno_qsys/quartus_project/sys/simulation/submodules/core_top.sv -work pulpino_0 
# -- Compiling interface AXI_BUS
# -- Compiling module core_top
# 
# Top level modules:
# 	core_top
# End time: 13:25:08 on Nov 24,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Questa Intel Starter FPGA Edition-64 vlog 2024.3 Compiler 2024.09 Sep 10 2024
# Start time: 13:25:08 on Nov 24,2025
# vlog -reportprogress 300 /home/jvctr/0/POLIno_qsys/quartus_project/sys/simulation/submodules/sys_onchip_memory2_0.v -work onchip_memory2_0 
# -- Compiling module sys_onchip_memory2_0
# 
# Top level modules:
# 	sys_onchip_memory2_0
# End time: 13:25:08 on Nov 24,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Questa Intel Starter FPGA Edition-64 vlog 2024.3 Compiler 2024.09 Sep 10 2024
# Start time: 13:25:08 on Nov 24,2025
# vlog -reportprogress 300 /home/jvctr/0/POLIno_qsys/quartus_project/sys/simulation/submodules/sys_master_0.v -work master_0 
# -- Compiling module sys_master_0
# 
# Top level modules:
# 	sys_master_0
# End time: 13:25:08 on Nov 24,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Questa Intel Starter FPGA Edition-64 vlog 2024.3 Compiler 2024.09 Sep 10 2024
# Start time: 13:25:08 on Nov 24,2025
# vlog -reportprogress 300 -sv /home/jvctr/0/POLIno_qsys/quartus_project/sys/simulation/submodules/altera_avalon_jtag_uart.sv -work jtag_uart_0 
# -- Compiling module altera_avalon_jtag_uart
# 
# Top level modules:
# 	altera_avalon_jtag_uart
# End time: 13:25:08 on Nov 24,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Questa Intel Starter FPGA Edition-64 vlog 2024.3 Compiler 2024.09 Sep 10 2024
# Start time: 13:25:08 on Nov 24,2025
# vlog -reportprogress 300 -sv /home/jvctr/0/POLIno_qsys/quartus_project/sys/simulation/submodules/altera_avalon_jtag_uart_log_module.sv -work jtag_uart_0 
# -- Compiling module altera_avalon_jtag_uart_log_module
# 
# Top level modules:
# 	altera_avalon_jtag_uart_log_module
# End time: 13:25:08 on Nov 24,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Questa Intel Starter FPGA Edition-64 vlog 2024.3 Compiler 2024.09 Sep 10 2024
# Start time: 13:25:08 on Nov 24,2025
# vlog -reportprogress 300 -sv /home/jvctr/0/POLIno_qsys/quartus_project/sys/simulation/submodules/altera_avalon_jtag_uart_scfifo_r.sv -work jtag_uart_0 
# -- Compiling module altera_avalon_jtag_uart_scfifo_r
# 
# Top level modules:
# 	altera_avalon_jtag_uart_scfifo_r
# End time: 13:25:08 on Nov 24,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Questa Intel Starter FPGA Edition-64 vlog 2024.3 Compiler 2024.09 Sep 10 2024
# Start time: 13:25:08 on Nov 24,2025
# vlog -reportprogress 300 -sv /home/jvctr/0/POLIno_qsys/quartus_project/sys/simulation/submodules/altera_avalon_jtag_uart_scfifo_w.sv -work jtag_uart_0 
# -- Compiling module altera_avalon_jtag_uart_scfifo_w
# 
# Top level modules:
# 	altera_avalon_jtag_uart_scfifo_w
# End time: 13:25:08 on Nov 24,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Questa Intel Starter FPGA Edition-64 vlog 2024.3 Compiler 2024.09 Sep 10 2024
# Start time: 13:25:08 on Nov 24,2025
# vlog -reportprogress 300 -sv /home/jvctr/0/POLIno_qsys/quartus_project/sys/simulation/submodules/altera_avalon_jtag_uart_sim_scfifo_r.sv -work jtag_uart_0 
# -- Compiling module altera_avalon_jtag_uart_sim_scfifo_r
# 
# Top level modules:
# 	altera_avalon_jtag_uart_sim_scfifo_r
# End time: 13:25:08 on Nov 24,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Questa Intel Starter FPGA Edition-64 vlog 2024.3 Compiler 2024.09 Sep 10 2024
# Start time: 13:25:08 on Nov 24,2025
# vlog -reportprogress 300 -sv /home/jvctr/0/POLIno_qsys/quartus_project/sys/simulation/submodules/altera_avalon_jtag_uart_sim_scfifo_w.sv -work jtag_uart_0 
# -- Compiling module altera_avalon_jtag_uart_sim_scfifo_w
# 
# Top level modules:
# 	altera_avalon_jtag_uart_sim_scfifo_w
# End time: 13:25:08 on Nov 24,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Questa Intel Starter FPGA Edition-64 vlog 2024.3 Compiler 2024.09 Sep 10 2024
# Start time: 13:25:08 on Nov 24,2025
# vlog -reportprogress 300 /home/jvctr/0/POLIno_qsys/quartus_project/sys/simulation/sys.v 
# -- Compiling module sys
# 
# Top level modules:
# 	sys
# End time: 13:25:08 on Nov 24,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Questa Intel Starter FPGA Edition-64 vlog 2024.3 Compiler 2024.09 Sep 10 2024
# Start time: 13:25:08 on Nov 24,2025
# vlog -reportprogress 300 /home/jvctr/0/POLIno_qsys/quartus_project/main_pll/pll_sim/pll.vo 
# -- Compiling module pll
# 
# Top level modules:
# 	pll
# End time: 13:25:08 on Nov 24,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Questa Intel Starter FPGA Edition-64 vlog 2024.3 Compiler 2024.09 Sep 10 2024
# Start time: 13:25:08 on Nov 24,2025
# vlog -reportprogress 300 -sv -work work "+incdir+"/home/jvctr/0/POLIno_qsys/quartus_project/rtl/tb"" /home/jvctr/0/POLIno_qsys/quartus_project/rtl/tb/simple_rom.v 
# -- Compiling module simple_rom
# 
# Top level modules:
# 	simple_rom
# End time: 13:25:08 on Nov 24,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Questa Intel Starter FPGA Edition-64 vlog 2024.3 Compiler 2024.09 Sep 10 2024
# Start time: 13:25:08 on Nov 24,2025
# vlog -reportprogress 300 -sv -work work "+incdir+"/home/jvctr/0/POLIno_qsys/quartus_project/rtl/tb"" /home/jvctr/0/POLIno_qsys/quartus_project/rtl/tb/shift_register_bank.v 
# -- Compiling module shift_register_bank
# 
# Top level modules:
# 	shift_register_bank
# End time: 13:25:08 on Nov 24,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Questa Intel Starter FPGA Edition-64 vlog 2024.3 Compiler 2024.09 Sep 10 2024
# Start time: 13:25:08 on Nov 24,2025
# vlog -reportprogress 300 -sv -work work "+incdir+"/home/jvctr/0/POLIno_qsys/quartus_project/rtl/tb"" /home/jvctr/0/POLIno_qsys/quartus_project/rtl/tb/adc_mock.v 
# -- Compiling module adc_mock
# 
# Top level modules:
# 	adc_mock
# End time: 13:25:08 on Nov 24,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Questa Intel Starter FPGA Edition-64 vlog 2024.3 Compiler 2024.09 Sep 10 2024
# Start time: 13:25:08 on Nov 24,2025
# vlog -reportprogress 300 -sv -work work "+incdir+"/home/jvctr/0/POLIno_qsys/quartus_project/main_pll"" /home/jvctr/0/POLIno_qsys/quartus_project/main_pll/pll_sim/pll.vo 
# -- Compiling module pll
# 
# Top level modules:
# 	pll
# End time: 13:25:08 on Nov 24,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Questa Intel Starter FPGA Edition-64 vlog 2024.3 Compiler 2024.09 Sep 10 2024
# Start time: 13:25:08 on Nov 24,2025
# vlog -reportprogress 300 -sv -work work "+incdir+"/home/jvctr/0/POLIno_qsys/quartus_project/rtl"" /home/jvctr/0/POLIno_qsys/quartus_project/rtl/pulpino_qsys_test.v 
# -- Compiling module pulpino_qsys_test
# ** Error: /home/jvctr/0/POLIno_qsys/quartus_project/rtl/pulpino_qsys_test.v(66): (vlog-13282) 'BOOT_ADDR' already declared in this scope.
# ** Error (suppressible): /home/jvctr/0/POLIno_qsys/quartus_project/rtl/pulpino_qsys_test.v(68): (vlog-2388) 'test_mode' already declared in this scope (pulpino_qsys_test) at /home/jvctr/0/POLIno_qsys/quartus_project/rtl/pulpino_qsys_test.v(42).
# ** Error (suppressible): /home/jvctr/0/POLIno_qsys/quartus_project/rtl/pulpino_qsys_test.v(69): (vlog-2388) 'fetch_enable' already declared in this scope (pulpino_qsys_test) at /home/jvctr/0/POLIno_qsys/quartus_project/rtl/pulpino_qsys_test.v(39).
# ** Error (suppressible): /home/jvctr/0/POLIno_qsys/quartus_project/rtl/pulpino_qsys_test.v(70): (vlog-2388) 'clock_gating' already declared in this scope (pulpino_qsys_test) at /home/jvctr/0/POLIno_qsys/quartus_project/rtl/pulpino_qsys_test.v(40).
# ** Error (suppressible): /home/jvctr/0/POLIno_qsys/quartus_project/rtl/pulpino_qsys_test.v(94): (vlog-2388) 'clk25' already declared in this scope (pulpino_qsys_test) at /home/jvctr/0/POLIno_qsys/quartus_project/rtl/pulpino_qsys_test.v(34).
# ** Error (suppressible): /home/jvctr/0/POLIno_qsys/quartus_project/rtl/pulpino_qsys_test.v(95): (vlog-2388) 'jtag_reset' already declared in this scope (pulpino_qsys_test) at /home/jvctr/0/POLIno_qsys/quartus_project/rtl/pulpino_qsys_test.v(36).
# ** Error (suppressible): /home/jvctr/0/POLIno_qsys/quartus_project/rtl/pulpino_qsys_test.v(96): (vlog-2388) 'reset_n' already declared in this scope (pulpino_qsys_test) at /home/jvctr/0/POLIno_qsys/quartus_project/rtl/pulpino_qsys_test.v(35).
# ** Error (suppressible): /home/jvctr/0/POLIno_qsys/quartus_project/rtl/pulpino_qsys_test.v(125): (vlog-2388) 'gpio_a_r' already declared in this scope (pulpino_qsys_test) at /home/jvctr/0/POLIno_qsys/quartus_project/rtl/pulpino_qsys_test.v(45).
# ** Error (suppressible): /home/jvctr/0/POLIno_qsys/quartus_project/rtl/pulpino_qsys_test.v(126): (vlog-2388) 'gpio_a_w' already declared in this scope (pulpino_qsys_test) at /home/jvctr/0/POLIno_qsys/quartus_project/rtl/pulpino_qsys_test.v(46).
# ** Error (suppressible): /home/jvctr/0/POLIno_qsys/quartus_project/rtl/pulpino_qsys_test.v(127): (vlog-2388) 'gpio_a_s' already declared in this scope (pulpino_qsys_test) at /home/jvctr/0/POLIno_qsys/quartus_project/rtl/pulpino_qsys_test.v(47).
# ** Error (suppressible): /home/jvctr/0/POLIno_qsys/quartus_project/rtl/pulpino_qsys_test.v(132): (vlog-2388) 'gpio_b_w' already declared in this scope (pulpino_qsys_test) at /home/jvctr/0/POLIno_qsys/quartus_project/rtl/pulpino_qsys_test.v(49).
# ** Error (suppressible): /home/jvctr/0/POLIno_qsys/quartus_project/rtl/pulpino_qsys_test.v(133): (vlog-2388) 'gpio_b_r' already declared in this scope (pulpino_qsys_test) at /home/jvctr/0/POLIno_qsys/quartus_project/rtl/pulpino_qsys_test.v(48).
# ** Error (suppressible): /home/jvctr/0/POLIno_qsys/quartus_project/rtl/pulpino_qsys_test.v(134): (vlog-2388) 'gpio_b_s' already declared in this scope (pulpino_qsys_test) at /home/jvctr/0/POLIno_qsys/quartus_project/rtl/pulpino_qsys_test.v(50).
# ** Error (suppressible): /home/jvctr/0/POLIno_qsys/quartus_project/rtl/pulpino_qsys_test.v(139): (vlog-2388) 'gpio_c_w' already declared in this scope (pulpino_qsys_test) at /home/jvctr/0/POLIno_qsys/quartus_project/rtl/pulpino_qsys_test.v(52).
# ** Error (suppressible): /home/jvctr/0/POLIno_qsys/quartus_project/rtl/pulpino_qsys_test.v(140): (vlog-2388) 'gpio_c_r' already declared in this scope (pulpino_qsys_test) at /home/jvctr/0/POLIno_qsys/quartus_project/rtl/pulpino_qsys_test.v(51).
# ** Error (suppressible): /home/jvctr/0/POLIno_qsys/quartus_project/rtl/pulpino_qsys_test.v(141): (vlog-2388) 'gpio_c_s' already declared in this scope (pulpino_qsys_test) at /home/jvctr/0/POLIno_qsys/quartus_project/rtl/pulpino_qsys_test.v(53).
# ** Error (suppressible): /home/jvctr/0/POLIno_qsys/quartus_project/rtl/pulpino_qsys_test.v(210): (vlog-2388) 'pio_r' already declared in this scope (pulpino_qsys_test) at /home/jvctr/0/POLIno_qsys/quartus_project/rtl/pulpino_qsys_test.v(51).
# ** Error (suppressible): /home/jvctr/0/POLIno_qsys/quartus_project/rtl/pulpino_qsys_test.v(211): (vlog-2388) 'pio_0_w' already declared in this scope (pulpino_qsys_test) at /home/jvctr/0/POLIno_qsys/quartus_project/rtl/pulpino_qsys_test.v(52).
# ** Error (suppressible): /home/jvctr/0/POLIno_qsys/quartus_project/rtl/pulpino_qsys_test.v(212): (vlog-2388) 'pio_1_w' already declared in this scope (pulpino_qsys_test) at /home/jvctr/0/POLIno_qsys/quartus_project/rtl/pulpino_qsys_test.v(53).
# ** Error: /home/jvctr/0/POLIno_qsys/quartus_project/rtl/pulpino_qsys_test.v(230): (vlog-2730) Undefined variable: 'db_mode'.
# ** Error (suppressible): /home/jvctr/0/POLIno_qsys/quartus_project/rtl/pulpino_qsys_test.v(252): (vlog-2388) 'db_mode' already declared in this scope (pulpino_qsys_test) at /home/jvctr/0/POLIno_qsys/quartus_project/rtl/pulpino_qsys_test.v(230).
# ** Error (suppressible): /home/jvctr/0/POLIno_qsys/quartus_project/rtl/pulpino_qsys_test.v(260): (vlog-2388) 'flag0' already declared in this scope (pulpino_qsys_test) at /home/jvctr/0/POLIno_qsys/quartus_project/rtl/pulpino_qsys_test.v(54).
# ** Error (suppressible): /home/jvctr/0/POLIno_qsys/quartus_project/rtl/pulpino_qsys_test.v(261): (vlog-2388) 'flag1' already declared in this scope (pulpino_qsys_test) at /home/jvctr/0/POLIno_qsys/quartus_project/rtl/pulpino_qsys_test.v(54).
# ** Error (suppressible): /home/jvctr/0/POLIno_qsys/quartus_project/rtl/pulpino_qsys_test.v(262): (vlog-2388) 'flag2' already declared in this scope (pulpino_qsys_test) at /home/jvctr/0/POLIno_qsys/quartus_project/rtl/pulpino_qsys_test.v(54).
# ** Error (suppressible): /home/jvctr/0/POLIno_qsys/quartus_project/rtl/pulpino_qsys_test.v(263): (vlog-2388) 'flag3' already declared in this scope (pulpino_qsys_test) at /home/jvctr/0/POLIno_qsys/quartus_project/rtl/pulpino_qsys_test.v(54).
# End time: 13:25:08 on Nov 24,2025, Elapsed time: 0:00:00
# Errors: 25, Warnings: 0
# /mnt/ssd2/file_storage/programas_grandes/intelFPGA/24.1/questa_fse/linux_x86_64/vlog failed.
#  run -all
# No Design Loaded!
