Release 14.1 - par P.15xf (lin64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.

Fri May  3 13:24:30 2013

All signals are completely routed.

WARNING:ParHelpers:361 - There are 3 loadless signals in this design. This design will cause Bitgen to issue DRC
   warnings.

   GPIO_SW_C_IBUF
   system_i/dlmb_LMB_ABus<30>
   system_i/dlmb_LMB_ABus<31>


