Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.1 (lin64) Build 2902540 Wed May 27 19:54:35 MDT 2020
| Date         : Fri Mar 11 14:53:47 2022
| Host         : lepus running 64-bit CentOS Linux release 7.9.2009 (Core)
| Command      : report_drc -file ./output/conv1_1/report/drc.rpt
| Design       : top
| Device       : xcvu9p-flga2104-2L-e
| Speed File   : -2L
| Design State : Fully Routed
------------------------------------------------------------------------------------

Report DRC

Table of Contents
-----------------
1. REPORT SUMMARY
2. REPORT DETAILS

1. REPORT SUMMARY
-----------------
            Netlist: top
          Floorplan: design_1
      Design limits: <entire design considered>
           Ruledeck: default
             Max violations: <unlimited>
             Violations found: 2
+--------+------------------+----------------------------+------------+
| Rule   | Severity         | Description                | Violations |
+--------+------------------+----------------------------+------------+
| NSTD-1 | Critical Warning | Unspecified I/O Standard   | 1          |
| UCIO-1 | Critical Warning | Unconstrained Logical Port | 1          |
+--------+------------------+----------------------------+------------+

2. REPORT DETAILS
-----------------
NSTD-1#1 Critical Warning
Unspecified I/O Standard  
504 out of 504 logical ports use I/O standard (IOSTANDARD) value 'DEFAULT', instead of a user assigned specific value. This may cause I/O contention or incompatibility with the board power or connectivity affecting performance, signal integrity or in extreme cases cause damage to the device or the components to which it is connected. To correct this violation, specify all I/O standards. This design will fail to generate a bitstream unless all logical ports have a user specified I/O standard value defined. To allow bitstream creation with unspecified I/O standard values (not recommended), use this command: set_property SEVERITY {Warning} [get_drc_checks NSTD-1].  NOTE: When using the Vivado Runs infrastructure (e.g. launch_runs Tcl command), add this command to a .tcl file and add that file as a pre-hook for write_bitstream step for the implementation run. Problem ports: x[0][7:0], x[10][7:0], x[11][7:0], x[12][7:0], x[13][7:0], x[14][7:0], x[15][7:0], x[16][7:0], x[17][7:0], x[18][7:0], x[19][7:0],
x[1][7:0], x[20][7:0], x[21][7:0], x[22][7:0] (the first 15 of 63 listed).
Related violations: <none>

UCIO-1#1 Critical Warning
Unconstrained Logical Port  
504 out of 504 logical ports have no user assigned specific location constraint (LOC). This may cause I/O contention or incompatibility with the board power or connectivity affecting performance, signal integrity or in extreme cases cause damage to the device or the components to which it is connected. To correct this violation, specify all pin locations. This design will fail to generate a bitstream unless all logical ports have a user specified site LOC constraint defined.  To allow bitstream creation with unspecified pin locations (not recommended), use this command: set_property SEVERITY {Warning} [get_drc_checks UCIO-1].  NOTE: When using the Vivado Runs infrastructure (e.g. launch_runs Tcl command), add this command to a .tcl file and add that file as a pre-hook for write_bitstream step for the implementation run.  Problem ports: x[0][7:0], x[10][7:0], x[11][7:0], x[12][7:0], x[13][7:0], x[14][7:0], x[15][7:0], x[16][7:0], x[17][7:0], x[18][7:0], x[19][7:0],
x[1][7:0], x[20][7:0], x[21][7:0], x[22][7:0] (the first 15 of 63 listed).
Related violations: <none>


