# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../edit_FFT_BR_v1_0.ip_user_files/bd/design_1/ip/design_1_proc_sys_reset_0_0/sim/design_1_proc_sys_reset_0_0.vhd" \
"../../../../edit_FFT_BR_v1_0.ip_user_files/bd/design_1/ip/design_1_smartconnect_0_0/bd_0/ip/ip_1/sim/bd_48ac_psr_aclk_0.vhd" \
"../../../../edit_FFT_BR_v1_0.ip_user_files/bd/design_1/ip/design_1_axi_dma_0_0/sim/design_1_axi_dma_0_0.vhd" \

# Do not sort compile order
nosort
