Running: d:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\fuse.exe -intstyle ise -incremental -lib unisims_ver -lib unimacro_ver -lib xilinxcorelib_ver -lib secureip -o D:/FPGA_work/SWord-DLD/Exp41-Timer/ms_ms_sch_tb_isim_beh.exe -prj D:/FPGA_work/SWord-DLD/Exp41-Timer/ms_ms_sch_tb_beh.prj work.ms_ms_sch_tb work.glbl 
ISim P.20131013 (signature 0x7708f090)
Number of CPUs detected in this system: 4
Turning on mult-threading, number of parallel sub-compilation jobs: 8 
Determining compilation order of HDL files
Analyzing Verilog file "D:/FPGA_work/SWord-DLD/Exp41-Timer/../../Logic-2015/Exp130_WallClock/Code/ms1.v" into library work
Analyzing Verilog file "D:/FPGA_work/SWord-DLD/Exp41-Timer/Code/ms_test.v" into library work
Analyzing Verilog file "d:/Xilinx/14.7/ISE_DS/ISE//verilog/src/glbl.v" into library work
Starting static elaboration
Completed static elaboration
Compiling module ms1
Compiling module ms_ms_sch_tb
Compiling module glbl
Time Resolution for simulation is 1ps.
Waiting for 1 sub-compilation(s) to finish...
Compiled 3 Verilog Units
Built simulation executable D:/FPGA_work/SWord-DLD/Exp41-Timer/ms_ms_sch_tb_isim_beh.exe
Fuse Memory Usage: 27500 KB
Fuse CPU Usage: 312 ms
