Reading pref.tcl

# 2020.1

# do ./script/simulation/modelsim-ahx-sim-fault.tcl /home/douglas/Projects/harv-soc /home/douglas/Projects/harv-soc/src/helloworld/out/app-sim.ahx /home/douglas/Projects/harv-soc/src/helloworld/out/modelsim-fault /home/douglas/Projects/harv-soc/src/helloworld/out/modelsim-fault/uart.log
# do ./script/simulation/modelsim-ahx-sim-fault.tcl /home/douglas/Projects/harv-soc /home/douglas/Projects/harv-soc/src/helloworld/out/app-sim.ahx /home/douglas/Projects/harv-soc/src/helloworld/out/modelsim-fault /home/douglas/Projects/harv-soc/src/helloworld/out/modelsim-fault/uart.log
# do ./script/simulation/modelsim-ahx-sim-fault.tcl /home/douglas/Projects/harv-soc /home/douglas/Projects/harv-soc/src/helloworld/out/app-sim.ahx /home/douglas/Projects/harv-soc/src/helloworld/out/modelsim-fault /home/douglas/Projects/harv-soc/src/helloworld/out/modelsim-fault/uart.log
# ./script/simulation/modelsim-ahx-sim-fault.tcl /home/douglas/Projects/harv-soc /home/douglas/Projects/harv-soc/src/helloworld/out/app-sim.ahx /home/douglas/Projects/harv-soc/src/helloworld/out/modelsim-fault /home/douglas/Projects/harv-soc/src/helloworld/out/modelsim-fault/uart.log
# /home/douglas/Projects/harv-soc /home/douglas/Projects/harv-soc/src/helloworld/out/app-sim.ahx /home/douglas/Projects/harv-soc/src/helloworld/out/modelsim-fault /home/douglas/Projects/harv-soc/src/helloworld/out/modelsim-fault/uart.log
# /home/douglas/Projects/harv-soc
# /home/douglas/Projects/harv-soc/src/helloworld/out/app-sim.ahx
# /home/douglas/Projects/harv-soc/src/helloworld/out/modelsim-fault
# /home/douglas/Projects/harv-soc/src/helloworld/out/modelsim-fault/uart.log
# ahx_tb
# /home/douglas/Projects/harv-soc/sim
# /home/douglas/Projects/harv-soc/harv/hdl
# harv_pkg.vhd ft_components/hamming_pkg.vhd ft_components/alu_tmr.vhd ft_components/control_tmr.vhd ft_components/hamming_decoder.vhd ft_components/hamming_encoder.vhd ft_components/hamming_register.vhd ft_components/tmr_register.vhd alu_data_selector.vhd alu.vhd control.vhd csr.vhd event_handler.vhd harv.vhd immediate_selector.vhd instr_fetch.vhd mem_interface.vhd regfile.vhd regfile_wdata_selector.vhd trap_encoder.vhd
# /home/douglas/Projects/harv-soc/hdl
# axi4-lite/axi4l_pkg.vhd axi4-lite/axi4l_slaves_pkg.vhd axi4-lite/slaves/bootloader_rom.vhd axi4-lite/slaves/axi4l_rom.vhd axi4-lite/slaves/qspi.vhd axi4-lite/slaves/axi4l_qspi_slave.vhd axi4-lite/slaves/fifo.vhd axi4-lite/slaves/uart.vhd axi4-lite/slaves/axi4l_uart_slave.vhd axi4-lite/slaves/axi4l_wdt_slave.vhd axi4-lite/slaves/axi4l_gpio_slave.vhd axi4-lite/axi4l_slave.vhd axi4-lite/axi4l_master.vhd axi4-lite/interconnect/axi4l_interconnect_1.vhd axi4-lite/interconnect/axi4l_interconnect_2.vhd axi4-lite/interconnect/axi4l_interconnect_3.vhd axi4-lite/interconnect/axi4l_interconnect_4.vhd axi4-lite/interconnect/axi4l_interconnect_5.vhd bus/apb3_mux.vhd bus/axi4l_apb3_bridge.vhd bus/axi4l_axi_bridge.vhd memory/mem_unaligned_adapter/mem_unaligned_adapter_datapath.vhd memory/mem_unaligned_adapter/mem_unaligned_adapter_control.vhd memory/mem_unaligned_adapter/mem_unaligned_adapter.vhd memory/mem_ecc_adapter/mem_ecc_adapter_datapath.vhd memory/mem_ecc_adapter/mem_ecc_adapter_control.vhd memory/mem_ecc_adapter/mem_ecc_adapter.vhd memory/mem_interconnect.vhd memory/memory.vhd memory/unaligned_memory.vhd memory/unaligned_ecc_memory.vhd memory/memory_pkg.vhd axi4-lite/slaves/axi4l_bram.vhd reset_controller.vhd axi4l_top.vhd harv_soc.vhd
# file12
# 00000001407544 /ahx_tb/top_b/harv_soc_u/harv_u/regfile_u/ecc_regfile_g/regfile_r(5)(17) 00000002745175 /ahx_tb/top_b/harv_soc_u/harv_u/regfile_u/ecc_regfile_g/regfile_r(31)(8) 00000003766021 /ahx_tb/top_b/harv_soc_u/axi4l_top_u/axi4l_wdt_slave_u/axi4l_slave_u/addr_r(22) 00000005308442 /ahx_tb/top_b/harv_soc_u/harv_u/regfile_u/ecc_regfile_g/regfile_r(27)(7) 00000013184946 /ahx_tb/top_b/harv_soc_u/harv_u/csr_u/mtime_r(14) 00000013664958 /ahx_tb/top_b/harv_soc_u/axi4l_top_u/axi4l_uart_slave_u/baud_div_r(0) 00000015088733 /ahx_tb/top_b/harv_soc_u/harv_u/regfile_u/ecc_regfile_g/regfile_r(7)(2) 00000016925493 /ahx_tb/top_b/harv_soc_u/harv_u/event_handler_u/jal_log_r(12)(30) 00000020637609 /ahx_tb/top_b/harv_soc_u/harv_u/event_handler_u/mcycle_r(2) 00000023095029 /ahx_tb/top_b/harv_soc_u/harv_u/regfile_u/ecc_regfile_g/regfile_r(20)(31) 00000024848779 /ahx_tb/top_b/harv_soc_u/harv_u/regfile_u/ecc_regfile_g/regfile_r(9)(6) 00000025477824 /ahx_tb/top_b/harv_soc_u/harv_u/event_handler_u/jal_log_r(0)(30) 00000027834435 /ahx_tb/top_b/harv_soc_u/harv_u/event_handler_u/alu_result_r(2) 00000028223218 /ahx_tb/top_b/harv_soc_u/harv_u/regfile_u/ecc_regfile_g/regfile_r(24)(8) 00000030512191 /ahx_tb/top_b/harv_soc_u/axi4l_top_u/axi4l_uart_slave_u/rec_fifo_u/fifo_r(22)(0) 00000036012050 /ahx_tb/top_b/harv_soc_u/harv_u/csr_u/rstcause_r(25) 00000038139035 /ahx_tb/top_b/harv_soc_u/harv_u/regfile_u/ecc_regfile_g/regfile_r(31)(7) 00000038865753 /ahx_tb/top_b/harv_soc_u/harv_u/csr_u/mcycleh_r(26) 00000045838792 /ahx_tb/top_b/harv_soc_u/harv_u/regfile_u/ecc_regfile_g/regfile_r(4)(29) 00000046924535 /ahx_tb/top_b/harv_soc_u/harv_u/event_handler_u/jal_log_r(2)(24) 00000048822430 /ahx_tb/top_b/harv_soc_u/harv_u/event_handler_u/jal_log_r(8)(15) 00000051874044 /ahx_tb/top_b/harv_soc_u/harv_u/csr_u/mcause_r(26) 00000000546356
# ** Warning: (vlib-34) Library already exists at "work".
# ** Warning: (vcom-181) Invalid message format: -novopt.
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 13:52:17 on Sep 30,2022
# vcom -suppress -novopt -2008 /home/douglas/Projects/harv-soc/harv/hdl/harv_pkg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling package harv_pkg
# End time: 13:52:17 on Sep 30,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# ** Warning: (vcom-181) Invalid message format: -novopt.
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 13:52:17 on Sep 30,2022
# vcom -suppress -novopt -2008 /home/douglas/Projects/harv-soc/harv/hdl/ft_components/hamming_pkg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package ATTRIBUTES
# -- Loading package std_logic_misc
# -- Compiling package hamming_pkg
# -- Compiling package body hamming_pkg
# ** Warning: (vcom-181) Invalid message format: -novopt.
# -- Loading package hamming_pkg
# End time: 13:52:17 on Sep 30,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 2
# ** Warning: (vcom-181) Invalid message format: -novopt.
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 13:52:17 on Sep 30,2022
# vcom -suppress -novopt -2008 /home/douglas/Projects/harv-soc/harv/hdl/ft_components/alu_tmr.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package ATTRIBUTES
# -- Loading package std_logic_misc
# ** Warning: (vcom-181) Invalid message format: -novopt.
# -- Loading package harv_pkg
# -- Compiling entity alu_tmr
# -- Compiling architecture arch of alu_tmr
# End time: 13:52:17 on Sep 30,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 2
# ** Warning: (vcom-181) Invalid message format: -novopt.
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 13:52:17 on Sep 30,2022
# vcom -suppress -novopt -2008 /home/douglas/Projects/harv-soc/harv/hdl/ft_components/control_tmr.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package ATTRIBUTES
# -- Loading package std_logic_misc
# ** Warning: (vcom-181) Invalid message format: -novopt.
# -- Loading package harv_pkg
# -- Compiling entity control_tmr
# -- Compiling architecture arch of control_tmr
# End time: 13:52:17 on Sep 30,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 2
# ** Warning: (vcom-181) Invalid message format: -novopt.
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 13:52:17 on Sep 30,2022
# vcom -suppress -novopt -2008 /home/douglas/Projects/harv-soc/harv/hdl/ft_components/hamming_decoder.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package ATTRIBUTES
# -- Loading package std_logic_misc
# ** Warning: (vcom-181) Invalid message format: -novopt.
# -- Loading package hamming_pkg
# -- Compiling entity hamming_decoder
# -- Compiling architecture arch of hamming_decoder
# End time: 13:52:17 on Sep 30,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 2
# ** Warning: (vcom-181) Invalid message format: -novopt.
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 13:52:17 on Sep 30,2022
# vcom -suppress -novopt -2008 /home/douglas/Projects/harv-soc/harv/hdl/ft_components/hamming_encoder.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package ATTRIBUTES
# -- Loading package std_logic_misc
# ** Warning: (vcom-181) Invalid message format: -novopt.
# -- Loading package hamming_pkg
# -- Compiling entity hamming_encoder
# -- Compiling architecture arch of hamming_encoder
# End time: 13:52:17 on Sep 30,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 2
# ** Warning: (vcom-181) Invalid message format: -novopt.
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 13:52:17 on Sep 30,2022
# vcom -suppress -novopt -2008 /home/douglas/Projects/harv-soc/harv/hdl/ft_components/hamming_register.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# ** Warning: (vcom-181) Invalid message format: -novopt.
# -- Loading package ATTRIBUTES
# -- Loading package std_logic_misc
# -- Loading package hamming_pkg
# -- Compiling entity hamming_register
# -- Compiling architecture arch of hamming_register
# ** Warning: /home/douglas/Projects/harv-soc/harv/hdl/ft_components/hamming_register.vhd(102): (vcom-1514) Range choice direction (downto) does not determine aggregate index range direction (to).
# ** Warning: /home/douglas/Projects/harv-soc/harv/hdl/ft_components/hamming_register.vhd(103): (vcom-1514) Range choice direction (downto) does not determine aggregate index range direction (to).
# End time: 13:52:17 on Sep 30,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 4
# ** Warning: (vcom-181) Invalid message format: -novopt.
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 13:52:17 on Sep 30,2022
# vcom -suppress -novopt -2008 /home/douglas/Projects/harv-soc/harv/hdl/ft_components/tmr_register.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package ATTRIBUTES
# -- Loading package std_logic_misc
# -- Compiling entity tmr_register
# -- Compiling architecture arch of tmr_register
# End time: 13:52:17 on Sep 30,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# ** Warning: (vcom-181) Invalid message format: -novopt.
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 13:52:17 on Sep 30,2022
# vcom -suppress -novopt -2008 /home/douglas/Projects/harv-soc/harv/hdl/alu_data_selector.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity alu_data_selector
# -- Compiling architecture arch of alu_data_selector
# End time: 13:52:17 on Sep 30,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# ** Warning: (vcom-181) Invalid message format: -novopt.
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 13:52:17 on Sep 30,2022
# vcom -suppress -novopt -2008 /home/douglas/Projects/harv-soc/harv/hdl/alu.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# ** Warning: (vcom-181) Invalid message format: -novopt.
# -- Loading package harv_pkg
# -- Compiling entity alu
# -- Compiling architecture arch of alu
# ** Warning: /home/douglas/Projects/harv-soc/harv/hdl/alu.vhd(58): (vcom-1514) Range choice direction (downto) does not determine aggregate index range direction (to).
# End time: 13:52:17 on Sep 30,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 3
# ** Warning: (vcom-181) Invalid message format: -novopt.
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 13:52:17 on Sep 30,2022
# vcom -suppress -novopt -2008 /home/douglas/Projects/harv-soc/harv/hdl/control.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# ** Warning: (vcom-181) Invalid message format: -novopt.
# -- Loading package harv_pkg
# -- Compiling entity control
# -- Compiling architecture arch of control
# End time: 13:52:18 on Sep 30,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 2
# ** Warning: (vcom-181) Invalid message format: -novopt.
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 13:52:18 on Sep 30,2022
# vcom -suppress -novopt -2008 /home/douglas/Projects/harv-soc/harv/hdl/csr.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package MATH_REAL
# -- Loading package NUMERIC_STD
# ** Warning: (vcom-181) Invalid message format: -novopt.
# -- Loading package harv_pkg
# -- Compiling entity csr
# -- Compiling architecture arch of csr
# ** Warning: /home/douglas/Projects/harv-soc/harv/hdl/csr.vhd(227): (vcom-1514) Range choice direction (downto) does not determine aggregate index range direction (to).
# End time: 13:52:18 on Sep 30,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 3
# ** Warning: (vcom-181) Invalid message format: -novopt.
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 13:52:18 on Sep 30,2022
# vcom -suppress -novopt -2008 /home/douglas/Projects/harv-soc/harv/hdl/event_handler.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package ATTRIBUTES
# -- Loading package std_logic_misc
# -- Loading package MATH_REAL
# -- Compiling entity event_handler
# -- Compiling architecture arch of event_handler
# ** Warning: /home/douglas/Projects/harv-soc/harv/hdl/event_handler.vhd(169): (vcom-1514) Range choice direction (downto) does not determine aggregate index range direction (to).
# ** Warning: /home/douglas/Projects/harv-soc/harv/hdl/event_handler.vhd(175): (vcom-1514) Range choice direction (downto) does not determine aggregate index range direction (to).
# ** Warning: /home/douglas/Projects/harv-soc/harv/hdl/event_handler.vhd(196): (vcom-1514) Range choice direction (downto) does not determine aggregate index range direction (to).
# ** Warning: /home/douglas/Projects/harv-soc/harv/hdl/event_handler.vhd(214): (vcom-1514) Range choice direction (downto) does not determine aggregate index range direction (to).
# ** Warning: /home/douglas/Projects/harv-soc/harv/hdl/event_handler.vhd(230): (vcom-1514) Range choice direction (downto) does not determine aggregate index range direction (to).
# ** Warning: /home/douglas/Projects/harv-soc/harv/hdl/event_handler.vhd(234): (vcom-1514) Range choice direction (downto) does not determine aggregate index range direction (to).
# End time: 13:52:18 on Sep 30,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 7
# ** Warning: (vcom-181) Invalid message format: -novopt.
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 13:52:18 on Sep 30,2022
# vcom -suppress -novopt -2008 /home/douglas/Projects/harv-soc/harv/hdl/harv.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# ** Warning: (vcom-181) Invalid message format: -novopt.
# -- Loading package harv_pkg
# -- Compiling entity harv
# -- Compiling architecture arch of harv
# End time: 13:52:18 on Sep 30,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 2
# ** Warning: (vcom-181) Invalid message format: -novopt.
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 13:52:18 on Sep 30,2022
# vcom -suppress -novopt -2008 /home/douglas/Projects/harv-soc/harv/hdl/immediate_selector.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity immediate_selector
# -- Compiling architecture arch of immediate_selector
# End time: 13:52:18 on Sep 30,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# ** Warning: (vcom-181) Invalid message format: -novopt.
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 13:52:18 on Sep 30,2022
# vcom -suppress -novopt -2008 /home/douglas/Projects/harv-soc/harv/hdl/instr_fetch.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# ** Warning: (vcom-181) Invalid message format: -novopt.
# -- Loading package ATTRIBUTES
# -- Loading package std_logic_misc
# -- Loading package hamming_pkg
# -- Compiling entity instr_fetch
# -- Compiling architecture arch of instr_fetch
# End time: 13:52:18 on Sep 30,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 2
# ** Warning: (vcom-181) Invalid message format: -novopt.
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 13:52:18 on Sep 30,2022
# vcom -suppress -novopt -2008 /home/douglas/Projects/harv-soc/harv/hdl/mem_interface.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity mem_interface
# -- Compiling architecture arch of mem_interface
# End time: 13:52:18 on Sep 30,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# ** Warning: (vcom-181) Invalid message format: -novopt.
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 13:52:18 on Sep 30,2022
# vcom -suppress -novopt -2008 /home/douglas/Projects/harv-soc/harv/hdl/regfile.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package ATTRIBUTES
# -- Loading package std_logic_misc
# ** Warning: (vcom-181) Invalid message format: -novopt.
# -- Loading package hamming_pkg
# -- Compiling entity regfile
# -- Compiling architecture arch of regfile
# End time: 13:52:18 on Sep 30,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 2
# ** Warning: (vcom-181) Invalid message format: -novopt.
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 13:52:18 on Sep 30,2022
# vcom -suppress -novopt -2008 /home/douglas/Projects/harv-soc/harv/hdl/regfile_wdata_selector.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity regfile_wdata_selector
# -- Compiling architecture arch of regfile_wdata_selector
# End time: 13:52:18 on Sep 30,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# ** Warning: (vcom-181) Invalid message format: -novopt.
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 13:52:18 on Sep 30,2022
# vcom -suppress -novopt -2008 /home/douglas/Projects/harv-soc/harv/hdl/trap_encoder.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package ATTRIBUTES
# -- Loading package std_logic_misc
# -- Compiling entity trap_encoder
# -- Compiling architecture arch of trap_encoder
# End time: 13:52:18 on Sep 30,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# ** Warning: (vcom-181) Invalid message format: -novopt.
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 13:52:18 on Sep 30,2022
# vcom -suppress -novopt -2008 /home/douglas/Projects/harv-soc/hdl/axi4-lite/axi4l_pkg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling package axi4l_pkg
# End time: 13:52:18 on Sep 30,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# ** Warning: (vcom-181) Invalid message format: -novopt.
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 13:52:18 on Sep 30,2022
# vcom -suppress -novopt -2008 /home/douglas/Projects/harv-soc/hdl/axi4-lite/axi4l_slaves_pkg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# ** Warning: (vcom-181) Invalid message format: -novopt.
# -- Loading package axi4l_pkg
# -- Compiling package axi4l_slaves_pkg
# End time: 13:52:18 on Sep 30,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 2
# ** Warning: (vcom-181) Invalid message format: -novopt.
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 13:52:18 on Sep 30,2022
# vcom -suppress -novopt -2008 /home/douglas/Projects/harv-soc/hdl/axi4-lite/slaves/bootloader_rom.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling package bootloader_rom
# End time: 13:52:18 on Sep 30,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# ** Warning: (vcom-181) Invalid message format: -novopt.
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 13:52:18 on Sep 30,2022
# vcom -suppress -novopt -2008 /home/douglas/Projects/harv-soc/hdl/axi4-lite/slaves/axi4l_rom.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# ** Warning: (vcom-181) Invalid message format: -novopt.
# -- Loading package axi4l_pkg
# ** Warning: (vcom-181) Invalid message format: -novopt.
# -- Loading package axi4l_slaves_pkg
# ** Warning: (vcom-181) Invalid message format: -novopt.
# -- Loading package bootloader_rom
# -- Compiling entity axi4l_rom_slave
# -- Compiling architecture arch of axi4l_rom_slave
# End time: 13:52:18 on Sep 30,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 4
# ** Warning: (vcom-181) Invalid message format: -novopt.
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 13:52:18 on Sep 30,2022
# vcom -suppress -novopt -2008 /home/douglas/Projects/harv-soc/hdl/axi4-lite/slaves/qspi.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity qspi
# -- Compiling architecture arch of qspi
# End time: 13:52:18 on Sep 30,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# ** Warning: (vcom-181) Invalid message format: -novopt.
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 13:52:18 on Sep 30,2022
# vcom -suppress -novopt -2008 /home/douglas/Projects/harv-soc/hdl/axi4-lite/slaves/axi4l_qspi_slave.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# ** Warning: (vcom-181) Invalid message format: -novopt.
# -- Loading package axi4l_pkg
# ** Warning: (vcom-181) Invalid message format: -novopt.
# -- Loading package axi4l_slaves_pkg
# -- Compiling entity axi4l_qspi_slave
# -- Compiling architecture arch of axi4l_qspi_slave
# ** Warning: (vcom-181) Invalid message format: -novopt.
# -- Loading entity qspi
# End time: 13:52:18 on Sep 30,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 4
# ** Warning: (vcom-181) Invalid message format: -novopt.
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 13:52:18 on Sep 30,2022
# vcom -suppress -novopt -2008 /home/douglas/Projects/harv-soc/hdl/axi4-lite/slaves/fifo.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Compiling entity fifo
# -- Compiling architecture arch_fifo of fifo
# End time: 13:52:18 on Sep 30,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# ** Warning: (vcom-181) Invalid message format: -novopt.
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 13:52:18 on Sep 30,2022
# vcom -suppress -novopt -2008 /home/douglas/Projects/harv-soc/hdl/axi4-lite/slaves/uart.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package ATTRIBUTES
# -- Loading package std_logic_misc
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Compiling entity uart
# -- Compiling architecture arch of uart
# End time: 13:52:18 on Sep 30,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# ** Warning: (vcom-181) Invalid message format: -novopt.
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 13:52:18 on Sep 30,2022
# vcom -suppress -novopt -2008 /home/douglas/Projects/harv-soc/hdl/axi4-lite/slaves/axi4l_uart_slave.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# ** Warning: (vcom-181) Invalid message format: -novopt.
# -- Loading package axi4l_pkg
# ** Warning: (vcom-181) Invalid message format: -novopt.
# -- Loading package axi4l_slaves_pkg
# -- Compiling entity axi4l_uart_slave
# -- Compiling architecture arch of axi4l_uart_slave
# ** Warning: (vcom-181) Invalid message format: -novopt.
# -- Loading package ATTRIBUTES
# -- Loading package std_logic_misc
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# -- Loading entity uart
# ** Warning: (vcom-181) Invalid message format: -novopt.
# -- Loading entity fifo
# End time: 13:52:18 on Sep 30,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 5
# ** Warning: (vcom-181) Invalid message format: -novopt.
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 13:52:18 on Sep 30,2022
# vcom -suppress -novopt -2008 /home/douglas/Projects/harv-soc/hdl/axi4-lite/slaves/axi4l_wdt_slave.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package ATTRIBUTES
# -- Loading package std_logic_misc
# -- Loading package NUMERIC_STD
# ** Warning: (vcom-181) Invalid message format: -novopt.
# -- Loading package axi4l_pkg
# ** Warning: (vcom-181) Invalid message format: -novopt.
# -- Loading package axi4l_slaves_pkg
# -- Compiling entity axi4l_wdt_slave
# -- Compiling architecture arch of axi4l_wdt_slave
# End time: 13:52:18 on Sep 30,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 3
# ** Warning: (vcom-181) Invalid message format: -novopt.
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 13:52:18 on Sep 30,2022
# vcom -suppress -novopt -2008 /home/douglas/Projects/harv-soc/hdl/axi4-lite/slaves/axi4l_gpio_slave.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# ** Warning: (vcom-181) Invalid message format: -novopt.
# -- Loading package axi4l_pkg
# ** Warning: (vcom-181) Invalid message format: -novopt.
# -- Loading package axi4l_slaves_pkg
# -- Compiling entity axi4l_gpio_slave
# -- Compiling architecture arch of axi4l_gpio_slave
# End time: 13:52:18 on Sep 30,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 3
# ** Warning: (vcom-181) Invalid message format: -novopt.
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 13:52:18 on Sep 30,2022
# vcom -suppress -novopt -2008 /home/douglas/Projects/harv-soc/hdl/axi4-lite/axi4l_slave.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# ** Warning: (vcom-181) Invalid message format: -novopt.
# -- Loading package axi4l_pkg
# -- Compiling entity axi4l_slave
# -- Compiling architecture arch of axi4l_slave
# End time: 13:52:18 on Sep 30,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 2
# ** Warning: (vcom-181) Invalid message format: -novopt.
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 13:52:18 on Sep 30,2022
# vcom -suppress -novopt -2008 /home/douglas/Projects/harv-soc/hdl/axi4-lite/axi4l_master.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# ** Warning: (vcom-181) Invalid message format: -novopt.
# -- Loading package axi4l_pkg
# -- Compiling entity axi4l_master
# -- Compiling architecture arch of axi4l_master
# End time: 13:52:19 on Sep 30,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 2
# ** Warning: (vcom-181) Invalid message format: -novopt.
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 13:52:19 on Sep 30,2022
# vcom -suppress -novopt -2008 /home/douglas/Projects/harv-soc/hdl/axi4-lite/interconnect/axi4l_interconnect_1.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# ** Warning: (vcom-181) Invalid message format: -novopt.
# -- Loading package axi4l_pkg
# -- Compiling entity axi4l_interconnect_1
# -- Compiling architecture arch of axi4l_interconnect_1
# End time: 13:52:19 on Sep 30,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 2
# ** Warning: (vcom-181) Invalid message format: -novopt.
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 13:52:19 on Sep 30,2022
# vcom -suppress -novopt -2008 /home/douglas/Projects/harv-soc/hdl/axi4-lite/interconnect/axi4l_interconnect_2.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# ** Warning: (vcom-181) Invalid message format: -novopt.
# -- Loading package axi4l_pkg
# -- Compiling entity axi4l_interconnect_2
# -- Compiling architecture arch of axi4l_interconnect_2
# End time: 13:52:19 on Sep 30,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 2
# ** Warning: (vcom-181) Invalid message format: -novopt.
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 13:52:19 on Sep 30,2022
# vcom -suppress -novopt -2008 /home/douglas/Projects/harv-soc/hdl/axi4-lite/interconnect/axi4l_interconnect_3.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# ** Warning: (vcom-181) Invalid message format: -novopt.
# -- Loading package axi4l_pkg
# -- Compiling entity axi4l_interconnect_3
# -- Compiling architecture arch of axi4l_interconnect_3
# End time: 13:52:19 on Sep 30,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 2
# ** Warning: (vcom-181) Invalid message format: -novopt.
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 13:52:19 on Sep 30,2022
# vcom -suppress -novopt -2008 /home/douglas/Projects/harv-soc/hdl/axi4-lite/interconnect/axi4l_interconnect_4.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# ** Warning: (vcom-181) Invalid message format: -novopt.
# -- Loading package axi4l_pkg
# -- Compiling entity axi4l_interconnect_4
# -- Compiling architecture arch of axi4l_interconnect_4
# End time: 13:52:19 on Sep 30,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 2
# ** Warning: (vcom-181) Invalid message format: -novopt.
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 13:52:19 on Sep 30,2022
# vcom -suppress -novopt -2008 /home/douglas/Projects/harv-soc/hdl/axi4-lite/interconnect/axi4l_interconnect_5.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# ** Warning: (vcom-181) Invalid message format: -novopt.
# -- Loading package axi4l_pkg
# -- Compiling entity axi4l_interconnect_5
# -- Compiling architecture arch of axi4l_interconnect_5
# End time: 13:52:19 on Sep 30,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 2
# ** Warning: (vcom-181) Invalid message format: -novopt.
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 13:52:19 on Sep 30,2022
# vcom -suppress -novopt -2008 /home/douglas/Projects/harv-soc/hdl/bus/apb3_mux.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity apb3_mux
# -- Compiling architecture arch of apb3_mux
# End time: 13:52:19 on Sep 30,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# ** Warning: (vcom-181) Invalid message format: -novopt.
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 13:52:19 on Sep 30,2022
# vcom -suppress -novopt -2008 /home/douglas/Projects/harv-soc/hdl/bus/axi4l_apb3_bridge.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# ** Warning: (vcom-181) Invalid message format: -novopt.
# -- Loading package axi4l_pkg
# -- Compiling entity axi4l_apb3_bridge
# -- Compiling architecture arch of axi4l_apb3_bridge
# End time: 13:52:19 on Sep 30,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 2
# ** Warning: (vcom-181) Invalid message format: -novopt.
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 13:52:19 on Sep 30,2022
# vcom -suppress -novopt -2008 /home/douglas/Projects/harv-soc/hdl/bus/axi4l_axi_bridge.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity axi4l_axi_bridge
# -- Compiling architecture arch of axi4l_axi_bridge
# End time: 13:52:19 on Sep 30,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# ** Warning: (vcom-181) Invalid message format: -novopt.
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 13:52:19 on Sep 30,2022
# vcom -suppress -novopt -2008 /home/douglas/Projects/harv-soc/hdl/memory/mem_unaligned_adapter/mem_unaligned_adapter_datapath.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity mem_unaligned_adapter_datapath
# -- Compiling architecture arch of mem_unaligned_adapter_datapath
# End time: 13:52:19 on Sep 30,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# ** Warning: (vcom-181) Invalid message format: -novopt.
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 13:52:19 on Sep 30,2022
# vcom -suppress -novopt -2008 /home/douglas/Projects/harv-soc/hdl/memory/mem_unaligned_adapter/mem_unaligned_adapter_control.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# ** Warning: (vcom-181) Invalid message format: -novopt.
# -- Loading package ATTRIBUTES
# -- Loading package std_logic_misc
# -- Loading package hamming_pkg
# -- Compiling entity mem_unaligned_adapter_control
# -- Compiling architecture arch of mem_unaligned_adapter_control
# End time: 13:52:19 on Sep 30,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 2
# ** Warning: (vcom-181) Invalid message format: -novopt.
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 13:52:19 on Sep 30,2022
# vcom -suppress -novopt -2008 /home/douglas/Projects/harv-soc/hdl/memory/mem_unaligned_adapter/mem_unaligned_adapter.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity mem_unaligned_adapter
# -- Compiling architecture arch of mem_unaligned_adapter
# ** Warning: (vcom-181) Invalid message format: -novopt.
# ** Warning: (vcom-181) Invalid message format: -novopt.
# -- Loading package ATTRIBUTES
# -- Loading package std_logic_misc
# -- Loading package hamming_pkg
# -- Loading entity mem_unaligned_adapter_control
# ** Warning: (vcom-181) Invalid message format: -novopt.
# -- Loading entity mem_unaligned_adapter_datapath
# End time: 13:52:19 on Sep 30,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 4
# ** Warning: (vcom-181) Invalid message format: -novopt.
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 13:52:19 on Sep 30,2022
# vcom -suppress -novopt -2008 /home/douglas/Projects/harv-soc/hdl/memory/mem_ecc_adapter/mem_ecc_adapter_datapath.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# ** Warning: (vcom-181) Invalid message format: -novopt.
# -- Loading package ATTRIBUTES
# -- Loading package std_logic_misc
# -- Loading package hamming_pkg
# -- Compiling entity mem_ecc_adapter_datapath
# -- Compiling architecture arch of mem_ecc_adapter_datapath
# End time: 13:52:19 on Sep 30,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 2
# ** Warning: (vcom-181) Invalid message format: -novopt.
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 13:52:19 on Sep 30,2022
# vcom -suppress -novopt -2008 /home/douglas/Projects/harv-soc/hdl/memory/mem_ecc_adapter/mem_ecc_adapter_control.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity mem_ecc_adapter_control
# -- Compiling architecture arch of mem_ecc_adapter_control
# End time: 13:52:19 on Sep 30,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# ** Warning: (vcom-181) Invalid message format: -novopt.
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 13:52:19 on Sep 30,2022
# vcom -suppress -novopt -2008 /home/douglas/Projects/harv-soc/hdl/memory/mem_ecc_adapter/mem_ecc_adapter.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity mem_ecc_adapter
# -- Compiling architecture arch of mem_ecc_adapter
# ** Warning: (vcom-181) Invalid message format: -novopt.
# -- Loading entity mem_ecc_adapter_control
# ** Warning: (vcom-181) Invalid message format: -novopt.
# ** Warning: (vcom-181) Invalid message format: -novopt.
# -- Loading package ATTRIBUTES
# -- Loading package std_logic_misc
# -- Loading package hamming_pkg
# -- Loading entity mem_ecc_adapter_datapath
# End time: 13:52:19 on Sep 30,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 4
# ** Warning: (vcom-181) Invalid message format: -novopt.
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 13:52:19 on Sep 30,2022
# vcom -suppress -novopt -2008 /home/douglas/Projects/harv-soc/hdl/memory/mem_interconnect.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity mem_interconnect
# -- Compiling architecture arch of mem_interconnect
# End time: 13:52:19 on Sep 30,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# ** Warning: (vcom-181) Invalid message format: -novopt.
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 13:52:19 on Sep 30,2022
# vcom -suppress -novopt -2008 /home/douglas/Projects/harv-soc/hdl/memory/memory.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# ** Warning: (vcom-181) Invalid message format: -novopt.
# -- Loading package ATTRIBUTES
# -- Loading package std_logic_misc
# -- Loading package hamming_pkg
# -- Compiling entity memory
# -- Compiling architecture arch of memory
# End time: 13:52:19 on Sep 30,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 2
# ** Warning: (vcom-181) Invalid message format: -novopt.
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 13:52:19 on Sep 30,2022
# vcom -suppress -novopt -2008 /home/douglas/Projects/harv-soc/hdl/memory/unaligned_memory.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity unaligned_memory
# -- Compiling architecture arch of unaligned_memory
# ** Warning: (vcom-181) Invalid message format: -novopt.
# -- Loading entity mem_unaligned_adapter
# ** Warning: (vcom-181) Invalid message format: -novopt.
# -- Loading package MATH_REAL
# ** Warning: (vcom-181) Invalid message format: -novopt.
# -- Loading package ATTRIBUTES
# -- Loading package std_logic_misc
# -- Loading package hamming_pkg
# -- Loading entity memory
# End time: 13:52:19 on Sep 30,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 4
# ** Warning: (vcom-181) Invalid message format: -novopt.
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 13:52:19 on Sep 30,2022
# vcom -suppress -novopt -2008 /home/douglas/Projects/harv-soc/hdl/memory/unaligned_ecc_memory.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity unaligned_ecc_memory
# -- Compiling architecture arch of unaligned_ecc_memory
# ** Warning: (vcom-181) Invalid message format: -novopt.
# -- Loading entity mem_unaligned_adapter
# ** Warning: (vcom-181) Invalid message format: -novopt.
# -- Loading entity mem_ecc_adapter
# ** Warning: (vcom-181) Invalid message format: -novopt.
# -- Loading package MATH_REAL
# ** Warning: (vcom-181) Invalid message format: -novopt.
# -- Loading package ATTRIBUTES
# -- Loading package std_logic_misc
# -- Loading package hamming_pkg
# -- Loading entity memory
# End time: 13:52:19 on Sep 30,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 5
# ** Warning: (vcom-181) Invalid message format: -novopt.
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 13:52:19 on Sep 30,2022
# vcom -suppress -novopt -2008 /home/douglas/Projects/harv-soc/hdl/memory/memory_pkg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# ** Warning: (vcom-181) Invalid message format: -novopt.
# -- Loading package axi4l_pkg
# -- Compiling package memory_pkg
# End time: 13:52:19 on Sep 30,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 2
# ** Warning: (vcom-181) Invalid message format: -novopt.
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 13:52:19 on Sep 30,2022
# vcom -suppress -novopt -2008 /home/douglas/Projects/harv-soc/hdl/axi4-lite/slaves/axi4l_bram.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# ** Warning: (vcom-181) Invalid message format: -novopt.
# -- Loading package axi4l_pkg
# ** Warning: (vcom-181) Invalid message format: -novopt.
# -- Loading package axi4l_slaves_pkg
# -- Compiling entity axi4l_bram
# -- Compiling architecture arch of axi4l_bram
# ** Warning: (vcom-181) Invalid message format: -novopt.
# -- Loading entity unaligned_ecc_memory
# ** Warning: (vcom-181) Invalid message format: -novopt.
# -- Loading entity unaligned_memory
# End time: 13:52:19 on Sep 30,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 5
# ** Warning: (vcom-181) Invalid message format: -novopt.
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 13:52:19 on Sep 30,2022
# vcom -suppress -novopt -2008 /home/douglas/Projects/harv-soc/hdl/reset_controller.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity reset_controller
# -- Compiling architecture arch of reset_controller
# End time: 13:52:19 on Sep 30,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# ** Warning: (vcom-181) Invalid message format: -novopt.
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 13:52:19 on Sep 30,2022
# vcom -suppress -novopt -2008 /home/douglas/Projects/harv-soc/hdl/axi4l_top.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# ** Warning: (vcom-181) Invalid message format: -novopt.
# -- Loading package axi4l_pkg
# ** Warning: (vcom-181) Invalid message format: -novopt.
# -- Loading package axi4l_slaves_pkg
# -- Compiling entity axi4l_top
# -- Compiling architecture arch of axi4l_top
# ** Warning: (vcom-181) Invalid message format: -novopt.
# -- Loading entity axi4l_interconnect_4
# End time: 13:52:19 on Sep 30,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 4
# ** Warning: (vcom-181) Invalid message format: -novopt.
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 13:52:19 on Sep 30,2022
# vcom -suppress -novopt -2008 /home/douglas/Projects/harv-soc/hdl/harv_soc.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# ** Warning: (vcom-181) Invalid message format: -novopt.
# -- Loading package harv_pkg
# ** Warning: (vcom-181) Invalid message format: -novopt.
# -- Loading package axi4l_pkg
# ** Warning: (vcom-181) Invalid message format: -novopt.
# -- Loading package memory_pkg
# -- Compiling entity harv_soc
# -- Compiling architecture arch of harv_soc
# ** Warning: (vcom-181) Invalid message format: -novopt.
# -- Loading entity reset_controller
# ** Warning: (vcom-181) Invalid message format: -novopt.
# -- Loading entity mem_interconnect
# ** Warning: (vcom-181) Invalid message format: -novopt.
# ** Warning: (vcom-181) Invalid message format: -novopt.
# -- Loading package axi4l_slaves_pkg
# -- Loading entity axi4l_top
# End time: 13:52:19 on Sep 30,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 8
# ** Warning: (vcom-181) Invalid message format: -novopt.
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 13:52:20 on Sep 30,2022
# vcom -suppress -novopt -2008 /home/douglas/Projects/harv-soc/sim/ahx_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package ATTRIBUTES
# -- Loading package std_logic_misc
# -- Loading package NUMERIC_STD
# -- Loading package MATH_REAL
# ** Warning: (vcom-181) Invalid message format: -novopt.
# -- Loading package axi4l_pkg
# -- Compiling entity ahx_tb
# -- Compiling architecture arch of ahx_tb
# ** Warning: (vcom-181) Invalid message format: -novopt.
# ** Warning: (vcom-181) Invalid message format: -novopt.
# -- Loading package harv_pkg
# ** Warning: (vcom-181) Invalid message format: -novopt.
# -- Loading package memory_pkg
# -- Loading entity harv_soc
# ** Warning: (vcom-181) Invalid message format: -novopt.
# -- Loading entity uart
# -- Loading package ENV
# End time: 13:52:20 on Sep 30,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 6
# vsim -t ns -suppress 151 ahx_tb -gAHX_FILEPATH=/home/douglas/Projects/harv-soc/src/helloworld/out/app-sim.ahx -gOUT_FILE=/home/douglas/Projects/harv-soc/src/helloworld/out/modelsim-fault/uart.log -gMEM_SIZE_MB=2 
# Start time: 13:52:20 on Sep 30,2022
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading synopsys.attributes
# Loading ieee.std_logic_misc(body)
# Loading ieee.numeric_std(body)
# Loading ieee.math_real(body)
# Loading work.axi4l_pkg
# Loading work.harv_pkg
# Loading work.memory_pkg
# Loading std.env(body)
# Loading work.ahx_tb(arch)
# Loading work.axi4l_slaves_pkg
# Loading work.harv_soc(arch)
# Loading work.reset_controller(arch)
# Loading work.harv(arch)
# Loading work.hamming_pkg(body)
# Loading work.instr_fetch(arch)
# Loading work.hamming_register(arch)
# Loading work.hamming_encoder(arch)
# Loading work.hamming_decoder(arch)
# Loading work.control_tmr(arch)
# Loading work.control(arch)
# Loading work.regfile_wdata_selector(arch)
# Loading work.regfile(arch)
# Loading work.immediate_selector(arch)
# Loading work.alu_data_selector(arch)
# Loading work.alu_tmr(arch)
# Loading work.alu(arch)
# Loading work.trap_encoder(arch)
# Loading work.csr(arch)
# Loading work.tmr_register(arch)
# Loading work.mem_interface(arch)
# Loading work.event_handler(arch)
# Loading work.mem_interconnect(arch)
# Loading work.axi4l_top(arch)
# Loading work.axi4l_master(arch)
# Loading work.axi4l_interconnect_4(arch)
# Loading work.axi4l_uart_slave(arch)
# Loading work.axi4l_slave(arch)
# Loading work.uart(arch)
# Loading work.fifo(arch_fifo)
# Loading work.axi4l_wdt_slave(arch)
# Loading work.axi4l_gpio_slave(arch)
# 1
# 1
# 1
# ** Note: 
# Initializing external memory from /home/douglas/Projects/harv-soc/src/helloworld/out/app-sim.ahx
#    Time: 0 ns  Iteration: 0  Region: /ahx_tb/top_b
# ** Note: 
# Memory loaded
#    Time: 0 ns  Iteration: 0  Region: /ahx_tb/top_b
# ** Note: 
# [HARV] 
#    Time: 90780 ns  Iteration: 0  Instance: /ahx_tb
# ** Note: 
# [HARV] INIT
#    Time: 539960 ns  Iteration: 0  Instance: /ahx_tb
# 1,407,544 ns >> Fault Injection - /ahx_tb/top_b/harv_soc_u/harv_u/regfile_u/ecc_regfile_g/regfile_r(5)(17) - 0 -> 1
# ** Note: 
# [HARV] 00000001
#    Time: 1443080 ns  Iteration: 0  Instance: /ahx_tb
# ** Note: 
# [HARV] 00000037
#    Time: 2346540 ns  Iteration: 0  Instance: /ahx_tb
# 2,745,175 ns >> Fault Injection - /ahx_tb/top_b/harv_soc_u/harv_u/regfile_u/ecc_regfile_g/regfile_r(31)(8) - 0 -> 1
# ** Note: 
# [HARV] START
#    Time: 3471880 ns  Iteration: 0  Instance: /ahx_tb
# 3,766,021 ns >> Fault Injection - /ahx_tb/top_b/harv_soc_u/axi4l_top_u/axi4l_wdt_slave_u/axi4l_slave_u/addr_r(22) - 0 -> 1
# ** Note: 
# [HARV] rstcause: 0x1
#    Time: 4988740 ns  Iteration: 0  Instance: /ahx_tb
# 5,308,442 ns >> Fault Injection - /ahx_tb/top_b/harv_soc_u/harv_u/regfile_u/ecc_regfile_g/regfile_r(27)(7) - 0 -> 1
# ** Note: 
# [HARV] implementation id: 0x33
#    Time: 7486280 ns  Iteration: 0  Instance: /ahx_tb
# ** Note: 
# [HARV] 
#    Time: 7595180 ns  Iteration: 0  Instance: /ahx_tb
# ** Note: 
# [HARV] TRAP
#    Time: 8042680 ns  Iteration: 0  Instance: /ahx_tb
# ** Note: 
# [HARV] 700035EC
#    Time: 8858400 ns  Iteration: 0  Instance: /ahx_tb
# ** Note: 
# [HARV] 00000018
#    Time: 9674120 ns  Iteration: 0  Instance: /ahx_tb
# ** Note: 
# [HARV] 0040
#    Time: 10127520 ns  Iteration: 0  Instance: /ahx_tb
# ** Note: 
# [HARV] 700035EC
#    Time: 10943820 ns  Iteration: 0  Instance: /ahx_tb
# ** Note: 
# [HARV] 01B787B3
#    Time: 11760120 ns  Iteration: 0  Instance: /ahx_tb
# ** Note: 
# [HARV] 00000081
#    Time: 12576140 ns  Iteration: 0  Instance: /ahx_tb
# ** Note: 
# [HARV] 43
#    Time: 12848440 ns  Iteration: 0  Instance: /ahx_tb
# 13,184,946 ns >> Fault Injection - /ahx_tb/top_b/harv_soc_u/harv_u/csr_u/mtime_r(14) - 0 -> 1
# ** Note: 
# [HARV] 00000018
#    Time: 13664460 ns  Iteration: 0  Instance: /ahx_tb
# 13,664,958 ns >> Fault Injection - /ahx_tb/top_b/harv_soc_u/axi4l_top_u/axi4l_uart_slave_u/baud_div_r(0) - 0 -> 1
# ** Note: 
# [HARV] 0005B961
#    Time: 14480620 ns  Iteration: 0  Instance: /ahx_tb
# 15,088,733 ns >> Fault Injection - /ahx_tb/top_b/harv_soc_u/harv_u/regfile_u/ecc_regfile_g/regfile_r(7)(2) - 0 -> 1
# ** Note: 
# [HARV] 00000000
#    Time: 15296640 ns  Iteration: 0  Instance: /ahx_tb
# ** Note: 
# [HARV] Hello world
#    Time: 16507560 ns  Iteration: 0  Instance: /ahx_tb
# 16,925,493 ns >> Fault Injection - /ahx_tb/top_b/harv_soc_u/harv_u/event_handler_u/jal_log_r(12)(30) - 0 -> 1
# ** Note: 
# [HARV] Exited with code 0
#    Time: 18316980 ns  Iteration: 0  Instance: /ahx_tb
# End time: 13:53:13 on Sep 30,2022, Elapsed time: 0:00:53
# Errors: 0, Warnings: 0
