$date
	Tue Jan 13 15:58:55 2026
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module tb_alu $end
$var wire 4 ! result [3:0] $end
$var reg 4 " A [3:0] $end
$var reg 4 # B [3:0] $end
$var reg 3 $ operation [2:0] $end
$scope module uut $end
$var wire 4 % A [3:0] $end
$var wire 4 & B [3:0] $end
$var wire 3 ' operation [2:0] $end
$var reg 4 ( result [3:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
b1000 (
b0 '
b101 &
b11 %
b0 $
b101 #
b11 "
b1000 !
$end
#10
b1110 !
b1110 (
b1 $
b1 '
#20
b1 !
b1 (
b10 $
b10 '
#30
b111 !
b111 (
b11 $
b11 '
#40
b110 !
b110 (
b100 $
b100 '
#50
b1100 !
b1100 (
b101 $
b101 '
#60
b1 !
b1 (
b110 $
b110 '
#70
b0 !
b0 (
b111 $
b111 '
#80
