Drill report for Logic_1.kicad_pcb
Created on Mon Jun 12 23:47:38 2023

Copper Layer Stackup:
    =============================================================
    L1 :  F.Cu                      front
    L2 :  B.Cu                      back


Drill file 'Logic_1.drl' contains
    plated through holes:
    =============================================================
    T1  0.400mm  0.0157"  (157 holes)
    T2  0.600mm  0.0236"  (8 holes)  (with 8 slots)
    T3  1.000mm  0.0394"  (39 holes)
    T4  3.200mm  0.1260"  (4 holes)

    Total plated holes count 208


Not plated through holes are merged with plated holes
    unplated through holes:
    =============================================================
    T5  0.650mm  0.0256"  (4 holes)

    Total unplated holes count 4
