#FIG 3.2  Produced by xfig version 3.2.5c
Landscape
Center
Metric
A4      
100.00
Single
-2
1200 2
0 32 #9c0000
0 33 #8c8c8c
0 34 #8c8c8c
0 35 #424242
0 36 #8c8c8c
0 37 #424242
0 38 #8c8c8c
0 39 #424242
0 40 #8c8c8c
0 41 #424242
0 42 #8c8c8c
0 43 #424242
5 1 0 1 0 7 50 -1 -1 4.000 0 0 1 0 9500.993 1442.653 8550 540 9405 135 10170 315
	1 1 1.00 60.00 120.00
5 1 0 1 0 7 50 -1 -1 4.000 0 0 1 0 9603.643 -87.214 10485 1215 9630 1485 8550 1080
	1 1 1.00 60.00 120.00
1 2 0 1 0 7 50 -1 -1 4.000 1 0.0000 3178 4765 967 427 2211 4338 4146 5193
1 2 0 1 0 7 50 -1 -1 4.000 1 0.0000 7724 2041 967 427 6757 1614 8692 2469
1 2 0 1 0 7 50 -1 -1 4.000 1 0.0000 7716 4610 967 427 6749 4183 8684 5038
1 2 0 1 0 7 50 -1 -1 4.000 1 0.0000 3127 2137 967 427 2160 1710 4095 2565
1 2 0 1 0 7 50 -1 -1 4.000 1 0.0000 9314 7366 967 427 8347 6939 10282 7794
1 2 0 1 0 7 50 -1 -1 4.000 1 0.0000 10626 753 967 427 9659 326 11594 1181
1 2 0 1 0 7 50 -1 -1 4.000 1 0.0000 10654 2060 967 427 9687 1633 11622 2488
2 2 0 1 0 7 50 -1 -1 4.000 0 0 -1 0 0 5
	 2340 405 4050 405 4050 1170 2340 1170 2340 405
2 1 0 1 0 7 50 -1 -1 4.000 0 0 -1 1 0 2
	1 1 1.00 60.00 120.00
	 3150 1215 3150 1710
2 1 0 1 0 7 50 -1 -1 4.000 0 0 -1 1 0 2
	1 1 1.00 60.00 120.00
	 3150 2610 3150 3105
2 2 0 1 0 7 50 -1 -1 4.000 0 0 -1 0 0 5
	 2295 3105 4005 3105 4005 3870 2295 3870 2295 3105
2 1 0 1 0 7 50 -1 -1 4.000 0 0 -1 1 0 2
	1 1 1.00 60.00 120.00
	 3105 3870 3105 4365
2 1 0 1 0 7 50 -1 -1 4.000 0 0 -1 1 0 2
	1 1 1.00 60.00 120.00
	 3150 5220 3150 5715
2 2 0 1 0 7 50 -1 -1 4.000 0 0 -1 0 0 5
	 2385 5715 4095 5715 4095 6480 2385 6480 2385 5715
2 2 0 1 0 7 50 -1 -1 4.000 0 0 -1 0 0 5
	 6840 405 8550 405 8550 1170 6840 1170 6840 405
2 1 0 1 0 7 50 -1 -1 4.000 0 0 -1 1 0 2
	1 1 1.00 60.00 120.00
	 7695 1170 7695 1665
2 1 0 1 0 7 50 -1 -1 4.000 0 0 -1 1 0 2
	1 1 1.00 60.00 120.00
	 7695 2475 7695 2970
2 2 0 1 0 7 50 -1 -1 4.000 0 0 -1 0 0 5
	 6885 2925 8595 2925 8595 3690 6885 3690 6885 2925
2 1 0 1 0 7 50 -1 -1 4.000 0 0 -1 1 0 2
	1 1 1.00 60.00 120.00
	 7695 3735 7695 4230
2 1 0 1 0 7 50 -1 -1 4.000 0 0 -1 1 0 2
	1 1 1.00 60.00 120.00
	 7695 5040 7695 5535
2 2 0 1 0 7 50 -1 -1 4.000 0 0 -1 0 0 5
	 6930 5535 8640 5535 8640 6300 6930 6300 6930 5535
2 2 0 1 0 7 50 -1 -1 4.000 0 0 -1 0 0 5
	 10215 5535 11925 5535 11925 6300 10215 6300 10215 5535
2 1 0 1 0 7 50 -1 -1 4.000 0 0 -1 1 0 2
	1 1 1.00 60.00 120.00
	 7740 6345 8685 6975
2 1 0 1 0 7 50 -1 -1 4.000 0 0 -1 1 0 2
	1 1 1.00 60.00 120.00
	 11115 6300 10080 7065
2 2 0 1 0 7 50 -1 -1 4.000 0 0 -1 0 0 5
	 9990 3015 11700 3015 11700 3780 9990 3780 9990 3015
2 1 0 1 0 7 50 -1 -1 4.000 0 0 -1 1 0 2
	1 1 1.00 60.00 120.00
	 8190 1170 9720 1935
2 1 0 1 0 7 50 -1 -1 4.000 0 0 -1 1 0 2
	1 1 1.00 60.00 120.00
	 10665 2520 10665 3015
2 2 0 1 0 7 50 -1 -1 4.000 0 0 -1 0 0 5
	 4770 2790 6075 2790 6075 3690 4770 3690 4770 2790
2 1 0 1 4 7 50 -1 -1 4.000 0 0 -1 1 1 2
	1 1 1.00 60.00 120.00
	1 1 1.00 60.00 120.00
	 4050 900 5445 2745
2 1 0 1 4 7 50 -1 -1 4.000 0 0 -1 1 1 5
	1 1 1.00 60.00 120.00
	1 1 1.00 60.00 120.00
	 6075 3195 6615 2745 7380 2655 8730 2655 10035 3330
2 1 0 1 4 7 50 -1 -1 4.000 0 0 -1 1 1 3
	1 1 1.00 60.00 120.00
	1 1 1.00 60.00 120.00
	 5400 3690 5355 4770 6885 5895
2 1 0 1 4 7 50 -1 -1 4.000 0 0 -1 1 1 2
	1 1 1.00 60.00 120.00
	1 1 1.00 60.00 120.00
	 2070 7560 3015 7560
4 0 0 50 -1 0 16 0.0000 4 180 765 2565 765 C code\001
4 0 0 50 -1 0 16 0.0000 4 240 585 2565 2295 clang\001
4 0 0 50 -1 0 16 0.0000 4 240 1305 2340 3375 LLVM byte\001
4 0 0 50 -1 0 16 0.0000 4 180 510 2340 3690 code\001
4 0 0 50 -1 0 16 0.0000 4 180 870 2520 4860 llvm2aa\001
4 0 0 50 -1 0 16 0.0000 4 180 900 2565 6075 Aa code\001
4 0 0 50 -1 0 16 0.0000 4 180 900 7155 765 Aa code\001
4 0 0 50 -1 0 16 0.0000 4 180 900 6975 3240 vC code\001
4 0 0 50 -1 0 16 0.0000 4 180 870 7020 4590 vc2vhdl\001
4 0 0 50 -1 0 16 0.0000 4 180 825 7200 5940 VHDL \001
4 0 0 50 -1 0 16 0.0000 4 180 1275 10350 5760 AHIR Vhdl\001
4 0 0 50 -1 0 16 0.0000 4 240 810 10350 6075 Library\001
4 0 0 50 -1 0 16 0.0000 4 240 720 10035 720 AaOpt\001
4 0 0 50 -1 0 16 0.0000 4 180 825 7200 2025 Aa2VC\001
4 0 0 50 -1 0 16 0.0000 4 180 960 8640 7335 Simulate\001
4 0 0 50 -1 0 16 0.0000 4 240 1170 8640 7650 Synthesize\001
4 0 0 50 -1 0 16 0.0000 4 180 630 10215 2025 Aa2C\001
4 0 0 50 -1 0 16 0.0000 4 180 765 10170 3285 C code\001
4 0 0 50 -1 0 16 0.0000 4 240 1500 10170 3600 (to verify Aa)\001
4 0 0 50 -1 0 16 0.0000 4 180 255 4905 3060 C \001
4 0 0 50 -1 0 16 0.0000 4 180 1020 4905 3375 testbench\001
4 0 0 50 -1 0 16 0.0000 4 210 1020 2565 7920 test setup\001
4 0 0 50 -1 0 16 0.0000 4 180 1845 4815 5490 VHDL simulator\001
4 0 0 50 -1 0 16 0.0000 4 240 870 4635 1530 compile\001
4 0 0 50 -1 0 16 0.0000 4 180 885 4635 1845 and link\001
4 0 0 50 -1 0 16 0.0000 4 240 870 8730 2790 compile\001
4 0 0 50 -1 0 16 0.0000 4 180 885 8730 3105 and link\001
4 0 0 50 -1 0 16 0.0000 4 240 1965 4455 4140 compile testbench\001
