module bram_delay (
    input   logic               clk,
    input   logic               reset,
    input   logic   [31:0]      datain,
    output  logic   [31:0]      dataout);

    logic   [9:0]       count;
    always_ff @ (posedge clk) if (reset==1) count<=0; else count++;

    logic [15:0] ram_addr;
    assign ram_addr = {6'b000000, count};

    RAMB36E1 #(
        .RDADDR_COLLISION_HWCONFIG("PERFORMANCE"), //"DELAYED_WRITE"),
        .SIM_COLLISION_CHECK("ALL"),
        .DOA_REG(0),
        .DOB_REG(0),
        .EN_ECC_READ("FALSE"),
        .EN_ECC_WRITE("FALSE"),
        .INIT_FILE("NONE"),
        .RAM_MODE("TDP"),
        .RAM_EXTENSION_A("NONE"),
        .RAM_EXTENSION_B("NONE"),
        .READ_WIDTH_A(36),
        .READ_WIDTH_B(36),
        .WRITE_WIDTH_A(36),
        .WRITE_WIDTH_B(36),
        .RSTREG_PRIORITY_A("RSTREG"),
        .RSTREG_PRIORITY_B("RSTREG"),
        .SIM_DEVICE("7SERIES"),
        .WRITE_MODE_A("READ_FIRST"),
        .WRITE_MODE_B("READ_FIRST")
    ) RAMB36E1_inst (
        .CASCADEOUTA(),
        .CASCADEOUTB(),
        .DBITERR(),
        .ECCPARITY(),
        .RDADDRECC(),
        .SBITERR(),
        .DOADO(),
        .DOPADOP(),
        .DOBDO(dataout),
        .DOPBDOP(),
        .CASCADEINA(0),
        .CASCADEINB(0),
        .INJECTDBITERR(0),
        .INJECTSBITERR(0),
        .ADDRARDADDR(ram_addr), 
        .CLKARDCLK(clk), 
        .ENARDEN(1), 
        .REGCEAREGCE(1), 
        .RSTRAMARSTRAM(0), 
        .RSTREGARSTREG(0), 
        .WEA(0), 
        .DIADI(0), 
        .DIPADIP(0), 
        .ADDRBWRADDR(ram_addr), 
        .CLKBWRCLK(clk), 
        .ENBWREN(1), 
        .REGCEB(1), 
        .RSTRAMB(0), 
        .RSTREGB(0), 
        .WEBWE(1), 
        .DIBDI(datain), 
        .DIPBDIP(0) 
    );
    

endmodule

