// Seed: 1676787963
module module_0 (
    input wire id_0,
    input tri0 id_1,
    input wor id_2,
    input wor id_3,
    output supply0 id_4,
    input wor id_5
    , id_8,
    input wor id_6
);
  assign module_1.id_2 = 0;
endmodule
module module_1 #(
    parameter id_1 = 32'd21,
    parameter id_2 = 32'd20
) (
    output tri1 id_0,
    input  tri1 _id_1,
    input  tri1 _id_2,
    input  wor  id_3
);
  wire [id_2 : "" !==  -1] id_5;
  real [id_1 : id_1] id_6 = id_3;
  module_0 modCall_1 (
      id_3,
      id_3,
      id_3,
      id_3,
      id_0,
      id_3,
      id_3
  );
endmodule
