
Microcontrollers-project.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000c2d0  08000188  08000188  00001188  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000001c  0800c458  0800c458  0000d458  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800c474  0800c474  0000e080  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  0800c474  0800c474  0000d474  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800c47c  0800c47c  0000e080  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800c47c  0800c47c  0000d47c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  0800c480  0800c480  0000d480  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000080  20000000  0800c484  0000e000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  0000e080  2**0
                  CONTENTS
 10 .bss          00000b94  20000080  20000080  0000e080  2**2
                  ALLOC
 11 ._user_heap_stack 00000604  20000c14  20000c14  0000e080  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  0000e080  2**0
                  CONTENTS, READONLY
 13 .debug_info   0001ab2c  00000000  00000000  0000e0b0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 00004271  00000000  00000000  00028bdc  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00001840  00000000  00000000  0002ce50  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 000012b9  00000000  00000000  0002e690  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  000253d6  00000000  00000000  0002f949  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   0001f602  00000000  00000000  00054d1f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000d5ac8  00000000  00000000  00074321  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000043  00000000  00000000  00149de9  2**0
                  CONTENTS, READONLY
 21 .debug_frame  00006bdc  00000000  00000000  00149e2c  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 22 .debug_line_str 00000079  00000000  00000000  00150a08  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000188 <__do_global_dtors_aux>:
 8000188:	b510      	push	{r4, lr}
 800018a:	4c05      	ldr	r4, [pc, #20]	@ (80001a0 <__do_global_dtors_aux+0x18>)
 800018c:	7823      	ldrb	r3, [r4, #0]
 800018e:	b933      	cbnz	r3, 800019e <__do_global_dtors_aux+0x16>
 8000190:	4b04      	ldr	r3, [pc, #16]	@ (80001a4 <__do_global_dtors_aux+0x1c>)
 8000192:	b113      	cbz	r3, 800019a <__do_global_dtors_aux+0x12>
 8000194:	4804      	ldr	r0, [pc, #16]	@ (80001a8 <__do_global_dtors_aux+0x20>)
 8000196:	f3af 8000 	nop.w
 800019a:	2301      	movs	r3, #1
 800019c:	7023      	strb	r3, [r4, #0]
 800019e:	bd10      	pop	{r4, pc}
 80001a0:	20000080 	.word	0x20000080
 80001a4:	00000000 	.word	0x00000000
 80001a8:	0800c440 	.word	0x0800c440

080001ac <frame_dummy>:
 80001ac:	b508      	push	{r3, lr}
 80001ae:	4b03      	ldr	r3, [pc, #12]	@ (80001bc <frame_dummy+0x10>)
 80001b0:	b11b      	cbz	r3, 80001ba <frame_dummy+0xe>
 80001b2:	4903      	ldr	r1, [pc, #12]	@ (80001c0 <frame_dummy+0x14>)
 80001b4:	4803      	ldr	r0, [pc, #12]	@ (80001c4 <frame_dummy+0x18>)
 80001b6:	f3af 8000 	nop.w
 80001ba:	bd08      	pop	{r3, pc}
 80001bc:	00000000 	.word	0x00000000
 80001c0:	20000084 	.word	0x20000084
 80001c4:	0800c440 	.word	0x0800c440

080001c8 <__aeabi_drsub>:
 80001c8:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 80001cc:	e002      	b.n	80001d4 <__adddf3>
 80001ce:	bf00      	nop

080001d0 <__aeabi_dsub>:
 80001d0:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

080001d4 <__adddf3>:
 80001d4:	b530      	push	{r4, r5, lr}
 80001d6:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80001da:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80001de:	ea94 0f05 	teq	r4, r5
 80001e2:	bf08      	it	eq
 80001e4:	ea90 0f02 	teqeq	r0, r2
 80001e8:	bf1f      	itttt	ne
 80001ea:	ea54 0c00 	orrsne.w	ip, r4, r0
 80001ee:	ea55 0c02 	orrsne.w	ip, r5, r2
 80001f2:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80001f6:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80001fa:	f000 80e2 	beq.w	80003c2 <__adddf3+0x1ee>
 80001fe:	ea4f 5454 	mov.w	r4, r4, lsr #21
 8000202:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 8000206:	bfb8      	it	lt
 8000208:	426d      	neglt	r5, r5
 800020a:	dd0c      	ble.n	8000226 <__adddf3+0x52>
 800020c:	442c      	add	r4, r5
 800020e:	ea80 0202 	eor.w	r2, r0, r2
 8000212:	ea81 0303 	eor.w	r3, r1, r3
 8000216:	ea82 0000 	eor.w	r0, r2, r0
 800021a:	ea83 0101 	eor.w	r1, r3, r1
 800021e:	ea80 0202 	eor.w	r2, r0, r2
 8000222:	ea81 0303 	eor.w	r3, r1, r3
 8000226:	2d36      	cmp	r5, #54	@ 0x36
 8000228:	bf88      	it	hi
 800022a:	bd30      	pophi	{r4, r5, pc}
 800022c:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000230:	ea4f 3101 	mov.w	r1, r1, lsl #12
 8000234:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 8000238:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 800023c:	d002      	beq.n	8000244 <__adddf3+0x70>
 800023e:	4240      	negs	r0, r0
 8000240:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000244:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 8000248:	ea4f 3303 	mov.w	r3, r3, lsl #12
 800024c:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000250:	d002      	beq.n	8000258 <__adddf3+0x84>
 8000252:	4252      	negs	r2, r2
 8000254:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000258:	ea94 0f05 	teq	r4, r5
 800025c:	f000 80a7 	beq.w	80003ae <__adddf3+0x1da>
 8000260:	f1a4 0401 	sub.w	r4, r4, #1
 8000264:	f1d5 0e20 	rsbs	lr, r5, #32
 8000268:	db0d      	blt.n	8000286 <__adddf3+0xb2>
 800026a:	fa02 fc0e 	lsl.w	ip, r2, lr
 800026e:	fa22 f205 	lsr.w	r2, r2, r5
 8000272:	1880      	adds	r0, r0, r2
 8000274:	f141 0100 	adc.w	r1, r1, #0
 8000278:	fa03 f20e 	lsl.w	r2, r3, lr
 800027c:	1880      	adds	r0, r0, r2
 800027e:	fa43 f305 	asr.w	r3, r3, r5
 8000282:	4159      	adcs	r1, r3
 8000284:	e00e      	b.n	80002a4 <__adddf3+0xd0>
 8000286:	f1a5 0520 	sub.w	r5, r5, #32
 800028a:	f10e 0e20 	add.w	lr, lr, #32
 800028e:	2a01      	cmp	r2, #1
 8000290:	fa03 fc0e 	lsl.w	ip, r3, lr
 8000294:	bf28      	it	cs
 8000296:	f04c 0c02 	orrcs.w	ip, ip, #2
 800029a:	fa43 f305 	asr.w	r3, r3, r5
 800029e:	18c0      	adds	r0, r0, r3
 80002a0:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 80002a4:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80002a8:	d507      	bpl.n	80002ba <__adddf3+0xe6>
 80002aa:	f04f 0e00 	mov.w	lr, #0
 80002ae:	f1dc 0c00 	rsbs	ip, ip, #0
 80002b2:	eb7e 0000 	sbcs.w	r0, lr, r0
 80002b6:	eb6e 0101 	sbc.w	r1, lr, r1
 80002ba:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 80002be:	d31b      	bcc.n	80002f8 <__adddf3+0x124>
 80002c0:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 80002c4:	d30c      	bcc.n	80002e0 <__adddf3+0x10c>
 80002c6:	0849      	lsrs	r1, r1, #1
 80002c8:	ea5f 0030 	movs.w	r0, r0, rrx
 80002cc:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80002d0:	f104 0401 	add.w	r4, r4, #1
 80002d4:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80002d8:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 80002dc:	f080 809a 	bcs.w	8000414 <__adddf3+0x240>
 80002e0:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 80002e4:	bf08      	it	eq
 80002e6:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80002ea:	f150 0000 	adcs.w	r0, r0, #0
 80002ee:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80002f2:	ea41 0105 	orr.w	r1, r1, r5
 80002f6:	bd30      	pop	{r4, r5, pc}
 80002f8:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80002fc:	4140      	adcs	r0, r0
 80002fe:	eb41 0101 	adc.w	r1, r1, r1
 8000302:	3c01      	subs	r4, #1
 8000304:	bf28      	it	cs
 8000306:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 800030a:	d2e9      	bcs.n	80002e0 <__adddf3+0x10c>
 800030c:	f091 0f00 	teq	r1, #0
 8000310:	bf04      	itt	eq
 8000312:	4601      	moveq	r1, r0
 8000314:	2000      	moveq	r0, #0
 8000316:	fab1 f381 	clz	r3, r1
 800031a:	bf08      	it	eq
 800031c:	3320      	addeq	r3, #32
 800031e:	f1a3 030b 	sub.w	r3, r3, #11
 8000322:	f1b3 0220 	subs.w	r2, r3, #32
 8000326:	da0c      	bge.n	8000342 <__adddf3+0x16e>
 8000328:	320c      	adds	r2, #12
 800032a:	dd08      	ble.n	800033e <__adddf3+0x16a>
 800032c:	f102 0c14 	add.w	ip, r2, #20
 8000330:	f1c2 020c 	rsb	r2, r2, #12
 8000334:	fa01 f00c 	lsl.w	r0, r1, ip
 8000338:	fa21 f102 	lsr.w	r1, r1, r2
 800033c:	e00c      	b.n	8000358 <__adddf3+0x184>
 800033e:	f102 0214 	add.w	r2, r2, #20
 8000342:	bfd8      	it	le
 8000344:	f1c2 0c20 	rsble	ip, r2, #32
 8000348:	fa01 f102 	lsl.w	r1, r1, r2
 800034c:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000350:	bfdc      	itt	le
 8000352:	ea41 010c 	orrle.w	r1, r1, ip
 8000356:	4090      	lslle	r0, r2
 8000358:	1ae4      	subs	r4, r4, r3
 800035a:	bfa2      	ittt	ge
 800035c:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000360:	4329      	orrge	r1, r5
 8000362:	bd30      	popge	{r4, r5, pc}
 8000364:	ea6f 0404 	mvn.w	r4, r4
 8000368:	3c1f      	subs	r4, #31
 800036a:	da1c      	bge.n	80003a6 <__adddf3+0x1d2>
 800036c:	340c      	adds	r4, #12
 800036e:	dc0e      	bgt.n	800038e <__adddf3+0x1ba>
 8000370:	f104 0414 	add.w	r4, r4, #20
 8000374:	f1c4 0220 	rsb	r2, r4, #32
 8000378:	fa20 f004 	lsr.w	r0, r0, r4
 800037c:	fa01 f302 	lsl.w	r3, r1, r2
 8000380:	ea40 0003 	orr.w	r0, r0, r3
 8000384:	fa21 f304 	lsr.w	r3, r1, r4
 8000388:	ea45 0103 	orr.w	r1, r5, r3
 800038c:	bd30      	pop	{r4, r5, pc}
 800038e:	f1c4 040c 	rsb	r4, r4, #12
 8000392:	f1c4 0220 	rsb	r2, r4, #32
 8000396:	fa20 f002 	lsr.w	r0, r0, r2
 800039a:	fa01 f304 	lsl.w	r3, r1, r4
 800039e:	ea40 0003 	orr.w	r0, r0, r3
 80003a2:	4629      	mov	r1, r5
 80003a4:	bd30      	pop	{r4, r5, pc}
 80003a6:	fa21 f004 	lsr.w	r0, r1, r4
 80003aa:	4629      	mov	r1, r5
 80003ac:	bd30      	pop	{r4, r5, pc}
 80003ae:	f094 0f00 	teq	r4, #0
 80003b2:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 80003b6:	bf06      	itte	eq
 80003b8:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 80003bc:	3401      	addeq	r4, #1
 80003be:	3d01      	subne	r5, #1
 80003c0:	e74e      	b.n	8000260 <__adddf3+0x8c>
 80003c2:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80003c6:	bf18      	it	ne
 80003c8:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80003cc:	d029      	beq.n	8000422 <__adddf3+0x24e>
 80003ce:	ea94 0f05 	teq	r4, r5
 80003d2:	bf08      	it	eq
 80003d4:	ea90 0f02 	teqeq	r0, r2
 80003d8:	d005      	beq.n	80003e6 <__adddf3+0x212>
 80003da:	ea54 0c00 	orrs.w	ip, r4, r0
 80003de:	bf04      	itt	eq
 80003e0:	4619      	moveq	r1, r3
 80003e2:	4610      	moveq	r0, r2
 80003e4:	bd30      	pop	{r4, r5, pc}
 80003e6:	ea91 0f03 	teq	r1, r3
 80003ea:	bf1e      	ittt	ne
 80003ec:	2100      	movne	r1, #0
 80003ee:	2000      	movne	r0, #0
 80003f0:	bd30      	popne	{r4, r5, pc}
 80003f2:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80003f6:	d105      	bne.n	8000404 <__adddf3+0x230>
 80003f8:	0040      	lsls	r0, r0, #1
 80003fa:	4149      	adcs	r1, r1
 80003fc:	bf28      	it	cs
 80003fe:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 8000402:	bd30      	pop	{r4, r5, pc}
 8000404:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 8000408:	bf3c      	itt	cc
 800040a:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 800040e:	bd30      	popcc	{r4, r5, pc}
 8000410:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000414:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 8000418:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800041c:	f04f 0000 	mov.w	r0, #0
 8000420:	bd30      	pop	{r4, r5, pc}
 8000422:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 8000426:	bf1a      	itte	ne
 8000428:	4619      	movne	r1, r3
 800042a:	4610      	movne	r0, r2
 800042c:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000430:	bf1c      	itt	ne
 8000432:	460b      	movne	r3, r1
 8000434:	4602      	movne	r2, r0
 8000436:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 800043a:	bf06      	itte	eq
 800043c:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000440:	ea91 0f03 	teqeq	r1, r3
 8000444:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 8000448:	bd30      	pop	{r4, r5, pc}
 800044a:	bf00      	nop

0800044c <__aeabi_ui2d>:
 800044c:	f090 0f00 	teq	r0, #0
 8000450:	bf04      	itt	eq
 8000452:	2100      	moveq	r1, #0
 8000454:	4770      	bxeq	lr
 8000456:	b530      	push	{r4, r5, lr}
 8000458:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 800045c:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000460:	f04f 0500 	mov.w	r5, #0
 8000464:	f04f 0100 	mov.w	r1, #0
 8000468:	e750      	b.n	800030c <__adddf3+0x138>
 800046a:	bf00      	nop

0800046c <__aeabi_i2d>:
 800046c:	f090 0f00 	teq	r0, #0
 8000470:	bf04      	itt	eq
 8000472:	2100      	moveq	r1, #0
 8000474:	4770      	bxeq	lr
 8000476:	b530      	push	{r4, r5, lr}
 8000478:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 800047c:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000480:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 8000484:	bf48      	it	mi
 8000486:	4240      	negmi	r0, r0
 8000488:	f04f 0100 	mov.w	r1, #0
 800048c:	e73e      	b.n	800030c <__adddf3+0x138>
 800048e:	bf00      	nop

08000490 <__aeabi_f2d>:
 8000490:	0042      	lsls	r2, r0, #1
 8000492:	ea4f 01e2 	mov.w	r1, r2, asr #3
 8000496:	ea4f 0131 	mov.w	r1, r1, rrx
 800049a:	ea4f 7002 	mov.w	r0, r2, lsl #28
 800049e:	bf1f      	itttt	ne
 80004a0:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 80004a4:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 80004a8:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 80004ac:	4770      	bxne	lr
 80004ae:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 80004b2:	bf08      	it	eq
 80004b4:	4770      	bxeq	lr
 80004b6:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 80004ba:	bf04      	itt	eq
 80004bc:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 80004c0:	4770      	bxeq	lr
 80004c2:	b530      	push	{r4, r5, lr}
 80004c4:	f44f 7460 	mov.w	r4, #896	@ 0x380
 80004c8:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80004cc:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 80004d0:	e71c      	b.n	800030c <__adddf3+0x138>
 80004d2:	bf00      	nop

080004d4 <__aeabi_ul2d>:
 80004d4:	ea50 0201 	orrs.w	r2, r0, r1
 80004d8:	bf08      	it	eq
 80004da:	4770      	bxeq	lr
 80004dc:	b530      	push	{r4, r5, lr}
 80004de:	f04f 0500 	mov.w	r5, #0
 80004e2:	e00a      	b.n	80004fa <__aeabi_l2d+0x16>

080004e4 <__aeabi_l2d>:
 80004e4:	ea50 0201 	orrs.w	r2, r0, r1
 80004e8:	bf08      	it	eq
 80004ea:	4770      	bxeq	lr
 80004ec:	b530      	push	{r4, r5, lr}
 80004ee:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 80004f2:	d502      	bpl.n	80004fa <__aeabi_l2d+0x16>
 80004f4:	4240      	negs	r0, r0
 80004f6:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80004fa:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80004fe:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000502:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 8000506:	f43f aed8 	beq.w	80002ba <__adddf3+0xe6>
 800050a:	f04f 0203 	mov.w	r2, #3
 800050e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000512:	bf18      	it	ne
 8000514:	3203      	addne	r2, #3
 8000516:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800051a:	bf18      	it	ne
 800051c:	3203      	addne	r2, #3
 800051e:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 8000522:	f1c2 0320 	rsb	r3, r2, #32
 8000526:	fa00 fc03 	lsl.w	ip, r0, r3
 800052a:	fa20 f002 	lsr.w	r0, r0, r2
 800052e:	fa01 fe03 	lsl.w	lr, r1, r3
 8000532:	ea40 000e 	orr.w	r0, r0, lr
 8000536:	fa21 f102 	lsr.w	r1, r1, r2
 800053a:	4414      	add	r4, r2
 800053c:	e6bd      	b.n	80002ba <__adddf3+0xe6>
 800053e:	bf00      	nop

08000540 <__gedf2>:
 8000540:	f04f 3cff 	mov.w	ip, #4294967295
 8000544:	e006      	b.n	8000554 <__cmpdf2+0x4>
 8000546:	bf00      	nop

08000548 <__ledf2>:
 8000548:	f04f 0c01 	mov.w	ip, #1
 800054c:	e002      	b.n	8000554 <__cmpdf2+0x4>
 800054e:	bf00      	nop

08000550 <__cmpdf2>:
 8000550:	f04f 0c01 	mov.w	ip, #1
 8000554:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000558:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 800055c:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000560:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000564:	bf18      	it	ne
 8000566:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 800056a:	d01b      	beq.n	80005a4 <__cmpdf2+0x54>
 800056c:	b001      	add	sp, #4
 800056e:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000572:	bf0c      	ite	eq
 8000574:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000578:	ea91 0f03 	teqne	r1, r3
 800057c:	bf02      	ittt	eq
 800057e:	ea90 0f02 	teqeq	r0, r2
 8000582:	2000      	moveq	r0, #0
 8000584:	4770      	bxeq	lr
 8000586:	f110 0f00 	cmn.w	r0, #0
 800058a:	ea91 0f03 	teq	r1, r3
 800058e:	bf58      	it	pl
 8000590:	4299      	cmppl	r1, r3
 8000592:	bf08      	it	eq
 8000594:	4290      	cmpeq	r0, r2
 8000596:	bf2c      	ite	cs
 8000598:	17d8      	asrcs	r0, r3, #31
 800059a:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 800059e:	f040 0001 	orr.w	r0, r0, #1
 80005a2:	4770      	bx	lr
 80005a4:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 80005a8:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 80005ac:	d102      	bne.n	80005b4 <__cmpdf2+0x64>
 80005ae:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 80005b2:	d107      	bne.n	80005c4 <__cmpdf2+0x74>
 80005b4:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 80005b8:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 80005bc:	d1d6      	bne.n	800056c <__cmpdf2+0x1c>
 80005be:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 80005c2:	d0d3      	beq.n	800056c <__cmpdf2+0x1c>
 80005c4:	f85d 0b04 	ldr.w	r0, [sp], #4
 80005c8:	4770      	bx	lr
 80005ca:	bf00      	nop

080005cc <__aeabi_cdrcmple>:
 80005cc:	4684      	mov	ip, r0
 80005ce:	4610      	mov	r0, r2
 80005d0:	4662      	mov	r2, ip
 80005d2:	468c      	mov	ip, r1
 80005d4:	4619      	mov	r1, r3
 80005d6:	4663      	mov	r3, ip
 80005d8:	e000      	b.n	80005dc <__aeabi_cdcmpeq>
 80005da:	bf00      	nop

080005dc <__aeabi_cdcmpeq>:
 80005dc:	b501      	push	{r0, lr}
 80005de:	f7ff ffb7 	bl	8000550 <__cmpdf2>
 80005e2:	2800      	cmp	r0, #0
 80005e4:	bf48      	it	mi
 80005e6:	f110 0f00 	cmnmi.w	r0, #0
 80005ea:	bd01      	pop	{r0, pc}

080005ec <__aeabi_dcmpeq>:
 80005ec:	f84d ed08 	str.w	lr, [sp, #-8]!
 80005f0:	f7ff fff4 	bl	80005dc <__aeabi_cdcmpeq>
 80005f4:	bf0c      	ite	eq
 80005f6:	2001      	moveq	r0, #1
 80005f8:	2000      	movne	r0, #0
 80005fa:	f85d fb08 	ldr.w	pc, [sp], #8
 80005fe:	bf00      	nop

08000600 <__aeabi_dcmplt>:
 8000600:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000604:	f7ff ffea 	bl	80005dc <__aeabi_cdcmpeq>
 8000608:	bf34      	ite	cc
 800060a:	2001      	movcc	r0, #1
 800060c:	2000      	movcs	r0, #0
 800060e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000612:	bf00      	nop

08000614 <__aeabi_dcmple>:
 8000614:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000618:	f7ff ffe0 	bl	80005dc <__aeabi_cdcmpeq>
 800061c:	bf94      	ite	ls
 800061e:	2001      	movls	r0, #1
 8000620:	2000      	movhi	r0, #0
 8000622:	f85d fb08 	ldr.w	pc, [sp], #8
 8000626:	bf00      	nop

08000628 <__aeabi_dcmpge>:
 8000628:	f84d ed08 	str.w	lr, [sp, #-8]!
 800062c:	f7ff ffce 	bl	80005cc <__aeabi_cdrcmple>
 8000630:	bf94      	ite	ls
 8000632:	2001      	movls	r0, #1
 8000634:	2000      	movhi	r0, #0
 8000636:	f85d fb08 	ldr.w	pc, [sp], #8
 800063a:	bf00      	nop

0800063c <__aeabi_dcmpgt>:
 800063c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000640:	f7ff ffc4 	bl	80005cc <__aeabi_cdrcmple>
 8000644:	bf34      	ite	cc
 8000646:	2001      	movcc	r0, #1
 8000648:	2000      	movcs	r0, #0
 800064a:	f85d fb08 	ldr.w	pc, [sp], #8
 800064e:	bf00      	nop

08000650 <__aeabi_uldivmod>:
 8000650:	b953      	cbnz	r3, 8000668 <__aeabi_uldivmod+0x18>
 8000652:	b94a      	cbnz	r2, 8000668 <__aeabi_uldivmod+0x18>
 8000654:	2900      	cmp	r1, #0
 8000656:	bf08      	it	eq
 8000658:	2800      	cmpeq	r0, #0
 800065a:	bf1c      	itt	ne
 800065c:	f04f 31ff 	movne.w	r1, #4294967295
 8000660:	f04f 30ff 	movne.w	r0, #4294967295
 8000664:	f000 b988 	b.w	8000978 <__aeabi_idiv0>
 8000668:	f1ad 0c08 	sub.w	ip, sp, #8
 800066c:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000670:	f000 f806 	bl	8000680 <__udivmoddi4>
 8000674:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000678:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800067c:	b004      	add	sp, #16
 800067e:	4770      	bx	lr

08000680 <__udivmoddi4>:
 8000680:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000684:	9d08      	ldr	r5, [sp, #32]
 8000686:	468e      	mov	lr, r1
 8000688:	4604      	mov	r4, r0
 800068a:	4688      	mov	r8, r1
 800068c:	2b00      	cmp	r3, #0
 800068e:	d14a      	bne.n	8000726 <__udivmoddi4+0xa6>
 8000690:	428a      	cmp	r2, r1
 8000692:	4617      	mov	r7, r2
 8000694:	d962      	bls.n	800075c <__udivmoddi4+0xdc>
 8000696:	fab2 f682 	clz	r6, r2
 800069a:	b14e      	cbz	r6, 80006b0 <__udivmoddi4+0x30>
 800069c:	f1c6 0320 	rsb	r3, r6, #32
 80006a0:	fa01 f806 	lsl.w	r8, r1, r6
 80006a4:	fa20 f303 	lsr.w	r3, r0, r3
 80006a8:	40b7      	lsls	r7, r6
 80006aa:	ea43 0808 	orr.w	r8, r3, r8
 80006ae:	40b4      	lsls	r4, r6
 80006b0:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80006b4:	fa1f fc87 	uxth.w	ip, r7
 80006b8:	fbb8 f1fe 	udiv	r1, r8, lr
 80006bc:	0c23      	lsrs	r3, r4, #16
 80006be:	fb0e 8811 	mls	r8, lr, r1, r8
 80006c2:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 80006c6:	fb01 f20c 	mul.w	r2, r1, ip
 80006ca:	429a      	cmp	r2, r3
 80006cc:	d909      	bls.n	80006e2 <__udivmoddi4+0x62>
 80006ce:	18fb      	adds	r3, r7, r3
 80006d0:	f101 30ff 	add.w	r0, r1, #4294967295
 80006d4:	f080 80ea 	bcs.w	80008ac <__udivmoddi4+0x22c>
 80006d8:	429a      	cmp	r2, r3
 80006da:	f240 80e7 	bls.w	80008ac <__udivmoddi4+0x22c>
 80006de:	3902      	subs	r1, #2
 80006e0:	443b      	add	r3, r7
 80006e2:	1a9a      	subs	r2, r3, r2
 80006e4:	b2a3      	uxth	r3, r4
 80006e6:	fbb2 f0fe 	udiv	r0, r2, lr
 80006ea:	fb0e 2210 	mls	r2, lr, r0, r2
 80006ee:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80006f2:	fb00 fc0c 	mul.w	ip, r0, ip
 80006f6:	459c      	cmp	ip, r3
 80006f8:	d909      	bls.n	800070e <__udivmoddi4+0x8e>
 80006fa:	18fb      	adds	r3, r7, r3
 80006fc:	f100 32ff 	add.w	r2, r0, #4294967295
 8000700:	f080 80d6 	bcs.w	80008b0 <__udivmoddi4+0x230>
 8000704:	459c      	cmp	ip, r3
 8000706:	f240 80d3 	bls.w	80008b0 <__udivmoddi4+0x230>
 800070a:	443b      	add	r3, r7
 800070c:	3802      	subs	r0, #2
 800070e:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000712:	eba3 030c 	sub.w	r3, r3, ip
 8000716:	2100      	movs	r1, #0
 8000718:	b11d      	cbz	r5, 8000722 <__udivmoddi4+0xa2>
 800071a:	40f3      	lsrs	r3, r6
 800071c:	2200      	movs	r2, #0
 800071e:	e9c5 3200 	strd	r3, r2, [r5]
 8000722:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000726:	428b      	cmp	r3, r1
 8000728:	d905      	bls.n	8000736 <__udivmoddi4+0xb6>
 800072a:	b10d      	cbz	r5, 8000730 <__udivmoddi4+0xb0>
 800072c:	e9c5 0100 	strd	r0, r1, [r5]
 8000730:	2100      	movs	r1, #0
 8000732:	4608      	mov	r0, r1
 8000734:	e7f5      	b.n	8000722 <__udivmoddi4+0xa2>
 8000736:	fab3 f183 	clz	r1, r3
 800073a:	2900      	cmp	r1, #0
 800073c:	d146      	bne.n	80007cc <__udivmoddi4+0x14c>
 800073e:	4573      	cmp	r3, lr
 8000740:	d302      	bcc.n	8000748 <__udivmoddi4+0xc8>
 8000742:	4282      	cmp	r2, r0
 8000744:	f200 8105 	bhi.w	8000952 <__udivmoddi4+0x2d2>
 8000748:	1a84      	subs	r4, r0, r2
 800074a:	eb6e 0203 	sbc.w	r2, lr, r3
 800074e:	2001      	movs	r0, #1
 8000750:	4690      	mov	r8, r2
 8000752:	2d00      	cmp	r5, #0
 8000754:	d0e5      	beq.n	8000722 <__udivmoddi4+0xa2>
 8000756:	e9c5 4800 	strd	r4, r8, [r5]
 800075a:	e7e2      	b.n	8000722 <__udivmoddi4+0xa2>
 800075c:	2a00      	cmp	r2, #0
 800075e:	f000 8090 	beq.w	8000882 <__udivmoddi4+0x202>
 8000762:	fab2 f682 	clz	r6, r2
 8000766:	2e00      	cmp	r6, #0
 8000768:	f040 80a4 	bne.w	80008b4 <__udivmoddi4+0x234>
 800076c:	1a8a      	subs	r2, r1, r2
 800076e:	0c03      	lsrs	r3, r0, #16
 8000770:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000774:	b280      	uxth	r0, r0
 8000776:	b2bc      	uxth	r4, r7
 8000778:	2101      	movs	r1, #1
 800077a:	fbb2 fcfe 	udiv	ip, r2, lr
 800077e:	fb0e 221c 	mls	r2, lr, ip, r2
 8000782:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000786:	fb04 f20c 	mul.w	r2, r4, ip
 800078a:	429a      	cmp	r2, r3
 800078c:	d907      	bls.n	800079e <__udivmoddi4+0x11e>
 800078e:	18fb      	adds	r3, r7, r3
 8000790:	f10c 38ff 	add.w	r8, ip, #4294967295
 8000794:	d202      	bcs.n	800079c <__udivmoddi4+0x11c>
 8000796:	429a      	cmp	r2, r3
 8000798:	f200 80e0 	bhi.w	800095c <__udivmoddi4+0x2dc>
 800079c:	46c4      	mov	ip, r8
 800079e:	1a9b      	subs	r3, r3, r2
 80007a0:	fbb3 f2fe 	udiv	r2, r3, lr
 80007a4:	fb0e 3312 	mls	r3, lr, r2, r3
 80007a8:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 80007ac:	fb02 f404 	mul.w	r4, r2, r4
 80007b0:	429c      	cmp	r4, r3
 80007b2:	d907      	bls.n	80007c4 <__udivmoddi4+0x144>
 80007b4:	18fb      	adds	r3, r7, r3
 80007b6:	f102 30ff 	add.w	r0, r2, #4294967295
 80007ba:	d202      	bcs.n	80007c2 <__udivmoddi4+0x142>
 80007bc:	429c      	cmp	r4, r3
 80007be:	f200 80ca 	bhi.w	8000956 <__udivmoddi4+0x2d6>
 80007c2:	4602      	mov	r2, r0
 80007c4:	1b1b      	subs	r3, r3, r4
 80007c6:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 80007ca:	e7a5      	b.n	8000718 <__udivmoddi4+0x98>
 80007cc:	f1c1 0620 	rsb	r6, r1, #32
 80007d0:	408b      	lsls	r3, r1
 80007d2:	fa22 f706 	lsr.w	r7, r2, r6
 80007d6:	431f      	orrs	r7, r3
 80007d8:	fa0e f401 	lsl.w	r4, lr, r1
 80007dc:	fa20 f306 	lsr.w	r3, r0, r6
 80007e0:	fa2e fe06 	lsr.w	lr, lr, r6
 80007e4:	ea4f 4917 	mov.w	r9, r7, lsr #16
 80007e8:	4323      	orrs	r3, r4
 80007ea:	fa00 f801 	lsl.w	r8, r0, r1
 80007ee:	fa1f fc87 	uxth.w	ip, r7
 80007f2:	fbbe f0f9 	udiv	r0, lr, r9
 80007f6:	0c1c      	lsrs	r4, r3, #16
 80007f8:	fb09 ee10 	mls	lr, r9, r0, lr
 80007fc:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000800:	fb00 fe0c 	mul.w	lr, r0, ip
 8000804:	45a6      	cmp	lr, r4
 8000806:	fa02 f201 	lsl.w	r2, r2, r1
 800080a:	d909      	bls.n	8000820 <__udivmoddi4+0x1a0>
 800080c:	193c      	adds	r4, r7, r4
 800080e:	f100 3aff 	add.w	sl, r0, #4294967295
 8000812:	f080 809c 	bcs.w	800094e <__udivmoddi4+0x2ce>
 8000816:	45a6      	cmp	lr, r4
 8000818:	f240 8099 	bls.w	800094e <__udivmoddi4+0x2ce>
 800081c:	3802      	subs	r0, #2
 800081e:	443c      	add	r4, r7
 8000820:	eba4 040e 	sub.w	r4, r4, lr
 8000824:	fa1f fe83 	uxth.w	lr, r3
 8000828:	fbb4 f3f9 	udiv	r3, r4, r9
 800082c:	fb09 4413 	mls	r4, r9, r3, r4
 8000830:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 8000834:	fb03 fc0c 	mul.w	ip, r3, ip
 8000838:	45a4      	cmp	ip, r4
 800083a:	d908      	bls.n	800084e <__udivmoddi4+0x1ce>
 800083c:	193c      	adds	r4, r7, r4
 800083e:	f103 3eff 	add.w	lr, r3, #4294967295
 8000842:	f080 8082 	bcs.w	800094a <__udivmoddi4+0x2ca>
 8000846:	45a4      	cmp	ip, r4
 8000848:	d97f      	bls.n	800094a <__udivmoddi4+0x2ca>
 800084a:	3b02      	subs	r3, #2
 800084c:	443c      	add	r4, r7
 800084e:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 8000852:	eba4 040c 	sub.w	r4, r4, ip
 8000856:	fba0 ec02 	umull	lr, ip, r0, r2
 800085a:	4564      	cmp	r4, ip
 800085c:	4673      	mov	r3, lr
 800085e:	46e1      	mov	r9, ip
 8000860:	d362      	bcc.n	8000928 <__udivmoddi4+0x2a8>
 8000862:	d05f      	beq.n	8000924 <__udivmoddi4+0x2a4>
 8000864:	b15d      	cbz	r5, 800087e <__udivmoddi4+0x1fe>
 8000866:	ebb8 0203 	subs.w	r2, r8, r3
 800086a:	eb64 0409 	sbc.w	r4, r4, r9
 800086e:	fa04 f606 	lsl.w	r6, r4, r6
 8000872:	fa22 f301 	lsr.w	r3, r2, r1
 8000876:	431e      	orrs	r6, r3
 8000878:	40cc      	lsrs	r4, r1
 800087a:	e9c5 6400 	strd	r6, r4, [r5]
 800087e:	2100      	movs	r1, #0
 8000880:	e74f      	b.n	8000722 <__udivmoddi4+0xa2>
 8000882:	fbb1 fcf2 	udiv	ip, r1, r2
 8000886:	0c01      	lsrs	r1, r0, #16
 8000888:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 800088c:	b280      	uxth	r0, r0
 800088e:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 8000892:	463b      	mov	r3, r7
 8000894:	4638      	mov	r0, r7
 8000896:	463c      	mov	r4, r7
 8000898:	46b8      	mov	r8, r7
 800089a:	46be      	mov	lr, r7
 800089c:	2620      	movs	r6, #32
 800089e:	fbb1 f1f7 	udiv	r1, r1, r7
 80008a2:	eba2 0208 	sub.w	r2, r2, r8
 80008a6:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 80008aa:	e766      	b.n	800077a <__udivmoddi4+0xfa>
 80008ac:	4601      	mov	r1, r0
 80008ae:	e718      	b.n	80006e2 <__udivmoddi4+0x62>
 80008b0:	4610      	mov	r0, r2
 80008b2:	e72c      	b.n	800070e <__udivmoddi4+0x8e>
 80008b4:	f1c6 0220 	rsb	r2, r6, #32
 80008b8:	fa2e f302 	lsr.w	r3, lr, r2
 80008bc:	40b7      	lsls	r7, r6
 80008be:	40b1      	lsls	r1, r6
 80008c0:	fa20 f202 	lsr.w	r2, r0, r2
 80008c4:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80008c8:	430a      	orrs	r2, r1
 80008ca:	fbb3 f8fe 	udiv	r8, r3, lr
 80008ce:	b2bc      	uxth	r4, r7
 80008d0:	fb0e 3318 	mls	r3, lr, r8, r3
 80008d4:	0c11      	lsrs	r1, r2, #16
 80008d6:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 80008da:	fb08 f904 	mul.w	r9, r8, r4
 80008de:	40b0      	lsls	r0, r6
 80008e0:	4589      	cmp	r9, r1
 80008e2:	ea4f 4310 	mov.w	r3, r0, lsr #16
 80008e6:	b280      	uxth	r0, r0
 80008e8:	d93e      	bls.n	8000968 <__udivmoddi4+0x2e8>
 80008ea:	1879      	adds	r1, r7, r1
 80008ec:	f108 3cff 	add.w	ip, r8, #4294967295
 80008f0:	d201      	bcs.n	80008f6 <__udivmoddi4+0x276>
 80008f2:	4589      	cmp	r9, r1
 80008f4:	d81f      	bhi.n	8000936 <__udivmoddi4+0x2b6>
 80008f6:	eba1 0109 	sub.w	r1, r1, r9
 80008fa:	fbb1 f9fe 	udiv	r9, r1, lr
 80008fe:	fb09 f804 	mul.w	r8, r9, r4
 8000902:	fb0e 1119 	mls	r1, lr, r9, r1
 8000906:	b292      	uxth	r2, r2
 8000908:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 800090c:	4542      	cmp	r2, r8
 800090e:	d229      	bcs.n	8000964 <__udivmoddi4+0x2e4>
 8000910:	18ba      	adds	r2, r7, r2
 8000912:	f109 31ff 	add.w	r1, r9, #4294967295
 8000916:	d2c4      	bcs.n	80008a2 <__udivmoddi4+0x222>
 8000918:	4542      	cmp	r2, r8
 800091a:	d2c2      	bcs.n	80008a2 <__udivmoddi4+0x222>
 800091c:	f1a9 0102 	sub.w	r1, r9, #2
 8000920:	443a      	add	r2, r7
 8000922:	e7be      	b.n	80008a2 <__udivmoddi4+0x222>
 8000924:	45f0      	cmp	r8, lr
 8000926:	d29d      	bcs.n	8000864 <__udivmoddi4+0x1e4>
 8000928:	ebbe 0302 	subs.w	r3, lr, r2
 800092c:	eb6c 0c07 	sbc.w	ip, ip, r7
 8000930:	3801      	subs	r0, #1
 8000932:	46e1      	mov	r9, ip
 8000934:	e796      	b.n	8000864 <__udivmoddi4+0x1e4>
 8000936:	eba7 0909 	sub.w	r9, r7, r9
 800093a:	4449      	add	r1, r9
 800093c:	f1a8 0c02 	sub.w	ip, r8, #2
 8000940:	fbb1 f9fe 	udiv	r9, r1, lr
 8000944:	fb09 f804 	mul.w	r8, r9, r4
 8000948:	e7db      	b.n	8000902 <__udivmoddi4+0x282>
 800094a:	4673      	mov	r3, lr
 800094c:	e77f      	b.n	800084e <__udivmoddi4+0x1ce>
 800094e:	4650      	mov	r0, sl
 8000950:	e766      	b.n	8000820 <__udivmoddi4+0x1a0>
 8000952:	4608      	mov	r0, r1
 8000954:	e6fd      	b.n	8000752 <__udivmoddi4+0xd2>
 8000956:	443b      	add	r3, r7
 8000958:	3a02      	subs	r2, #2
 800095a:	e733      	b.n	80007c4 <__udivmoddi4+0x144>
 800095c:	f1ac 0c02 	sub.w	ip, ip, #2
 8000960:	443b      	add	r3, r7
 8000962:	e71c      	b.n	800079e <__udivmoddi4+0x11e>
 8000964:	4649      	mov	r1, r9
 8000966:	e79c      	b.n	80008a2 <__udivmoddi4+0x222>
 8000968:	eba1 0109 	sub.w	r1, r1, r9
 800096c:	46c4      	mov	ip, r8
 800096e:	fbb1 f9fe 	udiv	r9, r1, lr
 8000972:	fb09 f804 	mul.w	r8, r9, r4
 8000976:	e7c4      	b.n	8000902 <__udivmoddi4+0x282>

08000978 <__aeabi_idiv0>:
 8000978:	4770      	bx	lr
 800097a:	bf00      	nop

0800097c <writeReg>:

//---------------------------------------------------------
// I2C communication Functions
//---------------------------------------------------------
// Write an 8-bit register
void writeReg(uint8_t reg, uint8_t value) {
 800097c:	b580      	push	{r7, lr}
 800097e:	b086      	sub	sp, #24
 8000980:	af04      	add	r7, sp, #16
 8000982:	4603      	mov	r3, r0
 8000984:	460a      	mov	r2, r1
 8000986:	71fb      	strb	r3, [r7, #7]
 8000988:	4613      	mov	r3, r2
 800098a:	71bb      	strb	r3, [r7, #6]

  msgBuffer[0] = value; // Assign the value to the buffer.
 800098c:	4a0c      	ldr	r2, [pc, #48]	@ (80009c0 <writeReg+0x44>)
 800098e:	79bb      	ldrb	r3, [r7, #6]
 8000990:	7013      	strb	r3, [r2, #0]
  i2cStat = HAL_I2C_Mem_Write(&VL53L0X_I2C_Handler, g_i2cAddr | I2C_WRITE, reg, 1, msgBuffer, 1, I2C_TIMEOUT);
 8000992:	4b0c      	ldr	r3, [pc, #48]	@ (80009c4 <writeReg+0x48>)
 8000994:	781b      	ldrb	r3, [r3, #0]
 8000996:	4619      	mov	r1, r3
 8000998:	79fb      	ldrb	r3, [r7, #7]
 800099a:	b29a      	uxth	r2, r3
 800099c:	2364      	movs	r3, #100	@ 0x64
 800099e:	9302      	str	r3, [sp, #8]
 80009a0:	2301      	movs	r3, #1
 80009a2:	9301      	str	r3, [sp, #4]
 80009a4:	4b06      	ldr	r3, [pc, #24]	@ (80009c0 <writeReg+0x44>)
 80009a6:	9300      	str	r3, [sp, #0]
 80009a8:	2301      	movs	r3, #1
 80009aa:	4807      	ldr	r0, [pc, #28]	@ (80009c8 <writeReg+0x4c>)
 80009ac:	f004 fd72 	bl	8005494 <HAL_I2C_Mem_Write>
 80009b0:	4603      	mov	r3, r0
 80009b2:	461a      	mov	r2, r3
 80009b4:	4b05      	ldr	r3, [pc, #20]	@ (80009cc <writeReg+0x50>)
 80009b6:	701a      	strb	r2, [r3, #0]
}
 80009b8:	bf00      	nop
 80009ba:	3708      	adds	r7, #8
 80009bc:	46bd      	mov	sp, r7
 80009be:	bd80      	pop	{r7, pc}
 80009c0:	200000fc 	.word	0x200000fc
 80009c4:	20000000 	.word	0x20000000
 80009c8:	200000a8 	.word	0x200000a8
 80009cc:	20000100 	.word	0x20000100

080009d0 <writeReg16Bit>:

// Write a 16-bit register
void writeReg16Bit(uint8_t reg, uint16_t value){
 80009d0:	b580      	push	{r7, lr}
 80009d2:	b086      	sub	sp, #24
 80009d4:	af04      	add	r7, sp, #16
 80009d6:	4603      	mov	r3, r0
 80009d8:	460a      	mov	r2, r1
 80009da:	71fb      	strb	r3, [r7, #7]
 80009dc:	4613      	mov	r3, r2
 80009de:	80bb      	strh	r3, [r7, #4]

  memcpy(msgBuffer, &value, 2); // Assign the value to the buffer.
 80009e0:	88ba      	ldrh	r2, [r7, #4]
 80009e2:	4b0c      	ldr	r3, [pc, #48]	@ (8000a14 <writeReg16Bit+0x44>)
 80009e4:	801a      	strh	r2, [r3, #0]
  i2cStat = HAL_I2C_Mem_Write(&VL53L0X_I2C_Handler, g_i2cAddr | I2C_WRITE, reg, 1, msgBuffer, 2, I2C_TIMEOUT);
 80009e6:	4b0c      	ldr	r3, [pc, #48]	@ (8000a18 <writeReg16Bit+0x48>)
 80009e8:	781b      	ldrb	r3, [r3, #0]
 80009ea:	4619      	mov	r1, r3
 80009ec:	79fb      	ldrb	r3, [r7, #7]
 80009ee:	b29a      	uxth	r2, r3
 80009f0:	2364      	movs	r3, #100	@ 0x64
 80009f2:	9302      	str	r3, [sp, #8]
 80009f4:	2302      	movs	r3, #2
 80009f6:	9301      	str	r3, [sp, #4]
 80009f8:	4b06      	ldr	r3, [pc, #24]	@ (8000a14 <writeReg16Bit+0x44>)
 80009fa:	9300      	str	r3, [sp, #0]
 80009fc:	2301      	movs	r3, #1
 80009fe:	4807      	ldr	r0, [pc, #28]	@ (8000a1c <writeReg16Bit+0x4c>)
 8000a00:	f004 fd48 	bl	8005494 <HAL_I2C_Mem_Write>
 8000a04:	4603      	mov	r3, r0
 8000a06:	461a      	mov	r2, r3
 8000a08:	4b05      	ldr	r3, [pc, #20]	@ (8000a20 <writeReg16Bit+0x50>)
 8000a0a:	701a      	strb	r2, [r3, #0]
}
 8000a0c:	bf00      	nop
 8000a0e:	3708      	adds	r7, #8
 8000a10:	46bd      	mov	sp, r7
 8000a12:	bd80      	pop	{r7, pc}
 8000a14:	200000fc 	.word	0x200000fc
 8000a18:	20000000 	.word	0x20000000
 8000a1c:	200000a8 	.word	0x200000a8
 8000a20:	20000100 	.word	0x20000100

08000a24 <readReg>:
  memcpy(msgBuffer, &value, 4); // Assign the value to the buffer.
  i2cStat = HAL_I2C_Mem_Write(&VL53L0X_I2C_Handler, g_i2cAddr | I2C_WRITE, reg, 1, msgBuffer, 4, I2C_TIMEOUT);
}

// Read an 8-bit register
uint8_t readReg(uint8_t reg) {
 8000a24:	b580      	push	{r7, lr}
 8000a26:	b088      	sub	sp, #32
 8000a28:	af04      	add	r7, sp, #16
 8000a2a:	4603      	mov	r3, r0
 8000a2c:	71fb      	strb	r3, [r7, #7]
  uint8_t value;

  i2cStat = HAL_I2C_Mem_Read(&VL53L0X_I2C_Handler, g_i2cAddr | I2C_READ, reg, 1, msgBuffer, 1, I2C_TIMEOUT);
 8000a2e:	4b0f      	ldr	r3, [pc, #60]	@ (8000a6c <readReg+0x48>)
 8000a30:	781b      	ldrb	r3, [r3, #0]
 8000a32:	f043 0301 	orr.w	r3, r3, #1
 8000a36:	b2db      	uxtb	r3, r3
 8000a38:	4619      	mov	r1, r3
 8000a3a:	79fb      	ldrb	r3, [r7, #7]
 8000a3c:	b29a      	uxth	r2, r3
 8000a3e:	2364      	movs	r3, #100	@ 0x64
 8000a40:	9302      	str	r3, [sp, #8]
 8000a42:	2301      	movs	r3, #1
 8000a44:	9301      	str	r3, [sp, #4]
 8000a46:	4b0a      	ldr	r3, [pc, #40]	@ (8000a70 <readReg+0x4c>)
 8000a48:	9300      	str	r3, [sp, #0]
 8000a4a:	2301      	movs	r3, #1
 8000a4c:	4809      	ldr	r0, [pc, #36]	@ (8000a74 <readReg+0x50>)
 8000a4e:	f004 fe1b 	bl	8005688 <HAL_I2C_Mem_Read>
 8000a52:	4603      	mov	r3, r0
 8000a54:	461a      	mov	r2, r3
 8000a56:	4b08      	ldr	r3, [pc, #32]	@ (8000a78 <readReg+0x54>)
 8000a58:	701a      	strb	r2, [r3, #0]
  value = msgBuffer[0];
 8000a5a:	4b05      	ldr	r3, [pc, #20]	@ (8000a70 <readReg+0x4c>)
 8000a5c:	781b      	ldrb	r3, [r3, #0]
 8000a5e:	73fb      	strb	r3, [r7, #15]

  return value;
 8000a60:	7bfb      	ldrb	r3, [r7, #15]
}
 8000a62:	4618      	mov	r0, r3
 8000a64:	3710      	adds	r7, #16
 8000a66:	46bd      	mov	sp, r7
 8000a68:	bd80      	pop	{r7, pc}
 8000a6a:	bf00      	nop
 8000a6c:	20000000 	.word	0x20000000
 8000a70:	200000fc 	.word	0x200000fc
 8000a74:	200000a8 	.word	0x200000a8
 8000a78:	20000100 	.word	0x20000100

08000a7c <readReg16Bit>:

// Read a 16-bit register
uint16_t readReg16Bit(uint8_t reg) {
 8000a7c:	b580      	push	{r7, lr}
 8000a7e:	b088      	sub	sp, #32
 8000a80:	af04      	add	r7, sp, #16
 8000a82:	4603      	mov	r3, r0
 8000a84:	71fb      	strb	r3, [r7, #7]
  uint16_t value;

  i2cStat = HAL_I2C_Mem_Read(&VL53L0X_I2C_Handler, g_i2cAddr | I2C_READ, reg, 1, msgBuffer, 2, I2C_TIMEOUT);
 8000a86:	4b0f      	ldr	r3, [pc, #60]	@ (8000ac4 <readReg16Bit+0x48>)
 8000a88:	781b      	ldrb	r3, [r3, #0]
 8000a8a:	f043 0301 	orr.w	r3, r3, #1
 8000a8e:	b2db      	uxtb	r3, r3
 8000a90:	4619      	mov	r1, r3
 8000a92:	79fb      	ldrb	r3, [r7, #7]
 8000a94:	b29a      	uxth	r2, r3
 8000a96:	2364      	movs	r3, #100	@ 0x64
 8000a98:	9302      	str	r3, [sp, #8]
 8000a9a:	2302      	movs	r3, #2
 8000a9c:	9301      	str	r3, [sp, #4]
 8000a9e:	4b0a      	ldr	r3, [pc, #40]	@ (8000ac8 <readReg16Bit+0x4c>)
 8000aa0:	9300      	str	r3, [sp, #0]
 8000aa2:	2301      	movs	r3, #1
 8000aa4:	4809      	ldr	r0, [pc, #36]	@ (8000acc <readReg16Bit+0x50>)
 8000aa6:	f004 fdef 	bl	8005688 <HAL_I2C_Mem_Read>
 8000aaa:	4603      	mov	r3, r0
 8000aac:	461a      	mov	r2, r3
 8000aae:	4b08      	ldr	r3, [pc, #32]	@ (8000ad0 <readReg16Bit+0x54>)
 8000ab0:	701a      	strb	r2, [r3, #0]
  memcpy(&value, msgBuffer, 2);
 8000ab2:	4b05      	ldr	r3, [pc, #20]	@ (8000ac8 <readReg16Bit+0x4c>)
 8000ab4:	881b      	ldrh	r3, [r3, #0]
 8000ab6:	81fb      	strh	r3, [r7, #14]

  return value;
 8000ab8:	89fb      	ldrh	r3, [r7, #14]
}
 8000aba:	4618      	mov	r0, r3
 8000abc:	3710      	adds	r7, #16
 8000abe:	46bd      	mov	sp, r7
 8000ac0:	bd80      	pop	{r7, pc}
 8000ac2:	bf00      	nop
 8000ac4:	20000000 	.word	0x20000000
 8000ac8:	200000fc 	.word	0x200000fc
 8000acc:	200000a8 	.word	0x200000a8
 8000ad0:	20000100 	.word	0x20000100

08000ad4 <writeMulti>:
  return value;
}

// Write an arbitrary number of bytes from the given array to the sensor,
// starting at the given register
void writeMulti(uint8_t reg, uint8_t const *src, uint8_t count){
 8000ad4:	b580      	push	{r7, lr}
 8000ad6:	b086      	sub	sp, #24
 8000ad8:	af04      	add	r7, sp, #16
 8000ada:	4603      	mov	r3, r0
 8000adc:	6039      	str	r1, [r7, #0]
 8000ade:	71fb      	strb	r3, [r7, #7]
 8000ae0:	4613      	mov	r3, r2
 8000ae2:	71bb      	strb	r3, [r7, #6]

  memcpy(msgBuffer, src, 4);
 8000ae4:	683b      	ldr	r3, [r7, #0]
 8000ae6:	681b      	ldr	r3, [r3, #0]
 8000ae8:	461a      	mov	r2, r3
 8000aea:	4b0d      	ldr	r3, [pc, #52]	@ (8000b20 <writeMulti+0x4c>)
 8000aec:	601a      	str	r2, [r3, #0]
  i2cStat = HAL_I2C_Mem_Write(&VL53L0X_I2C_Handler, g_i2cAddr | I2C_WRITE, reg, 1, msgBuffer, count, I2C_TIMEOUT);
 8000aee:	4b0d      	ldr	r3, [pc, #52]	@ (8000b24 <writeMulti+0x50>)
 8000af0:	781b      	ldrb	r3, [r3, #0]
 8000af2:	4618      	mov	r0, r3
 8000af4:	79fb      	ldrb	r3, [r7, #7]
 8000af6:	b29a      	uxth	r2, r3
 8000af8:	79bb      	ldrb	r3, [r7, #6]
 8000afa:	b29b      	uxth	r3, r3
 8000afc:	2164      	movs	r1, #100	@ 0x64
 8000afe:	9102      	str	r1, [sp, #8]
 8000b00:	9301      	str	r3, [sp, #4]
 8000b02:	4b07      	ldr	r3, [pc, #28]	@ (8000b20 <writeMulti+0x4c>)
 8000b04:	9300      	str	r3, [sp, #0]
 8000b06:	2301      	movs	r3, #1
 8000b08:	4601      	mov	r1, r0
 8000b0a:	4807      	ldr	r0, [pc, #28]	@ (8000b28 <writeMulti+0x54>)
 8000b0c:	f004 fcc2 	bl	8005494 <HAL_I2C_Mem_Write>
 8000b10:	4603      	mov	r3, r0
 8000b12:	461a      	mov	r2, r3
 8000b14:	4b05      	ldr	r3, [pc, #20]	@ (8000b2c <writeMulti+0x58>)
 8000b16:	701a      	strb	r2, [r3, #0]
}
 8000b18:	bf00      	nop
 8000b1a:	3708      	adds	r7, #8
 8000b1c:	46bd      	mov	sp, r7
 8000b1e:	bd80      	pop	{r7, pc}
 8000b20:	200000fc 	.word	0x200000fc
 8000b24:	20000000 	.word	0x20000000
 8000b28:	200000a8 	.word	0x200000a8
 8000b2c:	20000100 	.word	0x20000100

08000b30 <readMulti>:

// Read an arbitrary number of bytes from the sensor, starting at the given
// register, into the given array
void readMulti(uint8_t reg, uint8_t * dst, uint8_t count) {
 8000b30:	b580      	push	{r7, lr}
 8000b32:	b086      	sub	sp, #24
 8000b34:	af04      	add	r7, sp, #16
 8000b36:	4603      	mov	r3, r0
 8000b38:	6039      	str	r1, [r7, #0]
 8000b3a:	71fb      	strb	r3, [r7, #7]
 8000b3c:	4613      	mov	r3, r2
 8000b3e:	71bb      	strb	r3, [r7, #6]

	i2cStat = HAL_I2C_Mem_Read(&VL53L0X_I2C_Handler, g_i2cAddr | I2C_READ, reg, 1, dst, count, I2C_TIMEOUT);
 8000b40:	4b0d      	ldr	r3, [pc, #52]	@ (8000b78 <readMulti+0x48>)
 8000b42:	781b      	ldrb	r3, [r3, #0]
 8000b44:	f043 0301 	orr.w	r3, r3, #1
 8000b48:	b2db      	uxtb	r3, r3
 8000b4a:	4618      	mov	r0, r3
 8000b4c:	79fb      	ldrb	r3, [r7, #7]
 8000b4e:	b29a      	uxth	r2, r3
 8000b50:	79bb      	ldrb	r3, [r7, #6]
 8000b52:	b29b      	uxth	r3, r3
 8000b54:	2164      	movs	r1, #100	@ 0x64
 8000b56:	9102      	str	r1, [sp, #8]
 8000b58:	9301      	str	r3, [sp, #4]
 8000b5a:	683b      	ldr	r3, [r7, #0]
 8000b5c:	9300      	str	r3, [sp, #0]
 8000b5e:	2301      	movs	r3, #1
 8000b60:	4601      	mov	r1, r0
 8000b62:	4806      	ldr	r0, [pc, #24]	@ (8000b7c <readMulti+0x4c>)
 8000b64:	f004 fd90 	bl	8005688 <HAL_I2C_Mem_Read>
 8000b68:	4603      	mov	r3, r0
 8000b6a:	461a      	mov	r2, r3
 8000b6c:	4b04      	ldr	r3, [pc, #16]	@ (8000b80 <readMulti+0x50>)
 8000b6e:	701a      	strb	r2, [r3, #0]
}
 8000b70:	bf00      	nop
 8000b72:	3708      	adds	r7, #8
 8000b74:	46bd      	mov	sp, r7
 8000b76:	bd80      	pop	{r7, pc}
 8000b78:	20000000 	.word	0x20000000
 8000b7c:	200000a8 	.word	0x200000a8
 8000b80:	20000100 	.word	0x20000100

08000b84 <initVL53L0X>:
// (VL53L0X_PerformRefSpadManagement()), since the API user manual says that it
// is performed by ST on the bare modules; it seems like that should work well
// enough unless a cover glass is added.
// If io_2v8 (optional) is true or not given, the sensor is configured for 2V8
// mode.
bool initVL53L0X(bool io_2v8, I2C_HandleTypeDef *handler){
 8000b84:	b580      	push	{r7, lr}
 8000b86:	b086      	sub	sp, #24
 8000b88:	af00      	add	r7, sp, #0
 8000b8a:	4603      	mov	r3, r0
 8000b8c:	6039      	str	r1, [r7, #0]
 8000b8e:	71fb      	strb	r3, [r7, #7]
  // VL53L0X_DataInit() begin

  // Handler
  memcpy(&VL53L0X_I2C_Handler, handler, sizeof(*handler));
 8000b90:	2254      	movs	r2, #84	@ 0x54
 8000b92:	6839      	ldr	r1, [r7, #0]
 8000b94:	4854      	ldr	r0, [pc, #336]	@ (8000ce8 <initVL53L0X+0x164>)
 8000b96:	f00b fbfb 	bl	800c390 <memcpy>

  // Reset the message buffer.
  msgBuffer[0] = 0;
 8000b9a:	4b54      	ldr	r3, [pc, #336]	@ (8000cec <initVL53L0X+0x168>)
 8000b9c:	2200      	movs	r2, #0
 8000b9e:	701a      	strb	r2, [r3, #0]
  msgBuffer[1] = 0;
 8000ba0:	4b52      	ldr	r3, [pc, #328]	@ (8000cec <initVL53L0X+0x168>)
 8000ba2:	2200      	movs	r2, #0
 8000ba4:	705a      	strb	r2, [r3, #1]
  msgBuffer[2] = 0;
 8000ba6:	4b51      	ldr	r3, [pc, #324]	@ (8000cec <initVL53L0X+0x168>)
 8000ba8:	2200      	movs	r2, #0
 8000baa:	709a      	strb	r2, [r3, #2]
  msgBuffer[3] = 0;
 8000bac:	4b4f      	ldr	r3, [pc, #316]	@ (8000cec <initVL53L0X+0x168>)
 8000bae:	2200      	movs	r2, #0
 8000bb0:	70da      	strb	r2, [r3, #3]

  // sensor uses 1V8 mode for I/O by default; switch to 2V8 mode if necessary
  if (io_2v8)
 8000bb2:	79fb      	ldrb	r3, [r7, #7]
 8000bb4:	2b00      	cmp	r3, #0
 8000bb6:	d00a      	beq.n	8000bce <initVL53L0X+0x4a>
  {
    writeReg(VHV_CONFIG_PAD_SCL_SDA__EXTSUP_HV,
      readReg(VHV_CONFIG_PAD_SCL_SDA__EXTSUP_HV) | 0x01); // set bit 0
 8000bb8:	2089      	movs	r0, #137	@ 0x89
 8000bba:	f7ff ff33 	bl	8000a24 <readReg>
 8000bbe:	4603      	mov	r3, r0
    writeReg(VHV_CONFIG_PAD_SCL_SDA__EXTSUP_HV,
 8000bc0:	f043 0301 	orr.w	r3, r3, #1
 8000bc4:	b2db      	uxtb	r3, r3
 8000bc6:	4619      	mov	r1, r3
 8000bc8:	2089      	movs	r0, #137	@ 0x89
 8000bca:	f7ff fed7 	bl	800097c <writeReg>
  }

  // "Set I2C standard mode"
  writeReg(0x88, 0x00);
 8000bce:	2100      	movs	r1, #0
 8000bd0:	2088      	movs	r0, #136	@ 0x88
 8000bd2:	f7ff fed3 	bl	800097c <writeReg>

  writeReg(0x80, 0x01);
 8000bd6:	2101      	movs	r1, #1
 8000bd8:	2080      	movs	r0, #128	@ 0x80
 8000bda:	f7ff fecf 	bl	800097c <writeReg>
  writeReg(0xFF, 0x01);
 8000bde:	2101      	movs	r1, #1
 8000be0:	20ff      	movs	r0, #255	@ 0xff
 8000be2:	f7ff fecb 	bl	800097c <writeReg>
  writeReg(0x00, 0x00);
 8000be6:	2100      	movs	r1, #0
 8000be8:	2000      	movs	r0, #0
 8000bea:	f7ff fec7 	bl	800097c <writeReg>
  g_stopVariable = readReg(0x91);
 8000bee:	2091      	movs	r0, #145	@ 0x91
 8000bf0:	f7ff ff18 	bl	8000a24 <readReg>
 8000bf4:	4603      	mov	r3, r0
 8000bf6:	461a      	mov	r2, r3
 8000bf8:	4b3d      	ldr	r3, [pc, #244]	@ (8000cf0 <initVL53L0X+0x16c>)
 8000bfa:	701a      	strb	r2, [r3, #0]
  writeReg(0x00, 0x01);
 8000bfc:	2101      	movs	r1, #1
 8000bfe:	2000      	movs	r0, #0
 8000c00:	f7ff febc 	bl	800097c <writeReg>
  writeReg(0xFF, 0x00);
 8000c04:	2100      	movs	r1, #0
 8000c06:	20ff      	movs	r0, #255	@ 0xff
 8000c08:	f7ff feb8 	bl	800097c <writeReg>
  writeReg(0x80, 0x00);
 8000c0c:	2100      	movs	r1, #0
 8000c0e:	2080      	movs	r0, #128	@ 0x80
 8000c10:	f7ff feb4 	bl	800097c <writeReg>

  // disable SIGNAL_RATE_MSRC (bit 1) and SIGNAL_RATE_PRE_RANGE (bit 4) limit checks
  writeReg(MSRC_CONFIG_CONTROL, readReg(MSRC_CONFIG_CONTROL) | 0x12);
 8000c14:	2060      	movs	r0, #96	@ 0x60
 8000c16:	f7ff ff05 	bl	8000a24 <readReg>
 8000c1a:	4603      	mov	r3, r0
 8000c1c:	f043 0312 	orr.w	r3, r3, #18
 8000c20:	b2db      	uxtb	r3, r3
 8000c22:	4619      	mov	r1, r3
 8000c24:	2060      	movs	r0, #96	@ 0x60
 8000c26:	f7ff fea9 	bl	800097c <writeReg>

  // set final range signal rate limit to 0.25 MCPS (million counts per second)
  setSignalRateLimit(0.25);
 8000c2a:	eeb5 0a00 	vmov.f32	s0, #80	@ 0x3e800000  0.250
 8000c2e:	f000 fa07 	bl	8001040 <setSignalRateLimit>

  writeReg(SYSTEM_SEQUENCE_CONFIG, 0xFF);
 8000c32:	21ff      	movs	r1, #255	@ 0xff
 8000c34:	2001      	movs	r0, #1
 8000c36:	f7ff fea1 	bl	800097c <writeReg>

  // VL53L0X_StaticInit() begin

  uint8_t spad_count;
  bool spad_type_is_aperture;
  if (!getSpadInfo(&spad_count, &spad_type_is_aperture)) { return false; }
 8000c3a:	f107 0213 	add.w	r2, r7, #19
 8000c3e:	f107 0314 	add.w	r3, r7, #20
 8000c42:	4611      	mov	r1, r2
 8000c44:	4618      	mov	r0, r3
 8000c46:	f000 fd71 	bl	800172c <getSpadInfo>
 8000c4a:	4603      	mov	r3, r0
 8000c4c:	2b00      	cmp	r3, #0
 8000c4e:	d101      	bne.n	8000c54 <initVL53L0X+0xd0>
 8000c50:	2300      	movs	r3, #0
 8000c52:	e1ee      	b.n	8001032 <initVL53L0X+0x4ae>

  // The SPAD map (RefGoodSpadMap) is read by VL53L0X_get_info_from_device() in
  // the API, but the same data seems to be more easily readable from
  // GLOBAL_CONFIG_SPAD_ENABLES_REF_0 through _6, so read it from there
  uint8_t ref_spad_map[6];
  readMulti(GLOBAL_CONFIG_SPAD_ENABLES_REF_0, ref_spad_map, 6);
 8000c54:	f107 030c 	add.w	r3, r7, #12
 8000c58:	2206      	movs	r2, #6
 8000c5a:	4619      	mov	r1, r3
 8000c5c:	20b0      	movs	r0, #176	@ 0xb0
 8000c5e:	f7ff ff67 	bl	8000b30 <readMulti>

  // -- VL53L0X_set_reference_spads() begin (assume NVM values are valid)

  writeReg(0xFF, 0x01);
 8000c62:	2101      	movs	r1, #1
 8000c64:	20ff      	movs	r0, #255	@ 0xff
 8000c66:	f7ff fe89 	bl	800097c <writeReg>
  writeReg(DYNAMIC_SPAD_REF_EN_START_OFFSET, 0x00);
 8000c6a:	2100      	movs	r1, #0
 8000c6c:	204f      	movs	r0, #79	@ 0x4f
 8000c6e:	f7ff fe85 	bl	800097c <writeReg>
  writeReg(DYNAMIC_SPAD_NUM_REQUESTED_REF_SPAD, 0x2C);
 8000c72:	212c      	movs	r1, #44	@ 0x2c
 8000c74:	204e      	movs	r0, #78	@ 0x4e
 8000c76:	f7ff fe81 	bl	800097c <writeReg>
  writeReg(0xFF, 0x00);
 8000c7a:	2100      	movs	r1, #0
 8000c7c:	20ff      	movs	r0, #255	@ 0xff
 8000c7e:	f7ff fe7d 	bl	800097c <writeReg>
  writeReg(GLOBAL_CONFIG_REF_EN_START_SELECT, 0xB4);
 8000c82:	21b4      	movs	r1, #180	@ 0xb4
 8000c84:	20b6      	movs	r0, #182	@ 0xb6
 8000c86:	f7ff fe79 	bl	800097c <writeReg>

  uint8_t first_spad_to_enable = spad_type_is_aperture ? 12 : 0; // 12 is the first aperture spad
 8000c8a:	7cfb      	ldrb	r3, [r7, #19]
 8000c8c:	2b00      	cmp	r3, #0
 8000c8e:	d001      	beq.n	8000c94 <initVL53L0X+0x110>
 8000c90:	230c      	movs	r3, #12
 8000c92:	e000      	b.n	8000c96 <initVL53L0X+0x112>
 8000c94:	2300      	movs	r3, #0
 8000c96:	757b      	strb	r3, [r7, #21]
  uint8_t spads_enabled = 0;
 8000c98:	2300      	movs	r3, #0
 8000c9a:	75fb      	strb	r3, [r7, #23]

  for (uint8_t i = 0; i < 48; i++)
 8000c9c:	2300      	movs	r3, #0
 8000c9e:	75bb      	strb	r3, [r7, #22]
 8000ca0:	e03f      	b.n	8000d22 <initVL53L0X+0x19e>
  {
    if (i < first_spad_to_enable || spads_enabled == spad_count)
 8000ca2:	7dba      	ldrb	r2, [r7, #22]
 8000ca4:	7d7b      	ldrb	r3, [r7, #21]
 8000ca6:	429a      	cmp	r2, r3
 8000ca8:	d303      	bcc.n	8000cb2 <initVL53L0X+0x12e>
 8000caa:	7d3b      	ldrb	r3, [r7, #20]
 8000cac:	7dfa      	ldrb	r2, [r7, #23]
 8000cae:	429a      	cmp	r2, r3
 8000cb0:	d120      	bne.n	8000cf4 <initVL53L0X+0x170>
    {
      // This bit is lower than the first one that should be enabled, or
      // (reference_spad_count) bits have already been enabled, so zero this bit
      ref_spad_map[i / 8] &= ~(1 << (i % 8));
 8000cb2:	7dbb      	ldrb	r3, [r7, #22]
 8000cb4:	08db      	lsrs	r3, r3, #3
 8000cb6:	b2d8      	uxtb	r0, r3
 8000cb8:	4603      	mov	r3, r0
 8000cba:	3318      	adds	r3, #24
 8000cbc:	443b      	add	r3, r7
 8000cbe:	f813 3c0c 	ldrb.w	r3, [r3, #-12]
 8000cc2:	b25a      	sxtb	r2, r3
 8000cc4:	7dbb      	ldrb	r3, [r7, #22]
 8000cc6:	f003 0307 	and.w	r3, r3, #7
 8000cca:	2101      	movs	r1, #1
 8000ccc:	fa01 f303 	lsl.w	r3, r1, r3
 8000cd0:	b25b      	sxtb	r3, r3
 8000cd2:	43db      	mvns	r3, r3
 8000cd4:	b25b      	sxtb	r3, r3
 8000cd6:	4013      	ands	r3, r2
 8000cd8:	b25a      	sxtb	r2, r3
 8000cda:	4603      	mov	r3, r0
 8000cdc:	b2d2      	uxtb	r2, r2
 8000cde:	3318      	adds	r3, #24
 8000ce0:	443b      	add	r3, r7
 8000ce2:	f803 2c0c 	strb.w	r2, [r3, #-12]
 8000ce6:	e019      	b.n	8000d1c <initVL53L0X+0x198>
 8000ce8:	200000a8 	.word	0x200000a8
 8000cec:	200000fc 	.word	0x200000fc
 8000cf0:	200000a2 	.word	0x200000a2
    }
    else if ((ref_spad_map[i / 8] >> (i % 8)) & 0x1)
 8000cf4:	7dbb      	ldrb	r3, [r7, #22]
 8000cf6:	08db      	lsrs	r3, r3, #3
 8000cf8:	b2db      	uxtb	r3, r3
 8000cfa:	3318      	adds	r3, #24
 8000cfc:	443b      	add	r3, r7
 8000cfe:	f813 3c0c 	ldrb.w	r3, [r3, #-12]
 8000d02:	461a      	mov	r2, r3
 8000d04:	7dbb      	ldrb	r3, [r7, #22]
 8000d06:	f003 0307 	and.w	r3, r3, #7
 8000d0a:	fa42 f303 	asr.w	r3, r2, r3
 8000d0e:	f003 0301 	and.w	r3, r3, #1
 8000d12:	2b00      	cmp	r3, #0
 8000d14:	d002      	beq.n	8000d1c <initVL53L0X+0x198>
    {
      spads_enabled++;
 8000d16:	7dfb      	ldrb	r3, [r7, #23]
 8000d18:	3301      	adds	r3, #1
 8000d1a:	75fb      	strb	r3, [r7, #23]
  for (uint8_t i = 0; i < 48; i++)
 8000d1c:	7dbb      	ldrb	r3, [r7, #22]
 8000d1e:	3301      	adds	r3, #1
 8000d20:	75bb      	strb	r3, [r7, #22]
 8000d22:	7dbb      	ldrb	r3, [r7, #22]
 8000d24:	2b2f      	cmp	r3, #47	@ 0x2f
 8000d26:	d9bc      	bls.n	8000ca2 <initVL53L0X+0x11e>
    }
  }

  writeMulti(GLOBAL_CONFIG_SPAD_ENABLES_REF_0, ref_spad_map, 6);
 8000d28:	f107 030c 	add.w	r3, r7, #12
 8000d2c:	2206      	movs	r2, #6
 8000d2e:	4619      	mov	r1, r3
 8000d30:	20b0      	movs	r0, #176	@ 0xb0
 8000d32:	f7ff fecf 	bl	8000ad4 <writeMulti>
  // -- VL53L0X_set_reference_spads() end

  // -- VL53L0X_load_tuning_settings() begin
  // DefaultTuningSettings from vl53l0x_tuning.h

  writeReg(0xFF, 0x01);
 8000d36:	2101      	movs	r1, #1
 8000d38:	20ff      	movs	r0, #255	@ 0xff
 8000d3a:	f7ff fe1f 	bl	800097c <writeReg>
  writeReg(0x00, 0x00);
 8000d3e:	2100      	movs	r1, #0
 8000d40:	2000      	movs	r0, #0
 8000d42:	f7ff fe1b 	bl	800097c <writeReg>

  writeReg(0xFF, 0x00);
 8000d46:	2100      	movs	r1, #0
 8000d48:	20ff      	movs	r0, #255	@ 0xff
 8000d4a:	f7ff fe17 	bl	800097c <writeReg>
  writeReg(0x09, 0x00);
 8000d4e:	2100      	movs	r1, #0
 8000d50:	2009      	movs	r0, #9
 8000d52:	f7ff fe13 	bl	800097c <writeReg>
  writeReg(0x10, 0x00);
 8000d56:	2100      	movs	r1, #0
 8000d58:	2010      	movs	r0, #16
 8000d5a:	f7ff fe0f 	bl	800097c <writeReg>
  writeReg(0x11, 0x00);
 8000d5e:	2100      	movs	r1, #0
 8000d60:	2011      	movs	r0, #17
 8000d62:	f7ff fe0b 	bl	800097c <writeReg>

  writeReg(0x24, 0x01);
 8000d66:	2101      	movs	r1, #1
 8000d68:	2024      	movs	r0, #36	@ 0x24
 8000d6a:	f7ff fe07 	bl	800097c <writeReg>
  writeReg(0x25, 0xFF);
 8000d6e:	21ff      	movs	r1, #255	@ 0xff
 8000d70:	2025      	movs	r0, #37	@ 0x25
 8000d72:	f7ff fe03 	bl	800097c <writeReg>
  writeReg(0x75, 0x00);
 8000d76:	2100      	movs	r1, #0
 8000d78:	2075      	movs	r0, #117	@ 0x75
 8000d7a:	f7ff fdff 	bl	800097c <writeReg>

  writeReg(0xFF, 0x01);
 8000d7e:	2101      	movs	r1, #1
 8000d80:	20ff      	movs	r0, #255	@ 0xff
 8000d82:	f7ff fdfb 	bl	800097c <writeReg>
  writeReg(0x4E, 0x2C);
 8000d86:	212c      	movs	r1, #44	@ 0x2c
 8000d88:	204e      	movs	r0, #78	@ 0x4e
 8000d8a:	f7ff fdf7 	bl	800097c <writeReg>
  writeReg(0x48, 0x00);
 8000d8e:	2100      	movs	r1, #0
 8000d90:	2048      	movs	r0, #72	@ 0x48
 8000d92:	f7ff fdf3 	bl	800097c <writeReg>
  writeReg(0x30, 0x20);
 8000d96:	2120      	movs	r1, #32
 8000d98:	2030      	movs	r0, #48	@ 0x30
 8000d9a:	f7ff fdef 	bl	800097c <writeReg>

  writeReg(0xFF, 0x00);
 8000d9e:	2100      	movs	r1, #0
 8000da0:	20ff      	movs	r0, #255	@ 0xff
 8000da2:	f7ff fdeb 	bl	800097c <writeReg>
  writeReg(0x30, 0x09);
 8000da6:	2109      	movs	r1, #9
 8000da8:	2030      	movs	r0, #48	@ 0x30
 8000daa:	f7ff fde7 	bl	800097c <writeReg>
  writeReg(0x54, 0x00);
 8000dae:	2100      	movs	r1, #0
 8000db0:	2054      	movs	r0, #84	@ 0x54
 8000db2:	f7ff fde3 	bl	800097c <writeReg>
  writeReg(0x31, 0x04);
 8000db6:	2104      	movs	r1, #4
 8000db8:	2031      	movs	r0, #49	@ 0x31
 8000dba:	f7ff fddf 	bl	800097c <writeReg>
  writeReg(0x32, 0x03);
 8000dbe:	2103      	movs	r1, #3
 8000dc0:	2032      	movs	r0, #50	@ 0x32
 8000dc2:	f7ff fddb 	bl	800097c <writeReg>
  writeReg(0x40, 0x83);
 8000dc6:	2183      	movs	r1, #131	@ 0x83
 8000dc8:	2040      	movs	r0, #64	@ 0x40
 8000dca:	f7ff fdd7 	bl	800097c <writeReg>
  writeReg(0x46, 0x25);
 8000dce:	2125      	movs	r1, #37	@ 0x25
 8000dd0:	2046      	movs	r0, #70	@ 0x46
 8000dd2:	f7ff fdd3 	bl	800097c <writeReg>
  writeReg(0x60, 0x00);
 8000dd6:	2100      	movs	r1, #0
 8000dd8:	2060      	movs	r0, #96	@ 0x60
 8000dda:	f7ff fdcf 	bl	800097c <writeReg>
  writeReg(0x27, 0x00);
 8000dde:	2100      	movs	r1, #0
 8000de0:	2027      	movs	r0, #39	@ 0x27
 8000de2:	f7ff fdcb 	bl	800097c <writeReg>
  writeReg(0x50, 0x06);
 8000de6:	2106      	movs	r1, #6
 8000de8:	2050      	movs	r0, #80	@ 0x50
 8000dea:	f7ff fdc7 	bl	800097c <writeReg>
  writeReg(0x51, 0x00);
 8000dee:	2100      	movs	r1, #0
 8000df0:	2051      	movs	r0, #81	@ 0x51
 8000df2:	f7ff fdc3 	bl	800097c <writeReg>
  writeReg(0x52, 0x96);
 8000df6:	2196      	movs	r1, #150	@ 0x96
 8000df8:	2052      	movs	r0, #82	@ 0x52
 8000dfa:	f7ff fdbf 	bl	800097c <writeReg>
  writeReg(0x56, 0x08);
 8000dfe:	2108      	movs	r1, #8
 8000e00:	2056      	movs	r0, #86	@ 0x56
 8000e02:	f7ff fdbb 	bl	800097c <writeReg>
  writeReg(0x57, 0x30);
 8000e06:	2130      	movs	r1, #48	@ 0x30
 8000e08:	2057      	movs	r0, #87	@ 0x57
 8000e0a:	f7ff fdb7 	bl	800097c <writeReg>
  writeReg(0x61, 0x00);
 8000e0e:	2100      	movs	r1, #0
 8000e10:	2061      	movs	r0, #97	@ 0x61
 8000e12:	f7ff fdb3 	bl	800097c <writeReg>
  writeReg(0x62, 0x00);
 8000e16:	2100      	movs	r1, #0
 8000e18:	2062      	movs	r0, #98	@ 0x62
 8000e1a:	f7ff fdaf 	bl	800097c <writeReg>
  writeReg(0x64, 0x00);
 8000e1e:	2100      	movs	r1, #0
 8000e20:	2064      	movs	r0, #100	@ 0x64
 8000e22:	f7ff fdab 	bl	800097c <writeReg>
  writeReg(0x65, 0x00);
 8000e26:	2100      	movs	r1, #0
 8000e28:	2065      	movs	r0, #101	@ 0x65
 8000e2a:	f7ff fda7 	bl	800097c <writeReg>
  writeReg(0x66, 0xA0);
 8000e2e:	21a0      	movs	r1, #160	@ 0xa0
 8000e30:	2066      	movs	r0, #102	@ 0x66
 8000e32:	f7ff fda3 	bl	800097c <writeReg>

  writeReg(0xFF, 0x01);
 8000e36:	2101      	movs	r1, #1
 8000e38:	20ff      	movs	r0, #255	@ 0xff
 8000e3a:	f7ff fd9f 	bl	800097c <writeReg>
  writeReg(0x22, 0x32);
 8000e3e:	2132      	movs	r1, #50	@ 0x32
 8000e40:	2022      	movs	r0, #34	@ 0x22
 8000e42:	f7ff fd9b 	bl	800097c <writeReg>
  writeReg(0x47, 0x14);
 8000e46:	2114      	movs	r1, #20
 8000e48:	2047      	movs	r0, #71	@ 0x47
 8000e4a:	f7ff fd97 	bl	800097c <writeReg>
  writeReg(0x49, 0xFF);
 8000e4e:	21ff      	movs	r1, #255	@ 0xff
 8000e50:	2049      	movs	r0, #73	@ 0x49
 8000e52:	f7ff fd93 	bl	800097c <writeReg>
  writeReg(0x4A, 0x00);
 8000e56:	2100      	movs	r1, #0
 8000e58:	204a      	movs	r0, #74	@ 0x4a
 8000e5a:	f7ff fd8f 	bl	800097c <writeReg>

  writeReg(0xFF, 0x00);
 8000e5e:	2100      	movs	r1, #0
 8000e60:	20ff      	movs	r0, #255	@ 0xff
 8000e62:	f7ff fd8b 	bl	800097c <writeReg>
  writeReg(0x7A, 0x0A);
 8000e66:	210a      	movs	r1, #10
 8000e68:	207a      	movs	r0, #122	@ 0x7a
 8000e6a:	f7ff fd87 	bl	800097c <writeReg>
  writeReg(0x7B, 0x00);
 8000e6e:	2100      	movs	r1, #0
 8000e70:	207b      	movs	r0, #123	@ 0x7b
 8000e72:	f7ff fd83 	bl	800097c <writeReg>
  writeReg(0x78, 0x21);
 8000e76:	2121      	movs	r1, #33	@ 0x21
 8000e78:	2078      	movs	r0, #120	@ 0x78
 8000e7a:	f7ff fd7f 	bl	800097c <writeReg>

  writeReg(0xFF, 0x01);
 8000e7e:	2101      	movs	r1, #1
 8000e80:	20ff      	movs	r0, #255	@ 0xff
 8000e82:	f7ff fd7b 	bl	800097c <writeReg>
  writeReg(0x23, 0x34);
 8000e86:	2134      	movs	r1, #52	@ 0x34
 8000e88:	2023      	movs	r0, #35	@ 0x23
 8000e8a:	f7ff fd77 	bl	800097c <writeReg>
  writeReg(0x42, 0x00);
 8000e8e:	2100      	movs	r1, #0
 8000e90:	2042      	movs	r0, #66	@ 0x42
 8000e92:	f7ff fd73 	bl	800097c <writeReg>
  writeReg(0x44, 0xFF);
 8000e96:	21ff      	movs	r1, #255	@ 0xff
 8000e98:	2044      	movs	r0, #68	@ 0x44
 8000e9a:	f7ff fd6f 	bl	800097c <writeReg>
  writeReg(0x45, 0x26);
 8000e9e:	2126      	movs	r1, #38	@ 0x26
 8000ea0:	2045      	movs	r0, #69	@ 0x45
 8000ea2:	f7ff fd6b 	bl	800097c <writeReg>
  writeReg(0x46, 0x05);
 8000ea6:	2105      	movs	r1, #5
 8000ea8:	2046      	movs	r0, #70	@ 0x46
 8000eaa:	f7ff fd67 	bl	800097c <writeReg>
  writeReg(0x40, 0x40);
 8000eae:	2140      	movs	r1, #64	@ 0x40
 8000eb0:	2040      	movs	r0, #64	@ 0x40
 8000eb2:	f7ff fd63 	bl	800097c <writeReg>
  writeReg(0x0E, 0x06);
 8000eb6:	2106      	movs	r1, #6
 8000eb8:	200e      	movs	r0, #14
 8000eba:	f7ff fd5f 	bl	800097c <writeReg>
  writeReg(0x20, 0x1A);
 8000ebe:	211a      	movs	r1, #26
 8000ec0:	2020      	movs	r0, #32
 8000ec2:	f7ff fd5b 	bl	800097c <writeReg>
  writeReg(0x43, 0x40);
 8000ec6:	2140      	movs	r1, #64	@ 0x40
 8000ec8:	2043      	movs	r0, #67	@ 0x43
 8000eca:	f7ff fd57 	bl	800097c <writeReg>

  writeReg(0xFF, 0x00);
 8000ece:	2100      	movs	r1, #0
 8000ed0:	20ff      	movs	r0, #255	@ 0xff
 8000ed2:	f7ff fd53 	bl	800097c <writeReg>
  writeReg(0x34, 0x03);
 8000ed6:	2103      	movs	r1, #3
 8000ed8:	2034      	movs	r0, #52	@ 0x34
 8000eda:	f7ff fd4f 	bl	800097c <writeReg>
  writeReg(0x35, 0x44);
 8000ede:	2144      	movs	r1, #68	@ 0x44
 8000ee0:	2035      	movs	r0, #53	@ 0x35
 8000ee2:	f7ff fd4b 	bl	800097c <writeReg>

  writeReg(0xFF, 0x01);
 8000ee6:	2101      	movs	r1, #1
 8000ee8:	20ff      	movs	r0, #255	@ 0xff
 8000eea:	f7ff fd47 	bl	800097c <writeReg>
  writeReg(0x31, 0x04);
 8000eee:	2104      	movs	r1, #4
 8000ef0:	2031      	movs	r0, #49	@ 0x31
 8000ef2:	f7ff fd43 	bl	800097c <writeReg>
  writeReg(0x4B, 0x09);
 8000ef6:	2109      	movs	r1, #9
 8000ef8:	204b      	movs	r0, #75	@ 0x4b
 8000efa:	f7ff fd3f 	bl	800097c <writeReg>
  writeReg(0x4C, 0x05);
 8000efe:	2105      	movs	r1, #5
 8000f00:	204c      	movs	r0, #76	@ 0x4c
 8000f02:	f7ff fd3b 	bl	800097c <writeReg>
  writeReg(0x4D, 0x04);
 8000f06:	2104      	movs	r1, #4
 8000f08:	204d      	movs	r0, #77	@ 0x4d
 8000f0a:	f7ff fd37 	bl	800097c <writeReg>

  writeReg(0xFF, 0x00);
 8000f0e:	2100      	movs	r1, #0
 8000f10:	20ff      	movs	r0, #255	@ 0xff
 8000f12:	f7ff fd33 	bl	800097c <writeReg>
  writeReg(0x44, 0x00);
 8000f16:	2100      	movs	r1, #0
 8000f18:	2044      	movs	r0, #68	@ 0x44
 8000f1a:	f7ff fd2f 	bl	800097c <writeReg>
  writeReg(0x45, 0x20);
 8000f1e:	2120      	movs	r1, #32
 8000f20:	2045      	movs	r0, #69	@ 0x45
 8000f22:	f7ff fd2b 	bl	800097c <writeReg>
  writeReg(0x47, 0x08);
 8000f26:	2108      	movs	r1, #8
 8000f28:	2047      	movs	r0, #71	@ 0x47
 8000f2a:	f7ff fd27 	bl	800097c <writeReg>
  writeReg(0x48, 0x28);
 8000f2e:	2128      	movs	r1, #40	@ 0x28
 8000f30:	2048      	movs	r0, #72	@ 0x48
 8000f32:	f7ff fd23 	bl	800097c <writeReg>
  writeReg(0x67, 0x00);
 8000f36:	2100      	movs	r1, #0
 8000f38:	2067      	movs	r0, #103	@ 0x67
 8000f3a:	f7ff fd1f 	bl	800097c <writeReg>
  writeReg(0x70, 0x04);
 8000f3e:	2104      	movs	r1, #4
 8000f40:	2070      	movs	r0, #112	@ 0x70
 8000f42:	f7ff fd1b 	bl	800097c <writeReg>
  writeReg(0x71, 0x01);
 8000f46:	2101      	movs	r1, #1
 8000f48:	2071      	movs	r0, #113	@ 0x71
 8000f4a:	f7ff fd17 	bl	800097c <writeReg>
  writeReg(0x72, 0xFE);
 8000f4e:	21fe      	movs	r1, #254	@ 0xfe
 8000f50:	2072      	movs	r0, #114	@ 0x72
 8000f52:	f7ff fd13 	bl	800097c <writeReg>
  writeReg(0x76, 0x00);
 8000f56:	2100      	movs	r1, #0
 8000f58:	2076      	movs	r0, #118	@ 0x76
 8000f5a:	f7ff fd0f 	bl	800097c <writeReg>
  writeReg(0x77, 0x00);
 8000f5e:	2100      	movs	r1, #0
 8000f60:	2077      	movs	r0, #119	@ 0x77
 8000f62:	f7ff fd0b 	bl	800097c <writeReg>

  writeReg(0xFF, 0x01);
 8000f66:	2101      	movs	r1, #1
 8000f68:	20ff      	movs	r0, #255	@ 0xff
 8000f6a:	f7ff fd07 	bl	800097c <writeReg>
  writeReg(0x0D, 0x01);
 8000f6e:	2101      	movs	r1, #1
 8000f70:	200d      	movs	r0, #13
 8000f72:	f7ff fd03 	bl	800097c <writeReg>

  writeReg(0xFF, 0x00);
 8000f76:	2100      	movs	r1, #0
 8000f78:	20ff      	movs	r0, #255	@ 0xff
 8000f7a:	f7ff fcff 	bl	800097c <writeReg>
  writeReg(0x80, 0x01);
 8000f7e:	2101      	movs	r1, #1
 8000f80:	2080      	movs	r0, #128	@ 0x80
 8000f82:	f7ff fcfb 	bl	800097c <writeReg>
  writeReg(0x01, 0xF8);
 8000f86:	21f8      	movs	r1, #248	@ 0xf8
 8000f88:	2001      	movs	r0, #1
 8000f8a:	f7ff fcf7 	bl	800097c <writeReg>

  writeReg(0xFF, 0x01);
 8000f8e:	2101      	movs	r1, #1
 8000f90:	20ff      	movs	r0, #255	@ 0xff
 8000f92:	f7ff fcf3 	bl	800097c <writeReg>
  writeReg(0x8E, 0x01);
 8000f96:	2101      	movs	r1, #1
 8000f98:	208e      	movs	r0, #142	@ 0x8e
 8000f9a:	f7ff fcef 	bl	800097c <writeReg>
  writeReg(0x00, 0x01);
 8000f9e:	2101      	movs	r1, #1
 8000fa0:	2000      	movs	r0, #0
 8000fa2:	f7ff fceb 	bl	800097c <writeReg>
  writeReg(0xFF, 0x00);
 8000fa6:	2100      	movs	r1, #0
 8000fa8:	20ff      	movs	r0, #255	@ 0xff
 8000faa:	f7ff fce7 	bl	800097c <writeReg>
  writeReg(0x80, 0x00);
 8000fae:	2100      	movs	r1, #0
 8000fb0:	2080      	movs	r0, #128	@ 0x80
 8000fb2:	f7ff fce3 	bl	800097c <writeReg>
  // -- VL53L0X_load_tuning_settings() end

  // "Set interrupt config to new sample ready"
  // -- VL53L0X_SetGpioConfig() begin

  writeReg(SYSTEM_INTERRUPT_CONFIG_GPIO, 0x04);
 8000fb6:	2104      	movs	r1, #4
 8000fb8:	200a      	movs	r0, #10
 8000fba:	f7ff fcdf 	bl	800097c <writeReg>
  writeReg(GPIO_HV_MUX_ACTIVE_HIGH, readReg(GPIO_HV_MUX_ACTIVE_HIGH) & ~0x10); // active low
 8000fbe:	2084      	movs	r0, #132	@ 0x84
 8000fc0:	f7ff fd30 	bl	8000a24 <readReg>
 8000fc4:	4603      	mov	r3, r0
 8000fc6:	f023 0310 	bic.w	r3, r3, #16
 8000fca:	b2db      	uxtb	r3, r3
 8000fcc:	4619      	mov	r1, r3
 8000fce:	2084      	movs	r0, #132	@ 0x84
 8000fd0:	f7ff fcd4 	bl	800097c <writeReg>
  writeReg(SYSTEM_INTERRUPT_CLEAR, 0x01);
 8000fd4:	2101      	movs	r1, #1
 8000fd6:	200b      	movs	r0, #11
 8000fd8:	f7ff fcd0 	bl	800097c <writeReg>

  // -- VL53L0X_SetGpioConfig() end

  g_measTimBudUs = getMeasurementTimingBudget();
 8000fdc:	f000 f8fe 	bl	80011dc <getMeasurementTimingBudget>
 8000fe0:	4603      	mov	r3, r0
 8000fe2:	4a16      	ldr	r2, [pc, #88]	@ (800103c <initVL53L0X+0x4b8>)
 8000fe4:	6013      	str	r3, [r2, #0]
  // "Disable MSRC and TCC by default"
  // MSRC = Minimum Signal Rate Check
  // TCC = Target CentreCheck
  // -- VL53L0X_SetSequenceStepEnable() begin

  writeReg(SYSTEM_SEQUENCE_CONFIG, 0xE8);
 8000fe6:	21e8      	movs	r1, #232	@ 0xe8
 8000fe8:	2001      	movs	r0, #1
 8000fea:	f7ff fcc7 	bl	800097c <writeReg>

  // -- VL53L0X_SetSequenceStepEnable() end

  // "Recalculate timing budget"
  setMeasurementTimingBudget(g_measTimBudUs);
 8000fee:	4b13      	ldr	r3, [pc, #76]	@ (800103c <initVL53L0X+0x4b8>)
 8000ff0:	681b      	ldr	r3, [r3, #0]
 8000ff2:	4618      	mov	r0, r3
 8000ff4:	f000 f85a 	bl	80010ac <setMeasurementTimingBudget>

  // VL53L0X_PerformRefCalibration() begin (VL53L0X_perform_ref_calibration())

  // -- VL53L0X_perform_vhv_calibration() begin

  writeReg(SYSTEM_SEQUENCE_CONFIG, 0x01);
 8000ff8:	2101      	movs	r1, #1
 8000ffa:	2001      	movs	r0, #1
 8000ffc:	f7ff fcbe 	bl	800097c <writeReg>
  if (!performSingleRefCalibration(0x40)) { return false; }
 8001000:	2040      	movs	r0, #64	@ 0x40
 8001002:	f000 fd4b 	bl	8001a9c <performSingleRefCalibration>
 8001006:	4603      	mov	r3, r0
 8001008:	2b00      	cmp	r3, #0
 800100a:	d101      	bne.n	8001010 <initVL53L0X+0x48c>
 800100c:	2300      	movs	r3, #0
 800100e:	e010      	b.n	8001032 <initVL53L0X+0x4ae>

  // -- VL53L0X_perform_vhv_calibration() end

  // -- VL53L0X_perform_phase_calibration() begin

  writeReg(SYSTEM_SEQUENCE_CONFIG, 0x02);
 8001010:	2102      	movs	r1, #2
 8001012:	2001      	movs	r0, #1
 8001014:	f7ff fcb2 	bl	800097c <writeReg>
  if (!performSingleRefCalibration(0x00)) { return false; }
 8001018:	2000      	movs	r0, #0
 800101a:	f000 fd3f 	bl	8001a9c <performSingleRefCalibration>
 800101e:	4603      	mov	r3, r0
 8001020:	2b00      	cmp	r3, #0
 8001022:	d101      	bne.n	8001028 <initVL53L0X+0x4a4>
 8001024:	2300      	movs	r3, #0
 8001026:	e004      	b.n	8001032 <initVL53L0X+0x4ae>

  // -- VL53L0X_perform_phase_calibration() end

  // "restore the previous Sequence Config"
  writeReg(SYSTEM_SEQUENCE_CONFIG, 0xE8);
 8001028:	21e8      	movs	r1, #232	@ 0xe8
 800102a:	2001      	movs	r0, #1
 800102c:	f7ff fca6 	bl	800097c <writeReg>

  // VL53L0X_PerformRefCalibration() end

  return true;
 8001030:	2301      	movs	r3, #1
}
 8001032:	4618      	mov	r0, r3
 8001034:	3718      	adds	r7, #24
 8001036:	46bd      	mov	sp, r7
 8001038:	bd80      	pop	{r7, pc}
 800103a:	bf00      	nop
 800103c:	200000a4 	.word	0x200000a4

08001040 <setSignalRateLimit>:
// Setting a lower limit increases the potential range of the sensor but also
// seems to increase the likelihood of getting an inaccurate reading because of
// unwanted reflections from objects other than the intended target.
// Defaults to 0.25 MCPS as initialized by the ST API and this library.
bool setSignalRateLimit(float limit_Mcps)
{
 8001040:	b580      	push	{r7, lr}
 8001042:	b082      	sub	sp, #8
 8001044:	af00      	add	r7, sp, #0
 8001046:	ed87 0a01 	vstr	s0, [r7, #4]
  if (limit_Mcps < 0 || limit_Mcps > 511.99) { return false; }
 800104a:	edd7 7a01 	vldr	s15, [r7, #4]
 800104e:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8001052:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001056:	d40a      	bmi.n	800106e <setSignalRateLimit+0x2e>
 8001058:	6878      	ldr	r0, [r7, #4]
 800105a:	f7ff fa19 	bl	8000490 <__aeabi_f2d>
 800105e:	a311      	add	r3, pc, #68	@ (adr r3, 80010a4 <setSignalRateLimit+0x64>)
 8001060:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001064:	f7ff faea 	bl	800063c <__aeabi_dcmpgt>
 8001068:	4603      	mov	r3, r0
 800106a:	2b00      	cmp	r3, #0
 800106c:	d001      	beq.n	8001072 <setSignalRateLimit+0x32>
 800106e:	2300      	movs	r3, #0
 8001070:	e00f      	b.n	8001092 <setSignalRateLimit+0x52>

  // Q9.7 fixed point format (9 integer bits, 7 fractional bits)
  writeReg16Bit(FINAL_RANGE_CONFIG_MIN_COUNT_RATE_RTN_LIMIT, limit_Mcps * (1 << 7));
 8001072:	edd7 7a01 	vldr	s15, [r7, #4]
 8001076:	ed9f 7a0a 	vldr	s14, [pc, #40]	@ 80010a0 <setSignalRateLimit+0x60>
 800107a:	ee67 7a87 	vmul.f32	s15, s15, s14
 800107e:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8001082:	ee17 3a90 	vmov	r3, s15
 8001086:	b29b      	uxth	r3, r3
 8001088:	4619      	mov	r1, r3
 800108a:	2044      	movs	r0, #68	@ 0x44
 800108c:	f7ff fca0 	bl	80009d0 <writeReg16Bit>
  return true;
 8001090:	2301      	movs	r3, #1
}
 8001092:	4618      	mov	r0, r3
 8001094:	3708      	adds	r7, #8
 8001096:	46bd      	mov	sp, r7
 8001098:	bd80      	pop	{r7, pc}
 800109a:	bf00      	nop
 800109c:	f3af 8000 	nop.w
 80010a0:	43000000 	.word	0x43000000
 80010a4:	0a3d70a4 	.word	0x0a3d70a4
 80010a8:	407fffd7 	.word	0x407fffd7

080010ac <setMeasurementTimingBudget>:
// budget allows for more accurate measurements. Increasing the budget by a
// factor of N decreases the range measurement standard deviation by a factor of
// sqrt(N). Defaults to about 33 milliseconds; the minimum is 20 ms.
// based on VL53L0X_set_measurement_timing_budget_micro_seconds()
bool setMeasurementTimingBudget(uint32_t budget_us)
{
 80010ac:	b580      	push	{r7, lr}
 80010ae:	b092      	sub	sp, #72	@ 0x48
 80010b0:	af00      	add	r7, sp, #0
 80010b2:	6078      	str	r0, [r7, #4]
  SequenceStepEnables enables;
  SequenceStepTimeouts timeouts;

  uint16_t const StartOverhead      = 1320; // note that this is different than the value in get_
 80010b4:	f44f 63a5 	mov.w	r3, #1320	@ 0x528
 80010b8:	f8a7 3040 	strh.w	r3, [r7, #64]	@ 0x40
  uint16_t const EndOverhead        = 960;
 80010bc:	f44f 7370 	mov.w	r3, #960	@ 0x3c0
 80010c0:	87fb      	strh	r3, [r7, #62]	@ 0x3e
  uint16_t const MsrcOverhead       = 660;
 80010c2:	f44f 7325 	mov.w	r3, #660	@ 0x294
 80010c6:	87bb      	strh	r3, [r7, #60]	@ 0x3c
  uint16_t const TccOverhead        = 590;
 80010c8:	f240 234e 	movw	r3, #590	@ 0x24e
 80010cc:	877b      	strh	r3, [r7, #58]	@ 0x3a
  uint16_t const DssOverhead        = 690;
 80010ce:	f240 23b2 	movw	r3, #690	@ 0x2b2
 80010d2:	873b      	strh	r3, [r7, #56]	@ 0x38
  uint16_t const PreRangeOverhead   = 660;
 80010d4:	f44f 7325 	mov.w	r3, #660	@ 0x294
 80010d8:	86fb      	strh	r3, [r7, #54]	@ 0x36
  uint16_t const FinalRangeOverhead = 550;
 80010da:	f240 2326 	movw	r3, #550	@ 0x226
 80010de:	86bb      	strh	r3, [r7, #52]	@ 0x34

  uint32_t const MinTimingBudget = 20000;
 80010e0:	f644 6320 	movw	r3, #20000	@ 0x4e20
 80010e4:	633b      	str	r3, [r7, #48]	@ 0x30

  if (budget_us < MinTimingBudget) { return false; }
 80010e6:	687a      	ldr	r2, [r7, #4]
 80010e8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80010ea:	429a      	cmp	r2, r3
 80010ec:	d201      	bcs.n	80010f2 <setMeasurementTimingBudget+0x46>
 80010ee:	2300      	movs	r3, #0
 80010f0:	e06e      	b.n	80011d0 <setMeasurementTimingBudget+0x124>

  uint32_t used_budget_us = StartOverhead + EndOverhead;
 80010f2:	f8b7 2040 	ldrh.w	r2, [r7, #64]	@ 0x40
 80010f6:	8ffb      	ldrh	r3, [r7, #62]	@ 0x3e
 80010f8:	4413      	add	r3, r2
 80010fa:	647b      	str	r3, [r7, #68]	@ 0x44

  getSequenceStepEnables(&enables);
 80010fc:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001100:	4618      	mov	r0, r3
 8001102:	f000 fba7 	bl	8001854 <getSequenceStepEnables>
  getSequenceStepTimeouts(&enables, &timeouts);
 8001106:	f107 020c 	add.w	r2, r7, #12
 800110a:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800110e:	4611      	mov	r1, r2
 8001110:	4618      	mov	r0, r3
 8001112:	f000 fbd1 	bl	80018b8 <getSequenceStepTimeouts>

  if (enables.tcc)
 8001116:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 800111a:	2b00      	cmp	r3, #0
 800111c:	d005      	beq.n	800112a <setMeasurementTimingBudget+0x7e>
  {
    used_budget_us += (timeouts.msrc_dss_tcc_us + TccOverhead);
 800111e:	69ba      	ldr	r2, [r7, #24]
 8001120:	8f7b      	ldrh	r3, [r7, #58]	@ 0x3a
 8001122:	4413      	add	r3, r2
 8001124:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8001126:	4413      	add	r3, r2
 8001128:	647b      	str	r3, [r7, #68]	@ 0x44
  }

  if (enables.dss)
 800112a:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 800112e:	2b00      	cmp	r3, #0
 8001130:	d007      	beq.n	8001142 <setMeasurementTimingBudget+0x96>
  {
    used_budget_us += 2 * (timeouts.msrc_dss_tcc_us + DssOverhead);
 8001132:	69ba      	ldr	r2, [r7, #24]
 8001134:	8f3b      	ldrh	r3, [r7, #56]	@ 0x38
 8001136:	4413      	add	r3, r2
 8001138:	005b      	lsls	r3, r3, #1
 800113a:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800113c:	4413      	add	r3, r2
 800113e:	647b      	str	r3, [r7, #68]	@ 0x44
 8001140:	e009      	b.n	8001156 <setMeasurementTimingBudget+0xaa>
  }
  else if (enables.msrc)
 8001142:	f897 3025 	ldrb.w	r3, [r7, #37]	@ 0x25
 8001146:	2b00      	cmp	r3, #0
 8001148:	d005      	beq.n	8001156 <setMeasurementTimingBudget+0xaa>
  {
    used_budget_us += (timeouts.msrc_dss_tcc_us + MsrcOverhead);
 800114a:	69ba      	ldr	r2, [r7, #24]
 800114c:	8fbb      	ldrh	r3, [r7, #60]	@ 0x3c
 800114e:	4413      	add	r3, r2
 8001150:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8001152:	4413      	add	r3, r2
 8001154:	647b      	str	r3, [r7, #68]	@ 0x44
  }

  if (enables.pre_range)
 8001156:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800115a:	2b00      	cmp	r3, #0
 800115c:	d005      	beq.n	800116a <setMeasurementTimingBudget+0xbe>
  {
    used_budget_us += (timeouts.pre_range_us + PreRangeOverhead);
 800115e:	69fa      	ldr	r2, [r7, #28]
 8001160:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 8001162:	4413      	add	r3, r2
 8001164:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8001166:	4413      	add	r3, r2
 8001168:	647b      	str	r3, [r7, #68]	@ 0x44
  }

  if (enables.final_range)
 800116a:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 800116e:	2b00      	cmp	r3, #0
 8001170:	d02d      	beq.n	80011ce <setMeasurementTimingBudget+0x122>
  {
    used_budget_us += FinalRangeOverhead;
 8001172:	8ebb      	ldrh	r3, [r7, #52]	@ 0x34
 8001174:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8001176:	4413      	add	r3, r2
 8001178:	647b      	str	r3, [r7, #68]	@ 0x44
    // budget and the sum of all other timeouts within the sequence.
    // If there is no room for the final range timeout, then an error
    // will be set. Otherwise the remaining time will be applied to
    // the final range."

    if (used_budget_us > budget_us)
 800117a:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800117c:	687b      	ldr	r3, [r7, #4]
 800117e:	429a      	cmp	r2, r3
 8001180:	d901      	bls.n	8001186 <setMeasurementTimingBudget+0xda>
    {
      // "Requested timeout too big."
      return false;
 8001182:	2300      	movs	r3, #0
 8001184:	e024      	b.n	80011d0 <setMeasurementTimingBudget+0x124>
    }

    uint32_t final_range_timeout_us = budget_us - used_budget_us;
 8001186:	687a      	ldr	r2, [r7, #4]
 8001188:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800118a:	1ad3      	subs	r3, r2, r3
 800118c:	62fb      	str	r3, [r7, #44]	@ 0x2c
    //  timeouts must be expressed in macro periods MClks
    //  because they have different vcsel periods."

    uint16_t final_range_timeout_mclks =
      timeoutMicrosecondsToMclks(final_range_timeout_us,
                                 timeouts.final_range_vcsel_period_pclks);
 800118e:	89fb      	ldrh	r3, [r7, #14]
      timeoutMicrosecondsToMclks(final_range_timeout_us,
 8001190:	b2db      	uxtb	r3, r3
 8001192:	4619      	mov	r1, r3
 8001194:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8001196:	f000 fc5b 	bl	8001a50 <timeoutMicrosecondsToMclks>
 800119a:	4603      	mov	r3, r0
    uint16_t final_range_timeout_mclks =
 800119c:	f8a7 3042 	strh.w	r3, [r7, #66]	@ 0x42

    if (enables.pre_range)
 80011a0:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 80011a4:	2b00      	cmp	r3, #0
 80011a6:	d005      	beq.n	80011b4 <setMeasurementTimingBudget+0x108>
    {
      final_range_timeout_mclks += timeouts.pre_range_mclks;
 80011a8:	8a7a      	ldrh	r2, [r7, #18]
 80011aa:	f8b7 3042 	ldrh.w	r3, [r7, #66]	@ 0x42
 80011ae:	4413      	add	r3, r2
 80011b0:	f8a7 3042 	strh.w	r3, [r7, #66]	@ 0x42
    }

    writeReg16Bit(FINAL_RANGE_CONFIG_TIMEOUT_MACROP_HI,
 80011b4:	f8b7 3042 	ldrh.w	r3, [r7, #66]	@ 0x42
 80011b8:	4618      	mov	r0, r3
 80011ba:	f000 fbf6 	bl	80019aa <encodeTimeout>
 80011be:	4603      	mov	r3, r0
 80011c0:	4619      	mov	r1, r3
 80011c2:	2071      	movs	r0, #113	@ 0x71
 80011c4:	f7ff fc04 	bl	80009d0 <writeReg16Bit>
      encodeTimeout(final_range_timeout_mclks));

    // set_sequence_step_timeout() end

    g_measTimBudUs = budget_us; // store for internal reuse
 80011c8:	4a03      	ldr	r2, [pc, #12]	@ (80011d8 <setMeasurementTimingBudget+0x12c>)
 80011ca:	687b      	ldr	r3, [r7, #4]
 80011cc:	6013      	str	r3, [r2, #0]
  }
  return true;
 80011ce:	2301      	movs	r3, #1
}
 80011d0:	4618      	mov	r0, r3
 80011d2:	3748      	adds	r7, #72	@ 0x48
 80011d4:	46bd      	mov	sp, r7
 80011d6:	bd80      	pop	{r7, pc}
 80011d8:	200000a4 	.word	0x200000a4

080011dc <getMeasurementTimingBudget>:

// Get the measurement timing budget in microseconds
// based on VL53L0X_get_measurement_timing_budget_micro_seconds()
// in us
uint32_t getMeasurementTimingBudget(void)
{
 80011dc:	b580      	push	{r7, lr}
 80011de:	b08c      	sub	sp, #48	@ 0x30
 80011e0:	af00      	add	r7, sp, #0
  SequenceStepEnables enables;
  SequenceStepTimeouts timeouts;

  uint16_t const StartOverhead     = 1910; // note that this is different than the value in set_
 80011e2:	f240 7376 	movw	r3, #1910	@ 0x776
 80011e6:	857b      	strh	r3, [r7, #42]	@ 0x2a
  uint16_t const EndOverhead        = 960;
 80011e8:	f44f 7370 	mov.w	r3, #960	@ 0x3c0
 80011ec:	853b      	strh	r3, [r7, #40]	@ 0x28
  uint16_t const MsrcOverhead       = 660;
 80011ee:	f44f 7325 	mov.w	r3, #660	@ 0x294
 80011f2:	84fb      	strh	r3, [r7, #38]	@ 0x26
  uint16_t const TccOverhead        = 590;
 80011f4:	f240 234e 	movw	r3, #590	@ 0x24e
 80011f8:	84bb      	strh	r3, [r7, #36]	@ 0x24
  uint16_t const DssOverhead        = 690;
 80011fa:	f240 23b2 	movw	r3, #690	@ 0x2b2
 80011fe:	847b      	strh	r3, [r7, #34]	@ 0x22
  uint16_t const PreRangeOverhead   = 660;
 8001200:	f44f 7325 	mov.w	r3, #660	@ 0x294
 8001204:	843b      	strh	r3, [r7, #32]
  uint16_t const FinalRangeOverhead = 550;
 8001206:	f240 2326 	movw	r3, #550	@ 0x226
 800120a:	83fb      	strh	r3, [r7, #30]

  // "Start and end overhead times always present"
  uint32_t budget_us = StartOverhead + EndOverhead;
 800120c:	8d7a      	ldrh	r2, [r7, #42]	@ 0x2a
 800120e:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 8001210:	4413      	add	r3, r2
 8001212:	62fb      	str	r3, [r7, #44]	@ 0x2c

  getSequenceStepEnables(&enables);
 8001214:	f107 0318 	add.w	r3, r7, #24
 8001218:	4618      	mov	r0, r3
 800121a:	f000 fb1b 	bl	8001854 <getSequenceStepEnables>
  getSequenceStepTimeouts(&enables, &timeouts);
 800121e:	463a      	mov	r2, r7
 8001220:	f107 0318 	add.w	r3, r7, #24
 8001224:	4611      	mov	r1, r2
 8001226:	4618      	mov	r0, r3
 8001228:	f000 fb46 	bl	80018b8 <getSequenceStepTimeouts>

  if (enables.tcc)
 800122c:	7e3b      	ldrb	r3, [r7, #24]
 800122e:	2b00      	cmp	r3, #0
 8001230:	d005      	beq.n	800123e <getMeasurementTimingBudget+0x62>
  {
    budget_us += (timeouts.msrc_dss_tcc_us + TccOverhead);
 8001232:	68fa      	ldr	r2, [r7, #12]
 8001234:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8001236:	4413      	add	r3, r2
 8001238:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800123a:	4413      	add	r3, r2
 800123c:	62fb      	str	r3, [r7, #44]	@ 0x2c
  }

  if (enables.dss)
 800123e:	7ebb      	ldrb	r3, [r7, #26]
 8001240:	2b00      	cmp	r3, #0
 8001242:	d007      	beq.n	8001254 <getMeasurementTimingBudget+0x78>
  {
    budget_us += 2 * (timeouts.msrc_dss_tcc_us + DssOverhead);
 8001244:	68fa      	ldr	r2, [r7, #12]
 8001246:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 8001248:	4413      	add	r3, r2
 800124a:	005b      	lsls	r3, r3, #1
 800124c:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800124e:	4413      	add	r3, r2
 8001250:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8001252:	e008      	b.n	8001266 <getMeasurementTimingBudget+0x8a>
  }
  else if (enables.msrc)
 8001254:	7e7b      	ldrb	r3, [r7, #25]
 8001256:	2b00      	cmp	r3, #0
 8001258:	d005      	beq.n	8001266 <getMeasurementTimingBudget+0x8a>
  {
    budget_us += (timeouts.msrc_dss_tcc_us + MsrcOverhead);
 800125a:	68fa      	ldr	r2, [r7, #12]
 800125c:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 800125e:	4413      	add	r3, r2
 8001260:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8001262:	4413      	add	r3, r2
 8001264:	62fb      	str	r3, [r7, #44]	@ 0x2c
  }

  if (enables.pre_range)
 8001266:	7efb      	ldrb	r3, [r7, #27]
 8001268:	2b00      	cmp	r3, #0
 800126a:	d005      	beq.n	8001278 <getMeasurementTimingBudget+0x9c>
  {
    budget_us += (timeouts.pre_range_us + PreRangeOverhead);
 800126c:	693a      	ldr	r2, [r7, #16]
 800126e:	8c3b      	ldrh	r3, [r7, #32]
 8001270:	4413      	add	r3, r2
 8001272:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8001274:	4413      	add	r3, r2
 8001276:	62fb      	str	r3, [r7, #44]	@ 0x2c
  }

  if (enables.final_range)
 8001278:	7f3b      	ldrb	r3, [r7, #28]
 800127a:	2b00      	cmp	r3, #0
 800127c:	d005      	beq.n	800128a <getMeasurementTimingBudget+0xae>
  {
    budget_us += (timeouts.final_range_us + FinalRangeOverhead);
 800127e:	697a      	ldr	r2, [r7, #20]
 8001280:	8bfb      	ldrh	r3, [r7, #30]
 8001282:	4413      	add	r3, r2
 8001284:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8001286:	4413      	add	r3, r2
 8001288:	62fb      	str	r3, [r7, #44]	@ 0x2c
  }

  g_measTimBudUs = budget_us; // store for internal reuse
 800128a:	4a04      	ldr	r2, [pc, #16]	@ (800129c <getMeasurementTimingBudget+0xc0>)
 800128c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800128e:	6013      	str	r3, [r2, #0]
  return budget_us;
 8001290:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
}
 8001292:	4618      	mov	r0, r3
 8001294:	3730      	adds	r7, #48	@ 0x30
 8001296:	46bd      	mov	sp, r7
 8001298:	bd80      	pop	{r7, pc}
 800129a:	bf00      	nop
 800129c:	200000a4 	.word	0x200000a4

080012a0 <setVcselPulsePeriod>:
// Valid values are (even numbers only):
//  pre:  12 to 18 (initialized default: 14)
//  final: 8 to 14 (initialized default: 10)
// based on VL53L0X_set_vcsel_pulse_period()
bool setVcselPulsePeriod(vcselPeriodType type, uint8_t period_pclks)
{
 80012a0:	b580      	push	{r7, lr}
 80012a2:	b08c      	sub	sp, #48	@ 0x30
 80012a4:	af00      	add	r7, sp, #0
 80012a6:	4603      	mov	r3, r0
 80012a8:	460a      	mov	r2, r1
 80012aa:	71fb      	strb	r3, [r7, #7]
 80012ac:	4613      	mov	r3, r2
 80012ae:	71bb      	strb	r3, [r7, #6]
  uint8_t vcsel_period_reg = encodeVcselPeriod(period_pclks);
 80012b0:	79bb      	ldrb	r3, [r7, #6]
 80012b2:	085b      	lsrs	r3, r3, #1
 80012b4:	b2db      	uxtb	r3, r3
 80012b6:	3b01      	subs	r3, #1
 80012b8:	f887 302d 	strb.w	r3, [r7, #45]	@ 0x2d

  SequenceStepEnables enables;
  SequenceStepTimeouts timeouts;

  getSequenceStepEnables(&enables);
 80012bc:	f107 0320 	add.w	r3, r7, #32
 80012c0:	4618      	mov	r0, r3
 80012c2:	f000 fac7 	bl	8001854 <getSequenceStepEnables>
  getSequenceStepTimeouts(&enables, &timeouts);
 80012c6:	f107 0208 	add.w	r2, r7, #8
 80012ca:	f107 0320 	add.w	r3, r7, #32
 80012ce:	4611      	mov	r1, r2
 80012d0:	4618      	mov	r0, r3
 80012d2:	f000 faf1 	bl	80018b8 <getSequenceStepTimeouts>
  //
  // For the MSRC timeout, the same applies - this timeout being
  // dependant on the pre-range vcsel period."


  if (type == VcselPeriodPreRange)
 80012d6:	79fb      	ldrb	r3, [r7, #7]
 80012d8:	2b00      	cmp	r3, #0
 80012da:	d15d      	bne.n	8001398 <setVcselPulsePeriod+0xf8>
  {
    // "Set phase check limits"
    switch (period_pclks)
 80012dc:	79bb      	ldrb	r3, [r7, #6]
 80012de:	3b0c      	subs	r3, #12
 80012e0:	2b06      	cmp	r3, #6
 80012e2:	d825      	bhi.n	8001330 <setVcselPulsePeriod+0x90>
 80012e4:	a201      	add	r2, pc, #4	@ (adr r2, 80012ec <setVcselPulsePeriod+0x4c>)
 80012e6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80012ea:	bf00      	nop
 80012ec:	08001309 	.word	0x08001309
 80012f0:	08001331 	.word	0x08001331
 80012f4:	08001313 	.word	0x08001313
 80012f8:	08001331 	.word	0x08001331
 80012fc:	0800131d 	.word	0x0800131d
 8001300:	08001331 	.word	0x08001331
 8001304:	08001327 	.word	0x08001327
    {
      case 12:
        writeReg(PRE_RANGE_CONFIG_VALID_PHASE_HIGH, 0x18);
 8001308:	2118      	movs	r1, #24
 800130a:	2057      	movs	r0, #87	@ 0x57
 800130c:	f7ff fb36 	bl	800097c <writeReg>
        break;
 8001310:	e010      	b.n	8001334 <setVcselPulsePeriod+0x94>

      case 14:
        writeReg(PRE_RANGE_CONFIG_VALID_PHASE_HIGH, 0x30);
 8001312:	2130      	movs	r1, #48	@ 0x30
 8001314:	2057      	movs	r0, #87	@ 0x57
 8001316:	f7ff fb31 	bl	800097c <writeReg>
        break;
 800131a:	e00b      	b.n	8001334 <setVcselPulsePeriod+0x94>

      case 16:
        writeReg(PRE_RANGE_CONFIG_VALID_PHASE_HIGH, 0x40);
 800131c:	2140      	movs	r1, #64	@ 0x40
 800131e:	2057      	movs	r0, #87	@ 0x57
 8001320:	f7ff fb2c 	bl	800097c <writeReg>
        break;
 8001324:	e006      	b.n	8001334 <setVcselPulsePeriod+0x94>

      case 18:
        writeReg(PRE_RANGE_CONFIG_VALID_PHASE_HIGH, 0x50);
 8001326:	2150      	movs	r1, #80	@ 0x50
 8001328:	2057      	movs	r0, #87	@ 0x57
 800132a:	f7ff fb27 	bl	800097c <writeReg>
        break;
 800132e:	e001      	b.n	8001334 <setVcselPulsePeriod+0x94>

      default:
        // invalid period
        return false;
 8001330:	2300      	movs	r3, #0
 8001332:	e0fc      	b.n	800152e <setVcselPulsePeriod+0x28e>
    }
    writeReg(PRE_RANGE_CONFIG_VALID_PHASE_LOW, 0x08);
 8001334:	2108      	movs	r1, #8
 8001336:	2056      	movs	r0, #86	@ 0x56
 8001338:	f7ff fb20 	bl	800097c <writeReg>

    // apply new VCSEL period
    writeReg(PRE_RANGE_CONFIG_VCSEL_PERIOD, vcsel_period_reg);
 800133c:	f897 302d 	ldrb.w	r3, [r7, #45]	@ 0x2d
 8001340:	4619      	mov	r1, r3
 8001342:	2050      	movs	r0, #80	@ 0x50
 8001344:	f7ff fb1a 	bl	800097c <writeReg>

    // set_sequence_step_timeout() begin
    // (SequenceStepId == VL53L0X_SEQUENCESTEP_PRE_RANGE)

    uint16_t new_pre_range_timeout_mclks =
      timeoutMicrosecondsToMclks(timeouts.pre_range_us, period_pclks);
 8001348:	69bb      	ldr	r3, [r7, #24]
 800134a:	79ba      	ldrb	r2, [r7, #6]
 800134c:	4611      	mov	r1, r2
 800134e:	4618      	mov	r0, r3
 8001350:	f000 fb7e 	bl	8001a50 <timeoutMicrosecondsToMclks>
 8001354:	4603      	mov	r3, r0
    uint16_t new_pre_range_timeout_mclks =
 8001356:	857b      	strh	r3, [r7, #42]	@ 0x2a

    writeReg16Bit(PRE_RANGE_CONFIG_TIMEOUT_MACROP_HI,
 8001358:	8d7b      	ldrh	r3, [r7, #42]	@ 0x2a
 800135a:	4618      	mov	r0, r3
 800135c:	f000 fb25 	bl	80019aa <encodeTimeout>
 8001360:	4603      	mov	r3, r0
 8001362:	4619      	mov	r1, r3
 8001364:	2051      	movs	r0, #81	@ 0x51
 8001366:	f7ff fb33 	bl	80009d0 <writeReg16Bit>

    // set_sequence_step_timeout() begin
    // (SequenceStepId == VL53L0X_SEQUENCESTEP_MSRC)

    uint16_t new_msrc_timeout_mclks =
      timeoutMicrosecondsToMclks(timeouts.msrc_dss_tcc_us, period_pclks);
 800136a:	697b      	ldr	r3, [r7, #20]
 800136c:	79ba      	ldrb	r2, [r7, #6]
 800136e:	4611      	mov	r1, r2
 8001370:	4618      	mov	r0, r3
 8001372:	f000 fb6d 	bl	8001a50 <timeoutMicrosecondsToMclks>
 8001376:	4603      	mov	r3, r0
    uint16_t new_msrc_timeout_mclks =
 8001378:	853b      	strh	r3, [r7, #40]	@ 0x28

    writeReg(MSRC_CONFIG_TIMEOUT_MACROP,
 800137a:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 800137c:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8001380:	d804      	bhi.n	800138c <setVcselPulsePeriod+0xec>
      (new_msrc_timeout_mclks > 256) ? 255 : (new_msrc_timeout_mclks - 1));
 8001382:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 8001384:	b2db      	uxtb	r3, r3
    writeReg(MSRC_CONFIG_TIMEOUT_MACROP,
 8001386:	3b01      	subs	r3, #1
 8001388:	b2db      	uxtb	r3, r3
 800138a:	e000      	b.n	800138e <setVcselPulsePeriod+0xee>
 800138c:	23ff      	movs	r3, #255	@ 0xff
 800138e:	4619      	mov	r1, r3
 8001390:	2046      	movs	r0, #70	@ 0x46
 8001392:	f7ff faf3 	bl	800097c <writeReg>
 8001396:	e0b1      	b.n	80014fc <setVcselPulsePeriod+0x25c>

    // set_sequence_step_timeout() end
  }
  else if (type == VcselPeriodFinalRange)
 8001398:	79fb      	ldrb	r3, [r7, #7]
 800139a:	2b01      	cmp	r3, #1
 800139c:	f040 80ac 	bne.w	80014f8 <setVcselPulsePeriod+0x258>
  {
    switch (period_pclks)
 80013a0:	79bb      	ldrb	r3, [r7, #6]
 80013a2:	3b08      	subs	r3, #8
 80013a4:	2b06      	cmp	r3, #6
 80013a6:	f200 8085 	bhi.w	80014b4 <setVcselPulsePeriod+0x214>
 80013aa:	a201      	add	r2, pc, #4	@ (adr r2, 80013b0 <setVcselPulsePeriod+0x110>)
 80013ac:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80013b0:	080013cd 	.word	0x080013cd
 80013b4:	080014b5 	.word	0x080014b5
 80013b8:	08001407 	.word	0x08001407
 80013bc:	080014b5 	.word	0x080014b5
 80013c0:	08001441 	.word	0x08001441
 80013c4:	080014b5 	.word	0x080014b5
 80013c8:	0800147b 	.word	0x0800147b
    {
      case 8:
        writeReg(FINAL_RANGE_CONFIG_VALID_PHASE_HIGH, 0x10);
 80013cc:	2110      	movs	r1, #16
 80013ce:	2048      	movs	r0, #72	@ 0x48
 80013d0:	f7ff fad4 	bl	800097c <writeReg>
        writeReg(FINAL_RANGE_CONFIG_VALID_PHASE_LOW,  0x08);
 80013d4:	2108      	movs	r1, #8
 80013d6:	2047      	movs	r0, #71	@ 0x47
 80013d8:	f7ff fad0 	bl	800097c <writeReg>
        writeReg(GLOBAL_CONFIG_VCSEL_WIDTH, 0x02);
 80013dc:	2102      	movs	r1, #2
 80013de:	2032      	movs	r0, #50	@ 0x32
 80013e0:	f7ff facc 	bl	800097c <writeReg>
        writeReg(ALGO_PHASECAL_CONFIG_TIMEOUT, 0x0C);
 80013e4:	210c      	movs	r1, #12
 80013e6:	2030      	movs	r0, #48	@ 0x30
 80013e8:	f7ff fac8 	bl	800097c <writeReg>
        writeReg(0xFF, 0x01);
 80013ec:	2101      	movs	r1, #1
 80013ee:	20ff      	movs	r0, #255	@ 0xff
 80013f0:	f7ff fac4 	bl	800097c <writeReg>
        writeReg(ALGO_PHASECAL_LIM, 0x30);
 80013f4:	2130      	movs	r1, #48	@ 0x30
 80013f6:	2030      	movs	r0, #48	@ 0x30
 80013f8:	f7ff fac0 	bl	800097c <writeReg>
        writeReg(0xFF, 0x00);
 80013fc:	2100      	movs	r1, #0
 80013fe:	20ff      	movs	r0, #255	@ 0xff
 8001400:	f7ff fabc 	bl	800097c <writeReg>
        break;
 8001404:	e058      	b.n	80014b8 <setVcselPulsePeriod+0x218>

      case 10:
        writeReg(FINAL_RANGE_CONFIG_VALID_PHASE_HIGH, 0x28);
 8001406:	2128      	movs	r1, #40	@ 0x28
 8001408:	2048      	movs	r0, #72	@ 0x48
 800140a:	f7ff fab7 	bl	800097c <writeReg>
        writeReg(FINAL_RANGE_CONFIG_VALID_PHASE_LOW,  0x08);
 800140e:	2108      	movs	r1, #8
 8001410:	2047      	movs	r0, #71	@ 0x47
 8001412:	f7ff fab3 	bl	800097c <writeReg>
        writeReg(GLOBAL_CONFIG_VCSEL_WIDTH, 0x03);
 8001416:	2103      	movs	r1, #3
 8001418:	2032      	movs	r0, #50	@ 0x32
 800141a:	f7ff faaf 	bl	800097c <writeReg>
        writeReg(ALGO_PHASECAL_CONFIG_TIMEOUT, 0x09);
 800141e:	2109      	movs	r1, #9
 8001420:	2030      	movs	r0, #48	@ 0x30
 8001422:	f7ff faab 	bl	800097c <writeReg>
        writeReg(0xFF, 0x01);
 8001426:	2101      	movs	r1, #1
 8001428:	20ff      	movs	r0, #255	@ 0xff
 800142a:	f7ff faa7 	bl	800097c <writeReg>
        writeReg(ALGO_PHASECAL_LIM, 0x20);
 800142e:	2120      	movs	r1, #32
 8001430:	2030      	movs	r0, #48	@ 0x30
 8001432:	f7ff faa3 	bl	800097c <writeReg>
        writeReg(0xFF, 0x00);
 8001436:	2100      	movs	r1, #0
 8001438:	20ff      	movs	r0, #255	@ 0xff
 800143a:	f7ff fa9f 	bl	800097c <writeReg>
        break;
 800143e:	e03b      	b.n	80014b8 <setVcselPulsePeriod+0x218>

      case 12:
        writeReg(FINAL_RANGE_CONFIG_VALID_PHASE_HIGH, 0x38);
 8001440:	2138      	movs	r1, #56	@ 0x38
 8001442:	2048      	movs	r0, #72	@ 0x48
 8001444:	f7ff fa9a 	bl	800097c <writeReg>
        writeReg(FINAL_RANGE_CONFIG_VALID_PHASE_LOW,  0x08);
 8001448:	2108      	movs	r1, #8
 800144a:	2047      	movs	r0, #71	@ 0x47
 800144c:	f7ff fa96 	bl	800097c <writeReg>
        writeReg(GLOBAL_CONFIG_VCSEL_WIDTH, 0x03);
 8001450:	2103      	movs	r1, #3
 8001452:	2032      	movs	r0, #50	@ 0x32
 8001454:	f7ff fa92 	bl	800097c <writeReg>
        writeReg(ALGO_PHASECAL_CONFIG_TIMEOUT, 0x08);
 8001458:	2108      	movs	r1, #8
 800145a:	2030      	movs	r0, #48	@ 0x30
 800145c:	f7ff fa8e 	bl	800097c <writeReg>
        writeReg(0xFF, 0x01);
 8001460:	2101      	movs	r1, #1
 8001462:	20ff      	movs	r0, #255	@ 0xff
 8001464:	f7ff fa8a 	bl	800097c <writeReg>
        writeReg(ALGO_PHASECAL_LIM, 0x20);
 8001468:	2120      	movs	r1, #32
 800146a:	2030      	movs	r0, #48	@ 0x30
 800146c:	f7ff fa86 	bl	800097c <writeReg>
        writeReg(0xFF, 0x00);
 8001470:	2100      	movs	r1, #0
 8001472:	20ff      	movs	r0, #255	@ 0xff
 8001474:	f7ff fa82 	bl	800097c <writeReg>
        break;
 8001478:	e01e      	b.n	80014b8 <setVcselPulsePeriod+0x218>

      case 14:
        writeReg(FINAL_RANGE_CONFIG_VALID_PHASE_HIGH, 0x48);
 800147a:	2148      	movs	r1, #72	@ 0x48
 800147c:	2048      	movs	r0, #72	@ 0x48
 800147e:	f7ff fa7d 	bl	800097c <writeReg>
        writeReg(FINAL_RANGE_CONFIG_VALID_PHASE_LOW,  0x08);
 8001482:	2108      	movs	r1, #8
 8001484:	2047      	movs	r0, #71	@ 0x47
 8001486:	f7ff fa79 	bl	800097c <writeReg>
        writeReg(GLOBAL_CONFIG_VCSEL_WIDTH, 0x03);
 800148a:	2103      	movs	r1, #3
 800148c:	2032      	movs	r0, #50	@ 0x32
 800148e:	f7ff fa75 	bl	800097c <writeReg>
        writeReg(ALGO_PHASECAL_CONFIG_TIMEOUT, 0x07);
 8001492:	2107      	movs	r1, #7
 8001494:	2030      	movs	r0, #48	@ 0x30
 8001496:	f7ff fa71 	bl	800097c <writeReg>
        writeReg(0xFF, 0x01);
 800149a:	2101      	movs	r1, #1
 800149c:	20ff      	movs	r0, #255	@ 0xff
 800149e:	f7ff fa6d 	bl	800097c <writeReg>
        writeReg(ALGO_PHASECAL_LIM, 0x20);
 80014a2:	2120      	movs	r1, #32
 80014a4:	2030      	movs	r0, #48	@ 0x30
 80014a6:	f7ff fa69 	bl	800097c <writeReg>
        writeReg(0xFF, 0x00);
 80014aa:	2100      	movs	r1, #0
 80014ac:	20ff      	movs	r0, #255	@ 0xff
 80014ae:	f7ff fa65 	bl	800097c <writeReg>
        break;
 80014b2:	e001      	b.n	80014b8 <setVcselPulsePeriod+0x218>

      default:
        // invalid period
        return false;
 80014b4:	2300      	movs	r3, #0
 80014b6:	e03a      	b.n	800152e <setVcselPulsePeriod+0x28e>
    }

    // apply new VCSEL period
    writeReg(FINAL_RANGE_CONFIG_VCSEL_PERIOD, vcsel_period_reg);
 80014b8:	f897 302d 	ldrb.w	r3, [r7, #45]	@ 0x2d
 80014bc:	4619      	mov	r1, r3
 80014be:	2070      	movs	r0, #112	@ 0x70
 80014c0:	f7ff fa5c 	bl	800097c <writeReg>
    //  must be added. To do this both final and pre-range
    //  timeouts must be expressed in macro periods MClks
    //  because they have different vcsel periods."

    uint16_t new_final_range_timeout_mclks =
      timeoutMicrosecondsToMclks(timeouts.final_range_us, period_pclks);
 80014c4:	69fb      	ldr	r3, [r7, #28]
 80014c6:	79ba      	ldrb	r2, [r7, #6]
 80014c8:	4611      	mov	r1, r2
 80014ca:	4618      	mov	r0, r3
 80014cc:	f000 fac0 	bl	8001a50 <timeoutMicrosecondsToMclks>
 80014d0:	4603      	mov	r3, r0
    uint16_t new_final_range_timeout_mclks =
 80014d2:	85fb      	strh	r3, [r7, #46]	@ 0x2e

    if (enables.pre_range)
 80014d4:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 80014d8:	2b00      	cmp	r3, #0
 80014da:	d003      	beq.n	80014e4 <setVcselPulsePeriod+0x244>
    {
      new_final_range_timeout_mclks += timeouts.pre_range_mclks;
 80014dc:	89fa      	ldrh	r2, [r7, #14]
 80014de:	8dfb      	ldrh	r3, [r7, #46]	@ 0x2e
 80014e0:	4413      	add	r3, r2
 80014e2:	85fb      	strh	r3, [r7, #46]	@ 0x2e
    }

    writeReg16Bit(FINAL_RANGE_CONFIG_TIMEOUT_MACROP_HI,
 80014e4:	8dfb      	ldrh	r3, [r7, #46]	@ 0x2e
 80014e6:	4618      	mov	r0, r3
 80014e8:	f000 fa5f 	bl	80019aa <encodeTimeout>
 80014ec:	4603      	mov	r3, r0
 80014ee:	4619      	mov	r1, r3
 80014f0:	2071      	movs	r0, #113	@ 0x71
 80014f2:	f7ff fa6d 	bl	80009d0 <writeReg16Bit>
 80014f6:	e001      	b.n	80014fc <setVcselPulsePeriod+0x25c>
    // set_sequence_step_timeout end
  }
  else
  {
    // invalid type
    return false;
 80014f8:	2300      	movs	r3, #0
 80014fa:	e018      	b.n	800152e <setVcselPulsePeriod+0x28e>
  }

  // "Finally, the timing budget must be re-applied"

  setMeasurementTimingBudget(g_measTimBudUs);
 80014fc:	4b0e      	ldr	r3, [pc, #56]	@ (8001538 <setVcselPulsePeriod+0x298>)
 80014fe:	681b      	ldr	r3, [r3, #0]
 8001500:	4618      	mov	r0, r3
 8001502:	f7ff fdd3 	bl	80010ac <setMeasurementTimingBudget>

  // "Perform the phase calibration. This is needed after changing on vcsel period."
  // VL53L0X_perform_phase_calibration() begin

  uint8_t sequence_config = readReg(SYSTEM_SEQUENCE_CONFIG);
 8001506:	2001      	movs	r0, #1
 8001508:	f7ff fa8c 	bl	8000a24 <readReg>
 800150c:	4603      	mov	r3, r0
 800150e:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  writeReg(SYSTEM_SEQUENCE_CONFIG, 0x02);
 8001512:	2102      	movs	r1, #2
 8001514:	2001      	movs	r0, #1
 8001516:	f7ff fa31 	bl	800097c <writeReg>
  performSingleRefCalibration(0x0);
 800151a:	2000      	movs	r0, #0
 800151c:	f000 fabe 	bl	8001a9c <performSingleRefCalibration>
  writeReg(SYSTEM_SEQUENCE_CONFIG, sequence_config);
 8001520:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8001524:	4619      	mov	r1, r3
 8001526:	2001      	movs	r0, #1
 8001528:	f7ff fa28 	bl	800097c <writeReg>

  // VL53L0X_perform_phase_calibration() end

  return true;
 800152c:	2301      	movs	r3, #1
}
 800152e:	4618      	mov	r0, r3
 8001530:	3730      	adds	r7, #48	@ 0x30
 8001532:	46bd      	mov	sp, r7
 8001534:	bd80      	pop	{r7, pc}
 8001536:	bf00      	nop
 8001538:	200000a4 	.word	0x200000a4

0800153c <getVcselPulsePeriod>:

// Get the VCSEL pulse period in PCLKs for the given period type.
// based on VL53L0X_get_vcsel_pulse_period()
uint8_t getVcselPulsePeriod(vcselPeriodType type)
{
 800153c:	b580      	push	{r7, lr}
 800153e:	b082      	sub	sp, #8
 8001540:	af00      	add	r7, sp, #0
 8001542:	4603      	mov	r3, r0
 8001544:	71fb      	strb	r3, [r7, #7]
  if (type == VcselPeriodPreRange)
 8001546:	79fb      	ldrb	r3, [r7, #7]
 8001548:	2b00      	cmp	r3, #0
 800154a:	d108      	bne.n	800155e <getVcselPulsePeriod+0x22>
  {
    return decodeVcselPeriod(readReg(PRE_RANGE_CONFIG_VCSEL_PERIOD));
 800154c:	2050      	movs	r0, #80	@ 0x50
 800154e:	f7ff fa69 	bl	8000a24 <readReg>
 8001552:	4603      	mov	r3, r0
 8001554:	3301      	adds	r3, #1
 8001556:	b2db      	uxtb	r3, r3
 8001558:	005b      	lsls	r3, r3, #1
 800155a:	b2db      	uxtb	r3, r3
 800155c:	e00c      	b.n	8001578 <getVcselPulsePeriod+0x3c>
  }
  else if (type == VcselPeriodFinalRange)
 800155e:	79fb      	ldrb	r3, [r7, #7]
 8001560:	2b01      	cmp	r3, #1
 8001562:	d108      	bne.n	8001576 <getVcselPulsePeriod+0x3a>
  {
    return decodeVcselPeriod(readReg(FINAL_RANGE_CONFIG_VCSEL_PERIOD));
 8001564:	2070      	movs	r0, #112	@ 0x70
 8001566:	f7ff fa5d 	bl	8000a24 <readReg>
 800156a:	4603      	mov	r3, r0
 800156c:	3301      	adds	r3, #1
 800156e:	b2db      	uxtb	r3, r3
 8001570:	005b      	lsls	r3, r3, #1
 8001572:	b2db      	uxtb	r3, r3
 8001574:	e000      	b.n	8001578 <getVcselPulsePeriod+0x3c>
  }
  else { return 255; }
 8001576:	23ff      	movs	r3, #255	@ 0xff
}
 8001578:	4618      	mov	r0, r3
 800157a:	3708      	adds	r7, #8
 800157c:	46bd      	mov	sp, r7
 800157e:	bd80      	pop	{r7, pc}

08001580 <readRangeContinuousMillimeters>:

// Returns a range reading in millimeters when continuous mode is active
// (readRangeSingleMillimeters() also calls this function after starting a
// single-shot range measurement)
// extraStats provides additional info for this measurment. Set to 0 if not needed.
uint16_t readRangeContinuousMillimeters( statInfo_t_VL53L0X *extraStats ) {
 8001580:	b580      	push	{r7, lr}
 8001582:	b086      	sub	sp, #24
 8001584:	af00      	add	r7, sp, #0
 8001586:	6078      	str	r0, [r7, #4]
  uint8_t tempBuffer[12];
  uint16_t temp;
  startTimeout();
 8001588:	f001 fa38 	bl	80029fc <HAL_GetTick>
 800158c:	4603      	mov	r3, r0
 800158e:	b29a      	uxth	r2, r3
 8001590:	4b35      	ldr	r3, [pc, #212]	@ (8001668 <readRangeContinuousMillimeters+0xe8>)
 8001592:	801a      	strh	r2, [r3, #0]
  while ((readReg(RESULT_INTERRUPT_STATUS) & 0x07) == 0) {
 8001594:	e015      	b.n	80015c2 <readRangeContinuousMillimeters+0x42>
    if (checkTimeoutExpired())
 8001596:	4b35      	ldr	r3, [pc, #212]	@ (800166c <readRangeContinuousMillimeters+0xec>)
 8001598:	881b      	ldrh	r3, [r3, #0]
 800159a:	2b00      	cmp	r3, #0
 800159c:	d011      	beq.n	80015c2 <readRangeContinuousMillimeters+0x42>
 800159e:	f001 fa2d 	bl	80029fc <HAL_GetTick>
 80015a2:	4603      	mov	r3, r0
 80015a4:	b29b      	uxth	r3, r3
 80015a6:	461a      	mov	r2, r3
 80015a8:	4b2f      	ldr	r3, [pc, #188]	@ (8001668 <readRangeContinuousMillimeters+0xe8>)
 80015aa:	881b      	ldrh	r3, [r3, #0]
 80015ac:	1ad3      	subs	r3, r2, r3
 80015ae:	4a2f      	ldr	r2, [pc, #188]	@ (800166c <readRangeContinuousMillimeters+0xec>)
 80015b0:	8812      	ldrh	r2, [r2, #0]
 80015b2:	4293      	cmp	r3, r2
 80015b4:	dd05      	ble.n	80015c2 <readRangeContinuousMillimeters+0x42>
    {
      g_isTimeout = true;
 80015b6:	4b2e      	ldr	r3, [pc, #184]	@ (8001670 <readRangeContinuousMillimeters+0xf0>)
 80015b8:	2201      	movs	r2, #1
 80015ba:	701a      	strb	r2, [r3, #0]
      return 65535;
 80015bc:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 80015c0:	e04e      	b.n	8001660 <readRangeContinuousMillimeters+0xe0>
  while ((readReg(RESULT_INTERRUPT_STATUS) & 0x07) == 0) {
 80015c2:	2013      	movs	r0, #19
 80015c4:	f7ff fa2e 	bl	8000a24 <readReg>
 80015c8:	4603      	mov	r3, r0
 80015ca:	f003 0307 	and.w	r3, r3, #7
 80015ce:	2b00      	cmp	r3, #0
 80015d0:	d0e1      	beq.n	8001596 <readRangeContinuousMillimeters+0x16>
    }
  }
  if( extraStats == 0 ){
 80015d2:	687b      	ldr	r3, [r7, #4]
 80015d4:	2b00      	cmp	r3, #0
 80015d6:	d105      	bne.n	80015e4 <readRangeContinuousMillimeters+0x64>
    // assumptions: Linearity Corrective Gain is 1000 (default);
    // fractional ranging is not enabled
    temp = readReg16Bit(RESULT_RANGE_STATUS + 10);
 80015d8:	201e      	movs	r0, #30
 80015da:	f7ff fa4f 	bl	8000a7c <readReg16Bit>
 80015de:	4603      	mov	r3, r0
 80015e0:	82fb      	strh	r3, [r7, #22]
 80015e2:	e038      	b.n	8001656 <readRangeContinuousMillimeters+0xd6>
    //   4: 0 ?
    //   5: ???
    // 6,7: signal count rate [mcps], uint16_t, fixpoint9.7
    // 9,8: AmbientRateRtnMegaCps  [mcps], uint16_t, fixpoimt9.7
    // A,B: uncorrected distance [mm], uint16_t
    readMulti(0x14, tempBuffer, 12);
 80015e4:	f107 0308 	add.w	r3, r7, #8
 80015e8:	220c      	movs	r2, #12
 80015ea:	4619      	mov	r1, r3
 80015ec:	2014      	movs	r0, #20
 80015ee:	f7ff fa9f 	bl	8000b30 <readMulti>
    extraStats->rangeStatus =  tempBuffer[0x00]>>3;
 80015f2:	7a3b      	ldrb	r3, [r7, #8]
 80015f4:	08db      	lsrs	r3, r3, #3
 80015f6:	b2da      	uxtb	r2, r3
 80015f8:	687b      	ldr	r3, [r7, #4]
 80015fa:	721a      	strb	r2, [r3, #8]
    extraStats->spadCnt     = (tempBuffer[0x02]<<8) | tempBuffer[0x03];
 80015fc:	7abb      	ldrb	r3, [r7, #10]
 80015fe:	b21b      	sxth	r3, r3
 8001600:	021b      	lsls	r3, r3, #8
 8001602:	b21a      	sxth	r2, r3
 8001604:	7afb      	ldrb	r3, [r7, #11]
 8001606:	b21b      	sxth	r3, r3
 8001608:	4313      	orrs	r3, r2
 800160a:	b21b      	sxth	r3, r3
 800160c:	b29a      	uxth	r2, r3
 800160e:	687b      	ldr	r3, [r7, #4]
 8001610:	80da      	strh	r2, [r3, #6]
    extraStats->signalCnt   = (tempBuffer[0x06]<<8) | tempBuffer[0x07];
 8001612:	7bbb      	ldrb	r3, [r7, #14]
 8001614:	b21b      	sxth	r3, r3
 8001616:	021b      	lsls	r3, r3, #8
 8001618:	b21a      	sxth	r2, r3
 800161a:	7bfb      	ldrb	r3, [r7, #15]
 800161c:	b21b      	sxth	r3, r3
 800161e:	4313      	orrs	r3, r2
 8001620:	b21b      	sxth	r3, r3
 8001622:	b29a      	uxth	r2, r3
 8001624:	687b      	ldr	r3, [r7, #4]
 8001626:	805a      	strh	r2, [r3, #2]
    extraStats->ambientCnt  = (tempBuffer[0x08]<<8) | tempBuffer[0x09];    
 8001628:	7c3b      	ldrb	r3, [r7, #16]
 800162a:	b21b      	sxth	r3, r3
 800162c:	021b      	lsls	r3, r3, #8
 800162e:	b21a      	sxth	r2, r3
 8001630:	7c7b      	ldrb	r3, [r7, #17]
 8001632:	b21b      	sxth	r3, r3
 8001634:	4313      	orrs	r3, r2
 8001636:	b21b      	sxth	r3, r3
 8001638:	b29a      	uxth	r2, r3
 800163a:	687b      	ldr	r3, [r7, #4]
 800163c:	809a      	strh	r2, [r3, #4]
    temp                    = (tempBuffer[0x0A]<<8) | tempBuffer[0x0B];
 800163e:	7cbb      	ldrb	r3, [r7, #18]
 8001640:	b21b      	sxth	r3, r3
 8001642:	021b      	lsls	r3, r3, #8
 8001644:	b21a      	sxth	r2, r3
 8001646:	7cfb      	ldrb	r3, [r7, #19]
 8001648:	b21b      	sxth	r3, r3
 800164a:	4313      	orrs	r3, r2
 800164c:	b21b      	sxth	r3, r3
 800164e:	82fb      	strh	r3, [r7, #22]
    extraStats->rawDistance = temp;
 8001650:	687b      	ldr	r3, [r7, #4]
 8001652:	8afa      	ldrh	r2, [r7, #22]
 8001654:	801a      	strh	r2, [r3, #0]
  }
  writeReg(SYSTEM_INTERRUPT_CLEAR, 0x01);
 8001656:	2101      	movs	r1, #1
 8001658:	200b      	movs	r0, #11
 800165a:	f7ff f98f 	bl	800097c <writeReg>
  return temp;
 800165e:	8afb      	ldrh	r3, [r7, #22]
}
 8001660:	4618      	mov	r0, r3
 8001662:	3718      	adds	r7, #24
 8001664:	46bd      	mov	sp, r7
 8001666:	bd80      	pop	{r7, pc}
 8001668:	200000a0 	.word	0x200000a0
 800166c:	2000009c 	.word	0x2000009c
 8001670:	2000009e 	.word	0x2000009e

08001674 <readRangeSingleMillimeters>:

// Performs a single-shot range measurement and returns the reading in
// millimeters
// based on VL53L0X_PerformSingleRangingMeasurement()
// extraStats provides additional info for this measurment. Set to 0 if not needed.
uint16_t readRangeSingleMillimeters( statInfo_t_VL53L0X *extraStats ) {
 8001674:	b580      	push	{r7, lr}
 8001676:	b082      	sub	sp, #8
 8001678:	af00      	add	r7, sp, #0
 800167a:	6078      	str	r0, [r7, #4]
  writeReg(0x80, 0x01);
 800167c:	2101      	movs	r1, #1
 800167e:	2080      	movs	r0, #128	@ 0x80
 8001680:	f7ff f97c 	bl	800097c <writeReg>
  writeReg(0xFF, 0x01);
 8001684:	2101      	movs	r1, #1
 8001686:	20ff      	movs	r0, #255	@ 0xff
 8001688:	f7ff f978 	bl	800097c <writeReg>
  writeReg(0x00, 0x00);
 800168c:	2100      	movs	r1, #0
 800168e:	2000      	movs	r0, #0
 8001690:	f7ff f974 	bl	800097c <writeReg>
  writeReg(0x91, g_stopVariable);
 8001694:	4b21      	ldr	r3, [pc, #132]	@ (800171c <readRangeSingleMillimeters+0xa8>)
 8001696:	781b      	ldrb	r3, [r3, #0]
 8001698:	4619      	mov	r1, r3
 800169a:	2091      	movs	r0, #145	@ 0x91
 800169c:	f7ff f96e 	bl	800097c <writeReg>
  writeReg(0x00, 0x01);
 80016a0:	2101      	movs	r1, #1
 80016a2:	2000      	movs	r0, #0
 80016a4:	f7ff f96a 	bl	800097c <writeReg>
  writeReg(0xFF, 0x00);
 80016a8:	2100      	movs	r1, #0
 80016aa:	20ff      	movs	r0, #255	@ 0xff
 80016ac:	f7ff f966 	bl	800097c <writeReg>
  writeReg(0x80, 0x00);
 80016b0:	2100      	movs	r1, #0
 80016b2:	2080      	movs	r0, #128	@ 0x80
 80016b4:	f7ff f962 	bl	800097c <writeReg>
  writeReg(SYSRANGE_START, 0x01);
 80016b8:	2101      	movs	r1, #1
 80016ba:	2000      	movs	r0, #0
 80016bc:	f7ff f95e 	bl	800097c <writeReg>
  // "Wait until start bit has been cleared"
  startTimeout();
 80016c0:	f001 f99c 	bl	80029fc <HAL_GetTick>
 80016c4:	4603      	mov	r3, r0
 80016c6:	b29a      	uxth	r2, r3
 80016c8:	4b15      	ldr	r3, [pc, #84]	@ (8001720 <readRangeSingleMillimeters+0xac>)
 80016ca:	801a      	strh	r2, [r3, #0]
  while (readReg(SYSRANGE_START) & 0x01){
 80016cc:	e015      	b.n	80016fa <readRangeSingleMillimeters+0x86>
    if (checkTimeoutExpired()){
 80016ce:	4b15      	ldr	r3, [pc, #84]	@ (8001724 <readRangeSingleMillimeters+0xb0>)
 80016d0:	881b      	ldrh	r3, [r3, #0]
 80016d2:	2b00      	cmp	r3, #0
 80016d4:	d011      	beq.n	80016fa <readRangeSingleMillimeters+0x86>
 80016d6:	f001 f991 	bl	80029fc <HAL_GetTick>
 80016da:	4603      	mov	r3, r0
 80016dc:	b29b      	uxth	r3, r3
 80016de:	461a      	mov	r2, r3
 80016e0:	4b0f      	ldr	r3, [pc, #60]	@ (8001720 <readRangeSingleMillimeters+0xac>)
 80016e2:	881b      	ldrh	r3, [r3, #0]
 80016e4:	1ad3      	subs	r3, r2, r3
 80016e6:	4a0f      	ldr	r2, [pc, #60]	@ (8001724 <readRangeSingleMillimeters+0xb0>)
 80016e8:	8812      	ldrh	r2, [r2, #0]
 80016ea:	4293      	cmp	r3, r2
 80016ec:	dd05      	ble.n	80016fa <readRangeSingleMillimeters+0x86>
      g_isTimeout = true;
 80016ee:	4b0e      	ldr	r3, [pc, #56]	@ (8001728 <readRangeSingleMillimeters+0xb4>)
 80016f0:	2201      	movs	r2, #1
 80016f2:	701a      	strb	r2, [r3, #0]
      return 65535;
 80016f4:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 80016f8:	e00b      	b.n	8001712 <readRangeSingleMillimeters+0x9e>
  while (readReg(SYSRANGE_START) & 0x01){
 80016fa:	2000      	movs	r0, #0
 80016fc:	f7ff f992 	bl	8000a24 <readReg>
 8001700:	4603      	mov	r3, r0
 8001702:	f003 0301 	and.w	r3, r3, #1
 8001706:	2b00      	cmp	r3, #0
 8001708:	d1e1      	bne.n	80016ce <readRangeSingleMillimeters+0x5a>
    }
  }
  return readRangeContinuousMillimeters( extraStats );
 800170a:	6878      	ldr	r0, [r7, #4]
 800170c:	f7ff ff38 	bl	8001580 <readRangeContinuousMillimeters>
 8001710:	4603      	mov	r3, r0
}
 8001712:	4618      	mov	r0, r3
 8001714:	3708      	adds	r7, #8
 8001716:	46bd      	mov	sp, r7
 8001718:	bd80      	pop	{r7, pc}
 800171a:	bf00      	nop
 800171c:	200000a2 	.word	0x200000a2
 8001720:	200000a0 	.word	0x200000a0
 8001724:	2000009c 	.word	0x2000009c
 8001728:	2000009e 	.word	0x2000009e

0800172c <getSpadInfo>:

// Get reference SPAD (single photon avalanche diode) count and type
// based on VL53L0X_get_info_from_device(),
// but only gets reference SPAD count and type
bool getSpadInfo(uint8_t * count, bool * type_is_aperture)
{
 800172c:	b580      	push	{r7, lr}
 800172e:	b084      	sub	sp, #16
 8001730:	af00      	add	r7, sp, #0
 8001732:	6078      	str	r0, [r7, #4]
 8001734:	6039      	str	r1, [r7, #0]
  uint8_t tmp;

  writeReg(0x80, 0x01);
 8001736:	2101      	movs	r1, #1
 8001738:	2080      	movs	r0, #128	@ 0x80
 800173a:	f7ff f91f 	bl	800097c <writeReg>
  writeReg(0xFF, 0x01);
 800173e:	2101      	movs	r1, #1
 8001740:	20ff      	movs	r0, #255	@ 0xff
 8001742:	f7ff f91b 	bl	800097c <writeReg>
  writeReg(0x00, 0x00);
 8001746:	2100      	movs	r1, #0
 8001748:	2000      	movs	r0, #0
 800174a:	f7ff f917 	bl	800097c <writeReg>

  writeReg(0xFF, 0x06);
 800174e:	2106      	movs	r1, #6
 8001750:	20ff      	movs	r0, #255	@ 0xff
 8001752:	f7ff f913 	bl	800097c <writeReg>
  writeReg(0x83, readReg(0x83) | 0x04);
 8001756:	2083      	movs	r0, #131	@ 0x83
 8001758:	f7ff f964 	bl	8000a24 <readReg>
 800175c:	4603      	mov	r3, r0
 800175e:	f043 0304 	orr.w	r3, r3, #4
 8001762:	b2db      	uxtb	r3, r3
 8001764:	4619      	mov	r1, r3
 8001766:	2083      	movs	r0, #131	@ 0x83
 8001768:	f7ff f908 	bl	800097c <writeReg>
  writeReg(0xFF, 0x07);
 800176c:	2107      	movs	r1, #7
 800176e:	20ff      	movs	r0, #255	@ 0xff
 8001770:	f7ff f904 	bl	800097c <writeReg>
  writeReg(0x81, 0x01);
 8001774:	2101      	movs	r1, #1
 8001776:	2081      	movs	r0, #129	@ 0x81
 8001778:	f7ff f900 	bl	800097c <writeReg>

  writeReg(0x80, 0x01);
 800177c:	2101      	movs	r1, #1
 800177e:	2080      	movs	r0, #128	@ 0x80
 8001780:	f7ff f8fc 	bl	800097c <writeReg>

  writeReg(0x94, 0x6b);
 8001784:	216b      	movs	r1, #107	@ 0x6b
 8001786:	2094      	movs	r0, #148	@ 0x94
 8001788:	f7ff f8f8 	bl	800097c <writeReg>
  writeReg(0x83, 0x00);
 800178c:	2100      	movs	r1, #0
 800178e:	2083      	movs	r0, #131	@ 0x83
 8001790:	f7ff f8f4 	bl	800097c <writeReg>
  startTimeout();
 8001794:	f001 f932 	bl	80029fc <HAL_GetTick>
 8001798:	4603      	mov	r3, r0
 800179a:	b29a      	uxth	r2, r3
 800179c:	4b2b      	ldr	r3, [pc, #172]	@ (800184c <getSpadInfo+0x120>)
 800179e:	801a      	strh	r2, [r3, #0]
  while (readReg(0x83) == 0x00)
 80017a0:	e011      	b.n	80017c6 <getSpadInfo+0x9a>
  {
    if (checkTimeoutExpired()) { return false; }
 80017a2:	4b2b      	ldr	r3, [pc, #172]	@ (8001850 <getSpadInfo+0x124>)
 80017a4:	881b      	ldrh	r3, [r3, #0]
 80017a6:	2b00      	cmp	r3, #0
 80017a8:	d00d      	beq.n	80017c6 <getSpadInfo+0x9a>
 80017aa:	f001 f927 	bl	80029fc <HAL_GetTick>
 80017ae:	4603      	mov	r3, r0
 80017b0:	b29b      	uxth	r3, r3
 80017b2:	461a      	mov	r2, r3
 80017b4:	4b25      	ldr	r3, [pc, #148]	@ (800184c <getSpadInfo+0x120>)
 80017b6:	881b      	ldrh	r3, [r3, #0]
 80017b8:	1ad3      	subs	r3, r2, r3
 80017ba:	4a25      	ldr	r2, [pc, #148]	@ (8001850 <getSpadInfo+0x124>)
 80017bc:	8812      	ldrh	r2, [r2, #0]
 80017be:	4293      	cmp	r3, r2
 80017c0:	dd01      	ble.n	80017c6 <getSpadInfo+0x9a>
 80017c2:	2300      	movs	r3, #0
 80017c4:	e03d      	b.n	8001842 <getSpadInfo+0x116>
  while (readReg(0x83) == 0x00)
 80017c6:	2083      	movs	r0, #131	@ 0x83
 80017c8:	f7ff f92c 	bl	8000a24 <readReg>
 80017cc:	4603      	mov	r3, r0
 80017ce:	2b00      	cmp	r3, #0
 80017d0:	d0e7      	beq.n	80017a2 <getSpadInfo+0x76>
  }
  writeReg(0x83, 0x01);
 80017d2:	2101      	movs	r1, #1
 80017d4:	2083      	movs	r0, #131	@ 0x83
 80017d6:	f7ff f8d1 	bl	800097c <writeReg>
  tmp = readReg(0x92);
 80017da:	2092      	movs	r0, #146	@ 0x92
 80017dc:	f7ff f922 	bl	8000a24 <readReg>
 80017e0:	4603      	mov	r3, r0
 80017e2:	73fb      	strb	r3, [r7, #15]

  *count = tmp & 0x7f;
 80017e4:	7bfb      	ldrb	r3, [r7, #15]
 80017e6:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80017ea:	b2da      	uxtb	r2, r3
 80017ec:	687b      	ldr	r3, [r7, #4]
 80017ee:	701a      	strb	r2, [r3, #0]
  *type_is_aperture = (tmp >> 7) & 0x01;
 80017f0:	7bfb      	ldrb	r3, [r7, #15]
 80017f2:	09db      	lsrs	r3, r3, #7
 80017f4:	b2da      	uxtb	r2, r3
 80017f6:	683b      	ldr	r3, [r7, #0]
 80017f8:	701a      	strb	r2, [r3, #0]

  writeReg(0x81, 0x00);
 80017fa:	2100      	movs	r1, #0
 80017fc:	2081      	movs	r0, #129	@ 0x81
 80017fe:	f7ff f8bd 	bl	800097c <writeReg>
  writeReg(0xFF, 0x06);
 8001802:	2106      	movs	r1, #6
 8001804:	20ff      	movs	r0, #255	@ 0xff
 8001806:	f7ff f8b9 	bl	800097c <writeReg>
  writeReg(0x83, readReg(0x83)  & ~0x04);
 800180a:	2083      	movs	r0, #131	@ 0x83
 800180c:	f7ff f90a 	bl	8000a24 <readReg>
 8001810:	4603      	mov	r3, r0
 8001812:	f023 0304 	bic.w	r3, r3, #4
 8001816:	b2db      	uxtb	r3, r3
 8001818:	4619      	mov	r1, r3
 800181a:	2083      	movs	r0, #131	@ 0x83
 800181c:	f7ff f8ae 	bl	800097c <writeReg>
  writeReg(0xFF, 0x01);
 8001820:	2101      	movs	r1, #1
 8001822:	20ff      	movs	r0, #255	@ 0xff
 8001824:	f7ff f8aa 	bl	800097c <writeReg>
  writeReg(0x00, 0x01);
 8001828:	2101      	movs	r1, #1
 800182a:	2000      	movs	r0, #0
 800182c:	f7ff f8a6 	bl	800097c <writeReg>

  writeReg(0xFF, 0x00);
 8001830:	2100      	movs	r1, #0
 8001832:	20ff      	movs	r0, #255	@ 0xff
 8001834:	f7ff f8a2 	bl	800097c <writeReg>
  writeReg(0x80, 0x00);
 8001838:	2100      	movs	r1, #0
 800183a:	2080      	movs	r0, #128	@ 0x80
 800183c:	f7ff f89e 	bl	800097c <writeReg>

  return true;
 8001840:	2301      	movs	r3, #1
}
 8001842:	4618      	mov	r0, r3
 8001844:	3710      	adds	r7, #16
 8001846:	46bd      	mov	sp, r7
 8001848:	bd80      	pop	{r7, pc}
 800184a:	bf00      	nop
 800184c:	200000a0 	.word	0x200000a0
 8001850:	2000009c 	.word	0x2000009c

08001854 <getSequenceStepEnables>:

// Get sequence step enables
// based on VL53L0X_GetSequenceStepEnables()
void getSequenceStepEnables(SequenceStepEnables * enables)
{
 8001854:	b580      	push	{r7, lr}
 8001856:	b084      	sub	sp, #16
 8001858:	af00      	add	r7, sp, #0
 800185a:	6078      	str	r0, [r7, #4]
  uint8_t sequence_config = readReg(SYSTEM_SEQUENCE_CONFIG);
 800185c:	2001      	movs	r0, #1
 800185e:	f7ff f8e1 	bl	8000a24 <readReg>
 8001862:	4603      	mov	r3, r0
 8001864:	73fb      	strb	r3, [r7, #15]

  enables->tcc          = (sequence_config >> 4) & 0x1;
 8001866:	7bfb      	ldrb	r3, [r7, #15]
 8001868:	091b      	lsrs	r3, r3, #4
 800186a:	b2db      	uxtb	r3, r3
 800186c:	f003 0301 	and.w	r3, r3, #1
 8001870:	b2da      	uxtb	r2, r3
 8001872:	687b      	ldr	r3, [r7, #4]
 8001874:	701a      	strb	r2, [r3, #0]
  enables->dss          = (sequence_config >> 3) & 0x1;
 8001876:	7bfb      	ldrb	r3, [r7, #15]
 8001878:	08db      	lsrs	r3, r3, #3
 800187a:	b2db      	uxtb	r3, r3
 800187c:	f003 0301 	and.w	r3, r3, #1
 8001880:	b2da      	uxtb	r2, r3
 8001882:	687b      	ldr	r3, [r7, #4]
 8001884:	709a      	strb	r2, [r3, #2]
  enables->msrc         = (sequence_config >> 2) & 0x1;
 8001886:	7bfb      	ldrb	r3, [r7, #15]
 8001888:	089b      	lsrs	r3, r3, #2
 800188a:	b2db      	uxtb	r3, r3
 800188c:	f003 0301 	and.w	r3, r3, #1
 8001890:	b2da      	uxtb	r2, r3
 8001892:	687b      	ldr	r3, [r7, #4]
 8001894:	705a      	strb	r2, [r3, #1]
  enables->pre_range    = (sequence_config >> 6) & 0x1;
 8001896:	7bfb      	ldrb	r3, [r7, #15]
 8001898:	099b      	lsrs	r3, r3, #6
 800189a:	b2db      	uxtb	r3, r3
 800189c:	f003 0301 	and.w	r3, r3, #1
 80018a0:	b2da      	uxtb	r2, r3
 80018a2:	687b      	ldr	r3, [r7, #4]
 80018a4:	70da      	strb	r2, [r3, #3]
  enables->final_range  = (sequence_config >> 7) & 0x1;
 80018a6:	7bfb      	ldrb	r3, [r7, #15]
 80018a8:	09db      	lsrs	r3, r3, #7
 80018aa:	b2da      	uxtb	r2, r3
 80018ac:	687b      	ldr	r3, [r7, #4]
 80018ae:	711a      	strb	r2, [r3, #4]
}
 80018b0:	bf00      	nop
 80018b2:	3710      	adds	r7, #16
 80018b4:	46bd      	mov	sp, r7
 80018b6:	bd80      	pop	{r7, pc}

080018b8 <getSequenceStepTimeouts>:
// Get sequence step timeouts
// based on get_sequence_step_timeout(),
// but gets all timeouts instead of just the requested one, and also stores
// intermediate values
void getSequenceStepTimeouts(SequenceStepEnables const * enables, SequenceStepTimeouts * timeouts)
{
 80018b8:	b580      	push	{r7, lr}
 80018ba:	b082      	sub	sp, #8
 80018bc:	af00      	add	r7, sp, #0
 80018be:	6078      	str	r0, [r7, #4]
 80018c0:	6039      	str	r1, [r7, #0]
  timeouts->pre_range_vcsel_period_pclks = getVcselPulsePeriod(VcselPeriodPreRange);
 80018c2:	2000      	movs	r0, #0
 80018c4:	f7ff fe3a 	bl	800153c <getVcselPulsePeriod>
 80018c8:	4603      	mov	r3, r0
 80018ca:	461a      	mov	r2, r3
 80018cc:	683b      	ldr	r3, [r7, #0]
 80018ce:	801a      	strh	r2, [r3, #0]

  timeouts->msrc_dss_tcc_mclks = readReg(MSRC_CONFIG_TIMEOUT_MACROP) + 1;
 80018d0:	2046      	movs	r0, #70	@ 0x46
 80018d2:	f7ff f8a7 	bl	8000a24 <readReg>
 80018d6:	4603      	mov	r3, r0
 80018d8:	3301      	adds	r3, #1
 80018da:	b29a      	uxth	r2, r3
 80018dc:	683b      	ldr	r3, [r7, #0]
 80018de:	809a      	strh	r2, [r3, #4]
  timeouts->msrc_dss_tcc_us =
    timeoutMclksToMicroseconds(timeouts->msrc_dss_tcc_mclks,
 80018e0:	683b      	ldr	r3, [r7, #0]
 80018e2:	889a      	ldrh	r2, [r3, #4]
                               timeouts->pre_range_vcsel_period_pclks);
 80018e4:	683b      	ldr	r3, [r7, #0]
 80018e6:	881b      	ldrh	r3, [r3, #0]
    timeoutMclksToMicroseconds(timeouts->msrc_dss_tcc_mclks,
 80018e8:	b2db      	uxtb	r3, r3
 80018ea:	4619      	mov	r1, r3
 80018ec:	4610      	mov	r0, r2
 80018ee:	f000 f887 	bl	8001a00 <timeoutMclksToMicroseconds>
 80018f2:	4602      	mov	r2, r0
  timeouts->msrc_dss_tcc_us =
 80018f4:	683b      	ldr	r3, [r7, #0]
 80018f6:	60da      	str	r2, [r3, #12]

  timeouts->pre_range_mclks =
    decodeTimeout(readReg16Bit(PRE_RANGE_CONFIG_TIMEOUT_MACROP_HI));
 80018f8:	2051      	movs	r0, #81	@ 0x51
 80018fa:	f7ff f8bf 	bl	8000a7c <readReg16Bit>
 80018fe:	4603      	mov	r3, r0
 8001900:	4618      	mov	r0, r3
 8001902:	f000 f83e 	bl	8001982 <decodeTimeout>
 8001906:	4603      	mov	r3, r0
 8001908:	461a      	mov	r2, r3
  timeouts->pre_range_mclks =
 800190a:	683b      	ldr	r3, [r7, #0]
 800190c:	80da      	strh	r2, [r3, #6]
  timeouts->pre_range_us =
    timeoutMclksToMicroseconds(timeouts->pre_range_mclks,
 800190e:	683b      	ldr	r3, [r7, #0]
 8001910:	88da      	ldrh	r2, [r3, #6]
                               timeouts->pre_range_vcsel_period_pclks);
 8001912:	683b      	ldr	r3, [r7, #0]
 8001914:	881b      	ldrh	r3, [r3, #0]
    timeoutMclksToMicroseconds(timeouts->pre_range_mclks,
 8001916:	b2db      	uxtb	r3, r3
 8001918:	4619      	mov	r1, r3
 800191a:	4610      	mov	r0, r2
 800191c:	f000 f870 	bl	8001a00 <timeoutMclksToMicroseconds>
 8001920:	4602      	mov	r2, r0
  timeouts->pre_range_us =
 8001922:	683b      	ldr	r3, [r7, #0]
 8001924:	611a      	str	r2, [r3, #16]

  timeouts->final_range_vcsel_period_pclks = getVcselPulsePeriod(VcselPeriodFinalRange);
 8001926:	2001      	movs	r0, #1
 8001928:	f7ff fe08 	bl	800153c <getVcselPulsePeriod>
 800192c:	4603      	mov	r3, r0
 800192e:	461a      	mov	r2, r3
 8001930:	683b      	ldr	r3, [r7, #0]
 8001932:	805a      	strh	r2, [r3, #2]

  timeouts->final_range_mclks =
    decodeTimeout(readReg16Bit(FINAL_RANGE_CONFIG_TIMEOUT_MACROP_HI));
 8001934:	2071      	movs	r0, #113	@ 0x71
 8001936:	f7ff f8a1 	bl	8000a7c <readReg16Bit>
 800193a:	4603      	mov	r3, r0
 800193c:	4618      	mov	r0, r3
 800193e:	f000 f820 	bl	8001982 <decodeTimeout>
 8001942:	4603      	mov	r3, r0
 8001944:	461a      	mov	r2, r3
  timeouts->final_range_mclks =
 8001946:	683b      	ldr	r3, [r7, #0]
 8001948:	811a      	strh	r2, [r3, #8]

  if (enables->pre_range)
 800194a:	687b      	ldr	r3, [r7, #4]
 800194c:	78db      	ldrb	r3, [r3, #3]
 800194e:	2b00      	cmp	r3, #0
 8001950:	d007      	beq.n	8001962 <getSequenceStepTimeouts+0xaa>
  {
    timeouts->final_range_mclks -= timeouts->pre_range_mclks;
 8001952:	683b      	ldr	r3, [r7, #0]
 8001954:	891a      	ldrh	r2, [r3, #8]
 8001956:	683b      	ldr	r3, [r7, #0]
 8001958:	88db      	ldrh	r3, [r3, #6]
 800195a:	1ad3      	subs	r3, r2, r3
 800195c:	b29a      	uxth	r2, r3
 800195e:	683b      	ldr	r3, [r7, #0]
 8001960:	811a      	strh	r2, [r3, #8]
  }

  timeouts->final_range_us =
    timeoutMclksToMicroseconds(timeouts->final_range_mclks,
 8001962:	683b      	ldr	r3, [r7, #0]
 8001964:	891a      	ldrh	r2, [r3, #8]
                               timeouts->final_range_vcsel_period_pclks);
 8001966:	683b      	ldr	r3, [r7, #0]
 8001968:	885b      	ldrh	r3, [r3, #2]
    timeoutMclksToMicroseconds(timeouts->final_range_mclks,
 800196a:	b2db      	uxtb	r3, r3
 800196c:	4619      	mov	r1, r3
 800196e:	4610      	mov	r0, r2
 8001970:	f000 f846 	bl	8001a00 <timeoutMclksToMicroseconds>
 8001974:	4602      	mov	r2, r0
  timeouts->final_range_us =
 8001976:	683b      	ldr	r3, [r7, #0]
 8001978:	615a      	str	r2, [r3, #20]
}
 800197a:	bf00      	nop
 800197c:	3708      	adds	r7, #8
 800197e:	46bd      	mov	sp, r7
 8001980:	bd80      	pop	{r7, pc}

08001982 <decodeTimeout>:
// Decode sequence step timeout in MCLKs from register value
// based on VL53L0X_decode_timeout()
// Note: the original function returned a uint32_t, but the return value is
// always stored in a uint16_t.
uint16_t decodeTimeout(uint16_t reg_val)
{
 8001982:	b480      	push	{r7}
 8001984:	b083      	sub	sp, #12
 8001986:	af00      	add	r7, sp, #0
 8001988:	4603      	mov	r3, r0
 800198a:	80fb      	strh	r3, [r7, #6]
  // format: "(LSByte * 2^MSByte) + 1"
  return (uint16_t)((reg_val & 0x00FF) <<
 800198c:	88fb      	ldrh	r3, [r7, #6]
 800198e:	b2db      	uxtb	r3, r3
         (uint16_t)((reg_val & 0xFF00) >> 8)) + 1;
 8001990:	88fa      	ldrh	r2, [r7, #6]
 8001992:	0a12      	lsrs	r2, r2, #8
 8001994:	b292      	uxth	r2, r2
  return (uint16_t)((reg_val & 0x00FF) <<
 8001996:	4093      	lsls	r3, r2
 8001998:	b29b      	uxth	r3, r3
         (uint16_t)((reg_val & 0xFF00) >> 8)) + 1;
 800199a:	3301      	adds	r3, #1
 800199c:	b29b      	uxth	r3, r3
}
 800199e:	4618      	mov	r0, r3
 80019a0:	370c      	adds	r7, #12
 80019a2:	46bd      	mov	sp, r7
 80019a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019a8:	4770      	bx	lr

080019aa <encodeTimeout>:
// Encode sequence step timeout register value from timeout in MCLKs
// based on VL53L0X_encode_timeout()
// Note: the original function took a uint16_t, but the argument passed to it
// is always a uint16_t.
uint16_t encodeTimeout(uint16_t timeout_mclks)
{
 80019aa:	b480      	push	{r7}
 80019ac:	b085      	sub	sp, #20
 80019ae:	af00      	add	r7, sp, #0
 80019b0:	4603      	mov	r3, r0
 80019b2:	80fb      	strh	r3, [r7, #6]
  // format: "(LSByte * 2^MSByte) + 1"

  uint32_t ls_byte = 0;
 80019b4:	2300      	movs	r3, #0
 80019b6:	60fb      	str	r3, [r7, #12]
  uint16_t ms_byte = 0;
 80019b8:	2300      	movs	r3, #0
 80019ba:	817b      	strh	r3, [r7, #10]

  if (timeout_mclks > 0)
 80019bc:	88fb      	ldrh	r3, [r7, #6]
 80019be:	2b00      	cmp	r3, #0
 80019c0:	d016      	beq.n	80019f0 <encodeTimeout+0x46>
  {
    ls_byte = timeout_mclks - 1;
 80019c2:	88fb      	ldrh	r3, [r7, #6]
 80019c4:	3b01      	subs	r3, #1
 80019c6:	60fb      	str	r3, [r7, #12]

    while ((ls_byte & 0xFFFFFF00) > 0)
 80019c8:	e005      	b.n	80019d6 <encodeTimeout+0x2c>
    {
      ls_byte >>= 1;
 80019ca:	68fb      	ldr	r3, [r7, #12]
 80019cc:	085b      	lsrs	r3, r3, #1
 80019ce:	60fb      	str	r3, [r7, #12]
      ms_byte++;
 80019d0:	897b      	ldrh	r3, [r7, #10]
 80019d2:	3301      	adds	r3, #1
 80019d4:	817b      	strh	r3, [r7, #10]
    while ((ls_byte & 0xFFFFFF00) > 0)
 80019d6:	68fb      	ldr	r3, [r7, #12]
 80019d8:	2bff      	cmp	r3, #255	@ 0xff
 80019da:	d8f6      	bhi.n	80019ca <encodeTimeout+0x20>
    }

    return (ms_byte << 8) | (ls_byte & 0xFF);
 80019dc:	897b      	ldrh	r3, [r7, #10]
 80019de:	021b      	lsls	r3, r3, #8
 80019e0:	b29a      	uxth	r2, r3
 80019e2:	68fb      	ldr	r3, [r7, #12]
 80019e4:	b29b      	uxth	r3, r3
 80019e6:	b2db      	uxtb	r3, r3
 80019e8:	b29b      	uxth	r3, r3
 80019ea:	4313      	orrs	r3, r2
 80019ec:	b29b      	uxth	r3, r3
 80019ee:	e000      	b.n	80019f2 <encodeTimeout+0x48>
  }
  else { return 0; }
 80019f0:	2300      	movs	r3, #0
}
 80019f2:	4618      	mov	r0, r3
 80019f4:	3714      	adds	r7, #20
 80019f6:	46bd      	mov	sp, r7
 80019f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019fc:	4770      	bx	lr
	...

08001a00 <timeoutMclksToMicroseconds>:

// Convert sequence step timeout from MCLKs to microseconds with given VCSEL period in PCLKs
// based on VL53L0X_calc_timeout_us()
uint32_t timeoutMclksToMicroseconds(uint16_t timeout_period_mclks, uint8_t vcsel_period_pclks)
{
 8001a00:	b480      	push	{r7}
 8001a02:	b085      	sub	sp, #20
 8001a04:	af00      	add	r7, sp, #0
 8001a06:	4603      	mov	r3, r0
 8001a08:	460a      	mov	r2, r1
 8001a0a:	80fb      	strh	r3, [r7, #6]
 8001a0c:	4613      	mov	r3, r2
 8001a0e:	717b      	strb	r3, [r7, #5]
  uint32_t macro_period_ns = calcMacroPeriod(vcsel_period_pclks);
 8001a10:	797b      	ldrb	r3, [r7, #5]
 8001a12:	4a0d      	ldr	r2, [pc, #52]	@ (8001a48 <timeoutMclksToMicroseconds+0x48>)
 8001a14:	fb02 f303 	mul.w	r3, r2, r3
 8001a18:	f503 73fa 	add.w	r3, r3, #500	@ 0x1f4
 8001a1c:	4a0b      	ldr	r2, [pc, #44]	@ (8001a4c <timeoutMclksToMicroseconds+0x4c>)
 8001a1e:	fba2 2303 	umull	r2, r3, r2, r3
 8001a22:	099b      	lsrs	r3, r3, #6
 8001a24:	60fb      	str	r3, [r7, #12]

  return ((timeout_period_mclks * macro_period_ns) + (macro_period_ns / 2)) / 1000;
 8001a26:	88fb      	ldrh	r3, [r7, #6]
 8001a28:	68fa      	ldr	r2, [r7, #12]
 8001a2a:	fb03 f202 	mul.w	r2, r3, r2
 8001a2e:	68fb      	ldr	r3, [r7, #12]
 8001a30:	085b      	lsrs	r3, r3, #1
 8001a32:	4413      	add	r3, r2
 8001a34:	4a05      	ldr	r2, [pc, #20]	@ (8001a4c <timeoutMclksToMicroseconds+0x4c>)
 8001a36:	fba2 2303 	umull	r2, r3, r2, r3
 8001a3a:	099b      	lsrs	r3, r3, #6
}
 8001a3c:	4618      	mov	r0, r3
 8001a3e:	3714      	adds	r7, #20
 8001a40:	46bd      	mov	sp, r7
 8001a42:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a46:	4770      	bx	lr
 8001a48:	003a2f00 	.word	0x003a2f00
 8001a4c:	10624dd3 	.word	0x10624dd3

08001a50 <timeoutMicrosecondsToMclks>:

// Convert sequence step timeout from microseconds to MCLKs with given VCSEL period in PCLKs
// based on VL53L0X_calc_timeout_mclks()
uint32_t timeoutMicrosecondsToMclks(uint32_t timeout_period_us, uint8_t vcsel_period_pclks)
{
 8001a50:	b480      	push	{r7}
 8001a52:	b085      	sub	sp, #20
 8001a54:	af00      	add	r7, sp, #0
 8001a56:	6078      	str	r0, [r7, #4]
 8001a58:	460b      	mov	r3, r1
 8001a5a:	70fb      	strb	r3, [r7, #3]
  uint32_t macro_period_ns = calcMacroPeriod(vcsel_period_pclks);
 8001a5c:	78fb      	ldrb	r3, [r7, #3]
 8001a5e:	4a0d      	ldr	r2, [pc, #52]	@ (8001a94 <timeoutMicrosecondsToMclks+0x44>)
 8001a60:	fb02 f303 	mul.w	r3, r2, r3
 8001a64:	f503 73fa 	add.w	r3, r3, #500	@ 0x1f4
 8001a68:	4a0b      	ldr	r2, [pc, #44]	@ (8001a98 <timeoutMicrosecondsToMclks+0x48>)
 8001a6a:	fba2 2303 	umull	r2, r3, r2, r3
 8001a6e:	099b      	lsrs	r3, r3, #6
 8001a70:	60fb      	str	r3, [r7, #12]

  return (((timeout_period_us * 1000) + (macro_period_ns / 2)) / macro_period_ns);
 8001a72:	687b      	ldr	r3, [r7, #4]
 8001a74:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 8001a78:	fb03 f202 	mul.w	r2, r3, r2
 8001a7c:	68fb      	ldr	r3, [r7, #12]
 8001a7e:	085b      	lsrs	r3, r3, #1
 8001a80:	441a      	add	r2, r3
 8001a82:	68fb      	ldr	r3, [r7, #12]
 8001a84:	fbb2 f3f3 	udiv	r3, r2, r3
}
 8001a88:	4618      	mov	r0, r3
 8001a8a:	3714      	adds	r7, #20
 8001a8c:	46bd      	mov	sp, r7
 8001a8e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a92:	4770      	bx	lr
 8001a94:	003a2f00 	.word	0x003a2f00
 8001a98:	10624dd3 	.word	0x10624dd3

08001a9c <performSingleRefCalibration>:


// based on VL53L0X_perform_single_ref_calibration()
bool performSingleRefCalibration(uint8_t vhv_init_byte)
{
 8001a9c:	b580      	push	{r7, lr}
 8001a9e:	b082      	sub	sp, #8
 8001aa0:	af00      	add	r7, sp, #0
 8001aa2:	4603      	mov	r3, r0
 8001aa4:	71fb      	strb	r3, [r7, #7]
  writeReg(SYSRANGE_START, 0x01 | vhv_init_byte); // VL53L0X_REG_SYSRANGE_MODE_START_STOP
 8001aa6:	79fb      	ldrb	r3, [r7, #7]
 8001aa8:	f043 0301 	orr.w	r3, r3, #1
 8001aac:	b2db      	uxtb	r3, r3
 8001aae:	4619      	mov	r1, r3
 8001ab0:	2000      	movs	r0, #0
 8001ab2:	f7fe ff63 	bl	800097c <writeReg>

  startTimeout();
 8001ab6:	f000 ffa1 	bl	80029fc <HAL_GetTick>
 8001aba:	4603      	mov	r3, r0
 8001abc:	b29a      	uxth	r2, r3
 8001abe:	4b15      	ldr	r3, [pc, #84]	@ (8001b14 <performSingleRefCalibration+0x78>)
 8001ac0:	801a      	strh	r2, [r3, #0]
  while ((readReg(RESULT_INTERRUPT_STATUS) & 0x07) == 0)
 8001ac2:	e011      	b.n	8001ae8 <performSingleRefCalibration+0x4c>
  {
    if (checkTimeoutExpired()) { return false; }
 8001ac4:	4b14      	ldr	r3, [pc, #80]	@ (8001b18 <performSingleRefCalibration+0x7c>)
 8001ac6:	881b      	ldrh	r3, [r3, #0]
 8001ac8:	2b00      	cmp	r3, #0
 8001aca:	d00d      	beq.n	8001ae8 <performSingleRefCalibration+0x4c>
 8001acc:	f000 ff96 	bl	80029fc <HAL_GetTick>
 8001ad0:	4603      	mov	r3, r0
 8001ad2:	b29b      	uxth	r3, r3
 8001ad4:	461a      	mov	r2, r3
 8001ad6:	4b0f      	ldr	r3, [pc, #60]	@ (8001b14 <performSingleRefCalibration+0x78>)
 8001ad8:	881b      	ldrh	r3, [r3, #0]
 8001ada:	1ad3      	subs	r3, r2, r3
 8001adc:	4a0e      	ldr	r2, [pc, #56]	@ (8001b18 <performSingleRefCalibration+0x7c>)
 8001ade:	8812      	ldrh	r2, [r2, #0]
 8001ae0:	4293      	cmp	r3, r2
 8001ae2:	dd01      	ble.n	8001ae8 <performSingleRefCalibration+0x4c>
 8001ae4:	2300      	movs	r3, #0
 8001ae6:	e010      	b.n	8001b0a <performSingleRefCalibration+0x6e>
  while ((readReg(RESULT_INTERRUPT_STATUS) & 0x07) == 0)
 8001ae8:	2013      	movs	r0, #19
 8001aea:	f7fe ff9b 	bl	8000a24 <readReg>
 8001aee:	4603      	mov	r3, r0
 8001af0:	f003 0307 	and.w	r3, r3, #7
 8001af4:	2b00      	cmp	r3, #0
 8001af6:	d0e5      	beq.n	8001ac4 <performSingleRefCalibration+0x28>
  }

  writeReg(SYSTEM_INTERRUPT_CLEAR, 0x01);
 8001af8:	2101      	movs	r1, #1
 8001afa:	200b      	movs	r0, #11
 8001afc:	f7fe ff3e 	bl	800097c <writeReg>

  writeReg(SYSRANGE_START, 0x00);
 8001b00:	2100      	movs	r1, #0
 8001b02:	2000      	movs	r0, #0
 8001b04:	f7fe ff3a 	bl	800097c <writeReg>

  return true;
 8001b08:	2301      	movs	r3, #1
}
 8001b0a:	4618      	mov	r0, r3
 8001b0c:	3708      	adds	r7, #8
 8001b0e:	46bd      	mov	sp, r7
 8001b10:	bd80      	pop	{r7, pc}
 8001b12:	bf00      	nop
 8001b14:	200000a0 	.word	0x200000a0
 8001b18:	2000009c 	.word	0x2000009c

08001b1c <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8001b1c:	b580      	push	{r7, lr}
 8001b1e:	b08a      	sub	sp, #40	@ 0x28
 8001b20:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8001b22:	f000 ff05 	bl	8002930 <HAL_Init>

  /* USER CODE BEGIN Init */
  int angulo_Radar_Horizontal = 1000;
 8001b26:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8001b2a:	627b      	str	r3, [r7, #36]	@ 0x24
  float sumatorio_Grados = 0;
 8001b2c:	f04f 0300 	mov.w	r3, #0
 8001b30:	623b      	str	r3, [r7, #32]
  float media_Grados = 0;
 8001b32:	f04f 0300 	mov.w	r3, #0
 8001b36:	613b      	str	r3, [r7, #16]

  float sumatorio_Distancia = 0;
 8001b38:	f04f 0300 	mov.w	r3, #0
 8001b3c:	61fb      	str	r3, [r7, #28]
  float media_Distancia = 0;
 8001b3e:	f04f 0300 	mov.w	r3, #0
 8001b42:	60fb      	str	r3, [r7, #12]

  int numero_Objetivos = 0;
 8001b44:	2300      	movs	r3, #0
 8001b46:	61bb      	str	r3, [r7, #24]

  uint8_t flag_Sentido_Horario = 1;
 8001b48:	2301      	movs	r3, #1
 8001b4a:	75fb      	strb	r3, [r7, #23]
  uint8_t flag_Objetivo_Detectado = 0;
 8001b4c:	2300      	movs	r3, #0
 8001b4e:	75bb      	strb	r3, [r7, #22]

  Posicion* Objetivo;
  int angulo_Laser_Horizontal = 1000;
 8001b50:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8001b54:	60bb      	str	r3, [r7, #8]

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8001b56:	f000 f901 	bl	8001d5c <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8001b5a:	f000 fa81 	bl	8002060 <MX_GPIO_Init>
  MX_I2C1_Init();
 8001b5e:	f000 f967 	bl	8001e30 <MX_I2C1_Init>
  MX_I2S3_Init();
 8001b62:	f000 f993 	bl	8001e8c <MX_I2S3_Init>
  MX_SPI1_Init();
 8001b66:	f000 f9c1 	bl	8001eec <MX_SPI1_Init>
  MX_USB_HOST_Init();
 8001b6a:	f00a f817 	bl	800bb9c <MX_USB_HOST_Init>
  MX_TIM2_Init();
 8001b6e:	f000 f9f3 	bl	8001f58 <MX_TIM2_Init>
  /* USER CODE BEGIN 2 */
  pool_init();
 8001b72:	f000 fbcd 	bl	8002310 <pool_init>
  HAL_TIM_PWM_Start(&htim2, TIM_CHANNEL_1);
 8001b76:	2100      	movs	r1, #0
 8001b78:	4871      	ldr	r0, [pc, #452]	@ (8001d40 <main+0x224>)
 8001b7a:	f006 f831 	bl	8007be0 <HAL_TIM_PWM_Start>
  HAL_TIM_PWM_Start(&htim2, TIM_CHANNEL_2);
 8001b7e:	2104      	movs	r1, #4
 8001b80:	486f      	ldr	r0, [pc, #444]	@ (8001d40 <main+0x224>)
 8001b82:	f006 f82d 	bl	8007be0 <HAL_TIM_PWM_Start>
  htim2.Instance->CCR1 = 1500; // centro
 8001b86:	4b6e      	ldr	r3, [pc, #440]	@ (8001d40 <main+0x224>)
 8001b88:	681b      	ldr	r3, [r3, #0]
 8001b8a:	f240 52dc 	movw	r2, #1500	@ 0x5dc
 8001b8e:	635a      	str	r2, [r3, #52]	@ 0x34
  htim2.Instance->CCR2 = 1500; // centro
 8001b90:	4b6b      	ldr	r3, [pc, #428]	@ (8001d40 <main+0x224>)
 8001b92:	681b      	ldr	r3, [r3, #0]
 8001b94:	f240 52dc 	movw	r2, #1500	@ 0x5dc
 8001b98:	639a      	str	r2, [r3, #56]	@ 0x38

  volatile int sensor_ok = (ok == HAL_OK);  // <-- esto se mira en Watch
  __NOP();*/

  //Inicializacion del sensor con el .h y .c de github:
  memset(&distanceStr, 0, sizeof(distanceStr));
 8001b9a:	220a      	movs	r2, #10
 8001b9c:	2100      	movs	r1, #0
 8001b9e:	4869      	ldr	r0, [pc, #420]	@ (8001d44 <main+0x228>)
 8001ba0:	f00a fbb2 	bl	800c308 <memset>
  uint8_t addr = 0x29 << 1; // HAL usa 8-bit
 8001ba4:	2352      	movs	r3, #82	@ 0x52
 8001ba6:	71fb      	strb	r3, [r7, #7]
  if (HAL_I2C_IsDeviceReady(&hi2c1, addr, 10, 200) != HAL_OK) {
 8001ba8:	79fb      	ldrb	r3, [r7, #7]
 8001baa:	b299      	uxth	r1, r3
 8001bac:	23c8      	movs	r3, #200	@ 0xc8
 8001bae:	220a      	movs	r2, #10
 8001bb0:	4865      	ldr	r0, [pc, #404]	@ (8001d48 <main+0x22c>)
 8001bb2:	f003 ff9b 	bl	8005aec <HAL_I2C_IsDeviceReady>
 8001bb6:	4603      	mov	r3, r0
 8001bb8:	2b00      	cmp	r3, #0
 8001bba:	d001      	beq.n	8001bc0 <main+0xa4>
      Error_Handler();
 8001bbc:	f000 fb3e 	bl	800223c <Error_Handler>
  }
  initVL53L0X(1, &hi2c1);  // Inicializa el VL53L0X: el primer parmetro es el ID del sensor (1) y luego el I2C handle
 8001bc0:	4961      	ldr	r1, [pc, #388]	@ (8001d48 <main+0x22c>)
 8001bc2:	2001      	movs	r0, #1
 8001bc4:	f7fe ffde 	bl	8000b84 <initVL53L0X>
  // (Opcional recomendado por el autor) Configuracin para mejor precisin en distancias largas (1 ~ 2m)
  setSignalRateLimit(0.1f);
 8001bc8:	ed9f 0a60 	vldr	s0, [pc, #384]	@ 8001d4c <main+0x230>
 8001bcc:	f7ff fa38 	bl	8001040 <setSignalRateLimit>
  setVcselPulsePeriod(VcselPeriodPreRange, 18);
 8001bd0:	2112      	movs	r1, #18
 8001bd2:	2000      	movs	r0, #0
 8001bd4:	f7ff fb64 	bl	80012a0 <setVcselPulsePeriod>
  setVcselPulsePeriod(VcselPeriodFinalRange, 14);
 8001bd8:	210e      	movs	r1, #14
 8001bda:	2001      	movs	r0, #1
 8001bdc:	f7ff fb60 	bl	80012a0 <setVcselPulsePeriod>
  setMeasurementTimingBudget(200000); //  (priorizando precisin para medir mayores distancias, a costa de la velocidad) Si se requiere ms velocidad disminuir el TimingBudget
 8001be0:	485b      	ldr	r0, [pc, #364]	@ (8001d50 <main+0x234>)
 8001be2:	f7ff fa63 	bl	80010ac <setMeasurementTimingBudget>
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
    /* USER CODE END WHILE */
    MX_USB_HOST_Process();
 8001be6:	f009 ffff 	bl	800bbe8 <MX_USB_HOST_Process>

    /* USER CODE BEGIN 3 */
    // Aqui se programa el movimiento del motor del radar
    if(flag_Sentido_Horario == 1){
 8001bea:	7dfb      	ldrb	r3, [r7, #23]
 8001bec:	2b01      	cmp	r3, #1
 8001bee:	d103      	bne.n	8001bf8 <main+0xdc>
    	angulo_Radar_Horizontal++;
 8001bf0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001bf2:	3301      	adds	r3, #1
 8001bf4:	627b      	str	r3, [r7, #36]	@ 0x24
 8001bf6:	e002      	b.n	8001bfe <main+0xe2>
    }else{
    	angulo_Radar_Horizontal--;
 8001bf8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001bfa:	3b01      	subs	r3, #1
 8001bfc:	627b      	str	r3, [r7, #36]	@ 0x24
    }

    if(angulo_Radar_Horizontal == 2000) flag_Sentido_Horario =  0;
 8001bfe:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001c00:	f5b3 6ffa 	cmp.w	r3, #2000	@ 0x7d0
 8001c04:	d102      	bne.n	8001c0c <main+0xf0>
 8001c06:	2300      	movs	r3, #0
 8001c08:	75fb      	strb	r3, [r7, #23]
 8001c0a:	e005      	b.n	8001c18 <main+0xfc>
    else if (angulo_Radar_Horizontal == 1000) flag_Sentido_Horario = 1;
 8001c0c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001c0e:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8001c12:	d101      	bne.n	8001c18 <main+0xfc>
 8001c14:	2301      	movs	r3, #1
 8001c16:	75fb      	strb	r3, [r7, #23]
    if (angulo_Radar_Horizontal < 1000) angulo_Radar_Horizontal = 1000;
 8001c18:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001c1a:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8001c1e:	da02      	bge.n	8001c26 <main+0x10a>
 8001c20:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8001c24:	627b      	str	r3, [r7, #36]	@ 0x24
    if (angulo_Radar_Horizontal > 2000) angulo_Radar_Horizontal = 2000;
 8001c26:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001c28:	f5b3 6ffa 	cmp.w	r3, #2000	@ 0x7d0
 8001c2c:	dd02      	ble.n	8001c34 <main+0x118>
 8001c2e:	f44f 63fa 	mov.w	r3, #2000	@ 0x7d0
 8001c32:	627b      	str	r3, [r7, #36]	@ 0x24
    htim2.Instance -> CCR1 = angulo_Radar_Horizontal;
 8001c34:	4b42      	ldr	r3, [pc, #264]	@ (8001d40 <main+0x224>)
 8001c36:	681b      	ldr	r3, [r3, #0]
 8001c38:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8001c3a:	635a      	str	r2, [r3, #52]	@ 0x34
    // Fin codigo movimiento motor radar

    //Inicio lecturas del sensor de distancia
    static uint32_t t_last = 0;
    if (HAL_GetTick() - t_last >= 50) {   // lee cada 50 ms sin interrumpir al motor
 8001c3c:	f000 fede 	bl	80029fc <HAL_GetTick>
 8001c40:	4602      	mov	r2, r0
 8001c42:	4b44      	ldr	r3, [pc, #272]	@ (8001d54 <main+0x238>)
 8001c44:	681b      	ldr	r3, [r3, #0]
 8001c46:	1ad3      	subs	r3, r2, r3
 8001c48:	2b31      	cmp	r3, #49	@ 0x31
 8001c4a:	d962      	bls.n	8001d12 <main+0x1f6>
        t_last = HAL_GetTick();
 8001c4c:	f000 fed6 	bl	80029fc <HAL_GetTick>
 8001c50:	4603      	mov	r3, r0
 8001c52:	4a40      	ldr	r2, [pc, #256]	@ (8001d54 <main+0x238>)
 8001c54:	6013      	str	r3, [r2, #0]
        distance_mm = readRangeSingleMillimeters(&distanceStr);
 8001c56:	483b      	ldr	r0, [pc, #236]	@ (8001d44 <main+0x228>)
 8001c58:	f7ff fd0c 	bl	8001674 <readRangeSingleMillimeters>
 8001c5c:	4603      	mov	r3, r0
 8001c5e:	461a      	mov	r2, r3
 8001c60:	4b3d      	ldr	r3, [pc, #244]	@ (8001d58 <main+0x23c>)
 8001c62:	801a      	strh	r2, [r3, #0]

        if(distance_mm <= DISTANCIA_DE_DETECCION){
 8001c64:	4b3c      	ldr	r3, [pc, #240]	@ (8001d58 <main+0x23c>)
 8001c66:	881b      	ldrh	r3, [r3, #0]
 8001c68:	b29b      	uxth	r3, r3
 8001c6a:	f240 52dc 	movw	r2, #1500	@ 0x5dc
 8001c6e:	4293      	cmp	r3, r2
 8001c70:	d81d      	bhi.n	8001cae <main+0x192>
        	flag_Objetivo_Detectado = 1;
 8001c72:	2301      	movs	r3, #1
 8001c74:	75bb      	strb	r3, [r7, #22]

        	sumatorio_Grados += angulo_Radar_Horizontal;
 8001c76:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001c78:	ee07 3a90 	vmov	s15, r3
 8001c7c:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001c80:	ed97 7a08 	vldr	s14, [r7, #32]
 8001c84:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001c88:	edc7 7a08 	vstr	s15, [r7, #32]
        	sumatorio_Distancia += (float)distance_mm;
 8001c8c:	4b32      	ldr	r3, [pc, #200]	@ (8001d58 <main+0x23c>)
 8001c8e:	881b      	ldrh	r3, [r3, #0]
 8001c90:	b29b      	uxth	r3, r3
 8001c92:	ee07 3a90 	vmov	s15, r3
 8001c96:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8001c9a:	ed97 7a07 	vldr	s14, [r7, #28]
 8001c9e:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001ca2:	edc7 7a07 	vstr	s15, [r7, #28]
        	numero_Objetivos++;
 8001ca6:	69bb      	ldr	r3, [r7, #24]
 8001ca8:	3301      	adds	r3, #1
 8001caa:	61bb      	str	r3, [r7, #24]
 8001cac:	e031      	b.n	8001d12 <main+0x1f6>

        }else {
            if (flag_Objetivo_Detectado == 1) {
 8001cae:	7dbb      	ldrb	r3, [r7, #22]
 8001cb0:	2b01      	cmp	r3, #1
 8001cb2:	d12e      	bne.n	8001d12 <main+0x1f6>

                if (numero_Objetivos > 0) { //Es una condicion redundante, pero por seguridad la he puesto
 8001cb4:	69bb      	ldr	r3, [r7, #24]
 8001cb6:	2b00      	cmp	r3, #0
 8001cb8:	dd21      	ble.n	8001cfe <main+0x1e2>
                    media_Grados = sumatorio_Grados / numero_Objetivos;
 8001cba:	69bb      	ldr	r3, [r7, #24]
 8001cbc:	ee07 3a90 	vmov	s15, r3
 8001cc0:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8001cc4:	edd7 6a08 	vldr	s13, [r7, #32]
 8001cc8:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8001ccc:	edc7 7a04 	vstr	s15, [r7, #16]
                    media_Distancia = sumatorio_Distancia / numero_Objetivos;
 8001cd0:	69bb      	ldr	r3, [r7, #24]
 8001cd2:	ee07 3a90 	vmov	s15, r3
 8001cd6:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8001cda:	edd7 6a07 	vldr	s13, [r7, #28]
 8001cde:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8001ce2:	edc7 7a03 	vstr	s15, [r7, #12]
                    objetivo_guarda(media_Distancia, (uint16_t)media_Grados);
 8001ce6:	edd7 7a04 	vldr	s15, [r7, #16]
 8001cea:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8001cee:	ee17 3a90 	vmov	r3, s15
 8001cf2:	b29b      	uxth	r3, r3
 8001cf4:	4618      	mov	r0, r3
 8001cf6:	ed97 0a03 	vldr	s0, [r7, #12]
 8001cfa:	f000 fbc5 	bl	8002488 <objetivo_guarda>
                }

                // reset
                sumatorio_Grados = 0;
 8001cfe:	f04f 0300 	mov.w	r3, #0
 8001d02:	623b      	str	r3, [r7, #32]
                sumatorio_Distancia = 0;
 8001d04:	f04f 0300 	mov.w	r3, #0
 8001d08:	61fb      	str	r3, [r7, #28]
                numero_Objetivos = 0;
 8001d0a:	2300      	movs	r3, #0
 8001d0c:	61bb      	str	r3, [r7, #24]
                flag_Objetivo_Detectado = 0;
 8001d0e:	2300      	movs	r3, #0
 8001d10:	75bb      	strb	r3, [r7, #22]
        }

    }
    //Fin lecturas del sensor de distancia
    //Inicio codigo movimiento horizontal motor torreta laser
    Objetivo = get_Objetivo();
 8001d12:	f000 fb2b 	bl	800236c <get_Objetivo>
 8001d16:	6038      	str	r0, [r7, #0]

    if (Objetivo != NULL) {
 8001d18:	683b      	ldr	r3, [r7, #0]
 8001d1a:	2b00      	cmp	r3, #0
 8001d1c:	d00c      	beq.n	8001d38 <main+0x21c>
        angulo_Laser_Horizontal = transforma_a_entero(Objetivo->angulo);
 8001d1e:	683b      	ldr	r3, [r7, #0]
 8001d20:	edd3 7a01 	vldr	s15, [r3, #4]
 8001d24:	eeb0 0a67 	vmov.f32	s0, s15
 8001d28:	f000 fab0 	bl	800228c <transforma_a_entero>
 8001d2c:	4603      	mov	r3, r0
 8001d2e:	60bb      	str	r3, [r7, #8]
        htim2.Instance->CCR2 = angulo_Laser_Horizontal;
 8001d30:	4b03      	ldr	r3, [pc, #12]	@ (8001d40 <main+0x224>)
 8001d32:	681b      	ldr	r3, [r3, #0]
 8001d34:	68ba      	ldr	r2, [r7, #8]
 8001d36:	639a      	str	r2, [r3, #56]	@ 0x38
    }
    //Fin codigo movimiento horizontal motor torreta laser

    HAL_Delay(2);
 8001d38:	2002      	movs	r0, #2
 8001d3a:	f000 fe6b 	bl	8002a14 <HAL_Delay>
  {
 8001d3e:	e752      	b.n	8001be6 <main+0xca>
 8001d40:	200001f8 	.word	0x200001f8
 8001d44:	20000240 	.word	0x20000240
 8001d48:	20000104 	.word	0x20000104
 8001d4c:	3dcccccd 	.word	0x3dcccccd
 8001d50:	00030d40 	.word	0x00030d40
 8001d54:	2000024c 	.word	0x2000024c
 8001d58:	2000024a 	.word	0x2000024a

08001d5c <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001d5c:	b580      	push	{r7, lr}
 8001d5e:	b094      	sub	sp, #80	@ 0x50
 8001d60:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001d62:	f107 0320 	add.w	r3, r7, #32
 8001d66:	2230      	movs	r2, #48	@ 0x30
 8001d68:	2100      	movs	r1, #0
 8001d6a:	4618      	mov	r0, r3
 8001d6c:	f00a facc 	bl	800c308 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001d70:	f107 030c 	add.w	r3, r7, #12
 8001d74:	2200      	movs	r2, #0
 8001d76:	601a      	str	r2, [r3, #0]
 8001d78:	605a      	str	r2, [r3, #4]
 8001d7a:	609a      	str	r2, [r3, #8]
 8001d7c:	60da      	str	r2, [r3, #12]
 8001d7e:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8001d80:	2300      	movs	r3, #0
 8001d82:	60bb      	str	r3, [r7, #8]
 8001d84:	4b28      	ldr	r3, [pc, #160]	@ (8001e28 <SystemClock_Config+0xcc>)
 8001d86:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001d88:	4a27      	ldr	r2, [pc, #156]	@ (8001e28 <SystemClock_Config+0xcc>)
 8001d8a:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001d8e:	6413      	str	r3, [r2, #64]	@ 0x40
 8001d90:	4b25      	ldr	r3, [pc, #148]	@ (8001e28 <SystemClock_Config+0xcc>)
 8001d92:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001d94:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001d98:	60bb      	str	r3, [r7, #8]
 8001d9a:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8001d9c:	2300      	movs	r3, #0
 8001d9e:	607b      	str	r3, [r7, #4]
 8001da0:	4b22      	ldr	r3, [pc, #136]	@ (8001e2c <SystemClock_Config+0xd0>)
 8001da2:	681b      	ldr	r3, [r3, #0]
 8001da4:	4a21      	ldr	r2, [pc, #132]	@ (8001e2c <SystemClock_Config+0xd0>)
 8001da6:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8001daa:	6013      	str	r3, [r2, #0]
 8001dac:	4b1f      	ldr	r3, [pc, #124]	@ (8001e2c <SystemClock_Config+0xd0>)
 8001dae:	681b      	ldr	r3, [r3, #0]
 8001db0:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8001db4:	607b      	str	r3, [r7, #4]
 8001db6:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8001db8:	2301      	movs	r3, #1
 8001dba:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSEState = RCC_HSE_BYPASS;
 8001dbc:	f44f 23a0 	mov.w	r3, #327680	@ 0x50000
 8001dc0:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8001dc2:	2302      	movs	r3, #2
 8001dc4:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8001dc6:	f44f 0380 	mov.w	r3, #4194304	@ 0x400000
 8001dca:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLM = 8;
 8001dcc:	2308      	movs	r3, #8
 8001dce:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLN = 336;
 8001dd0:	f44f 73a8 	mov.w	r3, #336	@ 0x150
 8001dd4:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8001dd6:	2302      	movs	r3, #2
 8001dd8:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLQ = 7;
 8001dda:	2307      	movs	r3, #7
 8001ddc:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001dde:	f107 0320 	add.w	r3, r7, #32
 8001de2:	4618      	mov	r0, r3
 8001de4:	f005 f804 	bl	8006df0 <HAL_RCC_OscConfig>
 8001de8:	4603      	mov	r3, r0
 8001dea:	2b00      	cmp	r3, #0
 8001dec:	d001      	beq.n	8001df2 <SystemClock_Config+0x96>
  {
    Error_Handler();
 8001dee:	f000 fa25 	bl	800223c <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001df2:	230f      	movs	r3, #15
 8001df4:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001df6:	2302      	movs	r3, #2
 8001df8:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001dfa:	2300      	movs	r3, #0
 8001dfc:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 8001dfe:	f44f 53a0 	mov.w	r3, #5120	@ 0x1400
 8001e02:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 8001e04:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8001e08:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 8001e0a:	f107 030c 	add.w	r3, r7, #12
 8001e0e:	2105      	movs	r1, #5
 8001e10:	4618      	mov	r0, r3
 8001e12:	f005 fa65 	bl	80072e0 <HAL_RCC_ClockConfig>
 8001e16:	4603      	mov	r3, r0
 8001e18:	2b00      	cmp	r3, #0
 8001e1a:	d001      	beq.n	8001e20 <SystemClock_Config+0xc4>
  {
    Error_Handler();
 8001e1c:	f000 fa0e 	bl	800223c <Error_Handler>
  }
}
 8001e20:	bf00      	nop
 8001e22:	3750      	adds	r7, #80	@ 0x50
 8001e24:	46bd      	mov	sp, r7
 8001e26:	bd80      	pop	{r7, pc}
 8001e28:	40023800 	.word	0x40023800
 8001e2c:	40007000 	.word	0x40007000

08001e30 <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 8001e30:	b580      	push	{r7, lr}
 8001e32:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8001e34:	4b12      	ldr	r3, [pc, #72]	@ (8001e80 <MX_I2C1_Init+0x50>)
 8001e36:	4a13      	ldr	r2, [pc, #76]	@ (8001e84 <MX_I2C1_Init+0x54>)
 8001e38:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 100000;
 8001e3a:	4b11      	ldr	r3, [pc, #68]	@ (8001e80 <MX_I2C1_Init+0x50>)
 8001e3c:	4a12      	ldr	r2, [pc, #72]	@ (8001e88 <MX_I2C1_Init+0x58>)
 8001e3e:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8001e40:	4b0f      	ldr	r3, [pc, #60]	@ (8001e80 <MX_I2C1_Init+0x50>)
 8001e42:	2200      	movs	r2, #0
 8001e44:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 8001e46:	4b0e      	ldr	r3, [pc, #56]	@ (8001e80 <MX_I2C1_Init+0x50>)
 8001e48:	2200      	movs	r2, #0
 8001e4a:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8001e4c:	4b0c      	ldr	r3, [pc, #48]	@ (8001e80 <MX_I2C1_Init+0x50>)
 8001e4e:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 8001e52:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8001e54:	4b0a      	ldr	r3, [pc, #40]	@ (8001e80 <MX_I2C1_Init+0x50>)
 8001e56:	2200      	movs	r2, #0
 8001e58:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 8001e5a:	4b09      	ldr	r3, [pc, #36]	@ (8001e80 <MX_I2C1_Init+0x50>)
 8001e5c:	2200      	movs	r2, #0
 8001e5e:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8001e60:	4b07      	ldr	r3, [pc, #28]	@ (8001e80 <MX_I2C1_Init+0x50>)
 8001e62:	2200      	movs	r2, #0
 8001e64:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8001e66:	4b06      	ldr	r3, [pc, #24]	@ (8001e80 <MX_I2C1_Init+0x50>)
 8001e68:	2200      	movs	r2, #0
 8001e6a:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8001e6c:	4804      	ldr	r0, [pc, #16]	@ (8001e80 <MX_I2C1_Init+0x50>)
 8001e6e:	f003 f9cd 	bl	800520c <HAL_I2C_Init>
 8001e72:	4603      	mov	r3, r0
 8001e74:	2b00      	cmp	r3, #0
 8001e76:	d001      	beq.n	8001e7c <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 8001e78:	f000 f9e0 	bl	800223c <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 8001e7c:	bf00      	nop
 8001e7e:	bd80      	pop	{r7, pc}
 8001e80:	20000104 	.word	0x20000104
 8001e84:	40005400 	.word	0x40005400
 8001e88:	000186a0 	.word	0x000186a0

08001e8c <MX_I2S3_Init>:
  * @brief I2S3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2S3_Init(void)
{
 8001e8c:	b580      	push	{r7, lr}
 8001e8e:	af00      	add	r7, sp, #0
  /* USER CODE END I2S3_Init 0 */

  /* USER CODE BEGIN I2S3_Init 1 */

  /* USER CODE END I2S3_Init 1 */
  hi2s3.Instance = SPI3;
 8001e90:	4b13      	ldr	r3, [pc, #76]	@ (8001ee0 <MX_I2S3_Init+0x54>)
 8001e92:	4a14      	ldr	r2, [pc, #80]	@ (8001ee4 <MX_I2S3_Init+0x58>)
 8001e94:	601a      	str	r2, [r3, #0]
  hi2s3.Init.Mode = I2S_MODE_MASTER_TX;
 8001e96:	4b12      	ldr	r3, [pc, #72]	@ (8001ee0 <MX_I2S3_Init+0x54>)
 8001e98:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8001e9c:	605a      	str	r2, [r3, #4]
  hi2s3.Init.Standard = I2S_STANDARD_PHILIPS;
 8001e9e:	4b10      	ldr	r3, [pc, #64]	@ (8001ee0 <MX_I2S3_Init+0x54>)
 8001ea0:	2200      	movs	r2, #0
 8001ea2:	609a      	str	r2, [r3, #8]
  hi2s3.Init.DataFormat = I2S_DATAFORMAT_16B;
 8001ea4:	4b0e      	ldr	r3, [pc, #56]	@ (8001ee0 <MX_I2S3_Init+0x54>)
 8001ea6:	2200      	movs	r2, #0
 8001ea8:	60da      	str	r2, [r3, #12]
  hi2s3.Init.MCLKOutput = I2S_MCLKOUTPUT_ENABLE;
 8001eaa:	4b0d      	ldr	r3, [pc, #52]	@ (8001ee0 <MX_I2S3_Init+0x54>)
 8001eac:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8001eb0:	611a      	str	r2, [r3, #16]
  hi2s3.Init.AudioFreq = I2S_AUDIOFREQ_96K;
 8001eb2:	4b0b      	ldr	r3, [pc, #44]	@ (8001ee0 <MX_I2S3_Init+0x54>)
 8001eb4:	4a0c      	ldr	r2, [pc, #48]	@ (8001ee8 <MX_I2S3_Init+0x5c>)
 8001eb6:	615a      	str	r2, [r3, #20]
  hi2s3.Init.CPOL = I2S_CPOL_LOW;
 8001eb8:	4b09      	ldr	r3, [pc, #36]	@ (8001ee0 <MX_I2S3_Init+0x54>)
 8001eba:	2200      	movs	r2, #0
 8001ebc:	619a      	str	r2, [r3, #24]
  hi2s3.Init.ClockSource = I2S_CLOCK_PLL;
 8001ebe:	4b08      	ldr	r3, [pc, #32]	@ (8001ee0 <MX_I2S3_Init+0x54>)
 8001ec0:	2200      	movs	r2, #0
 8001ec2:	61da      	str	r2, [r3, #28]
  hi2s3.Init.FullDuplexMode = I2S_FULLDUPLEXMODE_DISABLE;
 8001ec4:	4b06      	ldr	r3, [pc, #24]	@ (8001ee0 <MX_I2S3_Init+0x54>)
 8001ec6:	2200      	movs	r2, #0
 8001ec8:	621a      	str	r2, [r3, #32]
  if (HAL_I2S_Init(&hi2s3) != HAL_OK)
 8001eca:	4805      	ldr	r0, [pc, #20]	@ (8001ee0 <MX_I2S3_Init+0x54>)
 8001ecc:	f004 faf0 	bl	80064b0 <HAL_I2S_Init>
 8001ed0:	4603      	mov	r3, r0
 8001ed2:	2b00      	cmp	r3, #0
 8001ed4:	d001      	beq.n	8001eda <MX_I2S3_Init+0x4e>
  {
    Error_Handler();
 8001ed6:	f000 f9b1 	bl	800223c <Error_Handler>
  }
  /* USER CODE BEGIN I2S3_Init 2 */

  /* USER CODE END I2S3_Init 2 */

}
 8001eda:	bf00      	nop
 8001edc:	bd80      	pop	{r7, pc}
 8001ede:	bf00      	nop
 8001ee0:	20000158 	.word	0x20000158
 8001ee4:	40003c00 	.word	0x40003c00
 8001ee8:	00017700 	.word	0x00017700

08001eec <MX_SPI1_Init>:
  * @brief SPI1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI1_Init(void)
{
 8001eec:	b580      	push	{r7, lr}
 8001eee:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  /* SPI1 parameter configuration*/
  hspi1.Instance = SPI1;
 8001ef0:	4b17      	ldr	r3, [pc, #92]	@ (8001f50 <MX_SPI1_Init+0x64>)
 8001ef2:	4a18      	ldr	r2, [pc, #96]	@ (8001f54 <MX_SPI1_Init+0x68>)
 8001ef4:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 8001ef6:	4b16      	ldr	r3, [pc, #88]	@ (8001f50 <MX_SPI1_Init+0x64>)
 8001ef8:	f44f 7282 	mov.w	r2, #260	@ 0x104
 8001efc:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 8001efe:	4b14      	ldr	r3, [pc, #80]	@ (8001f50 <MX_SPI1_Init+0x64>)
 8001f00:	2200      	movs	r2, #0
 8001f02:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 8001f04:	4b12      	ldr	r3, [pc, #72]	@ (8001f50 <MX_SPI1_Init+0x64>)
 8001f06:	2200      	movs	r2, #0
 8001f08:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 8001f0a:	4b11      	ldr	r3, [pc, #68]	@ (8001f50 <MX_SPI1_Init+0x64>)
 8001f0c:	2200      	movs	r2, #0
 8001f0e:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 8001f10:	4b0f      	ldr	r3, [pc, #60]	@ (8001f50 <MX_SPI1_Init+0x64>)
 8001f12:	2200      	movs	r2, #0
 8001f14:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 8001f16:	4b0e      	ldr	r3, [pc, #56]	@ (8001f50 <MX_SPI1_Init+0x64>)
 8001f18:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8001f1c:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8001f1e:	4b0c      	ldr	r3, [pc, #48]	@ (8001f50 <MX_SPI1_Init+0x64>)
 8001f20:	2200      	movs	r2, #0
 8001f22:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8001f24:	4b0a      	ldr	r3, [pc, #40]	@ (8001f50 <MX_SPI1_Init+0x64>)
 8001f26:	2200      	movs	r2, #0
 8001f28:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 8001f2a:	4b09      	ldr	r3, [pc, #36]	@ (8001f50 <MX_SPI1_Init+0x64>)
 8001f2c:	2200      	movs	r2, #0
 8001f2e:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8001f30:	4b07      	ldr	r3, [pc, #28]	@ (8001f50 <MX_SPI1_Init+0x64>)
 8001f32:	2200      	movs	r2, #0
 8001f34:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi1.Init.CRCPolynomial = 10;
 8001f36:	4b06      	ldr	r3, [pc, #24]	@ (8001f50 <MX_SPI1_Init+0x64>)
 8001f38:	220a      	movs	r2, #10
 8001f3a:	62da      	str	r2, [r3, #44]	@ 0x2c
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 8001f3c:	4804      	ldr	r0, [pc, #16]	@ (8001f50 <MX_SPI1_Init+0x64>)
 8001f3e:	f005 fd1d 	bl	800797c <HAL_SPI_Init>
 8001f42:	4603      	mov	r3, r0
 8001f44:	2b00      	cmp	r3, #0
 8001f46:	d001      	beq.n	8001f4c <MX_SPI1_Init+0x60>
  {
    Error_Handler();
 8001f48:	f000 f978 	bl	800223c <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 8001f4c:	bf00      	nop
 8001f4e:	bd80      	pop	{r7, pc}
 8001f50:	200001a0 	.word	0x200001a0
 8001f54:	40013000 	.word	0x40013000

08001f58 <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 8001f58:	b580      	push	{r7, lr}
 8001f5a:	b08e      	sub	sp, #56	@ 0x38
 8001f5c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001f5e:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8001f62:	2200      	movs	r2, #0
 8001f64:	601a      	str	r2, [r3, #0]
 8001f66:	605a      	str	r2, [r3, #4]
 8001f68:	609a      	str	r2, [r3, #8]
 8001f6a:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001f6c:	f107 0320 	add.w	r3, r7, #32
 8001f70:	2200      	movs	r2, #0
 8001f72:	601a      	str	r2, [r3, #0]
 8001f74:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8001f76:	1d3b      	adds	r3, r7, #4
 8001f78:	2200      	movs	r2, #0
 8001f7a:	601a      	str	r2, [r3, #0]
 8001f7c:	605a      	str	r2, [r3, #4]
 8001f7e:	609a      	str	r2, [r3, #8]
 8001f80:	60da      	str	r2, [r3, #12]
 8001f82:	611a      	str	r2, [r3, #16]
 8001f84:	615a      	str	r2, [r3, #20]
 8001f86:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8001f88:	4b34      	ldr	r3, [pc, #208]	@ (800205c <MX_TIM2_Init+0x104>)
 8001f8a:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 8001f8e:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 168-1;
 8001f90:	4b32      	ldr	r3, [pc, #200]	@ (800205c <MX_TIM2_Init+0x104>)
 8001f92:	22a7      	movs	r2, #167	@ 0xa7
 8001f94:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001f96:	4b31      	ldr	r3, [pc, #196]	@ (800205c <MX_TIM2_Init+0x104>)
 8001f98:	2200      	movs	r2, #0
 8001f9a:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 20000;
 8001f9c:	4b2f      	ldr	r3, [pc, #188]	@ (800205c <MX_TIM2_Init+0x104>)
 8001f9e:	f644 6220 	movw	r2, #20000	@ 0x4e20
 8001fa2:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001fa4:	4b2d      	ldr	r3, [pc, #180]	@ (800205c <MX_TIM2_Init+0x104>)
 8001fa6:	2200      	movs	r2, #0
 8001fa8:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001faa:	4b2c      	ldr	r3, [pc, #176]	@ (800205c <MX_TIM2_Init+0x104>)
 8001fac:	2200      	movs	r2, #0
 8001fae:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 8001fb0:	482a      	ldr	r0, [pc, #168]	@ (800205c <MX_TIM2_Init+0x104>)
 8001fb2:	f005 fd6c 	bl	8007a8e <HAL_TIM_Base_Init>
 8001fb6:	4603      	mov	r3, r0
 8001fb8:	2b00      	cmp	r3, #0
 8001fba:	d001      	beq.n	8001fc0 <MX_TIM2_Init+0x68>
  {
    Error_Handler();
 8001fbc:	f000 f93e 	bl	800223c <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001fc0:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8001fc4:	62bb      	str	r3, [r7, #40]	@ 0x28
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 8001fc6:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8001fca:	4619      	mov	r1, r3
 8001fcc:	4823      	ldr	r0, [pc, #140]	@ (800205c <MX_TIM2_Init+0x104>)
 8001fce:	f005 ff91 	bl	8007ef4 <HAL_TIM_ConfigClockSource>
 8001fd2:	4603      	mov	r3, r0
 8001fd4:	2b00      	cmp	r3, #0
 8001fd6:	d001      	beq.n	8001fdc <MX_TIM2_Init+0x84>
  {
    Error_Handler();
 8001fd8:	f000 f930 	bl	800223c <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim2) != HAL_OK)
 8001fdc:	481f      	ldr	r0, [pc, #124]	@ (800205c <MX_TIM2_Init+0x104>)
 8001fde:	f005 fda5 	bl	8007b2c <HAL_TIM_PWM_Init>
 8001fe2:	4603      	mov	r3, r0
 8001fe4:	2b00      	cmp	r3, #0
 8001fe6:	d001      	beq.n	8001fec <MX_TIM2_Init+0x94>
  {
    Error_Handler();
 8001fe8:	f000 f928 	bl	800223c <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001fec:	2300      	movs	r3, #0
 8001fee:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001ff0:	2300      	movs	r3, #0
 8001ff2:	627b      	str	r3, [r7, #36]	@ 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8001ff4:	f107 0320 	add.w	r3, r7, #32
 8001ff8:	4619      	mov	r1, r3
 8001ffa:	4818      	ldr	r0, [pc, #96]	@ (800205c <MX_TIM2_Init+0x104>)
 8001ffc:	f006 fb58 	bl	80086b0 <HAL_TIMEx_MasterConfigSynchronization>
 8002000:	4603      	mov	r3, r0
 8002002:	2b00      	cmp	r3, #0
 8002004:	d001      	beq.n	800200a <MX_TIM2_Init+0xb2>
  {
    Error_Handler();
 8002006:	f000 f919 	bl	800223c <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 800200a:	2360      	movs	r3, #96	@ 0x60
 800200c:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 500;
 800200e:	f44f 73fa 	mov.w	r3, #500	@ 0x1f4
 8002012:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8002014:	2300      	movs	r3, #0
 8002016:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8002018:	2300      	movs	r3, #0
 800201a:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 800201c:	1d3b      	adds	r3, r7, #4
 800201e:	2200      	movs	r2, #0
 8002020:	4619      	mov	r1, r3
 8002022:	480e      	ldr	r0, [pc, #56]	@ (800205c <MX_TIM2_Init+0x104>)
 8002024:	f005 fea4 	bl	8007d70 <HAL_TIM_PWM_ConfigChannel>
 8002028:	4603      	mov	r3, r0
 800202a:	2b00      	cmp	r3, #0
 800202c:	d001      	beq.n	8002032 <MX_TIM2_Init+0xda>
  {
    Error_Handler();
 800202e:	f000 f905 	bl	800223c <Error_Handler>
  }
  sConfigOC.Pulse = 0;
 8002032:	2300      	movs	r3, #0
 8002034:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 8002036:	1d3b      	adds	r3, r7, #4
 8002038:	2204      	movs	r2, #4
 800203a:	4619      	mov	r1, r3
 800203c:	4807      	ldr	r0, [pc, #28]	@ (800205c <MX_TIM2_Init+0x104>)
 800203e:	f005 fe97 	bl	8007d70 <HAL_TIM_PWM_ConfigChannel>
 8002042:	4603      	mov	r3, r0
 8002044:	2b00      	cmp	r3, #0
 8002046:	d001      	beq.n	800204c <MX_TIM2_Init+0xf4>
  {
    Error_Handler();
 8002048:	f000 f8f8 	bl	800223c <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */
  HAL_TIM_MspPostInit(&htim2);
 800204c:	4803      	ldr	r0, [pc, #12]	@ (800205c <MX_TIM2_Init+0x104>)
 800204e:	f000 fb8b 	bl	8002768 <HAL_TIM_MspPostInit>

}
 8002052:	bf00      	nop
 8002054:	3738      	adds	r7, #56	@ 0x38
 8002056:	46bd      	mov	sp, r7
 8002058:	bd80      	pop	{r7, pc}
 800205a:	bf00      	nop
 800205c:	200001f8 	.word	0x200001f8

08002060 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8002060:	b580      	push	{r7, lr}
 8002062:	b08c      	sub	sp, #48	@ 0x30
 8002064:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002066:	f107 031c 	add.w	r3, r7, #28
 800206a:	2200      	movs	r2, #0
 800206c:	601a      	str	r2, [r3, #0]
 800206e:	605a      	str	r2, [r3, #4]
 8002070:	609a      	str	r2, [r3, #8]
 8002072:	60da      	str	r2, [r3, #12]
 8002074:	611a      	str	r2, [r3, #16]
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOE_CLK_ENABLE();
 8002076:	2300      	movs	r3, #0
 8002078:	61bb      	str	r3, [r7, #24]
 800207a:	4b6b      	ldr	r3, [pc, #428]	@ (8002228 <MX_GPIO_Init+0x1c8>)
 800207c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800207e:	4a6a      	ldr	r2, [pc, #424]	@ (8002228 <MX_GPIO_Init+0x1c8>)
 8002080:	f043 0310 	orr.w	r3, r3, #16
 8002084:	6313      	str	r3, [r2, #48]	@ 0x30
 8002086:	4b68      	ldr	r3, [pc, #416]	@ (8002228 <MX_GPIO_Init+0x1c8>)
 8002088:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800208a:	f003 0310 	and.w	r3, r3, #16
 800208e:	61bb      	str	r3, [r7, #24]
 8002090:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8002092:	2300      	movs	r3, #0
 8002094:	617b      	str	r3, [r7, #20]
 8002096:	4b64      	ldr	r3, [pc, #400]	@ (8002228 <MX_GPIO_Init+0x1c8>)
 8002098:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800209a:	4a63      	ldr	r2, [pc, #396]	@ (8002228 <MX_GPIO_Init+0x1c8>)
 800209c:	f043 0304 	orr.w	r3, r3, #4
 80020a0:	6313      	str	r3, [r2, #48]	@ 0x30
 80020a2:	4b61      	ldr	r3, [pc, #388]	@ (8002228 <MX_GPIO_Init+0x1c8>)
 80020a4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80020a6:	f003 0304 	and.w	r3, r3, #4
 80020aa:	617b      	str	r3, [r7, #20]
 80020ac:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 80020ae:	2300      	movs	r3, #0
 80020b0:	613b      	str	r3, [r7, #16]
 80020b2:	4b5d      	ldr	r3, [pc, #372]	@ (8002228 <MX_GPIO_Init+0x1c8>)
 80020b4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80020b6:	4a5c      	ldr	r2, [pc, #368]	@ (8002228 <MX_GPIO_Init+0x1c8>)
 80020b8:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80020bc:	6313      	str	r3, [r2, #48]	@ 0x30
 80020be:	4b5a      	ldr	r3, [pc, #360]	@ (8002228 <MX_GPIO_Init+0x1c8>)
 80020c0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80020c2:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80020c6:	613b      	str	r3, [r7, #16]
 80020c8:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80020ca:	2300      	movs	r3, #0
 80020cc:	60fb      	str	r3, [r7, #12]
 80020ce:	4b56      	ldr	r3, [pc, #344]	@ (8002228 <MX_GPIO_Init+0x1c8>)
 80020d0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80020d2:	4a55      	ldr	r2, [pc, #340]	@ (8002228 <MX_GPIO_Init+0x1c8>)
 80020d4:	f043 0301 	orr.w	r3, r3, #1
 80020d8:	6313      	str	r3, [r2, #48]	@ 0x30
 80020da:	4b53      	ldr	r3, [pc, #332]	@ (8002228 <MX_GPIO_Init+0x1c8>)
 80020dc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80020de:	f003 0301 	and.w	r3, r3, #1
 80020e2:	60fb      	str	r3, [r7, #12]
 80020e4:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80020e6:	2300      	movs	r3, #0
 80020e8:	60bb      	str	r3, [r7, #8]
 80020ea:	4b4f      	ldr	r3, [pc, #316]	@ (8002228 <MX_GPIO_Init+0x1c8>)
 80020ec:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80020ee:	4a4e      	ldr	r2, [pc, #312]	@ (8002228 <MX_GPIO_Init+0x1c8>)
 80020f0:	f043 0302 	orr.w	r3, r3, #2
 80020f4:	6313      	str	r3, [r2, #48]	@ 0x30
 80020f6:	4b4c      	ldr	r3, [pc, #304]	@ (8002228 <MX_GPIO_Init+0x1c8>)
 80020f8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80020fa:	f003 0302 	and.w	r3, r3, #2
 80020fe:	60bb      	str	r3, [r7, #8]
 8002100:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8002102:	2300      	movs	r3, #0
 8002104:	607b      	str	r3, [r7, #4]
 8002106:	4b48      	ldr	r3, [pc, #288]	@ (8002228 <MX_GPIO_Init+0x1c8>)
 8002108:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800210a:	4a47      	ldr	r2, [pc, #284]	@ (8002228 <MX_GPIO_Init+0x1c8>)
 800210c:	f043 0308 	orr.w	r3, r3, #8
 8002110:	6313      	str	r3, [r2, #48]	@ 0x30
 8002112:	4b45      	ldr	r3, [pc, #276]	@ (8002228 <MX_GPIO_Init+0x1c8>)
 8002114:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002116:	f003 0308 	and.w	r3, r3, #8
 800211a:	607b      	str	r3, [r7, #4]
 800211c:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(CS_I2C_SPI_GPIO_Port, CS_I2C_SPI_Pin, GPIO_PIN_RESET);
 800211e:	2200      	movs	r2, #0
 8002120:	2108      	movs	r1, #8
 8002122:	4842      	ldr	r0, [pc, #264]	@ (800222c <MX_GPIO_Init+0x1cc>)
 8002124:	f000 ff48 	bl	8002fb8 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(OTG_FS_PowerSwitchOn_GPIO_Port, OTG_FS_PowerSwitchOn_Pin, GPIO_PIN_SET);
 8002128:	2201      	movs	r2, #1
 800212a:	2101      	movs	r1, #1
 800212c:	4840      	ldr	r0, [pc, #256]	@ (8002230 <MX_GPIO_Init+0x1d0>)
 800212e:	f000 ff43 	bl	8002fb8 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOD, LD4_Pin|LD3_Pin|LD5_Pin|LD6_Pin
 8002132:	2200      	movs	r2, #0
 8002134:	f24f 0110 	movw	r1, #61456	@ 0xf010
 8002138:	483e      	ldr	r0, [pc, #248]	@ (8002234 <MX_GPIO_Init+0x1d4>)
 800213a:	f000 ff3d 	bl	8002fb8 <HAL_GPIO_WritePin>
                          |Audio_RST_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin : CS_I2C_SPI_Pin */
  GPIO_InitStruct.Pin = CS_I2C_SPI_Pin;
 800213e:	2308      	movs	r3, #8
 8002140:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002142:	2301      	movs	r3, #1
 8002144:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002146:	2300      	movs	r3, #0
 8002148:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800214a:	2300      	movs	r3, #0
 800214c:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(CS_I2C_SPI_GPIO_Port, &GPIO_InitStruct);
 800214e:	f107 031c 	add.w	r3, r7, #28
 8002152:	4619      	mov	r1, r3
 8002154:	4835      	ldr	r0, [pc, #212]	@ (800222c <MX_GPIO_Init+0x1cc>)
 8002156:	f000 fd93 	bl	8002c80 <HAL_GPIO_Init>

  /*Configure GPIO pin : OTG_FS_PowerSwitchOn_Pin */
  GPIO_InitStruct.Pin = OTG_FS_PowerSwitchOn_Pin;
 800215a:	2301      	movs	r3, #1
 800215c:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800215e:	2301      	movs	r3, #1
 8002160:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002162:	2300      	movs	r3, #0
 8002164:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002166:	2300      	movs	r3, #0
 8002168:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(OTG_FS_PowerSwitchOn_GPIO_Port, &GPIO_InitStruct);
 800216a:	f107 031c 	add.w	r3, r7, #28
 800216e:	4619      	mov	r1, r3
 8002170:	482f      	ldr	r0, [pc, #188]	@ (8002230 <MX_GPIO_Init+0x1d0>)
 8002172:	f000 fd85 	bl	8002c80 <HAL_GPIO_Init>

  /*Configure GPIO pin : PDM_OUT_Pin */
  GPIO_InitStruct.Pin = PDM_OUT_Pin;
 8002176:	2308      	movs	r3, #8
 8002178:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800217a:	2302      	movs	r3, #2
 800217c:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800217e:	2300      	movs	r3, #0
 8002180:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002182:	2300      	movs	r3, #0
 8002184:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 8002186:	2305      	movs	r3, #5
 8002188:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(PDM_OUT_GPIO_Port, &GPIO_InitStruct);
 800218a:	f107 031c 	add.w	r3, r7, #28
 800218e:	4619      	mov	r1, r3
 8002190:	4827      	ldr	r0, [pc, #156]	@ (8002230 <MX_GPIO_Init+0x1d0>)
 8002192:	f000 fd75 	bl	8002c80 <HAL_GPIO_Init>

  /*Configure GPIO pin : BOOT1_Pin */
  GPIO_InitStruct.Pin = BOOT1_Pin;
 8002196:	2304      	movs	r3, #4
 8002198:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800219a:	2300      	movs	r3, #0
 800219c:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800219e:	2300      	movs	r3, #0
 80021a0:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(BOOT1_GPIO_Port, &GPIO_InitStruct);
 80021a2:	f107 031c 	add.w	r3, r7, #28
 80021a6:	4619      	mov	r1, r3
 80021a8:	4823      	ldr	r0, [pc, #140]	@ (8002238 <MX_GPIO_Init+0x1d8>)
 80021aa:	f000 fd69 	bl	8002c80 <HAL_GPIO_Init>

  /*Configure GPIO pin : CLK_IN_Pin */
  GPIO_InitStruct.Pin = CLK_IN_Pin;
 80021ae:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 80021b2:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80021b4:	2302      	movs	r3, #2
 80021b6:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80021b8:	2300      	movs	r3, #0
 80021ba:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80021bc:	2300      	movs	r3, #0
 80021be:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 80021c0:	2305      	movs	r3, #5
 80021c2:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(CLK_IN_GPIO_Port, &GPIO_InitStruct);
 80021c4:	f107 031c 	add.w	r3, r7, #28
 80021c8:	4619      	mov	r1, r3
 80021ca:	481b      	ldr	r0, [pc, #108]	@ (8002238 <MX_GPIO_Init+0x1d8>)
 80021cc:	f000 fd58 	bl	8002c80 <HAL_GPIO_Init>

  /*Configure GPIO pins : LD4_Pin LD3_Pin LD5_Pin LD6_Pin
                           Audio_RST_Pin */
  GPIO_InitStruct.Pin = LD4_Pin|LD3_Pin|LD5_Pin|LD6_Pin
 80021d0:	f24f 0310 	movw	r3, #61456	@ 0xf010
 80021d4:	61fb      	str	r3, [r7, #28]
                          |Audio_RST_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80021d6:	2301      	movs	r3, #1
 80021d8:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80021da:	2300      	movs	r3, #0
 80021dc:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80021de:	2300      	movs	r3, #0
 80021e0:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 80021e2:	f107 031c 	add.w	r3, r7, #28
 80021e6:	4619      	mov	r1, r3
 80021e8:	4812      	ldr	r0, [pc, #72]	@ (8002234 <MX_GPIO_Init+0x1d4>)
 80021ea:	f000 fd49 	bl	8002c80 <HAL_GPIO_Init>

  /*Configure GPIO pin : OTG_FS_OverCurrent_Pin */
  GPIO_InitStruct.Pin = OTG_FS_OverCurrent_Pin;
 80021ee:	2320      	movs	r3, #32
 80021f0:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80021f2:	2300      	movs	r3, #0
 80021f4:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80021f6:	2300      	movs	r3, #0
 80021f8:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(OTG_FS_OverCurrent_GPIO_Port, &GPIO_InitStruct);
 80021fa:	f107 031c 	add.w	r3, r7, #28
 80021fe:	4619      	mov	r1, r3
 8002200:	480c      	ldr	r0, [pc, #48]	@ (8002234 <MX_GPIO_Init+0x1d4>)
 8002202:	f000 fd3d 	bl	8002c80 <HAL_GPIO_Init>

  /*Configure GPIO pin : MEMS_INT2_Pin */
  GPIO_InitStruct.Pin = MEMS_INT2_Pin;
 8002206:	2302      	movs	r3, #2
 8002208:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_EVT_RISING;
 800220a:	f44f 1390 	mov.w	r3, #1179648	@ 0x120000
 800220e:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002210:	2300      	movs	r3, #0
 8002212:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(MEMS_INT2_GPIO_Port, &GPIO_InitStruct);
 8002214:	f107 031c 	add.w	r3, r7, #28
 8002218:	4619      	mov	r1, r3
 800221a:	4804      	ldr	r0, [pc, #16]	@ (800222c <MX_GPIO_Init+0x1cc>)
 800221c:	f000 fd30 	bl	8002c80 <HAL_GPIO_Init>

  /* USER CODE BEGIN MX_GPIO_Init_2 */

  /* USER CODE END MX_GPIO_Init_2 */
}
 8002220:	bf00      	nop
 8002222:	3730      	adds	r7, #48	@ 0x30
 8002224:	46bd      	mov	sp, r7
 8002226:	bd80      	pop	{r7, pc}
 8002228:	40023800 	.word	0x40023800
 800222c:	40021000 	.word	0x40021000
 8002230:	40020800 	.word	0x40020800
 8002234:	40020c00 	.word	0x40020c00
 8002238:	40020400 	.word	0x40020400

0800223c <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 800223c:	b480      	push	{r7}
 800223e:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8002240:	b672      	cpsid	i
}
 8002242:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8002244:	bf00      	nop
 8002246:	e7fd      	b.n	8002244 <Error_Handler+0x8>

08002248 <transforma_g>:
//se necesita porque aparentemente comparar 2 floats no es trivial
static const float margen_igualdad = 0.01f;  // 0,01 grados

//1000 es 0, 2000 es 360
//es static, solo se puede usar desde aqui, si se necesita fuera pues se quita el static
static float transforma_g(uint16_t angulo){
 8002248:	b480      	push	{r7}
 800224a:	b085      	sub	sp, #20
 800224c:	af00      	add	r7, sp, #0
 800224e:	4603      	mov	r3, r0
 8002250:	80fb      	strh	r3, [r7, #6]
	//comprobaciones que no se si deberian estar
	//if (angulo<1000){return 0.0f;}
	//if (angulo>2000){return 360.0f;}
	float resultado=(((float)angulo*0.36f)-360.0f);
 8002252:	88fb      	ldrh	r3, [r7, #6]
 8002254:	ee07 3a90 	vmov	s15, r3
 8002258:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800225c:	ed9f 7a09 	vldr	s14, [pc, #36]	@ 8002284 <transforma_g+0x3c>
 8002260:	ee67 7a87 	vmul.f32	s15, s15, s14
 8002264:	ed9f 7a08 	vldr	s14, [pc, #32]	@ 8002288 <transforma_g+0x40>
 8002268:	ee77 7ac7 	vsub.f32	s15, s15, s14
 800226c:	edc7 7a03 	vstr	s15, [r7, #12]
	return resultado;
 8002270:	68fb      	ldr	r3, [r7, #12]
 8002272:	ee07 3a90 	vmov	s15, r3
}
 8002276:	eeb0 0a67 	vmov.f32	s0, s15
 800227a:	3714      	adds	r7, #20
 800227c:	46bd      	mov	sp, r7
 800227e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002282:	4770      	bx	lr
 8002284:	3eb851ec 	.word	0x3eb851ec
 8002288:	43b40000 	.word	0x43b40000

0800228c <transforma_a_entero>:
//Transformacion de grados a el valor entre 1000 (0) y 2000 (360) Se necesita  fuera asi que sin static
uint16_t transforma_a_entero(float angulo){
 800228c:	b480      	push	{r7}
 800228e:	b085      	sub	sp, #20
 8002290:	af00      	add	r7, sp, #0
 8002292:	ed87 0a01 	vstr	s0, [r7, #4]
	float resultado = 1000.0f + (angulo * (1000.0f / 360.0f));
 8002296:	edd7 7a01 	vldr	s15, [r7, #4]
 800229a:	ed9f 7a18 	vldr	s14, [pc, #96]	@ 80022fc <transforma_a_entero+0x70>
 800229e:	ee67 7a87 	vmul.f32	s15, s15, s14
 80022a2:	ed9f 7a17 	vldr	s14, [pc, #92]	@ 8002300 <transforma_a_entero+0x74>
 80022a6:	ee77 7a87 	vadd.f32	s15, s15, s14
 80022aa:	edc7 7a03 	vstr	s15, [r7, #12]

	if (resultado < 1000.0f) resultado = 1000.0f;
 80022ae:	edd7 7a03 	vldr	s15, [r7, #12]
 80022b2:	ed9f 7a13 	vldr	s14, [pc, #76]	@ 8002300 <transforma_a_entero+0x74>
 80022b6:	eef4 7ac7 	vcmpe.f32	s15, s14
 80022ba:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80022be:	d501      	bpl.n	80022c4 <transforma_a_entero+0x38>
 80022c0:	4b10      	ldr	r3, [pc, #64]	@ (8002304 <transforma_a_entero+0x78>)
 80022c2:	60fb      	str	r3, [r7, #12]
	if (resultado > 2000.0f) resultado = 2000.0f;
 80022c4:	edd7 7a03 	vldr	s15, [r7, #12]
 80022c8:	ed9f 7a0f 	vldr	s14, [pc, #60]	@ 8002308 <transforma_a_entero+0x7c>
 80022cc:	eef4 7ac7 	vcmpe.f32	s15, s14
 80022d0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80022d4:	dd01      	ble.n	80022da <transforma_a_entero+0x4e>
 80022d6:	4b0d      	ldr	r3, [pc, #52]	@ (800230c <transforma_a_entero+0x80>)
 80022d8:	60fb      	str	r3, [r7, #12]

	return (uint16_t)(resultado + 0.5f); //+0.5f es para evitar truncamientos raros en el cast
 80022da:	edd7 7a03 	vldr	s15, [r7, #12]
 80022de:	eeb6 7a00 	vmov.f32	s14, #96	@ 0x3f000000  0.5
 80022e2:	ee77 7a87 	vadd.f32	s15, s15, s14
 80022e6:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80022ea:	ee17 3a90 	vmov	r3, s15
 80022ee:	b29b      	uxth	r3, r3
}
 80022f0:	4618      	mov	r0, r3
 80022f2:	3714      	adds	r7, #20
 80022f4:	46bd      	mov	sp, r7
 80022f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022fa:	4770      	bx	lr
 80022fc:	4031c71c 	.word	0x4031c71c
 8002300:	447a0000 	.word	0x447a0000
 8002304:	447a0000 	.word	0x447a0000
 8002308:	44fa0000 	.word	0x44fa0000
 800230c:	44fa0000 	.word	0x44fa0000

08002310 <pool_init>:


void pool_init(void){
 8002310:	b480      	push	{r7}
 8002312:	b083      	sub	sp, #12
 8002314:	af00      	add	r7, sp, #0
	for (uint8_t i = 0u; i < MAXIMO_OBJETIVOS; i++){
 8002316:	2300      	movs	r3, #0
 8002318:	71fb      	strb	r3, [r7, #7]
 800231a:	e015      	b.n	8002348 <pool_init+0x38>
		huecos_ocupados[i] = 0u;
 800231c:	79fb      	ldrb	r3, [r7, #7]
 800231e:	4a10      	ldr	r2, [pc, #64]	@ (8002360 <pool_init+0x50>)
 8002320:	2100      	movs	r1, #0
 8002322:	54d1      	strb	r1, [r2, r3]
		datos[i].distancia = 0.0f;
 8002324:	79fb      	ldrb	r3, [r7, #7]
 8002326:	4a0f      	ldr	r2, [pc, #60]	@ (8002364 <pool_init+0x54>)
 8002328:	00db      	lsls	r3, r3, #3
 800232a:	4413      	add	r3, r2
 800232c:	f04f 0200 	mov.w	r2, #0
 8002330:	601a      	str	r2, [r3, #0]
		datos[i].angulo = 0.0f;
 8002332:	79fb      	ldrb	r3, [r7, #7]
 8002334:	4a0b      	ldr	r2, [pc, #44]	@ (8002364 <pool_init+0x54>)
 8002336:	00db      	lsls	r3, r3, #3
 8002338:	4413      	add	r3, r2
 800233a:	3304      	adds	r3, #4
 800233c:	f04f 0200 	mov.w	r2, #0
 8002340:	601a      	str	r2, [r3, #0]
	for (uint8_t i = 0u; i < MAXIMO_OBJETIVOS; i++){
 8002342:	79fb      	ldrb	r3, [r7, #7]
 8002344:	3301      	adds	r3, #1
 8002346:	71fb      	strb	r3, [r7, #7]
 8002348:	79fb      	ldrb	r3, [r7, #7]
 800234a:	2b13      	cmp	r3, #19
 800234c:	d9e6      	bls.n	800231c <pool_init+0xc>
	}
	numero_huecos = MAXIMO_OBJETIVOS;
 800234e:	4b06      	ldr	r3, [pc, #24]	@ (8002368 <pool_init+0x58>)
 8002350:	2214      	movs	r2, #20
 8002352:	701a      	strb	r2, [r3, #0]
}
 8002354:	bf00      	nop
 8002356:	370c      	adds	r7, #12
 8002358:	46bd      	mov	sp, r7
 800235a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800235e:	4770      	bx	lr
 8002360:	200002f0 	.word	0x200002f0
 8002364:	20000250 	.word	0x20000250
 8002368:	20000304 	.word	0x20000304

0800236c <get_Objetivo>:

/////////////////////////////////
// Para buscar un objetivo y fijarlo con el laser he creado esta funcin.
// La variable j es static para no perder la cuenta cuando se devuelva un objetivo de todos los posibles para en otra iteracion poder apuntar al siguiente de la lista.
Posicion* get_Objetivo(){
 800236c:	b480      	push	{r7}
 800236e:	b083      	sub	sp, #12
 8002370:	af00      	add	r7, sp, #0
	static uint8_t j = 0u;

	    if (numero_huecos == MAXIMO_OBJETIVOS) {
 8002372:	4b1f      	ldr	r3, [pc, #124]	@ (80023f0 <get_Objetivo+0x84>)
 8002374:	781b      	ldrb	r3, [r3, #0]
 8002376:	2b14      	cmp	r3, #20
 8002378:	d101      	bne.n	800237e <get_Objetivo+0x12>
	        return NULL; // no hay objetivos
 800237a:	2300      	movs	r3, #0
 800237c:	e032      	b.n	80023e4 <get_Objetivo+0x78>
	    }

	    for (uint8_t k = 0u; k < MAXIMO_OBJETIVOS; k++) {
 800237e:	2300      	movs	r3, #0
 8002380:	71fb      	strb	r3, [r7, #7]
 8002382:	e02b      	b.n	80023dc <get_Objetivo+0x70>
	        uint8_t idx = (uint8_t)((j + k) % MAXIMO_OBJETIVOS);
 8002384:	4b1b      	ldr	r3, [pc, #108]	@ (80023f4 <get_Objetivo+0x88>)
 8002386:	781b      	ldrb	r3, [r3, #0]
 8002388:	461a      	mov	r2, r3
 800238a:	79fb      	ldrb	r3, [r7, #7]
 800238c:	4413      	add	r3, r2
 800238e:	4619      	mov	r1, r3
 8002390:	4b19      	ldr	r3, [pc, #100]	@ (80023f8 <get_Objetivo+0x8c>)
 8002392:	fba3 2301 	umull	r2, r3, r3, r1
 8002396:	091a      	lsrs	r2, r3, #4
 8002398:	4613      	mov	r3, r2
 800239a:	009b      	lsls	r3, r3, #2
 800239c:	4413      	add	r3, r2
 800239e:	009b      	lsls	r3, r3, #2
 80023a0:	1aca      	subs	r2, r1, r3
 80023a2:	4613      	mov	r3, r2
 80023a4:	71bb      	strb	r3, [r7, #6]
	        if (huecos_ocupados[idx] == 1u) {
 80023a6:	79bb      	ldrb	r3, [r7, #6]
 80023a8:	4a14      	ldr	r2, [pc, #80]	@ (80023fc <get_Objetivo+0x90>)
 80023aa:	5cd3      	ldrb	r3, [r2, r3]
 80023ac:	2b01      	cmp	r3, #1
 80023ae:	d112      	bne.n	80023d6 <get_Objetivo+0x6a>
	            j = (uint8_t)((idx + 1u) % MAXIMO_OBJETIVOS);	 // siguiente para la prxima vez
 80023b0:	79bb      	ldrb	r3, [r7, #6]
 80023b2:	1c59      	adds	r1, r3, #1
 80023b4:	4b10      	ldr	r3, [pc, #64]	@ (80023f8 <get_Objetivo+0x8c>)
 80023b6:	fba3 2301 	umull	r2, r3, r3, r1
 80023ba:	091a      	lsrs	r2, r3, #4
 80023bc:	4613      	mov	r3, r2
 80023be:	009b      	lsls	r3, r3, #2
 80023c0:	4413      	add	r3, r2
 80023c2:	009b      	lsls	r3, r3, #2
 80023c4:	1aca      	subs	r2, r1, r3
 80023c6:	b2d2      	uxtb	r2, r2
 80023c8:	4b0a      	ldr	r3, [pc, #40]	@ (80023f4 <get_Objetivo+0x88>)
 80023ca:	701a      	strb	r2, [r3, #0]
	            return &datos[idx];
 80023cc:	79bb      	ldrb	r3, [r7, #6]
 80023ce:	00db      	lsls	r3, r3, #3
 80023d0:	4a0b      	ldr	r2, [pc, #44]	@ (8002400 <get_Objetivo+0x94>)
 80023d2:	4413      	add	r3, r2
 80023d4:	e006      	b.n	80023e4 <get_Objetivo+0x78>
	    for (uint8_t k = 0u; k < MAXIMO_OBJETIVOS; k++) {
 80023d6:	79fb      	ldrb	r3, [r7, #7]
 80023d8:	3301      	adds	r3, #1
 80023da:	71fb      	strb	r3, [r7, #7]
 80023dc:	79fb      	ldrb	r3, [r7, #7]
 80023de:	2b13      	cmp	r3, #19
 80023e0:	d9d0      	bls.n	8002384 <get_Objetivo+0x18>
	        }
	    }

	    return NULL;
 80023e2:	2300      	movs	r3, #0
}
 80023e4:	4618      	mov	r0, r3
 80023e6:	370c      	adds	r7, #12
 80023e8:	46bd      	mov	sp, r7
 80023ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023ee:	4770      	bx	lr
 80023f0:	20000304 	.word	0x20000304
 80023f4:	20000305 	.word	0x20000305
 80023f8:	cccccccd 	.word	0xcccccccd
 80023fc:	200002f0 	.word	0x200002f0
 8002400:	20000250 	.word	0x20000250

08002404 <objetivo_guarda_g>:
//reserva hueco
bool objetivo_guarda_g(float distancia, float angulo){
 8002404:	b480      	push	{r7}
 8002406:	b085      	sub	sp, #20
 8002408:	af00      	add	r7, sp, #0
 800240a:	ed87 0a01 	vstr	s0, [r7, #4]
 800240e:	edc7 0a00 	vstr	s1, [r7]
	//si no hay hueco retorna falso
	if (numero_huecos == 0u){ return false; }
 8002412:	4b1a      	ldr	r3, [pc, #104]	@ (800247c <objetivo_guarda_g+0x78>)
 8002414:	781b      	ldrb	r3, [r3, #0]
 8002416:	2b00      	cmp	r3, #0
 8002418:	d101      	bne.n	800241e <objetivo_guarda_g+0x1a>
 800241a:	2300      	movs	r3, #0
 800241c:	e027      	b.n	800246e <objetivo_guarda_g+0x6a>

	for (uint8_t i = 0u; i < MAXIMO_OBJETIVOS; i++){
 800241e:	2300      	movs	r3, #0
 8002420:	73fb      	strb	r3, [r7, #15]
 8002422:	e020      	b.n	8002466 <objetivo_guarda_g+0x62>
		if (huecos_ocupados[i] == 0u){
 8002424:	7bfb      	ldrb	r3, [r7, #15]
 8002426:	4a16      	ldr	r2, [pc, #88]	@ (8002480 <objetivo_guarda_g+0x7c>)
 8002428:	5cd3      	ldrb	r3, [r2, r3]
 800242a:	2b00      	cmp	r3, #0
 800242c:	d118      	bne.n	8002460 <objetivo_guarda_g+0x5c>
	    	huecos_ocupados[i] = 1u;
 800242e:	7bfb      	ldrb	r3, [r7, #15]
 8002430:	4a13      	ldr	r2, [pc, #76]	@ (8002480 <objetivo_guarda_g+0x7c>)
 8002432:	2101      	movs	r1, #1
 8002434:	54d1      	strb	r1, [r2, r3]
	        datos[i].distancia = distancia;
 8002436:	7bfb      	ldrb	r3, [r7, #15]
 8002438:	4a12      	ldr	r2, [pc, #72]	@ (8002484 <objetivo_guarda_g+0x80>)
 800243a:	00db      	lsls	r3, r3, #3
 800243c:	4413      	add	r3, r2
 800243e:	687a      	ldr	r2, [r7, #4]
 8002440:	601a      	str	r2, [r3, #0]
	        datos[i].angulo = angulo;
 8002442:	7bfb      	ldrb	r3, [r7, #15]
 8002444:	4a0f      	ldr	r2, [pc, #60]	@ (8002484 <objetivo_guarda_g+0x80>)
 8002446:	00db      	lsls	r3, r3, #3
 8002448:	4413      	add	r3, r2
 800244a:	3304      	adds	r3, #4
 800244c:	683a      	ldr	r2, [r7, #0]
 800244e:	601a      	str	r2, [r3, #0]
	        numero_huecos--;
 8002450:	4b0a      	ldr	r3, [pc, #40]	@ (800247c <objetivo_guarda_g+0x78>)
 8002452:	781b      	ldrb	r3, [r3, #0]
 8002454:	3b01      	subs	r3, #1
 8002456:	b2da      	uxtb	r2, r3
 8002458:	4b08      	ldr	r3, [pc, #32]	@ (800247c <objetivo_guarda_g+0x78>)
 800245a:	701a      	strb	r2, [r3, #0]
	        return true;
 800245c:	2301      	movs	r3, #1
 800245e:	e006      	b.n	800246e <objetivo_guarda_g+0x6a>
	for (uint8_t i = 0u; i < MAXIMO_OBJETIVOS; i++){
 8002460:	7bfb      	ldrb	r3, [r7, #15]
 8002462:	3301      	adds	r3, #1
 8002464:	73fb      	strb	r3, [r7, #15]
 8002466:	7bfb      	ldrb	r3, [r7, #15]
 8002468:	2b13      	cmp	r3, #19
 800246a:	d9db      	bls.n	8002424 <objetivo_guarda_g+0x20>
	    }
	}
	return false;
 800246c:	2300      	movs	r3, #0
}
 800246e:	4618      	mov	r0, r3
 8002470:	3714      	adds	r7, #20
 8002472:	46bd      	mov	sp, r7
 8002474:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002478:	4770      	bx	lr
 800247a:	bf00      	nop
 800247c:	20000304 	.word	0x20000304
 8002480:	200002f0 	.word	0x200002f0
 8002484:	20000250 	.word	0x20000250

08002488 <objetivo_guarda>:

//reserva hueco y hace transformacion a angulo
bool objetivo_guarda(float distancia, uint16_t angulo){
 8002488:	b580      	push	{r7, lr}
 800248a:	b082      	sub	sp, #8
 800248c:	af00      	add	r7, sp, #0
 800248e:	ed87 0a01 	vstr	s0, [r7, #4]
 8002492:	4603      	mov	r3, r0
 8002494:	807b      	strh	r3, [r7, #2]
	return objetivo_guarda_g(distancia, transforma_g(angulo));
 8002496:	887b      	ldrh	r3, [r7, #2]
 8002498:	4618      	mov	r0, r3
 800249a:	f7ff fed5 	bl	8002248 <transforma_g>
 800249e:	eef0 7a40 	vmov.f32	s15, s0
 80024a2:	eef0 0a67 	vmov.f32	s1, s15
 80024a6:	ed97 0a01 	vldr	s0, [r7, #4]
 80024aa:	f7ff ffab 	bl	8002404 <objetivo_guarda_g>
 80024ae:	4603      	mov	r3, r0
}
 80024b0:	4618      	mov	r0, r3
 80024b2:	3708      	adds	r7, #8
 80024b4:	46bd      	mov	sp, r7
 80024b6:	bd80      	pop	{r7, pc}

080024b8 <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                    /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80024b8:	b580      	push	{r7, lr}
 80024ba:	b082      	sub	sp, #8
 80024bc:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80024be:	2300      	movs	r3, #0
 80024c0:	607b      	str	r3, [r7, #4]
 80024c2:	4b10      	ldr	r3, [pc, #64]	@ (8002504 <HAL_MspInit+0x4c>)
 80024c4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80024c6:	4a0f      	ldr	r2, [pc, #60]	@ (8002504 <HAL_MspInit+0x4c>)
 80024c8:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80024cc:	6453      	str	r3, [r2, #68]	@ 0x44
 80024ce:	4b0d      	ldr	r3, [pc, #52]	@ (8002504 <HAL_MspInit+0x4c>)
 80024d0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80024d2:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80024d6:	607b      	str	r3, [r7, #4]
 80024d8:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 80024da:	2300      	movs	r3, #0
 80024dc:	603b      	str	r3, [r7, #0]
 80024de:	4b09      	ldr	r3, [pc, #36]	@ (8002504 <HAL_MspInit+0x4c>)
 80024e0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80024e2:	4a08      	ldr	r2, [pc, #32]	@ (8002504 <HAL_MspInit+0x4c>)
 80024e4:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80024e8:	6413      	str	r3, [r2, #64]	@ 0x40
 80024ea:	4b06      	ldr	r3, [pc, #24]	@ (8002504 <HAL_MspInit+0x4c>)
 80024ec:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80024ee:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80024f2:	603b      	str	r3, [r7, #0]
 80024f4:	683b      	ldr	r3, [r7, #0]

  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_0);
 80024f6:	2007      	movs	r0, #7
 80024f8:	f000 fb80 	bl	8002bfc <HAL_NVIC_SetPriorityGrouping>
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80024fc:	bf00      	nop
 80024fe:	3708      	adds	r7, #8
 8002500:	46bd      	mov	sp, r7
 8002502:	bd80      	pop	{r7, pc}
 8002504:	40023800 	.word	0x40023800

08002508 <HAL_I2C_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hi2c: I2C handle pointer
  * @retval None
  */
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8002508:	b580      	push	{r7, lr}
 800250a:	b08a      	sub	sp, #40	@ 0x28
 800250c:	af00      	add	r7, sp, #0
 800250e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002510:	f107 0314 	add.w	r3, r7, #20
 8002514:	2200      	movs	r2, #0
 8002516:	601a      	str	r2, [r3, #0]
 8002518:	605a      	str	r2, [r3, #4]
 800251a:	609a      	str	r2, [r3, #8]
 800251c:	60da      	str	r2, [r3, #12]
 800251e:	611a      	str	r2, [r3, #16]
  if(hi2c->Instance==I2C1)
 8002520:	687b      	ldr	r3, [r7, #4]
 8002522:	681b      	ldr	r3, [r3, #0]
 8002524:	4a19      	ldr	r2, [pc, #100]	@ (800258c <HAL_I2C_MspInit+0x84>)
 8002526:	4293      	cmp	r3, r2
 8002528:	d12b      	bne.n	8002582 <HAL_I2C_MspInit+0x7a>
  {
    /* USER CODE BEGIN I2C1_MspInit 0 */

    /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 800252a:	2300      	movs	r3, #0
 800252c:	613b      	str	r3, [r7, #16]
 800252e:	4b18      	ldr	r3, [pc, #96]	@ (8002590 <HAL_I2C_MspInit+0x88>)
 8002530:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002532:	4a17      	ldr	r2, [pc, #92]	@ (8002590 <HAL_I2C_MspInit+0x88>)
 8002534:	f043 0302 	orr.w	r3, r3, #2
 8002538:	6313      	str	r3, [r2, #48]	@ 0x30
 800253a:	4b15      	ldr	r3, [pc, #84]	@ (8002590 <HAL_I2C_MspInit+0x88>)
 800253c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800253e:	f003 0302 	and.w	r3, r3, #2
 8002542:	613b      	str	r3, [r7, #16]
 8002544:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration
    PB6     ------> I2C1_SCL
    PB7     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8002546:	23c0      	movs	r3, #192	@ 0xc0
 8002548:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 800254a:	2312      	movs	r3, #18
 800254c:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800254e:	2300      	movs	r3, #0
 8002550:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002552:	2303      	movs	r3, #3
 8002554:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8002556:	2304      	movs	r3, #4
 8002558:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800255a:	f107 0314 	add.w	r3, r7, #20
 800255e:	4619      	mov	r1, r3
 8002560:	480c      	ldr	r0, [pc, #48]	@ (8002594 <HAL_I2C_MspInit+0x8c>)
 8002562:	f000 fb8d 	bl	8002c80 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8002566:	2300      	movs	r3, #0
 8002568:	60fb      	str	r3, [r7, #12]
 800256a:	4b09      	ldr	r3, [pc, #36]	@ (8002590 <HAL_I2C_MspInit+0x88>)
 800256c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800256e:	4a08      	ldr	r2, [pc, #32]	@ (8002590 <HAL_I2C_MspInit+0x88>)
 8002570:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8002574:	6413      	str	r3, [r2, #64]	@ 0x40
 8002576:	4b06      	ldr	r3, [pc, #24]	@ (8002590 <HAL_I2C_MspInit+0x88>)
 8002578:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800257a:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 800257e:	60fb      	str	r3, [r7, #12]
 8002580:	68fb      	ldr	r3, [r7, #12]

    /* USER CODE END I2C1_MspInit 1 */

  }

}
 8002582:	bf00      	nop
 8002584:	3728      	adds	r7, #40	@ 0x28
 8002586:	46bd      	mov	sp, r7
 8002588:	bd80      	pop	{r7, pc}
 800258a:	bf00      	nop
 800258c:	40005400 	.word	0x40005400
 8002590:	40023800 	.word	0x40023800
 8002594:	40020400 	.word	0x40020400

08002598 <HAL_I2S_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hi2s: I2S handle pointer
  * @retval None
  */
void HAL_I2S_MspInit(I2S_HandleTypeDef* hi2s)
{
 8002598:	b580      	push	{r7, lr}
 800259a:	b08e      	sub	sp, #56	@ 0x38
 800259c:	af00      	add	r7, sp, #0
 800259e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80025a0:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80025a4:	2200      	movs	r2, #0
 80025a6:	601a      	str	r2, [r3, #0]
 80025a8:	605a      	str	r2, [r3, #4]
 80025aa:	609a      	str	r2, [r3, #8]
 80025ac:	60da      	str	r2, [r3, #12]
 80025ae:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 80025b0:	f107 0314 	add.w	r3, r7, #20
 80025b4:	2200      	movs	r2, #0
 80025b6:	601a      	str	r2, [r3, #0]
 80025b8:	605a      	str	r2, [r3, #4]
 80025ba:	609a      	str	r2, [r3, #8]
 80025bc:	60da      	str	r2, [r3, #12]
  if(hi2s->Instance==SPI3)
 80025be:	687b      	ldr	r3, [r7, #4]
 80025c0:	681b      	ldr	r3, [r3, #0]
 80025c2:	4a31      	ldr	r2, [pc, #196]	@ (8002688 <HAL_I2S_MspInit+0xf0>)
 80025c4:	4293      	cmp	r3, r2
 80025c6:	d15a      	bne.n	800267e <HAL_I2S_MspInit+0xe6>

    /* USER CODE END SPI3_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_I2S;
 80025c8:	2301      	movs	r3, #1
 80025ca:	617b      	str	r3, [r7, #20]
    PeriphClkInitStruct.PLLI2S.PLLI2SN = 192;
 80025cc:	23c0      	movs	r3, #192	@ 0xc0
 80025ce:	61bb      	str	r3, [r7, #24]
    PeriphClkInitStruct.PLLI2S.PLLI2SR = 2;
 80025d0:	2302      	movs	r3, #2
 80025d2:	61fb      	str	r3, [r7, #28]
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 80025d4:	f107 0314 	add.w	r3, r7, #20
 80025d8:	4618      	mov	r0, r3
 80025da:	f005 f88d 	bl	80076f8 <HAL_RCCEx_PeriphCLKConfig>
 80025de:	4603      	mov	r3, r0
 80025e0:	2b00      	cmp	r3, #0
 80025e2:	d001      	beq.n	80025e8 <HAL_I2S_MspInit+0x50>
    {
      Error_Handler();
 80025e4:	f7ff fe2a 	bl	800223c <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_SPI3_CLK_ENABLE();
 80025e8:	2300      	movs	r3, #0
 80025ea:	613b      	str	r3, [r7, #16]
 80025ec:	4b27      	ldr	r3, [pc, #156]	@ (800268c <HAL_I2S_MspInit+0xf4>)
 80025ee:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80025f0:	4a26      	ldr	r2, [pc, #152]	@ (800268c <HAL_I2S_MspInit+0xf4>)
 80025f2:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80025f6:	6413      	str	r3, [r2, #64]	@ 0x40
 80025f8:	4b24      	ldr	r3, [pc, #144]	@ (800268c <HAL_I2S_MspInit+0xf4>)
 80025fa:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80025fc:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8002600:	613b      	str	r3, [r7, #16]
 8002602:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002604:	2300      	movs	r3, #0
 8002606:	60fb      	str	r3, [r7, #12]
 8002608:	4b20      	ldr	r3, [pc, #128]	@ (800268c <HAL_I2S_MspInit+0xf4>)
 800260a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800260c:	4a1f      	ldr	r2, [pc, #124]	@ (800268c <HAL_I2S_MspInit+0xf4>)
 800260e:	f043 0301 	orr.w	r3, r3, #1
 8002612:	6313      	str	r3, [r2, #48]	@ 0x30
 8002614:	4b1d      	ldr	r3, [pc, #116]	@ (800268c <HAL_I2S_MspInit+0xf4>)
 8002616:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002618:	f003 0301 	and.w	r3, r3, #1
 800261c:	60fb      	str	r3, [r7, #12]
 800261e:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8002620:	2300      	movs	r3, #0
 8002622:	60bb      	str	r3, [r7, #8]
 8002624:	4b19      	ldr	r3, [pc, #100]	@ (800268c <HAL_I2S_MspInit+0xf4>)
 8002626:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002628:	4a18      	ldr	r2, [pc, #96]	@ (800268c <HAL_I2S_MspInit+0xf4>)
 800262a:	f043 0304 	orr.w	r3, r3, #4
 800262e:	6313      	str	r3, [r2, #48]	@ 0x30
 8002630:	4b16      	ldr	r3, [pc, #88]	@ (800268c <HAL_I2S_MspInit+0xf4>)
 8002632:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002634:	f003 0304 	and.w	r3, r3, #4
 8002638:	60bb      	str	r3, [r7, #8]
 800263a:	68bb      	ldr	r3, [r7, #8]
    PA4     ------> I2S3_WS
    PC7     ------> I2S3_MCK
    PC10     ------> I2S3_CK
    PC12     ------> I2S3_SD
    */
    GPIO_InitStruct.Pin = I2S3_WS_Pin;
 800263c:	2310      	movs	r3, #16
 800263e:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002640:	2302      	movs	r3, #2
 8002642:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002644:	2300      	movs	r3, #0
 8002646:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002648:	2300      	movs	r3, #0
 800264a:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 800264c:	2306      	movs	r3, #6
 800264e:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(I2S3_WS_GPIO_Port, &GPIO_InitStruct);
 8002650:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8002654:	4619      	mov	r1, r3
 8002656:	480e      	ldr	r0, [pc, #56]	@ (8002690 <HAL_I2S_MspInit+0xf8>)
 8002658:	f000 fb12 	bl	8002c80 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = I2S3_MCK_Pin|I2S3_SCK_Pin|I2S3_SD_Pin;
 800265c:	f44f 53a4 	mov.w	r3, #5248	@ 0x1480
 8002660:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002662:	2302      	movs	r3, #2
 8002664:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002666:	2300      	movs	r3, #0
 8002668:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800266a:	2300      	movs	r3, #0
 800266c:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 800266e:	2306      	movs	r3, #6
 8002670:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8002672:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8002676:	4619      	mov	r1, r3
 8002678:	4806      	ldr	r0, [pc, #24]	@ (8002694 <HAL_I2S_MspInit+0xfc>)
 800267a:	f000 fb01 	bl	8002c80 <HAL_GPIO_Init>

    /* USER CODE END SPI3_MspInit 1 */

  }

}
 800267e:	bf00      	nop
 8002680:	3738      	adds	r7, #56	@ 0x38
 8002682:	46bd      	mov	sp, r7
 8002684:	bd80      	pop	{r7, pc}
 8002686:	bf00      	nop
 8002688:	40003c00 	.word	0x40003c00
 800268c:	40023800 	.word	0x40023800
 8002690:	40020000 	.word	0x40020000
 8002694:	40020800 	.word	0x40020800

08002698 <HAL_SPI_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hspi: SPI handle pointer
  * @retval None
  */
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 8002698:	b580      	push	{r7, lr}
 800269a:	b08a      	sub	sp, #40	@ 0x28
 800269c:	af00      	add	r7, sp, #0
 800269e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80026a0:	f107 0314 	add.w	r3, r7, #20
 80026a4:	2200      	movs	r2, #0
 80026a6:	601a      	str	r2, [r3, #0]
 80026a8:	605a      	str	r2, [r3, #4]
 80026aa:	609a      	str	r2, [r3, #8]
 80026ac:	60da      	str	r2, [r3, #12]
 80026ae:	611a      	str	r2, [r3, #16]
  if(hspi->Instance==SPI1)
 80026b0:	687b      	ldr	r3, [r7, #4]
 80026b2:	681b      	ldr	r3, [r3, #0]
 80026b4:	4a19      	ldr	r2, [pc, #100]	@ (800271c <HAL_SPI_MspInit+0x84>)
 80026b6:	4293      	cmp	r3, r2
 80026b8:	d12b      	bne.n	8002712 <HAL_SPI_MspInit+0x7a>
  {
    /* USER CODE BEGIN SPI1_MspInit 0 */

    /* USER CODE END SPI1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 80026ba:	2300      	movs	r3, #0
 80026bc:	613b      	str	r3, [r7, #16]
 80026be:	4b18      	ldr	r3, [pc, #96]	@ (8002720 <HAL_SPI_MspInit+0x88>)
 80026c0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80026c2:	4a17      	ldr	r2, [pc, #92]	@ (8002720 <HAL_SPI_MspInit+0x88>)
 80026c4:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 80026c8:	6453      	str	r3, [r2, #68]	@ 0x44
 80026ca:	4b15      	ldr	r3, [pc, #84]	@ (8002720 <HAL_SPI_MspInit+0x88>)
 80026cc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80026ce:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 80026d2:	613b      	str	r3, [r7, #16]
 80026d4:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80026d6:	2300      	movs	r3, #0
 80026d8:	60fb      	str	r3, [r7, #12]
 80026da:	4b11      	ldr	r3, [pc, #68]	@ (8002720 <HAL_SPI_MspInit+0x88>)
 80026dc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80026de:	4a10      	ldr	r2, [pc, #64]	@ (8002720 <HAL_SPI_MspInit+0x88>)
 80026e0:	f043 0301 	orr.w	r3, r3, #1
 80026e4:	6313      	str	r3, [r2, #48]	@ 0x30
 80026e6:	4b0e      	ldr	r3, [pc, #56]	@ (8002720 <HAL_SPI_MspInit+0x88>)
 80026e8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80026ea:	f003 0301 	and.w	r3, r3, #1
 80026ee:	60fb      	str	r3, [r7, #12]
 80026f0:	68fb      	ldr	r3, [r7, #12]
    /**SPI1 GPIO Configuration
    PA5     ------> SPI1_SCK
    PA6     ------> SPI1_MISO
    PA7     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = SPI1_SCK_Pin|SPI1_MISO_Pin|SPI1_MOSI_Pin;
 80026f2:	23e0      	movs	r3, #224	@ 0xe0
 80026f4:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80026f6:	2302      	movs	r3, #2
 80026f8:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80026fa:	2300      	movs	r3, #0
 80026fc:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80026fe:	2300      	movs	r3, #0
 8002700:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 8002702:	2305      	movs	r3, #5
 8002704:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002706:	f107 0314 	add.w	r3, r7, #20
 800270a:	4619      	mov	r1, r3
 800270c:	4805      	ldr	r0, [pc, #20]	@ (8002724 <HAL_SPI_MspInit+0x8c>)
 800270e:	f000 fab7 	bl	8002c80 <HAL_GPIO_Init>

    /* USER CODE END SPI1_MspInit 1 */

  }

}
 8002712:	bf00      	nop
 8002714:	3728      	adds	r7, #40	@ 0x28
 8002716:	46bd      	mov	sp, r7
 8002718:	bd80      	pop	{r7, pc}
 800271a:	bf00      	nop
 800271c:	40013000 	.word	0x40013000
 8002720:	40023800 	.word	0x40023800
 8002724:	40020000 	.word	0x40020000

08002728 <HAL_TIM_Base_MspInit>:
  * This function configures the hardware resources used in this example
  * @param htim_base: TIM_Base handle pointer
  * @retval None
  */
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8002728:	b480      	push	{r7}
 800272a:	b085      	sub	sp, #20
 800272c:	af00      	add	r7, sp, #0
 800272e:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM2)
 8002730:	687b      	ldr	r3, [r7, #4]
 8002732:	681b      	ldr	r3, [r3, #0]
 8002734:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8002738:	d10d      	bne.n	8002756 <HAL_TIM_Base_MspInit+0x2e>
  {
    /* USER CODE BEGIN TIM2_MspInit 0 */

    /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 800273a:	2300      	movs	r3, #0
 800273c:	60fb      	str	r3, [r7, #12]
 800273e:	4b09      	ldr	r3, [pc, #36]	@ (8002764 <HAL_TIM_Base_MspInit+0x3c>)
 8002740:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002742:	4a08      	ldr	r2, [pc, #32]	@ (8002764 <HAL_TIM_Base_MspInit+0x3c>)
 8002744:	f043 0301 	orr.w	r3, r3, #1
 8002748:	6413      	str	r3, [r2, #64]	@ 0x40
 800274a:	4b06      	ldr	r3, [pc, #24]	@ (8002764 <HAL_TIM_Base_MspInit+0x3c>)
 800274c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800274e:	f003 0301 	and.w	r3, r3, #1
 8002752:	60fb      	str	r3, [r7, #12]
 8002754:	68fb      	ldr	r3, [r7, #12]

    /* USER CODE END TIM2_MspInit 1 */

  }

}
 8002756:	bf00      	nop
 8002758:	3714      	adds	r7, #20
 800275a:	46bd      	mov	sp, r7
 800275c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002760:	4770      	bx	lr
 8002762:	bf00      	nop
 8002764:	40023800 	.word	0x40023800

08002768 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 8002768:	b580      	push	{r7, lr}
 800276a:	b088      	sub	sp, #32
 800276c:	af00      	add	r7, sp, #0
 800276e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002770:	f107 030c 	add.w	r3, r7, #12
 8002774:	2200      	movs	r2, #0
 8002776:	601a      	str	r2, [r3, #0]
 8002778:	605a      	str	r2, [r3, #4]
 800277a:	609a      	str	r2, [r3, #8]
 800277c:	60da      	str	r2, [r3, #12]
 800277e:	611a      	str	r2, [r3, #16]
  if(htim->Instance==TIM2)
 8002780:	687b      	ldr	r3, [r7, #4]
 8002782:	681b      	ldr	r3, [r3, #0]
 8002784:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8002788:	d11d      	bne.n	80027c6 <HAL_TIM_MspPostInit+0x5e>
  {
    /* USER CODE BEGIN TIM2_MspPostInit 0 */

    /* USER CODE END TIM2_MspPostInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800278a:	2300      	movs	r3, #0
 800278c:	60bb      	str	r3, [r7, #8]
 800278e:	4b10      	ldr	r3, [pc, #64]	@ (80027d0 <HAL_TIM_MspPostInit+0x68>)
 8002790:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002792:	4a0f      	ldr	r2, [pc, #60]	@ (80027d0 <HAL_TIM_MspPostInit+0x68>)
 8002794:	f043 0301 	orr.w	r3, r3, #1
 8002798:	6313      	str	r3, [r2, #48]	@ 0x30
 800279a:	4b0d      	ldr	r3, [pc, #52]	@ (80027d0 <HAL_TIM_MspPostInit+0x68>)
 800279c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800279e:	f003 0301 	and.w	r3, r3, #1
 80027a2:	60bb      	str	r3, [r7, #8]
 80027a4:	68bb      	ldr	r3, [r7, #8]
    /**TIM2 GPIO Configuration
    PA0-WKUP     ------> TIM2_CH1
    PA1     ------> TIM2_CH2
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 80027a6:	2303      	movs	r3, #3
 80027a8:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80027aa:	2302      	movs	r3, #2
 80027ac:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80027ae:	2300      	movs	r3, #0
 80027b0:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80027b2:	2300      	movs	r3, #0
 80027b4:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 80027b6:	2301      	movs	r3, #1
 80027b8:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80027ba:	f107 030c 	add.w	r3, r7, #12
 80027be:	4619      	mov	r1, r3
 80027c0:	4804      	ldr	r0, [pc, #16]	@ (80027d4 <HAL_TIM_MspPostInit+0x6c>)
 80027c2:	f000 fa5d 	bl	8002c80 <HAL_GPIO_Init>
    /* USER CODE BEGIN TIM2_MspPostInit 1 */

    /* USER CODE END TIM2_MspPostInit 1 */
  }

}
 80027c6:	bf00      	nop
 80027c8:	3720      	adds	r7, #32
 80027ca:	46bd      	mov	sp, r7
 80027cc:	bd80      	pop	{r7, pc}
 80027ce:	bf00      	nop
 80027d0:	40023800 	.word	0x40023800
 80027d4:	40020000 	.word	0x40020000

080027d8 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80027d8:	b480      	push	{r7}
 80027da:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 80027dc:	bf00      	nop
 80027de:	e7fd      	b.n	80027dc <NMI_Handler+0x4>

080027e0 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80027e0:	b480      	push	{r7}
 80027e2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80027e4:	bf00      	nop
 80027e6:	e7fd      	b.n	80027e4 <HardFault_Handler+0x4>

080027e8 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80027e8:	b480      	push	{r7}
 80027ea:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80027ec:	bf00      	nop
 80027ee:	e7fd      	b.n	80027ec <MemManage_Handler+0x4>

080027f0 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80027f0:	b480      	push	{r7}
 80027f2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80027f4:	bf00      	nop
 80027f6:	e7fd      	b.n	80027f4 <BusFault_Handler+0x4>

080027f8 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80027f8:	b480      	push	{r7}
 80027fa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80027fc:	bf00      	nop
 80027fe:	e7fd      	b.n	80027fc <UsageFault_Handler+0x4>

08002800 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8002800:	b480      	push	{r7}
 8002802:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8002804:	bf00      	nop
 8002806:	46bd      	mov	sp, r7
 8002808:	f85d 7b04 	ldr.w	r7, [sp], #4
 800280c:	4770      	bx	lr

0800280e <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 800280e:	b480      	push	{r7}
 8002810:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8002812:	bf00      	nop
 8002814:	46bd      	mov	sp, r7
 8002816:	f85d 7b04 	ldr.w	r7, [sp], #4
 800281a:	4770      	bx	lr

0800281c <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 800281c:	b480      	push	{r7}
 800281e:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8002820:	bf00      	nop
 8002822:	46bd      	mov	sp, r7
 8002824:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002828:	4770      	bx	lr

0800282a <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 800282a:	b580      	push	{r7, lr}
 800282c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 800282e:	f000 f8d1 	bl	80029d4 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8002832:	bf00      	nop
 8002834:	bd80      	pop	{r7, pc}
	...

08002838 <OTG_FS_IRQHandler>:

/**
  * @brief This function handles USB On The Go FS global interrupt.
  */
void OTG_FS_IRQHandler(void)
{
 8002838:	b580      	push	{r7, lr}
 800283a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN OTG_FS_IRQn 0 */

  /* USER CODE END OTG_FS_IRQn 0 */
  HAL_HCD_IRQHandler(&hhcd_USB_OTG_FS);
 800283c:	4802      	ldr	r0, [pc, #8]	@ (8002848 <OTG_FS_IRQHandler+0x10>)
 800283e:	f000 fe91 	bl	8003564 <HAL_HCD_IRQHandler>
  /* USER CODE BEGIN OTG_FS_IRQn 1 */

  /* USER CODE END OTG_FS_IRQn 1 */
}
 8002842:	bf00      	nop
 8002844:	bd80      	pop	{r7, pc}
 8002846:	bf00      	nop
 8002848:	200006ec 	.word	0x200006ec

0800284c <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 800284c:	b580      	push	{r7, lr}
 800284e:	b086      	sub	sp, #24
 8002850:	af00      	add	r7, sp, #0
 8002852:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8002854:	4a14      	ldr	r2, [pc, #80]	@ (80028a8 <_sbrk+0x5c>)
 8002856:	4b15      	ldr	r3, [pc, #84]	@ (80028ac <_sbrk+0x60>)
 8002858:	1ad3      	subs	r3, r2, r3
 800285a:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 800285c:	697b      	ldr	r3, [r7, #20]
 800285e:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8002860:	4b13      	ldr	r3, [pc, #76]	@ (80028b0 <_sbrk+0x64>)
 8002862:	681b      	ldr	r3, [r3, #0]
 8002864:	2b00      	cmp	r3, #0
 8002866:	d102      	bne.n	800286e <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8002868:	4b11      	ldr	r3, [pc, #68]	@ (80028b0 <_sbrk+0x64>)
 800286a:	4a12      	ldr	r2, [pc, #72]	@ (80028b4 <_sbrk+0x68>)
 800286c:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 800286e:	4b10      	ldr	r3, [pc, #64]	@ (80028b0 <_sbrk+0x64>)
 8002870:	681a      	ldr	r2, [r3, #0]
 8002872:	687b      	ldr	r3, [r7, #4]
 8002874:	4413      	add	r3, r2
 8002876:	693a      	ldr	r2, [r7, #16]
 8002878:	429a      	cmp	r2, r3
 800287a:	d207      	bcs.n	800288c <_sbrk+0x40>
  {
    errno = ENOMEM;
 800287c:	f009 fd5c 	bl	800c338 <__errno>
 8002880:	4603      	mov	r3, r0
 8002882:	220c      	movs	r2, #12
 8002884:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8002886:	f04f 33ff 	mov.w	r3, #4294967295
 800288a:	e009      	b.n	80028a0 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 800288c:	4b08      	ldr	r3, [pc, #32]	@ (80028b0 <_sbrk+0x64>)
 800288e:	681b      	ldr	r3, [r3, #0]
 8002890:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8002892:	4b07      	ldr	r3, [pc, #28]	@ (80028b0 <_sbrk+0x64>)
 8002894:	681a      	ldr	r2, [r3, #0]
 8002896:	687b      	ldr	r3, [r7, #4]
 8002898:	4413      	add	r3, r2
 800289a:	4a05      	ldr	r2, [pc, #20]	@ (80028b0 <_sbrk+0x64>)
 800289c:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 800289e:	68fb      	ldr	r3, [r7, #12]
}
 80028a0:	4618      	mov	r0, r3
 80028a2:	3718      	adds	r7, #24
 80028a4:	46bd      	mov	sp, r7
 80028a6:	bd80      	pop	{r7, pc}
 80028a8:	20020000 	.word	0x20020000
 80028ac:	00000400 	.word	0x00000400
 80028b0:	20000308 	.word	0x20000308
 80028b4:	20000c18 	.word	0x20000c18

080028b8 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 80028b8:	b480      	push	{r7}
 80028ba:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 80028bc:	4b06      	ldr	r3, [pc, #24]	@ (80028d8 <SystemInit+0x20>)
 80028be:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80028c2:	4a05      	ldr	r2, [pc, #20]	@ (80028d8 <SystemInit+0x20>)
 80028c4:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 80028c8:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 80028cc:	bf00      	nop
 80028ce:	46bd      	mov	sp, r7
 80028d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80028d4:	4770      	bx	lr
 80028d6:	bf00      	nop
 80028d8:	e000ed00 	.word	0xe000ed00

080028dc <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack     /* set stack pointer */
 80028dc:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8002914 <LoopFillZerobss+0xe>
  
/* Call the clock system initialization function.*/
  bl  SystemInit  
 80028e0:	f7ff ffea 	bl	80028b8 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 80028e4:	480c      	ldr	r0, [pc, #48]	@ (8002918 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 80028e6:	490d      	ldr	r1, [pc, #52]	@ (800291c <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 80028e8:	4a0d      	ldr	r2, [pc, #52]	@ (8002920 <LoopFillZerobss+0x1a>)
  movs r3, #0
 80028ea:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80028ec:	e002      	b.n	80028f4 <LoopCopyDataInit>

080028ee <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80028ee:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80028f0:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80028f2:	3304      	adds	r3, #4

080028f4 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80028f4:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80028f6:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80028f8:	d3f9      	bcc.n	80028ee <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80028fa:	4a0a      	ldr	r2, [pc, #40]	@ (8002924 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 80028fc:	4c0a      	ldr	r4, [pc, #40]	@ (8002928 <LoopFillZerobss+0x22>)
  movs r3, #0
 80028fe:	2300      	movs	r3, #0
  b LoopFillZerobss
 8002900:	e001      	b.n	8002906 <LoopFillZerobss>

08002902 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8002902:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8002904:	3204      	adds	r2, #4

08002906 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8002906:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8002908:	d3fb      	bcc.n	8002902 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 800290a:	f009 fd1b 	bl	800c344 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 800290e:	f7ff f905 	bl	8001b1c <main>
  bx  lr    
 8002912:	4770      	bx	lr
  ldr   sp, =_estack     /* set stack pointer */
 8002914:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8002918:	20000000 	.word	0x20000000
  ldr r1, =_edata
 800291c:	20000080 	.word	0x20000080
  ldr r2, =_sidata
 8002920:	0800c484 	.word	0x0800c484
  ldr r2, =_sbss
 8002924:	20000080 	.word	0x20000080
  ldr r4, =_ebss
 8002928:	20000c14 	.word	0x20000c14

0800292c <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 800292c:	e7fe      	b.n	800292c <ADC_IRQHandler>
	...

08002930 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8002930:	b580      	push	{r7, lr}
 8002932:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8002934:	4b0e      	ldr	r3, [pc, #56]	@ (8002970 <HAL_Init+0x40>)
 8002936:	681b      	ldr	r3, [r3, #0]
 8002938:	4a0d      	ldr	r2, [pc, #52]	@ (8002970 <HAL_Init+0x40>)
 800293a:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 800293e:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8002940:	4b0b      	ldr	r3, [pc, #44]	@ (8002970 <HAL_Init+0x40>)
 8002942:	681b      	ldr	r3, [r3, #0]
 8002944:	4a0a      	ldr	r2, [pc, #40]	@ (8002970 <HAL_Init+0x40>)
 8002946:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 800294a:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 800294c:	4b08      	ldr	r3, [pc, #32]	@ (8002970 <HAL_Init+0x40>)
 800294e:	681b      	ldr	r3, [r3, #0]
 8002950:	4a07      	ldr	r2, [pc, #28]	@ (8002970 <HAL_Init+0x40>)
 8002952:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8002956:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8002958:	2003      	movs	r0, #3
 800295a:	f000 f94f 	bl	8002bfc <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 800295e:	2000      	movs	r0, #0
 8002960:	f000 f808 	bl	8002974 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8002964:	f7ff fda8 	bl	80024b8 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8002968:	2300      	movs	r3, #0
}
 800296a:	4618      	mov	r0, r3
 800296c:	bd80      	pop	{r7, pc}
 800296e:	bf00      	nop
 8002970:	40023c00 	.word	0x40023c00

08002974 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8002974:	b580      	push	{r7, lr}
 8002976:	b082      	sub	sp, #8
 8002978:	af00      	add	r7, sp, #0
 800297a:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 800297c:	4b12      	ldr	r3, [pc, #72]	@ (80029c8 <HAL_InitTick+0x54>)
 800297e:	681a      	ldr	r2, [r3, #0]
 8002980:	4b12      	ldr	r3, [pc, #72]	@ (80029cc <HAL_InitTick+0x58>)
 8002982:	781b      	ldrb	r3, [r3, #0]
 8002984:	4619      	mov	r1, r3
 8002986:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 800298a:	fbb3 f3f1 	udiv	r3, r3, r1
 800298e:	fbb2 f3f3 	udiv	r3, r2, r3
 8002992:	4618      	mov	r0, r3
 8002994:	f000 f967 	bl	8002c66 <HAL_SYSTICK_Config>
 8002998:	4603      	mov	r3, r0
 800299a:	2b00      	cmp	r3, #0
 800299c:	d001      	beq.n	80029a2 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 800299e:	2301      	movs	r3, #1
 80029a0:	e00e      	b.n	80029c0 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80029a2:	687b      	ldr	r3, [r7, #4]
 80029a4:	2b0f      	cmp	r3, #15
 80029a6:	d80a      	bhi.n	80029be <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80029a8:	2200      	movs	r2, #0
 80029aa:	6879      	ldr	r1, [r7, #4]
 80029ac:	f04f 30ff 	mov.w	r0, #4294967295
 80029b0:	f000 f92f 	bl	8002c12 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 80029b4:	4a06      	ldr	r2, [pc, #24]	@ (80029d0 <HAL_InitTick+0x5c>)
 80029b6:	687b      	ldr	r3, [r7, #4]
 80029b8:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 80029ba:	2300      	movs	r3, #0
 80029bc:	e000      	b.n	80029c0 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 80029be:	2301      	movs	r3, #1
}
 80029c0:	4618      	mov	r0, r3
 80029c2:	3708      	adds	r7, #8
 80029c4:	46bd      	mov	sp, r7
 80029c6:	bd80      	pop	{r7, pc}
 80029c8:	20000004 	.word	0x20000004
 80029cc:	2000000c 	.word	0x2000000c
 80029d0:	20000008 	.word	0x20000008

080029d4 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80029d4:	b480      	push	{r7}
 80029d6:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80029d8:	4b06      	ldr	r3, [pc, #24]	@ (80029f4 <HAL_IncTick+0x20>)
 80029da:	781b      	ldrb	r3, [r3, #0]
 80029dc:	461a      	mov	r2, r3
 80029de:	4b06      	ldr	r3, [pc, #24]	@ (80029f8 <HAL_IncTick+0x24>)
 80029e0:	681b      	ldr	r3, [r3, #0]
 80029e2:	4413      	add	r3, r2
 80029e4:	4a04      	ldr	r2, [pc, #16]	@ (80029f8 <HAL_IncTick+0x24>)
 80029e6:	6013      	str	r3, [r2, #0]
}
 80029e8:	bf00      	nop
 80029ea:	46bd      	mov	sp, r7
 80029ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80029f0:	4770      	bx	lr
 80029f2:	bf00      	nop
 80029f4:	2000000c 	.word	0x2000000c
 80029f8:	2000030c 	.word	0x2000030c

080029fc <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80029fc:	b480      	push	{r7}
 80029fe:	af00      	add	r7, sp, #0
  return uwTick;
 8002a00:	4b03      	ldr	r3, [pc, #12]	@ (8002a10 <HAL_GetTick+0x14>)
 8002a02:	681b      	ldr	r3, [r3, #0]
}
 8002a04:	4618      	mov	r0, r3
 8002a06:	46bd      	mov	sp, r7
 8002a08:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a0c:	4770      	bx	lr
 8002a0e:	bf00      	nop
 8002a10:	2000030c 	.word	0x2000030c

08002a14 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8002a14:	b580      	push	{r7, lr}
 8002a16:	b084      	sub	sp, #16
 8002a18:	af00      	add	r7, sp, #0
 8002a1a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8002a1c:	f7ff ffee 	bl	80029fc <HAL_GetTick>
 8002a20:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8002a22:	687b      	ldr	r3, [r7, #4]
 8002a24:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8002a26:	68fb      	ldr	r3, [r7, #12]
 8002a28:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002a2c:	d005      	beq.n	8002a3a <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8002a2e:	4b0a      	ldr	r3, [pc, #40]	@ (8002a58 <HAL_Delay+0x44>)
 8002a30:	781b      	ldrb	r3, [r3, #0]
 8002a32:	461a      	mov	r2, r3
 8002a34:	68fb      	ldr	r3, [r7, #12]
 8002a36:	4413      	add	r3, r2
 8002a38:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8002a3a:	bf00      	nop
 8002a3c:	f7ff ffde 	bl	80029fc <HAL_GetTick>
 8002a40:	4602      	mov	r2, r0
 8002a42:	68bb      	ldr	r3, [r7, #8]
 8002a44:	1ad3      	subs	r3, r2, r3
 8002a46:	68fa      	ldr	r2, [r7, #12]
 8002a48:	429a      	cmp	r2, r3
 8002a4a:	d8f7      	bhi.n	8002a3c <HAL_Delay+0x28>
  {
  }
}
 8002a4c:	bf00      	nop
 8002a4e:	bf00      	nop
 8002a50:	3710      	adds	r7, #16
 8002a52:	46bd      	mov	sp, r7
 8002a54:	bd80      	pop	{r7, pc}
 8002a56:	bf00      	nop
 8002a58:	2000000c 	.word	0x2000000c

08002a5c <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002a5c:	b480      	push	{r7}
 8002a5e:	b085      	sub	sp, #20
 8002a60:	af00      	add	r7, sp, #0
 8002a62:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8002a64:	687b      	ldr	r3, [r7, #4]
 8002a66:	f003 0307 	and.w	r3, r3, #7
 8002a6a:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8002a6c:	4b0c      	ldr	r3, [pc, #48]	@ (8002aa0 <__NVIC_SetPriorityGrouping+0x44>)
 8002a6e:	68db      	ldr	r3, [r3, #12]
 8002a70:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8002a72:	68ba      	ldr	r2, [r7, #8]
 8002a74:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8002a78:	4013      	ands	r3, r2
 8002a7a:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8002a7c:	68fb      	ldr	r3, [r7, #12]
 8002a7e:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8002a80:	68bb      	ldr	r3, [r7, #8]
 8002a82:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8002a84:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8002a88:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8002a8c:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8002a8e:	4a04      	ldr	r2, [pc, #16]	@ (8002aa0 <__NVIC_SetPriorityGrouping+0x44>)
 8002a90:	68bb      	ldr	r3, [r7, #8]
 8002a92:	60d3      	str	r3, [r2, #12]
}
 8002a94:	bf00      	nop
 8002a96:	3714      	adds	r7, #20
 8002a98:	46bd      	mov	sp, r7
 8002a9a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a9e:	4770      	bx	lr
 8002aa0:	e000ed00 	.word	0xe000ed00

08002aa4 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8002aa4:	b480      	push	{r7}
 8002aa6:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8002aa8:	4b04      	ldr	r3, [pc, #16]	@ (8002abc <__NVIC_GetPriorityGrouping+0x18>)
 8002aaa:	68db      	ldr	r3, [r3, #12]
 8002aac:	0a1b      	lsrs	r3, r3, #8
 8002aae:	f003 0307 	and.w	r3, r3, #7
}
 8002ab2:	4618      	mov	r0, r3
 8002ab4:	46bd      	mov	sp, r7
 8002ab6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002aba:	4770      	bx	lr
 8002abc:	e000ed00 	.word	0xe000ed00

08002ac0 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002ac0:	b480      	push	{r7}
 8002ac2:	b083      	sub	sp, #12
 8002ac4:	af00      	add	r7, sp, #0
 8002ac6:	4603      	mov	r3, r0
 8002ac8:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002aca:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002ace:	2b00      	cmp	r3, #0
 8002ad0:	db0b      	blt.n	8002aea <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8002ad2:	79fb      	ldrb	r3, [r7, #7]
 8002ad4:	f003 021f 	and.w	r2, r3, #31
 8002ad8:	4907      	ldr	r1, [pc, #28]	@ (8002af8 <__NVIC_EnableIRQ+0x38>)
 8002ada:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002ade:	095b      	lsrs	r3, r3, #5
 8002ae0:	2001      	movs	r0, #1
 8002ae2:	fa00 f202 	lsl.w	r2, r0, r2
 8002ae6:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8002aea:	bf00      	nop
 8002aec:	370c      	adds	r7, #12
 8002aee:	46bd      	mov	sp, r7
 8002af0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002af4:	4770      	bx	lr
 8002af6:	bf00      	nop
 8002af8:	e000e100 	.word	0xe000e100

08002afc <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8002afc:	b480      	push	{r7}
 8002afe:	b083      	sub	sp, #12
 8002b00:	af00      	add	r7, sp, #0
 8002b02:	4603      	mov	r3, r0
 8002b04:	6039      	str	r1, [r7, #0]
 8002b06:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002b08:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002b0c:	2b00      	cmp	r3, #0
 8002b0e:	db0a      	blt.n	8002b26 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002b10:	683b      	ldr	r3, [r7, #0]
 8002b12:	b2da      	uxtb	r2, r3
 8002b14:	490c      	ldr	r1, [pc, #48]	@ (8002b48 <__NVIC_SetPriority+0x4c>)
 8002b16:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002b1a:	0112      	lsls	r2, r2, #4
 8002b1c:	b2d2      	uxtb	r2, r2
 8002b1e:	440b      	add	r3, r1
 8002b20:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8002b24:	e00a      	b.n	8002b3c <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002b26:	683b      	ldr	r3, [r7, #0]
 8002b28:	b2da      	uxtb	r2, r3
 8002b2a:	4908      	ldr	r1, [pc, #32]	@ (8002b4c <__NVIC_SetPriority+0x50>)
 8002b2c:	79fb      	ldrb	r3, [r7, #7]
 8002b2e:	f003 030f 	and.w	r3, r3, #15
 8002b32:	3b04      	subs	r3, #4
 8002b34:	0112      	lsls	r2, r2, #4
 8002b36:	b2d2      	uxtb	r2, r2
 8002b38:	440b      	add	r3, r1
 8002b3a:	761a      	strb	r2, [r3, #24]
}
 8002b3c:	bf00      	nop
 8002b3e:	370c      	adds	r7, #12
 8002b40:	46bd      	mov	sp, r7
 8002b42:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b46:	4770      	bx	lr
 8002b48:	e000e100 	.word	0xe000e100
 8002b4c:	e000ed00 	.word	0xe000ed00

08002b50 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002b50:	b480      	push	{r7}
 8002b52:	b089      	sub	sp, #36	@ 0x24
 8002b54:	af00      	add	r7, sp, #0
 8002b56:	60f8      	str	r0, [r7, #12]
 8002b58:	60b9      	str	r1, [r7, #8]
 8002b5a:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8002b5c:	68fb      	ldr	r3, [r7, #12]
 8002b5e:	f003 0307 	and.w	r3, r3, #7
 8002b62:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8002b64:	69fb      	ldr	r3, [r7, #28]
 8002b66:	f1c3 0307 	rsb	r3, r3, #7
 8002b6a:	2b04      	cmp	r3, #4
 8002b6c:	bf28      	it	cs
 8002b6e:	2304      	movcs	r3, #4
 8002b70:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8002b72:	69fb      	ldr	r3, [r7, #28]
 8002b74:	3304      	adds	r3, #4
 8002b76:	2b06      	cmp	r3, #6
 8002b78:	d902      	bls.n	8002b80 <NVIC_EncodePriority+0x30>
 8002b7a:	69fb      	ldr	r3, [r7, #28]
 8002b7c:	3b03      	subs	r3, #3
 8002b7e:	e000      	b.n	8002b82 <NVIC_EncodePriority+0x32>
 8002b80:	2300      	movs	r3, #0
 8002b82:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002b84:	f04f 32ff 	mov.w	r2, #4294967295
 8002b88:	69bb      	ldr	r3, [r7, #24]
 8002b8a:	fa02 f303 	lsl.w	r3, r2, r3
 8002b8e:	43da      	mvns	r2, r3
 8002b90:	68bb      	ldr	r3, [r7, #8]
 8002b92:	401a      	ands	r2, r3
 8002b94:	697b      	ldr	r3, [r7, #20]
 8002b96:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8002b98:	f04f 31ff 	mov.w	r1, #4294967295
 8002b9c:	697b      	ldr	r3, [r7, #20]
 8002b9e:	fa01 f303 	lsl.w	r3, r1, r3
 8002ba2:	43d9      	mvns	r1, r3
 8002ba4:	687b      	ldr	r3, [r7, #4]
 8002ba6:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002ba8:	4313      	orrs	r3, r2
         );
}
 8002baa:	4618      	mov	r0, r3
 8002bac:	3724      	adds	r7, #36	@ 0x24
 8002bae:	46bd      	mov	sp, r7
 8002bb0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002bb4:	4770      	bx	lr
	...

08002bb8 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8002bb8:	b580      	push	{r7, lr}
 8002bba:	b082      	sub	sp, #8
 8002bbc:	af00      	add	r7, sp, #0
 8002bbe:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8002bc0:	687b      	ldr	r3, [r7, #4]
 8002bc2:	3b01      	subs	r3, #1
 8002bc4:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8002bc8:	d301      	bcc.n	8002bce <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8002bca:	2301      	movs	r3, #1
 8002bcc:	e00f      	b.n	8002bee <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8002bce:	4a0a      	ldr	r2, [pc, #40]	@ (8002bf8 <SysTick_Config+0x40>)
 8002bd0:	687b      	ldr	r3, [r7, #4]
 8002bd2:	3b01      	subs	r3, #1
 8002bd4:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8002bd6:	210f      	movs	r1, #15
 8002bd8:	f04f 30ff 	mov.w	r0, #4294967295
 8002bdc:	f7ff ff8e 	bl	8002afc <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8002be0:	4b05      	ldr	r3, [pc, #20]	@ (8002bf8 <SysTick_Config+0x40>)
 8002be2:	2200      	movs	r2, #0
 8002be4:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8002be6:	4b04      	ldr	r3, [pc, #16]	@ (8002bf8 <SysTick_Config+0x40>)
 8002be8:	2207      	movs	r2, #7
 8002bea:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8002bec:	2300      	movs	r3, #0
}
 8002bee:	4618      	mov	r0, r3
 8002bf0:	3708      	adds	r7, #8
 8002bf2:	46bd      	mov	sp, r7
 8002bf4:	bd80      	pop	{r7, pc}
 8002bf6:	bf00      	nop
 8002bf8:	e000e010 	.word	0xe000e010

08002bfc <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002bfc:	b580      	push	{r7, lr}
 8002bfe:	b082      	sub	sp, #8
 8002c00:	af00      	add	r7, sp, #0
 8002c02:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8002c04:	6878      	ldr	r0, [r7, #4]
 8002c06:	f7ff ff29 	bl	8002a5c <__NVIC_SetPriorityGrouping>
}
 8002c0a:	bf00      	nop
 8002c0c:	3708      	adds	r7, #8
 8002c0e:	46bd      	mov	sp, r7
 8002c10:	bd80      	pop	{r7, pc}

08002c12 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8002c12:	b580      	push	{r7, lr}
 8002c14:	b086      	sub	sp, #24
 8002c16:	af00      	add	r7, sp, #0
 8002c18:	4603      	mov	r3, r0
 8002c1a:	60b9      	str	r1, [r7, #8]
 8002c1c:	607a      	str	r2, [r7, #4]
 8002c1e:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8002c20:	2300      	movs	r3, #0
 8002c22:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8002c24:	f7ff ff3e 	bl	8002aa4 <__NVIC_GetPriorityGrouping>
 8002c28:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8002c2a:	687a      	ldr	r2, [r7, #4]
 8002c2c:	68b9      	ldr	r1, [r7, #8]
 8002c2e:	6978      	ldr	r0, [r7, #20]
 8002c30:	f7ff ff8e 	bl	8002b50 <NVIC_EncodePriority>
 8002c34:	4602      	mov	r2, r0
 8002c36:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002c3a:	4611      	mov	r1, r2
 8002c3c:	4618      	mov	r0, r3
 8002c3e:	f7ff ff5d 	bl	8002afc <__NVIC_SetPriority>
}
 8002c42:	bf00      	nop
 8002c44:	3718      	adds	r7, #24
 8002c46:	46bd      	mov	sp, r7
 8002c48:	bd80      	pop	{r7, pc}

08002c4a <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002c4a:	b580      	push	{r7, lr}
 8002c4c:	b082      	sub	sp, #8
 8002c4e:	af00      	add	r7, sp, #0
 8002c50:	4603      	mov	r3, r0
 8002c52:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8002c54:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002c58:	4618      	mov	r0, r3
 8002c5a:	f7ff ff31 	bl	8002ac0 <__NVIC_EnableIRQ>
}
 8002c5e:	bf00      	nop
 8002c60:	3708      	adds	r7, #8
 8002c62:	46bd      	mov	sp, r7
 8002c64:	bd80      	pop	{r7, pc}

08002c66 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8002c66:	b580      	push	{r7, lr}
 8002c68:	b082      	sub	sp, #8
 8002c6a:	af00      	add	r7, sp, #0
 8002c6c:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8002c6e:	6878      	ldr	r0, [r7, #4]
 8002c70:	f7ff ffa2 	bl	8002bb8 <SysTick_Config>
 8002c74:	4603      	mov	r3, r0
}
 8002c76:	4618      	mov	r0, r3
 8002c78:	3708      	adds	r7, #8
 8002c7a:	46bd      	mov	sp, r7
 8002c7c:	bd80      	pop	{r7, pc}
	...

08002c80 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8002c80:	b480      	push	{r7}
 8002c82:	b089      	sub	sp, #36	@ 0x24
 8002c84:	af00      	add	r7, sp, #0
 8002c86:	6078      	str	r0, [r7, #4]
 8002c88:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8002c8a:	2300      	movs	r3, #0
 8002c8c:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8002c8e:	2300      	movs	r3, #0
 8002c90:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8002c92:	2300      	movs	r3, #0
 8002c94:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8002c96:	2300      	movs	r3, #0
 8002c98:	61fb      	str	r3, [r7, #28]
 8002c9a:	e16b      	b.n	8002f74 <HAL_GPIO_Init+0x2f4>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8002c9c:	2201      	movs	r2, #1
 8002c9e:	69fb      	ldr	r3, [r7, #28]
 8002ca0:	fa02 f303 	lsl.w	r3, r2, r3
 8002ca4:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8002ca6:	683b      	ldr	r3, [r7, #0]
 8002ca8:	681b      	ldr	r3, [r3, #0]
 8002caa:	697a      	ldr	r2, [r7, #20]
 8002cac:	4013      	ands	r3, r2
 8002cae:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8002cb0:	693a      	ldr	r2, [r7, #16]
 8002cb2:	697b      	ldr	r3, [r7, #20]
 8002cb4:	429a      	cmp	r2, r3
 8002cb6:	f040 815a 	bne.w	8002f6e <HAL_GPIO_Init+0x2ee>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8002cba:	683b      	ldr	r3, [r7, #0]
 8002cbc:	685b      	ldr	r3, [r3, #4]
 8002cbe:	f003 0303 	and.w	r3, r3, #3
 8002cc2:	2b01      	cmp	r3, #1
 8002cc4:	d005      	beq.n	8002cd2 <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8002cc6:	683b      	ldr	r3, [r7, #0]
 8002cc8:	685b      	ldr	r3, [r3, #4]
 8002cca:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8002cce:	2b02      	cmp	r3, #2
 8002cd0:	d130      	bne.n	8002d34 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8002cd2:	687b      	ldr	r3, [r7, #4]
 8002cd4:	689b      	ldr	r3, [r3, #8]
 8002cd6:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8002cd8:	69fb      	ldr	r3, [r7, #28]
 8002cda:	005b      	lsls	r3, r3, #1
 8002cdc:	2203      	movs	r2, #3
 8002cde:	fa02 f303 	lsl.w	r3, r2, r3
 8002ce2:	43db      	mvns	r3, r3
 8002ce4:	69ba      	ldr	r2, [r7, #24]
 8002ce6:	4013      	ands	r3, r2
 8002ce8:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8002cea:	683b      	ldr	r3, [r7, #0]
 8002cec:	68da      	ldr	r2, [r3, #12]
 8002cee:	69fb      	ldr	r3, [r7, #28]
 8002cf0:	005b      	lsls	r3, r3, #1
 8002cf2:	fa02 f303 	lsl.w	r3, r2, r3
 8002cf6:	69ba      	ldr	r2, [r7, #24]
 8002cf8:	4313      	orrs	r3, r2
 8002cfa:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8002cfc:	687b      	ldr	r3, [r7, #4]
 8002cfe:	69ba      	ldr	r2, [r7, #24]
 8002d00:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8002d02:	687b      	ldr	r3, [r7, #4]
 8002d04:	685b      	ldr	r3, [r3, #4]
 8002d06:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8002d08:	2201      	movs	r2, #1
 8002d0a:	69fb      	ldr	r3, [r7, #28]
 8002d0c:	fa02 f303 	lsl.w	r3, r2, r3
 8002d10:	43db      	mvns	r3, r3
 8002d12:	69ba      	ldr	r2, [r7, #24]
 8002d14:	4013      	ands	r3, r2
 8002d16:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8002d18:	683b      	ldr	r3, [r7, #0]
 8002d1a:	685b      	ldr	r3, [r3, #4]
 8002d1c:	091b      	lsrs	r3, r3, #4
 8002d1e:	f003 0201 	and.w	r2, r3, #1
 8002d22:	69fb      	ldr	r3, [r7, #28]
 8002d24:	fa02 f303 	lsl.w	r3, r2, r3
 8002d28:	69ba      	ldr	r2, [r7, #24]
 8002d2a:	4313      	orrs	r3, r2
 8002d2c:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8002d2e:	687b      	ldr	r3, [r7, #4]
 8002d30:	69ba      	ldr	r2, [r7, #24]
 8002d32:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8002d34:	683b      	ldr	r3, [r7, #0]
 8002d36:	685b      	ldr	r3, [r3, #4]
 8002d38:	f003 0303 	and.w	r3, r3, #3
 8002d3c:	2b03      	cmp	r3, #3
 8002d3e:	d017      	beq.n	8002d70 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8002d40:	687b      	ldr	r3, [r7, #4]
 8002d42:	68db      	ldr	r3, [r3, #12]
 8002d44:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8002d46:	69fb      	ldr	r3, [r7, #28]
 8002d48:	005b      	lsls	r3, r3, #1
 8002d4a:	2203      	movs	r2, #3
 8002d4c:	fa02 f303 	lsl.w	r3, r2, r3
 8002d50:	43db      	mvns	r3, r3
 8002d52:	69ba      	ldr	r2, [r7, #24]
 8002d54:	4013      	ands	r3, r2
 8002d56:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8002d58:	683b      	ldr	r3, [r7, #0]
 8002d5a:	689a      	ldr	r2, [r3, #8]
 8002d5c:	69fb      	ldr	r3, [r7, #28]
 8002d5e:	005b      	lsls	r3, r3, #1
 8002d60:	fa02 f303 	lsl.w	r3, r2, r3
 8002d64:	69ba      	ldr	r2, [r7, #24]
 8002d66:	4313      	orrs	r3, r2
 8002d68:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8002d6a:	687b      	ldr	r3, [r7, #4]
 8002d6c:	69ba      	ldr	r2, [r7, #24]
 8002d6e:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8002d70:	683b      	ldr	r3, [r7, #0]
 8002d72:	685b      	ldr	r3, [r3, #4]
 8002d74:	f003 0303 	and.w	r3, r3, #3
 8002d78:	2b02      	cmp	r3, #2
 8002d7a:	d123      	bne.n	8002dc4 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8002d7c:	69fb      	ldr	r3, [r7, #28]
 8002d7e:	08da      	lsrs	r2, r3, #3
 8002d80:	687b      	ldr	r3, [r7, #4]
 8002d82:	3208      	adds	r2, #8
 8002d84:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8002d88:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8002d8a:	69fb      	ldr	r3, [r7, #28]
 8002d8c:	f003 0307 	and.w	r3, r3, #7
 8002d90:	009b      	lsls	r3, r3, #2
 8002d92:	220f      	movs	r2, #15
 8002d94:	fa02 f303 	lsl.w	r3, r2, r3
 8002d98:	43db      	mvns	r3, r3
 8002d9a:	69ba      	ldr	r2, [r7, #24]
 8002d9c:	4013      	ands	r3, r2
 8002d9e:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8002da0:	683b      	ldr	r3, [r7, #0]
 8002da2:	691a      	ldr	r2, [r3, #16]
 8002da4:	69fb      	ldr	r3, [r7, #28]
 8002da6:	f003 0307 	and.w	r3, r3, #7
 8002daa:	009b      	lsls	r3, r3, #2
 8002dac:	fa02 f303 	lsl.w	r3, r2, r3
 8002db0:	69ba      	ldr	r2, [r7, #24]
 8002db2:	4313      	orrs	r3, r2
 8002db4:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8002db6:	69fb      	ldr	r3, [r7, #28]
 8002db8:	08da      	lsrs	r2, r3, #3
 8002dba:	687b      	ldr	r3, [r7, #4]
 8002dbc:	3208      	adds	r2, #8
 8002dbe:	69b9      	ldr	r1, [r7, #24]
 8002dc0:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8002dc4:	687b      	ldr	r3, [r7, #4]
 8002dc6:	681b      	ldr	r3, [r3, #0]
 8002dc8:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8002dca:	69fb      	ldr	r3, [r7, #28]
 8002dcc:	005b      	lsls	r3, r3, #1
 8002dce:	2203      	movs	r2, #3
 8002dd0:	fa02 f303 	lsl.w	r3, r2, r3
 8002dd4:	43db      	mvns	r3, r3
 8002dd6:	69ba      	ldr	r2, [r7, #24]
 8002dd8:	4013      	ands	r3, r2
 8002dda:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8002ddc:	683b      	ldr	r3, [r7, #0]
 8002dde:	685b      	ldr	r3, [r3, #4]
 8002de0:	f003 0203 	and.w	r2, r3, #3
 8002de4:	69fb      	ldr	r3, [r7, #28]
 8002de6:	005b      	lsls	r3, r3, #1
 8002de8:	fa02 f303 	lsl.w	r3, r2, r3
 8002dec:	69ba      	ldr	r2, [r7, #24]
 8002dee:	4313      	orrs	r3, r2
 8002df0:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8002df2:	687b      	ldr	r3, [r7, #4]
 8002df4:	69ba      	ldr	r2, [r7, #24]
 8002df6:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8002df8:	683b      	ldr	r3, [r7, #0]
 8002dfa:	685b      	ldr	r3, [r3, #4]
 8002dfc:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8002e00:	2b00      	cmp	r3, #0
 8002e02:	f000 80b4 	beq.w	8002f6e <HAL_GPIO_Init+0x2ee>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002e06:	2300      	movs	r3, #0
 8002e08:	60fb      	str	r3, [r7, #12]
 8002e0a:	4b60      	ldr	r3, [pc, #384]	@ (8002f8c <HAL_GPIO_Init+0x30c>)
 8002e0c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002e0e:	4a5f      	ldr	r2, [pc, #380]	@ (8002f8c <HAL_GPIO_Init+0x30c>)
 8002e10:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8002e14:	6453      	str	r3, [r2, #68]	@ 0x44
 8002e16:	4b5d      	ldr	r3, [pc, #372]	@ (8002f8c <HAL_GPIO_Init+0x30c>)
 8002e18:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002e1a:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8002e1e:	60fb      	str	r3, [r7, #12]
 8002e20:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8002e22:	4a5b      	ldr	r2, [pc, #364]	@ (8002f90 <HAL_GPIO_Init+0x310>)
 8002e24:	69fb      	ldr	r3, [r7, #28]
 8002e26:	089b      	lsrs	r3, r3, #2
 8002e28:	3302      	adds	r3, #2
 8002e2a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002e2e:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8002e30:	69fb      	ldr	r3, [r7, #28]
 8002e32:	f003 0303 	and.w	r3, r3, #3
 8002e36:	009b      	lsls	r3, r3, #2
 8002e38:	220f      	movs	r2, #15
 8002e3a:	fa02 f303 	lsl.w	r3, r2, r3
 8002e3e:	43db      	mvns	r3, r3
 8002e40:	69ba      	ldr	r2, [r7, #24]
 8002e42:	4013      	ands	r3, r2
 8002e44:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8002e46:	687b      	ldr	r3, [r7, #4]
 8002e48:	4a52      	ldr	r2, [pc, #328]	@ (8002f94 <HAL_GPIO_Init+0x314>)
 8002e4a:	4293      	cmp	r3, r2
 8002e4c:	d02b      	beq.n	8002ea6 <HAL_GPIO_Init+0x226>
 8002e4e:	687b      	ldr	r3, [r7, #4]
 8002e50:	4a51      	ldr	r2, [pc, #324]	@ (8002f98 <HAL_GPIO_Init+0x318>)
 8002e52:	4293      	cmp	r3, r2
 8002e54:	d025      	beq.n	8002ea2 <HAL_GPIO_Init+0x222>
 8002e56:	687b      	ldr	r3, [r7, #4]
 8002e58:	4a50      	ldr	r2, [pc, #320]	@ (8002f9c <HAL_GPIO_Init+0x31c>)
 8002e5a:	4293      	cmp	r3, r2
 8002e5c:	d01f      	beq.n	8002e9e <HAL_GPIO_Init+0x21e>
 8002e5e:	687b      	ldr	r3, [r7, #4]
 8002e60:	4a4f      	ldr	r2, [pc, #316]	@ (8002fa0 <HAL_GPIO_Init+0x320>)
 8002e62:	4293      	cmp	r3, r2
 8002e64:	d019      	beq.n	8002e9a <HAL_GPIO_Init+0x21a>
 8002e66:	687b      	ldr	r3, [r7, #4]
 8002e68:	4a4e      	ldr	r2, [pc, #312]	@ (8002fa4 <HAL_GPIO_Init+0x324>)
 8002e6a:	4293      	cmp	r3, r2
 8002e6c:	d013      	beq.n	8002e96 <HAL_GPIO_Init+0x216>
 8002e6e:	687b      	ldr	r3, [r7, #4]
 8002e70:	4a4d      	ldr	r2, [pc, #308]	@ (8002fa8 <HAL_GPIO_Init+0x328>)
 8002e72:	4293      	cmp	r3, r2
 8002e74:	d00d      	beq.n	8002e92 <HAL_GPIO_Init+0x212>
 8002e76:	687b      	ldr	r3, [r7, #4]
 8002e78:	4a4c      	ldr	r2, [pc, #304]	@ (8002fac <HAL_GPIO_Init+0x32c>)
 8002e7a:	4293      	cmp	r3, r2
 8002e7c:	d007      	beq.n	8002e8e <HAL_GPIO_Init+0x20e>
 8002e7e:	687b      	ldr	r3, [r7, #4]
 8002e80:	4a4b      	ldr	r2, [pc, #300]	@ (8002fb0 <HAL_GPIO_Init+0x330>)
 8002e82:	4293      	cmp	r3, r2
 8002e84:	d101      	bne.n	8002e8a <HAL_GPIO_Init+0x20a>
 8002e86:	2307      	movs	r3, #7
 8002e88:	e00e      	b.n	8002ea8 <HAL_GPIO_Init+0x228>
 8002e8a:	2308      	movs	r3, #8
 8002e8c:	e00c      	b.n	8002ea8 <HAL_GPIO_Init+0x228>
 8002e8e:	2306      	movs	r3, #6
 8002e90:	e00a      	b.n	8002ea8 <HAL_GPIO_Init+0x228>
 8002e92:	2305      	movs	r3, #5
 8002e94:	e008      	b.n	8002ea8 <HAL_GPIO_Init+0x228>
 8002e96:	2304      	movs	r3, #4
 8002e98:	e006      	b.n	8002ea8 <HAL_GPIO_Init+0x228>
 8002e9a:	2303      	movs	r3, #3
 8002e9c:	e004      	b.n	8002ea8 <HAL_GPIO_Init+0x228>
 8002e9e:	2302      	movs	r3, #2
 8002ea0:	e002      	b.n	8002ea8 <HAL_GPIO_Init+0x228>
 8002ea2:	2301      	movs	r3, #1
 8002ea4:	e000      	b.n	8002ea8 <HAL_GPIO_Init+0x228>
 8002ea6:	2300      	movs	r3, #0
 8002ea8:	69fa      	ldr	r2, [r7, #28]
 8002eaa:	f002 0203 	and.w	r2, r2, #3
 8002eae:	0092      	lsls	r2, r2, #2
 8002eb0:	4093      	lsls	r3, r2
 8002eb2:	69ba      	ldr	r2, [r7, #24]
 8002eb4:	4313      	orrs	r3, r2
 8002eb6:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8002eb8:	4935      	ldr	r1, [pc, #212]	@ (8002f90 <HAL_GPIO_Init+0x310>)
 8002eba:	69fb      	ldr	r3, [r7, #28]
 8002ebc:	089b      	lsrs	r3, r3, #2
 8002ebe:	3302      	adds	r3, #2
 8002ec0:	69ba      	ldr	r2, [r7, #24]
 8002ec2:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8002ec6:	4b3b      	ldr	r3, [pc, #236]	@ (8002fb4 <HAL_GPIO_Init+0x334>)
 8002ec8:	689b      	ldr	r3, [r3, #8]
 8002eca:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002ecc:	693b      	ldr	r3, [r7, #16]
 8002ece:	43db      	mvns	r3, r3
 8002ed0:	69ba      	ldr	r2, [r7, #24]
 8002ed2:	4013      	ands	r3, r2
 8002ed4:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8002ed6:	683b      	ldr	r3, [r7, #0]
 8002ed8:	685b      	ldr	r3, [r3, #4]
 8002eda:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8002ede:	2b00      	cmp	r3, #0
 8002ee0:	d003      	beq.n	8002eea <HAL_GPIO_Init+0x26a>
        {
          temp |= iocurrent;
 8002ee2:	69ba      	ldr	r2, [r7, #24]
 8002ee4:	693b      	ldr	r3, [r7, #16]
 8002ee6:	4313      	orrs	r3, r2
 8002ee8:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8002eea:	4a32      	ldr	r2, [pc, #200]	@ (8002fb4 <HAL_GPIO_Init+0x334>)
 8002eec:	69bb      	ldr	r3, [r7, #24]
 8002eee:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8002ef0:	4b30      	ldr	r3, [pc, #192]	@ (8002fb4 <HAL_GPIO_Init+0x334>)
 8002ef2:	68db      	ldr	r3, [r3, #12]
 8002ef4:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002ef6:	693b      	ldr	r3, [r7, #16]
 8002ef8:	43db      	mvns	r3, r3
 8002efa:	69ba      	ldr	r2, [r7, #24]
 8002efc:	4013      	ands	r3, r2
 8002efe:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8002f00:	683b      	ldr	r3, [r7, #0]
 8002f02:	685b      	ldr	r3, [r3, #4]
 8002f04:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8002f08:	2b00      	cmp	r3, #0
 8002f0a:	d003      	beq.n	8002f14 <HAL_GPIO_Init+0x294>
        {
          temp |= iocurrent;
 8002f0c:	69ba      	ldr	r2, [r7, #24]
 8002f0e:	693b      	ldr	r3, [r7, #16]
 8002f10:	4313      	orrs	r3, r2
 8002f12:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8002f14:	4a27      	ldr	r2, [pc, #156]	@ (8002fb4 <HAL_GPIO_Init+0x334>)
 8002f16:	69bb      	ldr	r3, [r7, #24]
 8002f18:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8002f1a:	4b26      	ldr	r3, [pc, #152]	@ (8002fb4 <HAL_GPIO_Init+0x334>)
 8002f1c:	685b      	ldr	r3, [r3, #4]
 8002f1e:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002f20:	693b      	ldr	r3, [r7, #16]
 8002f22:	43db      	mvns	r3, r3
 8002f24:	69ba      	ldr	r2, [r7, #24]
 8002f26:	4013      	ands	r3, r2
 8002f28:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8002f2a:	683b      	ldr	r3, [r7, #0]
 8002f2c:	685b      	ldr	r3, [r3, #4]
 8002f2e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002f32:	2b00      	cmp	r3, #0
 8002f34:	d003      	beq.n	8002f3e <HAL_GPIO_Init+0x2be>
        {
          temp |= iocurrent;
 8002f36:	69ba      	ldr	r2, [r7, #24]
 8002f38:	693b      	ldr	r3, [r7, #16]
 8002f3a:	4313      	orrs	r3, r2
 8002f3c:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8002f3e:	4a1d      	ldr	r2, [pc, #116]	@ (8002fb4 <HAL_GPIO_Init+0x334>)
 8002f40:	69bb      	ldr	r3, [r7, #24]
 8002f42:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8002f44:	4b1b      	ldr	r3, [pc, #108]	@ (8002fb4 <HAL_GPIO_Init+0x334>)
 8002f46:	681b      	ldr	r3, [r3, #0]
 8002f48:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002f4a:	693b      	ldr	r3, [r7, #16]
 8002f4c:	43db      	mvns	r3, r3
 8002f4e:	69ba      	ldr	r2, [r7, #24]
 8002f50:	4013      	ands	r3, r2
 8002f52:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8002f54:	683b      	ldr	r3, [r7, #0]
 8002f56:	685b      	ldr	r3, [r3, #4]
 8002f58:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8002f5c:	2b00      	cmp	r3, #0
 8002f5e:	d003      	beq.n	8002f68 <HAL_GPIO_Init+0x2e8>
        {
          temp |= iocurrent;
 8002f60:	69ba      	ldr	r2, [r7, #24]
 8002f62:	693b      	ldr	r3, [r7, #16]
 8002f64:	4313      	orrs	r3, r2
 8002f66:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8002f68:	4a12      	ldr	r2, [pc, #72]	@ (8002fb4 <HAL_GPIO_Init+0x334>)
 8002f6a:	69bb      	ldr	r3, [r7, #24]
 8002f6c:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8002f6e:	69fb      	ldr	r3, [r7, #28]
 8002f70:	3301      	adds	r3, #1
 8002f72:	61fb      	str	r3, [r7, #28]
 8002f74:	69fb      	ldr	r3, [r7, #28]
 8002f76:	2b0f      	cmp	r3, #15
 8002f78:	f67f ae90 	bls.w	8002c9c <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8002f7c:	bf00      	nop
 8002f7e:	bf00      	nop
 8002f80:	3724      	adds	r7, #36	@ 0x24
 8002f82:	46bd      	mov	sp, r7
 8002f84:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f88:	4770      	bx	lr
 8002f8a:	bf00      	nop
 8002f8c:	40023800 	.word	0x40023800
 8002f90:	40013800 	.word	0x40013800
 8002f94:	40020000 	.word	0x40020000
 8002f98:	40020400 	.word	0x40020400
 8002f9c:	40020800 	.word	0x40020800
 8002fa0:	40020c00 	.word	0x40020c00
 8002fa4:	40021000 	.word	0x40021000
 8002fa8:	40021400 	.word	0x40021400
 8002fac:	40021800 	.word	0x40021800
 8002fb0:	40021c00 	.word	0x40021c00
 8002fb4:	40013c00 	.word	0x40013c00

08002fb8 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8002fb8:	b480      	push	{r7}
 8002fba:	b083      	sub	sp, #12
 8002fbc:	af00      	add	r7, sp, #0
 8002fbe:	6078      	str	r0, [r7, #4]
 8002fc0:	460b      	mov	r3, r1
 8002fc2:	807b      	strh	r3, [r7, #2]
 8002fc4:	4613      	mov	r3, r2
 8002fc6:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8002fc8:	787b      	ldrb	r3, [r7, #1]
 8002fca:	2b00      	cmp	r3, #0
 8002fcc:	d003      	beq.n	8002fd6 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8002fce:	887a      	ldrh	r2, [r7, #2]
 8002fd0:	687b      	ldr	r3, [r7, #4]
 8002fd2:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8002fd4:	e003      	b.n	8002fde <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8002fd6:	887b      	ldrh	r3, [r7, #2]
 8002fd8:	041a      	lsls	r2, r3, #16
 8002fda:	687b      	ldr	r3, [r7, #4]
 8002fdc:	619a      	str	r2, [r3, #24]
}
 8002fde:	bf00      	nop
 8002fe0:	370c      	adds	r7, #12
 8002fe2:	46bd      	mov	sp, r7
 8002fe4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002fe8:	4770      	bx	lr

08002fea <HAL_HCD_Init>:
  * @brief  Initialize the host driver.
  * @param  hhcd HCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_HCD_Init(HCD_HandleTypeDef *hhcd)
{
 8002fea:	b580      	push	{r7, lr}
 8002fec:	b086      	sub	sp, #24
 8002fee:	af02      	add	r7, sp, #8
 8002ff0:	6078      	str	r0, [r7, #4]
#if defined (USB_OTG_FS)
  const USB_OTG_GlobalTypeDef *USBx;
#endif /* defined (USB_OTG_FS) */

  /* Check the HCD handle allocation */
  if (hhcd == NULL)
 8002ff2:	687b      	ldr	r3, [r7, #4]
 8002ff4:	2b00      	cmp	r3, #0
 8002ff6:	d101      	bne.n	8002ffc <HAL_HCD_Init+0x12>
  {
    return HAL_ERROR;
 8002ff8:	2301      	movs	r3, #1
 8002ffa:	e059      	b.n	80030b0 <HAL_HCD_Init+0xc6>

  /* Check the parameters */
  assert_param(IS_HCD_ALL_INSTANCE(hhcd->Instance));

#if defined (USB_OTG_FS)
  USBx = hhcd->Instance;
 8002ffc:	687b      	ldr	r3, [r7, #4]
 8002ffe:	681b      	ldr	r3, [r3, #0]
 8003000:	60fb      	str	r3, [r7, #12]
#endif /* defined (USB_OTG_FS) */

  if (hhcd->State == HAL_HCD_STATE_RESET)
 8003002:	687b      	ldr	r3, [r7, #4]
 8003004:	f893 33d5 	ldrb.w	r3, [r3, #981]	@ 0x3d5
 8003008:	b2db      	uxtb	r3, r3
 800300a:	2b00      	cmp	r3, #0
 800300c:	d106      	bne.n	800301c <HAL_HCD_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hhcd->Lock = HAL_UNLOCKED;
 800300e:	687b      	ldr	r3, [r7, #4]
 8003010:	2200      	movs	r2, #0
 8003012:	f883 23d4 	strb.w	r2, [r3, #980]	@ 0x3d4

    /* Init the low level hardware */
    hhcd->MspInitCallback(hhcd);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_HCD_MspInit(hhcd);
 8003016:	6878      	ldr	r0, [r7, #4]
 8003018:	f008 fe1e 	bl	800bc58 <HAL_HCD_MspInit>
#endif /* (USE_HAL_HCD_REGISTER_CALLBACKS) */
  }

  hhcd->State = HAL_HCD_STATE_BUSY;
 800301c:	687b      	ldr	r3, [r7, #4]
 800301e:	2203      	movs	r2, #3
 8003020:	f883 23d5 	strb.w	r2, [r3, #981]	@ 0x3d5

#if defined (USB_OTG_FS)
  /* Disable DMA mode for FS instance */
  if (USBx == USB_OTG_FS)
 8003024:	68fb      	ldr	r3, [r7, #12]
 8003026:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 800302a:	d102      	bne.n	8003032 <HAL_HCD_Init+0x48>
  {
    hhcd->Init.dma_enable = 0U;
 800302c:	687b      	ldr	r3, [r7, #4]
 800302e:	2200      	movs	r2, #0
 8003030:	719a      	strb	r2, [r3, #6]
  }
#endif /* defined (USB_OTG_FS) */

  /* Disable the Interrupts */
  __HAL_HCD_DISABLE(hhcd);
 8003032:	687b      	ldr	r3, [r7, #4]
 8003034:	681b      	ldr	r3, [r3, #0]
 8003036:	4618      	mov	r0, r3
 8003038:	f005 fc2b 	bl	8008892 <USB_DisableGlobalInt>

  /* Init the Core (common init.) */
  if (USB_CoreInit(hhcd->Instance, hhcd->Init) != HAL_OK)
 800303c:	687b      	ldr	r3, [r7, #4]
 800303e:	6818      	ldr	r0, [r3, #0]
 8003040:	687b      	ldr	r3, [r7, #4]
 8003042:	7c1a      	ldrb	r2, [r3, #16]
 8003044:	f88d 2000 	strb.w	r2, [sp]
 8003048:	3304      	adds	r3, #4
 800304a:	cb0e      	ldmia	r3, {r1, r2, r3}
 800304c:	f005 fbac 	bl	80087a8 <USB_CoreInit>
 8003050:	4603      	mov	r3, r0
 8003052:	2b00      	cmp	r3, #0
 8003054:	d005      	beq.n	8003062 <HAL_HCD_Init+0x78>
  {
    hhcd->State = HAL_HCD_STATE_ERROR;
 8003056:	687b      	ldr	r3, [r7, #4]
 8003058:	2202      	movs	r2, #2
 800305a:	f883 23d5 	strb.w	r2, [r3, #981]	@ 0x3d5
    return HAL_ERROR;
 800305e:	2301      	movs	r3, #1
 8003060:	e026      	b.n	80030b0 <HAL_HCD_Init+0xc6>
  }

  /* Force Host Mode */
  if (USB_SetCurrentMode(hhcd->Instance, USB_HOST_MODE) != HAL_OK)
 8003062:	687b      	ldr	r3, [r7, #4]
 8003064:	681b      	ldr	r3, [r3, #0]
 8003066:	2101      	movs	r1, #1
 8003068:	4618      	mov	r0, r3
 800306a:	f005 fc23 	bl	80088b4 <USB_SetCurrentMode>
 800306e:	4603      	mov	r3, r0
 8003070:	2b00      	cmp	r3, #0
 8003072:	d005      	beq.n	8003080 <HAL_HCD_Init+0x96>
  {
    hhcd->State = HAL_HCD_STATE_ERROR;
 8003074:	687b      	ldr	r3, [r7, #4]
 8003076:	2202      	movs	r2, #2
 8003078:	f883 23d5 	strb.w	r2, [r3, #981]	@ 0x3d5
    return HAL_ERROR;
 800307c:	2301      	movs	r3, #1
 800307e:	e017      	b.n	80030b0 <HAL_HCD_Init+0xc6>
  }

  /* Init Host */
  if (USB_HostInit(hhcd->Instance, hhcd->Init) != HAL_OK)
 8003080:	687b      	ldr	r3, [r7, #4]
 8003082:	6818      	ldr	r0, [r3, #0]
 8003084:	687b      	ldr	r3, [r7, #4]
 8003086:	7c1a      	ldrb	r2, [r3, #16]
 8003088:	f88d 2000 	strb.w	r2, [sp]
 800308c:	3304      	adds	r3, #4
 800308e:	cb0e      	ldmia	r3, {r1, r2, r3}
 8003090:	f005 fdcc 	bl	8008c2c <USB_HostInit>
 8003094:	4603      	mov	r3, r0
 8003096:	2b00      	cmp	r3, #0
 8003098:	d005      	beq.n	80030a6 <HAL_HCD_Init+0xbc>
  {
    hhcd->State = HAL_HCD_STATE_ERROR;
 800309a:	687b      	ldr	r3, [r7, #4]
 800309c:	2202      	movs	r2, #2
 800309e:	f883 23d5 	strb.w	r2, [r3, #981]	@ 0x3d5
    return HAL_ERROR;
 80030a2:	2301      	movs	r3, #1
 80030a4:	e004      	b.n	80030b0 <HAL_HCD_Init+0xc6>
  }

  hhcd->State = HAL_HCD_STATE_READY;
 80030a6:	687b      	ldr	r3, [r7, #4]
 80030a8:	2201      	movs	r2, #1
 80030aa:	f883 23d5 	strb.w	r2, [r3, #981]	@ 0x3d5

  return HAL_OK;
 80030ae:	2300      	movs	r3, #0
}
 80030b0:	4618      	mov	r0, r3
 80030b2:	3710      	adds	r7, #16
 80030b4:	46bd      	mov	sp, r7
 80030b6:	bd80      	pop	{r7, pc}

080030b8 <HAL_HCD_HC_Init>:
  *          This parameter can be a value from 0 to32K
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_HCD_HC_Init(HCD_HandleTypeDef *hhcd, uint8_t ch_num, uint8_t epnum,
                                  uint8_t dev_address, uint8_t speed, uint8_t ep_type, uint16_t mps)
{
 80030b8:	b590      	push	{r4, r7, lr}
 80030ba:	b08b      	sub	sp, #44	@ 0x2c
 80030bc:	af04      	add	r7, sp, #16
 80030be:	6078      	str	r0, [r7, #4]
 80030c0:	4608      	mov	r0, r1
 80030c2:	4611      	mov	r1, r2
 80030c4:	461a      	mov	r2, r3
 80030c6:	4603      	mov	r3, r0
 80030c8:	70fb      	strb	r3, [r7, #3]
 80030ca:	460b      	mov	r3, r1
 80030cc:	70bb      	strb	r3, [r7, #2]
 80030ce:	4613      	mov	r3, r2
 80030d0:	707b      	strb	r3, [r7, #1]
  HAL_StatusTypeDef status;
  uint32_t HostCoreSpeed;
  uint32_t HCcharMps = mps;
 80030d2:	8e3b      	ldrh	r3, [r7, #48]	@ 0x30
 80030d4:	617b      	str	r3, [r7, #20]

  __HAL_LOCK(hhcd);
 80030d6:	687b      	ldr	r3, [r7, #4]
 80030d8:	f893 33d4 	ldrb.w	r3, [r3, #980]	@ 0x3d4
 80030dc:	2b01      	cmp	r3, #1
 80030de:	d101      	bne.n	80030e4 <HAL_HCD_HC_Init+0x2c>
 80030e0:	2302      	movs	r3, #2
 80030e2:	e09d      	b.n	8003220 <HAL_HCD_HC_Init+0x168>
 80030e4:	687b      	ldr	r3, [r7, #4]
 80030e6:	2201      	movs	r2, #1
 80030e8:	f883 23d4 	strb.w	r2, [r3, #980]	@ 0x3d4
  hhcd->hc[ch_num].do_ping = 0U;
 80030ec:	78fa      	ldrb	r2, [r7, #3]
 80030ee:	6879      	ldr	r1, [r7, #4]
 80030f0:	4613      	mov	r3, r2
 80030f2:	011b      	lsls	r3, r3, #4
 80030f4:	1a9b      	subs	r3, r3, r2
 80030f6:	009b      	lsls	r3, r3, #2
 80030f8:	440b      	add	r3, r1
 80030fa:	3319      	adds	r3, #25
 80030fc:	2200      	movs	r2, #0
 80030fe:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].dev_addr = dev_address;
 8003100:	78fa      	ldrb	r2, [r7, #3]
 8003102:	6879      	ldr	r1, [r7, #4]
 8003104:	4613      	mov	r3, r2
 8003106:	011b      	lsls	r3, r3, #4
 8003108:	1a9b      	subs	r3, r3, r2
 800310a:	009b      	lsls	r3, r3, #2
 800310c:	440b      	add	r3, r1
 800310e:	3314      	adds	r3, #20
 8003110:	787a      	ldrb	r2, [r7, #1]
 8003112:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].ch_num = ch_num;
 8003114:	78fa      	ldrb	r2, [r7, #3]
 8003116:	6879      	ldr	r1, [r7, #4]
 8003118:	4613      	mov	r3, r2
 800311a:	011b      	lsls	r3, r3, #4
 800311c:	1a9b      	subs	r3, r3, r2
 800311e:	009b      	lsls	r3, r3, #2
 8003120:	440b      	add	r3, r1
 8003122:	3315      	adds	r3, #21
 8003124:	78fa      	ldrb	r2, [r7, #3]
 8003126:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].ep_type = ep_type;
 8003128:	78fa      	ldrb	r2, [r7, #3]
 800312a:	6879      	ldr	r1, [r7, #4]
 800312c:	4613      	mov	r3, r2
 800312e:	011b      	lsls	r3, r3, #4
 8003130:	1a9b      	subs	r3, r3, r2
 8003132:	009b      	lsls	r3, r3, #2
 8003134:	440b      	add	r3, r1
 8003136:	3326      	adds	r3, #38	@ 0x26
 8003138:	f897 202c 	ldrb.w	r2, [r7, #44]	@ 0x2c
 800313c:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].ep_num = epnum & 0x7FU;
 800313e:	78fa      	ldrb	r2, [r7, #3]
 8003140:	78bb      	ldrb	r3, [r7, #2]
 8003142:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8003146:	b2d8      	uxtb	r0, r3
 8003148:	6879      	ldr	r1, [r7, #4]
 800314a:	4613      	mov	r3, r2
 800314c:	011b      	lsls	r3, r3, #4
 800314e:	1a9b      	subs	r3, r3, r2
 8003150:	009b      	lsls	r3, r3, #2
 8003152:	440b      	add	r3, r1
 8003154:	3316      	adds	r3, #22
 8003156:	4602      	mov	r2, r0
 8003158:	701a      	strb	r2, [r3, #0]

  (void)HAL_HCD_HC_ClearHubInfo(hhcd, ch_num);
 800315a:	78fb      	ldrb	r3, [r7, #3]
 800315c:	4619      	mov	r1, r3
 800315e:	6878      	ldr	r0, [r7, #4]
 8003160:	f000 fba4 	bl	80038ac <HAL_HCD_HC_ClearHubInfo>

  if ((epnum & 0x80U) == 0x80U)
 8003164:	f997 3002 	ldrsb.w	r3, [r7, #2]
 8003168:	2b00      	cmp	r3, #0
 800316a:	da0a      	bge.n	8003182 <HAL_HCD_HC_Init+0xca>
  {
    hhcd->hc[ch_num].ep_is_in = 1U;
 800316c:	78fa      	ldrb	r2, [r7, #3]
 800316e:	6879      	ldr	r1, [r7, #4]
 8003170:	4613      	mov	r3, r2
 8003172:	011b      	lsls	r3, r3, #4
 8003174:	1a9b      	subs	r3, r3, r2
 8003176:	009b      	lsls	r3, r3, #2
 8003178:	440b      	add	r3, r1
 800317a:	3317      	adds	r3, #23
 800317c:	2201      	movs	r2, #1
 800317e:	701a      	strb	r2, [r3, #0]
 8003180:	e009      	b.n	8003196 <HAL_HCD_HC_Init+0xde>
  }
  else
  {
    hhcd->hc[ch_num].ep_is_in = 0U;
 8003182:	78fa      	ldrb	r2, [r7, #3]
 8003184:	6879      	ldr	r1, [r7, #4]
 8003186:	4613      	mov	r3, r2
 8003188:	011b      	lsls	r3, r3, #4
 800318a:	1a9b      	subs	r3, r3, r2
 800318c:	009b      	lsls	r3, r3, #2
 800318e:	440b      	add	r3, r1
 8003190:	3317      	adds	r3, #23
 8003192:	2200      	movs	r2, #0
 8003194:	701a      	strb	r2, [r3, #0]
  }

  HostCoreSpeed = USB_GetHostSpeed(hhcd->Instance);
 8003196:	687b      	ldr	r3, [r7, #4]
 8003198:	681b      	ldr	r3, [r3, #0]
 800319a:	4618      	mov	r0, r3
 800319c:	f005 feaa 	bl	8008ef4 <USB_GetHostSpeed>
 80031a0:	6138      	str	r0, [r7, #16]

  if (ep_type == EP_TYPE_ISOC)
 80031a2:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 80031a6:	2b01      	cmp	r3, #1
 80031a8:	d10b      	bne.n	80031c2 <HAL_HCD_HC_Init+0x10a>
  {
    /* FS device plugged to HS HUB */
    if ((speed == HCD_DEVICE_SPEED_FULL) && (HostCoreSpeed == HPRT0_PRTSPD_HIGH_SPEED))
 80031aa:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 80031ae:	2b01      	cmp	r3, #1
 80031b0:	d107      	bne.n	80031c2 <HAL_HCD_HC_Init+0x10a>
 80031b2:	693b      	ldr	r3, [r7, #16]
 80031b4:	2b00      	cmp	r3, #0
 80031b6:	d104      	bne.n	80031c2 <HAL_HCD_HC_Init+0x10a>
    {
      if (HCcharMps > ISO_SPLT_MPS)
 80031b8:	697b      	ldr	r3, [r7, #20]
 80031ba:	2bbc      	cmp	r3, #188	@ 0xbc
 80031bc:	d901      	bls.n	80031c2 <HAL_HCD_HC_Init+0x10a>
      {
        /* ISO Max Packet Size for Split mode */
        HCcharMps = ISO_SPLT_MPS;
 80031be:	23bc      	movs	r3, #188	@ 0xbc
 80031c0:	617b      	str	r3, [r7, #20]
      }
    }
  }

  hhcd->hc[ch_num].speed = speed;
 80031c2:	78fa      	ldrb	r2, [r7, #3]
 80031c4:	6879      	ldr	r1, [r7, #4]
 80031c6:	4613      	mov	r3, r2
 80031c8:	011b      	lsls	r3, r3, #4
 80031ca:	1a9b      	subs	r3, r3, r2
 80031cc:	009b      	lsls	r3, r3, #2
 80031ce:	440b      	add	r3, r1
 80031d0:	3318      	adds	r3, #24
 80031d2:	f897 2028 	ldrb.w	r2, [r7, #40]	@ 0x28
 80031d6:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].max_packet = (uint16_t)HCcharMps;
 80031d8:	78fa      	ldrb	r2, [r7, #3]
 80031da:	697b      	ldr	r3, [r7, #20]
 80031dc:	b298      	uxth	r0, r3
 80031de:	6879      	ldr	r1, [r7, #4]
 80031e0:	4613      	mov	r3, r2
 80031e2:	011b      	lsls	r3, r3, #4
 80031e4:	1a9b      	subs	r3, r3, r2
 80031e6:	009b      	lsls	r3, r3, #2
 80031e8:	440b      	add	r3, r1
 80031ea:	3328      	adds	r3, #40	@ 0x28
 80031ec:	4602      	mov	r2, r0
 80031ee:	801a      	strh	r2, [r3, #0]

  status =  USB_HC_Init(hhcd->Instance, ch_num, epnum,
 80031f0:	687b      	ldr	r3, [r7, #4]
 80031f2:	6818      	ldr	r0, [r3, #0]
 80031f4:	697b      	ldr	r3, [r7, #20]
 80031f6:	b29b      	uxth	r3, r3
 80031f8:	787c      	ldrb	r4, [r7, #1]
 80031fa:	78ba      	ldrb	r2, [r7, #2]
 80031fc:	78f9      	ldrb	r1, [r7, #3]
 80031fe:	9302      	str	r3, [sp, #8]
 8003200:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 8003204:	9301      	str	r3, [sp, #4]
 8003206:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 800320a:	9300      	str	r3, [sp, #0]
 800320c:	4623      	mov	r3, r4
 800320e:	f005 fe99 	bl	8008f44 <USB_HC_Init>
 8003212:	4603      	mov	r3, r0
 8003214:	73fb      	strb	r3, [r7, #15]
                        dev_address, speed, ep_type, (uint16_t)HCcharMps);

  __HAL_UNLOCK(hhcd);
 8003216:	687b      	ldr	r3, [r7, #4]
 8003218:	2200      	movs	r2, #0
 800321a:	f883 23d4 	strb.w	r2, [r3, #980]	@ 0x3d4

  return status;
 800321e:	7bfb      	ldrb	r3, [r7, #15]
}
 8003220:	4618      	mov	r0, r3
 8003222:	371c      	adds	r7, #28
 8003224:	46bd      	mov	sp, r7
 8003226:	bd90      	pop	{r4, r7, pc}

08003228 <HAL_HCD_HC_SubmitRequest>:
                                           uint8_t ep_type,
                                           uint8_t token,
                                           uint8_t *pbuff,
                                           uint16_t length,
                                           uint8_t do_ping)
{
 8003228:	b580      	push	{r7, lr}
 800322a:	b082      	sub	sp, #8
 800322c:	af00      	add	r7, sp, #0
 800322e:	6078      	str	r0, [r7, #4]
 8003230:	4608      	mov	r0, r1
 8003232:	4611      	mov	r1, r2
 8003234:	461a      	mov	r2, r3
 8003236:	4603      	mov	r3, r0
 8003238:	70fb      	strb	r3, [r7, #3]
 800323a:	460b      	mov	r3, r1
 800323c:	70bb      	strb	r3, [r7, #2]
 800323e:	4613      	mov	r3, r2
 8003240:	707b      	strb	r3, [r7, #1]
  hhcd->hc[ch_num].ep_is_in = direction;
 8003242:	78fa      	ldrb	r2, [r7, #3]
 8003244:	6879      	ldr	r1, [r7, #4]
 8003246:	4613      	mov	r3, r2
 8003248:	011b      	lsls	r3, r3, #4
 800324a:	1a9b      	subs	r3, r3, r2
 800324c:	009b      	lsls	r3, r3, #2
 800324e:	440b      	add	r3, r1
 8003250:	3317      	adds	r3, #23
 8003252:	78ba      	ldrb	r2, [r7, #2]
 8003254:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].ep_type  = ep_type;
 8003256:	78fa      	ldrb	r2, [r7, #3]
 8003258:	6879      	ldr	r1, [r7, #4]
 800325a:	4613      	mov	r3, r2
 800325c:	011b      	lsls	r3, r3, #4
 800325e:	1a9b      	subs	r3, r3, r2
 8003260:	009b      	lsls	r3, r3, #2
 8003262:	440b      	add	r3, r1
 8003264:	3326      	adds	r3, #38	@ 0x26
 8003266:	787a      	ldrb	r2, [r7, #1]
 8003268:	701a      	strb	r2, [r3, #0]

  if (token == 0U)
 800326a:	7c3b      	ldrb	r3, [r7, #16]
 800326c:	2b00      	cmp	r3, #0
 800326e:	d114      	bne.n	800329a <HAL_HCD_HC_SubmitRequest+0x72>
  {
    hhcd->hc[ch_num].data_pid = HC_PID_SETUP;
 8003270:	78fa      	ldrb	r2, [r7, #3]
 8003272:	6879      	ldr	r1, [r7, #4]
 8003274:	4613      	mov	r3, r2
 8003276:	011b      	lsls	r3, r3, #4
 8003278:	1a9b      	subs	r3, r3, r2
 800327a:	009b      	lsls	r3, r3, #2
 800327c:	440b      	add	r3, r1
 800327e:	332a      	adds	r3, #42	@ 0x2a
 8003280:	2203      	movs	r2, #3
 8003282:	701a      	strb	r2, [r3, #0]
    hhcd->hc[ch_num].do_ping = do_ping;
 8003284:	78fa      	ldrb	r2, [r7, #3]
 8003286:	6879      	ldr	r1, [r7, #4]
 8003288:	4613      	mov	r3, r2
 800328a:	011b      	lsls	r3, r3, #4
 800328c:	1a9b      	subs	r3, r3, r2
 800328e:	009b      	lsls	r3, r3, #2
 8003290:	440b      	add	r3, r1
 8003292:	3319      	adds	r3, #25
 8003294:	7f3a      	ldrb	r2, [r7, #28]
 8003296:	701a      	strb	r2, [r3, #0]
 8003298:	e009      	b.n	80032ae <HAL_HCD_HC_SubmitRequest+0x86>
  }
  else
  {
    hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
 800329a:	78fa      	ldrb	r2, [r7, #3]
 800329c:	6879      	ldr	r1, [r7, #4]
 800329e:	4613      	mov	r3, r2
 80032a0:	011b      	lsls	r3, r3, #4
 80032a2:	1a9b      	subs	r3, r3, r2
 80032a4:	009b      	lsls	r3, r3, #2
 80032a6:	440b      	add	r3, r1
 80032a8:	332a      	adds	r3, #42	@ 0x2a
 80032aa:	2202      	movs	r2, #2
 80032ac:	701a      	strb	r2, [r3, #0]
  }

  /* Manage Data Toggle */
  switch (ep_type)
 80032ae:	787b      	ldrb	r3, [r7, #1]
 80032b0:	2b03      	cmp	r3, #3
 80032b2:	f200 8102 	bhi.w	80034ba <HAL_HCD_HC_SubmitRequest+0x292>
 80032b6:	a201      	add	r2, pc, #4	@ (adr r2, 80032bc <HAL_HCD_HC_SubmitRequest+0x94>)
 80032b8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80032bc:	080032cd 	.word	0x080032cd
 80032c0:	080034a5 	.word	0x080034a5
 80032c4:	08003391 	.word	0x08003391
 80032c8:	0800341b 	.word	0x0800341b
  {
    case EP_TYPE_CTRL:
      if (token == 1U) /* send data */
 80032cc:	7c3b      	ldrb	r3, [r7, #16]
 80032ce:	2b01      	cmp	r3, #1
 80032d0:	f040 80f5 	bne.w	80034be <HAL_HCD_HC_SubmitRequest+0x296>
      {
        if (direction == 0U)
 80032d4:	78bb      	ldrb	r3, [r7, #2]
 80032d6:	2b00      	cmp	r3, #0
 80032d8:	d12d      	bne.n	8003336 <HAL_HCD_HC_SubmitRequest+0x10e>
        {
          if (length == 0U)
 80032da:	8b3b      	ldrh	r3, [r7, #24]
 80032dc:	2b00      	cmp	r3, #0
 80032de:	d109      	bne.n	80032f4 <HAL_HCD_HC_SubmitRequest+0xcc>
          {
            /* For Status OUT stage, Length == 0U, Status Out PID = 1 */
            hhcd->hc[ch_num].toggle_out = 1U;
 80032e0:	78fa      	ldrb	r2, [r7, #3]
 80032e2:	6879      	ldr	r1, [r7, #4]
 80032e4:	4613      	mov	r3, r2
 80032e6:	011b      	lsls	r3, r3, #4
 80032e8:	1a9b      	subs	r3, r3, r2
 80032ea:	009b      	lsls	r3, r3, #2
 80032ec:	440b      	add	r3, r1
 80032ee:	333d      	adds	r3, #61	@ 0x3d
 80032f0:	2201      	movs	r2, #1
 80032f2:	701a      	strb	r2, [r3, #0]
          }

          /* Set the Data Toggle bit as per the Flag */
          if (hhcd->hc[ch_num].toggle_out == 0U)
 80032f4:	78fa      	ldrb	r2, [r7, #3]
 80032f6:	6879      	ldr	r1, [r7, #4]
 80032f8:	4613      	mov	r3, r2
 80032fa:	011b      	lsls	r3, r3, #4
 80032fc:	1a9b      	subs	r3, r3, r2
 80032fe:	009b      	lsls	r3, r3, #2
 8003300:	440b      	add	r3, r1
 8003302:	333d      	adds	r3, #61	@ 0x3d
 8003304:	781b      	ldrb	r3, [r3, #0]
 8003306:	2b00      	cmp	r3, #0
 8003308:	d10a      	bne.n	8003320 <HAL_HCD_HC_SubmitRequest+0xf8>
          {
            /* Put the PID 0 */
            hhcd->hc[ch_num].data_pid = HC_PID_DATA0;
 800330a:	78fa      	ldrb	r2, [r7, #3]
 800330c:	6879      	ldr	r1, [r7, #4]
 800330e:	4613      	mov	r3, r2
 8003310:	011b      	lsls	r3, r3, #4
 8003312:	1a9b      	subs	r3, r3, r2
 8003314:	009b      	lsls	r3, r3, #2
 8003316:	440b      	add	r3, r1
 8003318:	332a      	adds	r3, #42	@ 0x2a
 800331a:	2200      	movs	r2, #0
 800331c:	701a      	strb	r2, [r3, #0]
              hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
            }
          }
        }
      }
      break;
 800331e:	e0ce      	b.n	80034be <HAL_HCD_HC_SubmitRequest+0x296>
            hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
 8003320:	78fa      	ldrb	r2, [r7, #3]
 8003322:	6879      	ldr	r1, [r7, #4]
 8003324:	4613      	mov	r3, r2
 8003326:	011b      	lsls	r3, r3, #4
 8003328:	1a9b      	subs	r3, r3, r2
 800332a:	009b      	lsls	r3, r3, #2
 800332c:	440b      	add	r3, r1
 800332e:	332a      	adds	r3, #42	@ 0x2a
 8003330:	2202      	movs	r2, #2
 8003332:	701a      	strb	r2, [r3, #0]
      break;
 8003334:	e0c3      	b.n	80034be <HAL_HCD_HC_SubmitRequest+0x296>
          if (hhcd->hc[ch_num].do_ssplit == 1U)
 8003336:	78fa      	ldrb	r2, [r7, #3]
 8003338:	6879      	ldr	r1, [r7, #4]
 800333a:	4613      	mov	r3, r2
 800333c:	011b      	lsls	r3, r3, #4
 800333e:	1a9b      	subs	r3, r3, r2
 8003340:	009b      	lsls	r3, r3, #2
 8003342:	440b      	add	r3, r1
 8003344:	331a      	adds	r3, #26
 8003346:	781b      	ldrb	r3, [r3, #0]
 8003348:	2b01      	cmp	r3, #1
 800334a:	f040 80b8 	bne.w	80034be <HAL_HCD_HC_SubmitRequest+0x296>
            if (hhcd->hc[ch_num].toggle_in == 0U)
 800334e:	78fa      	ldrb	r2, [r7, #3]
 8003350:	6879      	ldr	r1, [r7, #4]
 8003352:	4613      	mov	r3, r2
 8003354:	011b      	lsls	r3, r3, #4
 8003356:	1a9b      	subs	r3, r3, r2
 8003358:	009b      	lsls	r3, r3, #2
 800335a:	440b      	add	r3, r1
 800335c:	333c      	adds	r3, #60	@ 0x3c
 800335e:	781b      	ldrb	r3, [r3, #0]
 8003360:	2b00      	cmp	r3, #0
 8003362:	d10a      	bne.n	800337a <HAL_HCD_HC_SubmitRequest+0x152>
              hhcd->hc[ch_num].data_pid = HC_PID_DATA0;
 8003364:	78fa      	ldrb	r2, [r7, #3]
 8003366:	6879      	ldr	r1, [r7, #4]
 8003368:	4613      	mov	r3, r2
 800336a:	011b      	lsls	r3, r3, #4
 800336c:	1a9b      	subs	r3, r3, r2
 800336e:	009b      	lsls	r3, r3, #2
 8003370:	440b      	add	r3, r1
 8003372:	332a      	adds	r3, #42	@ 0x2a
 8003374:	2200      	movs	r2, #0
 8003376:	701a      	strb	r2, [r3, #0]
      break;
 8003378:	e0a1      	b.n	80034be <HAL_HCD_HC_SubmitRequest+0x296>
              hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
 800337a:	78fa      	ldrb	r2, [r7, #3]
 800337c:	6879      	ldr	r1, [r7, #4]
 800337e:	4613      	mov	r3, r2
 8003380:	011b      	lsls	r3, r3, #4
 8003382:	1a9b      	subs	r3, r3, r2
 8003384:	009b      	lsls	r3, r3, #2
 8003386:	440b      	add	r3, r1
 8003388:	332a      	adds	r3, #42	@ 0x2a
 800338a:	2202      	movs	r2, #2
 800338c:	701a      	strb	r2, [r3, #0]
      break;
 800338e:	e096      	b.n	80034be <HAL_HCD_HC_SubmitRequest+0x296>

    case EP_TYPE_BULK:
      if (direction == 0U)
 8003390:	78bb      	ldrb	r3, [r7, #2]
 8003392:	2b00      	cmp	r3, #0
 8003394:	d120      	bne.n	80033d8 <HAL_HCD_HC_SubmitRequest+0x1b0>
      {
        /* Set the Data Toggle bit as per the Flag */
        if (hhcd->hc[ch_num].toggle_out == 0U)
 8003396:	78fa      	ldrb	r2, [r7, #3]
 8003398:	6879      	ldr	r1, [r7, #4]
 800339a:	4613      	mov	r3, r2
 800339c:	011b      	lsls	r3, r3, #4
 800339e:	1a9b      	subs	r3, r3, r2
 80033a0:	009b      	lsls	r3, r3, #2
 80033a2:	440b      	add	r3, r1
 80033a4:	333d      	adds	r3, #61	@ 0x3d
 80033a6:	781b      	ldrb	r3, [r3, #0]
 80033a8:	2b00      	cmp	r3, #0
 80033aa:	d10a      	bne.n	80033c2 <HAL_HCD_HC_SubmitRequest+0x19a>
        {
          /* Put the PID 0 */
          hhcd->hc[ch_num].data_pid = HC_PID_DATA0;
 80033ac:	78fa      	ldrb	r2, [r7, #3]
 80033ae:	6879      	ldr	r1, [r7, #4]
 80033b0:	4613      	mov	r3, r2
 80033b2:	011b      	lsls	r3, r3, #4
 80033b4:	1a9b      	subs	r3, r3, r2
 80033b6:	009b      	lsls	r3, r3, #2
 80033b8:	440b      	add	r3, r1
 80033ba:	332a      	adds	r3, #42	@ 0x2a
 80033bc:	2200      	movs	r2, #0
 80033be:	701a      	strb	r2, [r3, #0]
        {
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
        }
      }

      break;
 80033c0:	e07e      	b.n	80034c0 <HAL_HCD_HC_SubmitRequest+0x298>
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
 80033c2:	78fa      	ldrb	r2, [r7, #3]
 80033c4:	6879      	ldr	r1, [r7, #4]
 80033c6:	4613      	mov	r3, r2
 80033c8:	011b      	lsls	r3, r3, #4
 80033ca:	1a9b      	subs	r3, r3, r2
 80033cc:	009b      	lsls	r3, r3, #2
 80033ce:	440b      	add	r3, r1
 80033d0:	332a      	adds	r3, #42	@ 0x2a
 80033d2:	2202      	movs	r2, #2
 80033d4:	701a      	strb	r2, [r3, #0]
      break;
 80033d6:	e073      	b.n	80034c0 <HAL_HCD_HC_SubmitRequest+0x298>
        if (hhcd->hc[ch_num].toggle_in == 0U)
 80033d8:	78fa      	ldrb	r2, [r7, #3]
 80033da:	6879      	ldr	r1, [r7, #4]
 80033dc:	4613      	mov	r3, r2
 80033de:	011b      	lsls	r3, r3, #4
 80033e0:	1a9b      	subs	r3, r3, r2
 80033e2:	009b      	lsls	r3, r3, #2
 80033e4:	440b      	add	r3, r1
 80033e6:	333c      	adds	r3, #60	@ 0x3c
 80033e8:	781b      	ldrb	r3, [r3, #0]
 80033ea:	2b00      	cmp	r3, #0
 80033ec:	d10a      	bne.n	8003404 <HAL_HCD_HC_SubmitRequest+0x1dc>
          hhcd->hc[ch_num].data_pid = HC_PID_DATA0;
 80033ee:	78fa      	ldrb	r2, [r7, #3]
 80033f0:	6879      	ldr	r1, [r7, #4]
 80033f2:	4613      	mov	r3, r2
 80033f4:	011b      	lsls	r3, r3, #4
 80033f6:	1a9b      	subs	r3, r3, r2
 80033f8:	009b      	lsls	r3, r3, #2
 80033fa:	440b      	add	r3, r1
 80033fc:	332a      	adds	r3, #42	@ 0x2a
 80033fe:	2200      	movs	r2, #0
 8003400:	701a      	strb	r2, [r3, #0]
      break;
 8003402:	e05d      	b.n	80034c0 <HAL_HCD_HC_SubmitRequest+0x298>
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
 8003404:	78fa      	ldrb	r2, [r7, #3]
 8003406:	6879      	ldr	r1, [r7, #4]
 8003408:	4613      	mov	r3, r2
 800340a:	011b      	lsls	r3, r3, #4
 800340c:	1a9b      	subs	r3, r3, r2
 800340e:	009b      	lsls	r3, r3, #2
 8003410:	440b      	add	r3, r1
 8003412:	332a      	adds	r3, #42	@ 0x2a
 8003414:	2202      	movs	r2, #2
 8003416:	701a      	strb	r2, [r3, #0]
      break;
 8003418:	e052      	b.n	80034c0 <HAL_HCD_HC_SubmitRequest+0x298>
    case EP_TYPE_INTR:
      if (direction == 0U)
 800341a:	78bb      	ldrb	r3, [r7, #2]
 800341c:	2b00      	cmp	r3, #0
 800341e:	d120      	bne.n	8003462 <HAL_HCD_HC_SubmitRequest+0x23a>
      {
        /* Set the Data Toggle bit as per the Flag */
        if (hhcd->hc[ch_num].toggle_out == 0U)
 8003420:	78fa      	ldrb	r2, [r7, #3]
 8003422:	6879      	ldr	r1, [r7, #4]
 8003424:	4613      	mov	r3, r2
 8003426:	011b      	lsls	r3, r3, #4
 8003428:	1a9b      	subs	r3, r3, r2
 800342a:	009b      	lsls	r3, r3, #2
 800342c:	440b      	add	r3, r1
 800342e:	333d      	adds	r3, #61	@ 0x3d
 8003430:	781b      	ldrb	r3, [r3, #0]
 8003432:	2b00      	cmp	r3, #0
 8003434:	d10a      	bne.n	800344c <HAL_HCD_HC_SubmitRequest+0x224>
        {
          /* Put the PID 0 */
          hhcd->hc[ch_num].data_pid = HC_PID_DATA0;
 8003436:	78fa      	ldrb	r2, [r7, #3]
 8003438:	6879      	ldr	r1, [r7, #4]
 800343a:	4613      	mov	r3, r2
 800343c:	011b      	lsls	r3, r3, #4
 800343e:	1a9b      	subs	r3, r3, r2
 8003440:	009b      	lsls	r3, r3, #2
 8003442:	440b      	add	r3, r1
 8003444:	332a      	adds	r3, #42	@ 0x2a
 8003446:	2200      	movs	r2, #0
 8003448:	701a      	strb	r2, [r3, #0]
        else
        {
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
        }
      }
      break;
 800344a:	e039      	b.n	80034c0 <HAL_HCD_HC_SubmitRequest+0x298>
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
 800344c:	78fa      	ldrb	r2, [r7, #3]
 800344e:	6879      	ldr	r1, [r7, #4]
 8003450:	4613      	mov	r3, r2
 8003452:	011b      	lsls	r3, r3, #4
 8003454:	1a9b      	subs	r3, r3, r2
 8003456:	009b      	lsls	r3, r3, #2
 8003458:	440b      	add	r3, r1
 800345a:	332a      	adds	r3, #42	@ 0x2a
 800345c:	2202      	movs	r2, #2
 800345e:	701a      	strb	r2, [r3, #0]
      break;
 8003460:	e02e      	b.n	80034c0 <HAL_HCD_HC_SubmitRequest+0x298>
        if (hhcd->hc[ch_num].toggle_in == 0U)
 8003462:	78fa      	ldrb	r2, [r7, #3]
 8003464:	6879      	ldr	r1, [r7, #4]
 8003466:	4613      	mov	r3, r2
 8003468:	011b      	lsls	r3, r3, #4
 800346a:	1a9b      	subs	r3, r3, r2
 800346c:	009b      	lsls	r3, r3, #2
 800346e:	440b      	add	r3, r1
 8003470:	333c      	adds	r3, #60	@ 0x3c
 8003472:	781b      	ldrb	r3, [r3, #0]
 8003474:	2b00      	cmp	r3, #0
 8003476:	d10a      	bne.n	800348e <HAL_HCD_HC_SubmitRequest+0x266>
          hhcd->hc[ch_num].data_pid = HC_PID_DATA0;
 8003478:	78fa      	ldrb	r2, [r7, #3]
 800347a:	6879      	ldr	r1, [r7, #4]
 800347c:	4613      	mov	r3, r2
 800347e:	011b      	lsls	r3, r3, #4
 8003480:	1a9b      	subs	r3, r3, r2
 8003482:	009b      	lsls	r3, r3, #2
 8003484:	440b      	add	r3, r1
 8003486:	332a      	adds	r3, #42	@ 0x2a
 8003488:	2200      	movs	r2, #0
 800348a:	701a      	strb	r2, [r3, #0]
      break;
 800348c:	e018      	b.n	80034c0 <HAL_HCD_HC_SubmitRequest+0x298>
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
 800348e:	78fa      	ldrb	r2, [r7, #3]
 8003490:	6879      	ldr	r1, [r7, #4]
 8003492:	4613      	mov	r3, r2
 8003494:	011b      	lsls	r3, r3, #4
 8003496:	1a9b      	subs	r3, r3, r2
 8003498:	009b      	lsls	r3, r3, #2
 800349a:	440b      	add	r3, r1
 800349c:	332a      	adds	r3, #42	@ 0x2a
 800349e:	2202      	movs	r2, #2
 80034a0:	701a      	strb	r2, [r3, #0]
      break;
 80034a2:	e00d      	b.n	80034c0 <HAL_HCD_HC_SubmitRequest+0x298>

    case EP_TYPE_ISOC:
      hhcd->hc[ch_num].data_pid = HC_PID_DATA0;
 80034a4:	78fa      	ldrb	r2, [r7, #3]
 80034a6:	6879      	ldr	r1, [r7, #4]
 80034a8:	4613      	mov	r3, r2
 80034aa:	011b      	lsls	r3, r3, #4
 80034ac:	1a9b      	subs	r3, r3, r2
 80034ae:	009b      	lsls	r3, r3, #2
 80034b0:	440b      	add	r3, r1
 80034b2:	332a      	adds	r3, #42	@ 0x2a
 80034b4:	2200      	movs	r2, #0
 80034b6:	701a      	strb	r2, [r3, #0]
      break;
 80034b8:	e002      	b.n	80034c0 <HAL_HCD_HC_SubmitRequest+0x298>

    default:
      break;
 80034ba:	bf00      	nop
 80034bc:	e000      	b.n	80034c0 <HAL_HCD_HC_SubmitRequest+0x298>
      break;
 80034be:	bf00      	nop
  }

  hhcd->hc[ch_num].xfer_buff = pbuff;
 80034c0:	78fa      	ldrb	r2, [r7, #3]
 80034c2:	6879      	ldr	r1, [r7, #4]
 80034c4:	4613      	mov	r3, r2
 80034c6:	011b      	lsls	r3, r3, #4
 80034c8:	1a9b      	subs	r3, r3, r2
 80034ca:	009b      	lsls	r3, r3, #2
 80034cc:	440b      	add	r3, r1
 80034ce:	332c      	adds	r3, #44	@ 0x2c
 80034d0:	697a      	ldr	r2, [r7, #20]
 80034d2:	601a      	str	r2, [r3, #0]
  hhcd->hc[ch_num].xfer_len  = length;
 80034d4:	78fa      	ldrb	r2, [r7, #3]
 80034d6:	8b39      	ldrh	r1, [r7, #24]
 80034d8:	6878      	ldr	r0, [r7, #4]
 80034da:	4613      	mov	r3, r2
 80034dc:	011b      	lsls	r3, r3, #4
 80034de:	1a9b      	subs	r3, r3, r2
 80034e0:	009b      	lsls	r3, r3, #2
 80034e2:	4403      	add	r3, r0
 80034e4:	3334      	adds	r3, #52	@ 0x34
 80034e6:	6019      	str	r1, [r3, #0]
  hhcd->hc[ch_num].urb_state = URB_IDLE;
 80034e8:	78fa      	ldrb	r2, [r7, #3]
 80034ea:	6879      	ldr	r1, [r7, #4]
 80034ec:	4613      	mov	r3, r2
 80034ee:	011b      	lsls	r3, r3, #4
 80034f0:	1a9b      	subs	r3, r3, r2
 80034f2:	009b      	lsls	r3, r3, #2
 80034f4:	440b      	add	r3, r1
 80034f6:	334c      	adds	r3, #76	@ 0x4c
 80034f8:	2200      	movs	r2, #0
 80034fa:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].xfer_count = 0U;
 80034fc:	78fa      	ldrb	r2, [r7, #3]
 80034fe:	6879      	ldr	r1, [r7, #4]
 8003500:	4613      	mov	r3, r2
 8003502:	011b      	lsls	r3, r3, #4
 8003504:	1a9b      	subs	r3, r3, r2
 8003506:	009b      	lsls	r3, r3, #2
 8003508:	440b      	add	r3, r1
 800350a:	3338      	adds	r3, #56	@ 0x38
 800350c:	2200      	movs	r2, #0
 800350e:	601a      	str	r2, [r3, #0]
  hhcd->hc[ch_num].ch_num = ch_num;
 8003510:	78fa      	ldrb	r2, [r7, #3]
 8003512:	6879      	ldr	r1, [r7, #4]
 8003514:	4613      	mov	r3, r2
 8003516:	011b      	lsls	r3, r3, #4
 8003518:	1a9b      	subs	r3, r3, r2
 800351a:	009b      	lsls	r3, r3, #2
 800351c:	440b      	add	r3, r1
 800351e:	3315      	adds	r3, #21
 8003520:	78fa      	ldrb	r2, [r7, #3]
 8003522:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].state = HC_IDLE;
 8003524:	78fa      	ldrb	r2, [r7, #3]
 8003526:	6879      	ldr	r1, [r7, #4]
 8003528:	4613      	mov	r3, r2
 800352a:	011b      	lsls	r3, r3, #4
 800352c:	1a9b      	subs	r3, r3, r2
 800352e:	009b      	lsls	r3, r3, #2
 8003530:	440b      	add	r3, r1
 8003532:	334d      	adds	r3, #77	@ 0x4d
 8003534:	2200      	movs	r2, #0
 8003536:	701a      	strb	r2, [r3, #0]

  return USB_HC_StartXfer(hhcd->Instance, &hhcd->hc[ch_num], (uint8_t)hhcd->Init.dma_enable);
 8003538:	687b      	ldr	r3, [r7, #4]
 800353a:	6818      	ldr	r0, [r3, #0]
 800353c:	78fa      	ldrb	r2, [r7, #3]
 800353e:	4613      	mov	r3, r2
 8003540:	011b      	lsls	r3, r3, #4
 8003542:	1a9b      	subs	r3, r3, r2
 8003544:	009b      	lsls	r3, r3, #2
 8003546:	3310      	adds	r3, #16
 8003548:	687a      	ldr	r2, [r7, #4]
 800354a:	4413      	add	r3, r2
 800354c:	1d19      	adds	r1, r3, #4
 800354e:	687b      	ldr	r3, [r7, #4]
 8003550:	799b      	ldrb	r3, [r3, #6]
 8003552:	461a      	mov	r2, r3
 8003554:	f005 fe22 	bl	800919c <USB_HC_StartXfer>
 8003558:	4603      	mov	r3, r0
}
 800355a:	4618      	mov	r0, r3
 800355c:	3708      	adds	r7, #8
 800355e:	46bd      	mov	sp, r7
 8003560:	bd80      	pop	{r7, pc}
 8003562:	bf00      	nop

08003564 <HAL_HCD_IRQHandler>:
  * @brief  Handle HCD interrupt request.
  * @param  hhcd HCD handle
  * @retval None
  */
void HAL_HCD_IRQHandler(HCD_HandleTypeDef *hhcd)
{
 8003564:	b580      	push	{r7, lr}
 8003566:	b086      	sub	sp, #24
 8003568:	af00      	add	r7, sp, #0
 800356a:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hhcd->Instance;
 800356c:	687b      	ldr	r3, [r7, #4]
 800356e:	681b      	ldr	r3, [r3, #0]
 8003570:	613b      	str	r3, [r7, #16]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8003572:	693b      	ldr	r3, [r7, #16]
 8003574:	60fb      	str	r3, [r7, #12]
  uint32_t i;
  uint32_t interrupt;

  /* Ensure that we are in device mode */
  if (USB_GetMode(hhcd->Instance) == USB_OTG_MODE_HOST)
 8003576:	687b      	ldr	r3, [r7, #4]
 8003578:	681b      	ldr	r3, [r3, #0]
 800357a:	4618      	mov	r0, r3
 800357c:	f005 fb10 	bl	8008ba0 <USB_GetMode>
 8003580:	4603      	mov	r3, r0
 8003582:	2b01      	cmp	r3, #1
 8003584:	f040 80fb 	bne.w	800377e <HAL_HCD_IRQHandler+0x21a>
  {
    /* Avoid spurious interrupt */
    if (__HAL_HCD_IS_INVALID_INTERRUPT(hhcd))
 8003588:	687b      	ldr	r3, [r7, #4]
 800358a:	681b      	ldr	r3, [r3, #0]
 800358c:	4618      	mov	r0, r3
 800358e:	f005 fad3 	bl	8008b38 <USB_ReadInterrupts>
 8003592:	4603      	mov	r3, r0
 8003594:	2b00      	cmp	r3, #0
 8003596:	f000 80f1 	beq.w	800377c <HAL_HCD_IRQHandler+0x218>
    {
      return;
    }

    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT))
 800359a:	687b      	ldr	r3, [r7, #4]
 800359c:	681b      	ldr	r3, [r3, #0]
 800359e:	4618      	mov	r0, r3
 80035a0:	f005 faca 	bl	8008b38 <USB_ReadInterrupts>
 80035a4:	4603      	mov	r3, r0
 80035a6:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80035aa:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 80035ae:	d104      	bne.n	80035ba <HAL_HCD_IRQHandler+0x56>
    {
      /* Incorrect mode, acknowledge the interrupt */
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT);
 80035b0:	687b      	ldr	r3, [r7, #4]
 80035b2:	681b      	ldr	r3, [r3, #0]
 80035b4:	f44f 1200 	mov.w	r2, #2097152	@ 0x200000
 80035b8:	615a      	str	r2, [r3, #20]
    }

    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_IISOIXFR))
 80035ba:	687b      	ldr	r3, [r7, #4]
 80035bc:	681b      	ldr	r3, [r3, #0]
 80035be:	4618      	mov	r0, r3
 80035c0:	f005 faba 	bl	8008b38 <USB_ReadInterrupts>
 80035c4:	4603      	mov	r3, r0
 80035c6:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 80035ca:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 80035ce:	d104      	bne.n	80035da <HAL_HCD_IRQHandler+0x76>
    {
      /* Incorrect mode, acknowledge the interrupt */
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_IISOIXFR);
 80035d0:	687b      	ldr	r3, [r7, #4]
 80035d2:	681b      	ldr	r3, [r3, #0]
 80035d4:	f44f 1280 	mov.w	r2, #1048576	@ 0x100000
 80035d8:	615a      	str	r2, [r3, #20]
    }

    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_PTXFE))
 80035da:	687b      	ldr	r3, [r7, #4]
 80035dc:	681b      	ldr	r3, [r3, #0]
 80035de:	4618      	mov	r0, r3
 80035e0:	f005 faaa 	bl	8008b38 <USB_ReadInterrupts>
 80035e4:	4603      	mov	r3, r0
 80035e6:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 80035ea:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 80035ee:	d104      	bne.n	80035fa <HAL_HCD_IRQHandler+0x96>
    {
      /* Incorrect mode, acknowledge the interrupt */
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_PTXFE);
 80035f0:	687b      	ldr	r3, [r7, #4]
 80035f2:	681b      	ldr	r3, [r3, #0]
 80035f4:	f04f 6280 	mov.w	r2, #67108864	@ 0x4000000
 80035f8:	615a      	str	r2, [r3, #20]
    }

    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_MMIS))
 80035fa:	687b      	ldr	r3, [r7, #4]
 80035fc:	681b      	ldr	r3, [r3, #0]
 80035fe:	4618      	mov	r0, r3
 8003600:	f005 fa9a 	bl	8008b38 <USB_ReadInterrupts>
 8003604:	4603      	mov	r3, r0
 8003606:	f003 0302 	and.w	r3, r3, #2
 800360a:	2b02      	cmp	r3, #2
 800360c:	d103      	bne.n	8003616 <HAL_HCD_IRQHandler+0xb2>
    {
      /* Incorrect mode, acknowledge the interrupt */
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_MMIS);
 800360e:	687b      	ldr	r3, [r7, #4]
 8003610:	681b      	ldr	r3, [r3, #0]
 8003612:	2202      	movs	r2, #2
 8003614:	615a      	str	r2, [r3, #20]
    }

    /* Handle Host Disconnect Interrupts */
    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_DISCINT))
 8003616:	687b      	ldr	r3, [r7, #4]
 8003618:	681b      	ldr	r3, [r3, #0]
 800361a:	4618      	mov	r0, r3
 800361c:	f005 fa8c 	bl	8008b38 <USB_ReadInterrupts>
 8003620:	4603      	mov	r3, r0
 8003622:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8003626:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800362a:	d120      	bne.n	800366e <HAL_HCD_IRQHandler+0x10a>
    {
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_DISCINT);
 800362c:	687b      	ldr	r3, [r7, #4]
 800362e:	681b      	ldr	r3, [r3, #0]
 8003630:	f04f 5200 	mov.w	r2, #536870912	@ 0x20000000
 8003634:	615a      	str	r2, [r3, #20]

      if ((USBx_HPRT0 & USB_OTG_HPRT_PCSTS) == 0U)
 8003636:	68fb      	ldr	r3, [r7, #12]
 8003638:	f503 6388 	add.w	r3, r3, #1088	@ 0x440
 800363c:	681b      	ldr	r3, [r3, #0]
 800363e:	f003 0301 	and.w	r3, r3, #1
 8003642:	2b00      	cmp	r3, #0
 8003644:	d113      	bne.n	800366e <HAL_HCD_IRQHandler+0x10a>
      {
        /* Flush USB Fifo */
        (void)USB_FlushTxFifo(USBx, 0x10U);
 8003646:	2110      	movs	r1, #16
 8003648:	6938      	ldr	r0, [r7, #16]
 800364a:	f005 f97f 	bl	800894c <USB_FlushTxFifo>
        (void)USB_FlushRxFifo(USBx);
 800364e:	6938      	ldr	r0, [r7, #16]
 8003650:	f005 f9ae 	bl	80089b0 <USB_FlushRxFifo>

        if (hhcd->Init.phy_itface == USB_OTG_EMBEDDED_PHY)
 8003654:	687b      	ldr	r3, [r7, #4]
 8003656:	7a5b      	ldrb	r3, [r3, #9]
 8003658:	2b02      	cmp	r3, #2
 800365a:	d105      	bne.n	8003668 <HAL_HCD_IRQHandler+0x104>
        {
          /* Restore FS Clock */
          (void)USB_InitFSLSPClkSel(hhcd->Instance, HCFG_48_MHZ);
 800365c:	687b      	ldr	r3, [r7, #4]
 800365e:	681b      	ldr	r3, [r3, #0]
 8003660:	2101      	movs	r1, #1
 8003662:	4618      	mov	r0, r3
 8003664:	f005 fba6 	bl	8008db4 <USB_InitFSLSPClkSel>

        /* Handle Host Port Disconnect Interrupt */
#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
        hhcd->DisconnectCallback(hhcd);
#else
        HAL_HCD_Disconnect_Callback(hhcd);
 8003668:	6878      	ldr	r0, [r7, #4]
 800366a:	f008 fb73 	bl	800bd54 <HAL_HCD_Disconnect_Callback>
#endif /* USE_HAL_HCD_REGISTER_CALLBACKS */
      }
    }

    /* Handle Host Port Interrupts */
    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_HPRTINT))
 800366e:	687b      	ldr	r3, [r7, #4]
 8003670:	681b      	ldr	r3, [r3, #0]
 8003672:	4618      	mov	r0, r3
 8003674:	f005 fa60 	bl	8008b38 <USB_ReadInterrupts>
 8003678:	4603      	mov	r3, r0
 800367a:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 800367e:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8003682:	d102      	bne.n	800368a <HAL_HCD_IRQHandler+0x126>
    {
      HCD_Port_IRQHandler(hhcd);
 8003684:	6878      	ldr	r0, [r7, #4]
 8003686:	f001 fd4d 	bl	8005124 <HCD_Port_IRQHandler>
    }

    /* Handle Host SOF Interrupt */
    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_SOF))
 800368a:	687b      	ldr	r3, [r7, #4]
 800368c:	681b      	ldr	r3, [r3, #0]
 800368e:	4618      	mov	r0, r3
 8003690:	f005 fa52 	bl	8008b38 <USB_ReadInterrupts>
 8003694:	4603      	mov	r3, r0
 8003696:	f003 0308 	and.w	r3, r3, #8
 800369a:	2b08      	cmp	r3, #8
 800369c:	d106      	bne.n	80036ac <HAL_HCD_IRQHandler+0x148>
    {
#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
      hhcd->SOFCallback(hhcd);
#else
      HAL_HCD_SOF_Callback(hhcd);
 800369e:	6878      	ldr	r0, [r7, #4]
 80036a0:	f008 fb3c 	bl	800bd1c <HAL_HCD_SOF_Callback>
#endif /* USE_HAL_HCD_REGISTER_CALLBACKS */

      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_SOF);
 80036a4:	687b      	ldr	r3, [r7, #4]
 80036a6:	681b      	ldr	r3, [r3, #0]
 80036a8:	2208      	movs	r2, #8
 80036aa:	615a      	str	r2, [r3, #20]
    }

    /* Handle Host channel Interrupt */
    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_HCINT))
 80036ac:	687b      	ldr	r3, [r7, #4]
 80036ae:	681b      	ldr	r3, [r3, #0]
 80036b0:	4618      	mov	r0, r3
 80036b2:	f005 fa41 	bl	8008b38 <USB_ReadInterrupts>
 80036b6:	4603      	mov	r3, r0
 80036b8:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80036bc:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 80036c0:	d139      	bne.n	8003736 <HAL_HCD_IRQHandler+0x1d2>
    {
      interrupt = USB_HC_ReadInterrupt(hhcd->Instance);
 80036c2:	687b      	ldr	r3, [r7, #4]
 80036c4:	681b      	ldr	r3, [r3, #0]
 80036c6:	4618      	mov	r0, r3
 80036c8:	f005 ffe2 	bl	8009690 <USB_HC_ReadInterrupt>
 80036cc:	60b8      	str	r0, [r7, #8]
      for (i = 0U; i < hhcd->Init.Host_channels; i++)
 80036ce:	2300      	movs	r3, #0
 80036d0:	617b      	str	r3, [r7, #20]
 80036d2:	e025      	b.n	8003720 <HAL_HCD_IRQHandler+0x1bc>
      {
        if ((interrupt & (1UL << (i & 0xFU))) != 0U)
 80036d4:	697b      	ldr	r3, [r7, #20]
 80036d6:	f003 030f 	and.w	r3, r3, #15
 80036da:	68ba      	ldr	r2, [r7, #8]
 80036dc:	fa22 f303 	lsr.w	r3, r2, r3
 80036e0:	f003 0301 	and.w	r3, r3, #1
 80036e4:	2b00      	cmp	r3, #0
 80036e6:	d018      	beq.n	800371a <HAL_HCD_IRQHandler+0x1b6>
        {
          if ((USBx_HC(i)->HCCHAR & USB_OTG_HCCHAR_EPDIR) == USB_OTG_HCCHAR_EPDIR)
 80036e8:	697b      	ldr	r3, [r7, #20]
 80036ea:	015a      	lsls	r2, r3, #5
 80036ec:	68fb      	ldr	r3, [r7, #12]
 80036ee:	4413      	add	r3, r2
 80036f0:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80036f4:	681b      	ldr	r3, [r3, #0]
 80036f6:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 80036fa:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80036fe:	d106      	bne.n	800370e <HAL_HCD_IRQHandler+0x1aa>
          {
            HCD_HC_IN_IRQHandler(hhcd, (uint8_t)i);
 8003700:	697b      	ldr	r3, [r7, #20]
 8003702:	b2db      	uxtb	r3, r3
 8003704:	4619      	mov	r1, r3
 8003706:	6878      	ldr	r0, [r7, #4]
 8003708:	f000 f905 	bl	8003916 <HCD_HC_IN_IRQHandler>
 800370c:	e005      	b.n	800371a <HAL_HCD_IRQHandler+0x1b6>
          }
          else
          {
            HCD_HC_OUT_IRQHandler(hhcd, (uint8_t)i);
 800370e:	697b      	ldr	r3, [r7, #20]
 8003710:	b2db      	uxtb	r3, r3
 8003712:	4619      	mov	r1, r3
 8003714:	6878      	ldr	r0, [r7, #4]
 8003716:	f000 ff67 	bl	80045e8 <HCD_HC_OUT_IRQHandler>
      for (i = 0U; i < hhcd->Init.Host_channels; i++)
 800371a:	697b      	ldr	r3, [r7, #20]
 800371c:	3301      	adds	r3, #1
 800371e:	617b      	str	r3, [r7, #20]
 8003720:	687b      	ldr	r3, [r7, #4]
 8003722:	795b      	ldrb	r3, [r3, #5]
 8003724:	461a      	mov	r2, r3
 8003726:	697b      	ldr	r3, [r7, #20]
 8003728:	4293      	cmp	r3, r2
 800372a:	d3d3      	bcc.n	80036d4 <HAL_HCD_IRQHandler+0x170>
          }
        }
      }
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_HCINT);
 800372c:	687b      	ldr	r3, [r7, #4]
 800372e:	681b      	ldr	r3, [r3, #0]
 8003730:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 8003734:	615a      	str	r2, [r3, #20]
    }

    /* Handle Rx Queue Level Interrupts */
    if ((__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_RXFLVL)) != 0U)
 8003736:	687b      	ldr	r3, [r7, #4]
 8003738:	681b      	ldr	r3, [r3, #0]
 800373a:	4618      	mov	r0, r3
 800373c:	f005 f9fc 	bl	8008b38 <USB_ReadInterrupts>
 8003740:	4603      	mov	r3, r0
 8003742:	f003 0310 	and.w	r3, r3, #16
 8003746:	2b10      	cmp	r3, #16
 8003748:	d101      	bne.n	800374e <HAL_HCD_IRQHandler+0x1ea>
 800374a:	2301      	movs	r3, #1
 800374c:	e000      	b.n	8003750 <HAL_HCD_IRQHandler+0x1ec>
 800374e:	2300      	movs	r3, #0
 8003750:	2b00      	cmp	r3, #0
 8003752:	d014      	beq.n	800377e <HAL_HCD_IRQHandler+0x21a>
    {
      USB_MASK_INTERRUPT(hhcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 8003754:	687b      	ldr	r3, [r7, #4]
 8003756:	681b      	ldr	r3, [r3, #0]
 8003758:	699a      	ldr	r2, [r3, #24]
 800375a:	687b      	ldr	r3, [r7, #4]
 800375c:	681b      	ldr	r3, [r3, #0]
 800375e:	f022 0210 	bic.w	r2, r2, #16
 8003762:	619a      	str	r2, [r3, #24]

      HCD_RXQLVL_IRQHandler(hhcd);
 8003764:	6878      	ldr	r0, [r7, #4]
 8003766:	f001 fbfe 	bl	8004f66 <HCD_RXQLVL_IRQHandler>

      USB_UNMASK_INTERRUPT(hhcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 800376a:	687b      	ldr	r3, [r7, #4]
 800376c:	681b      	ldr	r3, [r3, #0]
 800376e:	699a      	ldr	r2, [r3, #24]
 8003770:	687b      	ldr	r3, [r7, #4]
 8003772:	681b      	ldr	r3, [r3, #0]
 8003774:	f042 0210 	orr.w	r2, r2, #16
 8003778:	619a      	str	r2, [r3, #24]
 800377a:	e000      	b.n	800377e <HAL_HCD_IRQHandler+0x21a>
      return;
 800377c:	bf00      	nop
    }
  }
}
 800377e:	3718      	adds	r7, #24
 8003780:	46bd      	mov	sp, r7
 8003782:	bd80      	pop	{r7, pc}

08003784 <HAL_HCD_Start>:
  * @brief  Start the host driver.
  * @param  hhcd HCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_HCD_Start(HCD_HandleTypeDef *hhcd)
{
 8003784:	b580      	push	{r7, lr}
 8003786:	b082      	sub	sp, #8
 8003788:	af00      	add	r7, sp, #0
 800378a:	6078      	str	r0, [r7, #4]
  __HAL_LOCK(hhcd);
 800378c:	687b      	ldr	r3, [r7, #4]
 800378e:	f893 33d4 	ldrb.w	r3, [r3, #980]	@ 0x3d4
 8003792:	2b01      	cmp	r3, #1
 8003794:	d101      	bne.n	800379a <HAL_HCD_Start+0x16>
 8003796:	2302      	movs	r3, #2
 8003798:	e013      	b.n	80037c2 <HAL_HCD_Start+0x3e>
 800379a:	687b      	ldr	r3, [r7, #4]
 800379c:	2201      	movs	r2, #1
 800379e:	f883 23d4 	strb.w	r2, [r3, #980]	@ 0x3d4
  /* Enable port power */
  (void)USB_DriveVbus(hhcd->Instance, 1U);
 80037a2:	687b      	ldr	r3, [r7, #4]
 80037a4:	681b      	ldr	r3, [r3, #0]
 80037a6:	2101      	movs	r1, #1
 80037a8:	4618      	mov	r0, r3
 80037aa:	f005 fb6a 	bl	8008e82 <USB_DriveVbus>

  /* Enable global interrupt */
  __HAL_HCD_ENABLE(hhcd);
 80037ae:	687b      	ldr	r3, [r7, #4]
 80037b0:	681b      	ldr	r3, [r3, #0]
 80037b2:	4618      	mov	r0, r3
 80037b4:	f005 f85c 	bl	8008870 <USB_EnableGlobalInt>
  __HAL_UNLOCK(hhcd);
 80037b8:	687b      	ldr	r3, [r7, #4]
 80037ba:	2200      	movs	r2, #0
 80037bc:	f883 23d4 	strb.w	r2, [r3, #980]	@ 0x3d4

  return HAL_OK;
 80037c0:	2300      	movs	r3, #0
}
 80037c2:	4618      	mov	r0, r3
 80037c4:	3708      	adds	r7, #8
 80037c6:	46bd      	mov	sp, r7
 80037c8:	bd80      	pop	{r7, pc}

080037ca <HAL_HCD_Stop>:
  * @param  hhcd HCD handle
  * @retval HAL status
  */

HAL_StatusTypeDef HAL_HCD_Stop(HCD_HandleTypeDef *hhcd)
{
 80037ca:	b580      	push	{r7, lr}
 80037cc:	b082      	sub	sp, #8
 80037ce:	af00      	add	r7, sp, #0
 80037d0:	6078      	str	r0, [r7, #4]
  __HAL_LOCK(hhcd);
 80037d2:	687b      	ldr	r3, [r7, #4]
 80037d4:	f893 33d4 	ldrb.w	r3, [r3, #980]	@ 0x3d4
 80037d8:	2b01      	cmp	r3, #1
 80037da:	d101      	bne.n	80037e0 <HAL_HCD_Stop+0x16>
 80037dc:	2302      	movs	r3, #2
 80037de:	e00d      	b.n	80037fc <HAL_HCD_Stop+0x32>
 80037e0:	687b      	ldr	r3, [r7, #4]
 80037e2:	2201      	movs	r2, #1
 80037e4:	f883 23d4 	strb.w	r2, [r3, #980]	@ 0x3d4
  (void)USB_StopHost(hhcd->Instance);
 80037e8:	687b      	ldr	r3, [r7, #4]
 80037ea:	681b      	ldr	r3, [r3, #0]
 80037ec:	4618      	mov	r0, r3
 80037ee:	f006 f8bd 	bl	800996c <USB_StopHost>
  __HAL_UNLOCK(hhcd);
 80037f2:	687b      	ldr	r3, [r7, #4]
 80037f4:	2200      	movs	r2, #0
 80037f6:	f883 23d4 	strb.w	r2, [r3, #980]	@ 0x3d4

  return HAL_OK;
 80037fa:	2300      	movs	r3, #0
}
 80037fc:	4618      	mov	r0, r3
 80037fe:	3708      	adds	r7, #8
 8003800:	46bd      	mov	sp, r7
 8003802:	bd80      	pop	{r7, pc}

08003804 <HAL_HCD_ResetPort>:
  * @brief  Reset the host port.
  * @param  hhcd HCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_HCD_ResetPort(HCD_HandleTypeDef *hhcd)
{
 8003804:	b580      	push	{r7, lr}
 8003806:	b082      	sub	sp, #8
 8003808:	af00      	add	r7, sp, #0
 800380a:	6078      	str	r0, [r7, #4]
  return (USB_ResetPort(hhcd->Instance));
 800380c:	687b      	ldr	r3, [r7, #4]
 800380e:	681b      	ldr	r3, [r3, #0]
 8003810:	4618      	mov	r0, r3
 8003812:	f005 fb0c 	bl	8008e2e <USB_ResetPort>
 8003816:	4603      	mov	r3, r0
}
 8003818:	4618      	mov	r0, r3
 800381a:	3708      	adds	r7, #8
 800381c:	46bd      	mov	sp, r7
 800381e:	bd80      	pop	{r7, pc}

08003820 <HAL_HCD_HC_GetURBState>:
  *            URB_NYET/
  *            URB_ERROR/
  *            URB_STALL
  */
HCD_URBStateTypeDef HAL_HCD_HC_GetURBState(HCD_HandleTypeDef const *hhcd, uint8_t chnum)
{
 8003820:	b480      	push	{r7}
 8003822:	b083      	sub	sp, #12
 8003824:	af00      	add	r7, sp, #0
 8003826:	6078      	str	r0, [r7, #4]
 8003828:	460b      	mov	r3, r1
 800382a:	70fb      	strb	r3, [r7, #3]
  return hhcd->hc[chnum].urb_state;
 800382c:	78fa      	ldrb	r2, [r7, #3]
 800382e:	6879      	ldr	r1, [r7, #4]
 8003830:	4613      	mov	r3, r2
 8003832:	011b      	lsls	r3, r3, #4
 8003834:	1a9b      	subs	r3, r3, r2
 8003836:	009b      	lsls	r3, r3, #2
 8003838:	440b      	add	r3, r1
 800383a:	334c      	adds	r3, #76	@ 0x4c
 800383c:	781b      	ldrb	r3, [r3, #0]
}
 800383e:	4618      	mov	r0, r3
 8003840:	370c      	adds	r7, #12
 8003842:	46bd      	mov	sp, r7
 8003844:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003848:	4770      	bx	lr

0800384a <HAL_HCD_HC_GetXferCount>:
  * @param  chnum Channel number.
  *         This parameter can be a value from 1 to 15
  * @retval last transfer size in byte
  */
uint32_t HAL_HCD_HC_GetXferCount(HCD_HandleTypeDef const *hhcd, uint8_t chnum)
{
 800384a:	b480      	push	{r7}
 800384c:	b083      	sub	sp, #12
 800384e:	af00      	add	r7, sp, #0
 8003850:	6078      	str	r0, [r7, #4]
 8003852:	460b      	mov	r3, r1
 8003854:	70fb      	strb	r3, [r7, #3]
  return hhcd->hc[chnum].xfer_count;
 8003856:	78fa      	ldrb	r2, [r7, #3]
 8003858:	6879      	ldr	r1, [r7, #4]
 800385a:	4613      	mov	r3, r2
 800385c:	011b      	lsls	r3, r3, #4
 800385e:	1a9b      	subs	r3, r3, r2
 8003860:	009b      	lsls	r3, r3, #2
 8003862:	440b      	add	r3, r1
 8003864:	3338      	adds	r3, #56	@ 0x38
 8003866:	681b      	ldr	r3, [r3, #0]
}
 8003868:	4618      	mov	r0, r3
 800386a:	370c      	adds	r7, #12
 800386c:	46bd      	mov	sp, r7
 800386e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003872:	4770      	bx	lr

08003874 <HAL_HCD_GetCurrentFrame>:
  * @brief  Return the current Host frame number.
  * @param  hhcd HCD handle
  * @retval Current Host frame number
  */
uint32_t HAL_HCD_GetCurrentFrame(HCD_HandleTypeDef *hhcd)
{
 8003874:	b580      	push	{r7, lr}
 8003876:	b082      	sub	sp, #8
 8003878:	af00      	add	r7, sp, #0
 800387a:	6078      	str	r0, [r7, #4]
  return (USB_GetCurrentFrame(hhcd->Instance));
 800387c:	687b      	ldr	r3, [r7, #4]
 800387e:	681b      	ldr	r3, [r3, #0]
 8003880:	4618      	mov	r0, r3
 8003882:	f005 fb4e 	bl	8008f22 <USB_GetCurrentFrame>
 8003886:	4603      	mov	r3, r0
}
 8003888:	4618      	mov	r0, r3
 800388a:	3708      	adds	r7, #8
 800388c:	46bd      	mov	sp, r7
 800388e:	bd80      	pop	{r7, pc}

08003890 <HAL_HCD_GetCurrentSpeed>:
  * @brief  Return the Host enumeration speed.
  * @param  hhcd HCD handle
  * @retval Enumeration speed
  */
uint32_t HAL_HCD_GetCurrentSpeed(HCD_HandleTypeDef *hhcd)
{
 8003890:	b580      	push	{r7, lr}
 8003892:	b082      	sub	sp, #8
 8003894:	af00      	add	r7, sp, #0
 8003896:	6078      	str	r0, [r7, #4]
  return (USB_GetHostSpeed(hhcd->Instance));
 8003898:	687b      	ldr	r3, [r7, #4]
 800389a:	681b      	ldr	r3, [r3, #0]
 800389c:	4618      	mov	r0, r3
 800389e:	f005 fb29 	bl	8008ef4 <USB_GetHostSpeed>
 80038a2:	4603      	mov	r3, r0
}
 80038a4:	4618      	mov	r0, r3
 80038a6:	3708      	adds	r7, #8
 80038a8:	46bd      	mov	sp, r7
 80038aa:	bd80      	pop	{r7, pc}

080038ac <HAL_HCD_HC_ClearHubInfo>:
  * @param  ch_num Channel number.
  *         This parameter can be a value from 1 to 15
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_HCD_HC_ClearHubInfo(HCD_HandleTypeDef *hhcd, uint8_t ch_num)
{
 80038ac:	b480      	push	{r7}
 80038ae:	b083      	sub	sp, #12
 80038b0:	af00      	add	r7, sp, #0
 80038b2:	6078      	str	r0, [r7, #4]
 80038b4:	460b      	mov	r3, r1
 80038b6:	70fb      	strb	r3, [r7, #3]
  hhcd->hc[ch_num].do_ssplit = 0U;
 80038b8:	78fa      	ldrb	r2, [r7, #3]
 80038ba:	6879      	ldr	r1, [r7, #4]
 80038bc:	4613      	mov	r3, r2
 80038be:	011b      	lsls	r3, r3, #4
 80038c0:	1a9b      	subs	r3, r3, r2
 80038c2:	009b      	lsls	r3, r3, #2
 80038c4:	440b      	add	r3, r1
 80038c6:	331a      	adds	r3, #26
 80038c8:	2200      	movs	r2, #0
 80038ca:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].do_csplit = 0U;
 80038cc:	78fa      	ldrb	r2, [r7, #3]
 80038ce:	6879      	ldr	r1, [r7, #4]
 80038d0:	4613      	mov	r3, r2
 80038d2:	011b      	lsls	r3, r3, #4
 80038d4:	1a9b      	subs	r3, r3, r2
 80038d6:	009b      	lsls	r3, r3, #2
 80038d8:	440b      	add	r3, r1
 80038da:	331b      	adds	r3, #27
 80038dc:	2200      	movs	r2, #0
 80038de:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].hub_addr = 0U;
 80038e0:	78fa      	ldrb	r2, [r7, #3]
 80038e2:	6879      	ldr	r1, [r7, #4]
 80038e4:	4613      	mov	r3, r2
 80038e6:	011b      	lsls	r3, r3, #4
 80038e8:	1a9b      	subs	r3, r3, r2
 80038ea:	009b      	lsls	r3, r3, #2
 80038ec:	440b      	add	r3, r1
 80038ee:	3325      	adds	r3, #37	@ 0x25
 80038f0:	2200      	movs	r2, #0
 80038f2:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].hub_port_nbr = 0U;
 80038f4:	78fa      	ldrb	r2, [r7, #3]
 80038f6:	6879      	ldr	r1, [r7, #4]
 80038f8:	4613      	mov	r3, r2
 80038fa:	011b      	lsls	r3, r3, #4
 80038fc:	1a9b      	subs	r3, r3, r2
 80038fe:	009b      	lsls	r3, r3, #2
 8003900:	440b      	add	r3, r1
 8003902:	3324      	adds	r3, #36	@ 0x24
 8003904:	2200      	movs	r2, #0
 8003906:	701a      	strb	r2, [r3, #0]

  return HAL_OK;
 8003908:	2300      	movs	r3, #0
}
 800390a:	4618      	mov	r0, r3
 800390c:	370c      	adds	r7, #12
 800390e:	46bd      	mov	sp, r7
 8003910:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003914:	4770      	bx	lr

08003916 <HCD_HC_IN_IRQHandler>:
  * @param  chnum Channel number.
  *         This parameter can be a value from 1 to 15
  * @retval none
  */
static void HCD_HC_IN_IRQHandler(HCD_HandleTypeDef *hhcd, uint8_t chnum)
{
 8003916:	b580      	push	{r7, lr}
 8003918:	b086      	sub	sp, #24
 800391a:	af00      	add	r7, sp, #0
 800391c:	6078      	str	r0, [r7, #4]
 800391e:	460b      	mov	r3, r1
 8003920:	70fb      	strb	r3, [r7, #3]
  const USB_OTG_GlobalTypeDef *USBx = hhcd->Instance;
 8003922:	687b      	ldr	r3, [r7, #4]
 8003924:	681b      	ldr	r3, [r3, #0]
 8003926:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8003928:	697b      	ldr	r3, [r7, #20]
 800392a:	613b      	str	r3, [r7, #16]
  uint32_t tmpreg;

  if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_AHBERR))
 800392c:	687b      	ldr	r3, [r7, #4]
 800392e:	681b      	ldr	r3, [r3, #0]
 8003930:	78fa      	ldrb	r2, [r7, #3]
 8003932:	4611      	mov	r1, r2
 8003934:	4618      	mov	r0, r3
 8003936:	f005 f912 	bl	8008b5e <USB_ReadChInterrupts>
 800393a:	4603      	mov	r3, r0
 800393c:	f003 0304 	and.w	r3, r3, #4
 8003940:	2b04      	cmp	r3, #4
 8003942:	d11a      	bne.n	800397a <HCD_HC_IN_IRQHandler+0x64>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_AHBERR);
 8003944:	78fb      	ldrb	r3, [r7, #3]
 8003946:	015a      	lsls	r2, r3, #5
 8003948:	693b      	ldr	r3, [r7, #16]
 800394a:	4413      	add	r3, r2
 800394c:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8003950:	461a      	mov	r2, r3
 8003952:	2304      	movs	r3, #4
 8003954:	6093      	str	r3, [r2, #8]
    hhcd->hc[chnum].state = HC_XACTERR;
 8003956:	78fa      	ldrb	r2, [r7, #3]
 8003958:	6879      	ldr	r1, [r7, #4]
 800395a:	4613      	mov	r3, r2
 800395c:	011b      	lsls	r3, r3, #4
 800395e:	1a9b      	subs	r3, r3, r2
 8003960:	009b      	lsls	r3, r3, #2
 8003962:	440b      	add	r3, r1
 8003964:	334d      	adds	r3, #77	@ 0x4d
 8003966:	2207      	movs	r2, #7
 8003968:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 800396a:	687b      	ldr	r3, [r7, #4]
 800396c:	681b      	ldr	r3, [r3, #0]
 800396e:	78fa      	ldrb	r2, [r7, #3]
 8003970:	4611      	mov	r1, r2
 8003972:	4618      	mov	r0, r3
 8003974:	f005 fe9d 	bl	80096b2 <USB_HC_Halt>
 8003978:	e09e      	b.n	8003ab8 <HCD_HC_IN_IRQHandler+0x1a2>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_BBERR))
 800397a:	687b      	ldr	r3, [r7, #4]
 800397c:	681b      	ldr	r3, [r3, #0]
 800397e:	78fa      	ldrb	r2, [r7, #3]
 8003980:	4611      	mov	r1, r2
 8003982:	4618      	mov	r0, r3
 8003984:	f005 f8eb 	bl	8008b5e <USB_ReadChInterrupts>
 8003988:	4603      	mov	r3, r0
 800398a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800398e:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8003992:	d11b      	bne.n	80039cc <HCD_HC_IN_IRQHandler+0xb6>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_BBERR);
 8003994:	78fb      	ldrb	r3, [r7, #3]
 8003996:	015a      	lsls	r2, r3, #5
 8003998:	693b      	ldr	r3, [r7, #16]
 800399a:	4413      	add	r3, r2
 800399c:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80039a0:	461a      	mov	r2, r3
 80039a2:	f44f 7380 	mov.w	r3, #256	@ 0x100
 80039a6:	6093      	str	r3, [r2, #8]
    hhcd->hc[chnum].state = HC_BBLERR;
 80039a8:	78fa      	ldrb	r2, [r7, #3]
 80039aa:	6879      	ldr	r1, [r7, #4]
 80039ac:	4613      	mov	r3, r2
 80039ae:	011b      	lsls	r3, r3, #4
 80039b0:	1a9b      	subs	r3, r3, r2
 80039b2:	009b      	lsls	r3, r3, #2
 80039b4:	440b      	add	r3, r1
 80039b6:	334d      	adds	r3, #77	@ 0x4d
 80039b8:	2208      	movs	r2, #8
 80039ba:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 80039bc:	687b      	ldr	r3, [r7, #4]
 80039be:	681b      	ldr	r3, [r3, #0]
 80039c0:	78fa      	ldrb	r2, [r7, #3]
 80039c2:	4611      	mov	r1, r2
 80039c4:	4618      	mov	r0, r3
 80039c6:	f005 fe74 	bl	80096b2 <USB_HC_Halt>
 80039ca:	e075      	b.n	8003ab8 <HCD_HC_IN_IRQHandler+0x1a2>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_STALL))
 80039cc:	687b      	ldr	r3, [r7, #4]
 80039ce:	681b      	ldr	r3, [r3, #0]
 80039d0:	78fa      	ldrb	r2, [r7, #3]
 80039d2:	4611      	mov	r1, r2
 80039d4:	4618      	mov	r0, r3
 80039d6:	f005 f8c2 	bl	8008b5e <USB_ReadChInterrupts>
 80039da:	4603      	mov	r3, r0
 80039dc:	f003 0308 	and.w	r3, r3, #8
 80039e0:	2b08      	cmp	r3, #8
 80039e2:	d11a      	bne.n	8003a1a <HCD_HC_IN_IRQHandler+0x104>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_STALL);
 80039e4:	78fb      	ldrb	r3, [r7, #3]
 80039e6:	015a      	lsls	r2, r3, #5
 80039e8:	693b      	ldr	r3, [r7, #16]
 80039ea:	4413      	add	r3, r2
 80039ec:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80039f0:	461a      	mov	r2, r3
 80039f2:	2308      	movs	r3, #8
 80039f4:	6093      	str	r3, [r2, #8]
    hhcd->hc[chnum].state = HC_STALL;
 80039f6:	78fa      	ldrb	r2, [r7, #3]
 80039f8:	6879      	ldr	r1, [r7, #4]
 80039fa:	4613      	mov	r3, r2
 80039fc:	011b      	lsls	r3, r3, #4
 80039fe:	1a9b      	subs	r3, r3, r2
 8003a00:	009b      	lsls	r3, r3, #2
 8003a02:	440b      	add	r3, r1
 8003a04:	334d      	adds	r3, #77	@ 0x4d
 8003a06:	2206      	movs	r2, #6
 8003a08:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 8003a0a:	687b      	ldr	r3, [r7, #4]
 8003a0c:	681b      	ldr	r3, [r3, #0]
 8003a0e:	78fa      	ldrb	r2, [r7, #3]
 8003a10:	4611      	mov	r1, r2
 8003a12:	4618      	mov	r0, r3
 8003a14:	f005 fe4d 	bl	80096b2 <USB_HC_Halt>
 8003a18:	e04e      	b.n	8003ab8 <HCD_HC_IN_IRQHandler+0x1a2>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_DTERR))
 8003a1a:	687b      	ldr	r3, [r7, #4]
 8003a1c:	681b      	ldr	r3, [r3, #0]
 8003a1e:	78fa      	ldrb	r2, [r7, #3]
 8003a20:	4611      	mov	r1, r2
 8003a22:	4618      	mov	r0, r3
 8003a24:	f005 f89b 	bl	8008b5e <USB_ReadChInterrupts>
 8003a28:	4603      	mov	r3, r0
 8003a2a:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003a2e:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8003a32:	d11b      	bne.n	8003a6c <HCD_HC_IN_IRQHandler+0x156>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_DTERR);
 8003a34:	78fb      	ldrb	r3, [r7, #3]
 8003a36:	015a      	lsls	r2, r3, #5
 8003a38:	693b      	ldr	r3, [r7, #16]
 8003a3a:	4413      	add	r3, r2
 8003a3c:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8003a40:	461a      	mov	r2, r3
 8003a42:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8003a46:	6093      	str	r3, [r2, #8]
    hhcd->hc[chnum].state = HC_DATATGLERR;
 8003a48:	78fa      	ldrb	r2, [r7, #3]
 8003a4a:	6879      	ldr	r1, [r7, #4]
 8003a4c:	4613      	mov	r3, r2
 8003a4e:	011b      	lsls	r3, r3, #4
 8003a50:	1a9b      	subs	r3, r3, r2
 8003a52:	009b      	lsls	r3, r3, #2
 8003a54:	440b      	add	r3, r1
 8003a56:	334d      	adds	r3, #77	@ 0x4d
 8003a58:	2209      	movs	r2, #9
 8003a5a:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 8003a5c:	687b      	ldr	r3, [r7, #4]
 8003a5e:	681b      	ldr	r3, [r3, #0]
 8003a60:	78fa      	ldrb	r2, [r7, #3]
 8003a62:	4611      	mov	r1, r2
 8003a64:	4618      	mov	r0, r3
 8003a66:	f005 fe24 	bl	80096b2 <USB_HC_Halt>
 8003a6a:	e025      	b.n	8003ab8 <HCD_HC_IN_IRQHandler+0x1a2>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_TXERR))
 8003a6c:	687b      	ldr	r3, [r7, #4]
 8003a6e:	681b      	ldr	r3, [r3, #0]
 8003a70:	78fa      	ldrb	r2, [r7, #3]
 8003a72:	4611      	mov	r1, r2
 8003a74:	4618      	mov	r0, r3
 8003a76:	f005 f872 	bl	8008b5e <USB_ReadChInterrupts>
 8003a7a:	4603      	mov	r3, r0
 8003a7c:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003a80:	2b80      	cmp	r3, #128	@ 0x80
 8003a82:	d119      	bne.n	8003ab8 <HCD_HC_IN_IRQHandler+0x1a2>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_TXERR);
 8003a84:	78fb      	ldrb	r3, [r7, #3]
 8003a86:	015a      	lsls	r2, r3, #5
 8003a88:	693b      	ldr	r3, [r7, #16]
 8003a8a:	4413      	add	r3, r2
 8003a8c:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8003a90:	461a      	mov	r2, r3
 8003a92:	2380      	movs	r3, #128	@ 0x80
 8003a94:	6093      	str	r3, [r2, #8]
    hhcd->hc[chnum].state = HC_XACTERR;
 8003a96:	78fa      	ldrb	r2, [r7, #3]
 8003a98:	6879      	ldr	r1, [r7, #4]
 8003a9a:	4613      	mov	r3, r2
 8003a9c:	011b      	lsls	r3, r3, #4
 8003a9e:	1a9b      	subs	r3, r3, r2
 8003aa0:	009b      	lsls	r3, r3, #2
 8003aa2:	440b      	add	r3, r1
 8003aa4:	334d      	adds	r3, #77	@ 0x4d
 8003aa6:	2207      	movs	r2, #7
 8003aa8:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 8003aaa:	687b      	ldr	r3, [r7, #4]
 8003aac:	681b      	ldr	r3, [r3, #0]
 8003aae:	78fa      	ldrb	r2, [r7, #3]
 8003ab0:	4611      	mov	r1, r2
 8003ab2:	4618      	mov	r0, r3
 8003ab4:	f005 fdfd 	bl	80096b2 <USB_HC_Halt>
  else
  {
    /* ... */
  }

  if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_FRMOR))
 8003ab8:	687b      	ldr	r3, [r7, #4]
 8003aba:	681b      	ldr	r3, [r3, #0]
 8003abc:	78fa      	ldrb	r2, [r7, #3]
 8003abe:	4611      	mov	r1, r2
 8003ac0:	4618      	mov	r0, r3
 8003ac2:	f005 f84c 	bl	8008b5e <USB_ReadChInterrupts>
 8003ac6:	4603      	mov	r3, r0
 8003ac8:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8003acc:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8003ad0:	d112      	bne.n	8003af8 <HCD_HC_IN_IRQHandler+0x1e2>
  {
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 8003ad2:	687b      	ldr	r3, [r7, #4]
 8003ad4:	681b      	ldr	r3, [r3, #0]
 8003ad6:	78fa      	ldrb	r2, [r7, #3]
 8003ad8:	4611      	mov	r1, r2
 8003ada:	4618      	mov	r0, r3
 8003adc:	f005 fde9 	bl	80096b2 <USB_HC_Halt>
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_FRMOR);
 8003ae0:	78fb      	ldrb	r3, [r7, #3]
 8003ae2:	015a      	lsls	r2, r3, #5
 8003ae4:	693b      	ldr	r3, [r7, #16]
 8003ae6:	4413      	add	r3, r2
 8003ae8:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8003aec:	461a      	mov	r2, r3
 8003aee:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8003af2:	6093      	str	r3, [r2, #8]
 8003af4:	f000 bd75 	b.w	80045e2 <HCD_HC_IN_IRQHandler+0xccc>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_XFRC))
 8003af8:	687b      	ldr	r3, [r7, #4]
 8003afa:	681b      	ldr	r3, [r3, #0]
 8003afc:	78fa      	ldrb	r2, [r7, #3]
 8003afe:	4611      	mov	r1, r2
 8003b00:	4618      	mov	r0, r3
 8003b02:	f005 f82c 	bl	8008b5e <USB_ReadChInterrupts>
 8003b06:	4603      	mov	r3, r0
 8003b08:	f003 0301 	and.w	r3, r3, #1
 8003b0c:	2b01      	cmp	r3, #1
 8003b0e:	f040 8128 	bne.w	8003d62 <HCD_HC_IN_IRQHandler+0x44c>
  {
    /* Clear any pending ACK IT */
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_ACK);
 8003b12:	78fb      	ldrb	r3, [r7, #3]
 8003b14:	015a      	lsls	r2, r3, #5
 8003b16:	693b      	ldr	r3, [r7, #16]
 8003b18:	4413      	add	r3, r2
 8003b1a:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8003b1e:	461a      	mov	r2, r3
 8003b20:	2320      	movs	r3, #32
 8003b22:	6093      	str	r3, [r2, #8]

    if (hhcd->hc[chnum].do_csplit == 1U)
 8003b24:	78fa      	ldrb	r2, [r7, #3]
 8003b26:	6879      	ldr	r1, [r7, #4]
 8003b28:	4613      	mov	r3, r2
 8003b2a:	011b      	lsls	r3, r3, #4
 8003b2c:	1a9b      	subs	r3, r3, r2
 8003b2e:	009b      	lsls	r3, r3, #2
 8003b30:	440b      	add	r3, r1
 8003b32:	331b      	adds	r3, #27
 8003b34:	781b      	ldrb	r3, [r3, #0]
 8003b36:	2b01      	cmp	r3, #1
 8003b38:	d119      	bne.n	8003b6e <HCD_HC_IN_IRQHandler+0x258>
    {
      hhcd->hc[chnum].do_csplit = 0U;
 8003b3a:	78fa      	ldrb	r2, [r7, #3]
 8003b3c:	6879      	ldr	r1, [r7, #4]
 8003b3e:	4613      	mov	r3, r2
 8003b40:	011b      	lsls	r3, r3, #4
 8003b42:	1a9b      	subs	r3, r3, r2
 8003b44:	009b      	lsls	r3, r3, #2
 8003b46:	440b      	add	r3, r1
 8003b48:	331b      	adds	r3, #27
 8003b4a:	2200      	movs	r2, #0
 8003b4c:	701a      	strb	r2, [r3, #0]
      __HAL_HCD_CLEAR_HC_CSPLT(chnum);
 8003b4e:	78fb      	ldrb	r3, [r7, #3]
 8003b50:	015a      	lsls	r2, r3, #5
 8003b52:	693b      	ldr	r3, [r7, #16]
 8003b54:	4413      	add	r3, r2
 8003b56:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8003b5a:	685b      	ldr	r3, [r3, #4]
 8003b5c:	78fa      	ldrb	r2, [r7, #3]
 8003b5e:	0151      	lsls	r1, r2, #5
 8003b60:	693a      	ldr	r2, [r7, #16]
 8003b62:	440a      	add	r2, r1
 8003b64:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8003b68:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8003b6c:	6053      	str	r3, [r2, #4]
    }

    if (hhcd->Init.dma_enable != 0U)
 8003b6e:	687b      	ldr	r3, [r7, #4]
 8003b70:	799b      	ldrb	r3, [r3, #6]
 8003b72:	2b00      	cmp	r3, #0
 8003b74:	d01b      	beq.n	8003bae <HCD_HC_IN_IRQHandler+0x298>
    {
      hhcd->hc[chnum].xfer_count = hhcd->hc[chnum].XferSize - (USBx_HC(chnum)->HCTSIZ & USB_OTG_HCTSIZ_XFRSIZ);
 8003b76:	78fa      	ldrb	r2, [r7, #3]
 8003b78:	6879      	ldr	r1, [r7, #4]
 8003b7a:	4613      	mov	r3, r2
 8003b7c:	011b      	lsls	r3, r3, #4
 8003b7e:	1a9b      	subs	r3, r3, r2
 8003b80:	009b      	lsls	r3, r3, #2
 8003b82:	440b      	add	r3, r1
 8003b84:	3330      	adds	r3, #48	@ 0x30
 8003b86:	6819      	ldr	r1, [r3, #0]
 8003b88:	78fb      	ldrb	r3, [r7, #3]
 8003b8a:	015a      	lsls	r2, r3, #5
 8003b8c:	693b      	ldr	r3, [r7, #16]
 8003b8e:	4413      	add	r3, r2
 8003b90:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8003b94:	691b      	ldr	r3, [r3, #16]
 8003b96:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8003b9a:	78fa      	ldrb	r2, [r7, #3]
 8003b9c:	1ac9      	subs	r1, r1, r3
 8003b9e:	6878      	ldr	r0, [r7, #4]
 8003ba0:	4613      	mov	r3, r2
 8003ba2:	011b      	lsls	r3, r3, #4
 8003ba4:	1a9b      	subs	r3, r3, r2
 8003ba6:	009b      	lsls	r3, r3, #2
 8003ba8:	4403      	add	r3, r0
 8003baa:	3338      	adds	r3, #56	@ 0x38
 8003bac:	6019      	str	r1, [r3, #0]
    }

    hhcd->hc[chnum].state = HC_XFRC;
 8003bae:	78fa      	ldrb	r2, [r7, #3]
 8003bb0:	6879      	ldr	r1, [r7, #4]
 8003bb2:	4613      	mov	r3, r2
 8003bb4:	011b      	lsls	r3, r3, #4
 8003bb6:	1a9b      	subs	r3, r3, r2
 8003bb8:	009b      	lsls	r3, r3, #2
 8003bba:	440b      	add	r3, r1
 8003bbc:	334d      	adds	r3, #77	@ 0x4d
 8003bbe:	2201      	movs	r2, #1
 8003bc0:	701a      	strb	r2, [r3, #0]
    hhcd->hc[chnum].ErrCnt = 0U;
 8003bc2:	78fa      	ldrb	r2, [r7, #3]
 8003bc4:	6879      	ldr	r1, [r7, #4]
 8003bc6:	4613      	mov	r3, r2
 8003bc8:	011b      	lsls	r3, r3, #4
 8003bca:	1a9b      	subs	r3, r3, r2
 8003bcc:	009b      	lsls	r3, r3, #2
 8003bce:	440b      	add	r3, r1
 8003bd0:	3344      	adds	r3, #68	@ 0x44
 8003bd2:	2200      	movs	r2, #0
 8003bd4:	601a      	str	r2, [r3, #0]
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_XFRC);
 8003bd6:	78fb      	ldrb	r3, [r7, #3]
 8003bd8:	015a      	lsls	r2, r3, #5
 8003bda:	693b      	ldr	r3, [r7, #16]
 8003bdc:	4413      	add	r3, r2
 8003bde:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8003be2:	461a      	mov	r2, r3
 8003be4:	2301      	movs	r3, #1
 8003be6:	6093      	str	r3, [r2, #8]

    if ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL) ||
 8003be8:	78fa      	ldrb	r2, [r7, #3]
 8003bea:	6879      	ldr	r1, [r7, #4]
 8003bec:	4613      	mov	r3, r2
 8003bee:	011b      	lsls	r3, r3, #4
 8003bf0:	1a9b      	subs	r3, r3, r2
 8003bf2:	009b      	lsls	r3, r3, #2
 8003bf4:	440b      	add	r3, r1
 8003bf6:	3326      	adds	r3, #38	@ 0x26
 8003bf8:	781b      	ldrb	r3, [r3, #0]
 8003bfa:	2b00      	cmp	r3, #0
 8003bfc:	d00a      	beq.n	8003c14 <HCD_HC_IN_IRQHandler+0x2fe>
        (hhcd->hc[chnum].ep_type == EP_TYPE_BULK))
 8003bfe:	78fa      	ldrb	r2, [r7, #3]
 8003c00:	6879      	ldr	r1, [r7, #4]
 8003c02:	4613      	mov	r3, r2
 8003c04:	011b      	lsls	r3, r3, #4
 8003c06:	1a9b      	subs	r3, r3, r2
 8003c08:	009b      	lsls	r3, r3, #2
 8003c0a:	440b      	add	r3, r1
 8003c0c:	3326      	adds	r3, #38	@ 0x26
 8003c0e:	781b      	ldrb	r3, [r3, #0]
    if ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL) ||
 8003c10:	2b02      	cmp	r3, #2
 8003c12:	d110      	bne.n	8003c36 <HCD_HC_IN_IRQHandler+0x320>
    {
      (void)USB_HC_Halt(hhcd->Instance, chnum);
 8003c14:	687b      	ldr	r3, [r7, #4]
 8003c16:	681b      	ldr	r3, [r3, #0]
 8003c18:	78fa      	ldrb	r2, [r7, #3]
 8003c1a:	4611      	mov	r1, r2
 8003c1c:	4618      	mov	r0, r3
 8003c1e:	f005 fd48 	bl	80096b2 <USB_HC_Halt>
      __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_NAK);
 8003c22:	78fb      	ldrb	r3, [r7, #3]
 8003c24:	015a      	lsls	r2, r3, #5
 8003c26:	693b      	ldr	r3, [r7, #16]
 8003c28:	4413      	add	r3, r2
 8003c2a:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8003c2e:	461a      	mov	r2, r3
 8003c30:	2310      	movs	r3, #16
 8003c32:	6093      	str	r3, [r2, #8]
 8003c34:	e03d      	b.n	8003cb2 <HCD_HC_IN_IRQHandler+0x39c>
    }
    else if ((hhcd->hc[chnum].ep_type == EP_TYPE_INTR) ||
 8003c36:	78fa      	ldrb	r2, [r7, #3]
 8003c38:	6879      	ldr	r1, [r7, #4]
 8003c3a:	4613      	mov	r3, r2
 8003c3c:	011b      	lsls	r3, r3, #4
 8003c3e:	1a9b      	subs	r3, r3, r2
 8003c40:	009b      	lsls	r3, r3, #2
 8003c42:	440b      	add	r3, r1
 8003c44:	3326      	adds	r3, #38	@ 0x26
 8003c46:	781b      	ldrb	r3, [r3, #0]
 8003c48:	2b03      	cmp	r3, #3
 8003c4a:	d00a      	beq.n	8003c62 <HCD_HC_IN_IRQHandler+0x34c>
             (hhcd->hc[chnum].ep_type == EP_TYPE_ISOC))
 8003c4c:	78fa      	ldrb	r2, [r7, #3]
 8003c4e:	6879      	ldr	r1, [r7, #4]
 8003c50:	4613      	mov	r3, r2
 8003c52:	011b      	lsls	r3, r3, #4
 8003c54:	1a9b      	subs	r3, r3, r2
 8003c56:	009b      	lsls	r3, r3, #2
 8003c58:	440b      	add	r3, r1
 8003c5a:	3326      	adds	r3, #38	@ 0x26
 8003c5c:	781b      	ldrb	r3, [r3, #0]
    else if ((hhcd->hc[chnum].ep_type == EP_TYPE_INTR) ||
 8003c5e:	2b01      	cmp	r3, #1
 8003c60:	d127      	bne.n	8003cb2 <HCD_HC_IN_IRQHandler+0x39c>
    {
      USBx_HC(chnum)->HCCHAR |= USB_OTG_HCCHAR_ODDFRM;
 8003c62:	78fb      	ldrb	r3, [r7, #3]
 8003c64:	015a      	lsls	r2, r3, #5
 8003c66:	693b      	ldr	r3, [r7, #16]
 8003c68:	4413      	add	r3, r2
 8003c6a:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8003c6e:	681b      	ldr	r3, [r3, #0]
 8003c70:	78fa      	ldrb	r2, [r7, #3]
 8003c72:	0151      	lsls	r1, r2, #5
 8003c74:	693a      	ldr	r2, [r7, #16]
 8003c76:	440a      	add	r2, r1
 8003c78:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8003c7c:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 8003c80:	6013      	str	r3, [r2, #0]
      hhcd->hc[chnum].urb_state = URB_DONE;
 8003c82:	78fa      	ldrb	r2, [r7, #3]
 8003c84:	6879      	ldr	r1, [r7, #4]
 8003c86:	4613      	mov	r3, r2
 8003c88:	011b      	lsls	r3, r3, #4
 8003c8a:	1a9b      	subs	r3, r3, r2
 8003c8c:	009b      	lsls	r3, r3, #2
 8003c8e:	440b      	add	r3, r1
 8003c90:	334c      	adds	r3, #76	@ 0x4c
 8003c92:	2201      	movs	r2, #1
 8003c94:	701a      	strb	r2, [r3, #0]

#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
      hhcd->HC_NotifyURBChangeCallback(hhcd, chnum, hhcd->hc[chnum].urb_state);
#else
      HAL_HCD_HC_NotifyURBChange_Callback(hhcd, chnum, hhcd->hc[chnum].urb_state);
 8003c96:	78fa      	ldrb	r2, [r7, #3]
 8003c98:	6879      	ldr	r1, [r7, #4]
 8003c9a:	4613      	mov	r3, r2
 8003c9c:	011b      	lsls	r3, r3, #4
 8003c9e:	1a9b      	subs	r3, r3, r2
 8003ca0:	009b      	lsls	r3, r3, #2
 8003ca2:	440b      	add	r3, r1
 8003ca4:	334c      	adds	r3, #76	@ 0x4c
 8003ca6:	781a      	ldrb	r2, [r3, #0]
 8003ca8:	78fb      	ldrb	r3, [r7, #3]
 8003caa:	4619      	mov	r1, r3
 8003cac:	6878      	ldr	r0, [r7, #4]
 8003cae:	f008 f85f 	bl	800bd70 <HAL_HCD_HC_NotifyURBChange_Callback>
    else
    {
      /* ... */
    }

    if (hhcd->Init.dma_enable == 1U)
 8003cb2:	687b      	ldr	r3, [r7, #4]
 8003cb4:	799b      	ldrb	r3, [r3, #6]
 8003cb6:	2b01      	cmp	r3, #1
 8003cb8:	d13b      	bne.n	8003d32 <HCD_HC_IN_IRQHandler+0x41c>
    {
      if ((((hhcd->hc[chnum].xfer_count + hhcd->hc[chnum].max_packet - 1U) / hhcd->hc[chnum].max_packet) & 1U) != 0U)
 8003cba:	78fa      	ldrb	r2, [r7, #3]
 8003cbc:	6879      	ldr	r1, [r7, #4]
 8003cbe:	4613      	mov	r3, r2
 8003cc0:	011b      	lsls	r3, r3, #4
 8003cc2:	1a9b      	subs	r3, r3, r2
 8003cc4:	009b      	lsls	r3, r3, #2
 8003cc6:	440b      	add	r3, r1
 8003cc8:	3338      	adds	r3, #56	@ 0x38
 8003cca:	6819      	ldr	r1, [r3, #0]
 8003ccc:	78fa      	ldrb	r2, [r7, #3]
 8003cce:	6878      	ldr	r0, [r7, #4]
 8003cd0:	4613      	mov	r3, r2
 8003cd2:	011b      	lsls	r3, r3, #4
 8003cd4:	1a9b      	subs	r3, r3, r2
 8003cd6:	009b      	lsls	r3, r3, #2
 8003cd8:	4403      	add	r3, r0
 8003cda:	3328      	adds	r3, #40	@ 0x28
 8003cdc:	881b      	ldrh	r3, [r3, #0]
 8003cde:	440b      	add	r3, r1
 8003ce0:	1e59      	subs	r1, r3, #1
 8003ce2:	78fa      	ldrb	r2, [r7, #3]
 8003ce4:	6878      	ldr	r0, [r7, #4]
 8003ce6:	4613      	mov	r3, r2
 8003ce8:	011b      	lsls	r3, r3, #4
 8003cea:	1a9b      	subs	r3, r3, r2
 8003cec:	009b      	lsls	r3, r3, #2
 8003cee:	4403      	add	r3, r0
 8003cf0:	3328      	adds	r3, #40	@ 0x28
 8003cf2:	881b      	ldrh	r3, [r3, #0]
 8003cf4:	fbb1 f3f3 	udiv	r3, r1, r3
 8003cf8:	f003 0301 	and.w	r3, r3, #1
 8003cfc:	2b00      	cmp	r3, #0
 8003cfe:	f000 8470 	beq.w	80045e2 <HCD_HC_IN_IRQHandler+0xccc>
      {
        hhcd->hc[chnum].toggle_in ^= 1U;
 8003d02:	78fa      	ldrb	r2, [r7, #3]
 8003d04:	6879      	ldr	r1, [r7, #4]
 8003d06:	4613      	mov	r3, r2
 8003d08:	011b      	lsls	r3, r3, #4
 8003d0a:	1a9b      	subs	r3, r3, r2
 8003d0c:	009b      	lsls	r3, r3, #2
 8003d0e:	440b      	add	r3, r1
 8003d10:	333c      	adds	r3, #60	@ 0x3c
 8003d12:	781b      	ldrb	r3, [r3, #0]
 8003d14:	78fa      	ldrb	r2, [r7, #3]
 8003d16:	f083 0301 	eor.w	r3, r3, #1
 8003d1a:	b2d8      	uxtb	r0, r3
 8003d1c:	6879      	ldr	r1, [r7, #4]
 8003d1e:	4613      	mov	r3, r2
 8003d20:	011b      	lsls	r3, r3, #4
 8003d22:	1a9b      	subs	r3, r3, r2
 8003d24:	009b      	lsls	r3, r3, #2
 8003d26:	440b      	add	r3, r1
 8003d28:	333c      	adds	r3, #60	@ 0x3c
 8003d2a:	4602      	mov	r2, r0
 8003d2c:	701a      	strb	r2, [r3, #0]
 8003d2e:	f000 bc58 	b.w	80045e2 <HCD_HC_IN_IRQHandler+0xccc>
      }
    }
    else
    {
      hhcd->hc[chnum].toggle_in ^= 1U;
 8003d32:	78fa      	ldrb	r2, [r7, #3]
 8003d34:	6879      	ldr	r1, [r7, #4]
 8003d36:	4613      	mov	r3, r2
 8003d38:	011b      	lsls	r3, r3, #4
 8003d3a:	1a9b      	subs	r3, r3, r2
 8003d3c:	009b      	lsls	r3, r3, #2
 8003d3e:	440b      	add	r3, r1
 8003d40:	333c      	adds	r3, #60	@ 0x3c
 8003d42:	781b      	ldrb	r3, [r3, #0]
 8003d44:	78fa      	ldrb	r2, [r7, #3]
 8003d46:	f083 0301 	eor.w	r3, r3, #1
 8003d4a:	b2d8      	uxtb	r0, r3
 8003d4c:	6879      	ldr	r1, [r7, #4]
 8003d4e:	4613      	mov	r3, r2
 8003d50:	011b      	lsls	r3, r3, #4
 8003d52:	1a9b      	subs	r3, r3, r2
 8003d54:	009b      	lsls	r3, r3, #2
 8003d56:	440b      	add	r3, r1
 8003d58:	333c      	adds	r3, #60	@ 0x3c
 8003d5a:	4602      	mov	r2, r0
 8003d5c:	701a      	strb	r2, [r3, #0]
 8003d5e:	f000 bc40 	b.w	80045e2 <HCD_HC_IN_IRQHandler+0xccc>
    }
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_ACK))
 8003d62:	687b      	ldr	r3, [r7, #4]
 8003d64:	681b      	ldr	r3, [r3, #0]
 8003d66:	78fa      	ldrb	r2, [r7, #3]
 8003d68:	4611      	mov	r1, r2
 8003d6a:	4618      	mov	r0, r3
 8003d6c:	f004 fef7 	bl	8008b5e <USB_ReadChInterrupts>
 8003d70:	4603      	mov	r3, r0
 8003d72:	f003 0320 	and.w	r3, r3, #32
 8003d76:	2b20      	cmp	r3, #32
 8003d78:	d131      	bne.n	8003dde <HCD_HC_IN_IRQHandler+0x4c8>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_ACK);
 8003d7a:	78fb      	ldrb	r3, [r7, #3]
 8003d7c:	015a      	lsls	r2, r3, #5
 8003d7e:	693b      	ldr	r3, [r7, #16]
 8003d80:	4413      	add	r3, r2
 8003d82:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8003d86:	461a      	mov	r2, r3
 8003d88:	2320      	movs	r3, #32
 8003d8a:	6093      	str	r3, [r2, #8]

    if (hhcd->hc[chnum].do_ssplit == 1U)
 8003d8c:	78fa      	ldrb	r2, [r7, #3]
 8003d8e:	6879      	ldr	r1, [r7, #4]
 8003d90:	4613      	mov	r3, r2
 8003d92:	011b      	lsls	r3, r3, #4
 8003d94:	1a9b      	subs	r3, r3, r2
 8003d96:	009b      	lsls	r3, r3, #2
 8003d98:	440b      	add	r3, r1
 8003d9a:	331a      	adds	r3, #26
 8003d9c:	781b      	ldrb	r3, [r3, #0]
 8003d9e:	2b01      	cmp	r3, #1
 8003da0:	f040 841f 	bne.w	80045e2 <HCD_HC_IN_IRQHandler+0xccc>
    {
      hhcd->hc[chnum].do_csplit = 1U;
 8003da4:	78fa      	ldrb	r2, [r7, #3]
 8003da6:	6879      	ldr	r1, [r7, #4]
 8003da8:	4613      	mov	r3, r2
 8003daa:	011b      	lsls	r3, r3, #4
 8003dac:	1a9b      	subs	r3, r3, r2
 8003dae:	009b      	lsls	r3, r3, #2
 8003db0:	440b      	add	r3, r1
 8003db2:	331b      	adds	r3, #27
 8003db4:	2201      	movs	r2, #1
 8003db6:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].state = HC_ACK;
 8003db8:	78fa      	ldrb	r2, [r7, #3]
 8003dba:	6879      	ldr	r1, [r7, #4]
 8003dbc:	4613      	mov	r3, r2
 8003dbe:	011b      	lsls	r3, r3, #4
 8003dc0:	1a9b      	subs	r3, r3, r2
 8003dc2:	009b      	lsls	r3, r3, #2
 8003dc4:	440b      	add	r3, r1
 8003dc6:	334d      	adds	r3, #77	@ 0x4d
 8003dc8:	2203      	movs	r2, #3
 8003dca:	701a      	strb	r2, [r3, #0]

      (void)USB_HC_Halt(hhcd->Instance, chnum);
 8003dcc:	687b      	ldr	r3, [r7, #4]
 8003dce:	681b      	ldr	r3, [r3, #0]
 8003dd0:	78fa      	ldrb	r2, [r7, #3]
 8003dd2:	4611      	mov	r1, r2
 8003dd4:	4618      	mov	r0, r3
 8003dd6:	f005 fc6c 	bl	80096b2 <USB_HC_Halt>
 8003dda:	f000 bc02 	b.w	80045e2 <HCD_HC_IN_IRQHandler+0xccc>
    }
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_CHH))
 8003dde:	687b      	ldr	r3, [r7, #4]
 8003de0:	681b      	ldr	r3, [r3, #0]
 8003de2:	78fa      	ldrb	r2, [r7, #3]
 8003de4:	4611      	mov	r1, r2
 8003de6:	4618      	mov	r0, r3
 8003de8:	f004 feb9 	bl	8008b5e <USB_ReadChInterrupts>
 8003dec:	4603      	mov	r3, r0
 8003dee:	f003 0302 	and.w	r3, r3, #2
 8003df2:	2b02      	cmp	r3, #2
 8003df4:	f040 8305 	bne.w	8004402 <HCD_HC_IN_IRQHandler+0xaec>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_CHH);
 8003df8:	78fb      	ldrb	r3, [r7, #3]
 8003dfa:	015a      	lsls	r2, r3, #5
 8003dfc:	693b      	ldr	r3, [r7, #16]
 8003dfe:	4413      	add	r3, r2
 8003e00:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8003e04:	461a      	mov	r2, r3
 8003e06:	2302      	movs	r3, #2
 8003e08:	6093      	str	r3, [r2, #8]

    if (hhcd->hc[chnum].state == HC_XFRC)
 8003e0a:	78fa      	ldrb	r2, [r7, #3]
 8003e0c:	6879      	ldr	r1, [r7, #4]
 8003e0e:	4613      	mov	r3, r2
 8003e10:	011b      	lsls	r3, r3, #4
 8003e12:	1a9b      	subs	r3, r3, r2
 8003e14:	009b      	lsls	r3, r3, #2
 8003e16:	440b      	add	r3, r1
 8003e18:	334d      	adds	r3, #77	@ 0x4d
 8003e1a:	781b      	ldrb	r3, [r3, #0]
 8003e1c:	2b01      	cmp	r3, #1
 8003e1e:	d114      	bne.n	8003e4a <HCD_HC_IN_IRQHandler+0x534>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 8003e20:	78fa      	ldrb	r2, [r7, #3]
 8003e22:	6879      	ldr	r1, [r7, #4]
 8003e24:	4613      	mov	r3, r2
 8003e26:	011b      	lsls	r3, r3, #4
 8003e28:	1a9b      	subs	r3, r3, r2
 8003e2a:	009b      	lsls	r3, r3, #2
 8003e2c:	440b      	add	r3, r1
 8003e2e:	334d      	adds	r3, #77	@ 0x4d
 8003e30:	2202      	movs	r2, #2
 8003e32:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].urb_state = URB_DONE;
 8003e34:	78fa      	ldrb	r2, [r7, #3]
 8003e36:	6879      	ldr	r1, [r7, #4]
 8003e38:	4613      	mov	r3, r2
 8003e3a:	011b      	lsls	r3, r3, #4
 8003e3c:	1a9b      	subs	r3, r3, r2
 8003e3e:	009b      	lsls	r3, r3, #2
 8003e40:	440b      	add	r3, r1
 8003e42:	334c      	adds	r3, #76	@ 0x4c
 8003e44:	2201      	movs	r2, #1
 8003e46:	701a      	strb	r2, [r3, #0]
 8003e48:	e2cc      	b.n	80043e4 <HCD_HC_IN_IRQHandler+0xace>
    }
    else if (hhcd->hc[chnum].state == HC_STALL)
 8003e4a:	78fa      	ldrb	r2, [r7, #3]
 8003e4c:	6879      	ldr	r1, [r7, #4]
 8003e4e:	4613      	mov	r3, r2
 8003e50:	011b      	lsls	r3, r3, #4
 8003e52:	1a9b      	subs	r3, r3, r2
 8003e54:	009b      	lsls	r3, r3, #2
 8003e56:	440b      	add	r3, r1
 8003e58:	334d      	adds	r3, #77	@ 0x4d
 8003e5a:	781b      	ldrb	r3, [r3, #0]
 8003e5c:	2b06      	cmp	r3, #6
 8003e5e:	d114      	bne.n	8003e8a <HCD_HC_IN_IRQHandler+0x574>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 8003e60:	78fa      	ldrb	r2, [r7, #3]
 8003e62:	6879      	ldr	r1, [r7, #4]
 8003e64:	4613      	mov	r3, r2
 8003e66:	011b      	lsls	r3, r3, #4
 8003e68:	1a9b      	subs	r3, r3, r2
 8003e6a:	009b      	lsls	r3, r3, #2
 8003e6c:	440b      	add	r3, r1
 8003e6e:	334d      	adds	r3, #77	@ 0x4d
 8003e70:	2202      	movs	r2, #2
 8003e72:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].urb_state = URB_STALL;
 8003e74:	78fa      	ldrb	r2, [r7, #3]
 8003e76:	6879      	ldr	r1, [r7, #4]
 8003e78:	4613      	mov	r3, r2
 8003e7a:	011b      	lsls	r3, r3, #4
 8003e7c:	1a9b      	subs	r3, r3, r2
 8003e7e:	009b      	lsls	r3, r3, #2
 8003e80:	440b      	add	r3, r1
 8003e82:	334c      	adds	r3, #76	@ 0x4c
 8003e84:	2205      	movs	r2, #5
 8003e86:	701a      	strb	r2, [r3, #0]
 8003e88:	e2ac      	b.n	80043e4 <HCD_HC_IN_IRQHandler+0xace>
    }
    else if ((hhcd->hc[chnum].state == HC_XACTERR) ||
 8003e8a:	78fa      	ldrb	r2, [r7, #3]
 8003e8c:	6879      	ldr	r1, [r7, #4]
 8003e8e:	4613      	mov	r3, r2
 8003e90:	011b      	lsls	r3, r3, #4
 8003e92:	1a9b      	subs	r3, r3, r2
 8003e94:	009b      	lsls	r3, r3, #2
 8003e96:	440b      	add	r3, r1
 8003e98:	334d      	adds	r3, #77	@ 0x4d
 8003e9a:	781b      	ldrb	r3, [r3, #0]
 8003e9c:	2b07      	cmp	r3, #7
 8003e9e:	d00b      	beq.n	8003eb8 <HCD_HC_IN_IRQHandler+0x5a2>
             (hhcd->hc[chnum].state == HC_DATATGLERR))
 8003ea0:	78fa      	ldrb	r2, [r7, #3]
 8003ea2:	6879      	ldr	r1, [r7, #4]
 8003ea4:	4613      	mov	r3, r2
 8003ea6:	011b      	lsls	r3, r3, #4
 8003ea8:	1a9b      	subs	r3, r3, r2
 8003eaa:	009b      	lsls	r3, r3, #2
 8003eac:	440b      	add	r3, r1
 8003eae:	334d      	adds	r3, #77	@ 0x4d
 8003eb0:	781b      	ldrb	r3, [r3, #0]
    else if ((hhcd->hc[chnum].state == HC_XACTERR) ||
 8003eb2:	2b09      	cmp	r3, #9
 8003eb4:	f040 80a6 	bne.w	8004004 <HCD_HC_IN_IRQHandler+0x6ee>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 8003eb8:	78fa      	ldrb	r2, [r7, #3]
 8003eba:	6879      	ldr	r1, [r7, #4]
 8003ebc:	4613      	mov	r3, r2
 8003ebe:	011b      	lsls	r3, r3, #4
 8003ec0:	1a9b      	subs	r3, r3, r2
 8003ec2:	009b      	lsls	r3, r3, #2
 8003ec4:	440b      	add	r3, r1
 8003ec6:	334d      	adds	r3, #77	@ 0x4d
 8003ec8:	2202      	movs	r2, #2
 8003eca:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].ErrCnt++;
 8003ecc:	78fa      	ldrb	r2, [r7, #3]
 8003ece:	6879      	ldr	r1, [r7, #4]
 8003ed0:	4613      	mov	r3, r2
 8003ed2:	011b      	lsls	r3, r3, #4
 8003ed4:	1a9b      	subs	r3, r3, r2
 8003ed6:	009b      	lsls	r3, r3, #2
 8003ed8:	440b      	add	r3, r1
 8003eda:	3344      	adds	r3, #68	@ 0x44
 8003edc:	681b      	ldr	r3, [r3, #0]
 8003ede:	1c59      	adds	r1, r3, #1
 8003ee0:	6878      	ldr	r0, [r7, #4]
 8003ee2:	4613      	mov	r3, r2
 8003ee4:	011b      	lsls	r3, r3, #4
 8003ee6:	1a9b      	subs	r3, r3, r2
 8003ee8:	009b      	lsls	r3, r3, #2
 8003eea:	4403      	add	r3, r0
 8003eec:	3344      	adds	r3, #68	@ 0x44
 8003eee:	6019      	str	r1, [r3, #0]
      if (hhcd->hc[chnum].ErrCnt > 2U)
 8003ef0:	78fa      	ldrb	r2, [r7, #3]
 8003ef2:	6879      	ldr	r1, [r7, #4]
 8003ef4:	4613      	mov	r3, r2
 8003ef6:	011b      	lsls	r3, r3, #4
 8003ef8:	1a9b      	subs	r3, r3, r2
 8003efa:	009b      	lsls	r3, r3, #2
 8003efc:	440b      	add	r3, r1
 8003efe:	3344      	adds	r3, #68	@ 0x44
 8003f00:	681b      	ldr	r3, [r3, #0]
 8003f02:	2b02      	cmp	r3, #2
 8003f04:	d943      	bls.n	8003f8e <HCD_HC_IN_IRQHandler+0x678>
      {
        hhcd->hc[chnum].ErrCnt = 0U;
 8003f06:	78fa      	ldrb	r2, [r7, #3]
 8003f08:	6879      	ldr	r1, [r7, #4]
 8003f0a:	4613      	mov	r3, r2
 8003f0c:	011b      	lsls	r3, r3, #4
 8003f0e:	1a9b      	subs	r3, r3, r2
 8003f10:	009b      	lsls	r3, r3, #2
 8003f12:	440b      	add	r3, r1
 8003f14:	3344      	adds	r3, #68	@ 0x44
 8003f16:	2200      	movs	r2, #0
 8003f18:	601a      	str	r2, [r3, #0]

        if (hhcd->hc[chnum].do_ssplit == 1U)
 8003f1a:	78fa      	ldrb	r2, [r7, #3]
 8003f1c:	6879      	ldr	r1, [r7, #4]
 8003f1e:	4613      	mov	r3, r2
 8003f20:	011b      	lsls	r3, r3, #4
 8003f22:	1a9b      	subs	r3, r3, r2
 8003f24:	009b      	lsls	r3, r3, #2
 8003f26:	440b      	add	r3, r1
 8003f28:	331a      	adds	r3, #26
 8003f2a:	781b      	ldrb	r3, [r3, #0]
 8003f2c:	2b01      	cmp	r3, #1
 8003f2e:	d123      	bne.n	8003f78 <HCD_HC_IN_IRQHandler+0x662>
        {
          hhcd->hc[chnum].do_csplit = 0U;
 8003f30:	78fa      	ldrb	r2, [r7, #3]
 8003f32:	6879      	ldr	r1, [r7, #4]
 8003f34:	4613      	mov	r3, r2
 8003f36:	011b      	lsls	r3, r3, #4
 8003f38:	1a9b      	subs	r3, r3, r2
 8003f3a:	009b      	lsls	r3, r3, #2
 8003f3c:	440b      	add	r3, r1
 8003f3e:	331b      	adds	r3, #27
 8003f40:	2200      	movs	r2, #0
 8003f42:	701a      	strb	r2, [r3, #0]
          hhcd->hc[chnum].ep_ss_schedule = 0U;
 8003f44:	78fa      	ldrb	r2, [r7, #3]
 8003f46:	6879      	ldr	r1, [r7, #4]
 8003f48:	4613      	mov	r3, r2
 8003f4a:	011b      	lsls	r3, r3, #4
 8003f4c:	1a9b      	subs	r3, r3, r2
 8003f4e:	009b      	lsls	r3, r3, #2
 8003f50:	440b      	add	r3, r1
 8003f52:	331c      	adds	r3, #28
 8003f54:	2200      	movs	r2, #0
 8003f56:	701a      	strb	r2, [r3, #0]
          __HAL_HCD_CLEAR_HC_CSPLT(chnum);
 8003f58:	78fb      	ldrb	r3, [r7, #3]
 8003f5a:	015a      	lsls	r2, r3, #5
 8003f5c:	693b      	ldr	r3, [r7, #16]
 8003f5e:	4413      	add	r3, r2
 8003f60:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8003f64:	685b      	ldr	r3, [r3, #4]
 8003f66:	78fa      	ldrb	r2, [r7, #3]
 8003f68:	0151      	lsls	r1, r2, #5
 8003f6a:	693a      	ldr	r2, [r7, #16]
 8003f6c:	440a      	add	r2, r1
 8003f6e:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8003f72:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8003f76:	6053      	str	r3, [r2, #4]
        }

        hhcd->hc[chnum].urb_state = URB_ERROR;
 8003f78:	78fa      	ldrb	r2, [r7, #3]
 8003f7a:	6879      	ldr	r1, [r7, #4]
 8003f7c:	4613      	mov	r3, r2
 8003f7e:	011b      	lsls	r3, r3, #4
 8003f80:	1a9b      	subs	r3, r3, r2
 8003f82:	009b      	lsls	r3, r3, #2
 8003f84:	440b      	add	r3, r1
 8003f86:	334c      	adds	r3, #76	@ 0x4c
 8003f88:	2204      	movs	r2, #4
 8003f8a:	701a      	strb	r2, [r3, #0]
      if (hhcd->hc[chnum].ErrCnt > 2U)
 8003f8c:	e229      	b.n	80043e2 <HCD_HC_IN_IRQHandler+0xacc>
      }
      else
      {
        hhcd->hc[chnum].urb_state = URB_NOTREADY;
 8003f8e:	78fa      	ldrb	r2, [r7, #3]
 8003f90:	6879      	ldr	r1, [r7, #4]
 8003f92:	4613      	mov	r3, r2
 8003f94:	011b      	lsls	r3, r3, #4
 8003f96:	1a9b      	subs	r3, r3, r2
 8003f98:	009b      	lsls	r3, r3, #2
 8003f9a:	440b      	add	r3, r1
 8003f9c:	334c      	adds	r3, #76	@ 0x4c
 8003f9e:	2202      	movs	r2, #2
 8003fa0:	701a      	strb	r2, [r3, #0]

        if ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL) ||
 8003fa2:	78fa      	ldrb	r2, [r7, #3]
 8003fa4:	6879      	ldr	r1, [r7, #4]
 8003fa6:	4613      	mov	r3, r2
 8003fa8:	011b      	lsls	r3, r3, #4
 8003faa:	1a9b      	subs	r3, r3, r2
 8003fac:	009b      	lsls	r3, r3, #2
 8003fae:	440b      	add	r3, r1
 8003fb0:	3326      	adds	r3, #38	@ 0x26
 8003fb2:	781b      	ldrb	r3, [r3, #0]
 8003fb4:	2b00      	cmp	r3, #0
 8003fb6:	d00b      	beq.n	8003fd0 <HCD_HC_IN_IRQHandler+0x6ba>
            (hhcd->hc[chnum].ep_type == EP_TYPE_BULK))
 8003fb8:	78fa      	ldrb	r2, [r7, #3]
 8003fba:	6879      	ldr	r1, [r7, #4]
 8003fbc:	4613      	mov	r3, r2
 8003fbe:	011b      	lsls	r3, r3, #4
 8003fc0:	1a9b      	subs	r3, r3, r2
 8003fc2:	009b      	lsls	r3, r3, #2
 8003fc4:	440b      	add	r3, r1
 8003fc6:	3326      	adds	r3, #38	@ 0x26
 8003fc8:	781b      	ldrb	r3, [r3, #0]
        if ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL) ||
 8003fca:	2b02      	cmp	r3, #2
 8003fcc:	f040 8209 	bne.w	80043e2 <HCD_HC_IN_IRQHandler+0xacc>
        {
          /* re-activate the channel */
          tmpreg = USBx_HC(chnum)->HCCHAR;
 8003fd0:	78fb      	ldrb	r3, [r7, #3]
 8003fd2:	015a      	lsls	r2, r3, #5
 8003fd4:	693b      	ldr	r3, [r7, #16]
 8003fd6:	4413      	add	r3, r2
 8003fd8:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8003fdc:	681b      	ldr	r3, [r3, #0]
 8003fde:	60fb      	str	r3, [r7, #12]
          tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 8003fe0:	68fb      	ldr	r3, [r7, #12]
 8003fe2:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 8003fe6:	60fb      	str	r3, [r7, #12]
          tmpreg |= USB_OTG_HCCHAR_CHENA;
 8003fe8:	68fb      	ldr	r3, [r7, #12]
 8003fea:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8003fee:	60fb      	str	r3, [r7, #12]
          USBx_HC(chnum)->HCCHAR = tmpreg;
 8003ff0:	78fb      	ldrb	r3, [r7, #3]
 8003ff2:	015a      	lsls	r2, r3, #5
 8003ff4:	693b      	ldr	r3, [r7, #16]
 8003ff6:	4413      	add	r3, r2
 8003ff8:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8003ffc:	461a      	mov	r2, r3
 8003ffe:	68fb      	ldr	r3, [r7, #12]
 8004000:	6013      	str	r3, [r2, #0]
      if (hhcd->hc[chnum].ErrCnt > 2U)
 8004002:	e1ee      	b.n	80043e2 <HCD_HC_IN_IRQHandler+0xacc>
        }
      }
    }
    else if (hhcd->hc[chnum].state == HC_NYET)
 8004004:	78fa      	ldrb	r2, [r7, #3]
 8004006:	6879      	ldr	r1, [r7, #4]
 8004008:	4613      	mov	r3, r2
 800400a:	011b      	lsls	r3, r3, #4
 800400c:	1a9b      	subs	r3, r3, r2
 800400e:	009b      	lsls	r3, r3, #2
 8004010:	440b      	add	r3, r1
 8004012:	334d      	adds	r3, #77	@ 0x4d
 8004014:	781b      	ldrb	r3, [r3, #0]
 8004016:	2b05      	cmp	r3, #5
 8004018:	f040 80c8 	bne.w	80041ac <HCD_HC_IN_IRQHandler+0x896>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 800401c:	78fa      	ldrb	r2, [r7, #3]
 800401e:	6879      	ldr	r1, [r7, #4]
 8004020:	4613      	mov	r3, r2
 8004022:	011b      	lsls	r3, r3, #4
 8004024:	1a9b      	subs	r3, r3, r2
 8004026:	009b      	lsls	r3, r3, #2
 8004028:	440b      	add	r3, r1
 800402a:	334d      	adds	r3, #77	@ 0x4d
 800402c:	2202      	movs	r2, #2
 800402e:	701a      	strb	r2, [r3, #0]

      if (hhcd->hc[chnum].do_csplit == 1U)
 8004030:	78fa      	ldrb	r2, [r7, #3]
 8004032:	6879      	ldr	r1, [r7, #4]
 8004034:	4613      	mov	r3, r2
 8004036:	011b      	lsls	r3, r3, #4
 8004038:	1a9b      	subs	r3, r3, r2
 800403a:	009b      	lsls	r3, r3, #2
 800403c:	440b      	add	r3, r1
 800403e:	331b      	adds	r3, #27
 8004040:	781b      	ldrb	r3, [r3, #0]
 8004042:	2b01      	cmp	r3, #1
 8004044:	f040 81ce 	bne.w	80043e4 <HCD_HC_IN_IRQHandler+0xace>
      {
        if (hhcd->hc[chnum].ep_type == EP_TYPE_INTR)
 8004048:	78fa      	ldrb	r2, [r7, #3]
 800404a:	6879      	ldr	r1, [r7, #4]
 800404c:	4613      	mov	r3, r2
 800404e:	011b      	lsls	r3, r3, #4
 8004050:	1a9b      	subs	r3, r3, r2
 8004052:	009b      	lsls	r3, r3, #2
 8004054:	440b      	add	r3, r1
 8004056:	3326      	adds	r3, #38	@ 0x26
 8004058:	781b      	ldrb	r3, [r3, #0]
 800405a:	2b03      	cmp	r3, #3
 800405c:	d16b      	bne.n	8004136 <HCD_HC_IN_IRQHandler+0x820>
        {
          hhcd->hc[chnum].NyetErrCnt++;
 800405e:	78fa      	ldrb	r2, [r7, #3]
 8004060:	6879      	ldr	r1, [r7, #4]
 8004062:	4613      	mov	r3, r2
 8004064:	011b      	lsls	r3, r3, #4
 8004066:	1a9b      	subs	r3, r3, r2
 8004068:	009b      	lsls	r3, r3, #2
 800406a:	440b      	add	r3, r1
 800406c:	3348      	adds	r3, #72	@ 0x48
 800406e:	681b      	ldr	r3, [r3, #0]
 8004070:	1c59      	adds	r1, r3, #1
 8004072:	6878      	ldr	r0, [r7, #4]
 8004074:	4613      	mov	r3, r2
 8004076:	011b      	lsls	r3, r3, #4
 8004078:	1a9b      	subs	r3, r3, r2
 800407a:	009b      	lsls	r3, r3, #2
 800407c:	4403      	add	r3, r0
 800407e:	3348      	adds	r3, #72	@ 0x48
 8004080:	6019      	str	r1, [r3, #0]
          if (hhcd->hc[chnum].NyetErrCnt > 2U)
 8004082:	78fa      	ldrb	r2, [r7, #3]
 8004084:	6879      	ldr	r1, [r7, #4]
 8004086:	4613      	mov	r3, r2
 8004088:	011b      	lsls	r3, r3, #4
 800408a:	1a9b      	subs	r3, r3, r2
 800408c:	009b      	lsls	r3, r3, #2
 800408e:	440b      	add	r3, r1
 8004090:	3348      	adds	r3, #72	@ 0x48
 8004092:	681b      	ldr	r3, [r3, #0]
 8004094:	2b02      	cmp	r3, #2
 8004096:	d943      	bls.n	8004120 <HCD_HC_IN_IRQHandler+0x80a>
          {
            hhcd->hc[chnum].NyetErrCnt = 0U;
 8004098:	78fa      	ldrb	r2, [r7, #3]
 800409a:	6879      	ldr	r1, [r7, #4]
 800409c:	4613      	mov	r3, r2
 800409e:	011b      	lsls	r3, r3, #4
 80040a0:	1a9b      	subs	r3, r3, r2
 80040a2:	009b      	lsls	r3, r3, #2
 80040a4:	440b      	add	r3, r1
 80040a6:	3348      	adds	r3, #72	@ 0x48
 80040a8:	2200      	movs	r2, #0
 80040aa:	601a      	str	r2, [r3, #0]
            hhcd->hc[chnum].do_csplit = 0U;
 80040ac:	78fa      	ldrb	r2, [r7, #3]
 80040ae:	6879      	ldr	r1, [r7, #4]
 80040b0:	4613      	mov	r3, r2
 80040b2:	011b      	lsls	r3, r3, #4
 80040b4:	1a9b      	subs	r3, r3, r2
 80040b6:	009b      	lsls	r3, r3, #2
 80040b8:	440b      	add	r3, r1
 80040ba:	331b      	adds	r3, #27
 80040bc:	2200      	movs	r2, #0
 80040be:	701a      	strb	r2, [r3, #0]

            if (hhcd->hc[chnum].ErrCnt < 3U)
 80040c0:	78fa      	ldrb	r2, [r7, #3]
 80040c2:	6879      	ldr	r1, [r7, #4]
 80040c4:	4613      	mov	r3, r2
 80040c6:	011b      	lsls	r3, r3, #4
 80040c8:	1a9b      	subs	r3, r3, r2
 80040ca:	009b      	lsls	r3, r3, #2
 80040cc:	440b      	add	r3, r1
 80040ce:	3344      	adds	r3, #68	@ 0x44
 80040d0:	681b      	ldr	r3, [r3, #0]
 80040d2:	2b02      	cmp	r3, #2
 80040d4:	d809      	bhi.n	80040ea <HCD_HC_IN_IRQHandler+0x7d4>
            {
              hhcd->hc[chnum].ep_ss_schedule = 1U;
 80040d6:	78fa      	ldrb	r2, [r7, #3]
 80040d8:	6879      	ldr	r1, [r7, #4]
 80040da:	4613      	mov	r3, r2
 80040dc:	011b      	lsls	r3, r3, #4
 80040de:	1a9b      	subs	r3, r3, r2
 80040e0:	009b      	lsls	r3, r3, #2
 80040e2:	440b      	add	r3, r1
 80040e4:	331c      	adds	r3, #28
 80040e6:	2201      	movs	r2, #1
 80040e8:	701a      	strb	r2, [r3, #0]
            }
            __HAL_HCD_CLEAR_HC_CSPLT(chnum);
 80040ea:	78fb      	ldrb	r3, [r7, #3]
 80040ec:	015a      	lsls	r2, r3, #5
 80040ee:	693b      	ldr	r3, [r7, #16]
 80040f0:	4413      	add	r3, r2
 80040f2:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80040f6:	685b      	ldr	r3, [r3, #4]
 80040f8:	78fa      	ldrb	r2, [r7, #3]
 80040fa:	0151      	lsls	r1, r2, #5
 80040fc:	693a      	ldr	r2, [r7, #16]
 80040fe:	440a      	add	r2, r1
 8004100:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8004104:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8004108:	6053      	str	r3, [r2, #4]
            hhcd->hc[chnum].urb_state = URB_ERROR;
 800410a:	78fa      	ldrb	r2, [r7, #3]
 800410c:	6879      	ldr	r1, [r7, #4]
 800410e:	4613      	mov	r3, r2
 8004110:	011b      	lsls	r3, r3, #4
 8004112:	1a9b      	subs	r3, r3, r2
 8004114:	009b      	lsls	r3, r3, #2
 8004116:	440b      	add	r3, r1
 8004118:	334c      	adds	r3, #76	@ 0x4c
 800411a:	2204      	movs	r2, #4
 800411c:	701a      	strb	r2, [r3, #0]
 800411e:	e014      	b.n	800414a <HCD_HC_IN_IRQHandler+0x834>
          }
          else
          {
            hhcd->hc[chnum].urb_state = URB_NOTREADY;
 8004120:	78fa      	ldrb	r2, [r7, #3]
 8004122:	6879      	ldr	r1, [r7, #4]
 8004124:	4613      	mov	r3, r2
 8004126:	011b      	lsls	r3, r3, #4
 8004128:	1a9b      	subs	r3, r3, r2
 800412a:	009b      	lsls	r3, r3, #2
 800412c:	440b      	add	r3, r1
 800412e:	334c      	adds	r3, #76	@ 0x4c
 8004130:	2202      	movs	r2, #2
 8004132:	701a      	strb	r2, [r3, #0]
 8004134:	e009      	b.n	800414a <HCD_HC_IN_IRQHandler+0x834>
          }
        }
        else
        {
          hhcd->hc[chnum].urb_state = URB_NOTREADY;
 8004136:	78fa      	ldrb	r2, [r7, #3]
 8004138:	6879      	ldr	r1, [r7, #4]
 800413a:	4613      	mov	r3, r2
 800413c:	011b      	lsls	r3, r3, #4
 800413e:	1a9b      	subs	r3, r3, r2
 8004140:	009b      	lsls	r3, r3, #2
 8004142:	440b      	add	r3, r1
 8004144:	334c      	adds	r3, #76	@ 0x4c
 8004146:	2202      	movs	r2, #2
 8004148:	701a      	strb	r2, [r3, #0]
        }

        if ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL) ||
 800414a:	78fa      	ldrb	r2, [r7, #3]
 800414c:	6879      	ldr	r1, [r7, #4]
 800414e:	4613      	mov	r3, r2
 8004150:	011b      	lsls	r3, r3, #4
 8004152:	1a9b      	subs	r3, r3, r2
 8004154:	009b      	lsls	r3, r3, #2
 8004156:	440b      	add	r3, r1
 8004158:	3326      	adds	r3, #38	@ 0x26
 800415a:	781b      	ldrb	r3, [r3, #0]
 800415c:	2b00      	cmp	r3, #0
 800415e:	d00b      	beq.n	8004178 <HCD_HC_IN_IRQHandler+0x862>
            (hhcd->hc[chnum].ep_type == EP_TYPE_BULK))
 8004160:	78fa      	ldrb	r2, [r7, #3]
 8004162:	6879      	ldr	r1, [r7, #4]
 8004164:	4613      	mov	r3, r2
 8004166:	011b      	lsls	r3, r3, #4
 8004168:	1a9b      	subs	r3, r3, r2
 800416a:	009b      	lsls	r3, r3, #2
 800416c:	440b      	add	r3, r1
 800416e:	3326      	adds	r3, #38	@ 0x26
 8004170:	781b      	ldrb	r3, [r3, #0]
        if ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL) ||
 8004172:	2b02      	cmp	r3, #2
 8004174:	f040 8136 	bne.w	80043e4 <HCD_HC_IN_IRQHandler+0xace>
        {
          /* re-activate the channel */
          tmpreg = USBx_HC(chnum)->HCCHAR;
 8004178:	78fb      	ldrb	r3, [r7, #3]
 800417a:	015a      	lsls	r2, r3, #5
 800417c:	693b      	ldr	r3, [r7, #16]
 800417e:	4413      	add	r3, r2
 8004180:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8004184:	681b      	ldr	r3, [r3, #0]
 8004186:	60fb      	str	r3, [r7, #12]
          tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 8004188:	68fb      	ldr	r3, [r7, #12]
 800418a:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 800418e:	60fb      	str	r3, [r7, #12]
          tmpreg |= USB_OTG_HCCHAR_CHENA;
 8004190:	68fb      	ldr	r3, [r7, #12]
 8004192:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8004196:	60fb      	str	r3, [r7, #12]
          USBx_HC(chnum)->HCCHAR = tmpreg;
 8004198:	78fb      	ldrb	r3, [r7, #3]
 800419a:	015a      	lsls	r2, r3, #5
 800419c:	693b      	ldr	r3, [r7, #16]
 800419e:	4413      	add	r3, r2
 80041a0:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80041a4:	461a      	mov	r2, r3
 80041a6:	68fb      	ldr	r3, [r7, #12]
 80041a8:	6013      	str	r3, [r2, #0]
 80041aa:	e11b      	b.n	80043e4 <HCD_HC_IN_IRQHandler+0xace>
        }
      }
    }
    else if (hhcd->hc[chnum].state == HC_ACK)
 80041ac:	78fa      	ldrb	r2, [r7, #3]
 80041ae:	6879      	ldr	r1, [r7, #4]
 80041b0:	4613      	mov	r3, r2
 80041b2:	011b      	lsls	r3, r3, #4
 80041b4:	1a9b      	subs	r3, r3, r2
 80041b6:	009b      	lsls	r3, r3, #2
 80041b8:	440b      	add	r3, r1
 80041ba:	334d      	adds	r3, #77	@ 0x4d
 80041bc:	781b      	ldrb	r3, [r3, #0]
 80041be:	2b03      	cmp	r3, #3
 80041c0:	f040 8081 	bne.w	80042c6 <HCD_HC_IN_IRQHandler+0x9b0>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 80041c4:	78fa      	ldrb	r2, [r7, #3]
 80041c6:	6879      	ldr	r1, [r7, #4]
 80041c8:	4613      	mov	r3, r2
 80041ca:	011b      	lsls	r3, r3, #4
 80041cc:	1a9b      	subs	r3, r3, r2
 80041ce:	009b      	lsls	r3, r3, #2
 80041d0:	440b      	add	r3, r1
 80041d2:	334d      	adds	r3, #77	@ 0x4d
 80041d4:	2202      	movs	r2, #2
 80041d6:	701a      	strb	r2, [r3, #0]

      if (hhcd->hc[chnum].do_csplit == 1U)
 80041d8:	78fa      	ldrb	r2, [r7, #3]
 80041da:	6879      	ldr	r1, [r7, #4]
 80041dc:	4613      	mov	r3, r2
 80041de:	011b      	lsls	r3, r3, #4
 80041e0:	1a9b      	subs	r3, r3, r2
 80041e2:	009b      	lsls	r3, r3, #2
 80041e4:	440b      	add	r3, r1
 80041e6:	331b      	adds	r3, #27
 80041e8:	781b      	ldrb	r3, [r3, #0]
 80041ea:	2b01      	cmp	r3, #1
 80041ec:	f040 80fa 	bne.w	80043e4 <HCD_HC_IN_IRQHandler+0xace>
      {
        hhcd->hc[chnum].urb_state = URB_NOTREADY;
 80041f0:	78fa      	ldrb	r2, [r7, #3]
 80041f2:	6879      	ldr	r1, [r7, #4]
 80041f4:	4613      	mov	r3, r2
 80041f6:	011b      	lsls	r3, r3, #4
 80041f8:	1a9b      	subs	r3, r3, r2
 80041fa:	009b      	lsls	r3, r3, #2
 80041fc:	440b      	add	r3, r1
 80041fe:	334c      	adds	r3, #76	@ 0x4c
 8004200:	2202      	movs	r2, #2
 8004202:	701a      	strb	r2, [r3, #0]

        /* Set Complete split and re-activate the channel */
        USBx_HC(chnum)->HCSPLT |= USB_OTG_HCSPLT_COMPLSPLT;
 8004204:	78fb      	ldrb	r3, [r7, #3]
 8004206:	015a      	lsls	r2, r3, #5
 8004208:	693b      	ldr	r3, [r7, #16]
 800420a:	4413      	add	r3, r2
 800420c:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8004210:	685b      	ldr	r3, [r3, #4]
 8004212:	78fa      	ldrb	r2, [r7, #3]
 8004214:	0151      	lsls	r1, r2, #5
 8004216:	693a      	ldr	r2, [r7, #16]
 8004218:	440a      	add	r2, r1
 800421a:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 800421e:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8004222:	6053      	str	r3, [r2, #4]
        USBx_HC(chnum)->HCINTMSK |= USB_OTG_HCINTMSK_NYET;
 8004224:	78fb      	ldrb	r3, [r7, #3]
 8004226:	015a      	lsls	r2, r3, #5
 8004228:	693b      	ldr	r3, [r7, #16]
 800422a:	4413      	add	r3, r2
 800422c:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8004230:	68db      	ldr	r3, [r3, #12]
 8004232:	78fa      	ldrb	r2, [r7, #3]
 8004234:	0151      	lsls	r1, r2, #5
 8004236:	693a      	ldr	r2, [r7, #16]
 8004238:	440a      	add	r2, r1
 800423a:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 800423e:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8004242:	60d3      	str	r3, [r2, #12]
        USBx_HC(chnum)->HCINTMSK &= ~USB_OTG_HCINT_ACK;
 8004244:	78fb      	ldrb	r3, [r7, #3]
 8004246:	015a      	lsls	r2, r3, #5
 8004248:	693b      	ldr	r3, [r7, #16]
 800424a:	4413      	add	r3, r2
 800424c:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8004250:	68db      	ldr	r3, [r3, #12]
 8004252:	78fa      	ldrb	r2, [r7, #3]
 8004254:	0151      	lsls	r1, r2, #5
 8004256:	693a      	ldr	r2, [r7, #16]
 8004258:	440a      	add	r2, r1
 800425a:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 800425e:	f023 0320 	bic.w	r3, r3, #32
 8004262:	60d3      	str	r3, [r2, #12]

        if ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL) ||
 8004264:	78fa      	ldrb	r2, [r7, #3]
 8004266:	6879      	ldr	r1, [r7, #4]
 8004268:	4613      	mov	r3, r2
 800426a:	011b      	lsls	r3, r3, #4
 800426c:	1a9b      	subs	r3, r3, r2
 800426e:	009b      	lsls	r3, r3, #2
 8004270:	440b      	add	r3, r1
 8004272:	3326      	adds	r3, #38	@ 0x26
 8004274:	781b      	ldrb	r3, [r3, #0]
 8004276:	2b00      	cmp	r3, #0
 8004278:	d00b      	beq.n	8004292 <HCD_HC_IN_IRQHandler+0x97c>
            (hhcd->hc[chnum].ep_type == EP_TYPE_BULK))
 800427a:	78fa      	ldrb	r2, [r7, #3]
 800427c:	6879      	ldr	r1, [r7, #4]
 800427e:	4613      	mov	r3, r2
 8004280:	011b      	lsls	r3, r3, #4
 8004282:	1a9b      	subs	r3, r3, r2
 8004284:	009b      	lsls	r3, r3, #2
 8004286:	440b      	add	r3, r1
 8004288:	3326      	adds	r3, #38	@ 0x26
 800428a:	781b      	ldrb	r3, [r3, #0]
        if ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL) ||
 800428c:	2b02      	cmp	r3, #2
 800428e:	f040 80a9 	bne.w	80043e4 <HCD_HC_IN_IRQHandler+0xace>
        {
          /* re-activate the channel */
          tmpreg = USBx_HC(chnum)->HCCHAR;
 8004292:	78fb      	ldrb	r3, [r7, #3]
 8004294:	015a      	lsls	r2, r3, #5
 8004296:	693b      	ldr	r3, [r7, #16]
 8004298:	4413      	add	r3, r2
 800429a:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800429e:	681b      	ldr	r3, [r3, #0]
 80042a0:	60fb      	str	r3, [r7, #12]
          tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 80042a2:	68fb      	ldr	r3, [r7, #12]
 80042a4:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 80042a8:	60fb      	str	r3, [r7, #12]
          tmpreg |= USB_OTG_HCCHAR_CHENA;
 80042aa:	68fb      	ldr	r3, [r7, #12]
 80042ac:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 80042b0:	60fb      	str	r3, [r7, #12]
          USBx_HC(chnum)->HCCHAR = tmpreg;
 80042b2:	78fb      	ldrb	r3, [r7, #3]
 80042b4:	015a      	lsls	r2, r3, #5
 80042b6:	693b      	ldr	r3, [r7, #16]
 80042b8:	4413      	add	r3, r2
 80042ba:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80042be:	461a      	mov	r2, r3
 80042c0:	68fb      	ldr	r3, [r7, #12]
 80042c2:	6013      	str	r3, [r2, #0]
 80042c4:	e08e      	b.n	80043e4 <HCD_HC_IN_IRQHandler+0xace>
        }
      }
    }
    else if (hhcd->hc[chnum].state == HC_NAK)
 80042c6:	78fa      	ldrb	r2, [r7, #3]
 80042c8:	6879      	ldr	r1, [r7, #4]
 80042ca:	4613      	mov	r3, r2
 80042cc:	011b      	lsls	r3, r3, #4
 80042ce:	1a9b      	subs	r3, r3, r2
 80042d0:	009b      	lsls	r3, r3, #2
 80042d2:	440b      	add	r3, r1
 80042d4:	334d      	adds	r3, #77	@ 0x4d
 80042d6:	781b      	ldrb	r3, [r3, #0]
 80042d8:	2b04      	cmp	r3, #4
 80042da:	d143      	bne.n	8004364 <HCD_HC_IN_IRQHandler+0xa4e>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 80042dc:	78fa      	ldrb	r2, [r7, #3]
 80042de:	6879      	ldr	r1, [r7, #4]
 80042e0:	4613      	mov	r3, r2
 80042e2:	011b      	lsls	r3, r3, #4
 80042e4:	1a9b      	subs	r3, r3, r2
 80042e6:	009b      	lsls	r3, r3, #2
 80042e8:	440b      	add	r3, r1
 80042ea:	334d      	adds	r3, #77	@ 0x4d
 80042ec:	2202      	movs	r2, #2
 80042ee:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].urb_state = URB_NOTREADY;
 80042f0:	78fa      	ldrb	r2, [r7, #3]
 80042f2:	6879      	ldr	r1, [r7, #4]
 80042f4:	4613      	mov	r3, r2
 80042f6:	011b      	lsls	r3, r3, #4
 80042f8:	1a9b      	subs	r3, r3, r2
 80042fa:	009b      	lsls	r3, r3, #2
 80042fc:	440b      	add	r3, r1
 80042fe:	334c      	adds	r3, #76	@ 0x4c
 8004300:	2202      	movs	r2, #2
 8004302:	701a      	strb	r2, [r3, #0]

      if ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL) ||
 8004304:	78fa      	ldrb	r2, [r7, #3]
 8004306:	6879      	ldr	r1, [r7, #4]
 8004308:	4613      	mov	r3, r2
 800430a:	011b      	lsls	r3, r3, #4
 800430c:	1a9b      	subs	r3, r3, r2
 800430e:	009b      	lsls	r3, r3, #2
 8004310:	440b      	add	r3, r1
 8004312:	3326      	adds	r3, #38	@ 0x26
 8004314:	781b      	ldrb	r3, [r3, #0]
 8004316:	2b00      	cmp	r3, #0
 8004318:	d00a      	beq.n	8004330 <HCD_HC_IN_IRQHandler+0xa1a>
          (hhcd->hc[chnum].ep_type == EP_TYPE_BULK))
 800431a:	78fa      	ldrb	r2, [r7, #3]
 800431c:	6879      	ldr	r1, [r7, #4]
 800431e:	4613      	mov	r3, r2
 8004320:	011b      	lsls	r3, r3, #4
 8004322:	1a9b      	subs	r3, r3, r2
 8004324:	009b      	lsls	r3, r3, #2
 8004326:	440b      	add	r3, r1
 8004328:	3326      	adds	r3, #38	@ 0x26
 800432a:	781b      	ldrb	r3, [r3, #0]
      if ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL) ||
 800432c:	2b02      	cmp	r3, #2
 800432e:	d159      	bne.n	80043e4 <HCD_HC_IN_IRQHandler+0xace>
      {
        /* re-activate the channel */
        tmpreg = USBx_HC(chnum)->HCCHAR;
 8004330:	78fb      	ldrb	r3, [r7, #3]
 8004332:	015a      	lsls	r2, r3, #5
 8004334:	693b      	ldr	r3, [r7, #16]
 8004336:	4413      	add	r3, r2
 8004338:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800433c:	681b      	ldr	r3, [r3, #0]
 800433e:	60fb      	str	r3, [r7, #12]
        tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 8004340:	68fb      	ldr	r3, [r7, #12]
 8004342:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 8004346:	60fb      	str	r3, [r7, #12]
        tmpreg |= USB_OTG_HCCHAR_CHENA;
 8004348:	68fb      	ldr	r3, [r7, #12]
 800434a:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 800434e:	60fb      	str	r3, [r7, #12]
        USBx_HC(chnum)->HCCHAR = tmpreg;
 8004350:	78fb      	ldrb	r3, [r7, #3]
 8004352:	015a      	lsls	r2, r3, #5
 8004354:	693b      	ldr	r3, [r7, #16]
 8004356:	4413      	add	r3, r2
 8004358:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800435c:	461a      	mov	r2, r3
 800435e:	68fb      	ldr	r3, [r7, #12]
 8004360:	6013      	str	r3, [r2, #0]
 8004362:	e03f      	b.n	80043e4 <HCD_HC_IN_IRQHandler+0xace>
      }
    }
    else if (hhcd->hc[chnum].state == HC_BBLERR)
 8004364:	78fa      	ldrb	r2, [r7, #3]
 8004366:	6879      	ldr	r1, [r7, #4]
 8004368:	4613      	mov	r3, r2
 800436a:	011b      	lsls	r3, r3, #4
 800436c:	1a9b      	subs	r3, r3, r2
 800436e:	009b      	lsls	r3, r3, #2
 8004370:	440b      	add	r3, r1
 8004372:	334d      	adds	r3, #77	@ 0x4d
 8004374:	781b      	ldrb	r3, [r3, #0]
 8004376:	2b08      	cmp	r3, #8
 8004378:	d126      	bne.n	80043c8 <HCD_HC_IN_IRQHandler+0xab2>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 800437a:	78fa      	ldrb	r2, [r7, #3]
 800437c:	6879      	ldr	r1, [r7, #4]
 800437e:	4613      	mov	r3, r2
 8004380:	011b      	lsls	r3, r3, #4
 8004382:	1a9b      	subs	r3, r3, r2
 8004384:	009b      	lsls	r3, r3, #2
 8004386:	440b      	add	r3, r1
 8004388:	334d      	adds	r3, #77	@ 0x4d
 800438a:	2202      	movs	r2, #2
 800438c:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].ErrCnt++;
 800438e:	78fa      	ldrb	r2, [r7, #3]
 8004390:	6879      	ldr	r1, [r7, #4]
 8004392:	4613      	mov	r3, r2
 8004394:	011b      	lsls	r3, r3, #4
 8004396:	1a9b      	subs	r3, r3, r2
 8004398:	009b      	lsls	r3, r3, #2
 800439a:	440b      	add	r3, r1
 800439c:	3344      	adds	r3, #68	@ 0x44
 800439e:	681b      	ldr	r3, [r3, #0]
 80043a0:	1c59      	adds	r1, r3, #1
 80043a2:	6878      	ldr	r0, [r7, #4]
 80043a4:	4613      	mov	r3, r2
 80043a6:	011b      	lsls	r3, r3, #4
 80043a8:	1a9b      	subs	r3, r3, r2
 80043aa:	009b      	lsls	r3, r3, #2
 80043ac:	4403      	add	r3, r0
 80043ae:	3344      	adds	r3, #68	@ 0x44
 80043b0:	6019      	str	r1, [r3, #0]
      hhcd->hc[chnum].urb_state = URB_ERROR;
 80043b2:	78fa      	ldrb	r2, [r7, #3]
 80043b4:	6879      	ldr	r1, [r7, #4]
 80043b6:	4613      	mov	r3, r2
 80043b8:	011b      	lsls	r3, r3, #4
 80043ba:	1a9b      	subs	r3, r3, r2
 80043bc:	009b      	lsls	r3, r3, #2
 80043be:	440b      	add	r3, r1
 80043c0:	334c      	adds	r3, #76	@ 0x4c
 80043c2:	2204      	movs	r2, #4
 80043c4:	701a      	strb	r2, [r3, #0]
 80043c6:	e00d      	b.n	80043e4 <HCD_HC_IN_IRQHandler+0xace>
    }
    else
    {
      if (hhcd->hc[chnum].state == HC_HALTED)
 80043c8:	78fa      	ldrb	r2, [r7, #3]
 80043ca:	6879      	ldr	r1, [r7, #4]
 80043cc:	4613      	mov	r3, r2
 80043ce:	011b      	lsls	r3, r3, #4
 80043d0:	1a9b      	subs	r3, r3, r2
 80043d2:	009b      	lsls	r3, r3, #2
 80043d4:	440b      	add	r3, r1
 80043d6:	334d      	adds	r3, #77	@ 0x4d
 80043d8:	781b      	ldrb	r3, [r3, #0]
 80043da:	2b02      	cmp	r3, #2
 80043dc:	f000 8100 	beq.w	80045e0 <HCD_HC_IN_IRQHandler+0xcca>
 80043e0:	e000      	b.n	80043e4 <HCD_HC_IN_IRQHandler+0xace>
      if (hhcd->hc[chnum].ErrCnt > 2U)
 80043e2:	bf00      	nop
    }

#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
    hhcd->HC_NotifyURBChangeCallback(hhcd, chnum, hhcd->hc[chnum].urb_state);
#else
    HAL_HCD_HC_NotifyURBChange_Callback(hhcd, chnum, hhcd->hc[chnum].urb_state);
 80043e4:	78fa      	ldrb	r2, [r7, #3]
 80043e6:	6879      	ldr	r1, [r7, #4]
 80043e8:	4613      	mov	r3, r2
 80043ea:	011b      	lsls	r3, r3, #4
 80043ec:	1a9b      	subs	r3, r3, r2
 80043ee:	009b      	lsls	r3, r3, #2
 80043f0:	440b      	add	r3, r1
 80043f2:	334c      	adds	r3, #76	@ 0x4c
 80043f4:	781a      	ldrb	r2, [r3, #0]
 80043f6:	78fb      	ldrb	r3, [r7, #3]
 80043f8:	4619      	mov	r1, r3
 80043fa:	6878      	ldr	r0, [r7, #4]
 80043fc:	f007 fcb8 	bl	800bd70 <HAL_HCD_HC_NotifyURBChange_Callback>
 8004400:	e0ef      	b.n	80045e2 <HCD_HC_IN_IRQHandler+0xccc>
#endif /* USE_HAL_HCD_REGISTER_CALLBACKS */
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_NYET))
 8004402:	687b      	ldr	r3, [r7, #4]
 8004404:	681b      	ldr	r3, [r3, #0]
 8004406:	78fa      	ldrb	r2, [r7, #3]
 8004408:	4611      	mov	r1, r2
 800440a:	4618      	mov	r0, r3
 800440c:	f004 fba7 	bl	8008b5e <USB_ReadChInterrupts>
 8004410:	4603      	mov	r3, r0
 8004412:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004416:	2b40      	cmp	r3, #64	@ 0x40
 8004418:	d12f      	bne.n	800447a <HCD_HC_IN_IRQHandler+0xb64>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_NYET);
 800441a:	78fb      	ldrb	r3, [r7, #3]
 800441c:	015a      	lsls	r2, r3, #5
 800441e:	693b      	ldr	r3, [r7, #16]
 8004420:	4413      	add	r3, r2
 8004422:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8004426:	461a      	mov	r2, r3
 8004428:	2340      	movs	r3, #64	@ 0x40
 800442a:	6093      	str	r3, [r2, #8]
    hhcd->hc[chnum].state = HC_NYET;
 800442c:	78fa      	ldrb	r2, [r7, #3]
 800442e:	6879      	ldr	r1, [r7, #4]
 8004430:	4613      	mov	r3, r2
 8004432:	011b      	lsls	r3, r3, #4
 8004434:	1a9b      	subs	r3, r3, r2
 8004436:	009b      	lsls	r3, r3, #2
 8004438:	440b      	add	r3, r1
 800443a:	334d      	adds	r3, #77	@ 0x4d
 800443c:	2205      	movs	r2, #5
 800443e:	701a      	strb	r2, [r3, #0]

    if (hhcd->hc[chnum].do_ssplit == 0U)
 8004440:	78fa      	ldrb	r2, [r7, #3]
 8004442:	6879      	ldr	r1, [r7, #4]
 8004444:	4613      	mov	r3, r2
 8004446:	011b      	lsls	r3, r3, #4
 8004448:	1a9b      	subs	r3, r3, r2
 800444a:	009b      	lsls	r3, r3, #2
 800444c:	440b      	add	r3, r1
 800444e:	331a      	adds	r3, #26
 8004450:	781b      	ldrb	r3, [r3, #0]
 8004452:	2b00      	cmp	r3, #0
 8004454:	d109      	bne.n	800446a <HCD_HC_IN_IRQHandler+0xb54>
    {
      hhcd->hc[chnum].ErrCnt = 0U;
 8004456:	78fa      	ldrb	r2, [r7, #3]
 8004458:	6879      	ldr	r1, [r7, #4]
 800445a:	4613      	mov	r3, r2
 800445c:	011b      	lsls	r3, r3, #4
 800445e:	1a9b      	subs	r3, r3, r2
 8004460:	009b      	lsls	r3, r3, #2
 8004462:	440b      	add	r3, r1
 8004464:	3344      	adds	r3, #68	@ 0x44
 8004466:	2200      	movs	r2, #0
 8004468:	601a      	str	r2, [r3, #0]
    }

    (void)USB_HC_Halt(hhcd->Instance, chnum);
 800446a:	687b      	ldr	r3, [r7, #4]
 800446c:	681b      	ldr	r3, [r3, #0]
 800446e:	78fa      	ldrb	r2, [r7, #3]
 8004470:	4611      	mov	r1, r2
 8004472:	4618      	mov	r0, r3
 8004474:	f005 f91d 	bl	80096b2 <USB_HC_Halt>
 8004478:	e0b3      	b.n	80045e2 <HCD_HC_IN_IRQHandler+0xccc>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_NAK))
 800447a:	687b      	ldr	r3, [r7, #4]
 800447c:	681b      	ldr	r3, [r3, #0]
 800447e:	78fa      	ldrb	r2, [r7, #3]
 8004480:	4611      	mov	r1, r2
 8004482:	4618      	mov	r0, r3
 8004484:	f004 fb6b 	bl	8008b5e <USB_ReadChInterrupts>
 8004488:	4603      	mov	r3, r0
 800448a:	f003 0310 	and.w	r3, r3, #16
 800448e:	2b10      	cmp	r3, #16
 8004490:	f040 80a7 	bne.w	80045e2 <HCD_HC_IN_IRQHandler+0xccc>
  {
    if (hhcd->hc[chnum].ep_type == EP_TYPE_INTR)
 8004494:	78fa      	ldrb	r2, [r7, #3]
 8004496:	6879      	ldr	r1, [r7, #4]
 8004498:	4613      	mov	r3, r2
 800449a:	011b      	lsls	r3, r3, #4
 800449c:	1a9b      	subs	r3, r3, r2
 800449e:	009b      	lsls	r3, r3, #2
 80044a0:	440b      	add	r3, r1
 80044a2:	3326      	adds	r3, #38	@ 0x26
 80044a4:	781b      	ldrb	r3, [r3, #0]
 80044a6:	2b03      	cmp	r3, #3
 80044a8:	d11b      	bne.n	80044e2 <HCD_HC_IN_IRQHandler+0xbcc>
    {
      hhcd->hc[chnum].ErrCnt = 0U;
 80044aa:	78fa      	ldrb	r2, [r7, #3]
 80044ac:	6879      	ldr	r1, [r7, #4]
 80044ae:	4613      	mov	r3, r2
 80044b0:	011b      	lsls	r3, r3, #4
 80044b2:	1a9b      	subs	r3, r3, r2
 80044b4:	009b      	lsls	r3, r3, #2
 80044b6:	440b      	add	r3, r1
 80044b8:	3344      	adds	r3, #68	@ 0x44
 80044ba:	2200      	movs	r2, #0
 80044bc:	601a      	str	r2, [r3, #0]
      hhcd->hc[chnum].state = HC_NAK;
 80044be:	78fa      	ldrb	r2, [r7, #3]
 80044c0:	6879      	ldr	r1, [r7, #4]
 80044c2:	4613      	mov	r3, r2
 80044c4:	011b      	lsls	r3, r3, #4
 80044c6:	1a9b      	subs	r3, r3, r2
 80044c8:	009b      	lsls	r3, r3, #2
 80044ca:	440b      	add	r3, r1
 80044cc:	334d      	adds	r3, #77	@ 0x4d
 80044ce:	2204      	movs	r2, #4
 80044d0:	701a      	strb	r2, [r3, #0]
      (void)USB_HC_Halt(hhcd->Instance, chnum);
 80044d2:	687b      	ldr	r3, [r7, #4]
 80044d4:	681b      	ldr	r3, [r3, #0]
 80044d6:	78fa      	ldrb	r2, [r7, #3]
 80044d8:	4611      	mov	r1, r2
 80044da:	4618      	mov	r0, r3
 80044dc:	f005 f8e9 	bl	80096b2 <USB_HC_Halt>
 80044e0:	e03f      	b.n	8004562 <HCD_HC_IN_IRQHandler+0xc4c>
    }
    else if ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL) ||
 80044e2:	78fa      	ldrb	r2, [r7, #3]
 80044e4:	6879      	ldr	r1, [r7, #4]
 80044e6:	4613      	mov	r3, r2
 80044e8:	011b      	lsls	r3, r3, #4
 80044ea:	1a9b      	subs	r3, r3, r2
 80044ec:	009b      	lsls	r3, r3, #2
 80044ee:	440b      	add	r3, r1
 80044f0:	3326      	adds	r3, #38	@ 0x26
 80044f2:	781b      	ldrb	r3, [r3, #0]
 80044f4:	2b00      	cmp	r3, #0
 80044f6:	d00a      	beq.n	800450e <HCD_HC_IN_IRQHandler+0xbf8>
             (hhcd->hc[chnum].ep_type == EP_TYPE_BULK))
 80044f8:	78fa      	ldrb	r2, [r7, #3]
 80044fa:	6879      	ldr	r1, [r7, #4]
 80044fc:	4613      	mov	r3, r2
 80044fe:	011b      	lsls	r3, r3, #4
 8004500:	1a9b      	subs	r3, r3, r2
 8004502:	009b      	lsls	r3, r3, #2
 8004504:	440b      	add	r3, r1
 8004506:	3326      	adds	r3, #38	@ 0x26
 8004508:	781b      	ldrb	r3, [r3, #0]
    else if ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL) ||
 800450a:	2b02      	cmp	r3, #2
 800450c:	d129      	bne.n	8004562 <HCD_HC_IN_IRQHandler+0xc4c>
    {
      hhcd->hc[chnum].ErrCnt = 0U;
 800450e:	78fa      	ldrb	r2, [r7, #3]
 8004510:	6879      	ldr	r1, [r7, #4]
 8004512:	4613      	mov	r3, r2
 8004514:	011b      	lsls	r3, r3, #4
 8004516:	1a9b      	subs	r3, r3, r2
 8004518:	009b      	lsls	r3, r3, #2
 800451a:	440b      	add	r3, r1
 800451c:	3344      	adds	r3, #68	@ 0x44
 800451e:	2200      	movs	r2, #0
 8004520:	601a      	str	r2, [r3, #0]

      if ((hhcd->Init.dma_enable == 0U) || (hhcd->hc[chnum].do_csplit == 1U))
 8004522:	687b      	ldr	r3, [r7, #4]
 8004524:	799b      	ldrb	r3, [r3, #6]
 8004526:	2b00      	cmp	r3, #0
 8004528:	d00a      	beq.n	8004540 <HCD_HC_IN_IRQHandler+0xc2a>
 800452a:	78fa      	ldrb	r2, [r7, #3]
 800452c:	6879      	ldr	r1, [r7, #4]
 800452e:	4613      	mov	r3, r2
 8004530:	011b      	lsls	r3, r3, #4
 8004532:	1a9b      	subs	r3, r3, r2
 8004534:	009b      	lsls	r3, r3, #2
 8004536:	440b      	add	r3, r1
 8004538:	331b      	adds	r3, #27
 800453a:	781b      	ldrb	r3, [r3, #0]
 800453c:	2b01      	cmp	r3, #1
 800453e:	d110      	bne.n	8004562 <HCD_HC_IN_IRQHandler+0xc4c>
      {
        hhcd->hc[chnum].state = HC_NAK;
 8004540:	78fa      	ldrb	r2, [r7, #3]
 8004542:	6879      	ldr	r1, [r7, #4]
 8004544:	4613      	mov	r3, r2
 8004546:	011b      	lsls	r3, r3, #4
 8004548:	1a9b      	subs	r3, r3, r2
 800454a:	009b      	lsls	r3, r3, #2
 800454c:	440b      	add	r3, r1
 800454e:	334d      	adds	r3, #77	@ 0x4d
 8004550:	2204      	movs	r2, #4
 8004552:	701a      	strb	r2, [r3, #0]
        (void)USB_HC_Halt(hhcd->Instance, chnum);
 8004554:	687b      	ldr	r3, [r7, #4]
 8004556:	681b      	ldr	r3, [r3, #0]
 8004558:	78fa      	ldrb	r2, [r7, #3]
 800455a:	4611      	mov	r1, r2
 800455c:	4618      	mov	r0, r3
 800455e:	f005 f8a8 	bl	80096b2 <USB_HC_Halt>
    else
    {
      /* ... */
    }

    if (hhcd->hc[chnum].do_csplit == 1U)
 8004562:	78fa      	ldrb	r2, [r7, #3]
 8004564:	6879      	ldr	r1, [r7, #4]
 8004566:	4613      	mov	r3, r2
 8004568:	011b      	lsls	r3, r3, #4
 800456a:	1a9b      	subs	r3, r3, r2
 800456c:	009b      	lsls	r3, r3, #2
 800456e:	440b      	add	r3, r1
 8004570:	331b      	adds	r3, #27
 8004572:	781b      	ldrb	r3, [r3, #0]
 8004574:	2b01      	cmp	r3, #1
 8004576:	d129      	bne.n	80045cc <HCD_HC_IN_IRQHandler+0xcb6>
    {
      hhcd->hc[chnum].do_csplit = 0U;
 8004578:	78fa      	ldrb	r2, [r7, #3]
 800457a:	6879      	ldr	r1, [r7, #4]
 800457c:	4613      	mov	r3, r2
 800457e:	011b      	lsls	r3, r3, #4
 8004580:	1a9b      	subs	r3, r3, r2
 8004582:	009b      	lsls	r3, r3, #2
 8004584:	440b      	add	r3, r1
 8004586:	331b      	adds	r3, #27
 8004588:	2200      	movs	r2, #0
 800458a:	701a      	strb	r2, [r3, #0]
      __HAL_HCD_CLEAR_HC_CSPLT(chnum);
 800458c:	78fb      	ldrb	r3, [r7, #3]
 800458e:	015a      	lsls	r2, r3, #5
 8004590:	693b      	ldr	r3, [r7, #16]
 8004592:	4413      	add	r3, r2
 8004594:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8004598:	685b      	ldr	r3, [r3, #4]
 800459a:	78fa      	ldrb	r2, [r7, #3]
 800459c:	0151      	lsls	r1, r2, #5
 800459e:	693a      	ldr	r2, [r7, #16]
 80045a0:	440a      	add	r2, r1
 80045a2:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 80045a6:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80045aa:	6053      	str	r3, [r2, #4]
      __HAL_HCD_UNMASK_ACK_HC_INT(chnum);
 80045ac:	78fb      	ldrb	r3, [r7, #3]
 80045ae:	015a      	lsls	r2, r3, #5
 80045b0:	693b      	ldr	r3, [r7, #16]
 80045b2:	4413      	add	r3, r2
 80045b4:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80045b8:	68db      	ldr	r3, [r3, #12]
 80045ba:	78fa      	ldrb	r2, [r7, #3]
 80045bc:	0151      	lsls	r1, r2, #5
 80045be:	693a      	ldr	r2, [r7, #16]
 80045c0:	440a      	add	r2, r1
 80045c2:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 80045c6:	f043 0320 	orr.w	r3, r3, #32
 80045ca:	60d3      	str	r3, [r2, #12]
    }

    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_NAK);
 80045cc:	78fb      	ldrb	r3, [r7, #3]
 80045ce:	015a      	lsls	r2, r3, #5
 80045d0:	693b      	ldr	r3, [r7, #16]
 80045d2:	4413      	add	r3, r2
 80045d4:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80045d8:	461a      	mov	r2, r3
 80045da:	2310      	movs	r3, #16
 80045dc:	6093      	str	r3, [r2, #8]
 80045de:	e000      	b.n	80045e2 <HCD_HC_IN_IRQHandler+0xccc>
        return;
 80045e0:	bf00      	nop
  }
  else
  {
    /* ... */
  }
}
 80045e2:	3718      	adds	r7, #24
 80045e4:	46bd      	mov	sp, r7
 80045e6:	bd80      	pop	{r7, pc}

080045e8 <HCD_HC_OUT_IRQHandler>:
  * @param  chnum Channel number.
  *         This parameter can be a value from 1 to 15
  * @retval none
  */
static void HCD_HC_OUT_IRQHandler(HCD_HandleTypeDef *hhcd, uint8_t chnum)
{
 80045e8:	b580      	push	{r7, lr}
 80045ea:	b086      	sub	sp, #24
 80045ec:	af00      	add	r7, sp, #0
 80045ee:	6078      	str	r0, [r7, #4]
 80045f0:	460b      	mov	r3, r1
 80045f2:	70fb      	strb	r3, [r7, #3]
  const USB_OTG_GlobalTypeDef *USBx = hhcd->Instance;
 80045f4:	687b      	ldr	r3, [r7, #4]
 80045f6:	681b      	ldr	r3, [r3, #0]
 80045f8:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80045fa:	697b      	ldr	r3, [r7, #20]
 80045fc:	613b      	str	r3, [r7, #16]
  uint32_t tmpreg;
  uint32_t num_packets;

  if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_AHBERR))
 80045fe:	687b      	ldr	r3, [r7, #4]
 8004600:	681b      	ldr	r3, [r3, #0]
 8004602:	78fa      	ldrb	r2, [r7, #3]
 8004604:	4611      	mov	r1, r2
 8004606:	4618      	mov	r0, r3
 8004608:	f004 faa9 	bl	8008b5e <USB_ReadChInterrupts>
 800460c:	4603      	mov	r3, r0
 800460e:	f003 0304 	and.w	r3, r3, #4
 8004612:	2b04      	cmp	r3, #4
 8004614:	d11b      	bne.n	800464e <HCD_HC_OUT_IRQHandler+0x66>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_AHBERR);
 8004616:	78fb      	ldrb	r3, [r7, #3]
 8004618:	015a      	lsls	r2, r3, #5
 800461a:	693b      	ldr	r3, [r7, #16]
 800461c:	4413      	add	r3, r2
 800461e:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8004622:	461a      	mov	r2, r3
 8004624:	2304      	movs	r3, #4
 8004626:	6093      	str	r3, [r2, #8]
    hhcd->hc[chnum].state = HC_XACTERR;
 8004628:	78fa      	ldrb	r2, [r7, #3]
 800462a:	6879      	ldr	r1, [r7, #4]
 800462c:	4613      	mov	r3, r2
 800462e:	011b      	lsls	r3, r3, #4
 8004630:	1a9b      	subs	r3, r3, r2
 8004632:	009b      	lsls	r3, r3, #2
 8004634:	440b      	add	r3, r1
 8004636:	334d      	adds	r3, #77	@ 0x4d
 8004638:	2207      	movs	r2, #7
 800463a:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 800463c:	687b      	ldr	r3, [r7, #4]
 800463e:	681b      	ldr	r3, [r3, #0]
 8004640:	78fa      	ldrb	r2, [r7, #3]
 8004642:	4611      	mov	r1, r2
 8004644:	4618      	mov	r0, r3
 8004646:	f005 f834 	bl	80096b2 <USB_HC_Halt>
 800464a:	f000 bc89 	b.w	8004f60 <HCD_HC_OUT_IRQHandler+0x978>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_ACK))
 800464e:	687b      	ldr	r3, [r7, #4]
 8004650:	681b      	ldr	r3, [r3, #0]
 8004652:	78fa      	ldrb	r2, [r7, #3]
 8004654:	4611      	mov	r1, r2
 8004656:	4618      	mov	r0, r3
 8004658:	f004 fa81 	bl	8008b5e <USB_ReadChInterrupts>
 800465c:	4603      	mov	r3, r0
 800465e:	f003 0320 	and.w	r3, r3, #32
 8004662:	2b20      	cmp	r3, #32
 8004664:	f040 8082 	bne.w	800476c <HCD_HC_OUT_IRQHandler+0x184>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_ACK);
 8004668:	78fb      	ldrb	r3, [r7, #3]
 800466a:	015a      	lsls	r2, r3, #5
 800466c:	693b      	ldr	r3, [r7, #16]
 800466e:	4413      	add	r3, r2
 8004670:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8004674:	461a      	mov	r2, r3
 8004676:	2320      	movs	r3, #32
 8004678:	6093      	str	r3, [r2, #8]

    if (hhcd->hc[chnum].do_ping == 1U)
 800467a:	78fa      	ldrb	r2, [r7, #3]
 800467c:	6879      	ldr	r1, [r7, #4]
 800467e:	4613      	mov	r3, r2
 8004680:	011b      	lsls	r3, r3, #4
 8004682:	1a9b      	subs	r3, r3, r2
 8004684:	009b      	lsls	r3, r3, #2
 8004686:	440b      	add	r3, r1
 8004688:	3319      	adds	r3, #25
 800468a:	781b      	ldrb	r3, [r3, #0]
 800468c:	2b01      	cmp	r3, #1
 800468e:	d124      	bne.n	80046da <HCD_HC_OUT_IRQHandler+0xf2>
    {
      hhcd->hc[chnum].do_ping = 0U;
 8004690:	78fa      	ldrb	r2, [r7, #3]
 8004692:	6879      	ldr	r1, [r7, #4]
 8004694:	4613      	mov	r3, r2
 8004696:	011b      	lsls	r3, r3, #4
 8004698:	1a9b      	subs	r3, r3, r2
 800469a:	009b      	lsls	r3, r3, #2
 800469c:	440b      	add	r3, r1
 800469e:	3319      	adds	r3, #25
 80046a0:	2200      	movs	r2, #0
 80046a2:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].urb_state = URB_NOTREADY;
 80046a4:	78fa      	ldrb	r2, [r7, #3]
 80046a6:	6879      	ldr	r1, [r7, #4]
 80046a8:	4613      	mov	r3, r2
 80046aa:	011b      	lsls	r3, r3, #4
 80046ac:	1a9b      	subs	r3, r3, r2
 80046ae:	009b      	lsls	r3, r3, #2
 80046b0:	440b      	add	r3, r1
 80046b2:	334c      	adds	r3, #76	@ 0x4c
 80046b4:	2202      	movs	r2, #2
 80046b6:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].state = HC_ACK;
 80046b8:	78fa      	ldrb	r2, [r7, #3]
 80046ba:	6879      	ldr	r1, [r7, #4]
 80046bc:	4613      	mov	r3, r2
 80046be:	011b      	lsls	r3, r3, #4
 80046c0:	1a9b      	subs	r3, r3, r2
 80046c2:	009b      	lsls	r3, r3, #2
 80046c4:	440b      	add	r3, r1
 80046c6:	334d      	adds	r3, #77	@ 0x4d
 80046c8:	2203      	movs	r2, #3
 80046ca:	701a      	strb	r2, [r3, #0]
      (void)USB_HC_Halt(hhcd->Instance, chnum);
 80046cc:	687b      	ldr	r3, [r7, #4]
 80046ce:	681b      	ldr	r3, [r3, #0]
 80046d0:	78fa      	ldrb	r2, [r7, #3]
 80046d2:	4611      	mov	r1, r2
 80046d4:	4618      	mov	r0, r3
 80046d6:	f004 ffec 	bl	80096b2 <USB_HC_Halt>
    }

    if ((hhcd->hc[chnum].do_ssplit == 1U) && (hhcd->hc[chnum].do_csplit == 0U))
 80046da:	78fa      	ldrb	r2, [r7, #3]
 80046dc:	6879      	ldr	r1, [r7, #4]
 80046de:	4613      	mov	r3, r2
 80046e0:	011b      	lsls	r3, r3, #4
 80046e2:	1a9b      	subs	r3, r3, r2
 80046e4:	009b      	lsls	r3, r3, #2
 80046e6:	440b      	add	r3, r1
 80046e8:	331a      	adds	r3, #26
 80046ea:	781b      	ldrb	r3, [r3, #0]
 80046ec:	2b01      	cmp	r3, #1
 80046ee:	f040 8437 	bne.w	8004f60 <HCD_HC_OUT_IRQHandler+0x978>
 80046f2:	78fa      	ldrb	r2, [r7, #3]
 80046f4:	6879      	ldr	r1, [r7, #4]
 80046f6:	4613      	mov	r3, r2
 80046f8:	011b      	lsls	r3, r3, #4
 80046fa:	1a9b      	subs	r3, r3, r2
 80046fc:	009b      	lsls	r3, r3, #2
 80046fe:	440b      	add	r3, r1
 8004700:	331b      	adds	r3, #27
 8004702:	781b      	ldrb	r3, [r3, #0]
 8004704:	2b00      	cmp	r3, #0
 8004706:	f040 842b 	bne.w	8004f60 <HCD_HC_OUT_IRQHandler+0x978>
    {
      if (hhcd->hc[chnum].ep_type != EP_TYPE_ISOC)
 800470a:	78fa      	ldrb	r2, [r7, #3]
 800470c:	6879      	ldr	r1, [r7, #4]
 800470e:	4613      	mov	r3, r2
 8004710:	011b      	lsls	r3, r3, #4
 8004712:	1a9b      	subs	r3, r3, r2
 8004714:	009b      	lsls	r3, r3, #2
 8004716:	440b      	add	r3, r1
 8004718:	3326      	adds	r3, #38	@ 0x26
 800471a:	781b      	ldrb	r3, [r3, #0]
 800471c:	2b01      	cmp	r3, #1
 800471e:	d009      	beq.n	8004734 <HCD_HC_OUT_IRQHandler+0x14c>
      {
        hhcd->hc[chnum].do_csplit = 1U;
 8004720:	78fa      	ldrb	r2, [r7, #3]
 8004722:	6879      	ldr	r1, [r7, #4]
 8004724:	4613      	mov	r3, r2
 8004726:	011b      	lsls	r3, r3, #4
 8004728:	1a9b      	subs	r3, r3, r2
 800472a:	009b      	lsls	r3, r3, #2
 800472c:	440b      	add	r3, r1
 800472e:	331b      	adds	r3, #27
 8004730:	2201      	movs	r2, #1
 8004732:	701a      	strb	r2, [r3, #0]
      }

      hhcd->hc[chnum].state = HC_ACK;
 8004734:	78fa      	ldrb	r2, [r7, #3]
 8004736:	6879      	ldr	r1, [r7, #4]
 8004738:	4613      	mov	r3, r2
 800473a:	011b      	lsls	r3, r3, #4
 800473c:	1a9b      	subs	r3, r3, r2
 800473e:	009b      	lsls	r3, r3, #2
 8004740:	440b      	add	r3, r1
 8004742:	334d      	adds	r3, #77	@ 0x4d
 8004744:	2203      	movs	r2, #3
 8004746:	701a      	strb	r2, [r3, #0]
      (void)USB_HC_Halt(hhcd->Instance, chnum);
 8004748:	687b      	ldr	r3, [r7, #4]
 800474a:	681b      	ldr	r3, [r3, #0]
 800474c:	78fa      	ldrb	r2, [r7, #3]
 800474e:	4611      	mov	r1, r2
 8004750:	4618      	mov	r0, r3
 8004752:	f004 ffae 	bl	80096b2 <USB_HC_Halt>

      /* reset error_count */
      hhcd->hc[chnum].ErrCnt = 0U;
 8004756:	78fa      	ldrb	r2, [r7, #3]
 8004758:	6879      	ldr	r1, [r7, #4]
 800475a:	4613      	mov	r3, r2
 800475c:	011b      	lsls	r3, r3, #4
 800475e:	1a9b      	subs	r3, r3, r2
 8004760:	009b      	lsls	r3, r3, #2
 8004762:	440b      	add	r3, r1
 8004764:	3344      	adds	r3, #68	@ 0x44
 8004766:	2200      	movs	r2, #0
 8004768:	601a      	str	r2, [r3, #0]
 800476a:	e3f9      	b.n	8004f60 <HCD_HC_OUT_IRQHandler+0x978>
    }
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_FRMOR))
 800476c:	687b      	ldr	r3, [r7, #4]
 800476e:	681b      	ldr	r3, [r3, #0]
 8004770:	78fa      	ldrb	r2, [r7, #3]
 8004772:	4611      	mov	r1, r2
 8004774:	4618      	mov	r0, r3
 8004776:	f004 f9f2 	bl	8008b5e <USB_ReadChInterrupts>
 800477a:	4603      	mov	r3, r0
 800477c:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8004780:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8004784:	d111      	bne.n	80047aa <HCD_HC_OUT_IRQHandler+0x1c2>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_FRMOR);
 8004786:	78fb      	ldrb	r3, [r7, #3]
 8004788:	015a      	lsls	r2, r3, #5
 800478a:	693b      	ldr	r3, [r7, #16]
 800478c:	4413      	add	r3, r2
 800478e:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8004792:	461a      	mov	r2, r3
 8004794:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8004798:	6093      	str	r3, [r2, #8]
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 800479a:	687b      	ldr	r3, [r7, #4]
 800479c:	681b      	ldr	r3, [r3, #0]
 800479e:	78fa      	ldrb	r2, [r7, #3]
 80047a0:	4611      	mov	r1, r2
 80047a2:	4618      	mov	r0, r3
 80047a4:	f004 ff85 	bl	80096b2 <USB_HC_Halt>
 80047a8:	e3da      	b.n	8004f60 <HCD_HC_OUT_IRQHandler+0x978>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_XFRC))
 80047aa:	687b      	ldr	r3, [r7, #4]
 80047ac:	681b      	ldr	r3, [r3, #0]
 80047ae:	78fa      	ldrb	r2, [r7, #3]
 80047b0:	4611      	mov	r1, r2
 80047b2:	4618      	mov	r0, r3
 80047b4:	f004 f9d3 	bl	8008b5e <USB_ReadChInterrupts>
 80047b8:	4603      	mov	r3, r0
 80047ba:	f003 0301 	and.w	r3, r3, #1
 80047be:	2b01      	cmp	r3, #1
 80047c0:	d168      	bne.n	8004894 <HCD_HC_OUT_IRQHandler+0x2ac>
  {
    hhcd->hc[chnum].ErrCnt = 0U;
 80047c2:	78fa      	ldrb	r2, [r7, #3]
 80047c4:	6879      	ldr	r1, [r7, #4]
 80047c6:	4613      	mov	r3, r2
 80047c8:	011b      	lsls	r3, r3, #4
 80047ca:	1a9b      	subs	r3, r3, r2
 80047cc:	009b      	lsls	r3, r3, #2
 80047ce:	440b      	add	r3, r1
 80047d0:	3344      	adds	r3, #68	@ 0x44
 80047d2:	2200      	movs	r2, #0
 80047d4:	601a      	str	r2, [r3, #0]

    /* transaction completed with NYET state, update do ping state */
    if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_NYET))
 80047d6:	687b      	ldr	r3, [r7, #4]
 80047d8:	681b      	ldr	r3, [r3, #0]
 80047da:	78fa      	ldrb	r2, [r7, #3]
 80047dc:	4611      	mov	r1, r2
 80047de:	4618      	mov	r0, r3
 80047e0:	f004 f9bd 	bl	8008b5e <USB_ReadChInterrupts>
 80047e4:	4603      	mov	r3, r0
 80047e6:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80047ea:	2b40      	cmp	r3, #64	@ 0x40
 80047ec:	d112      	bne.n	8004814 <HCD_HC_OUT_IRQHandler+0x22c>
    {
      hhcd->hc[chnum].do_ping = 1U;
 80047ee:	78fa      	ldrb	r2, [r7, #3]
 80047f0:	6879      	ldr	r1, [r7, #4]
 80047f2:	4613      	mov	r3, r2
 80047f4:	011b      	lsls	r3, r3, #4
 80047f6:	1a9b      	subs	r3, r3, r2
 80047f8:	009b      	lsls	r3, r3, #2
 80047fa:	440b      	add	r3, r1
 80047fc:	3319      	adds	r3, #25
 80047fe:	2201      	movs	r2, #1
 8004800:	701a      	strb	r2, [r3, #0]
      __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_NYET);
 8004802:	78fb      	ldrb	r3, [r7, #3]
 8004804:	015a      	lsls	r2, r3, #5
 8004806:	693b      	ldr	r3, [r7, #16]
 8004808:	4413      	add	r3, r2
 800480a:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800480e:	461a      	mov	r2, r3
 8004810:	2340      	movs	r3, #64	@ 0x40
 8004812:	6093      	str	r3, [r2, #8]
    }

    if (hhcd->hc[chnum].do_csplit != 0U)
 8004814:	78fa      	ldrb	r2, [r7, #3]
 8004816:	6879      	ldr	r1, [r7, #4]
 8004818:	4613      	mov	r3, r2
 800481a:	011b      	lsls	r3, r3, #4
 800481c:	1a9b      	subs	r3, r3, r2
 800481e:	009b      	lsls	r3, r3, #2
 8004820:	440b      	add	r3, r1
 8004822:	331b      	adds	r3, #27
 8004824:	781b      	ldrb	r3, [r3, #0]
 8004826:	2b00      	cmp	r3, #0
 8004828:	d019      	beq.n	800485e <HCD_HC_OUT_IRQHandler+0x276>
    {
      hhcd->hc[chnum].do_csplit = 0U;
 800482a:	78fa      	ldrb	r2, [r7, #3]
 800482c:	6879      	ldr	r1, [r7, #4]
 800482e:	4613      	mov	r3, r2
 8004830:	011b      	lsls	r3, r3, #4
 8004832:	1a9b      	subs	r3, r3, r2
 8004834:	009b      	lsls	r3, r3, #2
 8004836:	440b      	add	r3, r1
 8004838:	331b      	adds	r3, #27
 800483a:	2200      	movs	r2, #0
 800483c:	701a      	strb	r2, [r3, #0]
      __HAL_HCD_CLEAR_HC_CSPLT(chnum);
 800483e:	78fb      	ldrb	r3, [r7, #3]
 8004840:	015a      	lsls	r2, r3, #5
 8004842:	693b      	ldr	r3, [r7, #16]
 8004844:	4413      	add	r3, r2
 8004846:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800484a:	685b      	ldr	r3, [r3, #4]
 800484c:	78fa      	ldrb	r2, [r7, #3]
 800484e:	0151      	lsls	r1, r2, #5
 8004850:	693a      	ldr	r2, [r7, #16]
 8004852:	440a      	add	r2, r1
 8004854:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8004858:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800485c:	6053      	str	r3, [r2, #4]
    }

    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_XFRC);
 800485e:	78fb      	ldrb	r3, [r7, #3]
 8004860:	015a      	lsls	r2, r3, #5
 8004862:	693b      	ldr	r3, [r7, #16]
 8004864:	4413      	add	r3, r2
 8004866:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800486a:	461a      	mov	r2, r3
 800486c:	2301      	movs	r3, #1
 800486e:	6093      	str	r3, [r2, #8]
    hhcd->hc[chnum].state = HC_XFRC;
 8004870:	78fa      	ldrb	r2, [r7, #3]
 8004872:	6879      	ldr	r1, [r7, #4]
 8004874:	4613      	mov	r3, r2
 8004876:	011b      	lsls	r3, r3, #4
 8004878:	1a9b      	subs	r3, r3, r2
 800487a:	009b      	lsls	r3, r3, #2
 800487c:	440b      	add	r3, r1
 800487e:	334d      	adds	r3, #77	@ 0x4d
 8004880:	2201      	movs	r2, #1
 8004882:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 8004884:	687b      	ldr	r3, [r7, #4]
 8004886:	681b      	ldr	r3, [r3, #0]
 8004888:	78fa      	ldrb	r2, [r7, #3]
 800488a:	4611      	mov	r1, r2
 800488c:	4618      	mov	r0, r3
 800488e:	f004 ff10 	bl	80096b2 <USB_HC_Halt>
 8004892:	e365      	b.n	8004f60 <HCD_HC_OUT_IRQHandler+0x978>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_NYET))
 8004894:	687b      	ldr	r3, [r7, #4]
 8004896:	681b      	ldr	r3, [r3, #0]
 8004898:	78fa      	ldrb	r2, [r7, #3]
 800489a:	4611      	mov	r1, r2
 800489c:	4618      	mov	r0, r3
 800489e:	f004 f95e 	bl	8008b5e <USB_ReadChInterrupts>
 80048a2:	4603      	mov	r3, r0
 80048a4:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80048a8:	2b40      	cmp	r3, #64	@ 0x40
 80048aa:	d139      	bne.n	8004920 <HCD_HC_OUT_IRQHandler+0x338>
  {
    hhcd->hc[chnum].state = HC_NYET;
 80048ac:	78fa      	ldrb	r2, [r7, #3]
 80048ae:	6879      	ldr	r1, [r7, #4]
 80048b0:	4613      	mov	r3, r2
 80048b2:	011b      	lsls	r3, r3, #4
 80048b4:	1a9b      	subs	r3, r3, r2
 80048b6:	009b      	lsls	r3, r3, #2
 80048b8:	440b      	add	r3, r1
 80048ba:	334d      	adds	r3, #77	@ 0x4d
 80048bc:	2205      	movs	r2, #5
 80048be:	701a      	strb	r2, [r3, #0]

    if (hhcd->hc[chnum].do_ssplit == 0U)
 80048c0:	78fa      	ldrb	r2, [r7, #3]
 80048c2:	6879      	ldr	r1, [r7, #4]
 80048c4:	4613      	mov	r3, r2
 80048c6:	011b      	lsls	r3, r3, #4
 80048c8:	1a9b      	subs	r3, r3, r2
 80048ca:	009b      	lsls	r3, r3, #2
 80048cc:	440b      	add	r3, r1
 80048ce:	331a      	adds	r3, #26
 80048d0:	781b      	ldrb	r3, [r3, #0]
 80048d2:	2b00      	cmp	r3, #0
 80048d4:	d109      	bne.n	80048ea <HCD_HC_OUT_IRQHandler+0x302>
    {
      hhcd->hc[chnum].do_ping = 1U;
 80048d6:	78fa      	ldrb	r2, [r7, #3]
 80048d8:	6879      	ldr	r1, [r7, #4]
 80048da:	4613      	mov	r3, r2
 80048dc:	011b      	lsls	r3, r3, #4
 80048de:	1a9b      	subs	r3, r3, r2
 80048e0:	009b      	lsls	r3, r3, #2
 80048e2:	440b      	add	r3, r1
 80048e4:	3319      	adds	r3, #25
 80048e6:	2201      	movs	r2, #1
 80048e8:	701a      	strb	r2, [r3, #0]
    }

    hhcd->hc[chnum].ErrCnt = 0U;
 80048ea:	78fa      	ldrb	r2, [r7, #3]
 80048ec:	6879      	ldr	r1, [r7, #4]
 80048ee:	4613      	mov	r3, r2
 80048f0:	011b      	lsls	r3, r3, #4
 80048f2:	1a9b      	subs	r3, r3, r2
 80048f4:	009b      	lsls	r3, r3, #2
 80048f6:	440b      	add	r3, r1
 80048f8:	3344      	adds	r3, #68	@ 0x44
 80048fa:	2200      	movs	r2, #0
 80048fc:	601a      	str	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 80048fe:	687b      	ldr	r3, [r7, #4]
 8004900:	681b      	ldr	r3, [r3, #0]
 8004902:	78fa      	ldrb	r2, [r7, #3]
 8004904:	4611      	mov	r1, r2
 8004906:	4618      	mov	r0, r3
 8004908:	f004 fed3 	bl	80096b2 <USB_HC_Halt>
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_NYET);
 800490c:	78fb      	ldrb	r3, [r7, #3]
 800490e:	015a      	lsls	r2, r3, #5
 8004910:	693b      	ldr	r3, [r7, #16]
 8004912:	4413      	add	r3, r2
 8004914:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8004918:	461a      	mov	r2, r3
 800491a:	2340      	movs	r3, #64	@ 0x40
 800491c:	6093      	str	r3, [r2, #8]
 800491e:	e31f      	b.n	8004f60 <HCD_HC_OUT_IRQHandler+0x978>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_STALL))
 8004920:	687b      	ldr	r3, [r7, #4]
 8004922:	681b      	ldr	r3, [r3, #0]
 8004924:	78fa      	ldrb	r2, [r7, #3]
 8004926:	4611      	mov	r1, r2
 8004928:	4618      	mov	r0, r3
 800492a:	f004 f918 	bl	8008b5e <USB_ReadChInterrupts>
 800492e:	4603      	mov	r3, r0
 8004930:	f003 0308 	and.w	r3, r3, #8
 8004934:	2b08      	cmp	r3, #8
 8004936:	d11a      	bne.n	800496e <HCD_HC_OUT_IRQHandler+0x386>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_STALL);
 8004938:	78fb      	ldrb	r3, [r7, #3]
 800493a:	015a      	lsls	r2, r3, #5
 800493c:	693b      	ldr	r3, [r7, #16]
 800493e:	4413      	add	r3, r2
 8004940:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8004944:	461a      	mov	r2, r3
 8004946:	2308      	movs	r3, #8
 8004948:	6093      	str	r3, [r2, #8]
    hhcd->hc[chnum].state = HC_STALL;
 800494a:	78fa      	ldrb	r2, [r7, #3]
 800494c:	6879      	ldr	r1, [r7, #4]
 800494e:	4613      	mov	r3, r2
 8004950:	011b      	lsls	r3, r3, #4
 8004952:	1a9b      	subs	r3, r3, r2
 8004954:	009b      	lsls	r3, r3, #2
 8004956:	440b      	add	r3, r1
 8004958:	334d      	adds	r3, #77	@ 0x4d
 800495a:	2206      	movs	r2, #6
 800495c:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 800495e:	687b      	ldr	r3, [r7, #4]
 8004960:	681b      	ldr	r3, [r3, #0]
 8004962:	78fa      	ldrb	r2, [r7, #3]
 8004964:	4611      	mov	r1, r2
 8004966:	4618      	mov	r0, r3
 8004968:	f004 fea3 	bl	80096b2 <USB_HC_Halt>
 800496c:	e2f8      	b.n	8004f60 <HCD_HC_OUT_IRQHandler+0x978>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_NAK))
 800496e:	687b      	ldr	r3, [r7, #4]
 8004970:	681b      	ldr	r3, [r3, #0]
 8004972:	78fa      	ldrb	r2, [r7, #3]
 8004974:	4611      	mov	r1, r2
 8004976:	4618      	mov	r0, r3
 8004978:	f004 f8f1 	bl	8008b5e <USB_ReadChInterrupts>
 800497c:	4603      	mov	r3, r0
 800497e:	f003 0310 	and.w	r3, r3, #16
 8004982:	2b10      	cmp	r3, #16
 8004984:	d144      	bne.n	8004a10 <HCD_HC_OUT_IRQHandler+0x428>
  {
    hhcd->hc[chnum].ErrCnt = 0U;
 8004986:	78fa      	ldrb	r2, [r7, #3]
 8004988:	6879      	ldr	r1, [r7, #4]
 800498a:	4613      	mov	r3, r2
 800498c:	011b      	lsls	r3, r3, #4
 800498e:	1a9b      	subs	r3, r3, r2
 8004990:	009b      	lsls	r3, r3, #2
 8004992:	440b      	add	r3, r1
 8004994:	3344      	adds	r3, #68	@ 0x44
 8004996:	2200      	movs	r2, #0
 8004998:	601a      	str	r2, [r3, #0]
    hhcd->hc[chnum].state = HC_NAK;
 800499a:	78fa      	ldrb	r2, [r7, #3]
 800499c:	6879      	ldr	r1, [r7, #4]
 800499e:	4613      	mov	r3, r2
 80049a0:	011b      	lsls	r3, r3, #4
 80049a2:	1a9b      	subs	r3, r3, r2
 80049a4:	009b      	lsls	r3, r3, #2
 80049a6:	440b      	add	r3, r1
 80049a8:	334d      	adds	r3, #77	@ 0x4d
 80049aa:	2204      	movs	r2, #4
 80049ac:	701a      	strb	r2, [r3, #0]

    if (hhcd->hc[chnum].do_ping == 0U)
 80049ae:	78fa      	ldrb	r2, [r7, #3]
 80049b0:	6879      	ldr	r1, [r7, #4]
 80049b2:	4613      	mov	r3, r2
 80049b4:	011b      	lsls	r3, r3, #4
 80049b6:	1a9b      	subs	r3, r3, r2
 80049b8:	009b      	lsls	r3, r3, #2
 80049ba:	440b      	add	r3, r1
 80049bc:	3319      	adds	r3, #25
 80049be:	781b      	ldrb	r3, [r3, #0]
 80049c0:	2b00      	cmp	r3, #0
 80049c2:	d114      	bne.n	80049ee <HCD_HC_OUT_IRQHandler+0x406>
    {
      if (hhcd->hc[chnum].speed == HCD_DEVICE_SPEED_HIGH)
 80049c4:	78fa      	ldrb	r2, [r7, #3]
 80049c6:	6879      	ldr	r1, [r7, #4]
 80049c8:	4613      	mov	r3, r2
 80049ca:	011b      	lsls	r3, r3, #4
 80049cc:	1a9b      	subs	r3, r3, r2
 80049ce:	009b      	lsls	r3, r3, #2
 80049d0:	440b      	add	r3, r1
 80049d2:	3318      	adds	r3, #24
 80049d4:	781b      	ldrb	r3, [r3, #0]
 80049d6:	2b00      	cmp	r3, #0
 80049d8:	d109      	bne.n	80049ee <HCD_HC_OUT_IRQHandler+0x406>
      {
        hhcd->hc[chnum].do_ping = 1U;
 80049da:	78fa      	ldrb	r2, [r7, #3]
 80049dc:	6879      	ldr	r1, [r7, #4]
 80049de:	4613      	mov	r3, r2
 80049e0:	011b      	lsls	r3, r3, #4
 80049e2:	1a9b      	subs	r3, r3, r2
 80049e4:	009b      	lsls	r3, r3, #2
 80049e6:	440b      	add	r3, r1
 80049e8:	3319      	adds	r3, #25
 80049ea:	2201      	movs	r2, #1
 80049ec:	701a      	strb	r2, [r3, #0]
      }
    }

    (void)USB_HC_Halt(hhcd->Instance, chnum);
 80049ee:	687b      	ldr	r3, [r7, #4]
 80049f0:	681b      	ldr	r3, [r3, #0]
 80049f2:	78fa      	ldrb	r2, [r7, #3]
 80049f4:	4611      	mov	r1, r2
 80049f6:	4618      	mov	r0, r3
 80049f8:	f004 fe5b 	bl	80096b2 <USB_HC_Halt>
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_NAK);
 80049fc:	78fb      	ldrb	r3, [r7, #3]
 80049fe:	015a      	lsls	r2, r3, #5
 8004a00:	693b      	ldr	r3, [r7, #16]
 8004a02:	4413      	add	r3, r2
 8004a04:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8004a08:	461a      	mov	r2, r3
 8004a0a:	2310      	movs	r3, #16
 8004a0c:	6093      	str	r3, [r2, #8]
 8004a0e:	e2a7      	b.n	8004f60 <HCD_HC_OUT_IRQHandler+0x978>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_TXERR))
 8004a10:	687b      	ldr	r3, [r7, #4]
 8004a12:	681b      	ldr	r3, [r3, #0]
 8004a14:	78fa      	ldrb	r2, [r7, #3]
 8004a16:	4611      	mov	r1, r2
 8004a18:	4618      	mov	r0, r3
 8004a1a:	f004 f8a0 	bl	8008b5e <USB_ReadChInterrupts>
 8004a1e:	4603      	mov	r3, r0
 8004a20:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004a24:	2b80      	cmp	r3, #128	@ 0x80
 8004a26:	f040 8083 	bne.w	8004b30 <HCD_HC_OUT_IRQHandler+0x548>
  {
    if (hhcd->Init.dma_enable == 0U)
 8004a2a:	687b      	ldr	r3, [r7, #4]
 8004a2c:	799b      	ldrb	r3, [r3, #6]
 8004a2e:	2b00      	cmp	r3, #0
 8004a30:	d111      	bne.n	8004a56 <HCD_HC_OUT_IRQHandler+0x46e>
    {
      hhcd->hc[chnum].state = HC_XACTERR;
 8004a32:	78fa      	ldrb	r2, [r7, #3]
 8004a34:	6879      	ldr	r1, [r7, #4]
 8004a36:	4613      	mov	r3, r2
 8004a38:	011b      	lsls	r3, r3, #4
 8004a3a:	1a9b      	subs	r3, r3, r2
 8004a3c:	009b      	lsls	r3, r3, #2
 8004a3e:	440b      	add	r3, r1
 8004a40:	334d      	adds	r3, #77	@ 0x4d
 8004a42:	2207      	movs	r2, #7
 8004a44:	701a      	strb	r2, [r3, #0]
      (void)USB_HC_Halt(hhcd->Instance, chnum);
 8004a46:	687b      	ldr	r3, [r7, #4]
 8004a48:	681b      	ldr	r3, [r3, #0]
 8004a4a:	78fa      	ldrb	r2, [r7, #3]
 8004a4c:	4611      	mov	r1, r2
 8004a4e:	4618      	mov	r0, r3
 8004a50:	f004 fe2f 	bl	80096b2 <USB_HC_Halt>
 8004a54:	e062      	b.n	8004b1c <HCD_HC_OUT_IRQHandler+0x534>
    }
    else
    {
      hhcd->hc[chnum].ErrCnt++;
 8004a56:	78fa      	ldrb	r2, [r7, #3]
 8004a58:	6879      	ldr	r1, [r7, #4]
 8004a5a:	4613      	mov	r3, r2
 8004a5c:	011b      	lsls	r3, r3, #4
 8004a5e:	1a9b      	subs	r3, r3, r2
 8004a60:	009b      	lsls	r3, r3, #2
 8004a62:	440b      	add	r3, r1
 8004a64:	3344      	adds	r3, #68	@ 0x44
 8004a66:	681b      	ldr	r3, [r3, #0]
 8004a68:	1c59      	adds	r1, r3, #1
 8004a6a:	6878      	ldr	r0, [r7, #4]
 8004a6c:	4613      	mov	r3, r2
 8004a6e:	011b      	lsls	r3, r3, #4
 8004a70:	1a9b      	subs	r3, r3, r2
 8004a72:	009b      	lsls	r3, r3, #2
 8004a74:	4403      	add	r3, r0
 8004a76:	3344      	adds	r3, #68	@ 0x44
 8004a78:	6019      	str	r1, [r3, #0]
      if (hhcd->hc[chnum].ErrCnt > 2U)
 8004a7a:	78fa      	ldrb	r2, [r7, #3]
 8004a7c:	6879      	ldr	r1, [r7, #4]
 8004a7e:	4613      	mov	r3, r2
 8004a80:	011b      	lsls	r3, r3, #4
 8004a82:	1a9b      	subs	r3, r3, r2
 8004a84:	009b      	lsls	r3, r3, #2
 8004a86:	440b      	add	r3, r1
 8004a88:	3344      	adds	r3, #68	@ 0x44
 8004a8a:	681b      	ldr	r3, [r3, #0]
 8004a8c:	2b02      	cmp	r3, #2
 8004a8e:	d922      	bls.n	8004ad6 <HCD_HC_OUT_IRQHandler+0x4ee>
      {
        hhcd->hc[chnum].ErrCnt = 0U;
 8004a90:	78fa      	ldrb	r2, [r7, #3]
 8004a92:	6879      	ldr	r1, [r7, #4]
 8004a94:	4613      	mov	r3, r2
 8004a96:	011b      	lsls	r3, r3, #4
 8004a98:	1a9b      	subs	r3, r3, r2
 8004a9a:	009b      	lsls	r3, r3, #2
 8004a9c:	440b      	add	r3, r1
 8004a9e:	3344      	adds	r3, #68	@ 0x44
 8004aa0:	2200      	movs	r2, #0
 8004aa2:	601a      	str	r2, [r3, #0]
        hhcd->hc[chnum].urb_state = URB_ERROR;
 8004aa4:	78fa      	ldrb	r2, [r7, #3]
 8004aa6:	6879      	ldr	r1, [r7, #4]
 8004aa8:	4613      	mov	r3, r2
 8004aaa:	011b      	lsls	r3, r3, #4
 8004aac:	1a9b      	subs	r3, r3, r2
 8004aae:	009b      	lsls	r3, r3, #2
 8004ab0:	440b      	add	r3, r1
 8004ab2:	334c      	adds	r3, #76	@ 0x4c
 8004ab4:	2204      	movs	r2, #4
 8004ab6:	701a      	strb	r2, [r3, #0]

#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
        hhcd->HC_NotifyURBChangeCallback(hhcd, chnum, hhcd->hc[chnum].urb_state);
#else
        HAL_HCD_HC_NotifyURBChange_Callback(hhcd, chnum, hhcd->hc[chnum].urb_state);
 8004ab8:	78fa      	ldrb	r2, [r7, #3]
 8004aba:	6879      	ldr	r1, [r7, #4]
 8004abc:	4613      	mov	r3, r2
 8004abe:	011b      	lsls	r3, r3, #4
 8004ac0:	1a9b      	subs	r3, r3, r2
 8004ac2:	009b      	lsls	r3, r3, #2
 8004ac4:	440b      	add	r3, r1
 8004ac6:	334c      	adds	r3, #76	@ 0x4c
 8004ac8:	781a      	ldrb	r2, [r3, #0]
 8004aca:	78fb      	ldrb	r3, [r7, #3]
 8004acc:	4619      	mov	r1, r3
 8004ace:	6878      	ldr	r0, [r7, #4]
 8004ad0:	f007 f94e 	bl	800bd70 <HAL_HCD_HC_NotifyURBChange_Callback>
 8004ad4:	e022      	b.n	8004b1c <HCD_HC_OUT_IRQHandler+0x534>
#endif /* USE_HAL_HCD_REGISTER_CALLBACKS */
      }
      else
      {
        hhcd->hc[chnum].urb_state = URB_NOTREADY;
 8004ad6:	78fa      	ldrb	r2, [r7, #3]
 8004ad8:	6879      	ldr	r1, [r7, #4]
 8004ada:	4613      	mov	r3, r2
 8004adc:	011b      	lsls	r3, r3, #4
 8004ade:	1a9b      	subs	r3, r3, r2
 8004ae0:	009b      	lsls	r3, r3, #2
 8004ae2:	440b      	add	r3, r1
 8004ae4:	334c      	adds	r3, #76	@ 0x4c
 8004ae6:	2202      	movs	r2, #2
 8004ae8:	701a      	strb	r2, [r3, #0]

        /* Re-activate the channel  */
        tmpreg = USBx_HC(chnum)->HCCHAR;
 8004aea:	78fb      	ldrb	r3, [r7, #3]
 8004aec:	015a      	lsls	r2, r3, #5
 8004aee:	693b      	ldr	r3, [r7, #16]
 8004af0:	4413      	add	r3, r2
 8004af2:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8004af6:	681b      	ldr	r3, [r3, #0]
 8004af8:	60fb      	str	r3, [r7, #12]
        tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 8004afa:	68fb      	ldr	r3, [r7, #12]
 8004afc:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 8004b00:	60fb      	str	r3, [r7, #12]
        tmpreg |= USB_OTG_HCCHAR_CHENA;
 8004b02:	68fb      	ldr	r3, [r7, #12]
 8004b04:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8004b08:	60fb      	str	r3, [r7, #12]
        USBx_HC(chnum)->HCCHAR = tmpreg;
 8004b0a:	78fb      	ldrb	r3, [r7, #3]
 8004b0c:	015a      	lsls	r2, r3, #5
 8004b0e:	693b      	ldr	r3, [r7, #16]
 8004b10:	4413      	add	r3, r2
 8004b12:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8004b16:	461a      	mov	r2, r3
 8004b18:	68fb      	ldr	r3, [r7, #12]
 8004b1a:	6013      	str	r3, [r2, #0]
      }
    }
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_TXERR);
 8004b1c:	78fb      	ldrb	r3, [r7, #3]
 8004b1e:	015a      	lsls	r2, r3, #5
 8004b20:	693b      	ldr	r3, [r7, #16]
 8004b22:	4413      	add	r3, r2
 8004b24:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8004b28:	461a      	mov	r2, r3
 8004b2a:	2380      	movs	r3, #128	@ 0x80
 8004b2c:	6093      	str	r3, [r2, #8]
 8004b2e:	e217      	b.n	8004f60 <HCD_HC_OUT_IRQHandler+0x978>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_DTERR))
 8004b30:	687b      	ldr	r3, [r7, #4]
 8004b32:	681b      	ldr	r3, [r3, #0]
 8004b34:	78fa      	ldrb	r2, [r7, #3]
 8004b36:	4611      	mov	r1, r2
 8004b38:	4618      	mov	r0, r3
 8004b3a:	f004 f810 	bl	8008b5e <USB_ReadChInterrupts>
 8004b3e:	4603      	mov	r3, r0
 8004b40:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004b44:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8004b48:	d11b      	bne.n	8004b82 <HCD_HC_OUT_IRQHandler+0x59a>
  {
    hhcd->hc[chnum].state = HC_DATATGLERR;
 8004b4a:	78fa      	ldrb	r2, [r7, #3]
 8004b4c:	6879      	ldr	r1, [r7, #4]
 8004b4e:	4613      	mov	r3, r2
 8004b50:	011b      	lsls	r3, r3, #4
 8004b52:	1a9b      	subs	r3, r3, r2
 8004b54:	009b      	lsls	r3, r3, #2
 8004b56:	440b      	add	r3, r1
 8004b58:	334d      	adds	r3, #77	@ 0x4d
 8004b5a:	2209      	movs	r2, #9
 8004b5c:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 8004b5e:	687b      	ldr	r3, [r7, #4]
 8004b60:	681b      	ldr	r3, [r3, #0]
 8004b62:	78fa      	ldrb	r2, [r7, #3]
 8004b64:	4611      	mov	r1, r2
 8004b66:	4618      	mov	r0, r3
 8004b68:	f004 fda3 	bl	80096b2 <USB_HC_Halt>
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_DTERR);
 8004b6c:	78fb      	ldrb	r3, [r7, #3]
 8004b6e:	015a      	lsls	r2, r3, #5
 8004b70:	693b      	ldr	r3, [r7, #16]
 8004b72:	4413      	add	r3, r2
 8004b74:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8004b78:	461a      	mov	r2, r3
 8004b7a:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8004b7e:	6093      	str	r3, [r2, #8]
 8004b80:	e1ee      	b.n	8004f60 <HCD_HC_OUT_IRQHandler+0x978>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_CHH))
 8004b82:	687b      	ldr	r3, [r7, #4]
 8004b84:	681b      	ldr	r3, [r3, #0]
 8004b86:	78fa      	ldrb	r2, [r7, #3]
 8004b88:	4611      	mov	r1, r2
 8004b8a:	4618      	mov	r0, r3
 8004b8c:	f003 ffe7 	bl	8008b5e <USB_ReadChInterrupts>
 8004b90:	4603      	mov	r3, r0
 8004b92:	f003 0302 	and.w	r3, r3, #2
 8004b96:	2b02      	cmp	r3, #2
 8004b98:	f040 81df 	bne.w	8004f5a <HCD_HC_OUT_IRQHandler+0x972>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_CHH);
 8004b9c:	78fb      	ldrb	r3, [r7, #3]
 8004b9e:	015a      	lsls	r2, r3, #5
 8004ba0:	693b      	ldr	r3, [r7, #16]
 8004ba2:	4413      	add	r3, r2
 8004ba4:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8004ba8:	461a      	mov	r2, r3
 8004baa:	2302      	movs	r3, #2
 8004bac:	6093      	str	r3, [r2, #8]

    if (hhcd->hc[chnum].state == HC_XFRC)
 8004bae:	78fa      	ldrb	r2, [r7, #3]
 8004bb0:	6879      	ldr	r1, [r7, #4]
 8004bb2:	4613      	mov	r3, r2
 8004bb4:	011b      	lsls	r3, r3, #4
 8004bb6:	1a9b      	subs	r3, r3, r2
 8004bb8:	009b      	lsls	r3, r3, #2
 8004bba:	440b      	add	r3, r1
 8004bbc:	334d      	adds	r3, #77	@ 0x4d
 8004bbe:	781b      	ldrb	r3, [r3, #0]
 8004bc0:	2b01      	cmp	r3, #1
 8004bc2:	f040 8093 	bne.w	8004cec <HCD_HC_OUT_IRQHandler+0x704>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 8004bc6:	78fa      	ldrb	r2, [r7, #3]
 8004bc8:	6879      	ldr	r1, [r7, #4]
 8004bca:	4613      	mov	r3, r2
 8004bcc:	011b      	lsls	r3, r3, #4
 8004bce:	1a9b      	subs	r3, r3, r2
 8004bd0:	009b      	lsls	r3, r3, #2
 8004bd2:	440b      	add	r3, r1
 8004bd4:	334d      	adds	r3, #77	@ 0x4d
 8004bd6:	2202      	movs	r2, #2
 8004bd8:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].urb_state = URB_DONE;
 8004bda:	78fa      	ldrb	r2, [r7, #3]
 8004bdc:	6879      	ldr	r1, [r7, #4]
 8004bde:	4613      	mov	r3, r2
 8004be0:	011b      	lsls	r3, r3, #4
 8004be2:	1a9b      	subs	r3, r3, r2
 8004be4:	009b      	lsls	r3, r3, #2
 8004be6:	440b      	add	r3, r1
 8004be8:	334c      	adds	r3, #76	@ 0x4c
 8004bea:	2201      	movs	r2, #1
 8004bec:	701a      	strb	r2, [r3, #0]

      if ((hhcd->hc[chnum].ep_type == EP_TYPE_BULK) ||
 8004bee:	78fa      	ldrb	r2, [r7, #3]
 8004bf0:	6879      	ldr	r1, [r7, #4]
 8004bf2:	4613      	mov	r3, r2
 8004bf4:	011b      	lsls	r3, r3, #4
 8004bf6:	1a9b      	subs	r3, r3, r2
 8004bf8:	009b      	lsls	r3, r3, #2
 8004bfa:	440b      	add	r3, r1
 8004bfc:	3326      	adds	r3, #38	@ 0x26
 8004bfe:	781b      	ldrb	r3, [r3, #0]
 8004c00:	2b02      	cmp	r3, #2
 8004c02:	d00b      	beq.n	8004c1c <HCD_HC_OUT_IRQHandler+0x634>
          (hhcd->hc[chnum].ep_type == EP_TYPE_INTR))
 8004c04:	78fa      	ldrb	r2, [r7, #3]
 8004c06:	6879      	ldr	r1, [r7, #4]
 8004c08:	4613      	mov	r3, r2
 8004c0a:	011b      	lsls	r3, r3, #4
 8004c0c:	1a9b      	subs	r3, r3, r2
 8004c0e:	009b      	lsls	r3, r3, #2
 8004c10:	440b      	add	r3, r1
 8004c12:	3326      	adds	r3, #38	@ 0x26
 8004c14:	781b      	ldrb	r3, [r3, #0]
      if ((hhcd->hc[chnum].ep_type == EP_TYPE_BULK) ||
 8004c16:	2b03      	cmp	r3, #3
 8004c18:	f040 8190 	bne.w	8004f3c <HCD_HC_OUT_IRQHandler+0x954>
      {
        if (hhcd->Init.dma_enable == 0U)
 8004c1c:	687b      	ldr	r3, [r7, #4]
 8004c1e:	799b      	ldrb	r3, [r3, #6]
 8004c20:	2b00      	cmp	r3, #0
 8004c22:	d115      	bne.n	8004c50 <HCD_HC_OUT_IRQHandler+0x668>
        {
          hhcd->hc[chnum].toggle_out ^= 1U;
 8004c24:	78fa      	ldrb	r2, [r7, #3]
 8004c26:	6879      	ldr	r1, [r7, #4]
 8004c28:	4613      	mov	r3, r2
 8004c2a:	011b      	lsls	r3, r3, #4
 8004c2c:	1a9b      	subs	r3, r3, r2
 8004c2e:	009b      	lsls	r3, r3, #2
 8004c30:	440b      	add	r3, r1
 8004c32:	333d      	adds	r3, #61	@ 0x3d
 8004c34:	781b      	ldrb	r3, [r3, #0]
 8004c36:	78fa      	ldrb	r2, [r7, #3]
 8004c38:	f083 0301 	eor.w	r3, r3, #1
 8004c3c:	b2d8      	uxtb	r0, r3
 8004c3e:	6879      	ldr	r1, [r7, #4]
 8004c40:	4613      	mov	r3, r2
 8004c42:	011b      	lsls	r3, r3, #4
 8004c44:	1a9b      	subs	r3, r3, r2
 8004c46:	009b      	lsls	r3, r3, #2
 8004c48:	440b      	add	r3, r1
 8004c4a:	333d      	adds	r3, #61	@ 0x3d
 8004c4c:	4602      	mov	r2, r0
 8004c4e:	701a      	strb	r2, [r3, #0]
        }

        if ((hhcd->Init.dma_enable == 1U) && (hhcd->hc[chnum].xfer_len > 0U))
 8004c50:	687b      	ldr	r3, [r7, #4]
 8004c52:	799b      	ldrb	r3, [r3, #6]
 8004c54:	2b01      	cmp	r3, #1
 8004c56:	f040 8171 	bne.w	8004f3c <HCD_HC_OUT_IRQHandler+0x954>
 8004c5a:	78fa      	ldrb	r2, [r7, #3]
 8004c5c:	6879      	ldr	r1, [r7, #4]
 8004c5e:	4613      	mov	r3, r2
 8004c60:	011b      	lsls	r3, r3, #4
 8004c62:	1a9b      	subs	r3, r3, r2
 8004c64:	009b      	lsls	r3, r3, #2
 8004c66:	440b      	add	r3, r1
 8004c68:	3334      	adds	r3, #52	@ 0x34
 8004c6a:	681b      	ldr	r3, [r3, #0]
 8004c6c:	2b00      	cmp	r3, #0
 8004c6e:	f000 8165 	beq.w	8004f3c <HCD_HC_OUT_IRQHandler+0x954>
        {
          num_packets = (hhcd->hc[chnum].xfer_len + hhcd->hc[chnum].max_packet - 1U) / hhcd->hc[chnum].max_packet;
 8004c72:	78fa      	ldrb	r2, [r7, #3]
 8004c74:	6879      	ldr	r1, [r7, #4]
 8004c76:	4613      	mov	r3, r2
 8004c78:	011b      	lsls	r3, r3, #4
 8004c7a:	1a9b      	subs	r3, r3, r2
 8004c7c:	009b      	lsls	r3, r3, #2
 8004c7e:	440b      	add	r3, r1
 8004c80:	3334      	adds	r3, #52	@ 0x34
 8004c82:	6819      	ldr	r1, [r3, #0]
 8004c84:	78fa      	ldrb	r2, [r7, #3]
 8004c86:	6878      	ldr	r0, [r7, #4]
 8004c88:	4613      	mov	r3, r2
 8004c8a:	011b      	lsls	r3, r3, #4
 8004c8c:	1a9b      	subs	r3, r3, r2
 8004c8e:	009b      	lsls	r3, r3, #2
 8004c90:	4403      	add	r3, r0
 8004c92:	3328      	adds	r3, #40	@ 0x28
 8004c94:	881b      	ldrh	r3, [r3, #0]
 8004c96:	440b      	add	r3, r1
 8004c98:	1e59      	subs	r1, r3, #1
 8004c9a:	78fa      	ldrb	r2, [r7, #3]
 8004c9c:	6878      	ldr	r0, [r7, #4]
 8004c9e:	4613      	mov	r3, r2
 8004ca0:	011b      	lsls	r3, r3, #4
 8004ca2:	1a9b      	subs	r3, r3, r2
 8004ca4:	009b      	lsls	r3, r3, #2
 8004ca6:	4403      	add	r3, r0
 8004ca8:	3328      	adds	r3, #40	@ 0x28
 8004caa:	881b      	ldrh	r3, [r3, #0]
 8004cac:	fbb1 f3f3 	udiv	r3, r1, r3
 8004cb0:	60bb      	str	r3, [r7, #8]

          if ((num_packets & 1U) != 0U)
 8004cb2:	68bb      	ldr	r3, [r7, #8]
 8004cb4:	f003 0301 	and.w	r3, r3, #1
 8004cb8:	2b00      	cmp	r3, #0
 8004cba:	f000 813f 	beq.w	8004f3c <HCD_HC_OUT_IRQHandler+0x954>
          {
            hhcd->hc[chnum].toggle_out ^= 1U;
 8004cbe:	78fa      	ldrb	r2, [r7, #3]
 8004cc0:	6879      	ldr	r1, [r7, #4]
 8004cc2:	4613      	mov	r3, r2
 8004cc4:	011b      	lsls	r3, r3, #4
 8004cc6:	1a9b      	subs	r3, r3, r2
 8004cc8:	009b      	lsls	r3, r3, #2
 8004cca:	440b      	add	r3, r1
 8004ccc:	333d      	adds	r3, #61	@ 0x3d
 8004cce:	781b      	ldrb	r3, [r3, #0]
 8004cd0:	78fa      	ldrb	r2, [r7, #3]
 8004cd2:	f083 0301 	eor.w	r3, r3, #1
 8004cd6:	b2d8      	uxtb	r0, r3
 8004cd8:	6879      	ldr	r1, [r7, #4]
 8004cda:	4613      	mov	r3, r2
 8004cdc:	011b      	lsls	r3, r3, #4
 8004cde:	1a9b      	subs	r3, r3, r2
 8004ce0:	009b      	lsls	r3, r3, #2
 8004ce2:	440b      	add	r3, r1
 8004ce4:	333d      	adds	r3, #61	@ 0x3d
 8004ce6:	4602      	mov	r2, r0
 8004ce8:	701a      	strb	r2, [r3, #0]
 8004cea:	e127      	b.n	8004f3c <HCD_HC_OUT_IRQHandler+0x954>
          }
        }
      }
    }
    else if (hhcd->hc[chnum].state == HC_ACK)
 8004cec:	78fa      	ldrb	r2, [r7, #3]
 8004cee:	6879      	ldr	r1, [r7, #4]
 8004cf0:	4613      	mov	r3, r2
 8004cf2:	011b      	lsls	r3, r3, #4
 8004cf4:	1a9b      	subs	r3, r3, r2
 8004cf6:	009b      	lsls	r3, r3, #2
 8004cf8:	440b      	add	r3, r1
 8004cfa:	334d      	adds	r3, #77	@ 0x4d
 8004cfc:	781b      	ldrb	r3, [r3, #0]
 8004cfe:	2b03      	cmp	r3, #3
 8004d00:	d120      	bne.n	8004d44 <HCD_HC_OUT_IRQHandler+0x75c>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 8004d02:	78fa      	ldrb	r2, [r7, #3]
 8004d04:	6879      	ldr	r1, [r7, #4]
 8004d06:	4613      	mov	r3, r2
 8004d08:	011b      	lsls	r3, r3, #4
 8004d0a:	1a9b      	subs	r3, r3, r2
 8004d0c:	009b      	lsls	r3, r3, #2
 8004d0e:	440b      	add	r3, r1
 8004d10:	334d      	adds	r3, #77	@ 0x4d
 8004d12:	2202      	movs	r2, #2
 8004d14:	701a      	strb	r2, [r3, #0]

      if (hhcd->hc[chnum].do_csplit == 1U)
 8004d16:	78fa      	ldrb	r2, [r7, #3]
 8004d18:	6879      	ldr	r1, [r7, #4]
 8004d1a:	4613      	mov	r3, r2
 8004d1c:	011b      	lsls	r3, r3, #4
 8004d1e:	1a9b      	subs	r3, r3, r2
 8004d20:	009b      	lsls	r3, r3, #2
 8004d22:	440b      	add	r3, r1
 8004d24:	331b      	adds	r3, #27
 8004d26:	781b      	ldrb	r3, [r3, #0]
 8004d28:	2b01      	cmp	r3, #1
 8004d2a:	f040 8107 	bne.w	8004f3c <HCD_HC_OUT_IRQHandler+0x954>
      {
        hhcd->hc[chnum].urb_state = URB_NOTREADY;
 8004d2e:	78fa      	ldrb	r2, [r7, #3]
 8004d30:	6879      	ldr	r1, [r7, #4]
 8004d32:	4613      	mov	r3, r2
 8004d34:	011b      	lsls	r3, r3, #4
 8004d36:	1a9b      	subs	r3, r3, r2
 8004d38:	009b      	lsls	r3, r3, #2
 8004d3a:	440b      	add	r3, r1
 8004d3c:	334c      	adds	r3, #76	@ 0x4c
 8004d3e:	2202      	movs	r2, #2
 8004d40:	701a      	strb	r2, [r3, #0]
 8004d42:	e0fb      	b.n	8004f3c <HCD_HC_OUT_IRQHandler+0x954>
      }
    }
    else if (hhcd->hc[chnum].state == HC_NAK)
 8004d44:	78fa      	ldrb	r2, [r7, #3]
 8004d46:	6879      	ldr	r1, [r7, #4]
 8004d48:	4613      	mov	r3, r2
 8004d4a:	011b      	lsls	r3, r3, #4
 8004d4c:	1a9b      	subs	r3, r3, r2
 8004d4e:	009b      	lsls	r3, r3, #2
 8004d50:	440b      	add	r3, r1
 8004d52:	334d      	adds	r3, #77	@ 0x4d
 8004d54:	781b      	ldrb	r3, [r3, #0]
 8004d56:	2b04      	cmp	r3, #4
 8004d58:	d13a      	bne.n	8004dd0 <HCD_HC_OUT_IRQHandler+0x7e8>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 8004d5a:	78fa      	ldrb	r2, [r7, #3]
 8004d5c:	6879      	ldr	r1, [r7, #4]
 8004d5e:	4613      	mov	r3, r2
 8004d60:	011b      	lsls	r3, r3, #4
 8004d62:	1a9b      	subs	r3, r3, r2
 8004d64:	009b      	lsls	r3, r3, #2
 8004d66:	440b      	add	r3, r1
 8004d68:	334d      	adds	r3, #77	@ 0x4d
 8004d6a:	2202      	movs	r2, #2
 8004d6c:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].urb_state = URB_NOTREADY;
 8004d6e:	78fa      	ldrb	r2, [r7, #3]
 8004d70:	6879      	ldr	r1, [r7, #4]
 8004d72:	4613      	mov	r3, r2
 8004d74:	011b      	lsls	r3, r3, #4
 8004d76:	1a9b      	subs	r3, r3, r2
 8004d78:	009b      	lsls	r3, r3, #2
 8004d7a:	440b      	add	r3, r1
 8004d7c:	334c      	adds	r3, #76	@ 0x4c
 8004d7e:	2202      	movs	r2, #2
 8004d80:	701a      	strb	r2, [r3, #0]

      if (hhcd->hc[chnum].do_csplit == 1U)
 8004d82:	78fa      	ldrb	r2, [r7, #3]
 8004d84:	6879      	ldr	r1, [r7, #4]
 8004d86:	4613      	mov	r3, r2
 8004d88:	011b      	lsls	r3, r3, #4
 8004d8a:	1a9b      	subs	r3, r3, r2
 8004d8c:	009b      	lsls	r3, r3, #2
 8004d8e:	440b      	add	r3, r1
 8004d90:	331b      	adds	r3, #27
 8004d92:	781b      	ldrb	r3, [r3, #0]
 8004d94:	2b01      	cmp	r3, #1
 8004d96:	f040 80d1 	bne.w	8004f3c <HCD_HC_OUT_IRQHandler+0x954>
      {
        hhcd->hc[chnum].do_csplit = 0U;
 8004d9a:	78fa      	ldrb	r2, [r7, #3]
 8004d9c:	6879      	ldr	r1, [r7, #4]
 8004d9e:	4613      	mov	r3, r2
 8004da0:	011b      	lsls	r3, r3, #4
 8004da2:	1a9b      	subs	r3, r3, r2
 8004da4:	009b      	lsls	r3, r3, #2
 8004da6:	440b      	add	r3, r1
 8004da8:	331b      	adds	r3, #27
 8004daa:	2200      	movs	r2, #0
 8004dac:	701a      	strb	r2, [r3, #0]
        __HAL_HCD_CLEAR_HC_CSPLT(chnum);
 8004dae:	78fb      	ldrb	r3, [r7, #3]
 8004db0:	015a      	lsls	r2, r3, #5
 8004db2:	693b      	ldr	r3, [r7, #16]
 8004db4:	4413      	add	r3, r2
 8004db6:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8004dba:	685b      	ldr	r3, [r3, #4]
 8004dbc:	78fa      	ldrb	r2, [r7, #3]
 8004dbe:	0151      	lsls	r1, r2, #5
 8004dc0:	693a      	ldr	r2, [r7, #16]
 8004dc2:	440a      	add	r2, r1
 8004dc4:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8004dc8:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8004dcc:	6053      	str	r3, [r2, #4]
 8004dce:	e0b5      	b.n	8004f3c <HCD_HC_OUT_IRQHandler+0x954>
      }
    }
    else if (hhcd->hc[chnum].state == HC_NYET)
 8004dd0:	78fa      	ldrb	r2, [r7, #3]
 8004dd2:	6879      	ldr	r1, [r7, #4]
 8004dd4:	4613      	mov	r3, r2
 8004dd6:	011b      	lsls	r3, r3, #4
 8004dd8:	1a9b      	subs	r3, r3, r2
 8004dda:	009b      	lsls	r3, r3, #2
 8004ddc:	440b      	add	r3, r1
 8004dde:	334d      	adds	r3, #77	@ 0x4d
 8004de0:	781b      	ldrb	r3, [r3, #0]
 8004de2:	2b05      	cmp	r3, #5
 8004de4:	d114      	bne.n	8004e10 <HCD_HC_OUT_IRQHandler+0x828>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 8004de6:	78fa      	ldrb	r2, [r7, #3]
 8004de8:	6879      	ldr	r1, [r7, #4]
 8004dea:	4613      	mov	r3, r2
 8004dec:	011b      	lsls	r3, r3, #4
 8004dee:	1a9b      	subs	r3, r3, r2
 8004df0:	009b      	lsls	r3, r3, #2
 8004df2:	440b      	add	r3, r1
 8004df4:	334d      	adds	r3, #77	@ 0x4d
 8004df6:	2202      	movs	r2, #2
 8004df8:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].urb_state  = URB_NOTREADY;
 8004dfa:	78fa      	ldrb	r2, [r7, #3]
 8004dfc:	6879      	ldr	r1, [r7, #4]
 8004dfe:	4613      	mov	r3, r2
 8004e00:	011b      	lsls	r3, r3, #4
 8004e02:	1a9b      	subs	r3, r3, r2
 8004e04:	009b      	lsls	r3, r3, #2
 8004e06:	440b      	add	r3, r1
 8004e08:	334c      	adds	r3, #76	@ 0x4c
 8004e0a:	2202      	movs	r2, #2
 8004e0c:	701a      	strb	r2, [r3, #0]
 8004e0e:	e095      	b.n	8004f3c <HCD_HC_OUT_IRQHandler+0x954>
    }
    else if (hhcd->hc[chnum].state == HC_STALL)
 8004e10:	78fa      	ldrb	r2, [r7, #3]
 8004e12:	6879      	ldr	r1, [r7, #4]
 8004e14:	4613      	mov	r3, r2
 8004e16:	011b      	lsls	r3, r3, #4
 8004e18:	1a9b      	subs	r3, r3, r2
 8004e1a:	009b      	lsls	r3, r3, #2
 8004e1c:	440b      	add	r3, r1
 8004e1e:	334d      	adds	r3, #77	@ 0x4d
 8004e20:	781b      	ldrb	r3, [r3, #0]
 8004e22:	2b06      	cmp	r3, #6
 8004e24:	d114      	bne.n	8004e50 <HCD_HC_OUT_IRQHandler+0x868>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 8004e26:	78fa      	ldrb	r2, [r7, #3]
 8004e28:	6879      	ldr	r1, [r7, #4]
 8004e2a:	4613      	mov	r3, r2
 8004e2c:	011b      	lsls	r3, r3, #4
 8004e2e:	1a9b      	subs	r3, r3, r2
 8004e30:	009b      	lsls	r3, r3, #2
 8004e32:	440b      	add	r3, r1
 8004e34:	334d      	adds	r3, #77	@ 0x4d
 8004e36:	2202      	movs	r2, #2
 8004e38:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].urb_state  = URB_STALL;
 8004e3a:	78fa      	ldrb	r2, [r7, #3]
 8004e3c:	6879      	ldr	r1, [r7, #4]
 8004e3e:	4613      	mov	r3, r2
 8004e40:	011b      	lsls	r3, r3, #4
 8004e42:	1a9b      	subs	r3, r3, r2
 8004e44:	009b      	lsls	r3, r3, #2
 8004e46:	440b      	add	r3, r1
 8004e48:	334c      	adds	r3, #76	@ 0x4c
 8004e4a:	2205      	movs	r2, #5
 8004e4c:	701a      	strb	r2, [r3, #0]
 8004e4e:	e075      	b.n	8004f3c <HCD_HC_OUT_IRQHandler+0x954>
    }
    else if ((hhcd->hc[chnum].state == HC_XACTERR) ||
 8004e50:	78fa      	ldrb	r2, [r7, #3]
 8004e52:	6879      	ldr	r1, [r7, #4]
 8004e54:	4613      	mov	r3, r2
 8004e56:	011b      	lsls	r3, r3, #4
 8004e58:	1a9b      	subs	r3, r3, r2
 8004e5a:	009b      	lsls	r3, r3, #2
 8004e5c:	440b      	add	r3, r1
 8004e5e:	334d      	adds	r3, #77	@ 0x4d
 8004e60:	781b      	ldrb	r3, [r3, #0]
 8004e62:	2b07      	cmp	r3, #7
 8004e64:	d00a      	beq.n	8004e7c <HCD_HC_OUT_IRQHandler+0x894>
             (hhcd->hc[chnum].state == HC_DATATGLERR))
 8004e66:	78fa      	ldrb	r2, [r7, #3]
 8004e68:	6879      	ldr	r1, [r7, #4]
 8004e6a:	4613      	mov	r3, r2
 8004e6c:	011b      	lsls	r3, r3, #4
 8004e6e:	1a9b      	subs	r3, r3, r2
 8004e70:	009b      	lsls	r3, r3, #2
 8004e72:	440b      	add	r3, r1
 8004e74:	334d      	adds	r3, #77	@ 0x4d
 8004e76:	781b      	ldrb	r3, [r3, #0]
    else if ((hhcd->hc[chnum].state == HC_XACTERR) ||
 8004e78:	2b09      	cmp	r3, #9
 8004e7a:	d170      	bne.n	8004f5e <HCD_HC_OUT_IRQHandler+0x976>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 8004e7c:	78fa      	ldrb	r2, [r7, #3]
 8004e7e:	6879      	ldr	r1, [r7, #4]
 8004e80:	4613      	mov	r3, r2
 8004e82:	011b      	lsls	r3, r3, #4
 8004e84:	1a9b      	subs	r3, r3, r2
 8004e86:	009b      	lsls	r3, r3, #2
 8004e88:	440b      	add	r3, r1
 8004e8a:	334d      	adds	r3, #77	@ 0x4d
 8004e8c:	2202      	movs	r2, #2
 8004e8e:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].ErrCnt++;
 8004e90:	78fa      	ldrb	r2, [r7, #3]
 8004e92:	6879      	ldr	r1, [r7, #4]
 8004e94:	4613      	mov	r3, r2
 8004e96:	011b      	lsls	r3, r3, #4
 8004e98:	1a9b      	subs	r3, r3, r2
 8004e9a:	009b      	lsls	r3, r3, #2
 8004e9c:	440b      	add	r3, r1
 8004e9e:	3344      	adds	r3, #68	@ 0x44
 8004ea0:	681b      	ldr	r3, [r3, #0]
 8004ea2:	1c59      	adds	r1, r3, #1
 8004ea4:	6878      	ldr	r0, [r7, #4]
 8004ea6:	4613      	mov	r3, r2
 8004ea8:	011b      	lsls	r3, r3, #4
 8004eaa:	1a9b      	subs	r3, r3, r2
 8004eac:	009b      	lsls	r3, r3, #2
 8004eae:	4403      	add	r3, r0
 8004eb0:	3344      	adds	r3, #68	@ 0x44
 8004eb2:	6019      	str	r1, [r3, #0]
      if (hhcd->hc[chnum].ErrCnt > 2U)
 8004eb4:	78fa      	ldrb	r2, [r7, #3]
 8004eb6:	6879      	ldr	r1, [r7, #4]
 8004eb8:	4613      	mov	r3, r2
 8004eba:	011b      	lsls	r3, r3, #4
 8004ebc:	1a9b      	subs	r3, r3, r2
 8004ebe:	009b      	lsls	r3, r3, #2
 8004ec0:	440b      	add	r3, r1
 8004ec2:	3344      	adds	r3, #68	@ 0x44
 8004ec4:	681b      	ldr	r3, [r3, #0]
 8004ec6:	2b02      	cmp	r3, #2
 8004ec8:	d914      	bls.n	8004ef4 <HCD_HC_OUT_IRQHandler+0x90c>
      {
        hhcd->hc[chnum].ErrCnt = 0U;
 8004eca:	78fa      	ldrb	r2, [r7, #3]
 8004ecc:	6879      	ldr	r1, [r7, #4]
 8004ece:	4613      	mov	r3, r2
 8004ed0:	011b      	lsls	r3, r3, #4
 8004ed2:	1a9b      	subs	r3, r3, r2
 8004ed4:	009b      	lsls	r3, r3, #2
 8004ed6:	440b      	add	r3, r1
 8004ed8:	3344      	adds	r3, #68	@ 0x44
 8004eda:	2200      	movs	r2, #0
 8004edc:	601a      	str	r2, [r3, #0]
        hhcd->hc[chnum].urb_state = URB_ERROR;
 8004ede:	78fa      	ldrb	r2, [r7, #3]
 8004ee0:	6879      	ldr	r1, [r7, #4]
 8004ee2:	4613      	mov	r3, r2
 8004ee4:	011b      	lsls	r3, r3, #4
 8004ee6:	1a9b      	subs	r3, r3, r2
 8004ee8:	009b      	lsls	r3, r3, #2
 8004eea:	440b      	add	r3, r1
 8004eec:	334c      	adds	r3, #76	@ 0x4c
 8004eee:	2204      	movs	r2, #4
 8004ef0:	701a      	strb	r2, [r3, #0]
      if (hhcd->hc[chnum].ErrCnt > 2U)
 8004ef2:	e022      	b.n	8004f3a <HCD_HC_OUT_IRQHandler+0x952>
      }
      else
      {
        hhcd->hc[chnum].urb_state = URB_NOTREADY;
 8004ef4:	78fa      	ldrb	r2, [r7, #3]
 8004ef6:	6879      	ldr	r1, [r7, #4]
 8004ef8:	4613      	mov	r3, r2
 8004efa:	011b      	lsls	r3, r3, #4
 8004efc:	1a9b      	subs	r3, r3, r2
 8004efe:	009b      	lsls	r3, r3, #2
 8004f00:	440b      	add	r3, r1
 8004f02:	334c      	adds	r3, #76	@ 0x4c
 8004f04:	2202      	movs	r2, #2
 8004f06:	701a      	strb	r2, [r3, #0]

        /* re-activate the channel  */
        tmpreg = USBx_HC(chnum)->HCCHAR;
 8004f08:	78fb      	ldrb	r3, [r7, #3]
 8004f0a:	015a      	lsls	r2, r3, #5
 8004f0c:	693b      	ldr	r3, [r7, #16]
 8004f0e:	4413      	add	r3, r2
 8004f10:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8004f14:	681b      	ldr	r3, [r3, #0]
 8004f16:	60fb      	str	r3, [r7, #12]
        tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 8004f18:	68fb      	ldr	r3, [r7, #12]
 8004f1a:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 8004f1e:	60fb      	str	r3, [r7, #12]
        tmpreg |= USB_OTG_HCCHAR_CHENA;
 8004f20:	68fb      	ldr	r3, [r7, #12]
 8004f22:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8004f26:	60fb      	str	r3, [r7, #12]
        USBx_HC(chnum)->HCCHAR = tmpreg;
 8004f28:	78fb      	ldrb	r3, [r7, #3]
 8004f2a:	015a      	lsls	r2, r3, #5
 8004f2c:	693b      	ldr	r3, [r7, #16]
 8004f2e:	4413      	add	r3, r2
 8004f30:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8004f34:	461a      	mov	r2, r3
 8004f36:	68fb      	ldr	r3, [r7, #12]
 8004f38:	6013      	str	r3, [r2, #0]
      if (hhcd->hc[chnum].ErrCnt > 2U)
 8004f3a:	bf00      	nop
    }

#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
    hhcd->HC_NotifyURBChangeCallback(hhcd, chnum, hhcd->hc[chnum].urb_state);
#else
    HAL_HCD_HC_NotifyURBChange_Callback(hhcd, chnum, hhcd->hc[chnum].urb_state);
 8004f3c:	78fa      	ldrb	r2, [r7, #3]
 8004f3e:	6879      	ldr	r1, [r7, #4]
 8004f40:	4613      	mov	r3, r2
 8004f42:	011b      	lsls	r3, r3, #4
 8004f44:	1a9b      	subs	r3, r3, r2
 8004f46:	009b      	lsls	r3, r3, #2
 8004f48:	440b      	add	r3, r1
 8004f4a:	334c      	adds	r3, #76	@ 0x4c
 8004f4c:	781a      	ldrb	r2, [r3, #0]
 8004f4e:	78fb      	ldrb	r3, [r7, #3]
 8004f50:	4619      	mov	r1, r3
 8004f52:	6878      	ldr	r0, [r7, #4]
 8004f54:	f006 ff0c 	bl	800bd70 <HAL_HCD_HC_NotifyURBChange_Callback>
 8004f58:	e002      	b.n	8004f60 <HCD_HC_OUT_IRQHandler+0x978>
#endif /* USE_HAL_HCD_REGISTER_CALLBACKS */
  }
  else
  {
    return;
 8004f5a:	bf00      	nop
 8004f5c:	e000      	b.n	8004f60 <HCD_HC_OUT_IRQHandler+0x978>
      return;
 8004f5e:	bf00      	nop
  }
}
 8004f60:	3718      	adds	r7, #24
 8004f62:	46bd      	mov	sp, r7
 8004f64:	bd80      	pop	{r7, pc}

08004f66 <HCD_RXQLVL_IRQHandler>:
  * @brief  Handle Rx Queue Level interrupt requests.
  * @param  hhcd HCD handle
  * @retval none
  */
static void HCD_RXQLVL_IRQHandler(HCD_HandleTypeDef *hhcd)
{
 8004f66:	b580      	push	{r7, lr}
 8004f68:	b08a      	sub	sp, #40	@ 0x28
 8004f6a:	af00      	add	r7, sp, #0
 8004f6c:	6078      	str	r0, [r7, #4]
  const USB_OTG_GlobalTypeDef *USBx = hhcd->Instance;
 8004f6e:	687b      	ldr	r3, [r7, #4]
 8004f70:	681b      	ldr	r3, [r3, #0]
 8004f72:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t USBx_BASE = (uint32_t)USBx;
 8004f74:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004f76:	623b      	str	r3, [r7, #32]
  uint32_t GrxstspReg;
  uint32_t xferSizePktCnt;
  uint32_t tmpreg;
  uint32_t chnum;

  GrxstspReg = hhcd->Instance->GRXSTSP;
 8004f78:	687b      	ldr	r3, [r7, #4]
 8004f7a:	681b      	ldr	r3, [r3, #0]
 8004f7c:	6a1b      	ldr	r3, [r3, #32]
 8004f7e:	61fb      	str	r3, [r7, #28]
  chnum = GrxstspReg & USB_OTG_GRXSTSP_EPNUM;
 8004f80:	69fb      	ldr	r3, [r7, #28]
 8004f82:	f003 030f 	and.w	r3, r3, #15
 8004f86:	61bb      	str	r3, [r7, #24]
  pktsts = (GrxstspReg & USB_OTG_GRXSTSP_PKTSTS) >> 17;
 8004f88:	69fb      	ldr	r3, [r7, #28]
 8004f8a:	0c5b      	lsrs	r3, r3, #17
 8004f8c:	f003 030f 	and.w	r3, r3, #15
 8004f90:	617b      	str	r3, [r7, #20]
  pktcnt = (GrxstspReg & USB_OTG_GRXSTSP_BCNT) >> 4;
 8004f92:	69fb      	ldr	r3, [r7, #28]
 8004f94:	091b      	lsrs	r3, r3, #4
 8004f96:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8004f9a:	613b      	str	r3, [r7, #16]

  switch (pktsts)
 8004f9c:	697b      	ldr	r3, [r7, #20]
 8004f9e:	2b02      	cmp	r3, #2
 8004fa0:	d004      	beq.n	8004fac <HCD_RXQLVL_IRQHandler+0x46>
 8004fa2:	697b      	ldr	r3, [r7, #20]
 8004fa4:	2b05      	cmp	r3, #5
 8004fa6:	f000 80b6 	beq.w	8005116 <HCD_RXQLVL_IRQHandler+0x1b0>
      break;

    case GRXSTS_PKTSTS_IN_XFER_COMP:
    case GRXSTS_PKTSTS_CH_HALTED:
    default:
      break;
 8004faa:	e0b7      	b.n	800511c <HCD_RXQLVL_IRQHandler+0x1b6>
      if ((pktcnt > 0U) && (hhcd->hc[chnum].xfer_buff != (void *)0))
 8004fac:	693b      	ldr	r3, [r7, #16]
 8004fae:	2b00      	cmp	r3, #0
 8004fb0:	f000 80b3 	beq.w	800511a <HCD_RXQLVL_IRQHandler+0x1b4>
 8004fb4:	6879      	ldr	r1, [r7, #4]
 8004fb6:	69ba      	ldr	r2, [r7, #24]
 8004fb8:	4613      	mov	r3, r2
 8004fba:	011b      	lsls	r3, r3, #4
 8004fbc:	1a9b      	subs	r3, r3, r2
 8004fbe:	009b      	lsls	r3, r3, #2
 8004fc0:	440b      	add	r3, r1
 8004fc2:	332c      	adds	r3, #44	@ 0x2c
 8004fc4:	681b      	ldr	r3, [r3, #0]
 8004fc6:	2b00      	cmp	r3, #0
 8004fc8:	f000 80a7 	beq.w	800511a <HCD_RXQLVL_IRQHandler+0x1b4>
        if ((hhcd->hc[chnum].xfer_count + pktcnt) <= hhcd->hc[chnum].xfer_len)
 8004fcc:	6879      	ldr	r1, [r7, #4]
 8004fce:	69ba      	ldr	r2, [r7, #24]
 8004fd0:	4613      	mov	r3, r2
 8004fd2:	011b      	lsls	r3, r3, #4
 8004fd4:	1a9b      	subs	r3, r3, r2
 8004fd6:	009b      	lsls	r3, r3, #2
 8004fd8:	440b      	add	r3, r1
 8004fda:	3338      	adds	r3, #56	@ 0x38
 8004fdc:	681a      	ldr	r2, [r3, #0]
 8004fde:	693b      	ldr	r3, [r7, #16]
 8004fe0:	18d1      	adds	r1, r2, r3
 8004fe2:	6878      	ldr	r0, [r7, #4]
 8004fe4:	69ba      	ldr	r2, [r7, #24]
 8004fe6:	4613      	mov	r3, r2
 8004fe8:	011b      	lsls	r3, r3, #4
 8004fea:	1a9b      	subs	r3, r3, r2
 8004fec:	009b      	lsls	r3, r3, #2
 8004fee:	4403      	add	r3, r0
 8004ff0:	3334      	adds	r3, #52	@ 0x34
 8004ff2:	681b      	ldr	r3, [r3, #0]
 8004ff4:	4299      	cmp	r1, r3
 8004ff6:	f200 8083 	bhi.w	8005100 <HCD_RXQLVL_IRQHandler+0x19a>
          (void)USB_ReadPacket(hhcd->Instance,
 8004ffa:	687b      	ldr	r3, [r7, #4]
 8004ffc:	6818      	ldr	r0, [r3, #0]
 8004ffe:	6879      	ldr	r1, [r7, #4]
 8005000:	69ba      	ldr	r2, [r7, #24]
 8005002:	4613      	mov	r3, r2
 8005004:	011b      	lsls	r3, r3, #4
 8005006:	1a9b      	subs	r3, r3, r2
 8005008:	009b      	lsls	r3, r3, #2
 800500a:	440b      	add	r3, r1
 800500c:	332c      	adds	r3, #44	@ 0x2c
 800500e:	681b      	ldr	r3, [r3, #0]
 8005010:	693a      	ldr	r2, [r7, #16]
 8005012:	b292      	uxth	r2, r2
 8005014:	4619      	mov	r1, r3
 8005016:	f003 fd37 	bl	8008a88 <USB_ReadPacket>
          hhcd->hc[chnum].xfer_buff += pktcnt;
 800501a:	6879      	ldr	r1, [r7, #4]
 800501c:	69ba      	ldr	r2, [r7, #24]
 800501e:	4613      	mov	r3, r2
 8005020:	011b      	lsls	r3, r3, #4
 8005022:	1a9b      	subs	r3, r3, r2
 8005024:	009b      	lsls	r3, r3, #2
 8005026:	440b      	add	r3, r1
 8005028:	332c      	adds	r3, #44	@ 0x2c
 800502a:	681a      	ldr	r2, [r3, #0]
 800502c:	693b      	ldr	r3, [r7, #16]
 800502e:	18d1      	adds	r1, r2, r3
 8005030:	6878      	ldr	r0, [r7, #4]
 8005032:	69ba      	ldr	r2, [r7, #24]
 8005034:	4613      	mov	r3, r2
 8005036:	011b      	lsls	r3, r3, #4
 8005038:	1a9b      	subs	r3, r3, r2
 800503a:	009b      	lsls	r3, r3, #2
 800503c:	4403      	add	r3, r0
 800503e:	332c      	adds	r3, #44	@ 0x2c
 8005040:	6019      	str	r1, [r3, #0]
          hhcd->hc[chnum].xfer_count += pktcnt;
 8005042:	6879      	ldr	r1, [r7, #4]
 8005044:	69ba      	ldr	r2, [r7, #24]
 8005046:	4613      	mov	r3, r2
 8005048:	011b      	lsls	r3, r3, #4
 800504a:	1a9b      	subs	r3, r3, r2
 800504c:	009b      	lsls	r3, r3, #2
 800504e:	440b      	add	r3, r1
 8005050:	3338      	adds	r3, #56	@ 0x38
 8005052:	681a      	ldr	r2, [r3, #0]
 8005054:	693b      	ldr	r3, [r7, #16]
 8005056:	18d1      	adds	r1, r2, r3
 8005058:	6878      	ldr	r0, [r7, #4]
 800505a:	69ba      	ldr	r2, [r7, #24]
 800505c:	4613      	mov	r3, r2
 800505e:	011b      	lsls	r3, r3, #4
 8005060:	1a9b      	subs	r3, r3, r2
 8005062:	009b      	lsls	r3, r3, #2
 8005064:	4403      	add	r3, r0
 8005066:	3338      	adds	r3, #56	@ 0x38
 8005068:	6019      	str	r1, [r3, #0]
          xferSizePktCnt = (USBx_HC(chnum)->HCTSIZ & USB_OTG_HCTSIZ_PKTCNT) >> 19;
 800506a:	69bb      	ldr	r3, [r7, #24]
 800506c:	015a      	lsls	r2, r3, #5
 800506e:	6a3b      	ldr	r3, [r7, #32]
 8005070:	4413      	add	r3, r2
 8005072:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8005076:	691b      	ldr	r3, [r3, #16]
 8005078:	0cdb      	lsrs	r3, r3, #19
 800507a:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800507e:	60fb      	str	r3, [r7, #12]
          if ((hhcd->hc[chnum].max_packet == pktcnt) && (xferSizePktCnt > 0U))
 8005080:	6879      	ldr	r1, [r7, #4]
 8005082:	69ba      	ldr	r2, [r7, #24]
 8005084:	4613      	mov	r3, r2
 8005086:	011b      	lsls	r3, r3, #4
 8005088:	1a9b      	subs	r3, r3, r2
 800508a:	009b      	lsls	r3, r3, #2
 800508c:	440b      	add	r3, r1
 800508e:	3328      	adds	r3, #40	@ 0x28
 8005090:	881b      	ldrh	r3, [r3, #0]
 8005092:	461a      	mov	r2, r3
 8005094:	693b      	ldr	r3, [r7, #16]
 8005096:	4293      	cmp	r3, r2
 8005098:	d13f      	bne.n	800511a <HCD_RXQLVL_IRQHandler+0x1b4>
 800509a:	68fb      	ldr	r3, [r7, #12]
 800509c:	2b00      	cmp	r3, #0
 800509e:	d03c      	beq.n	800511a <HCD_RXQLVL_IRQHandler+0x1b4>
            tmpreg = USBx_HC(chnum)->HCCHAR;
 80050a0:	69bb      	ldr	r3, [r7, #24]
 80050a2:	015a      	lsls	r2, r3, #5
 80050a4:	6a3b      	ldr	r3, [r7, #32]
 80050a6:	4413      	add	r3, r2
 80050a8:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80050ac:	681b      	ldr	r3, [r3, #0]
 80050ae:	60bb      	str	r3, [r7, #8]
            tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 80050b0:	68bb      	ldr	r3, [r7, #8]
 80050b2:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 80050b6:	60bb      	str	r3, [r7, #8]
            tmpreg |= USB_OTG_HCCHAR_CHENA;
 80050b8:	68bb      	ldr	r3, [r7, #8]
 80050ba:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 80050be:	60bb      	str	r3, [r7, #8]
            USBx_HC(chnum)->HCCHAR = tmpreg;
 80050c0:	69bb      	ldr	r3, [r7, #24]
 80050c2:	015a      	lsls	r2, r3, #5
 80050c4:	6a3b      	ldr	r3, [r7, #32]
 80050c6:	4413      	add	r3, r2
 80050c8:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80050cc:	461a      	mov	r2, r3
 80050ce:	68bb      	ldr	r3, [r7, #8]
 80050d0:	6013      	str	r3, [r2, #0]
            hhcd->hc[chnum].toggle_in ^= 1U;
 80050d2:	6879      	ldr	r1, [r7, #4]
 80050d4:	69ba      	ldr	r2, [r7, #24]
 80050d6:	4613      	mov	r3, r2
 80050d8:	011b      	lsls	r3, r3, #4
 80050da:	1a9b      	subs	r3, r3, r2
 80050dc:	009b      	lsls	r3, r3, #2
 80050de:	440b      	add	r3, r1
 80050e0:	333c      	adds	r3, #60	@ 0x3c
 80050e2:	781b      	ldrb	r3, [r3, #0]
 80050e4:	f083 0301 	eor.w	r3, r3, #1
 80050e8:	b2d8      	uxtb	r0, r3
 80050ea:	6879      	ldr	r1, [r7, #4]
 80050ec:	69ba      	ldr	r2, [r7, #24]
 80050ee:	4613      	mov	r3, r2
 80050f0:	011b      	lsls	r3, r3, #4
 80050f2:	1a9b      	subs	r3, r3, r2
 80050f4:	009b      	lsls	r3, r3, #2
 80050f6:	440b      	add	r3, r1
 80050f8:	333c      	adds	r3, #60	@ 0x3c
 80050fa:	4602      	mov	r2, r0
 80050fc:	701a      	strb	r2, [r3, #0]
      break;
 80050fe:	e00c      	b.n	800511a <HCD_RXQLVL_IRQHandler+0x1b4>
          hhcd->hc[chnum].urb_state = URB_ERROR;
 8005100:	6879      	ldr	r1, [r7, #4]
 8005102:	69ba      	ldr	r2, [r7, #24]
 8005104:	4613      	mov	r3, r2
 8005106:	011b      	lsls	r3, r3, #4
 8005108:	1a9b      	subs	r3, r3, r2
 800510a:	009b      	lsls	r3, r3, #2
 800510c:	440b      	add	r3, r1
 800510e:	334c      	adds	r3, #76	@ 0x4c
 8005110:	2204      	movs	r2, #4
 8005112:	701a      	strb	r2, [r3, #0]
      break;
 8005114:	e001      	b.n	800511a <HCD_RXQLVL_IRQHandler+0x1b4>
      break;
 8005116:	bf00      	nop
 8005118:	e000      	b.n	800511c <HCD_RXQLVL_IRQHandler+0x1b6>
      break;
 800511a:	bf00      	nop
  }
}
 800511c:	bf00      	nop
 800511e:	3728      	adds	r7, #40	@ 0x28
 8005120:	46bd      	mov	sp, r7
 8005122:	bd80      	pop	{r7, pc}

08005124 <HCD_Port_IRQHandler>:
  * @brief  Handle Host Port interrupt requests.
  * @param  hhcd HCD handle
  * @retval None
  */
static void HCD_Port_IRQHandler(HCD_HandleTypeDef *hhcd)
{
 8005124:	b580      	push	{r7, lr}
 8005126:	b086      	sub	sp, #24
 8005128:	af00      	add	r7, sp, #0
 800512a:	6078      	str	r0, [r7, #4]
  const USB_OTG_GlobalTypeDef *USBx = hhcd->Instance;
 800512c:	687b      	ldr	r3, [r7, #4]
 800512e:	681b      	ldr	r3, [r3, #0]
 8005130:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8005132:	697b      	ldr	r3, [r7, #20]
 8005134:	613b      	str	r3, [r7, #16]
  __IO uint32_t hprt0;
  __IO uint32_t hprt0_dup;

  /* Handle Host Port Interrupts */
  hprt0 = USBx_HPRT0;
 8005136:	693b      	ldr	r3, [r7, #16]
 8005138:	f503 6388 	add.w	r3, r3, #1088	@ 0x440
 800513c:	681b      	ldr	r3, [r3, #0]
 800513e:	60fb      	str	r3, [r7, #12]
  hprt0_dup = USBx_HPRT0;
 8005140:	693b      	ldr	r3, [r7, #16]
 8005142:	f503 6388 	add.w	r3, r3, #1088	@ 0x440
 8005146:	681b      	ldr	r3, [r3, #0]
 8005148:	60bb      	str	r3, [r7, #8]

  hprt0_dup &= ~(USB_OTG_HPRT_PENA | USB_OTG_HPRT_PCDET | \
 800514a:	68bb      	ldr	r3, [r7, #8]
 800514c:	f023 032e 	bic.w	r3, r3, #46	@ 0x2e
 8005150:	60bb      	str	r3, [r7, #8]
                 USB_OTG_HPRT_PENCHNG | USB_OTG_HPRT_POCCHNG);

  /* Check whether Port Connect detected */
  if ((hprt0 & USB_OTG_HPRT_PCDET) == USB_OTG_HPRT_PCDET)
 8005152:	68fb      	ldr	r3, [r7, #12]
 8005154:	f003 0302 	and.w	r3, r3, #2
 8005158:	2b02      	cmp	r3, #2
 800515a:	d10b      	bne.n	8005174 <HCD_Port_IRQHandler+0x50>
  {
    if ((hprt0 & USB_OTG_HPRT_PCSTS) == USB_OTG_HPRT_PCSTS)
 800515c:	68fb      	ldr	r3, [r7, #12]
 800515e:	f003 0301 	and.w	r3, r3, #1
 8005162:	2b01      	cmp	r3, #1
 8005164:	d102      	bne.n	800516c <HCD_Port_IRQHandler+0x48>
    {
#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
      hhcd->ConnectCallback(hhcd);
#else
      HAL_HCD_Connect_Callback(hhcd);
 8005166:	6878      	ldr	r0, [r7, #4]
 8005168:	f006 fde6 	bl	800bd38 <HAL_HCD_Connect_Callback>
#endif /* USE_HAL_HCD_REGISTER_CALLBACKS */
    }
    hprt0_dup |= USB_OTG_HPRT_PCDET;
 800516c:	68bb      	ldr	r3, [r7, #8]
 800516e:	f043 0302 	orr.w	r3, r3, #2
 8005172:	60bb      	str	r3, [r7, #8]
  }

  /* Check whether Port Enable Changed */
  if ((hprt0 & USB_OTG_HPRT_PENCHNG) == USB_OTG_HPRT_PENCHNG)
 8005174:	68fb      	ldr	r3, [r7, #12]
 8005176:	f003 0308 	and.w	r3, r3, #8
 800517a:	2b08      	cmp	r3, #8
 800517c:	d132      	bne.n	80051e4 <HCD_Port_IRQHandler+0xc0>
  {
    hprt0_dup |= USB_OTG_HPRT_PENCHNG;
 800517e:	68bb      	ldr	r3, [r7, #8]
 8005180:	f043 0308 	orr.w	r3, r3, #8
 8005184:	60bb      	str	r3, [r7, #8]

    if ((hprt0 & USB_OTG_HPRT_PENA) == USB_OTG_HPRT_PENA)
 8005186:	68fb      	ldr	r3, [r7, #12]
 8005188:	f003 0304 	and.w	r3, r3, #4
 800518c:	2b04      	cmp	r3, #4
 800518e:	d126      	bne.n	80051de <HCD_Port_IRQHandler+0xba>
    {
      if (hhcd->Init.phy_itface == USB_OTG_EMBEDDED_PHY)
 8005190:	687b      	ldr	r3, [r7, #4]
 8005192:	7a5b      	ldrb	r3, [r3, #9]
 8005194:	2b02      	cmp	r3, #2
 8005196:	d113      	bne.n	80051c0 <HCD_Port_IRQHandler+0x9c>
      {
        if ((hprt0 & USB_OTG_HPRT_PSPD) == (HPRT0_PRTSPD_LOW_SPEED << 17))
 8005198:	68fb      	ldr	r3, [r7, #12]
 800519a:	f403 23c0 	and.w	r3, r3, #393216	@ 0x60000
 800519e:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 80051a2:	d106      	bne.n	80051b2 <HCD_Port_IRQHandler+0x8e>
        {
          (void)USB_InitFSLSPClkSel(hhcd->Instance, HCFG_6_MHZ);
 80051a4:	687b      	ldr	r3, [r7, #4]
 80051a6:	681b      	ldr	r3, [r3, #0]
 80051a8:	2102      	movs	r1, #2
 80051aa:	4618      	mov	r0, r3
 80051ac:	f003 fe02 	bl	8008db4 <USB_InitFSLSPClkSel>
 80051b0:	e011      	b.n	80051d6 <HCD_Port_IRQHandler+0xb2>
        }
        else
        {
          (void)USB_InitFSLSPClkSel(hhcd->Instance, HCFG_48_MHZ);
 80051b2:	687b      	ldr	r3, [r7, #4]
 80051b4:	681b      	ldr	r3, [r3, #0]
 80051b6:	2101      	movs	r1, #1
 80051b8:	4618      	mov	r0, r3
 80051ba:	f003 fdfb 	bl	8008db4 <USB_InitFSLSPClkSel>
 80051be:	e00a      	b.n	80051d6 <HCD_Port_IRQHandler+0xb2>
        }
      }
      else
      {
        if (hhcd->Init.speed == HCD_SPEED_FULL)
 80051c0:	687b      	ldr	r3, [r7, #4]
 80051c2:	79db      	ldrb	r3, [r3, #7]
 80051c4:	2b01      	cmp	r3, #1
 80051c6:	d106      	bne.n	80051d6 <HCD_Port_IRQHandler+0xb2>
        {
          USBx_HOST->HFIR = HFIR_60_MHZ;
 80051c8:	693b      	ldr	r3, [r7, #16]
 80051ca:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 80051ce:	461a      	mov	r2, r3
 80051d0:	f64e 2360 	movw	r3, #60000	@ 0xea60
 80051d4:	6053      	str	r3, [r2, #4]
        }
      }
#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
      hhcd->PortEnabledCallback(hhcd);
#else
      HAL_HCD_PortEnabled_Callback(hhcd);
 80051d6:	6878      	ldr	r0, [r7, #4]
 80051d8:	f006 fdd8 	bl	800bd8c <HAL_HCD_PortEnabled_Callback>
 80051dc:	e002      	b.n	80051e4 <HCD_Port_IRQHandler+0xc0>
    else
    {
#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
      hhcd->PortDisabledCallback(hhcd);
#else
      HAL_HCD_PortDisabled_Callback(hhcd);
 80051de:	6878      	ldr	r0, [r7, #4]
 80051e0:	f006 fde2 	bl	800bda8 <HAL_HCD_PortDisabled_Callback>
#endif /* USE_HAL_HCD_REGISTER_CALLBACKS */
    }
  }

  /* Check for an overcurrent */
  if ((hprt0 & USB_OTG_HPRT_POCCHNG) == USB_OTG_HPRT_POCCHNG)
 80051e4:	68fb      	ldr	r3, [r7, #12]
 80051e6:	f003 0320 	and.w	r3, r3, #32
 80051ea:	2b20      	cmp	r3, #32
 80051ec:	d103      	bne.n	80051f6 <HCD_Port_IRQHandler+0xd2>
  {
    hprt0_dup |= USB_OTG_HPRT_POCCHNG;
 80051ee:	68bb      	ldr	r3, [r7, #8]
 80051f0:	f043 0320 	orr.w	r3, r3, #32
 80051f4:	60bb      	str	r3, [r7, #8]
  }

  /* Clear Port Interrupts */
  USBx_HPRT0 = hprt0_dup;
 80051f6:	693b      	ldr	r3, [r7, #16]
 80051f8:	f503 6388 	add.w	r3, r3, #1088	@ 0x440
 80051fc:	461a      	mov	r2, r3
 80051fe:	68bb      	ldr	r3, [r7, #8]
 8005200:	6013      	str	r3, [r2, #0]
}
 8005202:	bf00      	nop
 8005204:	3718      	adds	r7, #24
 8005206:	46bd      	mov	sp, r7
 8005208:	bd80      	pop	{r7, pc}
	...

0800520c <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 800520c:	b580      	push	{r7, lr}
 800520e:	b084      	sub	sp, #16
 8005210:	af00      	add	r7, sp, #0
 8005212:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8005214:	687b      	ldr	r3, [r7, #4]
 8005216:	2b00      	cmp	r3, #0
 8005218:	d101      	bne.n	800521e <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 800521a:	2301      	movs	r3, #1
 800521c:	e12b      	b.n	8005476 <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 800521e:	687b      	ldr	r3, [r7, #4]
 8005220:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8005224:	b2db      	uxtb	r3, r3
 8005226:	2b00      	cmp	r3, #0
 8005228:	d106      	bne.n	8005238 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 800522a:	687b      	ldr	r3, [r7, #4]
 800522c:	2200      	movs	r2, #0
 800522e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 8005232:	6878      	ldr	r0, [r7, #4]
 8005234:	f7fd f968 	bl	8002508 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8005238:	687b      	ldr	r3, [r7, #4]
 800523a:	2224      	movs	r2, #36	@ 0x24
 800523c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8005240:	687b      	ldr	r3, [r7, #4]
 8005242:	681b      	ldr	r3, [r3, #0]
 8005244:	681a      	ldr	r2, [r3, #0]
 8005246:	687b      	ldr	r3, [r7, #4]
 8005248:	681b      	ldr	r3, [r3, #0]
 800524a:	f022 0201 	bic.w	r2, r2, #1
 800524e:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 8005250:	687b      	ldr	r3, [r7, #4]
 8005252:	681b      	ldr	r3, [r3, #0]
 8005254:	681a      	ldr	r2, [r3, #0]
 8005256:	687b      	ldr	r3, [r7, #4]
 8005258:	681b      	ldr	r3, [r3, #0]
 800525a:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 800525e:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 8005260:	687b      	ldr	r3, [r7, #4]
 8005262:	681b      	ldr	r3, [r3, #0]
 8005264:	681a      	ldr	r2, [r3, #0]
 8005266:	687b      	ldr	r3, [r7, #4]
 8005268:	681b      	ldr	r3, [r3, #0]
 800526a:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 800526e:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 8005270:	f002 fa2e 	bl	80076d0 <HAL_RCC_GetPCLK1Freq>
 8005274:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 8005276:	687b      	ldr	r3, [r7, #4]
 8005278:	685b      	ldr	r3, [r3, #4]
 800527a:	4a81      	ldr	r2, [pc, #516]	@ (8005480 <HAL_I2C_Init+0x274>)
 800527c:	4293      	cmp	r3, r2
 800527e:	d807      	bhi.n	8005290 <HAL_I2C_Init+0x84>
 8005280:	68fb      	ldr	r3, [r7, #12]
 8005282:	4a80      	ldr	r2, [pc, #512]	@ (8005484 <HAL_I2C_Init+0x278>)
 8005284:	4293      	cmp	r3, r2
 8005286:	bf94      	ite	ls
 8005288:	2301      	movls	r3, #1
 800528a:	2300      	movhi	r3, #0
 800528c:	b2db      	uxtb	r3, r3
 800528e:	e006      	b.n	800529e <HAL_I2C_Init+0x92>
 8005290:	68fb      	ldr	r3, [r7, #12]
 8005292:	4a7d      	ldr	r2, [pc, #500]	@ (8005488 <HAL_I2C_Init+0x27c>)
 8005294:	4293      	cmp	r3, r2
 8005296:	bf94      	ite	ls
 8005298:	2301      	movls	r3, #1
 800529a:	2300      	movhi	r3, #0
 800529c:	b2db      	uxtb	r3, r3
 800529e:	2b00      	cmp	r3, #0
 80052a0:	d001      	beq.n	80052a6 <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 80052a2:	2301      	movs	r3, #1
 80052a4:	e0e7      	b.n	8005476 <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 80052a6:	68fb      	ldr	r3, [r7, #12]
 80052a8:	4a78      	ldr	r2, [pc, #480]	@ (800548c <HAL_I2C_Init+0x280>)
 80052aa:	fba2 2303 	umull	r2, r3, r2, r3
 80052ae:	0c9b      	lsrs	r3, r3, #18
 80052b0:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 80052b2:	687b      	ldr	r3, [r7, #4]
 80052b4:	681b      	ldr	r3, [r3, #0]
 80052b6:	685b      	ldr	r3, [r3, #4]
 80052b8:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 80052bc:	687b      	ldr	r3, [r7, #4]
 80052be:	681b      	ldr	r3, [r3, #0]
 80052c0:	68ba      	ldr	r2, [r7, #8]
 80052c2:	430a      	orrs	r2, r1
 80052c4:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 80052c6:	687b      	ldr	r3, [r7, #4]
 80052c8:	681b      	ldr	r3, [r3, #0]
 80052ca:	6a1b      	ldr	r3, [r3, #32]
 80052cc:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 80052d0:	687b      	ldr	r3, [r7, #4]
 80052d2:	685b      	ldr	r3, [r3, #4]
 80052d4:	4a6a      	ldr	r2, [pc, #424]	@ (8005480 <HAL_I2C_Init+0x274>)
 80052d6:	4293      	cmp	r3, r2
 80052d8:	d802      	bhi.n	80052e0 <HAL_I2C_Init+0xd4>
 80052da:	68bb      	ldr	r3, [r7, #8]
 80052dc:	3301      	adds	r3, #1
 80052de:	e009      	b.n	80052f4 <HAL_I2C_Init+0xe8>
 80052e0:	68bb      	ldr	r3, [r7, #8]
 80052e2:	f44f 7296 	mov.w	r2, #300	@ 0x12c
 80052e6:	fb02 f303 	mul.w	r3, r2, r3
 80052ea:	4a69      	ldr	r2, [pc, #420]	@ (8005490 <HAL_I2C_Init+0x284>)
 80052ec:	fba2 2303 	umull	r2, r3, r2, r3
 80052f0:	099b      	lsrs	r3, r3, #6
 80052f2:	3301      	adds	r3, #1
 80052f4:	687a      	ldr	r2, [r7, #4]
 80052f6:	6812      	ldr	r2, [r2, #0]
 80052f8:	430b      	orrs	r3, r1
 80052fa:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 80052fc:	687b      	ldr	r3, [r7, #4]
 80052fe:	681b      	ldr	r3, [r3, #0]
 8005300:	69db      	ldr	r3, [r3, #28]
 8005302:	f423 424f 	bic.w	r2, r3, #52992	@ 0xcf00
 8005306:	f022 02ff 	bic.w	r2, r2, #255	@ 0xff
 800530a:	687b      	ldr	r3, [r7, #4]
 800530c:	685b      	ldr	r3, [r3, #4]
 800530e:	495c      	ldr	r1, [pc, #368]	@ (8005480 <HAL_I2C_Init+0x274>)
 8005310:	428b      	cmp	r3, r1
 8005312:	d819      	bhi.n	8005348 <HAL_I2C_Init+0x13c>
 8005314:	68fb      	ldr	r3, [r7, #12]
 8005316:	1e59      	subs	r1, r3, #1
 8005318:	687b      	ldr	r3, [r7, #4]
 800531a:	685b      	ldr	r3, [r3, #4]
 800531c:	005b      	lsls	r3, r3, #1
 800531e:	fbb1 f3f3 	udiv	r3, r1, r3
 8005322:	1c59      	adds	r1, r3, #1
 8005324:	f640 73fc 	movw	r3, #4092	@ 0xffc
 8005328:	400b      	ands	r3, r1
 800532a:	2b00      	cmp	r3, #0
 800532c:	d00a      	beq.n	8005344 <HAL_I2C_Init+0x138>
 800532e:	68fb      	ldr	r3, [r7, #12]
 8005330:	1e59      	subs	r1, r3, #1
 8005332:	687b      	ldr	r3, [r7, #4]
 8005334:	685b      	ldr	r3, [r3, #4]
 8005336:	005b      	lsls	r3, r3, #1
 8005338:	fbb1 f3f3 	udiv	r3, r1, r3
 800533c:	3301      	adds	r3, #1
 800533e:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8005342:	e051      	b.n	80053e8 <HAL_I2C_Init+0x1dc>
 8005344:	2304      	movs	r3, #4
 8005346:	e04f      	b.n	80053e8 <HAL_I2C_Init+0x1dc>
 8005348:	687b      	ldr	r3, [r7, #4]
 800534a:	689b      	ldr	r3, [r3, #8]
 800534c:	2b00      	cmp	r3, #0
 800534e:	d111      	bne.n	8005374 <HAL_I2C_Init+0x168>
 8005350:	68fb      	ldr	r3, [r7, #12]
 8005352:	1e58      	subs	r0, r3, #1
 8005354:	687b      	ldr	r3, [r7, #4]
 8005356:	6859      	ldr	r1, [r3, #4]
 8005358:	460b      	mov	r3, r1
 800535a:	005b      	lsls	r3, r3, #1
 800535c:	440b      	add	r3, r1
 800535e:	fbb0 f3f3 	udiv	r3, r0, r3
 8005362:	3301      	adds	r3, #1
 8005364:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8005368:	2b00      	cmp	r3, #0
 800536a:	bf0c      	ite	eq
 800536c:	2301      	moveq	r3, #1
 800536e:	2300      	movne	r3, #0
 8005370:	b2db      	uxtb	r3, r3
 8005372:	e012      	b.n	800539a <HAL_I2C_Init+0x18e>
 8005374:	68fb      	ldr	r3, [r7, #12]
 8005376:	1e58      	subs	r0, r3, #1
 8005378:	687b      	ldr	r3, [r7, #4]
 800537a:	6859      	ldr	r1, [r3, #4]
 800537c:	460b      	mov	r3, r1
 800537e:	009b      	lsls	r3, r3, #2
 8005380:	440b      	add	r3, r1
 8005382:	0099      	lsls	r1, r3, #2
 8005384:	440b      	add	r3, r1
 8005386:	fbb0 f3f3 	udiv	r3, r0, r3
 800538a:	3301      	adds	r3, #1
 800538c:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8005390:	2b00      	cmp	r3, #0
 8005392:	bf0c      	ite	eq
 8005394:	2301      	moveq	r3, #1
 8005396:	2300      	movne	r3, #0
 8005398:	b2db      	uxtb	r3, r3
 800539a:	2b00      	cmp	r3, #0
 800539c:	d001      	beq.n	80053a2 <HAL_I2C_Init+0x196>
 800539e:	2301      	movs	r3, #1
 80053a0:	e022      	b.n	80053e8 <HAL_I2C_Init+0x1dc>
 80053a2:	687b      	ldr	r3, [r7, #4]
 80053a4:	689b      	ldr	r3, [r3, #8]
 80053a6:	2b00      	cmp	r3, #0
 80053a8:	d10e      	bne.n	80053c8 <HAL_I2C_Init+0x1bc>
 80053aa:	68fb      	ldr	r3, [r7, #12]
 80053ac:	1e58      	subs	r0, r3, #1
 80053ae:	687b      	ldr	r3, [r7, #4]
 80053b0:	6859      	ldr	r1, [r3, #4]
 80053b2:	460b      	mov	r3, r1
 80053b4:	005b      	lsls	r3, r3, #1
 80053b6:	440b      	add	r3, r1
 80053b8:	fbb0 f3f3 	udiv	r3, r0, r3
 80053bc:	3301      	adds	r3, #1
 80053be:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80053c2:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80053c6:	e00f      	b.n	80053e8 <HAL_I2C_Init+0x1dc>
 80053c8:	68fb      	ldr	r3, [r7, #12]
 80053ca:	1e58      	subs	r0, r3, #1
 80053cc:	687b      	ldr	r3, [r7, #4]
 80053ce:	6859      	ldr	r1, [r3, #4]
 80053d0:	460b      	mov	r3, r1
 80053d2:	009b      	lsls	r3, r3, #2
 80053d4:	440b      	add	r3, r1
 80053d6:	0099      	lsls	r1, r3, #2
 80053d8:	440b      	add	r3, r1
 80053da:	fbb0 f3f3 	udiv	r3, r0, r3
 80053de:	3301      	adds	r3, #1
 80053e0:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80053e4:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 80053e8:	6879      	ldr	r1, [r7, #4]
 80053ea:	6809      	ldr	r1, [r1, #0]
 80053ec:	4313      	orrs	r3, r2
 80053ee:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 80053f0:	687b      	ldr	r3, [r7, #4]
 80053f2:	681b      	ldr	r3, [r3, #0]
 80053f4:	681b      	ldr	r3, [r3, #0]
 80053f6:	f023 01c0 	bic.w	r1, r3, #192	@ 0xc0
 80053fa:	687b      	ldr	r3, [r7, #4]
 80053fc:	69da      	ldr	r2, [r3, #28]
 80053fe:	687b      	ldr	r3, [r7, #4]
 8005400:	6a1b      	ldr	r3, [r3, #32]
 8005402:	431a      	orrs	r2, r3
 8005404:	687b      	ldr	r3, [r7, #4]
 8005406:	681b      	ldr	r3, [r3, #0]
 8005408:	430a      	orrs	r2, r1
 800540a:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 800540c:	687b      	ldr	r3, [r7, #4]
 800540e:	681b      	ldr	r3, [r3, #0]
 8005410:	689b      	ldr	r3, [r3, #8]
 8005412:	f423 4303 	bic.w	r3, r3, #33536	@ 0x8300
 8005416:	f023 03ff 	bic.w	r3, r3, #255	@ 0xff
 800541a:	687a      	ldr	r2, [r7, #4]
 800541c:	6911      	ldr	r1, [r2, #16]
 800541e:	687a      	ldr	r2, [r7, #4]
 8005420:	68d2      	ldr	r2, [r2, #12]
 8005422:	4311      	orrs	r1, r2
 8005424:	687a      	ldr	r2, [r7, #4]
 8005426:	6812      	ldr	r2, [r2, #0]
 8005428:	430b      	orrs	r3, r1
 800542a:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 800542c:	687b      	ldr	r3, [r7, #4]
 800542e:	681b      	ldr	r3, [r3, #0]
 8005430:	68db      	ldr	r3, [r3, #12]
 8005432:	f023 01ff 	bic.w	r1, r3, #255	@ 0xff
 8005436:	687b      	ldr	r3, [r7, #4]
 8005438:	695a      	ldr	r2, [r3, #20]
 800543a:	687b      	ldr	r3, [r7, #4]
 800543c:	699b      	ldr	r3, [r3, #24]
 800543e:	431a      	orrs	r2, r3
 8005440:	687b      	ldr	r3, [r7, #4]
 8005442:	681b      	ldr	r3, [r3, #0]
 8005444:	430a      	orrs	r2, r1
 8005446:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8005448:	687b      	ldr	r3, [r7, #4]
 800544a:	681b      	ldr	r3, [r3, #0]
 800544c:	681a      	ldr	r2, [r3, #0]
 800544e:	687b      	ldr	r3, [r7, #4]
 8005450:	681b      	ldr	r3, [r3, #0]
 8005452:	f042 0201 	orr.w	r2, r2, #1
 8005456:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8005458:	687b      	ldr	r3, [r7, #4]
 800545a:	2200      	movs	r2, #0
 800545c:	641a      	str	r2, [r3, #64]	@ 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 800545e:	687b      	ldr	r3, [r7, #4]
 8005460:	2220      	movs	r2, #32
 8005462:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 8005466:	687b      	ldr	r3, [r7, #4]
 8005468:	2200      	movs	r2, #0
 800546a:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 800546c:	687b      	ldr	r3, [r7, #4]
 800546e:	2200      	movs	r2, #0
 8005470:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

  return HAL_OK;
 8005474:	2300      	movs	r3, #0
}
 8005476:	4618      	mov	r0, r3
 8005478:	3710      	adds	r7, #16
 800547a:	46bd      	mov	sp, r7
 800547c:	bd80      	pop	{r7, pc}
 800547e:	bf00      	nop
 8005480:	000186a0 	.word	0x000186a0
 8005484:	001e847f 	.word	0x001e847f
 8005488:	003d08ff 	.word	0x003d08ff
 800548c:	431bde83 	.word	0x431bde83
 8005490:	10624dd3 	.word	0x10624dd3

08005494 <HAL_I2C_Mem_Write>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Write(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8005494:	b580      	push	{r7, lr}
 8005496:	b088      	sub	sp, #32
 8005498:	af02      	add	r7, sp, #8
 800549a:	60f8      	str	r0, [r7, #12]
 800549c:	4608      	mov	r0, r1
 800549e:	4611      	mov	r1, r2
 80054a0:	461a      	mov	r2, r3
 80054a2:	4603      	mov	r3, r0
 80054a4:	817b      	strh	r3, [r7, #10]
 80054a6:	460b      	mov	r3, r1
 80054a8:	813b      	strh	r3, [r7, #8]
 80054aa:	4613      	mov	r3, r2
 80054ac:	80fb      	strh	r3, [r7, #6]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 80054ae:	f7fd faa5 	bl	80029fc <HAL_GetTick>
 80054b2:	6178      	str	r0, [r7, #20]

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 80054b4:	68fb      	ldr	r3, [r7, #12]
 80054b6:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80054ba:	b2db      	uxtb	r3, r3
 80054bc:	2b20      	cmp	r3, #32
 80054be:	f040 80d9 	bne.w	8005674 <HAL_I2C_Mem_Write+0x1e0>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 80054c2:	697b      	ldr	r3, [r7, #20]
 80054c4:	9300      	str	r3, [sp, #0]
 80054c6:	2319      	movs	r3, #25
 80054c8:	2201      	movs	r2, #1
 80054ca:	496d      	ldr	r1, [pc, #436]	@ (8005680 <HAL_I2C_Mem_Write+0x1ec>)
 80054cc:	68f8      	ldr	r0, [r7, #12]
 80054ce:	f000 fdb9 	bl	8006044 <I2C_WaitOnFlagUntilTimeout>
 80054d2:	4603      	mov	r3, r0
 80054d4:	2b00      	cmp	r3, #0
 80054d6:	d001      	beq.n	80054dc <HAL_I2C_Mem_Write+0x48>
    {
      return HAL_BUSY;
 80054d8:	2302      	movs	r3, #2
 80054da:	e0cc      	b.n	8005676 <HAL_I2C_Mem_Write+0x1e2>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 80054dc:	68fb      	ldr	r3, [r7, #12]
 80054de:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80054e2:	2b01      	cmp	r3, #1
 80054e4:	d101      	bne.n	80054ea <HAL_I2C_Mem_Write+0x56>
 80054e6:	2302      	movs	r3, #2
 80054e8:	e0c5      	b.n	8005676 <HAL_I2C_Mem_Write+0x1e2>
 80054ea:	68fb      	ldr	r3, [r7, #12]
 80054ec:	2201      	movs	r2, #1
 80054ee:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 80054f2:	68fb      	ldr	r3, [r7, #12]
 80054f4:	681b      	ldr	r3, [r3, #0]
 80054f6:	681b      	ldr	r3, [r3, #0]
 80054f8:	f003 0301 	and.w	r3, r3, #1
 80054fc:	2b01      	cmp	r3, #1
 80054fe:	d007      	beq.n	8005510 <HAL_I2C_Mem_Write+0x7c>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8005500:	68fb      	ldr	r3, [r7, #12]
 8005502:	681b      	ldr	r3, [r3, #0]
 8005504:	681a      	ldr	r2, [r3, #0]
 8005506:	68fb      	ldr	r3, [r7, #12]
 8005508:	681b      	ldr	r3, [r3, #0]
 800550a:	f042 0201 	orr.w	r2, r2, #1
 800550e:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8005510:	68fb      	ldr	r3, [r7, #12]
 8005512:	681b      	ldr	r3, [r3, #0]
 8005514:	681a      	ldr	r2, [r3, #0]
 8005516:	68fb      	ldr	r3, [r7, #12]
 8005518:	681b      	ldr	r3, [r3, #0]
 800551a:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 800551e:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 8005520:	68fb      	ldr	r3, [r7, #12]
 8005522:	2221      	movs	r2, #33	@ 0x21
 8005524:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8005528:	68fb      	ldr	r3, [r7, #12]
 800552a:	2240      	movs	r2, #64	@ 0x40
 800552c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8005530:	68fb      	ldr	r3, [r7, #12]
 8005532:	2200      	movs	r2, #0
 8005534:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8005536:	68fb      	ldr	r3, [r7, #12]
 8005538:	6a3a      	ldr	r2, [r7, #32]
 800553a:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount   = Size;
 800553c:	68fb      	ldr	r3, [r7, #12]
 800553e:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 8005540:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8005542:	68fb      	ldr	r3, [r7, #12]
 8005544:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005546:	b29a      	uxth	r2, r3
 8005548:	68fb      	ldr	r3, [r7, #12]
 800554a:	851a      	strh	r2, [r3, #40]	@ 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 800554c:	68fb      	ldr	r3, [r7, #12]
 800554e:	4a4d      	ldr	r2, [pc, #308]	@ (8005684 <HAL_I2C_Mem_Write+0x1f0>)
 8005550:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8005552:	88f8      	ldrh	r0, [r7, #6]
 8005554:	893a      	ldrh	r2, [r7, #8]
 8005556:	8979      	ldrh	r1, [r7, #10]
 8005558:	697b      	ldr	r3, [r7, #20]
 800555a:	9301      	str	r3, [sp, #4]
 800555c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800555e:	9300      	str	r3, [sp, #0]
 8005560:	4603      	mov	r3, r0
 8005562:	68f8      	ldr	r0, [r7, #12]
 8005564:	f000 fbf0 	bl	8005d48 <I2C_RequestMemoryWrite>
 8005568:	4603      	mov	r3, r0
 800556a:	2b00      	cmp	r3, #0
 800556c:	d052      	beq.n	8005614 <HAL_I2C_Mem_Write+0x180>
    {
      return HAL_ERROR;
 800556e:	2301      	movs	r3, #1
 8005570:	e081      	b.n	8005676 <HAL_I2C_Mem_Write+0x1e2>
    }

    while (hi2c->XferSize > 0U)
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8005572:	697a      	ldr	r2, [r7, #20]
 8005574:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8005576:	68f8      	ldr	r0, [r7, #12]
 8005578:	f000 fe7e 	bl	8006278 <I2C_WaitOnTXEFlagUntilTimeout>
 800557c:	4603      	mov	r3, r0
 800557e:	2b00      	cmp	r3, #0
 8005580:	d00d      	beq.n	800559e <HAL_I2C_Mem_Write+0x10a>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8005582:	68fb      	ldr	r3, [r7, #12]
 8005584:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005586:	2b04      	cmp	r3, #4
 8005588:	d107      	bne.n	800559a <HAL_I2C_Mem_Write+0x106>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800558a:	68fb      	ldr	r3, [r7, #12]
 800558c:	681b      	ldr	r3, [r3, #0]
 800558e:	681a      	ldr	r2, [r3, #0]
 8005590:	68fb      	ldr	r3, [r7, #12]
 8005592:	681b      	ldr	r3, [r3, #0]
 8005594:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8005598:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 800559a:	2301      	movs	r3, #1
 800559c:	e06b      	b.n	8005676 <HAL_I2C_Mem_Write+0x1e2>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 800559e:	68fb      	ldr	r3, [r7, #12]
 80055a0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80055a2:	781a      	ldrb	r2, [r3, #0]
 80055a4:	68fb      	ldr	r3, [r7, #12]
 80055a6:	681b      	ldr	r3, [r3, #0]
 80055a8:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 80055aa:	68fb      	ldr	r3, [r7, #12]
 80055ac:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80055ae:	1c5a      	adds	r2, r3, #1
 80055b0:	68fb      	ldr	r3, [r7, #12]
 80055b2:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Update counter */
      hi2c->XferSize--;
 80055b4:	68fb      	ldr	r3, [r7, #12]
 80055b6:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80055b8:	3b01      	subs	r3, #1
 80055ba:	b29a      	uxth	r2, r3
 80055bc:	68fb      	ldr	r3, [r7, #12]
 80055be:	851a      	strh	r2, [r3, #40]	@ 0x28
      hi2c->XferCount--;
 80055c0:	68fb      	ldr	r3, [r7, #12]
 80055c2:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80055c4:	b29b      	uxth	r3, r3
 80055c6:	3b01      	subs	r3, #1
 80055c8:	b29a      	uxth	r2, r3
 80055ca:	68fb      	ldr	r3, [r7, #12]
 80055cc:	855a      	strh	r2, [r3, #42]	@ 0x2a

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 80055ce:	68fb      	ldr	r3, [r7, #12]
 80055d0:	681b      	ldr	r3, [r3, #0]
 80055d2:	695b      	ldr	r3, [r3, #20]
 80055d4:	f003 0304 	and.w	r3, r3, #4
 80055d8:	2b04      	cmp	r3, #4
 80055da:	d11b      	bne.n	8005614 <HAL_I2C_Mem_Write+0x180>
 80055dc:	68fb      	ldr	r3, [r7, #12]
 80055de:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80055e0:	2b00      	cmp	r3, #0
 80055e2:	d017      	beq.n	8005614 <HAL_I2C_Mem_Write+0x180>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 80055e4:	68fb      	ldr	r3, [r7, #12]
 80055e6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80055e8:	781a      	ldrb	r2, [r3, #0]
 80055ea:	68fb      	ldr	r3, [r7, #12]
 80055ec:	681b      	ldr	r3, [r3, #0]
 80055ee:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 80055f0:	68fb      	ldr	r3, [r7, #12]
 80055f2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80055f4:	1c5a      	adds	r2, r3, #1
 80055f6:	68fb      	ldr	r3, [r7, #12]
 80055f8:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Update counter */
        hi2c->XferSize--;
 80055fa:	68fb      	ldr	r3, [r7, #12]
 80055fc:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80055fe:	3b01      	subs	r3, #1
 8005600:	b29a      	uxth	r2, r3
 8005602:	68fb      	ldr	r3, [r7, #12]
 8005604:	851a      	strh	r2, [r3, #40]	@ 0x28
        hi2c->XferCount--;
 8005606:	68fb      	ldr	r3, [r7, #12]
 8005608:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800560a:	b29b      	uxth	r3, r3
 800560c:	3b01      	subs	r3, #1
 800560e:	b29a      	uxth	r2, r3
 8005610:	68fb      	ldr	r3, [r7, #12]
 8005612:	855a      	strh	r2, [r3, #42]	@ 0x2a
    while (hi2c->XferSize > 0U)
 8005614:	68fb      	ldr	r3, [r7, #12]
 8005616:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005618:	2b00      	cmp	r3, #0
 800561a:	d1aa      	bne.n	8005572 <HAL_I2C_Mem_Write+0xde>
      }
    }

    /* Wait until BTF flag is set */
    if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800561c:	697a      	ldr	r2, [r7, #20]
 800561e:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8005620:	68f8      	ldr	r0, [r7, #12]
 8005622:	f000 fe71 	bl	8006308 <I2C_WaitOnBTFFlagUntilTimeout>
 8005626:	4603      	mov	r3, r0
 8005628:	2b00      	cmp	r3, #0
 800562a:	d00d      	beq.n	8005648 <HAL_I2C_Mem_Write+0x1b4>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 800562c:	68fb      	ldr	r3, [r7, #12]
 800562e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005630:	2b04      	cmp	r3, #4
 8005632:	d107      	bne.n	8005644 <HAL_I2C_Mem_Write+0x1b0>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8005634:	68fb      	ldr	r3, [r7, #12]
 8005636:	681b      	ldr	r3, [r3, #0]
 8005638:	681a      	ldr	r2, [r3, #0]
 800563a:	68fb      	ldr	r3, [r7, #12]
 800563c:	681b      	ldr	r3, [r3, #0]
 800563e:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8005642:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 8005644:	2301      	movs	r3, #1
 8005646:	e016      	b.n	8005676 <HAL_I2C_Mem_Write+0x1e2>
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8005648:	68fb      	ldr	r3, [r7, #12]
 800564a:	681b      	ldr	r3, [r3, #0]
 800564c:	681a      	ldr	r2, [r3, #0]
 800564e:	68fb      	ldr	r3, [r7, #12]
 8005650:	681b      	ldr	r3, [r3, #0]
 8005652:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8005656:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8005658:	68fb      	ldr	r3, [r7, #12]
 800565a:	2220      	movs	r2, #32
 800565c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8005660:	68fb      	ldr	r3, [r7, #12]
 8005662:	2200      	movs	r2, #0
 8005664:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8005668:	68fb      	ldr	r3, [r7, #12]
 800566a:	2200      	movs	r2, #0
 800566c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_OK;
 8005670:	2300      	movs	r3, #0
 8005672:	e000      	b.n	8005676 <HAL_I2C_Mem_Write+0x1e2>
  }
  else
  {
    return HAL_BUSY;
 8005674:	2302      	movs	r3, #2
  }
}
 8005676:	4618      	mov	r0, r3
 8005678:	3718      	adds	r7, #24
 800567a:	46bd      	mov	sp, r7
 800567c:	bd80      	pop	{r7, pc}
 800567e:	bf00      	nop
 8005680:	00100002 	.word	0x00100002
 8005684:	ffff0000 	.word	0xffff0000

08005688 <HAL_I2C_Mem_Read>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Read(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8005688:	b580      	push	{r7, lr}
 800568a:	b08c      	sub	sp, #48	@ 0x30
 800568c:	af02      	add	r7, sp, #8
 800568e:	60f8      	str	r0, [r7, #12]
 8005690:	4608      	mov	r0, r1
 8005692:	4611      	mov	r1, r2
 8005694:	461a      	mov	r2, r3
 8005696:	4603      	mov	r3, r0
 8005698:	817b      	strh	r3, [r7, #10]
 800569a:	460b      	mov	r3, r1
 800569c:	813b      	strh	r3, [r7, #8]
 800569e:	4613      	mov	r3, r2
 80056a0:	80fb      	strh	r3, [r7, #6]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 80056a2:	f7fd f9ab 	bl	80029fc <HAL_GetTick>
 80056a6:	6278      	str	r0, [r7, #36]	@ 0x24

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 80056a8:	68fb      	ldr	r3, [r7, #12]
 80056aa:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80056ae:	b2db      	uxtb	r3, r3
 80056b0:	2b20      	cmp	r3, #32
 80056b2:	f040 8214 	bne.w	8005ade <HAL_I2C_Mem_Read+0x456>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 80056b6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80056b8:	9300      	str	r3, [sp, #0]
 80056ba:	2319      	movs	r3, #25
 80056bc:	2201      	movs	r2, #1
 80056be:	497b      	ldr	r1, [pc, #492]	@ (80058ac <HAL_I2C_Mem_Read+0x224>)
 80056c0:	68f8      	ldr	r0, [r7, #12]
 80056c2:	f000 fcbf 	bl	8006044 <I2C_WaitOnFlagUntilTimeout>
 80056c6:	4603      	mov	r3, r0
 80056c8:	2b00      	cmp	r3, #0
 80056ca:	d001      	beq.n	80056d0 <HAL_I2C_Mem_Read+0x48>
    {
      return HAL_BUSY;
 80056cc:	2302      	movs	r3, #2
 80056ce:	e207      	b.n	8005ae0 <HAL_I2C_Mem_Read+0x458>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 80056d0:	68fb      	ldr	r3, [r7, #12]
 80056d2:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80056d6:	2b01      	cmp	r3, #1
 80056d8:	d101      	bne.n	80056de <HAL_I2C_Mem_Read+0x56>
 80056da:	2302      	movs	r3, #2
 80056dc:	e200      	b.n	8005ae0 <HAL_I2C_Mem_Read+0x458>
 80056de:	68fb      	ldr	r3, [r7, #12]
 80056e0:	2201      	movs	r2, #1
 80056e2:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 80056e6:	68fb      	ldr	r3, [r7, #12]
 80056e8:	681b      	ldr	r3, [r3, #0]
 80056ea:	681b      	ldr	r3, [r3, #0]
 80056ec:	f003 0301 	and.w	r3, r3, #1
 80056f0:	2b01      	cmp	r3, #1
 80056f2:	d007      	beq.n	8005704 <HAL_I2C_Mem_Read+0x7c>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 80056f4:	68fb      	ldr	r3, [r7, #12]
 80056f6:	681b      	ldr	r3, [r3, #0]
 80056f8:	681a      	ldr	r2, [r3, #0]
 80056fa:	68fb      	ldr	r3, [r7, #12]
 80056fc:	681b      	ldr	r3, [r3, #0]
 80056fe:	f042 0201 	orr.w	r2, r2, #1
 8005702:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8005704:	68fb      	ldr	r3, [r7, #12]
 8005706:	681b      	ldr	r3, [r3, #0]
 8005708:	681a      	ldr	r2, [r3, #0]
 800570a:	68fb      	ldr	r3, [r7, #12]
 800570c:	681b      	ldr	r3, [r3, #0]
 800570e:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8005712:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 8005714:	68fb      	ldr	r3, [r7, #12]
 8005716:	2222      	movs	r2, #34	@ 0x22
 8005718:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 800571c:	68fb      	ldr	r3, [r7, #12]
 800571e:	2240      	movs	r2, #64	@ 0x40
 8005720:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8005724:	68fb      	ldr	r3, [r7, #12]
 8005726:	2200      	movs	r2, #0
 8005728:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 800572a:	68fb      	ldr	r3, [r7, #12]
 800572c:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800572e:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount   = Size;
 8005730:	68fb      	ldr	r3, [r7, #12]
 8005732:	8eba      	ldrh	r2, [r7, #52]	@ 0x34
 8005734:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8005736:	68fb      	ldr	r3, [r7, #12]
 8005738:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800573a:	b29a      	uxth	r2, r3
 800573c:	68fb      	ldr	r3, [r7, #12]
 800573e:	851a      	strh	r2, [r3, #40]	@ 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8005740:	68fb      	ldr	r3, [r7, #12]
 8005742:	4a5b      	ldr	r2, [pc, #364]	@ (80058b0 <HAL_I2C_Mem_Read+0x228>)
 8005744:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8005746:	88f8      	ldrh	r0, [r7, #6]
 8005748:	893a      	ldrh	r2, [r7, #8]
 800574a:	8979      	ldrh	r1, [r7, #10]
 800574c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800574e:	9301      	str	r3, [sp, #4]
 8005750:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005752:	9300      	str	r3, [sp, #0]
 8005754:	4603      	mov	r3, r0
 8005756:	68f8      	ldr	r0, [r7, #12]
 8005758:	f000 fb8c 	bl	8005e74 <I2C_RequestMemoryRead>
 800575c:	4603      	mov	r3, r0
 800575e:	2b00      	cmp	r3, #0
 8005760:	d001      	beq.n	8005766 <HAL_I2C_Mem_Read+0xde>
    {
      return HAL_ERROR;
 8005762:	2301      	movs	r3, #1
 8005764:	e1bc      	b.n	8005ae0 <HAL_I2C_Mem_Read+0x458>
    }

    if (hi2c->XferSize == 0U)
 8005766:	68fb      	ldr	r3, [r7, #12]
 8005768:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800576a:	2b00      	cmp	r3, #0
 800576c:	d113      	bne.n	8005796 <HAL_I2C_Mem_Read+0x10e>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800576e:	2300      	movs	r3, #0
 8005770:	623b      	str	r3, [r7, #32]
 8005772:	68fb      	ldr	r3, [r7, #12]
 8005774:	681b      	ldr	r3, [r3, #0]
 8005776:	695b      	ldr	r3, [r3, #20]
 8005778:	623b      	str	r3, [r7, #32]
 800577a:	68fb      	ldr	r3, [r7, #12]
 800577c:	681b      	ldr	r3, [r3, #0]
 800577e:	699b      	ldr	r3, [r3, #24]
 8005780:	623b      	str	r3, [r7, #32]
 8005782:	6a3b      	ldr	r3, [r7, #32]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8005784:	68fb      	ldr	r3, [r7, #12]
 8005786:	681b      	ldr	r3, [r3, #0]
 8005788:	681a      	ldr	r2, [r3, #0]
 800578a:	68fb      	ldr	r3, [r7, #12]
 800578c:	681b      	ldr	r3, [r3, #0]
 800578e:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8005792:	601a      	str	r2, [r3, #0]
 8005794:	e190      	b.n	8005ab8 <HAL_I2C_Mem_Read+0x430>
    }
    else if (hi2c->XferSize == 1U)
 8005796:	68fb      	ldr	r3, [r7, #12]
 8005798:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800579a:	2b01      	cmp	r3, #1
 800579c:	d11b      	bne.n	80057d6 <HAL_I2C_Mem_Read+0x14e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800579e:	68fb      	ldr	r3, [r7, #12]
 80057a0:	681b      	ldr	r3, [r3, #0]
 80057a2:	681a      	ldr	r2, [r3, #0]
 80057a4:	68fb      	ldr	r3, [r7, #12]
 80057a6:	681b      	ldr	r3, [r3, #0]
 80057a8:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80057ac:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80057ae:	2300      	movs	r3, #0
 80057b0:	61fb      	str	r3, [r7, #28]
 80057b2:	68fb      	ldr	r3, [r7, #12]
 80057b4:	681b      	ldr	r3, [r3, #0]
 80057b6:	695b      	ldr	r3, [r3, #20]
 80057b8:	61fb      	str	r3, [r7, #28]
 80057ba:	68fb      	ldr	r3, [r7, #12]
 80057bc:	681b      	ldr	r3, [r3, #0]
 80057be:	699b      	ldr	r3, [r3, #24]
 80057c0:	61fb      	str	r3, [r7, #28]
 80057c2:	69fb      	ldr	r3, [r7, #28]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80057c4:	68fb      	ldr	r3, [r7, #12]
 80057c6:	681b      	ldr	r3, [r3, #0]
 80057c8:	681a      	ldr	r2, [r3, #0]
 80057ca:	68fb      	ldr	r3, [r7, #12]
 80057cc:	681b      	ldr	r3, [r3, #0]
 80057ce:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80057d2:	601a      	str	r2, [r3, #0]
 80057d4:	e170      	b.n	8005ab8 <HAL_I2C_Mem_Read+0x430>
    }
    else if (hi2c->XferSize == 2U)
 80057d6:	68fb      	ldr	r3, [r7, #12]
 80057d8:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80057da:	2b02      	cmp	r3, #2
 80057dc:	d11b      	bne.n	8005816 <HAL_I2C_Mem_Read+0x18e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80057de:	68fb      	ldr	r3, [r7, #12]
 80057e0:	681b      	ldr	r3, [r3, #0]
 80057e2:	681a      	ldr	r2, [r3, #0]
 80057e4:	68fb      	ldr	r3, [r7, #12]
 80057e6:	681b      	ldr	r3, [r3, #0]
 80057e8:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80057ec:	601a      	str	r2, [r3, #0]

      /* Enable Pos */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 80057ee:	68fb      	ldr	r3, [r7, #12]
 80057f0:	681b      	ldr	r3, [r3, #0]
 80057f2:	681a      	ldr	r2, [r3, #0]
 80057f4:	68fb      	ldr	r3, [r7, #12]
 80057f6:	681b      	ldr	r3, [r3, #0]
 80057f8:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 80057fc:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80057fe:	2300      	movs	r3, #0
 8005800:	61bb      	str	r3, [r7, #24]
 8005802:	68fb      	ldr	r3, [r7, #12]
 8005804:	681b      	ldr	r3, [r3, #0]
 8005806:	695b      	ldr	r3, [r3, #20]
 8005808:	61bb      	str	r3, [r7, #24]
 800580a:	68fb      	ldr	r3, [r7, #12]
 800580c:	681b      	ldr	r3, [r3, #0]
 800580e:	699b      	ldr	r3, [r3, #24]
 8005810:	61bb      	str	r3, [r7, #24]
 8005812:	69bb      	ldr	r3, [r7, #24]
 8005814:	e150      	b.n	8005ab8 <HAL_I2C_Mem_Read+0x430>
    }
    else
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8005816:	2300      	movs	r3, #0
 8005818:	617b      	str	r3, [r7, #20]
 800581a:	68fb      	ldr	r3, [r7, #12]
 800581c:	681b      	ldr	r3, [r3, #0]
 800581e:	695b      	ldr	r3, [r3, #20]
 8005820:	617b      	str	r3, [r7, #20]
 8005822:	68fb      	ldr	r3, [r7, #12]
 8005824:	681b      	ldr	r3, [r3, #0]
 8005826:	699b      	ldr	r3, [r3, #24]
 8005828:	617b      	str	r3, [r7, #20]
 800582a:	697b      	ldr	r3, [r7, #20]
    }

    while (hi2c->XferSize > 0U)
 800582c:	e144      	b.n	8005ab8 <HAL_I2C_Mem_Read+0x430>
    {
      if (hi2c->XferSize <= 3U)
 800582e:	68fb      	ldr	r3, [r7, #12]
 8005830:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005832:	2b03      	cmp	r3, #3
 8005834:	f200 80f1 	bhi.w	8005a1a <HAL_I2C_Mem_Read+0x392>
      {
        /* One byte */
        if (hi2c->XferSize == 1U)
 8005838:	68fb      	ldr	r3, [r7, #12]
 800583a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800583c:	2b01      	cmp	r3, #1
 800583e:	d123      	bne.n	8005888 <HAL_I2C_Mem_Read+0x200>
        {
          /* Wait until RXNE flag is set */
          if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8005840:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8005842:	6bb9      	ldr	r1, [r7, #56]	@ 0x38
 8005844:	68f8      	ldr	r0, [r7, #12]
 8005846:	f000 fda7 	bl	8006398 <I2C_WaitOnRXNEFlagUntilTimeout>
 800584a:	4603      	mov	r3, r0
 800584c:	2b00      	cmp	r3, #0
 800584e:	d001      	beq.n	8005854 <HAL_I2C_Mem_Read+0x1cc>
          {
            return HAL_ERROR;
 8005850:	2301      	movs	r3, #1
 8005852:	e145      	b.n	8005ae0 <HAL_I2C_Mem_Read+0x458>
          }

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8005854:	68fb      	ldr	r3, [r7, #12]
 8005856:	681b      	ldr	r3, [r3, #0]
 8005858:	691a      	ldr	r2, [r3, #16]
 800585a:	68fb      	ldr	r3, [r7, #12]
 800585c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800585e:	b2d2      	uxtb	r2, r2
 8005860:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8005862:	68fb      	ldr	r3, [r7, #12]
 8005864:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005866:	1c5a      	adds	r2, r3, #1
 8005868:	68fb      	ldr	r3, [r7, #12]
 800586a:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 800586c:	68fb      	ldr	r3, [r7, #12]
 800586e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005870:	3b01      	subs	r3, #1
 8005872:	b29a      	uxth	r2, r3
 8005874:	68fb      	ldr	r3, [r7, #12]
 8005876:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8005878:	68fb      	ldr	r3, [r7, #12]
 800587a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800587c:	b29b      	uxth	r3, r3
 800587e:	3b01      	subs	r3, #1
 8005880:	b29a      	uxth	r2, r3
 8005882:	68fb      	ldr	r3, [r7, #12]
 8005884:	855a      	strh	r2, [r3, #42]	@ 0x2a
 8005886:	e117      	b.n	8005ab8 <HAL_I2C_Mem_Read+0x430>
        }
        /* Two bytes */
        else if (hi2c->XferSize == 2U)
 8005888:	68fb      	ldr	r3, [r7, #12]
 800588a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800588c:	2b02      	cmp	r3, #2
 800588e:	d14e      	bne.n	800592e <HAL_I2C_Mem_Read+0x2a6>
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8005890:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005892:	9300      	str	r3, [sp, #0]
 8005894:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005896:	2200      	movs	r2, #0
 8005898:	4906      	ldr	r1, [pc, #24]	@ (80058b4 <HAL_I2C_Mem_Read+0x22c>)
 800589a:	68f8      	ldr	r0, [r7, #12]
 800589c:	f000 fbd2 	bl	8006044 <I2C_WaitOnFlagUntilTimeout>
 80058a0:	4603      	mov	r3, r0
 80058a2:	2b00      	cmp	r3, #0
 80058a4:	d008      	beq.n	80058b8 <HAL_I2C_Mem_Read+0x230>
          {
            return HAL_ERROR;
 80058a6:	2301      	movs	r3, #1
 80058a8:	e11a      	b.n	8005ae0 <HAL_I2C_Mem_Read+0x458>
 80058aa:	bf00      	nop
 80058ac:	00100002 	.word	0x00100002
 80058b0:	ffff0000 	.word	0xffff0000
 80058b4:	00010004 	.word	0x00010004
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80058b8:	68fb      	ldr	r3, [r7, #12]
 80058ba:	681b      	ldr	r3, [r3, #0]
 80058bc:	681a      	ldr	r2, [r3, #0]
 80058be:	68fb      	ldr	r3, [r7, #12]
 80058c0:	681b      	ldr	r3, [r3, #0]
 80058c2:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80058c6:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80058c8:	68fb      	ldr	r3, [r7, #12]
 80058ca:	681b      	ldr	r3, [r3, #0]
 80058cc:	691a      	ldr	r2, [r3, #16]
 80058ce:	68fb      	ldr	r3, [r7, #12]
 80058d0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80058d2:	b2d2      	uxtb	r2, r2
 80058d4:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80058d6:	68fb      	ldr	r3, [r7, #12]
 80058d8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80058da:	1c5a      	adds	r2, r3, #1
 80058dc:	68fb      	ldr	r3, [r7, #12]
 80058de:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 80058e0:	68fb      	ldr	r3, [r7, #12]
 80058e2:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80058e4:	3b01      	subs	r3, #1
 80058e6:	b29a      	uxth	r2, r3
 80058e8:	68fb      	ldr	r3, [r7, #12]
 80058ea:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 80058ec:	68fb      	ldr	r3, [r7, #12]
 80058ee:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80058f0:	b29b      	uxth	r3, r3
 80058f2:	3b01      	subs	r3, #1
 80058f4:	b29a      	uxth	r2, r3
 80058f6:	68fb      	ldr	r3, [r7, #12]
 80058f8:	855a      	strh	r2, [r3, #42]	@ 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80058fa:	68fb      	ldr	r3, [r7, #12]
 80058fc:	681b      	ldr	r3, [r3, #0]
 80058fe:	691a      	ldr	r2, [r3, #16]
 8005900:	68fb      	ldr	r3, [r7, #12]
 8005902:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005904:	b2d2      	uxtb	r2, r2
 8005906:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8005908:	68fb      	ldr	r3, [r7, #12]
 800590a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800590c:	1c5a      	adds	r2, r3, #1
 800590e:	68fb      	ldr	r3, [r7, #12]
 8005910:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8005912:	68fb      	ldr	r3, [r7, #12]
 8005914:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005916:	3b01      	subs	r3, #1
 8005918:	b29a      	uxth	r2, r3
 800591a:	68fb      	ldr	r3, [r7, #12]
 800591c:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 800591e:	68fb      	ldr	r3, [r7, #12]
 8005920:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005922:	b29b      	uxth	r3, r3
 8005924:	3b01      	subs	r3, #1
 8005926:	b29a      	uxth	r2, r3
 8005928:	68fb      	ldr	r3, [r7, #12]
 800592a:	855a      	strh	r2, [r3, #42]	@ 0x2a
 800592c:	e0c4      	b.n	8005ab8 <HAL_I2C_Mem_Read+0x430>
        }
        /* 3 Last bytes */
        else
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 800592e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005930:	9300      	str	r3, [sp, #0]
 8005932:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005934:	2200      	movs	r2, #0
 8005936:	496c      	ldr	r1, [pc, #432]	@ (8005ae8 <HAL_I2C_Mem_Read+0x460>)
 8005938:	68f8      	ldr	r0, [r7, #12]
 800593a:	f000 fb83 	bl	8006044 <I2C_WaitOnFlagUntilTimeout>
 800593e:	4603      	mov	r3, r0
 8005940:	2b00      	cmp	r3, #0
 8005942:	d001      	beq.n	8005948 <HAL_I2C_Mem_Read+0x2c0>
          {
            return HAL_ERROR;
 8005944:	2301      	movs	r3, #1
 8005946:	e0cb      	b.n	8005ae0 <HAL_I2C_Mem_Read+0x458>
          }

          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8005948:	68fb      	ldr	r3, [r7, #12]
 800594a:	681b      	ldr	r3, [r3, #0]
 800594c:	681a      	ldr	r2, [r3, #0]
 800594e:	68fb      	ldr	r3, [r7, #12]
 8005950:	681b      	ldr	r3, [r3, #0]
 8005952:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8005956:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8005958:	68fb      	ldr	r3, [r7, #12]
 800595a:	681b      	ldr	r3, [r3, #0]
 800595c:	691a      	ldr	r2, [r3, #16]
 800595e:	68fb      	ldr	r3, [r7, #12]
 8005960:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005962:	b2d2      	uxtb	r2, r2
 8005964:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8005966:	68fb      	ldr	r3, [r7, #12]
 8005968:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800596a:	1c5a      	adds	r2, r3, #1
 800596c:	68fb      	ldr	r3, [r7, #12]
 800596e:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8005970:	68fb      	ldr	r3, [r7, #12]
 8005972:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005974:	3b01      	subs	r3, #1
 8005976:	b29a      	uxth	r2, r3
 8005978:	68fb      	ldr	r3, [r7, #12]
 800597a:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 800597c:	68fb      	ldr	r3, [r7, #12]
 800597e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005980:	b29b      	uxth	r3, r3
 8005982:	3b01      	subs	r3, #1
 8005984:	b29a      	uxth	r2, r3
 8005986:	68fb      	ldr	r3, [r7, #12]
 8005988:	855a      	strh	r2, [r3, #42]	@ 0x2a

          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 800598a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800598c:	9300      	str	r3, [sp, #0]
 800598e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005990:	2200      	movs	r2, #0
 8005992:	4955      	ldr	r1, [pc, #340]	@ (8005ae8 <HAL_I2C_Mem_Read+0x460>)
 8005994:	68f8      	ldr	r0, [r7, #12]
 8005996:	f000 fb55 	bl	8006044 <I2C_WaitOnFlagUntilTimeout>
 800599a:	4603      	mov	r3, r0
 800599c:	2b00      	cmp	r3, #0
 800599e:	d001      	beq.n	80059a4 <HAL_I2C_Mem_Read+0x31c>
          {
            return HAL_ERROR;
 80059a0:	2301      	movs	r3, #1
 80059a2:	e09d      	b.n	8005ae0 <HAL_I2C_Mem_Read+0x458>
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80059a4:	68fb      	ldr	r3, [r7, #12]
 80059a6:	681b      	ldr	r3, [r3, #0]
 80059a8:	681a      	ldr	r2, [r3, #0]
 80059aa:	68fb      	ldr	r3, [r7, #12]
 80059ac:	681b      	ldr	r3, [r3, #0]
 80059ae:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80059b2:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80059b4:	68fb      	ldr	r3, [r7, #12]
 80059b6:	681b      	ldr	r3, [r3, #0]
 80059b8:	691a      	ldr	r2, [r3, #16]
 80059ba:	68fb      	ldr	r3, [r7, #12]
 80059bc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80059be:	b2d2      	uxtb	r2, r2
 80059c0:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80059c2:	68fb      	ldr	r3, [r7, #12]
 80059c4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80059c6:	1c5a      	adds	r2, r3, #1
 80059c8:	68fb      	ldr	r3, [r7, #12]
 80059ca:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 80059cc:	68fb      	ldr	r3, [r7, #12]
 80059ce:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80059d0:	3b01      	subs	r3, #1
 80059d2:	b29a      	uxth	r2, r3
 80059d4:	68fb      	ldr	r3, [r7, #12]
 80059d6:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 80059d8:	68fb      	ldr	r3, [r7, #12]
 80059da:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80059dc:	b29b      	uxth	r3, r3
 80059de:	3b01      	subs	r3, #1
 80059e0:	b29a      	uxth	r2, r3
 80059e2:	68fb      	ldr	r3, [r7, #12]
 80059e4:	855a      	strh	r2, [r3, #42]	@ 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80059e6:	68fb      	ldr	r3, [r7, #12]
 80059e8:	681b      	ldr	r3, [r3, #0]
 80059ea:	691a      	ldr	r2, [r3, #16]
 80059ec:	68fb      	ldr	r3, [r7, #12]
 80059ee:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80059f0:	b2d2      	uxtb	r2, r2
 80059f2:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80059f4:	68fb      	ldr	r3, [r7, #12]
 80059f6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80059f8:	1c5a      	adds	r2, r3, #1
 80059fa:	68fb      	ldr	r3, [r7, #12]
 80059fc:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 80059fe:	68fb      	ldr	r3, [r7, #12]
 8005a00:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005a02:	3b01      	subs	r3, #1
 8005a04:	b29a      	uxth	r2, r3
 8005a06:	68fb      	ldr	r3, [r7, #12]
 8005a08:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8005a0a:	68fb      	ldr	r3, [r7, #12]
 8005a0c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005a0e:	b29b      	uxth	r3, r3
 8005a10:	3b01      	subs	r3, #1
 8005a12:	b29a      	uxth	r2, r3
 8005a14:	68fb      	ldr	r3, [r7, #12]
 8005a16:	855a      	strh	r2, [r3, #42]	@ 0x2a
 8005a18:	e04e      	b.n	8005ab8 <HAL_I2C_Mem_Read+0x430>
        }
      }
      else
      {
        /* Wait until RXNE flag is set */
        if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8005a1a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8005a1c:	6bb9      	ldr	r1, [r7, #56]	@ 0x38
 8005a1e:	68f8      	ldr	r0, [r7, #12]
 8005a20:	f000 fcba 	bl	8006398 <I2C_WaitOnRXNEFlagUntilTimeout>
 8005a24:	4603      	mov	r3, r0
 8005a26:	2b00      	cmp	r3, #0
 8005a28:	d001      	beq.n	8005a2e <HAL_I2C_Mem_Read+0x3a6>
        {
          return HAL_ERROR;
 8005a2a:	2301      	movs	r3, #1
 8005a2c:	e058      	b.n	8005ae0 <HAL_I2C_Mem_Read+0x458>
        }

        /* Read data from DR */
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8005a2e:	68fb      	ldr	r3, [r7, #12]
 8005a30:	681b      	ldr	r3, [r3, #0]
 8005a32:	691a      	ldr	r2, [r3, #16]
 8005a34:	68fb      	ldr	r3, [r7, #12]
 8005a36:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005a38:	b2d2      	uxtb	r2, r2
 8005a3a:	701a      	strb	r2, [r3, #0]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8005a3c:	68fb      	ldr	r3, [r7, #12]
 8005a3e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005a40:	1c5a      	adds	r2, r3, #1
 8005a42:	68fb      	ldr	r3, [r7, #12]
 8005a44:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Update counter */
        hi2c->XferSize--;
 8005a46:	68fb      	ldr	r3, [r7, #12]
 8005a48:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005a4a:	3b01      	subs	r3, #1
 8005a4c:	b29a      	uxth	r2, r3
 8005a4e:	68fb      	ldr	r3, [r7, #12]
 8005a50:	851a      	strh	r2, [r3, #40]	@ 0x28
        hi2c->XferCount--;
 8005a52:	68fb      	ldr	r3, [r7, #12]
 8005a54:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005a56:	b29b      	uxth	r3, r3
 8005a58:	3b01      	subs	r3, #1
 8005a5a:	b29a      	uxth	r2, r3
 8005a5c:	68fb      	ldr	r3, [r7, #12]
 8005a5e:	855a      	strh	r2, [r3, #42]	@ 0x2a

        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET)
 8005a60:	68fb      	ldr	r3, [r7, #12]
 8005a62:	681b      	ldr	r3, [r3, #0]
 8005a64:	695b      	ldr	r3, [r3, #20]
 8005a66:	f003 0304 	and.w	r3, r3, #4
 8005a6a:	2b04      	cmp	r3, #4
 8005a6c:	d124      	bne.n	8005ab8 <HAL_I2C_Mem_Read+0x430>
        {
          if (hi2c->XferSize == 3U)
 8005a6e:	68fb      	ldr	r3, [r7, #12]
 8005a70:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005a72:	2b03      	cmp	r3, #3
 8005a74:	d107      	bne.n	8005a86 <HAL_I2C_Mem_Read+0x3fe>
          {
            /* Disable Acknowledge */
            CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8005a76:	68fb      	ldr	r3, [r7, #12]
 8005a78:	681b      	ldr	r3, [r3, #0]
 8005a7a:	681a      	ldr	r2, [r3, #0]
 8005a7c:	68fb      	ldr	r3, [r7, #12]
 8005a7e:	681b      	ldr	r3, [r3, #0]
 8005a80:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8005a84:	601a      	str	r2, [r3, #0]
          }
          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8005a86:	68fb      	ldr	r3, [r7, #12]
 8005a88:	681b      	ldr	r3, [r3, #0]
 8005a8a:	691a      	ldr	r2, [r3, #16]
 8005a8c:	68fb      	ldr	r3, [r7, #12]
 8005a8e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005a90:	b2d2      	uxtb	r2, r2
 8005a92:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8005a94:	68fb      	ldr	r3, [r7, #12]
 8005a96:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005a98:	1c5a      	adds	r2, r3, #1
 8005a9a:	68fb      	ldr	r3, [r7, #12]
 8005a9c:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8005a9e:	68fb      	ldr	r3, [r7, #12]
 8005aa0:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005aa2:	3b01      	subs	r3, #1
 8005aa4:	b29a      	uxth	r2, r3
 8005aa6:	68fb      	ldr	r3, [r7, #12]
 8005aa8:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8005aaa:	68fb      	ldr	r3, [r7, #12]
 8005aac:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005aae:	b29b      	uxth	r3, r3
 8005ab0:	3b01      	subs	r3, #1
 8005ab2:	b29a      	uxth	r2, r3
 8005ab4:	68fb      	ldr	r3, [r7, #12]
 8005ab6:	855a      	strh	r2, [r3, #42]	@ 0x2a
    while (hi2c->XferSize > 0U)
 8005ab8:	68fb      	ldr	r3, [r7, #12]
 8005aba:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005abc:	2b00      	cmp	r3, #0
 8005abe:	f47f aeb6 	bne.w	800582e <HAL_I2C_Mem_Read+0x1a6>
        }
      }
    }

    hi2c->State = HAL_I2C_STATE_READY;
 8005ac2:	68fb      	ldr	r3, [r7, #12]
 8005ac4:	2220      	movs	r2, #32
 8005ac6:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8005aca:	68fb      	ldr	r3, [r7, #12]
 8005acc:	2200      	movs	r2, #0
 8005ace:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8005ad2:	68fb      	ldr	r3, [r7, #12]
 8005ad4:	2200      	movs	r2, #0
 8005ad6:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_OK;
 8005ada:	2300      	movs	r3, #0
 8005adc:	e000      	b.n	8005ae0 <HAL_I2C_Mem_Read+0x458>
  }
  else
  {
    return HAL_BUSY;
 8005ade:	2302      	movs	r3, #2
  }
}
 8005ae0:	4618      	mov	r0, r3
 8005ae2:	3728      	adds	r7, #40	@ 0x28
 8005ae4:	46bd      	mov	sp, r7
 8005ae6:	bd80      	pop	{r7, pc}
 8005ae8:	00010004 	.word	0x00010004

08005aec <HAL_I2C_IsDeviceReady>:
  * @param  Trials Number of trials
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_IsDeviceReady(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Trials, uint32_t Timeout)
{
 8005aec:	b580      	push	{r7, lr}
 8005aee:	b08a      	sub	sp, #40	@ 0x28
 8005af0:	af02      	add	r7, sp, #8
 8005af2:	60f8      	str	r0, [r7, #12]
 8005af4:	607a      	str	r2, [r7, #4]
 8005af6:	603b      	str	r3, [r7, #0]
 8005af8:	460b      	mov	r3, r1
 8005afa:	817b      	strh	r3, [r7, #10]
  /* Get tick */
  uint32_t tickstart = HAL_GetTick();
 8005afc:	f7fc ff7e 	bl	80029fc <HAL_GetTick>
 8005b00:	61f8      	str	r0, [r7, #28]
  uint32_t I2C_Trials = 0U;
 8005b02:	2300      	movs	r3, #0
 8005b04:	61bb      	str	r3, [r7, #24]
  FlagStatus tmp1;
  FlagStatus tmp2;

  if (hi2c->State == HAL_I2C_STATE_READY)
 8005b06:	68fb      	ldr	r3, [r7, #12]
 8005b08:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8005b0c:	b2db      	uxtb	r3, r3
 8005b0e:	2b20      	cmp	r3, #32
 8005b10:	f040 8111 	bne.w	8005d36 <HAL_I2C_IsDeviceReady+0x24a>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8005b14:	69fb      	ldr	r3, [r7, #28]
 8005b16:	9300      	str	r3, [sp, #0]
 8005b18:	2319      	movs	r3, #25
 8005b1a:	2201      	movs	r2, #1
 8005b1c:	4988      	ldr	r1, [pc, #544]	@ (8005d40 <HAL_I2C_IsDeviceReady+0x254>)
 8005b1e:	68f8      	ldr	r0, [r7, #12]
 8005b20:	f000 fa90 	bl	8006044 <I2C_WaitOnFlagUntilTimeout>
 8005b24:	4603      	mov	r3, r0
 8005b26:	2b00      	cmp	r3, #0
 8005b28:	d001      	beq.n	8005b2e <HAL_I2C_IsDeviceReady+0x42>
    {
      return HAL_BUSY;
 8005b2a:	2302      	movs	r3, #2
 8005b2c:	e104      	b.n	8005d38 <HAL_I2C_IsDeviceReady+0x24c>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8005b2e:	68fb      	ldr	r3, [r7, #12]
 8005b30:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8005b34:	2b01      	cmp	r3, #1
 8005b36:	d101      	bne.n	8005b3c <HAL_I2C_IsDeviceReady+0x50>
 8005b38:	2302      	movs	r3, #2
 8005b3a:	e0fd      	b.n	8005d38 <HAL_I2C_IsDeviceReady+0x24c>
 8005b3c:	68fb      	ldr	r3, [r7, #12]
 8005b3e:	2201      	movs	r2, #1
 8005b40:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8005b44:	68fb      	ldr	r3, [r7, #12]
 8005b46:	681b      	ldr	r3, [r3, #0]
 8005b48:	681b      	ldr	r3, [r3, #0]
 8005b4a:	f003 0301 	and.w	r3, r3, #1
 8005b4e:	2b01      	cmp	r3, #1
 8005b50:	d007      	beq.n	8005b62 <HAL_I2C_IsDeviceReady+0x76>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8005b52:	68fb      	ldr	r3, [r7, #12]
 8005b54:	681b      	ldr	r3, [r3, #0]
 8005b56:	681a      	ldr	r2, [r3, #0]
 8005b58:	68fb      	ldr	r3, [r7, #12]
 8005b5a:	681b      	ldr	r3, [r3, #0]
 8005b5c:	f042 0201 	orr.w	r2, r2, #1
 8005b60:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8005b62:	68fb      	ldr	r3, [r7, #12]
 8005b64:	681b      	ldr	r3, [r3, #0]
 8005b66:	681a      	ldr	r2, [r3, #0]
 8005b68:	68fb      	ldr	r3, [r7, #12]
 8005b6a:	681b      	ldr	r3, [r3, #0]
 8005b6c:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8005b70:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_BUSY;
 8005b72:	68fb      	ldr	r3, [r7, #12]
 8005b74:	2224      	movs	r2, #36	@ 0x24
 8005b76:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8005b7a:	68fb      	ldr	r3, [r7, #12]
 8005b7c:	2200      	movs	r2, #0
 8005b7e:	641a      	str	r2, [r3, #64]	@ 0x40
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8005b80:	68fb      	ldr	r3, [r7, #12]
 8005b82:	4a70      	ldr	r2, [pc, #448]	@ (8005d44 <HAL_I2C_IsDeviceReady+0x258>)
 8005b84:	62da      	str	r2, [r3, #44]	@ 0x2c

    do
    {
      /* Generate Start */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8005b86:	68fb      	ldr	r3, [r7, #12]
 8005b88:	681b      	ldr	r3, [r3, #0]
 8005b8a:	681a      	ldr	r2, [r3, #0]
 8005b8c:	68fb      	ldr	r3, [r7, #12]
 8005b8e:	681b      	ldr	r3, [r3, #0]
 8005b90:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8005b94:	601a      	str	r2, [r3, #0]

      /* Wait until SB flag is set */
      if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, tickstart) != HAL_OK)
 8005b96:	69fb      	ldr	r3, [r7, #28]
 8005b98:	9300      	str	r3, [sp, #0]
 8005b9a:	683b      	ldr	r3, [r7, #0]
 8005b9c:	2200      	movs	r2, #0
 8005b9e:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 8005ba2:	68f8      	ldr	r0, [r7, #12]
 8005ba4:	f000 fa4e 	bl	8006044 <I2C_WaitOnFlagUntilTimeout>
 8005ba8:	4603      	mov	r3, r0
 8005baa:	2b00      	cmp	r3, #0
 8005bac:	d00d      	beq.n	8005bca <HAL_I2C_IsDeviceReady+0xde>
      {
        if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8005bae:	68fb      	ldr	r3, [r7, #12]
 8005bb0:	681b      	ldr	r3, [r3, #0]
 8005bb2:	681b      	ldr	r3, [r3, #0]
 8005bb4:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005bb8:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8005bbc:	d103      	bne.n	8005bc6 <HAL_I2C_IsDeviceReady+0xda>
        {
          hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8005bbe:	68fb      	ldr	r3, [r7, #12]
 8005bc0:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8005bc4:	641a      	str	r2, [r3, #64]	@ 0x40
        }
        return HAL_TIMEOUT;
 8005bc6:	2303      	movs	r3, #3
 8005bc8:	e0b6      	b.n	8005d38 <HAL_I2C_IsDeviceReady+0x24c>
      }

      /* Send slave address */
      hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8005bca:	897b      	ldrh	r3, [r7, #10]
 8005bcc:	b2db      	uxtb	r3, r3
 8005bce:	461a      	mov	r2, r3
 8005bd0:	68fb      	ldr	r3, [r7, #12]
 8005bd2:	681b      	ldr	r3, [r3, #0]
 8005bd4:	f002 02fe 	and.w	r2, r2, #254	@ 0xfe
 8005bd8:	611a      	str	r2, [r3, #16]

      /* Wait until ADDR or AF flag are set */
      /* Get tick */
      tickstart = HAL_GetTick();
 8005bda:	f7fc ff0f 	bl	80029fc <HAL_GetTick>
 8005bde:	61f8      	str	r0, [r7, #28]

      tmp1 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_ADDR);
 8005be0:	68fb      	ldr	r3, [r7, #12]
 8005be2:	681b      	ldr	r3, [r3, #0]
 8005be4:	695b      	ldr	r3, [r3, #20]
 8005be6:	f003 0302 	and.w	r3, r3, #2
 8005bea:	2b02      	cmp	r3, #2
 8005bec:	bf0c      	ite	eq
 8005bee:	2301      	moveq	r3, #1
 8005bf0:	2300      	movne	r3, #0
 8005bf2:	b2db      	uxtb	r3, r3
 8005bf4:	75fb      	strb	r3, [r7, #23]
      tmp2 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF);
 8005bf6:	68fb      	ldr	r3, [r7, #12]
 8005bf8:	681b      	ldr	r3, [r3, #0]
 8005bfa:	695b      	ldr	r3, [r3, #20]
 8005bfc:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8005c00:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8005c04:	bf0c      	ite	eq
 8005c06:	2301      	moveq	r3, #1
 8005c08:	2300      	movne	r3, #0
 8005c0a:	b2db      	uxtb	r3, r3
 8005c0c:	75bb      	strb	r3, [r7, #22]
      while ((hi2c->State != HAL_I2C_STATE_TIMEOUT) && (tmp1 == RESET) && (tmp2 == RESET))
 8005c0e:	e025      	b.n	8005c5c <HAL_I2C_IsDeviceReady+0x170>
      {
        if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 8005c10:	f7fc fef4 	bl	80029fc <HAL_GetTick>
 8005c14:	4602      	mov	r2, r0
 8005c16:	69fb      	ldr	r3, [r7, #28]
 8005c18:	1ad3      	subs	r3, r2, r3
 8005c1a:	683a      	ldr	r2, [r7, #0]
 8005c1c:	429a      	cmp	r2, r3
 8005c1e:	d302      	bcc.n	8005c26 <HAL_I2C_IsDeviceReady+0x13a>
 8005c20:	683b      	ldr	r3, [r7, #0]
 8005c22:	2b00      	cmp	r3, #0
 8005c24:	d103      	bne.n	8005c2e <HAL_I2C_IsDeviceReady+0x142>
        {
          hi2c->State = HAL_I2C_STATE_TIMEOUT;
 8005c26:	68fb      	ldr	r3, [r7, #12]
 8005c28:	22a0      	movs	r2, #160	@ 0xa0
 8005c2a:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        }
        tmp1 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_ADDR);
 8005c2e:	68fb      	ldr	r3, [r7, #12]
 8005c30:	681b      	ldr	r3, [r3, #0]
 8005c32:	695b      	ldr	r3, [r3, #20]
 8005c34:	f003 0302 	and.w	r3, r3, #2
 8005c38:	2b02      	cmp	r3, #2
 8005c3a:	bf0c      	ite	eq
 8005c3c:	2301      	moveq	r3, #1
 8005c3e:	2300      	movne	r3, #0
 8005c40:	b2db      	uxtb	r3, r3
 8005c42:	75fb      	strb	r3, [r7, #23]
        tmp2 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF);
 8005c44:	68fb      	ldr	r3, [r7, #12]
 8005c46:	681b      	ldr	r3, [r3, #0]
 8005c48:	695b      	ldr	r3, [r3, #20]
 8005c4a:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8005c4e:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8005c52:	bf0c      	ite	eq
 8005c54:	2301      	moveq	r3, #1
 8005c56:	2300      	movne	r3, #0
 8005c58:	b2db      	uxtb	r3, r3
 8005c5a:	75bb      	strb	r3, [r7, #22]
      while ((hi2c->State != HAL_I2C_STATE_TIMEOUT) && (tmp1 == RESET) && (tmp2 == RESET))
 8005c5c:	68fb      	ldr	r3, [r7, #12]
 8005c5e:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8005c62:	b2db      	uxtb	r3, r3
 8005c64:	2ba0      	cmp	r3, #160	@ 0xa0
 8005c66:	d005      	beq.n	8005c74 <HAL_I2C_IsDeviceReady+0x188>
 8005c68:	7dfb      	ldrb	r3, [r7, #23]
 8005c6a:	2b00      	cmp	r3, #0
 8005c6c:	d102      	bne.n	8005c74 <HAL_I2C_IsDeviceReady+0x188>
 8005c6e:	7dbb      	ldrb	r3, [r7, #22]
 8005c70:	2b00      	cmp	r3, #0
 8005c72:	d0cd      	beq.n	8005c10 <HAL_I2C_IsDeviceReady+0x124>
      }

      hi2c->State = HAL_I2C_STATE_READY;
 8005c74:	68fb      	ldr	r3, [r7, #12]
 8005c76:	2220      	movs	r2, #32
 8005c78:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

      /* Check if the ADDR flag has been set */
      if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_ADDR) == SET)
 8005c7c:	68fb      	ldr	r3, [r7, #12]
 8005c7e:	681b      	ldr	r3, [r3, #0]
 8005c80:	695b      	ldr	r3, [r3, #20]
 8005c82:	f003 0302 	and.w	r3, r3, #2
 8005c86:	2b02      	cmp	r3, #2
 8005c88:	d129      	bne.n	8005cde <HAL_I2C_IsDeviceReady+0x1f2>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8005c8a:	68fb      	ldr	r3, [r7, #12]
 8005c8c:	681b      	ldr	r3, [r3, #0]
 8005c8e:	681a      	ldr	r2, [r3, #0]
 8005c90:	68fb      	ldr	r3, [r7, #12]
 8005c92:	681b      	ldr	r3, [r3, #0]
 8005c94:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8005c98:	601a      	str	r2, [r3, #0]

        /* Clear ADDR Flag */
        __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8005c9a:	2300      	movs	r3, #0
 8005c9c:	613b      	str	r3, [r7, #16]
 8005c9e:	68fb      	ldr	r3, [r7, #12]
 8005ca0:	681b      	ldr	r3, [r3, #0]
 8005ca2:	695b      	ldr	r3, [r3, #20]
 8005ca4:	613b      	str	r3, [r7, #16]
 8005ca6:	68fb      	ldr	r3, [r7, #12]
 8005ca8:	681b      	ldr	r3, [r3, #0]
 8005caa:	699b      	ldr	r3, [r3, #24]
 8005cac:	613b      	str	r3, [r7, #16]
 8005cae:	693b      	ldr	r3, [r7, #16]

        /* Wait until BUSY flag is reset */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8005cb0:	69fb      	ldr	r3, [r7, #28]
 8005cb2:	9300      	str	r3, [sp, #0]
 8005cb4:	2319      	movs	r3, #25
 8005cb6:	2201      	movs	r2, #1
 8005cb8:	4921      	ldr	r1, [pc, #132]	@ (8005d40 <HAL_I2C_IsDeviceReady+0x254>)
 8005cba:	68f8      	ldr	r0, [r7, #12]
 8005cbc:	f000 f9c2 	bl	8006044 <I2C_WaitOnFlagUntilTimeout>
 8005cc0:	4603      	mov	r3, r0
 8005cc2:	2b00      	cmp	r3, #0
 8005cc4:	d001      	beq.n	8005cca <HAL_I2C_IsDeviceReady+0x1de>
        {
          return HAL_ERROR;
 8005cc6:	2301      	movs	r3, #1
 8005cc8:	e036      	b.n	8005d38 <HAL_I2C_IsDeviceReady+0x24c>
        }

        hi2c->State = HAL_I2C_STATE_READY;
 8005cca:	68fb      	ldr	r3, [r7, #12]
 8005ccc:	2220      	movs	r2, #32
 8005cce:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8005cd2:	68fb      	ldr	r3, [r7, #12]
 8005cd4:	2200      	movs	r2, #0
 8005cd6:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

        return HAL_OK;
 8005cda:	2300      	movs	r3, #0
 8005cdc:	e02c      	b.n	8005d38 <HAL_I2C_IsDeviceReady+0x24c>
      }
      else
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8005cde:	68fb      	ldr	r3, [r7, #12]
 8005ce0:	681b      	ldr	r3, [r3, #0]
 8005ce2:	681a      	ldr	r2, [r3, #0]
 8005ce4:	68fb      	ldr	r3, [r7, #12]
 8005ce6:	681b      	ldr	r3, [r3, #0]
 8005ce8:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8005cec:	601a      	str	r2, [r3, #0]

        /* Clear AF Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8005cee:	68fb      	ldr	r3, [r7, #12]
 8005cf0:	681b      	ldr	r3, [r3, #0]
 8005cf2:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 8005cf6:	615a      	str	r2, [r3, #20]

        /* Wait until BUSY flag is reset */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8005cf8:	69fb      	ldr	r3, [r7, #28]
 8005cfa:	9300      	str	r3, [sp, #0]
 8005cfc:	2319      	movs	r3, #25
 8005cfe:	2201      	movs	r2, #1
 8005d00:	490f      	ldr	r1, [pc, #60]	@ (8005d40 <HAL_I2C_IsDeviceReady+0x254>)
 8005d02:	68f8      	ldr	r0, [r7, #12]
 8005d04:	f000 f99e 	bl	8006044 <I2C_WaitOnFlagUntilTimeout>
 8005d08:	4603      	mov	r3, r0
 8005d0a:	2b00      	cmp	r3, #0
 8005d0c:	d001      	beq.n	8005d12 <HAL_I2C_IsDeviceReady+0x226>
        {
          return HAL_ERROR;
 8005d0e:	2301      	movs	r3, #1
 8005d10:	e012      	b.n	8005d38 <HAL_I2C_IsDeviceReady+0x24c>
        }
      }

      /* Increment Trials */
      I2C_Trials++;
 8005d12:	69bb      	ldr	r3, [r7, #24]
 8005d14:	3301      	adds	r3, #1
 8005d16:	61bb      	str	r3, [r7, #24]
    }
    while (I2C_Trials < Trials);
 8005d18:	69ba      	ldr	r2, [r7, #24]
 8005d1a:	687b      	ldr	r3, [r7, #4]
 8005d1c:	429a      	cmp	r2, r3
 8005d1e:	f4ff af32 	bcc.w	8005b86 <HAL_I2C_IsDeviceReady+0x9a>

    hi2c->State = HAL_I2C_STATE_READY;
 8005d22:	68fb      	ldr	r3, [r7, #12]
 8005d24:	2220      	movs	r2, #32
 8005d26:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8005d2a:	68fb      	ldr	r3, [r7, #12]
 8005d2c:	2200      	movs	r2, #0
 8005d2e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_ERROR;
 8005d32:	2301      	movs	r3, #1
 8005d34:	e000      	b.n	8005d38 <HAL_I2C_IsDeviceReady+0x24c>
  }
  else
  {
    return HAL_BUSY;
 8005d36:	2302      	movs	r3, #2
  }
}
 8005d38:	4618      	mov	r0, r3
 8005d3a:	3720      	adds	r7, #32
 8005d3c:	46bd      	mov	sp, r7
 8005d3e:	bd80      	pop	{r7, pc}
 8005d40:	00100002 	.word	0x00100002
 8005d44:	ffff0000 	.word	0xffff0000

08005d48 <I2C_RequestMemoryWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 8005d48:	b580      	push	{r7, lr}
 8005d4a:	b088      	sub	sp, #32
 8005d4c:	af02      	add	r7, sp, #8
 8005d4e:	60f8      	str	r0, [r7, #12]
 8005d50:	4608      	mov	r0, r1
 8005d52:	4611      	mov	r1, r2
 8005d54:	461a      	mov	r2, r3
 8005d56:	4603      	mov	r3, r0
 8005d58:	817b      	strh	r3, [r7, #10]
 8005d5a:	460b      	mov	r3, r1
 8005d5c:	813b      	strh	r3, [r7, #8]
 8005d5e:	4613      	mov	r3, r2
 8005d60:	80fb      	strh	r3, [r7, #6]
  /* Generate Start */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8005d62:	68fb      	ldr	r3, [r7, #12]
 8005d64:	681b      	ldr	r3, [r3, #0]
 8005d66:	681a      	ldr	r2, [r3, #0]
 8005d68:	68fb      	ldr	r3, [r7, #12]
 8005d6a:	681b      	ldr	r3, [r3, #0]
 8005d6c:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8005d70:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8005d72:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005d74:	9300      	str	r3, [sp, #0]
 8005d76:	6a3b      	ldr	r3, [r7, #32]
 8005d78:	2200      	movs	r2, #0
 8005d7a:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 8005d7e:	68f8      	ldr	r0, [r7, #12]
 8005d80:	f000 f960 	bl	8006044 <I2C_WaitOnFlagUntilTimeout>
 8005d84:	4603      	mov	r3, r0
 8005d86:	2b00      	cmp	r3, #0
 8005d88:	d00d      	beq.n	8005da6 <I2C_RequestMemoryWrite+0x5e>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8005d8a:	68fb      	ldr	r3, [r7, #12]
 8005d8c:	681b      	ldr	r3, [r3, #0]
 8005d8e:	681b      	ldr	r3, [r3, #0]
 8005d90:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005d94:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8005d98:	d103      	bne.n	8005da2 <I2C_RequestMemoryWrite+0x5a>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8005d9a:	68fb      	ldr	r3, [r7, #12]
 8005d9c:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8005da0:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 8005da2:	2303      	movs	r3, #3
 8005da4:	e05f      	b.n	8005e66 <I2C_RequestMemoryWrite+0x11e>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8005da6:	897b      	ldrh	r3, [r7, #10]
 8005da8:	b2db      	uxtb	r3, r3
 8005daa:	461a      	mov	r2, r3
 8005dac:	68fb      	ldr	r3, [r7, #12]
 8005dae:	681b      	ldr	r3, [r3, #0]
 8005db0:	f002 02fe 	and.w	r2, r2, #254	@ 0xfe
 8005db4:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8005db6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005db8:	6a3a      	ldr	r2, [r7, #32]
 8005dba:	492d      	ldr	r1, [pc, #180]	@ (8005e70 <I2C_RequestMemoryWrite+0x128>)
 8005dbc:	68f8      	ldr	r0, [r7, #12]
 8005dbe:	f000 f9bb 	bl	8006138 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8005dc2:	4603      	mov	r3, r0
 8005dc4:	2b00      	cmp	r3, #0
 8005dc6:	d001      	beq.n	8005dcc <I2C_RequestMemoryWrite+0x84>
  {
    return HAL_ERROR;
 8005dc8:	2301      	movs	r3, #1
 8005dca:	e04c      	b.n	8005e66 <I2C_RequestMemoryWrite+0x11e>
  }

  /* Clear ADDR flag */
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8005dcc:	2300      	movs	r3, #0
 8005dce:	617b      	str	r3, [r7, #20]
 8005dd0:	68fb      	ldr	r3, [r7, #12]
 8005dd2:	681b      	ldr	r3, [r3, #0]
 8005dd4:	695b      	ldr	r3, [r3, #20]
 8005dd6:	617b      	str	r3, [r7, #20]
 8005dd8:	68fb      	ldr	r3, [r7, #12]
 8005dda:	681b      	ldr	r3, [r3, #0]
 8005ddc:	699b      	ldr	r3, [r3, #24]
 8005dde:	617b      	str	r3, [r7, #20]
 8005de0:	697b      	ldr	r3, [r7, #20]

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8005de2:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8005de4:	6a39      	ldr	r1, [r7, #32]
 8005de6:	68f8      	ldr	r0, [r7, #12]
 8005de8:	f000 fa46 	bl	8006278 <I2C_WaitOnTXEFlagUntilTimeout>
 8005dec:	4603      	mov	r3, r0
 8005dee:	2b00      	cmp	r3, #0
 8005df0:	d00d      	beq.n	8005e0e <I2C_RequestMemoryWrite+0xc6>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8005df2:	68fb      	ldr	r3, [r7, #12]
 8005df4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005df6:	2b04      	cmp	r3, #4
 8005df8:	d107      	bne.n	8005e0a <I2C_RequestMemoryWrite+0xc2>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8005dfa:	68fb      	ldr	r3, [r7, #12]
 8005dfc:	681b      	ldr	r3, [r3, #0]
 8005dfe:	681a      	ldr	r2, [r3, #0]
 8005e00:	68fb      	ldr	r3, [r7, #12]
 8005e02:	681b      	ldr	r3, [r3, #0]
 8005e04:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8005e08:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 8005e0a:	2301      	movs	r3, #1
 8005e0c:	e02b      	b.n	8005e66 <I2C_RequestMemoryWrite+0x11e>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8005e0e:	88fb      	ldrh	r3, [r7, #6]
 8005e10:	2b01      	cmp	r3, #1
 8005e12:	d105      	bne.n	8005e20 <I2C_RequestMemoryWrite+0xd8>
  {
    /* Send Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8005e14:	893b      	ldrh	r3, [r7, #8]
 8005e16:	b2da      	uxtb	r2, r3
 8005e18:	68fb      	ldr	r3, [r7, #12]
 8005e1a:	681b      	ldr	r3, [r3, #0]
 8005e1c:	611a      	str	r2, [r3, #16]
 8005e1e:	e021      	b.n	8005e64 <I2C_RequestMemoryWrite+0x11c>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_MSB(MemAddress);
 8005e20:	893b      	ldrh	r3, [r7, #8]
 8005e22:	0a1b      	lsrs	r3, r3, #8
 8005e24:	b29b      	uxth	r3, r3
 8005e26:	b2da      	uxtb	r2, r3
 8005e28:	68fb      	ldr	r3, [r7, #12]
 8005e2a:	681b      	ldr	r3, [r3, #0]
 8005e2c:	611a      	str	r2, [r3, #16]

    /* Wait until TXE flag is set */
    if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8005e2e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8005e30:	6a39      	ldr	r1, [r7, #32]
 8005e32:	68f8      	ldr	r0, [r7, #12]
 8005e34:	f000 fa20 	bl	8006278 <I2C_WaitOnTXEFlagUntilTimeout>
 8005e38:	4603      	mov	r3, r0
 8005e3a:	2b00      	cmp	r3, #0
 8005e3c:	d00d      	beq.n	8005e5a <I2C_RequestMemoryWrite+0x112>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8005e3e:	68fb      	ldr	r3, [r7, #12]
 8005e40:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005e42:	2b04      	cmp	r3, #4
 8005e44:	d107      	bne.n	8005e56 <I2C_RequestMemoryWrite+0x10e>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8005e46:	68fb      	ldr	r3, [r7, #12]
 8005e48:	681b      	ldr	r3, [r3, #0]
 8005e4a:	681a      	ldr	r2, [r3, #0]
 8005e4c:	68fb      	ldr	r3, [r7, #12]
 8005e4e:	681b      	ldr	r3, [r3, #0]
 8005e50:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8005e54:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 8005e56:	2301      	movs	r3, #1
 8005e58:	e005      	b.n	8005e66 <I2C_RequestMemoryWrite+0x11e>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8005e5a:	893b      	ldrh	r3, [r7, #8]
 8005e5c:	b2da      	uxtb	r2, r3
 8005e5e:	68fb      	ldr	r3, [r7, #12]
 8005e60:	681b      	ldr	r3, [r3, #0]
 8005e62:	611a      	str	r2, [r3, #16]
  }

  return HAL_OK;
 8005e64:	2300      	movs	r3, #0
}
 8005e66:	4618      	mov	r0, r3
 8005e68:	3718      	adds	r7, #24
 8005e6a:	46bd      	mov	sp, r7
 8005e6c:	bd80      	pop	{r7, pc}
 8005e6e:	bf00      	nop
 8005e70:	00010002 	.word	0x00010002

08005e74 <I2C_RequestMemoryRead>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 8005e74:	b580      	push	{r7, lr}
 8005e76:	b088      	sub	sp, #32
 8005e78:	af02      	add	r7, sp, #8
 8005e7a:	60f8      	str	r0, [r7, #12]
 8005e7c:	4608      	mov	r0, r1
 8005e7e:	4611      	mov	r1, r2
 8005e80:	461a      	mov	r2, r3
 8005e82:	4603      	mov	r3, r0
 8005e84:	817b      	strh	r3, [r7, #10]
 8005e86:	460b      	mov	r3, r1
 8005e88:	813b      	strh	r3, [r7, #8]
 8005e8a:	4613      	mov	r3, r2
 8005e8c:	80fb      	strh	r3, [r7, #6]
  /* Enable Acknowledge */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8005e8e:	68fb      	ldr	r3, [r7, #12]
 8005e90:	681b      	ldr	r3, [r3, #0]
 8005e92:	681a      	ldr	r2, [r3, #0]
 8005e94:	68fb      	ldr	r3, [r7, #12]
 8005e96:	681b      	ldr	r3, [r3, #0]
 8005e98:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 8005e9c:	601a      	str	r2, [r3, #0]

  /* Generate Start */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8005e9e:	68fb      	ldr	r3, [r7, #12]
 8005ea0:	681b      	ldr	r3, [r3, #0]
 8005ea2:	681a      	ldr	r2, [r3, #0]
 8005ea4:	68fb      	ldr	r3, [r7, #12]
 8005ea6:	681b      	ldr	r3, [r3, #0]
 8005ea8:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8005eac:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8005eae:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005eb0:	9300      	str	r3, [sp, #0]
 8005eb2:	6a3b      	ldr	r3, [r7, #32]
 8005eb4:	2200      	movs	r2, #0
 8005eb6:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 8005eba:	68f8      	ldr	r0, [r7, #12]
 8005ebc:	f000 f8c2 	bl	8006044 <I2C_WaitOnFlagUntilTimeout>
 8005ec0:	4603      	mov	r3, r0
 8005ec2:	2b00      	cmp	r3, #0
 8005ec4:	d00d      	beq.n	8005ee2 <I2C_RequestMemoryRead+0x6e>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8005ec6:	68fb      	ldr	r3, [r7, #12]
 8005ec8:	681b      	ldr	r3, [r3, #0]
 8005eca:	681b      	ldr	r3, [r3, #0]
 8005ecc:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005ed0:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8005ed4:	d103      	bne.n	8005ede <I2C_RequestMemoryRead+0x6a>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8005ed6:	68fb      	ldr	r3, [r7, #12]
 8005ed8:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8005edc:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 8005ede:	2303      	movs	r3, #3
 8005ee0:	e0aa      	b.n	8006038 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8005ee2:	897b      	ldrh	r3, [r7, #10]
 8005ee4:	b2db      	uxtb	r3, r3
 8005ee6:	461a      	mov	r2, r3
 8005ee8:	68fb      	ldr	r3, [r7, #12]
 8005eea:	681b      	ldr	r3, [r3, #0]
 8005eec:	f002 02fe 	and.w	r2, r2, #254	@ 0xfe
 8005ef0:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8005ef2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005ef4:	6a3a      	ldr	r2, [r7, #32]
 8005ef6:	4952      	ldr	r1, [pc, #328]	@ (8006040 <I2C_RequestMemoryRead+0x1cc>)
 8005ef8:	68f8      	ldr	r0, [r7, #12]
 8005efa:	f000 f91d 	bl	8006138 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8005efe:	4603      	mov	r3, r0
 8005f00:	2b00      	cmp	r3, #0
 8005f02:	d001      	beq.n	8005f08 <I2C_RequestMemoryRead+0x94>
  {
    return HAL_ERROR;
 8005f04:	2301      	movs	r3, #1
 8005f06:	e097      	b.n	8006038 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Clear ADDR flag */
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8005f08:	2300      	movs	r3, #0
 8005f0a:	617b      	str	r3, [r7, #20]
 8005f0c:	68fb      	ldr	r3, [r7, #12]
 8005f0e:	681b      	ldr	r3, [r3, #0]
 8005f10:	695b      	ldr	r3, [r3, #20]
 8005f12:	617b      	str	r3, [r7, #20]
 8005f14:	68fb      	ldr	r3, [r7, #12]
 8005f16:	681b      	ldr	r3, [r3, #0]
 8005f18:	699b      	ldr	r3, [r3, #24]
 8005f1a:	617b      	str	r3, [r7, #20]
 8005f1c:	697b      	ldr	r3, [r7, #20]

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8005f1e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8005f20:	6a39      	ldr	r1, [r7, #32]
 8005f22:	68f8      	ldr	r0, [r7, #12]
 8005f24:	f000 f9a8 	bl	8006278 <I2C_WaitOnTXEFlagUntilTimeout>
 8005f28:	4603      	mov	r3, r0
 8005f2a:	2b00      	cmp	r3, #0
 8005f2c:	d00d      	beq.n	8005f4a <I2C_RequestMemoryRead+0xd6>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8005f2e:	68fb      	ldr	r3, [r7, #12]
 8005f30:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005f32:	2b04      	cmp	r3, #4
 8005f34:	d107      	bne.n	8005f46 <I2C_RequestMemoryRead+0xd2>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8005f36:	68fb      	ldr	r3, [r7, #12]
 8005f38:	681b      	ldr	r3, [r3, #0]
 8005f3a:	681a      	ldr	r2, [r3, #0]
 8005f3c:	68fb      	ldr	r3, [r7, #12]
 8005f3e:	681b      	ldr	r3, [r3, #0]
 8005f40:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8005f44:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 8005f46:	2301      	movs	r3, #1
 8005f48:	e076      	b.n	8006038 <I2C_RequestMemoryRead+0x1c4>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8005f4a:	88fb      	ldrh	r3, [r7, #6]
 8005f4c:	2b01      	cmp	r3, #1
 8005f4e:	d105      	bne.n	8005f5c <I2C_RequestMemoryRead+0xe8>
  {
    /* Send Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8005f50:	893b      	ldrh	r3, [r7, #8]
 8005f52:	b2da      	uxtb	r2, r3
 8005f54:	68fb      	ldr	r3, [r7, #12]
 8005f56:	681b      	ldr	r3, [r3, #0]
 8005f58:	611a      	str	r2, [r3, #16]
 8005f5a:	e021      	b.n	8005fa0 <I2C_RequestMemoryRead+0x12c>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_MSB(MemAddress);
 8005f5c:	893b      	ldrh	r3, [r7, #8]
 8005f5e:	0a1b      	lsrs	r3, r3, #8
 8005f60:	b29b      	uxth	r3, r3
 8005f62:	b2da      	uxtb	r2, r3
 8005f64:	68fb      	ldr	r3, [r7, #12]
 8005f66:	681b      	ldr	r3, [r3, #0]
 8005f68:	611a      	str	r2, [r3, #16]

    /* Wait until TXE flag is set */
    if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8005f6a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8005f6c:	6a39      	ldr	r1, [r7, #32]
 8005f6e:	68f8      	ldr	r0, [r7, #12]
 8005f70:	f000 f982 	bl	8006278 <I2C_WaitOnTXEFlagUntilTimeout>
 8005f74:	4603      	mov	r3, r0
 8005f76:	2b00      	cmp	r3, #0
 8005f78:	d00d      	beq.n	8005f96 <I2C_RequestMemoryRead+0x122>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8005f7a:	68fb      	ldr	r3, [r7, #12]
 8005f7c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005f7e:	2b04      	cmp	r3, #4
 8005f80:	d107      	bne.n	8005f92 <I2C_RequestMemoryRead+0x11e>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8005f82:	68fb      	ldr	r3, [r7, #12]
 8005f84:	681b      	ldr	r3, [r3, #0]
 8005f86:	681a      	ldr	r2, [r3, #0]
 8005f88:	68fb      	ldr	r3, [r7, #12]
 8005f8a:	681b      	ldr	r3, [r3, #0]
 8005f8c:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8005f90:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 8005f92:	2301      	movs	r3, #1
 8005f94:	e050      	b.n	8006038 <I2C_RequestMemoryRead+0x1c4>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8005f96:	893b      	ldrh	r3, [r7, #8]
 8005f98:	b2da      	uxtb	r2, r3
 8005f9a:	68fb      	ldr	r3, [r7, #12]
 8005f9c:	681b      	ldr	r3, [r3, #0]
 8005f9e:	611a      	str	r2, [r3, #16]
  }

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8005fa0:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8005fa2:	6a39      	ldr	r1, [r7, #32]
 8005fa4:	68f8      	ldr	r0, [r7, #12]
 8005fa6:	f000 f967 	bl	8006278 <I2C_WaitOnTXEFlagUntilTimeout>
 8005faa:	4603      	mov	r3, r0
 8005fac:	2b00      	cmp	r3, #0
 8005fae:	d00d      	beq.n	8005fcc <I2C_RequestMemoryRead+0x158>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8005fb0:	68fb      	ldr	r3, [r7, #12]
 8005fb2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005fb4:	2b04      	cmp	r3, #4
 8005fb6:	d107      	bne.n	8005fc8 <I2C_RequestMemoryRead+0x154>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8005fb8:	68fb      	ldr	r3, [r7, #12]
 8005fba:	681b      	ldr	r3, [r3, #0]
 8005fbc:	681a      	ldr	r2, [r3, #0]
 8005fbe:	68fb      	ldr	r3, [r7, #12]
 8005fc0:	681b      	ldr	r3, [r3, #0]
 8005fc2:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8005fc6:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 8005fc8:	2301      	movs	r3, #1
 8005fca:	e035      	b.n	8006038 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Generate Restart */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8005fcc:	68fb      	ldr	r3, [r7, #12]
 8005fce:	681b      	ldr	r3, [r3, #0]
 8005fd0:	681a      	ldr	r2, [r3, #0]
 8005fd2:	68fb      	ldr	r3, [r7, #12]
 8005fd4:	681b      	ldr	r3, [r3, #0]
 8005fd6:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8005fda:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8005fdc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005fde:	9300      	str	r3, [sp, #0]
 8005fe0:	6a3b      	ldr	r3, [r7, #32]
 8005fe2:	2200      	movs	r2, #0
 8005fe4:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 8005fe8:	68f8      	ldr	r0, [r7, #12]
 8005fea:	f000 f82b 	bl	8006044 <I2C_WaitOnFlagUntilTimeout>
 8005fee:	4603      	mov	r3, r0
 8005ff0:	2b00      	cmp	r3, #0
 8005ff2:	d00d      	beq.n	8006010 <I2C_RequestMemoryRead+0x19c>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8005ff4:	68fb      	ldr	r3, [r7, #12]
 8005ff6:	681b      	ldr	r3, [r3, #0]
 8005ff8:	681b      	ldr	r3, [r3, #0]
 8005ffa:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005ffe:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8006002:	d103      	bne.n	800600c <I2C_RequestMemoryRead+0x198>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8006004:	68fb      	ldr	r3, [r7, #12]
 8006006:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800600a:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 800600c:	2303      	movs	r3, #3
 800600e:	e013      	b.n	8006038 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_READ(DevAddress);
 8006010:	897b      	ldrh	r3, [r7, #10]
 8006012:	b2db      	uxtb	r3, r3
 8006014:	f043 0301 	orr.w	r3, r3, #1
 8006018:	b2da      	uxtb	r2, r3
 800601a:	68fb      	ldr	r3, [r7, #12]
 800601c:	681b      	ldr	r3, [r3, #0]
 800601e:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8006020:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006022:	6a3a      	ldr	r2, [r7, #32]
 8006024:	4906      	ldr	r1, [pc, #24]	@ (8006040 <I2C_RequestMemoryRead+0x1cc>)
 8006026:	68f8      	ldr	r0, [r7, #12]
 8006028:	f000 f886 	bl	8006138 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 800602c:	4603      	mov	r3, r0
 800602e:	2b00      	cmp	r3, #0
 8006030:	d001      	beq.n	8006036 <I2C_RequestMemoryRead+0x1c2>
  {
    return HAL_ERROR;
 8006032:	2301      	movs	r3, #1
 8006034:	e000      	b.n	8006038 <I2C_RequestMemoryRead+0x1c4>
  }

  return HAL_OK;
 8006036:	2300      	movs	r3, #0
}
 8006038:	4618      	mov	r0, r3
 800603a:	3718      	adds	r7, #24
 800603c:	46bd      	mov	sp, r7
 800603e:	bd80      	pop	{r7, pc}
 8006040:	00010002 	.word	0x00010002

08006044 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 8006044:	b580      	push	{r7, lr}
 8006046:	b084      	sub	sp, #16
 8006048:	af00      	add	r7, sp, #0
 800604a:	60f8      	str	r0, [r7, #12]
 800604c:	60b9      	str	r1, [r7, #8]
 800604e:	603b      	str	r3, [r7, #0]
 8006050:	4613      	mov	r3, r2
 8006052:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8006054:	e048      	b.n	80060e8 <I2C_WaitOnFlagUntilTimeout+0xa4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8006056:	683b      	ldr	r3, [r7, #0]
 8006058:	f1b3 3fff 	cmp.w	r3, #4294967295
 800605c:	d044      	beq.n	80060e8 <I2C_WaitOnFlagUntilTimeout+0xa4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800605e:	f7fc fccd 	bl	80029fc <HAL_GetTick>
 8006062:	4602      	mov	r2, r0
 8006064:	69bb      	ldr	r3, [r7, #24]
 8006066:	1ad3      	subs	r3, r2, r3
 8006068:	683a      	ldr	r2, [r7, #0]
 800606a:	429a      	cmp	r2, r3
 800606c:	d302      	bcc.n	8006074 <I2C_WaitOnFlagUntilTimeout+0x30>
 800606e:	683b      	ldr	r3, [r7, #0]
 8006070:	2b00      	cmp	r3, #0
 8006072:	d139      	bne.n	80060e8 <I2C_WaitOnFlagUntilTimeout+0xa4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 8006074:	68bb      	ldr	r3, [r7, #8]
 8006076:	0c1b      	lsrs	r3, r3, #16
 8006078:	b2db      	uxtb	r3, r3
 800607a:	2b01      	cmp	r3, #1
 800607c:	d10d      	bne.n	800609a <I2C_WaitOnFlagUntilTimeout+0x56>
 800607e:	68fb      	ldr	r3, [r7, #12]
 8006080:	681b      	ldr	r3, [r3, #0]
 8006082:	695b      	ldr	r3, [r3, #20]
 8006084:	43da      	mvns	r2, r3
 8006086:	68bb      	ldr	r3, [r7, #8]
 8006088:	4013      	ands	r3, r2
 800608a:	b29b      	uxth	r3, r3
 800608c:	2b00      	cmp	r3, #0
 800608e:	bf0c      	ite	eq
 8006090:	2301      	moveq	r3, #1
 8006092:	2300      	movne	r3, #0
 8006094:	b2db      	uxtb	r3, r3
 8006096:	461a      	mov	r2, r3
 8006098:	e00c      	b.n	80060b4 <I2C_WaitOnFlagUntilTimeout+0x70>
 800609a:	68fb      	ldr	r3, [r7, #12]
 800609c:	681b      	ldr	r3, [r3, #0]
 800609e:	699b      	ldr	r3, [r3, #24]
 80060a0:	43da      	mvns	r2, r3
 80060a2:	68bb      	ldr	r3, [r7, #8]
 80060a4:	4013      	ands	r3, r2
 80060a6:	b29b      	uxth	r3, r3
 80060a8:	2b00      	cmp	r3, #0
 80060aa:	bf0c      	ite	eq
 80060ac:	2301      	moveq	r3, #1
 80060ae:	2300      	movne	r3, #0
 80060b0:	b2db      	uxtb	r3, r3
 80060b2:	461a      	mov	r2, r3
 80060b4:	79fb      	ldrb	r3, [r7, #7]
 80060b6:	429a      	cmp	r2, r3
 80060b8:	d116      	bne.n	80060e8 <I2C_WaitOnFlagUntilTimeout+0xa4>
        {
          hi2c->PreviousState     = I2C_STATE_NONE;
 80060ba:	68fb      	ldr	r3, [r7, #12]
 80060bc:	2200      	movs	r2, #0
 80060be:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State             = HAL_I2C_STATE_READY;
 80060c0:	68fb      	ldr	r3, [r7, #12]
 80060c2:	2220      	movs	r2, #32
 80060c4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode              = HAL_I2C_MODE_NONE;
 80060c8:	68fb      	ldr	r3, [r7, #12]
 80060ca:	2200      	movs	r2, #0
 80060cc:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 80060d0:	68fb      	ldr	r3, [r7, #12]
 80060d2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80060d4:	f043 0220 	orr.w	r2, r3, #32
 80060d8:	68fb      	ldr	r3, [r7, #12]
 80060da:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 80060dc:	68fb      	ldr	r3, [r7, #12]
 80060de:	2200      	movs	r2, #0
 80060e0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 80060e4:	2301      	movs	r3, #1
 80060e6:	e023      	b.n	8006130 <I2C_WaitOnFlagUntilTimeout+0xec>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 80060e8:	68bb      	ldr	r3, [r7, #8]
 80060ea:	0c1b      	lsrs	r3, r3, #16
 80060ec:	b2db      	uxtb	r3, r3
 80060ee:	2b01      	cmp	r3, #1
 80060f0:	d10d      	bne.n	800610e <I2C_WaitOnFlagUntilTimeout+0xca>
 80060f2:	68fb      	ldr	r3, [r7, #12]
 80060f4:	681b      	ldr	r3, [r3, #0]
 80060f6:	695b      	ldr	r3, [r3, #20]
 80060f8:	43da      	mvns	r2, r3
 80060fa:	68bb      	ldr	r3, [r7, #8]
 80060fc:	4013      	ands	r3, r2
 80060fe:	b29b      	uxth	r3, r3
 8006100:	2b00      	cmp	r3, #0
 8006102:	bf0c      	ite	eq
 8006104:	2301      	moveq	r3, #1
 8006106:	2300      	movne	r3, #0
 8006108:	b2db      	uxtb	r3, r3
 800610a:	461a      	mov	r2, r3
 800610c:	e00c      	b.n	8006128 <I2C_WaitOnFlagUntilTimeout+0xe4>
 800610e:	68fb      	ldr	r3, [r7, #12]
 8006110:	681b      	ldr	r3, [r3, #0]
 8006112:	699b      	ldr	r3, [r3, #24]
 8006114:	43da      	mvns	r2, r3
 8006116:	68bb      	ldr	r3, [r7, #8]
 8006118:	4013      	ands	r3, r2
 800611a:	b29b      	uxth	r3, r3
 800611c:	2b00      	cmp	r3, #0
 800611e:	bf0c      	ite	eq
 8006120:	2301      	moveq	r3, #1
 8006122:	2300      	movne	r3, #0
 8006124:	b2db      	uxtb	r3, r3
 8006126:	461a      	mov	r2, r3
 8006128:	79fb      	ldrb	r3, [r7, #7]
 800612a:	429a      	cmp	r2, r3
 800612c:	d093      	beq.n	8006056 <I2C_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 800612e:	2300      	movs	r3, #0
}
 8006130:	4618      	mov	r0, r3
 8006132:	3710      	adds	r7, #16
 8006134:	46bd      	mov	sp, r7
 8006136:	bd80      	pop	{r7, pc}

08006138 <I2C_WaitOnMasterAddressFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
{
 8006138:	b580      	push	{r7, lr}
 800613a:	b084      	sub	sp, #16
 800613c:	af00      	add	r7, sp, #0
 800613e:	60f8      	str	r0, [r7, #12]
 8006140:	60b9      	str	r1, [r7, #8]
 8006142:	607a      	str	r2, [r7, #4]
 8006144:	603b      	str	r3, [r7, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8006146:	e071      	b.n	800622c <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8006148:	68fb      	ldr	r3, [r7, #12]
 800614a:	681b      	ldr	r3, [r3, #0]
 800614c:	695b      	ldr	r3, [r3, #20]
 800614e:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8006152:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8006156:	d123      	bne.n	80061a0 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x68>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8006158:	68fb      	ldr	r3, [r7, #12]
 800615a:	681b      	ldr	r3, [r3, #0]
 800615c:	681a      	ldr	r2, [r3, #0]
 800615e:	68fb      	ldr	r3, [r7, #12]
 8006160:	681b      	ldr	r3, [r3, #0]
 8006162:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8006166:	601a      	str	r2, [r3, #0]

      /* Clear AF Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8006168:	68fb      	ldr	r3, [r7, #12]
 800616a:	681b      	ldr	r3, [r3, #0]
 800616c:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 8006170:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 8006172:	68fb      	ldr	r3, [r7, #12]
 8006174:	2200      	movs	r2, #0
 8006176:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8006178:	68fb      	ldr	r3, [r7, #12]
 800617a:	2220      	movs	r2, #32
 800617c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8006180:	68fb      	ldr	r3, [r7, #12]
 8006182:	2200      	movs	r2, #0
 8006184:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8006188:	68fb      	ldr	r3, [r7, #12]
 800618a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800618c:	f043 0204 	orr.w	r2, r3, #4
 8006190:	68fb      	ldr	r3, [r7, #12]
 8006192:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8006194:	68fb      	ldr	r3, [r7, #12]
 8006196:	2200      	movs	r2, #0
 8006198:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

      return HAL_ERROR;
 800619c:	2301      	movs	r3, #1
 800619e:	e067      	b.n	8006270 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80061a0:	687b      	ldr	r3, [r7, #4]
 80061a2:	f1b3 3fff 	cmp.w	r3, #4294967295
 80061a6:	d041      	beq.n	800622c <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80061a8:	f7fc fc28 	bl	80029fc <HAL_GetTick>
 80061ac:	4602      	mov	r2, r0
 80061ae:	683b      	ldr	r3, [r7, #0]
 80061b0:	1ad3      	subs	r3, r2, r3
 80061b2:	687a      	ldr	r2, [r7, #4]
 80061b4:	429a      	cmp	r2, r3
 80061b6:	d302      	bcc.n	80061be <I2C_WaitOnMasterAddressFlagUntilTimeout+0x86>
 80061b8:	687b      	ldr	r3, [r7, #4]
 80061ba:	2b00      	cmp	r3, #0
 80061bc:	d136      	bne.n	800622c <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET))
 80061be:	68bb      	ldr	r3, [r7, #8]
 80061c0:	0c1b      	lsrs	r3, r3, #16
 80061c2:	b2db      	uxtb	r3, r3
 80061c4:	2b01      	cmp	r3, #1
 80061c6:	d10c      	bne.n	80061e2 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xaa>
 80061c8:	68fb      	ldr	r3, [r7, #12]
 80061ca:	681b      	ldr	r3, [r3, #0]
 80061cc:	695b      	ldr	r3, [r3, #20]
 80061ce:	43da      	mvns	r2, r3
 80061d0:	68bb      	ldr	r3, [r7, #8]
 80061d2:	4013      	ands	r3, r2
 80061d4:	b29b      	uxth	r3, r3
 80061d6:	2b00      	cmp	r3, #0
 80061d8:	bf14      	ite	ne
 80061da:	2301      	movne	r3, #1
 80061dc:	2300      	moveq	r3, #0
 80061de:	b2db      	uxtb	r3, r3
 80061e0:	e00b      	b.n	80061fa <I2C_WaitOnMasterAddressFlagUntilTimeout+0xc2>
 80061e2:	68fb      	ldr	r3, [r7, #12]
 80061e4:	681b      	ldr	r3, [r3, #0]
 80061e6:	699b      	ldr	r3, [r3, #24]
 80061e8:	43da      	mvns	r2, r3
 80061ea:	68bb      	ldr	r3, [r7, #8]
 80061ec:	4013      	ands	r3, r2
 80061ee:	b29b      	uxth	r3, r3
 80061f0:	2b00      	cmp	r3, #0
 80061f2:	bf14      	ite	ne
 80061f4:	2301      	movne	r3, #1
 80061f6:	2300      	moveq	r3, #0
 80061f8:	b2db      	uxtb	r3, r3
 80061fa:	2b00      	cmp	r3, #0
 80061fc:	d016      	beq.n	800622c <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 80061fe:	68fb      	ldr	r3, [r7, #12]
 8006200:	2200      	movs	r2, #0
 8006202:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8006204:	68fb      	ldr	r3, [r7, #12]
 8006206:	2220      	movs	r2, #32
 8006208:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 800620c:	68fb      	ldr	r3, [r7, #12]
 800620e:	2200      	movs	r2, #0
 8006210:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8006214:	68fb      	ldr	r3, [r7, #12]
 8006216:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006218:	f043 0220 	orr.w	r2, r3, #32
 800621c:	68fb      	ldr	r3, [r7, #12]
 800621e:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8006220:	68fb      	ldr	r3, [r7, #12]
 8006222:	2200      	movs	r2, #0
 8006224:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8006228:	2301      	movs	r3, #1
 800622a:	e021      	b.n	8006270 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 800622c:	68bb      	ldr	r3, [r7, #8]
 800622e:	0c1b      	lsrs	r3, r3, #16
 8006230:	b2db      	uxtb	r3, r3
 8006232:	2b01      	cmp	r3, #1
 8006234:	d10c      	bne.n	8006250 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x118>
 8006236:	68fb      	ldr	r3, [r7, #12]
 8006238:	681b      	ldr	r3, [r3, #0]
 800623a:	695b      	ldr	r3, [r3, #20]
 800623c:	43da      	mvns	r2, r3
 800623e:	68bb      	ldr	r3, [r7, #8]
 8006240:	4013      	ands	r3, r2
 8006242:	b29b      	uxth	r3, r3
 8006244:	2b00      	cmp	r3, #0
 8006246:	bf14      	ite	ne
 8006248:	2301      	movne	r3, #1
 800624a:	2300      	moveq	r3, #0
 800624c:	b2db      	uxtb	r3, r3
 800624e:	e00b      	b.n	8006268 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x130>
 8006250:	68fb      	ldr	r3, [r7, #12]
 8006252:	681b      	ldr	r3, [r3, #0]
 8006254:	699b      	ldr	r3, [r3, #24]
 8006256:	43da      	mvns	r2, r3
 8006258:	68bb      	ldr	r3, [r7, #8]
 800625a:	4013      	ands	r3, r2
 800625c:	b29b      	uxth	r3, r3
 800625e:	2b00      	cmp	r3, #0
 8006260:	bf14      	ite	ne
 8006262:	2301      	movne	r3, #1
 8006264:	2300      	moveq	r3, #0
 8006266:	b2db      	uxtb	r3, r3
 8006268:	2b00      	cmp	r3, #0
 800626a:	f47f af6d 	bne.w	8006148 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
        }
      }
    }
  }
  return HAL_OK;
 800626e:	2300      	movs	r3, #0
}
 8006270:	4618      	mov	r0, r3
 8006272:	3710      	adds	r7, #16
 8006274:	46bd      	mov	sp, r7
 8006276:	bd80      	pop	{r7, pc}

08006278 <I2C_WaitOnTXEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8006278:	b580      	push	{r7, lr}
 800627a:	b084      	sub	sp, #16
 800627c:	af00      	add	r7, sp, #0
 800627e:	60f8      	str	r0, [r7, #12]
 8006280:	60b9      	str	r1, [r7, #8]
 8006282:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8006284:	e034      	b.n	80062f0 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8006286:	68f8      	ldr	r0, [r7, #12]
 8006288:	f000 f8e3 	bl	8006452 <I2C_IsAcknowledgeFailed>
 800628c:	4603      	mov	r3, r0
 800628e:	2b00      	cmp	r3, #0
 8006290:	d001      	beq.n	8006296 <I2C_WaitOnTXEFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8006292:	2301      	movs	r3, #1
 8006294:	e034      	b.n	8006300 <I2C_WaitOnTXEFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8006296:	68bb      	ldr	r3, [r7, #8]
 8006298:	f1b3 3fff 	cmp.w	r3, #4294967295
 800629c:	d028      	beq.n	80062f0 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800629e:	f7fc fbad 	bl	80029fc <HAL_GetTick>
 80062a2:	4602      	mov	r2, r0
 80062a4:	687b      	ldr	r3, [r7, #4]
 80062a6:	1ad3      	subs	r3, r2, r3
 80062a8:	68ba      	ldr	r2, [r7, #8]
 80062aa:	429a      	cmp	r2, r3
 80062ac:	d302      	bcc.n	80062b4 <I2C_WaitOnTXEFlagUntilTimeout+0x3c>
 80062ae:	68bb      	ldr	r3, [r7, #8]
 80062b0:	2b00      	cmp	r3, #0
 80062b2:	d11d      	bne.n	80062f0 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET))
 80062b4:	68fb      	ldr	r3, [r7, #12]
 80062b6:	681b      	ldr	r3, [r3, #0]
 80062b8:	695b      	ldr	r3, [r3, #20]
 80062ba:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80062be:	2b80      	cmp	r3, #128	@ 0x80
 80062c0:	d016      	beq.n	80062f0 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 80062c2:	68fb      	ldr	r3, [r7, #12]
 80062c4:	2200      	movs	r2, #0
 80062c6:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 80062c8:	68fb      	ldr	r3, [r7, #12]
 80062ca:	2220      	movs	r2, #32
 80062cc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 80062d0:	68fb      	ldr	r3, [r7, #12]
 80062d2:	2200      	movs	r2, #0
 80062d4:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 80062d8:	68fb      	ldr	r3, [r7, #12]
 80062da:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80062dc:	f043 0220 	orr.w	r2, r3, #32
 80062e0:	68fb      	ldr	r3, [r7, #12]
 80062e2:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 80062e4:	68fb      	ldr	r3, [r7, #12]
 80062e6:	2200      	movs	r2, #0
 80062e8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 80062ec:	2301      	movs	r3, #1
 80062ee:	e007      	b.n	8006300 <I2C_WaitOnTXEFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 80062f0:	68fb      	ldr	r3, [r7, #12]
 80062f2:	681b      	ldr	r3, [r3, #0]
 80062f4:	695b      	ldr	r3, [r3, #20]
 80062f6:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80062fa:	2b80      	cmp	r3, #128	@ 0x80
 80062fc:	d1c3      	bne.n	8006286 <I2C_WaitOnTXEFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 80062fe:	2300      	movs	r3, #0
}
 8006300:	4618      	mov	r0, r3
 8006302:	3710      	adds	r7, #16
 8006304:	46bd      	mov	sp, r7
 8006306:	bd80      	pop	{r7, pc}

08006308 <I2C_WaitOnBTFFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnBTFFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8006308:	b580      	push	{r7, lr}
 800630a:	b084      	sub	sp, #16
 800630c:	af00      	add	r7, sp, #0
 800630e:	60f8      	str	r0, [r7, #12]
 8006310:	60b9      	str	r1, [r7, #8]
 8006312:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8006314:	e034      	b.n	8006380 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8006316:	68f8      	ldr	r0, [r7, #12]
 8006318:	f000 f89b 	bl	8006452 <I2C_IsAcknowledgeFailed>
 800631c:	4603      	mov	r3, r0
 800631e:	2b00      	cmp	r3, #0
 8006320:	d001      	beq.n	8006326 <I2C_WaitOnBTFFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8006322:	2301      	movs	r3, #1
 8006324:	e034      	b.n	8006390 <I2C_WaitOnBTFFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8006326:	68bb      	ldr	r3, [r7, #8]
 8006328:	f1b3 3fff 	cmp.w	r3, #4294967295
 800632c:	d028      	beq.n	8006380 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800632e:	f7fc fb65 	bl	80029fc <HAL_GetTick>
 8006332:	4602      	mov	r2, r0
 8006334:	687b      	ldr	r3, [r7, #4]
 8006336:	1ad3      	subs	r3, r2, r3
 8006338:	68ba      	ldr	r2, [r7, #8]
 800633a:	429a      	cmp	r2, r3
 800633c:	d302      	bcc.n	8006344 <I2C_WaitOnBTFFlagUntilTimeout+0x3c>
 800633e:	68bb      	ldr	r3, [r7, #8]
 8006340:	2b00      	cmp	r3, #0
 8006342:	d11d      	bne.n	8006380 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET))
 8006344:	68fb      	ldr	r3, [r7, #12]
 8006346:	681b      	ldr	r3, [r3, #0]
 8006348:	695b      	ldr	r3, [r3, #20]
 800634a:	f003 0304 	and.w	r3, r3, #4
 800634e:	2b04      	cmp	r3, #4
 8006350:	d016      	beq.n	8006380 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 8006352:	68fb      	ldr	r3, [r7, #12]
 8006354:	2200      	movs	r2, #0
 8006356:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8006358:	68fb      	ldr	r3, [r7, #12]
 800635a:	2220      	movs	r2, #32
 800635c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8006360:	68fb      	ldr	r3, [r7, #12]
 8006362:	2200      	movs	r2, #0
 8006364:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8006368:	68fb      	ldr	r3, [r7, #12]
 800636a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800636c:	f043 0220 	orr.w	r2, r3, #32
 8006370:	68fb      	ldr	r3, [r7, #12]
 8006372:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8006374:	68fb      	ldr	r3, [r7, #12]
 8006376:	2200      	movs	r2, #0
 8006378:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 800637c:	2301      	movs	r3, #1
 800637e:	e007      	b.n	8006390 <I2C_WaitOnBTFFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8006380:	68fb      	ldr	r3, [r7, #12]
 8006382:	681b      	ldr	r3, [r3, #0]
 8006384:	695b      	ldr	r3, [r3, #20]
 8006386:	f003 0304 	and.w	r3, r3, #4
 800638a:	2b04      	cmp	r3, #4
 800638c:	d1c3      	bne.n	8006316 <I2C_WaitOnBTFFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 800638e:	2300      	movs	r3, #0
}
 8006390:	4618      	mov	r0, r3
 8006392:	3710      	adds	r7, #16
 8006394:	46bd      	mov	sp, r7
 8006396:	bd80      	pop	{r7, pc}

08006398 <I2C_WaitOnRXNEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnRXNEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8006398:	b580      	push	{r7, lr}
 800639a:	b084      	sub	sp, #16
 800639c:	af00      	add	r7, sp, #0
 800639e:	60f8      	str	r0, [r7, #12]
 80063a0:	60b9      	str	r1, [r7, #8]
 80063a2:	607a      	str	r2, [r7, #4]

  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 80063a4:	e049      	b.n	800643a <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
  {
    /* Check if a STOPF is detected */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET)
 80063a6:	68fb      	ldr	r3, [r7, #12]
 80063a8:	681b      	ldr	r3, [r3, #0]
 80063aa:	695b      	ldr	r3, [r3, #20]
 80063ac:	f003 0310 	and.w	r3, r3, #16
 80063b0:	2b10      	cmp	r3, #16
 80063b2:	d119      	bne.n	80063e8 <I2C_WaitOnRXNEFlagUntilTimeout+0x50>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 80063b4:	68fb      	ldr	r3, [r7, #12]
 80063b6:	681b      	ldr	r3, [r3, #0]
 80063b8:	f06f 0210 	mvn.w	r2, #16
 80063bc:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 80063be:	68fb      	ldr	r3, [r7, #12]
 80063c0:	2200      	movs	r2, #0
 80063c2:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 80063c4:	68fb      	ldr	r3, [r7, #12]
 80063c6:	2220      	movs	r2, #32
 80063c8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 80063cc:	68fb      	ldr	r3, [r7, #12]
 80063ce:	2200      	movs	r2, #0
 80063d0:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_NONE;
 80063d4:	68fb      	ldr	r3, [r7, #12]
 80063d6:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 80063d8:	68fb      	ldr	r3, [r7, #12]
 80063da:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 80063dc:	68fb      	ldr	r3, [r7, #12]
 80063de:	2200      	movs	r2, #0
 80063e0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

      return HAL_ERROR;
 80063e4:	2301      	movs	r3, #1
 80063e6:	e030      	b.n	800644a <I2C_WaitOnRXNEFlagUntilTimeout+0xb2>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80063e8:	f7fc fb08 	bl	80029fc <HAL_GetTick>
 80063ec:	4602      	mov	r2, r0
 80063ee:	687b      	ldr	r3, [r7, #4]
 80063f0:	1ad3      	subs	r3, r2, r3
 80063f2:	68ba      	ldr	r2, [r7, #8]
 80063f4:	429a      	cmp	r2, r3
 80063f6:	d302      	bcc.n	80063fe <I2C_WaitOnRXNEFlagUntilTimeout+0x66>
 80063f8:	68bb      	ldr	r3, [r7, #8]
 80063fa:	2b00      	cmp	r3, #0
 80063fc:	d11d      	bne.n	800643a <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
    {
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET))
 80063fe:	68fb      	ldr	r3, [r7, #12]
 8006400:	681b      	ldr	r3, [r3, #0]
 8006402:	695b      	ldr	r3, [r3, #20]
 8006404:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006408:	2b40      	cmp	r3, #64	@ 0x40
 800640a:	d016      	beq.n	800643a <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 800640c:	68fb      	ldr	r3, [r7, #12]
 800640e:	2200      	movs	r2, #0
 8006410:	631a      	str	r2, [r3, #48]	@ 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8006412:	68fb      	ldr	r3, [r7, #12]
 8006414:	2220      	movs	r2, #32
 8006416:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 800641a:	68fb      	ldr	r3, [r7, #12]
 800641c:	2200      	movs	r2, #0
 800641e:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8006422:	68fb      	ldr	r3, [r7, #12]
 8006424:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006426:	f043 0220 	orr.w	r2, r3, #32
 800642a:	68fb      	ldr	r3, [r7, #12]
 800642c:	641a      	str	r2, [r3, #64]	@ 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 800642e:	68fb      	ldr	r3, [r7, #12]
 8006430:	2200      	movs	r2, #0
 8006432:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

        return HAL_ERROR;
 8006436:	2301      	movs	r3, #1
 8006438:	e007      	b.n	800644a <I2C_WaitOnRXNEFlagUntilTimeout+0xb2>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 800643a:	68fb      	ldr	r3, [r7, #12]
 800643c:	681b      	ldr	r3, [r3, #0]
 800643e:	695b      	ldr	r3, [r3, #20]
 8006440:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006444:	2b40      	cmp	r3, #64	@ 0x40
 8006446:	d1ae      	bne.n	80063a6 <I2C_WaitOnRXNEFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8006448:	2300      	movs	r3, #0
}
 800644a:	4618      	mov	r0, r3
 800644c:	3710      	adds	r7, #16
 800644e:	46bd      	mov	sp, r7
 8006450:	bd80      	pop	{r7, pc}

08006452 <I2C_IsAcknowledgeFailed>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
 8006452:	b480      	push	{r7}
 8006454:	b083      	sub	sp, #12
 8006456:	af00      	add	r7, sp, #0
 8006458:	6078      	str	r0, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 800645a:	687b      	ldr	r3, [r7, #4]
 800645c:	681b      	ldr	r3, [r3, #0]
 800645e:	695b      	ldr	r3, [r3, #20]
 8006460:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8006464:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8006468:	d11b      	bne.n	80064a2 <I2C_IsAcknowledgeFailed+0x50>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800646a:	687b      	ldr	r3, [r7, #4]
 800646c:	681b      	ldr	r3, [r3, #0]
 800646e:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 8006472:	615a      	str	r2, [r3, #20]

    hi2c->PreviousState       = I2C_STATE_NONE;
 8006474:	687b      	ldr	r3, [r7, #4]
 8006476:	2200      	movs	r2, #0
 8006478:	631a      	str	r2, [r3, #48]	@ 0x30
    hi2c->State               = HAL_I2C_STATE_READY;
 800647a:	687b      	ldr	r3, [r7, #4]
 800647c:	2220      	movs	r2, #32
 800647e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode                = HAL_I2C_MODE_NONE;
 8006482:	687b      	ldr	r3, [r7, #4]
 8006484:	2200      	movs	r2, #0
 8006486:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 800648a:	687b      	ldr	r3, [r7, #4]
 800648c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800648e:	f043 0204 	orr.w	r2, r3, #4
 8006492:	687b      	ldr	r3, [r7, #4]
 8006494:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8006496:	687b      	ldr	r3, [r7, #4]
 8006498:	2200      	movs	r2, #0
 800649a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_ERROR;
 800649e:	2301      	movs	r3, #1
 80064a0:	e000      	b.n	80064a4 <I2C_IsAcknowledgeFailed+0x52>
  }
  return HAL_OK;
 80064a2:	2300      	movs	r3, #0
}
 80064a4:	4618      	mov	r0, r3
 80064a6:	370c      	adds	r7, #12
 80064a8:	46bd      	mov	sp, r7
 80064aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80064ae:	4770      	bx	lr

080064b0 <HAL_I2S_Init>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2S_Init(I2S_HandleTypeDef *hi2s)
{
 80064b0:	b580      	push	{r7, lr}
 80064b2:	b088      	sub	sp, #32
 80064b4:	af00      	add	r7, sp, #0
 80064b6:	6078      	str	r0, [r7, #4]
#if defined (SPI_I2S_FULLDUPLEX_SUPPORT)
  uint16_t tmpreg;
#endif

  /* Check the I2S handle allocation */
  if (hi2s == NULL)
 80064b8:	687b      	ldr	r3, [r7, #4]
 80064ba:	2b00      	cmp	r3, #0
 80064bc:	d101      	bne.n	80064c2 <HAL_I2S_Init+0x12>
  {
    return HAL_ERROR;
 80064be:	2301      	movs	r3, #1
 80064c0:	e128      	b.n	8006714 <HAL_I2S_Init+0x264>
  assert_param(IS_I2S_MCLK_OUTPUT(hi2s->Init.MCLKOutput));
  assert_param(IS_I2S_AUDIO_FREQ(hi2s->Init.AudioFreq));
  assert_param(IS_I2S_CPOL(hi2s->Init.CPOL));
  assert_param(IS_I2S_CLOCKSOURCE(hi2s->Init.ClockSource));

  if (hi2s->State == HAL_I2S_STATE_RESET)
 80064c2:	687b      	ldr	r3, [r7, #4]
 80064c4:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80064c8:	b2db      	uxtb	r3, r3
 80064ca:	2b00      	cmp	r3, #0
 80064cc:	d109      	bne.n	80064e2 <HAL_I2S_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hi2s->Lock = HAL_UNLOCKED;
 80064ce:	687b      	ldr	r3, [r7, #4]
 80064d0:	2200      	movs	r2, #0
 80064d2:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Initialize Default I2S IrqHandler ISR */
    hi2s->IrqHandlerISR = I2S_IRQHandler;
 80064d6:	687b      	ldr	r3, [r7, #4]
 80064d8:	4a90      	ldr	r2, [pc, #576]	@ (800671c <HAL_I2S_Init+0x26c>)
 80064da:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hi2s->MspInitCallback(hi2s);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2S_MspInit(hi2s);
 80064dc:	6878      	ldr	r0, [r7, #4]
 80064de:	f7fc f85b 	bl	8002598 <HAL_I2S_MspInit>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
  }

  hi2s->State = HAL_I2S_STATE_BUSY;
 80064e2:	687b      	ldr	r3, [r7, #4]
 80064e4:	2202      	movs	r2, #2
 80064e6:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /*----------------------- SPIx I2SCFGR & I2SPR Configuration ----------------*/
  /* Clear I2SMOD, I2SE, I2SCFG, PCMSYNC, I2SSTD, CKPOL, DATLEN and CHLEN bits */
  CLEAR_BIT(hi2s->Instance->I2SCFGR, (SPI_I2SCFGR_CHLEN | SPI_I2SCFGR_DATLEN | SPI_I2SCFGR_CKPOL | \
 80064ea:	687b      	ldr	r3, [r7, #4]
 80064ec:	681b      	ldr	r3, [r3, #0]
 80064ee:	69db      	ldr	r3, [r3, #28]
 80064f0:	687a      	ldr	r2, [r7, #4]
 80064f2:	6812      	ldr	r2, [r2, #0]
 80064f4:	f423 637b 	bic.w	r3, r3, #4016	@ 0xfb0
 80064f8:	f023 030f 	bic.w	r3, r3, #15
 80064fc:	61d3      	str	r3, [r2, #28]
                                      SPI_I2SCFGR_I2SSTD | SPI_I2SCFGR_PCMSYNC | SPI_I2SCFGR_I2SCFG | \
                                      SPI_I2SCFGR_I2SE | SPI_I2SCFGR_I2SMOD));
  hi2s->Instance->I2SPR = 0x0002U;
 80064fe:	687b      	ldr	r3, [r7, #4]
 8006500:	681b      	ldr	r3, [r3, #0]
 8006502:	2202      	movs	r2, #2
 8006504:	621a      	str	r2, [r3, #32]

  /*----------------------- I2SPR: I2SDIV and ODD Calculation -----------------*/
  /* If the requested audio frequency is not the default, compute the prescaler */
  if (hi2s->Init.AudioFreq != I2S_AUDIOFREQ_DEFAULT)
 8006506:	687b      	ldr	r3, [r7, #4]
 8006508:	695b      	ldr	r3, [r3, #20]
 800650a:	2b02      	cmp	r3, #2
 800650c:	d060      	beq.n	80065d0 <HAL_I2S_Init+0x120>
  {
    /* Check the frame length (For the Prescaler computing) ********************/
    if (hi2s->Init.DataFormat == I2S_DATAFORMAT_16B)
 800650e:	687b      	ldr	r3, [r7, #4]
 8006510:	68db      	ldr	r3, [r3, #12]
 8006512:	2b00      	cmp	r3, #0
 8006514:	d102      	bne.n	800651c <HAL_I2S_Init+0x6c>
    {
      /* Packet length is 16 bits */
      packetlength = 16U;
 8006516:	2310      	movs	r3, #16
 8006518:	617b      	str	r3, [r7, #20]
 800651a:	e001      	b.n	8006520 <HAL_I2S_Init+0x70>
    }
    else
    {
      /* Packet length is 32 bits */
      packetlength = 32U;
 800651c:	2320      	movs	r3, #32
 800651e:	617b      	str	r3, [r7, #20]
    }

    /* I2S standard */
    if (hi2s->Init.Standard <= I2S_STANDARD_LSB)
 8006520:	687b      	ldr	r3, [r7, #4]
 8006522:	689b      	ldr	r3, [r3, #8]
 8006524:	2b20      	cmp	r3, #32
 8006526:	d802      	bhi.n	800652e <HAL_I2S_Init+0x7e>
    {
      /* In I2S standard packet length is multiplied by 2 */
      packetlength = packetlength * 2U;
 8006528:	697b      	ldr	r3, [r7, #20]
 800652a:	005b      	lsls	r3, r3, #1
 800652c:	617b      	str	r3, [r7, #20]
    else
    {
      i2sclk = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_I2S_APB2);
    }
#else
    i2sclk = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_I2S);
 800652e:	2001      	movs	r0, #1
 8006530:	f001 f9c4 	bl	80078bc <HAL_RCCEx_GetPeriphCLKFreq>
 8006534:	60f8      	str	r0, [r7, #12]
#endif /* I2S_APB1_APB2_FEATURE */

    /* Compute the Real divider depending on the MCLK output state, with a floating point */
    if (hi2s->Init.MCLKOutput == I2S_MCLKOUTPUT_ENABLE)
 8006536:	687b      	ldr	r3, [r7, #4]
 8006538:	691b      	ldr	r3, [r3, #16]
 800653a:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800653e:	d125      	bne.n	800658c <HAL_I2S_Init+0xdc>
    {
      /* MCLK output is enabled */
      if (hi2s->Init.DataFormat != I2S_DATAFORMAT_16B)
 8006540:	687b      	ldr	r3, [r7, #4]
 8006542:	68db      	ldr	r3, [r3, #12]
 8006544:	2b00      	cmp	r3, #0
 8006546:	d010      	beq.n	800656a <HAL_I2S_Init+0xba>
      {
        tmp = (uint32_t)(((((i2sclk / (packetlength * 4U)) * 10U) / hi2s->Init.AudioFreq)) + 5U);
 8006548:	697b      	ldr	r3, [r7, #20]
 800654a:	009b      	lsls	r3, r3, #2
 800654c:	68fa      	ldr	r2, [r7, #12]
 800654e:	fbb2 f2f3 	udiv	r2, r2, r3
 8006552:	4613      	mov	r3, r2
 8006554:	009b      	lsls	r3, r3, #2
 8006556:	4413      	add	r3, r2
 8006558:	005b      	lsls	r3, r3, #1
 800655a:	461a      	mov	r2, r3
 800655c:	687b      	ldr	r3, [r7, #4]
 800655e:	695b      	ldr	r3, [r3, #20]
 8006560:	fbb2 f3f3 	udiv	r3, r2, r3
 8006564:	3305      	adds	r3, #5
 8006566:	613b      	str	r3, [r7, #16]
 8006568:	e01f      	b.n	80065aa <HAL_I2S_Init+0xfa>
      }
      else
      {
        tmp = (uint32_t)(((((i2sclk / (packetlength * 8U)) * 10U) / hi2s->Init.AudioFreq)) + 5U);
 800656a:	697b      	ldr	r3, [r7, #20]
 800656c:	00db      	lsls	r3, r3, #3
 800656e:	68fa      	ldr	r2, [r7, #12]
 8006570:	fbb2 f2f3 	udiv	r2, r2, r3
 8006574:	4613      	mov	r3, r2
 8006576:	009b      	lsls	r3, r3, #2
 8006578:	4413      	add	r3, r2
 800657a:	005b      	lsls	r3, r3, #1
 800657c:	461a      	mov	r2, r3
 800657e:	687b      	ldr	r3, [r7, #4]
 8006580:	695b      	ldr	r3, [r3, #20]
 8006582:	fbb2 f3f3 	udiv	r3, r2, r3
 8006586:	3305      	adds	r3, #5
 8006588:	613b      	str	r3, [r7, #16]
 800658a:	e00e      	b.n	80065aa <HAL_I2S_Init+0xfa>
      }
    }
    else
    {
      /* MCLK output is disabled */
      tmp = (uint32_t)(((((i2sclk / packetlength) * 10U) / hi2s->Init.AudioFreq)) + 5U);
 800658c:	68fa      	ldr	r2, [r7, #12]
 800658e:	697b      	ldr	r3, [r7, #20]
 8006590:	fbb2 f2f3 	udiv	r2, r2, r3
 8006594:	4613      	mov	r3, r2
 8006596:	009b      	lsls	r3, r3, #2
 8006598:	4413      	add	r3, r2
 800659a:	005b      	lsls	r3, r3, #1
 800659c:	461a      	mov	r2, r3
 800659e:	687b      	ldr	r3, [r7, #4]
 80065a0:	695b      	ldr	r3, [r3, #20]
 80065a2:	fbb2 f3f3 	udiv	r3, r2, r3
 80065a6:	3305      	adds	r3, #5
 80065a8:	613b      	str	r3, [r7, #16]
    }

    /* Remove the flatting point */
    tmp = tmp / 10U;
 80065aa:	693b      	ldr	r3, [r7, #16]
 80065ac:	4a5c      	ldr	r2, [pc, #368]	@ (8006720 <HAL_I2S_Init+0x270>)
 80065ae:	fba2 2303 	umull	r2, r3, r2, r3
 80065b2:	08db      	lsrs	r3, r3, #3
 80065b4:	613b      	str	r3, [r7, #16]

    /* Check the parity of the divider */
    i2sodd = (uint32_t)(tmp & (uint32_t)1U);
 80065b6:	693b      	ldr	r3, [r7, #16]
 80065b8:	f003 0301 	and.w	r3, r3, #1
 80065bc:	61bb      	str	r3, [r7, #24]

    /* Compute the i2sdiv prescaler */
    i2sdiv = (uint32_t)((tmp - i2sodd) / 2U);
 80065be:	693a      	ldr	r2, [r7, #16]
 80065c0:	69bb      	ldr	r3, [r7, #24]
 80065c2:	1ad3      	subs	r3, r2, r3
 80065c4:	085b      	lsrs	r3, r3, #1
 80065c6:	61fb      	str	r3, [r7, #28]

    /* Get the Mask for the Odd bit (SPI_I2SPR[8]) register */
    i2sodd = (uint32_t)(i2sodd << 8U);
 80065c8:	69bb      	ldr	r3, [r7, #24]
 80065ca:	021b      	lsls	r3, r3, #8
 80065cc:	61bb      	str	r3, [r7, #24]
 80065ce:	e003      	b.n	80065d8 <HAL_I2S_Init+0x128>
  }
  else
  {
    /* Set the default values */
    i2sdiv = 2U;
 80065d0:	2302      	movs	r3, #2
 80065d2:	61fb      	str	r3, [r7, #28]
    i2sodd = 0U;
 80065d4:	2300      	movs	r3, #0
 80065d6:	61bb      	str	r3, [r7, #24]
  }

  /* Test if the divider is 1 or 0 or greater than 0xFF */
  if ((i2sdiv < 2U) || (i2sdiv > 0xFFU))
 80065d8:	69fb      	ldr	r3, [r7, #28]
 80065da:	2b01      	cmp	r3, #1
 80065dc:	d902      	bls.n	80065e4 <HAL_I2S_Init+0x134>
 80065de:	69fb      	ldr	r3, [r7, #28]
 80065e0:	2bff      	cmp	r3, #255	@ 0xff
 80065e2:	d907      	bls.n	80065f4 <HAL_I2S_Init+0x144>
  {
    /* Set the error code and execute error callback*/
    SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_PRESCALER);
 80065e4:	687b      	ldr	r3, [r7, #4]
 80065e6:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80065e8:	f043 0210 	orr.w	r2, r3, #16
 80065ec:	687b      	ldr	r3, [r7, #4]
 80065ee:	645a      	str	r2, [r3, #68]	@ 0x44
    return  HAL_ERROR;
 80065f0:	2301      	movs	r3, #1
 80065f2:	e08f      	b.n	8006714 <HAL_I2S_Init+0x264>
  }

  /*----------------------- SPIx I2SCFGR & I2SPR Configuration ----------------*/

  /* Write to SPIx I2SPR register the computed value */
  hi2s->Instance->I2SPR = (uint32_t)((uint32_t)i2sdiv | (uint32_t)(i2sodd | (uint32_t)hi2s->Init.MCLKOutput));
 80065f4:	687b      	ldr	r3, [r7, #4]
 80065f6:	691a      	ldr	r2, [r3, #16]
 80065f8:	69bb      	ldr	r3, [r7, #24]
 80065fa:	ea42 0103 	orr.w	r1, r2, r3
 80065fe:	687b      	ldr	r3, [r7, #4]
 8006600:	681b      	ldr	r3, [r3, #0]
 8006602:	69fa      	ldr	r2, [r7, #28]
 8006604:	430a      	orrs	r2, r1
 8006606:	621a      	str	r2, [r3, #32]

  /* Clear I2SMOD, I2SE, I2SCFG, PCMSYNC, I2SSTD, CKPOL, DATLEN and CHLEN bits */
  /* And configure the I2S with the I2S_InitStruct values                      */
  MODIFY_REG(hi2s->Instance->I2SCFGR, (SPI_I2SCFGR_CHLEN | SPI_I2SCFGR_DATLEN | \
 8006608:	687b      	ldr	r3, [r7, #4]
 800660a:	681b      	ldr	r3, [r3, #0]
 800660c:	69db      	ldr	r3, [r3, #28]
 800660e:	f423 637b 	bic.w	r3, r3, #4016	@ 0xfb0
 8006612:	f023 030f 	bic.w	r3, r3, #15
 8006616:	687a      	ldr	r2, [r7, #4]
 8006618:	6851      	ldr	r1, [r2, #4]
 800661a:	687a      	ldr	r2, [r7, #4]
 800661c:	6892      	ldr	r2, [r2, #8]
 800661e:	4311      	orrs	r1, r2
 8006620:	687a      	ldr	r2, [r7, #4]
 8006622:	68d2      	ldr	r2, [r2, #12]
 8006624:	4311      	orrs	r1, r2
 8006626:	687a      	ldr	r2, [r7, #4]
 8006628:	6992      	ldr	r2, [r2, #24]
 800662a:	430a      	orrs	r2, r1
 800662c:	431a      	orrs	r2, r3
 800662e:	687b      	ldr	r3, [r7, #4]
 8006630:	681b      	ldr	r3, [r3, #0]
 8006632:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8006636:	61da      	str	r2, [r3, #28]
#if defined (SPI_I2S_FULLDUPLEX_SUPPORT)

  /* Configure the I2S extended if the full duplex mode is enabled */
  assert_param(IS_I2S_FULLDUPLEX_MODE(hi2s->Init.FullDuplexMode));

  if (hi2s->Init.FullDuplexMode == I2S_FULLDUPLEXMODE_ENABLE)
 8006638:	687b      	ldr	r3, [r7, #4]
 800663a:	6a1b      	ldr	r3, [r3, #32]
 800663c:	2b01      	cmp	r3, #1
 800663e:	d161      	bne.n	8006704 <HAL_I2S_Init+0x254>
  {
    /* Set FullDuplex I2S IrqHandler ISR if FULLDUPLEXMODE is enabled */
    hi2s->IrqHandlerISR = HAL_I2SEx_FullDuplex_IRQHandler;
 8006640:	687b      	ldr	r3, [r7, #4]
 8006642:	4a38      	ldr	r2, [pc, #224]	@ (8006724 <HAL_I2S_Init+0x274>)
 8006644:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Clear I2SMOD, I2SE, I2SCFG, PCMSYNC, I2SSTD, CKPOL, DATLEN and CHLEN bits */
    CLEAR_BIT(I2SxEXT(hi2s->Instance)->I2SCFGR, (SPI_I2SCFGR_CHLEN | SPI_I2SCFGR_DATLEN | SPI_I2SCFGR_CKPOL | \
 8006646:	687b      	ldr	r3, [r7, #4]
 8006648:	681b      	ldr	r3, [r3, #0]
 800664a:	4a37      	ldr	r2, [pc, #220]	@ (8006728 <HAL_I2S_Init+0x278>)
 800664c:	4293      	cmp	r3, r2
 800664e:	d101      	bne.n	8006654 <HAL_I2S_Init+0x1a4>
 8006650:	4b36      	ldr	r3, [pc, #216]	@ (800672c <HAL_I2S_Init+0x27c>)
 8006652:	e001      	b.n	8006658 <HAL_I2S_Init+0x1a8>
 8006654:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8006658:	69db      	ldr	r3, [r3, #28]
 800665a:	687a      	ldr	r2, [r7, #4]
 800665c:	6812      	ldr	r2, [r2, #0]
 800665e:	4932      	ldr	r1, [pc, #200]	@ (8006728 <HAL_I2S_Init+0x278>)
 8006660:	428a      	cmp	r2, r1
 8006662:	d101      	bne.n	8006668 <HAL_I2S_Init+0x1b8>
 8006664:	4a31      	ldr	r2, [pc, #196]	@ (800672c <HAL_I2S_Init+0x27c>)
 8006666:	e001      	b.n	800666c <HAL_I2S_Init+0x1bc>
 8006668:	f04f 2240 	mov.w	r2, #1073758208	@ 0x40004000
 800666c:	f423 637b 	bic.w	r3, r3, #4016	@ 0xfb0
 8006670:	f023 030f 	bic.w	r3, r3, #15
 8006674:	61d3      	str	r3, [r2, #28]
                                                 SPI_I2SCFGR_I2SSTD | SPI_I2SCFGR_PCMSYNC | SPI_I2SCFGR_I2SCFG | \
                                                 SPI_I2SCFGR_I2SE | SPI_I2SCFGR_I2SMOD));
    I2SxEXT(hi2s->Instance)->I2SPR = 2U;
 8006676:	687b      	ldr	r3, [r7, #4]
 8006678:	681b      	ldr	r3, [r3, #0]
 800667a:	4a2b      	ldr	r2, [pc, #172]	@ (8006728 <HAL_I2S_Init+0x278>)
 800667c:	4293      	cmp	r3, r2
 800667e:	d101      	bne.n	8006684 <HAL_I2S_Init+0x1d4>
 8006680:	4b2a      	ldr	r3, [pc, #168]	@ (800672c <HAL_I2S_Init+0x27c>)
 8006682:	e001      	b.n	8006688 <HAL_I2S_Init+0x1d8>
 8006684:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8006688:	2202      	movs	r2, #2
 800668a:	621a      	str	r2, [r3, #32]

    /* Get the I2SCFGR register value */
    tmpreg = I2SxEXT(hi2s->Instance)->I2SCFGR;
 800668c:	687b      	ldr	r3, [r7, #4]
 800668e:	681b      	ldr	r3, [r3, #0]
 8006690:	4a25      	ldr	r2, [pc, #148]	@ (8006728 <HAL_I2S_Init+0x278>)
 8006692:	4293      	cmp	r3, r2
 8006694:	d101      	bne.n	800669a <HAL_I2S_Init+0x1ea>
 8006696:	4b25      	ldr	r3, [pc, #148]	@ (800672c <HAL_I2S_Init+0x27c>)
 8006698:	e001      	b.n	800669e <HAL_I2S_Init+0x1ee>
 800669a:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 800669e:	69db      	ldr	r3, [r3, #28]
 80066a0:	817b      	strh	r3, [r7, #10]

    /* Get the mode to be configured for the extended I2S */
    if ((hi2s->Init.Mode == I2S_MODE_MASTER_TX) || (hi2s->Init.Mode == I2S_MODE_SLAVE_TX))
 80066a2:	687b      	ldr	r3, [r7, #4]
 80066a4:	685b      	ldr	r3, [r3, #4]
 80066a6:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80066aa:	d003      	beq.n	80066b4 <HAL_I2S_Init+0x204>
 80066ac:	687b      	ldr	r3, [r7, #4]
 80066ae:	685b      	ldr	r3, [r3, #4]
 80066b0:	2b00      	cmp	r3, #0
 80066b2:	d103      	bne.n	80066bc <HAL_I2S_Init+0x20c>
    {
      tmp = I2S_MODE_SLAVE_RX;
 80066b4:	f44f 7380 	mov.w	r3, #256	@ 0x100
 80066b8:	613b      	str	r3, [r7, #16]
 80066ba:	e001      	b.n	80066c0 <HAL_I2S_Init+0x210>
    }
    else /* I2S_MODE_MASTER_RX ||  I2S_MODE_SLAVE_RX */
    {
      tmp = I2S_MODE_SLAVE_TX;
 80066bc:	2300      	movs	r3, #0
 80066be:	613b      	str	r3, [r7, #16]
    }

    /* Configure the I2S Slave with the I2S Master parameter values */
    tmpreg |= (uint16_t)((uint16_t)SPI_I2SCFGR_I2SMOD    | \
                         (uint16_t)tmp                   | \
 80066c0:	693b      	ldr	r3, [r7, #16]
 80066c2:	b29a      	uxth	r2, r3
                         (uint16_t)hi2s->Init.Standard   | \
 80066c4:	687b      	ldr	r3, [r7, #4]
 80066c6:	689b      	ldr	r3, [r3, #8]
 80066c8:	b29b      	uxth	r3, r3
    tmpreg |= (uint16_t)((uint16_t)SPI_I2SCFGR_I2SMOD    | \
 80066ca:	4313      	orrs	r3, r2
 80066cc:	b29a      	uxth	r2, r3
                         (uint16_t)hi2s->Init.DataFormat | \
 80066ce:	687b      	ldr	r3, [r7, #4]
 80066d0:	68db      	ldr	r3, [r3, #12]
 80066d2:	b29b      	uxth	r3, r3
    tmpreg |= (uint16_t)((uint16_t)SPI_I2SCFGR_I2SMOD    | \
 80066d4:	4313      	orrs	r3, r2
 80066d6:	b29a      	uxth	r2, r3
                         (uint16_t)hi2s->Init.CPOL);
 80066d8:	687b      	ldr	r3, [r7, #4]
 80066da:	699b      	ldr	r3, [r3, #24]
 80066dc:	b29b      	uxth	r3, r3
    tmpreg |= (uint16_t)((uint16_t)SPI_I2SCFGR_I2SMOD    | \
 80066de:	4313      	orrs	r3, r2
 80066e0:	b29a      	uxth	r2, r3
 80066e2:	897b      	ldrh	r3, [r7, #10]
 80066e4:	4313      	orrs	r3, r2
 80066e6:	b29b      	uxth	r3, r3
 80066e8:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 80066ec:	817b      	strh	r3, [r7, #10]

    /* Write to SPIx I2SCFGR */
    WRITE_REG(I2SxEXT(hi2s->Instance)->I2SCFGR, tmpreg);
 80066ee:	687b      	ldr	r3, [r7, #4]
 80066f0:	681b      	ldr	r3, [r3, #0]
 80066f2:	4a0d      	ldr	r2, [pc, #52]	@ (8006728 <HAL_I2S_Init+0x278>)
 80066f4:	4293      	cmp	r3, r2
 80066f6:	d101      	bne.n	80066fc <HAL_I2S_Init+0x24c>
 80066f8:	4b0c      	ldr	r3, [pc, #48]	@ (800672c <HAL_I2S_Init+0x27c>)
 80066fa:	e001      	b.n	8006700 <HAL_I2S_Init+0x250>
 80066fc:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8006700:	897a      	ldrh	r2, [r7, #10]
 8006702:	61da      	str	r2, [r3, #28]
  }
#endif /* SPI_I2S_FULLDUPLEX_SUPPORT */

  hi2s->ErrorCode = HAL_I2S_ERROR_NONE;
 8006704:	687b      	ldr	r3, [r7, #4]
 8006706:	2200      	movs	r2, #0
 8006708:	645a      	str	r2, [r3, #68]	@ 0x44
  hi2s->State     = HAL_I2S_STATE_READY;
 800670a:	687b      	ldr	r3, [r7, #4]
 800670c:	2201      	movs	r2, #1
 800670e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  return HAL_OK;
 8006712:	2300      	movs	r3, #0
}
 8006714:	4618      	mov	r0, r3
 8006716:	3720      	adds	r7, #32
 8006718:	46bd      	mov	sp, r7
 800671a:	bd80      	pop	{r7, pc}
 800671c:	08006827 	.word	0x08006827
 8006720:	cccccccd 	.word	0xcccccccd
 8006724:	0800693d 	.word	0x0800693d
 8006728:	40003800 	.word	0x40003800
 800672c:	40003400 	.word	0x40003400

08006730 <HAL_I2S_TxCpltCallback>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
__weak void HAL_I2S_TxCpltCallback(I2S_HandleTypeDef *hi2s)
{
 8006730:	b480      	push	{r7}
 8006732:	b083      	sub	sp, #12
 8006734:	af00      	add	r7, sp, #0
 8006736:	6078      	str	r0, [r7, #4]
  UNUSED(hi2s);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_I2S_TxCpltCallback could be implemented in the user file
   */
}
 8006738:	bf00      	nop
 800673a:	370c      	adds	r7, #12
 800673c:	46bd      	mov	sp, r7
 800673e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006742:	4770      	bx	lr

08006744 <HAL_I2S_RxCpltCallback>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
__weak void HAL_I2S_RxCpltCallback(I2S_HandleTypeDef *hi2s)
{
 8006744:	b480      	push	{r7}
 8006746:	b083      	sub	sp, #12
 8006748:	af00      	add	r7, sp, #0
 800674a:	6078      	str	r0, [r7, #4]
  UNUSED(hi2s);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_I2S_RxCpltCallback could be implemented in the user file
   */
}
 800674c:	bf00      	nop
 800674e:	370c      	adds	r7, #12
 8006750:	46bd      	mov	sp, r7
 8006752:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006756:	4770      	bx	lr

08006758 <HAL_I2S_ErrorCallback>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
__weak void HAL_I2S_ErrorCallback(I2S_HandleTypeDef *hi2s)
{
 8006758:	b480      	push	{r7}
 800675a:	b083      	sub	sp, #12
 800675c:	af00      	add	r7, sp, #0
 800675e:	6078      	str	r0, [r7, #4]
  UNUSED(hi2s);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_I2S_ErrorCallback could be implemented in the user file
   */
}
 8006760:	bf00      	nop
 8006762:	370c      	adds	r7, #12
 8006764:	46bd      	mov	sp, r7
 8006766:	f85d 7b04 	ldr.w	r7, [sp], #4
 800676a:	4770      	bx	lr

0800676c <I2S_Transmit_IT>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
static void I2S_Transmit_IT(I2S_HandleTypeDef *hi2s)
{
 800676c:	b580      	push	{r7, lr}
 800676e:	b082      	sub	sp, #8
 8006770:	af00      	add	r7, sp, #0
 8006772:	6078      	str	r0, [r7, #4]
  /* Transmit data */
  hi2s->Instance->DR = (*hi2s->pTxBuffPtr);
 8006774:	687b      	ldr	r3, [r7, #4]
 8006776:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006778:	881a      	ldrh	r2, [r3, #0]
 800677a:	687b      	ldr	r3, [r7, #4]
 800677c:	681b      	ldr	r3, [r3, #0]
 800677e:	60da      	str	r2, [r3, #12]
  hi2s->pTxBuffPtr++;
 8006780:	687b      	ldr	r3, [r7, #4]
 8006782:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006784:	1c9a      	adds	r2, r3, #2
 8006786:	687b      	ldr	r3, [r7, #4]
 8006788:	625a      	str	r2, [r3, #36]	@ 0x24
  hi2s->TxXferCount--;
 800678a:	687b      	ldr	r3, [r7, #4]
 800678c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800678e:	b29b      	uxth	r3, r3
 8006790:	3b01      	subs	r3, #1
 8006792:	b29a      	uxth	r2, r3
 8006794:	687b      	ldr	r3, [r7, #4]
 8006796:	855a      	strh	r2, [r3, #42]	@ 0x2a

  if (hi2s->TxXferCount == 0U)
 8006798:	687b      	ldr	r3, [r7, #4]
 800679a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800679c:	b29b      	uxth	r3, r3
 800679e:	2b00      	cmp	r3, #0
 80067a0:	d10e      	bne.n	80067c0 <I2S_Transmit_IT+0x54>
  {
    /* Disable TXE and ERR interrupt */
    __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 80067a2:	687b      	ldr	r3, [r7, #4]
 80067a4:	681b      	ldr	r3, [r3, #0]
 80067a6:	685a      	ldr	r2, [r3, #4]
 80067a8:	687b      	ldr	r3, [r7, #4]
 80067aa:	681b      	ldr	r3, [r3, #0]
 80067ac:	f022 02a0 	bic.w	r2, r2, #160	@ 0xa0
 80067b0:	605a      	str	r2, [r3, #4]

    hi2s->State = HAL_I2S_STATE_READY;
 80067b2:	687b      	ldr	r3, [r7, #4]
 80067b4:	2201      	movs	r2, #1
 80067b6:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    /* Call user Tx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
    hi2s->TxCpltCallback(hi2s);
#else
    HAL_I2S_TxCpltCallback(hi2s);
 80067ba:	6878      	ldr	r0, [r7, #4]
 80067bc:	f7ff ffb8 	bl	8006730 <HAL_I2S_TxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
  }
}
 80067c0:	bf00      	nop
 80067c2:	3708      	adds	r7, #8
 80067c4:	46bd      	mov	sp, r7
 80067c6:	bd80      	pop	{r7, pc}

080067c8 <I2S_Receive_IT>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
static void I2S_Receive_IT(I2S_HandleTypeDef *hi2s)
{
 80067c8:	b580      	push	{r7, lr}
 80067ca:	b082      	sub	sp, #8
 80067cc:	af00      	add	r7, sp, #0
 80067ce:	6078      	str	r0, [r7, #4]
  /* Receive data */
  (*hi2s->pRxBuffPtr) = (uint16_t)hi2s->Instance->DR;
 80067d0:	687b      	ldr	r3, [r7, #4]
 80067d2:	681b      	ldr	r3, [r3, #0]
 80067d4:	68da      	ldr	r2, [r3, #12]
 80067d6:	687b      	ldr	r3, [r7, #4]
 80067d8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80067da:	b292      	uxth	r2, r2
 80067dc:	801a      	strh	r2, [r3, #0]
  hi2s->pRxBuffPtr++;
 80067de:	687b      	ldr	r3, [r7, #4]
 80067e0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80067e2:	1c9a      	adds	r2, r3, #2
 80067e4:	687b      	ldr	r3, [r7, #4]
 80067e6:	62da      	str	r2, [r3, #44]	@ 0x2c
  hi2s->RxXferCount--;
 80067e8:	687b      	ldr	r3, [r7, #4]
 80067ea:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 80067ec:	b29b      	uxth	r3, r3
 80067ee:	3b01      	subs	r3, #1
 80067f0:	b29a      	uxth	r2, r3
 80067f2:	687b      	ldr	r3, [r7, #4]
 80067f4:	865a      	strh	r2, [r3, #50]	@ 0x32

  if (hi2s->RxXferCount == 0U)
 80067f6:	687b      	ldr	r3, [r7, #4]
 80067f8:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 80067fa:	b29b      	uxth	r3, r3
 80067fc:	2b00      	cmp	r3, #0
 80067fe:	d10e      	bne.n	800681e <I2S_Receive_IT+0x56>
  {
    /* Disable RXNE and ERR interrupt */
    __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 8006800:	687b      	ldr	r3, [r7, #4]
 8006802:	681b      	ldr	r3, [r3, #0]
 8006804:	685a      	ldr	r2, [r3, #4]
 8006806:	687b      	ldr	r3, [r7, #4]
 8006808:	681b      	ldr	r3, [r3, #0]
 800680a:	f022 0260 	bic.w	r2, r2, #96	@ 0x60
 800680e:	605a      	str	r2, [r3, #4]

    hi2s->State = HAL_I2S_STATE_READY;
 8006810:	687b      	ldr	r3, [r7, #4]
 8006812:	2201      	movs	r2, #1
 8006814:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    /* Call user Rx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
    hi2s->RxCpltCallback(hi2s);
#else
    HAL_I2S_RxCpltCallback(hi2s);
 8006818:	6878      	ldr	r0, [r7, #4]
 800681a:	f7ff ff93 	bl	8006744 <HAL_I2S_RxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
  }
}
 800681e:	bf00      	nop
 8006820:	3708      	adds	r7, #8
 8006822:	46bd      	mov	sp, r7
 8006824:	bd80      	pop	{r7, pc}

08006826 <I2S_IRQHandler>:
  * @param  hi2s: pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
static void I2S_IRQHandler(I2S_HandleTypeDef *hi2s)
{
 8006826:	b580      	push	{r7, lr}
 8006828:	b086      	sub	sp, #24
 800682a:	af00      	add	r7, sp, #0
 800682c:	6078      	str	r0, [r7, #4]
  __IO uint32_t i2ssr = hi2s->Instance->SR;
 800682e:	687b      	ldr	r3, [r7, #4]
 8006830:	681b      	ldr	r3, [r3, #0]
 8006832:	689b      	ldr	r3, [r3, #8]
 8006834:	617b      	str	r3, [r7, #20]

  if (hi2s->State == HAL_I2S_STATE_BUSY_RX)
 8006836:	687b      	ldr	r3, [r7, #4]
 8006838:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800683c:	b2db      	uxtb	r3, r3
 800683e:	2b04      	cmp	r3, #4
 8006840:	d13a      	bne.n	80068b8 <I2S_IRQHandler+0x92>
  {
    /* I2S in mode Receiver ------------------------------------------------*/
    if (((i2ssr & I2S_FLAG_RXNE) == I2S_FLAG_RXNE) && (__HAL_I2S_GET_IT_SOURCE(hi2s, I2S_IT_RXNE) != RESET))
 8006842:	697b      	ldr	r3, [r7, #20]
 8006844:	f003 0301 	and.w	r3, r3, #1
 8006848:	2b01      	cmp	r3, #1
 800684a:	d109      	bne.n	8006860 <I2S_IRQHandler+0x3a>
 800684c:	687b      	ldr	r3, [r7, #4]
 800684e:	681b      	ldr	r3, [r3, #0]
 8006850:	685b      	ldr	r3, [r3, #4]
 8006852:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006856:	2b40      	cmp	r3, #64	@ 0x40
 8006858:	d102      	bne.n	8006860 <I2S_IRQHandler+0x3a>
    {
      I2S_Receive_IT(hi2s);
 800685a:	6878      	ldr	r0, [r7, #4]
 800685c:	f7ff ffb4 	bl	80067c8 <I2S_Receive_IT>
    }

    /* I2S Overrun error interrupt occurred -------------------------------------*/
    if (((i2ssr & I2S_FLAG_OVR) == I2S_FLAG_OVR) && (__HAL_I2S_GET_IT_SOURCE(hi2s, I2S_IT_ERR) != RESET))
 8006860:	697b      	ldr	r3, [r7, #20]
 8006862:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006866:	2b40      	cmp	r3, #64	@ 0x40
 8006868:	d126      	bne.n	80068b8 <I2S_IRQHandler+0x92>
 800686a:	687b      	ldr	r3, [r7, #4]
 800686c:	681b      	ldr	r3, [r3, #0]
 800686e:	685b      	ldr	r3, [r3, #4]
 8006870:	f003 0320 	and.w	r3, r3, #32
 8006874:	2b20      	cmp	r3, #32
 8006876:	d11f      	bne.n	80068b8 <I2S_IRQHandler+0x92>
    {
      /* Disable RXNE and ERR interrupt */
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 8006878:	687b      	ldr	r3, [r7, #4]
 800687a:	681b      	ldr	r3, [r3, #0]
 800687c:	685a      	ldr	r2, [r3, #4]
 800687e:	687b      	ldr	r3, [r7, #4]
 8006880:	681b      	ldr	r3, [r3, #0]
 8006882:	f022 0260 	bic.w	r2, r2, #96	@ 0x60
 8006886:	605a      	str	r2, [r3, #4]

      /* Clear Overrun flag */
      __HAL_I2S_CLEAR_OVRFLAG(hi2s);
 8006888:	2300      	movs	r3, #0
 800688a:	613b      	str	r3, [r7, #16]
 800688c:	687b      	ldr	r3, [r7, #4]
 800688e:	681b      	ldr	r3, [r3, #0]
 8006890:	68db      	ldr	r3, [r3, #12]
 8006892:	613b      	str	r3, [r7, #16]
 8006894:	687b      	ldr	r3, [r7, #4]
 8006896:	681b      	ldr	r3, [r3, #0]
 8006898:	689b      	ldr	r3, [r3, #8]
 800689a:	613b      	str	r3, [r7, #16]
 800689c:	693b      	ldr	r3, [r7, #16]

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 800689e:	687b      	ldr	r3, [r7, #4]
 80068a0:	2201      	movs	r2, #1
 80068a2:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41


      /* Set the error code and execute error callback*/
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_OVR);
 80068a6:	687b      	ldr	r3, [r7, #4]
 80068a8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80068aa:	f043 0202 	orr.w	r2, r3, #2
 80068ae:	687b      	ldr	r3, [r7, #4]
 80068b0:	645a      	str	r2, [r3, #68]	@ 0x44
      /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->ErrorCallback(hi2s);
#else
      HAL_I2S_ErrorCallback(hi2s);
 80068b2:	6878      	ldr	r0, [r7, #4]
 80068b4:	f7ff ff50 	bl	8006758 <HAL_I2S_ErrorCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }

  if (hi2s->State == HAL_I2S_STATE_BUSY_TX)
 80068b8:	687b      	ldr	r3, [r7, #4]
 80068ba:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80068be:	b2db      	uxtb	r3, r3
 80068c0:	2b03      	cmp	r3, #3
 80068c2:	d136      	bne.n	8006932 <I2S_IRQHandler+0x10c>
  {
    /* I2S in mode Transmitter -----------------------------------------------*/
    if (((i2ssr & I2S_FLAG_TXE) == I2S_FLAG_TXE) && (__HAL_I2S_GET_IT_SOURCE(hi2s, I2S_IT_TXE) != RESET))
 80068c4:	697b      	ldr	r3, [r7, #20]
 80068c6:	f003 0302 	and.w	r3, r3, #2
 80068ca:	2b02      	cmp	r3, #2
 80068cc:	d109      	bne.n	80068e2 <I2S_IRQHandler+0xbc>
 80068ce:	687b      	ldr	r3, [r7, #4]
 80068d0:	681b      	ldr	r3, [r3, #0]
 80068d2:	685b      	ldr	r3, [r3, #4]
 80068d4:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80068d8:	2b80      	cmp	r3, #128	@ 0x80
 80068da:	d102      	bne.n	80068e2 <I2S_IRQHandler+0xbc>
    {
      I2S_Transmit_IT(hi2s);
 80068dc:	6878      	ldr	r0, [r7, #4]
 80068de:	f7ff ff45 	bl	800676c <I2S_Transmit_IT>
    }

    /* I2S Underrun error interrupt occurred --------------------------------*/
    if (((i2ssr & I2S_FLAG_UDR) == I2S_FLAG_UDR) && (__HAL_I2S_GET_IT_SOURCE(hi2s, I2S_IT_ERR) != RESET))
 80068e2:	697b      	ldr	r3, [r7, #20]
 80068e4:	f003 0308 	and.w	r3, r3, #8
 80068e8:	2b08      	cmp	r3, #8
 80068ea:	d122      	bne.n	8006932 <I2S_IRQHandler+0x10c>
 80068ec:	687b      	ldr	r3, [r7, #4]
 80068ee:	681b      	ldr	r3, [r3, #0]
 80068f0:	685b      	ldr	r3, [r3, #4]
 80068f2:	f003 0320 	and.w	r3, r3, #32
 80068f6:	2b20      	cmp	r3, #32
 80068f8:	d11b      	bne.n	8006932 <I2S_IRQHandler+0x10c>
    {
      /* Disable TXE and ERR interrupt */
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 80068fa:	687b      	ldr	r3, [r7, #4]
 80068fc:	681b      	ldr	r3, [r3, #0]
 80068fe:	685a      	ldr	r2, [r3, #4]
 8006900:	687b      	ldr	r3, [r7, #4]
 8006902:	681b      	ldr	r3, [r3, #0]
 8006904:	f022 02a0 	bic.w	r2, r2, #160	@ 0xa0
 8006908:	605a      	str	r2, [r3, #4]

      /* Clear Underrun flag */
      __HAL_I2S_CLEAR_UDRFLAG(hi2s);
 800690a:	2300      	movs	r3, #0
 800690c:	60fb      	str	r3, [r7, #12]
 800690e:	687b      	ldr	r3, [r7, #4]
 8006910:	681b      	ldr	r3, [r3, #0]
 8006912:	689b      	ldr	r3, [r3, #8]
 8006914:	60fb      	str	r3, [r7, #12]
 8006916:	68fb      	ldr	r3, [r7, #12]

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 8006918:	687b      	ldr	r3, [r7, #4]
 800691a:	2201      	movs	r2, #1
 800691c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      /* Set the error code and execute error callback*/
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_UDR);
 8006920:	687b      	ldr	r3, [r7, #4]
 8006922:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8006924:	f043 0204 	orr.w	r2, r3, #4
 8006928:	687b      	ldr	r3, [r7, #4]
 800692a:	645a      	str	r2, [r3, #68]	@ 0x44
      /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->ErrorCallback(hi2s);
#else
      HAL_I2S_ErrorCallback(hi2s);
 800692c:	6878      	ldr	r0, [r7, #4]
 800692e:	f7ff ff13 	bl	8006758 <HAL_I2S_ErrorCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }
}
 8006932:	bf00      	nop
 8006934:	3718      	adds	r7, #24
 8006936:	46bd      	mov	sp, r7
 8006938:	bd80      	pop	{r7, pc}
	...

0800693c <HAL_I2SEx_FullDuplex_IRQHandler>:
  * @brief  This function handles I2S/I2Sext interrupt requests in full-duplex mode.
  * @param  hi2s I2S handle
  * @retval HAL status
  */
void HAL_I2SEx_FullDuplex_IRQHandler(I2S_HandleTypeDef *hi2s)
{
 800693c:	b580      	push	{r7, lr}
 800693e:	b088      	sub	sp, #32
 8006940:	af00      	add	r7, sp, #0
 8006942:	6078      	str	r0, [r7, #4]
  __IO uint32_t i2ssr     = hi2s->Instance->SR;
 8006944:	687b      	ldr	r3, [r7, #4]
 8006946:	681b      	ldr	r3, [r3, #0]
 8006948:	689b      	ldr	r3, [r3, #8]
 800694a:	61fb      	str	r3, [r7, #28]
  __IO uint32_t i2sextsr  = I2SxEXT(hi2s->Instance)->SR;
 800694c:	687b      	ldr	r3, [r7, #4]
 800694e:	681b      	ldr	r3, [r3, #0]
 8006950:	4a92      	ldr	r2, [pc, #584]	@ (8006b9c <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 8006952:	4293      	cmp	r3, r2
 8006954:	d101      	bne.n	800695a <HAL_I2SEx_FullDuplex_IRQHandler+0x1e>
 8006956:	4b92      	ldr	r3, [pc, #584]	@ (8006ba0 <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 8006958:	e001      	b.n	800695e <HAL_I2SEx_FullDuplex_IRQHandler+0x22>
 800695a:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 800695e:	689b      	ldr	r3, [r3, #8]
 8006960:	61bb      	str	r3, [r7, #24]
  __IO uint32_t i2scr2    = hi2s->Instance->CR2;
 8006962:	687b      	ldr	r3, [r7, #4]
 8006964:	681b      	ldr	r3, [r3, #0]
 8006966:	685b      	ldr	r3, [r3, #4]
 8006968:	617b      	str	r3, [r7, #20]
  __IO uint32_t i2sextcr2 = I2SxEXT(hi2s->Instance)->CR2;
 800696a:	687b      	ldr	r3, [r7, #4]
 800696c:	681b      	ldr	r3, [r3, #0]
 800696e:	4a8b      	ldr	r2, [pc, #556]	@ (8006b9c <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 8006970:	4293      	cmp	r3, r2
 8006972:	d101      	bne.n	8006978 <HAL_I2SEx_FullDuplex_IRQHandler+0x3c>
 8006974:	4b8a      	ldr	r3, [pc, #552]	@ (8006ba0 <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 8006976:	e001      	b.n	800697c <HAL_I2SEx_FullDuplex_IRQHandler+0x40>
 8006978:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 800697c:	685b      	ldr	r3, [r3, #4]
 800697e:	613b      	str	r3, [r7, #16]

  /* Check if the I2S_MODE_MASTER_TX or I2S_MODE_SLAVE_TX Mode is selected */
  if ((hi2s->Init.Mode == I2S_MODE_MASTER_TX) || (hi2s->Init.Mode == I2S_MODE_SLAVE_TX))
 8006980:	687b      	ldr	r3, [r7, #4]
 8006982:	685b      	ldr	r3, [r3, #4]
 8006984:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8006988:	d004      	beq.n	8006994 <HAL_I2SEx_FullDuplex_IRQHandler+0x58>
 800698a:	687b      	ldr	r3, [r7, #4]
 800698c:	685b      	ldr	r3, [r3, #4]
 800698e:	2b00      	cmp	r3, #0
 8006990:	f040 8099 	bne.w	8006ac6 <HAL_I2SEx_FullDuplex_IRQHandler+0x18a>
  {
    /* I2S in mode Transmitter -------------------------------------------------*/
    if (((i2ssr & I2S_FLAG_TXE) == I2S_FLAG_TXE) && ((i2scr2 & I2S_IT_TXE) != RESET))
 8006994:	69fb      	ldr	r3, [r7, #28]
 8006996:	f003 0302 	and.w	r3, r3, #2
 800699a:	2b02      	cmp	r3, #2
 800699c:	d107      	bne.n	80069ae <HAL_I2SEx_FullDuplex_IRQHandler+0x72>
 800699e:	697b      	ldr	r3, [r7, #20]
 80069a0:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80069a4:	2b00      	cmp	r3, #0
 80069a6:	d002      	beq.n	80069ae <HAL_I2SEx_FullDuplex_IRQHandler+0x72>
    {
      /* When the I2S mode is configured as I2S_MODE_MASTER_TX or I2S_MODE_SLAVE_TX,
      the I2S TXE interrupt will be generated to manage the full-duplex transmit phase. */
      I2SEx_TxISR_I2S(hi2s);
 80069a8:	6878      	ldr	r0, [r7, #4]
 80069aa:	f000 f925 	bl	8006bf8 <I2SEx_TxISR_I2S>
    }

    /* I2Sext in mode Receiver -----------------------------------------------*/
    if (((i2sextsr & I2S_FLAG_RXNE) == I2S_FLAG_RXNE) && ((i2sextcr2 & I2S_IT_RXNE) != RESET))
 80069ae:	69bb      	ldr	r3, [r7, #24]
 80069b0:	f003 0301 	and.w	r3, r3, #1
 80069b4:	2b01      	cmp	r3, #1
 80069b6:	d107      	bne.n	80069c8 <HAL_I2SEx_FullDuplex_IRQHandler+0x8c>
 80069b8:	693b      	ldr	r3, [r7, #16]
 80069ba:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80069be:	2b00      	cmp	r3, #0
 80069c0:	d002      	beq.n	80069c8 <HAL_I2SEx_FullDuplex_IRQHandler+0x8c>
    {
      /* When the I2S mode is configured as I2S_MODE_MASTER_TX or I2S_MODE_SLAVE_TX,
      the I2Sext RXNE interrupt will be generated to manage the full-duplex receive phase. */
      I2SEx_RxISR_I2SExt(hi2s);
 80069c2:	6878      	ldr	r0, [r7, #4]
 80069c4:	f000 f9c8 	bl	8006d58 <I2SEx_RxISR_I2SExt>
    }

    /* I2Sext Overrun error interrupt occurred --------------------------------*/
    if (((i2sextsr & I2S_FLAG_OVR) == I2S_FLAG_OVR) && ((i2sextcr2 & I2S_IT_ERR) != RESET))
 80069c8:	69bb      	ldr	r3, [r7, #24]
 80069ca:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80069ce:	2b40      	cmp	r3, #64	@ 0x40
 80069d0:	d13a      	bne.n	8006a48 <HAL_I2SEx_FullDuplex_IRQHandler+0x10c>
 80069d2:	693b      	ldr	r3, [r7, #16]
 80069d4:	f003 0320 	and.w	r3, r3, #32
 80069d8:	2b00      	cmp	r3, #0
 80069da:	d035      	beq.n	8006a48 <HAL_I2SEx_FullDuplex_IRQHandler+0x10c>
    {
      /* Disable RXNE and ERR interrupt */
      __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 80069dc:	687b      	ldr	r3, [r7, #4]
 80069de:	681b      	ldr	r3, [r3, #0]
 80069e0:	4a6e      	ldr	r2, [pc, #440]	@ (8006b9c <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 80069e2:	4293      	cmp	r3, r2
 80069e4:	d101      	bne.n	80069ea <HAL_I2SEx_FullDuplex_IRQHandler+0xae>
 80069e6:	4b6e      	ldr	r3, [pc, #440]	@ (8006ba0 <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 80069e8:	e001      	b.n	80069ee <HAL_I2SEx_FullDuplex_IRQHandler+0xb2>
 80069ea:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 80069ee:	685a      	ldr	r2, [r3, #4]
 80069f0:	687b      	ldr	r3, [r7, #4]
 80069f2:	681b      	ldr	r3, [r3, #0]
 80069f4:	4969      	ldr	r1, [pc, #420]	@ (8006b9c <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 80069f6:	428b      	cmp	r3, r1
 80069f8:	d101      	bne.n	80069fe <HAL_I2SEx_FullDuplex_IRQHandler+0xc2>
 80069fa:	4b69      	ldr	r3, [pc, #420]	@ (8006ba0 <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 80069fc:	e001      	b.n	8006a02 <HAL_I2SEx_FullDuplex_IRQHandler+0xc6>
 80069fe:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8006a02:	f022 0260 	bic.w	r2, r2, #96	@ 0x60
 8006a06:	605a      	str	r2, [r3, #4]

      /* Disable TXE and ERR interrupt */
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 8006a08:	687b      	ldr	r3, [r7, #4]
 8006a0a:	681b      	ldr	r3, [r3, #0]
 8006a0c:	685a      	ldr	r2, [r3, #4]
 8006a0e:	687b      	ldr	r3, [r7, #4]
 8006a10:	681b      	ldr	r3, [r3, #0]
 8006a12:	f022 02a0 	bic.w	r2, r2, #160	@ 0xa0
 8006a16:	605a      	str	r2, [r3, #4]

      /* Clear Overrun flag */
      __HAL_I2S_CLEAR_OVRFLAG(hi2s);
 8006a18:	2300      	movs	r3, #0
 8006a1a:	60fb      	str	r3, [r7, #12]
 8006a1c:	687b      	ldr	r3, [r7, #4]
 8006a1e:	681b      	ldr	r3, [r3, #0]
 8006a20:	68db      	ldr	r3, [r3, #12]
 8006a22:	60fb      	str	r3, [r7, #12]
 8006a24:	687b      	ldr	r3, [r7, #4]
 8006a26:	681b      	ldr	r3, [r3, #0]
 8006a28:	689b      	ldr	r3, [r3, #8]
 8006a2a:	60fb      	str	r3, [r7, #12]
 8006a2c:	68fb      	ldr	r3, [r7, #12]

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 8006a2e:	687b      	ldr	r3, [r7, #4]
 8006a30:	2201      	movs	r2, #1
 8006a32:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      /* Set the error code and execute error callback*/
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_OVR);
 8006a36:	687b      	ldr	r3, [r7, #4]
 8006a38:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8006a3a:	f043 0202 	orr.w	r2, r3, #2
 8006a3e:	687b      	ldr	r3, [r7, #4]
 8006a40:	645a      	str	r2, [r3, #68]	@ 0x44
      /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->ErrorCallback(hi2s);
#else
      HAL_I2S_ErrorCallback(hi2s);
 8006a42:	6878      	ldr	r0, [r7, #4]
 8006a44:	f7ff fe88 	bl	8006758 <HAL_I2S_ErrorCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }

    /* I2S Underrun error interrupt occurred ----------------------------------*/
    if (((i2ssr & I2S_FLAG_UDR) == I2S_FLAG_UDR) && ((i2scr2 & I2S_IT_ERR) != RESET))
 8006a48:	69fb      	ldr	r3, [r7, #28]
 8006a4a:	f003 0308 	and.w	r3, r3, #8
 8006a4e:	2b08      	cmp	r3, #8
 8006a50:	f040 80c3 	bne.w	8006bda <HAL_I2SEx_FullDuplex_IRQHandler+0x29e>
 8006a54:	697b      	ldr	r3, [r7, #20]
 8006a56:	f003 0320 	and.w	r3, r3, #32
 8006a5a:	2b00      	cmp	r3, #0
 8006a5c:	f000 80bd 	beq.w	8006bda <HAL_I2SEx_FullDuplex_IRQHandler+0x29e>
    {
      /* Disable TXE and ERR interrupt */
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 8006a60:	687b      	ldr	r3, [r7, #4]
 8006a62:	681b      	ldr	r3, [r3, #0]
 8006a64:	685a      	ldr	r2, [r3, #4]
 8006a66:	687b      	ldr	r3, [r7, #4]
 8006a68:	681b      	ldr	r3, [r3, #0]
 8006a6a:	f022 02a0 	bic.w	r2, r2, #160	@ 0xa0
 8006a6e:	605a      	str	r2, [r3, #4]

      /* Disable RXNE and ERR interrupt */
      __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 8006a70:	687b      	ldr	r3, [r7, #4]
 8006a72:	681b      	ldr	r3, [r3, #0]
 8006a74:	4a49      	ldr	r2, [pc, #292]	@ (8006b9c <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 8006a76:	4293      	cmp	r3, r2
 8006a78:	d101      	bne.n	8006a7e <HAL_I2SEx_FullDuplex_IRQHandler+0x142>
 8006a7a:	4b49      	ldr	r3, [pc, #292]	@ (8006ba0 <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 8006a7c:	e001      	b.n	8006a82 <HAL_I2SEx_FullDuplex_IRQHandler+0x146>
 8006a7e:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8006a82:	685a      	ldr	r2, [r3, #4]
 8006a84:	687b      	ldr	r3, [r7, #4]
 8006a86:	681b      	ldr	r3, [r3, #0]
 8006a88:	4944      	ldr	r1, [pc, #272]	@ (8006b9c <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 8006a8a:	428b      	cmp	r3, r1
 8006a8c:	d101      	bne.n	8006a92 <HAL_I2SEx_FullDuplex_IRQHandler+0x156>
 8006a8e:	4b44      	ldr	r3, [pc, #272]	@ (8006ba0 <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 8006a90:	e001      	b.n	8006a96 <HAL_I2SEx_FullDuplex_IRQHandler+0x15a>
 8006a92:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8006a96:	f022 0260 	bic.w	r2, r2, #96	@ 0x60
 8006a9a:	605a      	str	r2, [r3, #4]

      /* Clear underrun flag */
      __HAL_I2S_CLEAR_UDRFLAG(hi2s);
 8006a9c:	2300      	movs	r3, #0
 8006a9e:	60bb      	str	r3, [r7, #8]
 8006aa0:	687b      	ldr	r3, [r7, #4]
 8006aa2:	681b      	ldr	r3, [r3, #0]
 8006aa4:	689b      	ldr	r3, [r3, #8]
 8006aa6:	60bb      	str	r3, [r7, #8]
 8006aa8:	68bb      	ldr	r3, [r7, #8]

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 8006aaa:	687b      	ldr	r3, [r7, #4]
 8006aac:	2201      	movs	r2, #1
 8006aae:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      /* Set the error code and execute error callback*/
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_UDR);
 8006ab2:	687b      	ldr	r3, [r7, #4]
 8006ab4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8006ab6:	f043 0204 	orr.w	r2, r3, #4
 8006aba:	687b      	ldr	r3, [r7, #4]
 8006abc:	645a      	str	r2, [r3, #68]	@ 0x44
      /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->ErrorCallback(hi2s);
#else
      HAL_I2S_ErrorCallback(hi2s);
 8006abe:	6878      	ldr	r0, [r7, #4]
 8006ac0:	f7ff fe4a 	bl	8006758 <HAL_I2S_ErrorCallback>
    if (((i2ssr & I2S_FLAG_UDR) == I2S_FLAG_UDR) && ((i2scr2 & I2S_IT_ERR) != RESET))
 8006ac4:	e089      	b.n	8006bda <HAL_I2SEx_FullDuplex_IRQHandler+0x29e>
  }
  /* The I2S_MODE_MASTER_RX or I2S_MODE_SLAVE_RX Mode is selected */
  else
  {
    /* I2Sext in mode Transmitter ----------------------------------------------*/
    if (((i2sextsr & I2S_FLAG_TXE) == I2S_FLAG_TXE) && ((i2sextcr2 & I2S_IT_TXE) != RESET))
 8006ac6:	69bb      	ldr	r3, [r7, #24]
 8006ac8:	f003 0302 	and.w	r3, r3, #2
 8006acc:	2b02      	cmp	r3, #2
 8006ace:	d107      	bne.n	8006ae0 <HAL_I2SEx_FullDuplex_IRQHandler+0x1a4>
 8006ad0:	693b      	ldr	r3, [r7, #16]
 8006ad2:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8006ad6:	2b00      	cmp	r3, #0
 8006ad8:	d002      	beq.n	8006ae0 <HAL_I2SEx_FullDuplex_IRQHandler+0x1a4>
    {
      /* When the I2S mode is configured as I2S_MODE_MASTER_RX or I2S_MODE_SLAVE_RX,
      the I2Sext TXE interrupt will be generated to manage the full-duplex transmit phase. */
      I2SEx_TxISR_I2SExt(hi2s);
 8006ada:	6878      	ldr	r0, [r7, #4]
 8006adc:	f000 f8be 	bl	8006c5c <I2SEx_TxISR_I2SExt>
    }

    /* I2S in mode Receiver --------------------------------------------------*/
    if (((i2ssr & I2S_FLAG_RXNE) == I2S_FLAG_RXNE) && ((i2scr2 & I2S_IT_RXNE) != RESET))
 8006ae0:	69fb      	ldr	r3, [r7, #28]
 8006ae2:	f003 0301 	and.w	r3, r3, #1
 8006ae6:	2b01      	cmp	r3, #1
 8006ae8:	d107      	bne.n	8006afa <HAL_I2SEx_FullDuplex_IRQHandler+0x1be>
 8006aea:	697b      	ldr	r3, [r7, #20]
 8006aec:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006af0:	2b00      	cmp	r3, #0
 8006af2:	d002      	beq.n	8006afa <HAL_I2SEx_FullDuplex_IRQHandler+0x1be>
    {
      /* When the I2S mode is configured as I2S_MODE_MASTER_RX or I2S_MODE_SLAVE_RX,
      the I2S RXNE interrupt will be generated to manage the full-duplex receive phase. */
      I2SEx_RxISR_I2S(hi2s);
 8006af4:	6878      	ldr	r0, [r7, #4]
 8006af6:	f000 f8fd 	bl	8006cf4 <I2SEx_RxISR_I2S>
    }

    /* I2S Overrun error interrupt occurred -------------------------------------*/
    if (((i2ssr & I2S_FLAG_OVR) == I2S_FLAG_OVR) && ((i2scr2 & I2S_IT_ERR) != RESET))
 8006afa:	69fb      	ldr	r3, [r7, #28]
 8006afc:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006b00:	2b40      	cmp	r3, #64	@ 0x40
 8006b02:	d12f      	bne.n	8006b64 <HAL_I2SEx_FullDuplex_IRQHandler+0x228>
 8006b04:	697b      	ldr	r3, [r7, #20]
 8006b06:	f003 0320 	and.w	r3, r3, #32
 8006b0a:	2b00      	cmp	r3, #0
 8006b0c:	d02a      	beq.n	8006b64 <HAL_I2SEx_FullDuplex_IRQHandler+0x228>
    {
      /* Disable RXNE and ERR interrupt */
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 8006b0e:	687b      	ldr	r3, [r7, #4]
 8006b10:	681b      	ldr	r3, [r3, #0]
 8006b12:	685a      	ldr	r2, [r3, #4]
 8006b14:	687b      	ldr	r3, [r7, #4]
 8006b16:	681b      	ldr	r3, [r3, #0]
 8006b18:	f022 0260 	bic.w	r2, r2, #96	@ 0x60
 8006b1c:	605a      	str	r2, [r3, #4]

      /* Disable TXE and ERR interrupt */
      __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 8006b1e:	687b      	ldr	r3, [r7, #4]
 8006b20:	681b      	ldr	r3, [r3, #0]
 8006b22:	4a1e      	ldr	r2, [pc, #120]	@ (8006b9c <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 8006b24:	4293      	cmp	r3, r2
 8006b26:	d101      	bne.n	8006b2c <HAL_I2SEx_FullDuplex_IRQHandler+0x1f0>
 8006b28:	4b1d      	ldr	r3, [pc, #116]	@ (8006ba0 <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 8006b2a:	e001      	b.n	8006b30 <HAL_I2SEx_FullDuplex_IRQHandler+0x1f4>
 8006b2c:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8006b30:	685a      	ldr	r2, [r3, #4]
 8006b32:	687b      	ldr	r3, [r7, #4]
 8006b34:	681b      	ldr	r3, [r3, #0]
 8006b36:	4919      	ldr	r1, [pc, #100]	@ (8006b9c <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 8006b38:	428b      	cmp	r3, r1
 8006b3a:	d101      	bne.n	8006b40 <HAL_I2SEx_FullDuplex_IRQHandler+0x204>
 8006b3c:	4b18      	ldr	r3, [pc, #96]	@ (8006ba0 <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 8006b3e:	e001      	b.n	8006b44 <HAL_I2SEx_FullDuplex_IRQHandler+0x208>
 8006b40:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8006b44:	f022 02a0 	bic.w	r2, r2, #160	@ 0xa0
 8006b48:	605a      	str	r2, [r3, #4]

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 8006b4a:	687b      	ldr	r3, [r7, #4]
 8006b4c:	2201      	movs	r2, #1
 8006b4e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      /* Set the error code and execute error callback*/
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_OVR);
 8006b52:	687b      	ldr	r3, [r7, #4]
 8006b54:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8006b56:	f043 0202 	orr.w	r2, r3, #2
 8006b5a:	687b      	ldr	r3, [r7, #4]
 8006b5c:	645a      	str	r2, [r3, #68]	@ 0x44
      /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->ErrorCallback(hi2s);
#else
      HAL_I2S_ErrorCallback(hi2s);
 8006b5e:	6878      	ldr	r0, [r7, #4]
 8006b60:	f7ff fdfa 	bl	8006758 <HAL_I2S_ErrorCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }

    /* I2Sext Underrun error interrupt occurred -------------------------------*/
    if (((i2sextsr & I2S_FLAG_UDR) == I2S_FLAG_UDR) && ((i2sextcr2 & I2S_IT_ERR) != RESET))
 8006b64:	69bb      	ldr	r3, [r7, #24]
 8006b66:	f003 0308 	and.w	r3, r3, #8
 8006b6a:	2b08      	cmp	r3, #8
 8006b6c:	d136      	bne.n	8006bdc <HAL_I2SEx_FullDuplex_IRQHandler+0x2a0>
 8006b6e:	693b      	ldr	r3, [r7, #16]
 8006b70:	f003 0320 	and.w	r3, r3, #32
 8006b74:	2b00      	cmp	r3, #0
 8006b76:	d031      	beq.n	8006bdc <HAL_I2SEx_FullDuplex_IRQHandler+0x2a0>
    {
      /* Disable TXE and ERR interrupt */
      __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 8006b78:	687b      	ldr	r3, [r7, #4]
 8006b7a:	681b      	ldr	r3, [r3, #0]
 8006b7c:	4a07      	ldr	r2, [pc, #28]	@ (8006b9c <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 8006b7e:	4293      	cmp	r3, r2
 8006b80:	d101      	bne.n	8006b86 <HAL_I2SEx_FullDuplex_IRQHandler+0x24a>
 8006b82:	4b07      	ldr	r3, [pc, #28]	@ (8006ba0 <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 8006b84:	e001      	b.n	8006b8a <HAL_I2SEx_FullDuplex_IRQHandler+0x24e>
 8006b86:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8006b8a:	685a      	ldr	r2, [r3, #4]
 8006b8c:	687b      	ldr	r3, [r7, #4]
 8006b8e:	681b      	ldr	r3, [r3, #0]
 8006b90:	4902      	ldr	r1, [pc, #8]	@ (8006b9c <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 8006b92:	428b      	cmp	r3, r1
 8006b94:	d106      	bne.n	8006ba4 <HAL_I2SEx_FullDuplex_IRQHandler+0x268>
 8006b96:	4b02      	ldr	r3, [pc, #8]	@ (8006ba0 <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 8006b98:	e006      	b.n	8006ba8 <HAL_I2SEx_FullDuplex_IRQHandler+0x26c>
 8006b9a:	bf00      	nop
 8006b9c:	40003800 	.word	0x40003800
 8006ba0:	40003400 	.word	0x40003400
 8006ba4:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8006ba8:	f022 02a0 	bic.w	r2, r2, #160	@ 0xa0
 8006bac:	605a      	str	r2, [r3, #4]

      /* Disable RXNE and ERR interrupt */
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 8006bae:	687b      	ldr	r3, [r7, #4]
 8006bb0:	681b      	ldr	r3, [r3, #0]
 8006bb2:	685a      	ldr	r2, [r3, #4]
 8006bb4:	687b      	ldr	r3, [r7, #4]
 8006bb6:	681b      	ldr	r3, [r3, #0]
 8006bb8:	f022 0260 	bic.w	r2, r2, #96	@ 0x60
 8006bbc:	605a      	str	r2, [r3, #4]

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 8006bbe:	687b      	ldr	r3, [r7, #4]
 8006bc0:	2201      	movs	r2, #1
 8006bc2:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      /* Set the error code and execute error callback*/
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_UDR);
 8006bc6:	687b      	ldr	r3, [r7, #4]
 8006bc8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8006bca:	f043 0204 	orr.w	r2, r3, #4
 8006bce:	687b      	ldr	r3, [r7, #4]
 8006bd0:	645a      	str	r2, [r3, #68]	@ 0x44
      /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->ErrorCallback(hi2s);
#else
      HAL_I2S_ErrorCallback(hi2s);
 8006bd2:	6878      	ldr	r0, [r7, #4]
 8006bd4:	f7ff fdc0 	bl	8006758 <HAL_I2S_ErrorCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }
}
 8006bd8:	e000      	b.n	8006bdc <HAL_I2SEx_FullDuplex_IRQHandler+0x2a0>
    if (((i2ssr & I2S_FLAG_UDR) == I2S_FLAG_UDR) && ((i2scr2 & I2S_IT_ERR) != RESET))
 8006bda:	bf00      	nop
}
 8006bdc:	bf00      	nop
 8006bde:	3720      	adds	r7, #32
 8006be0:	46bd      	mov	sp, r7
 8006be2:	bd80      	pop	{r7, pc}

08006be4 <HAL_I2SEx_TxRxCpltCallback>:
  * @brief  Tx and Rx Transfer completed callback
  * @param  hi2s I2S handle
  * @retval None
  */
__weak void HAL_I2SEx_TxRxCpltCallback(I2S_HandleTypeDef *hi2s)
{
 8006be4:	b480      	push	{r7}
 8006be6:	b083      	sub	sp, #12
 8006be8:	af00      	add	r7, sp, #0
 8006bea:	6078      	str	r0, [r7, #4]
  UNUSED(hi2s);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2SEx_TxRxCpltCallback could be implemented in the user file
   */
}
 8006bec:	bf00      	nop
 8006bee:	370c      	adds	r7, #12
 8006bf0:	46bd      	mov	sp, r7
 8006bf2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006bf6:	4770      	bx	lr

08006bf8 <I2SEx_TxISR_I2S>:
  * @brief  I2S Full-Duplex IT handler transmit function
  * @param  hi2s I2S handle
  * @retval None
  */
static void I2SEx_TxISR_I2S(I2S_HandleTypeDef *hi2s)
{
 8006bf8:	b580      	push	{r7, lr}
 8006bfa:	b082      	sub	sp, #8
 8006bfc:	af00      	add	r7, sp, #0
 8006bfe:	6078      	str	r0, [r7, #4]
  /* Write Data on DR register */
  hi2s->Instance->DR = (*hi2s->pTxBuffPtr++);
 8006c00:	687b      	ldr	r3, [r7, #4]
 8006c02:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006c04:	1c99      	adds	r1, r3, #2
 8006c06:	687a      	ldr	r2, [r7, #4]
 8006c08:	6251      	str	r1, [r2, #36]	@ 0x24
 8006c0a:	881a      	ldrh	r2, [r3, #0]
 8006c0c:	687b      	ldr	r3, [r7, #4]
 8006c0e:	681b      	ldr	r3, [r3, #0]
 8006c10:	60da      	str	r2, [r3, #12]
  hi2s->TxXferCount--;
 8006c12:	687b      	ldr	r3, [r7, #4]
 8006c14:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8006c16:	b29b      	uxth	r3, r3
 8006c18:	3b01      	subs	r3, #1
 8006c1a:	b29a      	uxth	r2, r3
 8006c1c:	687b      	ldr	r3, [r7, #4]
 8006c1e:	855a      	strh	r2, [r3, #42]	@ 0x2a

  if (hi2s->TxXferCount == 0U)
 8006c20:	687b      	ldr	r3, [r7, #4]
 8006c22:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8006c24:	b29b      	uxth	r3, r3
 8006c26:	2b00      	cmp	r3, #0
 8006c28:	d113      	bne.n	8006c52 <I2SEx_TxISR_I2S+0x5a>
  {
    /* Disable TXE and ERR interrupt */
    __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 8006c2a:	687b      	ldr	r3, [r7, #4]
 8006c2c:	681b      	ldr	r3, [r3, #0]
 8006c2e:	685a      	ldr	r2, [r3, #4]
 8006c30:	687b      	ldr	r3, [r7, #4]
 8006c32:	681b      	ldr	r3, [r3, #0]
 8006c34:	f022 02a0 	bic.w	r2, r2, #160	@ 0xa0
 8006c38:	605a      	str	r2, [r3, #4]

    if (hi2s->RxXferCount == 0U)
 8006c3a:	687b      	ldr	r3, [r7, #4]
 8006c3c:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 8006c3e:	b29b      	uxth	r3, r3
 8006c40:	2b00      	cmp	r3, #0
 8006c42:	d106      	bne.n	8006c52 <I2SEx_TxISR_I2S+0x5a>
    {
      hi2s->State = HAL_I2S_STATE_READY;
 8006c44:	687b      	ldr	r3, [r7, #4]
 8006c46:	2201      	movs	r2, #1
 8006c48:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
      /* Call user TxRx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->TxRxCpltCallback(hi2s);
#else
      HAL_I2SEx_TxRxCpltCallback(hi2s);
 8006c4c:	6878      	ldr	r0, [r7, #4]
 8006c4e:	f7ff ffc9 	bl	8006be4 <HAL_I2SEx_TxRxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }
}
 8006c52:	bf00      	nop
 8006c54:	3708      	adds	r7, #8
 8006c56:	46bd      	mov	sp, r7
 8006c58:	bd80      	pop	{r7, pc}
	...

08006c5c <I2SEx_TxISR_I2SExt>:
  * @brief  I2SExt Full-Duplex IT handler transmit function
  * @param  hi2s I2S handle
  * @retval None
  */
static void I2SEx_TxISR_I2SExt(I2S_HandleTypeDef *hi2s)
{
 8006c5c:	b580      	push	{r7, lr}
 8006c5e:	b082      	sub	sp, #8
 8006c60:	af00      	add	r7, sp, #0
 8006c62:	6078      	str	r0, [r7, #4]
  /* Write Data on DR register */
  I2SxEXT(hi2s->Instance)->DR = (*hi2s->pTxBuffPtr++);
 8006c64:	687b      	ldr	r3, [r7, #4]
 8006c66:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006c68:	1c99      	adds	r1, r3, #2
 8006c6a:	687a      	ldr	r2, [r7, #4]
 8006c6c:	6251      	str	r1, [r2, #36]	@ 0x24
 8006c6e:	8819      	ldrh	r1, [r3, #0]
 8006c70:	687b      	ldr	r3, [r7, #4]
 8006c72:	681b      	ldr	r3, [r3, #0]
 8006c74:	4a1d      	ldr	r2, [pc, #116]	@ (8006cec <I2SEx_TxISR_I2SExt+0x90>)
 8006c76:	4293      	cmp	r3, r2
 8006c78:	d101      	bne.n	8006c7e <I2SEx_TxISR_I2SExt+0x22>
 8006c7a:	4b1d      	ldr	r3, [pc, #116]	@ (8006cf0 <I2SEx_TxISR_I2SExt+0x94>)
 8006c7c:	e001      	b.n	8006c82 <I2SEx_TxISR_I2SExt+0x26>
 8006c7e:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8006c82:	460a      	mov	r2, r1
 8006c84:	60da      	str	r2, [r3, #12]
  hi2s->TxXferCount--;
 8006c86:	687b      	ldr	r3, [r7, #4]
 8006c88:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8006c8a:	b29b      	uxth	r3, r3
 8006c8c:	3b01      	subs	r3, #1
 8006c8e:	b29a      	uxth	r2, r3
 8006c90:	687b      	ldr	r3, [r7, #4]
 8006c92:	855a      	strh	r2, [r3, #42]	@ 0x2a

  if (hi2s->TxXferCount == 0U)
 8006c94:	687b      	ldr	r3, [r7, #4]
 8006c96:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8006c98:	b29b      	uxth	r3, r3
 8006c9a:	2b00      	cmp	r3, #0
 8006c9c:	d121      	bne.n	8006ce2 <I2SEx_TxISR_I2SExt+0x86>
  {
    /* Disable I2Sext TXE and ERR interrupt */
    __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 8006c9e:	687b      	ldr	r3, [r7, #4]
 8006ca0:	681b      	ldr	r3, [r3, #0]
 8006ca2:	4a12      	ldr	r2, [pc, #72]	@ (8006cec <I2SEx_TxISR_I2SExt+0x90>)
 8006ca4:	4293      	cmp	r3, r2
 8006ca6:	d101      	bne.n	8006cac <I2SEx_TxISR_I2SExt+0x50>
 8006ca8:	4b11      	ldr	r3, [pc, #68]	@ (8006cf0 <I2SEx_TxISR_I2SExt+0x94>)
 8006caa:	e001      	b.n	8006cb0 <I2SEx_TxISR_I2SExt+0x54>
 8006cac:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8006cb0:	685a      	ldr	r2, [r3, #4]
 8006cb2:	687b      	ldr	r3, [r7, #4]
 8006cb4:	681b      	ldr	r3, [r3, #0]
 8006cb6:	490d      	ldr	r1, [pc, #52]	@ (8006cec <I2SEx_TxISR_I2SExt+0x90>)
 8006cb8:	428b      	cmp	r3, r1
 8006cba:	d101      	bne.n	8006cc0 <I2SEx_TxISR_I2SExt+0x64>
 8006cbc:	4b0c      	ldr	r3, [pc, #48]	@ (8006cf0 <I2SEx_TxISR_I2SExt+0x94>)
 8006cbe:	e001      	b.n	8006cc4 <I2SEx_TxISR_I2SExt+0x68>
 8006cc0:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8006cc4:	f022 02a0 	bic.w	r2, r2, #160	@ 0xa0
 8006cc8:	605a      	str	r2, [r3, #4]

    if (hi2s->RxXferCount == 0U)
 8006cca:	687b      	ldr	r3, [r7, #4]
 8006ccc:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 8006cce:	b29b      	uxth	r3, r3
 8006cd0:	2b00      	cmp	r3, #0
 8006cd2:	d106      	bne.n	8006ce2 <I2SEx_TxISR_I2SExt+0x86>
    {
      hi2s->State = HAL_I2S_STATE_READY;
 8006cd4:	687b      	ldr	r3, [r7, #4]
 8006cd6:	2201      	movs	r2, #1
 8006cd8:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
      /* Call user TxRx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->TxRxCpltCallback(hi2s);
#else
      HAL_I2SEx_TxRxCpltCallback(hi2s);
 8006cdc:	6878      	ldr	r0, [r7, #4]
 8006cde:	f7ff ff81 	bl	8006be4 <HAL_I2SEx_TxRxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }
}
 8006ce2:	bf00      	nop
 8006ce4:	3708      	adds	r7, #8
 8006ce6:	46bd      	mov	sp, r7
 8006ce8:	bd80      	pop	{r7, pc}
 8006cea:	bf00      	nop
 8006cec:	40003800 	.word	0x40003800
 8006cf0:	40003400 	.word	0x40003400

08006cf4 <I2SEx_RxISR_I2S>:
  * @brief  I2S Full-Duplex IT handler receive function
  * @param  hi2s I2S handle
  * @retval None
  */
static void I2SEx_RxISR_I2S(I2S_HandleTypeDef *hi2s)
{
 8006cf4:	b580      	push	{r7, lr}
 8006cf6:	b082      	sub	sp, #8
 8006cf8:	af00      	add	r7, sp, #0
 8006cfa:	6078      	str	r0, [r7, #4]
  /* Read Data from DR register */
  (*hi2s->pRxBuffPtr++) = hi2s->Instance->DR;
 8006cfc:	687b      	ldr	r3, [r7, #4]
 8006cfe:	681b      	ldr	r3, [r3, #0]
 8006d00:	68d8      	ldr	r0, [r3, #12]
 8006d02:	687b      	ldr	r3, [r7, #4]
 8006d04:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006d06:	1c99      	adds	r1, r3, #2
 8006d08:	687a      	ldr	r2, [r7, #4]
 8006d0a:	62d1      	str	r1, [r2, #44]	@ 0x2c
 8006d0c:	b282      	uxth	r2, r0
 8006d0e:	801a      	strh	r2, [r3, #0]
  hi2s->RxXferCount--;
 8006d10:	687b      	ldr	r3, [r7, #4]
 8006d12:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 8006d14:	b29b      	uxth	r3, r3
 8006d16:	3b01      	subs	r3, #1
 8006d18:	b29a      	uxth	r2, r3
 8006d1a:	687b      	ldr	r3, [r7, #4]
 8006d1c:	865a      	strh	r2, [r3, #50]	@ 0x32

  if (hi2s->RxXferCount == 0U)
 8006d1e:	687b      	ldr	r3, [r7, #4]
 8006d20:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 8006d22:	b29b      	uxth	r3, r3
 8006d24:	2b00      	cmp	r3, #0
 8006d26:	d113      	bne.n	8006d50 <I2SEx_RxISR_I2S+0x5c>
  {
    /* Disable RXNE and ERR interrupt */
    __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 8006d28:	687b      	ldr	r3, [r7, #4]
 8006d2a:	681b      	ldr	r3, [r3, #0]
 8006d2c:	685a      	ldr	r2, [r3, #4]
 8006d2e:	687b      	ldr	r3, [r7, #4]
 8006d30:	681b      	ldr	r3, [r3, #0]
 8006d32:	f022 0260 	bic.w	r2, r2, #96	@ 0x60
 8006d36:	605a      	str	r2, [r3, #4]

    if (hi2s->TxXferCount == 0U)
 8006d38:	687b      	ldr	r3, [r7, #4]
 8006d3a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8006d3c:	b29b      	uxth	r3, r3
 8006d3e:	2b00      	cmp	r3, #0
 8006d40:	d106      	bne.n	8006d50 <I2SEx_RxISR_I2S+0x5c>
    {
      hi2s->State = HAL_I2S_STATE_READY;
 8006d42:	687b      	ldr	r3, [r7, #4]
 8006d44:	2201      	movs	r2, #1
 8006d46:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
      /* Call user TxRx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->TxRxCpltCallback(hi2s);
#else
      HAL_I2SEx_TxRxCpltCallback(hi2s);
 8006d4a:	6878      	ldr	r0, [r7, #4]
 8006d4c:	f7ff ff4a 	bl	8006be4 <HAL_I2SEx_TxRxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }
}
 8006d50:	bf00      	nop
 8006d52:	3708      	adds	r7, #8
 8006d54:	46bd      	mov	sp, r7
 8006d56:	bd80      	pop	{r7, pc}

08006d58 <I2SEx_RxISR_I2SExt>:
  * @brief  I2SExt Full-Duplex IT handler receive function
  * @param  hi2s I2S handle
  * @retval None
  */
static void I2SEx_RxISR_I2SExt(I2S_HandleTypeDef *hi2s)
{
 8006d58:	b580      	push	{r7, lr}
 8006d5a:	b082      	sub	sp, #8
 8006d5c:	af00      	add	r7, sp, #0
 8006d5e:	6078      	str	r0, [r7, #4]
  /* Read Data from DR register */
  (*hi2s->pRxBuffPtr++) = I2SxEXT(hi2s->Instance)->DR;
 8006d60:	687b      	ldr	r3, [r7, #4]
 8006d62:	681b      	ldr	r3, [r3, #0]
 8006d64:	4a20      	ldr	r2, [pc, #128]	@ (8006de8 <I2SEx_RxISR_I2SExt+0x90>)
 8006d66:	4293      	cmp	r3, r2
 8006d68:	d101      	bne.n	8006d6e <I2SEx_RxISR_I2SExt+0x16>
 8006d6a:	4b20      	ldr	r3, [pc, #128]	@ (8006dec <I2SEx_RxISR_I2SExt+0x94>)
 8006d6c:	e001      	b.n	8006d72 <I2SEx_RxISR_I2SExt+0x1a>
 8006d6e:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8006d72:	68d8      	ldr	r0, [r3, #12]
 8006d74:	687b      	ldr	r3, [r7, #4]
 8006d76:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006d78:	1c99      	adds	r1, r3, #2
 8006d7a:	687a      	ldr	r2, [r7, #4]
 8006d7c:	62d1      	str	r1, [r2, #44]	@ 0x2c
 8006d7e:	b282      	uxth	r2, r0
 8006d80:	801a      	strh	r2, [r3, #0]
  hi2s->RxXferCount--;
 8006d82:	687b      	ldr	r3, [r7, #4]
 8006d84:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 8006d86:	b29b      	uxth	r3, r3
 8006d88:	3b01      	subs	r3, #1
 8006d8a:	b29a      	uxth	r2, r3
 8006d8c:	687b      	ldr	r3, [r7, #4]
 8006d8e:	865a      	strh	r2, [r3, #50]	@ 0x32

  if (hi2s->RxXferCount == 0U)
 8006d90:	687b      	ldr	r3, [r7, #4]
 8006d92:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 8006d94:	b29b      	uxth	r3, r3
 8006d96:	2b00      	cmp	r3, #0
 8006d98:	d121      	bne.n	8006dde <I2SEx_RxISR_I2SExt+0x86>
  {
    /* Disable I2Sext RXNE and ERR interrupt */
    __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 8006d9a:	687b      	ldr	r3, [r7, #4]
 8006d9c:	681b      	ldr	r3, [r3, #0]
 8006d9e:	4a12      	ldr	r2, [pc, #72]	@ (8006de8 <I2SEx_RxISR_I2SExt+0x90>)
 8006da0:	4293      	cmp	r3, r2
 8006da2:	d101      	bne.n	8006da8 <I2SEx_RxISR_I2SExt+0x50>
 8006da4:	4b11      	ldr	r3, [pc, #68]	@ (8006dec <I2SEx_RxISR_I2SExt+0x94>)
 8006da6:	e001      	b.n	8006dac <I2SEx_RxISR_I2SExt+0x54>
 8006da8:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8006dac:	685a      	ldr	r2, [r3, #4]
 8006dae:	687b      	ldr	r3, [r7, #4]
 8006db0:	681b      	ldr	r3, [r3, #0]
 8006db2:	490d      	ldr	r1, [pc, #52]	@ (8006de8 <I2SEx_RxISR_I2SExt+0x90>)
 8006db4:	428b      	cmp	r3, r1
 8006db6:	d101      	bne.n	8006dbc <I2SEx_RxISR_I2SExt+0x64>
 8006db8:	4b0c      	ldr	r3, [pc, #48]	@ (8006dec <I2SEx_RxISR_I2SExt+0x94>)
 8006dba:	e001      	b.n	8006dc0 <I2SEx_RxISR_I2SExt+0x68>
 8006dbc:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8006dc0:	f022 0260 	bic.w	r2, r2, #96	@ 0x60
 8006dc4:	605a      	str	r2, [r3, #4]

    if (hi2s->TxXferCount == 0U)
 8006dc6:	687b      	ldr	r3, [r7, #4]
 8006dc8:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8006dca:	b29b      	uxth	r3, r3
 8006dcc:	2b00      	cmp	r3, #0
 8006dce:	d106      	bne.n	8006dde <I2SEx_RxISR_I2SExt+0x86>
    {
      hi2s->State = HAL_I2S_STATE_READY;
 8006dd0:	687b      	ldr	r3, [r7, #4]
 8006dd2:	2201      	movs	r2, #1
 8006dd4:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
      /* Call user TxRx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->TxRxCpltCallback(hi2s);
#else
      HAL_I2SEx_TxRxCpltCallback(hi2s);
 8006dd8:	6878      	ldr	r0, [r7, #4]
 8006dda:	f7ff ff03 	bl	8006be4 <HAL_I2SEx_TxRxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }
}
 8006dde:	bf00      	nop
 8006de0:	3708      	adds	r7, #8
 8006de2:	46bd      	mov	sp, r7
 8006de4:	bd80      	pop	{r7, pc}
 8006de6:	bf00      	nop
 8006de8:	40003800 	.word	0x40003800
 8006dec:	40003400 	.word	0x40003400

08006df0 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(const RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8006df0:	b580      	push	{r7, lr}
 8006df2:	b086      	sub	sp, #24
 8006df4:	af00      	add	r7, sp, #0
 8006df6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8006df8:	687b      	ldr	r3, [r7, #4]
 8006dfa:	2b00      	cmp	r3, #0
 8006dfc:	d101      	bne.n	8006e02 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8006dfe:	2301      	movs	r3, #1
 8006e00:	e267      	b.n	80072d2 <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8006e02:	687b      	ldr	r3, [r7, #4]
 8006e04:	681b      	ldr	r3, [r3, #0]
 8006e06:	f003 0301 	and.w	r3, r3, #1
 8006e0a:	2b00      	cmp	r3, #0
 8006e0c:	d075      	beq.n	8006efa <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 8006e0e:	4b88      	ldr	r3, [pc, #544]	@ (8007030 <HAL_RCC_OscConfig+0x240>)
 8006e10:	689b      	ldr	r3, [r3, #8]
 8006e12:	f003 030c 	and.w	r3, r3, #12
 8006e16:	2b04      	cmp	r3, #4
 8006e18:	d00c      	beq.n	8006e34 <HAL_RCC_OscConfig+0x44>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8006e1a:	4b85      	ldr	r3, [pc, #532]	@ (8007030 <HAL_RCC_OscConfig+0x240>)
 8006e1c:	689b      	ldr	r3, [r3, #8]
 8006e1e:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 8006e22:	2b08      	cmp	r3, #8
 8006e24:	d112      	bne.n	8006e4c <HAL_RCC_OscConfig+0x5c>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8006e26:	4b82      	ldr	r3, [pc, #520]	@ (8007030 <HAL_RCC_OscConfig+0x240>)
 8006e28:	685b      	ldr	r3, [r3, #4]
 8006e2a:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8006e2e:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8006e32:	d10b      	bne.n	8006e4c <HAL_RCC_OscConfig+0x5c>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8006e34:	4b7e      	ldr	r3, [pc, #504]	@ (8007030 <HAL_RCC_OscConfig+0x240>)
 8006e36:	681b      	ldr	r3, [r3, #0]
 8006e38:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8006e3c:	2b00      	cmp	r3, #0
 8006e3e:	d05b      	beq.n	8006ef8 <HAL_RCC_OscConfig+0x108>
 8006e40:	687b      	ldr	r3, [r7, #4]
 8006e42:	685b      	ldr	r3, [r3, #4]
 8006e44:	2b00      	cmp	r3, #0
 8006e46:	d157      	bne.n	8006ef8 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8006e48:	2301      	movs	r3, #1
 8006e4a:	e242      	b.n	80072d2 <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8006e4c:	687b      	ldr	r3, [r7, #4]
 8006e4e:	685b      	ldr	r3, [r3, #4]
 8006e50:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8006e54:	d106      	bne.n	8006e64 <HAL_RCC_OscConfig+0x74>
 8006e56:	4b76      	ldr	r3, [pc, #472]	@ (8007030 <HAL_RCC_OscConfig+0x240>)
 8006e58:	681b      	ldr	r3, [r3, #0]
 8006e5a:	4a75      	ldr	r2, [pc, #468]	@ (8007030 <HAL_RCC_OscConfig+0x240>)
 8006e5c:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8006e60:	6013      	str	r3, [r2, #0]
 8006e62:	e01d      	b.n	8006ea0 <HAL_RCC_OscConfig+0xb0>
 8006e64:	687b      	ldr	r3, [r7, #4]
 8006e66:	685b      	ldr	r3, [r3, #4]
 8006e68:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8006e6c:	d10c      	bne.n	8006e88 <HAL_RCC_OscConfig+0x98>
 8006e6e:	4b70      	ldr	r3, [pc, #448]	@ (8007030 <HAL_RCC_OscConfig+0x240>)
 8006e70:	681b      	ldr	r3, [r3, #0]
 8006e72:	4a6f      	ldr	r2, [pc, #444]	@ (8007030 <HAL_RCC_OscConfig+0x240>)
 8006e74:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8006e78:	6013      	str	r3, [r2, #0]
 8006e7a:	4b6d      	ldr	r3, [pc, #436]	@ (8007030 <HAL_RCC_OscConfig+0x240>)
 8006e7c:	681b      	ldr	r3, [r3, #0]
 8006e7e:	4a6c      	ldr	r2, [pc, #432]	@ (8007030 <HAL_RCC_OscConfig+0x240>)
 8006e80:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8006e84:	6013      	str	r3, [r2, #0]
 8006e86:	e00b      	b.n	8006ea0 <HAL_RCC_OscConfig+0xb0>
 8006e88:	4b69      	ldr	r3, [pc, #420]	@ (8007030 <HAL_RCC_OscConfig+0x240>)
 8006e8a:	681b      	ldr	r3, [r3, #0]
 8006e8c:	4a68      	ldr	r2, [pc, #416]	@ (8007030 <HAL_RCC_OscConfig+0x240>)
 8006e8e:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8006e92:	6013      	str	r3, [r2, #0]
 8006e94:	4b66      	ldr	r3, [pc, #408]	@ (8007030 <HAL_RCC_OscConfig+0x240>)
 8006e96:	681b      	ldr	r3, [r3, #0]
 8006e98:	4a65      	ldr	r2, [pc, #404]	@ (8007030 <HAL_RCC_OscConfig+0x240>)
 8006e9a:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8006e9e:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if ((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8006ea0:	687b      	ldr	r3, [r7, #4]
 8006ea2:	685b      	ldr	r3, [r3, #4]
 8006ea4:	2b00      	cmp	r3, #0
 8006ea6:	d013      	beq.n	8006ed0 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8006ea8:	f7fb fda8 	bl	80029fc <HAL_GetTick>
 8006eac:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8006eae:	e008      	b.n	8006ec2 <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8006eb0:	f7fb fda4 	bl	80029fc <HAL_GetTick>
 8006eb4:	4602      	mov	r2, r0
 8006eb6:	693b      	ldr	r3, [r7, #16]
 8006eb8:	1ad3      	subs	r3, r2, r3
 8006eba:	2b64      	cmp	r3, #100	@ 0x64
 8006ebc:	d901      	bls.n	8006ec2 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8006ebe:	2303      	movs	r3, #3
 8006ec0:	e207      	b.n	80072d2 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8006ec2:	4b5b      	ldr	r3, [pc, #364]	@ (8007030 <HAL_RCC_OscConfig+0x240>)
 8006ec4:	681b      	ldr	r3, [r3, #0]
 8006ec6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8006eca:	2b00      	cmp	r3, #0
 8006ecc:	d0f0      	beq.n	8006eb0 <HAL_RCC_OscConfig+0xc0>
 8006ece:	e014      	b.n	8006efa <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8006ed0:	f7fb fd94 	bl	80029fc <HAL_GetTick>
 8006ed4:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8006ed6:	e008      	b.n	8006eea <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8006ed8:	f7fb fd90 	bl	80029fc <HAL_GetTick>
 8006edc:	4602      	mov	r2, r0
 8006ede:	693b      	ldr	r3, [r7, #16]
 8006ee0:	1ad3      	subs	r3, r2, r3
 8006ee2:	2b64      	cmp	r3, #100	@ 0x64
 8006ee4:	d901      	bls.n	8006eea <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8006ee6:	2303      	movs	r3, #3
 8006ee8:	e1f3      	b.n	80072d2 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8006eea:	4b51      	ldr	r3, [pc, #324]	@ (8007030 <HAL_RCC_OscConfig+0x240>)
 8006eec:	681b      	ldr	r3, [r3, #0]
 8006eee:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8006ef2:	2b00      	cmp	r3, #0
 8006ef4:	d1f0      	bne.n	8006ed8 <HAL_RCC_OscConfig+0xe8>
 8006ef6:	e000      	b.n	8006efa <HAL_RCC_OscConfig+0x10a>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8006ef8:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8006efa:	687b      	ldr	r3, [r7, #4]
 8006efc:	681b      	ldr	r3, [r3, #0]
 8006efe:	f003 0302 	and.w	r3, r3, #2
 8006f02:	2b00      	cmp	r3, #0
 8006f04:	d063      	beq.n	8006fce <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 8006f06:	4b4a      	ldr	r3, [pc, #296]	@ (8007030 <HAL_RCC_OscConfig+0x240>)
 8006f08:	689b      	ldr	r3, [r3, #8]
 8006f0a:	f003 030c 	and.w	r3, r3, #12
 8006f0e:	2b00      	cmp	r3, #0
 8006f10:	d00b      	beq.n	8006f2a <HAL_RCC_OscConfig+0x13a>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8006f12:	4b47      	ldr	r3, [pc, #284]	@ (8007030 <HAL_RCC_OscConfig+0x240>)
 8006f14:	689b      	ldr	r3, [r3, #8]
 8006f16:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 8006f1a:	2b08      	cmp	r3, #8
 8006f1c:	d11c      	bne.n	8006f58 <HAL_RCC_OscConfig+0x168>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8006f1e:	4b44      	ldr	r3, [pc, #272]	@ (8007030 <HAL_RCC_OscConfig+0x240>)
 8006f20:	685b      	ldr	r3, [r3, #4]
 8006f22:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8006f26:	2b00      	cmp	r3, #0
 8006f28:	d116      	bne.n	8006f58 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8006f2a:	4b41      	ldr	r3, [pc, #260]	@ (8007030 <HAL_RCC_OscConfig+0x240>)
 8006f2c:	681b      	ldr	r3, [r3, #0]
 8006f2e:	f003 0302 	and.w	r3, r3, #2
 8006f32:	2b00      	cmp	r3, #0
 8006f34:	d005      	beq.n	8006f42 <HAL_RCC_OscConfig+0x152>
 8006f36:	687b      	ldr	r3, [r7, #4]
 8006f38:	68db      	ldr	r3, [r3, #12]
 8006f3a:	2b01      	cmp	r3, #1
 8006f3c:	d001      	beq.n	8006f42 <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 8006f3e:	2301      	movs	r3, #1
 8006f40:	e1c7      	b.n	80072d2 <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8006f42:	4b3b      	ldr	r3, [pc, #236]	@ (8007030 <HAL_RCC_OscConfig+0x240>)
 8006f44:	681b      	ldr	r3, [r3, #0]
 8006f46:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8006f4a:	687b      	ldr	r3, [r7, #4]
 8006f4c:	691b      	ldr	r3, [r3, #16]
 8006f4e:	00db      	lsls	r3, r3, #3
 8006f50:	4937      	ldr	r1, [pc, #220]	@ (8007030 <HAL_RCC_OscConfig+0x240>)
 8006f52:	4313      	orrs	r3, r2
 8006f54:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8006f56:	e03a      	b.n	8006fce <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 8006f58:	687b      	ldr	r3, [r7, #4]
 8006f5a:	68db      	ldr	r3, [r3, #12]
 8006f5c:	2b00      	cmp	r3, #0
 8006f5e:	d020      	beq.n	8006fa2 <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8006f60:	4b34      	ldr	r3, [pc, #208]	@ (8007034 <HAL_RCC_OscConfig+0x244>)
 8006f62:	2201      	movs	r2, #1
 8006f64:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006f66:	f7fb fd49 	bl	80029fc <HAL_GetTick>
 8006f6a:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8006f6c:	e008      	b.n	8006f80 <HAL_RCC_OscConfig+0x190>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8006f6e:	f7fb fd45 	bl	80029fc <HAL_GetTick>
 8006f72:	4602      	mov	r2, r0
 8006f74:	693b      	ldr	r3, [r7, #16]
 8006f76:	1ad3      	subs	r3, r2, r3
 8006f78:	2b02      	cmp	r3, #2
 8006f7a:	d901      	bls.n	8006f80 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8006f7c:	2303      	movs	r3, #3
 8006f7e:	e1a8      	b.n	80072d2 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8006f80:	4b2b      	ldr	r3, [pc, #172]	@ (8007030 <HAL_RCC_OscConfig+0x240>)
 8006f82:	681b      	ldr	r3, [r3, #0]
 8006f84:	f003 0302 	and.w	r3, r3, #2
 8006f88:	2b00      	cmp	r3, #0
 8006f8a:	d0f0      	beq.n	8006f6e <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8006f8c:	4b28      	ldr	r3, [pc, #160]	@ (8007030 <HAL_RCC_OscConfig+0x240>)
 8006f8e:	681b      	ldr	r3, [r3, #0]
 8006f90:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8006f94:	687b      	ldr	r3, [r7, #4]
 8006f96:	691b      	ldr	r3, [r3, #16]
 8006f98:	00db      	lsls	r3, r3, #3
 8006f9a:	4925      	ldr	r1, [pc, #148]	@ (8007030 <HAL_RCC_OscConfig+0x240>)
 8006f9c:	4313      	orrs	r3, r2
 8006f9e:	600b      	str	r3, [r1, #0]
 8006fa0:	e015      	b.n	8006fce <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8006fa2:	4b24      	ldr	r3, [pc, #144]	@ (8007034 <HAL_RCC_OscConfig+0x244>)
 8006fa4:	2200      	movs	r2, #0
 8006fa6:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006fa8:	f7fb fd28 	bl	80029fc <HAL_GetTick>
 8006fac:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8006fae:	e008      	b.n	8006fc2 <HAL_RCC_OscConfig+0x1d2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8006fb0:	f7fb fd24 	bl	80029fc <HAL_GetTick>
 8006fb4:	4602      	mov	r2, r0
 8006fb6:	693b      	ldr	r3, [r7, #16]
 8006fb8:	1ad3      	subs	r3, r2, r3
 8006fba:	2b02      	cmp	r3, #2
 8006fbc:	d901      	bls.n	8006fc2 <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 8006fbe:	2303      	movs	r3, #3
 8006fc0:	e187      	b.n	80072d2 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8006fc2:	4b1b      	ldr	r3, [pc, #108]	@ (8007030 <HAL_RCC_OscConfig+0x240>)
 8006fc4:	681b      	ldr	r3, [r3, #0]
 8006fc6:	f003 0302 	and.w	r3, r3, #2
 8006fca:	2b00      	cmp	r3, #0
 8006fcc:	d1f0      	bne.n	8006fb0 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8006fce:	687b      	ldr	r3, [r7, #4]
 8006fd0:	681b      	ldr	r3, [r3, #0]
 8006fd2:	f003 0308 	and.w	r3, r3, #8
 8006fd6:	2b00      	cmp	r3, #0
 8006fd8:	d036      	beq.n	8007048 <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 8006fda:	687b      	ldr	r3, [r7, #4]
 8006fdc:	695b      	ldr	r3, [r3, #20]
 8006fde:	2b00      	cmp	r3, #0
 8006fe0:	d016      	beq.n	8007010 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8006fe2:	4b15      	ldr	r3, [pc, #84]	@ (8007038 <HAL_RCC_OscConfig+0x248>)
 8006fe4:	2201      	movs	r2, #1
 8006fe6:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8006fe8:	f7fb fd08 	bl	80029fc <HAL_GetTick>
 8006fec:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8006fee:	e008      	b.n	8007002 <HAL_RCC_OscConfig+0x212>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8006ff0:	f7fb fd04 	bl	80029fc <HAL_GetTick>
 8006ff4:	4602      	mov	r2, r0
 8006ff6:	693b      	ldr	r3, [r7, #16]
 8006ff8:	1ad3      	subs	r3, r2, r3
 8006ffa:	2b02      	cmp	r3, #2
 8006ffc:	d901      	bls.n	8007002 <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 8006ffe:	2303      	movs	r3, #3
 8007000:	e167      	b.n	80072d2 <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8007002:	4b0b      	ldr	r3, [pc, #44]	@ (8007030 <HAL_RCC_OscConfig+0x240>)
 8007004:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8007006:	f003 0302 	and.w	r3, r3, #2
 800700a:	2b00      	cmp	r3, #0
 800700c:	d0f0      	beq.n	8006ff0 <HAL_RCC_OscConfig+0x200>
 800700e:	e01b      	b.n	8007048 <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8007010:	4b09      	ldr	r3, [pc, #36]	@ (8007038 <HAL_RCC_OscConfig+0x248>)
 8007012:	2200      	movs	r2, #0
 8007014:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8007016:	f7fb fcf1 	bl	80029fc <HAL_GetTick>
 800701a:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800701c:	e00e      	b.n	800703c <HAL_RCC_OscConfig+0x24c>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800701e:	f7fb fced 	bl	80029fc <HAL_GetTick>
 8007022:	4602      	mov	r2, r0
 8007024:	693b      	ldr	r3, [r7, #16]
 8007026:	1ad3      	subs	r3, r2, r3
 8007028:	2b02      	cmp	r3, #2
 800702a:	d907      	bls.n	800703c <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 800702c:	2303      	movs	r3, #3
 800702e:	e150      	b.n	80072d2 <HAL_RCC_OscConfig+0x4e2>
 8007030:	40023800 	.word	0x40023800
 8007034:	42470000 	.word	0x42470000
 8007038:	42470e80 	.word	0x42470e80
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800703c:	4b88      	ldr	r3, [pc, #544]	@ (8007260 <HAL_RCC_OscConfig+0x470>)
 800703e:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8007040:	f003 0302 	and.w	r3, r3, #2
 8007044:	2b00      	cmp	r3, #0
 8007046:	d1ea      	bne.n	800701e <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8007048:	687b      	ldr	r3, [r7, #4]
 800704a:	681b      	ldr	r3, [r3, #0]
 800704c:	f003 0304 	and.w	r3, r3, #4
 8007050:	2b00      	cmp	r3, #0
 8007052:	f000 8097 	beq.w	8007184 <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 8007056:	2300      	movs	r3, #0
 8007058:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 800705a:	4b81      	ldr	r3, [pc, #516]	@ (8007260 <HAL_RCC_OscConfig+0x470>)
 800705c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800705e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8007062:	2b00      	cmp	r3, #0
 8007064:	d10f      	bne.n	8007086 <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8007066:	2300      	movs	r3, #0
 8007068:	60bb      	str	r3, [r7, #8]
 800706a:	4b7d      	ldr	r3, [pc, #500]	@ (8007260 <HAL_RCC_OscConfig+0x470>)
 800706c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800706e:	4a7c      	ldr	r2, [pc, #496]	@ (8007260 <HAL_RCC_OscConfig+0x470>)
 8007070:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8007074:	6413      	str	r3, [r2, #64]	@ 0x40
 8007076:	4b7a      	ldr	r3, [pc, #488]	@ (8007260 <HAL_RCC_OscConfig+0x470>)
 8007078:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800707a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800707e:	60bb      	str	r3, [r7, #8]
 8007080:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8007082:	2301      	movs	r3, #1
 8007084:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8007086:	4b77      	ldr	r3, [pc, #476]	@ (8007264 <HAL_RCC_OscConfig+0x474>)
 8007088:	681b      	ldr	r3, [r3, #0]
 800708a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800708e:	2b00      	cmp	r3, #0
 8007090:	d118      	bne.n	80070c4 <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8007092:	4b74      	ldr	r3, [pc, #464]	@ (8007264 <HAL_RCC_OscConfig+0x474>)
 8007094:	681b      	ldr	r3, [r3, #0]
 8007096:	4a73      	ldr	r2, [pc, #460]	@ (8007264 <HAL_RCC_OscConfig+0x474>)
 8007098:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800709c:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800709e:	f7fb fcad 	bl	80029fc <HAL_GetTick>
 80070a2:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80070a4:	e008      	b.n	80070b8 <HAL_RCC_OscConfig+0x2c8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80070a6:	f7fb fca9 	bl	80029fc <HAL_GetTick>
 80070aa:	4602      	mov	r2, r0
 80070ac:	693b      	ldr	r3, [r7, #16]
 80070ae:	1ad3      	subs	r3, r2, r3
 80070b0:	2b02      	cmp	r3, #2
 80070b2:	d901      	bls.n	80070b8 <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 80070b4:	2303      	movs	r3, #3
 80070b6:	e10c      	b.n	80072d2 <HAL_RCC_OscConfig+0x4e2>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80070b8:	4b6a      	ldr	r3, [pc, #424]	@ (8007264 <HAL_RCC_OscConfig+0x474>)
 80070ba:	681b      	ldr	r3, [r3, #0]
 80070bc:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80070c0:	2b00      	cmp	r3, #0
 80070c2:	d0f0      	beq.n	80070a6 <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80070c4:	687b      	ldr	r3, [r7, #4]
 80070c6:	689b      	ldr	r3, [r3, #8]
 80070c8:	2b01      	cmp	r3, #1
 80070ca:	d106      	bne.n	80070da <HAL_RCC_OscConfig+0x2ea>
 80070cc:	4b64      	ldr	r3, [pc, #400]	@ (8007260 <HAL_RCC_OscConfig+0x470>)
 80070ce:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80070d0:	4a63      	ldr	r2, [pc, #396]	@ (8007260 <HAL_RCC_OscConfig+0x470>)
 80070d2:	f043 0301 	orr.w	r3, r3, #1
 80070d6:	6713      	str	r3, [r2, #112]	@ 0x70
 80070d8:	e01c      	b.n	8007114 <HAL_RCC_OscConfig+0x324>
 80070da:	687b      	ldr	r3, [r7, #4]
 80070dc:	689b      	ldr	r3, [r3, #8]
 80070de:	2b05      	cmp	r3, #5
 80070e0:	d10c      	bne.n	80070fc <HAL_RCC_OscConfig+0x30c>
 80070e2:	4b5f      	ldr	r3, [pc, #380]	@ (8007260 <HAL_RCC_OscConfig+0x470>)
 80070e4:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80070e6:	4a5e      	ldr	r2, [pc, #376]	@ (8007260 <HAL_RCC_OscConfig+0x470>)
 80070e8:	f043 0304 	orr.w	r3, r3, #4
 80070ec:	6713      	str	r3, [r2, #112]	@ 0x70
 80070ee:	4b5c      	ldr	r3, [pc, #368]	@ (8007260 <HAL_RCC_OscConfig+0x470>)
 80070f0:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80070f2:	4a5b      	ldr	r2, [pc, #364]	@ (8007260 <HAL_RCC_OscConfig+0x470>)
 80070f4:	f043 0301 	orr.w	r3, r3, #1
 80070f8:	6713      	str	r3, [r2, #112]	@ 0x70
 80070fa:	e00b      	b.n	8007114 <HAL_RCC_OscConfig+0x324>
 80070fc:	4b58      	ldr	r3, [pc, #352]	@ (8007260 <HAL_RCC_OscConfig+0x470>)
 80070fe:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8007100:	4a57      	ldr	r2, [pc, #348]	@ (8007260 <HAL_RCC_OscConfig+0x470>)
 8007102:	f023 0301 	bic.w	r3, r3, #1
 8007106:	6713      	str	r3, [r2, #112]	@ 0x70
 8007108:	4b55      	ldr	r3, [pc, #340]	@ (8007260 <HAL_RCC_OscConfig+0x470>)
 800710a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800710c:	4a54      	ldr	r2, [pc, #336]	@ (8007260 <HAL_RCC_OscConfig+0x470>)
 800710e:	f023 0304 	bic.w	r3, r3, #4
 8007112:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8007114:	687b      	ldr	r3, [r7, #4]
 8007116:	689b      	ldr	r3, [r3, #8]
 8007118:	2b00      	cmp	r3, #0
 800711a:	d015      	beq.n	8007148 <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800711c:	f7fb fc6e 	bl	80029fc <HAL_GetTick>
 8007120:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8007122:	e00a      	b.n	800713a <HAL_RCC_OscConfig+0x34a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8007124:	f7fb fc6a 	bl	80029fc <HAL_GetTick>
 8007128:	4602      	mov	r2, r0
 800712a:	693b      	ldr	r3, [r7, #16]
 800712c:	1ad3      	subs	r3, r2, r3
 800712e:	f241 3288 	movw	r2, #5000	@ 0x1388
 8007132:	4293      	cmp	r3, r2
 8007134:	d901      	bls.n	800713a <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 8007136:	2303      	movs	r3, #3
 8007138:	e0cb      	b.n	80072d2 <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800713a:	4b49      	ldr	r3, [pc, #292]	@ (8007260 <HAL_RCC_OscConfig+0x470>)
 800713c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800713e:	f003 0302 	and.w	r3, r3, #2
 8007142:	2b00      	cmp	r3, #0
 8007144:	d0ee      	beq.n	8007124 <HAL_RCC_OscConfig+0x334>
 8007146:	e014      	b.n	8007172 <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8007148:	f7fb fc58 	bl	80029fc <HAL_GetTick>
 800714c:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800714e:	e00a      	b.n	8007166 <HAL_RCC_OscConfig+0x376>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8007150:	f7fb fc54 	bl	80029fc <HAL_GetTick>
 8007154:	4602      	mov	r2, r0
 8007156:	693b      	ldr	r3, [r7, #16]
 8007158:	1ad3      	subs	r3, r2, r3
 800715a:	f241 3288 	movw	r2, #5000	@ 0x1388
 800715e:	4293      	cmp	r3, r2
 8007160:	d901      	bls.n	8007166 <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 8007162:	2303      	movs	r3, #3
 8007164:	e0b5      	b.n	80072d2 <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8007166:	4b3e      	ldr	r3, [pc, #248]	@ (8007260 <HAL_RCC_OscConfig+0x470>)
 8007168:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800716a:	f003 0302 	and.w	r3, r3, #2
 800716e:	2b00      	cmp	r3, #0
 8007170:	d1ee      	bne.n	8007150 <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8007172:	7dfb      	ldrb	r3, [r7, #23]
 8007174:	2b01      	cmp	r3, #1
 8007176:	d105      	bne.n	8007184 <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8007178:	4b39      	ldr	r3, [pc, #228]	@ (8007260 <HAL_RCC_OscConfig+0x470>)
 800717a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800717c:	4a38      	ldr	r2, [pc, #224]	@ (8007260 <HAL_RCC_OscConfig+0x470>)
 800717e:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8007182:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8007184:	687b      	ldr	r3, [r7, #4]
 8007186:	699b      	ldr	r3, [r3, #24]
 8007188:	2b00      	cmp	r3, #0
 800718a:	f000 80a1 	beq.w	80072d0 <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 800718e:	4b34      	ldr	r3, [pc, #208]	@ (8007260 <HAL_RCC_OscConfig+0x470>)
 8007190:	689b      	ldr	r3, [r3, #8]
 8007192:	f003 030c 	and.w	r3, r3, #12
 8007196:	2b08      	cmp	r3, #8
 8007198:	d05c      	beq.n	8007254 <HAL_RCC_OscConfig+0x464>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 800719a:	687b      	ldr	r3, [r7, #4]
 800719c:	699b      	ldr	r3, [r3, #24]
 800719e:	2b02      	cmp	r3, #2
 80071a0:	d141      	bne.n	8007226 <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80071a2:	4b31      	ldr	r3, [pc, #196]	@ (8007268 <HAL_RCC_OscConfig+0x478>)
 80071a4:	2200      	movs	r2, #0
 80071a6:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80071a8:	f7fb fc28 	bl	80029fc <HAL_GetTick>
 80071ac:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80071ae:	e008      	b.n	80071c2 <HAL_RCC_OscConfig+0x3d2>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80071b0:	f7fb fc24 	bl	80029fc <HAL_GetTick>
 80071b4:	4602      	mov	r2, r0
 80071b6:	693b      	ldr	r3, [r7, #16]
 80071b8:	1ad3      	subs	r3, r2, r3
 80071ba:	2b02      	cmp	r3, #2
 80071bc:	d901      	bls.n	80071c2 <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 80071be:	2303      	movs	r3, #3
 80071c0:	e087      	b.n	80072d2 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80071c2:	4b27      	ldr	r3, [pc, #156]	@ (8007260 <HAL_RCC_OscConfig+0x470>)
 80071c4:	681b      	ldr	r3, [r3, #0]
 80071c6:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80071ca:	2b00      	cmp	r3, #0
 80071cc:	d1f0      	bne.n	80071b0 <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 80071ce:	687b      	ldr	r3, [r7, #4]
 80071d0:	69da      	ldr	r2, [r3, #28]
 80071d2:	687b      	ldr	r3, [r7, #4]
 80071d4:	6a1b      	ldr	r3, [r3, #32]
 80071d6:	431a      	orrs	r2, r3
 80071d8:	687b      	ldr	r3, [r7, #4]
 80071da:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80071dc:	019b      	lsls	r3, r3, #6
 80071de:	431a      	orrs	r2, r3
 80071e0:	687b      	ldr	r3, [r7, #4]
 80071e2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80071e4:	085b      	lsrs	r3, r3, #1
 80071e6:	3b01      	subs	r3, #1
 80071e8:	041b      	lsls	r3, r3, #16
 80071ea:	431a      	orrs	r2, r3
 80071ec:	687b      	ldr	r3, [r7, #4]
 80071ee:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80071f0:	061b      	lsls	r3, r3, #24
 80071f2:	491b      	ldr	r1, [pc, #108]	@ (8007260 <HAL_RCC_OscConfig+0x470>)
 80071f4:	4313      	orrs	r3, r2
 80071f6:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80071f8:	4b1b      	ldr	r3, [pc, #108]	@ (8007268 <HAL_RCC_OscConfig+0x478>)
 80071fa:	2201      	movs	r2, #1
 80071fc:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80071fe:	f7fb fbfd 	bl	80029fc <HAL_GetTick>
 8007202:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8007204:	e008      	b.n	8007218 <HAL_RCC_OscConfig+0x428>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8007206:	f7fb fbf9 	bl	80029fc <HAL_GetTick>
 800720a:	4602      	mov	r2, r0
 800720c:	693b      	ldr	r3, [r7, #16]
 800720e:	1ad3      	subs	r3, r2, r3
 8007210:	2b02      	cmp	r3, #2
 8007212:	d901      	bls.n	8007218 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 8007214:	2303      	movs	r3, #3
 8007216:	e05c      	b.n	80072d2 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8007218:	4b11      	ldr	r3, [pc, #68]	@ (8007260 <HAL_RCC_OscConfig+0x470>)
 800721a:	681b      	ldr	r3, [r3, #0]
 800721c:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8007220:	2b00      	cmp	r3, #0
 8007222:	d0f0      	beq.n	8007206 <HAL_RCC_OscConfig+0x416>
 8007224:	e054      	b.n	80072d0 <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8007226:	4b10      	ldr	r3, [pc, #64]	@ (8007268 <HAL_RCC_OscConfig+0x478>)
 8007228:	2200      	movs	r2, #0
 800722a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800722c:	f7fb fbe6 	bl	80029fc <HAL_GetTick>
 8007230:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8007232:	e008      	b.n	8007246 <HAL_RCC_OscConfig+0x456>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8007234:	f7fb fbe2 	bl	80029fc <HAL_GetTick>
 8007238:	4602      	mov	r2, r0
 800723a:	693b      	ldr	r3, [r7, #16]
 800723c:	1ad3      	subs	r3, r2, r3
 800723e:	2b02      	cmp	r3, #2
 8007240:	d901      	bls.n	8007246 <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 8007242:	2303      	movs	r3, #3
 8007244:	e045      	b.n	80072d2 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8007246:	4b06      	ldr	r3, [pc, #24]	@ (8007260 <HAL_RCC_OscConfig+0x470>)
 8007248:	681b      	ldr	r3, [r3, #0]
 800724a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800724e:	2b00      	cmp	r3, #0
 8007250:	d1f0      	bne.n	8007234 <HAL_RCC_OscConfig+0x444>
 8007252:	e03d      	b.n	80072d0 <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8007254:	687b      	ldr	r3, [r7, #4]
 8007256:	699b      	ldr	r3, [r3, #24]
 8007258:	2b01      	cmp	r3, #1
 800725a:	d107      	bne.n	800726c <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 800725c:	2301      	movs	r3, #1
 800725e:	e038      	b.n	80072d2 <HAL_RCC_OscConfig+0x4e2>
 8007260:	40023800 	.word	0x40023800
 8007264:	40007000 	.word	0x40007000
 8007268:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 800726c:	4b1b      	ldr	r3, [pc, #108]	@ (80072dc <HAL_RCC_OscConfig+0x4ec>)
 800726e:	685b      	ldr	r3, [r3, #4]
 8007270:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8007272:	687b      	ldr	r3, [r7, #4]
 8007274:	699b      	ldr	r3, [r3, #24]
 8007276:	2b01      	cmp	r3, #1
 8007278:	d028      	beq.n	80072cc <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800727a:	68fb      	ldr	r3, [r7, #12]
 800727c:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 8007280:	687b      	ldr	r3, [r7, #4]
 8007282:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8007284:	429a      	cmp	r2, r3
 8007286:	d121      	bne.n	80072cc <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8007288:	68fb      	ldr	r3, [r7, #12]
 800728a:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 800728e:	687b      	ldr	r3, [r7, #4]
 8007290:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8007292:	429a      	cmp	r2, r3
 8007294:	d11a      	bne.n	80072cc <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8007296:	68fa      	ldr	r2, [r7, #12]
 8007298:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 800729c:	4013      	ands	r3, r2
 800729e:	687a      	ldr	r2, [r7, #4]
 80072a0:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 80072a2:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 80072a4:	4293      	cmp	r3, r2
 80072a6:	d111      	bne.n	80072cc <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 80072a8:	68fb      	ldr	r3, [r7, #12]
 80072aa:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 80072ae:	687b      	ldr	r3, [r7, #4]
 80072b0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80072b2:	085b      	lsrs	r3, r3, #1
 80072b4:	3b01      	subs	r3, #1
 80072b6:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 80072b8:	429a      	cmp	r2, r3
 80072ba:	d107      	bne.n	80072cc <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 80072bc:	68fb      	ldr	r3, [r7, #12]
 80072be:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 80072c2:	687b      	ldr	r3, [r7, #4]
 80072c4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80072c6:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 80072c8:	429a      	cmp	r2, r3
 80072ca:	d001      	beq.n	80072d0 <HAL_RCC_OscConfig+0x4e0>
#endif /* RCC_PLLCFGR_PLLR */
        {
          return HAL_ERROR;
 80072cc:	2301      	movs	r3, #1
 80072ce:	e000      	b.n	80072d2 <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 80072d0:	2300      	movs	r3, #0
}
 80072d2:	4618      	mov	r0, r3
 80072d4:	3718      	adds	r7, #24
 80072d6:	46bd      	mov	sp, r7
 80072d8:	bd80      	pop	{r7, pc}
 80072da:	bf00      	nop
 80072dc:	40023800 	.word	0x40023800

080072e0 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80072e0:	b580      	push	{r7, lr}
 80072e2:	b084      	sub	sp, #16
 80072e4:	af00      	add	r7, sp, #0
 80072e6:	6078      	str	r0, [r7, #4]
 80072e8:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 80072ea:	687b      	ldr	r3, [r7, #4]
 80072ec:	2b00      	cmp	r3, #0
 80072ee:	d101      	bne.n	80072f4 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80072f0:	2301      	movs	r3, #1
 80072f2:	e0cc      	b.n	800748e <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 80072f4:	4b68      	ldr	r3, [pc, #416]	@ (8007498 <HAL_RCC_ClockConfig+0x1b8>)
 80072f6:	681b      	ldr	r3, [r3, #0]
 80072f8:	f003 0307 	and.w	r3, r3, #7
 80072fc:	683a      	ldr	r2, [r7, #0]
 80072fe:	429a      	cmp	r2, r3
 8007300:	d90c      	bls.n	800731c <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8007302:	4b65      	ldr	r3, [pc, #404]	@ (8007498 <HAL_RCC_ClockConfig+0x1b8>)
 8007304:	683a      	ldr	r2, [r7, #0]
 8007306:	b2d2      	uxtb	r2, r2
 8007308:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800730a:	4b63      	ldr	r3, [pc, #396]	@ (8007498 <HAL_RCC_ClockConfig+0x1b8>)
 800730c:	681b      	ldr	r3, [r3, #0]
 800730e:	f003 0307 	and.w	r3, r3, #7
 8007312:	683a      	ldr	r2, [r7, #0]
 8007314:	429a      	cmp	r2, r3
 8007316:	d001      	beq.n	800731c <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8007318:	2301      	movs	r3, #1
 800731a:	e0b8      	b.n	800748e <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800731c:	687b      	ldr	r3, [r7, #4]
 800731e:	681b      	ldr	r3, [r3, #0]
 8007320:	f003 0302 	and.w	r3, r3, #2
 8007324:	2b00      	cmp	r3, #0
 8007326:	d020      	beq.n	800736a <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8007328:	687b      	ldr	r3, [r7, #4]
 800732a:	681b      	ldr	r3, [r3, #0]
 800732c:	f003 0304 	and.w	r3, r3, #4
 8007330:	2b00      	cmp	r3, #0
 8007332:	d005      	beq.n	8007340 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8007334:	4b59      	ldr	r3, [pc, #356]	@ (800749c <HAL_RCC_ClockConfig+0x1bc>)
 8007336:	689b      	ldr	r3, [r3, #8]
 8007338:	4a58      	ldr	r2, [pc, #352]	@ (800749c <HAL_RCC_ClockConfig+0x1bc>)
 800733a:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 800733e:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8007340:	687b      	ldr	r3, [r7, #4]
 8007342:	681b      	ldr	r3, [r3, #0]
 8007344:	f003 0308 	and.w	r3, r3, #8
 8007348:	2b00      	cmp	r3, #0
 800734a:	d005      	beq.n	8007358 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 800734c:	4b53      	ldr	r3, [pc, #332]	@ (800749c <HAL_RCC_ClockConfig+0x1bc>)
 800734e:	689b      	ldr	r3, [r3, #8]
 8007350:	4a52      	ldr	r2, [pc, #328]	@ (800749c <HAL_RCC_ClockConfig+0x1bc>)
 8007352:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 8007356:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8007358:	4b50      	ldr	r3, [pc, #320]	@ (800749c <HAL_RCC_ClockConfig+0x1bc>)
 800735a:	689b      	ldr	r3, [r3, #8]
 800735c:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8007360:	687b      	ldr	r3, [r7, #4]
 8007362:	689b      	ldr	r3, [r3, #8]
 8007364:	494d      	ldr	r1, [pc, #308]	@ (800749c <HAL_RCC_ClockConfig+0x1bc>)
 8007366:	4313      	orrs	r3, r2
 8007368:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800736a:	687b      	ldr	r3, [r7, #4]
 800736c:	681b      	ldr	r3, [r3, #0]
 800736e:	f003 0301 	and.w	r3, r3, #1
 8007372:	2b00      	cmp	r3, #0
 8007374:	d044      	beq.n	8007400 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8007376:	687b      	ldr	r3, [r7, #4]
 8007378:	685b      	ldr	r3, [r3, #4]
 800737a:	2b01      	cmp	r3, #1
 800737c:	d107      	bne.n	800738e <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800737e:	4b47      	ldr	r3, [pc, #284]	@ (800749c <HAL_RCC_ClockConfig+0x1bc>)
 8007380:	681b      	ldr	r3, [r3, #0]
 8007382:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8007386:	2b00      	cmp	r3, #0
 8007388:	d119      	bne.n	80073be <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800738a:	2301      	movs	r3, #1
 800738c:	e07f      	b.n	800748e <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 800738e:	687b      	ldr	r3, [r7, #4]
 8007390:	685b      	ldr	r3, [r3, #4]
 8007392:	2b02      	cmp	r3, #2
 8007394:	d003      	beq.n	800739e <HAL_RCC_ClockConfig+0xbe>
             (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8007396:	687b      	ldr	r3, [r7, #4]
 8007398:	685b      	ldr	r3, [r3, #4]
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 800739a:	2b03      	cmp	r3, #3
 800739c:	d107      	bne.n	80073ae <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800739e:	4b3f      	ldr	r3, [pc, #252]	@ (800749c <HAL_RCC_ClockConfig+0x1bc>)
 80073a0:	681b      	ldr	r3, [r3, #0]
 80073a2:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80073a6:	2b00      	cmp	r3, #0
 80073a8:	d109      	bne.n	80073be <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80073aa:	2301      	movs	r3, #1
 80073ac:	e06f      	b.n	800748e <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80073ae:	4b3b      	ldr	r3, [pc, #236]	@ (800749c <HAL_RCC_ClockConfig+0x1bc>)
 80073b0:	681b      	ldr	r3, [r3, #0]
 80073b2:	f003 0302 	and.w	r3, r3, #2
 80073b6:	2b00      	cmp	r3, #0
 80073b8:	d101      	bne.n	80073be <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80073ba:	2301      	movs	r3, #1
 80073bc:	e067      	b.n	800748e <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80073be:	4b37      	ldr	r3, [pc, #220]	@ (800749c <HAL_RCC_ClockConfig+0x1bc>)
 80073c0:	689b      	ldr	r3, [r3, #8]
 80073c2:	f023 0203 	bic.w	r2, r3, #3
 80073c6:	687b      	ldr	r3, [r7, #4]
 80073c8:	685b      	ldr	r3, [r3, #4]
 80073ca:	4934      	ldr	r1, [pc, #208]	@ (800749c <HAL_RCC_ClockConfig+0x1bc>)
 80073cc:	4313      	orrs	r3, r2
 80073ce:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 80073d0:	f7fb fb14 	bl	80029fc <HAL_GetTick>
 80073d4:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80073d6:	e00a      	b.n	80073ee <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80073d8:	f7fb fb10 	bl	80029fc <HAL_GetTick>
 80073dc:	4602      	mov	r2, r0
 80073de:	68fb      	ldr	r3, [r7, #12]
 80073e0:	1ad3      	subs	r3, r2, r3
 80073e2:	f241 3288 	movw	r2, #5000	@ 0x1388
 80073e6:	4293      	cmp	r3, r2
 80073e8:	d901      	bls.n	80073ee <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 80073ea:	2303      	movs	r3, #3
 80073ec:	e04f      	b.n	800748e <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80073ee:	4b2b      	ldr	r3, [pc, #172]	@ (800749c <HAL_RCC_ClockConfig+0x1bc>)
 80073f0:	689b      	ldr	r3, [r3, #8]
 80073f2:	f003 020c 	and.w	r2, r3, #12
 80073f6:	687b      	ldr	r3, [r7, #4]
 80073f8:	685b      	ldr	r3, [r3, #4]
 80073fa:	009b      	lsls	r3, r3, #2
 80073fc:	429a      	cmp	r2, r3
 80073fe:	d1eb      	bne.n	80073d8 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8007400:	4b25      	ldr	r3, [pc, #148]	@ (8007498 <HAL_RCC_ClockConfig+0x1b8>)
 8007402:	681b      	ldr	r3, [r3, #0]
 8007404:	f003 0307 	and.w	r3, r3, #7
 8007408:	683a      	ldr	r2, [r7, #0]
 800740a:	429a      	cmp	r2, r3
 800740c:	d20c      	bcs.n	8007428 <HAL_RCC_ClockConfig+0x148>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800740e:	4b22      	ldr	r3, [pc, #136]	@ (8007498 <HAL_RCC_ClockConfig+0x1b8>)
 8007410:	683a      	ldr	r2, [r7, #0]
 8007412:	b2d2      	uxtb	r2, r2
 8007414:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8007416:	4b20      	ldr	r3, [pc, #128]	@ (8007498 <HAL_RCC_ClockConfig+0x1b8>)
 8007418:	681b      	ldr	r3, [r3, #0]
 800741a:	f003 0307 	and.w	r3, r3, #7
 800741e:	683a      	ldr	r2, [r7, #0]
 8007420:	429a      	cmp	r2, r3
 8007422:	d001      	beq.n	8007428 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8007424:	2301      	movs	r3, #1
 8007426:	e032      	b.n	800748e <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8007428:	687b      	ldr	r3, [r7, #4]
 800742a:	681b      	ldr	r3, [r3, #0]
 800742c:	f003 0304 	and.w	r3, r3, #4
 8007430:	2b00      	cmp	r3, #0
 8007432:	d008      	beq.n	8007446 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8007434:	4b19      	ldr	r3, [pc, #100]	@ (800749c <HAL_RCC_ClockConfig+0x1bc>)
 8007436:	689b      	ldr	r3, [r3, #8]
 8007438:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 800743c:	687b      	ldr	r3, [r7, #4]
 800743e:	68db      	ldr	r3, [r3, #12]
 8007440:	4916      	ldr	r1, [pc, #88]	@ (800749c <HAL_RCC_ClockConfig+0x1bc>)
 8007442:	4313      	orrs	r3, r2
 8007444:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8007446:	687b      	ldr	r3, [r7, #4]
 8007448:	681b      	ldr	r3, [r3, #0]
 800744a:	f003 0308 	and.w	r3, r3, #8
 800744e:	2b00      	cmp	r3, #0
 8007450:	d009      	beq.n	8007466 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8007452:	4b12      	ldr	r3, [pc, #72]	@ (800749c <HAL_RCC_ClockConfig+0x1bc>)
 8007454:	689b      	ldr	r3, [r3, #8]
 8007456:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 800745a:	687b      	ldr	r3, [r7, #4]
 800745c:	691b      	ldr	r3, [r3, #16]
 800745e:	00db      	lsls	r3, r3, #3
 8007460:	490e      	ldr	r1, [pc, #56]	@ (800749c <HAL_RCC_ClockConfig+0x1bc>)
 8007462:	4313      	orrs	r3, r2
 8007464:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8007466:	f000 f821 	bl	80074ac <HAL_RCC_GetSysClockFreq>
 800746a:	4602      	mov	r2, r0
 800746c:	4b0b      	ldr	r3, [pc, #44]	@ (800749c <HAL_RCC_ClockConfig+0x1bc>)
 800746e:	689b      	ldr	r3, [r3, #8]
 8007470:	091b      	lsrs	r3, r3, #4
 8007472:	f003 030f 	and.w	r3, r3, #15
 8007476:	490a      	ldr	r1, [pc, #40]	@ (80074a0 <HAL_RCC_ClockConfig+0x1c0>)
 8007478:	5ccb      	ldrb	r3, [r1, r3]
 800747a:	fa22 f303 	lsr.w	r3, r2, r3
 800747e:	4a09      	ldr	r2, [pc, #36]	@ (80074a4 <HAL_RCC_ClockConfig+0x1c4>)
 8007480:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick(uwTickPrio);
 8007482:	4b09      	ldr	r3, [pc, #36]	@ (80074a8 <HAL_RCC_ClockConfig+0x1c8>)
 8007484:	681b      	ldr	r3, [r3, #0]
 8007486:	4618      	mov	r0, r3
 8007488:	f7fb fa74 	bl	8002974 <HAL_InitTick>

  return HAL_OK;
 800748c:	2300      	movs	r3, #0
}
 800748e:	4618      	mov	r0, r3
 8007490:	3710      	adds	r7, #16
 8007492:	46bd      	mov	sp, r7
 8007494:	bd80      	pop	{r7, pc}
 8007496:	bf00      	nop
 8007498:	40023c00 	.word	0x40023c00
 800749c:	40023800 	.word	0x40023800
 80074a0:	0800c45c 	.word	0x0800c45c
 80074a4:	20000004 	.word	0x20000004
 80074a8:	20000008 	.word	0x20000008

080074ac <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80074ac:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80074b0:	b094      	sub	sp, #80	@ 0x50
 80074b2:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 80074b4:	2300      	movs	r3, #0
 80074b6:	647b      	str	r3, [r7, #68]	@ 0x44
  uint32_t pllvco = 0U;
 80074b8:	2300      	movs	r3, #0
 80074ba:	64fb      	str	r3, [r7, #76]	@ 0x4c
  uint32_t pllp = 0U;
 80074bc:	2300      	movs	r3, #0
 80074be:	643b      	str	r3, [r7, #64]	@ 0x40
  uint32_t sysclockfreq = 0U;
 80074c0:	2300      	movs	r3, #0
 80074c2:	64bb      	str	r3, [r7, #72]	@ 0x48

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 80074c4:	4b79      	ldr	r3, [pc, #484]	@ (80076ac <HAL_RCC_GetSysClockFreq+0x200>)
 80074c6:	689b      	ldr	r3, [r3, #8]
 80074c8:	f003 030c 	and.w	r3, r3, #12
 80074cc:	2b08      	cmp	r3, #8
 80074ce:	d00d      	beq.n	80074ec <HAL_RCC_GetSysClockFreq+0x40>
 80074d0:	2b08      	cmp	r3, #8
 80074d2:	f200 80e1 	bhi.w	8007698 <HAL_RCC_GetSysClockFreq+0x1ec>
 80074d6:	2b00      	cmp	r3, #0
 80074d8:	d002      	beq.n	80074e0 <HAL_RCC_GetSysClockFreq+0x34>
 80074da:	2b04      	cmp	r3, #4
 80074dc:	d003      	beq.n	80074e6 <HAL_RCC_GetSysClockFreq+0x3a>
 80074de:	e0db      	b.n	8007698 <HAL_RCC_GetSysClockFreq+0x1ec>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 80074e0:	4b73      	ldr	r3, [pc, #460]	@ (80076b0 <HAL_RCC_GetSysClockFreq+0x204>)
 80074e2:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 80074e4:	e0db      	b.n	800769e <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 80074e6:	4b73      	ldr	r3, [pc, #460]	@ (80076b4 <HAL_RCC_GetSysClockFreq+0x208>)
 80074e8:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 80074ea:	e0d8      	b.n	800769e <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 80074ec:	4b6f      	ldr	r3, [pc, #444]	@ (80076ac <HAL_RCC_GetSysClockFreq+0x200>)
 80074ee:	685b      	ldr	r3, [r3, #4]
 80074f0:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 80074f4:	647b      	str	r3, [r7, #68]	@ 0x44
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 80074f6:	4b6d      	ldr	r3, [pc, #436]	@ (80076ac <HAL_RCC_GetSysClockFreq+0x200>)
 80074f8:	685b      	ldr	r3, [r3, #4]
 80074fa:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80074fe:	2b00      	cmp	r3, #0
 8007500:	d063      	beq.n	80075ca <HAL_RCC_GetSysClockFreq+0x11e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8007502:	4b6a      	ldr	r3, [pc, #424]	@ (80076ac <HAL_RCC_GetSysClockFreq+0x200>)
 8007504:	685b      	ldr	r3, [r3, #4]
 8007506:	099b      	lsrs	r3, r3, #6
 8007508:	2200      	movs	r2, #0
 800750a:	63bb      	str	r3, [r7, #56]	@ 0x38
 800750c:	63fa      	str	r2, [r7, #60]	@ 0x3c
 800750e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007510:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8007514:	633b      	str	r3, [r7, #48]	@ 0x30
 8007516:	2300      	movs	r3, #0
 8007518:	637b      	str	r3, [r7, #52]	@ 0x34
 800751a:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	@ 0x30
 800751e:	4622      	mov	r2, r4
 8007520:	462b      	mov	r3, r5
 8007522:	f04f 0000 	mov.w	r0, #0
 8007526:	f04f 0100 	mov.w	r1, #0
 800752a:	0159      	lsls	r1, r3, #5
 800752c:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8007530:	0150      	lsls	r0, r2, #5
 8007532:	4602      	mov	r2, r0
 8007534:	460b      	mov	r3, r1
 8007536:	4621      	mov	r1, r4
 8007538:	1a51      	subs	r1, r2, r1
 800753a:	6139      	str	r1, [r7, #16]
 800753c:	4629      	mov	r1, r5
 800753e:	eb63 0301 	sbc.w	r3, r3, r1
 8007542:	617b      	str	r3, [r7, #20]
 8007544:	f04f 0200 	mov.w	r2, #0
 8007548:	f04f 0300 	mov.w	r3, #0
 800754c:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8007550:	4659      	mov	r1, fp
 8007552:	018b      	lsls	r3, r1, #6
 8007554:	4651      	mov	r1, sl
 8007556:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 800755a:	4651      	mov	r1, sl
 800755c:	018a      	lsls	r2, r1, #6
 800755e:	4651      	mov	r1, sl
 8007560:	ebb2 0801 	subs.w	r8, r2, r1
 8007564:	4659      	mov	r1, fp
 8007566:	eb63 0901 	sbc.w	r9, r3, r1
 800756a:	f04f 0200 	mov.w	r2, #0
 800756e:	f04f 0300 	mov.w	r3, #0
 8007572:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8007576:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 800757a:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 800757e:	4690      	mov	r8, r2
 8007580:	4699      	mov	r9, r3
 8007582:	4623      	mov	r3, r4
 8007584:	eb18 0303 	adds.w	r3, r8, r3
 8007588:	60bb      	str	r3, [r7, #8]
 800758a:	462b      	mov	r3, r5
 800758c:	eb49 0303 	adc.w	r3, r9, r3
 8007590:	60fb      	str	r3, [r7, #12]
 8007592:	f04f 0200 	mov.w	r2, #0
 8007596:	f04f 0300 	mov.w	r3, #0
 800759a:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 800759e:	4629      	mov	r1, r5
 80075a0:	024b      	lsls	r3, r1, #9
 80075a2:	4621      	mov	r1, r4
 80075a4:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 80075a8:	4621      	mov	r1, r4
 80075aa:	024a      	lsls	r2, r1, #9
 80075ac:	4610      	mov	r0, r2
 80075ae:	4619      	mov	r1, r3
 80075b0:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80075b2:	2200      	movs	r2, #0
 80075b4:	62bb      	str	r3, [r7, #40]	@ 0x28
 80075b6:	62fa      	str	r2, [r7, #44]	@ 0x2c
 80075b8:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 80075bc:	f7f9 f848 	bl	8000650 <__aeabi_uldivmod>
 80075c0:	4602      	mov	r2, r0
 80075c2:	460b      	mov	r3, r1
 80075c4:	4613      	mov	r3, r2
 80075c6:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80075c8:	e058      	b.n	800767c <HAL_RCC_GetSysClockFreq+0x1d0>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80075ca:	4b38      	ldr	r3, [pc, #224]	@ (80076ac <HAL_RCC_GetSysClockFreq+0x200>)
 80075cc:	685b      	ldr	r3, [r3, #4]
 80075ce:	099b      	lsrs	r3, r3, #6
 80075d0:	2200      	movs	r2, #0
 80075d2:	4618      	mov	r0, r3
 80075d4:	4611      	mov	r1, r2
 80075d6:	f3c0 0308 	ubfx	r3, r0, #0, #9
 80075da:	623b      	str	r3, [r7, #32]
 80075dc:	2300      	movs	r3, #0
 80075de:	627b      	str	r3, [r7, #36]	@ 0x24
 80075e0:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 80075e4:	4642      	mov	r2, r8
 80075e6:	464b      	mov	r3, r9
 80075e8:	f04f 0000 	mov.w	r0, #0
 80075ec:	f04f 0100 	mov.w	r1, #0
 80075f0:	0159      	lsls	r1, r3, #5
 80075f2:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 80075f6:	0150      	lsls	r0, r2, #5
 80075f8:	4602      	mov	r2, r0
 80075fa:	460b      	mov	r3, r1
 80075fc:	4641      	mov	r1, r8
 80075fe:	ebb2 0a01 	subs.w	sl, r2, r1
 8007602:	4649      	mov	r1, r9
 8007604:	eb63 0b01 	sbc.w	fp, r3, r1
 8007608:	f04f 0200 	mov.w	r2, #0
 800760c:	f04f 0300 	mov.w	r3, #0
 8007610:	ea4f 138b 	mov.w	r3, fp, lsl #6
 8007614:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 8007618:	ea4f 128a 	mov.w	r2, sl, lsl #6
 800761c:	ebb2 040a 	subs.w	r4, r2, sl
 8007620:	eb63 050b 	sbc.w	r5, r3, fp
 8007624:	f04f 0200 	mov.w	r2, #0
 8007628:	f04f 0300 	mov.w	r3, #0
 800762c:	00eb      	lsls	r3, r5, #3
 800762e:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8007632:	00e2      	lsls	r2, r4, #3
 8007634:	4614      	mov	r4, r2
 8007636:	461d      	mov	r5, r3
 8007638:	4643      	mov	r3, r8
 800763a:	18e3      	adds	r3, r4, r3
 800763c:	603b      	str	r3, [r7, #0]
 800763e:	464b      	mov	r3, r9
 8007640:	eb45 0303 	adc.w	r3, r5, r3
 8007644:	607b      	str	r3, [r7, #4]
 8007646:	f04f 0200 	mov.w	r2, #0
 800764a:	f04f 0300 	mov.w	r3, #0
 800764e:	e9d7 4500 	ldrd	r4, r5, [r7]
 8007652:	4629      	mov	r1, r5
 8007654:	028b      	lsls	r3, r1, #10
 8007656:	4621      	mov	r1, r4
 8007658:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 800765c:	4621      	mov	r1, r4
 800765e:	028a      	lsls	r2, r1, #10
 8007660:	4610      	mov	r0, r2
 8007662:	4619      	mov	r1, r3
 8007664:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8007666:	2200      	movs	r2, #0
 8007668:	61bb      	str	r3, [r7, #24]
 800766a:	61fa      	str	r2, [r7, #28]
 800766c:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8007670:	f7f8 ffee 	bl	8000650 <__aeabi_uldivmod>
 8007674:	4602      	mov	r2, r0
 8007676:	460b      	mov	r3, r1
 8007678:	4613      	mov	r3, r2
 800767a:	64fb      	str	r3, [r7, #76]	@ 0x4c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) * 2U);
 800767c:	4b0b      	ldr	r3, [pc, #44]	@ (80076ac <HAL_RCC_GetSysClockFreq+0x200>)
 800767e:	685b      	ldr	r3, [r3, #4]
 8007680:	0c1b      	lsrs	r3, r3, #16
 8007682:	f003 0303 	and.w	r3, r3, #3
 8007686:	3301      	adds	r3, #1
 8007688:	005b      	lsls	r3, r3, #1
 800768a:	643b      	str	r3, [r7, #64]	@ 0x40

      sysclockfreq = pllvco / pllp;
 800768c:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 800768e:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8007690:	fbb2 f3f3 	udiv	r3, r2, r3
 8007694:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8007696:	e002      	b.n	800769e <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8007698:	4b05      	ldr	r3, [pc, #20]	@ (80076b0 <HAL_RCC_GetSysClockFreq+0x204>)
 800769a:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 800769c:	bf00      	nop
    }
  }
  return sysclockfreq;
 800769e:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
}
 80076a0:	4618      	mov	r0, r3
 80076a2:	3750      	adds	r7, #80	@ 0x50
 80076a4:	46bd      	mov	sp, r7
 80076a6:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80076aa:	bf00      	nop
 80076ac:	40023800 	.word	0x40023800
 80076b0:	00f42400 	.word	0x00f42400
 80076b4:	007a1200 	.word	0x007a1200

080076b8 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80076b8:	b480      	push	{r7}
 80076ba:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80076bc:	4b03      	ldr	r3, [pc, #12]	@ (80076cc <HAL_RCC_GetHCLKFreq+0x14>)
 80076be:	681b      	ldr	r3, [r3, #0]
}
 80076c0:	4618      	mov	r0, r3
 80076c2:	46bd      	mov	sp, r7
 80076c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80076c8:	4770      	bx	lr
 80076ca:	bf00      	nop
 80076cc:	20000004 	.word	0x20000004

080076d0 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80076d0:	b580      	push	{r7, lr}
 80076d2:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 80076d4:	f7ff fff0 	bl	80076b8 <HAL_RCC_GetHCLKFreq>
 80076d8:	4602      	mov	r2, r0
 80076da:	4b05      	ldr	r3, [pc, #20]	@ (80076f0 <HAL_RCC_GetPCLK1Freq+0x20>)
 80076dc:	689b      	ldr	r3, [r3, #8]
 80076de:	0a9b      	lsrs	r3, r3, #10
 80076e0:	f003 0307 	and.w	r3, r3, #7
 80076e4:	4903      	ldr	r1, [pc, #12]	@ (80076f4 <HAL_RCC_GetPCLK1Freq+0x24>)
 80076e6:	5ccb      	ldrb	r3, [r1, r3]
 80076e8:	fa22 f303 	lsr.w	r3, r2, r3
}
 80076ec:	4618      	mov	r0, r3
 80076ee:	bd80      	pop	{r7, pc}
 80076f0:	40023800 	.word	0x40023800
 80076f4:	0800c46c 	.word	0x0800c46c

080076f8 <HAL_RCCEx_PeriphCLKConfig>:
  *        domain (RTC and RCC_BDCR register expect BKPSRAM) will be reset
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 80076f8:	b580      	push	{r7, lr}
 80076fa:	b086      	sub	sp, #24
 80076fc:	af00      	add	r7, sp, #0
 80076fe:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8007700:	2300      	movs	r3, #0
 8007702:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg1 = 0U;
 8007704:	2300      	movs	r3, #0
 8007706:	613b      	str	r3, [r7, #16]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*---------------------------- I2S configuration ---------------------------*/
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) ||
 8007708:	687b      	ldr	r3, [r7, #4]
 800770a:	681b      	ldr	r3, [r3, #0]
 800770c:	f003 0301 	and.w	r3, r3, #1
 8007710:	2b00      	cmp	r3, #0
 8007712:	d105      	bne.n	8007720 <HAL_RCCEx_PeriphCLKConfig+0x28>
      (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S))
 8007714:	687b      	ldr	r3, [r7, #4]
 8007716:	681b      	ldr	r3, [r3, #0]
 8007718:	f003 0304 	and.w	r3, r3, #4
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) ||
 800771c:	2b00      	cmp	r3, #0
 800771e:	d035      	beq.n	800778c <HAL_RCCEx_PeriphCLKConfig+0x94>
    assert_param(IS_RCC_PLLI2SN_VALUE(PeriphClkInit->PLLI2S.PLLI2SN));
#if defined(STM32F411xE)
    assert_param(IS_RCC_PLLI2SM_VALUE(PeriphClkInit->PLLI2S.PLLI2SM));
#endif /* STM32F411xE */
    /* Disable the PLLI2S */
    __HAL_RCC_PLLI2S_DISABLE();
 8007720:	4b62      	ldr	r3, [pc, #392]	@ (80078ac <HAL_RCCEx_PeriphCLKConfig+0x1b4>)
 8007722:	2200      	movs	r2, #0
 8007724:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 8007726:	f7fb f969 	bl	80029fc <HAL_GetTick>
 800772a:	6178      	str	r0, [r7, #20]
    /* Wait till PLLI2S is disabled */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 800772c:	e008      	b.n	8007740 <HAL_RCCEx_PeriphCLKConfig+0x48>
    {
      if ((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 800772e:	f7fb f965 	bl	80029fc <HAL_GetTick>
 8007732:	4602      	mov	r2, r0
 8007734:	697b      	ldr	r3, [r7, #20]
 8007736:	1ad3      	subs	r3, r2, r3
 8007738:	2b02      	cmp	r3, #2
 800773a:	d901      	bls.n	8007740 <HAL_RCCEx_PeriphCLKConfig+0x48>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 800773c:	2303      	movs	r3, #3
 800773e:	e0b0      	b.n	80078a2 <HAL_RCCEx_PeriphCLKConfig+0x1aa>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 8007740:	4b5b      	ldr	r3, [pc, #364]	@ (80078b0 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8007742:	681b      	ldr	r3, [r3, #0]
 8007744:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8007748:	2b00      	cmp	r3, #0
 800774a:	d1f0      	bne.n	800772e <HAL_RCCEx_PeriphCLKConfig+0x36>
                                   PeriphClkInit->PLLI2S.PLLI2SR);
#else
    /* Configure the PLLI2S division factors */
    /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) * (PLLI2SN/PLLM) */
    /* I2SCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SR */
    __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN, PeriphClkInit->PLLI2S.PLLI2SR);
 800774c:	687b      	ldr	r3, [r7, #4]
 800774e:	685b      	ldr	r3, [r3, #4]
 8007750:	019a      	lsls	r2, r3, #6
 8007752:	687b      	ldr	r3, [r7, #4]
 8007754:	689b      	ldr	r3, [r3, #8]
 8007756:	071b      	lsls	r3, r3, #28
 8007758:	4955      	ldr	r1, [pc, #340]	@ (80078b0 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 800775a:	4313      	orrs	r3, r2
 800775c:	f8c1 3084 	str.w	r3, [r1, #132]	@ 0x84
#endif /* STM32F411xE */

    /* Enable the PLLI2S */
    __HAL_RCC_PLLI2S_ENABLE();
 8007760:	4b52      	ldr	r3, [pc, #328]	@ (80078ac <HAL_RCCEx_PeriphCLKConfig+0x1b4>)
 8007762:	2201      	movs	r2, #1
 8007764:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 8007766:	f7fb f949 	bl	80029fc <HAL_GetTick>
 800776a:	6178      	str	r0, [r7, #20]
    /* Wait till PLLI2S is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 800776c:	e008      	b.n	8007780 <HAL_RCCEx_PeriphCLKConfig+0x88>
    {
      if ((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 800776e:	f7fb f945 	bl	80029fc <HAL_GetTick>
 8007772:	4602      	mov	r2, r0
 8007774:	697b      	ldr	r3, [r7, #20]
 8007776:	1ad3      	subs	r3, r2, r3
 8007778:	2b02      	cmp	r3, #2
 800777a:	d901      	bls.n	8007780 <HAL_RCCEx_PeriphCLKConfig+0x88>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 800777c:	2303      	movs	r3, #3
 800777e:	e090      	b.n	80078a2 <HAL_RCCEx_PeriphCLKConfig+0x1aa>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 8007780:	4b4b      	ldr	r3, [pc, #300]	@ (80078b0 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8007782:	681b      	ldr	r3, [r3, #0]
 8007784:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8007788:	2b00      	cmp	r3, #0
 800778a:	d0f0      	beq.n	800776e <HAL_RCCEx_PeriphCLKConfig+0x76>
      }
    }
  }

  /*---------------------------- RTC configuration ---------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 800778c:	687b      	ldr	r3, [r7, #4]
 800778e:	681b      	ldr	r3, [r3, #0]
 8007790:	f003 0302 	and.w	r3, r3, #2
 8007794:	2b00      	cmp	r3, #0
 8007796:	f000 8083 	beq.w	80078a0 <HAL_RCCEx_PeriphCLKConfig+0x1a8>
  {
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock*/
    __HAL_RCC_PWR_CLK_ENABLE();
 800779a:	2300      	movs	r3, #0
 800779c:	60fb      	str	r3, [r7, #12]
 800779e:	4b44      	ldr	r3, [pc, #272]	@ (80078b0 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 80077a0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80077a2:	4a43      	ldr	r2, [pc, #268]	@ (80078b0 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 80077a4:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80077a8:	6413      	str	r3, [r2, #64]	@ 0x40
 80077aa:	4b41      	ldr	r3, [pc, #260]	@ (80078b0 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 80077ac:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80077ae:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80077b2:	60fb      	str	r3, [r7, #12]
 80077b4:	68fb      	ldr	r3, [r7, #12]

    /* Enable write access to Backup domain */
    PWR->CR |= PWR_CR_DBP;
 80077b6:	4b3f      	ldr	r3, [pc, #252]	@ (80078b4 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 80077b8:	681b      	ldr	r3, [r3, #0]
 80077ba:	4a3e      	ldr	r2, [pc, #248]	@ (80078b4 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 80077bc:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80077c0:	6013      	str	r3, [r2, #0]

    /* Get tick */
    tickstart = HAL_GetTick();
 80077c2:	f7fb f91b 	bl	80029fc <HAL_GetTick>
 80077c6:	6178      	str	r0, [r7, #20]

    while ((PWR->CR & PWR_CR_DBP) == RESET)
 80077c8:	e008      	b.n	80077dc <HAL_RCCEx_PeriphCLKConfig+0xe4>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80077ca:	f7fb f917 	bl	80029fc <HAL_GetTick>
 80077ce:	4602      	mov	r2, r0
 80077d0:	697b      	ldr	r3, [r7, #20]
 80077d2:	1ad3      	subs	r3, r2, r3
 80077d4:	2b02      	cmp	r3, #2
 80077d6:	d901      	bls.n	80077dc <HAL_RCCEx_PeriphCLKConfig+0xe4>
      {
        return HAL_TIMEOUT;
 80077d8:	2303      	movs	r3, #3
 80077da:	e062      	b.n	80078a2 <HAL_RCCEx_PeriphCLKConfig+0x1aa>
    while ((PWR->CR & PWR_CR_DBP) == RESET)
 80077dc:	4b35      	ldr	r3, [pc, #212]	@ (80078b4 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 80077de:	681b      	ldr	r3, [r3, #0]
 80077e0:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80077e4:	2b00      	cmp	r3, #0
 80077e6:	d0f0      	beq.n	80077ca <HAL_RCCEx_PeriphCLKConfig+0xd2>
      }
    }
    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
    tmpreg1 = (RCC->BDCR & RCC_BDCR_RTCSEL);
 80077e8:	4b31      	ldr	r3, [pc, #196]	@ (80078b0 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 80077ea:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80077ec:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80077f0:	613b      	str	r3, [r7, #16]
    if ((tmpreg1 != 0x00000000U) && ((tmpreg1) != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 80077f2:	693b      	ldr	r3, [r7, #16]
 80077f4:	2b00      	cmp	r3, #0
 80077f6:	d02f      	beq.n	8007858 <HAL_RCCEx_PeriphCLKConfig+0x160>
 80077f8:	687b      	ldr	r3, [r7, #4]
 80077fa:	68db      	ldr	r3, [r3, #12]
 80077fc:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8007800:	693a      	ldr	r2, [r7, #16]
 8007802:	429a      	cmp	r2, r3
 8007804:	d028      	beq.n	8007858 <HAL_RCCEx_PeriphCLKConfig+0x160>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      tmpreg1 = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8007806:	4b2a      	ldr	r3, [pc, #168]	@ (80078b0 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8007808:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800780a:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800780e:	613b      	str	r3, [r7, #16]
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8007810:	4b29      	ldr	r3, [pc, #164]	@ (80078b8 <HAL_RCCEx_PeriphCLKConfig+0x1c0>)
 8007812:	2201      	movs	r2, #1
 8007814:	601a      	str	r2, [r3, #0]
      __HAL_RCC_BACKUPRESET_RELEASE();
 8007816:	4b28      	ldr	r3, [pc, #160]	@ (80078b8 <HAL_RCCEx_PeriphCLKConfig+0x1c0>)
 8007818:	2200      	movs	r2, #0
 800781a:	601a      	str	r2, [r3, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = tmpreg1;
 800781c:	4a24      	ldr	r2, [pc, #144]	@ (80078b0 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 800781e:	693b      	ldr	r3, [r7, #16]
 8007820:	6713      	str	r3, [r2, #112]	@ 0x70

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSEON))
 8007822:	4b23      	ldr	r3, [pc, #140]	@ (80078b0 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8007824:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8007826:	f003 0301 	and.w	r3, r3, #1
 800782a:	2b01      	cmp	r3, #1
 800782c:	d114      	bne.n	8007858 <HAL_RCCEx_PeriphCLKConfig+0x160>
      {
        /* Get tick */
        tickstart = HAL_GetTick();
 800782e:	f7fb f8e5 	bl	80029fc <HAL_GetTick>
 8007832:	6178      	str	r0, [r7, #20]

        /* Wait till LSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8007834:	e00a      	b.n	800784c <HAL_RCCEx_PeriphCLKConfig+0x154>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8007836:	f7fb f8e1 	bl	80029fc <HAL_GetTick>
 800783a:	4602      	mov	r2, r0
 800783c:	697b      	ldr	r3, [r7, #20]
 800783e:	1ad3      	subs	r3, r2, r3
 8007840:	f241 3288 	movw	r2, #5000	@ 0x1388
 8007844:	4293      	cmp	r3, r2
 8007846:	d901      	bls.n	800784c <HAL_RCCEx_PeriphCLKConfig+0x154>
          {
            return HAL_TIMEOUT;
 8007848:	2303      	movs	r3, #3
 800784a:	e02a      	b.n	80078a2 <HAL_RCCEx_PeriphCLKConfig+0x1aa>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800784c:	4b18      	ldr	r3, [pc, #96]	@ (80078b0 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 800784e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8007850:	f003 0302 	and.w	r3, r3, #2
 8007854:	2b00      	cmp	r3, #0
 8007856:	d0ee      	beq.n	8007836 <HAL_RCCEx_PeriphCLKConfig+0x13e>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8007858:	687b      	ldr	r3, [r7, #4]
 800785a:	68db      	ldr	r3, [r3, #12]
 800785c:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8007860:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8007864:	d10d      	bne.n	8007882 <HAL_RCCEx_PeriphCLKConfig+0x18a>
 8007866:	4b12      	ldr	r3, [pc, #72]	@ (80078b0 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8007868:	689b      	ldr	r3, [r3, #8]
 800786a:	f423 12f8 	bic.w	r2, r3, #2031616	@ 0x1f0000
 800786e:	687b      	ldr	r3, [r7, #4]
 8007870:	68db      	ldr	r3, [r3, #12]
 8007872:	f023 4370 	bic.w	r3, r3, #4026531840	@ 0xf0000000
 8007876:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800787a:	490d      	ldr	r1, [pc, #52]	@ (80078b0 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 800787c:	4313      	orrs	r3, r2
 800787e:	608b      	str	r3, [r1, #8]
 8007880:	e005      	b.n	800788e <HAL_RCCEx_PeriphCLKConfig+0x196>
 8007882:	4b0b      	ldr	r3, [pc, #44]	@ (80078b0 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8007884:	689b      	ldr	r3, [r3, #8]
 8007886:	4a0a      	ldr	r2, [pc, #40]	@ (80078b0 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8007888:	f423 13f8 	bic.w	r3, r3, #2031616	@ 0x1f0000
 800788c:	6093      	str	r3, [r2, #8]
 800788e:	4b08      	ldr	r3, [pc, #32]	@ (80078b0 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8007890:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
 8007892:	687b      	ldr	r3, [r7, #4]
 8007894:	68db      	ldr	r3, [r3, #12]
 8007896:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800789a:	4905      	ldr	r1, [pc, #20]	@ (80078b0 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 800789c:	4313      	orrs	r3, r2
 800789e:	670b      	str	r3, [r1, #112]	@ 0x70
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == (RCC_PERIPHCLK_TIM))
  {
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
  }
#endif /* STM32F401xC || STM32F401xE || STM32F411xE */
  return HAL_OK;
 80078a0:	2300      	movs	r3, #0
}
 80078a2:	4618      	mov	r0, r3
 80078a4:	3718      	adds	r7, #24
 80078a6:	46bd      	mov	sp, r7
 80078a8:	bd80      	pop	{r7, pc}
 80078aa:	bf00      	nop
 80078ac:	42470068 	.word	0x42470068
 80078b0:	40023800 	.word	0x40023800
 80078b4:	40007000 	.word	0x40007000
 80078b8:	42470e40 	.word	0x42470e40

080078bc <HAL_RCCEx_GetPeriphCLKFreq>:
  *         This parameter can be one of the following values:
  *            @arg RCC_PERIPHCLK_I2S: I2S peripheral clock
  * @retval Frequency in KHz
  */
uint32_t HAL_RCCEx_GetPeriphCLKFreq(uint32_t PeriphClk)
{
 80078bc:	b480      	push	{r7}
 80078be:	b087      	sub	sp, #28
 80078c0:	af00      	add	r7, sp, #0
 80078c2:	6078      	str	r0, [r7, #4]
  /* This variable used to store the I2S clock frequency (value in Hz) */
  uint32_t frequency = 0U;
 80078c4:	2300      	movs	r3, #0
 80078c6:	617b      	str	r3, [r7, #20]
  /* This variable used to store the VCO Input (value in Hz) */
  uint32_t vcoinput = 0U;
 80078c8:	2300      	movs	r3, #0
 80078ca:	613b      	str	r3, [r7, #16]
  uint32_t srcclk = 0U;
 80078cc:	2300      	movs	r3, #0
 80078ce:	60fb      	str	r3, [r7, #12]
  /* This variable used to store the VCO Output (value in Hz) */
  uint32_t vcooutput = 0U;
 80078d0:	2300      	movs	r3, #0
 80078d2:	60bb      	str	r3, [r7, #8]
  switch (PeriphClk)
 80078d4:	687b      	ldr	r3, [r7, #4]
 80078d6:	2b01      	cmp	r3, #1
 80078d8:	d13f      	bne.n	800795a <HAL_RCCEx_GetPeriphCLKFreq+0x9e>
  {
    case RCC_PERIPHCLK_I2S:
    {
      /* Get the current I2S source */
      srcclk = __HAL_RCC_GET_I2S_SOURCE();
 80078da:	4b24      	ldr	r3, [pc, #144]	@ (800796c <HAL_RCCEx_GetPeriphCLKFreq+0xb0>)
 80078dc:	689b      	ldr	r3, [r3, #8]
 80078de:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 80078e2:	60fb      	str	r3, [r7, #12]
      switch (srcclk)
 80078e4:	68fb      	ldr	r3, [r7, #12]
 80078e6:	2b00      	cmp	r3, #0
 80078e8:	d006      	beq.n	80078f8 <HAL_RCCEx_GetPeriphCLKFreq+0x3c>
 80078ea:	68fb      	ldr	r3, [r7, #12]
 80078ec:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 80078f0:	d12f      	bne.n	8007952 <HAL_RCCEx_GetPeriphCLKFreq+0x96>
      {
        /* Check if I2S clock selection is External clock mapped on the I2S_CKIN pin used as I2S clock */
        case RCC_I2SCLKSOURCE_EXT:
        {
          /* Set the I2S clock to the external clock  value */
          frequency = EXTERNAL_CLOCK_VALUE;
 80078f2:	4b1f      	ldr	r3, [pc, #124]	@ (8007970 <HAL_RCCEx_GetPeriphCLKFreq+0xb4>)
 80078f4:	617b      	str	r3, [r7, #20]
          break;
 80078f6:	e02f      	b.n	8007958 <HAL_RCCEx_GetPeriphCLKFreq+0x9c>
            vcoinput = (uint32_t)(HSI_VALUE / (uint32_t)(RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SM));
          }
#else
          /* Configure the PLLI2S division factor */
          /* PLLI2S_VCO Input  = PLL_SOURCE/PLLM */
          if ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLSOURCE_HSE)
 80078f8:	4b1c      	ldr	r3, [pc, #112]	@ (800796c <HAL_RCCEx_GetPeriphCLKFreq+0xb0>)
 80078fa:	685b      	ldr	r3, [r3, #4]
 80078fc:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8007900:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8007904:	d108      	bne.n	8007918 <HAL_RCCEx_GetPeriphCLKFreq+0x5c>
          {
            /* Get the I2S source clock value */
            vcoinput = (uint32_t)(HSE_VALUE / (uint32_t)(RCC->PLLCFGR & RCC_PLLCFGR_PLLM));
 8007906:	4b19      	ldr	r3, [pc, #100]	@ (800796c <HAL_RCCEx_GetPeriphCLKFreq+0xb0>)
 8007908:	685b      	ldr	r3, [r3, #4]
 800790a:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 800790e:	4a19      	ldr	r2, [pc, #100]	@ (8007974 <HAL_RCCEx_GetPeriphCLKFreq+0xb8>)
 8007910:	fbb2 f3f3 	udiv	r3, r2, r3
 8007914:	613b      	str	r3, [r7, #16]
 8007916:	e007      	b.n	8007928 <HAL_RCCEx_GetPeriphCLKFreq+0x6c>
          }
          else
          {
            /* Get the I2S source clock value */
            vcoinput = (uint32_t)(HSI_VALUE / (uint32_t)(RCC->PLLCFGR & RCC_PLLCFGR_PLLM));
 8007918:	4b14      	ldr	r3, [pc, #80]	@ (800796c <HAL_RCCEx_GetPeriphCLKFreq+0xb0>)
 800791a:	685b      	ldr	r3, [r3, #4]
 800791c:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8007920:	4a15      	ldr	r2, [pc, #84]	@ (8007978 <HAL_RCCEx_GetPeriphCLKFreq+0xbc>)
 8007922:	fbb2 f3f3 	udiv	r3, r2, r3
 8007926:	613b      	str	r3, [r7, #16]
          }
#endif /* STM32F411xE */
          /* PLLI2S_VCO Output = PLLI2S_VCO Input * PLLI2SN */
          vcooutput = (uint32_t)(vcoinput * (((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SN) >> 6U) & (RCC_PLLI2SCFGR_PLLI2SN >> 6U)));
 8007928:	4b10      	ldr	r3, [pc, #64]	@ (800796c <HAL_RCCEx_GetPeriphCLKFreq+0xb0>)
 800792a:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800792e:	099b      	lsrs	r3, r3, #6
 8007930:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8007934:	693b      	ldr	r3, [r7, #16]
 8007936:	fb02 f303 	mul.w	r3, r2, r3
 800793a:	60bb      	str	r3, [r7, #8]
          /* I2S_CLK = PLLI2S_VCO Output/PLLI2SR */
          frequency = (uint32_t)(vcooutput / (((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> 28U) & (RCC_PLLI2SCFGR_PLLI2SR >> 28U)));
 800793c:	4b0b      	ldr	r3, [pc, #44]	@ (800796c <HAL_RCCEx_GetPeriphCLKFreq+0xb0>)
 800793e:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8007942:	0f1b      	lsrs	r3, r3, #28
 8007944:	f003 0307 	and.w	r3, r3, #7
 8007948:	68ba      	ldr	r2, [r7, #8]
 800794a:	fbb2 f3f3 	udiv	r3, r2, r3
 800794e:	617b      	str	r3, [r7, #20]
          break;
 8007950:	e002      	b.n	8007958 <HAL_RCCEx_GetPeriphCLKFreq+0x9c>
        }
        /* Clock not enabled for I2S*/
        default:
        {
          frequency = 0U;
 8007952:	2300      	movs	r3, #0
 8007954:	617b      	str	r3, [r7, #20]
          break;
 8007956:	bf00      	nop
        }
      }
      break;
 8007958:	e000      	b.n	800795c <HAL_RCCEx_GetPeriphCLKFreq+0xa0>
    }
    default:
    {
      break;
 800795a:	bf00      	nop
    }
  }
  return frequency;
 800795c:	697b      	ldr	r3, [r7, #20]
}
 800795e:	4618      	mov	r0, r3
 8007960:	371c      	adds	r7, #28
 8007962:	46bd      	mov	sp, r7
 8007964:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007968:	4770      	bx	lr
 800796a:	bf00      	nop
 800796c:	40023800 	.word	0x40023800
 8007970:	00bb8000 	.word	0x00bb8000
 8007974:	007a1200 	.word	0x007a1200
 8007978:	00f42400 	.word	0x00f42400

0800797c <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 800797c:	b580      	push	{r7, lr}
 800797e:	b082      	sub	sp, #8
 8007980:	af00      	add	r7, sp, #0
 8007982:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8007984:	687b      	ldr	r3, [r7, #4]
 8007986:	2b00      	cmp	r3, #0
 8007988:	d101      	bne.n	800798e <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 800798a:	2301      	movs	r3, #1
 800798c:	e07b      	b.n	8007a86 <HAL_SPI_Init+0x10a>
  assert_param(IS_SPI_DATASIZE(hspi->Init.DataSize));
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 800798e:	687b      	ldr	r3, [r7, #4]
 8007990:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007992:	2b00      	cmp	r3, #0
 8007994:	d108      	bne.n	80079a8 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 8007996:	687b      	ldr	r3, [r7, #4]
 8007998:	685b      	ldr	r3, [r3, #4]
 800799a:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 800799e:	d009      	beq.n	80079b4 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 80079a0:	687b      	ldr	r3, [r7, #4]
 80079a2:	2200      	movs	r2, #0
 80079a4:	61da      	str	r2, [r3, #28]
 80079a6:	e005      	b.n	80079b4 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 80079a8:	687b      	ldr	r3, [r7, #4]
 80079aa:	2200      	movs	r2, #0
 80079ac:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 80079ae:	687b      	ldr	r3, [r7, #4]
 80079b0:	2200      	movs	r2, #0
 80079b2:	615a      	str	r2, [r3, #20]
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80079b4:	687b      	ldr	r3, [r7, #4]
 80079b6:	2200      	movs	r2, #0
 80079b8:	629a      	str	r2, [r3, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 80079ba:	687b      	ldr	r3, [r7, #4]
 80079bc:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 80079c0:	b2db      	uxtb	r3, r3
 80079c2:	2b00      	cmp	r3, #0
 80079c4:	d106      	bne.n	80079d4 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 80079c6:	687b      	ldr	r3, [r7, #4]
 80079c8:	2200      	movs	r2, #0
 80079ca:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 80079ce:	6878      	ldr	r0, [r7, #4]
 80079d0:	f7fa fe62 	bl	8002698 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 80079d4:	687b      	ldr	r3, [r7, #4]
 80079d6:	2202      	movs	r2, #2
 80079d8:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 80079dc:	687b      	ldr	r3, [r7, #4]
 80079de:	681b      	ldr	r3, [r3, #0]
 80079e0:	681a      	ldr	r2, [r3, #0]
 80079e2:	687b      	ldr	r3, [r7, #4]
 80079e4:	681b      	ldr	r3, [r3, #0]
 80079e6:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 80079ea:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 80079ec:	687b      	ldr	r3, [r7, #4]
 80079ee:	685b      	ldr	r3, [r3, #4]
 80079f0:	f403 7282 	and.w	r2, r3, #260	@ 0x104
 80079f4:	687b      	ldr	r3, [r7, #4]
 80079f6:	689b      	ldr	r3, [r3, #8]
 80079f8:	f403 4304 	and.w	r3, r3, #33792	@ 0x8400
 80079fc:	431a      	orrs	r2, r3
 80079fe:	687b      	ldr	r3, [r7, #4]
 8007a00:	68db      	ldr	r3, [r3, #12]
 8007a02:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8007a06:	431a      	orrs	r2, r3
 8007a08:	687b      	ldr	r3, [r7, #4]
 8007a0a:	691b      	ldr	r3, [r3, #16]
 8007a0c:	f003 0302 	and.w	r3, r3, #2
 8007a10:	431a      	orrs	r2, r3
 8007a12:	687b      	ldr	r3, [r7, #4]
 8007a14:	695b      	ldr	r3, [r3, #20]
 8007a16:	f003 0301 	and.w	r3, r3, #1
 8007a1a:	431a      	orrs	r2, r3
 8007a1c:	687b      	ldr	r3, [r7, #4]
 8007a1e:	699b      	ldr	r3, [r3, #24]
 8007a20:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8007a24:	431a      	orrs	r2, r3
 8007a26:	687b      	ldr	r3, [r7, #4]
 8007a28:	69db      	ldr	r3, [r3, #28]
 8007a2a:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8007a2e:	431a      	orrs	r2, r3
 8007a30:	687b      	ldr	r3, [r7, #4]
 8007a32:	6a1b      	ldr	r3, [r3, #32]
 8007a34:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8007a38:	ea42 0103 	orr.w	r1, r2, r3
 8007a3c:	687b      	ldr	r3, [r7, #4]
 8007a3e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007a40:	f403 5200 	and.w	r2, r3, #8192	@ 0x2000
 8007a44:	687b      	ldr	r3, [r7, #4]
 8007a46:	681b      	ldr	r3, [r3, #0]
 8007a48:	430a      	orrs	r2, r1
 8007a4a:	601a      	str	r2, [r3, #0]
                                  (hspi->Init.BaudRatePrescaler & SPI_CR1_BR_Msk) |
                                  (hspi->Init.FirstBit  & SPI_CR1_LSBFIRST) |
                                  (hspi->Init.CRCCalculation & SPI_CR1_CRCEN)));

  /* Configure : NSS management, TI Mode */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | (hspi->Init.TIMode & SPI_CR2_FRF)));
 8007a4c:	687b      	ldr	r3, [r7, #4]
 8007a4e:	699b      	ldr	r3, [r3, #24]
 8007a50:	0c1b      	lsrs	r3, r3, #16
 8007a52:	f003 0104 	and.w	r1, r3, #4
 8007a56:	687b      	ldr	r3, [r7, #4]
 8007a58:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007a5a:	f003 0210 	and.w	r2, r3, #16
 8007a5e:	687b      	ldr	r3, [r7, #4]
 8007a60:	681b      	ldr	r3, [r3, #0]
 8007a62:	430a      	orrs	r2, r1
 8007a64:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8007a66:	687b      	ldr	r3, [r7, #4]
 8007a68:	681b      	ldr	r3, [r3, #0]
 8007a6a:	69da      	ldr	r2, [r3, #28]
 8007a6c:	687b      	ldr	r3, [r7, #4]
 8007a6e:	681b      	ldr	r3, [r3, #0]
 8007a70:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8007a74:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8007a76:	687b      	ldr	r3, [r7, #4]
 8007a78:	2200      	movs	r2, #0
 8007a7a:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 8007a7c:	687b      	ldr	r3, [r7, #4]
 8007a7e:	2201      	movs	r2, #1
 8007a80:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  return HAL_OK;
 8007a84:	2300      	movs	r3, #0
}
 8007a86:	4618      	mov	r0, r3
 8007a88:	3708      	adds	r7, #8
 8007a8a:	46bd      	mov	sp, r7
 8007a8c:	bd80      	pop	{r7, pc}

08007a8e <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8007a8e:	b580      	push	{r7, lr}
 8007a90:	b082      	sub	sp, #8
 8007a92:	af00      	add	r7, sp, #0
 8007a94:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8007a96:	687b      	ldr	r3, [r7, #4]
 8007a98:	2b00      	cmp	r3, #0
 8007a9a:	d101      	bne.n	8007aa0 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8007a9c:	2301      	movs	r3, #1
 8007a9e:	e041      	b.n	8007b24 <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8007aa0:	687b      	ldr	r3, [r7, #4]
 8007aa2:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8007aa6:	b2db      	uxtb	r3, r3
 8007aa8:	2b00      	cmp	r3, #0
 8007aaa:	d106      	bne.n	8007aba <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8007aac:	687b      	ldr	r3, [r7, #4]
 8007aae:	2200      	movs	r2, #0
 8007ab0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8007ab4:	6878      	ldr	r0, [r7, #4]
 8007ab6:	f7fa fe37 	bl	8002728 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8007aba:	687b      	ldr	r3, [r7, #4]
 8007abc:	2202      	movs	r2, #2
 8007abe:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8007ac2:	687b      	ldr	r3, [r7, #4]
 8007ac4:	681a      	ldr	r2, [r3, #0]
 8007ac6:	687b      	ldr	r3, [r7, #4]
 8007ac8:	3304      	adds	r3, #4
 8007aca:	4619      	mov	r1, r3
 8007acc:	4610      	mov	r0, r2
 8007ace:	f000 fad9 	bl	8008084 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8007ad2:	687b      	ldr	r3, [r7, #4]
 8007ad4:	2201      	movs	r2, #1
 8007ad6:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8007ada:	687b      	ldr	r3, [r7, #4]
 8007adc:	2201      	movs	r2, #1
 8007ade:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8007ae2:	687b      	ldr	r3, [r7, #4]
 8007ae4:	2201      	movs	r2, #1
 8007ae6:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8007aea:	687b      	ldr	r3, [r7, #4]
 8007aec:	2201      	movs	r2, #1
 8007aee:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8007af2:	687b      	ldr	r3, [r7, #4]
 8007af4:	2201      	movs	r2, #1
 8007af6:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8007afa:	687b      	ldr	r3, [r7, #4]
 8007afc:	2201      	movs	r2, #1
 8007afe:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8007b02:	687b      	ldr	r3, [r7, #4]
 8007b04:	2201      	movs	r2, #1
 8007b06:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8007b0a:	687b      	ldr	r3, [r7, #4]
 8007b0c:	2201      	movs	r2, #1
 8007b0e:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8007b12:	687b      	ldr	r3, [r7, #4]
 8007b14:	2201      	movs	r2, #1
 8007b16:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8007b1a:	687b      	ldr	r3, [r7, #4]
 8007b1c:	2201      	movs	r2, #1
 8007b1e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8007b22:	2300      	movs	r3, #0
}
 8007b24:	4618      	mov	r0, r3
 8007b26:	3708      	adds	r7, #8
 8007b28:	46bd      	mov	sp, r7
 8007b2a:	bd80      	pop	{r7, pc}

08007b2c <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8007b2c:	b580      	push	{r7, lr}
 8007b2e:	b082      	sub	sp, #8
 8007b30:	af00      	add	r7, sp, #0
 8007b32:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8007b34:	687b      	ldr	r3, [r7, #4]
 8007b36:	2b00      	cmp	r3, #0
 8007b38:	d101      	bne.n	8007b3e <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8007b3a:	2301      	movs	r3, #1
 8007b3c:	e041      	b.n	8007bc2 <HAL_TIM_PWM_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8007b3e:	687b      	ldr	r3, [r7, #4]
 8007b40:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8007b44:	b2db      	uxtb	r3, r3
 8007b46:	2b00      	cmp	r3, #0
 8007b48:	d106      	bne.n	8007b58 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8007b4a:	687b      	ldr	r3, [r7, #4]
 8007b4c:	2200      	movs	r2, #0
 8007b4e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8007b52:	6878      	ldr	r0, [r7, #4]
 8007b54:	f000 f839 	bl	8007bca <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8007b58:	687b      	ldr	r3, [r7, #4]
 8007b5a:	2202      	movs	r2, #2
 8007b5c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8007b60:	687b      	ldr	r3, [r7, #4]
 8007b62:	681a      	ldr	r2, [r3, #0]
 8007b64:	687b      	ldr	r3, [r7, #4]
 8007b66:	3304      	adds	r3, #4
 8007b68:	4619      	mov	r1, r3
 8007b6a:	4610      	mov	r0, r2
 8007b6c:	f000 fa8a 	bl	8008084 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8007b70:	687b      	ldr	r3, [r7, #4]
 8007b72:	2201      	movs	r2, #1
 8007b74:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8007b78:	687b      	ldr	r3, [r7, #4]
 8007b7a:	2201      	movs	r2, #1
 8007b7c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8007b80:	687b      	ldr	r3, [r7, #4]
 8007b82:	2201      	movs	r2, #1
 8007b84:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8007b88:	687b      	ldr	r3, [r7, #4]
 8007b8a:	2201      	movs	r2, #1
 8007b8c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8007b90:	687b      	ldr	r3, [r7, #4]
 8007b92:	2201      	movs	r2, #1
 8007b94:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8007b98:	687b      	ldr	r3, [r7, #4]
 8007b9a:	2201      	movs	r2, #1
 8007b9c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8007ba0:	687b      	ldr	r3, [r7, #4]
 8007ba2:	2201      	movs	r2, #1
 8007ba4:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8007ba8:	687b      	ldr	r3, [r7, #4]
 8007baa:	2201      	movs	r2, #1
 8007bac:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8007bb0:	687b      	ldr	r3, [r7, #4]
 8007bb2:	2201      	movs	r2, #1
 8007bb4:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8007bb8:	687b      	ldr	r3, [r7, #4]
 8007bba:	2201      	movs	r2, #1
 8007bbc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8007bc0:	2300      	movs	r3, #0
}
 8007bc2:	4618      	mov	r0, r3
 8007bc4:	3708      	adds	r7, #8
 8007bc6:	46bd      	mov	sp, r7
 8007bc8:	bd80      	pop	{r7, pc}

08007bca <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 8007bca:	b480      	push	{r7}
 8007bcc:	b083      	sub	sp, #12
 8007bce:	af00      	add	r7, sp, #0
 8007bd0:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 8007bd2:	bf00      	nop
 8007bd4:	370c      	adds	r7, #12
 8007bd6:	46bd      	mov	sp, r7
 8007bd8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007bdc:	4770      	bx	lr
	...

08007be0 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8007be0:	b580      	push	{r7, lr}
 8007be2:	b084      	sub	sp, #16
 8007be4:	af00      	add	r7, sp, #0
 8007be6:	6078      	str	r0, [r7, #4]
 8007be8:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 8007bea:	683b      	ldr	r3, [r7, #0]
 8007bec:	2b00      	cmp	r3, #0
 8007bee:	d109      	bne.n	8007c04 <HAL_TIM_PWM_Start+0x24>
 8007bf0:	687b      	ldr	r3, [r7, #4]
 8007bf2:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8007bf6:	b2db      	uxtb	r3, r3
 8007bf8:	2b01      	cmp	r3, #1
 8007bfa:	bf14      	ite	ne
 8007bfc:	2301      	movne	r3, #1
 8007bfe:	2300      	moveq	r3, #0
 8007c00:	b2db      	uxtb	r3, r3
 8007c02:	e022      	b.n	8007c4a <HAL_TIM_PWM_Start+0x6a>
 8007c04:	683b      	ldr	r3, [r7, #0]
 8007c06:	2b04      	cmp	r3, #4
 8007c08:	d109      	bne.n	8007c1e <HAL_TIM_PWM_Start+0x3e>
 8007c0a:	687b      	ldr	r3, [r7, #4]
 8007c0c:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 8007c10:	b2db      	uxtb	r3, r3
 8007c12:	2b01      	cmp	r3, #1
 8007c14:	bf14      	ite	ne
 8007c16:	2301      	movne	r3, #1
 8007c18:	2300      	moveq	r3, #0
 8007c1a:	b2db      	uxtb	r3, r3
 8007c1c:	e015      	b.n	8007c4a <HAL_TIM_PWM_Start+0x6a>
 8007c1e:	683b      	ldr	r3, [r7, #0]
 8007c20:	2b08      	cmp	r3, #8
 8007c22:	d109      	bne.n	8007c38 <HAL_TIM_PWM_Start+0x58>
 8007c24:	687b      	ldr	r3, [r7, #4]
 8007c26:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8007c2a:	b2db      	uxtb	r3, r3
 8007c2c:	2b01      	cmp	r3, #1
 8007c2e:	bf14      	ite	ne
 8007c30:	2301      	movne	r3, #1
 8007c32:	2300      	moveq	r3, #0
 8007c34:	b2db      	uxtb	r3, r3
 8007c36:	e008      	b.n	8007c4a <HAL_TIM_PWM_Start+0x6a>
 8007c38:	687b      	ldr	r3, [r7, #4]
 8007c3a:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8007c3e:	b2db      	uxtb	r3, r3
 8007c40:	2b01      	cmp	r3, #1
 8007c42:	bf14      	ite	ne
 8007c44:	2301      	movne	r3, #1
 8007c46:	2300      	moveq	r3, #0
 8007c48:	b2db      	uxtb	r3, r3
 8007c4a:	2b00      	cmp	r3, #0
 8007c4c:	d001      	beq.n	8007c52 <HAL_TIM_PWM_Start+0x72>
  {
    return HAL_ERROR;
 8007c4e:	2301      	movs	r3, #1
 8007c50:	e07c      	b.n	8007d4c <HAL_TIM_PWM_Start+0x16c>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8007c52:	683b      	ldr	r3, [r7, #0]
 8007c54:	2b00      	cmp	r3, #0
 8007c56:	d104      	bne.n	8007c62 <HAL_TIM_PWM_Start+0x82>
 8007c58:	687b      	ldr	r3, [r7, #4]
 8007c5a:	2202      	movs	r2, #2
 8007c5c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8007c60:	e013      	b.n	8007c8a <HAL_TIM_PWM_Start+0xaa>
 8007c62:	683b      	ldr	r3, [r7, #0]
 8007c64:	2b04      	cmp	r3, #4
 8007c66:	d104      	bne.n	8007c72 <HAL_TIM_PWM_Start+0x92>
 8007c68:	687b      	ldr	r3, [r7, #4]
 8007c6a:	2202      	movs	r2, #2
 8007c6c:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8007c70:	e00b      	b.n	8007c8a <HAL_TIM_PWM_Start+0xaa>
 8007c72:	683b      	ldr	r3, [r7, #0]
 8007c74:	2b08      	cmp	r3, #8
 8007c76:	d104      	bne.n	8007c82 <HAL_TIM_PWM_Start+0xa2>
 8007c78:	687b      	ldr	r3, [r7, #4]
 8007c7a:	2202      	movs	r2, #2
 8007c7c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8007c80:	e003      	b.n	8007c8a <HAL_TIM_PWM_Start+0xaa>
 8007c82:	687b      	ldr	r3, [r7, #4]
 8007c84:	2202      	movs	r2, #2
 8007c86:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8007c8a:	687b      	ldr	r3, [r7, #4]
 8007c8c:	681b      	ldr	r3, [r3, #0]
 8007c8e:	2201      	movs	r2, #1
 8007c90:	6839      	ldr	r1, [r7, #0]
 8007c92:	4618      	mov	r0, r3
 8007c94:	f000 fce6 	bl	8008664 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8007c98:	687b      	ldr	r3, [r7, #4]
 8007c9a:	681b      	ldr	r3, [r3, #0]
 8007c9c:	4a2d      	ldr	r2, [pc, #180]	@ (8007d54 <HAL_TIM_PWM_Start+0x174>)
 8007c9e:	4293      	cmp	r3, r2
 8007ca0:	d004      	beq.n	8007cac <HAL_TIM_PWM_Start+0xcc>
 8007ca2:	687b      	ldr	r3, [r7, #4]
 8007ca4:	681b      	ldr	r3, [r3, #0]
 8007ca6:	4a2c      	ldr	r2, [pc, #176]	@ (8007d58 <HAL_TIM_PWM_Start+0x178>)
 8007ca8:	4293      	cmp	r3, r2
 8007caa:	d101      	bne.n	8007cb0 <HAL_TIM_PWM_Start+0xd0>
 8007cac:	2301      	movs	r3, #1
 8007cae:	e000      	b.n	8007cb2 <HAL_TIM_PWM_Start+0xd2>
 8007cb0:	2300      	movs	r3, #0
 8007cb2:	2b00      	cmp	r3, #0
 8007cb4:	d007      	beq.n	8007cc6 <HAL_TIM_PWM_Start+0xe6>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 8007cb6:	687b      	ldr	r3, [r7, #4]
 8007cb8:	681b      	ldr	r3, [r3, #0]
 8007cba:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8007cbc:	687b      	ldr	r3, [r7, #4]
 8007cbe:	681b      	ldr	r3, [r3, #0]
 8007cc0:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8007cc4:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8007cc6:	687b      	ldr	r3, [r7, #4]
 8007cc8:	681b      	ldr	r3, [r3, #0]
 8007cca:	4a22      	ldr	r2, [pc, #136]	@ (8007d54 <HAL_TIM_PWM_Start+0x174>)
 8007ccc:	4293      	cmp	r3, r2
 8007cce:	d022      	beq.n	8007d16 <HAL_TIM_PWM_Start+0x136>
 8007cd0:	687b      	ldr	r3, [r7, #4]
 8007cd2:	681b      	ldr	r3, [r3, #0]
 8007cd4:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8007cd8:	d01d      	beq.n	8007d16 <HAL_TIM_PWM_Start+0x136>
 8007cda:	687b      	ldr	r3, [r7, #4]
 8007cdc:	681b      	ldr	r3, [r3, #0]
 8007cde:	4a1f      	ldr	r2, [pc, #124]	@ (8007d5c <HAL_TIM_PWM_Start+0x17c>)
 8007ce0:	4293      	cmp	r3, r2
 8007ce2:	d018      	beq.n	8007d16 <HAL_TIM_PWM_Start+0x136>
 8007ce4:	687b      	ldr	r3, [r7, #4]
 8007ce6:	681b      	ldr	r3, [r3, #0]
 8007ce8:	4a1d      	ldr	r2, [pc, #116]	@ (8007d60 <HAL_TIM_PWM_Start+0x180>)
 8007cea:	4293      	cmp	r3, r2
 8007cec:	d013      	beq.n	8007d16 <HAL_TIM_PWM_Start+0x136>
 8007cee:	687b      	ldr	r3, [r7, #4]
 8007cf0:	681b      	ldr	r3, [r3, #0]
 8007cf2:	4a1c      	ldr	r2, [pc, #112]	@ (8007d64 <HAL_TIM_PWM_Start+0x184>)
 8007cf4:	4293      	cmp	r3, r2
 8007cf6:	d00e      	beq.n	8007d16 <HAL_TIM_PWM_Start+0x136>
 8007cf8:	687b      	ldr	r3, [r7, #4]
 8007cfa:	681b      	ldr	r3, [r3, #0]
 8007cfc:	4a16      	ldr	r2, [pc, #88]	@ (8007d58 <HAL_TIM_PWM_Start+0x178>)
 8007cfe:	4293      	cmp	r3, r2
 8007d00:	d009      	beq.n	8007d16 <HAL_TIM_PWM_Start+0x136>
 8007d02:	687b      	ldr	r3, [r7, #4]
 8007d04:	681b      	ldr	r3, [r3, #0]
 8007d06:	4a18      	ldr	r2, [pc, #96]	@ (8007d68 <HAL_TIM_PWM_Start+0x188>)
 8007d08:	4293      	cmp	r3, r2
 8007d0a:	d004      	beq.n	8007d16 <HAL_TIM_PWM_Start+0x136>
 8007d0c:	687b      	ldr	r3, [r7, #4]
 8007d0e:	681b      	ldr	r3, [r3, #0]
 8007d10:	4a16      	ldr	r2, [pc, #88]	@ (8007d6c <HAL_TIM_PWM_Start+0x18c>)
 8007d12:	4293      	cmp	r3, r2
 8007d14:	d111      	bne.n	8007d3a <HAL_TIM_PWM_Start+0x15a>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8007d16:	687b      	ldr	r3, [r7, #4]
 8007d18:	681b      	ldr	r3, [r3, #0]
 8007d1a:	689b      	ldr	r3, [r3, #8]
 8007d1c:	f003 0307 	and.w	r3, r3, #7
 8007d20:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8007d22:	68fb      	ldr	r3, [r7, #12]
 8007d24:	2b06      	cmp	r3, #6
 8007d26:	d010      	beq.n	8007d4a <HAL_TIM_PWM_Start+0x16a>
    {
      __HAL_TIM_ENABLE(htim);
 8007d28:	687b      	ldr	r3, [r7, #4]
 8007d2a:	681b      	ldr	r3, [r3, #0]
 8007d2c:	681a      	ldr	r2, [r3, #0]
 8007d2e:	687b      	ldr	r3, [r7, #4]
 8007d30:	681b      	ldr	r3, [r3, #0]
 8007d32:	f042 0201 	orr.w	r2, r2, #1
 8007d36:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8007d38:	e007      	b.n	8007d4a <HAL_TIM_PWM_Start+0x16a>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8007d3a:	687b      	ldr	r3, [r7, #4]
 8007d3c:	681b      	ldr	r3, [r3, #0]
 8007d3e:	681a      	ldr	r2, [r3, #0]
 8007d40:	687b      	ldr	r3, [r7, #4]
 8007d42:	681b      	ldr	r3, [r3, #0]
 8007d44:	f042 0201 	orr.w	r2, r2, #1
 8007d48:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8007d4a:	2300      	movs	r3, #0
}
 8007d4c:	4618      	mov	r0, r3
 8007d4e:	3710      	adds	r7, #16
 8007d50:	46bd      	mov	sp, r7
 8007d52:	bd80      	pop	{r7, pc}
 8007d54:	40010000 	.word	0x40010000
 8007d58:	40010400 	.word	0x40010400
 8007d5c:	40000400 	.word	0x40000400
 8007d60:	40000800 	.word	0x40000800
 8007d64:	40000c00 	.word	0x40000c00
 8007d68:	40014000 	.word	0x40014000
 8007d6c:	40001800 	.word	0x40001800

08007d70 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8007d70:	b580      	push	{r7, lr}
 8007d72:	b086      	sub	sp, #24
 8007d74:	af00      	add	r7, sp, #0
 8007d76:	60f8      	str	r0, [r7, #12]
 8007d78:	60b9      	str	r1, [r7, #8]
 8007d7a:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8007d7c:	2300      	movs	r3, #0
 8007d7e:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8007d80:	68fb      	ldr	r3, [r7, #12]
 8007d82:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8007d86:	2b01      	cmp	r3, #1
 8007d88:	d101      	bne.n	8007d8e <HAL_TIM_PWM_ConfigChannel+0x1e>
 8007d8a:	2302      	movs	r3, #2
 8007d8c:	e0ae      	b.n	8007eec <HAL_TIM_PWM_ConfigChannel+0x17c>
 8007d8e:	68fb      	ldr	r3, [r7, #12]
 8007d90:	2201      	movs	r2, #1
 8007d92:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  switch (Channel)
 8007d96:	687b      	ldr	r3, [r7, #4]
 8007d98:	2b0c      	cmp	r3, #12
 8007d9a:	f200 809f 	bhi.w	8007edc <HAL_TIM_PWM_ConfigChannel+0x16c>
 8007d9e:	a201      	add	r2, pc, #4	@ (adr r2, 8007da4 <HAL_TIM_PWM_ConfigChannel+0x34>)
 8007da0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007da4:	08007dd9 	.word	0x08007dd9
 8007da8:	08007edd 	.word	0x08007edd
 8007dac:	08007edd 	.word	0x08007edd
 8007db0:	08007edd 	.word	0x08007edd
 8007db4:	08007e19 	.word	0x08007e19
 8007db8:	08007edd 	.word	0x08007edd
 8007dbc:	08007edd 	.word	0x08007edd
 8007dc0:	08007edd 	.word	0x08007edd
 8007dc4:	08007e5b 	.word	0x08007e5b
 8007dc8:	08007edd 	.word	0x08007edd
 8007dcc:	08007edd 	.word	0x08007edd
 8007dd0:	08007edd 	.word	0x08007edd
 8007dd4:	08007e9b 	.word	0x08007e9b
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8007dd8:	68fb      	ldr	r3, [r7, #12]
 8007dda:	681b      	ldr	r3, [r3, #0]
 8007ddc:	68b9      	ldr	r1, [r7, #8]
 8007dde:	4618      	mov	r0, r3
 8007de0:	f000 f9f6 	bl	80081d0 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8007de4:	68fb      	ldr	r3, [r7, #12]
 8007de6:	681b      	ldr	r3, [r3, #0]
 8007de8:	699a      	ldr	r2, [r3, #24]
 8007dea:	68fb      	ldr	r3, [r7, #12]
 8007dec:	681b      	ldr	r3, [r3, #0]
 8007dee:	f042 0208 	orr.w	r2, r2, #8
 8007df2:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8007df4:	68fb      	ldr	r3, [r7, #12]
 8007df6:	681b      	ldr	r3, [r3, #0]
 8007df8:	699a      	ldr	r2, [r3, #24]
 8007dfa:	68fb      	ldr	r3, [r7, #12]
 8007dfc:	681b      	ldr	r3, [r3, #0]
 8007dfe:	f022 0204 	bic.w	r2, r2, #4
 8007e02:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8007e04:	68fb      	ldr	r3, [r7, #12]
 8007e06:	681b      	ldr	r3, [r3, #0]
 8007e08:	6999      	ldr	r1, [r3, #24]
 8007e0a:	68bb      	ldr	r3, [r7, #8]
 8007e0c:	691a      	ldr	r2, [r3, #16]
 8007e0e:	68fb      	ldr	r3, [r7, #12]
 8007e10:	681b      	ldr	r3, [r3, #0]
 8007e12:	430a      	orrs	r2, r1
 8007e14:	619a      	str	r2, [r3, #24]
      break;
 8007e16:	e064      	b.n	8007ee2 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8007e18:	68fb      	ldr	r3, [r7, #12]
 8007e1a:	681b      	ldr	r3, [r3, #0]
 8007e1c:	68b9      	ldr	r1, [r7, #8]
 8007e1e:	4618      	mov	r0, r3
 8007e20:	f000 fa46 	bl	80082b0 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8007e24:	68fb      	ldr	r3, [r7, #12]
 8007e26:	681b      	ldr	r3, [r3, #0]
 8007e28:	699a      	ldr	r2, [r3, #24]
 8007e2a:	68fb      	ldr	r3, [r7, #12]
 8007e2c:	681b      	ldr	r3, [r3, #0]
 8007e2e:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8007e32:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8007e34:	68fb      	ldr	r3, [r7, #12]
 8007e36:	681b      	ldr	r3, [r3, #0]
 8007e38:	699a      	ldr	r2, [r3, #24]
 8007e3a:	68fb      	ldr	r3, [r7, #12]
 8007e3c:	681b      	ldr	r3, [r3, #0]
 8007e3e:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8007e42:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8007e44:	68fb      	ldr	r3, [r7, #12]
 8007e46:	681b      	ldr	r3, [r3, #0]
 8007e48:	6999      	ldr	r1, [r3, #24]
 8007e4a:	68bb      	ldr	r3, [r7, #8]
 8007e4c:	691b      	ldr	r3, [r3, #16]
 8007e4e:	021a      	lsls	r2, r3, #8
 8007e50:	68fb      	ldr	r3, [r7, #12]
 8007e52:	681b      	ldr	r3, [r3, #0]
 8007e54:	430a      	orrs	r2, r1
 8007e56:	619a      	str	r2, [r3, #24]
      break;
 8007e58:	e043      	b.n	8007ee2 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8007e5a:	68fb      	ldr	r3, [r7, #12]
 8007e5c:	681b      	ldr	r3, [r3, #0]
 8007e5e:	68b9      	ldr	r1, [r7, #8]
 8007e60:	4618      	mov	r0, r3
 8007e62:	f000 fa9b 	bl	800839c <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8007e66:	68fb      	ldr	r3, [r7, #12]
 8007e68:	681b      	ldr	r3, [r3, #0]
 8007e6a:	69da      	ldr	r2, [r3, #28]
 8007e6c:	68fb      	ldr	r3, [r7, #12]
 8007e6e:	681b      	ldr	r3, [r3, #0]
 8007e70:	f042 0208 	orr.w	r2, r2, #8
 8007e74:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8007e76:	68fb      	ldr	r3, [r7, #12]
 8007e78:	681b      	ldr	r3, [r3, #0]
 8007e7a:	69da      	ldr	r2, [r3, #28]
 8007e7c:	68fb      	ldr	r3, [r7, #12]
 8007e7e:	681b      	ldr	r3, [r3, #0]
 8007e80:	f022 0204 	bic.w	r2, r2, #4
 8007e84:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8007e86:	68fb      	ldr	r3, [r7, #12]
 8007e88:	681b      	ldr	r3, [r3, #0]
 8007e8a:	69d9      	ldr	r1, [r3, #28]
 8007e8c:	68bb      	ldr	r3, [r7, #8]
 8007e8e:	691a      	ldr	r2, [r3, #16]
 8007e90:	68fb      	ldr	r3, [r7, #12]
 8007e92:	681b      	ldr	r3, [r3, #0]
 8007e94:	430a      	orrs	r2, r1
 8007e96:	61da      	str	r2, [r3, #28]
      break;
 8007e98:	e023      	b.n	8007ee2 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8007e9a:	68fb      	ldr	r3, [r7, #12]
 8007e9c:	681b      	ldr	r3, [r3, #0]
 8007e9e:	68b9      	ldr	r1, [r7, #8]
 8007ea0:	4618      	mov	r0, r3
 8007ea2:	f000 faef 	bl	8008484 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8007ea6:	68fb      	ldr	r3, [r7, #12]
 8007ea8:	681b      	ldr	r3, [r3, #0]
 8007eaa:	69da      	ldr	r2, [r3, #28]
 8007eac:	68fb      	ldr	r3, [r7, #12]
 8007eae:	681b      	ldr	r3, [r3, #0]
 8007eb0:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8007eb4:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8007eb6:	68fb      	ldr	r3, [r7, #12]
 8007eb8:	681b      	ldr	r3, [r3, #0]
 8007eba:	69da      	ldr	r2, [r3, #28]
 8007ebc:	68fb      	ldr	r3, [r7, #12]
 8007ebe:	681b      	ldr	r3, [r3, #0]
 8007ec0:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8007ec4:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8007ec6:	68fb      	ldr	r3, [r7, #12]
 8007ec8:	681b      	ldr	r3, [r3, #0]
 8007eca:	69d9      	ldr	r1, [r3, #28]
 8007ecc:	68bb      	ldr	r3, [r7, #8]
 8007ece:	691b      	ldr	r3, [r3, #16]
 8007ed0:	021a      	lsls	r2, r3, #8
 8007ed2:	68fb      	ldr	r3, [r7, #12]
 8007ed4:	681b      	ldr	r3, [r3, #0]
 8007ed6:	430a      	orrs	r2, r1
 8007ed8:	61da      	str	r2, [r3, #28]
      break;
 8007eda:	e002      	b.n	8007ee2 <HAL_TIM_PWM_ConfigChannel+0x172>
    }

    default:
      status = HAL_ERROR;
 8007edc:	2301      	movs	r3, #1
 8007ede:	75fb      	strb	r3, [r7, #23]
      break;
 8007ee0:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 8007ee2:	68fb      	ldr	r3, [r7, #12]
 8007ee4:	2200      	movs	r2, #0
 8007ee6:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8007eea:	7dfb      	ldrb	r3, [r7, #23]
}
 8007eec:	4618      	mov	r0, r3
 8007eee:	3718      	adds	r7, #24
 8007ef0:	46bd      	mov	sp, r7
 8007ef2:	bd80      	pop	{r7, pc}

08007ef4 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8007ef4:	b580      	push	{r7, lr}
 8007ef6:	b084      	sub	sp, #16
 8007ef8:	af00      	add	r7, sp, #0
 8007efa:	6078      	str	r0, [r7, #4]
 8007efc:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8007efe:	2300      	movs	r3, #0
 8007f00:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8007f02:	687b      	ldr	r3, [r7, #4]
 8007f04:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8007f08:	2b01      	cmp	r3, #1
 8007f0a:	d101      	bne.n	8007f10 <HAL_TIM_ConfigClockSource+0x1c>
 8007f0c:	2302      	movs	r3, #2
 8007f0e:	e0b4      	b.n	800807a <HAL_TIM_ConfigClockSource+0x186>
 8007f10:	687b      	ldr	r3, [r7, #4]
 8007f12:	2201      	movs	r2, #1
 8007f14:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8007f18:	687b      	ldr	r3, [r7, #4]
 8007f1a:	2202      	movs	r2, #2
 8007f1c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8007f20:	687b      	ldr	r3, [r7, #4]
 8007f22:	681b      	ldr	r3, [r3, #0]
 8007f24:	689b      	ldr	r3, [r3, #8]
 8007f26:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8007f28:	68bb      	ldr	r3, [r7, #8]
 8007f2a:	f023 0377 	bic.w	r3, r3, #119	@ 0x77
 8007f2e:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8007f30:	68bb      	ldr	r3, [r7, #8]
 8007f32:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8007f36:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8007f38:	687b      	ldr	r3, [r7, #4]
 8007f3a:	681b      	ldr	r3, [r3, #0]
 8007f3c:	68ba      	ldr	r2, [r7, #8]
 8007f3e:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8007f40:	683b      	ldr	r3, [r7, #0]
 8007f42:	681b      	ldr	r3, [r3, #0]
 8007f44:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8007f48:	d03e      	beq.n	8007fc8 <HAL_TIM_ConfigClockSource+0xd4>
 8007f4a:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8007f4e:	f200 8087 	bhi.w	8008060 <HAL_TIM_ConfigClockSource+0x16c>
 8007f52:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8007f56:	f000 8086 	beq.w	8008066 <HAL_TIM_ConfigClockSource+0x172>
 8007f5a:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8007f5e:	d87f      	bhi.n	8008060 <HAL_TIM_ConfigClockSource+0x16c>
 8007f60:	2b70      	cmp	r3, #112	@ 0x70
 8007f62:	d01a      	beq.n	8007f9a <HAL_TIM_ConfigClockSource+0xa6>
 8007f64:	2b70      	cmp	r3, #112	@ 0x70
 8007f66:	d87b      	bhi.n	8008060 <HAL_TIM_ConfigClockSource+0x16c>
 8007f68:	2b60      	cmp	r3, #96	@ 0x60
 8007f6a:	d050      	beq.n	800800e <HAL_TIM_ConfigClockSource+0x11a>
 8007f6c:	2b60      	cmp	r3, #96	@ 0x60
 8007f6e:	d877      	bhi.n	8008060 <HAL_TIM_ConfigClockSource+0x16c>
 8007f70:	2b50      	cmp	r3, #80	@ 0x50
 8007f72:	d03c      	beq.n	8007fee <HAL_TIM_ConfigClockSource+0xfa>
 8007f74:	2b50      	cmp	r3, #80	@ 0x50
 8007f76:	d873      	bhi.n	8008060 <HAL_TIM_ConfigClockSource+0x16c>
 8007f78:	2b40      	cmp	r3, #64	@ 0x40
 8007f7a:	d058      	beq.n	800802e <HAL_TIM_ConfigClockSource+0x13a>
 8007f7c:	2b40      	cmp	r3, #64	@ 0x40
 8007f7e:	d86f      	bhi.n	8008060 <HAL_TIM_ConfigClockSource+0x16c>
 8007f80:	2b30      	cmp	r3, #48	@ 0x30
 8007f82:	d064      	beq.n	800804e <HAL_TIM_ConfigClockSource+0x15a>
 8007f84:	2b30      	cmp	r3, #48	@ 0x30
 8007f86:	d86b      	bhi.n	8008060 <HAL_TIM_ConfigClockSource+0x16c>
 8007f88:	2b20      	cmp	r3, #32
 8007f8a:	d060      	beq.n	800804e <HAL_TIM_ConfigClockSource+0x15a>
 8007f8c:	2b20      	cmp	r3, #32
 8007f8e:	d867      	bhi.n	8008060 <HAL_TIM_ConfigClockSource+0x16c>
 8007f90:	2b00      	cmp	r3, #0
 8007f92:	d05c      	beq.n	800804e <HAL_TIM_ConfigClockSource+0x15a>
 8007f94:	2b10      	cmp	r3, #16
 8007f96:	d05a      	beq.n	800804e <HAL_TIM_ConfigClockSource+0x15a>
 8007f98:	e062      	b.n	8008060 <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8007f9a:	687b      	ldr	r3, [r7, #4]
 8007f9c:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8007f9e:	683b      	ldr	r3, [r7, #0]
 8007fa0:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8007fa2:	683b      	ldr	r3, [r7, #0]
 8007fa4:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8007fa6:	683b      	ldr	r3, [r7, #0]
 8007fa8:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8007faa:	f000 fb3b 	bl	8008624 <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8007fae:	687b      	ldr	r3, [r7, #4]
 8007fb0:	681b      	ldr	r3, [r3, #0]
 8007fb2:	689b      	ldr	r3, [r3, #8]
 8007fb4:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8007fb6:	68bb      	ldr	r3, [r7, #8]
 8007fb8:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 8007fbc:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8007fbe:	687b      	ldr	r3, [r7, #4]
 8007fc0:	681b      	ldr	r3, [r3, #0]
 8007fc2:	68ba      	ldr	r2, [r7, #8]
 8007fc4:	609a      	str	r2, [r3, #8]
      break;
 8007fc6:	e04f      	b.n	8008068 <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8007fc8:	687b      	ldr	r3, [r7, #4]
 8007fca:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8007fcc:	683b      	ldr	r3, [r7, #0]
 8007fce:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8007fd0:	683b      	ldr	r3, [r7, #0]
 8007fd2:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8007fd4:	683b      	ldr	r3, [r7, #0]
 8007fd6:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8007fd8:	f000 fb24 	bl	8008624 <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8007fdc:	687b      	ldr	r3, [r7, #4]
 8007fde:	681b      	ldr	r3, [r3, #0]
 8007fe0:	689a      	ldr	r2, [r3, #8]
 8007fe2:	687b      	ldr	r3, [r7, #4]
 8007fe4:	681b      	ldr	r3, [r3, #0]
 8007fe6:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8007fea:	609a      	str	r2, [r3, #8]
      break;
 8007fec:	e03c      	b.n	8008068 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8007fee:	687b      	ldr	r3, [r7, #4]
 8007ff0:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8007ff2:	683b      	ldr	r3, [r7, #0]
 8007ff4:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8007ff6:	683b      	ldr	r3, [r7, #0]
 8007ff8:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8007ffa:	461a      	mov	r2, r3
 8007ffc:	f000 fa98 	bl	8008530 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8008000:	687b      	ldr	r3, [r7, #4]
 8008002:	681b      	ldr	r3, [r3, #0]
 8008004:	2150      	movs	r1, #80	@ 0x50
 8008006:	4618      	mov	r0, r3
 8008008:	f000 faf1 	bl	80085ee <TIM_ITRx_SetConfig>
      break;
 800800c:	e02c      	b.n	8008068 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 800800e:	687b      	ldr	r3, [r7, #4]
 8008010:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8008012:	683b      	ldr	r3, [r7, #0]
 8008014:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8008016:	683b      	ldr	r3, [r7, #0]
 8008018:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 800801a:	461a      	mov	r2, r3
 800801c:	f000 fab7 	bl	800858e <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8008020:	687b      	ldr	r3, [r7, #4]
 8008022:	681b      	ldr	r3, [r3, #0]
 8008024:	2160      	movs	r1, #96	@ 0x60
 8008026:	4618      	mov	r0, r3
 8008028:	f000 fae1 	bl	80085ee <TIM_ITRx_SetConfig>
      break;
 800802c:	e01c      	b.n	8008068 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800802e:	687b      	ldr	r3, [r7, #4]
 8008030:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8008032:	683b      	ldr	r3, [r7, #0]
 8008034:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8008036:	683b      	ldr	r3, [r7, #0]
 8008038:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 800803a:	461a      	mov	r2, r3
 800803c:	f000 fa78 	bl	8008530 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8008040:	687b      	ldr	r3, [r7, #4]
 8008042:	681b      	ldr	r3, [r3, #0]
 8008044:	2140      	movs	r1, #64	@ 0x40
 8008046:	4618      	mov	r0, r3
 8008048:	f000 fad1 	bl	80085ee <TIM_ITRx_SetConfig>
      break;
 800804c:	e00c      	b.n	8008068 <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 800804e:	687b      	ldr	r3, [r7, #4]
 8008050:	681a      	ldr	r2, [r3, #0]
 8008052:	683b      	ldr	r3, [r7, #0]
 8008054:	681b      	ldr	r3, [r3, #0]
 8008056:	4619      	mov	r1, r3
 8008058:	4610      	mov	r0, r2
 800805a:	f000 fac8 	bl	80085ee <TIM_ITRx_SetConfig>
      break;
 800805e:	e003      	b.n	8008068 <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 8008060:	2301      	movs	r3, #1
 8008062:	73fb      	strb	r3, [r7, #15]
      break;
 8008064:	e000      	b.n	8008068 <HAL_TIM_ConfigClockSource+0x174>
      break;
 8008066:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8008068:	687b      	ldr	r3, [r7, #4]
 800806a:	2201      	movs	r2, #1
 800806c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8008070:	687b      	ldr	r3, [r7, #4]
 8008072:	2200      	movs	r2, #0
 8008074:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8008078:	7bfb      	ldrb	r3, [r7, #15]
}
 800807a:	4618      	mov	r0, r3
 800807c:	3710      	adds	r7, #16
 800807e:	46bd      	mov	sp, r7
 8008080:	bd80      	pop	{r7, pc}
	...

08008084 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8008084:	b480      	push	{r7}
 8008086:	b085      	sub	sp, #20
 8008088:	af00      	add	r7, sp, #0
 800808a:	6078      	str	r0, [r7, #4]
 800808c:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800808e:	687b      	ldr	r3, [r7, #4]
 8008090:	681b      	ldr	r3, [r3, #0]
 8008092:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8008094:	687b      	ldr	r3, [r7, #4]
 8008096:	4a43      	ldr	r2, [pc, #268]	@ (80081a4 <TIM_Base_SetConfig+0x120>)
 8008098:	4293      	cmp	r3, r2
 800809a:	d013      	beq.n	80080c4 <TIM_Base_SetConfig+0x40>
 800809c:	687b      	ldr	r3, [r7, #4]
 800809e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80080a2:	d00f      	beq.n	80080c4 <TIM_Base_SetConfig+0x40>
 80080a4:	687b      	ldr	r3, [r7, #4]
 80080a6:	4a40      	ldr	r2, [pc, #256]	@ (80081a8 <TIM_Base_SetConfig+0x124>)
 80080a8:	4293      	cmp	r3, r2
 80080aa:	d00b      	beq.n	80080c4 <TIM_Base_SetConfig+0x40>
 80080ac:	687b      	ldr	r3, [r7, #4]
 80080ae:	4a3f      	ldr	r2, [pc, #252]	@ (80081ac <TIM_Base_SetConfig+0x128>)
 80080b0:	4293      	cmp	r3, r2
 80080b2:	d007      	beq.n	80080c4 <TIM_Base_SetConfig+0x40>
 80080b4:	687b      	ldr	r3, [r7, #4]
 80080b6:	4a3e      	ldr	r2, [pc, #248]	@ (80081b0 <TIM_Base_SetConfig+0x12c>)
 80080b8:	4293      	cmp	r3, r2
 80080ba:	d003      	beq.n	80080c4 <TIM_Base_SetConfig+0x40>
 80080bc:	687b      	ldr	r3, [r7, #4]
 80080be:	4a3d      	ldr	r2, [pc, #244]	@ (80081b4 <TIM_Base_SetConfig+0x130>)
 80080c0:	4293      	cmp	r3, r2
 80080c2:	d108      	bne.n	80080d6 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80080c4:	68fb      	ldr	r3, [r7, #12]
 80080c6:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80080ca:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 80080cc:	683b      	ldr	r3, [r7, #0]
 80080ce:	685b      	ldr	r3, [r3, #4]
 80080d0:	68fa      	ldr	r2, [r7, #12]
 80080d2:	4313      	orrs	r3, r2
 80080d4:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80080d6:	687b      	ldr	r3, [r7, #4]
 80080d8:	4a32      	ldr	r2, [pc, #200]	@ (80081a4 <TIM_Base_SetConfig+0x120>)
 80080da:	4293      	cmp	r3, r2
 80080dc:	d02b      	beq.n	8008136 <TIM_Base_SetConfig+0xb2>
 80080de:	687b      	ldr	r3, [r7, #4]
 80080e0:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80080e4:	d027      	beq.n	8008136 <TIM_Base_SetConfig+0xb2>
 80080e6:	687b      	ldr	r3, [r7, #4]
 80080e8:	4a2f      	ldr	r2, [pc, #188]	@ (80081a8 <TIM_Base_SetConfig+0x124>)
 80080ea:	4293      	cmp	r3, r2
 80080ec:	d023      	beq.n	8008136 <TIM_Base_SetConfig+0xb2>
 80080ee:	687b      	ldr	r3, [r7, #4]
 80080f0:	4a2e      	ldr	r2, [pc, #184]	@ (80081ac <TIM_Base_SetConfig+0x128>)
 80080f2:	4293      	cmp	r3, r2
 80080f4:	d01f      	beq.n	8008136 <TIM_Base_SetConfig+0xb2>
 80080f6:	687b      	ldr	r3, [r7, #4]
 80080f8:	4a2d      	ldr	r2, [pc, #180]	@ (80081b0 <TIM_Base_SetConfig+0x12c>)
 80080fa:	4293      	cmp	r3, r2
 80080fc:	d01b      	beq.n	8008136 <TIM_Base_SetConfig+0xb2>
 80080fe:	687b      	ldr	r3, [r7, #4]
 8008100:	4a2c      	ldr	r2, [pc, #176]	@ (80081b4 <TIM_Base_SetConfig+0x130>)
 8008102:	4293      	cmp	r3, r2
 8008104:	d017      	beq.n	8008136 <TIM_Base_SetConfig+0xb2>
 8008106:	687b      	ldr	r3, [r7, #4]
 8008108:	4a2b      	ldr	r2, [pc, #172]	@ (80081b8 <TIM_Base_SetConfig+0x134>)
 800810a:	4293      	cmp	r3, r2
 800810c:	d013      	beq.n	8008136 <TIM_Base_SetConfig+0xb2>
 800810e:	687b      	ldr	r3, [r7, #4]
 8008110:	4a2a      	ldr	r2, [pc, #168]	@ (80081bc <TIM_Base_SetConfig+0x138>)
 8008112:	4293      	cmp	r3, r2
 8008114:	d00f      	beq.n	8008136 <TIM_Base_SetConfig+0xb2>
 8008116:	687b      	ldr	r3, [r7, #4]
 8008118:	4a29      	ldr	r2, [pc, #164]	@ (80081c0 <TIM_Base_SetConfig+0x13c>)
 800811a:	4293      	cmp	r3, r2
 800811c:	d00b      	beq.n	8008136 <TIM_Base_SetConfig+0xb2>
 800811e:	687b      	ldr	r3, [r7, #4]
 8008120:	4a28      	ldr	r2, [pc, #160]	@ (80081c4 <TIM_Base_SetConfig+0x140>)
 8008122:	4293      	cmp	r3, r2
 8008124:	d007      	beq.n	8008136 <TIM_Base_SetConfig+0xb2>
 8008126:	687b      	ldr	r3, [r7, #4]
 8008128:	4a27      	ldr	r2, [pc, #156]	@ (80081c8 <TIM_Base_SetConfig+0x144>)
 800812a:	4293      	cmp	r3, r2
 800812c:	d003      	beq.n	8008136 <TIM_Base_SetConfig+0xb2>
 800812e:	687b      	ldr	r3, [r7, #4]
 8008130:	4a26      	ldr	r2, [pc, #152]	@ (80081cc <TIM_Base_SetConfig+0x148>)
 8008132:	4293      	cmp	r3, r2
 8008134:	d108      	bne.n	8008148 <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8008136:	68fb      	ldr	r3, [r7, #12]
 8008138:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800813c:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800813e:	683b      	ldr	r3, [r7, #0]
 8008140:	68db      	ldr	r3, [r3, #12]
 8008142:	68fa      	ldr	r2, [r7, #12]
 8008144:	4313      	orrs	r3, r2
 8008146:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8008148:	68fb      	ldr	r3, [r7, #12]
 800814a:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 800814e:	683b      	ldr	r3, [r7, #0]
 8008150:	695b      	ldr	r3, [r3, #20]
 8008152:	4313      	orrs	r3, r2
 8008154:	60fb      	str	r3, [r7, #12]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8008156:	683b      	ldr	r3, [r7, #0]
 8008158:	689a      	ldr	r2, [r3, #8]
 800815a:	687b      	ldr	r3, [r7, #4]
 800815c:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 800815e:	683b      	ldr	r3, [r7, #0]
 8008160:	681a      	ldr	r2, [r3, #0]
 8008162:	687b      	ldr	r3, [r7, #4]
 8008164:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8008166:	687b      	ldr	r3, [r7, #4]
 8008168:	4a0e      	ldr	r2, [pc, #56]	@ (80081a4 <TIM_Base_SetConfig+0x120>)
 800816a:	4293      	cmp	r3, r2
 800816c:	d003      	beq.n	8008176 <TIM_Base_SetConfig+0xf2>
 800816e:	687b      	ldr	r3, [r7, #4]
 8008170:	4a10      	ldr	r2, [pc, #64]	@ (80081b4 <TIM_Base_SetConfig+0x130>)
 8008172:	4293      	cmp	r3, r2
 8008174:	d103      	bne.n	800817e <TIM_Base_SetConfig+0xfa>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8008176:	683b      	ldr	r3, [r7, #0]
 8008178:	691a      	ldr	r2, [r3, #16]
 800817a:	687b      	ldr	r3, [r7, #4]
 800817c:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Disable Update Event (UEV) with Update Generation (UG)
     by changing Update Request Source (URS) to avoid Update flag (UIF) */
  SET_BIT(TIMx->CR1, TIM_CR1_URS);
 800817e:	687b      	ldr	r3, [r7, #4]
 8008180:	681b      	ldr	r3, [r3, #0]
 8008182:	f043 0204 	orr.w	r2, r3, #4
 8008186:	687b      	ldr	r3, [r7, #4]
 8008188:	601a      	str	r2, [r3, #0]

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 800818a:	687b      	ldr	r3, [r7, #4]
 800818c:	2201      	movs	r2, #1
 800818e:	615a      	str	r2, [r3, #20]

  TIMx->CR1 = tmpcr1;
 8008190:	687b      	ldr	r3, [r7, #4]
 8008192:	68fa      	ldr	r2, [r7, #12]
 8008194:	601a      	str	r2, [r3, #0]
}
 8008196:	bf00      	nop
 8008198:	3714      	adds	r7, #20
 800819a:	46bd      	mov	sp, r7
 800819c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80081a0:	4770      	bx	lr
 80081a2:	bf00      	nop
 80081a4:	40010000 	.word	0x40010000
 80081a8:	40000400 	.word	0x40000400
 80081ac:	40000800 	.word	0x40000800
 80081b0:	40000c00 	.word	0x40000c00
 80081b4:	40010400 	.word	0x40010400
 80081b8:	40014000 	.word	0x40014000
 80081bc:	40014400 	.word	0x40014400
 80081c0:	40014800 	.word	0x40014800
 80081c4:	40001800 	.word	0x40001800
 80081c8:	40001c00 	.word	0x40001c00
 80081cc:	40002000 	.word	0x40002000

080081d0 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 80081d0:	b480      	push	{r7}
 80081d2:	b087      	sub	sp, #28
 80081d4:	af00      	add	r7, sp, #0
 80081d6:	6078      	str	r0, [r7, #4]
 80081d8:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80081da:	687b      	ldr	r3, [r7, #4]
 80081dc:	6a1b      	ldr	r3, [r3, #32]
 80081de:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80081e0:	687b      	ldr	r3, [r7, #4]
 80081e2:	6a1b      	ldr	r3, [r3, #32]
 80081e4:	f023 0201 	bic.w	r2, r3, #1
 80081e8:	687b      	ldr	r3, [r7, #4]
 80081ea:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80081ec:	687b      	ldr	r3, [r7, #4]
 80081ee:	685b      	ldr	r3, [r3, #4]
 80081f0:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 80081f2:	687b      	ldr	r3, [r7, #4]
 80081f4:	699b      	ldr	r3, [r3, #24]
 80081f6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 80081f8:	68fb      	ldr	r3, [r7, #12]
 80081fa:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80081fe:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8008200:	68fb      	ldr	r3, [r7, #12]
 8008202:	f023 0303 	bic.w	r3, r3, #3
 8008206:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8008208:	683b      	ldr	r3, [r7, #0]
 800820a:	681b      	ldr	r3, [r3, #0]
 800820c:	68fa      	ldr	r2, [r7, #12]
 800820e:	4313      	orrs	r3, r2
 8008210:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8008212:	697b      	ldr	r3, [r7, #20]
 8008214:	f023 0302 	bic.w	r3, r3, #2
 8008218:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 800821a:	683b      	ldr	r3, [r7, #0]
 800821c:	689b      	ldr	r3, [r3, #8]
 800821e:	697a      	ldr	r2, [r7, #20]
 8008220:	4313      	orrs	r3, r2
 8008222:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8008224:	687b      	ldr	r3, [r7, #4]
 8008226:	4a20      	ldr	r2, [pc, #128]	@ (80082a8 <TIM_OC1_SetConfig+0xd8>)
 8008228:	4293      	cmp	r3, r2
 800822a:	d003      	beq.n	8008234 <TIM_OC1_SetConfig+0x64>
 800822c:	687b      	ldr	r3, [r7, #4]
 800822e:	4a1f      	ldr	r2, [pc, #124]	@ (80082ac <TIM_OC1_SetConfig+0xdc>)
 8008230:	4293      	cmp	r3, r2
 8008232:	d10c      	bne.n	800824e <TIM_OC1_SetConfig+0x7e>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8008234:	697b      	ldr	r3, [r7, #20]
 8008236:	f023 0308 	bic.w	r3, r3, #8
 800823a:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 800823c:	683b      	ldr	r3, [r7, #0]
 800823e:	68db      	ldr	r3, [r3, #12]
 8008240:	697a      	ldr	r2, [r7, #20]
 8008242:	4313      	orrs	r3, r2
 8008244:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8008246:	697b      	ldr	r3, [r7, #20]
 8008248:	f023 0304 	bic.w	r3, r3, #4
 800824c:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800824e:	687b      	ldr	r3, [r7, #4]
 8008250:	4a15      	ldr	r2, [pc, #84]	@ (80082a8 <TIM_OC1_SetConfig+0xd8>)
 8008252:	4293      	cmp	r3, r2
 8008254:	d003      	beq.n	800825e <TIM_OC1_SetConfig+0x8e>
 8008256:	687b      	ldr	r3, [r7, #4]
 8008258:	4a14      	ldr	r2, [pc, #80]	@ (80082ac <TIM_OC1_SetConfig+0xdc>)
 800825a:	4293      	cmp	r3, r2
 800825c:	d111      	bne.n	8008282 <TIM_OC1_SetConfig+0xb2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 800825e:	693b      	ldr	r3, [r7, #16]
 8008260:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8008264:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8008266:	693b      	ldr	r3, [r7, #16]
 8008268:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 800826c:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 800826e:	683b      	ldr	r3, [r7, #0]
 8008270:	695b      	ldr	r3, [r3, #20]
 8008272:	693a      	ldr	r2, [r7, #16]
 8008274:	4313      	orrs	r3, r2
 8008276:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8008278:	683b      	ldr	r3, [r7, #0]
 800827a:	699b      	ldr	r3, [r3, #24]
 800827c:	693a      	ldr	r2, [r7, #16]
 800827e:	4313      	orrs	r3, r2
 8008280:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8008282:	687b      	ldr	r3, [r7, #4]
 8008284:	693a      	ldr	r2, [r7, #16]
 8008286:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8008288:	687b      	ldr	r3, [r7, #4]
 800828a:	68fa      	ldr	r2, [r7, #12]
 800828c:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 800828e:	683b      	ldr	r3, [r7, #0]
 8008290:	685a      	ldr	r2, [r3, #4]
 8008292:	687b      	ldr	r3, [r7, #4]
 8008294:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8008296:	687b      	ldr	r3, [r7, #4]
 8008298:	697a      	ldr	r2, [r7, #20]
 800829a:	621a      	str	r2, [r3, #32]
}
 800829c:	bf00      	nop
 800829e:	371c      	adds	r7, #28
 80082a0:	46bd      	mov	sp, r7
 80082a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80082a6:	4770      	bx	lr
 80082a8:	40010000 	.word	0x40010000
 80082ac:	40010400 	.word	0x40010400

080082b0 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 80082b0:	b480      	push	{r7}
 80082b2:	b087      	sub	sp, #28
 80082b4:	af00      	add	r7, sp, #0
 80082b6:	6078      	str	r0, [r7, #4]
 80082b8:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80082ba:	687b      	ldr	r3, [r7, #4]
 80082bc:	6a1b      	ldr	r3, [r3, #32]
 80082be:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80082c0:	687b      	ldr	r3, [r7, #4]
 80082c2:	6a1b      	ldr	r3, [r3, #32]
 80082c4:	f023 0210 	bic.w	r2, r3, #16
 80082c8:	687b      	ldr	r3, [r7, #4]
 80082ca:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80082cc:	687b      	ldr	r3, [r7, #4]
 80082ce:	685b      	ldr	r3, [r3, #4]
 80082d0:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 80082d2:	687b      	ldr	r3, [r7, #4]
 80082d4:	699b      	ldr	r3, [r3, #24]
 80082d6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 80082d8:	68fb      	ldr	r3, [r7, #12]
 80082da:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 80082de:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 80082e0:	68fb      	ldr	r3, [r7, #12]
 80082e2:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80082e6:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80082e8:	683b      	ldr	r3, [r7, #0]
 80082ea:	681b      	ldr	r3, [r3, #0]
 80082ec:	021b      	lsls	r3, r3, #8
 80082ee:	68fa      	ldr	r2, [r7, #12]
 80082f0:	4313      	orrs	r3, r2
 80082f2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 80082f4:	697b      	ldr	r3, [r7, #20]
 80082f6:	f023 0320 	bic.w	r3, r3, #32
 80082fa:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 80082fc:	683b      	ldr	r3, [r7, #0]
 80082fe:	689b      	ldr	r3, [r3, #8]
 8008300:	011b      	lsls	r3, r3, #4
 8008302:	697a      	ldr	r2, [r7, #20]
 8008304:	4313      	orrs	r3, r2
 8008306:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8008308:	687b      	ldr	r3, [r7, #4]
 800830a:	4a22      	ldr	r2, [pc, #136]	@ (8008394 <TIM_OC2_SetConfig+0xe4>)
 800830c:	4293      	cmp	r3, r2
 800830e:	d003      	beq.n	8008318 <TIM_OC2_SetConfig+0x68>
 8008310:	687b      	ldr	r3, [r7, #4]
 8008312:	4a21      	ldr	r2, [pc, #132]	@ (8008398 <TIM_OC2_SetConfig+0xe8>)
 8008314:	4293      	cmp	r3, r2
 8008316:	d10d      	bne.n	8008334 <TIM_OC2_SetConfig+0x84>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8008318:	697b      	ldr	r3, [r7, #20]
 800831a:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800831e:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8008320:	683b      	ldr	r3, [r7, #0]
 8008322:	68db      	ldr	r3, [r3, #12]
 8008324:	011b      	lsls	r3, r3, #4
 8008326:	697a      	ldr	r2, [r7, #20]
 8008328:	4313      	orrs	r3, r2
 800832a:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 800832c:	697b      	ldr	r3, [r7, #20]
 800832e:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8008332:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8008334:	687b      	ldr	r3, [r7, #4]
 8008336:	4a17      	ldr	r2, [pc, #92]	@ (8008394 <TIM_OC2_SetConfig+0xe4>)
 8008338:	4293      	cmp	r3, r2
 800833a:	d003      	beq.n	8008344 <TIM_OC2_SetConfig+0x94>
 800833c:	687b      	ldr	r3, [r7, #4]
 800833e:	4a16      	ldr	r2, [pc, #88]	@ (8008398 <TIM_OC2_SetConfig+0xe8>)
 8008340:	4293      	cmp	r3, r2
 8008342:	d113      	bne.n	800836c <TIM_OC2_SetConfig+0xbc>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8008344:	693b      	ldr	r3, [r7, #16]
 8008346:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 800834a:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 800834c:	693b      	ldr	r3, [r7, #16]
 800834e:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8008352:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8008354:	683b      	ldr	r3, [r7, #0]
 8008356:	695b      	ldr	r3, [r3, #20]
 8008358:	009b      	lsls	r3, r3, #2
 800835a:	693a      	ldr	r2, [r7, #16]
 800835c:	4313      	orrs	r3, r2
 800835e:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8008360:	683b      	ldr	r3, [r7, #0]
 8008362:	699b      	ldr	r3, [r3, #24]
 8008364:	009b      	lsls	r3, r3, #2
 8008366:	693a      	ldr	r2, [r7, #16]
 8008368:	4313      	orrs	r3, r2
 800836a:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800836c:	687b      	ldr	r3, [r7, #4]
 800836e:	693a      	ldr	r2, [r7, #16]
 8008370:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8008372:	687b      	ldr	r3, [r7, #4]
 8008374:	68fa      	ldr	r2, [r7, #12]
 8008376:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8008378:	683b      	ldr	r3, [r7, #0]
 800837a:	685a      	ldr	r2, [r3, #4]
 800837c:	687b      	ldr	r3, [r7, #4]
 800837e:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8008380:	687b      	ldr	r3, [r7, #4]
 8008382:	697a      	ldr	r2, [r7, #20]
 8008384:	621a      	str	r2, [r3, #32]
}
 8008386:	bf00      	nop
 8008388:	371c      	adds	r7, #28
 800838a:	46bd      	mov	sp, r7
 800838c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008390:	4770      	bx	lr
 8008392:	bf00      	nop
 8008394:	40010000 	.word	0x40010000
 8008398:	40010400 	.word	0x40010400

0800839c <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800839c:	b480      	push	{r7}
 800839e:	b087      	sub	sp, #28
 80083a0:	af00      	add	r7, sp, #0
 80083a2:	6078      	str	r0, [r7, #4]
 80083a4:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80083a6:	687b      	ldr	r3, [r7, #4]
 80083a8:	6a1b      	ldr	r3, [r3, #32]
 80083aa:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 80083ac:	687b      	ldr	r3, [r7, #4]
 80083ae:	6a1b      	ldr	r3, [r3, #32]
 80083b0:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 80083b4:	687b      	ldr	r3, [r7, #4]
 80083b6:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80083b8:	687b      	ldr	r3, [r7, #4]
 80083ba:	685b      	ldr	r3, [r3, #4]
 80083bc:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 80083be:	687b      	ldr	r3, [r7, #4]
 80083c0:	69db      	ldr	r3, [r3, #28]
 80083c2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 80083c4:	68fb      	ldr	r3, [r7, #12]
 80083c6:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80083ca:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 80083cc:	68fb      	ldr	r3, [r7, #12]
 80083ce:	f023 0303 	bic.w	r3, r3, #3
 80083d2:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80083d4:	683b      	ldr	r3, [r7, #0]
 80083d6:	681b      	ldr	r3, [r3, #0]
 80083d8:	68fa      	ldr	r2, [r7, #12]
 80083da:	4313      	orrs	r3, r2
 80083dc:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 80083de:	697b      	ldr	r3, [r7, #20]
 80083e0:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 80083e4:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 80083e6:	683b      	ldr	r3, [r7, #0]
 80083e8:	689b      	ldr	r3, [r3, #8]
 80083ea:	021b      	lsls	r3, r3, #8
 80083ec:	697a      	ldr	r2, [r7, #20]
 80083ee:	4313      	orrs	r3, r2
 80083f0:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 80083f2:	687b      	ldr	r3, [r7, #4]
 80083f4:	4a21      	ldr	r2, [pc, #132]	@ (800847c <TIM_OC3_SetConfig+0xe0>)
 80083f6:	4293      	cmp	r3, r2
 80083f8:	d003      	beq.n	8008402 <TIM_OC3_SetConfig+0x66>
 80083fa:	687b      	ldr	r3, [r7, #4]
 80083fc:	4a20      	ldr	r2, [pc, #128]	@ (8008480 <TIM_OC3_SetConfig+0xe4>)
 80083fe:	4293      	cmp	r3, r2
 8008400:	d10d      	bne.n	800841e <TIM_OC3_SetConfig+0x82>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8008402:	697b      	ldr	r3, [r7, #20]
 8008404:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8008408:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 800840a:	683b      	ldr	r3, [r7, #0]
 800840c:	68db      	ldr	r3, [r3, #12]
 800840e:	021b      	lsls	r3, r3, #8
 8008410:	697a      	ldr	r2, [r7, #20]
 8008412:	4313      	orrs	r3, r2
 8008414:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8008416:	697b      	ldr	r3, [r7, #20]
 8008418:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 800841c:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800841e:	687b      	ldr	r3, [r7, #4]
 8008420:	4a16      	ldr	r2, [pc, #88]	@ (800847c <TIM_OC3_SetConfig+0xe0>)
 8008422:	4293      	cmp	r3, r2
 8008424:	d003      	beq.n	800842e <TIM_OC3_SetConfig+0x92>
 8008426:	687b      	ldr	r3, [r7, #4]
 8008428:	4a15      	ldr	r2, [pc, #84]	@ (8008480 <TIM_OC3_SetConfig+0xe4>)
 800842a:	4293      	cmp	r3, r2
 800842c:	d113      	bne.n	8008456 <TIM_OC3_SetConfig+0xba>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 800842e:	693b      	ldr	r3, [r7, #16]
 8008430:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8008434:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8008436:	693b      	ldr	r3, [r7, #16]
 8008438:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 800843c:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 800843e:	683b      	ldr	r3, [r7, #0]
 8008440:	695b      	ldr	r3, [r3, #20]
 8008442:	011b      	lsls	r3, r3, #4
 8008444:	693a      	ldr	r2, [r7, #16]
 8008446:	4313      	orrs	r3, r2
 8008448:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 800844a:	683b      	ldr	r3, [r7, #0]
 800844c:	699b      	ldr	r3, [r3, #24]
 800844e:	011b      	lsls	r3, r3, #4
 8008450:	693a      	ldr	r2, [r7, #16]
 8008452:	4313      	orrs	r3, r2
 8008454:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8008456:	687b      	ldr	r3, [r7, #4]
 8008458:	693a      	ldr	r2, [r7, #16]
 800845a:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800845c:	687b      	ldr	r3, [r7, #4]
 800845e:	68fa      	ldr	r2, [r7, #12]
 8008460:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8008462:	683b      	ldr	r3, [r7, #0]
 8008464:	685a      	ldr	r2, [r3, #4]
 8008466:	687b      	ldr	r3, [r7, #4]
 8008468:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800846a:	687b      	ldr	r3, [r7, #4]
 800846c:	697a      	ldr	r2, [r7, #20]
 800846e:	621a      	str	r2, [r3, #32]
}
 8008470:	bf00      	nop
 8008472:	371c      	adds	r7, #28
 8008474:	46bd      	mov	sp, r7
 8008476:	f85d 7b04 	ldr.w	r7, [sp], #4
 800847a:	4770      	bx	lr
 800847c:	40010000 	.word	0x40010000
 8008480:	40010400 	.word	0x40010400

08008484 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8008484:	b480      	push	{r7}
 8008486:	b087      	sub	sp, #28
 8008488:	af00      	add	r7, sp, #0
 800848a:	6078      	str	r0, [r7, #4]
 800848c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800848e:	687b      	ldr	r3, [r7, #4]
 8008490:	6a1b      	ldr	r3, [r3, #32]
 8008492:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8008494:	687b      	ldr	r3, [r7, #4]
 8008496:	6a1b      	ldr	r3, [r3, #32]
 8008498:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 800849c:	687b      	ldr	r3, [r7, #4]
 800849e:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80084a0:	687b      	ldr	r3, [r7, #4]
 80084a2:	685b      	ldr	r3, [r3, #4]
 80084a4:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 80084a6:	687b      	ldr	r3, [r7, #4]
 80084a8:	69db      	ldr	r3, [r3, #28]
 80084aa:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 80084ac:	68fb      	ldr	r3, [r7, #12]
 80084ae:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 80084b2:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 80084b4:	68fb      	ldr	r3, [r7, #12]
 80084b6:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80084ba:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80084bc:	683b      	ldr	r3, [r7, #0]
 80084be:	681b      	ldr	r3, [r3, #0]
 80084c0:	021b      	lsls	r3, r3, #8
 80084c2:	68fa      	ldr	r2, [r7, #12]
 80084c4:	4313      	orrs	r3, r2
 80084c6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 80084c8:	693b      	ldr	r3, [r7, #16]
 80084ca:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 80084ce:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 80084d0:	683b      	ldr	r3, [r7, #0]
 80084d2:	689b      	ldr	r3, [r3, #8]
 80084d4:	031b      	lsls	r3, r3, #12
 80084d6:	693a      	ldr	r2, [r7, #16]
 80084d8:	4313      	orrs	r3, r2
 80084da:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80084dc:	687b      	ldr	r3, [r7, #4]
 80084de:	4a12      	ldr	r2, [pc, #72]	@ (8008528 <TIM_OC4_SetConfig+0xa4>)
 80084e0:	4293      	cmp	r3, r2
 80084e2:	d003      	beq.n	80084ec <TIM_OC4_SetConfig+0x68>
 80084e4:	687b      	ldr	r3, [r7, #4]
 80084e6:	4a11      	ldr	r2, [pc, #68]	@ (800852c <TIM_OC4_SetConfig+0xa8>)
 80084e8:	4293      	cmp	r3, r2
 80084ea:	d109      	bne.n	8008500 <TIM_OC4_SetConfig+0x7c>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 80084ec:	697b      	ldr	r3, [r7, #20]
 80084ee:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 80084f2:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 80084f4:	683b      	ldr	r3, [r7, #0]
 80084f6:	695b      	ldr	r3, [r3, #20]
 80084f8:	019b      	lsls	r3, r3, #6
 80084fa:	697a      	ldr	r2, [r7, #20]
 80084fc:	4313      	orrs	r3, r2
 80084fe:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8008500:	687b      	ldr	r3, [r7, #4]
 8008502:	697a      	ldr	r2, [r7, #20]
 8008504:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8008506:	687b      	ldr	r3, [r7, #4]
 8008508:	68fa      	ldr	r2, [r7, #12]
 800850a:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 800850c:	683b      	ldr	r3, [r7, #0]
 800850e:	685a      	ldr	r2, [r3, #4]
 8008510:	687b      	ldr	r3, [r7, #4]
 8008512:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8008514:	687b      	ldr	r3, [r7, #4]
 8008516:	693a      	ldr	r2, [r7, #16]
 8008518:	621a      	str	r2, [r3, #32]
}
 800851a:	bf00      	nop
 800851c:	371c      	adds	r7, #28
 800851e:	46bd      	mov	sp, r7
 8008520:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008524:	4770      	bx	lr
 8008526:	bf00      	nop
 8008528:	40010000 	.word	0x40010000
 800852c:	40010400 	.word	0x40010400

08008530 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8008530:	b480      	push	{r7}
 8008532:	b087      	sub	sp, #28
 8008534:	af00      	add	r7, sp, #0
 8008536:	60f8      	str	r0, [r7, #12]
 8008538:	60b9      	str	r1, [r7, #8]
 800853a:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 800853c:	68fb      	ldr	r3, [r7, #12]
 800853e:	6a1b      	ldr	r3, [r3, #32]
 8008540:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8008542:	68fb      	ldr	r3, [r7, #12]
 8008544:	6a1b      	ldr	r3, [r3, #32]
 8008546:	f023 0201 	bic.w	r2, r3, #1
 800854a:	68fb      	ldr	r3, [r7, #12]
 800854c:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800854e:	68fb      	ldr	r3, [r7, #12]
 8008550:	699b      	ldr	r3, [r3, #24]
 8008552:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8008554:	693b      	ldr	r3, [r7, #16]
 8008556:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 800855a:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 800855c:	687b      	ldr	r3, [r7, #4]
 800855e:	011b      	lsls	r3, r3, #4
 8008560:	693a      	ldr	r2, [r7, #16]
 8008562:	4313      	orrs	r3, r2
 8008564:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8008566:	697b      	ldr	r3, [r7, #20]
 8008568:	f023 030a 	bic.w	r3, r3, #10
 800856c:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 800856e:	697a      	ldr	r2, [r7, #20]
 8008570:	68bb      	ldr	r3, [r7, #8]
 8008572:	4313      	orrs	r3, r2
 8008574:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8008576:	68fb      	ldr	r3, [r7, #12]
 8008578:	693a      	ldr	r2, [r7, #16]
 800857a:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800857c:	68fb      	ldr	r3, [r7, #12]
 800857e:	697a      	ldr	r2, [r7, #20]
 8008580:	621a      	str	r2, [r3, #32]
}
 8008582:	bf00      	nop
 8008584:	371c      	adds	r7, #28
 8008586:	46bd      	mov	sp, r7
 8008588:	f85d 7b04 	ldr.w	r7, [sp], #4
 800858c:	4770      	bx	lr

0800858e <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800858e:	b480      	push	{r7}
 8008590:	b087      	sub	sp, #28
 8008592:	af00      	add	r7, sp, #0
 8008594:	60f8      	str	r0, [r7, #12]
 8008596:	60b9      	str	r1, [r7, #8]
 8008598:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 800859a:	68fb      	ldr	r3, [r7, #12]
 800859c:	6a1b      	ldr	r3, [r3, #32]
 800859e:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80085a0:	68fb      	ldr	r3, [r7, #12]
 80085a2:	6a1b      	ldr	r3, [r3, #32]
 80085a4:	f023 0210 	bic.w	r2, r3, #16
 80085a8:	68fb      	ldr	r3, [r7, #12]
 80085aa:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80085ac:	68fb      	ldr	r3, [r7, #12]
 80085ae:	699b      	ldr	r3, [r3, #24]
 80085b0:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 80085b2:	693b      	ldr	r3, [r7, #16]
 80085b4:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 80085b8:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 80085ba:	687b      	ldr	r3, [r7, #4]
 80085bc:	031b      	lsls	r3, r3, #12
 80085be:	693a      	ldr	r2, [r7, #16]
 80085c0:	4313      	orrs	r3, r2
 80085c2:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 80085c4:	697b      	ldr	r3, [r7, #20]
 80085c6:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 80085ca:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 80085cc:	68bb      	ldr	r3, [r7, #8]
 80085ce:	011b      	lsls	r3, r3, #4
 80085d0:	697a      	ldr	r2, [r7, #20]
 80085d2:	4313      	orrs	r3, r2
 80085d4:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 80085d6:	68fb      	ldr	r3, [r7, #12]
 80085d8:	693a      	ldr	r2, [r7, #16]
 80085da:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80085dc:	68fb      	ldr	r3, [r7, #12]
 80085de:	697a      	ldr	r2, [r7, #20]
 80085e0:	621a      	str	r2, [r3, #32]
}
 80085e2:	bf00      	nop
 80085e4:	371c      	adds	r7, #28
 80085e6:	46bd      	mov	sp, r7
 80085e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80085ec:	4770      	bx	lr

080085ee <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 80085ee:	b480      	push	{r7}
 80085f0:	b085      	sub	sp, #20
 80085f2:	af00      	add	r7, sp, #0
 80085f4:	6078      	str	r0, [r7, #4]
 80085f6:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 80085f8:	687b      	ldr	r3, [r7, #4]
 80085fa:	689b      	ldr	r3, [r3, #8]
 80085fc:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 80085fe:	68fb      	ldr	r3, [r7, #12]
 8008600:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8008604:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8008606:	683a      	ldr	r2, [r7, #0]
 8008608:	68fb      	ldr	r3, [r7, #12]
 800860a:	4313      	orrs	r3, r2
 800860c:	f043 0307 	orr.w	r3, r3, #7
 8008610:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8008612:	687b      	ldr	r3, [r7, #4]
 8008614:	68fa      	ldr	r2, [r7, #12]
 8008616:	609a      	str	r2, [r3, #8]
}
 8008618:	bf00      	nop
 800861a:	3714      	adds	r7, #20
 800861c:	46bd      	mov	sp, r7
 800861e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008622:	4770      	bx	lr

08008624 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8008624:	b480      	push	{r7}
 8008626:	b087      	sub	sp, #28
 8008628:	af00      	add	r7, sp, #0
 800862a:	60f8      	str	r0, [r7, #12]
 800862c:	60b9      	str	r1, [r7, #8]
 800862e:	607a      	str	r2, [r7, #4]
 8008630:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8008632:	68fb      	ldr	r3, [r7, #12]
 8008634:	689b      	ldr	r3, [r3, #8]
 8008636:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8008638:	697b      	ldr	r3, [r7, #20]
 800863a:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 800863e:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8008640:	683b      	ldr	r3, [r7, #0]
 8008642:	021a      	lsls	r2, r3, #8
 8008644:	687b      	ldr	r3, [r7, #4]
 8008646:	431a      	orrs	r2, r3
 8008648:	68bb      	ldr	r3, [r7, #8]
 800864a:	4313      	orrs	r3, r2
 800864c:	697a      	ldr	r2, [r7, #20]
 800864e:	4313      	orrs	r3, r2
 8008650:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8008652:	68fb      	ldr	r3, [r7, #12]
 8008654:	697a      	ldr	r2, [r7, #20]
 8008656:	609a      	str	r2, [r3, #8]
}
 8008658:	bf00      	nop
 800865a:	371c      	adds	r7, #28
 800865c:	46bd      	mov	sp, r7
 800865e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008662:	4770      	bx	lr

08008664 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8008664:	b480      	push	{r7}
 8008666:	b087      	sub	sp, #28
 8008668:	af00      	add	r7, sp, #0
 800866a:	60f8      	str	r0, [r7, #12]
 800866c:	60b9      	str	r1, [r7, #8]
 800866e:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8008670:	68bb      	ldr	r3, [r7, #8]
 8008672:	f003 031f 	and.w	r3, r3, #31
 8008676:	2201      	movs	r2, #1
 8008678:	fa02 f303 	lsl.w	r3, r2, r3
 800867c:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 800867e:	68fb      	ldr	r3, [r7, #12]
 8008680:	6a1a      	ldr	r2, [r3, #32]
 8008682:	697b      	ldr	r3, [r7, #20]
 8008684:	43db      	mvns	r3, r3
 8008686:	401a      	ands	r2, r3
 8008688:	68fb      	ldr	r3, [r7, #12]
 800868a:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 800868c:	68fb      	ldr	r3, [r7, #12]
 800868e:	6a1a      	ldr	r2, [r3, #32]
 8008690:	68bb      	ldr	r3, [r7, #8]
 8008692:	f003 031f 	and.w	r3, r3, #31
 8008696:	6879      	ldr	r1, [r7, #4]
 8008698:	fa01 f303 	lsl.w	r3, r1, r3
 800869c:	431a      	orrs	r2, r3
 800869e:	68fb      	ldr	r3, [r7, #12]
 80086a0:	621a      	str	r2, [r3, #32]
}
 80086a2:	bf00      	nop
 80086a4:	371c      	adds	r7, #28
 80086a6:	46bd      	mov	sp, r7
 80086a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80086ac:	4770      	bx	lr
	...

080086b0 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 80086b0:	b480      	push	{r7}
 80086b2:	b085      	sub	sp, #20
 80086b4:	af00      	add	r7, sp, #0
 80086b6:	6078      	str	r0, [r7, #4]
 80086b8:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 80086ba:	687b      	ldr	r3, [r7, #4]
 80086bc:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80086c0:	2b01      	cmp	r3, #1
 80086c2:	d101      	bne.n	80086c8 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 80086c4:	2302      	movs	r3, #2
 80086c6:	e05a      	b.n	800877e <HAL_TIMEx_MasterConfigSynchronization+0xce>
 80086c8:	687b      	ldr	r3, [r7, #4]
 80086ca:	2201      	movs	r2, #1
 80086cc:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 80086d0:	687b      	ldr	r3, [r7, #4]
 80086d2:	2202      	movs	r2, #2
 80086d4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 80086d8:	687b      	ldr	r3, [r7, #4]
 80086da:	681b      	ldr	r3, [r3, #0]
 80086dc:	685b      	ldr	r3, [r3, #4]
 80086de:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 80086e0:	687b      	ldr	r3, [r7, #4]
 80086e2:	681b      	ldr	r3, [r3, #0]
 80086e4:	689b      	ldr	r3, [r3, #8]
 80086e6:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 80086e8:	68fb      	ldr	r3, [r7, #12]
 80086ea:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80086ee:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 80086f0:	683b      	ldr	r3, [r7, #0]
 80086f2:	681b      	ldr	r3, [r3, #0]
 80086f4:	68fa      	ldr	r2, [r7, #12]
 80086f6:	4313      	orrs	r3, r2
 80086f8:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 80086fa:	687b      	ldr	r3, [r7, #4]
 80086fc:	681b      	ldr	r3, [r3, #0]
 80086fe:	68fa      	ldr	r2, [r7, #12]
 8008700:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8008702:	687b      	ldr	r3, [r7, #4]
 8008704:	681b      	ldr	r3, [r3, #0]
 8008706:	4a21      	ldr	r2, [pc, #132]	@ (800878c <HAL_TIMEx_MasterConfigSynchronization+0xdc>)
 8008708:	4293      	cmp	r3, r2
 800870a:	d022      	beq.n	8008752 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800870c:	687b      	ldr	r3, [r7, #4]
 800870e:	681b      	ldr	r3, [r3, #0]
 8008710:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8008714:	d01d      	beq.n	8008752 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8008716:	687b      	ldr	r3, [r7, #4]
 8008718:	681b      	ldr	r3, [r3, #0]
 800871a:	4a1d      	ldr	r2, [pc, #116]	@ (8008790 <HAL_TIMEx_MasterConfigSynchronization+0xe0>)
 800871c:	4293      	cmp	r3, r2
 800871e:	d018      	beq.n	8008752 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8008720:	687b      	ldr	r3, [r7, #4]
 8008722:	681b      	ldr	r3, [r3, #0]
 8008724:	4a1b      	ldr	r2, [pc, #108]	@ (8008794 <HAL_TIMEx_MasterConfigSynchronization+0xe4>)
 8008726:	4293      	cmp	r3, r2
 8008728:	d013      	beq.n	8008752 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800872a:	687b      	ldr	r3, [r7, #4]
 800872c:	681b      	ldr	r3, [r3, #0]
 800872e:	4a1a      	ldr	r2, [pc, #104]	@ (8008798 <HAL_TIMEx_MasterConfigSynchronization+0xe8>)
 8008730:	4293      	cmp	r3, r2
 8008732:	d00e      	beq.n	8008752 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8008734:	687b      	ldr	r3, [r7, #4]
 8008736:	681b      	ldr	r3, [r3, #0]
 8008738:	4a18      	ldr	r2, [pc, #96]	@ (800879c <HAL_TIMEx_MasterConfigSynchronization+0xec>)
 800873a:	4293      	cmp	r3, r2
 800873c:	d009      	beq.n	8008752 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800873e:	687b      	ldr	r3, [r7, #4]
 8008740:	681b      	ldr	r3, [r3, #0]
 8008742:	4a17      	ldr	r2, [pc, #92]	@ (80087a0 <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 8008744:	4293      	cmp	r3, r2
 8008746:	d004      	beq.n	8008752 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8008748:	687b      	ldr	r3, [r7, #4]
 800874a:	681b      	ldr	r3, [r3, #0]
 800874c:	4a15      	ldr	r2, [pc, #84]	@ (80087a4 <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 800874e:	4293      	cmp	r3, r2
 8008750:	d10c      	bne.n	800876c <HAL_TIMEx_MasterConfigSynchronization+0xbc>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8008752:	68bb      	ldr	r3, [r7, #8]
 8008754:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8008758:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 800875a:	683b      	ldr	r3, [r7, #0]
 800875c:	685b      	ldr	r3, [r3, #4]
 800875e:	68ba      	ldr	r2, [r7, #8]
 8008760:	4313      	orrs	r3, r2
 8008762:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8008764:	687b      	ldr	r3, [r7, #4]
 8008766:	681b      	ldr	r3, [r3, #0]
 8008768:	68ba      	ldr	r2, [r7, #8]
 800876a:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 800876c:	687b      	ldr	r3, [r7, #4]
 800876e:	2201      	movs	r2, #1
 8008770:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8008774:	687b      	ldr	r3, [r7, #4]
 8008776:	2200      	movs	r2, #0
 8008778:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 800877c:	2300      	movs	r3, #0
}
 800877e:	4618      	mov	r0, r3
 8008780:	3714      	adds	r7, #20
 8008782:	46bd      	mov	sp, r7
 8008784:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008788:	4770      	bx	lr
 800878a:	bf00      	nop
 800878c:	40010000 	.word	0x40010000
 8008790:	40000400 	.word	0x40000400
 8008794:	40000800 	.word	0x40000800
 8008798:	40000c00 	.word	0x40000c00
 800879c:	40010400 	.word	0x40010400
 80087a0:	40014000 	.word	0x40014000
 80087a4:	40001800 	.word	0x40001800

080087a8 <USB_CoreInit>:
  * @param  cfg pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_CoreInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 80087a8:	b084      	sub	sp, #16
 80087aa:	b580      	push	{r7, lr}
 80087ac:	b084      	sub	sp, #16
 80087ae:	af00      	add	r7, sp, #0
 80087b0:	6078      	str	r0, [r7, #4]
 80087b2:	f107 001c 	add.w	r0, r7, #28
 80087b6:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret;
  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 80087ba:	f897 3021 	ldrb.w	r3, [r7, #33]	@ 0x21
 80087be:	2b01      	cmp	r3, #1
 80087c0:	d123      	bne.n	800880a <USB_CoreInit+0x62>
  {
    USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 80087c2:	687b      	ldr	r3, [r7, #4]
 80087c4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80087c6:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 80087ca:	687b      	ldr	r3, [r7, #4]
 80087cc:	639a      	str	r2, [r3, #56]	@ 0x38

    /* Init The ULPI Interface */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_TSDPS | USB_OTG_GUSBCFG_ULPIFSLS | USB_OTG_GUSBCFG_PHYSEL);
 80087ce:	687b      	ldr	r3, [r7, #4]
 80087d0:	68db      	ldr	r3, [r3, #12]
 80087d2:	f423 0384 	bic.w	r3, r3, #4325376	@ 0x420000
 80087d6:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80087da:	687a      	ldr	r2, [r7, #4]
 80087dc:	60d3      	str	r3, [r2, #12]

    /* Select vbus source */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_ULPIEVBUSD | USB_OTG_GUSBCFG_ULPIEVBUSI);
 80087de:	687b      	ldr	r3, [r7, #4]
 80087e0:	68db      	ldr	r3, [r3, #12]
 80087e2:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 80087e6:	687b      	ldr	r3, [r7, #4]
 80087e8:	60da      	str	r2, [r3, #12]
    if (cfg.use_external_vbus == 1U)
 80087ea:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 80087ee:	2b01      	cmp	r3, #1
 80087f0:	d105      	bne.n	80087fe <USB_CoreInit+0x56>
    {
      USBx->GUSBCFG |= USB_OTG_GUSBCFG_ULPIEVBUSD;
 80087f2:	687b      	ldr	r3, [r7, #4]
 80087f4:	68db      	ldr	r3, [r3, #12]
 80087f6:	f443 1280 	orr.w	r2, r3, #1048576	@ 0x100000
 80087fa:	687b      	ldr	r3, [r7, #4]
 80087fc:	60da      	str	r2, [r3, #12]
    }

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 80087fe:	6878      	ldr	r0, [r7, #4]
 8008800:	f000 f9dc 	bl	8008bbc <USB_CoreReset>
 8008804:	4603      	mov	r3, r0
 8008806:	73fb      	strb	r3, [r7, #15]
 8008808:	e01b      	b.n	8008842 <USB_CoreInit+0x9a>
  }
  else /* FS interface (embedded Phy) */
  {
    /* Select FS Embedded PHY */
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_PHYSEL;
 800880a:	687b      	ldr	r3, [r7, #4]
 800880c:	68db      	ldr	r3, [r3, #12]
 800880e:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 8008812:	687b      	ldr	r3, [r7, #4]
 8008814:	60da      	str	r2, [r3, #12]

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 8008816:	6878      	ldr	r0, [r7, #4]
 8008818:	f000 f9d0 	bl	8008bbc <USB_CoreReset>
 800881c:	4603      	mov	r3, r0
 800881e:	73fb      	strb	r3, [r7, #15]

    if (cfg.battery_charging_enable == 0U)
 8008820:	f897 3025 	ldrb.w	r3, [r7, #37]	@ 0x25
 8008824:	2b00      	cmp	r3, #0
 8008826:	d106      	bne.n	8008836 <USB_CoreInit+0x8e>
    {
      /* Activate the USB Transceiver */
      USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 8008828:	687b      	ldr	r3, [r7, #4]
 800882a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800882c:	f443 3280 	orr.w	r2, r3, #65536	@ 0x10000
 8008830:	687b      	ldr	r3, [r7, #4]
 8008832:	639a      	str	r2, [r3, #56]	@ 0x38
 8008834:	e005      	b.n	8008842 <USB_CoreInit+0x9a>
    }
    else
    {
      /* Deactivate the USB Transceiver */
      USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 8008836:	687b      	ldr	r3, [r7, #4]
 8008838:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800883a:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 800883e:	687b      	ldr	r3, [r7, #4]
 8008840:	639a      	str	r2, [r3, #56]	@ 0x38
    }
  }

  if (cfg.dma_enable == 1U)
 8008842:	7fbb      	ldrb	r3, [r7, #30]
 8008844:	2b01      	cmp	r3, #1
 8008846:	d10b      	bne.n	8008860 <USB_CoreInit+0xb8>
  {
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_HBSTLEN_2;
 8008848:	687b      	ldr	r3, [r7, #4]
 800884a:	689b      	ldr	r3, [r3, #8]
 800884c:	f043 0206 	orr.w	r2, r3, #6
 8008850:	687b      	ldr	r3, [r7, #4]
 8008852:	609a      	str	r2, [r3, #8]
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_DMAEN;
 8008854:	687b      	ldr	r3, [r7, #4]
 8008856:	689b      	ldr	r3, [r3, #8]
 8008858:	f043 0220 	orr.w	r2, r3, #32
 800885c:	687b      	ldr	r3, [r7, #4]
 800885e:	609a      	str	r2, [r3, #8]
  }

  return ret;
 8008860:	7bfb      	ldrb	r3, [r7, #15]
}
 8008862:	4618      	mov	r0, r3
 8008864:	3710      	adds	r7, #16
 8008866:	46bd      	mov	sp, r7
 8008868:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 800886c:	b004      	add	sp, #16
 800886e:	4770      	bx	lr

08008870 <USB_EnableGlobalInt>:
  *         Enables the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EnableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 8008870:	b480      	push	{r7}
 8008872:	b083      	sub	sp, #12
 8008874:	af00      	add	r7, sp, #0
 8008876:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG |= USB_OTG_GAHBCFG_GINT;
 8008878:	687b      	ldr	r3, [r7, #4]
 800887a:	689b      	ldr	r3, [r3, #8]
 800887c:	f043 0201 	orr.w	r2, r3, #1
 8008880:	687b      	ldr	r3, [r7, #4]
 8008882:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 8008884:	2300      	movs	r3, #0
}
 8008886:	4618      	mov	r0, r3
 8008888:	370c      	adds	r7, #12
 800888a:	46bd      	mov	sp, r7
 800888c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008890:	4770      	bx	lr

08008892 <USB_DisableGlobalInt>:
  *         Disable the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DisableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 8008892:	b480      	push	{r7}
 8008894:	b083      	sub	sp, #12
 8008896:	af00      	add	r7, sp, #0
 8008898:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG &= ~USB_OTG_GAHBCFG_GINT;
 800889a:	687b      	ldr	r3, [r7, #4]
 800889c:	689b      	ldr	r3, [r3, #8]
 800889e:	f023 0201 	bic.w	r2, r3, #1
 80088a2:	687b      	ldr	r3, [r7, #4]
 80088a4:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 80088a6:	2300      	movs	r3, #0
}
 80088a8:	4618      	mov	r0, r3
 80088aa:	370c      	adds	r7, #12
 80088ac:	46bd      	mov	sp, r7
 80088ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80088b2:	4770      	bx	lr

080088b4 <USB_SetCurrentMode>:
  *            @arg USB_DEVICE_MODE Peripheral mode
  *            @arg USB_HOST_MODE Host mode
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetCurrentMode(USB_OTG_GlobalTypeDef *USBx, USB_OTG_ModeTypeDef mode)
{
 80088b4:	b580      	push	{r7, lr}
 80088b6:	b084      	sub	sp, #16
 80088b8:	af00      	add	r7, sp, #0
 80088ba:	6078      	str	r0, [r7, #4]
 80088bc:	460b      	mov	r3, r1
 80088be:	70fb      	strb	r3, [r7, #3]
  uint32_t ms = 0U;
 80088c0:	2300      	movs	r3, #0
 80088c2:	60fb      	str	r3, [r7, #12]

  USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_FHMOD | USB_OTG_GUSBCFG_FDMOD);
 80088c4:	687b      	ldr	r3, [r7, #4]
 80088c6:	68db      	ldr	r3, [r3, #12]
 80088c8:	f023 42c0 	bic.w	r2, r3, #1610612736	@ 0x60000000
 80088cc:	687b      	ldr	r3, [r7, #4]
 80088ce:	60da      	str	r2, [r3, #12]

  if (mode == USB_HOST_MODE)
 80088d0:	78fb      	ldrb	r3, [r7, #3]
 80088d2:	2b01      	cmp	r3, #1
 80088d4:	d115      	bne.n	8008902 <USB_SetCurrentMode+0x4e>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FHMOD;
 80088d6:	687b      	ldr	r3, [r7, #4]
 80088d8:	68db      	ldr	r3, [r3, #12]
 80088da:	f043 5200 	orr.w	r2, r3, #536870912	@ 0x20000000
 80088de:	687b      	ldr	r3, [r7, #4]
 80088e0:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(10U);
 80088e2:	200a      	movs	r0, #10
 80088e4:	f7fa f896 	bl	8002a14 <HAL_Delay>
      ms += 10U;
 80088e8:	68fb      	ldr	r3, [r7, #12]
 80088ea:	330a      	adds	r3, #10
 80088ec:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_HOST_MODE) && (ms < HAL_USB_CURRENT_MODE_MAX_DELAY_MS));
 80088ee:	6878      	ldr	r0, [r7, #4]
 80088f0:	f000 f956 	bl	8008ba0 <USB_GetMode>
 80088f4:	4603      	mov	r3, r0
 80088f6:	2b01      	cmp	r3, #1
 80088f8:	d01e      	beq.n	8008938 <USB_SetCurrentMode+0x84>
 80088fa:	68fb      	ldr	r3, [r7, #12]
 80088fc:	2bc7      	cmp	r3, #199	@ 0xc7
 80088fe:	d9f0      	bls.n	80088e2 <USB_SetCurrentMode+0x2e>
 8008900:	e01a      	b.n	8008938 <USB_SetCurrentMode+0x84>
  }
  else if (mode == USB_DEVICE_MODE)
 8008902:	78fb      	ldrb	r3, [r7, #3]
 8008904:	2b00      	cmp	r3, #0
 8008906:	d115      	bne.n	8008934 <USB_SetCurrentMode+0x80>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FDMOD;
 8008908:	687b      	ldr	r3, [r7, #4]
 800890a:	68db      	ldr	r3, [r3, #12]
 800890c:	f043 4280 	orr.w	r2, r3, #1073741824	@ 0x40000000
 8008910:	687b      	ldr	r3, [r7, #4]
 8008912:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(10U);
 8008914:	200a      	movs	r0, #10
 8008916:	f7fa f87d 	bl	8002a14 <HAL_Delay>
      ms += 10U;
 800891a:	68fb      	ldr	r3, [r7, #12]
 800891c:	330a      	adds	r3, #10
 800891e:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_DEVICE_MODE) && (ms < HAL_USB_CURRENT_MODE_MAX_DELAY_MS));
 8008920:	6878      	ldr	r0, [r7, #4]
 8008922:	f000 f93d 	bl	8008ba0 <USB_GetMode>
 8008926:	4603      	mov	r3, r0
 8008928:	2b00      	cmp	r3, #0
 800892a:	d005      	beq.n	8008938 <USB_SetCurrentMode+0x84>
 800892c:	68fb      	ldr	r3, [r7, #12]
 800892e:	2bc7      	cmp	r3, #199	@ 0xc7
 8008930:	d9f0      	bls.n	8008914 <USB_SetCurrentMode+0x60>
 8008932:	e001      	b.n	8008938 <USB_SetCurrentMode+0x84>
  }
  else
  {
    return HAL_ERROR;
 8008934:	2301      	movs	r3, #1
 8008936:	e005      	b.n	8008944 <USB_SetCurrentMode+0x90>
  }

  if (ms == HAL_USB_CURRENT_MODE_MAX_DELAY_MS)
 8008938:	68fb      	ldr	r3, [r7, #12]
 800893a:	2bc8      	cmp	r3, #200	@ 0xc8
 800893c:	d101      	bne.n	8008942 <USB_SetCurrentMode+0x8e>
  {
    return HAL_ERROR;
 800893e:	2301      	movs	r3, #1
 8008940:	e000      	b.n	8008944 <USB_SetCurrentMode+0x90>
  }

  return HAL_OK;
 8008942:	2300      	movs	r3, #0
}
 8008944:	4618      	mov	r0, r3
 8008946:	3710      	adds	r7, #16
 8008948:	46bd      	mov	sp, r7
 800894a:	bd80      	pop	{r7, pc}

0800894c <USB_FlushTxFifo>:
  *         This parameter can be a value from 1 to 15
            15 means Flush all Tx FIFOs
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushTxFifo(USB_OTG_GlobalTypeDef *USBx, uint32_t num)
{
 800894c:	b480      	push	{r7}
 800894e:	b085      	sub	sp, #20
 8008950:	af00      	add	r7, sp, #0
 8008952:	6078      	str	r0, [r7, #4]
 8008954:	6039      	str	r1, [r7, #0]
  __IO uint32_t count = 0U;
 8008956:	2300      	movs	r3, #0
 8008958:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 800895a:	68fb      	ldr	r3, [r7, #12]
 800895c:	3301      	adds	r3, #1
 800895e:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8008960:	68fb      	ldr	r3, [r7, #12]
 8008962:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8008966:	d901      	bls.n	800896c <USB_FlushTxFifo+0x20>
    {
      return HAL_TIMEOUT;
 8008968:	2303      	movs	r3, #3
 800896a:	e01b      	b.n	80089a4 <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 800896c:	687b      	ldr	r3, [r7, #4]
 800896e:	691b      	ldr	r3, [r3, #16]
 8008970:	2b00      	cmp	r3, #0
 8008972:	daf2      	bge.n	800895a <USB_FlushTxFifo+0xe>

  /* Flush TX Fifo */
  count = 0U;
 8008974:	2300      	movs	r3, #0
 8008976:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = (USB_OTG_GRSTCTL_TXFFLSH | (num << 6));
 8008978:	683b      	ldr	r3, [r7, #0]
 800897a:	019b      	lsls	r3, r3, #6
 800897c:	f043 0220 	orr.w	r2, r3, #32
 8008980:	687b      	ldr	r3, [r7, #4]
 8008982:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 8008984:	68fb      	ldr	r3, [r7, #12]
 8008986:	3301      	adds	r3, #1
 8008988:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 800898a:	68fb      	ldr	r3, [r7, #12]
 800898c:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8008990:	d901      	bls.n	8008996 <USB_FlushTxFifo+0x4a>
    {
      return HAL_TIMEOUT;
 8008992:	2303      	movs	r3, #3
 8008994:	e006      	b.n	80089a4 <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_TXFFLSH) == USB_OTG_GRSTCTL_TXFFLSH);
 8008996:	687b      	ldr	r3, [r7, #4]
 8008998:	691b      	ldr	r3, [r3, #16]
 800899a:	f003 0320 	and.w	r3, r3, #32
 800899e:	2b20      	cmp	r3, #32
 80089a0:	d0f0      	beq.n	8008984 <USB_FlushTxFifo+0x38>

  return HAL_OK;
 80089a2:	2300      	movs	r3, #0
}
 80089a4:	4618      	mov	r0, r3
 80089a6:	3714      	adds	r7, #20
 80089a8:	46bd      	mov	sp, r7
 80089aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80089ae:	4770      	bx	lr

080089b0 <USB_FlushRxFifo>:
  * @brief  USB_FlushRxFifo  Flush Rx FIFO
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushRxFifo(USB_OTG_GlobalTypeDef *USBx)
{
 80089b0:	b480      	push	{r7}
 80089b2:	b085      	sub	sp, #20
 80089b4:	af00      	add	r7, sp, #0
 80089b6:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 80089b8:	2300      	movs	r3, #0
 80089ba:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 80089bc:	68fb      	ldr	r3, [r7, #12]
 80089be:	3301      	adds	r3, #1
 80089c0:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 80089c2:	68fb      	ldr	r3, [r7, #12]
 80089c4:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 80089c8:	d901      	bls.n	80089ce <USB_FlushRxFifo+0x1e>
    {
      return HAL_TIMEOUT;
 80089ca:	2303      	movs	r3, #3
 80089cc:	e018      	b.n	8008a00 <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 80089ce:	687b      	ldr	r3, [r7, #4]
 80089d0:	691b      	ldr	r3, [r3, #16]
 80089d2:	2b00      	cmp	r3, #0
 80089d4:	daf2      	bge.n	80089bc <USB_FlushRxFifo+0xc>

  /* Flush RX Fifo */
  count = 0U;
 80089d6:	2300      	movs	r3, #0
 80089d8:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = USB_OTG_GRSTCTL_RXFFLSH;
 80089da:	687b      	ldr	r3, [r7, #4]
 80089dc:	2210      	movs	r2, #16
 80089de:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 80089e0:	68fb      	ldr	r3, [r7, #12]
 80089e2:	3301      	adds	r3, #1
 80089e4:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 80089e6:	68fb      	ldr	r3, [r7, #12]
 80089e8:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 80089ec:	d901      	bls.n	80089f2 <USB_FlushRxFifo+0x42>
    {
      return HAL_TIMEOUT;
 80089ee:	2303      	movs	r3, #3
 80089f0:	e006      	b.n	8008a00 <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_RXFFLSH) == USB_OTG_GRSTCTL_RXFFLSH);
 80089f2:	687b      	ldr	r3, [r7, #4]
 80089f4:	691b      	ldr	r3, [r3, #16]
 80089f6:	f003 0310 	and.w	r3, r3, #16
 80089fa:	2b10      	cmp	r3, #16
 80089fc:	d0f0      	beq.n	80089e0 <USB_FlushRxFifo+0x30>

  return HAL_OK;
 80089fe:	2300      	movs	r3, #0
}
 8008a00:	4618      	mov	r0, r3
 8008a02:	3714      	adds	r7, #20
 8008a04:	46bd      	mov	sp, r7
 8008a06:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008a0a:	4770      	bx	lr

08008a0c <USB_WritePacket>:
  *           1 : DMA feature used
  * @retval HAL status
  */
HAL_StatusTypeDef USB_WritePacket(const USB_OTG_GlobalTypeDef *USBx, uint8_t *src,
                                  uint8_t ch_ep_num, uint16_t len, uint8_t dma)
{
 8008a0c:	b480      	push	{r7}
 8008a0e:	b089      	sub	sp, #36	@ 0x24
 8008a10:	af00      	add	r7, sp, #0
 8008a12:	60f8      	str	r0, [r7, #12]
 8008a14:	60b9      	str	r1, [r7, #8]
 8008a16:	4611      	mov	r1, r2
 8008a18:	461a      	mov	r2, r3
 8008a1a:	460b      	mov	r3, r1
 8008a1c:	71fb      	strb	r3, [r7, #7]
 8008a1e:	4613      	mov	r3, r2
 8008a20:	80bb      	strh	r3, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8008a22:	68fb      	ldr	r3, [r7, #12]
 8008a24:	617b      	str	r3, [r7, #20]
  uint8_t *pSrc = src;
 8008a26:	68bb      	ldr	r3, [r7, #8]
 8008a28:	61fb      	str	r3, [r7, #28]
  uint32_t count32b;
  uint32_t i;

  if (dma == 0U)
 8008a2a:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 8008a2e:	2b00      	cmp	r3, #0
 8008a30:	d123      	bne.n	8008a7a <USB_WritePacket+0x6e>
  {
    count32b = ((uint32_t)len + 3U) / 4U;
 8008a32:	88bb      	ldrh	r3, [r7, #4]
 8008a34:	3303      	adds	r3, #3
 8008a36:	089b      	lsrs	r3, r3, #2
 8008a38:	613b      	str	r3, [r7, #16]
    for (i = 0U; i < count32b; i++)
 8008a3a:	2300      	movs	r3, #0
 8008a3c:	61bb      	str	r3, [r7, #24]
 8008a3e:	e018      	b.n	8008a72 <USB_WritePacket+0x66>
    {
      USBx_DFIFO((uint32_t)ch_ep_num) = __UNALIGNED_UINT32_READ(pSrc);
 8008a40:	79fb      	ldrb	r3, [r7, #7]
 8008a42:	031a      	lsls	r2, r3, #12
 8008a44:	697b      	ldr	r3, [r7, #20]
 8008a46:	4413      	add	r3, r2
 8008a48:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8008a4c:	461a      	mov	r2, r3
 8008a4e:	69fb      	ldr	r3, [r7, #28]
 8008a50:	681b      	ldr	r3, [r3, #0]
 8008a52:	6013      	str	r3, [r2, #0]
      pSrc++;
 8008a54:	69fb      	ldr	r3, [r7, #28]
 8008a56:	3301      	adds	r3, #1
 8008a58:	61fb      	str	r3, [r7, #28]
      pSrc++;
 8008a5a:	69fb      	ldr	r3, [r7, #28]
 8008a5c:	3301      	adds	r3, #1
 8008a5e:	61fb      	str	r3, [r7, #28]
      pSrc++;
 8008a60:	69fb      	ldr	r3, [r7, #28]
 8008a62:	3301      	adds	r3, #1
 8008a64:	61fb      	str	r3, [r7, #28]
      pSrc++;
 8008a66:	69fb      	ldr	r3, [r7, #28]
 8008a68:	3301      	adds	r3, #1
 8008a6a:	61fb      	str	r3, [r7, #28]
    for (i = 0U; i < count32b; i++)
 8008a6c:	69bb      	ldr	r3, [r7, #24]
 8008a6e:	3301      	adds	r3, #1
 8008a70:	61bb      	str	r3, [r7, #24]
 8008a72:	69ba      	ldr	r2, [r7, #24]
 8008a74:	693b      	ldr	r3, [r7, #16]
 8008a76:	429a      	cmp	r2, r3
 8008a78:	d3e2      	bcc.n	8008a40 <USB_WritePacket+0x34>
    }
  }

  return HAL_OK;
 8008a7a:	2300      	movs	r3, #0
}
 8008a7c:	4618      	mov	r0, r3
 8008a7e:	3724      	adds	r7, #36	@ 0x24
 8008a80:	46bd      	mov	sp, r7
 8008a82:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008a86:	4770      	bx	lr

08008a88 <USB_ReadPacket>:
  * @param  dest  source pointer
  * @param  len  Number of bytes to read
  * @retval pointer to destination buffer
  */
void *USB_ReadPacket(const USB_OTG_GlobalTypeDef *USBx, uint8_t *dest, uint16_t len)
{
 8008a88:	b480      	push	{r7}
 8008a8a:	b08b      	sub	sp, #44	@ 0x2c
 8008a8c:	af00      	add	r7, sp, #0
 8008a8e:	60f8      	str	r0, [r7, #12]
 8008a90:	60b9      	str	r1, [r7, #8]
 8008a92:	4613      	mov	r3, r2
 8008a94:	80fb      	strh	r3, [r7, #6]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8008a96:	68fb      	ldr	r3, [r7, #12]
 8008a98:	61bb      	str	r3, [r7, #24]
  uint8_t *pDest = dest;
 8008a9a:	68bb      	ldr	r3, [r7, #8]
 8008a9c:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t pData;
  uint32_t i;
  uint32_t count32b = (uint32_t)len >> 2U;
 8008a9e:	88fb      	ldrh	r3, [r7, #6]
 8008aa0:	089b      	lsrs	r3, r3, #2
 8008aa2:	b29b      	uxth	r3, r3
 8008aa4:	617b      	str	r3, [r7, #20]
  uint16_t remaining_bytes = len % 4U;
 8008aa6:	88fb      	ldrh	r3, [r7, #6]
 8008aa8:	f003 0303 	and.w	r3, r3, #3
 8008aac:	83fb      	strh	r3, [r7, #30]

  for (i = 0U; i < count32b; i++)
 8008aae:	2300      	movs	r3, #0
 8008ab0:	623b      	str	r3, [r7, #32]
 8008ab2:	e014      	b.n	8008ade <USB_ReadPacket+0x56>
  {
    __UNALIGNED_UINT32_WRITE(pDest, USBx_DFIFO(0U));
 8008ab4:	69bb      	ldr	r3, [r7, #24]
 8008ab6:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8008aba:	681a      	ldr	r2, [r3, #0]
 8008abc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008abe:	601a      	str	r2, [r3, #0]
    pDest++;
 8008ac0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008ac2:	3301      	adds	r3, #1
 8008ac4:	627b      	str	r3, [r7, #36]	@ 0x24
    pDest++;
 8008ac6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008ac8:	3301      	adds	r3, #1
 8008aca:	627b      	str	r3, [r7, #36]	@ 0x24
    pDest++;
 8008acc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008ace:	3301      	adds	r3, #1
 8008ad0:	627b      	str	r3, [r7, #36]	@ 0x24
    pDest++;
 8008ad2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008ad4:	3301      	adds	r3, #1
 8008ad6:	627b      	str	r3, [r7, #36]	@ 0x24
  for (i = 0U; i < count32b; i++)
 8008ad8:	6a3b      	ldr	r3, [r7, #32]
 8008ada:	3301      	adds	r3, #1
 8008adc:	623b      	str	r3, [r7, #32]
 8008ade:	6a3a      	ldr	r2, [r7, #32]
 8008ae0:	697b      	ldr	r3, [r7, #20]
 8008ae2:	429a      	cmp	r2, r3
 8008ae4:	d3e6      	bcc.n	8008ab4 <USB_ReadPacket+0x2c>
  }

  /* When Number of data is not word aligned, read the remaining byte */
  if (remaining_bytes != 0U)
 8008ae6:	8bfb      	ldrh	r3, [r7, #30]
 8008ae8:	2b00      	cmp	r3, #0
 8008aea:	d01e      	beq.n	8008b2a <USB_ReadPacket+0xa2>
  {
    i = 0U;
 8008aec:	2300      	movs	r3, #0
 8008aee:	623b      	str	r3, [r7, #32]
    __UNALIGNED_UINT32_WRITE(&pData, USBx_DFIFO(0U));
 8008af0:	69bb      	ldr	r3, [r7, #24]
 8008af2:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8008af6:	461a      	mov	r2, r3
 8008af8:	f107 0310 	add.w	r3, r7, #16
 8008afc:	6812      	ldr	r2, [r2, #0]
 8008afe:	601a      	str	r2, [r3, #0]

    do
    {
      *(uint8_t *)pDest = (uint8_t)(pData >> (8U * (uint8_t)(i)));
 8008b00:	693a      	ldr	r2, [r7, #16]
 8008b02:	6a3b      	ldr	r3, [r7, #32]
 8008b04:	b2db      	uxtb	r3, r3
 8008b06:	00db      	lsls	r3, r3, #3
 8008b08:	fa22 f303 	lsr.w	r3, r2, r3
 8008b0c:	b2da      	uxtb	r2, r3
 8008b0e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008b10:	701a      	strb	r2, [r3, #0]
      i++;
 8008b12:	6a3b      	ldr	r3, [r7, #32]
 8008b14:	3301      	adds	r3, #1
 8008b16:	623b      	str	r3, [r7, #32]
      pDest++;
 8008b18:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008b1a:	3301      	adds	r3, #1
 8008b1c:	627b      	str	r3, [r7, #36]	@ 0x24
      remaining_bytes--;
 8008b1e:	8bfb      	ldrh	r3, [r7, #30]
 8008b20:	3b01      	subs	r3, #1
 8008b22:	83fb      	strh	r3, [r7, #30]
    } while (remaining_bytes != 0U);
 8008b24:	8bfb      	ldrh	r3, [r7, #30]
 8008b26:	2b00      	cmp	r3, #0
 8008b28:	d1ea      	bne.n	8008b00 <USB_ReadPacket+0x78>
  }

  return ((void *)pDest);
 8008b2a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
}
 8008b2c:	4618      	mov	r0, r3
 8008b2e:	372c      	adds	r7, #44	@ 0x2c
 8008b30:	46bd      	mov	sp, r7
 8008b32:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008b36:	4770      	bx	lr

08008b38 <USB_ReadInterrupts>:
  * @brief  USB_ReadInterrupts: return the global USB interrupt status
  * @param  USBx  Selected device
  * @retval USB Global Interrupt status
  */
uint32_t USB_ReadInterrupts(USB_OTG_GlobalTypeDef const *USBx)
{
 8008b38:	b480      	push	{r7}
 8008b3a:	b085      	sub	sp, #20
 8008b3c:	af00      	add	r7, sp, #0
 8008b3e:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;

  tmpreg = USBx->GINTSTS;
 8008b40:	687b      	ldr	r3, [r7, #4]
 8008b42:	695b      	ldr	r3, [r3, #20]
 8008b44:	60fb      	str	r3, [r7, #12]
  tmpreg &= USBx->GINTMSK;
 8008b46:	687b      	ldr	r3, [r7, #4]
 8008b48:	699b      	ldr	r3, [r3, #24]
 8008b4a:	68fa      	ldr	r2, [r7, #12]
 8008b4c:	4013      	ands	r3, r2
 8008b4e:	60fb      	str	r3, [r7, #12]

  return tmpreg;
 8008b50:	68fb      	ldr	r3, [r7, #12]
}
 8008b52:	4618      	mov	r0, r3
 8008b54:	3714      	adds	r7, #20
 8008b56:	46bd      	mov	sp, r7
 8008b58:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008b5c:	4770      	bx	lr

08008b5e <USB_ReadChInterrupts>:
  * @param  USBx  Selected device
  * @param  chnum Channel number
  * @retval USB Channel Interrupt status
  */
uint32_t USB_ReadChInterrupts(const USB_OTG_GlobalTypeDef *USBx, uint8_t chnum)
{
 8008b5e:	b480      	push	{r7}
 8008b60:	b085      	sub	sp, #20
 8008b62:	af00      	add	r7, sp, #0
 8008b64:	6078      	str	r0, [r7, #4]
 8008b66:	460b      	mov	r3, r1
 8008b68:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8008b6a:	687b      	ldr	r3, [r7, #4]
 8008b6c:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg = USBx_HC(chnum)->HCINT;
 8008b6e:	78fb      	ldrb	r3, [r7, #3]
 8008b70:	015a      	lsls	r2, r3, #5
 8008b72:	68fb      	ldr	r3, [r7, #12]
 8008b74:	4413      	add	r3, r2
 8008b76:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8008b7a:	689b      	ldr	r3, [r3, #8]
 8008b7c:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_HC(chnum)->HCINTMSK;
 8008b7e:	78fb      	ldrb	r3, [r7, #3]
 8008b80:	015a      	lsls	r2, r3, #5
 8008b82:	68fb      	ldr	r3, [r7, #12]
 8008b84:	4413      	add	r3, r2
 8008b86:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8008b8a:	68db      	ldr	r3, [r3, #12]
 8008b8c:	68ba      	ldr	r2, [r7, #8]
 8008b8e:	4013      	ands	r3, r2
 8008b90:	60bb      	str	r3, [r7, #8]

  return tmpreg;
 8008b92:	68bb      	ldr	r3, [r7, #8]
}
 8008b94:	4618      	mov	r0, r3
 8008b96:	3714      	adds	r7, #20
 8008b98:	46bd      	mov	sp, r7
 8008b9a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008b9e:	4770      	bx	lr

08008ba0 <USB_GetMode>:
  *          This parameter can be one of these values:
  *           1 : Host
  *           0 : Device
  */
uint32_t USB_GetMode(const USB_OTG_GlobalTypeDef *USBx)
{
 8008ba0:	b480      	push	{r7}
 8008ba2:	b083      	sub	sp, #12
 8008ba4:	af00      	add	r7, sp, #0
 8008ba6:	6078      	str	r0, [r7, #4]
  return ((USBx->GINTSTS) & 0x1U);
 8008ba8:	687b      	ldr	r3, [r7, #4]
 8008baa:	695b      	ldr	r3, [r3, #20]
 8008bac:	f003 0301 	and.w	r3, r3, #1
}
 8008bb0:	4618      	mov	r0, r3
 8008bb2:	370c      	adds	r7, #12
 8008bb4:	46bd      	mov	sp, r7
 8008bb6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008bba:	4770      	bx	lr

08008bbc <USB_CoreReset>:
  * @brief  Reset the USB Core (needed after USB clock settings change)
  * @param  USBx  Selected device
  * @retval HAL status
  */
static HAL_StatusTypeDef USB_CoreReset(USB_OTG_GlobalTypeDef *USBx)
{
 8008bbc:	b480      	push	{r7}
 8008bbe:	b085      	sub	sp, #20
 8008bc0:	af00      	add	r7, sp, #0
 8008bc2:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 8008bc4:	2300      	movs	r3, #0
 8008bc6:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 8008bc8:	68fb      	ldr	r3, [r7, #12]
 8008bca:	3301      	adds	r3, #1
 8008bcc:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8008bce:	68fb      	ldr	r3, [r7, #12]
 8008bd0:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8008bd4:	d901      	bls.n	8008bda <USB_CoreReset+0x1e>
    {
      return HAL_TIMEOUT;
 8008bd6:	2303      	movs	r3, #3
 8008bd8:	e022      	b.n	8008c20 <USB_CoreReset+0x64>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 8008bda:	687b      	ldr	r3, [r7, #4]
 8008bdc:	691b      	ldr	r3, [r3, #16]
 8008bde:	2b00      	cmp	r3, #0
 8008be0:	daf2      	bge.n	8008bc8 <USB_CoreReset+0xc>

  count = 10U;
 8008be2:	230a      	movs	r3, #10
 8008be4:	60fb      	str	r3, [r7, #12]

  /* few cycles before setting core reset */
  while (count > 0U)
 8008be6:	e002      	b.n	8008bee <USB_CoreReset+0x32>
  {
    count--;
 8008be8:	68fb      	ldr	r3, [r7, #12]
 8008bea:	3b01      	subs	r3, #1
 8008bec:	60fb      	str	r3, [r7, #12]
  while (count > 0U)
 8008bee:	68fb      	ldr	r3, [r7, #12]
 8008bf0:	2b00      	cmp	r3, #0
 8008bf2:	d1f9      	bne.n	8008be8 <USB_CoreReset+0x2c>
  }

  /* Core Soft Reset */
  USBx->GRSTCTL |= USB_OTG_GRSTCTL_CSRST;
 8008bf4:	687b      	ldr	r3, [r7, #4]
 8008bf6:	691b      	ldr	r3, [r3, #16]
 8008bf8:	f043 0201 	orr.w	r2, r3, #1
 8008bfc:	687b      	ldr	r3, [r7, #4]
 8008bfe:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 8008c00:	68fb      	ldr	r3, [r7, #12]
 8008c02:	3301      	adds	r3, #1
 8008c04:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8008c06:	68fb      	ldr	r3, [r7, #12]
 8008c08:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8008c0c:	d901      	bls.n	8008c12 <USB_CoreReset+0x56>
    {
      return HAL_TIMEOUT;
 8008c0e:	2303      	movs	r3, #3
 8008c10:	e006      	b.n	8008c20 <USB_CoreReset+0x64>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_CSRST) == USB_OTG_GRSTCTL_CSRST);
 8008c12:	687b      	ldr	r3, [r7, #4]
 8008c14:	691b      	ldr	r3, [r3, #16]
 8008c16:	f003 0301 	and.w	r3, r3, #1
 8008c1a:	2b01      	cmp	r3, #1
 8008c1c:	d0f0      	beq.n	8008c00 <USB_CoreReset+0x44>

  return HAL_OK;
 8008c1e:	2300      	movs	r3, #0
}
 8008c20:	4618      	mov	r0, r3
 8008c22:	3714      	adds	r7, #20
 8008c24:	46bd      	mov	sp, r7
 8008c26:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008c2a:	4770      	bx	lr

08008c2c <USB_HostInit>:
  * @param  cfg   pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_HostInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 8008c2c:	b084      	sub	sp, #16
 8008c2e:	b580      	push	{r7, lr}
 8008c30:	b086      	sub	sp, #24
 8008c32:	af00      	add	r7, sp, #0
 8008c34:	6078      	str	r0, [r7, #4]
 8008c36:	f107 0024 	add.w	r0, r7, #36	@ 0x24
 8008c3a:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret = HAL_OK;
 8008c3e:	2300      	movs	r3, #0
 8008c40:	75fb      	strb	r3, [r7, #23]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8008c42:	687b      	ldr	r3, [r7, #4]
 8008c44:	60fb      	str	r3, [r7, #12]
  uint32_t i;

  /* Restart the Phy Clock */
  USBx_PCGCCTL = 0U;
 8008c46:	68fb      	ldr	r3, [r7, #12]
 8008c48:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 8008c4c:	461a      	mov	r2, r3
 8008c4e:	2300      	movs	r3, #0
 8008c50:	6013      	str	r3, [r2, #0]
#else
  /*
  * Disable HW VBUS sensing. VBUS is internally considered to be always
  * at VBUS-Valid level (5V).
  */
  USBx->GCCFG |= USB_OTG_GCCFG_NOVBUSSENS;
 8008c52:	687b      	ldr	r3, [r7, #4]
 8008c54:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008c56:	f443 1200 	orr.w	r2, r3, #2097152	@ 0x200000
 8008c5a:	687b      	ldr	r3, [r7, #4]
 8008c5c:	639a      	str	r2, [r3, #56]	@ 0x38
  USBx->GCCFG &= ~USB_OTG_GCCFG_VBUSBSEN;
 8008c5e:	687b      	ldr	r3, [r7, #4]
 8008c60:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008c62:	f423 2200 	bic.w	r2, r3, #524288	@ 0x80000
 8008c66:	687b      	ldr	r3, [r7, #4]
 8008c68:	639a      	str	r2, [r3, #56]	@ 0x38
  USBx->GCCFG &= ~USB_OTG_GCCFG_VBUSASEN;
 8008c6a:	687b      	ldr	r3, [r7, #4]
 8008c6c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008c6e:	f423 2280 	bic.w	r2, r3, #262144	@ 0x40000
 8008c72:	687b      	ldr	r3, [r7, #4]
 8008c74:	639a      	str	r2, [r3, #56]	@ 0x38
  /* Disable Battery chargin detector */
  USBx->GCCFG &= ~(USB_OTG_GCCFG_BCDEN);
#endif /* defined(STM32F412Zx) || defined(STM32F412Vx) || defined(STM32F412Rx) ||
          defined(STM32F412Cx) || defined(STM32F413xx) || defined(STM32F423xx) */

  if ((USBx->GUSBCFG & USB_OTG_GUSBCFG_PHYSEL) == 0U)
 8008c76:	687b      	ldr	r3, [r7, #4]
 8008c78:	68db      	ldr	r3, [r3, #12]
 8008c7a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8008c7e:	2b00      	cmp	r3, #0
 8008c80:	d119      	bne.n	8008cb6 <USB_HostInit+0x8a>
  {
    if (cfg.speed == USBH_FSLS_SPEED)
 8008c82:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8008c86:	2b01      	cmp	r3, #1
 8008c88:	d10a      	bne.n	8008ca0 <USB_HostInit+0x74>
    {
      /* Force Device Enumeration to FS/LS mode only */
      USBx_HOST->HCFG |= USB_OTG_HCFG_FSLSS;
 8008c8a:	68fb      	ldr	r3, [r7, #12]
 8008c8c:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 8008c90:	681b      	ldr	r3, [r3, #0]
 8008c92:	68fa      	ldr	r2, [r7, #12]
 8008c94:	f502 6280 	add.w	r2, r2, #1024	@ 0x400
 8008c98:	f043 0304 	orr.w	r3, r3, #4
 8008c9c:	6013      	str	r3, [r2, #0]
 8008c9e:	e014      	b.n	8008cca <USB_HostInit+0x9e>
    }
    else
    {
      /* Set default Max speed support */
      USBx_HOST->HCFG &= ~(USB_OTG_HCFG_FSLSS);
 8008ca0:	68fb      	ldr	r3, [r7, #12]
 8008ca2:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 8008ca6:	681b      	ldr	r3, [r3, #0]
 8008ca8:	68fa      	ldr	r2, [r7, #12]
 8008caa:	f502 6280 	add.w	r2, r2, #1024	@ 0x400
 8008cae:	f023 0304 	bic.w	r3, r3, #4
 8008cb2:	6013      	str	r3, [r2, #0]
 8008cb4:	e009      	b.n	8008cca <USB_HostInit+0x9e>
    }
  }
  else
  {
    /* Set default Max speed support */
    USBx_HOST->HCFG &= ~(USB_OTG_HCFG_FSLSS);
 8008cb6:	68fb      	ldr	r3, [r7, #12]
 8008cb8:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 8008cbc:	681b      	ldr	r3, [r3, #0]
 8008cbe:	68fa      	ldr	r2, [r7, #12]
 8008cc0:	f502 6280 	add.w	r2, r2, #1024	@ 0x400
 8008cc4:	f023 0304 	bic.w	r3, r3, #4
 8008cc8:	6013      	str	r3, [r2, #0]
  }

  /* Make sure the FIFOs are flushed. */
  if (USB_FlushTxFifo(USBx, 0x10U) != HAL_OK) /* all Tx FIFOs */
 8008cca:	2110      	movs	r1, #16
 8008ccc:	6878      	ldr	r0, [r7, #4]
 8008cce:	f7ff fe3d 	bl	800894c <USB_FlushTxFifo>
 8008cd2:	4603      	mov	r3, r0
 8008cd4:	2b00      	cmp	r3, #0
 8008cd6:	d001      	beq.n	8008cdc <USB_HostInit+0xb0>
  {
    ret = HAL_ERROR;
 8008cd8:	2301      	movs	r3, #1
 8008cda:	75fb      	strb	r3, [r7, #23]
  }

  if (USB_FlushRxFifo(USBx) != HAL_OK)
 8008cdc:	6878      	ldr	r0, [r7, #4]
 8008cde:	f7ff fe67 	bl	80089b0 <USB_FlushRxFifo>
 8008ce2:	4603      	mov	r3, r0
 8008ce4:	2b00      	cmp	r3, #0
 8008ce6:	d001      	beq.n	8008cec <USB_HostInit+0xc0>
  {
    ret = HAL_ERROR;
 8008ce8:	2301      	movs	r3, #1
 8008cea:	75fb      	strb	r3, [r7, #23]
  }

  /* Clear all pending HC Interrupts */
  for (i = 0U; i < cfg.Host_channels; i++)
 8008cec:	2300      	movs	r3, #0
 8008cee:	613b      	str	r3, [r7, #16]
 8008cf0:	e015      	b.n	8008d1e <USB_HostInit+0xf2>
  {
    USBx_HC(i)->HCINT = CLEAR_INTERRUPT_MASK;
 8008cf2:	693b      	ldr	r3, [r7, #16]
 8008cf4:	015a      	lsls	r2, r3, #5
 8008cf6:	68fb      	ldr	r3, [r7, #12]
 8008cf8:	4413      	add	r3, r2
 8008cfa:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8008cfe:	461a      	mov	r2, r3
 8008d00:	f04f 33ff 	mov.w	r3, #4294967295
 8008d04:	6093      	str	r3, [r2, #8]
    USBx_HC(i)->HCINTMSK = 0U;
 8008d06:	693b      	ldr	r3, [r7, #16]
 8008d08:	015a      	lsls	r2, r3, #5
 8008d0a:	68fb      	ldr	r3, [r7, #12]
 8008d0c:	4413      	add	r3, r2
 8008d0e:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8008d12:	461a      	mov	r2, r3
 8008d14:	2300      	movs	r3, #0
 8008d16:	60d3      	str	r3, [r2, #12]
  for (i = 0U; i < cfg.Host_channels; i++)
 8008d18:	693b      	ldr	r3, [r7, #16]
 8008d1a:	3301      	adds	r3, #1
 8008d1c:	613b      	str	r3, [r7, #16]
 8008d1e:	f897 3025 	ldrb.w	r3, [r7, #37]	@ 0x25
 8008d22:	461a      	mov	r2, r3
 8008d24:	693b      	ldr	r3, [r7, #16]
 8008d26:	4293      	cmp	r3, r2
 8008d28:	d3e3      	bcc.n	8008cf2 <USB_HostInit+0xc6>
  }

  /* Disable all interrupts. */
  USBx->GINTMSK = 0U;
 8008d2a:	687b      	ldr	r3, [r7, #4]
 8008d2c:	2200      	movs	r2, #0
 8008d2e:	619a      	str	r2, [r3, #24]

  /* Clear any pending interrupts */
  USBx->GINTSTS = CLEAR_INTERRUPT_MASK;
 8008d30:	687b      	ldr	r3, [r7, #4]
 8008d32:	f04f 32ff 	mov.w	r2, #4294967295
 8008d36:	615a      	str	r2, [r3, #20]
#if defined (USB_OTG_HS)
  if (USBx == USB_OTG_HS)
 8008d38:	687b      	ldr	r3, [r7, #4]
 8008d3a:	4a18      	ldr	r2, [pc, #96]	@ (8008d9c <USB_HostInit+0x170>)
 8008d3c:	4293      	cmp	r3, r2
 8008d3e:	d10b      	bne.n	8008d58 <USB_HostInit+0x12c>
  {
    /* set Rx FIFO size */
    USBx->GRXFSIZ  = 0x200U;
 8008d40:	687b      	ldr	r3, [r7, #4]
 8008d42:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8008d46:	625a      	str	r2, [r3, #36]	@ 0x24
    USBx->DIEPTXF0_HNPTXFSIZ = (uint32_t)(((0x100U << 16) & USB_OTG_NPTXFD) | 0x200U);
 8008d48:	687b      	ldr	r3, [r7, #4]
 8008d4a:	4a15      	ldr	r2, [pc, #84]	@ (8008da0 <USB_HostInit+0x174>)
 8008d4c:	629a      	str	r2, [r3, #40]	@ 0x28
    USBx->HPTXFSIZ = (uint32_t)(((0xE0U << 16) & USB_OTG_HPTXFSIZ_PTXFD) | 0x300U);
 8008d4e:	687b      	ldr	r3, [r7, #4]
 8008d50:	4a14      	ldr	r2, [pc, #80]	@ (8008da4 <USB_HostInit+0x178>)
 8008d52:	f8c3 2100 	str.w	r2, [r3, #256]	@ 0x100
 8008d56:	e009      	b.n	8008d6c <USB_HostInit+0x140>
  }
  else
#endif /* defined (USB_OTG_HS) */
  {
    /* set Rx FIFO size */
    USBx->GRXFSIZ  = 0x80U;
 8008d58:	687b      	ldr	r3, [r7, #4]
 8008d5a:	2280      	movs	r2, #128	@ 0x80
 8008d5c:	625a      	str	r2, [r3, #36]	@ 0x24
    USBx->DIEPTXF0_HNPTXFSIZ = (uint32_t)(((0x60U << 16) & USB_OTG_NPTXFD) | 0x80U);
 8008d5e:	687b      	ldr	r3, [r7, #4]
 8008d60:	4a11      	ldr	r2, [pc, #68]	@ (8008da8 <USB_HostInit+0x17c>)
 8008d62:	629a      	str	r2, [r3, #40]	@ 0x28
    USBx->HPTXFSIZ = (uint32_t)(((0x40U << 16)& USB_OTG_HPTXFSIZ_PTXFD) | 0xE0U);
 8008d64:	687b      	ldr	r3, [r7, #4]
 8008d66:	4a11      	ldr	r2, [pc, #68]	@ (8008dac <USB_HostInit+0x180>)
 8008d68:	f8c3 2100 	str.w	r2, [r3, #256]	@ 0x100
  }

  /* Enable the common interrupts */
  if (cfg.dma_enable == 0U)
 8008d6c:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 8008d70:	2b00      	cmp	r3, #0
 8008d72:	d105      	bne.n	8008d80 <USB_HostInit+0x154>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_RXFLVLM;
 8008d74:	687b      	ldr	r3, [r7, #4]
 8008d76:	699b      	ldr	r3, [r3, #24]
 8008d78:	f043 0210 	orr.w	r2, r3, #16
 8008d7c:	687b      	ldr	r3, [r7, #4]
 8008d7e:	619a      	str	r2, [r3, #24]
  }

  /* Enable interrupts matching to the Host mode ONLY */
  USBx->GINTMSK |= (USB_OTG_GINTMSK_PRTIM            | USB_OTG_GINTMSK_HCIM | \
 8008d80:	687b      	ldr	r3, [r7, #4]
 8008d82:	699a      	ldr	r2, [r3, #24]
 8008d84:	4b0a      	ldr	r3, [pc, #40]	@ (8008db0 <USB_HostInit+0x184>)
 8008d86:	4313      	orrs	r3, r2
 8008d88:	687a      	ldr	r2, [r7, #4]
 8008d8a:	6193      	str	r3, [r2, #24]
                    USB_OTG_GINTMSK_SOFM             | USB_OTG_GINTSTS_DISCINT | \
                    USB_OTG_GINTMSK_PXFRM_IISOOXFRM  | USB_OTG_GINTMSK_WUIM);

  return ret;
 8008d8c:	7dfb      	ldrb	r3, [r7, #23]
}
 8008d8e:	4618      	mov	r0, r3
 8008d90:	3718      	adds	r7, #24
 8008d92:	46bd      	mov	sp, r7
 8008d94:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8008d98:	b004      	add	sp, #16
 8008d9a:	4770      	bx	lr
 8008d9c:	40040000 	.word	0x40040000
 8008da0:	01000200 	.word	0x01000200
 8008da4:	00e00300 	.word	0x00e00300
 8008da8:	00600080 	.word	0x00600080
 8008dac:	004000e0 	.word	0x004000e0
 8008db0:	a3200008 	.word	0xa3200008

08008db4 <USB_InitFSLSPClkSel>:
  *           HCFG_48_MHZ : Full Speed 48 MHz Clock
  *           HCFG_6_MHZ : Low Speed 6 MHz Clock
  * @retval HAL status
  */
HAL_StatusTypeDef USB_InitFSLSPClkSel(const USB_OTG_GlobalTypeDef *USBx, uint8_t freq)
{
 8008db4:	b480      	push	{r7}
 8008db6:	b085      	sub	sp, #20
 8008db8:	af00      	add	r7, sp, #0
 8008dba:	6078      	str	r0, [r7, #4]
 8008dbc:	460b      	mov	r3, r1
 8008dbe:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8008dc0:	687b      	ldr	r3, [r7, #4]
 8008dc2:	60fb      	str	r3, [r7, #12]

  USBx_HOST->HCFG &= ~(USB_OTG_HCFG_FSLSPCS);
 8008dc4:	68fb      	ldr	r3, [r7, #12]
 8008dc6:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 8008dca:	681b      	ldr	r3, [r3, #0]
 8008dcc:	68fa      	ldr	r2, [r7, #12]
 8008dce:	f502 6280 	add.w	r2, r2, #1024	@ 0x400
 8008dd2:	f023 0303 	bic.w	r3, r3, #3
 8008dd6:	6013      	str	r3, [r2, #0]
  USBx_HOST->HCFG |= (uint32_t)freq & USB_OTG_HCFG_FSLSPCS;
 8008dd8:	68fb      	ldr	r3, [r7, #12]
 8008dda:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 8008dde:	681a      	ldr	r2, [r3, #0]
 8008de0:	78fb      	ldrb	r3, [r7, #3]
 8008de2:	f003 0303 	and.w	r3, r3, #3
 8008de6:	68f9      	ldr	r1, [r7, #12]
 8008de8:	f501 6180 	add.w	r1, r1, #1024	@ 0x400
 8008dec:	4313      	orrs	r3, r2
 8008dee:	600b      	str	r3, [r1, #0]

  if (freq == HCFG_48_MHZ)
 8008df0:	78fb      	ldrb	r3, [r7, #3]
 8008df2:	2b01      	cmp	r3, #1
 8008df4:	d107      	bne.n	8008e06 <USB_InitFSLSPClkSel+0x52>
  {
    USBx_HOST->HFIR = HFIR_48_MHZ;
 8008df6:	68fb      	ldr	r3, [r7, #12]
 8008df8:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 8008dfc:	461a      	mov	r2, r3
 8008dfe:	f64b 3380 	movw	r3, #48000	@ 0xbb80
 8008e02:	6053      	str	r3, [r2, #4]
 8008e04:	e00c      	b.n	8008e20 <USB_InitFSLSPClkSel+0x6c>
  }
  else if (freq == HCFG_6_MHZ)
 8008e06:	78fb      	ldrb	r3, [r7, #3]
 8008e08:	2b02      	cmp	r3, #2
 8008e0a:	d107      	bne.n	8008e1c <USB_InitFSLSPClkSel+0x68>
  {
    USBx_HOST->HFIR = HFIR_6_MHZ;
 8008e0c:	68fb      	ldr	r3, [r7, #12]
 8008e0e:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 8008e12:	461a      	mov	r2, r3
 8008e14:	f241 7370 	movw	r3, #6000	@ 0x1770
 8008e18:	6053      	str	r3, [r2, #4]
 8008e1a:	e001      	b.n	8008e20 <USB_InitFSLSPClkSel+0x6c>
  }
  else
  {
    return HAL_ERROR;
 8008e1c:	2301      	movs	r3, #1
 8008e1e:	e000      	b.n	8008e22 <USB_InitFSLSPClkSel+0x6e>
  }

  return HAL_OK;
 8008e20:	2300      	movs	r3, #0
}
 8008e22:	4618      	mov	r0, r3
 8008e24:	3714      	adds	r7, #20
 8008e26:	46bd      	mov	sp, r7
 8008e28:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008e2c:	4770      	bx	lr

08008e2e <USB_ResetPort>:
  * @retval HAL status
  * @note (1)The application must wait at least 10 ms
  *   before clearing the reset bit.
  */
HAL_StatusTypeDef USB_ResetPort(const USB_OTG_GlobalTypeDef *USBx)
{
 8008e2e:	b580      	push	{r7, lr}
 8008e30:	b084      	sub	sp, #16
 8008e32:	af00      	add	r7, sp, #0
 8008e34:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8008e36:	687b      	ldr	r3, [r7, #4]
 8008e38:	60fb      	str	r3, [r7, #12]

  __IO uint32_t hprt0 = 0U;
 8008e3a:	2300      	movs	r3, #0
 8008e3c:	60bb      	str	r3, [r7, #8]

  hprt0 = USBx_HPRT0;
 8008e3e:	68fb      	ldr	r3, [r7, #12]
 8008e40:	f503 6388 	add.w	r3, r3, #1088	@ 0x440
 8008e44:	681b      	ldr	r3, [r3, #0]
 8008e46:	60bb      	str	r3, [r7, #8]

  hprt0 &= ~(USB_OTG_HPRT_PENA | USB_OTG_HPRT_PCDET |
 8008e48:	68bb      	ldr	r3, [r7, #8]
 8008e4a:	f023 032e 	bic.w	r3, r3, #46	@ 0x2e
 8008e4e:	60bb      	str	r3, [r7, #8]
             USB_OTG_HPRT_PENCHNG | USB_OTG_HPRT_POCCHNG);

  USBx_HPRT0 = (USB_OTG_HPRT_PRST | hprt0);
 8008e50:	68bb      	ldr	r3, [r7, #8]
 8008e52:	68fa      	ldr	r2, [r7, #12]
 8008e54:	f502 6288 	add.w	r2, r2, #1088	@ 0x440
 8008e58:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8008e5c:	6013      	str	r3, [r2, #0]
  HAL_Delay(100U);                                 /* See Note #1 */
 8008e5e:	2064      	movs	r0, #100	@ 0x64
 8008e60:	f7f9 fdd8 	bl	8002a14 <HAL_Delay>
  USBx_HPRT0 = ((~USB_OTG_HPRT_PRST) & hprt0);
 8008e64:	68bb      	ldr	r3, [r7, #8]
 8008e66:	68fa      	ldr	r2, [r7, #12]
 8008e68:	f502 6288 	add.w	r2, r2, #1088	@ 0x440
 8008e6c:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8008e70:	6013      	str	r3, [r2, #0]
  HAL_Delay(10U);
 8008e72:	200a      	movs	r0, #10
 8008e74:	f7f9 fdce 	bl	8002a14 <HAL_Delay>

  return HAL_OK;
 8008e78:	2300      	movs	r3, #0
}
 8008e7a:	4618      	mov	r0, r3
 8008e7c:	3710      	adds	r7, #16
 8008e7e:	46bd      	mov	sp, r7
 8008e80:	bd80      	pop	{r7, pc}

08008e82 <USB_DriveVbus>:
  *           0 : Deactivate VBUS
  *           1 : Activate VBUS
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DriveVbus(const USB_OTG_GlobalTypeDef *USBx, uint8_t state)
{
 8008e82:	b480      	push	{r7}
 8008e84:	b085      	sub	sp, #20
 8008e86:	af00      	add	r7, sp, #0
 8008e88:	6078      	str	r0, [r7, #4]
 8008e8a:	460b      	mov	r3, r1
 8008e8c:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8008e8e:	687b      	ldr	r3, [r7, #4]
 8008e90:	60fb      	str	r3, [r7, #12]
  __IO uint32_t hprt0 = 0U;
 8008e92:	2300      	movs	r3, #0
 8008e94:	60bb      	str	r3, [r7, #8]

  hprt0 = USBx_HPRT0;
 8008e96:	68fb      	ldr	r3, [r7, #12]
 8008e98:	f503 6388 	add.w	r3, r3, #1088	@ 0x440
 8008e9c:	681b      	ldr	r3, [r3, #0]
 8008e9e:	60bb      	str	r3, [r7, #8]

  hprt0 &= ~(USB_OTG_HPRT_PENA | USB_OTG_HPRT_PCDET |
 8008ea0:	68bb      	ldr	r3, [r7, #8]
 8008ea2:	f023 032e 	bic.w	r3, r3, #46	@ 0x2e
 8008ea6:	60bb      	str	r3, [r7, #8]
             USB_OTG_HPRT_PENCHNG | USB_OTG_HPRT_POCCHNG);

  if (((hprt0 & USB_OTG_HPRT_PPWR) == 0U) && (state == 1U))
 8008ea8:	68bb      	ldr	r3, [r7, #8]
 8008eaa:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8008eae:	2b00      	cmp	r3, #0
 8008eb0:	d109      	bne.n	8008ec6 <USB_DriveVbus+0x44>
 8008eb2:	78fb      	ldrb	r3, [r7, #3]
 8008eb4:	2b01      	cmp	r3, #1
 8008eb6:	d106      	bne.n	8008ec6 <USB_DriveVbus+0x44>
  {
    USBx_HPRT0 = (USB_OTG_HPRT_PPWR | hprt0);
 8008eb8:	68bb      	ldr	r3, [r7, #8]
 8008eba:	68fa      	ldr	r2, [r7, #12]
 8008ebc:	f502 6288 	add.w	r2, r2, #1088	@ 0x440
 8008ec0:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8008ec4:	6013      	str	r3, [r2, #0]
  }
  if (((hprt0 & USB_OTG_HPRT_PPWR) == USB_OTG_HPRT_PPWR) && (state == 0U))
 8008ec6:	68bb      	ldr	r3, [r7, #8]
 8008ec8:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8008ecc:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8008ed0:	d109      	bne.n	8008ee6 <USB_DriveVbus+0x64>
 8008ed2:	78fb      	ldrb	r3, [r7, #3]
 8008ed4:	2b00      	cmp	r3, #0
 8008ed6:	d106      	bne.n	8008ee6 <USB_DriveVbus+0x64>
  {
    USBx_HPRT0 = ((~USB_OTG_HPRT_PPWR) & hprt0);
 8008ed8:	68bb      	ldr	r3, [r7, #8]
 8008eda:	68fa      	ldr	r2, [r7, #12]
 8008edc:	f502 6288 	add.w	r2, r2, #1088	@ 0x440
 8008ee0:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8008ee4:	6013      	str	r3, [r2, #0]
  }
  return HAL_OK;
 8008ee6:	2300      	movs	r3, #0
}
 8008ee8:	4618      	mov	r0, r3
 8008eea:	3714      	adds	r7, #20
 8008eec:	46bd      	mov	sp, r7
 8008eee:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008ef2:	4770      	bx	lr

08008ef4 <USB_GetHostSpeed>:
  *            @arg HCD_DEVICE_SPEED_HIGH: High speed mode
  *            @arg HCD_DEVICE_SPEED_FULL: Full speed mode
  *            @arg HCD_DEVICE_SPEED_LOW: Low speed mode
  */
uint32_t USB_GetHostSpeed(USB_OTG_GlobalTypeDef const *USBx)
{
 8008ef4:	b480      	push	{r7}
 8008ef6:	b085      	sub	sp, #20
 8008ef8:	af00      	add	r7, sp, #0
 8008efa:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8008efc:	687b      	ldr	r3, [r7, #4]
 8008efe:	60fb      	str	r3, [r7, #12]
  __IO uint32_t hprt0 = 0U;
 8008f00:	2300      	movs	r3, #0
 8008f02:	60bb      	str	r3, [r7, #8]

  hprt0 = USBx_HPRT0;
 8008f04:	68fb      	ldr	r3, [r7, #12]
 8008f06:	f503 6388 	add.w	r3, r3, #1088	@ 0x440
 8008f0a:	681b      	ldr	r3, [r3, #0]
 8008f0c:	60bb      	str	r3, [r7, #8]
  return ((hprt0 & USB_OTG_HPRT_PSPD) >> 17);
 8008f0e:	68bb      	ldr	r3, [r7, #8]
 8008f10:	0c5b      	lsrs	r3, r3, #17
 8008f12:	f003 0303 	and.w	r3, r3, #3
}
 8008f16:	4618      	mov	r0, r3
 8008f18:	3714      	adds	r7, #20
 8008f1a:	46bd      	mov	sp, r7
 8008f1c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008f20:	4770      	bx	lr

08008f22 <USB_GetCurrentFrame>:
  * @brief  Return Host Current Frame number
  * @param  USBx  Selected device
  * @retval current frame number
  */
uint32_t USB_GetCurrentFrame(USB_OTG_GlobalTypeDef const *USBx)
{
 8008f22:	b480      	push	{r7}
 8008f24:	b085      	sub	sp, #20
 8008f26:	af00      	add	r7, sp, #0
 8008f28:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8008f2a:	687b      	ldr	r3, [r7, #4]
 8008f2c:	60fb      	str	r3, [r7, #12]

  return (USBx_HOST->HFNUM & USB_OTG_HFNUM_FRNUM);
 8008f2e:	68fb      	ldr	r3, [r7, #12]
 8008f30:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 8008f34:	689b      	ldr	r3, [r3, #8]
 8008f36:	b29b      	uxth	r3, r3
}
 8008f38:	4618      	mov	r0, r3
 8008f3a:	3714      	adds	r7, #20
 8008f3c:	46bd      	mov	sp, r7
 8008f3e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008f42:	4770      	bx	lr

08008f44 <USB_HC_Init>:
  * @retval HAL state
  */
HAL_StatusTypeDef USB_HC_Init(USB_OTG_GlobalTypeDef *USBx, uint8_t ch_num,
                              uint8_t epnum, uint8_t dev_address, uint8_t speed,
                              uint8_t ep_type, uint16_t mps)
{
 8008f44:	b580      	push	{r7, lr}
 8008f46:	b088      	sub	sp, #32
 8008f48:	af00      	add	r7, sp, #0
 8008f4a:	6078      	str	r0, [r7, #4]
 8008f4c:	4608      	mov	r0, r1
 8008f4e:	4611      	mov	r1, r2
 8008f50:	461a      	mov	r2, r3
 8008f52:	4603      	mov	r3, r0
 8008f54:	70fb      	strb	r3, [r7, #3]
 8008f56:	460b      	mov	r3, r1
 8008f58:	70bb      	strb	r3, [r7, #2]
 8008f5a:	4613      	mov	r3, r2
 8008f5c:	707b      	strb	r3, [r7, #1]
  HAL_StatusTypeDef ret = HAL_OK;
 8008f5e:	2300      	movs	r3, #0
 8008f60:	77fb      	strb	r3, [r7, #31]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8008f62:	687b      	ldr	r3, [r7, #4]
 8008f64:	613b      	str	r3, [r7, #16]
  uint32_t HCcharEpDir;
  uint32_t HCcharLowSpeed;
  uint32_t HostCoreSpeed;

  /* Clear old interrupt conditions for this host channel. */
  USBx_HC((uint32_t)ch_num)->HCINT = CLEAR_INTERRUPT_MASK;
 8008f66:	78fb      	ldrb	r3, [r7, #3]
 8008f68:	015a      	lsls	r2, r3, #5
 8008f6a:	693b      	ldr	r3, [r7, #16]
 8008f6c:	4413      	add	r3, r2
 8008f6e:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8008f72:	461a      	mov	r2, r3
 8008f74:	f04f 33ff 	mov.w	r3, #4294967295
 8008f78:	6093      	str	r3, [r2, #8]

  /* Enable channel interrupts required for this transfer. */
  switch (ep_type)
 8008f7a:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 8008f7e:	2b03      	cmp	r3, #3
 8008f80:	d87c      	bhi.n	800907c <USB_HC_Init+0x138>
 8008f82:	a201      	add	r2, pc, #4	@ (adr r2, 8008f88 <USB_HC_Init+0x44>)
 8008f84:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008f88:	08008f99 	.word	0x08008f99
 8008f8c:	0800903f 	.word	0x0800903f
 8008f90:	08008f99 	.word	0x08008f99
 8008f94:	08009001 	.word	0x08009001
  {
    case EP_TYPE_CTRL:
    case EP_TYPE_BULK:
      USBx_HC((uint32_t)ch_num)->HCINTMSK = USB_OTG_HCINTMSK_XFRCM  |
 8008f98:	78fb      	ldrb	r3, [r7, #3]
 8008f9a:	015a      	lsls	r2, r3, #5
 8008f9c:	693b      	ldr	r3, [r7, #16]
 8008f9e:	4413      	add	r3, r2
 8008fa0:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8008fa4:	461a      	mov	r2, r3
 8008fa6:	f240 439d 	movw	r3, #1181	@ 0x49d
 8008faa:	60d3      	str	r3, [r2, #12]
                                            USB_OTG_HCINTMSK_TXERRM |
                                            USB_OTG_HCINTMSK_DTERRM |
                                            USB_OTG_HCINTMSK_AHBERR |
                                            USB_OTG_HCINTMSK_NAKM;

      if ((epnum & 0x80U) == 0x80U)
 8008fac:	f997 3002 	ldrsb.w	r3, [r7, #2]
 8008fb0:	2b00      	cmp	r3, #0
 8008fb2:	da10      	bge.n	8008fd6 <USB_HC_Init+0x92>
      {
        USBx_HC((uint32_t)ch_num)->HCINTMSK |= USB_OTG_HCINTMSK_BBERRM;
 8008fb4:	78fb      	ldrb	r3, [r7, #3]
 8008fb6:	015a      	lsls	r2, r3, #5
 8008fb8:	693b      	ldr	r3, [r7, #16]
 8008fba:	4413      	add	r3, r2
 8008fbc:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8008fc0:	68db      	ldr	r3, [r3, #12]
 8008fc2:	78fa      	ldrb	r2, [r7, #3]
 8008fc4:	0151      	lsls	r1, r2, #5
 8008fc6:	693a      	ldr	r2, [r7, #16]
 8008fc8:	440a      	add	r2, r1
 8008fca:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8008fce:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8008fd2:	60d3      	str	r3, [r2, #12]
          USBx_HC((uint32_t)ch_num)->HCINTMSK |= USB_OTG_HCINTMSK_NYET |
                                                 USB_OTG_HCINTMSK_ACKM;
        }
#endif /* defined (USB_OTG_HS) */
      }
      break;
 8008fd4:	e055      	b.n	8009082 <USB_HC_Init+0x13e>
        if (USBx == USB_OTG_HS)
 8008fd6:	687b      	ldr	r3, [r7, #4]
 8008fd8:	4a6f      	ldr	r2, [pc, #444]	@ (8009198 <USB_HC_Init+0x254>)
 8008fda:	4293      	cmp	r3, r2
 8008fdc:	d151      	bne.n	8009082 <USB_HC_Init+0x13e>
          USBx_HC((uint32_t)ch_num)->HCINTMSK |= USB_OTG_HCINTMSK_NYET |
 8008fde:	78fb      	ldrb	r3, [r7, #3]
 8008fe0:	015a      	lsls	r2, r3, #5
 8008fe2:	693b      	ldr	r3, [r7, #16]
 8008fe4:	4413      	add	r3, r2
 8008fe6:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8008fea:	68db      	ldr	r3, [r3, #12]
 8008fec:	78fa      	ldrb	r2, [r7, #3]
 8008fee:	0151      	lsls	r1, r2, #5
 8008ff0:	693a      	ldr	r2, [r7, #16]
 8008ff2:	440a      	add	r2, r1
 8008ff4:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8008ff8:	f043 0360 	orr.w	r3, r3, #96	@ 0x60
 8008ffc:	60d3      	str	r3, [r2, #12]
      break;
 8008ffe:	e040      	b.n	8009082 <USB_HC_Init+0x13e>

    case EP_TYPE_INTR:
      USBx_HC((uint32_t)ch_num)->HCINTMSK = USB_OTG_HCINTMSK_XFRCM  |
 8009000:	78fb      	ldrb	r3, [r7, #3]
 8009002:	015a      	lsls	r2, r3, #5
 8009004:	693b      	ldr	r3, [r7, #16]
 8009006:	4413      	add	r3, r2
 8009008:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800900c:	461a      	mov	r2, r3
 800900e:	f240 639d 	movw	r3, #1693	@ 0x69d
 8009012:	60d3      	str	r3, [r2, #12]
                                            USB_OTG_HCINTMSK_DTERRM |
                                            USB_OTG_HCINTMSK_NAKM   |
                                            USB_OTG_HCINTMSK_AHBERR |
                                            USB_OTG_HCINTMSK_FRMORM;

      if ((epnum & 0x80U) == 0x80U)
 8009014:	f997 3002 	ldrsb.w	r3, [r7, #2]
 8009018:	2b00      	cmp	r3, #0
 800901a:	da34      	bge.n	8009086 <USB_HC_Init+0x142>
      {
        USBx_HC((uint32_t)ch_num)->HCINTMSK |= USB_OTG_HCINTMSK_BBERRM;
 800901c:	78fb      	ldrb	r3, [r7, #3]
 800901e:	015a      	lsls	r2, r3, #5
 8009020:	693b      	ldr	r3, [r7, #16]
 8009022:	4413      	add	r3, r2
 8009024:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8009028:	68db      	ldr	r3, [r3, #12]
 800902a:	78fa      	ldrb	r2, [r7, #3]
 800902c:	0151      	lsls	r1, r2, #5
 800902e:	693a      	ldr	r2, [r7, #16]
 8009030:	440a      	add	r2, r1
 8009032:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8009036:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800903a:	60d3      	str	r3, [r2, #12]
      }

      break;
 800903c:	e023      	b.n	8009086 <USB_HC_Init+0x142>

    case EP_TYPE_ISOC:
      USBx_HC((uint32_t)ch_num)->HCINTMSK = USB_OTG_HCINTMSK_XFRCM  |
 800903e:	78fb      	ldrb	r3, [r7, #3]
 8009040:	015a      	lsls	r2, r3, #5
 8009042:	693b      	ldr	r3, [r7, #16]
 8009044:	4413      	add	r3, r2
 8009046:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800904a:	461a      	mov	r2, r3
 800904c:	f240 2325 	movw	r3, #549	@ 0x225
 8009050:	60d3      	str	r3, [r2, #12]
                                            USB_OTG_HCINTMSK_ACKM   |
                                            USB_OTG_HCINTMSK_AHBERR |
                                            USB_OTG_HCINTMSK_FRMORM;

      if ((epnum & 0x80U) == 0x80U)
 8009052:	f997 3002 	ldrsb.w	r3, [r7, #2]
 8009056:	2b00      	cmp	r3, #0
 8009058:	da17      	bge.n	800908a <USB_HC_Init+0x146>
      {
        USBx_HC((uint32_t)ch_num)->HCINTMSK |= (USB_OTG_HCINTMSK_TXERRM | USB_OTG_HCINTMSK_BBERRM);
 800905a:	78fb      	ldrb	r3, [r7, #3]
 800905c:	015a      	lsls	r2, r3, #5
 800905e:	693b      	ldr	r3, [r7, #16]
 8009060:	4413      	add	r3, r2
 8009062:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8009066:	68db      	ldr	r3, [r3, #12]
 8009068:	78fa      	ldrb	r2, [r7, #3]
 800906a:	0151      	lsls	r1, r2, #5
 800906c:	693a      	ldr	r2, [r7, #16]
 800906e:	440a      	add	r2, r1
 8009070:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8009074:	f443 73c0 	orr.w	r3, r3, #384	@ 0x180
 8009078:	60d3      	str	r3, [r2, #12]
      }
      break;
 800907a:	e006      	b.n	800908a <USB_HC_Init+0x146>

    default:
      ret = HAL_ERROR;
 800907c:	2301      	movs	r3, #1
 800907e:	77fb      	strb	r3, [r7, #31]
      break;
 8009080:	e004      	b.n	800908c <USB_HC_Init+0x148>
      break;
 8009082:	bf00      	nop
 8009084:	e002      	b.n	800908c <USB_HC_Init+0x148>
      break;
 8009086:	bf00      	nop
 8009088:	e000      	b.n	800908c <USB_HC_Init+0x148>
      break;
 800908a:	bf00      	nop
  }

  /* Clear Hub Start Split transaction */
  USBx_HC((uint32_t)ch_num)->HCSPLT = 0U;
 800908c:	78fb      	ldrb	r3, [r7, #3]
 800908e:	015a      	lsls	r2, r3, #5
 8009090:	693b      	ldr	r3, [r7, #16]
 8009092:	4413      	add	r3, r2
 8009094:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8009098:	461a      	mov	r2, r3
 800909a:	2300      	movs	r3, #0
 800909c:	6053      	str	r3, [r2, #4]

  /* Enable host channel Halt interrupt */
  USBx_HC((uint32_t)ch_num)->HCINTMSK |= USB_OTG_HCINTMSK_CHHM;
 800909e:	78fb      	ldrb	r3, [r7, #3]
 80090a0:	015a      	lsls	r2, r3, #5
 80090a2:	693b      	ldr	r3, [r7, #16]
 80090a4:	4413      	add	r3, r2
 80090a6:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80090aa:	68db      	ldr	r3, [r3, #12]
 80090ac:	78fa      	ldrb	r2, [r7, #3]
 80090ae:	0151      	lsls	r1, r2, #5
 80090b0:	693a      	ldr	r2, [r7, #16]
 80090b2:	440a      	add	r2, r1
 80090b4:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 80090b8:	f043 0302 	orr.w	r3, r3, #2
 80090bc:	60d3      	str	r3, [r2, #12]

  /* Enable the top level host channel interrupt. */
  USBx_HOST->HAINTMSK |= 1UL << (ch_num & 0xFU);
 80090be:	693b      	ldr	r3, [r7, #16]
 80090c0:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 80090c4:	699a      	ldr	r2, [r3, #24]
 80090c6:	78fb      	ldrb	r3, [r7, #3]
 80090c8:	f003 030f 	and.w	r3, r3, #15
 80090cc:	2101      	movs	r1, #1
 80090ce:	fa01 f303 	lsl.w	r3, r1, r3
 80090d2:	6939      	ldr	r1, [r7, #16]
 80090d4:	f501 6180 	add.w	r1, r1, #1024	@ 0x400
 80090d8:	4313      	orrs	r3, r2
 80090da:	618b      	str	r3, [r1, #24]

  /* Make sure host channel interrupts are enabled. */
  USBx->GINTMSK |= USB_OTG_GINTMSK_HCIM;
 80090dc:	687b      	ldr	r3, [r7, #4]
 80090de:	699b      	ldr	r3, [r3, #24]
 80090e0:	f043 7200 	orr.w	r2, r3, #33554432	@ 0x2000000
 80090e4:	687b      	ldr	r3, [r7, #4]
 80090e6:	619a      	str	r2, [r3, #24]

  /* Program the HCCHAR register */
  if ((epnum & 0x80U) == 0x80U)
 80090e8:	f997 3002 	ldrsb.w	r3, [r7, #2]
 80090ec:	2b00      	cmp	r3, #0
 80090ee:	da03      	bge.n	80090f8 <USB_HC_Init+0x1b4>
  {
    HCcharEpDir = (0x1U << 15) & USB_OTG_HCCHAR_EPDIR;
 80090f0:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80090f4:	61bb      	str	r3, [r7, #24]
 80090f6:	e001      	b.n	80090fc <USB_HC_Init+0x1b8>
  }
  else
  {
    HCcharEpDir = 0U;
 80090f8:	2300      	movs	r3, #0
 80090fa:	61bb      	str	r3, [r7, #24]
  }

  HostCoreSpeed = USB_GetHostSpeed(USBx);
 80090fc:	6878      	ldr	r0, [r7, #4]
 80090fe:	f7ff fef9 	bl	8008ef4 <USB_GetHostSpeed>
 8009102:	60f8      	str	r0, [r7, #12]

  /* LS device plugged to HUB */
  if ((speed == HPRT0_PRTSPD_LOW_SPEED) && (HostCoreSpeed != HPRT0_PRTSPD_LOW_SPEED))
 8009104:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 8009108:	2b02      	cmp	r3, #2
 800910a:	d106      	bne.n	800911a <USB_HC_Init+0x1d6>
 800910c:	68fb      	ldr	r3, [r7, #12]
 800910e:	2b02      	cmp	r3, #2
 8009110:	d003      	beq.n	800911a <USB_HC_Init+0x1d6>
  {
    HCcharLowSpeed = (0x1U << 17) & USB_OTG_HCCHAR_LSDEV;
 8009112:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8009116:	617b      	str	r3, [r7, #20]
 8009118:	e001      	b.n	800911e <USB_HC_Init+0x1da>
  }
  else
  {
    HCcharLowSpeed = 0U;
 800911a:	2300      	movs	r3, #0
 800911c:	617b      	str	r3, [r7, #20]
  }

  USBx_HC((uint32_t)ch_num)->HCCHAR = (((uint32_t)dev_address << 22) & USB_OTG_HCCHAR_DAD) |
 800911e:	787b      	ldrb	r3, [r7, #1]
 8009120:	059b      	lsls	r3, r3, #22
 8009122:	f003 52fe 	and.w	r2, r3, #532676608	@ 0x1fc00000
                                      ((((uint32_t)epnum & 0x7FU) << 11) & USB_OTG_HCCHAR_EPNUM) |
 8009126:	78bb      	ldrb	r3, [r7, #2]
 8009128:	02db      	lsls	r3, r3, #11
 800912a:	f403 43f0 	and.w	r3, r3, #30720	@ 0x7800
  USBx_HC((uint32_t)ch_num)->HCCHAR = (((uint32_t)dev_address << 22) & USB_OTG_HCCHAR_DAD) |
 800912e:	431a      	orrs	r2, r3
                                      (((uint32_t)ep_type << 18) & USB_OTG_HCCHAR_EPTYP) |
 8009130:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 8009134:	049b      	lsls	r3, r3, #18
 8009136:	f403 2340 	and.w	r3, r3, #786432	@ 0xc0000
                                      ((((uint32_t)epnum & 0x7FU) << 11) & USB_OTG_HCCHAR_EPNUM) |
 800913a:	431a      	orrs	r2, r3
                                      ((uint32_t)mps & USB_OTG_HCCHAR_MPSIZ) |
 800913c:	8e3b      	ldrh	r3, [r7, #48]	@ 0x30
 800913e:	f3c3 030a 	ubfx	r3, r3, #0, #11
                                      (((uint32_t)ep_type << 18) & USB_OTG_HCCHAR_EPTYP) |
 8009142:	431a      	orrs	r2, r3
                                      USB_OTG_HCCHAR_MC_0 | HCcharEpDir | HCcharLowSpeed;
 8009144:	69bb      	ldr	r3, [r7, #24]
 8009146:	431a      	orrs	r2, r3
 8009148:	697b      	ldr	r3, [r7, #20]
 800914a:	4313      	orrs	r3, r2
  USBx_HC((uint32_t)ch_num)->HCCHAR = (((uint32_t)dev_address << 22) & USB_OTG_HCCHAR_DAD) |
 800914c:	78fa      	ldrb	r2, [r7, #3]
 800914e:	0151      	lsls	r1, r2, #5
 8009150:	693a      	ldr	r2, [r7, #16]
 8009152:	440a      	add	r2, r1
 8009154:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
                                      USB_OTG_HCCHAR_MC_0 | HCcharEpDir | HCcharLowSpeed;
 8009158:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
  USBx_HC((uint32_t)ch_num)->HCCHAR = (((uint32_t)dev_address << 22) & USB_OTG_HCCHAR_DAD) |
 800915c:	6013      	str	r3, [r2, #0]

  if ((ep_type == EP_TYPE_INTR) || (ep_type == EP_TYPE_ISOC))
 800915e:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 8009162:	2b03      	cmp	r3, #3
 8009164:	d003      	beq.n	800916e <USB_HC_Init+0x22a>
 8009166:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 800916a:	2b01      	cmp	r3, #1
 800916c:	d10f      	bne.n	800918e <USB_HC_Init+0x24a>
  {
    USBx_HC((uint32_t)ch_num)->HCCHAR |= USB_OTG_HCCHAR_ODDFRM;
 800916e:	78fb      	ldrb	r3, [r7, #3]
 8009170:	015a      	lsls	r2, r3, #5
 8009172:	693b      	ldr	r3, [r7, #16]
 8009174:	4413      	add	r3, r2
 8009176:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800917a:	681b      	ldr	r3, [r3, #0]
 800917c:	78fa      	ldrb	r2, [r7, #3]
 800917e:	0151      	lsls	r1, r2, #5
 8009180:	693a      	ldr	r2, [r7, #16]
 8009182:	440a      	add	r2, r1
 8009184:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8009188:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 800918c:	6013      	str	r3, [r2, #0]
  }

  return ret;
 800918e:	7ffb      	ldrb	r3, [r7, #31]
}
 8009190:	4618      	mov	r0, r3
 8009192:	3720      	adds	r7, #32
 8009194:	46bd      	mov	sp, r7
 8009196:	bd80      	pop	{r7, pc}
 8009198:	40040000 	.word	0x40040000

0800919c <USB_HC_StartXfer>:
  *           0 : DMA feature not used
  *           1 : DMA feature used
  * @retval HAL state
  */
HAL_StatusTypeDef USB_HC_StartXfer(USB_OTG_GlobalTypeDef *USBx, USB_OTG_HCTypeDef *hc, uint8_t dma)
{
 800919c:	b580      	push	{r7, lr}
 800919e:	b08c      	sub	sp, #48	@ 0x30
 80091a0:	af02      	add	r7, sp, #8
 80091a2:	60f8      	str	r0, [r7, #12]
 80091a4:	60b9      	str	r1, [r7, #8]
 80091a6:	4613      	mov	r3, r2
 80091a8:	71fb      	strb	r3, [r7, #7]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80091aa:	68fb      	ldr	r3, [r7, #12]
 80091ac:	623b      	str	r3, [r7, #32]
  uint32_t ch_num = (uint32_t)hc->ch_num;
 80091ae:	68bb      	ldr	r3, [r7, #8]
 80091b0:	785b      	ldrb	r3, [r3, #1]
 80091b2:	61fb      	str	r3, [r7, #28]
  __IO uint32_t tmpreg;
  uint8_t  is_oddframe;
  uint16_t len_words;
  uint16_t num_packets;
  uint16_t max_hc_pkt_count = HC_MAX_PKT_CNT;
 80091b4:	f44f 7380 	mov.w	r3, #256	@ 0x100
 80091b8:	837b      	strh	r3, [r7, #26]

#if defined (USB_OTG_HS)
  if (USBx == USB_OTG_HS)
 80091ba:	68fb      	ldr	r3, [r7, #12]
 80091bc:	4a5d      	ldr	r2, [pc, #372]	@ (8009334 <USB_HC_StartXfer+0x198>)
 80091be:	4293      	cmp	r3, r2
 80091c0:	d12f      	bne.n	8009222 <USB_HC_StartXfer+0x86>
  {
    /* in DMA mode host Core automatically issues ping in case of NYET/NAK */
    if (dma == 1U)
 80091c2:	79fb      	ldrb	r3, [r7, #7]
 80091c4:	2b01      	cmp	r3, #1
 80091c6:	d11c      	bne.n	8009202 <USB_HC_StartXfer+0x66>
    {
      if (((hc->ep_type == EP_TYPE_CTRL) || (hc->ep_type == EP_TYPE_BULK)) && (hc->do_ssplit == 0U))
 80091c8:	68bb      	ldr	r3, [r7, #8]
 80091ca:	7c9b      	ldrb	r3, [r3, #18]
 80091cc:	2b00      	cmp	r3, #0
 80091ce:	d003      	beq.n	80091d8 <USB_HC_StartXfer+0x3c>
 80091d0:	68bb      	ldr	r3, [r7, #8]
 80091d2:	7c9b      	ldrb	r3, [r3, #18]
 80091d4:	2b02      	cmp	r3, #2
 80091d6:	d124      	bne.n	8009222 <USB_HC_StartXfer+0x86>
 80091d8:	68bb      	ldr	r3, [r7, #8]
 80091da:	799b      	ldrb	r3, [r3, #6]
 80091dc:	2b00      	cmp	r3, #0
 80091de:	d120      	bne.n	8009222 <USB_HC_StartXfer+0x86>
      {

        USBx_HC((uint32_t)ch_num)->HCINTMSK &= ~(USB_OTG_HCINTMSK_NYET |
 80091e0:	69fb      	ldr	r3, [r7, #28]
 80091e2:	015a      	lsls	r2, r3, #5
 80091e4:	6a3b      	ldr	r3, [r7, #32]
 80091e6:	4413      	add	r3, r2
 80091e8:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80091ec:	68db      	ldr	r3, [r3, #12]
 80091ee:	69fa      	ldr	r2, [r7, #28]
 80091f0:	0151      	lsls	r1, r2, #5
 80091f2:	6a3a      	ldr	r2, [r7, #32]
 80091f4:	440a      	add	r2, r1
 80091f6:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 80091fa:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80091fe:	60d3      	str	r3, [r2, #12]
 8009200:	e00f      	b.n	8009222 <USB_HC_StartXfer+0x86>
                                                 USB_OTG_HCINTMSK_NAKM);
      }
    }
    else
    {
      if ((hc->speed == USBH_HS_SPEED) && (hc->do_ping == 1U))
 8009202:	68bb      	ldr	r3, [r7, #8]
 8009204:	791b      	ldrb	r3, [r3, #4]
 8009206:	2b00      	cmp	r3, #0
 8009208:	d10b      	bne.n	8009222 <USB_HC_StartXfer+0x86>
 800920a:	68bb      	ldr	r3, [r7, #8]
 800920c:	795b      	ldrb	r3, [r3, #5]
 800920e:	2b01      	cmp	r3, #1
 8009210:	d107      	bne.n	8009222 <USB_HC_StartXfer+0x86>
      {
        (void)USB_DoPing(USBx, hc->ch_num);
 8009212:	68bb      	ldr	r3, [r7, #8]
 8009214:	785b      	ldrb	r3, [r3, #1]
 8009216:	4619      	mov	r1, r3
 8009218:	68f8      	ldr	r0, [r7, #12]
 800921a:	f000 fb6b 	bl	80098f4 <USB_DoPing>
        return HAL_OK;
 800921e:	2300      	movs	r3, #0
 8009220:	e232      	b.n	8009688 <USB_HC_StartXfer+0x4ec>
      }
    }
  }
#endif /* defined (USB_OTG_HS) */

  if (hc->do_ssplit == 1U)
 8009222:	68bb      	ldr	r3, [r7, #8]
 8009224:	799b      	ldrb	r3, [r3, #6]
 8009226:	2b01      	cmp	r3, #1
 8009228:	d158      	bne.n	80092dc <USB_HC_StartXfer+0x140>
  {
    /* Set number of packet to 1 for Split transaction */
    num_packets = 1U;
 800922a:	2301      	movs	r3, #1
 800922c:	84fb      	strh	r3, [r7, #38]	@ 0x26

    if (hc->ep_is_in != 0U)
 800922e:	68bb      	ldr	r3, [r7, #8]
 8009230:	78db      	ldrb	r3, [r3, #3]
 8009232:	2b00      	cmp	r3, #0
 8009234:	d007      	beq.n	8009246 <USB_HC_StartXfer+0xaa>
    {
      hc->XferSize = (uint32_t)num_packets * hc->max_packet;
 8009236:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 8009238:	68ba      	ldr	r2, [r7, #8]
 800923a:	8a92      	ldrh	r2, [r2, #20]
 800923c:	fb03 f202 	mul.w	r2, r3, r2
 8009240:	68bb      	ldr	r3, [r7, #8]
 8009242:	61da      	str	r2, [r3, #28]
 8009244:	e07c      	b.n	8009340 <USB_HC_StartXfer+0x1a4>
    }
    else
    {
      if (hc->ep_type == EP_TYPE_ISOC)
 8009246:	68bb      	ldr	r3, [r7, #8]
 8009248:	7c9b      	ldrb	r3, [r3, #18]
 800924a:	2b01      	cmp	r3, #1
 800924c:	d130      	bne.n	80092b0 <USB_HC_StartXfer+0x114>
      {
        if (hc->xfer_len > ISO_SPLT_MPS)
 800924e:	68bb      	ldr	r3, [r7, #8]
 8009250:	6a1b      	ldr	r3, [r3, #32]
 8009252:	2bbc      	cmp	r3, #188	@ 0xbc
 8009254:	d918      	bls.n	8009288 <USB_HC_StartXfer+0xec>
        {
          /* Isochrone Max Packet Size for Split mode */
          hc->XferSize = hc->max_packet;
 8009256:	68bb      	ldr	r3, [r7, #8]
 8009258:	8a9b      	ldrh	r3, [r3, #20]
 800925a:	461a      	mov	r2, r3
 800925c:	68bb      	ldr	r3, [r7, #8]
 800925e:	61da      	str	r2, [r3, #28]
          hc->xfer_len = hc->XferSize;
 8009260:	68bb      	ldr	r3, [r7, #8]
 8009262:	69da      	ldr	r2, [r3, #28]
 8009264:	68bb      	ldr	r3, [r7, #8]
 8009266:	621a      	str	r2, [r3, #32]

          if ((hc->iso_splt_xactPos == HCSPLT_BEGIN) || (hc->iso_splt_xactPos == HCSPLT_MIDDLE))
 8009268:	68bb      	ldr	r3, [r7, #8]
 800926a:	68db      	ldr	r3, [r3, #12]
 800926c:	2b01      	cmp	r3, #1
 800926e:	d003      	beq.n	8009278 <USB_HC_StartXfer+0xdc>
 8009270:	68bb      	ldr	r3, [r7, #8]
 8009272:	68db      	ldr	r3, [r3, #12]
 8009274:	2b02      	cmp	r3, #2
 8009276:	d103      	bne.n	8009280 <USB_HC_StartXfer+0xe4>
          {
            hc->iso_splt_xactPos = HCSPLT_MIDDLE;
 8009278:	68bb      	ldr	r3, [r7, #8]
 800927a:	2202      	movs	r2, #2
 800927c:	60da      	str	r2, [r3, #12]
 800927e:	e05f      	b.n	8009340 <USB_HC_StartXfer+0x1a4>
          }
          else
          {
            hc->iso_splt_xactPos = HCSPLT_BEGIN;
 8009280:	68bb      	ldr	r3, [r7, #8]
 8009282:	2201      	movs	r2, #1
 8009284:	60da      	str	r2, [r3, #12]
 8009286:	e05b      	b.n	8009340 <USB_HC_StartXfer+0x1a4>
          }
        }
        else
        {
          hc->XferSize = hc->xfer_len;
 8009288:	68bb      	ldr	r3, [r7, #8]
 800928a:	6a1a      	ldr	r2, [r3, #32]
 800928c:	68bb      	ldr	r3, [r7, #8]
 800928e:	61da      	str	r2, [r3, #28]

          if ((hc->iso_splt_xactPos != HCSPLT_BEGIN) && (hc->iso_splt_xactPos != HCSPLT_MIDDLE))
 8009290:	68bb      	ldr	r3, [r7, #8]
 8009292:	68db      	ldr	r3, [r3, #12]
 8009294:	2b01      	cmp	r3, #1
 8009296:	d007      	beq.n	80092a8 <USB_HC_StartXfer+0x10c>
 8009298:	68bb      	ldr	r3, [r7, #8]
 800929a:	68db      	ldr	r3, [r3, #12]
 800929c:	2b02      	cmp	r3, #2
 800929e:	d003      	beq.n	80092a8 <USB_HC_StartXfer+0x10c>
          {
            hc->iso_splt_xactPos = HCSPLT_FULL;
 80092a0:	68bb      	ldr	r3, [r7, #8]
 80092a2:	2204      	movs	r2, #4
 80092a4:	60da      	str	r2, [r3, #12]
 80092a6:	e04b      	b.n	8009340 <USB_HC_StartXfer+0x1a4>
          }
          else
          {
            hc->iso_splt_xactPos = HCSPLT_END;
 80092a8:	68bb      	ldr	r3, [r7, #8]
 80092aa:	2203      	movs	r2, #3
 80092ac:	60da      	str	r2, [r3, #12]
 80092ae:	e047      	b.n	8009340 <USB_HC_StartXfer+0x1a4>
          }
        }
      }
      else
      {
        if ((dma == 1U) && (hc->xfer_len > hc->max_packet))
 80092b0:	79fb      	ldrb	r3, [r7, #7]
 80092b2:	2b01      	cmp	r3, #1
 80092b4:	d10d      	bne.n	80092d2 <USB_HC_StartXfer+0x136>
 80092b6:	68bb      	ldr	r3, [r7, #8]
 80092b8:	6a1b      	ldr	r3, [r3, #32]
 80092ba:	68ba      	ldr	r2, [r7, #8]
 80092bc:	8a92      	ldrh	r2, [r2, #20]
 80092be:	4293      	cmp	r3, r2
 80092c0:	d907      	bls.n	80092d2 <USB_HC_StartXfer+0x136>
        {
          hc->XferSize = (uint32_t)num_packets * hc->max_packet;
 80092c2:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 80092c4:	68ba      	ldr	r2, [r7, #8]
 80092c6:	8a92      	ldrh	r2, [r2, #20]
 80092c8:	fb03 f202 	mul.w	r2, r3, r2
 80092cc:	68bb      	ldr	r3, [r7, #8]
 80092ce:	61da      	str	r2, [r3, #28]
 80092d0:	e036      	b.n	8009340 <USB_HC_StartXfer+0x1a4>
        }
        else
        {
          hc->XferSize = hc->xfer_len;
 80092d2:	68bb      	ldr	r3, [r7, #8]
 80092d4:	6a1a      	ldr	r2, [r3, #32]
 80092d6:	68bb      	ldr	r3, [r7, #8]
 80092d8:	61da      	str	r2, [r3, #28]
 80092da:	e031      	b.n	8009340 <USB_HC_StartXfer+0x1a4>
    }
  }
  else
  {
    /* Compute the expected number of packets associated to the transfer */
    if (hc->xfer_len > 0U)
 80092dc:	68bb      	ldr	r3, [r7, #8]
 80092de:	6a1b      	ldr	r3, [r3, #32]
 80092e0:	2b00      	cmp	r3, #0
 80092e2:	d018      	beq.n	8009316 <USB_HC_StartXfer+0x17a>
    {
      num_packets = (uint16_t)((hc->xfer_len + hc->max_packet - 1U) / hc->max_packet);
 80092e4:	68bb      	ldr	r3, [r7, #8]
 80092e6:	6a1b      	ldr	r3, [r3, #32]
 80092e8:	68ba      	ldr	r2, [r7, #8]
 80092ea:	8a92      	ldrh	r2, [r2, #20]
 80092ec:	4413      	add	r3, r2
 80092ee:	3b01      	subs	r3, #1
 80092f0:	68ba      	ldr	r2, [r7, #8]
 80092f2:	8a92      	ldrh	r2, [r2, #20]
 80092f4:	fbb3 f3f2 	udiv	r3, r3, r2
 80092f8:	84fb      	strh	r3, [r7, #38]	@ 0x26

      if (num_packets > max_hc_pkt_count)
 80092fa:	8cfa      	ldrh	r2, [r7, #38]	@ 0x26
 80092fc:	8b7b      	ldrh	r3, [r7, #26]
 80092fe:	429a      	cmp	r2, r3
 8009300:	d90b      	bls.n	800931a <USB_HC_StartXfer+0x17e>
      {
        num_packets = max_hc_pkt_count;
 8009302:	8b7b      	ldrh	r3, [r7, #26]
 8009304:	84fb      	strh	r3, [r7, #38]	@ 0x26
        hc->XferSize = (uint32_t)num_packets * hc->max_packet;
 8009306:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 8009308:	68ba      	ldr	r2, [r7, #8]
 800930a:	8a92      	ldrh	r2, [r2, #20]
 800930c:	fb03 f202 	mul.w	r2, r3, r2
 8009310:	68bb      	ldr	r3, [r7, #8]
 8009312:	61da      	str	r2, [r3, #28]
 8009314:	e001      	b.n	800931a <USB_HC_StartXfer+0x17e>
      }
    }
    else
    {
      num_packets = 1U;
 8009316:	2301      	movs	r3, #1
 8009318:	84fb      	strh	r3, [r7, #38]	@ 0x26

    /*
    * For IN channel HCTSIZ.XferSize is expected to be an integer multiple of
    * max_packet size.
    */
    if (hc->ep_is_in != 0U)
 800931a:	68bb      	ldr	r3, [r7, #8]
 800931c:	78db      	ldrb	r3, [r3, #3]
 800931e:	2b00      	cmp	r3, #0
 8009320:	d00a      	beq.n	8009338 <USB_HC_StartXfer+0x19c>
    {
      hc->XferSize = (uint32_t)num_packets * hc->max_packet;
 8009322:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 8009324:	68ba      	ldr	r2, [r7, #8]
 8009326:	8a92      	ldrh	r2, [r2, #20]
 8009328:	fb03 f202 	mul.w	r2, r3, r2
 800932c:	68bb      	ldr	r3, [r7, #8]
 800932e:	61da      	str	r2, [r3, #28]
 8009330:	e006      	b.n	8009340 <USB_HC_StartXfer+0x1a4>
 8009332:	bf00      	nop
 8009334:	40040000 	.word	0x40040000
    }
    else
    {
      hc->XferSize = hc->xfer_len;
 8009338:	68bb      	ldr	r3, [r7, #8]
 800933a:	6a1a      	ldr	r2, [r3, #32]
 800933c:	68bb      	ldr	r3, [r7, #8]
 800933e:	61da      	str	r2, [r3, #28]
    }
  }

  /* Initialize the HCTSIZn register */
  USBx_HC(ch_num)->HCTSIZ = (hc->XferSize & USB_OTG_HCTSIZ_XFRSIZ) |
 8009340:	68bb      	ldr	r3, [r7, #8]
 8009342:	69db      	ldr	r3, [r3, #28]
 8009344:	f3c3 0212 	ubfx	r2, r3, #0, #19
                            (((uint32_t)num_packets << 19) & USB_OTG_HCTSIZ_PKTCNT) |
 8009348:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 800934a:	04d9      	lsls	r1, r3, #19
 800934c:	4ba3      	ldr	r3, [pc, #652]	@ (80095dc <USB_HC_StartXfer+0x440>)
 800934e:	400b      	ands	r3, r1
  USBx_HC(ch_num)->HCTSIZ = (hc->XferSize & USB_OTG_HCTSIZ_XFRSIZ) |
 8009350:	431a      	orrs	r2, r3
                            (((uint32_t)hc->data_pid << 29) & USB_OTG_HCTSIZ_DPID);
 8009352:	68bb      	ldr	r3, [r7, #8]
 8009354:	7d9b      	ldrb	r3, [r3, #22]
 8009356:	075b      	lsls	r3, r3, #29
 8009358:	f003 43c0 	and.w	r3, r3, #1610612736	@ 0x60000000
  USBx_HC(ch_num)->HCTSIZ = (hc->XferSize & USB_OTG_HCTSIZ_XFRSIZ) |
 800935c:	69f9      	ldr	r1, [r7, #28]
 800935e:	0148      	lsls	r0, r1, #5
 8009360:	6a39      	ldr	r1, [r7, #32]
 8009362:	4401      	add	r1, r0
 8009364:	f501 61a0 	add.w	r1, r1, #1280	@ 0x500
                            (((uint32_t)num_packets << 19) & USB_OTG_HCTSIZ_PKTCNT) |
 8009368:	4313      	orrs	r3, r2
  USBx_HC(ch_num)->HCTSIZ = (hc->XferSize & USB_OTG_HCTSIZ_XFRSIZ) |
 800936a:	610b      	str	r3, [r1, #16]

  if (dma != 0U)
 800936c:	79fb      	ldrb	r3, [r7, #7]
 800936e:	2b00      	cmp	r3, #0
 8009370:	d009      	beq.n	8009386 <USB_HC_StartXfer+0x1ea>
  {
    /* xfer_buff MUST be 32-bits aligned */
    USBx_HC(ch_num)->HCDMA = (uint32_t)hc->xfer_buff;
 8009372:	68bb      	ldr	r3, [r7, #8]
 8009374:	6999      	ldr	r1, [r3, #24]
 8009376:	69fb      	ldr	r3, [r7, #28]
 8009378:	015a      	lsls	r2, r3, #5
 800937a:	6a3b      	ldr	r3, [r7, #32]
 800937c:	4413      	add	r3, r2
 800937e:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8009382:	460a      	mov	r2, r1
 8009384:	615a      	str	r2, [r3, #20]
  }

  is_oddframe = (((uint32_t)USBx_HOST->HFNUM & 0x01U) != 0U) ? 0U : 1U;
 8009386:	6a3b      	ldr	r3, [r7, #32]
 8009388:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 800938c:	689b      	ldr	r3, [r3, #8]
 800938e:	f003 0301 	and.w	r3, r3, #1
 8009392:	2b00      	cmp	r3, #0
 8009394:	bf0c      	ite	eq
 8009396:	2301      	moveq	r3, #1
 8009398:	2300      	movne	r3, #0
 800939a:	b2db      	uxtb	r3, r3
 800939c:	767b      	strb	r3, [r7, #25]
  USBx_HC(ch_num)->HCCHAR &= ~USB_OTG_HCCHAR_ODDFRM;
 800939e:	69fb      	ldr	r3, [r7, #28]
 80093a0:	015a      	lsls	r2, r3, #5
 80093a2:	6a3b      	ldr	r3, [r7, #32]
 80093a4:	4413      	add	r3, r2
 80093a6:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80093aa:	681b      	ldr	r3, [r3, #0]
 80093ac:	69fa      	ldr	r2, [r7, #28]
 80093ae:	0151      	lsls	r1, r2, #5
 80093b0:	6a3a      	ldr	r2, [r7, #32]
 80093b2:	440a      	add	r2, r1
 80093b4:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 80093b8:	f023 5300 	bic.w	r3, r3, #536870912	@ 0x20000000
 80093bc:	6013      	str	r3, [r2, #0]
  USBx_HC(ch_num)->HCCHAR |= (uint32_t)is_oddframe << 29;
 80093be:	69fb      	ldr	r3, [r7, #28]
 80093c0:	015a      	lsls	r2, r3, #5
 80093c2:	6a3b      	ldr	r3, [r7, #32]
 80093c4:	4413      	add	r3, r2
 80093c6:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80093ca:	681a      	ldr	r2, [r3, #0]
 80093cc:	7e7b      	ldrb	r3, [r7, #25]
 80093ce:	075b      	lsls	r3, r3, #29
 80093d0:	69f9      	ldr	r1, [r7, #28]
 80093d2:	0148      	lsls	r0, r1, #5
 80093d4:	6a39      	ldr	r1, [r7, #32]
 80093d6:	4401      	add	r1, r0
 80093d8:	f501 61a0 	add.w	r1, r1, #1280	@ 0x500
 80093dc:	4313      	orrs	r3, r2
 80093de:	600b      	str	r3, [r1, #0]

  if (hc->do_ssplit == 1U)
 80093e0:	68bb      	ldr	r3, [r7, #8]
 80093e2:	799b      	ldrb	r3, [r3, #6]
 80093e4:	2b01      	cmp	r3, #1
 80093e6:	f040 80c3 	bne.w	8009570 <USB_HC_StartXfer+0x3d4>
  {
    /* Set Hub start Split transaction */
    USBx_HC((uint32_t)ch_num)->HCSPLT = ((uint32_t)hc->hub_addr << USB_OTG_HCSPLT_HUBADDR_Pos) |
 80093ea:	68bb      	ldr	r3, [r7, #8]
 80093ec:	7c5b      	ldrb	r3, [r3, #17]
 80093ee:	01db      	lsls	r3, r3, #7
                                        (uint32_t)hc->hub_port_nbr | USB_OTG_HCSPLT_SPLITEN;
 80093f0:	68ba      	ldr	r2, [r7, #8]
 80093f2:	7c12      	ldrb	r2, [r2, #16]
    USBx_HC((uint32_t)ch_num)->HCSPLT = ((uint32_t)hc->hub_addr << USB_OTG_HCSPLT_HUBADDR_Pos) |
 80093f4:	4313      	orrs	r3, r2
 80093f6:	69fa      	ldr	r2, [r7, #28]
 80093f8:	0151      	lsls	r1, r2, #5
 80093fa:	6a3a      	ldr	r2, [r7, #32]
 80093fc:	440a      	add	r2, r1
 80093fe:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
                                        (uint32_t)hc->hub_port_nbr | USB_OTG_HCSPLT_SPLITEN;
 8009402:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
    USBx_HC((uint32_t)ch_num)->HCSPLT = ((uint32_t)hc->hub_addr << USB_OTG_HCSPLT_HUBADDR_Pos) |
 8009406:	6053      	str	r3, [r2, #4]

    /* unmask ack & nyet for IN/OUT transactions */
    USBx_HC((uint32_t)ch_num)->HCINTMSK |= (USB_OTG_HCINTMSK_ACKM |
 8009408:	69fb      	ldr	r3, [r7, #28]
 800940a:	015a      	lsls	r2, r3, #5
 800940c:	6a3b      	ldr	r3, [r7, #32]
 800940e:	4413      	add	r3, r2
 8009410:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8009414:	68db      	ldr	r3, [r3, #12]
 8009416:	69fa      	ldr	r2, [r7, #28]
 8009418:	0151      	lsls	r1, r2, #5
 800941a:	6a3a      	ldr	r2, [r7, #32]
 800941c:	440a      	add	r2, r1
 800941e:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8009422:	f043 0360 	orr.w	r3, r3, #96	@ 0x60
 8009426:	60d3      	str	r3, [r2, #12]
                                            USB_OTG_HCINTMSK_NYET);

    if ((hc->do_csplit == 1U) && (hc->ep_is_in == 0U))
 8009428:	68bb      	ldr	r3, [r7, #8]
 800942a:	79db      	ldrb	r3, [r3, #7]
 800942c:	2b01      	cmp	r3, #1
 800942e:	d123      	bne.n	8009478 <USB_HC_StartXfer+0x2dc>
 8009430:	68bb      	ldr	r3, [r7, #8]
 8009432:	78db      	ldrb	r3, [r3, #3]
 8009434:	2b00      	cmp	r3, #0
 8009436:	d11f      	bne.n	8009478 <USB_HC_StartXfer+0x2dc>
    {
      USBx_HC((uint32_t)ch_num)->HCSPLT |= USB_OTG_HCSPLT_COMPLSPLT;
 8009438:	69fb      	ldr	r3, [r7, #28]
 800943a:	015a      	lsls	r2, r3, #5
 800943c:	6a3b      	ldr	r3, [r7, #32]
 800943e:	4413      	add	r3, r2
 8009440:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8009444:	685b      	ldr	r3, [r3, #4]
 8009446:	69fa      	ldr	r2, [r7, #28]
 8009448:	0151      	lsls	r1, r2, #5
 800944a:	6a3a      	ldr	r2, [r7, #32]
 800944c:	440a      	add	r2, r1
 800944e:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8009452:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8009456:	6053      	str	r3, [r2, #4]
      USBx_HC((uint32_t)ch_num)->HCINTMSK |= USB_OTG_HCINTMSK_NYET;
 8009458:	69fb      	ldr	r3, [r7, #28]
 800945a:	015a      	lsls	r2, r3, #5
 800945c:	6a3b      	ldr	r3, [r7, #32]
 800945e:	4413      	add	r3, r2
 8009460:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8009464:	68db      	ldr	r3, [r3, #12]
 8009466:	69fa      	ldr	r2, [r7, #28]
 8009468:	0151      	lsls	r1, r2, #5
 800946a:	6a3a      	ldr	r2, [r7, #32]
 800946c:	440a      	add	r2, r1
 800946e:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8009472:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8009476:	60d3      	str	r3, [r2, #12]
    }

    if (((hc->ep_type == EP_TYPE_ISOC) || (hc->ep_type == EP_TYPE_INTR)) &&
 8009478:	68bb      	ldr	r3, [r7, #8]
 800947a:	7c9b      	ldrb	r3, [r3, #18]
 800947c:	2b01      	cmp	r3, #1
 800947e:	d003      	beq.n	8009488 <USB_HC_StartXfer+0x2ec>
 8009480:	68bb      	ldr	r3, [r7, #8]
 8009482:	7c9b      	ldrb	r3, [r3, #18]
 8009484:	2b03      	cmp	r3, #3
 8009486:	d117      	bne.n	80094b8 <USB_HC_StartXfer+0x31c>
        (hc->do_csplit == 1U) && (hc->ep_is_in == 1U))
 8009488:	68bb      	ldr	r3, [r7, #8]
 800948a:	79db      	ldrb	r3, [r3, #7]
    if (((hc->ep_type == EP_TYPE_ISOC) || (hc->ep_type == EP_TYPE_INTR)) &&
 800948c:	2b01      	cmp	r3, #1
 800948e:	d113      	bne.n	80094b8 <USB_HC_StartXfer+0x31c>
        (hc->do_csplit == 1U) && (hc->ep_is_in == 1U))
 8009490:	68bb      	ldr	r3, [r7, #8]
 8009492:	78db      	ldrb	r3, [r3, #3]
 8009494:	2b01      	cmp	r3, #1
 8009496:	d10f      	bne.n	80094b8 <USB_HC_StartXfer+0x31c>
    {
      USBx_HC((uint32_t)ch_num)->HCSPLT |= USB_OTG_HCSPLT_COMPLSPLT;
 8009498:	69fb      	ldr	r3, [r7, #28]
 800949a:	015a      	lsls	r2, r3, #5
 800949c:	6a3b      	ldr	r3, [r7, #32]
 800949e:	4413      	add	r3, r2
 80094a0:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80094a4:	685b      	ldr	r3, [r3, #4]
 80094a6:	69fa      	ldr	r2, [r7, #28]
 80094a8:	0151      	lsls	r1, r2, #5
 80094aa:	6a3a      	ldr	r2, [r7, #32]
 80094ac:	440a      	add	r2, r1
 80094ae:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 80094b2:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80094b6:	6053      	str	r3, [r2, #4]
    }

    /* Position management for iso out transaction on split mode */
    if ((hc->ep_type == EP_TYPE_ISOC) && (hc->ep_is_in == 0U))
 80094b8:	68bb      	ldr	r3, [r7, #8]
 80094ba:	7c9b      	ldrb	r3, [r3, #18]
 80094bc:	2b01      	cmp	r3, #1
 80094be:	d162      	bne.n	8009586 <USB_HC_StartXfer+0x3ea>
 80094c0:	68bb      	ldr	r3, [r7, #8]
 80094c2:	78db      	ldrb	r3, [r3, #3]
 80094c4:	2b00      	cmp	r3, #0
 80094c6:	d15e      	bne.n	8009586 <USB_HC_StartXfer+0x3ea>
    {
      /* Set data payload position */
      switch (hc->iso_splt_xactPos)
 80094c8:	68bb      	ldr	r3, [r7, #8]
 80094ca:	68db      	ldr	r3, [r3, #12]
 80094cc:	3b01      	subs	r3, #1
 80094ce:	2b03      	cmp	r3, #3
 80094d0:	d858      	bhi.n	8009584 <USB_HC_StartXfer+0x3e8>
 80094d2:	a201      	add	r2, pc, #4	@ (adr r2, 80094d8 <USB_HC_StartXfer+0x33c>)
 80094d4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80094d8:	080094e9 	.word	0x080094e9
 80094dc:	0800950b 	.word	0x0800950b
 80094e0:	0800952d 	.word	0x0800952d
 80094e4:	0800954f 	.word	0x0800954f
      {
        case HCSPLT_BEGIN:
          /* First data payload for OUT Transaction */
          USBx_HC((uint32_t)ch_num)->HCSPLT |= USB_OTG_HCSPLT_XACTPOS_1;
 80094e8:	69fb      	ldr	r3, [r7, #28]
 80094ea:	015a      	lsls	r2, r3, #5
 80094ec:	6a3b      	ldr	r3, [r7, #32]
 80094ee:	4413      	add	r3, r2
 80094f0:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80094f4:	685b      	ldr	r3, [r3, #4]
 80094f6:	69fa      	ldr	r2, [r7, #28]
 80094f8:	0151      	lsls	r1, r2, #5
 80094fa:	6a3a      	ldr	r2, [r7, #32]
 80094fc:	440a      	add	r2, r1
 80094fe:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8009502:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8009506:	6053      	str	r3, [r2, #4]
          break;
 8009508:	e03d      	b.n	8009586 <USB_HC_StartXfer+0x3ea>

        case HCSPLT_MIDDLE:
          /* Middle data payload for OUT Transaction */
          USBx_HC((uint32_t)ch_num)->HCSPLT |= USB_OTG_HCSPLT_XACTPOS_Pos;
 800950a:	69fb      	ldr	r3, [r7, #28]
 800950c:	015a      	lsls	r2, r3, #5
 800950e:	6a3b      	ldr	r3, [r7, #32]
 8009510:	4413      	add	r3, r2
 8009512:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8009516:	685b      	ldr	r3, [r3, #4]
 8009518:	69fa      	ldr	r2, [r7, #28]
 800951a:	0151      	lsls	r1, r2, #5
 800951c:	6a3a      	ldr	r2, [r7, #32]
 800951e:	440a      	add	r2, r1
 8009520:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8009524:	f043 030e 	orr.w	r3, r3, #14
 8009528:	6053      	str	r3, [r2, #4]
          break;
 800952a:	e02c      	b.n	8009586 <USB_HC_StartXfer+0x3ea>

        case HCSPLT_END:
          /* End data payload for OUT Transaction */
          USBx_HC((uint32_t)ch_num)->HCSPLT |= USB_OTG_HCSPLT_XACTPOS_0;
 800952c:	69fb      	ldr	r3, [r7, #28]
 800952e:	015a      	lsls	r2, r3, #5
 8009530:	6a3b      	ldr	r3, [r7, #32]
 8009532:	4413      	add	r3, r2
 8009534:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8009538:	685b      	ldr	r3, [r3, #4]
 800953a:	69fa      	ldr	r2, [r7, #28]
 800953c:	0151      	lsls	r1, r2, #5
 800953e:	6a3a      	ldr	r2, [r7, #32]
 8009540:	440a      	add	r2, r1
 8009542:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8009546:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 800954a:	6053      	str	r3, [r2, #4]
          break;
 800954c:	e01b      	b.n	8009586 <USB_HC_StartXfer+0x3ea>

        case HCSPLT_FULL:
          /* Entire data payload for OUT Transaction */
          USBx_HC((uint32_t)ch_num)->HCSPLT |= USB_OTG_HCSPLT_XACTPOS;
 800954e:	69fb      	ldr	r3, [r7, #28]
 8009550:	015a      	lsls	r2, r3, #5
 8009552:	6a3b      	ldr	r3, [r7, #32]
 8009554:	4413      	add	r3, r2
 8009556:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800955a:	685b      	ldr	r3, [r3, #4]
 800955c:	69fa      	ldr	r2, [r7, #28]
 800955e:	0151      	lsls	r1, r2, #5
 8009560:	6a3a      	ldr	r2, [r7, #32]
 8009562:	440a      	add	r2, r1
 8009564:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8009568:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 800956c:	6053      	str	r3, [r2, #4]
          break;
 800956e:	e00a      	b.n	8009586 <USB_HC_StartXfer+0x3ea>
    }
  }
  else
  {
    /* Clear Hub Start Split transaction */
    USBx_HC((uint32_t)ch_num)->HCSPLT = 0U;
 8009570:	69fb      	ldr	r3, [r7, #28]
 8009572:	015a      	lsls	r2, r3, #5
 8009574:	6a3b      	ldr	r3, [r7, #32]
 8009576:	4413      	add	r3, r2
 8009578:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800957c:	461a      	mov	r2, r3
 800957e:	2300      	movs	r3, #0
 8009580:	6053      	str	r3, [r2, #4]
 8009582:	e000      	b.n	8009586 <USB_HC_StartXfer+0x3ea>
          break;
 8009584:	bf00      	nop
  }

  /* Set host channel enable */
  tmpreg = USBx_HC(ch_num)->HCCHAR;
 8009586:	69fb      	ldr	r3, [r7, #28]
 8009588:	015a      	lsls	r2, r3, #5
 800958a:	6a3b      	ldr	r3, [r7, #32]
 800958c:	4413      	add	r3, r2
 800958e:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8009592:	681b      	ldr	r3, [r3, #0]
 8009594:	613b      	str	r3, [r7, #16]
  tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 8009596:	693b      	ldr	r3, [r7, #16]
 8009598:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 800959c:	613b      	str	r3, [r7, #16]

  /* make sure to set the correct ep direction */
  if (hc->ep_is_in != 0U)
 800959e:	68bb      	ldr	r3, [r7, #8]
 80095a0:	78db      	ldrb	r3, [r3, #3]
 80095a2:	2b00      	cmp	r3, #0
 80095a4:	d004      	beq.n	80095b0 <USB_HC_StartXfer+0x414>
  {
    tmpreg |= USB_OTG_HCCHAR_EPDIR;
 80095a6:	693b      	ldr	r3, [r7, #16]
 80095a8:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80095ac:	613b      	str	r3, [r7, #16]
 80095ae:	e003      	b.n	80095b8 <USB_HC_StartXfer+0x41c>
  }
  else
  {
    tmpreg &= ~USB_OTG_HCCHAR_EPDIR;
 80095b0:	693b      	ldr	r3, [r7, #16]
 80095b2:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 80095b6:	613b      	str	r3, [r7, #16]
  }
  tmpreg |= USB_OTG_HCCHAR_CHENA;
 80095b8:	693b      	ldr	r3, [r7, #16]
 80095ba:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 80095be:	613b      	str	r3, [r7, #16]
  USBx_HC(ch_num)->HCCHAR = tmpreg;
 80095c0:	69fb      	ldr	r3, [r7, #28]
 80095c2:	015a      	lsls	r2, r3, #5
 80095c4:	6a3b      	ldr	r3, [r7, #32]
 80095c6:	4413      	add	r3, r2
 80095c8:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80095cc:	461a      	mov	r2, r3
 80095ce:	693b      	ldr	r3, [r7, #16]
 80095d0:	6013      	str	r3, [r2, #0]

  if (dma != 0U) /* dma mode */
 80095d2:	79fb      	ldrb	r3, [r7, #7]
 80095d4:	2b00      	cmp	r3, #0
 80095d6:	d003      	beq.n	80095e0 <USB_HC_StartXfer+0x444>
  {
    return HAL_OK;
 80095d8:	2300      	movs	r3, #0
 80095da:	e055      	b.n	8009688 <USB_HC_StartXfer+0x4ec>
 80095dc:	1ff80000 	.word	0x1ff80000
  }

  if ((hc->ep_is_in == 0U) && (hc->xfer_len > 0U) && (hc->do_csplit == 0U))
 80095e0:	68bb      	ldr	r3, [r7, #8]
 80095e2:	78db      	ldrb	r3, [r3, #3]
 80095e4:	2b00      	cmp	r3, #0
 80095e6:	d14e      	bne.n	8009686 <USB_HC_StartXfer+0x4ea>
 80095e8:	68bb      	ldr	r3, [r7, #8]
 80095ea:	6a1b      	ldr	r3, [r3, #32]
 80095ec:	2b00      	cmp	r3, #0
 80095ee:	d04a      	beq.n	8009686 <USB_HC_StartXfer+0x4ea>
 80095f0:	68bb      	ldr	r3, [r7, #8]
 80095f2:	79db      	ldrb	r3, [r3, #7]
 80095f4:	2b00      	cmp	r3, #0
 80095f6:	d146      	bne.n	8009686 <USB_HC_StartXfer+0x4ea>
  {
    switch (hc->ep_type)
 80095f8:	68bb      	ldr	r3, [r7, #8]
 80095fa:	7c9b      	ldrb	r3, [r3, #18]
 80095fc:	2b03      	cmp	r3, #3
 80095fe:	d831      	bhi.n	8009664 <USB_HC_StartXfer+0x4c8>
 8009600:	a201      	add	r2, pc, #4	@ (adr r2, 8009608 <USB_HC_StartXfer+0x46c>)
 8009602:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009606:	bf00      	nop
 8009608:	08009619 	.word	0x08009619
 800960c:	0800963d 	.word	0x0800963d
 8009610:	08009619 	.word	0x08009619
 8009614:	0800963d 	.word	0x0800963d
    {
      /* Non periodic transfer */
      case EP_TYPE_CTRL:
      case EP_TYPE_BULK:

        len_words = (uint16_t)((hc->xfer_len + 3U) / 4U);
 8009618:	68bb      	ldr	r3, [r7, #8]
 800961a:	6a1b      	ldr	r3, [r3, #32]
 800961c:	3303      	adds	r3, #3
 800961e:	089b      	lsrs	r3, r3, #2
 8009620:	82fb      	strh	r3, [r7, #22]

        /* check if there is enough space in FIFO space */
        if (len_words > (USBx->HNPTXSTS & 0xFFFFU))
 8009622:	8afa      	ldrh	r2, [r7, #22]
 8009624:	68fb      	ldr	r3, [r7, #12]
 8009626:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009628:	b29b      	uxth	r3, r3
 800962a:	429a      	cmp	r2, r3
 800962c:	d91c      	bls.n	8009668 <USB_HC_StartXfer+0x4cc>
        {
          /* need to process data in nptxfempty interrupt */
          USBx->GINTMSK |= USB_OTG_GINTMSK_NPTXFEM;
 800962e:	68fb      	ldr	r3, [r7, #12]
 8009630:	699b      	ldr	r3, [r3, #24]
 8009632:	f043 0220 	orr.w	r2, r3, #32
 8009636:	68fb      	ldr	r3, [r7, #12]
 8009638:	619a      	str	r2, [r3, #24]
        }
        break;
 800963a:	e015      	b.n	8009668 <USB_HC_StartXfer+0x4cc>

      /* Periodic transfer */
      case EP_TYPE_INTR:
      case EP_TYPE_ISOC:
        len_words = (uint16_t)((hc->xfer_len + 3U) / 4U);
 800963c:	68bb      	ldr	r3, [r7, #8]
 800963e:	6a1b      	ldr	r3, [r3, #32]
 8009640:	3303      	adds	r3, #3
 8009642:	089b      	lsrs	r3, r3, #2
 8009644:	82fb      	strh	r3, [r7, #22]
        /* check if there is enough space in FIFO space */
        if (len_words > (USBx_HOST->HPTXSTS & 0xFFFFU)) /* split the transfer */
 8009646:	8afa      	ldrh	r2, [r7, #22]
 8009648:	6a3b      	ldr	r3, [r7, #32]
 800964a:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 800964e:	691b      	ldr	r3, [r3, #16]
 8009650:	b29b      	uxth	r3, r3
 8009652:	429a      	cmp	r2, r3
 8009654:	d90a      	bls.n	800966c <USB_HC_StartXfer+0x4d0>
        {
          /* need to process data in ptxfempty interrupt */
          USBx->GINTMSK |= USB_OTG_GINTMSK_PTXFEM;
 8009656:	68fb      	ldr	r3, [r7, #12]
 8009658:	699b      	ldr	r3, [r3, #24]
 800965a:	f043 6280 	orr.w	r2, r3, #67108864	@ 0x4000000
 800965e:	68fb      	ldr	r3, [r7, #12]
 8009660:	619a      	str	r2, [r3, #24]
        }
        break;
 8009662:	e003      	b.n	800966c <USB_HC_StartXfer+0x4d0>

      default:
        break;
 8009664:	bf00      	nop
 8009666:	e002      	b.n	800966e <USB_HC_StartXfer+0x4d2>
        break;
 8009668:	bf00      	nop
 800966a:	e000      	b.n	800966e <USB_HC_StartXfer+0x4d2>
        break;
 800966c:	bf00      	nop
    }

    /* Write packet into the Tx FIFO. */
    (void)USB_WritePacket(USBx, hc->xfer_buff, hc->ch_num, (uint16_t)hc->xfer_len, 0);
 800966e:	68bb      	ldr	r3, [r7, #8]
 8009670:	6999      	ldr	r1, [r3, #24]
 8009672:	68bb      	ldr	r3, [r7, #8]
 8009674:	785a      	ldrb	r2, [r3, #1]
 8009676:	68bb      	ldr	r3, [r7, #8]
 8009678:	6a1b      	ldr	r3, [r3, #32]
 800967a:	b29b      	uxth	r3, r3
 800967c:	2000      	movs	r0, #0
 800967e:	9000      	str	r0, [sp, #0]
 8009680:	68f8      	ldr	r0, [r7, #12]
 8009682:	f7ff f9c3 	bl	8008a0c <USB_WritePacket>
  }

  return HAL_OK;
 8009686:	2300      	movs	r3, #0
}
 8009688:	4618      	mov	r0, r3
 800968a:	3728      	adds	r7, #40	@ 0x28
 800968c:	46bd      	mov	sp, r7
 800968e:	bd80      	pop	{r7, pc}

08009690 <USB_HC_ReadInterrupt>:
  * @brief Read all host channel interrupts status
  * @param  USBx  Selected device
  * @retval HAL state
  */
uint32_t USB_HC_ReadInterrupt(const USB_OTG_GlobalTypeDef *USBx)
{
 8009690:	b480      	push	{r7}
 8009692:	b085      	sub	sp, #20
 8009694:	af00      	add	r7, sp, #0
 8009696:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8009698:	687b      	ldr	r3, [r7, #4]
 800969a:	60fb      	str	r3, [r7, #12]

  return ((USBx_HOST->HAINT) & 0xFFFFU);
 800969c:	68fb      	ldr	r3, [r7, #12]
 800969e:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 80096a2:	695b      	ldr	r3, [r3, #20]
 80096a4:	b29b      	uxth	r3, r3
}
 80096a6:	4618      	mov	r0, r3
 80096a8:	3714      	adds	r7, #20
 80096aa:	46bd      	mov	sp, r7
 80096ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80096b0:	4770      	bx	lr

080096b2 <USB_HC_Halt>:
  * @param  hc_num  Host Channel number
  *         This parameter can be a value from 1 to 15
  * @retval HAL state
  */
HAL_StatusTypeDef USB_HC_Halt(const USB_OTG_GlobalTypeDef *USBx, uint8_t hc_num)
{
 80096b2:	b480      	push	{r7}
 80096b4:	b089      	sub	sp, #36	@ 0x24
 80096b6:	af00      	add	r7, sp, #0
 80096b8:	6078      	str	r0, [r7, #4]
 80096ba:	460b      	mov	r3, r1
 80096bc:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80096be:	687b      	ldr	r3, [r7, #4]
 80096c0:	61fb      	str	r3, [r7, #28]
  uint32_t hcnum = (uint32_t)hc_num;
 80096c2:	78fb      	ldrb	r3, [r7, #3]
 80096c4:	61bb      	str	r3, [r7, #24]
  __IO uint32_t count = 0U;
 80096c6:	2300      	movs	r3, #0
 80096c8:	60bb      	str	r3, [r7, #8]
  uint32_t HcEpType = (USBx_HC(hcnum)->HCCHAR & USB_OTG_HCCHAR_EPTYP) >> 18;
 80096ca:	69bb      	ldr	r3, [r7, #24]
 80096cc:	015a      	lsls	r2, r3, #5
 80096ce:	69fb      	ldr	r3, [r7, #28]
 80096d0:	4413      	add	r3, r2
 80096d2:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80096d6:	681b      	ldr	r3, [r3, #0]
 80096d8:	0c9b      	lsrs	r3, r3, #18
 80096da:	f003 0303 	and.w	r3, r3, #3
 80096de:	617b      	str	r3, [r7, #20]
  uint32_t ChannelEna = (USBx_HC(hcnum)->HCCHAR & USB_OTG_HCCHAR_CHENA) >> 31;
 80096e0:	69bb      	ldr	r3, [r7, #24]
 80096e2:	015a      	lsls	r2, r3, #5
 80096e4:	69fb      	ldr	r3, [r7, #28]
 80096e6:	4413      	add	r3, r2
 80096e8:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80096ec:	681b      	ldr	r3, [r3, #0]
 80096ee:	0fdb      	lsrs	r3, r3, #31
 80096f0:	f003 0301 	and.w	r3, r3, #1
 80096f4:	613b      	str	r3, [r7, #16]
  uint32_t SplitEna = (USBx_HC(hcnum)->HCSPLT & USB_OTG_HCSPLT_SPLITEN) >> 31;
 80096f6:	69bb      	ldr	r3, [r7, #24]
 80096f8:	015a      	lsls	r2, r3, #5
 80096fa:	69fb      	ldr	r3, [r7, #28]
 80096fc:	4413      	add	r3, r2
 80096fe:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8009702:	685b      	ldr	r3, [r3, #4]
 8009704:	0fdb      	lsrs	r3, r3, #31
 8009706:	f003 0301 	and.w	r3, r3, #1
 800970a:	60fb      	str	r3, [r7, #12]

  /* In buffer DMA, Channel disable must not be programmed for non-split periodic channels.
     At the end of the next uframe/frame (in the worst case), the core generates a channel halted
     and disables the channel automatically. */

  if ((((USBx->GAHBCFG & USB_OTG_GAHBCFG_DMAEN) == USB_OTG_GAHBCFG_DMAEN) && (SplitEna == 0U)) &&
 800970c:	687b      	ldr	r3, [r7, #4]
 800970e:	689b      	ldr	r3, [r3, #8]
 8009710:	f003 0320 	and.w	r3, r3, #32
 8009714:	2b20      	cmp	r3, #32
 8009716:	d10d      	bne.n	8009734 <USB_HC_Halt+0x82>
 8009718:	68fb      	ldr	r3, [r7, #12]
 800971a:	2b00      	cmp	r3, #0
 800971c:	d10a      	bne.n	8009734 <USB_HC_Halt+0x82>
 800971e:	693b      	ldr	r3, [r7, #16]
 8009720:	2b00      	cmp	r3, #0
 8009722:	d005      	beq.n	8009730 <USB_HC_Halt+0x7e>
      ((ChannelEna == 0U) || (((HcEpType == HCCHAR_ISOC) || (HcEpType == HCCHAR_INTR)))))
 8009724:	697b      	ldr	r3, [r7, #20]
 8009726:	2b01      	cmp	r3, #1
 8009728:	d002      	beq.n	8009730 <USB_HC_Halt+0x7e>
 800972a:	697b      	ldr	r3, [r7, #20]
 800972c:	2b03      	cmp	r3, #3
 800972e:	d101      	bne.n	8009734 <USB_HC_Halt+0x82>
  {
    return HAL_OK;
 8009730:	2300      	movs	r3, #0
 8009732:	e0d8      	b.n	80098e6 <USB_HC_Halt+0x234>
  }

  /* Check for space in the request queue to issue the halt. */
  if ((HcEpType == HCCHAR_CTRL) || (HcEpType == HCCHAR_BULK))
 8009734:	697b      	ldr	r3, [r7, #20]
 8009736:	2b00      	cmp	r3, #0
 8009738:	d002      	beq.n	8009740 <USB_HC_Halt+0x8e>
 800973a:	697b      	ldr	r3, [r7, #20]
 800973c:	2b02      	cmp	r3, #2
 800973e:	d173      	bne.n	8009828 <USB_HC_Halt+0x176>
  {
    USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHDIS;
 8009740:	69bb      	ldr	r3, [r7, #24]
 8009742:	015a      	lsls	r2, r3, #5
 8009744:	69fb      	ldr	r3, [r7, #28]
 8009746:	4413      	add	r3, r2
 8009748:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800974c:	681b      	ldr	r3, [r3, #0]
 800974e:	69ba      	ldr	r2, [r7, #24]
 8009750:	0151      	lsls	r1, r2, #5
 8009752:	69fa      	ldr	r2, [r7, #28]
 8009754:	440a      	add	r2, r1
 8009756:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 800975a:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 800975e:	6013      	str	r3, [r2, #0]

    if ((USBx->GAHBCFG & USB_OTG_GAHBCFG_DMAEN) == 0U)
 8009760:	687b      	ldr	r3, [r7, #4]
 8009762:	689b      	ldr	r3, [r3, #8]
 8009764:	f003 0320 	and.w	r3, r3, #32
 8009768:	2b00      	cmp	r3, #0
 800976a:	d14a      	bne.n	8009802 <USB_HC_Halt+0x150>
    {
      if ((USBx->HNPTXSTS & (0xFFU << 16)) == 0U)
 800976c:	687b      	ldr	r3, [r7, #4]
 800976e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009770:	f403 037f 	and.w	r3, r3, #16711680	@ 0xff0000
 8009774:	2b00      	cmp	r3, #0
 8009776:	d133      	bne.n	80097e0 <USB_HC_Halt+0x12e>
      {
        USBx_HC(hcnum)->HCCHAR &= ~USB_OTG_HCCHAR_CHENA;
 8009778:	69bb      	ldr	r3, [r7, #24]
 800977a:	015a      	lsls	r2, r3, #5
 800977c:	69fb      	ldr	r3, [r7, #28]
 800977e:	4413      	add	r3, r2
 8009780:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8009784:	681b      	ldr	r3, [r3, #0]
 8009786:	69ba      	ldr	r2, [r7, #24]
 8009788:	0151      	lsls	r1, r2, #5
 800978a:	69fa      	ldr	r2, [r7, #28]
 800978c:	440a      	add	r2, r1
 800978e:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8009792:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8009796:	6013      	str	r3, [r2, #0]
        USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHENA;
 8009798:	69bb      	ldr	r3, [r7, #24]
 800979a:	015a      	lsls	r2, r3, #5
 800979c:	69fb      	ldr	r3, [r7, #28]
 800979e:	4413      	add	r3, r2
 80097a0:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80097a4:	681b      	ldr	r3, [r3, #0]
 80097a6:	69ba      	ldr	r2, [r7, #24]
 80097a8:	0151      	lsls	r1, r2, #5
 80097aa:	69fa      	ldr	r2, [r7, #28]
 80097ac:	440a      	add	r2, r1
 80097ae:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 80097b2:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 80097b6:	6013      	str	r3, [r2, #0]
        do
        {
          count++;
 80097b8:	68bb      	ldr	r3, [r7, #8]
 80097ba:	3301      	adds	r3, #1
 80097bc:	60bb      	str	r3, [r7, #8]

          if (count > 1000U)
 80097be:	68bb      	ldr	r3, [r7, #8]
 80097c0:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 80097c4:	d82e      	bhi.n	8009824 <USB_HC_Halt+0x172>
          {
            break;
          }
        } while ((USBx_HC(hcnum)->HCCHAR & USB_OTG_HCCHAR_CHENA) == USB_OTG_HCCHAR_CHENA);
 80097c6:	69bb      	ldr	r3, [r7, #24]
 80097c8:	015a      	lsls	r2, r3, #5
 80097ca:	69fb      	ldr	r3, [r7, #28]
 80097cc:	4413      	add	r3, r2
 80097ce:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80097d2:	681b      	ldr	r3, [r3, #0]
 80097d4:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 80097d8:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 80097dc:	d0ec      	beq.n	80097b8 <USB_HC_Halt+0x106>
    if ((USBx->GAHBCFG & USB_OTG_GAHBCFG_DMAEN) == 0U)
 80097de:	e081      	b.n	80098e4 <USB_HC_Halt+0x232>
      }
      else
      {
        USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHENA;
 80097e0:	69bb      	ldr	r3, [r7, #24]
 80097e2:	015a      	lsls	r2, r3, #5
 80097e4:	69fb      	ldr	r3, [r7, #28]
 80097e6:	4413      	add	r3, r2
 80097e8:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80097ec:	681b      	ldr	r3, [r3, #0]
 80097ee:	69ba      	ldr	r2, [r7, #24]
 80097f0:	0151      	lsls	r1, r2, #5
 80097f2:	69fa      	ldr	r2, [r7, #28]
 80097f4:	440a      	add	r2, r1
 80097f6:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 80097fa:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 80097fe:	6013      	str	r3, [r2, #0]
    if ((USBx->GAHBCFG & USB_OTG_GAHBCFG_DMAEN) == 0U)
 8009800:	e070      	b.n	80098e4 <USB_HC_Halt+0x232>
      }
    }
    else
    {
      USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHENA;
 8009802:	69bb      	ldr	r3, [r7, #24]
 8009804:	015a      	lsls	r2, r3, #5
 8009806:	69fb      	ldr	r3, [r7, #28]
 8009808:	4413      	add	r3, r2
 800980a:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 800980e:	681b      	ldr	r3, [r3, #0]
 8009810:	69ba      	ldr	r2, [r7, #24]
 8009812:	0151      	lsls	r1, r2, #5
 8009814:	69fa      	ldr	r2, [r7, #28]
 8009816:	440a      	add	r2, r1
 8009818:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 800981c:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8009820:	6013      	str	r3, [r2, #0]
    if ((USBx->GAHBCFG & USB_OTG_GAHBCFG_DMAEN) == 0U)
 8009822:	e05f      	b.n	80098e4 <USB_HC_Halt+0x232>
            break;
 8009824:	bf00      	nop
    if ((USBx->GAHBCFG & USB_OTG_GAHBCFG_DMAEN) == 0U)
 8009826:	e05d      	b.n	80098e4 <USB_HC_Halt+0x232>
    }
  }
  else
  {
    USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHDIS;
 8009828:	69bb      	ldr	r3, [r7, #24]
 800982a:	015a      	lsls	r2, r3, #5
 800982c:	69fb      	ldr	r3, [r7, #28]
 800982e:	4413      	add	r3, r2
 8009830:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8009834:	681b      	ldr	r3, [r3, #0]
 8009836:	69ba      	ldr	r2, [r7, #24]
 8009838:	0151      	lsls	r1, r2, #5
 800983a:	69fa      	ldr	r2, [r7, #28]
 800983c:	440a      	add	r2, r1
 800983e:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8009842:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 8009846:	6013      	str	r3, [r2, #0]

    if ((USBx_HOST->HPTXSTS & (0xFFU << 16)) == 0U)
 8009848:	69fb      	ldr	r3, [r7, #28]
 800984a:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 800984e:	691b      	ldr	r3, [r3, #16]
 8009850:	f403 037f 	and.w	r3, r3, #16711680	@ 0xff0000
 8009854:	2b00      	cmp	r3, #0
 8009856:	d133      	bne.n	80098c0 <USB_HC_Halt+0x20e>
    {
      USBx_HC(hcnum)->HCCHAR &= ~USB_OTG_HCCHAR_CHENA;
 8009858:	69bb      	ldr	r3, [r7, #24]
 800985a:	015a      	lsls	r2, r3, #5
 800985c:	69fb      	ldr	r3, [r7, #28]
 800985e:	4413      	add	r3, r2
 8009860:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8009864:	681b      	ldr	r3, [r3, #0]
 8009866:	69ba      	ldr	r2, [r7, #24]
 8009868:	0151      	lsls	r1, r2, #5
 800986a:	69fa      	ldr	r2, [r7, #28]
 800986c:	440a      	add	r2, r1
 800986e:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8009872:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8009876:	6013      	str	r3, [r2, #0]
      USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHENA;
 8009878:	69bb      	ldr	r3, [r7, #24]
 800987a:	015a      	lsls	r2, r3, #5
 800987c:	69fb      	ldr	r3, [r7, #28]
 800987e:	4413      	add	r3, r2
 8009880:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8009884:	681b      	ldr	r3, [r3, #0]
 8009886:	69ba      	ldr	r2, [r7, #24]
 8009888:	0151      	lsls	r1, r2, #5
 800988a:	69fa      	ldr	r2, [r7, #28]
 800988c:	440a      	add	r2, r1
 800988e:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8009892:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8009896:	6013      	str	r3, [r2, #0]
      do
      {
        count++;
 8009898:	68bb      	ldr	r3, [r7, #8]
 800989a:	3301      	adds	r3, #1
 800989c:	60bb      	str	r3, [r7, #8]

        if (count > 1000U)
 800989e:	68bb      	ldr	r3, [r7, #8]
 80098a0:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 80098a4:	d81d      	bhi.n	80098e2 <USB_HC_Halt+0x230>
        {
          break;
        }
      } while ((USBx_HC(hcnum)->HCCHAR & USB_OTG_HCCHAR_CHENA) == USB_OTG_HCCHAR_CHENA);
 80098a6:	69bb      	ldr	r3, [r7, #24]
 80098a8:	015a      	lsls	r2, r3, #5
 80098aa:	69fb      	ldr	r3, [r7, #28]
 80098ac:	4413      	add	r3, r2
 80098ae:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80098b2:	681b      	ldr	r3, [r3, #0]
 80098b4:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 80098b8:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 80098bc:	d0ec      	beq.n	8009898 <USB_HC_Halt+0x1e6>
 80098be:	e011      	b.n	80098e4 <USB_HC_Halt+0x232>
    }
    else
    {
      USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHENA;
 80098c0:	69bb      	ldr	r3, [r7, #24]
 80098c2:	015a      	lsls	r2, r3, #5
 80098c4:	69fb      	ldr	r3, [r7, #28]
 80098c6:	4413      	add	r3, r2
 80098c8:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80098cc:	681b      	ldr	r3, [r3, #0]
 80098ce:	69ba      	ldr	r2, [r7, #24]
 80098d0:	0151      	lsls	r1, r2, #5
 80098d2:	69fa      	ldr	r2, [r7, #28]
 80098d4:	440a      	add	r2, r1
 80098d6:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 80098da:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 80098de:	6013      	str	r3, [r2, #0]
 80098e0:	e000      	b.n	80098e4 <USB_HC_Halt+0x232>
          break;
 80098e2:	bf00      	nop
    }
  }

  return HAL_OK;
 80098e4:	2300      	movs	r3, #0
}
 80098e6:	4618      	mov	r0, r3
 80098e8:	3724      	adds	r7, #36	@ 0x24
 80098ea:	46bd      	mov	sp, r7
 80098ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80098f0:	4770      	bx	lr
	...

080098f4 <USB_DoPing>:
  * @param  hc_num  Host Channel number
  *         This parameter can be a value from 1 to 15
  * @retval HAL state
  */
HAL_StatusTypeDef USB_DoPing(const USB_OTG_GlobalTypeDef *USBx, uint8_t ch_num)
{
 80098f4:	b480      	push	{r7}
 80098f6:	b087      	sub	sp, #28
 80098f8:	af00      	add	r7, sp, #0
 80098fa:	6078      	str	r0, [r7, #4]
 80098fc:	460b      	mov	r3, r1
 80098fe:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8009900:	687b      	ldr	r3, [r7, #4]
 8009902:	617b      	str	r3, [r7, #20]
  uint32_t chnum = (uint32_t)ch_num;
 8009904:	78fb      	ldrb	r3, [r7, #3]
 8009906:	613b      	str	r3, [r7, #16]
  uint32_t num_packets = 1U;
 8009908:	2301      	movs	r3, #1
 800990a:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  USBx_HC(chnum)->HCTSIZ = ((num_packets << 19) & USB_OTG_HCTSIZ_PKTCNT) |
 800990c:	68fb      	ldr	r3, [r7, #12]
 800990e:	04da      	lsls	r2, r3, #19
 8009910:	4b15      	ldr	r3, [pc, #84]	@ (8009968 <USB_DoPing+0x74>)
 8009912:	4013      	ands	r3, r2
 8009914:	693a      	ldr	r2, [r7, #16]
 8009916:	0151      	lsls	r1, r2, #5
 8009918:	697a      	ldr	r2, [r7, #20]
 800991a:	440a      	add	r2, r1
 800991c:	f502 62a0 	add.w	r2, r2, #1280	@ 0x500
 8009920:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8009924:	6113      	str	r3, [r2, #16]
                           USB_OTG_HCTSIZ_DOPING;

  /* Set host channel enable */
  tmpreg = USBx_HC(chnum)->HCCHAR;
 8009926:	693b      	ldr	r3, [r7, #16]
 8009928:	015a      	lsls	r2, r3, #5
 800992a:	697b      	ldr	r3, [r7, #20]
 800992c:	4413      	add	r3, r2
 800992e:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8009932:	681b      	ldr	r3, [r3, #0]
 8009934:	60bb      	str	r3, [r7, #8]
  tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 8009936:	68bb      	ldr	r3, [r7, #8]
 8009938:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 800993c:	60bb      	str	r3, [r7, #8]
  tmpreg |= USB_OTG_HCCHAR_CHENA;
 800993e:	68bb      	ldr	r3, [r7, #8]
 8009940:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8009944:	60bb      	str	r3, [r7, #8]
  USBx_HC(chnum)->HCCHAR = tmpreg;
 8009946:	693b      	ldr	r3, [r7, #16]
 8009948:	015a      	lsls	r2, r3, #5
 800994a:	697b      	ldr	r3, [r7, #20]
 800994c:	4413      	add	r3, r2
 800994e:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8009952:	461a      	mov	r2, r3
 8009954:	68bb      	ldr	r3, [r7, #8]
 8009956:	6013      	str	r3, [r2, #0]

  return HAL_OK;
 8009958:	2300      	movs	r3, #0
}
 800995a:	4618      	mov	r0, r3
 800995c:	371c      	adds	r7, #28
 800995e:	46bd      	mov	sp, r7
 8009960:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009964:	4770      	bx	lr
 8009966:	bf00      	nop
 8009968:	1ff80000 	.word	0x1ff80000

0800996c <USB_StopHost>:
  * @brief  Stop Host Core
  * @param  USBx  Selected device
  * @retval HAL state
  */
HAL_StatusTypeDef USB_StopHost(USB_OTG_GlobalTypeDef *USBx)
{
 800996c:	b580      	push	{r7, lr}
 800996e:	b088      	sub	sp, #32
 8009970:	af00      	add	r7, sp, #0
 8009972:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef ret = HAL_OK;
 8009974:	2300      	movs	r3, #0
 8009976:	77fb      	strb	r3, [r7, #31]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8009978:	687b      	ldr	r3, [r7, #4]
 800997a:	617b      	str	r3, [r7, #20]
  __IO uint32_t count = 0U;
 800997c:	2300      	movs	r3, #0
 800997e:	60fb      	str	r3, [r7, #12]
  uint32_t value;
  uint32_t i;

  (void)USB_DisableGlobalInt(USBx);
 8009980:	6878      	ldr	r0, [r7, #4]
 8009982:	f7fe ff86 	bl	8008892 <USB_DisableGlobalInt>

  /* Flush USB FIFO */
  if (USB_FlushTxFifo(USBx, 0x10U) != HAL_OK) /* all Tx FIFOs */
 8009986:	2110      	movs	r1, #16
 8009988:	6878      	ldr	r0, [r7, #4]
 800998a:	f7fe ffdf 	bl	800894c <USB_FlushTxFifo>
 800998e:	4603      	mov	r3, r0
 8009990:	2b00      	cmp	r3, #0
 8009992:	d001      	beq.n	8009998 <USB_StopHost+0x2c>
  {
    ret = HAL_ERROR;
 8009994:	2301      	movs	r3, #1
 8009996:	77fb      	strb	r3, [r7, #31]
  }

  if (USB_FlushRxFifo(USBx) != HAL_OK)
 8009998:	6878      	ldr	r0, [r7, #4]
 800999a:	f7ff f809 	bl	80089b0 <USB_FlushRxFifo>
 800999e:	4603      	mov	r3, r0
 80099a0:	2b00      	cmp	r3, #0
 80099a2:	d001      	beq.n	80099a8 <USB_StopHost+0x3c>
  {
    ret = HAL_ERROR;
 80099a4:	2301      	movs	r3, #1
 80099a6:	77fb      	strb	r3, [r7, #31]
  }

  /* Flush out any leftover queued requests. */
  for (i = 0U; i <= 15U; i++)
 80099a8:	2300      	movs	r3, #0
 80099aa:	61bb      	str	r3, [r7, #24]
 80099ac:	e01f      	b.n	80099ee <USB_StopHost+0x82>
  {
    value = USBx_HC(i)->HCCHAR;
 80099ae:	69bb      	ldr	r3, [r7, #24]
 80099b0:	015a      	lsls	r2, r3, #5
 80099b2:	697b      	ldr	r3, [r7, #20]
 80099b4:	4413      	add	r3, r2
 80099b6:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80099ba:	681b      	ldr	r3, [r3, #0]
 80099bc:	613b      	str	r3, [r7, #16]
    value |=  USB_OTG_HCCHAR_CHDIS;
 80099be:	693b      	ldr	r3, [r7, #16]
 80099c0:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 80099c4:	613b      	str	r3, [r7, #16]
    value &= ~USB_OTG_HCCHAR_CHENA;
 80099c6:	693b      	ldr	r3, [r7, #16]
 80099c8:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 80099cc:	613b      	str	r3, [r7, #16]
    value &= ~USB_OTG_HCCHAR_EPDIR;
 80099ce:	693b      	ldr	r3, [r7, #16]
 80099d0:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 80099d4:	613b      	str	r3, [r7, #16]
    USBx_HC(i)->HCCHAR = value;
 80099d6:	69bb      	ldr	r3, [r7, #24]
 80099d8:	015a      	lsls	r2, r3, #5
 80099da:	697b      	ldr	r3, [r7, #20]
 80099dc:	4413      	add	r3, r2
 80099de:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 80099e2:	461a      	mov	r2, r3
 80099e4:	693b      	ldr	r3, [r7, #16]
 80099e6:	6013      	str	r3, [r2, #0]
  for (i = 0U; i <= 15U; i++)
 80099e8:	69bb      	ldr	r3, [r7, #24]
 80099ea:	3301      	adds	r3, #1
 80099ec:	61bb      	str	r3, [r7, #24]
 80099ee:	69bb      	ldr	r3, [r7, #24]
 80099f0:	2b0f      	cmp	r3, #15
 80099f2:	d9dc      	bls.n	80099ae <USB_StopHost+0x42>
  }

  /* Halt all channels to put them into a known state. */
  for (i = 0U; i <= 15U; i++)
 80099f4:	2300      	movs	r3, #0
 80099f6:	61bb      	str	r3, [r7, #24]
 80099f8:	e034      	b.n	8009a64 <USB_StopHost+0xf8>
  {
    value = USBx_HC(i)->HCCHAR;
 80099fa:	69bb      	ldr	r3, [r7, #24]
 80099fc:	015a      	lsls	r2, r3, #5
 80099fe:	697b      	ldr	r3, [r7, #20]
 8009a00:	4413      	add	r3, r2
 8009a02:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8009a06:	681b      	ldr	r3, [r3, #0]
 8009a08:	613b      	str	r3, [r7, #16]
    value |= USB_OTG_HCCHAR_CHDIS;
 8009a0a:	693b      	ldr	r3, [r7, #16]
 8009a0c:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 8009a10:	613b      	str	r3, [r7, #16]
    value |= USB_OTG_HCCHAR_CHENA;
 8009a12:	693b      	ldr	r3, [r7, #16]
 8009a14:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8009a18:	613b      	str	r3, [r7, #16]
    value &= ~USB_OTG_HCCHAR_EPDIR;
 8009a1a:	693b      	ldr	r3, [r7, #16]
 8009a1c:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 8009a20:	613b      	str	r3, [r7, #16]
    USBx_HC(i)->HCCHAR = value;
 8009a22:	69bb      	ldr	r3, [r7, #24]
 8009a24:	015a      	lsls	r2, r3, #5
 8009a26:	697b      	ldr	r3, [r7, #20]
 8009a28:	4413      	add	r3, r2
 8009a2a:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8009a2e:	461a      	mov	r2, r3
 8009a30:	693b      	ldr	r3, [r7, #16]
 8009a32:	6013      	str	r3, [r2, #0]

    do
    {
      count++;
 8009a34:	68fb      	ldr	r3, [r7, #12]
 8009a36:	3301      	adds	r3, #1
 8009a38:	60fb      	str	r3, [r7, #12]

      if (count > 1000U)
 8009a3a:	68fb      	ldr	r3, [r7, #12]
 8009a3c:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8009a40:	d80c      	bhi.n	8009a5c <USB_StopHost+0xf0>
      {
        break;
      }
    } while ((USBx_HC(i)->HCCHAR & USB_OTG_HCCHAR_CHENA) == USB_OTG_HCCHAR_CHENA);
 8009a42:	69bb      	ldr	r3, [r7, #24]
 8009a44:	015a      	lsls	r2, r3, #5
 8009a46:	697b      	ldr	r3, [r7, #20]
 8009a48:	4413      	add	r3, r2
 8009a4a:	f503 63a0 	add.w	r3, r3, #1280	@ 0x500
 8009a4e:	681b      	ldr	r3, [r3, #0]
 8009a50:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8009a54:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8009a58:	d0ec      	beq.n	8009a34 <USB_StopHost+0xc8>
 8009a5a:	e000      	b.n	8009a5e <USB_StopHost+0xf2>
        break;
 8009a5c:	bf00      	nop
  for (i = 0U; i <= 15U; i++)
 8009a5e:	69bb      	ldr	r3, [r7, #24]
 8009a60:	3301      	adds	r3, #1
 8009a62:	61bb      	str	r3, [r7, #24]
 8009a64:	69bb      	ldr	r3, [r7, #24]
 8009a66:	2b0f      	cmp	r3, #15
 8009a68:	d9c7      	bls.n	80099fa <USB_StopHost+0x8e>
  }

  /* Clear any pending Host interrupts */
  USBx_HOST->HAINT = CLEAR_INTERRUPT_MASK;
 8009a6a:	697b      	ldr	r3, [r7, #20]
 8009a6c:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 8009a70:	461a      	mov	r2, r3
 8009a72:	f04f 33ff 	mov.w	r3, #4294967295
 8009a76:	6153      	str	r3, [r2, #20]
  USBx->GINTSTS = CLEAR_INTERRUPT_MASK;
 8009a78:	687b      	ldr	r3, [r7, #4]
 8009a7a:	f04f 32ff 	mov.w	r2, #4294967295
 8009a7e:	615a      	str	r2, [r3, #20]

  (void)USB_EnableGlobalInt(USBx);
 8009a80:	6878      	ldr	r0, [r7, #4]
 8009a82:	f7fe fef5 	bl	8008870 <USB_EnableGlobalInt>

  return ret;
 8009a86:	7ffb      	ldrb	r3, [r7, #31]
}
 8009a88:	4618      	mov	r0, r3
 8009a8a:	3720      	adds	r7, #32
 8009a8c:	46bd      	mov	sp, r7
 8009a8e:	bd80      	pop	{r7, pc}

08009a90 <USBH_CDC_InterfaceInit>:
  *         The function init the CDC class.
  * @param  phost: Host handle
  * @retval USBH Status
  */
static USBH_StatusTypeDef USBH_CDC_InterfaceInit(USBH_HandleTypeDef *phost)
{
 8009a90:	b590      	push	{r4, r7, lr}
 8009a92:	b089      	sub	sp, #36	@ 0x24
 8009a94:	af04      	add	r7, sp, #16
 8009a96:	6078      	str	r0, [r7, #4]

  USBH_StatusTypeDef status;
  uint8_t interface;
  CDC_HandleTypeDef *CDC_Handle;

  interface = USBH_FindInterface(phost, COMMUNICATION_INTERFACE_CLASS_CODE,
 8009a98:	2301      	movs	r3, #1
 8009a9a:	2202      	movs	r2, #2
 8009a9c:	2102      	movs	r1, #2
 8009a9e:	6878      	ldr	r0, [r7, #4]
 8009aa0:	f000 fc83 	bl	800a3aa <USBH_FindInterface>
 8009aa4:	4603      	mov	r3, r0
 8009aa6:	73fb      	strb	r3, [r7, #15]
                                   ABSTRACT_CONTROL_MODEL, COMMON_AT_COMMAND);

  if ((interface == 0xFFU) || (interface >= USBH_MAX_NUM_INTERFACES)) /* No Valid Interface */
 8009aa8:	7bfb      	ldrb	r3, [r7, #15]
 8009aaa:	2bff      	cmp	r3, #255	@ 0xff
 8009aac:	d002      	beq.n	8009ab4 <USBH_CDC_InterfaceInit+0x24>
 8009aae:	7bfb      	ldrb	r3, [r7, #15]
 8009ab0:	2b01      	cmp	r3, #1
 8009ab2:	d901      	bls.n	8009ab8 <USBH_CDC_InterfaceInit+0x28>
  {
    USBH_DbgLog("Cannot Find the interface for Communication Interface Class.", phost->pActiveClass->Name);
    return USBH_FAIL;
 8009ab4:	2302      	movs	r3, #2
 8009ab6:	e13d      	b.n	8009d34 <USBH_CDC_InterfaceInit+0x2a4>
  }

  status = USBH_SelectInterface(phost, interface);
 8009ab8:	7bfb      	ldrb	r3, [r7, #15]
 8009aba:	4619      	mov	r1, r3
 8009abc:	6878      	ldr	r0, [r7, #4]
 8009abe:	f000 fc58 	bl	800a372 <USBH_SelectInterface>
 8009ac2:	4603      	mov	r3, r0
 8009ac4:	73bb      	strb	r3, [r7, #14]

  if (status != USBH_OK)
 8009ac6:	7bbb      	ldrb	r3, [r7, #14]
 8009ac8:	2b00      	cmp	r3, #0
 8009aca:	d001      	beq.n	8009ad0 <USBH_CDC_InterfaceInit+0x40>
  {
    return USBH_FAIL;
 8009acc:	2302      	movs	r3, #2
 8009ace:	e131      	b.n	8009d34 <USBH_CDC_InterfaceInit+0x2a4>
  }

  phost->pActiveClass->pData = (CDC_HandleTypeDef *)USBH_malloc(sizeof(CDC_HandleTypeDef));
 8009ad0:	687b      	ldr	r3, [r7, #4]
 8009ad2:	f8d3 437c 	ldr.w	r4, [r3, #892]	@ 0x37c
 8009ad6:	2050      	movs	r0, #80	@ 0x50
 8009ad8:	f002 fb58 	bl	800c18c <malloc>
 8009adc:	4603      	mov	r3, r0
 8009ade:	61e3      	str	r3, [r4, #28]
  CDC_Handle = (CDC_HandleTypeDef *) phost->pActiveClass->pData;
 8009ae0:	687b      	ldr	r3, [r7, #4]
 8009ae2:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 8009ae6:	69db      	ldr	r3, [r3, #28]
 8009ae8:	60bb      	str	r3, [r7, #8]

  if (CDC_Handle == NULL)
 8009aea:	68bb      	ldr	r3, [r7, #8]
 8009aec:	2b00      	cmp	r3, #0
 8009aee:	d101      	bne.n	8009af4 <USBH_CDC_InterfaceInit+0x64>
  {
    USBH_DbgLog("Cannot allocate memory for CDC Handle");
    return USBH_FAIL;
 8009af0:	2302      	movs	r3, #2
 8009af2:	e11f      	b.n	8009d34 <USBH_CDC_InterfaceInit+0x2a4>
  }

  /* Initialize cdc handler */
  (void)USBH_memset(CDC_Handle, 0, sizeof(CDC_HandleTypeDef));
 8009af4:	2250      	movs	r2, #80	@ 0x50
 8009af6:	2100      	movs	r1, #0
 8009af8:	68b8      	ldr	r0, [r7, #8]
 8009afa:	f002 fc05 	bl	800c308 <memset>

  /*Collect the notification endpoint address and length*/
  if ((phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[0].bEndpointAddress & 0x80U) != 0U)
 8009afe:	7bfb      	ldrb	r3, [r7, #15]
 8009b00:	687a      	ldr	r2, [r7, #4]
 8009b02:	211a      	movs	r1, #26
 8009b04:	fb01 f303 	mul.w	r3, r1, r3
 8009b08:	4413      	add	r3, r2
 8009b0a:	f203 334e 	addw	r3, r3, #846	@ 0x34e
 8009b0e:	781b      	ldrb	r3, [r3, #0]
 8009b10:	b25b      	sxtb	r3, r3
 8009b12:	2b00      	cmp	r3, #0
 8009b14:	da15      	bge.n	8009b42 <USBH_CDC_InterfaceInit+0xb2>
  {
    CDC_Handle->CommItf.NotifEp = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[0].bEndpointAddress;
 8009b16:	7bfb      	ldrb	r3, [r7, #15]
 8009b18:	687a      	ldr	r2, [r7, #4]
 8009b1a:	211a      	movs	r1, #26
 8009b1c:	fb01 f303 	mul.w	r3, r1, r3
 8009b20:	4413      	add	r3, r2
 8009b22:	f203 334e 	addw	r3, r3, #846	@ 0x34e
 8009b26:	781a      	ldrb	r2, [r3, #0]
 8009b28:	68bb      	ldr	r3, [r7, #8]
 8009b2a:	705a      	strb	r2, [r3, #1]
    CDC_Handle->CommItf.NotifEpSize  = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[0].wMaxPacketSize;
 8009b2c:	7bfb      	ldrb	r3, [r7, #15]
 8009b2e:	687a      	ldr	r2, [r7, #4]
 8009b30:	211a      	movs	r1, #26
 8009b32:	fb01 f303 	mul.w	r3, r1, r3
 8009b36:	4413      	add	r3, r2
 8009b38:	f503 7354 	add.w	r3, r3, #848	@ 0x350
 8009b3c:	881a      	ldrh	r2, [r3, #0]
 8009b3e:	68bb      	ldr	r3, [r7, #8]
 8009b40:	815a      	strh	r2, [r3, #10]
  }

  /*Allocate the length for host channel number in*/
  CDC_Handle->CommItf.NotifPipe = USBH_AllocPipe(phost, CDC_Handle->CommItf.NotifEp);
 8009b42:	68bb      	ldr	r3, [r7, #8]
 8009b44:	785b      	ldrb	r3, [r3, #1]
 8009b46:	4619      	mov	r1, r3
 8009b48:	6878      	ldr	r0, [r7, #4]
 8009b4a:	f001 ffc4 	bl	800bad6 <USBH_AllocPipe>
 8009b4e:	4603      	mov	r3, r0
 8009b50:	461a      	mov	r2, r3
 8009b52:	68bb      	ldr	r3, [r7, #8]
 8009b54:	701a      	strb	r2, [r3, #0]

  /* Open pipe for Notification endpoint */
  (void)USBH_OpenPipe(phost, CDC_Handle->CommItf.NotifPipe, CDC_Handle->CommItf.NotifEp,
 8009b56:	68bb      	ldr	r3, [r7, #8]
 8009b58:	7819      	ldrb	r1, [r3, #0]
 8009b5a:	68bb      	ldr	r3, [r7, #8]
 8009b5c:	7858      	ldrb	r0, [r3, #1]
 8009b5e:	687b      	ldr	r3, [r7, #4]
 8009b60:	f893 431c 	ldrb.w	r4, [r3, #796]	@ 0x31c
 8009b64:	687b      	ldr	r3, [r7, #4]
 8009b66:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
 8009b6a:	68ba      	ldr	r2, [r7, #8]
 8009b6c:	8952      	ldrh	r2, [r2, #10]
 8009b6e:	9202      	str	r2, [sp, #8]
 8009b70:	2203      	movs	r2, #3
 8009b72:	9201      	str	r2, [sp, #4]
 8009b74:	9300      	str	r3, [sp, #0]
 8009b76:	4623      	mov	r3, r4
 8009b78:	4602      	mov	r2, r0
 8009b7a:	6878      	ldr	r0, [r7, #4]
 8009b7c:	f001 ff7c 	bl	800ba78 <USBH_OpenPipe>
                      phost->device.address, phost->device.speed, USB_EP_TYPE_INTR,
                      CDC_Handle->CommItf.NotifEpSize);

  (void)USBH_LL_SetToggle(phost, CDC_Handle->CommItf.NotifPipe, 0U);
 8009b80:	68bb      	ldr	r3, [r7, #8]
 8009b82:	781b      	ldrb	r3, [r3, #0]
 8009b84:	2200      	movs	r2, #0
 8009b86:	4619      	mov	r1, r3
 8009b88:	6878      	ldr	r0, [r7, #4]
 8009b8a:	f002 fa79 	bl	800c080 <USBH_LL_SetToggle>

  interface = USBH_FindInterface(phost, DATA_INTERFACE_CLASS_CODE,
 8009b8e:	2300      	movs	r3, #0
 8009b90:	2200      	movs	r2, #0
 8009b92:	210a      	movs	r1, #10
 8009b94:	6878      	ldr	r0, [r7, #4]
 8009b96:	f000 fc08 	bl	800a3aa <USBH_FindInterface>
 8009b9a:	4603      	mov	r3, r0
 8009b9c:	73fb      	strb	r3, [r7, #15]
                                   RESERVED, NO_CLASS_SPECIFIC_PROTOCOL_CODE);

  if ((interface == 0xFFU) || (interface >= USBH_MAX_NUM_INTERFACES)) /* No Valid Interface */
 8009b9e:	7bfb      	ldrb	r3, [r7, #15]
 8009ba0:	2bff      	cmp	r3, #255	@ 0xff
 8009ba2:	d002      	beq.n	8009baa <USBH_CDC_InterfaceInit+0x11a>
 8009ba4:	7bfb      	ldrb	r3, [r7, #15]
 8009ba6:	2b01      	cmp	r3, #1
 8009ba8:	d901      	bls.n	8009bae <USBH_CDC_InterfaceInit+0x11e>
  {
    USBH_DbgLog("Cannot Find the interface for Data Interface Class.", phost->pActiveClass->Name);
    return USBH_FAIL;
 8009baa:	2302      	movs	r3, #2
 8009bac:	e0c2      	b.n	8009d34 <USBH_CDC_InterfaceInit+0x2a4>
  }

  /*Collect the class specific endpoint address and length*/
  if ((phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[0].bEndpointAddress & 0x80U) != 0U)
 8009bae:	7bfb      	ldrb	r3, [r7, #15]
 8009bb0:	687a      	ldr	r2, [r7, #4]
 8009bb2:	211a      	movs	r1, #26
 8009bb4:	fb01 f303 	mul.w	r3, r1, r3
 8009bb8:	4413      	add	r3, r2
 8009bba:	f203 334e 	addw	r3, r3, #846	@ 0x34e
 8009bbe:	781b      	ldrb	r3, [r3, #0]
 8009bc0:	b25b      	sxtb	r3, r3
 8009bc2:	2b00      	cmp	r3, #0
 8009bc4:	da16      	bge.n	8009bf4 <USBH_CDC_InterfaceInit+0x164>
  {
    CDC_Handle->DataItf.InEp = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[0].bEndpointAddress;
 8009bc6:	7bfb      	ldrb	r3, [r7, #15]
 8009bc8:	687a      	ldr	r2, [r7, #4]
 8009bca:	211a      	movs	r1, #26
 8009bcc:	fb01 f303 	mul.w	r3, r1, r3
 8009bd0:	4413      	add	r3, r2
 8009bd2:	f203 334e 	addw	r3, r3, #846	@ 0x34e
 8009bd6:	781a      	ldrb	r2, [r3, #0]
 8009bd8:	68bb      	ldr	r3, [r7, #8]
 8009bda:	73da      	strb	r2, [r3, #15]
    CDC_Handle->DataItf.InEpSize  = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[0].wMaxPacketSize;
 8009bdc:	7bfb      	ldrb	r3, [r7, #15]
 8009bde:	687a      	ldr	r2, [r7, #4]
 8009be0:	211a      	movs	r1, #26
 8009be2:	fb01 f303 	mul.w	r3, r1, r3
 8009be6:	4413      	add	r3, r2
 8009be8:	f503 7354 	add.w	r3, r3, #848	@ 0x350
 8009bec:	881a      	ldrh	r2, [r3, #0]
 8009bee:	68bb      	ldr	r3, [r7, #8]
 8009bf0:	835a      	strh	r2, [r3, #26]
 8009bf2:	e015      	b.n	8009c20 <USBH_CDC_InterfaceInit+0x190>
  }
  else
  {
    CDC_Handle->DataItf.OutEp = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[0].bEndpointAddress;
 8009bf4:	7bfb      	ldrb	r3, [r7, #15]
 8009bf6:	687a      	ldr	r2, [r7, #4]
 8009bf8:	211a      	movs	r1, #26
 8009bfa:	fb01 f303 	mul.w	r3, r1, r3
 8009bfe:	4413      	add	r3, r2
 8009c00:	f203 334e 	addw	r3, r3, #846	@ 0x34e
 8009c04:	781a      	ldrb	r2, [r3, #0]
 8009c06:	68bb      	ldr	r3, [r7, #8]
 8009c08:	739a      	strb	r2, [r3, #14]
    CDC_Handle->DataItf.OutEpSize  = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[0].wMaxPacketSize;
 8009c0a:	7bfb      	ldrb	r3, [r7, #15]
 8009c0c:	687a      	ldr	r2, [r7, #4]
 8009c0e:	211a      	movs	r1, #26
 8009c10:	fb01 f303 	mul.w	r3, r1, r3
 8009c14:	4413      	add	r3, r2
 8009c16:	f503 7354 	add.w	r3, r3, #848	@ 0x350
 8009c1a:	881a      	ldrh	r2, [r3, #0]
 8009c1c:	68bb      	ldr	r3, [r7, #8]
 8009c1e:	831a      	strh	r2, [r3, #24]
  }

  if ((phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[1].bEndpointAddress & 0x80U) != 0U)
 8009c20:	7bfb      	ldrb	r3, [r7, #15]
 8009c22:	687a      	ldr	r2, [r7, #4]
 8009c24:	211a      	movs	r1, #26
 8009c26:	fb01 f303 	mul.w	r3, r1, r3
 8009c2a:	4413      	add	r3, r2
 8009c2c:	f203 3356 	addw	r3, r3, #854	@ 0x356
 8009c30:	781b      	ldrb	r3, [r3, #0]
 8009c32:	b25b      	sxtb	r3, r3
 8009c34:	2b00      	cmp	r3, #0
 8009c36:	da16      	bge.n	8009c66 <USBH_CDC_InterfaceInit+0x1d6>
  {
    CDC_Handle->DataItf.InEp = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[1].bEndpointAddress;
 8009c38:	7bfb      	ldrb	r3, [r7, #15]
 8009c3a:	687a      	ldr	r2, [r7, #4]
 8009c3c:	211a      	movs	r1, #26
 8009c3e:	fb01 f303 	mul.w	r3, r1, r3
 8009c42:	4413      	add	r3, r2
 8009c44:	f203 3356 	addw	r3, r3, #854	@ 0x356
 8009c48:	781a      	ldrb	r2, [r3, #0]
 8009c4a:	68bb      	ldr	r3, [r7, #8]
 8009c4c:	73da      	strb	r2, [r3, #15]
    CDC_Handle->DataItf.InEpSize  = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[1].wMaxPacketSize;
 8009c4e:	7bfb      	ldrb	r3, [r7, #15]
 8009c50:	687a      	ldr	r2, [r7, #4]
 8009c52:	211a      	movs	r1, #26
 8009c54:	fb01 f303 	mul.w	r3, r1, r3
 8009c58:	4413      	add	r3, r2
 8009c5a:	f503 7356 	add.w	r3, r3, #856	@ 0x358
 8009c5e:	881a      	ldrh	r2, [r3, #0]
 8009c60:	68bb      	ldr	r3, [r7, #8]
 8009c62:	835a      	strh	r2, [r3, #26]
 8009c64:	e015      	b.n	8009c92 <USBH_CDC_InterfaceInit+0x202>
  }
  else
  {
    CDC_Handle->DataItf.OutEp = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[1].bEndpointAddress;
 8009c66:	7bfb      	ldrb	r3, [r7, #15]
 8009c68:	687a      	ldr	r2, [r7, #4]
 8009c6a:	211a      	movs	r1, #26
 8009c6c:	fb01 f303 	mul.w	r3, r1, r3
 8009c70:	4413      	add	r3, r2
 8009c72:	f203 3356 	addw	r3, r3, #854	@ 0x356
 8009c76:	781a      	ldrb	r2, [r3, #0]
 8009c78:	68bb      	ldr	r3, [r7, #8]
 8009c7a:	739a      	strb	r2, [r3, #14]
    CDC_Handle->DataItf.OutEpSize = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[1].wMaxPacketSize;
 8009c7c:	7bfb      	ldrb	r3, [r7, #15]
 8009c7e:	687a      	ldr	r2, [r7, #4]
 8009c80:	211a      	movs	r1, #26
 8009c82:	fb01 f303 	mul.w	r3, r1, r3
 8009c86:	4413      	add	r3, r2
 8009c88:	f503 7356 	add.w	r3, r3, #856	@ 0x358
 8009c8c:	881a      	ldrh	r2, [r3, #0]
 8009c8e:	68bb      	ldr	r3, [r7, #8]
 8009c90:	831a      	strh	r2, [r3, #24]
  }

  /*Allocate the length for host channel number out*/
  CDC_Handle->DataItf.OutPipe = USBH_AllocPipe(phost, CDC_Handle->DataItf.OutEp);
 8009c92:	68bb      	ldr	r3, [r7, #8]
 8009c94:	7b9b      	ldrb	r3, [r3, #14]
 8009c96:	4619      	mov	r1, r3
 8009c98:	6878      	ldr	r0, [r7, #4]
 8009c9a:	f001 ff1c 	bl	800bad6 <USBH_AllocPipe>
 8009c9e:	4603      	mov	r3, r0
 8009ca0:	461a      	mov	r2, r3
 8009ca2:	68bb      	ldr	r3, [r7, #8]
 8009ca4:	735a      	strb	r2, [r3, #13]

  /*Allocate the length for host channel number in*/
  CDC_Handle->DataItf.InPipe = USBH_AllocPipe(phost, CDC_Handle->DataItf.InEp);
 8009ca6:	68bb      	ldr	r3, [r7, #8]
 8009ca8:	7bdb      	ldrb	r3, [r3, #15]
 8009caa:	4619      	mov	r1, r3
 8009cac:	6878      	ldr	r0, [r7, #4]
 8009cae:	f001 ff12 	bl	800bad6 <USBH_AllocPipe>
 8009cb2:	4603      	mov	r3, r0
 8009cb4:	461a      	mov	r2, r3
 8009cb6:	68bb      	ldr	r3, [r7, #8]
 8009cb8:	731a      	strb	r2, [r3, #12]

  /* Open channel for OUT endpoint */
  (void)USBH_OpenPipe(phost, CDC_Handle->DataItf.OutPipe, CDC_Handle->DataItf.OutEp,
 8009cba:	68bb      	ldr	r3, [r7, #8]
 8009cbc:	7b59      	ldrb	r1, [r3, #13]
 8009cbe:	68bb      	ldr	r3, [r7, #8]
 8009cc0:	7b98      	ldrb	r0, [r3, #14]
 8009cc2:	687b      	ldr	r3, [r7, #4]
 8009cc4:	f893 431c 	ldrb.w	r4, [r3, #796]	@ 0x31c
 8009cc8:	687b      	ldr	r3, [r7, #4]
 8009cca:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
 8009cce:	68ba      	ldr	r2, [r7, #8]
 8009cd0:	8b12      	ldrh	r2, [r2, #24]
 8009cd2:	9202      	str	r2, [sp, #8]
 8009cd4:	2202      	movs	r2, #2
 8009cd6:	9201      	str	r2, [sp, #4]
 8009cd8:	9300      	str	r3, [sp, #0]
 8009cda:	4623      	mov	r3, r4
 8009cdc:	4602      	mov	r2, r0
 8009cde:	6878      	ldr	r0, [r7, #4]
 8009ce0:	f001 feca 	bl	800ba78 <USBH_OpenPipe>
                      phost->device.address, phost->device.speed, USB_EP_TYPE_BULK,
                      CDC_Handle->DataItf.OutEpSize);

  /* Open channel for IN endpoint */
  (void)USBH_OpenPipe(phost, CDC_Handle->DataItf.InPipe, CDC_Handle->DataItf.InEp,
 8009ce4:	68bb      	ldr	r3, [r7, #8]
 8009ce6:	7b19      	ldrb	r1, [r3, #12]
 8009ce8:	68bb      	ldr	r3, [r7, #8]
 8009cea:	7bd8      	ldrb	r0, [r3, #15]
 8009cec:	687b      	ldr	r3, [r7, #4]
 8009cee:	f893 431c 	ldrb.w	r4, [r3, #796]	@ 0x31c
 8009cf2:	687b      	ldr	r3, [r7, #4]
 8009cf4:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
 8009cf8:	68ba      	ldr	r2, [r7, #8]
 8009cfa:	8b52      	ldrh	r2, [r2, #26]
 8009cfc:	9202      	str	r2, [sp, #8]
 8009cfe:	2202      	movs	r2, #2
 8009d00:	9201      	str	r2, [sp, #4]
 8009d02:	9300      	str	r3, [sp, #0]
 8009d04:	4623      	mov	r3, r4
 8009d06:	4602      	mov	r2, r0
 8009d08:	6878      	ldr	r0, [r7, #4]
 8009d0a:	f001 feb5 	bl	800ba78 <USBH_OpenPipe>
                      phost->device.address, phost->device.speed, USB_EP_TYPE_BULK,
                      CDC_Handle->DataItf.InEpSize);

  CDC_Handle->state = CDC_IDLE_STATE;
 8009d0e:	68bb      	ldr	r3, [r7, #8]
 8009d10:	2200      	movs	r2, #0
 8009d12:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c

  (void)USBH_LL_SetToggle(phost, CDC_Handle->DataItf.OutPipe, 0U);
 8009d16:	68bb      	ldr	r3, [r7, #8]
 8009d18:	7b5b      	ldrb	r3, [r3, #13]
 8009d1a:	2200      	movs	r2, #0
 8009d1c:	4619      	mov	r1, r3
 8009d1e:	6878      	ldr	r0, [r7, #4]
 8009d20:	f002 f9ae 	bl	800c080 <USBH_LL_SetToggle>
  (void)USBH_LL_SetToggle(phost, CDC_Handle->DataItf.InPipe, 0U);
 8009d24:	68bb      	ldr	r3, [r7, #8]
 8009d26:	7b1b      	ldrb	r3, [r3, #12]
 8009d28:	2200      	movs	r2, #0
 8009d2a:	4619      	mov	r1, r3
 8009d2c:	6878      	ldr	r0, [r7, #4]
 8009d2e:	f002 f9a7 	bl	800c080 <USBH_LL_SetToggle>

  return USBH_OK;
 8009d32:	2300      	movs	r3, #0
}
 8009d34:	4618      	mov	r0, r3
 8009d36:	3714      	adds	r7, #20
 8009d38:	46bd      	mov	sp, r7
 8009d3a:	bd90      	pop	{r4, r7, pc}

08009d3c <USBH_CDC_InterfaceDeInit>:
  *         The function DeInit the Pipes used for the CDC class.
  * @param  phost: Host handle
  * @retval USBH Status
  */
static USBH_StatusTypeDef USBH_CDC_InterfaceDeInit(USBH_HandleTypeDef *phost)
{
 8009d3c:	b580      	push	{r7, lr}
 8009d3e:	b084      	sub	sp, #16
 8009d40:	af00      	add	r7, sp, #0
 8009d42:	6078      	str	r0, [r7, #4]
  CDC_HandleTypeDef *CDC_Handle = (CDC_HandleTypeDef *) phost->pActiveClass->pData;
 8009d44:	687b      	ldr	r3, [r7, #4]
 8009d46:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 8009d4a:	69db      	ldr	r3, [r3, #28]
 8009d4c:	60fb      	str	r3, [r7, #12]

  if ((CDC_Handle->CommItf.NotifPipe) != 0U)
 8009d4e:	68fb      	ldr	r3, [r7, #12]
 8009d50:	781b      	ldrb	r3, [r3, #0]
 8009d52:	2b00      	cmp	r3, #0
 8009d54:	d00e      	beq.n	8009d74 <USBH_CDC_InterfaceDeInit+0x38>
  {
    (void)USBH_ClosePipe(phost, CDC_Handle->CommItf.NotifPipe);
 8009d56:	68fb      	ldr	r3, [r7, #12]
 8009d58:	781b      	ldrb	r3, [r3, #0]
 8009d5a:	4619      	mov	r1, r3
 8009d5c:	6878      	ldr	r0, [r7, #4]
 8009d5e:	f001 feaa 	bl	800bab6 <USBH_ClosePipe>
    (void)USBH_FreePipe(phost, CDC_Handle->CommItf.NotifPipe);
 8009d62:	68fb      	ldr	r3, [r7, #12]
 8009d64:	781b      	ldrb	r3, [r3, #0]
 8009d66:	4619      	mov	r1, r3
 8009d68:	6878      	ldr	r0, [r7, #4]
 8009d6a:	f001 fed5 	bl	800bb18 <USBH_FreePipe>
    CDC_Handle->CommItf.NotifPipe = 0U;     /* Reset the Channel as Free */
 8009d6e:	68fb      	ldr	r3, [r7, #12]
 8009d70:	2200      	movs	r2, #0
 8009d72:	701a      	strb	r2, [r3, #0]
  }

  if ((CDC_Handle->DataItf.InPipe) != 0U)
 8009d74:	68fb      	ldr	r3, [r7, #12]
 8009d76:	7b1b      	ldrb	r3, [r3, #12]
 8009d78:	2b00      	cmp	r3, #0
 8009d7a:	d00e      	beq.n	8009d9a <USBH_CDC_InterfaceDeInit+0x5e>
  {
    (void)USBH_ClosePipe(phost, CDC_Handle->DataItf.InPipe);
 8009d7c:	68fb      	ldr	r3, [r7, #12]
 8009d7e:	7b1b      	ldrb	r3, [r3, #12]
 8009d80:	4619      	mov	r1, r3
 8009d82:	6878      	ldr	r0, [r7, #4]
 8009d84:	f001 fe97 	bl	800bab6 <USBH_ClosePipe>
    (void)USBH_FreePipe(phost, CDC_Handle->DataItf.InPipe);
 8009d88:	68fb      	ldr	r3, [r7, #12]
 8009d8a:	7b1b      	ldrb	r3, [r3, #12]
 8009d8c:	4619      	mov	r1, r3
 8009d8e:	6878      	ldr	r0, [r7, #4]
 8009d90:	f001 fec2 	bl	800bb18 <USBH_FreePipe>
    CDC_Handle->DataItf.InPipe = 0U;     /* Reset the Channel as Free */
 8009d94:	68fb      	ldr	r3, [r7, #12]
 8009d96:	2200      	movs	r2, #0
 8009d98:	731a      	strb	r2, [r3, #12]
  }

  if ((CDC_Handle->DataItf.OutPipe) != 0U)
 8009d9a:	68fb      	ldr	r3, [r7, #12]
 8009d9c:	7b5b      	ldrb	r3, [r3, #13]
 8009d9e:	2b00      	cmp	r3, #0
 8009da0:	d00e      	beq.n	8009dc0 <USBH_CDC_InterfaceDeInit+0x84>
  {
    (void)USBH_ClosePipe(phost, CDC_Handle->DataItf.OutPipe);
 8009da2:	68fb      	ldr	r3, [r7, #12]
 8009da4:	7b5b      	ldrb	r3, [r3, #13]
 8009da6:	4619      	mov	r1, r3
 8009da8:	6878      	ldr	r0, [r7, #4]
 8009daa:	f001 fe84 	bl	800bab6 <USBH_ClosePipe>
    (void)USBH_FreePipe(phost, CDC_Handle->DataItf.OutPipe);
 8009dae:	68fb      	ldr	r3, [r7, #12]
 8009db0:	7b5b      	ldrb	r3, [r3, #13]
 8009db2:	4619      	mov	r1, r3
 8009db4:	6878      	ldr	r0, [r7, #4]
 8009db6:	f001 feaf 	bl	800bb18 <USBH_FreePipe>
    CDC_Handle->DataItf.OutPipe = 0U;    /* Reset the Channel as Free */
 8009dba:	68fb      	ldr	r3, [r7, #12]
 8009dbc:	2200      	movs	r2, #0
 8009dbe:	735a      	strb	r2, [r3, #13]
  }

  if ((phost->pActiveClass->pData) != NULL)
 8009dc0:	687b      	ldr	r3, [r7, #4]
 8009dc2:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 8009dc6:	69db      	ldr	r3, [r3, #28]
 8009dc8:	2b00      	cmp	r3, #0
 8009dca:	d00b      	beq.n	8009de4 <USBH_CDC_InterfaceDeInit+0xa8>
  {
    USBH_free(phost->pActiveClass->pData);
 8009dcc:	687b      	ldr	r3, [r7, #4]
 8009dce:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 8009dd2:	69db      	ldr	r3, [r3, #28]
 8009dd4:	4618      	mov	r0, r3
 8009dd6:	f002 f9e1 	bl	800c19c <free>
    phost->pActiveClass->pData = 0U;
 8009dda:	687b      	ldr	r3, [r7, #4]
 8009ddc:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 8009de0:	2200      	movs	r2, #0
 8009de2:	61da      	str	r2, [r3, #28]
  }

  return USBH_OK;
 8009de4:	2300      	movs	r3, #0
}
 8009de6:	4618      	mov	r0, r3
 8009de8:	3710      	adds	r7, #16
 8009dea:	46bd      	mov	sp, r7
 8009dec:	bd80      	pop	{r7, pc}

08009dee <USBH_CDC_ClassRequest>:
  *         for CDC class.
  * @param  phost: Host handle
  * @retval USBH Status
  */
static USBH_StatusTypeDef USBH_CDC_ClassRequest(USBH_HandleTypeDef *phost)
{
 8009dee:	b580      	push	{r7, lr}
 8009df0:	b084      	sub	sp, #16
 8009df2:	af00      	add	r7, sp, #0
 8009df4:	6078      	str	r0, [r7, #4]
  USBH_StatusTypeDef status;
  CDC_HandleTypeDef *CDC_Handle = (CDC_HandleTypeDef *) phost->pActiveClass->pData;
 8009df6:	687b      	ldr	r3, [r7, #4]
 8009df8:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 8009dfc:	69db      	ldr	r3, [r3, #28]
 8009dfe:	60fb      	str	r3, [r7, #12]

  /* Issue the get line coding request */
  status = GetLineCoding(phost, &CDC_Handle->LineCoding);
 8009e00:	68fb      	ldr	r3, [r7, #12]
 8009e02:	3340      	adds	r3, #64	@ 0x40
 8009e04:	4619      	mov	r1, r3
 8009e06:	6878      	ldr	r0, [r7, #4]
 8009e08:	f000 f8b1 	bl	8009f6e <GetLineCoding>
 8009e0c:	4603      	mov	r3, r0
 8009e0e:	72fb      	strb	r3, [r7, #11]
  if (status == USBH_OK)
 8009e10:	7afb      	ldrb	r3, [r7, #11]
 8009e12:	2b00      	cmp	r3, #0
 8009e14:	d105      	bne.n	8009e22 <USBH_CDC_ClassRequest+0x34>
  {
    phost->pUser(phost, HOST_USER_CLASS_ACTIVE);
 8009e16:	687b      	ldr	r3, [r7, #4]
 8009e18:	f8d3 33d4 	ldr.w	r3, [r3, #980]	@ 0x3d4
 8009e1c:	2102      	movs	r1, #2
 8009e1e:	6878      	ldr	r0, [r7, #4]
 8009e20:	4798      	blx	r3
  else
  {
    /* .. */
  }

  return status;
 8009e22:	7afb      	ldrb	r3, [r7, #11]
}
 8009e24:	4618      	mov	r0, r3
 8009e26:	3710      	adds	r7, #16
 8009e28:	46bd      	mov	sp, r7
 8009e2a:	bd80      	pop	{r7, pc}

08009e2c <USBH_CDC_Process>:
  *         The function is for managing state machine for CDC data transfers
  * @param  phost: Host handle
  * @retval USBH Status
  */
static USBH_StatusTypeDef USBH_CDC_Process(USBH_HandleTypeDef *phost)
{
 8009e2c:	b580      	push	{r7, lr}
 8009e2e:	b084      	sub	sp, #16
 8009e30:	af00      	add	r7, sp, #0
 8009e32:	6078      	str	r0, [r7, #4]
  USBH_StatusTypeDef status = USBH_BUSY;
 8009e34:	2301      	movs	r3, #1
 8009e36:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef req_status = USBH_OK;
 8009e38:	2300      	movs	r3, #0
 8009e3a:	73bb      	strb	r3, [r7, #14]
  CDC_HandleTypeDef *CDC_Handle = (CDC_HandleTypeDef *) phost->pActiveClass->pData;
 8009e3c:	687b      	ldr	r3, [r7, #4]
 8009e3e:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 8009e42:	69db      	ldr	r3, [r3, #28]
 8009e44:	60bb      	str	r3, [r7, #8]

  switch (CDC_Handle->state)
 8009e46:	68bb      	ldr	r3, [r7, #8]
 8009e48:	f893 304c 	ldrb.w	r3, [r3, #76]	@ 0x4c
 8009e4c:	2b04      	cmp	r3, #4
 8009e4e:	d877      	bhi.n	8009f40 <USBH_CDC_Process+0x114>
 8009e50:	a201      	add	r2, pc, #4	@ (adr r2, 8009e58 <USBH_CDC_Process+0x2c>)
 8009e52:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009e56:	bf00      	nop
 8009e58:	08009e6d 	.word	0x08009e6d
 8009e5c:	08009e73 	.word	0x08009e73
 8009e60:	08009ea3 	.word	0x08009ea3
 8009e64:	08009f17 	.word	0x08009f17
 8009e68:	08009f25 	.word	0x08009f25
  {

    case CDC_IDLE_STATE:
      status = USBH_OK;
 8009e6c:	2300      	movs	r3, #0
 8009e6e:	73fb      	strb	r3, [r7, #15]
      break;
 8009e70:	e06d      	b.n	8009f4e <USBH_CDC_Process+0x122>

    case CDC_SET_LINE_CODING_STATE:
      req_status = SetLineCoding(phost, CDC_Handle->pUserLineCoding);
 8009e72:	68bb      	ldr	r3, [r7, #8]
 8009e74:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8009e76:	4619      	mov	r1, r3
 8009e78:	6878      	ldr	r0, [r7, #4]
 8009e7a:	f000 f897 	bl	8009fac <SetLineCoding>
 8009e7e:	4603      	mov	r3, r0
 8009e80:	73bb      	strb	r3, [r7, #14]

      if (req_status == USBH_OK)
 8009e82:	7bbb      	ldrb	r3, [r7, #14]
 8009e84:	2b00      	cmp	r3, #0
 8009e86:	d104      	bne.n	8009e92 <USBH_CDC_Process+0x66>
      {
        CDC_Handle->state = CDC_GET_LAST_LINE_CODING_STATE;
 8009e88:	68bb      	ldr	r3, [r7, #8]
 8009e8a:	2202      	movs	r2, #2
 8009e8c:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c
        if (req_status != USBH_BUSY)
        {
          CDC_Handle->state = CDC_ERROR_STATE;
        }
      }
      break;
 8009e90:	e058      	b.n	8009f44 <USBH_CDC_Process+0x118>
        if (req_status != USBH_BUSY)
 8009e92:	7bbb      	ldrb	r3, [r7, #14]
 8009e94:	2b01      	cmp	r3, #1
 8009e96:	d055      	beq.n	8009f44 <USBH_CDC_Process+0x118>
          CDC_Handle->state = CDC_ERROR_STATE;
 8009e98:	68bb      	ldr	r3, [r7, #8]
 8009e9a:	2204      	movs	r2, #4
 8009e9c:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c
      break;
 8009ea0:	e050      	b.n	8009f44 <USBH_CDC_Process+0x118>


    case CDC_GET_LAST_LINE_CODING_STATE:
      req_status = GetLineCoding(phost, &(CDC_Handle->LineCoding));
 8009ea2:	68bb      	ldr	r3, [r7, #8]
 8009ea4:	3340      	adds	r3, #64	@ 0x40
 8009ea6:	4619      	mov	r1, r3
 8009ea8:	6878      	ldr	r0, [r7, #4]
 8009eaa:	f000 f860 	bl	8009f6e <GetLineCoding>
 8009eae:	4603      	mov	r3, r0
 8009eb0:	73bb      	strb	r3, [r7, #14]

      if (req_status == USBH_OK)
 8009eb2:	7bbb      	ldrb	r3, [r7, #14]
 8009eb4:	2b00      	cmp	r3, #0
 8009eb6:	d126      	bne.n	8009f06 <USBH_CDC_Process+0xda>
      {
        CDC_Handle->state = CDC_IDLE_STATE;
 8009eb8:	68bb      	ldr	r3, [r7, #8]
 8009eba:	2200      	movs	r2, #0
 8009ebc:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c

        if ((CDC_Handle->LineCoding.b.bCharFormat == CDC_Handle->pUserLineCoding->b.bCharFormat) &&
 8009ec0:	68bb      	ldr	r3, [r7, #8]
 8009ec2:	f893 2044 	ldrb.w	r2, [r3, #68]	@ 0x44
 8009ec6:	68bb      	ldr	r3, [r7, #8]
 8009ec8:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8009eca:	791b      	ldrb	r3, [r3, #4]
 8009ecc:	429a      	cmp	r2, r3
 8009ece:	d13b      	bne.n	8009f48 <USBH_CDC_Process+0x11c>
            (CDC_Handle->LineCoding.b.bDataBits == CDC_Handle->pUserLineCoding->b.bDataBits) &&
 8009ed0:	68bb      	ldr	r3, [r7, #8]
 8009ed2:	f893 2046 	ldrb.w	r2, [r3, #70]	@ 0x46
 8009ed6:	68bb      	ldr	r3, [r7, #8]
 8009ed8:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8009eda:	799b      	ldrb	r3, [r3, #6]
        if ((CDC_Handle->LineCoding.b.bCharFormat == CDC_Handle->pUserLineCoding->b.bCharFormat) &&
 8009edc:	429a      	cmp	r2, r3
 8009ede:	d133      	bne.n	8009f48 <USBH_CDC_Process+0x11c>
            (CDC_Handle->LineCoding.b.bParityType == CDC_Handle->pUserLineCoding->b.bParityType) &&
 8009ee0:	68bb      	ldr	r3, [r7, #8]
 8009ee2:	f893 2045 	ldrb.w	r2, [r3, #69]	@ 0x45
 8009ee6:	68bb      	ldr	r3, [r7, #8]
 8009ee8:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8009eea:	795b      	ldrb	r3, [r3, #5]
            (CDC_Handle->LineCoding.b.bDataBits == CDC_Handle->pUserLineCoding->b.bDataBits) &&
 8009eec:	429a      	cmp	r2, r3
 8009eee:	d12b      	bne.n	8009f48 <USBH_CDC_Process+0x11c>
            (CDC_Handle->LineCoding.b.dwDTERate == CDC_Handle->pUserLineCoding->b.dwDTERate))
 8009ef0:	68bb      	ldr	r3, [r7, #8]
 8009ef2:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8009ef4:	68bb      	ldr	r3, [r7, #8]
 8009ef6:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8009ef8:	681b      	ldr	r3, [r3, #0]
            (CDC_Handle->LineCoding.b.bParityType == CDC_Handle->pUserLineCoding->b.bParityType) &&
 8009efa:	429a      	cmp	r2, r3
 8009efc:	d124      	bne.n	8009f48 <USBH_CDC_Process+0x11c>
        {
          USBH_CDC_LineCodingChanged(phost);
 8009efe:	6878      	ldr	r0, [r7, #4]
 8009f00:	f000 f958 	bl	800a1b4 <USBH_CDC_LineCodingChanged>
        if (req_status != USBH_BUSY)
        {
          CDC_Handle->state = CDC_ERROR_STATE;
        }
      }
      break;
 8009f04:	e020      	b.n	8009f48 <USBH_CDC_Process+0x11c>
        if (req_status != USBH_BUSY)
 8009f06:	7bbb      	ldrb	r3, [r7, #14]
 8009f08:	2b01      	cmp	r3, #1
 8009f0a:	d01d      	beq.n	8009f48 <USBH_CDC_Process+0x11c>
          CDC_Handle->state = CDC_ERROR_STATE;
 8009f0c:	68bb      	ldr	r3, [r7, #8]
 8009f0e:	2204      	movs	r2, #4
 8009f10:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c
      break;
 8009f14:	e018      	b.n	8009f48 <USBH_CDC_Process+0x11c>

    case CDC_TRANSFER_DATA:
      CDC_ProcessTransmission(phost);
 8009f16:	6878      	ldr	r0, [r7, #4]
 8009f18:	f000 f867 	bl	8009fea <CDC_ProcessTransmission>
      CDC_ProcessReception(phost);
 8009f1c:	6878      	ldr	r0, [r7, #4]
 8009f1e:	f000 f8da 	bl	800a0d6 <CDC_ProcessReception>
      break;
 8009f22:	e014      	b.n	8009f4e <USBH_CDC_Process+0x122>

    case CDC_ERROR_STATE:
      req_status = USBH_ClrFeature(phost, 0x00U);
 8009f24:	2100      	movs	r1, #0
 8009f26:	6878      	ldr	r0, [r7, #4]
 8009f28:	f001 f81e 	bl	800af68 <USBH_ClrFeature>
 8009f2c:	4603      	mov	r3, r0
 8009f2e:	73bb      	strb	r3, [r7, #14]

      if (req_status == USBH_OK)
 8009f30:	7bbb      	ldrb	r3, [r7, #14]
 8009f32:	2b00      	cmp	r3, #0
 8009f34:	d10a      	bne.n	8009f4c <USBH_CDC_Process+0x120>
      {
        /*Change the state to waiting*/
        CDC_Handle->state = CDC_IDLE_STATE;
 8009f36:	68bb      	ldr	r3, [r7, #8]
 8009f38:	2200      	movs	r2, #0
 8009f3a:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c
      }
      break;
 8009f3e:	e005      	b.n	8009f4c <USBH_CDC_Process+0x120>

    default:
      break;
 8009f40:	bf00      	nop
 8009f42:	e004      	b.n	8009f4e <USBH_CDC_Process+0x122>
      break;
 8009f44:	bf00      	nop
 8009f46:	e002      	b.n	8009f4e <USBH_CDC_Process+0x122>
      break;
 8009f48:	bf00      	nop
 8009f4a:	e000      	b.n	8009f4e <USBH_CDC_Process+0x122>
      break;
 8009f4c:	bf00      	nop

  }

  return status;
 8009f4e:	7bfb      	ldrb	r3, [r7, #15]
}
 8009f50:	4618      	mov	r0, r3
 8009f52:	3710      	adds	r7, #16
 8009f54:	46bd      	mov	sp, r7
 8009f56:	bd80      	pop	{r7, pc}

08009f58 <USBH_CDC_SOFProcess>:
  *         The function is for managing SOF callback
  * @param  phost: Host handle
  * @retval USBH Status
  */
static USBH_StatusTypeDef USBH_CDC_SOFProcess(USBH_HandleTypeDef *phost)
{
 8009f58:	b480      	push	{r7}
 8009f5a:	b083      	sub	sp, #12
 8009f5c:	af00      	add	r7, sp, #0
 8009f5e:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(phost);

  return USBH_OK;
 8009f60:	2300      	movs	r3, #0
}
 8009f62:	4618      	mov	r0, r3
 8009f64:	370c      	adds	r7, #12
 8009f66:	46bd      	mov	sp, r7
 8009f68:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009f6c:	4770      	bx	lr

08009f6e <GetLineCoding>:
  *         configured line coding.
  * @param  pdev: Selected device
  * @retval USBH_StatusTypeDef : USB ctl xfer status
  */
static USBH_StatusTypeDef GetLineCoding(USBH_HandleTypeDef *phost, CDC_LineCodingTypeDef *linecoding)
{
 8009f6e:	b580      	push	{r7, lr}
 8009f70:	b082      	sub	sp, #8
 8009f72:	af00      	add	r7, sp, #0
 8009f74:	6078      	str	r0, [r7, #4]
 8009f76:	6039      	str	r1, [r7, #0]

  phost->Control.setup.b.bmRequestType = USB_D2H | USB_REQ_TYPE_CLASS | \
 8009f78:	687b      	ldr	r3, [r7, #4]
 8009f7a:	22a1      	movs	r2, #161	@ 0xa1
 8009f7c:	741a      	strb	r2, [r3, #16]
                                         USB_REQ_RECIPIENT_INTERFACE;

  phost->Control.setup.b.bRequest = CDC_GET_LINE_CODING;
 8009f7e:	687b      	ldr	r3, [r7, #4]
 8009f80:	2221      	movs	r2, #33	@ 0x21
 8009f82:	745a      	strb	r2, [r3, #17]
  phost->Control.setup.b.wValue.w = 0U;
 8009f84:	687b      	ldr	r3, [r7, #4]
 8009f86:	2200      	movs	r2, #0
 8009f88:	825a      	strh	r2, [r3, #18]
  phost->Control.setup.b.wIndex.w = 0U;
 8009f8a:	687b      	ldr	r3, [r7, #4]
 8009f8c:	2200      	movs	r2, #0
 8009f8e:	829a      	strh	r2, [r3, #20]
  phost->Control.setup.b.wLength.w = LINE_CODING_STRUCTURE_SIZE;
 8009f90:	687b      	ldr	r3, [r7, #4]
 8009f92:	2207      	movs	r2, #7
 8009f94:	82da      	strh	r2, [r3, #22]

  return USBH_CtlReq(phost, linecoding->Array, LINE_CODING_STRUCTURE_SIZE);
 8009f96:	683b      	ldr	r3, [r7, #0]
 8009f98:	2207      	movs	r2, #7
 8009f9a:	4619      	mov	r1, r3
 8009f9c:	6878      	ldr	r0, [r7, #4]
 8009f9e:	f001 fb17 	bl	800b5d0 <USBH_CtlReq>
 8009fa2:	4603      	mov	r3, r0
}
 8009fa4:	4618      	mov	r0, r3
 8009fa6:	3708      	adds	r7, #8
 8009fa8:	46bd      	mov	sp, r7
 8009faa:	bd80      	pop	{r7, pc}

08009fac <SetLineCoding>:
  * @param  pdev: Selected device
  * @retval USBH_StatusTypeDef : USB ctl xfer status
  */
static USBH_StatusTypeDef SetLineCoding(USBH_HandleTypeDef *phost,
                                        CDC_LineCodingTypeDef *linecoding)
{
 8009fac:	b580      	push	{r7, lr}
 8009fae:	b082      	sub	sp, #8
 8009fb0:	af00      	add	r7, sp, #0
 8009fb2:	6078      	str	r0, [r7, #4]
 8009fb4:	6039      	str	r1, [r7, #0]
  phost->Control.setup.b.bmRequestType = USB_H2D | USB_REQ_TYPE_CLASS |
 8009fb6:	687b      	ldr	r3, [r7, #4]
 8009fb8:	2221      	movs	r2, #33	@ 0x21
 8009fba:	741a      	strb	r2, [r3, #16]
                                         USB_REQ_RECIPIENT_INTERFACE;

  phost->Control.setup.b.bRequest = CDC_SET_LINE_CODING;
 8009fbc:	687b      	ldr	r3, [r7, #4]
 8009fbe:	2220      	movs	r2, #32
 8009fc0:	745a      	strb	r2, [r3, #17]
  phost->Control.setup.b.wValue.w = 0U;
 8009fc2:	687b      	ldr	r3, [r7, #4]
 8009fc4:	2200      	movs	r2, #0
 8009fc6:	825a      	strh	r2, [r3, #18]

  phost->Control.setup.b.wIndex.w = 0U;
 8009fc8:	687b      	ldr	r3, [r7, #4]
 8009fca:	2200      	movs	r2, #0
 8009fcc:	829a      	strh	r2, [r3, #20]

  phost->Control.setup.b.wLength.w = LINE_CODING_STRUCTURE_SIZE;
 8009fce:	687b      	ldr	r3, [r7, #4]
 8009fd0:	2207      	movs	r2, #7
 8009fd2:	82da      	strh	r2, [r3, #22]

  return USBH_CtlReq(phost, linecoding->Array, LINE_CODING_STRUCTURE_SIZE);
 8009fd4:	683b      	ldr	r3, [r7, #0]
 8009fd6:	2207      	movs	r2, #7
 8009fd8:	4619      	mov	r1, r3
 8009fda:	6878      	ldr	r0, [r7, #4]
 8009fdc:	f001 faf8 	bl	800b5d0 <USBH_CtlReq>
 8009fe0:	4603      	mov	r3, r0
}
 8009fe2:	4618      	mov	r0, r3
 8009fe4:	3708      	adds	r7, #8
 8009fe6:	46bd      	mov	sp, r7
 8009fe8:	bd80      	pop	{r7, pc}

08009fea <CDC_ProcessTransmission>:
  * @brief  The function is responsible for sending data to the device
  *  @param  pdev: Selected device
  * @retval None
  */
static void CDC_ProcessTransmission(USBH_HandleTypeDef *phost)
{
 8009fea:	b580      	push	{r7, lr}
 8009fec:	b086      	sub	sp, #24
 8009fee:	af02      	add	r7, sp, #8
 8009ff0:	6078      	str	r0, [r7, #4]
  CDC_HandleTypeDef *CDC_Handle = (CDC_HandleTypeDef *) phost->pActiveClass->pData;
 8009ff2:	687b      	ldr	r3, [r7, #4]
 8009ff4:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 8009ff8:	69db      	ldr	r3, [r3, #28]
 8009ffa:	60fb      	str	r3, [r7, #12]
  USBH_URBStateTypeDef URB_Status = USBH_URB_IDLE;
 8009ffc:	2300      	movs	r3, #0
 8009ffe:	72fb      	strb	r3, [r7, #11]

  switch (CDC_Handle->data_tx_state)
 800a000:	68fb      	ldr	r3, [r7, #12]
 800a002:	f893 304d 	ldrb.w	r3, [r3, #77]	@ 0x4d
 800a006:	2b01      	cmp	r3, #1
 800a008:	d002      	beq.n	800a010 <CDC_ProcessTransmission+0x26>
 800a00a:	2b02      	cmp	r3, #2
 800a00c:	d023      	beq.n	800a056 <CDC_ProcessTransmission+0x6c>
        }
      }
      break;

    default:
      break;
 800a00e:	e05e      	b.n	800a0ce <CDC_ProcessTransmission+0xe4>
      if (CDC_Handle->TxDataLength > CDC_Handle->DataItf.OutEpSize)
 800a010:	68fb      	ldr	r3, [r7, #12]
 800a012:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800a014:	68fa      	ldr	r2, [r7, #12]
 800a016:	8b12      	ldrh	r2, [r2, #24]
 800a018:	4293      	cmp	r3, r2
 800a01a:	d90b      	bls.n	800a034 <CDC_ProcessTransmission+0x4a>
        (void)USBH_BulkSendData(phost,
 800a01c:	68fb      	ldr	r3, [r7, #12]
 800a01e:	69d9      	ldr	r1, [r3, #28]
 800a020:	68fb      	ldr	r3, [r7, #12]
 800a022:	8b1a      	ldrh	r2, [r3, #24]
 800a024:	68fb      	ldr	r3, [r7, #12]
 800a026:	7b5b      	ldrb	r3, [r3, #13]
 800a028:	2001      	movs	r0, #1
 800a02a:	9000      	str	r0, [sp, #0]
 800a02c:	6878      	ldr	r0, [r7, #4]
 800a02e:	f001 fce0 	bl	800b9f2 <USBH_BulkSendData>
 800a032:	e00b      	b.n	800a04c <CDC_ProcessTransmission+0x62>
        (void)USBH_BulkSendData(phost,
 800a034:	68fb      	ldr	r3, [r7, #12]
 800a036:	69d9      	ldr	r1, [r3, #28]
                                (uint16_t)CDC_Handle->TxDataLength,
 800a038:	68fb      	ldr	r3, [r7, #12]
 800a03a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
        (void)USBH_BulkSendData(phost,
 800a03c:	b29a      	uxth	r2, r3
 800a03e:	68fb      	ldr	r3, [r7, #12]
 800a040:	7b5b      	ldrb	r3, [r3, #13]
 800a042:	2001      	movs	r0, #1
 800a044:	9000      	str	r0, [sp, #0]
 800a046:	6878      	ldr	r0, [r7, #4]
 800a048:	f001 fcd3 	bl	800b9f2 <USBH_BulkSendData>
      CDC_Handle->data_tx_state = CDC_SEND_DATA_WAIT;
 800a04c:	68fb      	ldr	r3, [r7, #12]
 800a04e:	2202      	movs	r2, #2
 800a050:	f883 204d 	strb.w	r2, [r3, #77]	@ 0x4d
      break;
 800a054:	e03b      	b.n	800a0ce <CDC_ProcessTransmission+0xe4>
      URB_Status = USBH_LL_GetURBState(phost, CDC_Handle->DataItf.OutPipe);
 800a056:	68fb      	ldr	r3, [r7, #12]
 800a058:	7b5b      	ldrb	r3, [r3, #13]
 800a05a:	4619      	mov	r1, r3
 800a05c:	6878      	ldr	r0, [r7, #4]
 800a05e:	f001 ffe5 	bl	800c02c <USBH_LL_GetURBState>
 800a062:	4603      	mov	r3, r0
 800a064:	72fb      	strb	r3, [r7, #11]
      if (URB_Status == USBH_URB_DONE)
 800a066:	7afb      	ldrb	r3, [r7, #11]
 800a068:	2b01      	cmp	r3, #1
 800a06a:	d128      	bne.n	800a0be <CDC_ProcessTransmission+0xd4>
        if (CDC_Handle->TxDataLength > CDC_Handle->DataItf.OutEpSize)
 800a06c:	68fb      	ldr	r3, [r7, #12]
 800a06e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800a070:	68fa      	ldr	r2, [r7, #12]
 800a072:	8b12      	ldrh	r2, [r2, #24]
 800a074:	4293      	cmp	r3, r2
 800a076:	d90e      	bls.n	800a096 <CDC_ProcessTransmission+0xac>
          CDC_Handle->TxDataLength -= CDC_Handle->DataItf.OutEpSize;
 800a078:	68fb      	ldr	r3, [r7, #12]
 800a07a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800a07c:	68fa      	ldr	r2, [r7, #12]
 800a07e:	8b12      	ldrh	r2, [r2, #24]
 800a080:	1a9a      	subs	r2, r3, r2
 800a082:	68fb      	ldr	r3, [r7, #12]
 800a084:	625a      	str	r2, [r3, #36]	@ 0x24
          CDC_Handle->pTxData += CDC_Handle->DataItf.OutEpSize;
 800a086:	68fb      	ldr	r3, [r7, #12]
 800a088:	69db      	ldr	r3, [r3, #28]
 800a08a:	68fa      	ldr	r2, [r7, #12]
 800a08c:	8b12      	ldrh	r2, [r2, #24]
 800a08e:	441a      	add	r2, r3
 800a090:	68fb      	ldr	r3, [r7, #12]
 800a092:	61da      	str	r2, [r3, #28]
 800a094:	e002      	b.n	800a09c <CDC_ProcessTransmission+0xb2>
          CDC_Handle->TxDataLength = 0U;
 800a096:	68fb      	ldr	r3, [r7, #12]
 800a098:	2200      	movs	r2, #0
 800a09a:	625a      	str	r2, [r3, #36]	@ 0x24
        if (CDC_Handle->TxDataLength > 0U)
 800a09c:	68fb      	ldr	r3, [r7, #12]
 800a09e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800a0a0:	2b00      	cmp	r3, #0
 800a0a2:	d004      	beq.n	800a0ae <CDC_ProcessTransmission+0xc4>
          CDC_Handle->data_tx_state = CDC_SEND_DATA;
 800a0a4:	68fb      	ldr	r3, [r7, #12]
 800a0a6:	2201      	movs	r2, #1
 800a0a8:	f883 204d 	strb.w	r2, [r3, #77]	@ 0x4d
      break;
 800a0ac:	e00e      	b.n	800a0cc <CDC_ProcessTransmission+0xe2>
          CDC_Handle->data_tx_state = CDC_IDLE;
 800a0ae:	68fb      	ldr	r3, [r7, #12]
 800a0b0:	2200      	movs	r2, #0
 800a0b2:	f883 204d 	strb.w	r2, [r3, #77]	@ 0x4d
          USBH_CDC_TransmitCallback(phost);
 800a0b6:	6878      	ldr	r0, [r7, #4]
 800a0b8:	f000 f868 	bl	800a18c <USBH_CDC_TransmitCallback>
      break;
 800a0bc:	e006      	b.n	800a0cc <CDC_ProcessTransmission+0xe2>
        if (URB_Status == USBH_URB_NOTREADY)
 800a0be:	7afb      	ldrb	r3, [r7, #11]
 800a0c0:	2b02      	cmp	r3, #2
 800a0c2:	d103      	bne.n	800a0cc <CDC_ProcessTransmission+0xe2>
          CDC_Handle->data_tx_state = CDC_SEND_DATA;
 800a0c4:	68fb      	ldr	r3, [r7, #12]
 800a0c6:	2201      	movs	r2, #1
 800a0c8:	f883 204d 	strb.w	r2, [r3, #77]	@ 0x4d
      break;
 800a0cc:	bf00      	nop
  }
}
 800a0ce:	bf00      	nop
 800a0d0:	3710      	adds	r7, #16
 800a0d2:	46bd      	mov	sp, r7
 800a0d4:	bd80      	pop	{r7, pc}

0800a0d6 <CDC_ProcessReception>:
  *  @param  pdev: Selected device
  * @retval None
  */

static void CDC_ProcessReception(USBH_HandleTypeDef *phost)
{
 800a0d6:	b580      	push	{r7, lr}
 800a0d8:	b086      	sub	sp, #24
 800a0da:	af00      	add	r7, sp, #0
 800a0dc:	6078      	str	r0, [r7, #4]
  CDC_HandleTypeDef *CDC_Handle = (CDC_HandleTypeDef *) phost->pActiveClass->pData;
 800a0de:	687b      	ldr	r3, [r7, #4]
 800a0e0:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 800a0e4:	69db      	ldr	r3, [r3, #28]
 800a0e6:	617b      	str	r3, [r7, #20]
  USBH_URBStateTypeDef URB_Status = USBH_URB_IDLE;
 800a0e8:	2300      	movs	r3, #0
 800a0ea:	74fb      	strb	r3, [r7, #19]
  uint32_t length;

  switch (CDC_Handle->data_rx_state)
 800a0ec:	697b      	ldr	r3, [r7, #20]
 800a0ee:	f893 304e 	ldrb.w	r3, [r3, #78]	@ 0x4e
 800a0f2:	2b03      	cmp	r3, #3
 800a0f4:	d002      	beq.n	800a0fc <CDC_ProcessReception+0x26>
 800a0f6:	2b04      	cmp	r3, #4
 800a0f8:	d00e      	beq.n	800a118 <CDC_ProcessReception+0x42>
        /* .. */
      }
      break;

    default:
      break;
 800a0fa:	e043      	b.n	800a184 <CDC_ProcessReception+0xae>
      (void)USBH_BulkReceiveData(phost,
 800a0fc:	697b      	ldr	r3, [r7, #20]
 800a0fe:	6a19      	ldr	r1, [r3, #32]
 800a100:	697b      	ldr	r3, [r7, #20]
 800a102:	8b5a      	ldrh	r2, [r3, #26]
 800a104:	697b      	ldr	r3, [r7, #20]
 800a106:	7b1b      	ldrb	r3, [r3, #12]
 800a108:	6878      	ldr	r0, [r7, #4]
 800a10a:	f001 fc97 	bl	800ba3c <USBH_BulkReceiveData>
      CDC_Handle->data_rx_state = CDC_RECEIVE_DATA_WAIT;
 800a10e:	697b      	ldr	r3, [r7, #20]
 800a110:	2204      	movs	r2, #4
 800a112:	f883 204e 	strb.w	r2, [r3, #78]	@ 0x4e
      break;
 800a116:	e035      	b.n	800a184 <CDC_ProcessReception+0xae>
      URB_Status = USBH_LL_GetURBState(phost, CDC_Handle->DataItf.InPipe);
 800a118:	697b      	ldr	r3, [r7, #20]
 800a11a:	7b1b      	ldrb	r3, [r3, #12]
 800a11c:	4619      	mov	r1, r3
 800a11e:	6878      	ldr	r0, [r7, #4]
 800a120:	f001 ff84 	bl	800c02c <USBH_LL_GetURBState>
 800a124:	4603      	mov	r3, r0
 800a126:	74fb      	strb	r3, [r7, #19]
      if (URB_Status == USBH_URB_DONE)
 800a128:	7cfb      	ldrb	r3, [r7, #19]
 800a12a:	2b01      	cmp	r3, #1
 800a12c:	d129      	bne.n	800a182 <CDC_ProcessReception+0xac>
        length = USBH_LL_GetLastXferSize(phost, CDC_Handle->DataItf.InPipe);
 800a12e:	697b      	ldr	r3, [r7, #20]
 800a130:	7b1b      	ldrb	r3, [r3, #12]
 800a132:	4619      	mov	r1, r3
 800a134:	6878      	ldr	r0, [r7, #4]
 800a136:	f001 fef9 	bl	800bf2c <USBH_LL_GetLastXferSize>
 800a13a:	60f8      	str	r0, [r7, #12]
        if (((CDC_Handle->RxDataLength - length) > 0U) && (length == CDC_Handle->DataItf.InEpSize))
 800a13c:	697b      	ldr	r3, [r7, #20]
 800a13e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800a140:	68fa      	ldr	r2, [r7, #12]
 800a142:	429a      	cmp	r2, r3
 800a144:	d016      	beq.n	800a174 <CDC_ProcessReception+0x9e>
 800a146:	697b      	ldr	r3, [r7, #20]
 800a148:	8b5b      	ldrh	r3, [r3, #26]
 800a14a:	461a      	mov	r2, r3
 800a14c:	68fb      	ldr	r3, [r7, #12]
 800a14e:	4293      	cmp	r3, r2
 800a150:	d110      	bne.n	800a174 <CDC_ProcessReception+0x9e>
          CDC_Handle->RxDataLength -= length;
 800a152:	697b      	ldr	r3, [r7, #20]
 800a154:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 800a156:	68fb      	ldr	r3, [r7, #12]
 800a158:	1ad2      	subs	r2, r2, r3
 800a15a:	697b      	ldr	r3, [r7, #20]
 800a15c:	629a      	str	r2, [r3, #40]	@ 0x28
          CDC_Handle->pRxData += length;
 800a15e:	697b      	ldr	r3, [r7, #20]
 800a160:	6a1a      	ldr	r2, [r3, #32]
 800a162:	68fb      	ldr	r3, [r7, #12]
 800a164:	441a      	add	r2, r3
 800a166:	697b      	ldr	r3, [r7, #20]
 800a168:	621a      	str	r2, [r3, #32]
          CDC_Handle->data_rx_state = CDC_RECEIVE_DATA;
 800a16a:	697b      	ldr	r3, [r7, #20]
 800a16c:	2203      	movs	r2, #3
 800a16e:	f883 204e 	strb.w	r2, [r3, #78]	@ 0x4e
      break;
 800a172:	e006      	b.n	800a182 <CDC_ProcessReception+0xac>
          CDC_Handle->data_rx_state = CDC_IDLE;
 800a174:	697b      	ldr	r3, [r7, #20]
 800a176:	2200      	movs	r2, #0
 800a178:	f883 204e 	strb.w	r2, [r3, #78]	@ 0x4e
          USBH_CDC_ReceiveCallback(phost);
 800a17c:	6878      	ldr	r0, [r7, #4]
 800a17e:	f000 f80f 	bl	800a1a0 <USBH_CDC_ReceiveCallback>
      break;
 800a182:	bf00      	nop
  }
}
 800a184:	bf00      	nop
 800a186:	3718      	adds	r7, #24
 800a188:	46bd      	mov	sp, r7
 800a18a:	bd80      	pop	{r7, pc}

0800a18c <USBH_CDC_TransmitCallback>:
  * @brief  The function informs user that data have been received
  *  @param  pdev: Selected device
  * @retval None
  */
__weak void USBH_CDC_TransmitCallback(USBH_HandleTypeDef *phost)
{
 800a18c:	b480      	push	{r7}
 800a18e:	b083      	sub	sp, #12
 800a190:	af00      	add	r7, sp, #0
 800a192:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(phost);
}
 800a194:	bf00      	nop
 800a196:	370c      	adds	r7, #12
 800a198:	46bd      	mov	sp, r7
 800a19a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a19e:	4770      	bx	lr

0800a1a0 <USBH_CDC_ReceiveCallback>:
  * @brief  The function informs user that data have been sent
  *  @param  pdev: Selected device
  * @retval None
  */
__weak void USBH_CDC_ReceiveCallback(USBH_HandleTypeDef *phost)
{
 800a1a0:	b480      	push	{r7}
 800a1a2:	b083      	sub	sp, #12
 800a1a4:	af00      	add	r7, sp, #0
 800a1a6:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(phost);
}
 800a1a8:	bf00      	nop
 800a1aa:	370c      	adds	r7, #12
 800a1ac:	46bd      	mov	sp, r7
 800a1ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a1b2:	4770      	bx	lr

0800a1b4 <USBH_CDC_LineCodingChanged>:
  * @brief  The function informs user that Settings have been changed
  *  @param  pdev: Selected device
  * @retval None
  */
__weak void USBH_CDC_LineCodingChanged(USBH_HandleTypeDef *phost)
{
 800a1b4:	b480      	push	{r7}
 800a1b6:	b083      	sub	sp, #12
 800a1b8:	af00      	add	r7, sp, #0
 800a1ba:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(phost);
}
 800a1bc:	bf00      	nop
 800a1be:	370c      	adds	r7, #12
 800a1c0:	46bd      	mov	sp, r7
 800a1c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a1c6:	4770      	bx	lr

0800a1c8 <USBH_Init>:
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_Init(USBH_HandleTypeDef *phost,
                             void (*pUsrFunc)(USBH_HandleTypeDef *phost,
                                              uint8_t id), uint8_t id)
{
 800a1c8:	b580      	push	{r7, lr}
 800a1ca:	b084      	sub	sp, #16
 800a1cc:	af00      	add	r7, sp, #0
 800a1ce:	60f8      	str	r0, [r7, #12]
 800a1d0:	60b9      	str	r1, [r7, #8]
 800a1d2:	4613      	mov	r3, r2
 800a1d4:	71fb      	strb	r3, [r7, #7]
  /* Check whether the USB Host handle is valid */
  if (phost == NULL)
 800a1d6:	68fb      	ldr	r3, [r7, #12]
 800a1d8:	2b00      	cmp	r3, #0
 800a1da:	d101      	bne.n	800a1e0 <USBH_Init+0x18>
  {
    USBH_ErrLog("Invalid Host handle");
    return USBH_FAIL;
 800a1dc:	2302      	movs	r3, #2
 800a1de:	e029      	b.n	800a234 <USBH_Init+0x6c>
  }

  /* Set DRiver ID */
  phost->id = id;
 800a1e0:	68fb      	ldr	r3, [r7, #12]
 800a1e2:	79fa      	ldrb	r2, [r7, #7]
 800a1e4:	f883 23cc 	strb.w	r2, [r3, #972]	@ 0x3cc

  /* Unlink class*/
  phost->pActiveClass = NULL;
 800a1e8:	68fb      	ldr	r3, [r7, #12]
 800a1ea:	2200      	movs	r2, #0
 800a1ec:	f8c3 237c 	str.w	r2, [r3, #892]	@ 0x37c
  phost->ClassNumber = 0U;
 800a1f0:	68fb      	ldr	r3, [r7, #12]
 800a1f2:	2200      	movs	r2, #0
 800a1f4:	f8c3 2380 	str.w	r2, [r3, #896]	@ 0x380

  /* Restore default states and prepare EP0 */
  (void)DeInitStateMachine(phost);
 800a1f8:	68f8      	ldr	r0, [r7, #12]
 800a1fa:	f000 f81f 	bl	800a23c <DeInitStateMachine>

  /* Restore default Device connection states */
  phost->device.PortEnabled = 0U;
 800a1fe:	68fb      	ldr	r3, [r7, #12]
 800a200:	2200      	movs	r2, #0
 800a202:	f883 2323 	strb.w	r2, [r3, #803]	@ 0x323
  phost->device.is_connected = 0U;
 800a206:	68fb      	ldr	r3, [r7, #12]
 800a208:	2200      	movs	r2, #0
 800a20a:	f883 2320 	strb.w	r2, [r3, #800]	@ 0x320
  phost->device.is_disconnected = 0U;
 800a20e:	68fb      	ldr	r3, [r7, #12]
 800a210:	2200      	movs	r2, #0
 800a212:	f883 2321 	strb.w	r2, [r3, #801]	@ 0x321
  phost->device.is_ReEnumerated = 0U;
 800a216:	68fb      	ldr	r3, [r7, #12]
 800a218:	2200      	movs	r2, #0
 800a21a:	f883 2322 	strb.w	r2, [r3, #802]	@ 0x322

  /* Assign User process */
  if (pUsrFunc != NULL)
 800a21e:	68bb      	ldr	r3, [r7, #8]
 800a220:	2b00      	cmp	r3, #0
 800a222:	d003      	beq.n	800a22c <USBH_Init+0x64>
  {
    phost->pUser = pUsrFunc;
 800a224:	68fb      	ldr	r3, [r7, #12]
 800a226:	68ba      	ldr	r2, [r7, #8]
 800a228:	f8c3 23d4 	str.w	r2, [r3, #980]	@ 0x3d4

#endif /* (osCMSIS < 0x20000U) */
#endif /* (USBH_USE_OS == 1U) */

  /* Initialize low level driver */
  (void)USBH_LL_Init(phost);
 800a22c:	68f8      	ldr	r0, [r7, #12]
 800a22e:	f001 fdc9 	bl	800bdc4 <USBH_LL_Init>

  return USBH_OK;
 800a232:	2300      	movs	r3, #0
}
 800a234:	4618      	mov	r0, r3
 800a236:	3710      	adds	r7, #16
 800a238:	46bd      	mov	sp, r7
 800a23a:	bd80      	pop	{r7, pc}

0800a23c <DeInitStateMachine>:
  *         De-Initialize the Host state machine.
  * @param  phost: Host Handle
  * @retval USBH Status
  */
static USBH_StatusTypeDef DeInitStateMachine(USBH_HandleTypeDef *phost)
{
 800a23c:	b580      	push	{r7, lr}
 800a23e:	b084      	sub	sp, #16
 800a240:	af00      	add	r7, sp, #0
 800a242:	6078      	str	r0, [r7, #4]
  uint32_t i;

  /* Clear Pipes flags*/
  for (i = 0U; i < USBH_MAX_PIPES_NBR; i++)
 800a244:	2300      	movs	r3, #0
 800a246:	60fb      	str	r3, [r7, #12]
 800a248:	e009      	b.n	800a25e <DeInitStateMachine+0x22>
  {
    phost->Pipes[i] = 0U;
 800a24a:	687a      	ldr	r2, [r7, #4]
 800a24c:	68fb      	ldr	r3, [r7, #12]
 800a24e:	33e0      	adds	r3, #224	@ 0xe0
 800a250:	009b      	lsls	r3, r3, #2
 800a252:	4413      	add	r3, r2
 800a254:	2200      	movs	r2, #0
 800a256:	605a      	str	r2, [r3, #4]
  for (i = 0U; i < USBH_MAX_PIPES_NBR; i++)
 800a258:	68fb      	ldr	r3, [r7, #12]
 800a25a:	3301      	adds	r3, #1
 800a25c:	60fb      	str	r3, [r7, #12]
 800a25e:	68fb      	ldr	r3, [r7, #12]
 800a260:	2b0f      	cmp	r3, #15
 800a262:	d9f2      	bls.n	800a24a <DeInitStateMachine+0xe>
  }

  for (i = 0U; i < USBH_MAX_DATA_BUFFER; i++)
 800a264:	2300      	movs	r3, #0
 800a266:	60fb      	str	r3, [r7, #12]
 800a268:	e009      	b.n	800a27e <DeInitStateMachine+0x42>
  {
    phost->device.Data[i] = 0U;
 800a26a:	687a      	ldr	r2, [r7, #4]
 800a26c:	68fb      	ldr	r3, [r7, #12]
 800a26e:	4413      	add	r3, r2
 800a270:	f503 738e 	add.w	r3, r3, #284	@ 0x11c
 800a274:	2200      	movs	r2, #0
 800a276:	701a      	strb	r2, [r3, #0]
  for (i = 0U; i < USBH_MAX_DATA_BUFFER; i++)
 800a278:	68fb      	ldr	r3, [r7, #12]
 800a27a:	3301      	adds	r3, #1
 800a27c:	60fb      	str	r3, [r7, #12]
 800a27e:	68fb      	ldr	r3, [r7, #12]
 800a280:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800a284:	d3f1      	bcc.n	800a26a <DeInitStateMachine+0x2e>
  }

  phost->gState = HOST_IDLE;
 800a286:	687b      	ldr	r3, [r7, #4]
 800a288:	2200      	movs	r2, #0
 800a28a:	701a      	strb	r2, [r3, #0]
  phost->EnumState = ENUM_IDLE;
 800a28c:	687b      	ldr	r3, [r7, #4]
 800a28e:	2200      	movs	r2, #0
 800a290:	705a      	strb	r2, [r3, #1]
  phost->RequestState = CMD_SEND;
 800a292:	687b      	ldr	r3, [r7, #4]
 800a294:	2201      	movs	r2, #1
 800a296:	709a      	strb	r2, [r3, #2]
  phost->Timer = 0U;
 800a298:	687b      	ldr	r3, [r7, #4]
 800a29a:	2200      	movs	r2, #0
 800a29c:	f8c3 23c4 	str.w	r2, [r3, #964]	@ 0x3c4

  phost->Control.state = CTRL_SETUP;
 800a2a0:	687b      	ldr	r3, [r7, #4]
 800a2a2:	2201      	movs	r2, #1
 800a2a4:	761a      	strb	r2, [r3, #24]
  phost->Control.pipe_size = USBH_MPS_DEFAULT;
 800a2a6:	687b      	ldr	r3, [r7, #4]
 800a2a8:	2240      	movs	r2, #64	@ 0x40
 800a2aa:	719a      	strb	r2, [r3, #6]
  phost->Control.errorcount = 0U;
 800a2ac:	687b      	ldr	r3, [r7, #4]
 800a2ae:	2200      	movs	r2, #0
 800a2b0:	765a      	strb	r2, [r3, #25]

  phost->device.address = USBH_ADDRESS_DEFAULT;
 800a2b2:	687b      	ldr	r3, [r7, #4]
 800a2b4:	2200      	movs	r2, #0
 800a2b6:	f883 231c 	strb.w	r2, [r3, #796]	@ 0x31c
  phost->device.speed = (uint8_t)USBH_SPEED_FULL;
 800a2ba:	687b      	ldr	r3, [r7, #4]
 800a2bc:	2201      	movs	r2, #1
 800a2be:	f883 231d 	strb.w	r2, [r3, #797]	@ 0x31d
  phost->device.RstCnt = 0U;
 800a2c2:	687b      	ldr	r3, [r7, #4]
 800a2c4:	2200      	movs	r2, #0
 800a2c6:	f883 231f 	strb.w	r2, [r3, #799]	@ 0x31f
  phost->device.EnumCnt = 0U;
 800a2ca:	687b      	ldr	r3, [r7, #4]
 800a2cc:	2200      	movs	r2, #0
 800a2ce:	f883 231e 	strb.w	r2, [r3, #798]	@ 0x31e

  /* Reset the device struct */
  USBH_memset(&phost->device.CfgDesc_Raw, 0, sizeof(phost->device.CfgDesc_Raw));
 800a2d2:	687b      	ldr	r3, [r7, #4]
 800a2d4:	331c      	adds	r3, #28
 800a2d6:	f44f 7280 	mov.w	r2, #256	@ 0x100
 800a2da:	2100      	movs	r1, #0
 800a2dc:	4618      	mov	r0, r3
 800a2de:	f002 f813 	bl	800c308 <memset>
  USBH_memset(&phost->device.Data, 0, sizeof(phost->device.Data));
 800a2e2:	687b      	ldr	r3, [r7, #4]
 800a2e4:	f503 738e 	add.w	r3, r3, #284	@ 0x11c
 800a2e8:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800a2ec:	2100      	movs	r1, #0
 800a2ee:	4618      	mov	r0, r3
 800a2f0:	f002 f80a 	bl	800c308 <memset>
  USBH_memset(&phost->device.DevDesc, 0, sizeof(phost->device.DevDesc));
 800a2f4:	687b      	ldr	r3, [r7, #4]
 800a2f6:	f203 3326 	addw	r3, r3, #806	@ 0x326
 800a2fa:	2212      	movs	r2, #18
 800a2fc:	2100      	movs	r1, #0
 800a2fe:	4618      	mov	r0, r3
 800a300:	f002 f802 	bl	800c308 <memset>
  USBH_memset(&phost->device.CfgDesc, 0, sizeof(phost->device.CfgDesc));
 800a304:	687b      	ldr	r3, [r7, #4]
 800a306:	f503 734e 	add.w	r3, r3, #824	@ 0x338
 800a30a:	223e      	movs	r2, #62	@ 0x3e
 800a30c:	2100      	movs	r1, #0
 800a30e:	4618      	mov	r0, r3
 800a310:	f001 fffa 	bl	800c308 <memset>

  return USBH_OK;
 800a314:	2300      	movs	r3, #0
}
 800a316:	4618      	mov	r0, r3
 800a318:	3710      	adds	r7, #16
 800a31a:	46bd      	mov	sp, r7
 800a31c:	bd80      	pop	{r7, pc}

0800a31e <USBH_RegisterClass>:
  * @param  phost : Host Handle
  * @param  pclass: Class handle
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_RegisterClass(USBH_HandleTypeDef *phost, USBH_ClassTypeDef *pclass)
{
 800a31e:	b480      	push	{r7}
 800a320:	b085      	sub	sp, #20
 800a322:	af00      	add	r7, sp, #0
 800a324:	6078      	str	r0, [r7, #4]
 800a326:	6039      	str	r1, [r7, #0]
  USBH_StatusTypeDef status = USBH_OK;
 800a328:	2300      	movs	r3, #0
 800a32a:	73fb      	strb	r3, [r7, #15]

  if (pclass != NULL)
 800a32c:	683b      	ldr	r3, [r7, #0]
 800a32e:	2b00      	cmp	r3, #0
 800a330:	d016      	beq.n	800a360 <USBH_RegisterClass+0x42>
  {
    if (phost->ClassNumber < USBH_MAX_NUM_SUPPORTED_CLASS)
 800a332:	687b      	ldr	r3, [r7, #4]
 800a334:	f8d3 3380 	ldr.w	r3, [r3, #896]	@ 0x380
 800a338:	2b00      	cmp	r3, #0
 800a33a:	d10e      	bne.n	800a35a <USBH_RegisterClass+0x3c>
    {
      /* link the class to the USB Host handle */
      phost->pClass[phost->ClassNumber++] = pclass;
 800a33c:	687b      	ldr	r3, [r7, #4]
 800a33e:	f8d3 3380 	ldr.w	r3, [r3, #896]	@ 0x380
 800a342:	1c59      	adds	r1, r3, #1
 800a344:	687a      	ldr	r2, [r7, #4]
 800a346:	f8c2 1380 	str.w	r1, [r2, #896]	@ 0x380
 800a34a:	687a      	ldr	r2, [r7, #4]
 800a34c:	33de      	adds	r3, #222	@ 0xde
 800a34e:	6839      	ldr	r1, [r7, #0]
 800a350:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
      status = USBH_OK;
 800a354:	2300      	movs	r3, #0
 800a356:	73fb      	strb	r3, [r7, #15]
 800a358:	e004      	b.n	800a364 <USBH_RegisterClass+0x46>
    }
    else
    {
      USBH_ErrLog("Max Class Number reached");
      status = USBH_FAIL;
 800a35a:	2302      	movs	r3, #2
 800a35c:	73fb      	strb	r3, [r7, #15]
 800a35e:	e001      	b.n	800a364 <USBH_RegisterClass+0x46>
    }
  }
  else
  {
    USBH_ErrLog("Invalid Class handle");
    status = USBH_FAIL;
 800a360:	2302      	movs	r3, #2
 800a362:	73fb      	strb	r3, [r7, #15]
  }

  return status;
 800a364:	7bfb      	ldrb	r3, [r7, #15]
}
 800a366:	4618      	mov	r0, r3
 800a368:	3714      	adds	r7, #20
 800a36a:	46bd      	mov	sp, r7
 800a36c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a370:	4770      	bx	lr

0800a372 <USBH_SelectInterface>:
  * @param  phost: Host Handle
  * @param  interface: Interface number
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_SelectInterface(USBH_HandleTypeDef *phost, uint8_t interface)
{
 800a372:	b480      	push	{r7}
 800a374:	b085      	sub	sp, #20
 800a376:	af00      	add	r7, sp, #0
 800a378:	6078      	str	r0, [r7, #4]
 800a37a:	460b      	mov	r3, r1
 800a37c:	70fb      	strb	r3, [r7, #3]
  USBH_StatusTypeDef status = USBH_OK;
 800a37e:	2300      	movs	r3, #0
 800a380:	73fb      	strb	r3, [r7, #15]

  if (interface < phost->device.CfgDesc.bNumInterfaces)
 800a382:	687b      	ldr	r3, [r7, #4]
 800a384:	f893 333c 	ldrb.w	r3, [r3, #828]	@ 0x33c
 800a388:	78fa      	ldrb	r2, [r7, #3]
 800a38a:	429a      	cmp	r2, r3
 800a38c:	d204      	bcs.n	800a398 <USBH_SelectInterface+0x26>
  {
    phost->device.current_interface = interface;
 800a38e:	687b      	ldr	r3, [r7, #4]
 800a390:	78fa      	ldrb	r2, [r7, #3]
 800a392:	f883 2324 	strb.w	r2, [r3, #804]	@ 0x324
 800a396:	e001      	b.n	800a39c <USBH_SelectInterface+0x2a>
    USBH_UsrLog("Protocol : %xh", phost->device.CfgDesc.Itf_Desc[interface].bInterfaceProtocol);
  }
  else
  {
    USBH_ErrLog("Cannot Select This Interface.");
    status = USBH_FAIL;
 800a398:	2302      	movs	r3, #2
 800a39a:	73fb      	strb	r3, [r7, #15]
  }

  return status;
 800a39c:	7bfb      	ldrb	r3, [r7, #15]
}
 800a39e:	4618      	mov	r0, r3
 800a3a0:	3714      	adds	r7, #20
 800a3a2:	46bd      	mov	sp, r7
 800a3a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a3a8:	4770      	bx	lr

0800a3aa <USBH_FindInterface>:
  * @param  Protocol: Protocol code
  * @retval interface index in the configuration structure
  * @note : (1)interface index 0xFF means interface index not found
  */
uint8_t USBH_FindInterface(USBH_HandleTypeDef *phost, uint8_t Class, uint8_t SubClass, uint8_t Protocol)
{
 800a3aa:	b480      	push	{r7}
 800a3ac:	b087      	sub	sp, #28
 800a3ae:	af00      	add	r7, sp, #0
 800a3b0:	6078      	str	r0, [r7, #4]
 800a3b2:	4608      	mov	r0, r1
 800a3b4:	4611      	mov	r1, r2
 800a3b6:	461a      	mov	r2, r3
 800a3b8:	4603      	mov	r3, r0
 800a3ba:	70fb      	strb	r3, [r7, #3]
 800a3bc:	460b      	mov	r3, r1
 800a3be:	70bb      	strb	r3, [r7, #2]
 800a3c0:	4613      	mov	r3, r2
 800a3c2:	707b      	strb	r3, [r7, #1]
  USBH_InterfaceDescTypeDef *pif;
  USBH_CfgDescTypeDef *pcfg;
  uint8_t if_ix = 0U;
 800a3c4:	2300      	movs	r3, #0
 800a3c6:	75fb      	strb	r3, [r7, #23]

  pif = (USBH_InterfaceDescTypeDef *)NULL;
 800a3c8:	2300      	movs	r3, #0
 800a3ca:	613b      	str	r3, [r7, #16]
  pcfg = &phost->device.CfgDesc;
 800a3cc:	687b      	ldr	r3, [r7, #4]
 800a3ce:	f503 734e 	add.w	r3, r3, #824	@ 0x338
 800a3d2:	60fb      	str	r3, [r7, #12]

  while (if_ix < USBH_MAX_NUM_INTERFACES)
 800a3d4:	e025      	b.n	800a422 <USBH_FindInterface+0x78>
  {
    pif = &pcfg->Itf_Desc[if_ix];
 800a3d6:	7dfb      	ldrb	r3, [r7, #23]
 800a3d8:	221a      	movs	r2, #26
 800a3da:	fb02 f303 	mul.w	r3, r2, r3
 800a3de:	3308      	adds	r3, #8
 800a3e0:	68fa      	ldr	r2, [r7, #12]
 800a3e2:	4413      	add	r3, r2
 800a3e4:	3302      	adds	r3, #2
 800a3e6:	613b      	str	r3, [r7, #16]
    if (((pif->bInterfaceClass == Class) || (Class == 0xFFU)) &&
 800a3e8:	693b      	ldr	r3, [r7, #16]
 800a3ea:	795b      	ldrb	r3, [r3, #5]
 800a3ec:	78fa      	ldrb	r2, [r7, #3]
 800a3ee:	429a      	cmp	r2, r3
 800a3f0:	d002      	beq.n	800a3f8 <USBH_FindInterface+0x4e>
 800a3f2:	78fb      	ldrb	r3, [r7, #3]
 800a3f4:	2bff      	cmp	r3, #255	@ 0xff
 800a3f6:	d111      	bne.n	800a41c <USBH_FindInterface+0x72>
        ((pif->bInterfaceSubClass == SubClass) || (SubClass == 0xFFU)) &&
 800a3f8:	693b      	ldr	r3, [r7, #16]
 800a3fa:	799b      	ldrb	r3, [r3, #6]
    if (((pif->bInterfaceClass == Class) || (Class == 0xFFU)) &&
 800a3fc:	78ba      	ldrb	r2, [r7, #2]
 800a3fe:	429a      	cmp	r2, r3
 800a400:	d002      	beq.n	800a408 <USBH_FindInterface+0x5e>
        ((pif->bInterfaceSubClass == SubClass) || (SubClass == 0xFFU)) &&
 800a402:	78bb      	ldrb	r3, [r7, #2]
 800a404:	2bff      	cmp	r3, #255	@ 0xff
 800a406:	d109      	bne.n	800a41c <USBH_FindInterface+0x72>
        ((pif->bInterfaceProtocol == Protocol) || (Protocol == 0xFFU)))
 800a408:	693b      	ldr	r3, [r7, #16]
 800a40a:	79db      	ldrb	r3, [r3, #7]
        ((pif->bInterfaceSubClass == SubClass) || (SubClass == 0xFFU)) &&
 800a40c:	787a      	ldrb	r2, [r7, #1]
 800a40e:	429a      	cmp	r2, r3
 800a410:	d002      	beq.n	800a418 <USBH_FindInterface+0x6e>
        ((pif->bInterfaceProtocol == Protocol) || (Protocol == 0xFFU)))
 800a412:	787b      	ldrb	r3, [r7, #1]
 800a414:	2bff      	cmp	r3, #255	@ 0xff
 800a416:	d101      	bne.n	800a41c <USBH_FindInterface+0x72>
    {
      return  if_ix;
 800a418:	7dfb      	ldrb	r3, [r7, #23]
 800a41a:	e006      	b.n	800a42a <USBH_FindInterface+0x80>
    }
    if_ix++;
 800a41c:	7dfb      	ldrb	r3, [r7, #23]
 800a41e:	3301      	adds	r3, #1
 800a420:	75fb      	strb	r3, [r7, #23]
  while (if_ix < USBH_MAX_NUM_INTERFACES)
 800a422:	7dfb      	ldrb	r3, [r7, #23]
 800a424:	2b01      	cmp	r3, #1
 800a426:	d9d6      	bls.n	800a3d6 <USBH_FindInterface+0x2c>
  }
  return 0xFFU;
 800a428:	23ff      	movs	r3, #255	@ 0xff
}
 800a42a:	4618      	mov	r0, r3
 800a42c:	371c      	adds	r7, #28
 800a42e:	46bd      	mov	sp, r7
 800a430:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a434:	4770      	bx	lr

0800a436 <USBH_Start>:
  *         Start the USB Host Core.
  * @param  phost: Host Handle
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_Start(USBH_HandleTypeDef *phost)
{
 800a436:	b580      	push	{r7, lr}
 800a438:	b082      	sub	sp, #8
 800a43a:	af00      	add	r7, sp, #0
 800a43c:	6078      	str	r0, [r7, #4]
  /* Start the low level driver  */
  (void)USBH_LL_Start(phost);
 800a43e:	6878      	ldr	r0, [r7, #4]
 800a440:	f001 fcfc 	bl	800be3c <USBH_LL_Start>

  /* Activate VBUS on the port */
  (void)USBH_LL_DriverVBUS(phost, TRUE);
 800a444:	2101      	movs	r1, #1
 800a446:	6878      	ldr	r0, [r7, #4]
 800a448:	f001 fe03 	bl	800c052 <USBH_LL_DriverVBUS>

  return USBH_OK;
 800a44c:	2300      	movs	r3, #0
}
 800a44e:	4618      	mov	r0, r3
 800a450:	3708      	adds	r7, #8
 800a452:	46bd      	mov	sp, r7
 800a454:	bd80      	pop	{r7, pc}
	...

0800a458 <USBH_Process>:
  *         Background process of the USB Core.
  * @param  phost: Host Handle
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_Process(USBH_HandleTypeDef *phost)
{
 800a458:	b580      	push	{r7, lr}
 800a45a:	b088      	sub	sp, #32
 800a45c:	af04      	add	r7, sp, #16
 800a45e:	6078      	str	r0, [r7, #4]
  __IO USBH_StatusTypeDef status = USBH_FAIL;
 800a460:	2302      	movs	r3, #2
 800a462:	73bb      	strb	r3, [r7, #14]
  uint8_t idx = 0U;
 800a464:	2300      	movs	r3, #0
 800a466:	73fb      	strb	r3, [r7, #15]

  /* check for Host pending port disconnect event */
  if (phost->device.is_disconnected == 1U)
 800a468:	687b      	ldr	r3, [r7, #4]
 800a46a:	f893 3321 	ldrb.w	r3, [r3, #801]	@ 0x321
 800a46e:	b2db      	uxtb	r3, r3
 800a470:	2b01      	cmp	r3, #1
 800a472:	d102      	bne.n	800a47a <USBH_Process+0x22>
  {
    phost->gState = HOST_DEV_DISCONNECTED;
 800a474:	687b      	ldr	r3, [r7, #4]
 800a476:	2203      	movs	r2, #3
 800a478:	701a      	strb	r2, [r3, #0]
  }

  switch (phost->gState)
 800a47a:	687b      	ldr	r3, [r7, #4]
 800a47c:	781b      	ldrb	r3, [r3, #0]
 800a47e:	b2db      	uxtb	r3, r3
 800a480:	2b0b      	cmp	r3, #11
 800a482:	f200 81bc 	bhi.w	800a7fe <USBH_Process+0x3a6>
 800a486:	a201      	add	r2, pc, #4	@ (adr r2, 800a48c <USBH_Process+0x34>)
 800a488:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a48c:	0800a4bd 	.word	0x0800a4bd
 800a490:	0800a4ef 	.word	0x0800a4ef
 800a494:	0800a559 	.word	0x0800a559
 800a498:	0800a799 	.word	0x0800a799
 800a49c:	0800a7ff 	.word	0x0800a7ff
 800a4a0:	0800a5f9 	.word	0x0800a5f9
 800a4a4:	0800a73f 	.word	0x0800a73f
 800a4a8:	0800a62f 	.word	0x0800a62f
 800a4ac:	0800a64f 	.word	0x0800a64f
 800a4b0:	0800a66d 	.word	0x0800a66d
 800a4b4:	0800a6b1 	.word	0x0800a6b1
 800a4b8:	0800a781 	.word	0x0800a781
  {
    case HOST_IDLE :

      if ((phost->device.is_connected) != 0U)
 800a4bc:	687b      	ldr	r3, [r7, #4]
 800a4be:	f893 3320 	ldrb.w	r3, [r3, #800]	@ 0x320
 800a4c2:	b2db      	uxtb	r3, r3
 800a4c4:	2b00      	cmp	r3, #0
 800a4c6:	f000 819c 	beq.w	800a802 <USBH_Process+0x3aa>
      {
        USBH_UsrLog("USB Device Connected");

        /* Wait for 200 ms after connection */
        phost->gState = HOST_DEV_WAIT_FOR_ATTACHMENT;
 800a4ca:	687b      	ldr	r3, [r7, #4]
 800a4cc:	2201      	movs	r2, #1
 800a4ce:	701a      	strb	r2, [r3, #0]
        USBH_Delay(200U);
 800a4d0:	20c8      	movs	r0, #200	@ 0xc8
 800a4d2:	f001 fe08 	bl	800c0e6 <USBH_Delay>
        (void)USBH_LL_ResetPort(phost);
 800a4d6:	6878      	ldr	r0, [r7, #4]
 800a4d8:	f001 fd0d 	bl	800bef6 <USBH_LL_ResetPort>

        /* Make sure to start with Default address */
        phost->device.address = USBH_ADDRESS_DEFAULT;
 800a4dc:	687b      	ldr	r3, [r7, #4]
 800a4de:	2200      	movs	r2, #0
 800a4e0:	f883 231c 	strb.w	r2, [r3, #796]	@ 0x31c
        phost->Timeout = 0U;
 800a4e4:	687b      	ldr	r3, [r7, #4]
 800a4e6:	2200      	movs	r2, #0
 800a4e8:	f8c3 23c8 	str.w	r2, [r3, #968]	@ 0x3c8

#if (USBH_USE_OS == 1U)
        USBH_OS_PutMessage(phost, USBH_PORT_EVENT, 0U, 0U);
#endif /* (USBH_USE_OS == 1U) */
      }
      break;
 800a4ec:	e189      	b.n	800a802 <USBH_Process+0x3aa>

    case HOST_DEV_WAIT_FOR_ATTACHMENT: /* Wait for Port Enabled */

      if (phost->device.PortEnabled == 1U)
 800a4ee:	687b      	ldr	r3, [r7, #4]
 800a4f0:	f893 3323 	ldrb.w	r3, [r3, #803]	@ 0x323
 800a4f4:	b2db      	uxtb	r3, r3
 800a4f6:	2b01      	cmp	r3, #1
 800a4f8:	d107      	bne.n	800a50a <USBH_Process+0xb2>
      {
        USBH_UsrLog("USB Device Reset Completed");
        phost->device.RstCnt = 0U;
 800a4fa:	687b      	ldr	r3, [r7, #4]
 800a4fc:	2200      	movs	r2, #0
 800a4fe:	f883 231f 	strb.w	r2, [r3, #799]	@ 0x31f
        phost->gState = HOST_DEV_ATTACHED;
 800a502:	687b      	ldr	r3, [r7, #4]
 800a504:	2202      	movs	r2, #2
 800a506:	701a      	strb	r2, [r3, #0]
      }

#if (USBH_USE_OS == 1U)
      USBH_OS_PutMessage(phost, USBH_PORT_EVENT, 0U, 0U);
#endif /* (USBH_USE_OS == 1U) */
      break;
 800a508:	e18a      	b.n	800a820 <USBH_Process+0x3c8>
        if (phost->Timeout > USBH_DEV_RESET_TIMEOUT)
 800a50a:	687b      	ldr	r3, [r7, #4]
 800a50c:	f8d3 33c8 	ldr.w	r3, [r3, #968]	@ 0x3c8
 800a510:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 800a514:	d914      	bls.n	800a540 <USBH_Process+0xe8>
          phost->device.RstCnt++;
 800a516:	687b      	ldr	r3, [r7, #4]
 800a518:	f893 331f 	ldrb.w	r3, [r3, #799]	@ 0x31f
 800a51c:	3301      	adds	r3, #1
 800a51e:	b2da      	uxtb	r2, r3
 800a520:	687b      	ldr	r3, [r7, #4]
 800a522:	f883 231f 	strb.w	r2, [r3, #799]	@ 0x31f
          if (phost->device.RstCnt > 3U)
 800a526:	687b      	ldr	r3, [r7, #4]
 800a528:	f893 331f 	ldrb.w	r3, [r3, #799]	@ 0x31f
 800a52c:	2b03      	cmp	r3, #3
 800a52e:	d903      	bls.n	800a538 <USBH_Process+0xe0>
            phost->gState = HOST_ABORT_STATE;
 800a530:	687b      	ldr	r3, [r7, #4]
 800a532:	220d      	movs	r2, #13
 800a534:	701a      	strb	r2, [r3, #0]
      break;
 800a536:	e173      	b.n	800a820 <USBH_Process+0x3c8>
            phost->gState = HOST_IDLE;
 800a538:	687b      	ldr	r3, [r7, #4]
 800a53a:	2200      	movs	r2, #0
 800a53c:	701a      	strb	r2, [r3, #0]
      break;
 800a53e:	e16f      	b.n	800a820 <USBH_Process+0x3c8>
          phost->Timeout += 10U;
 800a540:	687b      	ldr	r3, [r7, #4]
 800a542:	f8d3 33c8 	ldr.w	r3, [r3, #968]	@ 0x3c8
 800a546:	f103 020a 	add.w	r2, r3, #10
 800a54a:	687b      	ldr	r3, [r7, #4]
 800a54c:	f8c3 23c8 	str.w	r2, [r3, #968]	@ 0x3c8
          USBH_Delay(10U);
 800a550:	200a      	movs	r0, #10
 800a552:	f001 fdc8 	bl	800c0e6 <USBH_Delay>
      break;
 800a556:	e163      	b.n	800a820 <USBH_Process+0x3c8>

    case HOST_DEV_ATTACHED :

      if (phost->pUser != NULL)
 800a558:	687b      	ldr	r3, [r7, #4]
 800a55a:	f8d3 33d4 	ldr.w	r3, [r3, #980]	@ 0x3d4
 800a55e:	2b00      	cmp	r3, #0
 800a560:	d005      	beq.n	800a56e <USBH_Process+0x116>
      {
        phost->pUser(phost, HOST_USER_CONNECTION);
 800a562:	687b      	ldr	r3, [r7, #4]
 800a564:	f8d3 33d4 	ldr.w	r3, [r3, #980]	@ 0x3d4
 800a568:	2104      	movs	r1, #4
 800a56a:	6878      	ldr	r0, [r7, #4]
 800a56c:	4798      	blx	r3
      }

      /* Wait for 100 ms after Reset */
      USBH_Delay(100U);
 800a56e:	2064      	movs	r0, #100	@ 0x64
 800a570:	f001 fdb9 	bl	800c0e6 <USBH_Delay>

      phost->device.speed = (uint8_t)USBH_LL_GetSpeed(phost);
 800a574:	6878      	ldr	r0, [r7, #4]
 800a576:	f001 fc97 	bl	800bea8 <USBH_LL_GetSpeed>
 800a57a:	4603      	mov	r3, r0
 800a57c:	461a      	mov	r2, r3
 800a57e:	687b      	ldr	r3, [r7, #4]
 800a580:	f883 231d 	strb.w	r2, [r3, #797]	@ 0x31d

#if defined (USBH_IN_NAK_PROCESS) && (USBH_IN_NAK_PROCESS == 1U)
      phost->NakTimeout = USBH_NAK_SOF_COUNT;
#endif /* defined (USBH_IN_NAK_PROCESS) && (USBH_IN_NAK_PROCESS == 1U) */

      phost->gState = HOST_ENUMERATION;
 800a584:	687b      	ldr	r3, [r7, #4]
 800a586:	2205      	movs	r2, #5
 800a588:	701a      	strb	r2, [r3, #0]

      phost->Control.pipe_out = USBH_AllocPipe(phost, 0x00U);
 800a58a:	2100      	movs	r1, #0
 800a58c:	6878      	ldr	r0, [r7, #4]
 800a58e:	f001 faa2 	bl	800bad6 <USBH_AllocPipe>
 800a592:	4603      	mov	r3, r0
 800a594:	461a      	mov	r2, r3
 800a596:	687b      	ldr	r3, [r7, #4]
 800a598:	715a      	strb	r2, [r3, #5]
      phost->Control.pipe_in  = USBH_AllocPipe(phost, 0x80U);
 800a59a:	2180      	movs	r1, #128	@ 0x80
 800a59c:	6878      	ldr	r0, [r7, #4]
 800a59e:	f001 fa9a 	bl	800bad6 <USBH_AllocPipe>
 800a5a2:	4603      	mov	r3, r0
 800a5a4:	461a      	mov	r2, r3
 800a5a6:	687b      	ldr	r3, [r7, #4]
 800a5a8:	711a      	strb	r2, [r3, #4]

      /* Open Control pipes */
      (void)USBH_OpenPipe(phost, phost->Control.pipe_in, 0x80U,
 800a5aa:	687b      	ldr	r3, [r7, #4]
 800a5ac:	7919      	ldrb	r1, [r3, #4]
 800a5ae:	687b      	ldr	r3, [r7, #4]
 800a5b0:	f893 031c 	ldrb.w	r0, [r3, #796]	@ 0x31c
 800a5b4:	687b      	ldr	r3, [r7, #4]
 800a5b6:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
                          phost->device.address, phost->device.speed,
                          USBH_EP_CONTROL, (uint16_t)phost->Control.pipe_size);
 800a5ba:	687a      	ldr	r2, [r7, #4]
 800a5bc:	7992      	ldrb	r2, [r2, #6]
      (void)USBH_OpenPipe(phost, phost->Control.pipe_in, 0x80U,
 800a5be:	9202      	str	r2, [sp, #8]
 800a5c0:	2200      	movs	r2, #0
 800a5c2:	9201      	str	r2, [sp, #4]
 800a5c4:	9300      	str	r3, [sp, #0]
 800a5c6:	4603      	mov	r3, r0
 800a5c8:	2280      	movs	r2, #128	@ 0x80
 800a5ca:	6878      	ldr	r0, [r7, #4]
 800a5cc:	f001 fa54 	bl	800ba78 <USBH_OpenPipe>

      /* Open Control pipes */
      (void)USBH_OpenPipe(phost, phost->Control.pipe_out, 0x00U,
 800a5d0:	687b      	ldr	r3, [r7, #4]
 800a5d2:	7959      	ldrb	r1, [r3, #5]
 800a5d4:	687b      	ldr	r3, [r7, #4]
 800a5d6:	f893 031c 	ldrb.w	r0, [r3, #796]	@ 0x31c
 800a5da:	687b      	ldr	r3, [r7, #4]
 800a5dc:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
                          phost->device.address, phost->device.speed,
                          USBH_EP_CONTROL, (uint16_t)phost->Control.pipe_size);
 800a5e0:	687a      	ldr	r2, [r7, #4]
 800a5e2:	7992      	ldrb	r2, [r2, #6]
      (void)USBH_OpenPipe(phost, phost->Control.pipe_out, 0x00U,
 800a5e4:	9202      	str	r2, [sp, #8]
 800a5e6:	2200      	movs	r2, #0
 800a5e8:	9201      	str	r2, [sp, #4]
 800a5ea:	9300      	str	r3, [sp, #0]
 800a5ec:	4603      	mov	r3, r0
 800a5ee:	2200      	movs	r2, #0
 800a5f0:	6878      	ldr	r0, [r7, #4]
 800a5f2:	f001 fa41 	bl	800ba78 <USBH_OpenPipe>

#if (USBH_USE_OS == 1U)
      USBH_OS_PutMessage(phost, USBH_PORT_EVENT, 0U, 0U);
#endif /* (USBH_USE_OS == 1U) */
      break;
 800a5f6:	e113      	b.n	800a820 <USBH_Process+0x3c8>

    case HOST_ENUMERATION:
      /* Check for enumeration status */
      status = USBH_HandleEnum(phost);
 800a5f8:	6878      	ldr	r0, [r7, #4]
 800a5fa:	f000 f917 	bl	800a82c <USBH_HandleEnum>
 800a5fe:	4603      	mov	r3, r0
 800a600:	73bb      	strb	r3, [r7, #14]
      if (status == USBH_OK)
 800a602:	7bbb      	ldrb	r3, [r7, #14]
 800a604:	b2db      	uxtb	r3, r3
 800a606:	2b00      	cmp	r3, #0
 800a608:	f040 80fd 	bne.w	800a806 <USBH_Process+0x3ae>
      {
        /* The function shall return USBH_OK when full enumeration is complete */
        USBH_UsrLog("Enumeration done.");

        phost->device.current_interface = 0U;
 800a60c:	687b      	ldr	r3, [r7, #4]
 800a60e:	2200      	movs	r2, #0
 800a610:	f883 2324 	strb.w	r2, [r3, #804]	@ 0x324

        if (phost->device.DevDesc.bNumConfigurations == 1U)
 800a614:	687b      	ldr	r3, [r7, #4]
 800a616:	f893 3337 	ldrb.w	r3, [r3, #823]	@ 0x337
 800a61a:	2b01      	cmp	r3, #1
 800a61c:	d103      	bne.n	800a626 <USBH_Process+0x1ce>
        {
          USBH_UsrLog("This device has only 1 configuration.");
          phost->gState = HOST_SET_CONFIGURATION;
 800a61e:	687b      	ldr	r3, [r7, #4]
 800a620:	2208      	movs	r2, #8
 800a622:	701a      	strb	r2, [r3, #0]

#if (USBH_USE_OS == 1U)
        USBH_OS_PutMessage(phost, USBH_STATE_CHANGED_EVENT, 0U, 0U);
#endif /* (USBH_USE_OS == 1U) */
      }
      break;
 800a624:	e0ef      	b.n	800a806 <USBH_Process+0x3ae>
          phost->gState = HOST_INPUT;
 800a626:	687b      	ldr	r3, [r7, #4]
 800a628:	2207      	movs	r2, #7
 800a62a:	701a      	strb	r2, [r3, #0]
      break;
 800a62c:	e0eb      	b.n	800a806 <USBH_Process+0x3ae>

    case HOST_INPUT:
    {
      /* user callback for end of device basic enumeration */
      if (phost->pUser != NULL)
 800a62e:	687b      	ldr	r3, [r7, #4]
 800a630:	f8d3 33d4 	ldr.w	r3, [r3, #980]	@ 0x3d4
 800a634:	2b00      	cmp	r3, #0
 800a636:	f000 80e8 	beq.w	800a80a <USBH_Process+0x3b2>
      {
        phost->pUser(phost, HOST_USER_SELECT_CONFIGURATION);
 800a63a:	687b      	ldr	r3, [r7, #4]
 800a63c:	f8d3 33d4 	ldr.w	r3, [r3, #980]	@ 0x3d4
 800a640:	2101      	movs	r1, #1
 800a642:	6878      	ldr	r0, [r7, #4]
 800a644:	4798      	blx	r3
        phost->gState = HOST_SET_CONFIGURATION;
 800a646:	687b      	ldr	r3, [r7, #4]
 800a648:	2208      	movs	r2, #8
 800a64a:	701a      	strb	r2, [r3, #0]
#if (USBH_USE_OS == 1U)
        USBH_OS_PutMessage(phost, USBH_STATE_CHANGED_EVENT, 0U, 0U);
#endif /* (USBH_USE_OS == 1U) */
      }
    }
    break;
 800a64c:	e0dd      	b.n	800a80a <USBH_Process+0x3b2>

    case HOST_SET_CONFIGURATION:
      /* set configuration */
      if (USBH_SetCfg(phost, (uint16_t)phost->device.CfgDesc.bConfigurationValue) == USBH_OK)
 800a64e:	687b      	ldr	r3, [r7, #4]
 800a650:	f893 333d 	ldrb.w	r3, [r3, #829]	@ 0x33d
 800a654:	4619      	mov	r1, r3
 800a656:	6878      	ldr	r0, [r7, #4]
 800a658:	f000 fc3f 	bl	800aeda <USBH_SetCfg>
 800a65c:	4603      	mov	r3, r0
 800a65e:	2b00      	cmp	r3, #0
 800a660:	f040 80d5 	bne.w	800a80e <USBH_Process+0x3b6>
      {
        phost->gState = HOST_SET_WAKEUP_FEATURE;
 800a664:	687b      	ldr	r3, [r7, #4]
 800a666:	2209      	movs	r2, #9
 800a668:	701a      	strb	r2, [r3, #0]
      }

#if (USBH_USE_OS == 1U)
      USBH_OS_PutMessage(phost, USBH_PORT_EVENT, 0U, 0U);
#endif /* (USBH_USE_OS == 1U) */
      break;
 800a66a:	e0d0      	b.n	800a80e <USBH_Process+0x3b6>

    case  HOST_SET_WAKEUP_FEATURE:

      if (((phost->device.CfgDesc.bmAttributes) & (1U << 5)) != 0U)
 800a66c:	687b      	ldr	r3, [r7, #4]
 800a66e:	f893 333f 	ldrb.w	r3, [r3, #831]	@ 0x33f
 800a672:	f003 0320 	and.w	r3, r3, #32
 800a676:	2b00      	cmp	r3, #0
 800a678:	d016      	beq.n	800a6a8 <USBH_Process+0x250>
      {
        status = USBH_SetFeature(phost, FEATURE_SELECTOR_REMOTEWAKEUP);
 800a67a:	2101      	movs	r1, #1
 800a67c:	6878      	ldr	r0, [r7, #4]
 800a67e:	f000 fc4f 	bl	800af20 <USBH_SetFeature>
 800a682:	4603      	mov	r3, r0
 800a684:	73bb      	strb	r3, [r7, #14]

        if (status == USBH_OK)
 800a686:	7bbb      	ldrb	r3, [r7, #14]
 800a688:	b2db      	uxtb	r3, r3
 800a68a:	2b00      	cmp	r3, #0
 800a68c:	d103      	bne.n	800a696 <USBH_Process+0x23e>
        {
          USBH_UsrLog("Device remote wakeup enabled");
          phost->gState = HOST_CHECK_CLASS;
 800a68e:	687b      	ldr	r3, [r7, #4]
 800a690:	220a      	movs	r2, #10
 800a692:	701a      	strb	r2, [r3, #0]
      }

#if (USBH_USE_OS == 1U)
      USBH_OS_PutMessage(phost, USBH_PORT_EVENT, 0U, 0U);
#endif /* (USBH_USE_OS == 1U) */
      break;
 800a694:	e0bd      	b.n	800a812 <USBH_Process+0x3ba>
        else if (status == USBH_NOT_SUPPORTED)
 800a696:	7bbb      	ldrb	r3, [r7, #14]
 800a698:	b2db      	uxtb	r3, r3
 800a69a:	2b03      	cmp	r3, #3
 800a69c:	f040 80b9 	bne.w	800a812 <USBH_Process+0x3ba>
          phost->gState = HOST_CHECK_CLASS;
 800a6a0:	687b      	ldr	r3, [r7, #4]
 800a6a2:	220a      	movs	r2, #10
 800a6a4:	701a      	strb	r2, [r3, #0]
      break;
 800a6a6:	e0b4      	b.n	800a812 <USBH_Process+0x3ba>
        phost->gState = HOST_CHECK_CLASS;
 800a6a8:	687b      	ldr	r3, [r7, #4]
 800a6aa:	220a      	movs	r2, #10
 800a6ac:	701a      	strb	r2, [r3, #0]
      break;
 800a6ae:	e0b0      	b.n	800a812 <USBH_Process+0x3ba>

    case HOST_CHECK_CLASS:

      if (phost->ClassNumber == 0U)
 800a6b0:	687b      	ldr	r3, [r7, #4]
 800a6b2:	f8d3 3380 	ldr.w	r3, [r3, #896]	@ 0x380
 800a6b6:	2b00      	cmp	r3, #0
 800a6b8:	f000 80ad 	beq.w	800a816 <USBH_Process+0x3be>
      {
        USBH_UsrLog("No Class has been registered.");
      }
      else
      {
        phost->pActiveClass = NULL;
 800a6bc:	687b      	ldr	r3, [r7, #4]
 800a6be:	2200      	movs	r2, #0
 800a6c0:	f8c3 237c 	str.w	r2, [r3, #892]	@ 0x37c

        for (idx = 0U; idx < USBH_MAX_NUM_SUPPORTED_CLASS; idx++)
 800a6c4:	2300      	movs	r3, #0
 800a6c6:	73fb      	strb	r3, [r7, #15]
 800a6c8:	e016      	b.n	800a6f8 <USBH_Process+0x2a0>
        {
          if (phost->pClass[idx]->ClassCode == phost->device.CfgDesc.Itf_Desc[0].bInterfaceClass)
 800a6ca:	7bfa      	ldrb	r2, [r7, #15]
 800a6cc:	687b      	ldr	r3, [r7, #4]
 800a6ce:	32de      	adds	r2, #222	@ 0xde
 800a6d0:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800a6d4:	791a      	ldrb	r2, [r3, #4]
 800a6d6:	687b      	ldr	r3, [r7, #4]
 800a6d8:	f893 3347 	ldrb.w	r3, [r3, #839]	@ 0x347
 800a6dc:	429a      	cmp	r2, r3
 800a6de:	d108      	bne.n	800a6f2 <USBH_Process+0x29a>
          {
            phost->pActiveClass = phost->pClass[idx];
 800a6e0:	7bfa      	ldrb	r2, [r7, #15]
 800a6e2:	687b      	ldr	r3, [r7, #4]
 800a6e4:	32de      	adds	r2, #222	@ 0xde
 800a6e6:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 800a6ea:	687b      	ldr	r3, [r7, #4]
 800a6ec:	f8c3 237c 	str.w	r2, [r3, #892]	@ 0x37c
            break;
 800a6f0:	e005      	b.n	800a6fe <USBH_Process+0x2a6>
        for (idx = 0U; idx < USBH_MAX_NUM_SUPPORTED_CLASS; idx++)
 800a6f2:	7bfb      	ldrb	r3, [r7, #15]
 800a6f4:	3301      	adds	r3, #1
 800a6f6:	73fb      	strb	r3, [r7, #15]
 800a6f8:	7bfb      	ldrb	r3, [r7, #15]
 800a6fa:	2b00      	cmp	r3, #0
 800a6fc:	d0e5      	beq.n	800a6ca <USBH_Process+0x272>
          }
        }

        if (phost->pActiveClass != NULL)
 800a6fe:	687b      	ldr	r3, [r7, #4]
 800a700:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 800a704:	2b00      	cmp	r3, #0
 800a706:	d016      	beq.n	800a736 <USBH_Process+0x2de>
        {
          if (phost->pActiveClass->Init(phost) == USBH_OK)
 800a708:	687b      	ldr	r3, [r7, #4]
 800a70a:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 800a70e:	689b      	ldr	r3, [r3, #8]
 800a710:	6878      	ldr	r0, [r7, #4]
 800a712:	4798      	blx	r3
 800a714:	4603      	mov	r3, r0
 800a716:	2b00      	cmp	r3, #0
 800a718:	d109      	bne.n	800a72e <USBH_Process+0x2d6>
          {
            phost->gState = HOST_CLASS_REQUEST;
 800a71a:	687b      	ldr	r3, [r7, #4]
 800a71c:	2206      	movs	r2, #6
 800a71e:	701a      	strb	r2, [r3, #0]
            USBH_UsrLog("%s class started.", phost->pActiveClass->Name);

            /* Inform user that a class has been activated */
            phost->pUser(phost, HOST_USER_CLASS_SELECTED);
 800a720:	687b      	ldr	r3, [r7, #4]
 800a722:	f8d3 33d4 	ldr.w	r3, [r3, #980]	@ 0x3d4
 800a726:	2103      	movs	r1, #3
 800a728:	6878      	ldr	r0, [r7, #4]
 800a72a:	4798      	blx	r3
      }

#if (USBH_USE_OS == 1U)
      USBH_OS_PutMessage(phost, USBH_STATE_CHANGED_EVENT, 0U, 0U);
#endif /* (USBH_USE_OS == 1U) */
      break;
 800a72c:	e073      	b.n	800a816 <USBH_Process+0x3be>
            phost->gState = HOST_ABORT_STATE;
 800a72e:	687b      	ldr	r3, [r7, #4]
 800a730:	220d      	movs	r2, #13
 800a732:	701a      	strb	r2, [r3, #0]
      break;
 800a734:	e06f      	b.n	800a816 <USBH_Process+0x3be>
          phost->gState = HOST_ABORT_STATE;
 800a736:	687b      	ldr	r3, [r7, #4]
 800a738:	220d      	movs	r2, #13
 800a73a:	701a      	strb	r2, [r3, #0]
      break;
 800a73c:	e06b      	b.n	800a816 <USBH_Process+0x3be>

    case HOST_CLASS_REQUEST:
      /* process class standard control requests state machine */
      if (phost->pActiveClass != NULL)
 800a73e:	687b      	ldr	r3, [r7, #4]
 800a740:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 800a744:	2b00      	cmp	r3, #0
 800a746:	d017      	beq.n	800a778 <USBH_Process+0x320>
      {
        status = phost->pActiveClass->Requests(phost);
 800a748:	687b      	ldr	r3, [r7, #4]
 800a74a:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 800a74e:	691b      	ldr	r3, [r3, #16]
 800a750:	6878      	ldr	r0, [r7, #4]
 800a752:	4798      	blx	r3
 800a754:	4603      	mov	r3, r0
 800a756:	73bb      	strb	r3, [r7, #14]

        if (status == USBH_OK)
 800a758:	7bbb      	ldrb	r3, [r7, #14]
 800a75a:	b2db      	uxtb	r3, r3
 800a75c:	2b00      	cmp	r3, #0
 800a75e:	d103      	bne.n	800a768 <USBH_Process+0x310>
        {
          phost->gState = HOST_CLASS;
 800a760:	687b      	ldr	r3, [r7, #4]
 800a762:	220b      	movs	r2, #11
 800a764:	701a      	strb	r2, [r3, #0]
      }

#if (USBH_USE_OS == 1U)
        USBH_OS_PutMessage(phost, USBH_STATE_CHANGED_EVENT, 0U, 0U);
#endif /* (USBH_USE_OS == 1U) */
      break;
 800a766:	e058      	b.n	800a81a <USBH_Process+0x3c2>
        else if (status == USBH_FAIL)
 800a768:	7bbb      	ldrb	r3, [r7, #14]
 800a76a:	b2db      	uxtb	r3, r3
 800a76c:	2b02      	cmp	r3, #2
 800a76e:	d154      	bne.n	800a81a <USBH_Process+0x3c2>
          phost->gState = HOST_ABORT_STATE;
 800a770:	687b      	ldr	r3, [r7, #4]
 800a772:	220d      	movs	r2, #13
 800a774:	701a      	strb	r2, [r3, #0]
      break;
 800a776:	e050      	b.n	800a81a <USBH_Process+0x3c2>
        phost->gState = HOST_ABORT_STATE;
 800a778:	687b      	ldr	r3, [r7, #4]
 800a77a:	220d      	movs	r2, #13
 800a77c:	701a      	strb	r2, [r3, #0]
      break;
 800a77e:	e04c      	b.n	800a81a <USBH_Process+0x3c2>

    case HOST_CLASS:
      /* process class state machine */
      if (phost->pActiveClass != NULL)
 800a780:	687b      	ldr	r3, [r7, #4]
 800a782:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 800a786:	2b00      	cmp	r3, #0
 800a788:	d049      	beq.n	800a81e <USBH_Process+0x3c6>
      {
        phost->pActiveClass->BgndProcess(phost);
 800a78a:	687b      	ldr	r3, [r7, #4]
 800a78c:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 800a790:	695b      	ldr	r3, [r3, #20]
 800a792:	6878      	ldr	r0, [r7, #4]
 800a794:	4798      	blx	r3
      }
      break;
 800a796:	e042      	b.n	800a81e <USBH_Process+0x3c6>

    case HOST_DEV_DISCONNECTED :
      phost->device.is_disconnected = 0U;
 800a798:	687b      	ldr	r3, [r7, #4]
 800a79a:	2200      	movs	r2, #0
 800a79c:	f883 2321 	strb.w	r2, [r3, #801]	@ 0x321

      (void)DeInitStateMachine(phost);
 800a7a0:	6878      	ldr	r0, [r7, #4]
 800a7a2:	f7ff fd4b 	bl	800a23c <DeInitStateMachine>

      /* Re-Initilaize Host for new Enumeration */
      if (phost->pActiveClass != NULL)
 800a7a6:	687b      	ldr	r3, [r7, #4]
 800a7a8:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 800a7ac:	2b00      	cmp	r3, #0
 800a7ae:	d009      	beq.n	800a7c4 <USBH_Process+0x36c>
      {
        phost->pActiveClass->DeInit(phost);
 800a7b0:	687b      	ldr	r3, [r7, #4]
 800a7b2:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 800a7b6:	68db      	ldr	r3, [r3, #12]
 800a7b8:	6878      	ldr	r0, [r7, #4]
 800a7ba:	4798      	blx	r3
        phost->pActiveClass = NULL;
 800a7bc:	687b      	ldr	r3, [r7, #4]
 800a7be:	2200      	movs	r2, #0
 800a7c0:	f8c3 237c 	str.w	r2, [r3, #892]	@ 0x37c
      }

      if (phost->pUser != NULL)
 800a7c4:	687b      	ldr	r3, [r7, #4]
 800a7c6:	f8d3 33d4 	ldr.w	r3, [r3, #980]	@ 0x3d4
 800a7ca:	2b00      	cmp	r3, #0
 800a7cc:	d005      	beq.n	800a7da <USBH_Process+0x382>
      {
        phost->pUser(phost, HOST_USER_DISCONNECTION);
 800a7ce:	687b      	ldr	r3, [r7, #4]
 800a7d0:	f8d3 33d4 	ldr.w	r3, [r3, #980]	@ 0x3d4
 800a7d4:	2105      	movs	r1, #5
 800a7d6:	6878      	ldr	r0, [r7, #4]
 800a7d8:	4798      	blx	r3
      }
      USBH_UsrLog("USB Device disconnected");

      if (phost->device.is_ReEnumerated == 1U)
 800a7da:	687b      	ldr	r3, [r7, #4]
 800a7dc:	f893 3322 	ldrb.w	r3, [r3, #802]	@ 0x322
 800a7e0:	b2db      	uxtb	r3, r3
 800a7e2:	2b01      	cmp	r3, #1
 800a7e4:	d107      	bne.n	800a7f6 <USBH_Process+0x39e>
      {
        phost->device.is_ReEnumerated = 0U;
 800a7e6:	687b      	ldr	r3, [r7, #4]
 800a7e8:	2200      	movs	r2, #0
 800a7ea:	f883 2322 	strb.w	r2, [r3, #802]	@ 0x322

        /* Start the host and re-enable Vbus */
        (void)USBH_Start(phost);
 800a7ee:	6878      	ldr	r0, [r7, #4]
 800a7f0:	f7ff fe21 	bl	800a436 <USBH_Start>
      }

#if (USBH_USE_OS == 1U)
      USBH_OS_PutMessage(phost, USBH_PORT_EVENT, 0U, 0U);
#endif /* (USBH_USE_OS == 1U) */
      break;
 800a7f4:	e014      	b.n	800a820 <USBH_Process+0x3c8>
        (void)USBH_LL_Start(phost);
 800a7f6:	6878      	ldr	r0, [r7, #4]
 800a7f8:	f001 fb20 	bl	800be3c <USBH_LL_Start>
      break;
 800a7fc:	e010      	b.n	800a820 <USBH_Process+0x3c8>

    case HOST_ABORT_STATE:
    default :
      break;
 800a7fe:	bf00      	nop
 800a800:	e00e      	b.n	800a820 <USBH_Process+0x3c8>
      break;
 800a802:	bf00      	nop
 800a804:	e00c      	b.n	800a820 <USBH_Process+0x3c8>
      break;
 800a806:	bf00      	nop
 800a808:	e00a      	b.n	800a820 <USBH_Process+0x3c8>
    break;
 800a80a:	bf00      	nop
 800a80c:	e008      	b.n	800a820 <USBH_Process+0x3c8>
      break;
 800a80e:	bf00      	nop
 800a810:	e006      	b.n	800a820 <USBH_Process+0x3c8>
      break;
 800a812:	bf00      	nop
 800a814:	e004      	b.n	800a820 <USBH_Process+0x3c8>
      break;
 800a816:	bf00      	nop
 800a818:	e002      	b.n	800a820 <USBH_Process+0x3c8>
      break;
 800a81a:	bf00      	nop
 800a81c:	e000      	b.n	800a820 <USBH_Process+0x3c8>
      break;
 800a81e:	bf00      	nop
  }
  return USBH_OK;
 800a820:	2300      	movs	r3, #0
}
 800a822:	4618      	mov	r0, r3
 800a824:	3710      	adds	r7, #16
 800a826:	46bd      	mov	sp, r7
 800a828:	bd80      	pop	{r7, pc}
 800a82a:	bf00      	nop

0800a82c <USBH_HandleEnum>:
  *         This function includes the complete enumeration process
  * @param  phost: Host Handle
  * @retval USBH_Status
  */
static USBH_StatusTypeDef USBH_HandleEnum(USBH_HandleTypeDef *phost)
{
 800a82c:	b580      	push	{r7, lr}
 800a82e:	b088      	sub	sp, #32
 800a830:	af04      	add	r7, sp, #16
 800a832:	6078      	str	r0, [r7, #4]
  USBH_StatusTypeDef Status = USBH_BUSY;
 800a834:	2301      	movs	r3, #1
 800a836:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef ReqStatus = USBH_BUSY;
 800a838:	2301      	movs	r3, #1
 800a83a:	73bb      	strb	r3, [r7, #14]

  switch (phost->EnumState)
 800a83c:	687b      	ldr	r3, [r7, #4]
 800a83e:	785b      	ldrb	r3, [r3, #1]
 800a840:	2b07      	cmp	r3, #7
 800a842:	f200 81bd 	bhi.w	800abc0 <USBH_HandleEnum+0x394>
 800a846:	a201      	add	r2, pc, #4	@ (adr r2, 800a84c <USBH_HandleEnum+0x20>)
 800a848:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a84c:	0800a86d 	.word	0x0800a86d
 800a850:	0800a927 	.word	0x0800a927
 800a854:	0800a991 	.word	0x0800a991
 800a858:	0800aa1b 	.word	0x0800aa1b
 800a85c:	0800aa85 	.word	0x0800aa85
 800a860:	0800aaf5 	.word	0x0800aaf5
 800a864:	0800ab3b 	.word	0x0800ab3b
 800a868:	0800ab81 	.word	0x0800ab81
  {
    case ENUM_IDLE:
      /* Get Device Desc for only 1st 8 bytes : To get EP0 MaxPacketSize */
      ReqStatus = USBH_Get_DevDesc(phost, 8U);
 800a86c:	2108      	movs	r1, #8
 800a86e:	6878      	ldr	r0, [r7, #4]
 800a870:	f000 fa50 	bl	800ad14 <USBH_Get_DevDesc>
 800a874:	4603      	mov	r3, r0
 800a876:	73bb      	strb	r3, [r7, #14]
      if (ReqStatus == USBH_OK)
 800a878:	7bbb      	ldrb	r3, [r7, #14]
 800a87a:	2b00      	cmp	r3, #0
 800a87c:	d12e      	bne.n	800a8dc <USBH_HandleEnum+0xb0>
      {
        phost->Control.pipe_size = phost->device.DevDesc.bMaxPacketSize;
 800a87e:	687b      	ldr	r3, [r7, #4]
 800a880:	f893 232d 	ldrb.w	r2, [r3, #813]	@ 0x32d
 800a884:	687b      	ldr	r3, [r7, #4]
 800a886:	719a      	strb	r2, [r3, #6]

        phost->EnumState = ENUM_GET_FULL_DEV_DESC;
 800a888:	687b      	ldr	r3, [r7, #4]
 800a88a:	2201      	movs	r2, #1
 800a88c:	705a      	strb	r2, [r3, #1]

        /* modify control channels configuration for MaxPacket size */
        (void)USBH_OpenPipe(phost, phost->Control.pipe_in, 0x80U, phost->device.address,
 800a88e:	687b      	ldr	r3, [r7, #4]
 800a890:	7919      	ldrb	r1, [r3, #4]
 800a892:	687b      	ldr	r3, [r7, #4]
 800a894:	f893 031c 	ldrb.w	r0, [r3, #796]	@ 0x31c
 800a898:	687b      	ldr	r3, [r7, #4]
 800a89a:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
                            phost->device.speed, USBH_EP_CONTROL,
                            (uint16_t)phost->Control.pipe_size);
 800a89e:	687a      	ldr	r2, [r7, #4]
 800a8a0:	7992      	ldrb	r2, [r2, #6]
        (void)USBH_OpenPipe(phost, phost->Control.pipe_in, 0x80U, phost->device.address,
 800a8a2:	9202      	str	r2, [sp, #8]
 800a8a4:	2200      	movs	r2, #0
 800a8a6:	9201      	str	r2, [sp, #4]
 800a8a8:	9300      	str	r3, [sp, #0]
 800a8aa:	4603      	mov	r3, r0
 800a8ac:	2280      	movs	r2, #128	@ 0x80
 800a8ae:	6878      	ldr	r0, [r7, #4]
 800a8b0:	f001 f8e2 	bl	800ba78 <USBH_OpenPipe>

        /* Open Control pipes */
        (void)USBH_OpenPipe(phost, phost->Control.pipe_out, 0x00U, phost->device.address,
 800a8b4:	687b      	ldr	r3, [r7, #4]
 800a8b6:	7959      	ldrb	r1, [r3, #5]
 800a8b8:	687b      	ldr	r3, [r7, #4]
 800a8ba:	f893 031c 	ldrb.w	r0, [r3, #796]	@ 0x31c
 800a8be:	687b      	ldr	r3, [r7, #4]
 800a8c0:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
                            phost->device.speed, USBH_EP_CONTROL,
                            (uint16_t)phost->Control.pipe_size);
 800a8c4:	687a      	ldr	r2, [r7, #4]
 800a8c6:	7992      	ldrb	r2, [r2, #6]
        (void)USBH_OpenPipe(phost, phost->Control.pipe_out, 0x00U, phost->device.address,
 800a8c8:	9202      	str	r2, [sp, #8]
 800a8ca:	2200      	movs	r2, #0
 800a8cc:	9201      	str	r2, [sp, #4]
 800a8ce:	9300      	str	r3, [sp, #0]
 800a8d0:	4603      	mov	r3, r0
 800a8d2:	2200      	movs	r2, #0
 800a8d4:	6878      	ldr	r0, [r7, #4]
 800a8d6:	f001 f8cf 	bl	800ba78 <USBH_OpenPipe>
      }
      else
      {
        /* .. */
      }
      break;
 800a8da:	e173      	b.n	800abc4 <USBH_HandleEnum+0x398>
      else if (ReqStatus == USBH_NOT_SUPPORTED)
 800a8dc:	7bbb      	ldrb	r3, [r7, #14]
 800a8de:	2b03      	cmp	r3, #3
 800a8e0:	f040 8170 	bne.w	800abc4 <USBH_HandleEnum+0x398>
        phost->device.EnumCnt++;
 800a8e4:	687b      	ldr	r3, [r7, #4]
 800a8e6:	f893 331e 	ldrb.w	r3, [r3, #798]	@ 0x31e
 800a8ea:	3301      	adds	r3, #1
 800a8ec:	b2da      	uxtb	r2, r3
 800a8ee:	687b      	ldr	r3, [r7, #4]
 800a8f0:	f883 231e 	strb.w	r2, [r3, #798]	@ 0x31e
        if (phost->device.EnumCnt > 3U)
 800a8f4:	687b      	ldr	r3, [r7, #4]
 800a8f6:	f893 331e 	ldrb.w	r3, [r3, #798]	@ 0x31e
 800a8fa:	2b03      	cmp	r3, #3
 800a8fc:	d903      	bls.n	800a906 <USBH_HandleEnum+0xda>
          phost->gState = HOST_ABORT_STATE;
 800a8fe:	687b      	ldr	r3, [r7, #4]
 800a900:	220d      	movs	r2, #13
 800a902:	701a      	strb	r2, [r3, #0]
      break;
 800a904:	e15e      	b.n	800abc4 <USBH_HandleEnum+0x398>
          (void)USBH_FreePipe(phost, phost->Control.pipe_out);
 800a906:	687b      	ldr	r3, [r7, #4]
 800a908:	795b      	ldrb	r3, [r3, #5]
 800a90a:	4619      	mov	r1, r3
 800a90c:	6878      	ldr	r0, [r7, #4]
 800a90e:	f001 f903 	bl	800bb18 <USBH_FreePipe>
          (void)USBH_FreePipe(phost, phost->Control.pipe_in);
 800a912:	687b      	ldr	r3, [r7, #4]
 800a914:	791b      	ldrb	r3, [r3, #4]
 800a916:	4619      	mov	r1, r3
 800a918:	6878      	ldr	r0, [r7, #4]
 800a91a:	f001 f8fd 	bl	800bb18 <USBH_FreePipe>
          phost->gState = HOST_IDLE;
 800a91e:	687b      	ldr	r3, [r7, #4]
 800a920:	2200      	movs	r2, #0
 800a922:	701a      	strb	r2, [r3, #0]
      break;
 800a924:	e14e      	b.n	800abc4 <USBH_HandleEnum+0x398>

    case ENUM_GET_FULL_DEV_DESC:
      /* Get FULL Device Desc  */
      ReqStatus = USBH_Get_DevDesc(phost, USB_DEVICE_DESC_SIZE);
 800a926:	2112      	movs	r1, #18
 800a928:	6878      	ldr	r0, [r7, #4]
 800a92a:	f000 f9f3 	bl	800ad14 <USBH_Get_DevDesc>
 800a92e:	4603      	mov	r3, r0
 800a930:	73bb      	strb	r3, [r7, #14]
      if (ReqStatus == USBH_OK)
 800a932:	7bbb      	ldrb	r3, [r7, #14]
 800a934:	2b00      	cmp	r3, #0
 800a936:	d103      	bne.n	800a940 <USBH_HandleEnum+0x114>
      {
        USBH_UsrLog("PID: %xh", phost->device.DevDesc.idProduct);
        USBH_UsrLog("VID: %xh", phost->device.DevDesc.idVendor);

        phost->EnumState = ENUM_SET_ADDR;
 800a938:	687b      	ldr	r3, [r7, #4]
 800a93a:	2202      	movs	r2, #2
 800a93c:	705a      	strb	r2, [r3, #1]
      }
      else
      {
        /* .. */
      }
      break;
 800a93e:	e143      	b.n	800abc8 <USBH_HandleEnum+0x39c>
      else if (ReqStatus == USBH_NOT_SUPPORTED)
 800a940:	7bbb      	ldrb	r3, [r7, #14]
 800a942:	2b03      	cmp	r3, #3
 800a944:	f040 8140 	bne.w	800abc8 <USBH_HandleEnum+0x39c>
        phost->device.EnumCnt++;
 800a948:	687b      	ldr	r3, [r7, #4]
 800a94a:	f893 331e 	ldrb.w	r3, [r3, #798]	@ 0x31e
 800a94e:	3301      	adds	r3, #1
 800a950:	b2da      	uxtb	r2, r3
 800a952:	687b      	ldr	r3, [r7, #4]
 800a954:	f883 231e 	strb.w	r2, [r3, #798]	@ 0x31e
        if (phost->device.EnumCnt > 3U)
 800a958:	687b      	ldr	r3, [r7, #4]
 800a95a:	f893 331e 	ldrb.w	r3, [r3, #798]	@ 0x31e
 800a95e:	2b03      	cmp	r3, #3
 800a960:	d903      	bls.n	800a96a <USBH_HandleEnum+0x13e>
          phost->gState = HOST_ABORT_STATE;
 800a962:	687b      	ldr	r3, [r7, #4]
 800a964:	220d      	movs	r2, #13
 800a966:	701a      	strb	r2, [r3, #0]
      break;
 800a968:	e12e      	b.n	800abc8 <USBH_HandleEnum+0x39c>
          (void)USBH_FreePipe(phost, phost->Control.pipe_out);
 800a96a:	687b      	ldr	r3, [r7, #4]
 800a96c:	795b      	ldrb	r3, [r3, #5]
 800a96e:	4619      	mov	r1, r3
 800a970:	6878      	ldr	r0, [r7, #4]
 800a972:	f001 f8d1 	bl	800bb18 <USBH_FreePipe>
          (void)USBH_FreePipe(phost, phost->Control.pipe_in);
 800a976:	687b      	ldr	r3, [r7, #4]
 800a978:	791b      	ldrb	r3, [r3, #4]
 800a97a:	4619      	mov	r1, r3
 800a97c:	6878      	ldr	r0, [r7, #4]
 800a97e:	f001 f8cb 	bl	800bb18 <USBH_FreePipe>
          phost->EnumState = ENUM_IDLE;
 800a982:	687b      	ldr	r3, [r7, #4]
 800a984:	2200      	movs	r2, #0
 800a986:	705a      	strb	r2, [r3, #1]
          phost->gState = HOST_IDLE;
 800a988:	687b      	ldr	r3, [r7, #4]
 800a98a:	2200      	movs	r2, #0
 800a98c:	701a      	strb	r2, [r3, #0]
      break;
 800a98e:	e11b      	b.n	800abc8 <USBH_HandleEnum+0x39c>

    case ENUM_SET_ADDR:
      /* set address */
      ReqStatus = USBH_SetAddress(phost, USBH_DEVICE_ADDRESS);
 800a990:	2101      	movs	r1, #1
 800a992:	6878      	ldr	r0, [r7, #4]
 800a994:	f000 fa7d 	bl	800ae92 <USBH_SetAddress>
 800a998:	4603      	mov	r3, r0
 800a99a:	73bb      	strb	r3, [r7, #14]
      if (ReqStatus == USBH_OK)
 800a99c:	7bbb      	ldrb	r3, [r7, #14]
 800a99e:	2b00      	cmp	r3, #0
 800a9a0:	d130      	bne.n	800aa04 <USBH_HandleEnum+0x1d8>
      {
        USBH_Delay(2U);
 800a9a2:	2002      	movs	r0, #2
 800a9a4:	f001 fb9f 	bl	800c0e6 <USBH_Delay>
        phost->device.address = USBH_DEVICE_ADDRESS;
 800a9a8:	687b      	ldr	r3, [r7, #4]
 800a9aa:	2201      	movs	r2, #1
 800a9ac:	f883 231c 	strb.w	r2, [r3, #796]	@ 0x31c

        /* user callback for device address assigned */
        USBH_UsrLog("Address (#%d) assigned.", phost->device.address);
        phost->EnumState = ENUM_GET_CFG_DESC;
 800a9b0:	687b      	ldr	r3, [r7, #4]
 800a9b2:	2203      	movs	r2, #3
 800a9b4:	705a      	strb	r2, [r3, #1]

        /* modify control channels to update device address */
        (void)USBH_OpenPipe(phost, phost->Control.pipe_in, 0x80U,  phost->device.address,
 800a9b6:	687b      	ldr	r3, [r7, #4]
 800a9b8:	7919      	ldrb	r1, [r3, #4]
 800a9ba:	687b      	ldr	r3, [r7, #4]
 800a9bc:	f893 031c 	ldrb.w	r0, [r3, #796]	@ 0x31c
 800a9c0:	687b      	ldr	r3, [r7, #4]
 800a9c2:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
                            phost->device.speed, USBH_EP_CONTROL,
                            (uint16_t)phost->Control.pipe_size);
 800a9c6:	687a      	ldr	r2, [r7, #4]
 800a9c8:	7992      	ldrb	r2, [r2, #6]
        (void)USBH_OpenPipe(phost, phost->Control.pipe_in, 0x80U,  phost->device.address,
 800a9ca:	9202      	str	r2, [sp, #8]
 800a9cc:	2200      	movs	r2, #0
 800a9ce:	9201      	str	r2, [sp, #4]
 800a9d0:	9300      	str	r3, [sp, #0]
 800a9d2:	4603      	mov	r3, r0
 800a9d4:	2280      	movs	r2, #128	@ 0x80
 800a9d6:	6878      	ldr	r0, [r7, #4]
 800a9d8:	f001 f84e 	bl	800ba78 <USBH_OpenPipe>

        /* Open Control pipes */
        (void)USBH_OpenPipe(phost, phost->Control.pipe_out, 0x00U, phost->device.address,
 800a9dc:	687b      	ldr	r3, [r7, #4]
 800a9de:	7959      	ldrb	r1, [r3, #5]
 800a9e0:	687b      	ldr	r3, [r7, #4]
 800a9e2:	f893 031c 	ldrb.w	r0, [r3, #796]	@ 0x31c
 800a9e6:	687b      	ldr	r3, [r7, #4]
 800a9e8:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
                            phost->device.speed, USBH_EP_CONTROL,
                            (uint16_t)phost->Control.pipe_size);
 800a9ec:	687a      	ldr	r2, [r7, #4]
 800a9ee:	7992      	ldrb	r2, [r2, #6]
        (void)USBH_OpenPipe(phost, phost->Control.pipe_out, 0x00U, phost->device.address,
 800a9f0:	9202      	str	r2, [sp, #8]
 800a9f2:	2200      	movs	r2, #0
 800a9f4:	9201      	str	r2, [sp, #4]
 800a9f6:	9300      	str	r3, [sp, #0]
 800a9f8:	4603      	mov	r3, r0
 800a9fa:	2200      	movs	r2, #0
 800a9fc:	6878      	ldr	r0, [r7, #4]
 800a9fe:	f001 f83b 	bl	800ba78 <USBH_OpenPipe>
      }
      else
      {
        /* .. */
      }
      break;
 800aa02:	e0e3      	b.n	800abcc <USBH_HandleEnum+0x3a0>
      else if (ReqStatus == USBH_NOT_SUPPORTED)
 800aa04:	7bbb      	ldrb	r3, [r7, #14]
 800aa06:	2b03      	cmp	r3, #3
 800aa08:	f040 80e0 	bne.w	800abcc <USBH_HandleEnum+0x3a0>
        phost->gState = HOST_ABORT_STATE;
 800aa0c:	687b      	ldr	r3, [r7, #4]
 800aa0e:	220d      	movs	r2, #13
 800aa10:	701a      	strb	r2, [r3, #0]
        phost->EnumState = ENUM_IDLE;
 800aa12:	687b      	ldr	r3, [r7, #4]
 800aa14:	2200      	movs	r2, #0
 800aa16:	705a      	strb	r2, [r3, #1]
      break;
 800aa18:	e0d8      	b.n	800abcc <USBH_HandleEnum+0x3a0>

    case ENUM_GET_CFG_DESC:
      /* get standard configuration descriptor */
      ReqStatus = USBH_Get_CfgDesc(phost, USB_CONFIGURATION_DESC_SIZE);
 800aa1a:	2109      	movs	r1, #9
 800aa1c:	6878      	ldr	r0, [r7, #4]
 800aa1e:	f000 f9a5 	bl	800ad6c <USBH_Get_CfgDesc>
 800aa22:	4603      	mov	r3, r0
 800aa24:	73bb      	strb	r3, [r7, #14]
      if (ReqStatus == USBH_OK)
 800aa26:	7bbb      	ldrb	r3, [r7, #14]
 800aa28:	2b00      	cmp	r3, #0
 800aa2a:	d103      	bne.n	800aa34 <USBH_HandleEnum+0x208>
      {
        phost->EnumState = ENUM_GET_FULL_CFG_DESC;
 800aa2c:	687b      	ldr	r3, [r7, #4]
 800aa2e:	2204      	movs	r2, #4
 800aa30:	705a      	strb	r2, [r3, #1]
      }
      else
      {
        /* .. */
      }
      break;
 800aa32:	e0cd      	b.n	800abd0 <USBH_HandleEnum+0x3a4>
      else if (ReqStatus == USBH_NOT_SUPPORTED)
 800aa34:	7bbb      	ldrb	r3, [r7, #14]
 800aa36:	2b03      	cmp	r3, #3
 800aa38:	f040 80ca 	bne.w	800abd0 <USBH_HandleEnum+0x3a4>
        phost->device.EnumCnt++;
 800aa3c:	687b      	ldr	r3, [r7, #4]
 800aa3e:	f893 331e 	ldrb.w	r3, [r3, #798]	@ 0x31e
 800aa42:	3301      	adds	r3, #1
 800aa44:	b2da      	uxtb	r2, r3
 800aa46:	687b      	ldr	r3, [r7, #4]
 800aa48:	f883 231e 	strb.w	r2, [r3, #798]	@ 0x31e
        if (phost->device.EnumCnt > 3U)
 800aa4c:	687b      	ldr	r3, [r7, #4]
 800aa4e:	f893 331e 	ldrb.w	r3, [r3, #798]	@ 0x31e
 800aa52:	2b03      	cmp	r3, #3
 800aa54:	d903      	bls.n	800aa5e <USBH_HandleEnum+0x232>
          phost->gState = HOST_ABORT_STATE;
 800aa56:	687b      	ldr	r3, [r7, #4]
 800aa58:	220d      	movs	r2, #13
 800aa5a:	701a      	strb	r2, [r3, #0]
      break;
 800aa5c:	e0b8      	b.n	800abd0 <USBH_HandleEnum+0x3a4>
          (void)USBH_FreePipe(phost, phost->Control.pipe_out);
 800aa5e:	687b      	ldr	r3, [r7, #4]
 800aa60:	795b      	ldrb	r3, [r3, #5]
 800aa62:	4619      	mov	r1, r3
 800aa64:	6878      	ldr	r0, [r7, #4]
 800aa66:	f001 f857 	bl	800bb18 <USBH_FreePipe>
          (void)USBH_FreePipe(phost, phost->Control.pipe_in);
 800aa6a:	687b      	ldr	r3, [r7, #4]
 800aa6c:	791b      	ldrb	r3, [r3, #4]
 800aa6e:	4619      	mov	r1, r3
 800aa70:	6878      	ldr	r0, [r7, #4]
 800aa72:	f001 f851 	bl	800bb18 <USBH_FreePipe>
          phost->EnumState = ENUM_IDLE;
 800aa76:	687b      	ldr	r3, [r7, #4]
 800aa78:	2200      	movs	r2, #0
 800aa7a:	705a      	strb	r2, [r3, #1]
          phost->gState = HOST_IDLE;
 800aa7c:	687b      	ldr	r3, [r7, #4]
 800aa7e:	2200      	movs	r2, #0
 800aa80:	701a      	strb	r2, [r3, #0]
      break;
 800aa82:	e0a5      	b.n	800abd0 <USBH_HandleEnum+0x3a4>

    case ENUM_GET_FULL_CFG_DESC:
      /* get FULL config descriptor (config, interface, endpoints) */
      ReqStatus = USBH_Get_CfgDesc(phost, phost->device.CfgDesc.wTotalLength);
 800aa84:	687b      	ldr	r3, [r7, #4]
 800aa86:	f8b3 333a 	ldrh.w	r3, [r3, #826]	@ 0x33a
 800aa8a:	4619      	mov	r1, r3
 800aa8c:	6878      	ldr	r0, [r7, #4]
 800aa8e:	f000 f96d 	bl	800ad6c <USBH_Get_CfgDesc>
 800aa92:	4603      	mov	r3, r0
 800aa94:	73bb      	strb	r3, [r7, #14]
      if (ReqStatus == USBH_OK)
 800aa96:	7bbb      	ldrb	r3, [r7, #14]
 800aa98:	2b00      	cmp	r3, #0
 800aa9a:	d103      	bne.n	800aaa4 <USBH_HandleEnum+0x278>
      {
        phost->EnumState = ENUM_GET_MFC_STRING_DESC;
 800aa9c:	687b      	ldr	r3, [r7, #4]
 800aa9e:	2205      	movs	r2, #5
 800aaa0:	705a      	strb	r2, [r3, #1]
      }
      else
      {
        /* .. */
      }
      break;
 800aaa2:	e097      	b.n	800abd4 <USBH_HandleEnum+0x3a8>
      else if (ReqStatus == USBH_NOT_SUPPORTED)
 800aaa4:	7bbb      	ldrb	r3, [r7, #14]
 800aaa6:	2b03      	cmp	r3, #3
 800aaa8:	f040 8094 	bne.w	800abd4 <USBH_HandleEnum+0x3a8>
        phost->device.EnumCnt++;
 800aaac:	687b      	ldr	r3, [r7, #4]
 800aaae:	f893 331e 	ldrb.w	r3, [r3, #798]	@ 0x31e
 800aab2:	3301      	adds	r3, #1
 800aab4:	b2da      	uxtb	r2, r3
 800aab6:	687b      	ldr	r3, [r7, #4]
 800aab8:	f883 231e 	strb.w	r2, [r3, #798]	@ 0x31e
        if (phost->device.EnumCnt > 3U)
 800aabc:	687b      	ldr	r3, [r7, #4]
 800aabe:	f893 331e 	ldrb.w	r3, [r3, #798]	@ 0x31e
 800aac2:	2b03      	cmp	r3, #3
 800aac4:	d903      	bls.n	800aace <USBH_HandleEnum+0x2a2>
          phost->gState = HOST_ABORT_STATE;
 800aac6:	687b      	ldr	r3, [r7, #4]
 800aac8:	220d      	movs	r2, #13
 800aaca:	701a      	strb	r2, [r3, #0]
      break;
 800aacc:	e082      	b.n	800abd4 <USBH_HandleEnum+0x3a8>
          (void)USBH_FreePipe(phost, phost->Control.pipe_out);
 800aace:	687b      	ldr	r3, [r7, #4]
 800aad0:	795b      	ldrb	r3, [r3, #5]
 800aad2:	4619      	mov	r1, r3
 800aad4:	6878      	ldr	r0, [r7, #4]
 800aad6:	f001 f81f 	bl	800bb18 <USBH_FreePipe>
          (void)USBH_FreePipe(phost, phost->Control.pipe_in);
 800aada:	687b      	ldr	r3, [r7, #4]
 800aadc:	791b      	ldrb	r3, [r3, #4]
 800aade:	4619      	mov	r1, r3
 800aae0:	6878      	ldr	r0, [r7, #4]
 800aae2:	f001 f819 	bl	800bb18 <USBH_FreePipe>
          phost->EnumState = ENUM_IDLE;
 800aae6:	687b      	ldr	r3, [r7, #4]
 800aae8:	2200      	movs	r2, #0
 800aaea:	705a      	strb	r2, [r3, #1]
          phost->gState = HOST_IDLE;
 800aaec:	687b      	ldr	r3, [r7, #4]
 800aaee:	2200      	movs	r2, #0
 800aaf0:	701a      	strb	r2, [r3, #0]
      break;
 800aaf2:	e06f      	b.n	800abd4 <USBH_HandleEnum+0x3a8>

    case ENUM_GET_MFC_STRING_DESC:
      if (phost->device.DevDesc.iManufacturer != 0U)
 800aaf4:	687b      	ldr	r3, [r7, #4]
 800aaf6:	f893 3334 	ldrb.w	r3, [r3, #820]	@ 0x334
 800aafa:	2b00      	cmp	r3, #0
 800aafc:	d019      	beq.n	800ab32 <USBH_HandleEnum+0x306>
      {
        /* Check that Manufacturer String is available */
        ReqStatus = USBH_Get_StringDesc(phost, phost->device.DevDesc.iManufacturer,
 800aafe:	687b      	ldr	r3, [r7, #4]
 800ab00:	f893 1334 	ldrb.w	r1, [r3, #820]	@ 0x334
                                        phost->device.Data, 0xFFU);
 800ab04:	687b      	ldr	r3, [r7, #4]
 800ab06:	f503 728e 	add.w	r2, r3, #284	@ 0x11c
        ReqStatus = USBH_Get_StringDesc(phost, phost->device.DevDesc.iManufacturer,
 800ab0a:	23ff      	movs	r3, #255	@ 0xff
 800ab0c:	6878      	ldr	r0, [r7, #4]
 800ab0e:	f000 f957 	bl	800adc0 <USBH_Get_StringDesc>
 800ab12:	4603      	mov	r3, r0
 800ab14:	73bb      	strb	r3, [r7, #14]
        if (ReqStatus == USBH_OK)
 800ab16:	7bbb      	ldrb	r3, [r7, #14]
 800ab18:	2b00      	cmp	r3, #0
 800ab1a:	d103      	bne.n	800ab24 <USBH_HandleEnum+0x2f8>
        {
          /* User callback for Manufacturing string */
          USBH_UsrLog("Manufacturer : %s", (char *)(void *)phost->device.Data);
          phost->EnumState = ENUM_GET_PRODUCT_STRING_DESC;
 800ab1c:	687b      	ldr	r3, [r7, #4]
 800ab1e:	2206      	movs	r2, #6
 800ab20:	705a      	strb	r2, [r3, #1]

#if (USBH_USE_OS == 1U)
        USBH_OS_PutMessage(phost, USBH_STATE_CHANGED_EVENT, 0U, 0U);
#endif /* (USBH_USE_OS == 1U) */
      }
      break;
 800ab22:	e059      	b.n	800abd8 <USBH_HandleEnum+0x3ac>
        else if (ReqStatus == USBH_NOT_SUPPORTED)
 800ab24:	7bbb      	ldrb	r3, [r7, #14]
 800ab26:	2b03      	cmp	r3, #3
 800ab28:	d156      	bne.n	800abd8 <USBH_HandleEnum+0x3ac>
          phost->EnumState = ENUM_GET_PRODUCT_STRING_DESC;
 800ab2a:	687b      	ldr	r3, [r7, #4]
 800ab2c:	2206      	movs	r2, #6
 800ab2e:	705a      	strb	r2, [r3, #1]
      break;
 800ab30:	e052      	b.n	800abd8 <USBH_HandleEnum+0x3ac>
        phost->EnumState = ENUM_GET_PRODUCT_STRING_DESC;
 800ab32:	687b      	ldr	r3, [r7, #4]
 800ab34:	2206      	movs	r2, #6
 800ab36:	705a      	strb	r2, [r3, #1]
      break;
 800ab38:	e04e      	b.n	800abd8 <USBH_HandleEnum+0x3ac>

    case ENUM_GET_PRODUCT_STRING_DESC:
      if (phost->device.DevDesc.iProduct != 0U)
 800ab3a:	687b      	ldr	r3, [r7, #4]
 800ab3c:	f893 3335 	ldrb.w	r3, [r3, #821]	@ 0x335
 800ab40:	2b00      	cmp	r3, #0
 800ab42:	d019      	beq.n	800ab78 <USBH_HandleEnum+0x34c>
      {
        /* Check that Product string is available */
        ReqStatus = USBH_Get_StringDesc(phost, phost->device.DevDesc.iProduct,
 800ab44:	687b      	ldr	r3, [r7, #4]
 800ab46:	f893 1335 	ldrb.w	r1, [r3, #821]	@ 0x335
                                        phost->device.Data, 0xFFU);
 800ab4a:	687b      	ldr	r3, [r7, #4]
 800ab4c:	f503 728e 	add.w	r2, r3, #284	@ 0x11c
        ReqStatus = USBH_Get_StringDesc(phost, phost->device.DevDesc.iProduct,
 800ab50:	23ff      	movs	r3, #255	@ 0xff
 800ab52:	6878      	ldr	r0, [r7, #4]
 800ab54:	f000 f934 	bl	800adc0 <USBH_Get_StringDesc>
 800ab58:	4603      	mov	r3, r0
 800ab5a:	73bb      	strb	r3, [r7, #14]
        if (ReqStatus == USBH_OK)
 800ab5c:	7bbb      	ldrb	r3, [r7, #14]
 800ab5e:	2b00      	cmp	r3, #0
 800ab60:	d103      	bne.n	800ab6a <USBH_HandleEnum+0x33e>
        {
          /* User callback for Product string */
          USBH_UsrLog("Product : %s", (char *)(void *)phost->device.Data);
          phost->EnumState = ENUM_GET_SERIALNUM_STRING_DESC;
 800ab62:	687b      	ldr	r3, [r7, #4]
 800ab64:	2207      	movs	r2, #7
 800ab66:	705a      	strb	r2, [r3, #1]

#if (USBH_USE_OS == 1U)
        USBH_OS_PutMessage(phost, USBH_STATE_CHANGED_EVENT, 0U, 0U);
#endif /* (USBH_USE_OS == 1U) */
      }
      break;
 800ab68:	e038      	b.n	800abdc <USBH_HandleEnum+0x3b0>
        else if (ReqStatus == USBH_NOT_SUPPORTED)
 800ab6a:	7bbb      	ldrb	r3, [r7, #14]
 800ab6c:	2b03      	cmp	r3, #3
 800ab6e:	d135      	bne.n	800abdc <USBH_HandleEnum+0x3b0>
          phost->EnumState = ENUM_GET_SERIALNUM_STRING_DESC;
 800ab70:	687b      	ldr	r3, [r7, #4]
 800ab72:	2207      	movs	r2, #7
 800ab74:	705a      	strb	r2, [r3, #1]
      break;
 800ab76:	e031      	b.n	800abdc <USBH_HandleEnum+0x3b0>
        phost->EnumState = ENUM_GET_SERIALNUM_STRING_DESC;
 800ab78:	687b      	ldr	r3, [r7, #4]
 800ab7a:	2207      	movs	r2, #7
 800ab7c:	705a      	strb	r2, [r3, #1]
      break;
 800ab7e:	e02d      	b.n	800abdc <USBH_HandleEnum+0x3b0>

    case ENUM_GET_SERIALNUM_STRING_DESC:
      if (phost->device.DevDesc.iSerialNumber != 0U)
 800ab80:	687b      	ldr	r3, [r7, #4]
 800ab82:	f893 3336 	ldrb.w	r3, [r3, #822]	@ 0x336
 800ab86:	2b00      	cmp	r3, #0
 800ab88:	d017      	beq.n	800abba <USBH_HandleEnum+0x38e>
      {
        /* Check that Serial number string is available */
        ReqStatus = USBH_Get_StringDesc(phost, phost->device.DevDesc.iSerialNumber,
 800ab8a:	687b      	ldr	r3, [r7, #4]
 800ab8c:	f893 1336 	ldrb.w	r1, [r3, #822]	@ 0x336
                                        phost->device.Data, 0xFFU);
 800ab90:	687b      	ldr	r3, [r7, #4]
 800ab92:	f503 728e 	add.w	r2, r3, #284	@ 0x11c
        ReqStatus = USBH_Get_StringDesc(phost, phost->device.DevDesc.iSerialNumber,
 800ab96:	23ff      	movs	r3, #255	@ 0xff
 800ab98:	6878      	ldr	r0, [r7, #4]
 800ab9a:	f000 f911 	bl	800adc0 <USBH_Get_StringDesc>
 800ab9e:	4603      	mov	r3, r0
 800aba0:	73bb      	strb	r3, [r7, #14]
        if (ReqStatus == USBH_OK)
 800aba2:	7bbb      	ldrb	r3, [r7, #14]
 800aba4:	2b00      	cmp	r3, #0
 800aba6:	d102      	bne.n	800abae <USBH_HandleEnum+0x382>
        {
          /* User callback for Serial number string */
          USBH_UsrLog("Serial Number : %s", (char *)(void *)phost->device.Data);
          Status = USBH_OK;
 800aba8:	2300      	movs	r3, #0
 800abaa:	73fb      	strb	r3, [r7, #15]
      else
      {
        USBH_UsrLog("Serial Number : N/A");
        Status = USBH_OK;
      }
      break;
 800abac:	e018      	b.n	800abe0 <USBH_HandleEnum+0x3b4>
        else if (ReqStatus == USBH_NOT_SUPPORTED)
 800abae:	7bbb      	ldrb	r3, [r7, #14]
 800abb0:	2b03      	cmp	r3, #3
 800abb2:	d115      	bne.n	800abe0 <USBH_HandleEnum+0x3b4>
          Status = USBH_OK;
 800abb4:	2300      	movs	r3, #0
 800abb6:	73fb      	strb	r3, [r7, #15]
      break;
 800abb8:	e012      	b.n	800abe0 <USBH_HandleEnum+0x3b4>
        Status = USBH_OK;
 800abba:	2300      	movs	r3, #0
 800abbc:	73fb      	strb	r3, [r7, #15]
      break;
 800abbe:	e00f      	b.n	800abe0 <USBH_HandleEnum+0x3b4>

    default:
      break;
 800abc0:	bf00      	nop
 800abc2:	e00e      	b.n	800abe2 <USBH_HandleEnum+0x3b6>
      break;
 800abc4:	bf00      	nop
 800abc6:	e00c      	b.n	800abe2 <USBH_HandleEnum+0x3b6>
      break;
 800abc8:	bf00      	nop
 800abca:	e00a      	b.n	800abe2 <USBH_HandleEnum+0x3b6>
      break;
 800abcc:	bf00      	nop
 800abce:	e008      	b.n	800abe2 <USBH_HandleEnum+0x3b6>
      break;
 800abd0:	bf00      	nop
 800abd2:	e006      	b.n	800abe2 <USBH_HandleEnum+0x3b6>
      break;
 800abd4:	bf00      	nop
 800abd6:	e004      	b.n	800abe2 <USBH_HandleEnum+0x3b6>
      break;
 800abd8:	bf00      	nop
 800abda:	e002      	b.n	800abe2 <USBH_HandleEnum+0x3b6>
      break;
 800abdc:	bf00      	nop
 800abde:	e000      	b.n	800abe2 <USBH_HandleEnum+0x3b6>
      break;
 800abe0:	bf00      	nop
  }
  return Status;
 800abe2:	7bfb      	ldrb	r3, [r7, #15]
}
 800abe4:	4618      	mov	r0, r3
 800abe6:	3710      	adds	r7, #16
 800abe8:	46bd      	mov	sp, r7
 800abea:	bd80      	pop	{r7, pc}

0800abec <USBH_LL_SetTimer>:
  *         Set the initial Host Timer tick
  * @param  phost: Host Handle
  * @retval None
  */
void USBH_LL_SetTimer(USBH_HandleTypeDef *phost, uint32_t time)
{
 800abec:	b480      	push	{r7}
 800abee:	b083      	sub	sp, #12
 800abf0:	af00      	add	r7, sp, #0
 800abf2:	6078      	str	r0, [r7, #4]
 800abf4:	6039      	str	r1, [r7, #0]
  phost->Timer = time;
 800abf6:	687b      	ldr	r3, [r7, #4]
 800abf8:	683a      	ldr	r2, [r7, #0]
 800abfa:	f8c3 23c4 	str.w	r2, [r3, #964]	@ 0x3c4
}
 800abfe:	bf00      	nop
 800ac00:	370c      	adds	r7, #12
 800ac02:	46bd      	mov	sp, r7
 800ac04:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ac08:	4770      	bx	lr

0800ac0a <USBH_LL_IncTimer>:
  *         Increment Host Timer tick
  * @param  phost: Host Handle
  * @retval None
  */
void USBH_LL_IncTimer(USBH_HandleTypeDef *phost)
{
 800ac0a:	b580      	push	{r7, lr}
 800ac0c:	b082      	sub	sp, #8
 800ac0e:	af00      	add	r7, sp, #0
 800ac10:	6078      	str	r0, [r7, #4]
  phost->Timer++;
 800ac12:	687b      	ldr	r3, [r7, #4]
 800ac14:	f8d3 33c4 	ldr.w	r3, [r3, #964]	@ 0x3c4
 800ac18:	1c5a      	adds	r2, r3, #1
 800ac1a:	687b      	ldr	r3, [r7, #4]
 800ac1c:	f8c3 23c4 	str.w	r2, [r3, #964]	@ 0x3c4
  USBH_HandleSof(phost);
 800ac20:	6878      	ldr	r0, [r7, #4]
 800ac22:	f000 f804 	bl	800ac2e <USBH_HandleSof>
}
 800ac26:	bf00      	nop
 800ac28:	3708      	adds	r7, #8
 800ac2a:	46bd      	mov	sp, r7
 800ac2c:	bd80      	pop	{r7, pc}

0800ac2e <USBH_HandleSof>:
  *         Call SOF process
  * @param  phost: Host Handle
  * @retval None
  */
static void USBH_HandleSof(USBH_HandleTypeDef *phost)
{
 800ac2e:	b580      	push	{r7, lr}
 800ac30:	b082      	sub	sp, #8
 800ac32:	af00      	add	r7, sp, #0
 800ac34:	6078      	str	r0, [r7, #4]
  if ((phost->gState == HOST_CLASS) && (phost->pActiveClass != NULL))
 800ac36:	687b      	ldr	r3, [r7, #4]
 800ac38:	781b      	ldrb	r3, [r3, #0]
 800ac3a:	b2db      	uxtb	r3, r3
 800ac3c:	2b0b      	cmp	r3, #11
 800ac3e:	d10a      	bne.n	800ac56 <USBH_HandleSof+0x28>
 800ac40:	687b      	ldr	r3, [r7, #4]
 800ac42:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 800ac46:	2b00      	cmp	r3, #0
 800ac48:	d005      	beq.n	800ac56 <USBH_HandleSof+0x28>
  {
    phost->pActiveClass->SOFProcess(phost);
 800ac4a:	687b      	ldr	r3, [r7, #4]
 800ac4c:	f8d3 337c 	ldr.w	r3, [r3, #892]	@ 0x37c
 800ac50:	699b      	ldr	r3, [r3, #24]
 800ac52:	6878      	ldr	r0, [r7, #4]
 800ac54:	4798      	blx	r3
  }
}
 800ac56:	bf00      	nop
 800ac58:	3708      	adds	r7, #8
 800ac5a:	46bd      	mov	sp, r7
 800ac5c:	bd80      	pop	{r7, pc}

0800ac5e <USBH_LL_PortEnabled>:
  *         Port Enabled
  * @param  phost: Host Handle
  * @retval None
  */
void USBH_LL_PortEnabled(USBH_HandleTypeDef *phost)
{
 800ac5e:	b480      	push	{r7}
 800ac60:	b083      	sub	sp, #12
 800ac62:	af00      	add	r7, sp, #0
 800ac64:	6078      	str	r0, [r7, #4]
  phost->device.PortEnabled = 1U;
 800ac66:	687b      	ldr	r3, [r7, #4]
 800ac68:	2201      	movs	r2, #1
 800ac6a:	f883 2323 	strb.w	r2, [r3, #803]	@ 0x323

#if (USBH_USE_OS == 1U)
  USBH_OS_PutMessage(phost, USBH_PORT_EVENT, 0U, 0U);
#endif /* (USBH_USE_OS == 1U) */

  return;
 800ac6e:	bf00      	nop
}
 800ac70:	370c      	adds	r7, #12
 800ac72:	46bd      	mov	sp, r7
 800ac74:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ac78:	4770      	bx	lr

0800ac7a <USBH_LL_PortDisabled>:
  *         Port Disabled
  * @param  phost: Host Handle
  * @retval None
  */
void USBH_LL_PortDisabled(USBH_HandleTypeDef *phost)
{
 800ac7a:	b480      	push	{r7}
 800ac7c:	b083      	sub	sp, #12
 800ac7e:	af00      	add	r7, sp, #0
 800ac80:	6078      	str	r0, [r7, #4]
  phost->device.PortEnabled = 0U;
 800ac82:	687b      	ldr	r3, [r7, #4]
 800ac84:	2200      	movs	r2, #0
 800ac86:	f883 2323 	strb.w	r2, [r3, #803]	@ 0x323
  phost->device.is_disconnected = 1U;
 800ac8a:	687b      	ldr	r3, [r7, #4]
 800ac8c:	2201      	movs	r2, #1
 800ac8e:	f883 2321 	strb.w	r2, [r3, #801]	@ 0x321

  return;
 800ac92:	bf00      	nop
}
 800ac94:	370c      	adds	r7, #12
 800ac96:	46bd      	mov	sp, r7
 800ac98:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ac9c:	4770      	bx	lr

0800ac9e <USBH_LL_Connect>:
  *         Handle USB Host connection event
  * @param  phost: Host Handle
  * @retval USBH_Status
  */
USBH_StatusTypeDef USBH_LL_Connect(USBH_HandleTypeDef *phost)
{
 800ac9e:	b480      	push	{r7}
 800aca0:	b083      	sub	sp, #12
 800aca2:	af00      	add	r7, sp, #0
 800aca4:	6078      	str	r0, [r7, #4]
  phost->device.is_connected = 1U;
 800aca6:	687b      	ldr	r3, [r7, #4]
 800aca8:	2201      	movs	r2, #1
 800acaa:	f883 2320 	strb.w	r2, [r3, #800]	@ 0x320
  phost->device.is_disconnected = 0U;
 800acae:	687b      	ldr	r3, [r7, #4]
 800acb0:	2200      	movs	r2, #0
 800acb2:	f883 2321 	strb.w	r2, [r3, #801]	@ 0x321
  phost->device.is_ReEnumerated = 0U;
 800acb6:	687b      	ldr	r3, [r7, #4]
 800acb8:	2200      	movs	r2, #0
 800acba:	f883 2322 	strb.w	r2, [r3, #802]	@ 0x322

#if (USBH_USE_OS == 1U)
  USBH_OS_PutMessage(phost, USBH_PORT_EVENT, 0U, 0U);
#endif /* (USBH_USE_OS == 1U) */

  return USBH_OK;
 800acbe:	2300      	movs	r3, #0
}
 800acc0:	4618      	mov	r0, r3
 800acc2:	370c      	adds	r7, #12
 800acc4:	46bd      	mov	sp, r7
 800acc6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800acca:	4770      	bx	lr

0800accc <USBH_LL_Disconnect>:
  *         Handle USB Host disconnection event
  * @param  phost: Host Handle
  * @retval USBH_Status
  */
USBH_StatusTypeDef USBH_LL_Disconnect(USBH_HandleTypeDef *phost)
{
 800accc:	b580      	push	{r7, lr}
 800acce:	b082      	sub	sp, #8
 800acd0:	af00      	add	r7, sp, #0
 800acd2:	6078      	str	r0, [r7, #4]
  /* update device connection states */
  phost->device.is_disconnected = 1U;
 800acd4:	687b      	ldr	r3, [r7, #4]
 800acd6:	2201      	movs	r2, #1
 800acd8:	f883 2321 	strb.w	r2, [r3, #801]	@ 0x321
  phost->device.is_connected = 0U;
 800acdc:	687b      	ldr	r3, [r7, #4]
 800acde:	2200      	movs	r2, #0
 800ace0:	f883 2320 	strb.w	r2, [r3, #800]	@ 0x320
  phost->device.PortEnabled = 0U;
 800ace4:	687b      	ldr	r3, [r7, #4]
 800ace6:	2200      	movs	r2, #0
 800ace8:	f883 2323 	strb.w	r2, [r3, #803]	@ 0x323

  /* Stop Host */
  (void)USBH_LL_Stop(phost);
 800acec:	6878      	ldr	r0, [r7, #4]
 800acee:	f001 f8c0 	bl	800be72 <USBH_LL_Stop>

  /* FRee Control Pipes */
  (void)USBH_FreePipe(phost, phost->Control.pipe_in);
 800acf2:	687b      	ldr	r3, [r7, #4]
 800acf4:	791b      	ldrb	r3, [r3, #4]
 800acf6:	4619      	mov	r1, r3
 800acf8:	6878      	ldr	r0, [r7, #4]
 800acfa:	f000 ff0d 	bl	800bb18 <USBH_FreePipe>
  (void)USBH_FreePipe(phost, phost->Control.pipe_out);
 800acfe:	687b      	ldr	r3, [r7, #4]
 800ad00:	795b      	ldrb	r3, [r3, #5]
 800ad02:	4619      	mov	r1, r3
 800ad04:	6878      	ldr	r0, [r7, #4]
 800ad06:	f000 ff07 	bl	800bb18 <USBH_FreePipe>

#if (USBH_USE_OS == 1U)
  USBH_OS_PutMessage(phost, USBH_PORT_EVENT, 0U, 0U);
#endif /* (USBH_USE_OS == 1U) */

  return USBH_OK;
 800ad0a:	2300      	movs	r3, #0
}
 800ad0c:	4618      	mov	r0, r3
 800ad0e:	3708      	adds	r7, #8
 800ad10:	46bd      	mov	sp, r7
 800ad12:	bd80      	pop	{r7, pc}

0800ad14 <USBH_Get_DevDesc>:
  * @param  phost: Host Handle
  * @param  length: Length of the descriptor
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_Get_DevDesc(USBH_HandleTypeDef *phost, uint16_t length)
{
 800ad14:	b580      	push	{r7, lr}
 800ad16:	b086      	sub	sp, #24
 800ad18:	af02      	add	r7, sp, #8
 800ad1a:	6078      	str	r0, [r7, #4]
 800ad1c:	460b      	mov	r3, r1
 800ad1e:	807b      	strh	r3, [r7, #2]
  USBH_StatusTypeDef status;

  if (length > sizeof(phost->device.Data))
 800ad20:	887b      	ldrh	r3, [r7, #2]
 800ad22:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800ad26:	d901      	bls.n	800ad2c <USBH_Get_DevDesc+0x18>
  {
    USBH_ErrLog("Control error: Get Device Descriptor failed, data buffer size issue");
    return USBH_NOT_SUPPORTED;
 800ad28:	2303      	movs	r3, #3
 800ad2a:	e01b      	b.n	800ad64 <USBH_Get_DevDesc+0x50>
  }

  status = USBH_GetDescriptor(phost,
                              USB_REQ_RECIPIENT_DEVICE | USB_REQ_TYPE_STANDARD,
                              USB_DESC_DEVICE, phost->device.Data, length);
 800ad2c:	687b      	ldr	r3, [r7, #4]
 800ad2e:	f503 728e 	add.w	r2, r3, #284	@ 0x11c
  status = USBH_GetDescriptor(phost,
 800ad32:	887b      	ldrh	r3, [r7, #2]
 800ad34:	9300      	str	r3, [sp, #0]
 800ad36:	4613      	mov	r3, r2
 800ad38:	f44f 7280 	mov.w	r2, #256	@ 0x100
 800ad3c:	2100      	movs	r1, #0
 800ad3e:	6878      	ldr	r0, [r7, #4]
 800ad40:	f000 f872 	bl	800ae28 <USBH_GetDescriptor>
 800ad44:	4603      	mov	r3, r0
 800ad46:	73fb      	strb	r3, [r7, #15]

  if (status == USBH_OK)
 800ad48:	7bfb      	ldrb	r3, [r7, #15]
 800ad4a:	2b00      	cmp	r3, #0
 800ad4c:	d109      	bne.n	800ad62 <USBH_Get_DevDesc+0x4e>
  {
    /* Commands successfully sent and Response Received */
    status = USBH_ParseDevDesc(phost, phost->device.Data, length);
 800ad4e:	687b      	ldr	r3, [r7, #4]
 800ad50:	f503 738e 	add.w	r3, r3, #284	@ 0x11c
 800ad54:	887a      	ldrh	r2, [r7, #2]
 800ad56:	4619      	mov	r1, r3
 800ad58:	6878      	ldr	r0, [r7, #4]
 800ad5a:	f000 f929 	bl	800afb0 <USBH_ParseDevDesc>
 800ad5e:	4603      	mov	r3, r0
 800ad60:	73fb      	strb	r3, [r7, #15]
  }

  return status;
 800ad62:	7bfb      	ldrb	r3, [r7, #15]
}
 800ad64:	4618      	mov	r0, r3
 800ad66:	3710      	adds	r7, #16
 800ad68:	46bd      	mov	sp, r7
 800ad6a:	bd80      	pop	{r7, pc}

0800ad6c <USBH_Get_CfgDesc>:
  * @param  phost: Host Handle
  * @param  length: Length of the descriptor
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_Get_CfgDesc(USBH_HandleTypeDef *phost, uint16_t length)
{
 800ad6c:	b580      	push	{r7, lr}
 800ad6e:	b086      	sub	sp, #24
 800ad70:	af02      	add	r7, sp, #8
 800ad72:	6078      	str	r0, [r7, #4]
 800ad74:	460b      	mov	r3, r1
 800ad76:	807b      	strh	r3, [r7, #2]
  USBH_StatusTypeDef status;
  uint8_t *pData = phost->device.CfgDesc_Raw;
 800ad78:	687b      	ldr	r3, [r7, #4]
 800ad7a:	331c      	adds	r3, #28
 800ad7c:	60bb      	str	r3, [r7, #8]

  if (length > sizeof(phost->device.CfgDesc_Raw))
 800ad7e:	887b      	ldrh	r3, [r7, #2]
 800ad80:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800ad84:	d901      	bls.n	800ad8a <USBH_Get_CfgDesc+0x1e>
  {
    USBH_ErrLog("Control error: Get configuration Descriptor failed, data buffer size issue");
    return USBH_NOT_SUPPORTED;
 800ad86:	2303      	movs	r3, #3
 800ad88:	e016      	b.n	800adb8 <USBH_Get_CfgDesc+0x4c>
  }

  status = USBH_GetDescriptor(phost, (USB_REQ_RECIPIENT_DEVICE | USB_REQ_TYPE_STANDARD),
 800ad8a:	887b      	ldrh	r3, [r7, #2]
 800ad8c:	9300      	str	r3, [sp, #0]
 800ad8e:	68bb      	ldr	r3, [r7, #8]
 800ad90:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800ad94:	2100      	movs	r1, #0
 800ad96:	6878      	ldr	r0, [r7, #4]
 800ad98:	f000 f846 	bl	800ae28 <USBH_GetDescriptor>
 800ad9c:	4603      	mov	r3, r0
 800ad9e:	73fb      	strb	r3, [r7, #15]
                              USB_DESC_CONFIGURATION, pData, length);

  if (status == USBH_OK)
 800ada0:	7bfb      	ldrb	r3, [r7, #15]
 800ada2:	2b00      	cmp	r3, #0
 800ada4:	d107      	bne.n	800adb6 <USBH_Get_CfgDesc+0x4a>
  {
    /* Commands successfully sent and Response Received  */
    status = USBH_ParseCfgDesc(phost, pData, length);
 800ada6:	887b      	ldrh	r3, [r7, #2]
 800ada8:	461a      	mov	r2, r3
 800adaa:	68b9      	ldr	r1, [r7, #8]
 800adac:	6878      	ldr	r0, [r7, #4]
 800adae:	f000 f9af 	bl	800b110 <USBH_ParseCfgDesc>
 800adb2:	4603      	mov	r3, r0
 800adb4:	73fb      	strb	r3, [r7, #15]
  }

  return status;
 800adb6:	7bfb      	ldrb	r3, [r7, #15]
}
 800adb8:	4618      	mov	r0, r3
 800adba:	3710      	adds	r7, #16
 800adbc:	46bd      	mov	sp, r7
 800adbe:	bd80      	pop	{r7, pc}

0800adc0 <USBH_Get_StringDesc>:
  * @param  buff: Buffer address for the descriptor
  * @param  length: Length of the descriptor
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_Get_StringDesc(USBH_HandleTypeDef *phost, uint8_t string_index, uint8_t *buff, uint16_t length)
{
 800adc0:	b580      	push	{r7, lr}
 800adc2:	b088      	sub	sp, #32
 800adc4:	af02      	add	r7, sp, #8
 800adc6:	60f8      	str	r0, [r7, #12]
 800adc8:	607a      	str	r2, [r7, #4]
 800adca:	461a      	mov	r2, r3
 800adcc:	460b      	mov	r3, r1
 800adce:	72fb      	strb	r3, [r7, #11]
 800add0:	4613      	mov	r3, r2
 800add2:	813b      	strh	r3, [r7, #8]
  USBH_StatusTypeDef status;

  if ((length > sizeof(phost->device.Data)) || (buff == NULL))
 800add4:	893b      	ldrh	r3, [r7, #8]
 800add6:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800adda:	d802      	bhi.n	800ade2 <USBH_Get_StringDesc+0x22>
 800addc:	687b      	ldr	r3, [r7, #4]
 800adde:	2b00      	cmp	r3, #0
 800ade0:	d101      	bne.n	800ade6 <USBH_Get_StringDesc+0x26>
  {
    USBH_ErrLog("Control error: Get String Descriptor failed, data buffer size issue");
    return USBH_NOT_SUPPORTED;
 800ade2:	2303      	movs	r3, #3
 800ade4:	e01c      	b.n	800ae20 <USBH_Get_StringDesc+0x60>
  }

  status = USBH_GetDescriptor(phost,
 800ade6:	7afb      	ldrb	r3, [r7, #11]
 800ade8:	b29b      	uxth	r3, r3
 800adea:	f443 7340 	orr.w	r3, r3, #768	@ 0x300
 800adee:	b29a      	uxth	r2, r3
                              USB_REQ_RECIPIENT_DEVICE | USB_REQ_TYPE_STANDARD,
                              USB_DESC_STRING | string_index,
                              phost->device.Data, length);
 800adf0:	68fb      	ldr	r3, [r7, #12]
 800adf2:	f503 718e 	add.w	r1, r3, #284	@ 0x11c
  status = USBH_GetDescriptor(phost,
 800adf6:	893b      	ldrh	r3, [r7, #8]
 800adf8:	9300      	str	r3, [sp, #0]
 800adfa:	460b      	mov	r3, r1
 800adfc:	2100      	movs	r1, #0
 800adfe:	68f8      	ldr	r0, [r7, #12]
 800ae00:	f000 f812 	bl	800ae28 <USBH_GetDescriptor>
 800ae04:	4603      	mov	r3, r0
 800ae06:	75fb      	strb	r3, [r7, #23]

  if (status == USBH_OK)
 800ae08:	7dfb      	ldrb	r3, [r7, #23]
 800ae0a:	2b00      	cmp	r3, #0
 800ae0c:	d107      	bne.n	800ae1e <USBH_Get_StringDesc+0x5e>
  {
    /* Commands successfully sent and Response Received */
    USBH_ParseStringDesc(phost->device.Data, buff, length);
 800ae0e:	68fb      	ldr	r3, [r7, #12]
 800ae10:	f503 738e 	add.w	r3, r3, #284	@ 0x11c
 800ae14:	893a      	ldrh	r2, [r7, #8]
 800ae16:	6879      	ldr	r1, [r7, #4]
 800ae18:	4618      	mov	r0, r3
 800ae1a:	f000 fb8c 	bl	800b536 <USBH_ParseStringDesc>
  }

  return status;
 800ae1e:	7dfb      	ldrb	r3, [r7, #23]
}
 800ae20:	4618      	mov	r0, r3
 800ae22:	3718      	adds	r7, #24
 800ae24:	46bd      	mov	sp, r7
 800ae26:	bd80      	pop	{r7, pc}

0800ae28 <USBH_GetDescriptor>:
  * @param  length: Length of the descriptor
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_GetDescriptor(USBH_HandleTypeDef *phost, uint8_t req_type, uint16_t value_idx,
                                      uint8_t *buff, uint16_t length)
{
 800ae28:	b580      	push	{r7, lr}
 800ae2a:	b084      	sub	sp, #16
 800ae2c:	af00      	add	r7, sp, #0
 800ae2e:	60f8      	str	r0, [r7, #12]
 800ae30:	607b      	str	r3, [r7, #4]
 800ae32:	460b      	mov	r3, r1
 800ae34:	72fb      	strb	r3, [r7, #11]
 800ae36:	4613      	mov	r3, r2
 800ae38:	813b      	strh	r3, [r7, #8]
  if (phost->RequestState == CMD_SEND)
 800ae3a:	68fb      	ldr	r3, [r7, #12]
 800ae3c:	789b      	ldrb	r3, [r3, #2]
 800ae3e:	2b01      	cmp	r3, #1
 800ae40:	d11c      	bne.n	800ae7c <USBH_GetDescriptor+0x54>
  {
    phost->Control.setup.b.bmRequestType = USB_D2H | req_type;
 800ae42:	7afb      	ldrb	r3, [r7, #11]
 800ae44:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 800ae48:	b2da      	uxtb	r2, r3
 800ae4a:	68fb      	ldr	r3, [r7, #12]
 800ae4c:	741a      	strb	r2, [r3, #16]
    phost->Control.setup.b.bRequest = USB_REQ_GET_DESCRIPTOR;
 800ae4e:	68fb      	ldr	r3, [r7, #12]
 800ae50:	2206      	movs	r2, #6
 800ae52:	745a      	strb	r2, [r3, #17]
    phost->Control.setup.b.wValue.w = value_idx;
 800ae54:	68fb      	ldr	r3, [r7, #12]
 800ae56:	893a      	ldrh	r2, [r7, #8]
 800ae58:	825a      	strh	r2, [r3, #18]

    if ((value_idx & 0xff00U) == USB_DESC_STRING)
 800ae5a:	893b      	ldrh	r3, [r7, #8]
 800ae5c:	f403 437f 	and.w	r3, r3, #65280	@ 0xff00
 800ae60:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800ae64:	d104      	bne.n	800ae70 <USBH_GetDescriptor+0x48>
    {
      phost->Control.setup.b.wIndex.w = 0x0409U;
 800ae66:	68fb      	ldr	r3, [r7, #12]
 800ae68:	f240 4209 	movw	r2, #1033	@ 0x409
 800ae6c:	829a      	strh	r2, [r3, #20]
 800ae6e:	e002      	b.n	800ae76 <USBH_GetDescriptor+0x4e>
    }
    else
    {
      phost->Control.setup.b.wIndex.w = 0U;
 800ae70:	68fb      	ldr	r3, [r7, #12]
 800ae72:	2200      	movs	r2, #0
 800ae74:	829a      	strh	r2, [r3, #20]
    }
    phost->Control.setup.b.wLength.w = length;
 800ae76:	68fb      	ldr	r3, [r7, #12]
 800ae78:	8b3a      	ldrh	r2, [r7, #24]
 800ae7a:	82da      	strh	r2, [r3, #22]
  }

  return USBH_CtlReq(phost, buff, length);
 800ae7c:	8b3b      	ldrh	r3, [r7, #24]
 800ae7e:	461a      	mov	r2, r3
 800ae80:	6879      	ldr	r1, [r7, #4]
 800ae82:	68f8      	ldr	r0, [r7, #12]
 800ae84:	f000 fba4 	bl	800b5d0 <USBH_CtlReq>
 800ae88:	4603      	mov	r3, r0
}
 800ae8a:	4618      	mov	r0, r3
 800ae8c:	3710      	adds	r7, #16
 800ae8e:	46bd      	mov	sp, r7
 800ae90:	bd80      	pop	{r7, pc}

0800ae92 <USBH_SetAddress>:
  * @param  DeviceAddress: Device address to assign
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_SetAddress(USBH_HandleTypeDef *phost,
                                   uint8_t DeviceAddress)
{
 800ae92:	b580      	push	{r7, lr}
 800ae94:	b082      	sub	sp, #8
 800ae96:	af00      	add	r7, sp, #0
 800ae98:	6078      	str	r0, [r7, #4]
 800ae9a:	460b      	mov	r3, r1
 800ae9c:	70fb      	strb	r3, [r7, #3]
  if (phost->RequestState == CMD_SEND)
 800ae9e:	687b      	ldr	r3, [r7, #4]
 800aea0:	789b      	ldrb	r3, [r3, #2]
 800aea2:	2b01      	cmp	r3, #1
 800aea4:	d10f      	bne.n	800aec6 <USBH_SetAddress+0x34>
  {
    phost->Control.setup.b.bmRequestType = USB_H2D | USB_REQ_RECIPIENT_DEVICE | \
 800aea6:	687b      	ldr	r3, [r7, #4]
 800aea8:	2200      	movs	r2, #0
 800aeaa:	741a      	strb	r2, [r3, #16]
                                           USB_REQ_TYPE_STANDARD;

    phost->Control.setup.b.bRequest = USB_REQ_SET_ADDRESS;
 800aeac:	687b      	ldr	r3, [r7, #4]
 800aeae:	2205      	movs	r2, #5
 800aeb0:	745a      	strb	r2, [r3, #17]

    phost->Control.setup.b.wValue.w = (uint16_t)DeviceAddress;
 800aeb2:	78fb      	ldrb	r3, [r7, #3]
 800aeb4:	b29a      	uxth	r2, r3
 800aeb6:	687b      	ldr	r3, [r7, #4]
 800aeb8:	825a      	strh	r2, [r3, #18]
    phost->Control.setup.b.wIndex.w = 0U;
 800aeba:	687b      	ldr	r3, [r7, #4]
 800aebc:	2200      	movs	r2, #0
 800aebe:	829a      	strh	r2, [r3, #20]
    phost->Control.setup.b.wLength.w = 0U;
 800aec0:	687b      	ldr	r3, [r7, #4]
 800aec2:	2200      	movs	r2, #0
 800aec4:	82da      	strh	r2, [r3, #22]
  }

  return USBH_CtlReq(phost, NULL, 0U);
 800aec6:	2200      	movs	r2, #0
 800aec8:	2100      	movs	r1, #0
 800aeca:	6878      	ldr	r0, [r7, #4]
 800aecc:	f000 fb80 	bl	800b5d0 <USBH_CtlReq>
 800aed0:	4603      	mov	r3, r0
}
 800aed2:	4618      	mov	r0, r3
 800aed4:	3708      	adds	r7, #8
 800aed6:	46bd      	mov	sp, r7
 800aed8:	bd80      	pop	{r7, pc}

0800aeda <USBH_SetCfg>:
  * @param  phost: Host Handle
  * @param  cfg_idx: Configuration value
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_SetCfg(USBH_HandleTypeDef *phost, uint16_t cfg_idx)
{
 800aeda:	b580      	push	{r7, lr}
 800aedc:	b082      	sub	sp, #8
 800aede:	af00      	add	r7, sp, #0
 800aee0:	6078      	str	r0, [r7, #4]
 800aee2:	460b      	mov	r3, r1
 800aee4:	807b      	strh	r3, [r7, #2]
  if (phost->RequestState == CMD_SEND)
 800aee6:	687b      	ldr	r3, [r7, #4]
 800aee8:	789b      	ldrb	r3, [r3, #2]
 800aeea:	2b01      	cmp	r3, #1
 800aeec:	d10e      	bne.n	800af0c <USBH_SetCfg+0x32>
  {
    phost->Control.setup.b.bmRequestType = USB_H2D | USB_REQ_RECIPIENT_DEVICE
 800aeee:	687b      	ldr	r3, [r7, #4]
 800aef0:	2200      	movs	r2, #0
 800aef2:	741a      	strb	r2, [r3, #16]
                                           | USB_REQ_TYPE_STANDARD;

    phost->Control.setup.b.bRequest = USB_REQ_SET_CONFIGURATION;
 800aef4:	687b      	ldr	r3, [r7, #4]
 800aef6:	2209      	movs	r2, #9
 800aef8:	745a      	strb	r2, [r3, #17]
    phost->Control.setup.b.wValue.w = cfg_idx;
 800aefa:	687b      	ldr	r3, [r7, #4]
 800aefc:	887a      	ldrh	r2, [r7, #2]
 800aefe:	825a      	strh	r2, [r3, #18]
    phost->Control.setup.b.wIndex.w = 0U;
 800af00:	687b      	ldr	r3, [r7, #4]
 800af02:	2200      	movs	r2, #0
 800af04:	829a      	strh	r2, [r3, #20]
    phost->Control.setup.b.wLength.w = 0U;
 800af06:	687b      	ldr	r3, [r7, #4]
 800af08:	2200      	movs	r2, #0
 800af0a:	82da      	strh	r2, [r3, #22]
  }

  return USBH_CtlReq(phost, NULL, 0U);
 800af0c:	2200      	movs	r2, #0
 800af0e:	2100      	movs	r1, #0
 800af10:	6878      	ldr	r0, [r7, #4]
 800af12:	f000 fb5d 	bl	800b5d0 <USBH_CtlReq>
 800af16:	4603      	mov	r3, r0
}
 800af18:	4618      	mov	r0, r3
 800af1a:	3708      	adds	r7, #8
 800af1c:	46bd      	mov	sp, r7
 800af1e:	bd80      	pop	{r7, pc}

0800af20 <USBH_SetFeature>:
  * @param  pdev: Selected device
  * @param  itf_idx
  * @retval Status
  */
USBH_StatusTypeDef USBH_SetFeature(USBH_HandleTypeDef *phost, uint8_t wValue)
{
 800af20:	b580      	push	{r7, lr}
 800af22:	b082      	sub	sp, #8
 800af24:	af00      	add	r7, sp, #0
 800af26:	6078      	str	r0, [r7, #4]
 800af28:	460b      	mov	r3, r1
 800af2a:	70fb      	strb	r3, [r7, #3]
  if (phost->RequestState == CMD_SEND)
 800af2c:	687b      	ldr	r3, [r7, #4]
 800af2e:	789b      	ldrb	r3, [r3, #2]
 800af30:	2b01      	cmp	r3, #1
 800af32:	d10f      	bne.n	800af54 <USBH_SetFeature+0x34>
  {
    phost->Control.setup.b.bmRequestType = USB_H2D | USB_REQ_RECIPIENT_DEVICE
 800af34:	687b      	ldr	r3, [r7, #4]
 800af36:	2200      	movs	r2, #0
 800af38:	741a      	strb	r2, [r3, #16]
                                           | USB_REQ_TYPE_STANDARD;

    phost->Control.setup.b.bRequest = USB_REQ_SET_FEATURE;
 800af3a:	687b      	ldr	r3, [r7, #4]
 800af3c:	2203      	movs	r2, #3
 800af3e:	745a      	strb	r2, [r3, #17]
    phost->Control.setup.b.wValue.w = wValue;
 800af40:	78fb      	ldrb	r3, [r7, #3]
 800af42:	b29a      	uxth	r2, r3
 800af44:	687b      	ldr	r3, [r7, #4]
 800af46:	825a      	strh	r2, [r3, #18]
    phost->Control.setup.b.wIndex.w = 0U;
 800af48:	687b      	ldr	r3, [r7, #4]
 800af4a:	2200      	movs	r2, #0
 800af4c:	829a      	strh	r2, [r3, #20]
    phost->Control.setup.b.wLength.w = 0U;
 800af4e:	687b      	ldr	r3, [r7, #4]
 800af50:	2200      	movs	r2, #0
 800af52:	82da      	strh	r2, [r3, #22]
  }

  return USBH_CtlReq(phost, NULL, 0U);
 800af54:	2200      	movs	r2, #0
 800af56:	2100      	movs	r1, #0
 800af58:	6878      	ldr	r0, [r7, #4]
 800af5a:	f000 fb39 	bl	800b5d0 <USBH_CtlReq>
 800af5e:	4603      	mov	r3, r0
}
 800af60:	4618      	mov	r0, r3
 800af62:	3708      	adds	r7, #8
 800af64:	46bd      	mov	sp, r7
 800af66:	bd80      	pop	{r7, pc}

0800af68 <USBH_ClrFeature>:
  * @param  ep_num: endpoint number
  * @param  hc_num: Host channel number
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_ClrFeature(USBH_HandleTypeDef *phost, uint8_t ep_num)
{
 800af68:	b580      	push	{r7, lr}
 800af6a:	b082      	sub	sp, #8
 800af6c:	af00      	add	r7, sp, #0
 800af6e:	6078      	str	r0, [r7, #4]
 800af70:	460b      	mov	r3, r1
 800af72:	70fb      	strb	r3, [r7, #3]
  if (phost->RequestState == CMD_SEND)
 800af74:	687b      	ldr	r3, [r7, #4]
 800af76:	789b      	ldrb	r3, [r3, #2]
 800af78:	2b01      	cmp	r3, #1
 800af7a:	d10f      	bne.n	800af9c <USBH_ClrFeature+0x34>
  {
    phost->Control.setup.b.bmRequestType = USB_H2D | USB_REQ_RECIPIENT_ENDPOINT
 800af7c:	687b      	ldr	r3, [r7, #4]
 800af7e:	2202      	movs	r2, #2
 800af80:	741a      	strb	r2, [r3, #16]
                                           | USB_REQ_TYPE_STANDARD;

    phost->Control.setup.b.bRequest = USB_REQ_CLEAR_FEATURE;
 800af82:	687b      	ldr	r3, [r7, #4]
 800af84:	2201      	movs	r2, #1
 800af86:	745a      	strb	r2, [r3, #17]
    phost->Control.setup.b.wValue.w = FEATURE_SELECTOR_ENDPOINT;
 800af88:	687b      	ldr	r3, [r7, #4]
 800af8a:	2200      	movs	r2, #0
 800af8c:	825a      	strh	r2, [r3, #18]
    phost->Control.setup.b.wIndex.w = ep_num;
 800af8e:	78fb      	ldrb	r3, [r7, #3]
 800af90:	b29a      	uxth	r2, r3
 800af92:	687b      	ldr	r3, [r7, #4]
 800af94:	829a      	strh	r2, [r3, #20]
    phost->Control.setup.b.wLength.w = 0U;
 800af96:	687b      	ldr	r3, [r7, #4]
 800af98:	2200      	movs	r2, #0
 800af9a:	82da      	strh	r2, [r3, #22]
  }

  return USBH_CtlReq(phost, NULL, 0U);
 800af9c:	2200      	movs	r2, #0
 800af9e:	2100      	movs	r1, #0
 800afa0:	6878      	ldr	r0, [r7, #4]
 800afa2:	f000 fb15 	bl	800b5d0 <USBH_CtlReq>
 800afa6:	4603      	mov	r3, r0
}
 800afa8:	4618      	mov	r0, r3
 800afaa:	3708      	adds	r7, #8
 800afac:	46bd      	mov	sp, r7
 800afae:	bd80      	pop	{r7, pc}

0800afb0 <USBH_ParseDevDesc>:
  * @param  buf: Buffer where the source descriptor is available
  * @param  length: Length of the descriptor
  * @retval USBH status
  */
static USBH_StatusTypeDef USBH_ParseDevDesc(USBH_HandleTypeDef *phost, uint8_t *buf, uint16_t length)
{
 800afb0:	b480      	push	{r7}
 800afb2:	b087      	sub	sp, #28
 800afb4:	af00      	add	r7, sp, #0
 800afb6:	60f8      	str	r0, [r7, #12]
 800afb8:	60b9      	str	r1, [r7, #8]
 800afba:	4613      	mov	r3, r2
 800afbc:	80fb      	strh	r3, [r7, #6]
  USBH_DevDescTypeDef *dev_desc = &phost->device.DevDesc;
 800afbe:	68fb      	ldr	r3, [r7, #12]
 800afc0:	f203 3326 	addw	r3, r3, #806	@ 0x326
 800afc4:	613b      	str	r3, [r7, #16]
  USBH_StatusTypeDef status = USBH_OK;
 800afc6:	2300      	movs	r3, #0
 800afc8:	75fb      	strb	r3, [r7, #23]

  if (buf == NULL)
 800afca:	68bb      	ldr	r3, [r7, #8]
 800afcc:	2b00      	cmp	r3, #0
 800afce:	d101      	bne.n	800afd4 <USBH_ParseDevDesc+0x24>
  {
    return USBH_FAIL;
 800afd0:	2302      	movs	r3, #2
 800afd2:	e094      	b.n	800b0fe <USBH_ParseDevDesc+0x14e>
  }

  dev_desc->bLength            = *(uint8_t *)(buf +  0U);
 800afd4:	68bb      	ldr	r3, [r7, #8]
 800afd6:	781a      	ldrb	r2, [r3, #0]
 800afd8:	693b      	ldr	r3, [r7, #16]
 800afda:	701a      	strb	r2, [r3, #0]
  dev_desc->bDescriptorType    = *(uint8_t *)(buf +  1U);
 800afdc:	68bb      	ldr	r3, [r7, #8]
 800afde:	785a      	ldrb	r2, [r3, #1]
 800afe0:	693b      	ldr	r3, [r7, #16]
 800afe2:	705a      	strb	r2, [r3, #1]
  dev_desc->bcdUSB             = LE16(buf +  2U);
 800afe4:	68bb      	ldr	r3, [r7, #8]
 800afe6:	3302      	adds	r3, #2
 800afe8:	781b      	ldrb	r3, [r3, #0]
 800afea:	461a      	mov	r2, r3
 800afec:	68bb      	ldr	r3, [r7, #8]
 800afee:	3303      	adds	r3, #3
 800aff0:	781b      	ldrb	r3, [r3, #0]
 800aff2:	021b      	lsls	r3, r3, #8
 800aff4:	b29b      	uxth	r3, r3
 800aff6:	4313      	orrs	r3, r2
 800aff8:	b29a      	uxth	r2, r3
 800affa:	693b      	ldr	r3, [r7, #16]
 800affc:	805a      	strh	r2, [r3, #2]
  dev_desc->bDeviceClass       = *(uint8_t *)(buf +  4U);
 800affe:	68bb      	ldr	r3, [r7, #8]
 800b000:	791a      	ldrb	r2, [r3, #4]
 800b002:	693b      	ldr	r3, [r7, #16]
 800b004:	711a      	strb	r2, [r3, #4]
  dev_desc->bDeviceSubClass    = *(uint8_t *)(buf +  5U);
 800b006:	68bb      	ldr	r3, [r7, #8]
 800b008:	795a      	ldrb	r2, [r3, #5]
 800b00a:	693b      	ldr	r3, [r7, #16]
 800b00c:	715a      	strb	r2, [r3, #5]
  dev_desc->bDeviceProtocol    = *(uint8_t *)(buf +  6U);
 800b00e:	68bb      	ldr	r3, [r7, #8]
 800b010:	799a      	ldrb	r2, [r3, #6]
 800b012:	693b      	ldr	r3, [r7, #16]
 800b014:	719a      	strb	r2, [r3, #6]
  dev_desc->bMaxPacketSize     = *(uint8_t *)(buf +  7U);
 800b016:	68bb      	ldr	r3, [r7, #8]
 800b018:	79da      	ldrb	r2, [r3, #7]
 800b01a:	693b      	ldr	r3, [r7, #16]
 800b01c:	71da      	strb	r2, [r3, #7]

  if ((phost->device.speed == (uint8_t)USBH_SPEED_HIGH) ||
 800b01e:	68fb      	ldr	r3, [r7, #12]
 800b020:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
 800b024:	2b00      	cmp	r3, #0
 800b026:	d004      	beq.n	800b032 <USBH_ParseDevDesc+0x82>
      (phost->device.speed == (uint8_t)USBH_SPEED_FULL))
 800b028:	68fb      	ldr	r3, [r7, #12]
 800b02a:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
  if ((phost->device.speed == (uint8_t)USBH_SPEED_HIGH) ||
 800b02e:	2b01      	cmp	r3, #1
 800b030:	d11b      	bne.n	800b06a <USBH_ParseDevDesc+0xba>
  {
    /* Make sure that the max packet size is either 8, 16, 32, 64 or force it to minimum allowed value */
    switch (dev_desc->bMaxPacketSize)
 800b032:	693b      	ldr	r3, [r7, #16]
 800b034:	79db      	ldrb	r3, [r3, #7]
 800b036:	2b20      	cmp	r3, #32
 800b038:	dc0f      	bgt.n	800b05a <USBH_ParseDevDesc+0xaa>
 800b03a:	2b08      	cmp	r3, #8
 800b03c:	db0f      	blt.n	800b05e <USBH_ParseDevDesc+0xae>
 800b03e:	3b08      	subs	r3, #8
 800b040:	4a32      	ldr	r2, [pc, #200]	@ (800b10c <USBH_ParseDevDesc+0x15c>)
 800b042:	fa22 f303 	lsr.w	r3, r2, r3
 800b046:	f003 0301 	and.w	r3, r3, #1
 800b04a:	2b00      	cmp	r3, #0
 800b04c:	bf14      	ite	ne
 800b04e:	2301      	movne	r3, #1
 800b050:	2300      	moveq	r3, #0
 800b052:	b2db      	uxtb	r3, r3
 800b054:	2b00      	cmp	r3, #0
 800b056:	d106      	bne.n	800b066 <USBH_ParseDevDesc+0xb6>
 800b058:	e001      	b.n	800b05e <USBH_ParseDevDesc+0xae>
 800b05a:	2b40      	cmp	r3, #64	@ 0x40
 800b05c:	d003      	beq.n	800b066 <USBH_ParseDevDesc+0xb6>
      case 64:
        break;

      default:
        /* set the size to min allowed value in case the device has answered with incorrect size */
        dev_desc->bMaxPacketSize = 8U;
 800b05e:	693b      	ldr	r3, [r7, #16]
 800b060:	2208      	movs	r2, #8
 800b062:	71da      	strb	r2, [r3, #7]
        break;
 800b064:	e000      	b.n	800b068 <USBH_ParseDevDesc+0xb8>
        break;
 800b066:	bf00      	nop
    switch (dev_desc->bMaxPacketSize)
 800b068:	e00e      	b.n	800b088 <USBH_ParseDevDesc+0xd8>
    }
  }
  else if (phost->device.speed == (uint8_t)USBH_SPEED_LOW)
 800b06a:	68fb      	ldr	r3, [r7, #12]
 800b06c:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
 800b070:	2b02      	cmp	r3, #2
 800b072:	d107      	bne.n	800b084 <USBH_ParseDevDesc+0xd4>
  {
    if (dev_desc->bMaxPacketSize != 8U)
 800b074:	693b      	ldr	r3, [r7, #16]
 800b076:	79db      	ldrb	r3, [r3, #7]
 800b078:	2b08      	cmp	r3, #8
 800b07a:	d005      	beq.n	800b088 <USBH_ParseDevDesc+0xd8>
    {
      /* set the size to 8 in case the device has answered with incorrect size */
      dev_desc->bMaxPacketSize = 8U;
 800b07c:	693b      	ldr	r3, [r7, #16]
 800b07e:	2208      	movs	r2, #8
 800b080:	71da      	strb	r2, [r3, #7]
 800b082:	e001      	b.n	800b088 <USBH_ParseDevDesc+0xd8>
    }
  }
  else
  {
    status = USBH_NOT_SUPPORTED;
 800b084:	2303      	movs	r3, #3
 800b086:	75fb      	strb	r3, [r7, #23]
  }

  if (length > 8U)
 800b088:	88fb      	ldrh	r3, [r7, #6]
 800b08a:	2b08      	cmp	r3, #8
 800b08c:	d936      	bls.n	800b0fc <USBH_ParseDevDesc+0x14c>
  {
    /* For 1st time after device connection, Host may issue only 8 bytes for
    Device Descriptor Length  */
    dev_desc->idVendor           = LE16(buf +  8U);
 800b08e:	68bb      	ldr	r3, [r7, #8]
 800b090:	3308      	adds	r3, #8
 800b092:	781b      	ldrb	r3, [r3, #0]
 800b094:	461a      	mov	r2, r3
 800b096:	68bb      	ldr	r3, [r7, #8]
 800b098:	3309      	adds	r3, #9
 800b09a:	781b      	ldrb	r3, [r3, #0]
 800b09c:	021b      	lsls	r3, r3, #8
 800b09e:	b29b      	uxth	r3, r3
 800b0a0:	4313      	orrs	r3, r2
 800b0a2:	b29a      	uxth	r2, r3
 800b0a4:	693b      	ldr	r3, [r7, #16]
 800b0a6:	811a      	strh	r2, [r3, #8]
    dev_desc->idProduct          = LE16(buf + 10U);
 800b0a8:	68bb      	ldr	r3, [r7, #8]
 800b0aa:	330a      	adds	r3, #10
 800b0ac:	781b      	ldrb	r3, [r3, #0]
 800b0ae:	461a      	mov	r2, r3
 800b0b0:	68bb      	ldr	r3, [r7, #8]
 800b0b2:	330b      	adds	r3, #11
 800b0b4:	781b      	ldrb	r3, [r3, #0]
 800b0b6:	021b      	lsls	r3, r3, #8
 800b0b8:	b29b      	uxth	r3, r3
 800b0ba:	4313      	orrs	r3, r2
 800b0bc:	b29a      	uxth	r2, r3
 800b0be:	693b      	ldr	r3, [r7, #16]
 800b0c0:	815a      	strh	r2, [r3, #10]
    dev_desc->bcdDevice          = LE16(buf + 12U);
 800b0c2:	68bb      	ldr	r3, [r7, #8]
 800b0c4:	330c      	adds	r3, #12
 800b0c6:	781b      	ldrb	r3, [r3, #0]
 800b0c8:	461a      	mov	r2, r3
 800b0ca:	68bb      	ldr	r3, [r7, #8]
 800b0cc:	330d      	adds	r3, #13
 800b0ce:	781b      	ldrb	r3, [r3, #0]
 800b0d0:	021b      	lsls	r3, r3, #8
 800b0d2:	b29b      	uxth	r3, r3
 800b0d4:	4313      	orrs	r3, r2
 800b0d6:	b29a      	uxth	r2, r3
 800b0d8:	693b      	ldr	r3, [r7, #16]
 800b0da:	819a      	strh	r2, [r3, #12]
    dev_desc->iManufacturer      = *(uint8_t *)(buf + 14U);
 800b0dc:	68bb      	ldr	r3, [r7, #8]
 800b0de:	7b9a      	ldrb	r2, [r3, #14]
 800b0e0:	693b      	ldr	r3, [r7, #16]
 800b0e2:	739a      	strb	r2, [r3, #14]
    dev_desc->iProduct           = *(uint8_t *)(buf + 15U);
 800b0e4:	68bb      	ldr	r3, [r7, #8]
 800b0e6:	7bda      	ldrb	r2, [r3, #15]
 800b0e8:	693b      	ldr	r3, [r7, #16]
 800b0ea:	73da      	strb	r2, [r3, #15]
    dev_desc->iSerialNumber      = *(uint8_t *)(buf + 16U);
 800b0ec:	68bb      	ldr	r3, [r7, #8]
 800b0ee:	7c1a      	ldrb	r2, [r3, #16]
 800b0f0:	693b      	ldr	r3, [r7, #16]
 800b0f2:	741a      	strb	r2, [r3, #16]
    dev_desc->bNumConfigurations = *(uint8_t *)(buf + 17U);
 800b0f4:	68bb      	ldr	r3, [r7, #8]
 800b0f6:	7c5a      	ldrb	r2, [r3, #17]
 800b0f8:	693b      	ldr	r3, [r7, #16]
 800b0fa:	745a      	strb	r2, [r3, #17]
  }

  return status;
 800b0fc:	7dfb      	ldrb	r3, [r7, #23]
}
 800b0fe:	4618      	mov	r0, r3
 800b100:	371c      	adds	r7, #28
 800b102:	46bd      	mov	sp, r7
 800b104:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b108:	4770      	bx	lr
 800b10a:	bf00      	nop
 800b10c:	01000101 	.word	0x01000101

0800b110 <USBH_ParseCfgDesc>:
  * @param  buf: Buffer where the source descriptor is available
  * @param  length: Length of the descriptor
  * @retval USBH status
  */
static USBH_StatusTypeDef USBH_ParseCfgDesc(USBH_HandleTypeDef *phost, uint8_t *buf, uint16_t length)
{
 800b110:	b580      	push	{r7, lr}
 800b112:	b08c      	sub	sp, #48	@ 0x30
 800b114:	af00      	add	r7, sp, #0
 800b116:	60f8      	str	r0, [r7, #12]
 800b118:	60b9      	str	r1, [r7, #8]
 800b11a:	4613      	mov	r3, r2
 800b11c:	80fb      	strh	r3, [r7, #6]
  USBH_CfgDescTypeDef *cfg_desc = &phost->device.CfgDesc;
 800b11e:	68fb      	ldr	r3, [r7, #12]
 800b120:	f503 734e 	add.w	r3, r3, #824	@ 0x338
 800b124:	623b      	str	r3, [r7, #32]
  USBH_StatusTypeDef           status = USBH_OK;
 800b126:	2300      	movs	r3, #0
 800b128:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
  USBH_InterfaceDescTypeDef    *pif;
  USBH_EpDescTypeDef           *pep;
  USBH_DescHeader_t            *pdesc;
  uint16_t                     ptr;
  uint8_t                      if_ix = 0U;
 800b12c:	2300      	movs	r3, #0
 800b12e:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  uint8_t                      ep_ix = 0U;
 800b132:	2300      	movs	r3, #0
 800b134:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26

  if (buf == NULL)
 800b138:	68bb      	ldr	r3, [r7, #8]
 800b13a:	2b00      	cmp	r3, #0
 800b13c:	d101      	bne.n	800b142 <USBH_ParseCfgDesc+0x32>
  {
    return USBH_FAIL;
 800b13e:	2302      	movs	r3, #2
 800b140:	e0de      	b.n	800b300 <USBH_ParseCfgDesc+0x1f0>
  }

  pdesc = (USBH_DescHeader_t *)(void *)buf;
 800b142:	68bb      	ldr	r3, [r7, #8]
 800b144:	62bb      	str	r3, [r7, #40]	@ 0x28

  /* Make sure that the Configuration descriptor's bLength is equal to USB_CONFIGURATION_DESC_SIZE */
  if (pdesc->bLength != USB_CONFIGURATION_DESC_SIZE)
 800b146:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800b148:	781b      	ldrb	r3, [r3, #0]
 800b14a:	2b09      	cmp	r3, #9
 800b14c:	d002      	beq.n	800b154 <USBH_ParseCfgDesc+0x44>
  {
    pdesc->bLength = USB_CONFIGURATION_DESC_SIZE;
 800b14e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800b150:	2209      	movs	r2, #9
 800b152:	701a      	strb	r2, [r3, #0]
  }

  /* Parse configuration descriptor */
  cfg_desc->bLength             = *(uint8_t *)(buf + 0U);
 800b154:	68bb      	ldr	r3, [r7, #8]
 800b156:	781a      	ldrb	r2, [r3, #0]
 800b158:	6a3b      	ldr	r3, [r7, #32]
 800b15a:	701a      	strb	r2, [r3, #0]
  cfg_desc->bDescriptorType     = *(uint8_t *)(buf + 1U);
 800b15c:	68bb      	ldr	r3, [r7, #8]
 800b15e:	785a      	ldrb	r2, [r3, #1]
 800b160:	6a3b      	ldr	r3, [r7, #32]
 800b162:	705a      	strb	r2, [r3, #1]
  cfg_desc->wTotalLength        = MIN(((uint16_t) LE16(buf + 2U)), ((uint16_t)USBH_MAX_SIZE_CONFIGURATION));
 800b164:	68bb      	ldr	r3, [r7, #8]
 800b166:	3302      	adds	r3, #2
 800b168:	781b      	ldrb	r3, [r3, #0]
 800b16a:	461a      	mov	r2, r3
 800b16c:	68bb      	ldr	r3, [r7, #8]
 800b16e:	3303      	adds	r3, #3
 800b170:	781b      	ldrb	r3, [r3, #0]
 800b172:	021b      	lsls	r3, r3, #8
 800b174:	b29b      	uxth	r3, r3
 800b176:	4313      	orrs	r3, r2
 800b178:	b29b      	uxth	r3, r3
 800b17a:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800b17e:	bf28      	it	cs
 800b180:	f44f 7380 	movcs.w	r3, #256	@ 0x100
 800b184:	b29a      	uxth	r2, r3
 800b186:	6a3b      	ldr	r3, [r7, #32]
 800b188:	805a      	strh	r2, [r3, #2]
  cfg_desc->bNumInterfaces      = *(uint8_t *)(buf + 4U);
 800b18a:	68bb      	ldr	r3, [r7, #8]
 800b18c:	791a      	ldrb	r2, [r3, #4]
 800b18e:	6a3b      	ldr	r3, [r7, #32]
 800b190:	711a      	strb	r2, [r3, #4]
  cfg_desc->bConfigurationValue = *(uint8_t *)(buf + 5U);
 800b192:	68bb      	ldr	r3, [r7, #8]
 800b194:	795a      	ldrb	r2, [r3, #5]
 800b196:	6a3b      	ldr	r3, [r7, #32]
 800b198:	715a      	strb	r2, [r3, #5]
  cfg_desc->iConfiguration      = *(uint8_t *)(buf + 6U);
 800b19a:	68bb      	ldr	r3, [r7, #8]
 800b19c:	799a      	ldrb	r2, [r3, #6]
 800b19e:	6a3b      	ldr	r3, [r7, #32]
 800b1a0:	719a      	strb	r2, [r3, #6]
  cfg_desc->bmAttributes        = *(uint8_t *)(buf + 7U);
 800b1a2:	68bb      	ldr	r3, [r7, #8]
 800b1a4:	79da      	ldrb	r2, [r3, #7]
 800b1a6:	6a3b      	ldr	r3, [r7, #32]
 800b1a8:	71da      	strb	r2, [r3, #7]
  cfg_desc->bMaxPower           = *(uint8_t *)(buf + 8U);
 800b1aa:	68bb      	ldr	r3, [r7, #8]
 800b1ac:	7a1a      	ldrb	r2, [r3, #8]
 800b1ae:	6a3b      	ldr	r3, [r7, #32]
 800b1b0:	721a      	strb	r2, [r3, #8]

  if (length > USB_CONFIGURATION_DESC_SIZE)
 800b1b2:	88fb      	ldrh	r3, [r7, #6]
 800b1b4:	2b09      	cmp	r3, #9
 800b1b6:	f240 80a1 	bls.w	800b2fc <USBH_ParseCfgDesc+0x1ec>
  {
    ptr = USB_LEN_CFG_DESC;
 800b1ba:	2309      	movs	r3, #9
 800b1bc:	82fb      	strh	r3, [r7, #22]
    pif = (USBH_InterfaceDescTypeDef *)NULL;
 800b1be:	2300      	movs	r3, #0
 800b1c0:	61fb      	str	r3, [r7, #28]

    while ((if_ix < USBH_MAX_NUM_INTERFACES) && (ptr < cfg_desc->wTotalLength))
 800b1c2:	e085      	b.n	800b2d0 <USBH_ParseCfgDesc+0x1c0>
    {
      pdesc = USBH_GetNextDesc((uint8_t *)(void *)pdesc, &ptr);
 800b1c4:	f107 0316 	add.w	r3, r7, #22
 800b1c8:	4619      	mov	r1, r3
 800b1ca:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800b1cc:	f000 f9e6 	bl	800b59c <USBH_GetNextDesc>
 800b1d0:	62b8      	str	r0, [r7, #40]	@ 0x28
      if (pdesc->bDescriptorType == USB_DESC_TYPE_INTERFACE)
 800b1d2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800b1d4:	785b      	ldrb	r3, [r3, #1]
 800b1d6:	2b04      	cmp	r3, #4
 800b1d8:	d17a      	bne.n	800b2d0 <USBH_ParseCfgDesc+0x1c0>
      {
        /* Make sure that the interface descriptor's bLength is equal to USB_INTERFACE_DESC_SIZE */
        if (pdesc->bLength != USB_INTERFACE_DESC_SIZE)
 800b1da:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800b1dc:	781b      	ldrb	r3, [r3, #0]
 800b1de:	2b09      	cmp	r3, #9
 800b1e0:	d002      	beq.n	800b1e8 <USBH_ParseCfgDesc+0xd8>
        {
          pdesc->bLength = USB_INTERFACE_DESC_SIZE;
 800b1e2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800b1e4:	2209      	movs	r2, #9
 800b1e6:	701a      	strb	r2, [r3, #0]
        }

        pif = &cfg_desc->Itf_Desc[if_ix];
 800b1e8:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800b1ec:	221a      	movs	r2, #26
 800b1ee:	fb02 f303 	mul.w	r3, r2, r3
 800b1f2:	3308      	adds	r3, #8
 800b1f4:	6a3a      	ldr	r2, [r7, #32]
 800b1f6:	4413      	add	r3, r2
 800b1f8:	3302      	adds	r3, #2
 800b1fa:	61fb      	str	r3, [r7, #28]
        USBH_ParseInterfaceDesc(pif, (uint8_t *)(void *)pdesc);
 800b1fc:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800b1fe:	69f8      	ldr	r0, [r7, #28]
 800b200:	f000 f882 	bl	800b308 <USBH_ParseInterfaceDesc>

        ep_ix = 0U;
 800b204:	2300      	movs	r3, #0
 800b206:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
        pep = (USBH_EpDescTypeDef *)NULL;
 800b20a:	2300      	movs	r3, #0
 800b20c:	61bb      	str	r3, [r7, #24]

        while ((ep_ix < USBH_MAX_NUM_ENDPOINTS) && (ep_ix < pif->bNumEndpoints) && (ptr < cfg_desc->wTotalLength))
 800b20e:	e043      	b.n	800b298 <USBH_ParseCfgDesc+0x188>
        {
          pdesc = USBH_GetNextDesc((uint8_t *)(void *)pdesc, &ptr);
 800b210:	f107 0316 	add.w	r3, r7, #22
 800b214:	4619      	mov	r1, r3
 800b216:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800b218:	f000 f9c0 	bl	800b59c <USBH_GetNextDesc>
 800b21c:	62b8      	str	r0, [r7, #40]	@ 0x28

          if (pdesc->bDescriptorType == USB_DESC_TYPE_ENDPOINT)
 800b21e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800b220:	785b      	ldrb	r3, [r3, #1]
 800b222:	2b05      	cmp	r3, #5
 800b224:	d138      	bne.n	800b298 <USBH_ParseCfgDesc+0x188>
          {
            /* Check if the endpoint is appartening to an audio streaming interface */
            if ((pif->bInterfaceClass == 0x01U) &&
 800b226:	69fb      	ldr	r3, [r7, #28]
 800b228:	795b      	ldrb	r3, [r3, #5]
 800b22a:	2b01      	cmp	r3, #1
 800b22c:	d113      	bne.n	800b256 <USBH_ParseCfgDesc+0x146>
                ((pif->bInterfaceSubClass == 0x02U) || (pif->bInterfaceSubClass == 0x03U)))
 800b22e:	69fb      	ldr	r3, [r7, #28]
 800b230:	799b      	ldrb	r3, [r3, #6]
            if ((pif->bInterfaceClass == 0x01U) &&
 800b232:	2b02      	cmp	r3, #2
 800b234:	d003      	beq.n	800b23e <USBH_ParseCfgDesc+0x12e>
                ((pif->bInterfaceSubClass == 0x02U) || (pif->bInterfaceSubClass == 0x03U)))
 800b236:	69fb      	ldr	r3, [r7, #28]
 800b238:	799b      	ldrb	r3, [r3, #6]
 800b23a:	2b03      	cmp	r3, #3
 800b23c:	d10b      	bne.n	800b256 <USBH_ParseCfgDesc+0x146>
            {
              /* Check if it is supporting the USB AUDIO 01 class specification */
              if ((pif->bInterfaceProtocol == 0x00U) && (pdesc->bLength != 0x09U))
 800b23e:	69fb      	ldr	r3, [r7, #28]
 800b240:	79db      	ldrb	r3, [r3, #7]
 800b242:	2b00      	cmp	r3, #0
 800b244:	d10b      	bne.n	800b25e <USBH_ParseCfgDesc+0x14e>
 800b246:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800b248:	781b      	ldrb	r3, [r3, #0]
 800b24a:	2b09      	cmp	r3, #9
 800b24c:	d007      	beq.n	800b25e <USBH_ParseCfgDesc+0x14e>
              {
                pdesc->bLength = 0x09U;
 800b24e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800b250:	2209      	movs	r2, #9
 800b252:	701a      	strb	r2, [r3, #0]
              if ((pif->bInterfaceProtocol == 0x00U) && (pdesc->bLength != 0x09U))
 800b254:	e003      	b.n	800b25e <USBH_ParseCfgDesc+0x14e>
            }
            /* Make sure that the endpoint descriptor's bLength is equal to
               USB_ENDPOINT_DESC_SIZE for all other endpoints types */
            else
            {
              pdesc->bLength = USB_ENDPOINT_DESC_SIZE;
 800b256:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800b258:	2207      	movs	r2, #7
 800b25a:	701a      	strb	r2, [r3, #0]
 800b25c:	e000      	b.n	800b260 <USBH_ParseCfgDesc+0x150>
              if ((pif->bInterfaceProtocol == 0x00U) && (pdesc->bLength != 0x09U))
 800b25e:	bf00      	nop
            }

            pep = &cfg_desc->Itf_Desc[if_ix].Ep_Desc[ep_ix];
 800b260:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800b264:	f897 2026 	ldrb.w	r2, [r7, #38]	@ 0x26
 800b268:	3201      	adds	r2, #1
 800b26a:	00d2      	lsls	r2, r2, #3
 800b26c:	211a      	movs	r1, #26
 800b26e:	fb01 f303 	mul.w	r3, r1, r3
 800b272:	4413      	add	r3, r2
 800b274:	3308      	adds	r3, #8
 800b276:	6a3a      	ldr	r2, [r7, #32]
 800b278:	4413      	add	r3, r2
 800b27a:	3304      	adds	r3, #4
 800b27c:	61bb      	str	r3, [r7, #24]

            status = USBH_ParseEPDesc(phost, pep, (uint8_t *)(void *)pdesc);
 800b27e:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800b280:	69b9      	ldr	r1, [r7, #24]
 800b282:	68f8      	ldr	r0, [r7, #12]
 800b284:	f000 f86f 	bl	800b366 <USBH_ParseEPDesc>
 800b288:	4603      	mov	r3, r0
 800b28a:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f

            ep_ix++;
 800b28e:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 800b292:	3301      	adds	r3, #1
 800b294:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
        while ((ep_ix < USBH_MAX_NUM_ENDPOINTS) && (ep_ix < pif->bNumEndpoints) && (ptr < cfg_desc->wTotalLength))
 800b298:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 800b29c:	2b01      	cmp	r3, #1
 800b29e:	d80a      	bhi.n	800b2b6 <USBH_ParseCfgDesc+0x1a6>
 800b2a0:	69fb      	ldr	r3, [r7, #28]
 800b2a2:	791b      	ldrb	r3, [r3, #4]
 800b2a4:	f897 2026 	ldrb.w	r2, [r7, #38]	@ 0x26
 800b2a8:	429a      	cmp	r2, r3
 800b2aa:	d204      	bcs.n	800b2b6 <USBH_ParseCfgDesc+0x1a6>
 800b2ac:	6a3b      	ldr	r3, [r7, #32]
 800b2ae:	885a      	ldrh	r2, [r3, #2]
 800b2b0:	8afb      	ldrh	r3, [r7, #22]
 800b2b2:	429a      	cmp	r2, r3
 800b2b4:	d8ac      	bhi.n	800b210 <USBH_ParseCfgDesc+0x100>
          }
        }

        /* Check if the required endpoint(s) data are parsed */
        if (ep_ix < pif->bNumEndpoints)
 800b2b6:	69fb      	ldr	r3, [r7, #28]
 800b2b8:	791b      	ldrb	r3, [r3, #4]
 800b2ba:	f897 2026 	ldrb.w	r2, [r7, #38]	@ 0x26
 800b2be:	429a      	cmp	r2, r3
 800b2c0:	d201      	bcs.n	800b2c6 <USBH_ParseCfgDesc+0x1b6>
        {
          return USBH_NOT_SUPPORTED;
 800b2c2:	2303      	movs	r3, #3
 800b2c4:	e01c      	b.n	800b300 <USBH_ParseCfgDesc+0x1f0>
        }

        if_ix++;
 800b2c6:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800b2ca:	3301      	adds	r3, #1
 800b2cc:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
    while ((if_ix < USBH_MAX_NUM_INTERFACES) && (ptr < cfg_desc->wTotalLength))
 800b2d0:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800b2d4:	2b01      	cmp	r3, #1
 800b2d6:	d805      	bhi.n	800b2e4 <USBH_ParseCfgDesc+0x1d4>
 800b2d8:	6a3b      	ldr	r3, [r7, #32]
 800b2da:	885a      	ldrh	r2, [r3, #2]
 800b2dc:	8afb      	ldrh	r3, [r7, #22]
 800b2de:	429a      	cmp	r2, r3
 800b2e0:	f63f af70 	bhi.w	800b1c4 <USBH_ParseCfgDesc+0xb4>
      }
    }

    /* Check if the required interface(s) data are parsed */
    if (if_ix < MIN(cfg_desc->bNumInterfaces, (uint8_t)USBH_MAX_NUM_INTERFACES))
 800b2e4:	6a3b      	ldr	r3, [r7, #32]
 800b2e6:	791b      	ldrb	r3, [r3, #4]
 800b2e8:	2b02      	cmp	r3, #2
 800b2ea:	bf28      	it	cs
 800b2ec:	2302      	movcs	r3, #2
 800b2ee:	b2db      	uxtb	r3, r3
 800b2f0:	f897 2027 	ldrb.w	r2, [r7, #39]	@ 0x27
 800b2f4:	429a      	cmp	r2, r3
 800b2f6:	d201      	bcs.n	800b2fc <USBH_ParseCfgDesc+0x1ec>
    {
      return USBH_NOT_SUPPORTED;
 800b2f8:	2303      	movs	r3, #3
 800b2fa:	e001      	b.n	800b300 <USBH_ParseCfgDesc+0x1f0>
    }
  }

  return status;
 800b2fc:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
}
 800b300:	4618      	mov	r0, r3
 800b302:	3730      	adds	r7, #48	@ 0x30
 800b304:	46bd      	mov	sp, r7
 800b306:	bd80      	pop	{r7, pc}

0800b308 <USBH_ParseInterfaceDesc>:
  * @param  if_descriptor : Interface descriptor destination
  * @param  buf: Buffer where the descriptor data is available
  * @retval None
  */
static void USBH_ParseInterfaceDesc(USBH_InterfaceDescTypeDef *if_descriptor, uint8_t *buf)
{
 800b308:	b480      	push	{r7}
 800b30a:	b083      	sub	sp, #12
 800b30c:	af00      	add	r7, sp, #0
 800b30e:	6078      	str	r0, [r7, #4]
 800b310:	6039      	str	r1, [r7, #0]
  if_descriptor->bLength            = *(uint8_t *)(buf + 0U);
 800b312:	683b      	ldr	r3, [r7, #0]
 800b314:	781a      	ldrb	r2, [r3, #0]
 800b316:	687b      	ldr	r3, [r7, #4]
 800b318:	701a      	strb	r2, [r3, #0]
  if_descriptor->bDescriptorType    = *(uint8_t *)(buf + 1U);
 800b31a:	683b      	ldr	r3, [r7, #0]
 800b31c:	785a      	ldrb	r2, [r3, #1]
 800b31e:	687b      	ldr	r3, [r7, #4]
 800b320:	705a      	strb	r2, [r3, #1]
  if_descriptor->bInterfaceNumber   = *(uint8_t *)(buf + 2U);
 800b322:	683b      	ldr	r3, [r7, #0]
 800b324:	789a      	ldrb	r2, [r3, #2]
 800b326:	687b      	ldr	r3, [r7, #4]
 800b328:	709a      	strb	r2, [r3, #2]
  if_descriptor->bAlternateSetting  = *(uint8_t *)(buf + 3U);
 800b32a:	683b      	ldr	r3, [r7, #0]
 800b32c:	78da      	ldrb	r2, [r3, #3]
 800b32e:	687b      	ldr	r3, [r7, #4]
 800b330:	70da      	strb	r2, [r3, #3]
  if_descriptor->bNumEndpoints      = *(uint8_t *)(buf + 4U);
 800b332:	683b      	ldr	r3, [r7, #0]
 800b334:	791a      	ldrb	r2, [r3, #4]
 800b336:	687b      	ldr	r3, [r7, #4]
 800b338:	711a      	strb	r2, [r3, #4]
  if_descriptor->bInterfaceClass    = *(uint8_t *)(buf + 5U);
 800b33a:	683b      	ldr	r3, [r7, #0]
 800b33c:	795a      	ldrb	r2, [r3, #5]
 800b33e:	687b      	ldr	r3, [r7, #4]
 800b340:	715a      	strb	r2, [r3, #5]
  if_descriptor->bInterfaceSubClass = *(uint8_t *)(buf + 6U);
 800b342:	683b      	ldr	r3, [r7, #0]
 800b344:	799a      	ldrb	r2, [r3, #6]
 800b346:	687b      	ldr	r3, [r7, #4]
 800b348:	719a      	strb	r2, [r3, #6]
  if_descriptor->bInterfaceProtocol = *(uint8_t *)(buf + 7U);
 800b34a:	683b      	ldr	r3, [r7, #0]
 800b34c:	79da      	ldrb	r2, [r3, #7]
 800b34e:	687b      	ldr	r3, [r7, #4]
 800b350:	71da      	strb	r2, [r3, #7]
  if_descriptor->iInterface         = *(uint8_t *)(buf + 8U);
 800b352:	683b      	ldr	r3, [r7, #0]
 800b354:	7a1a      	ldrb	r2, [r3, #8]
 800b356:	687b      	ldr	r3, [r7, #4]
 800b358:	721a      	strb	r2, [r3, #8]
}
 800b35a:	bf00      	nop
 800b35c:	370c      	adds	r7, #12
 800b35e:	46bd      	mov	sp, r7
 800b360:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b364:	4770      	bx	lr

0800b366 <USBH_ParseEPDesc>:
  * @param  ep_descriptor: Endpoint descriptor destination address
  * @param  buf: Buffer where the parsed descriptor stored
  * @retval USBH Status
  */
static USBH_StatusTypeDef USBH_ParseEPDesc(USBH_HandleTypeDef *phost, USBH_EpDescTypeDef *ep_descriptor, uint8_t *buf)
{
 800b366:	b480      	push	{r7}
 800b368:	b087      	sub	sp, #28
 800b36a:	af00      	add	r7, sp, #0
 800b36c:	60f8      	str	r0, [r7, #12]
 800b36e:	60b9      	str	r1, [r7, #8]
 800b370:	607a      	str	r2, [r7, #4]
  USBH_StatusTypeDef status = USBH_OK;
 800b372:	2300      	movs	r3, #0
 800b374:	75fb      	strb	r3, [r7, #23]

  ep_descriptor->bLength          = *(uint8_t *)(buf + 0U);
 800b376:	687b      	ldr	r3, [r7, #4]
 800b378:	781a      	ldrb	r2, [r3, #0]
 800b37a:	68bb      	ldr	r3, [r7, #8]
 800b37c:	701a      	strb	r2, [r3, #0]
  ep_descriptor->bDescriptorType  = *(uint8_t *)(buf + 1U);
 800b37e:	687b      	ldr	r3, [r7, #4]
 800b380:	785a      	ldrb	r2, [r3, #1]
 800b382:	68bb      	ldr	r3, [r7, #8]
 800b384:	705a      	strb	r2, [r3, #1]
  ep_descriptor->bEndpointAddress = *(uint8_t *)(buf + 2U);
 800b386:	687b      	ldr	r3, [r7, #4]
 800b388:	789a      	ldrb	r2, [r3, #2]
 800b38a:	68bb      	ldr	r3, [r7, #8]
 800b38c:	709a      	strb	r2, [r3, #2]
  ep_descriptor->bmAttributes     = *(uint8_t *)(buf + 3U);
 800b38e:	687b      	ldr	r3, [r7, #4]
 800b390:	78da      	ldrb	r2, [r3, #3]
 800b392:	68bb      	ldr	r3, [r7, #8]
 800b394:	70da      	strb	r2, [r3, #3]
  ep_descriptor->wMaxPacketSize   = LE16(buf + 4U);
 800b396:	687b      	ldr	r3, [r7, #4]
 800b398:	3304      	adds	r3, #4
 800b39a:	781b      	ldrb	r3, [r3, #0]
 800b39c:	461a      	mov	r2, r3
 800b39e:	687b      	ldr	r3, [r7, #4]
 800b3a0:	3305      	adds	r3, #5
 800b3a2:	781b      	ldrb	r3, [r3, #0]
 800b3a4:	021b      	lsls	r3, r3, #8
 800b3a6:	b29b      	uxth	r3, r3
 800b3a8:	4313      	orrs	r3, r2
 800b3aa:	b29a      	uxth	r2, r3
 800b3ac:	68bb      	ldr	r3, [r7, #8]
 800b3ae:	809a      	strh	r2, [r3, #4]
  ep_descriptor->bInterval        = *(uint8_t *)(buf + 6U);
 800b3b0:	687b      	ldr	r3, [r7, #4]
 800b3b2:	799a      	ldrb	r2, [r3, #6]
 800b3b4:	68bb      	ldr	r3, [r7, #8]
 800b3b6:	719a      	strb	r2, [r3, #6]

  /* Make sure that wMaxPacketSize is different from 0 */
  if ((ep_descriptor->wMaxPacketSize == 0x00U) ||
 800b3b8:	68bb      	ldr	r3, [r7, #8]
 800b3ba:	889b      	ldrh	r3, [r3, #4]
 800b3bc:	2b00      	cmp	r3, #0
 800b3be:	d009      	beq.n	800b3d4 <USBH_ParseEPDesc+0x6e>
      (ep_descriptor->wMaxPacketSize > USBH_MAX_EP_PACKET_SIZE) ||
 800b3c0:	68bb      	ldr	r3, [r7, #8]
 800b3c2:	889b      	ldrh	r3, [r3, #4]
  if ((ep_descriptor->wMaxPacketSize == 0x00U) ||
 800b3c4:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800b3c8:	d804      	bhi.n	800b3d4 <USBH_ParseEPDesc+0x6e>
      (ep_descriptor->wMaxPacketSize > USBH_MAX_DATA_BUFFER))
 800b3ca:	68bb      	ldr	r3, [r7, #8]
 800b3cc:	889b      	ldrh	r3, [r3, #4]
      (ep_descriptor->wMaxPacketSize > USBH_MAX_EP_PACKET_SIZE) ||
 800b3ce:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800b3d2:	d901      	bls.n	800b3d8 <USBH_ParseEPDesc+0x72>
  {
    status = USBH_NOT_SUPPORTED;
 800b3d4:	2303      	movs	r3, #3
 800b3d6:	75fb      	strb	r3, [r7, #23]
  }

  if (phost->device.speed == (uint8_t)USBH_SPEED_HIGH)
 800b3d8:	68fb      	ldr	r3, [r7, #12]
 800b3da:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
 800b3de:	2b00      	cmp	r3, #0
 800b3e0:	d136      	bne.n	800b450 <USBH_ParseEPDesc+0xea>
  {
    if ((ep_descriptor->bmAttributes & EP_TYPE_MSK) == EP_TYPE_BULK)
 800b3e2:	68bb      	ldr	r3, [r7, #8]
 800b3e4:	78db      	ldrb	r3, [r3, #3]
 800b3e6:	f003 0303 	and.w	r3, r3, #3
 800b3ea:	2b02      	cmp	r3, #2
 800b3ec:	d108      	bne.n	800b400 <USBH_ParseEPDesc+0x9a>
    {
      if (ep_descriptor->wMaxPacketSize > 512U)
 800b3ee:	68bb      	ldr	r3, [r7, #8]
 800b3f0:	889b      	ldrh	r3, [r3, #4]
 800b3f2:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800b3f6:	f240 8097 	bls.w	800b528 <USBH_ParseEPDesc+0x1c2>
      {
        status = USBH_NOT_SUPPORTED;
 800b3fa:	2303      	movs	r3, #3
 800b3fc:	75fb      	strb	r3, [r7, #23]
 800b3fe:	e093      	b.n	800b528 <USBH_ParseEPDesc+0x1c2>
      }
    }
    else if ((ep_descriptor->bmAttributes & EP_TYPE_MSK) == EP_TYPE_CTRL)
 800b400:	68bb      	ldr	r3, [r7, #8]
 800b402:	78db      	ldrb	r3, [r3, #3]
 800b404:	f003 0303 	and.w	r3, r3, #3
 800b408:	2b00      	cmp	r3, #0
 800b40a:	d107      	bne.n	800b41c <USBH_ParseEPDesc+0xb6>
    {
      if (ep_descriptor->wMaxPacketSize > 64U)
 800b40c:	68bb      	ldr	r3, [r7, #8]
 800b40e:	889b      	ldrh	r3, [r3, #4]
 800b410:	2b40      	cmp	r3, #64	@ 0x40
 800b412:	f240 8089 	bls.w	800b528 <USBH_ParseEPDesc+0x1c2>
      {
        status = USBH_NOT_SUPPORTED;
 800b416:	2303      	movs	r3, #3
 800b418:	75fb      	strb	r3, [r7, #23]
 800b41a:	e085      	b.n	800b528 <USBH_ParseEPDesc+0x1c2>
      }
    }
    /* For high-speed interrupt/isochronous endpoints, bInterval can vary from 1 to 16 */
    else if (((ep_descriptor->bmAttributes & EP_TYPE_MSK) == EP_TYPE_ISOC) ||
 800b41c:	68bb      	ldr	r3, [r7, #8]
 800b41e:	78db      	ldrb	r3, [r3, #3]
 800b420:	f003 0303 	and.w	r3, r3, #3
 800b424:	2b01      	cmp	r3, #1
 800b426:	d005      	beq.n	800b434 <USBH_ParseEPDesc+0xce>
        ((ep_descriptor->bmAttributes & EP_TYPE_MSK) == EP_TYPE_INTR))
 800b428:	68bb      	ldr	r3, [r7, #8]
 800b42a:	78db      	ldrb	r3, [r3, #3]
 800b42c:	f003 0303 	and.w	r3, r3, #3
    else if (((ep_descriptor->bmAttributes & EP_TYPE_MSK) == EP_TYPE_ISOC) ||
 800b430:	2b03      	cmp	r3, #3
 800b432:	d10a      	bne.n	800b44a <USBH_ParseEPDesc+0xe4>
    {
      if ((ep_descriptor->bInterval == 0U) || (ep_descriptor->bInterval > 0x10U))
 800b434:	68bb      	ldr	r3, [r7, #8]
 800b436:	799b      	ldrb	r3, [r3, #6]
 800b438:	2b00      	cmp	r3, #0
 800b43a:	d003      	beq.n	800b444 <USBH_ParseEPDesc+0xde>
 800b43c:	68bb      	ldr	r3, [r7, #8]
 800b43e:	799b      	ldrb	r3, [r3, #6]
 800b440:	2b10      	cmp	r3, #16
 800b442:	d970      	bls.n	800b526 <USBH_ParseEPDesc+0x1c0>
      {
        status = USBH_NOT_SUPPORTED;
 800b444:	2303      	movs	r3, #3
 800b446:	75fb      	strb	r3, [r7, #23]
      if ((ep_descriptor->bInterval == 0U) || (ep_descriptor->bInterval > 0x10U))
 800b448:	e06d      	b.n	800b526 <USBH_ParseEPDesc+0x1c0>
      }
    }
    else
    {
      status = USBH_NOT_SUPPORTED;
 800b44a:	2303      	movs	r3, #3
 800b44c:	75fb      	strb	r3, [r7, #23]
 800b44e:	e06b      	b.n	800b528 <USBH_ParseEPDesc+0x1c2>
    }
  }
  else if (phost->device.speed == (uint8_t)USBH_SPEED_FULL)
 800b450:	68fb      	ldr	r3, [r7, #12]
 800b452:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
 800b456:	2b01      	cmp	r3, #1
 800b458:	d13c      	bne.n	800b4d4 <USBH_ParseEPDesc+0x16e>
  {
    if (((ep_descriptor->bmAttributes & EP_TYPE_MSK) == EP_TYPE_BULK) ||
 800b45a:	68bb      	ldr	r3, [r7, #8]
 800b45c:	78db      	ldrb	r3, [r3, #3]
 800b45e:	f003 0303 	and.w	r3, r3, #3
 800b462:	2b02      	cmp	r3, #2
 800b464:	d005      	beq.n	800b472 <USBH_ParseEPDesc+0x10c>
        ((ep_descriptor->bmAttributes & EP_TYPE_MSK) == EP_TYPE_CTRL))
 800b466:	68bb      	ldr	r3, [r7, #8]
 800b468:	78db      	ldrb	r3, [r3, #3]
 800b46a:	f003 0303 	and.w	r3, r3, #3
    if (((ep_descriptor->bmAttributes & EP_TYPE_MSK) == EP_TYPE_BULK) ||
 800b46e:	2b00      	cmp	r3, #0
 800b470:	d106      	bne.n	800b480 <USBH_ParseEPDesc+0x11a>
    {
      if (ep_descriptor->wMaxPacketSize > 64U)
 800b472:	68bb      	ldr	r3, [r7, #8]
 800b474:	889b      	ldrh	r3, [r3, #4]
 800b476:	2b40      	cmp	r3, #64	@ 0x40
 800b478:	d956      	bls.n	800b528 <USBH_ParseEPDesc+0x1c2>
      {
        status = USBH_NOT_SUPPORTED;
 800b47a:	2303      	movs	r3, #3
 800b47c:	75fb      	strb	r3, [r7, #23]
      if (ep_descriptor->wMaxPacketSize > 64U)
 800b47e:	e053      	b.n	800b528 <USBH_ParseEPDesc+0x1c2>
      }
    }
    /* For full-speed isochronous endpoints, the value of bInterval must be in the range from 1 to 16.*/
    else if ((ep_descriptor->bmAttributes & EP_TYPE_MSK) == EP_TYPE_ISOC)
 800b480:	68bb      	ldr	r3, [r7, #8]
 800b482:	78db      	ldrb	r3, [r3, #3]
 800b484:	f003 0303 	and.w	r3, r3, #3
 800b488:	2b01      	cmp	r3, #1
 800b48a:	d10e      	bne.n	800b4aa <USBH_ParseEPDesc+0x144>
    {
      if ((ep_descriptor->bInterval == 0U) ||
 800b48c:	68bb      	ldr	r3, [r7, #8]
 800b48e:	799b      	ldrb	r3, [r3, #6]
 800b490:	2b00      	cmp	r3, #0
 800b492:	d007      	beq.n	800b4a4 <USBH_ParseEPDesc+0x13e>
          (ep_descriptor->bInterval > 0x10U) ||
 800b494:	68bb      	ldr	r3, [r7, #8]
 800b496:	799b      	ldrb	r3, [r3, #6]
      if ((ep_descriptor->bInterval == 0U) ||
 800b498:	2b10      	cmp	r3, #16
 800b49a:	d803      	bhi.n	800b4a4 <USBH_ParseEPDesc+0x13e>
          (ep_descriptor->wMaxPacketSize > 64U))
 800b49c:	68bb      	ldr	r3, [r7, #8]
 800b49e:	889b      	ldrh	r3, [r3, #4]
          (ep_descriptor->bInterval > 0x10U) ||
 800b4a0:	2b40      	cmp	r3, #64	@ 0x40
 800b4a2:	d941      	bls.n	800b528 <USBH_ParseEPDesc+0x1c2>
      {
        status = USBH_NOT_SUPPORTED;
 800b4a4:	2303      	movs	r3, #3
 800b4a6:	75fb      	strb	r3, [r7, #23]
 800b4a8:	e03e      	b.n	800b528 <USBH_ParseEPDesc+0x1c2>
      }
    }
    /* For full-speed interrupt endpoints, the value of bInterval may be from 1 to 255.*/
    else if ((ep_descriptor->bmAttributes & EP_TYPE_MSK) == EP_TYPE_INTR)
 800b4aa:	68bb      	ldr	r3, [r7, #8]
 800b4ac:	78db      	ldrb	r3, [r3, #3]
 800b4ae:	f003 0303 	and.w	r3, r3, #3
 800b4b2:	2b03      	cmp	r3, #3
 800b4b4:	d10b      	bne.n	800b4ce <USBH_ParseEPDesc+0x168>
    {
      if ((ep_descriptor->bInterval == 0U) || (ep_descriptor->wMaxPacketSize > 1023U))
 800b4b6:	68bb      	ldr	r3, [r7, #8]
 800b4b8:	799b      	ldrb	r3, [r3, #6]
 800b4ba:	2b00      	cmp	r3, #0
 800b4bc:	d004      	beq.n	800b4c8 <USBH_ParseEPDesc+0x162>
 800b4be:	68bb      	ldr	r3, [r7, #8]
 800b4c0:	889b      	ldrh	r3, [r3, #4]
 800b4c2:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800b4c6:	d32f      	bcc.n	800b528 <USBH_ParseEPDesc+0x1c2>
      {
        status = USBH_NOT_SUPPORTED;
 800b4c8:	2303      	movs	r3, #3
 800b4ca:	75fb      	strb	r3, [r7, #23]
 800b4cc:	e02c      	b.n	800b528 <USBH_ParseEPDesc+0x1c2>
      }
    }
    else
    {
      status = USBH_NOT_SUPPORTED;
 800b4ce:	2303      	movs	r3, #3
 800b4d0:	75fb      	strb	r3, [r7, #23]
 800b4d2:	e029      	b.n	800b528 <USBH_ParseEPDesc+0x1c2>
    }
  }
  else if (phost->device.speed == (uint8_t)USBH_SPEED_LOW)
 800b4d4:	68fb      	ldr	r3, [r7, #12]
 800b4d6:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
 800b4da:	2b02      	cmp	r3, #2
 800b4dc:	d120      	bne.n	800b520 <USBH_ParseEPDesc+0x1ba>
  {
    if ((ep_descriptor->bmAttributes & EP_TYPE_MSK) == EP_TYPE_CTRL)
 800b4de:	68bb      	ldr	r3, [r7, #8]
 800b4e0:	78db      	ldrb	r3, [r3, #3]
 800b4e2:	f003 0303 	and.w	r3, r3, #3
 800b4e6:	2b00      	cmp	r3, #0
 800b4e8:	d106      	bne.n	800b4f8 <USBH_ParseEPDesc+0x192>
    {
      if (ep_descriptor->wMaxPacketSize != 8U)
 800b4ea:	68bb      	ldr	r3, [r7, #8]
 800b4ec:	889b      	ldrh	r3, [r3, #4]
 800b4ee:	2b08      	cmp	r3, #8
 800b4f0:	d01a      	beq.n	800b528 <USBH_ParseEPDesc+0x1c2>
      {
        status = USBH_NOT_SUPPORTED;
 800b4f2:	2303      	movs	r3, #3
 800b4f4:	75fb      	strb	r3, [r7, #23]
 800b4f6:	e017      	b.n	800b528 <USBH_ParseEPDesc+0x1c2>
      }
    }
    /* For low-speed interrupt endpoints, the value of bInterval may be from 1 to 255.*/
    else if ((ep_descriptor->bmAttributes & EP_TYPE_MSK) == EP_TYPE_INTR)
 800b4f8:	68bb      	ldr	r3, [r7, #8]
 800b4fa:	78db      	ldrb	r3, [r3, #3]
 800b4fc:	f003 0303 	and.w	r3, r3, #3
 800b500:	2b03      	cmp	r3, #3
 800b502:	d10a      	bne.n	800b51a <USBH_ParseEPDesc+0x1b4>
    {
      if ((ep_descriptor->bInterval == 0U) || (ep_descriptor->wMaxPacketSize > 8U))
 800b504:	68bb      	ldr	r3, [r7, #8]
 800b506:	799b      	ldrb	r3, [r3, #6]
 800b508:	2b00      	cmp	r3, #0
 800b50a:	d003      	beq.n	800b514 <USBH_ParseEPDesc+0x1ae>
 800b50c:	68bb      	ldr	r3, [r7, #8]
 800b50e:	889b      	ldrh	r3, [r3, #4]
 800b510:	2b08      	cmp	r3, #8
 800b512:	d909      	bls.n	800b528 <USBH_ParseEPDesc+0x1c2>
      {
        status = USBH_NOT_SUPPORTED;
 800b514:	2303      	movs	r3, #3
 800b516:	75fb      	strb	r3, [r7, #23]
 800b518:	e006      	b.n	800b528 <USBH_ParseEPDesc+0x1c2>
      }
    }
    else
    {
      status = USBH_NOT_SUPPORTED;
 800b51a:	2303      	movs	r3, #3
 800b51c:	75fb      	strb	r3, [r7, #23]
 800b51e:	e003      	b.n	800b528 <USBH_ParseEPDesc+0x1c2>
    }
  }
  else
  {
    status = USBH_NOT_SUPPORTED;
 800b520:	2303      	movs	r3, #3
 800b522:	75fb      	strb	r3, [r7, #23]
 800b524:	e000      	b.n	800b528 <USBH_ParseEPDesc+0x1c2>
      if ((ep_descriptor->bInterval == 0U) || (ep_descriptor->bInterval > 0x10U))
 800b526:	bf00      	nop
  }

  return status;
 800b528:	7dfb      	ldrb	r3, [r7, #23]
}
 800b52a:	4618      	mov	r0, r3
 800b52c:	371c      	adds	r7, #28
 800b52e:	46bd      	mov	sp, r7
 800b530:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b534:	4770      	bx	lr

0800b536 <USBH_ParseStringDesc>:
  * @param  pdest: Destination address pointer
  * @param  length: Length of the descriptor
  * @retval None
  */
static void USBH_ParseStringDesc(uint8_t *psrc, uint8_t *pdest, uint16_t length)
{
 800b536:	b480      	push	{r7}
 800b538:	b087      	sub	sp, #28
 800b53a:	af00      	add	r7, sp, #0
 800b53c:	60f8      	str	r0, [r7, #12]
 800b53e:	60b9      	str	r1, [r7, #8]
 800b540:	4613      	mov	r3, r2
 800b542:	80fb      	strh	r3, [r7, #6]
  */

  /* Check which is lower size, the Size of string or the length of bytes read
  from the device */

  if (psrc[1] == USB_DESC_TYPE_STRING)
 800b544:	68fb      	ldr	r3, [r7, #12]
 800b546:	3301      	adds	r3, #1
 800b548:	781b      	ldrb	r3, [r3, #0]
 800b54a:	2b03      	cmp	r3, #3
 800b54c:	d120      	bne.n	800b590 <USBH_ParseStringDesc+0x5a>
  {
    /* Make sure the Descriptor is String Type */

    /* psrc[0] contains Size of Descriptor, subtract 2 to get the length of string */
    strlength = ((((uint16_t)psrc[0] - 2U) <= length) ? ((uint16_t)psrc[0] - 2U) : length);
 800b54e:	68fb      	ldr	r3, [r7, #12]
 800b550:	781b      	ldrb	r3, [r3, #0]
 800b552:	1e9a      	subs	r2, r3, #2
 800b554:	88fb      	ldrh	r3, [r7, #6]
 800b556:	4293      	cmp	r3, r2
 800b558:	bf28      	it	cs
 800b55a:	4613      	movcs	r3, r2
 800b55c:	82bb      	strh	r3, [r7, #20]

    /* Adjust the offset ignoring the String Len and Descriptor type */
    psrc += 2U;
 800b55e:	68fb      	ldr	r3, [r7, #12]
 800b560:	3302      	adds	r3, #2
 800b562:	60fb      	str	r3, [r7, #12]

    for (idx = 0U; idx < strlength; idx += 2U)
 800b564:	2300      	movs	r3, #0
 800b566:	82fb      	strh	r3, [r7, #22]
 800b568:	e00b      	b.n	800b582 <USBH_ParseStringDesc+0x4c>
    {
      /* Copy Only the string and ignore the UNICODE ID, hence add the src */
      *pdest =  psrc[idx];
 800b56a:	8afb      	ldrh	r3, [r7, #22]
 800b56c:	68fa      	ldr	r2, [r7, #12]
 800b56e:	4413      	add	r3, r2
 800b570:	781a      	ldrb	r2, [r3, #0]
 800b572:	68bb      	ldr	r3, [r7, #8]
 800b574:	701a      	strb	r2, [r3, #0]
      pdest++;
 800b576:	68bb      	ldr	r3, [r7, #8]
 800b578:	3301      	adds	r3, #1
 800b57a:	60bb      	str	r3, [r7, #8]
    for (idx = 0U; idx < strlength; idx += 2U)
 800b57c:	8afb      	ldrh	r3, [r7, #22]
 800b57e:	3302      	adds	r3, #2
 800b580:	82fb      	strh	r3, [r7, #22]
 800b582:	8afa      	ldrh	r2, [r7, #22]
 800b584:	8abb      	ldrh	r3, [r7, #20]
 800b586:	429a      	cmp	r2, r3
 800b588:	d3ef      	bcc.n	800b56a <USBH_ParseStringDesc+0x34>
    }
    *pdest = 0U; /* mark end of string */
 800b58a:	68bb      	ldr	r3, [r7, #8]
 800b58c:	2200      	movs	r2, #0
 800b58e:	701a      	strb	r2, [r3, #0]
  }
}
 800b590:	bf00      	nop
 800b592:	371c      	adds	r7, #28
 800b594:	46bd      	mov	sp, r7
 800b596:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b59a:	4770      	bx	lr

0800b59c <USBH_GetNextDesc>:
  * @param  buf: Buffer where the cfg descriptor is available
  * @param  ptr: data pointer inside the cfg descriptor
  * @retval next header
  */
USBH_DescHeader_t *USBH_GetNextDesc(uint8_t *pbuf, uint16_t *ptr)
{
 800b59c:	b480      	push	{r7}
 800b59e:	b085      	sub	sp, #20
 800b5a0:	af00      	add	r7, sp, #0
 800b5a2:	6078      	str	r0, [r7, #4]
 800b5a4:	6039      	str	r1, [r7, #0]
  USBH_DescHeader_t *pnext;

  *ptr += ((USBH_DescHeader_t *)(void *)pbuf)->bLength;
 800b5a6:	683b      	ldr	r3, [r7, #0]
 800b5a8:	881b      	ldrh	r3, [r3, #0]
 800b5aa:	687a      	ldr	r2, [r7, #4]
 800b5ac:	7812      	ldrb	r2, [r2, #0]
 800b5ae:	4413      	add	r3, r2
 800b5b0:	b29a      	uxth	r2, r3
 800b5b2:	683b      	ldr	r3, [r7, #0]
 800b5b4:	801a      	strh	r2, [r3, #0]
  pnext = (USBH_DescHeader_t *)(void *)((uint8_t *)(void *)pbuf + \
                                        ((USBH_DescHeader_t *)(void *)pbuf)->bLength);
 800b5b6:	687b      	ldr	r3, [r7, #4]
 800b5b8:	781b      	ldrb	r3, [r3, #0]
 800b5ba:	461a      	mov	r2, r3
  pnext = (USBH_DescHeader_t *)(void *)((uint8_t *)(void *)pbuf + \
 800b5bc:	687b      	ldr	r3, [r7, #4]
 800b5be:	4413      	add	r3, r2
 800b5c0:	60fb      	str	r3, [r7, #12]

  return (pnext);
 800b5c2:	68fb      	ldr	r3, [r7, #12]
}
 800b5c4:	4618      	mov	r0, r3
 800b5c6:	3714      	adds	r7, #20
 800b5c8:	46bd      	mov	sp, r7
 800b5ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b5ce:	4770      	bx	lr

0800b5d0 <USBH_CtlReq>:
  * @param  length: length of the response
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_CtlReq(USBH_HandleTypeDef *phost, uint8_t *buff,
                               uint16_t length)
{
 800b5d0:	b580      	push	{r7, lr}
 800b5d2:	b086      	sub	sp, #24
 800b5d4:	af00      	add	r7, sp, #0
 800b5d6:	60f8      	str	r0, [r7, #12]
 800b5d8:	60b9      	str	r1, [r7, #8]
 800b5da:	4613      	mov	r3, r2
 800b5dc:	80fb      	strh	r3, [r7, #6]
  USBH_StatusTypeDef status;
  status = USBH_BUSY;
 800b5de:	2301      	movs	r3, #1
 800b5e0:	75fb      	strb	r3, [r7, #23]

  switch (phost->RequestState)
 800b5e2:	68fb      	ldr	r3, [r7, #12]
 800b5e4:	789b      	ldrb	r3, [r3, #2]
 800b5e6:	2b01      	cmp	r3, #1
 800b5e8:	d002      	beq.n	800b5f0 <USBH_CtlReq+0x20>
 800b5ea:	2b02      	cmp	r3, #2
 800b5ec:	d00f      	beq.n	800b60e <USBH_CtlReq+0x3e>
        USBH_OS_PutMessage(phost, USBH_CONTROL_EVENT, 0U, 0U);
#endif /* (USBH_USE_OS == 1U) */
      break;

    default:
      break;
 800b5ee:	e027      	b.n	800b640 <USBH_CtlReq+0x70>
      phost->Control.buff = buff;
 800b5f0:	68fb      	ldr	r3, [r7, #12]
 800b5f2:	68ba      	ldr	r2, [r7, #8]
 800b5f4:	609a      	str	r2, [r3, #8]
      phost->Control.length = length;
 800b5f6:	68fb      	ldr	r3, [r7, #12]
 800b5f8:	88fa      	ldrh	r2, [r7, #6]
 800b5fa:	819a      	strh	r2, [r3, #12]
      phost->Control.state = CTRL_SETUP;
 800b5fc:	68fb      	ldr	r3, [r7, #12]
 800b5fe:	2201      	movs	r2, #1
 800b600:	761a      	strb	r2, [r3, #24]
      phost->RequestState = CMD_WAIT;
 800b602:	68fb      	ldr	r3, [r7, #12]
 800b604:	2202      	movs	r2, #2
 800b606:	709a      	strb	r2, [r3, #2]
      status = USBH_BUSY;
 800b608:	2301      	movs	r3, #1
 800b60a:	75fb      	strb	r3, [r7, #23]
      break;
 800b60c:	e018      	b.n	800b640 <USBH_CtlReq+0x70>
      status = USBH_HandleControl(phost);
 800b60e:	68f8      	ldr	r0, [r7, #12]
 800b610:	f000 f81c 	bl	800b64c <USBH_HandleControl>
 800b614:	4603      	mov	r3, r0
 800b616:	75fb      	strb	r3, [r7, #23]
      if ((status == USBH_OK) || (status == USBH_NOT_SUPPORTED))
 800b618:	7dfb      	ldrb	r3, [r7, #23]
 800b61a:	2b00      	cmp	r3, #0
 800b61c:	d002      	beq.n	800b624 <USBH_CtlReq+0x54>
 800b61e:	7dfb      	ldrb	r3, [r7, #23]
 800b620:	2b03      	cmp	r3, #3
 800b622:	d106      	bne.n	800b632 <USBH_CtlReq+0x62>
        phost->RequestState = CMD_SEND;
 800b624:	68fb      	ldr	r3, [r7, #12]
 800b626:	2201      	movs	r2, #1
 800b628:	709a      	strb	r2, [r3, #2]
        phost->Control.state = CTRL_IDLE;
 800b62a:	68fb      	ldr	r3, [r7, #12]
 800b62c:	2200      	movs	r2, #0
 800b62e:	761a      	strb	r2, [r3, #24]
      break;
 800b630:	e005      	b.n	800b63e <USBH_CtlReq+0x6e>
      else if (status == USBH_FAIL)
 800b632:	7dfb      	ldrb	r3, [r7, #23]
 800b634:	2b02      	cmp	r3, #2
 800b636:	d102      	bne.n	800b63e <USBH_CtlReq+0x6e>
        phost->RequestState = CMD_SEND;
 800b638:	68fb      	ldr	r3, [r7, #12]
 800b63a:	2201      	movs	r2, #1
 800b63c:	709a      	strb	r2, [r3, #2]
      break;
 800b63e:	bf00      	nop
  }
  return status;
 800b640:	7dfb      	ldrb	r3, [r7, #23]
}
 800b642:	4618      	mov	r0, r3
 800b644:	3718      	adds	r7, #24
 800b646:	46bd      	mov	sp, r7
 800b648:	bd80      	pop	{r7, pc}
	...

0800b64c <USBH_HandleControl>:
  *         Handles the USB control transfer state machine
  * @param  phost: Host Handle
  * @retval USBH Status
  */
static USBH_StatusTypeDef USBH_HandleControl(USBH_HandleTypeDef *phost)
{
 800b64c:	b580      	push	{r7, lr}
 800b64e:	b086      	sub	sp, #24
 800b650:	af02      	add	r7, sp, #8
 800b652:	6078      	str	r0, [r7, #4]
  uint8_t direction;
  USBH_StatusTypeDef status = USBH_BUSY;
 800b654:	2301      	movs	r3, #1
 800b656:	73fb      	strb	r3, [r7, #15]
  USBH_URBStateTypeDef URB_Status = USBH_URB_IDLE;
 800b658:	2300      	movs	r3, #0
 800b65a:	73bb      	strb	r3, [r7, #14]

  switch (phost->Control.state)
 800b65c:	687b      	ldr	r3, [r7, #4]
 800b65e:	7e1b      	ldrb	r3, [r3, #24]
 800b660:	3b01      	subs	r3, #1
 800b662:	2b0a      	cmp	r3, #10
 800b664:	f200 8157 	bhi.w	800b916 <USBH_HandleControl+0x2ca>
 800b668:	a201      	add	r2, pc, #4	@ (adr r2, 800b670 <USBH_HandleControl+0x24>)
 800b66a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800b66e:	bf00      	nop
 800b670:	0800b69d 	.word	0x0800b69d
 800b674:	0800b6b7 	.word	0x0800b6b7
 800b678:	0800b721 	.word	0x0800b721
 800b67c:	0800b747 	.word	0x0800b747
 800b680:	0800b781 	.word	0x0800b781
 800b684:	0800b7ab 	.word	0x0800b7ab
 800b688:	0800b7fd 	.word	0x0800b7fd
 800b68c:	0800b81f 	.word	0x0800b81f
 800b690:	0800b85b 	.word	0x0800b85b
 800b694:	0800b881 	.word	0x0800b881
 800b698:	0800b8bf 	.word	0x0800b8bf
  {
    case CTRL_SETUP:
      /* send a SETUP packet */
      (void)USBH_CtlSendSetup(phost, (uint8_t *)(void *)phost->Control.setup.d8,
 800b69c:	687b      	ldr	r3, [r7, #4]
 800b69e:	f103 0110 	add.w	r1, r3, #16
 800b6a2:	687b      	ldr	r3, [r7, #4]
 800b6a4:	795b      	ldrb	r3, [r3, #5]
 800b6a6:	461a      	mov	r2, r3
 800b6a8:	6878      	ldr	r0, [r7, #4]
 800b6aa:	f000 f945 	bl	800b938 <USBH_CtlSendSetup>
                              phost->Control.pipe_out);

      phost->Control.state = CTRL_SETUP_WAIT;
 800b6ae:	687b      	ldr	r3, [r7, #4]
 800b6b0:	2202      	movs	r2, #2
 800b6b2:	761a      	strb	r2, [r3, #24]
      break;
 800b6b4:	e13a      	b.n	800b92c <USBH_HandleControl+0x2e0>

    case CTRL_SETUP_WAIT:

      URB_Status = USBH_LL_GetURBState(phost, phost->Control.pipe_out);
 800b6b6:	687b      	ldr	r3, [r7, #4]
 800b6b8:	795b      	ldrb	r3, [r3, #5]
 800b6ba:	4619      	mov	r1, r3
 800b6bc:	6878      	ldr	r0, [r7, #4]
 800b6be:	f000 fcb5 	bl	800c02c <USBH_LL_GetURBState>
 800b6c2:	4603      	mov	r3, r0
 800b6c4:	73bb      	strb	r3, [r7, #14]
      /* case SETUP packet sent successfully */
      if (URB_Status == USBH_URB_DONE)
 800b6c6:	7bbb      	ldrb	r3, [r7, #14]
 800b6c8:	2b01      	cmp	r3, #1
 800b6ca:	d11e      	bne.n	800b70a <USBH_HandleControl+0xbe>
      {
        direction = (phost->Control.setup.b.bmRequestType & USB_REQ_DIR_MASK);
 800b6cc:	687b      	ldr	r3, [r7, #4]
 800b6ce:	7c1b      	ldrb	r3, [r3, #16]
 800b6d0:	f023 037f 	bic.w	r3, r3, #127	@ 0x7f
 800b6d4:	737b      	strb	r3, [r7, #13]

        /* check if there is a data stage */
        if (phost->Control.setup.b.wLength.w != 0U)
 800b6d6:	687b      	ldr	r3, [r7, #4]
 800b6d8:	8adb      	ldrh	r3, [r3, #22]
 800b6da:	2b00      	cmp	r3, #0
 800b6dc:	d00a      	beq.n	800b6f4 <USBH_HandleControl+0xa8>
        {
          if (direction == USB_D2H)
 800b6de:	7b7b      	ldrb	r3, [r7, #13]
 800b6e0:	2b80      	cmp	r3, #128	@ 0x80
 800b6e2:	d103      	bne.n	800b6ec <USBH_HandleControl+0xa0>
          {
            /* Data Direction is IN */
            phost->Control.state = CTRL_DATA_IN;
 800b6e4:	687b      	ldr	r3, [r7, #4]
 800b6e6:	2203      	movs	r2, #3
 800b6e8:	761a      	strb	r2, [r3, #24]
#if (USBH_USE_OS == 1U)
          USBH_OS_PutMessage(phost, USBH_CONTROL_EVENT, 0U, 0U);
#endif /* (USBH_USE_OS == 1U) */
        }
      }
      break;
 800b6ea:	e116      	b.n	800b91a <USBH_HandleControl+0x2ce>
            phost->Control.state = CTRL_DATA_OUT;
 800b6ec:	687b      	ldr	r3, [r7, #4]
 800b6ee:	2205      	movs	r2, #5
 800b6f0:	761a      	strb	r2, [r3, #24]
      break;
 800b6f2:	e112      	b.n	800b91a <USBH_HandleControl+0x2ce>
          if (direction == USB_D2H)
 800b6f4:	7b7b      	ldrb	r3, [r7, #13]
 800b6f6:	2b80      	cmp	r3, #128	@ 0x80
 800b6f8:	d103      	bne.n	800b702 <USBH_HandleControl+0xb6>
            phost->Control.state = CTRL_STATUS_OUT;
 800b6fa:	687b      	ldr	r3, [r7, #4]
 800b6fc:	2209      	movs	r2, #9
 800b6fe:	761a      	strb	r2, [r3, #24]
      break;
 800b700:	e10b      	b.n	800b91a <USBH_HandleControl+0x2ce>
            phost->Control.state = CTRL_STATUS_IN;
 800b702:	687b      	ldr	r3, [r7, #4]
 800b704:	2207      	movs	r2, #7
 800b706:	761a      	strb	r2, [r3, #24]
      break;
 800b708:	e107      	b.n	800b91a <USBH_HandleControl+0x2ce>
        if ((URB_Status == USBH_URB_ERROR) || (URB_Status == USBH_URB_NOTREADY))
 800b70a:	7bbb      	ldrb	r3, [r7, #14]
 800b70c:	2b04      	cmp	r3, #4
 800b70e:	d003      	beq.n	800b718 <USBH_HandleControl+0xcc>
 800b710:	7bbb      	ldrb	r3, [r7, #14]
 800b712:	2b02      	cmp	r3, #2
 800b714:	f040 8101 	bne.w	800b91a <USBH_HandleControl+0x2ce>
          phost->Control.state = CTRL_ERROR;
 800b718:	687b      	ldr	r3, [r7, #4]
 800b71a:	220b      	movs	r2, #11
 800b71c:	761a      	strb	r2, [r3, #24]
      break;
 800b71e:	e0fc      	b.n	800b91a <USBH_HandleControl+0x2ce>

    case CTRL_DATA_IN:
      /* Issue an IN token */
      phost->Control.timer = (uint16_t)phost->Timer;
 800b720:	687b      	ldr	r3, [r7, #4]
 800b722:	f8d3 33c4 	ldr.w	r3, [r3, #964]	@ 0x3c4
 800b726:	b29a      	uxth	r2, r3
 800b728:	687b      	ldr	r3, [r7, #4]
 800b72a:	81da      	strh	r2, [r3, #14]

#if defined (USBH_IN_NAK_PROCESS) && (USBH_IN_NAK_PROCESS == 1U)
      phost->NakTimer = phost->Timer;
#endif /* defined (USBH_IN_NAK_PROCESS) && (USBH_IN_NAK_PROCESS == 1U) */

      (void)USBH_CtlReceiveData(phost, phost->Control.buff,
 800b72c:	687b      	ldr	r3, [r7, #4]
 800b72e:	6899      	ldr	r1, [r3, #8]
 800b730:	687b      	ldr	r3, [r7, #4]
 800b732:	899a      	ldrh	r2, [r3, #12]
 800b734:	687b      	ldr	r3, [r7, #4]
 800b736:	791b      	ldrb	r3, [r3, #4]
 800b738:	6878      	ldr	r0, [r7, #4]
 800b73a:	f000 f93c 	bl	800b9b6 <USBH_CtlReceiveData>
                                phost->Control.length, phost->Control.pipe_in);

      phost->Control.state = CTRL_DATA_IN_WAIT;
 800b73e:	687b      	ldr	r3, [r7, #4]
 800b740:	2204      	movs	r2, #4
 800b742:	761a      	strb	r2, [r3, #24]
      break;
 800b744:	e0f2      	b.n	800b92c <USBH_HandleControl+0x2e0>

    case CTRL_DATA_IN_WAIT:

      URB_Status = USBH_LL_GetURBState(phost, phost->Control.pipe_in);
 800b746:	687b      	ldr	r3, [r7, #4]
 800b748:	791b      	ldrb	r3, [r3, #4]
 800b74a:	4619      	mov	r1, r3
 800b74c:	6878      	ldr	r0, [r7, #4]
 800b74e:	f000 fc6d 	bl	800c02c <USBH_LL_GetURBState>
 800b752:	4603      	mov	r3, r0
 800b754:	73bb      	strb	r3, [r7, #14]

      /* check is DATA packet transferred successfully */
      if (URB_Status == USBH_URB_DONE)
 800b756:	7bbb      	ldrb	r3, [r7, #14]
 800b758:	2b01      	cmp	r3, #1
 800b75a:	d103      	bne.n	800b764 <USBH_HandleControl+0x118>
      {
        phost->Control.state = CTRL_STATUS_OUT;
 800b75c:	687b      	ldr	r3, [r7, #4]
 800b75e:	2209      	movs	r2, #9
 800b760:	761a      	strb	r2, [r3, #24]
#if (USBH_USE_OS == 1U)
          USBH_OS_PutMessage(phost, USBH_CONTROL_EVENT, 0U, 0U);
#endif /* (USBH_USE_OS == 1U) */
        }
      }
      break;
 800b762:	e0dc      	b.n	800b91e <USBH_HandleControl+0x2d2>
      else if (URB_Status == USBH_URB_STALL)
 800b764:	7bbb      	ldrb	r3, [r7, #14]
 800b766:	2b05      	cmp	r3, #5
 800b768:	d102      	bne.n	800b770 <USBH_HandleControl+0x124>
        status = USBH_NOT_SUPPORTED;
 800b76a:	2303      	movs	r3, #3
 800b76c:	73fb      	strb	r3, [r7, #15]
      break;
 800b76e:	e0d6      	b.n	800b91e <USBH_HandleControl+0x2d2>
        if (URB_Status == USBH_URB_ERROR)
 800b770:	7bbb      	ldrb	r3, [r7, #14]
 800b772:	2b04      	cmp	r3, #4
 800b774:	f040 80d3 	bne.w	800b91e <USBH_HandleControl+0x2d2>
          phost->Control.state = CTRL_ERROR;
 800b778:	687b      	ldr	r3, [r7, #4]
 800b77a:	220b      	movs	r2, #11
 800b77c:	761a      	strb	r2, [r3, #24]
      break;
 800b77e:	e0ce      	b.n	800b91e <USBH_HandleControl+0x2d2>

    case CTRL_DATA_OUT:

      (void)USBH_CtlSendData(phost, phost->Control.buff, phost->Control.length,
 800b780:	687b      	ldr	r3, [r7, #4]
 800b782:	6899      	ldr	r1, [r3, #8]
 800b784:	687b      	ldr	r3, [r7, #4]
 800b786:	899a      	ldrh	r2, [r3, #12]
 800b788:	687b      	ldr	r3, [r7, #4]
 800b78a:	795b      	ldrb	r3, [r3, #5]
 800b78c:	2001      	movs	r0, #1
 800b78e:	9000      	str	r0, [sp, #0]
 800b790:	6878      	ldr	r0, [r7, #4]
 800b792:	f000 f8eb 	bl	800b96c <USBH_CtlSendData>
                             phost->Control.pipe_out, 1U);

      phost->Control.timer = (uint16_t)phost->Timer;
 800b796:	687b      	ldr	r3, [r7, #4]
 800b798:	f8d3 33c4 	ldr.w	r3, [r3, #964]	@ 0x3c4
 800b79c:	b29a      	uxth	r2, r3
 800b79e:	687b      	ldr	r3, [r7, #4]
 800b7a0:	81da      	strh	r2, [r3, #14]
      phost->Control.state = CTRL_DATA_OUT_WAIT;
 800b7a2:	687b      	ldr	r3, [r7, #4]
 800b7a4:	2206      	movs	r2, #6
 800b7a6:	761a      	strb	r2, [r3, #24]
      break;
 800b7a8:	e0c0      	b.n	800b92c <USBH_HandleControl+0x2e0>

    case CTRL_DATA_OUT_WAIT:

      URB_Status = USBH_LL_GetURBState(phost, phost->Control.pipe_out);
 800b7aa:	687b      	ldr	r3, [r7, #4]
 800b7ac:	795b      	ldrb	r3, [r3, #5]
 800b7ae:	4619      	mov	r1, r3
 800b7b0:	6878      	ldr	r0, [r7, #4]
 800b7b2:	f000 fc3b 	bl	800c02c <USBH_LL_GetURBState>
 800b7b6:	4603      	mov	r3, r0
 800b7b8:	73bb      	strb	r3, [r7, #14]

      if (URB_Status == USBH_URB_DONE)
 800b7ba:	7bbb      	ldrb	r3, [r7, #14]
 800b7bc:	2b01      	cmp	r3, #1
 800b7be:	d103      	bne.n	800b7c8 <USBH_HandleControl+0x17c>
      {
        /* If the Setup Pkt is sent successful, then change the state */
        phost->Control.state = CTRL_STATUS_IN;
 800b7c0:	687b      	ldr	r3, [r7, #4]
 800b7c2:	2207      	movs	r2, #7
 800b7c4:	761a      	strb	r2, [r3, #24]
#if (USBH_USE_OS == 1U)
          USBH_OS_PutMessage(phost, USBH_CONTROL_EVENT, 0U, 0U);
#endif /* (USBH_USE_OS == 1U) */
        }
      }
      break;
 800b7c6:	e0ac      	b.n	800b922 <USBH_HandleControl+0x2d6>
      else if (URB_Status == USBH_URB_STALL)
 800b7c8:	7bbb      	ldrb	r3, [r7, #14]
 800b7ca:	2b05      	cmp	r3, #5
 800b7cc:	d105      	bne.n	800b7da <USBH_HandleControl+0x18e>
        phost->Control.state = CTRL_STALLED;
 800b7ce:	687b      	ldr	r3, [r7, #4]
 800b7d0:	220c      	movs	r2, #12
 800b7d2:	761a      	strb	r2, [r3, #24]
        status = USBH_NOT_SUPPORTED;
 800b7d4:	2303      	movs	r3, #3
 800b7d6:	73fb      	strb	r3, [r7, #15]
      break;
 800b7d8:	e0a3      	b.n	800b922 <USBH_HandleControl+0x2d6>
      else if (URB_Status == USBH_URB_NOTREADY)
 800b7da:	7bbb      	ldrb	r3, [r7, #14]
 800b7dc:	2b02      	cmp	r3, #2
 800b7de:	d103      	bne.n	800b7e8 <USBH_HandleControl+0x19c>
        phost->Control.state = CTRL_DATA_OUT;
 800b7e0:	687b      	ldr	r3, [r7, #4]
 800b7e2:	2205      	movs	r2, #5
 800b7e4:	761a      	strb	r2, [r3, #24]
      break;
 800b7e6:	e09c      	b.n	800b922 <USBH_HandleControl+0x2d6>
        if (URB_Status == USBH_URB_ERROR)
 800b7e8:	7bbb      	ldrb	r3, [r7, #14]
 800b7ea:	2b04      	cmp	r3, #4
 800b7ec:	f040 8099 	bne.w	800b922 <USBH_HandleControl+0x2d6>
          phost->Control.state = CTRL_ERROR;
 800b7f0:	687b      	ldr	r3, [r7, #4]
 800b7f2:	220b      	movs	r2, #11
 800b7f4:	761a      	strb	r2, [r3, #24]
          status = USBH_FAIL;
 800b7f6:	2302      	movs	r3, #2
 800b7f8:	73fb      	strb	r3, [r7, #15]
      break;
 800b7fa:	e092      	b.n	800b922 <USBH_HandleControl+0x2d6>

    case CTRL_STATUS_IN:
      /* Send 0 bytes out packet */
      (void)USBH_CtlReceiveData(phost, NULL, 0U, phost->Control.pipe_in);
 800b7fc:	687b      	ldr	r3, [r7, #4]
 800b7fe:	791b      	ldrb	r3, [r3, #4]
 800b800:	2200      	movs	r2, #0
 800b802:	2100      	movs	r1, #0
 800b804:	6878      	ldr	r0, [r7, #4]
 800b806:	f000 f8d6 	bl	800b9b6 <USBH_CtlReceiveData>

#if defined (USBH_IN_NAK_PROCESS) && (USBH_IN_NAK_PROCESS == 1U)
      phost->NakTimer = phost->Timer;
#endif  /* defined (USBH_IN_NAK_PROCESS) && (USBH_IN_NAK_PROCESS == 1U) */

      phost->Control.timer = (uint16_t)phost->Timer;
 800b80a:	687b      	ldr	r3, [r7, #4]
 800b80c:	f8d3 33c4 	ldr.w	r3, [r3, #964]	@ 0x3c4
 800b810:	b29a      	uxth	r2, r3
 800b812:	687b      	ldr	r3, [r7, #4]
 800b814:	81da      	strh	r2, [r3, #14]
      phost->Control.state = CTRL_STATUS_IN_WAIT;
 800b816:	687b      	ldr	r3, [r7, #4]
 800b818:	2208      	movs	r2, #8
 800b81a:	761a      	strb	r2, [r3, #24]

      break;
 800b81c:	e086      	b.n	800b92c <USBH_HandleControl+0x2e0>

    case CTRL_STATUS_IN_WAIT:

      URB_Status = USBH_LL_GetURBState(phost, phost->Control.pipe_in);
 800b81e:	687b      	ldr	r3, [r7, #4]
 800b820:	791b      	ldrb	r3, [r3, #4]
 800b822:	4619      	mov	r1, r3
 800b824:	6878      	ldr	r0, [r7, #4]
 800b826:	f000 fc01 	bl	800c02c <USBH_LL_GetURBState>
 800b82a:	4603      	mov	r3, r0
 800b82c:	73bb      	strb	r3, [r7, #14]

      if (URB_Status == USBH_URB_DONE)
 800b82e:	7bbb      	ldrb	r3, [r7, #14]
 800b830:	2b01      	cmp	r3, #1
 800b832:	d105      	bne.n	800b840 <USBH_HandleControl+0x1f4>
      {
        /* Control transfers completed, Exit the State Machine */
        phost->Control.state = CTRL_COMPLETE;
 800b834:	687b      	ldr	r3, [r7, #4]
 800b836:	220d      	movs	r2, #13
 800b838:	761a      	strb	r2, [r3, #24]
        status = USBH_OK;
 800b83a:	2300      	movs	r3, #0
 800b83c:	73fb      	strb	r3, [r7, #15]
#if (USBH_USE_OS == 1U)
          USBH_OS_PutMessage(phost, USBH_CONTROL_EVENT, 0U, 0U);
#endif /* (USBH_USE_OS == 1U) */
        }
      }
      break;
 800b83e:	e072      	b.n	800b926 <USBH_HandleControl+0x2da>
      else if (URB_Status == USBH_URB_ERROR)
 800b840:	7bbb      	ldrb	r3, [r7, #14]
 800b842:	2b04      	cmp	r3, #4
 800b844:	d103      	bne.n	800b84e <USBH_HandleControl+0x202>
        phost->Control.state = CTRL_ERROR;
 800b846:	687b      	ldr	r3, [r7, #4]
 800b848:	220b      	movs	r2, #11
 800b84a:	761a      	strb	r2, [r3, #24]
      break;
 800b84c:	e06b      	b.n	800b926 <USBH_HandleControl+0x2da>
        if (URB_Status == USBH_URB_STALL)
 800b84e:	7bbb      	ldrb	r3, [r7, #14]
 800b850:	2b05      	cmp	r3, #5
 800b852:	d168      	bne.n	800b926 <USBH_HandleControl+0x2da>
          status = USBH_NOT_SUPPORTED;
 800b854:	2303      	movs	r3, #3
 800b856:	73fb      	strb	r3, [r7, #15]
      break;
 800b858:	e065      	b.n	800b926 <USBH_HandleControl+0x2da>

    case CTRL_STATUS_OUT:
      (void)USBH_CtlSendData(phost, NULL, 0U, phost->Control.pipe_out, 1U);
 800b85a:	687b      	ldr	r3, [r7, #4]
 800b85c:	795b      	ldrb	r3, [r3, #5]
 800b85e:	2201      	movs	r2, #1
 800b860:	9200      	str	r2, [sp, #0]
 800b862:	2200      	movs	r2, #0
 800b864:	2100      	movs	r1, #0
 800b866:	6878      	ldr	r0, [r7, #4]
 800b868:	f000 f880 	bl	800b96c <USBH_CtlSendData>

      phost->Control.timer = (uint16_t)phost->Timer;
 800b86c:	687b      	ldr	r3, [r7, #4]
 800b86e:	f8d3 33c4 	ldr.w	r3, [r3, #964]	@ 0x3c4
 800b872:	b29a      	uxth	r2, r3
 800b874:	687b      	ldr	r3, [r7, #4]
 800b876:	81da      	strh	r2, [r3, #14]
      phost->Control.state = CTRL_STATUS_OUT_WAIT;
 800b878:	687b      	ldr	r3, [r7, #4]
 800b87a:	220a      	movs	r2, #10
 800b87c:	761a      	strb	r2, [r3, #24]
      break;
 800b87e:	e055      	b.n	800b92c <USBH_HandleControl+0x2e0>

    case CTRL_STATUS_OUT_WAIT:
      URB_Status = USBH_LL_GetURBState(phost, phost->Control.pipe_out);
 800b880:	687b      	ldr	r3, [r7, #4]
 800b882:	795b      	ldrb	r3, [r3, #5]
 800b884:	4619      	mov	r1, r3
 800b886:	6878      	ldr	r0, [r7, #4]
 800b888:	f000 fbd0 	bl	800c02c <USBH_LL_GetURBState>
 800b88c:	4603      	mov	r3, r0
 800b88e:	73bb      	strb	r3, [r7, #14]
      if (URB_Status == USBH_URB_DONE)
 800b890:	7bbb      	ldrb	r3, [r7, #14]
 800b892:	2b01      	cmp	r3, #1
 800b894:	d105      	bne.n	800b8a2 <USBH_HandleControl+0x256>
      {
        status = USBH_OK;
 800b896:	2300      	movs	r3, #0
 800b898:	73fb      	strb	r3, [r7, #15]
        phost->Control.state = CTRL_COMPLETE;
 800b89a:	687b      	ldr	r3, [r7, #4]
 800b89c:	220d      	movs	r2, #13
 800b89e:	761a      	strb	r2, [r3, #24]
#if (USBH_USE_OS == 1U)
          USBH_OS_PutMessage(phost, USBH_CONTROL_EVENT, 0U, 0U);
#endif /* (USBH_USE_OS == 1U) */
        }
      }
      break;
 800b8a0:	e043      	b.n	800b92a <USBH_HandleControl+0x2de>
      else if (URB_Status == USBH_URB_NOTREADY)
 800b8a2:	7bbb      	ldrb	r3, [r7, #14]
 800b8a4:	2b02      	cmp	r3, #2
 800b8a6:	d103      	bne.n	800b8b0 <USBH_HandleControl+0x264>
        phost->Control.state = CTRL_STATUS_OUT;
 800b8a8:	687b      	ldr	r3, [r7, #4]
 800b8aa:	2209      	movs	r2, #9
 800b8ac:	761a      	strb	r2, [r3, #24]
      break;
 800b8ae:	e03c      	b.n	800b92a <USBH_HandleControl+0x2de>
        if (URB_Status == USBH_URB_ERROR)
 800b8b0:	7bbb      	ldrb	r3, [r7, #14]
 800b8b2:	2b04      	cmp	r3, #4
 800b8b4:	d139      	bne.n	800b92a <USBH_HandleControl+0x2de>
          phost->Control.state = CTRL_ERROR;
 800b8b6:	687b      	ldr	r3, [r7, #4]
 800b8b8:	220b      	movs	r2, #11
 800b8ba:	761a      	strb	r2, [r3, #24]
      break;
 800b8bc:	e035      	b.n	800b92a <USBH_HandleControl+0x2de>
      PID; i.e., recovery actions via some other pipe are not required for control
      endpoints. For the Default Control Pipe, a device reset will ultimately be
      required to clear the halt or error condition if the next Setup PID is not
      accepted.
      */
      if (++phost->Control.errorcount <= USBH_MAX_ERROR_COUNT)
 800b8be:	687b      	ldr	r3, [r7, #4]
 800b8c0:	7e5b      	ldrb	r3, [r3, #25]
 800b8c2:	3301      	adds	r3, #1
 800b8c4:	b2da      	uxtb	r2, r3
 800b8c6:	687b      	ldr	r3, [r7, #4]
 800b8c8:	765a      	strb	r2, [r3, #25]
 800b8ca:	687b      	ldr	r3, [r7, #4]
 800b8cc:	7e5b      	ldrb	r3, [r3, #25]
 800b8ce:	2b02      	cmp	r3, #2
 800b8d0:	d806      	bhi.n	800b8e0 <USBH_HandleControl+0x294>
      {
        /* Do the transmission again, starting from SETUP Packet */
        phost->Control.state = CTRL_SETUP;
 800b8d2:	687b      	ldr	r3, [r7, #4]
 800b8d4:	2201      	movs	r2, #1
 800b8d6:	761a      	strb	r2, [r3, #24]
        phost->RequestState = CMD_SEND;
 800b8d8:	687b      	ldr	r3, [r7, #4]
 800b8da:	2201      	movs	r2, #1
 800b8dc:	709a      	strb	r2, [r3, #2]
        (void)USBH_FreePipe(phost, phost->Control.pipe_in);

        phost->gState = HOST_IDLE;
        status = USBH_FAIL;
      }
      break;
 800b8de:	e025      	b.n	800b92c <USBH_HandleControl+0x2e0>
        phost->pUser(phost, HOST_USER_UNRECOVERED_ERROR);
 800b8e0:	687b      	ldr	r3, [r7, #4]
 800b8e2:	f8d3 33d4 	ldr.w	r3, [r3, #980]	@ 0x3d4
 800b8e6:	2106      	movs	r1, #6
 800b8e8:	6878      	ldr	r0, [r7, #4]
 800b8ea:	4798      	blx	r3
        phost->Control.errorcount = 0U;
 800b8ec:	687b      	ldr	r3, [r7, #4]
 800b8ee:	2200      	movs	r2, #0
 800b8f0:	765a      	strb	r2, [r3, #25]
        (void)USBH_FreePipe(phost, phost->Control.pipe_out);
 800b8f2:	687b      	ldr	r3, [r7, #4]
 800b8f4:	795b      	ldrb	r3, [r3, #5]
 800b8f6:	4619      	mov	r1, r3
 800b8f8:	6878      	ldr	r0, [r7, #4]
 800b8fa:	f000 f90d 	bl	800bb18 <USBH_FreePipe>
        (void)USBH_FreePipe(phost, phost->Control.pipe_in);
 800b8fe:	687b      	ldr	r3, [r7, #4]
 800b900:	791b      	ldrb	r3, [r3, #4]
 800b902:	4619      	mov	r1, r3
 800b904:	6878      	ldr	r0, [r7, #4]
 800b906:	f000 f907 	bl	800bb18 <USBH_FreePipe>
        phost->gState = HOST_IDLE;
 800b90a:	687b      	ldr	r3, [r7, #4]
 800b90c:	2200      	movs	r2, #0
 800b90e:	701a      	strb	r2, [r3, #0]
        status = USBH_FAIL;
 800b910:	2302      	movs	r3, #2
 800b912:	73fb      	strb	r3, [r7, #15]
      break;
 800b914:	e00a      	b.n	800b92c <USBH_HandleControl+0x2e0>

    default:
      break;
 800b916:	bf00      	nop
 800b918:	e008      	b.n	800b92c <USBH_HandleControl+0x2e0>
      break;
 800b91a:	bf00      	nop
 800b91c:	e006      	b.n	800b92c <USBH_HandleControl+0x2e0>
      break;
 800b91e:	bf00      	nop
 800b920:	e004      	b.n	800b92c <USBH_HandleControl+0x2e0>
      break;
 800b922:	bf00      	nop
 800b924:	e002      	b.n	800b92c <USBH_HandleControl+0x2e0>
      break;
 800b926:	bf00      	nop
 800b928:	e000      	b.n	800b92c <USBH_HandleControl+0x2e0>
      break;
 800b92a:	bf00      	nop
  }

  return status;
 800b92c:	7bfb      	ldrb	r3, [r7, #15]
}
 800b92e:	4618      	mov	r0, r3
 800b930:	3710      	adds	r7, #16
 800b932:	46bd      	mov	sp, r7
 800b934:	bd80      	pop	{r7, pc}
 800b936:	bf00      	nop

0800b938 <USBH_CtlSendSetup>:
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_CtlSendSetup(USBH_HandleTypeDef *phost,
                                     uint8_t *buff,
                                     uint8_t pipe_num)
{
 800b938:	b580      	push	{r7, lr}
 800b93a:	b088      	sub	sp, #32
 800b93c:	af04      	add	r7, sp, #16
 800b93e:	60f8      	str	r0, [r7, #12]
 800b940:	60b9      	str	r1, [r7, #8]
 800b942:	4613      	mov	r3, r2
 800b944:	71fb      	strb	r3, [r7, #7]

  (void)USBH_LL_SubmitURB(phost,                /* Driver handle    */
 800b946:	79f9      	ldrb	r1, [r7, #7]
 800b948:	2300      	movs	r3, #0
 800b94a:	9303      	str	r3, [sp, #12]
 800b94c:	2308      	movs	r3, #8
 800b94e:	9302      	str	r3, [sp, #8]
 800b950:	68bb      	ldr	r3, [r7, #8]
 800b952:	9301      	str	r3, [sp, #4]
 800b954:	2300      	movs	r3, #0
 800b956:	9300      	str	r3, [sp, #0]
 800b958:	2300      	movs	r3, #0
 800b95a:	2200      	movs	r2, #0
 800b95c:	68f8      	ldr	r0, [r7, #12]
 800b95e:	f000 fb34 	bl	800bfca <USBH_LL_SubmitURB>
                          USBH_EP_CONTROL,      /* EP type          */
                          USBH_PID_SETUP,       /* Type setup       */
                          buff,                 /* data buffer      */
                          USBH_SETUP_PKT_SIZE,  /* data length      */
                          0U);
  return USBH_OK;
 800b962:	2300      	movs	r3, #0
}
 800b964:	4618      	mov	r0, r3
 800b966:	3710      	adds	r7, #16
 800b968:	46bd      	mov	sp, r7
 800b96a:	bd80      	pop	{r7, pc}

0800b96c <USBH_CtlSendData>:
USBH_StatusTypeDef USBH_CtlSendData(USBH_HandleTypeDef *phost,
                                    uint8_t *buff,
                                    uint16_t length,
                                    uint8_t pipe_num,
                                    uint8_t do_ping)
{
 800b96c:	b580      	push	{r7, lr}
 800b96e:	b088      	sub	sp, #32
 800b970:	af04      	add	r7, sp, #16
 800b972:	60f8      	str	r0, [r7, #12]
 800b974:	60b9      	str	r1, [r7, #8]
 800b976:	4611      	mov	r1, r2
 800b978:	461a      	mov	r2, r3
 800b97a:	460b      	mov	r3, r1
 800b97c:	80fb      	strh	r3, [r7, #6]
 800b97e:	4613      	mov	r3, r2
 800b980:	717b      	strb	r3, [r7, #5]
  if (phost->device.speed != USBH_SPEED_HIGH)
 800b982:	68fb      	ldr	r3, [r7, #12]
 800b984:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
 800b988:	2b00      	cmp	r3, #0
 800b98a:	d001      	beq.n	800b990 <USBH_CtlSendData+0x24>
  {
    do_ping = 0U;
 800b98c:	2300      	movs	r3, #0
 800b98e:	763b      	strb	r3, [r7, #24]
  }

  (void)USBH_LL_SubmitURB(phost,                /* Driver handle    */
 800b990:	7979      	ldrb	r1, [r7, #5]
 800b992:	7e3b      	ldrb	r3, [r7, #24]
 800b994:	9303      	str	r3, [sp, #12]
 800b996:	88fb      	ldrh	r3, [r7, #6]
 800b998:	9302      	str	r3, [sp, #8]
 800b99a:	68bb      	ldr	r3, [r7, #8]
 800b99c:	9301      	str	r3, [sp, #4]
 800b99e:	2301      	movs	r3, #1
 800b9a0:	9300      	str	r3, [sp, #0]
 800b9a2:	2300      	movs	r3, #0
 800b9a4:	2200      	movs	r2, #0
 800b9a6:	68f8      	ldr	r0, [r7, #12]
 800b9a8:	f000 fb0f 	bl	800bfca <USBH_LL_SubmitURB>
                          USBH_PID_DATA,        /* Type Data        */
                          buff,                 /* data buffer      */
                          length,               /* data length      */
                          do_ping);             /* do ping (HS Only)*/

  return USBH_OK;
 800b9ac:	2300      	movs	r3, #0
}
 800b9ae:	4618      	mov	r0, r3
 800b9b0:	3710      	adds	r7, #16
 800b9b2:	46bd      	mov	sp, r7
 800b9b4:	bd80      	pop	{r7, pc}

0800b9b6 <USBH_CtlReceiveData>:
  */
USBH_StatusTypeDef USBH_CtlReceiveData(USBH_HandleTypeDef *phost,
                                       uint8_t *buff,
                                       uint16_t length,
                                       uint8_t pipe_num)
{
 800b9b6:	b580      	push	{r7, lr}
 800b9b8:	b088      	sub	sp, #32
 800b9ba:	af04      	add	r7, sp, #16
 800b9bc:	60f8      	str	r0, [r7, #12]
 800b9be:	60b9      	str	r1, [r7, #8]
 800b9c0:	4611      	mov	r1, r2
 800b9c2:	461a      	mov	r2, r3
 800b9c4:	460b      	mov	r3, r1
 800b9c6:	80fb      	strh	r3, [r7, #6]
 800b9c8:	4613      	mov	r3, r2
 800b9ca:	717b      	strb	r3, [r7, #5]
  (void)USBH_LL_SubmitURB(phost,                /* Driver handle    */
 800b9cc:	7979      	ldrb	r1, [r7, #5]
 800b9ce:	2300      	movs	r3, #0
 800b9d0:	9303      	str	r3, [sp, #12]
 800b9d2:	88fb      	ldrh	r3, [r7, #6]
 800b9d4:	9302      	str	r3, [sp, #8]
 800b9d6:	68bb      	ldr	r3, [r7, #8]
 800b9d8:	9301      	str	r3, [sp, #4]
 800b9da:	2301      	movs	r3, #1
 800b9dc:	9300      	str	r3, [sp, #0]
 800b9de:	2300      	movs	r3, #0
 800b9e0:	2201      	movs	r2, #1
 800b9e2:	68f8      	ldr	r0, [r7, #12]
 800b9e4:	f000 faf1 	bl	800bfca <USBH_LL_SubmitURB>
                          USBH_EP_CONTROL,      /* EP type          */
                          USBH_PID_DATA,        /* Type Data        */
                          buff,                 /* data buffer      */
                          length,               /* data length      */
                          0U);
  return USBH_OK;
 800b9e8:	2300      	movs	r3, #0

}
 800b9ea:	4618      	mov	r0, r3
 800b9ec:	3710      	adds	r7, #16
 800b9ee:	46bd      	mov	sp, r7
 800b9f0:	bd80      	pop	{r7, pc}

0800b9f2 <USBH_BulkSendData>:
USBH_StatusTypeDef USBH_BulkSendData(USBH_HandleTypeDef *phost,
                                     uint8_t *buff,
                                     uint16_t length,
                                     uint8_t pipe_num,
                                     uint8_t do_ping)
{
 800b9f2:	b580      	push	{r7, lr}
 800b9f4:	b088      	sub	sp, #32
 800b9f6:	af04      	add	r7, sp, #16
 800b9f8:	60f8      	str	r0, [r7, #12]
 800b9fa:	60b9      	str	r1, [r7, #8]
 800b9fc:	4611      	mov	r1, r2
 800b9fe:	461a      	mov	r2, r3
 800ba00:	460b      	mov	r3, r1
 800ba02:	80fb      	strh	r3, [r7, #6]
 800ba04:	4613      	mov	r3, r2
 800ba06:	717b      	strb	r3, [r7, #5]
  if (phost->device.speed != USBH_SPEED_HIGH)
 800ba08:	68fb      	ldr	r3, [r7, #12]
 800ba0a:	f893 331d 	ldrb.w	r3, [r3, #797]	@ 0x31d
 800ba0e:	2b00      	cmp	r3, #0
 800ba10:	d001      	beq.n	800ba16 <USBH_BulkSendData+0x24>
  {
    do_ping = 0U;
 800ba12:	2300      	movs	r3, #0
 800ba14:	763b      	strb	r3, [r7, #24]
  }

  (void)USBH_LL_SubmitURB(phost,                /* Driver handle    */
 800ba16:	7979      	ldrb	r1, [r7, #5]
 800ba18:	7e3b      	ldrb	r3, [r7, #24]
 800ba1a:	9303      	str	r3, [sp, #12]
 800ba1c:	88fb      	ldrh	r3, [r7, #6]
 800ba1e:	9302      	str	r3, [sp, #8]
 800ba20:	68bb      	ldr	r3, [r7, #8]
 800ba22:	9301      	str	r3, [sp, #4]
 800ba24:	2301      	movs	r3, #1
 800ba26:	9300      	str	r3, [sp, #0]
 800ba28:	2302      	movs	r3, #2
 800ba2a:	2200      	movs	r2, #0
 800ba2c:	68f8      	ldr	r0, [r7, #12]
 800ba2e:	f000 facc 	bl	800bfca <USBH_LL_SubmitURB>
                          USBH_EP_BULK,         /* EP type          */
                          USBH_PID_DATA,        /* Type Data        */
                          buff,                 /* data buffer      */
                          length,               /* data length      */
                          do_ping);             /* do ping (HS Only)*/
  return USBH_OK;
 800ba32:	2300      	movs	r3, #0
}
 800ba34:	4618      	mov	r0, r3
 800ba36:	3710      	adds	r7, #16
 800ba38:	46bd      	mov	sp, r7
 800ba3a:	bd80      	pop	{r7, pc}

0800ba3c <USBH_BulkReceiveData>:
  */
USBH_StatusTypeDef USBH_BulkReceiveData(USBH_HandleTypeDef *phost,
                                        uint8_t *buff,
                                        uint16_t length,
                                        uint8_t pipe_num)
{
 800ba3c:	b580      	push	{r7, lr}
 800ba3e:	b088      	sub	sp, #32
 800ba40:	af04      	add	r7, sp, #16
 800ba42:	60f8      	str	r0, [r7, #12]
 800ba44:	60b9      	str	r1, [r7, #8]
 800ba46:	4611      	mov	r1, r2
 800ba48:	461a      	mov	r2, r3
 800ba4a:	460b      	mov	r3, r1
 800ba4c:	80fb      	strh	r3, [r7, #6]
 800ba4e:	4613      	mov	r3, r2
 800ba50:	717b      	strb	r3, [r7, #5]
  (void)USBH_LL_SubmitURB(phost,                /* Driver handle    */
 800ba52:	7979      	ldrb	r1, [r7, #5]
 800ba54:	2300      	movs	r3, #0
 800ba56:	9303      	str	r3, [sp, #12]
 800ba58:	88fb      	ldrh	r3, [r7, #6]
 800ba5a:	9302      	str	r3, [sp, #8]
 800ba5c:	68bb      	ldr	r3, [r7, #8]
 800ba5e:	9301      	str	r3, [sp, #4]
 800ba60:	2301      	movs	r3, #1
 800ba62:	9300      	str	r3, [sp, #0]
 800ba64:	2302      	movs	r3, #2
 800ba66:	2201      	movs	r2, #1
 800ba68:	68f8      	ldr	r0, [r7, #12]
 800ba6a:	f000 faae 	bl	800bfca <USBH_LL_SubmitURB>
                          USBH_EP_BULK,         /* EP type          */
                          USBH_PID_DATA,        /* Type Data        */
                          buff,                 /* data buffer      */
                          length,               /* data length      */
                          0U);
  return USBH_OK;
 800ba6e:	2300      	movs	r3, #0
}
 800ba70:	4618      	mov	r0, r3
 800ba72:	3710      	adds	r7, #16
 800ba74:	46bd      	mov	sp, r7
 800ba76:	bd80      	pop	{r7, pc}

0800ba78 <USBH_OpenPipe>:
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_OpenPipe(USBH_HandleTypeDef *phost, uint8_t pipe_num,
                                 uint8_t epnum, uint8_t dev_address,
                                 uint8_t speed, uint8_t ep_type, uint16_t mps)
{
 800ba78:	b580      	push	{r7, lr}
 800ba7a:	b086      	sub	sp, #24
 800ba7c:	af04      	add	r7, sp, #16
 800ba7e:	6078      	str	r0, [r7, #4]
 800ba80:	4608      	mov	r0, r1
 800ba82:	4611      	mov	r1, r2
 800ba84:	461a      	mov	r2, r3
 800ba86:	4603      	mov	r3, r0
 800ba88:	70fb      	strb	r3, [r7, #3]
 800ba8a:	460b      	mov	r3, r1
 800ba8c:	70bb      	strb	r3, [r7, #2]
 800ba8e:	4613      	mov	r3, r2
 800ba90:	707b      	strb	r3, [r7, #1]
  (void)USBH_LL_OpenPipe(phost, pipe_num, epnum, dev_address, speed, ep_type, mps);
 800ba92:	7878      	ldrb	r0, [r7, #1]
 800ba94:	78ba      	ldrb	r2, [r7, #2]
 800ba96:	78f9      	ldrb	r1, [r7, #3]
 800ba98:	8b3b      	ldrh	r3, [r7, #24]
 800ba9a:	9302      	str	r3, [sp, #8]
 800ba9c:	7d3b      	ldrb	r3, [r7, #20]
 800ba9e:	9301      	str	r3, [sp, #4]
 800baa0:	7c3b      	ldrb	r3, [r7, #16]
 800baa2:	9300      	str	r3, [sp, #0]
 800baa4:	4603      	mov	r3, r0
 800baa6:	6878      	ldr	r0, [r7, #4]
 800baa8:	f000 fa53 	bl	800bf52 <USBH_LL_OpenPipe>

  return USBH_OK;
 800baac:	2300      	movs	r3, #0
}
 800baae:	4618      	mov	r0, r3
 800bab0:	3708      	adds	r7, #8
 800bab2:	46bd      	mov	sp, r7
 800bab4:	bd80      	pop	{r7, pc}

0800bab6 <USBH_ClosePipe>:
  * @param  phost: Host Handle
  * @param  pipe_num: Pipe Number
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_ClosePipe(USBH_HandleTypeDef *phost, uint8_t pipe_num)
{
 800bab6:	b580      	push	{r7, lr}
 800bab8:	b082      	sub	sp, #8
 800baba:	af00      	add	r7, sp, #0
 800babc:	6078      	str	r0, [r7, #4]
 800babe:	460b      	mov	r3, r1
 800bac0:	70fb      	strb	r3, [r7, #3]
  (void)USBH_LL_ClosePipe(phost, pipe_num);
 800bac2:	78fb      	ldrb	r3, [r7, #3]
 800bac4:	4619      	mov	r1, r3
 800bac6:	6878      	ldr	r0, [r7, #4]
 800bac8:	f000 fa72 	bl	800bfb0 <USBH_LL_ClosePipe>

  return USBH_OK;
 800bacc:	2300      	movs	r3, #0
}
 800bace:	4618      	mov	r0, r3
 800bad0:	3708      	adds	r7, #8
 800bad2:	46bd      	mov	sp, r7
 800bad4:	bd80      	pop	{r7, pc}

0800bad6 <USBH_AllocPipe>:
  * @param  phost: Host Handle
  * @param  ep_addr: End point for which the Pipe to be allocated
  * @retval Pipe number
  */
uint8_t USBH_AllocPipe(USBH_HandleTypeDef *phost, uint8_t ep_addr)
{
 800bad6:	b580      	push	{r7, lr}
 800bad8:	b084      	sub	sp, #16
 800bada:	af00      	add	r7, sp, #0
 800badc:	6078      	str	r0, [r7, #4]
 800bade:	460b      	mov	r3, r1
 800bae0:	70fb      	strb	r3, [r7, #3]
  uint16_t pipe;

  pipe =  USBH_GetFreePipe(phost);
 800bae2:	6878      	ldr	r0, [r7, #4]
 800bae4:	f000 f836 	bl	800bb54 <USBH_GetFreePipe>
 800bae8:	4603      	mov	r3, r0
 800baea:	81fb      	strh	r3, [r7, #14]

  if (pipe != 0xFFFFU)
 800baec:	89fb      	ldrh	r3, [r7, #14]
 800baee:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 800baf2:	4293      	cmp	r3, r2
 800baf4:	d00a      	beq.n	800bb0c <USBH_AllocPipe+0x36>
  {
    phost->Pipes[pipe & 0xFU] = (uint32_t)(0x8000U | ep_addr);
 800baf6:	78fa      	ldrb	r2, [r7, #3]
 800baf8:	89fb      	ldrh	r3, [r7, #14]
 800bafa:	f003 030f 	and.w	r3, r3, #15
 800bafe:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 800bb02:	6879      	ldr	r1, [r7, #4]
 800bb04:	33e0      	adds	r3, #224	@ 0xe0
 800bb06:	009b      	lsls	r3, r3, #2
 800bb08:	440b      	add	r3, r1
 800bb0a:	605a      	str	r2, [r3, #4]
  }

  return (uint8_t)pipe;
 800bb0c:	89fb      	ldrh	r3, [r7, #14]
 800bb0e:	b2db      	uxtb	r3, r3
}
 800bb10:	4618      	mov	r0, r3
 800bb12:	3710      	adds	r7, #16
 800bb14:	46bd      	mov	sp, r7
 800bb16:	bd80      	pop	{r7, pc}

0800bb18 <USBH_FreePipe>:
  * @param  phost: Host Handle
  * @param  idx: Pipe number to be freed
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_FreePipe(USBH_HandleTypeDef *phost, uint8_t idx)
{
 800bb18:	b480      	push	{r7}
 800bb1a:	b083      	sub	sp, #12
 800bb1c:	af00      	add	r7, sp, #0
 800bb1e:	6078      	str	r0, [r7, #4]
 800bb20:	460b      	mov	r3, r1
 800bb22:	70fb      	strb	r3, [r7, #3]
  if (idx < USBH_MAX_PIPES_NBR)
 800bb24:	78fb      	ldrb	r3, [r7, #3]
 800bb26:	2b0f      	cmp	r3, #15
 800bb28:	d80d      	bhi.n	800bb46 <USBH_FreePipe+0x2e>
  {
    phost->Pipes[idx] &= 0x7FFFU;
 800bb2a:	78fb      	ldrb	r3, [r7, #3]
 800bb2c:	687a      	ldr	r2, [r7, #4]
 800bb2e:	33e0      	adds	r3, #224	@ 0xe0
 800bb30:	009b      	lsls	r3, r3, #2
 800bb32:	4413      	add	r3, r2
 800bb34:	685a      	ldr	r2, [r3, #4]
 800bb36:	78fb      	ldrb	r3, [r7, #3]
 800bb38:	f3c2 020e 	ubfx	r2, r2, #0, #15
 800bb3c:	6879      	ldr	r1, [r7, #4]
 800bb3e:	33e0      	adds	r3, #224	@ 0xe0
 800bb40:	009b      	lsls	r3, r3, #2
 800bb42:	440b      	add	r3, r1
 800bb44:	605a      	str	r2, [r3, #4]
  }

  return USBH_OK;
 800bb46:	2300      	movs	r3, #0
}
 800bb48:	4618      	mov	r0, r3
 800bb4a:	370c      	adds	r7, #12
 800bb4c:	46bd      	mov	sp, r7
 800bb4e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bb52:	4770      	bx	lr

0800bb54 <USBH_GetFreePipe>:
  * @param  phost: Host Handle
  *         Get a free Pipe number for allocation to a device endpoint
  * @retval idx: Free Pipe number
  */
static uint16_t USBH_GetFreePipe(USBH_HandleTypeDef *phost)
{
 800bb54:	b480      	push	{r7}
 800bb56:	b085      	sub	sp, #20
 800bb58:	af00      	add	r7, sp, #0
 800bb5a:	6078      	str	r0, [r7, #4]
  uint8_t idx = 0U;
 800bb5c:	2300      	movs	r3, #0
 800bb5e:	73fb      	strb	r3, [r7, #15]

  for (idx = 0U; idx < USBH_MAX_PIPES_NBR; idx++)
 800bb60:	2300      	movs	r3, #0
 800bb62:	73fb      	strb	r3, [r7, #15]
 800bb64:	e00f      	b.n	800bb86 <USBH_GetFreePipe+0x32>
  {
    if ((phost->Pipes[idx] & 0x8000U) == 0U)
 800bb66:	7bfb      	ldrb	r3, [r7, #15]
 800bb68:	687a      	ldr	r2, [r7, #4]
 800bb6a:	33e0      	adds	r3, #224	@ 0xe0
 800bb6c:	009b      	lsls	r3, r3, #2
 800bb6e:	4413      	add	r3, r2
 800bb70:	685b      	ldr	r3, [r3, #4]
 800bb72:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 800bb76:	2b00      	cmp	r3, #0
 800bb78:	d102      	bne.n	800bb80 <USBH_GetFreePipe+0x2c>
    {
      return (uint16_t)idx;
 800bb7a:	7bfb      	ldrb	r3, [r7, #15]
 800bb7c:	b29b      	uxth	r3, r3
 800bb7e:	e007      	b.n	800bb90 <USBH_GetFreePipe+0x3c>
  for (idx = 0U; idx < USBH_MAX_PIPES_NBR; idx++)
 800bb80:	7bfb      	ldrb	r3, [r7, #15]
 800bb82:	3301      	adds	r3, #1
 800bb84:	73fb      	strb	r3, [r7, #15]
 800bb86:	7bfb      	ldrb	r3, [r7, #15]
 800bb88:	2b0f      	cmp	r3, #15
 800bb8a:	d9ec      	bls.n	800bb66 <USBH_GetFreePipe+0x12>
    }
  }

  return 0xFFFFU;
 800bb8c:	f64f 73ff 	movw	r3, #65535	@ 0xffff
}
 800bb90:	4618      	mov	r0, r3
 800bb92:	3714      	adds	r7, #20
 800bb94:	46bd      	mov	sp, r7
 800bb96:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bb9a:	4770      	bx	lr

0800bb9c <MX_USB_HOST_Init>:
/**
  * Init USB host library, add supported class and start the library
  * @retval None
  */
void MX_USB_HOST_Init(void)
{
 800bb9c:	b580      	push	{r7, lr}
 800bb9e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USB_HOST_Init_PreTreatment */

  /* USER CODE END USB_HOST_Init_PreTreatment */

  /* Init host Library, add supported class and start the library. */
  if (USBH_Init(&hUsbHostFS, USBH_UserProcess, HOST_FS) != USBH_OK)
 800bba0:	2201      	movs	r2, #1
 800bba2:	490e      	ldr	r1, [pc, #56]	@ (800bbdc <MX_USB_HOST_Init+0x40>)
 800bba4:	480e      	ldr	r0, [pc, #56]	@ (800bbe0 <MX_USB_HOST_Init+0x44>)
 800bba6:	f7fe fb0f 	bl	800a1c8 <USBH_Init>
 800bbaa:	4603      	mov	r3, r0
 800bbac:	2b00      	cmp	r3, #0
 800bbae:	d001      	beq.n	800bbb4 <MX_USB_HOST_Init+0x18>
  {
    Error_Handler();
 800bbb0:	f7f6 fb44 	bl	800223c <Error_Handler>
  }
  if (USBH_RegisterClass(&hUsbHostFS, USBH_CDC_CLASS) != USBH_OK)
 800bbb4:	490b      	ldr	r1, [pc, #44]	@ (800bbe4 <MX_USB_HOST_Init+0x48>)
 800bbb6:	480a      	ldr	r0, [pc, #40]	@ (800bbe0 <MX_USB_HOST_Init+0x44>)
 800bbb8:	f7fe fbb1 	bl	800a31e <USBH_RegisterClass>
 800bbbc:	4603      	mov	r3, r0
 800bbbe:	2b00      	cmp	r3, #0
 800bbc0:	d001      	beq.n	800bbc6 <MX_USB_HOST_Init+0x2a>
  {
    Error_Handler();
 800bbc2:	f7f6 fb3b 	bl	800223c <Error_Handler>
  }
  if (USBH_Start(&hUsbHostFS) != USBH_OK)
 800bbc6:	4806      	ldr	r0, [pc, #24]	@ (800bbe0 <MX_USB_HOST_Init+0x44>)
 800bbc8:	f7fe fc35 	bl	800a436 <USBH_Start>
 800bbcc:	4603      	mov	r3, r0
 800bbce:	2b00      	cmp	r3, #0
 800bbd0:	d001      	beq.n	800bbd6 <MX_USB_HOST_Init+0x3a>
  {
    Error_Handler();
 800bbd2:	f7f6 fb33 	bl	800223c <Error_Handler>
  }
  /* USER CODE BEGIN USB_HOST_Init_PostTreatment */

  /* USER CODE END USB_HOST_Init_PostTreatment */
}
 800bbd6:	bf00      	nop
 800bbd8:	bd80      	pop	{r7, pc}
 800bbda:	bf00      	nop
 800bbdc:	0800bbfd 	.word	0x0800bbfd
 800bbe0:	20000310 	.word	0x20000310
 800bbe4:	20000010 	.word	0x20000010

0800bbe8 <MX_USB_HOST_Process>:

/*
 * Background task
 */
void MX_USB_HOST_Process(void)
{
 800bbe8:	b580      	push	{r7, lr}
 800bbea:	af00      	add	r7, sp, #0
  /* USB Host Background task */
  USBH_Process(&hUsbHostFS);
 800bbec:	4802      	ldr	r0, [pc, #8]	@ (800bbf8 <MX_USB_HOST_Process+0x10>)
 800bbee:	f7fe fc33 	bl	800a458 <USBH_Process>
}
 800bbf2:	bf00      	nop
 800bbf4:	bd80      	pop	{r7, pc}
 800bbf6:	bf00      	nop
 800bbf8:	20000310 	.word	0x20000310

0800bbfc <USBH_UserProcess>:
/*
 * user callback definition
 */
static void USBH_UserProcess  (USBH_HandleTypeDef *phost, uint8_t id)
{
 800bbfc:	b480      	push	{r7}
 800bbfe:	b083      	sub	sp, #12
 800bc00:	af00      	add	r7, sp, #0
 800bc02:	6078      	str	r0, [r7, #4]
 800bc04:	460b      	mov	r3, r1
 800bc06:	70fb      	strb	r3, [r7, #3]
  /* USER CODE BEGIN CALL_BACK_1 */
  switch(id)
 800bc08:	78fb      	ldrb	r3, [r7, #3]
 800bc0a:	3b01      	subs	r3, #1
 800bc0c:	2b04      	cmp	r3, #4
 800bc0e:	d819      	bhi.n	800bc44 <USBH_UserProcess+0x48>
 800bc10:	a201      	add	r2, pc, #4	@ (adr r2, 800bc18 <USBH_UserProcess+0x1c>)
 800bc12:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800bc16:	bf00      	nop
 800bc18:	0800bc45 	.word	0x0800bc45
 800bc1c:	0800bc35 	.word	0x0800bc35
 800bc20:	0800bc45 	.word	0x0800bc45
 800bc24:	0800bc3d 	.word	0x0800bc3d
 800bc28:	0800bc2d 	.word	0x0800bc2d
  {
  case HOST_USER_SELECT_CONFIGURATION:
  break;

  case HOST_USER_DISCONNECTION:
  Appli_state = APPLICATION_DISCONNECT;
 800bc2c:	4b09      	ldr	r3, [pc, #36]	@ (800bc54 <USBH_UserProcess+0x58>)
 800bc2e:	2203      	movs	r2, #3
 800bc30:	701a      	strb	r2, [r3, #0]
  break;
 800bc32:	e008      	b.n	800bc46 <USBH_UserProcess+0x4a>

  case HOST_USER_CLASS_ACTIVE:
  Appli_state = APPLICATION_READY;
 800bc34:	4b07      	ldr	r3, [pc, #28]	@ (800bc54 <USBH_UserProcess+0x58>)
 800bc36:	2202      	movs	r2, #2
 800bc38:	701a      	strb	r2, [r3, #0]
  break;
 800bc3a:	e004      	b.n	800bc46 <USBH_UserProcess+0x4a>

  case HOST_USER_CONNECTION:
  Appli_state = APPLICATION_START;
 800bc3c:	4b05      	ldr	r3, [pc, #20]	@ (800bc54 <USBH_UserProcess+0x58>)
 800bc3e:	2201      	movs	r2, #1
 800bc40:	701a      	strb	r2, [r3, #0]
  break;
 800bc42:	e000      	b.n	800bc46 <USBH_UserProcess+0x4a>

  default:
  break;
 800bc44:	bf00      	nop
  }
  /* USER CODE END CALL_BACK_1 */
}
 800bc46:	bf00      	nop
 800bc48:	370c      	adds	r7, #12
 800bc4a:	46bd      	mov	sp, r7
 800bc4c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bc50:	4770      	bx	lr
 800bc52:	bf00      	nop
 800bc54:	200006e8 	.word	0x200006e8

0800bc58 <HAL_HCD_MspInit>:
                       LL Driver Callbacks (HCD -> USB Host Library)
*******************************************************************************/
/* MSP Init */

void HAL_HCD_MspInit(HCD_HandleTypeDef* hcdHandle)
{
 800bc58:	b580      	push	{r7, lr}
 800bc5a:	b08a      	sub	sp, #40	@ 0x28
 800bc5c:	af00      	add	r7, sp, #0
 800bc5e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800bc60:	f107 0314 	add.w	r3, r7, #20
 800bc64:	2200      	movs	r2, #0
 800bc66:	601a      	str	r2, [r3, #0]
 800bc68:	605a      	str	r2, [r3, #4]
 800bc6a:	609a      	str	r2, [r3, #8]
 800bc6c:	60da      	str	r2, [r3, #12]
 800bc6e:	611a      	str	r2, [r3, #16]
  if(hcdHandle->Instance==USB_OTG_FS)
 800bc70:	687b      	ldr	r3, [r7, #4]
 800bc72:	681b      	ldr	r3, [r3, #0]
 800bc74:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 800bc78:	d147      	bne.n	800bd0a <HAL_HCD_MspInit+0xb2>
  {
  /* USER CODE BEGIN USB_OTG_FS_MspInit 0 */

  /* USER CODE END USB_OTG_FS_MspInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800bc7a:	2300      	movs	r3, #0
 800bc7c:	613b      	str	r3, [r7, #16]
 800bc7e:	4b25      	ldr	r3, [pc, #148]	@ (800bd14 <HAL_HCD_MspInit+0xbc>)
 800bc80:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800bc82:	4a24      	ldr	r2, [pc, #144]	@ (800bd14 <HAL_HCD_MspInit+0xbc>)
 800bc84:	f043 0301 	orr.w	r3, r3, #1
 800bc88:	6313      	str	r3, [r2, #48]	@ 0x30
 800bc8a:	4b22      	ldr	r3, [pc, #136]	@ (800bd14 <HAL_HCD_MspInit+0xbc>)
 800bc8c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800bc8e:	f003 0301 	and.w	r3, r3, #1
 800bc92:	613b      	str	r3, [r7, #16]
 800bc94:	693b      	ldr	r3, [r7, #16]
    PA9     ------> USB_OTG_FS_VBUS
    PA10     ------> USB_OTG_FS_ID
    PA11     ------> USB_OTG_FS_DM
    PA12     ------> USB_OTG_FS_DP
    */
    GPIO_InitStruct.Pin = VBUS_FS_Pin;
 800bc96:	f44f 7300 	mov.w	r3, #512	@ 0x200
 800bc9a:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800bc9c:	2300      	movs	r3, #0
 800bc9e:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800bca0:	2300      	movs	r3, #0
 800bca2:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(VBUS_FS_GPIO_Port, &GPIO_InitStruct);
 800bca4:	f107 0314 	add.w	r3, r7, #20
 800bca8:	4619      	mov	r1, r3
 800bcaa:	481b      	ldr	r0, [pc, #108]	@ (800bd18 <HAL_HCD_MspInit+0xc0>)
 800bcac:	f7f6 ffe8 	bl	8002c80 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = OTG_FS_ID_Pin|OTG_FS_DM_Pin|OTG_FS_DP_Pin;
 800bcb0:	f44f 53e0 	mov.w	r3, #7168	@ 0x1c00
 800bcb4:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800bcb6:	2302      	movs	r3, #2
 800bcb8:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800bcba:	2300      	movs	r3, #0
 800bcbc:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800bcbe:	2300      	movs	r3, #0
 800bcc0:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF10_OTG_FS;
 800bcc2:	230a      	movs	r3, #10
 800bcc4:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800bcc6:	f107 0314 	add.w	r3, r7, #20
 800bcca:	4619      	mov	r1, r3
 800bccc:	4812      	ldr	r0, [pc, #72]	@ (800bd18 <HAL_HCD_MspInit+0xc0>)
 800bcce:	f7f6 ffd7 	bl	8002c80 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_USB_OTG_FS_CLK_ENABLE();
 800bcd2:	4b10      	ldr	r3, [pc, #64]	@ (800bd14 <HAL_HCD_MspInit+0xbc>)
 800bcd4:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800bcd6:	4a0f      	ldr	r2, [pc, #60]	@ (800bd14 <HAL_HCD_MspInit+0xbc>)
 800bcd8:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800bcdc:	6353      	str	r3, [r2, #52]	@ 0x34
 800bcde:	2300      	movs	r3, #0
 800bce0:	60fb      	str	r3, [r7, #12]
 800bce2:	4b0c      	ldr	r3, [pc, #48]	@ (800bd14 <HAL_HCD_MspInit+0xbc>)
 800bce4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800bce6:	4a0b      	ldr	r2, [pc, #44]	@ (800bd14 <HAL_HCD_MspInit+0xbc>)
 800bce8:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 800bcec:	6453      	str	r3, [r2, #68]	@ 0x44
 800bcee:	4b09      	ldr	r3, [pc, #36]	@ (800bd14 <HAL_HCD_MspInit+0xbc>)
 800bcf0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800bcf2:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800bcf6:	60fb      	str	r3, [r7, #12]
 800bcf8:	68fb      	ldr	r3, [r7, #12]

    /* Peripheral interrupt init */
    HAL_NVIC_SetPriority(OTG_FS_IRQn, 0, 0);
 800bcfa:	2200      	movs	r2, #0
 800bcfc:	2100      	movs	r1, #0
 800bcfe:	2043      	movs	r0, #67	@ 0x43
 800bd00:	f7f6 ff87 	bl	8002c12 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(OTG_FS_IRQn);
 800bd04:	2043      	movs	r0, #67	@ 0x43
 800bd06:	f7f6 ffa0 	bl	8002c4a <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USB_OTG_FS_MspInit 1 */

  /* USER CODE END USB_OTG_FS_MspInit 1 */
  }
}
 800bd0a:	bf00      	nop
 800bd0c:	3728      	adds	r7, #40	@ 0x28
 800bd0e:	46bd      	mov	sp, r7
 800bd10:	bd80      	pop	{r7, pc}
 800bd12:	bf00      	nop
 800bd14:	40023800 	.word	0x40023800
 800bd18:	40020000 	.word	0x40020000

0800bd1c <HAL_HCD_SOF_Callback>:
  * @brief  SOF callback.
  * @param  hhcd: HCD handle
  * @retval None
  */
void HAL_HCD_SOF_Callback(HCD_HandleTypeDef *hhcd)
{
 800bd1c:	b580      	push	{r7, lr}
 800bd1e:	b082      	sub	sp, #8
 800bd20:	af00      	add	r7, sp, #0
 800bd22:	6078      	str	r0, [r7, #4]
  USBH_LL_IncTimer(hhcd->pData);
 800bd24:	687b      	ldr	r3, [r7, #4]
 800bd26:	f8d3 33dc 	ldr.w	r3, [r3, #988]	@ 0x3dc
 800bd2a:	4618      	mov	r0, r3
 800bd2c:	f7fe ff6d 	bl	800ac0a <USBH_LL_IncTimer>
}
 800bd30:	bf00      	nop
 800bd32:	3708      	adds	r7, #8
 800bd34:	46bd      	mov	sp, r7
 800bd36:	bd80      	pop	{r7, pc}

0800bd38 <HAL_HCD_Connect_Callback>:
  * @brief  SOF callback.
  * @param  hhcd: HCD handle
  * @retval None
  */
void HAL_HCD_Connect_Callback(HCD_HandleTypeDef *hhcd)
{
 800bd38:	b580      	push	{r7, lr}
 800bd3a:	b082      	sub	sp, #8
 800bd3c:	af00      	add	r7, sp, #0
 800bd3e:	6078      	str	r0, [r7, #4]
  USBH_LL_Connect(hhcd->pData);
 800bd40:	687b      	ldr	r3, [r7, #4]
 800bd42:	f8d3 33dc 	ldr.w	r3, [r3, #988]	@ 0x3dc
 800bd46:	4618      	mov	r0, r3
 800bd48:	f7fe ffa9 	bl	800ac9e <USBH_LL_Connect>
}
 800bd4c:	bf00      	nop
 800bd4e:	3708      	adds	r7, #8
 800bd50:	46bd      	mov	sp, r7
 800bd52:	bd80      	pop	{r7, pc}

0800bd54 <HAL_HCD_Disconnect_Callback>:
  * @brief  SOF callback.
  * @param  hhcd: HCD handle
  * @retval None
  */
void HAL_HCD_Disconnect_Callback(HCD_HandleTypeDef *hhcd)
{
 800bd54:	b580      	push	{r7, lr}
 800bd56:	b082      	sub	sp, #8
 800bd58:	af00      	add	r7, sp, #0
 800bd5a:	6078      	str	r0, [r7, #4]
  USBH_LL_Disconnect(hhcd->pData);
 800bd5c:	687b      	ldr	r3, [r7, #4]
 800bd5e:	f8d3 33dc 	ldr.w	r3, [r3, #988]	@ 0x3dc
 800bd62:	4618      	mov	r0, r3
 800bd64:	f7fe ffb2 	bl	800accc <USBH_LL_Disconnect>
}
 800bd68:	bf00      	nop
 800bd6a:	3708      	adds	r7, #8
 800bd6c:	46bd      	mov	sp, r7
 800bd6e:	bd80      	pop	{r7, pc}

0800bd70 <HAL_HCD_HC_NotifyURBChange_Callback>:
  * @param  chnum: channel number
  * @param  urb_state: state
  * @retval None
  */
void HAL_HCD_HC_NotifyURBChange_Callback(HCD_HandleTypeDef *hhcd, uint8_t chnum, HCD_URBStateTypeDef urb_state)
{
 800bd70:	b480      	push	{r7}
 800bd72:	b083      	sub	sp, #12
 800bd74:	af00      	add	r7, sp, #0
 800bd76:	6078      	str	r0, [r7, #4]
 800bd78:	460b      	mov	r3, r1
 800bd7a:	70fb      	strb	r3, [r7, #3]
 800bd7c:	4613      	mov	r3, r2
 800bd7e:	70bb      	strb	r3, [r7, #2]
  /* To be used with OS to sync URB state with the global state machine */
#if (USBH_USE_OS == 1)
  USBH_LL_NotifyURBChange(hhcd->pData);
#endif
}
 800bd80:	bf00      	nop
 800bd82:	370c      	adds	r7, #12
 800bd84:	46bd      	mov	sp, r7
 800bd86:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bd8a:	4770      	bx	lr

0800bd8c <HAL_HCD_PortEnabled_Callback>:
* @brief  Port Port Enabled callback.
  * @param  hhcd: HCD handle
  * @retval None
  */
void HAL_HCD_PortEnabled_Callback(HCD_HandleTypeDef *hhcd)
{
 800bd8c:	b580      	push	{r7, lr}
 800bd8e:	b082      	sub	sp, #8
 800bd90:	af00      	add	r7, sp, #0
 800bd92:	6078      	str	r0, [r7, #4]
  USBH_LL_PortEnabled(hhcd->pData);
 800bd94:	687b      	ldr	r3, [r7, #4]
 800bd96:	f8d3 33dc 	ldr.w	r3, [r3, #988]	@ 0x3dc
 800bd9a:	4618      	mov	r0, r3
 800bd9c:	f7fe ff5f 	bl	800ac5e <USBH_LL_PortEnabled>
}
 800bda0:	bf00      	nop
 800bda2:	3708      	adds	r7, #8
 800bda4:	46bd      	mov	sp, r7
 800bda6:	bd80      	pop	{r7, pc}

0800bda8 <HAL_HCD_PortDisabled_Callback>:
  * @brief  Port Port Disabled callback.
  * @param  hhcd: HCD handle
  * @retval None
  */
void HAL_HCD_PortDisabled_Callback(HCD_HandleTypeDef *hhcd)
{
 800bda8:	b580      	push	{r7, lr}
 800bdaa:	b082      	sub	sp, #8
 800bdac:	af00      	add	r7, sp, #0
 800bdae:	6078      	str	r0, [r7, #4]
  USBH_LL_PortDisabled(hhcd->pData);
 800bdb0:	687b      	ldr	r3, [r7, #4]
 800bdb2:	f8d3 33dc 	ldr.w	r3, [r3, #988]	@ 0x3dc
 800bdb6:	4618      	mov	r0, r3
 800bdb8:	f7fe ff5f 	bl	800ac7a <USBH_LL_PortDisabled>
}
 800bdbc:	bf00      	nop
 800bdbe:	3708      	adds	r7, #8
 800bdc0:	46bd      	mov	sp, r7
 800bdc2:	bd80      	pop	{r7, pc}

0800bdc4 <USBH_LL_Init>:
  * @brief  Initialize the low level portion of the host driver.
  * @param  phost: Host handle
  * @retval USBH status
  */
USBH_StatusTypeDef USBH_LL_Init(USBH_HandleTypeDef *phost)
{
 800bdc4:	b580      	push	{r7, lr}
 800bdc6:	b082      	sub	sp, #8
 800bdc8:	af00      	add	r7, sp, #0
 800bdca:	6078      	str	r0, [r7, #4]
  /* Init USB_IP */
  if (phost->id == HOST_FS) {
 800bdcc:	687b      	ldr	r3, [r7, #4]
 800bdce:	f893 33cc 	ldrb.w	r3, [r3, #972]	@ 0x3cc
 800bdd2:	2b01      	cmp	r3, #1
 800bdd4:	d12a      	bne.n	800be2c <USBH_LL_Init+0x68>
  /* Link the driver to the stack. */
  hhcd_USB_OTG_FS.pData = phost;
 800bdd6:	4a18      	ldr	r2, [pc, #96]	@ (800be38 <USBH_LL_Init+0x74>)
 800bdd8:	687b      	ldr	r3, [r7, #4]
 800bdda:	f8c2 33dc 	str.w	r3, [r2, #988]	@ 0x3dc
  phost->pData = &hhcd_USB_OTG_FS;
 800bdde:	687b      	ldr	r3, [r7, #4]
 800bde0:	4a15      	ldr	r2, [pc, #84]	@ (800be38 <USBH_LL_Init+0x74>)
 800bde2:	f8c3 23d0 	str.w	r2, [r3, #976]	@ 0x3d0

  hhcd_USB_OTG_FS.Instance = USB_OTG_FS;
 800bde6:	4b14      	ldr	r3, [pc, #80]	@ (800be38 <USBH_LL_Init+0x74>)
 800bde8:	f04f 42a0 	mov.w	r2, #1342177280	@ 0x50000000
 800bdec:	601a      	str	r2, [r3, #0]
  hhcd_USB_OTG_FS.Init.Host_channels = 8;
 800bdee:	4b12      	ldr	r3, [pc, #72]	@ (800be38 <USBH_LL_Init+0x74>)
 800bdf0:	2208      	movs	r2, #8
 800bdf2:	715a      	strb	r2, [r3, #5]
  hhcd_USB_OTG_FS.Init.speed = HCD_SPEED_FULL;
 800bdf4:	4b10      	ldr	r3, [pc, #64]	@ (800be38 <USBH_LL_Init+0x74>)
 800bdf6:	2201      	movs	r2, #1
 800bdf8:	71da      	strb	r2, [r3, #7]
  hhcd_USB_OTG_FS.Init.dma_enable = DISABLE;
 800bdfa:	4b0f      	ldr	r3, [pc, #60]	@ (800be38 <USBH_LL_Init+0x74>)
 800bdfc:	2200      	movs	r2, #0
 800bdfe:	719a      	strb	r2, [r3, #6]
  hhcd_USB_OTG_FS.Init.phy_itface = HCD_PHY_EMBEDDED;
 800be00:	4b0d      	ldr	r3, [pc, #52]	@ (800be38 <USBH_LL_Init+0x74>)
 800be02:	2202      	movs	r2, #2
 800be04:	725a      	strb	r2, [r3, #9]
  hhcd_USB_OTG_FS.Init.Sof_enable = DISABLE;
 800be06:	4b0c      	ldr	r3, [pc, #48]	@ (800be38 <USBH_LL_Init+0x74>)
 800be08:	2200      	movs	r2, #0
 800be0a:	729a      	strb	r2, [r3, #10]
  if (HAL_HCD_Init(&hhcd_USB_OTG_FS) != HAL_OK)
 800be0c:	480a      	ldr	r0, [pc, #40]	@ (800be38 <USBH_LL_Init+0x74>)
 800be0e:	f7f7 f8ec 	bl	8002fea <HAL_HCD_Init>
 800be12:	4603      	mov	r3, r0
 800be14:	2b00      	cmp	r3, #0
 800be16:	d001      	beq.n	800be1c <USBH_LL_Init+0x58>
  {
    Error_Handler( );
 800be18:	f7f6 fa10 	bl	800223c <Error_Handler>
  }

  USBH_LL_SetTimer(phost, HAL_HCD_GetCurrentFrame(&hhcd_USB_OTG_FS));
 800be1c:	4806      	ldr	r0, [pc, #24]	@ (800be38 <USBH_LL_Init+0x74>)
 800be1e:	f7f7 fd29 	bl	8003874 <HAL_HCD_GetCurrentFrame>
 800be22:	4603      	mov	r3, r0
 800be24:	4619      	mov	r1, r3
 800be26:	6878      	ldr	r0, [r7, #4]
 800be28:	f7fe fee0 	bl	800abec <USBH_LL_SetTimer>
  }
  return USBH_OK;
 800be2c:	2300      	movs	r3, #0
}
 800be2e:	4618      	mov	r0, r3
 800be30:	3708      	adds	r7, #8
 800be32:	46bd      	mov	sp, r7
 800be34:	bd80      	pop	{r7, pc}
 800be36:	bf00      	nop
 800be38:	200006ec 	.word	0x200006ec

0800be3c <USBH_LL_Start>:
  * @brief  Start the low level portion of the host driver.
  * @param  phost: Host handle
  * @retval USBH status
  */
USBH_StatusTypeDef USBH_LL_Start(USBH_HandleTypeDef *phost)
{
 800be3c:	b580      	push	{r7, lr}
 800be3e:	b084      	sub	sp, #16
 800be40:	af00      	add	r7, sp, #0
 800be42:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800be44:	2300      	movs	r3, #0
 800be46:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef usb_status = USBH_OK;
 800be48:	2300      	movs	r3, #0
 800be4a:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_HCD_Start(phost->pData);
 800be4c:	687b      	ldr	r3, [r7, #4]
 800be4e:	f8d3 33d0 	ldr.w	r3, [r3, #976]	@ 0x3d0
 800be52:	4618      	mov	r0, r3
 800be54:	f7f7 fc96 	bl	8003784 <HAL_HCD_Start>
 800be58:	4603      	mov	r3, r0
 800be5a:	73fb      	strb	r3, [r7, #15]

  usb_status = USBH_Get_USB_Status(hal_status);
 800be5c:	7bfb      	ldrb	r3, [r7, #15]
 800be5e:	4618      	mov	r0, r3
 800be60:	f000 f94c 	bl	800c0fc <USBH_Get_USB_Status>
 800be64:	4603      	mov	r3, r0
 800be66:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800be68:	7bbb      	ldrb	r3, [r7, #14]
}
 800be6a:	4618      	mov	r0, r3
 800be6c:	3710      	adds	r7, #16
 800be6e:	46bd      	mov	sp, r7
 800be70:	bd80      	pop	{r7, pc}

0800be72 <USBH_LL_Stop>:
  * @brief  Stop the low level portion of the host driver.
  * @param  phost: Host handle
  * @retval USBH status
  */
USBH_StatusTypeDef USBH_LL_Stop(USBH_HandleTypeDef *phost)
{
 800be72:	b580      	push	{r7, lr}
 800be74:	b084      	sub	sp, #16
 800be76:	af00      	add	r7, sp, #0
 800be78:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800be7a:	2300      	movs	r3, #0
 800be7c:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef usb_status = USBH_OK;
 800be7e:	2300      	movs	r3, #0
 800be80:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_HCD_Stop(phost->pData);
 800be82:	687b      	ldr	r3, [r7, #4]
 800be84:	f8d3 33d0 	ldr.w	r3, [r3, #976]	@ 0x3d0
 800be88:	4618      	mov	r0, r3
 800be8a:	f7f7 fc9e 	bl	80037ca <HAL_HCD_Stop>
 800be8e:	4603      	mov	r3, r0
 800be90:	73fb      	strb	r3, [r7, #15]

  usb_status = USBH_Get_USB_Status(hal_status);
 800be92:	7bfb      	ldrb	r3, [r7, #15]
 800be94:	4618      	mov	r0, r3
 800be96:	f000 f931 	bl	800c0fc <USBH_Get_USB_Status>
 800be9a:	4603      	mov	r3, r0
 800be9c:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800be9e:	7bbb      	ldrb	r3, [r7, #14]
}
 800bea0:	4618      	mov	r0, r3
 800bea2:	3710      	adds	r7, #16
 800bea4:	46bd      	mov	sp, r7
 800bea6:	bd80      	pop	{r7, pc}

0800bea8 <USBH_LL_GetSpeed>:
  * @brief  Return the USB host speed from the low level driver.
  * @param  phost: Host handle
  * @retval USBH speeds
  */
USBH_SpeedTypeDef USBH_LL_GetSpeed(USBH_HandleTypeDef *phost)
{
 800bea8:	b580      	push	{r7, lr}
 800beaa:	b084      	sub	sp, #16
 800beac:	af00      	add	r7, sp, #0
 800beae:	6078      	str	r0, [r7, #4]
  USBH_SpeedTypeDef speed = USBH_SPEED_FULL;
 800beb0:	2301      	movs	r3, #1
 800beb2:	73fb      	strb	r3, [r7, #15]

  switch (HAL_HCD_GetCurrentSpeed(phost->pData))
 800beb4:	687b      	ldr	r3, [r7, #4]
 800beb6:	f8d3 33d0 	ldr.w	r3, [r3, #976]	@ 0x3d0
 800beba:	4618      	mov	r0, r3
 800bebc:	f7f7 fce8 	bl	8003890 <HAL_HCD_GetCurrentSpeed>
 800bec0:	4603      	mov	r3, r0
 800bec2:	2b02      	cmp	r3, #2
 800bec4:	d00c      	beq.n	800bee0 <USBH_LL_GetSpeed+0x38>
 800bec6:	2b02      	cmp	r3, #2
 800bec8:	d80d      	bhi.n	800bee6 <USBH_LL_GetSpeed+0x3e>
 800beca:	2b00      	cmp	r3, #0
 800becc:	d002      	beq.n	800bed4 <USBH_LL_GetSpeed+0x2c>
 800bece:	2b01      	cmp	r3, #1
 800bed0:	d003      	beq.n	800beda <USBH_LL_GetSpeed+0x32>
 800bed2:	e008      	b.n	800bee6 <USBH_LL_GetSpeed+0x3e>
  {
  case 0 :
    speed = USBH_SPEED_HIGH;
 800bed4:	2300      	movs	r3, #0
 800bed6:	73fb      	strb	r3, [r7, #15]
    break;
 800bed8:	e008      	b.n	800beec <USBH_LL_GetSpeed+0x44>

  case 1 :
    speed = USBH_SPEED_FULL;
 800beda:	2301      	movs	r3, #1
 800bedc:	73fb      	strb	r3, [r7, #15]
    break;
 800bede:	e005      	b.n	800beec <USBH_LL_GetSpeed+0x44>

  case 2 :
    speed = USBH_SPEED_LOW;
 800bee0:	2302      	movs	r3, #2
 800bee2:	73fb      	strb	r3, [r7, #15]
    break;
 800bee4:	e002      	b.n	800beec <USBH_LL_GetSpeed+0x44>

  default:
   speed = USBH_SPEED_FULL;
 800bee6:	2301      	movs	r3, #1
 800bee8:	73fb      	strb	r3, [r7, #15]
    break;
 800beea:	bf00      	nop
  }
  return  speed;
 800beec:	7bfb      	ldrb	r3, [r7, #15]
}
 800beee:	4618      	mov	r0, r3
 800bef0:	3710      	adds	r7, #16
 800bef2:	46bd      	mov	sp, r7
 800bef4:	bd80      	pop	{r7, pc}

0800bef6 <USBH_LL_ResetPort>:
  * @brief  Reset the Host port of the low level driver.
  * @param  phost: Host handle
  * @retval USBH status
  */
USBH_StatusTypeDef USBH_LL_ResetPort(USBH_HandleTypeDef *phost)
{
 800bef6:	b580      	push	{r7, lr}
 800bef8:	b084      	sub	sp, #16
 800befa:	af00      	add	r7, sp, #0
 800befc:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800befe:	2300      	movs	r3, #0
 800bf00:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef usb_status = USBH_OK;
 800bf02:	2300      	movs	r3, #0
 800bf04:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_HCD_ResetPort(phost->pData);
 800bf06:	687b      	ldr	r3, [r7, #4]
 800bf08:	f8d3 33d0 	ldr.w	r3, [r3, #976]	@ 0x3d0
 800bf0c:	4618      	mov	r0, r3
 800bf0e:	f7f7 fc79 	bl	8003804 <HAL_HCD_ResetPort>
 800bf12:	4603      	mov	r3, r0
 800bf14:	73fb      	strb	r3, [r7, #15]

  usb_status = USBH_Get_USB_Status(hal_status);
 800bf16:	7bfb      	ldrb	r3, [r7, #15]
 800bf18:	4618      	mov	r0, r3
 800bf1a:	f000 f8ef 	bl	800c0fc <USBH_Get_USB_Status>
 800bf1e:	4603      	mov	r3, r0
 800bf20:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800bf22:	7bbb      	ldrb	r3, [r7, #14]
}
 800bf24:	4618      	mov	r0, r3
 800bf26:	3710      	adds	r7, #16
 800bf28:	46bd      	mov	sp, r7
 800bf2a:	bd80      	pop	{r7, pc}

0800bf2c <USBH_LL_GetLastXferSize>:
  * @param  phost: Host handle
  * @param  pipe: Pipe index
  * @retval Packet size
  */
uint32_t USBH_LL_GetLastXferSize(USBH_HandleTypeDef *phost, uint8_t pipe)
{
 800bf2c:	b580      	push	{r7, lr}
 800bf2e:	b082      	sub	sp, #8
 800bf30:	af00      	add	r7, sp, #0
 800bf32:	6078      	str	r0, [r7, #4]
 800bf34:	460b      	mov	r3, r1
 800bf36:	70fb      	strb	r3, [r7, #3]
  return HAL_HCD_HC_GetXferCount(phost->pData, pipe);
 800bf38:	687b      	ldr	r3, [r7, #4]
 800bf3a:	f8d3 33d0 	ldr.w	r3, [r3, #976]	@ 0x3d0
 800bf3e:	78fa      	ldrb	r2, [r7, #3]
 800bf40:	4611      	mov	r1, r2
 800bf42:	4618      	mov	r0, r3
 800bf44:	f7f7 fc81 	bl	800384a <HAL_HCD_HC_GetXferCount>
 800bf48:	4603      	mov	r3, r0
}
 800bf4a:	4618      	mov	r0, r3
 800bf4c:	3708      	adds	r7, #8
 800bf4e:	46bd      	mov	sp, r7
 800bf50:	bd80      	pop	{r7, pc}

0800bf52 <USBH_LL_OpenPipe>:
                                    uint8_t epnum,
                                    uint8_t dev_address,
                                    uint8_t speed,
                                    uint8_t ep_type,
                                    uint16_t mps)
{
 800bf52:	b590      	push	{r4, r7, lr}
 800bf54:	b089      	sub	sp, #36	@ 0x24
 800bf56:	af04      	add	r7, sp, #16
 800bf58:	6078      	str	r0, [r7, #4]
 800bf5a:	4608      	mov	r0, r1
 800bf5c:	4611      	mov	r1, r2
 800bf5e:	461a      	mov	r2, r3
 800bf60:	4603      	mov	r3, r0
 800bf62:	70fb      	strb	r3, [r7, #3]
 800bf64:	460b      	mov	r3, r1
 800bf66:	70bb      	strb	r3, [r7, #2]
 800bf68:	4613      	mov	r3, r2
 800bf6a:	707b      	strb	r3, [r7, #1]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800bf6c:	2300      	movs	r3, #0
 800bf6e:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef usb_status = USBH_OK;
 800bf70:	2300      	movs	r3, #0
 800bf72:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_HCD_HC_Init(phost->pData, pipe, epnum,
 800bf74:	687b      	ldr	r3, [r7, #4]
 800bf76:	f8d3 03d0 	ldr.w	r0, [r3, #976]	@ 0x3d0
 800bf7a:	787c      	ldrb	r4, [r7, #1]
 800bf7c:	78ba      	ldrb	r2, [r7, #2]
 800bf7e:	78f9      	ldrb	r1, [r7, #3]
 800bf80:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 800bf82:	9302      	str	r3, [sp, #8]
 800bf84:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 800bf88:	9301      	str	r3, [sp, #4]
 800bf8a:	f897 3020 	ldrb.w	r3, [r7, #32]
 800bf8e:	9300      	str	r3, [sp, #0]
 800bf90:	4623      	mov	r3, r4
 800bf92:	f7f7 f891 	bl	80030b8 <HAL_HCD_HC_Init>
 800bf96:	4603      	mov	r3, r0
 800bf98:	73fb      	strb	r3, [r7, #15]
                               dev_address, speed, ep_type, mps);

  usb_status = USBH_Get_USB_Status(hal_status);
 800bf9a:	7bfb      	ldrb	r3, [r7, #15]
 800bf9c:	4618      	mov	r0, r3
 800bf9e:	f000 f8ad 	bl	800c0fc <USBH_Get_USB_Status>
 800bfa2:	4603      	mov	r3, r0
 800bfa4:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800bfa6:	7bbb      	ldrb	r3, [r7, #14]
}
 800bfa8:	4618      	mov	r0, r3
 800bfaa:	3714      	adds	r7, #20
 800bfac:	46bd      	mov	sp, r7
 800bfae:	bd90      	pop	{r4, r7, pc}

0800bfb0 <USBH_LL_ClosePipe>:
  * @param  phost: Host handle
  * @param  pipe: Pipe index
  * @retval USBH status
  */
USBH_StatusTypeDef USBH_LL_ClosePipe(USBH_HandleTypeDef *phost, uint8_t pipe)
{
 800bfb0:	b480      	push	{r7}
 800bfb2:	b083      	sub	sp, #12
 800bfb4:	af00      	add	r7, sp, #0
 800bfb6:	6078      	str	r0, [r7, #4]
 800bfb8:	460b      	mov	r3, r1
 800bfba:	70fb      	strb	r3, [r7, #3]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(phost);
  UNUSED(pipe);

  return USBH_OK;
 800bfbc:	2300      	movs	r3, #0
}
 800bfbe:	4618      	mov	r0, r3
 800bfc0:	370c      	adds	r7, #12
 800bfc2:	46bd      	mov	sp, r7
 800bfc4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bfc8:	4770      	bx	lr

0800bfca <USBH_LL_SubmitURB>:
  * @retval Status
  */
USBH_StatusTypeDef USBH_LL_SubmitURB(USBH_HandleTypeDef *phost, uint8_t pipe, uint8_t direction,
                                     uint8_t ep_type, uint8_t token, uint8_t *pbuff, uint16_t length,
                                     uint8_t do_ping)
{
 800bfca:	b590      	push	{r4, r7, lr}
 800bfcc:	b089      	sub	sp, #36	@ 0x24
 800bfce:	af04      	add	r7, sp, #16
 800bfd0:	6078      	str	r0, [r7, #4]
 800bfd2:	4608      	mov	r0, r1
 800bfd4:	4611      	mov	r1, r2
 800bfd6:	461a      	mov	r2, r3
 800bfd8:	4603      	mov	r3, r0
 800bfda:	70fb      	strb	r3, [r7, #3]
 800bfdc:	460b      	mov	r3, r1
 800bfde:	70bb      	strb	r3, [r7, #2]
 800bfe0:	4613      	mov	r3, r2
 800bfe2:	707b      	strb	r3, [r7, #1]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800bfe4:	2300      	movs	r3, #0
 800bfe6:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef usb_status = USBH_OK;
 800bfe8:	2300      	movs	r3, #0
 800bfea:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_HCD_HC_SubmitRequest(phost->pData, pipe, direction ,
 800bfec:	687b      	ldr	r3, [r7, #4]
 800bfee:	f8d3 03d0 	ldr.w	r0, [r3, #976]	@ 0x3d0
 800bff2:	787c      	ldrb	r4, [r7, #1]
 800bff4:	78ba      	ldrb	r2, [r7, #2]
 800bff6:	78f9      	ldrb	r1, [r7, #3]
 800bff8:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 800bffc:	9303      	str	r3, [sp, #12]
 800bffe:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 800c000:	9302      	str	r3, [sp, #8]
 800c002:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c004:	9301      	str	r3, [sp, #4]
 800c006:	f897 3020 	ldrb.w	r3, [r7, #32]
 800c00a:	9300      	str	r3, [sp, #0]
 800c00c:	4623      	mov	r3, r4
 800c00e:	f7f7 f90b 	bl	8003228 <HAL_HCD_HC_SubmitRequest>
 800c012:	4603      	mov	r3, r0
 800c014:	73fb      	strb	r3, [r7, #15]
                                        ep_type, token, pbuff, length,
                                        do_ping);
  usb_status =  USBH_Get_USB_Status(hal_status);
 800c016:	7bfb      	ldrb	r3, [r7, #15]
 800c018:	4618      	mov	r0, r3
 800c01a:	f000 f86f 	bl	800c0fc <USBH_Get_USB_Status>
 800c01e:	4603      	mov	r3, r0
 800c020:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800c022:	7bbb      	ldrb	r3, [r7, #14]
}
 800c024:	4618      	mov	r0, r3
 800c026:	3714      	adds	r7, #20
 800c028:	46bd      	mov	sp, r7
 800c02a:	bd90      	pop	{r4, r7, pc}

0800c02c <USBH_LL_GetURBState>:
  *            @arg URB_NYET
  *            @arg URB_ERROR
  *            @arg URB_STALL
  */
USBH_URBStateTypeDef USBH_LL_GetURBState(USBH_HandleTypeDef *phost, uint8_t pipe)
{
 800c02c:	b580      	push	{r7, lr}
 800c02e:	b082      	sub	sp, #8
 800c030:	af00      	add	r7, sp, #0
 800c032:	6078      	str	r0, [r7, #4]
 800c034:	460b      	mov	r3, r1
 800c036:	70fb      	strb	r3, [r7, #3]
  return (USBH_URBStateTypeDef)HAL_HCD_HC_GetURBState (phost->pData, pipe);
 800c038:	687b      	ldr	r3, [r7, #4]
 800c03a:	f8d3 33d0 	ldr.w	r3, [r3, #976]	@ 0x3d0
 800c03e:	78fa      	ldrb	r2, [r7, #3]
 800c040:	4611      	mov	r1, r2
 800c042:	4618      	mov	r0, r3
 800c044:	f7f7 fbec 	bl	8003820 <HAL_HCD_HC_GetURBState>
 800c048:	4603      	mov	r3, r0
}
 800c04a:	4618      	mov	r0, r3
 800c04c:	3708      	adds	r7, #8
 800c04e:	46bd      	mov	sp, r7
 800c050:	bd80      	pop	{r7, pc}

0800c052 <USBH_LL_DriverVBUS>:
  *           0 : VBUS Inactive
  *           1 : VBUS Active
  * @retval Status
  */
USBH_StatusTypeDef USBH_LL_DriverVBUS(USBH_HandleTypeDef *phost, uint8_t state)
{
 800c052:	b580      	push	{r7, lr}
 800c054:	b082      	sub	sp, #8
 800c056:	af00      	add	r7, sp, #0
 800c058:	6078      	str	r0, [r7, #4]
 800c05a:	460b      	mov	r3, r1
 800c05c:	70fb      	strb	r3, [r7, #3]
  if (phost->id == HOST_FS) {
 800c05e:	687b      	ldr	r3, [r7, #4]
 800c060:	f893 33cc 	ldrb.w	r3, [r3, #972]	@ 0x3cc
 800c064:	2b01      	cmp	r3, #1
 800c066:	d103      	bne.n	800c070 <USBH_LL_DriverVBUS+0x1e>
    MX_DriverVbusFS(state);
 800c068:	78fb      	ldrb	r3, [r7, #3]
 800c06a:	4618      	mov	r0, r3
 800c06c:	f000 f872 	bl	800c154 <MX_DriverVbusFS>

  /* USER CODE BEGIN 0 */

  /* USER CODE END 0*/

  HAL_Delay(200);
 800c070:	20c8      	movs	r0, #200	@ 0xc8
 800c072:	f7f6 fccf 	bl	8002a14 <HAL_Delay>
  return USBH_OK;
 800c076:	2300      	movs	r3, #0
}
 800c078:	4618      	mov	r0, r3
 800c07a:	3708      	adds	r7, #8
 800c07c:	46bd      	mov	sp, r7
 800c07e:	bd80      	pop	{r7, pc}

0800c080 <USBH_LL_SetToggle>:
  * @param  pipe: Pipe index
  * @param  toggle: toggle (0/1)
  * @retval Status
  */
USBH_StatusTypeDef USBH_LL_SetToggle(USBH_HandleTypeDef *phost, uint8_t pipe, uint8_t toggle)
{
 800c080:	b480      	push	{r7}
 800c082:	b085      	sub	sp, #20
 800c084:	af00      	add	r7, sp, #0
 800c086:	6078      	str	r0, [r7, #4]
 800c088:	460b      	mov	r3, r1
 800c08a:	70fb      	strb	r3, [r7, #3]
 800c08c:	4613      	mov	r3, r2
 800c08e:	70bb      	strb	r3, [r7, #2]
  HCD_HandleTypeDef *pHandle;
  pHandle = phost->pData;
 800c090:	687b      	ldr	r3, [r7, #4]
 800c092:	f8d3 33d0 	ldr.w	r3, [r3, #976]	@ 0x3d0
 800c096:	60fb      	str	r3, [r7, #12]

  if(pHandle->hc[pipe].ep_is_in)
 800c098:	78fa      	ldrb	r2, [r7, #3]
 800c09a:	68f9      	ldr	r1, [r7, #12]
 800c09c:	4613      	mov	r3, r2
 800c09e:	011b      	lsls	r3, r3, #4
 800c0a0:	1a9b      	subs	r3, r3, r2
 800c0a2:	009b      	lsls	r3, r3, #2
 800c0a4:	440b      	add	r3, r1
 800c0a6:	3317      	adds	r3, #23
 800c0a8:	781b      	ldrb	r3, [r3, #0]
 800c0aa:	2b00      	cmp	r3, #0
 800c0ac:	d00a      	beq.n	800c0c4 <USBH_LL_SetToggle+0x44>
  {
    pHandle->hc[pipe].toggle_in = toggle;
 800c0ae:	78fa      	ldrb	r2, [r7, #3]
 800c0b0:	68f9      	ldr	r1, [r7, #12]
 800c0b2:	4613      	mov	r3, r2
 800c0b4:	011b      	lsls	r3, r3, #4
 800c0b6:	1a9b      	subs	r3, r3, r2
 800c0b8:	009b      	lsls	r3, r3, #2
 800c0ba:	440b      	add	r3, r1
 800c0bc:	333c      	adds	r3, #60	@ 0x3c
 800c0be:	78ba      	ldrb	r2, [r7, #2]
 800c0c0:	701a      	strb	r2, [r3, #0]
 800c0c2:	e009      	b.n	800c0d8 <USBH_LL_SetToggle+0x58>
  }
  else
  {
    pHandle->hc[pipe].toggle_out = toggle;
 800c0c4:	78fa      	ldrb	r2, [r7, #3]
 800c0c6:	68f9      	ldr	r1, [r7, #12]
 800c0c8:	4613      	mov	r3, r2
 800c0ca:	011b      	lsls	r3, r3, #4
 800c0cc:	1a9b      	subs	r3, r3, r2
 800c0ce:	009b      	lsls	r3, r3, #2
 800c0d0:	440b      	add	r3, r1
 800c0d2:	333d      	adds	r3, #61	@ 0x3d
 800c0d4:	78ba      	ldrb	r2, [r7, #2]
 800c0d6:	701a      	strb	r2, [r3, #0]
  }

  return USBH_OK;
 800c0d8:	2300      	movs	r3, #0
}
 800c0da:	4618      	mov	r0, r3
 800c0dc:	3714      	adds	r7, #20
 800c0de:	46bd      	mov	sp, r7
 800c0e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c0e4:	4770      	bx	lr

0800c0e6 <USBH_Delay>:
  * @brief  Delay routine for the USB Host Library
  * @param  Delay: Delay in ms
  * @retval None
  */
void USBH_Delay(uint32_t Delay)
{
 800c0e6:	b580      	push	{r7, lr}
 800c0e8:	b082      	sub	sp, #8
 800c0ea:	af00      	add	r7, sp, #0
 800c0ec:	6078      	str	r0, [r7, #4]
  HAL_Delay(Delay);
 800c0ee:	6878      	ldr	r0, [r7, #4]
 800c0f0:	f7f6 fc90 	bl	8002a14 <HAL_Delay>
}
 800c0f4:	bf00      	nop
 800c0f6:	3708      	adds	r7, #8
 800c0f8:	46bd      	mov	sp, r7
 800c0fa:	bd80      	pop	{r7, pc}

0800c0fc <USBH_Get_USB_Status>:
  * @brief  Returns the USB status depending on the HAL status:
  * @param  hal_status: HAL status
  * @retval USB status
  */
USBH_StatusTypeDef USBH_Get_USB_Status(HAL_StatusTypeDef hal_status)
{
 800c0fc:	b480      	push	{r7}
 800c0fe:	b085      	sub	sp, #20
 800c100:	af00      	add	r7, sp, #0
 800c102:	4603      	mov	r3, r0
 800c104:	71fb      	strb	r3, [r7, #7]
  USBH_StatusTypeDef usb_status = USBH_OK;
 800c106:	2300      	movs	r3, #0
 800c108:	73fb      	strb	r3, [r7, #15]

  switch (hal_status)
 800c10a:	79fb      	ldrb	r3, [r7, #7]
 800c10c:	2b03      	cmp	r3, #3
 800c10e:	d817      	bhi.n	800c140 <USBH_Get_USB_Status+0x44>
 800c110:	a201      	add	r2, pc, #4	@ (adr r2, 800c118 <USBH_Get_USB_Status+0x1c>)
 800c112:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800c116:	bf00      	nop
 800c118:	0800c129 	.word	0x0800c129
 800c11c:	0800c12f 	.word	0x0800c12f
 800c120:	0800c135 	.word	0x0800c135
 800c124:	0800c13b 	.word	0x0800c13b
  {
    case HAL_OK :
      usb_status = USBH_OK;
 800c128:	2300      	movs	r3, #0
 800c12a:	73fb      	strb	r3, [r7, #15]
    break;
 800c12c:	e00b      	b.n	800c146 <USBH_Get_USB_Status+0x4a>
    case HAL_ERROR :
      usb_status = USBH_FAIL;
 800c12e:	2302      	movs	r3, #2
 800c130:	73fb      	strb	r3, [r7, #15]
    break;
 800c132:	e008      	b.n	800c146 <USBH_Get_USB_Status+0x4a>
    case HAL_BUSY :
      usb_status = USBH_BUSY;
 800c134:	2301      	movs	r3, #1
 800c136:	73fb      	strb	r3, [r7, #15]
    break;
 800c138:	e005      	b.n	800c146 <USBH_Get_USB_Status+0x4a>
    case HAL_TIMEOUT :
      usb_status = USBH_FAIL;
 800c13a:	2302      	movs	r3, #2
 800c13c:	73fb      	strb	r3, [r7, #15]
    break;
 800c13e:	e002      	b.n	800c146 <USBH_Get_USB_Status+0x4a>
    default :
      usb_status = USBH_FAIL;
 800c140:	2302      	movs	r3, #2
 800c142:	73fb      	strb	r3, [r7, #15]
    break;
 800c144:	bf00      	nop
  }
  return usb_status;
 800c146:	7bfb      	ldrb	r3, [r7, #15]
}
 800c148:	4618      	mov	r0, r3
 800c14a:	3714      	adds	r7, #20
 800c14c:	46bd      	mov	sp, r7
 800c14e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c152:	4770      	bx	lr

0800c154 <MX_DriverVbusFS>:
  *          This parameter can be one of the these values:
  *           - 1 : VBUS Active
  *           - 0 : VBUS Inactive
  */
void MX_DriverVbusFS(uint8_t state)
{
 800c154:	b580      	push	{r7, lr}
 800c156:	b084      	sub	sp, #16
 800c158:	af00      	add	r7, sp, #0
 800c15a:	4603      	mov	r3, r0
 800c15c:	71fb      	strb	r3, [r7, #7]
  uint8_t data = state;
 800c15e:	79fb      	ldrb	r3, [r7, #7]
 800c160:	73fb      	strb	r3, [r7, #15]
  /* USER CODE BEGIN PREPARE_GPIO_DATA_VBUS_FS */
  if(state == 0)
 800c162:	79fb      	ldrb	r3, [r7, #7]
 800c164:	2b00      	cmp	r3, #0
 800c166:	d102      	bne.n	800c16e <MX_DriverVbusFS+0x1a>
  {
    /* Drive high Charge pump */
    data = GPIO_PIN_RESET;
 800c168:	2300      	movs	r3, #0
 800c16a:	73fb      	strb	r3, [r7, #15]
 800c16c:	e001      	b.n	800c172 <MX_DriverVbusFS+0x1e>
  }
  else
  {
    /* Drive low Charge pump */
    data = GPIO_PIN_SET;
 800c16e:	2301      	movs	r3, #1
 800c170:	73fb      	strb	r3, [r7, #15]
  }
  /* USER CODE END PREPARE_GPIO_DATA_VBUS_FS */
  HAL_GPIO_WritePin(GPIOC,GPIO_PIN_0,(GPIO_PinState)data);
 800c172:	7bfb      	ldrb	r3, [r7, #15]
 800c174:	461a      	mov	r2, r3
 800c176:	2101      	movs	r1, #1
 800c178:	4803      	ldr	r0, [pc, #12]	@ (800c188 <MX_DriverVbusFS+0x34>)
 800c17a:	f7f6 ff1d 	bl	8002fb8 <HAL_GPIO_WritePin>
}
 800c17e:	bf00      	nop
 800c180:	3710      	adds	r7, #16
 800c182:	46bd      	mov	sp, r7
 800c184:	bd80      	pop	{r7, pc}
 800c186:	bf00      	nop
 800c188:	40020800 	.word	0x40020800

0800c18c <malloc>:
 800c18c:	4b02      	ldr	r3, [pc, #8]	@ (800c198 <malloc+0xc>)
 800c18e:	4601      	mov	r1, r0
 800c190:	6818      	ldr	r0, [r3, #0]
 800c192:	f000 b82d 	b.w	800c1f0 <_malloc_r>
 800c196:	bf00      	nop
 800c198:	20000030 	.word	0x20000030

0800c19c <free>:
 800c19c:	4b02      	ldr	r3, [pc, #8]	@ (800c1a8 <free+0xc>)
 800c19e:	4601      	mov	r1, r0
 800c1a0:	6818      	ldr	r0, [r3, #0]
 800c1a2:	f000 b903 	b.w	800c3ac <_free_r>
 800c1a6:	bf00      	nop
 800c1a8:	20000030 	.word	0x20000030

0800c1ac <sbrk_aligned>:
 800c1ac:	b570      	push	{r4, r5, r6, lr}
 800c1ae:	4e0f      	ldr	r6, [pc, #60]	@ (800c1ec <sbrk_aligned+0x40>)
 800c1b0:	460c      	mov	r4, r1
 800c1b2:	6831      	ldr	r1, [r6, #0]
 800c1b4:	4605      	mov	r5, r0
 800c1b6:	b911      	cbnz	r1, 800c1be <sbrk_aligned+0x12>
 800c1b8:	f000 f8ae 	bl	800c318 <_sbrk_r>
 800c1bc:	6030      	str	r0, [r6, #0]
 800c1be:	4621      	mov	r1, r4
 800c1c0:	4628      	mov	r0, r5
 800c1c2:	f000 f8a9 	bl	800c318 <_sbrk_r>
 800c1c6:	1c43      	adds	r3, r0, #1
 800c1c8:	d103      	bne.n	800c1d2 <sbrk_aligned+0x26>
 800c1ca:	f04f 34ff 	mov.w	r4, #4294967295
 800c1ce:	4620      	mov	r0, r4
 800c1d0:	bd70      	pop	{r4, r5, r6, pc}
 800c1d2:	1cc4      	adds	r4, r0, #3
 800c1d4:	f024 0403 	bic.w	r4, r4, #3
 800c1d8:	42a0      	cmp	r0, r4
 800c1da:	d0f8      	beq.n	800c1ce <sbrk_aligned+0x22>
 800c1dc:	1a21      	subs	r1, r4, r0
 800c1de:	4628      	mov	r0, r5
 800c1e0:	f000 f89a 	bl	800c318 <_sbrk_r>
 800c1e4:	3001      	adds	r0, #1
 800c1e6:	d1f2      	bne.n	800c1ce <sbrk_aligned+0x22>
 800c1e8:	e7ef      	b.n	800c1ca <sbrk_aligned+0x1e>
 800c1ea:	bf00      	nop
 800c1ec:	20000acc 	.word	0x20000acc

0800c1f0 <_malloc_r>:
 800c1f0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800c1f4:	1ccd      	adds	r5, r1, #3
 800c1f6:	f025 0503 	bic.w	r5, r5, #3
 800c1fa:	3508      	adds	r5, #8
 800c1fc:	2d0c      	cmp	r5, #12
 800c1fe:	bf38      	it	cc
 800c200:	250c      	movcc	r5, #12
 800c202:	2d00      	cmp	r5, #0
 800c204:	4606      	mov	r6, r0
 800c206:	db01      	blt.n	800c20c <_malloc_r+0x1c>
 800c208:	42a9      	cmp	r1, r5
 800c20a:	d904      	bls.n	800c216 <_malloc_r+0x26>
 800c20c:	230c      	movs	r3, #12
 800c20e:	6033      	str	r3, [r6, #0]
 800c210:	2000      	movs	r0, #0
 800c212:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800c216:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 800c2ec <_malloc_r+0xfc>
 800c21a:	f000 f869 	bl	800c2f0 <__malloc_lock>
 800c21e:	f8d8 3000 	ldr.w	r3, [r8]
 800c222:	461c      	mov	r4, r3
 800c224:	bb44      	cbnz	r4, 800c278 <_malloc_r+0x88>
 800c226:	4629      	mov	r1, r5
 800c228:	4630      	mov	r0, r6
 800c22a:	f7ff ffbf 	bl	800c1ac <sbrk_aligned>
 800c22e:	1c43      	adds	r3, r0, #1
 800c230:	4604      	mov	r4, r0
 800c232:	d158      	bne.n	800c2e6 <_malloc_r+0xf6>
 800c234:	f8d8 4000 	ldr.w	r4, [r8]
 800c238:	4627      	mov	r7, r4
 800c23a:	2f00      	cmp	r7, #0
 800c23c:	d143      	bne.n	800c2c6 <_malloc_r+0xd6>
 800c23e:	2c00      	cmp	r4, #0
 800c240:	d04b      	beq.n	800c2da <_malloc_r+0xea>
 800c242:	6823      	ldr	r3, [r4, #0]
 800c244:	4639      	mov	r1, r7
 800c246:	4630      	mov	r0, r6
 800c248:	eb04 0903 	add.w	r9, r4, r3
 800c24c:	f000 f864 	bl	800c318 <_sbrk_r>
 800c250:	4581      	cmp	r9, r0
 800c252:	d142      	bne.n	800c2da <_malloc_r+0xea>
 800c254:	6821      	ldr	r1, [r4, #0]
 800c256:	1a6d      	subs	r5, r5, r1
 800c258:	4629      	mov	r1, r5
 800c25a:	4630      	mov	r0, r6
 800c25c:	f7ff ffa6 	bl	800c1ac <sbrk_aligned>
 800c260:	3001      	adds	r0, #1
 800c262:	d03a      	beq.n	800c2da <_malloc_r+0xea>
 800c264:	6823      	ldr	r3, [r4, #0]
 800c266:	442b      	add	r3, r5
 800c268:	6023      	str	r3, [r4, #0]
 800c26a:	f8d8 3000 	ldr.w	r3, [r8]
 800c26e:	685a      	ldr	r2, [r3, #4]
 800c270:	bb62      	cbnz	r2, 800c2cc <_malloc_r+0xdc>
 800c272:	f8c8 7000 	str.w	r7, [r8]
 800c276:	e00f      	b.n	800c298 <_malloc_r+0xa8>
 800c278:	6822      	ldr	r2, [r4, #0]
 800c27a:	1b52      	subs	r2, r2, r5
 800c27c:	d420      	bmi.n	800c2c0 <_malloc_r+0xd0>
 800c27e:	2a0b      	cmp	r2, #11
 800c280:	d917      	bls.n	800c2b2 <_malloc_r+0xc2>
 800c282:	1961      	adds	r1, r4, r5
 800c284:	42a3      	cmp	r3, r4
 800c286:	6025      	str	r5, [r4, #0]
 800c288:	bf18      	it	ne
 800c28a:	6059      	strne	r1, [r3, #4]
 800c28c:	6863      	ldr	r3, [r4, #4]
 800c28e:	bf08      	it	eq
 800c290:	f8c8 1000 	streq.w	r1, [r8]
 800c294:	5162      	str	r2, [r4, r5]
 800c296:	604b      	str	r3, [r1, #4]
 800c298:	4630      	mov	r0, r6
 800c29a:	f000 f82f 	bl	800c2fc <__malloc_unlock>
 800c29e:	f104 000b 	add.w	r0, r4, #11
 800c2a2:	1d23      	adds	r3, r4, #4
 800c2a4:	f020 0007 	bic.w	r0, r0, #7
 800c2a8:	1ac2      	subs	r2, r0, r3
 800c2aa:	bf1c      	itt	ne
 800c2ac:	1a1b      	subne	r3, r3, r0
 800c2ae:	50a3      	strne	r3, [r4, r2]
 800c2b0:	e7af      	b.n	800c212 <_malloc_r+0x22>
 800c2b2:	6862      	ldr	r2, [r4, #4]
 800c2b4:	42a3      	cmp	r3, r4
 800c2b6:	bf0c      	ite	eq
 800c2b8:	f8c8 2000 	streq.w	r2, [r8]
 800c2bc:	605a      	strne	r2, [r3, #4]
 800c2be:	e7eb      	b.n	800c298 <_malloc_r+0xa8>
 800c2c0:	4623      	mov	r3, r4
 800c2c2:	6864      	ldr	r4, [r4, #4]
 800c2c4:	e7ae      	b.n	800c224 <_malloc_r+0x34>
 800c2c6:	463c      	mov	r4, r7
 800c2c8:	687f      	ldr	r7, [r7, #4]
 800c2ca:	e7b6      	b.n	800c23a <_malloc_r+0x4a>
 800c2cc:	461a      	mov	r2, r3
 800c2ce:	685b      	ldr	r3, [r3, #4]
 800c2d0:	42a3      	cmp	r3, r4
 800c2d2:	d1fb      	bne.n	800c2cc <_malloc_r+0xdc>
 800c2d4:	2300      	movs	r3, #0
 800c2d6:	6053      	str	r3, [r2, #4]
 800c2d8:	e7de      	b.n	800c298 <_malloc_r+0xa8>
 800c2da:	230c      	movs	r3, #12
 800c2dc:	6033      	str	r3, [r6, #0]
 800c2de:	4630      	mov	r0, r6
 800c2e0:	f000 f80c 	bl	800c2fc <__malloc_unlock>
 800c2e4:	e794      	b.n	800c210 <_malloc_r+0x20>
 800c2e6:	6005      	str	r5, [r0, #0]
 800c2e8:	e7d6      	b.n	800c298 <_malloc_r+0xa8>
 800c2ea:	bf00      	nop
 800c2ec:	20000ad0 	.word	0x20000ad0

0800c2f0 <__malloc_lock>:
 800c2f0:	4801      	ldr	r0, [pc, #4]	@ (800c2f8 <__malloc_lock+0x8>)
 800c2f2:	f000 b84b 	b.w	800c38c <__retarget_lock_acquire_recursive>
 800c2f6:	bf00      	nop
 800c2f8:	20000c10 	.word	0x20000c10

0800c2fc <__malloc_unlock>:
 800c2fc:	4801      	ldr	r0, [pc, #4]	@ (800c304 <__malloc_unlock+0x8>)
 800c2fe:	f000 b846 	b.w	800c38e <__retarget_lock_release_recursive>
 800c302:	bf00      	nop
 800c304:	20000c10 	.word	0x20000c10

0800c308 <memset>:
 800c308:	4402      	add	r2, r0
 800c30a:	4603      	mov	r3, r0
 800c30c:	4293      	cmp	r3, r2
 800c30e:	d100      	bne.n	800c312 <memset+0xa>
 800c310:	4770      	bx	lr
 800c312:	f803 1b01 	strb.w	r1, [r3], #1
 800c316:	e7f9      	b.n	800c30c <memset+0x4>

0800c318 <_sbrk_r>:
 800c318:	b538      	push	{r3, r4, r5, lr}
 800c31a:	4d06      	ldr	r5, [pc, #24]	@ (800c334 <_sbrk_r+0x1c>)
 800c31c:	2300      	movs	r3, #0
 800c31e:	4604      	mov	r4, r0
 800c320:	4608      	mov	r0, r1
 800c322:	602b      	str	r3, [r5, #0]
 800c324:	f7f6 fa92 	bl	800284c <_sbrk>
 800c328:	1c43      	adds	r3, r0, #1
 800c32a:	d102      	bne.n	800c332 <_sbrk_r+0x1a>
 800c32c:	682b      	ldr	r3, [r5, #0]
 800c32e:	b103      	cbz	r3, 800c332 <_sbrk_r+0x1a>
 800c330:	6023      	str	r3, [r4, #0]
 800c332:	bd38      	pop	{r3, r4, r5, pc}
 800c334:	20000c0c 	.word	0x20000c0c

0800c338 <__errno>:
 800c338:	4b01      	ldr	r3, [pc, #4]	@ (800c340 <__errno+0x8>)
 800c33a:	6818      	ldr	r0, [r3, #0]
 800c33c:	4770      	bx	lr
 800c33e:	bf00      	nop
 800c340:	20000030 	.word	0x20000030

0800c344 <__libc_init_array>:
 800c344:	b570      	push	{r4, r5, r6, lr}
 800c346:	4d0d      	ldr	r5, [pc, #52]	@ (800c37c <__libc_init_array+0x38>)
 800c348:	4c0d      	ldr	r4, [pc, #52]	@ (800c380 <__libc_init_array+0x3c>)
 800c34a:	1b64      	subs	r4, r4, r5
 800c34c:	10a4      	asrs	r4, r4, #2
 800c34e:	2600      	movs	r6, #0
 800c350:	42a6      	cmp	r6, r4
 800c352:	d109      	bne.n	800c368 <__libc_init_array+0x24>
 800c354:	4d0b      	ldr	r5, [pc, #44]	@ (800c384 <__libc_init_array+0x40>)
 800c356:	4c0c      	ldr	r4, [pc, #48]	@ (800c388 <__libc_init_array+0x44>)
 800c358:	f000 f872 	bl	800c440 <_init>
 800c35c:	1b64      	subs	r4, r4, r5
 800c35e:	10a4      	asrs	r4, r4, #2
 800c360:	2600      	movs	r6, #0
 800c362:	42a6      	cmp	r6, r4
 800c364:	d105      	bne.n	800c372 <__libc_init_array+0x2e>
 800c366:	bd70      	pop	{r4, r5, r6, pc}
 800c368:	f855 3b04 	ldr.w	r3, [r5], #4
 800c36c:	4798      	blx	r3
 800c36e:	3601      	adds	r6, #1
 800c370:	e7ee      	b.n	800c350 <__libc_init_array+0xc>
 800c372:	f855 3b04 	ldr.w	r3, [r5], #4
 800c376:	4798      	blx	r3
 800c378:	3601      	adds	r6, #1
 800c37a:	e7f2      	b.n	800c362 <__libc_init_array+0x1e>
 800c37c:	0800c47c 	.word	0x0800c47c
 800c380:	0800c47c 	.word	0x0800c47c
 800c384:	0800c47c 	.word	0x0800c47c
 800c388:	0800c480 	.word	0x0800c480

0800c38c <__retarget_lock_acquire_recursive>:
 800c38c:	4770      	bx	lr

0800c38e <__retarget_lock_release_recursive>:
 800c38e:	4770      	bx	lr

0800c390 <memcpy>:
 800c390:	440a      	add	r2, r1
 800c392:	4291      	cmp	r1, r2
 800c394:	f100 33ff 	add.w	r3, r0, #4294967295
 800c398:	d100      	bne.n	800c39c <memcpy+0xc>
 800c39a:	4770      	bx	lr
 800c39c:	b510      	push	{r4, lr}
 800c39e:	f811 4b01 	ldrb.w	r4, [r1], #1
 800c3a2:	f803 4f01 	strb.w	r4, [r3, #1]!
 800c3a6:	4291      	cmp	r1, r2
 800c3a8:	d1f9      	bne.n	800c39e <memcpy+0xe>
 800c3aa:	bd10      	pop	{r4, pc}

0800c3ac <_free_r>:
 800c3ac:	b538      	push	{r3, r4, r5, lr}
 800c3ae:	4605      	mov	r5, r0
 800c3b0:	2900      	cmp	r1, #0
 800c3b2:	d041      	beq.n	800c438 <_free_r+0x8c>
 800c3b4:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800c3b8:	1f0c      	subs	r4, r1, #4
 800c3ba:	2b00      	cmp	r3, #0
 800c3bc:	bfb8      	it	lt
 800c3be:	18e4      	addlt	r4, r4, r3
 800c3c0:	f7ff ff96 	bl	800c2f0 <__malloc_lock>
 800c3c4:	4a1d      	ldr	r2, [pc, #116]	@ (800c43c <_free_r+0x90>)
 800c3c6:	6813      	ldr	r3, [r2, #0]
 800c3c8:	b933      	cbnz	r3, 800c3d8 <_free_r+0x2c>
 800c3ca:	6063      	str	r3, [r4, #4]
 800c3cc:	6014      	str	r4, [r2, #0]
 800c3ce:	4628      	mov	r0, r5
 800c3d0:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800c3d4:	f7ff bf92 	b.w	800c2fc <__malloc_unlock>
 800c3d8:	42a3      	cmp	r3, r4
 800c3da:	d908      	bls.n	800c3ee <_free_r+0x42>
 800c3dc:	6820      	ldr	r0, [r4, #0]
 800c3de:	1821      	adds	r1, r4, r0
 800c3e0:	428b      	cmp	r3, r1
 800c3e2:	bf01      	itttt	eq
 800c3e4:	6819      	ldreq	r1, [r3, #0]
 800c3e6:	685b      	ldreq	r3, [r3, #4]
 800c3e8:	1809      	addeq	r1, r1, r0
 800c3ea:	6021      	streq	r1, [r4, #0]
 800c3ec:	e7ed      	b.n	800c3ca <_free_r+0x1e>
 800c3ee:	461a      	mov	r2, r3
 800c3f0:	685b      	ldr	r3, [r3, #4]
 800c3f2:	b10b      	cbz	r3, 800c3f8 <_free_r+0x4c>
 800c3f4:	42a3      	cmp	r3, r4
 800c3f6:	d9fa      	bls.n	800c3ee <_free_r+0x42>
 800c3f8:	6811      	ldr	r1, [r2, #0]
 800c3fa:	1850      	adds	r0, r2, r1
 800c3fc:	42a0      	cmp	r0, r4
 800c3fe:	d10b      	bne.n	800c418 <_free_r+0x6c>
 800c400:	6820      	ldr	r0, [r4, #0]
 800c402:	4401      	add	r1, r0
 800c404:	1850      	adds	r0, r2, r1
 800c406:	4283      	cmp	r3, r0
 800c408:	6011      	str	r1, [r2, #0]
 800c40a:	d1e0      	bne.n	800c3ce <_free_r+0x22>
 800c40c:	6818      	ldr	r0, [r3, #0]
 800c40e:	685b      	ldr	r3, [r3, #4]
 800c410:	6053      	str	r3, [r2, #4]
 800c412:	4408      	add	r0, r1
 800c414:	6010      	str	r0, [r2, #0]
 800c416:	e7da      	b.n	800c3ce <_free_r+0x22>
 800c418:	d902      	bls.n	800c420 <_free_r+0x74>
 800c41a:	230c      	movs	r3, #12
 800c41c:	602b      	str	r3, [r5, #0]
 800c41e:	e7d6      	b.n	800c3ce <_free_r+0x22>
 800c420:	6820      	ldr	r0, [r4, #0]
 800c422:	1821      	adds	r1, r4, r0
 800c424:	428b      	cmp	r3, r1
 800c426:	bf04      	itt	eq
 800c428:	6819      	ldreq	r1, [r3, #0]
 800c42a:	685b      	ldreq	r3, [r3, #4]
 800c42c:	6063      	str	r3, [r4, #4]
 800c42e:	bf04      	itt	eq
 800c430:	1809      	addeq	r1, r1, r0
 800c432:	6021      	streq	r1, [r4, #0]
 800c434:	6054      	str	r4, [r2, #4]
 800c436:	e7ca      	b.n	800c3ce <_free_r+0x22>
 800c438:	bd38      	pop	{r3, r4, r5, pc}
 800c43a:	bf00      	nop
 800c43c:	20000ad0 	.word	0x20000ad0

0800c440 <_init>:
 800c440:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800c442:	bf00      	nop
 800c444:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800c446:	bc08      	pop	{r3}
 800c448:	469e      	mov	lr, r3
 800c44a:	4770      	bx	lr

0800c44c <_fini>:
 800c44c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800c44e:	bf00      	nop
 800c450:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800c452:	bc08      	pop	{r3}
 800c454:	469e      	mov	lr, r3
 800c456:	4770      	bx	lr
