{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1763192324666 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1763192324666 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Nov 15 14:38:44 2025 " "Processing started: Sat Nov 15 14:38:44 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1763192324666 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1763192324666 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off FPU_32b -c FPU_32b " "Command: quartus_map --read_settings_files=on --write_settings_files=off FPU_32b -c FPU_32b" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1763192324666 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1763192325176 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fpu_32b.v 1 1 " "Found 1 design units, including 1 entities, in source file fpu_32b.v" { { "Info" "ISGN_ENTITY_NAME" "1 FPU_32b " "Found entity 1: FPU_32b" {  } { { "FPU_32b.v" "" { Text "C:/Users/LE TUAN THANH/Desktop/Floating_Point_Project/FPU_32b.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1763192325257 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1763192325257 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "Normalize.v(13) " "Verilog HDL information at Normalize.v(13): always construct contains both blocking and non-blocking assignments" {  } { { "Normalize.v" "" { Text "C:/Users/LE TUAN THANH/Desktop/Floating_Point_Project/Normalize.v" 13 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1763192325257 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "normalize.v 1 1 " "Found 1 design units, including 1 entities, in source file normalize.v" { { "Info" "ISGN_ENTITY_NAME" "1 Normalize " "Found entity 1: Normalize" {  } { { "Normalize.v" "" { Text "C:/Users/LE TUAN THANH/Desktop/Floating_Point_Project/Normalize.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1763192325257 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1763192325257 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "unpack.v 1 1 " "Found 1 design units, including 1 entities, in source file unpack.v" { { "Info" "ISGN_ENTITY_NAME" "1 Unpack " "Found entity 1: Unpack" {  } { { "Unpack.v" "" { Text "C:/Users/LE TUAN THANH/Desktop/Floating_Point_Project/Unpack.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1763192325272 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1763192325272 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pre_normalize.v 1 1 " "Found 1 design units, including 1 entities, in source file pre_normalize.v" { { "Info" "ISGN_ENTITY_NAME" "1 pre_normalize " "Found entity 1: pre_normalize" {  } { { "pre_normalize.v" "" { Text "C:/Users/LE TUAN THANH/Desktop/Floating_Point_Project/pre_normalize.v" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1763192325272 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1763192325272 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "add_sub_mantisa.v 1 1 " "Found 1 design units, including 1 entities, in source file add_sub_mantisa.v" { { "Info" "ISGN_ENTITY_NAME" "1 Add_Sub_mantisa " "Found entity 1: Add_Sub_mantisa" {  } { { "Add_Sub_mantisa.v" "" { Text "C:/Users/LE TUAN THANH/Desktop/Floating_Point_Project/Add_Sub_mantisa.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1763192325285 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1763192325285 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "rounding.v(21) " "Verilog HDL information at rounding.v(21): always construct contains both blocking and non-blocking assignments" {  } { { "rounding.v" "" { Text "C:/Users/LE TUAN THANH/Desktop/Floating_Point_Project/rounding.v" 21 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1763192325285 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rounding.v 1 1 " "Found 1 design units, including 1 entities, in source file rounding.v" { { "Info" "ISGN_ENTITY_NAME" "1 rounding " "Found entity 1: rounding" {  } { { "rounding.v" "" { Text "C:/Users/LE TUAN THANH/Desktop/Floating_Point_Project/rounding.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1763192325285 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1763192325285 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pack.v 1 1 " "Found 1 design units, including 1 entities, in source file pack.v" { { "Info" "ISGN_ENTITY_NAME" "1 pack " "Found entity 1: pack" {  } { { "Pack.v" "" { Text "C:/Users/LE TUAN THANH/Desktop/Floating_Point_Project/Pack.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1763192325285 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1763192325285 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tb_fpu_32b.v 1 1 " "Found 1 design units, including 1 entities, in source file tb_fpu_32b.v" { { "Info" "ISGN_ENTITY_NAME" "1 tb_FPU_32b " "Found entity 1: tb_FPU_32b" {  } { { "tb_FPU_32b.v" "" { Text "C:/Users/LE TUAN THANH/Desktop/Floating_Point_Project/tb_FPU_32b.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1763192325285 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1763192325285 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "FPU_32b " "Elaborating entity \"FPU_32b\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1763192325317 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Unpack Unpack:u_unpack " "Elaborating entity \"Unpack\" for hierarchy \"Unpack:u_unpack\"" {  } { { "FPU_32b.v" "u_unpack" { Text "C:/Users/LE TUAN THANH/Desktop/Floating_Point_Project/FPU_32b.v" 47 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1763192325317 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Add_Sub_mantisa Add_Sub_mantisa:u_addsub " "Elaborating entity \"Add_Sub_mantisa\" for hierarchy \"Add_Sub_mantisa:u_addsub\"" {  } { { "FPU_32b.v" "u_addsub" { Text "C:/Users/LE TUAN THANH/Desktop/Floating_Point_Project/FPU_32b.v" 58 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1763192325317 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pre_normalize pre_normalize:u_pre_norm " "Elaborating entity \"pre_normalize\" for hierarchy \"pre_normalize:u_pre_norm\"" {  } { { "FPU_32b.v" "u_pre_norm" { Text "C:/Users/LE TUAN THANH/Desktop/Floating_Point_Project/FPU_32b.v" 70 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1763192325317 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Normalize Normalize:u_normalize " "Elaborating entity \"Normalize\" for hierarchy \"Normalize:u_normalize\"" {  } { { "FPU_32b.v" "u_normalize" { Text "C:/Users/LE TUAN THANH/Desktop/Floating_Point_Project/FPU_32b.v" 79 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1763192325332 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 Normalize.v(32) " "Verilog HDL assignment warning at Normalize.v(32): truncated value with size 32 to match size of target (8)" {  } { { "Normalize.v" "" { Text "C:/Users/LE TUAN THANH/Desktop/Floating_Point_Project/Normalize.v" 32 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1763192325335 "|FPU_32b|Normalize:u_normalize"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rounding rounding:u_rounding " "Elaborating entity \"rounding\" for hierarchy \"rounding:u_rounding\"" {  } { { "FPU_32b.v" "u_rounding" { Text "C:/Users/LE TUAN THANH/Desktop/Floating_Point_Project/FPU_32b.v" 90 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1763192325337 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 25 rounding.v(37) " "Verilog HDL assignment warning at rounding.v(37): truncated value with size 32 to match size of target (25)" {  } { { "rounding.v" "" { Text "C:/Users/LE TUAN THANH/Desktop/Floating_Point_Project/rounding.v" 37 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1763192325339 "|FPU_32b|rounding:u_rounding"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 25 rounding.v(51) " "Verilog HDL assignment warning at rounding.v(51): truncated value with size 32 to match size of target (25)" {  } { { "rounding.v" "" { Text "C:/Users/LE TUAN THANH/Desktop/Floating_Point_Project/rounding.v" 51 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1763192325339 "|FPU_32b|rounding:u_rounding"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 25 rounding.v(61) " "Verilog HDL assignment warning at rounding.v(61): truncated value with size 32 to match size of target (25)" {  } { { "rounding.v" "" { Text "C:/Users/LE TUAN THANH/Desktop/Floating_Point_Project/rounding.v" 61 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1763192325339 "|FPU_32b|rounding:u_rounding"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 rounding.v(78) " "Verilog HDL assignment warning at rounding.v(78): truncated value with size 32 to match size of target (8)" {  } { { "rounding.v" "" { Text "C:/Users/LE TUAN THANH/Desktop/Floating_Point_Project/rounding.v" 78 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1763192325339 "|FPU_32b|rounding:u_rounding"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pack pack:u_pack " "Elaborating entity \"pack\" for hierarchy \"pack:u_pack\"" {  } { { "FPU_32b.v" "u_pack" { Text "C:/Users/LE TUAN THANH/Desktop/Floating_Point_Project/FPU_32b.v" 99 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1763192325350 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "ine GND " "Pin \"ine\" is stuck at GND" {  } { { "FPU_32b.v" "" { Text "C:/Users/LE TUAN THANH/Desktop/Floating_Point_Project/FPU_32b.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1763192340666 "|FPU_32b|ine"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1763192340666 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/LE TUAN THANH/Desktop/Floating_Point_Project/output_files/FPU_32b.map.smsg " "Generated suppressed messages file C:/Users/LE TUAN THANH/Desktop/Floating_Point_Project/output_files/FPU_32b.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1763192342380 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1763192342617 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1763192342617 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1514 " "Implemented 1514 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "69 " "Implemented 69 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1763192342780 ""} { "Info" "ICUT_CUT_TM_OPINS" "37 " "Implemented 37 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1763192342780 ""} { "Info" "ICUT_CUT_TM_LCELLS" "1408 " "Implemented 1408 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1763192342780 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1763192342780 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 8 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 8 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4608 " "Peak virtual memory: 4608 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1763192342814 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Nov 15 14:39:02 2025 " "Processing ended: Sat Nov 15 14:39:02 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1763192342814 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:18 " "Elapsed time: 00:00:18" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1763192342814 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:17 " "Total CPU time (on all processors): 00:00:17" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1763192342814 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1763192342814 ""}
