vendor_name = ModelSim
source_file = 1, C:/Users/makfi/OneDrive/Escritorio/fes_aragon/SEMESTRE_6/DISEÑO_SISTEMAS_DIGITALES/LABORATORIO/Practica_5/flip_flop_D/FLIPFLOPD.vhd
source_file = 1, C:/Users/makfi/OneDrive/Escritorio/fes_aragon/SEMESTRE_6/DISEÑO_SISTEMAS_DIGITALES/LABORATORIO/Practica_5/flip_flop_D/db/FLIPFLOPD.cbx.xml
source_file = 1, d:/altera/quartus/libraries/vhdl/ieee/prmtvs_b.vhd
source_file = 1, d:/altera/quartus/libraries/vhdl/ieee/prmtvs_p.vhd
source_file = 1, d:/altera/quartus/libraries/vhdl/ieee/timing_b.vhd
source_file = 1, d:/altera/quartus/libraries/vhdl/ieee/timing_p.vhd
design_name = FLIPFLOPD
instance = comp, \CLOCK~I\, CLOCK, FLIPFLOPD, 1
instance = comp, \D~I\, D, FLIPFLOPD, 1
instance = comp, \Q~reg0\, Q~reg0, FLIPFLOPD, 1
instance = comp, \QN~reg0\, QN~reg0, FLIPFLOPD, 1
instance = comp, \Q~I\, Q, FLIPFLOPD, 1
instance = comp, \QN~I\, QN, FLIPFLOPD, 1
