Copyright 1986-2014 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2014.3 (lin64) Build 1034051 Fri Oct  3 16:32:59 MDT 2014
| Date         : Fri Mar  6 01:58:28 2015
| Host         : ename running 64-bit Ubuntu 12.04.2 LTS
| Command      : report_timing -delay_type min -max_paths 10 -sort_by group -input_pins -file postplace_timing_min.rpt
| Design       : or1200_flat
| Device       : 7vx690t-ffg1761
| Speed File   : -1  PRODUCTION 1.11 2014-03-13
-----------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             0.105ns  (arrival time - required time)
  Source:                 or1200_ctrl/id_insn_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            or1200_ctrl/spr_addrimm_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.338ns  (logic 0.118ns (34.951%)  route 0.220ns (65.049%))
  Logic Levels:           0  
  Clock Path Skew:        0.195ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.044ns
    Source Clock Delay      (SCD):    1.624ns
    Clock Pessimism Removal (CPR):    0.225ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AE39                                              0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    AE39                                                              r  clk_IBUF_inst/I
    AE39                 IBUF (Prop_ibuf_I_O)         0.204     0.204 r  clk_IBUF_inst/O
                         net (fo=1, estimated)        0.877     1.081    clk_IBUF
    BUFGCTRL_X0Y16                                                    r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.107 r  clk_IBUF_BUFG_inst/O
                         net (fo=683, estimated)      0.517     1.624    or1200_ctrl/clk_IBUF_BUFG
    SLICE_X108Y268                                                    r  or1200_ctrl/id_insn_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y268       FDRE (Prop_fdre_C_Q)         0.118     1.742 r  or1200_ctrl/id_insn_reg[1]/Q
                         net (fo=4, estimated)        0.220     1.961    or1200_ctrl/simm[1]
    SLICE_X105Y271       FDRE                                         r  or1200_ctrl/spr_addrimm_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AE39                                              0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    AE39                                                              r  clk_IBUF_inst/I
    AE39                 IBUF (Prop_ibuf_I_O)         0.371     0.371 r  clk_IBUF_inst/O
                         net (fo=1, estimated)        0.923     1.294    clk_IBUF
    BUFGCTRL_X0Y16                                                    r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.324 r  clk_IBUF_BUFG_inst/O
                         net (fo=683, estimated)      0.720     2.044    or1200_ctrl/clk_IBUF_BUFG
    SLICE_X105Y271                                                    r  or1200_ctrl/spr_addrimm_reg[1]/C
                         clock pessimism             -0.225     1.819    
    SLICE_X105Y271       FDRE (Hold_fdre_C_D)         0.038     1.857    or1200_ctrl/spr_addrimm_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.857    
                         arrival time                           1.961    
  -------------------------------------------------------------------
                         slack                                  0.105    

Slack (MET) :             0.115ns  (arrival time - required time)
  Source:                 or1200_if/insn_saved_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            or1200_ctrl/id_insn_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.215ns  (logic 0.128ns (59.464%)  route 0.087ns (40.536%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.052ns
    Source Clock Delay      (SCD):    1.630ns
    Clock Pessimism Removal (CPR):    0.409ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AE39                                              0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    AE39                                                              r  clk_IBUF_inst/I
    AE39                 IBUF (Prop_ibuf_I_O)         0.204     0.204 r  clk_IBUF_inst/O
                         net (fo=1, estimated)        0.877     1.081    clk_IBUF
    BUFGCTRL_X0Y16                                                    r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.107 r  clk_IBUF_BUFG_inst/O
                         net (fo=683, estimated)      0.523     1.630    or1200_if/clk_IBUF_BUFG
    SLICE_X117Y269                                                    r  or1200_if/insn_saved_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X117Y269       FDRE (Prop_fdre_C_Q)         0.100     1.730 r  or1200_if/insn_saved_reg[5]/Q
                         net (fo=1, estimated)        0.087     1.817    or1200_if/insn_saved[5]
    SLICE_X116Y269                                                    r  or1200_if/id_insn[5]_i_1/I4
    SLICE_X116Y269       LUT5 (Prop_lut5_I4_O)        0.028     1.845 r  or1200_if/id_insn[5]_i_1/O
                         net (fo=1, routed)           0.000     1.845    or1200_ctrl/I9[5]
    SLICE_X116Y269       FDRE                                         r  or1200_ctrl/id_insn_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AE39                                              0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    AE39                                                              r  clk_IBUF_inst/I
    AE39                 IBUF (Prop_ibuf_I_O)         0.371     0.371 r  clk_IBUF_inst/O
                         net (fo=1, estimated)        0.923     1.294    clk_IBUF
    BUFGCTRL_X0Y16                                                    r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.324 r  clk_IBUF_BUFG_inst/O
                         net (fo=683, estimated)      0.728     2.052    or1200_ctrl/clk_IBUF_BUFG
    SLICE_X116Y269                                                    r  or1200_ctrl/id_insn_reg[5]/C
                         clock pessimism             -0.409     1.643    
    SLICE_X116Y269       FDRE (Hold_fdre_C_D)         0.087     1.730    or1200_ctrl/id_insn_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.730    
                         arrival time                           1.845    
  -------------------------------------------------------------------
                         slack                                  0.115    

Slack (MET) :             0.116ns  (arrival time - required time)
  Source:                 or1200_if/insn_saved_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            or1200_ctrl/id_insn_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.215ns  (logic 0.128ns (59.464%)  route 0.087ns (40.536%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.047ns
    Source Clock Delay      (SCD):    1.626ns
    Clock Pessimism Removal (CPR):    0.409ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AE39                                              0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    AE39                                                              r  clk_IBUF_inst/I
    AE39                 IBUF (Prop_ibuf_I_O)         0.204     0.204 r  clk_IBUF_inst/O
                         net (fo=1, estimated)        0.877     1.081    clk_IBUF
    BUFGCTRL_X0Y16                                                    r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.107 r  clk_IBUF_BUFG_inst/O
                         net (fo=683, estimated)      0.519     1.626    or1200_if/clk_IBUF_BUFG
    SLICE_X115Y276                                                    r  or1200_if/insn_saved_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X115Y276       FDRE (Prop_fdre_C_Q)         0.100     1.726 r  or1200_if/insn_saved_reg[15]/Q
                         net (fo=1, estimated)        0.087     1.813    or1200_if/insn_saved[15]
    SLICE_X114Y276                                                    r  or1200_if/id_insn[15]_i_1/I4
    SLICE_X114Y276       LUT5 (Prop_lut5_I4_O)        0.028     1.841 r  or1200_if/id_insn[15]_i_1/O
                         net (fo=2, routed)           0.000     1.841    or1200_ctrl/I9[15]
    SLICE_X114Y276       FDRE                                         r  or1200_ctrl/id_insn_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AE39                                              0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    AE39                                                              r  clk_IBUF_inst/I
    AE39                 IBUF (Prop_ibuf_I_O)         0.371     0.371 r  clk_IBUF_inst/O
                         net (fo=1, estimated)        0.923     1.294    clk_IBUF
    BUFGCTRL_X0Y16                                                    r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.324 r  clk_IBUF_BUFG_inst/O
                         net (fo=683, estimated)      0.723     2.047    or1200_ctrl/clk_IBUF_BUFG
    SLICE_X114Y276                                                    r  or1200_ctrl/id_insn_reg[15]/C
                         clock pessimism             -0.409     1.638    
    SLICE_X114Y276       FDRE (Hold_fdre_C_D)         0.087     1.725    or1200_ctrl/id_insn_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.725    
                         arrival time                           1.841    
  -------------------------------------------------------------------
                         slack                                  0.116    

Slack (MET) :             0.116ns  (arrival time - required time)
  Source:                 or1200_if/insn_saved_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            or1200_ctrl/id_insn_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.215ns  (logic 0.128ns (59.464%)  route 0.087ns (40.536%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.055ns
    Source Clock Delay      (SCD):    1.633ns
    Clock Pessimism Removal (CPR):    0.410ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AE39                                              0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    AE39                                                              r  clk_IBUF_inst/I
    AE39                 IBUF (Prop_ibuf_I_O)         0.204     0.204 r  clk_IBUF_inst/O
                         net (fo=1, estimated)        0.877     1.081    clk_IBUF
    BUFGCTRL_X0Y16                                                    r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.107 r  clk_IBUF_BUFG_inst/O
                         net (fo=683, estimated)      0.526     1.633    or1200_if/clk_IBUF_BUFG
    SLICE_X119Y267                                                    r  or1200_if/insn_saved_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X119Y267       FDRE (Prop_fdre_C_Q)         0.100     1.733 r  or1200_if/insn_saved_reg[24]/Q
                         net (fo=1, estimated)        0.087     1.820    or1200_if/insn_saved[24]
    SLICE_X118Y267                                                    r  or1200_if/id_insn[24]_i_1/I4
    SLICE_X118Y267       LUT5 (Prop_lut5_I4_O)        0.028     1.848 r  or1200_if/id_insn[24]_i_1/O
                         net (fo=1, routed)           0.000     1.848    or1200_ctrl/I9[24]
    SLICE_X118Y267       FDRE                                         r  or1200_ctrl/id_insn_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AE39                                              0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    AE39                                                              r  clk_IBUF_inst/I
    AE39                 IBUF (Prop_ibuf_I_O)         0.371     0.371 r  clk_IBUF_inst/O
                         net (fo=1, estimated)        0.923     1.294    clk_IBUF
    BUFGCTRL_X0Y16                                                    r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.324 r  clk_IBUF_BUFG_inst/O
                         net (fo=683, estimated)      0.731     2.055    or1200_ctrl/clk_IBUF_BUFG
    SLICE_X118Y267                                                    r  or1200_ctrl/id_insn_reg[24]/C
                         clock pessimism             -0.410     1.645    
    SLICE_X118Y267       FDRE (Hold_fdre_C_D)         0.087     1.732    or1200_ctrl/id_insn_reg[24]
  -------------------------------------------------------------------
                         required time                         -1.732    
                         arrival time                           1.848    
  -------------------------------------------------------------------
                         slack                                  0.116    

Slack (MET) :             0.117ns  (arrival time - required time)
  Source:                 or1200_if/insn_saved_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            or1200_ctrl/id_insn_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.215ns  (logic 0.128ns (59.464%)  route 0.087ns (40.536%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.045ns
    Source Clock Delay      (SCD):    1.624ns
    Clock Pessimism Removal (CPR):    0.410ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AE39                                              0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    AE39                                                              r  clk_IBUF_inst/I
    AE39                 IBUF (Prop_ibuf_I_O)         0.204     0.204 r  clk_IBUF_inst/O
                         net (fo=1, estimated)        0.877     1.081    clk_IBUF
    BUFGCTRL_X0Y16                                                    r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.107 r  clk_IBUF_BUFG_inst/O
                         net (fo=683, estimated)      0.517     1.624    or1200_if/clk_IBUF_BUFG
    SLICE_X109Y268                                                    r  or1200_if/insn_saved_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y268       FDRE (Prop_fdre_C_Q)         0.100     1.724 r  or1200_if/insn_saved_reg[1]/Q
                         net (fo=1, estimated)        0.087     1.811    or1200_if/insn_saved[1]
    SLICE_X108Y268                                                    r  or1200_if/id_insn[1]_i_1/I4
    SLICE_X108Y268       LUT5 (Prop_lut5_I4_O)        0.028     1.839 r  or1200_if/id_insn[1]_i_1/O
                         net (fo=1, routed)           0.000     1.839    or1200_ctrl/I9[1]
    SLICE_X108Y268       FDRE                                         r  or1200_ctrl/id_insn_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AE39                                              0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    AE39                                                              r  clk_IBUF_inst/I
    AE39                 IBUF (Prop_ibuf_I_O)         0.371     0.371 r  clk_IBUF_inst/O
                         net (fo=1, estimated)        0.923     1.294    clk_IBUF
    BUFGCTRL_X0Y16                                                    r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.324 r  clk_IBUF_BUFG_inst/O
                         net (fo=683, estimated)      0.721     2.045    or1200_ctrl/clk_IBUF_BUFG
    SLICE_X108Y268                                                    r  or1200_ctrl/id_insn_reg[1]/C
                         clock pessimism             -0.410     1.635    
    SLICE_X108Y268       FDRE (Hold_fdre_C_D)         0.087     1.722    or1200_ctrl/id_insn_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.722    
                         arrival time                           1.839    
  -------------------------------------------------------------------
                         slack                                  0.117    

Slack (MET) :             0.117ns  (arrival time - required time)
  Source:                 or1200_if/insn_saved_reg[16]/C
                            (rising edge-triggered cell FDSE clocked by clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            or1200_ctrl/id_insn_reg[16]/D
                            (rising edge-triggered cell FDSE clocked by clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.215ns  (logic 0.128ns (59.464%)  route 0.087ns (40.536%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.048ns
    Source Clock Delay      (SCD):    1.627ns
    Clock Pessimism Removal (CPR):    0.410ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AE39                                              0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    AE39                                                              r  clk_IBUF_inst/I
    AE39                 IBUF (Prop_ibuf_I_O)         0.204     0.204 r  clk_IBUF_inst/O
                         net (fo=1, estimated)        0.877     1.081    clk_IBUF
    BUFGCTRL_X0Y16                                                    r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.107 r  clk_IBUF_BUFG_inst/O
                         net (fo=683, estimated)      0.520     1.627    or1200_if/clk_IBUF_BUFG
    SLICE_X119Y276                                                    r  or1200_if/insn_saved_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X119Y276       FDSE (Prop_fdse_C_Q)         0.100     1.727 r  or1200_if/insn_saved_reg[16]/Q
                         net (fo=1, estimated)        0.087     1.814    or1200_if/insn_saved[16]
    SLICE_X118Y276                                                    r  or1200_if/id_insn[16]_i_1/I3
    SLICE_X118Y276       LUT5 (Prop_lut5_I3_O)        0.028     1.842 r  or1200_if/id_insn[16]_i_1/O
                         net (fo=2, routed)           0.000     1.842    or1200_ctrl/I9[16]
    SLICE_X118Y276       FDSE                                         r  or1200_ctrl/id_insn_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AE39                                              0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    AE39                                                              r  clk_IBUF_inst/I
    AE39                 IBUF (Prop_ibuf_I_O)         0.371     0.371 r  clk_IBUF_inst/O
                         net (fo=1, estimated)        0.923     1.294    clk_IBUF
    BUFGCTRL_X0Y16                                                    r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.324 r  clk_IBUF_BUFG_inst/O
                         net (fo=683, estimated)      0.724     2.048    or1200_ctrl/clk_IBUF_BUFG
    SLICE_X118Y276                                                    r  or1200_ctrl/id_insn_reg[16]/C
                         clock pessimism             -0.410     1.638    
    SLICE_X118Y276       FDSE (Hold_fdse_C_D)         0.087     1.725    or1200_ctrl/id_insn_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.725    
                         arrival time                           1.842    
  -------------------------------------------------------------------
                         slack                                  0.117    

Slack (MET) :             0.123ns  (arrival time - required time)
  Source:                 or1200_wbmux/muxreg_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            or1200_operandmuxes/operand_a_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.410ns  (logic 0.128ns (31.252%)  route 0.282ns (68.748%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.200ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.054ns
    Source Clock Delay      (SCD):    1.629ns
    Clock Pessimism Removal (CPR):    0.225ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AE39                                              0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    AE39                                                              r  clk_IBUF_inst/I
    AE39                 IBUF (Prop_ibuf_I_O)         0.204     0.204 r  clk_IBUF_inst/O
                         net (fo=1, estimated)        0.877     1.081    clk_IBUF
    BUFGCTRL_X0Y16                                                    r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.107 r  clk_IBUF_BUFG_inst/O
                         net (fo=683, estimated)      0.522     1.629    or1200_wbmux/clk_IBUF_BUFG
    SLICE_X107Y289                                                    r  or1200_wbmux/muxreg_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y289       FDRE (Prop_fdre_C_Q)         0.100     1.729 r  or1200_wbmux/muxreg_reg[29]/Q
                         net (fo=2, estimated)        0.282     2.010    or1200_ctrl/I209[29]
    SLICE_X104Y288                                                    r  or1200_ctrl/operand_a[29]_i_1/I1
    SLICE_X104Y288       LUT5 (Prop_lut5_I1_O)        0.028     2.038 r  or1200_ctrl/operand_a[29]_i_1/O
                         net (fo=1, routed)           0.000     2.038    or1200_operandmuxes/D[29]
    SLICE_X104Y288       FDRE                                         r  or1200_operandmuxes/operand_a_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AE39                                              0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    AE39                                                              r  clk_IBUF_inst/I
    AE39                 IBUF (Prop_ibuf_I_O)         0.371     0.371 r  clk_IBUF_inst/O
                         net (fo=1, estimated)        0.923     1.294    clk_IBUF
    BUFGCTRL_X0Y16                                                    r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.324 r  clk_IBUF_BUFG_inst/O
                         net (fo=683, estimated)      0.730     2.054    or1200_operandmuxes/clk_IBUF_BUFG
    SLICE_X104Y288                                                    r  or1200_operandmuxes/operand_a_reg[29]/C
                         clock pessimism             -0.225     1.829    
    SLICE_X104Y288       FDRE (Hold_fdre_C_D)         0.087     1.916    or1200_operandmuxes/operand_a_reg[29]
  -------------------------------------------------------------------
                         required time                         -1.916    
                         arrival time                           2.038    
  -------------------------------------------------------------------
                         slack                                  0.123    

Slack (MET) :             0.127ns  (arrival time - required time)
  Source:                 or1200_wbmux/muxreg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            or1200_operandmuxes/operand_a_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.387ns  (logic 0.146ns (37.757%)  route 0.241ns (62.243%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.200ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.044ns
    Source Clock Delay      (SCD):    1.619ns
    Clock Pessimism Removal (CPR):    0.225ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AE39                                              0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    AE39                                                              r  clk_IBUF_inst/I
    AE39                 IBUF (Prop_ibuf_I_O)         0.204     0.204 r  clk_IBUF_inst/O
                         net (fo=1, estimated)        0.877     1.081    clk_IBUF
    BUFGCTRL_X0Y16                                                    r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.107 r  clk_IBUF_BUFG_inst/O
                         net (fo=683, estimated)      0.512     1.619    or1200_wbmux/clk_IBUF_BUFG
    SLICE_X106Y276                                                    r  or1200_wbmux/muxreg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y276       FDRE (Prop_fdre_C_Q)         0.118     1.737 r  or1200_wbmux/muxreg_reg[2]/Q
                         net (fo=2, estimated)        0.241     1.977    or1200_ctrl/I209[2]
    SLICE_X103Y276                                                    r  or1200_ctrl/operand_a[2]_i_1/I1
    SLICE_X103Y276       LUT5 (Prop_lut5_I1_O)        0.028     2.005 r  or1200_ctrl/operand_a[2]_i_1/O
                         net (fo=1, routed)           0.000     2.005    or1200_operandmuxes/D[2]
    SLICE_X103Y276       FDRE                                         r  or1200_operandmuxes/operand_a_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AE39                                              0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    AE39                                                              r  clk_IBUF_inst/I
    AE39                 IBUF (Prop_ibuf_I_O)         0.371     0.371 r  clk_IBUF_inst/O
                         net (fo=1, estimated)        0.923     1.294    clk_IBUF
    BUFGCTRL_X0Y16                                                    r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.324 r  clk_IBUF_BUFG_inst/O
                         net (fo=683, estimated)      0.720     2.044    or1200_operandmuxes/clk_IBUF_BUFG
    SLICE_X103Y276                                                    r  or1200_operandmuxes/operand_a_reg[2]/C
                         clock pessimism             -0.225     1.819    
    SLICE_X103Y276       FDRE (Hold_fdre_C_D)         0.060     1.879    or1200_operandmuxes/operand_a_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.879    
                         arrival time                           2.005    
  -------------------------------------------------------------------
                         slack                                  0.127    

Slack (MET) :             0.127ns  (arrival time - required time)
  Source:                 or1200_wbmux/muxreg_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            or1200_operandmuxes/operand_a_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.414ns  (logic 0.128ns (30.902%)  route 0.286ns (69.098%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.200ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.054ns
    Source Clock Delay      (SCD):    1.629ns
    Clock Pessimism Removal (CPR):    0.225ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AE39                                              0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    AE39                                                              r  clk_IBUF_inst/I
    AE39                 IBUF (Prop_ibuf_I_O)         0.204     0.204 r  clk_IBUF_inst/O
                         net (fo=1, estimated)        0.877     1.081    clk_IBUF
    BUFGCTRL_X0Y16                                                    r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.107 r  clk_IBUF_BUFG_inst/O
                         net (fo=683, estimated)      0.522     1.629    or1200_wbmux/clk_IBUF_BUFG
    SLICE_X107Y289                                                    r  or1200_wbmux/muxreg_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y289       FDRE (Prop_fdre_C_Q)         0.100     1.729 r  or1200_wbmux/muxreg_reg[27]/Q
                         net (fo=2, estimated)        0.286     2.015    or1200_ctrl/I209[27]
    SLICE_X104Y288                                                    r  or1200_ctrl/operand_a[27]_i_1/I1
    SLICE_X104Y288       LUT5 (Prop_lut5_I1_O)        0.028     2.043 r  or1200_ctrl/operand_a[27]_i_1/O
                         net (fo=1, routed)           0.000     2.043    or1200_operandmuxes/D[27]
    SLICE_X104Y288       FDRE                                         r  or1200_operandmuxes/operand_a_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AE39                                              0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    AE39                                                              r  clk_IBUF_inst/I
    AE39                 IBUF (Prop_ibuf_I_O)         0.371     0.371 r  clk_IBUF_inst/O
                         net (fo=1, estimated)        0.923     1.294    clk_IBUF
    BUFGCTRL_X0Y16                                                    r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.324 r  clk_IBUF_BUFG_inst/O
                         net (fo=683, estimated)      0.730     2.054    or1200_operandmuxes/clk_IBUF_BUFG
    SLICE_X104Y288                                                    r  or1200_operandmuxes/operand_a_reg[27]/C
                         clock pessimism             -0.225     1.829    
    SLICE_X104Y288       FDRE (Hold_fdre_C_D)         0.087     1.916    or1200_operandmuxes/operand_a_reg[27]
  -------------------------------------------------------------------
                         required time                         -1.916    
                         arrival time                           2.043    
  -------------------------------------------------------------------
                         slack                                  0.127    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 or1200_wbmux/muxreg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            or1200_operandmuxes/operand_a_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.390ns  (logic 0.128ns (32.840%)  route 0.262ns (67.160%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.198ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.046ns
    Source Clock Delay      (SCD):    1.623ns
    Clock Pessimism Removal (CPR):    0.225ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AE39                                              0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    AE39                                                              r  clk_IBUF_inst/I
    AE39                 IBUF (Prop_ibuf_I_O)         0.204     0.204 r  clk_IBUF_inst/O
                         net (fo=1, estimated)        0.877     1.081    clk_IBUF
    BUFGCTRL_X0Y16                                                    r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.107 r  clk_IBUF_BUFG_inst/O
                         net (fo=683, estimated)      0.516     1.623    or1200_wbmux/clk_IBUF_BUFG
    SLICE_X107Y280                                                    r  or1200_wbmux/muxreg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y280       FDRE (Prop_fdre_C_Q)         0.100     1.723 r  or1200_wbmux/muxreg_reg[0]/Q
                         net (fo=2, estimated)        0.262     1.984    or1200_ctrl/I209[0]
    SLICE_X103Y277                                                    r  or1200_ctrl/operand_a[0]_i_1/I1
    SLICE_X103Y277       LUT5 (Prop_lut5_I1_O)        0.028     2.012 r  or1200_ctrl/operand_a[0]_i_1/O
                         net (fo=1, routed)           0.000     2.012    or1200_operandmuxes/D[0]
    SLICE_X103Y277       FDRE                                         r  or1200_operandmuxes/operand_a_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AE39                                              0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    AE39                                                              r  clk_IBUF_inst/I
    AE39                 IBUF (Prop_ibuf_I_O)         0.371     0.371 r  clk_IBUF_inst/O
                         net (fo=1, estimated)        0.923     1.294    clk_IBUF
    BUFGCTRL_X0Y16                                                    r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     1.324 r  clk_IBUF_BUFG_inst/O
                         net (fo=683, estimated)      0.722     2.046    or1200_operandmuxes/clk_IBUF_BUFG
    SLICE_X103Y277                                                    r  or1200_operandmuxes/operand_a_reg[0]/C
                         clock pessimism             -0.225     1.821    
    SLICE_X103Y277       FDRE (Hold_fdre_C_D)         0.061     1.882    or1200_operandmuxes/operand_a_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.882    
                         arrival time                           2.012    
  -------------------------------------------------------------------
                         slack                                  0.131    




