library ieee;
use ieee.std_logic_1164.all;


entity counter_tb is
end entity;


architecture testbench of counter_tb is

	component counter
		port(
			step : in std_logic;
			clk  : in std_logic;
			x    : out std_logic_vector(operation_size-1 downto 0)
		);
	end component;
	
	begin
	
	

end architecture;