# CPU Implement in Verilog
## Single Cycle RISC-V Datapath Schematics
- ### Detail Schematic
![p1](https://github.com/ChingSsuyuan/CPU_Implement_Verilog/blob/824c368b2396667f14397a4a7d7e41988461efb3/Design%20Schematics/CPU1.png)
- ### Simple Schematic
![p3](https://github.com/ChingSsuyuan/CPU_Implement_Verilog/blob/0ee61d5a37c2c4a72669923d3575d11ccf364f6d/Design%20Schematics/Cpu_3.png)
## CPU Waveform 
![p2](https://github.com/ChingSsuyuan/CPU_Implement_Verilog/blob/460033829c0336be8cc324d4e1cf62db5998eb88/Design%20Schematics/Cpu_Waveform.png)

## Module Functions
- ### ALU: 
![p4](https://github.com/ChingSsuyuan/CPU_Implement_Verilog/blob/bc1fbd9cbc426db116dc6ba92ff4baf3de0b7096/Design%20Schematics/ALU.png)
- ### Program Counter:
- ### Instruction Memory:
- ### Immediate Gen:
