// Seed: 885445094
module module_0;
endmodule
module module_1 #(
    parameter id_0 = 32'd56,
    parameter id_2 = 32'd29
) (
    input tri  _id_0,
    input wire id_1 [id_0 : 1  -  id_2],
    input tri  _id_2
);
  logic id_4[-1  ==  -1 : 1];
  module_0 modCall_1 ();
  assign id_4 = -1;
  wire [id_0 : -1] id_5;
endmodule
module module_2 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13
);
  input wire id_13;
  inout wand id_12;
  input wire id_11;
  input wire id_10;
  input wire id_9;
  output wire id_8;
  input wire id_7;
  output supply1 id_6;
  inout wire id_5;
  output wire id_4;
  input wire id_3;
  inout wire id_2;
  module_0 modCall_1 ();
  output wand id_1;
  assign id_1 = {1'b0{1}};
  logic id_14;
  ;
  assign id_12 = -1;
  assign id_14 = id_11;
  parameter id_15 = 1 <= 1;
  assign id_12 = 1 - -1;
  assign id_4  = id_14;
  assign id_6  = 1;
endmodule
