--------------------------------------------------------------------------------
Release 14.7 Trace  (nt)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt\unwrapped\trce.exe -intstyle ise -v 3 -s 5 -n
3 -fastpaths -xml sprinkler_circuit.twx sprinkler_circuit.ncd -o
sprinkler_circuit.twr sprinkler_circuit.pcf -ucf spinkler_ucf.ucf

Design file:              sprinkler_circuit.ncd
Physical constraint file: sprinkler_circuit.pcf
Device,package,speed:     xc3s100e,cp132,-5 (PRODUCTION 1.27 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Pad to Pad
---------------+---------------+---------+
Source Pad     |Destination Pad|  Delay  |
---------------+---------------+---------+
A              |d0             |    6.899|
A              |d1             |    7.117|
A              |d2             |    6.902|
A              |d3             |    7.778|
A              |d4             |    8.098|
A              |d5             |    7.112|
A              |d6             |    7.385|
A              |d7             |    7.031|
B              |d0             |    6.955|
B              |d1             |    7.204|
B              |d2             |    7.076|
B              |d3             |    7.456|
B              |d4             |    7.771|
B              |d5             |    7.319|
B              |d6             |    7.449|
B              |d7             |    7.036|
C              |d0             |    7.059|
C              |d1             |    7.382|
C              |d2             |    7.521|
C              |d3             |    8.005|
C              |d4             |    8.291|
C              |d5             |    7.737|
C              |d6             |    7.600|
C              |d7             |    7.196|
enable         |d0             |    7.455|
enable         |d1             |    6.436|
enable         |d2             |    6.574|
enable         |d3             |    6.736|
enable         |d4             |    7.000|
enable         |d5             |    6.840|
enable         |d6             |    6.648|
enable         |d7             |    7.558|
---------------+---------------+---------+


Analysis completed Thu May 17 19:20:58 2018 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 166 MB



