#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_0000014b7be0a890 .scope module, "myNandTB" "myNandTB" 2 1;
 .timescale 0 0;
v0000014b7be22820_0 .var "input1", 0 0;
v0000014b7be228c0_0 .var "input2", 0 0;
v0000014b7be22960_0 .net "op", 0 0, L_0000014b7be554e0;  1 drivers
S_0000014b7be0aa20 .scope module, "myNandTB" "myNand" 2 4, 3 1 0, S_0000014b7be0a890;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "input1";
    .port_info 1 /INPUT 1 "input2";
    .port_info 2 /OUTPUT 1 "op";
L_0000014b7be554e0 .functor NAND 1, v0000014b7be22820_0, v0000014b7be228c0_0, C4<1>, C4<1>;
v0000014b7be23180_0 .net "input1", 0 0, v0000014b7be22820_0;  1 drivers
v0000014b7be226e0_0 .net "input2", 0 0, v0000014b7be228c0_0;  1 drivers
v0000014b7be22780_0 .net "op", 0 0, L_0000014b7be554e0;  alias, 1 drivers
    .scope S_0000014b7be0a890;
T_0 ;
    %vpi_call 2 6 "$monitor", v0000014b7be22820_0, v0000014b7be228c0_0, v0000014b7be22960_0 {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000014b7be22820_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000014b7be228c0_0, 0, 1;
    %delay 1, 0;
    %vpi_call 2 10 "$display", "Input1: %b, Input2: %b, Output: %b", v0000014b7be22820_0, v0000014b7be228c0_0, v0000014b7be22960_0 {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000014b7be22820_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000014b7be228c0_0, 0, 1;
    %delay 1, 0;
    %vpi_call 2 14 "$display", "Input1: %b, Input2: %b, Output: %b", v0000014b7be22820_0, v0000014b7be228c0_0, v0000014b7be22960_0 {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000014b7be22820_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000014b7be228c0_0, 0, 1;
    %delay 1, 0;
    %vpi_call 2 18 "$display", "Input1: %b, Input2: %b, Output: %b", v0000014b7be22820_0, v0000014b7be228c0_0, v0000014b7be22960_0 {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000014b7be22820_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000014b7be228c0_0, 0, 1;
    %delay 1, 0;
    %vpi_call 2 22 "$display", "Input1: %b, Input2: %b, Output: %b", v0000014b7be22820_0, v0000014b7be228c0_0, v0000014b7be22960_0 {0 0 0};
    %end;
    .thread T_0;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "myNandTB.sv";
    "myNandGateLevelModel.sv";
