Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2018.1 (lin64) Build 2188600 Wed Apr  4 18:39:19 MDT 2018
| Date              : Thu Aug 26 03:46:41 2021
| Host              : animal.digi.e-technik.uni-kassel.de running 64-bit AlmaLinux release 8.3 (Purple Manul)
| Command           : report_timing -file /home/nfiege/Repositories/origami/vhdl/ratII/synth/iir_sos16/UniformILPNew/iir_sos16_UniformILPNew_46_ultrascale2_250/implementedSystem_timing_synth.rpt
| Design            : implementedSystem_toplevel
| Device            : xcvu13p-fhga2104
| Speed File        : -2  PRODUCTION 1.19 03-17-2018
| Temperature Grade : E
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             0.269ns  (required time - arrival time)
  Source:                 Delay1No8_instance/Y_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            Sum1_0_impl_instance/FPAddSubOp_instance/shiftedFracY_d1_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk rise@4.000ns - clk rise@0.000ns)
  Data Path Delay:        3.658ns  (logic 0.991ns (27.091%)  route 2.667ns (72.909%))
  Logic Levels:           10  (CARRY8=3 LUT3=1 LUT4=1 LUT5=3 LUT6=2)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.701ns = ( 5.701 - 4.000 ) 
    Source Clock Delay      (SCD):    2.123ns
    Clock Pessimism Removal (CPR):    0.359ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.172ns (routing 0.170ns, distribution 1.002ns)
  Clock Net Delay (Destination): 1.041ns (routing 0.155ns, distribution 0.886ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AP13                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AP13                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.600     0.600 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.600    clk_IBUF_inst/OUT
    AP13                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.600 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     0.923    clk_IBUF
    BUFGCE_X0Y170        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.951 r  clk_IBUF_BUFG_inst/O
    X4Y7 (CLOCK_ROOT)    net (fo=11694, routed)       1.172     2.123    Delay1No8_instance/clk_IBUF_BUFG
    SLICE_X119Y429       FDCE                                         r  Delay1No8_instance/Y_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X119Y429       FDCE (Prop_DFF_SLICEL_C_Q)
                                                      0.079     2.202 r  Delay1No8_instance/Y_reg[8]/Q
                         net (fo=4, routed)           0.762     2.964    Delay1No8_instance/Q[8]
    SLICE_X127Y458       LUT4 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.123     3.087 r  Delay1No8_instance/geqOp_carry_i_12/O
                         net (fo=1, routed)           0.007     3.094    Sum1_0_impl_instance/FPAddSubOp_instance/S[4]
    SLICE_X127Y458       CARRY8 (Prop_CARRY8_SLICEL_S[4]_CO[7])
                                                      0.153     3.247 r  Sum1_0_impl_instance/FPAddSubOp_instance/geqOp_carry/CO[7]
                         net (fo=1, routed)           0.026     3.273    Sum1_0_impl_instance/FPAddSubOp_instance/geqOp_carry_n_0
    SLICE_X127Y459       CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     3.288 r  Sum1_0_impl_instance/FPAddSubOp_instance/geqOp_carry__0/CO[7]
                         net (fo=1, routed)           0.026     3.314    Sum1_0_impl_instance/FPAddSubOp_instance/geqOp_carry__0_n_0
    SLICE_X127Y460       CARRY8 (Prop_CARRY8_SLICEL_CI_CO[0])
                                                      0.052     3.366 r  Sum1_0_impl_instance/FPAddSubOp_instance/geqOp_carry__1/CO[0]
                         net (fo=72, routed)          0.307     3.673    Delay1No9_instance/CO[0]
    SLICE_X126Y460       LUT5 (Prop_G5LUT_SLICEM_I4_O)
                                                      0.137     3.810 f  Delay1No9_instance/shiftedFracY_d1[12]_i_4/O
                         net (fo=3, routed)           0.200     4.010    Delay1No8_instance/Y_reg[23]_0[0]
    SLICE_X126Y461       LUT6 (Prop_H6LUT_SLICEM_I2_O)
                                                      0.152     4.162 f  Delay1No8_instance/shiftedFracY_d1[32]_i_9/O
                         net (fo=3, routed)           0.146     4.308    Delay1No8_instance/shiftedFracY_d1[32]_i_9_n_0
    SLICE_X125Y460       LUT5 (Prop_F6LUT_SLICEL_I4_O)
                                                      0.049     4.357 r  Delay1No8_instance/shiftedFracY_d1[45]_i_4/O
                         net (fo=31, routed)          0.384     4.741    Delay1No9_instance/Y_reg[23]_0
    SLICE_X128Y459       LUT6 (Prop_E6LUT_SLICEM_I4_O)
                                                      0.091     4.832 r  Delay1No9_instance/shiftedFracY_d1[26]_i_2/O
                         net (fo=5, routed)           0.361     5.193    Delay1No9_instance/Sum1_0_impl_instance/level2[19]
    SLICE_X125Y459       LUT5 (Prop_G6LUT_SLICEL_I2_O)
                                                      0.089     5.282 r  Delay1No9_instance/shiftedFracY_d1[38]_i_1/O
                         net (fo=2, routed)           0.382     5.664    Delay1No9_instance/level4__0[16]
    SLICE_X128Y458       LUT3 (Prop_C6LUT_SLICEM_I0_O)
                                                      0.051     5.715 r  Delay1No9_instance/shiftedFracY_d1[22]_i_1/O
                         net (fo=1, routed)           0.066     5.781    Sum1_0_impl_instance/FPAddSubOp_instance/shiftedFracY[11]
    SLICE_X128Y458       FDRE                                         r  Sum1_0_impl_instance/FPAddSubOp_instance/shiftedFracY_d1_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        4.000     4.000 r  
    AP13                                              0.000     4.000 r  clk (IN)
                         net (fo=0)                   0.000     4.000    clk_IBUF_inst/I
    AP13                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.349     4.349 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     4.349    clk_IBUF_inst/OUT
    AP13                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     4.349 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.287     4.636    clk_IBUF
    BUFGCE_X0Y170        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     4.660 r  clk_IBUF_BUFG_inst/O
    X4Y7 (CLOCK_ROOT)    net (fo=11694, routed)       1.041     5.701    Sum1_0_impl_instance/FPAddSubOp_instance/clk_IBUF_BUFG
    SLICE_X128Y458       FDRE                                         r  Sum1_0_impl_instance/FPAddSubOp_instance/shiftedFracY_d1_reg[22]/C
                         clock pessimism              0.359     6.060    
                         clock uncertainty           -0.035     6.024    
    SLICE_X128Y458       FDRE (Setup_CFF_SLICEM_C_D)
                                                      0.025     6.049    Sum1_0_impl_instance/FPAddSubOp_instance/shiftedFracY_d1_reg[22]
  -------------------------------------------------------------------
                         required time                          6.049    
                         arrival time                          -5.781    
  -------------------------------------------------------------------
                         slack                                  0.269    




