{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus II " "Info: Running Quartus II Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 6.0 Build 202 06/20/2006 Service Pack 1 SJ Full Version " "Info: Version 6.0 Build 202 06/20/2006 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0} { "Info" "IQEXE_START_BANNER_TIME" "Sun May 13 10:19:30 2012 " "Info: Processing started: Sun May 13 10:19:30 2012" {  } {  } 0 0 "Processing started: %1!s!" 0 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off mod60 -c mod60 --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off mod60 -c mod60 --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "CLK " "Info: Assuming node \"CLK\" is an undefined clock" {  } { { "mod60.bdf" "" { Schematic "I:/pro/wdgb_mod/mod60.bdf" { { 400 -16 152 416 "CLK" "" } } } } { "e:/wdgb/win/Assignment Editor.qase" "" { Assignment "e:/wdgb/win/Assignment Editor.qase" 1 { { 0 "CLK" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT_RESTRICTED" "CLK register register 74163:inst\|f74163:sub\|134 74163:inst1\|f74163:sub\|111 340.02 MHz Internal " "Info: Clock \"CLK\" Internal fmax is restricted to 340.02 MHz between source register \"74163:inst\|f74163:sub\|134\" and destination register \"74163:inst1\|f74163:sub\|111\"" { { "Info" "ITDB_CLOCK_RATE" "clock 2.941 ns " "Info: fmax restricted to clock pin edge rate 2.941 ns. Expand message to see actual delay path." { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "2.301 ns + Longest register register " "Info: + Longest register to register delay is 2.301 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns 74163:inst\|f74163:sub\|134 1 REG LCFF_X33_Y2_N17 5 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X33_Y2_N17; Fanout = 5; REG Node = '74163:inst\|f74163:sub\|134'" {  } { { "e:/wdgb/win/TimingClosureFloorplan.fld" "" { Floorplan "e:/wdgb/win/TimingClosureFloorplan.fld" "" "" { 74163:inst|f74163:sub|134 } "NODE_NAME" } } { "f74163.bdf" "" { Schematic "e:/wdgb/libraries/others/maxplus2/f74163.bdf" { { 720 712 776 800 "134" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.482 ns) + CELL(0.366 ns) 0.848 ns inst3~20 2 COMB LCCOMB_X33_Y2_N14 1 " "Info: 2: + IC(0.482 ns) + CELL(0.366 ns) = 0.848 ns; Loc. = LCCOMB_X33_Y2_N14; Fanout = 1; COMB Node = 'inst3~20'" {  } { { "e:/wdgb/win/TimingClosureFloorplan.fld" "" { Floorplan "e:/wdgb/win/TimingClosureFloorplan.fld" "" "0.848 ns" { 74163:inst|f74163:sub|134 inst3~20 } "NODE_NAME" } } { "mod60.bdf" "" { Schematic "I:/pro/wdgb_mod/mod60.bdf" { { 344 592 656 424 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.393 ns) + CELL(0.370 ns) 1.611 ns 74163:inst1\|f74163:sub\|109 3 COMB LCCOMB_X33_Y2_N10 1 " "Info: 3: + IC(0.393 ns) + CELL(0.370 ns) = 1.611 ns; Loc. = LCCOMB_X33_Y2_N10; Fanout = 1; COMB Node = '74163:inst1\|f74163:sub\|109'" {  } { { "e:/wdgb/win/TimingClosureFloorplan.fld" "" { Floorplan "e:/wdgb/win/TimingClosureFloorplan.fld" "" "0.763 ns" { inst3~20 74163:inst1|f74163:sub|109 } "NODE_NAME" } } { "f74163.bdf" "" { Schematic "e:/wdgb/libraries/others/maxplus2/f74163.bdf" { { 360 304 368 400 "109" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.376 ns) + CELL(0.206 ns) 2.193 ns 74163:inst1\|f74163:sub\|115~207 4 COMB LCCOMB_X33_Y2_N24 1 " "Info: 4: + IC(0.376 ns) + CELL(0.206 ns) = 2.193 ns; Loc. = LCCOMB_X33_Y2_N24; Fanout = 1; COMB Node = '74163:inst1\|f74163:sub\|115~207'" {  } { { "e:/wdgb/win/TimingClosureFloorplan.fld" "" { Floorplan "e:/wdgb/win/TimingClosureFloorplan.fld" "" "0.582 ns" { 74163:inst1|f74163:sub|109 74163:inst1|f74163:sub|115~207 } "NODE_NAME" } } { "f74163.bdf" "" { Schematic "e:/wdgb/libraries/others/maxplus2/f74163.bdf" { { 320 608 672 360 "115" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 2.301 ns 74163:inst1\|f74163:sub\|111 5 REG LCFF_X33_Y2_N25 3 " "Info: 5: + IC(0.000 ns) + CELL(0.108 ns) = 2.301 ns; Loc. = LCFF_X33_Y2_N25; Fanout = 3; REG Node = '74163:inst1\|f74163:sub\|111'" {  } { { "e:/wdgb/win/TimingClosureFloorplan.fld" "" { Floorplan "e:/wdgb/win/TimingClosureFloorplan.fld" "" "0.108 ns" { 74163:inst1|f74163:sub|115~207 74163:inst1|f74163:sub|111 } "NODE_NAME" } } { "f74163.bdf" "" { Schematic "e:/wdgb/libraries/others/maxplus2/f74163.bdf" { { 320 712 776 400 "111" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.050 ns ( 45.63 % ) " "Info: Total cell delay = 1.050 ns ( 45.63 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.251 ns ( 54.37 % ) " "Info: Total interconnect delay = 1.251 ns ( 54.37 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "e:/wdgb/win/TimingClosureFloorplan.fld" "" { Floorplan "e:/wdgb/win/TimingClosureFloorplan.fld" "" "2.301 ns" { 74163:inst|f74163:sub|134 inst3~20 74163:inst1|f74163:sub|109 74163:inst1|f74163:sub|115~207 74163:inst1|f74163:sub|111 } "NODE_NAME" } } { "e:/wdgb/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "e:/wdgb/win/Technology_Viewer.qrui" "2.301 ns" { 74163:inst|f74163:sub|134 inst3~20 74163:inst1|f74163:sub|109 74163:inst1|f74163:sub|115~207 74163:inst1|f74163:sub|111 } { 0.000ns 0.482ns 0.393ns 0.376ns 0.000ns } { 0.000ns 0.366ns 0.370ns 0.206ns 0.108ns } } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK destination 2.826 ns + Shortest register " "Info: + Shortest clock path from clock \"CLK\" to destination register is 2.826 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.090 ns) 1.090 ns CLK 1 CLK PIN_17 1 " "Info: 1: + IC(0.000 ns) + CELL(1.090 ns) = 1.090 ns; Loc. = PIN_17; Fanout = 1; CLK Node = 'CLK'" {  } { { "e:/wdgb/win/TimingClosureFloorplan.fld" "" { Floorplan "e:/wdgb/win/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "mod60.bdf" "" { Schematic "I:/pro/wdgb_mod/mod60.bdf" { { 400 -16 152 416 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.139 ns) + CELL(0.000 ns) 1.229 ns CLK~clkctrl 2 COMB CLKCTRL_G2 6 " "Info: 2: + IC(0.139 ns) + CELL(0.000 ns) = 1.229 ns; Loc. = CLKCTRL_G2; Fanout = 6; COMB Node = 'CLK~clkctrl'" {  } { { "e:/wdgb/win/TimingClosureFloorplan.fld" "" { Floorplan "e:/wdgb/win/TimingClosureFloorplan.fld" "" "0.139 ns" { CLK CLK~clkctrl } "NODE_NAME" } } { "mod60.bdf" "" { Schematic "I:/pro/wdgb_mod/mod60.bdf" { { 400 -16 152 416 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.931 ns) + CELL(0.666 ns) 2.826 ns 74163:inst1\|f74163:sub\|111 3 REG LCFF_X33_Y2_N25 3 " "Info: 3: + IC(0.931 ns) + CELL(0.666 ns) = 2.826 ns; Loc. = LCFF_X33_Y2_N25; Fanout = 3; REG Node = '74163:inst1\|f74163:sub\|111'" {  } { { "e:/wdgb/win/TimingClosureFloorplan.fld" "" { Floorplan "e:/wdgb/win/TimingClosureFloorplan.fld" "" "1.597 ns" { CLK~clkctrl 74163:inst1|f74163:sub|111 } "NODE_NAME" } } { "f74163.bdf" "" { Schematic "e:/wdgb/libraries/others/maxplus2/f74163.bdf" { { 320 712 776 400 "111" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.756 ns ( 62.14 % ) " "Info: Total cell delay = 1.756 ns ( 62.14 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.070 ns ( 37.86 % ) " "Info: Total interconnect delay = 1.070 ns ( 37.86 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "e:/wdgb/win/TimingClosureFloorplan.fld" "" { Floorplan "e:/wdgb/win/TimingClosureFloorplan.fld" "" "2.826 ns" { CLK CLK~clkctrl 74163:inst1|f74163:sub|111 } "NODE_NAME" } } { "e:/wdgb/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "e:/wdgb/win/Technology_Viewer.qrui" "2.826 ns" { CLK CLK~combout CLK~clkctrl 74163:inst1|f74163:sub|111 } { 0.000ns 0.000ns 0.139ns 0.931ns } { 0.000ns 1.090ns 0.000ns 0.666ns } } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK source 2.826 ns - Longest register " "Info: - Longest clock path from clock \"CLK\" to source register is 2.826 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.090 ns) 1.090 ns CLK 1 CLK PIN_17 1 " "Info: 1: + IC(0.000 ns) + CELL(1.090 ns) = 1.090 ns; Loc. = PIN_17; Fanout = 1; CLK Node = 'CLK'" {  } { { "e:/wdgb/win/TimingClosureFloorplan.fld" "" { Floorplan "e:/wdgb/win/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "mod60.bdf" "" { Schematic "I:/pro/wdgb_mod/mod60.bdf" { { 400 -16 152 416 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.139 ns) + CELL(0.000 ns) 1.229 ns CLK~clkctrl 2 COMB CLKCTRL_G2 6 " "Info: 2: + IC(0.139 ns) + CELL(0.000 ns) = 1.229 ns; Loc. = CLKCTRL_G2; Fanout = 6; COMB Node = 'CLK~clkctrl'" {  } { { "e:/wdgb/win/TimingClosureFloorplan.fld" "" { Floorplan "e:/wdgb/win/TimingClosureFloorplan.fld" "" "0.139 ns" { CLK CLK~clkctrl } "NODE_NAME" } } { "mod60.bdf" "" { Schematic "I:/pro/wdgb_mod/mod60.bdf" { { 400 -16 152 416 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.931 ns) + CELL(0.666 ns) 2.826 ns 74163:inst\|f74163:sub\|134 3 REG LCFF_X33_Y2_N17 5 " "Info: 3: + IC(0.931 ns) + CELL(0.666 ns) = 2.826 ns; Loc. = LCFF_X33_Y2_N17; Fanout = 5; REG Node = '74163:inst\|f74163:sub\|134'" {  } { { "e:/wdgb/win/TimingClosureFloorplan.fld" "" { Floorplan "e:/wdgb/win/TimingClosureFloorplan.fld" "" "1.597 ns" { CLK~clkctrl 74163:inst|f74163:sub|134 } "NODE_NAME" } } { "f74163.bdf" "" { Schematic "e:/wdgb/libraries/others/maxplus2/f74163.bdf" { { 720 712 776 800 "134" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.756 ns ( 62.14 % ) " "Info: Total cell delay = 1.756 ns ( 62.14 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.070 ns ( 37.86 % ) " "Info: Total interconnect delay = 1.070 ns ( 37.86 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "e:/wdgb/win/TimingClosureFloorplan.fld" "" { Floorplan "e:/wdgb/win/TimingClosureFloorplan.fld" "" "2.826 ns" { CLK CLK~clkctrl 74163:inst|f74163:sub|134 } "NODE_NAME" } } { "e:/wdgb/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "e:/wdgb/win/Technology_Viewer.qrui" "2.826 ns" { CLK CLK~combout CLK~clkctrl 74163:inst|f74163:sub|134 } { 0.000ns 0.000ns 0.139ns 0.931ns } { 0.000ns 1.090ns 0.000ns 0.666ns } } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0}  } { { "e:/wdgb/win/TimingClosureFloorplan.fld" "" { Floorplan "e:/wdgb/win/TimingClosureFloorplan.fld" "" "2.826 ns" { CLK CLK~clkctrl 74163:inst1|f74163:sub|111 } "NODE_NAME" } } { "e:/wdgb/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "e:/wdgb/win/Technology_Viewer.qrui" "2.826 ns" { CLK CLK~combout CLK~clkctrl 74163:inst1|f74163:sub|111 } { 0.000ns 0.000ns 0.139ns 0.931ns } { 0.000ns 1.090ns 0.000ns 0.666ns } } } { "e:/wdgb/win/TimingClosureFloorplan.fld" "" { Floorplan "e:/wdgb/win/TimingClosureFloorplan.fld" "" "2.826 ns" { CLK CLK~clkctrl 74163:inst|f74163:sub|134 } "NODE_NAME" } } { "e:/wdgb/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "e:/wdgb/win/Technology_Viewer.qrui" "2.826 ns" { CLK CLK~combout CLK~clkctrl 74163:inst|f74163:sub|134 } { 0.000ns 0.000ns 0.139ns 0.931ns } { 0.000ns 1.090ns 0.000ns 0.666ns } } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns + " "Info: + Micro clock to output delay of source is 0.304 ns" {  } { { "f74163.bdf" "" { Schematic "e:/wdgb/libraries/others/maxplus2/f74163.bdf" { { 720 712 776 800 "134" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0} { "Info" "ITDB_FULL_TSU_DELAY" "-0.040 ns + " "Info: + Micro setup delay of destination is -0.040 ns" {  } { { "f74163.bdf" "" { Schematic "e:/wdgb/libraries/others/maxplus2/f74163.bdf" { { 320 712 776 400 "111" "" } } } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0}  } { { "e:/wdgb/win/TimingClosureFloorplan.fld" "" { Floorplan "e:/wdgb/win/TimingClosureFloorplan.fld" "" "2.301 ns" { 74163:inst|f74163:sub|134 inst3~20 74163:inst1|f74163:sub|109 74163:inst1|f74163:sub|115~207 74163:inst1|f74163:sub|111 } "NODE_NAME" } } { "e:/wdgb/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "e:/wdgb/win/Technology_Viewer.qrui" "2.301 ns" { 74163:inst|f74163:sub|134 inst3~20 74163:inst1|f74163:sub|109 74163:inst1|f74163:sub|115~207 74163:inst1|f74163:sub|111 } { 0.000ns 0.482ns 0.393ns 0.376ns 0.000ns } { 0.000ns 0.366ns 0.370ns 0.206ns 0.108ns } } } { "e:/wdgb/win/TimingClosureFloorplan.fld" "" { Floorplan "e:/wdgb/win/TimingClosureFloorplan.fld" "" "2.826 ns" { CLK CLK~clkctrl 74163:inst1|f74163:sub|111 } "NODE_NAME" } } { "e:/wdgb/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "e:/wdgb/win/Technology_Viewer.qrui" "2.826 ns" { CLK CLK~combout CLK~clkctrl 74163:inst1|f74163:sub|111 } { 0.000ns 0.000ns 0.139ns 0.931ns } { 0.000ns 1.090ns 0.000ns 0.666ns } } } { "e:/wdgb/win/TimingClosureFloorplan.fld" "" { Floorplan "e:/wdgb/win/TimingClosureFloorplan.fld" "" "2.826 ns" { CLK CLK~clkctrl 74163:inst|f74163:sub|134 } "NODE_NAME" } } { "e:/wdgb/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "e:/wdgb/win/Technology_Viewer.qrui" "2.826 ns" { CLK CLK~combout CLK~clkctrl 74163:inst|f74163:sub|134 } { 0.000ns 0.000ns 0.139ns 0.931ns } { 0.000ns 1.090ns 0.000ns 0.666ns } } }  } 0 0 "fmax restricted to %1!s! pin edge rate %2!s!. Expand message to see actual delay path." 0 0}  } { { "e:/wdgb/win/TimingClosureFloorplan.fld" "" { Floorplan "e:/wdgb/win/TimingClosureFloorplan.fld" "" "" { 74163:inst1|f74163:sub|111 } "NODE_NAME" } } { "e:/wdgb/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "e:/wdgb/win/Technology_Viewer.qrui" "" { 74163:inst1|f74163:sub|111 } {  } {  } } } { "f74163.bdf" "" { Schematic "e:/wdgb/libraries/others/maxplus2/f74163.bdf" { { 320 712 776 400 "111" "" } } } }  } 0 0 "Clock \"%1!s!\" %7!s! fmax is restricted to %6!s! between source %2!s! \"%4!s!\" and destination %3!s! \"%5!s!\"" 0 0}
{ "Info" "ITDB_TSU_RESULT" "74163:inst1\|f74163:sub\|111 Go CLK 6.174 ns register " "Info: tsu for register \"74163:inst1\|f74163:sub\|111\" (data pin = \"Go\", clock pin = \"CLK\") is 6.174 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "9.040 ns + Longest pin register " "Info: + Longest pin to register delay is 9.040 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.935 ns) 0.935 ns Go 1 PIN PIN_87 4 " "Info: 1: + IC(0.000 ns) + CELL(0.935 ns) = 0.935 ns; Loc. = PIN_87; Fanout = 4; PIN Node = 'Go'" {  } { { "e:/wdgb/win/TimingClosureFloorplan.fld" "" { Floorplan "e:/wdgb/win/TimingClosureFloorplan.fld" "" "" { Go } "NODE_NAME" } } { "mod60.bdf" "" { Schematic "I:/pro/wdgb_mod/mod60.bdf" { { 344 -16 152 360 "Go" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(6.198 ns) + CELL(0.615 ns) 7.748 ns 74163:inst1\|f74163:sub\|105~10 2 COMB LCCOMB_X33_Y2_N18 3 " "Info: 2: + IC(6.198 ns) + CELL(0.615 ns) = 7.748 ns; Loc. = LCCOMB_X33_Y2_N18; Fanout = 3; COMB Node = '74163:inst1\|f74163:sub\|105~10'" {  } { { "e:/wdgb/win/TimingClosureFloorplan.fld" "" { Floorplan "e:/wdgb/win/TimingClosureFloorplan.fld" "" "6.813 ns" { Go 74163:inst1|f74163:sub|105~10 } "NODE_NAME" } } { "f74163.bdf" "" { Schematic "e:/wdgb/libraries/others/maxplus2/f74163.bdf" { { 152 216 280 192 "105" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.396 ns) + CELL(0.206 ns) 8.350 ns 74163:inst1\|f74163:sub\|109 3 COMB LCCOMB_X33_Y2_N10 1 " "Info: 3: + IC(0.396 ns) + CELL(0.206 ns) = 8.350 ns; Loc. = LCCOMB_X33_Y2_N10; Fanout = 1; COMB Node = '74163:inst1\|f74163:sub\|109'" {  } { { "e:/wdgb/win/TimingClosureFloorplan.fld" "" { Floorplan "e:/wdgb/win/TimingClosureFloorplan.fld" "" "0.602 ns" { 74163:inst1|f74163:sub|105~10 74163:inst1|f74163:sub|109 } "NODE_NAME" } } { "f74163.bdf" "" { Schematic "e:/wdgb/libraries/others/maxplus2/f74163.bdf" { { 360 304 368 400 "109" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.376 ns) + CELL(0.206 ns) 8.932 ns 74163:inst1\|f74163:sub\|115~207 4 COMB LCCOMB_X33_Y2_N24 1 " "Info: 4: + IC(0.376 ns) + CELL(0.206 ns) = 8.932 ns; Loc. = LCCOMB_X33_Y2_N24; Fanout = 1; COMB Node = '74163:inst1\|f74163:sub\|115~207'" {  } { { "e:/wdgb/win/TimingClosureFloorplan.fld" "" { Floorplan "e:/wdgb/win/TimingClosureFloorplan.fld" "" "0.582 ns" { 74163:inst1|f74163:sub|109 74163:inst1|f74163:sub|115~207 } "NODE_NAME" } } { "f74163.bdf" "" { Schematic "e:/wdgb/libraries/others/maxplus2/f74163.bdf" { { 320 608 672 360 "115" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 9.040 ns 74163:inst1\|f74163:sub\|111 5 REG LCFF_X33_Y2_N25 3 " "Info: 5: + IC(0.000 ns) + CELL(0.108 ns) = 9.040 ns; Loc. = LCFF_X33_Y2_N25; Fanout = 3; REG Node = '74163:inst1\|f74163:sub\|111'" {  } { { "e:/wdgb/win/TimingClosureFloorplan.fld" "" { Floorplan "e:/wdgb/win/TimingClosureFloorplan.fld" "" "0.108 ns" { 74163:inst1|f74163:sub|115~207 74163:inst1|f74163:sub|111 } "NODE_NAME" } } { "f74163.bdf" "" { Schematic "e:/wdgb/libraries/others/maxplus2/f74163.bdf" { { 320 712 776 400 "111" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.070 ns ( 22.90 % ) " "Info: Total cell delay = 2.070 ns ( 22.90 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "6.970 ns ( 77.10 % ) " "Info: Total interconnect delay = 6.970 ns ( 77.10 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "e:/wdgb/win/TimingClosureFloorplan.fld" "" { Floorplan "e:/wdgb/win/TimingClosureFloorplan.fld" "" "9.040 ns" { Go 74163:inst1|f74163:sub|105~10 74163:inst1|f74163:sub|109 74163:inst1|f74163:sub|115~207 74163:inst1|f74163:sub|111 } "NODE_NAME" } } { "e:/wdgb/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "e:/wdgb/win/Technology_Viewer.qrui" "9.040 ns" { Go Go~combout 74163:inst1|f74163:sub|105~10 74163:inst1|f74163:sub|109 74163:inst1|f74163:sub|115~207 74163:inst1|f74163:sub|111 } { 0.000ns 0.000ns 6.198ns 0.396ns 0.376ns 0.000ns } { 0.000ns 0.935ns 0.615ns 0.206ns 0.206ns 0.108ns } } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0} { "Info" "ITDB_FULL_TSU_DELAY" "-0.040 ns + " "Info: + Micro setup delay of destination is -0.040 ns" {  } { { "f74163.bdf" "" { Schematic "e:/wdgb/libraries/others/maxplus2/f74163.bdf" { { 320 712 776 400 "111" "" } } } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK destination 2.826 ns - Shortest register " "Info: - Shortest clock path from clock \"CLK\" to destination register is 2.826 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.090 ns) 1.090 ns CLK 1 CLK PIN_17 1 " "Info: 1: + IC(0.000 ns) + CELL(1.090 ns) = 1.090 ns; Loc. = PIN_17; Fanout = 1; CLK Node = 'CLK'" {  } { { "e:/wdgb/win/TimingClosureFloorplan.fld" "" { Floorplan "e:/wdgb/win/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "mod60.bdf" "" { Schematic "I:/pro/wdgb_mod/mod60.bdf" { { 400 -16 152 416 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.139 ns) + CELL(0.000 ns) 1.229 ns CLK~clkctrl 2 COMB CLKCTRL_G2 6 " "Info: 2: + IC(0.139 ns) + CELL(0.000 ns) = 1.229 ns; Loc. = CLKCTRL_G2; Fanout = 6; COMB Node = 'CLK~clkctrl'" {  } { { "e:/wdgb/win/TimingClosureFloorplan.fld" "" { Floorplan "e:/wdgb/win/TimingClosureFloorplan.fld" "" "0.139 ns" { CLK CLK~clkctrl } "NODE_NAME" } } { "mod60.bdf" "" { Schematic "I:/pro/wdgb_mod/mod60.bdf" { { 400 -16 152 416 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.931 ns) + CELL(0.666 ns) 2.826 ns 74163:inst1\|f74163:sub\|111 3 REG LCFF_X33_Y2_N25 3 " "Info: 3: + IC(0.931 ns) + CELL(0.666 ns) = 2.826 ns; Loc. = LCFF_X33_Y2_N25; Fanout = 3; REG Node = '74163:inst1\|f74163:sub\|111'" {  } { { "e:/wdgb/win/TimingClosureFloorplan.fld" "" { Floorplan "e:/wdgb/win/TimingClosureFloorplan.fld" "" "1.597 ns" { CLK~clkctrl 74163:inst1|f74163:sub|111 } "NODE_NAME" } } { "f74163.bdf" "" { Schematic "e:/wdgb/libraries/others/maxplus2/f74163.bdf" { { 320 712 776 400 "111" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.756 ns ( 62.14 % ) " "Info: Total cell delay = 1.756 ns ( 62.14 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.070 ns ( 37.86 % ) " "Info: Total interconnect delay = 1.070 ns ( 37.86 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "e:/wdgb/win/TimingClosureFloorplan.fld" "" { Floorplan "e:/wdgb/win/TimingClosureFloorplan.fld" "" "2.826 ns" { CLK CLK~clkctrl 74163:inst1|f74163:sub|111 } "NODE_NAME" } } { "e:/wdgb/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "e:/wdgb/win/Technology_Viewer.qrui" "2.826 ns" { CLK CLK~combout CLK~clkctrl 74163:inst1|f74163:sub|111 } { 0.000ns 0.000ns 0.139ns 0.931ns } { 0.000ns 1.090ns 0.000ns 0.666ns } } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0}  } { { "e:/wdgb/win/TimingClosureFloorplan.fld" "" { Floorplan "e:/wdgb/win/TimingClosureFloorplan.fld" "" "9.040 ns" { Go 74163:inst1|f74163:sub|105~10 74163:inst1|f74163:sub|109 74163:inst1|f74163:sub|115~207 74163:inst1|f74163:sub|111 } "NODE_NAME" } } { "e:/wdgb/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "e:/wdgb/win/Technology_Viewer.qrui" "9.040 ns" { Go Go~combout 74163:inst1|f74163:sub|105~10 74163:inst1|f74163:sub|109 74163:inst1|f74163:sub|115~207 74163:inst1|f74163:sub|111 } { 0.000ns 0.000ns 6.198ns 0.396ns 0.376ns 0.000ns } { 0.000ns 0.935ns 0.615ns 0.206ns 0.206ns 0.108ns } } } { "e:/wdgb/win/TimingClosureFloorplan.fld" "" { Floorplan "e:/wdgb/win/TimingClosureFloorplan.fld" "" "2.826 ns" { CLK CLK~clkctrl 74163:inst1|f74163:sub|111 } "NODE_NAME" } } { "e:/wdgb/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "e:/wdgb/win/Technology_Viewer.qrui" "2.826 ns" { CLK CLK~combout CLK~clkctrl 74163:inst1|f74163:sub|111 } { 0.000ns 0.000ns 0.139ns 0.931ns } { 0.000ns 1.090ns 0.000ns 0.666ns } } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0}
{ "Info" "ITDB_FULL_TCO_RESULT" "CLK Qd 74163:inst\|f74163:sub\|134 9.929 ns register " "Info: tco from clock \"CLK\" to destination pin \"Qd\" through register \"74163:inst\|f74163:sub\|134\" is 9.929 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK source 2.826 ns + Longest register " "Info: + Longest clock path from clock \"CLK\" to source register is 2.826 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.090 ns) 1.090 ns CLK 1 CLK PIN_17 1 " "Info: 1: + IC(0.000 ns) + CELL(1.090 ns) = 1.090 ns; Loc. = PIN_17; Fanout = 1; CLK Node = 'CLK'" {  } { { "e:/wdgb/win/TimingClosureFloorplan.fld" "" { Floorplan "e:/wdgb/win/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "mod60.bdf" "" { Schematic "I:/pro/wdgb_mod/mod60.bdf" { { 400 -16 152 416 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.139 ns) + CELL(0.000 ns) 1.229 ns CLK~clkctrl 2 COMB CLKCTRL_G2 6 " "Info: 2: + IC(0.139 ns) + CELL(0.000 ns) = 1.229 ns; Loc. = CLKCTRL_G2; Fanout = 6; COMB Node = 'CLK~clkctrl'" {  } { { "e:/wdgb/win/TimingClosureFloorplan.fld" "" { Floorplan "e:/wdgb/win/TimingClosureFloorplan.fld" "" "0.139 ns" { CLK CLK~clkctrl } "NODE_NAME" } } { "mod60.bdf" "" { Schematic "I:/pro/wdgb_mod/mod60.bdf" { { 400 -16 152 416 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.931 ns) + CELL(0.666 ns) 2.826 ns 74163:inst\|f74163:sub\|134 3 REG LCFF_X33_Y2_N17 5 " "Info: 3: + IC(0.931 ns) + CELL(0.666 ns) = 2.826 ns; Loc. = LCFF_X33_Y2_N17; Fanout = 5; REG Node = '74163:inst\|f74163:sub\|134'" {  } { { "e:/wdgb/win/TimingClosureFloorplan.fld" "" { Floorplan "e:/wdgb/win/TimingClosureFloorplan.fld" "" "1.597 ns" { CLK~clkctrl 74163:inst|f74163:sub|134 } "NODE_NAME" } } { "f74163.bdf" "" { Schematic "e:/wdgb/libraries/others/maxplus2/f74163.bdf" { { 720 712 776 800 "134" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.756 ns ( 62.14 % ) " "Info: Total cell delay = 1.756 ns ( 62.14 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.070 ns ( 37.86 % ) " "Info: Total interconnect delay = 1.070 ns ( 37.86 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "e:/wdgb/win/TimingClosureFloorplan.fld" "" { Floorplan "e:/wdgb/win/TimingClosureFloorplan.fld" "" "2.826 ns" { CLK CLK~clkctrl 74163:inst|f74163:sub|134 } "NODE_NAME" } } { "e:/wdgb/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "e:/wdgb/win/Technology_Viewer.qrui" "2.826 ns" { CLK CLK~combout CLK~clkctrl 74163:inst|f74163:sub|134 } { 0.000ns 0.000ns 0.139ns 0.931ns } { 0.000ns 1.090ns 0.000ns 0.666ns } } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns + " "Info: + Micro clock to output delay of source is 0.304 ns" {  } { { "f74163.bdf" "" { Schematic "e:/wdgb/libraries/others/maxplus2/f74163.bdf" { { 720 712 776 800 "134" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "6.799 ns + Longest register pin " "Info: + Longest register to pin delay is 6.799 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns 74163:inst\|f74163:sub\|134 1 REG LCFF_X33_Y2_N17 5 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X33_Y2_N17; Fanout = 5; REG Node = '74163:inst\|f74163:sub\|134'" {  } { { "e:/wdgb/win/TimingClosureFloorplan.fld" "" { Floorplan "e:/wdgb/win/TimingClosureFloorplan.fld" "" "" { 74163:inst|f74163:sub|134 } "NODE_NAME" } } { "f74163.bdf" "" { Schematic "e:/wdgb/libraries/others/maxplus2/f74163.bdf" { { 720 712 776 800 "134" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(3.569 ns) + CELL(3.230 ns) 6.799 ns Qd 2 PIN PIN_31 0 " "Info: 2: + IC(3.569 ns) + CELL(3.230 ns) = 6.799 ns; Loc. = PIN_31; Fanout = 0; PIN Node = 'Qd'" {  } { { "e:/wdgb/win/TimingClosureFloorplan.fld" "" { Floorplan "e:/wdgb/win/TimingClosureFloorplan.fld" "" "6.799 ns" { 74163:inst|f74163:sub|134 Qd } "NODE_NAME" } } { "mod60.bdf" "" { Schematic "I:/pro/wdgb_mod/mod60.bdf" { { 128 768 944 144 "Qd" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.230 ns ( 47.51 % ) " "Info: Total cell delay = 3.230 ns ( 47.51 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "3.569 ns ( 52.49 % ) " "Info: Total interconnect delay = 3.569 ns ( 52.49 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "e:/wdgb/win/TimingClosureFloorplan.fld" "" { Floorplan "e:/wdgb/win/TimingClosureFloorplan.fld" "" "6.799 ns" { 74163:inst|f74163:sub|134 Qd } "NODE_NAME" } } { "e:/wdgb/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "e:/wdgb/win/Technology_Viewer.qrui" "6.799 ns" { 74163:inst|f74163:sub|134 Qd } { 0.000ns 3.569ns } { 0.000ns 3.230ns } } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0}  } { { "e:/wdgb/win/TimingClosureFloorplan.fld" "" { Floorplan "e:/wdgb/win/TimingClosureFloorplan.fld" "" "2.826 ns" { CLK CLK~clkctrl 74163:inst|f74163:sub|134 } "NODE_NAME" } } { "e:/wdgb/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "e:/wdgb/win/Technology_Viewer.qrui" "2.826 ns" { CLK CLK~combout CLK~clkctrl 74163:inst|f74163:sub|134 } { 0.000ns 0.000ns 0.139ns 0.931ns } { 0.000ns 1.090ns 0.000ns 0.666ns } } } { "e:/wdgb/win/TimingClosureFloorplan.fld" "" { Floorplan "e:/wdgb/win/TimingClosureFloorplan.fld" "" "6.799 ns" { 74163:inst|f74163:sub|134 Qd } "NODE_NAME" } } { "e:/wdgb/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "e:/wdgb/win/Technology_Viewer.qrui" "6.799 ns" { 74163:inst|f74163:sub|134 Qd } { 0.000ns 3.569ns } { 0.000ns 3.230ns } } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0}
{ "Info" "ITDB_TH_RESULT" "74163:inst1\|f74163:sub\|34 E CLK -0.214 ns register " "Info: th for register \"74163:inst1\|f74163:sub\|34\" (data pin = \"E\", clock pin = \"CLK\") is -0.214 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK destination 2.826 ns + Longest register " "Info: + Longest clock path from clock \"CLK\" to destination register is 2.826 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.090 ns) 1.090 ns CLK 1 CLK PIN_17 1 " "Info: 1: + IC(0.000 ns) + CELL(1.090 ns) = 1.090 ns; Loc. = PIN_17; Fanout = 1; CLK Node = 'CLK'" {  } { { "e:/wdgb/win/TimingClosureFloorplan.fld" "" { Floorplan "e:/wdgb/win/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "mod60.bdf" "" { Schematic "I:/pro/wdgb_mod/mod60.bdf" { { 400 -16 152 416 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.139 ns) + CELL(0.000 ns) 1.229 ns CLK~clkctrl 2 COMB CLKCTRL_G2 6 " "Info: 2: + IC(0.139 ns) + CELL(0.000 ns) = 1.229 ns; Loc. = CLKCTRL_G2; Fanout = 6; COMB Node = 'CLK~clkctrl'" {  } { { "e:/wdgb/win/TimingClosureFloorplan.fld" "" { Floorplan "e:/wdgb/win/TimingClosureFloorplan.fld" "" "0.139 ns" { CLK CLK~clkctrl } "NODE_NAME" } } { "mod60.bdf" "" { Schematic "I:/pro/wdgb_mod/mod60.bdf" { { 400 -16 152 416 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.931 ns) + CELL(0.666 ns) 2.826 ns 74163:inst1\|f74163:sub\|34 3 REG LCFF_X33_Y2_N7 4 " "Info: 3: + IC(0.931 ns) + CELL(0.666 ns) = 2.826 ns; Loc. = LCFF_X33_Y2_N7; Fanout = 4; REG Node = '74163:inst1\|f74163:sub\|34'" {  } { { "e:/wdgb/win/TimingClosureFloorplan.fld" "" { Floorplan "e:/wdgb/win/TimingClosureFloorplan.fld" "" "1.597 ns" { CLK~clkctrl 74163:inst1|f74163:sub|34 } "NODE_NAME" } } { "f74163.bdf" "" { Schematic "e:/wdgb/libraries/others/maxplus2/f74163.bdf" { { 120 712 776 200 "34" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.756 ns ( 62.14 % ) " "Info: Total cell delay = 1.756 ns ( 62.14 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.070 ns ( 37.86 % ) " "Info: Total interconnect delay = 1.070 ns ( 37.86 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "e:/wdgb/win/TimingClosureFloorplan.fld" "" { Floorplan "e:/wdgb/win/TimingClosureFloorplan.fld" "" "2.826 ns" { CLK CLK~clkctrl 74163:inst1|f74163:sub|34 } "NODE_NAME" } } { "e:/wdgb/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "e:/wdgb/win/Technology_Viewer.qrui" "2.826 ns" { CLK CLK~combout CLK~clkctrl 74163:inst1|f74163:sub|34 } { 0.000ns 0.000ns 0.139ns 0.931ns } { 0.000ns 1.090ns 0.000ns 0.666ns } } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0} { "Info" "ITDB_FULL_TH_DELAY" "0.306 ns + " "Info: + Micro hold delay of destination is 0.306 ns" {  } { { "f74163.bdf" "" { Schematic "e:/wdgb/libraries/others/maxplus2/f74163.bdf" { { 120 712 776 200 "34" "" } } } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "3.346 ns - Shortest pin register " "Info: - Shortest pin to register delay is 3.346 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.100 ns) 1.100 ns E 1 PIN PIN_89 1 " "Info: 1: + IC(0.000 ns) + CELL(1.100 ns) = 1.100 ns; Loc. = PIN_89; Fanout = 1; PIN Node = 'E'" {  } { { "e:/wdgb/win/TimingClosureFloorplan.fld" "" { Floorplan "e:/wdgb/win/TimingClosureFloorplan.fld" "" "" { E } "NODE_NAME" } } { "mod60.bdf" "" { Schematic "I:/pro/wdgb_mod/mod60.bdf" { { 120 -16 152 136 "E" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.491 ns) + CELL(0.647 ns) 3.238 ns 74163:inst1\|f74163:sub\|68~231 2 COMB LCCOMB_X33_Y2_N6 1 " "Info: 2: + IC(1.491 ns) + CELL(0.647 ns) = 3.238 ns; Loc. = LCCOMB_X33_Y2_N6; Fanout = 1; COMB Node = '74163:inst1\|f74163:sub\|68~231'" {  } { { "e:/wdgb/win/TimingClosureFloorplan.fld" "" { Floorplan "e:/wdgb/win/TimingClosureFloorplan.fld" "" "2.138 ns" { E 74163:inst1|f74163:sub|68~231 } "NODE_NAME" } } { "f74163.bdf" "" { Schematic "e:/wdgb/libraries/others/maxplus2/f74163.bdf" { { 120 608 672 160 "68" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 3.346 ns 74163:inst1\|f74163:sub\|34 3 REG LCFF_X33_Y2_N7 4 " "Info: 3: + IC(0.000 ns) + CELL(0.108 ns) = 3.346 ns; Loc. = LCFF_X33_Y2_N7; Fanout = 4; REG Node = '74163:inst1\|f74163:sub\|34'" {  } { { "e:/wdgb/win/TimingClosureFloorplan.fld" "" { Floorplan "e:/wdgb/win/TimingClosureFloorplan.fld" "" "0.108 ns" { 74163:inst1|f74163:sub|68~231 74163:inst1|f74163:sub|34 } "NODE_NAME" } } { "f74163.bdf" "" { Schematic "e:/wdgb/libraries/others/maxplus2/f74163.bdf" { { 120 712 776 200 "34" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.855 ns ( 55.44 % ) " "Info: Total cell delay = 1.855 ns ( 55.44 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.491 ns ( 44.56 % ) " "Info: Total interconnect delay = 1.491 ns ( 44.56 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "e:/wdgb/win/TimingClosureFloorplan.fld" "" { Floorplan "e:/wdgb/win/TimingClosureFloorplan.fld" "" "3.346 ns" { E 74163:inst1|f74163:sub|68~231 74163:inst1|f74163:sub|34 } "NODE_NAME" } } { "e:/wdgb/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "e:/wdgb/win/Technology_Viewer.qrui" "3.346 ns" { E E~combout 74163:inst1|f74163:sub|68~231 74163:inst1|f74163:sub|34 } { 0.000ns 0.000ns 1.491ns 0.000ns } { 0.000ns 1.100ns 0.647ns 0.108ns } } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0}  } { { "e:/wdgb/win/TimingClosureFloorplan.fld" "" { Floorplan "e:/wdgb/win/TimingClosureFloorplan.fld" "" "2.826 ns" { CLK CLK~clkctrl 74163:inst1|f74163:sub|34 } "NODE_NAME" } } { "e:/wdgb/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "e:/wdgb/win/Technology_Viewer.qrui" "2.826 ns" { CLK CLK~combout CLK~clkctrl 74163:inst1|f74163:sub|34 } { 0.000ns 0.000ns 0.139ns 0.931ns } { 0.000ns 1.090ns 0.000ns 0.666ns } } } { "e:/wdgb/win/TimingClosureFloorplan.fld" "" { Floorplan "e:/wdgb/win/TimingClosureFloorplan.fld" "" "3.346 ns" { E 74163:inst1|f74163:sub|68~231 74163:inst1|f74163:sub|34 } "NODE_NAME" } } { "e:/wdgb/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "e:/wdgb/win/Technology_Viewer.qrui" "3.346 ns" { E E~combout 74163:inst1|f74163:sub|68~231 74163:inst1|f74163:sub|34 } { 0.000ns 0.000ns 1.491ns 0.000ns } { 0.000ns 1.100ns 0.647ns 0.108ns } } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 1  Quartus II " "Info: Quartus II Timing Analyzer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_BANNER_TIME" "Sun May 13 10:19:31 2012 " "Info: Processing ended: Sun May 13 10:19:31 2012" {  } {  } 0 0 "Processing ended: %1!s!" 0 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Info: Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0}
