Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2021.1 (lin64) Build 3247384 Thu Jun 10 19:36:07 MDT 2021
| Date              : Wed Sep  1 23:23:30 2021
| Host              : xilinx running 64-bit Ubuntu 20.04.2 LTS
| Command           : report_timing_summary -max_paths 10 -file uart_led_timing_summary_routed.rpt -pb uart_led_timing_summary_routed.pb -rpx uart_led_timing_summary_routed.rpx -warn_on_violation
| Design            : uart_led
| Device            : xczu7ev-ffvc1156
| Speed File        : -2  PRODUCTION 1.29 08-03-2020
| Temperature Grade : E
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule  Severity  Description  Violations  
----  --------  -----------  ----------  

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (0)
6. checking no_output_delay (0)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (0)
-------------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.596        0.000                      0                   85        0.047        0.000                      0                   85        3.725        0.000                       0                    37  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock      Waveform(ns)         Period(ns)      Frequency(MHz)
-----      ------------         ----------      --------------
clk_pin_p  {0.000 4.000}        8.000           125.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_pin_p           0.596        0.000                      0                   85        0.047        0.000                      0                   85        3.725        0.000                       0                    37  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_pin_p
  To Clock:  clk_pin_p

Setup :            0  Failing Endpoints,  Worst Slack        0.596ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.047ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.725ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.596ns  (required time - arrival time)
  Source:                 led_ctl_i0/led_o_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pin_p  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            led_pins[0]
                            (output port clocked by clk_pin_p  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_pin_p
  Path Type:              Max at Slow Process Corner
  Requirement:            8.000ns  (clk_pin_p rise@8.000ns - clk_pin_p rise@0.000ns)
  Data Path Delay:        3.383ns  (logic 2.906ns (85.898%)  route 0.477ns (14.102%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.500ns
  Clock Path Skew:        -3.486ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 8.000 - 8.000 ) 
    Source Clock Delay      (SCD):    3.486ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.454ns (routing 1.595ns, distribution 0.859ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin_p rise edge)
                                                      0.000     0.000 r  
    F23                                               0.000     0.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.000     0.000    IBUFG_clk_i0/I
    HPIOBDIFFINBUF_X0Y132
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.631     0.631 r  IBUFG_clk_i0/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.681    IBUFG_clk_i0/OUT
    F23                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.681 r  IBUFG_clk_i0/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     1.004    clk_i
    BUFGCE_X0Y129        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.032 r  BUFG_clk_rx_i0/O
    X3Y4 (CLOCK_ROOT)    net (fo=36, routed)          2.454     3.486    led_ctl_i0/CLK
    SLICE_X99Y350        FDRE                                         r  led_ctl_i0/led_o_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y350        FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.080     3.566 r  led_ctl_i0/led_o_reg[0]/Q
                         net (fo=1, routed)           0.477     4.043    led_o[0]
    D5                   OBUF (Prop_OUTBUF_HDIOB_S_I_O)
                                                      2.826     6.868 r  OBUF_led_ix[0].OBUF_led_i/O
                         net (fo=0)                   0.000     6.868    led_pins[0]
    D5                                                                r  led_pins[0] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin_p rise edge)
                                                      8.000     8.000 r  
                         clock pessimism              0.000     8.000    
                         clock uncertainty           -0.035     7.965    
                         output delay                -0.500     7.465    
  -------------------------------------------------------------------
                         required time                          7.465    
                         arrival time                          -6.868    
  -------------------------------------------------------------------
                         slack                                  0.596    

Slack (MET) :             0.608ns  (required time - arrival time)
  Source:                 led_ctl_i0/led_o_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_pin_p  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            led_pins[3]
                            (output port clocked by clk_pin_p  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_pin_p
  Path Type:              Max at Slow Process Corner
  Requirement:            8.000ns  (clk_pin_p rise@8.000ns - clk_pin_p rise@0.000ns)
  Data Path Delay:        3.379ns  (logic 2.923ns (86.505%)  route 0.456ns (13.495%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.500ns
  Clock Path Skew:        -3.478ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 8.000 - 8.000 ) 
    Source Clock Delay      (SCD):    3.478ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.446ns (routing 1.595ns, distribution 0.851ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin_p rise edge)
                                                      0.000     0.000 r  
    F23                                               0.000     0.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.000     0.000    IBUFG_clk_i0/I
    HPIOBDIFFINBUF_X0Y132
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.631     0.631 r  IBUFG_clk_i0/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.681    IBUFG_clk_i0/OUT
    F23                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.681 r  IBUFG_clk_i0/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     1.004    clk_i
    BUFGCE_X0Y129        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.032 r  BUFG_clk_rx_i0/O
    X3Y4 (CLOCK_ROOT)    net (fo=36, routed)          2.446     3.478    led_ctl_i0/CLK
    SLICE_X99Y346        FDRE                                         r  led_ctl_i0/led_o_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y346        FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.079     3.557 r  led_ctl_i0/led_o_reg[3]/Q
                         net (fo=1, routed)           0.456     4.013    led_o[3]
    B5                   OBUF (Prop_OUTBUF_HDIOB_M_I_O)
                                                      2.844     6.857 r  OBUF_led_ix[3].OBUF_led_i/O
                         net (fo=0)                   0.000     6.857    led_pins[3]
    B5                                                                r  led_pins[3] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin_p rise edge)
                                                      8.000     8.000 r  
                         clock pessimism              0.000     8.000    
                         clock uncertainty           -0.035     7.965    
                         output delay                -0.500     7.465    
  -------------------------------------------------------------------
                         required time                          7.465    
                         arrival time                          -6.857    
  -------------------------------------------------------------------
                         slack                                  0.608    

Slack (MET) :             0.621ns  (required time - arrival time)
  Source:                 led_ctl_i0/led_o_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_pin_p  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            led_pins[1]
                            (output port clocked by clk_pin_p  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_pin_p
  Path Type:              Max at Slow Process Corner
  Requirement:            8.000ns  (clk_pin_p rise@8.000ns - clk_pin_p rise@0.000ns)
  Data Path Delay:        3.363ns  (logic 2.907ns (86.442%)  route 0.456ns (13.558%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.500ns
  Clock Path Skew:        -3.481ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 8.000 - 8.000 ) 
    Source Clock Delay      (SCD):    3.481ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.449ns (routing 1.595ns, distribution 0.854ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin_p rise edge)
                                                      0.000     0.000 r  
    F23                                               0.000     0.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.000     0.000    IBUFG_clk_i0/I
    HPIOBDIFFINBUF_X0Y132
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.631     0.631 r  IBUFG_clk_i0/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.681    IBUFG_clk_i0/OUT
    F23                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.681 r  IBUFG_clk_i0/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     1.004    clk_i
    BUFGCE_X0Y129        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.032 r  BUFG_clk_rx_i0/O
    X3Y4 (CLOCK_ROOT)    net (fo=36, routed)          2.449     3.481    led_ctl_i0/CLK
    SLICE_X99Y352        FDRE                                         r  led_ctl_i0/led_o_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y352        FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.079     3.560 r  led_ctl_i0/led_o_reg[1]/Q
                         net (fo=1, routed)           0.456     4.016    led_o[1]
    D6                   OBUF (Prop_OUTBUF_HDIOB_M_I_O)
                                                      2.828     6.844 r  OBUF_led_ix[1].OBUF_led_i/O
                         net (fo=0)                   0.000     6.844    led_pins[1]
    D6                                                                r  led_pins[1] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin_p rise edge)
                                                      8.000     8.000 r  
                         clock pessimism              0.000     8.000    
                         clock uncertainty           -0.035     7.965    
                         output delay                -0.500     7.465    
  -------------------------------------------------------------------
                         required time                          7.465    
                         arrival time                          -6.844    
  -------------------------------------------------------------------
                         slack                                  0.621    

Slack (MET) :             0.626ns  (required time - arrival time)
  Source:                 led_ctl_i0/led_o_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_pin_p  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            led_pins[2]
                            (output port clocked by clk_pin_p  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_pin_p
  Path Type:              Max at Slow Process Corner
  Requirement:            8.000ns  (clk_pin_p rise@8.000ns - clk_pin_p rise@0.000ns)
  Data Path Delay:        3.344ns  (logic 2.929ns (87.588%)  route 0.415ns (12.412%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.500ns
  Clock Path Skew:        -3.495ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 8.000 - 8.000 ) 
    Source Clock Delay      (SCD):    3.495ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.463ns (routing 1.595ns, distribution 0.868ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin_p rise edge)
                                                      0.000     0.000 r  
    F23                                               0.000     0.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.000     0.000    IBUFG_clk_i0/I
    HPIOBDIFFINBUF_X0Y132
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.631     0.631 r  IBUFG_clk_i0/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.681    IBUFG_clk_i0/OUT
    F23                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.681 r  IBUFG_clk_i0/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     1.004    clk_i
    BUFGCE_X0Y129        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.032 r  BUFG_clk_rx_i0/O
    X3Y4 (CLOCK_ROOT)    net (fo=36, routed)          2.463     3.495    led_ctl_i0/CLK
    SLICE_X99Y347        FDRE                                         r  led_ctl_i0/led_o_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y347        FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.080     3.575 r  led_ctl_i0/led_o_reg[2]/Q
                         net (fo=1, routed)           0.415     3.990    led_o[2]
    A5                   OBUF (Prop_OUTBUF_HDIOB_S_I_O)
                                                      2.849     6.838 r  OBUF_led_ix[2].OBUF_led_i/O
                         net (fo=0)                   0.000     6.838    led_pins[2]
    A5                                                                r  led_pins[2] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin_p rise edge)
                                                      8.000     8.000 r  
                         clock pessimism              0.000     8.000    
                         clock uncertainty           -0.035     7.965    
                         output delay                -0.500     7.465    
  -------------------------------------------------------------------
                         required time                          7.465    
                         arrival time                          -6.838    
  -------------------------------------------------------------------
                         slack                                  0.626    

Slack (MET) :             5.061ns  (required time - arrival time)
  Source:                 rxd_pin
                            (input port clocked by clk_pin_p  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            uart_rx_i0/meta_harden_rxd_i0/signal_meta_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_pin_p  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_pin_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_pin_p rise@8.000ns - clk_pin_p rise@0.000ns)
  Data Path Delay:        4.496ns  (logic 0.539ns (11.996%)  route 3.957ns (88.004%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Input Delay:            1.500ns
  Clock Path Skew:        3.068ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.068ns = ( 11.068 - 8.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 2.197ns (routing 1.455ns, distribution 0.742ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin_p rise edge)
                                                      0.000     0.000 r  
                         input delay                  1.500     1.500    
    A20                                               0.000     1.500 r  rxd_pin (IN)
                         net (fo=0)                   0.000     1.500    IBUF_rxd_i0/I
    A20                  INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.539     2.039 r  IBUF_rxd_i0/INBUF_INST/O
                         net (fo=1, routed)           0.000     2.039    IBUF_rxd_i0/OUT
    A20                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     2.039 r  IBUF_rxd_i0/IBUFCTRL_INST/O
                         net (fo=1, routed)           3.957     5.996    uart_rx_i0/meta_harden_rxd_i0/rxd_i
    SLICE_X99Y350        FDRE                                         r  uart_rx_i0/meta_harden_rxd_i0/signal_meta_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin_p rise edge)
                                                      8.000     8.000 r  
    F23                                               0.000     8.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.000     8.000    IBUFG_clk_i0/I
    HPIOBDIFFINBUF_X0Y132
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.521     8.521 r  IBUFG_clk_i0/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     8.561    IBUFG_clk_i0/OUT
    F23                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     8.561 r  IBUFG_clk_i0/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.286     8.847    clk_i
    BUFGCE_X0Y129        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     8.871 r  BUFG_clk_rx_i0/O
    X3Y4 (CLOCK_ROOT)    net (fo=36, routed)          2.197    11.068    uart_rx_i0/meta_harden_rxd_i0/CLK
    SLICE_X99Y350        FDRE                                         r  uart_rx_i0/meta_harden_rxd_i0/signal_meta_reg/C
                         clock pessimism              0.000    11.068    
                         clock uncertainty           -0.035    11.032    
    SLICE_X99Y350        FDRE (Setup_GFF_SLICEL_C_D)
                                                      0.025    11.057    uart_rx_i0/meta_harden_rxd_i0/signal_meta_reg
  -------------------------------------------------------------------
                         required time                         11.057    
                         arrival time                          -5.996    
  -------------------------------------------------------------------
                         slack                                  5.061    

Slack (MET) :             5.443ns  (required time - arrival time)
  Source:                 rst_pin
                            (input port clocked by clk_pin_p  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            meta_harden_rst_i0/signal_meta_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_pin_p  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_pin_p
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            8.000ns  (clk_pin_p rise@8.000ns - clk_pin_p rise@0.000ns)
  Data Path Delay:        2.856ns  (logic 1.043ns (36.523%)  route 1.813ns (63.477%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Input Delay:            1.500ns
  Clock Path Skew:        1.812ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.812ns = ( 9.812 - 8.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.314ns (routing 0.859ns, distribution 0.455ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin_p rise edge)
                                                      0.000     0.000 r  
                         input delay                  1.500     1.500    
    M11                                               0.000     1.500 r  rst_pin (IN)
                         net (fo=0)                   0.000     1.500    IBUF_rst_i0/I
    M11                  INBUF (Prop_INBUF_HDIOB_S_PAD_O)
                                                      1.043     2.543 r  IBUF_rst_i0/INBUF_INST/O
                         net (fo=1, routed)           0.000     2.543    IBUF_rst_i0/OUT
    M11                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_S_I_O)
                                                      0.000     2.543 r  IBUF_rst_i0/IBUFCTRL_INST/O
                         net (fo=1, routed)           1.813     4.356    meta_harden_rst_i0/rst_i
    SLICE_X99Y297        FDRE                                         r  meta_harden_rst_i0/signal_meta_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin_p rise edge)
                                                      8.000     8.000 r  
    F23                                               0.000     8.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.000     8.000    IBUFG_clk_i0/I
    HPIOBDIFFINBUF_X0Y132
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.297     8.297 r  IBUFG_clk_i0/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     8.337    IBUFG_clk_i0/OUT
    F23                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     8.337 r  IBUFG_clk_i0/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.144     8.481    clk_i
    BUFGCE_X0Y129        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     8.498 r  BUFG_clk_rx_i0/O
    X3Y4 (CLOCK_ROOT)    net (fo=36, routed)          1.314     9.812    meta_harden_rst_i0/CLK
    SLICE_X99Y297        FDRE                                         r  meta_harden_rst_i0/signal_meta_reg/C
                         clock pessimism              0.000     9.812    
                         clock uncertainty           -0.035     9.776    
    SLICE_X99Y297        FDRE (Setup_EFF_SLICEL_C_D)
                                                      0.023     9.799    meta_harden_rst_i0/signal_meta_reg
  -------------------------------------------------------------------
                         required time                          9.799    
                         arrival time                          -4.356    
  -------------------------------------------------------------------
                         slack                                  5.443    

Slack (MET) :             6.696ns  (required time - arrival time)
  Source:                 uart_rx_i0/uart_rx_ctl_i0/bit_cnt_done_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pin_p  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            uart_rx_i0/uart_rx_ctl_i0/FSM_sequential_state_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_pin_p  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_pin_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_pin_p rise@8.000ns - clk_pin_p rise@0.000ns)
  Data Path Delay:        1.124ns  (logic 0.168ns (14.947%)  route 0.956ns (85.053%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.085ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.071ns = ( 11.071 - 8.000 ) 
    Source Clock Delay      (SCD):    3.496ns
    Clock Pessimism Removal (CPR):    0.340ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.464ns (routing 1.595ns, distribution 0.869ns)
  Clock Net Delay (Destination): 2.200ns (routing 1.455ns, distribution 0.745ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin_p rise edge)
                                                      0.000     0.000 r  
    F23                                               0.000     0.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.000     0.000    IBUFG_clk_i0/I
    HPIOBDIFFINBUF_X0Y132
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.631     0.631 r  IBUFG_clk_i0/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.681    IBUFG_clk_i0/OUT
    F23                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.681 r  IBUFG_clk_i0/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     1.004    clk_i
    BUFGCE_X0Y129        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.032 r  BUFG_clk_rx_i0/O
    X3Y4 (CLOCK_ROOT)    net (fo=36, routed)          2.464     3.496    uart_rx_i0/uart_rx_ctl_i0/CLK
    SLICE_X99Y348        FDRE                                         r  uart_rx_i0/uart_rx_ctl_i0/bit_cnt_done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y348        FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.079     3.575 r  uart_rx_i0/uart_rx_ctl_i0/bit_cnt_done_reg/Q
                         net (fo=6, routed)           0.733     4.308    uart_rx_i0/uart_rx_ctl_i0/bit_cnt_done_reg_n_0
    SLICE_X98Y349        LUT6 (Prop_F6LUT_SLICEL_I4_O)
                                                      0.089     4.397 r  uart_rx_i0/uart_rx_ctl_i0/FSM_sequential_state[1]_i_1/O
                         net (fo=4, routed)           0.223     4.620    uart_rx_i0/uart_rx_ctl_i0/FSM_sequential_state[1]_i_1_n_0
    SLICE_X98Y349        FDRE                                         r  uart_rx_i0/uart_rx_ctl_i0/FSM_sequential_state_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin_p rise edge)
                                                      8.000     8.000 r  
    F23                                               0.000     8.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.000     8.000    IBUFG_clk_i0/I
    HPIOBDIFFINBUF_X0Y132
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.521     8.521 r  IBUFG_clk_i0/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     8.561    IBUFG_clk_i0/OUT
    F23                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     8.561 r  IBUFG_clk_i0/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.286     8.847    clk_i
    BUFGCE_X0Y129        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     8.871 r  BUFG_clk_rx_i0/O
    X3Y4 (CLOCK_ROOT)    net (fo=36, routed)          2.200    11.071    uart_rx_i0/uart_rx_ctl_i0/CLK
    SLICE_X98Y349        FDRE                                         r  uart_rx_i0/uart_rx_ctl_i0/FSM_sequential_state_reg[1]/C
                         clock pessimism              0.340    11.411    
                         clock uncertainty           -0.035    11.376    
    SLICE_X98Y349        FDRE (Setup_HFF2_SLICEL_C_CE)
                                                     -0.060    11.316    uart_rx_i0/uart_rx_ctl_i0/FSM_sequential_state_reg[1]
  -------------------------------------------------------------------
                         required time                         11.316    
                         arrival time                          -4.620    
  -------------------------------------------------------------------
                         slack                                  6.696    

Slack (MET) :             6.696ns  (required time - arrival time)
  Source:                 uart_rx_i0/uart_rx_ctl_i0/bit_cnt_done_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pin_p  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            uart_rx_i0/uart_rx_ctl_i0/state_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_pin_p  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_pin_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_pin_p rise@8.000ns - clk_pin_p rise@0.000ns)
  Data Path Delay:        1.124ns  (logic 0.168ns (14.947%)  route 0.956ns (85.053%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.085ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.071ns = ( 11.071 - 8.000 ) 
    Source Clock Delay      (SCD):    3.496ns
    Clock Pessimism Removal (CPR):    0.340ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.464ns (routing 1.595ns, distribution 0.869ns)
  Clock Net Delay (Destination): 2.200ns (routing 1.455ns, distribution 0.745ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin_p rise edge)
                                                      0.000     0.000 r  
    F23                                               0.000     0.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.000     0.000    IBUFG_clk_i0/I
    HPIOBDIFFINBUF_X0Y132
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.631     0.631 r  IBUFG_clk_i0/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.681    IBUFG_clk_i0/OUT
    F23                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.681 r  IBUFG_clk_i0/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     1.004    clk_i
    BUFGCE_X0Y129        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.032 r  BUFG_clk_rx_i0/O
    X3Y4 (CLOCK_ROOT)    net (fo=36, routed)          2.464     3.496    uart_rx_i0/uart_rx_ctl_i0/CLK
    SLICE_X99Y348        FDRE                                         r  uart_rx_i0/uart_rx_ctl_i0/bit_cnt_done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y348        FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.079     3.575 r  uart_rx_i0/uart_rx_ctl_i0/bit_cnt_done_reg/Q
                         net (fo=6, routed)           0.733     4.308    uart_rx_i0/uart_rx_ctl_i0/bit_cnt_done_reg_n_0
    SLICE_X98Y349        LUT6 (Prop_F6LUT_SLICEL_I4_O)
                                                      0.089     4.397 r  uart_rx_i0/uart_rx_ctl_i0/FSM_sequential_state[1]_i_1/O
                         net (fo=4, routed)           0.223     4.620    uart_rx_i0/uart_rx_ctl_i0/FSM_sequential_state[1]_i_1_n_0
    SLICE_X98Y349        FDRE                                         r  uart_rx_i0/uart_rx_ctl_i0/state_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin_p rise edge)
                                                      8.000     8.000 r  
    F23                                               0.000     8.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.000     8.000    IBUFG_clk_i0/I
    HPIOBDIFFINBUF_X0Y132
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.521     8.521 r  IBUFG_clk_i0/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     8.561    IBUFG_clk_i0/OUT
    F23                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     8.561 r  IBUFG_clk_i0/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.286     8.847    clk_i
    BUFGCE_X0Y129        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     8.871 r  BUFG_clk_rx_i0/O
    X3Y4 (CLOCK_ROOT)    net (fo=36, routed)          2.200    11.071    uart_rx_i0/uart_rx_ctl_i0/CLK
    SLICE_X98Y349        FDRE                                         r  uart_rx_i0/uart_rx_ctl_i0/state_reg[1]/C
                         clock pessimism              0.340    11.411    
                         clock uncertainty           -0.035    11.376    
    SLICE_X98Y349        FDRE (Setup_GFF2_SLICEL_C_CE)
                                                     -0.060    11.316    uart_rx_i0/uart_rx_ctl_i0/state_reg[1]
  -------------------------------------------------------------------
                         required time                         11.316    
                         arrival time                          -4.620    
  -------------------------------------------------------------------
                         slack                                  6.696    

Slack (MET) :             6.698ns  (required time - arrival time)
  Source:                 uart_rx_i0/uart_rx_ctl_i0/bit_cnt_done_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pin_p  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            uart_rx_i0/uart_rx_ctl_i0/FSM_sequential_state_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_pin_p  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_pin_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_pin_p rise@8.000ns - clk_pin_p rise@0.000ns)
  Data Path Delay:        1.122ns  (logic 0.168ns (14.973%)  route 0.954ns (85.027%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.085ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.071ns = ( 11.071 - 8.000 ) 
    Source Clock Delay      (SCD):    3.496ns
    Clock Pessimism Removal (CPR):    0.340ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.464ns (routing 1.595ns, distribution 0.869ns)
  Clock Net Delay (Destination): 2.200ns (routing 1.455ns, distribution 0.745ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin_p rise edge)
                                                      0.000     0.000 r  
    F23                                               0.000     0.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.000     0.000    IBUFG_clk_i0/I
    HPIOBDIFFINBUF_X0Y132
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.631     0.631 r  IBUFG_clk_i0/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.681    IBUFG_clk_i0/OUT
    F23                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.681 r  IBUFG_clk_i0/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     1.004    clk_i
    BUFGCE_X0Y129        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.032 r  BUFG_clk_rx_i0/O
    X3Y4 (CLOCK_ROOT)    net (fo=36, routed)          2.464     3.496    uart_rx_i0/uart_rx_ctl_i0/CLK
    SLICE_X99Y348        FDRE                                         r  uart_rx_i0/uart_rx_ctl_i0/bit_cnt_done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y348        FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.079     3.575 r  uart_rx_i0/uart_rx_ctl_i0/bit_cnt_done_reg/Q
                         net (fo=6, routed)           0.733     4.308    uart_rx_i0/uart_rx_ctl_i0/bit_cnt_done_reg_n_0
    SLICE_X98Y349        LUT6 (Prop_F6LUT_SLICEL_I4_O)
                                                      0.089     4.397 r  uart_rx_i0/uart_rx_ctl_i0/FSM_sequential_state[1]_i_1/O
                         net (fo=4, routed)           0.221     4.618    uart_rx_i0/uart_rx_ctl_i0/FSM_sequential_state[1]_i_1_n_0
    SLICE_X98Y349        FDRE                                         r  uart_rx_i0/uart_rx_ctl_i0/FSM_sequential_state_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin_p rise edge)
                                                      8.000     8.000 r  
    F23                                               0.000     8.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.000     8.000    IBUFG_clk_i0/I
    HPIOBDIFFINBUF_X0Y132
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.521     8.521 r  IBUFG_clk_i0/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     8.561    IBUFG_clk_i0/OUT
    F23                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     8.561 r  IBUFG_clk_i0/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.286     8.847    clk_i
    BUFGCE_X0Y129        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     8.871 r  BUFG_clk_rx_i0/O
    X3Y4 (CLOCK_ROOT)    net (fo=36, routed)          2.200    11.071    uart_rx_i0/uart_rx_ctl_i0/CLK
    SLICE_X98Y349        FDRE                                         r  uart_rx_i0/uart_rx_ctl_i0/FSM_sequential_state_reg[0]/C
                         clock pessimism              0.340    11.411    
                         clock uncertainty           -0.035    11.376    
    SLICE_X98Y349        FDRE (Setup_HFF_SLICEL_C_CE)
                                                     -0.060    11.316    uart_rx_i0/uart_rx_ctl_i0/FSM_sequential_state_reg[0]
  -------------------------------------------------------------------
                         required time                         11.316    
                         arrival time                          -4.618    
  -------------------------------------------------------------------
                         slack                                  6.698    

Slack (MET) :             6.698ns  (required time - arrival time)
  Source:                 uart_rx_i0/uart_rx_ctl_i0/bit_cnt_done_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pin_p  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            uart_rx_i0/uart_rx_ctl_i0/state_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_pin_p  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_pin_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_pin_p rise@8.000ns - clk_pin_p rise@0.000ns)
  Data Path Delay:        1.122ns  (logic 0.168ns (14.973%)  route 0.954ns (85.027%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.085ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.071ns = ( 11.071 - 8.000 ) 
    Source Clock Delay      (SCD):    3.496ns
    Clock Pessimism Removal (CPR):    0.340ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.464ns (routing 1.595ns, distribution 0.869ns)
  Clock Net Delay (Destination): 2.200ns (routing 1.455ns, distribution 0.745ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin_p rise edge)
                                                      0.000     0.000 r  
    F23                                               0.000     0.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.000     0.000    IBUFG_clk_i0/I
    HPIOBDIFFINBUF_X0Y132
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.631     0.631 r  IBUFG_clk_i0/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.681    IBUFG_clk_i0/OUT
    F23                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.681 r  IBUFG_clk_i0/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     1.004    clk_i
    BUFGCE_X0Y129        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.032 r  BUFG_clk_rx_i0/O
    X3Y4 (CLOCK_ROOT)    net (fo=36, routed)          2.464     3.496    uart_rx_i0/uart_rx_ctl_i0/CLK
    SLICE_X99Y348        FDRE                                         r  uart_rx_i0/uart_rx_ctl_i0/bit_cnt_done_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y348        FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.079     3.575 r  uart_rx_i0/uart_rx_ctl_i0/bit_cnt_done_reg/Q
                         net (fo=6, routed)           0.733     4.308    uart_rx_i0/uart_rx_ctl_i0/bit_cnt_done_reg_n_0
    SLICE_X98Y349        LUT6 (Prop_F6LUT_SLICEL_I4_O)
                                                      0.089     4.397 r  uart_rx_i0/uart_rx_ctl_i0/FSM_sequential_state[1]_i_1/O
                         net (fo=4, routed)           0.221     4.618    uart_rx_i0/uart_rx_ctl_i0/FSM_sequential_state[1]_i_1_n_0
    SLICE_X98Y349        FDRE                                         r  uart_rx_i0/uart_rx_ctl_i0/state_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin_p rise edge)
                                                      8.000     8.000 r  
    F23                                               0.000     8.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.000     8.000    IBUFG_clk_i0/I
    HPIOBDIFFINBUF_X0Y132
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.521     8.521 r  IBUFG_clk_i0/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     8.561    IBUFG_clk_i0/OUT
    F23                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     8.561 r  IBUFG_clk_i0/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.286     8.847    clk_i
    BUFGCE_X0Y129        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     8.871 r  BUFG_clk_rx_i0/O
    X3Y4 (CLOCK_ROOT)    net (fo=36, routed)          2.200    11.071    uart_rx_i0/uart_rx_ctl_i0/CLK
    SLICE_X98Y349        FDRE                                         r  uart_rx_i0/uart_rx_ctl_i0/state_reg[0]/C
                         clock pessimism              0.340    11.411    
                         clock uncertainty           -0.035    11.376    
    SLICE_X98Y349        FDRE (Setup_GFF_SLICEL_C_CE)
                                                     -0.060    11.316    uart_rx_i0/uart_rx_ctl_i0/state_reg[0]
  -------------------------------------------------------------------
                         required time                         11.316    
                         arrival time                          -4.618    
  -------------------------------------------------------------------
                         slack                                  6.698    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.047ns  (arrival time - required time)
  Source:                 uart_rx_i0/meta_harden_rxd_i0/signal_meta_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pin_p  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            uart_rx_i0/meta_harden_rxd_i0/signal_dst_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_pin_p  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_pin_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pin_p rise@0.000ns - clk_pin_p rise@0.000ns)
  Data Path Delay:        0.099ns  (logic 0.039ns (39.394%)  route 0.060ns (60.606%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.159ns
    Source Clock Delay      (SCD):    1.836ns
    Clock Pessimism Removal (CPR):    0.317ns
  Clock Net Delay (Source):      1.338ns (routing 0.859ns, distribution 0.479ns)
  Clock Net Delay (Destination): 1.507ns (routing 0.956ns, distribution 0.551ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin_p rise edge)
                                                      0.000     0.000 r  
    F23                                               0.000     0.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.000     0.000    IBUFG_clk_i0/I
    HPIOBDIFFINBUF_X0Y132
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.297     0.297 r  IBUFG_clk_i0/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.337    IBUFG_clk_i0/OUT
    F23                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.337 r  IBUFG_clk_i0/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.144     0.481    clk_i
    BUFGCE_X0Y129        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.498 r  BUFG_clk_rx_i0/O
    X3Y4 (CLOCK_ROOT)    net (fo=36, routed)          1.338     1.836    uart_rx_i0/meta_harden_rxd_i0/CLK
    SLICE_X99Y350        FDRE                                         r  uart_rx_i0/meta_harden_rxd_i0/signal_meta_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y350        FDRE (Prop_GFF_SLICEL_C_Q)
                                                      0.039     1.875 r  uart_rx_i0/meta_harden_rxd_i0/signal_meta_reg/Q
                         net (fo=1, routed)           0.060     1.935    uart_rx_i0/meta_harden_rxd_i0/signal_meta_reg_n_0
    SLICE_X99Y350        FDRE                                         r  uart_rx_i0/meta_harden_rxd_i0/signal_dst_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin_p rise edge)
                                                      0.000     0.000 r  
    F23                                               0.000     0.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.000     0.000    IBUFG_clk_i0/I
    HPIOBDIFFINBUF_X0Y132
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.402     0.402 r  IBUFG_clk_i0/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.452    IBUFG_clk_i0/OUT
    F23                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.452 r  IBUFG_clk_i0/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.181     0.633    clk_i
    BUFGCE_X0Y129        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.652 r  BUFG_clk_rx_i0/O
    X3Y4 (CLOCK_ROOT)    net (fo=36, routed)          1.507     2.159    uart_rx_i0/meta_harden_rxd_i0/CLK
    SLICE_X99Y350        FDRE                                         r  uart_rx_i0/meta_harden_rxd_i0/signal_dst_reg/C
                         clock pessimism             -0.317     1.842    
    SLICE_X99Y350        FDRE (Hold_HFF_SLICEL_C_D)
                                                      0.046     1.888    uart_rx_i0/meta_harden_rxd_i0/signal_dst_reg
  -------------------------------------------------------------------
                         required time                         -1.888    
                         arrival time                           1.935    
  -------------------------------------------------------------------
                         slack                                  0.047    

Slack (MET) :             0.050ns  (arrival time - required time)
  Source:                 uart_rx_i0/uart_rx_ctl_i0/bit_cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pin_p  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            uart_rx_i0/uart_rx_ctl_i0/bit_cnt_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_pin_p  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_pin_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pin_p rise@0.000ns - clk_pin_p rise@0.000ns)
  Data Path Delay:        0.103ns  (logic 0.072ns (69.903%)  route 0.031ns (30.097%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.159ns
    Source Clock Delay      (SCD):    1.837ns
    Clock Pessimism Removal (CPR):    0.316ns
  Clock Net Delay (Source):      1.339ns (routing 0.859ns, distribution 0.480ns)
  Clock Net Delay (Destination): 1.507ns (routing 0.956ns, distribution 0.551ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin_p rise edge)
                                                      0.000     0.000 r  
    F23                                               0.000     0.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.000     0.000    IBUFG_clk_i0/I
    HPIOBDIFFINBUF_X0Y132
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.297     0.297 r  IBUFG_clk_i0/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.337    IBUFG_clk_i0/OUT
    F23                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.337 r  IBUFG_clk_i0/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.144     0.481    clk_i
    BUFGCE_X0Y129        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.498 r  BUFG_clk_rx_i0/O
    X3Y4 (CLOCK_ROOT)    net (fo=36, routed)          1.339     1.837    uart_rx_i0/uart_rx_ctl_i0/CLK
    SLICE_X99Y349        FDRE                                         r  uart_rx_i0/uart_rx_ctl_i0/bit_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y349        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.039     1.876 r  uart_rx_i0/uart_rx_ctl_i0/bit_cnt_reg[0]/Q
                         net (fo=9, routed)           0.025     1.901    uart_rx_i0/uart_rx_ctl_i0/bit_cnt_reg[0]
    SLICE_X99Y349        LUT2 (Prop_D5LUT_SLICEL_I0_O)
                                                      0.033     1.934 r  uart_rx_i0/uart_rx_ctl_i0/bit_cnt[1]_i_1/O
                         net (fo=1, routed)           0.006     1.940    uart_rx_i0/uart_rx_ctl_i0/p_0_in[1]
    SLICE_X99Y349        FDRE                                         r  uart_rx_i0/uart_rx_ctl_i0/bit_cnt_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin_p rise edge)
                                                      0.000     0.000 r  
    F23                                               0.000     0.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.000     0.000    IBUFG_clk_i0/I
    HPIOBDIFFINBUF_X0Y132
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.402     0.402 r  IBUFG_clk_i0/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.452    IBUFG_clk_i0/OUT
    F23                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.452 r  IBUFG_clk_i0/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.181     0.633    clk_i
    BUFGCE_X0Y129        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.652 r  BUFG_clk_rx_i0/O
    X3Y4 (CLOCK_ROOT)    net (fo=36, routed)          1.507     2.159    uart_rx_i0/uart_rx_ctl_i0/CLK
    SLICE_X99Y349        FDRE                                         r  uart_rx_i0/uart_rx_ctl_i0/bit_cnt_reg[1]/C
                         clock pessimism             -0.316     1.843    
    SLICE_X99Y349        FDRE (Hold_DFF2_SLICEL_C_D)
                                                      0.047     1.890    uart_rx_i0/uart_rx_ctl_i0/bit_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.890    
                         arrival time                           1.940    
  -------------------------------------------------------------------
                         slack                                  0.050    

Slack (MET) :             0.050ns  (arrival time - required time)
  Source:                 uart_rx_i0/uart_rx_ctl_i0/bit_cnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_pin_p  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            uart_rx_i0/uart_rx_ctl_i0/bit_cnt_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_pin_p  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_pin_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pin_p rise@0.000ns - clk_pin_p rise@0.000ns)
  Data Path Delay:        0.103ns  (logic 0.072ns (69.903%)  route 0.031ns (30.097%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.158ns
    Source Clock Delay      (SCD):    1.836ns
    Clock Pessimism Removal (CPR):    0.316ns
  Clock Net Delay (Source):      1.338ns (routing 0.859ns, distribution 0.479ns)
  Clock Net Delay (Destination): 1.506ns (routing 0.956ns, distribution 0.550ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin_p rise edge)
                                                      0.000     0.000 r  
    F23                                               0.000     0.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.000     0.000    IBUFG_clk_i0/I
    HPIOBDIFFINBUF_X0Y132
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.297     0.297 r  IBUFG_clk_i0/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.337    IBUFG_clk_i0/OUT
    F23                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.337 r  IBUFG_clk_i0/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.144     0.481    clk_i
    BUFGCE_X0Y129        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.498 r  BUFG_clk_rx_i0/O
    X3Y4 (CLOCK_ROOT)    net (fo=36, routed)          1.338     1.836    uart_rx_i0/uart_rx_ctl_i0/CLK
    SLICE_X99Y348        FDRE                                         r  uart_rx_i0/uart_rx_ctl_i0/bit_cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y348        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.039     1.875 r  uart_rx_i0/uart_rx_ctl_i0/bit_cnt_reg[2]/Q
                         net (fo=4, routed)           0.025     1.900    uart_rx_i0/uart_rx_ctl_i0/bit_cnt_reg[2]
    SLICE_X99Y348        LUT4 (Prop_D5LUT_SLICEL_I2_O)
                                                      0.033     1.933 r  uart_rx_i0/uart_rx_ctl_i0/bit_cnt[3]_i_3/O
                         net (fo=1, routed)           0.006     1.939    uart_rx_i0/uart_rx_ctl_i0/p_0_in[3]
    SLICE_X99Y348        FDRE                                         r  uart_rx_i0/uart_rx_ctl_i0/bit_cnt_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin_p rise edge)
                                                      0.000     0.000 r  
    F23                                               0.000     0.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.000     0.000    IBUFG_clk_i0/I
    HPIOBDIFFINBUF_X0Y132
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.402     0.402 r  IBUFG_clk_i0/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.452    IBUFG_clk_i0/OUT
    F23                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.452 r  IBUFG_clk_i0/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.181     0.633    clk_i
    BUFGCE_X0Y129        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.652 r  BUFG_clk_rx_i0/O
    X3Y4 (CLOCK_ROOT)    net (fo=36, routed)          1.506     2.158    uart_rx_i0/uart_rx_ctl_i0/CLK
    SLICE_X99Y348        FDRE                                         r  uart_rx_i0/uart_rx_ctl_i0/bit_cnt_reg[3]/C
                         clock pessimism             -0.316     1.842    
    SLICE_X99Y348        FDRE (Hold_DFF2_SLICEL_C_D)
                                                      0.047     1.889    uart_rx_i0/uart_rx_ctl_i0/bit_cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.889    
                         arrival time                           1.939    
  -------------------------------------------------------------------
                         slack                                  0.050    

Slack (MET) :             0.051ns  (arrival time - required time)
  Source:                 uart_rx_i0/uart_baud_gen_rx_i0/clk_divider.internal_count_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_pin_p  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            uart_rx_i0/uart_baud_gen_rx_i0/clk_divider.internal_count_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_pin_p  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_pin_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pin_p rise@0.000ns - clk_pin_p rise@0.000ns)
  Data Path Delay:        0.103ns  (logic 0.061ns (59.223%)  route 0.042ns (40.777%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.157ns
    Source Clock Delay      (SCD):    1.834ns
    Clock Pessimism Removal (CPR):    0.317ns
  Clock Net Delay (Source):      1.336ns (routing 0.859ns, distribution 0.477ns)
  Clock Net Delay (Destination): 1.505ns (routing 0.956ns, distribution 0.549ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin_p rise edge)
                                                      0.000     0.000 r  
    F23                                               0.000     0.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.000     0.000    IBUFG_clk_i0/I
    HPIOBDIFFINBUF_X0Y132
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.297     0.297 r  IBUFG_clk_i0/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.337    IBUFG_clk_i0/OUT
    F23                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.337 r  IBUFG_clk_i0/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.144     0.481    clk_i
    BUFGCE_X0Y129        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.498 r  BUFG_clk_rx_i0/O
    X3Y4 (CLOCK_ROOT)    net (fo=36, routed)          1.336     1.834    uart_rx_i0/uart_baud_gen_rx_i0/CLK
    SLICE_X98Y346        FDRE                                         r  uart_rx_i0/uart_baud_gen_rx_i0/clk_divider.internal_count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y346        FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.039     1.873 r  uart_rx_i0/uart_baud_gen_rx_i0/clk_divider.internal_count_reg[5]/Q
                         net (fo=3, routed)           0.026     1.899    uart_rx_i0/uart_baud_gen_rx_i0/clk_divider.internal_count_reg[5]
    SLICE_X98Y346        LUT6 (Prop_A6LUT_SLICEL_I5_O)
                                                      0.022     1.921 r  uart_rx_i0/uart_baud_gen_rx_i0/clk_divider.internal_count[5]_i_1/O
                         net (fo=1, routed)           0.016     1.937    uart_rx_i0/uart_baud_gen_rx_i0/internal_count0[5]
    SLICE_X98Y346        FDRE                                         r  uart_rx_i0/uart_baud_gen_rx_i0/clk_divider.internal_count_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin_p rise edge)
                                                      0.000     0.000 r  
    F23                                               0.000     0.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.000     0.000    IBUFG_clk_i0/I
    HPIOBDIFFINBUF_X0Y132
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.402     0.402 r  IBUFG_clk_i0/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.452    IBUFG_clk_i0/OUT
    F23                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.452 r  IBUFG_clk_i0/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.181     0.633    clk_i
    BUFGCE_X0Y129        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.652 r  BUFG_clk_rx_i0/O
    X3Y4 (CLOCK_ROOT)    net (fo=36, routed)          1.505     2.157    uart_rx_i0/uart_baud_gen_rx_i0/CLK
    SLICE_X98Y346        FDRE                                         r  uart_rx_i0/uart_baud_gen_rx_i0/clk_divider.internal_count_reg[5]/C
                         clock pessimism             -0.317     1.840    
    SLICE_X98Y346        FDRE (Hold_AFF_SLICEL_C_D)
                                                      0.046     1.886    uart_rx_i0/uart_baud_gen_rx_i0/clk_divider.internal_count_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.886    
                         arrival time                           1.937    
  -------------------------------------------------------------------
                         slack                                  0.051    

Slack (MET) :             0.054ns  (arrival time - required time)
  Source:                 uart_rx_i0/uart_rx_ctl_i0/rx_data_rdy_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pin_p  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            led_ctl_i0/LEDCtrl.last_rx_data_rdy_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_pin_p  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_pin_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pin_p rise@0.000ns - clk_pin_p rise@0.000ns)
  Data Path Delay:        0.115ns  (logic 0.059ns (51.304%)  route 0.056ns (48.696%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.158ns
    Source Clock Delay      (SCD):    1.839ns
    Clock Pessimism Removal (CPR):    0.305ns
  Clock Net Delay (Source):      1.341ns (routing 0.859ns, distribution 0.482ns)
  Clock Net Delay (Destination): 1.506ns (routing 0.956ns, distribution 0.550ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin_p rise edge)
                                                      0.000     0.000 r  
    F23                                               0.000     0.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.000     0.000    IBUFG_clk_i0/I
    HPIOBDIFFINBUF_X0Y132
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.297     0.297 r  IBUFG_clk_i0/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.337    IBUFG_clk_i0/OUT
    F23                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.337 r  IBUFG_clk_i0/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.144     0.481    clk_i
    BUFGCE_X0Y129        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.498 r  BUFG_clk_rx_i0/O
    X3Y4 (CLOCK_ROOT)    net (fo=36, routed)          1.341     1.839    uart_rx_i0/uart_rx_ctl_i0/CLK
    SLICE_X99Y348        FDRE                                         r  uart_rx_i0/uart_rx_ctl_i0/rx_data_rdy_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y348        FDRE (Prop_GFF_SLICEL_C_Q)
                                                      0.039     1.878 r  uart_rx_i0/uart_rx_ctl_i0/rx_data_rdy_reg/Q
                         net (fo=3, routed)           0.050     1.928    led_ctl_i0/rx_data_rdy
    SLICE_X99Y347        LUT3 (Prop_D5LUT_SLICEL_I2_O)
                                                      0.020     1.948 r  led_ctl_i0/LEDCtrl.last_rx_data_rdy_i_1/O
                         net (fo=1, routed)           0.006     1.954    led_ctl_i0/LEDCtrl.last_rx_data_rdy_i_1_n_0
    SLICE_X99Y347        FDRE                                         r  led_ctl_i0/LEDCtrl.last_rx_data_rdy_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin_p rise edge)
                                                      0.000     0.000 r  
    F23                                               0.000     0.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.000     0.000    IBUFG_clk_i0/I
    HPIOBDIFFINBUF_X0Y132
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.402     0.402 r  IBUFG_clk_i0/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.452    IBUFG_clk_i0/OUT
    F23                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.452 r  IBUFG_clk_i0/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.181     0.633    clk_i
    BUFGCE_X0Y129        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.652 r  BUFG_clk_rx_i0/O
    X3Y4 (CLOCK_ROOT)    net (fo=36, routed)          1.506     2.158    led_ctl_i0/CLK
    SLICE_X99Y347        FDRE                                         r  led_ctl_i0/LEDCtrl.last_rx_data_rdy_reg/C
                         clock pessimism             -0.305     1.853    
    SLICE_X99Y347        FDRE (Hold_DFF2_SLICEL_C_D)
                                                      0.047     1.900    led_ctl_i0/LEDCtrl.last_rx_data_rdy_reg
  -------------------------------------------------------------------
                         required time                         -1.900    
                         arrival time                           1.954    
  -------------------------------------------------------------------
                         slack                                  0.054    

Slack (MET) :             0.056ns  (arrival time - required time)
  Source:                 uart_rx_i0/uart_baud_gen_rx_i0/clk_divider.internal_count_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_pin_p  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            uart_rx_i0/uart_baud_gen_rx_i0/clk_divider.internal_count_reg[1]/D
                            (rising edge-triggered cell FDSE clocked by clk_pin_p  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_pin_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pin_p rise@0.000ns - clk_pin_p rise@0.000ns)
  Data Path Delay:        0.109ns  (logic 0.072ns (66.055%)  route 0.037ns (33.945%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.157ns
    Source Clock Delay      (SCD):    1.834ns
    Clock Pessimism Removal (CPR):    0.317ns
  Clock Net Delay (Source):      1.336ns (routing 0.859ns, distribution 0.477ns)
  Clock Net Delay (Destination): 1.505ns (routing 0.956ns, distribution 0.549ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin_p rise edge)
                                                      0.000     0.000 r  
    F23                                               0.000     0.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.000     0.000    IBUFG_clk_i0/I
    HPIOBDIFFINBUF_X0Y132
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.297     0.297 r  IBUFG_clk_i0/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.337    IBUFG_clk_i0/OUT
    F23                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.337 r  IBUFG_clk_i0/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.144     0.481    clk_i
    BUFGCE_X0Y129        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.498 r  BUFG_clk_rx_i0/O
    X3Y4 (CLOCK_ROOT)    net (fo=36, routed)          1.336     1.834    uart_rx_i0/uart_baud_gen_rx_i0/CLK
    SLICE_X98Y346        FDSE                                         r  uart_rx_i0/uart_baud_gen_rx_i0/clk_divider.internal_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y346        FDSE (Prop_DFF_SLICEL_C_Q)
                                                      0.039     1.873 r  uart_rx_i0/uart_baud_gen_rx_i0/clk_divider.internal_count_reg[0]/Q
                         net (fo=9, routed)           0.031     1.904    uart_rx_i0/uart_baud_gen_rx_i0/clk_divider.internal_count_reg[0]
    SLICE_X98Y346        LUT2 (Prop_D5LUT_SLICEL_I0_O)
                                                      0.033     1.937 r  uart_rx_i0/uart_baud_gen_rx_i0/clk_divider.internal_count[1]_i_1/O
                         net (fo=1, routed)           0.006     1.943    uart_rx_i0/uart_baud_gen_rx_i0/internal_count0[1]
    SLICE_X98Y346        FDSE                                         r  uart_rx_i0/uart_baud_gen_rx_i0/clk_divider.internal_count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin_p rise edge)
                                                      0.000     0.000 r  
    F23                                               0.000     0.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.000     0.000    IBUFG_clk_i0/I
    HPIOBDIFFINBUF_X0Y132
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.402     0.402 r  IBUFG_clk_i0/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.452    IBUFG_clk_i0/OUT
    F23                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.452 r  IBUFG_clk_i0/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.181     0.633    clk_i
    BUFGCE_X0Y129        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.652 r  BUFG_clk_rx_i0/O
    X3Y4 (CLOCK_ROOT)    net (fo=36, routed)          1.505     2.157    uart_rx_i0/uart_baud_gen_rx_i0/CLK
    SLICE_X98Y346        FDSE                                         r  uart_rx_i0/uart_baud_gen_rx_i0/clk_divider.internal_count_reg[1]/C
                         clock pessimism             -0.317     1.840    
    SLICE_X98Y346        FDSE (Hold_DFF2_SLICEL_C_D)
                                                      0.047     1.887    uart_rx_i0/uart_baud_gen_rx_i0/clk_divider.internal_count_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.887    
                         arrival time                           1.943    
  -------------------------------------------------------------------
                         slack                                  0.056    

Slack (MET) :             0.056ns  (arrival time - required time)
  Source:                 uart_rx_i0/uart_baud_gen_rx_i0/clk_divider.internal_count_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_pin_p  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            uart_rx_i0/uart_baud_gen_rx_i0/clk_divider.internal_count_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_pin_p  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_pin_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pin_p rise@0.000ns - clk_pin_p rise@0.000ns)
  Data Path Delay:        0.109ns  (logic 0.072ns (66.055%)  route 0.037ns (33.945%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.157ns
    Source Clock Delay      (SCD):    1.834ns
    Clock Pessimism Removal (CPR):    0.317ns
  Clock Net Delay (Source):      1.336ns (routing 0.859ns, distribution 0.477ns)
  Clock Net Delay (Destination): 1.505ns (routing 0.956ns, distribution 0.549ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin_p rise edge)
                                                      0.000     0.000 r  
    F23                                               0.000     0.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.000     0.000    IBUFG_clk_i0/I
    HPIOBDIFFINBUF_X0Y132
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.297     0.297 r  IBUFG_clk_i0/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.337    IBUFG_clk_i0/OUT
    F23                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.337 r  IBUFG_clk_i0/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.144     0.481    clk_i
    BUFGCE_X0Y129        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.498 r  BUFG_clk_rx_i0/O
    X3Y4 (CLOCK_ROOT)    net (fo=36, routed)          1.336     1.834    uart_rx_i0/uart_baud_gen_rx_i0/CLK
    SLICE_X98Y346        FDSE                                         r  uart_rx_i0/uart_baud_gen_rx_i0/clk_divider.internal_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y346        FDSE (Prop_DFF_SLICEL_C_Q)
                                                      0.039     1.873 r  uart_rx_i0/uart_baud_gen_rx_i0/clk_divider.internal_count_reg[0]/Q
                         net (fo=9, routed)           0.031     1.904    uart_rx_i0/uart_baud_gen_rx_i0/clk_divider.internal_count_reg[0]
    SLICE_X98Y346        LUT4 (Prop_C5LUT_SLICEL_I1_O)
                                                      0.033     1.937 r  uart_rx_i0/uart_baud_gen_rx_i0/clk_divider.internal_count[3]_i_1/O
                         net (fo=1, routed)           0.006     1.943    uart_rx_i0/uart_baud_gen_rx_i0/internal_count0[3]
    SLICE_X98Y346        FDRE                                         r  uart_rx_i0/uart_baud_gen_rx_i0/clk_divider.internal_count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin_p rise edge)
                                                      0.000     0.000 r  
    F23                                               0.000     0.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.000     0.000    IBUFG_clk_i0/I
    HPIOBDIFFINBUF_X0Y132
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.402     0.402 r  IBUFG_clk_i0/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.452    IBUFG_clk_i0/OUT
    F23                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.452 r  IBUFG_clk_i0/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.181     0.633    clk_i
    BUFGCE_X0Y129        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.652 r  BUFG_clk_rx_i0/O
    X3Y4 (CLOCK_ROOT)    net (fo=36, routed)          1.505     2.157    uart_rx_i0/uart_baud_gen_rx_i0/CLK
    SLICE_X98Y346        FDRE                                         r  uart_rx_i0/uart_baud_gen_rx_i0/clk_divider.internal_count_reg[3]/C
                         clock pessimism             -0.317     1.840    
    SLICE_X98Y346        FDRE (Hold_CFF2_SLICEL_C_D)
                                                      0.047     1.887    uart_rx_i0/uart_baud_gen_rx_i0/clk_divider.internal_count_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.887    
                         arrival time                           1.943    
  -------------------------------------------------------------------
                         slack                                  0.056    

Slack (MET) :             0.062ns  (arrival time - required time)
  Source:                 uart_rx_i0/meta_harden_rxd_i0/signal_dst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pin_p  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            uart_rx_i0/uart_rx_ctl_i0/rx_data_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_pin_p  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_pin_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pin_p rise@0.000ns - clk_pin_p rise@0.000ns)
  Data Path Delay:        0.130ns  (logic 0.061ns (46.923%)  route 0.069ns (53.077%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.163ns
    Source Clock Delay      (SCD):    1.836ns
    Clock Pessimism Removal (CPR):    0.305ns
  Clock Net Delay (Source):      1.338ns (routing 0.859ns, distribution 0.479ns)
  Clock Net Delay (Destination): 1.511ns (routing 0.956ns, distribution 0.555ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin_p rise edge)
                                                      0.000     0.000 r  
    F23                                               0.000     0.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.000     0.000    IBUFG_clk_i0/I
    HPIOBDIFFINBUF_X0Y132
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.297     0.297 r  IBUFG_clk_i0/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.337    IBUFG_clk_i0/OUT
    F23                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.337 r  IBUFG_clk_i0/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.144     0.481    clk_i
    BUFGCE_X0Y129        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.498 r  BUFG_clk_rx_i0/O
    X3Y4 (CLOCK_ROOT)    net (fo=36, routed)          1.338     1.836    uart_rx_i0/meta_harden_rxd_i0/CLK
    SLICE_X99Y350        FDRE                                         r  uart_rx_i0/meta_harden_rxd_i0/signal_dst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y350        FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.039     1.875 r  uart_rx_i0/meta_harden_rxd_i0/signal_dst_reg/Q
                         net (fo=11, routed)          0.053     1.928    uart_rx_i0/uart_rx_ctl_i0/signal_dst_0
    SLICE_X99Y349        LUT5 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.022     1.950 r  uart_rx_i0/uart_rx_ctl_i0/rx_data[1]_i_1/O
                         net (fo=1, routed)           0.016     1.966    uart_rx_i0/uart_rx_ctl_i0/rx_data[1]_i_1_n_0
    SLICE_X99Y349        FDRE                                         r  uart_rx_i0/uart_rx_ctl_i0/rx_data_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin_p rise edge)
                                                      0.000     0.000 r  
    F23                                               0.000     0.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.000     0.000    IBUFG_clk_i0/I
    HPIOBDIFFINBUF_X0Y132
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.402     0.402 r  IBUFG_clk_i0/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.452    IBUFG_clk_i0/OUT
    F23                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.452 r  IBUFG_clk_i0/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.181     0.633    clk_i
    BUFGCE_X0Y129        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.652 r  BUFG_clk_rx_i0/O
    X3Y4 (CLOCK_ROOT)    net (fo=36, routed)          1.511     2.163    uart_rx_i0/uart_rx_ctl_i0/CLK
    SLICE_X99Y349        FDRE                                         r  uart_rx_i0/uart_rx_ctl_i0/rx_data_reg[1]/C
                         clock pessimism             -0.305     1.858    
    SLICE_X99Y349        FDRE (Hold_GFF_SLICEL_C_D)
                                                      0.046     1.904    uart_rx_i0/uart_rx_ctl_i0/rx_data_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.904    
                         arrival time                           1.966    
  -------------------------------------------------------------------
                         slack                                  0.062    

Slack (MET) :             0.063ns  (arrival time - required time)
  Source:                 uart_rx_i0/uart_rx_ctl_i0/bit_cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pin_p  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            uart_rx_i0/uart_rx_ctl_i0/bit_cnt_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_pin_p  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_pin_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pin_p rise@0.000ns - clk_pin_p rise@0.000ns)
  Data Path Delay:        0.115ns  (logic 0.074ns (64.348%)  route 0.041ns (35.652%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.159ns
    Source Clock Delay      (SCD):    1.837ns
    Clock Pessimism Removal (CPR):    0.316ns
  Clock Net Delay (Source):      1.339ns (routing 0.859ns, distribution 0.480ns)
  Clock Net Delay (Destination): 1.507ns (routing 0.956ns, distribution 0.551ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin_p rise edge)
                                                      0.000     0.000 r  
    F23                                               0.000     0.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.000     0.000    IBUFG_clk_i0/I
    HPIOBDIFFINBUF_X0Y132
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.297     0.297 r  IBUFG_clk_i0/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.337    IBUFG_clk_i0/OUT
    F23                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.337 r  IBUFG_clk_i0/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.144     0.481    clk_i
    BUFGCE_X0Y129        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.498 r  BUFG_clk_rx_i0/O
    X3Y4 (CLOCK_ROOT)    net (fo=36, routed)          1.339     1.837    uart_rx_i0/uart_rx_ctl_i0/CLK
    SLICE_X99Y349        FDRE                                         r  uart_rx_i0/uart_rx_ctl_i0/bit_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y349        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.039     1.876 f  uart_rx_i0/uart_rx_ctl_i0/bit_cnt_reg[0]/Q
                         net (fo=9, routed)           0.025     1.901    uart_rx_i0/uart_rx_ctl_i0/bit_cnt_reg[0]
    SLICE_X99Y349        LUT1 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.035     1.936 r  uart_rx_i0/uart_rx_ctl_i0/bit_cnt[0]_i_1/O
                         net (fo=1, routed)           0.016     1.952    uart_rx_i0/uart_rx_ctl_i0/bit_cnt[0]_i_1_n_0
    SLICE_X99Y349        FDRE                                         r  uart_rx_i0/uart_rx_ctl_i0/bit_cnt_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin_p rise edge)
                                                      0.000     0.000 r  
    F23                                               0.000     0.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.000     0.000    IBUFG_clk_i0/I
    HPIOBDIFFINBUF_X0Y132
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.402     0.402 r  IBUFG_clk_i0/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.452    IBUFG_clk_i0/OUT
    F23                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.452 r  IBUFG_clk_i0/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.181     0.633    clk_i
    BUFGCE_X0Y129        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.652 r  BUFG_clk_rx_i0/O
    X3Y4 (CLOCK_ROOT)    net (fo=36, routed)          1.507     2.159    uart_rx_i0/uart_rx_ctl_i0/CLK
    SLICE_X99Y349        FDRE                                         r  uart_rx_i0/uart_rx_ctl_i0/bit_cnt_reg[0]/C
                         clock pessimism             -0.316     1.843    
    SLICE_X99Y349        FDRE (Hold_DFF_SLICEL_C_D)
                                                      0.046     1.889    uart_rx_i0/uart_rx_ctl_i0/bit_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.889    
                         arrival time                           1.952    
  -------------------------------------------------------------------
                         slack                                  0.063    

Slack (MET) :             0.063ns  (arrival time - required time)
  Source:                 uart_rx_i0/uart_rx_ctl_i0/bit_cnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_pin_p  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            uart_rx_i0/uart_rx_ctl_i0/bit_cnt_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_pin_p  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_pin_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pin_p rise@0.000ns - clk_pin_p rise@0.000ns)
  Data Path Delay:        0.115ns  (logic 0.074ns (64.348%)  route 0.041ns (35.652%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.158ns
    Source Clock Delay      (SCD):    1.836ns
    Clock Pessimism Removal (CPR):    0.316ns
  Clock Net Delay (Source):      1.338ns (routing 0.859ns, distribution 0.479ns)
  Clock Net Delay (Destination): 1.506ns (routing 0.956ns, distribution 0.550ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin_p rise edge)
                                                      0.000     0.000 r  
    F23                                               0.000     0.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.000     0.000    IBUFG_clk_i0/I
    HPIOBDIFFINBUF_X0Y132
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.297     0.297 r  IBUFG_clk_i0/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.337    IBUFG_clk_i0/OUT
    F23                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.337 r  IBUFG_clk_i0/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.144     0.481    clk_i
    BUFGCE_X0Y129        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.498 r  BUFG_clk_rx_i0/O
    X3Y4 (CLOCK_ROOT)    net (fo=36, routed)          1.338     1.836    uart_rx_i0/uart_rx_ctl_i0/CLK
    SLICE_X99Y348        FDRE                                         r  uart_rx_i0/uart_rx_ctl_i0/bit_cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y348        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.039     1.875 r  uart_rx_i0/uart_rx_ctl_i0/bit_cnt_reg[2]/Q
                         net (fo=4, routed)           0.025     1.900    uart_rx_i0/uart_rx_ctl_i0/bit_cnt_reg[2]
    SLICE_X99Y348        LUT3 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.035     1.935 r  uart_rx_i0/uart_rx_ctl_i0/bit_cnt[2]_i_1/O
                         net (fo=1, routed)           0.016     1.951    uart_rx_i0/uart_rx_ctl_i0/p_0_in[2]
    SLICE_X99Y348        FDRE                                         r  uart_rx_i0/uart_rx_ctl_i0/bit_cnt_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin_p rise edge)
                                                      0.000     0.000 r  
    F23                                               0.000     0.000 r  clk_pin_p (IN)
                         net (fo=0)                   0.000     0.000    IBUFG_clk_i0/I
    HPIOBDIFFINBUF_X0Y132
                         DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.402     0.402 r  IBUFG_clk_i0/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.452    IBUFG_clk_i0/OUT
    F23                  IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.452 r  IBUFG_clk_i0/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.181     0.633    clk_i
    BUFGCE_X0Y129        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.652 r  BUFG_clk_rx_i0/O
    X3Y4 (CLOCK_ROOT)    net (fo=36, routed)          1.506     2.158    uart_rx_i0/uart_rx_ctl_i0/CLK
    SLICE_X99Y348        FDRE                                         r  uart_rx_i0/uart_rx_ctl_i0/bit_cnt_reg[2]/C
                         clock pessimism             -0.316     1.842    
    SLICE_X99Y348        FDRE (Hold_DFF_SLICEL_C_D)
                                                      0.046     1.888    uart_rx_i0/uart_rx_ctl_i0/bit_cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.888    
                         arrival time                           1.951    
  -------------------------------------------------------------------
                         slack                                  0.063    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_pin_p
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { clk_pin_p }

Check Type        Corner  Lib Pin   Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFGCE/I  n/a            1.290         8.000       6.710      BUFGCE_X0Y129  BUFG_clk_rx_i0/I
Min Period        n/a     FDRE/C    n/a            0.550         8.000       7.450      SLICE_X99Y347  led_ctl_i0/LEDCtrl.last_rx_data_rdy_reg/C
Min Period        n/a     FDRE/C    n/a            0.550         8.000       7.450      SLICE_X99Y350  led_ctl_i0/led_o_reg[0]/C
Min Period        n/a     FDRE/C    n/a            0.550         8.000       7.450      SLICE_X99Y352  led_ctl_i0/led_o_reg[1]/C
Min Period        n/a     FDRE/C    n/a            0.550         8.000       7.450      SLICE_X99Y347  led_ctl_i0/led_o_reg[2]/C
Min Period        n/a     FDRE/C    n/a            0.550         8.000       7.450      SLICE_X99Y346  led_ctl_i0/led_o_reg[3]/C
Min Period        n/a     FDRE/C    n/a            0.550         8.000       7.450      SLICE_X99Y338  meta_harden_rst_i0/signal_dst_reg/C
Min Period        n/a     FDRE/C    n/a            0.550         8.000       7.450      SLICE_X99Y297  meta_harden_rst_i0/signal_meta_reg/C
Min Period        n/a     FDRE/C    n/a            0.550         8.000       7.450      SLICE_X99Y350  uart_rx_i0/meta_harden_rxd_i0/signal_dst_reg/C
Min Period        n/a     FDRE/C    n/a            0.550         8.000       7.450      SLICE_X99Y350  uart_rx_i0/meta_harden_rxd_i0/signal_meta_reg/C
Low Pulse Width   Slow    FDRE/C    n/a            0.275         4.000       3.725      SLICE_X99Y347  led_ctl_i0/LEDCtrl.last_rx_data_rdy_reg/C
Low Pulse Width   Fast    FDRE/C    n/a            0.275         4.000       3.725      SLICE_X99Y347  led_ctl_i0/LEDCtrl.last_rx_data_rdy_reg/C
Low Pulse Width   Slow    FDRE/C    n/a            0.275         4.000       3.725      SLICE_X99Y350  led_ctl_i0/led_o_reg[0]/C
Low Pulse Width   Fast    FDRE/C    n/a            0.275         4.000       3.725      SLICE_X99Y350  led_ctl_i0/led_o_reg[0]/C
Low Pulse Width   Slow    FDRE/C    n/a            0.275         4.000       3.725      SLICE_X99Y352  led_ctl_i0/led_o_reg[1]/C
Low Pulse Width   Fast    FDRE/C    n/a            0.275         4.000       3.725      SLICE_X99Y352  led_ctl_i0/led_o_reg[1]/C
Low Pulse Width   Slow    FDRE/C    n/a            0.275         4.000       3.725      SLICE_X99Y347  led_ctl_i0/led_o_reg[2]/C
Low Pulse Width   Fast    FDRE/C    n/a            0.275         4.000       3.725      SLICE_X99Y347  led_ctl_i0/led_o_reg[2]/C
Low Pulse Width   Slow    FDRE/C    n/a            0.275         4.000       3.725      SLICE_X99Y346  led_ctl_i0/led_o_reg[3]/C
Low Pulse Width   Fast    FDRE/C    n/a            0.275         4.000       3.725      SLICE_X99Y346  led_ctl_i0/led_o_reg[3]/C
High Pulse Width  Slow    FDRE/C    n/a            0.275         4.000       3.725      SLICE_X99Y347  led_ctl_i0/LEDCtrl.last_rx_data_rdy_reg/C
High Pulse Width  Fast    FDRE/C    n/a            0.275         4.000       3.725      SLICE_X99Y347  led_ctl_i0/LEDCtrl.last_rx_data_rdy_reg/C
High Pulse Width  Slow    FDRE/C    n/a            0.275         4.000       3.725      SLICE_X99Y350  led_ctl_i0/led_o_reg[0]/C
High Pulse Width  Fast    FDRE/C    n/a            0.275         4.000       3.725      SLICE_X99Y350  led_ctl_i0/led_o_reg[0]/C
High Pulse Width  Slow    FDRE/C    n/a            0.275         4.000       3.725      SLICE_X99Y352  led_ctl_i0/led_o_reg[1]/C
High Pulse Width  Fast    FDRE/C    n/a            0.275         4.000       3.725      SLICE_X99Y352  led_ctl_i0/led_o_reg[1]/C
High Pulse Width  Slow    FDRE/C    n/a            0.275         4.000       3.725      SLICE_X99Y347  led_ctl_i0/led_o_reg[2]/C
High Pulse Width  Fast    FDRE/C    n/a            0.275         4.000       3.725      SLICE_X99Y347  led_ctl_i0/led_o_reg[2]/C
High Pulse Width  Slow    FDRE/C    n/a            0.275         4.000       3.725      SLICE_X99Y346  led_ctl_i0/led_o_reg[3]/C
High Pulse Width  Fast    FDRE/C    n/a            0.275         4.000       3.725      SLICE_X99Y346  led_ctl_i0/led_o_reg[3]/C



