files:
- file_type: verilogSource
  is_include_file: true
  logical_name: ''
  name: ../src/adv_debug_sys_3.1.0-r1/Hardware/adv_dbg_if/rtl/verilog/adbg_defines.v
- file_type: verilogSource
  is_include_file: true
  logical_name: ''
  name: ../src/adv_debug_sys_3.1.0-r1/Hardware/adv_dbg_if/rtl/verilog/adbg_wb_defines.v
- file_type: verilogSource
  is_include_file: false
  logical_name: ''
  name: ../src/adv_debug_sys_3.1.0-r1/Hardware/adv_dbg_if/rtl/verilog/adbg_wb_biu.v
- file_type: verilogSource
  is_include_file: false
  logical_name: ''
  name: ../src/adv_debug_sys_3.1.0-r1/Hardware/adv_dbg_if/rtl/verilog/adbg_or1k_status_reg.v
- file_type: verilogSource
  is_include_file: false
  logical_name: ''
  name: ../src/adv_debug_sys_3.1.0-r1/Hardware/adv_dbg_if/rtl/verilog/adbg_jsp_biu.v
- file_type: verilogSource
  is_include_file: false
  logical_name: ''
  name: ../src/adv_debug_sys_3.1.0-r1/Hardware/adv_dbg_if/rtl/verilog/adbg_or1k_module.v
- file_type: verilogSource
  is_include_file: false
  logical_name: ''
  name: ../src/adv_debug_sys_3.1.0-r1/Hardware/adv_dbg_if/rtl/verilog/syncflop.v
- file_type: verilogSource
  is_include_file: false
  logical_name: ''
  name: ../src/adv_debug_sys_3.1.0-r1/Hardware/adv_dbg_if/rtl/verilog/adbg_crc32.v
- file_type: verilogSource
  is_include_file: false
  logical_name: ''
  name: ../src/adv_debug_sys_3.1.0-r1/Hardware/adv_dbg_if/rtl/verilog/adbg_jsp_module.v
- file_type: verilogSource
  is_include_file: false
  logical_name: ''
  name: ../src/adv_debug_sys_3.1.0-r1/Hardware/adv_dbg_if/rtl/verilog/adbg_top.v
- file_type: verilogSource
  is_include_file: false
  logical_name: ''
  name: ../src/adv_debug_sys_3.1.0-r1/Hardware/adv_dbg_if/rtl/verilog/bytefifo.v
- file_type: verilogSource
  is_include_file: false
  logical_name: ''
  name: ../src/adv_debug_sys_3.1.0-r1/Hardware/adv_dbg_if/rtl/verilog/adbg_or1k_biu.v
- file_type: verilogSource
  is_include_file: false
  logical_name: ''
  name: ../src/adv_debug_sys_3.1.0-r1/Hardware/adv_dbg_if/rtl/verilog/adbg_or1k_defines.v
- file_type: verilogSource
  is_include_file: false
  logical_name: ''
  name: ../src/adv_debug_sys_3.1.0-r1/Hardware/adv_dbg_if/rtl/verilog/syncreg.v
- file_type: verilogSource
  is_include_file: false
  logical_name: ''
  name: ../src/adv_debug_sys_3.1.0-r1/Hardware/adv_dbg_if/rtl/verilog/adbg_wb_module.v
- file_type: verilogSource
  is_include_file: false
  logical_name: ''
  name: ../src/cdc_utils_0.1/rtl/verilog/sync2_pgen.v
- file_type: verilogSource
  is_include_file: false
  logical_name: ''
  name: ../src/cdc_utils_0.1/rtl/verilog/cc561.v
- file_type: verilogSource
  is_include_file: false
  logical_name: ''
  name: ../src/jtag_tap_1.13-r1/tap/rtl/verilog/tap_top.v
- file_type: cSource
  is_include_file: false
  logical_name: ''
  name: ../src/jtag_vpi_0-r4/jtag_common.c
- file_type: cSource
  is_include_file: true
  logical_name: ''
  name: ../src/jtag_vpi_0-r4/jtag_common.h
- file_type: cSource
  is_include_file: false
  logical_name: ''
  name: ../src/jtag_vpi_0-r4/jtag_vpi.c
- file_type: verilogSource
  is_include_file: false
  logical_name: ''
  name: ../src/jtag_vpi_0-r4/jtag_vpi.v
- file_type: verilogSource
  is_include_file: true
  logical_name: ''
  name: ../src/mor1kx_decode_net_0/rtl/verilog/mor1kx-defines.v
- file_type: verilogSource
  is_include_file: true
  logical_name: ''
  name: ../src/mor1kx_decode_net_0/rtl/verilog/mor1kx-sprs.v
- file_type: verilogSource
  is_include_file: true
  logical_name: ''
  name: ../src/mor1kx_decode_net_0/rtl/verilog/mor1kx_utils.vh
- file_type: verilogSource
  is_include_file: false
  logical_name: ''
  name: ../src/mor1kx_decode_net_0/rtl/verilog/cmos_cells.v
- file_type: verilogSource
  is_include_file: false
  logical_name: ''
  name: ../src/mor1kx_decode_net_0/rtl/verilog/mor1kx_branch_predictor_simple.v
- file_type: verilogSource
  is_include_file: false
  logical_name: ''
  name: ../src/mor1kx_decode_net_0/rtl/verilog/mor1kx_branch_predictor_saturation_counter.v
- file_type: verilogSource
  is_include_file: false
  logical_name: ''
  name: ../src/mor1kx_decode_net_0/rtl/verilog/mor1kx_branch_prediction.v
- file_type: verilogSource
  is_include_file: false
  logical_name: ''
  name: ../src/mor1kx_decode_net_0/rtl/verilog/mor1kx_bus_if_wb32.v
- file_type: verilogSource
  is_include_file: false
  logical_name: ''
  name: ../src/mor1kx_decode_net_0/rtl/verilog/mor1kx_cache_lru.v
- file_type: verilogSource
  is_include_file: false
  logical_name: ''
  name: ../src/mor1kx_decode_net_0/rtl/verilog/mor1kx_cfgrs.v
- file_type: verilogSource
  is_include_file: false
  logical_name: ''
  name: ../src/mor1kx_decode_net_0/rtl/verilog/mor1kx_cpu_cappuccino.v
- file_type: verilogSource
  is_include_file: false
  logical_name: ''
  name: ../src/mor1kx_decode_net_0/rtl/verilog/mor1kx_cpu_espresso.v
- file_type: verilogSource
  is_include_file: false
  logical_name: ''
  name: ../src/mor1kx_decode_net_0/rtl/verilog/mor1kx_cpu_prontoespresso.v
- file_type: verilogSource
  is_include_file: false
  logical_name: ''
  name: ../src/mor1kx_decode_net_0/rtl/verilog/mor1kx_cpu.v
- file_type: verilogSource
  is_include_file: false
  logical_name: ''
  name: ../src/mor1kx_decode_net_0/rtl/verilog/mor1kx_ctrl_cappuccino.v
- file_type: verilogSource
  is_include_file: false
  logical_name: ''
  name: ../src/mor1kx_decode_net_0/rtl/verilog/mor1kx_ctrl_espresso.v
- file_type: verilogSource
  is_include_file: false
  logical_name: ''
  name: ../src/mor1kx_decode_net_0/rtl/verilog/mor1kx_ctrl_prontoespresso.v
- file_type: verilogSource
  is_include_file: false
  logical_name: ''
  name: ../src/mor1kx_decode_net_0/rtl/verilog/mor1kx_dcache.v
- file_type: verilogSource
  is_include_file: false
  logical_name: ''
  name: ../src/mor1kx_decode_net_0/rtl/verilog/mor1kx_decode_execute_cappuccino.v
- file_type: verilogSource
  is_include_file: false
  logical_name: ''
  name: ../src/mor1kx_decode_net_0/rtl/verilog/mor1kx_decode.v
- file_type: verilogSource
  is_include_file: false
  logical_name: ''
  name: ../src/mor1kx_decode_net_0/rtl/verilog/mor1kx_dmmu.v
- file_type: verilogSource
  is_include_file: false
  logical_name: ''
  name: ../src/mor1kx_decode_net_0/rtl/verilog/mor1kx_execute_alu.v
- file_type: verilogSource
  is_include_file: false
  logical_name: ''
  name: ../src/mor1kx_decode_net_0/rtl/verilog/mor1kx_execute_ctrl_cappuccino.v
- file_type: verilogSource
  is_include_file: false
  logical_name: ''
  name: ../src/mor1kx_decode_net_0/rtl/verilog/mor1kx_fetch_cappuccino.v
- file_type: verilogSource
  is_include_file: false
  logical_name: ''
  name: ../src/mor1kx_decode_net_0/rtl/verilog/mor1kx_fetch_espresso.v
- file_type: verilogSource
  is_include_file: false
  logical_name: ''
  name: ../src/mor1kx_decode_net_0/rtl/verilog/mor1kx_fetch_prontoespresso.v
- file_type: verilogSource
  is_include_file: false
  logical_name: ''
  name: ../src/mor1kx_decode_net_0/rtl/verilog/mor1kx_fetch_tcm_prontoespresso.v
- file_type: verilogSource
  is_include_file: false
  logical_name: ''
  name: ../src/mor1kx_decode_net_0/rtl/verilog/mor1kx_icache.v
- file_type: verilogSource
  is_include_file: false
  logical_name: ''
  name: ../src/mor1kx_decode_net_0/rtl/verilog/mor1kx_immu.v
- file_type: verilogSource
  is_include_file: false
  logical_name: ''
  name: ../src/mor1kx_decode_net_0/rtl/verilog/mor1kx_lsu_cappuccino.v
- file_type: verilogSource
  is_include_file: false
  logical_name: ''
  name: ../src/mor1kx_decode_net_0/rtl/verilog/mor1kx_lsu_espresso.v
- file_type: verilogSource
  is_include_file: false
  logical_name: ''
  name: ../src/mor1kx_decode_net_0/rtl/verilog/mor1kx_pic.v
- file_type: verilogSource
  is_include_file: false
  logical_name: ''
  name: ../src/mor1kx_decode_net_0/rtl/verilog/mor1kx_rf_cappuccino.v
- file_type: verilogSource
  is_include_file: false
  logical_name: ''
  name: ../src/mor1kx_decode_net_0/rtl/verilog/mor1kx_rf_espresso.v
- file_type: verilogSource
  is_include_file: false
  logical_name: ''
  name: ../src/mor1kx_decode_net_0/rtl/verilog/mor1kx_simple_dpram_sclk.v
- file_type: verilogSource
  is_include_file: false
  logical_name: ''
  name: ../src/mor1kx_decode_net_0/rtl/verilog/mor1kx_store_buffer.v
- file_type: verilogSource
  is_include_file: false
  logical_name: ''
  name: ../src/mor1kx_decode_net_0/rtl/verilog/mor1kx_ticktimer.v
- file_type: verilogSource
  is_include_file: false
  logical_name: ''
  name: ../src/mor1kx_decode_net_0/rtl/verilog/mor1kx_true_dpram_sclk.v
- file_type: verilogSource
  is_include_file: false
  logical_name: ''
  name: ../src/mor1kx_decode_net_0/rtl/verilog/mor1kx.v
- file_type: verilogSource
  is_include_file: false
  logical_name: ''
  name: ../src/mor1kx_decode_net_0/rtl/verilog/mor1kx_wb_mux_cappuccino.v
- file_type: verilogSource
  is_include_file: false
  logical_name: ''
  name: ../src/mor1kx_decode_net_0/rtl/verilog/mor1kx_wb_mux_espresso.v
- file_type: verilogSource
  is_include_file: false
  logical_name: ''
  name: ../src/mor1kx_decode_net_0/rtl/verilog/pfpu32/pfpu32_addsub.v
- file_type: verilogSource
  is_include_file: false
  logical_name: ''
  name: ../src/mor1kx_decode_net_0/rtl/verilog/pfpu32/pfpu32_cmp.v
- file_type: verilogSource
  is_include_file: false
  logical_name: ''
  name: ../src/mor1kx_decode_net_0/rtl/verilog/pfpu32/pfpu32_f2i.v
- file_type: verilogSource
  is_include_file: false
  logical_name: ''
  name: ../src/mor1kx_decode_net_0/rtl/verilog/pfpu32/pfpu32_i2f.v
- file_type: verilogSource
  is_include_file: false
  logical_name: ''
  name: ../src/mor1kx_decode_net_0/rtl/verilog/pfpu32/pfpu32_muldiv.v
- file_type: verilogSource
  is_include_file: false
  logical_name: ''
  name: ../src/mor1kx_decode_net_0/rtl/verilog/pfpu32/pfpu32_rnd.v
- file_type: verilogSource
  is_include_file: false
  logical_name: ''
  name: ../src/mor1kx_decode_net_0/rtl/verilog/pfpu32/pfpu32_top.v
- file_type: verilogSource
  is_include_file: false
  logical_name: ''
  name: ../src/mor1kx_decode_net_0/bench/verilog/mor1kx_monitor.v
- file_type: verilogSource
  is_include_file: true
  logical_name: ''
  name: ../src/uart16550_1.5.5-r1/rtl/verilog/uart_defines.v
- file_type: verilogSource
  is_include_file: false
  logical_name: ''
  name: ../src/uart16550_1.5.5-r1/rtl/verilog/raminfr.v
- file_type: verilogSource
  is_include_file: false
  logical_name: ''
  name: ../src/uart16550_1.5.5-r1/rtl/verilog/uart_receiver.v
- file_type: verilogSource
  is_include_file: false
  logical_name: ''
  name: ../src/uart16550_1.5.5-r1/rtl/verilog/uart_regs.v
- file_type: verilogSource
  is_include_file: false
  logical_name: ''
  name: ../src/uart16550_1.5.5-r1/rtl/verilog/uart_rfifo.v
- file_type: verilogSource
  is_include_file: false
  logical_name: ''
  name: ../src/uart16550_1.5.5-r1/rtl/verilog/uart_sync_flops.v
- file_type: verilogSource
  is_include_file: false
  logical_name: ''
  name: ../src/uart16550_1.5.5-r1/rtl/verilog/uart_tfifo.v
- file_type: verilogSource
  is_include_file: false
  logical_name: ''
  name: ../src/uart16550_1.5.5-r1/rtl/verilog/uart_top.v
- file_type: verilogSource
  is_include_file: false
  logical_name: ''
  name: ../src/uart16550_1.5.5-r1/rtl/verilog/uart_transmitter.v
- file_type: verilogSource
  is_include_file: false
  logical_name: ''
  name: ../src/uart16550_1.5.5-r1/rtl/verilog/uart_wb.v
- file_type: verilogSource
  is_include_file: false
  logical_name: ''
  name: ../src/verilog-arbiter_0-r2/src/arbiter.v
- file_type: verilogSource
  is_include_file: false
  logical_name: ''
  name: ../src/vlog_tb_utils_1.1/vlog_functions.v
- file_type: verilogSource
  is_include_file: false
  logical_name: ''
  name: ../src/vlog_tb_utils_1.1/vlog_tap_generator.v
- file_type: verilogSource
  is_include_file: false
  logical_name: ''
  name: ../src/vlog_tb_utils_1.1/vlog_tb_utils.v
- file_type: verilogSource
  is_include_file: true
  logical_name: ''
  name: ../src/wb_common_1.0.3/wb_common_params.v
- file_type: verilogSource
  is_include_file: true
  logical_name: ''
  name: ../src/wb_common_1.0.3/wb_common.v
- file_type: verilogSource
  is_include_file: false
  logical_name: ''
  name: ../src/wb_bfm_1.2.1/wb_bfm_master.v
- file_type: verilogSource
  is_include_file: false
  logical_name: ''
  name: ../src/wb_bfm_1.2.1/wb_bfm_slave.v
- file_type: verilogSource
  is_include_file: false
  logical_name: ''
  name: ../src/wb_bfm_1.2.1/wb_bfm_memory.v
- file_type: verilogSource
  is_include_file: false
  logical_name: ''
  name: ../src/wb_bfm_1.2.1/wb_bfm_transactor.v
- file_type: verilogSource
  is_include_file: false
  logical_name: ''
  name: ../src/wb_intercon_1.2.2/rtl/verilog/wb_cdc.v
- file_type: verilogSource
  is_include_file: false
  logical_name: ''
  name: ../src/wb_intercon_1.2.2/rtl/verilog/wb_arbiter.v
- file_type: verilogSource
  is_include_file: false
  logical_name: ''
  name: ../src/wb_intercon_1.2.2/rtl/verilog/wb_data_resize.v
- file_type: verilogSource
  is_include_file: false
  logical_name: ''
  name: ../src/wb_intercon_1.2.2/rtl/verilog/wb_mux.v
- file_type: verilogSource
  is_include_file: false
  logical_name: ''
  name: ../src/wb_ram_1.1/rtl/verilog/wb_ram.v
- file_type: verilogSource
  is_include_file: false
  logical_name: ''
  name: ../src/wb_ram_1.1/rtl/verilog/wb_ram_generic.v
- file_type: verilogSource
  is_include_file: true
  logical_name: ''
  name: ../src/mor1kx-net-test_0/rtl/verilog/wb_intercon.vh
- file_type: verilogSource
  is_include_file: true
  logical_name: ''
  name: ../src/mor1kx-net-test_0/bench/verilog/include/test-defines.v
- file_type: verilogSource
  is_include_file: false
  logical_name: ''
  name: ../src/mor1kx-net-test_0/rtl/verilog/orpsoc_top.v
- file_type: verilogSource
  is_include_file: false
  logical_name: ''
  name: ../src/mor1kx-net-test_0/rtl/verilog/wb_intercon.v
- file_type: verilogSource
  is_include_file: false
  logical_name: ''
  name: ../src/mor1kx-net-test_0/bench/verilog/orpsoc_tb.v
hooks:
  pre_build:
  - cmd:
    - sh
    - ../src/elf-loader_1.0.2/check_libelf.sh
    env:
      FILES_ROOT: ../src/elf-loader_1.0.2
    name: check_libelf.sh
name: mor1kx-net-test_0
parameters:
  clear_ram:
    datatype: bool
    description: Preset RAM to a known value (0)
    paramtype: plusarg
  elf-load:
    datatype: file
    description: ELF file to preload to memory
    paramtype: plusarg
  heartbeat:
    datatype: int
    description: Display a heartbeat message every n*heartbeat time unit
    paramtype: plusarg
  jtag_vpi_enable:
    datatype: bool
    description: Enable JTAG debug interface
    paramtype: plusarg
  tapfile:
    datatype: str
    description: Name of TAP file
    paramtype: plusarg
  testcase:
    datatype: str
    description: Name of testcase (Used for VCD filename)
    paramtype: plusarg
  timeout:
    datatype: int
    description: Abort test case after n cycles
    paramtype: plusarg
  trace_enable:
    datatype: bool
    description: Enable mor1kx instruction trace
    paramtype: plusarg
  trace_to_screen:
    datatype: bool
    description: Output mor1kx instruction trace to screen
    paramtype: plusarg
  vcd:
    datatype: bool
    description: Enable VCD logging
    paramtype: plusarg
tool_options:
  icarus:
    iverilog_options:
    - -DSIM
toplevel: orpsoc_tb
version: 0.2.0
vpi:
- include_dirs:
  - ../src/elf-loader_1.0.2/
  libs:
  - elf
  name: elf-loader_1.0.2
  src_files:
  - ../src/elf-loader_1.0.2/elf-loader.c
  - ../src/elf-loader_1.0.2/vpi_wrapper.c
- include_dirs:
  - ../src/jtag_vpi_0-r4/
  libs: []
  name: jtag_vpi
  src_files:
  - ../src/jtag_vpi_0-r4/jtag_common.c
  - ../src/jtag_vpi_0-r4/jtag_vpi.c
  - ../src/jtag_vpi_0-r4/jtag_vpi.v
