Starting…
Running 'Verilator.Lint' at 'runs/RUN_2024-12-28_14-10-16/01-verilator-lint'…
Logging subprocess to [repr.filename]'runs/RUN_2024-12-28_14-10-16/01-verilator-lint/verilator-lint.log'[/repr.filename]…
Running 'Checker.LintTimingConstructs' at 'runs/RUN_2024-12-28_14-10-16/02-checker-linttimingconstructs'…
Check for Lint Timing Errors clear.
Running 'Checker.LintErrors' at 'runs/RUN_2024-12-28_14-10-16/03-checker-linterrors'…
Check for Lint errors clear.
Running 'Checker.LintWarnings' at 'runs/RUN_2024-12-28_14-10-16/04-checker-lintwarnings'…
116 Lint warnings found.
Running 'Yosys.JsonHeader' at 'runs/RUN_2024-12-28_14-10-16/05-yosys-jsonheader'…
Logging subprocess to [repr.filename]'runs/RUN_2024-12-28_14-10-16/05-yosys-jsonheader/yosys-jsonheader.log'[/repr.filename]…
Subprocess had a non-zero exit.
Last 10 line(s):
Storing AST representation for module `$abstract\matrix_multiply_2x2_2x1'.
Successfully finished Verilog frontend.

8. Executing Verilog-2005 frontend: /home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/matrix_multiply_1x2_2x1.sv
Parsing SystemVerilog input from `/home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/matrix_multiply_1x2_2x1.sv' to AST representation.
Storing AST representation for module `$abstract\matrix_multiply_1x2_2x1'.
Successfully finished Verilog frontend.

9. Executing Verilog-2005 frontend: /home/youssef/digital_design/Neural_Network_SystemVerilog_RTL/NN.sv
dot_product.sv:8: ERROR: syntax error, unexpected '[', expecting ',' or '=' or ')'

Full log file: 'runs/RUN_2024-12-28_14-10-16/05-yosys-jsonheader/yosys-jsonheader.log'
