// Seed: 203870738
`timescale 1 ps / 1 ps
module module_0 (
    input id_0,
    input id_1,
    input logic id_2,
    input logic id_3,
    output id_4,
    output id_5,
    input logic id_6,
    input id_7
);
  supply1 id_8;
  type_16(
      id_6, id_4
  ); type_17(
      1'b0, 1
  );
  logic id_9;
  assign id_5 = id_0;
  logic id_10;
  assign id_8[1] = id_3;
  logic id_11;
  assign id_9 = id_3;
endmodule
