
<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Strict//EN"
 "http://www.w3.org/TR/xhtml1/DTD/xhtml1-strict.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
 <head>
  <meta http-equiv="Content-Type" content="text/html; charset=UTF-8"/>
  <title>[09/10] x86/cpufeature: Kill cpu_has_pge - Patchwork</title>
  <link rel="stylesheet" type="text/css" href="/static/css/style.css"/>
  <script type="text/javascript" src="/static/js/common.js"></script>
  <script type="text/javascript" src="/static/js/jquery-1.10.1.min.js"></script>

 </head>
 <body>
  <div id="title">
  <h1 style="float: left;">
     <a
      href="/">Patchwork</a>
    [09/10] x86/cpufeature: Kill cpu_has_pge</h1>
  <div id="auth">

     <a href="/user/login/">login</a>
     <br/>
     <a href="/register/">register</a>
     <br/>
     <a href="/mail/">mail settings</a>

   </div>
   <div style="clear: both;"></div>
  </div>
  <div id="nav">
   <div id="navleft">
   
    <strong>Project</strong>: LKML
     :
     <a href="/project/LKML/list/"
      >patches</a>
     :
     <a href="/project/LKML/"
      >project info</a>
    
     :
     <a href="/"
     >other projects</a>
     
    
   </div>
   <div id="navright">
    <a href="/help/about/">about</a>
   </div>
   <div style="clear: both"></div>
  </div>

  <div id="content">

<script language="JavaScript" type="text/javascript">
function toggle_headers(link_id, headers_id)
{
    var link = document.getElementById(link_id)
    var headers = document.getElementById(headers_id)

    var hidden = headers.style['display'] == 'none';

    if (hidden) {
        link.innerHTML = 'hide';
        headers.style['display'] = 'block';
    } else {
        link.innerHTML = 'show';
        headers.style['display'] = 'none';
    }

}
</script>

<table class="patchmeta">
 <tr>
  <th>Submitter</th>
  <td><a href="/project/LKML/list/?submitter=7500">Borislav Petkov</a></td>
 </tr>
 <tr>
  <th>Date</th>
  <td>March 29, 2016, 3:42 p.m.</td>
 </tr>
 <tr>
  <th>Message ID</th>
  <td>&lt;1459266123-21878-10-git-send-email-bp@alien8.de&gt;</td>
 </tr>
 <tr>
  <th>Download</th>
  <td>
   <a href="/patch/8688551/mbox/"
   >mbox</a>
|
   <a href="/patch/8688551/raw/"
   >patch</a>

   </td>
 </tr>
 <tr>
  <th>Permalink</th>
  <td><a href="/patch/8688551/">/patch/8688551/</a>
 </tr>
  <tr>
   <th>State</th>
   <td>New</td>
  </tr>


 <tr>
  <th>Headers</th>
  <td><a id="togglepatchheaders"
   href="javascript:toggle_headers('togglepatchheaders', 'patchheaders')"
   >show</a>
   <div id="patchheaders" class="patchheaders" style="display:none;">
    <pre>Return-Path: &lt;linux-kernel-owner@kernel.org&gt;
X-Original-To: patchwork-LKML@patchwork.kernel.org
Delivered-To: patchwork-parsemail@patchwork2.web.kernel.org
Received: from mail.kernel.org (mail.kernel.org [198.145.29.136])
	by patchwork2.web.kernel.org (Postfix) with ESMTP id 317C0C0553
	for &lt;patchwork-LKML@patchwork.kernel.org&gt;;
	Tue, 29 Mar 2016 15:42:45 +0000 (UTC)
Received: from mail.kernel.org (localhost [127.0.0.1])
	by mail.kernel.org (Postfix) with ESMTP id 6A514200C6
	for &lt;patchwork-LKML@patchwork.kernel.org&gt;;
	Tue, 29 Mar 2016 15:42:44 +0000 (UTC)
Received: from vger.kernel.org (vger.kernel.org [209.132.180.67])
	by mail.kernel.org (Postfix) with ESMTP id BA2BA200CA
	for &lt;patchwork-LKML@patchwork.kernel.org&gt;;
	Tue, 29 Mar 2016 15:42:38 +0000 (UTC)
Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand
	id S1757470AbcC2Pmf (ORCPT
	&lt;rfc822;patchwork-LKML@patchwork.kernel.org&gt;);
	Tue, 29 Mar 2016 11:42:35 -0400
Received: from mail.skyhub.de ([78.46.96.112]:50475 &quot;EHLO mail.skyhub.de&quot;
	rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP
	id S1752288AbcC2PmW (ORCPT &lt;rfc822;linux-kernel@vger.kernel.org&gt;);
	Tue, 29 Mar 2016 11:42:22 -0400
X-Virus-Scanned: Nedap ESD1 at mail.skyhub.de
Received: from mail.skyhub.de ([127.0.0.1])
	by localhost (door.skyhub.de [127.0.0.1]) (amavisd-new, port 10026)
	with ESMTP id oQTcUBOySP5T; Tue, 29 Mar 2016 17:42:15 +0200 (CEST)
Received: from pd.tnic (p54AF4F9D.dip0.t-ipconnect.de [84.175.79.157])
	(using TLSv1 with cipher DHE-RSA-AES256-SHA (256/256 bits))
	(No client certificate requested)
	by mail.skyhub.de (SuperMail on ZX Spectrum 128k) with ESMTPSA id
	32157245A96; Tue, 29 Mar 2016 17:42:06 +0200 (CEST)
Received: by pd.tnic (Postfix, from userid 1000)
	id A806A1618D8; Tue, 29 Mar 2016 17:42:03 +0200 (CEST)
From: Borislav Petkov &lt;bp@alien8.de&gt;
To: X86 ML &lt;x86@kernel.org&gt;
Cc: LKML &lt;linux-kernel@vger.kernel.org&gt;
Subject: [PATCH 09/10] x86/cpufeature: Kill cpu_has_pge
Date: Tue, 29 Mar 2016 17:42:02 +0200
Message-Id: &lt;1459266123-21878-10-git-send-email-bp@alien8.de&gt;
X-Mailer: git-send-email 2.7.3
In-Reply-To: &lt;1459266123-21878-1-git-send-email-bp@alien8.de&gt;
References: &lt;1459266123-21878-1-git-send-email-bp@alien8.de&gt;
Sender: linux-kernel-owner@vger.kernel.org
Precedence: bulk
List-ID: &lt;linux-kernel.vger.kernel.org&gt;
X-Mailing-List: linux-kernel@vger.kernel.org
X-Spam-Status: No, score=-7.9 required=5.0 tests=BAYES_00, RCVD_IN_DNSWL_HI, 
	RP_MATCHES_RCVD,
	UNPARSEABLE_RELAY autolearn=unavailable version=3.3.1
X-Spam-Checker-Version: SpamAssassin 3.3.1 (2010-03-16) on mail.kernel.org
X-Virus-Scanned: ClamAV using ClamSMTP
</pre>
   </div>
  </td>
 </tr>
</table>

<div class="patchforms">





 <div style="clear: both;">
 </div>
</div>



<h2>Comments</h2>

<div class="comment">
<div class="meta"><a href="/project/LKML/list/?submitter=7500">Borislav Petkov</a> - March 29, 2016, 3:42 p.m.</div>
<pre class="content">
<span class="from">From: Borislav Petkov &lt;bp@suse.de&gt;</span>

Use static_cpu_has() in __flush_tlb_all() due to the time-sensitivity of
this one.
<span class="signed-off-by">
Signed-off-by: Borislav Petkov &lt;bp@suse.de&gt;</span>
---
 arch/x86/include/asm/cpufeature.h  | 1 -
 arch/x86/include/asm/tlbflush.h    | 2 +-
 arch/x86/kernel/cpu/intel.c        | 6 +++---
 arch/x86/kernel/cpu/mtrr/cyrix.c   | 4 ++--
 arch/x86/kernel/cpu/mtrr/generic.c | 4 ++--
 arch/x86/mm/init.c                 | 2 +-
 arch/x86/xen/enlighten.c           | 2 +-
 drivers/lguest/x86/core.c          | 2 +-
 8 files changed, 11 insertions(+), 12 deletions(-)
</pre>
</div>



<h2>Patch</h2>
<div class="patch">
<pre class="content">
<span class="p_header">diff --git a/arch/x86/include/asm/cpufeature.h b/arch/x86/include/asm/cpufeature.h</span>
<span class="p_header">index ad480c5fb27c..adc383a28e99 100644</span>
<span class="p_header">--- a/arch/x86/include/asm/cpufeature.h</span>
<span class="p_header">+++ b/arch/x86/include/asm/cpufeature.h</span>
<span class="p_chunk">@@ -121,7 +121,6 @@</span> <span class="p_context"> extern const char * const x86_bug_flags[NBUGINTS*32];</span>
 #define cpu_has_fpu		boot_cpu_has(X86_FEATURE_FPU)
 #define cpu_has_pse		boot_cpu_has(X86_FEATURE_PSE)
 #define cpu_has_tsc		boot_cpu_has(X86_FEATURE_TSC)
<span class="p_del">-#define cpu_has_pge		boot_cpu_has(X86_FEATURE_PGE)</span>
 #define cpu_has_apic		boot_cpu_has(X86_FEATURE_APIC)
 #define cpu_has_fxsr		boot_cpu_has(X86_FEATURE_FXSR)
 #define cpu_has_xmm		boot_cpu_has(X86_FEATURE_XMM)
<span class="p_header">diff --git a/arch/x86/include/asm/tlbflush.h b/arch/x86/include/asm/tlbflush.h</span>
<span class="p_header">index c24b4224d439..3628e6c5ebf4 100644</span>
<span class="p_header">--- a/arch/x86/include/asm/tlbflush.h</span>
<span class="p_header">+++ b/arch/x86/include/asm/tlbflush.h</span>
<span class="p_chunk">@@ -181,7 +181,7 @@</span> <span class="p_context"> static inline void __native_flush_tlb_single(unsigned long addr)</span>
 
 static inline void __flush_tlb_all(void)
 {
<span class="p_del">-	if (cpu_has_pge)</span>
<span class="p_add">+	if (static_cpu_has(X86_FEATURE_PGE))</span>
 		__flush_tlb_global();
 	else
 		__flush_tlb();
<span class="p_header">diff --git a/arch/x86/kernel/cpu/intel.c b/arch/x86/kernel/cpu/intel.c</span>
<span class="p_header">index 1dba36fe73e5..f71a34944b56 100644</span>
<span class="p_header">--- a/arch/x86/kernel/cpu/intel.c</span>
<span class="p_header">+++ b/arch/x86/kernel/cpu/intel.c</span>
<span class="p_chunk">@@ -152,9 +152,9 @@</span> <span class="p_context"> static void early_init_intel(struct cpuinfo_x86 *c)</span>
 	 *  the TLB when any changes are made to any of the page table entries.
 	 *  The operating system must reload CR3 to cause the TLB to be flushed&quot;
 	 *
<span class="p_del">-	 * As a result cpu_has_pge() in arch/x86/include/asm/tlbflush.h should</span>
<span class="p_del">-	 * be false so that __flush_tlb_all() causes CR3 insted of CR4.PGE</span>
<span class="p_del">-	 * to be modified</span>
<span class="p_add">+	 * As a result, boot_cpu_has(X86_FEATURE_PGE) in arch/x86/include/asm/tlbflush.h</span>
<span class="p_add">+	 * should be false so that __flush_tlb_all() causes CR3 insted of CR4.PGE</span>
<span class="p_add">+	 * to be modified.</span>
 	 */
 	if (c-&gt;x86 == 5 &amp;&amp; c-&gt;x86_model == 9) {
 		pr_info(&quot;Disabling PGE capability bit\n&quot;);
<span class="p_header">diff --git a/arch/x86/kernel/cpu/mtrr/cyrix.c b/arch/x86/kernel/cpu/mtrr/cyrix.c</span>
<span class="p_header">index f8c81ba0b465..b1086f79e57e 100644</span>
<span class="p_header">--- a/arch/x86/kernel/cpu/mtrr/cyrix.c</span>
<span class="p_header">+++ b/arch/x86/kernel/cpu/mtrr/cyrix.c</span>
<span class="p_chunk">@@ -137,7 +137,7 @@</span> <span class="p_context"> static void prepare_set(void)</span>
 	u32 cr0;
 
 	/*  Save value of CR4 and clear Page Global Enable (bit 7)  */
<span class="p_del">-	if (cpu_has_pge) {</span>
<span class="p_add">+	if (boot_cpu_has(X86_FEATURE_PGE)) {</span>
 		cr4 = __read_cr4();
 		__write_cr4(cr4 &amp; ~X86_CR4_PGE);
 	}
<span class="p_chunk">@@ -170,7 +170,7 @@</span> <span class="p_context"> static void post_set(void)</span>
 	write_cr0(read_cr0() &amp; ~X86_CR0_CD);
 
 	/* Restore value of CR4 */
<span class="p_del">-	if (cpu_has_pge)</span>
<span class="p_add">+	if (boot_cpu_has(X86_FEATURE_PGE))</span>
 		__write_cr4(cr4);
 }
 
<span class="p_header">diff --git a/arch/x86/kernel/cpu/mtrr/generic.c b/arch/x86/kernel/cpu/mtrr/generic.c</span>
<span class="p_header">index 19f57360dfd2..f1bed301bdb2 100644</span>
<span class="p_header">--- a/arch/x86/kernel/cpu/mtrr/generic.c</span>
<span class="p_header">+++ b/arch/x86/kernel/cpu/mtrr/generic.c</span>
<span class="p_chunk">@@ -741,7 +741,7 @@</span> <span class="p_context"> static void prepare_set(void) __acquires(set_atomicity_lock)</span>
 	wbinvd();
 
 	/* Save value of CR4 and clear Page Global Enable (bit 7) */
<span class="p_del">-	if (cpu_has_pge) {</span>
<span class="p_add">+	if (boot_cpu_has(X86_FEATURE_PGE)) {</span>
 		cr4 = __read_cr4();
 		__write_cr4(cr4 &amp; ~X86_CR4_PGE);
 	}
<span class="p_chunk">@@ -771,7 +771,7 @@</span> <span class="p_context"> static void post_set(void) __releases(set_atomicity_lock)</span>
 	write_cr0(read_cr0() &amp; ~X86_CR0_CD);
 
 	/* Restore value of CR4 */
<span class="p_del">-	if (cpu_has_pge)</span>
<span class="p_add">+	if (boot_cpu_has(X86_FEATURE_PGE))</span>
 		__write_cr4(cr4);
 	raw_spin_unlock(&amp;set_atomicity_lock);
 }
<span class="p_header">diff --git a/arch/x86/mm/init.c b/arch/x86/mm/init.c</span>
<span class="p_header">index 14377e98f279..05ff46a9c261 100644</span>
<span class="p_header">--- a/arch/x86/mm/init.c</span>
<span class="p_header">+++ b/arch/x86/mm/init.c</span>
<span class="p_chunk">@@ -166,7 +166,7 @@</span> <span class="p_context"> static void __init probe_page_size_mask(void)</span>
 		cr4_set_bits_and_update_boot(X86_CR4_PSE);
 
 	/* Enable PGE if available */
<span class="p_del">-	if (cpu_has_pge) {</span>
<span class="p_add">+	if (boot_cpu_has(X86_FEATURE_PGE)) {</span>
 		cr4_set_bits_and_update_boot(X86_CR4_PGE);
 		__supported_pte_mask |= _PAGE_GLOBAL;
 	} else
<span class="p_header">diff --git a/arch/x86/xen/enlighten.c b/arch/x86/xen/enlighten.c</span>
<span class="p_header">index 880862c7d9dd..055f48ddb03c 100644</span>
<span class="p_header">--- a/arch/x86/xen/enlighten.c</span>
<span class="p_header">+++ b/arch/x86/xen/enlighten.c</span>
<span class="p_chunk">@@ -1472,7 +1472,7 @@</span> <span class="p_context"> static void xen_pvh_set_cr_flags(int cpu)</span>
 	if (cpu_has_pse)
 		cr4_set_bits_and_update_boot(X86_CR4_PSE);
 
<span class="p_del">-	if (cpu_has_pge)</span>
<span class="p_add">+	if (boot_cpu_has(X86_FEATURE_PGE))</span>
 		cr4_set_bits_and_update_boot(X86_CR4_PGE);
 }
 
<span class="p_header">diff --git a/drivers/lguest/x86/core.c b/drivers/lguest/x86/core.c</span>
<span class="p_header">index 6a4cd771a2be..65f22debf3c6 100644</span>
<span class="p_header">--- a/drivers/lguest/x86/core.c</span>
<span class="p_header">+++ b/drivers/lguest/x86/core.c</span>
<span class="p_chunk">@@ -599,7 +599,7 @@</span> <span class="p_context"> void __init lguest_arch_host_init(void)</span>
 	 * doing this.
 	 */
 	get_online_cpus();
<span class="p_del">-	if (cpu_has_pge) { /* We have a broader idea of &quot;global&quot;. */</span>
<span class="p_add">+	if (boot_cpu_has(X86_FEATURE_PGE)) { /* We have a broader idea of &quot;global&quot;. */</span>
 		/* Remember that this was originally set (for cleanup). */
 		cpu_had_pge = 1;
 		/*

</pre>
</div>




  </div>
  <div id="footer">
   <a href="http://jk.ozlabs.org/projects/patchwork/">patchwork</a>
   patch tracking system
  </div>
 </body>
</html>



