<!DOCTYPE HTML PUBLIC "-//W3C//DTD HTML 4.01 Transitional//EN">
<HTML>
 <HEAD>
   <TITLE> [Openocd-development] Retire arm9 vector_catch
   </TITLE>
   <LINK REL="Index" HREF="http://lists.berlios.de/pipermail/openocd-development/2009-October/index.html" >
   <LINK REL="made" HREF="mailto:openocd-development%40lists.berlios.de?Subject=Re%3A%20%5BOpenocd-development%5D%20Retire%20arm9%20vector_catch&In-Reply-To=%3C200910241013.15848.david-b%40pacbell.net%3E">
   <META NAME="robots" CONTENT="index,nofollow">
   <style type="text/css">
       pre {
           white-space: pre-wrap;       /* css-2.1, curent FF, Opera, Safari */
           }
   </style>
   <META http-equiv="Content-Type" content="text/html; charset=us-ascii">
   <LINK REL="Previous"  HREF="011543.html">
   <LINK REL="Next"  HREF="011547.html">
 </HEAD>
 <BODY BGCOLOR="#ffffff">
   <H1>[Openocd-development] Retire arm9 vector_catch</H1>
    <B>David Brownell</B> 
    <A HREF="mailto:openocd-development%40lists.berlios.de?Subject=Re%3A%20%5BOpenocd-development%5D%20Retire%20arm9%20vector_catch&In-Reply-To=%3C200910241013.15848.david-b%40pacbell.net%3E"
       TITLE="[Openocd-development] Retire arm9 vector_catch">david-b at pacbell.net
       </A><BR>
    <I>Sat Oct 24 19:13:15 CEST 2009</I>
    <P><UL>
        <LI>Previous message: <A HREF="011543.html">[Openocd-development] Retire arm9 vector_catch
</A></li>
        <LI>Next message: <A HREF="011547.html">[Openocd-development] Retire arm9 vector_catch
</A></li>
         <LI> <B>Messages sorted by:</B> 
              <a href="date.html#11542">[ date ]</a>
              <a href="thread.html#11542">[ thread ]</a>
              <a href="subject.html#11542">[ subject ]</a>
              <a href="author.html#11542">[ author ]</a>
         </LI>
       </UL>
    <HR>  
<!--beginarticle-->
<PRE>On Saturday 24 October 2009, &#216;yvind Harboe wrote:
&gt;<i> On Fri, Oct 23, 2009 at 10:37 PM, David Brownell &lt;<A HREF="https://lists.berlios.de/mailman/listinfo/openocd-development">david-b at pacbell.net</A>&gt; wrote:
</I>&gt;<i> &gt; On Friday 23 October 2009, &#216;yvind Harboe wrote:
</I>&gt;<i> &gt;&gt; Here is a thought:
</I>&gt;<i> &gt;&gt;
</I>&gt;<i> &gt;&gt; Retire arm9 vector_catch C code and write a Tcl
</I>&gt;<i> &gt;&gt; proc instead on top of &quot;reg vector_catch&quot;.
</I>&gt;<i> &gt;&gt;
</I>&gt;<i> &gt;&gt; Thoughts?
</I>&gt;<i> &gt;
</I>&gt;<i> &gt; Erm ... why?
</I>&gt;<i> &gt;
</I>&gt;<i> &gt; Rename &quot;arm9tdmi&quot; to &quot;arm9&quot;, sure.
</I>&gt;<i> 
</I>&gt;<i> No arm7 supports this?
</I>
None that OpenOCD supports now, from what I can tell.
You can read infocenter.arm.com docs as well as I can...


&gt;<i> arm926ejs.c does not invoke arm9tdmi_register_commands()...
</I>
Not if you ignore the call in arm926ejs_register_commands();
but why ignore that?  :)

 
&gt;<i> Is it unreasonable to have a common vector_catch syntax
</I>&gt;<i> across e.g. Cortex, MIPS and ARMx for e.g. data abort?
</I>
Yes.  They don't all define &quot;data abort&quot;.

 
&gt;<i> &gt; Bugfix the current code to preserve the user's
</I>&gt;<i> &gt; setting for that register across resets, sure.
</I>&gt;<i> 
</I>&gt;<i> Are you sure it's broken?
</I>&gt;<i> 
</I>&gt;<i> Is this by inspection or testing?
</I>
Usage, which is a flavor of testing.  Though
maybe I didn't characterize the issue right.

I know that the vector_catch settings basically
do not &quot;stick&quot; as expected, on any core I happen
to have tried to use them.


&gt;<i> There is code in arm7_9_common.c reset to try to restore the
</I>&gt;<i> vector_catch register after the reset vector has been caught.
</I>
Cortex-M3 is missing such code.

 
&gt;<i> Ref. embeddedice_write_reg vs. embeddedice_store_reg.
</I>&gt;<i> embedded_write_reg writes directly to the hardware register,
</I>&gt;<i> embeddedice_store_reg writes the register cache to the
</I>&gt;<i> hardware.
</I>
The EICE cache seems fairly problematic, as do those
caches in general.  I didn't see anything to persuade
me the cache is properly maintained.

If you're after things that should move into shared
target infrastructure... cache flushing.  I think
each segment of cache should have flush hooks, which
get invoked in appropriate reset paths (like when
SRST gets asserted on a target).  The defaults would
invalidate everything.

For ARM, SRST generally doesn't invalidate debug
registers.  But SRST+TRST may do so, on some chips.

- Dave



</PRE>

<!--endarticle-->
    <HR>
    <P><UL>
        <!--threads-->
	<LI>Previous message: <A HREF="011543.html">[Openocd-development] Retire arm9 vector_catch
</A></li>
	<LI>Next message: <A HREF="011547.html">[Openocd-development] Retire arm9 vector_catch
</A></li>
         <LI> <B>Messages sorted by:</B> 
              <a href="date.html#11542">[ date ]</a>
              <a href="thread.html#11542">[ thread ]</a>
              <a href="subject.html#11542">[ subject ]</a>
              <a href="author.html#11542">[ author ]</a>
         </LI>
       </UL>

<hr>
<a href="https://lists.berlios.de/mailman/listinfo/openocd-development">More information about the Openocd-development
mailing list</a><br>
</body></html>
