/home/runner/simulations/TestJob01_temp_1/output-0000/TEST/sim/MemSpeed
Preparing:
+ set -e
+ cd output-0000-active
+ echo Checking:
Checking:
+ pwd
/home/runner/simulations/TestJob01_temp_1/output-0000/TEST/sim/MemSpeed/output-0000-active
+ hostname
fv-az135-736
+ date
Fri Mar  5 15:18:31 UTC 2021
+ echo Environment:
Environment:
+ export CACTUS_NUM_PROCS=1
+ export CACTUS_NUM_THREADS=2
+ export GMON_OUT_PREFIX=gmon.out
+ export OMP_NUM_THREADS=2
+ env
+ sort
+ echo Starting:
Starting:
+ date +%s
+ export CACTUS_STARTTIME=1614957511
+ [ 1 = 1 ]
+ [ 0 -eq 0 ]
+ /home/runner/simulations/TestJob01_temp_1/SIMFACTORY/exe/cactus_sim -L 3 /home/runner/simulations/TestJob01_temp_1/output-0000/arrangements/CactusUtils/MemSpeed/test/memspeed.par
--------------------------------------------------------------------------
[[63310,1],0]: A high-performance Open MPI point-to-point messaging module
was unable to find any relevant network interfaces:

Module: OpenFabrics (openib)
  Host: fv-az135-736

Another transport will be used instead, although this may result in
lower performance.

NOTE: You can disable this warning by setting the MCA parameter
btl_base_warn_component_unused to 0.
--------------------------------------------------------------------------
INFO (Cactus): Increased logging level from 0 to 3
--------------------------------------------------------------------------------

       10                                  
  1   0101       ************************  
  01  1010 10      The Cactus Code V4.9.0    
 1010 1101 011      www.cactuscode.org     
  1001 100101    ************************  
    00010101                               
     100011     (c) Copyright The Authors  
      0100      GNU Licensed. No Warranty  
      0101                                 
--------------------------------------------------------------------------------

Cactus version:    4.9.0
Compile date:      Mar 05 2021 (15:11:29)
Run date:          Mar 05 2021 (15:18:31+0000)
Run host:          fv-az135-736.5delx2li04ru3evlp2w30yk3eh.cx.internal.cloudapp.net (pid=6354)
Working directory: /home/runner/simulations/TestJob01_temp_1/output-0000/TEST/sim/MemSpeed
Executable:        /home/runner/simulations/TestJob01_temp_1/SIMFACTORY/exe/cactus_sim
Parameter file:    /home/runner/simulations/TestJob01_temp_1/output-0000/arrangements/CactusUtils/MemSpeed/test/memspeed.par
--------------------------------------------------------------------------------

Activating thorn Cactus...Success -> active implementation Cactus
Activation requested for 
--->hwloc MemSpeed SystemTopology CartGrid3D CoordBase IOASCII IOUtil PUGH PUGHSlab<---
Thorn hwloc requests automatic activation of zlib
Thorn MemSpeed requests automatic activation of Vectors
Thorn MemSpeed requests automatic activation of MPI
Activating thorn CartGrid3D...Success -> active implementation grid
Activating thorn CoordBase...Success -> active implementation CoordBase
Activating thorn hwloc...Success -> active implementation hwloc
Activating thorn IOASCII...Success -> active implementation IOASCII
Activating thorn IOUtil...Success -> active implementation IO
Activating thorn MemSpeed...Success -> active implementation MemSpeed
Activating thorn MPI...Success -> active implementation MPI
Activating thorn PUGH...Success -> active implementation Driver
Activating thorn PUGHSlab...Success -> active implementation Hyperslab
Activating thorn SystemTopology...Success -> active implementation SystemTopology
Activating thorn Vectors...Success -> active implementation Vectors
Activating thorn zlib...Success -> active implementation zlib
--------------------------------------------------------------------------------
  if (recover initial data)
    Recover parameters
  endif

  Startup routines
    [CCTK_STARTUP]
      CartGrid3D::SymmetryStartup: Register GH Extension for GridSymmetry
      CoordBase::CoordBase_Startup: Register a GH extension to store the coordinate system handles
      GROUP hwloc_startup: hwloc startup group
        hwloc::hwloc_version: Output hwloc version
      SystemTopology::ST_system_topology: Output and/or modify system topology and hardware locality
      PUGH::Driver_Startup: Startup routine
      PUGH::PUGH_RegisterPUGHP2LRoutines: Register Physical to Logical process mapping routines
      PUGH::PUGH_RegisterPUGHTopologyRoutines: Register topology generation routines routines
      IOUtil::IOUtil_Startup: Startup routine
      Vectors::Vectors_Startup: Print startup message
      IOASCII::IOASCII_Startup: Startup routine

  Startup routines which need an existing grid hierarchy
    [CCTK_WRAGH]
      CartGrid3D::RegisterCartGrid3DCoords: [meta] Register coordinates for the Cartesian grid
      MemSpeed::MemSpeed_MeasureSpeed: [meta] Measure CPU, memory, cache speeds
  Parameter checking routines
    [CCTK_PARAMCHECK]
      CartGrid3D::ParamCheck_CartGrid3D: Check coordinates for CartGrid3D
      Vectors::Vectors_Test: Run correctness tests.

  Initialisation
    if (NOT (recover initial data AND recovery_mode is 'strict'))
      [CCTK_PREREGRIDINITIAL]
      Set up grid hierarchy
      [CCTK_POSTREGRIDINITIAL]
        CartGrid3D::SpatialCoordinates: Set Coordinates after regridding
      [CCTK_BASEGRID]
        CartGrid3D::SpatialSpacings: Set up ranges for spatial 3D Cartesian coordinates (on all grids)
        CartGrid3D::SpatialCoordinates: Set up spatial 3D Cartesian coordinates on the GH
        IOASCII::IOASCII_Choose1D: Choose 1D output lines
        IOASCII::IOASCII_Choose2D: Choose 2D output planes
        PUGH::PUGH_Report: Report on PUGH set up
      [CCTK_INITIAL]
      [CCTK_POSTINITIAL]
      Initialise finer grids recursively
      Restrict from finer grids
      [CCTK_POSTRESTRICTINITIAL]
      [CCTK_POSTPOSTINITIAL]
      [CCTK_POSTSTEP]
    endif
    if (recover initial data)
      [CCTK_BASEGRID]
        CartGrid3D::SpatialSpacings: Set up ranges for spatial 3D Cartesian coordinates (on all grids)
        CartGrid3D::SpatialCoordinates: Set up spatial 3D Cartesian coordinates on the GH
        IOASCII::IOASCII_Choose1D: Choose 1D output lines
        IOASCII::IOASCII_Choose2D: Choose 2D output planes
        PUGH::PUGH_Report: Report on PUGH set up
      [CCTK_RECOVER_VARIABLES]
      [CCTK_POST_RECOVER_VARIABLES]
    endif
    if (checkpoint initial data)
      [CCTK_CPINITIAL]
    endif
    if (analysis)
      [CCTK_ANALYSIS]
  endif
  Output grid variables

  do loop over timesteps
    [CCTK_PREREGRID]
    Change grid hierarchy
    [CCTK_POSTREGRID]
      CartGrid3D::SpatialCoordinates: Set Coordinates after regridding
    Rotate timelevels
    iteration = iteration+1
    t = t+dt
    [CCTK_PRESTEP]
    [CCTK_EVOL]
    Evolve finer grids recursively
    Restrict from finer grids
    [CCTK_POSTRESTRICT]
    [CCTK_POSTSTEP]
    if (checkpoint)
      [CCTK_CHECKPOINT]
    endif
    if (analysis)
      [CCTK_ANALYSIS]
    endif
    Output grid variables
    enddo

  Termination routines
    [CCTK_TERMINATE]
      PUGH::Driver_Terminate: Termination routine

  Shutdown routines
    [CCTK_SHUTDOWN]

  Routines run after changing the grid hierarchy:
    [CCTK_POSTREGRID]
      CartGrid3D::SpatialCoordinates: Set Coordinates after regridding
--------------------------------------------------------------------------------
INFO (hwloc): library version 1.11.9, API version 0x10b06
INFO (SystemTopology): MPI process-to-host mapping:
This is MPI process 0 of 1
MPI hosts:
  0: fv-az135-736
This MPI process runs on host 0 of 1
On this host, this is MPI process 0 of 1
INFO (SystemTopology): Topology support:
Discovery support:
  discovery->pu                            : yes
CPU binding support:
  cpubind->set_thisproc_cpubind            : yes
  cpubind->get_thisproc_cpubind            : yes
  cpubind->set_proc_cpubind                : yes
  cpubind->get_proc_cpubind                : yes
  cpubind->set_thisthread_cpubind          : yes
  cpubind->get_thisthread_cpubind          : yes
  cpubind->set_thread_cpubind              : yes
  cpubind->get_thread_cpubind              : yes
  cpubind->get_thisproc_last_cpu_location  : yes
  cpubind->get_proc_last_cpu_location      : yes
  cpubind->get_thisthread_last_cpu_location: yes
Memory binding support:
  membind->set_thisproc_membind            : no
  membind->get_thisproc_membind            : no
  membind->set_proc_membind                : no
  membind->get_proc_membind                : no
  membind->set_thisthread_membind          : yes
  membind->get_thisthread_membind          : yes
  membind->set_area_membind                : yes
  membind->get_area_membind                : yes
  membind->alloc_membind                   : yes
  membind->firsttouch_membind              : yes
  membind->bind_membind                    : yes
  membind->interleave_membind              : yes
  membind->replicate_membind               : no
  membind->nexttouch_membind               : no
  membind->migrate_membind                 : yes
INFO (SystemTopology): Hardware objects in this node:
Machine L#0: (P#0, local=7121292KB, total=7121292KB, DMIProductName="Virtual Machine", DMIProductVersion=7.0, DMIProductUUID=52ade501-4493-944a-b9b6-21b643ef47c8, DMIBoardVendor="Microsoft Corporation", DMIBoardName="Virtual Machine", DMIBoardVersion=7.0, DMIChassisVendor="Microsoft Corporation", DMIChassisType=3, DMIChassisVersion=7.0, DMIChassisAssetTag=7783-7084-3265-9085-8269-3286-77, DMIBIOSVendor="American Megatrends Inc.", DMIBIOSVersion="090008 ", DMIBIOSDate=12/07/2018, DMISysVendor="Microsoft Corporation", Backend=Linux, LinuxCgroup=/, OSName=Linux, OSRelease=5.4.0-1040-azure, OSVersion="#42~18.04.1-Ubuntu SMP Mon Feb 8 19:05:32 UTC 2021", HostName=fv-az135-736, Architecture=x86_64, hwlocVersion=1.11.9, ProcessName=cactus_sim)
  Package L#0: (P#0, CPUVendor=GenuineIntel, CPUFamilyNumber=6, CPUModelNumber=79, CPUModel="Intel(R) Xeon(R) CPU E5-2673 v4 @ 2.30GHz", CPUStepping=1)
    L3Cache L#0: (P#-1, size=51200KB, linesize=64, ways=20, Inclusive=1)
      L2Cache L#0: (P#-1, size=256KB, linesize=64, ways=8, Inclusive=0)
        L1dCache L#0: (P#-1, size=32KB, linesize=64, ways=8, Inclusive=0)
          Core L#0: (P#0)
            PU L#0: (P#0)
      L2Cache L#1: (P#-1, size=256KB, linesize=64, ways=8, Inclusive=0)
        L1dCache L#1: (P#-1, size=32KB, linesize=64, ways=8, Inclusive=0)
          Core L#1: (P#1)
            PU L#1: (P#1)
INFO (SystemTopology): Thread CPU bindings:
  MPI process 0 on host 0 (process 0 of 1 on this host)
    OpenMP thread 0: PU set L#{0-1} P#{0-1}
    OpenMP thread 1: PU set L#{0-1} P#{0-1}
INFO (SystemTopology): Setting thread CPU bindings:
INFO (SystemTopology): Thread CPU bindings:
  MPI process 0 on host 0 (process 0 of 1 on this host)
    OpenMP thread 0: PU set L#{0} P#{0}
    OpenMP thread 1: PU set L#{1} P#{1}
INFO (SystemTopology): Extracting CPU/cache/memory properties:
  There are 1 PUs per core (aka hardware SMT threads)
  There are 1 threads per core (aka SMT threads used)
  Cache (unknown name) has type "data" depth 1
    size 32768 linesize 64 associativity 8 stride 4096, for 1 PUs
  Cache (unknown name) has type "unified" depth 2
    size 262144 linesize 64 associativity 8 stride 32768, for 1 PUs
  Cache (unknown name) has type "unified" depth 3
    size 52428800 linesize 64 associativity 20 stride 2621440, for 2 PUs
  Memory has type "local" depth 0
    size 7292203008 pagesize 4096, for 2 PUs
INFO (PUGH): Using physical to logical mappings: direct
INFO (PUGH): Using topology generator: automatic
INFO (Vectors): Using vector size 2 for architecture SSE2 (64-bit precision)
--------------------------------------------------------------------------------
Driver provided by PUGH
--------------------------------------------------------------------------------

INFO (PUGH): Not setting up a topology for 1 dimensions
INFO (PUGH): Not setting up a topology for 2 dimensions
INFO (PUGH): Setting up a topology for 3 dimensions
INFO (IOASCII): I/O Method 'IOASCII_1D' registered: output of 1D lines of grid functions/arrays to ASCII files
INFO (IOASCII): Periodic 1D output every 1 iterations
INFO (IOASCII): Periodic 1D output requested for 'GRID::r'
INFO (IOASCII): I/O Method 'IOASCII_2D' registered: output of 2D planes of grid functions/arrays to ASCII files
INFO (IOASCII): Periodic 2D output turned off
INFO (IOASCII): I/O Method 'IOASCII_3D' registered: output of 3D grid functions/arrays to ASCII files
INFO (IOASCII): Periodic 3D output turned off
INFO (MemSpeed): Measuring CPU, cache, memory, and communication speeds:
  Single-core measurements (using 1 MPI processes with 1 OpenMP threads each):
    CPU frequency:
      iterations=1000000... time=0.00264871 sec
      iterations=10000000... time=0.0265697 sec
      iterations=100000000... time=0.274543 sec
      iterations=400000000... time=1.0897 sec
      iterations=400000000... time=0.842242 sec
      result: 3.23282 GHz
    CPU floating point performance:
      iterations=1000000... time=0.00304781 sec
      iterations=10000000... time=0.0322456 sec
      iterations=100000000... time=0.295786 sec
      iterations=400000000... time=1.18687 sec
      result: 10.7847 Gflop/sec
    CPU integer performance:
      iterations=1000000... time=0.0016826 sec
      iterations=10000000... time=0.019167 sec
      iterations=100000000... time=0.174217 sec
      iterations=600000000... time=1.05469 sec
      result: 9.10222 Giop/sec
    Memory allocation performance for local memory (for 2 PUs) (using 1*1073741824 bytes):
      iterations=1... time=0.439101 sec
      iterations=3... time=1.34458 sec
      result: 2.39572 GByte/sec
    Read latency of D1 cache (for 1 PUs) (using 1*24576 bytes):
      iterations=1000... time=0.0001226 sec
      iterations=10000... time=0.0013195 sec
      iterations=100000... time=0.0128812 sec
      iterations=1000000... time=0.134663 sec
      iterations=8000000... time=1.10966 sec
      result: 1.38708 nsec
    Read latency of L2 cache (for 1 PUs) (using 1*196608 bytes):
      iterations=1000... time=0.000343101 sec
      iterations=10000... time=0.00386831 sec
      iterations=100000... time=0.0400473 sec
      iterations=1000000... time=0.415536 sec
      iterations=3000000... time=1.28204 sec
      result: 4.27346 nsec
    Read latency of L3 cache (for 2 PUs) (using 1*39321600 bytes):
      iterations=1000... time=0.00613502 sec
      iterations=10000... time=0.0522908 sec
      iterations=100000... time=0.277902 sec
      iterations=400000... time=1.36245 sec
      result: 34.0612 nsec
    Read latency of local memory (for 2 PUs) (using 1*1073741824 bytes):
      iterations=1000... time=0.0106814 sec
      iterations=10000... time=0.10001 sec
      iterations=100000... time=1.1086 sec
      result: 110.86 nsec
    Read bandwidth of D1 cache (for 1 PUs) (using 1*24576 bytes):
      iterations=1... time=6e-07 sec
      iterations=10... time=2.9e-06 sec
      iterations=100... time=2.61e-05 sec
      iterations=1000... time=0.000269801 sec
      iterations=10000... time=0.00272031 sec
      iterations=100000... time=0.0281532 sec
      iterations=1000000... time=0.285489 sec
      iterations=4000000... time=1.13017 sec
      result: 86.9812 GByte/sec
    Read bandwidth of L2 cache (for 1 PUs) (using 1*196608 bytes):
      iterations=1... time=5.4e-06 sec
      iterations=10... time=3.82e-05 sec
      iterations=100... time=0.000384501 sec
      iterations=1000... time=0.00391821 sec
      iterations=10000... time=0.0427774 sec
      iterations=100000... time=0.410346 sec
      iterations=300000... time=1.25088 sec
      result: 47.1528 GByte/sec
    Read bandwidth of L3 cache (for 2 PUs) (using 1*39321600 bytes):
      iterations=1... time=0.001389 sec
      iterations=10... time=0.0151985 sec
      iterations=100... time=0.145005 sec
      iterations=800... time=1.17936 sec
      result: 26.6732 GByte/sec
    Read bandwidth of local memory (for 2 PUs) (using 1*1073741824 bytes):
      iterations=1... time=0.0971376 sec
      iterations=10... time=0.993175 sec
      iterations=20... time=1.99075 sec
      result: 10.7873 GByte/sec
    Write latency of D1 cache (for 1 PUs) (using 1*24576 bytes):
      iterations=1000... time=3.5e-06 sec
      iterations=10000... time=2.48e-05 sec
      iterations=100000... time=0.0002499 sec
      iterations=1000000... time=0.00275821 sec
      iterations=10000000... time=0.027186 sec
      iterations=100000000... time=0.27364 sec
      iterations=400000000... time=1.12321 sec
      result: 0.351005 nsec
    Write latency of L2 cache (for 1 PUs) (using 1*196608 bytes):
      iterations=1000... time=3.57e-05 sec
      iterations=10000... time=0.0001681 sec
      iterations=100000... time=0.0015512 sec
      iterations=1000000... time=0.0183675 sec
      iterations=10000000... time=0.167729 sec
      iterations=70000000... time=1.1604 sec
      result: 2.07214 nsec
    Write latency of L3 cache (for 2 PUs) (using 1*39321600 bytes):
      iterations=1000... time=7.41e-05 sec
      iterations=10000... time=0.000429201 sec
      iterations=100000... time=0.00354071 sec
      iterations=1000000... time=0.0333162 sec
      iterations=10000000... time=0.386457 sec
      iterations=30000000... time=1.12127 sec
      result: 4.67194 nsec
    Write latency of local memory (for 2 PUs) (using 1*1073741824 bytes):
      iterations=1000... time=0.000142101 sec
      iterations=10000... time=0.0012943 sec
      iterations=100000... time=0.0121509 sec
      iterations=1000000... time=0.123901 sec
      iterations=9000000... time=1.13483 sec
      result: 15.7615 nsec
    Write bandwidth of D1 cache (for 1 PUs) (using 1*24576 bytes):
      iterations=1... time=9e-07 sec
      iterations=10... time=3.3e-06 sec
      iterations=100... time=2.79e-05 sec
      iterations=1000... time=0.000340601 sec
      iterations=10000... time=0.00264251 sec
      iterations=100000... time=0.0263564 sec
      iterations=1000000... time=0.27706 sec
      iterations=4000000... time=1.15658 sec
      result: 84.9952 GByte/sec
    Write bandwidth of L2 cache (for 1 PUs) (using 1*196608 bytes):
      iterations=1... time=8.8e-06 sec
      iterations=10... time=0.000144501 sec
      iterations=100... time=0.0012585 sec
      iterations=1000... time=0.00973993 sec
      iterations=10000... time=0.084753 sec
      iterations=100000... time=0.853485 sec
      iterations=200000... time=1.70813 sec
      result: 23.0203 GByte/sec
    Write bandwidth of L3 cache (for 2 PUs) (using 1*39321600 bytes):
      iterations=1... time=0.00406791 sec
      iterations=10... time=0.0220256 sec
      iterations=100... time=0.210999 sec
      iterations=500... time=1.0846 sec
      result: 18.1272 GByte/sec
    Write bandwidth of local memory (for 2 PUs) (using 1*1073741824 bytes):
      iterations=1... time=0.210154 sec
      iterations=5... time=1.03183 sec
      result: 5.20307 GByte/sec
    Write bandwidth via cache-bypassing stores for local memory (for 2 PUs) (using 1*1073741824 bytes):
      iterations=1... time=0.0674049 sec
      iterations=10... time=0.648796 sec
      iterations=20... time=1.31347 sec
      result: 16.3496 GByte/sec
    Stencil code performance of D1 cache (for 1 PUs) (using 1*12^3 grid points, 1*27648 bytes):
      iterations=1... time=1.5e-05 sec
      iterations=10... time=0.000267401 sec
      iterations=100... time=0.00226361 sec
      iterations=1000... time=0.0236582 sec
      iterations=10000... time=0.227103 sec
      iterations=50000... time=1.17003 sec
      result: 0.073844 Gupdates/sec
    Stencil code performance of L2 cache (for 1 PUs) (using 1*23^3 grid points, 1*194672 bytes):
      iterations=1... time=4.4e-05 sec
      iterations=10... time=0.000416901 sec
      iterations=100... time=0.00405531 sec
      iterations=1000... time=0.0396987 sec
      iterations=10000... time=0.390946 sec
      iterations=30000... time=1.22282 sec
      result: 0.298498 Gupdates/sec
    Stencil code performance of L3 cache (for 2 PUs) (using 1*135^3 grid points, 1*39366000 bytes):
      iterations=1... time=0.00524741 sec
      iterations=10... time=0.0640752 sec
      iterations=100... time=0.592088 sec
      iterations=200... time=1.1421 sec
      result: 0.430853 Gupdates/sec
    Stencil code performance of local memory (for 2 PUs) (using 1*406^3 grid points, 1*1070774656 bytes):
      iterations=1... time=0.181189 sec
      iterations=6... time=1.08968 sec
      result: 0.368495 Gupdates/sec
  Single-node measurements (using 1 MPI processes with 2 OpenMP threads each):
    CPU frequency:
      iterations=1000000... time=0.00299341 sec
      iterations=10000000... time=0.0286056 sec
      iterations=100000000... time=0.290572 sec
      iterations=400000000... time=1.17985 sec
      iterations=400000000... time=0.859329 sec
      result: 2.4959 GHz
    CPU floating point performance:
      iterations=1000000... time=0.00298531 sec
      iterations=10000000... time=0.0295148 sec
      iterations=100000000... time=0.303831 sec
      iterations=400000000... time=1.24702 sec
      result: 10.2645 Gflop/sec
    CPU integer performance:
      iterations=1000000... time=0.0017041 sec
      iterations=10000000... time=0.0172919 sec
      iterations=100000000... time=0.179683 sec
      iterations=600000000... time=1.11857 sec
      result: 8.58242 Giop/sec
    Memory allocation performance for local memory (for 2 PUs) (using 1*1073741824 bytes):
      iterations=1... time=0.214044 sec
      iterations=5... time=1.11718 sec
      result: 4.80557 GByte/sec
    Read latency of D1 cache (for 1 PUs) (using 2*24576 bytes):
      iterations=1000... time=0.000122201 sec
      iterations=10000... time=0.00146955 sec
      iterations=100000... time=0.0144819 sec
      iterations=1000000... time=0.141828 sec
      iterations=8000000... time=1.14621 sec
      result: 1.43276 nsec
    Read latency of L2 cache (for 1 PUs) (using 2*196608 bytes):
      iterations=1000... time=0.000453201 sec
      iterations=10000... time=0.00506941 sec
      iterations=100000... time=0.0484562 sec
      iterations=1000000... time=0.48873 sec
      iterations=2000000... time=0.980039 sec
      iterations=4000000... time=1.94061 sec
      result: 4.85152 nsec
    Read latency of L3 cache (for 2 PUs) (using 1*39321600 bytes):
      iterations=1000... time=0.00506106 sec
      iterations=10000... time=0.041164 sec
      iterations=100000... time=0.335121 sec
      iterations=300000... time=1.05822 sec
      result: 35.2739 nsec
    Read latency of local memory (for 2 PUs) (using 1*1073741824 bytes):
      iterations=1000... time=0.0110636 sec
      iterations=10000... time=0.0997056 sec
      iterations=100000... time=1.08451 sec
      result: 108.451 nsec
    Read bandwidth of D1 cache (for 1 PUs) (using 2*24576 bytes):
      iterations=1... time=6e-07 sec
      iterations=10... time=3e-06 sec
      iterations=100... time=2.785e-05 sec
      iterations=1000... time=0.000337651 sec
      iterations=10000... time=0.00272201 sec
      iterations=100000... time=0.0302918 sec
      iterations=1000000... time=0.290125 sec
      iterations=4000000... time=1.17228 sec
      result: 83.8572 GByte/sec
    Read bandwidth of L2 cache (for 1 PUs) (using 2*196608 bytes):
      iterations=1... time=5.5e-06 sec
      iterations=10... time=5.7401e-05 sec
      iterations=100... time=0.000458301 sec
      iterations=1000... time=0.00496461 sec
      iterations=10000... time=0.0499938 sec
      iterations=100000... time=0.484184 sec
      iterations=200000... time=0.980637 sec
      iterations=400000... time=1.96767 sec
      result: 39.9677 GByte/sec
    Read bandwidth of L3 cache (for 2 PUs) (using 1*39321600 bytes):
      iterations=1... time=0.00230416 sec
      iterations=10... time=0.0138505 sec
      iterations=100... time=0.155937 sec
      iterations=700... time=0.981757 sec
      iterations=1400... time=1.96429 sec
      result: 28.0255 GByte/sec
    Read bandwidth of local memory (for 2 PUs) (using 1*1073741824 bytes):
      iterations=1... time=0.100959 sec
      iterations=10... time=1.03658 sec
      result: 10.3585 GByte/sec
    Write latency of D1 cache (for 1 PUs) (using 2*24576 bytes):
      iterations=1000... time=3.75e-06 sec
      iterations=10000... time=6.295e-05 sec
      iterations=100000... time=0.000322251 sec
      iterations=1000000... time=0.00303636 sec
      iterations=10000000... time=0.0311131 sec
      iterations=100000000... time=0.288902 sec
      iterations=400000000... time=1.15837 sec
      result: 0.36199 nsec
    Write latency of L2 cache (for 1 PUs) (using 2*196608 bytes):
      iterations=1000... time=3.475e-05 sec
      iterations=10000... time=0.00021065 sec
      iterations=100000... time=0.00194546 sec
      iterations=1000000... time=0.0183312 sec
      iterations=10000000... time=0.191669 sec
      iterations=60000000... time=1.16559 sec
      result: 2.42831 nsec
    Write latency of L3 cache (for 2 PUs) (using 1*39321600 bytes):
      iterations=1000... time=0.0001055 sec
      iterations=10000... time=0.000519452 sec
      iterations=100000... time=0.00427426 sec
      iterations=1000000... time=0.0346852 sec
      iterations=10000000... time=0.342918 sec
      iterations=30000000... time=1.06214 sec
      result: 4.4256 nsec
    Write latency of local memory (for 2 PUs) (using 1*1073741824 bytes):
      iterations=1000... time=0.000268 sec
      iterations=10000... time=0.00205606 sec
      iterations=100000... time=0.0201652 sec
      iterations=1000000... time=0.22096 sec
      iterations=5000000... time=1.07486 sec
      result: 26.8715 nsec
    Write bandwidth of D1 cache (for 1 PUs) (using 2*24576 bytes):
      iterations=1... time=1.05e-06 sec
      iterations=10... time=5.45e-06 sec
      iterations=100... time=4.9701e-05 sec
      iterations=1000... time=0.000495801 sec
      iterations=10000... time=0.00549971 sec
      iterations=100000... time=0.0546053 sec
      iterations=1000000... time=0.552608 sec
      iterations=2000000... time=1.12743 sec
      result: 43.5967 GByte/sec
    Write bandwidth of L2 cache (for 1 PUs) (using 2*196608 bytes):
      iterations=1... time=8.1e-06 sec
      iterations=10... time=8.1e-05 sec
      iterations=100... time=0.000991453 sec
      iterations=1000... time=0.00853472 sec
      iterations=10000... time=0.0897267 sec
      iterations=100000... time=0.888333 sec
      iterations=200000... time=1.79013 sec
      result: 21.9658 GByte/sec
    Write bandwidth of L3 cache (for 2 PUs) (using 1*39321600 bytes):
      iterations=1... time=0.00345546 sec
      iterations=10... time=0.0311907 sec
      iterations=100... time=0.331875 sec
      iterations=300... time=0.994337 sec
      iterations=600... time=2.02214 sec
      result: 11.6673 GByte/sec
    Write bandwidth of local memory (for 2 PUs) (using 1*1073741824 bytes):
      iterations=1... time=0.203421 sec
      iterations=5... time=1.03169 sec
      result: 5.20382 GByte/sec
    Write bandwidth via cache-bypassing stores for local memory (for 2 PUs) (using 1*1073741824 bytes):
      iterations=1... time=0.0671704 sec
      iterations=10... time=0.673932 sec
      iterations=20... time=1.35655 sec
      result: 15.8305 GByte/sec
    Stencil code performance of D1 cache (for 1 PUs) (using 2*9^3 grid points, 2*11664 bytes):
      iterations=1... time=2.85e-06 sec
      iterations=10... time=2.375e-05 sec
      iterations=100... time=0.0003044 sec
      iterations=1000... time=0.00255891 sec
      iterations=10000... time=0.0267867 sec
      iterations=100000... time=0.275628 sec
      iterations=400000... time=1.09249 sec
      result: 0.266913 Gupdates/sec
    Stencil code performance of L2 cache (for 1 PUs) (using 2*18^3 grid points, 2*93312 bytes):
      iterations=1... time=1.095e-05 sec
      iterations=10... time=0.00012585 sec
      iterations=100... time=0.0012207 sec
      iterations=1000... time=0.0128253 sec
      iterations=10000... time=0.127362 sec
      iterations=90000... time=1.17314 sec
      result: 0.447414 Gupdates/sec
    Stencil code performance of L3 cache (for 2 PUs) (using 1*135^3 grid points, 1*39366000 bytes):
      iterations=1... time=0.0018039 sec
      iterations=10... time=0.0169845 sec
      iterations=100... time=0.172758 sec
      iterations=600... time=1.04677 sec
      result: 1.41027 Gupdates/sec
    Stencil code performance of local memory (for 2 PUs) (using 1*406^3 grid points, 1*1070774656 bytes):
      iterations=1... time=0.0453087 sec
      iterations=10... time=0.462209 sec
      iterations=20... time=0.933773 sec
      iterations=40... time=1.80895 sec
      result: 1.47983 Gupdates/sec
INFO (Vectors): Testing vectorisation... [errors may result in segfaults]
INFO (Vectors): 375/375 tests passed 
INFO (CartGrid3D): Grid Spacings:
INFO (CartGrid3D): dx=>1.1111111e-01  dy=>1.1111111e-01  dz=>1.1111111e-01
INFO (CartGrid3D): Computational Coordinates:
INFO (CartGrid3D): x=>[-0.500, 0.500]  y=>[-0.500, 0.500]  z=>[-0.500, 0.500]
INFO (CartGrid3D): Indices of Physical Coordinates:
INFO (CartGrid3D): x=>[0,9]  y=>[0,9]  z=>[0,9]
INFO (PUGH): MPI Evolution on 1 processors
INFO (PUGH): 3-dimensional grid functions
INFO (PUGH):   Size: 10 10 10
INFO (PUGH):   Processor topology: 1 x 1 x 1
INFO (PUGH):   Local load: 1000   [10 x 10 x 10]
INFO (PUGH):   Maximum load skew: 0.000000
--------------------------------------------------------------------------------
Done.
+ echo Stopping:
Stopping:
+ date
Fri Mar  5 15:20:34 UTC 2021
+ echo Done.
Done.
  Elapsed time: 123.5 s
