INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024
| Date         : Tue Dec 16 16:22:27 2025
| Host         : lap-inf133 running 64-bit Ubuntu 24.04.3 LTS
| Command      : report_timing
| Design       : histogram
| Device       : 7k160t-fbg484
| Speed File   : -3  PRODUCTION 1.12 2017-02-17
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             1.382ns  (required time - arrival time)
  Source:                 lsq1/handshake_lsq_lsq1_core/ldq_alloc_0_q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.100ns period=10.200ns})
  Destination:            addf0/operator/RightShifterComponent/level4_c1_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.100ns period=10.200ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.200ns  (clk rise@10.200ns - clk rise@0.000ns)
  Data Path Delay:        8.462ns  (logic 2.213ns (26.151%)  route 6.249ns (73.849%))
  Logic Levels:           21  (CARRY4=9 LUT2=1 LUT3=3 LUT4=2 LUT5=3 LUT6=3)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.483ns = ( 10.683 - 10.200 ) 
    Source Clock Delay      (SCD):    0.508ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=2011, unset)         0.508     0.508    lsq1/handshake_lsq_lsq1_core/clk
    SLICE_X22Y128        FDCE                                         r  lsq1/handshake_lsq_lsq1_core/ldq_alloc_0_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y128        FDCE (Prop_fdce_C_Q)         0.254     0.762 r  lsq1/handshake_lsq_lsq1_core/ldq_alloc_0_q_reg/Q
                         net (fo=22, routed)          0.531     1.293    lsq1/handshake_lsq_lsq1_core/ldq_alloc_0_q
    SLICE_X20Y126        LUT5 (Prop_lut5_I0_O)        0.043     1.336 r  lsq1/handshake_lsq_lsq1_core/ldq_alloc_3_q_i_8/O
                         net (fo=1, routed)           0.000     1.336    lsq1/handshake_lsq_lsq1_core/ldq_alloc_3_q_i_8_n_0
    SLICE_X20Y126        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.238     1.574 r  lsq1/handshake_lsq_lsq1_core/ldq_alloc_3_q_reg_i_3/CO[3]
                         net (fo=1, routed)           0.000     1.574    lsq1/handshake_lsq_lsq1_core/ldq_alloc_3_q_reg_i_3_n_0
    SLICE_X20Y127        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     1.624 r  lsq1/handshake_lsq_lsq1_core/ldq_alloc_7_q_reg_i_3/CO[3]
                         net (fo=1, routed)           0.000     1.624    lsq1/handshake_lsq_lsq1_core/ldq_alloc_7_q_reg_i_3_n_0
    SLICE_X20Y128        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     1.674 r  lsq1/handshake_lsq_lsq1_core/ldq_alloc_11_q_reg_i_3/CO[3]
                         net (fo=1, routed)           0.000     1.674    lsq1/handshake_lsq_lsq1_core/ldq_alloc_11_q_reg_i_3_n_0
    SLICE_X20Y129        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     1.724 r  lsq1/handshake_lsq_lsq1_core/ldq_alloc_3_q_reg_i_4/CO[3]
                         net (fo=1, routed)           0.000     1.724    lsq1/handshake_lsq_lsq1_core/ldq_alloc_3_q_reg_i_4_n_0
    SLICE_X20Y130        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.102     1.826 f  lsq1/handshake_lsq_lsq1_core/ldq_alloc_7_q_reg_i_4/O[0]
                         net (fo=4, routed)           0.414     2.240    lsq1/handshake_lsq_lsq1_core/ldq_alloc_7_q_reg_i_4_n_7
    SLICE_X23Y129        LUT3 (Prop_lut3_I0_O)        0.127     2.367 r  lsq1/handshake_lsq_lsq1_core/dataReg[31]_i_8/O
                         net (fo=33, routed)          1.236     3.602    lsq1/handshake_lsq_lsq1_core/dataReg[31]_i_8_n_0
    SLICE_X56Y146        LUT6 (Prop_lut6_I2_O)        0.129     3.731 r  lsq1/handshake_lsq_lsq1_core/dataReg[15]_i_2/O
                         net (fo=2, routed)           0.782     4.513    lsq1/handshake_lsq_lsq1_core/dataReg[15]_i_2_n_0
    SLICE_X40Y143        LUT6 (Prop_lut6_I2_O)        0.043     4.556 r  lsq1/handshake_lsq_lsq1_core/ltOp_carry__0_i_9/O
                         net (fo=7, routed)           0.606     5.163    lsq1/handshake_lsq_lsq1_core/ltOp_carry__0_i_9_n_0
    SLICE_X37Y135        LUT4 (Prop_lut4_I2_O)        0.043     5.206 r  lsq1/handshake_lsq_lsq1_core/level4_c1[25]_i_7/O
                         net (fo=1, routed)           0.484     5.689    lsq1/handshake_lsq_lsq1_core/level4_c1[25]_i_7_n_0
    SLICE_X37Y133        LUT6 (Prop_lut6_I0_O)        0.043     5.732 f  lsq1/handshake_lsq_lsq1_core/level4_c1[25]_i_4/O
                         net (fo=2, routed)           0.411     6.144    lsq1/handshake_lsq_lsq1_core/level4_c1[25]_i_4_n_0
    SLICE_X38Y136        LUT5 (Prop_lut5_I4_O)        0.043     6.187 r  lsq1/handshake_lsq_lsq1_core/ltOp_carry__2_i_10/O
                         net (fo=4, routed)           0.236     6.422    lsq1/handshake_lsq_lsq1_core/dataReg_reg[22]
    SLICE_X40Y135        LUT3 (Prop_lut3_I0_O)        0.043     6.465 r  lsq1/handshake_lsq_lsq1_core/ltOp_carry__2_i_5/O
                         net (fo=1, routed)           0.000     6.465    addf0/operator/ltOp_carry__3_1[3]
    SLICE_X40Y135        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.173     6.638 r  addf0/operator/ltOp_carry__2/CO[3]
                         net (fo=1, routed)           0.000     6.638    addf0/operator/ltOp_carry__2_n_0
    SLICE_X40Y136        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.122     6.760 r  addf0/operator/ltOp_carry__3/CO[0]
                         net (fo=77, routed)          0.423     7.184    addf0/operator/CO[0]
    SLICE_X38Y134        LUT2 (Prop_lut2_I0_O)        0.131     7.315 r  addf0/operator/i__carry_i_4/O
                         net (fo=1, routed)           0.000     7.315    addf0/operator/p_1_in[0]
    SLICE_X38Y134        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.222     7.537 r  addf0/operator/_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000     7.537    addf0/operator/_inferred__1/i__carry_n_0
    SLICE_X38Y135        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.102     7.639 r  addf0/operator/_inferred__1/i__carry__0/O[0]
                         net (fo=2, routed)           0.295     7.934    addf0/operator/RightShifterComponent/ps_c1_reg[3]_0[0]
    SLICE_X39Y134        LUT4 (Prop_lut4_I2_O)        0.119     8.053 r  addf0/operator/RightShifterComponent/ps_c1[3]_i_2/O
                         net (fo=5, routed)           0.147     8.200    addf0/operator/RightShifterComponent/ps_c1[3]_i_2_n_0
    SLICE_X39Y134        LUT5 (Prop_lut5_I0_O)        0.043     8.243 f  addf0/operator/RightShifterComponent/level4_c1[25]_i_2/O
                         net (fo=14, routed)          0.309     8.552    lsq1/handshake_lsq_lsq1_core/level4_c1_reg[1]
    SLICE_X39Y133        LUT3 (Prop_lut3_I1_O)        0.043     8.595 r  lsq1/handshake_lsq_lsq1_core/level4_c1[23]_i_1/O
                         net (fo=14, routed)          0.375     8.970    addf0/operator/RightShifterComponent/level4_c1_reg[23]_0
    SLICE_X41Y131        FDRE                                         r  addf0/operator/RightShifterComponent/level4_c1_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.200    10.200 r  
                                                      0.000    10.200 r  clk (IN)
                         net (fo=2011, unset)         0.483    10.683    addf0/operator/RightShifterComponent/clk
    SLICE_X41Y131        FDRE                                         r  addf0/operator/RightShifterComponent/level4_c1_reg[10]/C
                         clock pessimism              0.000    10.683    
                         clock uncertainty           -0.035    10.647    
    SLICE_X41Y131        FDRE (Setup_fdre_C_R)       -0.295    10.352    addf0/operator/RightShifterComponent/level4_c1_reg[10]
  -------------------------------------------------------------------
                         required time                         10.352    
                         arrival time                          -8.970    
  -------------------------------------------------------------------
                         slack                                  1.382    




