

================================================================
== Vitis HLS Report for 'conv3_Pipeline_RELU4'
================================================================
* Date:           Thu Nov  2 17:54:27 2023

* Version:        2023.1 (Build 3854077 on May  4 2023)
* Project:        srcnn_hls
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xck24-ubva530-2LV-c


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.437 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      517|      517|  5.170 us|  5.170 us|  517|  517|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |- RELU    |      515|      515|         8|          2|          2|   255|       yes|
        +----------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|    131|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|       -|      -|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|     73|    -|
|Register         |        -|    -|     157|     32|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|     157|    236|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      432|  360|  141120|  70560|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|      ~0|     ~0|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +------------------------+----------+----+---+----+------------+------------+
    |      Variable Name     | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +------------------------+----------+----+---+----+------------+------------+
    |add_ln138_fu_98_p2      |         +|   0|  0|  15|           8|           1|
    |add_ln141_fu_108_p2     |         +|   0|  0|  18|          11|          11|
    |and_ln143_fu_159_p2     |       and|   0|  0|   2|           1|           1|
    |icmp_ln138_fu_92_p2     |      icmp|   0|  0|  15|           8|           2|
    |icmp_ln143_1_fu_147_p2  |      icmp|   0|  0|  30|          23|           1|
    |icmp_ln143_fu_141_p2    |      icmp|   0|  0|  15|           8|           2|
    |or_ln143_fu_153_p2      |        or|   0|  0|   2|           1|           1|
    |output_fm_buffer_0_d0   |    select|   0|  0|  32|           1|           1|
    |ap_enable_pp0           |       xor|   0|  0|   2|           1|           2|
    +------------------------+----------+----+---+----+------------+------------+
    |Total                   |          |   0|  0| 131|          62|          22|
    +------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-----------------------------+----+-----------+-----+-----------+
    |             Name            | LUT| Input Size| Bits| Total Bits|
    +-----------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                    |  14|          3|    1|          3|
    |ap_done_int                  |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter0      |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1      |   9|          2|    1|          2|
    |ap_sig_allocacmp_bw          |   9|          2|    8|         16|
    |bw_2_fu_46                   |   9|          2|    8|         16|
    |output_fm_buffer_0_address0  |  14|          3|   11|         33|
    +-----------------------------+----+-----------+-----+-----------+
    |Total                        |  73|         16|   31|         74|
    +-----------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------+----+----+-----+-----------+
    |               Name               | FF | LUT| Bits| Const Bits|
    +----------------------------------+----+----+-----+-----------+
    |add15_1_i_reg_199                 |  32|   0|   32|          0|
    |ap_CS_fsm                         |   2|   0|    2|          0|
    |ap_done_reg                       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0_reg       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3           |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter2_reg  |   1|   0|    1|          0|
    |bw_2_fu_46                        |   8|   0|    8|          0|
    |icmp_ln138_reg_185                |   1|   0|    1|          0|
    |output_fm_buffer_0_addr_reg_189   |  11|   0|   11|          0|
    |output_fm_buffer_0_load_reg_194   |  32|   0|   32|          0|
    |output_fm_buffer_0_addr_reg_189   |  64|  32|   11|          0|
    +----------------------------------+----+----+-----+-----------+
    |Total                             | 157|  32|  104|          0|
    +----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------------+-----+-----+------------+----------------------+--------------+
|          RTL Ports          | Dir | Bits|  Protocol  |     Source Object    |    C Type    |
+-----------------------------+-----+-----+------------+----------------------+--------------+
|ap_clk                       |   in|    1|  ap_ctrl_hs|  conv3_Pipeline_RELU4|  return value|
|ap_rst                       |   in|    1|  ap_ctrl_hs|  conv3_Pipeline_RELU4|  return value|
|ap_start                     |   in|    1|  ap_ctrl_hs|  conv3_Pipeline_RELU4|  return value|
|ap_done                      |  out|    1|  ap_ctrl_hs|  conv3_Pipeline_RELU4|  return value|
|ap_idle                      |  out|    1|  ap_ctrl_hs|  conv3_Pipeline_RELU4|  return value|
|ap_ready                     |  out|    1|  ap_ctrl_hs|  conv3_Pipeline_RELU4|  return value|
|grp_fu_1696_p_din0           |  out|   32|  ap_ctrl_hs|  conv3_Pipeline_RELU4|  return value|
|grp_fu_1696_p_din1           |  out|   32|  ap_ctrl_hs|  conv3_Pipeline_RELU4|  return value|
|grp_fu_1696_p_opcode         |  out|    2|  ap_ctrl_hs|  conv3_Pipeline_RELU4|  return value|
|grp_fu_1696_p_dout0          |   in|   32|  ap_ctrl_hs|  conv3_Pipeline_RELU4|  return value|
|grp_fu_1696_p_ce             |  out|    1|  ap_ctrl_hs|  conv3_Pipeline_RELU4|  return value|
|grp_fu_1712_p_din0           |  out|   32|  ap_ctrl_hs|  conv3_Pipeline_RELU4|  return value|
|grp_fu_1712_p_din1           |  out|   32|  ap_ctrl_hs|  conv3_Pipeline_RELU4|  return value|
|grp_fu_1712_p_opcode         |  out|    5|  ap_ctrl_hs|  conv3_Pipeline_RELU4|  return value|
|grp_fu_1712_p_dout0          |   in|    1|  ap_ctrl_hs|  conv3_Pipeline_RELU4|  return value|
|grp_fu_1712_p_ce             |  out|    1|  ap_ctrl_hs|  conv3_Pipeline_RELU4|  return value|
|sub_ln141_2                  |   in|   11|     ap_none|           sub_ln141_2|        scalar|
|conv3_biases_0_0_val         |   in|   32|     ap_none|  conv3_biases_0_0_val|        scalar|
|output_fm_buffer_0_address0  |  out|   11|   ap_memory|    output_fm_buffer_0|         array|
|output_fm_buffer_0_ce0       |  out|    1|   ap_memory|    output_fm_buffer_0|         array|
|output_fm_buffer_0_we0       |  out|    1|   ap_memory|    output_fm_buffer_0|         array|
|output_fm_buffer_0_d0        |  out|   32|   ap_memory|    output_fm_buffer_0|         array|
|output_fm_buffer_0_q0        |   in|   32|   ap_memory|    output_fm_buffer_0|         array|
+-----------------------------+-----+-----+------------+----------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 2, depth = 8


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 8
* Pipeline : 1
  Pipeline-0 : II = 2, D = 8, States = { 1 2 3 4 5 6 7 8 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.03>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%bw_2 = alloca i32 1"   --->   Operation 11 'alloca' 'bw_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%conv3_biases_0_0_val_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %conv3_biases_0_0_val"   --->   Operation 12 'read' 'conv3_biases_0_0_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%sub_ln141_2_read = read i11 @_ssdm_op_Read.ap_auto.i11, i11 %sub_ln141_2"   --->   Operation 13 'read' 'sub_ln141_2_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.42ns)   --->   "%store_ln0 = store i8 0, i8 %bw_2"   --->   Operation 14 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.body8.1.i"   --->   Operation 15 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%bw = load i8 %bw_2" [src/conv3.cpp:138->src/conv3.cpp:68]   --->   Operation 16 'load' 'bw' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.76ns)   --->   "%icmp_ln138 = icmp_eq  i8 %bw, i8 255" [src/conv3.cpp:138->src/conv3.cpp:68]   --->   Operation 17 'icmp' 'icmp_ln138' <Predicate = true> <Delay = 0.76> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 18 [1/1] (0.76ns)   --->   "%add_ln138 = add i8 %bw, i8 1" [src/conv3.cpp:138->src/conv3.cpp:68]   --->   Operation 18 'add' 'add_ln138' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%br_ln138 = br i1 %icmp_ln138, void %for.body8.1.i.split, void %for.end.1.i.exitStub" [src/conv3.cpp:138->src/conv3.cpp:68]   --->   Operation 19 'br' 'br_ln138' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%zext_ln141 = zext i8 %bw" [src/conv3.cpp:141->src/conv3.cpp:68]   --->   Operation 20 'zext' 'zext_ln141' <Predicate = (!icmp_ln138)> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.79ns)   --->   "%add_ln141 = add i11 %sub_ln141_2_read, i11 %zext_ln141" [src/conv3.cpp:141->src/conv3.cpp:68]   --->   Operation 21 'add' 'add_ln141' <Predicate = (!icmp_ln138)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%zext_ln141_6 = zext i11 %add_ln141" [src/conv3.cpp:141->src/conv3.cpp:68]   --->   Operation 22 'zext' 'zext_ln141_6' <Predicate = (!icmp_ln138)> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%output_fm_buffer_0_addr = getelementptr i32 %output_fm_buffer_0, i64 0, i64 %zext_ln141_6" [src/conv3.cpp:141->src/conv3.cpp:68]   --->   Operation 23 'getelementptr' 'output_fm_buffer_0_addr' <Predicate = (!icmp_ln138)> <Delay = 0.00>
ST_1 : Operation 24 [2/2] (1.23ns)   --->   "%output_fm_buffer_0_load = load i11 %output_fm_buffer_0_addr" [src/conv3.cpp:141->src/conv3.cpp:68]   --->   Operation 24 'load' 'output_fm_buffer_0_load' <Predicate = (!icmp_ln138)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1275> <RAM>
ST_1 : Operation 25 [1/1] (0.42ns)   --->   "%store_ln138 = store i8 %add_ln138, i8 %bw_2" [src/conv3.cpp:138->src/conv3.cpp:68]   --->   Operation 25 'store' 'store_ln138' <Predicate = (!icmp_ln138)> <Delay = 0.42>

State 2 <SV = 1> <Delay = 1.23>
ST_2 : Operation 26 [1/2] (1.23ns)   --->   "%output_fm_buffer_0_load = load i11 %output_fm_buffer_0_addr" [src/conv3.cpp:141->src/conv3.cpp:68]   --->   Operation 26 'load' 'output_fm_buffer_0_load' <Predicate = (!icmp_ln138)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1275> <RAM>

State 3 <SV = 2> <Delay = 6.43>
ST_3 : [1/1] (0.85ns)   --->   Input mux for Operation 27 '%add15_1_i = fadd i32 %output_fm_buffer_0_load, i32 %conv3_biases_0_0_val_read'
ST_3 : Operation 27 [4/4] (5.58ns)   --->   "%add15_1_i = fadd i32 %output_fm_buffer_0_load, i32 %conv3_biases_0_0_val_read" [src/conv3.cpp:141->src/conv3.cpp:68]   --->   Operation 27 'fadd' 'add15_1_i' <Predicate = true> <Delay = 5.58> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 6.43>
ST_4 : Operation 28 [3/4] (6.43ns)   --->   "%add15_1_i = fadd i32 %output_fm_buffer_0_load, i32 %conv3_biases_0_0_val_read" [src/conv3.cpp:141->src/conv3.cpp:68]   --->   Operation 28 'fadd' 'add15_1_i' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 6.43>
ST_5 : Operation 29 [2/4] (6.43ns)   --->   "%add15_1_i = fadd i32 %output_fm_buffer_0_load, i32 %conv3_biases_0_0_val_read" [src/conv3.cpp:141->src/conv3.cpp:68]   --->   Operation 29 'fadd' 'add15_1_i' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 6.43>
ST_6 : Operation 30 [1/4] (6.43ns)   --->   "%add15_1_i = fadd i32 %output_fm_buffer_0_load, i32 %conv3_biases_0_0_val_read" [src/conv3.cpp:141->src/conv3.cpp:68]   --->   Operation 30 'fadd' 'add15_1_i' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 46 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 46 'ret' 'ret_ln0' <Predicate = (icmp_ln138)> <Delay = 0.00>

State 7 <SV = 6> <Delay = 2.78>
ST_7 : [1/1] (0.62ns)   --->   Input mux for Operation 31 '%tmp_3 = fcmp_olt  i32 %add15_1_i, i32 0'
ST_7 : Operation 31 [2/2] (2.15ns)   --->   "%tmp_3 = fcmp_olt  i32 %add15_1_i, i32 0" [src/conv3.cpp:143->src/conv3.cpp:68]   --->   Operation 31 'fcmp' 'tmp_3' <Predicate = true> <Delay = 2.15> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 4.46>
ST_8 : Operation 32 [1/1] (0.00ns)   --->   "%specpipeline_ln139 = specpipeline void @_ssdm_op_SpecPipeline, i32 2, i32 0, i32 0, i32 0, void @empty_6" [src/conv3.cpp:139->src/conv3.cpp:68]   --->   Operation 32 'specpipeline' 'specpipeline_ln139' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 33 [1/1] (0.00ns)   --->   "%speclooptripcount_ln138 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 255, i64 255, i64 255" [src/conv3.cpp:138->src/conv3.cpp:68]   --->   Operation 33 'speclooptripcount' 'speclooptripcount_ln138' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 34 [1/1] (0.00ns)   --->   "%specloopname_ln138 = specloopname void @_ssdm_op_SpecLoopName, void @empty_12" [src/conv3.cpp:138->src/conv3.cpp:68]   --->   Operation 34 'specloopname' 'specloopname_ln138' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 35 [1/1] (0.00ns)   --->   "%bitcast_ln143 = bitcast i32 %add15_1_i" [src/conv3.cpp:143->src/conv3.cpp:68]   --->   Operation 35 'bitcast' 'bitcast_ln143' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 36 [1/1] (0.00ns)   --->   "%tmp_s = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln143, i32 23, i32 30" [src/conv3.cpp:143->src/conv3.cpp:68]   --->   Operation 36 'partselect' 'tmp_s' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 37 [1/1] (0.00ns)   --->   "%trunc_ln143 = trunc i32 %bitcast_ln143" [src/conv3.cpp:143->src/conv3.cpp:68]   --->   Operation 37 'trunc' 'trunc_ln143' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 38 [1/1] (0.76ns)   --->   "%icmp_ln143 = icmp_ne  i8 %tmp_s, i8 255" [src/conv3.cpp:143->src/conv3.cpp:68]   --->   Operation 38 'icmp' 'icmp_ln143' <Predicate = true> <Delay = 0.76> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 39 [1/1] (0.92ns)   --->   "%icmp_ln143_1 = icmp_eq  i23 %trunc_ln143, i23 0" [src/conv3.cpp:143->src/conv3.cpp:68]   --->   Operation 39 'icmp' 'icmp_ln143_1' <Predicate = true> <Delay = 0.92> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.92> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 40 [1/1] (0.00ns) (grouped into LUT with out node select_ln143)   --->   "%or_ln143 = or i1 %icmp_ln143_1, i1 %icmp_ln143" [src/conv3.cpp:143->src/conv3.cpp:68]   --->   Operation 40 'or' 'or_ln143' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 41 [1/2] (2.78ns)   --->   "%tmp_3 = fcmp_olt  i32 %add15_1_i, i32 0" [src/conv3.cpp:143->src/conv3.cpp:68]   --->   Operation 41 'fcmp' 'tmp_3' <Predicate = true> <Delay = 2.78> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 42 [1/1] (0.00ns) (grouped into LUT with out node select_ln143)   --->   "%and_ln143 = and i1 %or_ln143, i1 %tmp_3" [src/conv3.cpp:143->src/conv3.cpp:68]   --->   Operation 42 'and' 'and_ln143' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 43 [1/1] (0.44ns) (out node of the LUT)   --->   "%select_ln143 = select i1 %and_ln143, i32 0, i32 %add15_1_i" [src/conv3.cpp:143->src/conv3.cpp:68]   --->   Operation 43 'select' 'select_ln143' <Predicate = true> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 44 [1/1] (1.23ns)   --->   "%store_ln141 = store i32 %select_ln143, i11 %output_fm_buffer_0_addr" [src/conv3.cpp:141->src/conv3.cpp:68]   --->   Operation 44 'store' 'store_ln141' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1275> <RAM>
ST_8 : Operation 45 [1/1] (0.00ns)   --->   "%br_ln138 = br void %for.body8.1.i" [src/conv3.cpp:138->src/conv3.cpp:68]   --->   Operation 45 'br' 'br_ln138' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ sub_ln141_2]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ conv3_biases_0_0_val]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ output_fm_buffer_0]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[23]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
bw_2                      (alloca           ) [ 010000000]
conv3_biases_0_0_val_read (read             ) [ 011111100]
sub_ln141_2_read          (read             ) [ 000000000]
store_ln0                 (store            ) [ 000000000]
br_ln0                    (br               ) [ 000000000]
bw                        (load             ) [ 000000000]
icmp_ln138                (icmp             ) [ 011111100]
add_ln138                 (add              ) [ 000000000]
br_ln138                  (br               ) [ 000000000]
zext_ln141                (zext             ) [ 000000000]
add_ln141                 (add              ) [ 000000000]
zext_ln141_6              (zext             ) [ 000000000]
output_fm_buffer_0_addr   (getelementptr    ) [ 011111111]
store_ln138               (store            ) [ 000000000]
output_fm_buffer_0_load   (load             ) [ 011111100]
add15_1_i                 (fadd             ) [ 011000011]
specpipeline_ln139        (specpipeline     ) [ 000000000]
speclooptripcount_ln138   (speclooptripcount) [ 000000000]
specloopname_ln138        (specloopname     ) [ 000000000]
bitcast_ln143             (bitcast          ) [ 000000000]
tmp_s                     (partselect       ) [ 000000000]
trunc_ln143               (trunc            ) [ 000000000]
icmp_ln143                (icmp             ) [ 000000000]
icmp_ln143_1              (icmp             ) [ 000000000]
or_ln143                  (or               ) [ 000000000]
tmp_3                     (fcmp             ) [ 000000000]
and_ln143                 (and              ) [ 000000000]
select_ln143              (select           ) [ 000000000]
store_ln141               (store            ) [ 000000000]
br_ln138                  (br               ) [ 000000000]
ret_ln0                   (ret              ) [ 000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="sub_ln141_2">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sub_ln141_2"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="conv3_biases_0_0_val">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv3_biases_0_0_val"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="output_fm_buffer_0">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_fm_buffer_0"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.float"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i11"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_6"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_12"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i8.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1004" name="bw_2_fu_46">
<pin_list>
<pin id="47" dir="0" index="0" bw="1" slack="0"/>
<pin id="48" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="bw_2/1 "/>
</bind>
</comp>

<comp id="50" class="1004" name="conv3_biases_0_0_val_read_read_fu_50">
<pin_list>
<pin id="51" dir="0" index="0" bw="32" slack="0"/>
<pin id="52" dir="0" index="1" bw="32" slack="0"/>
<pin id="53" dir="1" index="2" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="conv3_biases_0_0_val_read/1 "/>
</bind>
</comp>

<comp id="56" class="1004" name="sub_ln141_2_read_read_fu_56">
<pin_list>
<pin id="57" dir="0" index="0" bw="11" slack="0"/>
<pin id="58" dir="0" index="1" bw="11" slack="0"/>
<pin id="59" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="sub_ln141_2_read/1 "/>
</bind>
</comp>

<comp id="62" class="1004" name="output_fm_buffer_0_addr_gep_fu_62">
<pin_list>
<pin id="63" dir="0" index="0" bw="32" slack="0"/>
<pin id="64" dir="0" index="1" bw="1" slack="0"/>
<pin id="65" dir="0" index="2" bw="11" slack="0"/>
<pin id="66" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="output_fm_buffer_0_addr/1 "/>
</bind>
</comp>

<comp id="69" class="1004" name="grp_access_fu_69">
<pin_list>
<pin id="70" dir="0" index="0" bw="11" slack="0"/>
<pin id="71" dir="0" index="1" bw="32" slack="0"/>
<pin id="72" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="73" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="output_fm_buffer_0_load/1 store_ln141/8 "/>
</bind>
</comp>

<comp id="75" class="1004" name="grp_fu_75">
<pin_list>
<pin id="76" dir="0" index="0" bw="32" slack="1"/>
<pin id="77" dir="0" index="1" bw="32" slack="2"/>
<pin id="78" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fadd(9) " fcode="fadd"/>
<opset="add15_1_i/3 "/>
</bind>
</comp>

<comp id="79" class="1004" name="grp_fu_79">
<pin_list>
<pin id="80" dir="0" index="0" bw="32" slack="1"/>
<pin id="81" dir="0" index="1" bw="32" slack="0"/>
<pin id="82" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="fcmp(46) " fcode="fcmp"/>
<opset="tmp_3/7 "/>
</bind>
</comp>

<comp id="84" class="1004" name="store_ln0_store_fu_84">
<pin_list>
<pin id="85" dir="0" index="0" bw="1" slack="0"/>
<pin id="86" dir="0" index="1" bw="8" slack="0"/>
<pin id="87" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="89" class="1004" name="bw_load_fu_89">
<pin_list>
<pin id="90" dir="0" index="0" bw="8" slack="0"/>
<pin id="91" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="bw/1 "/>
</bind>
</comp>

<comp id="92" class="1004" name="icmp_ln138_fu_92">
<pin_list>
<pin id="93" dir="0" index="0" bw="8" slack="0"/>
<pin id="94" dir="0" index="1" bw="8" slack="0"/>
<pin id="95" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln138/1 "/>
</bind>
</comp>

<comp id="98" class="1004" name="add_ln138_fu_98">
<pin_list>
<pin id="99" dir="0" index="0" bw="8" slack="0"/>
<pin id="100" dir="0" index="1" bw="1" slack="0"/>
<pin id="101" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln138/1 "/>
</bind>
</comp>

<comp id="104" class="1004" name="zext_ln141_fu_104">
<pin_list>
<pin id="105" dir="0" index="0" bw="8" slack="0"/>
<pin id="106" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln141/1 "/>
</bind>
</comp>

<comp id="108" class="1004" name="add_ln141_fu_108">
<pin_list>
<pin id="109" dir="0" index="0" bw="11" slack="0"/>
<pin id="110" dir="0" index="1" bw="8" slack="0"/>
<pin id="111" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln141/1 "/>
</bind>
</comp>

<comp id="114" class="1004" name="zext_ln141_6_fu_114">
<pin_list>
<pin id="115" dir="0" index="0" bw="11" slack="0"/>
<pin id="116" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln141_6/1 "/>
</bind>
</comp>

<comp id="119" class="1004" name="store_ln138_store_fu_119">
<pin_list>
<pin id="120" dir="0" index="0" bw="8" slack="0"/>
<pin id="121" dir="0" index="1" bw="8" slack="0"/>
<pin id="122" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln138/1 "/>
</bind>
</comp>

<comp id="124" class="1004" name="bitcast_ln143_fu_124">
<pin_list>
<pin id="125" dir="0" index="0" bw="32" slack="2"/>
<pin id="126" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln143/8 "/>
</bind>
</comp>

<comp id="127" class="1004" name="tmp_s_fu_127">
<pin_list>
<pin id="128" dir="0" index="0" bw="8" slack="0"/>
<pin id="129" dir="0" index="1" bw="32" slack="0"/>
<pin id="130" dir="0" index="2" bw="6" slack="0"/>
<pin id="131" dir="0" index="3" bw="6" slack="0"/>
<pin id="132" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_s/8 "/>
</bind>
</comp>

<comp id="137" class="1004" name="trunc_ln143_fu_137">
<pin_list>
<pin id="138" dir="0" index="0" bw="32" slack="0"/>
<pin id="139" dir="1" index="1" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln143/8 "/>
</bind>
</comp>

<comp id="141" class="1004" name="icmp_ln143_fu_141">
<pin_list>
<pin id="142" dir="0" index="0" bw="8" slack="0"/>
<pin id="143" dir="0" index="1" bw="8" slack="0"/>
<pin id="144" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln143/8 "/>
</bind>
</comp>

<comp id="147" class="1004" name="icmp_ln143_1_fu_147">
<pin_list>
<pin id="148" dir="0" index="0" bw="23" slack="0"/>
<pin id="149" dir="0" index="1" bw="23" slack="0"/>
<pin id="150" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln143_1/8 "/>
</bind>
</comp>

<comp id="153" class="1004" name="or_ln143_fu_153">
<pin_list>
<pin id="154" dir="0" index="0" bw="1" slack="0"/>
<pin id="155" dir="0" index="1" bw="1" slack="0"/>
<pin id="156" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln143/8 "/>
</bind>
</comp>

<comp id="159" class="1004" name="and_ln143_fu_159">
<pin_list>
<pin id="160" dir="0" index="0" bw="1" slack="0"/>
<pin id="161" dir="0" index="1" bw="1" slack="0"/>
<pin id="162" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln143/8 "/>
</bind>
</comp>

<comp id="165" class="1004" name="select_ln143_fu_165">
<pin_list>
<pin id="166" dir="0" index="0" bw="1" slack="0"/>
<pin id="167" dir="0" index="1" bw="32" slack="0"/>
<pin id="168" dir="0" index="2" bw="32" slack="2"/>
<pin id="169" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln143/8 "/>
</bind>
</comp>

<comp id="173" class="1005" name="bw_2_reg_173">
<pin_list>
<pin id="174" dir="0" index="0" bw="8" slack="0"/>
<pin id="175" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opset="bw_2 "/>
</bind>
</comp>

<comp id="180" class="1005" name="conv3_biases_0_0_val_read_reg_180">
<pin_list>
<pin id="181" dir="0" index="0" bw="32" slack="2"/>
<pin id="182" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="conv3_biases_0_0_val_read "/>
</bind>
</comp>

<comp id="185" class="1005" name="icmp_ln138_reg_185">
<pin_list>
<pin id="186" dir="0" index="0" bw="1" slack="1"/>
<pin id="187" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln138 "/>
</bind>
</comp>

<comp id="189" class="1005" name="output_fm_buffer_0_addr_reg_189">
<pin_list>
<pin id="190" dir="0" index="0" bw="11" slack="1"/>
<pin id="191" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="output_fm_buffer_0_addr "/>
</bind>
</comp>

<comp id="194" class="1005" name="output_fm_buffer_0_load_reg_194">
<pin_list>
<pin id="195" dir="0" index="0" bw="32" slack="1"/>
<pin id="196" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="output_fm_buffer_0_load "/>
</bind>
</comp>

<comp id="199" class="1005" name="add15_1_i_reg_199">
<pin_list>
<pin id="200" dir="0" index="0" bw="32" slack="1"/>
<pin id="201" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="add15_1_i "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="49"><net_src comp="6" pin="0"/><net_sink comp="46" pin=0"/></net>

<net id="54"><net_src comp="8" pin="0"/><net_sink comp="50" pin=0"/></net>

<net id="55"><net_src comp="2" pin="0"/><net_sink comp="50" pin=1"/></net>

<net id="60"><net_src comp="10" pin="0"/><net_sink comp="56" pin=0"/></net>

<net id="61"><net_src comp="0" pin="0"/><net_sink comp="56" pin=1"/></net>

<net id="67"><net_src comp="4" pin="0"/><net_sink comp="62" pin=0"/></net>

<net id="68"><net_src comp="18" pin="0"/><net_sink comp="62" pin=1"/></net>

<net id="74"><net_src comp="62" pin="3"/><net_sink comp="69" pin=0"/></net>

<net id="83"><net_src comp="20" pin="0"/><net_sink comp="79" pin=1"/></net>

<net id="88"><net_src comp="12" pin="0"/><net_sink comp="84" pin=0"/></net>

<net id="96"><net_src comp="89" pin="1"/><net_sink comp="92" pin=0"/></net>

<net id="97"><net_src comp="14" pin="0"/><net_sink comp="92" pin=1"/></net>

<net id="102"><net_src comp="89" pin="1"/><net_sink comp="98" pin=0"/></net>

<net id="103"><net_src comp="16" pin="0"/><net_sink comp="98" pin=1"/></net>

<net id="107"><net_src comp="89" pin="1"/><net_sink comp="104" pin=0"/></net>

<net id="112"><net_src comp="56" pin="2"/><net_sink comp="108" pin=0"/></net>

<net id="113"><net_src comp="104" pin="1"/><net_sink comp="108" pin=1"/></net>

<net id="117"><net_src comp="108" pin="2"/><net_sink comp="114" pin=0"/></net>

<net id="118"><net_src comp="114" pin="1"/><net_sink comp="62" pin=2"/></net>

<net id="123"><net_src comp="98" pin="2"/><net_sink comp="119" pin=0"/></net>

<net id="133"><net_src comp="38" pin="0"/><net_sink comp="127" pin=0"/></net>

<net id="134"><net_src comp="124" pin="1"/><net_sink comp="127" pin=1"/></net>

<net id="135"><net_src comp="40" pin="0"/><net_sink comp="127" pin=2"/></net>

<net id="136"><net_src comp="42" pin="0"/><net_sink comp="127" pin=3"/></net>

<net id="140"><net_src comp="124" pin="1"/><net_sink comp="137" pin=0"/></net>

<net id="145"><net_src comp="127" pin="4"/><net_sink comp="141" pin=0"/></net>

<net id="146"><net_src comp="14" pin="0"/><net_sink comp="141" pin=1"/></net>

<net id="151"><net_src comp="137" pin="1"/><net_sink comp="147" pin=0"/></net>

<net id="152"><net_src comp="44" pin="0"/><net_sink comp="147" pin=1"/></net>

<net id="157"><net_src comp="147" pin="2"/><net_sink comp="153" pin=0"/></net>

<net id="158"><net_src comp="141" pin="2"/><net_sink comp="153" pin=1"/></net>

<net id="163"><net_src comp="153" pin="2"/><net_sink comp="159" pin=0"/></net>

<net id="164"><net_src comp="79" pin="2"/><net_sink comp="159" pin=1"/></net>

<net id="170"><net_src comp="159" pin="2"/><net_sink comp="165" pin=0"/></net>

<net id="171"><net_src comp="20" pin="0"/><net_sink comp="165" pin=1"/></net>

<net id="172"><net_src comp="165" pin="3"/><net_sink comp="69" pin=1"/></net>

<net id="176"><net_src comp="46" pin="1"/><net_sink comp="173" pin=0"/></net>

<net id="177"><net_src comp="173" pin="1"/><net_sink comp="84" pin=1"/></net>

<net id="178"><net_src comp="173" pin="1"/><net_sink comp="89" pin=0"/></net>

<net id="179"><net_src comp="173" pin="1"/><net_sink comp="119" pin=1"/></net>

<net id="183"><net_src comp="50" pin="2"/><net_sink comp="180" pin=0"/></net>

<net id="184"><net_src comp="180" pin="1"/><net_sink comp="75" pin=1"/></net>

<net id="188"><net_src comp="92" pin="2"/><net_sink comp="185" pin=0"/></net>

<net id="192"><net_src comp="62" pin="3"/><net_sink comp="189" pin=0"/></net>

<net id="193"><net_src comp="189" pin="1"/><net_sink comp="69" pin=0"/></net>

<net id="197"><net_src comp="69" pin="3"/><net_sink comp="194" pin=0"/></net>

<net id="198"><net_src comp="194" pin="1"/><net_sink comp="75" pin=0"/></net>

<net id="202"><net_src comp="75" pin="2"/><net_sink comp="199" pin=0"/></net>

<net id="203"><net_src comp="199" pin="1"/><net_sink comp="79" pin=0"/></net>

<net id="204"><net_src comp="199" pin="1"/><net_sink comp="124" pin=0"/></net>

<net id="205"><net_src comp="199" pin="1"/><net_sink comp="165" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: output_fm_buffer_0 | {8 }
 - Input state : 
	Port: conv3_Pipeline_RELU4 : sub_ln141_2 | {1 }
	Port: conv3_Pipeline_RELU4 : conv3_biases_0_0_val | {1 }
	Port: conv3_Pipeline_RELU4 : output_fm_buffer_0 | {1 2 }
  - Chain level:
	State 1
		store_ln0 : 1
		bw : 1
		icmp_ln138 : 2
		add_ln138 : 2
		br_ln138 : 3
		zext_ln141 : 2
		add_ln141 : 3
		zext_ln141_6 : 4
		output_fm_buffer_0_addr : 5
		output_fm_buffer_0_load : 6
		store_ln138 : 3
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
		tmp_s : 1
		trunc_ln143 : 1
		icmp_ln143 : 2
		icmp_ln143_1 : 2
		or_ln143 : 3
		and_ln143 : 3
		select_ln143 : 3
		store_ln141 : 4


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|--------------------------------------|---------|---------|---------|
| Operation|            Functional Unit           |   DSP   |    FF   |   LUT   |
|----------|--------------------------------------|---------|---------|---------|
|   fadd   |               grp_fu_75              |    2    |   227   |   214   |
|----------|--------------------------------------|---------|---------|---------|
|          |           icmp_ln138_fu_92           |    0    |    0    |    15   |
|   icmp   |           icmp_ln143_fu_141          |    0    |    0    |    15   |
|          |          icmp_ln143_1_fu_147         |    0    |    0    |    30   |
|----------|--------------------------------------|---------|---------|---------|
|    add   |            add_ln138_fu_98           |    0    |    0    |    15   |
|          |           add_ln141_fu_108           |    0    |    0    |    18   |
|----------|--------------------------------------|---------|---------|---------|
|  select  |          select_ln143_fu_165         |    0    |    0    |    32   |
|----------|--------------------------------------|---------|---------|---------|
|    or    |            or_ln143_fu_153           |    0    |    0    |    2    |
|----------|--------------------------------------|---------|---------|---------|
|    and   |           and_ln143_fu_159           |    0    |    0    |    2    |
|----------|--------------------------------------|---------|---------|---------|
|   read   | conv3_biases_0_0_val_read_read_fu_50 |    0    |    0    |    0    |
|          |      sub_ln141_2_read_read_fu_56     |    0    |    0    |    0    |
|----------|--------------------------------------|---------|---------|---------|
|   fcmp   |               grp_fu_79              |    0    |    0    |    0    |
|----------|--------------------------------------|---------|---------|---------|
|   zext   |           zext_ln141_fu_104          |    0    |    0    |    0    |
|          |          zext_ln141_6_fu_114         |    0    |    0    |    0    |
|----------|--------------------------------------|---------|---------|---------|
|partselect|             tmp_s_fu_127             |    0    |    0    |    0    |
|----------|--------------------------------------|---------|---------|---------|
|   trunc  |          trunc_ln143_fu_137          |    0    |    0    |    0    |
|----------|--------------------------------------|---------|---------|---------|
|   Total  |                                      |    2    |   227   |   343   |
|----------|--------------------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+---------------------------------+--------+
|                                 |   FF   |
+---------------------------------+--------+
|        add15_1_i_reg_199        |   32   |
|           bw_2_reg_173          |    8   |
|conv3_biases_0_0_val_read_reg_180|   32   |
|        icmp_ln138_reg_185       |    1   |
| output_fm_buffer_0_addr_reg_189 |   11   |
| output_fm_buffer_0_load_reg_194 |   32   |
+---------------------------------+--------+
|              Total              |   116  |
+---------------------------------+--------+

* Multiplexer (MUX) list: 
|------------------|------|------|------|--------||---------||---------|
|       Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------|------|------|------|--------||---------||---------|
| grp_access_fu_69 |  p0  |   2  |  11  |   22   ||    9    |
|------------------|------|------|------|--------||---------||---------|
|       Total      |      |      |      |   22   ||  0.427  ||    9    |
|------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    2   |    -   |   227  |   343  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    0   |    -   |    9   |
|  Register |    -   |    -   |   116  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    2   |    0   |   343  |   352  |
+-----------+--------+--------+--------+--------+
