
eeprom_a8.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000016dc  08000188  08000188  00001188  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000060  08001864  08001864  00002864  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080018c4  080018c4  00003138  2**0
                  CONTENTS
  4 .ARM          00000000  080018c4  080018c4  00003138  2**0
                  CONTENTS
  5 .preinit_array 00000000  080018c4  080018c4  00003138  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080018c4  080018c4  000028c4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  080018c8  080018c8  000028c8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000138  20000000  080018cc  00003000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000028  20000138  08001a04  00003138  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20000160  08001a04  00003160  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00003138  2**0
                  CONTENTS, READONLY
 12 .debug_info   00004c32  00000000  00000000  00003168  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00001210  00000000  00000000  00007d9a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 000005e8  00000000  00000000  00008fb0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 0000044a  00000000  00000000  00009598  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00024e37  00000000  00000000  000099e2  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00005dcc  00000000  00000000  0002e819  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000e189f  00000000  00000000  000345e5  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  00115e84  2**0
                  CONTENTS, READONLY
 20 .debug_frame  0000155c  00000000  00000000  00115ec8  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000005c  00000000  00000000  00117424  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000188 <__do_global_dtors_aux>:
 8000188:	b510      	push	{r4, lr}
 800018a:	4c05      	ldr	r4, [pc, #20]	@ (80001a0 <__do_global_dtors_aux+0x18>)
 800018c:	7823      	ldrb	r3, [r4, #0]
 800018e:	b933      	cbnz	r3, 800019e <__do_global_dtors_aux+0x16>
 8000190:	4b04      	ldr	r3, [pc, #16]	@ (80001a4 <__do_global_dtors_aux+0x1c>)
 8000192:	b113      	cbz	r3, 800019a <__do_global_dtors_aux+0x12>
 8000194:	4804      	ldr	r0, [pc, #16]	@ (80001a8 <__do_global_dtors_aux+0x20>)
 8000196:	f3af 8000 	nop.w
 800019a:	2301      	movs	r3, #1
 800019c:	7023      	strb	r3, [r4, #0]
 800019e:	bd10      	pop	{r4, pc}
 80001a0:	20000138 	.word	0x20000138
 80001a4:	00000000 	.word	0x00000000
 80001a8:	0800184c 	.word	0x0800184c

080001ac <frame_dummy>:
 80001ac:	b508      	push	{r3, lr}
 80001ae:	4b03      	ldr	r3, [pc, #12]	@ (80001bc <frame_dummy+0x10>)
 80001b0:	b11b      	cbz	r3, 80001ba <frame_dummy+0xe>
 80001b2:	4903      	ldr	r1, [pc, #12]	@ (80001c0 <frame_dummy+0x14>)
 80001b4:	4803      	ldr	r0, [pc, #12]	@ (80001c4 <frame_dummy+0x18>)
 80001b6:	f3af 8000 	nop.w
 80001ba:	bd08      	pop	{r3, pc}
 80001bc:	00000000 	.word	0x00000000
 80001c0:	2000013c 	.word	0x2000013c
 80001c4:	0800184c 	.word	0x0800184c

080001c8 <i2c_pin_init>:
 *      Author: danny
 */

#include "i2c.h"

void i2c_pin_init() {
 80001c8:	b480      	push	{r7}
 80001ca:	af00      	add	r7, sp, #0
    // PB8 - SCL
    // PB9 - SDA
    RCC->AHB2ENR |= RCC_AHB2ENR_GPIOBEN;
 80001cc:	4b1a      	ldr	r3, [pc, #104]	@ (8000238 <i2c_pin_init+0x70>)
 80001ce:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80001d0:	4a19      	ldr	r2, [pc, #100]	@ (8000238 <i2c_pin_init+0x70>)
 80001d2:	f043 0302 	orr.w	r3, r3, #2
 80001d6:	64d3      	str	r3, [r2, #76]	@ 0x4c

    GPIOB->AFR[1] &= ~(GPIO_AFRH_AFSEL8 | GPIO_AFRH_AFSEL9);
 80001d8:	4b18      	ldr	r3, [pc, #96]	@ (800023c <i2c_pin_init+0x74>)
 80001da:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80001dc:	4a17      	ldr	r2, [pc, #92]	@ (800023c <i2c_pin_init+0x74>)
 80001de:	f023 03ff 	bic.w	r3, r3, #255	@ 0xff
 80001e2:	6253      	str	r3, [r2, #36]	@ 0x24
    GPIOB->AFR[1] |= (I2C_AF << GPIO_AFRH_AFSEL8_Pos | I2C_AF << GPIO_AFRH_AFSEL9_Pos);
 80001e4:	4b15      	ldr	r3, [pc, #84]	@ (800023c <i2c_pin_init+0x74>)
 80001e6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80001e8:	4a14      	ldr	r2, [pc, #80]	@ (800023c <i2c_pin_init+0x74>)
 80001ea:	f043 0344 	orr.w	r3, r3, #68	@ 0x44
 80001ee:	6253      	str	r3, [r2, #36]	@ 0x24

    GPIOB->MODER &= ~(GPIO_MODER_MODE8 | GPIO_MODER_MODE9);
 80001f0:	4b12      	ldr	r3, [pc, #72]	@ (800023c <i2c_pin_init+0x74>)
 80001f2:	681b      	ldr	r3, [r3, #0]
 80001f4:	4a11      	ldr	r2, [pc, #68]	@ (800023c <i2c_pin_init+0x74>)
 80001f6:	f423 2370 	bic.w	r3, r3, #983040	@ 0xf0000
 80001fa:	6013      	str	r3, [r2, #0]
    GPIOB->MODER |= GPIO_MODER_MODE8_1 | GPIO_MODER_MODE9_1;
 80001fc:	4b0f      	ldr	r3, [pc, #60]	@ (800023c <i2c_pin_init+0x74>)
 80001fe:	681b      	ldr	r3, [r3, #0]
 8000200:	4a0e      	ldr	r2, [pc, #56]	@ (800023c <i2c_pin_init+0x74>)
 8000202:	f443 2320 	orr.w	r3, r3, #655360	@ 0xa0000
 8000206:	6013      	str	r3, [r2, #0]
    GPIOB->PUPDR &= ~(GPIO_PUPDR_PUPD8 | GPIO_PUPDR_PUPD9);
 8000208:	4b0c      	ldr	r3, [pc, #48]	@ (800023c <i2c_pin_init+0x74>)
 800020a:	68db      	ldr	r3, [r3, #12]
 800020c:	4a0b      	ldr	r2, [pc, #44]	@ (800023c <i2c_pin_init+0x74>)
 800020e:	f423 2370 	bic.w	r3, r3, #983040	@ 0xf0000
 8000212:	60d3      	str	r3, [r2, #12]
    GPIOB->OTYPER |= GPIO_OTYPER_OT8 | GPIO_OTYPER_OT9;
 8000214:	4b09      	ldr	r3, [pc, #36]	@ (800023c <i2c_pin_init+0x74>)
 8000216:	685b      	ldr	r3, [r3, #4]
 8000218:	4a08      	ldr	r2, [pc, #32]	@ (800023c <i2c_pin_init+0x74>)
 800021a:	f443 7340 	orr.w	r3, r3, #768	@ 0x300
 800021e:	6053      	str	r3, [r2, #4]
    GPIOB->OSPEEDR |= GPIO_OSPEEDR_OSPEED8 | GPIO_OSPEEDR_OSPEED9;
 8000220:	4b06      	ldr	r3, [pc, #24]	@ (800023c <i2c_pin_init+0x74>)
 8000222:	689b      	ldr	r3, [r3, #8]
 8000224:	4a05      	ldr	r2, [pc, #20]	@ (800023c <i2c_pin_init+0x74>)
 8000226:	f443 2370 	orr.w	r3, r3, #983040	@ 0xf0000
 800022a:	6093      	str	r3, [r2, #8]

    return;
 800022c:	bf00      	nop
}
 800022e:	46bd      	mov	sp, r7
 8000230:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000234:	4770      	bx	lr
 8000236:	bf00      	nop
 8000238:	40021000 	.word	0x40021000
 800023c:	48000400 	.word	0x48000400

08000240 <eeprom_init>:


void eeprom_init() {
 8000240:	b580      	push	{r7, lr}
 8000242:	af00      	add	r7, sp, #0
    i2c_pin_init();
 8000244:	f7ff ffc0 	bl	80001c8 <i2c_pin_init>

    RCC->APB1ENR1 |= RCC_APB1ENR1_I2C1EN;
 8000248:	4b14      	ldr	r3, [pc, #80]	@ (800029c <eeprom_init+0x5c>)
 800024a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800024c:	4a13      	ldr	r2, [pc, #76]	@ (800029c <eeprom_init+0x5c>)
 800024e:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8000252:	6593      	str	r3, [r2, #88]	@ 0x58
    
    // clear PE
    I2C1->CR1 &= ~I2C_CR1_PE;
 8000254:	4b12      	ldr	r3, [pc, #72]	@ (80002a0 <eeprom_init+0x60>)
 8000256:	681b      	ldr	r3, [r3, #0]
 8000258:	4a11      	ldr	r2, [pc, #68]	@ (80002a0 <eeprom_init+0x60>)
 800025a:	f023 0301 	bic.w	r3, r3, #1
 800025e:	6013      	str	r3, [r2, #0]

    // configure ANFOFF DNF
    I2C1->CR1 &= ~I2C_CR1_ANFOFF;
 8000260:	4b0f      	ldr	r3, [pc, #60]	@ (80002a0 <eeprom_init+0x60>)
 8000262:	681b      	ldr	r3, [r3, #0]
 8000264:	4a0e      	ldr	r2, [pc, #56]	@ (80002a0 <eeprom_init+0x60>)
 8000266:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 800026a:	6013      	str	r3, [r2, #0]
    I2C1->CR1 &= ~I2C_CR1_DNF;
 800026c:	4b0c      	ldr	r3, [pc, #48]	@ (80002a0 <eeprom_init+0x60>)
 800026e:	681b      	ldr	r3, [r3, #0]
 8000270:	4a0b      	ldr	r2, [pc, #44]	@ (80002a0 <eeprom_init+0x60>)
 8000272:	f423 6370 	bic.w	r3, r3, #3840	@ 0xf00
 8000276:	6013      	str	r3, [r2, #0]
//                     (0x3 << I2C_TIMINGR_SCLH_Pos) |
//                     (0x3 << I2C_TIMINGR_SDADEL_Pos) |
//                     (0x3 << I2C_TIMINGR_SCLDEL_Pos);

    // ? which one do I use?
    I2C1->TIMINGR = 0x2010091A; // taken from ioc
 8000278:	4b09      	ldr	r3, [pc, #36]	@ (80002a0 <eeprom_init+0x60>)
 800027a:	4a0a      	ldr	r2, [pc, #40]	@ (80002a4 <eeprom_init+0x64>)
 800027c:	611a      	str	r2, [r3, #16]

    // configure NOSTRETCH
    I2C1->CR1 &= ~I2C_CR1_NOSTRETCH;
 800027e:	4b08      	ldr	r3, [pc, #32]	@ (80002a0 <eeprom_init+0x60>)
 8000280:	681b      	ldr	r3, [r3, #0]
 8000282:	4a07      	ldr	r2, [pc, #28]	@ (80002a0 <eeprom_init+0x60>)
 8000284:	f423 3300 	bic.w	r3, r3, #131072	@ 0x20000
 8000288:	6013      	str	r3, [r2, #0]

    // set PE
    I2C1->CR1 |= I2C_CR1_PE;
 800028a:	4b05      	ldr	r3, [pc, #20]	@ (80002a0 <eeprom_init+0x60>)
 800028c:	681b      	ldr	r3, [r3, #0]
 800028e:	4a04      	ldr	r2, [pc, #16]	@ (80002a0 <eeprom_init+0x60>)
 8000290:	f043 0301 	orr.w	r3, r3, #1
 8000294:	6013      	str	r3, [r2, #0]


    return;
 8000296:	bf00      	nop
}
 8000298:	bd80      	pop	{r7, pc}
 800029a:	bf00      	nop
 800029c:	40021000 	.word	0x40021000
 80002a0:	40005400 	.word	0x40005400
 80002a4:	2010091a 	.word	0x2010091a

080002a8 <eeprom_store_byte>:


void eeprom_store_byte(uint8_t data, uint16_t addr) {
 80002a8:	b480      	push	{r7}
 80002aa:	b085      	sub	sp, #20
 80002ac:	af00      	add	r7, sp, #0
 80002ae:	4603      	mov	r3, r0
 80002b0:	460a      	mov	r2, r1
 80002b2:	71fb      	strb	r3, [r7, #7]
 80002b4:	4613      	mov	r3, r2
 80002b6:	80bb      	strh	r3, [r7, #4]

    // start -> control -> upper addr -> lower addr -> data -> stop
    // clear stop flag

    // configure i2c sending register
    while (I2C1->ISR & I2C_ISR_BUSY);
 80002b8:	bf00      	nop
 80002ba:	4b2d      	ldr	r3, [pc, #180]	@ (8000370 <eeprom_store_byte+0xc8>)
 80002bc:	699b      	ldr	r3, [r3, #24]
 80002be:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 80002c2:	2b00      	cmp	r3, #0
 80002c4:	d1f9      	bne.n	80002ba <eeprom_store_byte+0x12>
    I2C1->ICR |= I2C_ICR_STOPCF;
 80002c6:	4b2a      	ldr	r3, [pc, #168]	@ (8000370 <eeprom_store_byte+0xc8>)
 80002c8:	69db      	ldr	r3, [r3, #28]
 80002ca:	4a29      	ldr	r2, [pc, #164]	@ (8000370 <eeprom_store_byte+0xc8>)
 80002cc:	f043 0320 	orr.w	r3, r3, #32
 80002d0:	61d3      	str	r3, [r2, #28]
    I2C1->CR2 = (ADDRING_MODE << I2C_CR2_ADD10_Pos) |
 80002d2:	4b27      	ldr	r3, [pc, #156]	@ (8000370 <eeprom_store_byte+0xc8>)
 80002d4:	4a27      	ldr	r2, [pc, #156]	@ (8000374 <eeprom_store_byte+0xcc>)
 80002d6:	605a      	str	r2, [r3, #4]
                (BYTES_PER_STORE << I2C_CR2_NBYTES_Pos);



    // send addr upper byte
    while (!(I2C1->ISR & I2C_ISR_TXE));
 80002d8:	bf00      	nop
 80002da:	4b25      	ldr	r3, [pc, #148]	@ (8000370 <eeprom_store_byte+0xc8>)
 80002dc:	699b      	ldr	r3, [r3, #24]
 80002de:	f003 0301 	and.w	r3, r3, #1
 80002e2:	2b00      	cmp	r3, #0
 80002e4:	d0f9      	beq.n	80002da <eeprom_store_byte+0x32>
    I2C1->TXDR = (addr >> 8) & 0xFF; // send addr upper byte
 80002e6:	88bb      	ldrh	r3, [r7, #4]
 80002e8:	0a1b      	lsrs	r3, r3, #8
 80002ea:	b29b      	uxth	r3, r3
 80002ec:	4a20      	ldr	r2, [pc, #128]	@ (8000370 <eeprom_store_byte+0xc8>)
 80002ee:	b2db      	uxtb	r3, r3
 80002f0:	6293      	str	r3, [r2, #40]	@ 0x28


    // send addr lower byte
    while (!(I2C1->ISR & I2C_ISR_TXE));
 80002f2:	bf00      	nop
 80002f4:	4b1e      	ldr	r3, [pc, #120]	@ (8000370 <eeprom_store_byte+0xc8>)
 80002f6:	699b      	ldr	r3, [r3, #24]
 80002f8:	f003 0301 	and.w	r3, r3, #1
 80002fc:	2b00      	cmp	r3, #0
 80002fe:	d0f9      	beq.n	80002f4 <eeprom_store_byte+0x4c>
    I2C1->TXDR = addr & 0xFF; // send addr lower byte
 8000300:	88bb      	ldrh	r3, [r7, #4]
 8000302:	4a1b      	ldr	r2, [pc, #108]	@ (8000370 <eeprom_store_byte+0xc8>)
 8000304:	b2db      	uxtb	r3, r3
 8000306:	6293      	str	r3, [r2, #40]	@ 0x28


    // send data byte 
    while (!(I2C1->ISR & I2C_ISR_TXE));
 8000308:	bf00      	nop
 800030a:	4b19      	ldr	r3, [pc, #100]	@ (8000370 <eeprom_store_byte+0xc8>)
 800030c:	699b      	ldr	r3, [r3, #24]
 800030e:	f003 0301 	and.w	r3, r3, #1
 8000312:	2b00      	cmp	r3, #0
 8000314:	d0f9      	beq.n	800030a <eeprom_store_byte+0x62>
    I2C1->TXDR = data; // send data byte
 8000316:	4a16      	ldr	r2, [pc, #88]	@ (8000370 <eeprom_store_byte+0xc8>)
 8000318:	79fb      	ldrb	r3, [r7, #7]
 800031a:	6293      	str	r3, [r2, #40]	@ 0x28

    // end of transmission
    while (!(I2C1->ISR & I2C_ISR_TC));
 800031c:	bf00      	nop
 800031e:	4b14      	ldr	r3, [pc, #80]	@ (8000370 <eeprom_store_byte+0xc8>)
 8000320:	699b      	ldr	r3, [r3, #24]
 8000322:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8000326:	2b00      	cmp	r3, #0
 8000328:	d0f9      	beq.n	800031e <eeprom_store_byte+0x76>
    I2C1->CR2 |= I2C_CR2_STOP;
 800032a:	4b11      	ldr	r3, [pc, #68]	@ (8000370 <eeprom_store_byte+0xc8>)
 800032c:	685b      	ldr	r3, [r3, #4]
 800032e:	4a10      	ldr	r2, [pc, #64]	@ (8000370 <eeprom_store_byte+0xc8>)
 8000330:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8000334:	6053      	str	r3, [r2, #4]
    while (I2C1->ISR & I2C_ISR_STOPF);
 8000336:	bf00      	nop
 8000338:	4b0d      	ldr	r3, [pc, #52]	@ (8000370 <eeprom_store_byte+0xc8>)
 800033a:	699b      	ldr	r3, [r3, #24]
 800033c:	f003 0320 	and.w	r3, r3, #32
 8000340:	2b00      	cmp	r3, #0
 8000342:	d1f9      	bne.n	8000338 <eeprom_store_byte+0x90>
    I2C1->ICR |= I2C_ICR_STOPCF;
 8000344:	4b0a      	ldr	r3, [pc, #40]	@ (8000370 <eeprom_store_byte+0xc8>)
 8000346:	69db      	ldr	r3, [r3, #28]
 8000348:	4a09      	ldr	r2, [pc, #36]	@ (8000370 <eeprom_store_byte+0xc8>)
 800034a:	f043 0320 	orr.w	r3, r3, #32
 800034e:	61d3      	str	r3, [r2, #28]


    for (uint32_t i=0; i<(uint32_t)10e6; i++);
 8000350:	2300      	movs	r3, #0
 8000352:	60fb      	str	r3, [r7, #12]
 8000354:	e002      	b.n	800035c <eeprom_store_byte+0xb4>
 8000356:	68fb      	ldr	r3, [r7, #12]
 8000358:	3301      	adds	r3, #1
 800035a:	60fb      	str	r3, [r7, #12]
 800035c:	68fb      	ldr	r3, [r7, #12]
 800035e:	4a06      	ldr	r2, [pc, #24]	@ (8000378 <eeprom_store_byte+0xd0>)
 8000360:	4293      	cmp	r3, r2
 8000362:	d3f8      	bcc.n	8000356 <eeprom_store_byte+0xae>


    return;
 8000364:	bf00      	nop
}
 8000366:	3714      	adds	r7, #20
 8000368:	46bd      	mov	sp, r7
 800036a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800036e:	4770      	bx	lr
 8000370:	40005400 	.word	0x40005400
 8000374:	000320a2 	.word	0x000320a2
 8000378:	00989680 	.word	0x00989680

0800037c <eeprom_load_byte>:

uint8_t eeprom_load_byte(uint16_t addr) {
 800037c:	b480      	push	{r7}
 800037e:	b085      	sub	sp, #20
 8000380:	af00      	add	r7, sp, #0
 8000382:	4603      	mov	r3, r0
 8000384:	80fb      	strh	r3, [r7, #6]
    uint8_t data;

    while (I2C1->ISR & I2C_ISR_BUSY); // Wait until I2C is not busy
 8000386:	bf00      	nop
 8000388:	4b20      	ldr	r3, [pc, #128]	@ (800040c <eeprom_load_byte+0x90>)
 800038a:	699b      	ldr	r3, [r3, #24]
 800038c:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8000390:	2b00      	cmp	r3, #0
 8000392:	d1f9      	bne.n	8000388 <eeprom_load_byte+0xc>

    // Send the address (write mode)
    I2C1->CR2 = (ADDRING_MODE << I2C_CR2_ADD10_Pos) |
 8000394:	4b1d      	ldr	r3, [pc, #116]	@ (800040c <eeprom_load_byte+0x90>)
 8000396:	4a1e      	ldr	r2, [pc, #120]	@ (8000410 <eeprom_load_byte+0x94>)
 8000398:	605a      	str	r2, [r3, #4]
                (1 << I2C_CR2_START_Pos) | 
                (0 << I2C_CR2_AUTOEND_Pos) | 
                (BYTES_PER_ADDR << I2C_CR2_NBYTES_Pos);

    // Send address high byte
    while (!(I2C1->ISR & I2C_ISR_TXE));
 800039a:	bf00      	nop
 800039c:	4b1b      	ldr	r3, [pc, #108]	@ (800040c <eeprom_load_byte+0x90>)
 800039e:	699b      	ldr	r3, [r3, #24]
 80003a0:	f003 0301 	and.w	r3, r3, #1
 80003a4:	2b00      	cmp	r3, #0
 80003a6:	d0f9      	beq.n	800039c <eeprom_load_byte+0x20>
    I2C1->TXDR = (addr >> 8) & 0xFF;
 80003a8:	88fb      	ldrh	r3, [r7, #6]
 80003aa:	0a1b      	lsrs	r3, r3, #8
 80003ac:	b29b      	uxth	r3, r3
 80003ae:	4a17      	ldr	r2, [pc, #92]	@ (800040c <eeprom_load_byte+0x90>)
 80003b0:	b2db      	uxtb	r3, r3
 80003b2:	6293      	str	r3, [r2, #40]	@ 0x28

    // Send address low byte
    while (!(I2C1->ISR & I2C_ISR_TXE));
 80003b4:	bf00      	nop
 80003b6:	4b15      	ldr	r3, [pc, #84]	@ (800040c <eeprom_load_byte+0x90>)
 80003b8:	699b      	ldr	r3, [r3, #24]
 80003ba:	f003 0301 	and.w	r3, r3, #1
 80003be:	2b00      	cmp	r3, #0
 80003c0:	d0f9      	beq.n	80003b6 <eeprom_load_byte+0x3a>
    I2C1->TXDR = addr & 0xFF;
 80003c2:	88fb      	ldrh	r3, [r7, #6]
 80003c4:	4a11      	ldr	r2, [pc, #68]	@ (800040c <eeprom_load_byte+0x90>)
 80003c6:	b2db      	uxtb	r3, r3
 80003c8:	6293      	str	r3, [r2, #40]	@ 0x28

    // Wait for transfer complete
    while (!(I2C1->ISR & I2C_ISR_TC));
 80003ca:	bf00      	nop
 80003cc:	4b0f      	ldr	r3, [pc, #60]	@ (800040c <eeprom_load_byte+0x90>)
 80003ce:	699b      	ldr	r3, [r3, #24]
 80003d0:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80003d4:	2b00      	cmp	r3, #0
 80003d6:	d0f9      	beq.n	80003cc <eeprom_load_byte+0x50>

    // Send repeated start condition for read
    I2C1->CR2 = (ADDRING_MODE << I2C_CR2_ADD10_Pos) |
 80003d8:	4b0c      	ldr	r3, [pc, #48]	@ (800040c <eeprom_load_byte+0x90>)
 80003da:	4a0e      	ldr	r2, [pc, #56]	@ (8000414 <eeprom_load_byte+0x98>)
 80003dc:	605a      	str	r2, [r3, #4]
                (1 << I2C_CR2_START_Pos) | 
                (0 << I2C_CR2_AUTOEND_Pos) | 
                (BYTES_PER_LOAD << I2C_CR2_NBYTES_Pos);

    // Wait until RXNE flag is set (data received)
    while (!(I2C1->ISR & I2C_ISR_RXNE));
 80003de:	bf00      	nop
 80003e0:	4b0a      	ldr	r3, [pc, #40]	@ (800040c <eeprom_load_byte+0x90>)
 80003e2:	699b      	ldr	r3, [r3, #24]
 80003e4:	f003 0304 	and.w	r3, r3, #4
 80003e8:	2b00      	cmp	r3, #0
 80003ea:	d0f9      	beq.n	80003e0 <eeprom_load_byte+0x64>
    data = I2C1->RXDR;
 80003ec:	4b07      	ldr	r3, [pc, #28]	@ (800040c <eeprom_load_byte+0x90>)
 80003ee:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80003f0:	73fb      	strb	r3, [r7, #15]

    // Send NACK and stop condition
    I2C1->CR2 |= I2C_CR2_NACK | I2C_CR2_STOP;
 80003f2:	4b06      	ldr	r3, [pc, #24]	@ (800040c <eeprom_load_byte+0x90>)
 80003f4:	685b      	ldr	r3, [r3, #4]
 80003f6:	4a05      	ldr	r2, [pc, #20]	@ (800040c <eeprom_load_byte+0x90>)
 80003f8:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 80003fc:	6053      	str	r3, [r2, #4]

    return data;
 80003fe:	7bfb      	ldrb	r3, [r7, #15]
}
 8000400:	4618      	mov	r0, r3
 8000402:	3714      	adds	r7, #20
 8000404:	46bd      	mov	sp, r7
 8000406:	f85d 7b04 	ldr.w	r7, [sp], #4
 800040a:	4770      	bx	lr
 800040c:	40005400 	.word	0x40005400
 8000410:	000220a2 	.word	0x000220a2
 8000414:	000124a2 	.word	0x000124a2

08000418 <main>:

#define STRING_SIZE 50

void SystemClock_Config(void);

int main(void) {
 8000418:	b580      	push	{r7, lr}
 800041a:	b084      	sub	sp, #16
 800041c:	af00      	add	r7, sp, #0
    HAL_Init();
 800041e:	f000 fa62 	bl	80008e6 <HAL_Init>
    SystemClock_Config();
 8000422:	f000 f879 	bl	8000518 <SystemClock_Config>

    // init
    RCC->AHB2ENR |= RCC_AHB2ENR_GPIOAEN;
 8000426:	4b38      	ldr	r3, [pc, #224]	@ (8000508 <main+0xf0>)
 8000428:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800042a:	4a37      	ldr	r2, [pc, #220]	@ (8000508 <main+0xf0>)
 800042c:	f043 0301 	orr.w	r3, r3, #1
 8000430:	64d3      	str	r3, [r2, #76]	@ 0x4c
    GPIOA->MODER &= ~GPIO_MODER_MODE5;
 8000432:	f04f 4390 	mov.w	r3, #1207959552	@ 0x48000000
 8000436:	681b      	ldr	r3, [r3, #0]
 8000438:	f04f 4290 	mov.w	r2, #1207959552	@ 0x48000000
 800043c:	f423 6340 	bic.w	r3, r3, #3072	@ 0xc00
 8000440:	6013      	str	r3, [r2, #0]
    GPIOA->MODER |= GPIO_MODER_MODE5_0;
 8000442:	f04f 4390 	mov.w	r3, #1207959552	@ 0x48000000
 8000446:	681b      	ldr	r3, [r3, #0]
 8000448:	f04f 4290 	mov.w	r2, #1207959552	@ 0x48000000
 800044c:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8000450:	6013      	str	r3, [r2, #0]
    GPIOA->PUPDR &= GPIO_PUPDR_PUPD5;
 8000452:	f04f 4390 	mov.w	r3, #1207959552	@ 0x48000000
 8000456:	68db      	ldr	r3, [r3, #12]
 8000458:	f04f 4290 	mov.w	r2, #1207959552	@ 0x48000000
 800045c:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 8000460:	60d3      	str	r3, [r2, #12]
    GPIOA->OTYPER &= ~GPIO_OTYPER_OT5;
 8000462:	f04f 4390 	mov.w	r3, #1207959552	@ 0x48000000
 8000466:	685b      	ldr	r3, [r3, #4]
 8000468:	f04f 4290 	mov.w	r2, #1207959552	@ 0x48000000
 800046c:	f023 0320 	bic.w	r3, r3, #32
 8000470:	6053      	str	r3, [r2, #4]
    GPIOA->OSPEEDR &= ~GPIO_OSPEEDR_OSPEED5;
 8000472:	f04f 4390 	mov.w	r3, #1207959552	@ 0x48000000
 8000476:	689b      	ldr	r3, [r3, #8]
 8000478:	f04f 4290 	mov.w	r2, #1207959552	@ 0x48000000
 800047c:	f423 6340 	bic.w	r3, r3, #3072	@ 0xc00
 8000480:	6093      	str	r3, [r2, #8]


    uart_init();
 8000482:	f000 f96d 	bl	8000760 <uart_init>
    eeprom_init();
 8000486:	f7ff fedb 	bl	8000240 <eeprom_init>

    uart_println("Starting");
 800048a:	4820      	ldr	r0, [pc, #128]	@ (800050c <main+0xf4>)
 800048c:	f000 f9c0 	bl	8000810 <uart_println>
    // char send_array[STRING_SIZE];
    // char rec_array[STRING_SIZE];
    // 
    // uint16_t addr = 0x69;
// 
    uint8_t send_data = 31;
 8000490:	231f      	movs	r3, #31
 8000492:	71fb      	strb	r3, [r7, #7]
    // snprintf(send_array, STRING_SIZE, "Sending %hu to 0x%hx", send_data, addr);
    // eeprom_store_byte(send_data, addr);
    // uart_println(send_array);


    uint8_t rec_data = 0xff;
 8000494:	23ff      	movs	r3, #255	@ 0xff
 8000496:	71bb      	strb	r3, [r7, #6]
    // rec_data = eeprom_load_byte(addr);
    // snprintf(rec_array, STRING_SIZE, "Recieving %hu from 0x%hx", rec_data, addr);
    // uart_println(rec_array);

    int running = 1;
 8000498:	2301      	movs	r3, #1
 800049a:	60fb      	str	r3, [r7, #12]

    while (1) {
        for (size_t i=0; i<ARR_SIZE; i++) {
 800049c:	2300      	movs	r3, #0
 800049e:	60bb      	str	r3, [r7, #8]
 80004a0:	e025      	b.n	80004ee <main+0xd6>
            send_data = SEND_BYTES[i];
 80004a2:	4a1b      	ldr	r2, [pc, #108]	@ (8000510 <main+0xf8>)
 80004a4:	68bb      	ldr	r3, [r7, #8]
 80004a6:	4413      	add	r3, r2
 80004a8:	781b      	ldrb	r3, [r3, #0]
 80004aa:	71fb      	strb	r3, [r7, #7]
            eeprom_store_byte(send_data, ADDRS[i]);
 80004ac:	4a19      	ldr	r2, [pc, #100]	@ (8000514 <main+0xfc>)
 80004ae:	68bb      	ldr	r3, [r7, #8]
 80004b0:	f832 2013 	ldrh.w	r2, [r2, r3, lsl #1]
 80004b4:	79fb      	ldrb	r3, [r7, #7]
 80004b6:	4611      	mov	r1, r2
 80004b8:	4618      	mov	r0, r3
 80004ba:	f7ff fef5 	bl	80002a8 <eeprom_store_byte>
            rec_data = eeprom_load_byte(ADDRS[i]);
 80004be:	4a15      	ldr	r2, [pc, #84]	@ (8000514 <main+0xfc>)
 80004c0:	68bb      	ldr	r3, [r7, #8]
 80004c2:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80004c6:	4618      	mov	r0, r3
 80004c8:	f7ff ff58 	bl	800037c <eeprom_load_byte>
 80004cc:	4603      	mov	r3, r0
 80004ce:	71bb      	strb	r3, [r7, #6]

            if (send_data == rec_data) {
 80004d0:	79fa      	ldrb	r2, [r7, #7]
 80004d2:	79bb      	ldrb	r3, [r7, #6]
 80004d4:	429a      	cmp	r2, r3
 80004d6:	d104      	bne.n	80004e2 <main+0xca>
                GPIOA->BSRR = GPIO_BSRR_BS5;
 80004d8:	f04f 4390 	mov.w	r3, #1207959552	@ 0x48000000
 80004dc:	2220      	movs	r2, #32
 80004de:	619a      	str	r2, [r3, #24]
 80004e0:	e002      	b.n	80004e8 <main+0xd0>
            } else {
                running = 0;
 80004e2:	2300      	movs	r3, #0
 80004e4:	60fb      	str	r3, [r7, #12]
                break;
 80004e6:	e005      	b.n	80004f4 <main+0xdc>
        for (size_t i=0; i<ARR_SIZE; i++) {
 80004e8:	68bb      	ldr	r3, [r7, #8]
 80004ea:	3301      	adds	r3, #1
 80004ec:	60bb      	str	r3, [r7, #8]
 80004ee:	68bb      	ldr	r3, [r7, #8]
 80004f0:	2b63      	cmp	r3, #99	@ 0x63
 80004f2:	d9d6      	bls.n	80004a2 <main+0x8a>
            }
        }

        if (!running) {
 80004f4:	68fb      	ldr	r3, [r7, #12]
 80004f6:	2b00      	cmp	r3, #0
 80004f8:	d1d0      	bne.n	800049c <main+0x84>
            GPIOA->BRR = GPIO_BRR_BR5;
 80004fa:	f04f 4390 	mov.w	r3, #1207959552	@ 0x48000000
 80004fe:	2220      	movs	r2, #32
 8000500:	629a      	str	r2, [r3, #40]	@ 0x28
            while (1);
 8000502:	bf00      	nop
 8000504:	e7fd      	b.n	8000502 <main+0xea>
 8000506:	bf00      	nop
 8000508:	40021000 	.word	0x40021000
 800050c:	08001864 	.word	0x08001864
 8000510:	200000c8 	.word	0x200000c8
 8000514:	20000000 	.word	0x20000000

08000518 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000518:	b580      	push	{r7, lr}
 800051a:	b096      	sub	sp, #88	@ 0x58
 800051c:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800051e:	f107 0314 	add.w	r3, r7, #20
 8000522:	2244      	movs	r2, #68	@ 0x44
 8000524:	2100      	movs	r1, #0
 8000526:	4618      	mov	r0, r3
 8000528:	f001 f964 	bl	80017f4 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 800052c:	463b      	mov	r3, r7
 800052e:	2200      	movs	r2, #0
 8000530:	601a      	str	r2, [r3, #0]
 8000532:	605a      	str	r2, [r3, #4]
 8000534:	609a      	str	r2, [r3, #8]
 8000536:	60da      	str	r2, [r3, #12]
 8000538:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  if (HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1) != HAL_OK)
 800053a:	f44f 7000 	mov.w	r0, #512	@ 0x200
 800053e:	f000 fb3b 	bl	8000bb8 <HAL_PWREx_ControlVoltageScaling>
 8000542:	4603      	mov	r3, r0
 8000544:	2b00      	cmp	r3, #0
 8000546:	d001      	beq.n	800054c <SystemClock_Config+0x34>
  {
    Error_Handler();
 8000548:	f000 f838 	bl	80005bc <Error_Handler>
  }

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_MSI;
 800054c:	2310      	movs	r3, #16
 800054e:	617b      	str	r3, [r7, #20]
  RCC_OscInitStruct.MSIState = RCC_MSI_ON;
 8000550:	2301      	movs	r3, #1
 8000552:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_OscInitStruct.MSICalibrationValue = 0;
 8000554:	2300      	movs	r3, #0
 8000556:	633b      	str	r3, [r7, #48]	@ 0x30
  RCC_OscInitStruct.MSIClockRange = RCC_MSIRANGE_6;
 8000558:	2360      	movs	r3, #96	@ 0x60
 800055a:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 800055c:	2302      	movs	r3, #2
 800055e:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_MSI;
 8000560:	2301      	movs	r3, #1
 8000562:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLM = 1;
 8000564:	2301      	movs	r3, #1
 8000566:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLN = 24;
 8000568:	2318      	movs	r3, #24
 800056a:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV7;
 800056c:	2307      	movs	r3, #7
 800056e:	64fb      	str	r3, [r7, #76]	@ 0x4c
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 8000570:	2302      	movs	r3, #2
 8000572:	653b      	str	r3, [r7, #80]	@ 0x50
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 8000574:	2302      	movs	r3, #2
 8000576:	657b      	str	r3, [r7, #84]	@ 0x54
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000578:	f107 0314 	add.w	r3, r7, #20
 800057c:	4618      	mov	r0, r3
 800057e:	f000 fb71 	bl	8000c64 <HAL_RCC_OscConfig>
 8000582:	4603      	mov	r3, r0
 8000584:	2b00      	cmp	r3, #0
 8000586:	d001      	beq.n	800058c <SystemClock_Config+0x74>
  {
    Error_Handler();
 8000588:	f000 f818 	bl	80005bc <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800058c:	230f      	movs	r3, #15
 800058e:	603b      	str	r3, [r7, #0]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000590:	2303      	movs	r3, #3
 8000592:	607b      	str	r3, [r7, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000594:	2300      	movs	r3, #0
 8000596:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8000598:	2300      	movs	r3, #0
 800059a:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 800059c:	2300      	movs	r3, #0
 800059e:	613b      	str	r3, [r7, #16]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 80005a0:	463b      	mov	r3, r7
 80005a2:	2102      	movs	r1, #2
 80005a4:	4618      	mov	r0, r3
 80005a6:	f000 ff39 	bl	800141c <HAL_RCC_ClockConfig>
 80005aa:	4603      	mov	r3, r0
 80005ac:	2b00      	cmp	r3, #0
 80005ae:	d001      	beq.n	80005b4 <SystemClock_Config+0x9c>
  {
    Error_Handler();
 80005b0:	f000 f804 	bl	80005bc <Error_Handler>
  }
}
 80005b4:	bf00      	nop
 80005b6:	3758      	adds	r7, #88	@ 0x58
 80005b8:	46bd      	mov	sp, r7
 80005ba:	bd80      	pop	{r7, pc}

080005bc <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80005bc:	b480      	push	{r7}
 80005be:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80005c0:	b672      	cpsid	i
}
 80005c2:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80005c4:	bf00      	nop
 80005c6:	e7fd      	b.n	80005c4 <Error_Handler+0x8>

080005c8 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80005c8:	b480      	push	{r7}
 80005ca:	b083      	sub	sp, #12
 80005cc:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80005ce:	4b0f      	ldr	r3, [pc, #60]	@ (800060c <HAL_MspInit+0x44>)
 80005d0:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80005d2:	4a0e      	ldr	r2, [pc, #56]	@ (800060c <HAL_MspInit+0x44>)
 80005d4:	f043 0301 	orr.w	r3, r3, #1
 80005d8:	6613      	str	r3, [r2, #96]	@ 0x60
 80005da:	4b0c      	ldr	r3, [pc, #48]	@ (800060c <HAL_MspInit+0x44>)
 80005dc:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80005de:	f003 0301 	and.w	r3, r3, #1
 80005e2:	607b      	str	r3, [r7, #4]
 80005e4:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 80005e6:	4b09      	ldr	r3, [pc, #36]	@ (800060c <HAL_MspInit+0x44>)
 80005e8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80005ea:	4a08      	ldr	r2, [pc, #32]	@ (800060c <HAL_MspInit+0x44>)
 80005ec:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80005f0:	6593      	str	r3, [r2, #88]	@ 0x58
 80005f2:	4b06      	ldr	r3, [pc, #24]	@ (800060c <HAL_MspInit+0x44>)
 80005f4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80005f6:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80005fa:	603b      	str	r3, [r7, #0]
 80005fc:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80005fe:	bf00      	nop
 8000600:	370c      	adds	r7, #12
 8000602:	46bd      	mov	sp, r7
 8000604:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000608:	4770      	bx	lr
 800060a:	bf00      	nop
 800060c:	40021000 	.word	0x40021000

08000610 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000610:	b480      	push	{r7}
 8000612:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8000614:	bf00      	nop
 8000616:	e7fd      	b.n	8000614 <NMI_Handler+0x4>

08000618 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000618:	b480      	push	{r7}
 800061a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 800061c:	bf00      	nop
 800061e:	e7fd      	b.n	800061c <HardFault_Handler+0x4>

08000620 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000620:	b480      	push	{r7}
 8000622:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000624:	bf00      	nop
 8000626:	e7fd      	b.n	8000624 <MemManage_Handler+0x4>

08000628 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000628:	b480      	push	{r7}
 800062a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 800062c:	bf00      	nop
 800062e:	e7fd      	b.n	800062c <BusFault_Handler+0x4>

08000630 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000630:	b480      	push	{r7}
 8000632:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000634:	bf00      	nop
 8000636:	e7fd      	b.n	8000634 <UsageFault_Handler+0x4>

08000638 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8000638:	b480      	push	{r7}
 800063a:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 800063c:	bf00      	nop
 800063e:	46bd      	mov	sp, r7
 8000640:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000644:	4770      	bx	lr

08000646 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000646:	b480      	push	{r7}
 8000648:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 800064a:	bf00      	nop
 800064c:	46bd      	mov	sp, r7
 800064e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000652:	4770      	bx	lr

08000654 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8000654:	b480      	push	{r7}
 8000656:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8000658:	bf00      	nop
 800065a:	46bd      	mov	sp, r7
 800065c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000660:	4770      	bx	lr

08000662 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000662:	b580      	push	{r7, lr}
 8000664:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000666:	f000 f993 	bl	8000990 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 800066a:	bf00      	nop
 800066c:	bd80      	pop	{r7, pc}
	...

08000670 <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @retval None
  */

void SystemInit(void)
{
 8000670:	b480      	push	{r7}
 8000672:	af00      	add	r7, sp, #0
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET;
#endif

  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 20U)|(3UL << 22U));  /* set CP10 and CP11 Full Access */
 8000674:	4b06      	ldr	r3, [pc, #24]	@ (8000690 <SystemInit+0x20>)
 8000676:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800067a:	4a05      	ldr	r2, [pc, #20]	@ (8000690 <SystemInit+0x20>)
 800067c:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8000680:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
#endif
}
 8000684:	bf00      	nop
 8000686:	46bd      	mov	sp, r7
 8000688:	f85d 7b04 	ldr.w	r7, [sp], #4
 800068c:	4770      	bx	lr
 800068e:	bf00      	nop
 8000690:	e000ed00 	.word	0xe000ed00

08000694 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000694:	b480      	push	{r7}
 8000696:	b083      	sub	sp, #12
 8000698:	af00      	add	r7, sp, #0
 800069a:	4603      	mov	r3, r0
 800069c:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800069e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80006a2:	2b00      	cmp	r3, #0
 80006a4:	db0b      	blt.n	80006be <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80006a6:	79fb      	ldrb	r3, [r7, #7]
 80006a8:	f003 021f 	and.w	r2, r3, #31
 80006ac:	4907      	ldr	r1, [pc, #28]	@ (80006cc <__NVIC_EnableIRQ+0x38>)
 80006ae:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80006b2:	095b      	lsrs	r3, r3, #5
 80006b4:	2001      	movs	r0, #1
 80006b6:	fa00 f202 	lsl.w	r2, r0, r2
 80006ba:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 80006be:	bf00      	nop
 80006c0:	370c      	adds	r7, #12
 80006c2:	46bd      	mov	sp, r7
 80006c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80006c8:	4770      	bx	lr
 80006ca:	bf00      	nop
 80006cc:	e000e100 	.word	0xe000e100

080006d0 <uart_pin_init>:

static volatile int flag;
static volatile char value;

// configure the USART pins
void uart_pin_init(void) {
 80006d0:	b480      	push	{r7}
 80006d2:	af00      	add	r7, sp, #0
    RCC->AHB2ENR |= RCC_AHB2ENR_GPIOAEN;
 80006d4:	4b21      	ldr	r3, [pc, #132]	@ (800075c <uart_pin_init+0x8c>)
 80006d6:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80006d8:	4a20      	ldr	r2, [pc, #128]	@ (800075c <uart_pin_init+0x8c>)
 80006da:	f043 0301 	orr.w	r3, r3, #1
 80006de:	64d3      	str	r3, [r2, #76]	@ 0x4c

    USART_PORT->AFR[0] &= ~(GPIO_AFRL_AFSEL2 | GPIO_AFRL_AFSEL3);
 80006e0:	f04f 4390 	mov.w	r3, #1207959552	@ 0x48000000
 80006e4:	6a1b      	ldr	r3, [r3, #32]
 80006e6:	f04f 4290 	mov.w	r2, #1207959552	@ 0x48000000
 80006ea:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 80006ee:	6213      	str	r3, [r2, #32]
    USART_PORT->AFR[0] |= (USART_AF << GPIO_AFRL_AFSEL2_Pos | USART_AF << GPIO_AFRL_AFSEL3_Pos);
 80006f0:	f04f 4390 	mov.w	r3, #1207959552	@ 0x48000000
 80006f4:	6a1b      	ldr	r3, [r3, #32]
 80006f6:	f04f 4290 	mov.w	r2, #1207959552	@ 0x48000000
 80006fa:	f443 43ee 	orr.w	r3, r3, #30464	@ 0x7700
 80006fe:	6213      	str	r3, [r2, #32]

    USART_PORT->MODER &= ~(GPIO_MODER_MODE2 | GPIO_MODER_MODE3);
 8000700:	f04f 4390 	mov.w	r3, #1207959552	@ 0x48000000
 8000704:	681b      	ldr	r3, [r3, #0]
 8000706:	f04f 4290 	mov.w	r2, #1207959552	@ 0x48000000
 800070a:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 800070e:	6013      	str	r3, [r2, #0]
    USART_PORT->MODER |= (GPIO_MODER_MODE2_1 | GPIO_MODER_MODE3_1);
 8000710:	f04f 4390 	mov.w	r3, #1207959552	@ 0x48000000
 8000714:	681b      	ldr	r3, [r3, #0]
 8000716:	f04f 4290 	mov.w	r2, #1207959552	@ 0x48000000
 800071a:	f043 03a0 	orr.w	r3, r3, #160	@ 0xa0
 800071e:	6013      	str	r3, [r2, #0]
    USART_PORT->OSPEEDR |= (GPIO_OSPEEDR_OSPEED2 | GPIO_OSPEEDR_OSPEED3);
 8000720:	f04f 4390 	mov.w	r3, #1207959552	@ 0x48000000
 8000724:	689b      	ldr	r3, [r3, #8]
 8000726:	f04f 4290 	mov.w	r2, #1207959552	@ 0x48000000
 800072a:	f043 03f0 	orr.w	r3, r3, #240	@ 0xf0
 800072e:	6093      	str	r3, [r2, #8]
    USART_PORT->PUPDR &= ~(GPIO_PUPDR_PUPD2 | GPIO_PUPDR_PUPD3);
 8000730:	f04f 4390 	mov.w	r3, #1207959552	@ 0x48000000
 8000734:	68db      	ldr	r3, [r3, #12]
 8000736:	f04f 4290 	mov.w	r2, #1207959552	@ 0x48000000
 800073a:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 800073e:	60d3      	str	r3, [r2, #12]
    USART_PORT->OTYPER &= ~(GPIO_OTYPER_OT2 | GPIO_OTYPER_OT3);
 8000740:	f04f 4390 	mov.w	r3, #1207959552	@ 0x48000000
 8000744:	685b      	ldr	r3, [r3, #4]
 8000746:	f04f 4290 	mov.w	r2, #1207959552	@ 0x48000000
 800074a:	f023 030c 	bic.w	r3, r3, #12
 800074e:	6053      	str	r3, [r2, #4]
    return;
 8000750:	bf00      	nop
}
 8000752:	46bd      	mov	sp, r7
 8000754:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000758:	4770      	bx	lr
 800075a:	bf00      	nop
 800075c:	40021000 	.word	0x40021000

08000760 <uart_init>:

// configure the USART peripheral
void uart_init(void) {
 8000760:	b580      	push	{r7, lr}
 8000762:	af00      	add	r7, sp, #0
    uart_pin_init();
 8000764:	f7ff ffb4 	bl	80006d0 <uart_pin_init>

    RCC->APB1ENR1 |= RCC_APB1ENR1_USART2EN;
 8000768:	4b0f      	ldr	r3, [pc, #60]	@ (80007a8 <uart_init+0x48>)
 800076a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800076c:	4a0e      	ldr	r2, [pc, #56]	@ (80007a8 <uart_init+0x48>)
 800076e:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8000772:	6593      	str	r3, [r2, #88]	@ 0x58
    // 8-bit data, oversampling by 16, 1 stop bit, no parity bit, rx interrupt enabled
    USART2->CR1 = (USART_CR1_TE | USART_CR1_RE | USART_CR1_RXNEIE); // might not need rx intr
 8000774:	4b0d      	ldr	r3, [pc, #52]	@ (80007ac <uart_init+0x4c>)
 8000776:	222c      	movs	r2, #44	@ 0x2c
 8000778:	601a      	str	r2, [r3, #0]
    USART2->BRR = USART_BRR;        // set baud rate
 800077a:	4b0c      	ldr	r3, [pc, #48]	@ (80007ac <uart_init+0x4c>)
 800077c:	f44f 72d0 	mov.w	r2, #416	@ 0x1a0
 8000780:	60da      	str	r2, [r3, #12]

    NVIC_EnableIRQ(USART2_IRQn);
 8000782:	2026      	movs	r0, #38	@ 0x26
 8000784:	f7ff ff86 	bl	8000694 <__NVIC_EnableIRQ>
  __ASM volatile ("cpsie i" : : : "memory");
 8000788:	b662      	cpsie	i
}
 800078a:	bf00      	nop
    __enable_irq();

    USART2->CR1 |= USART_CR1_UE;   // enable USART2
 800078c:	4b07      	ldr	r3, [pc, #28]	@ (80007ac <uart_init+0x4c>)
 800078e:	681b      	ldr	r3, [r3, #0]
 8000790:	4a06      	ldr	r2, [pc, #24]	@ (80007ac <uart_init+0x4c>)
 8000792:	f043 0301 	orr.w	r3, r3, #1
 8000796:	6013      	str	r3, [r2, #0]

    uart_clear_screen();
 8000798:	f000 f858 	bl	800084c <uart_clear_screen>
    uart_send_escape("[?25l"); // hide cursor
 800079c:	4804      	ldr	r0, [pc, #16]	@ (80007b0 <uart_init+0x50>)
 800079e:	f000 f847 	bl	8000830 <uart_send_escape>
    return;
 80007a2:	bf00      	nop
}
 80007a4:	bd80      	pop	{r7, pc}
 80007a6:	bf00      	nop
 80007a8:	40021000 	.word	0x40021000
 80007ac:	40004400 	.word	0x40004400
 80007b0:	08001870 	.word	0x08001870

080007b4 <uart_send_char>:

void uart_send_char(char c) {
 80007b4:	b480      	push	{r7}
 80007b6:	b083      	sub	sp, #12
 80007b8:	af00      	add	r7, sp, #0
 80007ba:	4603      	mov	r3, r0
 80007bc:	71fb      	strb	r3, [r7, #7]
    while (!(USART2->ISR & USART_ISR_TXE));
 80007be:	bf00      	nop
 80007c0:	4b07      	ldr	r3, [pc, #28]	@ (80007e0 <uart_send_char+0x2c>)
 80007c2:	69db      	ldr	r3, [r3, #28]
 80007c4:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80007c8:	2b00      	cmp	r3, #0
 80007ca:	d0f9      	beq.n	80007c0 <uart_send_char+0xc>
    USART2->TDR = c;
 80007cc:	4b04      	ldr	r3, [pc, #16]	@ (80007e0 <uart_send_char+0x2c>)
 80007ce:	79fa      	ldrb	r2, [r7, #7]
 80007d0:	b292      	uxth	r2, r2
 80007d2:	851a      	strh	r2, [r3, #40]	@ 0x28

    return;
 80007d4:	bf00      	nop
}
 80007d6:	370c      	adds	r7, #12
 80007d8:	46bd      	mov	sp, r7
 80007da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80007de:	4770      	bx	lr
 80007e0:	40004400 	.word	0x40004400

080007e4 <uart_send_string>:

void uart_send_string(const char* str) {
 80007e4:	b580      	push	{r7, lr}
 80007e6:	b082      	sub	sp, #8
 80007e8:	af00      	add	r7, sp, #0
 80007ea:	6078      	str	r0, [r7, #4]
    while (*str != '\0') {
 80007ec:	e007      	b.n	80007fe <uart_send_string+0x1a>
        uart_send_char(*str);
 80007ee:	687b      	ldr	r3, [r7, #4]
 80007f0:	781b      	ldrb	r3, [r3, #0]
 80007f2:	4618      	mov	r0, r3
 80007f4:	f7ff ffde 	bl	80007b4 <uart_send_char>
        str++;
 80007f8:	687b      	ldr	r3, [r7, #4]
 80007fa:	3301      	adds	r3, #1
 80007fc:	607b      	str	r3, [r7, #4]
    while (*str != '\0') {
 80007fe:	687b      	ldr	r3, [r7, #4]
 8000800:	781b      	ldrb	r3, [r3, #0]
 8000802:	2b00      	cmp	r3, #0
 8000804:	d1f3      	bne.n	80007ee <uart_send_string+0xa>
    }

    return;
 8000806:	bf00      	nop
}
 8000808:	3708      	adds	r7, #8
 800080a:	46bd      	mov	sp, r7
 800080c:	bd80      	pop	{r7, pc}
	...

08000810 <uart_println>:

void uart_println(const char* str) {
 8000810:	b580      	push	{r7, lr}
 8000812:	b082      	sub	sp, #8
 8000814:	af00      	add	r7, sp, #0
 8000816:	6078      	str	r0, [r7, #4]
    uart_send_string(str);
 8000818:	6878      	ldr	r0, [r7, #4]
 800081a:	f7ff ffe3 	bl	80007e4 <uart_send_string>
    uart_send_escape("[1E");
 800081e:	4803      	ldr	r0, [pc, #12]	@ (800082c <uart_println+0x1c>)
 8000820:	f000 f806 	bl	8000830 <uart_send_escape>

    return;
 8000824:	bf00      	nop
}
 8000826:	3708      	adds	r7, #8
 8000828:	46bd      	mov	sp, r7
 800082a:	bd80      	pop	{r7, pc}
 800082c:	08001878 	.word	0x08001878

08000830 <uart_send_escape>:

void uart_send_escape(const char* str) {
 8000830:	b580      	push	{r7, lr}
 8000832:	b082      	sub	sp, #8
 8000834:	af00      	add	r7, sp, #0
 8000836:	6078      	str	r0, [r7, #4]
    uart_send_char(ESC_CHAR);
 8000838:	201b      	movs	r0, #27
 800083a:	f7ff ffbb 	bl	80007b4 <uart_send_char>
    uart_send_string(str);
 800083e:	6878      	ldr	r0, [r7, #4]
 8000840:	f7ff ffd0 	bl	80007e4 <uart_send_string>

    return;
 8000844:	bf00      	nop
}
 8000846:	3708      	adds	r7, #8
 8000848:	46bd      	mov	sp, r7
 800084a:	bd80      	pop	{r7, pc}

0800084c <uart_clear_screen>:


void uart_clear_screen(void) {
 800084c:	b580      	push	{r7, lr}
 800084e:	af00      	add	r7, sp, #0
    uart_send_escape("[2J");
 8000850:	4803      	ldr	r0, [pc, #12]	@ (8000860 <uart_clear_screen+0x14>)
 8000852:	f7ff ffed 	bl	8000830 <uart_send_escape>
    uart_send_escape("[H");
 8000856:	4803      	ldr	r0, [pc, #12]	@ (8000864 <uart_clear_screen+0x18>)
 8000858:	f7ff ffea 	bl	8000830 <uart_send_escape>

    return;
 800085c:	bf00      	nop
}
 800085e:	bd80      	pop	{r7, pc}
 8000860:	0800187c 	.word	0x0800187c
 8000864:	08001880 	.word	0x08001880

08000868 <USART2_IRQHandler>:

void USART2_IRQHandler(void) {
 8000868:	b480      	push	{r7}
 800086a:	af00      	add	r7, sp, #0
    value = USART2->RDR;
 800086c:	4b06      	ldr	r3, [pc, #24]	@ (8000888 <USART2_IRQHandler+0x20>)
 800086e:	8c9b      	ldrh	r3, [r3, #36]	@ 0x24
 8000870:	b29b      	uxth	r3, r3
 8000872:	b2da      	uxtb	r2, r3
 8000874:	4b05      	ldr	r3, [pc, #20]	@ (800088c <USART2_IRQHandler+0x24>)
 8000876:	701a      	strb	r2, [r3, #0]
    flag = 1;
 8000878:	4b05      	ldr	r3, [pc, #20]	@ (8000890 <USART2_IRQHandler+0x28>)
 800087a:	2201      	movs	r2, #1
 800087c:	601a      	str	r2, [r3, #0]
    return;
 800087e:	bf00      	nop
}
 8000880:	46bd      	mov	sp, r7
 8000882:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000886:	4770      	bx	lr
 8000888:	40004400 	.word	0x40004400
 800088c:	20000158 	.word	0x20000158
 8000890:	20000154 	.word	0x20000154

08000894 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Set stack pointer */
 8000894:	f8df d034 	ldr.w	sp, [pc, #52]	@ 80008cc <LoopForever+0x2>

/* Call the clock system initialization function.*/
    bl  SystemInit
 8000898:	f7ff feea 	bl	8000670 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 800089c:	480c      	ldr	r0, [pc, #48]	@ (80008d0 <LoopForever+0x6>)
  ldr r1, =_edata
 800089e:	490d      	ldr	r1, [pc, #52]	@ (80008d4 <LoopForever+0xa>)
  ldr r2, =_sidata
 80008a0:	4a0d      	ldr	r2, [pc, #52]	@ (80008d8 <LoopForever+0xe>)
  movs r3, #0
 80008a2:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80008a4:	e002      	b.n	80008ac <LoopCopyDataInit>

080008a6 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80008a6:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80008a8:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80008aa:	3304      	adds	r3, #4

080008ac <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80008ac:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80008ae:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80008b0:	d3f9      	bcc.n	80008a6 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80008b2:	4a0a      	ldr	r2, [pc, #40]	@ (80008dc <LoopForever+0x12>)
  ldr r4, =_ebss
 80008b4:	4c0a      	ldr	r4, [pc, #40]	@ (80008e0 <LoopForever+0x16>)
  movs r3, #0
 80008b6:	2300      	movs	r3, #0
  b LoopFillZerobss
 80008b8:	e001      	b.n	80008be <LoopFillZerobss>

080008ba <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80008ba:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80008bc:	3204      	adds	r2, #4

080008be <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80008be:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80008c0:	d3fb      	bcc.n	80008ba <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 80008c2:	f000 ff9f 	bl	8001804 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 80008c6:	f7ff fda7 	bl	8000418 <main>

080008ca <LoopForever>:

LoopForever:
    b LoopForever
 80008ca:	e7fe      	b.n	80008ca <LoopForever>
  ldr   sp, =_estack    /* Set stack pointer */
 80008cc:	20018000 	.word	0x20018000
  ldr r0, =_sdata
 80008d0:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80008d4:	20000138 	.word	0x20000138
  ldr r2, =_sidata
 80008d8:	080018cc 	.word	0x080018cc
  ldr r2, =_sbss
 80008dc:	20000138 	.word	0x20000138
  ldr r4, =_ebss
 80008e0:	20000160 	.word	0x20000160

080008e4 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 80008e4:	e7fe      	b.n	80008e4 <ADC1_2_IRQHandler>

080008e6 <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80008e6:	b580      	push	{r7, lr}
 80008e8:	b082      	sub	sp, #8
 80008ea:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 80008ec:	2300      	movs	r3, #0
 80008ee:	71fb      	strb	r3, [r7, #7]
#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80008f0:	2003      	movs	r0, #3
 80008f2:	f000 f91f 	bl	8000b34 <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 80008f6:	200f      	movs	r0, #15
 80008f8:	f000 f80e 	bl	8000918 <HAL_InitTick>
 80008fc:	4603      	mov	r3, r0
 80008fe:	2b00      	cmp	r3, #0
 8000900:	d002      	beq.n	8000908 <HAL_Init+0x22>
  {
    status = HAL_ERROR;
 8000902:	2301      	movs	r3, #1
 8000904:	71fb      	strb	r3, [r7, #7]
 8000906:	e001      	b.n	800090c <HAL_Init+0x26>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 8000908:	f7ff fe5e 	bl	80005c8 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 800090c:	79fb      	ldrb	r3, [r7, #7]
}
 800090e:	4618      	mov	r0, r3
 8000910:	3708      	adds	r7, #8
 8000912:	46bd      	mov	sp, r7
 8000914:	bd80      	pop	{r7, pc}
	...

08000918 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority  Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000918:	b580      	push	{r7, lr}
 800091a:	b084      	sub	sp, #16
 800091c:	af00      	add	r7, sp, #0
 800091e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 8000920:	2300      	movs	r3, #0
 8000922:	73fb      	strb	r3, [r7, #15]

  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that doesn't take the value zero)*/
  if ((uint32_t)uwTickFreq != 0U)
 8000924:	4b17      	ldr	r3, [pc, #92]	@ (8000984 <HAL_InitTick+0x6c>)
 8000926:	781b      	ldrb	r3, [r3, #0]
 8000928:	2b00      	cmp	r3, #0
 800092a:	d023      	beq.n	8000974 <HAL_InitTick+0x5c>
  {
    /*Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / (uint32_t)uwTickFreq)) == 0U)
 800092c:	4b16      	ldr	r3, [pc, #88]	@ (8000988 <HAL_InitTick+0x70>)
 800092e:	681a      	ldr	r2, [r3, #0]
 8000930:	4b14      	ldr	r3, [pc, #80]	@ (8000984 <HAL_InitTick+0x6c>)
 8000932:	781b      	ldrb	r3, [r3, #0]
 8000934:	4619      	mov	r1, r3
 8000936:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 800093a:	fbb3 f3f1 	udiv	r3, r3, r1
 800093e:	fbb2 f3f3 	udiv	r3, r2, r3
 8000942:	4618      	mov	r0, r3
 8000944:	f000 f91d 	bl	8000b82 <HAL_SYSTICK_Config>
 8000948:	4603      	mov	r3, r0
 800094a:	2b00      	cmp	r3, #0
 800094c:	d10f      	bne.n	800096e <HAL_InitTick+0x56>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800094e:	687b      	ldr	r3, [r7, #4]
 8000950:	2b0f      	cmp	r3, #15
 8000952:	d809      	bhi.n	8000968 <HAL_InitTick+0x50>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8000954:	2200      	movs	r2, #0
 8000956:	6879      	ldr	r1, [r7, #4]
 8000958:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800095c:	f000 f8f5 	bl	8000b4a <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8000960:	4a0a      	ldr	r2, [pc, #40]	@ (800098c <HAL_InitTick+0x74>)
 8000962:	687b      	ldr	r3, [r7, #4]
 8000964:	6013      	str	r3, [r2, #0]
 8000966:	e007      	b.n	8000978 <HAL_InitTick+0x60>
      }
      else
      {
        status = HAL_ERROR;
 8000968:	2301      	movs	r3, #1
 800096a:	73fb      	strb	r3, [r7, #15]
 800096c:	e004      	b.n	8000978 <HAL_InitTick+0x60>
      }
    }
    else
    {
      status = HAL_ERROR;
 800096e:	2301      	movs	r3, #1
 8000970:	73fb      	strb	r3, [r7, #15]
 8000972:	e001      	b.n	8000978 <HAL_InitTick+0x60>
    }
  }
  else
  {
    status = HAL_ERROR;
 8000974:	2301      	movs	r3, #1
 8000976:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 8000978:	7bfb      	ldrb	r3, [r7, #15]
}
 800097a:	4618      	mov	r0, r3
 800097c:	3710      	adds	r7, #16
 800097e:	46bd      	mov	sp, r7
 8000980:	bd80      	pop	{r7, pc}
 8000982:	bf00      	nop
 8000984:	20000134 	.word	0x20000134
 8000988:	2000012c 	.word	0x2000012c
 800098c:	20000130 	.word	0x20000130

08000990 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000990:	b480      	push	{r7}
 8000992:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 8000994:	4b06      	ldr	r3, [pc, #24]	@ (80009b0 <HAL_IncTick+0x20>)
 8000996:	781b      	ldrb	r3, [r3, #0]
 8000998:	461a      	mov	r2, r3
 800099a:	4b06      	ldr	r3, [pc, #24]	@ (80009b4 <HAL_IncTick+0x24>)
 800099c:	681b      	ldr	r3, [r3, #0]
 800099e:	4413      	add	r3, r2
 80009a0:	4a04      	ldr	r2, [pc, #16]	@ (80009b4 <HAL_IncTick+0x24>)
 80009a2:	6013      	str	r3, [r2, #0]
}
 80009a4:	bf00      	nop
 80009a6:	46bd      	mov	sp, r7
 80009a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80009ac:	4770      	bx	lr
 80009ae:	bf00      	nop
 80009b0:	20000134 	.word	0x20000134
 80009b4:	2000015c 	.word	0x2000015c

080009b8 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80009b8:	b480      	push	{r7}
 80009ba:	af00      	add	r7, sp, #0
  return uwTick;
 80009bc:	4b03      	ldr	r3, [pc, #12]	@ (80009cc <HAL_GetTick+0x14>)
 80009be:	681b      	ldr	r3, [r3, #0]
}
 80009c0:	4618      	mov	r0, r3
 80009c2:	46bd      	mov	sp, r7
 80009c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80009c8:	4770      	bx	lr
 80009ca:	bf00      	nop
 80009cc:	2000015c 	.word	0x2000015c

080009d0 <__NVIC_SetPriorityGrouping>:
{
 80009d0:	b480      	push	{r7}
 80009d2:	b085      	sub	sp, #20
 80009d4:	af00      	add	r7, sp, #0
 80009d6:	6078      	str	r0, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80009d8:	687b      	ldr	r3, [r7, #4]
 80009da:	f003 0307 	and.w	r3, r3, #7
 80009de:	60fb      	str	r3, [r7, #12]
  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80009e0:	4b0c      	ldr	r3, [pc, #48]	@ (8000a14 <__NVIC_SetPriorityGrouping+0x44>)
 80009e2:	68db      	ldr	r3, [r3, #12]
 80009e4:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80009e6:	68ba      	ldr	r2, [r7, #8]
 80009e8:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 80009ec:	4013      	ands	r3, r2
 80009ee:	60bb      	str	r3, [r7, #8]
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80009f0:	68fb      	ldr	r3, [r7, #12]
 80009f2:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80009f4:	68bb      	ldr	r3, [r7, #8]
 80009f6:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80009f8:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 80009fc:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8000a00:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8000a02:	4a04      	ldr	r2, [pc, #16]	@ (8000a14 <__NVIC_SetPriorityGrouping+0x44>)
 8000a04:	68bb      	ldr	r3, [r7, #8]
 8000a06:	60d3      	str	r3, [r2, #12]
}
 8000a08:	bf00      	nop
 8000a0a:	3714      	adds	r7, #20
 8000a0c:	46bd      	mov	sp, r7
 8000a0e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a12:	4770      	bx	lr
 8000a14:	e000ed00 	.word	0xe000ed00

08000a18 <__NVIC_GetPriorityGrouping>:
{
 8000a18:	b480      	push	{r7}
 8000a1a:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8000a1c:	4b04      	ldr	r3, [pc, #16]	@ (8000a30 <__NVIC_GetPriorityGrouping+0x18>)
 8000a1e:	68db      	ldr	r3, [r3, #12]
 8000a20:	0a1b      	lsrs	r3, r3, #8
 8000a22:	f003 0307 	and.w	r3, r3, #7
}
 8000a26:	4618      	mov	r0, r3
 8000a28:	46bd      	mov	sp, r7
 8000a2a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a2e:	4770      	bx	lr
 8000a30:	e000ed00 	.word	0xe000ed00

08000a34 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8000a34:	b480      	push	{r7}
 8000a36:	b083      	sub	sp, #12
 8000a38:	af00      	add	r7, sp, #0
 8000a3a:	4603      	mov	r3, r0
 8000a3c:	6039      	str	r1, [r7, #0]
 8000a3e:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000a40:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000a44:	2b00      	cmp	r3, #0
 8000a46:	db0a      	blt.n	8000a5e <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000a48:	683b      	ldr	r3, [r7, #0]
 8000a4a:	b2da      	uxtb	r2, r3
 8000a4c:	490c      	ldr	r1, [pc, #48]	@ (8000a80 <__NVIC_SetPriority+0x4c>)
 8000a4e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000a52:	0112      	lsls	r2, r2, #4
 8000a54:	b2d2      	uxtb	r2, r2
 8000a56:	440b      	add	r3, r1
 8000a58:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8000a5c:	e00a      	b.n	8000a74 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000a5e:	683b      	ldr	r3, [r7, #0]
 8000a60:	b2da      	uxtb	r2, r3
 8000a62:	4908      	ldr	r1, [pc, #32]	@ (8000a84 <__NVIC_SetPriority+0x50>)
 8000a64:	79fb      	ldrb	r3, [r7, #7]
 8000a66:	f003 030f 	and.w	r3, r3, #15
 8000a6a:	3b04      	subs	r3, #4
 8000a6c:	0112      	lsls	r2, r2, #4
 8000a6e:	b2d2      	uxtb	r2, r2
 8000a70:	440b      	add	r3, r1
 8000a72:	761a      	strb	r2, [r3, #24]
}
 8000a74:	bf00      	nop
 8000a76:	370c      	adds	r7, #12
 8000a78:	46bd      	mov	sp, r7
 8000a7a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a7e:	4770      	bx	lr
 8000a80:	e000e100 	.word	0xe000e100
 8000a84:	e000ed00 	.word	0xe000ed00

08000a88 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000a88:	b480      	push	{r7}
 8000a8a:	b089      	sub	sp, #36	@ 0x24
 8000a8c:	af00      	add	r7, sp, #0
 8000a8e:	60f8      	str	r0, [r7, #12]
 8000a90:	60b9      	str	r1, [r7, #8]
 8000a92:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8000a94:	68fb      	ldr	r3, [r7, #12]
 8000a96:	f003 0307 	and.w	r3, r3, #7
 8000a9a:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8000a9c:	69fb      	ldr	r3, [r7, #28]
 8000a9e:	f1c3 0307 	rsb	r3, r3, #7
 8000aa2:	2b04      	cmp	r3, #4
 8000aa4:	bf28      	it	cs
 8000aa6:	2304      	movcs	r3, #4
 8000aa8:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000aaa:	69fb      	ldr	r3, [r7, #28]
 8000aac:	3304      	adds	r3, #4
 8000aae:	2b06      	cmp	r3, #6
 8000ab0:	d902      	bls.n	8000ab8 <NVIC_EncodePriority+0x30>
 8000ab2:	69fb      	ldr	r3, [r7, #28]
 8000ab4:	3b03      	subs	r3, #3
 8000ab6:	e000      	b.n	8000aba <NVIC_EncodePriority+0x32>
 8000ab8:	2300      	movs	r3, #0
 8000aba:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000abc:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8000ac0:	69bb      	ldr	r3, [r7, #24]
 8000ac2:	fa02 f303 	lsl.w	r3, r2, r3
 8000ac6:	43da      	mvns	r2, r3
 8000ac8:	68bb      	ldr	r3, [r7, #8]
 8000aca:	401a      	ands	r2, r3
 8000acc:	697b      	ldr	r3, [r7, #20]
 8000ace:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8000ad0:	f04f 31ff 	mov.w	r1, #4294967295	@ 0xffffffff
 8000ad4:	697b      	ldr	r3, [r7, #20]
 8000ad6:	fa01 f303 	lsl.w	r3, r1, r3
 8000ada:	43d9      	mvns	r1, r3
 8000adc:	687b      	ldr	r3, [r7, #4]
 8000ade:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000ae0:	4313      	orrs	r3, r2
         );
}
 8000ae2:	4618      	mov	r0, r3
 8000ae4:	3724      	adds	r7, #36	@ 0x24
 8000ae6:	46bd      	mov	sp, r7
 8000ae8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000aec:	4770      	bx	lr
	...

08000af0 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8000af0:	b580      	push	{r7, lr}
 8000af2:	b082      	sub	sp, #8
 8000af4:	af00      	add	r7, sp, #0
 8000af6:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8000af8:	687b      	ldr	r3, [r7, #4]
 8000afa:	3b01      	subs	r3, #1
 8000afc:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8000b00:	d301      	bcc.n	8000b06 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8000b02:	2301      	movs	r3, #1
 8000b04:	e00f      	b.n	8000b26 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8000b06:	4a0a      	ldr	r2, [pc, #40]	@ (8000b30 <SysTick_Config+0x40>)
 8000b08:	687b      	ldr	r3, [r7, #4]
 8000b0a:	3b01      	subs	r3, #1
 8000b0c:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8000b0e:	210f      	movs	r1, #15
 8000b10:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8000b14:	f7ff ff8e 	bl	8000a34 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8000b18:	4b05      	ldr	r3, [pc, #20]	@ (8000b30 <SysTick_Config+0x40>)
 8000b1a:	2200      	movs	r2, #0
 8000b1c:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8000b1e:	4b04      	ldr	r3, [pc, #16]	@ (8000b30 <SysTick_Config+0x40>)
 8000b20:	2207      	movs	r2, #7
 8000b22:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8000b24:	2300      	movs	r3, #0
}
 8000b26:	4618      	mov	r0, r3
 8000b28:	3708      	adds	r7, #8
 8000b2a:	46bd      	mov	sp, r7
 8000b2c:	bd80      	pop	{r7, pc}
 8000b2e:	bf00      	nop
 8000b30:	e000e010 	.word	0xe000e010

08000b34 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000b34:	b580      	push	{r7, lr}
 8000b36:	b082      	sub	sp, #8
 8000b38:	af00      	add	r7, sp, #0
 8000b3a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8000b3c:	6878      	ldr	r0, [r7, #4]
 8000b3e:	f7ff ff47 	bl	80009d0 <__NVIC_SetPriorityGrouping>
}
 8000b42:	bf00      	nop
 8000b44:	3708      	adds	r7, #8
 8000b46:	46bd      	mov	sp, r7
 8000b48:	bd80      	pop	{r7, pc}

08000b4a <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000b4a:	b580      	push	{r7, lr}
 8000b4c:	b086      	sub	sp, #24
 8000b4e:	af00      	add	r7, sp, #0
 8000b50:	4603      	mov	r3, r0
 8000b52:	60b9      	str	r1, [r7, #8]
 8000b54:	607a      	str	r2, [r7, #4]
 8000b56:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 8000b58:	2300      	movs	r3, #0
 8000b5a:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8000b5c:	f7ff ff5c 	bl	8000a18 <__NVIC_GetPriorityGrouping>
 8000b60:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8000b62:	687a      	ldr	r2, [r7, #4]
 8000b64:	68b9      	ldr	r1, [r7, #8]
 8000b66:	6978      	ldr	r0, [r7, #20]
 8000b68:	f7ff ff8e 	bl	8000a88 <NVIC_EncodePriority>
 8000b6c:	4602      	mov	r2, r0
 8000b6e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8000b72:	4611      	mov	r1, r2
 8000b74:	4618      	mov	r0, r3
 8000b76:	f7ff ff5d 	bl	8000a34 <__NVIC_SetPriority>
}
 8000b7a:	bf00      	nop
 8000b7c:	3718      	adds	r7, #24
 8000b7e:	46bd      	mov	sp, r7
 8000b80:	bd80      	pop	{r7, pc}

08000b82 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8000b82:	b580      	push	{r7, lr}
 8000b84:	b082      	sub	sp, #8
 8000b86:	af00      	add	r7, sp, #0
 8000b88:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8000b8a:	6878      	ldr	r0, [r7, #4]
 8000b8c:	f7ff ffb0 	bl	8000af0 <SysTick_Config>
 8000b90:	4603      	mov	r3, r0
}
 8000b92:	4618      	mov	r0, r3
 8000b94:	3708      	adds	r7, #8
 8000b96:	46bd      	mov	sp, r7
 8000b98:	bd80      	pop	{r7, pc}
	...

08000b9c <HAL_PWREx_GetVoltageRange>:
  * @brief Return Voltage Scaling Range.
  * @retval VOS bit field (PWR_REGULATOR_VOLTAGE_SCALE1 or PWR_REGULATOR_VOLTAGE_SCALE2
  *         or PWR_REGULATOR_VOLTAGE_SCALE1_BOOST when applicable)
  */
uint32_t HAL_PWREx_GetVoltageRange(void)
{
 8000b9c:	b480      	push	{r7}
 8000b9e:	af00      	add	r7, sp, #0
    else
    {
      return PWR_REGULATOR_VOLTAGE_SCALE1_BOOST;
    }
#else
  return  (PWR->CR1 & PWR_CR1_VOS);
 8000ba0:	4b04      	ldr	r3, [pc, #16]	@ (8000bb4 <HAL_PWREx_GetVoltageRange+0x18>)
 8000ba2:	681b      	ldr	r3, [r3, #0]
 8000ba4:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
#endif
}
 8000ba8:	4618      	mov	r0, r3
 8000baa:	46bd      	mov	sp, r7
 8000bac:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000bb0:	4770      	bx	lr
 8000bb2:	bf00      	nop
 8000bb4:	40007000 	.word	0x40007000

08000bb8 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 8000bb8:	b480      	push	{r7}
 8000bba:	b085      	sub	sp, #20
 8000bbc:	af00      	add	r7, sp, #0
 8000bbe:	6078      	str	r0, [r7, #4]
  }

#else

  /* If Set Range 1 */
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 8000bc0:	687b      	ldr	r3, [r7, #4]
 8000bc2:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8000bc6:	d130      	bne.n	8000c2a <HAL_PWREx_ControlVoltageScaling+0x72>
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE1)
 8000bc8:	4b23      	ldr	r3, [pc, #140]	@ (8000c58 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8000bca:	681b      	ldr	r3, [r3, #0]
 8000bcc:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 8000bd0:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8000bd4:	d038      	beq.n	8000c48 <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8000bd6:	4b20      	ldr	r3, [pc, #128]	@ (8000c58 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8000bd8:	681b      	ldr	r3, [r3, #0]
 8000bda:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 8000bde:	4a1e      	ldr	r2, [pc, #120]	@ (8000c58 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8000be0:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8000be4:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 8000be6:	4b1d      	ldr	r3, [pc, #116]	@ (8000c5c <HAL_PWREx_ControlVoltageScaling+0xa4>)
 8000be8:	681b      	ldr	r3, [r3, #0]
 8000bea:	2232      	movs	r2, #50	@ 0x32
 8000bec:	fb02 f303 	mul.w	r3, r2, r3
 8000bf0:	4a1b      	ldr	r2, [pc, #108]	@ (8000c60 <HAL_PWREx_ControlVoltageScaling+0xa8>)
 8000bf2:	fba2 2303 	umull	r2, r3, r2, r3
 8000bf6:	0c9b      	lsrs	r3, r3, #18
 8000bf8:	3301      	adds	r3, #1
 8000bfa:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8000bfc:	e002      	b.n	8000c04 <HAL_PWREx_ControlVoltageScaling+0x4c>
      {
        wait_loop_index--;
 8000bfe:	68fb      	ldr	r3, [r7, #12]
 8000c00:	3b01      	subs	r3, #1
 8000c02:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8000c04:	4b14      	ldr	r3, [pc, #80]	@ (8000c58 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8000c06:	695b      	ldr	r3, [r3, #20]
 8000c08:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8000c0c:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8000c10:	d102      	bne.n	8000c18 <HAL_PWREx_ControlVoltageScaling+0x60>
 8000c12:	68fb      	ldr	r3, [r7, #12]
 8000c14:	2b00      	cmp	r3, #0
 8000c16:	d1f2      	bne.n	8000bfe <HAL_PWREx_ControlVoltageScaling+0x46>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8000c18:	4b0f      	ldr	r3, [pc, #60]	@ (8000c58 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8000c1a:	695b      	ldr	r3, [r3, #20]
 8000c1c:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8000c20:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8000c24:	d110      	bne.n	8000c48 <HAL_PWREx_ControlVoltageScaling+0x90>
      {
        return HAL_TIMEOUT;
 8000c26:	2303      	movs	r3, #3
 8000c28:	e00f      	b.n	8000c4a <HAL_PWREx_ControlVoltageScaling+0x92>
      }
    }
  }
  else
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE2)
 8000c2a:	4b0b      	ldr	r3, [pc, #44]	@ (8000c58 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8000c2c:	681b      	ldr	r3, [r3, #0]
 8000c2e:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 8000c32:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8000c36:	d007      	beq.n	8000c48 <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 2 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 8000c38:	4b07      	ldr	r3, [pc, #28]	@ (8000c58 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8000c3a:	681b      	ldr	r3, [r3, #0]
 8000c3c:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 8000c40:	4a05      	ldr	r2, [pc, #20]	@ (8000c58 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8000c42:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8000c46:	6013      	str	r3, [r2, #0]
      /* No need to wait for VOSF to be cleared for this transition */
    }
  }
#endif

  return HAL_OK;
 8000c48:	2300      	movs	r3, #0
}
 8000c4a:	4618      	mov	r0, r3
 8000c4c:	3714      	adds	r7, #20
 8000c4e:	46bd      	mov	sp, r7
 8000c50:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c54:	4770      	bx	lr
 8000c56:	bf00      	nop
 8000c58:	40007000 	.word	0x40007000
 8000c5c:	2000012c 	.word	0x2000012c
 8000c60:	431bde83 	.word	0x431bde83

08000c64 <HAL_RCC_OscConfig>:
  * @note   If HSE failed to start, HSE should be disabled before recalling
            HAL_RCC_OscConfig().
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8000c64:	b580      	push	{r7, lr}
 8000c66:	b088      	sub	sp, #32
 8000c68:	af00      	add	r7, sp, #0
 8000c6a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status;
  uint32_t sysclk_source, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8000c6c:	687b      	ldr	r3, [r7, #4]
 8000c6e:	2b00      	cmp	r3, #0
 8000c70:	d101      	bne.n	8000c76 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8000c72:	2301      	movs	r3, #1
 8000c74:	e3ca      	b.n	800140c <HAL_RCC_OscConfig+0x7a8>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8000c76:	4b97      	ldr	r3, [pc, #604]	@ (8000ed4 <HAL_RCC_OscConfig+0x270>)
 8000c78:	689b      	ldr	r3, [r3, #8]
 8000c7a:	f003 030c 	and.w	r3, r3, #12
 8000c7e:	61bb      	str	r3, [r7, #24]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 8000c80:	4b94      	ldr	r3, [pc, #592]	@ (8000ed4 <HAL_RCC_OscConfig+0x270>)
 8000c82:	68db      	ldr	r3, [r3, #12]
 8000c84:	f003 0303 	and.w	r3, r3, #3
 8000c88:	617b      	str	r3, [r7, #20]

  /*----------------------------- MSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 8000c8a:	687b      	ldr	r3, [r7, #4]
 8000c8c:	681b      	ldr	r3, [r3, #0]
 8000c8e:	f003 0310 	and.w	r3, r3, #16
 8000c92:	2b00      	cmp	r3, #0
 8000c94:	f000 80e4 	beq.w	8000e60 <HAL_RCC_OscConfig+0x1fc>
    assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));
    assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
    assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

    /* Check if MSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 8000c98:	69bb      	ldr	r3, [r7, #24]
 8000c9a:	2b00      	cmp	r3, #0
 8000c9c:	d007      	beq.n	8000cae <HAL_RCC_OscConfig+0x4a>
 8000c9e:	69bb      	ldr	r3, [r7, #24]
 8000ca0:	2b0c      	cmp	r3, #12
 8000ca2:	f040 808b 	bne.w	8000dbc <HAL_RCC_OscConfig+0x158>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_MSI)))
 8000ca6:	697b      	ldr	r3, [r7, #20]
 8000ca8:	2b01      	cmp	r3, #1
 8000caa:	f040 8087 	bne.w	8000dbc <HAL_RCC_OscConfig+0x158>
    {
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8000cae:	4b89      	ldr	r3, [pc, #548]	@ (8000ed4 <HAL_RCC_OscConfig+0x270>)
 8000cb0:	681b      	ldr	r3, [r3, #0]
 8000cb2:	f003 0302 	and.w	r3, r3, #2
 8000cb6:	2b00      	cmp	r3, #0
 8000cb8:	d005      	beq.n	8000cc6 <HAL_RCC_OscConfig+0x62>
 8000cba:	687b      	ldr	r3, [r7, #4]
 8000cbc:	699b      	ldr	r3, [r3, #24]
 8000cbe:	2b00      	cmp	r3, #0
 8000cc0:	d101      	bne.n	8000cc6 <HAL_RCC_OscConfig+0x62>
      {
        return HAL_ERROR;
 8000cc2:	2301      	movs	r3, #1
 8000cc4:	e3a2      	b.n	800140c <HAL_RCC_OscConfig+0x7a8>
      else
      {
        /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
           must be correctly programmed according to the frequency of the CPU clock
           (HCLK) and the supply voltage of the device. */
        if(RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 8000cc6:	687b      	ldr	r3, [r7, #4]
 8000cc8:	6a1a      	ldr	r2, [r3, #32]
 8000cca:	4b82      	ldr	r3, [pc, #520]	@ (8000ed4 <HAL_RCC_OscConfig+0x270>)
 8000ccc:	681b      	ldr	r3, [r3, #0]
 8000cce:	f003 0308 	and.w	r3, r3, #8
 8000cd2:	2b00      	cmp	r3, #0
 8000cd4:	d004      	beq.n	8000ce0 <HAL_RCC_OscConfig+0x7c>
 8000cd6:	4b7f      	ldr	r3, [pc, #508]	@ (8000ed4 <HAL_RCC_OscConfig+0x270>)
 8000cd8:	681b      	ldr	r3, [r3, #0]
 8000cda:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8000cde:	e005      	b.n	8000cec <HAL_RCC_OscConfig+0x88>
 8000ce0:	4b7c      	ldr	r3, [pc, #496]	@ (8000ed4 <HAL_RCC_OscConfig+0x270>)
 8000ce2:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8000ce6:	091b      	lsrs	r3, r3, #4
 8000ce8:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8000cec:	4293      	cmp	r3, r2
 8000cee:	d223      	bcs.n	8000d38 <HAL_RCC_OscConfig+0xd4>
        {
          /* First increase number of wait states update if necessary */
          if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8000cf0:	687b      	ldr	r3, [r7, #4]
 8000cf2:	6a1b      	ldr	r3, [r3, #32]
 8000cf4:	4618      	mov	r0, r3
 8000cf6:	f000 fd1d 	bl	8001734 <RCC_SetFlashLatencyFromMSIRange>
 8000cfa:	4603      	mov	r3, r0
 8000cfc:	2b00      	cmp	r3, #0
 8000cfe:	d001      	beq.n	8000d04 <HAL_RCC_OscConfig+0xa0>
          {
            return HAL_ERROR;
 8000d00:	2301      	movs	r3, #1
 8000d02:	e383      	b.n	800140c <HAL_RCC_OscConfig+0x7a8>
          }

          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8000d04:	4b73      	ldr	r3, [pc, #460]	@ (8000ed4 <HAL_RCC_OscConfig+0x270>)
 8000d06:	681b      	ldr	r3, [r3, #0]
 8000d08:	4a72      	ldr	r2, [pc, #456]	@ (8000ed4 <HAL_RCC_OscConfig+0x270>)
 8000d0a:	f043 0308 	orr.w	r3, r3, #8
 8000d0e:	6013      	str	r3, [r2, #0]
 8000d10:	4b70      	ldr	r3, [pc, #448]	@ (8000ed4 <HAL_RCC_OscConfig+0x270>)
 8000d12:	681b      	ldr	r3, [r3, #0]
 8000d14:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8000d18:	687b      	ldr	r3, [r7, #4]
 8000d1a:	6a1b      	ldr	r3, [r3, #32]
 8000d1c:	496d      	ldr	r1, [pc, #436]	@ (8000ed4 <HAL_RCC_OscConfig+0x270>)
 8000d1e:	4313      	orrs	r3, r2
 8000d20:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8000d22:	4b6c      	ldr	r3, [pc, #432]	@ (8000ed4 <HAL_RCC_OscConfig+0x270>)
 8000d24:	685b      	ldr	r3, [r3, #4]
 8000d26:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 8000d2a:	687b      	ldr	r3, [r7, #4]
 8000d2c:	69db      	ldr	r3, [r3, #28]
 8000d2e:	021b      	lsls	r3, r3, #8
 8000d30:	4968      	ldr	r1, [pc, #416]	@ (8000ed4 <HAL_RCC_OscConfig+0x270>)
 8000d32:	4313      	orrs	r3, r2
 8000d34:	604b      	str	r3, [r1, #4]
 8000d36:	e025      	b.n	8000d84 <HAL_RCC_OscConfig+0x120>
        }
        else
        {
          /* Else, keep current flash latency while decreasing applies */
          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8000d38:	4b66      	ldr	r3, [pc, #408]	@ (8000ed4 <HAL_RCC_OscConfig+0x270>)
 8000d3a:	681b      	ldr	r3, [r3, #0]
 8000d3c:	4a65      	ldr	r2, [pc, #404]	@ (8000ed4 <HAL_RCC_OscConfig+0x270>)
 8000d3e:	f043 0308 	orr.w	r3, r3, #8
 8000d42:	6013      	str	r3, [r2, #0]
 8000d44:	4b63      	ldr	r3, [pc, #396]	@ (8000ed4 <HAL_RCC_OscConfig+0x270>)
 8000d46:	681b      	ldr	r3, [r3, #0]
 8000d48:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8000d4c:	687b      	ldr	r3, [r7, #4]
 8000d4e:	6a1b      	ldr	r3, [r3, #32]
 8000d50:	4960      	ldr	r1, [pc, #384]	@ (8000ed4 <HAL_RCC_OscConfig+0x270>)
 8000d52:	4313      	orrs	r3, r2
 8000d54:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8000d56:	4b5f      	ldr	r3, [pc, #380]	@ (8000ed4 <HAL_RCC_OscConfig+0x270>)
 8000d58:	685b      	ldr	r3, [r3, #4]
 8000d5a:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 8000d5e:	687b      	ldr	r3, [r7, #4]
 8000d60:	69db      	ldr	r3, [r3, #28]
 8000d62:	021b      	lsls	r3, r3, #8
 8000d64:	495b      	ldr	r1, [pc, #364]	@ (8000ed4 <HAL_RCC_OscConfig+0x270>)
 8000d66:	4313      	orrs	r3, r2
 8000d68:	604b      	str	r3, [r1, #4]

          /* Decrease number of wait states update if necessary */
          /* Only possible when MSI is the System clock source  */
          if(sysclk_source == RCC_CFGR_SWS_MSI)
 8000d6a:	69bb      	ldr	r3, [r7, #24]
 8000d6c:	2b00      	cmp	r3, #0
 8000d6e:	d109      	bne.n	8000d84 <HAL_RCC_OscConfig+0x120>
          {
            if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8000d70:	687b      	ldr	r3, [r7, #4]
 8000d72:	6a1b      	ldr	r3, [r3, #32]
 8000d74:	4618      	mov	r0, r3
 8000d76:	f000 fcdd 	bl	8001734 <RCC_SetFlashLatencyFromMSIRange>
 8000d7a:	4603      	mov	r3, r0
 8000d7c:	2b00      	cmp	r3, #0
 8000d7e:	d001      	beq.n	8000d84 <HAL_RCC_OscConfig+0x120>
            {
              return HAL_ERROR;
 8000d80:	2301      	movs	r3, #1
 8000d82:	e343      	b.n	800140c <HAL_RCC_OscConfig+0x7a8>
            }
          }
        }

        /* Update the SystemCoreClock global variable */
        SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8000d84:	f000 fc4a 	bl	800161c <HAL_RCC_GetSysClockFreq>
 8000d88:	4602      	mov	r2, r0
 8000d8a:	4b52      	ldr	r3, [pc, #328]	@ (8000ed4 <HAL_RCC_OscConfig+0x270>)
 8000d8c:	689b      	ldr	r3, [r3, #8]
 8000d8e:	091b      	lsrs	r3, r3, #4
 8000d90:	f003 030f 	and.w	r3, r3, #15
 8000d94:	4950      	ldr	r1, [pc, #320]	@ (8000ed8 <HAL_RCC_OscConfig+0x274>)
 8000d96:	5ccb      	ldrb	r3, [r1, r3]
 8000d98:	f003 031f 	and.w	r3, r3, #31
 8000d9c:	fa22 f303 	lsr.w	r3, r2, r3
 8000da0:	4a4e      	ldr	r2, [pc, #312]	@ (8000edc <HAL_RCC_OscConfig+0x278>)
 8000da2:	6013      	str	r3, [r2, #0]

        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick(uwTickPrio);
 8000da4:	4b4e      	ldr	r3, [pc, #312]	@ (8000ee0 <HAL_RCC_OscConfig+0x27c>)
 8000da6:	681b      	ldr	r3, [r3, #0]
 8000da8:	4618      	mov	r0, r3
 8000daa:	f7ff fdb5 	bl	8000918 <HAL_InitTick>
 8000dae:	4603      	mov	r3, r0
 8000db0:	73fb      	strb	r3, [r7, #15]
        if(status != HAL_OK)
 8000db2:	7bfb      	ldrb	r3, [r7, #15]
 8000db4:	2b00      	cmp	r3, #0
 8000db6:	d052      	beq.n	8000e5e <HAL_RCC_OscConfig+0x1fa>
        {
          return status;
 8000db8:	7bfb      	ldrb	r3, [r7, #15]
 8000dba:	e327      	b.n	800140c <HAL_RCC_OscConfig+0x7a8>
      }
    }
    else
    {
      /* Check the MSI State */
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 8000dbc:	687b      	ldr	r3, [r7, #4]
 8000dbe:	699b      	ldr	r3, [r3, #24]
 8000dc0:	2b00      	cmp	r3, #0
 8000dc2:	d032      	beq.n	8000e2a <HAL_RCC_OscConfig+0x1c6>
      {
        /* Enable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 8000dc4:	4b43      	ldr	r3, [pc, #268]	@ (8000ed4 <HAL_RCC_OscConfig+0x270>)
 8000dc6:	681b      	ldr	r3, [r3, #0]
 8000dc8:	4a42      	ldr	r2, [pc, #264]	@ (8000ed4 <HAL_RCC_OscConfig+0x270>)
 8000dca:	f043 0301 	orr.w	r3, r3, #1
 8000dce:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 8000dd0:	f7ff fdf2 	bl	80009b8 <HAL_GetTick>
 8000dd4:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8000dd6:	e008      	b.n	8000dea <HAL_RCC_OscConfig+0x186>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8000dd8:	f7ff fdee 	bl	80009b8 <HAL_GetTick>
 8000ddc:	4602      	mov	r2, r0
 8000dde:	693b      	ldr	r3, [r7, #16]
 8000de0:	1ad3      	subs	r3, r2, r3
 8000de2:	2b02      	cmp	r3, #2
 8000de4:	d901      	bls.n	8000dea <HAL_RCC_OscConfig+0x186>
          {
            return HAL_TIMEOUT;
 8000de6:	2303      	movs	r3, #3
 8000de8:	e310      	b.n	800140c <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8000dea:	4b3a      	ldr	r3, [pc, #232]	@ (8000ed4 <HAL_RCC_OscConfig+0x270>)
 8000dec:	681b      	ldr	r3, [r3, #0]
 8000dee:	f003 0302 	and.w	r3, r3, #2
 8000df2:	2b00      	cmp	r3, #0
 8000df4:	d0f0      	beq.n	8000dd8 <HAL_RCC_OscConfig+0x174>
          }
        }
         /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8000df6:	4b37      	ldr	r3, [pc, #220]	@ (8000ed4 <HAL_RCC_OscConfig+0x270>)
 8000df8:	681b      	ldr	r3, [r3, #0]
 8000dfa:	4a36      	ldr	r2, [pc, #216]	@ (8000ed4 <HAL_RCC_OscConfig+0x270>)
 8000dfc:	f043 0308 	orr.w	r3, r3, #8
 8000e00:	6013      	str	r3, [r2, #0]
 8000e02:	4b34      	ldr	r3, [pc, #208]	@ (8000ed4 <HAL_RCC_OscConfig+0x270>)
 8000e04:	681b      	ldr	r3, [r3, #0]
 8000e06:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8000e0a:	687b      	ldr	r3, [r7, #4]
 8000e0c:	6a1b      	ldr	r3, [r3, #32]
 8000e0e:	4931      	ldr	r1, [pc, #196]	@ (8000ed4 <HAL_RCC_OscConfig+0x270>)
 8000e10:	4313      	orrs	r3, r2
 8000e12:	600b      	str	r3, [r1, #0]
         /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8000e14:	4b2f      	ldr	r3, [pc, #188]	@ (8000ed4 <HAL_RCC_OscConfig+0x270>)
 8000e16:	685b      	ldr	r3, [r3, #4]
 8000e18:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 8000e1c:	687b      	ldr	r3, [r7, #4]
 8000e1e:	69db      	ldr	r3, [r3, #28]
 8000e20:	021b      	lsls	r3, r3, #8
 8000e22:	492c      	ldr	r1, [pc, #176]	@ (8000ed4 <HAL_RCC_OscConfig+0x270>)
 8000e24:	4313      	orrs	r3, r2
 8000e26:	604b      	str	r3, [r1, #4]
 8000e28:	e01a      	b.n	8000e60 <HAL_RCC_OscConfig+0x1fc>

      }
      else
      {
        /* Disable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 8000e2a:	4b2a      	ldr	r3, [pc, #168]	@ (8000ed4 <HAL_RCC_OscConfig+0x270>)
 8000e2c:	681b      	ldr	r3, [r3, #0]
 8000e2e:	4a29      	ldr	r2, [pc, #164]	@ (8000ed4 <HAL_RCC_OscConfig+0x270>)
 8000e30:	f023 0301 	bic.w	r3, r3, #1
 8000e34:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 8000e36:	f7ff fdbf 	bl	80009b8 <HAL_GetTick>
 8000e3a:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 8000e3c:	e008      	b.n	8000e50 <HAL_RCC_OscConfig+0x1ec>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8000e3e:	f7ff fdbb 	bl	80009b8 <HAL_GetTick>
 8000e42:	4602      	mov	r2, r0
 8000e44:	693b      	ldr	r3, [r7, #16]
 8000e46:	1ad3      	subs	r3, r2, r3
 8000e48:	2b02      	cmp	r3, #2
 8000e4a:	d901      	bls.n	8000e50 <HAL_RCC_OscConfig+0x1ec>
          {
            return HAL_TIMEOUT;
 8000e4c:	2303      	movs	r3, #3
 8000e4e:	e2dd      	b.n	800140c <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 8000e50:	4b20      	ldr	r3, [pc, #128]	@ (8000ed4 <HAL_RCC_OscConfig+0x270>)
 8000e52:	681b      	ldr	r3, [r3, #0]
 8000e54:	f003 0302 	and.w	r3, r3, #2
 8000e58:	2b00      	cmp	r3, #0
 8000e5a:	d1f0      	bne.n	8000e3e <HAL_RCC_OscConfig+0x1da>
 8000e5c:	e000      	b.n	8000e60 <HAL_RCC_OscConfig+0x1fc>
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8000e5e:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8000e60:	687b      	ldr	r3, [r7, #4]
 8000e62:	681b      	ldr	r3, [r3, #0]
 8000e64:	f003 0301 	and.w	r3, r3, #1
 8000e68:	2b00      	cmp	r3, #0
 8000e6a:	d074      	beq.n	8000f56 <HAL_RCC_OscConfig+0x2f2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((sysclk_source == RCC_CFGR_SWS_HSE) ||
 8000e6c:	69bb      	ldr	r3, [r7, #24]
 8000e6e:	2b08      	cmp	r3, #8
 8000e70:	d005      	beq.n	8000e7e <HAL_RCC_OscConfig+0x21a>
 8000e72:	69bb      	ldr	r3, [r7, #24]
 8000e74:	2b0c      	cmp	r3, #12
 8000e76:	d10e      	bne.n	8000e96 <HAL_RCC_OscConfig+0x232>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSE)))
 8000e78:	697b      	ldr	r3, [r7, #20]
 8000e7a:	2b03      	cmp	r3, #3
 8000e7c:	d10b      	bne.n	8000e96 <HAL_RCC_OscConfig+0x232>
    {
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8000e7e:	4b15      	ldr	r3, [pc, #84]	@ (8000ed4 <HAL_RCC_OscConfig+0x270>)
 8000e80:	681b      	ldr	r3, [r3, #0]
 8000e82:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8000e86:	2b00      	cmp	r3, #0
 8000e88:	d064      	beq.n	8000f54 <HAL_RCC_OscConfig+0x2f0>
 8000e8a:	687b      	ldr	r3, [r7, #4]
 8000e8c:	685b      	ldr	r3, [r3, #4]
 8000e8e:	2b00      	cmp	r3, #0
 8000e90:	d160      	bne.n	8000f54 <HAL_RCC_OscConfig+0x2f0>
      {
        return HAL_ERROR;
 8000e92:	2301      	movs	r3, #1
 8000e94:	e2ba      	b.n	800140c <HAL_RCC_OscConfig+0x7a8>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8000e96:	687b      	ldr	r3, [r7, #4]
 8000e98:	685b      	ldr	r3, [r3, #4]
 8000e9a:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8000e9e:	d106      	bne.n	8000eae <HAL_RCC_OscConfig+0x24a>
 8000ea0:	4b0c      	ldr	r3, [pc, #48]	@ (8000ed4 <HAL_RCC_OscConfig+0x270>)
 8000ea2:	681b      	ldr	r3, [r3, #0]
 8000ea4:	4a0b      	ldr	r2, [pc, #44]	@ (8000ed4 <HAL_RCC_OscConfig+0x270>)
 8000ea6:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8000eaa:	6013      	str	r3, [r2, #0]
 8000eac:	e026      	b.n	8000efc <HAL_RCC_OscConfig+0x298>
 8000eae:	687b      	ldr	r3, [r7, #4]
 8000eb0:	685b      	ldr	r3, [r3, #4]
 8000eb2:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8000eb6:	d115      	bne.n	8000ee4 <HAL_RCC_OscConfig+0x280>
 8000eb8:	4b06      	ldr	r3, [pc, #24]	@ (8000ed4 <HAL_RCC_OscConfig+0x270>)
 8000eba:	681b      	ldr	r3, [r3, #0]
 8000ebc:	4a05      	ldr	r2, [pc, #20]	@ (8000ed4 <HAL_RCC_OscConfig+0x270>)
 8000ebe:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8000ec2:	6013      	str	r3, [r2, #0]
 8000ec4:	4b03      	ldr	r3, [pc, #12]	@ (8000ed4 <HAL_RCC_OscConfig+0x270>)
 8000ec6:	681b      	ldr	r3, [r3, #0]
 8000ec8:	4a02      	ldr	r2, [pc, #8]	@ (8000ed4 <HAL_RCC_OscConfig+0x270>)
 8000eca:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8000ece:	6013      	str	r3, [r2, #0]
 8000ed0:	e014      	b.n	8000efc <HAL_RCC_OscConfig+0x298>
 8000ed2:	bf00      	nop
 8000ed4:	40021000 	.word	0x40021000
 8000ed8:	08001884 	.word	0x08001884
 8000edc:	2000012c 	.word	0x2000012c
 8000ee0:	20000130 	.word	0x20000130
 8000ee4:	4ba0      	ldr	r3, [pc, #640]	@ (8001168 <HAL_RCC_OscConfig+0x504>)
 8000ee6:	681b      	ldr	r3, [r3, #0]
 8000ee8:	4a9f      	ldr	r2, [pc, #636]	@ (8001168 <HAL_RCC_OscConfig+0x504>)
 8000eea:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8000eee:	6013      	str	r3, [r2, #0]
 8000ef0:	4b9d      	ldr	r3, [pc, #628]	@ (8001168 <HAL_RCC_OscConfig+0x504>)
 8000ef2:	681b      	ldr	r3, [r3, #0]
 8000ef4:	4a9c      	ldr	r2, [pc, #624]	@ (8001168 <HAL_RCC_OscConfig+0x504>)
 8000ef6:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8000efa:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8000efc:	687b      	ldr	r3, [r7, #4]
 8000efe:	685b      	ldr	r3, [r3, #4]
 8000f00:	2b00      	cmp	r3, #0
 8000f02:	d013      	beq.n	8000f2c <HAL_RCC_OscConfig+0x2c8>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8000f04:	f7ff fd58 	bl	80009b8 <HAL_GetTick>
 8000f08:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8000f0a:	e008      	b.n	8000f1e <HAL_RCC_OscConfig+0x2ba>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8000f0c:	f7ff fd54 	bl	80009b8 <HAL_GetTick>
 8000f10:	4602      	mov	r2, r0
 8000f12:	693b      	ldr	r3, [r7, #16]
 8000f14:	1ad3      	subs	r3, r2, r3
 8000f16:	2b64      	cmp	r3, #100	@ 0x64
 8000f18:	d901      	bls.n	8000f1e <HAL_RCC_OscConfig+0x2ba>
          {
            return HAL_TIMEOUT;
 8000f1a:	2303      	movs	r3, #3
 8000f1c:	e276      	b.n	800140c <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8000f1e:	4b92      	ldr	r3, [pc, #584]	@ (8001168 <HAL_RCC_OscConfig+0x504>)
 8000f20:	681b      	ldr	r3, [r3, #0]
 8000f22:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8000f26:	2b00      	cmp	r3, #0
 8000f28:	d0f0      	beq.n	8000f0c <HAL_RCC_OscConfig+0x2a8>
 8000f2a:	e014      	b.n	8000f56 <HAL_RCC_OscConfig+0x2f2>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8000f2c:	f7ff fd44 	bl	80009b8 <HAL_GetTick>
 8000f30:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8000f32:	e008      	b.n	8000f46 <HAL_RCC_OscConfig+0x2e2>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8000f34:	f7ff fd40 	bl	80009b8 <HAL_GetTick>
 8000f38:	4602      	mov	r2, r0
 8000f3a:	693b      	ldr	r3, [r7, #16]
 8000f3c:	1ad3      	subs	r3, r2, r3
 8000f3e:	2b64      	cmp	r3, #100	@ 0x64
 8000f40:	d901      	bls.n	8000f46 <HAL_RCC_OscConfig+0x2e2>
          {
            return HAL_TIMEOUT;
 8000f42:	2303      	movs	r3, #3
 8000f44:	e262      	b.n	800140c <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8000f46:	4b88      	ldr	r3, [pc, #544]	@ (8001168 <HAL_RCC_OscConfig+0x504>)
 8000f48:	681b      	ldr	r3, [r3, #0]
 8000f4a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8000f4e:	2b00      	cmp	r3, #0
 8000f50:	d1f0      	bne.n	8000f34 <HAL_RCC_OscConfig+0x2d0>
 8000f52:	e000      	b.n	8000f56 <HAL_RCC_OscConfig+0x2f2>
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8000f54:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8000f56:	687b      	ldr	r3, [r7, #4]
 8000f58:	681b      	ldr	r3, [r3, #0]
 8000f5a:	f003 0302 	and.w	r3, r3, #2
 8000f5e:	2b00      	cmp	r3, #0
 8000f60:	d060      	beq.n	8001024 <HAL_RCC_OscConfig+0x3c0>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_HSI) ||
 8000f62:	69bb      	ldr	r3, [r7, #24]
 8000f64:	2b04      	cmp	r3, #4
 8000f66:	d005      	beq.n	8000f74 <HAL_RCC_OscConfig+0x310>
 8000f68:	69bb      	ldr	r3, [r7, #24]
 8000f6a:	2b0c      	cmp	r3, #12
 8000f6c:	d119      	bne.n	8000fa2 <HAL_RCC_OscConfig+0x33e>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSI)))
 8000f6e:	697b      	ldr	r3, [r7, #20]
 8000f70:	2b02      	cmp	r3, #2
 8000f72:	d116      	bne.n	8000fa2 <HAL_RCC_OscConfig+0x33e>
    {
      /* When HSI is used as system clock it will not be disabled */
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8000f74:	4b7c      	ldr	r3, [pc, #496]	@ (8001168 <HAL_RCC_OscConfig+0x504>)
 8000f76:	681b      	ldr	r3, [r3, #0]
 8000f78:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8000f7c:	2b00      	cmp	r3, #0
 8000f7e:	d005      	beq.n	8000f8c <HAL_RCC_OscConfig+0x328>
 8000f80:	687b      	ldr	r3, [r7, #4]
 8000f82:	68db      	ldr	r3, [r3, #12]
 8000f84:	2b00      	cmp	r3, #0
 8000f86:	d101      	bne.n	8000f8c <HAL_RCC_OscConfig+0x328>
      {
        return HAL_ERROR;
 8000f88:	2301      	movs	r3, #1
 8000f8a:	e23f      	b.n	800140c <HAL_RCC_OscConfig+0x7a8>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8000f8c:	4b76      	ldr	r3, [pc, #472]	@ (8001168 <HAL_RCC_OscConfig+0x504>)
 8000f8e:	685b      	ldr	r3, [r3, #4]
 8000f90:	f023 52f8 	bic.w	r2, r3, #520093696	@ 0x1f000000
 8000f94:	687b      	ldr	r3, [r7, #4]
 8000f96:	691b      	ldr	r3, [r3, #16]
 8000f98:	061b      	lsls	r3, r3, #24
 8000f9a:	4973      	ldr	r1, [pc, #460]	@ (8001168 <HAL_RCC_OscConfig+0x504>)
 8000f9c:	4313      	orrs	r3, r2
 8000f9e:	604b      	str	r3, [r1, #4]
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8000fa0:	e040      	b.n	8001024 <HAL_RCC_OscConfig+0x3c0>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8000fa2:	687b      	ldr	r3, [r7, #4]
 8000fa4:	68db      	ldr	r3, [r3, #12]
 8000fa6:	2b00      	cmp	r3, #0
 8000fa8:	d023      	beq.n	8000ff2 <HAL_RCC_OscConfig+0x38e>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8000faa:	4b6f      	ldr	r3, [pc, #444]	@ (8001168 <HAL_RCC_OscConfig+0x504>)
 8000fac:	681b      	ldr	r3, [r3, #0]
 8000fae:	4a6e      	ldr	r2, [pc, #440]	@ (8001168 <HAL_RCC_OscConfig+0x504>)
 8000fb0:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8000fb4:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8000fb6:	f7ff fcff 	bl	80009b8 <HAL_GetTick>
 8000fba:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8000fbc:	e008      	b.n	8000fd0 <HAL_RCC_OscConfig+0x36c>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8000fbe:	f7ff fcfb 	bl	80009b8 <HAL_GetTick>
 8000fc2:	4602      	mov	r2, r0
 8000fc4:	693b      	ldr	r3, [r7, #16]
 8000fc6:	1ad3      	subs	r3, r2, r3
 8000fc8:	2b02      	cmp	r3, #2
 8000fca:	d901      	bls.n	8000fd0 <HAL_RCC_OscConfig+0x36c>
          {
            return HAL_TIMEOUT;
 8000fcc:	2303      	movs	r3, #3
 8000fce:	e21d      	b.n	800140c <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8000fd0:	4b65      	ldr	r3, [pc, #404]	@ (8001168 <HAL_RCC_OscConfig+0x504>)
 8000fd2:	681b      	ldr	r3, [r3, #0]
 8000fd4:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8000fd8:	2b00      	cmp	r3, #0
 8000fda:	d0f0      	beq.n	8000fbe <HAL_RCC_OscConfig+0x35a>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8000fdc:	4b62      	ldr	r3, [pc, #392]	@ (8001168 <HAL_RCC_OscConfig+0x504>)
 8000fde:	685b      	ldr	r3, [r3, #4]
 8000fe0:	f023 52f8 	bic.w	r2, r3, #520093696	@ 0x1f000000
 8000fe4:	687b      	ldr	r3, [r7, #4]
 8000fe6:	691b      	ldr	r3, [r3, #16]
 8000fe8:	061b      	lsls	r3, r3, #24
 8000fea:	495f      	ldr	r1, [pc, #380]	@ (8001168 <HAL_RCC_OscConfig+0x504>)
 8000fec:	4313      	orrs	r3, r2
 8000fee:	604b      	str	r3, [r1, #4]
 8000ff0:	e018      	b.n	8001024 <HAL_RCC_OscConfig+0x3c0>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8000ff2:	4b5d      	ldr	r3, [pc, #372]	@ (8001168 <HAL_RCC_OscConfig+0x504>)
 8000ff4:	681b      	ldr	r3, [r3, #0]
 8000ff6:	4a5c      	ldr	r2, [pc, #368]	@ (8001168 <HAL_RCC_OscConfig+0x504>)
 8000ff8:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8000ffc:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8000ffe:	f7ff fcdb 	bl	80009b8 <HAL_GetTick>
 8001002:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8001004:	e008      	b.n	8001018 <HAL_RCC_OscConfig+0x3b4>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8001006:	f7ff fcd7 	bl	80009b8 <HAL_GetTick>
 800100a:	4602      	mov	r2, r0
 800100c:	693b      	ldr	r3, [r7, #16]
 800100e:	1ad3      	subs	r3, r2, r3
 8001010:	2b02      	cmp	r3, #2
 8001012:	d901      	bls.n	8001018 <HAL_RCC_OscConfig+0x3b4>
          {
            return HAL_TIMEOUT;
 8001014:	2303      	movs	r3, #3
 8001016:	e1f9      	b.n	800140c <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8001018:	4b53      	ldr	r3, [pc, #332]	@ (8001168 <HAL_RCC_OscConfig+0x504>)
 800101a:	681b      	ldr	r3, [r3, #0]
 800101c:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8001020:	2b00      	cmp	r3, #0
 8001022:	d1f0      	bne.n	8001006 <HAL_RCC_OscConfig+0x3a2>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8001024:	687b      	ldr	r3, [r7, #4]
 8001026:	681b      	ldr	r3, [r3, #0]
 8001028:	f003 0308 	and.w	r3, r3, #8
 800102c:	2b00      	cmp	r3, #0
 800102e:	d03c      	beq.n	80010aa <HAL_RCC_OscConfig+0x446>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8001030:	687b      	ldr	r3, [r7, #4]
 8001032:	695b      	ldr	r3, [r3, #20]
 8001034:	2b00      	cmp	r3, #0
 8001036:	d01c      	beq.n	8001072 <HAL_RCC_OscConfig+0x40e>
        MODIFY_REG(RCC->CSR, RCC_CSR_LSIPREDIV, RCC_OscInitStruct->LSIDiv);
      }
#endif /* RCC_CSR_LSIPREDIV */

      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8001038:	4b4b      	ldr	r3, [pc, #300]	@ (8001168 <HAL_RCC_OscConfig+0x504>)
 800103a:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800103e:	4a4a      	ldr	r2, [pc, #296]	@ (8001168 <HAL_RCC_OscConfig+0x504>)
 8001040:	f043 0301 	orr.w	r3, r3, #1
 8001044:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001048:	f7ff fcb6 	bl	80009b8 <HAL_GetTick>
 800104c:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 800104e:	e008      	b.n	8001062 <HAL_RCC_OscConfig+0x3fe>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8001050:	f7ff fcb2 	bl	80009b8 <HAL_GetTick>
 8001054:	4602      	mov	r2, r0
 8001056:	693b      	ldr	r3, [r7, #16]
 8001058:	1ad3      	subs	r3, r2, r3
 800105a:	2b02      	cmp	r3, #2
 800105c:	d901      	bls.n	8001062 <HAL_RCC_OscConfig+0x3fe>
        {
          return HAL_TIMEOUT;
 800105e:	2303      	movs	r3, #3
 8001060:	e1d4      	b.n	800140c <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8001062:	4b41      	ldr	r3, [pc, #260]	@ (8001168 <HAL_RCC_OscConfig+0x504>)
 8001064:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8001068:	f003 0302 	and.w	r3, r3, #2
 800106c:	2b00      	cmp	r3, #0
 800106e:	d0ef      	beq.n	8001050 <HAL_RCC_OscConfig+0x3ec>
 8001070:	e01b      	b.n	80010aa <HAL_RCC_OscConfig+0x446>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8001072:	4b3d      	ldr	r3, [pc, #244]	@ (8001168 <HAL_RCC_OscConfig+0x504>)
 8001074:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8001078:	4a3b      	ldr	r2, [pc, #236]	@ (8001168 <HAL_RCC_OscConfig+0x504>)
 800107a:	f023 0301 	bic.w	r3, r3, #1
 800107e:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001082:	f7ff fc99 	bl	80009b8 <HAL_GetTick>
 8001086:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8001088:	e008      	b.n	800109c <HAL_RCC_OscConfig+0x438>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800108a:	f7ff fc95 	bl	80009b8 <HAL_GetTick>
 800108e:	4602      	mov	r2, r0
 8001090:	693b      	ldr	r3, [r7, #16]
 8001092:	1ad3      	subs	r3, r2, r3
 8001094:	2b02      	cmp	r3, #2
 8001096:	d901      	bls.n	800109c <HAL_RCC_OscConfig+0x438>
        {
          return HAL_TIMEOUT;
 8001098:	2303      	movs	r3, #3
 800109a:	e1b7      	b.n	800140c <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 800109c:	4b32      	ldr	r3, [pc, #200]	@ (8001168 <HAL_RCC_OscConfig+0x504>)
 800109e:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80010a2:	f003 0302 	and.w	r3, r3, #2
 80010a6:	2b00      	cmp	r3, #0
 80010a8:	d1ef      	bne.n	800108a <HAL_RCC_OscConfig+0x426>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80010aa:	687b      	ldr	r3, [r7, #4]
 80010ac:	681b      	ldr	r3, [r3, #0]
 80010ae:	f003 0304 	and.w	r3, r3, #4
 80010b2:	2b00      	cmp	r3, #0
 80010b4:	f000 80a6 	beq.w	8001204 <HAL_RCC_OscConfig+0x5a0>
  {
    FlagStatus       pwrclkchanged = RESET;
 80010b8:	2300      	movs	r3, #0
 80010ba:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(HAL_IS_BIT_CLR(RCC->APB1ENR1, RCC_APB1ENR1_PWREN))
 80010bc:	4b2a      	ldr	r3, [pc, #168]	@ (8001168 <HAL_RCC_OscConfig+0x504>)
 80010be:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80010c0:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80010c4:	2b00      	cmp	r3, #0
 80010c6:	d10d      	bne.n	80010e4 <HAL_RCC_OscConfig+0x480>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80010c8:	4b27      	ldr	r3, [pc, #156]	@ (8001168 <HAL_RCC_OscConfig+0x504>)
 80010ca:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80010cc:	4a26      	ldr	r2, [pc, #152]	@ (8001168 <HAL_RCC_OscConfig+0x504>)
 80010ce:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80010d2:	6593      	str	r3, [r2, #88]	@ 0x58
 80010d4:	4b24      	ldr	r3, [pc, #144]	@ (8001168 <HAL_RCC_OscConfig+0x504>)
 80010d6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80010d8:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80010dc:	60bb      	str	r3, [r7, #8]
 80010de:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80010e0:	2301      	movs	r3, #1
 80010e2:	77fb      	strb	r3, [r7, #31]
    }

    if(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80010e4:	4b21      	ldr	r3, [pc, #132]	@ (800116c <HAL_RCC_OscConfig+0x508>)
 80010e6:	681b      	ldr	r3, [r3, #0]
 80010e8:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80010ec:	2b00      	cmp	r3, #0
 80010ee:	d118      	bne.n	8001122 <HAL_RCC_OscConfig+0x4be>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 80010f0:	4b1e      	ldr	r3, [pc, #120]	@ (800116c <HAL_RCC_OscConfig+0x508>)
 80010f2:	681b      	ldr	r3, [r3, #0]
 80010f4:	4a1d      	ldr	r2, [pc, #116]	@ (800116c <HAL_RCC_OscConfig+0x508>)
 80010f6:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80010fa:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80010fc:	f7ff fc5c 	bl	80009b8 <HAL_GetTick>
 8001100:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8001102:	e008      	b.n	8001116 <HAL_RCC_OscConfig+0x4b2>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8001104:	f7ff fc58 	bl	80009b8 <HAL_GetTick>
 8001108:	4602      	mov	r2, r0
 800110a:	693b      	ldr	r3, [r7, #16]
 800110c:	1ad3      	subs	r3, r2, r3
 800110e:	2b02      	cmp	r3, #2
 8001110:	d901      	bls.n	8001116 <HAL_RCC_OscConfig+0x4b2>
        {
          return HAL_TIMEOUT;
 8001112:	2303      	movs	r3, #3
 8001114:	e17a      	b.n	800140c <HAL_RCC_OscConfig+0x7a8>
      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8001116:	4b15      	ldr	r3, [pc, #84]	@ (800116c <HAL_RCC_OscConfig+0x508>)
 8001118:	681b      	ldr	r3, [r3, #0]
 800111a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800111e:	2b00      	cmp	r3, #0
 8001120:	d0f0      	beq.n	8001104 <HAL_RCC_OscConfig+0x4a0>
    {
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEON);
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
    }
#else
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8001122:	687b      	ldr	r3, [r7, #4]
 8001124:	689b      	ldr	r3, [r3, #8]
 8001126:	2b01      	cmp	r3, #1
 8001128:	d108      	bne.n	800113c <HAL_RCC_OscConfig+0x4d8>
 800112a:	4b0f      	ldr	r3, [pc, #60]	@ (8001168 <HAL_RCC_OscConfig+0x504>)
 800112c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8001130:	4a0d      	ldr	r2, [pc, #52]	@ (8001168 <HAL_RCC_OscConfig+0x504>)
 8001132:	f043 0301 	orr.w	r3, r3, #1
 8001136:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 800113a:	e029      	b.n	8001190 <HAL_RCC_OscConfig+0x52c>
 800113c:	687b      	ldr	r3, [r7, #4]
 800113e:	689b      	ldr	r3, [r3, #8]
 8001140:	2b05      	cmp	r3, #5
 8001142:	d115      	bne.n	8001170 <HAL_RCC_OscConfig+0x50c>
 8001144:	4b08      	ldr	r3, [pc, #32]	@ (8001168 <HAL_RCC_OscConfig+0x504>)
 8001146:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800114a:	4a07      	ldr	r2, [pc, #28]	@ (8001168 <HAL_RCC_OscConfig+0x504>)
 800114c:	f043 0304 	orr.w	r3, r3, #4
 8001150:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8001154:	4b04      	ldr	r3, [pc, #16]	@ (8001168 <HAL_RCC_OscConfig+0x504>)
 8001156:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800115a:	4a03      	ldr	r2, [pc, #12]	@ (8001168 <HAL_RCC_OscConfig+0x504>)
 800115c:	f043 0301 	orr.w	r3, r3, #1
 8001160:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8001164:	e014      	b.n	8001190 <HAL_RCC_OscConfig+0x52c>
 8001166:	bf00      	nop
 8001168:	40021000 	.word	0x40021000
 800116c:	40007000 	.word	0x40007000
 8001170:	4b9c      	ldr	r3, [pc, #624]	@ (80013e4 <HAL_RCC_OscConfig+0x780>)
 8001172:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8001176:	4a9b      	ldr	r2, [pc, #620]	@ (80013e4 <HAL_RCC_OscConfig+0x780>)
 8001178:	f023 0301 	bic.w	r3, r3, #1
 800117c:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8001180:	4b98      	ldr	r3, [pc, #608]	@ (80013e4 <HAL_RCC_OscConfig+0x780>)
 8001182:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8001186:	4a97      	ldr	r2, [pc, #604]	@ (80013e4 <HAL_RCC_OscConfig+0x780>)
 8001188:	f023 0304 	bic.w	r3, r3, #4
 800118c:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
#endif /* RCC_BDCR_LSESYSDIS */

    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8001190:	687b      	ldr	r3, [r7, #4]
 8001192:	689b      	ldr	r3, [r3, #8]
 8001194:	2b00      	cmp	r3, #0
 8001196:	d016      	beq.n	80011c6 <HAL_RCC_OscConfig+0x562>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001198:	f7ff fc0e 	bl	80009b8 <HAL_GetTick>
 800119c:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800119e:	e00a      	b.n	80011b6 <HAL_RCC_OscConfig+0x552>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80011a0:	f7ff fc0a 	bl	80009b8 <HAL_GetTick>
 80011a4:	4602      	mov	r2, r0
 80011a6:	693b      	ldr	r3, [r7, #16]
 80011a8:	1ad3      	subs	r3, r2, r3
 80011aa:	f241 3288 	movw	r2, #5000	@ 0x1388
 80011ae:	4293      	cmp	r3, r2
 80011b0:	d901      	bls.n	80011b6 <HAL_RCC_OscConfig+0x552>
        {
          return HAL_TIMEOUT;
 80011b2:	2303      	movs	r3, #3
 80011b4:	e12a      	b.n	800140c <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80011b6:	4b8b      	ldr	r3, [pc, #556]	@ (80013e4 <HAL_RCC_OscConfig+0x780>)
 80011b8:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80011bc:	f003 0302 	and.w	r3, r3, #2
 80011c0:	2b00      	cmp	r3, #0
 80011c2:	d0ed      	beq.n	80011a0 <HAL_RCC_OscConfig+0x53c>
 80011c4:	e015      	b.n	80011f2 <HAL_RCC_OscConfig+0x58e>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80011c6:	f7ff fbf7 	bl	80009b8 <HAL_GetTick>
 80011ca:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 80011cc:	e00a      	b.n	80011e4 <HAL_RCC_OscConfig+0x580>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80011ce:	f7ff fbf3 	bl	80009b8 <HAL_GetTick>
 80011d2:	4602      	mov	r2, r0
 80011d4:	693b      	ldr	r3, [r7, #16]
 80011d6:	1ad3      	subs	r3, r2, r3
 80011d8:	f241 3288 	movw	r2, #5000	@ 0x1388
 80011dc:	4293      	cmp	r3, r2
 80011de:	d901      	bls.n	80011e4 <HAL_RCC_OscConfig+0x580>
        {
          return HAL_TIMEOUT;
 80011e0:	2303      	movs	r3, #3
 80011e2:	e113      	b.n	800140c <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 80011e4:	4b7f      	ldr	r3, [pc, #508]	@ (80013e4 <HAL_RCC_OscConfig+0x780>)
 80011e6:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80011ea:	f003 0302 	and.w	r3, r3, #2
 80011ee:	2b00      	cmp	r3, #0
 80011f0:	d1ed      	bne.n	80011ce <HAL_RCC_OscConfig+0x56a>
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSESYSDIS);
#endif /* RCC_BDCR_LSESYSDIS */
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 80011f2:	7ffb      	ldrb	r3, [r7, #31]
 80011f4:	2b01      	cmp	r3, #1
 80011f6:	d105      	bne.n	8001204 <HAL_RCC_OscConfig+0x5a0>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80011f8:	4b7a      	ldr	r3, [pc, #488]	@ (80013e4 <HAL_RCC_OscConfig+0x780>)
 80011fa:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80011fc:	4a79      	ldr	r2, [pc, #484]	@ (80013e4 <HAL_RCC_OscConfig+0x780>)
 80011fe:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8001202:	6593      	str	r3, [r2, #88]	@ 0x58
#endif /* RCC_HSI48_SUPPORT */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if(RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 8001204:	687b      	ldr	r3, [r7, #4]
 8001206:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001208:	2b00      	cmp	r3, #0
 800120a:	f000 80fe 	beq.w	800140a <HAL_RCC_OscConfig+0x7a6>
  {
    /* PLL On ? */
    if(RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 800120e:	687b      	ldr	r3, [r7, #4]
 8001210:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001212:	2b02      	cmp	r3, #2
 8001214:	f040 80d0 	bne.w	80013b8 <HAL_RCC_OscConfig+0x754>
#endif /* RCC_PLLP_SUPPORT */
      assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
      assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

      /* Do nothing if PLL configuration is the unchanged */
      pll_config = RCC->PLLCFGR;
 8001218:	4b72      	ldr	r3, [pc, #456]	@ (80013e4 <HAL_RCC_OscConfig+0x780>)
 800121a:	68db      	ldr	r3, [r3, #12]
 800121c:	617b      	str	r3, [r7, #20]
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 800121e:	697b      	ldr	r3, [r7, #20]
 8001220:	f003 0203 	and.w	r2, r3, #3
 8001224:	687b      	ldr	r3, [r7, #4]
 8001226:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001228:	429a      	cmp	r2, r3
 800122a:	d130      	bne.n	800128e <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 800122c:	697b      	ldr	r3, [r7, #20]
 800122e:	f003 0270 	and.w	r2, r3, #112	@ 0x70
 8001232:	687b      	ldr	r3, [r7, #4]
 8001234:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001236:	3b01      	subs	r3, #1
 8001238:	011b      	lsls	r3, r3, #4
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 800123a:	429a      	cmp	r2, r3
 800123c:	d127      	bne.n	800128e <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 800123e:	697b      	ldr	r3, [r7, #20]
 8001240:	f403 42fe 	and.w	r2, r3, #32512	@ 0x7f00
 8001244:	687b      	ldr	r3, [r7, #4]
 8001246:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8001248:	021b      	lsls	r3, r3, #8
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 800124a:	429a      	cmp	r2, r3
 800124c:	d11f      	bne.n	800128e <HAL_RCC_OscConfig+0x62a>
#if defined(RCC_PLLP_SUPPORT)
#if defined(RCC_PLLP_DIV_2_31_SUPPORT)
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
#else
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
 800124e:	697b      	ldr	r3, [r7, #20]
 8001250:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001254:	687a      	ldr	r2, [r7, #4]
 8001256:	6b92      	ldr	r2, [r2, #56]	@ 0x38
 8001258:	2a07      	cmp	r2, #7
 800125a:	bf14      	ite	ne
 800125c:	2201      	movne	r2, #1
 800125e:	2200      	moveq	r2, #0
 8001260:	b2d2      	uxtb	r2, r2
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8001262:	4293      	cmp	r3, r2
 8001264:	d113      	bne.n	800128e <HAL_RCC_OscConfig+0x62a>
#endif
#endif
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8001266:	697b      	ldr	r3, [r7, #20]
 8001268:	f403 02c0 	and.w	r2, r3, #6291456	@ 0x600000
 800126c:	687b      	ldr	r3, [r7, #4]
 800126e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8001270:	085b      	lsrs	r3, r3, #1
 8001272:	3b01      	subs	r3, #1
 8001274:	055b      	lsls	r3, r3, #21
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
 8001276:	429a      	cmp	r2, r3
 8001278:	d109      	bne.n	800128e <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLR)    != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 800127a:	697b      	ldr	r3, [r7, #20]
 800127c:	f003 62c0 	and.w	r2, r3, #100663296	@ 0x6000000
 8001280:	687b      	ldr	r3, [r7, #4]
 8001282:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001284:	085b      	lsrs	r3, r3, #1
 8001286:	3b01      	subs	r3, #1
 8001288:	065b      	lsls	r3, r3, #25
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 800128a:	429a      	cmp	r2, r3
 800128c:	d06e      	beq.n	800136c <HAL_RCC_OscConfig+0x708>
      {
        /* Check if the PLL is used as system clock or not */
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 800128e:	69bb      	ldr	r3, [r7, #24]
 8001290:	2b0c      	cmp	r3, #12
 8001292:	d069      	beq.n	8001368 <HAL_RCC_OscConfig+0x704>
        {
#if defined(RCC_PLLSAI1_SUPPORT) || defined(RCC_PLLSAI2_SUPPORT)
          /* Check if main PLL can be updated */
          /* Not possible if the source is shared by other enabled PLLSAIx */
          if((READ_BIT(RCC->CR, RCC_CR_PLLSAI1ON) != 0U)
 8001294:	4b53      	ldr	r3, [pc, #332]	@ (80013e4 <HAL_RCC_OscConfig+0x780>)
 8001296:	681b      	ldr	r3, [r3, #0]
 8001298:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 800129c:	2b00      	cmp	r3, #0
 800129e:	d105      	bne.n	80012ac <HAL_RCC_OscConfig+0x648>
#if defined(RCC_PLLSAI2_SUPPORT)
             || (READ_BIT(RCC->CR, RCC_CR_PLLSAI2ON) != 0U)
 80012a0:	4b50      	ldr	r3, [pc, #320]	@ (80013e4 <HAL_RCC_OscConfig+0x780>)
 80012a2:	681b      	ldr	r3, [r3, #0]
 80012a4:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80012a8:	2b00      	cmp	r3, #0
 80012aa:	d001      	beq.n	80012b0 <HAL_RCC_OscConfig+0x64c>
#endif
            )
          {
            return HAL_ERROR;
 80012ac:	2301      	movs	r3, #1
 80012ae:	e0ad      	b.n	800140c <HAL_RCC_OscConfig+0x7a8>
          }
          else
#endif /* RCC_PLLSAI1_SUPPORT || RCC_PLLSAI2_SUPPORT */
          {
            /* Disable the main PLL. */
            __HAL_RCC_PLL_DISABLE();
 80012b0:	4b4c      	ldr	r3, [pc, #304]	@ (80013e4 <HAL_RCC_OscConfig+0x780>)
 80012b2:	681b      	ldr	r3, [r3, #0]
 80012b4:	4a4b      	ldr	r2, [pc, #300]	@ (80013e4 <HAL_RCC_OscConfig+0x780>)
 80012b6:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 80012ba:	6013      	str	r3, [r2, #0]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 80012bc:	f7ff fb7c 	bl	80009b8 <HAL_GetTick>
 80012c0:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80012c2:	e008      	b.n	80012d6 <HAL_RCC_OscConfig+0x672>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80012c4:	f7ff fb78 	bl	80009b8 <HAL_GetTick>
 80012c8:	4602      	mov	r2, r0
 80012ca:	693b      	ldr	r3, [r7, #16]
 80012cc:	1ad3      	subs	r3, r2, r3
 80012ce:	2b02      	cmp	r3, #2
 80012d0:	d901      	bls.n	80012d6 <HAL_RCC_OscConfig+0x672>
              {
                return HAL_TIMEOUT;
 80012d2:	2303      	movs	r3, #3
 80012d4:	e09a      	b.n	800140c <HAL_RCC_OscConfig+0x7a8>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80012d6:	4b43      	ldr	r3, [pc, #268]	@ (80013e4 <HAL_RCC_OscConfig+0x780>)
 80012d8:	681b      	ldr	r3, [r3, #0]
 80012da:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80012de:	2b00      	cmp	r3, #0
 80012e0:	d1f0      	bne.n	80012c4 <HAL_RCC_OscConfig+0x660>
              }
            }

            /* Configure the main PLL clock source, multiplication and division factors. */
#if defined(RCC_PLLP_SUPPORT)
            __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80012e2:	4b40      	ldr	r3, [pc, #256]	@ (80013e4 <HAL_RCC_OscConfig+0x780>)
 80012e4:	68da      	ldr	r2, [r3, #12]
 80012e6:	4b40      	ldr	r3, [pc, #256]	@ (80013e8 <HAL_RCC_OscConfig+0x784>)
 80012e8:	4013      	ands	r3, r2
 80012ea:	687a      	ldr	r2, [r7, #4]
 80012ec:	6ad1      	ldr	r1, [r2, #44]	@ 0x2c
 80012ee:	687a      	ldr	r2, [r7, #4]
 80012f0:	6b12      	ldr	r2, [r2, #48]	@ 0x30
 80012f2:	3a01      	subs	r2, #1
 80012f4:	0112      	lsls	r2, r2, #4
 80012f6:	4311      	orrs	r1, r2
 80012f8:	687a      	ldr	r2, [r7, #4]
 80012fa:	6b52      	ldr	r2, [r2, #52]	@ 0x34
 80012fc:	0212      	lsls	r2, r2, #8
 80012fe:	4311      	orrs	r1, r2
 8001300:	687a      	ldr	r2, [r7, #4]
 8001302:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 8001304:	0852      	lsrs	r2, r2, #1
 8001306:	3a01      	subs	r2, #1
 8001308:	0552      	lsls	r2, r2, #21
 800130a:	4311      	orrs	r1, r2
 800130c:	687a      	ldr	r2, [r7, #4]
 800130e:	6c12      	ldr	r2, [r2, #64]	@ 0x40
 8001310:	0852      	lsrs	r2, r2, #1
 8001312:	3a01      	subs	r2, #1
 8001314:	0652      	lsls	r2, r2, #25
 8001316:	4311      	orrs	r1, r2
 8001318:	687a      	ldr	r2, [r7, #4]
 800131a:	6b92      	ldr	r2, [r2, #56]	@ 0x38
 800131c:	0912      	lsrs	r2, r2, #4
 800131e:	0452      	lsls	r2, r2, #17
 8001320:	430a      	orrs	r2, r1
 8001322:	4930      	ldr	r1, [pc, #192]	@ (80013e4 <HAL_RCC_OscConfig+0x780>)
 8001324:	4313      	orrs	r3, r2
 8001326:	60cb      	str	r3, [r1, #12]
                                 RCC_OscInitStruct->PLL.PLLQ,
                                 RCC_OscInitStruct->PLL.PLLR);
#endif

            /* Enable the main PLL. */
            __HAL_RCC_PLL_ENABLE();
 8001328:	4b2e      	ldr	r3, [pc, #184]	@ (80013e4 <HAL_RCC_OscConfig+0x780>)
 800132a:	681b      	ldr	r3, [r3, #0]
 800132c:	4a2d      	ldr	r2, [pc, #180]	@ (80013e4 <HAL_RCC_OscConfig+0x780>)
 800132e:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8001332:	6013      	str	r3, [r2, #0]

            /* Enable PLL System Clock output. */
            __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8001334:	4b2b      	ldr	r3, [pc, #172]	@ (80013e4 <HAL_RCC_OscConfig+0x780>)
 8001336:	68db      	ldr	r3, [r3, #12]
 8001338:	4a2a      	ldr	r2, [pc, #168]	@ (80013e4 <HAL_RCC_OscConfig+0x780>)
 800133a:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 800133e:	60d3      	str	r3, [r2, #12]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 8001340:	f7ff fb3a 	bl	80009b8 <HAL_GetTick>
 8001344:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8001346:	e008      	b.n	800135a <HAL_RCC_OscConfig+0x6f6>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001348:	f7ff fb36 	bl	80009b8 <HAL_GetTick>
 800134c:	4602      	mov	r2, r0
 800134e:	693b      	ldr	r3, [r7, #16]
 8001350:	1ad3      	subs	r3, r2, r3
 8001352:	2b02      	cmp	r3, #2
 8001354:	d901      	bls.n	800135a <HAL_RCC_OscConfig+0x6f6>
              {
                return HAL_TIMEOUT;
 8001356:	2303      	movs	r3, #3
 8001358:	e058      	b.n	800140c <HAL_RCC_OscConfig+0x7a8>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800135a:	4b22      	ldr	r3, [pc, #136]	@ (80013e4 <HAL_RCC_OscConfig+0x780>)
 800135c:	681b      	ldr	r3, [r3, #0]
 800135e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001362:	2b00      	cmp	r3, #0
 8001364:	d0f0      	beq.n	8001348 <HAL_RCC_OscConfig+0x6e4>
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 8001366:	e050      	b.n	800140a <HAL_RCC_OscConfig+0x7a6>
          }
        }
        else
        {
          /* PLL is already used as System core clock */
          return HAL_ERROR;
 8001368:	2301      	movs	r3, #1
 800136a:	e04f      	b.n	800140c <HAL_RCC_OscConfig+0x7a8>
      }
      else
      {
        /* PLL configuration is unchanged */
        /* Re-enable PLL if it was disabled (ie. low power mode) */
        if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800136c:	4b1d      	ldr	r3, [pc, #116]	@ (80013e4 <HAL_RCC_OscConfig+0x780>)
 800136e:	681b      	ldr	r3, [r3, #0]
 8001370:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001374:	2b00      	cmp	r3, #0
 8001376:	d148      	bne.n	800140a <HAL_RCC_OscConfig+0x7a6>
        {
          /* Enable the main PLL. */
          __HAL_RCC_PLL_ENABLE();
 8001378:	4b1a      	ldr	r3, [pc, #104]	@ (80013e4 <HAL_RCC_OscConfig+0x780>)
 800137a:	681b      	ldr	r3, [r3, #0]
 800137c:	4a19      	ldr	r2, [pc, #100]	@ (80013e4 <HAL_RCC_OscConfig+0x780>)
 800137e:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8001382:	6013      	str	r3, [r2, #0]

          /* Enable PLL System Clock output. */
          __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8001384:	4b17      	ldr	r3, [pc, #92]	@ (80013e4 <HAL_RCC_OscConfig+0x780>)
 8001386:	68db      	ldr	r3, [r3, #12]
 8001388:	4a16      	ldr	r2, [pc, #88]	@ (80013e4 <HAL_RCC_OscConfig+0x780>)
 800138a:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 800138e:	60d3      	str	r3, [r2, #12]

          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 8001390:	f7ff fb12 	bl	80009b8 <HAL_GetTick>
 8001394:	6138      	str	r0, [r7, #16]

          /* Wait till PLL is ready */
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8001396:	e008      	b.n	80013aa <HAL_RCC_OscConfig+0x746>
          {
            if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001398:	f7ff fb0e 	bl	80009b8 <HAL_GetTick>
 800139c:	4602      	mov	r2, r0
 800139e:	693b      	ldr	r3, [r7, #16]
 80013a0:	1ad3      	subs	r3, r2, r3
 80013a2:	2b02      	cmp	r3, #2
 80013a4:	d901      	bls.n	80013aa <HAL_RCC_OscConfig+0x746>
            {
              return HAL_TIMEOUT;
 80013a6:	2303      	movs	r3, #3
 80013a8:	e030      	b.n	800140c <HAL_RCC_OscConfig+0x7a8>
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80013aa:	4b0e      	ldr	r3, [pc, #56]	@ (80013e4 <HAL_RCC_OscConfig+0x780>)
 80013ac:	681b      	ldr	r3, [r3, #0]
 80013ae:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80013b2:	2b00      	cmp	r3, #0
 80013b4:	d0f0      	beq.n	8001398 <HAL_RCC_OscConfig+0x734>
 80013b6:	e028      	b.n	800140a <HAL_RCC_OscConfig+0x7a6>
      }
    }
    else
    {
      /* Check that PLL is not used as system clock or not */
      if(sysclk_source != RCC_CFGR_SWS_PLL)
 80013b8:	69bb      	ldr	r3, [r7, #24]
 80013ba:	2b0c      	cmp	r3, #12
 80013bc:	d023      	beq.n	8001406 <HAL_RCC_OscConfig+0x7a2>
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80013be:	4b09      	ldr	r3, [pc, #36]	@ (80013e4 <HAL_RCC_OscConfig+0x780>)
 80013c0:	681b      	ldr	r3, [r3, #0]
 80013c2:	4a08      	ldr	r2, [pc, #32]	@ (80013e4 <HAL_RCC_OscConfig+0x780>)
 80013c4:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 80013c8:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80013ca:	f7ff faf5 	bl	80009b8 <HAL_GetTick>
 80013ce:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80013d0:	e00c      	b.n	80013ec <HAL_RCC_OscConfig+0x788>
        {
          if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80013d2:	f7ff faf1 	bl	80009b8 <HAL_GetTick>
 80013d6:	4602      	mov	r2, r0
 80013d8:	693b      	ldr	r3, [r7, #16]
 80013da:	1ad3      	subs	r3, r2, r3
 80013dc:	2b02      	cmp	r3, #2
 80013de:	d905      	bls.n	80013ec <HAL_RCC_OscConfig+0x788>
          {
            return HAL_TIMEOUT;
 80013e0:	2303      	movs	r3, #3
 80013e2:	e013      	b.n	800140c <HAL_RCC_OscConfig+0x7a8>
 80013e4:	40021000 	.word	0x40021000
 80013e8:	f99d808c 	.word	0xf99d808c
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80013ec:	4b09      	ldr	r3, [pc, #36]	@ (8001414 <HAL_RCC_OscConfig+0x7b0>)
 80013ee:	681b      	ldr	r3, [r3, #0]
 80013f0:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80013f4:	2b00      	cmp	r3, #0
 80013f6:	d1ec      	bne.n	80013d2 <HAL_RCC_OscConfig+0x76e>
          }
        }
        /* Unselect main PLL clock source and disable main PLL outputs to save power */
#if defined(RCC_PLLSAI2_SUPPORT)
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_SAI3CLK);
 80013f8:	4b06      	ldr	r3, [pc, #24]	@ (8001414 <HAL_RCC_OscConfig+0x7b0>)
 80013fa:	68da      	ldr	r2, [r3, #12]
 80013fc:	4905      	ldr	r1, [pc, #20]	@ (8001414 <HAL_RCC_OscConfig+0x7b0>)
 80013fe:	4b06      	ldr	r3, [pc, #24]	@ (8001418 <HAL_RCC_OscConfig+0x7b4>)
 8001400:	4013      	ands	r3, r2
 8001402:	60cb      	str	r3, [r1, #12]
 8001404:	e001      	b.n	800140a <HAL_RCC_OscConfig+0x7a6>
#endif /* RCC_PLLSAI2_SUPPORT */
      }
      else
      {
        /* PLL is already used as System core clock */
        return HAL_ERROR;
 8001406:	2301      	movs	r3, #1
 8001408:	e000      	b.n	800140c <HAL_RCC_OscConfig+0x7a8>
      }
    }
  }
  return HAL_OK;
 800140a:	2300      	movs	r3, #0
}
 800140c:	4618      	mov	r0, r3
 800140e:	3720      	adds	r7, #32
 8001410:	46bd      	mov	sp, r7
 8001412:	bd80      	pop	{r7, pc}
 8001414:	40021000 	.word	0x40021000
 8001418:	feeefffc 	.word	0xfeeefffc

0800141c <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 800141c:	b580      	push	{r7, lr}
 800141e:	b084      	sub	sp, #16
 8001420:	af00      	add	r7, sp, #0
 8001422:	6078      	str	r0, [r7, #4]
 8001424:	6039      	str	r1, [r7, #0]
  uint32_t hpre = RCC_SYSCLK_DIV1;
#endif
  HAL_StatusTypeDef status;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8001426:	687b      	ldr	r3, [r7, #4]
 8001428:	2b00      	cmp	r3, #0
 800142a:	d101      	bne.n	8001430 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 800142c:	2301      	movs	r3, #1
 800142e:	e0e7      	b.n	8001600 <HAL_RCC_ClockConfig+0x1e4>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8001430:	4b75      	ldr	r3, [pc, #468]	@ (8001608 <HAL_RCC_ClockConfig+0x1ec>)
 8001432:	681b      	ldr	r3, [r3, #0]
 8001434:	f003 0307 	and.w	r3, r3, #7
 8001438:	683a      	ldr	r2, [r7, #0]
 800143a:	429a      	cmp	r2, r3
 800143c:	d910      	bls.n	8001460 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800143e:	4b72      	ldr	r3, [pc, #456]	@ (8001608 <HAL_RCC_ClockConfig+0x1ec>)
 8001440:	681b      	ldr	r3, [r3, #0]
 8001442:	f023 0207 	bic.w	r2, r3, #7
 8001446:	4970      	ldr	r1, [pc, #448]	@ (8001608 <HAL_RCC_ClockConfig+0x1ec>)
 8001448:	683b      	ldr	r3, [r7, #0]
 800144a:	4313      	orrs	r3, r2
 800144c:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800144e:	4b6e      	ldr	r3, [pc, #440]	@ (8001608 <HAL_RCC_ClockConfig+0x1ec>)
 8001450:	681b      	ldr	r3, [r3, #0]
 8001452:	f003 0307 	and.w	r3, r3, #7
 8001456:	683a      	ldr	r2, [r7, #0]
 8001458:	429a      	cmp	r2, r3
 800145a:	d001      	beq.n	8001460 <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 800145c:	2301      	movs	r3, #1
 800145e:	e0cf      	b.n	8001600 <HAL_RCC_ClockConfig+0x1e4>
    }
  }

  /*----------------- HCLK Configuration prior to SYSCLK----------------------*/
  /* Apply higher HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is increased */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8001460:	687b      	ldr	r3, [r7, #4]
 8001462:	681b      	ldr	r3, [r3, #0]
 8001464:	f003 0302 	and.w	r3, r3, #2
 8001468:	2b00      	cmp	r3, #0
 800146a:	d010      	beq.n	800148e <HAL_RCC_ClockConfig+0x72>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));

    if(RCC_ClkInitStruct->AHBCLKDivider > READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 800146c:	687b      	ldr	r3, [r7, #4]
 800146e:	689a      	ldr	r2, [r3, #8]
 8001470:	4b66      	ldr	r3, [pc, #408]	@ (800160c <HAL_RCC_ClockConfig+0x1f0>)
 8001472:	689b      	ldr	r3, [r3, #8]
 8001474:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8001478:	429a      	cmp	r2, r3
 800147a:	d908      	bls.n	800148e <HAL_RCC_ClockConfig+0x72>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800147c:	4b63      	ldr	r3, [pc, #396]	@ (800160c <HAL_RCC_ClockConfig+0x1f0>)
 800147e:	689b      	ldr	r3, [r3, #8]
 8001480:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8001484:	687b      	ldr	r3, [r7, #4]
 8001486:	689b      	ldr	r3, [r3, #8]
 8001488:	4960      	ldr	r1, [pc, #384]	@ (800160c <HAL_RCC_ClockConfig+0x1f0>)
 800148a:	4313      	orrs	r3, r2
 800148c:	608b      	str	r3, [r1, #8]
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800148e:	687b      	ldr	r3, [r7, #4]
 8001490:	681b      	ldr	r3, [r3, #0]
 8001492:	f003 0301 	and.w	r3, r3, #1
 8001496:	2b00      	cmp	r3, #0
 8001498:	d04c      	beq.n	8001534 <HAL_RCC_ClockConfig+0x118>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 800149a:	687b      	ldr	r3, [r7, #4]
 800149c:	685b      	ldr	r3, [r3, #4]
 800149e:	2b03      	cmp	r3, #3
 80014a0:	d107      	bne.n	80014b2 <HAL_RCC_ClockConfig+0x96>
    {
      /* Check the PLL ready flag */
      if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80014a2:	4b5a      	ldr	r3, [pc, #360]	@ (800160c <HAL_RCC_ClockConfig+0x1f0>)
 80014a4:	681b      	ldr	r3, [r3, #0]
 80014a6:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80014aa:	2b00      	cmp	r3, #0
 80014ac:	d121      	bne.n	80014f2 <HAL_RCC_ClockConfig+0xd6>
      {
        return HAL_ERROR;
 80014ae:	2301      	movs	r3, #1
 80014b0:	e0a6      	b.n	8001600 <HAL_RCC_ClockConfig+0x1e4>
#endif
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80014b2:	687b      	ldr	r3, [r7, #4]
 80014b4:	685b      	ldr	r3, [r3, #4]
 80014b6:	2b02      	cmp	r3, #2
 80014b8:	d107      	bne.n	80014ca <HAL_RCC_ClockConfig+0xae>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80014ba:	4b54      	ldr	r3, [pc, #336]	@ (800160c <HAL_RCC_ClockConfig+0x1f0>)
 80014bc:	681b      	ldr	r3, [r3, #0]
 80014be:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80014c2:	2b00      	cmp	r3, #0
 80014c4:	d115      	bne.n	80014f2 <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 80014c6:	2301      	movs	r3, #1
 80014c8:	e09a      	b.n	8001600 <HAL_RCC_ClockConfig+0x1e4>
        }
      }
      /* MSI is selected as System Clock Source */
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 80014ca:	687b      	ldr	r3, [r7, #4]
 80014cc:	685b      	ldr	r3, [r3, #4]
 80014ce:	2b00      	cmp	r3, #0
 80014d0:	d107      	bne.n	80014e2 <HAL_RCC_ClockConfig+0xc6>
      {
        /* Check the MSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 80014d2:	4b4e      	ldr	r3, [pc, #312]	@ (800160c <HAL_RCC_ClockConfig+0x1f0>)
 80014d4:	681b      	ldr	r3, [r3, #0]
 80014d6:	f003 0302 	and.w	r3, r3, #2
 80014da:	2b00      	cmp	r3, #0
 80014dc:	d109      	bne.n	80014f2 <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 80014de:	2301      	movs	r3, #1
 80014e0:	e08e      	b.n	8001600 <HAL_RCC_ClockConfig+0x1e4>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80014e2:	4b4a      	ldr	r3, [pc, #296]	@ (800160c <HAL_RCC_ClockConfig+0x1f0>)
 80014e4:	681b      	ldr	r3, [r3, #0]
 80014e6:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80014ea:	2b00      	cmp	r3, #0
 80014ec:	d101      	bne.n	80014f2 <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 80014ee:	2301      	movs	r3, #1
 80014f0:	e086      	b.n	8001600 <HAL_RCC_ClockConfig+0x1e4>
      }
#endif

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 80014f2:	4b46      	ldr	r3, [pc, #280]	@ (800160c <HAL_RCC_ClockConfig+0x1f0>)
 80014f4:	689b      	ldr	r3, [r3, #8]
 80014f6:	f023 0203 	bic.w	r2, r3, #3
 80014fa:	687b      	ldr	r3, [r7, #4]
 80014fc:	685b      	ldr	r3, [r3, #4]
 80014fe:	4943      	ldr	r1, [pc, #268]	@ (800160c <HAL_RCC_ClockConfig+0x1f0>)
 8001500:	4313      	orrs	r3, r2
 8001502:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8001504:	f7ff fa58 	bl	80009b8 <HAL_GetTick>
 8001508:	60f8      	str	r0, [r7, #12]

    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800150a:	e00a      	b.n	8001522 <HAL_RCC_ClockConfig+0x106>
    {
      if((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800150c:	f7ff fa54 	bl	80009b8 <HAL_GetTick>
 8001510:	4602      	mov	r2, r0
 8001512:	68fb      	ldr	r3, [r7, #12]
 8001514:	1ad3      	subs	r3, r2, r3
 8001516:	f241 3288 	movw	r2, #5000	@ 0x1388
 800151a:	4293      	cmp	r3, r2
 800151c:	d901      	bls.n	8001522 <HAL_RCC_ClockConfig+0x106>
      {
        return HAL_TIMEOUT;
 800151e:	2303      	movs	r3, #3
 8001520:	e06e      	b.n	8001600 <HAL_RCC_ClockConfig+0x1e4>
    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001522:	4b3a      	ldr	r3, [pc, #232]	@ (800160c <HAL_RCC_ClockConfig+0x1f0>)
 8001524:	689b      	ldr	r3, [r3, #8]
 8001526:	f003 020c 	and.w	r2, r3, #12
 800152a:	687b      	ldr	r3, [r7, #4]
 800152c:	685b      	ldr	r3, [r3, #4]
 800152e:	009b      	lsls	r3, r3, #2
 8001530:	429a      	cmp	r2, r3
 8001532:	d1eb      	bne.n	800150c <HAL_RCC_ClockConfig+0xf0>
  }
#endif

  /*----------------- HCLK Configuration after SYSCLK-------------------------*/
  /* Apply lower HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is set */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8001534:	687b      	ldr	r3, [r7, #4]
 8001536:	681b      	ldr	r3, [r3, #0]
 8001538:	f003 0302 	and.w	r3, r3, #2
 800153c:	2b00      	cmp	r3, #0
 800153e:	d010      	beq.n	8001562 <HAL_RCC_ClockConfig+0x146>
  {
    if(RCC_ClkInitStruct->AHBCLKDivider < READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 8001540:	687b      	ldr	r3, [r7, #4]
 8001542:	689a      	ldr	r2, [r3, #8]
 8001544:	4b31      	ldr	r3, [pc, #196]	@ (800160c <HAL_RCC_ClockConfig+0x1f0>)
 8001546:	689b      	ldr	r3, [r3, #8]
 8001548:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 800154c:	429a      	cmp	r2, r3
 800154e:	d208      	bcs.n	8001562 <HAL_RCC_ClockConfig+0x146>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8001550:	4b2e      	ldr	r3, [pc, #184]	@ (800160c <HAL_RCC_ClockConfig+0x1f0>)
 8001552:	689b      	ldr	r3, [r3, #8]
 8001554:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8001558:	687b      	ldr	r3, [r7, #4]
 800155a:	689b      	ldr	r3, [r3, #8]
 800155c:	492b      	ldr	r1, [pc, #172]	@ (800160c <HAL_RCC_ClockConfig+0x1f0>)
 800155e:	4313      	orrs	r3, r2
 8001560:	608b      	str	r3, [r1, #8]
    }
  }

  /* Allow decreasing of the number of wait states (because of lower CPU frequency expected) */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8001562:	4b29      	ldr	r3, [pc, #164]	@ (8001608 <HAL_RCC_ClockConfig+0x1ec>)
 8001564:	681b      	ldr	r3, [r3, #0]
 8001566:	f003 0307 	and.w	r3, r3, #7
 800156a:	683a      	ldr	r2, [r7, #0]
 800156c:	429a      	cmp	r2, r3
 800156e:	d210      	bcs.n	8001592 <HAL_RCC_ClockConfig+0x176>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001570:	4b25      	ldr	r3, [pc, #148]	@ (8001608 <HAL_RCC_ClockConfig+0x1ec>)
 8001572:	681b      	ldr	r3, [r3, #0]
 8001574:	f023 0207 	bic.w	r2, r3, #7
 8001578:	4923      	ldr	r1, [pc, #140]	@ (8001608 <HAL_RCC_ClockConfig+0x1ec>)
 800157a:	683b      	ldr	r3, [r7, #0]
 800157c:	4313      	orrs	r3, r2
 800157e:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8001580:	4b21      	ldr	r3, [pc, #132]	@ (8001608 <HAL_RCC_ClockConfig+0x1ec>)
 8001582:	681b      	ldr	r3, [r3, #0]
 8001584:	f003 0307 	and.w	r3, r3, #7
 8001588:	683a      	ldr	r2, [r7, #0]
 800158a:	429a      	cmp	r2, r3
 800158c:	d001      	beq.n	8001592 <HAL_RCC_ClockConfig+0x176>
    {
      return HAL_ERROR;
 800158e:	2301      	movs	r3, #1
 8001590:	e036      	b.n	8001600 <HAL_RCC_ClockConfig+0x1e4>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001592:	687b      	ldr	r3, [r7, #4]
 8001594:	681b      	ldr	r3, [r3, #0]
 8001596:	f003 0304 	and.w	r3, r3, #4
 800159a:	2b00      	cmp	r3, #0
 800159c:	d008      	beq.n	80015b0 <HAL_RCC_ClockConfig+0x194>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 800159e:	4b1b      	ldr	r3, [pc, #108]	@ (800160c <HAL_RCC_ClockConfig+0x1f0>)
 80015a0:	689b      	ldr	r3, [r3, #8]
 80015a2:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 80015a6:	687b      	ldr	r3, [r7, #4]
 80015a8:	68db      	ldr	r3, [r3, #12]
 80015aa:	4918      	ldr	r1, [pc, #96]	@ (800160c <HAL_RCC_ClockConfig+0x1f0>)
 80015ac:	4313      	orrs	r3, r2
 80015ae:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80015b0:	687b      	ldr	r3, [r7, #4]
 80015b2:	681b      	ldr	r3, [r3, #0]
 80015b4:	f003 0308 	and.w	r3, r3, #8
 80015b8:	2b00      	cmp	r3, #0
 80015ba:	d009      	beq.n	80015d0 <HAL_RCC_ClockConfig+0x1b4>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 80015bc:	4b13      	ldr	r3, [pc, #76]	@ (800160c <HAL_RCC_ClockConfig+0x1f0>)
 80015be:	689b      	ldr	r3, [r3, #8]
 80015c0:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 80015c4:	687b      	ldr	r3, [r7, #4]
 80015c6:	691b      	ldr	r3, [r3, #16]
 80015c8:	00db      	lsls	r3, r3, #3
 80015ca:	4910      	ldr	r1, [pc, #64]	@ (800160c <HAL_RCC_ClockConfig+0x1f0>)
 80015cc:	4313      	orrs	r3, r2
 80015ce:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 80015d0:	f000 f824 	bl	800161c <HAL_RCC_GetSysClockFreq>
 80015d4:	4602      	mov	r2, r0
 80015d6:	4b0d      	ldr	r3, [pc, #52]	@ (800160c <HAL_RCC_ClockConfig+0x1f0>)
 80015d8:	689b      	ldr	r3, [r3, #8]
 80015da:	091b      	lsrs	r3, r3, #4
 80015dc:	f003 030f 	and.w	r3, r3, #15
 80015e0:	490b      	ldr	r1, [pc, #44]	@ (8001610 <HAL_RCC_ClockConfig+0x1f4>)
 80015e2:	5ccb      	ldrb	r3, [r1, r3]
 80015e4:	f003 031f 	and.w	r3, r3, #31
 80015e8:	fa22 f303 	lsr.w	r3, r2, r3
 80015ec:	4a09      	ldr	r2, [pc, #36]	@ (8001614 <HAL_RCC_ClockConfig+0x1f8>)
 80015ee:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  status = HAL_InitTick(uwTickPrio);
 80015f0:	4b09      	ldr	r3, [pc, #36]	@ (8001618 <HAL_RCC_ClockConfig+0x1fc>)
 80015f2:	681b      	ldr	r3, [r3, #0]
 80015f4:	4618      	mov	r0, r3
 80015f6:	f7ff f98f 	bl	8000918 <HAL_InitTick>
 80015fa:	4603      	mov	r3, r0
 80015fc:	72fb      	strb	r3, [r7, #11]

  return status;
 80015fe:	7afb      	ldrb	r3, [r7, #11]
}
 8001600:	4618      	mov	r0, r3
 8001602:	3710      	adds	r7, #16
 8001604:	46bd      	mov	sp, r7
 8001606:	bd80      	pop	{r7, pc}
 8001608:	40022000 	.word	0x40022000
 800160c:	40021000 	.word	0x40021000
 8001610:	08001884 	.word	0x08001884
 8001614:	2000012c 	.word	0x2000012c
 8001618:	20000130 	.word	0x20000130

0800161c <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 800161c:	b480      	push	{r7}
 800161e:	b089      	sub	sp, #36	@ 0x24
 8001620:	af00      	add	r7, sp, #0
  uint32_t msirange = 0U, sysclockfreq = 0U;
 8001622:	2300      	movs	r3, #0
 8001624:	61fb      	str	r3, [r7, #28]
 8001626:	2300      	movs	r3, #0
 8001628:	61bb      	str	r3, [r7, #24]
  uint32_t pllvco, pllsource, pllr, pllm;    /* no init needed */
  uint32_t sysclk_source, pll_oscsource;

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 800162a:	4b3e      	ldr	r3, [pc, #248]	@ (8001724 <HAL_RCC_GetSysClockFreq+0x108>)
 800162c:	689b      	ldr	r3, [r3, #8]
 800162e:	f003 030c 	and.w	r3, r3, #12
 8001632:	613b      	str	r3, [r7, #16]
  pll_oscsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 8001634:	4b3b      	ldr	r3, [pc, #236]	@ (8001724 <HAL_RCC_GetSysClockFreq+0x108>)
 8001636:	68db      	ldr	r3, [r3, #12]
 8001638:	f003 0303 	and.w	r3, r3, #3
 800163c:	60fb      	str	r3, [r7, #12]

  if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 800163e:	693b      	ldr	r3, [r7, #16]
 8001640:	2b00      	cmp	r3, #0
 8001642:	d005      	beq.n	8001650 <HAL_RCC_GetSysClockFreq+0x34>
 8001644:	693b      	ldr	r3, [r7, #16]
 8001646:	2b0c      	cmp	r3, #12
 8001648:	d121      	bne.n	800168e <HAL_RCC_GetSysClockFreq+0x72>
     ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_oscsource == RCC_PLLSOURCE_MSI)))
 800164a:	68fb      	ldr	r3, [r7, #12]
 800164c:	2b01      	cmp	r3, #1
 800164e:	d11e      	bne.n	800168e <HAL_RCC_GetSysClockFreq+0x72>
  {
    /* MSI or PLL with MSI source used as system clock source */

    /* Get SYSCLK source */
    if(READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == 0U)
 8001650:	4b34      	ldr	r3, [pc, #208]	@ (8001724 <HAL_RCC_GetSysClockFreq+0x108>)
 8001652:	681b      	ldr	r3, [r3, #0]
 8001654:	f003 0308 	and.w	r3, r3, #8
 8001658:	2b00      	cmp	r3, #0
 800165a:	d107      	bne.n	800166c <HAL_RCC_GetSysClockFreq+0x50>
    { /* MSISRANGE from RCC_CSR applies */
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 800165c:	4b31      	ldr	r3, [pc, #196]	@ (8001724 <HAL_RCC_GetSysClockFreq+0x108>)
 800165e:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8001662:	0a1b      	lsrs	r3, r3, #8
 8001664:	f003 030f 	and.w	r3, r3, #15
 8001668:	61fb      	str	r3, [r7, #28]
 800166a:	e005      	b.n	8001678 <HAL_RCC_GetSysClockFreq+0x5c>
    }
    else
    { /* MSIRANGE from RCC_CR applies */
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 800166c:	4b2d      	ldr	r3, [pc, #180]	@ (8001724 <HAL_RCC_GetSysClockFreq+0x108>)
 800166e:	681b      	ldr	r3, [r3, #0]
 8001670:	091b      	lsrs	r3, r3, #4
 8001672:	f003 030f 	and.w	r3, r3, #15
 8001676:	61fb      	str	r3, [r7, #28]
    }
    /*MSI frequency range in HZ*/
    msirange = MSIRangeTable[msirange];
 8001678:	4a2b      	ldr	r2, [pc, #172]	@ (8001728 <HAL_RCC_GetSysClockFreq+0x10c>)
 800167a:	69fb      	ldr	r3, [r7, #28]
 800167c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001680:	61fb      	str	r3, [r7, #28]

    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8001682:	693b      	ldr	r3, [r7, #16]
 8001684:	2b00      	cmp	r3, #0
 8001686:	d10d      	bne.n	80016a4 <HAL_RCC_GetSysClockFreq+0x88>
    {
      /* MSI used as system clock source */
      sysclockfreq = msirange;
 8001688:	69fb      	ldr	r3, [r7, #28]
 800168a:	61bb      	str	r3, [r7, #24]
    if(sysclk_source == RCC_CFGR_SWS_MSI)
 800168c:	e00a      	b.n	80016a4 <HAL_RCC_GetSysClockFreq+0x88>
    }
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSI)
 800168e:	693b      	ldr	r3, [r7, #16]
 8001690:	2b04      	cmp	r3, #4
 8001692:	d102      	bne.n	800169a <HAL_RCC_GetSysClockFreq+0x7e>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 8001694:	4b25      	ldr	r3, [pc, #148]	@ (800172c <HAL_RCC_GetSysClockFreq+0x110>)
 8001696:	61bb      	str	r3, [r7, #24]
 8001698:	e004      	b.n	80016a4 <HAL_RCC_GetSysClockFreq+0x88>
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSE)
 800169a:	693b      	ldr	r3, [r7, #16]
 800169c:	2b08      	cmp	r3, #8
 800169e:	d101      	bne.n	80016a4 <HAL_RCC_GetSysClockFreq+0x88>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 80016a0:	4b23      	ldr	r3, [pc, #140]	@ (8001730 <HAL_RCC_GetSysClockFreq+0x114>)
 80016a2:	61bb      	str	r3, [r7, #24]
  else
  {
    /* unexpected case: sysclockfreq at 0 */
  }

  if(sysclk_source == RCC_CFGR_SWS_PLL)
 80016a4:	693b      	ldr	r3, [r7, #16]
 80016a6:	2b0c      	cmp	r3, #12
 80016a8:	d134      	bne.n	8001714 <HAL_RCC_GetSysClockFreq+0xf8>
    /* PLL used as system clock  source */

    /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE) * PLLN / PLLM
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 80016aa:	4b1e      	ldr	r3, [pc, #120]	@ (8001724 <HAL_RCC_GetSysClockFreq+0x108>)
 80016ac:	68db      	ldr	r3, [r3, #12]
 80016ae:	f003 0303 	and.w	r3, r3, #3
 80016b2:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 80016b4:	68bb      	ldr	r3, [r7, #8]
 80016b6:	2b02      	cmp	r3, #2
 80016b8:	d003      	beq.n	80016c2 <HAL_RCC_GetSysClockFreq+0xa6>
 80016ba:	68bb      	ldr	r3, [r7, #8]
 80016bc:	2b03      	cmp	r3, #3
 80016be:	d003      	beq.n	80016c8 <HAL_RCC_GetSysClockFreq+0xac>
 80016c0:	e005      	b.n	80016ce <HAL_RCC_GetSysClockFreq+0xb2>
    {
    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
      pllvco = HSI_VALUE;
 80016c2:	4b1a      	ldr	r3, [pc, #104]	@ (800172c <HAL_RCC_GetSysClockFreq+0x110>)
 80016c4:	617b      	str	r3, [r7, #20]
      break;
 80016c6:	e005      	b.n	80016d4 <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = HSE_VALUE;
 80016c8:	4b19      	ldr	r3, [pc, #100]	@ (8001730 <HAL_RCC_GetSysClockFreq+0x114>)
 80016ca:	617b      	str	r3, [r7, #20]
      break;
 80016cc:	e002      	b.n	80016d4 <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
    default:
      pllvco = msirange;
 80016ce:	69fb      	ldr	r3, [r7, #28]
 80016d0:	617b      	str	r3, [r7, #20]
      break;
 80016d2:	bf00      	nop
    }
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 80016d4:	4b13      	ldr	r3, [pc, #76]	@ (8001724 <HAL_RCC_GetSysClockFreq+0x108>)
 80016d6:	68db      	ldr	r3, [r3, #12]
 80016d8:	091b      	lsrs	r3, r3, #4
 80016da:	f003 0307 	and.w	r3, r3, #7
 80016de:	3301      	adds	r3, #1
 80016e0:	607b      	str	r3, [r7, #4]
    pllvco = (pllvco * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)) / pllm;
 80016e2:	4b10      	ldr	r3, [pc, #64]	@ (8001724 <HAL_RCC_GetSysClockFreq+0x108>)
 80016e4:	68db      	ldr	r3, [r3, #12]
 80016e6:	0a1b      	lsrs	r3, r3, #8
 80016e8:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80016ec:	697a      	ldr	r2, [r7, #20]
 80016ee:	fb03 f202 	mul.w	r2, r3, r2
 80016f2:	687b      	ldr	r3, [r7, #4]
 80016f4:	fbb2 f3f3 	udiv	r3, r2, r3
 80016f8:	617b      	str	r3, [r7, #20]
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 80016fa:	4b0a      	ldr	r3, [pc, #40]	@ (8001724 <HAL_RCC_GetSysClockFreq+0x108>)
 80016fc:	68db      	ldr	r3, [r3, #12]
 80016fe:	0e5b      	lsrs	r3, r3, #25
 8001700:	f003 0303 	and.w	r3, r3, #3
 8001704:	3301      	adds	r3, #1
 8001706:	005b      	lsls	r3, r3, #1
 8001708:	603b      	str	r3, [r7, #0]
    sysclockfreq = pllvco / pllr;
 800170a:	697a      	ldr	r2, [r7, #20]
 800170c:	683b      	ldr	r3, [r7, #0]
 800170e:	fbb2 f3f3 	udiv	r3, r2, r3
 8001712:	61bb      	str	r3, [r7, #24]
  }

  return sysclockfreq;
 8001714:	69bb      	ldr	r3, [r7, #24]
}
 8001716:	4618      	mov	r0, r3
 8001718:	3724      	adds	r7, #36	@ 0x24
 800171a:	46bd      	mov	sp, r7
 800171c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001720:	4770      	bx	lr
 8001722:	bf00      	nop
 8001724:	40021000 	.word	0x40021000
 8001728:	08001894 	.word	0x08001894
 800172c:	00f42400 	.word	0x00f42400
 8001730:	007a1200 	.word	0x007a1200

08001734 <RCC_SetFlashLatencyFromMSIRange>:
            voltage range.
  * @param  msirange  MSI range value from RCC_MSIRANGE_0 to RCC_MSIRANGE_11
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t msirange)
{
 8001734:	b580      	push	{r7, lr}
 8001736:	b086      	sub	sp, #24
 8001738:	af00      	add	r7, sp, #0
 800173a:	6078      	str	r0, [r7, #4]
  uint32_t vos;
  uint32_t latency = FLASH_LATENCY_0;  /* default value 0WS */
 800173c:	2300      	movs	r3, #0
 800173e:	613b      	str	r3, [r7, #16]

  if(__HAL_RCC_PWR_IS_CLK_ENABLED())
 8001740:	4b2a      	ldr	r3, [pc, #168]	@ (80017ec <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8001742:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001744:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001748:	2b00      	cmp	r3, #0
 800174a:	d003      	beq.n	8001754 <RCC_SetFlashLatencyFromMSIRange+0x20>
  {
    vos = HAL_PWREx_GetVoltageRange();
 800174c:	f7ff fa26 	bl	8000b9c <HAL_PWREx_GetVoltageRange>
 8001750:	6178      	str	r0, [r7, #20]
 8001752:	e014      	b.n	800177e <RCC_SetFlashLatencyFromMSIRange+0x4a>
  }
  else
  {
    __HAL_RCC_PWR_CLK_ENABLE();
 8001754:	4b25      	ldr	r3, [pc, #148]	@ (80017ec <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8001756:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001758:	4a24      	ldr	r2, [pc, #144]	@ (80017ec <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 800175a:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800175e:	6593      	str	r3, [r2, #88]	@ 0x58
 8001760:	4b22      	ldr	r3, [pc, #136]	@ (80017ec <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8001762:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001764:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001768:	60fb      	str	r3, [r7, #12]
 800176a:	68fb      	ldr	r3, [r7, #12]
    vos = HAL_PWREx_GetVoltageRange();
 800176c:	f7ff fa16 	bl	8000b9c <HAL_PWREx_GetVoltageRange>
 8001770:	6178      	str	r0, [r7, #20]
    __HAL_RCC_PWR_CLK_DISABLE();
 8001772:	4b1e      	ldr	r3, [pc, #120]	@ (80017ec <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8001774:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001776:	4a1d      	ldr	r2, [pc, #116]	@ (80017ec <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8001778:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800177c:	6593      	str	r3, [r2, #88]	@ 0x58
  }

  if(vos == PWR_REGULATOR_VOLTAGE_SCALE1)
 800177e:	697b      	ldr	r3, [r7, #20]
 8001780:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8001784:	d10b      	bne.n	800179e <RCC_SetFlashLatencyFromMSIRange+0x6a>
  {
    if(msirange > RCC_MSIRANGE_8)
 8001786:	687b      	ldr	r3, [r7, #4]
 8001788:	2b80      	cmp	r3, #128	@ 0x80
 800178a:	d919      	bls.n	80017c0 <RCC_SetFlashLatencyFromMSIRange+0x8c>
    {
      /* MSI > 16Mhz */
      if(msirange > RCC_MSIRANGE_10)
 800178c:	687b      	ldr	r3, [r7, #4]
 800178e:	2ba0      	cmp	r3, #160	@ 0xa0
 8001790:	d902      	bls.n	8001798 <RCC_SetFlashLatencyFromMSIRange+0x64>
      {
        /* MSI 48Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 8001792:	2302      	movs	r3, #2
 8001794:	613b      	str	r3, [r7, #16]
 8001796:	e013      	b.n	80017c0 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else
      {
        /* MSI 24Mhz or 32Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 8001798:	2301      	movs	r3, #1
 800179a:	613b      	str	r3, [r7, #16]
 800179c:	e010      	b.n	80017c0 <RCC_SetFlashLatencyFromMSIRange+0x8c>
        latency = FLASH_LATENCY_1; /* 1WS */
      }
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#else
    if(msirange > RCC_MSIRANGE_8)
 800179e:	687b      	ldr	r3, [r7, #4]
 80017a0:	2b80      	cmp	r3, #128	@ 0x80
 80017a2:	d902      	bls.n	80017aa <RCC_SetFlashLatencyFromMSIRange+0x76>
    {
      /* MSI > 16Mhz */
      latency = FLASH_LATENCY_3; /* 3WS */
 80017a4:	2303      	movs	r3, #3
 80017a6:	613b      	str	r3, [r7, #16]
 80017a8:	e00a      	b.n	80017c0 <RCC_SetFlashLatencyFromMSIRange+0x8c>
    }
    else
    {
      if(msirange == RCC_MSIRANGE_8)
 80017aa:	687b      	ldr	r3, [r7, #4]
 80017ac:	2b80      	cmp	r3, #128	@ 0x80
 80017ae:	d102      	bne.n	80017b6 <RCC_SetFlashLatencyFromMSIRange+0x82>
      {
        /* MSI 16Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 80017b0:	2302      	movs	r3, #2
 80017b2:	613b      	str	r3, [r7, #16]
 80017b4:	e004      	b.n	80017c0 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else if(msirange == RCC_MSIRANGE_7)
 80017b6:	687b      	ldr	r3, [r7, #4]
 80017b8:	2b70      	cmp	r3, #112	@ 0x70
 80017ba:	d101      	bne.n	80017c0 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      {
        /* MSI 8Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 80017bc:	2301      	movs	r3, #1
 80017be:	613b      	str	r3, [r7, #16]
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#endif
  }

  __HAL_FLASH_SET_LATENCY(latency);
 80017c0:	4b0b      	ldr	r3, [pc, #44]	@ (80017f0 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 80017c2:	681b      	ldr	r3, [r3, #0]
 80017c4:	f023 0207 	bic.w	r2, r3, #7
 80017c8:	4909      	ldr	r1, [pc, #36]	@ (80017f0 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 80017ca:	693b      	ldr	r3, [r7, #16]
 80017cc:	4313      	orrs	r3, r2
 80017ce:	600b      	str	r3, [r1, #0]

  /* Check that the new number of wait states is taken into account to access the Flash
     memory by reading the FLASH_ACR register */
  if(__HAL_FLASH_GET_LATENCY() != latency)
 80017d0:	4b07      	ldr	r3, [pc, #28]	@ (80017f0 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 80017d2:	681b      	ldr	r3, [r3, #0]
 80017d4:	f003 0307 	and.w	r3, r3, #7
 80017d8:	693a      	ldr	r2, [r7, #16]
 80017da:	429a      	cmp	r2, r3
 80017dc:	d001      	beq.n	80017e2 <RCC_SetFlashLatencyFromMSIRange+0xae>
  {
    return HAL_ERROR;
 80017de:	2301      	movs	r3, #1
 80017e0:	e000      	b.n	80017e4 <RCC_SetFlashLatencyFromMSIRange+0xb0>
  }

  return HAL_OK;
 80017e2:	2300      	movs	r3, #0
}
 80017e4:	4618      	mov	r0, r3
 80017e6:	3718      	adds	r7, #24
 80017e8:	46bd      	mov	sp, r7
 80017ea:	bd80      	pop	{r7, pc}
 80017ec:	40021000 	.word	0x40021000
 80017f0:	40022000 	.word	0x40022000

080017f4 <memset>:
 80017f4:	4402      	add	r2, r0
 80017f6:	4603      	mov	r3, r0
 80017f8:	4293      	cmp	r3, r2
 80017fa:	d100      	bne.n	80017fe <memset+0xa>
 80017fc:	4770      	bx	lr
 80017fe:	f803 1b01 	strb.w	r1, [r3], #1
 8001802:	e7f9      	b.n	80017f8 <memset+0x4>

08001804 <__libc_init_array>:
 8001804:	b570      	push	{r4, r5, r6, lr}
 8001806:	4d0d      	ldr	r5, [pc, #52]	@ (800183c <__libc_init_array+0x38>)
 8001808:	4c0d      	ldr	r4, [pc, #52]	@ (8001840 <__libc_init_array+0x3c>)
 800180a:	1b64      	subs	r4, r4, r5
 800180c:	10a4      	asrs	r4, r4, #2
 800180e:	2600      	movs	r6, #0
 8001810:	42a6      	cmp	r6, r4
 8001812:	d109      	bne.n	8001828 <__libc_init_array+0x24>
 8001814:	4d0b      	ldr	r5, [pc, #44]	@ (8001844 <__libc_init_array+0x40>)
 8001816:	4c0c      	ldr	r4, [pc, #48]	@ (8001848 <__libc_init_array+0x44>)
 8001818:	f000 f818 	bl	800184c <_init>
 800181c:	1b64      	subs	r4, r4, r5
 800181e:	10a4      	asrs	r4, r4, #2
 8001820:	2600      	movs	r6, #0
 8001822:	42a6      	cmp	r6, r4
 8001824:	d105      	bne.n	8001832 <__libc_init_array+0x2e>
 8001826:	bd70      	pop	{r4, r5, r6, pc}
 8001828:	f855 3b04 	ldr.w	r3, [r5], #4
 800182c:	4798      	blx	r3
 800182e:	3601      	adds	r6, #1
 8001830:	e7ee      	b.n	8001810 <__libc_init_array+0xc>
 8001832:	f855 3b04 	ldr.w	r3, [r5], #4
 8001836:	4798      	blx	r3
 8001838:	3601      	adds	r6, #1
 800183a:	e7f2      	b.n	8001822 <__libc_init_array+0x1e>
 800183c:	080018c4 	.word	0x080018c4
 8001840:	080018c4 	.word	0x080018c4
 8001844:	080018c4 	.word	0x080018c4
 8001848:	080018c8 	.word	0x080018c8

0800184c <_init>:
 800184c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800184e:	bf00      	nop
 8001850:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8001852:	bc08      	pop	{r3}
 8001854:	469e      	mov	lr, r3
 8001856:	4770      	bx	lr

08001858 <_fini>:
 8001858:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800185a:	bf00      	nop
 800185c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800185e:	bc08      	pop	{r3}
 8001860:	469e      	mov	lr, r3
 8001862:	4770      	bx	lr
