git clone --depth 1 --no-tags https://github.com/AssisRaphael/Banco_de_registradores_Verilog.git f:/verilog_sva_gh_scraper/data/full_repos/291481204
git clone --depth 1 --no-tags https://github.com/WangXuan95/FPGA-USB-Device.git f:/verilog_sva_gh_scraper/data/full_repos/292806830
git clone --depth 1 --no-tags https://github.com/wuxx/Colorlight-FPGA-Projects.git f:/verilog_sva_gh_scraper/data/full_repos/293705373
git clone --depth 1 --no-tags https://github.com/openpower-cores/a2o.git f:/verilog_sva_gh_scraper/data/full_repos/295408620
git clone --depth 1 --no-tags https://github.com/pnnl/OpenCGRA.git f:/verilog_sva_gh_scraper/data/full_repos/296382149
git clone --depth 1 --no-tags https://github.com/StefanSchippers/xschem_sky130.git f:/verilog_sva_gh_scraper/data/full_repos/301889741
git clone --depth 1 --no-tags https://github.com/OVGN/OpenHBMC.git f:/verilog_sva_gh_scraper/data/full_repos/296984489
git clone --depth 1 --no-tags https://github.com/ash-olakangal/RISC-V-Processor.git f:/verilog_sva_gh_scraper/data/full_repos/302036724
git clone --depth 1 --no-tags https://github.com/irmo-de/xilinx-risc-v.git f:/verilog_sva_gh_scraper/data/full_repos/302090988
git clone --depth 1 --no-tags https://github.com/IObundle/iob-lib.git f:/verilog_sva_gh_scraper/data/full_repos/293954136
git clone --depth 1 --no-tags https://github.com/gpthimble/Home-Brew-Computer.git f:/verilog_sva_gh_scraper/data/full_repos/300615511
git clone --depth 1 --no-tags https://github.com/spider-tronix/VLSI.git f:/verilog_sva_gh_scraper/data/full_repos/299881445
git clone --depth 1 --no-tags https://github.com/no2fpga/no2hub75.git f:/verilog_sva_gh_scraper/data/full_repos/293637107
git clone --depth 1 --no-tags https://github.com/ultraembedded/core_mmc.git f:/verilog_sva_gh_scraper/data/full_repos/295549707
git clone --depth 1 --no-tags https://github.com/tuliopereirab/arithmetic-encoder-av1.git f:/verilog_sva_gh_scraper/data/full_repos/297957242
git clone --depth 1 --no-tags https://github.com/racerxdl/biggateboy.git f:/verilog_sva_gh_scraper/data/full_repos/302169013
git clone --depth 1 --no-tags https://github.com/tinyvision-ai-inc/ice40_power.git f:/verilog_sva_gh_scraper/data/full_repos/298408695
git clone --depth 1 --no-tags https://github.com/mayshin10/CNN-Accelerator.git f:/verilog_sva_gh_scraper/data/full_repos/301134864
git clone --depth 1 --no-tags https://github.com/boaaaang/CNN-Implementation-in-Verilog.git f:/verilog_sva_gh_scraper/data/full_repos/298584622
git clone --depth 1 --no-tags https://github.com/iccircle/gamegirl.git f:/verilog_sva_gh_scraper/data/full_repos/292432576
git clone --depth 1 --no-tags https://github.com/SubZer0811/VLSI.git f:/verilog_sva_gh_scraper/data/full_repos/296577335
git clone --depth 1 --no-tags https://github.com/Zigazou/myterminal.git f:/verilog_sva_gh_scraper/data/full_repos/293137621
git clone --depth 1 --no-tags https://github.com/sfu-arch/X-Cache.git f:/verilog_sva_gh_scraper/data/full_repos/297710550
git clone --depth 1 --no-tags https://github.com/no2fpga/no2ice40.git f:/verilog_sva_gh_scraper/data/full_repos/293632886
git clone --depth 1 --no-tags https://github.com/KiranThomasCherian/VLSI-and-Computer-Architecture.git f:/verilog_sva_gh_scraper/data/full_repos/301135023
git clone --depth 1 --no-tags https://github.com/hhhxiao/Pipeline-CPU.git f:/verilog_sva_gh_scraper/data/full_repos/297369289
git clone --depth 1 --no-tags https://github.com/mattvenn/pyfda-cocotb-demo.git f:/verilog_sva_gh_scraper/data/full_repos/297927783
git clone --depth 1 --no-tags https://github.com/DegateCommunity/DegateDemoProjects.git f:/verilog_sva_gh_scraper/data/full_repos/296884971
git clone --depth 1 --no-tags https://github.com/AlxyF/CAN-fpga.git f:/verilog_sva_gh_scraper/data/full_repos/300654197
git clone --depth 1 --no-tags https://github.com/AbdullahAnsarii/BandPassFilter.git f:/verilog_sva_gh_scraper/data/full_repos/293307382
git clone --depth 1 --no-tags https://github.com/adnanbaysal/TRNG-with-Ring-Oscillators-in-Verilog.git f:/verilog_sva_gh_scraper/data/full_repos/297560762
git clone --depth 1 --no-tags https://github.com/thiemchu/rvcorep.git f:/verilog_sva_gh_scraper/data/full_repos/293214472
git clone --depth 1 --no-tags https://github.com/dawsonjon/chips_v.git f:/verilog_sva_gh_scraper/data/full_repos/295802216
git clone --depth 1 --no-tags https://github.com/ECASLab/AxLS.git f:/verilog_sva_gh_scraper/data/full_repos/293550346
git clone --depth 1 --no-tags https://github.com/yewhenp/PureFPGA.git f:/verilog_sva_gh_scraper/data/full_repos/292488063
git clone --depth 1 --no-tags https://github.com/HYSUM-TOBBETU/AES-Encryption-Verilog-Pipelined-Implementation-128bit.git f:/verilog_sva_gh_scraper/data/full_repos/300372894
git clone --depth 1 --no-tags https://github.com/pta-project-repo/pta-artifacts.git f:/verilog_sva_gh_scraper/data/full_repos/299571861
git clone --depth 1 --no-tags https://github.com/ripplesaround/BIT_miniCPU.git f:/verilog_sva_gh_scraper/data/full_repos/297507779
git clone --depth 1 --no-tags https://github.com/kingyoPiyo/Tang-Nano_100BASE-FX_Talker.git f:/verilog_sva_gh_scraper/data/full_repos/297091172
git clone --depth 1 --no-tags https://github.com/YutaPic/FPU.git f:/verilog_sva_gh_scraper/data/full_repos/301646776
git clone --depth 1 --no-tags https://github.com/cole-maxwell/Gamma_Filter_DE1_SoC_FPGA.git f:/verilog_sva_gh_scraper/data/full_repos/300433483
git clone --depth 1 --no-tags https://github.com/elec-otago/openvga.git f:/verilog_sva_gh_scraper/data/full_repos/297223229
git clone --depth 1 --no-tags https://github.com/regymm/mit_sd_controller_improved.git f:/verilog_sva_gh_scraper/data/full_repos/293752402
git clone --depth 1 --no-tags https://github.com/Serenos/BIT_CPU.git f:/verilog_sva_gh_scraper/data/full_repos/293395260
git clone --depth 1 --no-tags https://github.com/Jaccelerator/FPGA-DigitalClock.git f:/verilog_sva_gh_scraper/data/full_repos/299510723
git clone --depth 1 --no-tags https://github.com/LimeSlice/SD-Host-Controller.git f:/verilog_sva_gh_scraper/data/full_repos/297730805
git clone --depth 1 --no-tags https://github.com/hi631/FPGA-MacPlus.git f:/verilog_sva_gh_scraper/data/full_repos/300794521
git clone --depth 1 --no-tags https://github.com/asfdrwe/simpleTD4.git f:/verilog_sva_gh_scraper/data/full_repos/301038404
git clone --depth 1 --no-tags https://github.com/chiplicity/openfpga.git f:/verilog_sva_gh_scraper/data/full_repos/301764953
git clone --depth 1 --no-tags https://github.com/srikumar25/AHB2APB.git f:/verilog_sva_gh_scraper/data/full_repos/297561368
git clone --depth 1 --no-tags https://github.com/sfu-arch/SPAGHETTI.git f:/verilog_sva_gh_scraper/data/full_repos/295254983
git clone --depth 1 --no-tags https://github.com/Atharva-Vaze/213-Viterbi-Decoder-using-Verilog.git f:/verilog_sva_gh_scraper/data/full_repos/292864172
git clone --depth 1 --no-tags https://github.com/mew27/pipeline-DES-verilog.git f:/verilog_sva_gh_scraper/data/full_repos/298056847
git clone --depth 1 --no-tags https://github.com/MichaelBell/HovalaagCPU.git f:/verilog_sva_gh_scraper/data/full_repos/298899544
git clone --depth 1 --no-tags https://github.com/pengmiao-usc/FPGA-LSTM-Intel.git f:/verilog_sva_gh_scraper/data/full_repos/294016612
git clone --depth 1 --no-tags https://github.com/vikvs64/pmod-dvi.git f:/verilog_sva_gh_scraper/data/full_repos/295812433
git clone --depth 1 --no-tags https://github.com/maheshbhatk/spi.git f:/verilog_sva_gh_scraper/data/full_repos/296846133
git clone --depth 1 --no-tags https://github.com/C-Elegans/ulx3s_sdram.git f:/verilog_sva_gh_scraper/data/full_repos/300392906
git clone --depth 1 --no-tags https://github.com/pankti26/Hazard-Detection-Unit.git f:/verilog_sva_gh_scraper/data/full_repos/299060672
git clone --depth 1 --no-tags https://github.com/chesha1/lock.git f:/verilog_sva_gh_scraper/data/full_repos/299161452
git clone --depth 1 --no-tags https://github.com/Scriabing/noc_modified.git f:/verilog_sva_gh_scraper/data/full_repos/296335715
git clone --depth 1 --no-tags https://github.com/Waldenth/WHU-Principles-of-Computer-Organization.git f:/verilog_sva_gh_scraper/data/full_repos/294451811
git clone --depth 1 --no-tags https://github.com/CRThu/Carrot-Inside-RF-Transmitter.git f:/verilog_sva_gh_scraper/data/full_repos/294429907
git clone --depth 1 --no-tags https://github.com/hi631/tang-nano.git f:/verilog_sva_gh_scraper/data/full_repos/299579038
git clone --depth 1 --no-tags https://github.com/DeanDev94/FPGA-Audio-Effects-System.git f:/verilog_sva_gh_scraper/data/full_repos/295313864
git clone --depth 1 --no-tags https://github.com/algyan/IntelFPGA_AzureOTA.git f:/verilog_sva_gh_scraper/data/full_repos/293700107
git clone --depth 1 --no-tags https://github.com/eddygta17/avsdpll_3v3.git f:/verilog_sva_gh_scraper/data/full_repos/293473527
git clone --depth 1 --no-tags https://github.com/ukashasohail/MIPS_32bit_SCDP_Verilog.git f:/verilog_sva_gh_scraper/data/full_repos/295826597
git clone --depth 1 --no-tags https://github.com/nandland/bluetooth-rn4871-demo.git f:/verilog_sva_gh_scraper/data/full_repos/301249549
git clone --depth 1 --no-tags https://github.com/mtpsa/P4-NetFPGA-MTPSA.git f:/verilog_sva_gh_scraper/data/full_repos/294227013
git clone --depth 1 --no-tags https://github.com/Petersoj/EdgeDetectionASIC.git f:/verilog_sva_gh_scraper/data/full_repos/296720541
git clone --depth 1 --no-tags https://github.com/j-christensen/DE10-Lite-Projects.git f:/verilog_sva_gh_scraper/data/full_repos/297504750
git clone --depth 1 --no-tags https://github.com/sinofp/napalm.git f:/verilog_sva_gh_scraper/data/full_repos/293441883
git clone --depth 1 --no-tags https://github.com/m-shahrestani/Cruise-Control.git f:/verilog_sva_gh_scraper/data/full_repos/299686127
git clone --depth 1 --no-tags https://github.com/schilkp/PmodADC.git f:/verilog_sva_gh_scraper/data/full_repos/297885341
git clone --depth 1 --no-tags https://github.com/remberto-uaz/Rob7MicrosAgo2020.git f:/verilog_sva_gh_scraper/data/full_repos/293577086
git clone --depth 1 --no-tags https://github.com/trivik261/VLSI.git f:/verilog_sva_gh_scraper/data/full_repos/293556365
git clone --depth 1 --no-tags https://github.com/mahdirezaie336/CruiseControl.git f:/verilog_sva_gh_scraper/data/full_repos/295111850
git clone --depth 1 --no-tags https://github.com/ucb-cs250/fabric_team.git f:/verilog_sva_gh_scraper/data/full_repos/300139162
git clone --depth 1 --no-tags https://github.com/tmahlburg/picoramsoc.git f:/verilog_sva_gh_scraper/data/full_repos/296611298
git clone --depth 1 --no-tags https://github.com/SarahToscano/Verilog-for-fun.git f:/verilog_sva_gh_scraper/data/full_repos/293979972
git clone --depth 1 --no-tags https://github.com/neptuno-fpga/board_test.git f:/verilog_sva_gh_scraper/data/full_repos/301218948
git clone --depth 1 --no-tags https://github.com/Adaptable-Switch/AS_test.git f:/verilog_sva_gh_scraper/data/full_repos/296997608
git clone --depth 1 --no-tags https://github.com/yuchaosu/Integrated-design-of-computer-systems.git f:/verilog_sva_gh_scraper/data/full_repos/293502362
git clone --depth 1 --no-tags https://github.com/amadeus-mips/amadeus-formal.git f:/verilog_sva_gh_scraper/data/full_repos/294719941
git clone --depth 1 --no-tags https://github.com/RW-FPGA-devel-Team/zet_MiSTer.git f:/verilog_sva_gh_scraper/data/full_repos/300428375
git clone --depth 1 --no-tags https://github.com/dh73/OpenCLue.git f:/verilog_sva_gh_scraper/data/full_repos/300982420
git clone --depth 1 --no-tags https://github.com/haohaoqian/pipeline.git f:/verilog_sva_gh_scraper/data/full_repos/299859943
git clone --depth 1 --no-tags https://github.com/nietzhuang/2017-CIC-Contest---LED-Display-Controller.git f:/verilog_sva_gh_scraper/data/full_repos/298178980
git clone --depth 1 --no-tags https://github.com/YushengZhao/BUAA_Computer_Organization_Projects.git f:/verilog_sva_gh_scraper/data/full_repos/294735878
git clone --depth 1 --no-tags https://github.com/AIChipx/Pixels-Machine-II.git f:/verilog_sva_gh_scraper/data/full_repos/296100034
git clone --depth 1 --no-tags https://github.com/kuby1412/Open-Source-Verilog-Projects.git f:/verilog_sva_gh_scraper/data/full_repos/296655274
git clone --depth 1 --no-tags https://github.com/bingyizh233/ASAP2020.git f:/verilog_sva_gh_scraper/data/full_repos/300812013
git clone --depth 1 --no-tags https://github.com/amromanov/open_la.git f:/verilog_sva_gh_scraper/data/full_repos/297640166
git clone --depth 1 --no-tags https://github.com/makerinchina-iot/learning-riscv.git f:/verilog_sva_gh_scraper/data/full_repos/298474965
git clone --depth 1 --no-tags https://github.com/pgroupATusc/XOR-hash.git f:/verilog_sva_gh_scraper/data/full_repos/300706353
git clone --depth 1 --no-tags https://github.com/tirumalnaidu/uvm-i2c-controller.git f:/verilog_sva_gh_scraper/data/full_repos/298325855
git clone --depth 1 --no-tags https://github.com/ht-zhou/IRsend_FPGA.git f:/verilog_sva_gh_scraper/data/full_repos/297961600
git clone --depth 1 --no-tags https://github.com/dalilavieira/CGRAmapping.git f:/verilog_sva_gh_scraper/data/full_repos/294720062
git clone --depth 1 --no-tags https://github.com/mhnam/verilog.git f:/verilog_sva_gh_scraper/data/full_repos/300234957
