Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (lin64) Build 2552052 Fri May 24 14:47:09 MDT 2019
| Date         : Thu Dec  8 15:02:15 2022
| Host         : micro09 running 64-bit Debian GNU/Linux 10 (buster)
| Command      : report_timing_summary -max_paths 10 -file design_1_wrapper_timing_summary_routed.rpt -pb design_1_wrapper_timing_summary_routed.pb -rpx design_1_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : design_1_wrapper
| Device       : 7z020-clg484
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 14 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -8.381     -131.456                     16                  949        0.102        0.000                      0                  949        2.387        0.000                       0                   371  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                            Waveform(ns)         Period(ns)      Frequency(MHz)
-----                            ------------         ----------      --------------
sys_clock                        {0.000 5.000}        10.000          100.000         
  clk_out1_design_1_clk_wiz_0_0  {0.000 3.367}        6.734           148.500         
  clkfbout_design_1_clk_wiz_0_0  {0.000 20.000}       40.000          25.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clock                                                                                                                                                                          3.000        0.000                       0                     1  
  clk_out1_design_1_clk_wiz_0_0       -8.381     -131.456                     16                  949        0.102        0.000                      0                  949        2.387        0.000                       0                   367  
  clkfbout_design_1_clk_wiz_0_0                                                                                                                                                   37.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clock
  To Clock:  sys_clock

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clock
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { sys_clock }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y0  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_design_1_clk_wiz_0_0
  To Clock:  clk_out1_design_1_clk_wiz_0_0

Setup :           16  Failing Endpoints,  Worst Slack       -8.381ns,  Total Violation     -131.456ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.102ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.387ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -8.381ns  (required time - arrival time)
  Source:                 design_1_i/dataGen_0/inst/dataCounter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_sync_fifo.FIFO_INST/XPM_FIFO_SYNC_INST/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/DIADI[11]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_out1_design_1_clk_wiz_0_0 rise@6.734ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        14.556ns  (logic 10.284ns (70.651%)  route 4.272ns (29.349%))
  Logic Levels:           14  (CARRY4=9 DSP48E1=2 LUT2=3)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.417ns = ( 5.317 - 6.734 ) 
    Source Clock Delay      (SCD):    -0.815ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.218ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.713    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=365, routed)         1.797    -0.815    design_1_i/dataGen_0/inst/i_clk
    SLICE_X97Y9          FDRE                                         r  design_1_i/dataGen_0/inst/dataCounter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y9          FDRE (Prop_fdre_C_Q)         0.456    -0.359 r  design_1_i/dataGen_0/inst/dataCounter_reg[1]/Q
                         net (fo=3, routed)           0.514     0.156    design_1_i/dataGen_0/inst/sel0[1]
    SLICE_X94Y9          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637     0.793 r  design_1_i/dataGen_0/inst/o_data4_carry/CO[3]
                         net (fo=1, routed)           0.000     0.793    design_1_i/dataGen_0/inst/o_data4_carry_n_0
    SLICE_X94Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     0.910 r  design_1_i/dataGen_0/inst/o_data4_carry__0/CO[3]
                         net (fo=1, routed)           0.000     0.910    design_1_i/dataGen_0/inst/o_data4_carry__0_n_0
    SLICE_X94Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.027 r  design_1_i/dataGen_0/inst/o_data4_carry__1/CO[3]
                         net (fo=1, routed)           0.000     1.027    design_1_i/dataGen_0/inst/o_data4_carry__1_n_0
    SLICE_X94Y12         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     1.342 r  design_1_i/dataGen_0/inst/o_data4_carry__2/O[3]
                         net (fo=4, routed)           0.747     2.089    design_1_i/dataGen_0/inst/o_data4_carry__2_n_4
    DSP48_X3Y5           DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.219     6.308 r  design_1_i/dataGen_0/inst/o_data3__0/PCOUT[47]
                         net (fo=1, routed)           0.002     6.310    design_1_i/dataGen_0/inst/o_data3__0_n_106
    DSP48_X3Y6           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[4])
                                                      1.518     7.828 r  design_1_i/dataGen_0/inst/o_data3__1/P[4]
                         net (fo=2, routed)           0.958     8.786    design_1_i/dataGen_0/inst/o_data3__1_n_101
    SLICE_X93Y12         LUT2 (Prop_lut2_I0_O)        0.124     8.910 r  design_1_i/dataGen_0/inst/o_data3_carry__0_i_3/O
                         net (fo=1, routed)           0.000     8.910    design_1_i/dataGen_0/inst/o_data3_carry__0_i_3_n_0
    SLICE_X93Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.460 r  design_1_i/dataGen_0/inst/o_data3_carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.460    design_1_i/dataGen_0/inst/o_data3_carry__0_n_0
    SLICE_X93Y13         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.794 r  design_1_i/dataGen_0/inst/o_data3_carry__1/O[1]
                         net (fo=1, routed)           0.714    10.508    design_1_i/dataGen_0/inst/o_data3_carry__1_n_6
    SLICE_X92Y10         LUT2 (Prop_lut2_I1_O)        0.303    10.811 r  design_1_i/dataGen_0/inst/o_data2_carry__5_i_3/O
                         net (fo=1, routed)           0.000    10.811    design_1_i/dataGen_0/inst/o_data2_carry__5_i_3_n_0
    SLICE_X92Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    11.344 r  design_1_i/dataGen_0/inst/o_data2_carry__5/CO[3]
                         net (fo=1, routed)           0.000    11.344    design_1_i/dataGen_0/inst/o_data2_carry__5_n_0
    SLICE_X92Y11         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    11.563 f  design_1_i/dataGen_0/inst/o_data2_carry__6/O[0]
                         net (fo=1, routed)           0.602    12.165    design_1_i/dataGen_0/inst/o_data2[28]
    SLICE_X91Y11         LUT2 (Prop_lut2_I0_O)        0.295    12.460 r  design_1_i/dataGen_0/inst/o_data1_carry__2_i_2/O
                         net (fo=1, routed)           0.000    12.460    design_1_i/dataGen_0/inst/o_data1_carry__2_i_2_n_0
    SLICE_X91Y11         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.547    13.007 r  design_1_i/dataGen_0/inst/o_data1_carry__2/O[2]
                         net (fo=16, routed)          0.734    13.742    design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_sync_fifo.FIFO_INST/XPM_FIFO_SYNC_INST/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/dina[11]
    RAMB36_X4Y2          RAMB36E1                                     r  design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_sync_fifo.FIFO_INST/XPM_FIFO_SYNC_INST/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/DIADI[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      6.734     6.734 r  
    Y9                                                0.000     6.734 r  sys_clock (IN)
                         net (fo=0)                   0.000     6.734    design_1_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420     8.154 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.316    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     1.878 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     3.569    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.660 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=365, routed)         1.657     5.317    design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_sync_fifo.FIFO_INST/XPM_FIFO_SYNC_INST/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clka
    RAMB36_X4Y2          RAMB36E1                                     r  design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_sync_fifo.FIFO_INST/XPM_FIFO_SYNC_INST/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKARDCLK
                         clock pessimism              0.577     5.894    
                         clock uncertainty           -0.114     5.779    
    RAMB36_X4Y2          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[11])
                                                     -0.419     5.360    design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_sync_fifo.FIFO_INST/XPM_FIFO_SYNC_INST/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg
  -------------------------------------------------------------------
                         required time                          5.360    
                         arrival time                         -13.742    
  -------------------------------------------------------------------
                         slack                                 -8.381    

Slack (VIOLATED) :        -8.381ns  (required time - arrival time)
  Source:                 design_1_i/dataGen_0/inst/dataCounter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_sync_fifo.FIFO_INST/XPM_FIFO_SYNC_INST/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/DIADI[13]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_out1_design_1_clk_wiz_0_0 rise@6.734ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        14.556ns  (logic 10.284ns (70.651%)  route 4.272ns (29.349%))
  Logic Levels:           14  (CARRY4=9 DSP48E1=2 LUT2=3)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.417ns = ( 5.317 - 6.734 ) 
    Source Clock Delay      (SCD):    -0.815ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.218ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.713    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=365, routed)         1.797    -0.815    design_1_i/dataGen_0/inst/i_clk
    SLICE_X97Y9          FDRE                                         r  design_1_i/dataGen_0/inst/dataCounter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y9          FDRE (Prop_fdre_C_Q)         0.456    -0.359 r  design_1_i/dataGen_0/inst/dataCounter_reg[1]/Q
                         net (fo=3, routed)           0.514     0.156    design_1_i/dataGen_0/inst/sel0[1]
    SLICE_X94Y9          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637     0.793 r  design_1_i/dataGen_0/inst/o_data4_carry/CO[3]
                         net (fo=1, routed)           0.000     0.793    design_1_i/dataGen_0/inst/o_data4_carry_n_0
    SLICE_X94Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     0.910 r  design_1_i/dataGen_0/inst/o_data4_carry__0/CO[3]
                         net (fo=1, routed)           0.000     0.910    design_1_i/dataGen_0/inst/o_data4_carry__0_n_0
    SLICE_X94Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.027 r  design_1_i/dataGen_0/inst/o_data4_carry__1/CO[3]
                         net (fo=1, routed)           0.000     1.027    design_1_i/dataGen_0/inst/o_data4_carry__1_n_0
    SLICE_X94Y12         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     1.342 r  design_1_i/dataGen_0/inst/o_data4_carry__2/O[3]
                         net (fo=4, routed)           0.747     2.089    design_1_i/dataGen_0/inst/o_data4_carry__2_n_4
    DSP48_X3Y5           DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.219     6.308 r  design_1_i/dataGen_0/inst/o_data3__0/PCOUT[47]
                         net (fo=1, routed)           0.002     6.310    design_1_i/dataGen_0/inst/o_data3__0_n_106
    DSP48_X3Y6           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[4])
                                                      1.518     7.828 r  design_1_i/dataGen_0/inst/o_data3__1/P[4]
                         net (fo=2, routed)           0.958     8.786    design_1_i/dataGen_0/inst/o_data3__1_n_101
    SLICE_X93Y12         LUT2 (Prop_lut2_I0_O)        0.124     8.910 r  design_1_i/dataGen_0/inst/o_data3_carry__0_i_3/O
                         net (fo=1, routed)           0.000     8.910    design_1_i/dataGen_0/inst/o_data3_carry__0_i_3_n_0
    SLICE_X93Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.460 r  design_1_i/dataGen_0/inst/o_data3_carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.460    design_1_i/dataGen_0/inst/o_data3_carry__0_n_0
    SLICE_X93Y13         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.794 r  design_1_i/dataGen_0/inst/o_data3_carry__1/O[1]
                         net (fo=1, routed)           0.714    10.508    design_1_i/dataGen_0/inst/o_data3_carry__1_n_6
    SLICE_X92Y10         LUT2 (Prop_lut2_I1_O)        0.303    10.811 r  design_1_i/dataGen_0/inst/o_data2_carry__5_i_3/O
                         net (fo=1, routed)           0.000    10.811    design_1_i/dataGen_0/inst/o_data2_carry__5_i_3_n_0
    SLICE_X92Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    11.344 r  design_1_i/dataGen_0/inst/o_data2_carry__5/CO[3]
                         net (fo=1, routed)           0.000    11.344    design_1_i/dataGen_0/inst/o_data2_carry__5_n_0
    SLICE_X92Y11         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    11.563 f  design_1_i/dataGen_0/inst/o_data2_carry__6/O[0]
                         net (fo=1, routed)           0.602    12.165    design_1_i/dataGen_0/inst/o_data2[28]
    SLICE_X91Y11         LUT2 (Prop_lut2_I0_O)        0.295    12.460 r  design_1_i/dataGen_0/inst/o_data1_carry__2_i_2/O
                         net (fo=1, routed)           0.000    12.460    design_1_i/dataGen_0/inst/o_data1_carry__2_i_2_n_0
    SLICE_X91Y11         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.547    13.007 r  design_1_i/dataGen_0/inst/o_data1_carry__2/O[2]
                         net (fo=16, routed)          0.734    13.742    design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_sync_fifo.FIFO_INST/XPM_FIFO_SYNC_INST/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/dina[13]
    RAMB36_X4Y2          RAMB36E1                                     r  design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_sync_fifo.FIFO_INST/XPM_FIFO_SYNC_INST/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/DIADI[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      6.734     6.734 r  
    Y9                                                0.000     6.734 r  sys_clock (IN)
                         net (fo=0)                   0.000     6.734    design_1_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420     8.154 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.316    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     1.878 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     3.569    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.660 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=365, routed)         1.657     5.317    design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_sync_fifo.FIFO_INST/XPM_FIFO_SYNC_INST/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clka
    RAMB36_X4Y2          RAMB36E1                                     r  design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_sync_fifo.FIFO_INST/XPM_FIFO_SYNC_INST/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKARDCLK
                         clock pessimism              0.577     5.894    
                         clock uncertainty           -0.114     5.779    
    RAMB36_X4Y2          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[13])
                                                     -0.419     5.360    design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_sync_fifo.FIFO_INST/XPM_FIFO_SYNC_INST/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg
  -------------------------------------------------------------------
                         required time                          5.360    
                         arrival time                         -13.742    
  -------------------------------------------------------------------
                         slack                                 -8.381    

Slack (VIOLATED) :        -8.350ns  (required time - arrival time)
  Source:                 design_1_i/dataGen_0/inst/dataCounter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_sync_fifo.FIFO_INST/XPM_FIFO_SYNC_INST/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/DIADI[15]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_out1_design_1_clk_wiz_0_0 rise@6.734ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        14.525ns  (logic 10.284ns (70.803%)  route 4.241ns (29.197%))
  Logic Levels:           14  (CARRY4=9 DSP48E1=2 LUT2=3)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.417ns = ( 5.317 - 6.734 ) 
    Source Clock Delay      (SCD):    -0.815ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.218ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.713    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=365, routed)         1.797    -0.815    design_1_i/dataGen_0/inst/i_clk
    SLICE_X97Y9          FDRE                                         r  design_1_i/dataGen_0/inst/dataCounter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y9          FDRE (Prop_fdre_C_Q)         0.456    -0.359 r  design_1_i/dataGen_0/inst/dataCounter_reg[1]/Q
                         net (fo=3, routed)           0.514     0.156    design_1_i/dataGen_0/inst/sel0[1]
    SLICE_X94Y9          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637     0.793 r  design_1_i/dataGen_0/inst/o_data4_carry/CO[3]
                         net (fo=1, routed)           0.000     0.793    design_1_i/dataGen_0/inst/o_data4_carry_n_0
    SLICE_X94Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     0.910 r  design_1_i/dataGen_0/inst/o_data4_carry__0/CO[3]
                         net (fo=1, routed)           0.000     0.910    design_1_i/dataGen_0/inst/o_data4_carry__0_n_0
    SLICE_X94Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.027 r  design_1_i/dataGen_0/inst/o_data4_carry__1/CO[3]
                         net (fo=1, routed)           0.000     1.027    design_1_i/dataGen_0/inst/o_data4_carry__1_n_0
    SLICE_X94Y12         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     1.342 r  design_1_i/dataGen_0/inst/o_data4_carry__2/O[3]
                         net (fo=4, routed)           0.747     2.089    design_1_i/dataGen_0/inst/o_data4_carry__2_n_4
    DSP48_X3Y5           DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.219     6.308 r  design_1_i/dataGen_0/inst/o_data3__0/PCOUT[47]
                         net (fo=1, routed)           0.002     6.310    design_1_i/dataGen_0/inst/o_data3__0_n_106
    DSP48_X3Y6           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[4])
                                                      1.518     7.828 r  design_1_i/dataGen_0/inst/o_data3__1/P[4]
                         net (fo=2, routed)           0.958     8.786    design_1_i/dataGen_0/inst/o_data3__1_n_101
    SLICE_X93Y12         LUT2 (Prop_lut2_I0_O)        0.124     8.910 r  design_1_i/dataGen_0/inst/o_data3_carry__0_i_3/O
                         net (fo=1, routed)           0.000     8.910    design_1_i/dataGen_0/inst/o_data3_carry__0_i_3_n_0
    SLICE_X93Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.460 r  design_1_i/dataGen_0/inst/o_data3_carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.460    design_1_i/dataGen_0/inst/o_data3_carry__0_n_0
    SLICE_X93Y13         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.794 r  design_1_i/dataGen_0/inst/o_data3_carry__1/O[1]
                         net (fo=1, routed)           0.714    10.508    design_1_i/dataGen_0/inst/o_data3_carry__1_n_6
    SLICE_X92Y10         LUT2 (Prop_lut2_I1_O)        0.303    10.811 r  design_1_i/dataGen_0/inst/o_data2_carry__5_i_3/O
                         net (fo=1, routed)           0.000    10.811    design_1_i/dataGen_0/inst/o_data2_carry__5_i_3_n_0
    SLICE_X92Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    11.344 r  design_1_i/dataGen_0/inst/o_data2_carry__5/CO[3]
                         net (fo=1, routed)           0.000    11.344    design_1_i/dataGen_0/inst/o_data2_carry__5_n_0
    SLICE_X92Y11         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    11.563 f  design_1_i/dataGen_0/inst/o_data2_carry__6/O[0]
                         net (fo=1, routed)           0.602    12.165    design_1_i/dataGen_0/inst/o_data2[28]
    SLICE_X91Y11         LUT2 (Prop_lut2_I0_O)        0.295    12.460 r  design_1_i/dataGen_0/inst/o_data1_carry__2_i_2/O
                         net (fo=1, routed)           0.000    12.460    design_1_i/dataGen_0/inst/o_data1_carry__2_i_2_n_0
    SLICE_X91Y11         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.547    13.007 r  design_1_i/dataGen_0/inst/o_data1_carry__2/O[2]
                         net (fo=16, routed)          0.703    13.710    design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_sync_fifo.FIFO_INST/XPM_FIFO_SYNC_INST/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/dina[15]
    RAMB36_X4Y2          RAMB36E1                                     r  design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_sync_fifo.FIFO_INST/XPM_FIFO_SYNC_INST/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/DIADI[15]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      6.734     6.734 r  
    Y9                                                0.000     6.734 r  sys_clock (IN)
                         net (fo=0)                   0.000     6.734    design_1_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420     8.154 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.316    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     1.878 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     3.569    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.660 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=365, routed)         1.657     5.317    design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_sync_fifo.FIFO_INST/XPM_FIFO_SYNC_INST/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clka
    RAMB36_X4Y2          RAMB36E1                                     r  design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_sync_fifo.FIFO_INST/XPM_FIFO_SYNC_INST/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKARDCLK
                         clock pessimism              0.577     5.894    
                         clock uncertainty           -0.114     5.779    
    RAMB36_X4Y2          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[15])
                                                     -0.419     5.360    design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_sync_fifo.FIFO_INST/XPM_FIFO_SYNC_INST/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg
  -------------------------------------------------------------------
                         required time                          5.360    
                         arrival time                         -13.710    
  -------------------------------------------------------------------
                         slack                                 -8.350    

Slack (VIOLATED) :        -8.339ns  (required time - arrival time)
  Source:                 design_1_i/dataGen_0/inst/dataCounter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_sync_fifo.FIFO_INST/XPM_FIFO_SYNC_INST/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/DIADI[21]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_out1_design_1_clk_wiz_0_0 rise@6.734ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        14.514ns  (logic 10.284ns (70.854%)  route 4.230ns (29.146%))
  Logic Levels:           14  (CARRY4=9 DSP48E1=2 LUT2=3)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.417ns = ( 5.317 - 6.734 ) 
    Source Clock Delay      (SCD):    -0.815ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.218ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.713    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=365, routed)         1.797    -0.815    design_1_i/dataGen_0/inst/i_clk
    SLICE_X97Y9          FDRE                                         r  design_1_i/dataGen_0/inst/dataCounter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y9          FDRE (Prop_fdre_C_Q)         0.456    -0.359 r  design_1_i/dataGen_0/inst/dataCounter_reg[1]/Q
                         net (fo=3, routed)           0.514     0.156    design_1_i/dataGen_0/inst/sel0[1]
    SLICE_X94Y9          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637     0.793 r  design_1_i/dataGen_0/inst/o_data4_carry/CO[3]
                         net (fo=1, routed)           0.000     0.793    design_1_i/dataGen_0/inst/o_data4_carry_n_0
    SLICE_X94Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     0.910 r  design_1_i/dataGen_0/inst/o_data4_carry__0/CO[3]
                         net (fo=1, routed)           0.000     0.910    design_1_i/dataGen_0/inst/o_data4_carry__0_n_0
    SLICE_X94Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.027 r  design_1_i/dataGen_0/inst/o_data4_carry__1/CO[3]
                         net (fo=1, routed)           0.000     1.027    design_1_i/dataGen_0/inst/o_data4_carry__1_n_0
    SLICE_X94Y12         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     1.342 r  design_1_i/dataGen_0/inst/o_data4_carry__2/O[3]
                         net (fo=4, routed)           0.747     2.089    design_1_i/dataGen_0/inst/o_data4_carry__2_n_4
    DSP48_X3Y5           DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.219     6.308 r  design_1_i/dataGen_0/inst/o_data3__0/PCOUT[47]
                         net (fo=1, routed)           0.002     6.310    design_1_i/dataGen_0/inst/o_data3__0_n_106
    DSP48_X3Y6           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[4])
                                                      1.518     7.828 r  design_1_i/dataGen_0/inst/o_data3__1/P[4]
                         net (fo=2, routed)           0.958     8.786    design_1_i/dataGen_0/inst/o_data3__1_n_101
    SLICE_X93Y12         LUT2 (Prop_lut2_I0_O)        0.124     8.910 r  design_1_i/dataGen_0/inst/o_data3_carry__0_i_3/O
                         net (fo=1, routed)           0.000     8.910    design_1_i/dataGen_0/inst/o_data3_carry__0_i_3_n_0
    SLICE_X93Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.460 r  design_1_i/dataGen_0/inst/o_data3_carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.460    design_1_i/dataGen_0/inst/o_data3_carry__0_n_0
    SLICE_X93Y13         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.794 r  design_1_i/dataGen_0/inst/o_data3_carry__1/O[1]
                         net (fo=1, routed)           0.714    10.508    design_1_i/dataGen_0/inst/o_data3_carry__1_n_6
    SLICE_X92Y10         LUT2 (Prop_lut2_I1_O)        0.303    10.811 r  design_1_i/dataGen_0/inst/o_data2_carry__5_i_3/O
                         net (fo=1, routed)           0.000    10.811    design_1_i/dataGen_0/inst/o_data2_carry__5_i_3_n_0
    SLICE_X92Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    11.344 r  design_1_i/dataGen_0/inst/o_data2_carry__5/CO[3]
                         net (fo=1, routed)           0.000    11.344    design_1_i/dataGen_0/inst/o_data2_carry__5_n_0
    SLICE_X92Y11         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    11.563 f  design_1_i/dataGen_0/inst/o_data2_carry__6/O[0]
                         net (fo=1, routed)           0.602    12.165    design_1_i/dataGen_0/inst/o_data2[28]
    SLICE_X91Y11         LUT2 (Prop_lut2_I0_O)        0.295    12.460 r  design_1_i/dataGen_0/inst/o_data1_carry__2_i_2/O
                         net (fo=1, routed)           0.000    12.460    design_1_i/dataGen_0/inst/o_data1_carry__2_i_2_n_0
    SLICE_X91Y11         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.547    13.007 r  design_1_i/dataGen_0/inst/o_data1_carry__2/O[2]
                         net (fo=16, routed)          0.692    13.700    design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_sync_fifo.FIFO_INST/XPM_FIFO_SYNC_INST/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/dina[21]
    RAMB36_X4Y2          RAMB36E1                                     r  design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_sync_fifo.FIFO_INST/XPM_FIFO_SYNC_INST/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/DIADI[21]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      6.734     6.734 r  
    Y9                                                0.000     6.734 r  sys_clock (IN)
                         net (fo=0)                   0.000     6.734    design_1_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420     8.154 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.316    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     1.878 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     3.569    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.660 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=365, routed)         1.657     5.317    design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_sync_fifo.FIFO_INST/XPM_FIFO_SYNC_INST/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clka
    RAMB36_X4Y2          RAMB36E1                                     r  design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_sync_fifo.FIFO_INST/XPM_FIFO_SYNC_INST/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKARDCLK
                         clock pessimism              0.577     5.894    
                         clock uncertainty           -0.114     5.779    
    RAMB36_X4Y2          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[21])
                                                     -0.419     5.360    design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_sync_fifo.FIFO_INST/XPM_FIFO_SYNC_INST/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg
  -------------------------------------------------------------------
                         required time                          5.360    
                         arrival time                         -13.700    
  -------------------------------------------------------------------
                         slack                                 -8.339    

Slack (VIOLATED) :        -8.330ns  (required time - arrival time)
  Source:                 design_1_i/dataGen_0/inst/dataCounter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_sync_fifo.FIFO_INST/XPM_FIFO_SYNC_INST/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/DIADI[23]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_out1_design_1_clk_wiz_0_0 rise@6.734ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        14.505ns  (logic 10.284ns (70.898%)  route 4.221ns (29.102%))
  Logic Levels:           14  (CARRY4=9 DSP48E1=2 LUT2=3)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.417ns = ( 5.317 - 6.734 ) 
    Source Clock Delay      (SCD):    -0.815ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.218ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.713    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=365, routed)         1.797    -0.815    design_1_i/dataGen_0/inst/i_clk
    SLICE_X97Y9          FDRE                                         r  design_1_i/dataGen_0/inst/dataCounter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y9          FDRE (Prop_fdre_C_Q)         0.456    -0.359 r  design_1_i/dataGen_0/inst/dataCounter_reg[1]/Q
                         net (fo=3, routed)           0.514     0.156    design_1_i/dataGen_0/inst/sel0[1]
    SLICE_X94Y9          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637     0.793 r  design_1_i/dataGen_0/inst/o_data4_carry/CO[3]
                         net (fo=1, routed)           0.000     0.793    design_1_i/dataGen_0/inst/o_data4_carry_n_0
    SLICE_X94Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     0.910 r  design_1_i/dataGen_0/inst/o_data4_carry__0/CO[3]
                         net (fo=1, routed)           0.000     0.910    design_1_i/dataGen_0/inst/o_data4_carry__0_n_0
    SLICE_X94Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.027 r  design_1_i/dataGen_0/inst/o_data4_carry__1/CO[3]
                         net (fo=1, routed)           0.000     1.027    design_1_i/dataGen_0/inst/o_data4_carry__1_n_0
    SLICE_X94Y12         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     1.342 r  design_1_i/dataGen_0/inst/o_data4_carry__2/O[3]
                         net (fo=4, routed)           0.747     2.089    design_1_i/dataGen_0/inst/o_data4_carry__2_n_4
    DSP48_X3Y5           DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.219     6.308 r  design_1_i/dataGen_0/inst/o_data3__0/PCOUT[47]
                         net (fo=1, routed)           0.002     6.310    design_1_i/dataGen_0/inst/o_data3__0_n_106
    DSP48_X3Y6           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[4])
                                                      1.518     7.828 r  design_1_i/dataGen_0/inst/o_data3__1/P[4]
                         net (fo=2, routed)           0.958     8.786    design_1_i/dataGen_0/inst/o_data3__1_n_101
    SLICE_X93Y12         LUT2 (Prop_lut2_I0_O)        0.124     8.910 r  design_1_i/dataGen_0/inst/o_data3_carry__0_i_3/O
                         net (fo=1, routed)           0.000     8.910    design_1_i/dataGen_0/inst/o_data3_carry__0_i_3_n_0
    SLICE_X93Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.460 r  design_1_i/dataGen_0/inst/o_data3_carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.460    design_1_i/dataGen_0/inst/o_data3_carry__0_n_0
    SLICE_X93Y13         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.794 r  design_1_i/dataGen_0/inst/o_data3_carry__1/O[1]
                         net (fo=1, routed)           0.714    10.508    design_1_i/dataGen_0/inst/o_data3_carry__1_n_6
    SLICE_X92Y10         LUT2 (Prop_lut2_I1_O)        0.303    10.811 r  design_1_i/dataGen_0/inst/o_data2_carry__5_i_3/O
                         net (fo=1, routed)           0.000    10.811    design_1_i/dataGen_0/inst/o_data2_carry__5_i_3_n_0
    SLICE_X92Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    11.344 r  design_1_i/dataGen_0/inst/o_data2_carry__5/CO[3]
                         net (fo=1, routed)           0.000    11.344    design_1_i/dataGen_0/inst/o_data2_carry__5_n_0
    SLICE_X92Y11         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    11.563 f  design_1_i/dataGen_0/inst/o_data2_carry__6/O[0]
                         net (fo=1, routed)           0.602    12.165    design_1_i/dataGen_0/inst/o_data2[28]
    SLICE_X91Y11         LUT2 (Prop_lut2_I0_O)        0.295    12.460 r  design_1_i/dataGen_0/inst/o_data1_carry__2_i_2/O
                         net (fo=1, routed)           0.000    12.460    design_1_i/dataGen_0/inst/o_data1_carry__2_i_2_n_0
    SLICE_X91Y11         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.547    13.007 r  design_1_i/dataGen_0/inst/o_data1_carry__2/O[2]
                         net (fo=16, routed)          0.683    13.691    design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_sync_fifo.FIFO_INST/XPM_FIFO_SYNC_INST/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/dina[23]
    RAMB36_X4Y2          RAMB36E1                                     r  design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_sync_fifo.FIFO_INST/XPM_FIFO_SYNC_INST/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/DIADI[23]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      6.734     6.734 r  
    Y9                                                0.000     6.734 r  sys_clock (IN)
                         net (fo=0)                   0.000     6.734    design_1_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420     8.154 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.316    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     1.878 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     3.569    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.660 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=365, routed)         1.657     5.317    design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_sync_fifo.FIFO_INST/XPM_FIFO_SYNC_INST/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clka
    RAMB36_X4Y2          RAMB36E1                                     r  design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_sync_fifo.FIFO_INST/XPM_FIFO_SYNC_INST/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKARDCLK
                         clock pessimism              0.577     5.894    
                         clock uncertainty           -0.114     5.779    
    RAMB36_X4Y2          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[23])
                                                     -0.419     5.360    design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_sync_fifo.FIFO_INST/XPM_FIFO_SYNC_INST/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg
  -------------------------------------------------------------------
                         required time                          5.360    
                         arrival time                         -13.691    
  -------------------------------------------------------------------
                         slack                                 -8.330    

Slack (VIOLATED) :        -8.245ns  (required time - arrival time)
  Source:                 design_1_i/dataGen_0/inst/dataCounter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_sync_fifo.FIFO_INST/XPM_FIFO_SYNC_INST/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/DIADI[18]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_out1_design_1_clk_wiz_0_0 rise@6.734ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        14.420ns  (logic 10.284ns (71.319%)  route 4.136ns (28.681%))
  Logic Levels:           14  (CARRY4=9 DSP48E1=2 LUT2=3)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.417ns = ( 5.317 - 6.734 ) 
    Source Clock Delay      (SCD):    -0.815ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.218ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.713    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=365, routed)         1.797    -0.815    design_1_i/dataGen_0/inst/i_clk
    SLICE_X97Y9          FDRE                                         r  design_1_i/dataGen_0/inst/dataCounter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y9          FDRE (Prop_fdre_C_Q)         0.456    -0.359 r  design_1_i/dataGen_0/inst/dataCounter_reg[1]/Q
                         net (fo=3, routed)           0.514     0.156    design_1_i/dataGen_0/inst/sel0[1]
    SLICE_X94Y9          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637     0.793 r  design_1_i/dataGen_0/inst/o_data4_carry/CO[3]
                         net (fo=1, routed)           0.000     0.793    design_1_i/dataGen_0/inst/o_data4_carry_n_0
    SLICE_X94Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     0.910 r  design_1_i/dataGen_0/inst/o_data4_carry__0/CO[3]
                         net (fo=1, routed)           0.000     0.910    design_1_i/dataGen_0/inst/o_data4_carry__0_n_0
    SLICE_X94Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.027 r  design_1_i/dataGen_0/inst/o_data4_carry__1/CO[3]
                         net (fo=1, routed)           0.000     1.027    design_1_i/dataGen_0/inst/o_data4_carry__1_n_0
    SLICE_X94Y12         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     1.342 r  design_1_i/dataGen_0/inst/o_data4_carry__2/O[3]
                         net (fo=4, routed)           0.747     2.089    design_1_i/dataGen_0/inst/o_data4_carry__2_n_4
    DSP48_X3Y5           DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.219     6.308 r  design_1_i/dataGen_0/inst/o_data3__0/PCOUT[47]
                         net (fo=1, routed)           0.002     6.310    design_1_i/dataGen_0/inst/o_data3__0_n_106
    DSP48_X3Y6           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[4])
                                                      1.518     7.828 r  design_1_i/dataGen_0/inst/o_data3__1/P[4]
                         net (fo=2, routed)           0.958     8.786    design_1_i/dataGen_0/inst/o_data3__1_n_101
    SLICE_X93Y12         LUT2 (Prop_lut2_I0_O)        0.124     8.910 r  design_1_i/dataGen_0/inst/o_data3_carry__0_i_3/O
                         net (fo=1, routed)           0.000     8.910    design_1_i/dataGen_0/inst/o_data3_carry__0_i_3_n_0
    SLICE_X93Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.460 r  design_1_i/dataGen_0/inst/o_data3_carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.460    design_1_i/dataGen_0/inst/o_data3_carry__0_n_0
    SLICE_X93Y13         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.794 r  design_1_i/dataGen_0/inst/o_data3_carry__1/O[1]
                         net (fo=1, routed)           0.714    10.508    design_1_i/dataGen_0/inst/o_data3_carry__1_n_6
    SLICE_X92Y10         LUT2 (Prop_lut2_I1_O)        0.303    10.811 r  design_1_i/dataGen_0/inst/o_data2_carry__5_i_3/O
                         net (fo=1, routed)           0.000    10.811    design_1_i/dataGen_0/inst/o_data2_carry__5_i_3_n_0
    SLICE_X92Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    11.344 r  design_1_i/dataGen_0/inst/o_data2_carry__5/CO[3]
                         net (fo=1, routed)           0.000    11.344    design_1_i/dataGen_0/inst/o_data2_carry__5_n_0
    SLICE_X92Y11         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    11.563 f  design_1_i/dataGen_0/inst/o_data2_carry__6/O[0]
                         net (fo=1, routed)           0.602    12.165    design_1_i/dataGen_0/inst/o_data2[28]
    SLICE_X91Y11         LUT2 (Prop_lut2_I0_O)        0.295    12.460 r  design_1_i/dataGen_0/inst/o_data1_carry__2_i_2/O
                         net (fo=1, routed)           0.000    12.460    design_1_i/dataGen_0/inst/o_data1_carry__2_i_2_n_0
    SLICE_X91Y11         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.547    13.007 r  design_1_i/dataGen_0/inst/o_data1_carry__2/O[2]
                         net (fo=16, routed)          0.598    13.605    design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_sync_fifo.FIFO_INST/XPM_FIFO_SYNC_INST/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/dina[18]
    RAMB36_X4Y2          RAMB36E1                                     r  design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_sync_fifo.FIFO_INST/XPM_FIFO_SYNC_INST/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/DIADI[18]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      6.734     6.734 r  
    Y9                                                0.000     6.734 r  sys_clock (IN)
                         net (fo=0)                   0.000     6.734    design_1_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420     8.154 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.316    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     1.878 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     3.569    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.660 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=365, routed)         1.657     5.317    design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_sync_fifo.FIFO_INST/XPM_FIFO_SYNC_INST/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clka
    RAMB36_X4Y2          RAMB36E1                                     r  design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_sync_fifo.FIFO_INST/XPM_FIFO_SYNC_INST/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKARDCLK
                         clock pessimism              0.577     5.894    
                         clock uncertainty           -0.114     5.779    
    RAMB36_X4Y2          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[18])
                                                     -0.419     5.360    design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_sync_fifo.FIFO_INST/XPM_FIFO_SYNC_INST/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg
  -------------------------------------------------------------------
                         required time                          5.360    
                         arrival time                         -13.605    
  -------------------------------------------------------------------
                         slack                                 -8.245    

Slack (VIOLATED) :        -8.245ns  (required time - arrival time)
  Source:                 design_1_i/dataGen_0/inst/dataCounter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_sync_fifo.FIFO_INST/XPM_FIFO_SYNC_INST/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/DIADI[20]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_out1_design_1_clk_wiz_0_0 rise@6.734ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        14.420ns  (logic 10.284ns (71.319%)  route 4.136ns (28.681%))
  Logic Levels:           14  (CARRY4=9 DSP48E1=2 LUT2=3)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.417ns = ( 5.317 - 6.734 ) 
    Source Clock Delay      (SCD):    -0.815ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.218ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.713    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=365, routed)         1.797    -0.815    design_1_i/dataGen_0/inst/i_clk
    SLICE_X97Y9          FDRE                                         r  design_1_i/dataGen_0/inst/dataCounter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y9          FDRE (Prop_fdre_C_Q)         0.456    -0.359 r  design_1_i/dataGen_0/inst/dataCounter_reg[1]/Q
                         net (fo=3, routed)           0.514     0.156    design_1_i/dataGen_0/inst/sel0[1]
    SLICE_X94Y9          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637     0.793 r  design_1_i/dataGen_0/inst/o_data4_carry/CO[3]
                         net (fo=1, routed)           0.000     0.793    design_1_i/dataGen_0/inst/o_data4_carry_n_0
    SLICE_X94Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     0.910 r  design_1_i/dataGen_0/inst/o_data4_carry__0/CO[3]
                         net (fo=1, routed)           0.000     0.910    design_1_i/dataGen_0/inst/o_data4_carry__0_n_0
    SLICE_X94Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.027 r  design_1_i/dataGen_0/inst/o_data4_carry__1/CO[3]
                         net (fo=1, routed)           0.000     1.027    design_1_i/dataGen_0/inst/o_data4_carry__1_n_0
    SLICE_X94Y12         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     1.342 r  design_1_i/dataGen_0/inst/o_data4_carry__2/O[3]
                         net (fo=4, routed)           0.747     2.089    design_1_i/dataGen_0/inst/o_data4_carry__2_n_4
    DSP48_X3Y5           DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.219     6.308 r  design_1_i/dataGen_0/inst/o_data3__0/PCOUT[47]
                         net (fo=1, routed)           0.002     6.310    design_1_i/dataGen_0/inst/o_data3__0_n_106
    DSP48_X3Y6           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[4])
                                                      1.518     7.828 r  design_1_i/dataGen_0/inst/o_data3__1/P[4]
                         net (fo=2, routed)           0.958     8.786    design_1_i/dataGen_0/inst/o_data3__1_n_101
    SLICE_X93Y12         LUT2 (Prop_lut2_I0_O)        0.124     8.910 r  design_1_i/dataGen_0/inst/o_data3_carry__0_i_3/O
                         net (fo=1, routed)           0.000     8.910    design_1_i/dataGen_0/inst/o_data3_carry__0_i_3_n_0
    SLICE_X93Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.460 r  design_1_i/dataGen_0/inst/o_data3_carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.460    design_1_i/dataGen_0/inst/o_data3_carry__0_n_0
    SLICE_X93Y13         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.794 r  design_1_i/dataGen_0/inst/o_data3_carry__1/O[1]
                         net (fo=1, routed)           0.714    10.508    design_1_i/dataGen_0/inst/o_data3_carry__1_n_6
    SLICE_X92Y10         LUT2 (Prop_lut2_I1_O)        0.303    10.811 r  design_1_i/dataGen_0/inst/o_data2_carry__5_i_3/O
                         net (fo=1, routed)           0.000    10.811    design_1_i/dataGen_0/inst/o_data2_carry__5_i_3_n_0
    SLICE_X92Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    11.344 r  design_1_i/dataGen_0/inst/o_data2_carry__5/CO[3]
                         net (fo=1, routed)           0.000    11.344    design_1_i/dataGen_0/inst/o_data2_carry__5_n_0
    SLICE_X92Y11         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    11.563 f  design_1_i/dataGen_0/inst/o_data2_carry__6/O[0]
                         net (fo=1, routed)           0.602    12.165    design_1_i/dataGen_0/inst/o_data2[28]
    SLICE_X91Y11         LUT2 (Prop_lut2_I0_O)        0.295    12.460 r  design_1_i/dataGen_0/inst/o_data1_carry__2_i_2/O
                         net (fo=1, routed)           0.000    12.460    design_1_i/dataGen_0/inst/o_data1_carry__2_i_2_n_0
    SLICE_X91Y11         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.547    13.007 r  design_1_i/dataGen_0/inst/o_data1_carry__2/O[2]
                         net (fo=16, routed)          0.598    13.605    design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_sync_fifo.FIFO_INST/XPM_FIFO_SYNC_INST/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/dina[20]
    RAMB36_X4Y2          RAMB36E1                                     r  design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_sync_fifo.FIFO_INST/XPM_FIFO_SYNC_INST/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/DIADI[20]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      6.734     6.734 r  
    Y9                                                0.000     6.734 r  sys_clock (IN)
                         net (fo=0)                   0.000     6.734    design_1_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420     8.154 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.316    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     1.878 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     3.569    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.660 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=365, routed)         1.657     5.317    design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_sync_fifo.FIFO_INST/XPM_FIFO_SYNC_INST/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clka
    RAMB36_X4Y2          RAMB36E1                                     r  design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_sync_fifo.FIFO_INST/XPM_FIFO_SYNC_INST/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKARDCLK
                         clock pessimism              0.577     5.894    
                         clock uncertainty           -0.114     5.779    
    RAMB36_X4Y2          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[20])
                                                     -0.419     5.360    design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_sync_fifo.FIFO_INST/XPM_FIFO_SYNC_INST/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg
  -------------------------------------------------------------------
                         required time                          5.360    
                         arrival time                         -13.605    
  -------------------------------------------------------------------
                         slack                                 -8.245    

Slack (VIOLATED) :        -8.233ns  (required time - arrival time)
  Source:                 design_1_i/dataGen_0/inst/dataCounter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_sync_fifo.FIFO_INST/XPM_FIFO_SYNC_INST/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/DIADI[10]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_out1_design_1_clk_wiz_0_0 rise@6.734ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        14.408ns  (logic 10.284ns (71.375%)  route 4.124ns (28.625%))
  Logic Levels:           14  (CARRY4=9 DSP48E1=2 LUT2=3)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.417ns = ( 5.317 - 6.734 ) 
    Source Clock Delay      (SCD):    -0.815ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.218ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.713    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=365, routed)         1.797    -0.815    design_1_i/dataGen_0/inst/i_clk
    SLICE_X97Y9          FDRE                                         r  design_1_i/dataGen_0/inst/dataCounter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y9          FDRE (Prop_fdre_C_Q)         0.456    -0.359 r  design_1_i/dataGen_0/inst/dataCounter_reg[1]/Q
                         net (fo=3, routed)           0.514     0.156    design_1_i/dataGen_0/inst/sel0[1]
    SLICE_X94Y9          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637     0.793 r  design_1_i/dataGen_0/inst/o_data4_carry/CO[3]
                         net (fo=1, routed)           0.000     0.793    design_1_i/dataGen_0/inst/o_data4_carry_n_0
    SLICE_X94Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     0.910 r  design_1_i/dataGen_0/inst/o_data4_carry__0/CO[3]
                         net (fo=1, routed)           0.000     0.910    design_1_i/dataGen_0/inst/o_data4_carry__0_n_0
    SLICE_X94Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.027 r  design_1_i/dataGen_0/inst/o_data4_carry__1/CO[3]
                         net (fo=1, routed)           0.000     1.027    design_1_i/dataGen_0/inst/o_data4_carry__1_n_0
    SLICE_X94Y12         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     1.342 r  design_1_i/dataGen_0/inst/o_data4_carry__2/O[3]
                         net (fo=4, routed)           0.747     2.089    design_1_i/dataGen_0/inst/o_data4_carry__2_n_4
    DSP48_X3Y5           DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.219     6.308 r  design_1_i/dataGen_0/inst/o_data3__0/PCOUT[47]
                         net (fo=1, routed)           0.002     6.310    design_1_i/dataGen_0/inst/o_data3__0_n_106
    DSP48_X3Y6           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[4])
                                                      1.518     7.828 r  design_1_i/dataGen_0/inst/o_data3__1/P[4]
                         net (fo=2, routed)           0.958     8.786    design_1_i/dataGen_0/inst/o_data3__1_n_101
    SLICE_X93Y12         LUT2 (Prop_lut2_I0_O)        0.124     8.910 r  design_1_i/dataGen_0/inst/o_data3_carry__0_i_3/O
                         net (fo=1, routed)           0.000     8.910    design_1_i/dataGen_0/inst/o_data3_carry__0_i_3_n_0
    SLICE_X93Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.460 r  design_1_i/dataGen_0/inst/o_data3_carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.460    design_1_i/dataGen_0/inst/o_data3_carry__0_n_0
    SLICE_X93Y13         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.794 r  design_1_i/dataGen_0/inst/o_data3_carry__1/O[1]
                         net (fo=1, routed)           0.714    10.508    design_1_i/dataGen_0/inst/o_data3_carry__1_n_6
    SLICE_X92Y10         LUT2 (Prop_lut2_I1_O)        0.303    10.811 r  design_1_i/dataGen_0/inst/o_data2_carry__5_i_3/O
                         net (fo=1, routed)           0.000    10.811    design_1_i/dataGen_0/inst/o_data2_carry__5_i_3_n_0
    SLICE_X92Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    11.344 r  design_1_i/dataGen_0/inst/o_data2_carry__5/CO[3]
                         net (fo=1, routed)           0.000    11.344    design_1_i/dataGen_0/inst/o_data2_carry__5_n_0
    SLICE_X92Y11         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    11.563 f  design_1_i/dataGen_0/inst/o_data2_carry__6/O[0]
                         net (fo=1, routed)           0.602    12.165    design_1_i/dataGen_0/inst/o_data2[28]
    SLICE_X91Y11         LUT2 (Prop_lut2_I0_O)        0.295    12.460 r  design_1_i/dataGen_0/inst/o_data1_carry__2_i_2/O
                         net (fo=1, routed)           0.000    12.460    design_1_i/dataGen_0/inst/o_data1_carry__2_i_2_n_0
    SLICE_X91Y11         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.547    13.007 r  design_1_i/dataGen_0/inst/o_data1_carry__2/O[2]
                         net (fo=16, routed)          0.586    13.594    design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_sync_fifo.FIFO_INST/XPM_FIFO_SYNC_INST/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/dina[10]
    RAMB36_X4Y2          RAMB36E1                                     r  design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_sync_fifo.FIFO_INST/XPM_FIFO_SYNC_INST/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/DIADI[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      6.734     6.734 r  
    Y9                                                0.000     6.734 r  sys_clock (IN)
                         net (fo=0)                   0.000     6.734    design_1_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420     8.154 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.316    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     1.878 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     3.569    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.660 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=365, routed)         1.657     5.317    design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_sync_fifo.FIFO_INST/XPM_FIFO_SYNC_INST/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clka
    RAMB36_X4Y2          RAMB36E1                                     r  design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_sync_fifo.FIFO_INST/XPM_FIFO_SYNC_INST/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKARDCLK
                         clock pessimism              0.577     5.894    
                         clock uncertainty           -0.114     5.779    
    RAMB36_X4Y2          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[10])
                                                     -0.419     5.360    design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_sync_fifo.FIFO_INST/XPM_FIFO_SYNC_INST/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg
  -------------------------------------------------------------------
                         required time                          5.360    
                         arrival time                         -13.594    
  -------------------------------------------------------------------
                         slack                                 -8.233    

Slack (VIOLATED) :        -8.210ns  (required time - arrival time)
  Source:                 design_1_i/dataGen_0/inst/dataCounter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_sync_fifo.FIFO_INST/XPM_FIFO_SYNC_INST/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/DIADI[9]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_out1_design_1_clk_wiz_0_0 rise@6.734ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        14.385ns  (logic 10.284ns (71.493%)  route 4.101ns (28.507%))
  Logic Levels:           14  (CARRY4=9 DSP48E1=2 LUT2=3)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.417ns = ( 5.317 - 6.734 ) 
    Source Clock Delay      (SCD):    -0.815ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.218ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.713    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=365, routed)         1.797    -0.815    design_1_i/dataGen_0/inst/i_clk
    SLICE_X97Y9          FDRE                                         r  design_1_i/dataGen_0/inst/dataCounter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y9          FDRE (Prop_fdre_C_Q)         0.456    -0.359 r  design_1_i/dataGen_0/inst/dataCounter_reg[1]/Q
                         net (fo=3, routed)           0.514     0.156    design_1_i/dataGen_0/inst/sel0[1]
    SLICE_X94Y9          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637     0.793 r  design_1_i/dataGen_0/inst/o_data4_carry/CO[3]
                         net (fo=1, routed)           0.000     0.793    design_1_i/dataGen_0/inst/o_data4_carry_n_0
    SLICE_X94Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     0.910 r  design_1_i/dataGen_0/inst/o_data4_carry__0/CO[3]
                         net (fo=1, routed)           0.000     0.910    design_1_i/dataGen_0/inst/o_data4_carry__0_n_0
    SLICE_X94Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.027 r  design_1_i/dataGen_0/inst/o_data4_carry__1/CO[3]
                         net (fo=1, routed)           0.000     1.027    design_1_i/dataGen_0/inst/o_data4_carry__1_n_0
    SLICE_X94Y12         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     1.342 r  design_1_i/dataGen_0/inst/o_data4_carry__2/O[3]
                         net (fo=4, routed)           0.747     2.089    design_1_i/dataGen_0/inst/o_data4_carry__2_n_4
    DSP48_X3Y5           DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.219     6.308 r  design_1_i/dataGen_0/inst/o_data3__0/PCOUT[47]
                         net (fo=1, routed)           0.002     6.310    design_1_i/dataGen_0/inst/o_data3__0_n_106
    DSP48_X3Y6           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[4])
                                                      1.518     7.828 r  design_1_i/dataGen_0/inst/o_data3__1/P[4]
                         net (fo=2, routed)           0.958     8.786    design_1_i/dataGen_0/inst/o_data3__1_n_101
    SLICE_X93Y12         LUT2 (Prop_lut2_I0_O)        0.124     8.910 r  design_1_i/dataGen_0/inst/o_data3_carry__0_i_3/O
                         net (fo=1, routed)           0.000     8.910    design_1_i/dataGen_0/inst/o_data3_carry__0_i_3_n_0
    SLICE_X93Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.460 r  design_1_i/dataGen_0/inst/o_data3_carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.460    design_1_i/dataGen_0/inst/o_data3_carry__0_n_0
    SLICE_X93Y13         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.794 r  design_1_i/dataGen_0/inst/o_data3_carry__1/O[1]
                         net (fo=1, routed)           0.714    10.508    design_1_i/dataGen_0/inst/o_data3_carry__1_n_6
    SLICE_X92Y10         LUT2 (Prop_lut2_I1_O)        0.303    10.811 r  design_1_i/dataGen_0/inst/o_data2_carry__5_i_3/O
                         net (fo=1, routed)           0.000    10.811    design_1_i/dataGen_0/inst/o_data2_carry__5_i_3_n_0
    SLICE_X92Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    11.344 r  design_1_i/dataGen_0/inst/o_data2_carry__5/CO[3]
                         net (fo=1, routed)           0.000    11.344    design_1_i/dataGen_0/inst/o_data2_carry__5_n_0
    SLICE_X92Y11         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    11.563 f  design_1_i/dataGen_0/inst/o_data2_carry__6/O[0]
                         net (fo=1, routed)           0.602    12.165    design_1_i/dataGen_0/inst/o_data2[28]
    SLICE_X91Y11         LUT2 (Prop_lut2_I0_O)        0.295    12.460 r  design_1_i/dataGen_0/inst/o_data1_carry__2_i_2/O
                         net (fo=1, routed)           0.000    12.460    design_1_i/dataGen_0/inst/o_data1_carry__2_i_2_n_0
    SLICE_X91Y11         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.547    13.007 r  design_1_i/dataGen_0/inst/o_data1_carry__2/O[2]
                         net (fo=16, routed)          0.563    13.570    design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_sync_fifo.FIFO_INST/XPM_FIFO_SYNC_INST/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/dina[9]
    RAMB36_X4Y2          RAMB36E1                                     r  design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_sync_fifo.FIFO_INST/XPM_FIFO_SYNC_INST/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/DIADI[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      6.734     6.734 r  
    Y9                                                0.000     6.734 r  sys_clock (IN)
                         net (fo=0)                   0.000     6.734    design_1_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420     8.154 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.316    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     1.878 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     3.569    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.660 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=365, routed)         1.657     5.317    design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_sync_fifo.FIFO_INST/XPM_FIFO_SYNC_INST/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clka
    RAMB36_X4Y2          RAMB36E1                                     r  design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_sync_fifo.FIFO_INST/XPM_FIFO_SYNC_INST/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKARDCLK
                         clock pessimism              0.577     5.894    
                         clock uncertainty           -0.114     5.779    
    RAMB36_X4Y2          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[9])
                                                     -0.419     5.360    design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_sync_fifo.FIFO_INST/XPM_FIFO_SYNC_INST/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg
  -------------------------------------------------------------------
                         required time                          5.360    
                         arrival time                         -13.570    
  -------------------------------------------------------------------
                         slack                                 -8.210    

Slack (VIOLATED) :        -8.190ns  (required time - arrival time)
  Source:                 design_1_i/dataGen_0/inst/dataCounter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_sync_fifo.FIFO_INST/XPM_FIFO_SYNC_INST/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/DIADI[17]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_out1_design_1_clk_wiz_0_0 rise@6.734ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        14.365ns  (logic 10.284ns (71.590%)  route 4.081ns (28.410%))
  Logic Levels:           14  (CARRY4=9 DSP48E1=2 LUT2=3)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.417ns = ( 5.317 - 6.734 ) 
    Source Clock Delay      (SCD):    -0.815ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.218ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.775    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.343    -4.568 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.855    -2.713    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -2.612 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=365, routed)         1.797    -0.815    design_1_i/dataGen_0/inst/i_clk
    SLICE_X97Y9          FDRE                                         r  design_1_i/dataGen_0/inst/dataCounter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y9          FDRE (Prop_fdre_C_Q)         0.456    -0.359 r  design_1_i/dataGen_0/inst/dataCounter_reg[1]/Q
                         net (fo=3, routed)           0.514     0.156    design_1_i/dataGen_0/inst/sel0[1]
    SLICE_X94Y9          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637     0.793 r  design_1_i/dataGen_0/inst/o_data4_carry/CO[3]
                         net (fo=1, routed)           0.000     0.793    design_1_i/dataGen_0/inst/o_data4_carry_n_0
    SLICE_X94Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     0.910 r  design_1_i/dataGen_0/inst/o_data4_carry__0/CO[3]
                         net (fo=1, routed)           0.000     0.910    design_1_i/dataGen_0/inst/o_data4_carry__0_n_0
    SLICE_X94Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.027 r  design_1_i/dataGen_0/inst/o_data4_carry__1/CO[3]
                         net (fo=1, routed)           0.000     1.027    design_1_i/dataGen_0/inst/o_data4_carry__1_n_0
    SLICE_X94Y12         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     1.342 r  design_1_i/dataGen_0/inst/o_data4_carry__2/O[3]
                         net (fo=4, routed)           0.747     2.089    design_1_i/dataGen_0/inst/o_data4_carry__2_n_4
    DSP48_X3Y5           DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.219     6.308 r  design_1_i/dataGen_0/inst/o_data3__0/PCOUT[47]
                         net (fo=1, routed)           0.002     6.310    design_1_i/dataGen_0/inst/o_data3__0_n_106
    DSP48_X3Y6           DSP48E1 (Prop_dsp48e1_PCIN[47]_P[4])
                                                      1.518     7.828 r  design_1_i/dataGen_0/inst/o_data3__1/P[4]
                         net (fo=2, routed)           0.958     8.786    design_1_i/dataGen_0/inst/o_data3__1_n_101
    SLICE_X93Y12         LUT2 (Prop_lut2_I0_O)        0.124     8.910 r  design_1_i/dataGen_0/inst/o_data3_carry__0_i_3/O
                         net (fo=1, routed)           0.000     8.910    design_1_i/dataGen_0/inst/o_data3_carry__0_i_3_n_0
    SLICE_X93Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.460 r  design_1_i/dataGen_0/inst/o_data3_carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.460    design_1_i/dataGen_0/inst/o_data3_carry__0_n_0
    SLICE_X93Y13         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.794 r  design_1_i/dataGen_0/inst/o_data3_carry__1/O[1]
                         net (fo=1, routed)           0.714    10.508    design_1_i/dataGen_0/inst/o_data3_carry__1_n_6
    SLICE_X92Y10         LUT2 (Prop_lut2_I1_O)        0.303    10.811 r  design_1_i/dataGen_0/inst/o_data2_carry__5_i_3/O
                         net (fo=1, routed)           0.000    10.811    design_1_i/dataGen_0/inst/o_data2_carry__5_i_3_n_0
    SLICE_X92Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    11.344 r  design_1_i/dataGen_0/inst/o_data2_carry__5/CO[3]
                         net (fo=1, routed)           0.000    11.344    design_1_i/dataGen_0/inst/o_data2_carry__5_n_0
    SLICE_X92Y11         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    11.563 f  design_1_i/dataGen_0/inst/o_data2_carry__6/O[0]
                         net (fo=1, routed)           0.602    12.165    design_1_i/dataGen_0/inst/o_data2[28]
    SLICE_X91Y11         LUT2 (Prop_lut2_I0_O)        0.295    12.460 r  design_1_i/dataGen_0/inst/o_data1_carry__2_i_2/O
                         net (fo=1, routed)           0.000    12.460    design_1_i/dataGen_0/inst/o_data1_carry__2_i_2_n_0
    SLICE_X91Y11         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.547    13.007 r  design_1_i/dataGen_0/inst/o_data1_carry__2/O[2]
                         net (fo=16, routed)          0.543    13.551    design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_sync_fifo.FIFO_INST/XPM_FIFO_SYNC_INST/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/dina[17]
    RAMB36_X4Y2          RAMB36E1                                     r  design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_sync_fifo.FIFO_INST/XPM_FIFO_SYNC_INST/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/DIADI[17]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      6.734     6.734 r  
    Y9                                                0.000     6.734 r  sys_clock (IN)
                         net (fo=0)                   0.000     6.734    design_1_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         1.420     8.154 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.316    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.438     1.878 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.691     3.569    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.660 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=365, routed)         1.657     5.317    design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_sync_fifo.FIFO_INST/XPM_FIFO_SYNC_INST/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clka
    RAMB36_X4Y2          RAMB36E1                                     r  design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_sync_fifo.FIFO_INST/XPM_FIFO_SYNC_INST/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKARDCLK
                         clock pessimism              0.577     5.894    
                         clock uncertainty           -0.114     5.779    
    RAMB36_X4Y2          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[17])
                                                     -0.419     5.360    design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_sync_fifo.FIFO_INST/XPM_FIFO_SYNC_INST/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg
  -------------------------------------------------------------------
                         required time                          5.360    
                         arrival time                         -13.551    
  -------------------------------------------------------------------
                         slack                                 -8.190    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.102ns  (arrival time - required time)
  Source:                 design_1_i/dataGen_0/inst/o_sof_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_sync_fifo.FIFO_INST/XPM_FIFO_SYNC_INST/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/DIADI[25]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.314ns  (logic 0.141ns (44.897%)  route 0.173ns (55.103%))
  Logic Levels:           0  
  Clock Path Skew:        0.057ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.768ns
    Source Clock Delay      (SCD):    -0.573ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=365, routed)         0.606    -0.573    design_1_i/dataGen_0/inst/i_clk
    SLICE_X91Y14         FDRE                                         r  design_1_i/dataGen_0/inst/o_sof_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y14         FDRE (Prop_fdre_C_Q)         0.141    -0.432 r  design_1_i/dataGen_0/inst/o_sof_reg/Q
                         net (fo=2, routed)           0.173    -0.259    design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_sync_fifo.FIFO_INST/XPM_FIFO_SYNC_INST/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/dina[25]
    RAMB36_X4Y2          RAMB36E1                                     r  design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_sync_fifo.FIFO_INST/XPM_FIFO_SYNC_INST/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/DIADI[25]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=365, routed)         0.916    -0.768    design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_sync_fifo.FIFO_INST/XPM_FIFO_SYNC_INST/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clka
    RAMB36_X4Y2          RAMB36E1                                     r  design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_sync_fifo.FIFO_INST/XPM_FIFO_SYNC_INST/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKARDCLK
                         clock pessimism              0.253    -0.515    
    RAMB36_X4Y2          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[25])
                                                      0.155    -0.360    design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_sync_fifo.FIFO_INST/XPM_FIFO_SYNC_INST/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg
  -------------------------------------------------------------------
                         required time                          0.360    
                         arrival time                          -0.259    
  -------------------------------------------------------------------
                         slack                                  0.102    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 design_1_i/rst_clk_wiz_0_148M/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            design_1_i/rst_clk_wiz_0_148M/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.811ns
    Source Clock Delay      (SCD):    -0.573ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=365, routed)         0.606    -0.573    design_1_i/rst_clk_wiz_0_148M/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/slowest_sync_clk
    SLICE_X97Y33         FDRE                                         r  design_1_i/rst_clk_wiz_0_148M/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y33         FDRE (Prop_fdre_C_Q)         0.141    -0.432 r  design_1_i/rst_clk_wiz_0_148M/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/Q
                         net (fo=1, routed)           0.056    -0.376    design_1_i/rst_clk_wiz_0_148M/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/s_level_out_d1_cdc_to
    SLICE_X97Y33         FDRE                                         r  design_1_i/rst_clk_wiz_0_148M/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=365, routed)         0.874    -0.811    design_1_i/rst_clk_wiz_0_148M/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/slowest_sync_clk
    SLICE_X97Y33         FDRE                                         r  design_1_i/rst_clk_wiz_0_148M/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/C
                         clock pessimism              0.238    -0.573    
    SLICE_X97Y33         FDRE (Hold_fdre_C_D)         0.075    -0.498    design_1_i/rst_clk_wiz_0_148M/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2
  -------------------------------------------------------------------
                         required time                          0.498    
                         arrival time                          -0.376    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 design_1_i/dataGen_0/inst/o_eol_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_sync_fifo.FIFO_INST/XPM_FIFO_SYNC_INST/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/DIADI[24]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.164ns (46.352%)  route 0.190ns (53.648%))
  Logic Levels:           0  
  Clock Path Skew:        0.076ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.768ns
    Source Clock Delay      (SCD):    -0.572ns
    Clock Pessimism Removal (CPR):    -0.273ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=365, routed)         0.607    -0.572    design_1_i/dataGen_0/inst/i_clk
    SLICE_X92Y12         FDRE                                         r  design_1_i/dataGen_0/inst/o_eol_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y12         FDRE (Prop_fdre_C_Q)         0.164    -0.408 r  design_1_i/dataGen_0/inst/o_eol_reg/Q
                         net (fo=2, routed)           0.190    -0.218    design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_sync_fifo.FIFO_INST/XPM_FIFO_SYNC_INST/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/dina[24]
    RAMB36_X4Y2          RAMB36E1                                     r  design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_sync_fifo.FIFO_INST/XPM_FIFO_SYNC_INST/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/DIADI[24]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=365, routed)         0.916    -0.768    design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_sync_fifo.FIFO_INST/XPM_FIFO_SYNC_INST/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clka
    RAMB36_X4Y2          RAMB36E1                                     r  design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_sync_fifo.FIFO_INST/XPM_FIFO_SYNC_INST/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKARDCLK
                         clock pessimism              0.273    -0.495    
    RAMB36_X4Y2          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[24])
                                                      0.155    -0.340    design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_sync_fifo.FIFO_INST/XPM_FIFO_SYNC_INST/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg
  -------------------------------------------------------------------
                         required time                          0.340    
                         arrival time                          -0.218    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.128ns  (arrival time - required time)
  Source:                 design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_sync_fifo.FIFO_INST/XPM_FIFO_SYNC_INST/xpm_fifo_base_inst/wrp_inst/count_value_i_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_sync_fifo.FIFO_INST/XPM_FIFO_SYNC_INST/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/ADDRARDADDR[12]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.410ns  (logic 0.141ns (34.384%)  route 0.269ns (65.616%))
  Logic Levels:           0  
  Clock Path Skew:        0.099ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.768ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.273ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=365, routed)         0.584    -0.595    design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_sync_fifo.FIFO_INST/XPM_FIFO_SYNC_INST/xpm_fifo_base_inst/wrp_inst/wr_clk
    SLICE_X88Y13         FDRE                                         r  design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_sync_fifo.FIFO_INST/XPM_FIFO_SYNC_INST/xpm_fifo_base_inst/wrp_inst/count_value_i_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y13         FDRE (Prop_fdre_C_Q)         0.141    -0.454 r  design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_sync_fifo.FIFO_INST/XPM_FIFO_SYNC_INST/xpm_fifo_base_inst/wrp_inst/count_value_i_reg[7]/Q
                         net (fo=7, routed)           0.269    -0.185    design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_sync_fifo.FIFO_INST/XPM_FIFO_SYNC_INST/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/addra[7]
    RAMB36_X4Y2          RAMB36E1                                     r  design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_sync_fifo.FIFO_INST/XPM_FIFO_SYNC_INST/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/ADDRARDADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=365, routed)         0.916    -0.768    design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_sync_fifo.FIFO_INST/XPM_FIFO_SYNC_INST/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clka
    RAMB36_X4Y2          RAMB36E1                                     r  design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_sync_fifo.FIFO_INST/XPM_FIFO_SYNC_INST/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKARDCLK
                         clock pessimism              0.273    -0.495    
    RAMB36_X4Y2          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[12])
                                                      0.183    -0.312    design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_sync_fifo.FIFO_INST/XPM_FIFO_SYNC_INST/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg
  -------------------------------------------------------------------
                         required time                          0.312    
                         arrival time                          -0.185    
  -------------------------------------------------------------------
                         slack                                  0.128    

Slack (MET) :             0.145ns  (arrival time - required time)
  Source:                 design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_sync_fifo.FIFO_INST/XPM_FIFO_SYNC_INST/xpm_fifo_base_inst/wrp_inst/count_value_i_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_sync_fifo.FIFO_INST/XPM_FIFO_SYNC_INST/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.427ns  (logic 0.141ns (33.021%)  route 0.286ns (66.979%))
  Logic Levels:           0  
  Clock Path Skew:        0.099ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.768ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.273ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=365, routed)         0.584    -0.595    design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_sync_fifo.FIFO_INST/XPM_FIFO_SYNC_INST/xpm_fifo_base_inst/wrp_inst/wr_clk
    SLICE_X88Y13         FDRE                                         r  design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_sync_fifo.FIFO_INST/XPM_FIFO_SYNC_INST/xpm_fifo_base_inst/wrp_inst/count_value_i_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y13         FDRE (Prop_fdre_C_Q)         0.141    -0.454 r  design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_sync_fifo.FIFO_INST/XPM_FIFO_SYNC_INST/xpm_fifo_base_inst/wrp_inst/count_value_i_reg[4]/Q
                         net (fo=7, routed)           0.286    -0.168    design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_sync_fifo.FIFO_INST/XPM_FIFO_SYNC_INST/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/addra[4]
    RAMB36_X4Y2          RAMB36E1                                     r  design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_sync_fifo.FIFO_INST/XPM_FIFO_SYNC_INST/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=365, routed)         0.916    -0.768    design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_sync_fifo.FIFO_INST/XPM_FIFO_SYNC_INST/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clka
    RAMB36_X4Y2          RAMB36E1                                     r  design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_sync_fifo.FIFO_INST/XPM_FIFO_SYNC_INST/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKARDCLK
                         clock pessimism              0.273    -0.495    
    RAMB36_X4Y2          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[9])
                                                      0.183    -0.312    design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_sync_fifo.FIFO_INST/XPM_FIFO_SYNC_INST/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg
  -------------------------------------------------------------------
                         required time                          0.312    
                         arrival time                          -0.168    
  -------------------------------------------------------------------
                         slack                                  0.145    

Slack (MET) :             0.151ns  (arrival time - required time)
  Source:                 design_1_i/v_axi4s_vid_out_0/inst/SYNC_INST/fifo_sof_cnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            design_1_i/v_axi4s_vid_out_0/inst/SYNC_INST/fifo_sof_cnt_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.285ns  (logic 0.186ns (65.373%)  route 0.099ns (34.627%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.820ns
    Source Clock Delay      (SCD):    -0.580ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=365, routed)         0.599    -0.580    design_1_i/v_axi4s_vid_out_0/inst/SYNC_INST/aclk
    SLICE_X101Y25        FDRE                                         r  design_1_i/v_axi4s_vid_out_0/inst/SYNC_INST/fifo_sof_cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y25        FDRE (Prop_fdre_C_Q)         0.141    -0.439 r  design_1_i/v_axi4s_vid_out_0/inst/SYNC_INST/fifo_sof_cnt_reg[2]/Q
                         net (fo=7, routed)           0.099    -0.340    design_1_i/v_axi4s_vid_out_0/inst/SYNC_INST/fifo_sof_cnt_reg[2]
    SLICE_X100Y25        LUT6 (Prop_lut6_I1_O)        0.045    -0.295 r  design_1_i/v_axi4s_vid_out_0/inst/SYNC_INST/fifo_sof_cnt[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.295    design_1_i/v_axi4s_vid_out_0/inst/SYNC_INST/p_0_in__0[5]
    SLICE_X100Y25        FDRE                                         r  design_1_i/v_axi4s_vid_out_0/inst/SYNC_INST/fifo_sof_cnt_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=365, routed)         0.865    -0.820    design_1_i/v_axi4s_vid_out_0/inst/SYNC_INST/aclk
    SLICE_X100Y25        FDRE                                         r  design_1_i/v_axi4s_vid_out_0/inst/SYNC_INST/fifo_sof_cnt_reg[5]/C
                         clock pessimism              0.253    -0.567    
    SLICE_X100Y25        FDRE (Hold_fdre_C_D)         0.121    -0.446    design_1_i/v_axi4s_vid_out_0/inst/SYNC_INST/fifo_sof_cnt_reg[5]
  -------------------------------------------------------------------
                         required time                          0.446    
                         arrival time                          -0.295    
  -------------------------------------------------------------------
                         slack                                  0.151    

Slack (MET) :             0.154ns  (arrival time - required time)
  Source:                 design_1_i/rst_clk_wiz_0_148M/U0/EXT_LPF/lpf_asr_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            design_1_i/rst_clk_wiz_0_148M/U0/EXT_LPF/lpf_int_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.311ns  (logic 0.186ns (59.889%)  route 0.125ns (40.111%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.810ns
    Source Clock Delay      (SCD):    -0.573ns
    Clock Pessimism Removal (CPR):    -0.273ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=365, routed)         0.606    -0.573    design_1_i/rst_clk_wiz_0_148M/U0/EXT_LPF/slowest_sync_clk
    SLICE_X97Y33         FDRE                                         r  design_1_i/rst_clk_wiz_0_148M/U0/EXT_LPF/lpf_asr_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y33         FDRE (Prop_fdre_C_Q)         0.141    -0.432 r  design_1_i/rst_clk_wiz_0_148M/U0/EXT_LPF/lpf_asr_reg/Q
                         net (fo=2, routed)           0.125    -0.307    design_1_i/rst_clk_wiz_0_148M/U0/EXT_LPF/lpf_asr
    SLICE_X98Y34         LUT3 (Prop_lut3_I1_O)        0.045    -0.262 r  design_1_i/rst_clk_wiz_0_148M/U0/EXT_LPF/lpf_int0/O
                         net (fo=1, routed)           0.000    -0.262    design_1_i/rst_clk_wiz_0_148M/U0/EXT_LPF/lpf_int0__0
    SLICE_X98Y34         FDRE                                         r  design_1_i/rst_clk_wiz_0_148M/U0/EXT_LPF/lpf_int_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=365, routed)         0.875    -0.810    design_1_i/rst_clk_wiz_0_148M/U0/EXT_LPF/slowest_sync_clk
    SLICE_X98Y34         FDRE                                         r  design_1_i/rst_clk_wiz_0_148M/U0/EXT_LPF/lpf_int_reg/C
                         clock pessimism              0.273    -0.537    
    SLICE_X98Y34         FDRE (Hold_fdre_C_D)         0.121    -0.416    design_1_i/rst_clk_wiz_0_148M/U0/EXT_LPF/lpf_int_reg
  -------------------------------------------------------------------
                         required time                          0.416    
                         arrival time                          -0.262    
  -------------------------------------------------------------------
                         slack                                  0.154    

Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 design_1_i/rst_clk_wiz_0_148M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            design_1_i/rst_clk_wiz_0_148M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.809ns
    Source Clock Delay      (SCD):    -0.571ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=365, routed)         0.608    -0.571    design_1_i/rst_clk_wiz_0_148M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X100Y36        FDRE                                         r  design_1_i/rst_clk_wiz_0_148M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y36        FDRE (Prop_fdre_C_Q)         0.164    -0.407 r  design_1_i/rst_clk_wiz_0_148M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/Q
                         net (fo=1, routed)           0.056    -0.351    design_1_i/rst_clk_wiz_0_148M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/s_level_out_d1_cdc_to
    SLICE_X100Y36        FDRE                                         r  design_1_i/rst_clk_wiz_0_148M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=365, routed)         0.876    -0.809    design_1_i/rst_clk_wiz_0_148M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X100Y36        FDRE                                         r  design_1_i/rst_clk_wiz_0_148M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/C
                         clock pessimism              0.238    -0.571    
    SLICE_X100Y36        FDRE (Hold_fdre_C_D)         0.060    -0.511    design_1_i/rst_clk_wiz_0_148M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2
  -------------------------------------------------------------------
                         required time                          0.511    
                         arrival time                          -0.351    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.165ns  (arrival time - required time)
  Source:                 design_1_i/rst_clk_wiz_0_148M/U0/EXT_LPF/AUX_LPF[2].asr_lpf_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            design_1_i/rst_clk_wiz_0_148M/U0/EXT_LPF/lpf_asr_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.270ns  (logic 0.209ns (77.339%)  route 0.061ns (22.661%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.811ns
    Source Clock Delay      (SCD):    -0.573ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=365, routed)         0.606    -0.573    design_1_i/rst_clk_wiz_0_148M/U0/EXT_LPF/slowest_sync_clk
    SLICE_X96Y33         FDRE                                         r  design_1_i/rst_clk_wiz_0_148M/U0/EXT_LPF/AUX_LPF[2].asr_lpf_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y33         FDRE (Prop_fdre_C_Q)         0.164    -0.409 r  design_1_i/rst_clk_wiz_0_148M/U0/EXT_LPF/AUX_LPF[2].asr_lpf_reg[2]/Q
                         net (fo=2, routed)           0.061    -0.347    design_1_i/rst_clk_wiz_0_148M/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/p_1_in
    SLICE_X97Y33         LUT5 (Prop_lut5_I1_O)        0.045    -0.302 r  design_1_i/rst_clk_wiz_0_148M/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/lpf_asr_i_1/O
                         net (fo=1, routed)           0.000    -0.302    design_1_i/rst_clk_wiz_0_148M/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX_n_0
    SLICE_X97Y33         FDRE                                         r  design_1_i/rst_clk_wiz_0_148M/U0/EXT_LPF/lpf_asr_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=365, routed)         0.874    -0.811    design_1_i/rst_clk_wiz_0_148M/U0/EXT_LPF/slowest_sync_clk
    SLICE_X97Y33         FDRE                                         r  design_1_i/rst_clk_wiz_0_148M/U0/EXT_LPF/lpf_asr_reg/C
                         clock pessimism              0.251    -0.560    
    SLICE_X97Y33         FDRE (Hold_fdre_C_D)         0.092    -0.468    design_1_i/rst_clk_wiz_0_148M/U0/EXT_LPF/lpf_asr_reg
  -------------------------------------------------------------------
                         required time                          0.468    
                         arrival time                          -0.302    
  -------------------------------------------------------------------
                         slack                                  0.165    

Slack (MET) :             0.177ns  (arrival time - required time)
  Source:                 design_1_i/rst_clk_wiz_0_148M/U0/SEQ/SEQ_COUNTER/q_int_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            design_1_i/rst_clk_wiz_0_148M/U0/SEQ/core_dec_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.334ns  (logic 0.186ns (55.696%)  route 0.148ns (44.304%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.809ns
    Source Clock Delay      (SCD):    -0.572ns
    Clock Pessimism Removal (CPR):    -0.273ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.698    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.421    -1.722 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.518    -1.204    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.178 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=365, routed)         0.607    -0.572    design_1_i/rst_clk_wiz_0_148M/U0/SEQ/SEQ_COUNTER/slowest_sync_clk
    SLICE_X97Y35         FDRE                                         r  design_1_i/rst_clk_wiz_0_148M/U0/SEQ/SEQ_COUNTER/q_int_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X97Y35         FDRE (Prop_fdre_C_Q)         0.141    -0.431 f  design_1_i/rst_clk_wiz_0_148M/U0/SEQ/SEQ_COUNTER/q_int_reg[1]/Q
                         net (fo=6, routed)           0.148    -0.283    design_1_i/rst_clk_wiz_0_148M/U0/SEQ/seq_cnt[1]
    SLICE_X98Y35         LUT4 (Prop_lut4_I3_O)        0.045    -0.238 r  design_1_i/rst_clk_wiz_0_148M/U0/SEQ/pr_dec0/O
                         net (fo=1, routed)           0.000    -0.238    design_1_i/rst_clk_wiz_0_148M/U0/SEQ/pr_dec0__0
    SLICE_X98Y35         FDRE                                         r  design_1_i/rst_clk_wiz_0_148M/U0/SEQ/core_dec_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.926    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.204    -2.278 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.564    -1.714    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.685 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=365, routed)         0.876    -0.809    design_1_i/rst_clk_wiz_0_148M/U0/SEQ/slowest_sync_clk
    SLICE_X98Y35         FDRE                                         r  design_1_i/rst_clk_wiz_0_148M/U0/SEQ/core_dec_reg[1]/C
                         clock pessimism              0.273    -0.536    
    SLICE_X98Y35         FDRE (Hold_fdre_C_D)         0.121    -0.415    design_1_i/rst_clk_wiz_0_148M/U0/SEQ/core_dec_reg[1]
  -------------------------------------------------------------------
                         required time                          0.415    
                         arrival time                          -0.238    
  -------------------------------------------------------------------
                         slack                                  0.177    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_design_1_clk_wiz_0_0
Waveform(ns):       { 0.000 3.367 }
Period(ns):         6.734
Sources:            { design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         6.734       3.790      RAMB36_X4Y2      design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_sync_fifo.FIFO_INST/XPM_FIFO_SYNC_INST/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         6.734       4.158      RAMB36_X4Y2      design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_sync_fifo.FIFO_INST/XPM_FIFO_SYNC_INST/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKBWRCLK
Min Period        n/a     BUFG/I              n/a            2.155         6.734       4.579      BUFGCTRL_X0Y0    design_1_i/clk_wiz_0/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         6.734       5.485      MMCME2_ADV_X0Y0  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDSE/C              n/a            1.000         6.734       5.734      SLICE_X92Y15     design_1_i/dataGen_0/inst/FSM_onehot_state_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         6.734       5.734      SLICE_X92Y15     design_1_i/dataGen_0/inst/FSM_onehot_state_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         6.734       5.734      SLICE_X93Y15     design_1_i/dataGen_0/inst/FSM_onehot_state_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         6.734       5.734      SLICE_X93Y9      design_1_i/dataGen_0/inst/dataCounter_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         6.734       5.734      SLICE_X97Y11     design_1_i/dataGen_0/inst/dataCounter_reg[10]/C
Min Period        n/a     FDRE/C              n/a            1.000         6.734       5.734      SLICE_X97Y11     design_1_i/dataGen_0/inst/dataCounter_reg[11]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       6.734       206.626    MMCME2_ADV_X0Y0  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         3.367       2.387      SLICE_X100Y32    design_1_i/rst_clk_wiz_0_148M/U0/EXT_LPF/POR_SRL_I/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         3.367       2.387      SLICE_X100Y32    design_1_i/rst_clk_wiz_0_148M/U0/EXT_LPF/POR_SRL_I/CLK
Low Pulse Width   Fast    FDSE/C              n/a            0.500         3.367       2.867      SLICE_X92Y15     design_1_i/dataGen_0/inst/FSM_onehot_state_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         3.367       2.867      SLICE_X92Y15     design_1_i/dataGen_0/inst/FSM_onehot_state_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         3.367       2.867      SLICE_X93Y15     design_1_i/dataGen_0/inst/FSM_onehot_state_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         3.367       2.867      SLICE_X97Y9      design_1_i/dataGen_0/inst/dataCounter_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         3.367       2.867      SLICE_X96Y16     design_1_i/dataGen_0/inst/dataCounter_reg[27]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         3.367       2.867      SLICE_X96Y16     design_1_i/dataGen_0/inst/dataCounter_reg[29]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         3.367       2.867      SLICE_X97Y9      design_1_i/dataGen_0/inst/dataCounter_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         3.367       2.867      SLICE_X95Y17     design_1_i/dataGen_0/inst/dataCounter_reg[30]/C
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         3.367       2.387      SLICE_X100Y32    design_1_i/rst_clk_wiz_0_148M/U0/EXT_LPF/POR_SRL_I/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         3.367       2.387      SLICE_X100Y32    design_1_i/rst_clk_wiz_0_148M/U0/EXT_LPF/POR_SRL_I/CLK
High Pulse Width  Slow    FDSE/C              n/a            0.500         3.367       2.867      SLICE_X92Y15     design_1_i/dataGen_0/inst/FSM_onehot_state_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         3.367       2.867      SLICE_X92Y15     design_1_i/dataGen_0/inst/FSM_onehot_state_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         3.367       2.867      SLICE_X93Y15     design_1_i/dataGen_0/inst/FSM_onehot_state_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         3.367       2.867      SLICE_X93Y9      design_1_i/dataGen_0/inst/dataCounter_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         3.367       2.867      SLICE_X97Y11     design_1_i/dataGen_0/inst/dataCounter_reg[10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         3.367       2.867      SLICE_X97Y11     design_1_i/dataGen_0/inst/dataCounter_reg[11]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         3.367       2.867      SLICE_X97Y11     design_1_i/dataGen_0/inst/dataCounter_reg[12]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         3.367       2.867      SLICE_X96Y13     design_1_i/dataGen_0/inst/dataCounter_reg[13]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_design_1_clk_wiz_0_0
  To Clock:  clkfbout_design_1_clk_wiz_0_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       37.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_design_1_clk_wiz_0_0
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         40.000      37.845     BUFGCTRL_X0Y1    design_1_i/clk_wiz_0/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         40.000      38.751     MMCME2_ADV_X0Y0  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         40.000      38.751     MMCME2_ADV_X0Y0  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       40.000      60.000     MMCME2_ADV_X0Y0  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       40.000      173.360    MMCME2_ADV_X0Y0  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT



