#-----------------------------------------------------------
# Vivado v2022.2 (64-bit)
# SW Build 3671981 on Fri Oct 14 04:59:54 MDT 2022
# IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
# Start of session at: Mon May 20 14:20:15 2024
# Process ID: 3222184
# Current directory: /home/shahlarious/FPGA/Vivado/KalmanFiltering/kalman_hls/solution1/impl/verilog/project.runs/synth_1
# Command line: vivado -log bd_0_wrapper.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source bd_0_wrapper.tcl
# Log file: /home/shahlarious/FPGA/Vivado/KalmanFiltering/kalman_hls/solution1/impl/verilog/project.runs/synth_1/bd_0_wrapper.vds
# Journal file: /home/shahlarious/FPGA/Vivado/KalmanFiltering/kalman_hls/solution1/impl/verilog/project.runs/synth_1/vivado.jou
# Running On: shahlarious-ub, OS: Linux, CPU Frequency: 3898.489 MHz, CPU Physical cores: 6, Host memory: 16717 MB
#-----------------------------------------------------------
source bd_0_wrapper.tcl -notrace
INFO: Dispatch client connection id - 43533
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/shahlarious/FPGA/Vivado/KalmanFiltering/kalman_hls/solution1/impl/ip'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2022.2/data/ip'.
Command: synth_design -top bd_0_wrapper -part xc7z020clg400-1 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 3222406
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [/tools/Xilinx/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 1993.141 ; gain = 361.797 ; free physical = 512 ; free virtual = 18731
Synthesis current peak Physical Memory [PSS] (MB): peak = 1410.413; parent = 1206.824; children = 203.589
Synthesis current peak Virtual Memory [VSS] (MB): peak = 2996.211; parent = 1999.082; children = 997.129
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'bd_0_wrapper' [/home/shahlarious/FPGA/Vivado/KalmanFiltering/kalman_hls/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/hdl/bd_0_wrapper.v:12]
INFO: [Synth 8-6157] synthesizing module 'bd_0' [/home/shahlarious/FPGA/Vivado/KalmanFiltering/kalman_hls/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/synth/bd_0.v:12]
INFO: [Synth 8-6157] synthesizing module 'bd_0_hls_inst_0' [/home/shahlarious/FPGA/Vivado/KalmanFiltering/kalman_hls/solution1/impl/verilog/project.runs/synth_1/.Xil/Vivado-3222184-shahlarious-ub/realtime/bd_0_hls_inst_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'bd_0_hls_inst_0' (0#1) [/home/shahlarious/FPGA/Vivado/KalmanFiltering/kalman_hls/solution1/impl/verilog/project.runs/synth_1/.Xil/Vivado-3222184-shahlarious-ub/realtime/bd_0_hls_inst_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'bd_0' (0#1) [/home/shahlarious/FPGA/Vivado/KalmanFiltering/kalman_hls/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/synth/bd_0.v:12]
INFO: [Synth 8-6155] done synthesizing module 'bd_0_wrapper' (0#1) [/home/shahlarious/FPGA/Vivado/KalmanFiltering/kalman_hls/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/hdl/bd_0_wrapper.v:12]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 2066.047 ; gain = 434.703 ; free physical = 634 ; free virtual = 18853
Synthesis current peak Physical Memory [PSS] (MB): peak = 1410.413; parent = 1206.824; children = 203.589
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3063.180; parent = 2066.051; children = 997.129
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 2080.891 ; gain = 449.547 ; free physical = 633 ; free virtual = 18852
Synthesis current peak Physical Memory [PSS] (MB): peak = 1410.413; parent = 1206.824; children = 203.589
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3078.023; parent = 2080.895; children = 997.129
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 2080.891 ; gain = 449.547 ; free physical = 633 ; free virtual = 18852
Synthesis current peak Physical Memory [PSS] (MB): peak = 1410.413; parent = 1206.824; children = 203.589
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3078.023; parent = 2080.895; children = 997.129
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2080.891 ; gain = 0.000 ; free physical = 629 ; free virtual = 18848
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/shahlarious/FPGA/Vivado/KalmanFiltering/kalman_hls/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ip/bd_0_hls_inst_0/bd_0_hls_inst_0/bd_0_hls_inst_0_in_context.xdc] for cell 'bd_0_i/hls_inst'
Finished Parsing XDC File [/home/shahlarious/FPGA/Vivado/KalmanFiltering/kalman_hls/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ip/bd_0_hls_inst_0/bd_0_hls_inst_0/bd_0_hls_inst_0_in_context.xdc] for cell 'bd_0_i/hls_inst'
Parsing XDC File [/home/shahlarious/FPGA/Vivado/KalmanFiltering/kalman_hls/solution1/impl/verilog/kalman_filter_top.xdc]
Finished Parsing XDC File [/home/shahlarious/FPGA/Vivado/KalmanFiltering/kalman_hls/solution1/impl/verilog/kalman_filter_top.xdc]
Parsing XDC File [/home/shahlarious/FPGA/Vivado/KalmanFiltering/kalman_hls/solution1/impl/verilog/project.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [/home/shahlarious/FPGA/Vivado/KalmanFiltering/kalman_hls/solution1/impl/verilog/project.runs/synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2137.820 ; gain = 0.000 ; free physical = 520 ; free virtual = 18739
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2137.820 ; gain = 0.000 ; free physical = 520 ; free virtual = 18739
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [/tools/Xilinx/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 2137.820 ; gain = 506.477 ; free physical = 592 ; free virtual = 18811
Synthesis current peak Physical Memory [PSS] (MB): peak = 1442.158; parent = 1238.601; children = 203.589
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3118.945; parent = 2121.816; children = 997.129
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 2137.820 ; gain = 506.477 ; free physical = 592 ; free virtual = 18811
Synthesis current peak Physical Memory [PSS] (MB): peak = 1442.158; parent = 1238.601; children = 203.589
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3118.945; parent = 2121.816; children = 997.129
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property KEEP_HIERARCHY = SOFT for bd_0_i. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for bd_0_i/hls_inst. (constraint file  auto generated constraint).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 2137.820 ; gain = 506.477 ; free physical = 592 ; free virtual = 18811
Synthesis current peak Physical Memory [PSS] (MB): peak = 1442.158; parent = 1238.601; children = 203.589
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3118.945; parent = 2121.816; children = 997.129
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 2137.820 ; gain = 506.477 ; free physical = 591 ; free virtual = 18811
Synthesis current peak Physical Memory [PSS] (MB): peak = 1442.158; parent = 1238.601; children = 203.589
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3118.945; parent = 2121.816; children = 997.129
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 2137.820 ; gain = 506.477 ; free physical = 569 ; free virtual = 18792
Synthesis current peak Physical Memory [PSS] (MB): peak = 1442.158; parent = 1238.601; children = 203.589
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3118.945; parent = 2121.816; children = 997.129
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 2137.820 ; gain = 506.477 ; free physical = 447 ; free virtual = 18670
Synthesis current peak Physical Memory [PSS] (MB): peak = 1494.369; parent = 1290.843; children = 203.589
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3118.945; parent = 2121.816; children = 997.129
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 2137.820 ; gain = 506.477 ; free physical = 442 ; free virtual = 18666
Synthesis current peak Physical Memory [PSS] (MB): peak = 1494.580; parent = 1291.054; children = 203.589
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3118.945; parent = 2121.816; children = 997.129
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 2137.820 ; gain = 506.477 ; free physical = 433 ; free virtual = 18656
Synthesis current peak Physical Memory [PSS] (MB): peak = 1495.049; parent = 1291.522; children = 203.589
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3118.945; parent = 2121.816; children = 997.129
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:19 ; elapsed = 00:00:21 . Memory (MB): peak = 2137.820 ; gain = 506.477 ; free physical = 447 ; free virtual = 18667
Synthesis current peak Physical Memory [PSS] (MB): peak = 1495.205; parent = 1291.679; children = 203.589
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3118.945; parent = 2121.816; children = 997.129
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:19 ; elapsed = 00:00:21 . Memory (MB): peak = 2137.820 ; gain = 506.477 ; free physical = 447 ; free virtual = 18667
Synthesis current peak Physical Memory [PSS] (MB): peak = 1495.221; parent = 1291.694; children = 203.589
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3118.945; parent = 2121.816; children = 997.129
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:19 ; elapsed = 00:00:21 . Memory (MB): peak = 2137.820 ; gain = 506.477 ; free physical = 447 ; free virtual = 18667
Synthesis current peak Physical Memory [PSS] (MB): peak = 1495.236; parent = 1291.710; children = 203.589
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3118.945; parent = 2121.816; children = 997.129
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:19 ; elapsed = 00:00:21 . Memory (MB): peak = 2137.820 ; gain = 506.477 ; free physical = 447 ; free virtual = 18667
Synthesis current peak Physical Memory [PSS] (MB): peak = 1495.314; parent = 1291.788; children = 203.589
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3118.945; parent = 2121.816; children = 997.129
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:19 ; elapsed = 00:00:21 . Memory (MB): peak = 2137.820 ; gain = 506.477 ; free physical = 447 ; free virtual = 18667
Synthesis current peak Physical Memory [PSS] (MB): peak = 1495.314; parent = 1291.788; children = 203.589
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3118.945; parent = 2121.816; children = 997.129
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:19 ; elapsed = 00:00:21 . Memory (MB): peak = 2137.820 ; gain = 506.477 ; free physical = 439 ; free virtual = 18659
Synthesis current peak Physical Memory [PSS] (MB): peak = 1495.314; parent = 1291.788; children = 203.589
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3118.945; parent = 2121.816; children = 997.129
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+----------------+----------+
|      |BlackBox name   |Instances |
+------+----------------+----------+
|1     |bd_0_hls_inst_0 |         1|
+------+----------------+----------+

Report Cell Usage: 
+------+--------------+------+
|      |Cell          |Count |
+------+--------------+------+
|1     |bd_0_hls_inst |     1|
+------+--------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:19 ; elapsed = 00:00:21 . Memory (MB): peak = 2137.820 ; gain = 506.477 ; free physical = 439 ; free virtual = 18659
Synthesis current peak Physical Memory [PSS] (MB): peak = 1495.346; parent = 1291.819; children = 203.589
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3118.945; parent = 2121.816; children = 997.129
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 1 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 2137.820 ; gain = 449.547 ; free physical = 495 ; free virtual = 18715
Synthesis Optimization Complete : Time (s): cpu = 00:00:19 ; elapsed = 00:00:21 . Memory (MB): peak = 2137.820 ; gain = 506.477 ; free physical = 495 ; free virtual = 18715
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2137.820 ; gain = 0.000 ; free physical = 494 ; free virtual = 18714
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2137.820 ; gain = 0.000 ; free physical = 552 ; free virtual = 18772
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete, checksum: 721ffbd3
INFO: [Common 17-83] Releasing license: Synthesis
23 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:26 ; elapsed = 00:00:25 . Memory (MB): peak = 2137.820 ; gain = 843.008 ; free physical = 747 ; free virtual = 18967
INFO: [Common 17-1381] The checkpoint '/home/shahlarious/FPGA/Vivado/KalmanFiltering/kalman_hls/solution1/impl/verilog/project.runs/synth_1/bd_0_wrapper.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file bd_0_wrapper_utilization_synth.rpt -pb bd_0_wrapper_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Mon May 20 14:20:48 2024...
