============================================================
  Generated by:           Genus(TM) Synthesis Solution 16.13-s036_1
  Generated on:           Feb 24 2023  11:08:52 pm
  Module:                 regfile
  Technology library:     slow_vdd1v0 1.0
  Operating conditions:   PVT_0P9V_125C (balanced_tree)
  Wireload mode:          enclosed
  Area mode:              timing library
============================================================

Path 1: UNCONSTRAINED Late External Delay Assertion
Endpoint:   rd2[0]            (^) checked with leading edge of 'func_clk'
Beginpoint: rf_reg[31][0]/clk (^)
----------------------------------------------------------------------------------------------
                   Pin                 Edge       Cell        Fanout Load Slew Delay  Arrival 
                                                                     (fF) (ps)  (ps) Time(ps) 
----------------------------------------------------------------------------------------------
       rf_reg[31][0]/clk               ^                                     0              0 
       rf_reg[31][0]/q             (u) ^     unmapped_d_flop       2  2.4    0  +318      318 
       mux_rf[a2]_20_27/g32/data31     ^                                          +0      318 
       mux_rf[a2]_20_27/g32/z      (u) ^     unmapped_bmux37       1  1.2    0  +648      966 
       mux_20_19/g32/data1             ^                                          +0      966 
       mux_20_19/g32/z             (u) ^     unmapped_bmux3        1  0.0    0  +129     1095 
       rd2[0]                          ^                                          +0     1095 
----------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).
