<dec f='llvm/llvm/lib/Target/AMDGPU/SIISelLowering.h' l='183' type='llvm::SDValue llvm::SITargetLowering::performInsertVectorEltCombine(llvm::SDNode * N, llvm::TargetLowering::DAGCombinerInfo &amp; DCI) const'/>
<def f='llvm/llvm/lib/Target/AMDGPU/SIISelLowering.cpp' l='10066' ll='10093' type='llvm::SDValue llvm::SITargetLowering::performInsertVectorEltCombine(llvm::SDNode * N, llvm::TargetLowering::DAGCombinerInfo &amp; DCI) const'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIISelLowering.cpp' l='10746' u='c' c='_ZNK4llvm16SITargetLowering17PerformDAGCombineEPNS_6SDNodeERNS_14TargetLowering15DAGCombinerInfoE'/>
