[VMEM] WARNING: physical memory size is smaller than virtual memory size.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 10000000
Simulation Instructions: 50000000
Number of CPUs: 1
Page size: 4096

Off-chip DRAM Size: 16 GiB Channels: 1 Width: 64-bit Data Rate: 3205 MT/s
Heartbeat CPU 0 instructions: 10000002 cycles: 2655829 heartbeat IPC: 3.765 cumulative IPC: 3.765 (Simulation time: 00 hr 00 min 15 sec)
Warmup finished CPU 0 instructions: 10000002 cycles: 2655829 cumulative IPC: 3.765 (Simulation time: 00 hr 00 min 15 sec)
Warmup complete CPU 0 instructions: 10000002 cycles: 2655829 cumulative IPC: 3.765 (Simulation time: 00 hr 00 min 15 sec)
Heartbeat CPU 0 instructions: 20000005 cycles: 12481965 heartbeat IPC: 1.018 cumulative IPC: 1.018 (Simulation time: 00 hr 01 min 06 sec)
Heartbeat CPU 0 instructions: 30000007 cycles: 19782365 heartbeat IPC: 1.37 cumulative IPC: 1.168 (Simulation time: 00 hr 01 min 46 sec)
Heartbeat CPU 0 instructions: 40000010 cycles: 29313285 heartbeat IPC: 1.049 cumulative IPC: 1.125 (Simulation time: 00 hr 02 min 35 sec)
Heartbeat CPU 0 instructions: 50000011 cycles: 36591112 heartbeat IPC: 1.374 cumulative IPC: 1.179 (Simulation time: 00 hr 03 min 15 sec)
Simulation finished CPU 0 instructions: 50000001 cycles: 43618062 cumulative IPC: 1.146 (Simulation time: 00 hr 04 min 04 sec)
Simulation complete CPU 0 instructions: 50000001 cycles: 43618062 cumulative IPC: 1.146 (Simulation time: 00 hr 04 min 04 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs 654.roms_s-293B.champsimtrace.xz

Region of Interest Statistics

CPU 0 cumulative IPC: 1.146 instructions: 50000001 cycles: 43618062
CPU 0 Branch Prediction Accuracy: 99.8% MPKI: 0.02602 Average ROB Occupancy at Mispredict: 336.4
Branch type MPKI
BRANCH_DIRECT_JUMP: 0
BRANCH_INDIRECT: 0
BRANCH_CONDITIONAL: 0.02602
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0

cpu0->cpu0_STLB TOTAL        ACCESS:      14275 HIT:       9235 MISS:       5040 MSHR_MERGE:          0
cpu0->cpu0_STLB LOAD         ACCESS:      14275 HIT:       9235 MISS:       5040 MSHR_MERGE:          0
cpu0->cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_STLB AVERAGE MISS LATENCY: 685.3 cycles
cpu0->cpu0_L2C TOTAL        ACCESS:     876157 HIT:     357494 MISS:     518663 MSHR_MERGE:          0
cpu0->cpu0_L2C LOAD         ACCESS:     366024 HIT:     105007 MISS:     261017 MSHR_MERGE:          0
cpu0->cpu0_L2C RFO          ACCESS:     250788 HIT:        969 MISS:     249819 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L2C WRITE        ACCESS:     251766 HIT:     251442 MISS:        324 MSHR_MERGE:          0
cpu0->cpu0_L2C TRANSLATION  ACCESS:       7579 HIT:         76 MISS:       7503 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L2C AVERAGE MISS LATENCY: 176.8 cycles
cpu0->cpu0_L1I TOTAL        ACCESS:   10009953 HIT:   10009953 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I LOAD         ACCESS:   10009953 HIT:   10009953 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1I AVERAGE MISS LATENCY: - cycles
cpu0->cpu0_L1D TOTAL        ACCESS:   15658244 HIT:   14169354 MISS:    1488890 MSHR_MERGE:     864452
cpu0->cpu0_L1D LOAD         ACCESS:   11026623 HIT:   10399994 MISS:     626629 MSHR_MERGE:     260605
cpu0->cpu0_L1D RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D WRITE        ACCESS:    4623968 HIT:    3769313 MISS:     854655 MSHR_MERGE:     603820
cpu0->cpu0_L1D TRANSLATION  ACCESS:       7653 HIT:         47 MISS:       7606 MSHR_MERGE:         27
cpu0->cpu0_L1D PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1D AVERAGE MISS LATENCY: 155.7 cycles
cpu0->cpu0_ITLB TOTAL        ACCESS:    7427092 HIT:    7427092 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB LOAD         ACCESS:    7427092 HIT:    7427092 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_ITLB AVERAGE MISS LATENCY: - cycles
cpu0->cpu0_DTLB TOTAL        ACCESS:   14818122 HIT:   14781874 MISS:      36248 MSHR_MERGE:      21973
cpu0->cpu0_DTLB LOAD         ACCESS:   14818122 HIT:   14781874 MISS:      36248 MSHR_MERGE:      21973
cpu0->cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_DTLB AVERAGE MISS LATENCY: 247.3 cycles
cpu0->LLC TOTAL        ACCESS:     770272 HIT:     421146 MISS:     349126 MSHR_MERGE:          0
cpu0->LLC LOAD         ACCESS:     261017 HIT:     111683 MISS:     149334 MSHR_MERGE:          0
cpu0->LLC RFO          ACCESS:     249819 HIT:      57273 MISS:     192546 MSHR_MERGE:          0
cpu0->LLC PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->LLC WRITE        ACCESS:     251933 HIT:     251902 MISS:         31 MSHR_MERGE:          0
cpu0->LLC TRANSLATION  ACCESS:       7503 HIT:        288 MISS:       7215 MSHR_MERGE:          0
cpu0->LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->LLC AVERAGE MISS LATENCY: 239.4 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:       1518
  ROW_BUFFER_MISS:     346990
  AVG DBUS CONGESTED CYCLE: 6.451
Channel 0 WQ ROW_BUFFER_HIT:      64269
  ROW_BUFFER_MISS:     152169
  FULL:          0
Channel 0 REFRESHES ISSUED:       3635
