// Seed: 3868869526
module module_0 (
    input wire id_0,
    input wand id_1,
    input tri0 module_0,
    input wor  id_3
    , id_6,
    input tri1 id_4
);
  parameter id_7 = 1'b0;
  wire id_8;
  wire id_9;
  assign module_1.id_0 = 0;
  logic id_10 = 1;
  assign id_10 = -1;
endmodule
module module_1 (
    input tri0 id_0,
    input wire id_1,
    input supply0 id_2,
    output wire id_3,
    input wor id_4,
    output wor id_5
);
  integer id_7 = id_7 == (-1) < "";
  module_0 modCall_1 (
      id_0,
      id_1,
      id_4,
      id_2,
      id_2
  );
endmodule
