INTSTYLE=ise
INFILE=E:\Project\AX309\Verilog\23_adda_test\adda_test.ncd
OUTFILE=E:\Project\AX309\Verilog\23_adda_test\adda_test.bit
FAMILY=Spartan6
PART=xc6slx9-2ftg256
WORKINGDIR=E:\Project\AX309\Verilog\23_adda_test
LICENSE=WebPack
USER_INFO=__0_0_0
