
*** Running vivado
    with args -log system_wrapper.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source system_wrapper.tcl


****** Vivado v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source system_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'e:/xujinyi/test/spartan_cam_2/spartan_cam/ip'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'e:/xujinyi/test/xilinx_com_hls_detect_2_0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'e:/xujinyi/test/xilinx_com_hls_hls_line_3_0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'e:/xujinyi/test/xilinx_com_hls_lite_1_0'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'G:/vivado/Vivado/2018.2/data/ip'.
add_files: Time (s): cpu = 00:00:07 ; elapsed = 00:00:15 . Memory (MB): peak = 370.664 ; gain = 70.332
Command: synth_design -top system_wrapper -part xc7s15ftgb196-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7s15'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7s15'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 11176 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 482.016 ; gain = 104.340
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'system_wrapper' [E:/xujinyi/test/spartan_cam_2/spartan_cam/spartan_cam.srcs/sources_1/imports/hdl/system_wrapper.v:12]
INFO: [Synth 8-6157] synthesizing module 'IOBUF' [G:/vivado/Vivado/2018.2/scripts/rt/data/unisim_comp.v:22660]
	Parameter DRIVE bound to: 12 - type: integer 
	Parameter IBUF_LOW_PWR bound to: TRUE - type: string 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
	Parameter SLEW bound to: SLOW - type: string 
INFO: [Synth 8-6155] done synthesizing module 'IOBUF' (1#1) [G:/vivado/Vivado/2018.2/scripts/rt/data/unisim_comp.v:22660]
INFO: [Synth 8-6157] synthesizing module 'system' [E:/xujinyi/test/spartan_cam_2/spartan_cam/spartan_cam.srcs/sources_1/bd/system/synth/system.v:1053]
INFO: [Synth 8-6157] synthesizing module 'system_PID_0_0' [E:/xujinyi/test/spartan_cam_2/spartan_cam/spartan_cam.runs/synth_1/.Xil/Vivado-532-SD-20181003FSET/realtime/system_PID_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'system_PID_0_0' (2#1) [E:/xujinyi/test/spartan_cam_2/spartan_cam/spartan_cam.runs/synth_1/.Xil/Vivado-532-SD-20181003FSET/realtime/system_PID_0_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'system_axi_gpio_0_0' [E:/xujinyi/test/spartan_cam_2/spartan_cam/spartan_cam.runs/synth_1/.Xil/Vivado-532-SD-20181003FSET/realtime/system_axi_gpio_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'system_axi_gpio_0_0' (3#1) [E:/xujinyi/test/spartan_cam_2/spartan_cam/spartan_cam.runs/synth_1/.Xil/Vivado-532-SD-20181003FSET/realtime/system_axi_gpio_0_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'system_axi_iic_0_0' [E:/xujinyi/test/spartan_cam_2/spartan_cam/spartan_cam.runs/synth_1/.Xil/Vivado-532-SD-20181003FSET/realtime/system_axi_iic_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'system_axi_iic_0_0' (4#1) [E:/xujinyi/test/spartan_cam_2/spartan_cam/spartan_cam.runs/synth_1/.Xil/Vivado-532-SD-20181003FSET/realtime/system_axi_iic_0_0_stub.v:6]
WARNING: [Synth 8-350] instance 'axi_iic_0' of module 'system_axi_iic_0_0' requires 27 connections, but only 25 given [E:/xujinyi/test/spartan_cam_2/spartan_cam/spartan_cam.srcs/sources_1/bd/system/synth/system.v:1360]
INFO: [Synth 8-6157] synthesizing module 'system_axi_uartlite_0_0' [E:/xujinyi/test/spartan_cam_2/spartan_cam/spartan_cam.runs/synth_1/.Xil/Vivado-532-SD-20181003FSET/realtime/system_axi_uartlite_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'system_axi_uartlite_0_0' (5#1) [E:/xujinyi/test/spartan_cam_2/spartan_cam/spartan_cam.runs/synth_1/.Xil/Vivado-532-SD-20181003FSET/realtime/system_axi_uartlite_0_0_stub.v:6]
WARNING: [Synth 8-350] instance 'axi_uartlite_0' of module 'system_axi_uartlite_0_0' requires 22 connections, but only 21 given [E:/xujinyi/test/spartan_cam_2/spartan_cam/spartan_cam.srcs/sources_1/bd/system/synth/system.v:1386]
INFO: [Synth 8-6157] synthesizing module 'system_bayer2rgb_0_0' [E:/xujinyi/test/spartan_cam_2/spartan_cam/spartan_cam.runs/synth_1/.Xil/Vivado-532-SD-20181003FSET/realtime/system_bayer2rgb_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'system_bayer2rgb_0_0' (6#1) [E:/xujinyi/test/spartan_cam_2/spartan_cam/spartan_cam.runs/synth_1/.Xil/Vivado-532-SD-20181003FSET/realtime/system_bayer2rgb_0_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'system_clk_wiz_0_1' [E:/xujinyi/test/spartan_cam_2/spartan_cam/spartan_cam.runs/synth_1/.Xil/Vivado-532-SD-20181003FSET/realtime/system_clk_wiz_0_1_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'system_clk_wiz_0_1' (7#1) [E:/xujinyi/test/spartan_cam_2/spartan_cam/spartan_cam.runs/synth_1/.Xil/Vivado-532-SD-20181003FSET/realtime/system_clk_wiz_0_1_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'system_clk_wiz_1_0' [E:/xujinyi/test/spartan_cam_2/spartan_cam/spartan_cam.runs/synth_1/.Xil/Vivado-532-SD-20181003FSET/realtime/system_clk_wiz_1_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'system_clk_wiz_1_0' (8#1) [E:/xujinyi/test/spartan_cam_2/spartan_cam/spartan_cam.runs/synth_1/.Xil/Vivado-532-SD-20181003FSET/realtime/system_clk_wiz_1_0_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'system_csi2_d_phy_rx_0_1' [E:/xujinyi/test/spartan_cam_2/spartan_cam/spartan_cam.runs/synth_1/.Xil/Vivado-532-SD-20181003FSET/realtime/system_csi2_d_phy_rx_0_1_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'system_csi2_d_phy_rx_0_1' (9#1) [E:/xujinyi/test/spartan_cam_2/spartan_cam/spartan_cam.runs/synth_1/.Xil/Vivado-532-SD-20181003FSET/realtime/system_csi2_d_phy_rx_0_1_stub.v:6]
WARNING: [Synth 8-350] instance 'csi2_d_phy_rx_0' of module 'system_csi2_d_phy_rx_0_1' requires 33 connections, but only 25 given [E:/xujinyi/test/spartan_cam_2/spartan_cam/spartan_cam.srcs/sources_1/bd/system/synth/system.v:1428]
INFO: [Synth 8-6157] synthesizing module 'system_csi2dvp_0_0' [E:/xujinyi/test/spartan_cam_2/spartan_cam/spartan_cam.runs/synth_1/.Xil/Vivado-532-SD-20181003FSET/realtime/system_csi2dvp_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'system_csi2dvp_0_0' (10#1) [E:/xujinyi/test/spartan_cam_2/spartan_cam/spartan_cam.runs/synth_1/.Xil/Vivado-532-SD-20181003FSET/realtime/system_csi2dvp_0_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'system_csi_to_axis_0_1' [E:/xujinyi/test/spartan_cam_2/spartan_cam/spartan_cam.runs/synth_1/.Xil/Vivado-532-SD-20181003FSET/realtime/system_csi_to_axis_0_1_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'system_csi_to_axis_0_1' (11#1) [E:/xujinyi/test/spartan_cam_2/spartan_cam/spartan_cam.runs/synth_1/.Xil/Vivado-532-SD-20181003FSET/realtime/system_csi_to_axis_0_1_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'system_detect_0_1' [E:/xujinyi/test/spartan_cam_2/spartan_cam/spartan_cam.runs/synth_1/.Xil/Vivado-532-SD-20181003FSET/realtime/system_detect_0_1_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'system_detect_0_1' (12#1) [E:/xujinyi/test/spartan_cam_2/spartan_cam/spartan_cam.runs/synth_1/.Xil/Vivado-532-SD-20181003FSET/realtime/system_detect_0_1_stub.v:6]
WARNING: [Synth 8-350] instance 'detect_0' of module 'system_detect_0_1' requires 18 connections, but only 15 given [E:/xujinyi/test/spartan_cam_2/spartan_cam/spartan_cam.srcs/sources_1/bd/system/synth/system.v:1493]
INFO: [Synth 8-6157] synthesizing module 'system_hls_line_0_1' [E:/xujinyi/test/spartan_cam_2/spartan_cam/spartan_cam.runs/synth_1/.Xil/Vivado-532-SD-20181003FSET/realtime/system_hls_line_0_1_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'system_hls_line_0_1' (13#1) [E:/xujinyi/test/spartan_cam_2/spartan_cam/spartan_cam.runs/synth_1/.Xil/Vivado-532-SD-20181003FSET/realtime/system_hls_line_0_1_stub.v:6]
WARNING: [Synth 8-350] instance 'hls_line_0' of module 'system_hls_line_0_1' requires 18 connections, but only 15 given [E:/xujinyi/test/spartan_cam_2/spartan_cam/spartan_cam.srcs/sources_1/bd/system/synth/system.v:1509]
INFO: [Synth 8-6157] synthesizing module 'system_lite_0_0' [E:/xujinyi/test/spartan_cam_2/spartan_cam/spartan_cam.runs/synth_1/.Xil/Vivado-532-SD-20181003FSET/realtime/system_lite_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'system_lite_0_0' (14#1) [E:/xujinyi/test/spartan_cam_2/spartan_cam/spartan_cam.runs/synth_1/.Xil/Vivado-532-SD-20181003FSET/realtime/system_lite_0_0_stub.v:6]
WARNING: [Synth 8-350] instance 'lite_0' of module 'system_lite_0_0' requires 22 connections, but only 21 given [E:/xujinyi/test/spartan_cam_2/spartan_cam/spartan_cam.srcs/sources_1/bd/system/synth/system.v:1525]
INFO: [Synth 8-6157] synthesizing module 'system_lite_2_0' [E:/xujinyi/test/spartan_cam_2/spartan_cam/spartan_cam.runs/synth_1/.Xil/Vivado-532-SD-20181003FSET/realtime/system_lite_2_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'system_lite_2_0' (15#1) [E:/xujinyi/test/spartan_cam_2/spartan_cam/spartan_cam.runs/synth_1/.Xil/Vivado-532-SD-20181003FSET/realtime/system_lite_2_0_stub.v:6]
WARNING: [Synth 8-350] instance 'lite_2' of module 'system_lite_2_0' requires 22 connections, but only 21 given [E:/xujinyi/test/spartan_cam_2/spartan_cam/spartan_cam.srcs/sources_1/bd/system/synth/system.v:1547]
INFO: [Synth 8-6157] synthesizing module 'system_mdm_1_0' [E:/xujinyi/test/spartan_cam_2/spartan_cam/spartan_cam.runs/synth_1/.Xil/Vivado-532-SD-20181003FSET/realtime/system_mdm_1_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'system_mdm_1_0' (16#1) [E:/xujinyi/test/spartan_cam_2/spartan_cam/spartan_cam.runs/synth_1/.Xil/Vivado-532-SD-20181003FSET/realtime/system_mdm_1_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'system_microblaze_0_0' [E:/xujinyi/test/spartan_cam_2/spartan_cam/spartan_cam.runs/synth_1/.Xil/Vivado-532-SD-20181003FSET/realtime/system_microblaze_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'system_microblaze_0_0' (17#1) [E:/xujinyi/test/spartan_cam_2/spartan_cam/spartan_cam.runs/synth_1/.Xil/Vivado-532-SD-20181003FSET/realtime/system_microblaze_0_0_stub.v:6]
WARNING: [Synth 8-350] instance 'microblaze_0' of module 'system_microblaze_0_0' requires 52 connections, but only 51 given [E:/xujinyi/test/spartan_cam_2/spartan_cam/spartan_cam.srcs/sources_1/bd/system/synth/system.v:1582]
INFO: [Synth 8-6157] synthesizing module 'system_microblaze_0_axi_periph_0' [E:/xujinyi/test/spartan_cam_2/spartan_cam/spartan_cam.srcs/sources_1/bd/system/synth/system.v:1847]
INFO: [Synth 8-6157] synthesizing module 'm00_couplers_imp_1RZ0IW6' [E:/xujinyi/test/spartan_cam_2/spartan_cam/spartan_cam.srcs/sources_1/bd/system/synth/system.v:12]
INFO: [Synth 8-6155] done synthesizing module 'm00_couplers_imp_1RZ0IW6' (18#1) [E:/xujinyi/test/spartan_cam_2/spartan_cam/spartan_cam.srcs/sources_1/bd/system/synth/system.v:12]
INFO: [Synth 8-6157] synthesizing module 'm01_couplers_imp_K87I2F' [E:/xujinyi/test/spartan_cam_2/spartan_cam/spartan_cam.srcs/sources_1/bd/system/synth/system.v:144]
INFO: [Synth 8-6155] done synthesizing module 'm01_couplers_imp_K87I2F' (19#1) [E:/xujinyi/test/spartan_cam_2/spartan_cam/spartan_cam.srcs/sources_1/bd/system/synth/system.v:144]
INFO: [Synth 8-6157] synthesizing module 'm02_couplers_imp_QYRHL1' [E:/xujinyi/test/spartan_cam_2/spartan_cam/spartan_cam.srcs/sources_1/bd/system/synth/system.v:276]
INFO: [Synth 8-6155] done synthesizing module 'm02_couplers_imp_QYRHL1' (20#1) [E:/xujinyi/test/spartan_cam_2/spartan_cam/spartan_cam.srcs/sources_1/bd/system/synth/system.v:276]
INFO: [Synth 8-6157] synthesizing module 'm03_couplers_imp_1LIFQL0' [E:/xujinyi/test/spartan_cam_2/spartan_cam/spartan_cam.srcs/sources_1/bd/system/synth/system.v:408]
INFO: [Synth 8-6155] done synthesizing module 'm03_couplers_imp_1LIFQL0' (21#1) [E:/xujinyi/test/spartan_cam_2/spartan_cam/spartan_cam.srcs/sources_1/bd/system/synth/system.v:408]
INFO: [Synth 8-6157] synthesizing module 'm04_couplers_imp_E2VWV5' [E:/xujinyi/test/spartan_cam_2/spartan_cam/spartan_cam.srcs/sources_1/bd/system/synth/system.v:540]
INFO: [Synth 8-6155] done synthesizing module 'm04_couplers_imp_E2VWV5' (22#1) [E:/xujinyi/test/spartan_cam_2/spartan_cam/spartan_cam.srcs/sources_1/bd/system/synth/system.v:540]
INFO: [Synth 8-6157] synthesizing module 's00_couplers_imp_1LZPV07' [E:/xujinyi/test/spartan_cam_2/spartan_cam/spartan_cam.srcs/sources_1/bd/system/synth/system.v:906]
INFO: [Synth 8-6155] done synthesizing module 's00_couplers_imp_1LZPV07' (23#1) [E:/xujinyi/test/spartan_cam_2/spartan_cam/spartan_cam.srcs/sources_1/bd/system/synth/system.v:906]
INFO: [Synth 8-6157] synthesizing module 'system_xbar_0' [E:/xujinyi/test/spartan_cam_2/spartan_cam/spartan_cam.runs/synth_1/.Xil/Vivado-532-SD-20181003FSET/realtime/system_xbar_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'system_xbar_0' (24#1) [E:/xujinyi/test/spartan_cam_2/spartan_cam/spartan_cam.runs/synth_1/.Xil/Vivado-532-SD-20181003FSET/realtime/system_xbar_0_stub.v:6]
WARNING: [Synth 8-350] instance 'xbar' of module 'system_xbar_0' requires 40 connections, but only 38 given [E:/xujinyi/test/spartan_cam_2/spartan_cam/spartan_cam.srcs/sources_1/bd/system/synth/system.v:2664]
INFO: [Synth 8-6155] done synthesizing module 'system_microblaze_0_axi_periph_0' (25#1) [E:/xujinyi/test/spartan_cam_2/spartan_cam/spartan_cam.srcs/sources_1/bd/system/synth/system.v:1847]
INFO: [Synth 8-6157] synthesizing module 'microblaze_0_local_memory_imp_OGE0N8' [E:/xujinyi/test/spartan_cam_2/spartan_cam/spartan_cam.srcs/sources_1/bd/system/synth/system.v:672]
INFO: [Synth 8-6157] synthesizing module 'system_dlmb_bram_if_cntlr_0' [E:/xujinyi/test/spartan_cam_2/spartan_cam/spartan_cam.runs/synth_1/.Xil/Vivado-532-SD-20181003FSET/realtime/system_dlmb_bram_if_cntlr_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'system_dlmb_bram_if_cntlr_0' (26#1) [E:/xujinyi/test/spartan_cam_2/spartan_cam/spartan_cam.runs/synth_1/.Xil/Vivado-532-SD-20181003FSET/realtime/system_dlmb_bram_if_cntlr_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'system_dlmb_v10_0' [E:/xujinyi/test/spartan_cam_2/spartan_cam/spartan_cam.runs/synth_1/.Xil/Vivado-532-SD-20181003FSET/realtime/system_dlmb_v10_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'system_dlmb_v10_0' (27#1) [E:/xujinyi/test/spartan_cam_2/spartan_cam/spartan_cam.runs/synth_1/.Xil/Vivado-532-SD-20181003FSET/realtime/system_dlmb_v10_0_stub.v:6]
WARNING: [Synth 8-350] instance 'dlmb_v10' of module 'system_dlmb_v10_0' requires 25 connections, but only 24 given [E:/xujinyi/test/spartan_cam_2/spartan_cam/spartan_cam.srcs/sources_1/bd/system/synth/system.v:818]
INFO: [Synth 8-6157] synthesizing module 'system_ilmb_bram_if_cntlr_0' [E:/xujinyi/test/spartan_cam_2/spartan_cam/spartan_cam.runs/synth_1/.Xil/Vivado-532-SD-20181003FSET/realtime/system_ilmb_bram_if_cntlr_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'system_ilmb_bram_if_cntlr_0' (28#1) [E:/xujinyi/test/spartan_cam_2/spartan_cam/spartan_cam.runs/synth_1/.Xil/Vivado-532-SD-20181003FSET/realtime/system_ilmb_bram_if_cntlr_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'system_ilmb_v10_0' [E:/xujinyi/test/spartan_cam_2/spartan_cam/spartan_cam.runs/synth_1/.Xil/Vivado-532-SD-20181003FSET/realtime/system_ilmb_v10_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'system_ilmb_v10_0' (29#1) [E:/xujinyi/test/spartan_cam_2/spartan_cam/spartan_cam.runs/synth_1/.Xil/Vivado-532-SD-20181003FSET/realtime/system_ilmb_v10_0_stub.v:6]
WARNING: [Synth 8-350] instance 'ilmb_v10' of module 'system_ilmb_v10_0' requires 25 connections, but only 24 given [E:/xujinyi/test/spartan_cam_2/spartan_cam/spartan_cam.srcs/sources_1/bd/system/synth/system.v:864]
INFO: [Synth 8-6157] synthesizing module 'system_lmb_bram_0' [E:/xujinyi/test/spartan_cam_2/spartan_cam/spartan_cam.runs/synth_1/.Xil/Vivado-532-SD-20181003FSET/realtime/system_lmb_bram_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'system_lmb_bram_0' (30#1) [E:/xujinyi/test/spartan_cam_2/spartan_cam/spartan_cam.runs/synth_1/.Xil/Vivado-532-SD-20181003FSET/realtime/system_lmb_bram_0_stub.v:6]
WARNING: [Synth 8-350] instance 'lmb_bram' of module 'system_lmb_bram_0' requires 16 connections, but only 14 given [E:/xujinyi/test/spartan_cam_2/spartan_cam/spartan_cam.srcs/sources_1/bd/system/synth/system.v:889]
INFO: [Synth 8-6155] done synthesizing module 'microblaze_0_local_memory_imp_OGE0N8' (31#1) [E:/xujinyi/test/spartan_cam_2/spartan_cam/spartan_cam.srcs/sources_1/bd/system/synth/system.v:672]
INFO: [Synth 8-6157] synthesizing module 'system_rgb2dvi_0_1' [E:/xujinyi/test/spartan_cam_2/spartan_cam/spartan_cam.runs/synth_1/.Xil/Vivado-532-SD-20181003FSET/realtime/system_rgb2dvi_0_1_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'system_rgb2dvi_0_1' (32#1) [E:/xujinyi/test/spartan_cam_2/spartan_cam/spartan_cam.runs/synth_1/.Xil/Vivado-532-SD-20181003FSET/realtime/system_rgb2dvi_0_1_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'system_rst_clk_wiz_0_200M_0' [E:/xujinyi/test/spartan_cam_2/spartan_cam/spartan_cam.runs/synth_1/.Xil/Vivado-532-SD-20181003FSET/realtime/system_rst_clk_wiz_0_200M_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'system_rst_clk_wiz_0_200M_0' (33#1) [E:/xujinyi/test/spartan_cam_2/spartan_cam/spartan_cam.runs/synth_1/.Xil/Vivado-532-SD-20181003FSET/realtime/system_rst_clk_wiz_0_200M_0_stub.v:6]
WARNING: [Synth 8-350] instance 'rst_clk_wiz_0_200M' of module 'system_rst_clk_wiz_0_200M_0' requires 10 connections, but only 9 given [E:/xujinyi/test/spartan_cam_2/spartan_cam/spartan_cam.srcs/sources_1/bd/system/synth/system.v:1787]
INFO: [Synth 8-6157] synthesizing module 'system_v_vid_in_axi4s_0_0' [E:/xujinyi/test/spartan_cam_2/spartan_cam/spartan_cam.runs/synth_1/.Xil/Vivado-532-SD-20181003FSET/realtime/system_v_vid_in_axi4s_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'system_v_vid_in_axi4s_0_0' (34#1) [E:/xujinyi/test/spartan_cam_2/spartan_cam/spartan_cam.runs/synth_1/.Xil/Vivado-532-SD-20181003FSET/realtime/system_v_vid_in_axi4s_0_0_stub.v:6]
WARNING: [Synth 8-350] instance 'v_vid_in_axi4s_0' of module 'system_v_vid_in_axi4s_0_0' requires 28 connections, but only 19 given [E:/xujinyi/test/spartan_cam_2/spartan_cam/spartan_cam.srcs/sources_1/bd/system/synth/system.v:1797]
INFO: [Synth 8-6157] synthesizing module 'system_v_vid_in_axi4s_0_1' [E:/xujinyi/test/spartan_cam_2/spartan_cam/spartan_cam.runs/synth_1/.Xil/Vivado-532-SD-20181003FSET/realtime/system_v_vid_in_axi4s_0_1_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'system_v_vid_in_axi4s_0_1' (35#1) [E:/xujinyi/test/spartan_cam_2/spartan_cam/spartan_cam.runs/synth_1/.Xil/Vivado-532-SD-20181003FSET/realtime/system_v_vid_in_axi4s_0_1_stub.v:6]
WARNING: [Synth 8-350] instance 'v_vid_in_axi4s_1' of module 'system_v_vid_in_axi4s_0_1' requires 28 connections, but only 19 given [E:/xujinyi/test/spartan_cam_2/spartan_cam/spartan_cam.srcs/sources_1/bd/system/synth/system.v:1817]
INFO: [Synth 8-6157] synthesizing module 'system_xlconstant_0_0' [E:/xujinyi/test/spartan_cam_2/spartan_cam/spartan_cam.runs/synth_1/.Xil/Vivado-532-SD-20181003FSET/realtime/system_xlconstant_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'system_xlconstant_0_0' (36#1) [E:/xujinyi/test/spartan_cam_2/spartan_cam/spartan_cam.runs/synth_1/.Xil/Vivado-532-SD-20181003FSET/realtime/system_xlconstant_0_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'system_xlconstant_1_0' [E:/xujinyi/test/spartan_cam_2/spartan_cam/spartan_cam.runs/synth_1/.Xil/Vivado-532-SD-20181003FSET/realtime/system_xlconstant_1_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'system_xlconstant_1_0' (37#1) [E:/xujinyi/test/spartan_cam_2/spartan_cam/spartan_cam.runs/synth_1/.Xil/Vivado-532-SD-20181003FSET/realtime/system_xlconstant_1_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'system_xlconstant_2_0' [E:/xujinyi/test/spartan_cam_2/spartan_cam/spartan_cam.runs/synth_1/.Xil/Vivado-532-SD-20181003FSET/realtime/system_xlconstant_2_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'system_xlconstant_2_0' (38#1) [E:/xujinyi/test/spartan_cam_2/spartan_cam/spartan_cam.runs/synth_1/.Xil/Vivado-532-SD-20181003FSET/realtime/system_xlconstant_2_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'system_xlconstant_2_1' [E:/xujinyi/test/spartan_cam_2/spartan_cam/spartan_cam.runs/synth_1/.Xil/Vivado-532-SD-20181003FSET/realtime/system_xlconstant_2_1_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'system_xlconstant_2_1' (39#1) [E:/xujinyi/test/spartan_cam_2/spartan_cam/spartan_cam.runs/synth_1/.Xil/Vivado-532-SD-20181003FSET/realtime/system_xlconstant_2_1_stub.v:6]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'PID_0'. This will prevent further optimization [E:/xujinyi/test/spartan_cam_2/spartan_cam/spartan_cam.srcs/sources_1/bd/system/synth/system.v:1334]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'lite_0'. This will prevent further optimization [E:/xujinyi/test/spartan_cam_2/spartan_cam/spartan_cam.srcs/sources_1/bd/system/synth/system.v:1525]
INFO: [Synth 8-6155] done synthesizing module 'system' (40#1) [E:/xujinyi/test/spartan_cam_2/spartan_cam/spartan_cam.srcs/sources_1/bd/system/synth/system.v:1053]
WARNING: [Synth 8-350] instance 'system_i' of module 'system' requires 23 connections, but only 22 given [E:/xujinyi/test/spartan_cam_2/spartan_cam/spartan_cam.srcs/sources_1/imports/hdl/system_wrapper.v:85]
INFO: [Synth 8-6155] done synthesizing module 'system_wrapper' (41#1) [E:/xujinyi/test/spartan_cam_2/spartan_cam/spartan_cam.srcs/sources_1/imports/hdl/system_wrapper.v:12]
WARNING: [Synth 8-3331] design s00_couplers_imp_1LZPV07 has unconnected port M_ACLK
WARNING: [Synth 8-3331] design s00_couplers_imp_1LZPV07 has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design s00_couplers_imp_1LZPV07 has unconnected port S_ACLK
WARNING: [Synth 8-3331] design s00_couplers_imp_1LZPV07 has unconnected port S_ARESETN
WARNING: [Synth 8-3331] design m04_couplers_imp_E2VWV5 has unconnected port M_ACLK
WARNING: [Synth 8-3331] design m04_couplers_imp_E2VWV5 has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design m04_couplers_imp_E2VWV5 has unconnected port S_ACLK
WARNING: [Synth 8-3331] design m04_couplers_imp_E2VWV5 has unconnected port S_ARESETN
WARNING: [Synth 8-3331] design m03_couplers_imp_1LIFQL0 has unconnected port M_ACLK
WARNING: [Synth 8-3331] design m03_couplers_imp_1LIFQL0 has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design m03_couplers_imp_1LIFQL0 has unconnected port S_ACLK
WARNING: [Synth 8-3331] design m03_couplers_imp_1LIFQL0 has unconnected port S_ARESETN
WARNING: [Synth 8-3331] design m02_couplers_imp_QYRHL1 has unconnected port M_ACLK
WARNING: [Synth 8-3331] design m02_couplers_imp_QYRHL1 has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design m02_couplers_imp_QYRHL1 has unconnected port S_ACLK
WARNING: [Synth 8-3331] design m02_couplers_imp_QYRHL1 has unconnected port S_ARESETN
WARNING: [Synth 8-3331] design m01_couplers_imp_K87I2F has unconnected port M_ACLK
WARNING: [Synth 8-3331] design m01_couplers_imp_K87I2F has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design m01_couplers_imp_K87I2F has unconnected port S_ACLK
WARNING: [Synth 8-3331] design m01_couplers_imp_K87I2F has unconnected port S_ARESETN
WARNING: [Synth 8-3331] design m00_couplers_imp_1RZ0IW6 has unconnected port M_ACLK
WARNING: [Synth 8-3331] design m00_couplers_imp_1RZ0IW6 has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design m00_couplers_imp_1RZ0IW6 has unconnected port S_ACLK
WARNING: [Synth 8-3331] design m00_couplers_imp_1RZ0IW6 has unconnected port S_ARESETN
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 537.801 ; gain = 160.125
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 537.801 ; gain = 160.125
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 537.801 ; gain = 160.125
---------------------------------------------------------------------------------
INFO: [Netlist 29-17] Analyzing 2 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Device 21-403] Loading part xc7s15ftgb196-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [e:/xujinyi/test/spartan_cam_2/spartan_cam/spartan_cam.srcs/sources_1/bd/system/ip/system_clk_wiz_0_1/system_clk_wiz_0_1/system_clk_wiz_0_1_in_context.xdc] for cell 'system_i/clk_wiz_0'
Finished Parsing XDC File [e:/xujinyi/test/spartan_cam_2/spartan_cam/spartan_cam.srcs/sources_1/bd/system/ip/system_clk_wiz_0_1/system_clk_wiz_0_1/system_clk_wiz_0_1_in_context.xdc] for cell 'system_i/clk_wiz_0'
Parsing XDC File [e:/xujinyi/test/spartan_cam_2/spartan_cam/spartan_cam.srcs/sources_1/bd/system/ip/system_xlconstant_0_0/system_xlconstant_0_0/system_xlconstant_0_0_in_context.xdc] for cell 'system_i/xlconstant_0'
Finished Parsing XDC File [e:/xujinyi/test/spartan_cam_2/spartan_cam/spartan_cam.srcs/sources_1/bd/system/ip/system_xlconstant_0_0/system_xlconstant_0_0/system_xlconstant_0_0_in_context.xdc] for cell 'system_i/xlconstant_0'
Parsing XDC File [e:/xujinyi/test/spartan_cam_2/spartan_cam/spartan_cam.srcs/sources_1/bd/system/ip/system_csi2_d_phy_rx_0_1/system_csi2_d_phy_rx_0_1/system_csi2_d_phy_rx_0_1_in_context.xdc] for cell 'system_i/csi2_d_phy_rx_0'
Finished Parsing XDC File [e:/xujinyi/test/spartan_cam_2/spartan_cam/spartan_cam.srcs/sources_1/bd/system/ip/system_csi2_d_phy_rx_0_1/system_csi2_d_phy_rx_0_1/system_csi2_d_phy_rx_0_1_in_context.xdc] for cell 'system_i/csi2_d_phy_rx_0'
Parsing XDC File [e:/xujinyi/test/spartan_cam_2/spartan_cam/spartan_cam.srcs/sources_1/bd/system/ip/system_csi_to_axis_0_1/system_csi_to_axis_0_1/system_csi_to_axis_0_1_in_context.xdc] for cell 'system_i/csi_to_axis_0'
Finished Parsing XDC File [e:/xujinyi/test/spartan_cam_2/spartan_cam/spartan_cam.srcs/sources_1/bd/system/ip/system_csi_to_axis_0_1/system_csi_to_axis_0_1/system_csi_to_axis_0_1_in_context.xdc] for cell 'system_i/csi_to_axis_0'
Parsing XDC File [e:/xujinyi/test/spartan_cam_2/spartan_cam/spartan_cam.srcs/sources_1/bd/system/ip/system_microblaze_0_0/system_microblaze_0_0/system_microblaze_0_0_in_context.xdc] for cell 'system_i/microblaze_0'
Finished Parsing XDC File [e:/xujinyi/test/spartan_cam_2/spartan_cam/spartan_cam.srcs/sources_1/bd/system/ip/system_microblaze_0_0/system_microblaze_0_0/system_microblaze_0_0_in_context.xdc] for cell 'system_i/microblaze_0'
Parsing XDC File [e:/xujinyi/test/spartan_cam_2/spartan_cam/spartan_cam.srcs/sources_1/bd/system/ip/system_mdm_1_0/system_mdm_1_0/system_mdm_1_0_in_context.xdc] for cell 'system_i/mdm_1'
Finished Parsing XDC File [e:/xujinyi/test/spartan_cam_2/spartan_cam/spartan_cam.srcs/sources_1/bd/system/ip/system_mdm_1_0/system_mdm_1_0/system_mdm_1_0_in_context.xdc] for cell 'system_i/mdm_1'
Parsing XDC File [e:/xujinyi/test/spartan_cam_2/spartan_cam/spartan_cam.srcs/sources_1/bd/system/ip/system_rst_clk_wiz_0_200M_0/system_rst_clk_wiz_0_200M_0/system_rst_clk_wiz_0_200M_0_in_context.xdc] for cell 'system_i/rst_clk_wiz_0_200M'
Finished Parsing XDC File [e:/xujinyi/test/spartan_cam_2/spartan_cam/spartan_cam.srcs/sources_1/bd/system/ip/system_rst_clk_wiz_0_200M_0/system_rst_clk_wiz_0_200M_0/system_rst_clk_wiz_0_200M_0_in_context.xdc] for cell 'system_i/rst_clk_wiz_0_200M'
Parsing XDC File [e:/xujinyi/test/spartan_cam_2/spartan_cam/spartan_cam.srcs/sources_1/bd/system/ip/system_dlmb_v10_0/system_dlmb_v10_0/system_dlmb_v10_0_in_context.xdc] for cell 'system_i/microblaze_0_local_memory/dlmb_v10'
Finished Parsing XDC File [e:/xujinyi/test/spartan_cam_2/spartan_cam/spartan_cam.srcs/sources_1/bd/system/ip/system_dlmb_v10_0/system_dlmb_v10_0/system_dlmb_v10_0_in_context.xdc] for cell 'system_i/microblaze_0_local_memory/dlmb_v10'
Parsing XDC File [e:/xujinyi/test/spartan_cam_2/spartan_cam/spartan_cam.srcs/sources_1/bd/system/ip/system_ilmb_v10_0/system_ilmb_v10_0/system_dlmb_v10_0_in_context.xdc] for cell 'system_i/microblaze_0_local_memory/ilmb_v10'
Finished Parsing XDC File [e:/xujinyi/test/spartan_cam_2/spartan_cam/spartan_cam.srcs/sources_1/bd/system/ip/system_ilmb_v10_0/system_ilmb_v10_0/system_dlmb_v10_0_in_context.xdc] for cell 'system_i/microblaze_0_local_memory/ilmb_v10'
Parsing XDC File [e:/xujinyi/test/spartan_cam_2/spartan_cam/spartan_cam.srcs/sources_1/bd/system/ip/system_dlmb_bram_if_cntlr_0/system_dlmb_bram_if_cntlr_0/system_dlmb_bram_if_cntlr_0_in_context.xdc] for cell 'system_i/microblaze_0_local_memory/dlmb_bram_if_cntlr'
Finished Parsing XDC File [e:/xujinyi/test/spartan_cam_2/spartan_cam/spartan_cam.srcs/sources_1/bd/system/ip/system_dlmb_bram_if_cntlr_0/system_dlmb_bram_if_cntlr_0/system_dlmb_bram_if_cntlr_0_in_context.xdc] for cell 'system_i/microblaze_0_local_memory/dlmb_bram_if_cntlr'
Parsing XDC File [e:/xujinyi/test/spartan_cam_2/spartan_cam/spartan_cam.srcs/sources_1/bd/system/ip/system_ilmb_bram_if_cntlr_0/system_ilmb_bram_if_cntlr_0/system_ilmb_bram_if_cntlr_0_in_context.xdc] for cell 'system_i/microblaze_0_local_memory/ilmb_bram_if_cntlr'
Finished Parsing XDC File [e:/xujinyi/test/spartan_cam_2/spartan_cam/spartan_cam.srcs/sources_1/bd/system/ip/system_ilmb_bram_if_cntlr_0/system_ilmb_bram_if_cntlr_0/system_ilmb_bram_if_cntlr_0_in_context.xdc] for cell 'system_i/microblaze_0_local_memory/ilmb_bram_if_cntlr'
Parsing XDC File [e:/xujinyi/test/spartan_cam_2/spartan_cam/spartan_cam.srcs/sources_1/bd/system/ip/system_lmb_bram_0/system_lmb_bram_0/system_lmb_bram_0_in_context.xdc] for cell 'system_i/microblaze_0_local_memory/lmb_bram'
Finished Parsing XDC File [e:/xujinyi/test/spartan_cam_2/spartan_cam/spartan_cam.srcs/sources_1/bd/system/ip/system_lmb_bram_0/system_lmb_bram_0/system_lmb_bram_0_in_context.xdc] for cell 'system_i/microblaze_0_local_memory/lmb_bram'
Parsing XDC File [e:/xujinyi/test/spartan_cam_2/spartan_cam/spartan_cam.srcs/sources_1/bd/system/ip/system_axi_iic_0_0/system_axi_iic_0_0/system_axi_iic_0_0_in_context.xdc] for cell 'system_i/axi_iic_0'
Finished Parsing XDC File [e:/xujinyi/test/spartan_cam_2/spartan_cam/spartan_cam.srcs/sources_1/bd/system/ip/system_axi_iic_0_0/system_axi_iic_0_0/system_axi_iic_0_0_in_context.xdc] for cell 'system_i/axi_iic_0'
Parsing XDC File [e:/xujinyi/test/spartan_cam_2/spartan_cam/spartan_cam.srcs/sources_1/bd/system/ip/system_csi2dvp_0_0/system_csi2dvp_0_0/system_csi2dvp_0_0_in_context.xdc] for cell 'system_i/csi2dvp_0'
Finished Parsing XDC File [e:/xujinyi/test/spartan_cam_2/spartan_cam/spartan_cam.srcs/sources_1/bd/system/ip/system_csi2dvp_0_0/system_csi2dvp_0_0/system_csi2dvp_0_0_in_context.xdc] for cell 'system_i/csi2dvp_0'
Parsing XDC File [e:/xujinyi/test/spartan_cam_2/spartan_cam/spartan_cam.srcs/sources_1/bd/system/ip/system_clk_wiz_1_0/system_clk_wiz_1_0/system_clk_wiz_1_0_in_context.xdc] for cell 'system_i/clk_wiz_1'
Finished Parsing XDC File [e:/xujinyi/test/spartan_cam_2/spartan_cam/spartan_cam.srcs/sources_1/bd/system/ip/system_clk_wiz_1_0/system_clk_wiz_1_0/system_clk_wiz_1_0_in_context.xdc] for cell 'system_i/clk_wiz_1'
Parsing XDC File [e:/xujinyi/test/spartan_cam_2/spartan_cam/spartan_cam.srcs/sources_1/bd/system/ip/system_axi_uartlite_0_0/system_axi_uartlite_0_0/system_axi_uartlite_0_0_in_context.xdc] for cell 'system_i/axi_uartlite_0'
Finished Parsing XDC File [e:/xujinyi/test/spartan_cam_2/spartan_cam/spartan_cam.srcs/sources_1/bd/system/ip/system_axi_uartlite_0_0/system_axi_uartlite_0_0/system_axi_uartlite_0_0_in_context.xdc] for cell 'system_i/axi_uartlite_0'
Parsing XDC File [e:/xujinyi/test/spartan_cam_2/spartan_cam/spartan_cam.srcs/sources_1/bd/system/ip/system_xbar_0/system_xbar_0/system_xbar_0_in_context.xdc] for cell 'system_i/microblaze_0_axi_periph/xbar'
Finished Parsing XDC File [e:/xujinyi/test/spartan_cam_2/spartan_cam/spartan_cam.srcs/sources_1/bd/system/ip/system_xbar_0/system_xbar_0/system_xbar_0_in_context.xdc] for cell 'system_i/microblaze_0_axi_periph/xbar'
Parsing XDC File [e:/xujinyi/test/spartan_cam_2/spartan_cam/spartan_cam.srcs/sources_1/bd/system/ip/system_axi_gpio_0_0/system_axi_gpio_0_0/system_axi_gpio_0_0_in_context.xdc] for cell 'system_i/axi_gpio_0'
Finished Parsing XDC File [e:/xujinyi/test/spartan_cam_2/spartan_cam/spartan_cam.srcs/sources_1/bd/system/ip/system_axi_gpio_0_0/system_axi_gpio_0_0/system_axi_gpio_0_0_in_context.xdc] for cell 'system_i/axi_gpio_0'
Parsing XDC File [e:/xujinyi/test/spartan_cam_2/spartan_cam/spartan_cam.srcs/sources_1/bd/system/ip/system_bayer2rgb_0_0/system_bayer2rgb_0_0/system_bayer2rgb_0_0_in_context.xdc] for cell 'system_i/bayer2rgb_0'
Finished Parsing XDC File [e:/xujinyi/test/spartan_cam_2/spartan_cam/spartan_cam.srcs/sources_1/bd/system/ip/system_bayer2rgb_0_0/system_bayer2rgb_0_0/system_bayer2rgb_0_0_in_context.xdc] for cell 'system_i/bayer2rgb_0'
Parsing XDC File [e:/xujinyi/test/spartan_cam_2/spartan_cam/spartan_cam.srcs/sources_1/bd/system/ip/system_rgb2dvi_0_1/system_rgb2dvi_0_1/system_rgb2dvi_0_1_in_context.xdc] for cell 'system_i/rgb2dvi_0'
Finished Parsing XDC File [e:/xujinyi/test/spartan_cam_2/spartan_cam/spartan_cam.srcs/sources_1/bd/system/ip/system_rgb2dvi_0_1/system_rgb2dvi_0_1/system_rgb2dvi_0_1_in_context.xdc] for cell 'system_i/rgb2dvi_0'
Parsing XDC File [e:/xujinyi/test/spartan_cam_2/spartan_cam/spartan_cam.srcs/sources_1/bd/system/ip/system_xlconstant_1_0/system_xlconstant_1_0/system_xlconstant_0_0_in_context.xdc] for cell 'system_i/xlconstant_1'
Finished Parsing XDC File [e:/xujinyi/test/spartan_cam_2/spartan_cam/spartan_cam.srcs/sources_1/bd/system/ip/system_xlconstant_1_0/system_xlconstant_1_0/system_xlconstant_0_0_in_context.xdc] for cell 'system_i/xlconstant_1'
Parsing XDC File [e:/xujinyi/test/spartan_cam_2/spartan_cam/spartan_cam.srcs/sources_1/bd/system/ip/system_v_vid_in_axi4s_0_0/system_v_vid_in_axi4s_0_0/system_v_vid_in_axi4s_0_0_in_context.xdc] for cell 'system_i/v_vid_in_axi4s_0'
Finished Parsing XDC File [e:/xujinyi/test/spartan_cam_2/spartan_cam/spartan_cam.srcs/sources_1/bd/system/ip/system_v_vid_in_axi4s_0_0/system_v_vid_in_axi4s_0_0/system_v_vid_in_axi4s_0_0_in_context.xdc] for cell 'system_i/v_vid_in_axi4s_0'
Parsing XDC File [e:/xujinyi/test/spartan_cam_2/spartan_cam/spartan_cam.srcs/sources_1/bd/system/ip/system_xlconstant_2_0/system_xlconstant_2_0/system_xlconstant_2_0_in_context.xdc] for cell 'system_i/xlconstant_2'
Finished Parsing XDC File [e:/xujinyi/test/spartan_cam_2/spartan_cam/spartan_cam.srcs/sources_1/bd/system/ip/system_xlconstant_2_0/system_xlconstant_2_0/system_xlconstant_2_0_in_context.xdc] for cell 'system_i/xlconstant_2'
Parsing XDC File [e:/xujinyi/test/spartan_cam_2/spartan_cam/spartan_cam.srcs/sources_1/bd/system/ip/system_xlconstant_2_1/system_xlconstant_2_1/system_xlconstant_2_1_in_context.xdc] for cell 'system_i/xlconstant_3'
Finished Parsing XDC File [e:/xujinyi/test/spartan_cam_2/spartan_cam/spartan_cam.srcs/sources_1/bd/system/ip/system_xlconstant_2_1/system_xlconstant_2_1/system_xlconstant_2_1_in_context.xdc] for cell 'system_i/xlconstant_3'
Parsing XDC File [e:/xujinyi/test/spartan_cam_2/spartan_cam/spartan_cam.srcs/sources_1/bd/system/ip/system_hls_line_0_1/system_hls_line_0_1/system_hls_line_0_1_in_context.xdc] for cell 'system_i/hls_line_0'
Finished Parsing XDC File [e:/xujinyi/test/spartan_cam_2/spartan_cam/spartan_cam.srcs/sources_1/bd/system/ip/system_hls_line_0_1/system_hls_line_0_1/system_hls_line_0_1_in_context.xdc] for cell 'system_i/hls_line_0'
Parsing XDC File [e:/xujinyi/test/spartan_cam_2/spartan_cam/spartan_cam.srcs/sources_1/bd/system/ip/system_lite_0_0/system_lite_0_0/system_lite_0_0_in_context.xdc] for cell 'system_i/lite_0'
Finished Parsing XDC File [e:/xujinyi/test/spartan_cam_2/spartan_cam/spartan_cam.srcs/sources_1/bd/system/ip/system_lite_0_0/system_lite_0_0/system_lite_0_0_in_context.xdc] for cell 'system_i/lite_0'
Parsing XDC File [e:/xujinyi/test/spartan_cam_2/spartan_cam/spartan_cam.srcs/sources_1/bd/system/ip/system_PID_0_0/system_PID_0_0/system_PID_0_0_in_context.xdc] for cell 'system_i/PID_0'
Finished Parsing XDC File [e:/xujinyi/test/spartan_cam_2/spartan_cam/spartan_cam.srcs/sources_1/bd/system/ip/system_PID_0_0/system_PID_0_0/system_PID_0_0_in_context.xdc] for cell 'system_i/PID_0'
Parsing XDC File [e:/xujinyi/test/spartan_cam_2/spartan_cam/spartan_cam.srcs/sources_1/bd/system/ip/system_v_vid_in_axi4s_0_1/system_v_vid_in_axi4s_0_1/system_v_vid_in_axi4s_0_0_in_context.xdc] for cell 'system_i/v_vid_in_axi4s_1'
Finished Parsing XDC File [e:/xujinyi/test/spartan_cam_2/spartan_cam/spartan_cam.srcs/sources_1/bd/system/ip/system_v_vid_in_axi4s_0_1/system_v_vid_in_axi4s_0_1/system_v_vid_in_axi4s_0_0_in_context.xdc] for cell 'system_i/v_vid_in_axi4s_1'
Parsing XDC File [e:/xujinyi/test/spartan_cam_2/spartan_cam/spartan_cam.srcs/sources_1/bd/system/ip/system_lite_2_0/system_lite_2_0/system_lite_0_0_in_context.xdc] for cell 'system_i/lite_2'
Finished Parsing XDC File [e:/xujinyi/test/spartan_cam_2/spartan_cam/spartan_cam.srcs/sources_1/bd/system/ip/system_lite_2_0/system_lite_2_0/system_lite_0_0_in_context.xdc] for cell 'system_i/lite_2'
Parsing XDC File [e:/xujinyi/test/spartan_cam_2/spartan_cam/spartan_cam.srcs/sources_1/bd/system/ip/system_detect_0_1/system_detect_0_1/system_detect_0_1_in_context.xdc] for cell 'system_i/detect_0'
Finished Parsing XDC File [e:/xujinyi/test/spartan_cam_2/spartan_cam/spartan_cam.srcs/sources_1/bd/system/ip/system_detect_0_1/system_detect_0_1/system_detect_0_1_in_context.xdc] for cell 'system_i/detect_0'
Parsing XDC File [E:/xujinyi/test/spartan_cam_2/spartan_cam/spartan_cam.srcs/constrs_1/new/system.xdc]
WARNING: [Vivado 12-584] No ports matched 'FPGA_DONE[0]'. [E:/xujinyi/test/spartan_cam_2/spartan_cam/spartan_cam.srcs/constrs_1/new/system.xdc:8]
Finished Parsing XDC File [E:/xujinyi/test/spartan_cam_2/spartan_cam/spartan_cam.srcs/constrs_1/new/system.xdc]
WARNING: [Project 1-498] One or more constraints failed evaluation while reading constraint file [E:/xujinyi/test/spartan_cam_2/spartan_cam/spartan_cam.srcs/constrs_1/new/system.xdc] and the design contains unresolved black boxes. These constraints will be read post-synthesis (as long as their source constraint file is marked as used_in_implementation) and should be applied correctly then. You should review the constraints listed in the file [.Xil/system_wrapper_propImpl.xdc] and check the run log file to verify that these constraints were correctly applied.
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [E:/xujinyi/test/spartan_cam_2/spartan_cam/spartan_cam.srcs/constrs_1/new/system.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/system_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/system_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [E:/xujinyi/test/spartan_cam_2/spartan_cam/spartan_cam.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [E:/xujinyi/test/spartan_cam_2/spartan_cam/spartan_cam.runs/synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 2 instances were transformed.
  IOBUF => IOBUF (IBUF, OBUFT): 2 instances

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.014 . Memory (MB): peak = 812.711 ; gain = 0.000
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'system_i/axi_gpio_0' at clock pin 's_axi_aclk' is different from the actual clock period '5.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'system_i/csi2dvp_0' at clock pin 's_axis_aclk' is different from the actual clock period '4.761', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'system_i/detect_0' at clock pin 'ap_clk' is different from the actual clock period '5.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'system_i/hls_line_0' at clock pin 'ap_clk' is different from the actual clock period '5.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'system_i/lite_0' at clock pin 'ap_clk' is different from the actual clock period '5.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'system_i/lite_2' at clock pin 'ap_clk' is different from the actual clock period '5.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'system_i/microblaze_0_local_memory/lmb_bram' at clock pin 'clka' is different from the actual clock period '5.000', this can lead to different synthesis results.
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:13 ; elapsed = 00:00:15 . Memory (MB): peak = 812.711 ; gain = 435.035
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7s15ftgb196-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:13 ; elapsed = 00:00:15 . Memory (MB): peak = 812.711 ; gain = 435.035
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property IO_BUFFER_TYPE = NONE for clk_in1_0. (constraint file  e:/xujinyi/test/spartan_cam_2/spartan_cam/spartan_cam.srcs/sources_1/bd/system/ip/system_clk_wiz_0_1/system_clk_wiz_0_1/system_clk_wiz_0_1_in_context.xdc, line 3).
Applied set_property CLOCK_BUFFER_TYPE = NONE for clk_in1_0. (constraint file  e:/xujinyi/test/spartan_cam_2/spartan_cam/spartan_cam.srcs/sources_1/bd/system/ip/system_clk_wiz_0_1/system_clk_wiz_0_1/system_clk_wiz_0_1_in_context.xdc, line 4).
Applied set_property IO_BUFFER_TYPE = NONE for clk_rxn_0. (constraint file  e:/xujinyi/test/spartan_cam_2/spartan_cam/spartan_cam.srcs/sources_1/bd/system/ip/system_csi2_d_phy_rx_0_1/system_csi2_d_phy_rx_0_1/system_csi2_d_phy_rx_0_1_in_context.xdc, line 1).
Applied set_property CLOCK_BUFFER_TYPE = NONE for clk_rxn_0. (constraint file  e:/xujinyi/test/spartan_cam_2/spartan_cam/spartan_cam.srcs/sources_1/bd/system/ip/system_csi2_d_phy_rx_0_1/system_csi2_d_phy_rx_0_1/system_csi2_d_phy_rx_0_1_in_context.xdc, line 2).
Applied set_property IO_BUFFER_TYPE = NONE for clk_rxp_0. (constraint file  e:/xujinyi/test/spartan_cam_2/spartan_cam/spartan_cam.srcs/sources_1/bd/system/ip/system_csi2_d_phy_rx_0_1/system_csi2_d_phy_rx_0_1/system_csi2_d_phy_rx_0_1_in_context.xdc, line 3).
Applied set_property CLOCK_BUFFER_TYPE = NONE for clk_rxp_0. (constraint file  e:/xujinyi/test/spartan_cam_2/spartan_cam/spartan_cam.srcs/sources_1/bd/system/ip/system_csi2_d_phy_rx_0_1/system_csi2_d_phy_rx_0_1/system_csi2_d_phy_rx_0_1_in_context.xdc, line 4).
Applied set_property IO_BUFFER_TYPE = NONE for data_rxn_0[0]. (constraint file  e:/xujinyi/test/spartan_cam_2/spartan_cam/spartan_cam.srcs/sources_1/bd/system/ip/system_csi2_d_phy_rx_0_1/system_csi2_d_phy_rx_0_1/system_csi2_d_phy_rx_0_1_in_context.xdc, line 5).
Applied set_property CLOCK_BUFFER_TYPE = NONE for data_rxn_0[0]. (constraint file  e:/xujinyi/test/spartan_cam_2/spartan_cam/spartan_cam.srcs/sources_1/bd/system/ip/system_csi2_d_phy_rx_0_1/system_csi2_d_phy_rx_0_1/system_csi2_d_phy_rx_0_1_in_context.xdc, line 6).
Applied set_property IO_BUFFER_TYPE = NONE for data_rxn_0[1]. (constraint file  e:/xujinyi/test/spartan_cam_2/spartan_cam/spartan_cam.srcs/sources_1/bd/system/ip/system_csi2_d_phy_rx_0_1/system_csi2_d_phy_rx_0_1/system_csi2_d_phy_rx_0_1_in_context.xdc, line 7).
Applied set_property CLOCK_BUFFER_TYPE = NONE for data_rxn_0[1]. (constraint file  e:/xujinyi/test/spartan_cam_2/spartan_cam/spartan_cam.srcs/sources_1/bd/system/ip/system_csi2_d_phy_rx_0_1/system_csi2_d_phy_rx_0_1/system_csi2_d_phy_rx_0_1_in_context.xdc, line 8).
Applied set_property IO_BUFFER_TYPE = NONE for data_rxp_0[0]. (constraint file  e:/xujinyi/test/spartan_cam_2/spartan_cam/spartan_cam.srcs/sources_1/bd/system/ip/system_csi2_d_phy_rx_0_1/system_csi2_d_phy_rx_0_1/system_csi2_d_phy_rx_0_1_in_context.xdc, line 9).
Applied set_property CLOCK_BUFFER_TYPE = NONE for data_rxp_0[0]. (constraint file  e:/xujinyi/test/spartan_cam_2/spartan_cam/spartan_cam.srcs/sources_1/bd/system/ip/system_csi2_d_phy_rx_0_1/system_csi2_d_phy_rx_0_1/system_csi2_d_phy_rx_0_1_in_context.xdc, line 10).
Applied set_property IO_BUFFER_TYPE = NONE for data_rxp_0[1]. (constraint file  e:/xujinyi/test/spartan_cam_2/spartan_cam/spartan_cam.srcs/sources_1/bd/system/ip/system_csi2_d_phy_rx_0_1/system_csi2_d_phy_rx_0_1/system_csi2_d_phy_rx_0_1_in_context.xdc, line 11).
Applied set_property CLOCK_BUFFER_TYPE = NONE for data_rxp_0[1]. (constraint file  e:/xujinyi/test/spartan_cam_2/spartan_cam/spartan_cam.srcs/sources_1/bd/system/ip/system_csi2_d_phy_rx_0_1/system_csi2_d_phy_rx_0_1/system_csi2_d_phy_rx_0_1_in_context.xdc, line 12).
Applied set_property IO_BUFFER_TYPE = NONE for TMDS_0_clk_n. (constraint file  e:/xujinyi/test/spartan_cam_2/spartan_cam/spartan_cam.srcs/sources_1/bd/system/ip/system_rgb2dvi_0_1/system_rgb2dvi_0_1/system_rgb2dvi_0_1_in_context.xdc, line 2).
Applied set_property CLOCK_BUFFER_TYPE = NONE for TMDS_0_clk_n. (constraint file  e:/xujinyi/test/spartan_cam_2/spartan_cam/spartan_cam.srcs/sources_1/bd/system/ip/system_rgb2dvi_0_1/system_rgb2dvi_0_1/system_rgb2dvi_0_1_in_context.xdc, line 3).
Applied set_property IO_BUFFER_TYPE = NONE for TMDS_0_clk_p. (constraint file  e:/xujinyi/test/spartan_cam_2/spartan_cam/spartan_cam.srcs/sources_1/bd/system/ip/system_rgb2dvi_0_1/system_rgb2dvi_0_1/system_rgb2dvi_0_1_in_context.xdc, line 4).
Applied set_property CLOCK_BUFFER_TYPE = NONE for TMDS_0_clk_p. (constraint file  e:/xujinyi/test/spartan_cam_2/spartan_cam/spartan_cam.srcs/sources_1/bd/system/ip/system_rgb2dvi_0_1/system_rgb2dvi_0_1/system_rgb2dvi_0_1_in_context.xdc, line 5).
Applied set_property IO_BUFFER_TYPE = NONE for TMDS_0_data_n[0]. (constraint file  e:/xujinyi/test/spartan_cam_2/spartan_cam/spartan_cam.srcs/sources_1/bd/system/ip/system_rgb2dvi_0_1/system_rgb2dvi_0_1/system_rgb2dvi_0_1_in_context.xdc, line 6).
Applied set_property CLOCK_BUFFER_TYPE = NONE for TMDS_0_data_n[0]. (constraint file  e:/xujinyi/test/spartan_cam_2/spartan_cam/spartan_cam.srcs/sources_1/bd/system/ip/system_rgb2dvi_0_1/system_rgb2dvi_0_1/system_rgb2dvi_0_1_in_context.xdc, line 7).
Applied set_property IO_BUFFER_TYPE = NONE for TMDS_0_data_n[1]. (constraint file  e:/xujinyi/test/spartan_cam_2/spartan_cam/spartan_cam.srcs/sources_1/bd/system/ip/system_rgb2dvi_0_1/system_rgb2dvi_0_1/system_rgb2dvi_0_1_in_context.xdc, line 8).
Applied set_property CLOCK_BUFFER_TYPE = NONE for TMDS_0_data_n[1]. (constraint file  e:/xujinyi/test/spartan_cam_2/spartan_cam/spartan_cam.srcs/sources_1/bd/system/ip/system_rgb2dvi_0_1/system_rgb2dvi_0_1/system_rgb2dvi_0_1_in_context.xdc, line 9).
Applied set_property IO_BUFFER_TYPE = NONE for TMDS_0_data_n[2]. (constraint file  e:/xujinyi/test/spartan_cam_2/spartan_cam/spartan_cam.srcs/sources_1/bd/system/ip/system_rgb2dvi_0_1/system_rgb2dvi_0_1/system_rgb2dvi_0_1_in_context.xdc, line 10).
Applied set_property CLOCK_BUFFER_TYPE = NONE for TMDS_0_data_n[2]. (constraint file  e:/xujinyi/test/spartan_cam_2/spartan_cam/spartan_cam.srcs/sources_1/bd/system/ip/system_rgb2dvi_0_1/system_rgb2dvi_0_1/system_rgb2dvi_0_1_in_context.xdc, line 11).
Applied set_property IO_BUFFER_TYPE = NONE for TMDS_0_data_p[0]. (constraint file  e:/xujinyi/test/spartan_cam_2/spartan_cam/spartan_cam.srcs/sources_1/bd/system/ip/system_rgb2dvi_0_1/system_rgb2dvi_0_1/system_rgb2dvi_0_1_in_context.xdc, line 12).
Applied set_property CLOCK_BUFFER_TYPE = NONE for TMDS_0_data_p[0]. (constraint file  e:/xujinyi/test/spartan_cam_2/spartan_cam/spartan_cam.srcs/sources_1/bd/system/ip/system_rgb2dvi_0_1/system_rgb2dvi_0_1/system_rgb2dvi_0_1_in_context.xdc, line 13).
Applied set_property IO_BUFFER_TYPE = NONE for TMDS_0_data_p[1]. (constraint file  e:/xujinyi/test/spartan_cam_2/spartan_cam/spartan_cam.srcs/sources_1/bd/system/ip/system_rgb2dvi_0_1/system_rgb2dvi_0_1/system_rgb2dvi_0_1_in_context.xdc, line 14).
Applied set_property CLOCK_BUFFER_TYPE = NONE for TMDS_0_data_p[1]. (constraint file  e:/xujinyi/test/spartan_cam_2/spartan_cam/spartan_cam.srcs/sources_1/bd/system/ip/system_rgb2dvi_0_1/system_rgb2dvi_0_1/system_rgb2dvi_0_1_in_context.xdc, line 15).
Applied set_property IO_BUFFER_TYPE = NONE for TMDS_0_data_p[2]. (constraint file  e:/xujinyi/test/spartan_cam_2/spartan_cam/spartan_cam.srcs/sources_1/bd/system/ip/system_rgb2dvi_0_1/system_rgb2dvi_0_1/system_rgb2dvi_0_1_in_context.xdc, line 16).
Applied set_property CLOCK_BUFFER_TYPE = NONE for TMDS_0_data_p[2]. (constraint file  e:/xujinyi/test/spartan_cam_2/spartan_cam/spartan_cam.srcs/sources_1/bd/system/ip/system_rgb2dvi_0_1/system_rgb2dvi_0_1/system_rgb2dvi_0_1_in_context.xdc, line 17).
Applied set_property DONT_TOUCH = true for system_i. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for system_i/clk_wiz_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for system_i/xlconstant_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for system_i/csi2_d_phy_rx_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for system_i/csi_to_axis_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for system_i/microblaze_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for system_i/mdm_1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for system_i/rst_clk_wiz_0_200M. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for system_i/microblaze_0_local_memory/dlmb_v10. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for system_i/microblaze_0_local_memory/ilmb_v10. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for system_i/microblaze_0_local_memory/dlmb_bram_if_cntlr. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for system_i/microblaze_0_local_memory/ilmb_bram_if_cntlr. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for system_i/microblaze_0_local_memory/lmb_bram. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for system_i/axi_iic_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for system_i/microblaze_0_axi_periph. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for system_i/csi2dvp_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for system_i/clk_wiz_1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for system_i/axi_uartlite_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for system_i/microblaze_0_axi_periph/xbar. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for system_i/axi_gpio_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for system_i/bayer2rgb_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for system_i/rgb2dvi_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for system_i/xlconstant_1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for system_i/v_vid_in_axi4s_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for system_i/xlconstant_2. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for system_i/xlconstant_3. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for system_i/hls_line_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for system_i/lite_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for system_i/PID_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for system_i/v_vid_in_axi4s_1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for system_i/lite_2. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for system_i/detect_0. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:14 ; elapsed = 00:00:16 . Memory (MB): peak = 812.711 ; gain = 435.035
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:14 ; elapsed = 00:00:16 . Memory (MB): peak = 812.711 ; gain = 435.035
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 20 (col length:20)
BRAMs: 20 (col length: RAMB18 20 RAMB36 10)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
WARNING: [Synth 8-3331] design system_microblaze_0_axi_periph_0 has unconnected port M00_ACLK
WARNING: [Synth 8-3331] design system_microblaze_0_axi_periph_0 has unconnected port M00_ARESETN
WARNING: [Synth 8-3331] design system_microblaze_0_axi_periph_0 has unconnected port M01_ACLK
WARNING: [Synth 8-3331] design system_microblaze_0_axi_periph_0 has unconnected port M01_ARESETN
WARNING: [Synth 8-3331] design system_microblaze_0_axi_periph_0 has unconnected port M02_ACLK
WARNING: [Synth 8-3331] design system_microblaze_0_axi_periph_0 has unconnected port M02_ARESETN
WARNING: [Synth 8-3331] design system_microblaze_0_axi_periph_0 has unconnected port M03_ACLK
WARNING: [Synth 8-3331] design system_microblaze_0_axi_periph_0 has unconnected port M03_ARESETN
WARNING: [Synth 8-3331] design system_microblaze_0_axi_periph_0 has unconnected port M04_ACLK
WARNING: [Synth 8-3331] design system_microblaze_0_axi_periph_0 has unconnected port M04_ARESETN
WARNING: [Synth 8-3331] design system_microblaze_0_axi_periph_0 has unconnected port S00_ACLK
WARNING: [Synth 8-3331] design system_microblaze_0_axi_periph_0 has unconnected port S00_ARESETN
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:15 ; elapsed = 00:00:17 . Memory (MB): peak = 812.711 ; gain = 435.035
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
INFO: [Synth 8-5578] Moved timing constraint from pin 'system_i/clk_wiz_0/clk_out1' to pin 'system_i/clk_wiz_0/bbstub_clk_out1/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'system_i/mdm_1/Dbg_Clk_0' to pin 'system_i/mdm_1/bbstub_Dbg_Clk_0/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'system_i/mdm_1/Dbg_Update_0' to pin 'system_i/mdm_1/bbstub_Dbg_Update_0/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'system_i/microblaze_0_local_memory/dlmb_bram_if_cntlr/BRAM_Clk_A' to pin 'system_i/microblaze_0_local_memory/dlmb_bram_if_cntlr/bbstub_BRAM_Clk_A/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'system_i/microblaze_0_local_memory/ilmb_bram_if_cntlr/BRAM_Clk_A' to pin 'system_i/microblaze_0_local_memory/ilmb_bram_if_cntlr/bbstub_BRAM_Clk_A/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'system_i/clk_wiz_1/clk_in1' to pin 'system_i/csi2_d_phy_rx_0/bbstub_rxbyteclkhs/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'system_i/clk_wiz_1/clk_out1' to pin 'system_i/clk_wiz_1/bbstub_clk_out1/O'
INFO: [Synth 8-5783] Moving clock source from hierarchical pin 'system_i/clk_wiz_1/clk_in1' to 'system_i/csi2_d_phy_rx_0/bbstub_rxbyteclkhs/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'system_i/clk_wiz_1/clk_out2' to pin 'system_i/clk_wiz_1/bbstub_clk_out2/O'
INFO: [Synth 8-5783] Moving clock source from hierarchical pin 'system_i/clk_wiz_1/clk_in1' to 'system_i/csi2_d_phy_rx_0/bbstub_rxbyteclkhs/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'system_i/rgb2dvi_0/SerialClk' to pin 'system_i/clk_wiz_1/bbstub_clk_out2/O'
INFO: [Synth 8-5783] Moving clock source from hierarchical pin 'system_i/rgb2dvi_0/PixelClk' to 'system_i/clk_wiz_1/bbstub_clk_out1/O'
INFO: [Synth 8-5819] Moved 10 constraints on hierarchical pins to their respective driving/loading pins
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:24 ; elapsed = 00:00:28 . Memory (MB): peak = 817.777 ; gain = 440.102
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:24 ; elapsed = 00:00:28 . Memory (MB): peak = 818.000 ; gain = 440.324
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:24 ; elapsed = 00:00:28 . Memory (MB): peak = 819.316 ; gain = 441.641
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:26 ; elapsed = 00:00:29 . Memory (MB): peak = 819.316 ; gain = 441.641
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:26 ; elapsed = 00:00:29 . Memory (MB): peak = 819.316 ; gain = 441.641
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:26 ; elapsed = 00:00:29 . Memory (MB): peak = 819.316 ; gain = 441.641
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:26 ; elapsed = 00:00:29 . Memory (MB): peak = 819.316 ; gain = 441.641
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:26 ; elapsed = 00:00:29 . Memory (MB): peak = 819.316 ; gain = 441.641
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:26 ; elapsed = 00:00:29 . Memory (MB): peak = 819.316 ; gain = 441.641
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+----------------------------+----------+
|      |BlackBox name               |Instances |
+------+----------------------------+----------+
|1     |system_xbar_0               |         1|
|2     |system_PID_0_0              |         1|
|3     |system_axi_gpio_0_0         |         1|
|4     |system_axi_iic_0_0          |         1|
|5     |system_axi_uartlite_0_0     |         1|
|6     |system_bayer2rgb_0_0        |         1|
|7     |system_clk_wiz_0_1          |         1|
|8     |system_clk_wiz_1_0          |         1|
|9     |system_csi2_d_phy_rx_0_1    |         1|
|10    |system_csi2dvp_0_0          |         1|
|11    |system_csi_to_axis_0_1      |         1|
|12    |system_detect_0_1           |         1|
|13    |system_hls_line_0_1         |         1|
|14    |system_lite_0_0             |         1|
|15    |system_lite_2_0             |         1|
|16    |system_mdm_1_0              |         1|
|17    |system_microblaze_0_0       |         1|
|18    |system_rgb2dvi_0_1          |         1|
|19    |system_rst_clk_wiz_0_200M_0 |         1|
|20    |system_v_vid_in_axi4s_0_0   |         1|
|21    |system_v_vid_in_axi4s_0_1   |         1|
|22    |system_xlconstant_0_0       |         1|
|23    |system_xlconstant_1_0       |         1|
|24    |system_xlconstant_2_0       |         1|
|25    |system_xlconstant_2_1       |         1|
|26    |system_dlmb_bram_if_cntlr_0 |         1|
|27    |system_dlmb_v10_0           |         1|
|28    |system_ilmb_bram_if_cntlr_0 |         1|
|29    |system_ilmb_v10_0           |         1|
|30    |system_lmb_bram_0           |         1|
+------+----------------------------+----------+

Report Cell Usage: 
+------+----------------------------+------+
|      |Cell                        |Count |
+------+----------------------------+------+
|1     |system_PID_0_0              |     1|
|2     |system_axi_gpio_0_0         |     1|
|3     |system_axi_iic_0_0          |     1|
|4     |system_axi_uartlite_0_0     |     1|
|5     |system_bayer2rgb_0_0        |     1|
|6     |system_clk_wiz_0_1          |     1|
|7     |system_clk_wiz_1_0          |     1|
|8     |system_csi2_d_phy_rx_0_1    |     1|
|9     |system_csi2dvp_0_0          |     1|
|10    |system_csi_to_axis_0_1      |     1|
|11    |system_detect_0_1           |     1|
|12    |system_dlmb_bram_if_cntlr_0 |     1|
|13    |system_dlmb_v10_0           |     1|
|14    |system_hls_line_0_1         |     1|
|15    |system_ilmb_bram_if_cntlr_0 |     1|
|16    |system_ilmb_v10_0           |     1|
|17    |system_lite_0_0             |     1|
|18    |system_lite_2_0             |     1|
|19    |system_lmb_bram_0           |     1|
|20    |system_mdm_1_0              |     1|
|21    |system_microblaze_0_0       |     1|
|22    |system_rgb2dvi_0_1          |     1|
|23    |system_rst_clk_wiz_0_200M_0 |     1|
|24    |system_v_vid_in_axi4s_0_0   |     1|
|25    |system_v_vid_in_axi4s_0_1   |     1|
|26    |system_xbar_0               |     1|
|27    |system_xlconstant_0_0       |     1|
|28    |system_xlconstant_1_0       |     1|
|29    |system_xlconstant_2_0       |     1|
|30    |system_xlconstant_2_1       |     1|
|31    |IBUF                        |     3|
|32    |IOBUF                       |     2|
|33    |OBUF                        |     5|
+------+----------------------------+------+

Report Instance Areas: 
+------+------------------------------+-------------------------------------+------+
|      |Instance                      |Module                               |Cells |
+------+------------------------------+-------------------------------------+------+
|1     |top                           |                                     |  1946|
|2     |  system_i                    |system                               |  1936|
|3     |    microblaze_0_axi_periph   |system_microblaze_0_axi_periph_0     |   596|
|4     |    microblaze_0_local_memory |microblaze_0_local_memory_imp_OGE0N8 |   496|
+------+------------------------------+-------------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:26 ; elapsed = 00:00:29 . Memory (MB): peak = 819.316 ; gain = 441.641
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 12 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:15 ; elapsed = 00:00:21 . Memory (MB): peak = 819.328 ; gain = 166.742
Synthesis Optimization Complete : Time (s): cpu = 00:00:26 ; elapsed = 00:00:29 . Memory (MB): peak = 819.328 ; gain = 441.652
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 5 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 2 instances were transformed.
  IOBUF => IOBUF (IBUF, OBUFT): 2 instances

INFO: [Common 17-83] Releasing license: Synthesis
117 Infos, 61 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:28 ; elapsed = 00:00:32 . Memory (MB): peak = 838.121 ; gain = 467.457
WARNING: [Constraints 18-5210] No constraint will be written out.
INFO: [Common 17-1381] The checkpoint 'E:/xujinyi/test/spartan_cam_2/spartan_cam/spartan_cam.runs/synth_1/system_wrapper.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file system_wrapper_utilization_synth.rpt -pb system_wrapper_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.014 . Memory (MB): peak = 838.121 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Wed Jul 17 16:45:51 2019...
