vlib work
vlog transceiver.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:49:42 on Nov 28,2019
# vlog -reportprogress 300 transceiver.sv 
# -- Compiling module transmitter
# -- Compiling module comparator
# -- Compiling module register
# -- Compiling module data_register_file
# -- Compiling module flags_register_file
# -- Compiling module sign_extension
# -- Compiling module receiver
# -- Compiling module transceiver
# ** Error: (vlog-13059) transceiver.sv(7): near "1.": Digits must follow decimal point in real.
# ** Error: (vlog-13069) transceiver.sv(8): near "parameter": syntax error, unexpected parameter, expecting ')'.
# End time: 17:49:42 on Nov 28,2019, Elapsed time: 0:00:00
# Errors: 2, Warnings: 0
# /home/sreethyan/intelFPGA_lite/18.1/modelsim_ase/linuxaloem/vlog failed.
vlog transceiver.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:50:01 on Nov 28,2019
# vlog -reportprogress 300 transceiver.sv 
# -- Compiling module transmitter
# -- Compiling module comparator
# -- Compiling module register
# -- Compiling module data_register_file
# -- Compiling module flags_register_file
# -- Compiling module sign_extension
# -- Compiling module receiver
# -- Compiling module transceiver
# 
# Top level modules:
# 	transceiver
# End time: 17:50:01 on Nov 28,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog transceiver_tb.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:50:04 on Nov 28,2019
# vlog -reportprogress 300 transceiver_tb.sv 
# -- Compiling module transceiver_tb
# 
# Top level modules:
# 	transceiver_tb
# End time: 17:50:04 on Nov 28,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vsim work.transceiver_tb
# vsim work.transceiver_tb 
# Start time: 17:50:13 on Nov 28,2019
# Loading sv_std.std
# Loading work.transceiver_tb
# Loading work.transceiver
# Loading work.transmitter
# Loading work.receiver
# Loading work.register
# Loading work.comparator
# Loading work.flags_register_file
# Loading work.sign_extension
# Loading work.data_register_file
add wave -position insertpoint  \
sim:/transceiver_tb/dest_id \
sim:/transceiver_tb/data \
sim:/transceiver_tb/enable \
sim:/transceiver_tb/tx_out \
sim:/transceiver_tb/clk \
sim:/transceiver_tb/rst \
sim:/transceiver_tb/rx_in \
sim:/transceiver_tb/rtr_write_enable \
sim:/transceiver_tb/rx_addr \
sim:/transceiver_tb/flag_res \
sim:/transceiver_tb/data_out \
sim:/transceiver_tb/id
run 100
# ** Warning: (vsim-3116) Problem reading symbols from linux-gate.so.1 : can not open ELF file.
run 100
run 100
run 100
run 100
run 100
run 100
run 100
run 100
run 100
run 100
run 100
vlog transceiver_tb.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:53:36 on Nov 28,2019
# vlog -reportprogress 300 transceiver_tb.sv 
# -- Compiling module transceiver_tb
# 
# Top level modules:
# 	transceiver_tb
# End time: 17:53:36 on Nov 28,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
restart -f
# Loading work.transceiver_tb
run 100
# ** Warning: (vsim-3116) Problem reading symbols from linux-gate.so.1 : can not open ELF file.
run 100
run 100
run 100
run 100
run 100
add wave -position insertpoint  \
sim:/transceiver_tb/txrx/rx/flags/address_1
restart -f
run 100
# ** Warning: (vsim-3116) Problem reading symbols from linux-gate.so.1 : can not open ELF file.
run 100
run 100
run 100
run 100
run 100
vlog transceiver_tb.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:30:12 on Nov 28,2019
# vlog -reportprogress 300 transceiver_tb.sv 
# -- Compiling module transceiver_tb
# 
# Top level modules:
# 	transceiver_tb
# End time: 18:30:12 on Nov 28,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
restart -f
# Loading work.transceiver_tb
run 100
# ** Warning: (vsim-3116) Problem reading symbols from linux-gate.so.1 : can not open ELF file.
run 100
run 100
run 100
run 100
add wave -position insertpoint  \
sim:/transceiver_tb/txrx/rx/flags/rx_write_enable
restart -f
run 100
# ** Warning: (vsim-3116) Problem reading symbols from linux-gate.so.1 : can not open ELF file.
run 100
run 100
run 100
run 100
run 100
run 100
add wave -position insertpoint  \
sim:/transceiver_tb/txrx/rx/comp/result
restart -f
run 100
# ** Warning: (vsim-3116) Problem reading symbols from linux-gate.so.1 : can not open ELF file.
run 100
run 100
run 100
run 100
run 100
vlog transceiver_tb.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:34:25 on Nov 28,2019
# vlog -reportprogress 300 transceiver_tb.sv 
# -- Compiling module transceiver_tb
# 
# Top level modules:
# 	transceiver_tb
# End time: 18:34:25 on Nov 28,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
restart -f
# Loading work.transceiver_tb
run 100
# ** Warning: (vsim-3116) Problem reading symbols from linux-gate.so.1 : can not open ELF file.
run 100
run 100
run 100
run 100
run 100
run 100
run 100
run 100
# End time: 18:37:01 on Nov 28,2019, Elapsed time: 0:46:48
# Errors: 0, Warnings: 7
