{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1627088700339 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1627088700339 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Jul 23 20:05:00 2021 " "Processing started: Fri Jul 23 20:05:00 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1627088700339 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1627088700339 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off UartT -c UartT " "Command: quartus_map --read_settings_files=on --write_settings_files=off UartT -c UartT" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1627088700339 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1627088700508 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1627088700509 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "GeneradorBaudios.v 1 1 " "Found 1 design units, including 1 entities, in source file GeneradorBaudios.v" { { "Info" "ISGN_ENTITY_NAME" "1 GeneradorBaudios " "Found entity 1: GeneradorBaudios" {  } { { "GeneradorBaudios.v" "" { Text "/home/oyuky/Grupo-5-proyecto/Hardware/Uart/Quartus/GeneradorBaudios.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1627088704790 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1627088704790 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Uart.v 1 1 " "Found 1 design units, including 1 entities, in source file Uart.v" { { "Info" "ISGN_ENTITY_NAME" "1 Uart " "Found entity 1: Uart" {  } { { "Uart.v" "" { Text "/home/oyuky/Grupo-5-proyecto/Hardware/Uart/Quartus/Uart.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1627088704791 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1627088704791 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "UartTx.v(23) " "Verilog HDL information at UartTx.v(23): always construct contains both blocking and non-blocking assignments" {  } { { "UartTx.v" "" { Text "/home/oyuky/Grupo-5-proyecto/Hardware/Uart/Quartus/UartTx.v" 23 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1627088704791 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DATA Data UartTx.v(10) " "Verilog HDL Declaration information at UartTx.v(10): object \"DATA\" differs only in case from object \"Data\" in the same scope" {  } { { "UartTx.v" "" { Text "/home/oyuky/Grupo-5-proyecto/Hardware/Uart/Quartus/UartTx.v" 10 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1627088704791 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "UartTx.v 1 1 " "Found 1 design units, including 1 entities, in source file UartTx.v" { { "Info" "ISGN_ENTITY_NAME" "1 UartTx " "Found entity 1: UartTx" {  } { { "UartTx.v" "" { Text "/home/oyuky/Grupo-5-proyecto/Hardware/Uart/Quartus/UartTx.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1627088704791 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1627088704791 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "UartRx.v 1 1 " "Found 1 design units, including 1 entities, in source file UartRx.v" { { "Info" "ISGN_ENTITY_NAME" "1 UartRx " "Found entity 1: UartRx" {  } { { "UartRx.v" "" { Text "/home/oyuky/Grupo-5-proyecto/Hardware/Uart/Quartus/UartRx.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1627088704793 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1627088704793 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Test.v 1 1 " "Found 1 design units, including 1 entities, in source file Test.v" { { "Info" "ISGN_ENTITY_NAME" "1 Test " "Found entity 1: Test" {  } { { "Test.v" "" { Text "/home/oyuky/Grupo-5-proyecto/Hardware/Uart/Quartus/Test.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1627088704793 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1627088704793 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Test " "Elaborating entity \"Test\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1627088704821 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Uart Uart:Top " "Elaborating entity \"Uart\" for hierarchy \"Uart:Top\"" {  } { { "Test.v" "Top" { Text "/home/oyuky/Grupo-5-proyecto/Hardware/Uart/Quartus/Test.v" 23 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1627088704828 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "UartTx Uart:Top\|UartTx:Transmission " "Elaborating entity \"UartTx\" for hierarchy \"Uart:Top\|UartTx:Transmission\"" {  } { { "Uart.v" "Transmission" { Text "/home/oyuky/Grupo-5-proyecto/Hardware/Uart/Quartus/Uart.v" 17 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1627088704830 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "UartRx Uart:Top\|UartRx:Receive " "Elaborating entity \"UartRx\" for hierarchy \"Uart:Top\|UartRx:Receive\"" {  } { { "Uart.v" "Receive" { Text "/home/oyuky/Grupo-5-proyecto/Hardware/Uart/Quartus/Uart.v" 18 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1627088704835 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "GeneradorBaudios Uart:Top\|GeneradorBaudios:Baud " "Elaborating entity \"GeneradorBaudios\" for hierarchy \"Uart:Top\|GeneradorBaudios:Baud\"" {  } { { "Uart.v" "Baud" { Text "/home/oyuky/Grupo-5-proyecto/Hardware/Uart/Quartus/Uart.v" 19 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1627088704839 ""}
{ "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX" "" "Clock multiplexers are found and protected" { { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "Uart:Top\|UartRx:Receive\|VarClock " "Found clock multiplexer Uart:Top\|UartRx:Receive\|VarClock" {  } { { "UartRx.v" "" { Text "/home/oyuky/Grupo-5-proyecto/Hardware/Uart/Quartus/UartRx.v" 12 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Design Software" 0 -1 1627088704938 "|Test|Uart:Top|UartRx:Receive|VarClock"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "Uart:Top\|UartTx:Transmission\|VarClock " "Found clock multiplexer Uart:Top\|UartTx:Transmission\|VarClock" {  } { { "UartTx.v" "" { Text "/home/oyuky/Grupo-5-proyecto/Hardware/Uart/Quartus/UartTx.v" 13 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Design Software" 0 -1 1627088704938 "|Test|Uart:Top|UartTx:Transmission|VarClock"}  } {  } 0 19016 "Clock multiplexers are found and protected" 0 0 "Analysis & Synthesis" 0 -1 1627088704938 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1627088705209 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "4 " "4 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1627088705435 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1627088705519 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1627088705519 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "180 " "Implemented 180 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "3 " "Implemented 3 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1627088705545 ""} { "Info" "ICUT_CUT_TM_OPINS" "1 " "Implemented 1 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1627088705545 ""} { "Info" "ICUT_CUT_TM_LCELLS" "176 " "Implemented 176 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1627088705545 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1627088705545 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 4 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "475 " "Peak virtual memory: 475 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1627088705549 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Jul 23 20:05:05 2021 " "Processing ended: Fri Jul 23 20:05:05 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1627088705549 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1627088705549 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:14 " "Total CPU time (on all processors): 00:00:14" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1627088705549 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1627088705549 ""}
