// Seed: 2363930659
module module_0 (
    output logic id_0,
    input  wor   id_1,
    input  tri   id_2,
    output logic id_3,
    input  uwire id_4
);
  always id_0 = +(-1) + id_1;
  always_comb
    if ((-1)) begin : LABEL_0
      id_3 <= -1'd0;
    end
  wire id_6;
endmodule
module module_1 (
    input  uwire id_0,
    output logic id_1,
    input  wor   id_2,
    input  wor   id_3,
    output uwire id_4,
    output uwire id_5,
    input  uwire id_6,
    input  uwire id_7,
    output logic id_8
);
  for (id_10 = id_2; (""); id_8 = id_7) begin : LABEL_0
    always id_1 <= id_10;
    initial id_1 <= id_6 - id_6;
  end
  module_0 modCall_1 (
      id_1,
      id_0,
      id_7,
      id_8,
      id_3
  );
  assign modCall_1.id_2 = 0;
endmodule
