INFO: [VRFC 10-2263] Analyzing Verilog file "F:/cache_synthesizable/cache_synthesizable.srcs/sources_1/new/tag_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tag_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/cache_synthesizable/cache_synthesizable.srcs/sources_1/new/tag_array.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tag_array
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/cache_synthesizable/cache_synthesizable.srcs/sources_1/new/cache_controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cache_controller
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/cache_synthesizable/cache_synthesizable.srcs/sources_1/new/eightway_LRU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eightway_PLRU
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/cache_synthesizable/cache_synthesizable.srcs/sources_1/new/fourway_LRU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fourway_LRU
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/cache_synthesizable/cache_synthesizable.srcs/sources_1/new/twoway_LRU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module twoway_LRU
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/cache_synthesizable/cache_synthesizable.srcs/sources_1/new/data_mem_column.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_mem_column
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/cache_synthesizable/cache_synthesizable.srcs/sources_1/new/data_mem_way.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_mem_way
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/cache_synthesizable/cache_synthesizable.srcs/sources_1/new/data_array.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_array
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/cache_synthesizable/cache_synthesizable.srcs/sources_1/new/cache_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cache_top
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/cache_synthesizable/cache_synthesizable.srcs/sources_1/new/refill_controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module refill_controller
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/cache_synthesizable/cache_synthesizable.srcs/sources_1/new/single_port_bram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dual_port_bram
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/cache_synthesizable/cache_synthesizable.srcs/sources_1/new/interface_top_level.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module interface_top_level
WARNING: [VRFC 10-9336] redeclaration of ANSI port 'o_done' is not allowed [F:/cache_synthesizable/cache_synthesizable.srcs/sources_1/new/interface_top_level.v:45]
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/cache_synthesizable/cache_synthesizable.srcs/sources_1/new/eviction_controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eviction_controller
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/cache_synthesizable/cache_synthesizable.srcs/sim_1/new/tb_tag_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_tag_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/cache_synthesizable/cache_synthesizable.srcs/sim_1/new/tb_tag_array.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_tag_array
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/cache_synthesizable/cache_synthesizable.srcs/sim_1/new/tb_LRU_modules.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_LRU_modules
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/cache_synthesizable/cache_synthesizable.srcs/sim_1/new/tb_data_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_data_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/cache_synthesizable/cache_synthesizable.srcs/sim_1/new/tb_interface.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_interface
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/cache_synthesizable/cache_synthesizable.srcs/sim_1/new/tb_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_top
