{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Thu Mar 28 16:27:00 2019 " "Info: Processing started: Thu Mar 28 16:27:00 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off ex1p5 -c ex1p5 --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off ex1p5 -c ex1p5 --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "" "Warning: Timing Analysis is analyzing one or more combinational loops as latches" { { "Warning" "WTDB_COMB_LATCH_NODE" "inst~latch " "Warning: Node \"inst~latch\" is a latch" {  } { { "ex1p5.bdf" "" { Schematic "C:/altera/91sp2/quartus/ex1p5/ex1p5.bdf" { { 152 472 536 232 "inst" "" } } } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1}  } {  } 0 0 "Timing Analysis is analyzing one or more combinational loops as latches" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "CLK " "Info: Assuming node \"CLK\" is an undefined clock" {  } { { "ex1p5.bdf" "" { Schematic "C:/altera/91sp2/quartus/ex1p5/ex1p5.bdf" { { 184 80 248 200 "CLK" "" } } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "CLK" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Info" "ITAN_NO_REG2REG_EXIST" "CLK " "Info: No valid register-to-register data paths exist for clock \"CLK\"" {  } {  } 0 0 "No valid register-to-register data paths exist for clock \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "inst~_emulated D CLK 2.655 ns register " "Info: tsu for register \"inst~_emulated\" (data pin = \"D\", clock pin = \"CLK\") is 2.655 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "6.267 ns + Longest pin register " "Info: + Longest pin to register delay is 6.267 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.870 ns) 0.870 ns D 1 PIN PIN_J11 1 " "Info: 1: + IC(0.000 ns) + CELL(0.870 ns) = 0.870 ns; Loc. = PIN_J11; Fanout = 1; PIN Node = 'D'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { D } "NODE_NAME" } } { "ex1p5.bdf" "" { Schematic "C:/altera/91sp2/quartus/ex1p5/ex1p5.bdf" { { 152 80 248 168 "D" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(5.038 ns) + CELL(0.275 ns) 6.183 ns inst~data_lut 2 COMB LCCOMB_X31_Y35_N0 1 " "Info: 2: + IC(5.038 ns) + CELL(0.275 ns) = 6.183 ns; Loc. = LCCOMB_X31_Y35_N0; Fanout = 1; COMB Node = 'inst~data_lut'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.313 ns" { D inst~data_lut } "NODE_NAME" } } { "ex1p5.bdf" "" { Schematic "C:/altera/91sp2/quartus/ex1p5/ex1p5.bdf" { { 152 472 536 232 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 6.267 ns inst~_emulated 3 REG LCFF_X31_Y35_N1 1 " "Info: 3: + IC(0.000 ns) + CELL(0.084 ns) = 6.267 ns; Loc. = LCFF_X31_Y35_N1; Fanout = 1; REG Node = 'inst~_emulated'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { inst~data_lut inst~_emulated } "NODE_NAME" } } { "ex1p5.bdf" "" { Schematic "C:/altera/91sp2/quartus/ex1p5/ex1p5.bdf" { { 152 472 536 232 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.229 ns ( 19.61 % ) " "Info: Total cell delay = 1.229 ns ( 19.61 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.038 ns ( 80.39 % ) " "Info: Total interconnect delay = 5.038 ns ( 80.39 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.267 ns" { D inst~data_lut inst~_emulated } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "6.267 ns" { D {} D~combout {} inst~data_lut {} inst~_emulated {} } { 0.000ns 0.000ns 5.038ns 0.000ns } { 0.000ns 0.870ns 0.275ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns + " "Info: + Micro setup delay of destination is -0.036 ns" {  } { { "ex1p5.bdf" "" { Schematic "C:/altera/91sp2/quartus/ex1p5/ex1p5.bdf" { { 152 472 536 232 "inst" "" } } } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK destination 3.576 ns - Shortest register " "Info: - Shortest clock path from clock \"CLK\" to destination register is 3.576 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.810 ns) 0.810 ns CLK 1 CLK PIN_Y12 1 " "Info: 1: + IC(0.000 ns) + CELL(0.810 ns) = 0.810 ns; Loc. = PIN_Y12; Fanout = 1; CLK Node = 'CLK'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "ex1p5.bdf" "" { Schematic "C:/altera/91sp2/quartus/ex1p5/ex1p5.bdf" { { 184 80 248 200 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.229 ns) + CELL(0.537 ns) 3.576 ns inst~_emulated 2 REG LCFF_X31_Y35_N1 1 " "Info: 2: + IC(2.229 ns) + CELL(0.537 ns) = 3.576 ns; Loc. = LCFF_X31_Y35_N1; Fanout = 1; REG Node = 'inst~_emulated'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.766 ns" { CLK inst~_emulated } "NODE_NAME" } } { "ex1p5.bdf" "" { Schematic "C:/altera/91sp2/quartus/ex1p5/ex1p5.bdf" { { 152 472 536 232 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.347 ns ( 37.67 % ) " "Info: Total cell delay = 1.347 ns ( 37.67 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.229 ns ( 62.33 % ) " "Info: Total interconnect delay = 2.229 ns ( 62.33 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.576 ns" { CLK inst~_emulated } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "3.576 ns" { CLK {} CLK~combout {} inst~_emulated {} } { 0.000ns 0.000ns 2.229ns } { 0.000ns 0.810ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.267 ns" { D inst~data_lut inst~_emulated } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "6.267 ns" { D {} D~combout {} inst~data_lut {} inst~_emulated {} } { 0.000ns 0.000ns 5.038ns 0.000ns } { 0.000ns 0.870ns 0.275ns 0.084ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.576 ns" { CLK inst~_emulated } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "3.576 ns" { CLK {} CLK~combout {} inst~_emulated {} } { 0.000ns 0.000ns 2.229ns } { 0.000ns 0.810ns 0.537ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "CLK Q inst~_emulated 7.876 ns register " "Info: tco from clock \"CLK\" to destination pin \"Q\" through register \"inst~_emulated\" is 7.876 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK source 3.576 ns + Longest register " "Info: + Longest clock path from clock \"CLK\" to source register is 3.576 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.810 ns) 0.810 ns CLK 1 CLK PIN_Y12 1 " "Info: 1: + IC(0.000 ns) + CELL(0.810 ns) = 0.810 ns; Loc. = PIN_Y12; Fanout = 1; CLK Node = 'CLK'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "ex1p5.bdf" "" { Schematic "C:/altera/91sp2/quartus/ex1p5/ex1p5.bdf" { { 184 80 248 200 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.229 ns) + CELL(0.537 ns) 3.576 ns inst~_emulated 2 REG LCFF_X31_Y35_N1 1 " "Info: 2: + IC(2.229 ns) + CELL(0.537 ns) = 3.576 ns; Loc. = LCFF_X31_Y35_N1; Fanout = 1; REG Node = 'inst~_emulated'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.766 ns" { CLK inst~_emulated } "NODE_NAME" } } { "ex1p5.bdf" "" { Schematic "C:/altera/91sp2/quartus/ex1p5/ex1p5.bdf" { { 152 472 536 232 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.347 ns ( 37.67 % ) " "Info: Total cell delay = 1.347 ns ( 37.67 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.229 ns ( 62.33 % ) " "Info: Total interconnect delay = 2.229 ns ( 62.33 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.576 ns" { CLK inst~_emulated } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "3.576 ns" { CLK {} CLK~combout {} inst~_emulated {} } { 0.000ns 0.000ns 2.229ns } { 0.000ns 0.810ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns + " "Info: + Micro clock to output delay of source is 0.250 ns" {  } { { "ex1p5.bdf" "" { Schematic "C:/altera/91sp2/quartus/ex1p5/ex1p5.bdf" { { 152 472 536 232 "inst" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "4.050 ns + Longest register pin " "Info: + Longest register to pin delay is 4.050 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns inst~_emulated 1 REG LCFF_X31_Y35_N1 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X31_Y35_N1; Fanout = 1; REG Node = 'inst~_emulated'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { inst~_emulated } "NODE_NAME" } } { "ex1p5.bdf" "" { Schematic "C:/altera/91sp2/quartus/ex1p5/ex1p5.bdf" { { 152 472 536 232 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.303 ns) + CELL(0.389 ns) 0.692 ns inst~head_lut 2 COMB LCCOMB_X31_Y35_N10 1 " "Info: 2: + IC(0.303 ns) + CELL(0.389 ns) = 0.692 ns; Loc. = LCCOMB_X31_Y35_N10; Fanout = 1; COMB Node = 'inst~head_lut'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.692 ns" { inst~_emulated inst~head_lut } "NODE_NAME" } } { "ex1p5.bdf" "" { Schematic "C:/altera/91sp2/quartus/ex1p5/ex1p5.bdf" { { 152 472 536 232 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.570 ns) + CELL(2.788 ns) 4.050 ns Q 3 PIN PIN_C12 0 " "Info: 3: + IC(0.570 ns) + CELL(2.788 ns) = 4.050 ns; Loc. = PIN_C12; Fanout = 0; PIN Node = 'Q'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.358 ns" { inst~head_lut Q } "NODE_NAME" } } { "ex1p5.bdf" "" { Schematic "C:/altera/91sp2/quartus/ex1p5/ex1p5.bdf" { { 168 632 808 184 "Q" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.177 ns ( 78.44 % ) " "Info: Total cell delay = 3.177 ns ( 78.44 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.873 ns ( 21.56 % ) " "Info: Total interconnect delay = 0.873 ns ( 21.56 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.050 ns" { inst~_emulated inst~head_lut Q } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "4.050 ns" { inst~_emulated {} inst~head_lut {} Q {} } { 0.000ns 0.303ns 0.570ns } { 0.000ns 0.389ns 2.788ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.576 ns" { CLK inst~_emulated } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "3.576 ns" { CLK {} CLK~combout {} inst~_emulated {} } { 0.000ns 0.000ns 2.229ns } { 0.000ns 0.810ns 0.537ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.050 ns" { inst~_emulated inst~head_lut Q } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "4.050 ns" { inst~_emulated {} inst~head_lut {} Q {} } { 0.000ns 0.303ns 0.570ns } { 0.000ns 0.389ns 2.788ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TPD_RESULT" "SET Q 5.269 ns Longest " "Info: Longest tpd from source pin \"SET\" to destination pin \"Q\" is 5.269 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.979 ns) 0.979 ns SET 1 PIN PIN_C13 3 " "Info: 1: + IC(0.000 ns) + CELL(0.979 ns) = 0.979 ns; Loc. = PIN_C13; Fanout = 3; PIN Node = 'SET'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { SET } "NODE_NAME" } } { "ex1p5.bdf" "" { Schematic "C:/altera/91sp2/quartus/ex1p5/ex1p5.bdf" { { 32 80 248 48 "SET" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.657 ns) + CELL(0.275 ns) 1.911 ns inst~head_lut 2 COMB LCCOMB_X31_Y35_N10 1 " "Info: 2: + IC(0.657 ns) + CELL(0.275 ns) = 1.911 ns; Loc. = LCCOMB_X31_Y35_N10; Fanout = 1; COMB Node = 'inst~head_lut'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.932 ns" { SET inst~head_lut } "NODE_NAME" } } { "ex1p5.bdf" "" { Schematic "C:/altera/91sp2/quartus/ex1p5/ex1p5.bdf" { { 152 472 536 232 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.570 ns) + CELL(2.788 ns) 5.269 ns Q 3 PIN PIN_C12 0 " "Info: 3: + IC(0.570 ns) + CELL(2.788 ns) = 5.269 ns; Loc. = PIN_C12; Fanout = 0; PIN Node = 'Q'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.358 ns" { inst~head_lut Q } "NODE_NAME" } } { "ex1p5.bdf" "" { Schematic "C:/altera/91sp2/quartus/ex1p5/ex1p5.bdf" { { 168 632 808 184 "Q" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.042 ns ( 76.71 % ) " "Info: Total cell delay = 4.042 ns ( 76.71 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.227 ns ( 23.29 % ) " "Info: Total interconnect delay = 1.227 ns ( 23.29 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.269 ns" { SET inst~head_lut Q } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "5.269 ns" { SET {} SET~combout {} inst~head_lut {} Q {} } { 0.000ns 0.000ns 0.657ns 0.570ns } { 0.000ns 0.979ns 0.275ns 2.788ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "inst~_emulated D CLK -2.425 ns register " "Info: th for register \"inst~_emulated\" (data pin = \"D\", clock pin = \"CLK\") is -2.425 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK destination 3.576 ns + Longest register " "Info: + Longest clock path from clock \"CLK\" to destination register is 3.576 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.810 ns) 0.810 ns CLK 1 CLK PIN_Y12 1 " "Info: 1: + IC(0.000 ns) + CELL(0.810 ns) = 0.810 ns; Loc. = PIN_Y12; Fanout = 1; CLK Node = 'CLK'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "ex1p5.bdf" "" { Schematic "C:/altera/91sp2/quartus/ex1p5/ex1p5.bdf" { { 184 80 248 200 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.229 ns) + CELL(0.537 ns) 3.576 ns inst~_emulated 2 REG LCFF_X31_Y35_N1 1 " "Info: 2: + IC(2.229 ns) + CELL(0.537 ns) = 3.576 ns; Loc. = LCFF_X31_Y35_N1; Fanout = 1; REG Node = 'inst~_emulated'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.766 ns" { CLK inst~_emulated } "NODE_NAME" } } { "ex1p5.bdf" "" { Schematic "C:/altera/91sp2/quartus/ex1p5/ex1p5.bdf" { { 152 472 536 232 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.347 ns ( 37.67 % ) " "Info: Total cell delay = 1.347 ns ( 37.67 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.229 ns ( 62.33 % ) " "Info: Total interconnect delay = 2.229 ns ( 62.33 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.576 ns" { CLK inst~_emulated } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "3.576 ns" { CLK {} CLK~combout {} inst~_emulated {} } { 0.000ns 0.000ns 2.229ns } { 0.000ns 0.810ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.266 ns + " "Info: + Micro hold delay of destination is 0.266 ns" {  } { { "ex1p5.bdf" "" { Schematic "C:/altera/91sp2/quartus/ex1p5/ex1p5.bdf" { { 152 472 536 232 "inst" "" } } } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "6.267 ns - Shortest pin register " "Info: - Shortest pin to register delay is 6.267 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.870 ns) 0.870 ns D 1 PIN PIN_J11 1 " "Info: 1: + IC(0.000 ns) + CELL(0.870 ns) = 0.870 ns; Loc. = PIN_J11; Fanout = 1; PIN Node = 'D'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { D } "NODE_NAME" } } { "ex1p5.bdf" "" { Schematic "C:/altera/91sp2/quartus/ex1p5/ex1p5.bdf" { { 152 80 248 168 "D" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(5.038 ns) + CELL(0.275 ns) 6.183 ns inst~data_lut 2 COMB LCCOMB_X31_Y35_N0 1 " "Info: 2: + IC(5.038 ns) + CELL(0.275 ns) = 6.183 ns; Loc. = LCCOMB_X31_Y35_N0; Fanout = 1; COMB Node = 'inst~data_lut'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.313 ns" { D inst~data_lut } "NODE_NAME" } } { "ex1p5.bdf" "" { Schematic "C:/altera/91sp2/quartus/ex1p5/ex1p5.bdf" { { 152 472 536 232 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 6.267 ns inst~_emulated 3 REG LCFF_X31_Y35_N1 1 " "Info: 3: + IC(0.000 ns) + CELL(0.084 ns) = 6.267 ns; Loc. = LCFF_X31_Y35_N1; Fanout = 1; REG Node = 'inst~_emulated'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { inst~data_lut inst~_emulated } "NODE_NAME" } } { "ex1p5.bdf" "" { Schematic "C:/altera/91sp2/quartus/ex1p5/ex1p5.bdf" { { 152 472 536 232 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.229 ns ( 19.61 % ) " "Info: Total cell delay = 1.229 ns ( 19.61 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.038 ns ( 80.39 % ) " "Info: Total interconnect delay = 5.038 ns ( 80.39 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.267 ns" { D inst~data_lut inst~_emulated } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "6.267 ns" { D {} D~combout {} inst~data_lut {} inst~_emulated {} } { 0.000ns 0.000ns 5.038ns 0.000ns } { 0.000ns 0.870ns 0.275ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.576 ns" { CLK inst~_emulated } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "3.576 ns" { CLK {} CLK~combout {} inst~_emulated {} } { 0.000ns 0.000ns 2.229ns } { 0.000ns 0.810ns 0.537ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.267 ns" { D inst~data_lut inst~_emulated } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "6.267 ns" { D {} D~combout {} inst~data_lut {} inst~_emulated {} } { 0.000ns 0.000ns 5.038ns 0.000ns } { 0.000ns 0.870ns 0.275ns 0.084ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 3 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "182 " "Info: Peak virtual memory: 182 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Thu Mar 28 16:27:00 2019 " "Info: Processing ended: Thu Mar 28 16:27:00 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
