Test name:                                                                                                                      rv32ui-p-sw
DEBUG: 1
Pass: 800006ac
Fail: 80000690
Pass file:                                                                                                       ./rv32ui-p-tests/                                                                                                                     rv32ui-p-sw_pass.txt
Fail file:                                                                                                       ./rv32ui-p-tests/                                                                                                                     rv32ui-p-sw_fail.txt
Mem file:                                                                                                            ./rv32ui-p-tests/                                                                                                                     rv32ui-p-sw.mem
[SIM DATA MEM BEGIN]
[SDM] addr_in=80000000, _addr_in=ffffe000, write_addr=0000, read_addr=0000, data_out=00000000
[SDM] wr_en=0, fn3=0, write_data=00000000, read_data=00000000
[SDM] Spesifix data location 0x0024 00, 00, 00, 00
[SIM DATA MEM END]
[SIM DATA MEM BEGIN]
[SDM] addr_in=80000000, _addr_in=ffffe000, write_addr=0000, read_addr=0000, data_out=00000000
[SDM] wr_en=0, fn3=0, write_data=00000000, read_data=00000000
[SDM] Spesifix data location 0x0024 00, 00, 00, 00
[SIM DATA MEM END]
[SIM DATA MEM BEGIN]
[SDM] addr_in=80000050, _addr_in=ffffe050, write_addr=0050, read_addr=0050, data_out=ffffffef
[SDM] wr_en=0, fn3=0, write_data=00000000, read_data=deadbeef
[SDM] Spesifix data location 0x0024 00, 00, 00, 00
[SIM DATA MEM END]
-----------------------------
Read data: 0500006f
>> PC: 80000000
>> Instruction: 0500006f
>> Branch taken: 1
>> RF:
>>>> RF_rsel1: 00
>>>> RF_rdata1: 00000000
>>>> RF_rsel2: 00
>>>> RF_rdata2: 00000000
>>>> RF_wdata_sel:0
>>>> RF_wsel: 00
>>>>>> RF_wen: 1
>>>>>> RF_wdata: 80000004
>> ALU:
>>>> ALU_OP1_SEL: 1
>>>> ALU_A: 80000000
>>>> ALU_OP2_SEL: 1
>>>> ALU_B: 00000050
>>>> ALU_OUT: 80000050
>> Imm: 00000050
>> DM:
>>>> DM_wen: 0
>>>> DM_OUT: ffffffef
>> Registers:
>>>> R[          0]: 00000000
>>>> R[          1]: 00000000
>>>> R[          2]: 00000000
>>>> R[          3]: 00000000
>>>> R[          4]: 00000000
>>>> R[          5]: 00000000
>>>> R[          6]: 00000000
>>>> R[          7]: 00000000
>>>> R[          8]: 00000000
>>>> R[          9]: 00000000
>>>> R[         10]: 00000000
>>>> R[         11]: 00000000
>>>> R[         12]: 00000000
>>>> R[         13]: 00000000
>>>> R[         14]: 00000000
>>>> R[         15]: 00000000
>>>> R[         16]: 00000000
>>>> R[         17]: 00000000
>>>> R[         18]: 00000000
>>>> R[         19]: 00000000
>>>> R[         20]: 00000000
>>>> R[         21]: 00000000
>>>> R[         22]: 00000000
>>>> R[         23]: 00000000
>>>> R[         24]: 00000000
>>>> R[         25]: 00000000
>>>> R[         26]: 00000000
>>>> R[         27]: 00000000
>>>> R[         28]: 00000000
>>>> R[         29]: 00000000
>>>> R[         30]: 00000000
>>>> R[         31]: 00000000
[SIM DATA MEM BEGIN]
[SDM] addr_in=800000a0, _addr_in=ffffe0a0, write_addr=00a0, read_addr=00a0, data_out=ffffffef
[SDM] wr_en=0, fn3=0, write_data=00000000, read_data=deadbeef
[SDM] Spesifix data location 0x0024 00, 00, 00, 00
[SIM DATA MEM END]
[SIM DATA MEM BEGIN]
[SDM] addr_in=00000000, _addr_in=7fffe000, write_addr=0000, read_addr=0000, data_out=00000000
[SDM] wr_en=0, fn3=0, write_data=00000000, read_data=00000000
[SDM] Spesifix data location 0x0024 00, 00, 00, 00
[SIM DATA MEM END]
-----------------------------
Read data: 00000093
>> PC: 80000050
>> Instruction: 00000093
>> Branch taken: 1
>> RF:
>>>> RF_rsel1: 00
>>>> RF_rdata1: 00000000
>>>> RF_rsel2: 00
>>>> RF_rdata2: 00000000
>>>> RF_wdata_sel:1
>>>> RF_wsel: 01
>>>>>> RF_wen: 1
>>>>>> RF_wdata: 00000000
>> ALU:
>>>> ALU_OP1_SEL: 0
>>>> ALU_A: 00000000
>>>> ALU_OP2_SEL: 1
>>>> ALU_B: 00000000
>>>> ALU_OUT: 00000000
>> Imm: 00000000
>> DM:
>>>> DM_wen: 0
>>>> DM_OUT: 00000000
>> Registers:
>>>> R[          0]: 00000000
>>>> R[          1]: 00000000
>>>> R[          2]: 00000000
>>>> R[          3]: 00000000
>>>> R[          4]: 00000000
>>>> R[          5]: 00000000
>>>> R[          6]: 00000000
>>>> R[          7]: 00000000
>>>> R[          8]: 00000000
>>>> R[          9]: 00000000
>>>> R[         10]: 00000000
>>>> R[         11]: 00000000
>>>> R[         12]: 00000000
>>>> R[         13]: 00000000
>>>> R[         14]: 00000000
>>>> R[         15]: 00000000
>>>> R[         16]: 00000000
>>>> R[         17]: 00000000
>>>> R[         18]: 00000000
>>>> R[         19]: 00000000
>>>> R[         20]: 00000000
>>>> R[         21]: 00000000
>>>> R[         22]: 00000000
>>>> R[         23]: 00000000
>>>> R[         24]: 00000000
>>>> R[         25]: 00000000
>>>> R[         26]: 00000000
>>>> R[         27]: 00000000
>>>> R[         28]: 00000000
>>>> R[         29]: 00000000
>>>> R[         30]: 00000000
>>>> R[         31]: 00000000
[SIM DATA MEM BEGIN]
[SDM] addr_in=00000000, _addr_in=7fffe000, write_addr=0000, read_addr=0000, data_out=00000000
[SDM] wr_en=0, fn3=0, write_data=00000000, read_data=00000000
[SDM] Spesifix data location 0x0024 00, 00, 00, 00
[SIM DATA MEM END]
[SIM DATA MEM BEGIN]
[SDM] addr_in=00000000, _addr_in=7fffe000, write_addr=0000, read_addr=0000, data_out=ffffffef
[SDM] wr_en=0, fn3=0, write_data=00000000, read_data=deadbeef
[SDM] Spesifix data location 0x0024 00, 00, 00, 00
[SIM DATA MEM END]
-----------------------------
Read data: 00000113
>> PC: 80000054
>> Instruction: 00000113
>> Branch taken: 1
>> RF:
>>>> RF_rsel1: 00
>>>> RF_rdata1: 00000000
>>>> RF_rsel2: 00
>>>> RF_rdata2: 00000000
>>>> RF_wdata_sel:1
>>>> RF_wsel: 02
>>>>>> RF_wen: 1
>>>>>> RF_wdata: 00000000
>> ALU:
>>>> ALU_OP1_SEL: 0
>>>> ALU_A: 00000000
>>>> ALU_OP2_SEL: 1
>>>> ALU_B: 00000000
>>>> ALU_OUT: 00000000
>> Imm: 00000000
>> DM:
>>>> DM_wen: 0
>>>> DM_OUT: ffffffef
>> Registers:
>>>> R[          0]: 00000000
>>>> R[          1]: 00000000
>>>> R[          2]: 00000000
>>>> R[          3]: 00000000
>>>> R[          4]: 00000000
>>>> R[          5]: 00000000
>>>> R[          6]: 00000000
>>>> R[          7]: 00000000
>>>> R[          8]: 00000000
>>>> R[          9]: 00000000
>>>> R[         10]: 00000000
>>>> R[         11]: 00000000
>>>> R[         12]: 00000000
>>>> R[         13]: 00000000
>>>> R[         14]: 00000000
>>>> R[         15]: 00000000
>>>> R[         16]: 00000000
>>>> R[         17]: 00000000
>>>> R[         18]: 00000000
>>>> R[         19]: 00000000
>>>> R[         20]: 00000000
>>>> R[         21]: 00000000
>>>> R[         22]: 00000000
>>>> R[         23]: 00000000
>>>> R[         24]: 00000000
>>>> R[         25]: 00000000
>>>> R[         26]: 00000000
>>>> R[         27]: 00000000
>>>> R[         28]: 00000000
>>>> R[         29]: 00000000
>>>> R[         30]: 00000000
>>>> R[         31]: 00000000
[SIM DATA MEM BEGIN]
[SDM] addr_in=00000000, _addr_in=7fffe000, write_addr=0000, read_addr=0000, data_out=ffffffef
[SDM] wr_en=0, fn3=0, write_data=00000000, read_data=deadbeef
[SDM] Spesifix data location 0x0024 00, 00, 00, 00
[SIM DATA MEM END]
[SIM DATA MEM BEGIN]
[SDM] addr_in=00000000, _addr_in=7fffe000, write_addr=0000, read_addr=0000, data_out=ffffffef
[SDM] wr_en=0, fn3=0, write_data=00000000, read_data=deadbeef
[SDM] Spesifix data location 0x0024 00, 00, 00, 00
[SIM DATA MEM END]
-----------------------------
Read data: 00000193
>> PC: 80000058
>> Instruction: 00000193
>> Branch taken: 1
>> RF:
>>>> RF_rsel1: 00
>>>> RF_rdata1: 00000000
>>>> RF_rsel2: 00
>>>> RF_rdata2: 00000000
>>>> RF_wdata_sel:1
>>>> RF_wsel: 03
>>>>>> RF_wen: 1
>>>>>> RF_wdata: 00000000
>> ALU:
>>>> ALU_OP1_SEL: 0
>>>> ALU_A: 00000000
>>>> ALU_OP2_SEL: 1
>>>> ALU_B: 00000000
>>>> ALU_OUT: 00000000
>> Imm: 00000000
>> DM:
>>>> DM_wen: 0
>>>> DM_OUT: ffffffef
>> Registers:
>>>> R[          0]: 00000000
>>>> R[          1]: 00000000
>>>> R[          2]: 00000000
>>>> R[          3]: 00000000
>>>> R[          4]: 00000000
>>>> R[          5]: 00000000
>>>> R[          6]: 00000000
>>>> R[          7]: 00000000
>>>> R[          8]: 00000000
>>>> R[          9]: 00000000
>>>> R[         10]: 00000000
>>>> R[         11]: 00000000
>>>> R[         12]: 00000000
>>>> R[         13]: 00000000
>>>> R[         14]: 00000000
>>>> R[         15]: 00000000
>>>> R[         16]: 00000000
>>>> R[         17]: 00000000
>>>> R[         18]: 00000000
>>>> R[         19]: 00000000
>>>> R[         20]: 00000000
>>>> R[         21]: 00000000
>>>> R[         22]: 00000000
>>>> R[         23]: 00000000
>>>> R[         24]: 00000000
>>>> R[         25]: 00000000
>>>> R[         26]: 00000000
>>>> R[         27]: 00000000
>>>> R[         28]: 00000000
>>>> R[         29]: 00000000
>>>> R[         30]: 00000000
>>>> R[         31]: 00000000
[SIM DATA MEM BEGIN]
[SDM] addr_in=00000000, _addr_in=7fffe000, write_addr=0000, read_addr=0000, data_out=ffffffef
[SDM] wr_en=0, fn3=0, write_data=00000000, read_data=deadbeef
[SDM] Spesifix data location 0x0024 00, 00, 00, 00
[SIM DATA MEM END]
[SIM DATA MEM BEGIN]
[SDM] addr_in=00000000, _addr_in=7fffe000, write_addr=0000, read_addr=0000, data_out=ffffffef
[SDM] wr_en=0, fn3=0, write_data=00000000, read_data=deadbeef
[SDM] Spesifix data location 0x0024 00, 00, 00, 00
[SIM DATA MEM END]
-----------------------------
Read data: 00000213
>> PC: 8000005c
>> Instruction: 00000213
>> Branch taken: 1
>> RF:
>>>> RF_rsel1: 00
>>>> RF_rdata1: 00000000
>>>> RF_rsel2: 00
>>>> RF_rdata2: 00000000
>>>> RF_wdata_sel:1
>>>> RF_wsel: 04
>>>>>> RF_wen: 1
>>>>>> RF_wdata: 00000000
>> ALU:
>>>> ALU_OP1_SEL: 0
>>>> ALU_A: 00000000
>>>> ALU_OP2_SEL: 1
>>>> ALU_B: 00000000
>>>> ALU_OUT: 00000000
>> Imm: 00000000
>> DM:
>>>> DM_wen: 0
>>>> DM_OUT: ffffffef
>> Registers:
>>>> R[          0]: 00000000
>>>> R[          1]: 00000000
>>>> R[          2]: 00000000
>>>> R[          3]: 00000000
>>>> R[          4]: 00000000
>>>> R[          5]: 00000000
>>>> R[          6]: 00000000
>>>> R[          7]: 00000000
>>>> R[          8]: 00000000
>>>> R[          9]: 00000000
>>>> R[         10]: 00000000
>>>> R[         11]: 00000000
>>>> R[         12]: 00000000
>>>> R[         13]: 00000000
>>>> R[         14]: 00000000
>>>> R[         15]: 00000000
>>>> R[         16]: 00000000
>>>> R[         17]: 00000000
>>>> R[         18]: 00000000
>>>> R[         19]: 00000000
>>>> R[         20]: 00000000
>>>> R[         21]: 00000000
>>>> R[         22]: 00000000
>>>> R[         23]: 00000000
>>>> R[         24]: 00000000
>>>> R[         25]: 00000000
>>>> R[         26]: 00000000
>>>> R[         27]: 00000000
>>>> R[         28]: 00000000
>>>> R[         29]: 00000000
>>>> R[         30]: 00000000
>>>> R[         31]: 00000000
[SIM DATA MEM BEGIN]
[SDM] addr_in=00000000, _addr_in=7fffe000, write_addr=0000, read_addr=0000, data_out=ffffffef
[SDM] wr_en=0, fn3=0, write_data=00000000, read_data=deadbeef
[SDM] Spesifix data location 0x0024 00, 00, 00, 00
[SIM DATA MEM END]
[SIM DATA MEM BEGIN]
[SDM] addr_in=00000000, _addr_in=7fffe000, write_addr=0000, read_addr=0000, data_out=ffffffef
[SDM] wr_en=0, fn3=0, write_data=00000000, read_data=deadbeef
[SDM] Spesifix data location 0x0024 00, 00, 00, 00
[SIM DATA MEM END]
-----------------------------
Read data: 00000293
>> PC: 80000060
>> Instruction: 00000293
>> Branch taken: 1
>> RF:
>>>> RF_rsel1: 00
>>>> RF_rdata1: 00000000
>>>> RF_rsel2: 00
>>>> RF_rdata2: 00000000
>>>> RF_wdata_sel:1
>>>> RF_wsel: 05
>>>>>> RF_wen: 1
>>>>>> RF_wdata: 00000000
>> ALU:
>>>> ALU_OP1_SEL: 0
>>>> ALU_A: 00000000
>>>> ALU_OP2_SEL: 1
>>>> ALU_B: 00000000
>>>> ALU_OUT: 00000000
>> Imm: 00000000
>> DM:
>>>> DM_wen: 0
>>>> DM_OUT: ffffffef
>> Registers:
>>>> R[          0]: 00000000
>>>> R[          1]: 00000000
>>>> R[          2]: 00000000
>>>> R[          3]: 00000000
>>>> R[          4]: 00000000
>>>> R[          5]: 00000000
>>>> R[          6]: 00000000
>>>> R[          7]: 00000000
>>>> R[          8]: 00000000
>>>> R[          9]: 00000000
>>>> R[         10]: 00000000
>>>> R[         11]: 00000000
>>>> R[         12]: 00000000
>>>> R[         13]: 00000000
>>>> R[         14]: 00000000
>>>> R[         15]: 00000000
>>>> R[         16]: 00000000
>>>> R[         17]: 00000000
>>>> R[         18]: 00000000
>>>> R[         19]: 00000000
>>>> R[         20]: 00000000
>>>> R[         21]: 00000000
>>>> R[         22]: 00000000
>>>> R[         23]: 00000000
>>>> R[         24]: 00000000
>>>> R[         25]: 00000000
>>>> R[         26]: 00000000
>>>> R[         27]: 00000000
>>>> R[         28]: 00000000
>>>> R[         29]: 00000000
>>>> R[         30]: 00000000
>>>> R[         31]: 00000000
[SIM DATA MEM BEGIN]
[SDM] addr_in=00000000, _addr_in=7fffe000, write_addr=0000, read_addr=0000, data_out=ffffffef
[SDM] wr_en=0, fn3=0, write_data=00000000, read_data=deadbeef
[SDM] Spesifix data location 0x0024 00, 00, 00, 00
[SIM DATA MEM END]
[SIM DATA MEM BEGIN]
[SDM] addr_in=00000000, _addr_in=7fffe000, write_addr=0000, read_addr=0000, data_out=ffffffef
[SDM] wr_en=0, fn3=0, write_data=00000000, read_data=deadbeef
[SDM] Spesifix data location 0x0024 00, 00, 00, 00
[SIM DATA MEM END]
-----------------------------
Read data: 00000313
>> PC: 80000064
>> Instruction: 00000313
>> Branch taken: 1
>> RF:
>>>> RF_rsel1: 00
>>>> RF_rdata1: 00000000
>>>> RF_rsel2: 00
>>>> RF_rdata2: 00000000
>>>> RF_wdata_sel:1
>>>> RF_wsel: 06
>>>>>> RF_wen: 1
>>>>>> RF_wdata: 00000000
>> ALU:
>>>> ALU_OP1_SEL: 0
>>>> ALU_A: 00000000
>>>> ALU_OP2_SEL: 1
>>>> ALU_B: 00000000
>>>> ALU_OUT: 00000000
>> Imm: 00000000
>> DM:
>>>> DM_wen: 0
>>>> DM_OUT: ffffffef
>> Registers:
>>>> R[          0]: 00000000
>>>> R[          1]: 00000000
>>>> R[          2]: 00000000
>>>> R[          3]: 00000000
>>>> R[          4]: 00000000
>>>> R[          5]: 00000000
>>>> R[          6]: 00000000
>>>> R[          7]: 00000000
>>>> R[          8]: 00000000
>>>> R[          9]: 00000000
>>>> R[         10]: 00000000
>>>> R[         11]: 00000000
>>>> R[         12]: 00000000
>>>> R[         13]: 00000000
>>>> R[         14]: 00000000
>>>> R[         15]: 00000000
>>>> R[         16]: 00000000
>>>> R[         17]: 00000000
>>>> R[         18]: 00000000
>>>> R[         19]: 00000000
>>>> R[         20]: 00000000
>>>> R[         21]: 00000000
>>>> R[         22]: 00000000
>>>> R[         23]: 00000000
>>>> R[         24]: 00000000
>>>> R[         25]: 00000000
>>>> R[         26]: 00000000
>>>> R[         27]: 00000000
>>>> R[         28]: 00000000
>>>> R[         29]: 00000000
>>>> R[         30]: 00000000
>>>> R[         31]: 00000000
[SIM DATA MEM BEGIN]
[SDM] addr_in=00000000, _addr_in=7fffe000, write_addr=0000, read_addr=0000, data_out=ffffffef
[SDM] wr_en=0, fn3=0, write_data=00000000, read_data=deadbeef
[SDM] Spesifix data location 0x0024 00, 00, 00, 00
[SIM DATA MEM END]
[SIM DATA MEM BEGIN]
[SDM] addr_in=00000000, _addr_in=7fffe000, write_addr=0000, read_addr=0000, data_out=ffffffef
[SDM] wr_en=0, fn3=0, write_data=00000000, read_data=deadbeef
[SDM] Spesifix data location 0x0024 00, 00, 00, 00
[SIM DATA MEM END]
-----------------------------
Read data: 00000393
>> PC: 80000068
>> Instruction: 00000393
>> Branch taken: 1
>> RF:
>>>> RF_rsel1: 00
>>>> RF_rdata1: 00000000
>>>> RF_rsel2: 00
>>>> RF_rdata2: 00000000
>>>> RF_wdata_sel:1
>>>> RF_wsel: 07
>>>>>> RF_wen: 1
>>>>>> RF_wdata: 00000000
>> ALU:
>>>> ALU_OP1_SEL: 0
>>>> ALU_A: 00000000
>>>> ALU_OP2_SEL: 1
>>>> ALU_B: 00000000
>>>> ALU_OUT: 00000000
>> Imm: 00000000
>> DM:
>>>> DM_wen: 0
>>>> DM_OUT: ffffffef
>> Registers:
>>>> R[          0]: 00000000
>>>> R[          1]: 00000000
>>>> R[          2]: 00000000
>>>> R[          3]: 00000000
>>>> R[          4]: 00000000
>>>> R[          5]: 00000000
>>>> R[          6]: 00000000
>>>> R[          7]: 00000000
>>>> R[          8]: 00000000
>>>> R[          9]: 00000000
>>>> R[         10]: 00000000
>>>> R[         11]: 00000000
>>>> R[         12]: 00000000
>>>> R[         13]: 00000000
>>>> R[         14]: 00000000
>>>> R[         15]: 00000000
>>>> R[         16]: 00000000
>>>> R[         17]: 00000000
>>>> R[         18]: 00000000
>>>> R[         19]: 00000000
>>>> R[         20]: 00000000
>>>> R[         21]: 00000000
>>>> R[         22]: 00000000
>>>> R[         23]: 00000000
>>>> R[         24]: 00000000
>>>> R[         25]: 00000000
>>>> R[         26]: 00000000
>>>> R[         27]: 00000000
>>>> R[         28]: 00000000
>>>> R[         29]: 00000000
>>>> R[         30]: 00000000
>>>> R[         31]: 00000000
[SIM DATA MEM BEGIN]
[SDM] addr_in=00000000, _addr_in=7fffe000, write_addr=0000, read_addr=0000, data_out=ffffffef
[SDM] wr_en=0, fn3=0, write_data=00000000, read_data=deadbeef
[SDM] Spesifix data location 0x0024 00, 00, 00, 00
[SIM DATA MEM END]
[SIM DATA MEM BEGIN]
[SDM] addr_in=00000000, _addr_in=7fffe000, write_addr=0000, read_addr=0000, data_out=ffffffef
[SDM] wr_en=0, fn3=0, write_data=00000000, read_data=deadbeef
[SDM] Spesifix data location 0x0024 00, 00, 00, 00
[SIM DATA MEM END]
-----------------------------
Read data: 00000413
>> PC: 8000006c
>> Instruction: 00000413
>> Branch taken: 1
>> RF:
>>>> RF_rsel1: 00
>>>> RF_rdata1: 00000000
>>>> RF_rsel2: 00
>>>> RF_rdata2: 00000000
>>>> RF_wdata_sel:1
>>>> RF_wsel: 08
>>>>>> RF_wen: 1
>>>>>> RF_wdata: 00000000
>> ALU:
>>>> ALU_OP1_SEL: 0
>>>> ALU_A: 00000000
>>>> ALU_OP2_SEL: 1
>>>> ALU_B: 00000000
>>>> ALU_OUT: 00000000
>> Imm: 00000000
>> DM:
>>>> DM_wen: 0
>>>> DM_OUT: ffffffef
>> Registers:
>>>> R[          0]: 00000000
>>>> R[          1]: 00000000
>>>> R[          2]: 00000000
>>>> R[          3]: 00000000
>>>> R[          4]: 00000000
>>>> R[          5]: 00000000
>>>> R[          6]: 00000000
>>>> R[          7]: 00000000
>>>> R[          8]: 00000000
>>>> R[          9]: 00000000
>>>> R[         10]: 00000000
>>>> R[         11]: 00000000
>>>> R[         12]: 00000000
>>>> R[         13]: 00000000
>>>> R[         14]: 00000000
>>>> R[         15]: 00000000
>>>> R[         16]: 00000000
>>>> R[         17]: 00000000
>>>> R[         18]: 00000000
>>>> R[         19]: 00000000
>>>> R[         20]: 00000000
>>>> R[         21]: 00000000
>>>> R[         22]: 00000000
>>>> R[         23]: 00000000
>>>> R[         24]: 00000000
>>>> R[         25]: 00000000
>>>> R[         26]: 00000000
>>>> R[         27]: 00000000
>>>> R[         28]: 00000000
>>>> R[         29]: 00000000
>>>> R[         30]: 00000000
>>>> R[         31]: 00000000
[SIM DATA MEM BEGIN]
[SDM] addr_in=00000000, _addr_in=7fffe000, write_addr=0000, read_addr=0000, data_out=ffffffef
[SDM] wr_en=0, fn3=0, write_data=00000000, read_data=deadbeef
[SDM] Spesifix data location 0x0024 00, 00, 00, 00
[SIM DATA MEM END]
[SIM DATA MEM BEGIN]
[SDM] addr_in=00000000, _addr_in=7fffe000, write_addr=0000, read_addr=0000, data_out=ffffffef
[SDM] wr_en=0, fn3=0, write_data=00000000, read_data=deadbeef
[SDM] Spesifix data location 0x0024 00, 00, 00, 00
[SIM DATA MEM END]
-----------------------------
Read data: 00000493
>> PC: 80000070
>> Instruction: 00000493
>> Branch taken: 1
>> RF:
>>>> RF_rsel1: 00
>>>> RF_rdata1: 00000000
>>>> RF_rsel2: 00
>>>> RF_rdata2: 00000000
>>>> RF_wdata_sel:1
>>>> RF_wsel: 09
>>>>>> RF_wen: 1
>>>>>> RF_wdata: 00000000
>> ALU:
>>>> ALU_OP1_SEL: 0
>>>> ALU_A: 00000000
>>>> ALU_OP2_SEL: 1
>>>> ALU_B: 00000000
>>>> ALU_OUT: 00000000
>> Imm: 00000000
>> DM:
>>>> DM_wen: 0
>>>> DM_OUT: ffffffef
>> Registers:
>>>> R[          0]: 00000000
>>>> R[          1]: 00000000
>>>> R[          2]: 00000000
>>>> R[          3]: 00000000
>>>> R[          4]: 00000000
>>>> R[          5]: 00000000
>>>> R[          6]: 00000000
>>>> R[          7]: 00000000
>>>> R[          8]: 00000000
>>>> R[          9]: 00000000
>>>> R[         10]: 00000000
>>>> R[         11]: 00000000
>>>> R[         12]: 00000000
>>>> R[         13]: 00000000
>>>> R[         14]: 00000000
>>>> R[         15]: 00000000
>>>> R[         16]: 00000000
>>>> R[         17]: 00000000
>>>> R[         18]: 00000000
>>>> R[         19]: 00000000
>>>> R[         20]: 00000000
>>>> R[         21]: 00000000
>>>> R[         22]: 00000000
>>>> R[         23]: 00000000
>>>> R[         24]: 00000000
>>>> R[         25]: 00000000
>>>> R[         26]: 00000000
>>>> R[         27]: 00000000
>>>> R[         28]: 00000000
>>>> R[         29]: 00000000
>>>> R[         30]: 00000000
>>>> R[         31]: 00000000
[SIM DATA MEM BEGIN]
[SDM] addr_in=00000000, _addr_in=7fffe000, write_addr=0000, read_addr=0000, data_out=ffffffef
[SDM] wr_en=0, fn3=0, write_data=00000000, read_data=deadbeef
[SDM] Spesifix data location 0x0024 00, 00, 00, 00
[SIM DATA MEM END]
[SIM DATA MEM BEGIN]
[SDM] addr_in=00000000, _addr_in=7fffe000, write_addr=0000, read_addr=0000, data_out=ffffffef
[SDM] wr_en=0, fn3=0, write_data=00000000, read_data=deadbeef
[SDM] Spesifix data location 0x0024 00, 00, 00, 00
[SIM DATA MEM END]
-----------------------------
Read data: 00000513
>> PC: 80000074
>> Instruction: 00000513
>> Branch taken: 1
>> RF:
>>>> RF_rsel1: 00
>>>> RF_rdata1: 00000000
>>>> RF_rsel2: 00
>>>> RF_rdata2: 00000000
>>>> RF_wdata_sel:1
>>>> RF_wsel: 0a
>>>>>> RF_wen: 1
>>>>>> RF_wdata: 00000000
>> ALU:
>>>> ALU_OP1_SEL: 0
>>>> ALU_A: 00000000
>>>> ALU_OP2_SEL: 1
>>>> ALU_B: 00000000
>>>> ALU_OUT: 00000000
>> Imm: 00000000
>> DM:
>>>> DM_wen: 0
>>>> DM_OUT: ffffffef
>> Registers:
>>>> R[          0]: 00000000
>>>> R[          1]: 00000000
>>>> R[          2]: 00000000
>>>> R[          3]: 00000000
>>>> R[          4]: 00000000
>>>> R[          5]: 00000000
>>>> R[          6]: 00000000
>>>> R[          7]: 00000000
>>>> R[          8]: 00000000
>>>> R[          9]: 00000000
>>>> R[         10]: 00000000
>>>> R[         11]: 00000000
>>>> R[         12]: 00000000
>>>> R[         13]: 00000000
>>>> R[         14]: 00000000
>>>> R[         15]: 00000000
>>>> R[         16]: 00000000
>>>> R[         17]: 00000000
>>>> R[         18]: 00000000
>>>> R[         19]: 00000000
>>>> R[         20]: 00000000
>>>> R[         21]: 00000000
>>>> R[         22]: 00000000
>>>> R[         23]: 00000000
>>>> R[         24]: 00000000
>>>> R[         25]: 00000000
>>>> R[         26]: 00000000
>>>> R[         27]: 00000000
>>>> R[         28]: 00000000
>>>> R[         29]: 00000000
>>>> R[         30]: 00000000
>>>> R[         31]: 00000000
[SIM DATA MEM BEGIN]
[SDM] addr_in=00000000, _addr_in=7fffe000, write_addr=0000, read_addr=0000, data_out=ffffffef
[SDM] wr_en=0, fn3=0, write_data=00000000, read_data=deadbeef
[SDM] Spesifix data location 0x0024 00, 00, 00, 00
[SIM DATA MEM END]
[SIM DATA MEM BEGIN]
[SDM] addr_in=00000000, _addr_in=7fffe000, write_addr=0000, read_addr=0000, data_out=ffffffef
[SDM] wr_en=0, fn3=0, write_data=00000000, read_data=deadbeef
[SDM] Spesifix data location 0x0024 00, 00, 00, 00
[SIM DATA MEM END]
-----------------------------
Read data: 00000593
>> PC: 80000078
>> Instruction: 00000593
>> Branch taken: 1
>> RF:
>>>> RF_rsel1: 00
>>>> RF_rdata1: 00000000
>>>> RF_rsel2: 00
>>>> RF_rdata2: 00000000
>>>> RF_wdata_sel:1
>>>> RF_wsel: 0b
>>>>>> RF_wen: 1
>>>>>> RF_wdata: 00000000
>> ALU:
>>>> ALU_OP1_SEL: 0
>>>> ALU_A: 00000000
>>>> ALU_OP2_SEL: 1
>>>> ALU_B: 00000000
>>>> ALU_OUT: 00000000
>> Imm: 00000000
>> DM:
>>>> DM_wen: 0
>>>> DM_OUT: ffffffef
>> Registers:
>>>> R[          0]: 00000000
>>>> R[          1]: 00000000
>>>> R[          2]: 00000000
>>>> R[          3]: 00000000
>>>> R[          4]: 00000000
>>>> R[          5]: 00000000
>>>> R[          6]: 00000000
>>>> R[          7]: 00000000
>>>> R[          8]: 00000000
>>>> R[          9]: 00000000
>>>> R[         10]: 00000000
>>>> R[         11]: 00000000
>>>> R[         12]: 00000000
>>>> R[         13]: 00000000
>>>> R[         14]: 00000000
>>>> R[         15]: 00000000
>>>> R[         16]: 00000000
>>>> R[         17]: 00000000
>>>> R[         18]: 00000000
>>>> R[         19]: 00000000
>>>> R[         20]: 00000000
>>>> R[         21]: 00000000
>>>> R[         22]: 00000000
>>>> R[         23]: 00000000
>>>> R[         24]: 00000000
>>>> R[         25]: 00000000
>>>> R[         26]: 00000000
>>>> R[         27]: 00000000
>>>> R[         28]: 00000000
>>>> R[         29]: 00000000
>>>> R[         30]: 00000000
>>>> R[         31]: 00000000
[SIM DATA MEM BEGIN]
[SDM] addr_in=00000000, _addr_in=7fffe000, write_addr=0000, read_addr=0000, data_out=ffffffef
[SDM] wr_en=0, fn3=0, write_data=00000000, read_data=deadbeef
[SDM] Spesifix data location 0x0024 00, 00, 00, 00
[SIM DATA MEM END]
[SIM DATA MEM BEGIN]
[SDM] addr_in=00000000, _addr_in=7fffe000, write_addr=0000, read_addr=0000, data_out=ffffffef
[SDM] wr_en=0, fn3=0, write_data=00000000, read_data=deadbeef
[SDM] Spesifix data location 0x0024 00, 00, 00, 00
[SIM DATA MEM END]
-----------------------------
Read data: 00000613
>> PC: 8000007c
>> Instruction: 00000613
>> Branch taken: 1
>> RF:
>>>> RF_rsel1: 00
>>>> RF_rdata1: 00000000
>>>> RF_rsel2: 00
>>>> RF_rdata2: 00000000
>>>> RF_wdata_sel:1
>>>> RF_wsel: 0c
>>>>>> RF_wen: 1
>>>>>> RF_wdata: 00000000
>> ALU:
>>>> ALU_OP1_SEL: 0
>>>> ALU_A: 00000000
>>>> ALU_OP2_SEL: 1
>>>> ALU_B: 00000000
>>>> ALU_OUT: 00000000
>> Imm: 00000000
>> DM:
>>>> DM_wen: 0
>>>> DM_OUT: ffffffef
>> Registers:
>>>> R[          0]: 00000000
>>>> R[          1]: 00000000
>>>> R[          2]: 00000000
>>>> R[          3]: 00000000
>>>> R[          4]: 00000000
>>>> R[          5]: 00000000
>>>> R[          6]: 00000000
>>>> R[          7]: 00000000
>>>> R[          8]: 00000000
>>>> R[          9]: 00000000
>>>> R[         10]: 00000000
>>>> R[         11]: 00000000
>>>> R[         12]: 00000000
>>>> R[         13]: 00000000
>>>> R[         14]: 00000000
>>>> R[         15]: 00000000
>>>> R[         16]: 00000000
>>>> R[         17]: 00000000
>>>> R[         18]: 00000000
>>>> R[         19]: 00000000
>>>> R[         20]: 00000000
>>>> R[         21]: 00000000
>>>> R[         22]: 00000000
>>>> R[         23]: 00000000
>>>> R[         24]: 00000000
>>>> R[         25]: 00000000
>>>> R[         26]: 00000000
>>>> R[         27]: 00000000
>>>> R[         28]: 00000000
>>>> R[         29]: 00000000
>>>> R[         30]: 00000000
>>>> R[         31]: 00000000
[SIM DATA MEM BEGIN]
[SDM] addr_in=00000000, _addr_in=7fffe000, write_addr=0000, read_addr=0000, data_out=ffffffef
[SDM] wr_en=0, fn3=0, write_data=00000000, read_data=deadbeef
[SDM] Spesifix data location 0x0024 00, 00, 00, 00
[SIM DATA MEM END]
[SIM DATA MEM BEGIN]
[SDM] addr_in=00000000, _addr_in=7fffe000, write_addr=0000, read_addr=0000, data_out=ffffffef
[SDM] wr_en=0, fn3=0, write_data=00000000, read_data=deadbeef
[SDM] Spesifix data location 0x0024 00, 00, 00, 00
[SIM DATA MEM END]
-----------------------------
Read data: 00000693
>> PC: 80000080
>> Instruction: 00000693
>> Branch taken: 1
>> RF:
>>>> RF_rsel1: 00
>>>> RF_rdata1: 00000000
>>>> RF_rsel2: 00
>>>> RF_rdata2: 00000000
>>>> RF_wdata_sel:1
>>>> RF_wsel: 0d
>>>>>> RF_wen: 1
>>>>>> RF_wdata: 00000000
>> ALU:
>>>> ALU_OP1_SEL: 0
>>>> ALU_A: 00000000
>>>> ALU_OP2_SEL: 1
>>>> ALU_B: 00000000
>>>> ALU_OUT: 00000000
>> Imm: 00000000
>> DM:
>>>> DM_wen: 0
>>>> DM_OUT: ffffffef
>> Registers:
>>>> R[          0]: 00000000
>>>> R[          1]: 00000000
>>>> R[          2]: 00000000
>>>> R[          3]: 00000000
>>>> R[          4]: 00000000
>>>> R[          5]: 00000000
>>>> R[          6]: 00000000
>>>> R[          7]: 00000000
>>>> R[          8]: 00000000
>>>> R[          9]: 00000000
>>>> R[         10]: 00000000
>>>> R[         11]: 00000000
>>>> R[         12]: 00000000
>>>> R[         13]: 00000000
>>>> R[         14]: 00000000
>>>> R[         15]: 00000000
>>>> R[         16]: 00000000
>>>> R[         17]: 00000000
>>>> R[         18]: 00000000
>>>> R[         19]: 00000000
>>>> R[         20]: 00000000
>>>> R[         21]: 00000000
>>>> R[         22]: 00000000
>>>> R[         23]: 00000000
>>>> R[         24]: 00000000
>>>> R[         25]: 00000000
>>>> R[         26]: 00000000
>>>> R[         27]: 00000000
>>>> R[         28]: 00000000
>>>> R[         29]: 00000000
>>>> R[         30]: 00000000
>>>> R[         31]: 00000000
[SIM DATA MEM BEGIN]
[SDM] addr_in=00000000, _addr_in=7fffe000, write_addr=0000, read_addr=0000, data_out=ffffffef
[SDM] wr_en=0, fn3=0, write_data=00000000, read_data=deadbeef
[SDM] Spesifix data location 0x0024 00, 00, 00, 00
[SIM DATA MEM END]
[SIM DATA MEM BEGIN]
[SDM] addr_in=00000000, _addr_in=7fffe000, write_addr=0000, read_addr=0000, data_out=ffffffef
[SDM] wr_en=0, fn3=0, write_data=00000000, read_data=deadbeef
[SDM] Spesifix data location 0x0024 00, 00, 00, 00
[SIM DATA MEM END]
-----------------------------
Read data: 00000713
>> PC: 80000084
>> Instruction: 00000713
>> Branch taken: 1
>> RF:
>>>> RF_rsel1: 00
>>>> RF_rdata1: 00000000
>>>> RF_rsel2: 00
>>>> RF_rdata2: 00000000
>>>> RF_wdata_sel:1
>>>> RF_wsel: 0e
>>>>>> RF_wen: 1
>>>>>> RF_wdata: 00000000
>> ALU:
>>>> ALU_OP1_SEL: 0
>>>> ALU_A: 00000000
>>>> ALU_OP2_SEL: 1
>>>> ALU_B: 00000000
>>>> ALU_OUT: 00000000
>> Imm: 00000000
>> DM:
>>>> DM_wen: 0
>>>> DM_OUT: ffffffef
>> Registers:
>>>> R[          0]: 00000000
>>>> R[          1]: 00000000
>>>> R[          2]: 00000000
>>>> R[          3]: 00000000
>>>> R[          4]: 00000000
>>>> R[          5]: 00000000
>>>> R[          6]: 00000000
>>>> R[          7]: 00000000
>>>> R[          8]: 00000000
>>>> R[          9]: 00000000
>>>> R[         10]: 00000000
>>>> R[         11]: 00000000
>>>> R[         12]: 00000000
>>>> R[         13]: 00000000
>>>> R[         14]: 00000000
>>>> R[         15]: 00000000
>>>> R[         16]: 00000000
>>>> R[         17]: 00000000
>>>> R[         18]: 00000000
>>>> R[         19]: 00000000
>>>> R[         20]: 00000000
>>>> R[         21]: 00000000
>>>> R[         22]: 00000000
>>>> R[         23]: 00000000
>>>> R[         24]: 00000000
>>>> R[         25]: 00000000
>>>> R[         26]: 00000000
>>>> R[         27]: 00000000
>>>> R[         28]: 00000000
>>>> R[         29]: 00000000
>>>> R[         30]: 00000000
>>>> R[         31]: 00000000
[SIM DATA MEM BEGIN]
[SDM] addr_in=00000000, _addr_in=7fffe000, write_addr=0000, read_addr=0000, data_out=ffffffef
[SDM] wr_en=0, fn3=0, write_data=00000000, read_data=deadbeef
[SDM] Spesifix data location 0x0024 00, 00, 00, 00
[SIM DATA MEM END]
[SIM DATA MEM BEGIN]
[SDM] addr_in=00000000, _addr_in=7fffe000, write_addr=0000, read_addr=0000, data_out=ffffffef
[SDM] wr_en=0, fn3=0, write_data=00000000, read_data=deadbeef
[SDM] Spesifix data location 0x0024 00, 00, 00, 00
[SIM DATA MEM END]
-----------------------------
Read data: 00000793
>> PC: 80000088
>> Instruction: 00000793
>> Branch taken: 1
>> RF:
>>>> RF_rsel1: 00
>>>> RF_rdata1: 00000000
>>>> RF_rsel2: 00
>>>> RF_rdata2: 00000000
>>>> RF_wdata_sel:1
>>>> RF_wsel: 0f
>>>>>> RF_wen: 1
>>>>>> RF_wdata: 00000000
>> ALU:
>>>> ALU_OP1_SEL: 0
>>>> ALU_A: 00000000
>>>> ALU_OP2_SEL: 1
>>>> ALU_B: 00000000
>>>> ALU_OUT: 00000000
>> Imm: 00000000
>> DM:
>>>> DM_wen: 0
>>>> DM_OUT: ffffffef
>> Registers:
>>>> R[          0]: 00000000
>>>> R[          1]: 00000000
>>>> R[          2]: 00000000
>>>> R[          3]: 00000000
>>>> R[          4]: 00000000
>>>> R[          5]: 00000000
>>>> R[          6]: 00000000
>>>> R[          7]: 00000000
>>>> R[          8]: 00000000
>>>> R[          9]: 00000000
>>>> R[         10]: 00000000
>>>> R[         11]: 00000000
>>>> R[         12]: 00000000
>>>> R[         13]: 00000000
>>>> R[         14]: 00000000
>>>> R[         15]: 00000000
>>>> R[         16]: 00000000
>>>> R[         17]: 00000000
>>>> R[         18]: 00000000
>>>> R[         19]: 00000000
>>>> R[         20]: 00000000
>>>> R[         21]: 00000000
>>>> R[         22]: 00000000
>>>> R[         23]: 00000000
>>>> R[         24]: 00000000
>>>> R[         25]: 00000000
>>>> R[         26]: 00000000
>>>> R[         27]: 00000000
>>>> R[         28]: 00000000
>>>> R[         29]: 00000000
>>>> R[         30]: 00000000
>>>> R[         31]: 00000000
[SIM DATA MEM BEGIN]
[SDM] addr_in=00000000, _addr_in=7fffe000, write_addr=0000, read_addr=0000, data_out=ffffffef
[SDM] wr_en=0, fn3=0, write_data=00000000, read_data=deadbeef
[SDM] Spesifix data location 0x0024 00, 00, 00, 00
[SIM DATA MEM END]
[SIM DATA MEM BEGIN]
[SDM] addr_in=00000000, _addr_in=7fffe000, write_addr=0000, read_addr=0000, data_out=ffffffef
[SDM] wr_en=0, fn3=0, write_data=00000000, read_data=deadbeef
[SDM] Spesifix data location 0x0024 00, 00, 00, 00
[SIM DATA MEM END]
-----------------------------
Read data: 00000813
>> PC: 8000008c
>> Instruction: 00000813
>> Branch taken: 1
>> RF:
>>>> RF_rsel1: 00
>>>> RF_rdata1: 00000000
>>>> RF_rsel2: 00
>>>> RF_rdata2: 00000000
>>>> RF_wdata_sel:1
>>>> RF_wsel: 10
>>>>>> RF_wen: 1
>>>>>> RF_wdata: 00000000
>> ALU:
>>>> ALU_OP1_SEL: 0
>>>> ALU_A: 00000000
>>>> ALU_OP2_SEL: 1
>>>> ALU_B: 00000000
>>>> ALU_OUT: 00000000
>> Imm: 00000000
>> DM:
>>>> DM_wen: 0
>>>> DM_OUT: ffffffef
>> Registers:
>>>> R[          0]: 00000000
>>>> R[          1]: 00000000
>>>> R[          2]: 00000000
>>>> R[          3]: 00000000
>>>> R[          4]: 00000000
>>>> R[          5]: 00000000
>>>> R[          6]: 00000000
>>>> R[          7]: 00000000
>>>> R[          8]: 00000000
>>>> R[          9]: 00000000
>>>> R[         10]: 00000000
>>>> R[         11]: 00000000
>>>> R[         12]: 00000000
>>>> R[         13]: 00000000
>>>> R[         14]: 00000000
>>>> R[         15]: 00000000
>>>> R[         16]: 00000000
>>>> R[         17]: 00000000
>>>> R[         18]: 00000000
>>>> R[         19]: 00000000
>>>> R[         20]: 00000000
>>>> R[         21]: 00000000
>>>> R[         22]: 00000000
>>>> R[         23]: 00000000
>>>> R[         24]: 00000000
>>>> R[         25]: 00000000
>>>> R[         26]: 00000000
>>>> R[         27]: 00000000
>>>> R[         28]: 00000000
>>>> R[         29]: 00000000
>>>> R[         30]: 00000000
>>>> R[         31]: 00000000
[SIM DATA MEM BEGIN]
[SDM] addr_in=00000000, _addr_in=7fffe000, write_addr=0000, read_addr=0000, data_out=ffffffef
[SDM] wr_en=0, fn3=0, write_data=00000000, read_data=deadbeef
[SDM] Spesifix data location 0x0024 00, 00, 00, 00
[SIM DATA MEM END]
[SIM DATA MEM BEGIN]
[SDM] addr_in=00000000, _addr_in=7fffe000, write_addr=0000, read_addr=0000, data_out=ffffffef
[SDM] wr_en=0, fn3=0, write_data=00000000, read_data=deadbeef
[SDM] Spesifix data location 0x0024 00, 00, 00, 00
[SIM DATA MEM END]
-----------------------------
Read data: 00000893
>> PC: 80000090
>> Instruction: 00000893
>> Branch taken: 1
>> RF:
>>>> RF_rsel1: 00
>>>> RF_rdata1: 00000000
>>>> RF_rsel2: 00
>>>> RF_rdata2: 00000000
>>>> RF_wdata_sel:1
>>>> RF_wsel: 11
>>>>>> RF_wen: 1
>>>>>> RF_wdata: 00000000
>> ALU:
>>>> ALU_OP1_SEL: 0
>>>> ALU_A: 00000000
>>>> ALU_OP2_SEL: 1
>>>> ALU_B: 00000000
>>>> ALU_OUT: 00000000
>> Imm: 00000000
>> DM:
>>>> DM_wen: 0
>>>> DM_OUT: ffffffef
>> Registers:
>>>> R[          0]: 00000000
>>>> R[          1]: 00000000
>>>> R[          2]: 00000000
>>>> R[          3]: 00000000
>>>> R[          4]: 00000000
>>>> R[          5]: 00000000
>>>> R[          6]: 00000000
>>>> R[          7]: 00000000
>>>> R[          8]: 00000000
>>>> R[          9]: 00000000
>>>> R[         10]: 00000000
>>>> R[         11]: 00000000
>>>> R[         12]: 00000000
>>>> R[         13]: 00000000
>>>> R[         14]: 00000000
>>>> R[         15]: 00000000
>>>> R[         16]: 00000000
>>>> R[         17]: 00000000
>>>> R[         18]: 00000000
>>>> R[         19]: 00000000
>>>> R[         20]: 00000000
>>>> R[         21]: 00000000
>>>> R[         22]: 00000000
>>>> R[         23]: 00000000
>>>> R[         24]: 00000000
>>>> R[         25]: 00000000
>>>> R[         26]: 00000000
>>>> R[         27]: 00000000
>>>> R[         28]: 00000000
>>>> R[         29]: 00000000
>>>> R[         30]: 00000000
>>>> R[         31]: 00000000
[SIM DATA MEM BEGIN]
[SDM] addr_in=00000000, _addr_in=7fffe000, write_addr=0000, read_addr=0000, data_out=ffffffef
[SDM] wr_en=0, fn3=0, write_data=00000000, read_data=deadbeef
[SDM] Spesifix data location 0x0024 00, 00, 00, 00
[SIM DATA MEM END]
[SIM DATA MEM BEGIN]
[SDM] addr_in=00000000, _addr_in=7fffe000, write_addr=0000, read_addr=0000, data_out=ffffffef
[SDM] wr_en=0, fn3=0, write_data=00000000, read_data=deadbeef
[SDM] Spesifix data location 0x0024 00, 00, 00, 00
[SIM DATA MEM END]
-----------------------------
Read data: 00000913
>> PC: 80000094
>> Instruction: 00000913
>> Branch taken: 1
>> RF:
>>>> RF_rsel1: 00
>>>> RF_rdata1: 00000000
>>>> RF_rsel2: 00
>>>> RF_rdata2: 00000000
>>>> RF_wdata_sel:1
>>>> RF_wsel: 12
>>>>>> RF_wen: 1
>>>>>> RF_wdata: 00000000
>> ALU:
>>>> ALU_OP1_SEL: 0
>>>> ALU_A: 00000000
>>>> ALU_OP2_SEL: 1
>>>> ALU_B: 00000000
>>>> ALU_OUT: 00000000
>> Imm: 00000000
>> DM:
>>>> DM_wen: 0
>>>> DM_OUT: ffffffef
>> Registers:
>>>> R[          0]: 00000000
>>>> R[          1]: 00000000
>>>> R[          2]: 00000000
>>>> R[          3]: 00000000
>>>> R[          4]: 00000000
>>>> R[          5]: 00000000
>>>> R[          6]: 00000000
>>>> R[          7]: 00000000
>>>> R[          8]: 00000000
>>>> R[          9]: 00000000
>>>> R[         10]: 00000000
>>>> R[         11]: 00000000
>>>> R[         12]: 00000000
>>>> R[         13]: 00000000
>>>> R[         14]: 00000000
>>>> R[         15]: 00000000
>>>> R[         16]: 00000000
>>>> R[         17]: 00000000
>>>> R[         18]: 00000000
>>>> R[         19]: 00000000
>>>> R[         20]: 00000000
>>>> R[         21]: 00000000
>>>> R[         22]: 00000000
>>>> R[         23]: 00000000
>>>> R[         24]: 00000000
>>>> R[         25]: 00000000
>>>> R[         26]: 00000000
>>>> R[         27]: 00000000
>>>> R[         28]: 00000000
>>>> R[         29]: 00000000
>>>> R[         30]: 00000000
>>>> R[         31]: 00000000
[SIM DATA MEM BEGIN]
[SDM] addr_in=00000000, _addr_in=7fffe000, write_addr=0000, read_addr=0000, data_out=ffffffef
[SDM] wr_en=0, fn3=0, write_data=00000000, read_data=deadbeef
[SDM] Spesifix data location 0x0024 00, 00, 00, 00
[SIM DATA MEM END]
[SIM DATA MEM BEGIN]
[SDM] addr_in=00000000, _addr_in=7fffe000, write_addr=0000, read_addr=0000, data_out=ffffffef
[SDM] wr_en=0, fn3=0, write_data=00000000, read_data=deadbeef
[SDM] Spesifix data location 0x0024 00, 00, 00, 00
[SIM DATA MEM END]
-----------------------------
Read data: 00000993
>> PC: 80000098
>> Instruction: 00000993
>> Branch taken: 1
>> RF:
>>>> RF_rsel1: 00
>>>> RF_rdata1: 00000000
>>>> RF_rsel2: 00
>>>> RF_rdata2: 00000000
>>>> RF_wdata_sel:1
>>>> RF_wsel: 13
>>>>>> RF_wen: 1
>>>>>> RF_wdata: 00000000
>> ALU:
>>>> ALU_OP1_SEL: 0
>>>> ALU_A: 00000000
>>>> ALU_OP2_SEL: 1
>>>> ALU_B: 00000000
>>>> ALU_OUT: 00000000
>> Imm: 00000000
>> DM:
>>>> DM_wen: 0
>>>> DM_OUT: ffffffef
>> Registers:
>>>> R[          0]: 00000000
>>>> R[          1]: 00000000
>>>> R[          2]: 00000000
>>>> R[          3]: 00000000
>>>> R[          4]: 00000000
>>>> R[          5]: 00000000
>>>> R[          6]: 00000000
>>>> R[          7]: 00000000
>>>> R[          8]: 00000000
>>>> R[          9]: 00000000
>>>> R[         10]: 00000000
>>>> R[         11]: 00000000
>>>> R[         12]: 00000000
>>>> R[         13]: 00000000
>>>> R[         14]: 00000000
>>>> R[         15]: 00000000
>>>> R[         16]: 00000000
>>>> R[         17]: 00000000
>>>> R[         18]: 00000000
>>>> R[         19]: 00000000
>>>> R[         20]: 00000000
>>>> R[         21]: 00000000
>>>> R[         22]: 00000000
>>>> R[         23]: 00000000
>>>> R[         24]: 00000000
>>>> R[         25]: 00000000
>>>> R[         26]: 00000000
>>>> R[         27]: 00000000
>>>> R[         28]: 00000000
>>>> R[         29]: 00000000
>>>> R[         30]: 00000000
>>>> R[         31]: 00000000
[SIM DATA MEM BEGIN]
[SDM] addr_in=00000000, _addr_in=7fffe000, write_addr=0000, read_addr=0000, data_out=ffffffef
[SDM] wr_en=0, fn3=0, write_data=00000000, read_data=deadbeef
[SDM] Spesifix data location 0x0024 00, 00, 00, 00
[SIM DATA MEM END]
[SIM DATA MEM BEGIN]
[SDM] addr_in=00000000, _addr_in=7fffe000, write_addr=0000, read_addr=0000, data_out=ffffffef
[SDM] wr_en=0, fn3=0, write_data=00000000, read_data=deadbeef
[SDM] Spesifix data location 0x0024 00, 00, 00, 00
[SIM DATA MEM END]
-----------------------------
Read data: 00000a13
>> PC: 8000009c
>> Instruction: 00000a13
>> Branch taken: 1
>> RF:
>>>> RF_rsel1: 00
>>>> RF_rdata1: 00000000
>>>> RF_rsel2: 00
>>>> RF_rdata2: 00000000
>>>> RF_wdata_sel:1
>>>> RF_wsel: 14
>>>>>> RF_wen: 1
>>>>>> RF_wdata: 00000000
>> ALU:
>>>> ALU_OP1_SEL: 0
>>>> ALU_A: 00000000
>>>> ALU_OP2_SEL: 1
>>>> ALU_B: 00000000
>>>> ALU_OUT: 00000000
>> Imm: 00000000
>> DM:
>>>> DM_wen: 0
>>>> DM_OUT: ffffffef
>> Registers:
>>>> R[          0]: 00000000
>>>> R[          1]: 00000000
>>>> R[          2]: 00000000
>>>> R[          3]: 00000000
>>>> R[          4]: 00000000
>>>> R[          5]: 00000000
>>>> R[          6]: 00000000
>>>> R[          7]: 00000000
>>>> R[          8]: 00000000
>>>> R[          9]: 00000000
>>>> R[         10]: 00000000
>>>> R[         11]: 00000000
>>>> R[         12]: 00000000
>>>> R[         13]: 00000000
>>>> R[         14]: 00000000
>>>> R[         15]: 00000000
>>>> R[         16]: 00000000
>>>> R[         17]: 00000000
>>>> R[         18]: 00000000
>>>> R[         19]: 00000000
>>>> R[         20]: 00000000
>>>> R[         21]: 00000000
>>>> R[         22]: 00000000
>>>> R[         23]: 00000000
>>>> R[         24]: 00000000
>>>> R[         25]: 00000000
>>>> R[         26]: 00000000
>>>> R[         27]: 00000000
>>>> R[         28]: 00000000
>>>> R[         29]: 00000000
>>>> R[         30]: 00000000
>>>> R[         31]: 00000000
[SIM DATA MEM BEGIN]
[SDM] addr_in=00000000, _addr_in=7fffe000, write_addr=0000, read_addr=0000, data_out=ffffffef
[SDM] wr_en=0, fn3=0, write_data=00000000, read_data=deadbeef
[SDM] Spesifix data location 0x0024 00, 00, 00, 00
[SIM DATA MEM END]
[SIM DATA MEM BEGIN]
[SDM] addr_in=00000000, _addr_in=7fffe000, write_addr=0000, read_addr=0000, data_out=ffffffef
[SDM] wr_en=0, fn3=0, write_data=00000000, read_data=deadbeef
[SDM] Spesifix data location 0x0024 00, 00, 00, 00
[SIM DATA MEM END]
-----------------------------
Read data: 00000a93
>> PC: 800000a0
>> Instruction: 00000a93
>> Branch taken: 1
>> RF:
>>>> RF_rsel1: 00
>>>> RF_rdata1: 00000000
>>>> RF_rsel2: 00
>>>> RF_rdata2: 00000000
>>>> RF_wdata_sel:1
>>>> RF_wsel: 15
>>>>>> RF_wen: 1
>>>>>> RF_wdata: 00000000
>> ALU:
>>>> ALU_OP1_SEL: 0
>>>> ALU_A: 00000000
>>>> ALU_OP2_SEL: 1
>>>> ALU_B: 00000000
>>>> ALU_OUT: 00000000
>> Imm: 00000000
>> DM:
>>>> DM_wen: 0
>>>> DM_OUT: ffffffef
>> Registers:
>>>> R[          0]: 00000000
>>>> R[          1]: 00000000
>>>> R[          2]: 00000000
>>>> R[          3]: 00000000
>>>> R[          4]: 00000000
>>>> R[          5]: 00000000
>>>> R[          6]: 00000000
>>>> R[          7]: 00000000
>>>> R[          8]: 00000000
>>>> R[          9]: 00000000
>>>> R[         10]: 00000000
>>>> R[         11]: 00000000
>>>> R[         12]: 00000000
>>>> R[         13]: 00000000
>>>> R[         14]: 00000000
>>>> R[         15]: 00000000
>>>> R[         16]: 00000000
>>>> R[         17]: 00000000
>>>> R[         18]: 00000000
>>>> R[         19]: 00000000
>>>> R[         20]: 00000000
>>>> R[         21]: 00000000
>>>> R[         22]: 00000000
>>>> R[         23]: 00000000
>>>> R[         24]: 00000000
>>>> R[         25]: 00000000
>>>> R[         26]: 00000000
>>>> R[         27]: 00000000
>>>> R[         28]: 00000000
>>>> R[         29]: 00000000
>>>> R[         30]: 00000000
>>>> R[         31]: 00000000
[SIM DATA MEM BEGIN]
[SDM] addr_in=00000000, _addr_in=7fffe000, write_addr=0000, read_addr=0000, data_out=ffffffef
[SDM] wr_en=0, fn3=0, write_data=00000000, read_data=deadbeef
[SDM] Spesifix data location 0x0024 00, 00, 00, 00
[SIM DATA MEM END]
[SIM DATA MEM BEGIN]
[SDM] addr_in=00000000, _addr_in=7fffe000, write_addr=0000, read_addr=0000, data_out=ffffffef
[SDM] wr_en=0, fn3=0, write_data=00000000, read_data=deadbeef
[SDM] Spesifix data location 0x0024 00, 00, 00, 00
[SIM DATA MEM END]
-----------------------------
Read data: 00000b13
>> PC: 800000a4
>> Instruction: 00000b13
>> Branch taken: 1
>> RF:
>>>> RF_rsel1: 00
>>>> RF_rdata1: 00000000
>>>> RF_rsel2: 00
>>>> RF_rdata2: 00000000
>>>> RF_wdata_sel:1
>>>> RF_wsel: 16
>>>>>> RF_wen: 1
>>>>>> RF_wdata: 00000000
>> ALU:
>>>> ALU_OP1_SEL: 0
>>>> ALU_A: 00000000
>>>> ALU_OP2_SEL: 1
>>>> ALU_B: 00000000
>>>> ALU_OUT: 00000000
>> Imm: 00000000
>> DM:
>>>> DM_wen: 0
>>>> DM_OUT: ffffffef
>> Registers:
>>>> R[          0]: 00000000
>>>> R[          1]: 00000000
>>>> R[          2]: 00000000
>>>> R[          3]: 00000000
>>>> R[          4]: 00000000
>>>> R[          5]: 00000000
>>>> R[          6]: 00000000
>>>> R[          7]: 00000000
>>>> R[          8]: 00000000
>>>> R[          9]: 00000000
>>>> R[         10]: 00000000
>>>> R[         11]: 00000000
>>>> R[         12]: 00000000
>>>> R[         13]: 00000000
>>>> R[         14]: 00000000
>>>> R[         15]: 00000000
>>>> R[         16]: 00000000
>>>> R[         17]: 00000000
>>>> R[         18]: 00000000
>>>> R[         19]: 00000000
>>>> R[         20]: 00000000
>>>> R[         21]: 00000000
>>>> R[         22]: 00000000
>>>> R[         23]: 00000000
>>>> R[         24]: 00000000
>>>> R[         25]: 00000000
>>>> R[         26]: 00000000
>>>> R[         27]: 00000000
>>>> R[         28]: 00000000
>>>> R[         29]: 00000000
>>>> R[         30]: 00000000
>>>> R[         31]: 00000000
[SIM DATA MEM BEGIN]
[SDM] addr_in=00000000, _addr_in=7fffe000, write_addr=0000, read_addr=0000, data_out=ffffffef
[SDM] wr_en=0, fn3=0, write_data=00000000, read_data=deadbeef
[SDM] Spesifix data location 0x0024 00, 00, 00, 00
[SIM DATA MEM END]
[SIM DATA MEM BEGIN]
[SDM] addr_in=00000000, _addr_in=7fffe000, write_addr=0000, read_addr=0000, data_out=ffffffef
[SDM] wr_en=0, fn3=0, write_data=00000000, read_data=deadbeef
[SDM] Spesifix data location 0x0024 00, 00, 00, 00
[SIM DATA MEM END]
-----------------------------
Read data: 00000b93
>> PC: 800000a8
>> Instruction: 00000b93
>> Branch taken: 1
>> RF:
>>>> RF_rsel1: 00
>>>> RF_rdata1: 00000000
>>>> RF_rsel2: 00
>>>> RF_rdata2: 00000000
>>>> RF_wdata_sel:1
>>>> RF_wsel: 17
>>>>>> RF_wen: 1
>>>>>> RF_wdata: 00000000
>> ALU:
>>>> ALU_OP1_SEL: 0
>>>> ALU_A: 00000000
>>>> ALU_OP2_SEL: 1
>>>> ALU_B: 00000000
>>>> ALU_OUT: 00000000
>> Imm: 00000000
>> DM:
>>>> DM_wen: 0
>>>> DM_OUT: ffffffef
>> Registers:
>>>> R[          0]: 00000000
>>>> R[          1]: 00000000
>>>> R[          2]: 00000000
>>>> R[          3]: 00000000
>>>> R[          4]: 00000000
>>>> R[          5]: 00000000
>>>> R[          6]: 00000000
>>>> R[          7]: 00000000
>>>> R[          8]: 00000000
>>>> R[          9]: 00000000
>>>> R[         10]: 00000000
>>>> R[         11]: 00000000
>>>> R[         12]: 00000000
>>>> R[         13]: 00000000
>>>> R[         14]: 00000000
>>>> R[         15]: 00000000
>>>> R[         16]: 00000000
>>>> R[         17]: 00000000
>>>> R[         18]: 00000000
>>>> R[         19]: 00000000
>>>> R[         20]: 00000000
>>>> R[         21]: 00000000
>>>> R[         22]: 00000000
>>>> R[         23]: 00000000
>>>> R[         24]: 00000000
>>>> R[         25]: 00000000
>>>> R[         26]: 00000000
>>>> R[         27]: 00000000
>>>> R[         28]: 00000000
>>>> R[         29]: 00000000
>>>> R[         30]: 00000000
>>>> R[         31]: 00000000
[SIM DATA MEM BEGIN]
[SDM] addr_in=00000000, _addr_in=7fffe000, write_addr=0000, read_addr=0000, data_out=ffffffef
[SDM] wr_en=0, fn3=0, write_data=00000000, read_data=deadbeef
[SDM] Spesifix data location 0x0024 00, 00, 00, 00
[SIM DATA MEM END]
[SIM DATA MEM BEGIN]
[SDM] addr_in=00000000, _addr_in=7fffe000, write_addr=0000, read_addr=0000, data_out=ffffffef
[SDM] wr_en=0, fn3=0, write_data=00000000, read_data=deadbeef
[SDM] Spesifix data location 0x0024 00, 00, 00, 00
[SIM DATA MEM END]
-----------------------------
Read data: 00000c13
>> PC: 800000ac
>> Instruction: 00000c13
>> Branch taken: 1
>> RF:
>>>> RF_rsel1: 00
>>>> RF_rdata1: 00000000
>>>> RF_rsel2: 00
>>>> RF_rdata2: 00000000
>>>> RF_wdata_sel:1
>>>> RF_wsel: 18
>>>>>> RF_wen: 1
>>>>>> RF_wdata: 00000000
>> ALU:
>>>> ALU_OP1_SEL: 0
>>>> ALU_A: 00000000
>>>> ALU_OP2_SEL: 1
>>>> ALU_B: 00000000
>>>> ALU_OUT: 00000000
>> Imm: 00000000
>> DM:
>>>> DM_wen: 0
>>>> DM_OUT: ffffffef
>> Registers:
>>>> R[          0]: 00000000
>>>> R[          1]: 00000000
>>>> R[          2]: 00000000
>>>> R[          3]: 00000000
>>>> R[          4]: 00000000
>>>> R[          5]: 00000000
>>>> R[          6]: 00000000
>>>> R[          7]: 00000000
>>>> R[          8]: 00000000
>>>> R[          9]: 00000000
>>>> R[         10]: 00000000
>>>> R[         11]: 00000000
>>>> R[         12]: 00000000
>>>> R[         13]: 00000000
>>>> R[         14]: 00000000
>>>> R[         15]: 00000000
>>>> R[         16]: 00000000
>>>> R[         17]: 00000000
>>>> R[         18]: 00000000
>>>> R[         19]: 00000000
>>>> R[         20]: 00000000
>>>> R[         21]: 00000000
>>>> R[         22]: 00000000
>>>> R[         23]: 00000000
>>>> R[         24]: 00000000
>>>> R[         25]: 00000000
>>>> R[         26]: 00000000
>>>> R[         27]: 00000000
>>>> R[         28]: 00000000
>>>> R[         29]: 00000000
>>>> R[         30]: 00000000
>>>> R[         31]: 00000000
[SIM DATA MEM BEGIN]
[SDM] addr_in=00000000, _addr_in=7fffe000, write_addr=0000, read_addr=0000, data_out=ffffffef
[SDM] wr_en=0, fn3=0, write_data=00000000, read_data=deadbeef
[SDM] Spesifix data location 0x0024 00, 00, 00, 00
[SIM DATA MEM END]
[SIM DATA MEM BEGIN]
[SDM] addr_in=00000000, _addr_in=7fffe000, write_addr=0000, read_addr=0000, data_out=ffffffef
[SDM] wr_en=0, fn3=0, write_data=00000000, read_data=deadbeef
[SDM] Spesifix data location 0x0024 00, 00, 00, 00
[SIM DATA MEM END]
-----------------------------
Read data: 00000c93
>> PC: 800000b0
>> Instruction: 00000c93
>> Branch taken: 1
>> RF:
>>>> RF_rsel1: 00
>>>> RF_rdata1: 00000000
>>>> RF_rsel2: 00
>>>> RF_rdata2: 00000000
>>>> RF_wdata_sel:1
>>>> RF_wsel: 19
>>>>>> RF_wen: 1
>>>>>> RF_wdata: 00000000
>> ALU:
>>>> ALU_OP1_SEL: 0
>>>> ALU_A: 00000000
>>>> ALU_OP2_SEL: 1
>>>> ALU_B: 00000000
>>>> ALU_OUT: 00000000
>> Imm: 00000000
>> DM:
>>>> DM_wen: 0
>>>> DM_OUT: ffffffef
>> Registers:
>>>> R[          0]: 00000000
>>>> R[          1]: 00000000
>>>> R[          2]: 00000000
>>>> R[          3]: 00000000
>>>> R[          4]: 00000000
>>>> R[          5]: 00000000
>>>> R[          6]: 00000000
>>>> R[          7]: 00000000
>>>> R[          8]: 00000000
>>>> R[          9]: 00000000
>>>> R[         10]: 00000000
>>>> R[         11]: 00000000
>>>> R[         12]: 00000000
>>>> R[         13]: 00000000
>>>> R[         14]: 00000000
>>>> R[         15]: 00000000
>>>> R[         16]: 00000000
>>>> R[         17]: 00000000
>>>> R[         18]: 00000000
>>>> R[         19]: 00000000
>>>> R[         20]: 00000000
>>>> R[         21]: 00000000
>>>> R[         22]: 00000000
>>>> R[         23]: 00000000
>>>> R[         24]: 00000000
>>>> R[         25]: 00000000
>>>> R[         26]: 00000000
>>>> R[         27]: 00000000
>>>> R[         28]: 00000000
>>>> R[         29]: 00000000
>>>> R[         30]: 00000000
>>>> R[         31]: 00000000
[SIM DATA MEM BEGIN]
[SDM] addr_in=00000000, _addr_in=7fffe000, write_addr=0000, read_addr=0000, data_out=ffffffef
[SDM] wr_en=0, fn3=0, write_data=00000000, read_data=deadbeef
[SDM] Spesifix data location 0x0024 00, 00, 00, 00
[SIM DATA MEM END]
[SIM DATA MEM BEGIN]
[SDM] addr_in=00000000, _addr_in=7fffe000, write_addr=0000, read_addr=0000, data_out=ffffffef
[SDM] wr_en=0, fn3=0, write_data=00000000, read_data=deadbeef
[SDM] Spesifix data location 0x0024 00, 00, 00, 00
[SIM DATA MEM END]
-----------------------------
Read data: 00000d13
>> PC: 800000b4
>> Instruction: 00000d13
>> Branch taken: 1
>> RF:
>>>> RF_rsel1: 00
>>>> RF_rdata1: 00000000
>>>> RF_rsel2: 00
>>>> RF_rdata2: 00000000
>>>> RF_wdata_sel:1
>>>> RF_wsel: 1a
>>>>>> RF_wen: 1
>>>>>> RF_wdata: 00000000
>> ALU:
>>>> ALU_OP1_SEL: 0
>>>> ALU_A: 00000000
>>>> ALU_OP2_SEL: 1
>>>> ALU_B: 00000000
>>>> ALU_OUT: 00000000
>> Imm: 00000000
>> DM:
>>>> DM_wen: 0
>>>> DM_OUT: ffffffef
>> Registers:
>>>> R[          0]: 00000000
>>>> R[          1]: 00000000
>>>> R[          2]: 00000000
>>>> R[          3]: 00000000
>>>> R[          4]: 00000000
>>>> R[          5]: 00000000
>>>> R[          6]: 00000000
>>>> R[          7]: 00000000
>>>> R[          8]: 00000000
>>>> R[          9]: 00000000
>>>> R[         10]: 00000000
>>>> R[         11]: 00000000
>>>> R[         12]: 00000000
>>>> R[         13]: 00000000
>>>> R[         14]: 00000000
>>>> R[         15]: 00000000
>>>> R[         16]: 00000000
>>>> R[         17]: 00000000
>>>> R[         18]: 00000000
>>>> R[         19]: 00000000
>>>> R[         20]: 00000000
>>>> R[         21]: 00000000
>>>> R[         22]: 00000000
>>>> R[         23]: 00000000
>>>> R[         24]: 00000000
>>>> R[         25]: 00000000
>>>> R[         26]: 00000000
>>>> R[         27]: 00000000
>>>> R[         28]: 00000000
>>>> R[         29]: 00000000
>>>> R[         30]: 00000000
>>>> R[         31]: 00000000
[SIM DATA MEM BEGIN]
[SDM] addr_in=00000000, _addr_in=7fffe000, write_addr=0000, read_addr=0000, data_out=ffffffef
[SDM] wr_en=0, fn3=0, write_data=00000000, read_data=deadbeef
[SDM] Spesifix data location 0x0024 00, 00, 00, 00
[SIM DATA MEM END]
[SIM DATA MEM BEGIN]
[SDM] addr_in=00000000, _addr_in=7fffe000, write_addr=0000, read_addr=0000, data_out=ffffffef
[SDM] wr_en=0, fn3=0, write_data=00000000, read_data=deadbeef
[SDM] Spesifix data location 0x0024 00, 00, 00, 00
[SIM DATA MEM END]
-----------------------------
Read data: 00000d93
>> PC: 800000b8
>> Instruction: 00000d93
>> Branch taken: 1
>> RF:
>>>> RF_rsel1: 00
>>>> RF_rdata1: 00000000
>>>> RF_rsel2: 00
>>>> RF_rdata2: 00000000
>>>> RF_wdata_sel:1
>>>> RF_wsel: 1b
>>>>>> RF_wen: 1
>>>>>> RF_wdata: 00000000
>> ALU:
>>>> ALU_OP1_SEL: 0
>>>> ALU_A: 00000000
>>>> ALU_OP2_SEL: 1
>>>> ALU_B: 00000000
>>>> ALU_OUT: 00000000
>> Imm: 00000000
>> DM:
>>>> DM_wen: 0
>>>> DM_OUT: ffffffef
>> Registers:
>>>> R[          0]: 00000000
>>>> R[          1]: 00000000
>>>> R[          2]: 00000000
>>>> R[          3]: 00000000
>>>> R[          4]: 00000000
>>>> R[          5]: 00000000
>>>> R[          6]: 00000000
>>>> R[          7]: 00000000
>>>> R[          8]: 00000000
>>>> R[          9]: 00000000
>>>> R[         10]: 00000000
>>>> R[         11]: 00000000
>>>> R[         12]: 00000000
>>>> R[         13]: 00000000
>>>> R[         14]: 00000000
>>>> R[         15]: 00000000
>>>> R[         16]: 00000000
>>>> R[         17]: 00000000
>>>> R[         18]: 00000000
>>>> R[         19]: 00000000
>>>> R[         20]: 00000000
>>>> R[         21]: 00000000
>>>> R[         22]: 00000000
>>>> R[         23]: 00000000
>>>> R[         24]: 00000000
>>>> R[         25]: 00000000
>>>> R[         26]: 00000000
>>>> R[         27]: 00000000
>>>> R[         28]: 00000000
>>>> R[         29]: 00000000
>>>> R[         30]: 00000000
>>>> R[         31]: 00000000
[SIM DATA MEM BEGIN]
[SDM] addr_in=00000000, _addr_in=7fffe000, write_addr=0000, read_addr=0000, data_out=ffffffef
[SDM] wr_en=0, fn3=0, write_data=00000000, read_data=deadbeef
[SDM] Spesifix data location 0x0024 00, 00, 00, 00
[SIM DATA MEM END]
[SIM DATA MEM BEGIN]
[SDM] addr_in=00000000, _addr_in=7fffe000, write_addr=0000, read_addr=0000, data_out=ffffffef
[SDM] wr_en=0, fn3=0, write_data=00000000, read_data=deadbeef
[SDM] Spesifix data location 0x0024 00, 00, 00, 00
[SIM DATA MEM END]
-----------------------------
Read data: 00000e13
>> PC: 800000bc
>> Instruction: 00000e13
>> Branch taken: 1
>> RF:
>>>> RF_rsel1: 00
>>>> RF_rdata1: 00000000
>>>> RF_rsel2: 00
>>>> RF_rdata2: 00000000
>>>> RF_wdata_sel:1
>>>> RF_wsel: 1c
>>>>>> RF_wen: 1
>>>>>> RF_wdata: 00000000
>> ALU:
>>>> ALU_OP1_SEL: 0
>>>> ALU_A: 00000000
>>>> ALU_OP2_SEL: 1
>>>> ALU_B: 00000000
>>>> ALU_OUT: 00000000
>> Imm: 00000000
>> DM:
>>>> DM_wen: 0
>>>> DM_OUT: ffffffef
>> Registers:
>>>> R[          0]: 00000000
>>>> R[          1]: 00000000
>>>> R[          2]: 00000000
>>>> R[          3]: 00000000
>>>> R[          4]: 00000000
>>>> R[          5]: 00000000
>>>> R[          6]: 00000000
>>>> R[          7]: 00000000
>>>> R[          8]: 00000000
>>>> R[          9]: 00000000
>>>> R[         10]: 00000000
>>>> R[         11]: 00000000
>>>> R[         12]: 00000000
>>>> R[         13]: 00000000
>>>> R[         14]: 00000000
>>>> R[         15]: 00000000
>>>> R[         16]: 00000000
>>>> R[         17]: 00000000
>>>> R[         18]: 00000000
>>>> R[         19]: 00000000
>>>> R[         20]: 00000000
>>>> R[         21]: 00000000
>>>> R[         22]: 00000000
>>>> R[         23]: 00000000
>>>> R[         24]: 00000000
>>>> R[         25]: 00000000
>>>> R[         26]: 00000000
>>>> R[         27]: 00000000
>>>> R[         28]: 00000000
>>>> R[         29]: 00000000
>>>> R[         30]: 00000000
>>>> R[         31]: 00000000
[SIM DATA MEM BEGIN]
[SDM] addr_in=00000000, _addr_in=7fffe000, write_addr=0000, read_addr=0000, data_out=ffffffef
[SDM] wr_en=0, fn3=0, write_data=00000000, read_data=deadbeef
[SDM] Spesifix data location 0x0024 00, 00, 00, 00
[SIM DATA MEM END]
[SIM DATA MEM BEGIN]
[SDM] addr_in=00000000, _addr_in=7fffe000, write_addr=0000, read_addr=0000, data_out=ffffffef
[SDM] wr_en=0, fn3=0, write_data=00000000, read_data=deadbeef
[SDM] Spesifix data location 0x0024 00, 00, 00, 00
[SIM DATA MEM END]
-----------------------------
Read data: 00000e93
>> PC: 800000c0
>> Instruction: 00000e93
>> Branch taken: 1
>> RF:
>>>> RF_rsel1: 00
>>>> RF_rdata1: 00000000
>>>> RF_rsel2: 00
>>>> RF_rdata2: 00000000
>>>> RF_wdata_sel:1
>>>> RF_wsel: 1d
>>>>>> RF_wen: 1
>>>>>> RF_wdata: 00000000
>> ALU:
>>>> ALU_OP1_SEL: 0
>>>> ALU_A: 00000000
>>>> ALU_OP2_SEL: 1
>>>> ALU_B: 00000000
>>>> ALU_OUT: 00000000
>> Imm: 00000000
>> DM:
>>>> DM_wen: 0
>>>> DM_OUT: ffffffef
>> Registers:
>>>> R[          0]: 00000000
>>>> R[          1]: 00000000
>>>> R[          2]: 00000000
>>>> R[          3]: 00000000
>>>> R[          4]: 00000000
>>>> R[          5]: 00000000
>>>> R[          6]: 00000000
>>>> R[          7]: 00000000
>>>> R[          8]: 00000000
>>>> R[          9]: 00000000
>>>> R[         10]: 00000000
>>>> R[         11]: 00000000
>>>> R[         12]: 00000000
>>>> R[         13]: 00000000
>>>> R[         14]: 00000000
>>>> R[         15]: 00000000
>>>> R[         16]: 00000000
>>>> R[         17]: 00000000
>>>> R[         18]: 00000000
>>>> R[         19]: 00000000
>>>> R[         20]: 00000000
>>>> R[         21]: 00000000
>>>> R[         22]: 00000000
>>>> R[         23]: 00000000
>>>> R[         24]: 00000000
>>>> R[         25]: 00000000
>>>> R[         26]: 00000000
>>>> R[         27]: 00000000
>>>> R[         28]: 00000000
>>>> R[         29]: 00000000
>>>> R[         30]: 00000000
>>>> R[         31]: 00000000
[SIM DATA MEM BEGIN]
[SDM] addr_in=00000000, _addr_in=7fffe000, write_addr=0000, read_addr=0000, data_out=ffffffef
[SDM] wr_en=0, fn3=0, write_data=00000000, read_data=deadbeef
[SDM] Spesifix data location 0x0024 00, 00, 00, 00
[SIM DATA MEM END]
[SIM DATA MEM BEGIN]
[SDM] addr_in=00000000, _addr_in=7fffe000, write_addr=0000, read_addr=0000, data_out=ffffffef
[SDM] wr_en=0, fn3=0, write_data=00000000, read_data=deadbeef
[SDM] Spesifix data location 0x0024 00, 00, 00, 00
[SIM DATA MEM END]
-----------------------------
Read data: 00000f13
>> PC: 800000c4
>> Instruction: 00000f13
>> Branch taken: 1
>> RF:
>>>> RF_rsel1: 00
>>>> RF_rdata1: 00000000
>>>> RF_rsel2: 00
>>>> RF_rdata2: 00000000
>>>> RF_wdata_sel:1
>>>> RF_wsel: 1e
>>>>>> RF_wen: 1
>>>>>> RF_wdata: 00000000
>> ALU:
>>>> ALU_OP1_SEL: 0
>>>> ALU_A: 00000000
>>>> ALU_OP2_SEL: 1
>>>> ALU_B: 00000000
>>>> ALU_OUT: 00000000
>> Imm: 00000000
>> DM:
>>>> DM_wen: 0
>>>> DM_OUT: ffffffef
>> Registers:
>>>> R[          0]: 00000000
>>>> R[          1]: 00000000
>>>> R[          2]: 00000000
>>>> R[          3]: 00000000
>>>> R[          4]: 00000000
>>>> R[          5]: 00000000
>>>> R[          6]: 00000000
>>>> R[          7]: 00000000
>>>> R[          8]: 00000000
>>>> R[          9]: 00000000
>>>> R[         10]: 00000000
>>>> R[         11]: 00000000
>>>> R[         12]: 00000000
>>>> R[         13]: 00000000
>>>> R[         14]: 00000000
>>>> R[         15]: 00000000
>>>> R[         16]: 00000000
>>>> R[         17]: 00000000
>>>> R[         18]: 00000000
>>>> R[         19]: 00000000
>>>> R[         20]: 00000000
>>>> R[         21]: 00000000
>>>> R[         22]: 00000000
>>>> R[         23]: 00000000
>>>> R[         24]: 00000000
>>>> R[         25]: 00000000
>>>> R[         26]: 00000000
>>>> R[         27]: 00000000
>>>> R[         28]: 00000000
>>>> R[         29]: 00000000
>>>> R[         30]: 00000000
>>>> R[         31]: 00000000
[SIM DATA MEM BEGIN]
[SDM] addr_in=00000000, _addr_in=7fffe000, write_addr=0000, read_addr=0000, data_out=ffffffef
[SDM] wr_en=0, fn3=0, write_data=00000000, read_data=deadbeef
[SDM] Spesifix data location 0x0024 00, 00, 00, 00
[SIM DATA MEM END]
[SIM DATA MEM BEGIN]
[SDM] addr_in=00000000, _addr_in=7fffe000, write_addr=0000, read_addr=0000, data_out=ffffffef
[SDM] wr_en=0, fn3=0, write_data=00000000, read_data=deadbeef
[SDM] Spesifix data location 0x0024 00, 00, 00, 00
[SIM DATA MEM END]
-----------------------------
Read data: 00000f93
>> PC: 800000c8
>> Instruction: 00000f93
>> Branch taken: 1
>> RF:
>>>> RF_rsel1: 00
>>>> RF_rdata1: 00000000
>>>> RF_rsel2: 00
>>>> RF_rdata2: 00000000
>>>> RF_wdata_sel:1
>>>> RF_wsel: 1f
>>>>>> RF_wen: 1
>>>>>> RF_wdata: 00000000
>> ALU:
>>>> ALU_OP1_SEL: 0
>>>> ALU_A: 00000000
>>>> ALU_OP2_SEL: 1
>>>> ALU_B: 00000000
>>>> ALU_OUT: 00000000
>> Imm: 00000000
>> DM:
>>>> DM_wen: 0
>>>> DM_OUT: ffffffef
>> Registers:
>>>> R[          0]: 00000000
>>>> R[          1]: 00000000
>>>> R[          2]: 00000000
>>>> R[          3]: 00000000
>>>> R[          4]: 00000000
>>>> R[          5]: 00000000
>>>> R[          6]: 00000000
>>>> R[          7]: 00000000
>>>> R[          8]: 00000000
>>>> R[          9]: 00000000
>>>> R[         10]: 00000000
>>>> R[         11]: 00000000
>>>> R[         12]: 00000000
>>>> R[         13]: 00000000
>>>> R[         14]: 00000000
>>>> R[         15]: 00000000
>>>> R[         16]: 00000000
>>>> R[         17]: 00000000
>>>> R[         18]: 00000000
>>>> R[         19]: 00000000
>>>> R[         20]: 00000000
>>>> R[         21]: 00000000
>>>> R[         22]: 00000000
>>>> R[         23]: 00000000
>>>> R[         24]: 00000000
>>>> R[         25]: 00000000
>>>> R[         26]: 00000000
>>>> R[         27]: 00000000
>>>> R[         28]: 00000000
>>>> R[         29]: 00000000
>>>> R[         30]: 00000000
>>>> R[         31]: 00000000
[SIM DATA MEM BEGIN]
[SDM] addr_in=00000000, _addr_in=7fffe000, write_addr=0000, read_addr=0000, data_out=ffffffef
[SDM] wr_en=0, fn3=0, write_data=00000000, read_data=deadbeef
[SDM] Spesifix data location 0x0024 00, 00, 00, 00
[SIM DATA MEM END]
[SIM DATA MEM BEGIN]
[SDM] addr_in=800000cc, _addr_in=ffffe0cc, write_addr=00cc, read_addr=00cc, data_out=deadbeef
[SDM] wr_en=0, fn3=2, write_data=00000000, read_data=deadbeef
[SDM] Spesifix data location 0x0024 00, 00, 00, 00
[SIM DATA MEM END]
-----------------------------
Read data: f1402573
>> PC: 800000cc
>> Instruction: f1402573
>> Branch taken: 1
>> RF:
>>>> RF_rsel1: 00
>>>> RF_rdata1: 00000000
>>>> RF_rsel2: 00
>>>> RF_rdata2: 00000000
>>>> RF_wdata_sel:0
>>>> RF_wsel: 0a
>> ALU:
>>>> ALU_OP1_SEL: 1
>>>> ALU_A: 800000cc
>>>> ALU_OP2_SEL: 1
>>>> ALU_B: 00000000
>>>> ALU_OUT: 800000cc
>> Imm: 00000000
>> DM:
>>>> DM_wen: 0
>>>> DM_OUT: deadbeef
>> Registers:
>>>> R[          0]: 00000000
>>>> R[          1]: 00000000
>>>> R[          2]: 00000000
>>>> R[          3]: 00000000
>>>> R[          4]: 00000000
>>>> R[          5]: 00000000
>>>> R[          6]: 00000000
>>>> R[          7]: 00000000
>>>> R[          8]: 00000000
>>>> R[          9]: 00000000
>>>> R[         10]: 00000000
>>>> R[         11]: 00000000
>>>> R[         12]: 00000000
>>>> R[         13]: 00000000
>>>> R[         14]: 00000000
>>>> R[         15]: 00000000
>>>> R[         16]: 00000000
>>>> R[         17]: 00000000
>>>> R[         18]: 00000000
>>>> R[         19]: 00000000
>>>> R[         20]: 00000000
>>>> R[         21]: 00000000
>>>> R[         22]: 00000000
>>>> R[         23]: 00000000
>>>> R[         24]: 00000000
>>>> R[         25]: 00000000
>>>> R[         26]: 00000000
>>>> R[         27]: 00000000
>>>> R[         28]: 00000000
>>>> R[         29]: 00000000
>>>> R[         30]: 00000000
>>>> R[         31]: 00000000
[SIM DATA MEM BEGIN]
[SDM] addr_in=800000d0, _addr_in=ffffe0d0, write_addr=00d0, read_addr=00d0, data_out=deadbeef
[SDM] wr_en=0, fn3=2, write_data=00000000, read_data=deadbeef
[SDM] Spesifix data location 0x0024 00, 00, 00, 00
[SIM DATA MEM END]
[SIM DATA MEM BEGIN]
[SDM] addr_in=800000d0, _addr_in=ffffe0d0, write_addr=00d0, read_addr=00d0, data_out=00000000
[SDM] wr_en=0, fn3=1, write_data=00000000, read_data=00000000
[SDM] Spesifix data location 0x0024 00, 00, 00, 00
[SIM DATA MEM END]
-----------------------------
Read data: 00051063
>> PC: 800000d0
>> Instruction: 00051063
>> Branch taken: 0
>> RF:
>>>> RF_rsel1: 0a
>>>> RF_rdata1: 00000000
>>>> RF_rsel2: 00
>>>> RF_rdata2: 00000000
>>>> RF_wdata_sel:1
>>>> RF_wsel: 00
>> ALU:
>>>> ALU_OP1_SEL: 1
>>>> ALU_A: 800000d0
>>>> ALU_OP2_SEL: 1
>>>> ALU_B: 00000000
>>>> ALU_OUT: 800000d0
>> Imm: 00000000
>> DM:
>>>> DM_wen: 0
>>>> DM_OUT: 00000000
>> Registers:
>>>> R[          0]: 00000000
>>>> R[          1]: 00000000
>>>> R[          2]: 00000000
>>>> R[          3]: 00000000
>>>> R[          4]: 00000000
>>>> R[          5]: 00000000
>>>> R[          6]: 00000000
>>>> R[          7]: 00000000
>>>> R[          8]: 00000000
>>>> R[          9]: 00000000
>>>> R[         10]: 00000000
>>>> R[         11]: 00000000
>>>> R[         12]: 00000000
>>>> R[         13]: 00000000
>>>> R[         14]: 00000000
>>>> R[         15]: 00000000
>>>> R[         16]: 00000000
>>>> R[         17]: 00000000
>>>> R[         18]: 00000000
>>>> R[         19]: 00000000
>>>> R[         20]: 00000000
>>>> R[         21]: 00000000
>>>> R[         22]: 00000000
>>>> R[         23]: 00000000
>>>> R[         24]: 00000000
>>>> R[         25]: 00000000
>>>> R[         26]: 00000000
>>>> R[         27]: 00000000
>>>> R[         28]: 00000000
>>>> R[         29]: 00000000
>>>> R[         30]: 00000000
>>>> R[         31]: 00000000
[SIM DATA MEM BEGIN]
[SDM] addr_in=800000d4, _addr_in=ffffe0d4, write_addr=00d4, read_addr=00d4, data_out=00000000
[SDM] wr_en=0, fn3=1, write_data=00000000, read_data=00000000
[SDM] Spesifix data location 0x0024 00, 00, 00, 00
[SIM DATA MEM END]
[SIM DATA MEM BEGIN]
[SDM] addr_in=800000d4, _addr_in=ffffe0d4, write_addr=00d4, read_addr=00d4, data_out=00000000
[SDM] wr_en=0, fn3=0, write_data=00000000, read_data=00000000
[SDM] Spesifix data location 0x0024 00, 00, 00, 00
[SIM DATA MEM END]
-----------------------------
Read data: 00000297
>> PC: 800000d4
>> Instruction: 00000297
>> Branch taken: 1
>> RF:
>>>> RF_rsel1: 00
>>>> RF_rdata1: 00000000
>>>> RF_rsel2: 00
>>>> RF_rdata2: 00000000
>>>> RF_wdata_sel:1
>>>> RF_wsel: 05
>>>>>> RF_wen: 1
>>>>>> RF_wdata: 800000d4
>> ALU:
>>>> ALU_OP1_SEL: 1
>>>> ALU_A: 800000d4
>>>> ALU_OP2_SEL: 1
>>>> ALU_B: 00000000
>>>> ALU_OUT: 800000d4
>> Imm: 00000000
>> DM:
>>>> DM_wen: 0
>>>> DM_OUT: 00000000
>> Registers:
>>>> R[          0]: 00000000
>>>> R[          1]: 00000000
>>>> R[          2]: 00000000
>>>> R[          3]: 00000000
>>>> R[          4]: 00000000
>>>> R[          5]: 00000000
>>>> R[          6]: 00000000
>>>> R[          7]: 00000000
>>>> R[          8]: 00000000
>>>> R[          9]: 00000000
>>>> R[         10]: 00000000
>>>> R[         11]: 00000000
>>>> R[         12]: 00000000
>>>> R[         13]: 00000000
>>>> R[         14]: 00000000
>>>> R[         15]: 00000000
>>>> R[         16]: 00000000
>>>> R[         17]: 00000000
>>>> R[         18]: 00000000
>>>> R[         19]: 00000000
>>>> R[         20]: 00000000
>>>> R[         21]: 00000000
>>>> R[         22]: 00000000
>>>> R[         23]: 00000000
>>>> R[         24]: 00000000
>>>> R[         25]: 00000000
>>>> R[         26]: 00000000
>>>> R[         27]: 00000000
>>>> R[         28]: 00000000
>>>> R[         29]: 00000000
>>>> R[         30]: 00000000
>>>> R[         31]: 00000000
[SIM DATA MEM BEGIN]
[SDM] addr_in=800000d8, _addr_in=ffffe0d8, write_addr=00d8, read_addr=00d8, data_out=00000000
[SDM] wr_en=0, fn3=0, write_data=00000000, read_data=00000000
[SDM] Spesifix data location 0x0024 00, 00, 00, 00
[SIM DATA MEM END]
[SIM DATA MEM BEGIN]
[SDM] addr_in=800000e4, _addr_in=ffffe0e4, write_addr=00e4, read_addr=00e4, data_out=00000000
[SDM] wr_en=0, fn3=0, write_data=00000000, read_data=00000000
[SDM] Spesifix data location 0x0024 00, 00, 00, 00
[SIM DATA MEM END]
-----------------------------
Read data: 01028293
>> PC: 800000d8
>> Instruction: 01028293
>> Branch taken: 0
>> RF:
>>>> RF_rsel1: 05
>>>> RF_rdata1: 800000d4
>>>> RF_rsel2: 00
>>>> RF_rdata2: 00000000
>>>> RF_wdata_sel:1
>>>> RF_wsel: 05
>>>>>> RF_wen: 1
>>>>>> RF_wdata: 800000e4
>> ALU:
>>>> ALU_OP1_SEL: 0
>>>> ALU_A: 800000d4
>>>> ALU_OP2_SEL: 1
>>>> ALU_B: 00000010
>>>> ALU_OUT: 800000e4
>> Imm: 00000010
>> DM:
>>>> DM_wen: 0
>>>> DM_OUT: 00000000
>> Registers:
>>>> R[          0]: 00000000
>>>> R[          1]: 00000000
>>>> R[          2]: 00000000
>>>> R[          3]: 00000000
>>>> R[          4]: 00000000
>>>> R[          5]: 800000d4
>>>> R[          6]: 00000000
>>>> R[          7]: 00000000
>>>> R[          8]: 00000000
>>>> R[          9]: 00000000
>>>> R[         10]: 00000000
>>>> R[         11]: 00000000
>>>> R[         12]: 00000000
>>>> R[         13]: 00000000
>>>> R[         14]: 00000000
>>>> R[         15]: 00000000
>>>> R[         16]: 00000000
>>>> R[         17]: 00000000
>>>> R[         18]: 00000000
>>>> R[         19]: 00000000
>>>> R[         20]: 00000000
>>>> R[         21]: 00000000
>>>> R[         22]: 00000000
>>>> R[         23]: 00000000
>>>> R[         24]: 00000000
>>>> R[         25]: 00000000
>>>> R[         26]: 00000000
>>>> R[         27]: 00000000
>>>> R[         28]: 00000000
>>>> R[         29]: 00000000
>>>> R[         30]: 00000000
>>>> R[         31]: 00000000
[SIM DATA MEM BEGIN]
[SDM] addr_in=800000f4, _addr_in=ffffe0f4, write_addr=00f4, read_addr=00f4, data_out=00000000
[SDM] wr_en=0, fn3=0, write_data=00000000, read_data=00000000
[SDM] Spesifix data location 0x0024 00, 00, 00, 00
[SIM DATA MEM END]
[SIM DATA MEM BEGIN]
[SDM] addr_in=800000dc, _addr_in=ffffe0dc, write_addr=00dc, read_addr=00dc, data_out=00000000
[SDM] wr_en=0, fn3=1, write_data=00000000, read_data=00000000
[SDM] Spesifix data location 0x0024 00, 00, 00, 00
[SIM DATA MEM END]
-----------------------------
Read data: 30529073
>> PC: 800000dc
>> Instruction: 30529073
>> Branch taken: 1
>> RF:
>>>> RF_rsel1: 00
>>>> RF_rdata1: 00000000
>>>> RF_rsel2: 00
>>>> RF_rdata2: 00000000
>>>> RF_wdata_sel:0
>>>> RF_wsel: 00
>> ALU:
>>>> ALU_OP1_SEL: 1
>>>> ALU_A: 800000dc
>>>> ALU_OP2_SEL: 1
>>>> ALU_B: 00000000
>>>> ALU_OUT: 800000dc
>> Imm: 00000000
>> DM:
>>>> DM_wen: 0
>>>> DM_OUT: 00000000
>> Registers:
>>>> R[          0]: 00000000
>>>> R[          1]: 00000000
>>>> R[          2]: 00000000
>>>> R[          3]: 00000000
>>>> R[          4]: 00000000
>>>> R[          5]: 800000e4
>>>> R[          6]: 00000000
>>>> R[          7]: 00000000
>>>> R[          8]: 00000000
>>>> R[          9]: 00000000
>>>> R[         10]: 00000000
>>>> R[         11]: 00000000
>>>> R[         12]: 00000000
>>>> R[         13]: 00000000
>>>> R[         14]: 00000000
>>>> R[         15]: 00000000
>>>> R[         16]: 00000000
>>>> R[         17]: 00000000
>>>> R[         18]: 00000000
>>>> R[         19]: 00000000
>>>> R[         20]: 00000000
>>>> R[         21]: 00000000
>>>> R[         22]: 00000000
>>>> R[         23]: 00000000
>>>> R[         24]: 00000000
>>>> R[         25]: 00000000
>>>> R[         26]: 00000000
>>>> R[         27]: 00000000
>>>> R[         28]: 00000000
>>>> R[         29]: 00000000
>>>> R[         30]: 00000000
>>>> R[         31]: 00000000
[SIM DATA MEM BEGIN]
[SDM] addr_in=800000e0, _addr_in=ffffe0e0, write_addr=00e0, read_addr=00e0, data_out=00000000
[SDM] wr_en=0, fn3=1, write_data=00000000, read_data=00000000
[SDM] Spesifix data location 0x0024 00, 00, 00, 00
[SIM DATA MEM END]
[SIM DATA MEM BEGIN]
[SDM] addr_in=800000e0, _addr_in=ffffe0e0, write_addr=00e0, read_addr=00e0, data_out=00000000
[SDM] wr_en=0, fn3=5, write_data=00000000, read_data=00000000
[SDM] Spesifix data location 0x0024 00, 00, 00, 00
[SIM DATA MEM END]
-----------------------------
Read data: 74445073
>> PC: 800000e0
>> Instruction: 74445073
>> Branch taken: 1
>> RF:
>>>> RF_rsel1: 00
>>>> RF_rdata1: 00000000
>>>> RF_rsel2: 00
>>>> RF_rdata2: 00000000
>>>> RF_wdata_sel:0
>>>> RF_wsel: 00
>> ALU:
>>>> ALU_OP1_SEL: 1
>>>> ALU_A: 800000e0
>>>> ALU_OP2_SEL: 1
>>>> ALU_B: 00000000
>>>> ALU_OUT: 800000e0
>> Imm: 00000000
>> DM:
>>>> DM_wen: 0
>>>> DM_OUT: 00000000
>> Registers:
>>>> R[          0]: 00000000
>>>> R[          1]: 00000000
>>>> R[          2]: 00000000
>>>> R[          3]: 00000000
>>>> R[          4]: 00000000
>>>> R[          5]: 800000e4
>>>> R[          6]: 00000000
>>>> R[          7]: 00000000
>>>> R[          8]: 00000000
>>>> R[          9]: 00000000
>>>> R[         10]: 00000000
>>>> R[         11]: 00000000
>>>> R[         12]: 00000000
>>>> R[         13]: 00000000
>>>> R[         14]: 00000000
>>>> R[         15]: 00000000
>>>> R[         16]: 00000000
>>>> R[         17]: 00000000
>>>> R[         18]: 00000000
>>>> R[         19]: 00000000
>>>> R[         20]: 00000000
>>>> R[         21]: 00000000
>>>> R[         22]: 00000000
>>>> R[         23]: 00000000
>>>> R[         24]: 00000000
>>>> R[         25]: 00000000
>>>> R[         26]: 00000000
>>>> R[         27]: 00000000
>>>> R[         28]: 00000000
>>>> R[         29]: 00000000
>>>> R[         30]: 00000000
>>>> R[         31]: 00000000
[SIM DATA MEM BEGIN]
[SDM] addr_in=800000e4, _addr_in=ffffe0e4, write_addr=00e4, read_addr=00e4, data_out=00000000
[SDM] wr_en=0, fn3=5, write_data=00000000, read_data=00000000
[SDM] Spesifix data location 0x0024 00, 00, 00, 00
[SIM DATA MEM END]
[SIM DATA MEM BEGIN]
[SDM] addr_in=800000e4, _addr_in=ffffe0e4, write_addr=00e4, read_addr=00e4, data_out=00000000
[SDM] wr_en=0, fn3=0, write_data=00000000, read_data=00000000
[SDM] Spesifix data location 0x0024 00, 00, 00, 00
[SIM DATA MEM END]
-----------------------------
Read data: 00000297
>> PC: 800000e4
>> Instruction: 00000297
>> Branch taken: 1
>> RF:
>>>> RF_rsel1: 00
>>>> RF_rdata1: 00000000
>>>> RF_rsel2: 00
>>>> RF_rdata2: 00000000
>>>> RF_wdata_sel:1
>>>> RF_wsel: 05
>>>>>> RF_wen: 1
>>>>>> RF_wdata: 800000e4
>> ALU:
>>>> ALU_OP1_SEL: 1
>>>> ALU_A: 800000e4
>>>> ALU_OP2_SEL: 1
>>>> ALU_B: 00000000
>>>> ALU_OUT: 800000e4
>> Imm: 00000000
>> DM:
>>>> DM_wen: 0
>>>> DM_OUT: 00000000
>> Registers:
>>>> R[          0]: 00000000
>>>> R[          1]: 00000000
>>>> R[          2]: 00000000
>>>> R[          3]: 00000000
>>>> R[          4]: 00000000
>>>> R[          5]: 800000e4
>>>> R[          6]: 00000000
>>>> R[          7]: 00000000
>>>> R[          8]: 00000000
>>>> R[          9]: 00000000
>>>> R[         10]: 00000000
>>>> R[         11]: 00000000
>>>> R[         12]: 00000000
>>>> R[         13]: 00000000
>>>> R[         14]: 00000000
>>>> R[         15]: 00000000
>>>> R[         16]: 00000000
>>>> R[         17]: 00000000
>>>> R[         18]: 00000000
>>>> R[         19]: 00000000
>>>> R[         20]: 00000000
>>>> R[         21]: 00000000
>>>> R[         22]: 00000000
>>>> R[         23]: 00000000
>>>> R[         24]: 00000000
>>>> R[         25]: 00000000
>>>> R[         26]: 00000000
>>>> R[         27]: 00000000
>>>> R[         28]: 00000000
>>>> R[         29]: 00000000
>>>> R[         30]: 00000000
>>>> R[         31]: 00000000
[SIM DATA MEM BEGIN]
[SDM] addr_in=800000e8, _addr_in=ffffe0e8, write_addr=00e8, read_addr=00e8, data_out=00000000
[SDM] wr_en=0, fn3=0, write_data=00000000, read_data=00000000
[SDM] Spesifix data location 0x0024 00, 00, 00, 00
[SIM DATA MEM END]
[SIM DATA MEM BEGIN]
[SDM] addr_in=800000f4, _addr_in=ffffe0f4, write_addr=00f4, read_addr=00f4, data_out=00000000
[SDM] wr_en=0, fn3=0, write_data=00000000, read_data=00000000
[SDM] Spesifix data location 0x0024 00, 00, 00, 00
[SIM DATA MEM END]
-----------------------------
Read data: 01028293
>> PC: 800000e8
>> Instruction: 01028293
>> Branch taken: 0
>> RF:
>>>> RF_rsel1: 05
>>>> RF_rdata1: 800000e4
>>>> RF_rsel2: 00
>>>> RF_rdata2: 00000000
>>>> RF_wdata_sel:1
>>>> RF_wsel: 05
>>>>>> RF_wen: 1
>>>>>> RF_wdata: 800000f4
>> ALU:
>>>> ALU_OP1_SEL: 0
>>>> ALU_A: 800000e4
>>>> ALU_OP2_SEL: 1
>>>> ALU_B: 00000010
>>>> ALU_OUT: 800000f4
>> Imm: 00000010
>> DM:
>>>> DM_wen: 0
>>>> DM_OUT: 00000000
>> Registers:
>>>> R[          0]: 00000000
>>>> R[          1]: 00000000
>>>> R[          2]: 00000000
>>>> R[          3]: 00000000
>>>> R[          4]: 00000000
>>>> R[          5]: 800000e4
>>>> R[          6]: 00000000
>>>> R[          7]: 00000000
>>>> R[          8]: 00000000
>>>> R[          9]: 00000000
>>>> R[         10]: 00000000
>>>> R[         11]: 00000000
>>>> R[         12]: 00000000
>>>> R[         13]: 00000000
>>>> R[         14]: 00000000
>>>> R[         15]: 00000000
>>>> R[         16]: 00000000
>>>> R[         17]: 00000000
>>>> R[         18]: 00000000
>>>> R[         19]: 00000000
>>>> R[         20]: 00000000
>>>> R[         21]: 00000000
>>>> R[         22]: 00000000
>>>> R[         23]: 00000000
>>>> R[         24]: 00000000
>>>> R[         25]: 00000000
>>>> R[         26]: 00000000
>>>> R[         27]: 00000000
>>>> R[         28]: 00000000
>>>> R[         29]: 00000000
>>>> R[         30]: 00000000
>>>> R[         31]: 00000000
[SIM DATA MEM BEGIN]
[SDM] addr_in=80000104, _addr_in=ffffe104, write_addr=0104, read_addr=0104, data_out=00000000
[SDM] wr_en=0, fn3=0, write_data=00000000, read_data=00000000
[SDM] Spesifix data location 0x0024 00, 00, 00, 00
[SIM DATA MEM END]
[SIM DATA MEM BEGIN]
[SDM] addr_in=800000ec, _addr_in=ffffe0ec, write_addr=00ec, read_addr=00ec, data_out=00000000
[SDM] wr_en=0, fn3=1, write_data=00000000, read_data=00000000
[SDM] Spesifix data location 0x0024 00, 00, 00, 00
[SIM DATA MEM END]
-----------------------------
Read data: 30529073
>> PC: 800000ec
>> Instruction: 30529073
>> Branch taken: 1
>> RF:
>>>> RF_rsel1: 00
>>>> RF_rdata1: 00000000
>>>> RF_rsel2: 00
>>>> RF_rdata2: 00000000
>>>> RF_wdata_sel:0
>>>> RF_wsel: 00
>> ALU:
>>>> ALU_OP1_SEL: 1
>>>> ALU_A: 800000ec
>>>> ALU_OP2_SEL: 1
>>>> ALU_B: 00000000
>>>> ALU_OUT: 800000ec
>> Imm: 00000000
>> DM:
>>>> DM_wen: 0
>>>> DM_OUT: 00000000
>> Registers:
>>>> R[          0]: 00000000
>>>> R[          1]: 00000000
>>>> R[          2]: 00000000
>>>> R[          3]: 00000000
>>>> R[          4]: 00000000
>>>> R[          5]: 800000f4
>>>> R[          6]: 00000000
>>>> R[          7]: 00000000
>>>> R[          8]: 00000000
>>>> R[          9]: 00000000
>>>> R[         10]: 00000000
>>>> R[         11]: 00000000
>>>> R[         12]: 00000000
>>>> R[         13]: 00000000
>>>> R[         14]: 00000000
>>>> R[         15]: 00000000
>>>> R[         16]: 00000000
>>>> R[         17]: 00000000
>>>> R[         18]: 00000000
>>>> R[         19]: 00000000
>>>> R[         20]: 00000000
>>>> R[         21]: 00000000
>>>> R[         22]: 00000000
>>>> R[         23]: 00000000
>>>> R[         24]: 00000000
>>>> R[         25]: 00000000
>>>> R[         26]: 00000000
>>>> R[         27]: 00000000
>>>> R[         28]: 00000000
>>>> R[         29]: 00000000
>>>> R[         30]: 00000000
>>>> R[         31]: 00000000
[SIM DATA MEM BEGIN]
[SDM] addr_in=800000f0, _addr_in=ffffe0f0, write_addr=00f0, read_addr=00f0, data_out=00000000
[SDM] wr_en=0, fn3=1, write_data=00000000, read_data=00000000
[SDM] Spesifix data location 0x0024 00, 00, 00, 00
[SIM DATA MEM END]
[SIM DATA MEM BEGIN]
[SDM] addr_in=800000f0, _addr_in=ffffe0f0, write_addr=00f0, read_addr=00f0, data_out=00000000
[SDM] wr_en=0, fn3=5, write_data=00000000, read_data=00000000
[SDM] Spesifix data location 0x0024 00, 00, 00, 00
[SIM DATA MEM END]
-----------------------------
Read data: 18005073
>> PC: 800000f0
>> Instruction: 18005073
>> Branch taken: 1
>> RF:
>>>> RF_rsel1: 00
>>>> RF_rdata1: 00000000
>>>> RF_rsel2: 00
>>>> RF_rdata2: 00000000
>>>> RF_wdata_sel:0
>>>> RF_wsel: 00
>> ALU:
>>>> ALU_OP1_SEL: 1
>>>> ALU_A: 800000f0
>>>> ALU_OP2_SEL: 1
>>>> ALU_B: 00000000
>>>> ALU_OUT: 800000f0
>> Imm: 00000000
>> DM:
>>>> DM_wen: 0
>>>> DM_OUT: 00000000
>> Registers:
>>>> R[          0]: 00000000
>>>> R[          1]: 00000000
>>>> R[          2]: 00000000
>>>> R[          3]: 00000000
>>>> R[          4]: 00000000
>>>> R[          5]: 800000f4
>>>> R[          6]: 00000000
>>>> R[          7]: 00000000
>>>> R[          8]: 00000000
>>>> R[          9]: 00000000
>>>> R[         10]: 00000000
>>>> R[         11]: 00000000
>>>> R[         12]: 00000000
>>>> R[         13]: 00000000
>>>> R[         14]: 00000000
>>>> R[         15]: 00000000
>>>> R[         16]: 00000000
>>>> R[         17]: 00000000
>>>> R[         18]: 00000000
>>>> R[         19]: 00000000
>>>> R[         20]: 00000000
>>>> R[         21]: 00000000
>>>> R[         22]: 00000000
>>>> R[         23]: 00000000
>>>> R[         24]: 00000000
>>>> R[         25]: 00000000
>>>> R[         26]: 00000000
>>>> R[         27]: 00000000
>>>> R[         28]: 00000000
>>>> R[         29]: 00000000
>>>> R[         30]: 00000000
>>>> R[         31]: 00000000
[SIM DATA MEM BEGIN]
[SDM] addr_in=800000f4, _addr_in=ffffe0f4, write_addr=00f4, read_addr=00f4, data_out=00000000
[SDM] wr_en=0, fn3=5, write_data=00000000, read_data=00000000
[SDM] Spesifix data location 0x0024 00, 00, 00, 00
[SIM DATA MEM END]
[SIM DATA MEM BEGIN]
[SDM] addr_in=800000f4, _addr_in=ffffe0f4, write_addr=00f4, read_addr=00f4, data_out=00000000
[SDM] wr_en=0, fn3=0, write_data=00000000, read_data=00000000
[SDM] Spesifix data location 0x0024 00, 00, 00, 00
[SIM DATA MEM END]
-----------------------------
Read data: 00000297
>> PC: 800000f4
>> Instruction: 00000297
>> Branch taken: 1
>> RF:
>>>> RF_rsel1: 00
>>>> RF_rdata1: 00000000
>>>> RF_rsel2: 00
>>>> RF_rdata2: 00000000
>>>> RF_wdata_sel:1
>>>> RF_wsel: 05
>>>>>> RF_wen: 1
>>>>>> RF_wdata: 800000f4
>> ALU:
>>>> ALU_OP1_SEL: 1
>>>> ALU_A: 800000f4
>>>> ALU_OP2_SEL: 1
>>>> ALU_B: 00000000
>>>> ALU_OUT: 800000f4
>> Imm: 00000000
>> DM:
>>>> DM_wen: 0
>>>> DM_OUT: 00000000
>> Registers:
>>>> R[          0]: 00000000
>>>> R[          1]: 00000000
>>>> R[          2]: 00000000
>>>> R[          3]: 00000000
>>>> R[          4]: 00000000
>>>> R[          5]: 800000f4
>>>> R[          6]: 00000000
>>>> R[          7]: 00000000
>>>> R[          8]: 00000000
>>>> R[          9]: 00000000
>>>> R[         10]: 00000000
>>>> R[         11]: 00000000
>>>> R[         12]: 00000000
>>>> R[         13]: 00000000
>>>> R[         14]: 00000000
>>>> R[         15]: 00000000
>>>> R[         16]: 00000000
>>>> R[         17]: 00000000
>>>> R[         18]: 00000000
>>>> R[         19]: 00000000
>>>> R[         20]: 00000000
>>>> R[         21]: 00000000
>>>> R[         22]: 00000000
>>>> R[         23]: 00000000
>>>> R[         24]: 00000000
>>>> R[         25]: 00000000
>>>> R[         26]: 00000000
>>>> R[         27]: 00000000
>>>> R[         28]: 00000000
>>>> R[         29]: 00000000
>>>> R[         30]: 00000000
>>>> R[         31]: 00000000
[SIM DATA MEM BEGIN]
[SDM] addr_in=800000f8, _addr_in=ffffe0f8, write_addr=00f8, read_addr=00f8, data_out=00000000
[SDM] wr_en=0, fn3=0, write_data=00000000, read_data=00000000
[SDM] Spesifix data location 0x0024 00, 00, 00, 00
[SIM DATA MEM END]
[SIM DATA MEM BEGIN]
[SDM] addr_in=80000114, _addr_in=ffffe114, write_addr=0114, read_addr=0114, data_out=00000000
[SDM] wr_en=0, fn3=0, write_data=00000000, read_data=00000000
[SDM] Spesifix data location 0x0024 00, 00, 00, 00
[SIM DATA MEM END]
-----------------------------
Read data: 02028293
>> PC: 800000f8
>> Instruction: 02028293
>> Branch taken: 0
>> RF:
>>>> RF_rsel1: 05
>>>> RF_rdata1: 800000f4
>>>> RF_rsel2: 00
>>>> RF_rdata2: 00000000
>>>> RF_wdata_sel:1
>>>> RF_wsel: 05
>>>>>> RF_wen: 1
>>>>>> RF_wdata: 80000114
>> ALU:
>>>> ALU_OP1_SEL: 0
>>>> ALU_A: 800000f4
>>>> ALU_OP2_SEL: 1
>>>> ALU_B: 00000020
>>>> ALU_OUT: 80000114
>> Imm: 00000020
>> DM:
>>>> DM_wen: 0
>>>> DM_OUT: 00000000
>> Registers:
>>>> R[          0]: 00000000
>>>> R[          1]: 00000000
>>>> R[          2]: 00000000
>>>> R[          3]: 00000000
>>>> R[          4]: 00000000
>>>> R[          5]: 800000f4
>>>> R[          6]: 00000000
>>>> R[          7]: 00000000
>>>> R[          8]: 00000000
>>>> R[          9]: 00000000
>>>> R[         10]: 00000000
>>>> R[         11]: 00000000
>>>> R[         12]: 00000000
>>>> R[         13]: 00000000
>>>> R[         14]: 00000000
>>>> R[         15]: 00000000
>>>> R[         16]: 00000000
>>>> R[         17]: 00000000
>>>> R[         18]: 00000000
>>>> R[         19]: 00000000
>>>> R[         20]: 00000000
>>>> R[         21]: 00000000
>>>> R[         22]: 00000000
>>>> R[         23]: 00000000
>>>> R[         24]: 00000000
>>>> R[         25]: 00000000
>>>> R[         26]: 00000000
>>>> R[         27]: 00000000
>>>> R[         28]: 00000000
>>>> R[         29]: 00000000
>>>> R[         30]: 00000000
>>>> R[         31]: 00000000
[SIM DATA MEM BEGIN]
[SDM] addr_in=80000134, _addr_in=ffffe134, write_addr=0134, read_addr=0134, data_out=00000000
[SDM] wr_en=0, fn3=0, write_data=00000000, read_data=00000000
[SDM] Spesifix data location 0x0024 00, 00, 00, 00
[SIM DATA MEM END]
[SIM DATA MEM BEGIN]
[SDM] addr_in=800000fc, _addr_in=ffffe0fc, write_addr=00fc, read_addr=00fc, data_out=00000000
[SDM] wr_en=0, fn3=1, write_data=00000000, read_data=00000000
[SDM] Spesifix data location 0x0024 00, 00, 00, 00
[SIM DATA MEM END]
-----------------------------
Read data: 30529073
>> PC: 800000fc
>> Instruction: 30529073
>> Branch taken: 1
>> RF:
>>>> RF_rsel1: 00
>>>> RF_rdata1: 00000000
>>>> RF_rsel2: 00
>>>> RF_rdata2: 00000000
>>>> RF_wdata_sel:0
>>>> RF_wsel: 00
>> ALU:
>>>> ALU_OP1_SEL: 1
>>>> ALU_A: 800000fc
>>>> ALU_OP2_SEL: 1
>>>> ALU_B: 00000000
>>>> ALU_OUT: 800000fc
>> Imm: 00000000
>> DM:
>>>> DM_wen: 0
>>>> DM_OUT: 00000000
>> Registers:
>>>> R[          0]: 00000000
>>>> R[          1]: 00000000
>>>> R[          2]: 00000000
>>>> R[          3]: 00000000
>>>> R[          4]: 00000000
>>>> R[          5]: 80000114
>>>> R[          6]: 00000000
>>>> R[          7]: 00000000
>>>> R[          8]: 00000000
>>>> R[          9]: 00000000
>>>> R[         10]: 00000000
>>>> R[         11]: 00000000
>>>> R[         12]: 00000000
>>>> R[         13]: 00000000
>>>> R[         14]: 00000000
>>>> R[         15]: 00000000
>>>> R[         16]: 00000000
>>>> R[         17]: 00000000
>>>> R[         18]: 00000000
>>>> R[         19]: 00000000
>>>> R[         20]: 00000000
>>>> R[         21]: 00000000
>>>> R[         22]: 00000000
>>>> R[         23]: 00000000
>>>> R[         24]: 00000000
>>>> R[         25]: 00000000
>>>> R[         26]: 00000000
>>>> R[         27]: 00000000
>>>> R[         28]: 00000000
>>>> R[         29]: 00000000
>>>> R[         30]: 00000000
>>>> R[         31]: 00000000
[SIM DATA MEM BEGIN]
[SDM] addr_in=80000100, _addr_in=ffffe100, write_addr=0100, read_addr=0100, data_out=00000000
[SDM] wr_en=0, fn3=1, write_data=00000000, read_data=00000000
[SDM] Spesifix data location 0x0024 00, 00, 00, 00
[SIM DATA MEM END]
[SIM DATA MEM BEGIN]
[SDM] addr_in=80000000, _addr_in=ffffe000, write_addr=0000, read_addr=0000, data_out=00000000
[SDM] wr_en=0, fn3=0, write_data=00000000, read_data=00000000
[SDM] Spesifix data location 0x0024 00, 00, 00, 00
[SIM DATA MEM END]
-----------------------------
Read data: 800002b7
>> PC: 80000100
>> Instruction: 800002b7
>> Branch taken: 1
>> RF:
>>>> RF_rsel1: 00
>>>> RF_rdata1: 00000000
>>>> RF_rsel2: 00
>>>> RF_rdata2: 00000000
>>>> RF_wdata_sel:1
>>>> RF_wsel: 05
>>>>>> RF_wen: 1
>>>>>> RF_wdata: 80000000
>> ALU:
>>>> ALU_OP1_SEL: 0
>>>> ALU_A: 00000000
>>>> ALU_OP2_SEL: 1
>>>> ALU_B: 80000000
>>>> ALU_OUT: 80000000
>> Imm: 80000000
>> DM:
>>>> DM_wen: 0
>>>> DM_OUT: 00000000
>> Registers:
>>>> R[          0]: 00000000
>>>> R[          1]: 00000000
>>>> R[          2]: 00000000
>>>> R[          3]: 00000000
>>>> R[          4]: 00000000
>>>> R[          5]: 80000114
>>>> R[          6]: 00000000
>>>> R[          7]: 00000000
>>>> R[          8]: 00000000
>>>> R[          9]: 00000000
>>>> R[         10]: 00000000
>>>> R[         11]: 00000000
>>>> R[         12]: 00000000
>>>> R[         13]: 00000000
>>>> R[         14]: 00000000
>>>> R[         15]: 00000000
>>>> R[         16]: 00000000
>>>> R[         17]: 00000000
>>>> R[         18]: 00000000
>>>> R[         19]: 00000000
>>>> R[         20]: 00000000
>>>> R[         21]: 00000000
>>>> R[         22]: 00000000
>>>> R[         23]: 00000000
>>>> R[         24]: 00000000
>>>> R[         25]: 00000000
>>>> R[         26]: 00000000
>>>> R[         27]: 00000000
>>>> R[         28]: 00000000
>>>> R[         29]: 00000000
>>>> R[         30]: 00000000
>>>> R[         31]: 00000000
[SIM DATA MEM BEGIN]
[SDM] addr_in=80000000, _addr_in=ffffe000, write_addr=0000, read_addr=0000, data_out=00000000
[SDM] wr_en=0, fn3=0, write_data=00000000, read_data=00000000
[SDM] Spesifix data location 0x0024 00, 00, 00, 00
[SIM DATA MEM END]
[SIM DATA MEM BEGIN]
[SDM] addr_in=7fffffff, _addr_in=ffffdfff, write_addr=0fff, read_addr=0fff, data_out=ffffffef
[SDM] wr_en=0, fn3=0, write_data=00000000, read_data=deadbeef
[SDM] Spesifix data location 0x0024 00, 00, 00, 00
[SIM DATA MEM END]
-----------------------------
Read data: fff28293
>> PC: 80000104
>> Instruction: fff28293
>> Branch taken: 0
>> RF:
>>>> RF_rsel1: 05
>>>> RF_rdata1: 80000000
>>>> RF_rsel2: 00
>>>> RF_rdata2: 00000000
>>>> RF_wdata_sel:1
>>>> RF_wsel: 05
>>>>>> RF_wen: 1
>>>>>> RF_wdata: 7fffffff
>> ALU:
>>>> ALU_OP1_SEL: 0
>>>> ALU_A: 80000000
>>>> ALU_OP2_SEL: 1
>>>> ALU_B: ffffffff
>>>> ALU_OUT: 7fffffff
>> Imm: ffffffff
>> DM:
>>>> DM_wen: 0
>>>> DM_OUT: ffffffef
>> Registers:
>>>> R[          0]: 00000000
>>>> R[          1]: 00000000
>>>> R[          2]: 00000000
>>>> R[          3]: 00000000
>>>> R[          4]: 00000000
>>>> R[          5]: 80000000
>>>> R[          6]: 00000000
>>>> R[          7]: 00000000
>>>> R[          8]: 00000000
>>>> R[          9]: 00000000
>>>> R[         10]: 00000000
>>>> R[         11]: 00000000
>>>> R[         12]: 00000000
>>>> R[         13]: 00000000
>>>> R[         14]: 00000000
>>>> R[         15]: 00000000
>>>> R[         16]: 00000000
>>>> R[         17]: 00000000
>>>> R[         18]: 00000000
>>>> R[         19]: 00000000
>>>> R[         20]: 00000000
>>>> R[         21]: 00000000
>>>> R[         22]: 00000000
>>>> R[         23]: 00000000
>>>> R[         24]: 00000000
>>>> R[         25]: 00000000
>>>> R[         26]: 00000000
>>>> R[         27]: 00000000
>>>> R[         28]: 00000000
>>>> R[         29]: 00000000
>>>> R[         30]: 00000000
>>>> R[         31]: 00000000
[SIM DATA MEM BEGIN]
[SDM] addr_in=7ffffffe, _addr_in=ffffdffe, write_addr=0ffe, read_addr=0ffe, data_out=ffffffef
[SDM] wr_en=0, fn3=0, write_data=00000000, read_data=deadbeef
[SDM] Spesifix data location 0x0024 00, 00, 00, 00
[SIM DATA MEM END]
[SIM DATA MEM BEGIN]
[SDM] addr_in=80000108, _addr_in=ffffe108, write_addr=0108, read_addr=0108, data_out=00000000
[SDM] wr_en=0, fn3=1, write_data=00000000, read_data=00000000
[SDM] Spesifix data location 0x0024 00, 00, 00, 00
[SIM DATA MEM END]
-----------------------------
Read data: 3b029073
>> PC: 80000108
>> Instruction: 3b029073
>> Branch taken: 1
>> RF:
>>>> RF_rsel1: 00
>>>> RF_rdata1: 00000000
>>>> RF_rsel2: 00
>>>> RF_rdata2: 00000000
>>>> RF_wdata_sel:0
>>>> RF_wsel: 00
>> ALU:
>>>> ALU_OP1_SEL: 1
>>>> ALU_A: 80000108
>>>> ALU_OP2_SEL: 1
>>>> ALU_B: 00000000
>>>> ALU_OUT: 80000108
>> Imm: 00000000
>> DM:
>>>> DM_wen: 0
>>>> DM_OUT: 00000000
>> Registers:
>>>> R[          0]: 00000000
>>>> R[          1]: 00000000
>>>> R[          2]: 00000000
>>>> R[          3]: 00000000
>>>> R[          4]: 00000000
>>>> R[          5]: 7fffffff
>>>> R[          6]: 00000000
>>>> R[          7]: 00000000
>>>> R[          8]: 00000000
>>>> R[          9]: 00000000
>>>> R[         10]: 00000000
>>>> R[         11]: 00000000
>>>> R[         12]: 00000000
>>>> R[         13]: 00000000
>>>> R[         14]: 00000000
>>>> R[         15]: 00000000
>>>> R[         16]: 00000000
>>>> R[         17]: 00000000
>>>> R[         18]: 00000000
>>>> R[         19]: 00000000
>>>> R[         20]: 00000000
>>>> R[         21]: 00000000
>>>> R[         22]: 00000000
>>>> R[         23]: 00000000
>>>> R[         24]: 00000000
>>>> R[         25]: 00000000
>>>> R[         26]: 00000000
>>>> R[         27]: 00000000
>>>> R[         28]: 00000000
>>>> R[         29]: 00000000
>>>> R[         30]: 00000000
>>>> R[         31]: 00000000
[SIM DATA MEM BEGIN]
[SDM] addr_in=8000010c, _addr_in=ffffe10c, write_addr=010c, read_addr=010c, data_out=00000000
[SDM] wr_en=0, fn3=1, write_data=00000000, read_data=00000000
[SDM] Spesifix data location 0x0024 00, 00, 00, 00
[SIM DATA MEM END]
[SIM DATA MEM BEGIN]
[SDM] addr_in=0000001f, _addr_in=7fffe01f, write_addr=001f, read_addr=001f, data_out=00000000
[SDM] wr_en=0, fn3=0, write_data=00000000, read_data=00000000
[SDM] Spesifix data location 0x0024 00, 00, 00, 00
[SIM DATA MEM END]
-----------------------------
Read data: 01f00293
>> PC: 8000010c
>> Instruction: 01f00293
>> Branch taken: 1
>> RF:
>>>> RF_rsel1: 00
>>>> RF_rdata1: 00000000
>>>> RF_rsel2: 00
>>>> RF_rdata2: 00000000
>>>> RF_wdata_sel:1
>>>> RF_wsel: 05
>>>>>> RF_wen: 1
>>>>>> RF_wdata: 0000001f
>> ALU:
>>>> ALU_OP1_SEL: 0
>>>> ALU_A: 00000000
>>>> ALU_OP2_SEL: 1
>>>> ALU_B: 0000001f
>>>> ALU_OUT: 0000001f
>> Imm: 0000001f
>> DM:
>>>> DM_wen: 0
>>>> DM_OUT: 00000000
>> Registers:
>>>> R[          0]: 00000000
>>>> R[          1]: 00000000
>>>> R[          2]: 00000000
>>>> R[          3]: 00000000
>>>> R[          4]: 00000000
>>>> R[          5]: 7fffffff
>>>> R[          6]: 00000000
>>>> R[          7]: 00000000
>>>> R[          8]: 00000000
>>>> R[          9]: 00000000
>>>> R[         10]: 00000000
>>>> R[         11]: 00000000
>>>> R[         12]: 00000000
>>>> R[         13]: 00000000
>>>> R[         14]: 00000000
>>>> R[         15]: 00000000
>>>> R[         16]: 00000000
>>>> R[         17]: 00000000
>>>> R[         18]: 00000000
>>>> R[         19]: 00000000
>>>> R[         20]: 00000000
>>>> R[         21]: 00000000
>>>> R[         22]: 00000000
>>>> R[         23]: 00000000
>>>> R[         24]: 00000000
>>>> R[         25]: 00000000
>>>> R[         26]: 00000000
>>>> R[         27]: 00000000
>>>> R[         28]: 00000000
>>>> R[         29]: 00000000
>>>> R[         30]: 00000000
>>>> R[         31]: 00000000
[SIM DATA MEM BEGIN]
[SDM] addr_in=0000001f, _addr_in=7fffe01f, write_addr=001f, read_addr=001f, data_out=00000000
[SDM] wr_en=0, fn3=0, write_data=00000000, read_data=00000000
[SDM] Spesifix data location 0x0024 00, 00, 00, 00
[SIM DATA MEM END]
[SIM DATA MEM BEGIN]
[SDM] addr_in=80000110, _addr_in=ffffe110, write_addr=0110, read_addr=0110, data_out=00000000
[SDM] wr_en=0, fn3=1, write_data=00000000, read_data=00000000
[SDM] Spesifix data location 0x0024 00, 00, 00, 00
[SIM DATA MEM END]
-----------------------------
Read data: 3a029073
>> PC: 80000110
>> Instruction: 3a029073
>> Branch taken: 1
>> RF:
>>>> RF_rsel1: 00
>>>> RF_rdata1: 00000000
>>>> RF_rsel2: 00
>>>> RF_rdata2: 00000000
>>>> RF_wdata_sel:0
>>>> RF_wsel: 00
>> ALU:
>>>> ALU_OP1_SEL: 1
>>>> ALU_A: 80000110
>>>> ALU_OP2_SEL: 1
>>>> ALU_B: 00000000
>>>> ALU_OUT: 80000110
>> Imm: 00000000
>> DM:
>>>> DM_wen: 0
>>>> DM_OUT: 00000000
>> Registers:
>>>> R[          0]: 00000000
>>>> R[          1]: 00000000
>>>> R[          2]: 00000000
>>>> R[          3]: 00000000
>>>> R[          4]: 00000000
>>>> R[          5]: 0000001f
>>>> R[          6]: 00000000
>>>> R[          7]: 00000000
>>>> R[          8]: 00000000
>>>> R[          9]: 00000000
>>>> R[         10]: 00000000
>>>> R[         11]: 00000000
>>>> R[         12]: 00000000
>>>> R[         13]: 00000000
>>>> R[         14]: 00000000
>>>> R[         15]: 00000000
>>>> R[         16]: 00000000
>>>> R[         17]: 00000000
>>>> R[         18]: 00000000
>>>> R[         19]: 00000000
>>>> R[         20]: 00000000
>>>> R[         21]: 00000000
>>>> R[         22]: 00000000
>>>> R[         23]: 00000000
>>>> R[         24]: 00000000
>>>> R[         25]: 00000000
>>>> R[         26]: 00000000
>>>> R[         27]: 00000000
>>>> R[         28]: 00000000
>>>> R[         29]: 00000000
>>>> R[         30]: 00000000
>>>> R[         31]: 00000000
[SIM DATA MEM BEGIN]
[SDM] addr_in=80000114, _addr_in=ffffe114, write_addr=0114, read_addr=0114, data_out=00000000
[SDM] wr_en=0, fn3=1, write_data=00000000, read_data=00000000
[SDM] Spesifix data location 0x0024 00, 00, 00, 00
[SIM DATA MEM END]
[SIM DATA MEM BEGIN]
[SDM] addr_in=80000114, _addr_in=ffffe114, write_addr=0114, read_addr=0114, data_out=00000000
[SDM] wr_en=0, fn3=5, write_data=00000000, read_data=00000000
[SDM] Spesifix data location 0x0024 00, 00, 00, 00
[SIM DATA MEM END]
-----------------------------
Read data: 30405073
>> PC: 80000114
>> Instruction: 30405073
>> Branch taken: 1
>> RF:
>>>> RF_rsel1: 00
>>>> RF_rdata1: 00000000
>>>> RF_rsel2: 00
>>>> RF_rdata2: 00000000
>>>> RF_wdata_sel:0
>>>> RF_wsel: 00
>> ALU:
>>>> ALU_OP1_SEL: 1
>>>> ALU_A: 80000114
>>>> ALU_OP2_SEL: 1
>>>> ALU_B: 00000000
>>>> ALU_OUT: 80000114
>> Imm: 00000000
>> DM:
>>>> DM_wen: 0
>>>> DM_OUT: 00000000
>> Registers:
>>>> R[          0]: 00000000
>>>> R[          1]: 00000000
>>>> R[          2]: 00000000
>>>> R[          3]: 00000000
>>>> R[          4]: 00000000
>>>> R[          5]: 0000001f
>>>> R[          6]: 00000000
>>>> R[          7]: 00000000
>>>> R[          8]: 00000000
>>>> R[          9]: 00000000
>>>> R[         10]: 00000000
>>>> R[         11]: 00000000
>>>> R[         12]: 00000000
>>>> R[         13]: 00000000
>>>> R[         14]: 00000000
>>>> R[         15]: 00000000
>>>> R[         16]: 00000000
>>>> R[         17]: 00000000
>>>> R[         18]: 00000000
>>>> R[         19]: 00000000
>>>> R[         20]: 00000000
>>>> R[         21]: 00000000
>>>> R[         22]: 00000000
>>>> R[         23]: 00000000
>>>> R[         24]: 00000000
>>>> R[         25]: 00000000
>>>> R[         26]: 00000000
>>>> R[         27]: 00000000
>>>> R[         28]: 00000000
>>>> R[         29]: 00000000
>>>> R[         30]: 00000000
>>>> R[         31]: 00000000
[SIM DATA MEM BEGIN]
[SDM] addr_in=80000118, _addr_in=ffffe118, write_addr=0118, read_addr=0118, data_out=00000000
[SDM] wr_en=0, fn3=5, write_data=00000000, read_data=00000000
[SDM] Spesifix data location 0x0024 00, 00, 00, 00
[SIM DATA MEM END]
[SIM DATA MEM BEGIN]
[SDM] addr_in=80000118, _addr_in=ffffe118, write_addr=0118, read_addr=0118, data_out=00000000
[SDM] wr_en=0, fn3=0, write_data=00000000, read_data=00000000
[SDM] Spesifix data location 0x0024 00, 00, 00, 00
[SIM DATA MEM END]
-----------------------------
Read data: 00000297
>> PC: 80000118
>> Instruction: 00000297
>> Branch taken: 1
>> RF:
>>>> RF_rsel1: 00
>>>> RF_rdata1: 00000000
>>>> RF_rsel2: 00
>>>> RF_rdata2: 00000000
>>>> RF_wdata_sel:1
>>>> RF_wsel: 05
>>>>>> RF_wen: 1
>>>>>> RF_wdata: 80000118
>> ALU:
>>>> ALU_OP1_SEL: 1
>>>> ALU_A: 80000118
>>>> ALU_OP2_SEL: 1
>>>> ALU_B: 00000000
>>>> ALU_OUT: 80000118
>> Imm: 00000000
>> DM:
>>>> DM_wen: 0
>>>> DM_OUT: 00000000
>> Registers:
>>>> R[          0]: 00000000
>>>> R[          1]: 00000000
>>>> R[          2]: 00000000
>>>> R[          3]: 00000000
>>>> R[          4]: 00000000
>>>> R[          5]: 0000001f
>>>> R[          6]: 00000000
>>>> R[          7]: 00000000
>>>> R[          8]: 00000000
>>>> R[          9]: 00000000
>>>> R[         10]: 00000000
>>>> R[         11]: 00000000
>>>> R[         12]: 00000000
>>>> R[         13]: 00000000
>>>> R[         14]: 00000000
>>>> R[         15]: 00000000
>>>> R[         16]: 00000000
>>>> R[         17]: 00000000
>>>> R[         18]: 00000000
>>>> R[         19]: 00000000
>>>> R[         20]: 00000000
>>>> R[         21]: 00000000
>>>> R[         22]: 00000000
>>>> R[         23]: 00000000
>>>> R[         24]: 00000000
>>>> R[         25]: 00000000
>>>> R[         26]: 00000000
>>>> R[         27]: 00000000
>>>> R[         28]: 00000000
>>>> R[         29]: 00000000
>>>> R[         30]: 00000000
>>>> R[         31]: 00000000
[SIM DATA MEM BEGIN]
[SDM] addr_in=8000011c, _addr_in=ffffe11c, write_addr=011c, read_addr=011c, data_out=00000000
[SDM] wr_en=0, fn3=0, write_data=00000000, read_data=00000000
[SDM] Spesifix data location 0x0024 00, 00, 00, 00
[SIM DATA MEM END]
[SIM DATA MEM BEGIN]
[SDM] addr_in=8000012c, _addr_in=ffffe12c, write_addr=012c, read_addr=012c, data_out=00000000
[SDM] wr_en=0, fn3=0, write_data=00000000, read_data=00000000
[SDM] Spesifix data location 0x0024 00, 00, 00, 00
[SIM DATA MEM END]
-----------------------------
Read data: 01428293
>> PC: 8000011c
>> Instruction: 01428293
>> Branch taken: 0
>> RF:
>>>> RF_rsel1: 05
>>>> RF_rdata1: 80000118
>>>> RF_rsel2: 00
>>>> RF_rdata2: 00000000
>>>> RF_wdata_sel:1
>>>> RF_wsel: 05
>>>>>> RF_wen: 1
>>>>>> RF_wdata: 8000012c
>> ALU:
>>>> ALU_OP1_SEL: 0
>>>> ALU_A: 80000118
>>>> ALU_OP2_SEL: 1
>>>> ALU_B: 00000014
>>>> ALU_OUT: 8000012c
>> Imm: 00000014
>> DM:
>>>> DM_wen: 0
>>>> DM_OUT: 00000000
>> Registers:
>>>> R[          0]: 00000000
>>>> R[          1]: 00000000
>>>> R[          2]: 00000000
>>>> R[          3]: 00000000
>>>> R[          4]: 00000000
>>>> R[          5]: 80000118
>>>> R[          6]: 00000000
>>>> R[          7]: 00000000
>>>> R[          8]: 00000000
>>>> R[          9]: 00000000
>>>> R[         10]: 00000000
>>>> R[         11]: 00000000
>>>> R[         12]: 00000000
>>>> R[         13]: 00000000
>>>> R[         14]: 00000000
>>>> R[         15]: 00000000
>>>> R[         16]: 00000000
>>>> R[         17]: 00000000
>>>> R[         18]: 00000000
>>>> R[         19]: 00000000
>>>> R[         20]: 00000000
>>>> R[         21]: 00000000
>>>> R[         22]: 00000000
>>>> R[         23]: 00000000
>>>> R[         24]: 00000000
>>>> R[         25]: 00000000
>>>> R[         26]: 00000000
>>>> R[         27]: 00000000
>>>> R[         28]: 00000000
>>>> R[         29]: 00000000
>>>> R[         30]: 00000000
>>>> R[         31]: 00000000
[SIM DATA MEM BEGIN]
[SDM] addr_in=80000140, _addr_in=ffffe140, write_addr=0140, read_addr=0140, data_out=00000000
[SDM] wr_en=0, fn3=0, write_data=00000000, read_data=00000000
[SDM] Spesifix data location 0x0024 00, 00, 00, 00
[SIM DATA MEM END]
[SIM DATA MEM BEGIN]
[SDM] addr_in=80000120, _addr_in=ffffe120, write_addr=0120, read_addr=0120, data_out=00000000
[SDM] wr_en=0, fn3=1, write_data=00000000, read_data=00000000
[SDM] Spesifix data location 0x0024 00, 00, 00, 00
[SIM DATA MEM END]
-----------------------------
Read data: 30529073
>> PC: 80000120
>> Instruction: 30529073
>> Branch taken: 1
>> RF:
>>>> RF_rsel1: 00
>>>> RF_rdata1: 00000000
>>>> RF_rsel2: 00
>>>> RF_rdata2: 00000000
>>>> RF_wdata_sel:0
>>>> RF_wsel: 00
>> ALU:
>>>> ALU_OP1_SEL: 1
>>>> ALU_A: 80000120
>>>> ALU_OP2_SEL: 1
>>>> ALU_B: 00000000
>>>> ALU_OUT: 80000120
>> Imm: 00000000
>> DM:
>>>> DM_wen: 0
>>>> DM_OUT: 00000000
>> Registers:
>>>> R[          0]: 00000000
>>>> R[          1]: 00000000
>>>> R[          2]: 00000000
>>>> R[          3]: 00000000
>>>> R[          4]: 00000000
>>>> R[          5]: 8000012c
>>>> R[          6]: 00000000
>>>> R[          7]: 00000000
>>>> R[          8]: 00000000
>>>> R[          9]: 00000000
>>>> R[         10]: 00000000
>>>> R[         11]: 00000000
>>>> R[         12]: 00000000
>>>> R[         13]: 00000000
>>>> R[         14]: 00000000
>>>> R[         15]: 00000000
>>>> R[         16]: 00000000
>>>> R[         17]: 00000000
>>>> R[         18]: 00000000
>>>> R[         19]: 00000000
>>>> R[         20]: 00000000
>>>> R[         21]: 00000000
>>>> R[         22]: 00000000
>>>> R[         23]: 00000000
>>>> R[         24]: 00000000
>>>> R[         25]: 00000000
>>>> R[         26]: 00000000
>>>> R[         27]: 00000000
>>>> R[         28]: 00000000
>>>> R[         29]: 00000000
>>>> R[         30]: 00000000
>>>> R[         31]: 00000000
[SIM DATA MEM BEGIN]
[SDM] addr_in=80000124, _addr_in=ffffe124, write_addr=0124, read_addr=0124, data_out=00000000
[SDM] wr_en=0, fn3=1, write_data=00000000, read_data=00000000
[SDM] Spesifix data location 0x0024 00, 00, 00, 00
[SIM DATA MEM END]
[SIM DATA MEM BEGIN]
[SDM] addr_in=80000124, _addr_in=ffffe124, write_addr=0124, read_addr=0124, data_out=00000000
[SDM] wr_en=0, fn3=5, write_data=00000000, read_data=00000000
[SDM] Spesifix data location 0x0024 00, 00, 00, 00
[SIM DATA MEM END]
-----------------------------
Read data: 30205073
>> PC: 80000124
>> Instruction: 30205073
>> Branch taken: 1
>> RF:
>>>> RF_rsel1: 00
>>>> RF_rdata1: 00000000
>>>> RF_rsel2: 00
>>>> RF_rdata2: 00000000
>>>> RF_wdata_sel:0
>>>> RF_wsel: 00
>> ALU:
>>>> ALU_OP1_SEL: 1
>>>> ALU_A: 80000124
>>>> ALU_OP2_SEL: 1
>>>> ALU_B: 00000000
>>>> ALU_OUT: 80000124
>> Imm: 00000000
>> DM:
>>>> DM_wen: 0
>>>> DM_OUT: 00000000
>> Registers:
>>>> R[          0]: 00000000
>>>> R[          1]: 00000000
>>>> R[          2]: 00000000
>>>> R[          3]: 00000000
>>>> R[          4]: 00000000
>>>> R[          5]: 8000012c
>>>> R[          6]: 00000000
>>>> R[          7]: 00000000
>>>> R[          8]: 00000000
>>>> R[          9]: 00000000
>>>> R[         10]: 00000000
>>>> R[         11]: 00000000
>>>> R[         12]: 00000000
>>>> R[         13]: 00000000
>>>> R[         14]: 00000000
>>>> R[         15]: 00000000
>>>> R[         16]: 00000000
>>>> R[         17]: 00000000
>>>> R[         18]: 00000000
>>>> R[         19]: 00000000
>>>> R[         20]: 00000000
>>>> R[         21]: 00000000
>>>> R[         22]: 00000000
>>>> R[         23]: 00000000
>>>> R[         24]: 00000000
>>>> R[         25]: 00000000
>>>> R[         26]: 00000000
>>>> R[         27]: 00000000
>>>> R[         28]: 00000000
>>>> R[         29]: 00000000
>>>> R[         30]: 00000000
>>>> R[         31]: 00000000
[SIM DATA MEM BEGIN]
[SDM] addr_in=80000128, _addr_in=ffffe128, write_addr=0128, read_addr=0128, data_out=00000000
[SDM] wr_en=0, fn3=5, write_data=00000000, read_data=00000000
[SDM] Spesifix data location 0x0024 00, 00, 00, 00
[SIM DATA MEM END]
[SIM DATA MEM BEGIN]
[SDM] addr_in=80000128, _addr_in=ffffe128, write_addr=0128, read_addr=0128, data_out=00000000
[SDM] wr_en=0, fn3=5, write_data=00000000, read_data=00000000
[SDM] Spesifix data location 0x0024 00, 00, 00, 00
[SIM DATA MEM END]
-----------------------------
Read data: 30305073
>> PC: 80000128
>> Instruction: 30305073
>> Branch taken: 1
>> RF:
>>>> RF_rsel1: 00
>>>> RF_rdata1: 00000000
>>>> RF_rsel2: 00
>>>> RF_rdata2: 00000000
>>>> RF_wdata_sel:0
>>>> RF_wsel: 00
>> ALU:
>>>> ALU_OP1_SEL: 1
>>>> ALU_A: 80000128
>>>> ALU_OP2_SEL: 1
>>>> ALU_B: 00000000
>>>> ALU_OUT: 80000128
>> Imm: 00000000
>> DM:
>>>> DM_wen: 0
>>>> DM_OUT: 00000000
>> Registers:
>>>> R[          0]: 00000000
>>>> R[          1]: 00000000
>>>> R[          2]: 00000000
>>>> R[          3]: 00000000
>>>> R[          4]: 00000000
>>>> R[          5]: 8000012c
>>>> R[          6]: 00000000
>>>> R[          7]: 00000000
>>>> R[          8]: 00000000
>>>> R[          9]: 00000000
>>>> R[         10]: 00000000
>>>> R[         11]: 00000000
>>>> R[         12]: 00000000
>>>> R[         13]: 00000000
>>>> R[         14]: 00000000
>>>> R[         15]: 00000000
>>>> R[         16]: 00000000
>>>> R[         17]: 00000000
>>>> R[         18]: 00000000
>>>> R[         19]: 00000000
>>>> R[         20]: 00000000
>>>> R[         21]: 00000000
>>>> R[         22]: 00000000
>>>> R[         23]: 00000000
>>>> R[         24]: 00000000
>>>> R[         25]: 00000000
>>>> R[         26]: 00000000
>>>> R[         27]: 00000000
>>>> R[         28]: 00000000
>>>> R[         29]: 00000000
>>>> R[         30]: 00000000
>>>> R[         31]: 00000000
[SIM DATA MEM BEGIN]
[SDM] addr_in=8000012c, _addr_in=ffffe12c, write_addr=012c, read_addr=012c, data_out=00000000
[SDM] wr_en=0, fn3=5, write_data=00000000, read_data=00000000
[SDM] Spesifix data location 0x0024 00, 00, 00, 00
[SIM DATA MEM END]
[SIM DATA MEM BEGIN]
[SDM] addr_in=00000000, _addr_in=7fffe000, write_addr=0000, read_addr=0000, data_out=00000000
[SDM] wr_en=0, fn3=0, write_data=00000000, read_data=00000000
[SDM] Spesifix data location 0x0024 00, 00, 00, 00
[SIM DATA MEM END]
-----------------------------
Read data: 00000193
>> PC: 8000012c
>> Instruction: 00000193
>> Branch taken: 1
>> RF:
>>>> RF_rsel1: 00
>>>> RF_rdata1: 00000000
>>>> RF_rsel2: 00
>>>> RF_rdata2: 00000000
>>>> RF_wdata_sel:1
>>>> RF_wsel: 03
>>>>>> RF_wen: 1
>>>>>> RF_wdata: 00000000
>> ALU:
>>>> ALU_OP1_SEL: 0
>>>> ALU_A: 00000000
>>>> ALU_OP2_SEL: 1
>>>> ALU_B: 00000000
>>>> ALU_OUT: 00000000
>> Imm: 00000000
>> DM:
>>>> DM_wen: 0
>>>> DM_OUT: 00000000
>> Registers:
>>>> R[          0]: 00000000
>>>> R[          1]: 00000000
>>>> R[          2]: 00000000
>>>> R[          3]: 00000000
>>>> R[          4]: 00000000
>>>> R[          5]: 8000012c
>>>> R[          6]: 00000000
>>>> R[          7]: 00000000
>>>> R[          8]: 00000000
>>>> R[          9]: 00000000
>>>> R[         10]: 00000000
>>>> R[         11]: 00000000
>>>> R[         12]: 00000000
>>>> R[         13]: 00000000
>>>> R[         14]: 00000000
>>>> R[         15]: 00000000
>>>> R[         16]: 00000000
>>>> R[         17]: 00000000
>>>> R[         18]: 00000000
>>>> R[         19]: 00000000
>>>> R[         20]: 00000000
>>>> R[         21]: 00000000
>>>> R[         22]: 00000000
>>>> R[         23]: 00000000
>>>> R[         24]: 00000000
>>>> R[         25]: 00000000
>>>> R[         26]: 00000000
>>>> R[         27]: 00000000
>>>> R[         28]: 00000000
>>>> R[         29]: 00000000
>>>> R[         30]: 00000000
>>>> R[         31]: 00000000
[SIM DATA MEM BEGIN]
[SDM] addr_in=00000000, _addr_in=7fffe000, write_addr=0000, read_addr=0000, data_out=00000000
[SDM] wr_en=0, fn3=0, write_data=00000000, read_data=00000000
[SDM] Spesifix data location 0x0024 00, 00, 00, 00
[SIM DATA MEM END]
[SIM DATA MEM BEGIN]
[SDM] addr_in=80000130, _addr_in=ffffe130, write_addr=0130, read_addr=0130, data_out=ffffffef
[SDM] wr_en=0, fn3=0, write_data=00000000, read_data=deadbeef
[SDM] Spesifix data location 0x0024 00, 00, 00, 00
[SIM DATA MEM END]
-----------------------------
Read data: 00000297
>> PC: 80000130
>> Instruction: 00000297
>> Branch taken: 1
>> RF:
>>>> RF_rsel1: 00
>>>> RF_rdata1: 00000000
>>>> RF_rsel2: 00
>>>> RF_rdata2: 00000000
>>>> RF_wdata_sel:1
>>>> RF_wsel: 05
>>>>>> RF_wen: 1
>>>>>> RF_wdata: 80000130
>> ALU:
>>>> ALU_OP1_SEL: 1
>>>> ALU_A: 80000130
>>>> ALU_OP2_SEL: 1
>>>> ALU_B: 00000000
>>>> ALU_OUT: 80000130
>> Imm: 00000000
>> DM:
>>>> DM_wen: 0
>>>> DM_OUT: ffffffef
>> Registers:
>>>> R[          0]: 00000000
>>>> R[          1]: 00000000
>>>> R[          2]: 00000000
>>>> R[          3]: 00000000
>>>> R[          4]: 00000000
>>>> R[          5]: 8000012c
>>>> R[          6]: 00000000
>>>> R[          7]: 00000000
>>>> R[          8]: 00000000
>>>> R[          9]: 00000000
>>>> R[         10]: 00000000
>>>> R[         11]: 00000000
>>>> R[         12]: 00000000
>>>> R[         13]: 00000000
>>>> R[         14]: 00000000
>>>> R[         15]: 00000000
>>>> R[         16]: 00000000
>>>> R[         17]: 00000000
>>>> R[         18]: 00000000
>>>> R[         19]: 00000000
>>>> R[         20]: 00000000
>>>> R[         21]: 00000000
>>>> R[         22]: 00000000
>>>> R[         23]: 00000000
>>>> R[         24]: 00000000
>>>> R[         25]: 00000000
>>>> R[         26]: 00000000
>>>> R[         27]: 00000000
>>>> R[         28]: 00000000
>>>> R[         29]: 00000000
>>>> R[         30]: 00000000
>>>> R[         31]: 00000000
[SIM DATA MEM BEGIN]
[SDM] addr_in=80000134, _addr_in=ffffe134, write_addr=0134, read_addr=0134, data_out=ffffffef
[SDM] wr_en=0, fn3=0, write_data=00000000, read_data=deadbeef
[SDM] Spesifix data location 0x0024 00, 00, 00, 00
[SIM DATA MEM END]
[SIM DATA MEM BEGIN]
[SDM] addr_in=80000004, _addr_in=ffffe004, write_addr=0004, read_addr=0004, data_out=00000000
[SDM] wr_en=0, fn3=0, write_data=00000000, read_data=00000000
[SDM] Spesifix data location 0x0024 00, 00, 00, 00
[SIM DATA MEM END]
-----------------------------
Read data: ed428293
>> PC: 80000134
>> Instruction: ed428293
>> Branch taken: 0
>> RF:
>>>> RF_rsel1: 05
>>>> RF_rdata1: 80000130
>>>> RF_rsel2: 00
>>>> RF_rdata2: 00000000
>>>> RF_wdata_sel:1
>>>> RF_wsel: 05
>>>>>> RF_wen: 1
>>>>>> RF_wdata: 80000004
>> ALU:
>>>> ALU_OP1_SEL: 0
>>>> ALU_A: 80000130
>>>> ALU_OP2_SEL: 1
>>>> ALU_B: fffffed4
>>>> ALU_OUT: 80000004
>> Imm: fffffed4
>> DM:
>>>> DM_wen: 0
>>>> DM_OUT: 00000000
>> Registers:
>>>> R[          0]: 00000000
>>>> R[          1]: 00000000
>>>> R[          2]: 00000000
>>>> R[          3]: 00000000
>>>> R[          4]: 00000000
>>>> R[          5]: 80000130
>>>> R[          6]: 00000000
>>>> R[          7]: 00000000
>>>> R[          8]: 00000000
>>>> R[          9]: 00000000
>>>> R[         10]: 00000000
>>>> R[         11]: 00000000
>>>> R[         12]: 00000000
>>>> R[         13]: 00000000
>>>> R[         14]: 00000000
>>>> R[         15]: 00000000
>>>> R[         16]: 00000000
>>>> R[         17]: 00000000
>>>> R[         18]: 00000000
>>>> R[         19]: 00000000
>>>> R[         20]: 00000000
>>>> R[         21]: 00000000
>>>> R[         22]: 00000000
>>>> R[         23]: 00000000
>>>> R[         24]: 00000000
>>>> R[         25]: 00000000
>>>> R[         26]: 00000000
>>>> R[         27]: 00000000
>>>> R[         28]: 00000000
>>>> R[         29]: 00000000
>>>> R[         30]: 00000000
>>>> R[         31]: 00000000
[SIM DATA MEM BEGIN]
[SDM] addr_in=7ffffed8, _addr_in=ffffded8, write_addr=0ed8, read_addr=0ed8, data_out=00000000
[SDM] wr_en=0, fn3=0, write_data=00000000, read_data=00000000
[SDM] Spesifix data location 0x0024 00, 00, 00, 00
[SIM DATA MEM END]
[SIM DATA MEM BEGIN]
[SDM] addr_in=80000138, _addr_in=ffffe138, write_addr=0138, read_addr=0138, data_out=00000000
[SDM] wr_en=0, fn3=1, write_data=00000000, read_data=00000000
[SDM] Spesifix data location 0x0024 00, 00, 00, 00
[SIM DATA MEM END]
-----------------------------
Read data: 30529073
>> PC: 80000138
>> Instruction: 30529073
>> Branch taken: 1
>> RF:
>>>> RF_rsel1: 00
>>>> RF_rdata1: 00000000
>>>> RF_rsel2: 00
>>>> RF_rdata2: 00000000
>>>> RF_wdata_sel:0
>>>> RF_wsel: 00
>> ALU:
>>>> ALU_OP1_SEL: 1
>>>> ALU_A: 80000138
>>>> ALU_OP2_SEL: 1
>>>> ALU_B: 00000000
>>>> ALU_OUT: 80000138
>> Imm: 00000000
>> DM:
>>>> DM_wen: 0
>>>> DM_OUT: 00000000
>> Registers:
>>>> R[          0]: 00000000
>>>> R[          1]: 00000000
>>>> R[          2]: 00000000
>>>> R[          3]: 00000000
>>>> R[          4]: 00000000
>>>> R[          5]: 80000004
>>>> R[          6]: 00000000
>>>> R[          7]: 00000000
>>>> R[          8]: 00000000
>>>> R[          9]: 00000000
>>>> R[         10]: 00000000
>>>> R[         11]: 00000000
>>>> R[         12]: 00000000
>>>> R[         13]: 00000000
>>>> R[         14]: 00000000
>>>> R[         15]: 00000000
>>>> R[         16]: 00000000
>>>> R[         17]: 00000000
>>>> R[         18]: 00000000
>>>> R[         19]: 00000000
>>>> R[         20]: 00000000
>>>> R[         21]: 00000000
>>>> R[         22]: 00000000
>>>> R[         23]: 00000000
>>>> R[         24]: 00000000
>>>> R[         25]: 00000000
>>>> R[         26]: 00000000
>>>> R[         27]: 00000000
>>>> R[         28]: 00000000
>>>> R[         29]: 00000000
>>>> R[         30]: 00000000
>>>> R[         31]: 00000000
[SIM DATA MEM BEGIN]
[SDM] addr_in=8000013c, _addr_in=ffffe13c, write_addr=013c, read_addr=013c, data_out=00000000
[SDM] wr_en=0, fn3=1, write_data=00000000, read_data=00000000
[SDM] Spesifix data location 0x0024 00, 00, 00, 00
[SIM DATA MEM END]
[SIM DATA MEM BEGIN]
[SDM] addr_in=00000001, _addr_in=7fffe001, write_addr=0001, read_addr=0001, data_out=00000000
[SDM] wr_en=0, fn3=0, write_data=00000000, read_data=00000000
[SDM] Spesifix data location 0x0024 00, 00, 00, 00
[SIM DATA MEM END]
-----------------------------
Read data: 00100513
>> PC: 8000013c
>> Instruction: 00100513
>> Branch taken: 1
>> RF:
>>>> RF_rsel1: 00
>>>> RF_rdata1: 00000000
>>>> RF_rsel2: 00
>>>> RF_rdata2: 00000000
>>>> RF_wdata_sel:1
>>>> RF_wsel: 0a
>>>>>> RF_wen: 1
>>>>>> RF_wdata: 00000001
>> ALU:
>>>> ALU_OP1_SEL: 0
>>>> ALU_A: 00000000
>>>> ALU_OP2_SEL: 1
>>>> ALU_B: 00000001
>>>> ALU_OUT: 00000001
>> Imm: 00000001
>> DM:
>>>> DM_wen: 0
>>>> DM_OUT: 00000000
>> Registers:
>>>> R[          0]: 00000000
>>>> R[          1]: 00000000
>>>> R[          2]: 00000000
>>>> R[          3]: 00000000
>>>> R[          4]: 00000000
>>>> R[          5]: 80000004
>>>> R[          6]: 00000000
>>>> R[          7]: 00000000
>>>> R[          8]: 00000000
>>>> R[          9]: 00000000
>>>> R[         10]: 00000000
>>>> R[         11]: 00000000
>>>> R[         12]: 00000000
>>>> R[         13]: 00000000
>>>> R[         14]: 00000000
>>>> R[         15]: 00000000
>>>> R[         16]: 00000000
>>>> R[         17]: 00000000
>>>> R[         18]: 00000000
>>>> R[         19]: 00000000
>>>> R[         20]: 00000000
>>>> R[         21]: 00000000
>>>> R[         22]: 00000000
>>>> R[         23]: 00000000
>>>> R[         24]: 00000000
>>>> R[         25]: 00000000
>>>> R[         26]: 00000000
>>>> R[         27]: 00000000
>>>> R[         28]: 00000000
>>>> R[         29]: 00000000
>>>> R[         30]: 00000000
>>>> R[         31]: 00000000
[SIM DATA MEM BEGIN]
[SDM] addr_in=00000001, _addr_in=7fffe001, write_addr=0001, read_addr=0001, data_out=00000000
[SDM] wr_en=0, fn3=0, write_data=00000000, read_data=00000000
[SDM] Spesifix data location 0x0024 00, 00, 00, 00
[SIM DATA MEM END]
[SIM DATA MEM BEGIN]
[SDM] addr_in=80000000, _addr_in=ffffe000, write_addr=0000, read_addr=0000, data_out=ffffbeef
[SDM] wr_en=0, fn3=1, write_data=00000000, read_data=deadbeef
[SDM] Spesifix data location 0x0024 00, 00, 00, 00
[SIM DATA MEM END]
-----------------------------
Read data: 01f51513
>> PC: 80000140
>> Instruction: 01f51513
>> Branch taken: 0
>> RF:
>>>> RF_rsel1: 0a
>>>> RF_rdata1: 00000001
>>>> RF_rsel2: 00
>>>> RF_rdata2: 00000000
>>>> RF_wdata_sel:1
>>>> RF_wsel: 0a
>>>>>> RF_wen: 1
>>>>>> RF_wdata: 80000000
>> ALU:
>>>> ALU_OP1_SEL: 0
>>>> ALU_A: 00000001
>>>> ALU_OP2_SEL: 1
>>>> ALU_B: 0000001f
>>>> ALU_OUT: 80000000
>> Imm: 0000001f
>> DM:
>>>> DM_wen: 0
>>>> DM_OUT: ffffbeef
>> Registers:
>>>> R[          0]: 00000000
>>>> R[          1]: 00000000
>>>> R[          2]: 00000000
>>>> R[          3]: 00000000
>>>> R[          4]: 00000000
>>>> R[          5]: 80000004
>>>> R[          6]: 00000000
>>>> R[          7]: 00000000
>>>> R[          8]: 00000000
>>>> R[          9]: 00000000
>>>> R[         10]: 00000001
>>>> R[         11]: 00000000
>>>> R[         12]: 00000000
>>>> R[         13]: 00000000
>>>> R[         14]: 00000000
>>>> R[         15]: 00000000
>>>> R[         16]: 00000000
>>>> R[         17]: 00000000
>>>> R[         18]: 00000000
>>>> R[         19]: 00000000
>>>> R[         20]: 00000000
>>>> R[         21]: 00000000
>>>> R[         22]: 00000000
>>>> R[         23]: 00000000
>>>> R[         24]: 00000000
>>>> R[         25]: 00000000
>>>> R[         26]: 00000000
>>>> R[         27]: 00000000
>>>> R[         28]: 00000000
>>>> R[         29]: 00000000
>>>> R[         30]: 00000000
>>>> R[         31]: 00000000
[SIM DATA MEM BEGIN]
[SDM] addr_in=00000000, _addr_in=7fffe000, write_addr=0000, read_addr=0000, data_out=ffffbeef
[SDM] wr_en=0, fn3=1, write_data=00000000, read_data=deadbeef
[SDM] Spesifix data location 0x0024 00, 00, 00, 00
[SIM DATA MEM END]
[SIM DATA MEM BEGIN]
[SDM] addr_in=8000015c, _addr_in=ffffe15c, write_addr=015c, read_addr=015c, data_out=000000ef
[SDM] wr_en=0, fn3=4, write_data=00000000, read_data=deadbeef
[SDM] Spesifix data location 0x0024 00, 00, 00, 00
[SIM DATA MEM END]
-----------------------------
Read data: 00054c63
>> PC: 80000144
>> Instruction: 00054c63
>> Branch taken: 1
>> RF:
>>>> RF_rsel1: 0a
>>>> RF_rdata1: 80000000
>>>> RF_rsel2: 00
>>>> RF_rdata2: 00000000
>>>> RF_wdata_sel:1
>>>> RF_wsel: 18
>> ALU:
>>>> ALU_OP1_SEL: 1
>>>> ALU_A: 80000144
>>>> ALU_OP2_SEL: 1
>>>> ALU_B: 00000018
>>>> ALU_OUT: 8000015c
>> Imm: 00000018
>> DM:
>>>> DM_wen: 0
>>>> DM_OUT: 000000ef
>> Registers:
>>>> R[          0]: 00000000
>>>> R[          1]: 00000000
>>>> R[          2]: 00000000
>>>> R[          3]: 00000000
>>>> R[          4]: 00000000
>>>> R[          5]: 80000004
>>>> R[          6]: 00000000
>>>> R[          7]: 00000000
>>>> R[          8]: 00000000
>>>> R[          9]: 00000000
>>>> R[         10]: 80000000
>>>> R[         11]: 00000000
>>>> R[         12]: 00000000
>>>> R[         13]: 00000000
>>>> R[         14]: 00000000
>>>> R[         15]: 00000000
>>>> R[         16]: 00000000
>>>> R[         17]: 00000000
>>>> R[         18]: 00000000
>>>> R[         19]: 00000000
>>>> R[         20]: 00000000
>>>> R[         21]: 00000000
>>>> R[         22]: 00000000
>>>> R[         23]: 00000000
>>>> R[         24]: 00000000
>>>> R[         25]: 00000000
>>>> R[         26]: 00000000
>>>> R[         27]: 00000000
>>>> R[         28]: 00000000
>>>> R[         29]: 00000000
>>>> R[         30]: 00000000
>>>> R[         31]: 00000000
[SIM DATA MEM BEGIN]
[SDM] addr_in=80000174, _addr_in=ffffe174, write_addr=0174, read_addr=0174, data_out=000000ef
[SDM] wr_en=0, fn3=4, write_data=00000000, read_data=deadbeef
[SDM] Spesifix data location 0x0024 00, 00, 00, 00
[SIM DATA MEM END]
[SIM DATA MEM BEGIN]
[SDM] addr_in=00000000, _addr_in=7fffe000, write_addr=0000, read_addr=0000, data_out=00000000
[SDM] wr_en=0, fn3=0, write_data=00000000, read_data=00000000
[SDM] Spesifix data location 0x0024 00, 00, 00, 00
[SIM DATA MEM END]
-----------------------------
Read data: 00000293
>> PC: 8000015c
>> Instruction: 00000293
>> Branch taken: 1
>> RF:
>>>> RF_rsel1: 00
>>>> RF_rdata1: 00000000
>>>> RF_rsel2: 00
>>>> RF_rdata2: 00000000
>>>> RF_wdata_sel:1
>>>> RF_wsel: 05
>>>>>> RF_wen: 1
>>>>>> RF_wdata: 00000000
>> ALU:
>>>> ALU_OP1_SEL: 0
>>>> ALU_A: 00000000
>>>> ALU_OP2_SEL: 1
>>>> ALU_B: 00000000
>>>> ALU_OUT: 00000000
>> Imm: 00000000
>> DM:
>>>> DM_wen: 0
>>>> DM_OUT: 00000000
>> Registers:
>>>> R[          0]: 00000000
>>>> R[          1]: 00000000
>>>> R[          2]: 00000000
>>>> R[          3]: 00000000
>>>> R[          4]: 00000000
>>>> R[          5]: 80000004
>>>> R[          6]: 00000000
>>>> R[          7]: 00000000
>>>> R[          8]: 00000000
>>>> R[          9]: 00000000
>>>> R[         10]: 80000000
>>>> R[         11]: 00000000
>>>> R[         12]: 00000000
>>>> R[         13]: 00000000
>>>> R[         14]: 00000000
>>>> R[         15]: 00000000
>>>> R[         16]: 00000000
>>>> R[         17]: 00000000
>>>> R[         18]: 00000000
>>>> R[         19]: 00000000
>>>> R[         20]: 00000000
>>>> R[         21]: 00000000
>>>> R[         22]: 00000000
>>>> R[         23]: 00000000
>>>> R[         24]: 00000000
>>>> R[         25]: 00000000
>>>> R[         26]: 00000000
>>>> R[         27]: 00000000
>>>> R[         28]: 00000000
>>>> R[         29]: 00000000
>>>> R[         30]: 00000000
>>>> R[         31]: 00000000
[SIM DATA MEM BEGIN]
[SDM] addr_in=00000000, _addr_in=7fffe000, write_addr=0000, read_addr=0000, data_out=00000000
[SDM] wr_en=0, fn3=0, write_data=00000000, read_data=00000000
[SDM] Spesifix data location 0x0024 00, 00, 00, 00
[SIM DATA MEM END]
[SIM DATA MEM BEGIN]
[SDM] addr_in=80000174, _addr_in=ffffe174, write_addr=0174, read_addr=0174, data_out=ffffffef
[SDM] wr_en=0, fn3=0, write_data=00000000, read_data=deadbeef
[SDM] Spesifix data location 0x0024 00, 00, 00, 00
[SIM DATA MEM END]
-----------------------------
Read data: 00028a63
>> PC: 80000160
>> Instruction: 00028a63
>> Branch taken: 1
>> RF:
>>>> RF_rsel1: 05
>>>> RF_rdata1: 00000000
>>>> RF_rsel2: 00
>>>> RF_rdata2: 00000000
>>>> RF_wdata_sel:1
>>>> RF_wsel: 14
>> ALU:
>>>> ALU_OP1_SEL: 1
>>>> ALU_A: 80000160
>>>> ALU_OP2_SEL: 1
>>>> ALU_B: 00000014
>>>> ALU_OUT: 80000174
>> Imm: 00000014
>> DM:
>>>> DM_wen: 0
>>>> DM_OUT: ffffffef
>> Registers:
>>>> R[          0]: 00000000
>>>> R[          1]: 00000000
>>>> R[          2]: 00000000
>>>> R[          3]: 00000000
>>>> R[          4]: 00000000
>>>> R[          5]: 00000000
>>>> R[          6]: 00000000
>>>> R[          7]: 00000000
>>>> R[          8]: 00000000
>>>> R[          9]: 00000000
>>>> R[         10]: 80000000
>>>> R[         11]: 00000000
>>>> R[         12]: 00000000
>>>> R[         13]: 00000000
>>>> R[         14]: 00000000
>>>> R[         15]: 00000000
>>>> R[         16]: 00000000
>>>> R[         17]: 00000000
>>>> R[         18]: 00000000
>>>> R[         19]: 00000000
>>>> R[         20]: 00000000
>>>> R[         21]: 00000000
>>>> R[         22]: 00000000
>>>> R[         23]: 00000000
>>>> R[         24]: 00000000
>>>> R[         25]: 00000000
>>>> R[         26]: 00000000
>>>> R[         27]: 00000000
>>>> R[         28]: 00000000
>>>> R[         29]: 00000000
>>>> R[         30]: 00000000
>>>> R[         31]: 00000000
[SIM DATA MEM BEGIN]
[SDM] addr_in=80000188, _addr_in=ffffe188, write_addr=0188, read_addr=0188, data_out=ffffffef
[SDM] wr_en=0, fn3=0, write_data=00000000, read_data=deadbeef
[SDM] Spesifix data location 0x0024 00, 00, 00, 00
[SIM DATA MEM END]
[SIM DATA MEM BEGIN]
[SDM] addr_in=80000174, _addr_in=ffffe174, write_addr=0174, read_addr=0174, data_out=00000000
[SDM] wr_en=0, fn3=5, write_data=00000000, read_data=00000000
[SDM] Spesifix data location 0x0024 00, 00, 00, 00
[SIM DATA MEM END]
-----------------------------
Read data: 30005073
>> PC: 80000174
>> Instruction: 30005073
>> Branch taken: 1
>> RF:
>>>> RF_rsel1: 00
>>>> RF_rdata1: 00000000
>>>> RF_rsel2: 00
>>>> RF_rdata2: 00000000
>>>> RF_wdata_sel:0
>>>> RF_wsel: 00
>> ALU:
>>>> ALU_OP1_SEL: 1
>>>> ALU_A: 80000174
>>>> ALU_OP2_SEL: 1
>>>> ALU_B: 00000000
>>>> ALU_OUT: 80000174
>> Imm: 00000000
>> DM:
>>>> DM_wen: 0
>>>> DM_OUT: 00000000
>> Registers:
>>>> R[          0]: 00000000
>>>> R[          1]: 00000000
>>>> R[          2]: 00000000
>>>> R[          3]: 00000000
>>>> R[          4]: 00000000
>>>> R[          5]: 00000000
>>>> R[          6]: 00000000
>>>> R[          7]: 00000000
>>>> R[          8]: 00000000
>>>> R[          9]: 00000000
>>>> R[         10]: 80000000
>>>> R[         11]: 00000000
>>>> R[         12]: 00000000
>>>> R[         13]: 00000000
>>>> R[         14]: 00000000
>>>> R[         15]: 00000000
>>>> R[         16]: 00000000
>>>> R[         17]: 00000000
>>>> R[         18]: 00000000
>>>> R[         19]: 00000000
>>>> R[         20]: 00000000
>>>> R[         21]: 00000000
>>>> R[         22]: 00000000
>>>> R[         23]: 00000000
>>>> R[         24]: 00000000
>>>> R[         25]: 00000000
>>>> R[         26]: 00000000
>>>> R[         27]: 00000000
>>>> R[         28]: 00000000
>>>> R[         29]: 00000000
>>>> R[         30]: 00000000
>>>> R[         31]: 00000000
[SIM DATA MEM BEGIN]
[SDM] addr_in=80000178, _addr_in=ffffe178, write_addr=0178, read_addr=0178, data_out=00000000
[SDM] wr_en=0, fn3=5, write_data=00000000, read_data=00000000
[SDM] Spesifix data location 0x0024 00, 00, 00, 00
[SIM DATA MEM END]
[SIM DATA MEM BEGIN]
[SDM] addr_in=80000178, _addr_in=ffffe178, write_addr=0178, read_addr=0178, data_out=00000000
[SDM] wr_en=0, fn3=0, write_data=00000000, read_data=00000000
[SDM] Spesifix data location 0x0024 00, 00, 00, 00
[SIM DATA MEM END]
-----------------------------
Read data: 00000297
>> PC: 80000178
>> Instruction: 00000297
>> Branch taken: 1
>> RF:
>>>> RF_rsel1: 00
>>>> RF_rdata1: 00000000
>>>> RF_rsel2: 00
>>>> RF_rdata2: 00000000
>>>> RF_wdata_sel:1
>>>> RF_wsel: 05
>>>>>> RF_wen: 1
>>>>>> RF_wdata: 80000178
>> ALU:
>>>> ALU_OP1_SEL: 1
>>>> ALU_A: 80000178
>>>> ALU_OP2_SEL: 1
>>>> ALU_B: 00000000
>>>> ALU_OUT: 80000178
>> Imm: 00000000
>> DM:
>>>> DM_wen: 0
>>>> DM_OUT: 00000000
>> Registers:
>>>> R[          0]: 00000000
>>>> R[          1]: 00000000
>>>> R[          2]: 00000000
>>>> R[          3]: 00000000
>>>> R[          4]: 00000000
>>>> R[          5]: 00000000
>>>> R[          6]: 00000000
>>>> R[          7]: 00000000
>>>> R[          8]: 00000000
>>>> R[          9]: 00000000
>>>> R[         10]: 80000000
>>>> R[         11]: 00000000
>>>> R[         12]: 00000000
>>>> R[         13]: 00000000
>>>> R[         14]: 00000000
>>>> R[         15]: 00000000
>>>> R[         16]: 00000000
>>>> R[         17]: 00000000
>>>> R[         18]: 00000000
>>>> R[         19]: 00000000
>>>> R[         20]: 00000000
>>>> R[         21]: 00000000
>>>> R[         22]: 00000000
>>>> R[         23]: 00000000
>>>> R[         24]: 00000000
>>>> R[         25]: 00000000
>>>> R[         26]: 00000000
>>>> R[         27]: 00000000
>>>> R[         28]: 00000000
>>>> R[         29]: 00000000
>>>> R[         30]: 00000000
>>>> R[         31]: 00000000
[SIM DATA MEM BEGIN]
[SDM] addr_in=8000017c, _addr_in=ffffe17c, write_addr=017c, read_addr=017c, data_out=00000000
[SDM] wr_en=0, fn3=0, write_data=00000000, read_data=00000000
[SDM] Spesifix data location 0x0024 00, 00, 00, 00
[SIM DATA MEM END]
[SIM DATA MEM BEGIN]
[SDM] addr_in=8000018c, _addr_in=ffffe18c, write_addr=018c, read_addr=018c, data_out=00000000
[SDM] wr_en=0, fn3=0, write_data=00000000, read_data=00000000
[SDM] Spesifix data location 0x0024 00, 00, 00, 00
[SIM DATA MEM END]
-----------------------------
Read data: 01428293
>> PC: 8000017c
>> Instruction: 01428293
>> Branch taken: 0
>> RF:
>>>> RF_rsel1: 05
>>>> RF_rdata1: 80000178
>>>> RF_rsel2: 00
>>>> RF_rdata2: 00000000
>>>> RF_wdata_sel:1
>>>> RF_wsel: 05
>>>>>> RF_wen: 1
>>>>>> RF_wdata: 8000018c
>> ALU:
>>>> ALU_OP1_SEL: 0
>>>> ALU_A: 80000178
>>>> ALU_OP2_SEL: 1
>>>> ALU_B: 00000014
>>>> ALU_OUT: 8000018c
>> Imm: 00000014
>> DM:
>>>> DM_wen: 0
>>>> DM_OUT: 00000000
>> Registers:
>>>> R[          0]: 00000000
>>>> R[          1]: 00000000
>>>> R[          2]: 00000000
>>>> R[          3]: 00000000
>>>> R[          4]: 00000000
>>>> R[          5]: 80000178
>>>> R[          6]: 00000000
>>>> R[          7]: 00000000
>>>> R[          8]: 00000000
>>>> R[          9]: 00000000
>>>> R[         10]: 80000000
>>>> R[         11]: 00000000
>>>> R[         12]: 00000000
>>>> R[         13]: 00000000
>>>> R[         14]: 00000000
>>>> R[         15]: 00000000
>>>> R[         16]: 00000000
>>>> R[         17]: 00000000
>>>> R[         18]: 00000000
>>>> R[         19]: 00000000
>>>> R[         20]: 00000000
>>>> R[         21]: 00000000
>>>> R[         22]: 00000000
>>>> R[         23]: 00000000
>>>> R[         24]: 00000000
>>>> R[         25]: 00000000
>>>> R[         26]: 00000000
>>>> R[         27]: 00000000
>>>> R[         28]: 00000000
>>>> R[         29]: 00000000
>>>> R[         30]: 00000000
>>>> R[         31]: 00000000
[SIM DATA MEM BEGIN]
[SDM] addr_in=800001a0, _addr_in=ffffe1a0, write_addr=01a0, read_addr=01a0, data_out=00000000
[SDM] wr_en=0, fn3=0, write_data=00000000, read_data=00000000
[SDM] Spesifix data location 0x0024 00, 00, 00, 00
[SIM DATA MEM END]
[SIM DATA MEM BEGIN]
[SDM] addr_in=80000180, _addr_in=ffffe180, write_addr=0180, read_addr=0180, data_out=00000000
[SDM] wr_en=0, fn3=1, write_data=00000000, read_data=00000000
[SDM] Spesifix data location 0x0024 00, 00, 00, 00
[SIM DATA MEM END]
-----------------------------
Read data: 34129073
>> PC: 80000180
>> Instruction: 34129073
>> Branch taken: 1
>> RF:
>>>> RF_rsel1: 00
>>>> RF_rdata1: 00000000
>>>> RF_rsel2: 00
>>>> RF_rdata2: 00000000
>>>> RF_wdata_sel:0
>>>> RF_wsel: 00
>> ALU:
>>>> ALU_OP1_SEL: 1
>>>> ALU_A: 80000180
>>>> ALU_OP2_SEL: 1
>>>> ALU_B: 00000000
>>>> ALU_OUT: 80000180
>> Imm: 00000000
>> DM:
>>>> DM_wen: 0
>>>> DM_OUT: 00000000
>> Registers:
>>>> R[          0]: 00000000
>>>> R[          1]: 00000000
>>>> R[          2]: 00000000
>>>> R[          3]: 00000000
>>>> R[          4]: 00000000
>>>> R[          5]: 8000018c
>>>> R[          6]: 00000000
>>>> R[          7]: 00000000
>>>> R[          8]: 00000000
>>>> R[          9]: 00000000
>>>> R[         10]: 80000000
>>>> R[         11]: 00000000
>>>> R[         12]: 00000000
>>>> R[         13]: 00000000
>>>> R[         14]: 00000000
>>>> R[         15]: 00000000
>>>> R[         16]: 00000000
>>>> R[         17]: 00000000
>>>> R[         18]: 00000000
>>>> R[         19]: 00000000
>>>> R[         20]: 00000000
>>>> R[         21]: 00000000
>>>> R[         22]: 00000000
>>>> R[         23]: 00000000
>>>> R[         24]: 00000000
>>>> R[         25]: 00000000
>>>> R[         26]: 00000000
>>>> R[         27]: 00000000
>>>> R[         28]: 00000000
>>>> R[         29]: 00000000
>>>> R[         30]: 00000000
>>>> R[         31]: 00000000
[SIM DATA MEM BEGIN]
[SDM] addr_in=80000184, _addr_in=ffffe184, write_addr=0184, read_addr=0184, data_out=00000000
[SDM] wr_en=0, fn3=1, write_data=00000000, read_data=00000000
[SDM] Spesifix data location 0x0024 00, 00, 00, 00
[SIM DATA MEM END]
[SIM DATA MEM BEGIN]
[SDM] addr_in=80000184, _addr_in=ffffe184, write_addr=0184, read_addr=0184, data_out=00000000
[SDM] wr_en=0, fn3=2, write_data=00000000, read_data=00000000
[SDM] Spesifix data location 0x0024 00, 00, 00, 00
[SIM DATA MEM END]
-----------------------------
Read data: f1402573
>> PC: 80000184
>> Instruction: f1402573
>> Branch taken: 1
>> RF:
>>>> RF_rsel1: 00
>>>> RF_rdata1: 00000000
>>>> RF_rsel2: 00
>>>> RF_rdata2: 00000000
>>>> RF_wdata_sel:0
>>>> RF_wsel: 0a
>> ALU:
>>>> ALU_OP1_SEL: 1
>>>> ALU_A: 80000184
>>>> ALU_OP2_SEL: 1
>>>> ALU_B: 00000000
>>>> ALU_OUT: 80000184
>> Imm: 00000000
>> DM:
>>>> DM_wen: 0
>>>> DM_OUT: 00000000
>> Registers:
>>>> R[          0]: 00000000
>>>> R[          1]: 00000000
>>>> R[          2]: 00000000
>>>> R[          3]: 00000000
>>>> R[          4]: 00000000
>>>> R[          5]: 8000018c
>>>> R[          6]: 00000000
>>>> R[          7]: 00000000
>>>> R[          8]: 00000000
>>>> R[          9]: 00000000
>>>> R[         10]: 80000000
>>>> R[         11]: 00000000
>>>> R[         12]: 00000000
>>>> R[         13]: 00000000
>>>> R[         14]: 00000000
>>>> R[         15]: 00000000
>>>> R[         16]: 00000000
>>>> R[         17]: 00000000
>>>> R[         18]: 00000000
>>>> R[         19]: 00000000
>>>> R[         20]: 00000000
>>>> R[         21]: 00000000
>>>> R[         22]: 00000000
>>>> R[         23]: 00000000
>>>> R[         24]: 00000000
>>>> R[         25]: 00000000
>>>> R[         26]: 00000000
>>>> R[         27]: 00000000
>>>> R[         28]: 00000000
>>>> R[         29]: 00000000
>>>> R[         30]: 00000000
>>>> R[         31]: 00000000
[SIM DATA MEM BEGIN]
[SDM] addr_in=80000188, _addr_in=ffffe188, write_addr=0188, read_addr=0188, data_out=00000000
[SDM] wr_en=0, fn3=2, write_data=00000000, read_data=00000000
[SDM] Spesifix data location 0x0024 00, 00, 00, 00
[SIM DATA MEM END]
[SIM DATA MEM BEGIN]
[SDM] addr_in=80000188, _addr_in=ffffe188, write_addr=0188, read_addr=0188, data_out=00000000
[SDM] wr_en=0, fn3=0, write_data=00000000, read_data=00000000
[SDM] Spesifix data location 0x0024 00, 00, 00, 00
[SIM DATA MEM END]
-----------------------------
Read data: 30200073
>> PC: 80000188
>> Instruction: 30200073
>> Branch taken: 1
>> RF:
>>>> RF_rsel1: 00
>>>> RF_rdata1: 00000000
>>>> RF_rsel2: 00
>>>> RF_rdata2: 00000000
>>>> RF_wdata_sel:0
>>>> RF_wsel: 00
>> ALU:
>>>> ALU_OP1_SEL: 1
>>>> ALU_A: 80000188
>>>> ALU_OP2_SEL: 1
>>>> ALU_B: 00000000
>>>> ALU_OUT: 80000188
>> Imm: 00000000
>> DM:
>>>> DM_wen: 0
>>>> DM_OUT: 00000000
>> Registers:
>>>> R[          0]: 00000000
>>>> R[          1]: 00000000
>>>> R[          2]: 00000000
>>>> R[          3]: 00000000
>>>> R[          4]: 00000000
>>>> R[          5]: 8000018c
>>>> R[          6]: 00000000
>>>> R[          7]: 00000000
>>>> R[          8]: 00000000
>>>> R[          9]: 00000000
>>>> R[         10]: 80000000
>>>> R[         11]: 00000000
>>>> R[         12]: 00000000
>>>> R[         13]: 00000000
>>>> R[         14]: 00000000
>>>> R[         15]: 00000000
>>>> R[         16]: 00000000
>>>> R[         17]: 00000000
>>>> R[         18]: 00000000
>>>> R[         19]: 00000000
>>>> R[         20]: 00000000
>>>> R[         21]: 00000000
>>>> R[         22]: 00000000
>>>> R[         23]: 00000000
>>>> R[         24]: 00000000
>>>> R[         25]: 00000000
>>>> R[         26]: 00000000
>>>> R[         27]: 00000000
>>>> R[         28]: 00000000
>>>> R[         29]: 00000000
>>>> R[         30]: 00000000
>>>> R[         31]: 00000000
[SIM DATA MEM BEGIN]
[SDM] addr_in=8000018c, _addr_in=ffffe18c, write_addr=018c, read_addr=018c, data_out=00000000
[SDM] wr_en=0, fn3=0, write_data=00000000, read_data=00000000
[SDM] Spesifix data location 0x0024 00, 00, 00, 00
[SIM DATA MEM END]
[SIM DATA MEM BEGIN]
[SDM] addr_in=00000002, _addr_in=7fffe002, write_addr=0002, read_addr=0002, data_out=00000000
[SDM] wr_en=0, fn3=0, write_data=00000000, read_data=00000000
[SDM] Spesifix data location 0x0024 00, 00, 00, 00
[SIM DATA MEM END]
-----------------------------
Read data: 00200193
>> PC: 8000018c
>> Instruction: 00200193
>> Branch taken: 1
>> RF:
>>>> RF_rsel1: 00
>>>> RF_rdata1: 00000000
>>>> RF_rsel2: 00
>>>> RF_rdata2: 00000000
>>>> RF_wdata_sel:1
>>>> RF_wsel: 03
>>>>>> RF_wen: 1
>>>>>> RF_wdata: 00000002
>> ALU:
>>>> ALU_OP1_SEL: 0
>>>> ALU_A: 00000000
>>>> ALU_OP2_SEL: 1
>>>> ALU_B: 00000002
>>>> ALU_OUT: 00000002
>> Imm: 00000002
>> DM:
>>>> DM_wen: 0
>>>> DM_OUT: 00000000
>> Registers:
>>>> R[          0]: 00000000
>>>> R[          1]: 00000000
>>>> R[          2]: 00000000
>>>> R[          3]: 00000000
>>>> R[          4]: 00000000
>>>> R[          5]: 8000018c
>>>> R[          6]: 00000000
>>>> R[          7]: 00000000
>>>> R[          8]: 00000000
>>>> R[          9]: 00000000
>>>> R[         10]: 80000000
>>>> R[         11]: 00000000
>>>> R[         12]: 00000000
>>>> R[         13]: 00000000
>>>> R[         14]: 00000000
>>>> R[         15]: 00000000
>>>> R[         16]: 00000000
>>>> R[         17]: 00000000
>>>> R[         18]: 00000000
>>>> R[         19]: 00000000
>>>> R[         20]: 00000000
>>>> R[         21]: 00000000
>>>> R[         22]: 00000000
>>>> R[         23]: 00000000
>>>> R[         24]: 00000000
>>>> R[         25]: 00000000
>>>> R[         26]: 00000000
>>>> R[         27]: 00000000
>>>> R[         28]: 00000000
>>>> R[         29]: 00000000
>>>> R[         30]: 00000000
>>>> R[         31]: 00000000
[SIM DATA MEM BEGIN]
[SDM] addr_in=00000002, _addr_in=7fffe002, write_addr=0002, read_addr=0002, data_out=00000000
[SDM] wr_en=0, fn3=0, write_data=00000000, read_data=00000000
[SDM] Spesifix data location 0x0024 00, 00, 00, 00
[SIM DATA MEM END]
[SIM DATA MEM BEGIN]
[SDM] addr_in=80002190, _addr_in=00000190, write_addr=0190, read_addr=0190, data_out=deadbeef
[SDM] wr_en=0, fn3=2, write_data=00000000, read_data=deadbeef
[SDM] Spesifix data location 0x0024 00, 00, 00, 00
[SIM DATA MEM END]
-----------------------------
Read data: 00002117
>> PC: 80000190
>> Instruction: 00002117
>> Branch taken: 1
>> RF:
>>>> RF_rsel1: 00
>>>> RF_rdata1: 00000000
>>>> RF_rsel2: 00
>>>> RF_rdata2: 00000000
>>>> RF_wdata_sel:1
>>>> RF_wsel: 02
>>>>>> RF_wen: 1
>>>>>> RF_wdata: 80002190
>> ALU:
>>>> ALU_OP1_SEL: 1
>>>> ALU_A: 80000190
>>>> ALU_OP2_SEL: 1
>>>> ALU_B: 00002000
>>>> ALU_OUT: 80002190
>> Imm: 00002000
>> DM:
>>>> DM_wen: 0
>>>> DM_OUT: deadbeef
>> Registers:
>>>> R[          0]: 00000000
>>>> R[          1]: 00000000
>>>> R[          2]: 00000000
>>>> R[          3]: 00000002
>>>> R[          4]: 00000000
>>>> R[          5]: 8000018c
>>>> R[          6]: 00000000
>>>> R[          7]: 00000000
>>>> R[          8]: 00000000
>>>> R[          9]: 00000000
>>>> R[         10]: 80000000
>>>> R[         11]: 00000000
>>>> R[         12]: 00000000
>>>> R[         13]: 00000000
>>>> R[         14]: 00000000
>>>> R[         15]: 00000000
>>>> R[         16]: 00000000
>>>> R[         17]: 00000000
>>>> R[         18]: 00000000
>>>> R[         19]: 00000000
>>>> R[         20]: 00000000
>>>> R[         21]: 00000000
>>>> R[         22]: 00000000
>>>> R[         23]: 00000000
>>>> R[         24]: 00000000
>>>> R[         25]: 00000000
>>>> R[         26]: 00000000
>>>> R[         27]: 00000000
>>>> R[         28]: 00000000
>>>> R[         29]: 00000000
>>>> R[         30]: 00000000
>>>> R[         31]: 00000000
[SIM DATA MEM BEGIN]
[SDM] addr_in=80002194, _addr_in=00000194, write_addr=0194, read_addr=0194, data_out=deadbeef
[SDM] wr_en=0, fn3=2, write_data=00000000, read_data=deadbeef
[SDM] Spesifix data location 0x0024 00, 00, 00, 00
[SIM DATA MEM END]
[SIM DATA MEM BEGIN]
[SDM] addr_in=80002000, _addr_in=00000000, write_addr=0000, read_addr=0000, data_out=00000000
[SDM] wr_en=0, fn3=0, write_data=00000000, read_data=00000000
[SDM] Spesifix data location 0x0024 00, 00, 00, 00
[SIM DATA MEM END]
-----------------------------
Read data: e7010113
>> PC: 80000194
>> Instruction: e7010113
>> Branch taken: 0
>> RF:
>>>> RF_rsel1: 02
>>>> RF_rdata1: 80002190
>>>> RF_rsel2: 00
>>>> RF_rdata2: 00000000
>>>> RF_wdata_sel:1
>>>> RF_wsel: 02
>>>>>> RF_wen: 1
>>>>>> RF_wdata: 80002000
>> ALU:
>>>> ALU_OP1_SEL: 0
>>>> ALU_A: 80002190
>>>> ALU_OP2_SEL: 1
>>>> ALU_B: fffffe70
>>>> ALU_OUT: 80002000
>> Imm: fffffe70
>> DM:
>>>> DM_wen: 0
>>>> DM_OUT: 00000000
>> Registers:
>>>> R[          0]: 00000000
>>>> R[          1]: 00000000
>>>> R[          2]: 80002190
>>>> R[          3]: 00000002
>>>> R[          4]: 00000000
>>>> R[          5]: 8000018c
>>>> R[          6]: 00000000
>>>> R[          7]: 00000000
>>>> R[          8]: 00000000
>>>> R[          9]: 00000000
>>>> R[         10]: 80000000
>>>> R[         11]: 00000000
>>>> R[         12]: 00000000
>>>> R[         13]: 00000000
>>>> R[         14]: 00000000
>>>> R[         15]: 00000000
>>>> R[         16]: 00000000
>>>> R[         17]: 00000000
>>>> R[         18]: 00000000
>>>> R[         19]: 00000000
>>>> R[         20]: 00000000
>>>> R[         21]: 00000000
>>>> R[         22]: 00000000
>>>> R[         23]: 00000000
>>>> R[         24]: 00000000
>>>> R[         25]: 00000000
>>>> R[         26]: 00000000
>>>> R[         27]: 00000000
>>>> R[         28]: 00000000
>>>> R[         29]: 00000000
>>>> R[         30]: 00000000
>>>> R[         31]: 00000000
[SIM DATA MEM BEGIN]
[SDM] addr_in=80001e70, _addr_in=fffffe70, write_addr=0e70, read_addr=0e70, data_out=00000000
[SDM] wr_en=0, fn3=0, write_data=00000000, read_data=00000000
[SDM] Spesifix data location 0x0024 00, 00, 00, 00
[SIM DATA MEM END]
[SIM DATA MEM BEGIN]
[SDM] addr_in=00aa0000, _addr_in=80a9e000, write_addr=0000, read_addr=0000, data_out=00000000
[SDM] wr_en=0, fn3=0, write_data=00000000, read_data=00000000
[SDM] Spesifix data location 0x0024 00, 00, 00, 00
[SIM DATA MEM END]
-----------------------------
Read data: 00aa00b7
>> PC: 80000198
>> Instruction: 00aa00b7
>> Branch taken: 1
>> RF:
>>>> RF_rsel1: 00
>>>> RF_rdata1: 00000000
>>>> RF_rsel2: 00
>>>> RF_rdata2: 00000000
>>>> RF_wdata_sel:1
>>>> RF_wsel: 01
>>>>>> RF_wen: 1
>>>>>> RF_wdata: 00aa0000
>> ALU:
>>>> ALU_OP1_SEL: 0
>>>> ALU_A: 00000000
>>>> ALU_OP2_SEL: 1
>>>> ALU_B: 00aa0000
>>>> ALU_OUT: 00aa0000
>> Imm: 00aa0000
>> DM:
>>>> DM_wen: 0
>>>> DM_OUT: 00000000
>> Registers:
>>>> R[          0]: 00000000
>>>> R[          1]: 00000000
>>>> R[          2]: 80002000
>>>> R[          3]: 00000002
>>>> R[          4]: 00000000
>>>> R[          5]: 8000018c
>>>> R[          6]: 00000000
>>>> R[          7]: 00000000
>>>> R[          8]: 00000000
>>>> R[          9]: 00000000
>>>> R[         10]: 80000000
>>>> R[         11]: 00000000
>>>> R[         12]: 00000000
>>>> R[         13]: 00000000
>>>> R[         14]: 00000000
>>>> R[         15]: 00000000
>>>> R[         16]: 00000000
>>>> R[         17]: 00000000
>>>> R[         18]: 00000000
>>>> R[         19]: 00000000
>>>> R[         20]: 00000000
>>>> R[         21]: 00000000
>>>> R[         22]: 00000000
>>>> R[         23]: 00000000
>>>> R[         24]: 00000000
>>>> R[         25]: 00000000
>>>> R[         26]: 00000000
>>>> R[         27]: 00000000
>>>> R[         28]: 00000000
>>>> R[         29]: 00000000
>>>> R[         30]: 00000000
>>>> R[         31]: 00000000
[SIM DATA MEM BEGIN]
[SDM] addr_in=00aa0000, _addr_in=80a9e000, write_addr=0000, read_addr=0000, data_out=00000000
[SDM] wr_en=0, fn3=0, write_data=00000000, read_data=00000000
[SDM] Spesifix data location 0x0024 00, 00, 00, 00
[SIM DATA MEM END]
[SIM DATA MEM BEGIN]
[SDM] addr_in=00aa00aa, _addr_in=80a9e0aa, write_addr=00aa, read_addr=00aa, data_out=ffffffef
[SDM] wr_en=0, fn3=0, write_data=00000000, read_data=deadbeef
[SDM] Spesifix data location 0x0024 00, 00, 00, 00
[SIM DATA MEM END]
-----------------------------
Read data: 0aa08093
>> PC: 8000019c
>> Instruction: 0aa08093
>> Branch taken: 0
>> RF:
>>>> RF_rsel1: 01
>>>> RF_rdata1: 00aa0000
>>>> RF_rsel2: 00
>>>> RF_rdata2: 00000000
>>>> RF_wdata_sel:1
>>>> RF_wsel: 01
>>>>>> RF_wen: 1
>>>>>> RF_wdata: 00aa00aa
>> ALU:
>>>> ALU_OP1_SEL: 0
>>>> ALU_A: 00aa0000
>>>> ALU_OP2_SEL: 1
>>>> ALU_B: 000000aa
>>>> ALU_OUT: 00aa00aa
>> Imm: 000000aa
>> DM:
>>>> DM_wen: 0
>>>> DM_OUT: ffffffef
>> Registers:
>>>> R[          0]: 00000000
>>>> R[          1]: 00aa0000
>>>> R[          2]: 80002000
>>>> R[          3]: 00000002
>>>> R[          4]: 00000000
>>>> R[          5]: 8000018c
>>>> R[          6]: 00000000
>>>> R[          7]: 00000000
>>>> R[          8]: 00000000
>>>> R[          9]: 00000000
>>>> R[         10]: 80000000
>>>> R[         11]: 00000000
>>>> R[         12]: 00000000
>>>> R[         13]: 00000000
>>>> R[         14]: 00000000
>>>> R[         15]: 00000000
>>>> R[         16]: 00000000
>>>> R[         17]: 00000000
>>>> R[         18]: 00000000
>>>> R[         19]: 00000000
>>>> R[         20]: 00000000
>>>> R[         21]: 00000000
>>>> R[         22]: 00000000
>>>> R[         23]: 00000000
>>>> R[         24]: 00000000
>>>> R[         25]: 00000000
>>>> R[         26]: 00000000
>>>> R[         27]: 00000000
>>>> R[         28]: 00000000
>>>> R[         29]: 00000000
>>>> R[         30]: 00000000
>>>> R[         31]: 00000000
[SIM DATA MEM BEGIN]
[SDM] addr_in=00aa0154, _addr_in=80a9e154, write_addr=0154, read_addr=0154, data_out=ffffffef
[SDM] wr_en=0, fn3=0, write_data=00000000, read_data=deadbeef
[SDM] Spesifix data location 0x0024 00, 00, 00, 00
[SIM DATA MEM END]
[SIM DATA MEM BEGIN]
[SDM] addr_in=800001a0, _addr_in=ffffe1a0, write_addr=01a0, read_addr=01a0, data_out=00000000
[SDM] wr_en=0, fn3=0, write_data=00000000, read_data=00000000
[SDM] Spesifix data location 0x0024 00, 00, 00, 00
[SIM DATA MEM END]
-----------------------------
Read data: 00000797
>> PC: 800001a0
>> Instruction: 00000797
>> Branch taken: 1
>> RF:
>>>> RF_rsel1: 00
>>>> RF_rdata1: 00000000
>>>> RF_rsel2: 00
>>>> RF_rdata2: 00000000
>>>> RF_wdata_sel:1
>>>> RF_wsel: 0f
>>>>>> RF_wen: 1
>>>>>> RF_wdata: 800001a0
>> ALU:
>>>> ALU_OP1_SEL: 1
>>>> ALU_A: 800001a0
>>>> ALU_OP2_SEL: 1
>>>> ALU_B: 00000000
>>>> ALU_OUT: 800001a0
>> Imm: 00000000
>> DM:
>>>> DM_wen: 0
>>>> DM_OUT: 00000000
>> Registers:
>>>> R[          0]: 00000000
>>>> R[          1]: 00aa00aa
>>>> R[          2]: 80002000
>>>> R[          3]: 00000002
>>>> R[          4]: 00000000
>>>> R[          5]: 8000018c
>>>> R[          6]: 00000000
>>>> R[          7]: 00000000
>>>> R[          8]: 00000000
>>>> R[          9]: 00000000
>>>> R[         10]: 80000000
>>>> R[         11]: 00000000
>>>> R[         12]: 00000000
>>>> R[         13]: 00000000
>>>> R[         14]: 00000000
>>>> R[         15]: 00000000
>>>> R[         16]: 00000000
>>>> R[         17]: 00000000
>>>> R[         18]: 00000000
>>>> R[         19]: 00000000
>>>> R[         20]: 00000000
>>>> R[         21]: 00000000
>>>> R[         22]: 00000000
>>>> R[         23]: 00000000
>>>> R[         24]: 00000000
>>>> R[         25]: 00000000
>>>> R[         26]: 00000000
>>>> R[         27]: 00000000
>>>> R[         28]: 00000000
>>>> R[         29]: 00000000
>>>> R[         30]: 00000000
>>>> R[         31]: 00000000
[SIM DATA MEM BEGIN]
[SDM] addr_in=800001a4, _addr_in=ffffe1a4, write_addr=01a4, read_addr=01a4, data_out=00000000
[SDM] wr_en=0, fn3=0, write_data=00000000, read_data=00000000
[SDM] Spesifix data location 0x0024 00, 00, 00, 00
[SIM DATA MEM END]
[SIM DATA MEM BEGIN]
[SDM] addr_in=800001b4, _addr_in=ffffe1b4, write_addr=01b4, read_addr=01b4, data_out=00000000
[SDM] wr_en=0, fn3=0, write_data=00000000, read_data=00000000
[SDM] Spesifix data location 0x0024 00, 00, 00, 00
[SIM DATA MEM END]
-----------------------------
Read data: 01478793
>> PC: 800001a4
>> Instruction: 01478793
>> Branch taken: 0
>> RF:
>>>> RF_rsel1: 0f
>>>> RF_rdata1: 800001a0
>>>> RF_rsel2: 00
>>>> RF_rdata2: 00000000
>>>> RF_wdata_sel:1
>>>> RF_wsel: 0f
>>>>>> RF_wen: 1
>>>>>> RF_wdata: 800001b4
>> ALU:
>>>> ALU_OP1_SEL: 0
>>>> ALU_A: 800001a0
>>>> ALU_OP2_SEL: 1
>>>> ALU_B: 00000014
>>>> ALU_OUT: 800001b4
>> Imm: 00000014
>> DM:
>>>> DM_wen: 0
>>>> DM_OUT: 00000000
>> Registers:
>>>> R[          0]: 00000000
>>>> R[          1]: 00aa00aa
>>>> R[          2]: 80002000
>>>> R[          3]: 00000002
>>>> R[          4]: 00000000
>>>> R[          5]: 8000018c
>>>> R[          6]: 00000000
>>>> R[          7]: 00000000
>>>> R[          8]: 00000000
>>>> R[          9]: 00000000
>>>> R[         10]: 80000000
>>>> R[         11]: 00000000
>>>> R[         12]: 00000000
>>>> R[         13]: 00000000
>>>> R[         14]: 00000000
>>>> R[         15]: 800001a0
>>>> R[         16]: 00000000
>>>> R[         17]: 00000000
>>>> R[         18]: 00000000
>>>> R[         19]: 00000000
>>>> R[         20]: 00000000
>>>> R[         21]: 00000000
>>>> R[         22]: 00000000
>>>> R[         23]: 00000000
>>>> R[         24]: 00000000
>>>> R[         25]: 00000000
>>>> R[         26]: 00000000
>>>> R[         27]: 00000000
>>>> R[         28]: 00000000
>>>> R[         29]: 00000000
>>>> R[         30]: 00000000
>>>> R[         31]: 00000000
[SIM DATA MEM BEGIN]
[SDM] addr_in=800001c8, _addr_in=ffffe1c8, write_addr=01c8, read_addr=01c8, data_out=00000000
[SDM] wr_en=0, fn3=0, write_data=00000000, read_data=00000000
[SDM] Spesifix data location 0x0024 00, 00, 00, 00
[SIM DATA MEM END]
[SIM DATA MEM BEGIN]
[SDM] addr_in=80002000, _addr_in=00000000, write_addr=0000, read_addr=0000, data_out=00000000
[SDM] wr_en=1, fn3=2, write_data=00aa00aa, read_data=00000000
[SDM] Spesifix data location 0x0024 00, 00, 00, 00
[SIM DATA MEM END]
-----------------------------
Read data: 00112023
>> PC: 800001a8
>> Instruction: 00112023
>> Branch taken: 0
>> RF:
>>>> RF_rsel1: 02
>>>> RF_rdata1: 80002000
>>>> RF_rsel2: 01
>>>> RF_rdata2: 00aa00aa
>>>> RF_wdata_sel:2
>>>> RF_wsel: 00
>> ALU:
>>>> ALU_OP1_SEL: 0
>>>> ALU_A: 80002000
>>>> ALU_OP2_SEL: 1
>>>> ALU_B: 00000000
>>>> ALU_OUT: 80002000
>> Imm: 00000000
>> DM:
>>>> DM_wen: 1
>>>>>> DM_ADDR: 80002000
>>>>>> DM_IN: 00aa00aa
>>>> DM_OUT: 00000000
>> Registers:
>>>> R[          0]: 00000000
>>>> R[          1]: 00aa00aa
>>>> R[          2]: 80002000
>>>> R[          3]: 00000002
>>>> R[          4]: 00000000
>>>> R[          5]: 8000018c
>>>> R[          6]: 00000000
>>>> R[          7]: 00000000
>>>> R[          8]: 00000000
>>>> R[          9]: 00000000
>>>> R[         10]: 80000000
>>>> R[         11]: 00000000
>>>> R[         12]: 00000000
>>>> R[         13]: 00000000
>>>> R[         14]: 00000000
>>>> R[         15]: 800001b4
>>>> R[         16]: 00000000
>>>> R[         17]: 00000000
>>>> R[         18]: 00000000
>>>> R[         19]: 00000000
>>>> R[         20]: 00000000
>>>> R[         21]: 00000000
>>>> R[         22]: 00000000
>>>> R[         23]: 00000000
>>>> R[         24]: 00000000
>>>> R[         25]: 00000000
>>>> R[         26]: 00000000
>>>> R[         27]: 00000000
>>>> R[         28]: 00000000
>>>> R[         29]: 00000000
>>>> R[         30]: 00000000
>>>> R[         31]: 00000000
[SIM DATA MEM BEGIN]
[SDM] addr_in=80002000, _addr_in=00000000, write_addr=0000, read_addr=0000, data_out=00000000
[SDM] wr_en=1, fn3=2, write_data=00aa00aa, read_data=00000000
[SDM] Spesifix data location 0x0024 00, 00, 00, 00
[SIM DATA MEM END]
[SIM DATA MEM BEGIN]
[SDM] addr_in=80002000, _addr_in=00000000, write_addr=0000, read_addr=0000, data_out=00aa00aa
[SDM] wr_en=0, fn3=2, write_data=00000000, read_data=00aa00aa
[SDM] Spesifix data location 0x0024 00, 00, 00, 00
[SIM DATA MEM END]
-----------------------------
Read data: 00012703
>> PC: 800001ac
>> Instruction: 00012703
>> Branch taken: 0
>> RF:
>>>> RF_rsel1: 02
>>>> RF_rdata1: 80002000
>>>> RF_rsel2: 00
>>>> RF_rdata2: 00000000
>>>> RF_wdata_sel:2
>>>> RF_wsel: 0e
>>>>>> RF_wen: 1
>>>>>> RF_wdata: 00aa00aa
>> ALU:
>>>> ALU_OP1_SEL: 0
>>>> ALU_A: 80002000
>>>> ALU_OP2_SEL: 1
>>>> ALU_B: 00000000
>>>> ALU_OUT: 80002000
>> Imm: 00000000
>> DM:
>>>> DM_wen: 0
>>>> DM_OUT: 00aa00aa
>> Registers:
>>>> R[          0]: 00000000
>>>> R[          1]: 00aa00aa
>>>> R[          2]: 80002000
>>>> R[          3]: 00000002
>>>> R[          4]: 00000000
>>>> R[          5]: 8000018c
>>>> R[          6]: 00000000
>>>> R[          7]: 00000000
>>>> R[          8]: 00000000
>>>> R[          9]: 00000000
>>>> R[         10]: 80000000
>>>> R[         11]: 00000000
>>>> R[         12]: 00000000
>>>> R[         13]: 00000000
>>>> R[         14]: 00000000
>>>> R[         15]: 800001b4
>>>> R[         16]: 00000000
>>>> R[         17]: 00000000
>>>> R[         18]: 00000000
>>>> R[         19]: 00000000
>>>> R[         20]: 00000000
>>>> R[         21]: 00000000
>>>> R[         22]: 00000000
>>>> R[         23]: 00000000
>>>> R[         24]: 00000000
>>>> R[         25]: 00000000
>>>> R[         26]: 00000000
>>>> R[         27]: 00000000
>>>> R[         28]: 00000000
>>>> R[         29]: 00000000
>>>> R[         30]: 00000000
>>>> R[         31]: 00000000
[SIM DATA MEM BEGIN]
[SDM] addr_in=80002000, _addr_in=00000000, write_addr=0000, read_addr=0000, data_out=00aa00aa
[SDM] wr_en=0, fn3=2, write_data=00000000, read_data=00aa00aa
[SDM] Spesifix data location 0x0024 00, 00, 00, 00
[SIM DATA MEM END]
[SIM DATA MEM BEGIN]
[SDM] addr_in=800001b8, _addr_in=ffffe1b8, write_addr=01b8, read_addr=01b8, data_out=ffffffaa
[SDM] wr_en=0, fn3=0, write_data=00000000, read_data=00aa00aa
[SDM] Spesifix data location 0x0024 00, 00, 00, 00
[SIM DATA MEM END]
-----------------------------
Read data: 0080006f
>> PC: 800001b0
>> Instruction: 0080006f
>> Branch taken: 1
>> RF:
>>>> RF_rsel1: 00
>>>> RF_rdata1: 00000000
>>>> RF_rsel2: 00
>>>> RF_rdata2: 00000000
>>>> RF_wdata_sel:0
>>>> RF_wsel: 00
>>>>>> RF_wen: 1
>>>>>> RF_wdata: 800001b4
>> ALU:
>>>> ALU_OP1_SEL: 1
>>>> ALU_A: 800001b0
>>>> ALU_OP2_SEL: 1
>>>> ALU_B: 00000008
>>>> ALU_OUT: 800001b8
>> Imm: 00000008
>> DM:
>>>> DM_wen: 0
>>>> DM_OUT: ffffffaa
>> Registers:
>>>> R[          0]: 00000000
>>>> R[          1]: 00aa00aa
>>>> R[          2]: 80002000
>>>> R[          3]: 00000002
>>>> R[          4]: 00000000
>>>> R[          5]: 8000018c
>>>> R[          6]: 00000000
>>>> R[          7]: 00000000
>>>> R[          8]: 00000000
>>>> R[          9]: 00000000
>>>> R[         10]: 80000000
>>>> R[         11]: 00000000
>>>> R[         12]: 00000000
>>>> R[         13]: 00000000
>>>> R[         14]: 00aa00aa
>>>> R[         15]: 800001b4
>>>> R[         16]: 00000000
>>>> R[         17]: 00000000
>>>> R[         18]: 00000000
>>>> R[         19]: 00000000
>>>> R[         20]: 00000000
>>>> R[         21]: 00000000
>>>> R[         22]: 00000000
>>>> R[         23]: 00000000
>>>> R[         24]: 00000000
>>>> R[         25]: 00000000
>>>> R[         26]: 00000000
>>>> R[         27]: 00000000
>>>> R[         28]: 00000000
>>>> R[         29]: 00000000
>>>> R[         30]: 00000000
>>>> R[         31]: 00000000
[SIM DATA MEM BEGIN]
[SDM] addr_in=800001c0, _addr_in=ffffe1c0, write_addr=01c0, read_addr=01c0, data_out=ffffffaa
[SDM] wr_en=0, fn3=0, write_data=00000000, read_data=00aa00aa
[SDM] Spesifix data location 0x0024 00, 00, 00, 00
[SIM DATA MEM END]
[SIM DATA MEM BEGIN]
[SDM] addr_in=00aa0000, _addr_in=80a9e000, write_addr=0000, read_addr=0000, data_out=00000000
[SDM] wr_en=0, fn3=0, write_data=00000000, read_data=00000000
[SDM] Spesifix data location 0x0024 00, 00, 00, 00
[SIM DATA MEM END]
-----------------------------
Read data: 00aa03b7
>> PC: 800001b8
>> Instruction: 00aa03b7
>> Branch taken: 1
>> RF:
>>>> RF_rsel1: 00
>>>> RF_rdata1: 00000000
>>>> RF_rsel2: 00
>>>> RF_rdata2: 00000000
>>>> RF_wdata_sel:1
>>>> RF_wsel: 07
>>>>>> RF_wen: 1
>>>>>> RF_wdata: 00aa0000
>> ALU:
>>>> ALU_OP1_SEL: 0
>>>> ALU_A: 00000000
>>>> ALU_OP2_SEL: 1
>>>> ALU_B: 00aa0000
>>>> ALU_OUT: 00aa0000
>> Imm: 00aa0000
>> DM:
>>>> DM_wen: 0
>>>> DM_OUT: 00000000
>> Registers:
>>>> R[          0]: 00000000
>>>> R[          1]: 00aa00aa
>>>> R[          2]: 80002000
>>>> R[          3]: 00000002
>>>> R[          4]: 00000000
>>>> R[          5]: 8000018c
>>>> R[          6]: 00000000
>>>> R[          7]: 00000000
>>>> R[          8]: 00000000
>>>> R[          9]: 00000000
>>>> R[         10]: 80000000
>>>> R[         11]: 00000000
>>>> R[         12]: 00000000
>>>> R[         13]: 00000000
>>>> R[         14]: 00aa00aa
>>>> R[         15]: 800001b4
>>>> R[         16]: 00000000
>>>> R[         17]: 00000000
>>>> R[         18]: 00000000
>>>> R[         19]: 00000000
>>>> R[         20]: 00000000
>>>> R[         21]: 00000000
>>>> R[         22]: 00000000
>>>> R[         23]: 00000000
>>>> R[         24]: 00000000
>>>> R[         25]: 00000000
>>>> R[         26]: 00000000
>>>> R[         27]: 00000000
>>>> R[         28]: 00000000
>>>> R[         29]: 00000000
>>>> R[         30]: 00000000
>>>> R[         31]: 00000000
[SIM DATA MEM BEGIN]
[SDM] addr_in=00aa0000, _addr_in=80a9e000, write_addr=0000, read_addr=0000, data_out=00000000
[SDM] wr_en=0, fn3=0, write_data=00000000, read_data=00000000
[SDM] Spesifix data location 0x0024 00, 00, 00, 00
[SIM DATA MEM END]
[SIM DATA MEM BEGIN]
[SDM] addr_in=00aa00aa, _addr_in=80a9e0aa, write_addr=00aa, read_addr=00aa, data_out=ffffffaa
[SDM] wr_en=0, fn3=0, write_data=00000000, read_data=00aa00aa
[SDM] Spesifix data location 0x0024 00, 00, 00, 00
[SIM DATA MEM END]
-----------------------------
Read data: 0aa38393
>> PC: 800001bc
>> Instruction: 0aa38393
>> Branch taken: 0
>> RF:
>>>> RF_rsel1: 07
>>>> RF_rdata1: 00aa0000
>>>> RF_rsel2: 00
>>>> RF_rdata2: 00000000
>>>> RF_wdata_sel:1
>>>> RF_wsel: 07
>>>>>> RF_wen: 1
>>>>>> RF_wdata: 00aa00aa
>> ALU:
>>>> ALU_OP1_SEL: 0
>>>> ALU_A: 00aa0000
>>>> ALU_OP2_SEL: 1
>>>> ALU_B: 000000aa
>>>> ALU_OUT: 00aa00aa
>> Imm: 000000aa
>> DM:
>>>> DM_wen: 0
>>>> DM_OUT: ffffffaa
>> Registers:
>>>> R[          0]: 00000000
>>>> R[          1]: 00aa00aa
>>>> R[          2]: 80002000
>>>> R[          3]: 00000002
>>>> R[          4]: 00000000
>>>> R[          5]: 8000018c
>>>> R[          6]: 00000000
>>>> R[          7]: 00aa0000
>>>> R[          8]: 00000000
>>>> R[          9]: 00000000
>>>> R[         10]: 80000000
>>>> R[         11]: 00000000
>>>> R[         12]: 00000000
>>>> R[         13]: 00000000
>>>> R[         14]: 00aa00aa
>>>> R[         15]: 800001b4
>>>> R[         16]: 00000000
>>>> R[         17]: 00000000
>>>> R[         18]: 00000000
>>>> R[         19]: 00000000
>>>> R[         20]: 00000000
>>>> R[         21]: 00000000
>>>> R[         22]: 00000000
>>>> R[         23]: 00000000
>>>> R[         24]: 00000000
>>>> R[         25]: 00000000
>>>> R[         26]: 00000000
>>>> R[         27]: 00000000
>>>> R[         28]: 00000000
>>>> R[         29]: 00000000
>>>> R[         30]: 00000000
>>>> R[         31]: 00000000
[SIM DATA MEM BEGIN]
[SDM] addr_in=00aa0154, _addr_in=80a9e154, write_addr=0154, read_addr=0154, data_out=ffffffaa
[SDM] wr_en=0, fn3=0, write_data=00000000, read_data=00aa00aa
[SDM] Spesifix data location 0x0024 00, 00, 00, 00
[SIM DATA MEM END]
[SIM DATA MEM BEGIN]
[SDM] addr_in=80000690, _addr_in=ffffe690, write_addr=0690, read_addr=0690, data_out=00000000
[SDM] wr_en=0, fn3=1, write_data=00aa00aa, read_data=00000000
[SDM] Spesifix data location 0x0024 00, 00, 00, 00
[SIM DATA MEM END]
-----------------------------
Read data: 4c771863
>> PC: 800001c0
>> Instruction: 4c771863
>> Branch taken: 0
>> RF:
>>>> RF_rsel1: 0e
>>>> RF_rdata1: 00aa00aa
>>>> RF_rsel2: 07
>>>> RF_rdata2: 00aa00aa
>>>> RF_wdata_sel:1
>>>> RF_wsel: 10
>> ALU:
>>>> ALU_OP1_SEL: 1
>>>> ALU_A: 800001c0
>>>> ALU_OP2_SEL: 1
>>>> ALU_B: 000004d0
>>>> ALU_OUT: 80000690
>> Imm: 000004d0
>> DM:
>>>> DM_wen: 0
>>>> DM_OUT: 00000000
>> Registers:
>>>> R[          0]: 00000000
>>>> R[          1]: 00aa00aa
>>>> R[          2]: 80002000
>>>> R[          3]: 00000002
>>>> R[          4]: 00000000
>>>> R[          5]: 8000018c
>>>> R[          6]: 00000000
>>>> R[          7]: 00aa00aa
>>>> R[          8]: 00000000
>>>> R[          9]: 00000000
>>>> R[         10]: 80000000
>>>> R[         11]: 00000000
>>>> R[         12]: 00000000
>>>> R[         13]: 00000000
>>>> R[         14]: 00aa00aa
>>>> R[         15]: 800001b4
>>>> R[         16]: 00000000
>>>> R[         17]: 00000000
>>>> R[         18]: 00000000
>>>> R[         19]: 00000000
>>>> R[         20]: 00000000
>>>> R[         21]: 00000000
>>>> R[         22]: 00000000
>>>> R[         23]: 00000000
>>>> R[         24]: 00000000
>>>> R[         25]: 00000000
>>>> R[         26]: 00000000
>>>> R[         27]: 00000000
>>>> R[         28]: 00000000
>>>> R[         29]: 00000000
>>>> R[         30]: 00000000
>>>> R[         31]: 00000000
[SIM DATA MEM BEGIN]
[SDM] addr_in=80000694, _addr_in=ffffe694, write_addr=0694, read_addr=0694, data_out=00000000
[SDM] wr_en=0, fn3=1, write_data=00aa00aa, read_data=00000000
[SDM] Spesifix data location 0x0024 00, 00, 00, 00
[SIM DATA MEM END]
[SIM DATA MEM BEGIN]
[SDM] addr_in=00000003, _addr_in=7fffe003, write_addr=0003, read_addr=0003, data_out=00000000
[SDM] wr_en=0, fn3=0, write_data=00000000, read_data=00000000
[SDM] Spesifix data location 0x0024 00, 00, 00, 00
[SIM DATA MEM END]
-----------------------------
Read data: 00300193
>> PC: 800001c4
>> Instruction: 00300193
>> Branch taken: 1
>> RF:
>>>> RF_rsel1: 00
>>>> RF_rdata1: 00000000
>>>> RF_rsel2: 00
>>>> RF_rdata2: 00000000
>>>> RF_wdata_sel:1
>>>> RF_wsel: 03
>>>>>> RF_wen: 1
>>>>>> RF_wdata: 00000003
>> ALU:
>>>> ALU_OP1_SEL: 0
>>>> ALU_A: 00000000
>>>> ALU_OP2_SEL: 1
>>>> ALU_B: 00000003
>>>> ALU_OUT: 00000003
>> Imm: 00000003
>> DM:
>>>> DM_wen: 0
>>>> DM_OUT: 00000000
>> Registers:
>>>> R[          0]: 00000000
>>>> R[          1]: 00aa00aa
>>>> R[          2]: 80002000
>>>> R[          3]: 00000002
>>>> R[          4]: 00000000
>>>> R[          5]: 8000018c
>>>> R[          6]: 00000000
>>>> R[          7]: 00aa00aa
>>>> R[          8]: 00000000
>>>> R[          9]: 00000000
>>>> R[         10]: 80000000
>>>> R[         11]: 00000000
>>>> R[         12]: 00000000
>>>> R[         13]: 00000000
>>>> R[         14]: 00aa00aa
>>>> R[         15]: 800001b4
>>>> R[         16]: 00000000
>>>> R[         17]: 00000000
>>>> R[         18]: 00000000
>>>> R[         19]: 00000000
>>>> R[         20]: 00000000
>>>> R[         21]: 00000000
>>>> R[         22]: 00000000
>>>> R[         23]: 00000000
>>>> R[         24]: 00000000
>>>> R[         25]: 00000000
>>>> R[         26]: 00000000
>>>> R[         27]: 00000000
>>>> R[         28]: 00000000
>>>> R[         29]: 00000000
>>>> R[         30]: 00000000
>>>> R[         31]: 00000000
[SIM DATA MEM BEGIN]
[SDM] addr_in=00000003, _addr_in=7fffe003, write_addr=0003, read_addr=0003, data_out=00000000
[SDM] wr_en=0, fn3=0, write_data=00000000, read_data=00000000
[SDM] Spesifix data location 0x0024 00, 00, 00, 00
[SIM DATA MEM END]
[SIM DATA MEM BEGIN]
[SDM] addr_in=800021c8, _addr_in=000001c8, write_addr=01c8, read_addr=01c8, data_out=deadbeef
[SDM] wr_en=0, fn3=2, write_data=00000000, read_data=deadbeef
[SDM] Spesifix data location 0x0024 00, 00, 00, 00
[SIM DATA MEM END]
-----------------------------
Read data: 00002117
>> PC: 800001c8
>> Instruction: 00002117
>> Branch taken: 1
>> RF:
>>>> RF_rsel1: 00
>>>> RF_rdata1: 00000000
>>>> RF_rsel2: 00
>>>> RF_rdata2: 00000000
>>>> RF_wdata_sel:1
>>>> RF_wsel: 02
>>>>>> RF_wen: 1
>>>>>> RF_wdata: 800021c8
>> ALU:
>>>> ALU_OP1_SEL: 1
>>>> ALU_A: 800001c8
>>>> ALU_OP2_SEL: 1
>>>> ALU_B: 00002000
>>>> ALU_OUT: 800021c8
>> Imm: 00002000
>> DM:
>>>> DM_wen: 0
>>>> DM_OUT: deadbeef
>> Registers:
>>>> R[          0]: 00000000
>>>> R[          1]: 00aa00aa
>>>> R[          2]: 80002000
>>>> R[          3]: 00000003
>>>> R[          4]: 00000000
>>>> R[          5]: 8000018c
>>>> R[          6]: 00000000
>>>> R[          7]: 00aa00aa
>>>> R[          8]: 00000000
>>>> R[          9]: 00000000
>>>> R[         10]: 80000000
>>>> R[         11]: 00000000
>>>> R[         12]: 00000000
>>>> R[         13]: 00000000
>>>> R[         14]: 00aa00aa
>>>> R[         15]: 800001b4
>>>> R[         16]: 00000000
>>>> R[         17]: 00000000
>>>> R[         18]: 00000000
>>>> R[         19]: 00000000
>>>> R[         20]: 00000000
>>>> R[         21]: 00000000
>>>> R[         22]: 00000000
>>>> R[         23]: 00000000
>>>> R[         24]: 00000000
>>>> R[         25]: 00000000
>>>> R[         26]: 00000000
>>>> R[         27]: 00000000
>>>> R[         28]: 00000000
>>>> R[         29]: 00000000
>>>> R[         30]: 00000000
>>>> R[         31]: 00000000
[SIM DATA MEM BEGIN]
[SDM] addr_in=800021cc, _addr_in=000001cc, write_addr=01cc, read_addr=01cc, data_out=deadbeef
[SDM] wr_en=0, fn3=2, write_data=00000000, read_data=deadbeef
[SDM] Spesifix data location 0x0024 00, 00, 00, 00
[SIM DATA MEM END]
[SIM DATA MEM BEGIN]
[SDM] addr_in=80002000, _addr_in=00000000, write_addr=0000, read_addr=0000, data_out=00000000
[SDM] wr_en=0, fn3=0, write_data=00000000, read_data=00000000
[SDM] Spesifix data location 0x0024 00, 00, 00, 00
[SIM DATA MEM END]
-----------------------------
Read data: e3810113
>> PC: 800001cc
>> Instruction: e3810113
>> Branch taken: 0
>> RF:
>>>> RF_rsel1: 02
>>>> RF_rdata1: 800021c8
>>>> RF_rsel2: 00
>>>> RF_rdata2: 00000000
>>>> RF_wdata_sel:1
>>>> RF_wsel: 02
>>>>>> RF_wen: 1
>>>>>> RF_wdata: 80002000
>> ALU:
>>>> ALU_OP1_SEL: 0
>>>> ALU_A: 800021c8
>>>> ALU_OP2_SEL: 1
>>>> ALU_B: fffffe38
>>>> ALU_OUT: 80002000
>> Imm: fffffe38
>> DM:
>>>> DM_wen: 0
>>>> DM_OUT: 00000000
>> Registers:
>>>> R[          0]: 00000000
>>>> R[          1]: 00aa00aa
>>>> R[          2]: 800021c8
>>>> R[          3]: 00000003
>>>> R[          4]: 00000000
>>>> R[          5]: 8000018c
>>>> R[          6]: 00000000
>>>> R[          7]: 00aa00aa
>>>> R[          8]: 00000000
>>>> R[          9]: 00000000
>>>> R[         10]: 80000000
>>>> R[         11]: 00000000
>>>> R[         12]: 00000000
>>>> R[         13]: 00000000
>>>> R[         14]: 00aa00aa
>>>> R[         15]: 800001b4
>>>> R[         16]: 00000000
>>>> R[         17]: 00000000
>>>> R[         18]: 00000000
>>>> R[         19]: 00000000
>>>> R[         20]: 00000000
>>>> R[         21]: 00000000
>>>> R[         22]: 00000000
>>>> R[         23]: 00000000
>>>> R[         24]: 00000000
>>>> R[         25]: 00000000
>>>> R[         26]: 00000000
>>>> R[         27]: 00000000
>>>> R[         28]: 00000000
>>>> R[         29]: 00000000
>>>> R[         30]: 00000000
>>>> R[         31]: 00000000
[SIM DATA MEM BEGIN]
[SDM] addr_in=80001e38, _addr_in=fffffe38, write_addr=0e38, read_addr=0e38, data_out=00000000
[SDM] wr_en=0, fn3=0, write_data=00000000, read_data=00000000
[SDM] Spesifix data location 0x0024 00, 00, 00, 00
[SIM DATA MEM END]
[SIM DATA MEM BEGIN]
[SDM] addr_in=aa00b000, _addr_in=2a009000, write_addr=0000, read_addr=0000, data_out=abcdef12
[SDM] wr_en=0, fn3=3, write_data=00000000, read_data=00000000
[SDM] Spesifix data location 0x0024 00, 00, 00, 00
[SIM DATA MEM END]
-----------------------------
Read data: aa00b0b7
>> PC: 800001d0
>> Instruction: aa00b0b7
>> Branch taken: 1
>> RF:
>>>> RF_rsel1: 00
>>>> RF_rdata1: 00000000
>>>> RF_rsel2: 00
>>>> RF_rdata2: 00000000
>>>> RF_wdata_sel:1
>>>> RF_wsel: 01
>>>>>> RF_wen: 1
>>>>>> RF_wdata: aa00b000
>> ALU:
>>>> ALU_OP1_SEL: 0
>>>> ALU_A: 00000000
>>>> ALU_OP2_SEL: 1
>>>> ALU_B: aa00b000
>>>> ALU_OUT: aa00b000
>> Imm: aa00b000
>> DM:
>>>> DM_wen: 0
>>>> DM_OUT: abcdef12
>> Registers:
>>>> R[          0]: 00000000
>>>> R[          1]: 00aa00aa
>>>> R[          2]: 80002000
>>>> R[          3]: 00000003
>>>> R[          4]: 00000000
>>>> R[          5]: 8000018c
>>>> R[          6]: 00000000
>>>> R[          7]: 00aa00aa
>>>> R[          8]: 00000000
>>>> R[          9]: 00000000
>>>> R[         10]: 80000000
>>>> R[         11]: 00000000
>>>> R[         12]: 00000000
>>>> R[         13]: 00000000
>>>> R[         14]: 00aa00aa
>>>> R[         15]: 800001b4
>>>> R[         16]: 00000000
>>>> R[         17]: 00000000
>>>> R[         18]: 00000000
>>>> R[         19]: 00000000
>>>> R[         20]: 00000000
>>>> R[         21]: 00000000
>>>> R[         22]: 00000000
>>>> R[         23]: 00000000
>>>> R[         24]: 00000000
>>>> R[         25]: 00000000
>>>> R[         26]: 00000000
>>>> R[         27]: 00000000
>>>> R[         28]: 00000000
>>>> R[         29]: 00000000
>>>> R[         30]: 00000000
>>>> R[         31]: 00000000
[SIM DATA MEM BEGIN]
[SDM] addr_in=aa00b000, _addr_in=2a009000, write_addr=0000, read_addr=0000, data_out=abcdef12
[SDM] wr_en=0, fn3=3, write_data=00000000, read_data=00000000
[SDM] Spesifix data location 0x0024 00, 00, 00, 00
[SIM DATA MEM END]
[SIM DATA MEM BEGIN]
[SDM] addr_in=aa00aa00, _addr_in=2a008a00, write_addr=0a00, read_addr=0a00, data_out=ffffffaa
[SDM] wr_en=0, fn3=0, write_data=00000000, read_data=00aa00aa
[SDM] Spesifix data location 0x0024 00, 00, 00, 00
[SIM DATA MEM END]
-----------------------------
Read data: a0008093
>> PC: 800001d4
>> Instruction: a0008093
>> Branch taken: 0
>> RF:
>>>> RF_rsel1: 01
>>>> RF_rdata1: aa00b000
>>>> RF_rsel2: 00
>>>> RF_rdata2: 00000000
>>>> RF_wdata_sel:1
>>>> RF_wsel: 01
>>>>>> RF_wen: 1
>>>>>> RF_wdata: aa00aa00
>> ALU:
>>>> ALU_OP1_SEL: 0
>>>> ALU_A: aa00b000
>>>> ALU_OP2_SEL: 1
>>>> ALU_B: fffffa00
>>>> ALU_OUT: aa00aa00
>> Imm: fffffa00
>> DM:
>>>> DM_wen: 0
>>>> DM_OUT: ffffffaa
>> Registers:
>>>> R[          0]: 00000000
>>>> R[          1]: aa00b000
>>>> R[          2]: 80002000
>>>> R[          3]: 00000003
>>>> R[          4]: 00000000
>>>> R[          5]: 8000018c
>>>> R[          6]: 00000000
>>>> R[          7]: 00aa00aa
>>>> R[          8]: 00000000
>>>> R[          9]: 00000000
>>>> R[         10]: 80000000
>>>> R[         11]: 00000000
>>>> R[         12]: 00000000
>>>> R[         13]: 00000000
>>>> R[         14]: 00aa00aa
>>>> R[         15]: 800001b4
>>>> R[         16]: 00000000
>>>> R[         17]: 00000000
>>>> R[         18]: 00000000
>>>> R[         19]: 00000000
>>>> R[         20]: 00000000
>>>> R[         21]: 00000000
>>>> R[         22]: 00000000
>>>> R[         23]: 00000000
>>>> R[         24]: 00000000
>>>> R[         25]: 00000000
>>>> R[         26]: 00000000
>>>> R[         27]: 00000000
>>>> R[         28]: 00000000
>>>> R[         29]: 00000000
>>>> R[         30]: 00000000
>>>> R[         31]: 00000000
[SIM DATA MEM BEGIN]
[SDM] addr_in=aa00a400, _addr_in=2a008400, write_addr=0400, read_addr=0400, data_out=ffffffaa
[SDM] wr_en=0, fn3=0, write_data=00000000, read_data=00aa00aa
[SDM] Spesifix data location 0x0024 00, 00, 00, 00
[SIM DATA MEM END]
[SIM DATA MEM BEGIN]
[SDM] addr_in=800001d8, _addr_in=ffffe1d8, write_addr=01d8, read_addr=01d8, data_out=00000000
[SDM] wr_en=0, fn3=0, write_data=00000000, read_data=00000000
[SDM] Spesifix data location 0x0024 00, 00, 00, 00
[SIM DATA MEM END]
-----------------------------
Read data: 00000797
>> PC: 800001d8
>> Instruction: 00000797
>> Branch taken: 1
>> RF:
>>>> RF_rsel1: 00
>>>> RF_rdata1: 00000000
>>>> RF_rsel2: 00
>>>> RF_rdata2: 00000000
>>>> RF_wdata_sel:1
>>>> RF_wsel: 0f
>>>>>> RF_wen: 1
>>>>>> RF_wdata: 800001d8
>> ALU:
>>>> ALU_OP1_SEL: 1
>>>> ALU_A: 800001d8
>>>> ALU_OP2_SEL: 1
>>>> ALU_B: 00000000
>>>> ALU_OUT: 800001d8
>> Imm: 00000000
>> DM:
>>>> DM_wen: 0
>>>> DM_OUT: 00000000
>> Registers:
>>>> R[          0]: 00000000
>>>> R[          1]: aa00aa00
>>>> R[          2]: 80002000
>>>> R[          3]: 00000003
>>>> R[          4]: 00000000
>>>> R[          5]: 8000018c
>>>> R[          6]: 00000000
>>>> R[          7]: 00aa00aa
>>>> R[          8]: 00000000
>>>> R[          9]: 00000000
>>>> R[         10]: 80000000
>>>> R[         11]: 00000000
>>>> R[         12]: 00000000
>>>> R[         13]: 00000000
>>>> R[         14]: 00aa00aa
>>>> R[         15]: 800001b4
>>>> R[         16]: 00000000
>>>> R[         17]: 00000000
>>>> R[         18]: 00000000
>>>> R[         19]: 00000000
>>>> R[         20]: 00000000
>>>> R[         21]: 00000000
>>>> R[         22]: 00000000
>>>> R[         23]: 00000000
>>>> R[         24]: 00000000
>>>> R[         25]: 00000000
>>>> R[         26]: 00000000
>>>> R[         27]: 00000000
>>>> R[         28]: 00000000
>>>> R[         29]: 00000000
>>>> R[         30]: 00000000
>>>> R[         31]: 00000000
[SIM DATA MEM BEGIN]
[SDM] addr_in=800001dc, _addr_in=ffffe1dc, write_addr=01dc, read_addr=01dc, data_out=00000000
[SDM] wr_en=0, fn3=0, write_data=00000000, read_data=00000000
[SDM] Spesifix data location 0x0024 00, 00, 00, 00
[SIM DATA MEM END]
[SIM DATA MEM BEGIN]
[SDM] addr_in=800001ec, _addr_in=ffffe1ec, write_addr=01ec, read_addr=01ec, data_out=00000000
[SDM] wr_en=0, fn3=0, write_data=00000000, read_data=00000000
[SDM] Spesifix data location 0x0024 00, 00, 00, 00
[SIM DATA MEM END]
-----------------------------
Read data: 01478793
>> PC: 800001dc
>> Instruction: 01478793
>> Branch taken: 0
>> RF:
>>>> RF_rsel1: 0f
>>>> RF_rdata1: 800001d8
>>>> RF_rsel2: 00
>>>> RF_rdata2: 00000000
>>>> RF_wdata_sel:1
>>>> RF_wsel: 0f
>>>>>> RF_wen: 1
>>>>>> RF_wdata: 800001ec
>> ALU:
>>>> ALU_OP1_SEL: 0
>>>> ALU_A: 800001d8
>>>> ALU_OP2_SEL: 1
>>>> ALU_B: 00000014
>>>> ALU_OUT: 800001ec
>> Imm: 00000014
>> DM:
>>>> DM_wen: 0
>>>> DM_OUT: 00000000
>> Registers:
>>>> R[          0]: 00000000
>>>> R[          1]: aa00aa00
>>>> R[          2]: 80002000
>>>> R[          3]: 00000003
>>>> R[          4]: 00000000
>>>> R[          5]: 8000018c
>>>> R[          6]: 00000000
>>>> R[          7]: 00aa00aa
>>>> R[          8]: 00000000
>>>> R[          9]: 00000000
>>>> R[         10]: 80000000
>>>> R[         11]: 00000000
>>>> R[         12]: 00000000
>>>> R[         13]: 00000000
>>>> R[         14]: 00aa00aa
>>>> R[         15]: 800001d8
>>>> R[         16]: 00000000
>>>> R[         17]: 00000000
>>>> R[         18]: 00000000
>>>> R[         19]: 00000000
>>>> R[         20]: 00000000
>>>> R[         21]: 00000000
>>>> R[         22]: 00000000
>>>> R[         23]: 00000000
>>>> R[         24]: 00000000
>>>> R[         25]: 00000000
>>>> R[         26]: 00000000
>>>> R[         27]: 00000000
>>>> R[         28]: 00000000
>>>> R[         29]: 00000000
>>>> R[         30]: 00000000
>>>> R[         31]: 00000000
[SIM DATA MEM BEGIN]
[SDM] addr_in=80000200, _addr_in=ffffe200, write_addr=0200, read_addr=0200, data_out=00000000
[SDM] wr_en=0, fn3=0, write_data=00000000, read_data=00000000
[SDM] Spesifix data location 0x0024 00, 00, 00, 00
[SIM DATA MEM END]
[SIM DATA MEM BEGIN]
[SDM] addr_in=80002004, _addr_in=00000004, write_addr=0004, read_addr=0004, data_out=00000000
[SDM] wr_en=1, fn3=2, write_data=aa00aa00, read_data=00000000
[SDM] Spesifix data location 0x0024 00, 00, 00, 00
[SIM DATA MEM END]
-----------------------------
Read data: 00112223
>> PC: 800001e0
>> Instruction: 00112223
>> Branch taken: 0
>> RF:
>>>> RF_rsel1: 02
>>>> RF_rdata1: 80002000
>>>> RF_rsel2: 01
>>>> RF_rdata2: aa00aa00
>>>> RF_wdata_sel:2
>>>> RF_wsel: 04
>> ALU:
>>>> ALU_OP1_SEL: 0
>>>> ALU_A: 80002000
>>>> ALU_OP2_SEL: 1
>>>> ALU_B: 00000004
>>>> ALU_OUT: 80002004
>> Imm: 00000004
>> DM:
>>>> DM_wen: 1
>>>>>> DM_ADDR: 80002004
>>>>>> DM_IN: aa00aa00
>>>> DM_OUT: 00000000
>> Registers:
>>>> R[          0]: 00000000
>>>> R[          1]: aa00aa00
>>>> R[          2]: 80002000
>>>> R[          3]: 00000003
>>>> R[          4]: 00000000
>>>> R[          5]: 8000018c
>>>> R[          6]: 00000000
>>>> R[          7]: 00aa00aa
>>>> R[          8]: 00000000
>>>> R[          9]: 00000000
>>>> R[         10]: 80000000
>>>> R[         11]: 00000000
>>>> R[         12]: 00000000
>>>> R[         13]: 00000000
>>>> R[         14]: 00aa00aa
>>>> R[         15]: 800001ec
>>>> R[         16]: 00000000
>>>> R[         17]: 00000000
>>>> R[         18]: 00000000
>>>> R[         19]: 00000000
>>>> R[         20]: 00000000
>>>> R[         21]: 00000000
>>>> R[         22]: 00000000
>>>> R[         23]: 00000000
>>>> R[         24]: 00000000
>>>> R[         25]: 00000000
>>>> R[         26]: 00000000
>>>> R[         27]: 00000000
>>>> R[         28]: 00000000
>>>> R[         29]: 00000000
>>>> R[         30]: 00000000
>>>> R[         31]: 00000000
[SIM DATA MEM BEGIN]
[SDM] addr_in=80002004, _addr_in=00000004, write_addr=0004, read_addr=0004, data_out=00000000
[SDM] wr_en=1, fn3=2, write_data=aa00aa00, read_data=00000000
[SDM] Spesifix data location 0x0024 00, 00, 00, 00
[SIM DATA MEM END]
[SIM DATA MEM BEGIN]
[SDM] addr_in=80002004, _addr_in=00000004, write_addr=0004, read_addr=0004, data_out=aa00aa00
[SDM] wr_en=0, fn3=2, write_data=00000000, read_data=aa00aa00
[SDM] Spesifix data location 0x0024 00, 00, 00, 00
[SIM DATA MEM END]
-----------------------------
Read data: 00412703
>> PC: 800001e4
>> Instruction: 00412703
>> Branch taken: 0
>> RF:
>>>> RF_rsel1: 02
>>>> RF_rdata1: 80002000
>>>> RF_rsel2: 04
>>>> RF_rdata2: 00000000
>>>> RF_wdata_sel:2
>>>> RF_wsel: 0e
>>>>>> RF_wen: 1
>>>>>> RF_wdata: aa00aa00
>> ALU:
>>>> ALU_OP1_SEL: 0
>>>> ALU_A: 80002000
>>>> ALU_OP2_SEL: 1
>>>> ALU_B: 00000004
>>>> ALU_OUT: 80002004
>> Imm: 00000004
>> DM:
>>>> DM_wen: 0
>>>> DM_OUT: aa00aa00
>> Registers:
>>>> R[          0]: 00000000
>>>> R[          1]: aa00aa00
>>>> R[          2]: 80002000
>>>> R[          3]: 00000003
>>>> R[          4]: 00000000
>>>> R[          5]: 8000018c
>>>> R[          6]: 00000000
>>>> R[          7]: 00aa00aa
>>>> R[          8]: 00000000
>>>> R[          9]: 00000000
>>>> R[         10]: 80000000
>>>> R[         11]: 00000000
>>>> R[         12]: 00000000
>>>> R[         13]: 00000000
>>>> R[         14]: 00aa00aa
>>>> R[         15]: 800001ec
>>>> R[         16]: 00000000
>>>> R[         17]: 00000000
>>>> R[         18]: 00000000
>>>> R[         19]: 00000000
>>>> R[         20]: 00000000
>>>> R[         21]: 00000000
>>>> R[         22]: 00000000
>>>> R[         23]: 00000000
>>>> R[         24]: 00000000
>>>> R[         25]: 00000000
>>>> R[         26]: 00000000
>>>> R[         27]: 00000000
>>>> R[         28]: 00000000
>>>> R[         29]: 00000000
>>>> R[         30]: 00000000
>>>> R[         31]: 00000000
[SIM DATA MEM BEGIN]
[SDM] addr_in=80002004, _addr_in=00000004, write_addr=0004, read_addr=0004, data_out=aa00aa00
[SDM] wr_en=0, fn3=2, write_data=00000000, read_data=aa00aa00
[SDM] Spesifix data location 0x0024 00, 00, 00, 00
[SIM DATA MEM END]
[SIM DATA MEM BEGIN]
[SDM] addr_in=800001f0, _addr_in=ffffe1f0, write_addr=01f0, read_addr=01f0, data_out=00000000
[SDM] wr_en=0, fn3=0, write_data=00000000, read_data=aa00aa00
[SDM] Spesifix data location 0x0024 00, 00, 00, 00
[SIM DATA MEM END]
-----------------------------
Read data: 0080006f
>> PC: 800001e8
>> Instruction: 0080006f
>> Branch taken: 1
>> RF:
>>>> RF_rsel1: 00
>>>> RF_rdata1: 00000000
>>>> RF_rsel2: 00
>>>> RF_rdata2: 00000000
>>>> RF_wdata_sel:0
>>>> RF_wsel: 00
>>>>>> RF_wen: 1
>>>>>> RF_wdata: 800001ec
>> ALU:
>>>> ALU_OP1_SEL: 1
>>>> ALU_A: 800001e8
>>>> ALU_OP2_SEL: 1
>>>> ALU_B: 00000008
>>>> ALU_OUT: 800001f0
>> Imm: 00000008
>> DM:
>>>> DM_wen: 0
>>>> DM_OUT: 00000000
>> Registers:
>>>> R[          0]: 00000000
>>>> R[          1]: aa00aa00
>>>> R[          2]: 80002000
>>>> R[          3]: 00000003
>>>> R[          4]: 00000000
>>>> R[          5]: 8000018c
>>>> R[          6]: 00000000
>>>> R[          7]: 00aa00aa
>>>> R[          8]: 00000000
>>>> R[          9]: 00000000
>>>> R[         10]: 80000000
>>>> R[         11]: 00000000
>>>> R[         12]: 00000000
>>>> R[         13]: 00000000
>>>> R[         14]: aa00aa00
>>>> R[         15]: 800001ec
>>>> R[         16]: 00000000
>>>> R[         17]: 00000000
>>>> R[         18]: 00000000
>>>> R[         19]: 00000000
>>>> R[         20]: 00000000
>>>> R[         21]: 00000000
>>>> R[         22]: 00000000
>>>> R[         23]: 00000000
>>>> R[         24]: 00000000
>>>> R[         25]: 00000000
>>>> R[         26]: 00000000
>>>> R[         27]: 00000000
>>>> R[         28]: 00000000
>>>> R[         29]: 00000000
>>>> R[         30]: 00000000
>>>> R[         31]: 00000000
[SIM DATA MEM BEGIN]
[SDM] addr_in=800001f8, _addr_in=ffffe1f8, write_addr=01f8, read_addr=01f8, data_out=00000000
[SDM] wr_en=0, fn3=0, write_data=00000000, read_data=aa00aa00
[SDM] Spesifix data location 0x0024 00, 00, 00, 00
[SIM DATA MEM END]
[SIM DATA MEM BEGIN]
[SDM] addr_in=aa00b000, _addr_in=2a009000, write_addr=0000, read_addr=0000, data_out=abcdef12
[SDM] wr_en=0, fn3=3, write_data=00000000, read_data=00000000
[SDM] Spesifix data location 0x0024 00, 00, 00, 00
[SIM DATA MEM END]
-----------------------------
Read data: aa00b3b7
>> PC: 800001f0
>> Instruction: aa00b3b7
>> Branch taken: 1
>> RF:
>>>> RF_rsel1: 00
>>>> RF_rdata1: 00000000
>>>> RF_rsel2: 00
>>>> RF_rdata2: 00000000
>>>> RF_wdata_sel:1
>>>> RF_wsel: 07
>>>>>> RF_wen: 1
>>>>>> RF_wdata: aa00b000
>> ALU:
>>>> ALU_OP1_SEL: 0
>>>> ALU_A: 00000000
>>>> ALU_OP2_SEL: 1
>>>> ALU_B: aa00b000
>>>> ALU_OUT: aa00b000
>> Imm: aa00b000
>> DM:
>>>> DM_wen: 0
>>>> DM_OUT: abcdef12
>> Registers:
>>>> R[          0]: 00000000
>>>> R[          1]: aa00aa00
>>>> R[          2]: 80002000
>>>> R[          3]: 00000003
>>>> R[          4]: 00000000
>>>> R[          5]: 8000018c
>>>> R[          6]: 00000000
>>>> R[          7]: 00aa00aa
>>>> R[          8]: 00000000
>>>> R[          9]: 00000000
>>>> R[         10]: 80000000
>>>> R[         11]: 00000000
>>>> R[         12]: 00000000
>>>> R[         13]: 00000000
>>>> R[         14]: aa00aa00
>>>> R[         15]: 800001ec
>>>> R[         16]: 00000000
>>>> R[         17]: 00000000
>>>> R[         18]: 00000000
>>>> R[         19]: 00000000
>>>> R[         20]: 00000000
>>>> R[         21]: 00000000
>>>> R[         22]: 00000000
>>>> R[         23]: 00000000
>>>> R[         24]: 00000000
>>>> R[         25]: 00000000
>>>> R[         26]: 00000000
>>>> R[         27]: 00000000
>>>> R[         28]: 00000000
>>>> R[         29]: 00000000
>>>> R[         30]: 00000000
>>>> R[         31]: 00000000
[SIM DATA MEM BEGIN]
[SDM] addr_in=aa00b000, _addr_in=2a009000, write_addr=0000, read_addr=0000, data_out=abcdef12
[SDM] wr_en=0, fn3=3, write_data=00000000, read_data=00000000
[SDM] Spesifix data location 0x0024 00, 00, 00, 00
[SIM DATA MEM END]
[SIM DATA MEM BEGIN]
[SDM] addr_in=aa00aa00, _addr_in=2a008a00, write_addr=0a00, read_addr=0a00, data_out=ffffffaa
[SDM] wr_en=0, fn3=0, write_data=00000000, read_data=00aa00aa
[SDM] Spesifix data location 0x0024 00, 00, 00, 00
[SIM DATA MEM END]
-----------------------------
Read data: a0038393
>> PC: 800001f4
>> Instruction: a0038393
>> Branch taken: 0
>> RF:
>>>> RF_rsel1: 07
>>>> RF_rdata1: aa00b000
>>>> RF_rsel2: 00
>>>> RF_rdata2: 00000000
>>>> RF_wdata_sel:1
>>>> RF_wsel: 07
>>>>>> RF_wen: 1
>>>>>> RF_wdata: aa00aa00
>> ALU:
>>>> ALU_OP1_SEL: 0
>>>> ALU_A: aa00b000
>>>> ALU_OP2_SEL: 1
>>>> ALU_B: fffffa00
>>>> ALU_OUT: aa00aa00
>> Imm: fffffa00
>> DM:
>>>> DM_wen: 0
>>>> DM_OUT: ffffffaa
>> Registers:
>>>> R[          0]: 00000000
>>>> R[          1]: aa00aa00
>>>> R[          2]: 80002000
>>>> R[          3]: 00000003
>>>> R[          4]: 00000000
>>>> R[          5]: 8000018c
>>>> R[          6]: 00000000
>>>> R[          7]: aa00b000
>>>> R[          8]: 00000000
>>>> R[          9]: 00000000
>>>> R[         10]: 80000000
>>>> R[         11]: 00000000
>>>> R[         12]: 00000000
>>>> R[         13]: 00000000
>>>> R[         14]: aa00aa00
>>>> R[         15]: 800001ec
>>>> R[         16]: 00000000
>>>> R[         17]: 00000000
>>>> R[         18]: 00000000
>>>> R[         19]: 00000000
>>>> R[         20]: 00000000
>>>> R[         21]: 00000000
>>>> R[         22]: 00000000
>>>> R[         23]: 00000000
>>>> R[         24]: 00000000
>>>> R[         25]: 00000000
>>>> R[         26]: 00000000
>>>> R[         27]: 00000000
>>>> R[         28]: 00000000
>>>> R[         29]: 00000000
>>>> R[         30]: 00000000
>>>> R[         31]: 00000000
[SIM DATA MEM BEGIN]
[SDM] addr_in=aa00a400, _addr_in=2a008400, write_addr=0400, read_addr=0400, data_out=ffffffaa
[SDM] wr_en=0, fn3=0, write_data=00000000, read_data=00aa00aa
[SDM] Spesifix data location 0x0024 00, 00, 00, 00
[SIM DATA MEM END]
[SIM DATA MEM BEGIN]
[SDM] addr_in=80000690, _addr_in=ffffe690, write_addr=0690, read_addr=0690, data_out=00000000
[SDM] wr_en=0, fn3=1, write_data=aa00aa00, read_data=00000000
[SDM] Spesifix data location 0x0024 00, 00, 00, 00
[SIM DATA MEM END]
-----------------------------
Read data: 48771c63
>> PC: 800001f8
>> Instruction: 48771c63
>> Branch taken: 0
>> RF:
>>>> RF_rsel1: 0e
>>>> RF_rdata1: aa00aa00
>>>> RF_rsel2: 07
>>>> RF_rdata2: aa00aa00
>>>> RF_wdata_sel:1
>>>> RF_wsel: 18
>> ALU:
>>>> ALU_OP1_SEL: 1
>>>> ALU_A: 800001f8
>>>> ALU_OP2_SEL: 1
>>>> ALU_B: 00000498
>>>> ALU_OUT: 80000690
>> Imm: 00000498
>> DM:
>>>> DM_wen: 0
>>>> DM_OUT: 00000000
>> Registers:
>>>> R[          0]: 00000000
>>>> R[          1]: aa00aa00
>>>> R[          2]: 80002000
>>>> R[          3]: 00000003
>>>> R[          4]: 00000000
>>>> R[          5]: 8000018c
>>>> R[          6]: 00000000
>>>> R[          7]: aa00aa00
>>>> R[          8]: 00000000
>>>> R[          9]: 00000000
>>>> R[         10]: 80000000
>>>> R[         11]: 00000000
>>>> R[         12]: 00000000
>>>> R[         13]: 00000000
>>>> R[         14]: aa00aa00
>>>> R[         15]: 800001ec
>>>> R[         16]: 00000000
>>>> R[         17]: 00000000
>>>> R[         18]: 00000000
>>>> R[         19]: 00000000
>>>> R[         20]: 00000000
>>>> R[         21]: 00000000
>>>> R[         22]: 00000000
>>>> R[         23]: 00000000
>>>> R[         24]: 00000000
>>>> R[         25]: 00000000
>>>> R[         26]: 00000000
>>>> R[         27]: 00000000
>>>> R[         28]: 00000000
>>>> R[         29]: 00000000
>>>> R[         30]: 00000000
>>>> R[         31]: 00000000
[SIM DATA MEM BEGIN]
[SDM] addr_in=80000694, _addr_in=ffffe694, write_addr=0694, read_addr=0694, data_out=00000000
[SDM] wr_en=0, fn3=1, write_data=aa00aa00, read_data=00000000
[SDM] Spesifix data location 0x0024 00, 00, 00, 00
[SIM DATA MEM END]
[SIM DATA MEM BEGIN]
[SDM] addr_in=00000004, _addr_in=7fffe004, write_addr=0004, read_addr=0004, data_out=00000000
[SDM] wr_en=0, fn3=0, write_data=00000000, read_data=00000000
[SDM] Spesifix data location 0x0024 00, 00, 00, 00
[SIM DATA MEM END]
-----------------------------
Read data: 00400193
>> PC: 800001fc
>> Instruction: 00400193
>> Branch taken: 1
>> RF:
>>>> RF_rsel1: 00
>>>> RF_rdata1: 00000000
>>>> RF_rsel2: 00
>>>> RF_rdata2: 00000000
>>>> RF_wdata_sel:1
>>>> RF_wsel: 03
>>>>>> RF_wen: 1
>>>>>> RF_wdata: 00000004
>> ALU:
>>>> ALU_OP1_SEL: 0
>>>> ALU_A: 00000000
>>>> ALU_OP2_SEL: 1
>>>> ALU_B: 00000004
>>>> ALU_OUT: 00000004
>> Imm: 00000004
>> DM:
>>>> DM_wen: 0
>>>> DM_OUT: 00000000
>> Registers:
>>>> R[          0]: 00000000
>>>> R[          1]: aa00aa00
>>>> R[          2]: 80002000
>>>> R[          3]: 00000003
>>>> R[          4]: 00000000
>>>> R[          5]: 8000018c
>>>> R[          6]: 00000000
>>>> R[          7]: aa00aa00
>>>> R[          8]: 00000000
>>>> R[          9]: 00000000
>>>> R[         10]: 80000000
>>>> R[         11]: 00000000
>>>> R[         12]: 00000000
>>>> R[         13]: 00000000
>>>> R[         14]: aa00aa00
>>>> R[         15]: 800001ec
>>>> R[         16]: 00000000
>>>> R[         17]: 00000000
>>>> R[         18]: 00000000
>>>> R[         19]: 00000000
>>>> R[         20]: 00000000
>>>> R[         21]: 00000000
>>>> R[         22]: 00000000
>>>> R[         23]: 00000000
>>>> R[         24]: 00000000
>>>> R[         25]: 00000000
>>>> R[         26]: 00000000
>>>> R[         27]: 00000000
>>>> R[         28]: 00000000
>>>> R[         29]: 00000000
>>>> R[         30]: 00000000
>>>> R[         31]: 00000000
[SIM DATA MEM BEGIN]
[SDM] addr_in=00000004, _addr_in=7fffe004, write_addr=0004, read_addr=0004, data_out=00000000
[SDM] wr_en=0, fn3=0, write_data=00000000, read_data=00000000
[SDM] Spesifix data location 0x0024 00, 00, 00, 00
[SIM DATA MEM END]
[SIM DATA MEM BEGIN]
[SDM] addr_in=80002200, _addr_in=00000200, write_addr=0200, read_addr=0200, data_out=aa00aa00
[SDM] wr_en=0, fn3=2, write_data=00000000, read_data=aa00aa00
[SDM] Spesifix data location 0x0024 00, 00, 00, 00
[SIM DATA MEM END]
-----------------------------
Read data: 00002117
>> PC: 80000200
>> Instruction: 00002117
>> Branch taken: 1
>> RF:
>>>> RF_rsel1: 00
>>>> RF_rdata1: 00000000
>>>> RF_rsel2: 00
>>>> RF_rdata2: 00000000
>>>> RF_wdata_sel:1
>>>> RF_wsel: 02
>>>>>> RF_wen: 1
>>>>>> RF_wdata: 80002200
>> ALU:
>>>> ALU_OP1_SEL: 1
>>>> ALU_A: 80000200
>>>> ALU_OP2_SEL: 1
>>>> ALU_B: 00002000
>>>> ALU_OUT: 80002200
>> Imm: 00002000
>> DM:
>>>> DM_wen: 0
>>>> DM_OUT: aa00aa00
>> Registers:
>>>> R[          0]: 00000000
>>>> R[          1]: aa00aa00
>>>> R[          2]: 80002000
>>>> R[          3]: 00000004
>>>> R[          4]: 00000000
>>>> R[          5]: 8000018c
>>>> R[          6]: 00000000
>>>> R[          7]: aa00aa00
>>>> R[          8]: 00000000
>>>> R[          9]: 00000000
>>>> R[         10]: 80000000
>>>> R[         11]: 00000000
>>>> R[         12]: 00000000
>>>> R[         13]: 00000000
>>>> R[         14]: aa00aa00
>>>> R[         15]: 800001ec
>>>> R[         16]: 00000000
>>>> R[         17]: 00000000
>>>> R[         18]: 00000000
>>>> R[         19]: 00000000
>>>> R[         20]: 00000000
>>>> R[         21]: 00000000
>>>> R[         22]: 00000000
>>>> R[         23]: 00000000
>>>> R[         24]: 00000000
>>>> R[         25]: 00000000
>>>> R[         26]: 00000000
>>>> R[         27]: 00000000
>>>> R[         28]: 00000000
>>>> R[         29]: 00000000
>>>> R[         30]: 00000000
>>>> R[         31]: 00000000
[SIM DATA MEM BEGIN]
[SDM] addr_in=80002204, _addr_in=00000204, write_addr=0204, read_addr=0204, data_out=aa00aa00
[SDM] wr_en=0, fn3=2, write_data=00000000, read_data=aa00aa00
[SDM] Spesifix data location 0x0024 00, 00, 00, 00
[SIM DATA MEM END]
[SIM DATA MEM BEGIN]
[SDM] addr_in=80002000, _addr_in=00000000, write_addr=0000, read_addr=0000, data_out=00000000
[SDM] wr_en=0, fn3=0, write_data=00000000, read_data=00000000
[SDM] Spesifix data location 0x0024 00, 00, 00, 00
[SIM DATA MEM END]
-----------------------------
Read data: e0010113
>> PC: 80000204
>> Instruction: e0010113
>> Branch taken: 0
>> RF:
>>>> RF_rsel1: 02
>>>> RF_rdata1: 80002200
>>>> RF_rsel2: 00
>>>> RF_rdata2: 00000000
>>>> RF_wdata_sel:1
>>>> RF_wsel: 02
>>>>>> RF_wen: 1
>>>>>> RF_wdata: 80002000
>> ALU:
>>>> ALU_OP1_SEL: 0
>>>> ALU_A: 80002200
>>>> ALU_OP2_SEL: 1
>>>> ALU_B: fffffe00
>>>> ALU_OUT: 80002000
>> Imm: fffffe00
>> DM:
>>>> DM_wen: 0
>>>> DM_OUT: 00000000
>> Registers:
>>>> R[          0]: 00000000
>>>> R[          1]: aa00aa00
>>>> R[          2]: 80002200
>>>> R[          3]: 00000004
>>>> R[          4]: 00000000
>>>> R[          5]: 8000018c
>>>> R[          6]: 00000000
>>>> R[          7]: aa00aa00
>>>> R[          8]: 00000000
>>>> R[          9]: 00000000
>>>> R[         10]: 80000000
>>>> R[         11]: 00000000
>>>> R[         12]: 00000000
>>>> R[         13]: 00000000
>>>> R[         14]: aa00aa00
>>>> R[         15]: 800001ec
>>>> R[         16]: 00000000
>>>> R[         17]: 00000000
>>>> R[         18]: 00000000
>>>> R[         19]: 00000000
>>>> R[         20]: 00000000
>>>> R[         21]: 00000000
>>>> R[         22]: 00000000
>>>> R[         23]: 00000000
>>>> R[         24]: 00000000
>>>> R[         25]: 00000000
>>>> R[         26]: 00000000
>>>> R[         27]: 00000000
>>>> R[         28]: 00000000
>>>> R[         29]: 00000000
>>>> R[         30]: 00000000
>>>> R[         31]: 00000000
[SIM DATA MEM BEGIN]
[SDM] addr_in=80001e00, _addr_in=fffffe00, write_addr=0e00, read_addr=0e00, data_out=00000000
[SDM] wr_en=0, fn3=0, write_data=00000000, read_data=00000000
[SDM] Spesifix data location 0x0024 00, 00, 00, 00
[SIM DATA MEM END]
[SIM DATA MEM BEGIN]
[SDM] addr_in=0aa01000, _addr_in=8a9ff000, write_addr=0000, read_addr=0000, data_out=00000000
[SDM] wr_en=0, fn3=1, write_data=00000000, read_data=00000000
[SDM] Spesifix data location 0x0024 00, 00, 00, 00
[SIM DATA MEM END]
-----------------------------
Read data: 0aa010b7
>> PC: 80000208
>> Instruction: 0aa010b7
>> Branch taken: 1
>> RF:
>>>> RF_rsel1: 00
>>>> RF_rdata1: 00000000
>>>> RF_rsel2: 00
>>>> RF_rdata2: 00000000
>>>> RF_wdata_sel:1
>>>> RF_wsel: 01
>>>>>> RF_wen: 1
>>>>>> RF_wdata: 0aa01000
>> ALU:
>>>> ALU_OP1_SEL: 0
>>>> ALU_A: 00000000
>>>> ALU_OP2_SEL: 1
>>>> ALU_B: 0aa01000
>>>> ALU_OUT: 0aa01000
>> Imm: 0aa01000
>> DM:
>>>> DM_wen: 0
>>>> DM_OUT: 00000000
>> Registers:
>>>> R[          0]: 00000000
>>>> R[          1]: aa00aa00
>>>> R[          2]: 80002000
>>>> R[          3]: 00000004
>>>> R[          4]: 00000000
>>>> R[          5]: 8000018c
>>>> R[          6]: 00000000
>>>> R[          7]: aa00aa00
>>>> R[          8]: 00000000
>>>> R[          9]: 00000000
>>>> R[         10]: 80000000
>>>> R[         11]: 00000000
>>>> R[         12]: 00000000
>>>> R[         13]: 00000000
>>>> R[         14]: aa00aa00
>>>> R[         15]: 800001ec
>>>> R[         16]: 00000000
>>>> R[         17]: 00000000
>>>> R[         18]: 00000000
>>>> R[         19]: 00000000
>>>> R[         20]: 00000000
>>>> R[         21]: 00000000
>>>> R[         22]: 00000000
>>>> R[         23]: 00000000
>>>> R[         24]: 00000000
>>>> R[         25]: 00000000
>>>> R[         26]: 00000000
>>>> R[         27]: 00000000
>>>> R[         28]: 00000000
>>>> R[         29]: 00000000
>>>> R[         30]: 00000000
>>>> R[         31]: 00000000
[SIM DATA MEM BEGIN]
[SDM] addr_in=0aa01000, _addr_in=8a9ff000, write_addr=0000, read_addr=0000, data_out=00000000
[SDM] wr_en=0, fn3=1, write_data=00000000, read_data=00000000
[SDM] Spesifix data location 0x0024 00, 00, 00, 00
[SIM DATA MEM END]
[SIM DATA MEM BEGIN]
[SDM] addr_in=0aa00aa0, _addr_in=8a9feaa0, write_addr=0aa0, read_addr=0aa0, data_out=ffffffaa
[SDM] wr_en=0, fn3=0, write_data=00000000, read_data=00aa00aa
[SDM] Spesifix data location 0x0024 00, 00, 00, 00
[SIM DATA MEM END]
-----------------------------
Read data: aa008093
>> PC: 8000020c
>> Instruction: aa008093
>> Branch taken: 0
>> RF:
>>>> RF_rsel1: 01
>>>> RF_rdata1: 0aa01000
>>>> RF_rsel2: 00
>>>> RF_rdata2: 00000000
>>>> RF_wdata_sel:1
>>>> RF_wsel: 01
>>>>>> RF_wen: 1
>>>>>> RF_wdata: 0aa00aa0
>> ALU:
>>>> ALU_OP1_SEL: 0
>>>> ALU_A: 0aa01000
>>>> ALU_OP2_SEL: 1
>>>> ALU_B: fffffaa0
>>>> ALU_OUT: 0aa00aa0
>> Imm: fffffaa0
>> DM:
>>>> DM_wen: 0
>>>> DM_OUT: ffffffaa
>> Registers:
>>>> R[          0]: 00000000
>>>> R[          1]: 0aa01000
>>>> R[          2]: 80002000
>>>> R[          3]: 00000004
>>>> R[          4]: 00000000
>>>> R[          5]: 8000018c
>>>> R[          6]: 00000000
>>>> R[          7]: aa00aa00
>>>> R[          8]: 00000000
>>>> R[          9]: 00000000
>>>> R[         10]: 80000000
>>>> R[         11]: 00000000
>>>> R[         12]: 00000000
>>>> R[         13]: 00000000
>>>> R[         14]: aa00aa00
>>>> R[         15]: 800001ec
>>>> R[         16]: 00000000
>>>> R[         17]: 00000000
>>>> R[         18]: 00000000
>>>> R[         19]: 00000000
>>>> R[         20]: 00000000
>>>> R[         21]: 00000000
>>>> R[         22]: 00000000
>>>> R[         23]: 00000000
>>>> R[         24]: 00000000
>>>> R[         25]: 00000000
>>>> R[         26]: 00000000
>>>> R[         27]: 00000000
>>>> R[         28]: 00000000
>>>> R[         29]: 00000000
>>>> R[         30]: 00000000
>>>> R[         31]: 00000000
[SIM DATA MEM BEGIN]
[SDM] addr_in=0aa00540, _addr_in=8a9fe540, write_addr=0540, read_addr=0540, data_out=ffffffaa
[SDM] wr_en=0, fn3=0, write_data=00000000, read_data=00aa00aa
[SDM] Spesifix data location 0x0024 00, 00, 00, 00
[SIM DATA MEM END]
[SIM DATA MEM BEGIN]
[SDM] addr_in=80000210, _addr_in=ffffe210, write_addr=0210, read_addr=0210, data_out=00000000
[SDM] wr_en=0, fn3=0, write_data=00000000, read_data=00000000
[SDM] Spesifix data location 0x0024 00, 00, 00, 00
[SIM DATA MEM END]
-----------------------------
Read data: 00000797
>> PC: 80000210
>> Instruction: 00000797
>> Branch taken: 1
>> RF:
>>>> RF_rsel1: 00
>>>> RF_rdata1: 00000000
>>>> RF_rsel2: 00
>>>> RF_rdata2: 00000000
>>>> RF_wdata_sel:1
>>>> RF_wsel: 0f
>>>>>> RF_wen: 1
>>>>>> RF_wdata: 80000210
>> ALU:
>>>> ALU_OP1_SEL: 1
>>>> ALU_A: 80000210
>>>> ALU_OP2_SEL: 1
>>>> ALU_B: 00000000
>>>> ALU_OUT: 80000210
>> Imm: 00000000
>> DM:
>>>> DM_wen: 0
>>>> DM_OUT: 00000000
>> Registers:
>>>> R[          0]: 00000000
>>>> R[          1]: 0aa00aa0
>>>> R[          2]: 80002000
>>>> R[          3]: 00000004
>>>> R[          4]: 00000000
>>>> R[          5]: 8000018c
>>>> R[          6]: 00000000
>>>> R[          7]: aa00aa00
>>>> R[          8]: 00000000
>>>> R[          9]: 00000000
>>>> R[         10]: 80000000
>>>> R[         11]: 00000000
>>>> R[         12]: 00000000
>>>> R[         13]: 00000000
>>>> R[         14]: aa00aa00
>>>> R[         15]: 800001ec
>>>> R[         16]: 00000000
>>>> R[         17]: 00000000
>>>> R[         18]: 00000000
>>>> R[         19]: 00000000
>>>> R[         20]: 00000000
>>>> R[         21]: 00000000
>>>> R[         22]: 00000000
>>>> R[         23]: 00000000
>>>> R[         24]: 00000000
>>>> R[         25]: 00000000
>>>> R[         26]: 00000000
>>>> R[         27]: 00000000
>>>> R[         28]: 00000000
>>>> R[         29]: 00000000
>>>> R[         30]: 00000000
>>>> R[         31]: 00000000
[SIM DATA MEM BEGIN]
[SDM] addr_in=80000214, _addr_in=ffffe214, write_addr=0214, read_addr=0214, data_out=00000000
[SDM] wr_en=0, fn3=0, write_data=00000000, read_data=00000000
[SDM] Spesifix data location 0x0024 00, 00, 00, 00
[SIM DATA MEM END]
[SIM DATA MEM BEGIN]
[SDM] addr_in=80000224, _addr_in=ffffe224, write_addr=0224, read_addr=0224, data_out=00000000
[SDM] wr_en=0, fn3=0, write_data=00000000, read_data=00000000
[SDM] Spesifix data location 0x0024 00, 00, 00, 00
[SIM DATA MEM END]
-----------------------------
Read data: 01478793
>> PC: 80000214
>> Instruction: 01478793
>> Branch taken: 0
>> RF:
>>>> RF_rsel1: 0f
>>>> RF_rdata1: 80000210
>>>> RF_rsel2: 00
>>>> RF_rdata2: 00000000
>>>> RF_wdata_sel:1
>>>> RF_wsel: 0f
>>>>>> RF_wen: 1
>>>>>> RF_wdata: 80000224
>> ALU:
>>>> ALU_OP1_SEL: 0
>>>> ALU_A: 80000210
>>>> ALU_OP2_SEL: 1
>>>> ALU_B: 00000014
>>>> ALU_OUT: 80000224
>> Imm: 00000014
>> DM:
>>>> DM_wen: 0
>>>> DM_OUT: 00000000
>> Registers:
>>>> R[          0]: 00000000
>>>> R[          1]: 0aa00aa0
>>>> R[          2]: 80002000
>>>> R[          3]: 00000004
>>>> R[          4]: 00000000
>>>> R[          5]: 8000018c
>>>> R[          6]: 00000000
>>>> R[          7]: aa00aa00
>>>> R[          8]: 00000000
>>>> R[          9]: 00000000
>>>> R[         10]: 80000000
>>>> R[         11]: 00000000
>>>> R[         12]: 00000000
>>>> R[         13]: 00000000
>>>> R[         14]: aa00aa00
>>>> R[         15]: 80000210
>>>> R[         16]: 00000000
>>>> R[         17]: 00000000
>>>> R[         18]: 00000000
>>>> R[         19]: 00000000
>>>> R[         20]: 00000000
>>>> R[         21]: 00000000
>>>> R[         22]: 00000000
>>>> R[         23]: 00000000
>>>> R[         24]: 00000000
>>>> R[         25]: 00000000
>>>> R[         26]: 00000000
>>>> R[         27]: 00000000
>>>> R[         28]: 00000000
>>>> R[         29]: 00000000
>>>> R[         30]: 00000000
>>>> R[         31]: 00000000
[SIM DATA MEM BEGIN]
[SDM] addr_in=80000238, _addr_in=ffffe238, write_addr=0238, read_addr=0238, data_out=00000000
[SDM] wr_en=0, fn3=0, write_data=00000000, read_data=00000000
[SDM] Spesifix data location 0x0024 00, 00, 00, 00
[SIM DATA MEM END]
[SIM DATA MEM BEGIN]
[SDM] addr_in=80002008, _addr_in=00000008, write_addr=0008, read_addr=0008, data_out=00000000
[SDM] wr_en=1, fn3=2, write_data=0aa00aa0, read_data=00000000
[SDM] Spesifix data location 0x0024 00, 00, 00, 00
[SIM DATA MEM END]
-----------------------------
Read data: 00112423
>> PC: 80000218
>> Instruction: 00112423
>> Branch taken: 0
>> RF:
>>>> RF_rsel1: 02
>>>> RF_rdata1: 80002000
>>>> RF_rsel2: 01
>>>> RF_rdata2: 0aa00aa0
>>>> RF_wdata_sel:2
>>>> RF_wsel: 08
>> ALU:
>>>> ALU_OP1_SEL: 0
>>>> ALU_A: 80002000
>>>> ALU_OP2_SEL: 1
>>>> ALU_B: 00000008
>>>> ALU_OUT: 80002008
>> Imm: 00000008
>> DM:
>>>> DM_wen: 1
>>>>>> DM_ADDR: 80002008
>>>>>> DM_IN: 0aa00aa0
>>>> DM_OUT: 00000000
>> Registers:
>>>> R[          0]: 00000000
>>>> R[          1]: 0aa00aa0
>>>> R[          2]: 80002000
>>>> R[          3]: 00000004
>>>> R[          4]: 00000000
>>>> R[          5]: 8000018c
>>>> R[          6]: 00000000
>>>> R[          7]: aa00aa00
>>>> R[          8]: 00000000
>>>> R[          9]: 00000000
>>>> R[         10]: 80000000
>>>> R[         11]: 00000000
>>>> R[         12]: 00000000
>>>> R[         13]: 00000000
>>>> R[         14]: aa00aa00
>>>> R[         15]: 80000224
>>>> R[         16]: 00000000
>>>> R[         17]: 00000000
>>>> R[         18]: 00000000
>>>> R[         19]: 00000000
>>>> R[         20]: 00000000
>>>> R[         21]: 00000000
>>>> R[         22]: 00000000
>>>> R[         23]: 00000000
>>>> R[         24]: 00000000
>>>> R[         25]: 00000000
>>>> R[         26]: 00000000
>>>> R[         27]: 00000000
>>>> R[         28]: 00000000
>>>> R[         29]: 00000000
>>>> R[         30]: 00000000
>>>> R[         31]: 00000000
[SIM DATA MEM BEGIN]
[SDM] addr_in=80002008, _addr_in=00000008, write_addr=0008, read_addr=0008, data_out=00000000
[SDM] wr_en=1, fn3=2, write_data=0aa00aa0, read_data=00000000
[SDM] Spesifix data location 0x0024 00, 00, 00, 00
[SIM DATA MEM END]
[SIM DATA MEM BEGIN]
[SDM] addr_in=80002008, _addr_in=00000008, write_addr=0008, read_addr=0008, data_out=0aa00aa0
[SDM] wr_en=0, fn3=2, write_data=00000000, read_data=0aa00aa0
[SDM] Spesifix data location 0x0024 00, 00, 00, 00
[SIM DATA MEM END]
-----------------------------
Read data: 00812703
>> PC: 8000021c
>> Instruction: 00812703
>> Branch taken: 0
>> RF:
>>>> RF_rsel1: 02
>>>> RF_rdata1: 80002000
>>>> RF_rsel2: 08
>>>> RF_rdata2: 00000000
>>>> RF_wdata_sel:2
>>>> RF_wsel: 0e
>>>>>> RF_wen: 1
>>>>>> RF_wdata: 0aa00aa0
>> ALU:
>>>> ALU_OP1_SEL: 0
>>>> ALU_A: 80002000
>>>> ALU_OP2_SEL: 1
>>>> ALU_B: 00000008
>>>> ALU_OUT: 80002008
>> Imm: 00000008
>> DM:
>>>> DM_wen: 0
>>>> DM_OUT: 0aa00aa0
>> Registers:
>>>> R[          0]: 00000000
>>>> R[          1]: 0aa00aa0
>>>> R[          2]: 80002000
>>>> R[          3]: 00000004
>>>> R[          4]: 00000000
>>>> R[          5]: 8000018c
>>>> R[          6]: 00000000
>>>> R[          7]: aa00aa00
>>>> R[          8]: 00000000
>>>> R[          9]: 00000000
>>>> R[         10]: 80000000
>>>> R[         11]: 00000000
>>>> R[         12]: 00000000
>>>> R[         13]: 00000000
>>>> R[         14]: aa00aa00
>>>> R[         15]: 80000224
>>>> R[         16]: 00000000
>>>> R[         17]: 00000000
>>>> R[         18]: 00000000
>>>> R[         19]: 00000000
>>>> R[         20]: 00000000
>>>> R[         21]: 00000000
>>>> R[         22]: 00000000
>>>> R[         23]: 00000000
>>>> R[         24]: 00000000
>>>> R[         25]: 00000000
>>>> R[         26]: 00000000
>>>> R[         27]: 00000000
>>>> R[         28]: 00000000
>>>> R[         29]: 00000000
>>>> R[         30]: 00000000
>>>> R[         31]: 00000000
[SIM DATA MEM BEGIN]
[SDM] addr_in=80002008, _addr_in=00000008, write_addr=0008, read_addr=0008, data_out=0aa00aa0
[SDM] wr_en=0, fn3=2, write_data=00000000, read_data=0aa00aa0
[SDM] Spesifix data location 0x0024 00, 00, 00, 00
[SIM DATA MEM END]
[SIM DATA MEM BEGIN]
[SDM] addr_in=80000228, _addr_in=ffffe228, write_addr=0228, read_addr=0228, data_out=ffffffa0
[SDM] wr_en=0, fn3=0, write_data=00000000, read_data=0aa00aa0
[SDM] Spesifix data location 0x0024 00, 00, 00, 00
[SIM DATA MEM END]
-----------------------------
Read data: 0080006f
>> PC: 80000220
>> Instruction: 0080006f
>> Branch taken: 1
>> RF:
>>>> RF_rsel1: 00
>>>> RF_rdata1: 00000000
>>>> RF_rsel2: 00
>>>> RF_rdata2: 00000000
>>>> RF_wdata_sel:0
>>>> RF_wsel: 00
>>>>>> RF_wen: 1
>>>>>> RF_wdata: 80000224
>> ALU:
>>>> ALU_OP1_SEL: 1
>>>> ALU_A: 80000220
>>>> ALU_OP2_SEL: 1
>>>> ALU_B: 00000008
>>>> ALU_OUT: 80000228
>> Imm: 00000008
>> DM:
>>>> DM_wen: 0
>>>> DM_OUT: ffffffa0
>> Registers:
>>>> R[          0]: 00000000
>>>> R[          1]: 0aa00aa0
>>>> R[          2]: 80002000
>>>> R[          3]: 00000004
>>>> R[          4]: 00000000
>>>> R[          5]: 8000018c
>>>> R[          6]: 00000000
>>>> R[          7]: aa00aa00
>>>> R[          8]: 00000000
>>>> R[          9]: 00000000
>>>> R[         10]: 80000000
>>>> R[         11]: 00000000
>>>> R[         12]: 00000000
>>>> R[         13]: 00000000
>>>> R[         14]: 0aa00aa0
>>>> R[         15]: 80000224
>>>> R[         16]: 00000000
>>>> R[         17]: 00000000
>>>> R[         18]: 00000000
>>>> R[         19]: 00000000
>>>> R[         20]: 00000000
>>>> R[         21]: 00000000
>>>> R[         22]: 00000000
>>>> R[         23]: 00000000
>>>> R[         24]: 00000000
>>>> R[         25]: 00000000
>>>> R[         26]: 00000000
>>>> R[         27]: 00000000
>>>> R[         28]: 00000000
>>>> R[         29]: 00000000
>>>> R[         30]: 00000000
>>>> R[         31]: 00000000
[SIM DATA MEM BEGIN]
[SDM] addr_in=80000230, _addr_in=ffffe230, write_addr=0230, read_addr=0230, data_out=ffffffa0
[SDM] wr_en=0, fn3=0, write_data=00000000, read_data=0aa00aa0
[SDM] Spesifix data location 0x0024 00, 00, 00, 00
[SIM DATA MEM END]
[SIM DATA MEM BEGIN]
[SDM] addr_in=0aa01000, _addr_in=8a9ff000, write_addr=0000, read_addr=0000, data_out=00000000
[SDM] wr_en=0, fn3=1, write_data=00000000, read_data=00000000
[SDM] Spesifix data location 0x0024 00, 00, 00, 00
[SIM DATA MEM END]
-----------------------------
Read data: 0aa013b7
>> PC: 80000228
>> Instruction: 0aa013b7
>> Branch taken: 1
>> RF:
>>>> RF_rsel1: 00
>>>> RF_rdata1: 00000000
>>>> RF_rsel2: 00
>>>> RF_rdata2: 00000000
>>>> RF_wdata_sel:1
>>>> RF_wsel: 07
>>>>>> RF_wen: 1
>>>>>> RF_wdata: 0aa01000
>> ALU:
>>>> ALU_OP1_SEL: 0
>>>> ALU_A: 00000000
>>>> ALU_OP2_SEL: 1
>>>> ALU_B: 0aa01000
>>>> ALU_OUT: 0aa01000
>> Imm: 0aa01000
>> DM:
>>>> DM_wen: 0
>>>> DM_OUT: 00000000
>> Registers:
>>>> R[          0]: 00000000
>>>> R[          1]: 0aa00aa0
>>>> R[          2]: 80002000
>>>> R[          3]: 00000004
>>>> R[          4]: 00000000
>>>> R[          5]: 8000018c
>>>> R[          6]: 00000000
>>>> R[          7]: aa00aa00
>>>> R[          8]: 00000000
>>>> R[          9]: 00000000
>>>> R[         10]: 80000000
>>>> R[         11]: 00000000
>>>> R[         12]: 00000000
>>>> R[         13]: 00000000
>>>> R[         14]: 0aa00aa0
>>>> R[         15]: 80000224
>>>> R[         16]: 00000000
>>>> R[         17]: 00000000
>>>> R[         18]: 00000000
>>>> R[         19]: 00000000
>>>> R[         20]: 00000000
>>>> R[         21]: 00000000
>>>> R[         22]: 00000000
>>>> R[         23]: 00000000
>>>> R[         24]: 00000000
>>>> R[         25]: 00000000
>>>> R[         26]: 00000000
>>>> R[         27]: 00000000
>>>> R[         28]: 00000000
>>>> R[         29]: 00000000
>>>> R[         30]: 00000000
>>>> R[         31]: 00000000
[SIM DATA MEM BEGIN]
[SDM] addr_in=0aa01000, _addr_in=8a9ff000, write_addr=0000, read_addr=0000, data_out=00000000
[SDM] wr_en=0, fn3=1, write_data=00000000, read_data=00000000
[SDM] Spesifix data location 0x0024 00, 00, 00, 00
[SIM DATA MEM END]
[SIM DATA MEM BEGIN]
[SDM] addr_in=0aa00aa0, _addr_in=8a9feaa0, write_addr=0aa0, read_addr=0aa0, data_out=ffffffaa
[SDM] wr_en=0, fn3=0, write_data=00000000, read_data=00aa00aa
[SDM] Spesifix data location 0x0024 00, 00, 00, 00
[SIM DATA MEM END]
-----------------------------
Read data: aa038393
>> PC: 8000022c
>> Instruction: aa038393
>> Branch taken: 0
>> RF:
>>>> RF_rsel1: 07
>>>> RF_rdata1: 0aa01000
>>>> RF_rsel2: 00
>>>> RF_rdata2: 00000000
>>>> RF_wdata_sel:1
>>>> RF_wsel: 07
>>>>>> RF_wen: 1
>>>>>> RF_wdata: 0aa00aa0
>> ALU:
>>>> ALU_OP1_SEL: 0
>>>> ALU_A: 0aa01000
>>>> ALU_OP2_SEL: 1
>>>> ALU_B: fffffaa0
>>>> ALU_OUT: 0aa00aa0
>> Imm: fffffaa0
>> DM:
>>>> DM_wen: 0
>>>> DM_OUT: ffffffaa
>> Registers:
>>>> R[          0]: 00000000
>>>> R[          1]: 0aa00aa0
>>>> R[          2]: 80002000
>>>> R[          3]: 00000004
>>>> R[          4]: 00000000
>>>> R[          5]: 8000018c
>>>> R[          6]: 00000000
>>>> R[          7]: 0aa01000
>>>> R[          8]: 00000000
>>>> R[          9]: 00000000
>>>> R[         10]: 80000000
>>>> R[         11]: 00000000
>>>> R[         12]: 00000000
>>>> R[         13]: 00000000
>>>> R[         14]: 0aa00aa0
>>>> R[         15]: 80000224
>>>> R[         16]: 00000000
>>>> R[         17]: 00000000
>>>> R[         18]: 00000000
>>>> R[         19]: 00000000
>>>> R[         20]: 00000000
>>>> R[         21]: 00000000
>>>> R[         22]: 00000000
>>>> R[         23]: 00000000
>>>> R[         24]: 00000000
>>>> R[         25]: 00000000
>>>> R[         26]: 00000000
>>>> R[         27]: 00000000
>>>> R[         28]: 00000000
>>>> R[         29]: 00000000
>>>> R[         30]: 00000000
>>>> R[         31]: 00000000
[SIM DATA MEM BEGIN]
[SDM] addr_in=0aa00540, _addr_in=8a9fe540, write_addr=0540, read_addr=0540, data_out=ffffffaa
[SDM] wr_en=0, fn3=0, write_data=00000000, read_data=00aa00aa
[SDM] Spesifix data location 0x0024 00, 00, 00, 00
[SIM DATA MEM END]
[SIM DATA MEM BEGIN]
[SDM] addr_in=80000690, _addr_in=ffffe690, write_addr=0690, read_addr=0690, data_out=00000000
[SDM] wr_en=0, fn3=1, write_data=0aa00aa0, read_data=00000000
[SDM] Spesifix data location 0x0024 00, 00, 00, 00
[SIM DATA MEM END]
-----------------------------
Read data: 46771063
>> PC: 80000230
>> Instruction: 46771063
>> Branch taken: 0
>> RF:
>>>> RF_rsel1: 0e
>>>> RF_rdata1: 0aa00aa0
>>>> RF_rsel2: 07
>>>> RF_rdata2: 0aa00aa0
>>>> RF_wdata_sel:1
>>>> RF_wsel: 00
>> ALU:
>>>> ALU_OP1_SEL: 1
>>>> ALU_A: 80000230
>>>> ALU_OP2_SEL: 1
>>>> ALU_B: 00000460
>>>> ALU_OUT: 80000690
>> Imm: 00000460
>> DM:
>>>> DM_wen: 0
>>>> DM_OUT: 00000000
>> Registers:
>>>> R[          0]: 00000000
>>>> R[          1]: 0aa00aa0
>>>> R[          2]: 80002000
>>>> R[          3]: 00000004
>>>> R[          4]: 00000000
>>>> R[          5]: 8000018c
>>>> R[          6]: 00000000
>>>> R[          7]: 0aa00aa0
>>>> R[          8]: 00000000
>>>> R[          9]: 00000000
>>>> R[         10]: 80000000
>>>> R[         11]: 00000000
>>>> R[         12]: 00000000
>>>> R[         13]: 00000000
>>>> R[         14]: 0aa00aa0
>>>> R[         15]: 80000224
>>>> R[         16]: 00000000
>>>> R[         17]: 00000000
>>>> R[         18]: 00000000
>>>> R[         19]: 00000000
>>>> R[         20]: 00000000
>>>> R[         21]: 00000000
>>>> R[         22]: 00000000
>>>> R[         23]: 00000000
>>>> R[         24]: 00000000
>>>> R[         25]: 00000000
>>>> R[         26]: 00000000
>>>> R[         27]: 00000000
>>>> R[         28]: 00000000
>>>> R[         29]: 00000000
>>>> R[         30]: 00000000
>>>> R[         31]: 00000000
[SIM DATA MEM BEGIN]
[SDM] addr_in=80000694, _addr_in=ffffe694, write_addr=0694, read_addr=0694, data_out=00000000
[SDM] wr_en=0, fn3=1, write_data=0aa00aa0, read_data=00000000
[SDM] Spesifix data location 0x0024 00, 00, 00, 00
[SIM DATA MEM END]
[SIM DATA MEM BEGIN]
[SDM] addr_in=00000005, _addr_in=7fffe005, write_addr=0005, read_addr=0005, data_out=00000000
[SDM] wr_en=0, fn3=0, write_data=00000000, read_data=00000000
[SDM] Spesifix data location 0x0024 00, 00, 00, 00
[SIM DATA MEM END]
-----------------------------
Read data: 00500193
>> PC: 80000234
>> Instruction: 00500193
>> Branch taken: 1
>> RF:
>>>> RF_rsel1: 00
>>>> RF_rdata1: 00000000
>>>> RF_rsel2: 00
>>>> RF_rdata2: 00000000
>>>> RF_wdata_sel:1
>>>> RF_wsel: 03
>>>>>> RF_wen: 1
>>>>>> RF_wdata: 00000005
>> ALU:
>>>> ALU_OP1_SEL: 0
>>>> ALU_A: 00000000
>>>> ALU_OP2_SEL: 1
>>>> ALU_B: 00000005
>>>> ALU_OUT: 00000005
>> Imm: 00000005
>> DM:
>>>> DM_wen: 0
>>>> DM_OUT: 00000000
>> Registers:
>>>> R[          0]: 00000000
>>>> R[          1]: 0aa00aa0
>>>> R[          2]: 80002000
>>>> R[          3]: 00000004
>>>> R[          4]: 00000000
>>>> R[          5]: 8000018c
>>>> R[          6]: 00000000
>>>> R[          7]: 0aa00aa0
>>>> R[          8]: 00000000
>>>> R[          9]: 00000000
>>>> R[         10]: 80000000
>>>> R[         11]: 00000000
>>>> R[         12]: 00000000
>>>> R[         13]: 00000000
>>>> R[         14]: 0aa00aa0
>>>> R[         15]: 80000224
>>>> R[         16]: 00000000
>>>> R[         17]: 00000000
>>>> R[         18]: 00000000
>>>> R[         19]: 00000000
>>>> R[         20]: 00000000
>>>> R[         21]: 00000000
>>>> R[         22]: 00000000
>>>> R[         23]: 00000000
>>>> R[         24]: 00000000
>>>> R[         25]: 00000000
>>>> R[         26]: 00000000
>>>> R[         27]: 00000000
>>>> R[         28]: 00000000
>>>> R[         29]: 00000000
>>>> R[         30]: 00000000
>>>> R[         31]: 00000000
[SIM DATA MEM BEGIN]
[SDM] addr_in=00000005, _addr_in=7fffe005, write_addr=0005, read_addr=0005, data_out=00000000
[SDM] wr_en=0, fn3=0, write_data=00000000, read_data=00000000
[SDM] Spesifix data location 0x0024 00, 00, 00, 00
[SIM DATA MEM END]
[SIM DATA MEM BEGIN]
[SDM] addr_in=80002238, _addr_in=00000238, write_addr=0238, read_addr=0238, data_out=deadbeef
[SDM] wr_en=0, fn3=2, write_data=00000000, read_data=deadbeef
[SDM] Spesifix data location 0x0024 00, 00, 00, 00
[SIM DATA MEM END]
-----------------------------
Read data: 00002117
>> PC: 80000238
>> Instruction: 00002117
>> Branch taken: 1
>> RF:
>>>> RF_rsel1: 00
>>>> RF_rdata1: 00000000
>>>> RF_rsel2: 00
>>>> RF_rdata2: 00000000
>>>> RF_wdata_sel:1
>>>> RF_wsel: 02
>>>>>> RF_wen: 1
>>>>>> RF_wdata: 80002238
>> ALU:
>>>> ALU_OP1_SEL: 1
>>>> ALU_A: 80000238
>>>> ALU_OP2_SEL: 1
>>>> ALU_B: 00002000
>>>> ALU_OUT: 80002238
>> Imm: 00002000
>> DM:
>>>> DM_wen: 0
>>>> DM_OUT: deadbeef
>> Registers:
>>>> R[          0]: 00000000
>>>> R[          1]: 0aa00aa0
>>>> R[          2]: 80002000
>>>> R[          3]: 00000005
>>>> R[          4]: 00000000
>>>> R[          5]: 8000018c
>>>> R[          6]: 00000000
>>>> R[          7]: 0aa00aa0
>>>> R[          8]: 00000000
>>>> R[          9]: 00000000
>>>> R[         10]: 80000000
>>>> R[         11]: 00000000
>>>> R[         12]: 00000000
>>>> R[         13]: 00000000
>>>> R[         14]: 0aa00aa0
>>>> R[         15]: 80000224
>>>> R[         16]: 00000000
>>>> R[         17]: 00000000
>>>> R[         18]: 00000000
>>>> R[         19]: 00000000
>>>> R[         20]: 00000000
>>>> R[         21]: 00000000
>>>> R[         22]: 00000000
>>>> R[         23]: 00000000
>>>> R[         24]: 00000000
>>>> R[         25]: 00000000
>>>> R[         26]: 00000000
>>>> R[         27]: 00000000
>>>> R[         28]: 00000000
>>>> R[         29]: 00000000
>>>> R[         30]: 00000000
>>>> R[         31]: 00000000
[SIM DATA MEM BEGIN]
[SDM] addr_in=8000223c, _addr_in=0000023c, write_addr=023c, read_addr=023c, data_out=deadbeef
[SDM] wr_en=0, fn3=2, write_data=00000000, read_data=deadbeef
[SDM] Spesifix data location 0x0024 00, 00, 00, 00
[SIM DATA MEM END]
[SIM DATA MEM BEGIN]
[SDM] addr_in=80002000, _addr_in=00000000, write_addr=0000, read_addr=0000, data_out=00000000
[SDM] wr_en=0, fn3=0, write_data=00000000, read_data=00000000
[SDM] Spesifix data location 0x0024 00, 00, 00, 00
[SIM DATA MEM END]
-----------------------------
Read data: dc810113
>> PC: 8000023c
>> Instruction: dc810113
>> Branch taken: 0
>> RF:
>>>> RF_rsel1: 02
>>>> RF_rdata1: 80002238
>>>> RF_rsel2: 00
>>>> RF_rdata2: 00000000
>>>> RF_wdata_sel:1
>>>> RF_wsel: 02
>>>>>> RF_wen: 1
>>>>>> RF_wdata: 80002000
>> ALU:
>>>> ALU_OP1_SEL: 0
>>>> ALU_A: 80002238
>>>> ALU_OP2_SEL: 1
>>>> ALU_B: fffffdc8
>>>> ALU_OUT: 80002000
>> Imm: fffffdc8
>> DM:
>>>> DM_wen: 0
>>>> DM_OUT: 00000000
>> Registers:
>>>> R[          0]: 00000000
>>>> R[          1]: 0aa00aa0
>>>> R[          2]: 80002238
>>>> R[          3]: 00000005
>>>> R[          4]: 00000000
>>>> R[          5]: 8000018c
>>>> R[          6]: 00000000
>>>> R[          7]: 0aa00aa0
>>>> R[          8]: 00000000
>>>> R[          9]: 00000000
>>>> R[         10]: 80000000
>>>> R[         11]: 00000000
>>>> R[         12]: 00000000
>>>> R[         13]: 00000000
>>>> R[         14]: 0aa00aa0
>>>> R[         15]: 80000224
>>>> R[         16]: 00000000
>>>> R[         17]: 00000000
>>>> R[         18]: 00000000
>>>> R[         19]: 00000000
>>>> R[         20]: 00000000
>>>> R[         21]: 00000000
>>>> R[         22]: 00000000
>>>> R[         23]: 00000000
>>>> R[         24]: 00000000
>>>> R[         25]: 00000000
>>>> R[         26]: 00000000
>>>> R[         27]: 00000000
>>>> R[         28]: 00000000
>>>> R[         29]: 00000000
>>>> R[         30]: 00000000
>>>> R[         31]: 00000000
[SIM DATA MEM BEGIN]
[SDM] addr_in=80001dc8, _addr_in=fffffdc8, write_addr=0dc8, read_addr=0dc8, data_out=00000000
[SDM] wr_en=0, fn3=0, write_data=00000000, read_data=00000000
[SDM] Spesifix data location 0x0024 00, 00, 00, 00
[SIM DATA MEM END]
[SIM DATA MEM BEGIN]
[SDM] addr_in=a00aa000, _addr_in=200a8000, write_addr=0000, read_addr=0000, data_out=00000000
[SDM] wr_en=0, fn3=2, write_data=00000000, read_data=00000000
[SDM] Spesifix data location 0x0024 00, 00, 00, 00
[SIM DATA MEM END]
-----------------------------
Read data: a00aa0b7
>> PC: 80000240
>> Instruction: a00aa0b7
>> Branch taken: 1
>> RF:
>>>> RF_rsel1: 00
>>>> RF_rdata1: 00000000
>>>> RF_rsel2: 00
>>>> RF_rdata2: 00000000
>>>> RF_wdata_sel:1
>>>> RF_wsel: 01
>>>>>> RF_wen: 1
>>>>>> RF_wdata: a00aa000
>> ALU:
>>>> ALU_OP1_SEL: 0
>>>> ALU_A: 00000000
>>>> ALU_OP2_SEL: 1
>>>> ALU_B: a00aa000
>>>> ALU_OUT: a00aa000
>> Imm: a00aa000
>> DM:
>>>> DM_wen: 0
>>>> DM_OUT: 00000000
>> Registers:
>>>> R[          0]: 00000000
>>>> R[          1]: 0aa00aa0
>>>> R[          2]: 80002000
>>>> R[          3]: 00000005
>>>> R[          4]: 00000000
>>>> R[          5]: 8000018c
>>>> R[          6]: 00000000
>>>> R[          7]: 0aa00aa0
>>>> R[          8]: 00000000
>>>> R[          9]: 00000000
>>>> R[         10]: 80000000
>>>> R[         11]: 00000000
>>>> R[         12]: 00000000
>>>> R[         13]: 00000000
>>>> R[         14]: 0aa00aa0
>>>> R[         15]: 80000224
>>>> R[         16]: 00000000
>>>> R[         17]: 00000000
>>>> R[         18]: 00000000
>>>> R[         19]: 00000000
>>>> R[         20]: 00000000
>>>> R[         21]: 00000000
>>>> R[         22]: 00000000
>>>> R[         23]: 00000000
>>>> R[         24]: 00000000
>>>> R[         25]: 00000000
>>>> R[         26]: 00000000
>>>> R[         27]: 00000000
>>>> R[         28]: 00000000
>>>> R[         29]: 00000000
>>>> R[         30]: 00000000
>>>> R[         31]: 00000000
[SIM DATA MEM BEGIN]
[SDM] addr_in=a00aa000, _addr_in=200a8000, write_addr=0000, read_addr=0000, data_out=00000000
[SDM] wr_en=0, fn3=2, write_data=00000000, read_data=00000000
[SDM] Spesifix data location 0x0024 00, 00, 00, 00
[SIM DATA MEM END]
[SIM DATA MEM BEGIN]
[SDM] addr_in=a00aa00a, _addr_in=200a800a, write_addr=000a, read_addr=000a, data_out=ffffffaa
[SDM] wr_en=0, fn3=0, write_data=00000000, read_data=00aa00aa
[SDM] Spesifix data location 0x0024 00, 00, 00, 00
[SIM DATA MEM END]
-----------------------------
Read data: 00a08093
>> PC: 80000244
>> Instruction: 00a08093
>> Branch taken: 0
>> RF:
>>>> RF_rsel1: 01
>>>> RF_rdata1: a00aa000
>>>> RF_rsel2: 00
>>>> RF_rdata2: 00000000
>>>> RF_wdata_sel:1
>>>> RF_wsel: 01
>>>>>> RF_wen: 1
>>>>>> RF_wdata: a00aa00a
>> ALU:
>>>> ALU_OP1_SEL: 0
>>>> ALU_A: a00aa000
>>>> ALU_OP2_SEL: 1
>>>> ALU_B: 0000000a
>>>> ALU_OUT: a00aa00a
>> Imm: 0000000a
>> DM:
>>>> DM_wen: 0
>>>> DM_OUT: ffffffaa
>> Registers:
>>>> R[          0]: 00000000
>>>> R[          1]: a00aa000
>>>> R[          2]: 80002000
>>>> R[          3]: 00000005
>>>> R[          4]: 00000000
>>>> R[          5]: 8000018c
>>>> R[          6]: 00000000
>>>> R[          7]: 0aa00aa0
>>>> R[          8]: 00000000
>>>> R[          9]: 00000000
>>>> R[         10]: 80000000
>>>> R[         11]: 00000000
>>>> R[         12]: 00000000
>>>> R[         13]: 00000000
>>>> R[         14]: 0aa00aa0
>>>> R[         15]: 80000224
>>>> R[         16]: 00000000
>>>> R[         17]: 00000000
>>>> R[         18]: 00000000
>>>> R[         19]: 00000000
>>>> R[         20]: 00000000
>>>> R[         21]: 00000000
>>>> R[         22]: 00000000
>>>> R[         23]: 00000000
>>>> R[         24]: 00000000
>>>> R[         25]: 00000000
>>>> R[         26]: 00000000
>>>> R[         27]: 00000000
>>>> R[         28]: 00000000
>>>> R[         29]: 00000000
>>>> R[         30]: 00000000
>>>> R[         31]: 00000000
[SIM DATA MEM BEGIN]
[SDM] addr_in=a00aa014, _addr_in=200a8014, write_addr=0014, read_addr=0014, data_out=ffffffaa
[SDM] wr_en=0, fn3=0, write_data=00000000, read_data=00aa00aa
[SDM] Spesifix data location 0x0024 00, 00, 00, 00
[SIM DATA MEM END]
[SIM DATA MEM BEGIN]
[SDM] addr_in=80000248, _addr_in=ffffe248, write_addr=0248, read_addr=0248, data_out=00000000
[SDM] wr_en=0, fn3=0, write_data=00000000, read_data=00000000
[SDM] Spesifix data location 0x0024 00, 00, 00, 00
[SIM DATA MEM END]
-----------------------------
Read data: 00000797
>> PC: 80000248
>> Instruction: 00000797
>> Branch taken: 1
>> RF:
>>>> RF_rsel1: 00
>>>> RF_rdata1: 00000000
>>>> RF_rsel2: 00
>>>> RF_rdata2: 00000000
>>>> RF_wdata_sel:1
>>>> RF_wsel: 0f
>>>>>> RF_wen: 1
>>>>>> RF_wdata: 80000248
>> ALU:
>>>> ALU_OP1_SEL: 1
>>>> ALU_A: 80000248
>>>> ALU_OP2_SEL: 1
>>>> ALU_B: 00000000
>>>> ALU_OUT: 80000248
>> Imm: 00000000
>> DM:
>>>> DM_wen: 0
>>>> DM_OUT: 00000000
>> Registers:
>>>> R[          0]: 00000000
>>>> R[          1]: a00aa00a
>>>> R[          2]: 80002000
>>>> R[          3]: 00000005
>>>> R[          4]: 00000000
>>>> R[          5]: 8000018c
>>>> R[          6]: 00000000
>>>> R[          7]: 0aa00aa0
>>>> R[          8]: 00000000
>>>> R[          9]: 00000000
>>>> R[         10]: 80000000
>>>> R[         11]: 00000000
>>>> R[         12]: 00000000
>>>> R[         13]: 00000000
>>>> R[         14]: 0aa00aa0
>>>> R[         15]: 80000224
>>>> R[         16]: 00000000
>>>> R[         17]: 00000000
>>>> R[         18]: 00000000
>>>> R[         19]: 00000000
>>>> R[         20]: 00000000
>>>> R[         21]: 00000000
>>>> R[         22]: 00000000
>>>> R[         23]: 00000000
>>>> R[         24]: 00000000
>>>> R[         25]: 00000000
>>>> R[         26]: 00000000
>>>> R[         27]: 00000000
>>>> R[         28]: 00000000
>>>> R[         29]: 00000000
>>>> R[         30]: 00000000
>>>> R[         31]: 00000000
[SIM DATA MEM BEGIN]
[SDM] addr_in=8000024c, _addr_in=ffffe24c, write_addr=024c, read_addr=024c, data_out=00000000
[SDM] wr_en=0, fn3=0, write_data=00000000, read_data=00000000
[SDM] Spesifix data location 0x0024 00, 00, 00, 00
[SIM DATA MEM END]
[SIM DATA MEM BEGIN]
[SDM] addr_in=8000025c, _addr_in=ffffe25c, write_addr=025c, read_addr=025c, data_out=00000000
[SDM] wr_en=0, fn3=0, write_data=00000000, read_data=00000000
[SDM] Spesifix data location 0x0024 00, 00, 00, 00
[SIM DATA MEM END]
-----------------------------
Read data: 01478793
>> PC: 8000024c
>> Instruction: 01478793
>> Branch taken: 0
>> RF:
>>>> RF_rsel1: 0f
>>>> RF_rdata1: 80000248
>>>> RF_rsel2: 00
>>>> RF_rdata2: 00000000
>>>> RF_wdata_sel:1
>>>> RF_wsel: 0f
>>>>>> RF_wen: 1
>>>>>> RF_wdata: 8000025c
>> ALU:
>>>> ALU_OP1_SEL: 0
>>>> ALU_A: 80000248
>>>> ALU_OP2_SEL: 1
>>>> ALU_B: 00000014
>>>> ALU_OUT: 8000025c
>> Imm: 00000014
>> DM:
>>>> DM_wen: 0
>>>> DM_OUT: 00000000
>> Registers:
>>>> R[          0]: 00000000
>>>> R[          1]: a00aa00a
>>>> R[          2]: 80002000
>>>> R[          3]: 00000005
>>>> R[          4]: 00000000
>>>> R[          5]: 8000018c
>>>> R[          6]: 00000000
>>>> R[          7]: 0aa00aa0
>>>> R[          8]: 00000000
>>>> R[          9]: 00000000
>>>> R[         10]: 80000000
>>>> R[         11]: 00000000
>>>> R[         12]: 00000000
>>>> R[         13]: 00000000
>>>> R[         14]: 0aa00aa0
>>>> R[         15]: 80000248
>>>> R[         16]: 00000000
>>>> R[         17]: 00000000
>>>> R[         18]: 00000000
>>>> R[         19]: 00000000
>>>> R[         20]: 00000000
>>>> R[         21]: 00000000
>>>> R[         22]: 00000000
>>>> R[         23]: 00000000
>>>> R[         24]: 00000000
>>>> R[         25]: 00000000
>>>> R[         26]: 00000000
>>>> R[         27]: 00000000
>>>> R[         28]: 00000000
>>>> R[         29]: 00000000
>>>> R[         30]: 00000000
>>>> R[         31]: 00000000
[SIM DATA MEM BEGIN]
[SDM] addr_in=80000270, _addr_in=ffffe270, write_addr=0270, read_addr=0270, data_out=00000000
[SDM] wr_en=0, fn3=0, write_data=00000000, read_data=00000000
[SDM] Spesifix data location 0x0024 00, 00, 00, 00
[SIM DATA MEM END]
[SIM DATA MEM BEGIN]
[SDM] addr_in=8000200c, _addr_in=0000000c, write_addr=000c, read_addr=000c, data_out=00000000
[SDM] wr_en=1, fn3=2, write_data=a00aa00a, read_data=00000000
[SDM] Spesifix data location 0x0024 00, 00, 00, 00
[SIM DATA MEM END]
-----------------------------
Read data: 00112623
>> PC: 80000250
>> Instruction: 00112623
>> Branch taken: 0
>> RF:
>>>> RF_rsel1: 02
>>>> RF_rdata1: 80002000
>>>> RF_rsel2: 01
>>>> RF_rdata2: a00aa00a
>>>> RF_wdata_sel:2
>>>> RF_wsel: 0c
>> ALU:
>>>> ALU_OP1_SEL: 0
>>>> ALU_A: 80002000
>>>> ALU_OP2_SEL: 1
>>>> ALU_B: 0000000c
>>>> ALU_OUT: 8000200c
>> Imm: 0000000c
>> DM:
>>>> DM_wen: 1
>>>>>> DM_ADDR: 8000200c
>>>>>> DM_IN: a00aa00a
>>>> DM_OUT: 00000000
>> Registers:
>>>> R[          0]: 00000000
>>>> R[          1]: a00aa00a
>>>> R[          2]: 80002000
>>>> R[          3]: 00000005
>>>> R[          4]: 00000000
>>>> R[          5]: 8000018c
>>>> R[          6]: 00000000
>>>> R[          7]: 0aa00aa0
>>>> R[          8]: 00000000
>>>> R[          9]: 00000000
>>>> R[         10]: 80000000
>>>> R[         11]: 00000000
>>>> R[         12]: 00000000
>>>> R[         13]: 00000000
>>>> R[         14]: 0aa00aa0
>>>> R[         15]: 8000025c
>>>> R[         16]: 00000000
>>>> R[         17]: 00000000
>>>> R[         18]: 00000000
>>>> R[         19]: 00000000
>>>> R[         20]: 00000000
>>>> R[         21]: 00000000
>>>> R[         22]: 00000000
>>>> R[         23]: 00000000
>>>> R[         24]: 00000000
>>>> R[         25]: 00000000
>>>> R[         26]: 00000000
>>>> R[         27]: 00000000
>>>> R[         28]: 00000000
>>>> R[         29]: 00000000
>>>> R[         30]: 00000000
>>>> R[         31]: 00000000
[SIM DATA MEM BEGIN]
[SDM] addr_in=8000200c, _addr_in=0000000c, write_addr=000c, read_addr=000c, data_out=00000000
[SDM] wr_en=1, fn3=2, write_data=a00aa00a, read_data=00000000
[SDM] Spesifix data location 0x0024 00, 00, 00, 00
[SIM DATA MEM END]
[SIM DATA MEM BEGIN]
[SDM] addr_in=8000200c, _addr_in=0000000c, write_addr=000c, read_addr=000c, data_out=a00aa00a
[SDM] wr_en=0, fn3=2, write_data=00000000, read_data=a00aa00a
[SDM] Spesifix data location 0x0024 00, 00, 00, 00
[SIM DATA MEM END]
-----------------------------
Read data: 00c12703
>> PC: 80000254
>> Instruction: 00c12703
>> Branch taken: 0
>> RF:
>>>> RF_rsel1: 02
>>>> RF_rdata1: 80002000
>>>> RF_rsel2: 0c
>>>> RF_rdata2: 00000000
>>>> RF_wdata_sel:2
>>>> RF_wsel: 0e
>>>>>> RF_wen: 1
>>>>>> RF_wdata: a00aa00a
>> ALU:
>>>> ALU_OP1_SEL: 0
>>>> ALU_A: 80002000
>>>> ALU_OP2_SEL: 1
>>>> ALU_B: 0000000c
>>>> ALU_OUT: 8000200c
>> Imm: 0000000c
>> DM:
>>>> DM_wen: 0
>>>> DM_OUT: a00aa00a
>> Registers:
>>>> R[          0]: 00000000
>>>> R[          1]: a00aa00a
>>>> R[          2]: 80002000
>>>> R[          3]: 00000005
>>>> R[          4]: 00000000
>>>> R[          5]: 8000018c
>>>> R[          6]: 00000000
>>>> R[          7]: 0aa00aa0
>>>> R[          8]: 00000000
>>>> R[          9]: 00000000
>>>> R[         10]: 80000000
>>>> R[         11]: 00000000
>>>> R[         12]: 00000000
>>>> R[         13]: 00000000
>>>> R[         14]: 0aa00aa0
>>>> R[         15]: 8000025c
>>>> R[         16]: 00000000
>>>> R[         17]: 00000000
>>>> R[         18]: 00000000
>>>> R[         19]: 00000000
>>>> R[         20]: 00000000
>>>> R[         21]: 00000000
>>>> R[         22]: 00000000
>>>> R[         23]: 00000000
>>>> R[         24]: 00000000
>>>> R[         25]: 00000000
>>>> R[         26]: 00000000
>>>> R[         27]: 00000000
>>>> R[         28]: 00000000
>>>> R[         29]: 00000000
>>>> R[         30]: 00000000
>>>> R[         31]: 00000000
[SIM DATA MEM BEGIN]
[SDM] addr_in=8000200c, _addr_in=0000000c, write_addr=000c, read_addr=000c, data_out=a00aa00a
[SDM] wr_en=0, fn3=2, write_data=00000000, read_data=a00aa00a
[SDM] Spesifix data location 0x0024 00, 00, 00, 00
[SIM DATA MEM END]
[SIM DATA MEM BEGIN]
[SDM] addr_in=80000260, _addr_in=ffffe260, write_addr=0260, read_addr=0260, data_out=0000000a
[SDM] wr_en=0, fn3=0, write_data=00000000, read_data=a00aa00a
[SDM] Spesifix data location 0x0024 00, 00, 00, 00
[SIM DATA MEM END]
-----------------------------
Read data: 0080006f
>> PC: 80000258
>> Instruction: 0080006f
>> Branch taken: 1
>> RF:
>>>> RF_rsel1: 00
>>>> RF_rdata1: 00000000
>>>> RF_rsel2: 00
>>>> RF_rdata2: 00000000
>>>> RF_wdata_sel:0
>>>> RF_wsel: 00
>>>>>> RF_wen: 1
>>>>>> RF_wdata: 8000025c
>> ALU:
>>>> ALU_OP1_SEL: 1
>>>> ALU_A: 80000258
>>>> ALU_OP2_SEL: 1
>>>> ALU_B: 00000008
>>>> ALU_OUT: 80000260
>> Imm: 00000008
>> DM:
>>>> DM_wen: 0
>>>> DM_OUT: 0000000a
>> Registers:
>>>> R[          0]: 00000000
>>>> R[          1]: a00aa00a
>>>> R[          2]: 80002000
>>>> R[          3]: 00000005
>>>> R[          4]: 00000000
>>>> R[          5]: 8000018c
>>>> R[          6]: 00000000
>>>> R[          7]: 0aa00aa0
>>>> R[          8]: 00000000
>>>> R[          9]: 00000000
>>>> R[         10]: 80000000
>>>> R[         11]: 00000000
>>>> R[         12]: 00000000
>>>> R[         13]: 00000000
>>>> R[         14]: a00aa00a
>>>> R[         15]: 8000025c
>>>> R[         16]: 00000000
>>>> R[         17]: 00000000
>>>> R[         18]: 00000000
>>>> R[         19]: 00000000
>>>> R[         20]: 00000000
>>>> R[         21]: 00000000
>>>> R[         22]: 00000000
>>>> R[         23]: 00000000
>>>> R[         24]: 00000000
>>>> R[         25]: 00000000
>>>> R[         26]: 00000000
>>>> R[         27]: 00000000
>>>> R[         28]: 00000000
>>>> R[         29]: 00000000
>>>> R[         30]: 00000000
>>>> R[         31]: 00000000
[SIM DATA MEM BEGIN]
[SDM] addr_in=80000268, _addr_in=ffffe268, write_addr=0268, read_addr=0268, data_out=0000000a
[SDM] wr_en=0, fn3=0, write_data=00000000, read_data=a00aa00a
[SDM] Spesifix data location 0x0024 00, 00, 00, 00
[SIM DATA MEM END]
[SIM DATA MEM BEGIN]
[SDM] addr_in=a00aa000, _addr_in=200a8000, write_addr=0000, read_addr=0000, data_out=00000000
[SDM] wr_en=0, fn3=2, write_data=00000000, read_data=00000000
[SDM] Spesifix data location 0x0024 00, 00, 00, 00
[SIM DATA MEM END]
-----------------------------
Read data: a00aa3b7
>> PC: 80000260
>> Instruction: a00aa3b7
>> Branch taken: 1
>> RF:
>>>> RF_rsel1: 00
>>>> RF_rdata1: 00000000
>>>> RF_rsel2: 00
>>>> RF_rdata2: 00000000
>>>> RF_wdata_sel:1
>>>> RF_wsel: 07
>>>>>> RF_wen: 1
>>>>>> RF_wdata: a00aa000
>> ALU:
>>>> ALU_OP1_SEL: 0
>>>> ALU_A: 00000000
>>>> ALU_OP2_SEL: 1
>>>> ALU_B: a00aa000
>>>> ALU_OUT: a00aa000
>> Imm: a00aa000
>> DM:
>>>> DM_wen: 0
>>>> DM_OUT: 00000000
>> Registers:
>>>> R[          0]: 00000000
>>>> R[          1]: a00aa00a
>>>> R[          2]: 80002000
>>>> R[          3]: 00000005
>>>> R[          4]: 00000000
>>>> R[          5]: 8000018c
>>>> R[          6]: 00000000
>>>> R[          7]: 0aa00aa0
>>>> R[          8]: 00000000
>>>> R[          9]: 00000000
>>>> R[         10]: 80000000
>>>> R[         11]: 00000000
>>>> R[         12]: 00000000
>>>> R[         13]: 00000000
>>>> R[         14]: a00aa00a
>>>> R[         15]: 8000025c
>>>> R[         16]: 00000000
>>>> R[         17]: 00000000
>>>> R[         18]: 00000000
>>>> R[         19]: 00000000
>>>> R[         20]: 00000000
>>>> R[         21]: 00000000
>>>> R[         22]: 00000000
>>>> R[         23]: 00000000
>>>> R[         24]: 00000000
>>>> R[         25]: 00000000
>>>> R[         26]: 00000000
>>>> R[         27]: 00000000
>>>> R[         28]: 00000000
>>>> R[         29]: 00000000
>>>> R[         30]: 00000000
>>>> R[         31]: 00000000
[SIM DATA MEM BEGIN]
[SDM] addr_in=a00aa000, _addr_in=200a8000, write_addr=0000, read_addr=0000, data_out=00000000
[SDM] wr_en=0, fn3=2, write_data=00000000, read_data=00000000
[SDM] Spesifix data location 0x0024 00, 00, 00, 00
[SIM DATA MEM END]
[SIM DATA MEM BEGIN]
[SDM] addr_in=a00aa00a, _addr_in=200a800a, write_addr=000a, read_addr=000a, data_out=ffffffaa
[SDM] wr_en=0, fn3=0, write_data=00000000, read_data=00aa00aa
[SDM] Spesifix data location 0x0024 00, 00, 00, 00
[SIM DATA MEM END]
-----------------------------
Read data: 00a38393
>> PC: 80000264
>> Instruction: 00a38393
>> Branch taken: 0
>> RF:
>>>> RF_rsel1: 07
>>>> RF_rdata1: a00aa000
>>>> RF_rsel2: 00
>>>> RF_rdata2: 00000000
>>>> RF_wdata_sel:1
>>>> RF_wsel: 07
>>>>>> RF_wen: 1
>>>>>> RF_wdata: a00aa00a
>> ALU:
>>>> ALU_OP1_SEL: 0
>>>> ALU_A: a00aa000
>>>> ALU_OP2_SEL: 1
>>>> ALU_B: 0000000a
>>>> ALU_OUT: a00aa00a
>> Imm: 0000000a
>> DM:
>>>> DM_wen: 0
>>>> DM_OUT: ffffffaa
>> Registers:
>>>> R[          0]: 00000000
>>>> R[          1]: a00aa00a
>>>> R[          2]: 80002000
>>>> R[          3]: 00000005
>>>> R[          4]: 00000000
>>>> R[          5]: 8000018c
>>>> R[          6]: 00000000
>>>> R[          7]: a00aa000
>>>> R[          8]: 00000000
>>>> R[          9]: 00000000
>>>> R[         10]: 80000000
>>>> R[         11]: 00000000
>>>> R[         12]: 00000000
>>>> R[         13]: 00000000
>>>> R[         14]: a00aa00a
>>>> R[         15]: 8000025c
>>>> R[         16]: 00000000
>>>> R[         17]: 00000000
>>>> R[         18]: 00000000
>>>> R[         19]: 00000000
>>>> R[         20]: 00000000
>>>> R[         21]: 00000000
>>>> R[         22]: 00000000
>>>> R[         23]: 00000000
>>>> R[         24]: 00000000
>>>> R[         25]: 00000000
>>>> R[         26]: 00000000
>>>> R[         27]: 00000000
>>>> R[         28]: 00000000
>>>> R[         29]: 00000000
>>>> R[         30]: 00000000
>>>> R[         31]: 00000000
[SIM DATA MEM BEGIN]
[SDM] addr_in=a00aa014, _addr_in=200a8014, write_addr=0014, read_addr=0014, data_out=ffffffaa
[SDM] wr_en=0, fn3=0, write_data=00000000, read_data=00aa00aa
[SDM] Spesifix data location 0x0024 00, 00, 00, 00
[SIM DATA MEM END]
[SIM DATA MEM BEGIN]
[SDM] addr_in=80000690, _addr_in=ffffe690, write_addr=0690, read_addr=0690, data_out=00000000
[SDM] wr_en=0, fn3=1, write_data=a00aa00a, read_data=00000000
[SDM] Spesifix data location 0x0024 00, 00, 00, 00
[SIM DATA MEM END]
-----------------------------
Read data: 42771463
>> PC: 80000268
>> Instruction: 42771463
>> Branch taken: 0
>> RF:
>>>> RF_rsel1: 0e
>>>> RF_rdata1: a00aa00a
>>>> RF_rsel2: 07
>>>> RF_rdata2: a00aa00a
>>>> RF_wdata_sel:1
>>>> RF_wsel: 08
>> ALU:
>>>> ALU_OP1_SEL: 1
>>>> ALU_A: 80000268
>>>> ALU_OP2_SEL: 1
>>>> ALU_B: 00000428
>>>> ALU_OUT: 80000690
>> Imm: 00000428
>> DM:
>>>> DM_wen: 0
>>>> DM_OUT: 00000000
>> Registers:
>>>> R[          0]: 00000000
>>>> R[          1]: a00aa00a
>>>> R[          2]: 80002000
>>>> R[          3]: 00000005
>>>> R[          4]: 00000000
>>>> R[          5]: 8000018c
>>>> R[          6]: 00000000
>>>> R[          7]: a00aa00a
>>>> R[          8]: 00000000
>>>> R[          9]: 00000000
>>>> R[         10]: 80000000
>>>> R[         11]: 00000000
>>>> R[         12]: 00000000
>>>> R[         13]: 00000000
>>>> R[         14]: a00aa00a
>>>> R[         15]: 8000025c
>>>> R[         16]: 00000000
>>>> R[         17]: 00000000
>>>> R[         18]: 00000000
>>>> R[         19]: 00000000
>>>> R[         20]: 00000000
>>>> R[         21]: 00000000
>>>> R[         22]: 00000000
>>>> R[         23]: 00000000
>>>> R[         24]: 00000000
>>>> R[         25]: 00000000
>>>> R[         26]: 00000000
>>>> R[         27]: 00000000
>>>> R[         28]: 00000000
>>>> R[         29]: 00000000
>>>> R[         30]: 00000000
>>>> R[         31]: 00000000
[SIM DATA MEM BEGIN]
[SDM] addr_in=80000694, _addr_in=ffffe694, write_addr=0694, read_addr=0694, data_out=00000000
[SDM] wr_en=0, fn3=1, write_data=a00aa00a, read_data=00000000
[SDM] Spesifix data location 0x0024 00, 00, 00, 00
[SIM DATA MEM END]
[SIM DATA MEM BEGIN]
[SDM] addr_in=00000006, _addr_in=7fffe006, write_addr=0006, read_addr=0006, data_out=00000000
[SDM] wr_en=0, fn3=0, write_data=00000000, read_data=00000000
[SDM] Spesifix data location 0x0024 00, 00, 00, 00
[SIM DATA MEM END]
-----------------------------
Read data: 00600193
>> PC: 8000026c
>> Instruction: 00600193
>> Branch taken: 1
>> RF:
>>>> RF_rsel1: 00
>>>> RF_rdata1: 00000000
>>>> RF_rsel2: 00
>>>> RF_rdata2: 00000000
>>>> RF_wdata_sel:1
>>>> RF_wsel: 03
>>>>>> RF_wen: 1
>>>>>> RF_wdata: 00000006
>> ALU:
>>>> ALU_OP1_SEL: 0
>>>> ALU_A: 00000000
>>>> ALU_OP2_SEL: 1
>>>> ALU_B: 00000006
>>>> ALU_OUT: 00000006
>> Imm: 00000006
>> DM:
>>>> DM_wen: 0
>>>> DM_OUT: 00000000
>> Registers:
>>>> R[          0]: 00000000
>>>> R[          1]: a00aa00a
>>>> R[          2]: 80002000
>>>> R[          3]: 00000005
>>>> R[          4]: 00000000
>>>> R[          5]: 8000018c
>>>> R[          6]: 00000000
>>>> R[          7]: a00aa00a
>>>> R[          8]: 00000000
>>>> R[          9]: 00000000
>>>> R[         10]: 80000000
>>>> R[         11]: 00000000
>>>> R[         12]: 00000000
>>>> R[         13]: 00000000
>>>> R[         14]: a00aa00a
>>>> R[         15]: 8000025c
>>>> R[         16]: 00000000
>>>> R[         17]: 00000000
>>>> R[         18]: 00000000
>>>> R[         19]: 00000000
>>>> R[         20]: 00000000
>>>> R[         21]: 00000000
>>>> R[         22]: 00000000
>>>> R[         23]: 00000000
>>>> R[         24]: 00000000
>>>> R[         25]: 00000000
>>>> R[         26]: 00000000
>>>> R[         27]: 00000000
>>>> R[         28]: 00000000
>>>> R[         29]: 00000000
>>>> R[         30]: 00000000
>>>> R[         31]: 00000000
[SIM DATA MEM BEGIN]
[SDM] addr_in=00000006, _addr_in=7fffe006, write_addr=0006, read_addr=0006, data_out=00000000
[SDM] wr_en=0, fn3=0, write_data=00000000, read_data=00000000
[SDM] Spesifix data location 0x0024 00, 00, 00, 00
[SIM DATA MEM END]
[SIM DATA MEM BEGIN]
[SDM] addr_in=80002270, _addr_in=00000270, write_addr=0270, read_addr=0270, data_out=deadbeef
[SDM] wr_en=0, fn3=2, write_data=00000000, read_data=deadbeef
[SDM] Spesifix data location 0x0024 00, 00, 00, 00
[SIM DATA MEM END]
-----------------------------
Read data: 00002117
>> PC: 80000270
>> Instruction: 00002117
>> Branch taken: 1
>> RF:
>>>> RF_rsel1: 00
>>>> RF_rdata1: 00000000
>>>> RF_rsel2: 00
>>>> RF_rdata2: 00000000
>>>> RF_wdata_sel:1
>>>> RF_wsel: 02
>>>>>> RF_wen: 1
>>>>>> RF_wdata: 80002270
>> ALU:
>>>> ALU_OP1_SEL: 1
>>>> ALU_A: 80000270
>>>> ALU_OP2_SEL: 1
>>>> ALU_B: 00002000
>>>> ALU_OUT: 80002270
>> Imm: 00002000
>> DM:
>>>> DM_wen: 0
>>>> DM_OUT: deadbeef
>> Registers:
>>>> R[          0]: 00000000
>>>> R[          1]: a00aa00a
>>>> R[          2]: 80002000
>>>> R[          3]: 00000006
>>>> R[          4]: 00000000
>>>> R[          5]: 8000018c
>>>> R[          6]: 00000000
>>>> R[          7]: a00aa00a
>>>> R[          8]: 00000000
>>>> R[          9]: 00000000
>>>> R[         10]: 80000000
>>>> R[         11]: 00000000
>>>> R[         12]: 00000000
>>>> R[         13]: 00000000
>>>> R[         14]: a00aa00a
>>>> R[         15]: 8000025c
>>>> R[         16]: 00000000
>>>> R[         17]: 00000000
>>>> R[         18]: 00000000
>>>> R[         19]: 00000000
>>>> R[         20]: 00000000
>>>> R[         21]: 00000000
>>>> R[         22]: 00000000
>>>> R[         23]: 00000000
>>>> R[         24]: 00000000
>>>> R[         25]: 00000000
>>>> R[         26]: 00000000
>>>> R[         27]: 00000000
>>>> R[         28]: 00000000
>>>> R[         29]: 00000000
>>>> R[         30]: 00000000
>>>> R[         31]: 00000000
[SIM DATA MEM BEGIN]
[SDM] addr_in=80002274, _addr_in=00000274, write_addr=0274, read_addr=0274, data_out=deadbeef
[SDM] wr_en=0, fn3=2, write_data=00000000, read_data=deadbeef
[SDM] Spesifix data location 0x0024 00, 00, 00, 00
[SIM DATA MEM END]
[SIM DATA MEM BEGIN]
[SDM] addr_in=8000201c, _addr_in=0000001c, write_addr=001c, read_addr=001c, data_out=00000000
[SDM] wr_en=0, fn3=0, write_data=00000000, read_data=00000000
[SDM] Spesifix data location 0x0024 00, 00, 00, 00
[SIM DATA MEM END]
-----------------------------
Read data: dac10113
>> PC: 80000274
>> Instruction: dac10113
>> Branch taken: 0
>> RF:
>>>> RF_rsel1: 02
>>>> RF_rdata1: 80002270
>>>> RF_rsel2: 00
>>>> RF_rdata2: 00000000
>>>> RF_wdata_sel:1
>>>> RF_wsel: 02
>>>>>> RF_wen: 1
>>>>>> RF_wdata: 8000201c
>> ALU:
>>>> ALU_OP1_SEL: 0
>>>> ALU_A: 80002270
>>>> ALU_OP2_SEL: 1
>>>> ALU_B: fffffdac
>>>> ALU_OUT: 8000201c
>> Imm: fffffdac
>> DM:
>>>> DM_wen: 0
>>>> DM_OUT: 00000000
>> Registers:
>>>> R[          0]: 00000000
>>>> R[          1]: a00aa00a
>>>> R[          2]: 80002270
>>>> R[          3]: 00000006
>>>> R[          4]: 00000000
>>>> R[          5]: 8000018c
>>>> R[          6]: 00000000
>>>> R[          7]: a00aa00a
>>>> R[          8]: 00000000
>>>> R[          9]: 00000000
>>>> R[         10]: 80000000
>>>> R[         11]: 00000000
>>>> R[         12]: 00000000
>>>> R[         13]: 00000000
>>>> R[         14]: a00aa00a
>>>> R[         15]: 8000025c
>>>> R[         16]: 00000000
>>>> R[         17]: 00000000
>>>> R[         18]: 00000000
>>>> R[         19]: 00000000
>>>> R[         20]: 00000000
>>>> R[         21]: 00000000
>>>> R[         22]: 00000000
>>>> R[         23]: 00000000
>>>> R[         24]: 00000000
>>>> R[         25]: 00000000
>>>> R[         26]: 00000000
>>>> R[         27]: 00000000
>>>> R[         28]: 00000000
>>>> R[         29]: 00000000
>>>> R[         30]: 00000000
>>>> R[         31]: 00000000
[SIM DATA MEM BEGIN]
[SDM] addr_in=80001dc8, _addr_in=fffffdc8, write_addr=0dc8, read_addr=0dc8, data_out=00000000
[SDM] wr_en=0, fn3=0, write_data=00000000, read_data=00000000
[SDM] Spesifix data location 0x0024 00, 00, 00, 00
[SIM DATA MEM END]
[SIM DATA MEM BEGIN]
[SDM] addr_in=00aa0000, _addr_in=80a9e000, write_addr=0000, read_addr=0000, data_out=00000000
[SDM] wr_en=0, fn3=0, write_data=00000000, read_data=00000000
[SDM] Spesifix data location 0x0024 00, 00, 00, 00
[SIM DATA MEM END]
-----------------------------
Read data: 00aa00b7
>> PC: 80000278
>> Instruction: 00aa00b7
>> Branch taken: 1
>> RF:
>>>> RF_rsel1: 00
>>>> RF_rdata1: 00000000
>>>> RF_rsel2: 00
>>>> RF_rdata2: 00000000
>>>> RF_wdata_sel:1
>>>> RF_wsel: 01
>>>>>> RF_wen: 1
>>>>>> RF_wdata: 00aa0000
>> ALU:
>>>> ALU_OP1_SEL: 0
>>>> ALU_A: 00000000
>>>> ALU_OP2_SEL: 1
>>>> ALU_B: 00aa0000
>>>> ALU_OUT: 00aa0000
>> Imm: 00aa0000
>> DM:
>>>> DM_wen: 0
>>>> DM_OUT: 00000000
>> Registers:
>>>> R[          0]: 00000000
>>>> R[          1]: a00aa00a
>>>> R[          2]: 8000201c
>>>> R[          3]: 00000006
>>>> R[          4]: 00000000
>>>> R[          5]: 8000018c
>>>> R[          6]: 00000000
>>>> R[          7]: a00aa00a
>>>> R[          8]: 00000000
>>>> R[          9]: 00000000
>>>> R[         10]: 80000000
>>>> R[         11]: 00000000
>>>> R[         12]: 00000000
>>>> R[         13]: 00000000
>>>> R[         14]: a00aa00a
>>>> R[         15]: 8000025c
>>>> R[         16]: 00000000
>>>> R[         17]: 00000000
>>>> R[         18]: 00000000
>>>> R[         19]: 00000000
>>>> R[         20]: 00000000
>>>> R[         21]: 00000000
>>>> R[         22]: 00000000
>>>> R[         23]: 00000000
>>>> R[         24]: 00000000
>>>> R[         25]: 00000000
>>>> R[         26]: 00000000
>>>> R[         27]: 00000000
>>>> R[         28]: 00000000
>>>> R[         29]: 00000000
>>>> R[         30]: 00000000
>>>> R[         31]: 00000000
[SIM DATA MEM BEGIN]
[SDM] addr_in=00aa0000, _addr_in=80a9e000, write_addr=0000, read_addr=0000, data_out=00000000
[SDM] wr_en=0, fn3=0, write_data=00000000, read_data=00000000
[SDM] Spesifix data location 0x0024 00, 00, 00, 00
[SIM DATA MEM END]
[SIM DATA MEM BEGIN]
[SDM] addr_in=00aa00aa, _addr_in=80a9e0aa, write_addr=00aa, read_addr=00aa, data_out=ffffffaa
[SDM] wr_en=0, fn3=0, write_data=00000000, read_data=00aa00aa
[SDM] Spesifix data location 0x0024 00, 00, 00, 00
[SIM DATA MEM END]
-----------------------------
Read data: 0aa08093
>> PC: 8000027c
>> Instruction: 0aa08093
>> Branch taken: 0
>> RF:
>>>> RF_rsel1: 01
>>>> RF_rdata1: 00aa0000
>>>> RF_rsel2: 00
>>>> RF_rdata2: 00000000
>>>> RF_wdata_sel:1
>>>> RF_wsel: 01
>>>>>> RF_wen: 1
>>>>>> RF_wdata: 00aa00aa
>> ALU:
>>>> ALU_OP1_SEL: 0
>>>> ALU_A: 00aa0000
>>>> ALU_OP2_SEL: 1
>>>> ALU_B: 000000aa
>>>> ALU_OUT: 00aa00aa
>> Imm: 000000aa
>> DM:
>>>> DM_wen: 0
>>>> DM_OUT: ffffffaa
>> Registers:
>>>> R[          0]: 00000000
>>>> R[          1]: 00aa0000
>>>> R[          2]: 8000201c
>>>> R[          3]: 00000006
>>>> R[          4]: 00000000
>>>> R[          5]: 8000018c
>>>> R[          6]: 00000000
>>>> R[          7]: a00aa00a
>>>> R[          8]: 00000000
>>>> R[          9]: 00000000
>>>> R[         10]: 80000000
>>>> R[         11]: 00000000
>>>> R[         12]: 00000000
>>>> R[         13]: 00000000
>>>> R[         14]: a00aa00a
>>>> R[         15]: 8000025c
>>>> R[         16]: 00000000
>>>> R[         17]: 00000000
>>>> R[         18]: 00000000
>>>> R[         19]: 00000000
>>>> R[         20]: 00000000
>>>> R[         21]: 00000000
>>>> R[         22]: 00000000
>>>> R[         23]: 00000000
>>>> R[         24]: 00000000
>>>> R[         25]: 00000000
>>>> R[         26]: 00000000
>>>> R[         27]: 00000000
>>>> R[         28]: 00000000
>>>> R[         29]: 00000000
>>>> R[         30]: 00000000
>>>> R[         31]: 00000000
[SIM DATA MEM BEGIN]
[SDM] addr_in=00aa0154, _addr_in=80a9e154, write_addr=0154, read_addr=0154, data_out=ffffffaa
[SDM] wr_en=0, fn3=0, write_data=00000000, read_data=00aa00aa
[SDM] Spesifix data location 0x0024 00, 00, 00, 00
[SIM DATA MEM END]
[SIM DATA MEM BEGIN]
[SDM] addr_in=80000280, _addr_in=ffffe280, write_addr=0280, read_addr=0280, data_out=00000000
[SDM] wr_en=0, fn3=0, write_data=00000000, read_data=00000000
[SDM] Spesifix data location 0x0024 00, 00, 00, 00
[SIM DATA MEM END]
-----------------------------
Read data: 00000797
>> PC: 80000280
>> Instruction: 00000797
>> Branch taken: 1
>> RF:
>>>> RF_rsel1: 00
>>>> RF_rdata1: 00000000
>>>> RF_rsel2: 00
>>>> RF_rdata2: 00000000
>>>> RF_wdata_sel:1
>>>> RF_wsel: 0f
>>>>>> RF_wen: 1
>>>>>> RF_wdata: 80000280
>> ALU:
>>>> ALU_OP1_SEL: 1
>>>> ALU_A: 80000280
>>>> ALU_OP2_SEL: 1
>>>> ALU_B: 00000000
>>>> ALU_OUT: 80000280
>> Imm: 00000000
>> DM:
>>>> DM_wen: 0
>>>> DM_OUT: 00000000
>> Registers:
>>>> R[          0]: 00000000
>>>> R[          1]: 00aa00aa
>>>> R[          2]: 8000201c
>>>> R[          3]: 00000006
>>>> R[          4]: 00000000
>>>> R[          5]: 8000018c
>>>> R[          6]: 00000000
>>>> R[          7]: a00aa00a
>>>> R[          8]: 00000000
>>>> R[          9]: 00000000
>>>> R[         10]: 80000000
>>>> R[         11]: 00000000
>>>> R[         12]: 00000000
>>>> R[         13]: 00000000
>>>> R[         14]: a00aa00a
>>>> R[         15]: 8000025c
>>>> R[         16]: 00000000
>>>> R[         17]: 00000000
>>>> R[         18]: 00000000
>>>> R[         19]: 00000000
>>>> R[         20]: 00000000
>>>> R[         21]: 00000000
>>>> R[         22]: 00000000
>>>> R[         23]: 00000000
>>>> R[         24]: 00000000
>>>> R[         25]: 00000000
>>>> R[         26]: 00000000
>>>> R[         27]: 00000000
>>>> R[         28]: 00000000
>>>> R[         29]: 00000000
>>>> R[         30]: 00000000
>>>> R[         31]: 00000000
[SIM DATA MEM BEGIN]
[SDM] addr_in=80000284, _addr_in=ffffe284, write_addr=0284, read_addr=0284, data_out=00000000
[SDM] wr_en=0, fn3=0, write_data=00000000, read_data=00000000
[SDM] Spesifix data location 0x0024 00, 00, 00, 00
[SIM DATA MEM END]
[SIM DATA MEM BEGIN]
[SDM] addr_in=80000294, _addr_in=ffffe294, write_addr=0294, read_addr=0294, data_out=00000000
[SDM] wr_en=0, fn3=0, write_data=00000000, read_data=00000000
[SDM] Spesifix data location 0x0024 00, 00, 00, 00
[SIM DATA MEM END]
-----------------------------
Read data: 01478793
>> PC: 80000284
>> Instruction: 01478793
>> Branch taken: 0
>> RF:
>>>> RF_rsel1: 0f
>>>> RF_rdata1: 80000280
>>>> RF_rsel2: 00
>>>> RF_rdata2: 00000000
>>>> RF_wdata_sel:1
>>>> RF_wsel: 0f
>>>>>> RF_wen: 1
>>>>>> RF_wdata: 80000294
>> ALU:
>>>> ALU_OP1_SEL: 0
>>>> ALU_A: 80000280
>>>> ALU_OP2_SEL: 1
>>>> ALU_B: 00000014
>>>> ALU_OUT: 80000294
>> Imm: 00000014
>> DM:
>>>> DM_wen: 0
>>>> DM_OUT: 00000000
>> Registers:
>>>> R[          0]: 00000000
>>>> R[          1]: 00aa00aa
>>>> R[          2]: 8000201c
>>>> R[          3]: 00000006
>>>> R[          4]: 00000000
>>>> R[          5]: 8000018c
>>>> R[          6]: 00000000
>>>> R[          7]: a00aa00a
>>>> R[          8]: 00000000
>>>> R[          9]: 00000000
>>>> R[         10]: 80000000
>>>> R[         11]: 00000000
>>>> R[         12]: 00000000
>>>> R[         13]: 00000000
>>>> R[         14]: a00aa00a
>>>> R[         15]: 80000280
>>>> R[         16]: 00000000
>>>> R[         17]: 00000000
>>>> R[         18]: 00000000
>>>> R[         19]: 00000000
>>>> R[         20]: 00000000
>>>> R[         21]: 00000000
>>>> R[         22]: 00000000
>>>> R[         23]: 00000000
>>>> R[         24]: 00000000
>>>> R[         25]: 00000000
>>>> R[         26]: 00000000
>>>> R[         27]: 00000000
>>>> R[         28]: 00000000
>>>> R[         29]: 00000000
>>>> R[         30]: 00000000
>>>> R[         31]: 00000000
[SIM DATA MEM BEGIN]
[SDM] addr_in=800002a8, _addr_in=ffffe2a8, write_addr=02a8, read_addr=02a8, data_out=00000000
[SDM] wr_en=0, fn3=0, write_data=00000000, read_data=00000000
[SDM] Spesifix data location 0x0024 00, 00, 00, 00
[SIM DATA MEM END]
[SIM DATA MEM BEGIN]
[SDM] addr_in=80002010, _addr_in=00000010, write_addr=0010, read_addr=0010, data_out=00000000
[SDM] wr_en=1, fn3=2, write_data=00aa00aa, read_data=00000000
[SDM] Spesifix data location 0x0024 00, 00, 00, 00
[SIM DATA MEM END]
-----------------------------
Read data: fe112a23
>> PC: 80000288
>> Instruction: fe112a23
>> Branch taken: 0
>> RF:
>>>> RF_rsel1: 02
>>>> RF_rdata1: 8000201c
>>>> RF_rsel2: 01
>>>> RF_rdata2: 00aa00aa
>>>> RF_wdata_sel:2
>>>> RF_wsel: 14
>> ALU:
>>>> ALU_OP1_SEL: 0
>>>> ALU_A: 8000201c
>>>> ALU_OP2_SEL: 1
>>>> ALU_B: fffffff4
>>>> ALU_OUT: 80002010
>> Imm: fffffff4
>> DM:
>>>> DM_wen: 1
>>>>>> DM_ADDR: 80002010
>>>>>> DM_IN: 00aa00aa
>>>> DM_OUT: 00000000
>> Registers:
>>>> R[          0]: 00000000
>>>> R[          1]: 00aa00aa
>>>> R[          2]: 8000201c
>>>> R[          3]: 00000006
>>>> R[          4]: 00000000
>>>> R[          5]: 8000018c
>>>> R[          6]: 00000000
>>>> R[          7]: a00aa00a
>>>> R[          8]: 00000000
>>>> R[          9]: 00000000
>>>> R[         10]: 80000000
>>>> R[         11]: 00000000
>>>> R[         12]: 00000000
>>>> R[         13]: 00000000
>>>> R[         14]: a00aa00a
>>>> R[         15]: 80000294
>>>> R[         16]: 00000000
>>>> R[         17]: 00000000
>>>> R[         18]: 00000000
>>>> R[         19]: 00000000
>>>> R[         20]: 00000000
>>>> R[         21]: 00000000
>>>> R[         22]: 00000000
>>>> R[         23]: 00000000
>>>> R[         24]: 00000000
>>>> R[         25]: 00000000
>>>> R[         26]: 00000000
>>>> R[         27]: 00000000
>>>> R[         28]: 00000000
>>>> R[         29]: 00000000
>>>> R[         30]: 00000000
>>>> R[         31]: 00000000
[SIM DATA MEM BEGIN]
[SDM] addr_in=80002010, _addr_in=00000010, write_addr=0010, read_addr=0010, data_out=00000000
[SDM] wr_en=1, fn3=2, write_data=00aa00aa, read_data=00000000
[SDM] Spesifix data location 0x0024 00, 00, 00, 00
[SIM DATA MEM END]
[SIM DATA MEM BEGIN]
[SDM] addr_in=80002010, _addr_in=00000010, write_addr=0010, read_addr=0010, data_out=00aa00aa
[SDM] wr_en=0, fn3=2, write_data=00000000, read_data=00aa00aa
[SDM] Spesifix data location 0x0024 00, 00, 00, 00
[SIM DATA MEM END]
-----------------------------
Read data: ff412703
>> PC: 8000028c
>> Instruction: ff412703
>> Branch taken: 0
>> RF:
>>>> RF_rsel1: 02
>>>> RF_rdata1: 8000201c
>>>> RF_rsel2: 14
>>>> RF_rdata2: 00000000
>>>> RF_wdata_sel:2
>>>> RF_wsel: 0e
>>>>>> RF_wen: 1
>>>>>> RF_wdata: 00aa00aa
>> ALU:
>>>> ALU_OP1_SEL: 0
>>>> ALU_A: 8000201c
>>>> ALU_OP2_SEL: 1
>>>> ALU_B: fffffff4
>>>> ALU_OUT: 80002010
>> Imm: fffffff4
>> DM:
>>>> DM_wen: 0
>>>> DM_OUT: 00aa00aa
>> Registers:
>>>> R[          0]: 00000000
>>>> R[          1]: 00aa00aa
>>>> R[          2]: 8000201c
>>>> R[          3]: 00000006
>>>> R[          4]: 00000000
>>>> R[          5]: 8000018c
>>>> R[          6]: 00000000
>>>> R[          7]: a00aa00a
>>>> R[          8]: 00000000
>>>> R[          9]: 00000000
>>>> R[         10]: 80000000
>>>> R[         11]: 00000000
>>>> R[         12]: 00000000
>>>> R[         13]: 00000000
>>>> R[         14]: a00aa00a
>>>> R[         15]: 80000294
>>>> R[         16]: 00000000
>>>> R[         17]: 00000000
>>>> R[         18]: 00000000
>>>> R[         19]: 00000000
>>>> R[         20]: 00000000
>>>> R[         21]: 00000000
>>>> R[         22]: 00000000
>>>> R[         23]: 00000000
>>>> R[         24]: 00000000
>>>> R[         25]: 00000000
>>>> R[         26]: 00000000
>>>> R[         27]: 00000000
>>>> R[         28]: 00000000
>>>> R[         29]: 00000000
>>>> R[         30]: 00000000
>>>> R[         31]: 00000000
[SIM DATA MEM BEGIN]
[SDM] addr_in=80002010, _addr_in=00000010, write_addr=0010, read_addr=0010, data_out=00aa00aa
[SDM] wr_en=0, fn3=2, write_data=00000000, read_data=00aa00aa
[SDM] Spesifix data location 0x0024 00, 00, 00, 00
[SIM DATA MEM END]
[SIM DATA MEM BEGIN]
[SDM] addr_in=80000298, _addr_in=ffffe298, write_addr=0298, read_addr=0298, data_out=ffffffaa
[SDM] wr_en=0, fn3=0, write_data=00000000, read_data=00aa00aa
[SDM] Spesifix data location 0x0024 00, 00, 00, 00
[SIM DATA MEM END]
-----------------------------
Read data: 0080006f
>> PC: 80000290
>> Instruction: 0080006f
>> Branch taken: 1
>> RF:
>>>> RF_rsel1: 00
>>>> RF_rdata1: 00000000
>>>> RF_rsel2: 00
>>>> RF_rdata2: 00000000
>>>> RF_wdata_sel:0
>>>> RF_wsel: 00
>>>>>> RF_wen: 1
>>>>>> RF_wdata: 80000294
>> ALU:
>>>> ALU_OP1_SEL: 1
>>>> ALU_A: 80000290
>>>> ALU_OP2_SEL: 1
>>>> ALU_B: 00000008
>>>> ALU_OUT: 80000298
>> Imm: 00000008
>> DM:
>>>> DM_wen: 0
>>>> DM_OUT: ffffffaa
>> Registers:
>>>> R[          0]: 00000000
>>>> R[          1]: 00aa00aa
>>>> R[          2]: 8000201c
>>>> R[          3]: 00000006
>>>> R[          4]: 00000000
>>>> R[          5]: 8000018c
>>>> R[          6]: 00000000
>>>> R[          7]: a00aa00a
>>>> R[          8]: 00000000
>>>> R[          9]: 00000000
>>>> R[         10]: 80000000
>>>> R[         11]: 00000000
>>>> R[         12]: 00000000
>>>> R[         13]: 00000000
>>>> R[         14]: 00aa00aa
>>>> R[         15]: 80000294
>>>> R[         16]: 00000000
>>>> R[         17]: 00000000
>>>> R[         18]: 00000000
>>>> R[         19]: 00000000
>>>> R[         20]: 00000000
>>>> R[         21]: 00000000
>>>> R[         22]: 00000000
>>>> R[         23]: 00000000
>>>> R[         24]: 00000000
>>>> R[         25]: 00000000
>>>> R[         26]: 00000000
>>>> R[         27]: 00000000
>>>> R[         28]: 00000000
>>>> R[         29]: 00000000
>>>> R[         30]: 00000000
>>>> R[         31]: 00000000
[SIM DATA MEM BEGIN]
[SDM] addr_in=800002a0, _addr_in=ffffe2a0, write_addr=02a0, read_addr=02a0, data_out=ffffffaa
[SDM] wr_en=0, fn3=0, write_data=00000000, read_data=00aa00aa
[SDM] Spesifix data location 0x0024 00, 00, 00, 00
[SIM DATA MEM END]
[SIM DATA MEM BEGIN]
[SDM] addr_in=00aa0000, _addr_in=80a9e000, write_addr=0000, read_addr=0000, data_out=00000000
[SDM] wr_en=0, fn3=0, write_data=00000000, read_data=00000000
[SDM] Spesifix data location 0x0024 00, 00, 00, 00
[SIM DATA MEM END]
-----------------------------
Read data: 00aa03b7
>> PC: 80000298
>> Instruction: 00aa03b7
>> Branch taken: 1
>> RF:
>>>> RF_rsel1: 00
>>>> RF_rdata1: 00000000
>>>> RF_rsel2: 00
>>>> RF_rdata2: 00000000
>>>> RF_wdata_sel:1
>>>> RF_wsel: 07
>>>>>> RF_wen: 1
>>>>>> RF_wdata: 00aa0000
>> ALU:
>>>> ALU_OP1_SEL: 0
>>>> ALU_A: 00000000
>>>> ALU_OP2_SEL: 1
>>>> ALU_B: 00aa0000
>>>> ALU_OUT: 00aa0000
>> Imm: 00aa0000
>> DM:
>>>> DM_wen: 0
>>>> DM_OUT: 00000000
>> Registers:
>>>> R[          0]: 00000000
>>>> R[          1]: 00aa00aa
>>>> R[          2]: 8000201c
>>>> R[          3]: 00000006
>>>> R[          4]: 00000000
>>>> R[          5]: 8000018c
>>>> R[          6]: 00000000
>>>> R[          7]: a00aa00a
>>>> R[          8]: 00000000
>>>> R[          9]: 00000000
>>>> R[         10]: 80000000
>>>> R[         11]: 00000000
>>>> R[         12]: 00000000
>>>> R[         13]: 00000000
>>>> R[         14]: 00aa00aa
>>>> R[         15]: 80000294
>>>> R[         16]: 00000000
>>>> R[         17]: 00000000
>>>> R[         18]: 00000000
>>>> R[         19]: 00000000
>>>> R[         20]: 00000000
>>>> R[         21]: 00000000
>>>> R[         22]: 00000000
>>>> R[         23]: 00000000
>>>> R[         24]: 00000000
>>>> R[         25]: 00000000
>>>> R[         26]: 00000000
>>>> R[         27]: 00000000
>>>> R[         28]: 00000000
>>>> R[         29]: 00000000
>>>> R[         30]: 00000000
>>>> R[         31]: 00000000
[SIM DATA MEM BEGIN]
[SDM] addr_in=00aa0000, _addr_in=80a9e000, write_addr=0000, read_addr=0000, data_out=00000000
[SDM] wr_en=0, fn3=0, write_data=00000000, read_data=00000000
[SDM] Spesifix data location 0x0024 00, 00, 00, 00
[SIM DATA MEM END]
[SIM DATA MEM BEGIN]
[SDM] addr_in=00aa00aa, _addr_in=80a9e0aa, write_addr=00aa, read_addr=00aa, data_out=ffffffaa
[SDM] wr_en=0, fn3=0, write_data=00000000, read_data=00aa00aa
[SDM] Spesifix data location 0x0024 00, 00, 00, 00
[SIM DATA MEM END]
-----------------------------
Read data: 0aa38393
>> PC: 8000029c
>> Instruction: 0aa38393
>> Branch taken: 0
>> RF:
>>>> RF_rsel1: 07
>>>> RF_rdata1: 00aa0000
>>>> RF_rsel2: 00
>>>> RF_rdata2: 00000000
>>>> RF_wdata_sel:1
>>>> RF_wsel: 07
>>>>>> RF_wen: 1
>>>>>> RF_wdata: 00aa00aa
>> ALU:
>>>> ALU_OP1_SEL: 0
>>>> ALU_A: 00aa0000
>>>> ALU_OP2_SEL: 1
>>>> ALU_B: 000000aa
>>>> ALU_OUT: 00aa00aa
>> Imm: 000000aa
>> DM:
>>>> DM_wen: 0
>>>> DM_OUT: ffffffaa
>> Registers:
>>>> R[          0]: 00000000
>>>> R[          1]: 00aa00aa
>>>> R[          2]: 8000201c
>>>> R[          3]: 00000006
>>>> R[          4]: 00000000
>>>> R[          5]: 8000018c
>>>> R[          6]: 00000000
>>>> R[          7]: 00aa0000
>>>> R[          8]: 00000000
>>>> R[          9]: 00000000
>>>> R[         10]: 80000000
>>>> R[         11]: 00000000
>>>> R[         12]: 00000000
>>>> R[         13]: 00000000
>>>> R[         14]: 00aa00aa
>>>> R[         15]: 80000294
>>>> R[         16]: 00000000
>>>> R[         17]: 00000000
>>>> R[         18]: 00000000
>>>> R[         19]: 00000000
>>>> R[         20]: 00000000
>>>> R[         21]: 00000000
>>>> R[         22]: 00000000
>>>> R[         23]: 00000000
>>>> R[         24]: 00000000
>>>> R[         25]: 00000000
>>>> R[         26]: 00000000
>>>> R[         27]: 00000000
>>>> R[         28]: 00000000
>>>> R[         29]: 00000000
>>>> R[         30]: 00000000
>>>> R[         31]: 00000000
[SIM DATA MEM BEGIN]
[SDM] addr_in=00aa0154, _addr_in=80a9e154, write_addr=0154, read_addr=0154, data_out=ffffffaa
[SDM] wr_en=0, fn3=0, write_data=00000000, read_data=00aa00aa
[SDM] Spesifix data location 0x0024 00, 00, 00, 00
[SIM DATA MEM END]
[SIM DATA MEM BEGIN]
[SDM] addr_in=80000690, _addr_in=ffffe690, write_addr=0690, read_addr=0690, data_out=00000000
[SDM] wr_en=0, fn3=1, write_data=00aa00aa, read_data=00000000
[SDM] Spesifix data location 0x0024 00, 00, 00, 00
[SIM DATA MEM END]
-----------------------------
Read data: 3e771863
>> PC: 800002a0
>> Instruction: 3e771863
>> Branch taken: 0
>> RF:
>>>> RF_rsel1: 0e
>>>> RF_rdata1: 00aa00aa
>>>> RF_rsel2: 07
>>>> RF_rdata2: 00aa00aa
>>>> RF_wdata_sel:1
>>>> RF_wsel: 10
>> ALU:
>>>> ALU_OP1_SEL: 1
>>>> ALU_A: 800002a0
>>>> ALU_OP2_SEL: 1
>>>> ALU_B: 000003f0
>>>> ALU_OUT: 80000690
>> Imm: 000003f0
>> DM:
>>>> DM_wen: 0
>>>> DM_OUT: 00000000
>> Registers:
>>>> R[          0]: 00000000
>>>> R[          1]: 00aa00aa
>>>> R[          2]: 8000201c
>>>> R[          3]: 00000006
>>>> R[          4]: 00000000
>>>> R[          5]: 8000018c
>>>> R[          6]: 00000000
>>>> R[          7]: 00aa00aa
>>>> R[          8]: 00000000
>>>> R[          9]: 00000000
>>>> R[         10]: 80000000
>>>> R[         11]: 00000000
>>>> R[         12]: 00000000
>>>> R[         13]: 00000000
>>>> R[         14]: 00aa00aa
>>>> R[         15]: 80000294
>>>> R[         16]: 00000000
>>>> R[         17]: 00000000
>>>> R[         18]: 00000000
>>>> R[         19]: 00000000
>>>> R[         20]: 00000000
>>>> R[         21]: 00000000
>>>> R[         22]: 00000000
>>>> R[         23]: 00000000
>>>> R[         24]: 00000000
>>>> R[         25]: 00000000
>>>> R[         26]: 00000000
>>>> R[         27]: 00000000
>>>> R[         28]: 00000000
>>>> R[         29]: 00000000
>>>> R[         30]: 00000000
>>>> R[         31]: 00000000
[SIM DATA MEM BEGIN]
[SDM] addr_in=80000694, _addr_in=ffffe694, write_addr=0694, read_addr=0694, data_out=00000000
[SDM] wr_en=0, fn3=1, write_data=00aa00aa, read_data=00000000
[SDM] Spesifix data location 0x0024 00, 00, 00, 00
[SIM DATA MEM END]
[SIM DATA MEM BEGIN]
[SDM] addr_in=00000007, _addr_in=7fffe007, write_addr=0007, read_addr=0007, data_out=00000000
[SDM] wr_en=0, fn3=0, write_data=00000000, read_data=00000000
[SDM] Spesifix data location 0x0024 00, 00, 00, 00
[SIM DATA MEM END]
-----------------------------
Read data: 00700193
>> PC: 800002a4
>> Instruction: 00700193
>> Branch taken: 1
>> RF:
>>>> RF_rsel1: 00
>>>> RF_rdata1: 00000000
>>>> RF_rsel2: 00
>>>> RF_rdata2: 00000000
>>>> RF_wdata_sel:1
>>>> RF_wsel: 03
>>>>>> RF_wen: 1
>>>>>> RF_wdata: 00000007
>> ALU:
>>>> ALU_OP1_SEL: 0
>>>> ALU_A: 00000000
>>>> ALU_OP2_SEL: 1
>>>> ALU_B: 00000007
>>>> ALU_OUT: 00000007
>> Imm: 00000007
>> DM:
>>>> DM_wen: 0
>>>> DM_OUT: 00000000
>> Registers:
>>>> R[          0]: 00000000
>>>> R[          1]: 00aa00aa
>>>> R[          2]: 8000201c
>>>> R[          3]: 00000006
>>>> R[          4]: 00000000
>>>> R[          5]: 8000018c
>>>> R[          6]: 00000000
>>>> R[          7]: 00aa00aa
>>>> R[          8]: 00000000
>>>> R[          9]: 00000000
>>>> R[         10]: 80000000
>>>> R[         11]: 00000000
>>>> R[         12]: 00000000
>>>> R[         13]: 00000000
>>>> R[         14]: 00aa00aa
>>>> R[         15]: 80000294
>>>> R[         16]: 00000000
>>>> R[         17]: 00000000
>>>> R[         18]: 00000000
>>>> R[         19]: 00000000
>>>> R[         20]: 00000000
>>>> R[         21]: 00000000
>>>> R[         22]: 00000000
>>>> R[         23]: 00000000
>>>> R[         24]: 00000000
>>>> R[         25]: 00000000
>>>> R[         26]: 00000000
>>>> R[         27]: 00000000
>>>> R[         28]: 00000000
>>>> R[         29]: 00000000
>>>> R[         30]: 00000000
>>>> R[         31]: 00000000
[SIM DATA MEM BEGIN]
[SDM] addr_in=00000007, _addr_in=7fffe007, write_addr=0007, read_addr=0007, data_out=00000000
[SDM] wr_en=0, fn3=0, write_data=00000000, read_data=00000000
[SDM] Spesifix data location 0x0024 00, 00, 00, 00
[SIM DATA MEM END]
[SIM DATA MEM BEGIN]
[SDM] addr_in=800022a8, _addr_in=000002a8, write_addr=02a8, read_addr=02a8, data_out=deadbeef
[SDM] wr_en=0, fn3=2, write_data=00000000, read_data=deadbeef
[SDM] Spesifix data location 0x0024 00, 00, 00, 00
[SIM DATA MEM END]
-----------------------------
Read data: 00002117
>> PC: 800002a8
>> Instruction: 00002117
>> Branch taken: 1
>> RF:
>>>> RF_rsel1: 00
>>>> RF_rdata1: 00000000
>>>> RF_rsel2: 00
>>>> RF_rdata2: 00000000
>>>> RF_wdata_sel:1
>>>> RF_wsel: 02
>>>>>> RF_wen: 1
>>>>>> RF_wdata: 800022a8
>> ALU:
>>>> ALU_OP1_SEL: 1
>>>> ALU_A: 800002a8
>>>> ALU_OP2_SEL: 1
>>>> ALU_B: 00002000
>>>> ALU_OUT: 800022a8
>> Imm: 00002000
>> DM:
>>>> DM_wen: 0
>>>> DM_OUT: deadbeef
>> Registers:
>>>> R[          0]: 00000000
>>>> R[          1]: 00aa00aa
>>>> R[          2]: 8000201c
>>>> R[          3]: 00000007
>>>> R[          4]: 00000000
>>>> R[          5]: 8000018c
>>>> R[          6]: 00000000
>>>> R[          7]: 00aa00aa
>>>> R[          8]: 00000000
>>>> R[          9]: 00000000
>>>> R[         10]: 80000000
>>>> R[         11]: 00000000
>>>> R[         12]: 00000000
>>>> R[         13]: 00000000
>>>> R[         14]: 00aa00aa
>>>> R[         15]: 80000294
>>>> R[         16]: 00000000
>>>> R[         17]: 00000000
>>>> R[         18]: 00000000
>>>> R[         19]: 00000000
>>>> R[         20]: 00000000
>>>> R[         21]: 00000000
>>>> R[         22]: 00000000
>>>> R[         23]: 00000000
>>>> R[         24]: 00000000
>>>> R[         25]: 00000000
>>>> R[         26]: 00000000
>>>> R[         27]: 00000000
>>>> R[         28]: 00000000
>>>> R[         29]: 00000000
>>>> R[         30]: 00000000
>>>> R[         31]: 00000000
[SIM DATA MEM BEGIN]
[SDM] addr_in=800022ac, _addr_in=000002ac, write_addr=02ac, read_addr=02ac, data_out=deadbeef
[SDM] wr_en=0, fn3=2, write_data=00000000, read_data=deadbeef
[SDM] Spesifix data location 0x0024 00, 00, 00, 00
[SIM DATA MEM END]
[SIM DATA MEM BEGIN]
[SDM] addr_in=8000201c, _addr_in=0000001c, write_addr=001c, read_addr=001c, data_out=00000000
[SDM] wr_en=0, fn3=0, write_data=00000000, read_data=00000000
[SDM] Spesifix data location 0x0024 00, 00, 00, 00
[SIM DATA MEM END]
-----------------------------
Read data: d7410113
>> PC: 800002ac
>> Instruction: d7410113
>> Branch taken: 0
>> RF:
>>>> RF_rsel1: 02
>>>> RF_rdata1: 800022a8
>>>> RF_rsel2: 00
>>>> RF_rdata2: 00000000
>>>> RF_wdata_sel:1
>>>> RF_wsel: 02
>>>>>> RF_wen: 1
>>>>>> RF_wdata: 8000201c
>> ALU:
>>>> ALU_OP1_SEL: 0
>>>> ALU_A: 800022a8
>>>> ALU_OP2_SEL: 1
>>>> ALU_B: fffffd74
>>>> ALU_OUT: 8000201c
>> Imm: fffffd74
>> DM:
>>>> DM_wen: 0
>>>> DM_OUT: 00000000
>> Registers:
>>>> R[          0]: 00000000
>>>> R[          1]: 00aa00aa
>>>> R[          2]: 800022a8
>>>> R[          3]: 00000007
>>>> R[          4]: 00000000
>>>> R[          5]: 8000018c
>>>> R[          6]: 00000000
>>>> R[          7]: 00aa00aa
>>>> R[          8]: 00000000
>>>> R[          9]: 00000000
>>>> R[         10]: 80000000
>>>> R[         11]: 00000000
>>>> R[         12]: 00000000
>>>> R[         13]: 00000000
>>>> R[         14]: 00aa00aa
>>>> R[         15]: 80000294
>>>> R[         16]: 00000000
>>>> R[         17]: 00000000
>>>> R[         18]: 00000000
>>>> R[         19]: 00000000
>>>> R[         20]: 00000000
>>>> R[         21]: 00000000
>>>> R[         22]: 00000000
>>>> R[         23]: 00000000
>>>> R[         24]: 00000000
>>>> R[         25]: 00000000
>>>> R[         26]: 00000000
>>>> R[         27]: 00000000
>>>> R[         28]: 00000000
>>>> R[         29]: 00000000
>>>> R[         30]: 00000000
>>>> R[         31]: 00000000
[SIM DATA MEM BEGIN]
[SDM] addr_in=80001d90, _addr_in=fffffd90, write_addr=0d90, read_addr=0d90, data_out=00000000
[SDM] wr_en=0, fn3=0, write_data=00000000, read_data=00000000
[SDM] Spesifix data location 0x0024 00, 00, 00, 00
[SIM DATA MEM END]
[SIM DATA MEM BEGIN]
[SDM] addr_in=aa00b000, _addr_in=2a009000, write_addr=0000, read_addr=0000, data_out=abcdef12
[SDM] wr_en=0, fn3=3, write_data=00000000, read_data=00000000
[SDM] Spesifix data location 0x0024 00, 00, 00, 00
[SIM DATA MEM END]
-----------------------------
Read data: aa00b0b7
>> PC: 800002b0
>> Instruction: aa00b0b7
>> Branch taken: 1
>> RF:
>>>> RF_rsel1: 00
>>>> RF_rdata1: 00000000
>>>> RF_rsel2: 00
>>>> RF_rdata2: 00000000
>>>> RF_wdata_sel:1
>>>> RF_wsel: 01
>>>>>> RF_wen: 1
>>>>>> RF_wdata: aa00b000
>> ALU:
>>>> ALU_OP1_SEL: 0
>>>> ALU_A: 00000000
>>>> ALU_OP2_SEL: 1
>>>> ALU_B: aa00b000
>>>> ALU_OUT: aa00b000
>> Imm: aa00b000
>> DM:
>>>> DM_wen: 0
>>>> DM_OUT: abcdef12
>> Registers:
>>>> R[          0]: 00000000
>>>> R[          1]: 00aa00aa
>>>> R[          2]: 8000201c
>>>> R[          3]: 00000007
>>>> R[          4]: 00000000
>>>> R[          5]: 8000018c
>>>> R[          6]: 00000000
>>>> R[          7]: 00aa00aa
>>>> R[          8]: 00000000
>>>> R[          9]: 00000000
>>>> R[         10]: 80000000
>>>> R[         11]: 00000000
>>>> R[         12]: 00000000
>>>> R[         13]: 00000000
>>>> R[         14]: 00aa00aa
>>>> R[         15]: 80000294
>>>> R[         16]: 00000000
>>>> R[         17]: 00000000
>>>> R[         18]: 00000000
>>>> R[         19]: 00000000
>>>> R[         20]: 00000000
>>>> R[         21]: 00000000
>>>> R[         22]: 00000000
>>>> R[         23]: 00000000
>>>> R[         24]: 00000000
>>>> R[         25]: 00000000
>>>> R[         26]: 00000000
>>>> R[         27]: 00000000
>>>> R[         28]: 00000000
>>>> R[         29]: 00000000
>>>> R[         30]: 00000000
>>>> R[         31]: 00000000
[SIM DATA MEM BEGIN]
[SDM] addr_in=aa00b000, _addr_in=2a009000, write_addr=0000, read_addr=0000, data_out=abcdef12
[SDM] wr_en=0, fn3=3, write_data=00000000, read_data=00000000
[SDM] Spesifix data location 0x0024 00, 00, 00, 00
[SIM DATA MEM END]
[SIM DATA MEM BEGIN]
[SDM] addr_in=aa00aa00, _addr_in=2a008a00, write_addr=0a00, read_addr=0a00, data_out=ffffffaa
[SDM] wr_en=0, fn3=0, write_data=00000000, read_data=00aa00aa
[SDM] Spesifix data location 0x0024 00, 00, 00, 00
[SIM DATA MEM END]
-----------------------------
Read data: a0008093
>> PC: 800002b4
>> Instruction: a0008093
>> Branch taken: 0
>> RF:
>>>> RF_rsel1: 01
>>>> RF_rdata1: aa00b000
>>>> RF_rsel2: 00
>>>> RF_rdata2: 00000000
>>>> RF_wdata_sel:1
>>>> RF_wsel: 01
>>>>>> RF_wen: 1
>>>>>> RF_wdata: aa00aa00
>> ALU:
>>>> ALU_OP1_SEL: 0
>>>> ALU_A: aa00b000
>>>> ALU_OP2_SEL: 1
>>>> ALU_B: fffffa00
>>>> ALU_OUT: aa00aa00
>> Imm: fffffa00
>> DM:
>>>> DM_wen: 0
>>>> DM_OUT: ffffffaa
>> Registers:
>>>> R[          0]: 00000000
>>>> R[          1]: aa00b000
>>>> R[          2]: 8000201c
>>>> R[          3]: 00000007
>>>> R[          4]: 00000000
>>>> R[          5]: 8000018c
>>>> R[          6]: 00000000
>>>> R[          7]: 00aa00aa
>>>> R[          8]: 00000000
>>>> R[          9]: 00000000
>>>> R[         10]: 80000000
>>>> R[         11]: 00000000
>>>> R[         12]: 00000000
>>>> R[         13]: 00000000
>>>> R[         14]: 00aa00aa
>>>> R[         15]: 80000294
>>>> R[         16]: 00000000
>>>> R[         17]: 00000000
>>>> R[         18]: 00000000
>>>> R[         19]: 00000000
>>>> R[         20]: 00000000
>>>> R[         21]: 00000000
>>>> R[         22]: 00000000
>>>> R[         23]: 00000000
>>>> R[         24]: 00000000
>>>> R[         25]: 00000000
>>>> R[         26]: 00000000
>>>> R[         27]: 00000000
>>>> R[         28]: 00000000
>>>> R[         29]: 00000000
>>>> R[         30]: 00000000
>>>> R[         31]: 00000000
[SIM DATA MEM BEGIN]
[SDM] addr_in=aa00a400, _addr_in=2a008400, write_addr=0400, read_addr=0400, data_out=ffffffaa
[SDM] wr_en=0, fn3=0, write_data=00000000, read_data=00aa00aa
[SDM] Spesifix data location 0x0024 00, 00, 00, 00
[SIM DATA MEM END]
[SIM DATA MEM BEGIN]
[SDM] addr_in=800002b8, _addr_in=ffffe2b8, write_addr=02b8, read_addr=02b8, data_out=00000000
[SDM] wr_en=0, fn3=0, write_data=00000000, read_data=00000000
[SDM] Spesifix data location 0x0024 00, 00, 00, 00
[SIM DATA MEM END]
-----------------------------
Read data: 00000797
>> PC: 800002b8
>> Instruction: 00000797
>> Branch taken: 1
>> RF:
>>>> RF_rsel1: 00
>>>> RF_rdata1: 00000000
>>>> RF_rsel2: 00
>>>> RF_rdata2: 00000000
>>>> RF_wdata_sel:1
>>>> RF_wsel: 0f
>>>>>> RF_wen: 1
>>>>>> RF_wdata: 800002b8
>> ALU:
>>>> ALU_OP1_SEL: 1
>>>> ALU_A: 800002b8
>>>> ALU_OP2_SEL: 1
>>>> ALU_B: 00000000
>>>> ALU_OUT: 800002b8
>> Imm: 00000000
>> DM:
>>>> DM_wen: 0
>>>> DM_OUT: 00000000
>> Registers:
>>>> R[          0]: 00000000
>>>> R[          1]: aa00aa00
>>>> R[          2]: 8000201c
>>>> R[          3]: 00000007
>>>> R[          4]: 00000000
>>>> R[          5]: 8000018c
>>>> R[          6]: 00000000
>>>> R[          7]: 00aa00aa
>>>> R[          8]: 00000000
>>>> R[          9]: 00000000
>>>> R[         10]: 80000000
>>>> R[         11]: 00000000
>>>> R[         12]: 00000000
>>>> R[         13]: 00000000
>>>> R[         14]: 00aa00aa
>>>> R[         15]: 80000294
>>>> R[         16]: 00000000
>>>> R[         17]: 00000000
>>>> R[         18]: 00000000
>>>> R[         19]: 00000000
>>>> R[         20]: 00000000
>>>> R[         21]: 00000000
>>>> R[         22]: 00000000
>>>> R[         23]: 00000000
>>>> R[         24]: 00000000
>>>> R[         25]: 00000000
>>>> R[         26]: 00000000
>>>> R[         27]: 00000000
>>>> R[         28]: 00000000
>>>> R[         29]: 00000000
>>>> R[         30]: 00000000
>>>> R[         31]: 00000000
[SIM DATA MEM BEGIN]
[SDM] addr_in=800002bc, _addr_in=ffffe2bc, write_addr=02bc, read_addr=02bc, data_out=00000000
[SDM] wr_en=0, fn3=0, write_data=00000000, read_data=00000000
[SDM] Spesifix data location 0x0024 00, 00, 00, 00
[SIM DATA MEM END]
[SIM DATA MEM BEGIN]
[SDM] addr_in=800002cc, _addr_in=ffffe2cc, write_addr=02cc, read_addr=02cc, data_out=00000000
[SDM] wr_en=0, fn3=0, write_data=00000000, read_data=00000000
[SDM] Spesifix data location 0x0024 00, 00, 00, 00
[SIM DATA MEM END]
-----------------------------
Read data: 01478793
>> PC: 800002bc
>> Instruction: 01478793
>> Branch taken: 0
>> RF:
>>>> RF_rsel1: 0f
>>>> RF_rdata1: 800002b8
>>>> RF_rsel2: 00
>>>> RF_rdata2: 00000000
>>>> RF_wdata_sel:1
>>>> RF_wsel: 0f
>>>>>> RF_wen: 1
>>>>>> RF_wdata: 800002cc
>> ALU:
>>>> ALU_OP1_SEL: 0
>>>> ALU_A: 800002b8
>>>> ALU_OP2_SEL: 1
>>>> ALU_B: 00000014
>>>> ALU_OUT: 800002cc
>> Imm: 00000014
>> DM:
>>>> DM_wen: 0
>>>> DM_OUT: 00000000
>> Registers:
>>>> R[          0]: 00000000
>>>> R[          1]: aa00aa00
>>>> R[          2]: 8000201c
>>>> R[          3]: 00000007
>>>> R[          4]: 00000000
>>>> R[          5]: 8000018c
>>>> R[          6]: 00000000
>>>> R[          7]: 00aa00aa
>>>> R[          8]: 00000000
>>>> R[          9]: 00000000
>>>> R[         10]: 80000000
>>>> R[         11]: 00000000
>>>> R[         12]: 00000000
>>>> R[         13]: 00000000
>>>> R[         14]: 00aa00aa
>>>> R[         15]: 800002b8
>>>> R[         16]: 00000000
>>>> R[         17]: 00000000
>>>> R[         18]: 00000000
>>>> R[         19]: 00000000
>>>> R[         20]: 00000000
>>>> R[         21]: 00000000
>>>> R[         22]: 00000000
>>>> R[         23]: 00000000
>>>> R[         24]: 00000000
>>>> R[         25]: 00000000
>>>> R[         26]: 00000000
>>>> R[         27]: 00000000
>>>> R[         28]: 00000000
>>>> R[         29]: 00000000
>>>> R[         30]: 00000000
>>>> R[         31]: 00000000
[SIM DATA MEM BEGIN]
[SDM] addr_in=800002e0, _addr_in=ffffe2e0, write_addr=02e0, read_addr=02e0, data_out=00000000
[SDM] wr_en=0, fn3=0, write_data=00000000, read_data=00000000
[SDM] Spesifix data location 0x0024 00, 00, 00, 00
[SIM DATA MEM END]
[SIM DATA MEM BEGIN]
[SDM] addr_in=80002014, _addr_in=00000014, write_addr=0014, read_addr=0014, data_out=00000000
[SDM] wr_en=1, fn3=2, write_data=aa00aa00, read_data=00000000
[SDM] Spesifix data location 0x0024 00, 00, 00, 00
[SIM DATA MEM END]
-----------------------------
Read data: fe112c23
>> PC: 800002c0
>> Instruction: fe112c23
>> Branch taken: 0
>> RF:
>>>> RF_rsel1: 02
>>>> RF_rdata1: 8000201c
>>>> RF_rsel2: 01
>>>> RF_rdata2: aa00aa00
>>>> RF_wdata_sel:2
>>>> RF_wsel: 18
>> ALU:
>>>> ALU_OP1_SEL: 0
>>>> ALU_A: 8000201c
>>>> ALU_OP2_SEL: 1
>>>> ALU_B: fffffff8
>>>> ALU_OUT: 80002014
>> Imm: fffffff8
>> DM:
>>>> DM_wen: 1
>>>>>> DM_ADDR: 80002014
>>>>>> DM_IN: aa00aa00
>>>> DM_OUT: 00000000
>> Registers:
>>>> R[          0]: 00000000
>>>> R[          1]: aa00aa00
>>>> R[          2]: 8000201c
>>>> R[          3]: 00000007
>>>> R[          4]: 00000000
>>>> R[          5]: 8000018c
>>>> R[          6]: 00000000
>>>> R[          7]: 00aa00aa
>>>> R[          8]: 00000000
>>>> R[          9]: 00000000
>>>> R[         10]: 80000000
>>>> R[         11]: 00000000
>>>> R[         12]: 00000000
>>>> R[         13]: 00000000
>>>> R[         14]: 00aa00aa
>>>> R[         15]: 800002cc
>>>> R[         16]: 00000000
>>>> R[         17]: 00000000
>>>> R[         18]: 00000000
>>>> R[         19]: 00000000
>>>> R[         20]: 00000000
>>>> R[         21]: 00000000
>>>> R[         22]: 00000000
>>>> R[         23]: 00000000
>>>> R[         24]: 00000000
>>>> R[         25]: 00000000
>>>> R[         26]: 00000000
>>>> R[         27]: 00000000
>>>> R[         28]: 00000000
>>>> R[         29]: 00000000
>>>> R[         30]: 00000000
>>>> R[         31]: 00000000
[SIM DATA MEM BEGIN]
[SDM] addr_in=80002014, _addr_in=00000014, write_addr=0014, read_addr=0014, data_out=00000000
[SDM] wr_en=1, fn3=2, write_data=aa00aa00, read_data=00000000
[SDM] Spesifix data location 0x0024 00, 00, 00, 00
[SIM DATA MEM END]
[SIM DATA MEM BEGIN]
[SDM] addr_in=80002014, _addr_in=00000014, write_addr=0014, read_addr=0014, data_out=aa00aa00
[SDM] wr_en=0, fn3=2, write_data=00000000, read_data=aa00aa00
[SDM] Spesifix data location 0x0024 00, 00, 00, 00
[SIM DATA MEM END]
-----------------------------
Read data: ff812703
>> PC: 800002c4
>> Instruction: ff812703
>> Branch taken: 0
>> RF:
>>>> RF_rsel1: 02
>>>> RF_rdata1: 8000201c
>>>> RF_rsel2: 18
>>>> RF_rdata2: 00000000
>>>> RF_wdata_sel:2
>>>> RF_wsel: 0e
>>>>>> RF_wen: 1
>>>>>> RF_wdata: aa00aa00
>> ALU:
>>>> ALU_OP1_SEL: 0
>>>> ALU_A: 8000201c
>>>> ALU_OP2_SEL: 1
>>>> ALU_B: fffffff8
>>>> ALU_OUT: 80002014
>> Imm: fffffff8
>> DM:
>>>> DM_wen: 0
>>>> DM_OUT: aa00aa00
>> Registers:
>>>> R[          0]: 00000000
>>>> R[          1]: aa00aa00
>>>> R[          2]: 8000201c
>>>> R[          3]: 00000007
>>>> R[          4]: 00000000
>>>> R[          5]: 8000018c
>>>> R[          6]: 00000000
>>>> R[          7]: 00aa00aa
>>>> R[          8]: 00000000
>>>> R[          9]: 00000000
>>>> R[         10]: 80000000
>>>> R[         11]: 00000000
>>>> R[         12]: 00000000
>>>> R[         13]: 00000000
>>>> R[         14]: 00aa00aa
>>>> R[         15]: 800002cc
>>>> R[         16]: 00000000
>>>> R[         17]: 00000000
>>>> R[         18]: 00000000
>>>> R[         19]: 00000000
>>>> R[         20]: 00000000
>>>> R[         21]: 00000000
>>>> R[         22]: 00000000
>>>> R[         23]: 00000000
>>>> R[         24]: 00000000
>>>> R[         25]: 00000000
>>>> R[         26]: 00000000
>>>> R[         27]: 00000000
>>>> R[         28]: 00000000
>>>> R[         29]: 00000000
>>>> R[         30]: 00000000
>>>> R[         31]: 00000000
[SIM DATA MEM BEGIN]
[SDM] addr_in=80002014, _addr_in=00000014, write_addr=0014, read_addr=0014, data_out=aa00aa00
[SDM] wr_en=0, fn3=2, write_data=00000000, read_data=aa00aa00
[SDM] Spesifix data location 0x0024 00, 00, 00, 00
[SIM DATA MEM END]
[SIM DATA MEM BEGIN]
[SDM] addr_in=800002d0, _addr_in=ffffe2d0, write_addr=02d0, read_addr=02d0, data_out=00000000
[SDM] wr_en=0, fn3=0, write_data=00000000, read_data=aa00aa00
[SDM] Spesifix data location 0x0024 00, 00, 00, 00
[SIM DATA MEM END]
-----------------------------
Read data: 0080006f
>> PC: 800002c8
>> Instruction: 0080006f
>> Branch taken: 1
>> RF:
>>>> RF_rsel1: 00
>>>> RF_rdata1: 00000000
>>>> RF_rsel2: 00
>>>> RF_rdata2: 00000000
>>>> RF_wdata_sel:0
>>>> RF_wsel: 00
>>>>>> RF_wen: 1
>>>>>> RF_wdata: 800002cc
>> ALU:
>>>> ALU_OP1_SEL: 1
>>>> ALU_A: 800002c8
>>>> ALU_OP2_SEL: 1
>>>> ALU_B: 00000008
>>>> ALU_OUT: 800002d0
>> Imm: 00000008
>> DM:
>>>> DM_wen: 0
>>>> DM_OUT: 00000000
>> Registers:
>>>> R[          0]: 00000000
>>>> R[          1]: aa00aa00
>>>> R[          2]: 8000201c
>>>> R[          3]: 00000007
>>>> R[          4]: 00000000
>>>> R[          5]: 8000018c
>>>> R[          6]: 00000000
>>>> R[          7]: 00aa00aa
>>>> R[          8]: 00000000
>>>> R[          9]: 00000000
>>>> R[         10]: 80000000
>>>> R[         11]: 00000000
>>>> R[         12]: 00000000
>>>> R[         13]: 00000000
>>>> R[         14]: aa00aa00
>>>> R[         15]: 800002cc
>>>> R[         16]: 00000000
>>>> R[         17]: 00000000
>>>> R[         18]: 00000000
>>>> R[         19]: 00000000
>>>> R[         20]: 00000000
>>>> R[         21]: 00000000
>>>> R[         22]: 00000000
>>>> R[         23]: 00000000
>>>> R[         24]: 00000000
>>>> R[         25]: 00000000
>>>> R[         26]: 00000000
>>>> R[         27]: 00000000
>>>> R[         28]: 00000000
>>>> R[         29]: 00000000
>>>> R[         30]: 00000000
>>>> R[         31]: 00000000
[SIM DATA MEM BEGIN]
[SDM] addr_in=800002d8, _addr_in=ffffe2d8, write_addr=02d8, read_addr=02d8, data_out=00000000
[SDM] wr_en=0, fn3=0, write_data=00000000, read_data=aa00aa00
[SDM] Spesifix data location 0x0024 00, 00, 00, 00
[SIM DATA MEM END]
[SIM DATA MEM BEGIN]
[SDM] addr_in=aa00b000, _addr_in=2a009000, write_addr=0000, read_addr=0000, data_out=abcdef12
[SDM] wr_en=0, fn3=3, write_data=00000000, read_data=00000000
[SDM] Spesifix data location 0x0024 00, 00, 00, 00
[SIM DATA MEM END]
-----------------------------
Read data: aa00b3b7
>> PC: 800002d0
>> Instruction: aa00b3b7
>> Branch taken: 1
>> RF:
>>>> RF_rsel1: 00
>>>> RF_rdata1: 00000000
>>>> RF_rsel2: 00
>>>> RF_rdata2: 00000000
>>>> RF_wdata_sel:1
>>>> RF_wsel: 07
>>>>>> RF_wen: 1
>>>>>> RF_wdata: aa00b000
>> ALU:
>>>> ALU_OP1_SEL: 0
>>>> ALU_A: 00000000
>>>> ALU_OP2_SEL: 1
>>>> ALU_B: aa00b000
>>>> ALU_OUT: aa00b000
>> Imm: aa00b000
>> DM:
>>>> DM_wen: 0
>>>> DM_OUT: abcdef12
>> Registers:
>>>> R[          0]: 00000000
>>>> R[          1]: aa00aa00
>>>> R[          2]: 8000201c
>>>> R[          3]: 00000007
>>>> R[          4]: 00000000
>>>> R[          5]: 8000018c
>>>> R[          6]: 00000000
>>>> R[          7]: 00aa00aa
>>>> R[          8]: 00000000
>>>> R[          9]: 00000000
>>>> R[         10]: 80000000
>>>> R[         11]: 00000000
>>>> R[         12]: 00000000
>>>> R[         13]: 00000000
>>>> R[         14]: aa00aa00
>>>> R[         15]: 800002cc
>>>> R[         16]: 00000000
>>>> R[         17]: 00000000
>>>> R[         18]: 00000000
>>>> R[         19]: 00000000
>>>> R[         20]: 00000000
>>>> R[         21]: 00000000
>>>> R[         22]: 00000000
>>>> R[         23]: 00000000
>>>> R[         24]: 00000000
>>>> R[         25]: 00000000
>>>> R[         26]: 00000000
>>>> R[         27]: 00000000
>>>> R[         28]: 00000000
>>>> R[         29]: 00000000
>>>> R[         30]: 00000000
>>>> R[         31]: 00000000
[SIM DATA MEM BEGIN]
[SDM] addr_in=aa00b000, _addr_in=2a009000, write_addr=0000, read_addr=0000, data_out=abcdef12
[SDM] wr_en=0, fn3=3, write_data=00000000, read_data=00000000
[SDM] Spesifix data location 0x0024 00, 00, 00, 00
[SIM DATA MEM END]
[SIM DATA MEM BEGIN]
[SDM] addr_in=aa00aa00, _addr_in=2a008a00, write_addr=0a00, read_addr=0a00, data_out=ffffffaa
[SDM] wr_en=0, fn3=0, write_data=00000000, read_data=00aa00aa
[SDM] Spesifix data location 0x0024 00, 00, 00, 00
[SIM DATA MEM END]
-----------------------------
Read data: a0038393
>> PC: 800002d4
>> Instruction: a0038393
>> Branch taken: 0
>> RF:
>>>> RF_rsel1: 07
>>>> RF_rdata1: aa00b000
>>>> RF_rsel2: 00
>>>> RF_rdata2: 00000000
>>>> RF_wdata_sel:1
>>>> RF_wsel: 07
>>>>>> RF_wen: 1
>>>>>> RF_wdata: aa00aa00
>> ALU:
>>>> ALU_OP1_SEL: 0
>>>> ALU_A: aa00b000
>>>> ALU_OP2_SEL: 1
>>>> ALU_B: fffffa00
>>>> ALU_OUT: aa00aa00
>> Imm: fffffa00
>> DM:
>>>> DM_wen: 0
>>>> DM_OUT: ffffffaa
>> Registers:
>>>> R[          0]: 00000000
>>>> R[          1]: aa00aa00
>>>> R[          2]: 8000201c
>>>> R[          3]: 00000007
>>>> R[          4]: 00000000
>>>> R[          5]: 8000018c
>>>> R[          6]: 00000000
>>>> R[          7]: aa00b000
>>>> R[          8]: 00000000
>>>> R[          9]: 00000000
>>>> R[         10]: 80000000
>>>> R[         11]: 00000000
>>>> R[         12]: 00000000
>>>> R[         13]: 00000000
>>>> R[         14]: aa00aa00
>>>> R[         15]: 800002cc
>>>> R[         16]: 00000000
>>>> R[         17]: 00000000
>>>> R[         18]: 00000000
>>>> R[         19]: 00000000
>>>> R[         20]: 00000000
>>>> R[         21]: 00000000
>>>> R[         22]: 00000000
>>>> R[         23]: 00000000
>>>> R[         24]: 00000000
>>>> R[         25]: 00000000
>>>> R[         26]: 00000000
>>>> R[         27]: 00000000
>>>> R[         28]: 00000000
>>>> R[         29]: 00000000
>>>> R[         30]: 00000000
>>>> R[         31]: 00000000
[SIM DATA MEM BEGIN]
[SDM] addr_in=aa00a400, _addr_in=2a008400, write_addr=0400, read_addr=0400, data_out=ffffffaa
[SDM] wr_en=0, fn3=0, write_data=00000000, read_data=00aa00aa
[SDM] Spesifix data location 0x0024 00, 00, 00, 00
[SIM DATA MEM END]
[SIM DATA MEM BEGIN]
[SDM] addr_in=80000690, _addr_in=ffffe690, write_addr=0690, read_addr=0690, data_out=00000000
[SDM] wr_en=0, fn3=1, write_data=aa00aa00, read_data=00000000
[SDM] Spesifix data location 0x0024 00, 00, 00, 00
[SIM DATA MEM END]
-----------------------------
Read data: 3a771c63
>> PC: 800002d8
>> Instruction: 3a771c63
>> Branch taken: 0
>> RF:
>>>> RF_rsel1: 0e
>>>> RF_rdata1: aa00aa00
>>>> RF_rsel2: 07
>>>> RF_rdata2: aa00aa00
>>>> RF_wdata_sel:1
>>>> RF_wsel: 18
>> ALU:
>>>> ALU_OP1_SEL: 1
>>>> ALU_A: 800002d8
>>>> ALU_OP2_SEL: 1
>>>> ALU_B: 000003b8
>>>> ALU_OUT: 80000690
>> Imm: 000003b8
>> DM:
>>>> DM_wen: 0
>>>> DM_OUT: 00000000
>> Registers:
>>>> R[          0]: 00000000
>>>> R[          1]: aa00aa00
>>>> R[          2]: 8000201c
>>>> R[          3]: 00000007
>>>> R[          4]: 00000000
>>>> R[          5]: 8000018c
>>>> R[          6]: 00000000
>>>> R[          7]: aa00aa00
>>>> R[          8]: 00000000
>>>> R[          9]: 00000000
>>>> R[         10]: 80000000
>>>> R[         11]: 00000000
>>>> R[         12]: 00000000
>>>> R[         13]: 00000000
>>>> R[         14]: aa00aa00
>>>> R[         15]: 800002cc
>>>> R[         16]: 00000000
>>>> R[         17]: 00000000
>>>> R[         18]: 00000000
>>>> R[         19]: 00000000
>>>> R[         20]: 00000000
>>>> R[         21]: 00000000
>>>> R[         22]: 00000000
>>>> R[         23]: 00000000
>>>> R[         24]: 00000000
>>>> R[         25]: 00000000
>>>> R[         26]: 00000000
>>>> R[         27]: 00000000
>>>> R[         28]: 00000000
>>>> R[         29]: 00000000
>>>> R[         30]: 00000000
>>>> R[         31]: 00000000
[SIM DATA MEM BEGIN]
[SDM] addr_in=80000694, _addr_in=ffffe694, write_addr=0694, read_addr=0694, data_out=00000000
[SDM] wr_en=0, fn3=1, write_data=aa00aa00, read_data=00000000
[SDM] Spesifix data location 0x0024 00, 00, 00, 00
[SIM DATA MEM END]
[SIM DATA MEM BEGIN]
[SDM] addr_in=00000008, _addr_in=7fffe008, write_addr=0008, read_addr=0008, data_out=00000000
[SDM] wr_en=0, fn3=0, write_data=00000000, read_data=00000000
[SDM] Spesifix data location 0x0024 00, 00, 00, 00
[SIM DATA MEM END]
-----------------------------
Read data: 00800193
>> PC: 800002dc
>> Instruction: 00800193
>> Branch taken: 1
>> RF:
>>>> RF_rsel1: 00
>>>> RF_rdata1: 00000000
>>>> RF_rsel2: 00
>>>> RF_rdata2: 00000000
>>>> RF_wdata_sel:1
>>>> RF_wsel: 03
>>>>>> RF_wen: 1
>>>>>> RF_wdata: 00000008
>> ALU:
>>>> ALU_OP1_SEL: 0
>>>> ALU_A: 00000000
>>>> ALU_OP2_SEL: 1
>>>> ALU_B: 00000008
>>>> ALU_OUT: 00000008
>> Imm: 00000008
>> DM:
>>>> DM_wen: 0
>>>> DM_OUT: 00000000
>> Registers:
>>>> R[          0]: 00000000
>>>> R[          1]: aa00aa00
>>>> R[          2]: 8000201c
>>>> R[          3]: 00000007
>>>> R[          4]: 00000000
>>>> R[          5]: 8000018c
>>>> R[          6]: 00000000
>>>> R[          7]: aa00aa00
>>>> R[          8]: 00000000
>>>> R[          9]: 00000000
>>>> R[         10]: 80000000
>>>> R[         11]: 00000000
>>>> R[         12]: 00000000
>>>> R[         13]: 00000000
>>>> R[         14]: aa00aa00
>>>> R[         15]: 800002cc
>>>> R[         16]: 00000000
>>>> R[         17]: 00000000
>>>> R[         18]: 00000000
>>>> R[         19]: 00000000
>>>> R[         20]: 00000000
>>>> R[         21]: 00000000
>>>> R[         22]: 00000000
>>>> R[         23]: 00000000
>>>> R[         24]: 00000000
>>>> R[         25]: 00000000
>>>> R[         26]: 00000000
>>>> R[         27]: 00000000
>>>> R[         28]: 00000000
>>>> R[         29]: 00000000
>>>> R[         30]: 00000000
>>>> R[         31]: 00000000
[SIM DATA MEM BEGIN]
[SDM] addr_in=00000008, _addr_in=7fffe008, write_addr=0008, read_addr=0008, data_out=00000000
[SDM] wr_en=0, fn3=0, write_data=00000000, read_data=00000000
[SDM] Spesifix data location 0x0024 00, 00, 00, 00
[SIM DATA MEM END]
[SIM DATA MEM BEGIN]
[SDM] addr_in=800022e0, _addr_in=000002e0, write_addr=02e0, read_addr=02e0, data_out=0aa00aa0
[SDM] wr_en=0, fn3=2, write_data=00000000, read_data=0aa00aa0
[SDM] Spesifix data location 0x0024 00, 00, 00, 00
[SIM DATA MEM END]
-----------------------------
Read data: 00002117
>> PC: 800002e0
>> Instruction: 00002117
>> Branch taken: 1
>> RF:
>>>> RF_rsel1: 00
>>>> RF_rdata1: 00000000
>>>> RF_rsel2: 00
>>>> RF_rdata2: 00000000
>>>> RF_wdata_sel:1
>>>> RF_wsel: 02
>>>>>> RF_wen: 1
>>>>>> RF_wdata: 800022e0
>> ALU:
>>>> ALU_OP1_SEL: 1
>>>> ALU_A: 800002e0
>>>> ALU_OP2_SEL: 1
>>>> ALU_B: 00002000
>>>> ALU_OUT: 800022e0
>> Imm: 00002000
>> DM:
>>>> DM_wen: 0
>>>> DM_OUT: 0aa00aa0
>> Registers:
>>>> R[          0]: 00000000
>>>> R[          1]: aa00aa00
>>>> R[          2]: 8000201c
>>>> R[          3]: 00000008
>>>> R[          4]: 00000000
>>>> R[          5]: 8000018c
>>>> R[          6]: 00000000
>>>> R[          7]: aa00aa00
>>>> R[          8]: 00000000
>>>> R[          9]: 00000000
>>>> R[         10]: 80000000
>>>> R[         11]: 00000000
>>>> R[         12]: 00000000
>>>> R[         13]: 00000000
>>>> R[         14]: aa00aa00
>>>> R[         15]: 800002cc
>>>> R[         16]: 00000000
>>>> R[         17]: 00000000
>>>> R[         18]: 00000000
>>>> R[         19]: 00000000
>>>> R[         20]: 00000000
>>>> R[         21]: 00000000
>>>> R[         22]: 00000000
>>>> R[         23]: 00000000
>>>> R[         24]: 00000000
>>>> R[         25]: 00000000
>>>> R[         26]: 00000000
>>>> R[         27]: 00000000
>>>> R[         28]: 00000000
>>>> R[         29]: 00000000
>>>> R[         30]: 00000000
>>>> R[         31]: 00000000
[SIM DATA MEM BEGIN]
[SDM] addr_in=800022e4, _addr_in=000002e4, write_addr=02e4, read_addr=02e4, data_out=0aa00aa0
[SDM] wr_en=0, fn3=2, write_data=00000000, read_data=0aa00aa0
[SDM] Spesifix data location 0x0024 00, 00, 00, 00
[SIM DATA MEM END]
[SIM DATA MEM BEGIN]
[SDM] addr_in=8000201c, _addr_in=0000001c, write_addr=001c, read_addr=001c, data_out=00000000
[SDM] wr_en=0, fn3=0, write_data=00000000, read_data=00000000
[SDM] Spesifix data location 0x0024 00, 00, 00, 00
[SIM DATA MEM END]
-----------------------------
Read data: d3c10113
>> PC: 800002e4
>> Instruction: d3c10113
>> Branch taken: 0
>> RF:
>>>> RF_rsel1: 02
>>>> RF_rdata1: 800022e0
>>>> RF_rsel2: 00
>>>> RF_rdata2: 00000000
>>>> RF_wdata_sel:1
>>>> RF_wsel: 02
>>>>>> RF_wen: 1
>>>>>> RF_wdata: 8000201c
>> ALU:
>>>> ALU_OP1_SEL: 0
>>>> ALU_A: 800022e0
>>>> ALU_OP2_SEL: 1
>>>> ALU_B: fffffd3c
>>>> ALU_OUT: 8000201c
>> Imm: fffffd3c
>> DM:
>>>> DM_wen: 0
>>>> DM_OUT: 00000000
>> Registers:
>>>> R[          0]: 00000000
>>>> R[          1]: aa00aa00
>>>> R[          2]: 800022e0
>>>> R[          3]: 00000008
>>>> R[          4]: 00000000
>>>> R[          5]: 8000018c
>>>> R[          6]: 00000000
>>>> R[          7]: aa00aa00
>>>> R[          8]: 00000000
>>>> R[          9]: 00000000
>>>> R[         10]: 80000000
>>>> R[         11]: 00000000
>>>> R[         12]: 00000000
>>>> R[         13]: 00000000
>>>> R[         14]: aa00aa00
>>>> R[         15]: 800002cc
>>>> R[         16]: 00000000
>>>> R[         17]: 00000000
>>>> R[         18]: 00000000
>>>> R[         19]: 00000000
>>>> R[         20]: 00000000
>>>> R[         21]: 00000000
>>>> R[         22]: 00000000
>>>> R[         23]: 00000000
>>>> R[         24]: 00000000
>>>> R[         25]: 00000000
>>>> R[         26]: 00000000
>>>> R[         27]: 00000000
>>>> R[         28]: 00000000
>>>> R[         29]: 00000000
>>>> R[         30]: 00000000
>>>> R[         31]: 00000000
[SIM DATA MEM BEGIN]
[SDM] addr_in=80001d58, _addr_in=fffffd58, write_addr=0d58, read_addr=0d58, data_out=00000000
[SDM] wr_en=0, fn3=0, write_data=00000000, read_data=00000000
[SDM] Spesifix data location 0x0024 00, 00, 00, 00
[SIM DATA MEM END]
[SIM DATA MEM BEGIN]
[SDM] addr_in=0aa01000, _addr_in=8a9ff000, write_addr=0000, read_addr=0000, data_out=00000000
[SDM] wr_en=0, fn3=1, write_data=00000000, read_data=00000000
[SDM] Spesifix data location 0x0024 00, 00, 00, 00
[SIM DATA MEM END]
-----------------------------
Read data: 0aa010b7
>> PC: 800002e8
>> Instruction: 0aa010b7
>> Branch taken: 1
>> RF:
>>>> RF_rsel1: 00
>>>> RF_rdata1: 00000000
>>>> RF_rsel2: 00
>>>> RF_rdata2: 00000000
>>>> RF_wdata_sel:1
>>>> RF_wsel: 01
>>>>>> RF_wen: 1
>>>>>> RF_wdata: 0aa01000
>> ALU:
>>>> ALU_OP1_SEL: 0
>>>> ALU_A: 00000000
>>>> ALU_OP2_SEL: 1
>>>> ALU_B: 0aa01000
>>>> ALU_OUT: 0aa01000
>> Imm: 0aa01000
>> DM:
>>>> DM_wen: 0
>>>> DM_OUT: 00000000
>> Registers:
>>>> R[          0]: 00000000
>>>> R[          1]: aa00aa00
>>>> R[          2]: 8000201c
>>>> R[          3]: 00000008
>>>> R[          4]: 00000000
>>>> R[          5]: 8000018c
>>>> R[          6]: 00000000
>>>> R[          7]: aa00aa00
>>>> R[          8]: 00000000
>>>> R[          9]: 00000000
>>>> R[         10]: 80000000
>>>> R[         11]: 00000000
>>>> R[         12]: 00000000
>>>> R[         13]: 00000000
>>>> R[         14]: aa00aa00
>>>> R[         15]: 800002cc
>>>> R[         16]: 00000000
>>>> R[         17]: 00000000
>>>> R[         18]: 00000000
>>>> R[         19]: 00000000
>>>> R[         20]: 00000000
>>>> R[         21]: 00000000
>>>> R[         22]: 00000000
>>>> R[         23]: 00000000
>>>> R[         24]: 00000000
>>>> R[         25]: 00000000
>>>> R[         26]: 00000000
>>>> R[         27]: 00000000
>>>> R[         28]: 00000000
>>>> R[         29]: 00000000
>>>> R[         30]: 00000000
>>>> R[         31]: 00000000
[SIM DATA MEM BEGIN]
[SDM] addr_in=0aa01000, _addr_in=8a9ff000, write_addr=0000, read_addr=0000, data_out=00000000
[SDM] wr_en=0, fn3=1, write_data=00000000, read_data=00000000
[SDM] Spesifix data location 0x0024 00, 00, 00, 00
[SIM DATA MEM END]
[SIM DATA MEM BEGIN]
[SDM] addr_in=0aa00aa0, _addr_in=8a9feaa0, write_addr=0aa0, read_addr=0aa0, data_out=ffffffaa
[SDM] wr_en=0, fn3=0, write_data=00000000, read_data=00aa00aa
[SDM] Spesifix data location 0x0024 00, 00, 00, 00
[SIM DATA MEM END]
-----------------------------
Read data: aa008093
>> PC: 800002ec
>> Instruction: aa008093
>> Branch taken: 0
>> RF:
>>>> RF_rsel1: 01
>>>> RF_rdata1: 0aa01000
>>>> RF_rsel2: 00
>>>> RF_rdata2: 00000000
>>>> RF_wdata_sel:1
>>>> RF_wsel: 01
>>>>>> RF_wen: 1
>>>>>> RF_wdata: 0aa00aa0
>> ALU:
>>>> ALU_OP1_SEL: 0
>>>> ALU_A: 0aa01000
>>>> ALU_OP2_SEL: 1
>>>> ALU_B: fffffaa0
>>>> ALU_OUT: 0aa00aa0
>> Imm: fffffaa0
>> DM:
>>>> DM_wen: 0
>>>> DM_OUT: ffffffaa
>> Registers:
>>>> R[          0]: 00000000
>>>> R[          1]: 0aa01000
>>>> R[          2]: 8000201c
>>>> R[          3]: 00000008
>>>> R[          4]: 00000000
>>>> R[          5]: 8000018c
>>>> R[          6]: 00000000
>>>> R[          7]: aa00aa00
>>>> R[          8]: 00000000
>>>> R[          9]: 00000000
>>>> R[         10]: 80000000
>>>> R[         11]: 00000000
>>>> R[         12]: 00000000
>>>> R[         13]: 00000000
>>>> R[         14]: aa00aa00
>>>> R[         15]: 800002cc
>>>> R[         16]: 00000000
>>>> R[         17]: 00000000
>>>> R[         18]: 00000000
>>>> R[         19]: 00000000
>>>> R[         20]: 00000000
>>>> R[         21]: 00000000
>>>> R[         22]: 00000000
>>>> R[         23]: 00000000
>>>> R[         24]: 00000000
>>>> R[         25]: 00000000
>>>> R[         26]: 00000000
>>>> R[         27]: 00000000
>>>> R[         28]: 00000000
>>>> R[         29]: 00000000
>>>> R[         30]: 00000000
>>>> R[         31]: 00000000
[SIM DATA MEM BEGIN]
[SDM] addr_in=0aa00540, _addr_in=8a9fe540, write_addr=0540, read_addr=0540, data_out=ffffffaa
[SDM] wr_en=0, fn3=0, write_data=00000000, read_data=00aa00aa
[SDM] Spesifix data location 0x0024 00, 00, 00, 00
[SIM DATA MEM END]
[SIM DATA MEM BEGIN]
[SDM] addr_in=800002f0, _addr_in=ffffe2f0, write_addr=02f0, read_addr=02f0, data_out=00000000
[SDM] wr_en=0, fn3=0, write_data=00000000, read_data=00000000
[SDM] Spesifix data location 0x0024 00, 00, 00, 00
[SIM DATA MEM END]
-----------------------------
Read data: 00000797
>> PC: 800002f0
>> Instruction: 00000797
>> Branch taken: 1
>> RF:
>>>> RF_rsel1: 00
>>>> RF_rdata1: 00000000
>>>> RF_rsel2: 00
>>>> RF_rdata2: 00000000
>>>> RF_wdata_sel:1
>>>> RF_wsel: 0f
>>>>>> RF_wen: 1
>>>>>> RF_wdata: 800002f0
>> ALU:
>>>> ALU_OP1_SEL: 1
>>>> ALU_A: 800002f0
>>>> ALU_OP2_SEL: 1
>>>> ALU_B: 00000000
>>>> ALU_OUT: 800002f0
>> Imm: 00000000
>> DM:
>>>> DM_wen: 0
>>>> DM_OUT: 00000000
>> Registers:
>>>> R[          0]: 00000000
>>>> R[          1]: 0aa00aa0
>>>> R[          2]: 8000201c
>>>> R[          3]: 00000008
>>>> R[          4]: 00000000
>>>> R[          5]: 8000018c
>>>> R[          6]: 00000000
>>>> R[          7]: aa00aa00
>>>> R[          8]: 00000000
>>>> R[          9]: 00000000
>>>> R[         10]: 80000000
>>>> R[         11]: 00000000
>>>> R[         12]: 00000000
>>>> R[         13]: 00000000
>>>> R[         14]: aa00aa00
>>>> R[         15]: 800002cc
>>>> R[         16]: 00000000
>>>> R[         17]: 00000000
>>>> R[         18]: 00000000
>>>> R[         19]: 00000000
>>>> R[         20]: 00000000
>>>> R[         21]: 00000000
>>>> R[         22]: 00000000
>>>> R[         23]: 00000000
>>>> R[         24]: 00000000
>>>> R[         25]: 00000000
>>>> R[         26]: 00000000
>>>> R[         27]: 00000000
>>>> R[         28]: 00000000
>>>> R[         29]: 00000000
>>>> R[         30]: 00000000
>>>> R[         31]: 00000000
[SIM DATA MEM BEGIN]
[SDM] addr_in=800002f4, _addr_in=ffffe2f4, write_addr=02f4, read_addr=02f4, data_out=00000000
[SDM] wr_en=0, fn3=0, write_data=00000000, read_data=00000000
[SDM] Spesifix data location 0x0024 00, 00, 00, 00
[SIM DATA MEM END]
[SIM DATA MEM BEGIN]
[SDM] addr_in=80000304, _addr_in=ffffe304, write_addr=0304, read_addr=0304, data_out=00000000
[SDM] wr_en=0, fn3=0, write_data=00000000, read_data=00000000
[SDM] Spesifix data location 0x0024 00, 00, 00, 00
[SIM DATA MEM END]
-----------------------------
Read data: 01478793
>> PC: 800002f4
>> Instruction: 01478793
>> Branch taken: 0
>> RF:
>>>> RF_rsel1: 0f
>>>> RF_rdata1: 800002f0
>>>> RF_rsel2: 00
>>>> RF_rdata2: 00000000
>>>> RF_wdata_sel:1
>>>> RF_wsel: 0f
>>>>>> RF_wen: 1
>>>>>> RF_wdata: 80000304
>> ALU:
>>>> ALU_OP1_SEL: 0
>>>> ALU_A: 800002f0
>>>> ALU_OP2_SEL: 1
>>>> ALU_B: 00000014
>>>> ALU_OUT: 80000304
>> Imm: 00000014
>> DM:
>>>> DM_wen: 0
>>>> DM_OUT: 00000000
>> Registers:
>>>> R[          0]: 00000000
>>>> R[          1]: 0aa00aa0
>>>> R[          2]: 8000201c
>>>> R[          3]: 00000008
>>>> R[          4]: 00000000
>>>> R[          5]: 8000018c
>>>> R[          6]: 00000000
>>>> R[          7]: aa00aa00
>>>> R[          8]: 00000000
>>>> R[          9]: 00000000
>>>> R[         10]: 80000000
>>>> R[         11]: 00000000
>>>> R[         12]: 00000000
>>>> R[         13]: 00000000
>>>> R[         14]: aa00aa00
>>>> R[         15]: 800002f0
>>>> R[         16]: 00000000
>>>> R[         17]: 00000000
>>>> R[         18]: 00000000
>>>> R[         19]: 00000000
>>>> R[         20]: 00000000
>>>> R[         21]: 00000000
>>>> R[         22]: 00000000
>>>> R[         23]: 00000000
>>>> R[         24]: 00000000
>>>> R[         25]: 00000000
>>>> R[         26]: 00000000
>>>> R[         27]: 00000000
>>>> R[         28]: 00000000
>>>> R[         29]: 00000000
>>>> R[         30]: 00000000
>>>> R[         31]: 00000000
[SIM DATA MEM BEGIN]
[SDM] addr_in=80000318, _addr_in=ffffe318, write_addr=0318, read_addr=0318, data_out=00000000
[SDM] wr_en=0, fn3=0, write_data=00000000, read_data=00000000
[SDM] Spesifix data location 0x0024 00, 00, 00, 00
[SIM DATA MEM END]
[SIM DATA MEM BEGIN]
[SDM] addr_in=80002018, _addr_in=00000018, write_addr=0018, read_addr=0018, data_out=00000000
[SDM] wr_en=1, fn3=2, write_data=0aa00aa0, read_data=00000000
[SDM] Spesifix data location 0x0024 00, 00, 00, 00
[SIM DATA MEM END]
-----------------------------
Read data: fe112e23
>> PC: 800002f8
>> Instruction: fe112e23
>> Branch taken: 0
>> RF:
>>>> RF_rsel1: 02
>>>> RF_rdata1: 8000201c
>>>> RF_rsel2: 01
>>>> RF_rdata2: 0aa00aa0
>>>> RF_wdata_sel:2
>>>> RF_wsel: 1c
>> ALU:
>>>> ALU_OP1_SEL: 0
>>>> ALU_A: 8000201c
>>>> ALU_OP2_SEL: 1
>>>> ALU_B: fffffffc
>>>> ALU_OUT: 80002018
>> Imm: fffffffc
>> DM:
>>>> DM_wen: 1
>>>>>> DM_ADDR: 80002018
>>>>>> DM_IN: 0aa00aa0
>>>> DM_OUT: 00000000
>> Registers:
>>>> R[          0]: 00000000
>>>> R[          1]: 0aa00aa0
>>>> R[          2]: 8000201c
>>>> R[          3]: 00000008
>>>> R[          4]: 00000000
>>>> R[          5]: 8000018c
>>>> R[          6]: 00000000
>>>> R[          7]: aa00aa00
>>>> R[          8]: 00000000
>>>> R[          9]: 00000000
>>>> R[         10]: 80000000
>>>> R[         11]: 00000000
>>>> R[         12]: 00000000
>>>> R[         13]: 00000000
>>>> R[         14]: aa00aa00
>>>> R[         15]: 80000304
>>>> R[         16]: 00000000
>>>> R[         17]: 00000000
>>>> R[         18]: 00000000
>>>> R[         19]: 00000000
>>>> R[         20]: 00000000
>>>> R[         21]: 00000000
>>>> R[         22]: 00000000
>>>> R[         23]: 00000000
>>>> R[         24]: 00000000
>>>> R[         25]: 00000000
>>>> R[         26]: 00000000
>>>> R[         27]: 00000000
>>>> R[         28]: 00000000
>>>> R[         29]: 00000000
>>>> R[         30]: 00000000
>>>> R[         31]: 00000000
[SIM DATA MEM BEGIN]
[SDM] addr_in=80002018, _addr_in=00000018, write_addr=0018, read_addr=0018, data_out=00000000
[SDM] wr_en=1, fn3=2, write_data=0aa00aa0, read_data=00000000
[SDM] Spesifix data location 0x0024 00, 00, 00, 00
[SIM DATA MEM END]
[SIM DATA MEM BEGIN]
[SDM] addr_in=80002018, _addr_in=00000018, write_addr=0018, read_addr=0018, data_out=0aa00aa0
[SDM] wr_en=0, fn3=2, write_data=00000000, read_data=0aa00aa0
[SDM] Spesifix data location 0x0024 00, 00, 00, 00
[SIM DATA MEM END]
-----------------------------
Read data: ffc12703
>> PC: 800002fc
>> Instruction: ffc12703
>> Branch taken: 0
>> RF:
>>>> RF_rsel1: 02
>>>> RF_rdata1: 8000201c
>>>> RF_rsel2: 1c
>>>> RF_rdata2: 00000000
>>>> RF_wdata_sel:2
>>>> RF_wsel: 0e
>>>>>> RF_wen: 1
>>>>>> RF_wdata: 0aa00aa0
>> ALU:
>>>> ALU_OP1_SEL: 0
>>>> ALU_A: 8000201c
>>>> ALU_OP2_SEL: 1
>>>> ALU_B: fffffffc
>>>> ALU_OUT: 80002018
>> Imm: fffffffc
>> DM:
>>>> DM_wen: 0
>>>> DM_OUT: 0aa00aa0
>> Registers:
>>>> R[          0]: 00000000
>>>> R[          1]: 0aa00aa0
>>>> R[          2]: 8000201c
>>>> R[          3]: 00000008
>>>> R[          4]: 00000000
>>>> R[          5]: 8000018c
>>>> R[          6]: 00000000
>>>> R[          7]: aa00aa00
>>>> R[          8]: 00000000
>>>> R[          9]: 00000000
>>>> R[         10]: 80000000
>>>> R[         11]: 00000000
>>>> R[         12]: 00000000
>>>> R[         13]: 00000000
>>>> R[         14]: aa00aa00
>>>> R[         15]: 80000304
>>>> R[         16]: 00000000
>>>> R[         17]: 00000000
>>>> R[         18]: 00000000
>>>> R[         19]: 00000000
>>>> R[         20]: 00000000
>>>> R[         21]: 00000000
>>>> R[         22]: 00000000
>>>> R[         23]: 00000000
>>>> R[         24]: 00000000
>>>> R[         25]: 00000000
>>>> R[         26]: 00000000
>>>> R[         27]: 00000000
>>>> R[         28]: 00000000
>>>> R[         29]: 00000000
>>>> R[         30]: 00000000
>>>> R[         31]: 00000000
[SIM DATA MEM BEGIN]
[SDM] addr_in=80002018, _addr_in=00000018, write_addr=0018, read_addr=0018, data_out=0aa00aa0
[SDM] wr_en=0, fn3=2, write_data=00000000, read_data=0aa00aa0
[SDM] Spesifix data location 0x0024 00, 00, 00, 00
[SIM DATA MEM END]
[SIM DATA MEM BEGIN]
[SDM] addr_in=80000308, _addr_in=ffffe308, write_addr=0308, read_addr=0308, data_out=ffffffa0
[SDM] wr_en=0, fn3=0, write_data=00000000, read_data=0aa00aa0
[SDM] Spesifix data location 0x0024 00, 00, 00, 00
[SIM DATA MEM END]
-----------------------------
Read data: 0080006f
>> PC: 80000300
>> Instruction: 0080006f
>> Branch taken: 1
>> RF:
>>>> RF_rsel1: 00
>>>> RF_rdata1: 00000000
>>>> RF_rsel2: 00
>>>> RF_rdata2: 00000000
>>>> RF_wdata_sel:0
>>>> RF_wsel: 00
>>>>>> RF_wen: 1
>>>>>> RF_wdata: 80000304
>> ALU:
>>>> ALU_OP1_SEL: 1
>>>> ALU_A: 80000300
>>>> ALU_OP2_SEL: 1
>>>> ALU_B: 00000008
>>>> ALU_OUT: 80000308
>> Imm: 00000008
>> DM:
>>>> DM_wen: 0
>>>> DM_OUT: ffffffa0
>> Registers:
>>>> R[          0]: 00000000
>>>> R[          1]: 0aa00aa0
>>>> R[          2]: 8000201c
>>>> R[          3]: 00000008
>>>> R[          4]: 00000000
>>>> R[          5]: 8000018c
>>>> R[          6]: 00000000
>>>> R[          7]: aa00aa00
>>>> R[          8]: 00000000
>>>> R[          9]: 00000000
>>>> R[         10]: 80000000
>>>> R[         11]: 00000000
>>>> R[         12]: 00000000
>>>> R[         13]: 00000000
>>>> R[         14]: 0aa00aa0
>>>> R[         15]: 80000304
>>>> R[         16]: 00000000
>>>> R[         17]: 00000000
>>>> R[         18]: 00000000
>>>> R[         19]: 00000000
>>>> R[         20]: 00000000
>>>> R[         21]: 00000000
>>>> R[         22]: 00000000
>>>> R[         23]: 00000000
>>>> R[         24]: 00000000
>>>> R[         25]: 00000000
>>>> R[         26]: 00000000
>>>> R[         27]: 00000000
>>>> R[         28]: 00000000
>>>> R[         29]: 00000000
>>>> R[         30]: 00000000
>>>> R[         31]: 00000000
[SIM DATA MEM BEGIN]
[SDM] addr_in=80000310, _addr_in=ffffe310, write_addr=0310, read_addr=0310, data_out=ffffffa0
[SDM] wr_en=0, fn3=0, write_data=00000000, read_data=0aa00aa0
[SDM] Spesifix data location 0x0024 00, 00, 00, 00
[SIM DATA MEM END]
[SIM DATA MEM BEGIN]
[SDM] addr_in=0aa01000, _addr_in=8a9ff000, write_addr=0000, read_addr=0000, data_out=00000000
[SDM] wr_en=0, fn3=1, write_data=00000000, read_data=00000000
[SDM] Spesifix data location 0x0024 00, 00, 00, 00
[SIM DATA MEM END]
-----------------------------
Read data: 0aa013b7
>> PC: 80000308
>> Instruction: 0aa013b7
>> Branch taken: 1
>> RF:
>>>> RF_rsel1: 00
>>>> RF_rdata1: 00000000
>>>> RF_rsel2: 00
>>>> RF_rdata2: 00000000
>>>> RF_wdata_sel:1
>>>> RF_wsel: 07
>>>>>> RF_wen: 1
>>>>>> RF_wdata: 0aa01000
>> ALU:
>>>> ALU_OP1_SEL: 0
>>>> ALU_A: 00000000
>>>> ALU_OP2_SEL: 1
>>>> ALU_B: 0aa01000
>>>> ALU_OUT: 0aa01000
>> Imm: 0aa01000
>> DM:
>>>> DM_wen: 0
>>>> DM_OUT: 00000000
>> Registers:
>>>> R[          0]: 00000000
>>>> R[          1]: 0aa00aa0
>>>> R[          2]: 8000201c
>>>> R[          3]: 00000008
>>>> R[          4]: 00000000
>>>> R[          5]: 8000018c
>>>> R[          6]: 00000000
>>>> R[          7]: aa00aa00
>>>> R[          8]: 00000000
>>>> R[          9]: 00000000
>>>> R[         10]: 80000000
>>>> R[         11]: 00000000
>>>> R[         12]: 00000000
>>>> R[         13]: 00000000
>>>> R[         14]: 0aa00aa0
>>>> R[         15]: 80000304
>>>> R[         16]: 00000000
>>>> R[         17]: 00000000
>>>> R[         18]: 00000000
>>>> R[         19]: 00000000
>>>> R[         20]: 00000000
>>>> R[         21]: 00000000
>>>> R[         22]: 00000000
>>>> R[         23]: 00000000
>>>> R[         24]: 00000000
>>>> R[         25]: 00000000
>>>> R[         26]: 00000000
>>>> R[         27]: 00000000
>>>> R[         28]: 00000000
>>>> R[         29]: 00000000
>>>> R[         30]: 00000000
>>>> R[         31]: 00000000
[SIM DATA MEM BEGIN]
[SDM] addr_in=0aa01000, _addr_in=8a9ff000, write_addr=0000, read_addr=0000, data_out=00000000
[SDM] wr_en=0, fn3=1, write_data=00000000, read_data=00000000
[SDM] Spesifix data location 0x0024 00, 00, 00, 00
[SIM DATA MEM END]
[SIM DATA MEM BEGIN]
[SDM] addr_in=0aa00aa0, _addr_in=8a9feaa0, write_addr=0aa0, read_addr=0aa0, data_out=ffffffaa
[SDM] wr_en=0, fn3=0, write_data=00000000, read_data=00aa00aa
[SDM] Spesifix data location 0x0024 00, 00, 00, 00
[SIM DATA MEM END]
-----------------------------
Read data: aa038393
>> PC: 8000030c
>> Instruction: aa038393
>> Branch taken: 0
>> RF:
>>>> RF_rsel1: 07
>>>> RF_rdata1: 0aa01000
>>>> RF_rsel2: 00
>>>> RF_rdata2: 00000000
>>>> RF_wdata_sel:1
>>>> RF_wsel: 07
>>>>>> RF_wen: 1
>>>>>> RF_wdata: 0aa00aa0
>> ALU:
>>>> ALU_OP1_SEL: 0
>>>> ALU_A: 0aa01000
>>>> ALU_OP2_SEL: 1
>>>> ALU_B: fffffaa0
>>>> ALU_OUT: 0aa00aa0
>> Imm: fffffaa0
>> DM:
>>>> DM_wen: 0
>>>> DM_OUT: ffffffaa
>> Registers:
>>>> R[          0]: 00000000
>>>> R[          1]: 0aa00aa0
>>>> R[          2]: 8000201c
>>>> R[          3]: 00000008
>>>> R[          4]: 00000000
>>>> R[          5]: 8000018c
>>>> R[          6]: 00000000
>>>> R[          7]: 0aa01000
>>>> R[          8]: 00000000
>>>> R[          9]: 00000000
>>>> R[         10]: 80000000
>>>> R[         11]: 00000000
>>>> R[         12]: 00000000
>>>> R[         13]: 00000000
>>>> R[         14]: 0aa00aa0
>>>> R[         15]: 80000304
>>>> R[         16]: 00000000
>>>> R[         17]: 00000000
>>>> R[         18]: 00000000
>>>> R[         19]: 00000000
>>>> R[         20]: 00000000
>>>> R[         21]: 00000000
>>>> R[         22]: 00000000
>>>> R[         23]: 00000000
>>>> R[         24]: 00000000
>>>> R[         25]: 00000000
>>>> R[         26]: 00000000
>>>> R[         27]: 00000000
>>>> R[         28]: 00000000
>>>> R[         29]: 00000000
>>>> R[         30]: 00000000
>>>> R[         31]: 00000000
[SIM DATA MEM BEGIN]
[SDM] addr_in=0aa00540, _addr_in=8a9fe540, write_addr=0540, read_addr=0540, data_out=ffffffaa
[SDM] wr_en=0, fn3=0, write_data=00000000, read_data=00aa00aa
[SDM] Spesifix data location 0x0024 00, 00, 00, 00
[SIM DATA MEM END]
[SIM DATA MEM BEGIN]
[SDM] addr_in=80000690, _addr_in=ffffe690, write_addr=0690, read_addr=0690, data_out=00000000
[SDM] wr_en=0, fn3=1, write_data=0aa00aa0, read_data=00000000
[SDM] Spesifix data location 0x0024 00, 00, 00, 00
[SIM DATA MEM END]
-----------------------------
Read data: 38771063
>> PC: 80000310
>> Instruction: 38771063
>> Branch taken: 0
>> RF:
>>>> RF_rsel1: 0e
>>>> RF_rdata1: 0aa00aa0
>>>> RF_rsel2: 07
>>>> RF_rdata2: 0aa00aa0
>>>> RF_wdata_sel:1
>>>> RF_wsel: 00
>> ALU:
>>>> ALU_OP1_SEL: 1
>>>> ALU_A: 80000310
>>>> ALU_OP2_SEL: 1
>>>> ALU_B: 00000380
>>>> ALU_OUT: 80000690
>> Imm: 00000380
>> DM:
>>>> DM_wen: 0
>>>> DM_OUT: 00000000
>> Registers:
>>>> R[          0]: 00000000
>>>> R[          1]: 0aa00aa0
>>>> R[          2]: 8000201c
>>>> R[          3]: 00000008
>>>> R[          4]: 00000000
>>>> R[          5]: 8000018c
>>>> R[          6]: 00000000
>>>> R[          7]: 0aa00aa0
>>>> R[          8]: 00000000
>>>> R[          9]: 00000000
>>>> R[         10]: 80000000
>>>> R[         11]: 00000000
>>>> R[         12]: 00000000
>>>> R[         13]: 00000000
>>>> R[         14]: 0aa00aa0
>>>> R[         15]: 80000304
>>>> R[         16]: 00000000
>>>> R[         17]: 00000000
>>>> R[         18]: 00000000
>>>> R[         19]: 00000000
>>>> R[         20]: 00000000
>>>> R[         21]: 00000000
>>>> R[         22]: 00000000
>>>> R[         23]: 00000000
>>>> R[         24]: 00000000
>>>> R[         25]: 00000000
>>>> R[         26]: 00000000
>>>> R[         27]: 00000000
>>>> R[         28]: 00000000
>>>> R[         29]: 00000000
>>>> R[         30]: 00000000
>>>> R[         31]: 00000000
[SIM DATA MEM BEGIN]
[SDM] addr_in=80000694, _addr_in=ffffe694, write_addr=0694, read_addr=0694, data_out=00000000
[SDM] wr_en=0, fn3=1, write_data=0aa00aa0, read_data=00000000
[SDM] Spesifix data location 0x0024 00, 00, 00, 00
[SIM DATA MEM END]
[SIM DATA MEM BEGIN]
[SDM] addr_in=00000009, _addr_in=7fffe009, write_addr=0009, read_addr=0009, data_out=00000000
[SDM] wr_en=0, fn3=0, write_data=00000000, read_data=00000000
[SDM] Spesifix data location 0x0024 00, 00, 00, 00
[SIM DATA MEM END]
-----------------------------
Read data: 00900193
>> PC: 80000314
>> Instruction: 00900193
>> Branch taken: 1
>> RF:
>>>> RF_rsel1: 00
>>>> RF_rdata1: 00000000
>>>> RF_rsel2: 00
>>>> RF_rdata2: 00000000
>>>> RF_wdata_sel:1
>>>> RF_wsel: 03
>>>>>> RF_wen: 1
>>>>>> RF_wdata: 00000009
>> ALU:
>>>> ALU_OP1_SEL: 0
>>>> ALU_A: 00000000
>>>> ALU_OP2_SEL: 1
>>>> ALU_B: 00000009
>>>> ALU_OUT: 00000009
>> Imm: 00000009
>> DM:
>>>> DM_wen: 0
>>>> DM_OUT: 00000000
>> Registers:
>>>> R[          0]: 00000000
>>>> R[          1]: 0aa00aa0
>>>> R[          2]: 8000201c
>>>> R[          3]: 00000008
>>>> R[          4]: 00000000
>>>> R[          5]: 8000018c
>>>> R[          6]: 00000000
>>>> R[          7]: 0aa00aa0
>>>> R[          8]: 00000000
>>>> R[          9]: 00000000
>>>> R[         10]: 80000000
>>>> R[         11]: 00000000
>>>> R[         12]: 00000000
>>>> R[         13]: 00000000
>>>> R[         14]: 0aa00aa0
>>>> R[         15]: 80000304
>>>> R[         16]: 00000000
>>>> R[         17]: 00000000
>>>> R[         18]: 00000000
>>>> R[         19]: 00000000
>>>> R[         20]: 00000000
>>>> R[         21]: 00000000
>>>> R[         22]: 00000000
>>>> R[         23]: 00000000
>>>> R[         24]: 00000000
>>>> R[         25]: 00000000
>>>> R[         26]: 00000000
>>>> R[         27]: 00000000
>>>> R[         28]: 00000000
>>>> R[         29]: 00000000
>>>> R[         30]: 00000000
>>>> R[         31]: 00000000
[SIM DATA MEM BEGIN]
[SDM] addr_in=00000009, _addr_in=7fffe009, write_addr=0009, read_addr=0009, data_out=00000000
[SDM] wr_en=0, fn3=0, write_data=00000000, read_data=00000000
[SDM] Spesifix data location 0x0024 00, 00, 00, 00
[SIM DATA MEM END]
[SIM DATA MEM BEGIN]
[SDM] addr_in=80002318, _addr_in=00000318, write_addr=0318, read_addr=0318, data_out=deadbeef
[SDM] wr_en=0, fn3=2, write_data=00000000, read_data=deadbeef
[SDM] Spesifix data location 0x0024 00, 00, 00, 00
[SIM DATA MEM END]
-----------------------------
Read data: 00002117
>> PC: 80000318
>> Instruction: 00002117
>> Branch taken: 1
>> RF:
>>>> RF_rsel1: 00
>>>> RF_rdata1: 00000000
>>>> RF_rsel2: 00
>>>> RF_rdata2: 00000000
>>>> RF_wdata_sel:1
>>>> RF_wsel: 02
>>>>>> RF_wen: 1
>>>>>> RF_wdata: 80002318
>> ALU:
>>>> ALU_OP1_SEL: 1
>>>> ALU_A: 80000318
>>>> ALU_OP2_SEL: 1
>>>> ALU_B: 00002000
>>>> ALU_OUT: 80002318
>> Imm: 00002000
>> DM:
>>>> DM_wen: 0
>>>> DM_OUT: deadbeef
>> Registers:
>>>> R[          0]: 00000000
>>>> R[          1]: 0aa00aa0
>>>> R[          2]: 8000201c
>>>> R[          3]: 00000009
>>>> R[          4]: 00000000
>>>> R[          5]: 8000018c
>>>> R[          6]: 00000000
>>>> R[          7]: 0aa00aa0
>>>> R[          8]: 00000000
>>>> R[          9]: 00000000
>>>> R[         10]: 80000000
>>>> R[         11]: 00000000
>>>> R[         12]: 00000000
>>>> R[         13]: 00000000
>>>> R[         14]: 0aa00aa0
>>>> R[         15]: 80000304
>>>> R[         16]: 00000000
>>>> R[         17]: 00000000
>>>> R[         18]: 00000000
>>>> R[         19]: 00000000
>>>> R[         20]: 00000000
>>>> R[         21]: 00000000
>>>> R[         22]: 00000000
>>>> R[         23]: 00000000
>>>> R[         24]: 00000000
>>>> R[         25]: 00000000
>>>> R[         26]: 00000000
>>>> R[         27]: 00000000
>>>> R[         28]: 00000000
>>>> R[         29]: 00000000
>>>> R[         30]: 00000000
>>>> R[         31]: 00000000
[SIM DATA MEM BEGIN]
[SDM] addr_in=8000231c, _addr_in=0000031c, write_addr=031c, read_addr=031c, data_out=deadbeef
[SDM] wr_en=0, fn3=2, write_data=00000000, read_data=deadbeef
[SDM] Spesifix data location 0x0024 00, 00, 00, 00
[SIM DATA MEM END]
[SIM DATA MEM BEGIN]
[SDM] addr_in=8000201c, _addr_in=0000001c, write_addr=001c, read_addr=001c, data_out=00000000
[SDM] wr_en=0, fn3=0, write_data=00000000, read_data=00000000
[SDM] Spesifix data location 0x0024 00, 00, 00, 00
[SIM DATA MEM END]
-----------------------------
Read data: d0410113
>> PC: 8000031c
>> Instruction: d0410113
>> Branch taken: 0
>> RF:
>>>> RF_rsel1: 02
>>>> RF_rdata1: 80002318
>>>> RF_rsel2: 00
>>>> RF_rdata2: 00000000
>>>> RF_wdata_sel:1
>>>> RF_wsel: 02
>>>>>> RF_wen: 1
>>>>>> RF_wdata: 8000201c
>> ALU:
>>>> ALU_OP1_SEL: 0
>>>> ALU_A: 80002318
>>>> ALU_OP2_SEL: 1
>>>> ALU_B: fffffd04
>>>> ALU_OUT: 8000201c
>> Imm: fffffd04
>> DM:
>>>> DM_wen: 0
>>>> DM_OUT: 00000000
>> Registers:
>>>> R[          0]: 00000000
>>>> R[          1]: 0aa00aa0
>>>> R[          2]: 80002318
>>>> R[          3]: 00000009
>>>> R[          4]: 00000000
>>>> R[          5]: 8000018c
>>>> R[          6]: 00000000
>>>> R[          7]: 0aa00aa0
>>>> R[          8]: 00000000
>>>> R[          9]: 00000000
>>>> R[         10]: 80000000
>>>> R[         11]: 00000000
>>>> R[         12]: 00000000
>>>> R[         13]: 00000000
>>>> R[         14]: 0aa00aa0
>>>> R[         15]: 80000304
>>>> R[         16]: 00000000
>>>> R[         17]: 00000000
>>>> R[         18]: 00000000
>>>> R[         19]: 00000000
>>>> R[         20]: 00000000
>>>> R[         21]: 00000000
>>>> R[         22]: 00000000
>>>> R[         23]: 00000000
>>>> R[         24]: 00000000
>>>> R[         25]: 00000000
>>>> R[         26]: 00000000
>>>> R[         27]: 00000000
>>>> R[         28]: 00000000
>>>> R[         29]: 00000000
>>>> R[         30]: 00000000
>>>> R[         31]: 00000000
[SIM DATA MEM BEGIN]
[SDM] addr_in=80001d20, _addr_in=fffffd20, write_addr=0d20, read_addr=0d20, data_out=00000000
[SDM] wr_en=0, fn3=0, write_data=00000000, read_data=00000000
[SDM] Spesifix data location 0x0024 00, 00, 00, 00
[SIM DATA MEM END]
[SIM DATA MEM BEGIN]
[SDM] addr_in=a00aa000, _addr_in=200a8000, write_addr=0000, read_addr=0000, data_out=00000000
[SDM] wr_en=0, fn3=2, write_data=00000000, read_data=00000000
[SDM] Spesifix data location 0x0024 00, 00, 00, 00
[SIM DATA MEM END]
-----------------------------
Read data: a00aa0b7
>> PC: 80000320
>> Instruction: a00aa0b7
>> Branch taken: 1
>> RF:
>>>> RF_rsel1: 00
>>>> RF_rdata1: 00000000
>>>> RF_rsel2: 00
>>>> RF_rdata2: 00000000
>>>> RF_wdata_sel:1
>>>> RF_wsel: 01
>>>>>> RF_wen: 1
>>>>>> RF_wdata: a00aa000
>> ALU:
>>>> ALU_OP1_SEL: 0
>>>> ALU_A: 00000000
>>>> ALU_OP2_SEL: 1
>>>> ALU_B: a00aa000
>>>> ALU_OUT: a00aa000
>> Imm: a00aa000
>> DM:
>>>> DM_wen: 0
>>>> DM_OUT: 00000000
>> Registers:
>>>> R[          0]: 00000000
>>>> R[          1]: 0aa00aa0
>>>> R[          2]: 8000201c
>>>> R[          3]: 00000009
>>>> R[          4]: 00000000
>>>> R[          5]: 8000018c
>>>> R[          6]: 00000000
>>>> R[          7]: 0aa00aa0
>>>> R[          8]: 00000000
>>>> R[          9]: 00000000
>>>> R[         10]: 80000000
>>>> R[         11]: 00000000
>>>> R[         12]: 00000000
>>>> R[         13]: 00000000
>>>> R[         14]: 0aa00aa0
>>>> R[         15]: 80000304
>>>> R[         16]: 00000000
>>>> R[         17]: 00000000
>>>> R[         18]: 00000000
>>>> R[         19]: 00000000
>>>> R[         20]: 00000000
>>>> R[         21]: 00000000
>>>> R[         22]: 00000000
>>>> R[         23]: 00000000
>>>> R[         24]: 00000000
>>>> R[         25]: 00000000
>>>> R[         26]: 00000000
>>>> R[         27]: 00000000
>>>> R[         28]: 00000000
>>>> R[         29]: 00000000
>>>> R[         30]: 00000000
>>>> R[         31]: 00000000
[SIM DATA MEM BEGIN]
[SDM] addr_in=a00aa000, _addr_in=200a8000, write_addr=0000, read_addr=0000, data_out=00000000
[SDM] wr_en=0, fn3=2, write_data=00000000, read_data=00000000
[SDM] Spesifix data location 0x0024 00, 00, 00, 00
[SIM DATA MEM END]
[SIM DATA MEM BEGIN]
[SDM] addr_in=a00aa00a, _addr_in=200a800a, write_addr=000a, read_addr=000a, data_out=ffffffaa
[SDM] wr_en=0, fn3=0, write_data=00000000, read_data=00aa00aa
[SDM] Spesifix data location 0x0024 00, 00, 00, 00
[SIM DATA MEM END]
-----------------------------
Read data: 00a08093
>> PC: 80000324
>> Instruction: 00a08093
>> Branch taken: 0
>> RF:
>>>> RF_rsel1: 01
>>>> RF_rdata1: a00aa000
>>>> RF_rsel2: 00
>>>> RF_rdata2: 00000000
>>>> RF_wdata_sel:1
>>>> RF_wsel: 01
>>>>>> RF_wen: 1
>>>>>> RF_wdata: a00aa00a
>> ALU:
>>>> ALU_OP1_SEL: 0
>>>> ALU_A: a00aa000
>>>> ALU_OP2_SEL: 1
>>>> ALU_B: 0000000a
>>>> ALU_OUT: a00aa00a
>> Imm: 0000000a
>> DM:
>>>> DM_wen: 0
>>>> DM_OUT: ffffffaa
>> Registers:
>>>> R[          0]: 00000000
>>>> R[          1]: a00aa000
>>>> R[          2]: 8000201c
>>>> R[          3]: 00000009
>>>> R[          4]: 00000000
>>>> R[          5]: 8000018c
>>>> R[          6]: 00000000
>>>> R[          7]: 0aa00aa0
>>>> R[          8]: 00000000
>>>> R[          9]: 00000000
>>>> R[         10]: 80000000
>>>> R[         11]: 00000000
>>>> R[         12]: 00000000
>>>> R[         13]: 00000000
>>>> R[         14]: 0aa00aa0
>>>> R[         15]: 80000304
>>>> R[         16]: 00000000
>>>> R[         17]: 00000000
>>>> R[         18]: 00000000
>>>> R[         19]: 00000000
>>>> R[         20]: 00000000
>>>> R[         21]: 00000000
>>>> R[         22]: 00000000
>>>> R[         23]: 00000000
>>>> R[         24]: 00000000
>>>> R[         25]: 00000000
>>>> R[         26]: 00000000
>>>> R[         27]: 00000000
>>>> R[         28]: 00000000
>>>> R[         29]: 00000000
>>>> R[         30]: 00000000
>>>> R[         31]: 00000000
[SIM DATA MEM BEGIN]
[SDM] addr_in=a00aa014, _addr_in=200a8014, write_addr=0014, read_addr=0014, data_out=ffffffaa
[SDM] wr_en=0, fn3=0, write_data=00000000, read_data=00aa00aa
[SDM] Spesifix data location 0x0024 00, 00, 00, 00
[SIM DATA MEM END]
[SIM DATA MEM BEGIN]
[SDM] addr_in=80000328, _addr_in=ffffe328, write_addr=0328, read_addr=0328, data_out=00000000
[SDM] wr_en=0, fn3=0, write_data=00000000, read_data=aa00aa00
[SDM] Spesifix data location 0x0024 00, 00, 00, 00
[SIM DATA MEM END]
-----------------------------
Read data: 00000797
>> PC: 80000328
>> Instruction: 00000797
>> Branch taken: 1
>> RF:
>>>> RF_rsel1: 00
>>>> RF_rdata1: 00000000
>>>> RF_rsel2: 00
>>>> RF_rdata2: 00000000
>>>> RF_wdata_sel:1
>>>> RF_wsel: 0f
>>>>>> RF_wen: 1
>>>>>> RF_wdata: 80000328
>> ALU:
>>>> ALU_OP1_SEL: 1
>>>> ALU_A: 80000328
>>>> ALU_OP2_SEL: 1
>>>> ALU_B: 00000000
>>>> ALU_OUT: 80000328
>> Imm: 00000000
>> DM:
>>>> DM_wen: 0
>>>> DM_OUT: 00000000
>> Registers:
>>>> R[          0]: 00000000
>>>> R[          1]: a00aa00a
>>>> R[          2]: 8000201c
>>>> R[          3]: 00000009
>>>> R[          4]: 00000000
>>>> R[          5]: 8000018c
>>>> R[          6]: 00000000
>>>> R[          7]: 0aa00aa0
>>>> R[          8]: 00000000
>>>> R[          9]: 00000000
>>>> R[         10]: 80000000
>>>> R[         11]: 00000000
>>>> R[         12]: 00000000
>>>> R[         13]: 00000000
>>>> R[         14]: 0aa00aa0
>>>> R[         15]: 80000304
>>>> R[         16]: 00000000
>>>> R[         17]: 00000000
>>>> R[         18]: 00000000
>>>> R[         19]: 00000000
>>>> R[         20]: 00000000
>>>> R[         21]: 00000000
>>>> R[         22]: 00000000
>>>> R[         23]: 00000000
>>>> R[         24]: 00000000
>>>> R[         25]: 00000000
>>>> R[         26]: 00000000
>>>> R[         27]: 00000000
>>>> R[         28]: 00000000
>>>> R[         29]: 00000000
>>>> R[         30]: 00000000
>>>> R[         31]: 00000000
[SIM DATA MEM BEGIN]
[SDM] addr_in=8000032c, _addr_in=ffffe32c, write_addr=032c, read_addr=032c, data_out=00000000
[SDM] wr_en=0, fn3=0, write_data=00000000, read_data=aa00aa00
[SDM] Spesifix data location 0x0024 00, 00, 00, 00
[SIM DATA MEM END]
[SIM DATA MEM BEGIN]
[SDM] addr_in=8000033c, _addr_in=ffffe33c, write_addr=033c, read_addr=033c, data_out=00000000
[SDM] wr_en=0, fn3=0, write_data=00000000, read_data=00000000
[SDM] Spesifix data location 0x0024 00, 00, 00, 00
[SIM DATA MEM END]
-----------------------------
Read data: 01478793
>> PC: 8000032c
>> Instruction: 01478793
>> Branch taken: 0
>> RF:
>>>> RF_rsel1: 0f
>>>> RF_rdata1: 80000328
>>>> RF_rsel2: 00
>>>> RF_rdata2: 00000000
>>>> RF_wdata_sel:1
>>>> RF_wsel: 0f
>>>>>> RF_wen: 1
>>>>>> RF_wdata: 8000033c
>> ALU:
>>>> ALU_OP1_SEL: 0
>>>> ALU_A: 80000328
>>>> ALU_OP2_SEL: 1
>>>> ALU_B: 00000014
>>>> ALU_OUT: 8000033c
>> Imm: 00000014
>> DM:
>>>> DM_wen: 0
>>>> DM_OUT: 00000000
>> Registers:
>>>> R[          0]: 00000000
>>>> R[          1]: a00aa00a
>>>> R[          2]: 8000201c
>>>> R[          3]: 00000009
>>>> R[          4]: 00000000
>>>> R[          5]: 8000018c
>>>> R[          6]: 00000000
>>>> R[          7]: 0aa00aa0
>>>> R[          8]: 00000000
>>>> R[          9]: 00000000
>>>> R[         10]: 80000000
>>>> R[         11]: 00000000
>>>> R[         12]: 00000000
>>>> R[         13]: 00000000
>>>> R[         14]: 0aa00aa0
>>>> R[         15]: 80000328
>>>> R[         16]: 00000000
>>>> R[         17]: 00000000
>>>> R[         18]: 00000000
>>>> R[         19]: 00000000
>>>> R[         20]: 00000000
>>>> R[         21]: 00000000
>>>> R[         22]: 00000000
>>>> R[         23]: 00000000
>>>> R[         24]: 00000000
>>>> R[         25]: 00000000
>>>> R[         26]: 00000000
>>>> R[         27]: 00000000
>>>> R[         28]: 00000000
>>>> R[         29]: 00000000
>>>> R[         30]: 00000000
>>>> R[         31]: 00000000
[SIM DATA MEM BEGIN]
[SDM] addr_in=80000350, _addr_in=ffffe350, write_addr=0350, read_addr=0350, data_out=00000000
[SDM] wr_en=0, fn3=0, write_data=00000000, read_data=00000000
[SDM] Spesifix data location 0x0024 00, 00, 00, 00
[SIM DATA MEM END]
[SIM DATA MEM BEGIN]
[SDM] addr_in=8000201c, _addr_in=0000001c, write_addr=001c, read_addr=001c, data_out=00000000
[SDM] wr_en=1, fn3=2, write_data=a00aa00a, read_data=00000000
[SDM] Spesifix data location 0x0024 00, 00, 00, 00
[SIM DATA MEM END]
-----------------------------
Read data: 00112023
>> PC: 80000330
>> Instruction: 00112023
>> Branch taken: 0
>> RF:
>>>> RF_rsel1: 02
>>>> RF_rdata1: 8000201c
>>>> RF_rsel2: 01
>>>> RF_rdata2: a00aa00a
>>>> RF_wdata_sel:2
>>>> RF_wsel: 00
>> ALU:
>>>> ALU_OP1_SEL: 0
>>>> ALU_A: 8000201c
>>>> ALU_OP2_SEL: 1
>>>> ALU_B: 00000000
>>>> ALU_OUT: 8000201c
>> Imm: 00000000
>> DM:
>>>> DM_wen: 1
>>>>>> DM_ADDR: 8000201c
>>>>>> DM_IN: a00aa00a
>>>> DM_OUT: 00000000
>> Registers:
>>>> R[          0]: 00000000
>>>> R[          1]: a00aa00a
>>>> R[          2]: 8000201c
>>>> R[          3]: 00000009
>>>> R[          4]: 00000000
>>>> R[          5]: 8000018c
>>>> R[          6]: 00000000
>>>> R[          7]: 0aa00aa0
>>>> R[          8]: 00000000
>>>> R[          9]: 00000000
>>>> R[         10]: 80000000
>>>> R[         11]: 00000000
>>>> R[         12]: 00000000
>>>> R[         13]: 00000000
>>>> R[         14]: 0aa00aa0
>>>> R[         15]: 8000033c
>>>> R[         16]: 00000000
>>>> R[         17]: 00000000
>>>> R[         18]: 00000000
>>>> R[         19]: 00000000
>>>> R[         20]: 00000000
>>>> R[         21]: 00000000
>>>> R[         22]: 00000000
>>>> R[         23]: 00000000
>>>> R[         24]: 00000000
>>>> R[         25]: 00000000
>>>> R[         26]: 00000000
>>>> R[         27]: 00000000
>>>> R[         28]: 00000000
>>>> R[         29]: 00000000
>>>> R[         30]: 00000000
>>>> R[         31]: 00000000
[SIM DATA MEM BEGIN]
[SDM] addr_in=8000201c, _addr_in=0000001c, write_addr=001c, read_addr=001c, data_out=00000000
[SDM] wr_en=1, fn3=2, write_data=a00aa00a, read_data=00000000
[SDM] Spesifix data location 0x0024 00, 00, 00, 00
[SIM DATA MEM END]
[SIM DATA MEM BEGIN]
[SDM] addr_in=8000201c, _addr_in=0000001c, write_addr=001c, read_addr=001c, data_out=a00aa00a
[SDM] wr_en=0, fn3=2, write_data=00000000, read_data=a00aa00a
[SDM] Spesifix data location 0x0024 00, 00, 00, 00
[SIM DATA MEM END]
-----------------------------
Read data: 00012703
>> PC: 80000334
>> Instruction: 00012703
>> Branch taken: 0
>> RF:
>>>> RF_rsel1: 02
>>>> RF_rdata1: 8000201c
>>>> RF_rsel2: 00
>>>> RF_rdata2: 00000000
>>>> RF_wdata_sel:2
>>>> RF_wsel: 0e
>>>>>> RF_wen: 1
>>>>>> RF_wdata: a00aa00a
>> ALU:
>>>> ALU_OP1_SEL: 0
>>>> ALU_A: 8000201c
>>>> ALU_OP2_SEL: 1
>>>> ALU_B: 00000000
>>>> ALU_OUT: 8000201c
>> Imm: 00000000
>> DM:
>>>> DM_wen: 0
>>>> DM_OUT: a00aa00a
>> Registers:
>>>> R[          0]: 00000000
>>>> R[          1]: a00aa00a
>>>> R[          2]: 8000201c
>>>> R[          3]: 00000009
>>>> R[          4]: 00000000
>>>> R[          5]: 8000018c
>>>> R[          6]: 00000000
>>>> R[          7]: 0aa00aa0
>>>> R[          8]: 00000000
>>>> R[          9]: 00000000
>>>> R[         10]: 80000000
>>>> R[         11]: 00000000
>>>> R[         12]: 00000000
>>>> R[         13]: 00000000
>>>> R[         14]: 0aa00aa0
>>>> R[         15]: 8000033c
>>>> R[         16]: 00000000
>>>> R[         17]: 00000000
>>>> R[         18]: 00000000
>>>> R[         19]: 00000000
>>>> R[         20]: 00000000
>>>> R[         21]: 00000000
>>>> R[         22]: 00000000
>>>> R[         23]: 00000000
>>>> R[         24]: 00000000
>>>> R[         25]: 00000000
>>>> R[         26]: 00000000
>>>> R[         27]: 00000000
>>>> R[         28]: 00000000
>>>> R[         29]: 00000000
>>>> R[         30]: 00000000
>>>> R[         31]: 00000000
[SIM DATA MEM BEGIN]
[SDM] addr_in=8000201c, _addr_in=0000001c, write_addr=001c, read_addr=001c, data_out=a00aa00a
[SDM] wr_en=0, fn3=2, write_data=00000000, read_data=a00aa00a
[SDM] Spesifix data location 0x0024 00, 00, 00, 00
[SIM DATA MEM END]
[SIM DATA MEM BEGIN]
[SDM] addr_in=80000340, _addr_in=ffffe340, write_addr=0340, read_addr=0340, data_out=0000000a
[SDM] wr_en=0, fn3=0, write_data=00000000, read_data=a00aa00a
[SDM] Spesifix data location 0x0024 00, 00, 00, 00
[SIM DATA MEM END]
-----------------------------
Read data: 0080006f
>> PC: 80000338
>> Instruction: 0080006f
>> Branch taken: 1
>> RF:
>>>> RF_rsel1: 00
>>>> RF_rdata1: 00000000
>>>> RF_rsel2: 00
>>>> RF_rdata2: 00000000
>>>> RF_wdata_sel:0
>>>> RF_wsel: 00
>>>>>> RF_wen: 1
>>>>>> RF_wdata: 8000033c
>> ALU:
>>>> ALU_OP1_SEL: 1
>>>> ALU_A: 80000338
>>>> ALU_OP2_SEL: 1
>>>> ALU_B: 00000008
>>>> ALU_OUT: 80000340
>> Imm: 00000008
>> DM:
>>>> DM_wen: 0
>>>> DM_OUT: 0000000a
>> Registers:
>>>> R[          0]: 00000000
>>>> R[          1]: a00aa00a
>>>> R[          2]: 8000201c
>>>> R[          3]: 00000009
>>>> R[          4]: 00000000
>>>> R[          5]: 8000018c
>>>> R[          6]: 00000000
>>>> R[          7]: 0aa00aa0
>>>> R[          8]: 00000000
>>>> R[          9]: 00000000
>>>> R[         10]: 80000000
>>>> R[         11]: 00000000
>>>> R[         12]: 00000000
>>>> R[         13]: 00000000
>>>> R[         14]: a00aa00a
>>>> R[         15]: 8000033c
>>>> R[         16]: 00000000
>>>> R[         17]: 00000000
>>>> R[         18]: 00000000
>>>> R[         19]: 00000000
>>>> R[         20]: 00000000
>>>> R[         21]: 00000000
>>>> R[         22]: 00000000
>>>> R[         23]: 00000000
>>>> R[         24]: 00000000
>>>> R[         25]: 00000000
>>>> R[         26]: 00000000
>>>> R[         27]: 00000000
>>>> R[         28]: 00000000
>>>> R[         29]: 00000000
>>>> R[         30]: 00000000
>>>> R[         31]: 00000000
[SIM DATA MEM BEGIN]
[SDM] addr_in=80000348, _addr_in=ffffe348, write_addr=0348, read_addr=0348, data_out=0000000a
[SDM] wr_en=0, fn3=0, write_data=00000000, read_data=a00aa00a
[SDM] Spesifix data location 0x0024 00, 00, 00, 00
[SIM DATA MEM END]
[SIM DATA MEM BEGIN]
[SDM] addr_in=a00aa000, _addr_in=200a8000, write_addr=0000, read_addr=0000, data_out=00000000
[SDM] wr_en=0, fn3=2, write_data=00000000, read_data=00000000
[SDM] Spesifix data location 0x0024 00, 00, 00, 00
[SIM DATA MEM END]
-----------------------------
Read data: a00aa3b7
>> PC: 80000340
>> Instruction: a00aa3b7
>> Branch taken: 1
>> RF:
>>>> RF_rsel1: 00
>>>> RF_rdata1: 00000000
>>>> RF_rsel2: 00
>>>> RF_rdata2: 00000000
>>>> RF_wdata_sel:1
>>>> RF_wsel: 07
>>>>>> RF_wen: 1
>>>>>> RF_wdata: a00aa000
>> ALU:
>>>> ALU_OP1_SEL: 0
>>>> ALU_A: 00000000
>>>> ALU_OP2_SEL: 1
>>>> ALU_B: a00aa000
>>>> ALU_OUT: a00aa000
>> Imm: a00aa000
>> DM:
>>>> DM_wen: 0
>>>> DM_OUT: 00000000
>> Registers:
>>>> R[          0]: 00000000
>>>> R[          1]: a00aa00a
>>>> R[          2]: 8000201c
>>>> R[          3]: 00000009
>>>> R[          4]: 00000000
>>>> R[          5]: 8000018c
>>>> R[          6]: 00000000
>>>> R[          7]: 0aa00aa0
>>>> R[          8]: 00000000
>>>> R[          9]: 00000000
>>>> R[         10]: 80000000
>>>> R[         11]: 00000000
>>>> R[         12]: 00000000
>>>> R[         13]: 00000000
>>>> R[         14]: a00aa00a
>>>> R[         15]: 8000033c
>>>> R[         16]: 00000000
>>>> R[         17]: 00000000
>>>> R[         18]: 00000000
>>>> R[         19]: 00000000
>>>> R[         20]: 00000000
>>>> R[         21]: 00000000
>>>> R[         22]: 00000000
>>>> R[         23]: 00000000
>>>> R[         24]: 00000000
>>>> R[         25]: 00000000
>>>> R[         26]: 00000000
>>>> R[         27]: 00000000
>>>> R[         28]: 00000000
>>>> R[         29]: 00000000
>>>> R[         30]: 00000000
>>>> R[         31]: 00000000
[SIM DATA MEM BEGIN]
[SDM] addr_in=a00aa000, _addr_in=200a8000, write_addr=0000, read_addr=0000, data_out=00000000
[SDM] wr_en=0, fn3=2, write_data=00000000, read_data=00000000
[SDM] Spesifix data location 0x0024 00, 00, 00, 00
[SIM DATA MEM END]
[SIM DATA MEM BEGIN]
[SDM] addr_in=a00aa00a, _addr_in=200a800a, write_addr=000a, read_addr=000a, data_out=ffffffaa
[SDM] wr_en=0, fn3=0, write_data=00000000, read_data=00aa00aa
[SDM] Spesifix data location 0x0024 00, 00, 00, 00
[SIM DATA MEM END]
-----------------------------
Read data: 00a38393
>> PC: 80000344
>> Instruction: 00a38393
>> Branch taken: 0
>> RF:
>>>> RF_rsel1: 07
>>>> RF_rdata1: a00aa000
>>>> RF_rsel2: 00
>>>> RF_rdata2: 00000000
>>>> RF_wdata_sel:1
>>>> RF_wsel: 07
>>>>>> RF_wen: 1
>>>>>> RF_wdata: a00aa00a
>> ALU:
>>>> ALU_OP1_SEL: 0
>>>> ALU_A: a00aa000
>>>> ALU_OP2_SEL: 1
>>>> ALU_B: 0000000a
>>>> ALU_OUT: a00aa00a
>> Imm: 0000000a
>> DM:
>>>> DM_wen: 0
>>>> DM_OUT: ffffffaa
>> Registers:
>>>> R[          0]: 00000000
>>>> R[          1]: a00aa00a
>>>> R[          2]: 8000201c
>>>> R[          3]: 00000009
>>>> R[          4]: 00000000
>>>> R[          5]: 8000018c
>>>> R[          6]: 00000000
>>>> R[          7]: a00aa000
>>>> R[          8]: 00000000
>>>> R[          9]: 00000000
>>>> R[         10]: 80000000
>>>> R[         11]: 00000000
>>>> R[         12]: 00000000
>>>> R[         13]: 00000000
>>>> R[         14]: a00aa00a
>>>> R[         15]: 8000033c
>>>> R[         16]: 00000000
>>>> R[         17]: 00000000
>>>> R[         18]: 00000000
>>>> R[         19]: 00000000
>>>> R[         20]: 00000000
>>>> R[         21]: 00000000
>>>> R[         22]: 00000000
>>>> R[         23]: 00000000
>>>> R[         24]: 00000000
>>>> R[         25]: 00000000
>>>> R[         26]: 00000000
>>>> R[         27]: 00000000
>>>> R[         28]: 00000000
>>>> R[         29]: 00000000
>>>> R[         30]: 00000000
>>>> R[         31]: 00000000
[SIM DATA MEM BEGIN]
[SDM] addr_in=a00aa014, _addr_in=200a8014, write_addr=0014, read_addr=0014, data_out=ffffffaa
[SDM] wr_en=0, fn3=0, write_data=00000000, read_data=00aa00aa
[SDM] Spesifix data location 0x0024 00, 00, 00, 00
[SIM DATA MEM END]
[SIM DATA MEM BEGIN]
[SDM] addr_in=80000690, _addr_in=ffffe690, write_addr=0690, read_addr=0690, data_out=ffffaa00
[SDM] wr_en=0, fn3=1, write_data=a00aa00a, read_data=aa00aa00
[SDM] Spesifix data location 0x0024 00, 00, 00, 00
[SIM DATA MEM END]
-----------------------------
Read data: 34771463
>> PC: 80000348
>> Instruction: 34771463
>> Branch taken: 0
>> RF:
>>>> RF_rsel1: 0e
>>>> RF_rdata1: a00aa00a
>>>> RF_rsel2: 07
>>>> RF_rdata2: a00aa00a
>>>> RF_wdata_sel:1
>>>> RF_wsel: 08
>> ALU:
>>>> ALU_OP1_SEL: 1
>>>> ALU_A: 80000348
>>>> ALU_OP2_SEL: 1
>>>> ALU_B: 00000348
>>>> ALU_OUT: 80000690
>> Imm: 00000348
>> DM:
>>>> DM_wen: 0
>>>> DM_OUT: ffffaa00
>> Registers:
>>>> R[          0]: 00000000
>>>> R[          1]: a00aa00a
>>>> R[          2]: 8000201c
>>>> R[          3]: 00000009
>>>> R[          4]: 00000000
>>>> R[          5]: 8000018c
>>>> R[          6]: 00000000
>>>> R[          7]: a00aa00a
>>>> R[          8]: 00000000
>>>> R[          9]: 00000000
>>>> R[         10]: 80000000
>>>> R[         11]: 00000000
>>>> R[         12]: 00000000
>>>> R[         13]: 00000000
>>>> R[         14]: a00aa00a
>>>> R[         15]: 8000033c
>>>> R[         16]: 00000000
>>>> R[         17]: 00000000
>>>> R[         18]: 00000000
>>>> R[         19]: 00000000
>>>> R[         20]: 00000000
>>>> R[         21]: 00000000
>>>> R[         22]: 00000000
>>>> R[         23]: 00000000
>>>> R[         24]: 00000000
>>>> R[         25]: 00000000
>>>> R[         26]: 00000000
>>>> R[         27]: 00000000
>>>> R[         28]: 00000000
>>>> R[         29]: 00000000
>>>> R[         30]: 00000000
>>>> R[         31]: 00000000
[SIM DATA MEM BEGIN]
[SDM] addr_in=80000694, _addr_in=ffffe694, write_addr=0694, read_addr=0694, data_out=ffffaa00
[SDM] wr_en=0, fn3=1, write_data=a00aa00a, read_data=aa00aa00
[SDM] Spesifix data location 0x0024 00, 00, 00, 00
[SIM DATA MEM END]
[SIM DATA MEM BEGIN]
[SDM] addr_in=0000000a, _addr_in=7fffe00a, write_addr=000a, read_addr=000a, data_out=00000000
[SDM] wr_en=0, fn3=0, write_data=00000000, read_data=00000000
[SDM] Spesifix data location 0x0024 00, 00, 00, 00
[SIM DATA MEM END]
-----------------------------
Read data: 00a00193
>> PC: 8000034c
>> Instruction: 00a00193
>> Branch taken: 1
>> RF:
>>>> RF_rsel1: 00
>>>> RF_rdata1: 00000000
>>>> RF_rsel2: 00
>>>> RF_rdata2: 00000000
>>>> RF_wdata_sel:1
>>>> RF_wsel: 03
>>>>>> RF_wen: 1
>>>>>> RF_wdata: 0000000a
>> ALU:
>>>> ALU_OP1_SEL: 0
>>>> ALU_A: 00000000
>>>> ALU_OP2_SEL: 1
>>>> ALU_B: 0000000a
>>>> ALU_OUT: 0000000a
>> Imm: 0000000a
>> DM:
>>>> DM_wen: 0
>>>> DM_OUT: 00000000
>> Registers:
>>>> R[          0]: 00000000
>>>> R[          1]: a00aa00a
>>>> R[          2]: 8000201c
>>>> R[          3]: 00000009
>>>> R[          4]: 00000000
>>>> R[          5]: 8000018c
>>>> R[          6]: 00000000
>>>> R[          7]: a00aa00a
>>>> R[          8]: 00000000
>>>> R[          9]: 00000000
>>>> R[         10]: 80000000
>>>> R[         11]: 00000000
>>>> R[         12]: 00000000
>>>> R[         13]: 00000000
>>>> R[         14]: a00aa00a
>>>> R[         15]: 8000033c
>>>> R[         16]: 00000000
>>>> R[         17]: 00000000
>>>> R[         18]: 00000000
>>>> R[         19]: 00000000
>>>> R[         20]: 00000000
>>>> R[         21]: 00000000
>>>> R[         22]: 00000000
>>>> R[         23]: 00000000
>>>> R[         24]: 00000000
>>>> R[         25]: 00000000
>>>> R[         26]: 00000000
>>>> R[         27]: 00000000
>>>> R[         28]: 00000000
>>>> R[         29]: 00000000
>>>> R[         30]: 00000000
>>>> R[         31]: 00000000
[SIM DATA MEM BEGIN]
[SDM] addr_in=0000000a, _addr_in=7fffe00a, write_addr=000a, read_addr=000a, data_out=00000000
[SDM] wr_en=0, fn3=0, write_data=00000000, read_data=00000000
[SDM] Spesifix data location 0x0024 00, 00, 00, 00
[SIM DATA MEM END]
[SIM DATA MEM BEGIN]
[SDM] addr_in=80002350, _addr_in=00000350, write_addr=0350, read_addr=0350, data_out=00000000
[SDM] wr_en=0, fn3=2, write_data=00000000, read_data=00000000
[SDM] Spesifix data location 0x0024 00, 00, 00, 00
[SIM DATA MEM END]
-----------------------------
Read data: 00002097
>> PC: 80000350
>> Instruction: 00002097
>> Branch taken: 1
>> RF:
>>>> RF_rsel1: 00
>>>> RF_rdata1: 00000000
>>>> RF_rsel2: 00
>>>> RF_rdata2: 00000000
>>>> RF_wdata_sel:1
>>>> RF_wsel: 01
>>>>>> RF_wen: 1
>>>>>> RF_wdata: 80002350
>> ALU:
>>>> ALU_OP1_SEL: 1
>>>> ALU_A: 80000350
>>>> ALU_OP2_SEL: 1
>>>> ALU_B: 00002000
>>>> ALU_OUT: 80002350
>> Imm: 00002000
>> DM:
>>>> DM_wen: 0
>>>> DM_OUT: 00000000
>> Registers:
>>>> R[          0]: 00000000
>>>> R[          1]: a00aa00a
>>>> R[          2]: 8000201c
>>>> R[          3]: 0000000a
>>>> R[          4]: 00000000
>>>> R[          5]: 8000018c
>>>> R[          6]: 00000000
>>>> R[          7]: a00aa00a
>>>> R[          8]: 00000000
>>>> R[          9]: 00000000
>>>> R[         10]: 80000000
>>>> R[         11]: 00000000
>>>> R[         12]: 00000000
>>>> R[         13]: 00000000
>>>> R[         14]: a00aa00a
>>>> R[         15]: 8000033c
>>>> R[         16]: 00000000
>>>> R[         17]: 00000000
>>>> R[         18]: 00000000
>>>> R[         19]: 00000000
>>>> R[         20]: 00000000
>>>> R[         21]: 00000000
>>>> R[         22]: 00000000
>>>> R[         23]: 00000000
>>>> R[         24]: 00000000
>>>> R[         25]: 00000000
>>>> R[         26]: 00000000
>>>> R[         27]: 00000000
>>>> R[         28]: 00000000
>>>> R[         29]: 00000000
>>>> R[         30]: 00000000
>>>> R[         31]: 00000000
[SIM DATA MEM BEGIN]
[SDM] addr_in=80002354, _addr_in=00000354, write_addr=0354, read_addr=0354, data_out=00000000
[SDM] wr_en=0, fn3=2, write_data=00000000, read_data=00000000
[SDM] Spesifix data location 0x0024 00, 00, 00, 00
[SIM DATA MEM END]
[SIM DATA MEM BEGIN]
[SDM] addr_in=80002020, _addr_in=00000020, write_addr=0020, read_addr=0020, data_out=00000000
[SDM] wr_en=0, fn3=0, write_data=00000000, read_data=00000000
[SDM] Spesifix data location 0x0024 00, 00, 00, 00
[SIM DATA MEM END]
-----------------------------
Read data: cd008093
>> PC: 80000354
>> Instruction: cd008093
>> Branch taken: 0
>> RF:
>>>> RF_rsel1: 01
>>>> RF_rdata1: 80002350
>>>> RF_rsel2: 00
>>>> RF_rdata2: 00000000
>>>> RF_wdata_sel:1
>>>> RF_wsel: 01
>>>>>> RF_wen: 1
>>>>>> RF_wdata: 80002020
>> ALU:
>>>> ALU_OP1_SEL: 0
>>>> ALU_A: 80002350
>>>> ALU_OP2_SEL: 1
>>>> ALU_B: fffffcd0
>>>> ALU_OUT: 80002020
>> Imm: fffffcd0
>> DM:
>>>> DM_wen: 0
>>>> DM_OUT: 00000000
>> Registers:
>>>> R[          0]: 00000000
>>>> R[          1]: 80002350
>>>> R[          2]: 8000201c
>>>> R[          3]: 0000000a
>>>> R[          4]: 00000000
>>>> R[          5]: 8000018c
>>>> R[          6]: 00000000
>>>> R[          7]: a00aa00a
>>>> R[          8]: 00000000
>>>> R[          9]: 00000000
>>>> R[         10]: 80000000
>>>> R[         11]: 00000000
>>>> R[         12]: 00000000
>>>> R[         13]: 00000000
>>>> R[         14]: a00aa00a
>>>> R[         15]: 8000033c
>>>> R[         16]: 00000000
>>>> R[         17]: 00000000
>>>> R[         18]: 00000000
>>>> R[         19]: 00000000
>>>> R[         20]: 00000000
>>>> R[         21]: 00000000
>>>> R[         22]: 00000000
>>>> R[         23]: 00000000
>>>> R[         24]: 00000000
>>>> R[         25]: 00000000
>>>> R[         26]: 00000000
>>>> R[         27]: 00000000
>>>> R[         28]: 00000000
>>>> R[         29]: 00000000
>>>> R[         30]: 00000000
>>>> R[         31]: 00000000
[SIM DATA MEM BEGIN]
[SDM] addr_in=80001cf0, _addr_in=fffffcf0, write_addr=0cf0, read_addr=0cf0, data_out=00000000
[SDM] wr_en=0, fn3=0, write_data=00000000, read_data=00000000
[SDM] Spesifix data location 0x0024 00, 00, 00, 00
[SIM DATA MEM END]
[SIM DATA MEM BEGIN]
[SDM] addr_in=12345000, _addr_in=92343000, write_addr=0000, read_addr=0000, data_out=00000000
[SDM] wr_en=0, fn3=5, write_data=00000000, read_data=00000000
[SDM] Spesifix data location 0x0024 00, 00, 00, 00
[SIM DATA MEM END]
-----------------------------
Read data: 12345137
>> PC: 80000358
>> Instruction: 12345137
>> Branch taken: 1
>> RF:
>>>> RF_rsel1: 00
>>>> RF_rdata1: 00000000
>>>> RF_rsel2: 00
>>>> RF_rdata2: 00000000
>>>> RF_wdata_sel:1
>>>> RF_wsel: 02
>>>>>> RF_wen: 1
>>>>>> RF_wdata: 12345000
>> ALU:
>>>> ALU_OP1_SEL: 0
>>>> ALU_A: 00000000
>>>> ALU_OP2_SEL: 1
>>>> ALU_B: 12345000
>>>> ALU_OUT: 12345000
>> Imm: 12345000
>> DM:
>>>> DM_wen: 0
>>>> DM_OUT: 00000000
>> Registers:
>>>> R[          0]: 00000000
>>>> R[          1]: 80002020
>>>> R[          2]: 8000201c
>>>> R[          3]: 0000000a
>>>> R[          4]: 00000000
>>>> R[          5]: 8000018c
>>>> R[          6]: 00000000
>>>> R[          7]: a00aa00a
>>>> R[          8]: 00000000
>>>> R[          9]: 00000000
>>>> R[         10]: 80000000
>>>> R[         11]: 00000000
>>>> R[         12]: 00000000
>>>> R[         13]: 00000000
>>>> R[         14]: a00aa00a
>>>> R[         15]: 8000033c
>>>> R[         16]: 00000000
>>>> R[         17]: 00000000
>>>> R[         18]: 00000000
>>>> R[         19]: 00000000
>>>> R[         20]: 00000000
>>>> R[         21]: 00000000
>>>> R[         22]: 00000000
>>>> R[         23]: 00000000
>>>> R[         24]: 00000000
>>>> R[         25]: 00000000
>>>> R[         26]: 00000000
>>>> R[         27]: 00000000
>>>> R[         28]: 00000000
>>>> R[         29]: 00000000
>>>> R[         30]: 00000000
>>>> R[         31]: 00000000
[SIM DATA MEM BEGIN]
[SDM] addr_in=12345000, _addr_in=92343000, write_addr=0000, read_addr=0000, data_out=00000000
[SDM] wr_en=0, fn3=5, write_data=00000000, read_data=00000000
[SDM] Spesifix data location 0x0024 00, 00, 00, 00
[SIM DATA MEM END]
[SIM DATA MEM BEGIN]
[SDM] addr_in=12345678, _addr_in=92343678, write_addr=0678, read_addr=0678, data_out=ffffffaa
[SDM] wr_en=0, fn3=0, write_data=00000000, read_data=00aa00aa
[SDM] Spesifix data location 0x0024 00, 00, 00, 00
[SIM DATA MEM END]
-----------------------------
Read data: 67810113
>> PC: 8000035c
>> Instruction: 67810113
>> Branch taken: 0
>> RF:
>>>> RF_rsel1: 02
>>>> RF_rdata1: 12345000
>>>> RF_rsel2: 00
>>>> RF_rdata2: 00000000
>>>> RF_wdata_sel:1
>>>> RF_wsel: 02
>>>>>> RF_wen: 1
>>>>>> RF_wdata: 12345678
>> ALU:
>>>> ALU_OP1_SEL: 0
>>>> ALU_A: 12345000
>>>> ALU_OP2_SEL: 1
>>>> ALU_B: 00000678
>>>> ALU_OUT: 12345678
>> Imm: 00000678
>> DM:
>>>> DM_wen: 0
>>>> DM_OUT: ffffffaa
>> Registers:
>>>> R[          0]: 00000000
>>>> R[          1]: 80002020
>>>> R[          2]: 12345000
>>>> R[          3]: 0000000a
>>>> R[          4]: 00000000
>>>> R[          5]: 8000018c
>>>> R[          6]: 00000000
>>>> R[          7]: a00aa00a
>>>> R[          8]: 00000000
>>>> R[          9]: 00000000
>>>> R[         10]: 80000000
>>>> R[         11]: 00000000
>>>> R[         12]: 00000000
>>>> R[         13]: 00000000
>>>> R[         14]: a00aa00a
>>>> R[         15]: 8000033c
>>>> R[         16]: 00000000
>>>> R[         17]: 00000000
>>>> R[         18]: 00000000
>>>> R[         19]: 00000000
>>>> R[         20]: 00000000
>>>> R[         21]: 00000000
>>>> R[         22]: 00000000
>>>> R[         23]: 00000000
>>>> R[         24]: 00000000
>>>> R[         25]: 00000000
>>>> R[         26]: 00000000
>>>> R[         27]: 00000000
>>>> R[         28]: 00000000
>>>> R[         29]: 00000000
>>>> R[         30]: 00000000
>>>> R[         31]: 00000000
[SIM DATA MEM BEGIN]
[SDM] addr_in=12345cf0, _addr_in=92343cf0, write_addr=0cf0, read_addr=0cf0, data_out=ffffffaa
[SDM] wr_en=0, fn3=0, write_data=00000000, read_data=00aa00aa
[SDM] Spesifix data location 0x0024 00, 00, 00, 00
[SIM DATA MEM END]
[SIM DATA MEM BEGIN]
[SDM] addr_in=80002000, _addr_in=00000000, write_addr=0000, read_addr=0000, data_out=00000000
[SDM] wr_en=0, fn3=0, write_data=00000000, read_data=00000000
[SDM] Spesifix data location 0x0024 00, 00, 00, 00
[SIM DATA MEM END]
-----------------------------
Read data: fe008213
>> PC: 80000360
>> Instruction: fe008213
>> Branch taken: 0
>> RF:
>>>> RF_rsel1: 01
>>>> RF_rdata1: 80002020
>>>> RF_rsel2: 00
>>>> RF_rdata2: 00000000
>>>> RF_wdata_sel:1
>>>> RF_wsel: 04
>>>>>> RF_wen: 1
>>>>>> RF_wdata: 80002000
>> ALU:
>>>> ALU_OP1_SEL: 0
>>>> ALU_A: 80002020
>>>> ALU_OP2_SEL: 1
>>>> ALU_B: ffffffe0
>>>> ALU_OUT: 80002000
>> Imm: ffffffe0
>> DM:
>>>> DM_wen: 0
>>>> DM_OUT: 00000000
>> Registers:
>>>> R[          0]: 00000000
>>>> R[          1]: 80002020
>>>> R[          2]: 12345678
>>>> R[          3]: 0000000a
>>>> R[          4]: 00000000
>>>> R[          5]: 8000018c
>>>> R[          6]: 00000000
>>>> R[          7]: a00aa00a
>>>> R[          8]: 00000000
>>>> R[          9]: 00000000
>>>> R[         10]: 80000000
>>>> R[         11]: 00000000
>>>> R[         12]: 00000000
>>>> R[         13]: 00000000
>>>> R[         14]: a00aa00a
>>>> R[         15]: 8000033c
>>>> R[         16]: 00000000
>>>> R[         17]: 00000000
>>>> R[         18]: 00000000
>>>> R[         19]: 00000000
>>>> R[         20]: 00000000
>>>> R[         21]: 00000000
>>>> R[         22]: 00000000
>>>> R[         23]: 00000000
>>>> R[         24]: 00000000
>>>> R[         25]: 00000000
>>>> R[         26]: 00000000
>>>> R[         27]: 00000000
>>>> R[         28]: 00000000
>>>> R[         29]: 00000000
>>>> R[         30]: 00000000
>>>> R[         31]: 00000000
[SIM DATA MEM BEGIN]
[SDM] addr_in=80002000, _addr_in=00000000, write_addr=0000, read_addr=0000, data_out=00000000
[SDM] wr_en=0, fn3=0, write_data=00000000, read_data=00000000
[SDM] Spesifix data location 0x0024 00, 00, 00, 00
[SIM DATA MEM END]
[SIM DATA MEM BEGIN]
[SDM] addr_in=80002020, _addr_in=00000020, write_addr=0020, read_addr=0020, data_out=00aa00aa
[SDM] wr_en=1, fn3=2, write_data=12345678, read_data=00aa00aa
[SDM] Spesifix data location 0x0024 00, 00, 00, 00
[SIM DATA MEM END]
-----------------------------
Read data: 02222023
>> PC: 80000364
>> Instruction: 02222023
>> Branch taken: 0
>> RF:
>>>> RF_rsel1: 04
>>>> RF_rdata1: 80002000
>>>> RF_rsel2: 02
>>>> RF_rdata2: 12345678
>>>> RF_wdata_sel:2
>>>> RF_wsel: 00
>> ALU:
>>>> ALU_OP1_SEL: 0
>>>> ALU_A: 80002000
>>>> ALU_OP2_SEL: 1
>>>> ALU_B: 00000020
>>>> ALU_OUT: 80002020
>> Imm: 00000020
>> DM:
>>>> DM_wen: 1
>>>>>> DM_ADDR: 80002020
>>>>>> DM_IN: 12345678
>>>> DM_OUT: 00aa00aa
>> Registers:
>>>> R[          0]: 00000000
>>>> R[          1]: 80002020
>>>> R[          2]: 12345678
>>>> R[          3]: 0000000a
>>>> R[          4]: 80002000
>>>> R[          5]: 8000018c
>>>> R[          6]: 00000000
>>>> R[          7]: a00aa00a
>>>> R[          8]: 00000000
>>>> R[          9]: 00000000
>>>> R[         10]: 80000000
>>>> R[         11]: 00000000
>>>> R[         12]: 00000000
>>>> R[         13]: 00000000
>>>> R[         14]: a00aa00a
>>>> R[         15]: 8000033c
>>>> R[         16]: 00000000
>>>> R[         17]: 00000000
>>>> R[         18]: 00000000
>>>> R[         19]: 00000000
>>>> R[         20]: 00000000
>>>> R[         21]: 00000000
>>>> R[         22]: 00000000
>>>> R[         23]: 00000000
>>>> R[         24]: 00000000
>>>> R[         25]: 00000000
>>>> R[         26]: 00000000
>>>> R[         27]: 00000000
>>>> R[         28]: 00000000
>>>> R[         29]: 00000000
>>>> R[         30]: 00000000
>>>> R[         31]: 00000000
[SIM DATA MEM BEGIN]
[SDM] addr_in=80002020, _addr_in=00000020, write_addr=0020, read_addr=0020, data_out=00aa00aa
[SDM] wr_en=1, fn3=2, write_data=12345678, read_data=00aa00aa
[SDM] Spesifix data location 0x0024 00, 00, 00, 00
[SIM DATA MEM END]
[SIM DATA MEM BEGIN]
[SDM] addr_in=80002020, _addr_in=00000020, write_addr=0020, read_addr=0020, data_out=12345678
[SDM] wr_en=0, fn3=2, write_data=00000000, read_data=12345678
[SDM] Spesifix data location 0x0024 00, 00, 00, 00
[SIM DATA MEM END]
-----------------------------
Read data: 0000a283
>> PC: 80000368
>> Instruction: 0000a283
>> Branch taken: 0
>> RF:
>>>> RF_rsel1: 01
>>>> RF_rdata1: 80002020
>>>> RF_rsel2: 00
>>>> RF_rdata2: 00000000
>>>> RF_wdata_sel:2
>>>> RF_wsel: 05
>>>>>> RF_wen: 1
>>>>>> RF_wdata: 12345678
>> ALU:
>>>> ALU_OP1_SEL: 0
>>>> ALU_A: 80002020
>>>> ALU_OP2_SEL: 1
>>>> ALU_B: 00000000
>>>> ALU_OUT: 80002020
>> Imm: 00000000
>> DM:
>>>> DM_wen: 0
>>>> DM_OUT: 12345678
>> Registers:
>>>> R[          0]: 00000000
>>>> R[          1]: 80002020
>>>> R[          2]: 12345678
>>>> R[          3]: 0000000a
>>>> R[          4]: 80002000
>>>> R[          5]: 8000018c
>>>> R[          6]: 00000000
>>>> R[          7]: a00aa00a
>>>> R[          8]: 00000000
>>>> R[          9]: 00000000
>>>> R[         10]: 80000000
>>>> R[         11]: 00000000
>>>> R[         12]: 00000000
>>>> R[         13]: 00000000
>>>> R[         14]: a00aa00a
>>>> R[         15]: 8000033c
>>>> R[         16]: 00000000
>>>> R[         17]: 00000000
>>>> R[         18]: 00000000
>>>> R[         19]: 00000000
>>>> R[         20]: 00000000
>>>> R[         21]: 00000000
>>>> R[         22]: 00000000
>>>> R[         23]: 00000000
>>>> R[         24]: 00000000
>>>> R[         25]: 00000000
>>>> R[         26]: 00000000
>>>> R[         27]: 00000000
>>>> R[         28]: 00000000
>>>> R[         29]: 00000000
>>>> R[         30]: 00000000
>>>> R[         31]: 00000000
[SIM DATA MEM BEGIN]
[SDM] addr_in=80002020, _addr_in=00000020, write_addr=0020, read_addr=0020, data_out=12345678
[SDM] wr_en=0, fn3=2, write_data=00000000, read_data=12345678
[SDM] Spesifix data location 0x0024 00, 00, 00, 00
[SIM DATA MEM END]
[SIM DATA MEM BEGIN]
[SDM] addr_in=12345000, _addr_in=92343000, write_addr=0000, read_addr=0000, data_out=00005678
[SDM] wr_en=0, fn3=5, write_data=00000000, read_data=12345678
[SDM] Spesifix data location 0x0024 00, 00, 00, 00
[SIM DATA MEM END]
-----------------------------
Read data: 123453b7
>> PC: 8000036c
>> Instruction: 123453b7
>> Branch taken: 1
>> RF:
>>>> RF_rsel1: 00
>>>> RF_rdata1: 00000000
>>>> RF_rsel2: 00
>>>> RF_rdata2: 00000000
>>>> RF_wdata_sel:1
>>>> RF_wsel: 07
>>>>>> RF_wen: 1
>>>>>> RF_wdata: 12345000
>> ALU:
>>>> ALU_OP1_SEL: 0
>>>> ALU_A: 00000000
>>>> ALU_OP2_SEL: 1
>>>> ALU_B: 12345000
>>>> ALU_OUT: 12345000
>> Imm: 12345000
>> DM:
>>>> DM_wen: 0
>>>> DM_OUT: 00005678
>> Registers:
>>>> R[          0]: 00000000
>>>> R[          1]: 80002020
>>>> R[          2]: 12345678
>>>> R[          3]: 0000000a
>>>> R[          4]: 80002000
>>>> R[          5]: 12345678
>>>> R[          6]: 00000000
>>>> R[          7]: a00aa00a
>>>> R[          8]: 00000000
>>>> R[          9]: 00000000
>>>> R[         10]: 80000000
>>>> R[         11]: 00000000
>>>> R[         12]: 00000000
>>>> R[         13]: 00000000
>>>> R[         14]: a00aa00a
>>>> R[         15]: 8000033c
>>>> R[         16]: 00000000
>>>> R[         17]: 00000000
>>>> R[         18]: 00000000
>>>> R[         19]: 00000000
>>>> R[         20]: 00000000
>>>> R[         21]: 00000000
>>>> R[         22]: 00000000
>>>> R[         23]: 00000000
>>>> R[         24]: 00000000
>>>> R[         25]: 00000000
>>>> R[         26]: 00000000
>>>> R[         27]: 00000000
>>>> R[         28]: 00000000
>>>> R[         29]: 00000000
>>>> R[         30]: 00000000
>>>> R[         31]: 00000000
[SIM DATA MEM BEGIN]
[SDM] addr_in=12345000, _addr_in=92343000, write_addr=0000, read_addr=0000, data_out=00005678
[SDM] wr_en=0, fn3=5, write_data=00000000, read_data=12345678
[SDM] Spesifix data location 0x0024 00, 00, 00, 00
[SIM DATA MEM END]
[SIM DATA MEM BEGIN]
[SDM] addr_in=12345678, _addr_in=92343678, write_addr=0678, read_addr=0678, data_out=ffffffaa
[SDM] wr_en=0, fn3=0, write_data=00000000, read_data=00aa00aa
[SDM] Spesifix data location 0x0024 00, 00, 00, 00
[SIM DATA MEM END]
-----------------------------
Read data: 67838393
>> PC: 80000370
>> Instruction: 67838393
>> Branch taken: 0
>> RF:
>>>> RF_rsel1: 07
>>>> RF_rdata1: 12345000
>>>> RF_rsel2: 00
>>>> RF_rdata2: 00000000
>>>> RF_wdata_sel:1
>>>> RF_wsel: 07
>>>>>> RF_wen: 1
>>>>>> RF_wdata: 12345678
>> ALU:
>>>> ALU_OP1_SEL: 0
>>>> ALU_A: 12345000
>>>> ALU_OP2_SEL: 1
>>>> ALU_B: 00000678
>>>> ALU_OUT: 12345678
>> Imm: 00000678
>> DM:
>>>> DM_wen: 0
>>>> DM_OUT: ffffffaa
>> Registers:
>>>> R[          0]: 00000000
>>>> R[          1]: 80002020
>>>> R[          2]: 12345678
>>>> R[          3]: 0000000a
>>>> R[          4]: 80002000
>>>> R[          5]: 12345678
>>>> R[          6]: 00000000
>>>> R[          7]: 12345000
>>>> R[          8]: 00000000
>>>> R[          9]: 00000000
>>>> R[         10]: 80000000
>>>> R[         11]: 00000000
>>>> R[         12]: 00000000
>>>> R[         13]: 00000000
>>>> R[         14]: a00aa00a
>>>> R[         15]: 8000033c
>>>> R[         16]: 00000000
>>>> R[         17]: 00000000
>>>> R[         18]: 00000000
>>>> R[         19]: 00000000
>>>> R[         20]: 00000000
>>>> R[         21]: 00000000
>>>> R[         22]: 00000000
>>>> R[         23]: 00000000
>>>> R[         24]: 00000000
>>>> R[         25]: 00000000
>>>> R[         26]: 00000000
>>>> R[         27]: 00000000
>>>> R[         28]: 00000000
>>>> R[         29]: 00000000
>>>> R[         30]: 00000000
>>>> R[         31]: 00000000
[SIM DATA MEM BEGIN]
[SDM] addr_in=12345cf0, _addr_in=92343cf0, write_addr=0cf0, read_addr=0cf0, data_out=ffffffaa
[SDM] wr_en=0, fn3=0, write_data=00000000, read_data=00aa00aa
[SDM] Spesifix data location 0x0024 00, 00, 00, 00
[SIM DATA MEM END]
[SIM DATA MEM BEGIN]
[SDM] addr_in=80000690, _addr_in=ffffe690, write_addr=0690, read_addr=0690, data_out=00000000
[SDM] wr_en=0, fn3=1, write_data=12345678, read_data=00000000
[SDM] Spesifix data location 0x0024 00, 00, 00, 00
[SIM DATA MEM END]
-----------------------------
Read data: 30729e63
>> PC: 80000374
>> Instruction: 30729e63
>> Branch taken: 0
>> RF:
>>>> RF_rsel1: 05
>>>> RF_rdata1: 12345678
>>>> RF_rsel2: 07
>>>> RF_rdata2: 12345678
>>>> RF_wdata_sel:1
>>>> RF_wsel: 1c
>> ALU:
>>>> ALU_OP1_SEL: 1
>>>> ALU_A: 80000374
>>>> ALU_OP2_SEL: 1
>>>> ALU_B: 0000031c
>>>> ALU_OUT: 80000690
>> Imm: 0000031c
>> DM:
>>>> DM_wen: 0
>>>> DM_OUT: 00000000
>> Registers:
>>>> R[          0]: 00000000
>>>> R[          1]: 80002020
>>>> R[          2]: 12345678
>>>> R[          3]: 0000000a
>>>> R[          4]: 80002000
>>>> R[          5]: 12345678
>>>> R[          6]: 00000000
>>>> R[          7]: 12345678
>>>> R[          8]: 00000000
>>>> R[          9]: 00000000
>>>> R[         10]: 80000000
>>>> R[         11]: 00000000
>>>> R[         12]: 00000000
>>>> R[         13]: 00000000
>>>> R[         14]: a00aa00a
>>>> R[         15]: 8000033c
>>>> R[         16]: 00000000
>>>> R[         17]: 00000000
>>>> R[         18]: 00000000
>>>> R[         19]: 00000000
>>>> R[         20]: 00000000
>>>> R[         21]: 00000000
>>>> R[         22]: 00000000
>>>> R[         23]: 00000000
>>>> R[         24]: 00000000
>>>> R[         25]: 00000000
>>>> R[         26]: 00000000
>>>> R[         27]: 00000000
>>>> R[         28]: 00000000
>>>> R[         29]: 00000000
>>>> R[         30]: 00000000
>>>> R[         31]: 00000000
[SIM DATA MEM BEGIN]
[SDM] addr_in=80000694, _addr_in=ffffe694, write_addr=0694, read_addr=0694, data_out=00000000
[SDM] wr_en=0, fn3=1, write_data=12345678, read_data=00000000
[SDM] Spesifix data location 0x0024 00, 00, 00, 00
[SIM DATA MEM END]
[SIM DATA MEM BEGIN]
[SDM] addr_in=0000000b, _addr_in=7fffe00b, write_addr=000b, read_addr=000b, data_out=00000000
[SDM] wr_en=0, fn3=0, write_data=00000000, read_data=00000000
[SDM] Spesifix data location 0x0024 00, 00, 00, 00
[SIM DATA MEM END]
-----------------------------
Read data: 00b00193
>> PC: 80000378
>> Instruction: 00b00193
>> Branch taken: 1
>> RF:
>>>> RF_rsel1: 00
>>>> RF_rdata1: 00000000
>>>> RF_rsel2: 00
>>>> RF_rdata2: 00000000
>>>> RF_wdata_sel:1
>>>> RF_wsel: 03
>>>>>> RF_wen: 1
>>>>>> RF_wdata: 0000000b
>> ALU:
>>>> ALU_OP1_SEL: 0
>>>> ALU_A: 00000000
>>>> ALU_OP2_SEL: 1
>>>> ALU_B: 0000000b
>>>> ALU_OUT: 0000000b
>> Imm: 0000000b
>> DM:
>>>> DM_wen: 0
>>>> DM_OUT: 00000000
>> Registers:
>>>> R[          0]: 00000000
>>>> R[          1]: 80002020
>>>> R[          2]: 12345678
>>>> R[          3]: 0000000a
>>>> R[          4]: 80002000
>>>> R[          5]: 12345678
>>>> R[          6]: 00000000
>>>> R[          7]: 12345678
>>>> R[          8]: 00000000
>>>> R[          9]: 00000000
>>>> R[         10]: 80000000
>>>> R[         11]: 00000000
>>>> R[         12]: 00000000
>>>> R[         13]: 00000000
>>>> R[         14]: a00aa00a
>>>> R[         15]: 8000033c
>>>> R[         16]: 00000000
>>>> R[         17]: 00000000
>>>> R[         18]: 00000000
>>>> R[         19]: 00000000
>>>> R[         20]: 00000000
>>>> R[         21]: 00000000
>>>> R[         22]: 00000000
>>>> R[         23]: 00000000
>>>> R[         24]: 00000000
>>>> R[         25]: 00000000
>>>> R[         26]: 00000000
>>>> R[         27]: 00000000
>>>> R[         28]: 00000000
>>>> R[         29]: 00000000
>>>> R[         30]: 00000000
>>>> R[         31]: 00000000
[SIM DATA MEM BEGIN]
[SDM] addr_in=0000000b, _addr_in=7fffe00b, write_addr=000b, read_addr=000b, data_out=00000000
[SDM] wr_en=0, fn3=0, write_data=00000000, read_data=00000000
[SDM] Spesifix data location 0x0024 00, 00, 00, 00
[SIM DATA MEM END]
[SIM DATA MEM BEGIN]
[SDM] addr_in=8000237c, _addr_in=0000037c, write_addr=037c, read_addr=037c, data_out=00000000
[SDM] wr_en=0, fn3=2, write_data=00000000, read_data=00000000
[SDM] Spesifix data location 0x0024 00, 00, 00, 00
[SIM DATA MEM END]
-----------------------------
Read data: 00002097
>> PC: 8000037c
>> Instruction: 00002097
>> Branch taken: 1
>> RF:
>>>> RF_rsel1: 00
>>>> RF_rdata1: 00000000
>>>> RF_rsel2: 00
>>>> RF_rdata2: 00000000
>>>> RF_wdata_sel:1
>>>> RF_wsel: 01
>>>>>> RF_wen: 1
>>>>>> RF_wdata: 8000237c
>> ALU:
>>>> ALU_OP1_SEL: 1
>>>> ALU_A: 8000037c
>>>> ALU_OP2_SEL: 1
>>>> ALU_B: 00002000
>>>> ALU_OUT: 8000237c
>> Imm: 00002000
>> DM:
>>>> DM_wen: 0
>>>> DM_OUT: 00000000
>> Registers:
>>>> R[          0]: 00000000
>>>> R[          1]: 80002020
>>>> R[          2]: 12345678
>>>> R[          3]: 0000000b
>>>> R[          4]: 80002000
>>>> R[          5]: 12345678
>>>> R[          6]: 00000000
>>>> R[          7]: 12345678
>>>> R[          8]: 00000000
>>>> R[          9]: 00000000
>>>> R[         10]: 80000000
>>>> R[         11]: 00000000
>>>> R[         12]: 00000000
>>>> R[         13]: 00000000
>>>> R[         14]: a00aa00a
>>>> R[         15]: 8000033c
>>>> R[         16]: 00000000
>>>> R[         17]: 00000000
>>>> R[         18]: 00000000
>>>> R[         19]: 00000000
>>>> R[         20]: 00000000
>>>> R[         21]: 00000000
>>>> R[         22]: 00000000
>>>> R[         23]: 00000000
>>>> R[         24]: 00000000
>>>> R[         25]: 00000000
>>>> R[         26]: 00000000
>>>> R[         27]: 00000000
>>>> R[         28]: 00000000
>>>> R[         29]: 00000000
>>>> R[         30]: 00000000
>>>> R[         31]: 00000000
[SIM DATA MEM BEGIN]
[SDM] addr_in=80002380, _addr_in=00000380, write_addr=0380, read_addr=0380, data_out=00000000
[SDM] wr_en=0, fn3=2, write_data=00000000, read_data=00000000
[SDM] Spesifix data location 0x0024 00, 00, 00, 00
[SIM DATA MEM END]
[SIM DATA MEM BEGIN]
[SDM] addr_in=80002020, _addr_in=00000020, write_addr=0020, read_addr=0020, data_out=00000000
[SDM] wr_en=0, fn3=0, write_data=00000000, read_data=00000000
[SDM] Spesifix data location 0x0024 00, 00, 00, 00
[SIM DATA MEM END]
-----------------------------
Read data: ca408093
>> PC: 80000380
>> Instruction: ca408093
>> Branch taken: 0
>> RF:
>>>> RF_rsel1: 01
>>>> RF_rdata1: 8000237c
>>>> RF_rsel2: 00
>>>> RF_rdata2: 00000000
>>>> RF_wdata_sel:1
>>>> RF_wsel: 01
>>>>>> RF_wen: 1
>>>>>> RF_wdata: 80002020
>> ALU:
>>>> ALU_OP1_SEL: 0
>>>> ALU_A: 8000237c
>>>> ALU_OP2_SEL: 1
>>>> ALU_B: fffffca4
>>>> ALU_OUT: 80002020
>> Imm: fffffca4
>> DM:
>>>> DM_wen: 0
>>>> DM_OUT: 00000000
>> Registers:
>>>> R[          0]: 00000000
>>>> R[          1]: 8000237c
>>>> R[          2]: 12345678
>>>> R[          3]: 0000000b
>>>> R[          4]: 80002000
>>>> R[          5]: 12345678
>>>> R[          6]: 00000000
>>>> R[          7]: 12345678
>>>> R[          8]: 00000000
>>>> R[          9]: 00000000
>>>> R[         10]: 80000000
>>>> R[         11]: 00000000
>>>> R[         12]: 00000000
>>>> R[         13]: 00000000
>>>> R[         14]: a00aa00a
>>>> R[         15]: 8000033c
>>>> R[         16]: 00000000
>>>> R[         17]: 00000000
>>>> R[         18]: 00000000
>>>> R[         19]: 00000000
>>>> R[         20]: 00000000
>>>> R[         21]: 00000000
>>>> R[         22]: 00000000
>>>> R[         23]: 00000000
>>>> R[         24]: 00000000
>>>> R[         25]: 00000000
>>>> R[         26]: 00000000
>>>> R[         27]: 00000000
>>>> R[         28]: 00000000
>>>> R[         29]: 00000000
>>>> R[         30]: 00000000
>>>> R[         31]: 00000000
[SIM DATA MEM BEGIN]
[SDM] addr_in=80001cc4, _addr_in=fffffcc4, write_addr=0cc4, read_addr=0cc4, data_out=00000000
[SDM] wr_en=0, fn3=0, write_data=00000000, read_data=00000000
[SDM] Spesifix data location 0x0024 00, 00, 00, 00
[SIM DATA MEM END]
[SIM DATA MEM BEGIN]
[SDM] addr_in=58213000, _addr_in=d8211000, write_addr=0000, read_addr=0000, data_out=abcdef12
[SDM] wr_en=0, fn3=3, write_data=00000000, read_data=00000000
[SDM] Spesifix data location 0x0024 00, 00, 00, 00
[SIM DATA MEM END]
-----------------------------
Read data: 58213137
>> PC: 80000384
>> Instruction: 58213137
>> Branch taken: 1
>> RF:
>>>> RF_rsel1: 00
>>>> RF_rdata1: 00000000
>>>> RF_rsel2: 00
>>>> RF_rdata2: 00000000
>>>> RF_wdata_sel:1
>>>> RF_wsel: 02
>>>>>> RF_wen: 1
>>>>>> RF_wdata: 58213000
>> ALU:
>>>> ALU_OP1_SEL: 0
>>>> ALU_A: 00000000
>>>> ALU_OP2_SEL: 1
>>>> ALU_B: 58213000
>>>> ALU_OUT: 58213000
>> Imm: 58213000
>> DM:
>>>> DM_wen: 0
>>>> DM_OUT: abcdef12
>> Registers:
>>>> R[          0]: 00000000
>>>> R[          1]: 80002020
>>>> R[          2]: 12345678
>>>> R[          3]: 0000000b
>>>> R[          4]: 80002000
>>>> R[          5]: 12345678
>>>> R[          6]: 00000000
>>>> R[          7]: 12345678
>>>> R[          8]: 00000000
>>>> R[          9]: 00000000
>>>> R[         10]: 80000000
>>>> R[         11]: 00000000
>>>> R[         12]: 00000000
>>>> R[         13]: 00000000
>>>> R[         14]: a00aa00a
>>>> R[         15]: 8000033c
>>>> R[         16]: 00000000
>>>> R[         17]: 00000000
>>>> R[         18]: 00000000
>>>> R[         19]: 00000000
>>>> R[         20]: 00000000
>>>> R[         21]: 00000000
>>>> R[         22]: 00000000
>>>> R[         23]: 00000000
>>>> R[         24]: 00000000
>>>> R[         25]: 00000000
>>>> R[         26]: 00000000
>>>> R[         27]: 00000000
>>>> R[         28]: 00000000
>>>> R[         29]: 00000000
>>>> R[         30]: 00000000
>>>> R[         31]: 00000000
[SIM DATA MEM BEGIN]
[SDM] addr_in=58213000, _addr_in=d8211000, write_addr=0000, read_addr=0000, data_out=abcdef12
[SDM] wr_en=0, fn3=3, write_data=00000000, read_data=00000000
[SDM] Spesifix data location 0x0024 00, 00, 00, 00
[SIM DATA MEM END]
[SIM DATA MEM BEGIN]
[SDM] addr_in=58213098, _addr_in=d8211098, write_addr=0098, read_addr=0098, data_out=ffffffaa
[SDM] wr_en=0, fn3=0, write_data=00000000, read_data=00aa00aa
[SDM] Spesifix data location 0x0024 00, 00, 00, 00
[SIM DATA MEM END]
-----------------------------
Read data: 09810113
>> PC: 80000388
>> Instruction: 09810113
>> Branch taken: 0
>> RF:
>>>> RF_rsel1: 02
>>>> RF_rdata1: 58213000
>>>> RF_rsel2: 00
>>>> RF_rdata2: 00000000
>>>> RF_wdata_sel:1
>>>> RF_wsel: 02
>>>>>> RF_wen: 1
>>>>>> RF_wdata: 58213098
>> ALU:
>>>> ALU_OP1_SEL: 0
>>>> ALU_A: 58213000
>>>> ALU_OP2_SEL: 1
>>>> ALU_B: 00000098
>>>> ALU_OUT: 58213098
>> Imm: 00000098
>> DM:
>>>> DM_wen: 0
>>>> DM_OUT: ffffffaa
>> Registers:
>>>> R[          0]: 00000000
>>>> R[          1]: 80002020
>>>> R[          2]: 58213000
>>>> R[          3]: 0000000b
>>>> R[          4]: 80002000
>>>> R[          5]: 12345678
>>>> R[          6]: 00000000
>>>> R[          7]: 12345678
>>>> R[          8]: 00000000
>>>> R[          9]: 00000000
>>>> R[         10]: 80000000
>>>> R[         11]: 00000000
>>>> R[         12]: 00000000
>>>> R[         13]: 00000000
>>>> R[         14]: a00aa00a
>>>> R[         15]: 8000033c
>>>> R[         16]: 00000000
>>>> R[         17]: 00000000
>>>> R[         18]: 00000000
>>>> R[         19]: 00000000
>>>> R[         20]: 00000000
>>>> R[         21]: 00000000
>>>> R[         22]: 00000000
>>>> R[         23]: 00000000
>>>> R[         24]: 00000000
>>>> R[         25]: 00000000
>>>> R[         26]: 00000000
>>>> R[         27]: 00000000
>>>> R[         28]: 00000000
>>>> R[         29]: 00000000
>>>> R[         30]: 00000000
>>>> R[         31]: 00000000
[SIM DATA MEM BEGIN]
[SDM] addr_in=58213130, _addr_in=d8211130, write_addr=0130, read_addr=0130, data_out=ffffffaa
[SDM] wr_en=0, fn3=0, write_data=00000000, read_data=00aa00aa
[SDM] Spesifix data location 0x0024 00, 00, 00, 00
[SIM DATA MEM END]
[SIM DATA MEM BEGIN]
[SDM] addr_in=8000201d, _addr_in=0000001d, write_addr=001d, read_addr=001d, data_out=00000000
[SDM] wr_en=0, fn3=0, write_data=00000000, read_data=00000000
[SDM] Spesifix data location 0x0024 00, 00, 00, 00
[SIM DATA MEM END]
-----------------------------
Read data: ffd08093
>> PC: 8000038c
>> Instruction: ffd08093
>> Branch taken: 0
>> RF:
>>>> RF_rsel1: 01
>>>> RF_rdata1: 80002020
>>>> RF_rsel2: 00
>>>> RF_rdata2: 00000000
>>>> RF_wdata_sel:1
>>>> RF_wsel: 01
>>>>>> RF_wen: 1
>>>>>> RF_wdata: 8000201d
>> ALU:
>>>> ALU_OP1_SEL: 0
>>>> ALU_A: 80002020
>>>> ALU_OP2_SEL: 1
>>>> ALU_B: fffffffd
>>>> ALU_OUT: 8000201d
>> Imm: fffffffd
>> DM:
>>>> DM_wen: 0
>>>> DM_OUT: 00000000
>> Registers:
>>>> R[          0]: 00000000
>>>> R[          1]: 80002020
>>>> R[          2]: 58213098
>>>> R[          3]: 0000000b
>>>> R[          4]: 80002000
>>>> R[          5]: 12345678
>>>> R[          6]: 00000000
>>>> R[          7]: 12345678
>>>> R[          8]: 00000000
>>>> R[          9]: 00000000
>>>> R[         10]: 80000000
>>>> R[         11]: 00000000
>>>> R[         12]: 00000000
>>>> R[         13]: 00000000
>>>> R[         14]: a00aa00a
>>>> R[         15]: 8000033c
>>>> R[         16]: 00000000
>>>> R[         17]: 00000000
>>>> R[         18]: 00000000
>>>> R[         19]: 00000000
>>>> R[         20]: 00000000
>>>> R[         21]: 00000000
>>>> R[         22]: 00000000
>>>> R[         23]: 00000000
>>>> R[         24]: 00000000
>>>> R[         25]: 00000000
>>>> R[         26]: 00000000
>>>> R[         27]: 00000000
>>>> R[         28]: 00000000
>>>> R[         29]: 00000000
>>>> R[         30]: 00000000
>>>> R[         31]: 00000000
[SIM DATA MEM BEGIN]
[SDM] addr_in=8000201a, _addr_in=0000001a, write_addr=001a, read_addr=001a, data_out=00000000
[SDM] wr_en=0, fn3=0, write_data=00000000, read_data=00000000
[SDM] Spesifix data location 0x0024 00, 00, 00, 00
[SIM DATA MEM END]
[SIM DATA MEM BEGIN]
[SDM] addr_in=80002024, _addr_in=00000024, write_addr=0024, read_addr=0024, data_out=00000000
[SDM] wr_en=1, fn3=2, write_data=58213098, read_data=00000000
[SDM] Spesifix data location 0x0024 00, 00, 00, 00
[SIM DATA MEM END]
-----------------------------
Read data: 0020a3a3
>> PC: 80000390
>> Instruction: 0020a3a3
>> Branch taken: 0
>> RF:
>>>> RF_rsel1: 01
>>>> RF_rdata1: 8000201d
>>>> RF_rsel2: 02
>>>> RF_rdata2: 58213098
>>>> RF_wdata_sel:2
>>>> RF_wsel: 07
>> ALU:
>>>> ALU_OP1_SEL: 0
>>>> ALU_A: 8000201d
>>>> ALU_OP2_SEL: 1
>>>> ALU_B: 00000007
>>>> ALU_OUT: 80002024
>> Imm: 00000007
>> DM:
>>>> DM_wen: 1
>>>>>> DM_ADDR: 80002024
>>>>>> DM_IN: 58213098
>>>> DM_OUT: 00000000
>> Registers:
>>>> R[          0]: 00000000
>>>> R[          1]: 8000201d
>>>> R[          2]: 58213098
>>>> R[          3]: 0000000b
>>>> R[          4]: 80002000
>>>> R[          5]: 12345678
>>>> R[          6]: 00000000
>>>> R[          7]: 12345678
>>>> R[          8]: 00000000
>>>> R[          9]: 00000000
>>>> R[         10]: 80000000
>>>> R[         11]: 00000000
>>>> R[         12]: 00000000
>>>> R[         13]: 00000000
>>>> R[         14]: a00aa00a
>>>> R[         15]: 8000033c
>>>> R[         16]: 00000000
>>>> R[         17]: 00000000
>>>> R[         18]: 00000000
>>>> R[         19]: 00000000
>>>> R[         20]: 00000000
>>>> R[         21]: 00000000
>>>> R[         22]: 00000000
>>>> R[         23]: 00000000
>>>> R[         24]: 00000000
>>>> R[         25]: 00000000
>>>> R[         26]: 00000000
>>>> R[         27]: 00000000
>>>> R[         28]: 00000000
>>>> R[         29]: 00000000
>>>> R[         30]: 00000000
>>>> R[         31]: 00000000
[SIM DATA MEM BEGIN]
[SDM] addr_in=80002024, _addr_in=00000024, write_addr=0024, read_addr=0024, data_out=00000000
[SDM] wr_en=1, fn3=2, write_data=58213098, read_data=00000000
[SDM] Spesifix data location 0x0024 98, 30, 21, 58
[SIM DATA MEM END]
[SIM DATA MEM BEGIN]
[SDM] addr_in=80002394, _addr_in=00000394, write_addr=0394, read_addr=0394, data_out=58213098
[SDM] wr_en=0, fn3=2, write_data=00000000, read_data=58213098
[SDM] Spesifix data location 0x0024 98, 30, 21, 58
[SIM DATA MEM END]
-----------------------------
Read data: 00002217
>> PC: 80000394
>> Instruction: 00002217
>> Branch taken: 1
>> RF:
>>>> RF_rsel1: 00
>>>> RF_rdata1: 00000000
>>>> RF_rsel2: 00
>>>> RF_rdata2: 00000000
>>>> RF_wdata_sel:1
>>>> RF_wsel: 04
>>>>>> RF_wen: 1
>>>>>> RF_wdata: 80002394
>> ALU:
>>>> ALU_OP1_SEL: 1
>>>> ALU_A: 80000394
>>>> ALU_OP2_SEL: 1
>>>> ALU_B: 00002000
>>>> ALU_OUT: 80002394
>> Imm: 00002000
>> DM:
>>>> DM_wen: 0
>>>> DM_OUT: 58213098
>> Registers:
>>>> R[          0]: 00000000
>>>> R[          1]: 8000201d
>>>> R[          2]: 58213098
>>>> R[          3]: 0000000b
>>>> R[          4]: 80002000
>>>> R[          5]: 12345678
>>>> R[          6]: 00000000
>>>> R[          7]: 12345678
>>>> R[          8]: 00000000
>>>> R[          9]: 00000000
>>>> R[         10]: 80000000
>>>> R[         11]: 00000000
>>>> R[         12]: 00000000
>>>> R[         13]: 00000000
>>>> R[         14]: a00aa00a
>>>> R[         15]: 8000033c
>>>> R[         16]: 00000000
>>>> R[         17]: 00000000
>>>> R[         18]: 00000000
>>>> R[         19]: 00000000
>>>> R[         20]: 00000000
>>>> R[         21]: 00000000
>>>> R[         22]: 00000000
>>>> R[         23]: 00000000
>>>> R[         24]: 00000000
>>>> R[         25]: 00000000
>>>> R[         26]: 00000000
>>>> R[         27]: 00000000
>>>> R[         28]: 00000000
>>>> R[         29]: 00000000
>>>> R[         30]: 00000000
>>>> R[         31]: 00000000
[SIM DATA MEM BEGIN]
[SDM] addr_in=80002398, _addr_in=00000398, write_addr=0398, read_addr=0398, data_out=58213098
[SDM] wr_en=0, fn3=2, write_data=00000000, read_data=58213098
[SDM] Spesifix data location 0x0024 98, 30, 21, 58
[SIM DATA MEM END]
[SIM DATA MEM BEGIN]
[SDM] addr_in=80002024, _addr_in=00000024, write_addr=0024, read_addr=0024, data_out=00000000
[SDM] wr_en=0, fn3=0, write_data=00000000, read_data=00000000
[SDM] Spesifix data location 0x0024 98, 30, 21, 58
[SIM DATA MEM END]
-----------------------------
Read data: c9020213
>> PC: 80000398
>> Instruction: c9020213
>> Branch taken: 0
>> RF:
>>>> RF_rsel1: 04
>>>> RF_rdata1: 80002394
>>>> RF_rsel2: 00
>>>> RF_rdata2: 00000000
>>>> RF_wdata_sel:1
>>>> RF_wsel: 04
>>>>>> RF_wen: 1
>>>>>> RF_wdata: 80002024
>> ALU:
>>>> ALU_OP1_SEL: 0
>>>> ALU_A: 80002394
>>>> ALU_OP2_SEL: 1
>>>> ALU_B: fffffc90
>>>> ALU_OUT: 80002024
>> Imm: fffffc90
>> DM:
>>>> DM_wen: 0
>>>> DM_OUT: 00000000
>> Registers:
>>>> R[          0]: 00000000
>>>> R[          1]: 8000201d
>>>> R[          2]: 58213098
>>>> R[          3]: 0000000b
>>>> R[          4]: 80002394
>>>> R[          5]: 12345678
>>>> R[          6]: 00000000
>>>> R[          7]: 12345678
>>>> R[          8]: 00000000
>>>> R[          9]: 00000000
>>>> R[         10]: 80000000
>>>> R[         11]: 00000000
>>>> R[         12]: 00000000
>>>> R[         13]: 00000000
>>>> R[         14]: a00aa00a
>>>> R[         15]: 8000033c
>>>> R[         16]: 00000000
>>>> R[         17]: 00000000
>>>> R[         18]: 00000000
>>>> R[         19]: 00000000
>>>> R[         20]: 00000000
>>>> R[         21]: 00000000
>>>> R[         22]: 00000000
>>>> R[         23]: 00000000
>>>> R[         24]: 00000000
>>>> R[         25]: 00000000
>>>> R[         26]: 00000000
>>>> R[         27]: 00000000
>>>> R[         28]: 00000000
>>>> R[         29]: 00000000
>>>> R[         30]: 00000000
>>>> R[         31]: 00000000
[SIM DATA MEM BEGIN]
[SDM] addr_in=80001cb4, _addr_in=fffffcb4, write_addr=0cb4, read_addr=0cb4, data_out=00000000
[SDM] wr_en=0, fn3=0, write_data=00000000, read_data=00000000
[SDM] Spesifix data location 0x0024 98, 30, 21, 58
[SIM DATA MEM END]
[SIM DATA MEM BEGIN]
[SDM] addr_in=80002024, _addr_in=00000024, write_addr=0024, read_addr=0024, data_out=00000000
[SDM] wr_en=0, fn3=2, write_data=00000000, read_data=00000000
[SDM] Spesifix data location 0x0024 98, 30, 21, 58
[SIM DATA MEM END]
-----------------------------
Read data: 00022283
>> PC: 8000039c
>> Instruction: 00022283
>> Branch taken: 0
>> RF:
>>>> RF_rsel1: 04
>>>> RF_rdata1: 80002024
>>>> RF_rsel2: 00
>>>> RF_rdata2: 00000000
>>>> RF_wdata_sel:2
>>>> RF_wsel: 05
>>>>>> RF_wen: 1
>>>>>> RF_wdata: 00000000
>> ALU:
>>>> ALU_OP1_SEL: 0
>>>> ALU_A: 80002024
>>>> ALU_OP2_SEL: 1
>>>> ALU_B: 00000000
>>>> ALU_OUT: 80002024
>> Imm: 00000000
>> DM:
>>>> DM_wen: 0
>>>> DM_OUT: 00000000
>> Registers:
>>>> R[          0]: 00000000
>>>> R[          1]: 8000201d
>>>> R[          2]: 58213098
>>>> R[          3]: 0000000b
>>>> R[          4]: 80002024
>>>> R[          5]: 12345678
>>>> R[          6]: 00000000
>>>> R[          7]: 12345678
>>>> R[          8]: 00000000
>>>> R[          9]: 00000000
>>>> R[         10]: 80000000
>>>> R[         11]: 00000000
>>>> R[         12]: 00000000
>>>> R[         13]: 00000000
>>>> R[         14]: a00aa00a
>>>> R[         15]: 8000033c
>>>> R[         16]: 00000000
>>>> R[         17]: 00000000
>>>> R[         18]: 00000000
>>>> R[         19]: 00000000
>>>> R[         20]: 00000000
>>>> R[         21]: 00000000
>>>> R[         22]: 00000000
>>>> R[         23]: 00000000
>>>> R[         24]: 00000000
>>>> R[         25]: 00000000
>>>> R[         26]: 00000000
>>>> R[         27]: 00000000
>>>> R[         28]: 00000000
>>>> R[         29]: 00000000
>>>> R[         30]: 00000000
>>>> R[         31]: 00000000
[SIM DATA MEM BEGIN]
[SDM] addr_in=80002024, _addr_in=00000024, write_addr=0024, read_addr=0024, data_out=00000000
[SDM] wr_en=0, fn3=2, write_data=00000000, read_data=00000000
[SDM] Spesifix data location 0x0024 98, 30, 21, 58
[SIM DATA MEM END]
[SIM DATA MEM BEGIN]
[SDM] addr_in=58213000, _addr_in=d8211000, write_addr=0000, read_addr=0000, data_out=abcdef12
[SDM] wr_en=0, fn3=3, write_data=00000000, read_data=58213098
[SDM] Spesifix data location 0x0024 98, 30, 21, 58
[SIM DATA MEM END]
-----------------------------
Read data: 582133b7
>> PC: 800003a0
>> Instruction: 582133b7
>> Branch taken: 1
>> RF:
>>>> RF_rsel1: 00
>>>> RF_rdata1: 00000000
>>>> RF_rsel2: 00
>>>> RF_rdata2: 00000000
>>>> RF_wdata_sel:1
>>>> RF_wsel: 07
>>>>>> RF_wen: 1
>>>>>> RF_wdata: 58213000
>> ALU:
>>>> ALU_OP1_SEL: 0
>>>> ALU_A: 00000000
>>>> ALU_OP2_SEL: 1
>>>> ALU_B: 58213000
>>>> ALU_OUT: 58213000
>> Imm: 58213000
>> DM:
>>>> DM_wen: 0
>>>> DM_OUT: abcdef12
>> Registers:
>>>> R[          0]: 00000000
>>>> R[          1]: 8000201d
>>>> R[          2]: 58213098
>>>> R[          3]: 0000000b
>>>> R[          4]: 80002024
>>>> R[          5]: 00000000
>>>> R[          6]: 00000000
>>>> R[          7]: 12345678
>>>> R[          8]: 00000000
>>>> R[          9]: 00000000
>>>> R[         10]: 80000000
>>>> R[         11]: 00000000
>>>> R[         12]: 00000000
>>>> R[         13]: 00000000
>>>> R[         14]: a00aa00a
>>>> R[         15]: 8000033c
>>>> R[         16]: 00000000
>>>> R[         17]: 00000000
>>>> R[         18]: 00000000
>>>> R[         19]: 00000000
>>>> R[         20]: 00000000
>>>> R[         21]: 00000000
>>>> R[         22]: 00000000
>>>> R[         23]: 00000000
>>>> R[         24]: 00000000
>>>> R[         25]: 00000000
>>>> R[         26]: 00000000
>>>> R[         27]: 00000000
>>>> R[         28]: 00000000
>>>> R[         29]: 00000000
>>>> R[         30]: 00000000
>>>> R[         31]: 00000000
[SIM DATA MEM BEGIN]
[SDM] addr_in=58213000, _addr_in=d8211000, write_addr=0000, read_addr=0000, data_out=abcdef12
[SDM] wr_en=0, fn3=3, write_data=00000000, read_data=58213098
[SDM] Spesifix data location 0x0024 98, 30, 21, 58
[SIM DATA MEM END]
[SIM DATA MEM BEGIN]
[SDM] addr_in=58213098, _addr_in=d8211098, write_addr=0098, read_addr=0098, data_out=ffffffaa
[SDM] wr_en=0, fn3=0, write_data=00000000, read_data=00aa00aa
[SDM] Spesifix data location 0x0024 98, 30, 21, 58
[SIM DATA MEM END]
-----------------------------
Read data: 09838393
>> PC: 800003a4
>> Instruction: 09838393
>> Branch taken: 0
>> RF:
>>>> RF_rsel1: 07
>>>> RF_rdata1: 58213000
>>>> RF_rsel2: 00
>>>> RF_rdata2: 00000000
>>>> RF_wdata_sel:1
>>>> RF_wsel: 07
>>>>>> RF_wen: 1
>>>>>> RF_wdata: 58213098
>> ALU:
>>>> ALU_OP1_SEL: 0
>>>> ALU_A: 58213000
>>>> ALU_OP2_SEL: 1
>>>> ALU_B: 00000098
>>>> ALU_OUT: 58213098
>> Imm: 00000098
>> DM:
>>>> DM_wen: 0
>>>> DM_OUT: ffffffaa
>> Registers:
>>>> R[          0]: 00000000
>>>> R[          1]: 8000201d
>>>> R[          2]: 58213098
>>>> R[          3]: 0000000b
>>>> R[          4]: 80002024
>>>> R[          5]: 00000000
>>>> R[          6]: 00000000
>>>> R[          7]: 58213000
>>>> R[          8]: 00000000
>>>> R[          9]: 00000000
>>>> R[         10]: 80000000
>>>> R[         11]: 00000000
>>>> R[         12]: 00000000
>>>> R[         13]: 00000000
>>>> R[         14]: a00aa00a
>>>> R[         15]: 8000033c
>>>> R[         16]: 00000000
>>>> R[         17]: 00000000
>>>> R[         18]: 00000000
>>>> R[         19]: 00000000
>>>> R[         20]: 00000000
>>>> R[         21]: 00000000
>>>> R[         22]: 00000000
>>>> R[         23]: 00000000
>>>> R[         24]: 00000000
>>>> R[         25]: 00000000
>>>> R[         26]: 00000000
>>>> R[         27]: 00000000
>>>> R[         28]: 00000000
>>>> R[         29]: 00000000
>>>> R[         30]: 00000000
>>>> R[         31]: 00000000
[SIM DATA MEM BEGIN]
[SDM] addr_in=58213130, _addr_in=d8211130, write_addr=0130, read_addr=0130, data_out=ffffffaa
[SDM] wr_en=0, fn3=0, write_data=00000000, read_data=00aa00aa
[SDM] Spesifix data location 0x0024 98, 30, 21, 58
[SIM DATA MEM END]
[SIM DATA MEM BEGIN]
[SDM] addr_in=80000690, _addr_in=ffffe690, write_addr=0690, read_addr=0690, data_out=00000000
[SDM] wr_en=0, fn3=1, write_data=58213098, read_data=00000000
[SDM] Spesifix data location 0x0024 98, 30, 21, 58
[SIM DATA MEM END]
-----------------------------
Read data: 2e729463
>> PC: 800003a8
>> Instruction: 2e729463
>> Branch taken: 1
>> RF:
>>>> RF_rsel1: 05
>>>> RF_rdata1: 00000000
>>>> RF_rsel2: 07
>>>> RF_rdata2: 58213098
>>>> RF_wdata_sel:1
>>>> RF_wsel: 08
>> ALU:
>>>> ALU_OP1_SEL: 1
>>>> ALU_A: 800003a8
>>>> ALU_OP2_SEL: 1
>>>> ALU_B: 000002e8
>>>> ALU_OUT: 80000690
>> Imm: 000002e8
>> DM:
>>>> DM_wen: 0
>>>> DM_OUT: 00000000
>> Registers:
>>>> R[          0]: 00000000
>>>> R[          1]: 8000201d
>>>> R[          2]: 58213098
>>>> R[          3]: 0000000b
>>>> R[          4]: 80002024
>>>> R[          5]: 00000000
>>>> R[          6]: 00000000
>>>> R[          7]: 58213098
>>>> R[          8]: 00000000
>>>> R[          9]: 00000000
>>>> R[         10]: 80000000
>>>> R[         11]: 00000000
>>>> R[         12]: 00000000
>>>> R[         13]: 00000000
>>>> R[         14]: a00aa00a
>>>> R[         15]: 8000033c
>>>> R[         16]: 00000000
>>>> R[         17]: 00000000
>>>> R[         18]: 00000000
>>>> R[         19]: 00000000
>>>> R[         20]: 00000000
>>>> R[         21]: 00000000
>>>> R[         22]: 00000000
>>>> R[         23]: 00000000
>>>> R[         24]: 00000000
>>>> R[         25]: 00000000
>>>> R[         26]: 00000000
>>>> R[         27]: 00000000
>>>> R[         28]: 00000000
>>>> R[         29]: 00000000
>>>> R[         30]: 00000000
>>>> R[         31]: 00000000
[SIM DATA MEM BEGIN]
[SDM] addr_in=80000978, _addr_in=ffffe978, write_addr=0978, read_addr=0978, data_out=00000000
[SDM] wr_en=0, fn3=1, write_data=58213098, read_data=00000000
[SDM] Spesifix data location 0x0024 98, 30, 21, 58
[SIM DATA MEM END]
[SIM DATA MEM BEGIN]
[SDM] addr_in=80000690, _addr_in=ffffe690, write_addr=0690, read_addr=0690, data_out=00000000
[SDM] wr_en=0, fn3=0, write_data=00000000, read_data=00000000
[SDM] Spesifix data location 0x0024 98, 30, 21, 58
[SIM DATA MEM END]
-----------------------------
Read data: 0ff0000f
>> PC: 80000690
>> Instruction: 0ff0000f
>> Branch taken: 1
>> RF:
>>>> RF_rsel1: 00
>>>> RF_rdata1: 00000000
>>>> RF_rsel2: 00
>>>> RF_rdata2: 00000000
>>>> RF_wdata_sel:0
>>>> RF_wsel: 00
>> ALU:
>>>> ALU_OP1_SEL: 1
>>>> ALU_A: 80000690
>>>> ALU_OP2_SEL: 1
>>>> ALU_B: 00000000
>>>> ALU_OUT: 80000690
>> Imm: 00000000
>> DM:
>>>> DM_wen: 0
>>>> DM_OUT: 00000000
>> Registers:
>>>> R[          0]: 00000000
>>>> R[          1]: 8000201d
>>>> R[          2]: 58213098
>>>> R[          3]: 0000000b
>>>> R[          4]: 80002024
>>>> R[          5]: 00000000
>>>> R[          6]: 00000000
>>>> R[          7]: 58213098
>>>> R[          8]: 00000000
>>>> R[          9]: 00000000
>>>> R[         10]: 80000000
>>>> R[         11]: 00000000
>>>> R[         12]: 00000000
>>>> R[         13]: 00000000
>>>> R[         14]: a00aa00a
>>>> R[         15]: 8000033c
>>>> R[         16]: 00000000
>>>> R[         17]: 00000000
>>>> R[         18]: 00000000
>>>> R[         19]: 00000000
>>>> R[         20]: 00000000
>>>> R[         21]: 00000000
>>>> R[         22]: 00000000
>>>> R[         23]: 00000000
>>>> R[         24]: 00000000
>>>> R[         25]: 00000000
>>>> R[         26]: 00000000
>>>> R[         27]: 00000000
>>>> R[         28]: 00000000
>>>> R[         29]: 00000000
>>>> R[         30]: 00000000
>>>> R[         31]: 00000000
FAIL
- test/InstructionTest.sv:116: Verilog $finish
- S i m u l a t i o n   R e p o r t: Verilator 5.032 2025-01-01
- Verilator: $finish at 20ns; walltime 0.080 s; speed 1.182 us/s
- Verilator: cpu 0.017 s on 1 threads; alloced 0 MB
