
yuntai.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00005f30  08000190  08000190  00001190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00001844  080060c0  080060c0  000070c0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08007904  08007904  0000907c  2**0
                  CONTENTS
  4 .ARM          00000008  08007904  08007904  00008904  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800790c  0800790c  0000907c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800790c  0800790c  0000890c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08007910  08007910  00008910  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         0000007c  20000000  08007914  00009000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  0000907c  2**0
                  CONTENTS
 10 .bss          000003f4  2000007c  2000007c  0000907c  2**2
                  ALLOC
 11 ._user_heap_stack 00000600  20000470  20000470  0000907c  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  0000907c  2**0
                  CONTENTS, READONLY
 13 .debug_info   0000fbb1  00000000  00000000  000090ac  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 000030d4  00000000  00000000  00018c5d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00001020  00000000  00000000  0001bd38  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 00000c44  00000000  00000000  0001cd58  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  000242ec  00000000  00000000  0001d99c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   0001522e  00000000  00000000  00041c88  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000d26b0  00000000  00000000  00056eb6  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000043  00000000  00000000  00129566  2**0
                  CONTENTS, READONLY
 21 .debug_frame  000048fc  00000000  00000000  001295ac  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 22 .debug_line_str 00000056  00000000  00000000  0012dea8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	@ (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	@ (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	@ (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	2000007c 	.word	0x2000007c
 80001ac:	00000000 	.word	0x00000000
 80001b0:	080060a8 	.word	0x080060a8

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	@ (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	@ (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	@ (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	20000080 	.word	0x20000080
 80001cc:	080060a8 	.word	0x080060a8

080001d0 <memchr>:
 80001d0:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 80001d4:	2a10      	cmp	r2, #16
 80001d6:	db2b      	blt.n	8000230 <memchr+0x60>
 80001d8:	f010 0f07 	tst.w	r0, #7
 80001dc:	d008      	beq.n	80001f0 <memchr+0x20>
 80001de:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001e2:	3a01      	subs	r2, #1
 80001e4:	428b      	cmp	r3, r1
 80001e6:	d02d      	beq.n	8000244 <memchr+0x74>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	b342      	cbz	r2, 8000240 <memchr+0x70>
 80001ee:	d1f6      	bne.n	80001de <memchr+0xe>
 80001f0:	b4f0      	push	{r4, r5, r6, r7}
 80001f2:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 80001f6:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 80001fa:	f022 0407 	bic.w	r4, r2, #7
 80001fe:	f07f 0700 	mvns.w	r7, #0
 8000202:	2300      	movs	r3, #0
 8000204:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000208:	3c08      	subs	r4, #8
 800020a:	ea85 0501 	eor.w	r5, r5, r1
 800020e:	ea86 0601 	eor.w	r6, r6, r1
 8000212:	fa85 f547 	uadd8	r5, r5, r7
 8000216:	faa3 f587 	sel	r5, r3, r7
 800021a:	fa86 f647 	uadd8	r6, r6, r7
 800021e:	faa5 f687 	sel	r6, r5, r7
 8000222:	b98e      	cbnz	r6, 8000248 <memchr+0x78>
 8000224:	d1ee      	bne.n	8000204 <memchr+0x34>
 8000226:	bcf0      	pop	{r4, r5, r6, r7}
 8000228:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800022c:	f002 0207 	and.w	r2, r2, #7
 8000230:	b132      	cbz	r2, 8000240 <memchr+0x70>
 8000232:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000236:	3a01      	subs	r2, #1
 8000238:	ea83 0301 	eor.w	r3, r3, r1
 800023c:	b113      	cbz	r3, 8000244 <memchr+0x74>
 800023e:	d1f8      	bne.n	8000232 <memchr+0x62>
 8000240:	2000      	movs	r0, #0
 8000242:	4770      	bx	lr
 8000244:	3801      	subs	r0, #1
 8000246:	4770      	bx	lr
 8000248:	2d00      	cmp	r5, #0
 800024a:	bf06      	itte	eq
 800024c:	4635      	moveq	r5, r6
 800024e:	3803      	subeq	r0, #3
 8000250:	3807      	subne	r0, #7
 8000252:	f015 0f01 	tst.w	r5, #1
 8000256:	d107      	bne.n	8000268 <memchr+0x98>
 8000258:	3001      	adds	r0, #1
 800025a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800025e:	bf02      	ittt	eq
 8000260:	3001      	addeq	r0, #1
 8000262:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000266:	3001      	addeq	r0, #1
 8000268:	bcf0      	pop	{r4, r5, r6, r7}
 800026a:	3801      	subs	r0, #1
 800026c:	4770      	bx	lr
 800026e:	bf00      	nop

08000270 <__aeabi_uldivmod>:
 8000270:	b953      	cbnz	r3, 8000288 <__aeabi_uldivmod+0x18>
 8000272:	b94a      	cbnz	r2, 8000288 <__aeabi_uldivmod+0x18>
 8000274:	2900      	cmp	r1, #0
 8000276:	bf08      	it	eq
 8000278:	2800      	cmpeq	r0, #0
 800027a:	bf1c      	itt	ne
 800027c:	f04f 31ff 	movne.w	r1, #4294967295
 8000280:	f04f 30ff 	movne.w	r0, #4294967295
 8000284:	f000 b96a 	b.w	800055c <__aeabi_idiv0>
 8000288:	f1ad 0c08 	sub.w	ip, sp, #8
 800028c:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000290:	f000 f806 	bl	80002a0 <__udivmoddi4>
 8000294:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000298:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800029c:	b004      	add	sp, #16
 800029e:	4770      	bx	lr

080002a0 <__udivmoddi4>:
 80002a0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80002a4:	9d08      	ldr	r5, [sp, #32]
 80002a6:	460c      	mov	r4, r1
 80002a8:	2b00      	cmp	r3, #0
 80002aa:	d14e      	bne.n	800034a <__udivmoddi4+0xaa>
 80002ac:	4694      	mov	ip, r2
 80002ae:	458c      	cmp	ip, r1
 80002b0:	4686      	mov	lr, r0
 80002b2:	fab2 f282 	clz	r2, r2
 80002b6:	d962      	bls.n	800037e <__udivmoddi4+0xde>
 80002b8:	b14a      	cbz	r2, 80002ce <__udivmoddi4+0x2e>
 80002ba:	f1c2 0320 	rsb	r3, r2, #32
 80002be:	4091      	lsls	r1, r2
 80002c0:	fa20 f303 	lsr.w	r3, r0, r3
 80002c4:	fa0c fc02 	lsl.w	ip, ip, r2
 80002c8:	4319      	orrs	r1, r3
 80002ca:	fa00 fe02 	lsl.w	lr, r0, r2
 80002ce:	ea4f 471c 	mov.w	r7, ip, lsr #16
 80002d2:	fa1f f68c 	uxth.w	r6, ip
 80002d6:	fbb1 f4f7 	udiv	r4, r1, r7
 80002da:	ea4f 431e 	mov.w	r3, lr, lsr #16
 80002de:	fb07 1114 	mls	r1, r7, r4, r1
 80002e2:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 80002e6:	fb04 f106 	mul.w	r1, r4, r6
 80002ea:	4299      	cmp	r1, r3
 80002ec:	d90a      	bls.n	8000304 <__udivmoddi4+0x64>
 80002ee:	eb1c 0303 	adds.w	r3, ip, r3
 80002f2:	f104 30ff 	add.w	r0, r4, #4294967295
 80002f6:	f080 8112 	bcs.w	800051e <__udivmoddi4+0x27e>
 80002fa:	4299      	cmp	r1, r3
 80002fc:	f240 810f 	bls.w	800051e <__udivmoddi4+0x27e>
 8000300:	3c02      	subs	r4, #2
 8000302:	4463      	add	r3, ip
 8000304:	1a59      	subs	r1, r3, r1
 8000306:	fa1f f38e 	uxth.w	r3, lr
 800030a:	fbb1 f0f7 	udiv	r0, r1, r7
 800030e:	fb07 1110 	mls	r1, r7, r0, r1
 8000312:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000316:	fb00 f606 	mul.w	r6, r0, r6
 800031a:	429e      	cmp	r6, r3
 800031c:	d90a      	bls.n	8000334 <__udivmoddi4+0x94>
 800031e:	eb1c 0303 	adds.w	r3, ip, r3
 8000322:	f100 31ff 	add.w	r1, r0, #4294967295
 8000326:	f080 80fc 	bcs.w	8000522 <__udivmoddi4+0x282>
 800032a:	429e      	cmp	r6, r3
 800032c:	f240 80f9 	bls.w	8000522 <__udivmoddi4+0x282>
 8000330:	4463      	add	r3, ip
 8000332:	3802      	subs	r0, #2
 8000334:	1b9b      	subs	r3, r3, r6
 8000336:	ea40 4004 	orr.w	r0, r0, r4, lsl #16
 800033a:	2100      	movs	r1, #0
 800033c:	b11d      	cbz	r5, 8000346 <__udivmoddi4+0xa6>
 800033e:	40d3      	lsrs	r3, r2
 8000340:	2200      	movs	r2, #0
 8000342:	e9c5 3200 	strd	r3, r2, [r5]
 8000346:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800034a:	428b      	cmp	r3, r1
 800034c:	d905      	bls.n	800035a <__udivmoddi4+0xba>
 800034e:	b10d      	cbz	r5, 8000354 <__udivmoddi4+0xb4>
 8000350:	e9c5 0100 	strd	r0, r1, [r5]
 8000354:	2100      	movs	r1, #0
 8000356:	4608      	mov	r0, r1
 8000358:	e7f5      	b.n	8000346 <__udivmoddi4+0xa6>
 800035a:	fab3 f183 	clz	r1, r3
 800035e:	2900      	cmp	r1, #0
 8000360:	d146      	bne.n	80003f0 <__udivmoddi4+0x150>
 8000362:	42a3      	cmp	r3, r4
 8000364:	d302      	bcc.n	800036c <__udivmoddi4+0xcc>
 8000366:	4290      	cmp	r0, r2
 8000368:	f0c0 80f0 	bcc.w	800054c <__udivmoddi4+0x2ac>
 800036c:	1a86      	subs	r6, r0, r2
 800036e:	eb64 0303 	sbc.w	r3, r4, r3
 8000372:	2001      	movs	r0, #1
 8000374:	2d00      	cmp	r5, #0
 8000376:	d0e6      	beq.n	8000346 <__udivmoddi4+0xa6>
 8000378:	e9c5 6300 	strd	r6, r3, [r5]
 800037c:	e7e3      	b.n	8000346 <__udivmoddi4+0xa6>
 800037e:	2a00      	cmp	r2, #0
 8000380:	f040 8090 	bne.w	80004a4 <__udivmoddi4+0x204>
 8000384:	eba1 040c 	sub.w	r4, r1, ip
 8000388:	ea4f 481c 	mov.w	r8, ip, lsr #16
 800038c:	fa1f f78c 	uxth.w	r7, ip
 8000390:	2101      	movs	r1, #1
 8000392:	fbb4 f6f8 	udiv	r6, r4, r8
 8000396:	ea4f 431e 	mov.w	r3, lr, lsr #16
 800039a:	fb08 4416 	mls	r4, r8, r6, r4
 800039e:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 80003a2:	fb07 f006 	mul.w	r0, r7, r6
 80003a6:	4298      	cmp	r0, r3
 80003a8:	d908      	bls.n	80003bc <__udivmoddi4+0x11c>
 80003aa:	eb1c 0303 	adds.w	r3, ip, r3
 80003ae:	f106 34ff 	add.w	r4, r6, #4294967295
 80003b2:	d202      	bcs.n	80003ba <__udivmoddi4+0x11a>
 80003b4:	4298      	cmp	r0, r3
 80003b6:	f200 80cd 	bhi.w	8000554 <__udivmoddi4+0x2b4>
 80003ba:	4626      	mov	r6, r4
 80003bc:	1a1c      	subs	r4, r3, r0
 80003be:	fa1f f38e 	uxth.w	r3, lr
 80003c2:	fbb4 f0f8 	udiv	r0, r4, r8
 80003c6:	fb08 4410 	mls	r4, r8, r0, r4
 80003ca:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 80003ce:	fb00 f707 	mul.w	r7, r0, r7
 80003d2:	429f      	cmp	r7, r3
 80003d4:	d908      	bls.n	80003e8 <__udivmoddi4+0x148>
 80003d6:	eb1c 0303 	adds.w	r3, ip, r3
 80003da:	f100 34ff 	add.w	r4, r0, #4294967295
 80003de:	d202      	bcs.n	80003e6 <__udivmoddi4+0x146>
 80003e0:	429f      	cmp	r7, r3
 80003e2:	f200 80b0 	bhi.w	8000546 <__udivmoddi4+0x2a6>
 80003e6:	4620      	mov	r0, r4
 80003e8:	1bdb      	subs	r3, r3, r7
 80003ea:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 80003ee:	e7a5      	b.n	800033c <__udivmoddi4+0x9c>
 80003f0:	f1c1 0620 	rsb	r6, r1, #32
 80003f4:	408b      	lsls	r3, r1
 80003f6:	fa22 f706 	lsr.w	r7, r2, r6
 80003fa:	431f      	orrs	r7, r3
 80003fc:	fa20 fc06 	lsr.w	ip, r0, r6
 8000400:	fa04 f301 	lsl.w	r3, r4, r1
 8000404:	ea43 030c 	orr.w	r3, r3, ip
 8000408:	40f4      	lsrs	r4, r6
 800040a:	fa00 f801 	lsl.w	r8, r0, r1
 800040e:	0c38      	lsrs	r0, r7, #16
 8000410:	ea4f 4913 	mov.w	r9, r3, lsr #16
 8000414:	fbb4 fef0 	udiv	lr, r4, r0
 8000418:	fa1f fc87 	uxth.w	ip, r7
 800041c:	fb00 441e 	mls	r4, r0, lr, r4
 8000420:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 8000424:	fb0e f90c 	mul.w	r9, lr, ip
 8000428:	45a1      	cmp	r9, r4
 800042a:	fa02 f201 	lsl.w	r2, r2, r1
 800042e:	d90a      	bls.n	8000446 <__udivmoddi4+0x1a6>
 8000430:	193c      	adds	r4, r7, r4
 8000432:	f10e 3aff 	add.w	sl, lr, #4294967295
 8000436:	f080 8084 	bcs.w	8000542 <__udivmoddi4+0x2a2>
 800043a:	45a1      	cmp	r9, r4
 800043c:	f240 8081 	bls.w	8000542 <__udivmoddi4+0x2a2>
 8000440:	f1ae 0e02 	sub.w	lr, lr, #2
 8000444:	443c      	add	r4, r7
 8000446:	eba4 0409 	sub.w	r4, r4, r9
 800044a:	fa1f f983 	uxth.w	r9, r3
 800044e:	fbb4 f3f0 	udiv	r3, r4, r0
 8000452:	fb00 4413 	mls	r4, r0, r3, r4
 8000456:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 800045a:	fb03 fc0c 	mul.w	ip, r3, ip
 800045e:	45a4      	cmp	ip, r4
 8000460:	d907      	bls.n	8000472 <__udivmoddi4+0x1d2>
 8000462:	193c      	adds	r4, r7, r4
 8000464:	f103 30ff 	add.w	r0, r3, #4294967295
 8000468:	d267      	bcs.n	800053a <__udivmoddi4+0x29a>
 800046a:	45a4      	cmp	ip, r4
 800046c:	d965      	bls.n	800053a <__udivmoddi4+0x29a>
 800046e:	3b02      	subs	r3, #2
 8000470:	443c      	add	r4, r7
 8000472:	ea43 400e 	orr.w	r0, r3, lr, lsl #16
 8000476:	fba0 9302 	umull	r9, r3, r0, r2
 800047a:	eba4 040c 	sub.w	r4, r4, ip
 800047e:	429c      	cmp	r4, r3
 8000480:	46ce      	mov	lr, r9
 8000482:	469c      	mov	ip, r3
 8000484:	d351      	bcc.n	800052a <__udivmoddi4+0x28a>
 8000486:	d04e      	beq.n	8000526 <__udivmoddi4+0x286>
 8000488:	b155      	cbz	r5, 80004a0 <__udivmoddi4+0x200>
 800048a:	ebb8 030e 	subs.w	r3, r8, lr
 800048e:	eb64 040c 	sbc.w	r4, r4, ip
 8000492:	fa04 f606 	lsl.w	r6, r4, r6
 8000496:	40cb      	lsrs	r3, r1
 8000498:	431e      	orrs	r6, r3
 800049a:	40cc      	lsrs	r4, r1
 800049c:	e9c5 6400 	strd	r6, r4, [r5]
 80004a0:	2100      	movs	r1, #0
 80004a2:	e750      	b.n	8000346 <__udivmoddi4+0xa6>
 80004a4:	f1c2 0320 	rsb	r3, r2, #32
 80004a8:	fa20 f103 	lsr.w	r1, r0, r3
 80004ac:	fa0c fc02 	lsl.w	ip, ip, r2
 80004b0:	fa24 f303 	lsr.w	r3, r4, r3
 80004b4:	4094      	lsls	r4, r2
 80004b6:	430c      	orrs	r4, r1
 80004b8:	ea4f 481c 	mov.w	r8, ip, lsr #16
 80004bc:	fa00 fe02 	lsl.w	lr, r0, r2
 80004c0:	fa1f f78c 	uxth.w	r7, ip
 80004c4:	fbb3 f0f8 	udiv	r0, r3, r8
 80004c8:	fb08 3110 	mls	r1, r8, r0, r3
 80004cc:	0c23      	lsrs	r3, r4, #16
 80004ce:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 80004d2:	fb00 f107 	mul.w	r1, r0, r7
 80004d6:	4299      	cmp	r1, r3
 80004d8:	d908      	bls.n	80004ec <__udivmoddi4+0x24c>
 80004da:	eb1c 0303 	adds.w	r3, ip, r3
 80004de:	f100 36ff 	add.w	r6, r0, #4294967295
 80004e2:	d22c      	bcs.n	800053e <__udivmoddi4+0x29e>
 80004e4:	4299      	cmp	r1, r3
 80004e6:	d92a      	bls.n	800053e <__udivmoddi4+0x29e>
 80004e8:	3802      	subs	r0, #2
 80004ea:	4463      	add	r3, ip
 80004ec:	1a5b      	subs	r3, r3, r1
 80004ee:	b2a4      	uxth	r4, r4
 80004f0:	fbb3 f1f8 	udiv	r1, r3, r8
 80004f4:	fb08 3311 	mls	r3, r8, r1, r3
 80004f8:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 80004fc:	fb01 f307 	mul.w	r3, r1, r7
 8000500:	42a3      	cmp	r3, r4
 8000502:	d908      	bls.n	8000516 <__udivmoddi4+0x276>
 8000504:	eb1c 0404 	adds.w	r4, ip, r4
 8000508:	f101 36ff 	add.w	r6, r1, #4294967295
 800050c:	d213      	bcs.n	8000536 <__udivmoddi4+0x296>
 800050e:	42a3      	cmp	r3, r4
 8000510:	d911      	bls.n	8000536 <__udivmoddi4+0x296>
 8000512:	3902      	subs	r1, #2
 8000514:	4464      	add	r4, ip
 8000516:	1ae4      	subs	r4, r4, r3
 8000518:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 800051c:	e739      	b.n	8000392 <__udivmoddi4+0xf2>
 800051e:	4604      	mov	r4, r0
 8000520:	e6f0      	b.n	8000304 <__udivmoddi4+0x64>
 8000522:	4608      	mov	r0, r1
 8000524:	e706      	b.n	8000334 <__udivmoddi4+0x94>
 8000526:	45c8      	cmp	r8, r9
 8000528:	d2ae      	bcs.n	8000488 <__udivmoddi4+0x1e8>
 800052a:	ebb9 0e02 	subs.w	lr, r9, r2
 800052e:	eb63 0c07 	sbc.w	ip, r3, r7
 8000532:	3801      	subs	r0, #1
 8000534:	e7a8      	b.n	8000488 <__udivmoddi4+0x1e8>
 8000536:	4631      	mov	r1, r6
 8000538:	e7ed      	b.n	8000516 <__udivmoddi4+0x276>
 800053a:	4603      	mov	r3, r0
 800053c:	e799      	b.n	8000472 <__udivmoddi4+0x1d2>
 800053e:	4630      	mov	r0, r6
 8000540:	e7d4      	b.n	80004ec <__udivmoddi4+0x24c>
 8000542:	46d6      	mov	lr, sl
 8000544:	e77f      	b.n	8000446 <__udivmoddi4+0x1a6>
 8000546:	4463      	add	r3, ip
 8000548:	3802      	subs	r0, #2
 800054a:	e74d      	b.n	80003e8 <__udivmoddi4+0x148>
 800054c:	4606      	mov	r6, r0
 800054e:	4623      	mov	r3, r4
 8000550:	4608      	mov	r0, r1
 8000552:	e70f      	b.n	8000374 <__udivmoddi4+0xd4>
 8000554:	3e02      	subs	r6, #2
 8000556:	4463      	add	r3, ip
 8000558:	e730      	b.n	80003bc <__udivmoddi4+0x11c>
 800055a:	bf00      	nop

0800055c <__aeabi_idiv0>:
 800055c:	4770      	bx	lr
 800055e:	bf00      	nop

08000560 <SysTick_Init>:
* º¯Êý¹¦ÄÜ		   : SysTick³õÊ¼»¯£¬SYSTICKµÄÊ±ÖÓ¹Ì¶¨ÎªAHBÊ±ÖÓµÄ1/8
* Êä    Èë         : SYSCLK:ÏµÍ³Ê±ÖÓÆµÂÊ
* Êä    ³ö         : ÎÞ
*******************************************************************************/
void SysTick_Init(u8 SYSCLK)
{
 8000560:	b580      	push	{r7, lr}
 8000562:	b082      	sub	sp, #8
 8000564:	af00      	add	r7, sp, #0
 8000566:	4603      	mov	r3, r0
 8000568:	71fb      	strb	r3, [r7, #7]
 	HAL_SYSTICK_CLKSourceConfig(SYSTICK_CLKSOURCE_HCLK);//SysTickÆµÂÊÎªHCLK 
 800056a:	2004      	movs	r0, #4
 800056c:	f002 f8aa 	bl	80026c4 <HAL_SYSTICK_CLKSourceConfig>
	fac_us=SYSCLK;						//±£´æ1usËùÐèµÄ¼ÆÊý´ÎÊý  
 8000570:	79fb      	ldrb	r3, [r7, #7]
 8000572:	4a03      	ldr	r2, [pc, #12]	@ (8000580 <SysTick_Init+0x20>)
 8000574:	6013      	str	r3, [r2, #0]
}								    
 8000576:	bf00      	nop
 8000578:	3708      	adds	r7, #8
 800057a:	46bd      	mov	sp, r7
 800057c:	bd80      	pop	{r7, pc}
 800057e:	bf00      	nop
 8000580:	20000098 	.word	0x20000098

08000584 <delay_us>:

//ÑÓÊ±nus
//nusÎªÒªÑÓÊ±µÄusÊý.	
//nus:0~190887435(×î´óÖµ¼´2^32/fac_us@fac_us=22.5)	 
void delay_us(u32 nus)
{		
 8000584:	b480      	push	{r7}
 8000586:	b089      	sub	sp, #36	@ 0x24
 8000588:	af00      	add	r7, sp, #0
 800058a:	6078      	str	r0, [r7, #4]
	u32 ticks;
	u32 told,tnow,tcnt=0;
 800058c:	2300      	movs	r3, #0
 800058e:	61bb      	str	r3, [r7, #24]
	u32 reload=SysTick->LOAD;				//LOADµÄÖµ	    	 
 8000590:	4b19      	ldr	r3, [pc, #100]	@ (80005f8 <delay_us+0x74>)
 8000592:	685b      	ldr	r3, [r3, #4]
 8000594:	617b      	str	r3, [r7, #20]
	ticks=nus*fac_us; 						//ÐèÒªµÄ½ÚÅÄÊý 
 8000596:	4b19      	ldr	r3, [pc, #100]	@ (80005fc <delay_us+0x78>)
 8000598:	681a      	ldr	r2, [r3, #0]
 800059a:	687b      	ldr	r3, [r7, #4]
 800059c:	fb02 f303 	mul.w	r3, r2, r3
 80005a0:	613b      	str	r3, [r7, #16]
	told=SysTick->VAL;        				//¸Õ½øÈëÊ±µÄ¼ÆÊýÆ÷Öµ
 80005a2:	4b15      	ldr	r3, [pc, #84]	@ (80005f8 <delay_us+0x74>)
 80005a4:	689b      	ldr	r3, [r3, #8]
 80005a6:	61fb      	str	r3, [r7, #28]
	while(1)
	{
		tnow=SysTick->VAL;	
 80005a8:	4b13      	ldr	r3, [pc, #76]	@ (80005f8 <delay_us+0x74>)
 80005aa:	689b      	ldr	r3, [r3, #8]
 80005ac:	60fb      	str	r3, [r7, #12]
		if(tnow!=told)
 80005ae:	68fa      	ldr	r2, [r7, #12]
 80005b0:	69fb      	ldr	r3, [r7, #28]
 80005b2:	429a      	cmp	r2, r3
 80005b4:	d0f8      	beq.n	80005a8 <delay_us+0x24>
		{	    
			if(tnow<told)tcnt+=told-tnow;	//ÕâÀï×¢ÒâÒ»ÏÂSYSTICKÊÇÒ»¸öµÝ¼õµÄ¼ÆÊýÆ÷¾Í¿ÉÒÔÁË.
 80005b6:	68fa      	ldr	r2, [r7, #12]
 80005b8:	69fb      	ldr	r3, [r7, #28]
 80005ba:	429a      	cmp	r2, r3
 80005bc:	d206      	bcs.n	80005cc <delay_us+0x48>
 80005be:	69fa      	ldr	r2, [r7, #28]
 80005c0:	68fb      	ldr	r3, [r7, #12]
 80005c2:	1ad3      	subs	r3, r2, r3
 80005c4:	69ba      	ldr	r2, [r7, #24]
 80005c6:	4413      	add	r3, r2
 80005c8:	61bb      	str	r3, [r7, #24]
 80005ca:	e007      	b.n	80005dc <delay_us+0x58>
			else tcnt+=reload-tnow+told;	    
 80005cc:	697a      	ldr	r2, [r7, #20]
 80005ce:	68fb      	ldr	r3, [r7, #12]
 80005d0:	1ad2      	subs	r2, r2, r3
 80005d2:	69fb      	ldr	r3, [r7, #28]
 80005d4:	4413      	add	r3, r2
 80005d6:	69ba      	ldr	r2, [r7, #24]
 80005d8:	4413      	add	r3, r2
 80005da:	61bb      	str	r3, [r7, #24]
			told=tnow;
 80005dc:	68fb      	ldr	r3, [r7, #12]
 80005de:	61fb      	str	r3, [r7, #28]
			if(tcnt>=ticks)break;			//Ê±¼ä³¬¹ý/µÈÓÚÒªÑÓ³ÙµÄÊ±¼ä,ÔòÍË³ö.
 80005e0:	69ba      	ldr	r2, [r7, #24]
 80005e2:	693b      	ldr	r3, [r7, #16]
 80005e4:	429a      	cmp	r2, r3
 80005e6:	d200      	bcs.n	80005ea <delay_us+0x66>
		tnow=SysTick->VAL;	
 80005e8:	e7de      	b.n	80005a8 <delay_us+0x24>
			if(tcnt>=ticks)break;			//Ê±¼ä³¬¹ý/µÈÓÚÒªÑÓ³ÙµÄÊ±¼ä,ÔòÍË³ö.
 80005ea:	bf00      	nop
		}  
	};
}
 80005ec:	bf00      	nop
 80005ee:	3724      	adds	r7, #36	@ 0x24
 80005f0:	46bd      	mov	sp, r7
 80005f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80005f6:	4770      	bx	lr
 80005f8:	e000e010 	.word	0xe000e010
 80005fc:	20000098 	.word	0x20000098

08000600 <delay_ms>:

//ÑÓÊ±nms
//nms:ÒªÑÓÊ±µÄmsÊý
void delay_ms(u16 nms)
{
 8000600:	b580      	push	{r7, lr}
 8000602:	b084      	sub	sp, #16
 8000604:	af00      	add	r7, sp, #0
 8000606:	4603      	mov	r3, r0
 8000608:	80fb      	strh	r3, [r7, #6]
	u32 i;
	for(i=0;i<nms;i++) delay_us(1000);
 800060a:	2300      	movs	r3, #0
 800060c:	60fb      	str	r3, [r7, #12]
 800060e:	e006      	b.n	800061e <delay_ms+0x1e>
 8000610:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 8000614:	f7ff ffb6 	bl	8000584 <delay_us>
 8000618:	68fb      	ldr	r3, [r7, #12]
 800061a:	3301      	adds	r3, #1
 800061c:	60fb      	str	r3, [r7, #12]
 800061e:	88fb      	ldrh	r3, [r7, #6]
 8000620:	68fa      	ldr	r2, [r7, #12]
 8000622:	429a      	cmp	r2, r3
 8000624:	d3f4      	bcc.n	8000610 <delay_ms+0x10>
}
 8000626:	bf00      	nop
 8000628:	bf00      	nop
 800062a:	3710      	adds	r7, #16
 800062c:	46bd      	mov	sp, r7
 800062e:	bd80      	pop	{r7, pc}

08000630 <BEEP_Init>:
* º¯Êý¹¦ÄÜ		   : ·äÃùÆ÷³õÊ¼»¯
* Êä    Èë         : ÎÞ
* Êä    ³ö         : ÎÞ
*******************************************************************************/
void BEEP_Init(void) 
{
 8000630:	b580      	push	{r7, lr}
 8000632:	b086      	sub	sp, #24
 8000634:	af00      	add	r7, sp, #0
	GPIO_InitTypeDef GPIO_InitStructure;
	
	BEEP_PORT_RCC_ENABLE;
 8000636:	2300      	movs	r3, #0
 8000638:	603b      	str	r3, [r7, #0]
 800063a:	4b12      	ldr	r3, [pc, #72]	@ (8000684 <BEEP_Init+0x54>)
 800063c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800063e:	4a11      	ldr	r2, [pc, #68]	@ (8000684 <BEEP_Init+0x54>)
 8000640:	f043 0320 	orr.w	r3, r3, #32
 8000644:	6313      	str	r3, [r2, #48]	@ 0x30
 8000646:	4b0f      	ldr	r3, [pc, #60]	@ (8000684 <BEEP_Init+0x54>)
 8000648:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800064a:	f003 0320 	and.w	r3, r3, #32
 800064e:	603b      	str	r3, [r7, #0]
 8000650:	683b      	ldr	r3, [r7, #0]
	
	GPIO_InitStructure.Pin=BEEP_PIN; 
 8000652:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8000656:	607b      	str	r3, [r7, #4]
    GPIO_InitStructure.Mode=GPIO_MODE_OUTPUT_PP;  //ÍÆÍìÊä³ö
 8000658:	2301      	movs	r3, #1
 800065a:	60bb      	str	r3, [r7, #8]
    GPIO_InitStructure.Pull=GPIO_PULLUP;          //ÉÏÀ­
 800065c:	2301      	movs	r3, #1
 800065e:	60fb      	str	r3, [r7, #12]
    GPIO_InitStructure.Speed=GPIO_SPEED_HIGH;     //¸ßËÙ
 8000660:	2303      	movs	r3, #3
 8000662:	613b      	str	r3, [r7, #16]
    HAL_GPIO_Init(BEEP_PORT,&GPIO_InitStructure);
 8000664:	1d3b      	adds	r3, r7, #4
 8000666:	4619      	mov	r1, r3
 8000668:	4807      	ldr	r0, [pc, #28]	@ (8000688 <BEEP_Init+0x58>)
 800066a:	f002 f869 	bl	8002740 <HAL_GPIO_Init>
	
	HAL_GPIO_WritePin(BEEP_PORT,BEEP_PIN,GPIO_PIN_RESET);
 800066e:	2200      	movs	r2, #0
 8000670:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8000674:	4804      	ldr	r0, [pc, #16]	@ (8000688 <BEEP_Init+0x58>)
 8000676:	f002 f9ff 	bl	8002a78 <HAL_GPIO_WritePin>
}
 800067a:	bf00      	nop
 800067c:	3718      	adds	r7, #24
 800067e:	46bd      	mov	sp, r7
 8000680:	bd80      	pop	{r7, pc}
 8000682:	bf00      	nop
 8000684:	40023800 	.word	0x40023800
 8000688:	40021400 	.word	0x40021400

0800068c <KEY_Init>:
* º¯Êý¹¦ÄÜ		   : °´¼ü³õÊ¼»¯
* Êä    Èë         : ÎÞ
* Êä    ³ö         : ÎÞ
*******************************************************************************/
void KEY_Init(void)
{
 800068c:	b580      	push	{r7, lr}
 800068e:	b088      	sub	sp, #32
 8000690:	af00      	add	r7, sp, #0
	GPIO_InitTypeDef GPIO_InitStructure; //¶¨Òå½á¹¹Ìå±äÁ¿	
	__HAL_RCC_GPIOA_CLK_ENABLE();           //¿ªÆôGPIOAÊ±ÖÓ
 8000692:	2300      	movs	r3, #0
 8000694:	60bb      	str	r3, [r7, #8]
 8000696:	4b1a      	ldr	r3, [pc, #104]	@ (8000700 <KEY_Init+0x74>)
 8000698:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800069a:	4a19      	ldr	r2, [pc, #100]	@ (8000700 <KEY_Init+0x74>)
 800069c:	f043 0301 	orr.w	r3, r3, #1
 80006a0:	6313      	str	r3, [r2, #48]	@ 0x30
 80006a2:	4b17      	ldr	r3, [pc, #92]	@ (8000700 <KEY_Init+0x74>)
 80006a4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80006a6:	f003 0301 	and.w	r3, r3, #1
 80006aa:	60bb      	str	r3, [r7, #8]
 80006ac:	68bb      	ldr	r3, [r7, #8]
    __HAL_RCC_GPIOE_CLK_ENABLE();           //¿ªÆôGPIOEÊ±ÖÓ
 80006ae:	2300      	movs	r3, #0
 80006b0:	607b      	str	r3, [r7, #4]
 80006b2:	4b13      	ldr	r3, [pc, #76]	@ (8000700 <KEY_Init+0x74>)
 80006b4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80006b6:	4a12      	ldr	r2, [pc, #72]	@ (8000700 <KEY_Init+0x74>)
 80006b8:	f043 0310 	orr.w	r3, r3, #16
 80006bc:	6313      	str	r3, [r2, #48]	@ 0x30
 80006be:	4b10      	ldr	r3, [pc, #64]	@ (8000700 <KEY_Init+0x74>)
 80006c0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80006c2:	f003 0310 	and.w	r3, r3, #16
 80006c6:	607b      	str	r3, [r7, #4]
 80006c8:	687b      	ldr	r3, [r7, #4]
	
	GPIO_InitStructure.Pin=KEY0_PIN|KEY1_PIN|KEY2_PIN; 
 80006ca:	231c      	movs	r3, #28
 80006cc:	60fb      	str	r3, [r7, #12]
    GPIO_InitStructure.Mode=GPIO_MODE_INPUT;  //ÊäÈëÄ£Ê½
 80006ce:	2300      	movs	r3, #0
 80006d0:	613b      	str	r3, [r7, #16]
    GPIO_InitStructure.Pull=GPIO_PULLUP;          //ÉÏÀ­
 80006d2:	2301      	movs	r3, #1
 80006d4:	617b      	str	r3, [r7, #20]
    HAL_GPIO_Init(KEY_PORT,&GPIO_InitStructure);
 80006d6:	f107 030c 	add.w	r3, r7, #12
 80006da:	4619      	mov	r1, r3
 80006dc:	4809      	ldr	r0, [pc, #36]	@ (8000704 <KEY_Init+0x78>)
 80006de:	f002 f82f 	bl	8002740 <HAL_GPIO_Init>
	
	GPIO_InitStructure.Pin=KEY_UP_PIN; 
 80006e2:	2301      	movs	r3, #1
 80006e4:	60fb      	str	r3, [r7, #12]
    GPIO_InitStructure.Pull=GPIO_PULLDOWN;          //ÏÂÀ­
 80006e6:	2302      	movs	r3, #2
 80006e8:	617b      	str	r3, [r7, #20]
    HAL_GPIO_Init(KEY_UP_PORT,&GPIO_InitStructure);
 80006ea:	f107 030c 	add.w	r3, r7, #12
 80006ee:	4619      	mov	r1, r3
 80006f0:	4805      	ldr	r0, [pc, #20]	@ (8000708 <KEY_Init+0x7c>)
 80006f2:	f002 f825 	bl	8002740 <HAL_GPIO_Init>
}
 80006f6:	bf00      	nop
 80006f8:	3720      	adds	r7, #32
 80006fa:	46bd      	mov	sp, r7
 80006fc:	bd80      	pop	{r7, pc}
 80006fe:	bf00      	nop
 8000700:	40023800 	.word	0x40023800
 8000704:	40021000 	.word	0x40021000
 8000708:	40020000 	.word	0x40020000

0800070c <KEY_Scan>:
					 KEY0_PRESS£ºKEY0¼ü°´ÏÂ
					 KEY1_PRESS£ºKEY1¼ü°´ÏÂ
					 KEY2_PRESS£ºKEY2¼ü°´ÏÂ
*******************************************************************************/
u8 KEY_Scan(u8 mode)
{
 800070c:	b580      	push	{r7, lr}
 800070e:	b082      	sub	sp, #8
 8000710:	af00      	add	r7, sp, #0
 8000712:	4603      	mov	r3, r0
 8000714:	71fb      	strb	r3, [r7, #7]
	static u8 key=1;
	
	if(mode==1) //Á¬Ðø°´¼ü°´ÏÂ
 8000716:	79fb      	ldrb	r3, [r7, #7]
 8000718:	2b01      	cmp	r3, #1
 800071a:	d102      	bne.n	8000722 <KEY_Scan+0x16>
		key=1;
 800071c:	4b27      	ldr	r3, [pc, #156]	@ (80007bc <KEY_Scan+0xb0>)
 800071e:	2201      	movs	r2, #1
 8000720:	701a      	strb	r2, [r3, #0]
	if(key==1&&(KEY_UP==1||KEY0==0||KEY1==0||KEY2==0)) //ÈÎÒâÒ»¸ö°´¼ü°´ÏÂ
 8000722:	4b26      	ldr	r3, [pc, #152]	@ (80007bc <KEY_Scan+0xb0>)
 8000724:	781b      	ldrb	r3, [r3, #0]
 8000726:	2b01      	cmp	r3, #1
 8000728:	d12d      	bne.n	8000786 <KEY_Scan+0x7a>
 800072a:	4b25      	ldr	r3, [pc, #148]	@ (80007c0 <KEY_Scan+0xb4>)
 800072c:	681b      	ldr	r3, [r3, #0]
 800072e:	2b01      	cmp	r3, #1
 8000730:	d00b      	beq.n	800074a <KEY_Scan+0x3e>
 8000732:	4b24      	ldr	r3, [pc, #144]	@ (80007c4 <KEY_Scan+0xb8>)
 8000734:	681b      	ldr	r3, [r3, #0]
 8000736:	2b00      	cmp	r3, #0
 8000738:	d007      	beq.n	800074a <KEY_Scan+0x3e>
 800073a:	4b23      	ldr	r3, [pc, #140]	@ (80007c8 <KEY_Scan+0xbc>)
 800073c:	681b      	ldr	r3, [r3, #0]
 800073e:	2b00      	cmp	r3, #0
 8000740:	d003      	beq.n	800074a <KEY_Scan+0x3e>
 8000742:	4b22      	ldr	r3, [pc, #136]	@ (80007cc <KEY_Scan+0xc0>)
 8000744:	681b      	ldr	r3, [r3, #0]
 8000746:	2b00      	cmp	r3, #0
 8000748:	d11d      	bne.n	8000786 <KEY_Scan+0x7a>
	{
		delay_ms(10);  //Ïû¶¶
 800074a:	200a      	movs	r0, #10
 800074c:	f7ff ff58 	bl	8000600 <delay_ms>
		key=0;
 8000750:	4b1a      	ldr	r3, [pc, #104]	@ (80007bc <KEY_Scan+0xb0>)
 8000752:	2200      	movs	r2, #0
 8000754:	701a      	strb	r2, [r3, #0]
		if(KEY_UP==1)
 8000756:	4b1a      	ldr	r3, [pc, #104]	@ (80007c0 <KEY_Scan+0xb4>)
 8000758:	681b      	ldr	r3, [r3, #0]
 800075a:	2b01      	cmp	r3, #1
 800075c:	d101      	bne.n	8000762 <KEY_Scan+0x56>
			return KEY_UP_PRESS; 
 800075e:	2301      	movs	r3, #1
 8000760:	e027      	b.n	80007b2 <KEY_Scan+0xa6>
		else if(KEY0==0)
 8000762:	4b18      	ldr	r3, [pc, #96]	@ (80007c4 <KEY_Scan+0xb8>)
 8000764:	681b      	ldr	r3, [r3, #0]
 8000766:	2b00      	cmp	r3, #0
 8000768:	d101      	bne.n	800076e <KEY_Scan+0x62>
			return KEY0_PRESS; 
 800076a:	2302      	movs	r3, #2
 800076c:	e021      	b.n	80007b2 <KEY_Scan+0xa6>
		else if(KEY1==0)
 800076e:	4b16      	ldr	r3, [pc, #88]	@ (80007c8 <KEY_Scan+0xbc>)
 8000770:	681b      	ldr	r3, [r3, #0]
 8000772:	2b00      	cmp	r3, #0
 8000774:	d101      	bne.n	800077a <KEY_Scan+0x6e>
			return KEY1_PRESS; 
 8000776:	2303      	movs	r3, #3
 8000778:	e01b      	b.n	80007b2 <KEY_Scan+0xa6>
		else if(KEY2==0)
 800077a:	4b14      	ldr	r3, [pc, #80]	@ (80007cc <KEY_Scan+0xc0>)
 800077c:	681b      	ldr	r3, [r3, #0]
 800077e:	2b00      	cmp	r3, #0
 8000780:	d115      	bne.n	80007ae <KEY_Scan+0xa2>
			return KEY2_PRESS; 
 8000782:	2304      	movs	r3, #4
 8000784:	e015      	b.n	80007b2 <KEY_Scan+0xa6>
	}
	else if(KEY_UP==0&&KEY0==1&&KEY1==1&&KEY2==1)    //ÎÞ°´¼ü°´ÏÂ
 8000786:	4b0e      	ldr	r3, [pc, #56]	@ (80007c0 <KEY_Scan+0xb4>)
 8000788:	681b      	ldr	r3, [r3, #0]
 800078a:	2b00      	cmp	r3, #0
 800078c:	d110      	bne.n	80007b0 <KEY_Scan+0xa4>
 800078e:	4b0d      	ldr	r3, [pc, #52]	@ (80007c4 <KEY_Scan+0xb8>)
 8000790:	681b      	ldr	r3, [r3, #0]
 8000792:	2b01      	cmp	r3, #1
 8000794:	d10c      	bne.n	80007b0 <KEY_Scan+0xa4>
 8000796:	4b0c      	ldr	r3, [pc, #48]	@ (80007c8 <KEY_Scan+0xbc>)
 8000798:	681b      	ldr	r3, [r3, #0]
 800079a:	2b01      	cmp	r3, #1
 800079c:	d108      	bne.n	80007b0 <KEY_Scan+0xa4>
 800079e:	4b0b      	ldr	r3, [pc, #44]	@ (80007cc <KEY_Scan+0xc0>)
 80007a0:	681b      	ldr	r3, [r3, #0]
 80007a2:	2b01      	cmp	r3, #1
 80007a4:	d104      	bne.n	80007b0 <KEY_Scan+0xa4>
		key=1;
 80007a6:	4b05      	ldr	r3, [pc, #20]	@ (80007bc <KEY_Scan+0xb0>)
 80007a8:	2201      	movs	r2, #1
 80007aa:	701a      	strb	r2, [r3, #0]
 80007ac:	e000      	b.n	80007b0 <KEY_Scan+0xa4>
		if(KEY_UP==1)
 80007ae:	bf00      	nop
	return 0;
 80007b0:	2300      	movs	r3, #0
}
 80007b2:	4618      	mov	r0, r3
 80007b4:	3708      	adds	r7, #8
 80007b6:	46bd      	mov	sp, r7
 80007b8:	bd80      	pop	{r7, pc}
 80007ba:	bf00      	nop
 80007bc:	20000000 	.word	0x20000000
 80007c0:	42400200 	.word	0x42400200
 80007c4:	42420210 	.word	0x42420210
 80007c8:	4242020c 	.word	0x4242020c
 80007cc:	42420208 	.word	0x42420208

080007d0 <LED_Init>:
* ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½		   : LEDï¿½ï¿½Ê¼ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½
* ï¿½ï¿½    ï¿½ï¿½         : ï¿½ï¿½
* ï¿½ï¿½    ï¿½ï¿½         : ï¿½ï¿½
*******************************************************************************/
void LED_Init(void)
{
 80007d0:	b580      	push	{r7, lr}
 80007d2:	b088      	sub	sp, #32
 80007d4:	af00      	add	r7, sp, #0
	GPIO_InitTypeDef GPIO_InitStructure;

	LED1_PORT_RCC_ENABLE;
 80007d6:	2300      	movs	r3, #0
 80007d8:	60bb      	str	r3, [r7, #8]
 80007da:	4b2e      	ldr	r3, [pc, #184]	@ (8000894 <LED_Init+0xc4>)
 80007dc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80007de:	4a2d      	ldr	r2, [pc, #180]	@ (8000894 <LED_Init+0xc4>)
 80007e0:	f043 0320 	orr.w	r3, r3, #32
 80007e4:	6313      	str	r3, [r2, #48]	@ 0x30
 80007e6:	4b2b      	ldr	r3, [pc, #172]	@ (8000894 <LED_Init+0xc4>)
 80007e8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80007ea:	f003 0320 	and.w	r3, r3, #32
 80007ee:	60bb      	str	r3, [r7, #8]
 80007f0:	68bb      	ldr	r3, [r7, #8]
	LED2_PORT_RCC_ENABLE;
 80007f2:	2300      	movs	r3, #0
 80007f4:	607b      	str	r3, [r7, #4]
 80007f6:	4b27      	ldr	r3, [pc, #156]	@ (8000894 <LED_Init+0xc4>)
 80007f8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80007fa:	4a26      	ldr	r2, [pc, #152]	@ (8000894 <LED_Init+0xc4>)
 80007fc:	f043 0320 	orr.w	r3, r3, #32
 8000800:	6313      	str	r3, [r2, #48]	@ 0x30
 8000802:	4b24      	ldr	r3, [pc, #144]	@ (8000894 <LED_Init+0xc4>)
 8000804:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000806:	f003 0320 	and.w	r3, r3, #32
 800080a:	607b      	str	r3, [r7, #4]
 800080c:	687b      	ldr	r3, [r7, #4]
	LED3_PORT_RCC_ENABLE;
 800080e:	2300      	movs	r3, #0
 8000810:	603b      	str	r3, [r7, #0]
 8000812:	4b20      	ldr	r3, [pc, #128]	@ (8000894 <LED_Init+0xc4>)
 8000814:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000816:	4a1f      	ldr	r2, [pc, #124]	@ (8000894 <LED_Init+0xc4>)
 8000818:	f043 0320 	orr.w	r3, r3, #32
 800081c:	6313      	str	r3, [r2, #48]	@ 0x30
 800081e:	4b1d      	ldr	r3, [pc, #116]	@ (8000894 <LED_Init+0xc4>)
 8000820:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000822:	f003 0320 	and.w	r3, r3, #32
 8000826:	603b      	str	r3, [r7, #0]
 8000828:	683b      	ldr	r3, [r7, #0]

	GPIO_InitStructure.Pin=LED1_PIN; 
 800082a:	f44f 7300 	mov.w	r3, #512	@ 0x200
 800082e:	60fb      	str	r3, [r7, #12]
	GPIO_InitStructure.Mode=GPIO_MODE_OUTPUT_PP;  //ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½
 8000830:	2301      	movs	r3, #1
 8000832:	613b      	str	r3, [r7, #16]
	GPIO_InitStructure.Pull=GPIO_PULLUP;          //ï¿½ï¿½ï¿½ï¿½
 8000834:	2301      	movs	r3, #1
 8000836:	617b      	str	r3, [r7, #20]
	GPIO_InitStructure.Speed=GPIO_SPEED_HIGH;     //ï¿½ï¿½ï¿½ï¿½
 8000838:	2303      	movs	r3, #3
 800083a:	61bb      	str	r3, [r7, #24]
	HAL_GPIO_Init(LED1_PORT,&GPIO_InitStructure);
 800083c:	f107 030c 	add.w	r3, r7, #12
 8000840:	4619      	mov	r1, r3
 8000842:	4815      	ldr	r0, [pc, #84]	@ (8000898 <LED_Init+0xc8>)
 8000844:	f001 ff7c 	bl	8002740 <HAL_GPIO_Init>

	GPIO_InitStructure.Pin=LED2_PIN; 
 8000848:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800084c:	60fb      	str	r3, [r7, #12]
	HAL_GPIO_Init(LED2_PORT,&GPIO_InitStructure);
 800084e:	f107 030c 	add.w	r3, r7, #12
 8000852:	4619      	mov	r1, r3
 8000854:	4810      	ldr	r0, [pc, #64]	@ (8000898 <LED_Init+0xc8>)
 8000856:	f001 ff73 	bl	8002740 <HAL_GPIO_Init>

	GPIO_InitStructure.Pin=LED3_PIN;
 800085a:	2340      	movs	r3, #64	@ 0x40
 800085c:	60fb      	str	r3, [r7, #12]
	HAL_GPIO_Init(LED3_PORT,&GPIO_InitStructure);
 800085e:	f107 030c 	add.w	r3, r7, #12
 8000862:	4619      	mov	r1, r3
 8000864:	480c      	ldr	r0, [pc, #48]	@ (8000898 <LED_Init+0xc8>)
 8000866:	f001 ff6b 	bl	8002740 <HAL_GPIO_Init>

	HAL_GPIO_WritePin(LED1_PORT,LED1_PIN,GPIO_PIN_SET);	
 800086a:	2201      	movs	r2, #1
 800086c:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8000870:	4809      	ldr	r0, [pc, #36]	@ (8000898 <LED_Init+0xc8>)
 8000872:	f002 f901 	bl	8002a78 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(LED2_PORT,LED2_PIN,GPIO_PIN_SET);
 8000876:	2201      	movs	r2, #1
 8000878:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 800087c:	4806      	ldr	r0, [pc, #24]	@ (8000898 <LED_Init+0xc8>)
 800087e:	f002 f8fb 	bl	8002a78 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(LED3_PORT,LED3_PIN,GPIO_PIN_SET);
 8000882:	2201      	movs	r2, #1
 8000884:	2140      	movs	r1, #64	@ 0x40
 8000886:	4804      	ldr	r0, [pc, #16]	@ (8000898 <LED_Init+0xc8>)
 8000888:	f002 f8f6 	bl	8002a78 <HAL_GPIO_WritePin>
} 
 800088c:	bf00      	nop
 800088e:	3720      	adds	r7, #32
 8000890:	46bd      	mov	sp, r7
 8000892:	bd80      	pop	{r7, pc}
 8000894:	40023800 	.word	0x40023800
 8000898:	40021400 	.word	0x40021400

0800089c <main>:
void delay(u32 i)
{
	while(i--);
}
int main(void)
{
 800089c:	b580      	push	{r7, lr}
 800089e:	b084      	sub	sp, #16
 80008a0:	af02      	add	r7, sp, #8
	u8 i=0;
 80008a2:	2300      	movs	r3, #0
 80008a4:	71fb      	strb	r3, [r7, #7]
	u8 key=0;
 80008a6:	2300      	movs	r3, #0
 80008a8:	71bb      	strb	r3, [r7, #6]
	HAL_Init();
 80008aa:	f001 fd7b 	bl	80023a4 <HAL_Init>
	MX_GPIO_Init();
 80008ae:	f000 fa51 	bl	8000d54 <MX_GPIO_Init>
	SystemClock_Init(8,336,2,7);
 80008b2:	2307      	movs	r3, #7
 80008b4:	2202      	movs	r2, #2
 80008b6:	f44f 71a8 	mov.w	r1, #336	@ 0x150
 80008ba:	2008      	movs	r0, #8
 80008bc:	f000 fd74 	bl	80013a8 <SystemClock_Init>
	LED_Init();
 80008c0:	f7ff ff86 	bl	80007d0 <LED_Init>
	KEY_Init();
 80008c4:	f7ff fee2 	bl	800068c <KEY_Init>
	SysTick_Init(168);
 80008c8:	20a8      	movs	r0, #168	@ 0xa8
 80008ca:	f7ff fe49 	bl	8000560 <SysTick_Init>
	TIM3_Init(20000-1,16800-1);  //2s
 80008ce:	f244 119f 	movw	r1, #16799	@ 0x419f
 80008d2:	f644 601f 	movw	r0, #19999	@ 0x4e1f
 80008d6:	f001 fbad 	bl	8002034 <TIM3_Init>
	USART1_Init(115200);
 80008da:	f44f 30e1 	mov.w	r0, #115200	@ 0x1c200
 80008de:	f001 fc29 	bl	8002134 <USART1_Init>
	TIM14_CH1_PWM_Init(1000-1,1680-1);//20ms
 80008e2:	f240 618f 	movw	r1, #1679	@ 0x68f
 80008e6:	f240 30e7 	movw	r0, #999	@ 0x3e7
 80008ea:	f000 fbe5 	bl	80010b8 <TIM14_CH1_PWM_Init>
	servo_init();
 80008ee:	f000 fa81 	bl	8000df4 <servo_init>
	TFTLCD_Init();
 80008f2:	f000 ff97 	bl	8001824 <TFTLCD_Init>
	BEEP_Init();
 80008f6:	f7ff fe9b 	bl	8000630 <BEEP_Init>
	FRONT_COLOR=BLACK;
 80008fa:	4bb1      	ldr	r3, [pc, #708]	@ (8000bc0 <main+0x324>)
 80008fc:	2200      	movs	r2, #0
 80008fe:	801a      	strh	r2, [r3, #0]
	delay_ms(1000);
 8000900:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 8000904:	f7ff fe7c 	bl	8000600 <delay_ms>
	LED3=!LED3;
 8000908:	4bae      	ldr	r3, [pc, #696]	@ (8000bc4 <main+0x328>)
 800090a:	681b      	ldr	r3, [r3, #0]
 800090c:	2b00      	cmp	r3, #0
 800090e:	bf0c      	ite	eq
 8000910:	2301      	moveq	r3, #1
 8000912:	2300      	movne	r3, #0
 8000914:	b2da      	uxtb	r2, r3
 8000916:	4bab      	ldr	r3, [pc, #684]	@ (8000bc4 <main+0x328>)
 8000918:	601a      	str	r2, [r3, #0]

	while(1)
	{
		key=KEY_Scan(0);
 800091a:	2000      	movs	r0, #0
 800091c:	f7ff fef6 	bl	800070c <KEY_Scan>
 8000920:	4603      	mov	r3, r0
 8000922:	71bb      	strb	r3, [r7, #6]
		switch(key)
 8000924:	79bb      	ldrb	r3, [r7, #6]
 8000926:	3b01      	subs	r3, #1
 8000928:	2b03      	cmp	r3, #3
 800092a:	d837      	bhi.n	800099c <main+0x100>
 800092c:	a201      	add	r2, pc, #4	@ (adr r2, 8000934 <main+0x98>)
 800092e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000932:	bf00      	nop
 8000934:	08000945 	.word	0x08000945
 8000938:	08000987 	.word	0x08000987
 800093c:	0800095b 	.word	0x0800095b
 8000940:	08000971 	.word	0x08000971
		{
		case KEY_UP_PRESS:
			servo_angle[0]+=step;
 8000944:	4ba0      	ldr	r3, [pc, #640]	@ (8000bc8 <main+0x32c>)
 8000946:	edd3 7a00 	vldr	s15, [r3]
 800094a:	eeb2 7a04 	vmov.f32	s14, #36	@ 0x41200000  10.0
 800094e:	ee77 7a87 	vadd.f32	s15, s15, s14
 8000952:	4b9d      	ldr	r3, [pc, #628]	@ (8000bc8 <main+0x32c>)
 8000954:	edc3 7a00 	vstr	s15, [r3]
			break;
 8000958:	e021      	b.n	800099e <main+0x102>
		case KEY1_PRESS:
			servo_angle[0]-=step;
 800095a:	4b9b      	ldr	r3, [pc, #620]	@ (8000bc8 <main+0x32c>)
 800095c:	edd3 7a00 	vldr	s15, [r3]
 8000960:	eeb2 7a04 	vmov.f32	s14, #36	@ 0x41200000  10.0
 8000964:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8000968:	4b97      	ldr	r3, [pc, #604]	@ (8000bc8 <main+0x32c>)
 800096a:	edc3 7a00 	vstr	s15, [r3]
			break;
 800096e:	e016      	b.n	800099e <main+0x102>
		case KEY2_PRESS:
			servo_angle[1]+=step;
 8000970:	4b95      	ldr	r3, [pc, #596]	@ (8000bc8 <main+0x32c>)
 8000972:	edd3 7a01 	vldr	s15, [r3, #4]
 8000976:	eeb2 7a04 	vmov.f32	s14, #36	@ 0x41200000  10.0
 800097a:	ee77 7a87 	vadd.f32	s15, s15, s14
 800097e:	4b92      	ldr	r3, [pc, #584]	@ (8000bc8 <main+0x32c>)
 8000980:	edc3 7a01 	vstr	s15, [r3, #4]
			break;
 8000984:	e00b      	b.n	800099e <main+0x102>
		case KEY0_PRESS:
			servo_angle[1]-=step;
 8000986:	4b90      	ldr	r3, [pc, #576]	@ (8000bc8 <main+0x32c>)
 8000988:	edd3 7a01 	vldr	s15, [r3, #4]
 800098c:	eeb2 7a04 	vmov.f32	s14, #36	@ 0x41200000  10.0
 8000990:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8000994:	4b8c      	ldr	r3, [pc, #560]	@ (8000bc8 <main+0x32c>)
 8000996:	edc3 7a01 	vstr	s15, [r3, #4]
			break;
 800099a:	e000      	b.n	800099e <main+0x102>
		default:
			break;
 800099c:	bf00      	nop
		}

		LCD_ShowNum(10,220,openmv[0],24,24);
 800099e:	4b8b      	ldr	r3, [pc, #556]	@ (8000bcc <main+0x330>)
 80009a0:	f9b3 3000 	ldrsh.w	r3, [r3]
 80009a4:	461a      	mov	r2, r3
 80009a6:	2318      	movs	r3, #24
 80009a8:	9300      	str	r3, [sp, #0]
 80009aa:	2318      	movs	r3, #24
 80009ac:	21dc      	movs	r1, #220	@ 0xdc
 80009ae:	200a      	movs	r0, #10
 80009b0:	f001 fa80 	bl	8001eb4 <LCD_ShowNum>
		LCD_ShowNum(10,240,openmv[1],24,24);
 80009b4:	4b85      	ldr	r3, [pc, #532]	@ (8000bcc <main+0x330>)
 80009b6:	f9b3 3002 	ldrsh.w	r3, [r3, #2]
 80009ba:	461a      	mov	r2, r3
 80009bc:	2318      	movs	r3, #24
 80009be:	9300      	str	r3, [sp, #0]
 80009c0:	2318      	movs	r3, #24
 80009c2:	21f0      	movs	r1, #240	@ 0xf0
 80009c4:	200a      	movs	r0, #10
 80009c6:	f001 fa75 	bl	8001eb4 <LCD_ShowNum>
		LCD_ShowNum(10,260,openmv[2],24,24);
 80009ca:	4b80      	ldr	r3, [pc, #512]	@ (8000bcc <main+0x330>)
 80009cc:	f9b3 3004 	ldrsh.w	r3, [r3, #4]
 80009d0:	461a      	mov	r2, r3
 80009d2:	2318      	movs	r3, #24
 80009d4:	9300      	str	r3, [sp, #0]
 80009d6:	2318      	movs	r3, #24
 80009d8:	f44f 7182 	mov.w	r1, #260	@ 0x104
 80009dc:	200a      	movs	r0, #10
 80009de:	f001 fa69 	bl	8001eb4 <LCD_ShowNum>
		LCD_ShowNum(10,280,openmv[3],24,24);
 80009e2:	4b7a      	ldr	r3, [pc, #488]	@ (8000bcc <main+0x330>)
 80009e4:	f9b3 3006 	ldrsh.w	r3, [r3, #6]
 80009e8:	461a      	mov	r2, r3
 80009ea:	2318      	movs	r3, #24
 80009ec:	9300      	str	r3, [sp, #0]
 80009ee:	2318      	movs	r3, #24
 80009f0:	f44f 718c 	mov.w	r1, #280	@ 0x118
 80009f4:	200a      	movs	r0, #10
 80009f6:	f001 fa5d 	bl	8001eb4 <LCD_ShowNum>
		LCD_ShowNum(10,300,openmv[4],24,24);
 80009fa:	4b74      	ldr	r3, [pc, #464]	@ (8000bcc <main+0x330>)
 80009fc:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
 8000a00:	461a      	mov	r2, r3
 8000a02:	2318      	movs	r3, #24
 8000a04:	9300      	str	r3, [sp, #0]
 8000a06:	2318      	movs	r3, #24
 8000a08:	f44f 7196 	mov.w	r1, #300	@ 0x12c
 8000a0c:	200a      	movs	r0, #10
 8000a0e:	f001 fa51 	bl	8001eb4 <LCD_ShowNum>
		LCD_ShowNum(10,320,openmv[5],24,24);
 8000a12:	4b6e      	ldr	r3, [pc, #440]	@ (8000bcc <main+0x330>)
 8000a14:	f9b3 300a 	ldrsh.w	r3, [r3, #10]
 8000a18:	461a      	mov	r2, r3
 8000a1a:	2318      	movs	r3, #24
 8000a1c:	9300      	str	r3, [sp, #0]
 8000a1e:	2318      	movs	r3, #24
 8000a20:	f44f 71a0 	mov.w	r1, #320	@ 0x140
 8000a24:	200a      	movs	r0, #10
 8000a26:	f001 fa45 	bl	8001eb4 <LCD_ShowNum>
		LCD_ShowNum(10,340,openmv[6],24,24);
 8000a2a:	4b68      	ldr	r3, [pc, #416]	@ (8000bcc <main+0x330>)
 8000a2c:	f9b3 300c 	ldrsh.w	r3, [r3, #12]
 8000a30:	461a      	mov	r2, r3
 8000a32:	2318      	movs	r3, #24
 8000a34:	9300      	str	r3, [sp, #0]
 8000a36:	2318      	movs	r3, #24
 8000a38:	f44f 71aa 	mov.w	r1, #340	@ 0x154
 8000a3c:	200a      	movs	r0, #10
 8000a3e:	f001 fa39 	bl	8001eb4 <LCD_ShowNum>
		LCD_ShowNum(10,360,openmv[7],24,24);
 8000a42:	4b62      	ldr	r3, [pc, #392]	@ (8000bcc <main+0x330>)
 8000a44:	f9b3 300e 	ldrsh.w	r3, [r3, #14]
 8000a48:	461a      	mov	r2, r3
 8000a4a:	2318      	movs	r3, #24
 8000a4c:	9300      	str	r3, [sp, #0]
 8000a4e:	2318      	movs	r3, #24
 8000a50:	f44f 71b4 	mov.w	r1, #360	@ 0x168
 8000a54:	200a      	movs	r0, #10
 8000a56:	f001 fa2d 	bl	8001eb4 <LCD_ShowNum>
		LCD_ShowNum(10,380,openmv[8],24,24);
 8000a5a:	4b5c      	ldr	r3, [pc, #368]	@ (8000bcc <main+0x330>)
 8000a5c:	f9b3 3010 	ldrsh.w	r3, [r3, #16]
 8000a60:	461a      	mov	r2, r3
 8000a62:	2318      	movs	r3, #24
 8000a64:	9300      	str	r3, [sp, #0]
 8000a66:	2318      	movs	r3, #24
 8000a68:	f44f 71be 	mov.w	r1, #380	@ 0x17c
 8000a6c:	200a      	movs	r0, #10
 8000a6e:	f001 fa21 	bl	8001eb4 <LCD_ShowNum>
		LCD_ShowNum(40,400,servo_angle[1],24,24);
 8000a72:	4b55      	ldr	r3, [pc, #340]	@ (8000bc8 <main+0x32c>)
 8000a74:	edd3 7a01 	vldr	s15, [r3, #4]
 8000a78:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8000a7c:	2318      	movs	r3, #24
 8000a7e:	9300      	str	r3, [sp, #0]
 8000a80:	2318      	movs	r3, #24
 8000a82:	ee17 2a90 	vmov	r2, s15
 8000a86:	f44f 71c8 	mov.w	r1, #400	@ 0x190
 8000a8a:	2028      	movs	r0, #40	@ 0x28
 8000a8c:	f001 fa12 	bl	8001eb4 <LCD_ShowNum>
		LCD_ShowNum(40,420,servo_angle[0],24,24);
 8000a90:	4b4d      	ldr	r3, [pc, #308]	@ (8000bc8 <main+0x32c>)
 8000a92:	edd3 7a00 	vldr	s15, [r3]
 8000a96:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8000a9a:	2318      	movs	r3, #24
 8000a9c:	9300      	str	r3, [sp, #0]
 8000a9e:	2318      	movs	r3, #24
 8000aa0:	ee17 2a90 	vmov	r2, s15
 8000aa4:	f44f 71d2 	mov.w	r1, #420	@ 0x1a4
 8000aa8:	2028      	movs	r0, #40	@ 0x28
 8000aaa:	f001 fa03 	bl	8001eb4 <LCD_ShowNum>

		switch(openmv[5])
 8000aae:	4b47      	ldr	r3, [pc, #284]	@ (8000bcc <main+0x330>)
 8000ab0:	f9b3 300a 	ldrsh.w	r3, [r3, #10]
 8000ab4:	2b06      	cmp	r3, #6
 8000ab6:	f200 8107 	bhi.w	8000cc8 <main+0x42c>
 8000aba:	a201      	add	r2, pc, #4	@ (adr r2, 8000ac0 <main+0x224>)
 8000abc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000ac0:	08000add 	.word	0x08000add
 8000ac4:	08000b0b 	.word	0x08000b0b
 8000ac8:	08000b33 	.word	0x08000b33
 8000acc:	08000b75 	.word	0x08000b75
 8000ad0:	08000be5 	.word	0x08000be5
 8000ad4:	08000c31 	.word	0x08000c31
 8000ad8:	08000c7d 	.word	0x08000c7d
		{
		case 0:
			if(lighton==1)
 8000adc:	4b3c      	ldr	r3, [pc, #240]	@ (8000bd0 <main+0x334>)
 8000ade:	681b      	ldr	r3, [r3, #0]
 8000ae0:	2b01      	cmp	r3, #1
 8000ae2:	d10b      	bne.n	8000afc <main+0x260>
			{
				LED3=!LED3;
 8000ae4:	4b37      	ldr	r3, [pc, #220]	@ (8000bc4 <main+0x328>)
 8000ae6:	681b      	ldr	r3, [r3, #0]
 8000ae8:	2b00      	cmp	r3, #0
 8000aea:	bf0c      	ite	eq
 8000aec:	2301      	moveq	r3, #1
 8000aee:	2300      	movne	r3, #0
 8000af0:	b2da      	uxtb	r2, r3
 8000af2:	4b34      	ldr	r3, [pc, #208]	@ (8000bc4 <main+0x328>)
 8000af4:	601a      	str	r2, [r3, #0]
				lighton=0;
 8000af6:	4b36      	ldr	r3, [pc, #216]	@ (8000bd0 <main+0x334>)
 8000af8:	2200      	movs	r2, #0
 8000afa:	601a      	str	r2, [r3, #0]
			}
			servo_angle[0]=90;
 8000afc:	4b32      	ldr	r3, [pc, #200]	@ (8000bc8 <main+0x32c>)
 8000afe:	4a35      	ldr	r2, [pc, #212]	@ (8000bd4 <main+0x338>)
 8000b00:	601a      	str	r2, [r3, #0]
			servo_angle[1]=90;
 8000b02:	4b31      	ldr	r3, [pc, #196]	@ (8000bc8 <main+0x32c>)
 8000b04:	4a33      	ldr	r2, [pc, #204]	@ (8000bd4 <main+0x338>)
 8000b06:	605a      	str	r2, [r3, #4]
			break;
 8000b08:	e0e1      	b.n	8000cce <main+0x432>
		case 1:
			if(lighton==0)
 8000b0a:	4b31      	ldr	r3, [pc, #196]	@ (8000bd0 <main+0x334>)
 8000b0c:	681b      	ldr	r3, [r3, #0]
 8000b0e:	2b00      	cmp	r3, #0
 8000b10:	d10b      	bne.n	8000b2a <main+0x28e>
			{
				LED3=!LED3;
 8000b12:	4b2c      	ldr	r3, [pc, #176]	@ (8000bc4 <main+0x328>)
 8000b14:	681b      	ldr	r3, [r3, #0]
 8000b16:	2b00      	cmp	r3, #0
 8000b18:	bf0c      	ite	eq
 8000b1a:	2301      	moveq	r3, #1
 8000b1c:	2300      	movne	r3, #0
 8000b1e:	b2da      	uxtb	r2, r3
 8000b20:	4b28      	ldr	r3, [pc, #160]	@ (8000bc4 <main+0x328>)
 8000b22:	601a      	str	r2, [r3, #0]
				lighton=1;
 8000b24:	4b2a      	ldr	r3, [pc, #168]	@ (8000bd0 <main+0x334>)
 8000b26:	2201      	movs	r2, #1
 8000b28:	601a      	str	r2, [r3, #0]
			}
			lasertrack(1);
 8000b2a:	2001      	movs	r0, #1
 8000b2c:	f000 f9b2 	bl	8000e94 <lasertrack>
			break;
 8000b30:	e0cd      	b.n	8000cce <main+0x432>
		case 2:
			if(lighton==0)
 8000b32:	4b27      	ldr	r3, [pc, #156]	@ (8000bd0 <main+0x334>)
 8000b34:	681b      	ldr	r3, [r3, #0]
 8000b36:	2b00      	cmp	r3, #0
 8000b38:	d10b      	bne.n	8000b52 <main+0x2b6>
			{
				LED3=!LED3;
 8000b3a:	4b22      	ldr	r3, [pc, #136]	@ (8000bc4 <main+0x328>)
 8000b3c:	681b      	ldr	r3, [r3, #0]
 8000b3e:	2b00      	cmp	r3, #0
 8000b40:	bf0c      	ite	eq
 8000b42:	2301      	moveq	r3, #1
 8000b44:	2300      	movne	r3, #0
 8000b46:	b2da      	uxtb	r2, r3
 8000b48:	4b1e      	ldr	r3, [pc, #120]	@ (8000bc4 <main+0x328>)
 8000b4a:	601a      	str	r2, [r3, #0]
				lighton=1;
 8000b4c:	4b20      	ldr	r3, [pc, #128]	@ (8000bd0 <main+0x334>)
 8000b4e:	2201      	movs	r2, #1
 8000b50:	601a      	str	r2, [r3, #0]
			}
			if(hitflag==0)
 8000b52:	4b21      	ldr	r3, [pc, #132]	@ (8000bd8 <main+0x33c>)
 8000b54:	681b      	ldr	r3, [r3, #0]
 8000b56:	2b00      	cmp	r3, #0
 8000b58:	d103      	bne.n	8000b62 <main+0x2c6>
			lasertrack(1);
 8000b5a:	2001      	movs	r0, #1
 8000b5c:	f000 f99a 	bl	8000e94 <lasertrack>
			else if(hitflag==1)
			lasertrack(2);
			break;
 8000b60:	e0b4      	b.n	8000ccc <main+0x430>
			else if(hitflag==1)
 8000b62:	4b1d      	ldr	r3, [pc, #116]	@ (8000bd8 <main+0x33c>)
 8000b64:	681b      	ldr	r3, [r3, #0]
 8000b66:	2b01      	cmp	r3, #1
 8000b68:	f040 80b0 	bne.w	8000ccc <main+0x430>
			lasertrack(2);
 8000b6c:	2002      	movs	r0, #2
 8000b6e:	f000 f991 	bl	8000e94 <lasertrack>
			break;
 8000b72:	e0ab      	b.n	8000ccc <main+0x430>
		case 3:
			if(lighton==1)
 8000b74:	4b16      	ldr	r3, [pc, #88]	@ (8000bd0 <main+0x334>)
 8000b76:	681b      	ldr	r3, [r3, #0]
 8000b78:	2b01      	cmp	r3, #1
 8000b7a:	d10b      	bne.n	8000b94 <main+0x2f8>
			{
				LED3=!LED3;
 8000b7c:	4b11      	ldr	r3, [pc, #68]	@ (8000bc4 <main+0x328>)
 8000b7e:	681b      	ldr	r3, [r3, #0]
 8000b80:	2b00      	cmp	r3, #0
 8000b82:	bf0c      	ite	eq
 8000b84:	2301      	moveq	r3, #1
 8000b86:	2300      	movne	r3, #0
 8000b88:	b2da      	uxtb	r2, r3
 8000b8a:	4b0e      	ldr	r3, [pc, #56]	@ (8000bc4 <main+0x328>)
 8000b8c:	601a      	str	r2, [r3, #0]
				lighton=0;
 8000b8e:	4b10      	ldr	r3, [pc, #64]	@ (8000bd0 <main+0x334>)
 8000b90:	2200      	movs	r2, #0
 8000b92:	601a      	str	r2, [r3, #0]
			}
			LCD_Fill(10,60,160,200,WHITE);
 8000b94:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8000b98:	9300      	str	r3, [sp, #0]
 8000b9a:	23c8      	movs	r3, #200	@ 0xc8
 8000b9c:	22a0      	movs	r2, #160	@ 0xa0
 8000b9e:	213c      	movs	r1, #60	@ 0x3c
 8000ba0:	200a      	movs	r0, #10
 8000ba2:	f001 f865 	bl	8001c70 <LCD_Fill>
			LCD_ShowString(10,100,tftlcd_data.width,tftlcd_data.height,24,"Triangle");
 8000ba6:	4b0d      	ldr	r3, [pc, #52]	@ (8000bdc <main+0x340>)
 8000ba8:	881a      	ldrh	r2, [r3, #0]
 8000baa:	4b0c      	ldr	r3, [pc, #48]	@ (8000bdc <main+0x340>)
 8000bac:	885b      	ldrh	r3, [r3, #2]
 8000bae:	490c      	ldr	r1, [pc, #48]	@ (8000be0 <main+0x344>)
 8000bb0:	9101      	str	r1, [sp, #4]
 8000bb2:	2118      	movs	r1, #24
 8000bb4:	9100      	str	r1, [sp, #0]
 8000bb6:	2164      	movs	r1, #100	@ 0x64
 8000bb8:	200a      	movs	r0, #10
 8000bba:	f001 f9ed 	bl	8001f98 <LCD_ShowString>
			break;
 8000bbe:	e086      	b.n	8000cce <main+0x432>
 8000bc0:	200001a4 	.word	0x200001a4
 8000bc4:	42428298 	.word	0x42428298
 8000bc8:	20000004 	.word	0x20000004
 8000bcc:	20000308 	.word	0x20000308
 8000bd0:	2000009c 	.word	0x2000009c
 8000bd4:	42b40000 	.word	0x42b40000
 8000bd8:	200000a0 	.word	0x200000a0
 8000bdc:	200001a8 	.word	0x200001a8
 8000be0:	080060c0 	.word	0x080060c0
		case 4:
			if(lighton==1)
 8000be4:	4b52      	ldr	r3, [pc, #328]	@ (8000d30 <main+0x494>)
 8000be6:	681b      	ldr	r3, [r3, #0]
 8000be8:	2b01      	cmp	r3, #1
 8000bea:	d10b      	bne.n	8000c04 <main+0x368>
			{
				LED3=!LED3;
 8000bec:	4b51      	ldr	r3, [pc, #324]	@ (8000d34 <main+0x498>)
 8000bee:	681b      	ldr	r3, [r3, #0]
 8000bf0:	2b00      	cmp	r3, #0
 8000bf2:	bf0c      	ite	eq
 8000bf4:	2301      	moveq	r3, #1
 8000bf6:	2300      	movne	r3, #0
 8000bf8:	b2da      	uxtb	r2, r3
 8000bfa:	4b4e      	ldr	r3, [pc, #312]	@ (8000d34 <main+0x498>)
 8000bfc:	601a      	str	r2, [r3, #0]
				lighton=0;
 8000bfe:	4b4c      	ldr	r3, [pc, #304]	@ (8000d30 <main+0x494>)
 8000c00:	2200      	movs	r2, #0
 8000c02:	601a      	str	r2, [r3, #0]
			}
			LCD_Fill(10,60,160,200,WHITE);
 8000c04:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8000c08:	9300      	str	r3, [sp, #0]
 8000c0a:	23c8      	movs	r3, #200	@ 0xc8
 8000c0c:	22a0      	movs	r2, #160	@ 0xa0
 8000c0e:	213c      	movs	r1, #60	@ 0x3c
 8000c10:	200a      	movs	r0, #10
 8000c12:	f001 f82d 	bl	8001c70 <LCD_Fill>
			LCD_ShowString(10,120,tftlcd_data.width,tftlcd_data.height,24,"Square");
 8000c16:	4b48      	ldr	r3, [pc, #288]	@ (8000d38 <main+0x49c>)
 8000c18:	881a      	ldrh	r2, [r3, #0]
 8000c1a:	4b47      	ldr	r3, [pc, #284]	@ (8000d38 <main+0x49c>)
 8000c1c:	885b      	ldrh	r3, [r3, #2]
 8000c1e:	4947      	ldr	r1, [pc, #284]	@ (8000d3c <main+0x4a0>)
 8000c20:	9101      	str	r1, [sp, #4]
 8000c22:	2118      	movs	r1, #24
 8000c24:	9100      	str	r1, [sp, #0]
 8000c26:	2178      	movs	r1, #120	@ 0x78
 8000c28:	200a      	movs	r0, #10
 8000c2a:	f001 f9b5 	bl	8001f98 <LCD_ShowString>
			break;
 8000c2e:	e04e      	b.n	8000cce <main+0x432>
		case 5:
			if(lighton==1)
 8000c30:	4b3f      	ldr	r3, [pc, #252]	@ (8000d30 <main+0x494>)
 8000c32:	681b      	ldr	r3, [r3, #0]
 8000c34:	2b01      	cmp	r3, #1
 8000c36:	d10b      	bne.n	8000c50 <main+0x3b4>
			{
				LED3=!LED3;
 8000c38:	4b3e      	ldr	r3, [pc, #248]	@ (8000d34 <main+0x498>)
 8000c3a:	681b      	ldr	r3, [r3, #0]
 8000c3c:	2b00      	cmp	r3, #0
 8000c3e:	bf0c      	ite	eq
 8000c40:	2301      	moveq	r3, #1
 8000c42:	2300      	movne	r3, #0
 8000c44:	b2da      	uxtb	r2, r3
 8000c46:	4b3b      	ldr	r3, [pc, #236]	@ (8000d34 <main+0x498>)
 8000c48:	601a      	str	r2, [r3, #0]
				lighton=0;
 8000c4a:	4b39      	ldr	r3, [pc, #228]	@ (8000d30 <main+0x494>)
 8000c4c:	2200      	movs	r2, #0
 8000c4e:	601a      	str	r2, [r3, #0]
			}
			LCD_Fill(10,60,160,200,WHITE);
 8000c50:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8000c54:	9300      	str	r3, [sp, #0]
 8000c56:	23c8      	movs	r3, #200	@ 0xc8
 8000c58:	22a0      	movs	r2, #160	@ 0xa0
 8000c5a:	213c      	movs	r1, #60	@ 0x3c
 8000c5c:	200a      	movs	r0, #10
 8000c5e:	f001 f807 	bl	8001c70 <LCD_Fill>
			LCD_ShowString(10,140,tftlcd_data.width,tftlcd_data.height,24,"Pentagon");
 8000c62:	4b35      	ldr	r3, [pc, #212]	@ (8000d38 <main+0x49c>)
 8000c64:	881a      	ldrh	r2, [r3, #0]
 8000c66:	4b34      	ldr	r3, [pc, #208]	@ (8000d38 <main+0x49c>)
 8000c68:	885b      	ldrh	r3, [r3, #2]
 8000c6a:	4935      	ldr	r1, [pc, #212]	@ (8000d40 <main+0x4a4>)
 8000c6c:	9101      	str	r1, [sp, #4]
 8000c6e:	2118      	movs	r1, #24
 8000c70:	9100      	str	r1, [sp, #0]
 8000c72:	218c      	movs	r1, #140	@ 0x8c
 8000c74:	200a      	movs	r0, #10
 8000c76:	f001 f98f 	bl	8001f98 <LCD_ShowString>
			break;
 8000c7a:	e028      	b.n	8000cce <main+0x432>
		case 6:
			if(lighton==1)
 8000c7c:	4b2c      	ldr	r3, [pc, #176]	@ (8000d30 <main+0x494>)
 8000c7e:	681b      	ldr	r3, [r3, #0]
 8000c80:	2b01      	cmp	r3, #1
 8000c82:	d10b      	bne.n	8000c9c <main+0x400>
			{
				LED3=!LED3;
 8000c84:	4b2b      	ldr	r3, [pc, #172]	@ (8000d34 <main+0x498>)
 8000c86:	681b      	ldr	r3, [r3, #0]
 8000c88:	2b00      	cmp	r3, #0
 8000c8a:	bf0c      	ite	eq
 8000c8c:	2301      	moveq	r3, #1
 8000c8e:	2300      	movne	r3, #0
 8000c90:	b2da      	uxtb	r2, r3
 8000c92:	4b28      	ldr	r3, [pc, #160]	@ (8000d34 <main+0x498>)
 8000c94:	601a      	str	r2, [r3, #0]
				lighton=0;
 8000c96:	4b26      	ldr	r3, [pc, #152]	@ (8000d30 <main+0x494>)
 8000c98:	2200      	movs	r2, #0
 8000c9a:	601a      	str	r2, [r3, #0]
			}
			LCD_Fill(10,60,160,200,WHITE);
 8000c9c:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8000ca0:	9300      	str	r3, [sp, #0]
 8000ca2:	23c8      	movs	r3, #200	@ 0xc8
 8000ca4:	22a0      	movs	r2, #160	@ 0xa0
 8000ca6:	213c      	movs	r1, #60	@ 0x3c
 8000ca8:	200a      	movs	r0, #10
 8000caa:	f000 ffe1 	bl	8001c70 <LCD_Fill>
			LCD_ShowString(10,160,tftlcd_data.width,tftlcd_data.height,24,"Hexagon");
 8000cae:	4b22      	ldr	r3, [pc, #136]	@ (8000d38 <main+0x49c>)
 8000cb0:	881a      	ldrh	r2, [r3, #0]
 8000cb2:	4b21      	ldr	r3, [pc, #132]	@ (8000d38 <main+0x49c>)
 8000cb4:	885b      	ldrh	r3, [r3, #2]
 8000cb6:	4923      	ldr	r1, [pc, #140]	@ (8000d44 <main+0x4a8>)
 8000cb8:	9101      	str	r1, [sp, #4]
 8000cba:	2118      	movs	r1, #24
 8000cbc:	9100      	str	r1, [sp, #0]
 8000cbe:	21a0      	movs	r1, #160	@ 0xa0
 8000cc0:	200a      	movs	r0, #10
 8000cc2:	f001 f969 	bl	8001f98 <LCD_ShowString>
			break;
 8000cc6:	e002      	b.n	8000cce <main+0x432>
		default:
			break;
 8000cc8:	bf00      	nop
 8000cca:	e000      	b.n	8000cce <main+0x432>
			break;
 8000ccc:	bf00      	nop
		}
		SetServoAngle(5, servo_angle[1]);
 8000cce:	4b1e      	ldr	r3, [pc, #120]	@ (8000d48 <main+0x4ac>)
 8000cd0:	edd3 7a01 	vldr	s15, [r3, #4]
 8000cd4:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8000cd8:	ee17 1a90 	vmov	r1, s15
 8000cdc:	2005      	movs	r0, #5
 8000cde:	f000 f861 	bl	8000da4 <SetServoAngle>
		SetServoAngle(6, servo_angle[0]);
 8000ce2:	4b19      	ldr	r3, [pc, #100]	@ (8000d48 <main+0x4ac>)
 8000ce4:	edd3 7a00 	vldr	s15, [r3]
 8000ce8:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8000cec:	ee17 1a90 	vmov	r1, s15
 8000cf0:	2006      	movs	r0, #6
 8000cf2:	f000 f857 	bl	8000da4 <SetServoAngle>

		i++;
 8000cf6:	79fb      	ldrb	r3, [r7, #7]
 8000cf8:	3301      	adds	r3, #1
 8000cfa:	71fb      	strb	r3, [r7, #7]
		if(i%10==0)
 8000cfc:	79fa      	ldrb	r2, [r7, #7]
 8000cfe:	4b13      	ldr	r3, [pc, #76]	@ (8000d4c <main+0x4b0>)
 8000d00:	fba3 1302 	umull	r1, r3, r3, r2
 8000d04:	08d9      	lsrs	r1, r3, #3
 8000d06:	460b      	mov	r3, r1
 8000d08:	009b      	lsls	r3, r3, #2
 8000d0a:	440b      	add	r3, r1
 8000d0c:	005b      	lsls	r3, r3, #1
 8000d0e:	1ad3      	subs	r3, r2, r3
 8000d10:	b2db      	uxtb	r3, r3
 8000d12:	2b00      	cmp	r3, #0
 8000d14:	d108      	bne.n	8000d28 <main+0x48c>
		{
			LED1=!LED1;
 8000d16:	4b0e      	ldr	r3, [pc, #56]	@ (8000d50 <main+0x4b4>)
 8000d18:	681b      	ldr	r3, [r3, #0]
 8000d1a:	2b00      	cmp	r3, #0
 8000d1c:	bf0c      	ite	eq
 8000d1e:	2301      	moveq	r3, #1
 8000d20:	2300      	movne	r3, #0
 8000d22:	b2da      	uxtb	r2, r3
 8000d24:	4b0a      	ldr	r3, [pc, #40]	@ (8000d50 <main+0x4b4>)
 8000d26:	601a      	str	r2, [r3, #0]
		}
		delay_ms(10);
 8000d28:	200a      	movs	r0, #10
 8000d2a:	f7ff fc69 	bl	8000600 <delay_ms>
		key=KEY_Scan(0);
 8000d2e:	e5f4      	b.n	800091a <main+0x7e>
 8000d30:	2000009c 	.word	0x2000009c
 8000d34:	42428298 	.word	0x42428298
 8000d38:	200001a8 	.word	0x200001a8
 8000d3c:	080060cc 	.word	0x080060cc
 8000d40:	080060d4 	.word	0x080060d4
 8000d44:	080060e0 	.word	0x080060e0
 8000d48:	20000004 	.word	0x20000004
 8000d4c:	cccccccd 	.word	0xcccccccd
 8000d50:	424282a4 	.word	0x424282a4

08000d54 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000d54:	b480      	push	{r7}
 8000d56:	b083      	sub	sp, #12
 8000d58:	af00      	add	r7, sp, #0
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8000d5a:	2300      	movs	r3, #0
 8000d5c:	607b      	str	r3, [r7, #4]
 8000d5e:	4b10      	ldr	r3, [pc, #64]	@ (8000da0 <MX_GPIO_Init+0x4c>)
 8000d60:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000d62:	4a0f      	ldr	r2, [pc, #60]	@ (8000da0 <MX_GPIO_Init+0x4c>)
 8000d64:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8000d68:	6313      	str	r3, [r2, #48]	@ 0x30
 8000d6a:	4b0d      	ldr	r3, [pc, #52]	@ (8000da0 <MX_GPIO_Init+0x4c>)
 8000d6c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000d6e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8000d72:	607b      	str	r3, [r7, #4]
 8000d74:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000d76:	2300      	movs	r3, #0
 8000d78:	603b      	str	r3, [r7, #0]
 8000d7a:	4b09      	ldr	r3, [pc, #36]	@ (8000da0 <MX_GPIO_Init+0x4c>)
 8000d7c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000d7e:	4a08      	ldr	r2, [pc, #32]	@ (8000da0 <MX_GPIO_Init+0x4c>)
 8000d80:	f043 0301 	orr.w	r3, r3, #1
 8000d84:	6313      	str	r3, [r2, #48]	@ 0x30
 8000d86:	4b06      	ldr	r3, [pc, #24]	@ (8000da0 <MX_GPIO_Init+0x4c>)
 8000d88:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000d8a:	f003 0301 	and.w	r3, r3, #1
 8000d8e:	603b      	str	r3, [r7, #0]
 8000d90:	683b      	ldr	r3, [r7, #0]

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 8000d92:	bf00      	nop
 8000d94:	370c      	adds	r7, #12
 8000d96:	46bd      	mov	sp, r7
 8000d98:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d9c:	4770      	bx	lr
 8000d9e:	bf00      	nop
 8000da0:	40023800 	.word	0x40023800

08000da4 <SetServoAngle>:
float Kp = 0.1, Ki = 0, Kd = 0;
float panErrorSum = 0, tiltErrorSum = 0;
float lastPanError = 0, lastTiltError = 0;

void SetServoAngle(uint32_t channel, uint32_t angle)
{
 8000da4:	b580      	push	{r7, lr}
 8000da6:	b084      	sub	sp, #16
 8000da8:	af00      	add	r7, sp, #0
 8000daa:	6078      	str	r0, [r7, #4]
 8000dac:	6039      	str	r1, [r7, #0]
    uint32_t compare =50+angle*200/180;
 8000dae:	683b      	ldr	r3, [r7, #0]
 8000db0:	22c8      	movs	r2, #200	@ 0xc8
 8000db2:	fb02 f303 	mul.w	r3, r2, r3
 8000db6:	089b      	lsrs	r3, r3, #2
 8000db8:	4a0d      	ldr	r2, [pc, #52]	@ (8000df0 <SetServoAngle+0x4c>)
 8000dba:	fba2 2303 	umull	r2, r3, r2, r3
 8000dbe:	089b      	lsrs	r3, r3, #2
 8000dc0:	3332      	adds	r3, #50	@ 0x32
 8000dc2:	60fb      	str	r3, [r7, #12]
    switch(channel)
 8000dc4:	687b      	ldr	r3, [r7, #4]
 8000dc6:	2b05      	cmp	r3, #5
 8000dc8:	d003      	beq.n	8000dd2 <SetServoAngle+0x2e>
 8000dca:	687b      	ldr	r3, [r7, #4]
 8000dcc:	2b06      	cmp	r3, #6
 8000dce:	d005      	beq.n	8000ddc <SetServoAngle+0x38>
    		break;
    	case 6:
    		TIM14_SetCompare(6,compare);
    		break;
    	default:
    		break;
 8000dd0:	e009      	b.n	8000de6 <SetServoAngle+0x42>
    		  TIM14_SetCompare(5,compare);
 8000dd2:	68f9      	ldr	r1, [r7, #12]
 8000dd4:	2005      	movs	r0, #5
 8000dd6:	f000 fa07 	bl	80011e8 <TIM14_SetCompare>
    		break;
 8000dda:	e004      	b.n	8000de6 <SetServoAngle+0x42>
    		TIM14_SetCompare(6,compare);
 8000ddc:	68f9      	ldr	r1, [r7, #12]
 8000dde:	2006      	movs	r0, #6
 8000de0:	f000 fa02 	bl	80011e8 <TIM14_SetCompare>
    		break;
 8000de4:	bf00      	nop
    	}

}
 8000de6:	bf00      	nop
 8000de8:	3710      	adds	r7, #16
 8000dea:	46bd      	mov	sp, r7
 8000dec:	bd80      	pop	{r7, pc}
 8000dee:	bf00      	nop
 8000df0:	16c16c17 	.word	0x16c16c17

08000df4 <servo_init>:

void servo_init(void)
{
 8000df4:	b580      	push	{r7, lr}
 8000df6:	af00      	add	r7, sp, #0
    SetServoAngle(5, SERVO_MIDDLE_ANGLE);
 8000df8:	215a      	movs	r1, #90	@ 0x5a
 8000dfa:	2005      	movs	r0, #5
 8000dfc:	f7ff ffd2 	bl	8000da4 <SetServoAngle>
    SetServoAngle(6, SERVO_MIDDLE_ANGLE);
 8000e00:	215a      	movs	r1, #90	@ 0x5a
 8000e02:	2006      	movs	r0, #6
 8000e04:	f7ff ffce 	bl	8000da4 <SetServoAngle>
}
 8000e08:	bf00      	nop
 8000e0a:	bd80      	pop	{r7, pc}

08000e0c <PID_Control>:

float PID_Control(float error, float *errorSum, float* lastError) {
 8000e0c:	b480      	push	{r7}
 8000e0e:	b087      	sub	sp, #28
 8000e10:	af00      	add	r7, sp, #0
 8000e12:	ed87 0a03 	vstr	s0, [r7, #12]
 8000e16:	60b8      	str	r0, [r7, #8]
 8000e18:	6079      	str	r1, [r7, #4]
    *errorSum += error;  // ç§¯åé¨å
 8000e1a:	68bb      	ldr	r3, [r7, #8]
 8000e1c:	ed93 7a00 	vldr	s14, [r3]
 8000e20:	edd7 7a03 	vldr	s15, [r7, #12]
 8000e24:	ee77 7a27 	vadd.f32	s15, s14, s15
 8000e28:	68bb      	ldr	r3, [r7, #8]
 8000e2a:	edc3 7a00 	vstr	s15, [r3]
    float dError = error - *lastError;  // å¾®åé¨å
 8000e2e:	687b      	ldr	r3, [r7, #4]
 8000e30:	edd3 7a00 	vldr	s15, [r3]
 8000e34:	ed97 7a03 	vldr	s14, [r7, #12]
 8000e38:	ee77 7a67 	vsub.f32	s15, s14, s15
 8000e3c:	edc7 7a05 	vstr	s15, [r7, #20]
    *lastError = error;  // è®°å½ä¸ä¸ä¸ªè¯¯å·®
 8000e40:	687b      	ldr	r3, [r7, #4]
 8000e42:	68fa      	ldr	r2, [r7, #12]
 8000e44:	601a      	str	r2, [r3, #0]

    // è¿å PID æ§å¶è®¡ç®ç»æ
    return Kp * error + Ki * (*errorSum) + Kd * dError;
 8000e46:	4b10      	ldr	r3, [pc, #64]	@ (8000e88 <PID_Control+0x7c>)
 8000e48:	ed93 7a00 	vldr	s14, [r3]
 8000e4c:	edd7 7a03 	vldr	s15, [r7, #12]
 8000e50:	ee27 7a27 	vmul.f32	s14, s14, s15
 8000e54:	68bb      	ldr	r3, [r7, #8]
 8000e56:	edd3 6a00 	vldr	s13, [r3]
 8000e5a:	4b0c      	ldr	r3, [pc, #48]	@ (8000e8c <PID_Control+0x80>)
 8000e5c:	edd3 7a00 	vldr	s15, [r3]
 8000e60:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8000e64:	ee37 7a27 	vadd.f32	s14, s14, s15
 8000e68:	4b09      	ldr	r3, [pc, #36]	@ (8000e90 <PID_Control+0x84>)
 8000e6a:	edd3 6a00 	vldr	s13, [r3]
 8000e6e:	edd7 7a05 	vldr	s15, [r7, #20]
 8000e72:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8000e76:	ee77 7a27 	vadd.f32	s15, s14, s15
}
 8000e7a:	eeb0 0a67 	vmov.f32	s0, s15
 8000e7e:	371c      	adds	r7, #28
 8000e80:	46bd      	mov	sp, r7
 8000e82:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e86:	4770      	bx	lr
 8000e88:	2000000c 	.word	0x2000000c
 8000e8c:	200000bc 	.word	0x200000bc
 8000e90:	200000c0 	.word	0x200000c0

08000e94 <lasertrack>:

void lasertrack(int nodenum) {
 8000e94:	b580      	push	{r7, lr}
 8000e96:	b086      	sub	sp, #24
 8000e98:	af00      	add	r7, sp, #0
 8000e9a:	6078      	str	r0, [r7, #4]

	if(openmv[6]<250 && openmv[6]>0 && openmv[7]<250 && openmv[7]>0)
 8000e9c:	4b63      	ldr	r3, [pc, #396]	@ (800102c <lasertrack+0x198>)
 8000e9e:	f9b3 300c 	ldrsh.w	r3, [r3, #12]
 8000ea2:	2bf9      	cmp	r3, #249	@ 0xf9
 8000ea4:	dc6c      	bgt.n	8000f80 <lasertrack+0xec>
 8000ea6:	4b61      	ldr	r3, [pc, #388]	@ (800102c <lasertrack+0x198>)
 8000ea8:	f9b3 300c 	ldrsh.w	r3, [r3, #12]
 8000eac:	2b00      	cmp	r3, #0
 8000eae:	dd67      	ble.n	8000f80 <lasertrack+0xec>
 8000eb0:	4b5e      	ldr	r3, [pc, #376]	@ (800102c <lasertrack+0x198>)
 8000eb2:	f9b3 300e 	ldrsh.w	r3, [r3, #14]
 8000eb6:	2bf9      	cmp	r3, #249	@ 0xf9
 8000eb8:	dc62      	bgt.n	8000f80 <lasertrack+0xec>
 8000eba:	4b5c      	ldr	r3, [pc, #368]	@ (800102c <lasertrack+0x198>)
 8000ebc:	f9b3 300e 	ldrsh.w	r3, [r3, #14]
 8000ec0:	2b00      	cmp	r3, #0
 8000ec2:	dd5d      	ble.n	8000f80 <lasertrack+0xec>
	{
	//hitflag=0;
	targetX=openmv[2*nodenum-1];
 8000ec4:	687b      	ldr	r3, [r7, #4]
 8000ec6:	005b      	lsls	r3, r3, #1
 8000ec8:	3b01      	subs	r3, #1
 8000eca:	4a58      	ldr	r2, [pc, #352]	@ (800102c <lasertrack+0x198>)
 8000ecc:	f932 3013 	ldrsh.w	r3, [r2, r3, lsl #1]
 8000ed0:	461a      	mov	r2, r3
 8000ed2:	4b57      	ldr	r3, [pc, #348]	@ (8001030 <lasertrack+0x19c>)
 8000ed4:	601a      	str	r2, [r3, #0]
	targetY=openmv[2*nodenum];
 8000ed6:	687b      	ldr	r3, [r7, #4]
 8000ed8:	005b      	lsls	r3, r3, #1
 8000eda:	4a54      	ldr	r2, [pc, #336]	@ (800102c <lasertrack+0x198>)
 8000edc:	f932 3013 	ldrsh.w	r3, [r2, r3, lsl #1]
 8000ee0:	461a      	mov	r2, r3
 8000ee2:	4b54      	ldr	r3, [pc, #336]	@ (8001034 <lasertrack+0x1a0>)
 8000ee4:	601a      	str	r2, [r3, #0]
	laserX=openmv[6];
 8000ee6:	4b51      	ldr	r3, [pc, #324]	@ (800102c <lasertrack+0x198>)
 8000ee8:	f9b3 300c 	ldrsh.w	r3, [r3, #12]
 8000eec:	461a      	mov	r2, r3
 8000eee:	4b52      	ldr	r3, [pc, #328]	@ (8001038 <lasertrack+0x1a4>)
 8000ef0:	601a      	str	r2, [r3, #0]
	laserY=openmv[7];
 8000ef2:	4b4e      	ldr	r3, [pc, #312]	@ (800102c <lasertrack+0x198>)
 8000ef4:	f9b3 300e 	ldrsh.w	r3, [r3, #14]
 8000ef8:	461a      	mov	r2, r3
 8000efa:	4b50      	ldr	r3, [pc, #320]	@ (800103c <lasertrack+0x1a8>)
 8000efc:	601a      	str	r2, [r3, #0]
	int panError = targetX - laserX;
 8000efe:	4b4c      	ldr	r3, [pc, #304]	@ (8001030 <lasertrack+0x19c>)
 8000f00:	681a      	ldr	r2, [r3, #0]
 8000f02:	4b4d      	ldr	r3, [pc, #308]	@ (8001038 <lasertrack+0x1a4>)
 8000f04:	681b      	ldr	r3, [r3, #0]
 8000f06:	1ad3      	subs	r3, r2, r3
 8000f08:	617b      	str	r3, [r7, #20]
	int tiltError = targetY - laserY;
 8000f0a:	4b4a      	ldr	r3, [pc, #296]	@ (8001034 <lasertrack+0x1a0>)
 8000f0c:	681a      	ldr	r2, [r3, #0]
 8000f0e:	4b4b      	ldr	r3, [pc, #300]	@ (800103c <lasertrack+0x1a8>)
 8000f10:	681b      	ldr	r3, [r3, #0]
 8000f12:	1ad3      	subs	r3, r2, r3
 8000f14:	613b      	str	r3, [r7, #16]

    // è®¡ç® PID è¾åº
    float panOutput = PID_Control(panError, &panErrorSum, &lastPanError);
 8000f16:	697b      	ldr	r3, [r7, #20]
 8000f18:	ee07 3a90 	vmov	s15, r3
 8000f1c:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8000f20:	4947      	ldr	r1, [pc, #284]	@ (8001040 <lasertrack+0x1ac>)
 8000f22:	4848      	ldr	r0, [pc, #288]	@ (8001044 <lasertrack+0x1b0>)
 8000f24:	eeb0 0a67 	vmov.f32	s0, s15
 8000f28:	f7ff ff70 	bl	8000e0c <PID_Control>
 8000f2c:	ed87 0a03 	vstr	s0, [r7, #12]
    float tiltOutput = PID_Control(tiltError, &tiltErrorSum, &lastTiltError);
 8000f30:	693b      	ldr	r3, [r7, #16]
 8000f32:	ee07 3a90 	vmov	s15, r3
 8000f36:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8000f3a:	4943      	ldr	r1, [pc, #268]	@ (8001048 <lasertrack+0x1b4>)
 8000f3c:	4843      	ldr	r0, [pc, #268]	@ (800104c <lasertrack+0x1b8>)
 8000f3e:	eeb0 0a67 	vmov.f32	s0, s15
 8000f42:	f7ff ff63 	bl	8000e0c <PID_Control>
 8000f46:	ed87 0a02 	vstr	s0, [r7, #8]

    // å°è¾åºåºç¨äºèµæº
    servo_angle[1] -= panOutput;  // æ°´å¹³
 8000f4a:	4b41      	ldr	r3, [pc, #260]	@ (8001050 <lasertrack+0x1bc>)
 8000f4c:	ed93 7a01 	vldr	s14, [r3, #4]
 8000f50:	edd7 7a03 	vldr	s15, [r7, #12]
 8000f54:	ee77 7a67 	vsub.f32	s15, s14, s15
 8000f58:	4b3d      	ldr	r3, [pc, #244]	@ (8001050 <lasertrack+0x1bc>)
 8000f5a:	edc3 7a01 	vstr	s15, [r3, #4]
    servo_angle[0] -= tiltOutput;   //åç´
 8000f5e:	4b3c      	ldr	r3, [pc, #240]	@ (8001050 <lasertrack+0x1bc>)
 8000f60:	ed93 7a00 	vldr	s14, [r3]
 8000f64:	edd7 7a02 	vldr	s15, [r7, #8]
 8000f68:	ee77 7a67 	vsub.f32	s15, s14, s15
 8000f6c:	4b38      	ldr	r3, [pc, #224]	@ (8001050 <lasertrack+0x1bc>)
 8000f6e:	edc3 7a00 	vstr	s15, [r3]
    anglelimit(&servo_angle[1]);
 8000f72:	4838      	ldr	r0, [pc, #224]	@ (8001054 <lasertrack+0x1c0>)
 8000f74:	f000 f878 	bl	8001068 <anglelimit>
    anglelimit(&servo_angle[0]);
 8000f78:	4835      	ldr	r0, [pc, #212]	@ (8001050 <lasertrack+0x1bc>)
 8000f7a:	f000 f875 	bl	8001068 <anglelimit>
	{
 8000f7e:	e03e      	b.n	8000ffe <lasertrack+0x16a>
	}
	else if( (  (lastopenmv[1]<250&&lastopenmv[1]>0&&openmv[7]>250) || (lastopenmv[0]<250&&lastopenmv[0]>0&&openmv[6]>250)  )&& hitflag==lasthitflag)
 8000f80:	4b35      	ldr	r3, [pc, #212]	@ (8001058 <lasertrack+0x1c4>)
 8000f82:	f9b3 3002 	ldrsh.w	r3, [r3, #2]
 8000f86:	2bf9      	cmp	r3, #249	@ 0xf9
 8000f88:	dc09      	bgt.n	8000f9e <lasertrack+0x10a>
 8000f8a:	4b33      	ldr	r3, [pc, #204]	@ (8001058 <lasertrack+0x1c4>)
 8000f8c:	f9b3 3002 	ldrsh.w	r3, [r3, #2]
 8000f90:	2b00      	cmp	r3, #0
 8000f92:	dd04      	ble.n	8000f9e <lasertrack+0x10a>
 8000f94:	4b25      	ldr	r3, [pc, #148]	@ (800102c <lasertrack+0x198>)
 8000f96:	f9b3 300e 	ldrsh.w	r3, [r3, #14]
 8000f9a:	2bfa      	cmp	r3, #250	@ 0xfa
 8000f9c:	dc0e      	bgt.n	8000fbc <lasertrack+0x128>
 8000f9e:	4b2e      	ldr	r3, [pc, #184]	@ (8001058 <lasertrack+0x1c4>)
 8000fa0:	f9b3 3000 	ldrsh.w	r3, [r3]
 8000fa4:	2bf9      	cmp	r3, #249	@ 0xf9
 8000fa6:	dc2a      	bgt.n	8000ffe <lasertrack+0x16a>
 8000fa8:	4b2b      	ldr	r3, [pc, #172]	@ (8001058 <lasertrack+0x1c4>)
 8000faa:	f9b3 3000 	ldrsh.w	r3, [r3]
 8000fae:	2b00      	cmp	r3, #0
 8000fb0:	dd25      	ble.n	8000ffe <lasertrack+0x16a>
 8000fb2:	4b1e      	ldr	r3, [pc, #120]	@ (800102c <lasertrack+0x198>)
 8000fb4:	f9b3 300c 	ldrsh.w	r3, [r3, #12]
 8000fb8:	2bfa      	cmp	r3, #250	@ 0xfa
 8000fba:	dd20      	ble.n	8000ffe <lasertrack+0x16a>
 8000fbc:	4b27      	ldr	r3, [pc, #156]	@ (800105c <lasertrack+0x1c8>)
 8000fbe:	681a      	ldr	r2, [r3, #0]
 8000fc0:	4b27      	ldr	r3, [pc, #156]	@ (8001060 <lasertrack+0x1cc>)
 8000fc2:	681b      	ldr	r3, [r3, #0]
 8000fc4:	429a      	cmp	r2, r3
 8000fc6:	d11a      	bne.n	8000ffe <lasertrack+0x16a>
	{
		hitflag++;
 8000fc8:	4b24      	ldr	r3, [pc, #144]	@ (800105c <lasertrack+0x1c8>)
 8000fca:	681b      	ldr	r3, [r3, #0]
 8000fcc:	3301      	adds	r3, #1
 8000fce:	4a23      	ldr	r2, [pc, #140]	@ (800105c <lasertrack+0x1c8>)
 8000fd0:	6013      	str	r3, [r2, #0]
		BEEP=!BEEP;
 8000fd2:	4b24      	ldr	r3, [pc, #144]	@ (8001064 <lasertrack+0x1d0>)
 8000fd4:	681b      	ldr	r3, [r3, #0]
 8000fd6:	2b00      	cmp	r3, #0
 8000fd8:	bf0c      	ite	eq
 8000fda:	2301      	moveq	r3, #1
 8000fdc:	2300      	movne	r3, #0
 8000fde:	b2da      	uxtb	r2, r3
 8000fe0:	4b20      	ldr	r3, [pc, #128]	@ (8001064 <lasertrack+0x1d0>)
 8000fe2:	601a      	str	r2, [r3, #0]
		delay_ms(500);
 8000fe4:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 8000fe8:	f7ff fb0a 	bl	8000600 <delay_ms>
		BEEP=!BEEP;
 8000fec:	4b1d      	ldr	r3, [pc, #116]	@ (8001064 <lasertrack+0x1d0>)
 8000fee:	681b      	ldr	r3, [r3, #0]
 8000ff0:	2b00      	cmp	r3, #0
 8000ff2:	bf0c      	ite	eq
 8000ff4:	2301      	moveq	r3, #1
 8000ff6:	2300      	movne	r3, #0
 8000ff8:	b2da      	uxtb	r2, r3
 8000ffa:	4b1a      	ldr	r3, [pc, #104]	@ (8001064 <lasertrack+0x1d0>)
 8000ffc:	601a      	str	r2, [r3, #0]
		//LED3=!LED3;
	}
	lastopenmv[0]=openmv[6];
 8000ffe:	4b0b      	ldr	r3, [pc, #44]	@ (800102c <lasertrack+0x198>)
 8001000:	f9b3 200c 	ldrsh.w	r2, [r3, #12]
 8001004:	4b14      	ldr	r3, [pc, #80]	@ (8001058 <lasertrack+0x1c4>)
 8001006:	801a      	strh	r2, [r3, #0]
	lastopenmv[1]=openmv[7];
 8001008:	4b08      	ldr	r3, [pc, #32]	@ (800102c <lasertrack+0x198>)
 800100a:	f9b3 200e 	ldrsh.w	r2, [r3, #14]
 800100e:	4b12      	ldr	r3, [pc, #72]	@ (8001058 <lasertrack+0x1c4>)
 8001010:	805a      	strh	r2, [r3, #2]
	lasthitflag=hitflag;
 8001012:	4b12      	ldr	r3, [pc, #72]	@ (800105c <lasertrack+0x1c8>)
 8001014:	681b      	ldr	r3, [r3, #0]
 8001016:	4a12      	ldr	r2, [pc, #72]	@ (8001060 <lasertrack+0x1cc>)
 8001018:	6013      	str	r3, [r2, #0]
	delay_ms(500);
 800101a:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 800101e:	f7ff faef 	bl	8000600 <delay_ms>
}
 8001022:	bf00      	nop
 8001024:	3718      	adds	r7, #24
 8001026:	46bd      	mov	sp, r7
 8001028:	bd80      	pop	{r7, pc}
 800102a:	bf00      	nop
 800102c:	20000308 	.word	0x20000308
 8001030:	200000ac 	.word	0x200000ac
 8001034:	200000b0 	.word	0x200000b0
 8001038:	200000b4 	.word	0x200000b4
 800103c:	200000b8 	.word	0x200000b8
 8001040:	200000cc 	.word	0x200000cc
 8001044:	200000c4 	.word	0x200000c4
 8001048:	200000d0 	.word	0x200000d0
 800104c:	200000c8 	.word	0x200000c8
 8001050:	20000004 	.word	0x20000004
 8001054:	20000008 	.word	0x20000008
 8001058:	200000a8 	.word	0x200000a8
 800105c:	200000a0 	.word	0x200000a0
 8001060:	200000a4 	.word	0x200000a4
 8001064:	424282a0 	.word	0x424282a0

08001068 <anglelimit>:

void anglelimit(float* angle)
{
 8001068:	b480      	push	{r7}
 800106a:	b083      	sub	sp, #12
 800106c:	af00      	add	r7, sp, #0
 800106e:	6078      	str	r0, [r7, #4]
	if(*angle >SERVO_MAX_ANGLE)
 8001070:	687b      	ldr	r3, [r7, #4]
 8001072:	edd3 7a00 	vldr	s15, [r3]
 8001076:	ed9f 7a0e 	vldr	s14, [pc, #56]	@ 80010b0 <anglelimit+0x48>
 800107a:	eef4 7ac7 	vcmpe.f32	s15, s14
 800107e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001082:	dd02      	ble.n	800108a <anglelimit+0x22>
		*angle=SERVO_MAX_ANGLE;
 8001084:	687b      	ldr	r3, [r7, #4]
 8001086:	4a0b      	ldr	r2, [pc, #44]	@ (80010b4 <anglelimit+0x4c>)
 8001088:	601a      	str	r2, [r3, #0]
	if(*angle <SERVO_MIN_ANGLE)
 800108a:	687b      	ldr	r3, [r7, #4]
 800108c:	edd3 7a00 	vldr	s15, [r3]
 8001090:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8001094:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001098:	d400      	bmi.n	800109c <anglelimit+0x34>
		*angle=SERVO_MIN_ANGLE;
}
 800109a:	e003      	b.n	80010a4 <anglelimit+0x3c>
		*angle=SERVO_MIN_ANGLE;
 800109c:	687b      	ldr	r3, [r7, #4]
 800109e:	f04f 0200 	mov.w	r2, #0
 80010a2:	601a      	str	r2, [r3, #0]
}
 80010a4:	bf00      	nop
 80010a6:	370c      	adds	r7, #12
 80010a8:	46bd      	mov	sp, r7
 80010aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010ae:	4770      	bx	lr
 80010b0:	43340000 	.word	0x43340000
 80010b4:	43340000 	.word	0x43340000

080010b8 <TIM14_CH1_PWM_Init>:
TIM_HandleTypeDef TIM9_Handler;
TIM_OC_InitTypeDef TIM9_CH1Handler;
TIM_OC_InitTypeDef TIM9_CH2Handler;

void TIM14_CH1_PWM_Init(u16 per,u16 psc)
{
 80010b8:	b580      	push	{r7, lr}
 80010ba:	b082      	sub	sp, #8
 80010bc:	af00      	add	r7, sp, #0
 80010be:	4603      	mov	r3, r0
 80010c0:	460a      	mov	r2, r1
 80010c2:	80fb      	strh	r3, [r7, #6]
 80010c4:	4613      	mov	r3, r2
 80010c6:	80bb      	strh	r3, [r7, #4]
	TIM9_Handler.Instance=TIM9;
 80010c8:	4b1f      	ldr	r3, [pc, #124]	@ (8001148 <TIM14_CH1_PWM_Init+0x90>)
 80010ca:	4a20      	ldr	r2, [pc, #128]	@ (800114c <TIM14_CH1_PWM_Init+0x94>)
 80010cc:	601a      	str	r2, [r3, #0]
	TIM9_Handler.Init.Prescaler=psc;
 80010ce:	88bb      	ldrh	r3, [r7, #4]
 80010d0:	4a1d      	ldr	r2, [pc, #116]	@ (8001148 <TIM14_CH1_PWM_Init+0x90>)
 80010d2:	6053      	str	r3, [r2, #4]
	TIM9_Handler.Init.CounterMode=TIM_COUNTERMODE_UP;
 80010d4:	4b1c      	ldr	r3, [pc, #112]	@ (8001148 <TIM14_CH1_PWM_Init+0x90>)
 80010d6:	2200      	movs	r2, #0
 80010d8:	609a      	str	r2, [r3, #8]
	TIM9_Handler.Init.Period=per;
 80010da:	88fb      	ldrh	r3, [r7, #6]
 80010dc:	4a1a      	ldr	r2, [pc, #104]	@ (8001148 <TIM14_CH1_PWM_Init+0x90>)
 80010de:	60d3      	str	r3, [r2, #12]
	TIM9_Handler.Init.ClockDivision=TIM_CLOCKDIVISION_DIV1;
 80010e0:	4b19      	ldr	r3, [pc, #100]	@ (8001148 <TIM14_CH1_PWM_Init+0x90>)
 80010e2:	2200      	movs	r2, #0
 80010e4:	611a      	str	r2, [r3, #16]
	HAL_TIM_PWM_Init(&TIM9_Handler);
 80010e6:	4818      	ldr	r0, [pc, #96]	@ (8001148 <TIM14_CH1_PWM_Init+0x90>)
 80010e8:	f002 fa7c 	bl	80035e4 <HAL_TIM_PWM_Init>

	TIM9_CH1Handler.OCMode=TIM_OCMODE_PWM1;
 80010ec:	4b18      	ldr	r3, [pc, #96]	@ (8001150 <TIM14_CH1_PWM_Init+0x98>)
 80010ee:	2260      	movs	r2, #96	@ 0x60
 80010f0:	601a      	str	r2, [r3, #0]
	TIM9_CH1Handler.Pulse=per/2;
 80010f2:	88fb      	ldrh	r3, [r7, #6]
 80010f4:	085b      	lsrs	r3, r3, #1
 80010f6:	b29b      	uxth	r3, r3
 80010f8:	461a      	mov	r2, r3
 80010fa:	4b15      	ldr	r3, [pc, #84]	@ (8001150 <TIM14_CH1_PWM_Init+0x98>)
 80010fc:	605a      	str	r2, [r3, #4]
	TIM9_CH1Handler.OCPolarity=TIM_OCPOLARITY_HIGH;
 80010fe:	4b14      	ldr	r3, [pc, #80]	@ (8001150 <TIM14_CH1_PWM_Init+0x98>)
 8001100:	2200      	movs	r2, #0
 8001102:	609a      	str	r2, [r3, #8]
	HAL_TIM_PWM_ConfigChannel(&TIM9_Handler,&TIM9_CH1Handler,TIM_CHANNEL_1);
 8001104:	2200      	movs	r2, #0
 8001106:	4912      	ldr	r1, [pc, #72]	@ (8001150 <TIM14_CH1_PWM_Init+0x98>)
 8001108:	480f      	ldr	r0, [pc, #60]	@ (8001148 <TIM14_CH1_PWM_Init+0x90>)
 800110a:	f002 fc8b 	bl	8003a24 <HAL_TIM_PWM_ConfigChannel>

	TIM9_CH2Handler.OCMode = TIM_OCMODE_PWM1;
 800110e:	4b11      	ldr	r3, [pc, #68]	@ (8001154 <TIM14_CH1_PWM_Init+0x9c>)
 8001110:	2260      	movs	r2, #96	@ 0x60
 8001112:	601a      	str	r2, [r3, #0]
	TIM9_CH2Handler.Pulse = per / 2;
 8001114:	88fb      	ldrh	r3, [r7, #6]
 8001116:	085b      	lsrs	r3, r3, #1
 8001118:	b29b      	uxth	r3, r3
 800111a:	461a      	mov	r2, r3
 800111c:	4b0d      	ldr	r3, [pc, #52]	@ (8001154 <TIM14_CH1_PWM_Init+0x9c>)
 800111e:	605a      	str	r2, [r3, #4]
	TIM9_CH2Handler.OCPolarity = TIM_OCPOLARITY_HIGH;
 8001120:	4b0c      	ldr	r3, [pc, #48]	@ (8001154 <TIM14_CH1_PWM_Init+0x9c>)
 8001122:	2200      	movs	r2, #0
 8001124:	609a      	str	r2, [r3, #8]
	HAL_TIM_PWM_ConfigChannel(&TIM9_Handler, &TIM9_CH2Handler, TIM_CHANNEL_2);
 8001126:	2204      	movs	r2, #4
 8001128:	490a      	ldr	r1, [pc, #40]	@ (8001154 <TIM14_CH1_PWM_Init+0x9c>)
 800112a:	4807      	ldr	r0, [pc, #28]	@ (8001148 <TIM14_CH1_PWM_Init+0x90>)
 800112c:	f002 fc7a 	bl	8003a24 <HAL_TIM_PWM_ConfigChannel>

	// å¯å¨PWM
	HAL_TIM_PWM_Start(&TIM9_Handler,TIM_CHANNEL_1);
 8001130:	2100      	movs	r1, #0
 8001132:	4805      	ldr	r0, [pc, #20]	@ (8001148 <TIM14_CH1_PWM_Init+0x90>)
 8001134:	f002 faa6 	bl	8003684 <HAL_TIM_PWM_Start>
	HAL_TIM_PWM_Start(&TIM9_Handler,TIM_CHANNEL_2);
 8001138:	2104      	movs	r1, #4
 800113a:	4803      	ldr	r0, [pc, #12]	@ (8001148 <TIM14_CH1_PWM_Init+0x90>)
 800113c:	f002 faa2 	bl	8003684 <HAL_TIM_PWM_Start>

}
 8001140:	bf00      	nop
 8001142:	3708      	adds	r7, #8
 8001144:	46bd      	mov	sp, r7
 8001146:	bd80      	pop	{r7, pc}
 8001148:	200000d4 	.word	0x200000d4
 800114c:	40014000 	.word	0x40014000
 8001150:	2000011c 	.word	0x2000011c
 8001154:	20000138 	.word	0x20000138

08001158 <HAL_TIM_PWM_MspInit>:

void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 8001158:	b580      	push	{r7, lr}
 800115a:	b08a      	sub	sp, #40	@ 0x28
 800115c:	af00      	add	r7, sp, #0
 800115e:	6078      	str	r0, [r7, #4]
	GPIO_InitTypeDef GPIO_Initure;
	__HAL_RCC_TIM9_CLK_ENABLE();
 8001160:	2300      	movs	r3, #0
 8001162:	613b      	str	r3, [r7, #16]
 8001164:	4b1e      	ldr	r3, [pc, #120]	@ (80011e0 <HAL_TIM_PWM_MspInit+0x88>)
 8001166:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001168:	4a1d      	ldr	r2, [pc, #116]	@ (80011e0 <HAL_TIM_PWM_MspInit+0x88>)
 800116a:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800116e:	6453      	str	r3, [r2, #68]	@ 0x44
 8001170:	4b1b      	ldr	r3, [pc, #108]	@ (80011e0 <HAL_TIM_PWM_MspInit+0x88>)
 8001172:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001174:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8001178:	613b      	str	r3, [r7, #16]
 800117a:	693b      	ldr	r3, [r7, #16]
	__HAL_RCC_GPIOE_CLK_ENABLE();
 800117c:	2300      	movs	r3, #0
 800117e:	60fb      	str	r3, [r7, #12]
 8001180:	4b17      	ldr	r3, [pc, #92]	@ (80011e0 <HAL_TIM_PWM_MspInit+0x88>)
 8001182:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001184:	4a16      	ldr	r2, [pc, #88]	@ (80011e0 <HAL_TIM_PWM_MspInit+0x88>)
 8001186:	f043 0310 	orr.w	r3, r3, #16
 800118a:	6313      	str	r3, [r2, #48]	@ 0x30
 800118c:	4b14      	ldr	r3, [pc, #80]	@ (80011e0 <HAL_TIM_PWM_MspInit+0x88>)
 800118e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001190:	f003 0310 	and.w	r3, r3, #16
 8001194:	60fb      	str	r3, [r7, #12]
 8001196:	68fb      	ldr	r3, [r7, #12]

	GPIO_Initure.Pin=GPIO_PIN_5;
 8001198:	2320      	movs	r3, #32
 800119a:	617b      	str	r3, [r7, #20]
	GPIO_Initure.Mode=GPIO_MODE_AF_PP;
 800119c:	2302      	movs	r3, #2
 800119e:	61bb      	str	r3, [r7, #24]
	GPIO_Initure.Pull=GPIO_PULLUP;
 80011a0:	2301      	movs	r3, #1
 80011a2:	61fb      	str	r3, [r7, #28]
	GPIO_Initure.Speed=GPIO_SPEED_HIGH;
 80011a4:	2303      	movs	r3, #3
 80011a6:	623b      	str	r3, [r7, #32]
	GPIO_Initure.Alternate= GPIO_AF3_TIM9;
 80011a8:	2303      	movs	r3, #3
 80011aa:	627b      	str	r3, [r7, #36]	@ 0x24
	HAL_GPIO_Init(GPIOE,&GPIO_Initure);
 80011ac:	f107 0314 	add.w	r3, r7, #20
 80011b0:	4619      	mov	r1, r3
 80011b2:	480c      	ldr	r0, [pc, #48]	@ (80011e4 <HAL_TIM_PWM_MspInit+0x8c>)
 80011b4:	f001 fac4 	bl	8002740 <HAL_GPIO_Init>

	GPIO_Initure.Pin=GPIO_PIN_6;
 80011b8:	2340      	movs	r3, #64	@ 0x40
 80011ba:	617b      	str	r3, [r7, #20]
	GPIO_Initure.Mode=GPIO_MODE_AF_PP;
 80011bc:	2302      	movs	r3, #2
 80011be:	61bb      	str	r3, [r7, #24]
	GPIO_Initure.Pull=GPIO_PULLUP;
 80011c0:	2301      	movs	r3, #1
 80011c2:	61fb      	str	r3, [r7, #28]
	GPIO_Initure.Speed=GPIO_SPEED_HIGH;
 80011c4:	2303      	movs	r3, #3
 80011c6:	623b      	str	r3, [r7, #32]
	GPIO_Initure.Alternate= GPIO_AF3_TIM9;
 80011c8:	2303      	movs	r3, #3
 80011ca:	627b      	str	r3, [r7, #36]	@ 0x24
	HAL_GPIO_Init(GPIOE,&GPIO_Initure);
 80011cc:	f107 0314 	add.w	r3, r7, #20
 80011d0:	4619      	mov	r1, r3
 80011d2:	4804      	ldr	r0, [pc, #16]	@ (80011e4 <HAL_TIM_PWM_MspInit+0x8c>)
 80011d4:	f001 fab4 	bl	8002740 <HAL_GPIO_Init>
}
 80011d8:	bf00      	nop
 80011da:	3728      	adds	r7, #40	@ 0x28
 80011dc:	46bd      	mov	sp, r7
 80011de:	bd80      	pop	{r7, pc}
 80011e0:	40023800 	.word	0x40023800
 80011e4:	40021000 	.word	0x40021000

080011e8 <TIM14_SetCompare>:

void TIM14_SetCompare(u32 channel, u32 compare)
{
 80011e8:	b480      	push	{r7}
 80011ea:	b083      	sub	sp, #12
 80011ec:	af00      	add	r7, sp, #0
 80011ee:	6078      	str	r0, [r7, #4]
 80011f0:	6039      	str	r1, [r7, #0]
	switch(channel)
 80011f2:	687b      	ldr	r3, [r7, #4]
 80011f4:	2b05      	cmp	r3, #5
 80011f6:	d003      	beq.n	8001200 <TIM14_SetCompare+0x18>
 80011f8:	687b      	ldr	r3, [r7, #4]
 80011fa:	2b06      	cmp	r3, #6
 80011fc:	d004      	beq.n	8001208 <TIM14_SetCompare+0x20>
		break;
	case 6:
		TIM9->CCR2=compare;
		break;
	default:
		break;
 80011fe:	e007      	b.n	8001210 <TIM14_SetCompare+0x28>
		TIM9->CCR1=compare;
 8001200:	4a06      	ldr	r2, [pc, #24]	@ (800121c <TIM14_SetCompare+0x34>)
 8001202:	683b      	ldr	r3, [r7, #0]
 8001204:	6353      	str	r3, [r2, #52]	@ 0x34
		break;
 8001206:	e003      	b.n	8001210 <TIM14_SetCompare+0x28>
		TIM9->CCR2=compare;
 8001208:	4a04      	ldr	r2, [pc, #16]	@ (800121c <TIM14_SetCompare+0x34>)
 800120a:	683b      	ldr	r3, [r7, #0]
 800120c:	6393      	str	r3, [r2, #56]	@ 0x38
		break;
 800120e:	bf00      	nop
	}
}
 8001210:	bf00      	nop
 8001212:	370c      	adds	r7, #12
 8001214:	46bd      	mov	sp, r7
 8001216:	f85d 7b04 	ldr.w	r7, [sp], #4
 800121a:	4770      	bx	lr
 800121c:	40014000 	.word	0x40014000

08001220 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001220:	b480      	push	{r7}
 8001222:	b083      	sub	sp, #12
 8001224:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001226:	2300      	movs	r3, #0
 8001228:	607b      	str	r3, [r7, #4]
 800122a:	4b10      	ldr	r3, [pc, #64]	@ (800126c <HAL_MspInit+0x4c>)
 800122c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800122e:	4a0f      	ldr	r2, [pc, #60]	@ (800126c <HAL_MspInit+0x4c>)
 8001230:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8001234:	6453      	str	r3, [r2, #68]	@ 0x44
 8001236:	4b0d      	ldr	r3, [pc, #52]	@ (800126c <HAL_MspInit+0x4c>)
 8001238:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800123a:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800123e:	607b      	str	r3, [r7, #4]
 8001240:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001242:	2300      	movs	r3, #0
 8001244:	603b      	str	r3, [r7, #0]
 8001246:	4b09      	ldr	r3, [pc, #36]	@ (800126c <HAL_MspInit+0x4c>)
 8001248:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800124a:	4a08      	ldr	r2, [pc, #32]	@ (800126c <HAL_MspInit+0x4c>)
 800124c:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001250:	6413      	str	r3, [r2, #64]	@ 0x40
 8001252:	4b06      	ldr	r3, [pc, #24]	@ (800126c <HAL_MspInit+0x4c>)
 8001254:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001256:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800125a:	603b      	str	r3, [r7, #0]
 800125c:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800125e:	bf00      	nop
 8001260:	370c      	adds	r7, #12
 8001262:	46bd      	mov	sp, r7
 8001264:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001268:	4770      	bx	lr
 800126a:	bf00      	nop
 800126c:	40023800 	.word	0x40023800

08001270 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001270:	b480      	push	{r7}
 8001272:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8001274:	bf00      	nop
 8001276:	e7fd      	b.n	8001274 <NMI_Handler+0x4>

08001278 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001278:	b480      	push	{r7}
 800127a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 800127c:	bf00      	nop
 800127e:	e7fd      	b.n	800127c <HardFault_Handler+0x4>

08001280 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001280:	b480      	push	{r7}
 8001282:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001284:	bf00      	nop
 8001286:	e7fd      	b.n	8001284 <MemManage_Handler+0x4>

08001288 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001288:	b480      	push	{r7}
 800128a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 800128c:	bf00      	nop
 800128e:	e7fd      	b.n	800128c <BusFault_Handler+0x4>

08001290 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001290:	b480      	push	{r7}
 8001292:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001294:	bf00      	nop
 8001296:	e7fd      	b.n	8001294 <UsageFault_Handler+0x4>

08001298 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001298:	b480      	push	{r7}
 800129a:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 800129c:	bf00      	nop
 800129e:	46bd      	mov	sp, r7
 80012a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012a4:	4770      	bx	lr

080012a6 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80012a6:	b480      	push	{r7}
 80012a8:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80012aa:	bf00      	nop
 80012ac:	46bd      	mov	sp, r7
 80012ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012b2:	4770      	bx	lr

080012b4 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80012b4:	b480      	push	{r7}
 80012b6:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80012b8:	bf00      	nop
 80012ba:	46bd      	mov	sp, r7
 80012bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012c0:	4770      	bx	lr

080012c2 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80012c2:	b580      	push	{r7, lr}
 80012c4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80012c6:	f001 f8bf 	bl	8002448 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80012ca:	bf00      	nop
 80012cc:	bd80      	pop	{r7, pc}

080012ce <_read>:
  _kill(status, -1);
  while (1) {}    /* Make sure we hang here */
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 80012ce:	b580      	push	{r7, lr}
 80012d0:	b086      	sub	sp, #24
 80012d2:	af00      	add	r7, sp, #0
 80012d4:	60f8      	str	r0, [r7, #12]
 80012d6:	60b9      	str	r1, [r7, #8]
 80012d8:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80012da:	2300      	movs	r3, #0
 80012dc:	617b      	str	r3, [r7, #20]
 80012de:	e00a      	b.n	80012f6 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 80012e0:	f3af 8000 	nop.w
 80012e4:	4601      	mov	r1, r0
 80012e6:	68bb      	ldr	r3, [r7, #8]
 80012e8:	1c5a      	adds	r2, r3, #1
 80012ea:	60ba      	str	r2, [r7, #8]
 80012ec:	b2ca      	uxtb	r2, r1
 80012ee:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80012f0:	697b      	ldr	r3, [r7, #20]
 80012f2:	3301      	adds	r3, #1
 80012f4:	617b      	str	r3, [r7, #20]
 80012f6:	697a      	ldr	r2, [r7, #20]
 80012f8:	687b      	ldr	r3, [r7, #4]
 80012fa:	429a      	cmp	r2, r3
 80012fc:	dbf0      	blt.n	80012e0 <_read+0x12>
  }

  return len;
 80012fe:	687b      	ldr	r3, [r7, #4]
}
 8001300:	4618      	mov	r0, r3
 8001302:	3718      	adds	r7, #24
 8001304:	46bd      	mov	sp, r7
 8001306:	bd80      	pop	{r7, pc}

08001308 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8001308:	b580      	push	{r7, lr}
 800130a:	b086      	sub	sp, #24
 800130c:	af00      	add	r7, sp, #0
 800130e:	60f8      	str	r0, [r7, #12]
 8001310:	60b9      	str	r1, [r7, #8]
 8001312:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001314:	2300      	movs	r3, #0
 8001316:	617b      	str	r3, [r7, #20]
 8001318:	e009      	b.n	800132e <_write+0x26>
  {
    __io_putchar(*ptr++);
 800131a:	68bb      	ldr	r3, [r7, #8]
 800131c:	1c5a      	adds	r2, r3, #1
 800131e:	60ba      	str	r2, [r7, #8]
 8001320:	781b      	ldrb	r3, [r3, #0]
 8001322:	4618      	mov	r0, r3
 8001324:	f3af 8000 	nop.w
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001328:	697b      	ldr	r3, [r7, #20]
 800132a:	3301      	adds	r3, #1
 800132c:	617b      	str	r3, [r7, #20]
 800132e:	697a      	ldr	r2, [r7, #20]
 8001330:	687b      	ldr	r3, [r7, #4]
 8001332:	429a      	cmp	r2, r3
 8001334:	dbf1      	blt.n	800131a <_write+0x12>
  }
  return len;
 8001336:	687b      	ldr	r3, [r7, #4]
}
 8001338:	4618      	mov	r0, r3
 800133a:	3718      	adds	r7, #24
 800133c:	46bd      	mov	sp, r7
 800133e:	bd80      	pop	{r7, pc}

08001340 <_close>:

int _close(int file)
{
 8001340:	b480      	push	{r7}
 8001342:	b083      	sub	sp, #12
 8001344:	af00      	add	r7, sp, #0
 8001346:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8001348:	f04f 33ff 	mov.w	r3, #4294967295
}
 800134c:	4618      	mov	r0, r3
 800134e:	370c      	adds	r7, #12
 8001350:	46bd      	mov	sp, r7
 8001352:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001356:	4770      	bx	lr

08001358 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8001358:	b480      	push	{r7}
 800135a:	b083      	sub	sp, #12
 800135c:	af00      	add	r7, sp, #0
 800135e:	6078      	str	r0, [r7, #4]
 8001360:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8001362:	683b      	ldr	r3, [r7, #0]
 8001364:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8001368:	605a      	str	r2, [r3, #4]
  return 0;
 800136a:	2300      	movs	r3, #0
}
 800136c:	4618      	mov	r0, r3
 800136e:	370c      	adds	r7, #12
 8001370:	46bd      	mov	sp, r7
 8001372:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001376:	4770      	bx	lr

08001378 <_isatty>:

int _isatty(int file)
{
 8001378:	b480      	push	{r7}
 800137a:	b083      	sub	sp, #12
 800137c:	af00      	add	r7, sp, #0
 800137e:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8001380:	2301      	movs	r3, #1
}
 8001382:	4618      	mov	r0, r3
 8001384:	370c      	adds	r7, #12
 8001386:	46bd      	mov	sp, r7
 8001388:	f85d 7b04 	ldr.w	r7, [sp], #4
 800138c:	4770      	bx	lr

0800138e <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 800138e:	b480      	push	{r7}
 8001390:	b085      	sub	sp, #20
 8001392:	af00      	add	r7, sp, #0
 8001394:	60f8      	str	r0, [r7, #12]
 8001396:	60b9      	str	r1, [r7, #8]
 8001398:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 800139a:	2300      	movs	r3, #0
}
 800139c:	4618      	mov	r0, r3
 800139e:	3714      	adds	r7, #20
 80013a0:	46bd      	mov	sp, r7
 80013a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013a6:	4770      	bx	lr

080013a8 <SystemClock_Init>:
//ÂµÃÂµÂ½:Fvco=8*(336/8)=336Mhz
//     SYSCLK=336/2=168Mhz
//     Fusb=336/7=48Mhz
//Â·ÂµÂ»ÃÃÂµ:0,Â³ÃÂ¹Â¦;1,ÃÂ§Â°Ã
void SystemClock_Init(u32 pllm,u32 plln,u32 pllp,u32 pllq)
{
 80013a8:	b580      	push	{r7, lr}
 80013aa:	b098      	sub	sp, #96	@ 0x60
 80013ac:	af00      	add	r7, sp, #0
 80013ae:	60f8      	str	r0, [r7, #12]
 80013b0:	60b9      	str	r1, [r7, #8]
 80013b2:	607a      	str	r2, [r7, #4]
 80013b4:	603b      	str	r3, [r7, #0]
    HAL_StatusTypeDef ret = HAL_OK;
 80013b6:	2300      	movs	r3, #0
 80013b8:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
    RCC_OscInitTypeDef RCC_OscInitStructure;
    RCC_ClkInitTypeDef RCC_ClkInitStructure;

    __HAL_RCC_PWR_CLK_ENABLE(); //ÃÂ¹ÃÃPWRÃÂ±ÃÃ
 80013bc:	2300      	movs	r3, #0
 80013be:	617b      	str	r3, [r7, #20]
 80013c0:	4b32      	ldr	r3, [pc, #200]	@ (800148c <SystemClock_Init+0xe4>)
 80013c2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80013c4:	4a31      	ldr	r2, [pc, #196]	@ (800148c <SystemClock_Init+0xe4>)
 80013c6:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80013ca:	6413      	str	r3, [r2, #64]	@ 0x40
 80013cc:	4b2f      	ldr	r3, [pc, #188]	@ (800148c <SystemClock_Init+0xe4>)
 80013ce:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80013d0:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80013d4:	617b      	str	r3, [r7, #20]
 80013d6:	697b      	ldr	r3, [r7, #20]

    //ÃÃÃÃ¦ÃÃ¢Â¸Ã¶ÃÃ¨ÃÃÃÃÃÂ´ÃÃ¨ÃÃÂµÃ·ÃÂ¹ÃÃ·ÃÃ¤Â³Ã¶ÂµÃ§ÃÂ¹Â¼Â¶Â±Ã°Â£Â¬ÃÃÂ±Ã£ÃÃÃÃ·Â¼Ã¾ÃÂ´ÃÃÃÃ®Â´Ã³ÃÂµÃÃÂ¹Â¤ÃÃ·
    //ÃÂ±ÃÂ¹ÃÃÃÃÃÃ«Â¹Â¦ÂºÃÃÂµÃÃÃÂ½ÂºÃ¢Â¡Â£
    __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);//ÃÃ¨ÃÃÂµÃ·ÃÂ¹ÃÃ·ÃÃ¤Â³Ã¶ÂµÃ§ÃÂ¹Â¼Â¶Â±Ã°1
 80013d8:	2300      	movs	r3, #0
 80013da:	613b      	str	r3, [r7, #16]
 80013dc:	4b2c      	ldr	r3, [pc, #176]	@ (8001490 <SystemClock_Init+0xe8>)
 80013de:	681b      	ldr	r3, [r3, #0]
 80013e0:	4a2b      	ldr	r2, [pc, #172]	@ (8001490 <SystemClock_Init+0xe8>)
 80013e2:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80013e6:	6013      	str	r3, [r2, #0]
 80013e8:	4b29      	ldr	r3, [pc, #164]	@ (8001490 <SystemClock_Init+0xe8>)
 80013ea:	681b      	ldr	r3, [r3, #0]
 80013ec:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80013f0:	613b      	str	r3, [r7, #16]
 80013f2:	693b      	ldr	r3, [r7, #16]

    RCC_OscInitStructure.OscillatorType=RCC_OSCILLATORTYPE_HSE;    //ÃÂ±ÃÃÃÂ´ÃÂªHSE
 80013f4:	2301      	movs	r3, #1
 80013f6:	62fb      	str	r3, [r7, #44]	@ 0x2c
    RCC_OscInitStructure.HSEState=RCC_HSE_ON;                      //Â´Ã²Â¿ÂªHSE
 80013f8:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 80013fc:	633b      	str	r3, [r7, #48]	@ 0x30
    RCC_OscInitStructure.PLL.PLLState=RCC_PLL_ON;//Â´Ã²Â¿ÂªPLL
 80013fe:	2302      	movs	r3, #2
 8001400:	647b      	str	r3, [r7, #68]	@ 0x44
    RCC_OscInitStructure.PLL.PLLSource=RCC_PLLSOURCE_HSE;//PLLÃÂ±ÃÃÃÂ´ÃÂ¡ÃÃ±HSE
 8001402:	f44f 0380 	mov.w	r3, #4194304	@ 0x400000
 8001406:	64bb      	str	r3, [r7, #72]	@ 0x48
    RCC_OscInitStructure.PLL.PLLM=pllm; //ÃÃ·PLLÂºÃÃÃ´ÃÂµPLLÂ·ÃÃÂµÃÂµÃÃ½(PLLÃÂ®ÃÂ°ÂµÃÂ·ÃÃÂµ),ÃÂ¡ÃÂµÂ·Â¶ÃÂ§:2~63.
 8001408:	68fb      	ldr	r3, [r7, #12]
 800140a:	64fb      	str	r3, [r7, #76]	@ 0x4c
    RCC_OscInitStructure.PLL.PLLN=plln; //ÃÃ·PLLÂ±Â¶ÃÂµÃÂµÃÃ½(PLLÂ±Â¶ÃÂµ),ÃÂ¡ÃÂµÂ·Â¶ÃÂ§:64~432.
 800140c:	68bb      	ldr	r3, [r7, #8]
 800140e:	653b      	str	r3, [r7, #80]	@ 0x50
    RCC_OscInitStructure.PLL.PLLP=pllp; //ÃÂµÃÂ³ÃÂ±ÃÃÂµÃÃÃ·PLLÂ·ÃÃÂµÃÂµÃÃ½(PLLÃÂ®ÂºÃ³ÂµÃÂ·ÃÃÂµ),ÃÂ¡ÃÂµÂ·Â¶ÃÂ§:2,4,6,8.(Â½Ã¶ÃÃÃÃ¢4Â¸Ã¶ÃÂµ!)
 8001410:	687b      	ldr	r3, [r7, #4]
 8001412:	657b      	str	r3, [r7, #84]	@ 0x54
    RCC_OscInitStructure.PLL.PLLQ=pllq; //USB/SDIO/ÃÃ¦Â»ÃºÃÃ½Â²ÃºÃÃºÃÃ·ÂµÃÂµÃÃÃ·PLLÂ·ÃÃÂµÃÂµÃÃ½(PLLÃÂ®ÂºÃ³ÂµÃÂ·ÃÃÂµ),ÃÂ¡ÃÂµÂ·Â¶ÃÂ§:2~15.
 8001414:	683b      	ldr	r3, [r7, #0]
 8001416:	65bb      	str	r3, [r7, #88]	@ 0x58
    ret=HAL_RCC_OscConfig(&RCC_OscInitStructure);//Â³ÃµÃÂ¼Â»Â¯
 8001418:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 800141c:	4618      	mov	r0, r3
 800141e:	f001 fb45 	bl	8002aac <HAL_RCC_OscConfig>
 8001422:	4603      	mov	r3, r0
 8001424:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f

    if(ret!=HAL_OK) while(1);
 8001428:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 800142c:	2b00      	cmp	r3, #0
 800142e:	d001      	beq.n	8001434 <SystemClock_Init+0x8c>
 8001430:	bf00      	nop
 8001432:	e7fd      	b.n	8001430 <SystemClock_Init+0x88>

    //ÃÂ¡ÃÃPLLÃÃ·ÃÂªÃÂµÃÂ³ÃÂ±ÃÃÃÂ´Â²Â¢ÃÃÃÃ¤ÃÃHCLK,PCLK1ÂºÃPCLK2
    RCC_ClkInitStructure.ClockType=(RCC_CLOCKTYPE_SYSCLK|RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2);
 8001434:	230f      	movs	r3, #15
 8001436:	61bb      	str	r3, [r7, #24]
    RCC_ClkInitStructure.SYSCLKSource=RCC_SYSCLKSOURCE_PLLCLK;//ÃÃ¨ÃÃÃÂµÃÂ³ÃÂ±ÃÃÃÂ±ÃÃÃÂ´ÃÂªPLL
 8001438:	2302      	movs	r3, #2
 800143a:	61fb      	str	r3, [r7, #28]
    RCC_ClkInitStructure.AHBCLKDivider=RCC_SYSCLK_DIV1;//AHBÂ·ÃÃÂµÃÂµÃÃ½ÃÂª1
 800143c:	2300      	movs	r3, #0
 800143e:	623b      	str	r3, [r7, #32]
    RCC_ClkInitStructure.APB1CLKDivider=RCC_HCLK_DIV4; //APB1Â·ÃÃÂµÃÂµÃÃ½ÃÂª4
 8001440:	f44f 53a0 	mov.w	r3, #5120	@ 0x1400
 8001444:	627b      	str	r3, [r7, #36]	@ 0x24
    RCC_ClkInitStructure.APB2CLKDivider=RCC_HCLK_DIV2; //APB2Â·ÃÃÂµÃÂµÃÃ½ÃÂª2
 8001446:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800144a:	62bb      	str	r3, [r7, #40]	@ 0x28
    ret=HAL_RCC_ClockConfig(&RCC_ClkInitStructure,FLASH_LATENCY_5);//ÃÂ¬ÃÂ±ÃÃ¨ÃÃFLASHÃÃÃÂ±ÃÃÃÃÃÂª5WSÂ£Â¬ÃÂ²Â¾ÃÃÃ6Â¸Ã¶CPUÃÃÃÃÂ¡Â£
 800144c:	f107 0318 	add.w	r3, r7, #24
 8001450:	2105      	movs	r1, #5
 8001452:	4618      	mov	r0, r3
 8001454:	f001 fda2 	bl	8002f9c <HAL_RCC_ClockConfig>
 8001458:	4603      	mov	r3, r0
 800145a:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f

    if(ret!=HAL_OK) while(1);
 800145e:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 8001462:	2b00      	cmp	r3, #0
 8001464:	d001      	beq.n	800146a <SystemClock_Init+0xc2>
 8001466:	bf00      	nop
 8001468:	e7fd      	b.n	8001466 <SystemClock_Init+0xbe>

	 //STM32F405x/407x/415x/417x ZÂ°Ã¦Â±Â¾ÂµÃÃÃ·Â¼Ã¾ÃÂ§Â³ÃÃÂ¤ÃÂ¡Â¹Â¦ÃÃ
	if (HAL_GetREVID() == 0x1001)
 800146a:	f001 f80d 	bl	8002488 <HAL_GetREVID>
 800146e:	4603      	mov	r3, r0
 8001470:	f241 0201 	movw	r2, #4097	@ 0x1001
 8001474:	4293      	cmp	r3, r2
 8001476:	d105      	bne.n	8001484 <SystemClock_Init+0xdc>
	{
		__HAL_FLASH_PREFETCH_BUFFER_ENABLE();  //ÃÂ¹ÃÃflashÃÂ¤ÃÂ¡
 8001478:	4b06      	ldr	r3, [pc, #24]	@ (8001494 <SystemClock_Init+0xec>)
 800147a:	681b      	ldr	r3, [r3, #0]
 800147c:	4a05      	ldr	r2, [pc, #20]	@ (8001494 <SystemClock_Init+0xec>)
 800147e:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8001482:	6013      	str	r3, [r2, #0]
	}
}
 8001484:	bf00      	nop
 8001486:	3760      	adds	r7, #96	@ 0x60
 8001488:	46bd      	mov	sp, r7
 800148a:	bd80      	pop	{r7, pc}
 800148c:	40023800 	.word	0x40023800
 8001490:	40007000 	.word	0x40007000
 8001494:	40023c00 	.word	0x40023c00

08001498 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8001498:	b480      	push	{r7}
 800149a:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 800149c:	4b06      	ldr	r3, [pc, #24]	@ (80014b8 <SystemInit+0x20>)
 800149e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80014a2:	4a05      	ldr	r2, [pc, #20]	@ (80014b8 <SystemInit+0x20>)
 80014a4:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 80014a8:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 80014ac:	bf00      	nop
 80014ae:	46bd      	mov	sp, r7
 80014b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014b4:	4770      	bx	lr
 80014b6:	bf00      	nop
 80014b8:	e000ed00 	.word	0xe000ed00

080014bc <LCD_WriteCmd>:
  

//Ð´¼Ä´æÆ÷º¯Êý
//cmd:¼Ä´æÆ÷Öµ
void LCD_WriteCmd(u16 cmd)
{
 80014bc:	b480      	push	{r7}
 80014be:	b083      	sub	sp, #12
 80014c0:	af00      	add	r7, sp, #0
 80014c2:	4603      	mov	r3, r0
 80014c4:	80fb      	strh	r3, [r7, #6]
#ifdef TFTLCD_ILI9488
	TFTLCD->LCD_CMD=cmd;
#endif

#ifdef TFTLCD_ILI9806
	TFTLCD->LCD_CMD=cmd;
 80014c6:	4a04      	ldr	r2, [pc, #16]	@ (80014d8 <LCD_WriteCmd+0x1c>)
 80014c8:	88fb      	ldrh	r3, [r7, #6]
 80014ca:	8013      	strh	r3, [r2, #0]
#endif
}
 80014cc:	bf00      	nop
 80014ce:	370c      	adds	r7, #12
 80014d0:	46bd      	mov	sp, r7
 80014d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014d6:	4770      	bx	lr
 80014d8:	6c00007e 	.word	0x6c00007e

080014dc <LCD_WriteData>:

//Ð´Êý¾Ý
//data:ÒªÐ´ÈëµÄÖµ
void LCD_WriteData(u16 data)
{
 80014dc:	b480      	push	{r7}
 80014de:	b083      	sub	sp, #12
 80014e0:	af00      	add	r7, sp, #0
 80014e2:	4603      	mov	r3, r0
 80014e4:	80fb      	strh	r3, [r7, #6]
#ifdef TFTLCD_ILI9488
	TFTLCD->LCD_DATA=data;
#endif

#ifdef TFTLCD_ILI9806
	TFTLCD->LCD_DATA=data;
 80014e6:	4a04      	ldr	r2, [pc, #16]	@ (80014f8 <LCD_WriteData+0x1c>)
 80014e8:	88fb      	ldrh	r3, [r7, #6]
 80014ea:	8053      	strh	r3, [r2, #2]
#endif
}
 80014ec:	bf00      	nop
 80014ee:	370c      	adds	r7, #12
 80014f0:	46bd      	mov	sp, r7
 80014f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014f6:	4770      	bx	lr
 80014f8:	6c00007e 	.word	0x6c00007e

080014fc <LCD_WriteCmdData>:

void LCD_WriteCmdData(u16 cmd,u16 data)
{
 80014fc:	b580      	push	{r7, lr}
 80014fe:	b082      	sub	sp, #8
 8001500:	af00      	add	r7, sp, #0
 8001502:	4603      	mov	r3, r0
 8001504:	460a      	mov	r2, r1
 8001506:	80fb      	strh	r3, [r7, #6]
 8001508:	4613      	mov	r3, r2
 800150a:	80bb      	strh	r3, [r7, #4]
	LCD_WriteCmd(cmd);
 800150c:	88fb      	ldrh	r3, [r7, #6]
 800150e:	4618      	mov	r0, r3
 8001510:	f7ff ffd4 	bl	80014bc <LCD_WriteCmd>
	LCD_WriteData(data);
 8001514:	88bb      	ldrh	r3, [r7, #4]
 8001516:	4618      	mov	r0, r3
 8001518:	f7ff ffe0 	bl	80014dc <LCD_WriteData>
}
 800151c:	bf00      	nop
 800151e:	3708      	adds	r7, #8
 8001520:	46bd      	mov	sp, r7
 8001522:	bd80      	pop	{r7, pc}

08001524 <LCD_WriteData_Color>:
	b=color&0x1f;
	
	return ((r<<13)|(g<<6)|(b<<1));
}
void LCD_WriteData_Color(u16 color)
{
 8001524:	b480      	push	{r7}
 8001526:	b083      	sub	sp, #12
 8001528:	af00      	add	r7, sp, #0
 800152a:	4603      	mov	r3, r0
 800152c:	80fb      	strh	r3, [r7, #6]
	TFTLCD->LCD_DATA=color>>8;
	TFTLCD->LCD_DATA=color&0xff;
#endif

#ifdef TFTLCD_ILI9806
	TFTLCD->LCD_DATA=color;
 800152e:	4a04      	ldr	r2, [pc, #16]	@ (8001540 <LCD_WriteData_Color+0x1c>)
 8001530:	88fb      	ldrh	r3, [r7, #6]
 8001532:	8053      	strh	r3, [r2, #2]
#endif
}
 8001534:	bf00      	nop
 8001536:	370c      	adds	r7, #12
 8001538:	46bd      	mov	sp, r7
 800153a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800153e:	4770      	bx	lr
 8001540:	6c00007e 	.word	0x6c00007e

08001544 <LCD_Display_Dir>:


//ÉèÖÃLCDÏÔÊ¾·½Ïò
//dir:0,ÊúÆÁ£»1,ºáÆÁ
void LCD_Display_Dir(u8 dir)
{
 8001544:	b580      	push	{r7, lr}
 8001546:	b082      	sub	sp, #8
 8001548:	af00      	add	r7, sp, #0
 800154a:	4603      	mov	r3, r0
 800154c:	71fb      	strb	r3, [r7, #7]
	tftlcd_data.dir=dir;         //ºáÆÁ/ÊúÆÁ
 800154e:	4a11      	ldr	r2, [pc, #68]	@ (8001594 <LCD_Display_Dir+0x50>)
 8001550:	79fb      	ldrb	r3, [r7, #7]
 8001552:	7193      	strb	r3, [r2, #6]
	if(dir==0)  //Ä¬ÈÏÊúÆÁ·½Ïò
 8001554:	79fb      	ldrb	r3, [r7, #7]
 8001556:	2b00      	cmp	r3, #0
 8001558:	d10c      	bne.n	8001574 <LCD_Display_Dir+0x30>
		tftlcd_data.height=480;
		tftlcd_data.width=320;
#endif

#ifdef TFTLCD_ILI9806		
		LCD_WriteCmdData(0x36,0x00);
 800155a:	2100      	movs	r1, #0
 800155c:	2036      	movs	r0, #54	@ 0x36
 800155e:	f7ff ffcd 	bl	80014fc <LCD_WriteCmdData>
		tftlcd_data.height=800;
 8001562:	4b0c      	ldr	r3, [pc, #48]	@ (8001594 <LCD_Display_Dir+0x50>)
 8001564:	f44f 7248 	mov.w	r2, #800	@ 0x320
 8001568:	805a      	strh	r2, [r3, #2]
		tftlcd_data.width=480;
 800156a:	4b0a      	ldr	r3, [pc, #40]	@ (8001594 <LCD_Display_Dir+0x50>)
 800156c:	f44f 72f0 	mov.w	r2, #480	@ 0x1e0
 8001570:	801a      	strh	r2, [r3, #0]
		LCD_WriteCmdData(0x36,0x68);
		tftlcd_data.height=480;
		tftlcd_data.width=800;
#endif
	}	
}
 8001572:	e00b      	b.n	800158c <LCD_Display_Dir+0x48>
		LCD_WriteCmdData(0x36,0x68);
 8001574:	2168      	movs	r1, #104	@ 0x68
 8001576:	2036      	movs	r0, #54	@ 0x36
 8001578:	f7ff ffc0 	bl	80014fc <LCD_WriteCmdData>
		tftlcd_data.height=480;
 800157c:	4b05      	ldr	r3, [pc, #20]	@ (8001594 <LCD_Display_Dir+0x50>)
 800157e:	f44f 72f0 	mov.w	r2, #480	@ 0x1e0
 8001582:	805a      	strh	r2, [r3, #2]
		tftlcd_data.width=800;
 8001584:	4b03      	ldr	r3, [pc, #12]	@ (8001594 <LCD_Display_Dir+0x50>)
 8001586:	f44f 7248 	mov.w	r2, #800	@ 0x320
 800158a:	801a      	strh	r2, [r3, #0]
}
 800158c:	bf00      	nop
 800158e:	3708      	adds	r7, #8
 8001590:	46bd      	mov	sp, r7
 8001592:	bd80      	pop	{r7, pc}
 8001594:	200001a8 	.word	0x200001a8

08001598 <LCD_Set_Window>:
//ÉèÖÃ´°¿Ú,²¢×Ô¶¯ÉèÖÃ»­µã×ø±êµ½´°¿Ú×óÉÏ½Ç(sx,sy).
//sx,sy:´°¿ÚÆðÊ¼×ø±ê(×óÉÏ½Ç)
//width,height:´°¿Ú¿í¶ÈºÍ¸ß¶È,±ØÐë´óÓÚ0!!
//´°Ìå´óÐ¡:width*height. 
void LCD_Set_Window(u16 sx,u16 sy,u16 width,u16 height)
{    
 8001598:	b590      	push	{r4, r7, lr}
 800159a:	b083      	sub	sp, #12
 800159c:	af00      	add	r7, sp, #0
 800159e:	4604      	mov	r4, r0
 80015a0:	4608      	mov	r0, r1
 80015a2:	4611      	mov	r1, r2
 80015a4:	461a      	mov	r2, r3
 80015a6:	4623      	mov	r3, r4
 80015a8:	80fb      	strh	r3, [r7, #6]
 80015aa:	4603      	mov	r3, r0
 80015ac:	80bb      	strh	r3, [r7, #4]
 80015ae:	460b      	mov	r3, r1
 80015b0:	807b      	strh	r3, [r7, #2]
 80015b2:	4613      	mov	r3, r2
 80015b4:	803b      	strh	r3, [r7, #0]
	LCD_WriteCmd(0x2C);

#endif

#ifdef TFTLCD_ILI9806
	LCD_WriteCmd(0x2A);
 80015b6:	202a      	movs	r0, #42	@ 0x2a
 80015b8:	f7ff ff80 	bl	80014bc <LCD_WriteCmd>
	LCD_WriteData(sx/256);   
 80015bc:	88fb      	ldrh	r3, [r7, #6]
 80015be:	0a1b      	lsrs	r3, r3, #8
 80015c0:	b29b      	uxth	r3, r3
 80015c2:	4618      	mov	r0, r3
 80015c4:	f7ff ff8a 	bl	80014dc <LCD_WriteData>
	LCD_WriteData(sx%256); 	 
 80015c8:	88fb      	ldrh	r3, [r7, #6]
 80015ca:	b2db      	uxtb	r3, r3
 80015cc:	b29b      	uxth	r3, r3
 80015ce:	4618      	mov	r0, r3
 80015d0:	f7ff ff84 	bl	80014dc <LCD_WriteData>
	LCD_WriteData(width/256); 
 80015d4:	887b      	ldrh	r3, [r7, #2]
 80015d6:	0a1b      	lsrs	r3, r3, #8
 80015d8:	b29b      	uxth	r3, r3
 80015da:	4618      	mov	r0, r3
 80015dc:	f7ff ff7e 	bl	80014dc <LCD_WriteData>
	LCD_WriteData(width%256);
 80015e0:	887b      	ldrh	r3, [r7, #2]
 80015e2:	b2db      	uxtb	r3, r3
 80015e4:	b29b      	uxth	r3, r3
 80015e6:	4618      	mov	r0, r3
 80015e8:	f7ff ff78 	bl	80014dc <LCD_WriteData>
	
	LCD_WriteCmd(0x2B);
 80015ec:	202b      	movs	r0, #43	@ 0x2b
 80015ee:	f7ff ff65 	bl	80014bc <LCD_WriteCmd>
	LCD_WriteData(sy/256);  
 80015f2:	88bb      	ldrh	r3, [r7, #4]
 80015f4:	0a1b      	lsrs	r3, r3, #8
 80015f6:	b29b      	uxth	r3, r3
 80015f8:	4618      	mov	r0, r3
 80015fa:	f7ff ff6f 	bl	80014dc <LCD_WriteData>
	LCD_WriteData(sy%256);
 80015fe:	88bb      	ldrh	r3, [r7, #4]
 8001600:	b2db      	uxtb	r3, r3
 8001602:	b29b      	uxth	r3, r3
 8001604:	4618      	mov	r0, r3
 8001606:	f7ff ff69 	bl	80014dc <LCD_WriteData>
	LCD_WriteData(height/256); 
 800160a:	883b      	ldrh	r3, [r7, #0]
 800160c:	0a1b      	lsrs	r3, r3, #8
 800160e:	b29b      	uxth	r3, r3
 8001610:	4618      	mov	r0, r3
 8001612:	f7ff ff63 	bl	80014dc <LCD_WriteData>
	LCD_WriteData(height%256); 	
 8001616:	883b      	ldrh	r3, [r7, #0]
 8001618:	b2db      	uxtb	r3, r3
 800161a:	b29b      	uxth	r3, r3
 800161c:	4618      	mov	r0, r3
 800161e:	f7ff ff5d 	bl	80014dc <LCD_WriteData>

	LCD_WriteCmd(0x2C);
 8001622:	202c      	movs	r0, #44	@ 0x2c
 8001624:	f7ff ff4a 	bl	80014bc <LCD_WriteCmd>

#endif
}
 8001628:	bf00      	nop
 800162a:	370c      	adds	r7, #12
 800162c:	46bd      	mov	sp, r7
 800162e:	bd90      	pop	{r4, r7, pc}

08001630 <HAL_SRAM_MspInit>:

//SRAMµ×²ãÇý¶¯£¬Ê±ÖÓÊ¹ÄÜ£¬Òý½Å·ÖÅä
//´Ëº¯Êý»á±»HAL_SRAM_Init()µ÷ÓÃ
//hsram:SRAM¾ä±ú
void HAL_SRAM_MspInit(SRAM_HandleTypeDef *hsram)
{
 8001630:	b580      	push	{r7, lr}
 8001632:	b08c      	sub	sp, #48	@ 0x30
 8001634:	af00      	add	r7, sp, #0
 8001636:	6078      	str	r0, [r7, #4]
    GPIO_InitTypeDef GPIO_Initure;
	
	__HAL_RCC_FSMC_CLK_ENABLE();			//Ê¹ÄÜFSMCÊ±ÖÓ
 8001638:	2300      	movs	r3, #0
 800163a:	61bb      	str	r3, [r7, #24]
 800163c:	4b39      	ldr	r3, [pc, #228]	@ (8001724 <HAL_SRAM_MspInit+0xf4>)
 800163e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8001640:	4a38      	ldr	r2, [pc, #224]	@ (8001724 <HAL_SRAM_MspInit+0xf4>)
 8001642:	f043 0301 	orr.w	r3, r3, #1
 8001646:	6393      	str	r3, [r2, #56]	@ 0x38
 8001648:	4b36      	ldr	r3, [pc, #216]	@ (8001724 <HAL_SRAM_MspInit+0xf4>)
 800164a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800164c:	f003 0301 	and.w	r3, r3, #1
 8001650:	61bb      	str	r3, [r7, #24]
 8001652:	69bb      	ldr	r3, [r7, #24]
	__HAL_RCC_GPIOD_CLK_ENABLE();			//Ê¹ÄÜGPIODÊ±ÖÓ
 8001654:	2300      	movs	r3, #0
 8001656:	617b      	str	r3, [r7, #20]
 8001658:	4b32      	ldr	r3, [pc, #200]	@ (8001724 <HAL_SRAM_MspInit+0xf4>)
 800165a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800165c:	4a31      	ldr	r2, [pc, #196]	@ (8001724 <HAL_SRAM_MspInit+0xf4>)
 800165e:	f043 0308 	orr.w	r3, r3, #8
 8001662:	6313      	str	r3, [r2, #48]	@ 0x30
 8001664:	4b2f      	ldr	r3, [pc, #188]	@ (8001724 <HAL_SRAM_MspInit+0xf4>)
 8001666:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001668:	f003 0308 	and.w	r3, r3, #8
 800166c:	617b      	str	r3, [r7, #20]
 800166e:	697b      	ldr	r3, [r7, #20]
	__HAL_RCC_GPIOE_CLK_ENABLE();			//Ê¹ÄÜGPIOEÊ±ÖÓ
 8001670:	2300      	movs	r3, #0
 8001672:	613b      	str	r3, [r7, #16]
 8001674:	4b2b      	ldr	r3, [pc, #172]	@ (8001724 <HAL_SRAM_MspInit+0xf4>)
 8001676:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001678:	4a2a      	ldr	r2, [pc, #168]	@ (8001724 <HAL_SRAM_MspInit+0xf4>)
 800167a:	f043 0310 	orr.w	r3, r3, #16
 800167e:	6313      	str	r3, [r2, #48]	@ 0x30
 8001680:	4b28      	ldr	r3, [pc, #160]	@ (8001724 <HAL_SRAM_MspInit+0xf4>)
 8001682:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001684:	f003 0310 	and.w	r3, r3, #16
 8001688:	613b      	str	r3, [r7, #16]
 800168a:	693b      	ldr	r3, [r7, #16]
	__HAL_RCC_GPIOF_CLK_ENABLE();			//Ê¹ÄÜGPIOFÊ±ÖÓ
 800168c:	2300      	movs	r3, #0
 800168e:	60fb      	str	r3, [r7, #12]
 8001690:	4b24      	ldr	r3, [pc, #144]	@ (8001724 <HAL_SRAM_MspInit+0xf4>)
 8001692:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001694:	4a23      	ldr	r2, [pc, #140]	@ (8001724 <HAL_SRAM_MspInit+0xf4>)
 8001696:	f043 0320 	orr.w	r3, r3, #32
 800169a:	6313      	str	r3, [r2, #48]	@ 0x30
 800169c:	4b21      	ldr	r3, [pc, #132]	@ (8001724 <HAL_SRAM_MspInit+0xf4>)
 800169e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80016a0:	f003 0320 	and.w	r3, r3, #32
 80016a4:	60fb      	str	r3, [r7, #12]
 80016a6:	68fb      	ldr	r3, [r7, #12]
	__HAL_RCC_GPIOG_CLK_ENABLE();			//Ê¹ÄÜGPIOGÊ±ÖÓ
 80016a8:	2300      	movs	r3, #0
 80016aa:	60bb      	str	r3, [r7, #8]
 80016ac:	4b1d      	ldr	r3, [pc, #116]	@ (8001724 <HAL_SRAM_MspInit+0xf4>)
 80016ae:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80016b0:	4a1c      	ldr	r2, [pc, #112]	@ (8001724 <HAL_SRAM_MspInit+0xf4>)
 80016b2:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80016b6:	6313      	str	r3, [r2, #48]	@ 0x30
 80016b8:	4b1a      	ldr	r3, [pc, #104]	@ (8001724 <HAL_SRAM_MspInit+0xf4>)
 80016ba:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80016bc:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80016c0:	60bb      	str	r3, [r7, #8]
 80016c2:	68bb      	ldr	r3, [r7, #8]
	
	//³õÊ¼»¯PD0,1,4,5,8,9,10,14,15
	GPIO_Initure.Pin=GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_4|GPIO_PIN_5|GPIO_PIN_8|\
 80016c4:	f24c 7333 	movw	r3, #50995	@ 0xc733
 80016c8:	61fb      	str	r3, [r7, #28]
					 GPIO_PIN_9|GPIO_PIN_10|GPIO_PIN_14|GPIO_PIN_15;
	GPIO_Initure.Mode=GPIO_MODE_AF_PP; 		//ÍÆÍì¸´ÓÃ
 80016ca:	2302      	movs	r3, #2
 80016cc:	623b      	str	r3, [r7, #32]
	GPIO_Initure.Pull=GPIO_PULLUP;			//ÉÏÀ­
 80016ce:	2301      	movs	r3, #1
 80016d0:	627b      	str	r3, [r7, #36]	@ 0x24
	GPIO_Initure.Speed=GPIO_SPEED_HIGH;		//¸ßËÙ
 80016d2:	2303      	movs	r3, #3
 80016d4:	62bb      	str	r3, [r7, #40]	@ 0x28
	GPIO_Initure.Alternate=GPIO_AF12_FSMC;	//¸´ÓÃÎªFSMC
 80016d6:	230c      	movs	r3, #12
 80016d8:	62fb      	str	r3, [r7, #44]	@ 0x2c
	HAL_GPIO_Init(GPIOD,&GPIO_Initure);     //³õÊ¼»¯
 80016da:	f107 031c 	add.w	r3, r7, #28
 80016de:	4619      	mov	r1, r3
 80016e0:	4811      	ldr	r0, [pc, #68]	@ (8001728 <HAL_SRAM_MspInit+0xf8>)
 80016e2:	f001 f82d 	bl	8002740 <HAL_GPIO_Init>
	
	//³õÊ¼»¯PE7,8,9,10,11,12,13,14,15
	GPIO_Initure.Pin=GPIO_PIN_7|GPIO_PIN_8|GPIO_PIN_9|GPIO_PIN_10|GPIO_PIN_11|\
 80016e6:	f64f 7380 	movw	r3, #65408	@ 0xff80
 80016ea:	61fb      	str	r3, [r7, #28]
                     GPIO_PIN_12|GPIO_PIN_13|GPIO_PIN_14|GPIO_PIN_15;
	HAL_GPIO_Init(GPIOE,&GPIO_Initure);
 80016ec:	f107 031c 	add.w	r3, r7, #28
 80016f0:	4619      	mov	r1, r3
 80016f2:	480e      	ldr	r0, [pc, #56]	@ (800172c <HAL_SRAM_MspInit+0xfc>)
 80016f4:	f001 f824 	bl	8002740 <HAL_GPIO_Init>
	
	//³õÊ¼»¯PF12
	GPIO_Initure.Pin=GPIO_PIN_12;
 80016f8:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80016fc:	61fb      	str	r3, [r7, #28]
	HAL_GPIO_Init(GPIOF,&GPIO_Initure);
 80016fe:	f107 031c 	add.w	r3, r7, #28
 8001702:	4619      	mov	r1, r3
 8001704:	480a      	ldr	r0, [pc, #40]	@ (8001730 <HAL_SRAM_MspInit+0x100>)
 8001706:	f001 f81b 	bl	8002740 <HAL_GPIO_Init>
	
	//³õÊ¼»¯PG12
	GPIO_Initure.Pin=GPIO_PIN_12;
 800170a:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800170e:	61fb      	str	r3, [r7, #28]
	HAL_GPIO_Init(GPIOG,&GPIO_Initure);
 8001710:	f107 031c 	add.w	r3, r7, #28
 8001714:	4619      	mov	r1, r3
 8001716:	4807      	ldr	r0, [pc, #28]	@ (8001734 <HAL_SRAM_MspInit+0x104>)
 8001718:	f001 f812 	bl	8002740 <HAL_GPIO_Init>
}
 800171c:	bf00      	nop
 800171e:	3730      	adds	r7, #48	@ 0x30
 8001720:	46bd      	mov	sp, r7
 8001722:	bd80      	pop	{r7, pc}
 8001724:	40023800 	.word	0x40023800
 8001728:	40020c00 	.word	0x40020c00
 800172c:	40021000 	.word	0x40021000
 8001730:	40021400 	.word	0x40021400
 8001734:	40021800 	.word	0x40021800

08001738 <TFTLCD_FSMC_Init>:

void TFTLCD_FSMC_Init(void)
{
 8001738:	b580      	push	{r7, lr}
 800173a:	b094      	sub	sp, #80	@ 0x50
 800173c:	af00      	add	r7, sp, #0
	GPIO_InitTypeDef GPIO_Initure;
	FSMC_NORSRAM_TimingTypeDef FSMC_ReadWriteTim;
	FSMC_NORSRAM_TimingTypeDef FSMC_WriteTim;
    
	__HAL_RCC_GPIOB_CLK_ENABLE();			//¿ªÆôGPIOBÊ±ÖÓ
 800173e:	2300      	movs	r3, #0
 8001740:	603b      	str	r3, [r7, #0]
 8001742:	4b34      	ldr	r3, [pc, #208]	@ (8001814 <TFTLCD_FSMC_Init+0xdc>)
 8001744:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001746:	4a33      	ldr	r2, [pc, #204]	@ (8001814 <TFTLCD_FSMC_Init+0xdc>)
 8001748:	f043 0302 	orr.w	r3, r3, #2
 800174c:	6313      	str	r3, [r2, #48]	@ 0x30
 800174e:	4b31      	ldr	r3, [pc, #196]	@ (8001814 <TFTLCD_FSMC_Init+0xdc>)
 8001750:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001752:	f003 0302 	and.w	r3, r3, #2
 8001756:	603b      	str	r3, [r7, #0]
 8001758:	683b      	ldr	r3, [r7, #0]
	GPIO_Initure.Pin=GPIO_PIN_15;          	//PB15,±³¹â¿ØÖÆ
 800175a:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800175e:	63fb      	str	r3, [r7, #60]	@ 0x3c
	GPIO_Initure.Mode=GPIO_MODE_OUTPUT_PP;  //ÍÆÍìÊä³ö
 8001760:	2301      	movs	r3, #1
 8001762:	643b      	str	r3, [r7, #64]	@ 0x40
	GPIO_Initure.Pull=GPIO_PULLUP;          //ÉÏÀ­
 8001764:	2301      	movs	r3, #1
 8001766:	647b      	str	r3, [r7, #68]	@ 0x44
	GPIO_Initure.Speed=GPIO_SPEED_HIGH;     //¸ßËÙ
 8001768:	2303      	movs	r3, #3
 800176a:	64bb      	str	r3, [r7, #72]	@ 0x48
	HAL_GPIO_Init(GPIOB,&GPIO_Initure); 
 800176c:	f107 033c 	add.w	r3, r7, #60	@ 0x3c
 8001770:	4619      	mov	r1, r3
 8001772:	4829      	ldr	r0, [pc, #164]	@ (8001818 <TFTLCD_FSMC_Init+0xe0>)
 8001774:	f000 ffe4 	bl	8002740 <HAL_GPIO_Init>
	
	TFTSRAM_Handler.Instance=FSMC_NORSRAM_DEVICE;                
 8001778:	4b28      	ldr	r3, [pc, #160]	@ (800181c <TFTLCD_FSMC_Init+0xe4>)
 800177a:	f04f 4220 	mov.w	r2, #2684354560	@ 0xa0000000
 800177e:	601a      	str	r2, [r3, #0]
	TFTSRAM_Handler.Extended=FSMC_NORSRAM_EXTENDED_DEVICE;    
 8001780:	4b26      	ldr	r3, [pc, #152]	@ (800181c <TFTLCD_FSMC_Init+0xe4>)
 8001782:	4a27      	ldr	r2, [pc, #156]	@ (8001820 <TFTLCD_FSMC_Init+0xe8>)
 8001784:	605a      	str	r2, [r3, #4]
    
	TFTSRAM_Handler.Init.NSBank=FSMC_NORSRAM_BANK4;     				//Ê¹ÓÃNE4
 8001786:	4b25      	ldr	r3, [pc, #148]	@ (800181c <TFTLCD_FSMC_Init+0xe4>)
 8001788:	2206      	movs	r2, #6
 800178a:	609a      	str	r2, [r3, #8]
	TFTSRAM_Handler.Init.DataAddressMux=FSMC_DATA_ADDRESS_MUX_DISABLE; 	//µØÖ·/Êý¾ÝÏß²»¸´ÓÃ
 800178c:	4b23      	ldr	r3, [pc, #140]	@ (800181c <TFTLCD_FSMC_Init+0xe4>)
 800178e:	2200      	movs	r2, #0
 8001790:	60da      	str	r2, [r3, #12]
	TFTSRAM_Handler.Init.MemoryType=FSMC_MEMORY_TYPE_SRAM;   			//SRAM
 8001792:	4b22      	ldr	r3, [pc, #136]	@ (800181c <TFTLCD_FSMC_Init+0xe4>)
 8001794:	2200      	movs	r2, #0
 8001796:	611a      	str	r2, [r3, #16]
	TFTSRAM_Handler.Init.MemoryDataWidth=FSMC_NORSRAM_MEM_BUS_WIDTH_16; //16Î»Êý¾Ý¿í¶È
 8001798:	4b20      	ldr	r3, [pc, #128]	@ (800181c <TFTLCD_FSMC_Init+0xe4>)
 800179a:	2210      	movs	r2, #16
 800179c:	615a      	str	r2, [r3, #20]
	TFTSRAM_Handler.Init.BurstAccessMode=FSMC_BURST_ACCESS_MODE_DISABLE; //ÊÇ·ñÊ¹ÄÜÍ»·¢·ÃÎÊ,½ö¶ÔÍ¬²½Í»·¢´æ´¢Æ÷ÓÐÐ§,´Ë´¦Î´ÓÃµ½
 800179e:	4b1f      	ldr	r3, [pc, #124]	@ (800181c <TFTLCD_FSMC_Init+0xe4>)
 80017a0:	2200      	movs	r2, #0
 80017a2:	619a      	str	r2, [r3, #24]
	TFTSRAM_Handler.Init.WaitSignalPolarity=FSMC_WAIT_SIGNAL_POLARITY_LOW;//µÈ´ýÐÅºÅµÄ¼«ÐÔ,½öÔÚÍ»·¢Ä£Ê½·ÃÎÊÏÂÓÐÓÃ
 80017a4:	4b1d      	ldr	r3, [pc, #116]	@ (800181c <TFTLCD_FSMC_Init+0xe4>)
 80017a6:	2200      	movs	r2, #0
 80017a8:	61da      	str	r2, [r3, #28]
	TFTSRAM_Handler.Init.WaitSignalActive=FSMC_WAIT_TIMING_BEFORE_WS;   //´æ´¢Æ÷ÊÇÔÚµÈ´ýÖÜÆÚÖ®Ç°µÄÒ»¸öÊ±ÖÓÖÜÆÚ»¹ÊÇµÈ´ýÖÜÆÚÆÚ¼äÊ¹ÄÜNWAIT
 80017aa:	4b1c      	ldr	r3, [pc, #112]	@ (800181c <TFTLCD_FSMC_Init+0xe4>)
 80017ac:	2200      	movs	r2, #0
 80017ae:	625a      	str	r2, [r3, #36]	@ 0x24
	TFTSRAM_Handler.Init.WriteOperation=FSMC_WRITE_OPERATION_ENABLE;    //´æ´¢Æ÷Ð´Ê¹ÄÜ
 80017b0:	4b1a      	ldr	r3, [pc, #104]	@ (800181c <TFTLCD_FSMC_Init+0xe4>)
 80017b2:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 80017b6:	629a      	str	r2, [r3, #40]	@ 0x28
	TFTSRAM_Handler.Init.WaitSignal=FSMC_WAIT_SIGNAL_DISABLE;           //µÈ´ýÊ¹ÄÜÎ»,´Ë´¦Î´ÓÃµ½
 80017b8:	4b18      	ldr	r3, [pc, #96]	@ (800181c <TFTLCD_FSMC_Init+0xe4>)
 80017ba:	2200      	movs	r2, #0
 80017bc:	62da      	str	r2, [r3, #44]	@ 0x2c
	TFTSRAM_Handler.Init.ExtendedMode=FSMC_EXTENDED_MODE_ENABLE;        //¶ÁÐ´Ê¹ÓÃ²»Í¬µÄÊ±Ðò
 80017be:	4b17      	ldr	r3, [pc, #92]	@ (800181c <TFTLCD_FSMC_Init+0xe4>)
 80017c0:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 80017c4:	631a      	str	r2, [r3, #48]	@ 0x30
	TFTSRAM_Handler.Init.AsynchronousWait=FSMC_ASYNCHRONOUS_WAIT_DISABLE;//ÊÇ·ñÊ¹ÄÜÍ¬²½´«ÊäÄ£Ê½ÏÂµÄµÈ´ýÐÅºÅ,´Ë´¦Î´ÓÃµ½
 80017c6:	4b15      	ldr	r3, [pc, #84]	@ (800181c <TFTLCD_FSMC_Init+0xe4>)
 80017c8:	2200      	movs	r2, #0
 80017ca:	635a      	str	r2, [r3, #52]	@ 0x34
	TFTSRAM_Handler.Init.WriteBurst=FSMC_WRITE_BURST_DISABLE;           //½ûÖ¹Í»·¢Ð´
 80017cc:	4b13      	ldr	r3, [pc, #76]	@ (800181c <TFTLCD_FSMC_Init+0xe4>)
 80017ce:	2200      	movs	r2, #0
 80017d0:	639a      	str	r2, [r3, #56]	@ 0x38
	TFTSRAM_Handler.Init.ContinuousClock=FSMC_CONTINUOUS_CLOCK_SYNC_ASYNC;
 80017d2:	4b12      	ldr	r3, [pc, #72]	@ (800181c <TFTLCD_FSMC_Init+0xe4>)
 80017d4:	f44f 1280 	mov.w	r2, #1048576	@ 0x100000
 80017d8:	63da      	str	r2, [r3, #60]	@ 0x3c
    
	//FMC¶ÁÊ±Ðò¿ØÖÆ¼Ä´æÆ÷
	FSMC_ReadWriteTim.AddressSetupTime=0x0F;       	//µØÖ·½¨Á¢Ê±¼ä£¨ADDSET£©Îª16¸öHCLK 1/168M=6ns*16=96ns
 80017da:	230f      	movs	r3, #15
 80017dc:	623b      	str	r3, [r7, #32]
	FSMC_ReadWriteTim.AddressHoldTime=0;
 80017de:	2300      	movs	r3, #0
 80017e0:	627b      	str	r3, [r7, #36]	@ 0x24
	FSMC_ReadWriteTim.DataSetupTime=60;				//Êý¾Ý±£´æÊ±¼äÎª60¸öHCLK	=6*60=360ns
 80017e2:	233c      	movs	r3, #60	@ 0x3c
 80017e4:	62bb      	str	r3, [r7, #40]	@ 0x28
	FSMC_ReadWriteTim.AccessMode=FSMC_ACCESS_MODE_A;//Ä£Ê½A
 80017e6:	2300      	movs	r3, #0
 80017e8:	63bb      	str	r3, [r7, #56]	@ 0x38
	//FMCÐ´Ê±Ðò¿ØÖÆ¼Ä´æÆ÷
	FSMC_WriteTim.BusTurnAroundDuration=0;			//×ÜÏßÖÜ×ª½×¶Î³ÖÐøÊ±¼äÎª0£¬´Ë±äÁ¿²»¸³ÖµµÄ»°»áÄªÃûÆäÃîµÄ×Ô¶¯ÐÞ¸ÄÎª4¡£µ¼ÖÂ³ÌÐòÔËÐÐÕý³£
 80017ea:	2300      	movs	r3, #0
 80017ec:	613b      	str	r3, [r7, #16]
	FSMC_WriteTim.AddressSetupTime=9;          		//µØÖ·½¨Á¢Ê±¼ä£¨ADDSET£©Îª9¸öHCLK =54ns 
 80017ee:	2309      	movs	r3, #9
 80017f0:	607b      	str	r3, [r7, #4]
	FSMC_WriteTim.AddressHoldTime=0;
 80017f2:	2300      	movs	r3, #0
 80017f4:	60bb      	str	r3, [r7, #8]
	FSMC_WriteTim.DataSetupTime=8;              	//Êý¾Ý±£´æÊ±¼äÎª6ns*9¸öHCLK=54n
 80017f6:	2308      	movs	r3, #8
 80017f8:	60fb      	str	r3, [r7, #12]
	FSMC_WriteTim.AccessMode=FSMC_ACCESS_MODE_A;    //Ä£Ê½A
 80017fa:	2300      	movs	r3, #0
 80017fc:	61fb      	str	r3, [r7, #28]
	
	HAL_SRAM_Init(&TFTSRAM_Handler,&FSMC_ReadWriteTim,&FSMC_WriteTim); 
 80017fe:	1d3a      	adds	r2, r7, #4
 8001800:	f107 0320 	add.w	r3, r7, #32
 8001804:	4619      	mov	r1, r3
 8001806:	4805      	ldr	r0, [pc, #20]	@ (800181c <TFTLCD_FSMC_Init+0xe4>)
 8001808:	f001 fde8 	bl	80033dc <HAL_SRAM_Init>
}
 800180c:	bf00      	nop
 800180e:	3750      	adds	r7, #80	@ 0x50
 8001810:	46bd      	mov	sp, r7
 8001812:	bd80      	pop	{r7, pc}
 8001814:	40023800 	.word	0x40023800
 8001818:	40020400 	.word	0x40020400
 800181c:	20000154 	.word	0x20000154
 8001820:	a0000104 	.word	0xa0000104

08001824 <TFTLCD_Init>:
	LCD_WriteData(0x00);	//5ÉèÖÃE
	LCD_WriteData(0x00);	//6ÉèÖÃF
}

void TFTLCD_Init(void)
{
 8001824:	b580      	push	{r7, lr}
 8001826:	af00      	add	r7, sp, #0
	u16 i;
	
	TFTLCD_FSMC_Init();
 8001828:	f7ff ff86 	bl	8001738 <TFTLCD_FSMC_Init>
	
	delay_ms(50); 
 800182c:	2032      	movs	r0, #50	@ 0x32
 800182e:	f7fe fee7 	bl	8000600 <delay_ms>
	tftlcd_data.id|=TFTLCD->LCD_DATA;	
	
#endif

#ifdef TFTLCD_ILI9806
	LCD_WriteCmd(0Xd3);	
 8001832:	20d3      	movs	r0, #211	@ 0xd3
 8001834:	f7ff fe42 	bl	80014bc <LCD_WriteCmd>
	tftlcd_data.id=TFTLCD->LCD_DATA;	 
 8001838:	4bf0      	ldr	r3, [pc, #960]	@ (8001bfc <TFTLCD_Init+0x3d8>)
 800183a:	885a      	ldrh	r2, [r3, #2]
 800183c:	4bf0      	ldr	r3, [pc, #960]	@ (8001c00 <TFTLCD_Init+0x3dc>)
 800183e:	809a      	strh	r2, [r3, #4]
	tftlcd_data.id=TFTLCD->LCD_DATA;  
 8001840:	4bee      	ldr	r3, [pc, #952]	@ (8001bfc <TFTLCD_Init+0x3d8>)
 8001842:	885a      	ldrh	r2, [r3, #2]
 8001844:	4bee      	ldr	r3, [pc, #952]	@ (8001c00 <TFTLCD_Init+0x3dc>)
 8001846:	809a      	strh	r2, [r3, #4]
	tftlcd_data.id=TFTLCD->LCD_DATA;  
 8001848:	4bec      	ldr	r3, [pc, #944]	@ (8001bfc <TFTLCD_Init+0x3d8>)
 800184a:	885a      	ldrh	r2, [r3, #2]
 800184c:	4bec      	ldr	r3, [pc, #944]	@ (8001c00 <TFTLCD_Init+0x3dc>)
 800184e:	809a      	strh	r2, [r3, #4]
	tftlcd_data.id<<=8;
 8001850:	4beb      	ldr	r3, [pc, #940]	@ (8001c00 <TFTLCD_Init+0x3dc>)
 8001852:	889b      	ldrh	r3, [r3, #4]
 8001854:	021b      	lsls	r3, r3, #8
 8001856:	b29a      	uxth	r2, r3
 8001858:	4be9      	ldr	r3, [pc, #932]	@ (8001c00 <TFTLCD_Init+0x3dc>)
 800185a:	809a      	strh	r2, [r3, #4]
	tftlcd_data.id|=TFTLCD->LCD_DATA;  
 800185c:	4be8      	ldr	r3, [pc, #928]	@ (8001c00 <TFTLCD_Init+0x3dc>)
 800185e:	889a      	ldrh	r2, [r3, #4]
 8001860:	4be6      	ldr	r3, [pc, #920]	@ (8001bfc <TFTLCD_Init+0x3d8>)
 8001862:	885b      	ldrh	r3, [r3, #2]
 8001864:	4313      	orrs	r3, r2
 8001866:	b29a      	uxth	r2, r3
 8001868:	4be5      	ldr	r3, [pc, #916]	@ (8001c00 <TFTLCD_Init+0x3dc>)
 800186a:	809a      	strh	r2, [r3, #4]
#endif

	printf(" LCD ID:%x\r\n",tftlcd_data.id); //´òÓ¡LCD ID
 800186c:	4be4      	ldr	r3, [pc, #912]	@ (8001c00 <TFTLCD_Init+0x3dc>)
 800186e:	889b      	ldrh	r3, [r3, #4]
 8001870:	4619      	mov	r1, r3
 8001872:	48e4      	ldr	r0, [pc, #912]	@ (8001c04 <TFTLCD_Init+0x3e0>)
 8001874:	f003 fda2 	bl	80053bc <iprintf>
	LCD_WriteCmd(0x29);  
	LCD_WriteCmd(0x2C);
#endif

#ifdef TFTLCD_ILI9806
	LCD_WriteCmd(0xFF);
 8001878:	20ff      	movs	r0, #255	@ 0xff
 800187a:	f7ff fe1f 	bl	80014bc <LCD_WriteCmd>
	LCD_WriteData(0xFF);
 800187e:	20ff      	movs	r0, #255	@ 0xff
 8001880:	f7ff fe2c 	bl	80014dc <LCD_WriteData>
	LCD_WriteData(0x98);
 8001884:	2098      	movs	r0, #152	@ 0x98
 8001886:	f7ff fe29 	bl	80014dc <LCD_WriteData>
	LCD_WriteData(0x06);
 800188a:	2006      	movs	r0, #6
 800188c:	f7ff fe26 	bl	80014dc <LCD_WriteData>

	LCD_WriteCmd(0xBA);
 8001890:	20ba      	movs	r0, #186	@ 0xba
 8001892:	f7ff fe13 	bl	80014bc <LCD_WriteCmd>
	LCD_WriteData(0x60);
 8001896:	2060      	movs	r0, #96	@ 0x60
 8001898:	f7ff fe20 	bl	80014dc <LCD_WriteData>

	LCD_WriteCmd(0xBC);
 800189c:	20bc      	movs	r0, #188	@ 0xbc
 800189e:	f7ff fe0d 	bl	80014bc <LCD_WriteCmd>
	LCD_WriteData(0x03);
 80018a2:	2003      	movs	r0, #3
 80018a4:	f7ff fe1a 	bl	80014dc <LCD_WriteData>
	LCD_WriteData(0x0E);
 80018a8:	200e      	movs	r0, #14
 80018aa:	f7ff fe17 	bl	80014dc <LCD_WriteData>
	LCD_WriteData(0x03);
 80018ae:	2003      	movs	r0, #3
 80018b0:	f7ff fe14 	bl	80014dc <LCD_WriteData>
	LCD_WriteData(0x63);
 80018b4:	2063      	movs	r0, #99	@ 0x63
 80018b6:	f7ff fe11 	bl	80014dc <LCD_WriteData>
	LCD_WriteData(0x01);
 80018ba:	2001      	movs	r0, #1
 80018bc:	f7ff fe0e 	bl	80014dc <LCD_WriteData>
	LCD_WriteData(0x01);
 80018c0:	2001      	movs	r0, #1
 80018c2:	f7ff fe0b 	bl	80014dc <LCD_WriteData>
	LCD_WriteData(0x1B);
 80018c6:	201b      	movs	r0, #27
 80018c8:	f7ff fe08 	bl	80014dc <LCD_WriteData>
	LCD_WriteData(0x12);
 80018cc:	2012      	movs	r0, #18
 80018ce:	f7ff fe05 	bl	80014dc <LCD_WriteData>
	LCD_WriteData(0x6F);
 80018d2:	206f      	movs	r0, #111	@ 0x6f
 80018d4:	f7ff fe02 	bl	80014dc <LCD_WriteData>
	LCD_WriteData(0x00);
 80018d8:	2000      	movs	r0, #0
 80018da:	f7ff fdff 	bl	80014dc <LCD_WriteData>
	LCD_WriteData(0x00);
 80018de:	2000      	movs	r0, #0
 80018e0:	f7ff fdfc 	bl	80014dc <LCD_WriteData>
	LCD_WriteData(0x00);
 80018e4:	2000      	movs	r0, #0
 80018e6:	f7ff fdf9 	bl	80014dc <LCD_WriteData>
	LCD_WriteData(0x01);
 80018ea:	2001      	movs	r0, #1
 80018ec:	f7ff fdf6 	bl	80014dc <LCD_WriteData>
	LCD_WriteData(0x01);
 80018f0:	2001      	movs	r0, #1
 80018f2:	f7ff fdf3 	bl	80014dc <LCD_WriteData>
	LCD_WriteData(0x03);
 80018f6:	2003      	movs	r0, #3
 80018f8:	f7ff fdf0 	bl	80014dc <LCD_WriteData>
	LCD_WriteData(0x02);
 80018fc:	2002      	movs	r0, #2
 80018fe:	f7ff fded 	bl	80014dc <LCD_WriteData>
	LCD_WriteData(0xFF);
 8001902:	20ff      	movs	r0, #255	@ 0xff
 8001904:	f7ff fdea 	bl	80014dc <LCD_WriteData>
	LCD_WriteData(0xF2);
 8001908:	20f2      	movs	r0, #242	@ 0xf2
 800190a:	f7ff fde7 	bl	80014dc <LCD_WriteData>
	LCD_WriteData(0x01);
 800190e:	2001      	movs	r0, #1
 8001910:	f7ff fde4 	bl	80014dc <LCD_WriteData>
	LCD_WriteData(0x00);
 8001914:	2000      	movs	r0, #0
 8001916:	f7ff fde1 	bl	80014dc <LCD_WriteData>
	LCD_WriteData(0xC0);
 800191a:	20c0      	movs	r0, #192	@ 0xc0
 800191c:	f7ff fdde 	bl	80014dc <LCD_WriteData>

	LCD_WriteCmd(0xBD);
 8001920:	20bd      	movs	r0, #189	@ 0xbd
 8001922:	f7ff fdcb 	bl	80014bc <LCD_WriteCmd>
	LCD_WriteData(0x02);
 8001926:	2002      	movs	r0, #2
 8001928:	f7ff fdd8 	bl	80014dc <LCD_WriteData>
	LCD_WriteData(0x13);
 800192c:	2013      	movs	r0, #19
 800192e:	f7ff fdd5 	bl	80014dc <LCD_WriteData>
	LCD_WriteData(0x45);
 8001932:	2045      	movs	r0, #69	@ 0x45
 8001934:	f7ff fdd2 	bl	80014dc <LCD_WriteData>
	LCD_WriteData(0x67);
 8001938:	2067      	movs	r0, #103	@ 0x67
 800193a:	f7ff fdcf 	bl	80014dc <LCD_WriteData>
	LCD_WriteData(0x45);
 800193e:	2045      	movs	r0, #69	@ 0x45
 8001940:	f7ff fdcc 	bl	80014dc <LCD_WriteData>
	LCD_WriteData(0x67);
 8001944:	2067      	movs	r0, #103	@ 0x67
 8001946:	f7ff fdc9 	bl	80014dc <LCD_WriteData>
	LCD_WriteData(0x01);
 800194a:	2001      	movs	r0, #1
 800194c:	f7ff fdc6 	bl	80014dc <LCD_WriteData>
	LCD_WriteData(0x23);
 8001950:	2023      	movs	r0, #35	@ 0x23
 8001952:	f7ff fdc3 	bl	80014dc <LCD_WriteData>

	LCD_WriteCmd(0xBE);
 8001956:	20be      	movs	r0, #190	@ 0xbe
 8001958:	f7ff fdb0 	bl	80014bc <LCD_WriteCmd>
	LCD_WriteData(0x01);
 800195c:	2001      	movs	r0, #1
 800195e:	f7ff fdbd 	bl	80014dc <LCD_WriteData>
	LCD_WriteData(0x22);
 8001962:	2022      	movs	r0, #34	@ 0x22
 8001964:	f7ff fdba 	bl	80014dc <LCD_WriteData>
	LCD_WriteData(0x22);
 8001968:	2022      	movs	r0, #34	@ 0x22
 800196a:	f7ff fdb7 	bl	80014dc <LCD_WriteData>
	LCD_WriteData(0xDC);
 800196e:	20dc      	movs	r0, #220	@ 0xdc
 8001970:	f7ff fdb4 	bl	80014dc <LCD_WriteData>
	LCD_WriteData(0xBA);
 8001974:	20ba      	movs	r0, #186	@ 0xba
 8001976:	f7ff fdb1 	bl	80014dc <LCD_WriteData>
	LCD_WriteData(0x67);
 800197a:	2067      	movs	r0, #103	@ 0x67
 800197c:	f7ff fdae 	bl	80014dc <LCD_WriteData>
	LCD_WriteData(0x22);
 8001980:	2022      	movs	r0, #34	@ 0x22
 8001982:	f7ff fdab 	bl	80014dc <LCD_WriteData>
	LCD_WriteData(0x22);
 8001986:	2022      	movs	r0, #34	@ 0x22
 8001988:	f7ff fda8 	bl	80014dc <LCD_WriteData>
	LCD_WriteData(0x22);
 800198c:	2022      	movs	r0, #34	@ 0x22
 800198e:	f7ff fda5 	bl	80014dc <LCD_WriteData>

	LCD_WriteCmd(0xC7);
 8001992:	20c7      	movs	r0, #199	@ 0xc7
 8001994:	f7ff fd92 	bl	80014bc <LCD_WriteCmd>
	LCD_WriteData(0x66);
 8001998:	2066      	movs	r0, #102	@ 0x66
 800199a:	f7ff fd9f 	bl	80014dc <LCD_WriteData>

	LCD_WriteCmd(0xED);
 800199e:	20ed      	movs	r0, #237	@ 0xed
 80019a0:	f7ff fd8c 	bl	80014bc <LCD_WriteCmd>
	LCD_WriteData(0x7F);
 80019a4:	207f      	movs	r0, #127	@ 0x7f
 80019a6:	f7ff fd99 	bl	80014dc <LCD_WriteData>
	LCD_WriteData(0x0F);
 80019aa:	200f      	movs	r0, #15
 80019ac:	f7ff fd96 	bl	80014dc <LCD_WriteData>
	LCD_WriteData(0x00);
 80019b0:	2000      	movs	r0, #0
 80019b2:	f7ff fd93 	bl	80014dc <LCD_WriteData>

	LCD_WriteCmd(0xC0);
 80019b6:	20c0      	movs	r0, #192	@ 0xc0
 80019b8:	f7ff fd80 	bl	80014bc <LCD_WriteCmd>
	LCD_WriteData(0x03);
 80019bc:	2003      	movs	r0, #3
 80019be:	f7ff fd8d 	bl	80014dc <LCD_WriteData>
	LCD_WriteData(0x0B);
 80019c2:	200b      	movs	r0, #11
 80019c4:	f7ff fd8a 	bl	80014dc <LCD_WriteData>
	LCD_WriteData(0x00);
 80019c8:	2000      	movs	r0, #0
 80019ca:	f7ff fd87 	bl	80014dc <LCD_WriteData>
	
	LCD_WriteCmd(0XF5);
 80019ce:	20f5      	movs	r0, #245	@ 0xf5
 80019d0:	f7ff fd74 	bl	80014bc <LCD_WriteCmd>
	LCD_WriteData(0x20);
 80019d4:	2020      	movs	r0, #32
 80019d6:	f7ff fd81 	bl	80014dc <LCD_WriteData>
	LCD_WriteData(0x43);
 80019da:	2043      	movs	r0, #67	@ 0x43
 80019dc:	f7ff fd7e 	bl	80014dc <LCD_WriteData>
	LCD_WriteData(0x00);
 80019e0:	2000      	movs	r0, #0
 80019e2:	f7ff fd7b 	bl	80014dc <LCD_WriteData>

	LCD_WriteCmd(0xEE);
 80019e6:	20ee      	movs	r0, #238	@ 0xee
 80019e8:	f7ff fd68 	bl	80014bc <LCD_WriteCmd>
	LCD_WriteData(0x0A);
 80019ec:	200a      	movs	r0, #10
 80019ee:	f7ff fd75 	bl	80014dc <LCD_WriteData>
	LCD_WriteData(0x1B);
 80019f2:	201b      	movs	r0, #27
 80019f4:	f7ff fd72 	bl	80014dc <LCD_WriteData>
	LCD_WriteData(0x5F);
 80019f8:	205f      	movs	r0, #95	@ 0x5f
 80019fa:	f7ff fd6f 	bl	80014dc <LCD_WriteData>
	LCD_WriteData(0x40);
 80019fe:	2040      	movs	r0, #64	@ 0x40
 8001a00:	f7ff fd6c 	bl	80014dc <LCD_WriteData>
	LCD_WriteData(0x28);
 8001a04:	2028      	movs	r0, #40	@ 0x28
 8001a06:	f7ff fd69 	bl	80014dc <LCD_WriteData>
	LCD_WriteData(0x38);
 8001a0a:	2038      	movs	r0, #56	@ 0x38
 8001a0c:	f7ff fd66 	bl	80014dc <LCD_WriteData>
	LCD_WriteData(0x02);
 8001a10:	2002      	movs	r0, #2
 8001a12:	f7ff fd63 	bl	80014dc <LCD_WriteData>
	LCD_WriteData(0x2B);
 8001a16:	202b      	movs	r0, #43	@ 0x2b
 8001a18:	f7ff fd60 	bl	80014dc <LCD_WriteData>
	LCD_WriteData(0x50);
 8001a1c:	2050      	movs	r0, #80	@ 0x50
 8001a1e:	f7ff fd5d 	bl	80014dc <LCD_WriteData>
	LCD_WriteData(0x00);
 8001a22:	2000      	movs	r0, #0
 8001a24:	f7ff fd5a 	bl	80014dc <LCD_WriteData>
	LCD_WriteData(0x80);
 8001a28:	2080      	movs	r0, #128	@ 0x80
 8001a2a:	f7ff fd57 	bl	80014dc <LCD_WriteData>

	LCD_WriteCmd(0xFC);
 8001a2e:	20fc      	movs	r0, #252	@ 0xfc
 8001a30:	f7ff fd44 	bl	80014bc <LCD_WriteCmd>
	LCD_WriteData(0x08);
 8001a34:	2008      	movs	r0, #8
 8001a36:	f7ff fd51 	bl	80014dc <LCD_WriteData>

	LCD_WriteCmd(0xDF);
 8001a3a:	20df      	movs	r0, #223	@ 0xdf
 8001a3c:	f7ff fd3e 	bl	80014bc <LCD_WriteCmd>
	LCD_WriteData(0x00);
 8001a40:	2000      	movs	r0, #0
 8001a42:	f7ff fd4b 	bl	80014dc <LCD_WriteData>
	LCD_WriteData(0x00);
 8001a46:	2000      	movs	r0, #0
 8001a48:	f7ff fd48 	bl	80014dc <LCD_WriteData>
	LCD_WriteData(0x00);
 8001a4c:	2000      	movs	r0, #0
 8001a4e:	f7ff fd45 	bl	80014dc <LCD_WriteData>
	LCD_WriteData(0x00);
 8001a52:	2000      	movs	r0, #0
 8001a54:	f7ff fd42 	bl	80014dc <LCD_WriteData>
	LCD_WriteData(0x00);
 8001a58:	2000      	movs	r0, #0
 8001a5a:	f7ff fd3f 	bl	80014dc <LCD_WriteData>
	LCD_WriteData(0x20);
 8001a5e:	2020      	movs	r0, #32
 8001a60:	f7ff fd3c 	bl	80014dc <LCD_WriteData>

	LCD_WriteCmd(0xF3);
 8001a64:	20f3      	movs	r0, #243	@ 0xf3
 8001a66:	f7ff fd29 	bl	80014bc <LCD_WriteCmd>
	LCD_WriteData(0x74);
 8001a6a:	2074      	movs	r0, #116	@ 0x74
 8001a6c:	f7ff fd36 	bl	80014dc <LCD_WriteData>

	LCD_WriteCmd(0xB4);
 8001a70:	20b4      	movs	r0, #180	@ 0xb4
 8001a72:	f7ff fd23 	bl	80014bc <LCD_WriteCmd>
	LCD_WriteData(0x02);
 8001a76:	2002      	movs	r0, #2
 8001a78:	f7ff fd30 	bl	80014dc <LCD_WriteData>
	LCD_WriteData(0x02);
 8001a7c:	2002      	movs	r0, #2
 8001a7e:	f7ff fd2d 	bl	80014dc <LCD_WriteData>
	LCD_WriteData(0x02);
 8001a82:	2002      	movs	r0, #2
 8001a84:	f7ff fd2a 	bl	80014dc <LCD_WriteData>

	LCD_WriteCmd(0xF7);
 8001a88:	20f7      	movs	r0, #247	@ 0xf7
 8001a8a:	f7ff fd17 	bl	80014bc <LCD_WriteCmd>
	LCD_WriteData(0x82);
 8001a8e:	2082      	movs	r0, #130	@ 0x82
 8001a90:	f7ff fd24 	bl	80014dc <LCD_WriteData>
	
	LCD_WriteCmd(0xB1);
 8001a94:	20b1      	movs	r0, #177	@ 0xb1
 8001a96:	f7ff fd11 	bl	80014bc <LCD_WriteCmd>
	LCD_WriteData(0x00);
 8001a9a:	2000      	movs	r0, #0
 8001a9c:	f7ff fd1e 	bl	80014dc <LCD_WriteData>
	LCD_WriteData(0x13);
 8001aa0:	2013      	movs	r0, #19
 8001aa2:	f7ff fd1b 	bl	80014dc <LCD_WriteData>
	LCD_WriteData(0x13);
 8001aa6:	2013      	movs	r0, #19
 8001aa8:	f7ff fd18 	bl	80014dc <LCD_WriteData>

	LCD_WriteCmd(0xF2);
 8001aac:	20f2      	movs	r0, #242	@ 0xf2
 8001aae:	f7ff fd05 	bl	80014bc <LCD_WriteCmd>
	LCD_WriteData(0x41);
 8001ab2:	2041      	movs	r0, #65	@ 0x41
 8001ab4:	f7ff fd12 	bl	80014dc <LCD_WriteData>
	LCD_WriteData(0x04);
 8001ab8:	2004      	movs	r0, #4
 8001aba:	f7ff fd0f 	bl	80014dc <LCD_WriteData>
	LCD_WriteData(0x41);
 8001abe:	2041      	movs	r0, #65	@ 0x41
 8001ac0:	f7ff fd0c 	bl	80014dc <LCD_WriteData>
	LCD_WriteData(0x28);
 8001ac4:	2028      	movs	r0, #40	@ 0x28
 8001ac6:	f7ff fd09 	bl	80014dc <LCD_WriteData>

	LCD_WriteCmd(0xC1);
 8001aca:	20c1      	movs	r0, #193	@ 0xc1
 8001acc:	f7ff fcf6 	bl	80014bc <LCD_WriteCmd>
	LCD_WriteData(0x17);
 8001ad0:	2017      	movs	r0, #23
 8001ad2:	f7ff fd03 	bl	80014dc <LCD_WriteData>
	LCD_WriteData(0x78);
 8001ad6:	2078      	movs	r0, #120	@ 0x78
 8001ad8:	f7ff fd00 	bl	80014dc <LCD_WriteData>
	LCD_WriteData(0x7B);
 8001adc:	207b      	movs	r0, #123	@ 0x7b
 8001ade:	f7ff fcfd 	bl	80014dc <LCD_WriteData>
	LCD_WriteData(0x20);
 8001ae2:	2020      	movs	r0, #32
 8001ae4:	f7ff fcfa 	bl	80014dc <LCD_WriteData>

	LCD_WriteCmd(0xE0);
 8001ae8:	20e0      	movs	r0, #224	@ 0xe0
 8001aea:	f7ff fce7 	bl	80014bc <LCD_WriteCmd>
	LCD_WriteData(0x00);
 8001aee:	2000      	movs	r0, #0
 8001af0:	f7ff fcf4 	bl	80014dc <LCD_WriteData>
	LCD_WriteData(0x02);
 8001af4:	2002      	movs	r0, #2
 8001af6:	f7ff fcf1 	bl	80014dc <LCD_WriteData>
	LCD_WriteData(0x0C);
 8001afa:	200c      	movs	r0, #12
 8001afc:	f7ff fcee 	bl	80014dc <LCD_WriteData>
	LCD_WriteData(0x0F);
 8001b00:	200f      	movs	r0, #15
 8001b02:	f7ff fceb 	bl	80014dc <LCD_WriteData>
	LCD_WriteData(0x11);
 8001b06:	2011      	movs	r0, #17
 8001b08:	f7ff fce8 	bl	80014dc <LCD_WriteData>
	LCD_WriteData(0x1C);
 8001b0c:	201c      	movs	r0, #28
 8001b0e:	f7ff fce5 	bl	80014dc <LCD_WriteData>
	LCD_WriteData(0xC8);
 8001b12:	20c8      	movs	r0, #200	@ 0xc8
 8001b14:	f7ff fce2 	bl	80014dc <LCD_WriteData>
	LCD_WriteData(0x07);
 8001b18:	2007      	movs	r0, #7
 8001b1a:	f7ff fcdf 	bl	80014dc <LCD_WriteData>
	LCD_WriteData(0x03);
 8001b1e:	2003      	movs	r0, #3
 8001b20:	f7ff fcdc 	bl	80014dc <LCD_WriteData>
	LCD_WriteData(0x08);
 8001b24:	2008      	movs	r0, #8
 8001b26:	f7ff fcd9 	bl	80014dc <LCD_WriteData>
	LCD_WriteData(0x03);
 8001b2a:	2003      	movs	r0, #3
 8001b2c:	f7ff fcd6 	bl	80014dc <LCD_WriteData>
	LCD_WriteData(0x0D);
 8001b30:	200d      	movs	r0, #13
 8001b32:	f7ff fcd3 	bl	80014dc <LCD_WriteData>
	LCD_WriteData(0x0C);
 8001b36:	200c      	movs	r0, #12
 8001b38:	f7ff fcd0 	bl	80014dc <LCD_WriteData>
	LCD_WriteData(0x31);
 8001b3c:	2031      	movs	r0, #49	@ 0x31
 8001b3e:	f7ff fccd 	bl	80014dc <LCD_WriteData>
	LCD_WriteData(0x2C);
 8001b42:	202c      	movs	r0, #44	@ 0x2c
 8001b44:	f7ff fcca 	bl	80014dc <LCD_WriteData>
	LCD_WriteData(0x00);
 8001b48:	2000      	movs	r0, #0
 8001b4a:	f7ff fcc7 	bl	80014dc <LCD_WriteData>

	LCD_WriteCmd(0xE1);
 8001b4e:	20e1      	movs	r0, #225	@ 0xe1
 8001b50:	f7ff fcb4 	bl	80014bc <LCD_WriteCmd>
	LCD_WriteData(0x00);
 8001b54:	2000      	movs	r0, #0
 8001b56:	f7ff fcc1 	bl	80014dc <LCD_WriteData>
	LCD_WriteData(0x02);
 8001b5a:	2002      	movs	r0, #2
 8001b5c:	f7ff fcbe 	bl	80014dc <LCD_WriteData>
	LCD_WriteData(0x08);
 8001b60:	2008      	movs	r0, #8
 8001b62:	f7ff fcbb 	bl	80014dc <LCD_WriteData>
	LCD_WriteData(0x0E);
 8001b66:	200e      	movs	r0, #14
 8001b68:	f7ff fcb8 	bl	80014dc <LCD_WriteData>
	LCD_WriteData(0x12);
 8001b6c:	2012      	movs	r0, #18
 8001b6e:	f7ff fcb5 	bl	80014dc <LCD_WriteData>
	LCD_WriteData(0x17);
 8001b72:	2017      	movs	r0, #23
 8001b74:	f7ff fcb2 	bl	80014dc <LCD_WriteData>
	LCD_WriteData(0x7C);
 8001b78:	207c      	movs	r0, #124	@ 0x7c
 8001b7a:	f7ff fcaf 	bl	80014dc <LCD_WriteData>
	LCD_WriteData(0x0A);
 8001b7e:	200a      	movs	r0, #10
 8001b80:	f7ff fcac 	bl	80014dc <LCD_WriteData>
	LCD_WriteData(0x03);
 8001b84:	2003      	movs	r0, #3
 8001b86:	f7ff fca9 	bl	80014dc <LCD_WriteData>
	LCD_WriteData(0x09);
 8001b8a:	2009      	movs	r0, #9
 8001b8c:	f7ff fca6 	bl	80014dc <LCD_WriteData>
	LCD_WriteData(0x06);
 8001b90:	2006      	movs	r0, #6
 8001b92:	f7ff fca3 	bl	80014dc <LCD_WriteData>
	LCD_WriteData(0x0C);
 8001b96:	200c      	movs	r0, #12
 8001b98:	f7ff fca0 	bl	80014dc <LCD_WriteData>
	LCD_WriteData(0x0C);
 8001b9c:	200c      	movs	r0, #12
 8001b9e:	f7ff fc9d 	bl	80014dc <LCD_WriteData>
	LCD_WriteData(0x2E);
 8001ba2:	202e      	movs	r0, #46	@ 0x2e
 8001ba4:	f7ff fc9a 	bl	80014dc <LCD_WriteData>
	LCD_WriteData(0x2A);
 8001ba8:	202a      	movs	r0, #42	@ 0x2a
 8001baa:	f7ff fc97 	bl	80014dc <LCD_WriteData>
	LCD_WriteData(0x00);
 8001bae:	2000      	movs	r0, #0
 8001bb0:	f7ff fc94 	bl	80014dc <LCD_WriteData>

	LCD_WriteCmd(0x35);
 8001bb4:	2035      	movs	r0, #53	@ 0x35
 8001bb6:	f7ff fc81 	bl	80014bc <LCD_WriteCmd>
	LCD_WriteData(0x00);
 8001bba:	2000      	movs	r0, #0
 8001bbc:	f7ff fc8e 	bl	80014dc <LCD_WriteData>

	LCD_WriteCmd(0x36); 
 8001bc0:	2036      	movs	r0, #54	@ 0x36
 8001bc2:	f7ff fc7b 	bl	80014bc <LCD_WriteCmd>
	LCD_WriteData(0xC0);
 8001bc6:	20c0      	movs	r0, #192	@ 0xc0
 8001bc8:	f7ff fc88 	bl	80014dc <LCD_WriteData>

	LCD_WriteCmd(0x3A); 
 8001bcc:	203a      	movs	r0, #58	@ 0x3a
 8001bce:	f7ff fc75 	bl	80014bc <LCD_WriteCmd>
	LCD_WriteData(0x55);
 8001bd2:	2055      	movs	r0, #85	@ 0x55
 8001bd4:	f7ff fc82 	bl	80014dc <LCD_WriteData>

	LCD_WriteCmd(0x11);
 8001bd8:	2011      	movs	r0, #17
 8001bda:	f7ff fc6f 	bl	80014bc <LCD_WriteCmd>
	delay_ms(120);
 8001bde:	2078      	movs	r0, #120	@ 0x78
 8001be0:	f7fe fd0e 	bl	8000600 <delay_ms>

	LCD_WriteCmd(0x29);
 8001be4:	2029      	movs	r0, #41	@ 0x29
 8001be6:	f7ff fc69 	bl	80014bc <LCD_WriteCmd>
#endif
	LCD_Display_Dir(TFTLCD_DIR);		//0£ºÊúÆÁ  1£ººáÆÁ  Ä¬ÈÏÊúÆÁ
 8001bea:	2000      	movs	r0, #0
 8001bec:	f7ff fcaa 	bl	8001544 <LCD_Display_Dir>
	LCD_Clear(WHITE);
 8001bf0:	f64f 70ff 	movw	r0, #65535	@ 0xffff
 8001bf4:	f000 f80a 	bl	8001c0c <LCD_Clear>
}
 8001bf8:	bf00      	nop
 8001bfa:	e005      	b.n	8001c08 <TFTLCD_Init+0x3e4>
 8001bfc:	6c00007e 	.word	0x6c00007e
 8001c00:	200001a8 	.word	0x200001a8
 8001c04:	080060e8 	.word	0x080060e8
 8001c08:	bd80      	pop	{r7, pc}
 8001c0a:	bf00      	nop

08001c0c <LCD_Clear>:

//ÇåÆÁº¯Êý
//color:ÒªÇåÆÁµÄÌî³äÉ«
void LCD_Clear(u16 color)
{
 8001c0c:	b580      	push	{r7, lr}
 8001c0e:	b084      	sub	sp, #16
 8001c10:	af00      	add	r7, sp, #0
 8001c12:	4603      	mov	r3, r0
 8001c14:	80fb      	strh	r3, [r7, #6]
	uint16_t i, j ;

	LCD_Set_Window(0, 0, tftlcd_data.width-1, tftlcd_data.height-1);	 //×÷ÓÃÇøÓò
 8001c16:	4b15      	ldr	r3, [pc, #84]	@ (8001c6c <LCD_Clear+0x60>)
 8001c18:	881b      	ldrh	r3, [r3, #0]
 8001c1a:	3b01      	subs	r3, #1
 8001c1c:	b29a      	uxth	r2, r3
 8001c1e:	4b13      	ldr	r3, [pc, #76]	@ (8001c6c <LCD_Clear+0x60>)
 8001c20:	885b      	ldrh	r3, [r3, #2]
 8001c22:	3b01      	subs	r3, #1
 8001c24:	b29b      	uxth	r3, r3
 8001c26:	2100      	movs	r1, #0
 8001c28:	2000      	movs	r0, #0
 8001c2a:	f7ff fcb5 	bl	8001598 <LCD_Set_Window>
  	for(i=0; i<tftlcd_data.width; i++)
 8001c2e:	2300      	movs	r3, #0
 8001c30:	81fb      	strh	r3, [r7, #14]
 8001c32:	e011      	b.n	8001c58 <LCD_Clear+0x4c>
	{
		for (j=0; j<tftlcd_data.height; j++)
 8001c34:	2300      	movs	r3, #0
 8001c36:	81bb      	strh	r3, [r7, #12]
 8001c38:	e006      	b.n	8001c48 <LCD_Clear+0x3c>
		{
			LCD_WriteData_Color(color);
 8001c3a:	88fb      	ldrh	r3, [r7, #6]
 8001c3c:	4618      	mov	r0, r3
 8001c3e:	f7ff fc71 	bl	8001524 <LCD_WriteData_Color>
		for (j=0; j<tftlcd_data.height; j++)
 8001c42:	89bb      	ldrh	r3, [r7, #12]
 8001c44:	3301      	adds	r3, #1
 8001c46:	81bb      	strh	r3, [r7, #12]
 8001c48:	4b08      	ldr	r3, [pc, #32]	@ (8001c6c <LCD_Clear+0x60>)
 8001c4a:	885b      	ldrh	r3, [r3, #2]
 8001c4c:	89ba      	ldrh	r2, [r7, #12]
 8001c4e:	429a      	cmp	r2, r3
 8001c50:	d3f3      	bcc.n	8001c3a <LCD_Clear+0x2e>
  	for(i=0; i<tftlcd_data.width; i++)
 8001c52:	89fb      	ldrh	r3, [r7, #14]
 8001c54:	3301      	adds	r3, #1
 8001c56:	81fb      	strh	r3, [r7, #14]
 8001c58:	4b04      	ldr	r3, [pc, #16]	@ (8001c6c <LCD_Clear+0x60>)
 8001c5a:	881b      	ldrh	r3, [r3, #0]
 8001c5c:	89fa      	ldrh	r2, [r7, #14]
 8001c5e:	429a      	cmp	r2, r3
 8001c60:	d3e8      	bcc.n	8001c34 <LCD_Clear+0x28>
		}
	} 
}
 8001c62:	bf00      	nop
 8001c64:	bf00      	nop
 8001c66:	3710      	adds	r7, #16
 8001c68:	46bd      	mov	sp, r7
 8001c6a:	bd80      	pop	{r7, pc}
 8001c6c:	200001a8 	.word	0x200001a8

08001c70 <LCD_Fill>:

//ÔÚÖ¸¶¨ÇøÓòÄÚÌî³äµ¥¸öÑÕÉ«
//(sx,sy),(ex,ey):Ìî³ä¾ØÐÎ¶Ô½Ç×ø±ê,ÇøÓò´óÐ¡Îª:(ex-sx+1)*(ey-sy+1)   
//color:ÒªÌî³äµÄÑÕÉ«
void LCD_Fill(u16 xState,u16 yState,u16 xEnd,u16 yEnd,u16 color)
{          
 8001c70:	b590      	push	{r4, r7, lr}
 8001c72:	b085      	sub	sp, #20
 8001c74:	af00      	add	r7, sp, #0
 8001c76:	4604      	mov	r4, r0
 8001c78:	4608      	mov	r0, r1
 8001c7a:	4611      	mov	r1, r2
 8001c7c:	461a      	mov	r2, r3
 8001c7e:	4623      	mov	r3, r4
 8001c80:	80fb      	strh	r3, [r7, #6]
 8001c82:	4603      	mov	r3, r0
 8001c84:	80bb      	strh	r3, [r7, #4]
 8001c86:	460b      	mov	r3, r1
 8001c88:	807b      	strh	r3, [r7, #2]
 8001c8a:	4613      	mov	r3, r2
 8001c8c:	803b      	strh	r3, [r7, #0]
	uint16_t temp;

    if((xState > xEnd) || (yState > yEnd))
 8001c8e:	88fa      	ldrh	r2, [r7, #6]
 8001c90:	887b      	ldrh	r3, [r7, #2]
 8001c92:	429a      	cmp	r2, r3
 8001c94:	d828      	bhi.n	8001ce8 <LCD_Fill+0x78>
 8001c96:	88ba      	ldrh	r2, [r7, #4]
 8001c98:	883b      	ldrh	r3, [r7, #0]
 8001c9a:	429a      	cmp	r2, r3
 8001c9c:	d824      	bhi.n	8001ce8 <LCD_Fill+0x78>
    {
        return;
    }   
	LCD_Set_Window(xState, yState, xEnd, yEnd); 
 8001c9e:	883b      	ldrh	r3, [r7, #0]
 8001ca0:	887a      	ldrh	r2, [r7, #2]
 8001ca2:	88b9      	ldrh	r1, [r7, #4]
 8001ca4:	88f8      	ldrh	r0, [r7, #6]
 8001ca6:	f7ff fc77 	bl	8001598 <LCD_Set_Window>
    xState = xEnd - xState + 1;
 8001caa:	887a      	ldrh	r2, [r7, #2]
 8001cac:	88fb      	ldrh	r3, [r7, #6]
 8001cae:	1ad3      	subs	r3, r2, r3
 8001cb0:	b29b      	uxth	r3, r3
 8001cb2:	3301      	adds	r3, #1
 8001cb4:	80fb      	strh	r3, [r7, #6]
	yState = yEnd - yState + 1;
 8001cb6:	883a      	ldrh	r2, [r7, #0]
 8001cb8:	88bb      	ldrh	r3, [r7, #4]
 8001cba:	1ad3      	subs	r3, r2, r3
 8001cbc:	b29b      	uxth	r3, r3
 8001cbe:	3301      	adds	r3, #1
 8001cc0:	80bb      	strh	r3, [r7, #4]

	while(xState--)
 8001cc2:	e00b      	b.n	8001cdc <LCD_Fill+0x6c>
	{
	 	temp = yState;
 8001cc4:	88bb      	ldrh	r3, [r7, #4]
 8001cc6:	81fb      	strh	r3, [r7, #14]
		while (temp--)
 8001cc8:	e003      	b.n	8001cd2 <LCD_Fill+0x62>
	 	{			
			LCD_WriteData_Color(color);	
 8001cca:	8c3b      	ldrh	r3, [r7, #32]
 8001ccc:	4618      	mov	r0, r3
 8001cce:	f7ff fc29 	bl	8001524 <LCD_WriteData_Color>
		while (temp--)
 8001cd2:	89fb      	ldrh	r3, [r7, #14]
 8001cd4:	1e5a      	subs	r2, r3, #1
 8001cd6:	81fa      	strh	r2, [r7, #14]
 8001cd8:	2b00      	cmp	r3, #0
 8001cda:	d1f6      	bne.n	8001cca <LCD_Fill+0x5a>
	while(xState--)
 8001cdc:	88fb      	ldrh	r3, [r7, #6]
 8001cde:	1e5a      	subs	r2, r3, #1
 8001ce0:	80fa      	strh	r2, [r7, #6]
 8001ce2:	2b00      	cmp	r3, #0
 8001ce4:	d1ee      	bne.n	8001cc4 <LCD_Fill+0x54>
 8001ce6:	e000      	b.n	8001cea <LCD_Fill+0x7a>
        return;
 8001ce8:	bf00      	nop
		}
	}	
} 
 8001cea:	3714      	adds	r7, #20
 8001cec:	46bd      	mov	sp, r7
 8001cee:	bd90      	pop	{r4, r7, pc}

08001cf0 <LCD_DrawFRONT_COLOR>:

//¿ìËÙ»­µã
//x,y:×ø±ê
//color:ÑÕÉ«
void LCD_DrawFRONT_COLOR(u16 x,u16 y,u16 color)
{	   
 8001cf0:	b580      	push	{r7, lr}
 8001cf2:	b082      	sub	sp, #8
 8001cf4:	af00      	add	r7, sp, #0
 8001cf6:	4603      	mov	r3, r0
 8001cf8:	80fb      	strh	r3, [r7, #6]
 8001cfa:	460b      	mov	r3, r1
 8001cfc:	80bb      	strh	r3, [r7, #4]
 8001cfe:	4613      	mov	r3, r2
 8001d00:	807b      	strh	r3, [r7, #2]
	LCD_Set_Window(x, y, x, y);
 8001d02:	88bb      	ldrh	r3, [r7, #4]
 8001d04:	88fa      	ldrh	r2, [r7, #6]
 8001d06:	88b9      	ldrh	r1, [r7, #4]
 8001d08:	88f8      	ldrh	r0, [r7, #6]
 8001d0a:	f7ff fc45 	bl	8001598 <LCD_Set_Window>
	LCD_WriteData_Color(color);	
 8001d0e:	887b      	ldrh	r3, [r7, #2]
 8001d10:	4618      	mov	r0, r3
 8001d12:	f7ff fc07 	bl	8001524 <LCD_WriteData_Color>
} 
 8001d16:	bf00      	nop
 8001d18:	3708      	adds	r7, #8
 8001d1a:	46bd      	mov	sp, r7
 8001d1c:	bd80      	pop	{r7, pc}
	...

08001d20 <LCD_ShowChar>:
//x,y:ÆðÊ¼×ø±ê
//num:ÒªÏÔÊ¾µÄ×Ö·û:" "--->"~"
//size:×ÖÌå´óÐ¡ 12/16/24
//mode:µþ¼Ó·½Ê½(1)»¹ÊÇ·Çµþ¼Ó·½Ê½(0)
void LCD_ShowChar(u16 x,u16 y,u8 num,u8 size,u8 mode)
{  							  
 8001d20:	b590      	push	{r4, r7, lr}
 8001d22:	b085      	sub	sp, #20
 8001d24:	af00      	add	r7, sp, #0
 8001d26:	4604      	mov	r4, r0
 8001d28:	4608      	mov	r0, r1
 8001d2a:	4611      	mov	r1, r2
 8001d2c:	461a      	mov	r2, r3
 8001d2e:	4623      	mov	r3, r4
 8001d30:	80fb      	strh	r3, [r7, #6]
 8001d32:	4603      	mov	r3, r0
 8001d34:	80bb      	strh	r3, [r7, #4]
 8001d36:	460b      	mov	r3, r1
 8001d38:	70fb      	strb	r3, [r7, #3]
 8001d3a:	4613      	mov	r3, r2
 8001d3c:	70bb      	strb	r3, [r7, #2]
    u8 temp,t1,t;
	u16 y0=y;
 8001d3e:	88bb      	ldrh	r3, [r7, #4]
 8001d40:	817b      	strh	r3, [r7, #10]
	u8 csize=(size/8+((size%8)?1:0))*(size/2);		//µÃµ½×ÖÌåÒ»¸ö×Ö·û¶ÔÓ¦µãÕó¼¯ËùÕ¼µÄ×Ö½ÚÊý	
 8001d42:	78bb      	ldrb	r3, [r7, #2]
 8001d44:	08db      	lsrs	r3, r3, #3
 8001d46:	b2db      	uxtb	r3, r3
 8001d48:	461a      	mov	r2, r3
 8001d4a:	78bb      	ldrb	r3, [r7, #2]
 8001d4c:	f003 0307 	and.w	r3, r3, #7
 8001d50:	b2db      	uxtb	r3, r3
 8001d52:	2b00      	cmp	r3, #0
 8001d54:	bf14      	ite	ne
 8001d56:	2301      	movne	r3, #1
 8001d58:	2300      	moveq	r3, #0
 8001d5a:	b2db      	uxtb	r3, r3
 8001d5c:	4413      	add	r3, r2
 8001d5e:	b2da      	uxtb	r2, r3
 8001d60:	78bb      	ldrb	r3, [r7, #2]
 8001d62:	085b      	lsrs	r3, r3, #1
 8001d64:	b2db      	uxtb	r3, r3
 8001d66:	fb12 f303 	smulbb	r3, r2, r3
 8001d6a:	727b      	strb	r3, [r7, #9]
 	num=num-' ';//µÃµ½Æ«ÒÆºóµÄÖµ£¨ASCII×Ö¿âÊÇ´Ó¿Õ¸ñ¿ªÊ¼È¡Ä££¬ËùÒÔ-' '¾ÍÊÇ¶ÔÓ¦×Ö·ûµÄ×Ö¿â£©
 8001d6c:	78fb      	ldrb	r3, [r7, #3]
 8001d6e:	3b20      	subs	r3, #32
 8001d70:	70fb      	strb	r3, [r7, #3]
	for(t=0;t<csize;t++)
 8001d72:	2300      	movs	r3, #0
 8001d74:	737b      	strb	r3, [r7, #13]
 8001d76:	e069      	b.n	8001e4c <LCD_ShowChar+0x12c>
	{   
		if(size==12)temp=ascii_1206[num][t]; 	 	//µ÷ÓÃ1206×ÖÌå
 8001d78:	78bb      	ldrb	r3, [r7, #2]
 8001d7a:	2b0c      	cmp	r3, #12
 8001d7c:	d10b      	bne.n	8001d96 <LCD_ShowChar+0x76>
 8001d7e:	78fa      	ldrb	r2, [r7, #3]
 8001d80:	7b79      	ldrb	r1, [r7, #13]
 8001d82:	4838      	ldr	r0, [pc, #224]	@ (8001e64 <LCD_ShowChar+0x144>)
 8001d84:	4613      	mov	r3, r2
 8001d86:	005b      	lsls	r3, r3, #1
 8001d88:	4413      	add	r3, r2
 8001d8a:	009b      	lsls	r3, r3, #2
 8001d8c:	4403      	add	r3, r0
 8001d8e:	440b      	add	r3, r1
 8001d90:	781b      	ldrb	r3, [r3, #0]
 8001d92:	73fb      	strb	r3, [r7, #15]
 8001d94:	e019      	b.n	8001dca <LCD_ShowChar+0xaa>
		else if(size==16)temp=ascii_1608[num][t];	//µ÷ÓÃ1608×ÖÌå
 8001d96:	78bb      	ldrb	r3, [r7, #2]
 8001d98:	2b10      	cmp	r3, #16
 8001d9a:	d108      	bne.n	8001dae <LCD_ShowChar+0x8e>
 8001d9c:	78fa      	ldrb	r2, [r7, #3]
 8001d9e:	7b7b      	ldrb	r3, [r7, #13]
 8001da0:	4931      	ldr	r1, [pc, #196]	@ (8001e68 <LCD_ShowChar+0x148>)
 8001da2:	0112      	lsls	r2, r2, #4
 8001da4:	440a      	add	r2, r1
 8001da6:	4413      	add	r3, r2
 8001da8:	781b      	ldrb	r3, [r3, #0]
 8001daa:	73fb      	strb	r3, [r7, #15]
 8001dac:	e00d      	b.n	8001dca <LCD_ShowChar+0xaa>
		else if(size==24)temp=ascii_2412[num][t];	//µ÷ÓÃ2412×ÖÌå
 8001dae:	78bb      	ldrb	r3, [r7, #2]
 8001db0:	2b18      	cmp	r3, #24
 8001db2:	d150      	bne.n	8001e56 <LCD_ShowChar+0x136>
 8001db4:	78fa      	ldrb	r2, [r7, #3]
 8001db6:	7b79      	ldrb	r1, [r7, #13]
 8001db8:	482c      	ldr	r0, [pc, #176]	@ (8001e6c <LCD_ShowChar+0x14c>)
 8001dba:	4613      	mov	r3, r2
 8001dbc:	00db      	lsls	r3, r3, #3
 8001dbe:	4413      	add	r3, r2
 8001dc0:	009b      	lsls	r3, r3, #2
 8001dc2:	4403      	add	r3, r0
 8001dc4:	440b      	add	r3, r1
 8001dc6:	781b      	ldrb	r3, [r3, #0]
 8001dc8:	73fb      	strb	r3, [r7, #15]
		else return;								//Ã»ÓÐµÄ×Ö¿â
		for(t1=0;t1<8;t1++)
 8001dca:	2300      	movs	r3, #0
 8001dcc:	73bb      	strb	r3, [r7, #14]
 8001dce:	e035      	b.n	8001e3c <LCD_ShowChar+0x11c>
		{			    
			if(temp&0x80)LCD_DrawFRONT_COLOR(x,y,FRONT_COLOR);
 8001dd0:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001dd4:	2b00      	cmp	r3, #0
 8001dd6:	da07      	bge.n	8001de8 <LCD_ShowChar+0xc8>
 8001dd8:	4b25      	ldr	r3, [pc, #148]	@ (8001e70 <LCD_ShowChar+0x150>)
 8001dda:	881a      	ldrh	r2, [r3, #0]
 8001ddc:	88b9      	ldrh	r1, [r7, #4]
 8001dde:	88fb      	ldrh	r3, [r7, #6]
 8001de0:	4618      	mov	r0, r3
 8001de2:	f7ff ff85 	bl	8001cf0 <LCD_DrawFRONT_COLOR>
 8001de6:	e00a      	b.n	8001dfe <LCD_ShowChar+0xde>
			else if(mode==0)LCD_DrawFRONT_COLOR(x,y,BACK_COLOR);
 8001de8:	f897 3020 	ldrb.w	r3, [r7, #32]
 8001dec:	2b00      	cmp	r3, #0
 8001dee:	d106      	bne.n	8001dfe <LCD_ShowChar+0xde>
 8001df0:	4b20      	ldr	r3, [pc, #128]	@ (8001e74 <LCD_ShowChar+0x154>)
 8001df2:	881a      	ldrh	r2, [r3, #0]
 8001df4:	88b9      	ldrh	r1, [r7, #4]
 8001df6:	88fb      	ldrh	r3, [r7, #6]
 8001df8:	4618      	mov	r0, r3
 8001dfa:	f7ff ff79 	bl	8001cf0 <LCD_DrawFRONT_COLOR>
			temp<<=1;
 8001dfe:	7bfb      	ldrb	r3, [r7, #15]
 8001e00:	005b      	lsls	r3, r3, #1
 8001e02:	73fb      	strb	r3, [r7, #15]
			y++;
 8001e04:	88bb      	ldrh	r3, [r7, #4]
 8001e06:	3301      	adds	r3, #1
 8001e08:	80bb      	strh	r3, [r7, #4]
			if(y>=tftlcd_data.height)return;		//³¬ÇøÓòÁË
 8001e0a:	4b1b      	ldr	r3, [pc, #108]	@ (8001e78 <LCD_ShowChar+0x158>)
 8001e0c:	885b      	ldrh	r3, [r3, #2]
 8001e0e:	88ba      	ldrh	r2, [r7, #4]
 8001e10:	429a      	cmp	r2, r3
 8001e12:	d222      	bcs.n	8001e5a <LCD_ShowChar+0x13a>
			if((y-y0)==size)
 8001e14:	88ba      	ldrh	r2, [r7, #4]
 8001e16:	897b      	ldrh	r3, [r7, #10]
 8001e18:	1ad2      	subs	r2, r2, r3
 8001e1a:	78bb      	ldrb	r3, [r7, #2]
 8001e1c:	429a      	cmp	r2, r3
 8001e1e:	d10a      	bne.n	8001e36 <LCD_ShowChar+0x116>
			{
				y=y0;
 8001e20:	897b      	ldrh	r3, [r7, #10]
 8001e22:	80bb      	strh	r3, [r7, #4]
				x++;
 8001e24:	88fb      	ldrh	r3, [r7, #6]
 8001e26:	3301      	adds	r3, #1
 8001e28:	80fb      	strh	r3, [r7, #6]
				if(x>=tftlcd_data.width)return;	//³¬ÇøÓòÁË
 8001e2a:	4b13      	ldr	r3, [pc, #76]	@ (8001e78 <LCD_ShowChar+0x158>)
 8001e2c:	881b      	ldrh	r3, [r3, #0]
 8001e2e:	88fa      	ldrh	r2, [r7, #6]
 8001e30:	429a      	cmp	r2, r3
 8001e32:	d307      	bcc.n	8001e44 <LCD_ShowChar+0x124>
 8001e34:	e012      	b.n	8001e5c <LCD_ShowChar+0x13c>
		for(t1=0;t1<8;t1++)
 8001e36:	7bbb      	ldrb	r3, [r7, #14]
 8001e38:	3301      	adds	r3, #1
 8001e3a:	73bb      	strb	r3, [r7, #14]
 8001e3c:	7bbb      	ldrb	r3, [r7, #14]
 8001e3e:	2b07      	cmp	r3, #7
 8001e40:	d9c6      	bls.n	8001dd0 <LCD_ShowChar+0xb0>
 8001e42:	e000      	b.n	8001e46 <LCD_ShowChar+0x126>
				break;
 8001e44:	bf00      	nop
	for(t=0;t<csize;t++)
 8001e46:	7b7b      	ldrb	r3, [r7, #13]
 8001e48:	3301      	adds	r3, #1
 8001e4a:	737b      	strb	r3, [r7, #13]
 8001e4c:	7b7a      	ldrb	r2, [r7, #13]
 8001e4e:	7a7b      	ldrb	r3, [r7, #9]
 8001e50:	429a      	cmp	r2, r3
 8001e52:	d391      	bcc.n	8001d78 <LCD_ShowChar+0x58>
 8001e54:	e002      	b.n	8001e5c <LCD_ShowChar+0x13c>
		else return;								//Ã»ÓÐµÄ×Ö¿â
 8001e56:	bf00      	nop
 8001e58:	e000      	b.n	8001e5c <LCD_ShowChar+0x13c>
			if(y>=tftlcd_data.height)return;		//³¬ÇøÓòÁË
 8001e5a:	bf00      	nop
			}
		}  	 
	}  	    	   	 	  
}   
 8001e5c:	3714      	adds	r7, #20
 8001e5e:	46bd      	mov	sp, r7
 8001e60:	bd90      	pop	{r4, r7, pc}
 8001e62:	bf00      	nop
 8001e64:	08006110 	.word	0x08006110
 8001e68:	08006584 	.word	0x08006584
 8001e6c:	08006b74 	.word	0x08006b74
 8001e70:	200001a4 	.word	0x200001a4
 8001e74:	20000014 	.word	0x20000014
 8001e78:	200001a8 	.word	0x200001a8

08001e7c <LCD_Pow>:
//m^nº¯Êý
//·µ»ØÖµ:m^n´Î·½.
u32 LCD_Pow(u8 m,u8 n)
{
 8001e7c:	b480      	push	{r7}
 8001e7e:	b085      	sub	sp, #20
 8001e80:	af00      	add	r7, sp, #0
 8001e82:	4603      	mov	r3, r0
 8001e84:	460a      	mov	r2, r1
 8001e86:	71fb      	strb	r3, [r7, #7]
 8001e88:	4613      	mov	r3, r2
 8001e8a:	71bb      	strb	r3, [r7, #6]
	u32 result=1;	 
 8001e8c:	2301      	movs	r3, #1
 8001e8e:	60fb      	str	r3, [r7, #12]
	while(n--)result*=m;    
 8001e90:	e004      	b.n	8001e9c <LCD_Pow+0x20>
 8001e92:	79fa      	ldrb	r2, [r7, #7]
 8001e94:	68fb      	ldr	r3, [r7, #12]
 8001e96:	fb02 f303 	mul.w	r3, r2, r3
 8001e9a:	60fb      	str	r3, [r7, #12]
 8001e9c:	79bb      	ldrb	r3, [r7, #6]
 8001e9e:	1e5a      	subs	r2, r3, #1
 8001ea0:	71ba      	strb	r2, [r7, #6]
 8001ea2:	2b00      	cmp	r3, #0
 8001ea4:	d1f5      	bne.n	8001e92 <LCD_Pow+0x16>
	return result;
 8001ea6:	68fb      	ldr	r3, [r7, #12]
}			 
 8001ea8:	4618      	mov	r0, r3
 8001eaa:	3714      	adds	r7, #20
 8001eac:	46bd      	mov	sp, r7
 8001eae:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001eb2:	4770      	bx	lr

08001eb4 <LCD_ShowNum>:
//len :Êý×ÖµÄÎ»Êý
//size:×ÖÌå´óÐ¡
//color:ÑÕÉ« 
//num:ÊýÖµ(0~4294967295);	 
void LCD_ShowNum(u16 x,u16 y,u32 num,u8 len,u8 size)
{         	
 8001eb4:	b590      	push	{r4, r7, lr}
 8001eb6:	b089      	sub	sp, #36	@ 0x24
 8001eb8:	af02      	add	r7, sp, #8
 8001eba:	60ba      	str	r2, [r7, #8]
 8001ebc:	461a      	mov	r2, r3
 8001ebe:	4603      	mov	r3, r0
 8001ec0:	81fb      	strh	r3, [r7, #14]
 8001ec2:	460b      	mov	r3, r1
 8001ec4:	81bb      	strh	r3, [r7, #12]
 8001ec6:	4613      	mov	r3, r2
 8001ec8:	71fb      	strb	r3, [r7, #7]
	u8 t,temp;
	u8 enshow=0;						   
 8001eca:	2300      	movs	r3, #0
 8001ecc:	75bb      	strb	r3, [r7, #22]
	for(t=0;t<len;t++)
 8001ece:	2300      	movs	r3, #0
 8001ed0:	75fb      	strb	r3, [r7, #23]
 8001ed2:	e055      	b.n	8001f80 <LCD_ShowNum+0xcc>
	{
		temp=(num/LCD_Pow(10,len-t-1))%10;
 8001ed4:	79fa      	ldrb	r2, [r7, #7]
 8001ed6:	7dfb      	ldrb	r3, [r7, #23]
 8001ed8:	1ad3      	subs	r3, r2, r3
 8001eda:	b2db      	uxtb	r3, r3
 8001edc:	3b01      	subs	r3, #1
 8001ede:	b2db      	uxtb	r3, r3
 8001ee0:	4619      	mov	r1, r3
 8001ee2:	200a      	movs	r0, #10
 8001ee4:	f7ff ffca 	bl	8001e7c <LCD_Pow>
 8001ee8:	4602      	mov	r2, r0
 8001eea:	68bb      	ldr	r3, [r7, #8]
 8001eec:	fbb3 f1f2 	udiv	r1, r3, r2
 8001ef0:	4b28      	ldr	r3, [pc, #160]	@ (8001f94 <LCD_ShowNum+0xe0>)
 8001ef2:	fba3 2301 	umull	r2, r3, r3, r1
 8001ef6:	08da      	lsrs	r2, r3, #3
 8001ef8:	4613      	mov	r3, r2
 8001efa:	009b      	lsls	r3, r3, #2
 8001efc:	4413      	add	r3, r2
 8001efe:	005b      	lsls	r3, r3, #1
 8001f00:	1aca      	subs	r2, r1, r3
 8001f02:	4613      	mov	r3, r2
 8001f04:	757b      	strb	r3, [r7, #21]
		if(enshow==0&&t<(len-1))
 8001f06:	7dbb      	ldrb	r3, [r7, #22]
 8001f08:	2b00      	cmp	r3, #0
 8001f0a:	d11f      	bne.n	8001f4c <LCD_ShowNum+0x98>
 8001f0c:	7dfa      	ldrb	r2, [r7, #23]
 8001f0e:	79fb      	ldrb	r3, [r7, #7]
 8001f10:	3b01      	subs	r3, #1
 8001f12:	429a      	cmp	r2, r3
 8001f14:	da1a      	bge.n	8001f4c <LCD_ShowNum+0x98>
		{
			if(temp==0)
 8001f16:	7d7b      	ldrb	r3, [r7, #21]
 8001f18:	2b00      	cmp	r3, #0
 8001f1a:	d115      	bne.n	8001f48 <LCD_ShowNum+0x94>
			{
				LCD_ShowChar(x+(size/2)*t,y,' ',size,0);
 8001f1c:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 8001f20:	085b      	lsrs	r3, r3, #1
 8001f22:	b2db      	uxtb	r3, r3
 8001f24:	461a      	mov	r2, r3
 8001f26:	7dfb      	ldrb	r3, [r7, #23]
 8001f28:	b29b      	uxth	r3, r3
 8001f2a:	fb12 f303 	smulbb	r3, r2, r3
 8001f2e:	b29a      	uxth	r2, r3
 8001f30:	89fb      	ldrh	r3, [r7, #14]
 8001f32:	4413      	add	r3, r2
 8001f34:	b298      	uxth	r0, r3
 8001f36:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 8001f3a:	89b9      	ldrh	r1, [r7, #12]
 8001f3c:	2200      	movs	r2, #0
 8001f3e:	9200      	str	r2, [sp, #0]
 8001f40:	2220      	movs	r2, #32
 8001f42:	f7ff feed 	bl	8001d20 <LCD_ShowChar>
				continue;
 8001f46:	e018      	b.n	8001f7a <LCD_ShowNum+0xc6>
			}else enshow=1; 
 8001f48:	2301      	movs	r3, #1
 8001f4a:	75bb      	strb	r3, [r7, #22]
		 	 
		}
	 	LCD_ShowChar(x+(size/2)*t,y,temp+'0',size,0); 
 8001f4c:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 8001f50:	085b      	lsrs	r3, r3, #1
 8001f52:	b2db      	uxtb	r3, r3
 8001f54:	461a      	mov	r2, r3
 8001f56:	7dfb      	ldrb	r3, [r7, #23]
 8001f58:	b29b      	uxth	r3, r3
 8001f5a:	fb12 f303 	smulbb	r3, r2, r3
 8001f5e:	b29a      	uxth	r2, r3
 8001f60:	89fb      	ldrh	r3, [r7, #14]
 8001f62:	4413      	add	r3, r2
 8001f64:	b298      	uxth	r0, r3
 8001f66:	7d7b      	ldrb	r3, [r7, #21]
 8001f68:	3330      	adds	r3, #48	@ 0x30
 8001f6a:	b2da      	uxtb	r2, r3
 8001f6c:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 8001f70:	89b9      	ldrh	r1, [r7, #12]
 8001f72:	2400      	movs	r4, #0
 8001f74:	9400      	str	r4, [sp, #0]
 8001f76:	f7ff fed3 	bl	8001d20 <LCD_ShowChar>
	for(t=0;t<len;t++)
 8001f7a:	7dfb      	ldrb	r3, [r7, #23]
 8001f7c:	3301      	adds	r3, #1
 8001f7e:	75fb      	strb	r3, [r7, #23]
 8001f80:	7dfa      	ldrb	r2, [r7, #23]
 8001f82:	79fb      	ldrb	r3, [r7, #7]
 8001f84:	429a      	cmp	r2, r3
 8001f86:	d3a5      	bcc.n	8001ed4 <LCD_ShowNum+0x20>
	}
} 
 8001f88:	bf00      	nop
 8001f8a:	bf00      	nop
 8001f8c:	371c      	adds	r7, #28
 8001f8e:	46bd      	mov	sp, r7
 8001f90:	bd90      	pop	{r4, r7, pc}
 8001f92:	bf00      	nop
 8001f94:	cccccccd 	.word	0xcccccccd

08001f98 <LCD_ShowString>:
//x,y:Æðµã×ø±ê
//width,height:ÇøÓò´óÐ¡  
//size:×ÖÌå´óÐ¡
//*p:×Ö·û´®ÆðÊ¼µØÖ·		  
void LCD_ShowString(u16 x,u16 y,u16 width,u16 height,u8 size,u8 *p)
{         
 8001f98:	b590      	push	{r4, r7, lr}
 8001f9a:	b087      	sub	sp, #28
 8001f9c:	af02      	add	r7, sp, #8
 8001f9e:	4604      	mov	r4, r0
 8001fa0:	4608      	mov	r0, r1
 8001fa2:	4611      	mov	r1, r2
 8001fa4:	461a      	mov	r2, r3
 8001fa6:	4623      	mov	r3, r4
 8001fa8:	80fb      	strh	r3, [r7, #6]
 8001faa:	4603      	mov	r3, r0
 8001fac:	80bb      	strh	r3, [r7, #4]
 8001fae:	460b      	mov	r3, r1
 8001fb0:	807b      	strh	r3, [r7, #2]
 8001fb2:	4613      	mov	r3, r2
 8001fb4:	803b      	strh	r3, [r7, #0]
	u8 x0=x;
 8001fb6:	88fb      	ldrh	r3, [r7, #6]
 8001fb8:	73fb      	strb	r3, [r7, #15]
	width+=x;
 8001fba:	887a      	ldrh	r2, [r7, #2]
 8001fbc:	88fb      	ldrh	r3, [r7, #6]
 8001fbe:	4413      	add	r3, r2
 8001fc0:	807b      	strh	r3, [r7, #2]
	height+=y;
 8001fc2:	883a      	ldrh	r2, [r7, #0]
 8001fc4:	88bb      	ldrh	r3, [r7, #4]
 8001fc6:	4413      	add	r3, r2
 8001fc8:	803b      	strh	r3, [r7, #0]
    while((*p<='~')&&(*p>=' '))//ÅÐ¶ÏÊÇ²»ÊÇ·Ç·¨×Ö·û!
 8001fca:	e024      	b.n	8002016 <LCD_ShowString+0x7e>
    {       
        if(x>=width){x=x0;y+=size;}
 8001fcc:	88fa      	ldrh	r2, [r7, #6]
 8001fce:	887b      	ldrh	r3, [r7, #2]
 8001fd0:	429a      	cmp	r2, r3
 8001fd2:	d307      	bcc.n	8001fe4 <LCD_ShowString+0x4c>
 8001fd4:	7bfb      	ldrb	r3, [r7, #15]
 8001fd6:	80fb      	strh	r3, [r7, #6]
 8001fd8:	f897 3020 	ldrb.w	r3, [r7, #32]
 8001fdc:	b29a      	uxth	r2, r3
 8001fde:	88bb      	ldrh	r3, [r7, #4]
 8001fe0:	4413      	add	r3, r2
 8001fe2:	80bb      	strh	r3, [r7, #4]
        if(y>=height)break;//ÍË³ö
 8001fe4:	88ba      	ldrh	r2, [r7, #4]
 8001fe6:	883b      	ldrh	r3, [r7, #0]
 8001fe8:	429a      	cmp	r2, r3
 8001fea:	d21d      	bcs.n	8002028 <LCD_ShowString+0x90>
        LCD_ShowChar(x,y,*p,size,0);
 8001fec:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001fee:	781a      	ldrb	r2, [r3, #0]
 8001ff0:	f897 3020 	ldrb.w	r3, [r7, #32]
 8001ff4:	88b9      	ldrh	r1, [r7, #4]
 8001ff6:	88f8      	ldrh	r0, [r7, #6]
 8001ff8:	2400      	movs	r4, #0
 8001ffa:	9400      	str	r4, [sp, #0]
 8001ffc:	f7ff fe90 	bl	8001d20 <LCD_ShowChar>
        x+=size/2;
 8002000:	f897 3020 	ldrb.w	r3, [r7, #32]
 8002004:	085b      	lsrs	r3, r3, #1
 8002006:	b2db      	uxtb	r3, r3
 8002008:	461a      	mov	r2, r3
 800200a:	88fb      	ldrh	r3, [r7, #6]
 800200c:	4413      	add	r3, r2
 800200e:	80fb      	strh	r3, [r7, #6]
        p++;
 8002010:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002012:	3301      	adds	r3, #1
 8002014:	627b      	str	r3, [r7, #36]	@ 0x24
    while((*p<='~')&&(*p>=' '))//ÅÐ¶ÏÊÇ²»ÊÇ·Ç·¨×Ö·û!
 8002016:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002018:	781b      	ldrb	r3, [r3, #0]
 800201a:	2b7e      	cmp	r3, #126	@ 0x7e
 800201c:	d805      	bhi.n	800202a <LCD_ShowString+0x92>
 800201e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002020:	781b      	ldrb	r3, [r3, #0]
 8002022:	2b1f      	cmp	r3, #31
 8002024:	d8d2      	bhi.n	8001fcc <LCD_ShowString+0x34>
    }  
}
 8002026:	e000      	b.n	800202a <LCD_ShowString+0x92>
        if(y>=height)break;//ÍË³ö
 8002028:	bf00      	nop
}
 800202a:	bf00      	nop
 800202c:	3714      	adds	r7, #20
 800202e:	46bd      	mov	sp, r7
 8002030:	bd90      	pop	{r4, r7, pc}
	...

08002034 <TIM3_Init>:
//pscï¿½ï¿½Ê±ï¿½ï¿½Ô¤ï¿½ï¿½Æµï¿½ï¿½
//ï¿½ï¿½Ê±ï¿½ï¿½ï¿½ï¿½ï¿½Ê±ï¿½ï¿½ï¿½ï¿½ã·½ï¿½ï¿½:Tout=((arr+1)*(psc+1))/Ft us.
//Ft=ï¿½ï¿½Ê±ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½Æµï¿½ï¿½,ï¿½ï¿½Î»:Mhz
//ï¿½ï¿½ï¿½ï¿½Ê¹ï¿½Ãµï¿½ï¿½Ç¶ï¿½Ê±ï¿½ï¿½3!(ï¿½ï¿½Ê±ï¿½ï¿½3ï¿½ï¿½ï¿½ï¿½APB1ï¿½Ï£ï¿½Ê±ï¿½ï¿½ÎªHCLK/2)
void TIM3_Init(u16 per,u16 psc)
{  
 8002034:	b580      	push	{r7, lr}
 8002036:	b082      	sub	sp, #8
 8002038:	af00      	add	r7, sp, #0
 800203a:	4603      	mov	r3, r0
 800203c:	460a      	mov	r2, r1
 800203e:	80fb      	strh	r3, [r7, #6]
 8002040:	4613      	mov	r3, r2
 8002042:	80bb      	strh	r3, [r7, #4]
    TIM3_Handler.Instance=TIM3;                          //Í¨ï¿½Ã¶ï¿½Ê±ï¿½ï¿½3
 8002044:	4b0c      	ldr	r3, [pc, #48]	@ (8002078 <TIM3_Init+0x44>)
 8002046:	4a0d      	ldr	r2, [pc, #52]	@ (800207c <TIM3_Init+0x48>)
 8002048:	601a      	str	r2, [r3, #0]
    TIM3_Handler.Init.Prescaler=psc;                     //ï¿½ï¿½ÆµÏµï¿½ï¿½
 800204a:	88bb      	ldrh	r3, [r7, #4]
 800204c:	4a0a      	ldr	r2, [pc, #40]	@ (8002078 <TIM3_Init+0x44>)
 800204e:	6053      	str	r3, [r2, #4]
    TIM3_Handler.Init.CounterMode=TIM_COUNTERMODE_UP;    //ï¿½ï¿½ï¿½Ï¼ï¿½ï¿½ï¿½ï¿½ï¿½
 8002050:	4b09      	ldr	r3, [pc, #36]	@ (8002078 <TIM3_Init+0x44>)
 8002052:	2200      	movs	r2, #0
 8002054:	609a      	str	r2, [r3, #8]
    TIM3_Handler.Init.Period=per;                        //ï¿½Ô¶ï¿½×°ï¿½ï¿½Öµ
 8002056:	88fb      	ldrh	r3, [r7, #6]
 8002058:	4a07      	ldr	r2, [pc, #28]	@ (8002078 <TIM3_Init+0x44>)
 800205a:	60d3      	str	r3, [r2, #12]
    TIM3_Handler.Init.ClockDivision=TIM_CLOCKDIVISION_DIV1;//Ê±ï¿½Ó·ï¿½Æµï¿½ï¿½ï¿½ï¿½
 800205c:	4b06      	ldr	r3, [pc, #24]	@ (8002078 <TIM3_Init+0x44>)
 800205e:	2200      	movs	r2, #0
 8002060:	611a      	str	r2, [r3, #16]
    HAL_TIM_Base_Init(&TIM3_Handler);
 8002062:	4805      	ldr	r0, [pc, #20]	@ (8002078 <TIM3_Init+0x44>)
 8002064:	f001 f9fe 	bl	8003464 <HAL_TIM_Base_Init>
    
    HAL_TIM_Base_Start_IT(&TIM3_Handler); //Ê¹ï¿½Ü¶ï¿½Ê±ï¿½ï¿½3ï¿½Í¶ï¿½Ê±ï¿½ï¿½3ï¿½ï¿½ï¿½ï¿½ï¿½Ð¶Ï£ï¿½TIM_IT_UPDATE   
 8002068:	4803      	ldr	r0, [pc, #12]	@ (8002078 <TIM3_Init+0x44>)
 800206a:	f001 fa4b 	bl	8003504 <HAL_TIM_Base_Start_IT>
}
 800206e:	bf00      	nop
 8002070:	3708      	adds	r7, #8
 8002072:	46bd      	mov	sp, r7
 8002074:	bd80      	pop	{r7, pc}
 8002076:	bf00      	nop
 8002078:	200001b0 	.word	0x200001b0
 800207c:	40000400 	.word	0x40000400

08002080 <HAL_TIM_Base_MspInit>:


//ï¿½ï¿½Ê±ï¿½ï¿½ï¿½×²ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½Ê±ï¿½Ó£ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½Ð¶ï¿½ï¿½ï¿½ï¿½È¼ï¿½
//ï¿½Ëºï¿½ï¿½ï¿½ï¿½á±»HAL_TIM_Base_Init()ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef *htim)
{
 8002080:	b580      	push	{r7, lr}
 8002082:	b084      	sub	sp, #16
 8002084:	af00      	add	r7, sp, #0
 8002086:	6078      	str	r0, [r7, #4]
    if(htim->Instance==TIM3)
 8002088:	687b      	ldr	r3, [r7, #4]
 800208a:	681b      	ldr	r3, [r3, #0]
 800208c:	4a0e      	ldr	r2, [pc, #56]	@ (80020c8 <HAL_TIM_Base_MspInit+0x48>)
 800208e:	4293      	cmp	r3, r2
 8002090:	d115      	bne.n	80020be <HAL_TIM_Base_MspInit+0x3e>
	{
		__HAL_RCC_TIM3_CLK_ENABLE();            //Ê¹ï¿½ï¿½TIM3Ê±ï¿½ï¿½
 8002092:	2300      	movs	r3, #0
 8002094:	60fb      	str	r3, [r7, #12]
 8002096:	4b0d      	ldr	r3, [pc, #52]	@ (80020cc <HAL_TIM_Base_MspInit+0x4c>)
 8002098:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800209a:	4a0c      	ldr	r2, [pc, #48]	@ (80020cc <HAL_TIM_Base_MspInit+0x4c>)
 800209c:	f043 0302 	orr.w	r3, r3, #2
 80020a0:	6413      	str	r3, [r2, #64]	@ 0x40
 80020a2:	4b0a      	ldr	r3, [pc, #40]	@ (80020cc <HAL_TIM_Base_MspInit+0x4c>)
 80020a4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80020a6:	f003 0302 	and.w	r3, r3, #2
 80020aa:	60fb      	str	r3, [r7, #12]
 80020ac:	68fb      	ldr	r3, [r7, #12]
		HAL_NVIC_SetPriority(TIM3_IRQn,1,3);    //ï¿½ï¿½ï¿½ï¿½ï¿½Ð¶ï¿½ï¿½ï¿½ï¿½È¼ï¿½ï¿½ï¿½ï¿½ï¿½Õ¼ï¿½ï¿½ï¿½È¼ï¿½1ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½È¼ï¿½3
 80020ae:	2203      	movs	r2, #3
 80020b0:	2101      	movs	r1, #1
 80020b2:	201d      	movs	r0, #29
 80020b4:	f000 facf 	bl	8002656 <HAL_NVIC_SetPriority>
		HAL_NVIC_EnableIRQ(TIM3_IRQn);          //ï¿½ï¿½ï¿½ï¿½ITM3ï¿½Ð¶ï¿½   
 80020b8:	201d      	movs	r0, #29
 80020ba:	f000 fae8 	bl	800268e <HAL_NVIC_EnableIRQ>
	}
}
 80020be:	bf00      	nop
 80020c0:	3710      	adds	r7, #16
 80020c2:	46bd      	mov	sp, r7
 80020c4:	bd80      	pop	{r7, pc}
 80020c6:	bf00      	nop
 80020c8:	40000400 	.word	0x40000400
 80020cc:	40023800 	.word	0x40023800

080020d0 <TIM3_IRQHandler>:


//ï¿½ï¿½Ê±ï¿½ï¿½3ï¿½Ð¶Ï·ï¿½ï¿½ï¿½ï¿½ï¿½
void TIM3_IRQHandler(void)
{
 80020d0:	b580      	push	{r7, lr}
 80020d2:	af00      	add	r7, sp, #0
    HAL_TIM_IRQHandler(&TIM3_Handler);
 80020d4:	4802      	ldr	r0, [pc, #8]	@ (80020e0 <TIM3_IRQHandler+0x10>)
 80020d6:	f001 fb9d 	bl	8003814 <HAL_TIM_IRQHandler>
}
 80020da:	bf00      	nop
 80020dc:	bd80      	pop	{r7, pc}
 80020de:	bf00      	nop
 80020e0:	200001b0 	.word	0x200001b0

080020e4 <HAL_TIM_PeriodElapsedCallback>:


//ï¿½Øµï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½Ê±ï¿½ï¿½ï¿½Ð¶Ï·ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 80020e4:	b480      	push	{r7}
 80020e6:	b085      	sub	sp, #20
 80020e8:	af00      	add	r7, sp, #0
 80020ea:	6078      	str	r0, [r7, #4]
	if(htim==(&TIM3_Handler))
 80020ec:	687b      	ldr	r3, [r7, #4]
 80020ee:	4a0e      	ldr	r2, [pc, #56]	@ (8002128 <HAL_TIM_PeriodElapsedCallback+0x44>)
 80020f0:	4293      	cmp	r3, r2
 80020f2:	d113      	bne.n	800211c <HAL_TIM_PeriodElapsedCallback+0x38>
	{
		if ((USART1_RX_STA&0x4000) == 0)  // å¦æ2så°äºè¿æ²¡æ¶å°å¸§å¤´0x0d
 80020f4:	4b0d      	ldr	r3, [pc, #52]	@ (800212c <HAL_TIM_PeriodElapsedCallback+0x48>)
 80020f6:	881b      	ldrh	r3, [r3, #0]
 80020f8:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80020fc:	2b00      	cmp	r3, #0
 80020fe:	d10d      	bne.n	800211c <HAL_TIM_PeriodElapsedCallback+0x38>
		{
			// æ¸ç©º openmv æ°ç»
			for (int k = 0; k < 9; k++)
 8002100:	2300      	movs	r3, #0
 8002102:	60fb      	str	r3, [r7, #12]
 8002104:	e007      	b.n	8002116 <HAL_TIM_PeriodElapsedCallback+0x32>
			{
				openmv[k] = 0;
 8002106:	4a0a      	ldr	r2, [pc, #40]	@ (8002130 <HAL_TIM_PeriodElapsedCallback+0x4c>)
 8002108:	68fb      	ldr	r3, [r7, #12]
 800210a:	2100      	movs	r1, #0
 800210c:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
			for (int k = 0; k < 9; k++)
 8002110:	68fb      	ldr	r3, [r7, #12]
 8002112:	3301      	adds	r3, #1
 8002114:	60fb      	str	r3, [r7, #12]
 8002116:	68fb      	ldr	r3, [r7, #12]
 8002118:	2b08      	cmp	r3, #8
 800211a:	ddf4      	ble.n	8002106 <HAL_TIM_PeriodElapsedCallback+0x22>
			}
			// æ¸é¶ç¶ææ å¿
			//USART1_RX_STA = 0;
		}
	}
}
 800211c:	bf00      	nop
 800211e:	3714      	adds	r7, #20
 8002120:	46bd      	mov	sp, r7
 8002122:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002126:	4770      	bx	lr
 8002128:	200001b0 	.word	0x200001b0
 800212c:	20000300 	.word	0x20000300
 8002130:	20000308 	.word	0x20000308

08002134 <USART1_Init>:
int16_t openmv[9]={0};
uint8_t RxIndex = 0;
u8 indx = 0;

void USART1_Init(u32 bound)
{	
 8002134:	b580      	push	{r7, lr}
 8002136:	b082      	sub	sp, #8
 8002138:	af00      	add	r7, sp, #0
 800213a:	6078      	str	r0, [r7, #4]
	UART1_Handler.Instance=USART1;
 800213c:	4b10      	ldr	r3, [pc, #64]	@ (8002180 <USART1_Init+0x4c>)
 800213e:	4a11      	ldr	r2, [pc, #68]	@ (8002184 <USART1_Init+0x50>)
 8002140:	601a      	str	r2, [r3, #0]
	UART1_Handler.Init.BaudRate=bound;
 8002142:	4a0f      	ldr	r2, [pc, #60]	@ (8002180 <USART1_Init+0x4c>)
 8002144:	687b      	ldr	r3, [r7, #4]
 8002146:	6053      	str	r3, [r2, #4]
	UART1_Handler.Init.WordLength=UART_WORDLENGTH_8B;
 8002148:	4b0d      	ldr	r3, [pc, #52]	@ (8002180 <USART1_Init+0x4c>)
 800214a:	2200      	movs	r2, #0
 800214c:	609a      	str	r2, [r3, #8]
	UART1_Handler.Init.StopBits=UART_STOPBITS_1;
 800214e:	4b0c      	ldr	r3, [pc, #48]	@ (8002180 <USART1_Init+0x4c>)
 8002150:	2200      	movs	r2, #0
 8002152:	60da      	str	r2, [r3, #12]
	UART1_Handler.Init.Parity=UART_PARITY_NONE;
 8002154:	4b0a      	ldr	r3, [pc, #40]	@ (8002180 <USART1_Init+0x4c>)
 8002156:	2200      	movs	r2, #0
 8002158:	611a      	str	r2, [r3, #16]
	UART1_Handler.Init.HwFlowCtl=UART_HWCONTROL_NONE;
 800215a:	4b09      	ldr	r3, [pc, #36]	@ (8002180 <USART1_Init+0x4c>)
 800215c:	2200      	movs	r2, #0
 800215e:	619a      	str	r2, [r3, #24]
	UART1_Handler.Init.Mode=UART_MODE_TX_RX;
 8002160:	4b07      	ldr	r3, [pc, #28]	@ (8002180 <USART1_Init+0x4c>)
 8002162:	220c      	movs	r2, #12
 8002164:	615a      	str	r2, [r3, #20]
	HAL_UART_Init(&UART1_Handler);
 8002166:	4806      	ldr	r0, [pc, #24]	@ (8002180 <USART1_Init+0x4c>)
 8002168:	f001 ffcf 	bl	800410a <HAL_UART_Init>
	
	HAL_UART_Receive_IT(&UART1_Handler, (u8 *)aRxBuffer, RXBUFFERSIZE);//ï¿½Ãºï¿½ï¿½ï¿½ï¿½á¿ªï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½Ð¶Ï£ï¿½ï¿½ï¿½Ö¾Î»UART_IT_RXNEï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½Ã½ï¿½ï¿½Õ»ï¿½ï¿½ï¿½ï¿½Ô¼ï¿½ï¿½ï¿½ï¿½Õ»ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½
 800216c:	2201      	movs	r2, #1
 800216e:	4906      	ldr	r1, [pc, #24]	@ (8002188 <USART1_Init+0x54>)
 8002170:	4803      	ldr	r0, [pc, #12]	@ (8002180 <USART1_Init+0x4c>)
 8002172:	f002 f817 	bl	80041a4 <HAL_UART_Receive_IT>
  
}
 8002176:	bf00      	nop
 8002178:	3708      	adds	r7, #8
 800217a:	46bd      	mov	sp, r7
 800217c:	bd80      	pop	{r7, pc}
 800217e:	bf00      	nop
 8002180:	200001f8 	.word	0x200001f8
 8002184:	40011000 	.word	0x40011000
 8002188:	20000304 	.word	0x20000304

0800218c <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef *huart)
{
 800218c:	b580      	push	{r7, lr}
 800218e:	b08a      	sub	sp, #40	@ 0x28
 8002190:	af00      	add	r7, sp, #0
 8002192:	6078      	str	r0, [r7, #4]
	GPIO_InitTypeDef GPIO_InitStructure;
	
	if(huart->Instance==USART1)
 8002194:	687b      	ldr	r3, [r7, #4]
 8002196:	681b      	ldr	r3, [r3, #0]
 8002198:	4a1d      	ldr	r2, [pc, #116]	@ (8002210 <HAL_UART_MspInit+0x84>)
 800219a:	4293      	cmp	r3, r2
 800219c:	d134      	bne.n	8002208 <HAL_UART_MspInit+0x7c>
	{
		__HAL_RCC_GPIOA_CLK_ENABLE();
 800219e:	2300      	movs	r3, #0
 80021a0:	613b      	str	r3, [r7, #16]
 80021a2:	4b1c      	ldr	r3, [pc, #112]	@ (8002214 <HAL_UART_MspInit+0x88>)
 80021a4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80021a6:	4a1b      	ldr	r2, [pc, #108]	@ (8002214 <HAL_UART_MspInit+0x88>)
 80021a8:	f043 0301 	orr.w	r3, r3, #1
 80021ac:	6313      	str	r3, [r2, #48]	@ 0x30
 80021ae:	4b19      	ldr	r3, [pc, #100]	@ (8002214 <HAL_UART_MspInit+0x88>)
 80021b0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80021b2:	f003 0301 	and.w	r3, r3, #1
 80021b6:	613b      	str	r3, [r7, #16]
 80021b8:	693b      	ldr	r3, [r7, #16]
		__HAL_RCC_USART1_CLK_ENABLE();
 80021ba:	2300      	movs	r3, #0
 80021bc:	60fb      	str	r3, [r7, #12]
 80021be:	4b15      	ldr	r3, [pc, #84]	@ (8002214 <HAL_UART_MspInit+0x88>)
 80021c0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80021c2:	4a14      	ldr	r2, [pc, #80]	@ (8002214 <HAL_UART_MspInit+0x88>)
 80021c4:	f043 0310 	orr.w	r3, r3, #16
 80021c8:	6453      	str	r3, [r2, #68]	@ 0x44
 80021ca:	4b12      	ldr	r3, [pc, #72]	@ (8002214 <HAL_UART_MspInit+0x88>)
 80021cc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80021ce:	f003 0310 	and.w	r3, r3, #16
 80021d2:	60fb      	str	r3, [r7, #12]
 80021d4:	68fb      	ldr	r3, [r7, #12]
	
		GPIO_InitStructure.Pin=GPIO_PIN_9|GPIO_PIN_10;			//PA9
 80021d6:	f44f 63c0 	mov.w	r3, #1536	@ 0x600
 80021da:	617b      	str	r3, [r7, #20]
		GPIO_InitStructure.Mode=GPIO_MODE_AF_PP;
 80021dc:	2302      	movs	r3, #2
 80021de:	61bb      	str	r3, [r7, #24]
		GPIO_InitStructure.Pull=GPIO_PULLUP;
 80021e0:	2301      	movs	r3, #1
 80021e2:	61fb      	str	r3, [r7, #28]
		GPIO_InitStructure.Speed=GPIO_SPEED_FAST;
 80021e4:	2302      	movs	r3, #2
 80021e6:	623b      	str	r3, [r7, #32]
		GPIO_InitStructure.Alternate=GPIO_AF7_USART1;
 80021e8:	2307      	movs	r3, #7
 80021ea:	627b      	str	r3, [r7, #36]	@ 0x24
		HAL_GPIO_Init(GPIOA,&GPIO_InitStructure);
 80021ec:	f107 0314 	add.w	r3, r7, #20
 80021f0:	4619      	mov	r1, r3
 80021f2:	4809      	ldr	r0, [pc, #36]	@ (8002218 <HAL_UART_MspInit+0x8c>)
 80021f4:	f000 faa4 	bl	8002740 <HAL_GPIO_Init>
		
		HAL_NVIC_EnableIRQ(USART1_IRQn);
 80021f8:	2025      	movs	r0, #37	@ 0x25
 80021fa:	f000 fa48 	bl	800268e <HAL_NVIC_EnableIRQ>
		HAL_NVIC_SetPriority(USART1_IRQn,3,3);
 80021fe:	2203      	movs	r2, #3
 8002200:	2103      	movs	r1, #3
 8002202:	2025      	movs	r0, #37	@ 0x25
 8002204:	f000 fa27 	bl	8002656 <HAL_NVIC_SetPriority>

	}

}
 8002208:	bf00      	nop
 800220a:	3728      	adds	r7, #40	@ 0x28
 800220c:	46bd      	mov	sp, r7
 800220e:	bd80      	pop	{r7, pc}
 8002210:	40011000 	.word	0x40011000
 8002214:	40023800 	.word	0x40023800
 8002218:	40020000 	.word	0x40020000

0800221c <HAL_UART_RxCpltCallback>:


void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 800221c:	b480      	push	{r7}
 800221e:	b083      	sub	sp, #12
 8002220:	af00      	add	r7, sp, #0
 8002222:	6078      	str	r0, [r7, #4]
	if(huart->Instance==USART1)//å¦ææ¯USART1
 8002224:	687b      	ldr	r3, [r7, #4]
 8002226:	681b      	ldr	r3, [r3, #0]
 8002228:	4a2d      	ldr	r2, [pc, #180]	@ (80022e0 <HAL_UART_RxCpltCallback+0xc4>)
 800222a:	4293      	cmp	r3, r2
 800222c:	d152      	bne.n	80022d4 <HAL_UART_RxCpltCallback+0xb8>
	{
		if((USART1_RX_STA&0x8000)==0)//16ä½ä¸æ¯1 è¯´ææ¥åæªå®æ¯
 800222e:	4b2d      	ldr	r3, [pc, #180]	@ (80022e4 <HAL_UART_RxCpltCallback+0xc8>)
 8002230:	881b      	ldrh	r3, [r3, #0]
 8002232:	b21b      	sxth	r3, r3
 8002234:	2b00      	cmp	r3, #0
 8002236:	db4d      	blt.n	80022d4 <HAL_UART_RxCpltCallback+0xb8>
		{
			if(USART1_RX_STA&0x4000)//14ä½æ¯1 è¯´æå·²ç»æ¥æ¶å°å¸§å¤´0x0d
 8002238:	4b2a      	ldr	r3, [pc, #168]	@ (80022e4 <HAL_UART_RxCpltCallback+0xc8>)
 800223a:	881b      	ldrh	r3, [r3, #0]
 800223c:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8002240:	2b00      	cmp	r3, #0
 8002242:	d026      	beq.n	8002292 <HAL_UART_RxCpltCallback+0x76>
			{
				if (indx<7)
 8002244:	4b28      	ldr	r3, [pc, #160]	@ (80022e8 <HAL_UART_RxCpltCallback+0xcc>)
 8002246:	781b      	ldrb	r3, [r3, #0]
 8002248:	2b06      	cmp	r3, #6
 800224a:	d80f      	bhi.n	800226c <HAL_UART_RxCpltCallback+0x50>
				{
					indx++;
 800224c:	4b26      	ldr	r3, [pc, #152]	@ (80022e8 <HAL_UART_RxCpltCallback+0xcc>)
 800224e:	781b      	ldrb	r3, [r3, #0]
 8002250:	3301      	adds	r3, #1
 8002252:	b2da      	uxtb	r2, r3
 8002254:	4b24      	ldr	r3, [pc, #144]	@ (80022e8 <HAL_UART_RxCpltCallback+0xcc>)
 8002256:	701a      	strb	r2, [r3, #0]
					openmv[indx]=aRxBuffer[0];
 8002258:	4b24      	ldr	r3, [pc, #144]	@ (80022ec <HAL_UART_RxCpltCallback+0xd0>)
 800225a:	7819      	ldrb	r1, [r3, #0]
 800225c:	4b22      	ldr	r3, [pc, #136]	@ (80022e8 <HAL_UART_RxCpltCallback+0xcc>)
 800225e:	781b      	ldrb	r3, [r3, #0]
 8002260:	461a      	mov	r2, r3
 8002262:	b209      	sxth	r1, r1
 8002264:	4b22      	ldr	r3, [pc, #136]	@ (80022f0 <HAL_UART_RxCpltCallback+0xd4>)
 8002266:	f823 1012 	strh.w	r1, [r3, r2, lsl #1]
					if(USART1_RX_STA>(USART1_REC_LEN-1))USART1_RX_STA=0;
				}
			}
		}
	}
}
 800226a:	e033      	b.n	80022d4 <HAL_UART_RxCpltCallback+0xb8>
					if( aRxBuffer[0]==0x0a)
 800226c:	4b1f      	ldr	r3, [pc, #124]	@ (80022ec <HAL_UART_RxCpltCallback+0xd0>)
 800226e:	781b      	ldrb	r3, [r3, #0]
 8002270:	2b0a      	cmp	r3, #10
 8002272:	d10a      	bne.n	800228a <HAL_UART_RxCpltCallback+0x6e>
						indx=0;
 8002274:	4b1c      	ldr	r3, [pc, #112]	@ (80022e8 <HAL_UART_RxCpltCallback+0xcc>)
 8002276:	2200      	movs	r2, #0
 8002278:	701a      	strb	r2, [r3, #0]
						USART1_RX_STA &= ~0x4000;  // å°ç¬¬14ä½æ¸é¤ä¸º0
 800227a:	4b1a      	ldr	r3, [pc, #104]	@ (80022e4 <HAL_UART_RxCpltCallback+0xc8>)
 800227c:	881b      	ldrh	r3, [r3, #0]
 800227e:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8002282:	b29a      	uxth	r2, r3
 8002284:	4b17      	ldr	r3, [pc, #92]	@ (80022e4 <HAL_UART_RxCpltCallback+0xc8>)
 8002286:	801a      	strh	r2, [r3, #0]
}
 8002288:	e024      	b.n	80022d4 <HAL_UART_RxCpltCallback+0xb8>
						USART1_RX_STA=0;
 800228a:	4b16      	ldr	r3, [pc, #88]	@ (80022e4 <HAL_UART_RxCpltCallback+0xc8>)
 800228c:	2200      	movs	r2, #0
 800228e:	801a      	strh	r2, [r3, #0]
}
 8002290:	e020      	b.n	80022d4 <HAL_UART_RxCpltCallback+0xb8>
				if(aRxBuffer[0]==0x0d)USART1_RX_STA|=0x4000;//æ¥æ¶å°å¸§å¤´0x0d
 8002292:	4b16      	ldr	r3, [pc, #88]	@ (80022ec <HAL_UART_RxCpltCallback+0xd0>)
 8002294:	781b      	ldrb	r3, [r3, #0]
 8002296:	2b0d      	cmp	r3, #13
 8002298:	d107      	bne.n	80022aa <HAL_UART_RxCpltCallback+0x8e>
 800229a:	4b12      	ldr	r3, [pc, #72]	@ (80022e4 <HAL_UART_RxCpltCallback+0xc8>)
 800229c:	881b      	ldrh	r3, [r3, #0]
 800229e:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80022a2:	b29a      	uxth	r2, r3
 80022a4:	4b0f      	ldr	r3, [pc, #60]	@ (80022e4 <HAL_UART_RxCpltCallback+0xc8>)
 80022a6:	801a      	strh	r2, [r3, #0]
}
 80022a8:	e014      	b.n	80022d4 <HAL_UART_RxCpltCallback+0xb8>
					USART1_RX_BUF[USART1_RX_STA&0X3FFF]=aRxBuffer[0] ;
 80022aa:	4b0e      	ldr	r3, [pc, #56]	@ (80022e4 <HAL_UART_RxCpltCallback+0xc8>)
 80022ac:	881b      	ldrh	r3, [r3, #0]
 80022ae:	f3c3 030d 	ubfx	r3, r3, #0, #14
 80022b2:	4a0e      	ldr	r2, [pc, #56]	@ (80022ec <HAL_UART_RxCpltCallback+0xd0>)
 80022b4:	7811      	ldrb	r1, [r2, #0]
 80022b6:	4a0f      	ldr	r2, [pc, #60]	@ (80022f4 <HAL_UART_RxCpltCallback+0xd8>)
 80022b8:	54d1      	strb	r1, [r2, r3]
					USART1_RX_STA++;
 80022ba:	4b0a      	ldr	r3, [pc, #40]	@ (80022e4 <HAL_UART_RxCpltCallback+0xc8>)
 80022bc:	881b      	ldrh	r3, [r3, #0]
 80022be:	3301      	adds	r3, #1
 80022c0:	b29a      	uxth	r2, r3
 80022c2:	4b08      	ldr	r3, [pc, #32]	@ (80022e4 <HAL_UART_RxCpltCallback+0xc8>)
 80022c4:	801a      	strh	r2, [r3, #0]
					if(USART1_RX_STA>(USART1_REC_LEN-1))USART1_RX_STA=0;
 80022c6:	4b07      	ldr	r3, [pc, #28]	@ (80022e4 <HAL_UART_RxCpltCallback+0xc8>)
 80022c8:	881b      	ldrh	r3, [r3, #0]
 80022ca:	2bc7      	cmp	r3, #199	@ 0xc7
 80022cc:	d902      	bls.n	80022d4 <HAL_UART_RxCpltCallback+0xb8>
 80022ce:	4b05      	ldr	r3, [pc, #20]	@ (80022e4 <HAL_UART_RxCpltCallback+0xc8>)
 80022d0:	2200      	movs	r2, #0
 80022d2:	801a      	strh	r2, [r3, #0]
}
 80022d4:	bf00      	nop
 80022d6:	370c      	adds	r7, #12
 80022d8:	46bd      	mov	sp, r7
 80022da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022de:	4770      	bx	lr
 80022e0:	40011000 	.word	0x40011000
 80022e4:	20000300 	.word	0x20000300
 80022e8:	2000031a 	.word	0x2000031a
 80022ec:	20000304 	.word	0x20000304
 80022f0:	20000308 	.word	0x20000308
 80022f4:	20000238 	.word	0x20000238

080022f8 <USART1_IRQHandler>:

void USART1_IRQHandler(void)                	
{ 
 80022f8:	b580      	push	{r7, lr}
 80022fa:	b082      	sub	sp, #8
 80022fc:	af00      	add	r7, sp, #0
	u32 timeout=0;
 80022fe:	2300      	movs	r3, #0
 8002300:	607b      	str	r3, [r7, #4]
	
	HAL_UART_IRQHandler(&UART1_Handler);
 8002302:	4811      	ldr	r0, [pc, #68]	@ (8002348 <USART1_IRQHandler+0x50>)
 8002304:	f001 ffa4 	bl	8004250 <HAL_UART_IRQHandler>
	
	timeout=0;
 8002308:	2300      	movs	r3, #0
 800230a:	607b      	str	r3, [r7, #4]
    while (HAL_UART_GetState(&UART1_Handler) != HAL_UART_STATE_READY)
 800230c:	e002      	b.n	8002314 <USART1_IRQHandler+0x1c>
	{
		timeout++;
 800230e:	687b      	ldr	r3, [r7, #4]
 8002310:	3301      	adds	r3, #1
 8002312:	607b      	str	r3, [r7, #4]
    while (HAL_UART_GetState(&UART1_Handler) != HAL_UART_STATE_READY)
 8002314:	480c      	ldr	r0, [pc, #48]	@ (8002348 <USART1_IRQHandler+0x50>)
 8002316:	f002 f8af 	bl	8004478 <HAL_UART_GetState>
 800231a:	4603      	mov	r3, r0
 800231c:	2b20      	cmp	r3, #32
 800231e:	d1f6      	bne.n	800230e <USART1_IRQHandler+0x16>
		if(timeout>HAL_MAX_DELAY) break;		
	}
     
	timeout=0;
 8002320:	2300      	movs	r3, #0
 8002322:	607b      	str	r3, [r7, #4]
	while(HAL_UART_Receive_IT(&UART1_Handler, (u8 *)aRxBuffer, RXBUFFERSIZE) != HAL_OK)
 8002324:	e002      	b.n	800232c <USART1_IRQHandler+0x34>
	{
		timeout++;
 8002326:	687b      	ldr	r3, [r7, #4]
 8002328:	3301      	adds	r3, #1
 800232a:	607b      	str	r3, [r7, #4]
	while(HAL_UART_Receive_IT(&UART1_Handler, (u8 *)aRxBuffer, RXBUFFERSIZE) != HAL_OK)
 800232c:	2201      	movs	r2, #1
 800232e:	4907      	ldr	r1, [pc, #28]	@ (800234c <USART1_IRQHandler+0x54>)
 8002330:	4805      	ldr	r0, [pc, #20]	@ (8002348 <USART1_IRQHandler+0x50>)
 8002332:	f001 ff37 	bl	80041a4 <HAL_UART_Receive_IT>
 8002336:	4603      	mov	r3, r0
 8002338:	2b00      	cmp	r3, #0
 800233a:	d1f4      	bne.n	8002326 <USART1_IRQHandler+0x2e>
		if(timeout>HAL_MAX_DELAY) break;	
	}
}
 800233c:	bf00      	nop
 800233e:	bf00      	nop
 8002340:	3708      	adds	r7, #8
 8002342:	46bd      	mov	sp, r7
 8002344:	bd80      	pop	{r7, pc}
 8002346:	bf00      	nop
 8002348:	200001f8 	.word	0x200001f8
 800234c:	20000304 	.word	0x20000304

08002350 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack     /* set stack pointer */
 8002350:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8002388 <LoopFillZerobss+0x12>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8002354:	480d      	ldr	r0, [pc, #52]	@ (800238c <LoopFillZerobss+0x16>)
  ldr r1, =_edata
 8002356:	490e      	ldr	r1, [pc, #56]	@ (8002390 <LoopFillZerobss+0x1a>)
  ldr r2, =_sidata
 8002358:	4a0e      	ldr	r2, [pc, #56]	@ (8002394 <LoopFillZerobss+0x1e>)
  movs r3, #0
 800235a:	2300      	movs	r3, #0
  b LoopCopyDataInit
 800235c:	e002      	b.n	8002364 <LoopCopyDataInit>

0800235e <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800235e:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8002360:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8002362:	3304      	adds	r3, #4

08002364 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8002364:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8002366:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8002368:	d3f9      	bcc.n	800235e <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800236a:	4a0b      	ldr	r2, [pc, #44]	@ (8002398 <LoopFillZerobss+0x22>)
  ldr r4, =_ebss
 800236c:	4c0b      	ldr	r4, [pc, #44]	@ (800239c <LoopFillZerobss+0x26>)
  movs r3, #0
 800236e:	2300      	movs	r3, #0
  b LoopFillZerobss
 8002370:	e001      	b.n	8002376 <LoopFillZerobss>

08002372 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8002372:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8002374:	3204      	adds	r2, #4

08002376 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8002376:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8002378:	d3fb      	bcc.n	8002372 <FillZerobss>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 800237a:	f7ff f88d 	bl	8001498 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 800237e:	f003 f8c1 	bl	8005504 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8002382:	f7fe fa8b 	bl	800089c <main>
  bx  lr    
 8002386:	4770      	bx	lr
  ldr   sp, =_estack     /* set stack pointer */
 8002388:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 800238c:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8002390:	2000007c 	.word	0x2000007c
  ldr r2, =_sidata
 8002394:	08007914 	.word	0x08007914
  ldr r2, =_sbss
 8002398:	2000007c 	.word	0x2000007c
  ldr r4, =_ebss
 800239c:	20000470 	.word	0x20000470

080023a0 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 80023a0:	e7fe      	b.n	80023a0 <ADC_IRQHandler>
	...

080023a4 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80023a4:	b580      	push	{r7, lr}
 80023a6:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 80023a8:	4b0e      	ldr	r3, [pc, #56]	@ (80023e4 <HAL_Init+0x40>)
 80023aa:	681b      	ldr	r3, [r3, #0]
 80023ac:	4a0d      	ldr	r2, [pc, #52]	@ (80023e4 <HAL_Init+0x40>)
 80023ae:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 80023b2:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 80023b4:	4b0b      	ldr	r3, [pc, #44]	@ (80023e4 <HAL_Init+0x40>)
 80023b6:	681b      	ldr	r3, [r3, #0]
 80023b8:	4a0a      	ldr	r2, [pc, #40]	@ (80023e4 <HAL_Init+0x40>)
 80023ba:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 80023be:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80023c0:	4b08      	ldr	r3, [pc, #32]	@ (80023e4 <HAL_Init+0x40>)
 80023c2:	681b      	ldr	r3, [r3, #0]
 80023c4:	4a07      	ldr	r2, [pc, #28]	@ (80023e4 <HAL_Init+0x40>)
 80023c6:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80023ca:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80023cc:	2003      	movs	r0, #3
 80023ce:	f000 f937 	bl	8002640 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 80023d2:	200f      	movs	r0, #15
 80023d4:	f000 f808 	bl	80023e8 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 80023d8:	f7fe ff22 	bl	8001220 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80023dc:	2300      	movs	r3, #0
}
 80023de:	4618      	mov	r0, r3
 80023e0:	bd80      	pop	{r7, pc}
 80023e2:	bf00      	nop
 80023e4:	40023c00 	.word	0x40023c00

080023e8 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80023e8:	b580      	push	{r7, lr}
 80023ea:	b082      	sub	sp, #8
 80023ec:	af00      	add	r7, sp, #0
 80023ee:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 80023f0:	4b12      	ldr	r3, [pc, #72]	@ (800243c <HAL_InitTick+0x54>)
 80023f2:	681a      	ldr	r2, [r3, #0]
 80023f4:	4b12      	ldr	r3, [pc, #72]	@ (8002440 <HAL_InitTick+0x58>)
 80023f6:	781b      	ldrb	r3, [r3, #0]
 80023f8:	4619      	mov	r1, r3
 80023fa:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 80023fe:	fbb3 f3f1 	udiv	r3, r3, r1
 8002402:	fbb2 f3f3 	udiv	r3, r2, r3
 8002406:	4618      	mov	r0, r3
 8002408:	f000 f94f 	bl	80026aa <HAL_SYSTICK_Config>
 800240c:	4603      	mov	r3, r0
 800240e:	2b00      	cmp	r3, #0
 8002410:	d001      	beq.n	8002416 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8002412:	2301      	movs	r3, #1
 8002414:	e00e      	b.n	8002434 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8002416:	687b      	ldr	r3, [r7, #4]
 8002418:	2b0f      	cmp	r3, #15
 800241a:	d80a      	bhi.n	8002432 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 800241c:	2200      	movs	r2, #0
 800241e:	6879      	ldr	r1, [r7, #4]
 8002420:	f04f 30ff 	mov.w	r0, #4294967295
 8002424:	f000 f917 	bl	8002656 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8002428:	4a06      	ldr	r2, [pc, #24]	@ (8002444 <HAL_InitTick+0x5c>)
 800242a:	687b      	ldr	r3, [r7, #4]
 800242c:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 800242e:	2300      	movs	r3, #0
 8002430:	e000      	b.n	8002434 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8002432:	2301      	movs	r3, #1
}
 8002434:	4618      	mov	r0, r3
 8002436:	3708      	adds	r7, #8
 8002438:	46bd      	mov	sp, r7
 800243a:	bd80      	pop	{r7, pc}
 800243c:	20000010 	.word	0x20000010
 8002440:	2000001c 	.word	0x2000001c
 8002444:	20000018 	.word	0x20000018

08002448 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8002448:	b480      	push	{r7}
 800244a:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 800244c:	4b06      	ldr	r3, [pc, #24]	@ (8002468 <HAL_IncTick+0x20>)
 800244e:	781b      	ldrb	r3, [r3, #0]
 8002450:	461a      	mov	r2, r3
 8002452:	4b06      	ldr	r3, [pc, #24]	@ (800246c <HAL_IncTick+0x24>)
 8002454:	681b      	ldr	r3, [r3, #0]
 8002456:	4413      	add	r3, r2
 8002458:	4a04      	ldr	r2, [pc, #16]	@ (800246c <HAL_IncTick+0x24>)
 800245a:	6013      	str	r3, [r2, #0]
}
 800245c:	bf00      	nop
 800245e:	46bd      	mov	sp, r7
 8002460:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002464:	4770      	bx	lr
 8002466:	bf00      	nop
 8002468:	2000001c 	.word	0x2000001c
 800246c:	2000031c 	.word	0x2000031c

08002470 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8002470:	b480      	push	{r7}
 8002472:	af00      	add	r7, sp, #0
  return uwTick;
 8002474:	4b03      	ldr	r3, [pc, #12]	@ (8002484 <HAL_GetTick+0x14>)
 8002476:	681b      	ldr	r3, [r3, #0]
}
 8002478:	4618      	mov	r0, r3
 800247a:	46bd      	mov	sp, r7
 800247c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002480:	4770      	bx	lr
 8002482:	bf00      	nop
 8002484:	2000031c 	.word	0x2000031c

08002488 <HAL_GetREVID>:
/**
  * @brief  Returns the device revision identifier.
  * @retval Device revision identifier
  */
uint32_t HAL_GetREVID(void)
{
 8002488:	b480      	push	{r7}
 800248a:	af00      	add	r7, sp, #0
  return((DBGMCU->IDCODE) >> 16U);
 800248c:	4b03      	ldr	r3, [pc, #12]	@ (800249c <HAL_GetREVID+0x14>)
 800248e:	681b      	ldr	r3, [r3, #0]
 8002490:	0c1b      	lsrs	r3, r3, #16
}
 8002492:	4618      	mov	r0, r3
 8002494:	46bd      	mov	sp, r7
 8002496:	f85d 7b04 	ldr.w	r7, [sp], #4
 800249a:	4770      	bx	lr
 800249c:	e0042000 	.word	0xe0042000

080024a0 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80024a0:	b480      	push	{r7}
 80024a2:	b085      	sub	sp, #20
 80024a4:	af00      	add	r7, sp, #0
 80024a6:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80024a8:	687b      	ldr	r3, [r7, #4]
 80024aa:	f003 0307 	and.w	r3, r3, #7
 80024ae:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80024b0:	4b0c      	ldr	r3, [pc, #48]	@ (80024e4 <__NVIC_SetPriorityGrouping+0x44>)
 80024b2:	68db      	ldr	r3, [r3, #12]
 80024b4:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80024b6:	68ba      	ldr	r2, [r7, #8]
 80024b8:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 80024bc:	4013      	ands	r3, r2
 80024be:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80024c0:	68fb      	ldr	r3, [r7, #12]
 80024c2:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80024c4:	68bb      	ldr	r3, [r7, #8]
 80024c6:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80024c8:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 80024cc:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80024d0:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80024d2:	4a04      	ldr	r2, [pc, #16]	@ (80024e4 <__NVIC_SetPriorityGrouping+0x44>)
 80024d4:	68bb      	ldr	r3, [r7, #8]
 80024d6:	60d3      	str	r3, [r2, #12]
}
 80024d8:	bf00      	nop
 80024da:	3714      	adds	r7, #20
 80024dc:	46bd      	mov	sp, r7
 80024de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024e2:	4770      	bx	lr
 80024e4:	e000ed00 	.word	0xe000ed00

080024e8 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80024e8:	b480      	push	{r7}
 80024ea:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80024ec:	4b04      	ldr	r3, [pc, #16]	@ (8002500 <__NVIC_GetPriorityGrouping+0x18>)
 80024ee:	68db      	ldr	r3, [r3, #12]
 80024f0:	0a1b      	lsrs	r3, r3, #8
 80024f2:	f003 0307 	and.w	r3, r3, #7
}
 80024f6:	4618      	mov	r0, r3
 80024f8:	46bd      	mov	sp, r7
 80024fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024fe:	4770      	bx	lr
 8002500:	e000ed00 	.word	0xe000ed00

08002504 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002504:	b480      	push	{r7}
 8002506:	b083      	sub	sp, #12
 8002508:	af00      	add	r7, sp, #0
 800250a:	4603      	mov	r3, r0
 800250c:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800250e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002512:	2b00      	cmp	r3, #0
 8002514:	db0b      	blt.n	800252e <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8002516:	79fb      	ldrb	r3, [r7, #7]
 8002518:	f003 021f 	and.w	r2, r3, #31
 800251c:	4907      	ldr	r1, [pc, #28]	@ (800253c <__NVIC_EnableIRQ+0x38>)
 800251e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002522:	095b      	lsrs	r3, r3, #5
 8002524:	2001      	movs	r0, #1
 8002526:	fa00 f202 	lsl.w	r2, r0, r2
 800252a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 800252e:	bf00      	nop
 8002530:	370c      	adds	r7, #12
 8002532:	46bd      	mov	sp, r7
 8002534:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002538:	4770      	bx	lr
 800253a:	bf00      	nop
 800253c:	e000e100 	.word	0xe000e100

08002540 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8002540:	b480      	push	{r7}
 8002542:	b083      	sub	sp, #12
 8002544:	af00      	add	r7, sp, #0
 8002546:	4603      	mov	r3, r0
 8002548:	6039      	str	r1, [r7, #0]
 800254a:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800254c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002550:	2b00      	cmp	r3, #0
 8002552:	db0a      	blt.n	800256a <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002554:	683b      	ldr	r3, [r7, #0]
 8002556:	b2da      	uxtb	r2, r3
 8002558:	490c      	ldr	r1, [pc, #48]	@ (800258c <__NVIC_SetPriority+0x4c>)
 800255a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800255e:	0112      	lsls	r2, r2, #4
 8002560:	b2d2      	uxtb	r2, r2
 8002562:	440b      	add	r3, r1
 8002564:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8002568:	e00a      	b.n	8002580 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800256a:	683b      	ldr	r3, [r7, #0]
 800256c:	b2da      	uxtb	r2, r3
 800256e:	4908      	ldr	r1, [pc, #32]	@ (8002590 <__NVIC_SetPriority+0x50>)
 8002570:	79fb      	ldrb	r3, [r7, #7]
 8002572:	f003 030f 	and.w	r3, r3, #15
 8002576:	3b04      	subs	r3, #4
 8002578:	0112      	lsls	r2, r2, #4
 800257a:	b2d2      	uxtb	r2, r2
 800257c:	440b      	add	r3, r1
 800257e:	761a      	strb	r2, [r3, #24]
}
 8002580:	bf00      	nop
 8002582:	370c      	adds	r7, #12
 8002584:	46bd      	mov	sp, r7
 8002586:	f85d 7b04 	ldr.w	r7, [sp], #4
 800258a:	4770      	bx	lr
 800258c:	e000e100 	.word	0xe000e100
 8002590:	e000ed00 	.word	0xe000ed00

08002594 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002594:	b480      	push	{r7}
 8002596:	b089      	sub	sp, #36	@ 0x24
 8002598:	af00      	add	r7, sp, #0
 800259a:	60f8      	str	r0, [r7, #12]
 800259c:	60b9      	str	r1, [r7, #8]
 800259e:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80025a0:	68fb      	ldr	r3, [r7, #12]
 80025a2:	f003 0307 	and.w	r3, r3, #7
 80025a6:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80025a8:	69fb      	ldr	r3, [r7, #28]
 80025aa:	f1c3 0307 	rsb	r3, r3, #7
 80025ae:	2b04      	cmp	r3, #4
 80025b0:	bf28      	it	cs
 80025b2:	2304      	movcs	r3, #4
 80025b4:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80025b6:	69fb      	ldr	r3, [r7, #28]
 80025b8:	3304      	adds	r3, #4
 80025ba:	2b06      	cmp	r3, #6
 80025bc:	d902      	bls.n	80025c4 <NVIC_EncodePriority+0x30>
 80025be:	69fb      	ldr	r3, [r7, #28]
 80025c0:	3b03      	subs	r3, #3
 80025c2:	e000      	b.n	80025c6 <NVIC_EncodePriority+0x32>
 80025c4:	2300      	movs	r3, #0
 80025c6:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80025c8:	f04f 32ff 	mov.w	r2, #4294967295
 80025cc:	69bb      	ldr	r3, [r7, #24]
 80025ce:	fa02 f303 	lsl.w	r3, r2, r3
 80025d2:	43da      	mvns	r2, r3
 80025d4:	68bb      	ldr	r3, [r7, #8]
 80025d6:	401a      	ands	r2, r3
 80025d8:	697b      	ldr	r3, [r7, #20]
 80025da:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80025dc:	f04f 31ff 	mov.w	r1, #4294967295
 80025e0:	697b      	ldr	r3, [r7, #20]
 80025e2:	fa01 f303 	lsl.w	r3, r1, r3
 80025e6:	43d9      	mvns	r1, r3
 80025e8:	687b      	ldr	r3, [r7, #4]
 80025ea:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80025ec:	4313      	orrs	r3, r2
         );
}
 80025ee:	4618      	mov	r0, r3
 80025f0:	3724      	adds	r7, #36	@ 0x24
 80025f2:	46bd      	mov	sp, r7
 80025f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80025f8:	4770      	bx	lr
	...

080025fc <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80025fc:	b580      	push	{r7, lr}
 80025fe:	b082      	sub	sp, #8
 8002600:	af00      	add	r7, sp, #0
 8002602:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8002604:	687b      	ldr	r3, [r7, #4]
 8002606:	3b01      	subs	r3, #1
 8002608:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800260c:	d301      	bcc.n	8002612 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 800260e:	2301      	movs	r3, #1
 8002610:	e00f      	b.n	8002632 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8002612:	4a0a      	ldr	r2, [pc, #40]	@ (800263c <SysTick_Config+0x40>)
 8002614:	687b      	ldr	r3, [r7, #4]
 8002616:	3b01      	subs	r3, #1
 8002618:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800261a:	210f      	movs	r1, #15
 800261c:	f04f 30ff 	mov.w	r0, #4294967295
 8002620:	f7ff ff8e 	bl	8002540 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8002624:	4b05      	ldr	r3, [pc, #20]	@ (800263c <SysTick_Config+0x40>)
 8002626:	2200      	movs	r2, #0
 8002628:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800262a:	4b04      	ldr	r3, [pc, #16]	@ (800263c <SysTick_Config+0x40>)
 800262c:	2207      	movs	r2, #7
 800262e:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8002630:	2300      	movs	r3, #0
}
 8002632:	4618      	mov	r0, r3
 8002634:	3708      	adds	r7, #8
 8002636:	46bd      	mov	sp, r7
 8002638:	bd80      	pop	{r7, pc}
 800263a:	bf00      	nop
 800263c:	e000e010 	.word	0xe000e010

08002640 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002640:	b580      	push	{r7, lr}
 8002642:	b082      	sub	sp, #8
 8002644:	af00      	add	r7, sp, #0
 8002646:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8002648:	6878      	ldr	r0, [r7, #4]
 800264a:	f7ff ff29 	bl	80024a0 <__NVIC_SetPriorityGrouping>
}
 800264e:	bf00      	nop
 8002650:	3708      	adds	r7, #8
 8002652:	46bd      	mov	sp, r7
 8002654:	bd80      	pop	{r7, pc}

08002656 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8002656:	b580      	push	{r7, lr}
 8002658:	b086      	sub	sp, #24
 800265a:	af00      	add	r7, sp, #0
 800265c:	4603      	mov	r3, r0
 800265e:	60b9      	str	r1, [r7, #8]
 8002660:	607a      	str	r2, [r7, #4]
 8002662:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8002664:	2300      	movs	r3, #0
 8002666:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8002668:	f7ff ff3e 	bl	80024e8 <__NVIC_GetPriorityGrouping>
 800266c:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800266e:	687a      	ldr	r2, [r7, #4]
 8002670:	68b9      	ldr	r1, [r7, #8]
 8002672:	6978      	ldr	r0, [r7, #20]
 8002674:	f7ff ff8e 	bl	8002594 <NVIC_EncodePriority>
 8002678:	4602      	mov	r2, r0
 800267a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800267e:	4611      	mov	r1, r2
 8002680:	4618      	mov	r0, r3
 8002682:	f7ff ff5d 	bl	8002540 <__NVIC_SetPriority>
}
 8002686:	bf00      	nop
 8002688:	3718      	adds	r7, #24
 800268a:	46bd      	mov	sp, r7
 800268c:	bd80      	pop	{r7, pc}

0800268e <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800268e:	b580      	push	{r7, lr}
 8002690:	b082      	sub	sp, #8
 8002692:	af00      	add	r7, sp, #0
 8002694:	4603      	mov	r3, r0
 8002696:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8002698:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800269c:	4618      	mov	r0, r3
 800269e:	f7ff ff31 	bl	8002504 <__NVIC_EnableIRQ>
}
 80026a2:	bf00      	nop
 80026a4:	3708      	adds	r7, #8
 80026a6:	46bd      	mov	sp, r7
 80026a8:	bd80      	pop	{r7, pc}

080026aa <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80026aa:	b580      	push	{r7, lr}
 80026ac:	b082      	sub	sp, #8
 80026ae:	af00      	add	r7, sp, #0
 80026b0:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80026b2:	6878      	ldr	r0, [r7, #4]
 80026b4:	f7ff ffa2 	bl	80025fc <SysTick_Config>
 80026b8:	4603      	mov	r3, r0
}
 80026ba:	4618      	mov	r0, r3
 80026bc:	3708      	adds	r7, #8
 80026be:	46bd      	mov	sp, r7
 80026c0:	bd80      	pop	{r7, pc}
	...

080026c4 <HAL_SYSTICK_CLKSourceConfig>:
  *             @arg SYSTICK_CLKSOURCE_HCLK_DIV8: AHB clock divided by 8 selected as SysTick clock source.
  *             @arg SYSTICK_CLKSOURCE_HCLK: AHB clock selected as SysTick clock source.
  * @retval None
  */
void HAL_SYSTICK_CLKSourceConfig(uint32_t CLKSource)
{
 80026c4:	b480      	push	{r7}
 80026c6:	b083      	sub	sp, #12
 80026c8:	af00      	add	r7, sp, #0
 80026ca:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_SYSTICK_CLK_SOURCE(CLKSource));
  if (CLKSource == SYSTICK_CLKSOURCE_HCLK)
 80026cc:	687b      	ldr	r3, [r7, #4]
 80026ce:	2b04      	cmp	r3, #4
 80026d0:	d106      	bne.n	80026e0 <HAL_SYSTICK_CLKSourceConfig+0x1c>
  {
    SysTick->CTRL |= SYSTICK_CLKSOURCE_HCLK;
 80026d2:	4b09      	ldr	r3, [pc, #36]	@ (80026f8 <HAL_SYSTICK_CLKSourceConfig+0x34>)
 80026d4:	681b      	ldr	r3, [r3, #0]
 80026d6:	4a08      	ldr	r2, [pc, #32]	@ (80026f8 <HAL_SYSTICK_CLKSourceConfig+0x34>)
 80026d8:	f043 0304 	orr.w	r3, r3, #4
 80026dc:	6013      	str	r3, [r2, #0]
  }
  else
  {
    SysTick->CTRL &= ~SYSTICK_CLKSOURCE_HCLK;
  }
}
 80026de:	e005      	b.n	80026ec <HAL_SYSTICK_CLKSourceConfig+0x28>
    SysTick->CTRL &= ~SYSTICK_CLKSOURCE_HCLK;
 80026e0:	4b05      	ldr	r3, [pc, #20]	@ (80026f8 <HAL_SYSTICK_CLKSourceConfig+0x34>)
 80026e2:	681b      	ldr	r3, [r3, #0]
 80026e4:	4a04      	ldr	r2, [pc, #16]	@ (80026f8 <HAL_SYSTICK_CLKSourceConfig+0x34>)
 80026e6:	f023 0304 	bic.w	r3, r3, #4
 80026ea:	6013      	str	r3, [r2, #0]
}
 80026ec:	bf00      	nop
 80026ee:	370c      	adds	r7, #12
 80026f0:	46bd      	mov	sp, r7
 80026f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80026f6:	4770      	bx	lr
 80026f8:	e000e010 	.word	0xe000e010

080026fc <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 80026fc:	b480      	push	{r7}
 80026fe:	b083      	sub	sp, #12
 8002700:	af00      	add	r7, sp, #0
 8002702:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8002704:	687b      	ldr	r3, [r7, #4]
 8002706:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 800270a:	b2db      	uxtb	r3, r3
 800270c:	2b02      	cmp	r3, #2
 800270e:	d004      	beq.n	800271a <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8002710:	687b      	ldr	r3, [r7, #4]
 8002712:	2280      	movs	r2, #128	@ 0x80
 8002714:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_ERROR;
 8002716:	2301      	movs	r3, #1
 8002718:	e00c      	b.n	8002734 <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 800271a:	687b      	ldr	r3, [r7, #4]
 800271c:	2205      	movs	r2, #5
 800271e:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8002722:	687b      	ldr	r3, [r7, #4]
 8002724:	681b      	ldr	r3, [r3, #0]
 8002726:	681a      	ldr	r2, [r3, #0]
 8002728:	687b      	ldr	r3, [r7, #4]
 800272a:	681b      	ldr	r3, [r3, #0]
 800272c:	f022 0201 	bic.w	r2, r2, #1
 8002730:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 8002732:	2300      	movs	r3, #0
}
 8002734:	4618      	mov	r0, r3
 8002736:	370c      	adds	r7, #12
 8002738:	46bd      	mov	sp, r7
 800273a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800273e:	4770      	bx	lr

08002740 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8002740:	b480      	push	{r7}
 8002742:	b089      	sub	sp, #36	@ 0x24
 8002744:	af00      	add	r7, sp, #0
 8002746:	6078      	str	r0, [r7, #4]
 8002748:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 800274a:	2300      	movs	r3, #0
 800274c:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 800274e:	2300      	movs	r3, #0
 8002750:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8002752:	2300      	movs	r3, #0
 8002754:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8002756:	2300      	movs	r3, #0
 8002758:	61fb      	str	r3, [r7, #28]
 800275a:	e16b      	b.n	8002a34 <HAL_GPIO_Init+0x2f4>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 800275c:	2201      	movs	r2, #1
 800275e:	69fb      	ldr	r3, [r7, #28]
 8002760:	fa02 f303 	lsl.w	r3, r2, r3
 8002764:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8002766:	683b      	ldr	r3, [r7, #0]
 8002768:	681b      	ldr	r3, [r3, #0]
 800276a:	697a      	ldr	r2, [r7, #20]
 800276c:	4013      	ands	r3, r2
 800276e:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8002770:	693a      	ldr	r2, [r7, #16]
 8002772:	697b      	ldr	r3, [r7, #20]
 8002774:	429a      	cmp	r2, r3
 8002776:	f040 815a 	bne.w	8002a2e <HAL_GPIO_Init+0x2ee>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 800277a:	683b      	ldr	r3, [r7, #0]
 800277c:	685b      	ldr	r3, [r3, #4]
 800277e:	f003 0303 	and.w	r3, r3, #3
 8002782:	2b01      	cmp	r3, #1
 8002784:	d005      	beq.n	8002792 <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8002786:	683b      	ldr	r3, [r7, #0]
 8002788:	685b      	ldr	r3, [r3, #4]
 800278a:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 800278e:	2b02      	cmp	r3, #2
 8002790:	d130      	bne.n	80027f4 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8002792:	687b      	ldr	r3, [r7, #4]
 8002794:	689b      	ldr	r3, [r3, #8]
 8002796:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8002798:	69fb      	ldr	r3, [r7, #28]
 800279a:	005b      	lsls	r3, r3, #1
 800279c:	2203      	movs	r2, #3
 800279e:	fa02 f303 	lsl.w	r3, r2, r3
 80027a2:	43db      	mvns	r3, r3
 80027a4:	69ba      	ldr	r2, [r7, #24]
 80027a6:	4013      	ands	r3, r2
 80027a8:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 80027aa:	683b      	ldr	r3, [r7, #0]
 80027ac:	68da      	ldr	r2, [r3, #12]
 80027ae:	69fb      	ldr	r3, [r7, #28]
 80027b0:	005b      	lsls	r3, r3, #1
 80027b2:	fa02 f303 	lsl.w	r3, r2, r3
 80027b6:	69ba      	ldr	r2, [r7, #24]
 80027b8:	4313      	orrs	r3, r2
 80027ba:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 80027bc:	687b      	ldr	r3, [r7, #4]
 80027be:	69ba      	ldr	r2, [r7, #24]
 80027c0:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80027c2:	687b      	ldr	r3, [r7, #4]
 80027c4:	685b      	ldr	r3, [r3, #4]
 80027c6:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 80027c8:	2201      	movs	r2, #1
 80027ca:	69fb      	ldr	r3, [r7, #28]
 80027cc:	fa02 f303 	lsl.w	r3, r2, r3
 80027d0:	43db      	mvns	r3, r3
 80027d2:	69ba      	ldr	r2, [r7, #24]
 80027d4:	4013      	ands	r3, r2
 80027d6:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 80027d8:	683b      	ldr	r3, [r7, #0]
 80027da:	685b      	ldr	r3, [r3, #4]
 80027dc:	091b      	lsrs	r3, r3, #4
 80027de:	f003 0201 	and.w	r2, r3, #1
 80027e2:	69fb      	ldr	r3, [r7, #28]
 80027e4:	fa02 f303 	lsl.w	r3, r2, r3
 80027e8:	69ba      	ldr	r2, [r7, #24]
 80027ea:	4313      	orrs	r3, r2
 80027ec:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 80027ee:	687b      	ldr	r3, [r7, #4]
 80027f0:	69ba      	ldr	r2, [r7, #24]
 80027f2:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 80027f4:	683b      	ldr	r3, [r7, #0]
 80027f6:	685b      	ldr	r3, [r3, #4]
 80027f8:	f003 0303 	and.w	r3, r3, #3
 80027fc:	2b03      	cmp	r3, #3
 80027fe:	d017      	beq.n	8002830 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8002800:	687b      	ldr	r3, [r7, #4]
 8002802:	68db      	ldr	r3, [r3, #12]
 8002804:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8002806:	69fb      	ldr	r3, [r7, #28]
 8002808:	005b      	lsls	r3, r3, #1
 800280a:	2203      	movs	r2, #3
 800280c:	fa02 f303 	lsl.w	r3, r2, r3
 8002810:	43db      	mvns	r3, r3
 8002812:	69ba      	ldr	r2, [r7, #24]
 8002814:	4013      	ands	r3, r2
 8002816:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8002818:	683b      	ldr	r3, [r7, #0]
 800281a:	689a      	ldr	r2, [r3, #8]
 800281c:	69fb      	ldr	r3, [r7, #28]
 800281e:	005b      	lsls	r3, r3, #1
 8002820:	fa02 f303 	lsl.w	r3, r2, r3
 8002824:	69ba      	ldr	r2, [r7, #24]
 8002826:	4313      	orrs	r3, r2
 8002828:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 800282a:	687b      	ldr	r3, [r7, #4]
 800282c:	69ba      	ldr	r2, [r7, #24]
 800282e:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8002830:	683b      	ldr	r3, [r7, #0]
 8002832:	685b      	ldr	r3, [r3, #4]
 8002834:	f003 0303 	and.w	r3, r3, #3
 8002838:	2b02      	cmp	r3, #2
 800283a:	d123      	bne.n	8002884 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 800283c:	69fb      	ldr	r3, [r7, #28]
 800283e:	08da      	lsrs	r2, r3, #3
 8002840:	687b      	ldr	r3, [r7, #4]
 8002842:	3208      	adds	r2, #8
 8002844:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8002848:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 800284a:	69fb      	ldr	r3, [r7, #28]
 800284c:	f003 0307 	and.w	r3, r3, #7
 8002850:	009b      	lsls	r3, r3, #2
 8002852:	220f      	movs	r2, #15
 8002854:	fa02 f303 	lsl.w	r3, r2, r3
 8002858:	43db      	mvns	r3, r3
 800285a:	69ba      	ldr	r2, [r7, #24]
 800285c:	4013      	ands	r3, r2
 800285e:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8002860:	683b      	ldr	r3, [r7, #0]
 8002862:	691a      	ldr	r2, [r3, #16]
 8002864:	69fb      	ldr	r3, [r7, #28]
 8002866:	f003 0307 	and.w	r3, r3, #7
 800286a:	009b      	lsls	r3, r3, #2
 800286c:	fa02 f303 	lsl.w	r3, r2, r3
 8002870:	69ba      	ldr	r2, [r7, #24]
 8002872:	4313      	orrs	r3, r2
 8002874:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8002876:	69fb      	ldr	r3, [r7, #28]
 8002878:	08da      	lsrs	r2, r3, #3
 800287a:	687b      	ldr	r3, [r7, #4]
 800287c:	3208      	adds	r2, #8
 800287e:	69b9      	ldr	r1, [r7, #24]
 8002880:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8002884:	687b      	ldr	r3, [r7, #4]
 8002886:	681b      	ldr	r3, [r3, #0]
 8002888:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 800288a:	69fb      	ldr	r3, [r7, #28]
 800288c:	005b      	lsls	r3, r3, #1
 800288e:	2203      	movs	r2, #3
 8002890:	fa02 f303 	lsl.w	r3, r2, r3
 8002894:	43db      	mvns	r3, r3
 8002896:	69ba      	ldr	r2, [r7, #24]
 8002898:	4013      	ands	r3, r2
 800289a:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 800289c:	683b      	ldr	r3, [r7, #0]
 800289e:	685b      	ldr	r3, [r3, #4]
 80028a0:	f003 0203 	and.w	r2, r3, #3
 80028a4:	69fb      	ldr	r3, [r7, #28]
 80028a6:	005b      	lsls	r3, r3, #1
 80028a8:	fa02 f303 	lsl.w	r3, r2, r3
 80028ac:	69ba      	ldr	r2, [r7, #24]
 80028ae:	4313      	orrs	r3, r2
 80028b0:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 80028b2:	687b      	ldr	r3, [r7, #4]
 80028b4:	69ba      	ldr	r2, [r7, #24]
 80028b6:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 80028b8:	683b      	ldr	r3, [r7, #0]
 80028ba:	685b      	ldr	r3, [r3, #4]
 80028bc:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 80028c0:	2b00      	cmp	r3, #0
 80028c2:	f000 80b4 	beq.w	8002a2e <HAL_GPIO_Init+0x2ee>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80028c6:	2300      	movs	r3, #0
 80028c8:	60fb      	str	r3, [r7, #12]
 80028ca:	4b60      	ldr	r3, [pc, #384]	@ (8002a4c <HAL_GPIO_Init+0x30c>)
 80028cc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80028ce:	4a5f      	ldr	r2, [pc, #380]	@ (8002a4c <HAL_GPIO_Init+0x30c>)
 80028d0:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80028d4:	6453      	str	r3, [r2, #68]	@ 0x44
 80028d6:	4b5d      	ldr	r3, [pc, #372]	@ (8002a4c <HAL_GPIO_Init+0x30c>)
 80028d8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80028da:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80028de:	60fb      	str	r3, [r7, #12]
 80028e0:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 80028e2:	4a5b      	ldr	r2, [pc, #364]	@ (8002a50 <HAL_GPIO_Init+0x310>)
 80028e4:	69fb      	ldr	r3, [r7, #28]
 80028e6:	089b      	lsrs	r3, r3, #2
 80028e8:	3302      	adds	r3, #2
 80028ea:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80028ee:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 80028f0:	69fb      	ldr	r3, [r7, #28]
 80028f2:	f003 0303 	and.w	r3, r3, #3
 80028f6:	009b      	lsls	r3, r3, #2
 80028f8:	220f      	movs	r2, #15
 80028fa:	fa02 f303 	lsl.w	r3, r2, r3
 80028fe:	43db      	mvns	r3, r3
 8002900:	69ba      	ldr	r2, [r7, #24]
 8002902:	4013      	ands	r3, r2
 8002904:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8002906:	687b      	ldr	r3, [r7, #4]
 8002908:	4a52      	ldr	r2, [pc, #328]	@ (8002a54 <HAL_GPIO_Init+0x314>)
 800290a:	4293      	cmp	r3, r2
 800290c:	d02b      	beq.n	8002966 <HAL_GPIO_Init+0x226>
 800290e:	687b      	ldr	r3, [r7, #4]
 8002910:	4a51      	ldr	r2, [pc, #324]	@ (8002a58 <HAL_GPIO_Init+0x318>)
 8002912:	4293      	cmp	r3, r2
 8002914:	d025      	beq.n	8002962 <HAL_GPIO_Init+0x222>
 8002916:	687b      	ldr	r3, [r7, #4]
 8002918:	4a50      	ldr	r2, [pc, #320]	@ (8002a5c <HAL_GPIO_Init+0x31c>)
 800291a:	4293      	cmp	r3, r2
 800291c:	d01f      	beq.n	800295e <HAL_GPIO_Init+0x21e>
 800291e:	687b      	ldr	r3, [r7, #4]
 8002920:	4a4f      	ldr	r2, [pc, #316]	@ (8002a60 <HAL_GPIO_Init+0x320>)
 8002922:	4293      	cmp	r3, r2
 8002924:	d019      	beq.n	800295a <HAL_GPIO_Init+0x21a>
 8002926:	687b      	ldr	r3, [r7, #4]
 8002928:	4a4e      	ldr	r2, [pc, #312]	@ (8002a64 <HAL_GPIO_Init+0x324>)
 800292a:	4293      	cmp	r3, r2
 800292c:	d013      	beq.n	8002956 <HAL_GPIO_Init+0x216>
 800292e:	687b      	ldr	r3, [r7, #4]
 8002930:	4a4d      	ldr	r2, [pc, #308]	@ (8002a68 <HAL_GPIO_Init+0x328>)
 8002932:	4293      	cmp	r3, r2
 8002934:	d00d      	beq.n	8002952 <HAL_GPIO_Init+0x212>
 8002936:	687b      	ldr	r3, [r7, #4]
 8002938:	4a4c      	ldr	r2, [pc, #304]	@ (8002a6c <HAL_GPIO_Init+0x32c>)
 800293a:	4293      	cmp	r3, r2
 800293c:	d007      	beq.n	800294e <HAL_GPIO_Init+0x20e>
 800293e:	687b      	ldr	r3, [r7, #4]
 8002940:	4a4b      	ldr	r2, [pc, #300]	@ (8002a70 <HAL_GPIO_Init+0x330>)
 8002942:	4293      	cmp	r3, r2
 8002944:	d101      	bne.n	800294a <HAL_GPIO_Init+0x20a>
 8002946:	2307      	movs	r3, #7
 8002948:	e00e      	b.n	8002968 <HAL_GPIO_Init+0x228>
 800294a:	2308      	movs	r3, #8
 800294c:	e00c      	b.n	8002968 <HAL_GPIO_Init+0x228>
 800294e:	2306      	movs	r3, #6
 8002950:	e00a      	b.n	8002968 <HAL_GPIO_Init+0x228>
 8002952:	2305      	movs	r3, #5
 8002954:	e008      	b.n	8002968 <HAL_GPIO_Init+0x228>
 8002956:	2304      	movs	r3, #4
 8002958:	e006      	b.n	8002968 <HAL_GPIO_Init+0x228>
 800295a:	2303      	movs	r3, #3
 800295c:	e004      	b.n	8002968 <HAL_GPIO_Init+0x228>
 800295e:	2302      	movs	r3, #2
 8002960:	e002      	b.n	8002968 <HAL_GPIO_Init+0x228>
 8002962:	2301      	movs	r3, #1
 8002964:	e000      	b.n	8002968 <HAL_GPIO_Init+0x228>
 8002966:	2300      	movs	r3, #0
 8002968:	69fa      	ldr	r2, [r7, #28]
 800296a:	f002 0203 	and.w	r2, r2, #3
 800296e:	0092      	lsls	r2, r2, #2
 8002970:	4093      	lsls	r3, r2
 8002972:	69ba      	ldr	r2, [r7, #24]
 8002974:	4313      	orrs	r3, r2
 8002976:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8002978:	4935      	ldr	r1, [pc, #212]	@ (8002a50 <HAL_GPIO_Init+0x310>)
 800297a:	69fb      	ldr	r3, [r7, #28]
 800297c:	089b      	lsrs	r3, r3, #2
 800297e:	3302      	adds	r3, #2
 8002980:	69ba      	ldr	r2, [r7, #24]
 8002982:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8002986:	4b3b      	ldr	r3, [pc, #236]	@ (8002a74 <HAL_GPIO_Init+0x334>)
 8002988:	689b      	ldr	r3, [r3, #8]
 800298a:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800298c:	693b      	ldr	r3, [r7, #16]
 800298e:	43db      	mvns	r3, r3
 8002990:	69ba      	ldr	r2, [r7, #24]
 8002992:	4013      	ands	r3, r2
 8002994:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8002996:	683b      	ldr	r3, [r7, #0]
 8002998:	685b      	ldr	r3, [r3, #4]
 800299a:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 800299e:	2b00      	cmp	r3, #0
 80029a0:	d003      	beq.n	80029aa <HAL_GPIO_Init+0x26a>
        {
          temp |= iocurrent;
 80029a2:	69ba      	ldr	r2, [r7, #24]
 80029a4:	693b      	ldr	r3, [r7, #16]
 80029a6:	4313      	orrs	r3, r2
 80029a8:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 80029aa:	4a32      	ldr	r2, [pc, #200]	@ (8002a74 <HAL_GPIO_Init+0x334>)
 80029ac:	69bb      	ldr	r3, [r7, #24]
 80029ae:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 80029b0:	4b30      	ldr	r3, [pc, #192]	@ (8002a74 <HAL_GPIO_Init+0x334>)
 80029b2:	68db      	ldr	r3, [r3, #12]
 80029b4:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80029b6:	693b      	ldr	r3, [r7, #16]
 80029b8:	43db      	mvns	r3, r3
 80029ba:	69ba      	ldr	r2, [r7, #24]
 80029bc:	4013      	ands	r3, r2
 80029be:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 80029c0:	683b      	ldr	r3, [r7, #0]
 80029c2:	685b      	ldr	r3, [r3, #4]
 80029c4:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80029c8:	2b00      	cmp	r3, #0
 80029ca:	d003      	beq.n	80029d4 <HAL_GPIO_Init+0x294>
        {
          temp |= iocurrent;
 80029cc:	69ba      	ldr	r2, [r7, #24]
 80029ce:	693b      	ldr	r3, [r7, #16]
 80029d0:	4313      	orrs	r3, r2
 80029d2:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 80029d4:	4a27      	ldr	r2, [pc, #156]	@ (8002a74 <HAL_GPIO_Init+0x334>)
 80029d6:	69bb      	ldr	r3, [r7, #24]
 80029d8:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 80029da:	4b26      	ldr	r3, [pc, #152]	@ (8002a74 <HAL_GPIO_Init+0x334>)
 80029dc:	685b      	ldr	r3, [r3, #4]
 80029de:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80029e0:	693b      	ldr	r3, [r7, #16]
 80029e2:	43db      	mvns	r3, r3
 80029e4:	69ba      	ldr	r2, [r7, #24]
 80029e6:	4013      	ands	r3, r2
 80029e8:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 80029ea:	683b      	ldr	r3, [r7, #0]
 80029ec:	685b      	ldr	r3, [r3, #4]
 80029ee:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80029f2:	2b00      	cmp	r3, #0
 80029f4:	d003      	beq.n	80029fe <HAL_GPIO_Init+0x2be>
        {
          temp |= iocurrent;
 80029f6:	69ba      	ldr	r2, [r7, #24]
 80029f8:	693b      	ldr	r3, [r7, #16]
 80029fa:	4313      	orrs	r3, r2
 80029fc:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 80029fe:	4a1d      	ldr	r2, [pc, #116]	@ (8002a74 <HAL_GPIO_Init+0x334>)
 8002a00:	69bb      	ldr	r3, [r7, #24]
 8002a02:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8002a04:	4b1b      	ldr	r3, [pc, #108]	@ (8002a74 <HAL_GPIO_Init+0x334>)
 8002a06:	681b      	ldr	r3, [r3, #0]
 8002a08:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002a0a:	693b      	ldr	r3, [r7, #16]
 8002a0c:	43db      	mvns	r3, r3
 8002a0e:	69ba      	ldr	r2, [r7, #24]
 8002a10:	4013      	ands	r3, r2
 8002a12:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8002a14:	683b      	ldr	r3, [r7, #0]
 8002a16:	685b      	ldr	r3, [r3, #4]
 8002a18:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8002a1c:	2b00      	cmp	r3, #0
 8002a1e:	d003      	beq.n	8002a28 <HAL_GPIO_Init+0x2e8>
        {
          temp |= iocurrent;
 8002a20:	69ba      	ldr	r2, [r7, #24]
 8002a22:	693b      	ldr	r3, [r7, #16]
 8002a24:	4313      	orrs	r3, r2
 8002a26:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8002a28:	4a12      	ldr	r2, [pc, #72]	@ (8002a74 <HAL_GPIO_Init+0x334>)
 8002a2a:	69bb      	ldr	r3, [r7, #24]
 8002a2c:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8002a2e:	69fb      	ldr	r3, [r7, #28]
 8002a30:	3301      	adds	r3, #1
 8002a32:	61fb      	str	r3, [r7, #28]
 8002a34:	69fb      	ldr	r3, [r7, #28]
 8002a36:	2b0f      	cmp	r3, #15
 8002a38:	f67f ae90 	bls.w	800275c <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8002a3c:	bf00      	nop
 8002a3e:	bf00      	nop
 8002a40:	3724      	adds	r7, #36	@ 0x24
 8002a42:	46bd      	mov	sp, r7
 8002a44:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a48:	4770      	bx	lr
 8002a4a:	bf00      	nop
 8002a4c:	40023800 	.word	0x40023800
 8002a50:	40013800 	.word	0x40013800
 8002a54:	40020000 	.word	0x40020000
 8002a58:	40020400 	.word	0x40020400
 8002a5c:	40020800 	.word	0x40020800
 8002a60:	40020c00 	.word	0x40020c00
 8002a64:	40021000 	.word	0x40021000
 8002a68:	40021400 	.word	0x40021400
 8002a6c:	40021800 	.word	0x40021800
 8002a70:	40021c00 	.word	0x40021c00
 8002a74:	40013c00 	.word	0x40013c00

08002a78 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8002a78:	b480      	push	{r7}
 8002a7a:	b083      	sub	sp, #12
 8002a7c:	af00      	add	r7, sp, #0
 8002a7e:	6078      	str	r0, [r7, #4]
 8002a80:	460b      	mov	r3, r1
 8002a82:	807b      	strh	r3, [r7, #2]
 8002a84:	4613      	mov	r3, r2
 8002a86:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8002a88:	787b      	ldrb	r3, [r7, #1]
 8002a8a:	2b00      	cmp	r3, #0
 8002a8c:	d003      	beq.n	8002a96 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8002a8e:	887a      	ldrh	r2, [r7, #2]
 8002a90:	687b      	ldr	r3, [r7, #4]
 8002a92:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8002a94:	e003      	b.n	8002a9e <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8002a96:	887b      	ldrh	r3, [r7, #2]
 8002a98:	041a      	lsls	r2, r3, #16
 8002a9a:	687b      	ldr	r3, [r7, #4]
 8002a9c:	619a      	str	r2, [r3, #24]
}
 8002a9e:	bf00      	nop
 8002aa0:	370c      	adds	r7, #12
 8002aa2:	46bd      	mov	sp, r7
 8002aa4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002aa8:	4770      	bx	lr
	...

08002aac <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8002aac:	b580      	push	{r7, lr}
 8002aae:	b086      	sub	sp, #24
 8002ab0:	af00      	add	r7, sp, #0
 8002ab2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8002ab4:	687b      	ldr	r3, [r7, #4]
 8002ab6:	2b00      	cmp	r3, #0
 8002ab8:	d101      	bne.n	8002abe <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8002aba:	2301      	movs	r3, #1
 8002abc:	e267      	b.n	8002f8e <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8002abe:	687b      	ldr	r3, [r7, #4]
 8002ac0:	681b      	ldr	r3, [r3, #0]
 8002ac2:	f003 0301 	and.w	r3, r3, #1
 8002ac6:	2b00      	cmp	r3, #0
 8002ac8:	d075      	beq.n	8002bb6 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8002aca:	4b88      	ldr	r3, [pc, #544]	@ (8002cec <HAL_RCC_OscConfig+0x240>)
 8002acc:	689b      	ldr	r3, [r3, #8]
 8002ace:	f003 030c 	and.w	r3, r3, #12
 8002ad2:	2b04      	cmp	r3, #4
 8002ad4:	d00c      	beq.n	8002af0 <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8002ad6:	4b85      	ldr	r3, [pc, #532]	@ (8002cec <HAL_RCC_OscConfig+0x240>)
 8002ad8:	689b      	ldr	r3, [r3, #8]
 8002ada:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8002ade:	2b08      	cmp	r3, #8
 8002ae0:	d112      	bne.n	8002b08 <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8002ae2:	4b82      	ldr	r3, [pc, #520]	@ (8002cec <HAL_RCC_OscConfig+0x240>)
 8002ae4:	685b      	ldr	r3, [r3, #4]
 8002ae6:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8002aea:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8002aee:	d10b      	bne.n	8002b08 <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002af0:	4b7e      	ldr	r3, [pc, #504]	@ (8002cec <HAL_RCC_OscConfig+0x240>)
 8002af2:	681b      	ldr	r3, [r3, #0]
 8002af4:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002af8:	2b00      	cmp	r3, #0
 8002afa:	d05b      	beq.n	8002bb4 <HAL_RCC_OscConfig+0x108>
 8002afc:	687b      	ldr	r3, [r7, #4]
 8002afe:	685b      	ldr	r3, [r3, #4]
 8002b00:	2b00      	cmp	r3, #0
 8002b02:	d157      	bne.n	8002bb4 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8002b04:	2301      	movs	r3, #1
 8002b06:	e242      	b.n	8002f8e <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8002b08:	687b      	ldr	r3, [r7, #4]
 8002b0a:	685b      	ldr	r3, [r3, #4]
 8002b0c:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8002b10:	d106      	bne.n	8002b20 <HAL_RCC_OscConfig+0x74>
 8002b12:	4b76      	ldr	r3, [pc, #472]	@ (8002cec <HAL_RCC_OscConfig+0x240>)
 8002b14:	681b      	ldr	r3, [r3, #0]
 8002b16:	4a75      	ldr	r2, [pc, #468]	@ (8002cec <HAL_RCC_OscConfig+0x240>)
 8002b18:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002b1c:	6013      	str	r3, [r2, #0]
 8002b1e:	e01d      	b.n	8002b5c <HAL_RCC_OscConfig+0xb0>
 8002b20:	687b      	ldr	r3, [r7, #4]
 8002b22:	685b      	ldr	r3, [r3, #4]
 8002b24:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8002b28:	d10c      	bne.n	8002b44 <HAL_RCC_OscConfig+0x98>
 8002b2a:	4b70      	ldr	r3, [pc, #448]	@ (8002cec <HAL_RCC_OscConfig+0x240>)
 8002b2c:	681b      	ldr	r3, [r3, #0]
 8002b2e:	4a6f      	ldr	r2, [pc, #444]	@ (8002cec <HAL_RCC_OscConfig+0x240>)
 8002b30:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8002b34:	6013      	str	r3, [r2, #0]
 8002b36:	4b6d      	ldr	r3, [pc, #436]	@ (8002cec <HAL_RCC_OscConfig+0x240>)
 8002b38:	681b      	ldr	r3, [r3, #0]
 8002b3a:	4a6c      	ldr	r2, [pc, #432]	@ (8002cec <HAL_RCC_OscConfig+0x240>)
 8002b3c:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002b40:	6013      	str	r3, [r2, #0]
 8002b42:	e00b      	b.n	8002b5c <HAL_RCC_OscConfig+0xb0>
 8002b44:	4b69      	ldr	r3, [pc, #420]	@ (8002cec <HAL_RCC_OscConfig+0x240>)
 8002b46:	681b      	ldr	r3, [r3, #0]
 8002b48:	4a68      	ldr	r2, [pc, #416]	@ (8002cec <HAL_RCC_OscConfig+0x240>)
 8002b4a:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8002b4e:	6013      	str	r3, [r2, #0]
 8002b50:	4b66      	ldr	r3, [pc, #408]	@ (8002cec <HAL_RCC_OscConfig+0x240>)
 8002b52:	681b      	ldr	r3, [r3, #0]
 8002b54:	4a65      	ldr	r2, [pc, #404]	@ (8002cec <HAL_RCC_OscConfig+0x240>)
 8002b56:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8002b5a:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8002b5c:	687b      	ldr	r3, [r7, #4]
 8002b5e:	685b      	ldr	r3, [r3, #4]
 8002b60:	2b00      	cmp	r3, #0
 8002b62:	d013      	beq.n	8002b8c <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002b64:	f7ff fc84 	bl	8002470 <HAL_GetTick>
 8002b68:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002b6a:	e008      	b.n	8002b7e <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8002b6c:	f7ff fc80 	bl	8002470 <HAL_GetTick>
 8002b70:	4602      	mov	r2, r0
 8002b72:	693b      	ldr	r3, [r7, #16]
 8002b74:	1ad3      	subs	r3, r2, r3
 8002b76:	2b64      	cmp	r3, #100	@ 0x64
 8002b78:	d901      	bls.n	8002b7e <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8002b7a:	2303      	movs	r3, #3
 8002b7c:	e207      	b.n	8002f8e <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002b7e:	4b5b      	ldr	r3, [pc, #364]	@ (8002cec <HAL_RCC_OscConfig+0x240>)
 8002b80:	681b      	ldr	r3, [r3, #0]
 8002b82:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002b86:	2b00      	cmp	r3, #0
 8002b88:	d0f0      	beq.n	8002b6c <HAL_RCC_OscConfig+0xc0>
 8002b8a:	e014      	b.n	8002bb6 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002b8c:	f7ff fc70 	bl	8002470 <HAL_GetTick>
 8002b90:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8002b92:	e008      	b.n	8002ba6 <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8002b94:	f7ff fc6c 	bl	8002470 <HAL_GetTick>
 8002b98:	4602      	mov	r2, r0
 8002b9a:	693b      	ldr	r3, [r7, #16]
 8002b9c:	1ad3      	subs	r3, r2, r3
 8002b9e:	2b64      	cmp	r3, #100	@ 0x64
 8002ba0:	d901      	bls.n	8002ba6 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8002ba2:	2303      	movs	r3, #3
 8002ba4:	e1f3      	b.n	8002f8e <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8002ba6:	4b51      	ldr	r3, [pc, #324]	@ (8002cec <HAL_RCC_OscConfig+0x240>)
 8002ba8:	681b      	ldr	r3, [r3, #0]
 8002baa:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002bae:	2b00      	cmp	r3, #0
 8002bb0:	d1f0      	bne.n	8002b94 <HAL_RCC_OscConfig+0xe8>
 8002bb2:	e000      	b.n	8002bb6 <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002bb4:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8002bb6:	687b      	ldr	r3, [r7, #4]
 8002bb8:	681b      	ldr	r3, [r3, #0]
 8002bba:	f003 0302 	and.w	r3, r3, #2
 8002bbe:	2b00      	cmp	r3, #0
 8002bc0:	d063      	beq.n	8002c8a <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8002bc2:	4b4a      	ldr	r3, [pc, #296]	@ (8002cec <HAL_RCC_OscConfig+0x240>)
 8002bc4:	689b      	ldr	r3, [r3, #8]
 8002bc6:	f003 030c 	and.w	r3, r3, #12
 8002bca:	2b00      	cmp	r3, #0
 8002bcc:	d00b      	beq.n	8002be6 <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8002bce:	4b47      	ldr	r3, [pc, #284]	@ (8002cec <HAL_RCC_OscConfig+0x240>)
 8002bd0:	689b      	ldr	r3, [r3, #8]
 8002bd2:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8002bd6:	2b08      	cmp	r3, #8
 8002bd8:	d11c      	bne.n	8002c14 <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8002bda:	4b44      	ldr	r3, [pc, #272]	@ (8002cec <HAL_RCC_OscConfig+0x240>)
 8002bdc:	685b      	ldr	r3, [r3, #4]
 8002bde:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8002be2:	2b00      	cmp	r3, #0
 8002be4:	d116      	bne.n	8002c14 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8002be6:	4b41      	ldr	r3, [pc, #260]	@ (8002cec <HAL_RCC_OscConfig+0x240>)
 8002be8:	681b      	ldr	r3, [r3, #0]
 8002bea:	f003 0302 	and.w	r3, r3, #2
 8002bee:	2b00      	cmp	r3, #0
 8002bf0:	d005      	beq.n	8002bfe <HAL_RCC_OscConfig+0x152>
 8002bf2:	687b      	ldr	r3, [r7, #4]
 8002bf4:	68db      	ldr	r3, [r3, #12]
 8002bf6:	2b01      	cmp	r3, #1
 8002bf8:	d001      	beq.n	8002bfe <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 8002bfa:	2301      	movs	r3, #1
 8002bfc:	e1c7      	b.n	8002f8e <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002bfe:	4b3b      	ldr	r3, [pc, #236]	@ (8002cec <HAL_RCC_OscConfig+0x240>)
 8002c00:	681b      	ldr	r3, [r3, #0]
 8002c02:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8002c06:	687b      	ldr	r3, [r7, #4]
 8002c08:	691b      	ldr	r3, [r3, #16]
 8002c0a:	00db      	lsls	r3, r3, #3
 8002c0c:	4937      	ldr	r1, [pc, #220]	@ (8002cec <HAL_RCC_OscConfig+0x240>)
 8002c0e:	4313      	orrs	r3, r2
 8002c10:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8002c12:	e03a      	b.n	8002c8a <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 8002c14:	687b      	ldr	r3, [r7, #4]
 8002c16:	68db      	ldr	r3, [r3, #12]
 8002c18:	2b00      	cmp	r3, #0
 8002c1a:	d020      	beq.n	8002c5e <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8002c1c:	4b34      	ldr	r3, [pc, #208]	@ (8002cf0 <HAL_RCC_OscConfig+0x244>)
 8002c1e:	2201      	movs	r2, #1
 8002c20:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002c22:	f7ff fc25 	bl	8002470 <HAL_GetTick>
 8002c26:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002c28:	e008      	b.n	8002c3c <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8002c2a:	f7ff fc21 	bl	8002470 <HAL_GetTick>
 8002c2e:	4602      	mov	r2, r0
 8002c30:	693b      	ldr	r3, [r7, #16]
 8002c32:	1ad3      	subs	r3, r2, r3
 8002c34:	2b02      	cmp	r3, #2
 8002c36:	d901      	bls.n	8002c3c <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8002c38:	2303      	movs	r3, #3
 8002c3a:	e1a8      	b.n	8002f8e <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002c3c:	4b2b      	ldr	r3, [pc, #172]	@ (8002cec <HAL_RCC_OscConfig+0x240>)
 8002c3e:	681b      	ldr	r3, [r3, #0]
 8002c40:	f003 0302 	and.w	r3, r3, #2
 8002c44:	2b00      	cmp	r3, #0
 8002c46:	d0f0      	beq.n	8002c2a <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002c48:	4b28      	ldr	r3, [pc, #160]	@ (8002cec <HAL_RCC_OscConfig+0x240>)
 8002c4a:	681b      	ldr	r3, [r3, #0]
 8002c4c:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8002c50:	687b      	ldr	r3, [r7, #4]
 8002c52:	691b      	ldr	r3, [r3, #16]
 8002c54:	00db      	lsls	r3, r3, #3
 8002c56:	4925      	ldr	r1, [pc, #148]	@ (8002cec <HAL_RCC_OscConfig+0x240>)
 8002c58:	4313      	orrs	r3, r2
 8002c5a:	600b      	str	r3, [r1, #0]
 8002c5c:	e015      	b.n	8002c8a <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8002c5e:	4b24      	ldr	r3, [pc, #144]	@ (8002cf0 <HAL_RCC_OscConfig+0x244>)
 8002c60:	2200      	movs	r2, #0
 8002c62:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002c64:	f7ff fc04 	bl	8002470 <HAL_GetTick>
 8002c68:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8002c6a:	e008      	b.n	8002c7e <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8002c6c:	f7ff fc00 	bl	8002470 <HAL_GetTick>
 8002c70:	4602      	mov	r2, r0
 8002c72:	693b      	ldr	r3, [r7, #16]
 8002c74:	1ad3      	subs	r3, r2, r3
 8002c76:	2b02      	cmp	r3, #2
 8002c78:	d901      	bls.n	8002c7e <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 8002c7a:	2303      	movs	r3, #3
 8002c7c:	e187      	b.n	8002f8e <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8002c7e:	4b1b      	ldr	r3, [pc, #108]	@ (8002cec <HAL_RCC_OscConfig+0x240>)
 8002c80:	681b      	ldr	r3, [r3, #0]
 8002c82:	f003 0302 	and.w	r3, r3, #2
 8002c86:	2b00      	cmp	r3, #0
 8002c88:	d1f0      	bne.n	8002c6c <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8002c8a:	687b      	ldr	r3, [r7, #4]
 8002c8c:	681b      	ldr	r3, [r3, #0]
 8002c8e:	f003 0308 	and.w	r3, r3, #8
 8002c92:	2b00      	cmp	r3, #0
 8002c94:	d036      	beq.n	8002d04 <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 8002c96:	687b      	ldr	r3, [r7, #4]
 8002c98:	695b      	ldr	r3, [r3, #20]
 8002c9a:	2b00      	cmp	r3, #0
 8002c9c:	d016      	beq.n	8002ccc <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8002c9e:	4b15      	ldr	r3, [pc, #84]	@ (8002cf4 <HAL_RCC_OscConfig+0x248>)
 8002ca0:	2201      	movs	r2, #1
 8002ca2:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002ca4:	f7ff fbe4 	bl	8002470 <HAL_GetTick>
 8002ca8:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8002caa:	e008      	b.n	8002cbe <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8002cac:	f7ff fbe0 	bl	8002470 <HAL_GetTick>
 8002cb0:	4602      	mov	r2, r0
 8002cb2:	693b      	ldr	r3, [r7, #16]
 8002cb4:	1ad3      	subs	r3, r2, r3
 8002cb6:	2b02      	cmp	r3, #2
 8002cb8:	d901      	bls.n	8002cbe <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 8002cba:	2303      	movs	r3, #3
 8002cbc:	e167      	b.n	8002f8e <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8002cbe:	4b0b      	ldr	r3, [pc, #44]	@ (8002cec <HAL_RCC_OscConfig+0x240>)
 8002cc0:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8002cc2:	f003 0302 	and.w	r3, r3, #2
 8002cc6:	2b00      	cmp	r3, #0
 8002cc8:	d0f0      	beq.n	8002cac <HAL_RCC_OscConfig+0x200>
 8002cca:	e01b      	b.n	8002d04 <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8002ccc:	4b09      	ldr	r3, [pc, #36]	@ (8002cf4 <HAL_RCC_OscConfig+0x248>)
 8002cce:	2200      	movs	r2, #0
 8002cd0:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002cd2:	f7ff fbcd 	bl	8002470 <HAL_GetTick>
 8002cd6:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002cd8:	e00e      	b.n	8002cf8 <HAL_RCC_OscConfig+0x24c>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8002cda:	f7ff fbc9 	bl	8002470 <HAL_GetTick>
 8002cde:	4602      	mov	r2, r0
 8002ce0:	693b      	ldr	r3, [r7, #16]
 8002ce2:	1ad3      	subs	r3, r2, r3
 8002ce4:	2b02      	cmp	r3, #2
 8002ce6:	d907      	bls.n	8002cf8 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 8002ce8:	2303      	movs	r3, #3
 8002cea:	e150      	b.n	8002f8e <HAL_RCC_OscConfig+0x4e2>
 8002cec:	40023800 	.word	0x40023800
 8002cf0:	42470000 	.word	0x42470000
 8002cf4:	42470e80 	.word	0x42470e80
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002cf8:	4b88      	ldr	r3, [pc, #544]	@ (8002f1c <HAL_RCC_OscConfig+0x470>)
 8002cfa:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8002cfc:	f003 0302 	and.w	r3, r3, #2
 8002d00:	2b00      	cmp	r3, #0
 8002d02:	d1ea      	bne.n	8002cda <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8002d04:	687b      	ldr	r3, [r7, #4]
 8002d06:	681b      	ldr	r3, [r3, #0]
 8002d08:	f003 0304 	and.w	r3, r3, #4
 8002d0c:	2b00      	cmp	r3, #0
 8002d0e:	f000 8097 	beq.w	8002e40 <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 8002d12:	2300      	movs	r3, #0
 8002d14:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8002d16:	4b81      	ldr	r3, [pc, #516]	@ (8002f1c <HAL_RCC_OscConfig+0x470>)
 8002d18:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002d1a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002d1e:	2b00      	cmp	r3, #0
 8002d20:	d10f      	bne.n	8002d42 <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8002d22:	2300      	movs	r3, #0
 8002d24:	60bb      	str	r3, [r7, #8]
 8002d26:	4b7d      	ldr	r3, [pc, #500]	@ (8002f1c <HAL_RCC_OscConfig+0x470>)
 8002d28:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002d2a:	4a7c      	ldr	r2, [pc, #496]	@ (8002f1c <HAL_RCC_OscConfig+0x470>)
 8002d2c:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8002d30:	6413      	str	r3, [r2, #64]	@ 0x40
 8002d32:	4b7a      	ldr	r3, [pc, #488]	@ (8002f1c <HAL_RCC_OscConfig+0x470>)
 8002d34:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002d36:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002d3a:	60bb      	str	r3, [r7, #8]
 8002d3c:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8002d3e:	2301      	movs	r3, #1
 8002d40:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002d42:	4b77      	ldr	r3, [pc, #476]	@ (8002f20 <HAL_RCC_OscConfig+0x474>)
 8002d44:	681b      	ldr	r3, [r3, #0]
 8002d46:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002d4a:	2b00      	cmp	r3, #0
 8002d4c:	d118      	bne.n	8002d80 <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8002d4e:	4b74      	ldr	r3, [pc, #464]	@ (8002f20 <HAL_RCC_OscConfig+0x474>)
 8002d50:	681b      	ldr	r3, [r3, #0]
 8002d52:	4a73      	ldr	r2, [pc, #460]	@ (8002f20 <HAL_RCC_OscConfig+0x474>)
 8002d54:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8002d58:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8002d5a:	f7ff fb89 	bl	8002470 <HAL_GetTick>
 8002d5e:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002d60:	e008      	b.n	8002d74 <HAL_RCC_OscConfig+0x2c8>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002d62:	f7ff fb85 	bl	8002470 <HAL_GetTick>
 8002d66:	4602      	mov	r2, r0
 8002d68:	693b      	ldr	r3, [r7, #16]
 8002d6a:	1ad3      	subs	r3, r2, r3
 8002d6c:	2b02      	cmp	r3, #2
 8002d6e:	d901      	bls.n	8002d74 <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 8002d70:	2303      	movs	r3, #3
 8002d72:	e10c      	b.n	8002f8e <HAL_RCC_OscConfig+0x4e2>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002d74:	4b6a      	ldr	r3, [pc, #424]	@ (8002f20 <HAL_RCC_OscConfig+0x474>)
 8002d76:	681b      	ldr	r3, [r3, #0]
 8002d78:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002d7c:	2b00      	cmp	r3, #0
 8002d7e:	d0f0      	beq.n	8002d62 <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8002d80:	687b      	ldr	r3, [r7, #4]
 8002d82:	689b      	ldr	r3, [r3, #8]
 8002d84:	2b01      	cmp	r3, #1
 8002d86:	d106      	bne.n	8002d96 <HAL_RCC_OscConfig+0x2ea>
 8002d88:	4b64      	ldr	r3, [pc, #400]	@ (8002f1c <HAL_RCC_OscConfig+0x470>)
 8002d8a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002d8c:	4a63      	ldr	r2, [pc, #396]	@ (8002f1c <HAL_RCC_OscConfig+0x470>)
 8002d8e:	f043 0301 	orr.w	r3, r3, #1
 8002d92:	6713      	str	r3, [r2, #112]	@ 0x70
 8002d94:	e01c      	b.n	8002dd0 <HAL_RCC_OscConfig+0x324>
 8002d96:	687b      	ldr	r3, [r7, #4]
 8002d98:	689b      	ldr	r3, [r3, #8]
 8002d9a:	2b05      	cmp	r3, #5
 8002d9c:	d10c      	bne.n	8002db8 <HAL_RCC_OscConfig+0x30c>
 8002d9e:	4b5f      	ldr	r3, [pc, #380]	@ (8002f1c <HAL_RCC_OscConfig+0x470>)
 8002da0:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002da2:	4a5e      	ldr	r2, [pc, #376]	@ (8002f1c <HAL_RCC_OscConfig+0x470>)
 8002da4:	f043 0304 	orr.w	r3, r3, #4
 8002da8:	6713      	str	r3, [r2, #112]	@ 0x70
 8002daa:	4b5c      	ldr	r3, [pc, #368]	@ (8002f1c <HAL_RCC_OscConfig+0x470>)
 8002dac:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002dae:	4a5b      	ldr	r2, [pc, #364]	@ (8002f1c <HAL_RCC_OscConfig+0x470>)
 8002db0:	f043 0301 	orr.w	r3, r3, #1
 8002db4:	6713      	str	r3, [r2, #112]	@ 0x70
 8002db6:	e00b      	b.n	8002dd0 <HAL_RCC_OscConfig+0x324>
 8002db8:	4b58      	ldr	r3, [pc, #352]	@ (8002f1c <HAL_RCC_OscConfig+0x470>)
 8002dba:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002dbc:	4a57      	ldr	r2, [pc, #348]	@ (8002f1c <HAL_RCC_OscConfig+0x470>)
 8002dbe:	f023 0301 	bic.w	r3, r3, #1
 8002dc2:	6713      	str	r3, [r2, #112]	@ 0x70
 8002dc4:	4b55      	ldr	r3, [pc, #340]	@ (8002f1c <HAL_RCC_OscConfig+0x470>)
 8002dc6:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002dc8:	4a54      	ldr	r2, [pc, #336]	@ (8002f1c <HAL_RCC_OscConfig+0x470>)
 8002dca:	f023 0304 	bic.w	r3, r3, #4
 8002dce:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8002dd0:	687b      	ldr	r3, [r7, #4]
 8002dd2:	689b      	ldr	r3, [r3, #8]
 8002dd4:	2b00      	cmp	r3, #0
 8002dd6:	d015      	beq.n	8002e04 <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002dd8:	f7ff fb4a 	bl	8002470 <HAL_GetTick>
 8002ddc:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002dde:	e00a      	b.n	8002df6 <HAL_RCC_OscConfig+0x34a>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8002de0:	f7ff fb46 	bl	8002470 <HAL_GetTick>
 8002de4:	4602      	mov	r2, r0
 8002de6:	693b      	ldr	r3, [r7, #16]
 8002de8:	1ad3      	subs	r3, r2, r3
 8002dea:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002dee:	4293      	cmp	r3, r2
 8002df0:	d901      	bls.n	8002df6 <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 8002df2:	2303      	movs	r3, #3
 8002df4:	e0cb      	b.n	8002f8e <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002df6:	4b49      	ldr	r3, [pc, #292]	@ (8002f1c <HAL_RCC_OscConfig+0x470>)
 8002df8:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002dfa:	f003 0302 	and.w	r3, r3, #2
 8002dfe:	2b00      	cmp	r3, #0
 8002e00:	d0ee      	beq.n	8002de0 <HAL_RCC_OscConfig+0x334>
 8002e02:	e014      	b.n	8002e2e <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002e04:	f7ff fb34 	bl	8002470 <HAL_GetTick>
 8002e08:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002e0a:	e00a      	b.n	8002e22 <HAL_RCC_OscConfig+0x376>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8002e0c:	f7ff fb30 	bl	8002470 <HAL_GetTick>
 8002e10:	4602      	mov	r2, r0
 8002e12:	693b      	ldr	r3, [r7, #16]
 8002e14:	1ad3      	subs	r3, r2, r3
 8002e16:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002e1a:	4293      	cmp	r3, r2
 8002e1c:	d901      	bls.n	8002e22 <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 8002e1e:	2303      	movs	r3, #3
 8002e20:	e0b5      	b.n	8002f8e <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002e22:	4b3e      	ldr	r3, [pc, #248]	@ (8002f1c <HAL_RCC_OscConfig+0x470>)
 8002e24:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002e26:	f003 0302 	and.w	r3, r3, #2
 8002e2a:	2b00      	cmp	r3, #0
 8002e2c:	d1ee      	bne.n	8002e0c <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8002e2e:	7dfb      	ldrb	r3, [r7, #23]
 8002e30:	2b01      	cmp	r3, #1
 8002e32:	d105      	bne.n	8002e40 <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8002e34:	4b39      	ldr	r3, [pc, #228]	@ (8002f1c <HAL_RCC_OscConfig+0x470>)
 8002e36:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002e38:	4a38      	ldr	r2, [pc, #224]	@ (8002f1c <HAL_RCC_OscConfig+0x470>)
 8002e3a:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8002e3e:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8002e40:	687b      	ldr	r3, [r7, #4]
 8002e42:	699b      	ldr	r3, [r3, #24]
 8002e44:	2b00      	cmp	r3, #0
 8002e46:	f000 80a1 	beq.w	8002f8c <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8002e4a:	4b34      	ldr	r3, [pc, #208]	@ (8002f1c <HAL_RCC_OscConfig+0x470>)
 8002e4c:	689b      	ldr	r3, [r3, #8]
 8002e4e:	f003 030c 	and.w	r3, r3, #12
 8002e52:	2b08      	cmp	r3, #8
 8002e54:	d05c      	beq.n	8002f10 <HAL_RCC_OscConfig+0x464>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8002e56:	687b      	ldr	r3, [r7, #4]
 8002e58:	699b      	ldr	r3, [r3, #24]
 8002e5a:	2b02      	cmp	r3, #2
 8002e5c:	d141      	bne.n	8002ee2 <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002e5e:	4b31      	ldr	r3, [pc, #196]	@ (8002f24 <HAL_RCC_OscConfig+0x478>)
 8002e60:	2200      	movs	r2, #0
 8002e62:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002e64:	f7ff fb04 	bl	8002470 <HAL_GetTick>
 8002e68:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002e6a:	e008      	b.n	8002e7e <HAL_RCC_OscConfig+0x3d2>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8002e6c:	f7ff fb00 	bl	8002470 <HAL_GetTick>
 8002e70:	4602      	mov	r2, r0
 8002e72:	693b      	ldr	r3, [r7, #16]
 8002e74:	1ad3      	subs	r3, r2, r3
 8002e76:	2b02      	cmp	r3, #2
 8002e78:	d901      	bls.n	8002e7e <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 8002e7a:	2303      	movs	r3, #3
 8002e7c:	e087      	b.n	8002f8e <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002e7e:	4b27      	ldr	r3, [pc, #156]	@ (8002f1c <HAL_RCC_OscConfig+0x470>)
 8002e80:	681b      	ldr	r3, [r3, #0]
 8002e82:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002e86:	2b00      	cmp	r3, #0
 8002e88:	d1f0      	bne.n	8002e6c <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8002e8a:	687b      	ldr	r3, [r7, #4]
 8002e8c:	69da      	ldr	r2, [r3, #28]
 8002e8e:	687b      	ldr	r3, [r7, #4]
 8002e90:	6a1b      	ldr	r3, [r3, #32]
 8002e92:	431a      	orrs	r2, r3
 8002e94:	687b      	ldr	r3, [r7, #4]
 8002e96:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002e98:	019b      	lsls	r3, r3, #6
 8002e9a:	431a      	orrs	r2, r3
 8002e9c:	687b      	ldr	r3, [r7, #4]
 8002e9e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002ea0:	085b      	lsrs	r3, r3, #1
 8002ea2:	3b01      	subs	r3, #1
 8002ea4:	041b      	lsls	r3, r3, #16
 8002ea6:	431a      	orrs	r2, r3
 8002ea8:	687b      	ldr	r3, [r7, #4]
 8002eaa:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002eac:	061b      	lsls	r3, r3, #24
 8002eae:	491b      	ldr	r1, [pc, #108]	@ (8002f1c <HAL_RCC_OscConfig+0x470>)
 8002eb0:	4313      	orrs	r3, r2
 8002eb2:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8002eb4:	4b1b      	ldr	r3, [pc, #108]	@ (8002f24 <HAL_RCC_OscConfig+0x478>)
 8002eb6:	2201      	movs	r2, #1
 8002eb8:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002eba:	f7ff fad9 	bl	8002470 <HAL_GetTick>
 8002ebe:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002ec0:	e008      	b.n	8002ed4 <HAL_RCC_OscConfig+0x428>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8002ec2:	f7ff fad5 	bl	8002470 <HAL_GetTick>
 8002ec6:	4602      	mov	r2, r0
 8002ec8:	693b      	ldr	r3, [r7, #16]
 8002eca:	1ad3      	subs	r3, r2, r3
 8002ecc:	2b02      	cmp	r3, #2
 8002ece:	d901      	bls.n	8002ed4 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 8002ed0:	2303      	movs	r3, #3
 8002ed2:	e05c      	b.n	8002f8e <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002ed4:	4b11      	ldr	r3, [pc, #68]	@ (8002f1c <HAL_RCC_OscConfig+0x470>)
 8002ed6:	681b      	ldr	r3, [r3, #0]
 8002ed8:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002edc:	2b00      	cmp	r3, #0
 8002ede:	d0f0      	beq.n	8002ec2 <HAL_RCC_OscConfig+0x416>
 8002ee0:	e054      	b.n	8002f8c <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002ee2:	4b10      	ldr	r3, [pc, #64]	@ (8002f24 <HAL_RCC_OscConfig+0x478>)
 8002ee4:	2200      	movs	r2, #0
 8002ee6:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002ee8:	f7ff fac2 	bl	8002470 <HAL_GetTick>
 8002eec:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002eee:	e008      	b.n	8002f02 <HAL_RCC_OscConfig+0x456>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8002ef0:	f7ff fabe 	bl	8002470 <HAL_GetTick>
 8002ef4:	4602      	mov	r2, r0
 8002ef6:	693b      	ldr	r3, [r7, #16]
 8002ef8:	1ad3      	subs	r3, r2, r3
 8002efa:	2b02      	cmp	r3, #2
 8002efc:	d901      	bls.n	8002f02 <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 8002efe:	2303      	movs	r3, #3
 8002f00:	e045      	b.n	8002f8e <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002f02:	4b06      	ldr	r3, [pc, #24]	@ (8002f1c <HAL_RCC_OscConfig+0x470>)
 8002f04:	681b      	ldr	r3, [r3, #0]
 8002f06:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002f0a:	2b00      	cmp	r3, #0
 8002f0c:	d1f0      	bne.n	8002ef0 <HAL_RCC_OscConfig+0x444>
 8002f0e:	e03d      	b.n	8002f8c <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8002f10:	687b      	ldr	r3, [r7, #4]
 8002f12:	699b      	ldr	r3, [r3, #24]
 8002f14:	2b01      	cmp	r3, #1
 8002f16:	d107      	bne.n	8002f28 <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 8002f18:	2301      	movs	r3, #1
 8002f1a:	e038      	b.n	8002f8e <HAL_RCC_OscConfig+0x4e2>
 8002f1c:	40023800 	.word	0x40023800
 8002f20:	40007000 	.word	0x40007000
 8002f24:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8002f28:	4b1b      	ldr	r3, [pc, #108]	@ (8002f98 <HAL_RCC_OscConfig+0x4ec>)
 8002f2a:	685b      	ldr	r3, [r3, #4]
 8002f2c:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8002f2e:	687b      	ldr	r3, [r7, #4]
 8002f30:	699b      	ldr	r3, [r3, #24]
 8002f32:	2b01      	cmp	r3, #1
 8002f34:	d028      	beq.n	8002f88 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002f36:	68fb      	ldr	r3, [r7, #12]
 8002f38:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 8002f3c:	687b      	ldr	r3, [r7, #4]
 8002f3e:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8002f40:	429a      	cmp	r2, r3
 8002f42:	d121      	bne.n	8002f88 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8002f44:	68fb      	ldr	r3, [r7, #12]
 8002f46:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 8002f4a:	687b      	ldr	r3, [r7, #4]
 8002f4c:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002f4e:	429a      	cmp	r2, r3
 8002f50:	d11a      	bne.n	8002f88 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8002f52:	68fa      	ldr	r2, [r7, #12]
 8002f54:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 8002f58:	4013      	ands	r3, r2
 8002f5a:	687a      	ldr	r2, [r7, #4]
 8002f5c:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 8002f5e:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8002f60:	4293      	cmp	r3, r2
 8002f62:	d111      	bne.n	8002f88 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8002f64:	68fb      	ldr	r3, [r7, #12]
 8002f66:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 8002f6a:	687b      	ldr	r3, [r7, #4]
 8002f6c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002f6e:	085b      	lsrs	r3, r3, #1
 8002f70:	3b01      	subs	r3, #1
 8002f72:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8002f74:	429a      	cmp	r2, r3
 8002f76:	d107      	bne.n	8002f88 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8002f78:	68fb      	ldr	r3, [r7, #12]
 8002f7a:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 8002f7e:	687b      	ldr	r3, [r7, #4]
 8002f80:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002f82:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8002f84:	429a      	cmp	r2, r3
 8002f86:	d001      	beq.n	8002f8c <HAL_RCC_OscConfig+0x4e0>
#endif
        {
          return HAL_ERROR;
 8002f88:	2301      	movs	r3, #1
 8002f8a:	e000      	b.n	8002f8e <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 8002f8c:	2300      	movs	r3, #0
}
 8002f8e:	4618      	mov	r0, r3
 8002f90:	3718      	adds	r7, #24
 8002f92:	46bd      	mov	sp, r7
 8002f94:	bd80      	pop	{r7, pc}
 8002f96:	bf00      	nop
 8002f98:	40023800 	.word	0x40023800

08002f9c <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8002f9c:	b580      	push	{r7, lr}
 8002f9e:	b084      	sub	sp, #16
 8002fa0:	af00      	add	r7, sp, #0
 8002fa2:	6078      	str	r0, [r7, #4]
 8002fa4:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8002fa6:	687b      	ldr	r3, [r7, #4]
 8002fa8:	2b00      	cmp	r3, #0
 8002faa:	d101      	bne.n	8002fb0 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8002fac:	2301      	movs	r3, #1
 8002fae:	e0cc      	b.n	800314a <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8002fb0:	4b68      	ldr	r3, [pc, #416]	@ (8003154 <HAL_RCC_ClockConfig+0x1b8>)
 8002fb2:	681b      	ldr	r3, [r3, #0]
 8002fb4:	f003 0307 	and.w	r3, r3, #7
 8002fb8:	683a      	ldr	r2, [r7, #0]
 8002fba:	429a      	cmp	r2, r3
 8002fbc:	d90c      	bls.n	8002fd8 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002fbe:	4b65      	ldr	r3, [pc, #404]	@ (8003154 <HAL_RCC_ClockConfig+0x1b8>)
 8002fc0:	683a      	ldr	r2, [r7, #0]
 8002fc2:	b2d2      	uxtb	r2, r2
 8002fc4:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8002fc6:	4b63      	ldr	r3, [pc, #396]	@ (8003154 <HAL_RCC_ClockConfig+0x1b8>)
 8002fc8:	681b      	ldr	r3, [r3, #0]
 8002fca:	f003 0307 	and.w	r3, r3, #7
 8002fce:	683a      	ldr	r2, [r7, #0]
 8002fd0:	429a      	cmp	r2, r3
 8002fd2:	d001      	beq.n	8002fd8 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8002fd4:	2301      	movs	r3, #1
 8002fd6:	e0b8      	b.n	800314a <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002fd8:	687b      	ldr	r3, [r7, #4]
 8002fda:	681b      	ldr	r3, [r3, #0]
 8002fdc:	f003 0302 	and.w	r3, r3, #2
 8002fe0:	2b00      	cmp	r3, #0
 8002fe2:	d020      	beq.n	8003026 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002fe4:	687b      	ldr	r3, [r7, #4]
 8002fe6:	681b      	ldr	r3, [r3, #0]
 8002fe8:	f003 0304 	and.w	r3, r3, #4
 8002fec:	2b00      	cmp	r3, #0
 8002fee:	d005      	beq.n	8002ffc <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8002ff0:	4b59      	ldr	r3, [pc, #356]	@ (8003158 <HAL_RCC_ClockConfig+0x1bc>)
 8002ff2:	689b      	ldr	r3, [r3, #8]
 8002ff4:	4a58      	ldr	r2, [pc, #352]	@ (8003158 <HAL_RCC_ClockConfig+0x1bc>)
 8002ff6:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 8002ffa:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002ffc:	687b      	ldr	r3, [r7, #4]
 8002ffe:	681b      	ldr	r3, [r3, #0]
 8003000:	f003 0308 	and.w	r3, r3, #8
 8003004:	2b00      	cmp	r3, #0
 8003006:	d005      	beq.n	8003014 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8003008:	4b53      	ldr	r3, [pc, #332]	@ (8003158 <HAL_RCC_ClockConfig+0x1bc>)
 800300a:	689b      	ldr	r3, [r3, #8]
 800300c:	4a52      	ldr	r2, [pc, #328]	@ (8003158 <HAL_RCC_ClockConfig+0x1bc>)
 800300e:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 8003012:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8003014:	4b50      	ldr	r3, [pc, #320]	@ (8003158 <HAL_RCC_ClockConfig+0x1bc>)
 8003016:	689b      	ldr	r3, [r3, #8]
 8003018:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 800301c:	687b      	ldr	r3, [r7, #4]
 800301e:	689b      	ldr	r3, [r3, #8]
 8003020:	494d      	ldr	r1, [pc, #308]	@ (8003158 <HAL_RCC_ClockConfig+0x1bc>)
 8003022:	4313      	orrs	r3, r2
 8003024:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8003026:	687b      	ldr	r3, [r7, #4]
 8003028:	681b      	ldr	r3, [r3, #0]
 800302a:	f003 0301 	and.w	r3, r3, #1
 800302e:	2b00      	cmp	r3, #0
 8003030:	d044      	beq.n	80030bc <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8003032:	687b      	ldr	r3, [r7, #4]
 8003034:	685b      	ldr	r3, [r3, #4]
 8003036:	2b01      	cmp	r3, #1
 8003038:	d107      	bne.n	800304a <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800303a:	4b47      	ldr	r3, [pc, #284]	@ (8003158 <HAL_RCC_ClockConfig+0x1bc>)
 800303c:	681b      	ldr	r3, [r3, #0]
 800303e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003042:	2b00      	cmp	r3, #0
 8003044:	d119      	bne.n	800307a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003046:	2301      	movs	r3, #1
 8003048:	e07f      	b.n	800314a <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 800304a:	687b      	ldr	r3, [r7, #4]
 800304c:	685b      	ldr	r3, [r3, #4]
 800304e:	2b02      	cmp	r3, #2
 8003050:	d003      	beq.n	800305a <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8003052:	687b      	ldr	r3, [r7, #4]
 8003054:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8003056:	2b03      	cmp	r3, #3
 8003058:	d107      	bne.n	800306a <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800305a:	4b3f      	ldr	r3, [pc, #252]	@ (8003158 <HAL_RCC_ClockConfig+0x1bc>)
 800305c:	681b      	ldr	r3, [r3, #0]
 800305e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003062:	2b00      	cmp	r3, #0
 8003064:	d109      	bne.n	800307a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003066:	2301      	movs	r3, #1
 8003068:	e06f      	b.n	800314a <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800306a:	4b3b      	ldr	r3, [pc, #236]	@ (8003158 <HAL_RCC_ClockConfig+0x1bc>)
 800306c:	681b      	ldr	r3, [r3, #0]
 800306e:	f003 0302 	and.w	r3, r3, #2
 8003072:	2b00      	cmp	r3, #0
 8003074:	d101      	bne.n	800307a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003076:	2301      	movs	r3, #1
 8003078:	e067      	b.n	800314a <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 800307a:	4b37      	ldr	r3, [pc, #220]	@ (8003158 <HAL_RCC_ClockConfig+0x1bc>)
 800307c:	689b      	ldr	r3, [r3, #8]
 800307e:	f023 0203 	bic.w	r2, r3, #3
 8003082:	687b      	ldr	r3, [r7, #4]
 8003084:	685b      	ldr	r3, [r3, #4]
 8003086:	4934      	ldr	r1, [pc, #208]	@ (8003158 <HAL_RCC_ClockConfig+0x1bc>)
 8003088:	4313      	orrs	r3, r2
 800308a:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 800308c:	f7ff f9f0 	bl	8002470 <HAL_GetTick>
 8003090:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003092:	e00a      	b.n	80030aa <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8003094:	f7ff f9ec 	bl	8002470 <HAL_GetTick>
 8003098:	4602      	mov	r2, r0
 800309a:	68fb      	ldr	r3, [r7, #12]
 800309c:	1ad3      	subs	r3, r2, r3
 800309e:	f241 3288 	movw	r2, #5000	@ 0x1388
 80030a2:	4293      	cmp	r3, r2
 80030a4:	d901      	bls.n	80030aa <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 80030a6:	2303      	movs	r3, #3
 80030a8:	e04f      	b.n	800314a <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80030aa:	4b2b      	ldr	r3, [pc, #172]	@ (8003158 <HAL_RCC_ClockConfig+0x1bc>)
 80030ac:	689b      	ldr	r3, [r3, #8]
 80030ae:	f003 020c 	and.w	r2, r3, #12
 80030b2:	687b      	ldr	r3, [r7, #4]
 80030b4:	685b      	ldr	r3, [r3, #4]
 80030b6:	009b      	lsls	r3, r3, #2
 80030b8:	429a      	cmp	r2, r3
 80030ba:	d1eb      	bne.n	8003094 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 80030bc:	4b25      	ldr	r3, [pc, #148]	@ (8003154 <HAL_RCC_ClockConfig+0x1b8>)
 80030be:	681b      	ldr	r3, [r3, #0]
 80030c0:	f003 0307 	and.w	r3, r3, #7
 80030c4:	683a      	ldr	r2, [r7, #0]
 80030c6:	429a      	cmp	r2, r3
 80030c8:	d20c      	bcs.n	80030e4 <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80030ca:	4b22      	ldr	r3, [pc, #136]	@ (8003154 <HAL_RCC_ClockConfig+0x1b8>)
 80030cc:	683a      	ldr	r2, [r7, #0]
 80030ce:	b2d2      	uxtb	r2, r2
 80030d0:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80030d2:	4b20      	ldr	r3, [pc, #128]	@ (8003154 <HAL_RCC_ClockConfig+0x1b8>)
 80030d4:	681b      	ldr	r3, [r3, #0]
 80030d6:	f003 0307 	and.w	r3, r3, #7
 80030da:	683a      	ldr	r2, [r7, #0]
 80030dc:	429a      	cmp	r2, r3
 80030de:	d001      	beq.n	80030e4 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 80030e0:	2301      	movs	r3, #1
 80030e2:	e032      	b.n	800314a <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80030e4:	687b      	ldr	r3, [r7, #4]
 80030e6:	681b      	ldr	r3, [r3, #0]
 80030e8:	f003 0304 	and.w	r3, r3, #4
 80030ec:	2b00      	cmp	r3, #0
 80030ee:	d008      	beq.n	8003102 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80030f0:	4b19      	ldr	r3, [pc, #100]	@ (8003158 <HAL_RCC_ClockConfig+0x1bc>)
 80030f2:	689b      	ldr	r3, [r3, #8]
 80030f4:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 80030f8:	687b      	ldr	r3, [r7, #4]
 80030fa:	68db      	ldr	r3, [r3, #12]
 80030fc:	4916      	ldr	r1, [pc, #88]	@ (8003158 <HAL_RCC_ClockConfig+0x1bc>)
 80030fe:	4313      	orrs	r3, r2
 8003100:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003102:	687b      	ldr	r3, [r7, #4]
 8003104:	681b      	ldr	r3, [r3, #0]
 8003106:	f003 0308 	and.w	r3, r3, #8
 800310a:	2b00      	cmp	r3, #0
 800310c:	d009      	beq.n	8003122 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 800310e:	4b12      	ldr	r3, [pc, #72]	@ (8003158 <HAL_RCC_ClockConfig+0x1bc>)
 8003110:	689b      	ldr	r3, [r3, #8]
 8003112:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 8003116:	687b      	ldr	r3, [r7, #4]
 8003118:	691b      	ldr	r3, [r3, #16]
 800311a:	00db      	lsls	r3, r3, #3
 800311c:	490e      	ldr	r1, [pc, #56]	@ (8003158 <HAL_RCC_ClockConfig+0x1bc>)
 800311e:	4313      	orrs	r3, r2
 8003120:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8003122:	f000 f821 	bl	8003168 <HAL_RCC_GetSysClockFreq>
 8003126:	4602      	mov	r2, r0
 8003128:	4b0b      	ldr	r3, [pc, #44]	@ (8003158 <HAL_RCC_ClockConfig+0x1bc>)
 800312a:	689b      	ldr	r3, [r3, #8]
 800312c:	091b      	lsrs	r3, r3, #4
 800312e:	f003 030f 	and.w	r3, r3, #15
 8003132:	490a      	ldr	r1, [pc, #40]	@ (800315c <HAL_RCC_ClockConfig+0x1c0>)
 8003134:	5ccb      	ldrb	r3, [r1, r3]
 8003136:	fa22 f303 	lsr.w	r3, r2, r3
 800313a:	4a09      	ldr	r2, [pc, #36]	@ (8003160 <HAL_RCC_ClockConfig+0x1c4>)
 800313c:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 800313e:	4b09      	ldr	r3, [pc, #36]	@ (8003164 <HAL_RCC_ClockConfig+0x1c8>)
 8003140:	681b      	ldr	r3, [r3, #0]
 8003142:	4618      	mov	r0, r3
 8003144:	f7ff f950 	bl	80023e8 <HAL_InitTick>

  return HAL_OK;
 8003148:	2300      	movs	r3, #0
}
 800314a:	4618      	mov	r0, r3
 800314c:	3710      	adds	r7, #16
 800314e:	46bd      	mov	sp, r7
 8003150:	bd80      	pop	{r7, pc}
 8003152:	bf00      	nop
 8003154:	40023c00 	.word	0x40023c00
 8003158:	40023800 	.word	0x40023800
 800315c:	080060f8 	.word	0x080060f8
 8003160:	20000010 	.word	0x20000010
 8003164:	20000018 	.word	0x20000018

08003168 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8003168:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800316c:	b094      	sub	sp, #80	@ 0x50
 800316e:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 8003170:	2300      	movs	r3, #0
 8003172:	647b      	str	r3, [r7, #68]	@ 0x44
 8003174:	2300      	movs	r3, #0
 8003176:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8003178:	2300      	movs	r3, #0
 800317a:	643b      	str	r3, [r7, #64]	@ 0x40
  uint32_t sysclockfreq = 0U;
 800317c:	2300      	movs	r3, #0
 800317e:	64bb      	str	r3, [r7, #72]	@ 0x48

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8003180:	4b79      	ldr	r3, [pc, #484]	@ (8003368 <HAL_RCC_GetSysClockFreq+0x200>)
 8003182:	689b      	ldr	r3, [r3, #8]
 8003184:	f003 030c 	and.w	r3, r3, #12
 8003188:	2b08      	cmp	r3, #8
 800318a:	d00d      	beq.n	80031a8 <HAL_RCC_GetSysClockFreq+0x40>
 800318c:	2b08      	cmp	r3, #8
 800318e:	f200 80e1 	bhi.w	8003354 <HAL_RCC_GetSysClockFreq+0x1ec>
 8003192:	2b00      	cmp	r3, #0
 8003194:	d002      	beq.n	800319c <HAL_RCC_GetSysClockFreq+0x34>
 8003196:	2b04      	cmp	r3, #4
 8003198:	d003      	beq.n	80031a2 <HAL_RCC_GetSysClockFreq+0x3a>
 800319a:	e0db      	b.n	8003354 <HAL_RCC_GetSysClockFreq+0x1ec>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 800319c:	4b73      	ldr	r3, [pc, #460]	@ (800336c <HAL_RCC_GetSysClockFreq+0x204>)
 800319e:	64bb      	str	r3, [r7, #72]	@ 0x48
       break;
 80031a0:	e0db      	b.n	800335a <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 80031a2:	4b73      	ldr	r3, [pc, #460]	@ (8003370 <HAL_RCC_GetSysClockFreq+0x208>)
 80031a4:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 80031a6:	e0d8      	b.n	800335a <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 80031a8:	4b6f      	ldr	r3, [pc, #444]	@ (8003368 <HAL_RCC_GetSysClockFreq+0x200>)
 80031aa:	685b      	ldr	r3, [r3, #4]
 80031ac:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 80031b0:	647b      	str	r3, [r7, #68]	@ 0x44
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 80031b2:	4b6d      	ldr	r3, [pc, #436]	@ (8003368 <HAL_RCC_GetSysClockFreq+0x200>)
 80031b4:	685b      	ldr	r3, [r3, #4]
 80031b6:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80031ba:	2b00      	cmp	r3, #0
 80031bc:	d063      	beq.n	8003286 <HAL_RCC_GetSysClockFreq+0x11e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80031be:	4b6a      	ldr	r3, [pc, #424]	@ (8003368 <HAL_RCC_GetSysClockFreq+0x200>)
 80031c0:	685b      	ldr	r3, [r3, #4]
 80031c2:	099b      	lsrs	r3, r3, #6
 80031c4:	2200      	movs	r2, #0
 80031c6:	63bb      	str	r3, [r7, #56]	@ 0x38
 80031c8:	63fa      	str	r2, [r7, #60]	@ 0x3c
 80031ca:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80031cc:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80031d0:	633b      	str	r3, [r7, #48]	@ 0x30
 80031d2:	2300      	movs	r3, #0
 80031d4:	637b      	str	r3, [r7, #52]	@ 0x34
 80031d6:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	@ 0x30
 80031da:	4622      	mov	r2, r4
 80031dc:	462b      	mov	r3, r5
 80031de:	f04f 0000 	mov.w	r0, #0
 80031e2:	f04f 0100 	mov.w	r1, #0
 80031e6:	0159      	lsls	r1, r3, #5
 80031e8:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 80031ec:	0150      	lsls	r0, r2, #5
 80031ee:	4602      	mov	r2, r0
 80031f0:	460b      	mov	r3, r1
 80031f2:	4621      	mov	r1, r4
 80031f4:	1a51      	subs	r1, r2, r1
 80031f6:	6139      	str	r1, [r7, #16]
 80031f8:	4629      	mov	r1, r5
 80031fa:	eb63 0301 	sbc.w	r3, r3, r1
 80031fe:	617b      	str	r3, [r7, #20]
 8003200:	f04f 0200 	mov.w	r2, #0
 8003204:	f04f 0300 	mov.w	r3, #0
 8003208:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 800320c:	4659      	mov	r1, fp
 800320e:	018b      	lsls	r3, r1, #6
 8003210:	4651      	mov	r1, sl
 8003212:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8003216:	4651      	mov	r1, sl
 8003218:	018a      	lsls	r2, r1, #6
 800321a:	4651      	mov	r1, sl
 800321c:	ebb2 0801 	subs.w	r8, r2, r1
 8003220:	4659      	mov	r1, fp
 8003222:	eb63 0901 	sbc.w	r9, r3, r1
 8003226:	f04f 0200 	mov.w	r2, #0
 800322a:	f04f 0300 	mov.w	r3, #0
 800322e:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8003232:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8003236:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 800323a:	4690      	mov	r8, r2
 800323c:	4699      	mov	r9, r3
 800323e:	4623      	mov	r3, r4
 8003240:	eb18 0303 	adds.w	r3, r8, r3
 8003244:	60bb      	str	r3, [r7, #8]
 8003246:	462b      	mov	r3, r5
 8003248:	eb49 0303 	adc.w	r3, r9, r3
 800324c:	60fb      	str	r3, [r7, #12]
 800324e:	f04f 0200 	mov.w	r2, #0
 8003252:	f04f 0300 	mov.w	r3, #0
 8003256:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 800325a:	4629      	mov	r1, r5
 800325c:	024b      	lsls	r3, r1, #9
 800325e:	4621      	mov	r1, r4
 8003260:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 8003264:	4621      	mov	r1, r4
 8003266:	024a      	lsls	r2, r1, #9
 8003268:	4610      	mov	r0, r2
 800326a:	4619      	mov	r1, r3
 800326c:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800326e:	2200      	movs	r2, #0
 8003270:	62bb      	str	r3, [r7, #40]	@ 0x28
 8003272:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8003274:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 8003278:	f7fc fffa 	bl	8000270 <__aeabi_uldivmod>
 800327c:	4602      	mov	r2, r0
 800327e:	460b      	mov	r3, r1
 8003280:	4613      	mov	r3, r2
 8003282:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8003284:	e058      	b.n	8003338 <HAL_RCC_GetSysClockFreq+0x1d0>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8003286:	4b38      	ldr	r3, [pc, #224]	@ (8003368 <HAL_RCC_GetSysClockFreq+0x200>)
 8003288:	685b      	ldr	r3, [r3, #4]
 800328a:	099b      	lsrs	r3, r3, #6
 800328c:	2200      	movs	r2, #0
 800328e:	4618      	mov	r0, r3
 8003290:	4611      	mov	r1, r2
 8003292:	f3c0 0308 	ubfx	r3, r0, #0, #9
 8003296:	623b      	str	r3, [r7, #32]
 8003298:	2300      	movs	r3, #0
 800329a:	627b      	str	r3, [r7, #36]	@ 0x24
 800329c:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 80032a0:	4642      	mov	r2, r8
 80032a2:	464b      	mov	r3, r9
 80032a4:	f04f 0000 	mov.w	r0, #0
 80032a8:	f04f 0100 	mov.w	r1, #0
 80032ac:	0159      	lsls	r1, r3, #5
 80032ae:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 80032b2:	0150      	lsls	r0, r2, #5
 80032b4:	4602      	mov	r2, r0
 80032b6:	460b      	mov	r3, r1
 80032b8:	4641      	mov	r1, r8
 80032ba:	ebb2 0a01 	subs.w	sl, r2, r1
 80032be:	4649      	mov	r1, r9
 80032c0:	eb63 0b01 	sbc.w	fp, r3, r1
 80032c4:	f04f 0200 	mov.w	r2, #0
 80032c8:	f04f 0300 	mov.w	r3, #0
 80032cc:	ea4f 138b 	mov.w	r3, fp, lsl #6
 80032d0:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 80032d4:	ea4f 128a 	mov.w	r2, sl, lsl #6
 80032d8:	ebb2 040a 	subs.w	r4, r2, sl
 80032dc:	eb63 050b 	sbc.w	r5, r3, fp
 80032e0:	f04f 0200 	mov.w	r2, #0
 80032e4:	f04f 0300 	mov.w	r3, #0
 80032e8:	00eb      	lsls	r3, r5, #3
 80032ea:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 80032ee:	00e2      	lsls	r2, r4, #3
 80032f0:	4614      	mov	r4, r2
 80032f2:	461d      	mov	r5, r3
 80032f4:	4643      	mov	r3, r8
 80032f6:	18e3      	adds	r3, r4, r3
 80032f8:	603b      	str	r3, [r7, #0]
 80032fa:	464b      	mov	r3, r9
 80032fc:	eb45 0303 	adc.w	r3, r5, r3
 8003300:	607b      	str	r3, [r7, #4]
 8003302:	f04f 0200 	mov.w	r2, #0
 8003306:	f04f 0300 	mov.w	r3, #0
 800330a:	e9d7 4500 	ldrd	r4, r5, [r7]
 800330e:	4629      	mov	r1, r5
 8003310:	028b      	lsls	r3, r1, #10
 8003312:	4621      	mov	r1, r4
 8003314:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8003318:	4621      	mov	r1, r4
 800331a:	028a      	lsls	r2, r1, #10
 800331c:	4610      	mov	r0, r2
 800331e:	4619      	mov	r1, r3
 8003320:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8003322:	2200      	movs	r2, #0
 8003324:	61bb      	str	r3, [r7, #24]
 8003326:	61fa      	str	r2, [r7, #28]
 8003328:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 800332c:	f7fc ffa0 	bl	8000270 <__aeabi_uldivmod>
 8003330:	4602      	mov	r2, r0
 8003332:	460b      	mov	r3, r1
 8003334:	4613      	mov	r3, r2
 8003336:	64fb      	str	r3, [r7, #76]	@ 0x4c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 8003338:	4b0b      	ldr	r3, [pc, #44]	@ (8003368 <HAL_RCC_GetSysClockFreq+0x200>)
 800333a:	685b      	ldr	r3, [r3, #4]
 800333c:	0c1b      	lsrs	r3, r3, #16
 800333e:	f003 0303 	and.w	r3, r3, #3
 8003342:	3301      	adds	r3, #1
 8003344:	005b      	lsls	r3, r3, #1
 8003346:	643b      	str	r3, [r7, #64]	@ 0x40

      sysclockfreq = pllvco/pllp;
 8003348:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 800334a:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800334c:	fbb2 f3f3 	udiv	r3, r2, r3
 8003350:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8003352:	e002      	b.n	800335a <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8003354:	4b05      	ldr	r3, [pc, #20]	@ (800336c <HAL_RCC_GetSysClockFreq+0x204>)
 8003356:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8003358:	bf00      	nop
    }
  }
  return sysclockfreq;
 800335a:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
}
 800335c:	4618      	mov	r0, r3
 800335e:	3750      	adds	r7, #80	@ 0x50
 8003360:	46bd      	mov	sp, r7
 8003362:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8003366:	bf00      	nop
 8003368:	40023800 	.word	0x40023800
 800336c:	00f42400 	.word	0x00f42400
 8003370:	007a1200 	.word	0x007a1200

08003374 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8003374:	b480      	push	{r7}
 8003376:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8003378:	4b03      	ldr	r3, [pc, #12]	@ (8003388 <HAL_RCC_GetHCLKFreq+0x14>)
 800337a:	681b      	ldr	r3, [r3, #0]
}
 800337c:	4618      	mov	r0, r3
 800337e:	46bd      	mov	sp, r7
 8003380:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003384:	4770      	bx	lr
 8003386:	bf00      	nop
 8003388:	20000010 	.word	0x20000010

0800338c <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 800338c:	b580      	push	{r7, lr}
 800338e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 8003390:	f7ff fff0 	bl	8003374 <HAL_RCC_GetHCLKFreq>
 8003394:	4602      	mov	r2, r0
 8003396:	4b05      	ldr	r3, [pc, #20]	@ (80033ac <HAL_RCC_GetPCLK1Freq+0x20>)
 8003398:	689b      	ldr	r3, [r3, #8]
 800339a:	0a9b      	lsrs	r3, r3, #10
 800339c:	f003 0307 	and.w	r3, r3, #7
 80033a0:	4903      	ldr	r1, [pc, #12]	@ (80033b0 <HAL_RCC_GetPCLK1Freq+0x24>)
 80033a2:	5ccb      	ldrb	r3, [r1, r3]
 80033a4:	fa22 f303 	lsr.w	r3, r2, r3
}
 80033a8:	4618      	mov	r0, r3
 80033aa:	bd80      	pop	{r7, pc}
 80033ac:	40023800 	.word	0x40023800
 80033b0:	08006108 	.word	0x08006108

080033b4 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80033b4:	b580      	push	{r7, lr}
 80033b6:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 80033b8:	f7ff ffdc 	bl	8003374 <HAL_RCC_GetHCLKFreq>
 80033bc:	4602      	mov	r2, r0
 80033be:	4b05      	ldr	r3, [pc, #20]	@ (80033d4 <HAL_RCC_GetPCLK2Freq+0x20>)
 80033c0:	689b      	ldr	r3, [r3, #8]
 80033c2:	0b5b      	lsrs	r3, r3, #13
 80033c4:	f003 0307 	and.w	r3, r3, #7
 80033c8:	4903      	ldr	r1, [pc, #12]	@ (80033d8 <HAL_RCC_GetPCLK2Freq+0x24>)
 80033ca:	5ccb      	ldrb	r3, [r1, r3]
 80033cc:	fa22 f303 	lsr.w	r3, r2, r3
}
 80033d0:	4618      	mov	r0, r3
 80033d2:	bd80      	pop	{r7, pc}
 80033d4:	40023800 	.word	0x40023800
 80033d8:	08006108 	.word	0x08006108

080033dc <HAL_SRAM_Init>:
  * @param  Timing Pointer to SRAM control timing structure 
  * @param  ExtTiming Pointer to SRAM extended mode timing structure  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SRAM_Init(SRAM_HandleTypeDef *hsram, FMC_NORSRAM_TimingTypeDef *Timing, FMC_NORSRAM_TimingTypeDef *ExtTiming)
{ 
 80033dc:	b580      	push	{r7, lr}
 80033de:	b084      	sub	sp, #16
 80033e0:	af00      	add	r7, sp, #0
 80033e2:	60f8      	str	r0, [r7, #12]
 80033e4:	60b9      	str	r1, [r7, #8]
 80033e6:	607a      	str	r2, [r7, #4]
  /* Check the SRAM handle parameter */
  if(hsram == NULL)
 80033e8:	68fb      	ldr	r3, [r7, #12]
 80033ea:	2b00      	cmp	r3, #0
 80033ec:	d101      	bne.n	80033f2 <HAL_SRAM_Init+0x16>
  {
     return HAL_ERROR;
 80033ee:	2301      	movs	r3, #1
 80033f0:	e034      	b.n	800345c <HAL_SRAM_Init+0x80>
  }
  
  if(hsram->State == HAL_SRAM_STATE_RESET)
 80033f2:	68fb      	ldr	r3, [r7, #12]
 80033f4:	f893 3049 	ldrb.w	r3, [r3, #73]	@ 0x49
 80033f8:	b2db      	uxtb	r3, r3
 80033fa:	2b00      	cmp	r3, #0
 80033fc:	d106      	bne.n	800340c <HAL_SRAM_Init+0x30>
  {  
    /* Allocate lock resource and initialize it */
    hsram->Lock = HAL_UNLOCKED;
 80033fe:	68fb      	ldr	r3, [r7, #12]
 8003400:	2200      	movs	r2, #0
 8003402:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

    /* Init the low level hardware */
    hsram->MspInitCallback(hsram);
#else
    /* Initialize the low level hardware (MSP) */
    HAL_SRAM_MspInit(hsram);
 8003406:	68f8      	ldr	r0, [r7, #12]
 8003408:	f7fe f912 	bl	8001630 <HAL_SRAM_MspInit>
#endif
  }
  
  /* Initialize SRAM control Interface */
  FMC_NORSRAM_Init(hsram->Instance, &(hsram->Init));
 800340c:	68fb      	ldr	r3, [r7, #12]
 800340e:	681a      	ldr	r2, [r3, #0]
 8003410:	68fb      	ldr	r3, [r7, #12]
 8003412:	3308      	adds	r3, #8
 8003414:	4619      	mov	r1, r3
 8003416:	4610      	mov	r0, r2
 8003418:	f001 fe3e 	bl	8005098 <FSMC_NORSRAM_Init>

  /* Initialize SRAM timing Interface */
  FMC_NORSRAM_Timing_Init(hsram->Instance, Timing, hsram->Init.NSBank); 
 800341c:	68fb      	ldr	r3, [r7, #12]
 800341e:	6818      	ldr	r0, [r3, #0]
 8003420:	68fb      	ldr	r3, [r7, #12]
 8003422:	689b      	ldr	r3, [r3, #8]
 8003424:	461a      	mov	r2, r3
 8003426:	68b9      	ldr	r1, [r7, #8]
 8003428:	f001 fe88 	bl	800513c <FSMC_NORSRAM_Timing_Init>

  /* Initialize SRAM extended mode timing Interface */
  FMC_NORSRAM_Extended_Timing_Init(hsram->Extended, ExtTiming, hsram->Init.NSBank,  hsram->Init.ExtendedMode);  
 800342c:	68fb      	ldr	r3, [r7, #12]
 800342e:	6858      	ldr	r0, [r3, #4]
 8003430:	68fb      	ldr	r3, [r7, #12]
 8003432:	689a      	ldr	r2, [r3, #8]
 8003434:	68fb      	ldr	r3, [r7, #12]
 8003436:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003438:	6879      	ldr	r1, [r7, #4]
 800343a:	f001 febd 	bl	80051b8 <FSMC_NORSRAM_Extended_Timing_Init>
  
  /* Enable the NORSRAM device */
  __FMC_NORSRAM_ENABLE(hsram->Instance, hsram->Init.NSBank); 
 800343e:	68fb      	ldr	r3, [r7, #12]
 8003440:	681b      	ldr	r3, [r3, #0]
 8003442:	68fa      	ldr	r2, [r7, #12]
 8003444:	6892      	ldr	r2, [r2, #8]
 8003446:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 800344a:	68fb      	ldr	r3, [r7, #12]
 800344c:	681b      	ldr	r3, [r3, #0]
 800344e:	68fa      	ldr	r2, [r7, #12]
 8003450:	6892      	ldr	r2, [r2, #8]
 8003452:	f041 0101 	orr.w	r1, r1, #1
 8003456:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
  
  return HAL_OK;
 800345a:	2300      	movs	r3, #0
}
 800345c:	4618      	mov	r0, r3
 800345e:	3710      	adds	r7, #16
 8003460:	46bd      	mov	sp, r7
 8003462:	bd80      	pop	{r7, pc}

08003464 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8003464:	b580      	push	{r7, lr}
 8003466:	b082      	sub	sp, #8
 8003468:	af00      	add	r7, sp, #0
 800346a:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800346c:	687b      	ldr	r3, [r7, #4]
 800346e:	2b00      	cmp	r3, #0
 8003470:	d101      	bne.n	8003476 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8003472:	2301      	movs	r3, #1
 8003474:	e041      	b.n	80034fa <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8003476:	687b      	ldr	r3, [r7, #4]
 8003478:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800347c:	b2db      	uxtb	r3, r3
 800347e:	2b00      	cmp	r3, #0
 8003480:	d106      	bne.n	8003490 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8003482:	687b      	ldr	r3, [r7, #4]
 8003484:	2200      	movs	r2, #0
 8003486:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 800348a:	6878      	ldr	r0, [r7, #4]
 800348c:	f7fe fdf8 	bl	8002080 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003490:	687b      	ldr	r3, [r7, #4]
 8003492:	2202      	movs	r2, #2
 8003494:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8003498:	687b      	ldr	r3, [r7, #4]
 800349a:	681a      	ldr	r2, [r3, #0]
 800349c:	687b      	ldr	r3, [r7, #4]
 800349e:	3304      	adds	r3, #4
 80034a0:	4619      	mov	r1, r3
 80034a2:	4610      	mov	r0, r2
 80034a4:	f000 fba8 	bl	8003bf8 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80034a8:	687b      	ldr	r3, [r7, #4]
 80034aa:	2201      	movs	r2, #1
 80034ac:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80034b0:	687b      	ldr	r3, [r7, #4]
 80034b2:	2201      	movs	r2, #1
 80034b4:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 80034b8:	687b      	ldr	r3, [r7, #4]
 80034ba:	2201      	movs	r2, #1
 80034bc:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 80034c0:	687b      	ldr	r3, [r7, #4]
 80034c2:	2201      	movs	r2, #1
 80034c4:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 80034c8:	687b      	ldr	r3, [r7, #4]
 80034ca:	2201      	movs	r2, #1
 80034cc:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80034d0:	687b      	ldr	r3, [r7, #4]
 80034d2:	2201      	movs	r2, #1
 80034d4:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 80034d8:	687b      	ldr	r3, [r7, #4]
 80034da:	2201      	movs	r2, #1
 80034dc:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 80034e0:	687b      	ldr	r3, [r7, #4]
 80034e2:	2201      	movs	r2, #1
 80034e4:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 80034e8:	687b      	ldr	r3, [r7, #4]
 80034ea:	2201      	movs	r2, #1
 80034ec:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80034f0:	687b      	ldr	r3, [r7, #4]
 80034f2:	2201      	movs	r2, #1
 80034f4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 80034f8:	2300      	movs	r3, #0
}
 80034fa:	4618      	mov	r0, r3
 80034fc:	3708      	adds	r7, #8
 80034fe:	46bd      	mov	sp, r7
 8003500:	bd80      	pop	{r7, pc}
	...

08003504 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8003504:	b480      	push	{r7}
 8003506:	b085      	sub	sp, #20
 8003508:	af00      	add	r7, sp, #0
 800350a:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 800350c:	687b      	ldr	r3, [r7, #4]
 800350e:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8003512:	b2db      	uxtb	r3, r3
 8003514:	2b01      	cmp	r3, #1
 8003516:	d001      	beq.n	800351c <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8003518:	2301      	movs	r3, #1
 800351a:	e04e      	b.n	80035ba <HAL_TIM_Base_Start_IT+0xb6>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800351c:	687b      	ldr	r3, [r7, #4]
 800351e:	2202      	movs	r2, #2
 8003520:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8003524:	687b      	ldr	r3, [r7, #4]
 8003526:	681b      	ldr	r3, [r3, #0]
 8003528:	68da      	ldr	r2, [r3, #12]
 800352a:	687b      	ldr	r3, [r7, #4]
 800352c:	681b      	ldr	r3, [r3, #0]
 800352e:	f042 0201 	orr.w	r2, r2, #1
 8003532:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8003534:	687b      	ldr	r3, [r7, #4]
 8003536:	681b      	ldr	r3, [r3, #0]
 8003538:	4a23      	ldr	r2, [pc, #140]	@ (80035c8 <HAL_TIM_Base_Start_IT+0xc4>)
 800353a:	4293      	cmp	r3, r2
 800353c:	d022      	beq.n	8003584 <HAL_TIM_Base_Start_IT+0x80>
 800353e:	687b      	ldr	r3, [r7, #4]
 8003540:	681b      	ldr	r3, [r3, #0]
 8003542:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8003546:	d01d      	beq.n	8003584 <HAL_TIM_Base_Start_IT+0x80>
 8003548:	687b      	ldr	r3, [r7, #4]
 800354a:	681b      	ldr	r3, [r3, #0]
 800354c:	4a1f      	ldr	r2, [pc, #124]	@ (80035cc <HAL_TIM_Base_Start_IT+0xc8>)
 800354e:	4293      	cmp	r3, r2
 8003550:	d018      	beq.n	8003584 <HAL_TIM_Base_Start_IT+0x80>
 8003552:	687b      	ldr	r3, [r7, #4]
 8003554:	681b      	ldr	r3, [r3, #0]
 8003556:	4a1e      	ldr	r2, [pc, #120]	@ (80035d0 <HAL_TIM_Base_Start_IT+0xcc>)
 8003558:	4293      	cmp	r3, r2
 800355a:	d013      	beq.n	8003584 <HAL_TIM_Base_Start_IT+0x80>
 800355c:	687b      	ldr	r3, [r7, #4]
 800355e:	681b      	ldr	r3, [r3, #0]
 8003560:	4a1c      	ldr	r2, [pc, #112]	@ (80035d4 <HAL_TIM_Base_Start_IT+0xd0>)
 8003562:	4293      	cmp	r3, r2
 8003564:	d00e      	beq.n	8003584 <HAL_TIM_Base_Start_IT+0x80>
 8003566:	687b      	ldr	r3, [r7, #4]
 8003568:	681b      	ldr	r3, [r3, #0]
 800356a:	4a1b      	ldr	r2, [pc, #108]	@ (80035d8 <HAL_TIM_Base_Start_IT+0xd4>)
 800356c:	4293      	cmp	r3, r2
 800356e:	d009      	beq.n	8003584 <HAL_TIM_Base_Start_IT+0x80>
 8003570:	687b      	ldr	r3, [r7, #4]
 8003572:	681b      	ldr	r3, [r3, #0]
 8003574:	4a19      	ldr	r2, [pc, #100]	@ (80035dc <HAL_TIM_Base_Start_IT+0xd8>)
 8003576:	4293      	cmp	r3, r2
 8003578:	d004      	beq.n	8003584 <HAL_TIM_Base_Start_IT+0x80>
 800357a:	687b      	ldr	r3, [r7, #4]
 800357c:	681b      	ldr	r3, [r3, #0]
 800357e:	4a18      	ldr	r2, [pc, #96]	@ (80035e0 <HAL_TIM_Base_Start_IT+0xdc>)
 8003580:	4293      	cmp	r3, r2
 8003582:	d111      	bne.n	80035a8 <HAL_TIM_Base_Start_IT+0xa4>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8003584:	687b      	ldr	r3, [r7, #4]
 8003586:	681b      	ldr	r3, [r3, #0]
 8003588:	689b      	ldr	r3, [r3, #8]
 800358a:	f003 0307 	and.w	r3, r3, #7
 800358e:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003590:	68fb      	ldr	r3, [r7, #12]
 8003592:	2b06      	cmp	r3, #6
 8003594:	d010      	beq.n	80035b8 <HAL_TIM_Base_Start_IT+0xb4>
    {
      __HAL_TIM_ENABLE(htim);
 8003596:	687b      	ldr	r3, [r7, #4]
 8003598:	681b      	ldr	r3, [r3, #0]
 800359a:	681a      	ldr	r2, [r3, #0]
 800359c:	687b      	ldr	r3, [r7, #4]
 800359e:	681b      	ldr	r3, [r3, #0]
 80035a0:	f042 0201 	orr.w	r2, r2, #1
 80035a4:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80035a6:	e007      	b.n	80035b8 <HAL_TIM_Base_Start_IT+0xb4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 80035a8:	687b      	ldr	r3, [r7, #4]
 80035aa:	681b      	ldr	r3, [r3, #0]
 80035ac:	681a      	ldr	r2, [r3, #0]
 80035ae:	687b      	ldr	r3, [r7, #4]
 80035b0:	681b      	ldr	r3, [r3, #0]
 80035b2:	f042 0201 	orr.w	r2, r2, #1
 80035b6:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 80035b8:	2300      	movs	r3, #0
}
 80035ba:	4618      	mov	r0, r3
 80035bc:	3714      	adds	r7, #20
 80035be:	46bd      	mov	sp, r7
 80035c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80035c4:	4770      	bx	lr
 80035c6:	bf00      	nop
 80035c8:	40010000 	.word	0x40010000
 80035cc:	40000400 	.word	0x40000400
 80035d0:	40000800 	.word	0x40000800
 80035d4:	40000c00 	.word	0x40000c00
 80035d8:	40010400 	.word	0x40010400
 80035dc:	40014000 	.word	0x40014000
 80035e0:	40001800 	.word	0x40001800

080035e4 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 80035e4:	b580      	push	{r7, lr}
 80035e6:	b082      	sub	sp, #8
 80035e8:	af00      	add	r7, sp, #0
 80035ea:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80035ec:	687b      	ldr	r3, [r7, #4]
 80035ee:	2b00      	cmp	r3, #0
 80035f0:	d101      	bne.n	80035f6 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 80035f2:	2301      	movs	r3, #1
 80035f4:	e041      	b.n	800367a <HAL_TIM_PWM_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80035f6:	687b      	ldr	r3, [r7, #4]
 80035f8:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80035fc:	b2db      	uxtb	r3, r3
 80035fe:	2b00      	cmp	r3, #0
 8003600:	d106      	bne.n	8003610 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8003602:	687b      	ldr	r3, [r7, #4]
 8003604:	2200      	movs	r2, #0
 8003606:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 800360a:	6878      	ldr	r0, [r7, #4]
 800360c:	f7fd fda4 	bl	8001158 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003610:	687b      	ldr	r3, [r7, #4]
 8003612:	2202      	movs	r2, #2
 8003614:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8003618:	687b      	ldr	r3, [r7, #4]
 800361a:	681a      	ldr	r2, [r3, #0]
 800361c:	687b      	ldr	r3, [r7, #4]
 800361e:	3304      	adds	r3, #4
 8003620:	4619      	mov	r1, r3
 8003622:	4610      	mov	r0, r2
 8003624:	f000 fae8 	bl	8003bf8 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8003628:	687b      	ldr	r3, [r7, #4]
 800362a:	2201      	movs	r2, #1
 800362c:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003630:	687b      	ldr	r3, [r7, #4]
 8003632:	2201      	movs	r2, #1
 8003634:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8003638:	687b      	ldr	r3, [r7, #4]
 800363a:	2201      	movs	r2, #1
 800363c:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8003640:	687b      	ldr	r3, [r7, #4]
 8003642:	2201      	movs	r2, #1
 8003644:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8003648:	687b      	ldr	r3, [r7, #4]
 800364a:	2201      	movs	r2, #1
 800364c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003650:	687b      	ldr	r3, [r7, #4]
 8003652:	2201      	movs	r2, #1
 8003654:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8003658:	687b      	ldr	r3, [r7, #4]
 800365a:	2201      	movs	r2, #1
 800365c:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8003660:	687b      	ldr	r3, [r7, #4]
 8003662:	2201      	movs	r2, #1
 8003664:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8003668:	687b      	ldr	r3, [r7, #4]
 800366a:	2201      	movs	r2, #1
 800366c:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8003670:	687b      	ldr	r3, [r7, #4]
 8003672:	2201      	movs	r2, #1
 8003674:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8003678:	2300      	movs	r3, #0
}
 800367a:	4618      	mov	r0, r3
 800367c:	3708      	adds	r7, #8
 800367e:	46bd      	mov	sp, r7
 8003680:	bd80      	pop	{r7, pc}
	...

08003684 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8003684:	b580      	push	{r7, lr}
 8003686:	b084      	sub	sp, #16
 8003688:	af00      	add	r7, sp, #0
 800368a:	6078      	str	r0, [r7, #4]
 800368c:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 800368e:	683b      	ldr	r3, [r7, #0]
 8003690:	2b00      	cmp	r3, #0
 8003692:	d109      	bne.n	80036a8 <HAL_TIM_PWM_Start+0x24>
 8003694:	687b      	ldr	r3, [r7, #4]
 8003696:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 800369a:	b2db      	uxtb	r3, r3
 800369c:	2b01      	cmp	r3, #1
 800369e:	bf14      	ite	ne
 80036a0:	2301      	movne	r3, #1
 80036a2:	2300      	moveq	r3, #0
 80036a4:	b2db      	uxtb	r3, r3
 80036a6:	e022      	b.n	80036ee <HAL_TIM_PWM_Start+0x6a>
 80036a8:	683b      	ldr	r3, [r7, #0]
 80036aa:	2b04      	cmp	r3, #4
 80036ac:	d109      	bne.n	80036c2 <HAL_TIM_PWM_Start+0x3e>
 80036ae:	687b      	ldr	r3, [r7, #4]
 80036b0:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 80036b4:	b2db      	uxtb	r3, r3
 80036b6:	2b01      	cmp	r3, #1
 80036b8:	bf14      	ite	ne
 80036ba:	2301      	movne	r3, #1
 80036bc:	2300      	moveq	r3, #0
 80036be:	b2db      	uxtb	r3, r3
 80036c0:	e015      	b.n	80036ee <HAL_TIM_PWM_Start+0x6a>
 80036c2:	683b      	ldr	r3, [r7, #0]
 80036c4:	2b08      	cmp	r3, #8
 80036c6:	d109      	bne.n	80036dc <HAL_TIM_PWM_Start+0x58>
 80036c8:	687b      	ldr	r3, [r7, #4]
 80036ca:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 80036ce:	b2db      	uxtb	r3, r3
 80036d0:	2b01      	cmp	r3, #1
 80036d2:	bf14      	ite	ne
 80036d4:	2301      	movne	r3, #1
 80036d6:	2300      	moveq	r3, #0
 80036d8:	b2db      	uxtb	r3, r3
 80036da:	e008      	b.n	80036ee <HAL_TIM_PWM_Start+0x6a>
 80036dc:	687b      	ldr	r3, [r7, #4]
 80036de:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80036e2:	b2db      	uxtb	r3, r3
 80036e4:	2b01      	cmp	r3, #1
 80036e6:	bf14      	ite	ne
 80036e8:	2301      	movne	r3, #1
 80036ea:	2300      	moveq	r3, #0
 80036ec:	b2db      	uxtb	r3, r3
 80036ee:	2b00      	cmp	r3, #0
 80036f0:	d001      	beq.n	80036f6 <HAL_TIM_PWM_Start+0x72>
  {
    return HAL_ERROR;
 80036f2:	2301      	movs	r3, #1
 80036f4:	e07c      	b.n	80037f0 <HAL_TIM_PWM_Start+0x16c>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 80036f6:	683b      	ldr	r3, [r7, #0]
 80036f8:	2b00      	cmp	r3, #0
 80036fa:	d104      	bne.n	8003706 <HAL_TIM_PWM_Start+0x82>
 80036fc:	687b      	ldr	r3, [r7, #4]
 80036fe:	2202      	movs	r2, #2
 8003700:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8003704:	e013      	b.n	800372e <HAL_TIM_PWM_Start+0xaa>
 8003706:	683b      	ldr	r3, [r7, #0]
 8003708:	2b04      	cmp	r3, #4
 800370a:	d104      	bne.n	8003716 <HAL_TIM_PWM_Start+0x92>
 800370c:	687b      	ldr	r3, [r7, #4]
 800370e:	2202      	movs	r2, #2
 8003710:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8003714:	e00b      	b.n	800372e <HAL_TIM_PWM_Start+0xaa>
 8003716:	683b      	ldr	r3, [r7, #0]
 8003718:	2b08      	cmp	r3, #8
 800371a:	d104      	bne.n	8003726 <HAL_TIM_PWM_Start+0xa2>
 800371c:	687b      	ldr	r3, [r7, #4]
 800371e:	2202      	movs	r2, #2
 8003720:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8003724:	e003      	b.n	800372e <HAL_TIM_PWM_Start+0xaa>
 8003726:	687b      	ldr	r3, [r7, #4]
 8003728:	2202      	movs	r2, #2
 800372a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 800372e:	687b      	ldr	r3, [r7, #4]
 8003730:	681b      	ldr	r3, [r3, #0]
 8003732:	2201      	movs	r2, #1
 8003734:	6839      	ldr	r1, [r7, #0]
 8003736:	4618      	mov	r0, r3
 8003738:	f000 fcae 	bl	8004098 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 800373c:	687b      	ldr	r3, [r7, #4]
 800373e:	681b      	ldr	r3, [r3, #0]
 8003740:	4a2d      	ldr	r2, [pc, #180]	@ (80037f8 <HAL_TIM_PWM_Start+0x174>)
 8003742:	4293      	cmp	r3, r2
 8003744:	d004      	beq.n	8003750 <HAL_TIM_PWM_Start+0xcc>
 8003746:	687b      	ldr	r3, [r7, #4]
 8003748:	681b      	ldr	r3, [r3, #0]
 800374a:	4a2c      	ldr	r2, [pc, #176]	@ (80037fc <HAL_TIM_PWM_Start+0x178>)
 800374c:	4293      	cmp	r3, r2
 800374e:	d101      	bne.n	8003754 <HAL_TIM_PWM_Start+0xd0>
 8003750:	2301      	movs	r3, #1
 8003752:	e000      	b.n	8003756 <HAL_TIM_PWM_Start+0xd2>
 8003754:	2300      	movs	r3, #0
 8003756:	2b00      	cmp	r3, #0
 8003758:	d007      	beq.n	800376a <HAL_TIM_PWM_Start+0xe6>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 800375a:	687b      	ldr	r3, [r7, #4]
 800375c:	681b      	ldr	r3, [r3, #0]
 800375e:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8003760:	687b      	ldr	r3, [r7, #4]
 8003762:	681b      	ldr	r3, [r3, #0]
 8003764:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8003768:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800376a:	687b      	ldr	r3, [r7, #4]
 800376c:	681b      	ldr	r3, [r3, #0]
 800376e:	4a22      	ldr	r2, [pc, #136]	@ (80037f8 <HAL_TIM_PWM_Start+0x174>)
 8003770:	4293      	cmp	r3, r2
 8003772:	d022      	beq.n	80037ba <HAL_TIM_PWM_Start+0x136>
 8003774:	687b      	ldr	r3, [r7, #4]
 8003776:	681b      	ldr	r3, [r3, #0]
 8003778:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800377c:	d01d      	beq.n	80037ba <HAL_TIM_PWM_Start+0x136>
 800377e:	687b      	ldr	r3, [r7, #4]
 8003780:	681b      	ldr	r3, [r3, #0]
 8003782:	4a1f      	ldr	r2, [pc, #124]	@ (8003800 <HAL_TIM_PWM_Start+0x17c>)
 8003784:	4293      	cmp	r3, r2
 8003786:	d018      	beq.n	80037ba <HAL_TIM_PWM_Start+0x136>
 8003788:	687b      	ldr	r3, [r7, #4]
 800378a:	681b      	ldr	r3, [r3, #0]
 800378c:	4a1d      	ldr	r2, [pc, #116]	@ (8003804 <HAL_TIM_PWM_Start+0x180>)
 800378e:	4293      	cmp	r3, r2
 8003790:	d013      	beq.n	80037ba <HAL_TIM_PWM_Start+0x136>
 8003792:	687b      	ldr	r3, [r7, #4]
 8003794:	681b      	ldr	r3, [r3, #0]
 8003796:	4a1c      	ldr	r2, [pc, #112]	@ (8003808 <HAL_TIM_PWM_Start+0x184>)
 8003798:	4293      	cmp	r3, r2
 800379a:	d00e      	beq.n	80037ba <HAL_TIM_PWM_Start+0x136>
 800379c:	687b      	ldr	r3, [r7, #4]
 800379e:	681b      	ldr	r3, [r3, #0]
 80037a0:	4a16      	ldr	r2, [pc, #88]	@ (80037fc <HAL_TIM_PWM_Start+0x178>)
 80037a2:	4293      	cmp	r3, r2
 80037a4:	d009      	beq.n	80037ba <HAL_TIM_PWM_Start+0x136>
 80037a6:	687b      	ldr	r3, [r7, #4]
 80037a8:	681b      	ldr	r3, [r3, #0]
 80037aa:	4a18      	ldr	r2, [pc, #96]	@ (800380c <HAL_TIM_PWM_Start+0x188>)
 80037ac:	4293      	cmp	r3, r2
 80037ae:	d004      	beq.n	80037ba <HAL_TIM_PWM_Start+0x136>
 80037b0:	687b      	ldr	r3, [r7, #4]
 80037b2:	681b      	ldr	r3, [r3, #0]
 80037b4:	4a16      	ldr	r2, [pc, #88]	@ (8003810 <HAL_TIM_PWM_Start+0x18c>)
 80037b6:	4293      	cmp	r3, r2
 80037b8:	d111      	bne.n	80037de <HAL_TIM_PWM_Start+0x15a>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80037ba:	687b      	ldr	r3, [r7, #4]
 80037bc:	681b      	ldr	r3, [r3, #0]
 80037be:	689b      	ldr	r3, [r3, #8]
 80037c0:	f003 0307 	and.w	r3, r3, #7
 80037c4:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80037c6:	68fb      	ldr	r3, [r7, #12]
 80037c8:	2b06      	cmp	r3, #6
 80037ca:	d010      	beq.n	80037ee <HAL_TIM_PWM_Start+0x16a>
    {
      __HAL_TIM_ENABLE(htim);
 80037cc:	687b      	ldr	r3, [r7, #4]
 80037ce:	681b      	ldr	r3, [r3, #0]
 80037d0:	681a      	ldr	r2, [r3, #0]
 80037d2:	687b      	ldr	r3, [r7, #4]
 80037d4:	681b      	ldr	r3, [r3, #0]
 80037d6:	f042 0201 	orr.w	r2, r2, #1
 80037da:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80037dc:	e007      	b.n	80037ee <HAL_TIM_PWM_Start+0x16a>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 80037de:	687b      	ldr	r3, [r7, #4]
 80037e0:	681b      	ldr	r3, [r3, #0]
 80037e2:	681a      	ldr	r2, [r3, #0]
 80037e4:	687b      	ldr	r3, [r7, #4]
 80037e6:	681b      	ldr	r3, [r3, #0]
 80037e8:	f042 0201 	orr.w	r2, r2, #1
 80037ec:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 80037ee:	2300      	movs	r3, #0
}
 80037f0:	4618      	mov	r0, r3
 80037f2:	3710      	adds	r7, #16
 80037f4:	46bd      	mov	sp, r7
 80037f6:	bd80      	pop	{r7, pc}
 80037f8:	40010000 	.word	0x40010000
 80037fc:	40010400 	.word	0x40010400
 8003800:	40000400 	.word	0x40000400
 8003804:	40000800 	.word	0x40000800
 8003808:	40000c00 	.word	0x40000c00
 800380c:	40014000 	.word	0x40014000
 8003810:	40001800 	.word	0x40001800

08003814 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8003814:	b580      	push	{r7, lr}
 8003816:	b082      	sub	sp, #8
 8003818:	af00      	add	r7, sp, #0
 800381a:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 800381c:	687b      	ldr	r3, [r7, #4]
 800381e:	681b      	ldr	r3, [r3, #0]
 8003820:	691b      	ldr	r3, [r3, #16]
 8003822:	f003 0302 	and.w	r3, r3, #2
 8003826:	2b02      	cmp	r3, #2
 8003828:	d122      	bne.n	8003870 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 800382a:	687b      	ldr	r3, [r7, #4]
 800382c:	681b      	ldr	r3, [r3, #0]
 800382e:	68db      	ldr	r3, [r3, #12]
 8003830:	f003 0302 	and.w	r3, r3, #2
 8003834:	2b02      	cmp	r3, #2
 8003836:	d11b      	bne.n	8003870 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8003838:	687b      	ldr	r3, [r7, #4]
 800383a:	681b      	ldr	r3, [r3, #0]
 800383c:	f06f 0202 	mvn.w	r2, #2
 8003840:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8003842:	687b      	ldr	r3, [r7, #4]
 8003844:	2201      	movs	r2, #1
 8003846:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8003848:	687b      	ldr	r3, [r7, #4]
 800384a:	681b      	ldr	r3, [r3, #0]
 800384c:	699b      	ldr	r3, [r3, #24]
 800384e:	f003 0303 	and.w	r3, r3, #3
 8003852:	2b00      	cmp	r3, #0
 8003854:	d003      	beq.n	800385e <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8003856:	6878      	ldr	r0, [r7, #4]
 8003858:	f000 f9b0 	bl	8003bbc <HAL_TIM_IC_CaptureCallback>
 800385c:	e005      	b.n	800386a <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 800385e:	6878      	ldr	r0, [r7, #4]
 8003860:	f000 f9a2 	bl	8003ba8 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003864:	6878      	ldr	r0, [r7, #4]
 8003866:	f000 f9b3 	bl	8003bd0 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800386a:	687b      	ldr	r3, [r7, #4]
 800386c:	2200      	movs	r2, #0
 800386e:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8003870:	687b      	ldr	r3, [r7, #4]
 8003872:	681b      	ldr	r3, [r3, #0]
 8003874:	691b      	ldr	r3, [r3, #16]
 8003876:	f003 0304 	and.w	r3, r3, #4
 800387a:	2b04      	cmp	r3, #4
 800387c:	d122      	bne.n	80038c4 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 800387e:	687b      	ldr	r3, [r7, #4]
 8003880:	681b      	ldr	r3, [r3, #0]
 8003882:	68db      	ldr	r3, [r3, #12]
 8003884:	f003 0304 	and.w	r3, r3, #4
 8003888:	2b04      	cmp	r3, #4
 800388a:	d11b      	bne.n	80038c4 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 800388c:	687b      	ldr	r3, [r7, #4]
 800388e:	681b      	ldr	r3, [r3, #0]
 8003890:	f06f 0204 	mvn.w	r2, #4
 8003894:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8003896:	687b      	ldr	r3, [r7, #4]
 8003898:	2202      	movs	r2, #2
 800389a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 800389c:	687b      	ldr	r3, [r7, #4]
 800389e:	681b      	ldr	r3, [r3, #0]
 80038a0:	699b      	ldr	r3, [r3, #24]
 80038a2:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80038a6:	2b00      	cmp	r3, #0
 80038a8:	d003      	beq.n	80038b2 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80038aa:	6878      	ldr	r0, [r7, #4]
 80038ac:	f000 f986 	bl	8003bbc <HAL_TIM_IC_CaptureCallback>
 80038b0:	e005      	b.n	80038be <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80038b2:	6878      	ldr	r0, [r7, #4]
 80038b4:	f000 f978 	bl	8003ba8 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80038b8:	6878      	ldr	r0, [r7, #4]
 80038ba:	f000 f989 	bl	8003bd0 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80038be:	687b      	ldr	r3, [r7, #4]
 80038c0:	2200      	movs	r2, #0
 80038c2:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 80038c4:	687b      	ldr	r3, [r7, #4]
 80038c6:	681b      	ldr	r3, [r3, #0]
 80038c8:	691b      	ldr	r3, [r3, #16]
 80038ca:	f003 0308 	and.w	r3, r3, #8
 80038ce:	2b08      	cmp	r3, #8
 80038d0:	d122      	bne.n	8003918 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 80038d2:	687b      	ldr	r3, [r7, #4]
 80038d4:	681b      	ldr	r3, [r3, #0]
 80038d6:	68db      	ldr	r3, [r3, #12]
 80038d8:	f003 0308 	and.w	r3, r3, #8
 80038dc:	2b08      	cmp	r3, #8
 80038de:	d11b      	bne.n	8003918 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 80038e0:	687b      	ldr	r3, [r7, #4]
 80038e2:	681b      	ldr	r3, [r3, #0]
 80038e4:	f06f 0208 	mvn.w	r2, #8
 80038e8:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 80038ea:	687b      	ldr	r3, [r7, #4]
 80038ec:	2204      	movs	r2, #4
 80038ee:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 80038f0:	687b      	ldr	r3, [r7, #4]
 80038f2:	681b      	ldr	r3, [r3, #0]
 80038f4:	69db      	ldr	r3, [r3, #28]
 80038f6:	f003 0303 	and.w	r3, r3, #3
 80038fa:	2b00      	cmp	r3, #0
 80038fc:	d003      	beq.n	8003906 <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80038fe:	6878      	ldr	r0, [r7, #4]
 8003900:	f000 f95c 	bl	8003bbc <HAL_TIM_IC_CaptureCallback>
 8003904:	e005      	b.n	8003912 <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8003906:	6878      	ldr	r0, [r7, #4]
 8003908:	f000 f94e 	bl	8003ba8 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800390c:	6878      	ldr	r0, [r7, #4]
 800390e:	f000 f95f 	bl	8003bd0 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8003912:	687b      	ldr	r3, [r7, #4]
 8003914:	2200      	movs	r2, #0
 8003916:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8003918:	687b      	ldr	r3, [r7, #4]
 800391a:	681b      	ldr	r3, [r3, #0]
 800391c:	691b      	ldr	r3, [r3, #16]
 800391e:	f003 0310 	and.w	r3, r3, #16
 8003922:	2b10      	cmp	r3, #16
 8003924:	d122      	bne.n	800396c <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 8003926:	687b      	ldr	r3, [r7, #4]
 8003928:	681b      	ldr	r3, [r3, #0]
 800392a:	68db      	ldr	r3, [r3, #12]
 800392c:	f003 0310 	and.w	r3, r3, #16
 8003930:	2b10      	cmp	r3, #16
 8003932:	d11b      	bne.n	800396c <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8003934:	687b      	ldr	r3, [r7, #4]
 8003936:	681b      	ldr	r3, [r3, #0]
 8003938:	f06f 0210 	mvn.w	r2, #16
 800393c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 800393e:	687b      	ldr	r3, [r7, #4]
 8003940:	2208      	movs	r2, #8
 8003942:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8003944:	687b      	ldr	r3, [r7, #4]
 8003946:	681b      	ldr	r3, [r3, #0]
 8003948:	69db      	ldr	r3, [r3, #28]
 800394a:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800394e:	2b00      	cmp	r3, #0
 8003950:	d003      	beq.n	800395a <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8003952:	6878      	ldr	r0, [r7, #4]
 8003954:	f000 f932 	bl	8003bbc <HAL_TIM_IC_CaptureCallback>
 8003958:	e005      	b.n	8003966 <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800395a:	6878      	ldr	r0, [r7, #4]
 800395c:	f000 f924 	bl	8003ba8 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003960:	6878      	ldr	r0, [r7, #4]
 8003962:	f000 f935 	bl	8003bd0 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8003966:	687b      	ldr	r3, [r7, #4]
 8003968:	2200      	movs	r2, #0
 800396a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 800396c:	687b      	ldr	r3, [r7, #4]
 800396e:	681b      	ldr	r3, [r3, #0]
 8003970:	691b      	ldr	r3, [r3, #16]
 8003972:	f003 0301 	and.w	r3, r3, #1
 8003976:	2b01      	cmp	r3, #1
 8003978:	d10e      	bne.n	8003998 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 800397a:	687b      	ldr	r3, [r7, #4]
 800397c:	681b      	ldr	r3, [r3, #0]
 800397e:	68db      	ldr	r3, [r3, #12]
 8003980:	f003 0301 	and.w	r3, r3, #1
 8003984:	2b01      	cmp	r3, #1
 8003986:	d107      	bne.n	8003998 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8003988:	687b      	ldr	r3, [r7, #4]
 800398a:	681b      	ldr	r3, [r3, #0]
 800398c:	f06f 0201 	mvn.w	r2, #1
 8003990:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8003992:	6878      	ldr	r0, [r7, #4]
 8003994:	f7fe fba6 	bl	80020e4 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8003998:	687b      	ldr	r3, [r7, #4]
 800399a:	681b      	ldr	r3, [r3, #0]
 800399c:	691b      	ldr	r3, [r3, #16]
 800399e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80039a2:	2b80      	cmp	r3, #128	@ 0x80
 80039a4:	d10e      	bne.n	80039c4 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 80039a6:	687b      	ldr	r3, [r7, #4]
 80039a8:	681b      	ldr	r3, [r3, #0]
 80039aa:	68db      	ldr	r3, [r3, #12]
 80039ac:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80039b0:	2b80      	cmp	r3, #128	@ 0x80
 80039b2:	d107      	bne.n	80039c4 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 80039b4:	687b      	ldr	r3, [r7, #4]
 80039b6:	681b      	ldr	r3, [r3, #0]
 80039b8:	f06f 0280 	mvn.w	r2, #128	@ 0x80
 80039bc:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 80039be:	6878      	ldr	r0, [r7, #4]
 80039c0:	f000 fb99 	bl	80040f6 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 80039c4:	687b      	ldr	r3, [r7, #4]
 80039c6:	681b      	ldr	r3, [r3, #0]
 80039c8:	691b      	ldr	r3, [r3, #16]
 80039ca:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80039ce:	2b40      	cmp	r3, #64	@ 0x40
 80039d0:	d10e      	bne.n	80039f0 <HAL_TIM_IRQHandler+0x1dc>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 80039d2:	687b      	ldr	r3, [r7, #4]
 80039d4:	681b      	ldr	r3, [r3, #0]
 80039d6:	68db      	ldr	r3, [r3, #12]
 80039d8:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80039dc:	2b40      	cmp	r3, #64	@ 0x40
 80039de:	d107      	bne.n	80039f0 <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 80039e0:	687b      	ldr	r3, [r7, #4]
 80039e2:	681b      	ldr	r3, [r3, #0]
 80039e4:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 80039e8:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 80039ea:	6878      	ldr	r0, [r7, #4]
 80039ec:	f000 f8fa 	bl	8003be4 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 80039f0:	687b      	ldr	r3, [r7, #4]
 80039f2:	681b      	ldr	r3, [r3, #0]
 80039f4:	691b      	ldr	r3, [r3, #16]
 80039f6:	f003 0320 	and.w	r3, r3, #32
 80039fa:	2b20      	cmp	r3, #32
 80039fc:	d10e      	bne.n	8003a1c <HAL_TIM_IRQHandler+0x208>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 80039fe:	687b      	ldr	r3, [r7, #4]
 8003a00:	681b      	ldr	r3, [r3, #0]
 8003a02:	68db      	ldr	r3, [r3, #12]
 8003a04:	f003 0320 	and.w	r3, r3, #32
 8003a08:	2b20      	cmp	r3, #32
 8003a0a:	d107      	bne.n	8003a1c <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8003a0c:	687b      	ldr	r3, [r7, #4]
 8003a0e:	681b      	ldr	r3, [r3, #0]
 8003a10:	f06f 0220 	mvn.w	r2, #32
 8003a14:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8003a16:	6878      	ldr	r0, [r7, #4]
 8003a18:	f000 fb63 	bl	80040e2 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8003a1c:	bf00      	nop
 8003a1e:	3708      	adds	r7, #8
 8003a20:	46bd      	mov	sp, r7
 8003a22:	bd80      	pop	{r7, pc}

08003a24 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8003a24:	b580      	push	{r7, lr}
 8003a26:	b086      	sub	sp, #24
 8003a28:	af00      	add	r7, sp, #0
 8003a2a:	60f8      	str	r0, [r7, #12]
 8003a2c:	60b9      	str	r1, [r7, #8]
 8003a2e:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8003a30:	2300      	movs	r3, #0
 8003a32:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8003a34:	68fb      	ldr	r3, [r7, #12]
 8003a36:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8003a3a:	2b01      	cmp	r3, #1
 8003a3c:	d101      	bne.n	8003a42 <HAL_TIM_PWM_ConfigChannel+0x1e>
 8003a3e:	2302      	movs	r3, #2
 8003a40:	e0ae      	b.n	8003ba0 <HAL_TIM_PWM_ConfigChannel+0x17c>
 8003a42:	68fb      	ldr	r3, [r7, #12]
 8003a44:	2201      	movs	r2, #1
 8003a46:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  switch (Channel)
 8003a4a:	687b      	ldr	r3, [r7, #4]
 8003a4c:	2b0c      	cmp	r3, #12
 8003a4e:	f200 809f 	bhi.w	8003b90 <HAL_TIM_PWM_ConfigChannel+0x16c>
 8003a52:	a201      	add	r2, pc, #4	@ (adr r2, 8003a58 <HAL_TIM_PWM_ConfigChannel+0x34>)
 8003a54:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003a58:	08003a8d 	.word	0x08003a8d
 8003a5c:	08003b91 	.word	0x08003b91
 8003a60:	08003b91 	.word	0x08003b91
 8003a64:	08003b91 	.word	0x08003b91
 8003a68:	08003acd 	.word	0x08003acd
 8003a6c:	08003b91 	.word	0x08003b91
 8003a70:	08003b91 	.word	0x08003b91
 8003a74:	08003b91 	.word	0x08003b91
 8003a78:	08003b0f 	.word	0x08003b0f
 8003a7c:	08003b91 	.word	0x08003b91
 8003a80:	08003b91 	.word	0x08003b91
 8003a84:	08003b91 	.word	0x08003b91
 8003a88:	08003b4f 	.word	0x08003b4f
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8003a8c:	68fb      	ldr	r3, [r7, #12]
 8003a8e:	681b      	ldr	r3, [r3, #0]
 8003a90:	68b9      	ldr	r1, [r7, #8]
 8003a92:	4618      	mov	r0, r3
 8003a94:	f000 f950 	bl	8003d38 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8003a98:	68fb      	ldr	r3, [r7, #12]
 8003a9a:	681b      	ldr	r3, [r3, #0]
 8003a9c:	699a      	ldr	r2, [r3, #24]
 8003a9e:	68fb      	ldr	r3, [r7, #12]
 8003aa0:	681b      	ldr	r3, [r3, #0]
 8003aa2:	f042 0208 	orr.w	r2, r2, #8
 8003aa6:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8003aa8:	68fb      	ldr	r3, [r7, #12]
 8003aaa:	681b      	ldr	r3, [r3, #0]
 8003aac:	699a      	ldr	r2, [r3, #24]
 8003aae:	68fb      	ldr	r3, [r7, #12]
 8003ab0:	681b      	ldr	r3, [r3, #0]
 8003ab2:	f022 0204 	bic.w	r2, r2, #4
 8003ab6:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8003ab8:	68fb      	ldr	r3, [r7, #12]
 8003aba:	681b      	ldr	r3, [r3, #0]
 8003abc:	6999      	ldr	r1, [r3, #24]
 8003abe:	68bb      	ldr	r3, [r7, #8]
 8003ac0:	691a      	ldr	r2, [r3, #16]
 8003ac2:	68fb      	ldr	r3, [r7, #12]
 8003ac4:	681b      	ldr	r3, [r3, #0]
 8003ac6:	430a      	orrs	r2, r1
 8003ac8:	619a      	str	r2, [r3, #24]
      break;
 8003aca:	e064      	b.n	8003b96 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8003acc:	68fb      	ldr	r3, [r7, #12]
 8003ace:	681b      	ldr	r3, [r3, #0]
 8003ad0:	68b9      	ldr	r1, [r7, #8]
 8003ad2:	4618      	mov	r0, r3
 8003ad4:	f000 f9a0 	bl	8003e18 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8003ad8:	68fb      	ldr	r3, [r7, #12]
 8003ada:	681b      	ldr	r3, [r3, #0]
 8003adc:	699a      	ldr	r2, [r3, #24]
 8003ade:	68fb      	ldr	r3, [r7, #12]
 8003ae0:	681b      	ldr	r3, [r3, #0]
 8003ae2:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8003ae6:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8003ae8:	68fb      	ldr	r3, [r7, #12]
 8003aea:	681b      	ldr	r3, [r3, #0]
 8003aec:	699a      	ldr	r2, [r3, #24]
 8003aee:	68fb      	ldr	r3, [r7, #12]
 8003af0:	681b      	ldr	r3, [r3, #0]
 8003af2:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8003af6:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8003af8:	68fb      	ldr	r3, [r7, #12]
 8003afa:	681b      	ldr	r3, [r3, #0]
 8003afc:	6999      	ldr	r1, [r3, #24]
 8003afe:	68bb      	ldr	r3, [r7, #8]
 8003b00:	691b      	ldr	r3, [r3, #16]
 8003b02:	021a      	lsls	r2, r3, #8
 8003b04:	68fb      	ldr	r3, [r7, #12]
 8003b06:	681b      	ldr	r3, [r3, #0]
 8003b08:	430a      	orrs	r2, r1
 8003b0a:	619a      	str	r2, [r3, #24]
      break;
 8003b0c:	e043      	b.n	8003b96 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8003b0e:	68fb      	ldr	r3, [r7, #12]
 8003b10:	681b      	ldr	r3, [r3, #0]
 8003b12:	68b9      	ldr	r1, [r7, #8]
 8003b14:	4618      	mov	r0, r3
 8003b16:	f000 f9f5 	bl	8003f04 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8003b1a:	68fb      	ldr	r3, [r7, #12]
 8003b1c:	681b      	ldr	r3, [r3, #0]
 8003b1e:	69da      	ldr	r2, [r3, #28]
 8003b20:	68fb      	ldr	r3, [r7, #12]
 8003b22:	681b      	ldr	r3, [r3, #0]
 8003b24:	f042 0208 	orr.w	r2, r2, #8
 8003b28:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8003b2a:	68fb      	ldr	r3, [r7, #12]
 8003b2c:	681b      	ldr	r3, [r3, #0]
 8003b2e:	69da      	ldr	r2, [r3, #28]
 8003b30:	68fb      	ldr	r3, [r7, #12]
 8003b32:	681b      	ldr	r3, [r3, #0]
 8003b34:	f022 0204 	bic.w	r2, r2, #4
 8003b38:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8003b3a:	68fb      	ldr	r3, [r7, #12]
 8003b3c:	681b      	ldr	r3, [r3, #0]
 8003b3e:	69d9      	ldr	r1, [r3, #28]
 8003b40:	68bb      	ldr	r3, [r7, #8]
 8003b42:	691a      	ldr	r2, [r3, #16]
 8003b44:	68fb      	ldr	r3, [r7, #12]
 8003b46:	681b      	ldr	r3, [r3, #0]
 8003b48:	430a      	orrs	r2, r1
 8003b4a:	61da      	str	r2, [r3, #28]
      break;
 8003b4c:	e023      	b.n	8003b96 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8003b4e:	68fb      	ldr	r3, [r7, #12]
 8003b50:	681b      	ldr	r3, [r3, #0]
 8003b52:	68b9      	ldr	r1, [r7, #8]
 8003b54:	4618      	mov	r0, r3
 8003b56:	f000 fa49 	bl	8003fec <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8003b5a:	68fb      	ldr	r3, [r7, #12]
 8003b5c:	681b      	ldr	r3, [r3, #0]
 8003b5e:	69da      	ldr	r2, [r3, #28]
 8003b60:	68fb      	ldr	r3, [r7, #12]
 8003b62:	681b      	ldr	r3, [r3, #0]
 8003b64:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8003b68:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8003b6a:	68fb      	ldr	r3, [r7, #12]
 8003b6c:	681b      	ldr	r3, [r3, #0]
 8003b6e:	69da      	ldr	r2, [r3, #28]
 8003b70:	68fb      	ldr	r3, [r7, #12]
 8003b72:	681b      	ldr	r3, [r3, #0]
 8003b74:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8003b78:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8003b7a:	68fb      	ldr	r3, [r7, #12]
 8003b7c:	681b      	ldr	r3, [r3, #0]
 8003b7e:	69d9      	ldr	r1, [r3, #28]
 8003b80:	68bb      	ldr	r3, [r7, #8]
 8003b82:	691b      	ldr	r3, [r3, #16]
 8003b84:	021a      	lsls	r2, r3, #8
 8003b86:	68fb      	ldr	r3, [r7, #12]
 8003b88:	681b      	ldr	r3, [r3, #0]
 8003b8a:	430a      	orrs	r2, r1
 8003b8c:	61da      	str	r2, [r3, #28]
      break;
 8003b8e:	e002      	b.n	8003b96 <HAL_TIM_PWM_ConfigChannel+0x172>
    }

    default:
      status = HAL_ERROR;
 8003b90:	2301      	movs	r3, #1
 8003b92:	75fb      	strb	r3, [r7, #23]
      break;
 8003b94:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 8003b96:	68fb      	ldr	r3, [r7, #12]
 8003b98:	2200      	movs	r2, #0
 8003b9a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8003b9e:	7dfb      	ldrb	r3, [r7, #23]
}
 8003ba0:	4618      	mov	r0, r3
 8003ba2:	3718      	adds	r7, #24
 8003ba4:	46bd      	mov	sp, r7
 8003ba6:	bd80      	pop	{r7, pc}

08003ba8 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8003ba8:	b480      	push	{r7}
 8003baa:	b083      	sub	sp, #12
 8003bac:	af00      	add	r7, sp, #0
 8003bae:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8003bb0:	bf00      	nop
 8003bb2:	370c      	adds	r7, #12
 8003bb4:	46bd      	mov	sp, r7
 8003bb6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003bba:	4770      	bx	lr

08003bbc <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8003bbc:	b480      	push	{r7}
 8003bbe:	b083      	sub	sp, #12
 8003bc0:	af00      	add	r7, sp, #0
 8003bc2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8003bc4:	bf00      	nop
 8003bc6:	370c      	adds	r7, #12
 8003bc8:	46bd      	mov	sp, r7
 8003bca:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003bce:	4770      	bx	lr

08003bd0 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8003bd0:	b480      	push	{r7}
 8003bd2:	b083      	sub	sp, #12
 8003bd4:	af00      	add	r7, sp, #0
 8003bd6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8003bd8:	bf00      	nop
 8003bda:	370c      	adds	r7, #12
 8003bdc:	46bd      	mov	sp, r7
 8003bde:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003be2:	4770      	bx	lr

08003be4 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8003be4:	b480      	push	{r7}
 8003be6:	b083      	sub	sp, #12
 8003be8:	af00      	add	r7, sp, #0
 8003bea:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8003bec:	bf00      	nop
 8003bee:	370c      	adds	r7, #12
 8003bf0:	46bd      	mov	sp, r7
 8003bf2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003bf6:	4770      	bx	lr

08003bf8 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8003bf8:	b480      	push	{r7}
 8003bfa:	b085      	sub	sp, #20
 8003bfc:	af00      	add	r7, sp, #0
 8003bfe:	6078      	str	r0, [r7, #4]
 8003c00:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8003c02:	687b      	ldr	r3, [r7, #4]
 8003c04:	681b      	ldr	r3, [r3, #0]
 8003c06:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8003c08:	687b      	ldr	r3, [r7, #4]
 8003c0a:	4a40      	ldr	r2, [pc, #256]	@ (8003d0c <TIM_Base_SetConfig+0x114>)
 8003c0c:	4293      	cmp	r3, r2
 8003c0e:	d013      	beq.n	8003c38 <TIM_Base_SetConfig+0x40>
 8003c10:	687b      	ldr	r3, [r7, #4]
 8003c12:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8003c16:	d00f      	beq.n	8003c38 <TIM_Base_SetConfig+0x40>
 8003c18:	687b      	ldr	r3, [r7, #4]
 8003c1a:	4a3d      	ldr	r2, [pc, #244]	@ (8003d10 <TIM_Base_SetConfig+0x118>)
 8003c1c:	4293      	cmp	r3, r2
 8003c1e:	d00b      	beq.n	8003c38 <TIM_Base_SetConfig+0x40>
 8003c20:	687b      	ldr	r3, [r7, #4]
 8003c22:	4a3c      	ldr	r2, [pc, #240]	@ (8003d14 <TIM_Base_SetConfig+0x11c>)
 8003c24:	4293      	cmp	r3, r2
 8003c26:	d007      	beq.n	8003c38 <TIM_Base_SetConfig+0x40>
 8003c28:	687b      	ldr	r3, [r7, #4]
 8003c2a:	4a3b      	ldr	r2, [pc, #236]	@ (8003d18 <TIM_Base_SetConfig+0x120>)
 8003c2c:	4293      	cmp	r3, r2
 8003c2e:	d003      	beq.n	8003c38 <TIM_Base_SetConfig+0x40>
 8003c30:	687b      	ldr	r3, [r7, #4]
 8003c32:	4a3a      	ldr	r2, [pc, #232]	@ (8003d1c <TIM_Base_SetConfig+0x124>)
 8003c34:	4293      	cmp	r3, r2
 8003c36:	d108      	bne.n	8003c4a <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8003c38:	68fb      	ldr	r3, [r7, #12]
 8003c3a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8003c3e:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8003c40:	683b      	ldr	r3, [r7, #0]
 8003c42:	685b      	ldr	r3, [r3, #4]
 8003c44:	68fa      	ldr	r2, [r7, #12]
 8003c46:	4313      	orrs	r3, r2
 8003c48:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8003c4a:	687b      	ldr	r3, [r7, #4]
 8003c4c:	4a2f      	ldr	r2, [pc, #188]	@ (8003d0c <TIM_Base_SetConfig+0x114>)
 8003c4e:	4293      	cmp	r3, r2
 8003c50:	d02b      	beq.n	8003caa <TIM_Base_SetConfig+0xb2>
 8003c52:	687b      	ldr	r3, [r7, #4]
 8003c54:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8003c58:	d027      	beq.n	8003caa <TIM_Base_SetConfig+0xb2>
 8003c5a:	687b      	ldr	r3, [r7, #4]
 8003c5c:	4a2c      	ldr	r2, [pc, #176]	@ (8003d10 <TIM_Base_SetConfig+0x118>)
 8003c5e:	4293      	cmp	r3, r2
 8003c60:	d023      	beq.n	8003caa <TIM_Base_SetConfig+0xb2>
 8003c62:	687b      	ldr	r3, [r7, #4]
 8003c64:	4a2b      	ldr	r2, [pc, #172]	@ (8003d14 <TIM_Base_SetConfig+0x11c>)
 8003c66:	4293      	cmp	r3, r2
 8003c68:	d01f      	beq.n	8003caa <TIM_Base_SetConfig+0xb2>
 8003c6a:	687b      	ldr	r3, [r7, #4]
 8003c6c:	4a2a      	ldr	r2, [pc, #168]	@ (8003d18 <TIM_Base_SetConfig+0x120>)
 8003c6e:	4293      	cmp	r3, r2
 8003c70:	d01b      	beq.n	8003caa <TIM_Base_SetConfig+0xb2>
 8003c72:	687b      	ldr	r3, [r7, #4]
 8003c74:	4a29      	ldr	r2, [pc, #164]	@ (8003d1c <TIM_Base_SetConfig+0x124>)
 8003c76:	4293      	cmp	r3, r2
 8003c78:	d017      	beq.n	8003caa <TIM_Base_SetConfig+0xb2>
 8003c7a:	687b      	ldr	r3, [r7, #4]
 8003c7c:	4a28      	ldr	r2, [pc, #160]	@ (8003d20 <TIM_Base_SetConfig+0x128>)
 8003c7e:	4293      	cmp	r3, r2
 8003c80:	d013      	beq.n	8003caa <TIM_Base_SetConfig+0xb2>
 8003c82:	687b      	ldr	r3, [r7, #4]
 8003c84:	4a27      	ldr	r2, [pc, #156]	@ (8003d24 <TIM_Base_SetConfig+0x12c>)
 8003c86:	4293      	cmp	r3, r2
 8003c88:	d00f      	beq.n	8003caa <TIM_Base_SetConfig+0xb2>
 8003c8a:	687b      	ldr	r3, [r7, #4]
 8003c8c:	4a26      	ldr	r2, [pc, #152]	@ (8003d28 <TIM_Base_SetConfig+0x130>)
 8003c8e:	4293      	cmp	r3, r2
 8003c90:	d00b      	beq.n	8003caa <TIM_Base_SetConfig+0xb2>
 8003c92:	687b      	ldr	r3, [r7, #4]
 8003c94:	4a25      	ldr	r2, [pc, #148]	@ (8003d2c <TIM_Base_SetConfig+0x134>)
 8003c96:	4293      	cmp	r3, r2
 8003c98:	d007      	beq.n	8003caa <TIM_Base_SetConfig+0xb2>
 8003c9a:	687b      	ldr	r3, [r7, #4]
 8003c9c:	4a24      	ldr	r2, [pc, #144]	@ (8003d30 <TIM_Base_SetConfig+0x138>)
 8003c9e:	4293      	cmp	r3, r2
 8003ca0:	d003      	beq.n	8003caa <TIM_Base_SetConfig+0xb2>
 8003ca2:	687b      	ldr	r3, [r7, #4]
 8003ca4:	4a23      	ldr	r2, [pc, #140]	@ (8003d34 <TIM_Base_SetConfig+0x13c>)
 8003ca6:	4293      	cmp	r3, r2
 8003ca8:	d108      	bne.n	8003cbc <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8003caa:	68fb      	ldr	r3, [r7, #12]
 8003cac:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8003cb0:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8003cb2:	683b      	ldr	r3, [r7, #0]
 8003cb4:	68db      	ldr	r3, [r3, #12]
 8003cb6:	68fa      	ldr	r2, [r7, #12]
 8003cb8:	4313      	orrs	r3, r2
 8003cba:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8003cbc:	68fb      	ldr	r3, [r7, #12]
 8003cbe:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8003cc2:	683b      	ldr	r3, [r7, #0]
 8003cc4:	695b      	ldr	r3, [r3, #20]
 8003cc6:	4313      	orrs	r3, r2
 8003cc8:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8003cca:	687b      	ldr	r3, [r7, #4]
 8003ccc:	68fa      	ldr	r2, [r7, #12]
 8003cce:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8003cd0:	683b      	ldr	r3, [r7, #0]
 8003cd2:	689a      	ldr	r2, [r3, #8]
 8003cd4:	687b      	ldr	r3, [r7, #4]
 8003cd6:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8003cd8:	683b      	ldr	r3, [r7, #0]
 8003cda:	681a      	ldr	r2, [r3, #0]
 8003cdc:	687b      	ldr	r3, [r7, #4]
 8003cde:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8003ce0:	687b      	ldr	r3, [r7, #4]
 8003ce2:	4a0a      	ldr	r2, [pc, #40]	@ (8003d0c <TIM_Base_SetConfig+0x114>)
 8003ce4:	4293      	cmp	r3, r2
 8003ce6:	d003      	beq.n	8003cf0 <TIM_Base_SetConfig+0xf8>
 8003ce8:	687b      	ldr	r3, [r7, #4]
 8003cea:	4a0c      	ldr	r2, [pc, #48]	@ (8003d1c <TIM_Base_SetConfig+0x124>)
 8003cec:	4293      	cmp	r3, r2
 8003cee:	d103      	bne.n	8003cf8 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8003cf0:	683b      	ldr	r3, [r7, #0]
 8003cf2:	691a      	ldr	r2, [r3, #16]
 8003cf4:	687b      	ldr	r3, [r7, #4]
 8003cf6:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8003cf8:	687b      	ldr	r3, [r7, #4]
 8003cfa:	2201      	movs	r2, #1
 8003cfc:	615a      	str	r2, [r3, #20]
}
 8003cfe:	bf00      	nop
 8003d00:	3714      	adds	r7, #20
 8003d02:	46bd      	mov	sp, r7
 8003d04:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d08:	4770      	bx	lr
 8003d0a:	bf00      	nop
 8003d0c:	40010000 	.word	0x40010000
 8003d10:	40000400 	.word	0x40000400
 8003d14:	40000800 	.word	0x40000800
 8003d18:	40000c00 	.word	0x40000c00
 8003d1c:	40010400 	.word	0x40010400
 8003d20:	40014000 	.word	0x40014000
 8003d24:	40014400 	.word	0x40014400
 8003d28:	40014800 	.word	0x40014800
 8003d2c:	40001800 	.word	0x40001800
 8003d30:	40001c00 	.word	0x40001c00
 8003d34:	40002000 	.word	0x40002000

08003d38 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8003d38:	b480      	push	{r7}
 8003d3a:	b087      	sub	sp, #28
 8003d3c:	af00      	add	r7, sp, #0
 8003d3e:	6078      	str	r0, [r7, #4]
 8003d40:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8003d42:	687b      	ldr	r3, [r7, #4]
 8003d44:	6a1b      	ldr	r3, [r3, #32]
 8003d46:	f023 0201 	bic.w	r2, r3, #1
 8003d4a:	687b      	ldr	r3, [r7, #4]
 8003d4c:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8003d4e:	687b      	ldr	r3, [r7, #4]
 8003d50:	6a1b      	ldr	r3, [r3, #32]
 8003d52:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8003d54:	687b      	ldr	r3, [r7, #4]
 8003d56:	685b      	ldr	r3, [r3, #4]
 8003d58:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8003d5a:	687b      	ldr	r3, [r7, #4]
 8003d5c:	699b      	ldr	r3, [r3, #24]
 8003d5e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8003d60:	68fb      	ldr	r3, [r7, #12]
 8003d62:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8003d66:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8003d68:	68fb      	ldr	r3, [r7, #12]
 8003d6a:	f023 0303 	bic.w	r3, r3, #3
 8003d6e:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8003d70:	683b      	ldr	r3, [r7, #0]
 8003d72:	681b      	ldr	r3, [r3, #0]
 8003d74:	68fa      	ldr	r2, [r7, #12]
 8003d76:	4313      	orrs	r3, r2
 8003d78:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8003d7a:	697b      	ldr	r3, [r7, #20]
 8003d7c:	f023 0302 	bic.w	r3, r3, #2
 8003d80:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8003d82:	683b      	ldr	r3, [r7, #0]
 8003d84:	689b      	ldr	r3, [r3, #8]
 8003d86:	697a      	ldr	r2, [r7, #20]
 8003d88:	4313      	orrs	r3, r2
 8003d8a:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8003d8c:	687b      	ldr	r3, [r7, #4]
 8003d8e:	4a20      	ldr	r2, [pc, #128]	@ (8003e10 <TIM_OC1_SetConfig+0xd8>)
 8003d90:	4293      	cmp	r3, r2
 8003d92:	d003      	beq.n	8003d9c <TIM_OC1_SetConfig+0x64>
 8003d94:	687b      	ldr	r3, [r7, #4]
 8003d96:	4a1f      	ldr	r2, [pc, #124]	@ (8003e14 <TIM_OC1_SetConfig+0xdc>)
 8003d98:	4293      	cmp	r3, r2
 8003d9a:	d10c      	bne.n	8003db6 <TIM_OC1_SetConfig+0x7e>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8003d9c:	697b      	ldr	r3, [r7, #20]
 8003d9e:	f023 0308 	bic.w	r3, r3, #8
 8003da2:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8003da4:	683b      	ldr	r3, [r7, #0]
 8003da6:	68db      	ldr	r3, [r3, #12]
 8003da8:	697a      	ldr	r2, [r7, #20]
 8003daa:	4313      	orrs	r3, r2
 8003dac:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8003dae:	697b      	ldr	r3, [r7, #20]
 8003db0:	f023 0304 	bic.w	r3, r3, #4
 8003db4:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8003db6:	687b      	ldr	r3, [r7, #4]
 8003db8:	4a15      	ldr	r2, [pc, #84]	@ (8003e10 <TIM_OC1_SetConfig+0xd8>)
 8003dba:	4293      	cmp	r3, r2
 8003dbc:	d003      	beq.n	8003dc6 <TIM_OC1_SetConfig+0x8e>
 8003dbe:	687b      	ldr	r3, [r7, #4]
 8003dc0:	4a14      	ldr	r2, [pc, #80]	@ (8003e14 <TIM_OC1_SetConfig+0xdc>)
 8003dc2:	4293      	cmp	r3, r2
 8003dc4:	d111      	bne.n	8003dea <TIM_OC1_SetConfig+0xb2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8003dc6:	693b      	ldr	r3, [r7, #16]
 8003dc8:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8003dcc:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8003dce:	693b      	ldr	r3, [r7, #16]
 8003dd0:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8003dd4:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8003dd6:	683b      	ldr	r3, [r7, #0]
 8003dd8:	695b      	ldr	r3, [r3, #20]
 8003dda:	693a      	ldr	r2, [r7, #16]
 8003ddc:	4313      	orrs	r3, r2
 8003dde:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8003de0:	683b      	ldr	r3, [r7, #0]
 8003de2:	699b      	ldr	r3, [r3, #24]
 8003de4:	693a      	ldr	r2, [r7, #16]
 8003de6:	4313      	orrs	r3, r2
 8003de8:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8003dea:	687b      	ldr	r3, [r7, #4]
 8003dec:	693a      	ldr	r2, [r7, #16]
 8003dee:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8003df0:	687b      	ldr	r3, [r7, #4]
 8003df2:	68fa      	ldr	r2, [r7, #12]
 8003df4:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8003df6:	683b      	ldr	r3, [r7, #0]
 8003df8:	685a      	ldr	r2, [r3, #4]
 8003dfa:	687b      	ldr	r3, [r7, #4]
 8003dfc:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8003dfe:	687b      	ldr	r3, [r7, #4]
 8003e00:	697a      	ldr	r2, [r7, #20]
 8003e02:	621a      	str	r2, [r3, #32]
}
 8003e04:	bf00      	nop
 8003e06:	371c      	adds	r7, #28
 8003e08:	46bd      	mov	sp, r7
 8003e0a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e0e:	4770      	bx	lr
 8003e10:	40010000 	.word	0x40010000
 8003e14:	40010400 	.word	0x40010400

08003e18 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8003e18:	b480      	push	{r7}
 8003e1a:	b087      	sub	sp, #28
 8003e1c:	af00      	add	r7, sp, #0
 8003e1e:	6078      	str	r0, [r7, #4]
 8003e20:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8003e22:	687b      	ldr	r3, [r7, #4]
 8003e24:	6a1b      	ldr	r3, [r3, #32]
 8003e26:	f023 0210 	bic.w	r2, r3, #16
 8003e2a:	687b      	ldr	r3, [r7, #4]
 8003e2c:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8003e2e:	687b      	ldr	r3, [r7, #4]
 8003e30:	6a1b      	ldr	r3, [r3, #32]
 8003e32:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8003e34:	687b      	ldr	r3, [r7, #4]
 8003e36:	685b      	ldr	r3, [r3, #4]
 8003e38:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8003e3a:	687b      	ldr	r3, [r7, #4]
 8003e3c:	699b      	ldr	r3, [r3, #24]
 8003e3e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8003e40:	68fb      	ldr	r3, [r7, #12]
 8003e42:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8003e46:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8003e48:	68fb      	ldr	r3, [r7, #12]
 8003e4a:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8003e4e:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8003e50:	683b      	ldr	r3, [r7, #0]
 8003e52:	681b      	ldr	r3, [r3, #0]
 8003e54:	021b      	lsls	r3, r3, #8
 8003e56:	68fa      	ldr	r2, [r7, #12]
 8003e58:	4313      	orrs	r3, r2
 8003e5a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8003e5c:	697b      	ldr	r3, [r7, #20]
 8003e5e:	f023 0320 	bic.w	r3, r3, #32
 8003e62:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8003e64:	683b      	ldr	r3, [r7, #0]
 8003e66:	689b      	ldr	r3, [r3, #8]
 8003e68:	011b      	lsls	r3, r3, #4
 8003e6a:	697a      	ldr	r2, [r7, #20]
 8003e6c:	4313      	orrs	r3, r2
 8003e6e:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8003e70:	687b      	ldr	r3, [r7, #4]
 8003e72:	4a22      	ldr	r2, [pc, #136]	@ (8003efc <TIM_OC2_SetConfig+0xe4>)
 8003e74:	4293      	cmp	r3, r2
 8003e76:	d003      	beq.n	8003e80 <TIM_OC2_SetConfig+0x68>
 8003e78:	687b      	ldr	r3, [r7, #4]
 8003e7a:	4a21      	ldr	r2, [pc, #132]	@ (8003f00 <TIM_OC2_SetConfig+0xe8>)
 8003e7c:	4293      	cmp	r3, r2
 8003e7e:	d10d      	bne.n	8003e9c <TIM_OC2_SetConfig+0x84>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8003e80:	697b      	ldr	r3, [r7, #20]
 8003e82:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8003e86:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8003e88:	683b      	ldr	r3, [r7, #0]
 8003e8a:	68db      	ldr	r3, [r3, #12]
 8003e8c:	011b      	lsls	r3, r3, #4
 8003e8e:	697a      	ldr	r2, [r7, #20]
 8003e90:	4313      	orrs	r3, r2
 8003e92:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8003e94:	697b      	ldr	r3, [r7, #20]
 8003e96:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8003e9a:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8003e9c:	687b      	ldr	r3, [r7, #4]
 8003e9e:	4a17      	ldr	r2, [pc, #92]	@ (8003efc <TIM_OC2_SetConfig+0xe4>)
 8003ea0:	4293      	cmp	r3, r2
 8003ea2:	d003      	beq.n	8003eac <TIM_OC2_SetConfig+0x94>
 8003ea4:	687b      	ldr	r3, [r7, #4]
 8003ea6:	4a16      	ldr	r2, [pc, #88]	@ (8003f00 <TIM_OC2_SetConfig+0xe8>)
 8003ea8:	4293      	cmp	r3, r2
 8003eaa:	d113      	bne.n	8003ed4 <TIM_OC2_SetConfig+0xbc>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8003eac:	693b      	ldr	r3, [r7, #16]
 8003eae:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8003eb2:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8003eb4:	693b      	ldr	r3, [r7, #16]
 8003eb6:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8003eba:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8003ebc:	683b      	ldr	r3, [r7, #0]
 8003ebe:	695b      	ldr	r3, [r3, #20]
 8003ec0:	009b      	lsls	r3, r3, #2
 8003ec2:	693a      	ldr	r2, [r7, #16]
 8003ec4:	4313      	orrs	r3, r2
 8003ec6:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8003ec8:	683b      	ldr	r3, [r7, #0]
 8003eca:	699b      	ldr	r3, [r3, #24]
 8003ecc:	009b      	lsls	r3, r3, #2
 8003ece:	693a      	ldr	r2, [r7, #16]
 8003ed0:	4313      	orrs	r3, r2
 8003ed2:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8003ed4:	687b      	ldr	r3, [r7, #4]
 8003ed6:	693a      	ldr	r2, [r7, #16]
 8003ed8:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8003eda:	687b      	ldr	r3, [r7, #4]
 8003edc:	68fa      	ldr	r2, [r7, #12]
 8003ede:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8003ee0:	683b      	ldr	r3, [r7, #0]
 8003ee2:	685a      	ldr	r2, [r3, #4]
 8003ee4:	687b      	ldr	r3, [r7, #4]
 8003ee6:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8003ee8:	687b      	ldr	r3, [r7, #4]
 8003eea:	697a      	ldr	r2, [r7, #20]
 8003eec:	621a      	str	r2, [r3, #32]
}
 8003eee:	bf00      	nop
 8003ef0:	371c      	adds	r7, #28
 8003ef2:	46bd      	mov	sp, r7
 8003ef4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ef8:	4770      	bx	lr
 8003efa:	bf00      	nop
 8003efc:	40010000 	.word	0x40010000
 8003f00:	40010400 	.word	0x40010400

08003f04 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8003f04:	b480      	push	{r7}
 8003f06:	b087      	sub	sp, #28
 8003f08:	af00      	add	r7, sp, #0
 8003f0a:	6078      	str	r0, [r7, #4]
 8003f0c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8003f0e:	687b      	ldr	r3, [r7, #4]
 8003f10:	6a1b      	ldr	r3, [r3, #32]
 8003f12:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8003f16:	687b      	ldr	r3, [r7, #4]
 8003f18:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8003f1a:	687b      	ldr	r3, [r7, #4]
 8003f1c:	6a1b      	ldr	r3, [r3, #32]
 8003f1e:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8003f20:	687b      	ldr	r3, [r7, #4]
 8003f22:	685b      	ldr	r3, [r3, #4]
 8003f24:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8003f26:	687b      	ldr	r3, [r7, #4]
 8003f28:	69db      	ldr	r3, [r3, #28]
 8003f2a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8003f2c:	68fb      	ldr	r3, [r7, #12]
 8003f2e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8003f32:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8003f34:	68fb      	ldr	r3, [r7, #12]
 8003f36:	f023 0303 	bic.w	r3, r3, #3
 8003f3a:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8003f3c:	683b      	ldr	r3, [r7, #0]
 8003f3e:	681b      	ldr	r3, [r3, #0]
 8003f40:	68fa      	ldr	r2, [r7, #12]
 8003f42:	4313      	orrs	r3, r2
 8003f44:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8003f46:	697b      	ldr	r3, [r7, #20]
 8003f48:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8003f4c:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8003f4e:	683b      	ldr	r3, [r7, #0]
 8003f50:	689b      	ldr	r3, [r3, #8]
 8003f52:	021b      	lsls	r3, r3, #8
 8003f54:	697a      	ldr	r2, [r7, #20]
 8003f56:	4313      	orrs	r3, r2
 8003f58:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8003f5a:	687b      	ldr	r3, [r7, #4]
 8003f5c:	4a21      	ldr	r2, [pc, #132]	@ (8003fe4 <TIM_OC3_SetConfig+0xe0>)
 8003f5e:	4293      	cmp	r3, r2
 8003f60:	d003      	beq.n	8003f6a <TIM_OC3_SetConfig+0x66>
 8003f62:	687b      	ldr	r3, [r7, #4]
 8003f64:	4a20      	ldr	r2, [pc, #128]	@ (8003fe8 <TIM_OC3_SetConfig+0xe4>)
 8003f66:	4293      	cmp	r3, r2
 8003f68:	d10d      	bne.n	8003f86 <TIM_OC3_SetConfig+0x82>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8003f6a:	697b      	ldr	r3, [r7, #20]
 8003f6c:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8003f70:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8003f72:	683b      	ldr	r3, [r7, #0]
 8003f74:	68db      	ldr	r3, [r3, #12]
 8003f76:	021b      	lsls	r3, r3, #8
 8003f78:	697a      	ldr	r2, [r7, #20]
 8003f7a:	4313      	orrs	r3, r2
 8003f7c:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8003f7e:	697b      	ldr	r3, [r7, #20]
 8003f80:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8003f84:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8003f86:	687b      	ldr	r3, [r7, #4]
 8003f88:	4a16      	ldr	r2, [pc, #88]	@ (8003fe4 <TIM_OC3_SetConfig+0xe0>)
 8003f8a:	4293      	cmp	r3, r2
 8003f8c:	d003      	beq.n	8003f96 <TIM_OC3_SetConfig+0x92>
 8003f8e:	687b      	ldr	r3, [r7, #4]
 8003f90:	4a15      	ldr	r2, [pc, #84]	@ (8003fe8 <TIM_OC3_SetConfig+0xe4>)
 8003f92:	4293      	cmp	r3, r2
 8003f94:	d113      	bne.n	8003fbe <TIM_OC3_SetConfig+0xba>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8003f96:	693b      	ldr	r3, [r7, #16]
 8003f98:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8003f9c:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8003f9e:	693b      	ldr	r3, [r7, #16]
 8003fa0:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8003fa4:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8003fa6:	683b      	ldr	r3, [r7, #0]
 8003fa8:	695b      	ldr	r3, [r3, #20]
 8003faa:	011b      	lsls	r3, r3, #4
 8003fac:	693a      	ldr	r2, [r7, #16]
 8003fae:	4313      	orrs	r3, r2
 8003fb0:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8003fb2:	683b      	ldr	r3, [r7, #0]
 8003fb4:	699b      	ldr	r3, [r3, #24]
 8003fb6:	011b      	lsls	r3, r3, #4
 8003fb8:	693a      	ldr	r2, [r7, #16]
 8003fba:	4313      	orrs	r3, r2
 8003fbc:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8003fbe:	687b      	ldr	r3, [r7, #4]
 8003fc0:	693a      	ldr	r2, [r7, #16]
 8003fc2:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8003fc4:	687b      	ldr	r3, [r7, #4]
 8003fc6:	68fa      	ldr	r2, [r7, #12]
 8003fc8:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8003fca:	683b      	ldr	r3, [r7, #0]
 8003fcc:	685a      	ldr	r2, [r3, #4]
 8003fce:	687b      	ldr	r3, [r7, #4]
 8003fd0:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8003fd2:	687b      	ldr	r3, [r7, #4]
 8003fd4:	697a      	ldr	r2, [r7, #20]
 8003fd6:	621a      	str	r2, [r3, #32]
}
 8003fd8:	bf00      	nop
 8003fda:	371c      	adds	r7, #28
 8003fdc:	46bd      	mov	sp, r7
 8003fde:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003fe2:	4770      	bx	lr
 8003fe4:	40010000 	.word	0x40010000
 8003fe8:	40010400 	.word	0x40010400

08003fec <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8003fec:	b480      	push	{r7}
 8003fee:	b087      	sub	sp, #28
 8003ff0:	af00      	add	r7, sp, #0
 8003ff2:	6078      	str	r0, [r7, #4]
 8003ff4:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8003ff6:	687b      	ldr	r3, [r7, #4]
 8003ff8:	6a1b      	ldr	r3, [r3, #32]
 8003ffa:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 8003ffe:	687b      	ldr	r3, [r7, #4]
 8004000:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8004002:	687b      	ldr	r3, [r7, #4]
 8004004:	6a1b      	ldr	r3, [r3, #32]
 8004006:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8004008:	687b      	ldr	r3, [r7, #4]
 800400a:	685b      	ldr	r3, [r3, #4]
 800400c:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800400e:	687b      	ldr	r3, [r7, #4]
 8004010:	69db      	ldr	r3, [r3, #28]
 8004012:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8004014:	68fb      	ldr	r3, [r7, #12]
 8004016:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800401a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 800401c:	68fb      	ldr	r3, [r7, #12]
 800401e:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8004022:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8004024:	683b      	ldr	r3, [r7, #0]
 8004026:	681b      	ldr	r3, [r3, #0]
 8004028:	021b      	lsls	r3, r3, #8
 800402a:	68fa      	ldr	r2, [r7, #12]
 800402c:	4313      	orrs	r3, r2
 800402e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8004030:	693b      	ldr	r3, [r7, #16]
 8004032:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8004036:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8004038:	683b      	ldr	r3, [r7, #0]
 800403a:	689b      	ldr	r3, [r3, #8]
 800403c:	031b      	lsls	r3, r3, #12
 800403e:	693a      	ldr	r2, [r7, #16]
 8004040:	4313      	orrs	r3, r2
 8004042:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8004044:	687b      	ldr	r3, [r7, #4]
 8004046:	4a12      	ldr	r2, [pc, #72]	@ (8004090 <TIM_OC4_SetConfig+0xa4>)
 8004048:	4293      	cmp	r3, r2
 800404a:	d003      	beq.n	8004054 <TIM_OC4_SetConfig+0x68>
 800404c:	687b      	ldr	r3, [r7, #4]
 800404e:	4a11      	ldr	r2, [pc, #68]	@ (8004094 <TIM_OC4_SetConfig+0xa8>)
 8004050:	4293      	cmp	r3, r2
 8004052:	d109      	bne.n	8004068 <TIM_OC4_SetConfig+0x7c>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8004054:	697b      	ldr	r3, [r7, #20]
 8004056:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 800405a:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 800405c:	683b      	ldr	r3, [r7, #0]
 800405e:	695b      	ldr	r3, [r3, #20]
 8004060:	019b      	lsls	r3, r3, #6
 8004062:	697a      	ldr	r2, [r7, #20]
 8004064:	4313      	orrs	r3, r2
 8004066:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8004068:	687b      	ldr	r3, [r7, #4]
 800406a:	697a      	ldr	r2, [r7, #20]
 800406c:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800406e:	687b      	ldr	r3, [r7, #4]
 8004070:	68fa      	ldr	r2, [r7, #12]
 8004072:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8004074:	683b      	ldr	r3, [r7, #0]
 8004076:	685a      	ldr	r2, [r3, #4]
 8004078:	687b      	ldr	r3, [r7, #4]
 800407a:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800407c:	687b      	ldr	r3, [r7, #4]
 800407e:	693a      	ldr	r2, [r7, #16]
 8004080:	621a      	str	r2, [r3, #32]
}
 8004082:	bf00      	nop
 8004084:	371c      	adds	r7, #28
 8004086:	46bd      	mov	sp, r7
 8004088:	f85d 7b04 	ldr.w	r7, [sp], #4
 800408c:	4770      	bx	lr
 800408e:	bf00      	nop
 8004090:	40010000 	.word	0x40010000
 8004094:	40010400 	.word	0x40010400

08004098 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8004098:	b480      	push	{r7}
 800409a:	b087      	sub	sp, #28
 800409c:	af00      	add	r7, sp, #0
 800409e:	60f8      	str	r0, [r7, #12]
 80040a0:	60b9      	str	r1, [r7, #8]
 80040a2:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 80040a4:	68bb      	ldr	r3, [r7, #8]
 80040a6:	f003 031f 	and.w	r3, r3, #31
 80040aa:	2201      	movs	r2, #1
 80040ac:	fa02 f303 	lsl.w	r3, r2, r3
 80040b0:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 80040b2:	68fb      	ldr	r3, [r7, #12]
 80040b4:	6a1a      	ldr	r2, [r3, #32]
 80040b6:	697b      	ldr	r3, [r7, #20]
 80040b8:	43db      	mvns	r3, r3
 80040ba:	401a      	ands	r2, r3
 80040bc:	68fb      	ldr	r3, [r7, #12]
 80040be:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 80040c0:	68fb      	ldr	r3, [r7, #12]
 80040c2:	6a1a      	ldr	r2, [r3, #32]
 80040c4:	68bb      	ldr	r3, [r7, #8]
 80040c6:	f003 031f 	and.w	r3, r3, #31
 80040ca:	6879      	ldr	r1, [r7, #4]
 80040cc:	fa01 f303 	lsl.w	r3, r1, r3
 80040d0:	431a      	orrs	r2, r3
 80040d2:	68fb      	ldr	r3, [r7, #12]
 80040d4:	621a      	str	r2, [r3, #32]
}
 80040d6:	bf00      	nop
 80040d8:	371c      	adds	r7, #28
 80040da:	46bd      	mov	sp, r7
 80040dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80040e0:	4770      	bx	lr

080040e2 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 80040e2:	b480      	push	{r7}
 80040e4:	b083      	sub	sp, #12
 80040e6:	af00      	add	r7, sp, #0
 80040e8:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 80040ea:	bf00      	nop
 80040ec:	370c      	adds	r7, #12
 80040ee:	46bd      	mov	sp, r7
 80040f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80040f4:	4770      	bx	lr

080040f6 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 80040f6:	b480      	push	{r7}
 80040f8:	b083      	sub	sp, #12
 80040fa:	af00      	add	r7, sp, #0
 80040fc:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 80040fe:	bf00      	nop
 8004100:	370c      	adds	r7, #12
 8004102:	46bd      	mov	sp, r7
 8004104:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004108:	4770      	bx	lr

0800410a <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 800410a:	b580      	push	{r7, lr}
 800410c:	b082      	sub	sp, #8
 800410e:	af00      	add	r7, sp, #0
 8004110:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8004112:	687b      	ldr	r3, [r7, #4]
 8004114:	2b00      	cmp	r3, #0
 8004116:	d101      	bne.n	800411c <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8004118:	2301      	movs	r3, #1
 800411a:	e03f      	b.n	800419c <HAL_UART_Init+0x92>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 800411c:	687b      	ldr	r3, [r7, #4]
 800411e:	f893 3039 	ldrb.w	r3, [r3, #57]	@ 0x39
 8004122:	b2db      	uxtb	r3, r3
 8004124:	2b00      	cmp	r3, #0
 8004126:	d106      	bne.n	8004136 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8004128:	687b      	ldr	r3, [r7, #4]
 800412a:	2200      	movs	r2, #0
 800412c:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8004130:	6878      	ldr	r0, [r7, #4]
 8004132:	f7fe f82b 	bl	800218c <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8004136:	687b      	ldr	r3, [r7, #4]
 8004138:	2224      	movs	r2, #36	@ 0x24
 800413a:	f883 2039 	strb.w	r2, [r3, #57]	@ 0x39

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 800413e:	687b      	ldr	r3, [r7, #4]
 8004140:	681b      	ldr	r3, [r3, #0]
 8004142:	68da      	ldr	r2, [r3, #12]
 8004144:	687b      	ldr	r3, [r7, #4]
 8004146:	681b      	ldr	r3, [r3, #0]
 8004148:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 800414c:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 800414e:	6878      	ldr	r0, [r7, #4]
 8004150:	f000 fad2 	bl	80046f8 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8004154:	687b      	ldr	r3, [r7, #4]
 8004156:	681b      	ldr	r3, [r3, #0]
 8004158:	691a      	ldr	r2, [r3, #16]
 800415a:	687b      	ldr	r3, [r7, #4]
 800415c:	681b      	ldr	r3, [r3, #0]
 800415e:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8004162:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8004164:	687b      	ldr	r3, [r7, #4]
 8004166:	681b      	ldr	r3, [r3, #0]
 8004168:	695a      	ldr	r2, [r3, #20]
 800416a:	687b      	ldr	r3, [r7, #4]
 800416c:	681b      	ldr	r3, [r3, #0]
 800416e:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8004172:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8004174:	687b      	ldr	r3, [r7, #4]
 8004176:	681b      	ldr	r3, [r3, #0]
 8004178:	68da      	ldr	r2, [r3, #12]
 800417a:	687b      	ldr	r3, [r7, #4]
 800417c:	681b      	ldr	r3, [r3, #0]
 800417e:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8004182:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004184:	687b      	ldr	r3, [r7, #4]
 8004186:	2200      	movs	r2, #0
 8004188:	63da      	str	r2, [r3, #60]	@ 0x3c
  huart->gState = HAL_UART_STATE_READY;
 800418a:	687b      	ldr	r3, [r7, #4]
 800418c:	2220      	movs	r2, #32
 800418e:	f883 2039 	strb.w	r2, [r3, #57]	@ 0x39
  huart->RxState = HAL_UART_STATE_READY;
 8004192:	687b      	ldr	r3, [r7, #4]
 8004194:	2220      	movs	r2, #32
 8004196:	f883 203a 	strb.w	r2, [r3, #58]	@ 0x3a

  return HAL_OK;
 800419a:	2300      	movs	r3, #0
}
 800419c:	4618      	mov	r0, r3
 800419e:	3708      	adds	r7, #8
 80041a0:	46bd      	mov	sp, r7
 80041a2:	bd80      	pop	{r7, pc}

080041a4 <HAL_UART_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 80041a4:	b480      	push	{r7}
 80041a6:	b085      	sub	sp, #20
 80041a8:	af00      	add	r7, sp, #0
 80041aa:	60f8      	str	r0, [r7, #12]
 80041ac:	60b9      	str	r1, [r7, #8]
 80041ae:	4613      	mov	r3, r2
 80041b0:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 80041b2:	68fb      	ldr	r3, [r7, #12]
 80041b4:	f893 303a 	ldrb.w	r3, [r3, #58]	@ 0x3a
 80041b8:	b2db      	uxtb	r3, r3
 80041ba:	2b20      	cmp	r3, #32
 80041bc:	d140      	bne.n	8004240 <HAL_UART_Receive_IT+0x9c>
  {
    if ((pData == NULL) || (Size == 0U))
 80041be:	68bb      	ldr	r3, [r7, #8]
 80041c0:	2b00      	cmp	r3, #0
 80041c2:	d002      	beq.n	80041ca <HAL_UART_Receive_IT+0x26>
 80041c4:	88fb      	ldrh	r3, [r7, #6]
 80041c6:	2b00      	cmp	r3, #0
 80041c8:	d101      	bne.n	80041ce <HAL_UART_Receive_IT+0x2a>
    {
      return HAL_ERROR;
 80041ca:	2301      	movs	r3, #1
 80041cc:	e039      	b.n	8004242 <HAL_UART_Receive_IT+0x9e>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 80041ce:	68fb      	ldr	r3, [r7, #12]
 80041d0:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 80041d4:	2b01      	cmp	r3, #1
 80041d6:	d101      	bne.n	80041dc <HAL_UART_Receive_IT+0x38>
 80041d8:	2302      	movs	r3, #2
 80041da:	e032      	b.n	8004242 <HAL_UART_Receive_IT+0x9e>
 80041dc:	68fb      	ldr	r3, [r7, #12]
 80041de:	2201      	movs	r2, #1
 80041e0:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38

    huart->pRxBuffPtr = pData;
 80041e4:	68fb      	ldr	r3, [r7, #12]
 80041e6:	68ba      	ldr	r2, [r7, #8]
 80041e8:	629a      	str	r2, [r3, #40]	@ 0x28
    huart->RxXferSize = Size;
 80041ea:	68fb      	ldr	r3, [r7, #12]
 80041ec:	88fa      	ldrh	r2, [r7, #6]
 80041ee:	859a      	strh	r2, [r3, #44]	@ 0x2c
    huart->RxXferCount = Size;
 80041f0:	68fb      	ldr	r3, [r7, #12]
 80041f2:	88fa      	ldrh	r2, [r7, #6]
 80041f4:	85da      	strh	r2, [r3, #46]	@ 0x2e

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80041f6:	68fb      	ldr	r3, [r7, #12]
 80041f8:	2200      	movs	r2, #0
 80041fa:	63da      	str	r2, [r3, #60]	@ 0x3c
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 80041fc:	68fb      	ldr	r3, [r7, #12]
 80041fe:	2222      	movs	r2, #34	@ 0x22
 8004200:	f883 203a 	strb.w	r2, [r3, #58]	@ 0x3a

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 8004204:	68fb      	ldr	r3, [r7, #12]
 8004206:	2200      	movs	r2, #0
 8004208:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38

    /* Enable the UART Parity Error Interrupt */
    __HAL_UART_ENABLE_IT(huart, UART_IT_PE);
 800420c:	68fb      	ldr	r3, [r7, #12]
 800420e:	681b      	ldr	r3, [r3, #0]
 8004210:	68da      	ldr	r2, [r3, #12]
 8004212:	68fb      	ldr	r3, [r7, #12]
 8004214:	681b      	ldr	r3, [r3, #0]
 8004216:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 800421a:	60da      	str	r2, [r3, #12]

    /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
    __HAL_UART_ENABLE_IT(huart, UART_IT_ERR);
 800421c:	68fb      	ldr	r3, [r7, #12]
 800421e:	681b      	ldr	r3, [r3, #0]
 8004220:	695a      	ldr	r2, [r3, #20]
 8004222:	68fb      	ldr	r3, [r7, #12]
 8004224:	681b      	ldr	r3, [r3, #0]
 8004226:	f042 0201 	orr.w	r2, r2, #1
 800422a:	615a      	str	r2, [r3, #20]

    /* Enable the UART Data Register not empty Interrupt */
    __HAL_UART_ENABLE_IT(huart, UART_IT_RXNE);
 800422c:	68fb      	ldr	r3, [r7, #12]
 800422e:	681b      	ldr	r3, [r3, #0]
 8004230:	68da      	ldr	r2, [r3, #12]
 8004232:	68fb      	ldr	r3, [r7, #12]
 8004234:	681b      	ldr	r3, [r3, #0]
 8004236:	f042 0220 	orr.w	r2, r2, #32
 800423a:	60da      	str	r2, [r3, #12]

    return HAL_OK;
 800423c:	2300      	movs	r3, #0
 800423e:	e000      	b.n	8004242 <HAL_UART_Receive_IT+0x9e>
  }
  else
  {
    return HAL_BUSY;
 8004240:	2302      	movs	r3, #2
  }
}
 8004242:	4618      	mov	r0, r3
 8004244:	3714      	adds	r7, #20
 8004246:	46bd      	mov	sp, r7
 8004248:	f85d 7b04 	ldr.w	r7, [sp], #4
 800424c:	4770      	bx	lr
	...

08004250 <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8004250:	b580      	push	{r7, lr}
 8004252:	b088      	sub	sp, #32
 8004254:	af00      	add	r7, sp, #0
 8004256:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 8004258:	687b      	ldr	r3, [r7, #4]
 800425a:	681b      	ldr	r3, [r3, #0]
 800425c:	681b      	ldr	r3, [r3, #0]
 800425e:	61fb      	str	r3, [r7, #28]
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8004260:	687b      	ldr	r3, [r7, #4]
 8004262:	681b      	ldr	r3, [r3, #0]
 8004264:	68db      	ldr	r3, [r3, #12]
 8004266:	61bb      	str	r3, [r7, #24]
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8004268:	687b      	ldr	r3, [r7, #4]
 800426a:	681b      	ldr	r3, [r3, #0]
 800426c:	695b      	ldr	r3, [r3, #20]
 800426e:	617b      	str	r3, [r7, #20]
  uint32_t errorflags = 0x00U;
 8004270:	2300      	movs	r3, #0
 8004272:	613b      	str	r3, [r7, #16]
  uint32_t dmarequest = 0x00U;
 8004274:	2300      	movs	r3, #0
 8004276:	60fb      	str	r3, [r7, #12]

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 8004278:	69fb      	ldr	r3, [r7, #28]
 800427a:	f003 030f 	and.w	r3, r3, #15
 800427e:	613b      	str	r3, [r7, #16]
  if (errorflags == RESET)
 8004280:	693b      	ldr	r3, [r7, #16]
 8004282:	2b00      	cmp	r3, #0
 8004284:	d10d      	bne.n	80042a2 <HAL_UART_IRQHandler+0x52>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8004286:	69fb      	ldr	r3, [r7, #28]
 8004288:	f003 0320 	and.w	r3, r3, #32
 800428c:	2b00      	cmp	r3, #0
 800428e:	d008      	beq.n	80042a2 <HAL_UART_IRQHandler+0x52>
 8004290:	69bb      	ldr	r3, [r7, #24]
 8004292:	f003 0320 	and.w	r3, r3, #32
 8004296:	2b00      	cmp	r3, #0
 8004298:	d003      	beq.n	80042a2 <HAL_UART_IRQHandler+0x52>
    {
      UART_Receive_IT(huart);
 800429a:	6878      	ldr	r0, [r7, #4]
 800429c:	f000 f9aa 	bl	80045f4 <UART_Receive_IT>
      return;
 80042a0:	e0d0      	b.n	8004444 <HAL_UART_IRQHandler+0x1f4>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET) || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 80042a2:	693b      	ldr	r3, [r7, #16]
 80042a4:	2b00      	cmp	r3, #0
 80042a6:	f000 80b0 	beq.w	800440a <HAL_UART_IRQHandler+0x1ba>
 80042aa:	697b      	ldr	r3, [r7, #20]
 80042ac:	f003 0301 	and.w	r3, r3, #1
 80042b0:	2b00      	cmp	r3, #0
 80042b2:	d105      	bne.n	80042c0 <HAL_UART_IRQHandler+0x70>
 80042b4:	69bb      	ldr	r3, [r7, #24]
 80042b6:	f403 7390 	and.w	r3, r3, #288	@ 0x120
 80042ba:	2b00      	cmp	r3, #0
 80042bc:	f000 80a5 	beq.w	800440a <HAL_UART_IRQHandler+0x1ba>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 80042c0:	69fb      	ldr	r3, [r7, #28]
 80042c2:	f003 0301 	and.w	r3, r3, #1
 80042c6:	2b00      	cmp	r3, #0
 80042c8:	d00a      	beq.n	80042e0 <HAL_UART_IRQHandler+0x90>
 80042ca:	69bb      	ldr	r3, [r7, #24]
 80042cc:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80042d0:	2b00      	cmp	r3, #0
 80042d2:	d005      	beq.n	80042e0 <HAL_UART_IRQHandler+0x90>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 80042d4:	687b      	ldr	r3, [r7, #4]
 80042d6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80042d8:	f043 0201 	orr.w	r2, r3, #1
 80042dc:	687b      	ldr	r3, [r7, #4]
 80042de:	63da      	str	r2, [r3, #60]	@ 0x3c
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 80042e0:	69fb      	ldr	r3, [r7, #28]
 80042e2:	f003 0304 	and.w	r3, r3, #4
 80042e6:	2b00      	cmp	r3, #0
 80042e8:	d00a      	beq.n	8004300 <HAL_UART_IRQHandler+0xb0>
 80042ea:	697b      	ldr	r3, [r7, #20]
 80042ec:	f003 0301 	and.w	r3, r3, #1
 80042f0:	2b00      	cmp	r3, #0
 80042f2:	d005      	beq.n	8004300 <HAL_UART_IRQHandler+0xb0>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 80042f4:	687b      	ldr	r3, [r7, #4]
 80042f6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80042f8:	f043 0202 	orr.w	r2, r3, #2
 80042fc:	687b      	ldr	r3, [r7, #4]
 80042fe:	63da      	str	r2, [r3, #60]	@ 0x3c
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8004300:	69fb      	ldr	r3, [r7, #28]
 8004302:	f003 0302 	and.w	r3, r3, #2
 8004306:	2b00      	cmp	r3, #0
 8004308:	d00a      	beq.n	8004320 <HAL_UART_IRQHandler+0xd0>
 800430a:	697b      	ldr	r3, [r7, #20]
 800430c:	f003 0301 	and.w	r3, r3, #1
 8004310:	2b00      	cmp	r3, #0
 8004312:	d005      	beq.n	8004320 <HAL_UART_IRQHandler+0xd0>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8004314:	687b      	ldr	r3, [r7, #4]
 8004316:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004318:	f043 0204 	orr.w	r2, r3, #4
 800431c:	687b      	ldr	r3, [r7, #4]
 800431e:	63da      	str	r2, [r3, #60]	@ 0x3c
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET) || ((cr3its & USART_CR3_EIE) != RESET)))
 8004320:	69fb      	ldr	r3, [r7, #28]
 8004322:	f003 0308 	and.w	r3, r3, #8
 8004326:	2b00      	cmp	r3, #0
 8004328:	d00f      	beq.n	800434a <HAL_UART_IRQHandler+0xfa>
 800432a:	69bb      	ldr	r3, [r7, #24]
 800432c:	f003 0320 	and.w	r3, r3, #32
 8004330:	2b00      	cmp	r3, #0
 8004332:	d104      	bne.n	800433e <HAL_UART_IRQHandler+0xee>
 8004334:	697b      	ldr	r3, [r7, #20]
 8004336:	f003 0301 	and.w	r3, r3, #1
 800433a:	2b00      	cmp	r3, #0
 800433c:	d005      	beq.n	800434a <HAL_UART_IRQHandler+0xfa>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 800433e:	687b      	ldr	r3, [r7, #4]
 8004340:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004342:	f043 0208 	orr.w	r2, r3, #8
 8004346:	687b      	ldr	r3, [r7, #4]
 8004348:	63da      	str	r2, [r3, #60]	@ 0x3c
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 800434a:	687b      	ldr	r3, [r7, #4]
 800434c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800434e:	2b00      	cmp	r3, #0
 8004350:	d077      	beq.n	8004442 <HAL_UART_IRQHandler+0x1f2>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8004352:	69fb      	ldr	r3, [r7, #28]
 8004354:	f003 0320 	and.w	r3, r3, #32
 8004358:	2b00      	cmp	r3, #0
 800435a:	d007      	beq.n	800436c <HAL_UART_IRQHandler+0x11c>
 800435c:	69bb      	ldr	r3, [r7, #24]
 800435e:	f003 0320 	and.w	r3, r3, #32
 8004362:	2b00      	cmp	r3, #0
 8004364:	d002      	beq.n	800436c <HAL_UART_IRQHandler+0x11c>
      {
        UART_Receive_IT(huart);
 8004366:	6878      	ldr	r0, [r7, #4]
 8004368:	f000 f944 	bl	80045f4 <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 800436c:	687b      	ldr	r3, [r7, #4]
 800436e:	681b      	ldr	r3, [r3, #0]
 8004370:	695b      	ldr	r3, [r3, #20]
 8004372:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004376:	2b40      	cmp	r3, #64	@ 0x40
 8004378:	bf0c      	ite	eq
 800437a:	2301      	moveq	r3, #1
 800437c:	2300      	movne	r3, #0
 800437e:	b2db      	uxtb	r3, r3
 8004380:	60fb      	str	r3, [r7, #12]
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 8004382:	687b      	ldr	r3, [r7, #4]
 8004384:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004386:	f003 0308 	and.w	r3, r3, #8
 800438a:	2b00      	cmp	r3, #0
 800438c:	d102      	bne.n	8004394 <HAL_UART_IRQHandler+0x144>
 800438e:	68fb      	ldr	r3, [r7, #12]
 8004390:	2b00      	cmp	r3, #0
 8004392:	d031      	beq.n	80043f8 <HAL_UART_IRQHandler+0x1a8>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8004394:	6878      	ldr	r0, [r7, #4]
 8004396:	f000 f88d 	bl	80044b4 <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800439a:	687b      	ldr	r3, [r7, #4]
 800439c:	681b      	ldr	r3, [r3, #0]
 800439e:	695b      	ldr	r3, [r3, #20]
 80043a0:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80043a4:	2b40      	cmp	r3, #64	@ 0x40
 80043a6:	d123      	bne.n	80043f0 <HAL_UART_IRQHandler+0x1a0>
        {
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80043a8:	687b      	ldr	r3, [r7, #4]
 80043aa:	681b      	ldr	r3, [r3, #0]
 80043ac:	695a      	ldr	r2, [r3, #20]
 80043ae:	687b      	ldr	r3, [r7, #4]
 80043b0:	681b      	ldr	r3, [r3, #0]
 80043b2:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 80043b6:	615a      	str	r2, [r3, #20]

          /* Abort the UART DMA Rx stream */
          if (huart->hdmarx != NULL)
 80043b8:	687b      	ldr	r3, [r7, #4]
 80043ba:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80043bc:	2b00      	cmp	r3, #0
 80043be:	d013      	beq.n	80043e8 <HAL_UART_IRQHandler+0x198>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 80043c0:	687b      	ldr	r3, [r7, #4]
 80043c2:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80043c4:	4a21      	ldr	r2, [pc, #132]	@ (800444c <HAL_UART_IRQHandler+0x1fc>)
 80043c6:	651a      	str	r2, [r3, #80]	@ 0x50
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 80043c8:	687b      	ldr	r3, [r7, #4]
 80043ca:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80043cc:	4618      	mov	r0, r3
 80043ce:	f7fe f995 	bl	80026fc <HAL_DMA_Abort_IT>
 80043d2:	4603      	mov	r3, r0
 80043d4:	2b00      	cmp	r3, #0
 80043d6:	d016      	beq.n	8004406 <HAL_UART_IRQHandler+0x1b6>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 80043d8:	687b      	ldr	r3, [r7, #4]
 80043da:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80043dc:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80043de:	687a      	ldr	r2, [r7, #4]
 80043e0:	6b52      	ldr	r2, [r2, #52]	@ 0x34
 80043e2:	4610      	mov	r0, r2
 80043e4:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80043e6:	e00e      	b.n	8004406 <HAL_UART_IRQHandler+0x1b6>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 80043e8:	6878      	ldr	r0, [r7, #4]
 80043ea:	f000 f83b 	bl	8004464 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80043ee:	e00a      	b.n	8004406 <HAL_UART_IRQHandler+0x1b6>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 80043f0:	6878      	ldr	r0, [r7, #4]
 80043f2:	f000 f837 	bl	8004464 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80043f6:	e006      	b.n	8004406 <HAL_UART_IRQHandler+0x1b6>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 80043f8:	6878      	ldr	r0, [r7, #4]
 80043fa:	f000 f833 	bl	8004464 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 80043fe:	687b      	ldr	r3, [r7, #4]
 8004400:	2200      	movs	r2, #0
 8004402:	63da      	str	r2, [r3, #60]	@ 0x3c
      }
    }
    return;
 8004404:	e01d      	b.n	8004442 <HAL_UART_IRQHandler+0x1f2>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004406:	bf00      	nop
    return;
 8004408:	e01b      	b.n	8004442 <HAL_UART_IRQHandler+0x1f2>
  } /* End if some error occurs */

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 800440a:	69fb      	ldr	r3, [r7, #28]
 800440c:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004410:	2b00      	cmp	r3, #0
 8004412:	d008      	beq.n	8004426 <HAL_UART_IRQHandler+0x1d6>
 8004414:	69bb      	ldr	r3, [r7, #24]
 8004416:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800441a:	2b00      	cmp	r3, #0
 800441c:	d003      	beq.n	8004426 <HAL_UART_IRQHandler+0x1d6>
  {
    UART_Transmit_IT(huart);
 800441e:	6878      	ldr	r0, [r7, #4]
 8004420:	f000 f87a 	bl	8004518 <UART_Transmit_IT>
    return;
 8004424:	e00e      	b.n	8004444 <HAL_UART_IRQHandler+0x1f4>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 8004426:	69fb      	ldr	r3, [r7, #28]
 8004428:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800442c:	2b00      	cmp	r3, #0
 800442e:	d009      	beq.n	8004444 <HAL_UART_IRQHandler+0x1f4>
 8004430:	69bb      	ldr	r3, [r7, #24]
 8004432:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004436:	2b00      	cmp	r3, #0
 8004438:	d004      	beq.n	8004444 <HAL_UART_IRQHandler+0x1f4>
  {
    UART_EndTransmit_IT(huart);
 800443a:	6878      	ldr	r0, [r7, #4]
 800443c:	f000 f8c2 	bl	80045c4 <UART_EndTransmit_IT>
    return;
 8004440:	e000      	b.n	8004444 <HAL_UART_IRQHandler+0x1f4>
    return;
 8004442:	bf00      	nop
  }
}
 8004444:	3720      	adds	r7, #32
 8004446:	46bd      	mov	sp, r7
 8004448:	bd80      	pop	{r7, pc}
 800444a:	bf00      	nop
 800444c:	080044f1 	.word	0x080044f1

08004450 <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8004450:	b480      	push	{r7}
 8004452:	b083      	sub	sp, #12
 8004454:	af00      	add	r7, sp, #0
 8004456:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 8004458:	bf00      	nop
 800445a:	370c      	adds	r7, #12
 800445c:	46bd      	mov	sp, r7
 800445e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004462:	4770      	bx	lr

08004464 <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8004464:	b480      	push	{r7}
 8004466:	b083      	sub	sp, #12
 8004468:	af00      	add	r7, sp, #0
 800446a:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 800446c:	bf00      	nop
 800446e:	370c      	adds	r7, #12
 8004470:	46bd      	mov	sp, r7
 8004472:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004476:	4770      	bx	lr

08004478 <HAL_UART_GetState>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL state
  */
HAL_UART_StateTypeDef HAL_UART_GetState(UART_HandleTypeDef *huart)
{
 8004478:	b480      	push	{r7}
 800447a:	b085      	sub	sp, #20
 800447c:	af00      	add	r7, sp, #0
 800447e:	6078      	str	r0, [r7, #4]
  uint32_t temp1 = 0x00U, temp2 = 0x00U;
 8004480:	2300      	movs	r3, #0
 8004482:	60fb      	str	r3, [r7, #12]
 8004484:	2300      	movs	r3, #0
 8004486:	60bb      	str	r3, [r7, #8]
  temp1 = huart->gState;
 8004488:	687b      	ldr	r3, [r7, #4]
 800448a:	f893 3039 	ldrb.w	r3, [r3, #57]	@ 0x39
 800448e:	b2db      	uxtb	r3, r3
 8004490:	60fb      	str	r3, [r7, #12]
  temp2 = huart->RxState;
 8004492:	687b      	ldr	r3, [r7, #4]
 8004494:	f893 303a 	ldrb.w	r3, [r3, #58]	@ 0x3a
 8004498:	b2db      	uxtb	r3, r3
 800449a:	60bb      	str	r3, [r7, #8]

  return (HAL_UART_StateTypeDef)(temp1 | temp2);
 800449c:	68fb      	ldr	r3, [r7, #12]
 800449e:	b2da      	uxtb	r2, r3
 80044a0:	68bb      	ldr	r3, [r7, #8]
 80044a2:	b2db      	uxtb	r3, r3
 80044a4:	4313      	orrs	r3, r2
 80044a6:	b2db      	uxtb	r3, r3
}
 80044a8:	4618      	mov	r0, r3
 80044aa:	3714      	adds	r7, #20
 80044ac:	46bd      	mov	sp, r7
 80044ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80044b2:	4770      	bx	lr

080044b4 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 80044b4:	b480      	push	{r7}
 80044b6:	b083      	sub	sp, #12
 80044b8:	af00      	add	r7, sp, #0
 80044ba:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80044bc:	687b      	ldr	r3, [r7, #4]
 80044be:	681b      	ldr	r3, [r3, #0]
 80044c0:	68da      	ldr	r2, [r3, #12]
 80044c2:	687b      	ldr	r3, [r7, #4]
 80044c4:	681b      	ldr	r3, [r3, #0]
 80044c6:	f422 7290 	bic.w	r2, r2, #288	@ 0x120
 80044ca:	60da      	str	r2, [r3, #12]
  CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80044cc:	687b      	ldr	r3, [r7, #4]
 80044ce:	681b      	ldr	r3, [r3, #0]
 80044d0:	695a      	ldr	r2, [r3, #20]
 80044d2:	687b      	ldr	r3, [r7, #4]
 80044d4:	681b      	ldr	r3, [r3, #0]
 80044d6:	f022 0201 	bic.w	r2, r2, #1
 80044da:	615a      	str	r2, [r3, #20]

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 80044dc:	687b      	ldr	r3, [r7, #4]
 80044de:	2220      	movs	r2, #32
 80044e0:	f883 203a 	strb.w	r2, [r3, #58]	@ 0x3a
}
 80044e4:	bf00      	nop
 80044e6:	370c      	adds	r7, #12
 80044e8:	46bd      	mov	sp, r7
 80044ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80044ee:	4770      	bx	lr

080044f0 <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 80044f0:	b580      	push	{r7, lr}
 80044f2:	b084      	sub	sp, #16
 80044f4:	af00      	add	r7, sp, #0
 80044f6:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80044f8:	687b      	ldr	r3, [r7, #4]
 80044fa:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80044fc:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 80044fe:	68fb      	ldr	r3, [r7, #12]
 8004500:	2200      	movs	r2, #0
 8004502:	85da      	strh	r2, [r3, #46]	@ 0x2e
  huart->TxXferCount = 0x00U;
 8004504:	68fb      	ldr	r3, [r7, #12]
 8004506:	2200      	movs	r2, #0
 8004508:	84da      	strh	r2, [r3, #38]	@ 0x26
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 800450a:	68f8      	ldr	r0, [r7, #12]
 800450c:	f7ff ffaa 	bl	8004464 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8004510:	bf00      	nop
 8004512:	3710      	adds	r7, #16
 8004514:	46bd      	mov	sp, r7
 8004516:	bd80      	pop	{r7, pc}

08004518 <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 8004518:	b480      	push	{r7}
 800451a:	b085      	sub	sp, #20
 800451c:	af00      	add	r7, sp, #0
 800451e:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 8004520:	687b      	ldr	r3, [r7, #4]
 8004522:	f893 3039 	ldrb.w	r3, [r3, #57]	@ 0x39
 8004526:	b2db      	uxtb	r3, r3
 8004528:	2b21      	cmp	r3, #33	@ 0x21
 800452a:	d144      	bne.n	80045b6 <UART_Transmit_IT+0x9e>
  {
    if (huart->Init.WordLength == UART_WORDLENGTH_9B)
 800452c:	687b      	ldr	r3, [r7, #4]
 800452e:	689b      	ldr	r3, [r3, #8]
 8004530:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8004534:	d11a      	bne.n	800456c <UART_Transmit_IT+0x54>
    {
      tmp = (uint16_t *) huart->pTxBuffPtr;
 8004536:	687b      	ldr	r3, [r7, #4]
 8004538:	6a1b      	ldr	r3, [r3, #32]
 800453a:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 800453c:	68fb      	ldr	r3, [r7, #12]
 800453e:	881b      	ldrh	r3, [r3, #0]
 8004540:	461a      	mov	r2, r3
 8004542:	687b      	ldr	r3, [r7, #4]
 8004544:	681b      	ldr	r3, [r3, #0]
 8004546:	f3c2 0208 	ubfx	r2, r2, #0, #9
 800454a:	605a      	str	r2, [r3, #4]
      if (huart->Init.Parity == UART_PARITY_NONE)
 800454c:	687b      	ldr	r3, [r7, #4]
 800454e:	691b      	ldr	r3, [r3, #16]
 8004550:	2b00      	cmp	r3, #0
 8004552:	d105      	bne.n	8004560 <UART_Transmit_IT+0x48>
      {
        huart->pTxBuffPtr += 2U;
 8004554:	687b      	ldr	r3, [r7, #4]
 8004556:	6a1b      	ldr	r3, [r3, #32]
 8004558:	1c9a      	adds	r2, r3, #2
 800455a:	687b      	ldr	r3, [r7, #4]
 800455c:	621a      	str	r2, [r3, #32]
 800455e:	e00e      	b.n	800457e <UART_Transmit_IT+0x66>
      }
      else
      {
        huart->pTxBuffPtr += 1U;
 8004560:	687b      	ldr	r3, [r7, #4]
 8004562:	6a1b      	ldr	r3, [r3, #32]
 8004564:	1c5a      	adds	r2, r3, #1
 8004566:	687b      	ldr	r3, [r7, #4]
 8004568:	621a      	str	r2, [r3, #32]
 800456a:	e008      	b.n	800457e <UART_Transmit_IT+0x66>
      }
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 800456c:	687b      	ldr	r3, [r7, #4]
 800456e:	6a1b      	ldr	r3, [r3, #32]
 8004570:	1c59      	adds	r1, r3, #1
 8004572:	687a      	ldr	r2, [r7, #4]
 8004574:	6211      	str	r1, [r2, #32]
 8004576:	781a      	ldrb	r2, [r3, #0]
 8004578:	687b      	ldr	r3, [r7, #4]
 800457a:	681b      	ldr	r3, [r3, #0]
 800457c:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 800457e:	687b      	ldr	r3, [r7, #4]
 8004580:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8004582:	b29b      	uxth	r3, r3
 8004584:	3b01      	subs	r3, #1
 8004586:	b29b      	uxth	r3, r3
 8004588:	687a      	ldr	r2, [r7, #4]
 800458a:	4619      	mov	r1, r3
 800458c:	84d1      	strh	r1, [r2, #38]	@ 0x26
 800458e:	2b00      	cmp	r3, #0
 8004590:	d10f      	bne.n	80045b2 <UART_Transmit_IT+0x9a>
    {
      /* Disable the UART Transmit Complete Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 8004592:	687b      	ldr	r3, [r7, #4]
 8004594:	681b      	ldr	r3, [r3, #0]
 8004596:	68da      	ldr	r2, [r3, #12]
 8004598:	687b      	ldr	r3, [r7, #4]
 800459a:	681b      	ldr	r3, [r3, #0]
 800459c:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 80045a0:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 80045a2:	687b      	ldr	r3, [r7, #4]
 80045a4:	681b      	ldr	r3, [r3, #0]
 80045a6:	68da      	ldr	r2, [r3, #12]
 80045a8:	687b      	ldr	r3, [r7, #4]
 80045aa:	681b      	ldr	r3, [r3, #0]
 80045ac:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 80045b0:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 80045b2:	2300      	movs	r3, #0
 80045b4:	e000      	b.n	80045b8 <UART_Transmit_IT+0xa0>
  }
  else
  {
    return HAL_BUSY;
 80045b6:	2302      	movs	r3, #2
  }
}
 80045b8:	4618      	mov	r0, r3
 80045ba:	3714      	adds	r7, #20
 80045bc:	46bd      	mov	sp, r7
 80045be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80045c2:	4770      	bx	lr

080045c4 <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 80045c4:	b580      	push	{r7, lr}
 80045c6:	b082      	sub	sp, #8
 80045c8:	af00      	add	r7, sp, #0
 80045ca:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 80045cc:	687b      	ldr	r3, [r7, #4]
 80045ce:	681b      	ldr	r3, [r3, #0]
 80045d0:	68da      	ldr	r2, [r3, #12]
 80045d2:	687b      	ldr	r3, [r7, #4]
 80045d4:	681b      	ldr	r3, [r3, #0]
 80045d6:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 80045da:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 80045dc:	687b      	ldr	r3, [r7, #4]
 80045de:	2220      	movs	r2, #32
 80045e0:	f883 2039 	strb.w	r2, [r3, #57]	@ 0x39
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 80045e4:	6878      	ldr	r0, [r7, #4]
 80045e6:	f7ff ff33 	bl	8004450 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 80045ea:	2300      	movs	r3, #0
}
 80045ec:	4618      	mov	r0, r3
 80045ee:	3708      	adds	r7, #8
 80045f0:	46bd      	mov	sp, r7
 80045f2:	bd80      	pop	{r7, pc}

080045f4 <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 80045f4:	b580      	push	{r7, lr}
 80045f6:	b084      	sub	sp, #16
 80045f8:	af00      	add	r7, sp, #0
 80045fa:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 80045fc:	687b      	ldr	r3, [r7, #4]
 80045fe:	f893 303a 	ldrb.w	r3, [r3, #58]	@ 0x3a
 8004602:	b2db      	uxtb	r3, r3
 8004604:	2b22      	cmp	r3, #34	@ 0x22
 8004606:	d171      	bne.n	80046ec <UART_Receive_IT+0xf8>
  {
    if (huart->Init.WordLength == UART_WORDLENGTH_9B)
 8004608:	687b      	ldr	r3, [r7, #4]
 800460a:	689b      	ldr	r3, [r3, #8]
 800460c:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8004610:	d123      	bne.n	800465a <UART_Receive_IT+0x66>
    {
      tmp = (uint16_t *) huart->pRxBuffPtr;
 8004612:	687b      	ldr	r3, [r7, #4]
 8004614:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004616:	60fb      	str	r3, [r7, #12]
      if (huart->Init.Parity == UART_PARITY_NONE)
 8004618:	687b      	ldr	r3, [r7, #4]
 800461a:	691b      	ldr	r3, [r3, #16]
 800461c:	2b00      	cmp	r3, #0
 800461e:	d10e      	bne.n	800463e <UART_Receive_IT+0x4a>
      {
        *tmp = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 8004620:	687b      	ldr	r3, [r7, #4]
 8004622:	681b      	ldr	r3, [r3, #0]
 8004624:	685b      	ldr	r3, [r3, #4]
 8004626:	b29b      	uxth	r3, r3
 8004628:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800462c:	b29a      	uxth	r2, r3
 800462e:	68fb      	ldr	r3, [r7, #12]
 8004630:	801a      	strh	r2, [r3, #0]
        huart->pRxBuffPtr += 2U;
 8004632:	687b      	ldr	r3, [r7, #4]
 8004634:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004636:	1c9a      	adds	r2, r3, #2
 8004638:	687b      	ldr	r3, [r7, #4]
 800463a:	629a      	str	r2, [r3, #40]	@ 0x28
 800463c:	e029      	b.n	8004692 <UART_Receive_IT+0x9e>
      }
      else
      {
        *tmp = (uint16_t)(huart->Instance->DR & (uint16_t)0x00FF);
 800463e:	687b      	ldr	r3, [r7, #4]
 8004640:	681b      	ldr	r3, [r3, #0]
 8004642:	685b      	ldr	r3, [r3, #4]
 8004644:	b29b      	uxth	r3, r3
 8004646:	b2db      	uxtb	r3, r3
 8004648:	b29a      	uxth	r2, r3
 800464a:	68fb      	ldr	r3, [r7, #12]
 800464c:	801a      	strh	r2, [r3, #0]
        huart->pRxBuffPtr += 1U;
 800464e:	687b      	ldr	r3, [r7, #4]
 8004650:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004652:	1c5a      	adds	r2, r3, #1
 8004654:	687b      	ldr	r3, [r7, #4]
 8004656:	629a      	str	r2, [r3, #40]	@ 0x28
 8004658:	e01b      	b.n	8004692 <UART_Receive_IT+0x9e>
      }
    }
    else
    {
      if (huart->Init.Parity == UART_PARITY_NONE)
 800465a:	687b      	ldr	r3, [r7, #4]
 800465c:	691b      	ldr	r3, [r3, #16]
 800465e:	2b00      	cmp	r3, #0
 8004660:	d10a      	bne.n	8004678 <UART_Receive_IT+0x84>
      {
        *huart->pRxBuffPtr++ = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 8004662:	687b      	ldr	r3, [r7, #4]
 8004664:	681b      	ldr	r3, [r3, #0]
 8004666:	6858      	ldr	r0, [r3, #4]
 8004668:	687b      	ldr	r3, [r7, #4]
 800466a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800466c:	1c59      	adds	r1, r3, #1
 800466e:	687a      	ldr	r2, [r7, #4]
 8004670:	6291      	str	r1, [r2, #40]	@ 0x28
 8004672:	b2c2      	uxtb	r2, r0
 8004674:	701a      	strb	r2, [r3, #0]
 8004676:	e00c      	b.n	8004692 <UART_Receive_IT+0x9e>
      }
      else
      {
        *huart->pRxBuffPtr++ = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 8004678:	687b      	ldr	r3, [r7, #4]
 800467a:	681b      	ldr	r3, [r3, #0]
 800467c:	685b      	ldr	r3, [r3, #4]
 800467e:	b2da      	uxtb	r2, r3
 8004680:	687b      	ldr	r3, [r7, #4]
 8004682:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004684:	1c58      	adds	r0, r3, #1
 8004686:	6879      	ldr	r1, [r7, #4]
 8004688:	6288      	str	r0, [r1, #40]	@ 0x28
 800468a:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 800468e:	b2d2      	uxtb	r2, r2
 8004690:	701a      	strb	r2, [r3, #0]
      }
    }

    if (--huart->RxXferCount == 0U)
 8004692:	687b      	ldr	r3, [r7, #4]
 8004694:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8004696:	b29b      	uxth	r3, r3
 8004698:	3b01      	subs	r3, #1
 800469a:	b29b      	uxth	r3, r3
 800469c:	687a      	ldr	r2, [r7, #4]
 800469e:	4619      	mov	r1, r3
 80046a0:	85d1      	strh	r1, [r2, #46]	@ 0x2e
 80046a2:	2b00      	cmp	r3, #0
 80046a4:	d120      	bne.n	80046e8 <UART_Receive_IT+0xf4>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 80046a6:	687b      	ldr	r3, [r7, #4]
 80046a8:	681b      	ldr	r3, [r3, #0]
 80046aa:	68da      	ldr	r2, [r3, #12]
 80046ac:	687b      	ldr	r3, [r7, #4]
 80046ae:	681b      	ldr	r3, [r3, #0]
 80046b0:	f022 0220 	bic.w	r2, r2, #32
 80046b4:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 80046b6:	687b      	ldr	r3, [r7, #4]
 80046b8:	681b      	ldr	r3, [r3, #0]
 80046ba:	68da      	ldr	r2, [r3, #12]
 80046bc:	687b      	ldr	r3, [r7, #4]
 80046be:	681b      	ldr	r3, [r3, #0]
 80046c0:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 80046c4:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 80046c6:	687b      	ldr	r3, [r7, #4]
 80046c8:	681b      	ldr	r3, [r3, #0]
 80046ca:	695a      	ldr	r2, [r3, #20]
 80046cc:	687b      	ldr	r3, [r7, #4]
 80046ce:	681b      	ldr	r3, [r3, #0]
 80046d0:	f022 0201 	bic.w	r2, r2, #1
 80046d4:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 80046d6:	687b      	ldr	r3, [r7, #4]
 80046d8:	2220      	movs	r2, #32
 80046da:	f883 203a 	strb.w	r2, [r3, #58]	@ 0x3a
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
      /*Call registered Rx complete callback*/
      huart->RxCpltCallback(huart);
#else
      /*Call legacy weak Rx complete callback*/
      HAL_UART_RxCpltCallback(huart);
 80046de:	6878      	ldr	r0, [r7, #4]
 80046e0:	f7fd fd9c 	bl	800221c <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

      return HAL_OK;
 80046e4:	2300      	movs	r3, #0
 80046e6:	e002      	b.n	80046ee <UART_Receive_IT+0xfa>
    }
    return HAL_OK;
 80046e8:	2300      	movs	r3, #0
 80046ea:	e000      	b.n	80046ee <UART_Receive_IT+0xfa>
  }
  else
  {
    return HAL_BUSY;
 80046ec:	2302      	movs	r3, #2
  }
}
 80046ee:	4618      	mov	r0, r3
 80046f0:	3710      	adds	r7, #16
 80046f2:	46bd      	mov	sp, r7
 80046f4:	bd80      	pop	{r7, pc}
	...

080046f8 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 80046f8:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80046fc:	f5ad 7d02 	sub.w	sp, sp, #520	@ 0x208
 8004700:	af00      	add	r7, sp, #0
 8004702:	f8c7 01fc 	str.w	r0, [r7, #508]	@ 0x1fc
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8004706:	f8d7 31fc 	ldr.w	r3, [r7, #508]	@ 0x1fc
 800470a:	681b      	ldr	r3, [r3, #0]
 800470c:	691b      	ldr	r3, [r3, #16]
 800470e:	f423 5040 	bic.w	r0, r3, #12288	@ 0x3000
 8004712:	f8d7 31fc 	ldr.w	r3, [r7, #508]	@ 0x1fc
 8004716:	68d9      	ldr	r1, [r3, #12]
 8004718:	f8d7 31fc 	ldr.w	r3, [r7, #508]	@ 0x1fc
 800471c:	681a      	ldr	r2, [r3, #0]
 800471e:	ea40 0301 	orr.w	r3, r0, r1
 8004722:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8004724:	f8d7 31fc 	ldr.w	r3, [r7, #508]	@ 0x1fc
 8004728:	689a      	ldr	r2, [r3, #8]
 800472a:	f8d7 31fc 	ldr.w	r3, [r7, #508]	@ 0x1fc
 800472e:	691b      	ldr	r3, [r3, #16]
 8004730:	431a      	orrs	r2, r3
 8004732:	f8d7 31fc 	ldr.w	r3, [r7, #508]	@ 0x1fc
 8004736:	695b      	ldr	r3, [r3, #20]
 8004738:	431a      	orrs	r2, r3
 800473a:	f8d7 31fc 	ldr.w	r3, [r7, #508]	@ 0x1fc
 800473e:	69db      	ldr	r3, [r3, #28]
 8004740:	4313      	orrs	r3, r2
 8004742:	f8c7 3204 	str.w	r3, [r7, #516]	@ 0x204
  MODIFY_REG(huart->Instance->CR1,
 8004746:	f8d7 31fc 	ldr.w	r3, [r7, #508]	@ 0x1fc
 800474a:	681b      	ldr	r3, [r3, #0]
 800474c:	68db      	ldr	r3, [r3, #12]
 800474e:	f423 4116 	bic.w	r1, r3, #38400	@ 0x9600
 8004752:	f021 010c 	bic.w	r1, r1, #12
 8004756:	f8d7 31fc 	ldr.w	r3, [r7, #508]	@ 0x1fc
 800475a:	681a      	ldr	r2, [r3, #0]
 800475c:	f8d7 3204 	ldr.w	r3, [r7, #516]	@ 0x204
 8004760:	430b      	orrs	r3, r1
 8004762:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8004764:	f8d7 31fc 	ldr.w	r3, [r7, #508]	@ 0x1fc
 8004768:	681b      	ldr	r3, [r3, #0]
 800476a:	695b      	ldr	r3, [r3, #20]
 800476c:	f423 7040 	bic.w	r0, r3, #768	@ 0x300
 8004770:	f8d7 31fc 	ldr.w	r3, [r7, #508]	@ 0x1fc
 8004774:	6999      	ldr	r1, [r3, #24]
 8004776:	f8d7 31fc 	ldr.w	r3, [r7, #508]	@ 0x1fc
 800477a:	681a      	ldr	r2, [r3, #0]
 800477c:	ea40 0301 	orr.w	r3, r0, r1
 8004780:	6153      	str	r3, [r2, #20]

  /* Check the Over Sampling */
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8004782:	f8d7 31fc 	ldr.w	r3, [r7, #508]	@ 0x1fc
 8004786:	69db      	ldr	r3, [r3, #28]
 8004788:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800478c:	f040 824a 	bne.w	8004c24 <UART_SetConfig+0x52c>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
      huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8004790:	f8d7 31fc 	ldr.w	r3, [r7, #508]	@ 0x1fc
 8004794:	681a      	ldr	r2, [r3, #0]
 8004796:	4b96      	ldr	r3, [pc, #600]	@ (80049f0 <UART_SetConfig+0x2f8>)
 8004798:	429a      	cmp	r2, r3
 800479a:	d006      	beq.n	80047aa <UART_SetConfig+0xb2>
 800479c:	f8d7 31fc 	ldr.w	r3, [r7, #508]	@ 0x1fc
 80047a0:	681a      	ldr	r2, [r3, #0]
 80047a2:	4b94      	ldr	r3, [pc, #592]	@ (80049f4 <UART_SetConfig+0x2fc>)
 80047a4:	429a      	cmp	r2, r3
 80047a6:	f040 8129 	bne.w	80049fc <UART_SetConfig+0x304>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 80047aa:	f7fe fe03 	bl	80033b4 <HAL_RCC_GetPCLK2Freq>
 80047ae:	f8c7 0200 	str.w	r0, [r7, #512]	@ 0x200
      huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 80047b2:	f8d7 3200 	ldr.w	r3, [r7, #512]	@ 0x200
 80047b6:	2200      	movs	r2, #0
 80047b8:	f8c7 31f0 	str.w	r3, [r7, #496]	@ 0x1f0
 80047bc:	f8c7 21f4 	str.w	r2, [r7, #500]	@ 0x1f4
 80047c0:	e9d7 457c 	ldrd	r4, r5, [r7, #496]	@ 0x1f0
 80047c4:	4622      	mov	r2, r4
 80047c6:	462b      	mov	r3, r5
 80047c8:	1891      	adds	r1, r2, r2
 80047ca:	f8c7 10d0 	str.w	r1, [r7, #208]	@ 0xd0
 80047ce:	415b      	adcs	r3, r3
 80047d0:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
 80047d4:	e9d7 2334 	ldrd	r2, r3, [r7, #208]	@ 0xd0
 80047d8:	4621      	mov	r1, r4
 80047da:	1851      	adds	r1, r2, r1
 80047dc:	f8c7 10c8 	str.w	r1, [r7, #200]	@ 0xc8
 80047e0:	4629      	mov	r1, r5
 80047e2:	414b      	adcs	r3, r1
 80047e4:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 80047e8:	f04f 0200 	mov.w	r2, #0
 80047ec:	f04f 0300 	mov.w	r3, #0
 80047f0:	e9d7 8932 	ldrd	r8, r9, [r7, #200]	@ 0xc8
 80047f4:	4649      	mov	r1, r9
 80047f6:	00cb      	lsls	r3, r1, #3
 80047f8:	4641      	mov	r1, r8
 80047fa:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 80047fe:	4641      	mov	r1, r8
 8004800:	00ca      	lsls	r2, r1, #3
 8004802:	4610      	mov	r0, r2
 8004804:	4619      	mov	r1, r3
 8004806:	4603      	mov	r3, r0
 8004808:	4622      	mov	r2, r4
 800480a:	189b      	adds	r3, r3, r2
 800480c:	f8c7 31e8 	str.w	r3, [r7, #488]	@ 0x1e8
 8004810:	462b      	mov	r3, r5
 8004812:	460a      	mov	r2, r1
 8004814:	eb42 0303 	adc.w	r3, r2, r3
 8004818:	f8c7 31ec 	str.w	r3, [r7, #492]	@ 0x1ec
 800481c:	f8d7 31fc 	ldr.w	r3, [r7, #508]	@ 0x1fc
 8004820:	685b      	ldr	r3, [r3, #4]
 8004822:	2200      	movs	r2, #0
 8004824:	f8c7 31e0 	str.w	r3, [r7, #480]	@ 0x1e0
 8004828:	f8c7 21e4 	str.w	r2, [r7, #484]	@ 0x1e4
 800482c:	e9d7 1278 	ldrd	r1, r2, [r7, #480]	@ 0x1e0
 8004830:	460b      	mov	r3, r1
 8004832:	18db      	adds	r3, r3, r3
 8004834:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8004838:	4613      	mov	r3, r2
 800483a:	eb42 0303 	adc.w	r3, r2, r3
 800483e:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 8004842:	e9d7 2330 	ldrd	r2, r3, [r7, #192]	@ 0xc0
 8004846:	e9d7 017a 	ldrd	r0, r1, [r7, #488]	@ 0x1e8
 800484a:	f7fb fd11 	bl	8000270 <__aeabi_uldivmod>
 800484e:	4602      	mov	r2, r0
 8004850:	460b      	mov	r3, r1
 8004852:	4b69      	ldr	r3, [pc, #420]	@ (80049f8 <UART_SetConfig+0x300>)
 8004854:	fba3 2302 	umull	r2, r3, r3, r2
 8004858:	095b      	lsrs	r3, r3, #5
 800485a:	011c      	lsls	r4, r3, #4
 800485c:	f8d7 3200 	ldr.w	r3, [r7, #512]	@ 0x200
 8004860:	2200      	movs	r2, #0
 8004862:	f8c7 31d8 	str.w	r3, [r7, #472]	@ 0x1d8
 8004866:	f8c7 21dc 	str.w	r2, [r7, #476]	@ 0x1dc
 800486a:	e9d7 8976 	ldrd	r8, r9, [r7, #472]	@ 0x1d8
 800486e:	4642      	mov	r2, r8
 8004870:	464b      	mov	r3, r9
 8004872:	1891      	adds	r1, r2, r2
 8004874:	f8c7 10b8 	str.w	r1, [r7, #184]	@ 0xb8
 8004878:	415b      	adcs	r3, r3
 800487a:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
 800487e:	e9d7 232e 	ldrd	r2, r3, [r7, #184]	@ 0xb8
 8004882:	4641      	mov	r1, r8
 8004884:	1851      	adds	r1, r2, r1
 8004886:	f8c7 10b0 	str.w	r1, [r7, #176]	@ 0xb0
 800488a:	4649      	mov	r1, r9
 800488c:	414b      	adcs	r3, r1
 800488e:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8004892:	f04f 0200 	mov.w	r2, #0
 8004896:	f04f 0300 	mov.w	r3, #0
 800489a:	e9d7 ab2c 	ldrd	sl, fp, [r7, #176]	@ 0xb0
 800489e:	4659      	mov	r1, fp
 80048a0:	00cb      	lsls	r3, r1, #3
 80048a2:	4651      	mov	r1, sl
 80048a4:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 80048a8:	4651      	mov	r1, sl
 80048aa:	00ca      	lsls	r2, r1, #3
 80048ac:	4610      	mov	r0, r2
 80048ae:	4619      	mov	r1, r3
 80048b0:	4603      	mov	r3, r0
 80048b2:	4642      	mov	r2, r8
 80048b4:	189b      	adds	r3, r3, r2
 80048b6:	f8c7 31d0 	str.w	r3, [r7, #464]	@ 0x1d0
 80048ba:	464b      	mov	r3, r9
 80048bc:	460a      	mov	r2, r1
 80048be:	eb42 0303 	adc.w	r3, r2, r3
 80048c2:	f8c7 31d4 	str.w	r3, [r7, #468]	@ 0x1d4
 80048c6:	f8d7 31fc 	ldr.w	r3, [r7, #508]	@ 0x1fc
 80048ca:	685b      	ldr	r3, [r3, #4]
 80048cc:	2200      	movs	r2, #0
 80048ce:	f8c7 31c8 	str.w	r3, [r7, #456]	@ 0x1c8
 80048d2:	f8c7 21cc 	str.w	r2, [r7, #460]	@ 0x1cc
 80048d6:	e9d7 1272 	ldrd	r1, r2, [r7, #456]	@ 0x1c8
 80048da:	460b      	mov	r3, r1
 80048dc:	18db      	adds	r3, r3, r3
 80048de:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 80048e2:	4613      	mov	r3, r2
 80048e4:	eb42 0303 	adc.w	r3, r2, r3
 80048e8:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 80048ec:	e9d7 232a 	ldrd	r2, r3, [r7, #168]	@ 0xa8
 80048f0:	e9d7 0174 	ldrd	r0, r1, [r7, #464]	@ 0x1d0
 80048f4:	f7fb fcbc 	bl	8000270 <__aeabi_uldivmod>
 80048f8:	4602      	mov	r2, r0
 80048fa:	460b      	mov	r3, r1
 80048fc:	4611      	mov	r1, r2
 80048fe:	4b3e      	ldr	r3, [pc, #248]	@ (80049f8 <UART_SetConfig+0x300>)
 8004900:	fba3 2301 	umull	r2, r3, r3, r1
 8004904:	095b      	lsrs	r3, r3, #5
 8004906:	2264      	movs	r2, #100	@ 0x64
 8004908:	fb02 f303 	mul.w	r3, r2, r3
 800490c:	1acb      	subs	r3, r1, r3
 800490e:	00db      	lsls	r3, r3, #3
 8004910:	f103 0232 	add.w	r2, r3, #50	@ 0x32
 8004914:	4b38      	ldr	r3, [pc, #224]	@ (80049f8 <UART_SetConfig+0x300>)
 8004916:	fba3 2302 	umull	r2, r3, r3, r2
 800491a:	095b      	lsrs	r3, r3, #5
 800491c:	005b      	lsls	r3, r3, #1
 800491e:	f403 73f8 	and.w	r3, r3, #496	@ 0x1f0
 8004922:	441c      	add	r4, r3
 8004924:	f8d7 3200 	ldr.w	r3, [r7, #512]	@ 0x200
 8004928:	2200      	movs	r2, #0
 800492a:	f8c7 31c0 	str.w	r3, [r7, #448]	@ 0x1c0
 800492e:	f8c7 21c4 	str.w	r2, [r7, #452]	@ 0x1c4
 8004932:	e9d7 8970 	ldrd	r8, r9, [r7, #448]	@ 0x1c0
 8004936:	4642      	mov	r2, r8
 8004938:	464b      	mov	r3, r9
 800493a:	1891      	adds	r1, r2, r2
 800493c:	f8c7 10a0 	str.w	r1, [r7, #160]	@ 0xa0
 8004940:	415b      	adcs	r3, r3
 8004942:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
 8004946:	e9d7 2328 	ldrd	r2, r3, [r7, #160]	@ 0xa0
 800494a:	4641      	mov	r1, r8
 800494c:	1851      	adds	r1, r2, r1
 800494e:	f8c7 1098 	str.w	r1, [r7, #152]	@ 0x98
 8004952:	4649      	mov	r1, r9
 8004954:	414b      	adcs	r3, r1
 8004956:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 800495a:	f04f 0200 	mov.w	r2, #0
 800495e:	f04f 0300 	mov.w	r3, #0
 8004962:	e9d7 ab26 	ldrd	sl, fp, [r7, #152]	@ 0x98
 8004966:	4659      	mov	r1, fp
 8004968:	00cb      	lsls	r3, r1, #3
 800496a:	4651      	mov	r1, sl
 800496c:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8004970:	4651      	mov	r1, sl
 8004972:	00ca      	lsls	r2, r1, #3
 8004974:	4610      	mov	r0, r2
 8004976:	4619      	mov	r1, r3
 8004978:	4603      	mov	r3, r0
 800497a:	4642      	mov	r2, r8
 800497c:	189b      	adds	r3, r3, r2
 800497e:	f8c7 31b8 	str.w	r3, [r7, #440]	@ 0x1b8
 8004982:	464b      	mov	r3, r9
 8004984:	460a      	mov	r2, r1
 8004986:	eb42 0303 	adc.w	r3, r2, r3
 800498a:	f8c7 31bc 	str.w	r3, [r7, #444]	@ 0x1bc
 800498e:	f8d7 31fc 	ldr.w	r3, [r7, #508]	@ 0x1fc
 8004992:	685b      	ldr	r3, [r3, #4]
 8004994:	2200      	movs	r2, #0
 8004996:	f8c7 31b0 	str.w	r3, [r7, #432]	@ 0x1b0
 800499a:	f8c7 21b4 	str.w	r2, [r7, #436]	@ 0x1b4
 800499e:	e9d7 126c 	ldrd	r1, r2, [r7, #432]	@ 0x1b0
 80049a2:	460b      	mov	r3, r1
 80049a4:	18db      	adds	r3, r3, r3
 80049a6:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 80049aa:	4613      	mov	r3, r2
 80049ac:	eb42 0303 	adc.w	r3, r2, r3
 80049b0:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 80049b4:	e9d7 2324 	ldrd	r2, r3, [r7, #144]	@ 0x90
 80049b8:	e9d7 016e 	ldrd	r0, r1, [r7, #440]	@ 0x1b8
 80049bc:	f7fb fc58 	bl	8000270 <__aeabi_uldivmod>
 80049c0:	4602      	mov	r2, r0
 80049c2:	460b      	mov	r3, r1
 80049c4:	4b0c      	ldr	r3, [pc, #48]	@ (80049f8 <UART_SetConfig+0x300>)
 80049c6:	fba3 1302 	umull	r1, r3, r3, r2
 80049ca:	095b      	lsrs	r3, r3, #5
 80049cc:	2164      	movs	r1, #100	@ 0x64
 80049ce:	fb01 f303 	mul.w	r3, r1, r3
 80049d2:	1ad3      	subs	r3, r2, r3
 80049d4:	00db      	lsls	r3, r3, #3
 80049d6:	3332      	adds	r3, #50	@ 0x32
 80049d8:	4a07      	ldr	r2, [pc, #28]	@ (80049f8 <UART_SetConfig+0x300>)
 80049da:	fba2 2303 	umull	r2, r3, r2, r3
 80049de:	095b      	lsrs	r3, r3, #5
 80049e0:	f003 0207 	and.w	r2, r3, #7
 80049e4:	f8d7 31fc 	ldr.w	r3, [r7, #508]	@ 0x1fc
 80049e8:	681b      	ldr	r3, [r3, #0]
 80049ea:	4422      	add	r2, r4
 80049ec:	609a      	str	r2, [r3, #8]
 80049ee:	e34a      	b.n	8005086 <UART_SetConfig+0x98e>
 80049f0:	40011000 	.word	0x40011000
 80049f4:	40011400 	.word	0x40011400
 80049f8:	51eb851f 	.word	0x51eb851f
      huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 80049fc:	f7fe fcc6 	bl	800338c <HAL_RCC_GetPCLK1Freq>
 8004a00:	f8c7 0200 	str.w	r0, [r7, #512]	@ 0x200
      huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8004a04:	f8d7 3200 	ldr.w	r3, [r7, #512]	@ 0x200
 8004a08:	2200      	movs	r2, #0
 8004a0a:	f8c7 31a8 	str.w	r3, [r7, #424]	@ 0x1a8
 8004a0e:	f8c7 21ac 	str.w	r2, [r7, #428]	@ 0x1ac
 8004a12:	e9d7 456a 	ldrd	r4, r5, [r7, #424]	@ 0x1a8
 8004a16:	4622      	mov	r2, r4
 8004a18:	462b      	mov	r3, r5
 8004a1a:	1891      	adds	r1, r2, r2
 8004a1c:	f8c7 1088 	str.w	r1, [r7, #136]	@ 0x88
 8004a20:	415b      	adcs	r3, r3
 8004a22:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 8004a26:	e9d7 2322 	ldrd	r2, r3, [r7, #136]	@ 0x88
 8004a2a:	4621      	mov	r1, r4
 8004a2c:	eb12 0a01 	adds.w	sl, r2, r1
 8004a30:	4629      	mov	r1, r5
 8004a32:	eb43 0b01 	adc.w	fp, r3, r1
 8004a36:	f04f 0200 	mov.w	r2, #0
 8004a3a:	f04f 0300 	mov.w	r3, #0
 8004a3e:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 8004a42:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 8004a46:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8004a4a:	4692      	mov	sl, r2
 8004a4c:	469b      	mov	fp, r3
 8004a4e:	4623      	mov	r3, r4
 8004a50:	eb1a 0303 	adds.w	r3, sl, r3
 8004a54:	f8c7 31a0 	str.w	r3, [r7, #416]	@ 0x1a0
 8004a58:	462b      	mov	r3, r5
 8004a5a:	eb4b 0303 	adc.w	r3, fp, r3
 8004a5e:	f8c7 31a4 	str.w	r3, [r7, #420]	@ 0x1a4
 8004a62:	f8d7 31fc 	ldr.w	r3, [r7, #508]	@ 0x1fc
 8004a66:	685b      	ldr	r3, [r3, #4]
 8004a68:	2200      	movs	r2, #0
 8004a6a:	f8c7 3198 	str.w	r3, [r7, #408]	@ 0x198
 8004a6e:	f8c7 219c 	str.w	r2, [r7, #412]	@ 0x19c
 8004a72:	e9d7 1266 	ldrd	r1, r2, [r7, #408]	@ 0x198
 8004a76:	460b      	mov	r3, r1
 8004a78:	18db      	adds	r3, r3, r3
 8004a7a:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8004a7e:	4613      	mov	r3, r2
 8004a80:	eb42 0303 	adc.w	r3, r2, r3
 8004a84:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 8004a88:	e9d7 2320 	ldrd	r2, r3, [r7, #128]	@ 0x80
 8004a8c:	e9d7 0168 	ldrd	r0, r1, [r7, #416]	@ 0x1a0
 8004a90:	f7fb fbee 	bl	8000270 <__aeabi_uldivmod>
 8004a94:	4602      	mov	r2, r0
 8004a96:	460b      	mov	r3, r1
 8004a98:	4b61      	ldr	r3, [pc, #388]	@ (8004c20 <UART_SetConfig+0x528>)
 8004a9a:	fba3 2302 	umull	r2, r3, r3, r2
 8004a9e:	095b      	lsrs	r3, r3, #5
 8004aa0:	011c      	lsls	r4, r3, #4
 8004aa2:	f8d7 3200 	ldr.w	r3, [r7, #512]	@ 0x200
 8004aa6:	2200      	movs	r2, #0
 8004aa8:	f8c7 3190 	str.w	r3, [r7, #400]	@ 0x190
 8004aac:	f8c7 2194 	str.w	r2, [r7, #404]	@ 0x194
 8004ab0:	e9d7 8964 	ldrd	r8, r9, [r7, #400]	@ 0x190
 8004ab4:	4642      	mov	r2, r8
 8004ab6:	464b      	mov	r3, r9
 8004ab8:	1891      	adds	r1, r2, r2
 8004aba:	67b9      	str	r1, [r7, #120]	@ 0x78
 8004abc:	415b      	adcs	r3, r3
 8004abe:	67fb      	str	r3, [r7, #124]	@ 0x7c
 8004ac0:	e9d7 231e 	ldrd	r2, r3, [r7, #120]	@ 0x78
 8004ac4:	4641      	mov	r1, r8
 8004ac6:	1851      	adds	r1, r2, r1
 8004ac8:	6739      	str	r1, [r7, #112]	@ 0x70
 8004aca:	4649      	mov	r1, r9
 8004acc:	414b      	adcs	r3, r1
 8004ace:	677b      	str	r3, [r7, #116]	@ 0x74
 8004ad0:	f04f 0200 	mov.w	r2, #0
 8004ad4:	f04f 0300 	mov.w	r3, #0
 8004ad8:	e9d7 ab1c 	ldrd	sl, fp, [r7, #112]	@ 0x70
 8004adc:	4659      	mov	r1, fp
 8004ade:	00cb      	lsls	r3, r1, #3
 8004ae0:	4651      	mov	r1, sl
 8004ae2:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8004ae6:	4651      	mov	r1, sl
 8004ae8:	00ca      	lsls	r2, r1, #3
 8004aea:	4610      	mov	r0, r2
 8004aec:	4619      	mov	r1, r3
 8004aee:	4603      	mov	r3, r0
 8004af0:	4642      	mov	r2, r8
 8004af2:	189b      	adds	r3, r3, r2
 8004af4:	f8c7 3188 	str.w	r3, [r7, #392]	@ 0x188
 8004af8:	464b      	mov	r3, r9
 8004afa:	460a      	mov	r2, r1
 8004afc:	eb42 0303 	adc.w	r3, r2, r3
 8004b00:	f8c7 318c 	str.w	r3, [r7, #396]	@ 0x18c
 8004b04:	f8d7 31fc 	ldr.w	r3, [r7, #508]	@ 0x1fc
 8004b08:	685b      	ldr	r3, [r3, #4]
 8004b0a:	2200      	movs	r2, #0
 8004b0c:	f8c7 3180 	str.w	r3, [r7, #384]	@ 0x180
 8004b10:	f8c7 2184 	str.w	r2, [r7, #388]	@ 0x184
 8004b14:	e9d7 1260 	ldrd	r1, r2, [r7, #384]	@ 0x180
 8004b18:	460b      	mov	r3, r1
 8004b1a:	18db      	adds	r3, r3, r3
 8004b1c:	66bb      	str	r3, [r7, #104]	@ 0x68
 8004b1e:	4613      	mov	r3, r2
 8004b20:	eb42 0303 	adc.w	r3, r2, r3
 8004b24:	66fb      	str	r3, [r7, #108]	@ 0x6c
 8004b26:	e9d7 231a 	ldrd	r2, r3, [r7, #104]	@ 0x68
 8004b2a:	e9d7 0162 	ldrd	r0, r1, [r7, #392]	@ 0x188
 8004b2e:	f7fb fb9f 	bl	8000270 <__aeabi_uldivmod>
 8004b32:	4602      	mov	r2, r0
 8004b34:	460b      	mov	r3, r1
 8004b36:	4611      	mov	r1, r2
 8004b38:	4b39      	ldr	r3, [pc, #228]	@ (8004c20 <UART_SetConfig+0x528>)
 8004b3a:	fba3 2301 	umull	r2, r3, r3, r1
 8004b3e:	095b      	lsrs	r3, r3, #5
 8004b40:	2264      	movs	r2, #100	@ 0x64
 8004b42:	fb02 f303 	mul.w	r3, r2, r3
 8004b46:	1acb      	subs	r3, r1, r3
 8004b48:	00db      	lsls	r3, r3, #3
 8004b4a:	f103 0232 	add.w	r2, r3, #50	@ 0x32
 8004b4e:	4b34      	ldr	r3, [pc, #208]	@ (8004c20 <UART_SetConfig+0x528>)
 8004b50:	fba3 2302 	umull	r2, r3, r3, r2
 8004b54:	095b      	lsrs	r3, r3, #5
 8004b56:	005b      	lsls	r3, r3, #1
 8004b58:	f403 73f8 	and.w	r3, r3, #496	@ 0x1f0
 8004b5c:	441c      	add	r4, r3
 8004b5e:	f8d7 3200 	ldr.w	r3, [r7, #512]	@ 0x200
 8004b62:	2200      	movs	r2, #0
 8004b64:	f8c7 3178 	str.w	r3, [r7, #376]	@ 0x178
 8004b68:	f8c7 217c 	str.w	r2, [r7, #380]	@ 0x17c
 8004b6c:	e9d7 895e 	ldrd	r8, r9, [r7, #376]	@ 0x178
 8004b70:	4642      	mov	r2, r8
 8004b72:	464b      	mov	r3, r9
 8004b74:	1891      	adds	r1, r2, r2
 8004b76:	6639      	str	r1, [r7, #96]	@ 0x60
 8004b78:	415b      	adcs	r3, r3
 8004b7a:	667b      	str	r3, [r7, #100]	@ 0x64
 8004b7c:	e9d7 2318 	ldrd	r2, r3, [r7, #96]	@ 0x60
 8004b80:	4641      	mov	r1, r8
 8004b82:	1851      	adds	r1, r2, r1
 8004b84:	65b9      	str	r1, [r7, #88]	@ 0x58
 8004b86:	4649      	mov	r1, r9
 8004b88:	414b      	adcs	r3, r1
 8004b8a:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8004b8c:	f04f 0200 	mov.w	r2, #0
 8004b90:	f04f 0300 	mov.w	r3, #0
 8004b94:	e9d7 ab16 	ldrd	sl, fp, [r7, #88]	@ 0x58
 8004b98:	4659      	mov	r1, fp
 8004b9a:	00cb      	lsls	r3, r1, #3
 8004b9c:	4651      	mov	r1, sl
 8004b9e:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8004ba2:	4651      	mov	r1, sl
 8004ba4:	00ca      	lsls	r2, r1, #3
 8004ba6:	4610      	mov	r0, r2
 8004ba8:	4619      	mov	r1, r3
 8004baa:	4603      	mov	r3, r0
 8004bac:	4642      	mov	r2, r8
 8004bae:	189b      	adds	r3, r3, r2
 8004bb0:	f8c7 3170 	str.w	r3, [r7, #368]	@ 0x170
 8004bb4:	464b      	mov	r3, r9
 8004bb6:	460a      	mov	r2, r1
 8004bb8:	eb42 0303 	adc.w	r3, r2, r3
 8004bbc:	f8c7 3174 	str.w	r3, [r7, #372]	@ 0x174
 8004bc0:	f8d7 31fc 	ldr.w	r3, [r7, #508]	@ 0x1fc
 8004bc4:	685b      	ldr	r3, [r3, #4]
 8004bc6:	2200      	movs	r2, #0
 8004bc8:	f8c7 3168 	str.w	r3, [r7, #360]	@ 0x168
 8004bcc:	f8c7 216c 	str.w	r2, [r7, #364]	@ 0x16c
 8004bd0:	e9d7 125a 	ldrd	r1, r2, [r7, #360]	@ 0x168
 8004bd4:	460b      	mov	r3, r1
 8004bd6:	18db      	adds	r3, r3, r3
 8004bd8:	653b      	str	r3, [r7, #80]	@ 0x50
 8004bda:	4613      	mov	r3, r2
 8004bdc:	eb42 0303 	adc.w	r3, r2, r3
 8004be0:	657b      	str	r3, [r7, #84]	@ 0x54
 8004be2:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	@ 0x50
 8004be6:	e9d7 015c 	ldrd	r0, r1, [r7, #368]	@ 0x170
 8004bea:	f7fb fb41 	bl	8000270 <__aeabi_uldivmod>
 8004bee:	4602      	mov	r2, r0
 8004bf0:	460b      	mov	r3, r1
 8004bf2:	4b0b      	ldr	r3, [pc, #44]	@ (8004c20 <UART_SetConfig+0x528>)
 8004bf4:	fba3 1302 	umull	r1, r3, r3, r2
 8004bf8:	095b      	lsrs	r3, r3, #5
 8004bfa:	2164      	movs	r1, #100	@ 0x64
 8004bfc:	fb01 f303 	mul.w	r3, r1, r3
 8004c00:	1ad3      	subs	r3, r2, r3
 8004c02:	00db      	lsls	r3, r3, #3
 8004c04:	3332      	adds	r3, #50	@ 0x32
 8004c06:	4a06      	ldr	r2, [pc, #24]	@ (8004c20 <UART_SetConfig+0x528>)
 8004c08:	fba2 2303 	umull	r2, r3, r2, r3
 8004c0c:	095b      	lsrs	r3, r3, #5
 8004c0e:	f003 0207 	and.w	r2, r3, #7
 8004c12:	f8d7 31fc 	ldr.w	r3, [r7, #508]	@ 0x1fc
 8004c16:	681b      	ldr	r3, [r3, #0]
 8004c18:	4422      	add	r2, r4
 8004c1a:	609a      	str	r2, [r3, #8]
    {
      pclk = HAL_RCC_GetPCLK1Freq();
      huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
    }
  }
}
 8004c1c:	e233      	b.n	8005086 <UART_SetConfig+0x98e>
 8004c1e:	bf00      	nop
 8004c20:	51eb851f 	.word	0x51eb851f
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8004c24:	f8d7 31fc 	ldr.w	r3, [r7, #508]	@ 0x1fc
 8004c28:	681a      	ldr	r2, [r3, #0]
 8004c2a:	4b8d      	ldr	r3, [pc, #564]	@ (8004e60 <UART_SetConfig+0x768>)
 8004c2c:	429a      	cmp	r2, r3
 8004c2e:	d006      	beq.n	8004c3e <UART_SetConfig+0x546>
 8004c30:	f8d7 31fc 	ldr.w	r3, [r7, #508]	@ 0x1fc
 8004c34:	681a      	ldr	r2, [r3, #0]
 8004c36:	4b8b      	ldr	r3, [pc, #556]	@ (8004e64 <UART_SetConfig+0x76c>)
 8004c38:	429a      	cmp	r2, r3
 8004c3a:	f040 8117 	bne.w	8004e6c <UART_SetConfig+0x774>
      pclk = HAL_RCC_GetPCLK2Freq();
 8004c3e:	f7fe fbb9 	bl	80033b4 <HAL_RCC_GetPCLK2Freq>
 8004c42:	f8c7 0200 	str.w	r0, [r7, #512]	@ 0x200
      huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8004c46:	f8d7 3200 	ldr.w	r3, [r7, #512]	@ 0x200
 8004c4a:	2200      	movs	r2, #0
 8004c4c:	f8c7 3160 	str.w	r3, [r7, #352]	@ 0x160
 8004c50:	f8c7 2164 	str.w	r2, [r7, #356]	@ 0x164
 8004c54:	e9d7 4558 	ldrd	r4, r5, [r7, #352]	@ 0x160
 8004c58:	4622      	mov	r2, r4
 8004c5a:	462b      	mov	r3, r5
 8004c5c:	1891      	adds	r1, r2, r2
 8004c5e:	64b9      	str	r1, [r7, #72]	@ 0x48
 8004c60:	415b      	adcs	r3, r3
 8004c62:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8004c64:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	@ 0x48
 8004c68:	4621      	mov	r1, r4
 8004c6a:	eb12 0801 	adds.w	r8, r2, r1
 8004c6e:	4629      	mov	r1, r5
 8004c70:	eb43 0901 	adc.w	r9, r3, r1
 8004c74:	f04f 0200 	mov.w	r2, #0
 8004c78:	f04f 0300 	mov.w	r3, #0
 8004c7c:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8004c80:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8004c84:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8004c88:	4690      	mov	r8, r2
 8004c8a:	4699      	mov	r9, r3
 8004c8c:	4623      	mov	r3, r4
 8004c8e:	eb18 0303 	adds.w	r3, r8, r3
 8004c92:	f8c7 3158 	str.w	r3, [r7, #344]	@ 0x158
 8004c96:	462b      	mov	r3, r5
 8004c98:	eb49 0303 	adc.w	r3, r9, r3
 8004c9c:	f8c7 315c 	str.w	r3, [r7, #348]	@ 0x15c
 8004ca0:	f8d7 31fc 	ldr.w	r3, [r7, #508]	@ 0x1fc
 8004ca4:	685b      	ldr	r3, [r3, #4]
 8004ca6:	2200      	movs	r2, #0
 8004ca8:	f8c7 3150 	str.w	r3, [r7, #336]	@ 0x150
 8004cac:	f8c7 2154 	str.w	r2, [r7, #340]	@ 0x154
 8004cb0:	f04f 0200 	mov.w	r2, #0
 8004cb4:	f04f 0300 	mov.w	r3, #0
 8004cb8:	e9d7 4554 	ldrd	r4, r5, [r7, #336]	@ 0x150
 8004cbc:	4629      	mov	r1, r5
 8004cbe:	008b      	lsls	r3, r1, #2
 8004cc0:	4621      	mov	r1, r4
 8004cc2:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8004cc6:	4621      	mov	r1, r4
 8004cc8:	008a      	lsls	r2, r1, #2
 8004cca:	e9d7 0156 	ldrd	r0, r1, [r7, #344]	@ 0x158
 8004cce:	f7fb facf 	bl	8000270 <__aeabi_uldivmod>
 8004cd2:	4602      	mov	r2, r0
 8004cd4:	460b      	mov	r3, r1
 8004cd6:	4b64      	ldr	r3, [pc, #400]	@ (8004e68 <UART_SetConfig+0x770>)
 8004cd8:	fba3 2302 	umull	r2, r3, r3, r2
 8004cdc:	095b      	lsrs	r3, r3, #5
 8004cde:	011c      	lsls	r4, r3, #4
 8004ce0:	f8d7 3200 	ldr.w	r3, [r7, #512]	@ 0x200
 8004ce4:	2200      	movs	r2, #0
 8004ce6:	f8c7 3148 	str.w	r3, [r7, #328]	@ 0x148
 8004cea:	f8c7 214c 	str.w	r2, [r7, #332]	@ 0x14c
 8004cee:	e9d7 8952 	ldrd	r8, r9, [r7, #328]	@ 0x148
 8004cf2:	4642      	mov	r2, r8
 8004cf4:	464b      	mov	r3, r9
 8004cf6:	1891      	adds	r1, r2, r2
 8004cf8:	6439      	str	r1, [r7, #64]	@ 0x40
 8004cfa:	415b      	adcs	r3, r3
 8004cfc:	647b      	str	r3, [r7, #68]	@ 0x44
 8004cfe:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	@ 0x40
 8004d02:	4641      	mov	r1, r8
 8004d04:	1851      	adds	r1, r2, r1
 8004d06:	63b9      	str	r1, [r7, #56]	@ 0x38
 8004d08:	4649      	mov	r1, r9
 8004d0a:	414b      	adcs	r3, r1
 8004d0c:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8004d0e:	f04f 0200 	mov.w	r2, #0
 8004d12:	f04f 0300 	mov.w	r3, #0
 8004d16:	e9d7 ab0e 	ldrd	sl, fp, [r7, #56]	@ 0x38
 8004d1a:	4659      	mov	r1, fp
 8004d1c:	00cb      	lsls	r3, r1, #3
 8004d1e:	4651      	mov	r1, sl
 8004d20:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8004d24:	4651      	mov	r1, sl
 8004d26:	00ca      	lsls	r2, r1, #3
 8004d28:	4610      	mov	r0, r2
 8004d2a:	4619      	mov	r1, r3
 8004d2c:	4603      	mov	r3, r0
 8004d2e:	4642      	mov	r2, r8
 8004d30:	189b      	adds	r3, r3, r2
 8004d32:	f8c7 3140 	str.w	r3, [r7, #320]	@ 0x140
 8004d36:	464b      	mov	r3, r9
 8004d38:	460a      	mov	r2, r1
 8004d3a:	eb42 0303 	adc.w	r3, r2, r3
 8004d3e:	f8c7 3144 	str.w	r3, [r7, #324]	@ 0x144
 8004d42:	f8d7 31fc 	ldr.w	r3, [r7, #508]	@ 0x1fc
 8004d46:	685b      	ldr	r3, [r3, #4]
 8004d48:	2200      	movs	r2, #0
 8004d4a:	f8c7 3138 	str.w	r3, [r7, #312]	@ 0x138
 8004d4e:	f8c7 213c 	str.w	r2, [r7, #316]	@ 0x13c
 8004d52:	f04f 0200 	mov.w	r2, #0
 8004d56:	f04f 0300 	mov.w	r3, #0
 8004d5a:	e9d7 894e 	ldrd	r8, r9, [r7, #312]	@ 0x138
 8004d5e:	4649      	mov	r1, r9
 8004d60:	008b      	lsls	r3, r1, #2
 8004d62:	4641      	mov	r1, r8
 8004d64:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8004d68:	4641      	mov	r1, r8
 8004d6a:	008a      	lsls	r2, r1, #2
 8004d6c:	e9d7 0150 	ldrd	r0, r1, [r7, #320]	@ 0x140
 8004d70:	f7fb fa7e 	bl	8000270 <__aeabi_uldivmod>
 8004d74:	4602      	mov	r2, r0
 8004d76:	460b      	mov	r3, r1
 8004d78:	4611      	mov	r1, r2
 8004d7a:	4b3b      	ldr	r3, [pc, #236]	@ (8004e68 <UART_SetConfig+0x770>)
 8004d7c:	fba3 2301 	umull	r2, r3, r3, r1
 8004d80:	095b      	lsrs	r3, r3, #5
 8004d82:	2264      	movs	r2, #100	@ 0x64
 8004d84:	fb02 f303 	mul.w	r3, r2, r3
 8004d88:	1acb      	subs	r3, r1, r3
 8004d8a:	011b      	lsls	r3, r3, #4
 8004d8c:	3332      	adds	r3, #50	@ 0x32
 8004d8e:	4a36      	ldr	r2, [pc, #216]	@ (8004e68 <UART_SetConfig+0x770>)
 8004d90:	fba2 2303 	umull	r2, r3, r2, r3
 8004d94:	095b      	lsrs	r3, r3, #5
 8004d96:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8004d9a:	441c      	add	r4, r3
 8004d9c:	f8d7 3200 	ldr.w	r3, [r7, #512]	@ 0x200
 8004da0:	2200      	movs	r2, #0
 8004da2:	f8c7 3130 	str.w	r3, [r7, #304]	@ 0x130
 8004da6:	f8c7 2134 	str.w	r2, [r7, #308]	@ 0x134
 8004daa:	e9d7 894c 	ldrd	r8, r9, [r7, #304]	@ 0x130
 8004dae:	4642      	mov	r2, r8
 8004db0:	464b      	mov	r3, r9
 8004db2:	1891      	adds	r1, r2, r2
 8004db4:	6339      	str	r1, [r7, #48]	@ 0x30
 8004db6:	415b      	adcs	r3, r3
 8004db8:	637b      	str	r3, [r7, #52]	@ 0x34
 8004dba:	e9d7 230c 	ldrd	r2, r3, [r7, #48]	@ 0x30
 8004dbe:	4641      	mov	r1, r8
 8004dc0:	1851      	adds	r1, r2, r1
 8004dc2:	62b9      	str	r1, [r7, #40]	@ 0x28
 8004dc4:	4649      	mov	r1, r9
 8004dc6:	414b      	adcs	r3, r1
 8004dc8:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8004dca:	f04f 0200 	mov.w	r2, #0
 8004dce:	f04f 0300 	mov.w	r3, #0
 8004dd2:	e9d7 ab0a 	ldrd	sl, fp, [r7, #40]	@ 0x28
 8004dd6:	4659      	mov	r1, fp
 8004dd8:	00cb      	lsls	r3, r1, #3
 8004dda:	4651      	mov	r1, sl
 8004ddc:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8004de0:	4651      	mov	r1, sl
 8004de2:	00ca      	lsls	r2, r1, #3
 8004de4:	4610      	mov	r0, r2
 8004de6:	4619      	mov	r1, r3
 8004de8:	4603      	mov	r3, r0
 8004dea:	4642      	mov	r2, r8
 8004dec:	189b      	adds	r3, r3, r2
 8004dee:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
 8004df2:	464b      	mov	r3, r9
 8004df4:	460a      	mov	r2, r1
 8004df6:	eb42 0303 	adc.w	r3, r2, r3
 8004dfa:	f8c7 312c 	str.w	r3, [r7, #300]	@ 0x12c
 8004dfe:	f8d7 31fc 	ldr.w	r3, [r7, #508]	@ 0x1fc
 8004e02:	685b      	ldr	r3, [r3, #4]
 8004e04:	2200      	movs	r2, #0
 8004e06:	f8c7 3120 	str.w	r3, [r7, #288]	@ 0x120
 8004e0a:	f8c7 2124 	str.w	r2, [r7, #292]	@ 0x124
 8004e0e:	f04f 0200 	mov.w	r2, #0
 8004e12:	f04f 0300 	mov.w	r3, #0
 8004e16:	e9d7 8948 	ldrd	r8, r9, [r7, #288]	@ 0x120
 8004e1a:	4649      	mov	r1, r9
 8004e1c:	008b      	lsls	r3, r1, #2
 8004e1e:	4641      	mov	r1, r8
 8004e20:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8004e24:	4641      	mov	r1, r8
 8004e26:	008a      	lsls	r2, r1, #2
 8004e28:	e9d7 014a 	ldrd	r0, r1, [r7, #296]	@ 0x128
 8004e2c:	f7fb fa20 	bl	8000270 <__aeabi_uldivmod>
 8004e30:	4602      	mov	r2, r0
 8004e32:	460b      	mov	r3, r1
 8004e34:	4b0c      	ldr	r3, [pc, #48]	@ (8004e68 <UART_SetConfig+0x770>)
 8004e36:	fba3 1302 	umull	r1, r3, r3, r2
 8004e3a:	095b      	lsrs	r3, r3, #5
 8004e3c:	2164      	movs	r1, #100	@ 0x64
 8004e3e:	fb01 f303 	mul.w	r3, r1, r3
 8004e42:	1ad3      	subs	r3, r2, r3
 8004e44:	011b      	lsls	r3, r3, #4
 8004e46:	3332      	adds	r3, #50	@ 0x32
 8004e48:	4a07      	ldr	r2, [pc, #28]	@ (8004e68 <UART_SetConfig+0x770>)
 8004e4a:	fba2 2303 	umull	r2, r3, r2, r3
 8004e4e:	095b      	lsrs	r3, r3, #5
 8004e50:	f003 020f 	and.w	r2, r3, #15
 8004e54:	f8d7 31fc 	ldr.w	r3, [r7, #508]	@ 0x1fc
 8004e58:	681b      	ldr	r3, [r3, #0]
 8004e5a:	4422      	add	r2, r4
 8004e5c:	609a      	str	r2, [r3, #8]
 8004e5e:	e112      	b.n	8005086 <UART_SetConfig+0x98e>
 8004e60:	40011000 	.word	0x40011000
 8004e64:	40011400 	.word	0x40011400
 8004e68:	51eb851f 	.word	0x51eb851f
      pclk = HAL_RCC_GetPCLK1Freq();
 8004e6c:	f7fe fa8e 	bl	800338c <HAL_RCC_GetPCLK1Freq>
 8004e70:	f8c7 0200 	str.w	r0, [r7, #512]	@ 0x200
      huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8004e74:	f8d7 3200 	ldr.w	r3, [r7, #512]	@ 0x200
 8004e78:	2200      	movs	r2, #0
 8004e7a:	f8c7 3118 	str.w	r3, [r7, #280]	@ 0x118
 8004e7e:	f8c7 211c 	str.w	r2, [r7, #284]	@ 0x11c
 8004e82:	e9d7 8946 	ldrd	r8, r9, [r7, #280]	@ 0x118
 8004e86:	4642      	mov	r2, r8
 8004e88:	464b      	mov	r3, r9
 8004e8a:	1891      	adds	r1, r2, r2
 8004e8c:	6239      	str	r1, [r7, #32]
 8004e8e:	415b      	adcs	r3, r3
 8004e90:	627b      	str	r3, [r7, #36]	@ 0x24
 8004e92:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8004e96:	4641      	mov	r1, r8
 8004e98:	1854      	adds	r4, r2, r1
 8004e9a:	4649      	mov	r1, r9
 8004e9c:	eb43 0501 	adc.w	r5, r3, r1
 8004ea0:	f04f 0200 	mov.w	r2, #0
 8004ea4:	f04f 0300 	mov.w	r3, #0
 8004ea8:	00eb      	lsls	r3, r5, #3
 8004eaa:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8004eae:	00e2      	lsls	r2, r4, #3
 8004eb0:	4614      	mov	r4, r2
 8004eb2:	461d      	mov	r5, r3
 8004eb4:	4643      	mov	r3, r8
 8004eb6:	18e3      	adds	r3, r4, r3
 8004eb8:	f8c7 3110 	str.w	r3, [r7, #272]	@ 0x110
 8004ebc:	464b      	mov	r3, r9
 8004ebe:	eb45 0303 	adc.w	r3, r5, r3
 8004ec2:	f8c7 3114 	str.w	r3, [r7, #276]	@ 0x114
 8004ec6:	f8d7 31fc 	ldr.w	r3, [r7, #508]	@ 0x1fc
 8004eca:	685b      	ldr	r3, [r3, #4]
 8004ecc:	2200      	movs	r2, #0
 8004ece:	f8c7 3108 	str.w	r3, [r7, #264]	@ 0x108
 8004ed2:	f8c7 210c 	str.w	r2, [r7, #268]	@ 0x10c
 8004ed6:	f04f 0200 	mov.w	r2, #0
 8004eda:	f04f 0300 	mov.w	r3, #0
 8004ede:	e9d7 4542 	ldrd	r4, r5, [r7, #264]	@ 0x108
 8004ee2:	4629      	mov	r1, r5
 8004ee4:	008b      	lsls	r3, r1, #2
 8004ee6:	4621      	mov	r1, r4
 8004ee8:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8004eec:	4621      	mov	r1, r4
 8004eee:	008a      	lsls	r2, r1, #2
 8004ef0:	e9d7 0144 	ldrd	r0, r1, [r7, #272]	@ 0x110
 8004ef4:	f7fb f9bc 	bl	8000270 <__aeabi_uldivmod>
 8004ef8:	4602      	mov	r2, r0
 8004efa:	460b      	mov	r3, r1
 8004efc:	4b65      	ldr	r3, [pc, #404]	@ (8005094 <UART_SetConfig+0x99c>)
 8004efe:	fba3 2302 	umull	r2, r3, r3, r2
 8004f02:	095b      	lsrs	r3, r3, #5
 8004f04:	011c      	lsls	r4, r3, #4
 8004f06:	f8d7 3200 	ldr.w	r3, [r7, #512]	@ 0x200
 8004f0a:	2200      	movs	r2, #0
 8004f0c:	f8c7 3100 	str.w	r3, [r7, #256]	@ 0x100
 8004f10:	f8c7 2104 	str.w	r2, [r7, #260]	@ 0x104
 8004f14:	e9d7 8940 	ldrd	r8, r9, [r7, #256]	@ 0x100
 8004f18:	4642      	mov	r2, r8
 8004f1a:	464b      	mov	r3, r9
 8004f1c:	1891      	adds	r1, r2, r2
 8004f1e:	61b9      	str	r1, [r7, #24]
 8004f20:	415b      	adcs	r3, r3
 8004f22:	61fb      	str	r3, [r7, #28]
 8004f24:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8004f28:	4641      	mov	r1, r8
 8004f2a:	1851      	adds	r1, r2, r1
 8004f2c:	6139      	str	r1, [r7, #16]
 8004f2e:	4649      	mov	r1, r9
 8004f30:	414b      	adcs	r3, r1
 8004f32:	617b      	str	r3, [r7, #20]
 8004f34:	f04f 0200 	mov.w	r2, #0
 8004f38:	f04f 0300 	mov.w	r3, #0
 8004f3c:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8004f40:	4659      	mov	r1, fp
 8004f42:	00cb      	lsls	r3, r1, #3
 8004f44:	4651      	mov	r1, sl
 8004f46:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8004f4a:	4651      	mov	r1, sl
 8004f4c:	00ca      	lsls	r2, r1, #3
 8004f4e:	4610      	mov	r0, r2
 8004f50:	4619      	mov	r1, r3
 8004f52:	4603      	mov	r3, r0
 8004f54:	4642      	mov	r2, r8
 8004f56:	189b      	adds	r3, r3, r2
 8004f58:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
 8004f5c:	464b      	mov	r3, r9
 8004f5e:	460a      	mov	r2, r1
 8004f60:	eb42 0303 	adc.w	r3, r2, r3
 8004f64:	f8c7 30fc 	str.w	r3, [r7, #252]	@ 0xfc
 8004f68:	f8d7 31fc 	ldr.w	r3, [r7, #508]	@ 0x1fc
 8004f6c:	685b      	ldr	r3, [r3, #4]
 8004f6e:	2200      	movs	r2, #0
 8004f70:	f8c7 30f0 	str.w	r3, [r7, #240]	@ 0xf0
 8004f74:	f8c7 20f4 	str.w	r2, [r7, #244]	@ 0xf4
 8004f78:	f04f 0200 	mov.w	r2, #0
 8004f7c:	f04f 0300 	mov.w	r3, #0
 8004f80:	e9d7 893c 	ldrd	r8, r9, [r7, #240]	@ 0xf0
 8004f84:	4649      	mov	r1, r9
 8004f86:	008b      	lsls	r3, r1, #2
 8004f88:	4641      	mov	r1, r8
 8004f8a:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8004f8e:	4641      	mov	r1, r8
 8004f90:	008a      	lsls	r2, r1, #2
 8004f92:	e9d7 013e 	ldrd	r0, r1, [r7, #248]	@ 0xf8
 8004f96:	f7fb f96b 	bl	8000270 <__aeabi_uldivmod>
 8004f9a:	4602      	mov	r2, r0
 8004f9c:	460b      	mov	r3, r1
 8004f9e:	4611      	mov	r1, r2
 8004fa0:	4b3c      	ldr	r3, [pc, #240]	@ (8005094 <UART_SetConfig+0x99c>)
 8004fa2:	fba3 2301 	umull	r2, r3, r3, r1
 8004fa6:	095b      	lsrs	r3, r3, #5
 8004fa8:	2264      	movs	r2, #100	@ 0x64
 8004faa:	fb02 f303 	mul.w	r3, r2, r3
 8004fae:	1acb      	subs	r3, r1, r3
 8004fb0:	011b      	lsls	r3, r3, #4
 8004fb2:	3332      	adds	r3, #50	@ 0x32
 8004fb4:	4a37      	ldr	r2, [pc, #220]	@ (8005094 <UART_SetConfig+0x99c>)
 8004fb6:	fba2 2303 	umull	r2, r3, r2, r3
 8004fba:	095b      	lsrs	r3, r3, #5
 8004fbc:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8004fc0:	441c      	add	r4, r3
 8004fc2:	f8d7 3200 	ldr.w	r3, [r7, #512]	@ 0x200
 8004fc6:	2200      	movs	r2, #0
 8004fc8:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 8004fcc:	f8c7 20ec 	str.w	r2, [r7, #236]	@ 0xec
 8004fd0:	e9d7 893a 	ldrd	r8, r9, [r7, #232]	@ 0xe8
 8004fd4:	4642      	mov	r2, r8
 8004fd6:	464b      	mov	r3, r9
 8004fd8:	1891      	adds	r1, r2, r2
 8004fda:	60b9      	str	r1, [r7, #8]
 8004fdc:	415b      	adcs	r3, r3
 8004fde:	60fb      	str	r3, [r7, #12]
 8004fe0:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8004fe4:	4641      	mov	r1, r8
 8004fe6:	1851      	adds	r1, r2, r1
 8004fe8:	6039      	str	r1, [r7, #0]
 8004fea:	4649      	mov	r1, r9
 8004fec:	414b      	adcs	r3, r1
 8004fee:	607b      	str	r3, [r7, #4]
 8004ff0:	f04f 0200 	mov.w	r2, #0
 8004ff4:	f04f 0300 	mov.w	r3, #0
 8004ff8:	e9d7 ab00 	ldrd	sl, fp, [r7]
 8004ffc:	4659      	mov	r1, fp
 8004ffe:	00cb      	lsls	r3, r1, #3
 8005000:	4651      	mov	r1, sl
 8005002:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8005006:	4651      	mov	r1, sl
 8005008:	00ca      	lsls	r2, r1, #3
 800500a:	4610      	mov	r0, r2
 800500c:	4619      	mov	r1, r3
 800500e:	4603      	mov	r3, r0
 8005010:	4642      	mov	r2, r8
 8005012:	189b      	adds	r3, r3, r2
 8005014:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 8005018:	464b      	mov	r3, r9
 800501a:	460a      	mov	r2, r1
 800501c:	eb42 0303 	adc.w	r3, r2, r3
 8005020:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 8005024:	f8d7 31fc 	ldr.w	r3, [r7, #508]	@ 0x1fc
 8005028:	685b      	ldr	r3, [r3, #4]
 800502a:	2200      	movs	r2, #0
 800502c:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 8005030:	f8c7 20dc 	str.w	r2, [r7, #220]	@ 0xdc
 8005034:	f04f 0200 	mov.w	r2, #0
 8005038:	f04f 0300 	mov.w	r3, #0
 800503c:	e9d7 8936 	ldrd	r8, r9, [r7, #216]	@ 0xd8
 8005040:	4649      	mov	r1, r9
 8005042:	008b      	lsls	r3, r1, #2
 8005044:	4641      	mov	r1, r8
 8005046:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 800504a:	4641      	mov	r1, r8
 800504c:	008a      	lsls	r2, r1, #2
 800504e:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	@ 0xe0
 8005052:	f7fb f90d 	bl	8000270 <__aeabi_uldivmod>
 8005056:	4602      	mov	r2, r0
 8005058:	460b      	mov	r3, r1
 800505a:	4b0e      	ldr	r3, [pc, #56]	@ (8005094 <UART_SetConfig+0x99c>)
 800505c:	fba3 1302 	umull	r1, r3, r3, r2
 8005060:	095b      	lsrs	r3, r3, #5
 8005062:	2164      	movs	r1, #100	@ 0x64
 8005064:	fb01 f303 	mul.w	r3, r1, r3
 8005068:	1ad3      	subs	r3, r2, r3
 800506a:	011b      	lsls	r3, r3, #4
 800506c:	3332      	adds	r3, #50	@ 0x32
 800506e:	4a09      	ldr	r2, [pc, #36]	@ (8005094 <UART_SetConfig+0x99c>)
 8005070:	fba2 2303 	umull	r2, r3, r2, r3
 8005074:	095b      	lsrs	r3, r3, #5
 8005076:	f003 020f 	and.w	r2, r3, #15
 800507a:	f8d7 31fc 	ldr.w	r3, [r7, #508]	@ 0x1fc
 800507e:	681b      	ldr	r3, [r3, #0]
 8005080:	4422      	add	r2, r4
 8005082:	609a      	str	r2, [r3, #8]
}
 8005084:	e7ff      	b.n	8005086 <UART_SetConfig+0x98e>
 8005086:	bf00      	nop
 8005088:	f507 7702 	add.w	r7, r7, #520	@ 0x208
 800508c:	46bd      	mov	sp, r7
 800508e:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8005092:	bf00      	nop
 8005094:	51eb851f 	.word	0x51eb851f

08005098 <FSMC_NORSRAM_Init>:
  * @param  Device Pointer to NORSRAM device instance
  * @param  Init Pointer to NORSRAM Initialization structure   
  * @retval HAL status
  */
HAL_StatusTypeDef  FSMC_NORSRAM_Init(FSMC_NORSRAM_TypeDef *Device, FSMC_NORSRAM_InitTypeDef* Init)
{ 
 8005098:	b480      	push	{r7}
 800509a:	b085      	sub	sp, #20
 800509c:	af00      	add	r7, sp, #0
 800509e:	6078      	str	r0, [r7, #4]
 80050a0:	6039      	str	r1, [r7, #0]
  uint32_t tmpr = 0U;
 80050a2:	2300      	movs	r3, #0
 80050a4:	60fb      	str	r3, [r7, #12]
  assert_param(IS_FSMC_WRITE_FIFO(Init->WriteFifo));
  assert_param(IS_FSMC_CONTINOUS_CLOCK(Init->ContinuousClock));
#endif /* STM32F412Zx || STM32F412Vx || STM32F413xx || STM32F423xx */
  
  /* Get the BTCR register value */
  tmpr = Device->BTCR[Init->NSBank];
 80050a6:	683b      	ldr	r3, [r7, #0]
 80050a8:	681a      	ldr	r2, [r3, #0]
 80050aa:	687b      	ldr	r3, [r7, #4]
 80050ac:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80050b0:	60fb      	str	r3, [r7, #12]

#if defined(STM32F405xx) || defined(STM32F415xx) || defined(STM32F407xx) || defined(STM32F417xx)
  /* Clear MBKEN, MUXEN, MTYP, MWID, FACCEN, BURSTEN, WAITPOL, WRAPMOD, WAITCFG, WREN,
           WAITEN, EXTMOD, ASYNCWAIT, CPSIZE and CBURSTRW bits */
  tmpr &= ((uint32_t)~(FSMC_BCR1_MBKEN     | FSMC_BCR1_MUXEN    | FSMC_BCR1_MTYP     | \
 80050b2:	68fa      	ldr	r2, [r7, #12]
 80050b4:	4b20      	ldr	r3, [pc, #128]	@ (8005138 <FSMC_NORSRAM_Init+0xa0>)
 80050b6:	4013      	ands	r3, r2
 80050b8:	60fb      	str	r3, [r7, #12]
                       FSMC_BCR1_MWID      | FSMC_BCR1_FACCEN   | FSMC_BCR1_BURSTEN  | \
                       FSMC_BCR1_WAITPOL   | FSMC_BCR1_WRAPMOD  | FSMC_BCR1_WAITCFG  | \
                       FSMC_BCR1_WREN      | FSMC_BCR1_WAITEN   | FSMC_BCR1_EXTMOD   | \
                       FSMC_BCR1_ASYNCWAIT | FSMC_BCR1_CPSIZE   | FSMC_BCR1_CBURSTRW));
  /* Set NORSRAM device control parameters */
  tmpr |= (uint32_t)(Init->DataAddressMux       |\
 80050ba:	683b      	ldr	r3, [r7, #0]
 80050bc:	685a      	ldr	r2, [r3, #4]
                     Init->MemoryType           |\
 80050be:	683b      	ldr	r3, [r7, #0]
 80050c0:	689b      	ldr	r3, [r3, #8]
  tmpr |= (uint32_t)(Init->DataAddressMux       |\
 80050c2:	431a      	orrs	r2, r3
                     Init->MemoryDataWidth      |\
 80050c4:	683b      	ldr	r3, [r7, #0]
 80050c6:	68db      	ldr	r3, [r3, #12]
                     Init->MemoryType           |\
 80050c8:	431a      	orrs	r2, r3
                     Init->BurstAccessMode      |\
 80050ca:	683b      	ldr	r3, [r7, #0]
 80050cc:	691b      	ldr	r3, [r3, #16]
                     Init->MemoryDataWidth      |\
 80050ce:	431a      	orrs	r2, r3
                     Init->WaitSignalPolarity   |\
 80050d0:	683b      	ldr	r3, [r7, #0]
 80050d2:	695b      	ldr	r3, [r3, #20]
                     Init->BurstAccessMode      |\
 80050d4:	431a      	orrs	r2, r3
                     Init->WrapMode             |\
 80050d6:	683b      	ldr	r3, [r7, #0]
 80050d8:	699b      	ldr	r3, [r3, #24]
                     Init->WaitSignalPolarity   |\
 80050da:	431a      	orrs	r2, r3
                     Init->WaitSignalActive     |\
 80050dc:	683b      	ldr	r3, [r7, #0]
 80050de:	69db      	ldr	r3, [r3, #28]
                     Init->WrapMode             |\
 80050e0:	431a      	orrs	r2, r3
                     Init->WriteOperation       |\
 80050e2:	683b      	ldr	r3, [r7, #0]
 80050e4:	6a1b      	ldr	r3, [r3, #32]
                     Init->WaitSignalActive     |\
 80050e6:	431a      	orrs	r2, r3
                     Init->WaitSignal           |\
 80050e8:	683b      	ldr	r3, [r7, #0]
 80050ea:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
                     Init->WriteOperation       |\
 80050ec:	431a      	orrs	r2, r3
                     Init->ExtendedMode         |\
 80050ee:	683b      	ldr	r3, [r7, #0]
 80050f0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
                     Init->WaitSignal           |\
 80050f2:	431a      	orrs	r2, r3
                     Init->AsynchronousWait     |\
 80050f4:	683b      	ldr	r3, [r7, #0]
 80050f6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
                     Init->ExtendedMode         |\
 80050f8:	431a      	orrs	r2, r3
                     Init->PageSize             |\
 80050fa:	683b      	ldr	r3, [r7, #0]
 80050fc:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
                     Init->AsynchronousWait     |\
 80050fe:	431a      	orrs	r2, r3
                     Init->WriteBurst
 8005100:	683b      	ldr	r3, [r7, #0]
 8005102:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
                     Init->PageSize             |\
 8005104:	4313      	orrs	r3, r2
  tmpr |= (uint32_t)(Init->DataAddressMux       |\
 8005106:	68fa      	ldr	r2, [r7, #12]
 8005108:	4313      	orrs	r3, r2
 800510a:	60fb      	str	r3, [r7, #12]
                     Init->ContinuousClock      |\
                     Init->PageSize             |\
                     Init->WriteFifo);
#endif /* STM32F405xx || STM32F415xx || STM32F407xx || STM32F417xx */ 
            
  if(Init->MemoryType == FSMC_MEMORY_TYPE_NOR)
 800510c:	683b      	ldr	r3, [r7, #0]
 800510e:	689b      	ldr	r3, [r3, #8]
 8005110:	2b08      	cmp	r3, #8
 8005112:	d103      	bne.n	800511c <FSMC_NORSRAM_Init+0x84>
  {
    tmpr |= (uint32_t)FSMC_NORSRAM_FLASH_ACCESS_ENABLE;
 8005114:	68fb      	ldr	r3, [r7, #12]
 8005116:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800511a:	60fb      	str	r3, [r7, #12]
  }

  Device->BTCR[Init->NSBank] = tmpr;
 800511c:	683b      	ldr	r3, [r7, #0]
 800511e:	681a      	ldr	r2, [r3, #0]
 8005120:	687b      	ldr	r3, [r7, #4]
 8005122:	68f9      	ldr	r1, [r7, #12]
 8005124:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
  {
    Device->BTCR[FSMC_NORSRAM_BANK1] |= (uint32_t)(Init->WriteFifo);
  }
#endif /* STM32F412Zx || STM32F412Vx || STM32F412Rx || STM32F413xx || STM32F423xx */

  return HAL_OK;
 8005128:	2300      	movs	r3, #0
}
 800512a:	4618      	mov	r0, r3
 800512c:	3714      	adds	r7, #20
 800512e:	46bd      	mov	sp, r7
 8005130:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005134:	4770      	bx	lr
 8005136:	bf00      	nop
 8005138:	fff00080 	.word	0xfff00080

0800513c <FSMC_NORSRAM_Timing_Init>:
  * @param  Timing Pointer to NORSRAM Timing structure
  * @param  Bank NORSRAM bank number  
  * @retval HAL status
  */
HAL_StatusTypeDef FSMC_NORSRAM_Timing_Init(FSMC_NORSRAM_TypeDef *Device, FSMC_NORSRAM_TimingTypeDef *Timing, uint32_t Bank)
{
 800513c:	b480      	push	{r7}
 800513e:	b087      	sub	sp, #28
 8005140:	af00      	add	r7, sp, #0
 8005142:	60f8      	str	r0, [r7, #12]
 8005144:	60b9      	str	r1, [r7, #8]
 8005146:	607a      	str	r2, [r7, #4]
  uint32_t tmpr = 0U;
 8005148:	2300      	movs	r3, #0
 800514a:	617b      	str	r3, [r7, #20]
  assert_param(IS_FSMC_DATA_LATENCY(Timing->DataLatency));
  assert_param(IS_FSMC_ACCESS_MODE(Timing->AccessMode));
  assert_param(IS_FSMC_NORSRAM_BANK(Bank));
  
  /* Get the BTCR register value */
  tmpr = Device->BTCR[Bank + 1U];
 800514c:	687b      	ldr	r3, [r7, #4]
 800514e:	1c5a      	adds	r2, r3, #1
 8005150:	68fb      	ldr	r3, [r7, #12]
 8005152:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8005156:	617b      	str	r3, [r7, #20]

  /* Clear ADDSET, ADDHLD, DATAST, BUSTURN, CLKDIV, DATLAT and ACCMOD bits */
  tmpr &= ((uint32_t)~(FSMC_BTR1_ADDSET  | FSMC_BTR1_ADDHLD | FSMC_BTR1_DATAST | \
 8005158:	697b      	ldr	r3, [r7, #20]
 800515a:	f003 4340 	and.w	r3, r3, #3221225472	@ 0xc0000000
 800515e:	617b      	str	r3, [r7, #20]
                       FSMC_BTR1_BUSTURN | FSMC_BTR1_CLKDIV | FSMC_BTR1_DATLAT | \
                       FSMC_BTR1_ACCMOD));
  
  /* Set FSMC_NORSRAM device timing parameters */  
  tmpr |= (uint32_t)(Timing->AddressSetupTime                  |\
 8005160:	68bb      	ldr	r3, [r7, #8]
 8005162:	681a      	ldr	r2, [r3, #0]
                    ((Timing->AddressHoldTime) << 4U)          |\
 8005164:	68bb      	ldr	r3, [r7, #8]
 8005166:	685b      	ldr	r3, [r3, #4]
 8005168:	011b      	lsls	r3, r3, #4
  tmpr |= (uint32_t)(Timing->AddressSetupTime                  |\
 800516a:	431a      	orrs	r2, r3
                    ((Timing->DataSetupTime) << 8U)            |\
 800516c:	68bb      	ldr	r3, [r7, #8]
 800516e:	689b      	ldr	r3, [r3, #8]
 8005170:	021b      	lsls	r3, r3, #8
                    ((Timing->AddressHoldTime) << 4U)          |\
 8005172:	431a      	orrs	r2, r3
                    ((Timing->BusTurnAroundDuration) << 16U)   |\
 8005174:	68bb      	ldr	r3, [r7, #8]
 8005176:	68db      	ldr	r3, [r3, #12]
 8005178:	041b      	lsls	r3, r3, #16
                    ((Timing->DataSetupTime) << 8U)            |\
 800517a:	431a      	orrs	r2, r3
                    (((Timing->CLKDivision)-1U) << 20U)        |\
 800517c:	68bb      	ldr	r3, [r7, #8]
 800517e:	691b      	ldr	r3, [r3, #16]
 8005180:	3b01      	subs	r3, #1
 8005182:	051b      	lsls	r3, r3, #20
                    ((Timing->BusTurnAroundDuration) << 16U)   |\
 8005184:	431a      	orrs	r2, r3
                    (((Timing->DataLatency)-2U) << 24U)        |\
 8005186:	68bb      	ldr	r3, [r7, #8]
 8005188:	695b      	ldr	r3, [r3, #20]
 800518a:	3b02      	subs	r3, #2
 800518c:	061b      	lsls	r3, r3, #24
                    (((Timing->CLKDivision)-1U) << 20U)        |\
 800518e:	431a      	orrs	r2, r3
                    (Timing->AccessMode));
 8005190:	68bb      	ldr	r3, [r7, #8]
 8005192:	699b      	ldr	r3, [r3, #24]
  tmpr |= (uint32_t)(Timing->AddressSetupTime                  |\
 8005194:	4313      	orrs	r3, r2
 8005196:	697a      	ldr	r2, [r7, #20]
 8005198:	4313      	orrs	r3, r2
 800519a:	617b      	str	r3, [r7, #20]
  
  Device->BTCR[Bank + 1] = tmpr; 
 800519c:	687b      	ldr	r3, [r7, #4]
 800519e:	1c5a      	adds	r2, r3, #1
 80051a0:	68fb      	ldr	r3, [r7, #12]
 80051a2:	6979      	ldr	r1, [r7, #20]
 80051a4:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
    tmpr |= (uint32_t)(((Timing->CLKDivision)-1U) << 20U);
    Device->BTCR[FSMC_NORSRAM_BANK1 + 1U] = tmpr;
  }
#endif /* STM32F412Zx || STM32F412Vx || STM32F412Rx || STM32F413xx || STM32F423xx */

  return HAL_OK;
 80051a8:	2300      	movs	r3, #0
}
 80051aa:	4618      	mov	r0, r3
 80051ac:	371c      	adds	r7, #28
 80051ae:	46bd      	mov	sp, r7
 80051b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80051b4:	4770      	bx	lr
	...

080051b8 <FSMC_NORSRAM_Extended_Timing_Init>:
  * @param  Timing Pointer to NORSRAM Timing structure
  * @param  Bank NORSRAM bank number  
  * @retval HAL status
  */
HAL_StatusTypeDef  FSMC_NORSRAM_Extended_Timing_Init(FSMC_NORSRAM_EXTENDED_TypeDef *Device, FSMC_NORSRAM_TimingTypeDef *Timing, uint32_t Bank, uint32_t ExtendedMode)
{
 80051b8:	b480      	push	{r7}
 80051ba:	b087      	sub	sp, #28
 80051bc:	af00      	add	r7, sp, #0
 80051be:	60f8      	str	r0, [r7, #12]
 80051c0:	60b9      	str	r1, [r7, #8]
 80051c2:	607a      	str	r2, [r7, #4]
 80051c4:	603b      	str	r3, [r7, #0]
  uint32_t tmpr = 0U;
 80051c6:	2300      	movs	r3, #0
 80051c8:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_FSMC_EXTENDED_MODE(ExtendedMode));

  /* Set NORSRAM device timing register for write configuration, if extended mode is used */
  if(ExtendedMode == FSMC_EXTENDED_MODE_ENABLE)
 80051ca:	683b      	ldr	r3, [r7, #0]
 80051cc:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 80051d0:	d122      	bne.n	8005218 <FSMC_NORSRAM_Extended_Timing_Init+0x60>
    assert_param(IS_FSMC_TURNAROUND_TIME(Timing->BusTurnAroundDuration));
    assert_param(IS_FSMC_ACCESS_MODE(Timing->AccessMode));
    assert_param(IS_FSMC_NORSRAM_BANK(Bank));
  
    /* Get the BWTR register value */
    tmpr = Device->BWTR[Bank];
 80051d2:	68fb      	ldr	r3, [r7, #12]
 80051d4:	687a      	ldr	r2, [r7, #4]
 80051d6:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80051da:	617b      	str	r3, [r7, #20]
    
    /* Clear ADDSET, ADDHLD, DATAST, BUSTURN and ACCMOD bits */
    tmpr &= ((uint32_t)~(FSMC_BWTR1_ADDSET  | FSMC_BWTR1_ADDHLD | FSMC_BWTR1_DATAST | \
 80051dc:	697a      	ldr	r2, [r7, #20]
 80051de:	4b15      	ldr	r3, [pc, #84]	@ (8005234 <FSMC_NORSRAM_Extended_Timing_Init+0x7c>)
 80051e0:	4013      	ands	r3, r2
 80051e2:	617b      	str	r3, [r7, #20]
                         FSMC_BWTR1_BUSTURN | FSMC_BWTR1_ACCMOD));

    tmpr |= (uint32_t)(Timing->AddressSetupTime                  |\
 80051e4:	68bb      	ldr	r3, [r7, #8]
 80051e6:	681a      	ldr	r2, [r3, #0]
                      ((Timing->AddressHoldTime) << 4U)          |\
 80051e8:	68bb      	ldr	r3, [r7, #8]
 80051ea:	685b      	ldr	r3, [r3, #4]
 80051ec:	011b      	lsls	r3, r3, #4
    tmpr |= (uint32_t)(Timing->AddressSetupTime                  |\
 80051ee:	431a      	orrs	r2, r3
                      ((Timing->DataSetupTime) << 8U)            |\
 80051f0:	68bb      	ldr	r3, [r7, #8]
 80051f2:	689b      	ldr	r3, [r3, #8]
 80051f4:	021b      	lsls	r3, r3, #8
                      ((Timing->AddressHoldTime) << 4U)          |\
 80051f6:	431a      	orrs	r2, r3
                      ((Timing->BusTurnAroundDuration) << 16U)   |\
 80051f8:	68bb      	ldr	r3, [r7, #8]
 80051fa:	68db      	ldr	r3, [r3, #12]
 80051fc:	041b      	lsls	r3, r3, #16
                      ((Timing->DataSetupTime) << 8U)            |\
 80051fe:	431a      	orrs	r2, r3
                      (Timing->AccessMode));
 8005200:	68bb      	ldr	r3, [r7, #8]
 8005202:	699b      	ldr	r3, [r3, #24]
                      ((Timing->BusTurnAroundDuration) << 16U)   |\
 8005204:	4313      	orrs	r3, r2
    tmpr |= (uint32_t)(Timing->AddressSetupTime                  |\
 8005206:	697a      	ldr	r2, [r7, #20]
 8005208:	4313      	orrs	r3, r2
 800520a:	617b      	str	r3, [r7, #20]
    
    Device->BWTR[Bank] = tmpr;
 800520c:	68fb      	ldr	r3, [r7, #12]
 800520e:	687a      	ldr	r2, [r7, #4]
 8005210:	6979      	ldr	r1, [r7, #20]
 8005212:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
 8005216:	e005      	b.n	8005224 <FSMC_NORSRAM_Extended_Timing_Init+0x6c>
  }
  else                                        
  {
    Device->BWTR[Bank] = 0x0FFFFFFFU;
 8005218:	68fb      	ldr	r3, [r7, #12]
 800521a:	687a      	ldr	r2, [r7, #4]
 800521c:	f06f 4170 	mvn.w	r1, #4026531840	@ 0xf0000000
 8005220:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
  }   
  
  return HAL_OK;  
 8005224:	2300      	movs	r3, #0
}
 8005226:	4618      	mov	r0, r3
 8005228:	371c      	adds	r7, #28
 800522a:	46bd      	mov	sp, r7
 800522c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005230:	4770      	bx	lr
 8005232:	bf00      	nop
 8005234:	cff00000 	.word	0xcff00000

08005238 <std>:
 8005238:	2300      	movs	r3, #0
 800523a:	b510      	push	{r4, lr}
 800523c:	4604      	mov	r4, r0
 800523e:	e9c0 3300 	strd	r3, r3, [r0]
 8005242:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8005246:	6083      	str	r3, [r0, #8]
 8005248:	8181      	strh	r1, [r0, #12]
 800524a:	6643      	str	r3, [r0, #100]	@ 0x64
 800524c:	81c2      	strh	r2, [r0, #14]
 800524e:	6183      	str	r3, [r0, #24]
 8005250:	4619      	mov	r1, r3
 8005252:	2208      	movs	r2, #8
 8005254:	305c      	adds	r0, #92	@ 0x5c
 8005256:	f000 f906 	bl	8005466 <memset>
 800525a:	4b0d      	ldr	r3, [pc, #52]	@ (8005290 <std+0x58>)
 800525c:	6263      	str	r3, [r4, #36]	@ 0x24
 800525e:	4b0d      	ldr	r3, [pc, #52]	@ (8005294 <std+0x5c>)
 8005260:	62a3      	str	r3, [r4, #40]	@ 0x28
 8005262:	4b0d      	ldr	r3, [pc, #52]	@ (8005298 <std+0x60>)
 8005264:	62e3      	str	r3, [r4, #44]	@ 0x2c
 8005266:	4b0d      	ldr	r3, [pc, #52]	@ (800529c <std+0x64>)
 8005268:	6323      	str	r3, [r4, #48]	@ 0x30
 800526a:	4b0d      	ldr	r3, [pc, #52]	@ (80052a0 <std+0x68>)
 800526c:	6224      	str	r4, [r4, #32]
 800526e:	429c      	cmp	r4, r3
 8005270:	d006      	beq.n	8005280 <std+0x48>
 8005272:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 8005276:	4294      	cmp	r4, r2
 8005278:	d002      	beq.n	8005280 <std+0x48>
 800527a:	33d0      	adds	r3, #208	@ 0xd0
 800527c:	429c      	cmp	r4, r3
 800527e:	d105      	bne.n	800528c <std+0x54>
 8005280:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 8005284:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8005288:	f000 b960 	b.w	800554c <__retarget_lock_init_recursive>
 800528c:	bd10      	pop	{r4, pc}
 800528e:	bf00      	nop
 8005290:	080053e1 	.word	0x080053e1
 8005294:	08005403 	.word	0x08005403
 8005298:	0800543b 	.word	0x0800543b
 800529c:	0800545f 	.word	0x0800545f
 80052a0:	20000320 	.word	0x20000320

080052a4 <stdio_exit_handler>:
 80052a4:	4a02      	ldr	r2, [pc, #8]	@ (80052b0 <stdio_exit_handler+0xc>)
 80052a6:	4903      	ldr	r1, [pc, #12]	@ (80052b4 <stdio_exit_handler+0x10>)
 80052a8:	4803      	ldr	r0, [pc, #12]	@ (80052b8 <stdio_exit_handler+0x14>)
 80052aa:	f000 b869 	b.w	8005380 <_fwalk_sglue>
 80052ae:	bf00      	nop
 80052b0:	20000020 	.word	0x20000020
 80052b4:	08005ded 	.word	0x08005ded
 80052b8:	20000030 	.word	0x20000030

080052bc <cleanup_stdio>:
 80052bc:	6841      	ldr	r1, [r0, #4]
 80052be:	4b0c      	ldr	r3, [pc, #48]	@ (80052f0 <cleanup_stdio+0x34>)
 80052c0:	4299      	cmp	r1, r3
 80052c2:	b510      	push	{r4, lr}
 80052c4:	4604      	mov	r4, r0
 80052c6:	d001      	beq.n	80052cc <cleanup_stdio+0x10>
 80052c8:	f000 fd90 	bl	8005dec <_fflush_r>
 80052cc:	68a1      	ldr	r1, [r4, #8]
 80052ce:	4b09      	ldr	r3, [pc, #36]	@ (80052f4 <cleanup_stdio+0x38>)
 80052d0:	4299      	cmp	r1, r3
 80052d2:	d002      	beq.n	80052da <cleanup_stdio+0x1e>
 80052d4:	4620      	mov	r0, r4
 80052d6:	f000 fd89 	bl	8005dec <_fflush_r>
 80052da:	68e1      	ldr	r1, [r4, #12]
 80052dc:	4b06      	ldr	r3, [pc, #24]	@ (80052f8 <cleanup_stdio+0x3c>)
 80052de:	4299      	cmp	r1, r3
 80052e0:	d004      	beq.n	80052ec <cleanup_stdio+0x30>
 80052e2:	4620      	mov	r0, r4
 80052e4:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80052e8:	f000 bd80 	b.w	8005dec <_fflush_r>
 80052ec:	bd10      	pop	{r4, pc}
 80052ee:	bf00      	nop
 80052f0:	20000320 	.word	0x20000320
 80052f4:	20000388 	.word	0x20000388
 80052f8:	200003f0 	.word	0x200003f0

080052fc <global_stdio_init.part.0>:
 80052fc:	b510      	push	{r4, lr}
 80052fe:	4b0b      	ldr	r3, [pc, #44]	@ (800532c <global_stdio_init.part.0+0x30>)
 8005300:	4c0b      	ldr	r4, [pc, #44]	@ (8005330 <global_stdio_init.part.0+0x34>)
 8005302:	4a0c      	ldr	r2, [pc, #48]	@ (8005334 <global_stdio_init.part.0+0x38>)
 8005304:	601a      	str	r2, [r3, #0]
 8005306:	4620      	mov	r0, r4
 8005308:	2200      	movs	r2, #0
 800530a:	2104      	movs	r1, #4
 800530c:	f7ff ff94 	bl	8005238 <std>
 8005310:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 8005314:	2201      	movs	r2, #1
 8005316:	2109      	movs	r1, #9
 8005318:	f7ff ff8e 	bl	8005238 <std>
 800531c:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 8005320:	2202      	movs	r2, #2
 8005322:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8005326:	2112      	movs	r1, #18
 8005328:	f7ff bf86 	b.w	8005238 <std>
 800532c:	20000458 	.word	0x20000458
 8005330:	20000320 	.word	0x20000320
 8005334:	080052a5 	.word	0x080052a5

08005338 <__sfp_lock_acquire>:
 8005338:	4801      	ldr	r0, [pc, #4]	@ (8005340 <__sfp_lock_acquire+0x8>)
 800533a:	f000 b908 	b.w	800554e <__retarget_lock_acquire_recursive>
 800533e:	bf00      	nop
 8005340:	20000461 	.word	0x20000461

08005344 <__sfp_lock_release>:
 8005344:	4801      	ldr	r0, [pc, #4]	@ (800534c <__sfp_lock_release+0x8>)
 8005346:	f000 b903 	b.w	8005550 <__retarget_lock_release_recursive>
 800534a:	bf00      	nop
 800534c:	20000461 	.word	0x20000461

08005350 <__sinit>:
 8005350:	b510      	push	{r4, lr}
 8005352:	4604      	mov	r4, r0
 8005354:	f7ff fff0 	bl	8005338 <__sfp_lock_acquire>
 8005358:	6a23      	ldr	r3, [r4, #32]
 800535a:	b11b      	cbz	r3, 8005364 <__sinit+0x14>
 800535c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8005360:	f7ff bff0 	b.w	8005344 <__sfp_lock_release>
 8005364:	4b04      	ldr	r3, [pc, #16]	@ (8005378 <__sinit+0x28>)
 8005366:	6223      	str	r3, [r4, #32]
 8005368:	4b04      	ldr	r3, [pc, #16]	@ (800537c <__sinit+0x2c>)
 800536a:	681b      	ldr	r3, [r3, #0]
 800536c:	2b00      	cmp	r3, #0
 800536e:	d1f5      	bne.n	800535c <__sinit+0xc>
 8005370:	f7ff ffc4 	bl	80052fc <global_stdio_init.part.0>
 8005374:	e7f2      	b.n	800535c <__sinit+0xc>
 8005376:	bf00      	nop
 8005378:	080052bd 	.word	0x080052bd
 800537c:	20000458 	.word	0x20000458

08005380 <_fwalk_sglue>:
 8005380:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8005384:	4607      	mov	r7, r0
 8005386:	4688      	mov	r8, r1
 8005388:	4614      	mov	r4, r2
 800538a:	2600      	movs	r6, #0
 800538c:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8005390:	f1b9 0901 	subs.w	r9, r9, #1
 8005394:	d505      	bpl.n	80053a2 <_fwalk_sglue+0x22>
 8005396:	6824      	ldr	r4, [r4, #0]
 8005398:	2c00      	cmp	r4, #0
 800539a:	d1f7      	bne.n	800538c <_fwalk_sglue+0xc>
 800539c:	4630      	mov	r0, r6
 800539e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80053a2:	89ab      	ldrh	r3, [r5, #12]
 80053a4:	2b01      	cmp	r3, #1
 80053a6:	d907      	bls.n	80053b8 <_fwalk_sglue+0x38>
 80053a8:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 80053ac:	3301      	adds	r3, #1
 80053ae:	d003      	beq.n	80053b8 <_fwalk_sglue+0x38>
 80053b0:	4629      	mov	r1, r5
 80053b2:	4638      	mov	r0, r7
 80053b4:	47c0      	blx	r8
 80053b6:	4306      	orrs	r6, r0
 80053b8:	3568      	adds	r5, #104	@ 0x68
 80053ba:	e7e9      	b.n	8005390 <_fwalk_sglue+0x10>

080053bc <iprintf>:
 80053bc:	b40f      	push	{r0, r1, r2, r3}
 80053be:	b507      	push	{r0, r1, r2, lr}
 80053c0:	4906      	ldr	r1, [pc, #24]	@ (80053dc <iprintf+0x20>)
 80053c2:	ab04      	add	r3, sp, #16
 80053c4:	6808      	ldr	r0, [r1, #0]
 80053c6:	f853 2b04 	ldr.w	r2, [r3], #4
 80053ca:	6881      	ldr	r1, [r0, #8]
 80053cc:	9301      	str	r3, [sp, #4]
 80053ce:	f000 f9e3 	bl	8005798 <_vfiprintf_r>
 80053d2:	b003      	add	sp, #12
 80053d4:	f85d eb04 	ldr.w	lr, [sp], #4
 80053d8:	b004      	add	sp, #16
 80053da:	4770      	bx	lr
 80053dc:	2000002c 	.word	0x2000002c

080053e0 <__sread>:
 80053e0:	b510      	push	{r4, lr}
 80053e2:	460c      	mov	r4, r1
 80053e4:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80053e8:	f000 f868 	bl	80054bc <_read_r>
 80053ec:	2800      	cmp	r0, #0
 80053ee:	bfab      	itete	ge
 80053f0:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 80053f2:	89a3      	ldrhlt	r3, [r4, #12]
 80053f4:	181b      	addge	r3, r3, r0
 80053f6:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 80053fa:	bfac      	ite	ge
 80053fc:	6563      	strge	r3, [r4, #84]	@ 0x54
 80053fe:	81a3      	strhlt	r3, [r4, #12]
 8005400:	bd10      	pop	{r4, pc}

08005402 <__swrite>:
 8005402:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8005406:	461f      	mov	r7, r3
 8005408:	898b      	ldrh	r3, [r1, #12]
 800540a:	05db      	lsls	r3, r3, #23
 800540c:	4605      	mov	r5, r0
 800540e:	460c      	mov	r4, r1
 8005410:	4616      	mov	r6, r2
 8005412:	d505      	bpl.n	8005420 <__swrite+0x1e>
 8005414:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8005418:	2302      	movs	r3, #2
 800541a:	2200      	movs	r2, #0
 800541c:	f000 f83c 	bl	8005498 <_lseek_r>
 8005420:	89a3      	ldrh	r3, [r4, #12]
 8005422:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8005426:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 800542a:	81a3      	strh	r3, [r4, #12]
 800542c:	4632      	mov	r2, r6
 800542e:	463b      	mov	r3, r7
 8005430:	4628      	mov	r0, r5
 8005432:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8005436:	f000 b853 	b.w	80054e0 <_write_r>

0800543a <__sseek>:
 800543a:	b510      	push	{r4, lr}
 800543c:	460c      	mov	r4, r1
 800543e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8005442:	f000 f829 	bl	8005498 <_lseek_r>
 8005446:	1c43      	adds	r3, r0, #1
 8005448:	89a3      	ldrh	r3, [r4, #12]
 800544a:	bf15      	itete	ne
 800544c:	6560      	strne	r0, [r4, #84]	@ 0x54
 800544e:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 8005452:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 8005456:	81a3      	strheq	r3, [r4, #12]
 8005458:	bf18      	it	ne
 800545a:	81a3      	strhne	r3, [r4, #12]
 800545c:	bd10      	pop	{r4, pc}

0800545e <__sclose>:
 800545e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8005462:	f000 b809 	b.w	8005478 <_close_r>

08005466 <memset>:
 8005466:	4402      	add	r2, r0
 8005468:	4603      	mov	r3, r0
 800546a:	4293      	cmp	r3, r2
 800546c:	d100      	bne.n	8005470 <memset+0xa>
 800546e:	4770      	bx	lr
 8005470:	f803 1b01 	strb.w	r1, [r3], #1
 8005474:	e7f9      	b.n	800546a <memset+0x4>
	...

08005478 <_close_r>:
 8005478:	b538      	push	{r3, r4, r5, lr}
 800547a:	4d06      	ldr	r5, [pc, #24]	@ (8005494 <_close_r+0x1c>)
 800547c:	2300      	movs	r3, #0
 800547e:	4604      	mov	r4, r0
 8005480:	4608      	mov	r0, r1
 8005482:	602b      	str	r3, [r5, #0]
 8005484:	f7fb ff5c 	bl	8001340 <_close>
 8005488:	1c43      	adds	r3, r0, #1
 800548a:	d102      	bne.n	8005492 <_close_r+0x1a>
 800548c:	682b      	ldr	r3, [r5, #0]
 800548e:	b103      	cbz	r3, 8005492 <_close_r+0x1a>
 8005490:	6023      	str	r3, [r4, #0]
 8005492:	bd38      	pop	{r3, r4, r5, pc}
 8005494:	2000045c 	.word	0x2000045c

08005498 <_lseek_r>:
 8005498:	b538      	push	{r3, r4, r5, lr}
 800549a:	4d07      	ldr	r5, [pc, #28]	@ (80054b8 <_lseek_r+0x20>)
 800549c:	4604      	mov	r4, r0
 800549e:	4608      	mov	r0, r1
 80054a0:	4611      	mov	r1, r2
 80054a2:	2200      	movs	r2, #0
 80054a4:	602a      	str	r2, [r5, #0]
 80054a6:	461a      	mov	r2, r3
 80054a8:	f7fb ff71 	bl	800138e <_lseek>
 80054ac:	1c43      	adds	r3, r0, #1
 80054ae:	d102      	bne.n	80054b6 <_lseek_r+0x1e>
 80054b0:	682b      	ldr	r3, [r5, #0]
 80054b2:	b103      	cbz	r3, 80054b6 <_lseek_r+0x1e>
 80054b4:	6023      	str	r3, [r4, #0]
 80054b6:	bd38      	pop	{r3, r4, r5, pc}
 80054b8:	2000045c 	.word	0x2000045c

080054bc <_read_r>:
 80054bc:	b538      	push	{r3, r4, r5, lr}
 80054be:	4d07      	ldr	r5, [pc, #28]	@ (80054dc <_read_r+0x20>)
 80054c0:	4604      	mov	r4, r0
 80054c2:	4608      	mov	r0, r1
 80054c4:	4611      	mov	r1, r2
 80054c6:	2200      	movs	r2, #0
 80054c8:	602a      	str	r2, [r5, #0]
 80054ca:	461a      	mov	r2, r3
 80054cc:	f7fb feff 	bl	80012ce <_read>
 80054d0:	1c43      	adds	r3, r0, #1
 80054d2:	d102      	bne.n	80054da <_read_r+0x1e>
 80054d4:	682b      	ldr	r3, [r5, #0]
 80054d6:	b103      	cbz	r3, 80054da <_read_r+0x1e>
 80054d8:	6023      	str	r3, [r4, #0]
 80054da:	bd38      	pop	{r3, r4, r5, pc}
 80054dc:	2000045c 	.word	0x2000045c

080054e0 <_write_r>:
 80054e0:	b538      	push	{r3, r4, r5, lr}
 80054e2:	4d07      	ldr	r5, [pc, #28]	@ (8005500 <_write_r+0x20>)
 80054e4:	4604      	mov	r4, r0
 80054e6:	4608      	mov	r0, r1
 80054e8:	4611      	mov	r1, r2
 80054ea:	2200      	movs	r2, #0
 80054ec:	602a      	str	r2, [r5, #0]
 80054ee:	461a      	mov	r2, r3
 80054f0:	f7fb ff0a 	bl	8001308 <_write>
 80054f4:	1c43      	adds	r3, r0, #1
 80054f6:	d102      	bne.n	80054fe <_write_r+0x1e>
 80054f8:	682b      	ldr	r3, [r5, #0]
 80054fa:	b103      	cbz	r3, 80054fe <_write_r+0x1e>
 80054fc:	6023      	str	r3, [r4, #0]
 80054fe:	bd38      	pop	{r3, r4, r5, pc}
 8005500:	2000045c 	.word	0x2000045c

08005504 <__libc_init_array>:
 8005504:	b570      	push	{r4, r5, r6, lr}
 8005506:	4d0d      	ldr	r5, [pc, #52]	@ (800553c <__libc_init_array+0x38>)
 8005508:	4c0d      	ldr	r4, [pc, #52]	@ (8005540 <__libc_init_array+0x3c>)
 800550a:	1b64      	subs	r4, r4, r5
 800550c:	10a4      	asrs	r4, r4, #2
 800550e:	2600      	movs	r6, #0
 8005510:	42a6      	cmp	r6, r4
 8005512:	d109      	bne.n	8005528 <__libc_init_array+0x24>
 8005514:	4d0b      	ldr	r5, [pc, #44]	@ (8005544 <__libc_init_array+0x40>)
 8005516:	4c0c      	ldr	r4, [pc, #48]	@ (8005548 <__libc_init_array+0x44>)
 8005518:	f000 fdc6 	bl	80060a8 <_init>
 800551c:	1b64      	subs	r4, r4, r5
 800551e:	10a4      	asrs	r4, r4, #2
 8005520:	2600      	movs	r6, #0
 8005522:	42a6      	cmp	r6, r4
 8005524:	d105      	bne.n	8005532 <__libc_init_array+0x2e>
 8005526:	bd70      	pop	{r4, r5, r6, pc}
 8005528:	f855 3b04 	ldr.w	r3, [r5], #4
 800552c:	4798      	blx	r3
 800552e:	3601      	adds	r6, #1
 8005530:	e7ee      	b.n	8005510 <__libc_init_array+0xc>
 8005532:	f855 3b04 	ldr.w	r3, [r5], #4
 8005536:	4798      	blx	r3
 8005538:	3601      	adds	r6, #1
 800553a:	e7f2      	b.n	8005522 <__libc_init_array+0x1e>
 800553c:	0800790c 	.word	0x0800790c
 8005540:	0800790c 	.word	0x0800790c
 8005544:	0800790c 	.word	0x0800790c
 8005548:	08007910 	.word	0x08007910

0800554c <__retarget_lock_init_recursive>:
 800554c:	4770      	bx	lr

0800554e <__retarget_lock_acquire_recursive>:
 800554e:	4770      	bx	lr

08005550 <__retarget_lock_release_recursive>:
 8005550:	4770      	bx	lr
	...

08005554 <_free_r>:
 8005554:	b538      	push	{r3, r4, r5, lr}
 8005556:	4605      	mov	r5, r0
 8005558:	2900      	cmp	r1, #0
 800555a:	d041      	beq.n	80055e0 <_free_r+0x8c>
 800555c:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8005560:	1f0c      	subs	r4, r1, #4
 8005562:	2b00      	cmp	r3, #0
 8005564:	bfb8      	it	lt
 8005566:	18e4      	addlt	r4, r4, r3
 8005568:	f000 f8e0 	bl	800572c <__malloc_lock>
 800556c:	4a1d      	ldr	r2, [pc, #116]	@ (80055e4 <_free_r+0x90>)
 800556e:	6813      	ldr	r3, [r2, #0]
 8005570:	b933      	cbnz	r3, 8005580 <_free_r+0x2c>
 8005572:	6063      	str	r3, [r4, #4]
 8005574:	6014      	str	r4, [r2, #0]
 8005576:	4628      	mov	r0, r5
 8005578:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800557c:	f000 b8dc 	b.w	8005738 <__malloc_unlock>
 8005580:	42a3      	cmp	r3, r4
 8005582:	d908      	bls.n	8005596 <_free_r+0x42>
 8005584:	6820      	ldr	r0, [r4, #0]
 8005586:	1821      	adds	r1, r4, r0
 8005588:	428b      	cmp	r3, r1
 800558a:	bf01      	itttt	eq
 800558c:	6819      	ldreq	r1, [r3, #0]
 800558e:	685b      	ldreq	r3, [r3, #4]
 8005590:	1809      	addeq	r1, r1, r0
 8005592:	6021      	streq	r1, [r4, #0]
 8005594:	e7ed      	b.n	8005572 <_free_r+0x1e>
 8005596:	461a      	mov	r2, r3
 8005598:	685b      	ldr	r3, [r3, #4]
 800559a:	b10b      	cbz	r3, 80055a0 <_free_r+0x4c>
 800559c:	42a3      	cmp	r3, r4
 800559e:	d9fa      	bls.n	8005596 <_free_r+0x42>
 80055a0:	6811      	ldr	r1, [r2, #0]
 80055a2:	1850      	adds	r0, r2, r1
 80055a4:	42a0      	cmp	r0, r4
 80055a6:	d10b      	bne.n	80055c0 <_free_r+0x6c>
 80055a8:	6820      	ldr	r0, [r4, #0]
 80055aa:	4401      	add	r1, r0
 80055ac:	1850      	adds	r0, r2, r1
 80055ae:	4283      	cmp	r3, r0
 80055b0:	6011      	str	r1, [r2, #0]
 80055b2:	d1e0      	bne.n	8005576 <_free_r+0x22>
 80055b4:	6818      	ldr	r0, [r3, #0]
 80055b6:	685b      	ldr	r3, [r3, #4]
 80055b8:	6053      	str	r3, [r2, #4]
 80055ba:	4408      	add	r0, r1
 80055bc:	6010      	str	r0, [r2, #0]
 80055be:	e7da      	b.n	8005576 <_free_r+0x22>
 80055c0:	d902      	bls.n	80055c8 <_free_r+0x74>
 80055c2:	230c      	movs	r3, #12
 80055c4:	602b      	str	r3, [r5, #0]
 80055c6:	e7d6      	b.n	8005576 <_free_r+0x22>
 80055c8:	6820      	ldr	r0, [r4, #0]
 80055ca:	1821      	adds	r1, r4, r0
 80055cc:	428b      	cmp	r3, r1
 80055ce:	bf04      	itt	eq
 80055d0:	6819      	ldreq	r1, [r3, #0]
 80055d2:	685b      	ldreq	r3, [r3, #4]
 80055d4:	6063      	str	r3, [r4, #4]
 80055d6:	bf04      	itt	eq
 80055d8:	1809      	addeq	r1, r1, r0
 80055da:	6021      	streq	r1, [r4, #0]
 80055dc:	6054      	str	r4, [r2, #4]
 80055de:	e7ca      	b.n	8005576 <_free_r+0x22>
 80055e0:	bd38      	pop	{r3, r4, r5, pc}
 80055e2:	bf00      	nop
 80055e4:	20000468 	.word	0x20000468

080055e8 <sbrk_aligned>:
 80055e8:	b570      	push	{r4, r5, r6, lr}
 80055ea:	4e0f      	ldr	r6, [pc, #60]	@ (8005628 <sbrk_aligned+0x40>)
 80055ec:	460c      	mov	r4, r1
 80055ee:	6831      	ldr	r1, [r6, #0]
 80055f0:	4605      	mov	r5, r0
 80055f2:	b911      	cbnz	r1, 80055fa <sbrk_aligned+0x12>
 80055f4:	f000 fcb6 	bl	8005f64 <_sbrk_r>
 80055f8:	6030      	str	r0, [r6, #0]
 80055fa:	4621      	mov	r1, r4
 80055fc:	4628      	mov	r0, r5
 80055fe:	f000 fcb1 	bl	8005f64 <_sbrk_r>
 8005602:	1c43      	adds	r3, r0, #1
 8005604:	d103      	bne.n	800560e <sbrk_aligned+0x26>
 8005606:	f04f 34ff 	mov.w	r4, #4294967295
 800560a:	4620      	mov	r0, r4
 800560c:	bd70      	pop	{r4, r5, r6, pc}
 800560e:	1cc4      	adds	r4, r0, #3
 8005610:	f024 0403 	bic.w	r4, r4, #3
 8005614:	42a0      	cmp	r0, r4
 8005616:	d0f8      	beq.n	800560a <sbrk_aligned+0x22>
 8005618:	1a21      	subs	r1, r4, r0
 800561a:	4628      	mov	r0, r5
 800561c:	f000 fca2 	bl	8005f64 <_sbrk_r>
 8005620:	3001      	adds	r0, #1
 8005622:	d1f2      	bne.n	800560a <sbrk_aligned+0x22>
 8005624:	e7ef      	b.n	8005606 <sbrk_aligned+0x1e>
 8005626:	bf00      	nop
 8005628:	20000464 	.word	0x20000464

0800562c <_malloc_r>:
 800562c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8005630:	1ccd      	adds	r5, r1, #3
 8005632:	f025 0503 	bic.w	r5, r5, #3
 8005636:	3508      	adds	r5, #8
 8005638:	2d0c      	cmp	r5, #12
 800563a:	bf38      	it	cc
 800563c:	250c      	movcc	r5, #12
 800563e:	2d00      	cmp	r5, #0
 8005640:	4606      	mov	r6, r0
 8005642:	db01      	blt.n	8005648 <_malloc_r+0x1c>
 8005644:	42a9      	cmp	r1, r5
 8005646:	d904      	bls.n	8005652 <_malloc_r+0x26>
 8005648:	230c      	movs	r3, #12
 800564a:	6033      	str	r3, [r6, #0]
 800564c:	2000      	movs	r0, #0
 800564e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8005652:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8005728 <_malloc_r+0xfc>
 8005656:	f000 f869 	bl	800572c <__malloc_lock>
 800565a:	f8d8 3000 	ldr.w	r3, [r8]
 800565e:	461c      	mov	r4, r3
 8005660:	bb44      	cbnz	r4, 80056b4 <_malloc_r+0x88>
 8005662:	4629      	mov	r1, r5
 8005664:	4630      	mov	r0, r6
 8005666:	f7ff ffbf 	bl	80055e8 <sbrk_aligned>
 800566a:	1c43      	adds	r3, r0, #1
 800566c:	4604      	mov	r4, r0
 800566e:	d158      	bne.n	8005722 <_malloc_r+0xf6>
 8005670:	f8d8 4000 	ldr.w	r4, [r8]
 8005674:	4627      	mov	r7, r4
 8005676:	2f00      	cmp	r7, #0
 8005678:	d143      	bne.n	8005702 <_malloc_r+0xd6>
 800567a:	2c00      	cmp	r4, #0
 800567c:	d04b      	beq.n	8005716 <_malloc_r+0xea>
 800567e:	6823      	ldr	r3, [r4, #0]
 8005680:	4639      	mov	r1, r7
 8005682:	4630      	mov	r0, r6
 8005684:	eb04 0903 	add.w	r9, r4, r3
 8005688:	f000 fc6c 	bl	8005f64 <_sbrk_r>
 800568c:	4581      	cmp	r9, r0
 800568e:	d142      	bne.n	8005716 <_malloc_r+0xea>
 8005690:	6821      	ldr	r1, [r4, #0]
 8005692:	1a6d      	subs	r5, r5, r1
 8005694:	4629      	mov	r1, r5
 8005696:	4630      	mov	r0, r6
 8005698:	f7ff ffa6 	bl	80055e8 <sbrk_aligned>
 800569c:	3001      	adds	r0, #1
 800569e:	d03a      	beq.n	8005716 <_malloc_r+0xea>
 80056a0:	6823      	ldr	r3, [r4, #0]
 80056a2:	442b      	add	r3, r5
 80056a4:	6023      	str	r3, [r4, #0]
 80056a6:	f8d8 3000 	ldr.w	r3, [r8]
 80056aa:	685a      	ldr	r2, [r3, #4]
 80056ac:	bb62      	cbnz	r2, 8005708 <_malloc_r+0xdc>
 80056ae:	f8c8 7000 	str.w	r7, [r8]
 80056b2:	e00f      	b.n	80056d4 <_malloc_r+0xa8>
 80056b4:	6822      	ldr	r2, [r4, #0]
 80056b6:	1b52      	subs	r2, r2, r5
 80056b8:	d420      	bmi.n	80056fc <_malloc_r+0xd0>
 80056ba:	2a0b      	cmp	r2, #11
 80056bc:	d917      	bls.n	80056ee <_malloc_r+0xc2>
 80056be:	1961      	adds	r1, r4, r5
 80056c0:	42a3      	cmp	r3, r4
 80056c2:	6025      	str	r5, [r4, #0]
 80056c4:	bf18      	it	ne
 80056c6:	6059      	strne	r1, [r3, #4]
 80056c8:	6863      	ldr	r3, [r4, #4]
 80056ca:	bf08      	it	eq
 80056cc:	f8c8 1000 	streq.w	r1, [r8]
 80056d0:	5162      	str	r2, [r4, r5]
 80056d2:	604b      	str	r3, [r1, #4]
 80056d4:	4630      	mov	r0, r6
 80056d6:	f000 f82f 	bl	8005738 <__malloc_unlock>
 80056da:	f104 000b 	add.w	r0, r4, #11
 80056de:	1d23      	adds	r3, r4, #4
 80056e0:	f020 0007 	bic.w	r0, r0, #7
 80056e4:	1ac2      	subs	r2, r0, r3
 80056e6:	bf1c      	itt	ne
 80056e8:	1a1b      	subne	r3, r3, r0
 80056ea:	50a3      	strne	r3, [r4, r2]
 80056ec:	e7af      	b.n	800564e <_malloc_r+0x22>
 80056ee:	6862      	ldr	r2, [r4, #4]
 80056f0:	42a3      	cmp	r3, r4
 80056f2:	bf0c      	ite	eq
 80056f4:	f8c8 2000 	streq.w	r2, [r8]
 80056f8:	605a      	strne	r2, [r3, #4]
 80056fa:	e7eb      	b.n	80056d4 <_malloc_r+0xa8>
 80056fc:	4623      	mov	r3, r4
 80056fe:	6864      	ldr	r4, [r4, #4]
 8005700:	e7ae      	b.n	8005660 <_malloc_r+0x34>
 8005702:	463c      	mov	r4, r7
 8005704:	687f      	ldr	r7, [r7, #4]
 8005706:	e7b6      	b.n	8005676 <_malloc_r+0x4a>
 8005708:	461a      	mov	r2, r3
 800570a:	685b      	ldr	r3, [r3, #4]
 800570c:	42a3      	cmp	r3, r4
 800570e:	d1fb      	bne.n	8005708 <_malloc_r+0xdc>
 8005710:	2300      	movs	r3, #0
 8005712:	6053      	str	r3, [r2, #4]
 8005714:	e7de      	b.n	80056d4 <_malloc_r+0xa8>
 8005716:	230c      	movs	r3, #12
 8005718:	6033      	str	r3, [r6, #0]
 800571a:	4630      	mov	r0, r6
 800571c:	f000 f80c 	bl	8005738 <__malloc_unlock>
 8005720:	e794      	b.n	800564c <_malloc_r+0x20>
 8005722:	6005      	str	r5, [r0, #0]
 8005724:	e7d6      	b.n	80056d4 <_malloc_r+0xa8>
 8005726:	bf00      	nop
 8005728:	20000468 	.word	0x20000468

0800572c <__malloc_lock>:
 800572c:	4801      	ldr	r0, [pc, #4]	@ (8005734 <__malloc_lock+0x8>)
 800572e:	f7ff bf0e 	b.w	800554e <__retarget_lock_acquire_recursive>
 8005732:	bf00      	nop
 8005734:	20000460 	.word	0x20000460

08005738 <__malloc_unlock>:
 8005738:	4801      	ldr	r0, [pc, #4]	@ (8005740 <__malloc_unlock+0x8>)
 800573a:	f7ff bf09 	b.w	8005550 <__retarget_lock_release_recursive>
 800573e:	bf00      	nop
 8005740:	20000460 	.word	0x20000460

08005744 <__sfputc_r>:
 8005744:	6893      	ldr	r3, [r2, #8]
 8005746:	3b01      	subs	r3, #1
 8005748:	2b00      	cmp	r3, #0
 800574a:	b410      	push	{r4}
 800574c:	6093      	str	r3, [r2, #8]
 800574e:	da08      	bge.n	8005762 <__sfputc_r+0x1e>
 8005750:	6994      	ldr	r4, [r2, #24]
 8005752:	42a3      	cmp	r3, r4
 8005754:	db01      	blt.n	800575a <__sfputc_r+0x16>
 8005756:	290a      	cmp	r1, #10
 8005758:	d103      	bne.n	8005762 <__sfputc_r+0x1e>
 800575a:	f85d 4b04 	ldr.w	r4, [sp], #4
 800575e:	f000 bb6d 	b.w	8005e3c <__swbuf_r>
 8005762:	6813      	ldr	r3, [r2, #0]
 8005764:	1c58      	adds	r0, r3, #1
 8005766:	6010      	str	r0, [r2, #0]
 8005768:	7019      	strb	r1, [r3, #0]
 800576a:	4608      	mov	r0, r1
 800576c:	f85d 4b04 	ldr.w	r4, [sp], #4
 8005770:	4770      	bx	lr

08005772 <__sfputs_r>:
 8005772:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005774:	4606      	mov	r6, r0
 8005776:	460f      	mov	r7, r1
 8005778:	4614      	mov	r4, r2
 800577a:	18d5      	adds	r5, r2, r3
 800577c:	42ac      	cmp	r4, r5
 800577e:	d101      	bne.n	8005784 <__sfputs_r+0x12>
 8005780:	2000      	movs	r0, #0
 8005782:	e007      	b.n	8005794 <__sfputs_r+0x22>
 8005784:	f814 1b01 	ldrb.w	r1, [r4], #1
 8005788:	463a      	mov	r2, r7
 800578a:	4630      	mov	r0, r6
 800578c:	f7ff ffda 	bl	8005744 <__sfputc_r>
 8005790:	1c43      	adds	r3, r0, #1
 8005792:	d1f3      	bne.n	800577c <__sfputs_r+0xa>
 8005794:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08005798 <_vfiprintf_r>:
 8005798:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800579c:	460d      	mov	r5, r1
 800579e:	b09d      	sub	sp, #116	@ 0x74
 80057a0:	4614      	mov	r4, r2
 80057a2:	4698      	mov	r8, r3
 80057a4:	4606      	mov	r6, r0
 80057a6:	b118      	cbz	r0, 80057b0 <_vfiprintf_r+0x18>
 80057a8:	6a03      	ldr	r3, [r0, #32]
 80057aa:	b90b      	cbnz	r3, 80057b0 <_vfiprintf_r+0x18>
 80057ac:	f7ff fdd0 	bl	8005350 <__sinit>
 80057b0:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 80057b2:	07d9      	lsls	r1, r3, #31
 80057b4:	d405      	bmi.n	80057c2 <_vfiprintf_r+0x2a>
 80057b6:	89ab      	ldrh	r3, [r5, #12]
 80057b8:	059a      	lsls	r2, r3, #22
 80057ba:	d402      	bmi.n	80057c2 <_vfiprintf_r+0x2a>
 80057bc:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 80057be:	f7ff fec6 	bl	800554e <__retarget_lock_acquire_recursive>
 80057c2:	89ab      	ldrh	r3, [r5, #12]
 80057c4:	071b      	lsls	r3, r3, #28
 80057c6:	d501      	bpl.n	80057cc <_vfiprintf_r+0x34>
 80057c8:	692b      	ldr	r3, [r5, #16]
 80057ca:	b99b      	cbnz	r3, 80057f4 <_vfiprintf_r+0x5c>
 80057cc:	4629      	mov	r1, r5
 80057ce:	4630      	mov	r0, r6
 80057d0:	f000 fb72 	bl	8005eb8 <__swsetup_r>
 80057d4:	b170      	cbz	r0, 80057f4 <_vfiprintf_r+0x5c>
 80057d6:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 80057d8:	07dc      	lsls	r4, r3, #31
 80057da:	d504      	bpl.n	80057e6 <_vfiprintf_r+0x4e>
 80057dc:	f04f 30ff 	mov.w	r0, #4294967295
 80057e0:	b01d      	add	sp, #116	@ 0x74
 80057e2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80057e6:	89ab      	ldrh	r3, [r5, #12]
 80057e8:	0598      	lsls	r0, r3, #22
 80057ea:	d4f7      	bmi.n	80057dc <_vfiprintf_r+0x44>
 80057ec:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 80057ee:	f7ff feaf 	bl	8005550 <__retarget_lock_release_recursive>
 80057f2:	e7f3      	b.n	80057dc <_vfiprintf_r+0x44>
 80057f4:	2300      	movs	r3, #0
 80057f6:	9309      	str	r3, [sp, #36]	@ 0x24
 80057f8:	2320      	movs	r3, #32
 80057fa:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 80057fe:	f8cd 800c 	str.w	r8, [sp, #12]
 8005802:	2330      	movs	r3, #48	@ 0x30
 8005804:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 80059b4 <_vfiprintf_r+0x21c>
 8005808:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800580c:	f04f 0901 	mov.w	r9, #1
 8005810:	4623      	mov	r3, r4
 8005812:	469a      	mov	sl, r3
 8005814:	f813 2b01 	ldrb.w	r2, [r3], #1
 8005818:	b10a      	cbz	r2, 800581e <_vfiprintf_r+0x86>
 800581a:	2a25      	cmp	r2, #37	@ 0x25
 800581c:	d1f9      	bne.n	8005812 <_vfiprintf_r+0x7a>
 800581e:	ebba 0b04 	subs.w	fp, sl, r4
 8005822:	d00b      	beq.n	800583c <_vfiprintf_r+0xa4>
 8005824:	465b      	mov	r3, fp
 8005826:	4622      	mov	r2, r4
 8005828:	4629      	mov	r1, r5
 800582a:	4630      	mov	r0, r6
 800582c:	f7ff ffa1 	bl	8005772 <__sfputs_r>
 8005830:	3001      	adds	r0, #1
 8005832:	f000 80a7 	beq.w	8005984 <_vfiprintf_r+0x1ec>
 8005836:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8005838:	445a      	add	r2, fp
 800583a:	9209      	str	r2, [sp, #36]	@ 0x24
 800583c:	f89a 3000 	ldrb.w	r3, [sl]
 8005840:	2b00      	cmp	r3, #0
 8005842:	f000 809f 	beq.w	8005984 <_vfiprintf_r+0x1ec>
 8005846:	2300      	movs	r3, #0
 8005848:	f04f 32ff 	mov.w	r2, #4294967295
 800584c:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8005850:	f10a 0a01 	add.w	sl, sl, #1
 8005854:	9304      	str	r3, [sp, #16]
 8005856:	9307      	str	r3, [sp, #28]
 8005858:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800585c:	931a      	str	r3, [sp, #104]	@ 0x68
 800585e:	4654      	mov	r4, sl
 8005860:	2205      	movs	r2, #5
 8005862:	f814 1b01 	ldrb.w	r1, [r4], #1
 8005866:	4853      	ldr	r0, [pc, #332]	@ (80059b4 <_vfiprintf_r+0x21c>)
 8005868:	f7fa fcb2 	bl	80001d0 <memchr>
 800586c:	9a04      	ldr	r2, [sp, #16]
 800586e:	b9d8      	cbnz	r0, 80058a8 <_vfiprintf_r+0x110>
 8005870:	06d1      	lsls	r1, r2, #27
 8005872:	bf44      	itt	mi
 8005874:	2320      	movmi	r3, #32
 8005876:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800587a:	0713      	lsls	r3, r2, #28
 800587c:	bf44      	itt	mi
 800587e:	232b      	movmi	r3, #43	@ 0x2b
 8005880:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8005884:	f89a 3000 	ldrb.w	r3, [sl]
 8005888:	2b2a      	cmp	r3, #42	@ 0x2a
 800588a:	d015      	beq.n	80058b8 <_vfiprintf_r+0x120>
 800588c:	9a07      	ldr	r2, [sp, #28]
 800588e:	4654      	mov	r4, sl
 8005890:	2000      	movs	r0, #0
 8005892:	f04f 0c0a 	mov.w	ip, #10
 8005896:	4621      	mov	r1, r4
 8005898:	f811 3b01 	ldrb.w	r3, [r1], #1
 800589c:	3b30      	subs	r3, #48	@ 0x30
 800589e:	2b09      	cmp	r3, #9
 80058a0:	d94b      	bls.n	800593a <_vfiprintf_r+0x1a2>
 80058a2:	b1b0      	cbz	r0, 80058d2 <_vfiprintf_r+0x13a>
 80058a4:	9207      	str	r2, [sp, #28]
 80058a6:	e014      	b.n	80058d2 <_vfiprintf_r+0x13a>
 80058a8:	eba0 0308 	sub.w	r3, r0, r8
 80058ac:	fa09 f303 	lsl.w	r3, r9, r3
 80058b0:	4313      	orrs	r3, r2
 80058b2:	9304      	str	r3, [sp, #16]
 80058b4:	46a2      	mov	sl, r4
 80058b6:	e7d2      	b.n	800585e <_vfiprintf_r+0xc6>
 80058b8:	9b03      	ldr	r3, [sp, #12]
 80058ba:	1d19      	adds	r1, r3, #4
 80058bc:	681b      	ldr	r3, [r3, #0]
 80058be:	9103      	str	r1, [sp, #12]
 80058c0:	2b00      	cmp	r3, #0
 80058c2:	bfbb      	ittet	lt
 80058c4:	425b      	neglt	r3, r3
 80058c6:	f042 0202 	orrlt.w	r2, r2, #2
 80058ca:	9307      	strge	r3, [sp, #28]
 80058cc:	9307      	strlt	r3, [sp, #28]
 80058ce:	bfb8      	it	lt
 80058d0:	9204      	strlt	r2, [sp, #16]
 80058d2:	7823      	ldrb	r3, [r4, #0]
 80058d4:	2b2e      	cmp	r3, #46	@ 0x2e
 80058d6:	d10a      	bne.n	80058ee <_vfiprintf_r+0x156>
 80058d8:	7863      	ldrb	r3, [r4, #1]
 80058da:	2b2a      	cmp	r3, #42	@ 0x2a
 80058dc:	d132      	bne.n	8005944 <_vfiprintf_r+0x1ac>
 80058de:	9b03      	ldr	r3, [sp, #12]
 80058e0:	1d1a      	adds	r2, r3, #4
 80058e2:	681b      	ldr	r3, [r3, #0]
 80058e4:	9203      	str	r2, [sp, #12]
 80058e6:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 80058ea:	3402      	adds	r4, #2
 80058ec:	9305      	str	r3, [sp, #20]
 80058ee:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 80059c4 <_vfiprintf_r+0x22c>
 80058f2:	7821      	ldrb	r1, [r4, #0]
 80058f4:	2203      	movs	r2, #3
 80058f6:	4650      	mov	r0, sl
 80058f8:	f7fa fc6a 	bl	80001d0 <memchr>
 80058fc:	b138      	cbz	r0, 800590e <_vfiprintf_r+0x176>
 80058fe:	9b04      	ldr	r3, [sp, #16]
 8005900:	eba0 000a 	sub.w	r0, r0, sl
 8005904:	2240      	movs	r2, #64	@ 0x40
 8005906:	4082      	lsls	r2, r0
 8005908:	4313      	orrs	r3, r2
 800590a:	3401      	adds	r4, #1
 800590c:	9304      	str	r3, [sp, #16]
 800590e:	f814 1b01 	ldrb.w	r1, [r4], #1
 8005912:	4829      	ldr	r0, [pc, #164]	@ (80059b8 <_vfiprintf_r+0x220>)
 8005914:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8005918:	2206      	movs	r2, #6
 800591a:	f7fa fc59 	bl	80001d0 <memchr>
 800591e:	2800      	cmp	r0, #0
 8005920:	d03f      	beq.n	80059a2 <_vfiprintf_r+0x20a>
 8005922:	4b26      	ldr	r3, [pc, #152]	@ (80059bc <_vfiprintf_r+0x224>)
 8005924:	bb1b      	cbnz	r3, 800596e <_vfiprintf_r+0x1d6>
 8005926:	9b03      	ldr	r3, [sp, #12]
 8005928:	3307      	adds	r3, #7
 800592a:	f023 0307 	bic.w	r3, r3, #7
 800592e:	3308      	adds	r3, #8
 8005930:	9303      	str	r3, [sp, #12]
 8005932:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8005934:	443b      	add	r3, r7
 8005936:	9309      	str	r3, [sp, #36]	@ 0x24
 8005938:	e76a      	b.n	8005810 <_vfiprintf_r+0x78>
 800593a:	fb0c 3202 	mla	r2, ip, r2, r3
 800593e:	460c      	mov	r4, r1
 8005940:	2001      	movs	r0, #1
 8005942:	e7a8      	b.n	8005896 <_vfiprintf_r+0xfe>
 8005944:	2300      	movs	r3, #0
 8005946:	3401      	adds	r4, #1
 8005948:	9305      	str	r3, [sp, #20]
 800594a:	4619      	mov	r1, r3
 800594c:	f04f 0c0a 	mov.w	ip, #10
 8005950:	4620      	mov	r0, r4
 8005952:	f810 2b01 	ldrb.w	r2, [r0], #1
 8005956:	3a30      	subs	r2, #48	@ 0x30
 8005958:	2a09      	cmp	r2, #9
 800595a:	d903      	bls.n	8005964 <_vfiprintf_r+0x1cc>
 800595c:	2b00      	cmp	r3, #0
 800595e:	d0c6      	beq.n	80058ee <_vfiprintf_r+0x156>
 8005960:	9105      	str	r1, [sp, #20]
 8005962:	e7c4      	b.n	80058ee <_vfiprintf_r+0x156>
 8005964:	fb0c 2101 	mla	r1, ip, r1, r2
 8005968:	4604      	mov	r4, r0
 800596a:	2301      	movs	r3, #1
 800596c:	e7f0      	b.n	8005950 <_vfiprintf_r+0x1b8>
 800596e:	ab03      	add	r3, sp, #12
 8005970:	9300      	str	r3, [sp, #0]
 8005972:	462a      	mov	r2, r5
 8005974:	4b12      	ldr	r3, [pc, #72]	@ (80059c0 <_vfiprintf_r+0x228>)
 8005976:	a904      	add	r1, sp, #16
 8005978:	4630      	mov	r0, r6
 800597a:	f3af 8000 	nop.w
 800597e:	4607      	mov	r7, r0
 8005980:	1c78      	adds	r0, r7, #1
 8005982:	d1d6      	bne.n	8005932 <_vfiprintf_r+0x19a>
 8005984:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8005986:	07d9      	lsls	r1, r3, #31
 8005988:	d405      	bmi.n	8005996 <_vfiprintf_r+0x1fe>
 800598a:	89ab      	ldrh	r3, [r5, #12]
 800598c:	059a      	lsls	r2, r3, #22
 800598e:	d402      	bmi.n	8005996 <_vfiprintf_r+0x1fe>
 8005990:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8005992:	f7ff fddd 	bl	8005550 <__retarget_lock_release_recursive>
 8005996:	89ab      	ldrh	r3, [r5, #12]
 8005998:	065b      	lsls	r3, r3, #25
 800599a:	f53f af1f 	bmi.w	80057dc <_vfiprintf_r+0x44>
 800599e:	9809      	ldr	r0, [sp, #36]	@ 0x24
 80059a0:	e71e      	b.n	80057e0 <_vfiprintf_r+0x48>
 80059a2:	ab03      	add	r3, sp, #12
 80059a4:	9300      	str	r3, [sp, #0]
 80059a6:	462a      	mov	r2, r5
 80059a8:	4b05      	ldr	r3, [pc, #20]	@ (80059c0 <_vfiprintf_r+0x228>)
 80059aa:	a904      	add	r1, sp, #16
 80059ac:	4630      	mov	r0, r6
 80059ae:	f000 f879 	bl	8005aa4 <_printf_i>
 80059b2:	e7e4      	b.n	800597e <_vfiprintf_r+0x1e6>
 80059b4:	080078d0 	.word	0x080078d0
 80059b8:	080078da 	.word	0x080078da
 80059bc:	00000000 	.word	0x00000000
 80059c0:	08005773 	.word	0x08005773
 80059c4:	080078d6 	.word	0x080078d6

080059c8 <_printf_common>:
 80059c8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80059cc:	4616      	mov	r6, r2
 80059ce:	4698      	mov	r8, r3
 80059d0:	688a      	ldr	r2, [r1, #8]
 80059d2:	690b      	ldr	r3, [r1, #16]
 80059d4:	f8dd 9020 	ldr.w	r9, [sp, #32]
 80059d8:	4293      	cmp	r3, r2
 80059da:	bfb8      	it	lt
 80059dc:	4613      	movlt	r3, r2
 80059de:	6033      	str	r3, [r6, #0]
 80059e0:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 80059e4:	4607      	mov	r7, r0
 80059e6:	460c      	mov	r4, r1
 80059e8:	b10a      	cbz	r2, 80059ee <_printf_common+0x26>
 80059ea:	3301      	adds	r3, #1
 80059ec:	6033      	str	r3, [r6, #0]
 80059ee:	6823      	ldr	r3, [r4, #0]
 80059f0:	0699      	lsls	r1, r3, #26
 80059f2:	bf42      	ittt	mi
 80059f4:	6833      	ldrmi	r3, [r6, #0]
 80059f6:	3302      	addmi	r3, #2
 80059f8:	6033      	strmi	r3, [r6, #0]
 80059fa:	6825      	ldr	r5, [r4, #0]
 80059fc:	f015 0506 	ands.w	r5, r5, #6
 8005a00:	d106      	bne.n	8005a10 <_printf_common+0x48>
 8005a02:	f104 0a19 	add.w	sl, r4, #25
 8005a06:	68e3      	ldr	r3, [r4, #12]
 8005a08:	6832      	ldr	r2, [r6, #0]
 8005a0a:	1a9b      	subs	r3, r3, r2
 8005a0c:	42ab      	cmp	r3, r5
 8005a0e:	dc26      	bgt.n	8005a5e <_printf_common+0x96>
 8005a10:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8005a14:	6822      	ldr	r2, [r4, #0]
 8005a16:	3b00      	subs	r3, #0
 8005a18:	bf18      	it	ne
 8005a1a:	2301      	movne	r3, #1
 8005a1c:	0692      	lsls	r2, r2, #26
 8005a1e:	d42b      	bmi.n	8005a78 <_printf_common+0xb0>
 8005a20:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8005a24:	4641      	mov	r1, r8
 8005a26:	4638      	mov	r0, r7
 8005a28:	47c8      	blx	r9
 8005a2a:	3001      	adds	r0, #1
 8005a2c:	d01e      	beq.n	8005a6c <_printf_common+0xa4>
 8005a2e:	6823      	ldr	r3, [r4, #0]
 8005a30:	6922      	ldr	r2, [r4, #16]
 8005a32:	f003 0306 	and.w	r3, r3, #6
 8005a36:	2b04      	cmp	r3, #4
 8005a38:	bf02      	ittt	eq
 8005a3a:	68e5      	ldreq	r5, [r4, #12]
 8005a3c:	6833      	ldreq	r3, [r6, #0]
 8005a3e:	1aed      	subeq	r5, r5, r3
 8005a40:	68a3      	ldr	r3, [r4, #8]
 8005a42:	bf0c      	ite	eq
 8005a44:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8005a48:	2500      	movne	r5, #0
 8005a4a:	4293      	cmp	r3, r2
 8005a4c:	bfc4      	itt	gt
 8005a4e:	1a9b      	subgt	r3, r3, r2
 8005a50:	18ed      	addgt	r5, r5, r3
 8005a52:	2600      	movs	r6, #0
 8005a54:	341a      	adds	r4, #26
 8005a56:	42b5      	cmp	r5, r6
 8005a58:	d11a      	bne.n	8005a90 <_printf_common+0xc8>
 8005a5a:	2000      	movs	r0, #0
 8005a5c:	e008      	b.n	8005a70 <_printf_common+0xa8>
 8005a5e:	2301      	movs	r3, #1
 8005a60:	4652      	mov	r2, sl
 8005a62:	4641      	mov	r1, r8
 8005a64:	4638      	mov	r0, r7
 8005a66:	47c8      	blx	r9
 8005a68:	3001      	adds	r0, #1
 8005a6a:	d103      	bne.n	8005a74 <_printf_common+0xac>
 8005a6c:	f04f 30ff 	mov.w	r0, #4294967295
 8005a70:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8005a74:	3501      	adds	r5, #1
 8005a76:	e7c6      	b.n	8005a06 <_printf_common+0x3e>
 8005a78:	18e1      	adds	r1, r4, r3
 8005a7a:	1c5a      	adds	r2, r3, #1
 8005a7c:	2030      	movs	r0, #48	@ 0x30
 8005a7e:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 8005a82:	4422      	add	r2, r4
 8005a84:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 8005a88:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8005a8c:	3302      	adds	r3, #2
 8005a8e:	e7c7      	b.n	8005a20 <_printf_common+0x58>
 8005a90:	2301      	movs	r3, #1
 8005a92:	4622      	mov	r2, r4
 8005a94:	4641      	mov	r1, r8
 8005a96:	4638      	mov	r0, r7
 8005a98:	47c8      	blx	r9
 8005a9a:	3001      	adds	r0, #1
 8005a9c:	d0e6      	beq.n	8005a6c <_printf_common+0xa4>
 8005a9e:	3601      	adds	r6, #1
 8005aa0:	e7d9      	b.n	8005a56 <_printf_common+0x8e>
	...

08005aa4 <_printf_i>:
 8005aa4:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8005aa8:	7e0f      	ldrb	r7, [r1, #24]
 8005aaa:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8005aac:	2f78      	cmp	r7, #120	@ 0x78
 8005aae:	4691      	mov	r9, r2
 8005ab0:	4680      	mov	r8, r0
 8005ab2:	460c      	mov	r4, r1
 8005ab4:	469a      	mov	sl, r3
 8005ab6:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 8005aba:	d807      	bhi.n	8005acc <_printf_i+0x28>
 8005abc:	2f62      	cmp	r7, #98	@ 0x62
 8005abe:	d80a      	bhi.n	8005ad6 <_printf_i+0x32>
 8005ac0:	2f00      	cmp	r7, #0
 8005ac2:	f000 80d2 	beq.w	8005c6a <_printf_i+0x1c6>
 8005ac6:	2f58      	cmp	r7, #88	@ 0x58
 8005ac8:	f000 80b9 	beq.w	8005c3e <_printf_i+0x19a>
 8005acc:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8005ad0:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8005ad4:	e03a      	b.n	8005b4c <_printf_i+0xa8>
 8005ad6:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 8005ada:	2b15      	cmp	r3, #21
 8005adc:	d8f6      	bhi.n	8005acc <_printf_i+0x28>
 8005ade:	a101      	add	r1, pc, #4	@ (adr r1, 8005ae4 <_printf_i+0x40>)
 8005ae0:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8005ae4:	08005b3d 	.word	0x08005b3d
 8005ae8:	08005b51 	.word	0x08005b51
 8005aec:	08005acd 	.word	0x08005acd
 8005af0:	08005acd 	.word	0x08005acd
 8005af4:	08005acd 	.word	0x08005acd
 8005af8:	08005acd 	.word	0x08005acd
 8005afc:	08005b51 	.word	0x08005b51
 8005b00:	08005acd 	.word	0x08005acd
 8005b04:	08005acd 	.word	0x08005acd
 8005b08:	08005acd 	.word	0x08005acd
 8005b0c:	08005acd 	.word	0x08005acd
 8005b10:	08005c51 	.word	0x08005c51
 8005b14:	08005b7b 	.word	0x08005b7b
 8005b18:	08005c0b 	.word	0x08005c0b
 8005b1c:	08005acd 	.word	0x08005acd
 8005b20:	08005acd 	.word	0x08005acd
 8005b24:	08005c73 	.word	0x08005c73
 8005b28:	08005acd 	.word	0x08005acd
 8005b2c:	08005b7b 	.word	0x08005b7b
 8005b30:	08005acd 	.word	0x08005acd
 8005b34:	08005acd 	.word	0x08005acd
 8005b38:	08005c13 	.word	0x08005c13
 8005b3c:	6833      	ldr	r3, [r6, #0]
 8005b3e:	1d1a      	adds	r2, r3, #4
 8005b40:	681b      	ldr	r3, [r3, #0]
 8005b42:	6032      	str	r2, [r6, #0]
 8005b44:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8005b48:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8005b4c:	2301      	movs	r3, #1
 8005b4e:	e09d      	b.n	8005c8c <_printf_i+0x1e8>
 8005b50:	6833      	ldr	r3, [r6, #0]
 8005b52:	6820      	ldr	r0, [r4, #0]
 8005b54:	1d19      	adds	r1, r3, #4
 8005b56:	6031      	str	r1, [r6, #0]
 8005b58:	0606      	lsls	r6, r0, #24
 8005b5a:	d501      	bpl.n	8005b60 <_printf_i+0xbc>
 8005b5c:	681d      	ldr	r5, [r3, #0]
 8005b5e:	e003      	b.n	8005b68 <_printf_i+0xc4>
 8005b60:	0645      	lsls	r5, r0, #25
 8005b62:	d5fb      	bpl.n	8005b5c <_printf_i+0xb8>
 8005b64:	f9b3 5000 	ldrsh.w	r5, [r3]
 8005b68:	2d00      	cmp	r5, #0
 8005b6a:	da03      	bge.n	8005b74 <_printf_i+0xd0>
 8005b6c:	232d      	movs	r3, #45	@ 0x2d
 8005b6e:	426d      	negs	r5, r5
 8005b70:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8005b74:	4859      	ldr	r0, [pc, #356]	@ (8005cdc <_printf_i+0x238>)
 8005b76:	230a      	movs	r3, #10
 8005b78:	e011      	b.n	8005b9e <_printf_i+0xfa>
 8005b7a:	6821      	ldr	r1, [r4, #0]
 8005b7c:	6833      	ldr	r3, [r6, #0]
 8005b7e:	0608      	lsls	r0, r1, #24
 8005b80:	f853 5b04 	ldr.w	r5, [r3], #4
 8005b84:	d402      	bmi.n	8005b8c <_printf_i+0xe8>
 8005b86:	0649      	lsls	r1, r1, #25
 8005b88:	bf48      	it	mi
 8005b8a:	b2ad      	uxthmi	r5, r5
 8005b8c:	2f6f      	cmp	r7, #111	@ 0x6f
 8005b8e:	4853      	ldr	r0, [pc, #332]	@ (8005cdc <_printf_i+0x238>)
 8005b90:	6033      	str	r3, [r6, #0]
 8005b92:	bf14      	ite	ne
 8005b94:	230a      	movne	r3, #10
 8005b96:	2308      	moveq	r3, #8
 8005b98:	2100      	movs	r1, #0
 8005b9a:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 8005b9e:	6866      	ldr	r6, [r4, #4]
 8005ba0:	60a6      	str	r6, [r4, #8]
 8005ba2:	2e00      	cmp	r6, #0
 8005ba4:	bfa2      	ittt	ge
 8005ba6:	6821      	ldrge	r1, [r4, #0]
 8005ba8:	f021 0104 	bicge.w	r1, r1, #4
 8005bac:	6021      	strge	r1, [r4, #0]
 8005bae:	b90d      	cbnz	r5, 8005bb4 <_printf_i+0x110>
 8005bb0:	2e00      	cmp	r6, #0
 8005bb2:	d04b      	beq.n	8005c4c <_printf_i+0x1a8>
 8005bb4:	4616      	mov	r6, r2
 8005bb6:	fbb5 f1f3 	udiv	r1, r5, r3
 8005bba:	fb03 5711 	mls	r7, r3, r1, r5
 8005bbe:	5dc7      	ldrb	r7, [r0, r7]
 8005bc0:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8005bc4:	462f      	mov	r7, r5
 8005bc6:	42bb      	cmp	r3, r7
 8005bc8:	460d      	mov	r5, r1
 8005bca:	d9f4      	bls.n	8005bb6 <_printf_i+0x112>
 8005bcc:	2b08      	cmp	r3, #8
 8005bce:	d10b      	bne.n	8005be8 <_printf_i+0x144>
 8005bd0:	6823      	ldr	r3, [r4, #0]
 8005bd2:	07df      	lsls	r7, r3, #31
 8005bd4:	d508      	bpl.n	8005be8 <_printf_i+0x144>
 8005bd6:	6923      	ldr	r3, [r4, #16]
 8005bd8:	6861      	ldr	r1, [r4, #4]
 8005bda:	4299      	cmp	r1, r3
 8005bdc:	bfde      	ittt	le
 8005bde:	2330      	movle	r3, #48	@ 0x30
 8005be0:	f806 3c01 	strble.w	r3, [r6, #-1]
 8005be4:	f106 36ff 	addle.w	r6, r6, #4294967295
 8005be8:	1b92      	subs	r2, r2, r6
 8005bea:	6122      	str	r2, [r4, #16]
 8005bec:	f8cd a000 	str.w	sl, [sp]
 8005bf0:	464b      	mov	r3, r9
 8005bf2:	aa03      	add	r2, sp, #12
 8005bf4:	4621      	mov	r1, r4
 8005bf6:	4640      	mov	r0, r8
 8005bf8:	f7ff fee6 	bl	80059c8 <_printf_common>
 8005bfc:	3001      	adds	r0, #1
 8005bfe:	d14a      	bne.n	8005c96 <_printf_i+0x1f2>
 8005c00:	f04f 30ff 	mov.w	r0, #4294967295
 8005c04:	b004      	add	sp, #16
 8005c06:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8005c0a:	6823      	ldr	r3, [r4, #0]
 8005c0c:	f043 0320 	orr.w	r3, r3, #32
 8005c10:	6023      	str	r3, [r4, #0]
 8005c12:	4833      	ldr	r0, [pc, #204]	@ (8005ce0 <_printf_i+0x23c>)
 8005c14:	2778      	movs	r7, #120	@ 0x78
 8005c16:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 8005c1a:	6823      	ldr	r3, [r4, #0]
 8005c1c:	6831      	ldr	r1, [r6, #0]
 8005c1e:	061f      	lsls	r7, r3, #24
 8005c20:	f851 5b04 	ldr.w	r5, [r1], #4
 8005c24:	d402      	bmi.n	8005c2c <_printf_i+0x188>
 8005c26:	065f      	lsls	r7, r3, #25
 8005c28:	bf48      	it	mi
 8005c2a:	b2ad      	uxthmi	r5, r5
 8005c2c:	6031      	str	r1, [r6, #0]
 8005c2e:	07d9      	lsls	r1, r3, #31
 8005c30:	bf44      	itt	mi
 8005c32:	f043 0320 	orrmi.w	r3, r3, #32
 8005c36:	6023      	strmi	r3, [r4, #0]
 8005c38:	b11d      	cbz	r5, 8005c42 <_printf_i+0x19e>
 8005c3a:	2310      	movs	r3, #16
 8005c3c:	e7ac      	b.n	8005b98 <_printf_i+0xf4>
 8005c3e:	4827      	ldr	r0, [pc, #156]	@ (8005cdc <_printf_i+0x238>)
 8005c40:	e7e9      	b.n	8005c16 <_printf_i+0x172>
 8005c42:	6823      	ldr	r3, [r4, #0]
 8005c44:	f023 0320 	bic.w	r3, r3, #32
 8005c48:	6023      	str	r3, [r4, #0]
 8005c4a:	e7f6      	b.n	8005c3a <_printf_i+0x196>
 8005c4c:	4616      	mov	r6, r2
 8005c4e:	e7bd      	b.n	8005bcc <_printf_i+0x128>
 8005c50:	6833      	ldr	r3, [r6, #0]
 8005c52:	6825      	ldr	r5, [r4, #0]
 8005c54:	6961      	ldr	r1, [r4, #20]
 8005c56:	1d18      	adds	r0, r3, #4
 8005c58:	6030      	str	r0, [r6, #0]
 8005c5a:	062e      	lsls	r6, r5, #24
 8005c5c:	681b      	ldr	r3, [r3, #0]
 8005c5e:	d501      	bpl.n	8005c64 <_printf_i+0x1c0>
 8005c60:	6019      	str	r1, [r3, #0]
 8005c62:	e002      	b.n	8005c6a <_printf_i+0x1c6>
 8005c64:	0668      	lsls	r0, r5, #25
 8005c66:	d5fb      	bpl.n	8005c60 <_printf_i+0x1bc>
 8005c68:	8019      	strh	r1, [r3, #0]
 8005c6a:	2300      	movs	r3, #0
 8005c6c:	6123      	str	r3, [r4, #16]
 8005c6e:	4616      	mov	r6, r2
 8005c70:	e7bc      	b.n	8005bec <_printf_i+0x148>
 8005c72:	6833      	ldr	r3, [r6, #0]
 8005c74:	1d1a      	adds	r2, r3, #4
 8005c76:	6032      	str	r2, [r6, #0]
 8005c78:	681e      	ldr	r6, [r3, #0]
 8005c7a:	6862      	ldr	r2, [r4, #4]
 8005c7c:	2100      	movs	r1, #0
 8005c7e:	4630      	mov	r0, r6
 8005c80:	f7fa faa6 	bl	80001d0 <memchr>
 8005c84:	b108      	cbz	r0, 8005c8a <_printf_i+0x1e6>
 8005c86:	1b80      	subs	r0, r0, r6
 8005c88:	6060      	str	r0, [r4, #4]
 8005c8a:	6863      	ldr	r3, [r4, #4]
 8005c8c:	6123      	str	r3, [r4, #16]
 8005c8e:	2300      	movs	r3, #0
 8005c90:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8005c94:	e7aa      	b.n	8005bec <_printf_i+0x148>
 8005c96:	6923      	ldr	r3, [r4, #16]
 8005c98:	4632      	mov	r2, r6
 8005c9a:	4649      	mov	r1, r9
 8005c9c:	4640      	mov	r0, r8
 8005c9e:	47d0      	blx	sl
 8005ca0:	3001      	adds	r0, #1
 8005ca2:	d0ad      	beq.n	8005c00 <_printf_i+0x15c>
 8005ca4:	6823      	ldr	r3, [r4, #0]
 8005ca6:	079b      	lsls	r3, r3, #30
 8005ca8:	d413      	bmi.n	8005cd2 <_printf_i+0x22e>
 8005caa:	68e0      	ldr	r0, [r4, #12]
 8005cac:	9b03      	ldr	r3, [sp, #12]
 8005cae:	4298      	cmp	r0, r3
 8005cb0:	bfb8      	it	lt
 8005cb2:	4618      	movlt	r0, r3
 8005cb4:	e7a6      	b.n	8005c04 <_printf_i+0x160>
 8005cb6:	2301      	movs	r3, #1
 8005cb8:	4632      	mov	r2, r6
 8005cba:	4649      	mov	r1, r9
 8005cbc:	4640      	mov	r0, r8
 8005cbe:	47d0      	blx	sl
 8005cc0:	3001      	adds	r0, #1
 8005cc2:	d09d      	beq.n	8005c00 <_printf_i+0x15c>
 8005cc4:	3501      	adds	r5, #1
 8005cc6:	68e3      	ldr	r3, [r4, #12]
 8005cc8:	9903      	ldr	r1, [sp, #12]
 8005cca:	1a5b      	subs	r3, r3, r1
 8005ccc:	42ab      	cmp	r3, r5
 8005cce:	dcf2      	bgt.n	8005cb6 <_printf_i+0x212>
 8005cd0:	e7eb      	b.n	8005caa <_printf_i+0x206>
 8005cd2:	2500      	movs	r5, #0
 8005cd4:	f104 0619 	add.w	r6, r4, #25
 8005cd8:	e7f5      	b.n	8005cc6 <_printf_i+0x222>
 8005cda:	bf00      	nop
 8005cdc:	080078e1 	.word	0x080078e1
 8005ce0:	080078f2 	.word	0x080078f2

08005ce4 <__sflush_r>:
 8005ce4:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8005ce8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8005cec:	0716      	lsls	r6, r2, #28
 8005cee:	4605      	mov	r5, r0
 8005cf0:	460c      	mov	r4, r1
 8005cf2:	d454      	bmi.n	8005d9e <__sflush_r+0xba>
 8005cf4:	684b      	ldr	r3, [r1, #4]
 8005cf6:	2b00      	cmp	r3, #0
 8005cf8:	dc02      	bgt.n	8005d00 <__sflush_r+0x1c>
 8005cfa:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 8005cfc:	2b00      	cmp	r3, #0
 8005cfe:	dd48      	ble.n	8005d92 <__sflush_r+0xae>
 8005d00:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8005d02:	2e00      	cmp	r6, #0
 8005d04:	d045      	beq.n	8005d92 <__sflush_r+0xae>
 8005d06:	2300      	movs	r3, #0
 8005d08:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 8005d0c:	682f      	ldr	r7, [r5, #0]
 8005d0e:	6a21      	ldr	r1, [r4, #32]
 8005d10:	602b      	str	r3, [r5, #0]
 8005d12:	d030      	beq.n	8005d76 <__sflush_r+0x92>
 8005d14:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 8005d16:	89a3      	ldrh	r3, [r4, #12]
 8005d18:	0759      	lsls	r1, r3, #29
 8005d1a:	d505      	bpl.n	8005d28 <__sflush_r+0x44>
 8005d1c:	6863      	ldr	r3, [r4, #4]
 8005d1e:	1ad2      	subs	r2, r2, r3
 8005d20:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 8005d22:	b10b      	cbz	r3, 8005d28 <__sflush_r+0x44>
 8005d24:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 8005d26:	1ad2      	subs	r2, r2, r3
 8005d28:	2300      	movs	r3, #0
 8005d2a:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8005d2c:	6a21      	ldr	r1, [r4, #32]
 8005d2e:	4628      	mov	r0, r5
 8005d30:	47b0      	blx	r6
 8005d32:	1c43      	adds	r3, r0, #1
 8005d34:	89a3      	ldrh	r3, [r4, #12]
 8005d36:	d106      	bne.n	8005d46 <__sflush_r+0x62>
 8005d38:	6829      	ldr	r1, [r5, #0]
 8005d3a:	291d      	cmp	r1, #29
 8005d3c:	d82b      	bhi.n	8005d96 <__sflush_r+0xb2>
 8005d3e:	4a2a      	ldr	r2, [pc, #168]	@ (8005de8 <__sflush_r+0x104>)
 8005d40:	410a      	asrs	r2, r1
 8005d42:	07d6      	lsls	r6, r2, #31
 8005d44:	d427      	bmi.n	8005d96 <__sflush_r+0xb2>
 8005d46:	2200      	movs	r2, #0
 8005d48:	6062      	str	r2, [r4, #4]
 8005d4a:	04d9      	lsls	r1, r3, #19
 8005d4c:	6922      	ldr	r2, [r4, #16]
 8005d4e:	6022      	str	r2, [r4, #0]
 8005d50:	d504      	bpl.n	8005d5c <__sflush_r+0x78>
 8005d52:	1c42      	adds	r2, r0, #1
 8005d54:	d101      	bne.n	8005d5a <__sflush_r+0x76>
 8005d56:	682b      	ldr	r3, [r5, #0]
 8005d58:	b903      	cbnz	r3, 8005d5c <__sflush_r+0x78>
 8005d5a:	6560      	str	r0, [r4, #84]	@ 0x54
 8005d5c:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8005d5e:	602f      	str	r7, [r5, #0]
 8005d60:	b1b9      	cbz	r1, 8005d92 <__sflush_r+0xae>
 8005d62:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8005d66:	4299      	cmp	r1, r3
 8005d68:	d002      	beq.n	8005d70 <__sflush_r+0x8c>
 8005d6a:	4628      	mov	r0, r5
 8005d6c:	f7ff fbf2 	bl	8005554 <_free_r>
 8005d70:	2300      	movs	r3, #0
 8005d72:	6363      	str	r3, [r4, #52]	@ 0x34
 8005d74:	e00d      	b.n	8005d92 <__sflush_r+0xae>
 8005d76:	2301      	movs	r3, #1
 8005d78:	4628      	mov	r0, r5
 8005d7a:	47b0      	blx	r6
 8005d7c:	4602      	mov	r2, r0
 8005d7e:	1c50      	adds	r0, r2, #1
 8005d80:	d1c9      	bne.n	8005d16 <__sflush_r+0x32>
 8005d82:	682b      	ldr	r3, [r5, #0]
 8005d84:	2b00      	cmp	r3, #0
 8005d86:	d0c6      	beq.n	8005d16 <__sflush_r+0x32>
 8005d88:	2b1d      	cmp	r3, #29
 8005d8a:	d001      	beq.n	8005d90 <__sflush_r+0xac>
 8005d8c:	2b16      	cmp	r3, #22
 8005d8e:	d11e      	bne.n	8005dce <__sflush_r+0xea>
 8005d90:	602f      	str	r7, [r5, #0]
 8005d92:	2000      	movs	r0, #0
 8005d94:	e022      	b.n	8005ddc <__sflush_r+0xf8>
 8005d96:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8005d9a:	b21b      	sxth	r3, r3
 8005d9c:	e01b      	b.n	8005dd6 <__sflush_r+0xf2>
 8005d9e:	690f      	ldr	r7, [r1, #16]
 8005da0:	2f00      	cmp	r7, #0
 8005da2:	d0f6      	beq.n	8005d92 <__sflush_r+0xae>
 8005da4:	0793      	lsls	r3, r2, #30
 8005da6:	680e      	ldr	r6, [r1, #0]
 8005da8:	bf08      	it	eq
 8005daa:	694b      	ldreq	r3, [r1, #20]
 8005dac:	600f      	str	r7, [r1, #0]
 8005dae:	bf18      	it	ne
 8005db0:	2300      	movne	r3, #0
 8005db2:	eba6 0807 	sub.w	r8, r6, r7
 8005db6:	608b      	str	r3, [r1, #8]
 8005db8:	f1b8 0f00 	cmp.w	r8, #0
 8005dbc:	dde9      	ble.n	8005d92 <__sflush_r+0xae>
 8005dbe:	6a21      	ldr	r1, [r4, #32]
 8005dc0:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 8005dc2:	4643      	mov	r3, r8
 8005dc4:	463a      	mov	r2, r7
 8005dc6:	4628      	mov	r0, r5
 8005dc8:	47b0      	blx	r6
 8005dca:	2800      	cmp	r0, #0
 8005dcc:	dc08      	bgt.n	8005de0 <__sflush_r+0xfc>
 8005dce:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8005dd2:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8005dd6:	81a3      	strh	r3, [r4, #12]
 8005dd8:	f04f 30ff 	mov.w	r0, #4294967295
 8005ddc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8005de0:	4407      	add	r7, r0
 8005de2:	eba8 0800 	sub.w	r8, r8, r0
 8005de6:	e7e7      	b.n	8005db8 <__sflush_r+0xd4>
 8005de8:	dfbffffe 	.word	0xdfbffffe

08005dec <_fflush_r>:
 8005dec:	b538      	push	{r3, r4, r5, lr}
 8005dee:	690b      	ldr	r3, [r1, #16]
 8005df0:	4605      	mov	r5, r0
 8005df2:	460c      	mov	r4, r1
 8005df4:	b913      	cbnz	r3, 8005dfc <_fflush_r+0x10>
 8005df6:	2500      	movs	r5, #0
 8005df8:	4628      	mov	r0, r5
 8005dfa:	bd38      	pop	{r3, r4, r5, pc}
 8005dfc:	b118      	cbz	r0, 8005e06 <_fflush_r+0x1a>
 8005dfe:	6a03      	ldr	r3, [r0, #32]
 8005e00:	b90b      	cbnz	r3, 8005e06 <_fflush_r+0x1a>
 8005e02:	f7ff faa5 	bl	8005350 <__sinit>
 8005e06:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8005e0a:	2b00      	cmp	r3, #0
 8005e0c:	d0f3      	beq.n	8005df6 <_fflush_r+0xa>
 8005e0e:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 8005e10:	07d0      	lsls	r0, r2, #31
 8005e12:	d404      	bmi.n	8005e1e <_fflush_r+0x32>
 8005e14:	0599      	lsls	r1, r3, #22
 8005e16:	d402      	bmi.n	8005e1e <_fflush_r+0x32>
 8005e18:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8005e1a:	f7ff fb98 	bl	800554e <__retarget_lock_acquire_recursive>
 8005e1e:	4628      	mov	r0, r5
 8005e20:	4621      	mov	r1, r4
 8005e22:	f7ff ff5f 	bl	8005ce4 <__sflush_r>
 8005e26:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8005e28:	07da      	lsls	r2, r3, #31
 8005e2a:	4605      	mov	r5, r0
 8005e2c:	d4e4      	bmi.n	8005df8 <_fflush_r+0xc>
 8005e2e:	89a3      	ldrh	r3, [r4, #12]
 8005e30:	059b      	lsls	r3, r3, #22
 8005e32:	d4e1      	bmi.n	8005df8 <_fflush_r+0xc>
 8005e34:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8005e36:	f7ff fb8b 	bl	8005550 <__retarget_lock_release_recursive>
 8005e3a:	e7dd      	b.n	8005df8 <_fflush_r+0xc>

08005e3c <__swbuf_r>:
 8005e3c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005e3e:	460e      	mov	r6, r1
 8005e40:	4614      	mov	r4, r2
 8005e42:	4605      	mov	r5, r0
 8005e44:	b118      	cbz	r0, 8005e4e <__swbuf_r+0x12>
 8005e46:	6a03      	ldr	r3, [r0, #32]
 8005e48:	b90b      	cbnz	r3, 8005e4e <__swbuf_r+0x12>
 8005e4a:	f7ff fa81 	bl	8005350 <__sinit>
 8005e4e:	69a3      	ldr	r3, [r4, #24]
 8005e50:	60a3      	str	r3, [r4, #8]
 8005e52:	89a3      	ldrh	r3, [r4, #12]
 8005e54:	071a      	lsls	r2, r3, #28
 8005e56:	d501      	bpl.n	8005e5c <__swbuf_r+0x20>
 8005e58:	6923      	ldr	r3, [r4, #16]
 8005e5a:	b943      	cbnz	r3, 8005e6e <__swbuf_r+0x32>
 8005e5c:	4621      	mov	r1, r4
 8005e5e:	4628      	mov	r0, r5
 8005e60:	f000 f82a 	bl	8005eb8 <__swsetup_r>
 8005e64:	b118      	cbz	r0, 8005e6e <__swbuf_r+0x32>
 8005e66:	f04f 37ff 	mov.w	r7, #4294967295
 8005e6a:	4638      	mov	r0, r7
 8005e6c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8005e6e:	6823      	ldr	r3, [r4, #0]
 8005e70:	6922      	ldr	r2, [r4, #16]
 8005e72:	1a98      	subs	r0, r3, r2
 8005e74:	6963      	ldr	r3, [r4, #20]
 8005e76:	b2f6      	uxtb	r6, r6
 8005e78:	4283      	cmp	r3, r0
 8005e7a:	4637      	mov	r7, r6
 8005e7c:	dc05      	bgt.n	8005e8a <__swbuf_r+0x4e>
 8005e7e:	4621      	mov	r1, r4
 8005e80:	4628      	mov	r0, r5
 8005e82:	f7ff ffb3 	bl	8005dec <_fflush_r>
 8005e86:	2800      	cmp	r0, #0
 8005e88:	d1ed      	bne.n	8005e66 <__swbuf_r+0x2a>
 8005e8a:	68a3      	ldr	r3, [r4, #8]
 8005e8c:	3b01      	subs	r3, #1
 8005e8e:	60a3      	str	r3, [r4, #8]
 8005e90:	6823      	ldr	r3, [r4, #0]
 8005e92:	1c5a      	adds	r2, r3, #1
 8005e94:	6022      	str	r2, [r4, #0]
 8005e96:	701e      	strb	r6, [r3, #0]
 8005e98:	6962      	ldr	r2, [r4, #20]
 8005e9a:	1c43      	adds	r3, r0, #1
 8005e9c:	429a      	cmp	r2, r3
 8005e9e:	d004      	beq.n	8005eaa <__swbuf_r+0x6e>
 8005ea0:	89a3      	ldrh	r3, [r4, #12]
 8005ea2:	07db      	lsls	r3, r3, #31
 8005ea4:	d5e1      	bpl.n	8005e6a <__swbuf_r+0x2e>
 8005ea6:	2e0a      	cmp	r6, #10
 8005ea8:	d1df      	bne.n	8005e6a <__swbuf_r+0x2e>
 8005eaa:	4621      	mov	r1, r4
 8005eac:	4628      	mov	r0, r5
 8005eae:	f7ff ff9d 	bl	8005dec <_fflush_r>
 8005eb2:	2800      	cmp	r0, #0
 8005eb4:	d0d9      	beq.n	8005e6a <__swbuf_r+0x2e>
 8005eb6:	e7d6      	b.n	8005e66 <__swbuf_r+0x2a>

08005eb8 <__swsetup_r>:
 8005eb8:	b538      	push	{r3, r4, r5, lr}
 8005eba:	4b29      	ldr	r3, [pc, #164]	@ (8005f60 <__swsetup_r+0xa8>)
 8005ebc:	4605      	mov	r5, r0
 8005ebe:	6818      	ldr	r0, [r3, #0]
 8005ec0:	460c      	mov	r4, r1
 8005ec2:	b118      	cbz	r0, 8005ecc <__swsetup_r+0x14>
 8005ec4:	6a03      	ldr	r3, [r0, #32]
 8005ec6:	b90b      	cbnz	r3, 8005ecc <__swsetup_r+0x14>
 8005ec8:	f7ff fa42 	bl	8005350 <__sinit>
 8005ecc:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8005ed0:	0719      	lsls	r1, r3, #28
 8005ed2:	d422      	bmi.n	8005f1a <__swsetup_r+0x62>
 8005ed4:	06da      	lsls	r2, r3, #27
 8005ed6:	d407      	bmi.n	8005ee8 <__swsetup_r+0x30>
 8005ed8:	2209      	movs	r2, #9
 8005eda:	602a      	str	r2, [r5, #0]
 8005edc:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8005ee0:	81a3      	strh	r3, [r4, #12]
 8005ee2:	f04f 30ff 	mov.w	r0, #4294967295
 8005ee6:	e033      	b.n	8005f50 <__swsetup_r+0x98>
 8005ee8:	0758      	lsls	r0, r3, #29
 8005eea:	d512      	bpl.n	8005f12 <__swsetup_r+0x5a>
 8005eec:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8005eee:	b141      	cbz	r1, 8005f02 <__swsetup_r+0x4a>
 8005ef0:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8005ef4:	4299      	cmp	r1, r3
 8005ef6:	d002      	beq.n	8005efe <__swsetup_r+0x46>
 8005ef8:	4628      	mov	r0, r5
 8005efa:	f7ff fb2b 	bl	8005554 <_free_r>
 8005efe:	2300      	movs	r3, #0
 8005f00:	6363      	str	r3, [r4, #52]	@ 0x34
 8005f02:	89a3      	ldrh	r3, [r4, #12]
 8005f04:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 8005f08:	81a3      	strh	r3, [r4, #12]
 8005f0a:	2300      	movs	r3, #0
 8005f0c:	6063      	str	r3, [r4, #4]
 8005f0e:	6923      	ldr	r3, [r4, #16]
 8005f10:	6023      	str	r3, [r4, #0]
 8005f12:	89a3      	ldrh	r3, [r4, #12]
 8005f14:	f043 0308 	orr.w	r3, r3, #8
 8005f18:	81a3      	strh	r3, [r4, #12]
 8005f1a:	6923      	ldr	r3, [r4, #16]
 8005f1c:	b94b      	cbnz	r3, 8005f32 <__swsetup_r+0x7a>
 8005f1e:	89a3      	ldrh	r3, [r4, #12]
 8005f20:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 8005f24:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8005f28:	d003      	beq.n	8005f32 <__swsetup_r+0x7a>
 8005f2a:	4621      	mov	r1, r4
 8005f2c:	4628      	mov	r0, r5
 8005f2e:	f000 f84f 	bl	8005fd0 <__smakebuf_r>
 8005f32:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8005f36:	f013 0201 	ands.w	r2, r3, #1
 8005f3a:	d00a      	beq.n	8005f52 <__swsetup_r+0x9a>
 8005f3c:	2200      	movs	r2, #0
 8005f3e:	60a2      	str	r2, [r4, #8]
 8005f40:	6962      	ldr	r2, [r4, #20]
 8005f42:	4252      	negs	r2, r2
 8005f44:	61a2      	str	r2, [r4, #24]
 8005f46:	6922      	ldr	r2, [r4, #16]
 8005f48:	b942      	cbnz	r2, 8005f5c <__swsetup_r+0xa4>
 8005f4a:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 8005f4e:	d1c5      	bne.n	8005edc <__swsetup_r+0x24>
 8005f50:	bd38      	pop	{r3, r4, r5, pc}
 8005f52:	0799      	lsls	r1, r3, #30
 8005f54:	bf58      	it	pl
 8005f56:	6962      	ldrpl	r2, [r4, #20]
 8005f58:	60a2      	str	r2, [r4, #8]
 8005f5a:	e7f4      	b.n	8005f46 <__swsetup_r+0x8e>
 8005f5c:	2000      	movs	r0, #0
 8005f5e:	e7f7      	b.n	8005f50 <__swsetup_r+0x98>
 8005f60:	2000002c 	.word	0x2000002c

08005f64 <_sbrk_r>:
 8005f64:	b538      	push	{r3, r4, r5, lr}
 8005f66:	4d06      	ldr	r5, [pc, #24]	@ (8005f80 <_sbrk_r+0x1c>)
 8005f68:	2300      	movs	r3, #0
 8005f6a:	4604      	mov	r4, r0
 8005f6c:	4608      	mov	r0, r1
 8005f6e:	602b      	str	r3, [r5, #0]
 8005f70:	f000 f88c 	bl	800608c <_sbrk>
 8005f74:	1c43      	adds	r3, r0, #1
 8005f76:	d102      	bne.n	8005f7e <_sbrk_r+0x1a>
 8005f78:	682b      	ldr	r3, [r5, #0]
 8005f7a:	b103      	cbz	r3, 8005f7e <_sbrk_r+0x1a>
 8005f7c:	6023      	str	r3, [r4, #0]
 8005f7e:	bd38      	pop	{r3, r4, r5, pc}
 8005f80:	2000045c 	.word	0x2000045c

08005f84 <__swhatbuf_r>:
 8005f84:	b570      	push	{r4, r5, r6, lr}
 8005f86:	460c      	mov	r4, r1
 8005f88:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8005f8c:	2900      	cmp	r1, #0
 8005f8e:	b096      	sub	sp, #88	@ 0x58
 8005f90:	4615      	mov	r5, r2
 8005f92:	461e      	mov	r6, r3
 8005f94:	da0d      	bge.n	8005fb2 <__swhatbuf_r+0x2e>
 8005f96:	89a3      	ldrh	r3, [r4, #12]
 8005f98:	f013 0f80 	tst.w	r3, #128	@ 0x80
 8005f9c:	f04f 0100 	mov.w	r1, #0
 8005fa0:	bf14      	ite	ne
 8005fa2:	2340      	movne	r3, #64	@ 0x40
 8005fa4:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 8005fa8:	2000      	movs	r0, #0
 8005faa:	6031      	str	r1, [r6, #0]
 8005fac:	602b      	str	r3, [r5, #0]
 8005fae:	b016      	add	sp, #88	@ 0x58
 8005fb0:	bd70      	pop	{r4, r5, r6, pc}
 8005fb2:	466a      	mov	r2, sp
 8005fb4:	f000 f848 	bl	8006048 <_fstat_r>
 8005fb8:	2800      	cmp	r0, #0
 8005fba:	dbec      	blt.n	8005f96 <__swhatbuf_r+0x12>
 8005fbc:	9901      	ldr	r1, [sp, #4]
 8005fbe:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 8005fc2:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 8005fc6:	4259      	negs	r1, r3
 8005fc8:	4159      	adcs	r1, r3
 8005fca:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8005fce:	e7eb      	b.n	8005fa8 <__swhatbuf_r+0x24>

08005fd0 <__smakebuf_r>:
 8005fd0:	898b      	ldrh	r3, [r1, #12]
 8005fd2:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8005fd4:	079d      	lsls	r5, r3, #30
 8005fd6:	4606      	mov	r6, r0
 8005fd8:	460c      	mov	r4, r1
 8005fda:	d507      	bpl.n	8005fec <__smakebuf_r+0x1c>
 8005fdc:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 8005fe0:	6023      	str	r3, [r4, #0]
 8005fe2:	6123      	str	r3, [r4, #16]
 8005fe4:	2301      	movs	r3, #1
 8005fe6:	6163      	str	r3, [r4, #20]
 8005fe8:	b003      	add	sp, #12
 8005fea:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8005fec:	ab01      	add	r3, sp, #4
 8005fee:	466a      	mov	r2, sp
 8005ff0:	f7ff ffc8 	bl	8005f84 <__swhatbuf_r>
 8005ff4:	9f00      	ldr	r7, [sp, #0]
 8005ff6:	4605      	mov	r5, r0
 8005ff8:	4639      	mov	r1, r7
 8005ffa:	4630      	mov	r0, r6
 8005ffc:	f7ff fb16 	bl	800562c <_malloc_r>
 8006000:	b948      	cbnz	r0, 8006016 <__smakebuf_r+0x46>
 8006002:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8006006:	059a      	lsls	r2, r3, #22
 8006008:	d4ee      	bmi.n	8005fe8 <__smakebuf_r+0x18>
 800600a:	f023 0303 	bic.w	r3, r3, #3
 800600e:	f043 0302 	orr.w	r3, r3, #2
 8006012:	81a3      	strh	r3, [r4, #12]
 8006014:	e7e2      	b.n	8005fdc <__smakebuf_r+0xc>
 8006016:	89a3      	ldrh	r3, [r4, #12]
 8006018:	6020      	str	r0, [r4, #0]
 800601a:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800601e:	81a3      	strh	r3, [r4, #12]
 8006020:	9b01      	ldr	r3, [sp, #4]
 8006022:	e9c4 0704 	strd	r0, r7, [r4, #16]
 8006026:	b15b      	cbz	r3, 8006040 <__smakebuf_r+0x70>
 8006028:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800602c:	4630      	mov	r0, r6
 800602e:	f000 f81d 	bl	800606c <_isatty_r>
 8006032:	b128      	cbz	r0, 8006040 <__smakebuf_r+0x70>
 8006034:	89a3      	ldrh	r3, [r4, #12]
 8006036:	f023 0303 	bic.w	r3, r3, #3
 800603a:	f043 0301 	orr.w	r3, r3, #1
 800603e:	81a3      	strh	r3, [r4, #12]
 8006040:	89a3      	ldrh	r3, [r4, #12]
 8006042:	431d      	orrs	r5, r3
 8006044:	81a5      	strh	r5, [r4, #12]
 8006046:	e7cf      	b.n	8005fe8 <__smakebuf_r+0x18>

08006048 <_fstat_r>:
 8006048:	b538      	push	{r3, r4, r5, lr}
 800604a:	4d07      	ldr	r5, [pc, #28]	@ (8006068 <_fstat_r+0x20>)
 800604c:	2300      	movs	r3, #0
 800604e:	4604      	mov	r4, r0
 8006050:	4608      	mov	r0, r1
 8006052:	4611      	mov	r1, r2
 8006054:	602b      	str	r3, [r5, #0]
 8006056:	f7fb f97f 	bl	8001358 <_fstat>
 800605a:	1c43      	adds	r3, r0, #1
 800605c:	d102      	bne.n	8006064 <_fstat_r+0x1c>
 800605e:	682b      	ldr	r3, [r5, #0]
 8006060:	b103      	cbz	r3, 8006064 <_fstat_r+0x1c>
 8006062:	6023      	str	r3, [r4, #0]
 8006064:	bd38      	pop	{r3, r4, r5, pc}
 8006066:	bf00      	nop
 8006068:	2000045c 	.word	0x2000045c

0800606c <_isatty_r>:
 800606c:	b538      	push	{r3, r4, r5, lr}
 800606e:	4d06      	ldr	r5, [pc, #24]	@ (8006088 <_isatty_r+0x1c>)
 8006070:	2300      	movs	r3, #0
 8006072:	4604      	mov	r4, r0
 8006074:	4608      	mov	r0, r1
 8006076:	602b      	str	r3, [r5, #0]
 8006078:	f7fb f97e 	bl	8001378 <_isatty>
 800607c:	1c43      	adds	r3, r0, #1
 800607e:	d102      	bne.n	8006086 <_isatty_r+0x1a>
 8006080:	682b      	ldr	r3, [r5, #0]
 8006082:	b103      	cbz	r3, 8006086 <_isatty_r+0x1a>
 8006084:	6023      	str	r3, [r4, #0]
 8006086:	bd38      	pop	{r3, r4, r5, pc}
 8006088:	2000045c 	.word	0x2000045c

0800608c <_sbrk>:
 800608c:	4a04      	ldr	r2, [pc, #16]	@ (80060a0 <_sbrk+0x14>)
 800608e:	6811      	ldr	r1, [r2, #0]
 8006090:	4603      	mov	r3, r0
 8006092:	b909      	cbnz	r1, 8006098 <_sbrk+0xc>
 8006094:	4903      	ldr	r1, [pc, #12]	@ (80060a4 <_sbrk+0x18>)
 8006096:	6011      	str	r1, [r2, #0]
 8006098:	6810      	ldr	r0, [r2, #0]
 800609a:	4403      	add	r3, r0
 800609c:	6013      	str	r3, [r2, #0]
 800609e:	4770      	bx	lr
 80060a0:	2000046c 	.word	0x2000046c
 80060a4:	20000470 	.word	0x20000470

080060a8 <_init>:
 80060a8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80060aa:	bf00      	nop
 80060ac:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80060ae:	bc08      	pop	{r3}
 80060b0:	469e      	mov	lr, r3
 80060b2:	4770      	bx	lr

080060b4 <_fini>:
 80060b4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80060b6:	bf00      	nop
 80060b8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80060ba:	bc08      	pop	{r3}
 80060bc:	469e      	mov	lr, r3
 80060be:	4770      	bx	lr
