5 18 101 3 *
8 /Users/trevorw/projects/stable/covered/diags/verilog 2 -t (main) 2 -vcd (null_stmt1.2.vcd) 2 -o (null_stmt1.2.cdd) 2 -v (null_stmt1.2.v) 2 -D (DUMP)
3 0 $root "$root" 0 NA 0 0 1
3 0 main "main" 0 null_stmt1.2.v 10 33 1
2 1 3d 14 8000c 1 5002 0 0 1 18 0 1 0 0 0 0 $u0
1 a 1 12 1070004 1 0 0 0 1 17 0 1 0 1 0 0
1 b 2 12 1070007 1 0 0 0 1 17 0 1 0 0 0 0
4 1 14 8 1 0 0 1
3 1 main.$u0 "main.$u0" 0 null_stmt1.2.v 0 22 1
2 2 0 15 50008 1 21004 0 0 1 16 0 0
2 3 1 15 10001 0 1410 0 0 1 1 a
2 4 37 15 10008 1 16 2 3
2 5 0 16 50008 1 21004 0 0 1 16 0 0
2 6 1 16 10001 0 1410 0 0 1 1 b
2 7 37 16 10008 1 16 5 6
2 8 1 17 50005 1 1014 0 0 1 1 a
2 9 39 17 10007 1 26 8 0
2 10 0 21 50008 1 21008 0 0 1 16 1 0
2 11 1 21 10001 0 1410 0 0 1 1 a
2 12 37 21 10008 1 1a 10 11
2 13 0 18 7000a 0 21010 0 0 1 16 1 0
2 14 1 18 30003 0 1410 0 0 1 1 b
2 15 37 18 3000a 0 32 13 14
4 4 15 1 11 7 7 4
4 7 16 1 0 9 9 4
4 9 17 1 0 15 12 4
4 15 18 3 6 12 12 4
4 12 21 1 0 0 0 4
3 1 main.$u1 "main.$u1" 0 null_stmt1.2.v 0 31 1
