# //  ModelSim SE-64 6.6b May 21 2010 Linux 2.6.18-238.9.1.el5
# //
# //  Copyright 1991-2010 Mentor Graphics Corporation
# //              All Rights Reserved.
# //
# //  THIS WORK CONTAINS TRADE SECRET AND 
# //  PROPRIETARY INFORMATION WHICH IS THE PROPERTY
# //  OF MENTOR GRAPHICS CORPORATION OR ITS LICENSORS
# //  AND IS SUBJECT TO LICENSE TERMS.
# //
do source/fiestel
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity tb_e_fiestel
# -- Compiling architecture test of tb_e_fiestel
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling entity e_fiestel
# -- Compiling architecture behav of e_fiestel
# vsim -coverage -i work.tb_e_fiestel 
# Loading std.standard
# Loading ieee.std_logic_1164(body)
# Loading work.tb_e_fiestel(test)#1
# Loading ieee.std_logic_arith(body)
# Loading work.e_fiestel(behav)#1
do source/fiestel
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity tb_e_fiestel
# -- Compiling architecture test of tb_e_fiestel
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling entity e_fiestel
# -- Compiling architecture behav of e_fiestel
# vsim -coverage -i work.tb_e_fiestel 
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading std.standard
# Loading ieee.std_logic_1164(body)
# Loading work.tb_e_fiestel(test)#1
# Loading ieee.std_logic_arith(body)
# Loading work.e_fiestel(behav)#1
do source/fiestel
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity tb_e_fiestel
# -- Compiling architecture test of tb_e_fiestel
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling entity e_fiestel
# -- Compiling architecture behav of e_fiestel
# vsim -coverage -i work.tb_e_fiestel 
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading std.standard
# Loading ieee.std_logic_1164(body)
# Loading work.tb_e_fiestel(test)#1
# Loading ieee.std_logic_arith(body)
# Loading work.e_fiestel(behav)#1
do source/fiestel
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity tb_e_fiestel
# -- Compiling architecture test of tb_e_fiestel
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling entity e_fiestel
# -- Compiling architecture behav of e_fiestel
# vsim -coverage -i work.tb_e_fiestel 
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading std.standard
# Loading ieee.std_logic_1164(body)
# Loading work.tb_e_fiestel(test)#1
# Loading ieee.std_logic_arith(body)
# Loading work.e_fiestel(behav)#1
do source/fiestel
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity tb_e_fiestel
# -- Compiling architecture test of tb_e_fiestel
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling entity e_fiestel
# -- Compiling architecture behav of e_fiestel
# vsim -coverage -i work.tb_e_fiestel 
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading std.standard
# Loading ieee.std_logic_1164(body)
# Loading work.tb_e_fiestel(test)#1
# Loading ieee.std_logic_arith(body)
# Loading work.e_fiestel(behav)#1
do source/fiestel
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity tb_e_fiestel
# -- Compiling architecture test of tb_e_fiestel
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling entity e_fiestel
# -- Compiling architecture behav of e_fiestel
# vsim -coverage -i work.tb_e_fiestel 
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading std.standard
# Loading ieee.std_logic_1164(body)
# Loading work.tb_e_fiestel(test)#1
# Loading ieee.std_logic_arith(body)
# Loading work.e_fiestel(behav)#1
do source/fiestel
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity tb_e_fiestel
# -- Compiling architecture test of tb_e_fiestel
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling entity e_fiestel
# -- Compiling architecture behav of e_fiestel
# vsim -coverage -i work.tb_e_fiestel 
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading std.standard
# Loading ieee.std_logic_1164(body)
# Loading work.tb_e_fiestel(test)#1
# Loading ieee.std_logic_arith(body)
# Loading work.e_fiestel(behav)#1
add wave sim:/tb_e_fiestel/dut/freg/*
# (vish-4014) No objects found matching '/tb_e_fiestel/dut/freg/*'.
add wave -r sim:/tb_e_fiestel/dut/freg/*
# (vish-4014) No objects found matching '/tb_e_fiestel/dut/freg/*'.
add wave -r sim:/tb_e_fiestel/dut/func/*
do source/fiestel
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity tb_e_fiestel
# -- Compiling architecture test of tb_e_fiestel
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling entity e_fiestel
# -- Compiling architecture behav of e_fiestel
# vsim -coverage -i work.tb_e_fiestel 
# Loading std.standard
# Loading ieee.std_logic_1164(body)
# Loading work.tb_e_fiestel(test)#1
# Loading ieee.std_logic_arith(body)
# Loading work.e_fiestel(behav)#1
do source/rndGenTest
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling package conv_pack_e_rkeygen
# -- Loading package conv_pack_e_rkeygen
# -- Compiling entity e_rkeygen
# -- Compiling architecture syn_behav of e_rkeygen
# vsim work.e_rkeygen(behav) 
# ** Note: (vsim-3812) Design is being optimized...
# ** Warning: (vopt-13) Recompile work.e_rkeygen(behav) because work.e_rkeygen has changed.
# Loading std.standard
# Loading ieee.std_logic_1164(body)
# Loading work.conv_pack_e_rkeygen
# Loading work.e_rkeygen(behav)#1
# Updating msgviewer database...
# Updating msgviewer database...
do source/rndGenTest
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package std_logic_unsigned
# -- Compiling entity e_rkeygen
# -- Compiling architecture behav of e_rkeygen
# vsim work.e_rkeygen(behav) 
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading std.standard
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading work.e_rkeygen(behav)#1
# Updating msgviewer database...
# Updating msgviewer database...
do source/rndGenTest
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package std_logic_unsigned
# -- Compiling entity e_rkeygen
# -- Compiling architecture behav of e_rkeygen
# vsim work.e_rkeygen(behav) 
# Loading std.standard
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading work.e_rkeygen(behav)#1
# Updating msgviewer database...
# Updating msgviewer database...
do source/fiestel
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity tb_e_fiestel
# -- Compiling architecture test of tb_e_fiestel
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling entity e_fiestel
# -- Compiling architecture behav of e_fiestel
# vsim -coverage -i work.tb_e_fiestel 
# ** Note: (vsim-3812) Design is being optimized...
# Loading std.standard
# Loading ieee.std_logic_1164(body)
# Loading work.tb_e_fiestel(test)#1
# Loading ieee.std_logic_arith(body)
# Loading work.e_fiestel(behav)#1
do source/fiestel
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity tb_e_fiestel
# -- Compiling architecture test of tb_e_fiestel
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling entity e_fiestel
# -- Compiling architecture behav of e_fiestel
# vsim -coverage -i work.tb_e_fiestel 
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading std.standard
# Loading ieee.std_logic_1164(body)
# Loading work.tb_e_fiestel(test)#1
# Loading ieee.std_logic_arith(body)
# Loading work.e_fiestel(behav)#1
do source/fiestel
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity tb_e_fiestel
# -- Compiling architecture test of tb_e_fiestel
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling entity e_fiestel
# -- Compiling architecture behav of e_fiestel
# vsim -coverage -i work.tb_e_fiestel 
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading std.standard
# Loading ieee.std_logic_1164(body)
# Loading work.tb_e_fiestel(test)#1
# Loading ieee.std_logic_arith(body)
# Loading work.e_fiestel(behav)#1
do source/encrypt
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity tb_encryption
# -- Compiling architecture test of tb_encryption
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling entity encryption
# -- Loading package std_logic_unsigned
# -- Loading package numeric_bit
# -- Compiling architecture struct of encryption
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package std_logic_unsigned
# -- Compiling entity e_enccontroller
# -- Compiling architecture behav of e_enccontroller
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package std_logic_unsigned
# -- Compiling entity e_decompile
# -- Compiling architecture behav of e_decompile
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling entity e_fiestel
# -- Compiling architecture behav of e_fiestel
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package std_logic_unsigned
# -- Compiling entity e_rkeygen
# -- Compiling architecture behav of e_rkeygen
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package std_logic_unsigned
# -- Compiling entity e_rndcount
# -- Compiling architecture behav of e_rndcount
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity rcv_fifo
# -- Compiling architecture porting of rcv_fifo
# vsim -coverage -i work.tb_encryption 
# ** Note: (vsim-3812) Design is being optimized...
# Loading std.standard
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading ieee.numeric_bit(body)
# Loading work.tb_encryption(test)#1
# Loading ece337_ip.fifo(rtl)#1
# Loading work.e_fiestel(behav)#1
do source/fiestel
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity tb_e_fiestel
# -- Compiling architecture test of tb_e_fiestel
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling entity e_fiestel
# -- Compiling architecture behav of e_fiestel
# vsim -coverage -i work.tb_e_fiestel 
# ** Note: (vsim-3812) Design is being optimized...
# Loading std.standard
# Loading ieee.std_logic_1164(body)
# Loading work.tb_e_fiestel(test)#1
# Loading ieee.std_logic_arith(body)
# Loading work.e_fiestel(behav)#1
do source/rndGenTest
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package std_logic_unsigned
# -- Compiling entity e_rkeygen
# -- Compiling architecture behav of e_rkeygen
# vsim work.e_rkeygen(behav) 
# ** Note: (vsim-3812) Design is being optimized...
# Loading std.standard
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading work.e_rkeygen(behav)#1
# Updating msgviewer database...
# Updating msgviewer database...
do source/rndGenTest
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package std_logic_unsigned
# -- Compiling entity e_rkeygen
# -- Compiling architecture behav of e_rkeygen
# vsim work.e_rkeygen(behav) 
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading std.standard
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading work.e_rkeygen(behav)#1
# Updating msgviewer database...
# Updating msgviewer database...
do source/encrypt
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity tb_encryption
# -- Compiling architecture test of tb_encryption
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling entity encryption
# -- Loading package std_logic_unsigned
# -- Loading package numeric_bit
# -- Compiling architecture struct of encryption
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package std_logic_unsigned
# -- Compiling entity e_enccontroller
# -- Compiling architecture behav of e_enccontroller
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package std_logic_unsigned
# -- Compiling entity e_decompile
# -- Compiling architecture behav of e_decompile
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling entity e_fiestel
# -- Compiling architecture behav of e_fiestel
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package std_logic_unsigned
# -- Compiling entity e_rkeygen
# -- Compiling architecture behav of e_rkeygen
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package std_logic_unsigned
# -- Compiling entity e_rndcount
# -- Compiling architecture behav of e_rndcount
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity rcv_fifo
# -- Compiling architecture porting of rcv_fifo
# vsim -coverage -i work.tb_encryption 
# ** Note: (vsim-3812) Design is being optimized...
# Loading std.standard
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading ieee.numeric_bit(body)
# Loading work.tb_encryption(test)#1
# Loading ece337_ip.fifo(rtl)#1
# Loading work.e_fiestel(behav)#1
do source/encrypt
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity tb_encryption
# -- Compiling architecture test of tb_encryption
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling entity encryption
# -- Loading package std_logic_unsigned
# -- Loading package numeric_bit
# -- Compiling architecture struct of encryption
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package std_logic_unsigned
# -- Compiling entity e_enccontroller
# -- Compiling architecture behav of e_enccontroller
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package std_logic_unsigned
# -- Compiling entity e_decompile
# -- Compiling architecture behav of e_decompile
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling entity e_fiestel
# -- Compiling architecture behav of e_fiestel
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package std_logic_unsigned
# -- Compiling entity e_rkeygen
# -- Compiling architecture behav of e_rkeygen
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package std_logic_unsigned
# -- Compiling entity e_rndcount
# -- Compiling architecture behav of e_rndcount
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity rcv_fifo
# -- Compiling architecture porting of rcv_fifo
# vsim -coverage -i work.tb_encryption 
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading std.standard
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading ieee.numeric_bit(body)
# Loading work.tb_encryption(test)#1
# Loading ece337_ip.fifo(rtl)#1
# Loading work.e_fiestel(behav)#1
do source/encrypt
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity tb_encryption
# -- Compiling architecture test of tb_encryption
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling entity encryption
# -- Loading package std_logic_unsigned
# -- Loading package numeric_bit
# -- Compiling architecture struct of encryption
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package std_logic_unsigned
# -- Compiling entity e_enccontroller
# -- Compiling architecture behav of e_enccontroller
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package std_logic_unsigned
# -- Compiling entity e_decompile
# -- Compiling architecture behav of e_decompile
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling entity e_fiestel
# -- Compiling architecture behav of e_fiestel
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package std_logic_unsigned
# -- Compiling entity e_rkeygen
# -- Compiling architecture behav of e_rkeygen
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package std_logic_unsigned
# -- Compiling entity e_rndcount
# -- Compiling architecture behav of e_rndcount
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity rcv_fifo
# -- Compiling architecture porting of rcv_fifo
# vsim -coverage -i work.tb_encryption 
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading std.standard
# Loading ieee.std_logic_1164(body)
# Loading work.tb_encryption(test)#1
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading ieee.numeric_bit(body)
# Loading work.encryption(struct)#1
# Loading ece337_ip.fifo(rtl)#1
# Loading work.e_fiestel(behav)#1
do source/fiestel
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity tb_e_fiestel
# -- Compiling architecture test of tb_e_fiestel
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling entity e_fiestel
# -- Compiling architecture behav of e_fiestel
# vsim -coverage -i work.tb_e_fiestel 
# ** Note: (vsim-3812) Design is being optimized...
# Loading std.standard
# Loading ieee.std_logic_1164(body)
# Loading work.tb_e_fiestel(test)#1
# Loading ieee.std_logic_arith(body)
# Loading work.e_fiestel(behav)#1
do source/encrypt
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity tb_encryption
# -- Compiling architecture test of tb_encryption
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling entity encryption
# -- Loading package std_logic_unsigned
# -- Loading package numeric_bit
# -- Compiling architecture struct of encryption
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package std_logic_unsigned
# -- Compiling entity e_enccontroller
# -- Compiling architecture behav of e_enccontroller
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package std_logic_unsigned
# -- Compiling entity e_decompile
# -- Compiling architecture behav of e_decompile
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling entity e_fiestel
# -- Compiling architecture behav of e_fiestel
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package std_logic_unsigned
# -- Compiling entity e_rkeygen
# -- Compiling architecture behav of e_rkeygen
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package std_logic_unsigned
# -- Compiling entity e_rndcount
# -- Compiling architecture behav of e_rndcount
# Model Technology ModelSim SE-64 vcom 6.6b Compiler 2010.05 May 21 2010
# -- Loading package standard
# -- Loading package std_logic_1164
# -- Compiling entity rcv_fifo
# -- Compiling architecture porting of rcv_fifo
# vsim -coverage -i work.tb_encryption 
# ** Note: (vsim-3812) Design is being optimized...
# Loading std.standard
# Loading ieee.std_logic_1164(body)
# Loading work.tb_encryption(test)#1
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading ieee.numeric_bit(body)
# Loading work.encryption(struct)#1
# Loading ece337_ip.fifo(rtl)#1
# Loading work.e_fiestel(behav)#1
