Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2021.2 (lin64) Build 3367213 Tue Oct 19 02:47:39 MDT 2021
| Date         : Sat Feb 26 15:46:36 2022
| Host         : yoshi-desktop running 64-bit Ubuntu 20.04.4 LTS
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file lab4_top_timing_summary_routed.rpt -pb lab4_top_timing_summary_routed.pb -rpx lab4_top_timing_summary_routed.rpx -warn_on_violation
| Design       : lab4_top
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                       Violations  
---------  --------  --------------------------------  ----------  
HPDR-1     Warning   Port pin direction inconsistency  2           
TIMING-18  Warning   Missing input or output delay     31          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (1)
6. checking no_output_delay (24)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (1)
------------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (24)
--------------------------------
 There are 24 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.159        0.000                      0                  210        0.198        0.000                      0                  210        4.500        0.000                       0                    93  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         5.159        0.000                      0                  122        0.198        0.000                      0                  122        4.500        0.000                       0                    93  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  sys_clk_pin        sys_clk_pin              7.153        0.000                      0                   88        0.411        0.000                      0                   88  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        5.159ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.198ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.159ns  (required time - arrival time)
  Source:                 pxclk/count_reg[26]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/HS_reg/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.354ns  (logic 0.857ns (19.682%)  route 3.497ns (80.318%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.005ns = ( 15.005 - 10.000 ) 
    Source Clock Delay      (SCD):    5.307ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=92, routed)          1.705     5.307    pxclk/clk_IBUF_BUFG
    SLICE_X1Y112         FDCE                                         r  pxclk/count_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y112         FDCE (Prop_fdce_C_Q)         0.456     5.763 f  pxclk/count_reg[26]/Q
                         net (fo=2, routed)           0.836     6.599    pxclk/count_reg[26]
    SLICE_X0Y111         LUT6 (Prop_lut6_I4_O)        0.124     6.723 r  pxclk/RED[1]_i_6/O
                         net (fo=1, routed)           0.940     7.663    pxclk/RED[1]_i_6_n_0
    SLICE_X0Y108         LUT6 (Prop_lut6_I3_O)        0.124     7.787 r  pxclk/RED[1]_i_1/O
                         net (fo=43, routed)          1.196     8.984    vga/pulse25
    SLICE_X5Y110         LUT4 (Prop_lut4_I2_O)        0.153     9.137 r  vga/HS_i_1/O
                         net (fo=1, routed)           0.525     9.661    vga/HS_i_1_n_0
    SLICE_X4Y112         FDCE                                         r  vga/HS_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=92, routed)          1.583    15.005    vga/clk_IBUF_BUFG
    SLICE_X4Y112         FDCE                                         r  vga/HS_reg/C
                         clock pessimism              0.259    15.264    
                         clock uncertainty           -0.035    15.229    
    SLICE_X4Y112         FDCE (Setup_fdce_C_CE)      -0.408    14.821    vga/HS_reg
  -------------------------------------------------------------------
                         required time                         14.821    
                         arrival time                          -9.661    
  -------------------------------------------------------------------
                         slack                                  5.159    

Slack (MET) :             5.310ns  (required time - arrival time)
  Source:                 seg7/pulse/count_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg7/pulse/count_reg[25]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.689ns  (logic 2.264ns (48.278%)  route 2.425ns (51.722%))
  Logic Levels:           10  (CARRY4=7 LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.007ns = ( 15.007 - 10.000 ) 
    Source Clock Delay      (SCD):    5.310ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=92, routed)          1.708     5.310    seg7/pulse/clk_IBUF_BUFG
    SLICE_X4Y104         FDCE                                         r  seg7/pulse/count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y104         FDCE (Prop_fdce_C_Q)         0.456     5.766 r  seg7/pulse/count_reg[3]/Q
                         net (fo=2, routed)           0.679     6.445    seg7/pulse/count_reg[3]
    SLICE_X5Y104         LUT4 (Prop_lut4_I2_O)        0.124     6.569 f  seg7/pulse/counter[2]_i_4/O
                         net (fo=1, routed)           1.090     7.660    seg7/pulse/counter[2]_i_4_n_0
    SLICE_X5Y107         LUT6 (Prop_lut6_I1_O)        0.124     7.784 f  seg7/pulse/counter[2]_i_2/O
                         net (fo=31, routed)          0.656     8.440    seg7/pulse/load
    SLICE_X4Y104         LUT2 (Prop_lut2_I1_O)        0.124     8.564 r  seg7/pulse/count[0]_i_6__0/O
                         net (fo=1, routed)           0.000     8.564    seg7/pulse/count[0]_i_6__0_n_0
    SLICE_X4Y104         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.096 r  seg7/pulse/count_reg[0]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     9.096    seg7/pulse/count_reg[0]_i_1__0_n_0
    SLICE_X4Y105         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.210 r  seg7/pulse/count_reg[4]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     9.210    seg7/pulse/count_reg[4]_i_1__0_n_0
    SLICE_X4Y106         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.324 r  seg7/pulse/count_reg[8]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     9.324    seg7/pulse/count_reg[8]_i_1__0_n_0
    SLICE_X4Y107         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.438 r  seg7/pulse/count_reg[12]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     9.438    seg7/pulse/count_reg[12]_i_1__0_n_0
    SLICE_X4Y108         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.552 r  seg7/pulse/count_reg[16]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     9.552    seg7/pulse/count_reg[16]_i_1__0_n_0
    SLICE_X4Y109         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.666 r  seg7/pulse/count_reg[20]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     9.666    seg7/pulse/count_reg[20]_i_1__0_n_0
    SLICE_X4Y110         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.000 r  seg7/pulse/count_reg[24]_i_1__0/O[1]
                         net (fo=1, routed)           0.000    10.000    seg7/pulse/count_reg[24]_i_1__0_n_6
    SLICE_X4Y110         FDCE                                         r  seg7/pulse/count_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=92, routed)          1.585    15.007    seg7/pulse/clk_IBUF_BUFG
    SLICE_X4Y110         FDCE                                         r  seg7/pulse/count_reg[25]/C
                         clock pessimism              0.276    15.283    
                         clock uncertainty           -0.035    15.248    
    SLICE_X4Y110         FDCE (Setup_fdce_C_D)        0.062    15.310    seg7/pulse/count_reg[25]
  -------------------------------------------------------------------
                         required time                         15.310    
                         arrival time                         -10.000    
  -------------------------------------------------------------------
                         slack                                  5.310    

Slack (MET) :             5.348ns  (required time - arrival time)
  Source:                 pxclk/count_reg[26]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pxclk/count_reg[25]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.678ns  (logic 2.019ns (43.155%)  route 2.659ns (56.845%))
  Logic Levels:           9  (CARRY4=6 LUT2=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.007ns = ( 15.007 - 10.000 ) 
    Source Clock Delay      (SCD):    5.307ns
    Clock Pessimism Removal (CPR):    0.300ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=92, routed)          1.705     5.307    pxclk/clk_IBUF_BUFG
    SLICE_X1Y112         FDCE                                         r  pxclk/count_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y112         FDCE (Prop_fdce_C_Q)         0.456     5.763 r  pxclk/count_reg[26]/Q
                         net (fo=2, routed)           0.836     6.599    pxclk/count_reg[26]
    SLICE_X0Y111         LUT6 (Prop_lut6_I4_O)        0.124     6.723 f  pxclk/RED[1]_i_6/O
                         net (fo=1, routed)           0.940     7.663    pxclk/RED[1]_i_6_n_0
    SLICE_X0Y108         LUT6 (Prop_lut6_I3_O)        0.124     7.787 f  pxclk/RED[1]_i_1/O
                         net (fo=43, routed)          0.884     8.671    pxclk/pulse25
    SLICE_X1Y107         LUT2 (Prop_lut2_I1_O)        0.124     8.795 r  pxclk/count[4]_i_2/O
                         net (fo=1, routed)           0.000     8.795    pxclk/count[4]_i_2_n_0
    SLICE_X1Y107         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     9.196 r  pxclk/count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.196    pxclk/count_reg[4]_i_1_n_0
    SLICE_X1Y108         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.310 r  pxclk/count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.310    pxclk/count_reg[8]_i_1_n_0
    SLICE_X1Y109         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.424 r  pxclk/count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.424    pxclk/count_reg[12]_i_1_n_0
    SLICE_X1Y110         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.538 r  pxclk/count_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.538    pxclk/count_reg[16]_i_1_n_0
    SLICE_X1Y111         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.652 r  pxclk/count_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.652    pxclk/count_reg[20]_i_1_n_0
    SLICE_X1Y112         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.986 r  pxclk/count_reg[24]_i_1/O[1]
                         net (fo=1, routed)           0.000     9.986    pxclk/count_reg[24]_i_1_n_6
    SLICE_X1Y112         FDCE                                         r  pxclk/count_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=92, routed)          1.585    15.007    pxclk/clk_IBUF_BUFG
    SLICE_X1Y112         FDCE                                         r  pxclk/count_reg[25]/C
                         clock pessimism              0.300    15.307    
                         clock uncertainty           -0.035    15.272    
    SLICE_X1Y112         FDCE (Setup_fdce_C_D)        0.062    15.334    pxclk/count_reg[25]
  -------------------------------------------------------------------
                         required time                         15.334    
                         arrival time                          -9.986    
  -------------------------------------------------------------------
                         slack                                  5.348    

Slack (MET) :             5.405ns  (required time - arrival time)
  Source:                 seg7/pulse/count_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg7/pulse/count_reg[26]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.594ns  (logic 2.169ns (47.209%)  route 2.425ns (52.791%))
  Logic Levels:           10  (CARRY4=7 LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.007ns = ( 15.007 - 10.000 ) 
    Source Clock Delay      (SCD):    5.310ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=92, routed)          1.708     5.310    seg7/pulse/clk_IBUF_BUFG
    SLICE_X4Y104         FDCE                                         r  seg7/pulse/count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y104         FDCE (Prop_fdce_C_Q)         0.456     5.766 r  seg7/pulse/count_reg[3]/Q
                         net (fo=2, routed)           0.679     6.445    seg7/pulse/count_reg[3]
    SLICE_X5Y104         LUT4 (Prop_lut4_I2_O)        0.124     6.569 f  seg7/pulse/counter[2]_i_4/O
                         net (fo=1, routed)           1.090     7.660    seg7/pulse/counter[2]_i_4_n_0
    SLICE_X5Y107         LUT6 (Prop_lut6_I1_O)        0.124     7.784 f  seg7/pulse/counter[2]_i_2/O
                         net (fo=31, routed)          0.656     8.440    seg7/pulse/load
    SLICE_X4Y104         LUT2 (Prop_lut2_I1_O)        0.124     8.564 r  seg7/pulse/count[0]_i_6__0/O
                         net (fo=1, routed)           0.000     8.564    seg7/pulse/count[0]_i_6__0_n_0
    SLICE_X4Y104         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.096 r  seg7/pulse/count_reg[0]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     9.096    seg7/pulse/count_reg[0]_i_1__0_n_0
    SLICE_X4Y105         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.210 r  seg7/pulse/count_reg[4]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     9.210    seg7/pulse/count_reg[4]_i_1__0_n_0
    SLICE_X4Y106         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.324 r  seg7/pulse/count_reg[8]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     9.324    seg7/pulse/count_reg[8]_i_1__0_n_0
    SLICE_X4Y107         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.438 r  seg7/pulse/count_reg[12]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     9.438    seg7/pulse/count_reg[12]_i_1__0_n_0
    SLICE_X4Y108         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.552 r  seg7/pulse/count_reg[16]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     9.552    seg7/pulse/count_reg[16]_i_1__0_n_0
    SLICE_X4Y109         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.666 r  seg7/pulse/count_reg[20]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     9.666    seg7/pulse/count_reg[20]_i_1__0_n_0
    SLICE_X4Y110         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     9.905 r  seg7/pulse/count_reg[24]_i_1__0/O[2]
                         net (fo=1, routed)           0.000     9.905    seg7/pulse/count_reg[24]_i_1__0_n_5
    SLICE_X4Y110         FDCE                                         r  seg7/pulse/count_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=92, routed)          1.585    15.007    seg7/pulse/clk_IBUF_BUFG
    SLICE_X4Y110         FDCE                                         r  seg7/pulse/count_reg[26]/C
                         clock pessimism              0.276    15.283    
                         clock uncertainty           -0.035    15.248    
    SLICE_X4Y110         FDCE (Setup_fdce_C_D)        0.062    15.310    seg7/pulse/count_reg[26]
  -------------------------------------------------------------------
                         required time                         15.310    
                         arrival time                          -9.905    
  -------------------------------------------------------------------
                         slack                                  5.405    

Slack (MET) :             5.421ns  (required time - arrival time)
  Source:                 seg7/pulse/count_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg7/pulse/count_reg[24]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.578ns  (logic 2.153ns (47.024%)  route 2.425ns (52.975%))
  Logic Levels:           10  (CARRY4=7 LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.007ns = ( 15.007 - 10.000 ) 
    Source Clock Delay      (SCD):    5.310ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=92, routed)          1.708     5.310    seg7/pulse/clk_IBUF_BUFG
    SLICE_X4Y104         FDCE                                         r  seg7/pulse/count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y104         FDCE (Prop_fdce_C_Q)         0.456     5.766 r  seg7/pulse/count_reg[3]/Q
                         net (fo=2, routed)           0.679     6.445    seg7/pulse/count_reg[3]
    SLICE_X5Y104         LUT4 (Prop_lut4_I2_O)        0.124     6.569 f  seg7/pulse/counter[2]_i_4/O
                         net (fo=1, routed)           1.090     7.660    seg7/pulse/counter[2]_i_4_n_0
    SLICE_X5Y107         LUT6 (Prop_lut6_I1_O)        0.124     7.784 f  seg7/pulse/counter[2]_i_2/O
                         net (fo=31, routed)          0.656     8.440    seg7/pulse/load
    SLICE_X4Y104         LUT2 (Prop_lut2_I1_O)        0.124     8.564 r  seg7/pulse/count[0]_i_6__0/O
                         net (fo=1, routed)           0.000     8.564    seg7/pulse/count[0]_i_6__0_n_0
    SLICE_X4Y104         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.096 r  seg7/pulse/count_reg[0]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     9.096    seg7/pulse/count_reg[0]_i_1__0_n_0
    SLICE_X4Y105         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.210 r  seg7/pulse/count_reg[4]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     9.210    seg7/pulse/count_reg[4]_i_1__0_n_0
    SLICE_X4Y106         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.324 r  seg7/pulse/count_reg[8]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     9.324    seg7/pulse/count_reg[8]_i_1__0_n_0
    SLICE_X4Y107         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.438 r  seg7/pulse/count_reg[12]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     9.438    seg7/pulse/count_reg[12]_i_1__0_n_0
    SLICE_X4Y108         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.552 r  seg7/pulse/count_reg[16]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     9.552    seg7/pulse/count_reg[16]_i_1__0_n_0
    SLICE_X4Y109         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.666 r  seg7/pulse/count_reg[20]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     9.666    seg7/pulse/count_reg[20]_i_1__0_n_0
    SLICE_X4Y110         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     9.889 r  seg7/pulse/count_reg[24]_i_1__0/O[0]
                         net (fo=1, routed)           0.000     9.889    seg7/pulse/count_reg[24]_i_1__0_n_7
    SLICE_X4Y110         FDCE                                         r  seg7/pulse/count_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=92, routed)          1.585    15.007    seg7/pulse/clk_IBUF_BUFG
    SLICE_X4Y110         FDCE                                         r  seg7/pulse/count_reg[24]/C
                         clock pessimism              0.276    15.283    
                         clock uncertainty           -0.035    15.248    
    SLICE_X4Y110         FDCE (Setup_fdce_C_D)        0.062    15.310    seg7/pulse/count_reg[24]
  -------------------------------------------------------------------
                         required time                         15.310    
                         arrival time                          -9.889    
  -------------------------------------------------------------------
                         slack                                  5.421    

Slack (MET) :             5.424ns  (required time - arrival time)
  Source:                 seg7/pulse/count_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg7/pulse/count_reg[21]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.575ns  (logic 2.150ns (46.990%)  route 2.425ns (53.010%))
  Logic Levels:           9  (CARRY4=6 LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.007ns = ( 15.007 - 10.000 ) 
    Source Clock Delay      (SCD):    5.310ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=92, routed)          1.708     5.310    seg7/pulse/clk_IBUF_BUFG
    SLICE_X4Y104         FDCE                                         r  seg7/pulse/count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y104         FDCE (Prop_fdce_C_Q)         0.456     5.766 r  seg7/pulse/count_reg[3]/Q
                         net (fo=2, routed)           0.679     6.445    seg7/pulse/count_reg[3]
    SLICE_X5Y104         LUT4 (Prop_lut4_I2_O)        0.124     6.569 f  seg7/pulse/counter[2]_i_4/O
                         net (fo=1, routed)           1.090     7.660    seg7/pulse/counter[2]_i_4_n_0
    SLICE_X5Y107         LUT6 (Prop_lut6_I1_O)        0.124     7.784 f  seg7/pulse/counter[2]_i_2/O
                         net (fo=31, routed)          0.656     8.440    seg7/pulse/load
    SLICE_X4Y104         LUT2 (Prop_lut2_I1_O)        0.124     8.564 r  seg7/pulse/count[0]_i_6__0/O
                         net (fo=1, routed)           0.000     8.564    seg7/pulse/count[0]_i_6__0_n_0
    SLICE_X4Y104         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.096 r  seg7/pulse/count_reg[0]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     9.096    seg7/pulse/count_reg[0]_i_1__0_n_0
    SLICE_X4Y105         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.210 r  seg7/pulse/count_reg[4]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     9.210    seg7/pulse/count_reg[4]_i_1__0_n_0
    SLICE_X4Y106         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.324 r  seg7/pulse/count_reg[8]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     9.324    seg7/pulse/count_reg[8]_i_1__0_n_0
    SLICE_X4Y107         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.438 r  seg7/pulse/count_reg[12]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     9.438    seg7/pulse/count_reg[12]_i_1__0_n_0
    SLICE_X4Y108         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.552 r  seg7/pulse/count_reg[16]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     9.552    seg7/pulse/count_reg[16]_i_1__0_n_0
    SLICE_X4Y109         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.886 r  seg7/pulse/count_reg[20]_i_1__0/O[1]
                         net (fo=1, routed)           0.000     9.886    seg7/pulse/count_reg[20]_i_1__0_n_6
    SLICE_X4Y109         FDCE                                         r  seg7/pulse/count_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=92, routed)          1.585    15.007    seg7/pulse/clk_IBUF_BUFG
    SLICE_X4Y109         FDCE                                         r  seg7/pulse/count_reg[21]/C
                         clock pessimism              0.276    15.283    
                         clock uncertainty           -0.035    15.248    
    SLICE_X4Y109         FDCE (Setup_fdce_C_D)        0.062    15.310    seg7/pulse/count_reg[21]
  -------------------------------------------------------------------
                         required time                         15.310    
                         arrival time                          -9.886    
  -------------------------------------------------------------------
                         slack                                  5.424    

Slack (MET) :             5.432ns  (required time - arrival time)
  Source:                 pxclk/count_reg[26]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/vcnt_reg[4]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.288ns  (logic 0.828ns (19.312%)  route 3.460ns (80.688%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.008ns = ( 15.008 - 10.000 ) 
    Source Clock Delay      (SCD):    5.307ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=92, routed)          1.705     5.307    pxclk/clk_IBUF_BUFG
    SLICE_X1Y112         FDCE                                         r  pxclk/count_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y112         FDCE (Prop_fdce_C_Q)         0.456     5.763 f  pxclk/count_reg[26]/Q
                         net (fo=2, routed)           0.836     6.599    pxclk/count_reg[26]
    SLICE_X0Y111         LUT6 (Prop_lut6_I4_O)        0.124     6.723 r  pxclk/RED[1]_i_6/O
                         net (fo=1, routed)           0.940     7.663    pxclk/RED[1]_i_6_n_0
    SLICE_X0Y108         LUT6 (Prop_lut6_I3_O)        0.124     7.787 r  pxclk/RED[1]_i_1/O
                         net (fo=43, routed)          1.196     8.984    vga/pulse25
    SLICE_X5Y110         LUT4 (Prop_lut4_I0_O)        0.124     9.108 r  vga/vcnt[9]_i_1/O
                         net (fo=10, routed)          0.487     9.595    vga/vcnt[9]_i_1_n_0
    SLICE_X7Y108         FDCE                                         r  vga/vcnt_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=92, routed)          1.586    15.008    vga/clk_IBUF_BUFG
    SLICE_X7Y108         FDCE                                         r  vga/vcnt_reg[4]/C
                         clock pessimism              0.259    15.267    
                         clock uncertainty           -0.035    15.232    
    SLICE_X7Y108         FDCE (Setup_fdce_C_CE)      -0.205    15.027    vga/vcnt_reg[4]
  -------------------------------------------------------------------
                         required time                         15.027    
                         arrival time                          -9.595    
  -------------------------------------------------------------------
                         slack                                  5.432    

Slack (MET) :             5.432ns  (required time - arrival time)
  Source:                 pxclk/count_reg[26]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/vcnt_reg[6]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.288ns  (logic 0.828ns (19.312%)  route 3.460ns (80.688%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.008ns = ( 15.008 - 10.000 ) 
    Source Clock Delay      (SCD):    5.307ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=92, routed)          1.705     5.307    pxclk/clk_IBUF_BUFG
    SLICE_X1Y112         FDCE                                         r  pxclk/count_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y112         FDCE (Prop_fdce_C_Q)         0.456     5.763 f  pxclk/count_reg[26]/Q
                         net (fo=2, routed)           0.836     6.599    pxclk/count_reg[26]
    SLICE_X0Y111         LUT6 (Prop_lut6_I4_O)        0.124     6.723 r  pxclk/RED[1]_i_6/O
                         net (fo=1, routed)           0.940     7.663    pxclk/RED[1]_i_6_n_0
    SLICE_X0Y108         LUT6 (Prop_lut6_I3_O)        0.124     7.787 r  pxclk/RED[1]_i_1/O
                         net (fo=43, routed)          1.196     8.984    vga/pulse25
    SLICE_X5Y110         LUT4 (Prop_lut4_I0_O)        0.124     9.108 r  vga/vcnt[9]_i_1/O
                         net (fo=10, routed)          0.487     9.595    vga/vcnt[9]_i_1_n_0
    SLICE_X7Y108         FDCE                                         r  vga/vcnt_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=92, routed)          1.586    15.008    vga/clk_IBUF_BUFG
    SLICE_X7Y108         FDCE                                         r  vga/vcnt_reg[6]/C
                         clock pessimism              0.259    15.267    
                         clock uncertainty           -0.035    15.232    
    SLICE_X7Y108         FDCE (Setup_fdce_C_CE)      -0.205    15.027    vga/vcnt_reg[6]
  -------------------------------------------------------------------
                         required time                         15.027    
                         arrival time                          -9.595    
  -------------------------------------------------------------------
                         slack                                  5.432    

Slack (MET) :             5.432ns  (required time - arrival time)
  Source:                 pxclk/count_reg[26]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/vcnt_reg[7]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.288ns  (logic 0.828ns (19.312%)  route 3.460ns (80.688%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.008ns = ( 15.008 - 10.000 ) 
    Source Clock Delay      (SCD):    5.307ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=92, routed)          1.705     5.307    pxclk/clk_IBUF_BUFG
    SLICE_X1Y112         FDCE                                         r  pxclk/count_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y112         FDCE (Prop_fdce_C_Q)         0.456     5.763 f  pxclk/count_reg[26]/Q
                         net (fo=2, routed)           0.836     6.599    pxclk/count_reg[26]
    SLICE_X0Y111         LUT6 (Prop_lut6_I4_O)        0.124     6.723 r  pxclk/RED[1]_i_6/O
                         net (fo=1, routed)           0.940     7.663    pxclk/RED[1]_i_6_n_0
    SLICE_X0Y108         LUT6 (Prop_lut6_I3_O)        0.124     7.787 r  pxclk/RED[1]_i_1/O
                         net (fo=43, routed)          1.196     8.984    vga/pulse25
    SLICE_X5Y110         LUT4 (Prop_lut4_I0_O)        0.124     9.108 r  vga/vcnt[9]_i_1/O
                         net (fo=10, routed)          0.487     9.595    vga/vcnt[9]_i_1_n_0
    SLICE_X7Y108         FDCE                                         r  vga/vcnt_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=92, routed)          1.586    15.008    vga/clk_IBUF_BUFG
    SLICE_X7Y108         FDCE                                         r  vga/vcnt_reg[7]/C
                         clock pessimism              0.259    15.267    
                         clock uncertainty           -0.035    15.232    
    SLICE_X7Y108         FDCE (Setup_fdce_C_CE)      -0.205    15.027    vga/vcnt_reg[7]
  -------------------------------------------------------------------
                         required time                         15.027    
                         arrival time                          -9.595    
  -------------------------------------------------------------------
                         slack                                  5.432    

Slack (MET) :             5.432ns  (required time - arrival time)
  Source:                 pxclk/count_reg[26]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/vcnt_reg[8]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.288ns  (logic 0.828ns (19.312%)  route 3.460ns (80.688%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.008ns = ( 15.008 - 10.000 ) 
    Source Clock Delay      (SCD):    5.307ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=92, routed)          1.705     5.307    pxclk/clk_IBUF_BUFG
    SLICE_X1Y112         FDCE                                         r  pxclk/count_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y112         FDCE (Prop_fdce_C_Q)         0.456     5.763 f  pxclk/count_reg[26]/Q
                         net (fo=2, routed)           0.836     6.599    pxclk/count_reg[26]
    SLICE_X0Y111         LUT6 (Prop_lut6_I4_O)        0.124     6.723 r  pxclk/RED[1]_i_6/O
                         net (fo=1, routed)           0.940     7.663    pxclk/RED[1]_i_6_n_0
    SLICE_X0Y108         LUT6 (Prop_lut6_I3_O)        0.124     7.787 r  pxclk/RED[1]_i_1/O
                         net (fo=43, routed)          1.196     8.984    vga/pulse25
    SLICE_X5Y110         LUT4 (Prop_lut4_I0_O)        0.124     9.108 r  vga/vcnt[9]_i_1/O
                         net (fo=10, routed)          0.487     9.595    vga/vcnt[9]_i_1_n_0
    SLICE_X7Y108         FDCE                                         r  vga/vcnt_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=92, routed)          1.586    15.008    vga/clk_IBUF_BUFG
    SLICE_X7Y108         FDCE                                         r  vga/vcnt_reg[8]/C
                         clock pessimism              0.259    15.267    
                         clock uncertainty           -0.035    15.232    
    SLICE_X7Y108         FDCE (Setup_fdce_C_CE)      -0.205    15.027    vga/vcnt_reg[8]
  -------------------------------------------------------------------
                         required time                         15.027    
                         arrival time                          -9.595    
  -------------------------------------------------------------------
                         slack                                  5.432    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.198ns  (arrival time - required time)
  Source:                 vga/hcnt_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/hcnt_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.331ns  (logic 0.186ns (56.247%)  route 0.145ns (43.753%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.032ns
    Source Clock Delay      (SCD):    1.514ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=92, routed)          0.595     1.514    vga/clk_IBUF_BUFG
    SLICE_X3Y112         FDCE                                         r  vga/hcnt_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y112         FDCE (Prop_fdce_C_Q)         0.141     1.655 r  vga/hcnt_reg[5]/Q
                         net (fo=13, routed)          0.145     1.800    vga/hcnt_reg[5]
    SLICE_X2Y112         LUT6 (Prop_lut6_I1_O)        0.045     1.845 r  vga/hcnt[8]_i_1/O
                         net (fo=1, routed)           0.000     1.845    vga/p_0_in[8]
    SLICE_X2Y112         FDCE                                         r  vga/hcnt_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=92, routed)          0.867     2.032    vga/clk_IBUF_BUFG
    SLICE_X2Y112         FDCE                                         r  vga/hcnt_reg[8]/C
                         clock pessimism             -0.504     1.527    
    SLICE_X2Y112         FDCE (Hold_fdce_C_D)         0.120     1.647    vga/hcnt_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.647    
                         arrival time                           1.845    
  -------------------------------------------------------------------
                         slack                                  0.198    

Slack (MET) :             0.201ns  (arrival time - required time)
  Source:                 vga/hcnt_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/hcnt_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.335ns  (logic 0.186ns (55.575%)  route 0.149ns (44.425%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.032ns
    Source Clock Delay      (SCD):    1.514ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=92, routed)          0.595     1.514    vga/clk_IBUF_BUFG
    SLICE_X3Y112         FDCE                                         r  vga/hcnt_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y112         FDCE (Prop_fdce_C_Q)         0.141     1.655 r  vga/hcnt_reg[5]/Q
                         net (fo=13, routed)          0.149     1.804    vga/hcnt_reg[5]
    SLICE_X2Y112         LUT6 (Prop_lut6_I2_O)        0.045     1.849 r  vga/hcnt[9]_i_2/O
                         net (fo=1, routed)           0.000     1.849    vga/p_0_in[9]
    SLICE_X2Y112         FDCE                                         r  vga/hcnt_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=92, routed)          0.867     2.032    vga/clk_IBUF_BUFG
    SLICE_X2Y112         FDCE                                         r  vga/hcnt_reg[9]/C
                         clock pessimism             -0.504     1.527    
    SLICE_X2Y112         FDCE (Hold_fdce_C_D)         0.121     1.648    vga/hcnt_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.648    
                         arrival time                           1.849    
  -------------------------------------------------------------------
                         slack                                  0.201    

Slack (MET) :             0.222ns  (arrival time - required time)
  Source:                 vga/vcnt_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/vcnt_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.330ns  (logic 0.186ns (56.309%)  route 0.144ns (43.691%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.032ns
    Source Clock Delay      (SCD):    1.515ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=92, routed)          0.596     1.515    vga/clk_IBUF_BUFG
    SLICE_X7Y108         FDCE                                         r  vga/vcnt_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y108         FDCE (Prop_fdce_C_Q)         0.141     1.656 r  vga/vcnt_reg[6]/Q
                         net (fo=7, routed)           0.144     1.801    vga/vcnt_reg[6]
    SLICE_X7Y109         LUT6 (Prop_lut6_I1_O)        0.045     1.846 r  vga/vcnt[9]_i_2/O
                         net (fo=1, routed)           0.000     1.846    vga/p_0_in__0[9]
    SLICE_X7Y109         FDCE                                         r  vga/vcnt_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=92, routed)          0.866     2.032    vga/clk_IBUF_BUFG
    SLICE_X7Y109         FDCE                                         r  vga/vcnt_reg[9]/C
                         clock pessimism             -0.500     1.531    
    SLICE_X7Y109         FDCE (Hold_fdce_C_D)         0.092     1.623    vga/vcnt_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.623    
                         arrival time                           1.846    
  -------------------------------------------------------------------
                         slack                                  0.222    

Slack (MET) :             0.244ns  (arrival time - required time)
  Source:                 vga/vcnt_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/vcnt_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.351ns  (logic 0.183ns (52.101%)  route 0.168ns (47.899%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.032ns
    Source Clock Delay      (SCD):    1.515ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=92, routed)          0.596     1.515    vga/clk_IBUF_BUFG
    SLICE_X7Y108         FDCE                                         r  vga/vcnt_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y108         FDCE (Prop_fdce_C_Q)         0.141     1.656 r  vga/vcnt_reg[7]/Q
                         net (fo=6, routed)           0.168     1.825    vga/vcnt_reg[7]
    SLICE_X7Y108         LUT5 (Prop_lut5_I2_O)        0.042     1.867 r  vga/vcnt[8]_i_1/O
                         net (fo=1, routed)           0.000     1.867    vga/p_0_in__0[8]
    SLICE_X7Y108         FDCE                                         r  vga/vcnt_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=92, routed)          0.866     2.032    vga/clk_IBUF_BUFG
    SLICE_X7Y108         FDCE                                         r  vga/vcnt_reg[8]/C
                         clock pessimism             -0.516     1.515    
    SLICE_X7Y108         FDCE (Hold_fdce_C_D)         0.107     1.622    vga/vcnt_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.622    
                         arrival time                           1.867    
  -------------------------------------------------------------------
                         slack                                  0.244    

Slack (MET) :             0.245ns  (arrival time - required time)
  Source:                 vga/vcnt_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/vcnt_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.350ns  (logic 0.209ns (59.746%)  route 0.141ns (40.254%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.032ns
    Source Clock Delay      (SCD):    1.515ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=92, routed)          0.596     1.515    vga/clk_IBUF_BUFG
    SLICE_X6Y108         FDCE                                         r  vga/vcnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y108         FDCE (Prop_fdce_C_Q)         0.164     1.679 r  vga/vcnt_reg[0]/Q
                         net (fo=10, routed)          0.141     1.820    vga/vcnt_reg[0]
    SLICE_X7Y108         LUT6 (Prop_lut6_I4_O)        0.045     1.865 r  vga/vcnt[4]_i_1/O
                         net (fo=1, routed)           0.000     1.865    vga/p_0_in__0[4]
    SLICE_X7Y108         FDCE                                         r  vga/vcnt_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=92, routed)          0.866     2.032    vga/clk_IBUF_BUFG
    SLICE_X7Y108         FDCE                                         r  vga/vcnt_reg[4]/C
                         clock pessimism             -0.503     1.528    
    SLICE_X7Y108         FDCE (Hold_fdce_C_D)         0.092     1.620    vga/vcnt_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.620    
                         arrival time                           1.865    
  -------------------------------------------------------------------
                         slack                                  0.245    

Slack (MET) :             0.249ns  (arrival time - required time)
  Source:                 seg7/counter_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg7/counter_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.213ns (57.220%)  route 0.159ns (42.780%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.518ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=92, routed)          0.599     1.518    seg7/clk_IBUF_BUFG
    SLICE_X2Y101         FDCE                                         r  seg7/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y101         FDCE (Prop_fdce_C_Q)         0.164     1.682 r  seg7/counter_reg[0]/Q
                         net (fo=16, routed)          0.159     1.842    seg7/counter[0]
    SLICE_X1Y101         LUT4 (Prop_lut4_I1_O)        0.049     1.891 r  seg7/counter[2]_i_1/O
                         net (fo=1, routed)           0.000     1.891    seg7/counter[2]_i_1_n_0
    SLICE_X1Y101         FDCE                                         r  seg7/counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=92, routed)          0.872     2.037    seg7/clk_IBUF_BUFG
    SLICE_X1Y101         FDCE                                         r  seg7/counter_reg[2]/C
                         clock pessimism             -0.502     1.534    
    SLICE_X1Y101         FDCE (Hold_fdce_C_D)         0.107     1.641    seg7/counter_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.641    
                         arrival time                           1.891    
  -------------------------------------------------------------------
                         slack                                  0.249    

Slack (MET) :             0.260ns  (arrival time - required time)
  Source:                 seg7/counter_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg7/counter_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.209ns (56.755%)  route 0.159ns (43.245%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.518ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=92, routed)          0.599     1.518    seg7/clk_IBUF_BUFG
    SLICE_X2Y101         FDCE                                         r  seg7/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y101         FDCE (Prop_fdce_C_Q)         0.164     1.682 r  seg7/counter_reg[0]/Q
                         net (fo=16, routed)          0.159     1.842    seg7/counter[0]
    SLICE_X1Y101         LUT3 (Prop_lut3_I0_O)        0.045     1.887 r  seg7/counter[1]_i_1/O
                         net (fo=1, routed)           0.000     1.887    seg7/counter[1]_i_1_n_0
    SLICE_X1Y101         FDCE                                         r  seg7/counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=92, routed)          0.872     2.037    seg7/clk_IBUF_BUFG
    SLICE_X1Y101         FDCE                                         r  seg7/counter_reg[1]/C
                         clock pessimism             -0.502     1.534    
    SLICE_X1Y101         FDCE (Hold_fdce_C_D)         0.092     1.626    seg7/counter_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.626    
                         arrival time                           1.887    
  -------------------------------------------------------------------
                         slack                                  0.260    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 vga/FSM_sequential_start_color_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/FSM_sequential_start_color_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.383ns  (logic 0.209ns (54.569%)  route 0.174ns (45.431%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.031ns
    Source Clock Delay      (SCD):    1.514ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=92, routed)          0.595     1.514    vga/clk_IBUF_BUFG
    SLICE_X6Y110         FDRE                                         r  vga/FSM_sequential_start_color_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y110         FDRE (Prop_fdre_C_Q)         0.164     1.678 r  vga/FSM_sequential_start_color_reg/Q
                         net (fo=2, routed)           0.174     1.852    vga/start_color__0
    SLICE_X6Y110         LUT5 (Prop_lut5_I2_O)        0.045     1.897 r  vga/FSM_sequential_start_color_i_1/O
                         net (fo=1, routed)           0.000     1.897    vga/FSM_sequential_start_color_i_1_n_0
    SLICE_X6Y110         FDRE                                         r  vga/FSM_sequential_start_color_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=92, routed)          0.866     2.031    vga/clk_IBUF_BUFG
    SLICE_X6Y110         FDRE                                         r  vga/FSM_sequential_start_color_reg/C
                         clock pessimism             -0.516     1.514    
    SLICE_X6Y110         FDRE (Hold_fdre_C_D)         0.120     1.634    vga/FSM_sequential_start_color_reg
  -------------------------------------------------------------------
                         required time                         -1.634    
                         arrival time                           1.897    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 vga/color_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/color_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.186ns (52.507%)  route 0.168ns (47.493%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.031ns
    Source Clock Delay      (SCD):    1.514ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=92, routed)          0.595     1.514    vga/clk_IBUF_BUFG
    SLICE_X5Y110         FDRE                                         r  vga/color_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y110         FDRE (Prop_fdre_C_Q)         0.141     1.655 r  vga/color_reg[9]/Q
                         net (fo=3, routed)           0.168     1.824    vga/p_0_in_0[1]
    SLICE_X5Y110         LUT6 (Prop_lut6_I5_O)        0.045     1.869 r  vga/color[9]_i_1/O
                         net (fo=1, routed)           0.000     1.869    vga/color[9]_i_1_n_0
    SLICE_X5Y110         FDRE                                         r  vga/color_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=92, routed)          0.866     2.031    vga/clk_IBUF_BUFG
    SLICE_X5Y110         FDRE                                         r  vga/color_reg[9]/C
                         clock pessimism             -0.516     1.514    
    SLICE_X5Y110         FDRE (Hold_fdre_C_D)         0.091     1.605    vga/color_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.605    
                         arrival time                           1.869    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 vga/vcnt_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/vcnt_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.186ns (52.507%)  route 0.168ns (47.493%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.032ns
    Source Clock Delay      (SCD):    1.515ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=92, routed)          0.596     1.515    vga/clk_IBUF_BUFG
    SLICE_X7Y108         FDCE                                         r  vga/vcnt_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y108         FDCE (Prop_fdce_C_Q)         0.141     1.656 r  vga/vcnt_reg[7]/Q
                         net (fo=6, routed)           0.168     1.825    vga/vcnt_reg[7]
    SLICE_X7Y108         LUT4 (Prop_lut4_I3_O)        0.045     1.870 r  vga/vcnt[7]_i_1/O
                         net (fo=1, routed)           0.000     1.870    vga/p_0_in__0[7]
    SLICE_X7Y108         FDCE                                         r  vga/vcnt_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=92, routed)          0.866     2.032    vga/clk_IBUF_BUFG
    SLICE_X7Y108         FDCE                                         r  vga/vcnt_reg[7]/C
                         clock pessimism             -0.516     1.515    
    SLICE_X7Y108         FDCE (Hold_fdce_C_D)         0.091     1.606    vga/vcnt_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.606    
                         arrival time                           1.870    
  -------------------------------------------------------------------
                         slack                                  0.263    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDPE/C   n/a            1.000         10.000      9.000      SLICE_X0Y101    reset_reg/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X1Y106    pxclk/count_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X1Y108    pxclk/count_reg[10]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X1Y108    pxclk/count_reg[11]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X1Y109    pxclk/count_reg[12]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X1Y109    pxclk/count_reg[13]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X1Y109    pxclk/count_reg[14]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X1Y109    pxclk/count_reg[15]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X1Y110    pxclk/count_reg[16]/C
Low Pulse Width   Slow    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X0Y101    reset_reg/C
Low Pulse Width   Fast    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X0Y101    reset_reg/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X1Y106    pxclk/count_reg[0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X1Y106    pxclk/count_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X1Y108    pxclk/count_reg[10]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X1Y108    pxclk/count_reg[10]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X1Y108    pxclk/count_reg[11]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X1Y108    pxclk/count_reg[11]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X1Y109    pxclk/count_reg[12]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X1Y109    pxclk/count_reg[12]/C
High Pulse Width  Slow    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X0Y101    reset_reg/C
High Pulse Width  Fast    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X0Y101    reset_reg/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X1Y106    pxclk/count_reg[0]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X1Y106    pxclk/count_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X1Y108    pxclk/count_reg[10]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X1Y108    pxclk/count_reg[10]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X1Y108    pxclk/count_reg[11]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X1Y108    pxclk/count_reg[11]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X1Y109    pxclk/count_reg[12]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X1Y109    pxclk/count_reg[12]/C



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        7.153ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.411ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.153ns  (required time - arrival time)
  Source:                 reset_reg/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pxclk/count_reg[20]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.378ns  (logic 0.456ns (19.178%)  route 1.922ns (80.822%))
  Logic Levels:           0  
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.008ns = ( 15.008 - 10.000 ) 
    Source Clock Delay      (SCD):    5.312ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=92, routed)          1.710     5.312    clk_IBUF_BUFG
    SLICE_X0Y101         FDPE                                         r  reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y101         FDPE (Prop_fdpe_C_Q)         0.456     5.768 f  reset_reg/Q
                         net (fo=93, routed)          1.922     7.690    pxclk/reset
    SLICE_X1Y111         FDCE                                         f  pxclk/count_reg[20]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=92, routed)          1.586    15.008    pxclk/clk_IBUF_BUFG
    SLICE_X1Y111         FDCE                                         r  pxclk/count_reg[20]/C
                         clock pessimism              0.275    15.283    
                         clock uncertainty           -0.035    15.248    
    SLICE_X1Y111         FDCE (Recov_fdce_C_CLR)     -0.405    14.843    pxclk/count_reg[20]
  -------------------------------------------------------------------
                         required time                         14.843    
                         arrival time                          -7.690    
  -------------------------------------------------------------------
                         slack                                  7.153    

Slack (MET) :             7.153ns  (required time - arrival time)
  Source:                 reset_reg/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pxclk/count_reg[21]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.378ns  (logic 0.456ns (19.178%)  route 1.922ns (80.822%))
  Logic Levels:           0  
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.008ns = ( 15.008 - 10.000 ) 
    Source Clock Delay      (SCD):    5.312ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=92, routed)          1.710     5.312    clk_IBUF_BUFG
    SLICE_X0Y101         FDPE                                         r  reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y101         FDPE (Prop_fdpe_C_Q)         0.456     5.768 f  reset_reg/Q
                         net (fo=93, routed)          1.922     7.690    pxclk/reset
    SLICE_X1Y111         FDCE                                         f  pxclk/count_reg[21]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=92, routed)          1.586    15.008    pxclk/clk_IBUF_BUFG
    SLICE_X1Y111         FDCE                                         r  pxclk/count_reg[21]/C
                         clock pessimism              0.275    15.283    
                         clock uncertainty           -0.035    15.248    
    SLICE_X1Y111         FDCE (Recov_fdce_C_CLR)     -0.405    14.843    pxclk/count_reg[21]
  -------------------------------------------------------------------
                         required time                         14.843    
                         arrival time                          -7.690    
  -------------------------------------------------------------------
                         slack                                  7.153    

Slack (MET) :             7.153ns  (required time - arrival time)
  Source:                 reset_reg/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pxclk/count_reg[22]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.378ns  (logic 0.456ns (19.178%)  route 1.922ns (80.822%))
  Logic Levels:           0  
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.008ns = ( 15.008 - 10.000 ) 
    Source Clock Delay      (SCD):    5.312ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=92, routed)          1.710     5.312    clk_IBUF_BUFG
    SLICE_X0Y101         FDPE                                         r  reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y101         FDPE (Prop_fdpe_C_Q)         0.456     5.768 f  reset_reg/Q
                         net (fo=93, routed)          1.922     7.690    pxclk/reset
    SLICE_X1Y111         FDCE                                         f  pxclk/count_reg[22]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=92, routed)          1.586    15.008    pxclk/clk_IBUF_BUFG
    SLICE_X1Y111         FDCE                                         r  pxclk/count_reg[22]/C
                         clock pessimism              0.275    15.283    
                         clock uncertainty           -0.035    15.248    
    SLICE_X1Y111         FDCE (Recov_fdce_C_CLR)     -0.405    14.843    pxclk/count_reg[22]
  -------------------------------------------------------------------
                         required time                         14.843    
                         arrival time                          -7.690    
  -------------------------------------------------------------------
                         slack                                  7.153    

Slack (MET) :             7.153ns  (required time - arrival time)
  Source:                 reset_reg/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pxclk/count_reg[23]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.378ns  (logic 0.456ns (19.178%)  route 1.922ns (80.822%))
  Logic Levels:           0  
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.008ns = ( 15.008 - 10.000 ) 
    Source Clock Delay      (SCD):    5.312ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=92, routed)          1.710     5.312    clk_IBUF_BUFG
    SLICE_X0Y101         FDPE                                         r  reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y101         FDPE (Prop_fdpe_C_Q)         0.456     5.768 f  reset_reg/Q
                         net (fo=93, routed)          1.922     7.690    pxclk/reset
    SLICE_X1Y111         FDCE                                         f  pxclk/count_reg[23]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=92, routed)          1.586    15.008    pxclk/clk_IBUF_BUFG
    SLICE_X1Y111         FDCE                                         r  pxclk/count_reg[23]/C
                         clock pessimism              0.275    15.283    
                         clock uncertainty           -0.035    15.248    
    SLICE_X1Y111         FDCE (Recov_fdce_C_CLR)     -0.405    14.843    pxclk/count_reg[23]
  -------------------------------------------------------------------
                         required time                         14.843    
                         arrival time                          -7.690    
  -------------------------------------------------------------------
                         slack                                  7.153    

Slack (MET) :             7.249ns  (required time - arrival time)
  Source:                 reset_reg/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/hcnt_reg[5]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.281ns  (logic 0.456ns (19.992%)  route 1.825ns (80.008%))
  Logic Levels:           0  
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.007ns = ( 15.007 - 10.000 ) 
    Source Clock Delay      (SCD):    5.312ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=92, routed)          1.710     5.312    clk_IBUF_BUFG
    SLICE_X0Y101         FDPE                                         r  reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y101         FDPE (Prop_fdpe_C_Q)         0.456     5.768 f  reset_reg/Q
                         net (fo=93, routed)          1.825     7.593    vga/reset
    SLICE_X3Y112         FDCE                                         f  vga/hcnt_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=92, routed)          1.585    15.007    vga/clk_IBUF_BUFG
    SLICE_X3Y112         FDCE                                         r  vga/hcnt_reg[5]/C
                         clock pessimism              0.275    15.282    
                         clock uncertainty           -0.035    15.247    
    SLICE_X3Y112         FDCE (Recov_fdce_C_CLR)     -0.405    14.842    vga/hcnt_reg[5]
  -------------------------------------------------------------------
                         required time                         14.842    
                         arrival time                          -7.593    
  -------------------------------------------------------------------
                         slack                                  7.249    

Slack (MET) :             7.249ns  (required time - arrival time)
  Source:                 reset_reg/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/hcnt_reg[7]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.281ns  (logic 0.456ns (19.992%)  route 1.825ns (80.008%))
  Logic Levels:           0  
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.007ns = ( 15.007 - 10.000 ) 
    Source Clock Delay      (SCD):    5.312ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=92, routed)          1.710     5.312    clk_IBUF_BUFG
    SLICE_X0Y101         FDPE                                         r  reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y101         FDPE (Prop_fdpe_C_Q)         0.456     5.768 f  reset_reg/Q
                         net (fo=93, routed)          1.825     7.593    vga/reset
    SLICE_X3Y112         FDCE                                         f  vga/hcnt_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=92, routed)          1.585    15.007    vga/clk_IBUF_BUFG
    SLICE_X3Y112         FDCE                                         r  vga/hcnt_reg[7]/C
                         clock pessimism              0.275    15.282    
                         clock uncertainty           -0.035    15.247    
    SLICE_X3Y112         FDCE (Recov_fdce_C_CLR)     -0.405    14.842    vga/hcnt_reg[7]
  -------------------------------------------------------------------
                         required time                         14.842    
                         arrival time                          -7.593    
  -------------------------------------------------------------------
                         slack                                  7.249    

Slack (MET) :             7.276ns  (required time - arrival time)
  Source:                 reset_reg/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga/HS_reg/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.235ns  (logic 0.456ns (20.400%)  route 1.779ns (79.600%))
  Logic Levels:           0  
  Clock Path Skew:        -0.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.005ns = ( 15.005 - 10.000 ) 
    Source Clock Delay      (SCD):    5.312ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=92, routed)          1.710     5.312    clk_IBUF_BUFG
    SLICE_X0Y101         FDPE                                         r  reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y101         FDPE (Prop_fdpe_C_Q)         0.456     5.768 f  reset_reg/Q
                         net (fo=93, routed)          1.779     7.548    vga/reset
    SLICE_X4Y112         FDCE                                         f  vga/HS_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=92, routed)          1.583    15.005    vga/clk_IBUF_BUFG
    SLICE_X4Y112         FDCE                                         r  vga/HS_reg/C
                         clock pessimism              0.259    15.264    
                         clock uncertainty           -0.035    15.229    
    SLICE_X4Y112         FDCE (Recov_fdce_C_CLR)     -0.405    14.824    vga/HS_reg
  -------------------------------------------------------------------
                         required time                         14.824    
                         arrival time                          -7.548    
  -------------------------------------------------------------------
                         slack                                  7.276    

Slack (MET) :             7.299ns  (required time - arrival time)
  Source:                 reset_reg/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pxclk/count_reg[24]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.230ns  (logic 0.456ns (20.446%)  route 1.774ns (79.554%))
  Logic Levels:           0  
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.007ns = ( 15.007 - 10.000 ) 
    Source Clock Delay      (SCD):    5.312ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=92, routed)          1.710     5.312    clk_IBUF_BUFG
    SLICE_X0Y101         FDPE                                         r  reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y101         FDPE (Prop_fdpe_C_Q)         0.456     5.768 f  reset_reg/Q
                         net (fo=93, routed)          1.774     7.543    pxclk/reset
    SLICE_X1Y112         FDCE                                         f  pxclk/count_reg[24]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=92, routed)          1.585    15.007    pxclk/clk_IBUF_BUFG
    SLICE_X1Y112         FDCE                                         r  pxclk/count_reg[24]/C
                         clock pessimism              0.275    15.282    
                         clock uncertainty           -0.035    15.247    
    SLICE_X1Y112         FDCE (Recov_fdce_C_CLR)     -0.405    14.842    pxclk/count_reg[24]
  -------------------------------------------------------------------
                         required time                         14.842    
                         arrival time                          -7.543    
  -------------------------------------------------------------------
                         slack                                  7.299    

Slack (MET) :             7.299ns  (required time - arrival time)
  Source:                 reset_reg/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pxclk/count_reg[25]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.230ns  (logic 0.456ns (20.446%)  route 1.774ns (79.554%))
  Logic Levels:           0  
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.007ns = ( 15.007 - 10.000 ) 
    Source Clock Delay      (SCD):    5.312ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=92, routed)          1.710     5.312    clk_IBUF_BUFG
    SLICE_X0Y101         FDPE                                         r  reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y101         FDPE (Prop_fdpe_C_Q)         0.456     5.768 f  reset_reg/Q
                         net (fo=93, routed)          1.774     7.543    pxclk/reset
    SLICE_X1Y112         FDCE                                         f  pxclk/count_reg[25]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=92, routed)          1.585    15.007    pxclk/clk_IBUF_BUFG
    SLICE_X1Y112         FDCE                                         r  pxclk/count_reg[25]/C
                         clock pessimism              0.275    15.282    
                         clock uncertainty           -0.035    15.247    
    SLICE_X1Y112         FDCE (Recov_fdce_C_CLR)     -0.405    14.842    pxclk/count_reg[25]
  -------------------------------------------------------------------
                         required time                         14.842    
                         arrival time                          -7.543    
  -------------------------------------------------------------------
                         slack                                  7.299    

Slack (MET) :             7.299ns  (required time - arrival time)
  Source:                 reset_reg/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pxclk/count_reg[26]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.230ns  (logic 0.456ns (20.446%)  route 1.774ns (79.554%))
  Logic Levels:           0  
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.007ns = ( 15.007 - 10.000 ) 
    Source Clock Delay      (SCD):    5.312ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=92, routed)          1.710     5.312    clk_IBUF_BUFG
    SLICE_X0Y101         FDPE                                         r  reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y101         FDPE (Prop_fdpe_C_Q)         0.456     5.768 f  reset_reg/Q
                         net (fo=93, routed)          1.774     7.543    pxclk/reset
    SLICE_X1Y112         FDCE                                         f  pxclk/count_reg[26]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=92, routed)          1.585    15.007    pxclk/clk_IBUF_BUFG
    SLICE_X1Y112         FDCE                                         r  pxclk/count_reg[26]/C
                         clock pessimism              0.275    15.282    
                         clock uncertainty           -0.035    15.247    
    SLICE_X1Y112         FDCE (Recov_fdce_C_CLR)     -0.405    14.842    pxclk/count_reg[26]
  -------------------------------------------------------------------
                         required time                         14.842    
                         arrival time                          -7.543    
  -------------------------------------------------------------------
                         slack                                  7.299    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.411ns  (arrival time - required time)
  Source:                 reset_reg/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg7/counter_reg[1]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.332ns  (logic 0.141ns (42.424%)  route 0.191ns (57.576%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.518ns
    Clock Pessimism Removal (CPR):    0.505ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=92, routed)          0.599     1.518    clk_IBUF_BUFG
    SLICE_X0Y101         FDPE                                         r  reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y101         FDPE (Prop_fdpe_C_Q)         0.141     1.659 f  reset_reg/Q
                         net (fo=93, routed)          0.191     1.851    seg7/reset
    SLICE_X1Y101         FDCE                                         f  seg7/counter_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=92, routed)          0.872     2.037    seg7/clk_IBUF_BUFG
    SLICE_X1Y101         FDCE                                         r  seg7/counter_reg[1]/C
                         clock pessimism             -0.505     1.531    
    SLICE_X1Y101         FDCE (Remov_fdce_C_CLR)     -0.092     1.439    seg7/counter_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.439    
                         arrival time                           1.851    
  -------------------------------------------------------------------
                         slack                                  0.411    

Slack (MET) :             0.411ns  (arrival time - required time)
  Source:                 reset_reg/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg7/counter_reg[2]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.332ns  (logic 0.141ns (42.424%)  route 0.191ns (57.576%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.518ns
    Clock Pessimism Removal (CPR):    0.505ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=92, routed)          0.599     1.518    clk_IBUF_BUFG
    SLICE_X0Y101         FDPE                                         r  reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y101         FDPE (Prop_fdpe_C_Q)         0.141     1.659 f  reset_reg/Q
                         net (fo=93, routed)          0.191     1.851    seg7/reset
    SLICE_X1Y101         FDCE                                         f  seg7/counter_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=92, routed)          0.872     2.037    seg7/clk_IBUF_BUFG
    SLICE_X1Y101         FDCE                                         r  seg7/counter_reg[2]/C
                         clock pessimism             -0.505     1.531    
    SLICE_X1Y101         FDCE (Remov_fdce_C_CLR)     -0.092     1.439    seg7/counter_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.439    
                         arrival time                           1.851    
  -------------------------------------------------------------------
                         slack                                  0.411    

Slack (MET) :             0.502ns  (arrival time - required time)
  Source:                 reset_reg/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pxclk/count_reg[0]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.425ns  (logic 0.141ns (33.200%)  route 0.284ns (66.800%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.036ns
    Source Clock Delay      (SCD):    1.518ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=92, routed)          0.599     1.518    clk_IBUF_BUFG
    SLICE_X0Y101         FDPE                                         r  reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y101         FDPE (Prop_fdpe_C_Q)         0.141     1.659 f  reset_reg/Q
                         net (fo=93, routed)          0.284     1.943    pxclk/reset
    SLICE_X1Y106         FDCE                                         f  pxclk/count_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=92, routed)          0.871     2.036    pxclk/clk_IBUF_BUFG
    SLICE_X1Y106         FDCE                                         r  pxclk/count_reg[0]/C
                         clock pessimism             -0.502     1.533    
    SLICE_X1Y106         FDCE (Remov_fdce_C_CLR)     -0.092     1.441    pxclk/count_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.441    
                         arrival time                           1.943    
  -------------------------------------------------------------------
                         slack                                  0.502    

Slack (MET) :             0.502ns  (arrival time - required time)
  Source:                 reset_reg/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pxclk/count_reg[1]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.425ns  (logic 0.141ns (33.200%)  route 0.284ns (66.800%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.036ns
    Source Clock Delay      (SCD):    1.518ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=92, routed)          0.599     1.518    clk_IBUF_BUFG
    SLICE_X0Y101         FDPE                                         r  reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y101         FDPE (Prop_fdpe_C_Q)         0.141     1.659 f  reset_reg/Q
                         net (fo=93, routed)          0.284     1.943    pxclk/reset
    SLICE_X1Y106         FDCE                                         f  pxclk/count_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=92, routed)          0.871     2.036    pxclk/clk_IBUF_BUFG
    SLICE_X1Y106         FDCE                                         r  pxclk/count_reg[1]/C
                         clock pessimism             -0.502     1.533    
    SLICE_X1Y106         FDCE (Remov_fdce_C_CLR)     -0.092     1.441    pxclk/count_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.441    
                         arrival time                           1.943    
  -------------------------------------------------------------------
                         slack                                  0.502    

Slack (MET) :             0.502ns  (arrival time - required time)
  Source:                 reset_reg/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pxclk/count_reg[2]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.425ns  (logic 0.141ns (33.200%)  route 0.284ns (66.800%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.036ns
    Source Clock Delay      (SCD):    1.518ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=92, routed)          0.599     1.518    clk_IBUF_BUFG
    SLICE_X0Y101         FDPE                                         r  reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y101         FDPE (Prop_fdpe_C_Q)         0.141     1.659 f  reset_reg/Q
                         net (fo=93, routed)          0.284     1.943    pxclk/reset
    SLICE_X1Y106         FDCE                                         f  pxclk/count_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=92, routed)          0.871     2.036    pxclk/clk_IBUF_BUFG
    SLICE_X1Y106         FDCE                                         r  pxclk/count_reg[2]/C
                         clock pessimism             -0.502     1.533    
    SLICE_X1Y106         FDCE (Remov_fdce_C_CLR)     -0.092     1.441    pxclk/count_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.441    
                         arrival time                           1.943    
  -------------------------------------------------------------------
                         slack                                  0.502    

Slack (MET) :             0.502ns  (arrival time - required time)
  Source:                 reset_reg/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pxclk/count_reg[3]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.425ns  (logic 0.141ns (33.200%)  route 0.284ns (66.800%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.036ns
    Source Clock Delay      (SCD):    1.518ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=92, routed)          0.599     1.518    clk_IBUF_BUFG
    SLICE_X0Y101         FDPE                                         r  reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y101         FDPE (Prop_fdpe_C_Q)         0.141     1.659 f  reset_reg/Q
                         net (fo=93, routed)          0.284     1.943    pxclk/reset
    SLICE_X1Y106         FDCE                                         f  pxclk/count_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=92, routed)          0.871     2.036    pxclk/clk_IBUF_BUFG
    SLICE_X1Y106         FDCE                                         r  pxclk/count_reg[3]/C
                         clock pessimism             -0.502     1.533    
    SLICE_X1Y106         FDCE (Remov_fdce_C_CLR)     -0.092     1.441    pxclk/count_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.441    
                         arrival time                           1.943    
  -------------------------------------------------------------------
                         slack                                  0.502    

Slack (MET) :             0.573ns  (arrival time - required time)
  Source:                 reset_reg/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg7/pulse/count_reg[10]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.516ns  (logic 0.141ns (27.322%)  route 0.375ns (72.678%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.033ns
    Source Clock Delay      (SCD):    1.518ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=92, routed)          0.599     1.518    clk_IBUF_BUFG
    SLICE_X0Y101         FDPE                                         r  reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y101         FDPE (Prop_fdpe_C_Q)         0.141     1.659 f  reset_reg/Q
                         net (fo=93, routed)          0.375     2.034    seg7/pulse/reset
    SLICE_X4Y106         FDCE                                         f  seg7/pulse/count_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=92, routed)          0.867     2.033    seg7/pulse/clk_IBUF_BUFG
    SLICE_X4Y106         FDCE                                         r  seg7/pulse/count_reg[10]/C
                         clock pessimism             -0.479     1.553    
    SLICE_X4Y106         FDCE (Remov_fdce_C_CLR)     -0.092     1.461    seg7/pulse/count_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.461    
                         arrival time                           2.034    
  -------------------------------------------------------------------
                         slack                                  0.573    

Slack (MET) :             0.573ns  (arrival time - required time)
  Source:                 reset_reg/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg7/pulse/count_reg[11]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.516ns  (logic 0.141ns (27.322%)  route 0.375ns (72.678%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.033ns
    Source Clock Delay      (SCD):    1.518ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=92, routed)          0.599     1.518    clk_IBUF_BUFG
    SLICE_X0Y101         FDPE                                         r  reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y101         FDPE (Prop_fdpe_C_Q)         0.141     1.659 f  reset_reg/Q
                         net (fo=93, routed)          0.375     2.034    seg7/pulse/reset
    SLICE_X4Y106         FDCE                                         f  seg7/pulse/count_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=92, routed)          0.867     2.033    seg7/pulse/clk_IBUF_BUFG
    SLICE_X4Y106         FDCE                                         r  seg7/pulse/count_reg[11]/C
                         clock pessimism             -0.479     1.553    
    SLICE_X4Y106         FDCE (Remov_fdce_C_CLR)     -0.092     1.461    seg7/pulse/count_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.461    
                         arrival time                           2.034    
  -------------------------------------------------------------------
                         slack                                  0.573    

Slack (MET) :             0.573ns  (arrival time - required time)
  Source:                 reset_reg/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg7/pulse/count_reg[8]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.516ns  (logic 0.141ns (27.322%)  route 0.375ns (72.678%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.033ns
    Source Clock Delay      (SCD):    1.518ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=92, routed)          0.599     1.518    clk_IBUF_BUFG
    SLICE_X0Y101         FDPE                                         r  reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y101         FDPE (Prop_fdpe_C_Q)         0.141     1.659 f  reset_reg/Q
                         net (fo=93, routed)          0.375     2.034    seg7/pulse/reset
    SLICE_X4Y106         FDCE                                         f  seg7/pulse/count_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=92, routed)          0.867     2.033    seg7/pulse/clk_IBUF_BUFG
    SLICE_X4Y106         FDCE                                         r  seg7/pulse/count_reg[8]/C
                         clock pessimism             -0.479     1.553    
    SLICE_X4Y106         FDCE (Remov_fdce_C_CLR)     -0.092     1.461    seg7/pulse/count_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.461    
                         arrival time                           2.034    
  -------------------------------------------------------------------
                         slack                                  0.573    

Slack (MET) :             0.573ns  (arrival time - required time)
  Source:                 reset_reg/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg7/pulse/count_reg[9]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.516ns  (logic 0.141ns (27.322%)  route 0.375ns (72.678%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.033ns
    Source Clock Delay      (SCD):    1.518ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=92, routed)          0.599     1.518    clk_IBUF_BUFG
    SLICE_X0Y101         FDPE                                         r  reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y101         FDPE (Prop_fdpe_C_Q)         0.141     1.659 f  reset_reg/Q
                         net (fo=93, routed)          0.375     2.034    seg7/pulse/reset
    SLICE_X4Y106         FDCE                                         f  seg7/pulse/count_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=92, routed)          0.867     2.033    seg7/pulse/clk_IBUF_BUFG
    SLICE_X4Y106         FDCE                                         r  seg7/pulse/count_reg[9]/C
                         clock pessimism             -0.479     1.553    
    SLICE_X4Y106         FDCE (Remov_fdce_C_CLR)     -0.092     1.461    seg7/pulse/count_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.461    
                         arrival time                           2.034    
  -------------------------------------------------------------------
                         slack                                  0.573    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay            24 Endpoints
Min Delay            24 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 seg7/counter_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AN[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.636ns  (logic 4.233ns (43.924%)  route 5.404ns (56.076%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=92, routed)          1.710     5.312    seg7/clk_IBUF_BUFG
    SLICE_X1Y101         FDCE                                         r  seg7/counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y101         FDCE (Prop_fdce_C_Q)         0.419     5.731 f  seg7/counter_reg[2]/Q
                         net (fo=14, routed)          1.070     6.802    seg7/counter[2]
    SLICE_X2Y101         LUT3 (Prop_lut3_I1_O)        0.296     7.098 r  seg7/AN_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           4.333    11.431    AN_OBUF[6]
    K2                   OBUF (Prop_obuf_I_O)         3.518    14.948 r  AN_OBUF[6]_inst/O
                         net (fo=0)                   0.000    14.948    AN[6]
    K2                                                                r  AN[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga/GRN_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            GRN[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.096ns  (logic 4.064ns (44.682%)  route 5.032ns (55.318%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=92, routed)          1.704     5.306    vga/clk_IBUF_BUFG
    SLICE_X6Y112         FDCE                                         r  vga/GRN_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y112         FDCE (Prop_fdce_C_Q)         0.518     5.824 r  vga/GRN_reg[2]/Q
                         net (fo=1, routed)           5.032    10.856    GRN_OBUF[0]
    B6                   OBUF (Prop_obuf_I_O)         3.546    14.402 r  GRN_OBUF[2]_inst/O
                         net (fo=0)                   0.000    14.402    GRN[2]
    B6                                                                r  GRN[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga/GRN_reg[2]_lopt_replica/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            GRN[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.989ns  (logic 4.056ns (45.124%)  route 4.933ns (54.876%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=92, routed)          1.704     5.306    vga/clk_IBUF_BUFG
    SLICE_X6Y112         FDCE                                         r  vga/GRN_reg[2]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y112         FDCE (Prop_fdce_C_Q)         0.518     5.824 r  vga/GRN_reg[2]_lopt_replica/Q
                         net (fo=1, routed)           4.933    10.757    lopt_6
    C6                   OBUF (Prop_obuf_I_O)         3.538    14.295 r  GRN_OBUF[0]_inst/O
                         net (fo=0)                   0.000    14.295    GRN[0]
    C6                                                                r  GRN[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga/GRN_reg[2]_lopt_replica_2/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            GRN[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.954ns  (logic 4.063ns (45.370%)  route 4.892ns (54.630%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=92, routed)          1.704     5.306    vga/clk_IBUF_BUFG
    SLICE_X6Y112         FDCE                                         r  vga/GRN_reg[2]_lopt_replica_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y112         FDCE (Prop_fdce_C_Q)         0.518     5.824 r  vga/GRN_reg[2]_lopt_replica_2/Q
                         net (fo=1, routed)           4.892    10.716    lopt_7
    A5                   OBUF (Prop_obuf_I_O)         3.545    14.261 r  GRN_OBUF[1]_inst/O
                         net (fo=0)                   0.000    14.261    GRN[1]
    A5                                                                r  GRN[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 seg7/counter_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AN[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.900ns  (logic 4.494ns (50.497%)  route 4.406ns (49.503%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=92, routed)          1.710     5.312    seg7/clk_IBUF_BUFG
    SLICE_X1Y101         FDCE                                         r  seg7/counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y101         FDCE (Prop_fdce_C_Q)         0.419     5.731 f  seg7/counter_reg[2]/Q
                         net (fo=14, routed)          1.070     6.802    seg7/counter[2]
    SLICE_X2Y101         LUT3 (Prop_lut3_I0_O)        0.318     7.120 r  seg7/AN_OBUF[7]_inst_i_1/O
                         net (fo=1, routed)           3.336    10.455    AN_OBUF[7]
    U13                  OBUF (Prop_obuf_I_O)         3.757    14.213 r  AN_OBUF[7]_inst/O
                         net (fo=0)                   0.000    14.213    AN[7]
    U13                                                               r  AN[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga/RED_reg[0]_lopt_replica/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            BLU[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.899ns  (logic 4.003ns (44.982%)  route 4.896ns (55.018%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=92, routed)          1.704     5.306    vga/clk_IBUF_BUFG
    SLICE_X7Y112         FDCE                                         r  vga/RED_reg[0]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y112         FDCE (Prop_fdce_C_Q)         0.456     5.762 r  vga/RED_reg[0]_lopt_replica/Q
                         net (fo=1, routed)           4.896    10.658    lopt
    B7                   OBUF (Prop_obuf_I_O)         3.547    14.205 r  BLU_OBUF[0]_inst/O
                         net (fo=0)                   0.000    14.205    BLU[0]
    B7                                                                r  BLU[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga/RED_reg[0]_lopt_replica_2/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            BLU[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.880ns  (logic 4.008ns (45.129%)  route 4.873ns (54.871%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=92, routed)          1.704     5.306    vga/clk_IBUF_BUFG
    SLICE_X7Y112         FDCE                                         r  vga/RED_reg[0]_lopt_replica_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y112         FDCE (Prop_fdce_C_Q)         0.456     5.762 r  vga/RED_reg[0]_lopt_replica_2/Q
                         net (fo=1, routed)           4.873    10.635    lopt_1
    D8                   OBUF (Prop_obuf_I_O)         3.552    14.186 r  BLU_OBUF[3]_inst/O
                         net (fo=0)                   0.000    14.186    BLU[3]
    D8                                                                r  BLU[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga/RED_reg[1]_lopt_replica_2/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            BLU[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.812ns  (logic 4.117ns (46.727%)  route 4.694ns (53.273%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=92, routed)          1.704     5.306    vga/clk_IBUF_BUFG
    SLICE_X7Y112         FDCE                                         r  vga/RED_reg[1]_lopt_replica_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y112         FDCE (Prop_fdce_C_Q)         0.419     5.725 r  vga/RED_reg[1]_lopt_replica_2/Q
                         net (fo=1, routed)           4.694    10.419    lopt_4
    D7                   OBUF (Prop_obuf_I_O)         3.698    14.118 r  BLU_OBUF[2]_inst/O
                         net (fo=0)                   0.000    14.118    BLU[2]
    D7                                                                r  BLU[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 seg7/counter_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SEG7_CATH[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.803ns  (logic 4.197ns (47.684%)  route 4.605ns (52.316%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=92, routed)          1.710     5.312    seg7/clk_IBUF_BUFG
    SLICE_X2Y101         FDCE                                         r  seg7/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y101         FDCE (Prop_fdce_C_Q)         0.518     5.830 f  seg7/counter_reg[0]/Q
                         net (fo=16, routed)          1.072     6.902    seg7/counter[0]
    SLICE_X0Y101         LUT3 (Prop_lut3_I0_O)        0.124     7.026 r  seg7/SEG7_CATH_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           3.534    10.560    SEG7_CATH_OBUF[1]
    R10                  OBUF (Prop_obuf_I_O)         3.555    14.115 r  SEG7_CATH_OBUF[1]_inst/O
                         net (fo=0)                   0.000    14.115    SEG7_CATH[1]
    R10                                                               r  SEG7_CATH[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga/RED_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RED[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.664ns  (logic 4.010ns (46.283%)  route 4.654ns (53.717%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=92, routed)          1.704     5.306    vga/clk_IBUF_BUFG
    SLICE_X7Y112         FDCE                                         r  vga/RED_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y112         FDCE (Prop_fdce_C_Q)         0.456     5.762 r  vga/RED_reg[0]/Q
                         net (fo=1, routed)           4.654    10.416    BLU_OBUF[0]
    A3                   OBUF (Prop_obuf_I_O)         3.554    13.970 r  RED_OBUF[0]_inst/O
                         net (fo=0)                   0.000    13.970    RED[0]
    A3                                                                r  RED[0] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 seg7/counter_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AN[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.967ns  (logic 1.422ns (72.312%)  route 0.545ns (27.688%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=92, routed)          0.599     1.518    seg7/clk_IBUF_BUFG
    SLICE_X1Y101         FDCE                                         r  seg7/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y101         FDCE (Prop_fdce_C_Q)         0.141     1.659 r  seg7/counter_reg[1]/Q
                         net (fo=15, routed)          0.203     1.862    seg7/counter[1]
    SLICE_X0Y101         LUT3 (Prop_lut3_I0_O)        0.045     1.907 r  seg7/AN_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           0.342     2.249    AN_OBUF[1]
    J18                  OBUF (Prop_obuf_I_O)         1.236     3.486 r  AN_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.486    AN[1]
    J18                                                               r  AN[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 seg7/counter_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SEG7_CATH[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.991ns  (logic 1.380ns (69.317%)  route 0.611ns (30.683%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=92, routed)          0.599     1.518    seg7/clk_IBUF_BUFG
    SLICE_X1Y101         FDCE                                         r  seg7/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y101         FDCE (Prop_fdce_C_Q)         0.141     1.659 r  seg7/counter_reg[1]/Q
                         net (fo=15, routed)          0.275     1.935    seg7/counter[1]
    SLICE_X1Y101         LUT3 (Prop_lut3_I1_O)        0.045     1.980 r  seg7/SEG7_CATH_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           0.336     2.315    SEG7_CATH_OBUF[2]
    K16                  OBUF (Prop_obuf_I_O)         1.194     3.510 r  SEG7_CATH_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.510    SEG7_CATH[2]
    K16                                                               r  SEG7_CATH[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga/HS_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            HS
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.047ns  (logic 1.406ns (68.683%)  route 0.641ns (31.317%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=92, routed)          0.594     1.513    vga/clk_IBUF_BUFG
    SLICE_X4Y112         FDCE                                         r  vga/HS_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y112         FDCE (Prop_fdce_C_Q)         0.141     1.654 r  vga/HS_reg/Q
                         net (fo=1, routed)           0.641     2.296    HS_OBUF
    B11                  OBUF (Prop_obuf_I_O)         1.265     3.561 r  HS_OBUF_inst/O
                         net (fo=0)                   0.000     3.561    HS
    B11                                                               r  HS (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 seg7/counter_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AN[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.045ns  (logic 1.485ns (72.645%)  route 0.559ns (27.355%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=92, routed)          0.599     1.518    seg7/clk_IBUF_BUFG
    SLICE_X1Y101         FDCE                                         r  seg7/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y101         FDCE (Prop_fdce_C_Q)         0.141     1.659 r  seg7/counter_reg[1]/Q
                         net (fo=15, routed)          0.203     1.862    seg7/counter[1]
    SLICE_X0Y101         LUT3 (Prop_lut3_I0_O)        0.046     1.908 r  seg7/AN_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           0.357     2.265    AN_OBUF[0]
    J17                  OBUF (Prop_obuf_I_O)         1.298     3.563 r  AN_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.563    AN[0]
    J17                                                               r  AN[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga/VS_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            VS
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.107ns  (logic 1.407ns (66.758%)  route 0.701ns (33.242%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=92, routed)          0.595     1.514    vga/clk_IBUF_BUFG
    SLICE_X7Y110         FDCE                                         r  vga/VS_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y110         FDCE (Prop_fdce_C_Q)         0.141     1.655 r  vga/VS_reg/Q
                         net (fo=1, routed)           0.701     2.356    VS_OBUF
    B12                  OBUF (Prop_obuf_I_O)         1.266     3.622 r  VS_OBUF_inst/O
                         net (fo=0)                   0.000     3.622    VS
    B12                                                               r  VS (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 seg7/counter_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AN[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.202ns  (logic 1.506ns (68.379%)  route 0.696ns (31.621%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=92, routed)          0.599     1.518    seg7/clk_IBUF_BUFG
    SLICE_X1Y101         FDCE                                         r  seg7/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y101         FDCE (Prop_fdce_C_Q)         0.141     1.659 f  seg7/counter_reg[1]/Q
                         net (fo=15, routed)          0.193     1.853    seg7/counter[1]
    SLICE_X0Y101         LUT3 (Prop_lut3_I0_O)        0.045     1.898 r  seg7/AN_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           0.503     2.401    AN_OBUF[3]
    J14                  OBUF (Prop_obuf_I_O)         1.320     3.720 r  AN_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.720    AN[3]
    J14                                                               r  AN[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 seg7/counter_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SEG7_CATH[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.298ns  (logic 1.541ns (67.048%)  route 0.757ns (32.952%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=92, routed)          0.599     1.518    seg7/clk_IBUF_BUFG
    SLICE_X1Y101         FDCE                                         r  seg7/counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y101         FDCE (Prop_fdce_C_Q)         0.128     1.646 r  seg7/counter_reg[2]/Q
                         net (fo=14, routed)          0.237     1.883    seg7/counter[2]
    SLICE_X0Y101         LUT3 (Prop_lut3_I1_O)        0.095     1.978 r  seg7/SEG7_CATH_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           0.520     2.499    SEG7_CATH_OBUF[3]
    K13                  OBUF (Prop_obuf_I_O)         1.318     3.817 r  SEG7_CATH_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.817    SEG7_CATH[3]
    K13                                                               r  SEG7_CATH[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 seg7/counter_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AN[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.307ns  (logic 1.477ns (64.017%)  route 0.830ns (35.983%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=92, routed)          0.599     1.518    seg7/clk_IBUF_BUFG
    SLICE_X1Y101         FDCE                                         r  seg7/counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y101         FDCE (Prop_fdce_C_Q)         0.128     1.646 f  seg7/counter_reg[2]/Q
                         net (fo=14, routed)          0.240     1.886    seg7/counter[2]
    SLICE_X0Y101         LUT3 (Prop_lut3_I2_O)        0.098     1.984 r  seg7/AN_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           0.590     2.574    AN_OBUF[4]
    P14                  OBUF (Prop_obuf_I_O)         1.251     3.825 r  AN_OBUF[4]_inst/O
                         net (fo=0)                   0.000     3.825    AN[4]
    P14                                                               r  AN[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 seg7/counter_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AN[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.575ns  (logic 1.540ns (59.808%)  route 1.035ns (40.192%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=92, routed)          0.599     1.518    seg7/clk_IBUF_BUFG
    SLICE_X1Y101         FDCE                                         r  seg7/counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y101         FDCE (Prop_fdce_C_Q)         0.128     1.646 f  seg7/counter_reg[2]/Q
                         net (fo=14, routed)          0.240     1.886    seg7/counter[2]
    SLICE_X0Y101         LUT3 (Prop_lut3_I0_O)        0.095     1.981 r  seg7/AN_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           0.795     2.777    AN_OBUF[5]
    T14                  OBUF (Prop_obuf_I_O)         1.317     4.094 r  AN_OBUF[5]_inst/O
                         net (fo=0)                   0.000     4.094    AN[5]
    T14                                                               r  AN[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga/RED_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RED[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.692ns  (logic 1.413ns (52.495%)  route 1.279ns (47.505%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=92, routed)          0.594     1.513    vga/clk_IBUF_BUFG
    SLICE_X6Y112         FDCE                                         r  vga/RED_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y112         FDCE (Prop_fdce_C_Q)         0.164     1.677 r  vga/RED_reg[1]/Q
                         net (fo=1, routed)           1.279     2.956    BLU_OBUF[1]
    B4                   OBUF (Prop_obuf_I_O)         1.249     4.205 r  RED_OBUF[1]_inst/O
                         net (fo=0)                   0.000     4.205    RED[1]
    B4                                                                r  RED[1] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 RESET_SW
                            (input port)
  Destination:            reset_reg/PRE
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        2.378ns  (logic 1.478ns (62.145%)  route 0.900ns (37.855%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.012ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.012ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 f  RESET_SW (IN)
                         net (fo=0)                   0.000     0.000    RESET_SW
    J15                  IBUF (Prop_ibuf_I_O)         1.478     1.478 f  RESET_SW_IBUF_inst/O
                         net (fo=1, routed)           0.900     2.378    RESET_SW_IBUF
    SLICE_X0Y101         FDPE                                         f  reset_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=92, routed)          1.590     5.012    clk_IBUF_BUFG
    SLICE_X0Y101         FDPE                                         r  reset_reg/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 RESET_SW
                            (input port)
  Destination:            reset_reg/PRE
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.595ns  (logic 0.245ns (41.217%)  route 0.350ns (58.783%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 f  RESET_SW (IN)
                         net (fo=0)                   0.000     0.000    RESET_SW
    J15                  IBUF (Prop_ibuf_I_O)         0.245     0.245 f  RESET_SW_IBUF_inst/O
                         net (fo=1, routed)           0.350     0.595    RESET_SW_IBUF
    SLICE_X0Y101         FDPE                                         f  reset_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=92, routed)          0.872     2.037    clk_IBUF_BUFG
    SLICE_X0Y101         FDPE                                         r  reset_reg/C





