

================================================================
== Vitis HLS Report for 'dct_Pipeline_RD_Loop_Row_RD_Loop_Col'
================================================================
* Date:           Mon Mar  6 12:21:22 2023

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:48:16 MDT 2022)
* Project:        dct_prj
* Solution:       solution3 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.508 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       66|       66|  0.660 us|  0.660 us|   66|   66|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                           |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |         Loop Name         |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- RD_Loop_Row_RD_Loop_Col  |       64|       64|         2|          1|          1|    64|       yes|
        +---------------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|     84|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|       -|      -|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|     72|    -|
|Register         |        -|    -|      24|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|      24|    156|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|      ~0|     ~0|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-------------------------+----------+----+---+----+------------+------------+
    |      Variable Name      | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-------------------------+----------+----+---+----+------------+------------+
    |add_ln79_1_fu_109_p2     |         +|   0|  0|  14|           7|           1|
    |add_ln79_fu_121_p2       |         +|   0|  0|  13|           4|           1|
    |add_ln81_fu_188_p2       |         +|   0|  0|  13|           4|           1|
    |add_ln82_fu_165_p2       |         +|   0|  0|  14|           6|           6|
    |icmp_ln79_fu_103_p2      |      icmp|   0|  0|  11|           7|           8|
    |icmp_ln81_fu_127_p2      |      icmp|   0|  0|   9|           4|           5|
    |select_ln79_1_fu_141_p3  |    select|   0|  0|   4|           1|           4|
    |select_ln79_fu_133_p3    |    select|   0|  0|   4|           1|           1|
    |ap_enable_pp0            |       xor|   0|  0|   2|           1|           2|
    +-------------------------+----------+----+---+----+------------+------------+
    |Total                    |          |   0|  0|  84|          35|          29|
    +-------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +--------------------------------------+----+-----------+-----+-----------+
    |                 Name                 | LUT| Input Size| Bits| Total Bits|
    +--------------------------------------+----+-----------+-----+-----------+
    |ap_done_int                           |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1               |   9|          2|    1|          2|
    |ap_sig_allocacmp_c_load               |   9|          2|    4|          8|
    |ap_sig_allocacmp_indvar_flatten_load  |   9|          2|    7|         14|
    |ap_sig_allocacmp_r_load               |   9|          2|    4|          8|
    |c_fu_46                               |   9|          2|    4|          8|
    |indvar_flatten_fu_54                  |   9|          2|    7|         14|
    |r_fu_50                               |   9|          2|    4|          8|
    +--------------------------------------+----+-----------+-----+-----------+
    |Total                                 |  72|         16|   32|         64|
    +--------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------+---+----+-----+-----------+
    |           Name          | FF| LUT| Bits| Const Bits|
    +-------------------------+---+----+-----+-----------+
    |add_ln82_reg_237         |  6|   0|    6|          0|
    |ap_CS_fsm                |  1|   0|    1|          0|
    |ap_done_reg              |  1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1  |  1|   0|    1|          0|
    |c_fu_46                  |  4|   0|    4|          0|
    |indvar_flatten_fu_54     |  7|   0|    7|          0|
    |r_fu_50                  |  4|   0|    4|          0|
    +-------------------------+---+----+-----+-----------+
    |Total                    | 24|   0|   24|          0|
    +-------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------------+-----+-----+------------+--------------------------------------+--------------+
|      RTL Ports     | Dir | Bits|  Protocol  |             Source Object            |    C Type    |
+--------------------+-----+-----+------------+--------------------------------------+--------------+
|ap_clk              |   in|    1|  ap_ctrl_hs|  dct_Pipeline_RD_Loop_Row_RD_Loop_Col|  return value|
|ap_rst              |   in|    1|  ap_ctrl_hs|  dct_Pipeline_RD_Loop_Row_RD_Loop_Col|  return value|
|ap_start            |   in|    1|  ap_ctrl_hs|  dct_Pipeline_RD_Loop_Row_RD_Loop_Col|  return value|
|ap_done             |  out|    1|  ap_ctrl_hs|  dct_Pipeline_RD_Loop_Row_RD_Loop_Col|  return value|
|ap_idle             |  out|    1|  ap_ctrl_hs|  dct_Pipeline_RD_Loop_Row_RD_Loop_Col|  return value|
|ap_ready            |  out|    1|  ap_ctrl_hs|  dct_Pipeline_RD_Loop_Row_RD_Loop_Col|  return value|
|buf_2d_in_address0  |  out|    6|   ap_memory|                             buf_2d_in|         array|
|buf_2d_in_ce0       |  out|    1|   ap_memory|                             buf_2d_in|         array|
|buf_2d_in_we0       |  out|    1|   ap_memory|                             buf_2d_in|         array|
|buf_2d_in_d0        |  out|   16|   ap_memory|                             buf_2d_in|         array|
|input_r_address0    |  out|    6|   ap_memory|                               input_r|         array|
|input_r_ce0         |  out|    1|   ap_memory|                               input_r|         array|
|input_r_q0          |   in|   16|   ap_memory|                               input_r|         array|
+--------------------+-----+-----+------------+--------------------------------------+--------------+

