
---------- Begin Simulation Statistics ----------
final_tick                               518545236500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  98433                       # Simulator instruction rate (inst/s)
host_mem_usage                                 739336                       # Number of bytes of host memory used
host_op_rate                                    98760                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  6231.81                       # Real time elapsed on the host
host_tick_rate                               83209428                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   613416733                       # Number of instructions simulated
sim_ops                                     615455524                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.518545                       # Number of seconds simulated
sim_ticks                                518545236500                       # Number of ticks simulated
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct            87.841052                       # BTB Hit Percentage
system.cpu0.branchPred.BTBHits               82192806                       # Number of BTB hits
system.cpu0.branchPred.BTBLookups            93569924                       # Number of BTB lookups
system.cpu0.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu0.branchPred.condIncorrect         15168956                       # Number of conditional branches incorrect
system.cpu0.branchPred.condPredicted        119746451                       # Number of conditional branches predicted
system.cpu0.branchPred.indirectHits          11103473                       # Number of indirect target hits.
system.cpu0.branchPred.indirectLookups       11211321                       # Number of indirect predictor lookups.
system.cpu0.branchPred.indirectMisses          107848                       # Number of indirect misses.
system.cpu0.branchPred.lookups              156395324                       # Number of BP lookups
system.cpu0.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu0.branchPredindirectMispredicted      1062527                       # Number of mispredicted indirect branches.
system.cpu0.commit.amos                        509387                       # Number of atomic instructions committed
system.cpu0.commit.branchMispredicts          8407827                       # The number of times a branch was mispredicted
system.cpu0.commit.branches                 138975792                       # Number of branches committed
system.cpu0.commit.bw_lim_events             16786976                       # number cycles where commit BW limit reached
system.cpu0.commit.commitNonSpecStalls        1532333                       # The number of times commit has been forced to stall to communicate backwards
system.cpu0.commit.commitSquashedInsts       58498077                       # The number of squashed insts skipped by commit
system.cpu0.commit.committedInsts           561803706                       # Number of instructions committed
system.cpu0.commit.committedOps             562314364                       # Number of ops (including micro ops) committed
system.cpu0.commit.committed_per_cycle::samples    942934308                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::mean     0.596345                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::stdev     1.380698                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::0    676400922     71.73%     71.73% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::1    157300226     16.68%     88.42% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::2     38330570      4.07%     92.48% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::3     34914160      3.70%     96.18% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::4     11657217      1.24%     97.42% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::5      4542566      0.48%     97.90% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::6      1038685      0.11%     98.01% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::7      1962986      0.21%     98.22% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::8     16786976      1.78%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::total    942934308                       # Number of insts commited each cycle
system.cpu0.commit.fp_insts                        50                       # Number of committed floating point instructions.
system.cpu0.commit.function_calls            11672451                       # Number of function calls committed.
system.cpu0.commit.int_insts                543444579                       # Number of committed integer instructions.
system.cpu0.commit.loads                    174758666                       # Number of loads committed
system.cpu0.commit.membars                    1019937                       # Number of memory barriers committed
system.cpu0.commit.op_class_0::No_OpClass      1019943      0.18%      0.18% # Class of committed instruction
system.cpu0.commit.op_class_0::IntAlu       311058207     55.32%     55.50% # Class of committed instruction
system.cpu0.commit.op_class_0::IntMult        4137156      0.74%     56.23% # Class of committed instruction
system.cpu0.commit.op_class_0::IntDiv         1017773      0.18%     56.42% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatAdd             0      0.00%     56.42% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCmp             4      0.00%     56.42% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCvt            12      0.00%     56.42% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMult            0      0.00%     56.42% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMultAcc            0      0.00%     56.42% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatDiv             2      0.00%     56.42% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMisc            4      0.00%     56.42% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatSqrt            0      0.00%     56.42% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAdd              0      0.00%     56.42% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAddAcc            0      0.00%     56.42% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAlu              0      0.00%     56.42% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCmp              0      0.00%     56.42% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCvt              0      0.00%     56.42% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMisc             0      0.00%     56.42% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMult             0      0.00%     56.42% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMultAcc            0      0.00%     56.42% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShift            0      0.00%     56.42% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShiftAcc            0      0.00%     56.42% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdDiv              0      0.00%     56.42% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSqrt             0      0.00%     56.42% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAdd            0      0.00%     56.42% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAlu            0      0.00%     56.42% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCmp            0      0.00%     56.42% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCvt            0      0.00%     56.42% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatDiv            0      0.00%     56.42% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMisc            0      0.00%     56.42% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMult            0      0.00%     56.42% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMultAcc            0      0.00%     56.42% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatSqrt            0      0.00%     56.42% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAdd            0      0.00%     56.42% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAlu            0      0.00%     56.42% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceCmp            0      0.00%     56.42% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     56.42% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     56.42% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAes              0      0.00%     56.42% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAesMix            0      0.00%     56.42% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash            0      0.00%     56.42% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash2            0      0.00%     56.42% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash            0      0.00%     56.42% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash2            0      0.00%     56.42% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma2            0      0.00%     56.42% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma3            0      0.00%     56.42% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdPredAlu            0      0.00%     56.42% # Class of committed instruction
system.cpu0.commit.op_class_0::MemRead      175268045     31.17%     87.58% # Class of committed instruction
system.cpu0.commit.op_class_0::MemWrite      69813190     12.42%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemRead            8      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemWrite           20      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::total        562314364                       # Class of committed instruction
system.cpu0.commit.refs                     245081263                       # Number of memory references committed
system.cpu0.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu0.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu0.committedInsts                  561803706                       # Number of Instructions Simulated
system.cpu0.committedOps                    562314364                       # Number of Ops (including micro ops) Simulated
system.cpu0.cpi                              1.823572                       # CPI: Cycles Per Instruction
system.cpu0.cpi_total                        1.823572                       # CPI: Total CPI of All Threads
system.cpu0.decode.BlockedCycles            114658318                       # Number of cycles decode is blocked
system.cpu0.decode.BranchMispred              6765905                       # Number of times decode detected a branch misprediction
system.cpu0.decode.BranchResolved            79586251                       # Number of times decode resolved a branch
system.cpu0.decode.DecodedInsts             640824477                       # Number of instructions handled by decode
system.cpu0.decode.IdleCycles               381532233                       # Number of cycles decode is idle
system.cpu0.decode.RunCycles                449247547                       # Number of cycles decode is running
system.cpu0.decode.SquashCycles               8412793                       # Number of cycles decode is squashing
system.cpu0.decode.SquashedInsts             10246449                       # Number of squashed instructions handled by decode
system.cpu0.decode.UnblockCycles              2666675                       # Number of cycles decode is unblocking
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.fetch.Branches                  156395324                       # Number of branches that fetch encountered
system.cpu0.fetch.CacheLines                107936423                       # Number of cache lines fetched
system.cpu0.fetch.Cycles                    574237827                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu0.fetch.IcacheSquashes              3619307                       # Number of outstanding Icache misses that were squashed
system.cpu0.fetch.IcacheWaitRetryStallCycles          125                       # Number of stall cycles due to full MSHR
system.cpu0.fetch.Insts                     663134576                       # Number of instructions fetch has processed
system.cpu0.fetch.MiscStallCycles                  67                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu0.fetch.PendingTrapStallCycles           96                       # Number of stall cycles due to pending traps
system.cpu0.fetch.SquashCycles               30347874                       # Number of cycles fetch has spent squashing
system.cpu0.fetch.branchRate                 0.152657                       # Number of branch fetches per cycle
system.cpu0.fetch.icacheStallCycles         367105514                       # Number of cycles fetch is stalled on an Icache miss
system.cpu0.fetch.predictedBranches          93296279                       # Number of branches that fetch has predicted taken
system.cpu0.fetch.rate                       0.647283                       # Number of inst fetches per cycle
system.cpu0.fetch.rateDist::samples         956517566                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::mean             0.693814                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::stdev            0.916275                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::0               485659795     50.77%     50.77% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::1               353296353     36.94%     87.71% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::2                61855278      6.47%     94.18% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::3                42310135      4.42%     98.60% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::4                10478437      1.10%     99.69% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::5                 1752128      0.18%     99.88% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::6                  144572      0.02%     99.89% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::7                     453      0.00%     99.89% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::8                 1020415      0.11%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::total           956517566                       # Number of instructions fetched each cycle (Total)
system.cpu0.fp_regfile_reads                       44                       # number of floating regfile reads
system.cpu0.fp_regfile_writes                      24                       # number of floating regfile writes
system.cpu0.idleCycles                       67972122                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu0.iew.branchMispredicts             8522711                       # Number of branch mispredicts detected at execute
system.cpu0.iew.exec_branches               145121476                       # Number of branches executed
system.cpu0.iew.exec_nop                            0                       # number of nop insts executed
system.cpu0.iew.exec_rate                    0.596916                       # Inst execution rate
system.cpu0.iew.exec_refs                   277744531                       # number of memory reference insts executed
system.cpu0.iew.exec_stores                  74814197                       # Number of stores executed
system.cpu0.iew.exec_swp                            0                       # number of swp insts executed
system.cpu0.iew.iewBlockCycles               89847883                       # Number of cycles IEW is blocking
system.cpu0.iew.iewDispLoadInsts            204364789                       # Number of dispatched load instructions
system.cpu0.iew.iewDispNonSpecInsts            512614                       # Number of dispatched non-speculative instructions
system.cpu0.iew.iewDispSquashedInsts          4797027                       # Number of squashed instructions skipped by dispatch
system.cpu0.iew.iewDispStoreInsts            76103781                       # Number of dispatched store instructions
system.cpu0.iew.iewDispatchedInsts          620796314                       # Number of instructions dispatched to IQ
system.cpu0.iew.iewExecLoadInsts            202930334                       # Number of load instructions executed
system.cpu0.iew.iewExecSquashedInsts          6543466                       # Number of squashed instructions skipped in execute
system.cpu0.iew.iewExecutedInsts            611534310                       # Number of executed instructions
system.cpu0.iew.iewIQFullEvents                518301                       # Number of times the IQ has become full, causing a stall
system.cpu0.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu0.iew.iewLSQFullEvents              2270462                       # Number of times the LSQ has become full, causing a stall
system.cpu0.iew.iewSquashCycles               8412793                       # Number of cycles IEW is squashing
system.cpu0.iew.iewUnblockCycles              3380819                       # Number of cycles IEW is unblocking
system.cpu0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu0.iew.lsq.thread0.cacheBlocked       137233                       # Number of times an access to memory failed due to the cache being blocked
system.cpu0.iew.lsq.thread0.forwLoads         9181863                       # Number of loads that had data forwarded from stores
system.cpu0.iew.lsq.thread0.ignoredResponses        30500                       # Number of memory responses ignored because the instruction is squashed
system.cpu0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu0.iew.lsq.thread0.memOrderViolation         5278                       # Number of memory ordering violations
system.cpu0.iew.lsq.thread0.rescheduledLoads      2532125                       # Number of loads that were rescheduled
system.cpu0.iew.lsq.thread0.squashedLoads     29606123                       # Number of loads squashed
system.cpu0.iew.lsq.thread0.squashedStores      5781184                       # Number of stores squashed
system.cpu0.iew.memOrderViolationEvents          5278                       # Number of memory order violations
system.cpu0.iew.predictedNotTakenIncorrect       831253                       # Number of branches that were predicted not taken incorrectly
system.cpu0.iew.predictedTakenIncorrect       7691458                       # Number of branches that were predicted taken incorrectly
system.cpu0.iew.wb_consumers                268513841                       # num instructions consuming a value
system.cpu0.iew.wb_count                    603415563                       # cumulative count of insts written-back
system.cpu0.iew.wb_fanout                    0.837197                       # average fanout of values written-back
system.cpu0.iew.wb_producers                224798887                       # num instructions producing a value
system.cpu0.iew.wb_rate                      0.588991                       # insts written-back per cycle
system.cpu0.iew.wb_sent                     603485629                       # cumulative count of insts sent to commit
system.cpu0.int_regfile_reads               742270478                       # number of integer regfile reads
system.cpu0.int_regfile_writes              388720034                       # number of integer regfile writes
system.cpu0.ipc                              0.548374                       # IPC: Instructions Per Cycle
system.cpu0.ipc_total                        0.548374                       # IPC: Total IPC of All Threads
system.cpu0.iq.FU_type_0::No_OpClass          1020963      0.17%      0.17% # Type of FU issued
system.cpu0.iq.FU_type_0::IntAlu            330818123     53.52%     53.69% # Type of FU issued
system.cpu0.iq.FU_type_0::IntMult             4213019      0.68%     54.37% # Type of FU issued
system.cpu0.iq.FU_type_0::IntDiv              1018052      0.16%     54.54% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatAdd                  0      0.00%     54.54% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCmp                  4      0.00%     54.54% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCvt                 12      0.00%     54.54% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMult                 0      0.00%     54.54% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMultAcc              0      0.00%     54.54% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatDiv                  2      0.00%     54.54% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMisc                 4      0.00%     54.54% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatSqrt                 0      0.00%     54.54% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAdd                   0      0.00%     54.54% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAddAcc                0      0.00%     54.54% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAlu                   0      0.00%     54.54% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCmp                   0      0.00%     54.54% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCvt                   0      0.00%     54.54% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMisc                  0      0.00%     54.54% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMult                  0      0.00%     54.54% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMultAcc               0      0.00%     54.54% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShift                 0      0.00%     54.54% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShiftAcc              0      0.00%     54.54% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdDiv                   0      0.00%     54.54% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSqrt                  0      0.00%     54.54% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAdd              0      0.00%     54.54% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAlu              0      0.00%     54.54% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCmp              0      0.00%     54.54% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCvt              0      0.00%     54.54% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatDiv              0      0.00%     54.54% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMisc             0      0.00%     54.54% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMult             0      0.00%     54.54% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     54.54% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatSqrt             0      0.00%     54.54% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAdd             0      0.00%     54.54% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAlu             0      0.00%     54.54% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceCmp             0      0.00%     54.54% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     54.54% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     54.54% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAes                   0      0.00%     54.54% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAesMix                0      0.00%     54.54% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash              0      0.00%     54.54% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash2             0      0.00%     54.54% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash            0      0.00%     54.54% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash2            0      0.00%     54.54% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma2             0      0.00%     54.54% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma3             0      0.00%     54.54% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdPredAlu               0      0.00%     54.54% # Type of FU issued
system.cpu0.iq.FU_type_0::MemRead           206020333     33.33%     87.87% # Type of FU issued
system.cpu0.iq.FU_type_0::MemWrite           74987234     12.13%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemRead             10      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemWrite            20      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::total             618077776                       # Type of FU issued
system.cpu0.iq.fp_alu_accesses                     56                       # Number of floating point alu accesses
system.cpu0.iq.fp_inst_queue_reads                108                       # Number of floating instruction queue reads
system.cpu0.iq.fp_inst_queue_wakeup_accesses           52                       # Number of floating instruction queue wakeup accesses
system.cpu0.iq.fp_inst_queue_writes                54                       # Number of floating instruction queue writes
system.cpu0.iq.fu_busy_cnt                     875154                       # FU busy when requested
system.cpu0.iq.fu_busy_rate                  0.001416                       # FU busy rate (busy events/executed inst)
system.cpu0.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntAlu                 169570     19.38%     19.38% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntMult                     0      0.00%     19.38% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntDiv                      0      0.00%     19.38% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatAdd                    0      0.00%     19.38% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCmp                    0      0.00%     19.38% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCvt                    0      0.00%     19.38% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMult                   0      0.00%     19.38% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMultAcc                0      0.00%     19.38% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatDiv                    0      0.00%     19.38% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMisc                   0      0.00%     19.38% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatSqrt                   0      0.00%     19.38% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAdd                     0      0.00%     19.38% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAddAcc                  0      0.00%     19.38% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAlu                     0      0.00%     19.38% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCmp                     0      0.00%     19.38% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCvt                     0      0.00%     19.38% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMisc                    0      0.00%     19.38% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMult                    0      0.00%     19.38% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMultAcc                 0      0.00%     19.38% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShift                   0      0.00%     19.38% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShiftAcc                0      0.00%     19.38% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdDiv                     0      0.00%     19.38% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSqrt                    0      0.00%     19.38% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAdd                0      0.00%     19.38% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAlu                0      0.00%     19.38% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCmp                0      0.00%     19.38% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCvt                0      0.00%     19.38% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatDiv                0      0.00%     19.38% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMisc               0      0.00%     19.38% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMult               0      0.00%     19.38% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMultAcc            0      0.00%     19.38% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatSqrt               0      0.00%     19.38% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAdd               0      0.00%     19.38% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAlu               0      0.00%     19.38% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceCmp               0      0.00%     19.38% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceAdd            0      0.00%     19.38% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceCmp            0      0.00%     19.38% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAes                     0      0.00%     19.38% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAesMix                  0      0.00%     19.38% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash                0      0.00%     19.38% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash2               0      0.00%     19.38% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash              0      0.00%     19.38% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash2             0      0.00%     19.38% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma2               0      0.00%     19.38% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma3               0      0.00%     19.38% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdPredAlu                 0      0.00%     19.38% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemRead                605060     69.14%     88.51% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemWrite               100520     11.49%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemWrite               4      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.int_alu_accesses             617931911                       # Number of integer alu accesses
system.cpu0.iq.int_inst_queue_reads        2193625271                       # Number of integer instruction queue reads
system.cpu0.iq.int_inst_queue_wakeup_accesses    603415511                       # Number of integer instruction queue wakeup accesses
system.cpu0.iq.int_inst_queue_writes        679282642                       # Number of integer instruction queue writes
system.cpu0.iq.iqInstsAdded                 619263600                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu0.iq.iqInstsIssued                618077776                       # Number of instructions issued
system.cpu0.iq.iqNonSpecInstsAdded            1532714                       # Number of non-speculative instructions added to the IQ
system.cpu0.iq.iqSquashedInstsExamined       58481947                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu0.iq.iqSquashedInstsIssued            77107                       # Number of squashed instructions issued
system.cpu0.iq.iqSquashedNonSpecRemoved           381                       # Number of squashed non-spec instructions that were removed
system.cpu0.iq.iqSquashedOperandsExamined     17421835                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu0.iq.issued_per_cycle::samples    956517566                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::mean        0.646175                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::stdev       0.850617                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::0          521294511     54.50%     54.50% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::1          296102805     30.96%     85.46% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::2          103001318     10.77%     96.22% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::3           29983462      3.13%     99.36% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::4            5357297      0.56%     99.92% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::5             310495      0.03%     99.95% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::6             310693      0.03%     99.98% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::7              79752      0.01%     99.99% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::8              77233      0.01%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::total      956517566                       # Number of insts issued each cycle
system.cpu0.iq.rate                          0.603303                       # Inst issue rate
system.cpu0.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu0.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu0.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu0.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.memDep0.conflictingLoads          7449761                       # Number of conflicting loads.
system.cpu0.memDep0.conflictingStores         1383561                       # Number of conflicting stores.
system.cpu0.memDep0.insertedLoads           204364789                       # Number of loads inserted to the mem dependence unit.
system.cpu0.memDep0.insertedStores           76103781                       # Number of stores inserted to the mem dependence unit.
system.cpu0.misc_regfile_reads                   1037                       # number of misc regfile reads
system.cpu0.misc_regfile_writes                    22                       # number of misc regfile writes
system.cpu0.numCycles                      1024489688                       # number of cpu cycles simulated
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.quiesceCycles                    12600788                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu0.rename.BlockCycles               97019810                       # Number of cycles rename is blocking
system.cpu0.rename.CommittedMaps            357824755                       # Number of HB maps that are committed
system.cpu0.rename.IQFullEvents               4061745                       # Number of times rename has blocked due to IQ full
system.cpu0.rename.IdleCycles               391767688                       # Number of cycles rename is idle
system.cpu0.rename.LQFullEvents               4198865                       # Number of times rename has blocked due to LQ full
system.cpu0.rename.ROBFullEvents                 6975                       # Number of times rename has blocked due to ROB full
system.cpu0.rename.RenameLookups            769682773                       # Number of register rename lookups that rename has made
system.cpu0.rename.RenamedInsts             634231190                       # Number of instructions processed by rename
system.cpu0.rename.RenamedOperands          412781820                       # Number of destination operands rename has renamed
system.cpu0.rename.RunCycles                441300780                       # Number of cycles rename is running
system.cpu0.rename.SQFullEvents               9984674                       # Number of times rename has blocked due to SQ full
system.cpu0.rename.SquashCycles               8412793                       # Number of cycles rename is squashing
system.cpu0.rename.UnblockCycles             17917805                       # Number of cycles rename is unblocking
system.cpu0.rename.UndoneMaps                54957061                       # Number of HB maps that are undone due to squashing
system.cpu0.rename.fp_rename_lookups               44                       # Number of floating rename lookups
system.cpu0.rename.int_rename_lookups       769682729                       # Number of integer rename lookups
system.cpu0.rename.serializeStallCycles         98690                       # count of cycles rename stalled for serializing inst
system.cpu0.rename.serializingInsts              3135                       # count of serializing insts renamed
system.cpu0.rename.skidInsts                  8030808                       # count of insts added to the skid buffer
system.cpu0.rename.tempSerializingInsts          3119                       # count of temporary serializing insts renamed
system.cpu0.rob.rob_reads                  1546946812                       # The number of ROB reads
system.cpu0.rob.rob_writes                 1255215898                       # The number of ROB writes
system.cpu0.timesIdled                       11214032                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu0.workload.numSyscalls                 1004                       # Number of system calls
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct            76.388559                       # BTB Hit Percentage
system.cpu1.branchPred.BTBHits                3154904                       # Number of BTB hits
system.cpu1.branchPred.BTBLookups             4130074                       # Number of BTB lookups
system.cpu1.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu1.branchPred.condIncorrect           553889                       # Number of conditional branches incorrect
system.cpu1.branchPred.condPredicted          5557945                       # Number of conditional branches predicted
system.cpu1.branchPred.indirectHits            137701                       # Number of indirect target hits.
system.cpu1.branchPred.indirectLookups         179221                       # Number of indirect predictor lookups.
system.cpu1.branchPred.indirectMisses           41520                       # Number of indirect misses.
system.cpu1.branchPred.lookups                6238260                       # Number of BP lookups
system.cpu1.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu1.branchPredindirectMispredicted         8778                       # Number of mispredicted indirect branches.
system.cpu1.commit.amos                        509179                       # Number of atomic instructions committed
system.cpu1.commit.branchMispredicts           376385                       # The number of times a branch was mispredicted
system.cpu1.commit.branches                   4420129                       # Number of branches committed
system.cpu1.commit.bw_lim_events               512383                       # number cycles where commit BW limit reached
system.cpu1.commit.commitNonSpecStalls        1528231                       # The number of times commit has been forced to stall to communicate backwards
system.cpu1.commit.commitSquashedInsts        4400309                       # The number of squashed insts skipped by commit
system.cpu1.commit.committedInsts            19246310                       # Number of instructions committed
system.cpu1.commit.committedOps              19755701                       # Number of ops (including micro ops) committed
system.cpu1.commit.committed_per_cycle::samples    115450986                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::mean     0.171118                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::stdev     0.817868                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::0    107181067     92.84%     92.84% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::1      4147792      3.59%     96.43% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::2      1413046      1.22%     97.65% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::3      1269011      1.10%     98.75% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::4       323174      0.28%     99.03% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::5       116287      0.10%     99.13% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::6       415993      0.36%     99.49% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::7        72233      0.06%     99.56% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::8       512383      0.44%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::total    115450986                       # Number of insts commited each cycle
system.cpu1.commit.fp_insts                        12                       # Number of committed floating point instructions.
system.cpu1.commit.function_calls              227553                       # Number of function calls committed.
system.cpu1.commit.int_insts                 18554987                       # Number of committed integer instructions.
system.cpu1.commit.loads                      5320604                       # Number of loads committed
system.cpu1.commit.membars                    1018442                       # Number of memory barriers committed
system.cpu1.commit.op_class_0::No_OpClass      1018442      5.16%      5.16% # Class of committed instruction
system.cpu1.commit.op_class_0::IntAlu        11647590     58.96%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::IntMult             42      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::IntDiv              84      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatAdd             0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCmp             0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCvt             0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMult            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMultAcc            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatDiv             0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMisc            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatSqrt            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAdd              0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAddAcc            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAlu              0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCmp              0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCvt              0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMisc             0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMult             0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMultAcc            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShift            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShiftAcc            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdDiv              0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSqrt             0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAdd            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAlu            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCmp            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCvt            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatDiv            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMisc            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMult            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatSqrt            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAdd            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAlu            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceCmp            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAes              0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAesMix            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash2            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash2            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma2            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma3            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdPredAlu            0      0.00%     64.11% # Class of committed instruction
system.cpu1.commit.op_class_0::MemRead        5829783     29.51%     93.62% # Class of committed instruction
system.cpu1.commit.op_class_0::MemWrite       1259748      6.38%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemWrite           12      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::total         19755701                       # Class of committed instruction
system.cpu1.commit.refs                       7089543                       # Number of memory references committed
system.cpu1.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu1.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu1.committedInsts                   19246310                       # Number of Instructions Simulated
system.cpu1.committedOps                     19755701                       # Number of Ops (including micro ops) Simulated
system.cpu1.cpi                              6.072521                       # CPI: Cycles Per Instruction
system.cpu1.cpi_total                        6.072521                       # CPI: Total CPI of All Threads
system.cpu1.decode.BlockedCycles             99917254                       # Number of cycles decode is blocked
system.cpu1.decode.BranchMispred               182410                       # Number of times decode detected a branch misprediction
system.cpu1.decode.BranchResolved             2934944                       # Number of times decode resolved a branch
system.cpu1.decode.DecodedInsts              25767151                       # Number of instructions handled by decode
system.cpu1.decode.IdleCycles                 4412160                       # Number of cycles decode is idle
system.cpu1.decode.RunCycles                 10492090                       # Number of cycles decode is running
system.cpu1.decode.SquashCycles                376813                       # Number of cycles decode is squashing
system.cpu1.decode.SquashedInsts               336004                       # Number of squashed instructions handled by decode
system.cpu1.decode.UnblockCycles              1048723                       # Number of cycles decode is unblocking
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.fetch.Branches                    6238260                       # Number of branches that fetch encountered
system.cpu1.fetch.CacheLines                  4084671                       # Number of cache lines fetched
system.cpu1.fetch.Cycles                    111035442                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu1.fetch.IcacheSquashes                77453                       # Number of outstanding Icache misses that were squashed
system.cpu1.fetch.Insts                      27805561                       # Number of instructions fetch has processed
system.cpu1.fetch.MiscStallCycles                   1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu1.fetch.SquashCycles                1108634                       # Number of cycles fetch has spent squashing
system.cpu1.fetch.branchRate                 0.053376                       # Number of branch fetches per cycle
system.cpu1.fetch.icacheStallCycles           4657280                       # Number of cycles fetch is stalled on an Icache miss
system.cpu1.fetch.predictedBranches           3292605                       # Number of branches that fetch has predicted taken
system.cpu1.fetch.rate                       0.237911                       # Number of inst fetches per cycle
system.cpu1.fetch.rateDist::samples         116247040                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::mean             0.245655                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::stdev            0.704762                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::0                98860685     85.04%     85.04% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::1                10544108      9.07%     94.11% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::2                 4111281      3.54%     97.65% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::3                 1845235      1.59%     99.24% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::4                  465593      0.40%     99.64% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::5                  129280      0.11%     99.75% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::6                  290674      0.25%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::7                      13      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::8                     171      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::total           116247040                       # Number of instructions fetched each cycle (Total)
system.cpu1.fp_regfile_reads                       12                       # number of floating regfile reads
system.cpu1.idleCycles                         626581                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu1.iew.branchMispredicts              397718                       # Number of branch mispredicts detected at execute
system.cpu1.iew.exec_branches                 4970678                       # Number of branches executed
system.cpu1.iew.exec_nop                            0                       # number of nop insts executed
system.cpu1.iew.exec_rate                    0.186717                       # Inst execution rate
system.cpu1.iew.exec_refs                     7756147                       # number of memory reference insts executed
system.cpu1.iew.exec_stores                   1852512                       # Number of stores executed
system.cpu1.iew.exec_swp                            0                       # number of swp insts executed
system.cpu1.iew.iewBlockCycles               85890015                       # Number of cycles IEW is blocking
system.cpu1.iew.iewDispLoadInsts              6553016                       # Number of dispatched load instructions
system.cpu1.iew.iewDispNonSpecInsts            607506                       # Number of dispatched non-speculative instructions
system.cpu1.iew.iewDispSquashedInsts           478946                       # Number of squashed instructions skipped by dispatch
system.cpu1.iew.iewDispStoreInsts             2123251                       # Number of dispatched store instructions
system.cpu1.iew.iewDispatchedInsts           24150687                       # Number of instructions dispatched to IQ
system.cpu1.iew.iewExecLoadInsts              5903635                       # Number of load instructions executed
system.cpu1.iew.iewExecSquashedInsts           292063                       # Number of squashed instructions skipped in execute
system.cpu1.iew.iewExecutedInsts             21822306                       # Number of executed instructions
system.cpu1.iew.iewIQFullEvents                385610                       # Number of times the IQ has become full, causing a stall
system.cpu1.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu1.iew.iewLSQFullEvents               844928                       # Number of times the LSQ has become full, causing a stall
system.cpu1.iew.iewSquashCycles                376813                       # Number of cycles IEW is squashing
system.cpu1.iew.iewUnblockCycles              1816754                       # Number of cycles IEW is unblocking
system.cpu1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu1.iew.lsq.thread0.cacheBlocked        20067                       # Number of times an access to memory failed due to the cache being blocked
system.cpu1.iew.lsq.thread0.forwLoads          146110                       # Number of loads that had data forwarded from stores
system.cpu1.iew.lsq.thread0.ignoredResponses         6529                       # Number of memory responses ignored because the instruction is squashed
system.cpu1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu1.iew.lsq.thread0.memOrderViolation          412                       # Number of memory ordering violations
system.cpu1.iew.lsq.thread0.rescheduledLoads         1251                       # Number of loads that were rescheduled
system.cpu1.iew.lsq.thread0.squashedLoads      1232412                       # Number of loads squashed
system.cpu1.iew.lsq.thread0.squashedStores       354312                       # Number of stores squashed
system.cpu1.iew.memOrderViolationEvents           412                       # Number of memory order violations
system.cpu1.iew.predictedNotTakenIncorrect       147974                       # Number of branches that were predicted not taken incorrectly
system.cpu1.iew.predictedTakenIncorrect        249744                       # Number of branches that were predicted taken incorrectly
system.cpu1.iew.wb_consumers                 12360848                       # num instructions consuming a value
system.cpu1.iew.wb_count                     21541031                       # cumulative count of insts written-back
system.cpu1.iew.wb_fanout                    0.842934                       # average fanout of values written-back
system.cpu1.iew.wb_producers                 10419373                       # num instructions producing a value
system.cpu1.iew.wb_rate                      0.184310                       # insts written-back per cycle
system.cpu1.iew.wb_sent                      21549768                       # cumulative count of insts sent to commit
system.cpu1.int_regfile_reads                27298893                       # number of integer regfile reads
system.cpu1.int_regfile_writes               14345037                       # number of integer regfile writes
system.cpu1.ipc                              0.164676                       # IPC: Instructions Per Cycle
system.cpu1.ipc_total                        0.164676                       # IPC: Total IPC of All Threads
system.cpu1.iq.FU_type_0::No_OpClass          1018642      4.61%      4.61% # Type of FU issued
system.cpu1.iq.FU_type_0::IntAlu             13253586     59.93%     64.54% # Type of FU issued
system.cpu1.iq.FU_type_0::IntMult                  48      0.00%     64.54% # Type of FU issued
system.cpu1.iq.FU_type_0::IntDiv                   86      0.00%     64.54% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatAdd                  0      0.00%     64.54% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCmp                  0      0.00%     64.54% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCvt                  0      0.00%     64.54% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMult                 0      0.00%     64.54% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMultAcc              0      0.00%     64.54% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatDiv                  0      0.00%     64.54% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMisc                 0      0.00%     64.54% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatSqrt                 0      0.00%     64.54% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAdd                   0      0.00%     64.54% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAddAcc                0      0.00%     64.54% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAlu                   0      0.00%     64.54% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCmp                   0      0.00%     64.54% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCvt                   0      0.00%     64.54% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMisc                  0      0.00%     64.54% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMult                  0      0.00%     64.54% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMultAcc               0      0.00%     64.54% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShift                 0      0.00%     64.54% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShiftAcc              0      0.00%     64.54% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdDiv                   0      0.00%     64.54% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSqrt                  0      0.00%     64.54% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAdd              0      0.00%     64.54% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAlu              0      0.00%     64.54% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCmp              0      0.00%     64.54% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCvt              0      0.00%     64.54% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatDiv              0      0.00%     64.54% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMisc             0      0.00%     64.54% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMult             0      0.00%     64.54% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     64.54% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatSqrt             0      0.00%     64.54% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAdd             0      0.00%     64.54% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAlu             0      0.00%     64.54% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceCmp             0      0.00%     64.54% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     64.54% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     64.54% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAes                   0      0.00%     64.54% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAesMix                0      0.00%     64.54% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash              0      0.00%     64.54% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash2             0      0.00%     64.54% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash            0      0.00%     64.54% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash2            0      0.00%     64.54% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma2             0      0.00%     64.54% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma3             0      0.00%     64.54% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdPredAlu               0      0.00%     64.54% # Type of FU issued
system.cpu1.iq.FU_type_0::MemRead             6482440     29.31%     93.85% # Type of FU issued
system.cpu1.iq.FU_type_0::MemWrite            1359555      6.15%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemWrite            12      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::total              22114369                       # Type of FU issued
system.cpu1.iq.fp_alu_accesses                     16                       # Number of floating point alu accesses
system.cpu1.iq.fp_inst_queue_reads                 28                       # Number of floating instruction queue reads
system.cpu1.iq.fp_inst_queue_wakeup_accesses           12                       # Number of floating instruction queue wakeup accesses
system.cpu1.iq.fp_inst_queue_writes                12                       # Number of floating instruction queue writes
system.cpu1.iq.fu_busy_cnt                     602754                       # FU busy when requested
system.cpu1.iq.fu_busy_rate                  0.027256                       # FU busy rate (busy events/executed inst)
system.cpu1.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntAlu                 121975     20.24%     20.24% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntMult                     0      0.00%     20.24% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntDiv                      0      0.00%     20.24% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatAdd                    0      0.00%     20.24% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCmp                    0      0.00%     20.24% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCvt                    0      0.00%     20.24% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMult                   0      0.00%     20.24% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMultAcc                0      0.00%     20.24% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatDiv                    0      0.00%     20.24% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMisc                   0      0.00%     20.24% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatSqrt                   0      0.00%     20.24% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAdd                     0      0.00%     20.24% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAddAcc                  0      0.00%     20.24% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAlu                     0      0.00%     20.24% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCmp                     0      0.00%     20.24% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCvt                     0      0.00%     20.24% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMisc                    0      0.00%     20.24% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMult                    0      0.00%     20.24% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMultAcc                 0      0.00%     20.24% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShift                   0      0.00%     20.24% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShiftAcc                0      0.00%     20.24% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdDiv                     0      0.00%     20.24% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSqrt                    0      0.00%     20.24% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAdd                0      0.00%     20.24% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAlu                0      0.00%     20.24% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCmp                0      0.00%     20.24% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCvt                0      0.00%     20.24% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatDiv                0      0.00%     20.24% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMisc               0      0.00%     20.24% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMult               0      0.00%     20.24% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMultAcc            0      0.00%     20.24% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatSqrt               0      0.00%     20.24% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAdd               0      0.00%     20.24% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAlu               0      0.00%     20.24% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceCmp               0      0.00%     20.24% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceAdd            0      0.00%     20.24% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceCmp            0      0.00%     20.24% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAes                     0      0.00%     20.24% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAesMix                  0      0.00%     20.24% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash                0      0.00%     20.24% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash2               0      0.00%     20.24% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash              0      0.00%     20.24% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash2             0      0.00%     20.24% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma2               0      0.00%     20.24% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma3               0      0.00%     20.24% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdPredAlu                 0      0.00%     20.24% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemRead                424449     70.42%     90.65% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemWrite                56326      9.34%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemWrite               4      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.int_alu_accesses              21698465                       # Number of integer alu accesses
system.cpu1.iq.int_inst_queue_reads         161113743                       # Number of integer instruction queue reads
system.cpu1.iq.int_inst_queue_wakeup_accesses     21541019                       # Number of integer instruction queue wakeup accesses
system.cpu1.iq.int_inst_queue_writes         28545928                       # Number of integer instruction queue writes
system.cpu1.iq.iqInstsAdded                  22300474                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu1.iq.iqInstsIssued                 22114369                       # Number of instructions issued
system.cpu1.iq.iqNonSpecInstsAdded            1850213                       # Number of non-speculative instructions added to the IQ
system.cpu1.iq.iqSquashedInstsExamined        4394985                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu1.iq.iqSquashedInstsIssued            35239                       # Number of squashed instructions issued
system.cpu1.iq.iqSquashedNonSpecRemoved        321982                       # Number of squashed non-spec instructions that were removed
system.cpu1.iq.iqSquashedOperandsExamined      2694964                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu1.iq.issued_per_cycle::samples    116247040                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::mean        0.190236                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::stdev       0.641335                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::0          102572609     88.24%     88.24% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::1            8963729      7.71%     95.95% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::2            2711954      2.33%     98.28% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::3             914517      0.79%     99.07% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::4             735070      0.63%     99.70% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::5             135463      0.12%     99.82% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::6             156979      0.14%     99.95% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::7              30040      0.03%     99.98% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::8              26679      0.02%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::total      116247040                       # Number of insts issued each cycle
system.cpu1.iq.rate                          0.189216                       # Inst issue rate
system.cpu1.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu1.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu1.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu1.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.memDep0.conflictingLoads          3904882                       # Number of conflicting loads.
system.cpu1.memDep0.conflictingStores          477997                       # Number of conflicting stores.
system.cpu1.memDep0.insertedLoads             6553016                       # Number of loads inserted to the mem dependence unit.
system.cpu1.memDep0.insertedStores            2123251                       # Number of stores inserted to the mem dependence unit.
system.cpu1.misc_regfile_reads                    200                       # number of misc regfile reads
system.cpu1.numCycles                       116873621                       # number of cpu cycles simulated
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.quiesceCycles                   920198800                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu1.rename.BlockCycles               90621139                       # Number of cycles rename is blocking
system.cpu1.rename.CommittedMaps             13167083                       # Number of HB maps that are committed
system.cpu1.rename.IQFullEvents               2804101                       # Number of times rename has blocked due to IQ full
system.cpu1.rename.IdleCycles                 5047948                       # Number of cycles rename is idle
system.cpu1.rename.LQFullEvents                711777                       # Number of times rename has blocked due to LQ full
system.cpu1.rename.ROBFullEvents                 4747                       # Number of times rename has blocked due to ROB full
system.cpu1.rename.RenameLookups             31498424                       # Number of register rename lookups that rename has made
system.cpu1.rename.RenamedInsts              25210597                       # Number of instructions processed by rename
system.cpu1.rename.RenamedOperands           16834656                       # Number of destination operands rename has renamed
system.cpu1.rename.RunCycles                 10539499                       # Number of cycles rename is running
system.cpu1.rename.SQFullEvents               5897655                       # Number of times rename has blocked due to SQ full
system.cpu1.rename.SquashCycles                376813                       # Number of cycles rename is squashing
system.cpu1.rename.UnblockCycles              9632431                       # Number of cycles rename is unblocking
system.cpu1.rename.UndoneMaps                 3667573                       # Number of HB maps that are undone due to squashing
system.cpu1.rename.fp_rename_lookups               12                       # Number of floating rename lookups
system.cpu1.rename.int_rename_lookups        31498412                       # Number of integer rename lookups
system.cpu1.rename.serializeStallCycles         29210                       # count of cycles rename stalled for serializing inst
system.cpu1.rename.serializingInsts               807                       # count of serializing insts renamed
system.cpu1.rename.skidInsts                  6192763                       # count of insts added to the skid buffer
system.cpu1.rename.tempSerializingInsts           806                       # count of temporary serializing insts renamed
system.cpu1.rob.rob_reads                   139093664                       # The number of ROB reads
system.cpu1.rob.rob_writes                   49109128                       # The number of ROB writes
system.cpu1.timesIdled                          12949                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu2.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu2.branchPred.BTBHitPct            71.874759                       # BTB Hit Percentage
system.cpu2.branchPred.BTBHits                2484990                       # Number of BTB hits
system.cpu2.branchPred.BTBLookups             3457389                       # Number of BTB lookups
system.cpu2.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu2.branchPred.condIncorrect           434350                       # Number of conditional branches incorrect
system.cpu2.branchPred.condPredicted          4768789                       # Number of conditional branches predicted
system.cpu2.branchPred.indirectHits             99258                       # Number of indirect target hits.
system.cpu2.branchPred.indirectLookups         144359                       # Number of indirect predictor lookups.
system.cpu2.branchPred.indirectMisses           45101                       # Number of indirect misses.
system.cpu2.branchPred.lookups                5216446                       # Number of BP lookups
system.cpu2.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu2.branchPredindirectMispredicted         2577                       # Number of mispredicted indirect branches.
system.cpu2.commit.amos                        509179                       # Number of atomic instructions committed
system.cpu2.commit.branchMispredicts           257923                       # The number of times a branch was mispredicted
system.cpu2.commit.branches                   3647319                       # Number of branches committed
system.cpu2.commit.bw_lim_events               442409                       # number cycles where commit BW limit reached
system.cpu2.commit.commitNonSpecStalls        1528229                       # The number of times commit has been forced to stall to communicate backwards
system.cpu2.commit.commitSquashedInsts        3650051                       # The number of squashed insts skipped by commit
system.cpu2.commit.committedInsts            16505648                       # Number of instructions committed
system.cpu2.commit.committedOps              17015036                       # Number of ops (including micro ops) committed
system.cpu2.commit.committed_per_cycle::samples    113826714                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::mean     0.149482                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::stdev     0.771435                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::0    106775512     93.81%     93.81% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::1      3524297      3.10%     96.90% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::2      1196668      1.05%     97.95% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::3      1094076      0.96%     98.91% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::4       231382      0.20%     99.12% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::5        86890      0.08%     99.19% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::6       412435      0.36%     99.56% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::7        63045      0.06%     99.61% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::8       442409      0.39%    100.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::total    113826714                       # Number of insts commited each cycle
system.cpu2.commit.fp_insts                        12                       # Number of committed floating point instructions.
system.cpu2.commit.function_calls              174070                       # Number of function calls committed.
system.cpu2.commit.int_insts                 15893397                       # Number of committed integer instructions.
system.cpu2.commit.loads                      4697267                       # Number of loads committed
system.cpu2.commit.membars                    1018439                       # Number of memory barriers committed
system.cpu2.commit.op_class_0::No_OpClass      1018439      5.99%      5.99% # Class of committed instruction
system.cpu2.commit.op_class_0::IntAlu         9796913     57.58%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::IntMult             42      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::IntDiv              84      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatAdd             0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCmp             0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCvt             0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMult            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMultAcc            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatDiv             0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMisc            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatSqrt            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAdd              0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAddAcc            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAlu              0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCmp              0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCvt              0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMisc             0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMult             0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMultAcc            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShift            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShiftAcc            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdDiv              0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSqrt             0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAdd            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAlu            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCmp            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCvt            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatDiv            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMisc            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMult            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMultAcc            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatSqrt            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAdd            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAlu            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceCmp            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAes              0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAesMix            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash2            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash2            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma2            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma3            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdPredAlu            0      0.00%     63.56% # Class of committed instruction
system.cpu2.commit.op_class_0::MemRead        5206446     30.60%     94.16% # Class of committed instruction
system.cpu2.commit.op_class_0::MemWrite        993100      5.84%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemWrite           12      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::total         17015036                       # Class of committed instruction
system.cpu2.commit.refs                       6199558                       # Number of memory references committed
system.cpu2.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu2.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu2.committedInsts                   16505648                       # Number of Instructions Simulated
system.cpu2.committedOps                     17015036                       # Number of Ops (including micro ops) Simulated
system.cpu2.cpi                              6.947592                       # CPI: Cycles Per Instruction
system.cpu2.cpi_total                        6.947592                       # CPI: Total CPI of All Threads
system.cpu2.decode.BlockedCycles            101528982                       # Number of cycles decode is blocked
system.cpu2.decode.BranchMispred               179119                       # Number of times decode detected a branch misprediction
system.cpu2.decode.BranchResolved             2285300                       # Number of times decode resolved a branch
system.cpu2.decode.DecodedInsts              21838592                       # Number of instructions handled by decode
system.cpu2.decode.IdleCycles                 3522256                       # Number of cycles decode is idle
system.cpu2.decode.RunCycles                  8112559                       # Number of cycles decode is running
system.cpu2.decode.SquashCycles                258263                       # Number of cycles decode is squashing
system.cpu2.decode.SquashedInsts               312216                       # Number of squashed instructions handled by decode
system.cpu2.decode.UnblockCycles              1034054                       # Number of cycles decode is unblocking
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.fetch.Branches                    5216446                       # Number of branches that fetch encountered
system.cpu2.fetch.CacheLines                  3568071                       # Number of cache lines fetched
system.cpu2.fetch.Cycles                    110121562                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu2.fetch.IcacheSquashes                55857                       # Number of outstanding Icache misses that were squashed
system.cpu2.fetch.IcacheWaitRetryStallCycles           16                       # Number of stall cycles due to full MSHR
system.cpu2.fetch.Insts                      23852383                       # Number of instructions fetch has processed
system.cpu2.fetch.MiscStallCycles                   2                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu2.fetch.SquashCycles                 869380                       # Number of cycles fetch has spent squashing
system.cpu2.fetch.branchRate                 0.045489                       # Number of branch fetches per cycle
system.cpu2.fetch.icacheStallCycles           3899844                       # Number of cycles fetch is stalled on an Icache miss
system.cpu2.fetch.predictedBranches           2584248                       # Number of branches that fetch has predicted taken
system.cpu2.fetch.rate                       0.208001                       # Number of inst fetches per cycle
system.cpu2.fetch.rateDist::samples         114456114                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::mean             0.214917                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::stdev            0.669769                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::0                99558968     86.98%     86.98% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::1                 9014709      7.88%     94.86% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::2                 3566780      3.12%     97.98% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::3                 1502755      1.31%     99.29% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::4                  423572      0.37%     99.66% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::5                   88515      0.08%     99.74% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::6                  300642      0.26%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::7                      12      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::8                     161      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::total           114456114                       # Number of instructions fetched each cycle (Total)
system.cpu2.fp_regfile_reads                       12                       # number of floating regfile reads
system.cpu2.idleCycles                         218392                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu2.iew.branchMispredicts              273118                       # Number of branch mispredicts detected at execute
system.cpu2.iew.exec_branches                 4134380                       # Number of branches executed
system.cpu2.iew.exec_nop                            0                       # number of nop insts executed
system.cpu2.iew.exec_rate                    0.162516                       # Inst execution rate
system.cpu2.iew.exec_refs                     6654468                       # number of memory reference insts executed
system.cpu2.iew.exec_stores                   1526811                       # Number of stores executed
system.cpu2.iew.exec_swp                            0                       # number of swp insts executed
system.cpu2.iew.iewBlockCycles               87253764                       # Number of cycles IEW is blocking
system.cpu2.iew.iewDispLoadInsts              5724182                       # Number of dispatched load instructions
system.cpu2.iew.iewDispNonSpecInsts            596459                       # Number of dispatched non-speculative instructions
system.cpu2.iew.iewDispSquashedInsts           343237                       # Number of squashed instructions skipped by dispatch
system.cpu2.iew.iewDispStoreInsts             1731063                       # Number of dispatched store instructions
system.cpu2.iew.iewDispatchedInsts           20660850                       # Number of instructions dispatched to IQ
system.cpu2.iew.iewExecLoadInsts              5127657                       # Number of load instructions executed
system.cpu2.iew.iewExecSquashedInsts           168370                       # Number of squashed instructions skipped in execute
system.cpu2.iew.iewExecutedInsts             18636472                       # Number of executed instructions
system.cpu2.iew.iewIQFullEvents                426515                       # Number of times the IQ has become full, causing a stall
system.cpu2.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu2.iew.iewLSQFullEvents               899471                       # Number of times the LSQ has become full, causing a stall
system.cpu2.iew.iewSquashCycles                258263                       # Number of cycles IEW is squashing
system.cpu2.iew.iewUnblockCycles              1905431                       # Number of cycles IEW is unblocking
system.cpu2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu2.iew.lsq.thread0.cacheBlocked        17381                       # Number of times an access to memory failed due to the cache being blocked
system.cpu2.iew.lsq.thread0.forwLoads          106755                       # Number of loads that had data forwarded from stores
system.cpu2.iew.lsq.thread0.ignoredResponses         4025                       # Number of memory responses ignored because the instruction is squashed
system.cpu2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu2.iew.lsq.thread0.memOrderViolation          215                       # Number of memory ordering violations
system.cpu2.iew.lsq.thread0.rescheduledLoads          573                       # Number of loads that were rescheduled
system.cpu2.iew.lsq.thread0.squashedLoads      1026915                       # Number of loads squashed
system.cpu2.iew.lsq.thread0.squashedStores       228772                       # Number of stores squashed
system.cpu2.iew.memOrderViolationEvents           215                       # Number of memory order violations
system.cpu2.iew.predictedNotTakenIncorrect        99761                       # Number of branches that were predicted not taken incorrectly
system.cpu2.iew.predictedTakenIncorrect        173357                       # Number of branches that were predicted taken incorrectly
system.cpu2.iew.wb_consumers                 10818987                       # num instructions consuming a value
system.cpu2.iew.wb_count                     18457872                       # cumulative count of insts written-back
system.cpu2.iew.wb_fanout                    0.850691                       # average fanout of values written-back
system.cpu2.iew.wb_producers                  9203617                       # num instructions producing a value
system.cpu2.iew.wb_rate                      0.160959                       # insts written-back per cycle
system.cpu2.iew.wb_sent                      18462965                       # cumulative count of insts sent to commit
system.cpu2.int_regfile_reads                23123427                       # number of integer regfile reads
system.cpu2.int_regfile_writes               12393857                       # number of integer regfile writes
system.cpu2.ipc                              0.143935                       # IPC: Instructions Per Cycle
system.cpu2.ipc_total                        0.143935                       # IPC: Total IPC of All Threads
system.cpu2.iq.FU_type_0::No_OpClass          1018644      5.42%      5.42% # Type of FU issued
system.cpu2.iq.FU_type_0::IntAlu             11090057     58.97%     64.39% # Type of FU issued
system.cpu2.iq.FU_type_0::IntMult                  44      0.00%     64.39% # Type of FU issued
system.cpu2.iq.FU_type_0::IntDiv                   86      0.00%     64.39% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatAdd                  0      0.00%     64.39% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCmp                  0      0.00%     64.39% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCvt                  0      0.00%     64.39% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMult                 0      0.00%     64.39% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMultAcc              0      0.00%     64.39% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatDiv                  0      0.00%     64.39% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMisc                 0      0.00%     64.39% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatSqrt                 0      0.00%     64.39% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAdd                   0      0.00%     64.39% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAddAcc                0      0.00%     64.39% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAlu                   0      0.00%     64.39% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCmp                   0      0.00%     64.39% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCvt                   0      0.00%     64.39% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMisc                  0      0.00%     64.39% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMult                  0      0.00%     64.39% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMultAcc               0      0.00%     64.39% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShift                 0      0.00%     64.39% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShiftAcc              0      0.00%     64.39% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdDiv                   0      0.00%     64.39% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSqrt                  0      0.00%     64.39% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAdd              0      0.00%     64.39% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAlu              0      0.00%     64.39% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCmp              0      0.00%     64.39% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCvt              0      0.00%     64.39% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatDiv              0      0.00%     64.39% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMisc             0      0.00%     64.39% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMult             0      0.00%     64.39% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     64.39% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatSqrt             0      0.00%     64.39% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAdd             0      0.00%     64.39% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAlu             0      0.00%     64.39% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceCmp             0      0.00%     64.39% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     64.39% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     64.39% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAes                   0      0.00%     64.39% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAesMix                0      0.00%     64.39% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash              0      0.00%     64.39% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash2             0      0.00%     64.39% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash            0      0.00%     64.39% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash2            0      0.00%     64.39% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma2             0      0.00%     64.39% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma3             0      0.00%     64.39% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdPredAlu               0      0.00%     64.39% # Type of FU issued
system.cpu2.iq.FU_type_0::MemRead             5672800     30.17%     94.56% # Type of FU issued
system.cpu2.iq.FU_type_0::MemWrite            1023199      5.44%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemWrite            12      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::total              18804842                       # Type of FU issued
system.cpu2.iq.fp_alu_accesses                     16                       # Number of floating point alu accesses
system.cpu2.iq.fp_inst_queue_reads                 28                       # Number of floating instruction queue reads
system.cpu2.iq.fp_inst_queue_wakeup_accesses           12                       # Number of floating instruction queue wakeup accesses
system.cpu2.iq.fp_inst_queue_writes                12                       # Number of floating instruction queue writes
system.cpu2.iq.fu_busy_cnt                     575190                       # FU busy when requested
system.cpu2.iq.fu_busy_rate                  0.030587                       # FU busy rate (busy events/executed inst)
system.cpu2.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntAlu                 116351     20.23%     20.23% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntMult                     0      0.00%     20.23% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntDiv                      0      0.00%     20.23% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatAdd                    0      0.00%     20.23% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCmp                    0      0.00%     20.23% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCvt                    0      0.00%     20.23% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMult                   0      0.00%     20.23% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMultAcc                0      0.00%     20.23% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatDiv                    0      0.00%     20.23% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMisc                   0      0.00%     20.23% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatSqrt                   0      0.00%     20.23% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAdd                     0      0.00%     20.23% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAddAcc                  0      0.00%     20.23% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAlu                     0      0.00%     20.23% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCmp                     0      0.00%     20.23% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCvt                     0      0.00%     20.23% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMisc                    0      0.00%     20.23% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMult                    0      0.00%     20.23% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMultAcc                 0      0.00%     20.23% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShift                   0      0.00%     20.23% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShiftAcc                0      0.00%     20.23% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdDiv                     0      0.00%     20.23% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSqrt                    0      0.00%     20.23% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAdd                0      0.00%     20.23% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAlu                0      0.00%     20.23% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCmp                0      0.00%     20.23% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCvt                0      0.00%     20.23% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatDiv                0      0.00%     20.23% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMisc               0      0.00%     20.23% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMult               0      0.00%     20.23% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMultAcc            0      0.00%     20.23% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatSqrt               0      0.00%     20.23% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAdd               0      0.00%     20.23% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAlu               0      0.00%     20.23% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceCmp               0      0.00%     20.23% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceAdd            0      0.00%     20.23% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceCmp            0      0.00%     20.23% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAes                     0      0.00%     20.23% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAesMix                  0      0.00%     20.23% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash                0      0.00%     20.23% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash2               0      0.00%     20.23% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash              0      0.00%     20.23% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash2             0      0.00%     20.23% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma2               0      0.00%     20.23% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma3               0      0.00%     20.23% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdPredAlu                 0      0.00%     20.23% # attempts to use FU when none available
system.cpu2.iq.fu_full::MemRead                409838     71.25%     91.48% # attempts to use FU when none available
system.cpu2.iq.fu_full::MemWrite                48997      8.52%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemWrite               4      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.int_alu_accesses              18361372                       # Number of integer alu accesses
system.cpu2.iq.int_inst_queue_reads         152682393                       # Number of integer instruction queue reads
system.cpu2.iq.int_inst_queue_wakeup_accesses     18457860                       # Number of integer instruction queue wakeup accesses
system.cpu2.iq.int_inst_queue_writes         24306803                       # Number of integer instruction queue writes
system.cpu2.iq.iqInstsAdded                  18850703                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu2.iq.iqInstsIssued                 18804842                       # Number of instructions issued
system.cpu2.iq.iqNonSpecInstsAdded            1810147                       # Number of non-speculative instructions added to the IQ
system.cpu2.iq.iqSquashedInstsExamined        3645813                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu2.iq.iqSquashedInstsIssued            41433                       # Number of squashed instructions issued
system.cpu2.iq.iqSquashedNonSpecRemoved        281918                       # Number of squashed non-spec instructions that were removed
system.cpu2.iq.iqSquashedOperandsExamined      2268149                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu2.iq.issued_per_cycle::samples    114456114                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::mean        0.164297                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::stdev       0.601413                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::0          102793815     89.81%     89.81% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::1            7796003      6.81%     96.62% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::2            2139740      1.87%     98.49% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::3             724929      0.63%     99.12% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::4             699940      0.61%     99.74% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::5             115936      0.10%     99.84% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::6             143190      0.13%     99.96% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::7              24496      0.02%     99.98% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::8              18065      0.02%    100.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::total      114456114                       # Number of insts issued each cycle
system.cpu2.iq.rate                          0.163985                       # Inst issue rate
system.cpu2.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu2.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu2.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu2.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.memDep0.conflictingLoads          3838537                       # Number of conflicting loads.
system.cpu2.memDep0.conflictingStores          492299                       # Number of conflicting stores.
system.cpu2.memDep0.insertedLoads             5724182                       # Number of loads inserted to the mem dependence unit.
system.cpu2.memDep0.insertedStores            1731063                       # Number of stores inserted to the mem dependence unit.
system.cpu2.misc_regfile_reads                    205                       # number of misc regfile reads
system.cpu2.numCycles                       114674506                       # number of cpu cycles simulated
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.quiesceCycles                   922398038                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu2.rename.BlockCycles               91925294                       # Number of cycles rename is blocking
system.cpu2.rename.CommittedMaps             11442233                       # Number of HB maps that are committed
system.cpu2.rename.IQFullEvents               2829794                       # Number of times rename has blocked due to IQ full
system.cpu2.rename.IdleCycles                 4065540                       # Number of cycles rename is idle
system.cpu2.rename.LQFullEvents                742017                       # Number of times rename has blocked due to LQ full
system.cpu2.rename.ROBFullEvents                 2107                       # Number of times rename has blocked due to ROB full
system.cpu2.rename.RenameLookups             26481811                       # Number of register rename lookups that rename has made
system.cpu2.rename.RenamedInsts              21425338                       # Number of instructions processed by rename
system.cpu2.rename.RenamedOperands           14449917                       # Number of destination operands rename has renamed
system.cpu2.rename.RunCycles                  8239466                       # Number of cycles rename is running
system.cpu2.rename.SQFullEvents               6185633                       # Number of times rename has blocked due to SQ full
system.cpu2.rename.SquashCycles                258263                       # Number of cycles rename is squashing
system.cpu2.rename.UnblockCycles              9937378                       # Number of cycles rename is unblocking
system.cpu2.rename.UndoneMaps                 3007684                       # Number of HB maps that are undone due to squashing
system.cpu2.rename.fp_rename_lookups               12                       # Number of floating rename lookups
system.cpu2.rename.int_rename_lookups        26481799                       # Number of integer rename lookups
system.cpu2.rename.serializeStallCycles         30173                       # count of cycles rename stalled for serializing inst
system.cpu2.rename.serializingInsts               817                       # count of serializing insts renamed
system.cpu2.rename.skidInsts                  6267647                       # count of insts added to the skid buffer
system.cpu2.rename.tempSerializingInsts           818                       # count of temporary serializing insts renamed
system.cpu2.rob.rob_reads                   134048390                       # The number of ROB reads
system.cpu2.rob.rob_writes                   41959839                       # The number of ROB writes
system.cpu2.timesIdled                           4621                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu3.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu3.branchPred.BTBHitPct            73.532160                       # BTB Hit Percentage
system.cpu3.branchPred.BTBHits                2212543                       # Number of BTB hits
system.cpu3.branchPred.BTBLookups             3008946                       # Number of BTB lookups
system.cpu3.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu3.branchPred.condIncorrect           402473                       # Number of conditional branches incorrect
system.cpu3.branchPred.condPredicted          3863001                       # Number of conditional branches predicted
system.cpu3.branchPred.indirectHits            118751                       # Number of indirect target hits.
system.cpu3.branchPred.indirectLookups         204482                       # Number of indirect predictor lookups.
system.cpu3.branchPred.indirectMisses           85731                       # Number of indirect misses.
system.cpu3.branchPred.lookups                4348502                       # Number of BP lookups
system.cpu3.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu3.branchPredindirectMispredicted         1269                       # Number of mispredicted indirect branches.
system.cpu3.commit.amos                        509164                       # Number of atomic instructions committed
system.cpu3.commit.branchMispredicts           233789                       # The number of times a branch was mispredicted
system.cpu3.commit.branches                   3470766                       # Number of branches committed
system.cpu3.commit.bw_lim_events               370756                       # number cycles where commit BW limit reached
system.cpu3.commit.commitNonSpecStalls        1528204                       # The number of times commit has been forced to stall to communicate backwards
system.cpu3.commit.commitSquashedInsts        2234353                       # The number of squashed insts skipped by commit
system.cpu3.commit.committedInsts            15861069                       # Number of instructions committed
system.cpu3.commit.committedOps              16370423                       # Number of ops (including micro ops) committed
system.cpu3.commit.committed_per_cycle::samples    107413683                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::mean     0.152405                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::stdev     0.772671                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::0    100588405     93.65%     93.65% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::1      3404318      3.17%     96.82% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::2      1184991      1.10%     97.92% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::3      1037228      0.97%     98.88% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::4       216046      0.20%     99.09% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::5        77737      0.07%     99.16% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::6       473892      0.44%     99.60% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::7        60310      0.06%     99.65% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::8       370756      0.35%    100.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::total    107413683                       # Number of insts commited each cycle
system.cpu3.commit.fp_insts                        12                       # Number of committed floating point instructions.
system.cpu3.commit.function_calls              151228                       # Number of function calls committed.
system.cpu3.commit.int_insts                 15255246                       # Number of committed integer instructions.
system.cpu3.commit.loads                      4568755                       # Number of loads committed
system.cpu3.commit.membars                    1018392                       # Number of memory barriers committed
system.cpu3.commit.op_class_0::No_OpClass      1018392      6.22%      6.22% # Class of committed instruction
system.cpu3.commit.op_class_0::IntAlu         9354162     57.14%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::IntMult             42      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::IntDiv              84      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatAdd             0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCmp             0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCvt             0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMult            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMultAcc            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatDiv             0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMisc            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatSqrt            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAdd              0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAddAcc            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAlu              0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCmp              0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCvt              0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMisc             0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMult             0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMultAcc            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShift            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShiftAcc            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdDiv              0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSqrt             0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAdd            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAlu            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCmp            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCvt            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatDiv            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMisc            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMult            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMultAcc            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatSqrt            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAdd            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAlu            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceCmp            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAes              0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAesMix            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash2            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash2            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma2            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma3            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdPredAlu            0      0.00%     63.36% # Class of committed instruction
system.cpu3.commit.op_class_0::MemRead        5077919     31.02%     94.38% # Class of committed instruction
system.cpu3.commit.op_class_0::MemWrite        919812      5.62%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemWrite           12      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::total         16370423                       # Class of committed instruction
system.cpu3.commit.refs                       5997743                       # Number of memory references committed
system.cpu3.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu3.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu3.committedInsts                   15861069                       # Number of Instructions Simulated
system.cpu3.committedOps                     16370423                       # Number of Ops (including micro ops) Simulated
system.cpu3.cpi                              6.807913                       # CPI: Cycles Per Instruction
system.cpu3.cpi_total                        6.807913                       # CPI: Total CPI of All Threads
system.cpu3.decode.BlockedCycles             97174278                       # Number of cycles decode is blocked
system.cpu3.decode.BranchMispred               169601                       # Number of times decode detected a branch misprediction
system.cpu3.decode.BranchResolved             2117355                       # Number of times decode resolved a branch
system.cpu3.decode.DecodedInsts              19793990                       # Number of instructions handled by decode
system.cpu3.decode.IdleCycles                 3034555                       # Number of cycles decode is idle
system.cpu3.decode.RunCycles                  6218581                       # Number of cycles decode is running
system.cpu3.decode.SquashCycles                234097                       # Number of cycles decode is squashing
system.cpu3.decode.SquashedInsts               311741                       # Number of squashed instructions handled by decode
system.cpu3.decode.UnblockCycles              1184933                       # Number of cycles decode is unblocking
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.fetch.Branches                    4348502                       # Number of branches that fetch encountered
system.cpu3.fetch.CacheLines                  3174561                       # Number of cache lines fetched
system.cpu3.fetch.Cycles                    104070088                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu3.fetch.IcacheSquashes                47240                       # Number of outstanding Icache misses that were squashed
system.cpu3.fetch.Insts                      20308376                       # Number of instructions fetch has processed
system.cpu3.fetch.MiscStallCycles                   1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu3.fetch.SquashCycles                 805562                       # Number of cycles fetch has spent squashing
system.cpu3.fetch.branchRate                 0.040271                       # Number of branch fetches per cycle
system.cpu3.fetch.icacheStallCycles           3373574                       # Number of cycles fetch is stalled on an Icache miss
system.cpu3.fetch.predictedBranches           2331294                       # Number of branches that fetch has predicted taken
system.cpu3.fetch.rate                       0.188074                       # Number of inst fetches per cycle
system.cpu3.fetch.rateDist::samples         107846444                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::mean             0.193043                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::stdev            0.625345                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::0                95213577     88.29%     88.29% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::1                 7579043      7.03%     95.31% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::2                 2873025      2.66%     97.98% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::3                 1535200      1.42%     99.40% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::4                  450448      0.42%     99.82% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::5                   84829      0.08%     99.90% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::6                  110118      0.10%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::7                      10      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::8                     194      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::total           107846444                       # Number of instructions fetched each cycle (Total)
system.cpu3.fp_regfile_reads                       12                       # number of floating regfile reads
system.cpu3.idleCycles                         134327                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu3.iew.branchMispredicts              246561                       # Number of branch mispredicts detected at execute
system.cpu3.iew.exec_branches                 3776729                       # Number of branches executed
system.cpu3.iew.exec_nop                            0                       # number of nop insts executed
system.cpu3.iew.exec_rate                    0.164586                       # Inst execution rate
system.cpu3.iew.exec_refs                     6415038                       # number of memory reference insts executed
system.cpu3.iew.exec_stores                   1442022                       # Number of stores executed
system.cpu3.iew.exec_swp                            0                       # number of swp insts executed
system.cpu3.iew.iewBlockCycles               81859193                       # Number of cycles IEW is blocking
system.cpu3.iew.iewDispLoadInsts              4981756                       # Number of dispatched load instructions
system.cpu3.iew.iewDispNonSpecInsts            510076                       # Number of dispatched non-speculative instructions
system.cpu3.iew.iewDispSquashedInsts           397026                       # Number of squashed instructions skipped by dispatch
system.cpu3.iew.iewDispStoreInsts             1460846                       # Number of dispatched store instructions
system.cpu3.iew.iewDispatchedInsts           18601176                       # Number of instructions dispatched to IQ
system.cpu3.iew.iewExecLoadInsts              4973016                       # Number of load instructions executed
system.cpu3.iew.iewExecSquashedInsts           300789                       # Number of squashed instructions skipped in execute
system.cpu3.iew.iewExecutedInsts             17772124                       # Number of executed instructions
system.cpu3.iew.iewIQFullEvents                425366                       # Number of times the IQ has become full, causing a stall
system.cpu3.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu3.iew.iewLSQFullEvents               907201                       # Number of times the LSQ has become full, causing a stall
system.cpu3.iew.iewSquashCycles                234097                       # Number of cycles IEW is squashing
system.cpu3.iew.iewUnblockCycles              1963473                       # Number of cycles IEW is unblocking
system.cpu3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu3.iew.lsq.thread0.cacheBlocked        15652                       # Number of times an access to memory failed due to the cache being blocked
system.cpu3.iew.lsq.thread0.forwLoads           93376                       # Number of loads that had data forwarded from stores
system.cpu3.iew.lsq.thread0.ignoredResponses         2167                       # Number of memory responses ignored because the instruction is squashed
system.cpu3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu3.iew.lsq.thread0.memOrderViolation          115                       # Number of memory ordering violations
system.cpu3.iew.lsq.thread0.rescheduledLoads          151                       # Number of loads that were rescheduled
system.cpu3.iew.lsq.thread0.squashedLoads       413001                       # Number of loads squashed
system.cpu3.iew.lsq.thread0.squashedStores        31858                       # Number of stores squashed
system.cpu3.iew.memOrderViolationEvents           115                       # Number of memory order violations
system.cpu3.iew.predictedNotTakenIncorrect        43468                       # Number of branches that were predicted not taken incorrectly
system.cpu3.iew.predictedTakenIncorrect        203093                       # Number of branches that were predicted taken incorrectly
system.cpu3.iew.wb_consumers                 10466868                       # num instructions consuming a value
system.cpu3.iew.wb_count                     17617996                       # cumulative count of insts written-back
system.cpu3.iew.wb_fanout                    0.847632                       # average fanout of values written-back
system.cpu3.iew.wb_producers                  8872057                       # num instructions producing a value
system.cpu3.iew.wb_rate                      0.163159                       # insts written-back per cycle
system.cpu3.iew.wb_sent                      17623023                       # cumulative count of insts sent to commit
system.cpu3.int_regfile_reads                21802281                       # number of integer regfile reads
system.cpu3.int_regfile_writes               11988643                       # number of integer regfile writes
system.cpu3.ipc                              0.146888                       # IPC: Instructions Per Cycle
system.cpu3.ipc_total                        0.146888                       # IPC: Total IPC of All Threads
system.cpu3.iq.FU_type_0::No_OpClass          1018613      5.64%      5.64% # Type of FU issued
system.cpu3.iq.FU_type_0::IntAlu             10603416     58.67%     64.31% # Type of FU issued
system.cpu3.iq.FU_type_0::IntMult                  45      0.00%     64.31% # Type of FU issued
system.cpu3.iq.FU_type_0::IntDiv                   84      0.00%     64.31% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatAdd                  0      0.00%     64.31% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCmp                  0      0.00%     64.31% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCvt                  0      0.00%     64.31% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMult                 0      0.00%     64.31% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMultAcc              0      0.00%     64.31% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatDiv                  0      0.00%     64.31% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMisc                 0      0.00%     64.31% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatSqrt                 0      0.00%     64.31% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAdd                   0      0.00%     64.31% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAddAcc                0      0.00%     64.31% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAlu                   0      0.00%     64.31% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCmp                   0      0.00%     64.31% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCvt                   0      0.00%     64.31% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMisc                  0      0.00%     64.31% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMult                  0      0.00%     64.31% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMultAcc               0      0.00%     64.31% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShift                 0      0.00%     64.31% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShiftAcc              0      0.00%     64.31% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdDiv                   0      0.00%     64.31% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSqrt                  0      0.00%     64.31% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAdd              0      0.00%     64.31% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAlu              0      0.00%     64.31% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCmp              0      0.00%     64.31% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCvt              0      0.00%     64.31% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatDiv              0      0.00%     64.31% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMisc             0      0.00%     64.31% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMult             0      0.00%     64.31% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     64.31% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatSqrt             0      0.00%     64.31% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAdd             0      0.00%     64.31% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAlu             0      0.00%     64.31% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceCmp             0      0.00%     64.31% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     64.31% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     64.31% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAes                   0      0.00%     64.31% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAesMix                0      0.00%     64.31% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash              0      0.00%     64.31% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash2             0      0.00%     64.31% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash            0      0.00%     64.31% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash2            0      0.00%     64.31% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma2             0      0.00%     64.31% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma3             0      0.00%     64.31% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdPredAlu               0      0.00%     64.31% # Type of FU issued
system.cpu3.iq.FU_type_0::MemRead             5514222     30.51%     94.82% # Type of FU issued
system.cpu3.iq.FU_type_0::MemWrite             936521      5.18%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemWrite            12      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::total              18072913                       # Type of FU issued
system.cpu3.iq.fp_alu_accesses                     16                       # Number of floating point alu accesses
system.cpu3.iq.fp_inst_queue_reads                 28                       # Number of floating instruction queue reads
system.cpu3.iq.fp_inst_queue_wakeup_accesses           12                       # Number of floating instruction queue wakeup accesses
system.cpu3.iq.fp_inst_queue_writes                12                       # Number of floating instruction queue writes
system.cpu3.iq.fu_busy_cnt                     577558                       # FU busy when requested
system.cpu3.iq.fu_busy_rate                  0.031957                       # FU busy rate (busy events/executed inst)
system.cpu3.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntAlu                 122605     21.23%     21.23% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntMult                     0      0.00%     21.23% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntDiv                      0      0.00%     21.23% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatAdd                    0      0.00%     21.23% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCmp                    0      0.00%     21.23% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCvt                    0      0.00%     21.23% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMult                   0      0.00%     21.23% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMultAcc                0      0.00%     21.23% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatDiv                    0      0.00%     21.23% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMisc                   0      0.00%     21.23% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatSqrt                   0      0.00%     21.23% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAdd                     0      0.00%     21.23% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAddAcc                  0      0.00%     21.23% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAlu                     0      0.00%     21.23% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCmp                     0      0.00%     21.23% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCvt                     0      0.00%     21.23% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMisc                    0      0.00%     21.23% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMult                    0      0.00%     21.23% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMultAcc                 0      0.00%     21.23% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShift                   0      0.00%     21.23% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShiftAcc                0      0.00%     21.23% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdDiv                     0      0.00%     21.23% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSqrt                    0      0.00%     21.23% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAdd                0      0.00%     21.23% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAlu                0      0.00%     21.23% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCmp                0      0.00%     21.23% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCvt                0      0.00%     21.23% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatDiv                0      0.00%     21.23% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMisc               0      0.00%     21.23% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMult               0      0.00%     21.23% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMultAcc            0      0.00%     21.23% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatSqrt               0      0.00%     21.23% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAdd               0      0.00%     21.23% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAlu               0      0.00%     21.23% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceCmp               0      0.00%     21.23% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceAdd            0      0.00%     21.23% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceCmp            0      0.00%     21.23% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAes                     0      0.00%     21.23% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAesMix                  0      0.00%     21.23% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash                0      0.00%     21.23% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash2               0      0.00%     21.23% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash              0      0.00%     21.23% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash2             0      0.00%     21.23% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma2               0      0.00%     21.23% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma3               0      0.00%     21.23% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdPredAlu                 0      0.00%     21.23% # attempts to use FU when none available
system.cpu3.iq.fu_full::MemRead                407052     70.48%     91.71% # attempts to use FU when none available
system.cpu3.iq.fu_full::MemWrite                47897      8.29%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemWrite               4      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.int_alu_accesses              17631842                       # Number of integer alu accesses
system.cpu3.iq.int_inst_queue_reads         144634446                       # Number of integer instruction queue reads
system.cpu3.iq.int_inst_queue_wakeup_accesses     17617984                       # Number of integer instruction queue wakeup accesses
system.cpu3.iq.int_inst_queue_writes         20832008                       # Number of integer instruction queue writes
system.cpu3.iq.iqInstsAdded                  17072586                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu3.iq.iqInstsIssued                 18072913                       # Number of instructions issued
system.cpu3.iq.iqNonSpecInstsAdded            1528590                       # Number of non-speculative instructions added to the IQ
system.cpu3.iq.iqSquashedInstsExamined        2230752                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu3.iq.iqSquashedInstsIssued            64646                       # Number of squashed instructions issued
system.cpu3.iq.iqSquashedNonSpecRemoved           386                       # Number of squashed non-spec instructions that were removed
system.cpu3.iq.iqSquashedOperandsExamined      1028913                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu3.iq.issued_per_cycle::samples    107846444                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::mean        0.167580                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::stdev       0.609758                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::0           96687125     89.65%     89.65% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::1            7446485      6.90%     96.56% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::2            2031781      1.88%     98.44% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::3             709303      0.66%     99.10% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::4             678747      0.63%     99.73% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::5             106221      0.10%     99.83% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::6             140222      0.13%     99.96% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::7              24948      0.02%     99.98% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::8              21612      0.02%    100.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::total      107846444                       # Number of insts issued each cycle
system.cpu3.iq.rate                          0.167372                       # Inst issue rate
system.cpu3.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu3.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu3.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu3.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.memDep0.conflictingLoads          3180263                       # Number of conflicting loads.
system.cpu3.memDep0.conflictingStores          357905                       # Number of conflicting stores.
system.cpu3.memDep0.insertedLoads             4981756                       # Number of loads inserted to the mem dependence unit.
system.cpu3.memDep0.insertedStores            1460846                       # Number of stores inserted to the mem dependence unit.
system.cpu3.misc_regfile_reads                    221                       # number of misc regfile reads
system.cpu3.numCycles                       107980771                       # number of cpu cycles simulated
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.quiesceCycles                   929091985                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu3.rename.BlockCycles               87118842                       # Number of cycles rename is blocking
system.cpu3.rename.CommittedMaps             11037114                       # Number of HB maps that are committed
system.cpu3.rename.IQFullEvents               3292145                       # Number of times rename has blocked due to IQ full
system.cpu3.rename.IdleCycles                 3611112                       # Number of cycles rename is idle
system.cpu3.rename.LQFullEvents                796546                       # Number of times rename has blocked due to LQ full
system.cpu3.rename.ROBFullEvents                  919                       # Number of times rename has blocked due to ROB full
system.cpu3.rename.RenameLookups             24020461                       # Number of register rename lookups that rename has made
system.cpu3.rename.RenamedInsts              19499885                       # Number of instructions processed by rename
system.cpu3.rename.RenamedOperands           13469775                       # Number of destination operands rename has renamed
system.cpu3.rename.RunCycles                  6474602                       # Number of cycles rename is running
system.cpu3.rename.SQFullEvents               6078100                       # Number of times rename has blocked due to SQ full
system.cpu3.rename.SquashCycles                234097                       # Number of cycles rename is squashing
system.cpu3.rename.UnblockCycles             10376311                       # Number of cycles rename is unblocking
system.cpu3.rename.UndoneMaps                 2432661                       # Number of HB maps that are undone due to squashing
system.cpu3.rename.fp_rename_lookups               12                       # Number of floating rename lookups
system.cpu3.rename.int_rename_lookups        24020449                       # Number of integer rename lookups
system.cpu3.rename.serializeStallCycles         31480                       # count of cycles rename stalled for serializing inst
system.cpu3.rename.serializingInsts               901                       # count of serializing insts renamed
system.cpu3.rename.skidInsts                  7194038                       # count of insts added to the skid buffer
system.cpu3.rename.tempSerializingInsts           899                       # count of temporary serializing insts renamed
system.cpu3.rob.rob_reads                   125646416                       # The number of ROB reads
system.cpu3.rob.rob_writes                   37642979                       # The number of ROB writes
system.cpu3.timesIdled                           2368                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests      2341746                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests       4641238                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests       311176                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops        46288                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests     27401148                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops      1901895                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests     54927407                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops        1948183                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 518545236500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp             835037                       # Transaction distribution
system.membus.trans_dist::WritebackDirty      1574894                       # Transaction distribution
system.membus.trans_dist::CleanEvict           724482                       # Transaction distribution
system.membus.trans_dist::UpgradeReq              926                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq            554                       # Transaction distribution
system.membus.trans_dist::ReadExReq           1505253                       # Transaction distribution
system.membus.trans_dist::ReadExResp          1505211                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq        835037                       # Transaction distribution
system.membus.trans_dist::InvalidateReq            91                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port      6981485                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                6981485                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port    250569088                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               250569088                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                             1379                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           2341861                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 2341861    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total             2341861                       # Request fanout histogram
system.membus.respLayer1.occupancy        12564673250                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              2.4                       # Layer utilization (%)
system.membus.reqLayer0.occupancy         11626044006                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               2.2                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.cpu2.numPwrStateTransitions                255                       # Number of power state transitions
system.cpu2.pwrStateClkGateDist::samples          128                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::mean    3600501441.406250                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::stdev   21611226262.987240                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::1000-5e+10          125     97.66%     97.66% # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::5e+10-1e+11            1      0.78%     98.44% # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::1e+11-1.5e+11            1      0.78%     99.22% # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::2e+11-2.5e+11            1      0.78%    100.00% # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::min_value         6500                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::max_value 211617377000                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::total            128                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateResidencyTicks::ON    57681052000                       # Cumulative time (in ticks) in various power states
system.cpu2.pwrStateResidencyTicks::CLK_GATED 460864184500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.pwrStateResidencyTicks::UNDEFINED 518545236500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.demand_hits::.cpu2.inst      3562119                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total         3562119                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::.cpu2.inst      3562119                       # number of overall hits
system.cpu2.icache.overall_hits::total        3562119                       # number of overall hits
system.cpu2.icache.demand_misses::.cpu2.inst         5952                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total          5952                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::.cpu2.inst         5952                       # number of overall misses
system.cpu2.icache.overall_misses::total         5952                       # number of overall misses
system.cpu2.icache.demand_miss_latency::.cpu2.inst    227600999                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total    227600999                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::.cpu2.inst    227600999                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total    227600999                       # number of overall miss cycles
system.cpu2.icache.demand_accesses::.cpu2.inst      3568071                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total      3568071                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::.cpu2.inst      3568071                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total      3568071                       # number of overall (read+write) accesses
system.cpu2.icache.demand_miss_rate::.cpu2.inst     0.001668                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.001668                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::.cpu2.inst     0.001668                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.001668                       # miss rate for overall accesses
system.cpu2.icache.demand_avg_miss_latency::.cpu2.inst 38239.415155                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 38239.415155                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::.cpu2.inst 38239.415155                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 38239.415155                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs          210                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                2                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          105                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.writebacks::.writebacks         5288                       # number of writebacks
system.cpu2.icache.writebacks::total             5288                       # number of writebacks
system.cpu2.icache.demand_mshr_hits::.cpu2.inst          632                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total          632                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::.cpu2.inst          632                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total          632                       # number of overall MSHR hits
system.cpu2.icache.demand_mshr_misses::.cpu2.inst         5320                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total         5320                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::.cpu2.inst         5320                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total         5320                       # number of overall MSHR misses
system.cpu2.icache.demand_mshr_miss_latency::.cpu2.inst    203351000                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total    203351000                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::.cpu2.inst    203351000                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total    203351000                       # number of overall MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_rate::.cpu2.inst     0.001491                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.001491                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::.cpu2.inst     0.001491                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.001491                       # mshr miss rate for overall accesses
system.cpu2.icache.demand_avg_mshr_miss_latency::.cpu2.inst 38223.872180                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 38223.872180                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::.cpu2.inst 38223.872180                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 38223.872180                       # average overall mshr miss latency
system.cpu2.icache.replacements                  5288                       # number of replacements
system.cpu2.icache.ReadReq_hits::.cpu2.inst      3562119                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total        3562119                       # number of ReadReq hits
system.cpu2.icache.ReadReq_misses::.cpu2.inst         5952                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total         5952                       # number of ReadReq misses
system.cpu2.icache.ReadReq_miss_latency::.cpu2.inst    227600999                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total    227600999                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_accesses::.cpu2.inst      3568071                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total      3568071                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_miss_rate::.cpu2.inst     0.001668                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.001668                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_avg_miss_latency::.cpu2.inst 38239.415155                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 38239.415155                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_mshr_hits::.cpu2.inst          632                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total          632                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::.cpu2.inst         5320                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total         5320                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::.cpu2.inst    203351000                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total    203351000                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::.cpu2.inst     0.001491                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.001491                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::.cpu2.inst 38223.872180                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 38223.872180                       # average ReadReq mshr miss latency
system.cpu2.icache.tags.pwrStateResidencyTicks::UNDEFINED 518545236500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.tagsinuse           31.978565                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs            3479380                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs             5288                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs           657.976551                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle        343877000                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.occ_blocks::.cpu2.inst    31.978565                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_percent::.cpu2.inst     0.999330                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::total     0.999330                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::0           15                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::3           14                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::4            3                       # Occupied blocks per task id
system.cpu2.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu2.icache.tags.tag_accesses          7141462                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses         7141462                       # Number of data accesses
system.cpu2.dcache.pwrStateResidencyTicks::UNDEFINED 518545236500                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.demand_hits::.cpu2.data      4611069                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total         4611069                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::.cpu2.data      4611069                       # number of overall hits
system.cpu2.dcache.overall_hits::total        4611069                       # number of overall hits
system.cpu2.dcache.demand_misses::.cpu2.data      1320316                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total       1320316                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::.cpu2.data      1320316                       # number of overall misses
system.cpu2.dcache.overall_misses::total      1320316                       # number of overall misses
system.cpu2.dcache.demand_miss_latency::.cpu2.data 184286218374                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total 184286218374                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::.cpu2.data 184286218374                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total 184286218374                       # number of overall miss cycles
system.cpu2.dcache.demand_accesses::.cpu2.data      5931385                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total      5931385                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::.cpu2.data      5931385                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total      5931385                       # number of overall (read+write) accesses
system.cpu2.dcache.demand_miss_rate::.cpu2.data     0.222598                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.222598                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::.cpu2.data     0.222598                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.222598                       # miss rate for overall accesses
system.cpu2.dcache.demand_avg_miss_latency::.cpu2.data 139577.357522                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 139577.357522                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::.cpu2.data 139577.357522                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 139577.357522                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs      1421143                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets        75141                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs            17609                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets           1159                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs    80.705492                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets    64.832614                       # average number of cycles each access was blocked
system.cpu2.dcache.writebacks::.writebacks       531439                       # number of writebacks
system.cpu2.dcache.writebacks::total           531439                       # number of writebacks
system.cpu2.dcache.demand_mshr_hits::.cpu2.data       994204                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total       994204                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::.cpu2.data       994204                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total       994204                       # number of overall MSHR hits
system.cpu2.dcache.demand_mshr_misses::.cpu2.data       326112                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total       326112                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::.cpu2.data       326112                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total       326112                       # number of overall MSHR misses
system.cpu2.dcache.demand_mshr_miss_latency::.cpu2.data  39264980831                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total  39264980831                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::.cpu2.data  39264980831                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total  39264980831                       # number of overall MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_rate::.cpu2.data     0.054981                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.054981                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::.cpu2.data     0.054981                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.054981                       # mshr miss rate for overall accesses
system.cpu2.dcache.demand_avg_mshr_miss_latency::.cpu2.data 120403.360904                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 120403.360904                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::.cpu2.data 120403.360904                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 120403.360904                       # average overall mshr miss latency
system.cpu2.dcache.replacements                531439                       # number of replacements
system.cpu2.dcache.ReadReq_hits::.cpu2.data      4154991                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total        4154991                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_misses::.cpu2.data       783688                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total       783688                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_miss_latency::.cpu2.data  83970390500                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total  83970390500                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_accesses::.cpu2.data      4938679                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total      4938679                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_miss_rate::.cpu2.data     0.158684                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.158684                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::.cpu2.data 107147.730347                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 107147.730347                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_mshr_hits::.cpu2.data       628241                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total       628241                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::.cpu2.data       155447                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total       155447                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::.cpu2.data  17433544500                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total  17433544500                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::.cpu2.data     0.031475                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.031475                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::.cpu2.data 112151.051484                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 112151.051484                       # average ReadReq mshr miss latency
system.cpu2.dcache.WriteReq_hits::.cpu2.data       456078                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total        456078                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_misses::.cpu2.data       536628                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total       536628                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_miss_latency::.cpu2.data 100315827874                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total 100315827874                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_accesses::.cpu2.data       992706                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total       992706                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_miss_rate::.cpu2.data     0.540571                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.540571                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_avg_miss_latency::.cpu2.data 186937.371650                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total 186937.371650                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_mshr_hits::.cpu2.data       365963                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::total       365963                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_misses::.cpu2.data       170665                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::total       170665                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_miss_latency::.cpu2.data  21831436331                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::total  21831436331                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_rate::.cpu2.data     0.171919                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::total     0.171919                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::.cpu2.data 127919.821469                       # average WriteReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::total 127919.821469                       # average WriteReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_hits::.cpu2.data          299                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total          299                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_misses::.cpu2.data          244                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_misses::total          244                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_miss_latency::.cpu2.data      5588500                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.LoadLockedReq_miss_latency::total      5588500                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.LoadLockedReq_accesses::.cpu2.data          543                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total          543                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_miss_rate::.cpu2.data     0.449355                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::total     0.449355                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::.cpu2.data 22903.688525                       # average LoadLockedReq miss latency
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::total 22903.688525                       # average LoadLockedReq miss latency
system.cpu2.dcache.LoadLockedReq_mshr_hits::.cpu2.data          171                       # number of LoadLockedReq MSHR hits
system.cpu2.dcache.LoadLockedReq_mshr_hits::total          171                       # number of LoadLockedReq MSHR hits
system.cpu2.dcache.LoadLockedReq_mshr_misses::.cpu2.data           73                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_misses::total           73                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::.cpu2.data       516000                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::total       516000                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::.cpu2.data     0.134438                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::total     0.134438                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu2.data  7068.493151                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::total  7068.493151                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.StoreCondReq_hits::.cpu2.data          198                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total          198                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_misses::.cpu2.data          165                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_misses::total          165                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_miss_latency::.cpu2.data       814000                       # number of StoreCondReq miss cycles
system.cpu2.dcache.StoreCondReq_miss_latency::total       814000                       # number of StoreCondReq miss cycles
system.cpu2.dcache.StoreCondReq_accesses::.cpu2.data          363                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total          363                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_miss_rate::.cpu2.data     0.454545                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::total     0.454545                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_avg_miss_latency::.cpu2.data  4933.333333                       # average StoreCondReq miss latency
system.cpu2.dcache.StoreCondReq_avg_miss_latency::total  4933.333333                       # average StoreCondReq miss latency
system.cpu2.dcache.StoreCondReq_mshr_misses::.cpu2.data          159                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_misses::total          159                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::.cpu2.data       690000                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::total       690000                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::.cpu2.data     0.438017                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::total     0.438017                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu2.data  4339.622642                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::total  4339.622642                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.StoreCondFailReq_miss_latency::.cpu2.data       556000                       # number of StoreCondFailReq miss cycles
system.cpu2.dcache.StoreCondFailReq_miss_latency::total       556000                       # number of StoreCondFailReq miss cycles
system.cpu2.dcache.StoreCondFailReq_avg_miss_latency::.cpu2.data          inf                       # average StoreCondFailReq miss latency
system.cpu2.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu2.dcache.StoreCondFailReq_mshr_miss_latency::.cpu2.data       521000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu2.dcache.StoreCondFailReq_mshr_miss_latency::total       521000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu2.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu2.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu2.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu2.dcache.SwapReq_hits::.cpu2.data       284820                       # number of SwapReq hits
system.cpu2.dcache.SwapReq_hits::total         284820                       # number of SwapReq hits
system.cpu2.dcache.SwapReq_misses::.cpu2.data       224359                       # number of SwapReq misses
system.cpu2.dcache.SwapReq_misses::total       224359                       # number of SwapReq misses
system.cpu2.dcache.SwapReq_miss_latency::.cpu2.data  20932294000                       # number of SwapReq miss cycles
system.cpu2.dcache.SwapReq_miss_latency::total  20932294000                       # number of SwapReq miss cycles
system.cpu2.dcache.SwapReq_accesses::.cpu2.data       509179                       # number of SwapReq accesses(hits+misses)
system.cpu2.dcache.SwapReq_accesses::total       509179                       # number of SwapReq accesses(hits+misses)
system.cpu2.dcache.SwapReq_miss_rate::.cpu2.data     0.440629                       # miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_miss_rate::total     0.440629                       # miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_avg_miss_latency::.cpu2.data 93298.214023                       # average SwapReq miss latency
system.cpu2.dcache.SwapReq_avg_miss_latency::total 93298.214023                       # average SwapReq miss latency
system.cpu2.dcache.SwapReq_mshr_misses::.cpu2.data       224359                       # number of SwapReq MSHR misses
system.cpu2.dcache.SwapReq_mshr_misses::total       224359                       # number of SwapReq MSHR misses
system.cpu2.dcache.SwapReq_mshr_miss_latency::.cpu2.data  20707935000                       # number of SwapReq MSHR miss cycles
system.cpu2.dcache.SwapReq_mshr_miss_latency::total  20707935000                       # number of SwapReq MSHR miss cycles
system.cpu2.dcache.SwapReq_mshr_miss_rate::.cpu2.data     0.440629                       # mshr miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_mshr_miss_rate::total     0.440629                       # mshr miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_avg_mshr_miss_latency::.cpu2.data 92298.214023                       # average SwapReq mshr miss latency
system.cpu2.dcache.SwapReq_avg_mshr_miss_latency::total 92298.214023                       # average SwapReq mshr miss latency
system.cpu2.dcache.tags.pwrStateResidencyTicks::UNDEFINED 518545236500                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.tags.tagsinuse           28.948399                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs            5444791                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs           550319                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs             9.893882                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle        343888500                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.occ_blocks::.cpu2.data    28.948399                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_percent::.cpu2.data     0.904637                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::total     0.904637                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_task_id_blocks::1024           28                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::0            3                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::3           25                       # Occupied blocks per task id
system.cpu2.dcache.tags.occ_task_id_percent::1024     0.875000                       # Percentage of cache occupancy per task id
system.cpu2.dcache.tags.tag_accesses         13433287                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses        13433287                       # Number of data accesses
system.cpu3.numPwrStateTransitions                243                       # Number of power state transitions
system.cpu3.pwrStateClkGateDist::samples          122                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::mean    3804955204.918033                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::stdev   22123487469.190060                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::1000-5e+10          119     97.54%     97.54% # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::5e+10-1e+11            1      0.82%     98.36% # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::1e+11-1.5e+11            1      0.82%     99.18% # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::2e+11-2.5e+11            1      0.82%    100.00% # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::min_value        35500                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::max_value 211617452000                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::total            122                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateResidencyTicks::ON    54340701500                       # Cumulative time (in ticks) in various power states
system.cpu3.pwrStateResidencyTicks::CLK_GATED 464204535000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.pwrStateResidencyTicks::UNDEFINED 518545236500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.demand_hits::.cpu3.inst      3171426                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total         3171426                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::.cpu3.inst      3171426                       # number of overall hits
system.cpu3.icache.overall_hits::total        3171426                       # number of overall hits
system.cpu3.icache.demand_misses::.cpu3.inst         3135                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total          3135                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::.cpu3.inst         3135                       # number of overall misses
system.cpu3.icache.overall_misses::total         3135                       # number of overall misses
system.cpu3.icache.demand_miss_latency::.cpu3.inst    144286500                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total    144286500                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::.cpu3.inst    144286500                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total    144286500                       # number of overall miss cycles
system.cpu3.icache.demand_accesses::.cpu3.inst      3174561                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total      3174561                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::.cpu3.inst      3174561                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total      3174561                       # number of overall (read+write) accesses
system.cpu3.icache.demand_miss_rate::.cpu3.inst     0.000988                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.000988                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::.cpu3.inst     0.000988                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.000988                       # miss rate for overall accesses
system.cpu3.icache.demand_avg_miss_latency::.cpu3.inst 46024.401914                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 46024.401914                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::.cpu3.inst 46024.401914                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 46024.401914                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs          148                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                8                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs    18.500000                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.writebacks::.writebacks         2890                       # number of writebacks
system.cpu3.icache.writebacks::total             2890                       # number of writebacks
system.cpu3.icache.demand_mshr_hits::.cpu3.inst          213                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total          213                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::.cpu3.inst          213                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total          213                       # number of overall MSHR hits
system.cpu3.icache.demand_mshr_misses::.cpu3.inst         2922                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total         2922                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::.cpu3.inst         2922                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total         2922                       # number of overall MSHR misses
system.cpu3.icache.demand_mshr_miss_latency::.cpu3.inst    130949500                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total    130949500                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::.cpu3.inst    130949500                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total    130949500                       # number of overall MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_rate::.cpu3.inst     0.000920                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.000920                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::.cpu3.inst     0.000920                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.000920                       # mshr miss rate for overall accesses
system.cpu3.icache.demand_avg_mshr_miss_latency::.cpu3.inst 44815.023956                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 44815.023956                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::.cpu3.inst 44815.023956                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 44815.023956                       # average overall mshr miss latency
system.cpu3.icache.replacements                  2890                       # number of replacements
system.cpu3.icache.ReadReq_hits::.cpu3.inst      3171426                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total        3171426                       # number of ReadReq hits
system.cpu3.icache.ReadReq_misses::.cpu3.inst         3135                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total         3135                       # number of ReadReq misses
system.cpu3.icache.ReadReq_miss_latency::.cpu3.inst    144286500                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total    144286500                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_accesses::.cpu3.inst      3174561                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total      3174561                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_miss_rate::.cpu3.inst     0.000988                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.000988                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_avg_miss_latency::.cpu3.inst 46024.401914                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 46024.401914                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_mshr_hits::.cpu3.inst          213                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total          213                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::.cpu3.inst         2922                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total         2922                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::.cpu3.inst    130949500                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total    130949500                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::.cpu3.inst     0.000920                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.000920                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::.cpu3.inst 44815.023956                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 44815.023956                       # average ReadReq mshr miss latency
system.cpu3.icache.tags.pwrStateResidencyTicks::UNDEFINED 518545236500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.tags.tagsinuse           31.978285                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs            3117527                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs             2890                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs          1078.729066                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle        350391000                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.occ_blocks::.cpu3.inst    31.978285                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_percent::.cpu3.inst     0.999321                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::total     0.999321                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::0           15                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::1            1                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::3           12                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::4            4                       # Occupied blocks per task id
system.cpu3.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu3.icache.tags.tag_accesses          6352044                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses         6352044                       # Number of data accesses
system.cpu3.dcache.pwrStateResidencyTicks::UNDEFINED 518545236500                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.demand_hits::.cpu3.data      4437781                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total         4437781                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::.cpu3.data      4437781                       # number of overall hits
system.cpu3.dcache.overall_hits::total        4437781                       # number of overall hits
system.cpu3.dcache.demand_misses::.cpu3.data      1289856                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total       1289856                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::.cpu3.data      1289856                       # number of overall misses
system.cpu3.dcache.overall_misses::total      1289856                       # number of overall misses
system.cpu3.dcache.demand_miss_latency::.cpu3.data 181452738563                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total 181452738563                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::.cpu3.data 181452738563                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total 181452738563                       # number of overall miss cycles
system.cpu3.dcache.demand_accesses::.cpu3.data      5727637                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total      5727637                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::.cpu3.data      5727637                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total      5727637                       # number of overall (read+write) accesses
system.cpu3.dcache.demand_miss_rate::.cpu3.data     0.225199                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.225199                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::.cpu3.data     0.225199                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.225199                       # miss rate for overall accesses
system.cpu3.dcache.demand_avg_miss_latency::.cpu3.data 140676.741096                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 140676.741096                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::.cpu3.data 140676.741096                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 140676.741096                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs      1397078                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets        73930                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs            16036                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets           1018                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs    87.121352                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets    72.622790                       # average number of cycles each access was blocked
system.cpu3.dcache.writebacks::.writebacks       496348                       # number of writebacks
system.cpu3.dcache.writebacks::total           496348                       # number of writebacks
system.cpu3.dcache.demand_mshr_hits::.cpu3.data       983939                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total       983939                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::.cpu3.data       983939                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total       983939                       # number of overall MSHR hits
system.cpu3.dcache.demand_mshr_misses::.cpu3.data       305917                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total       305917                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::.cpu3.data       305917                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total       305917                       # number of overall MSHR misses
system.cpu3.dcache.demand_mshr_miss_latency::.cpu3.data  37076557916                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total  37076557916                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::.cpu3.data  37076557916                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total  37076557916                       # number of overall MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_rate::.cpu3.data     0.053411                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.053411                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::.cpu3.data     0.053411                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.053411                       # mshr miss rate for overall accesses
system.cpu3.dcache.demand_avg_mshr_miss_latency::.cpu3.data 121198.095941                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 121198.095941                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::.cpu3.data 121198.095941                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 121198.095941                       # average overall mshr miss latency
system.cpu3.dcache.replacements                496348                       # number of replacements
system.cpu3.dcache.ReadReq_hits::.cpu3.data      4027295                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total        4027295                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_misses::.cpu3.data       780945                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total       780945                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_miss_latency::.cpu3.data  84550451500                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total  84550451500                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_accesses::.cpu3.data      4808240                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total      4808240                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_miss_rate::.cpu3.data     0.162418                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.162418                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::.cpu3.data 108266.845296                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 108266.845296                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_mshr_hits::.cpu3.data       630776                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total       630776                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::.cpu3.data       150169                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total       150169                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::.cpu3.data  17244895000                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total  17244895000                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::.cpu3.data     0.031232                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.031232                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::.cpu3.data 114836.584115                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 114836.584115                       # average ReadReq mshr miss latency
system.cpu3.dcache.WriteReq_hits::.cpu3.data       410486                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total        410486                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_misses::.cpu3.data       508911                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total       508911                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_miss_latency::.cpu3.data  96902287063                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total  96902287063                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_accesses::.cpu3.data       919397                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total       919397                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_miss_rate::.cpu3.data     0.553527                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.553527                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_avg_miss_latency::.cpu3.data 190411.068071                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total 190411.068071                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_mshr_hits::.cpu3.data       353163                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::total       353163                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_misses::.cpu3.data       155748                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total       155748                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_miss_latency::.cpu3.data  19831662916                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total  19831662916                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_rate::.cpu3.data     0.169402                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.169402                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::.cpu3.data 127331.734058                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total 127331.734058                       # average WriteReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_hits::.cpu3.data          330                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total          330                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_misses::.cpu3.data          231                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_misses::total          231                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_miss_latency::.cpu3.data      5484000                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.LoadLockedReq_miss_latency::total      5484000                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.LoadLockedReq_accesses::.cpu3.data          561                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total          561                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_miss_rate::.cpu3.data     0.411765                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::total     0.411765                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::.cpu3.data 23740.259740                       # average LoadLockedReq miss latency
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::total 23740.259740                       # average LoadLockedReq miss latency
system.cpu3.dcache.LoadLockedReq_mshr_hits::.cpu3.data          170                       # number of LoadLockedReq MSHR hits
system.cpu3.dcache.LoadLockedReq_mshr_hits::total          170                       # number of LoadLockedReq MSHR hits
system.cpu3.dcache.LoadLockedReq_mshr_misses::.cpu3.data           61                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_misses::total           61                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::.cpu3.data       329500                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::total       329500                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::.cpu3.data     0.108734                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::total     0.108734                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu3.data  5401.639344                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::total  5401.639344                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.StoreCondReq_hits::.cpu3.data          208                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total          208                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_misses::.cpu3.data          178                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_misses::total          178                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_miss_latency::.cpu3.data      1198000                       # number of StoreCondReq miss cycles
system.cpu3.dcache.StoreCondReq_miss_latency::total      1198000                       # number of StoreCondReq miss cycles
system.cpu3.dcache.StoreCondReq_accesses::.cpu3.data          386                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total          386                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_miss_rate::.cpu3.data     0.461140                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::total     0.461140                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_avg_miss_latency::.cpu3.data  6730.337079                       # average StoreCondReq miss latency
system.cpu3.dcache.StoreCondReq_avg_miss_latency::total  6730.337079                       # average StoreCondReq miss latency
system.cpu3.dcache.StoreCondReq_mshr_misses::.cpu3.data          174                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_misses::total          174                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::.cpu3.data      1051000                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::total      1051000                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::.cpu3.data     0.450777                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::total     0.450777                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu3.data  6040.229885                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::total  6040.229885                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.StoreCondFailReq_miss_latency::.cpu3.data       458000                       # number of StoreCondFailReq miss cycles
system.cpu3.dcache.StoreCondFailReq_miss_latency::total       458000                       # number of StoreCondFailReq miss cycles
system.cpu3.dcache.StoreCondFailReq_avg_miss_latency::.cpu3.data          inf                       # average StoreCondFailReq miss latency
system.cpu3.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu3.dcache.StoreCondFailReq_mshr_miss_latency::.cpu3.data       431000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu3.dcache.StoreCondFailReq_mshr_miss_latency::total       431000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu3.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu3.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu3.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu3.dcache.SwapReq_hits::.cpu3.data       305670                       # number of SwapReq hits
system.cpu3.dcache.SwapReq_hits::total         305670                       # number of SwapReq hits
system.cpu3.dcache.SwapReq_misses::.cpu3.data       203494                       # number of SwapReq misses
system.cpu3.dcache.SwapReq_misses::total       203494                       # number of SwapReq misses
system.cpu3.dcache.SwapReq_miss_latency::.cpu3.data  19140568500                       # number of SwapReq miss cycles
system.cpu3.dcache.SwapReq_miss_latency::total  19140568500                       # number of SwapReq miss cycles
system.cpu3.dcache.SwapReq_accesses::.cpu3.data       509164                       # number of SwapReq accesses(hits+misses)
system.cpu3.dcache.SwapReq_accesses::total       509164                       # number of SwapReq accesses(hits+misses)
system.cpu3.dcache.SwapReq_miss_rate::.cpu3.data     0.399663                       # miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_miss_rate::total     0.399663                       # miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_avg_miss_latency::.cpu3.data 94059.620922                       # average SwapReq miss latency
system.cpu3.dcache.SwapReq_avg_miss_latency::total 94059.620922                       # average SwapReq miss latency
system.cpu3.dcache.SwapReq_mshr_misses::.cpu3.data       203494                       # number of SwapReq MSHR misses
system.cpu3.dcache.SwapReq_mshr_misses::total       203494                       # number of SwapReq MSHR misses
system.cpu3.dcache.SwapReq_mshr_miss_latency::.cpu3.data  18937074500                       # number of SwapReq MSHR miss cycles
system.cpu3.dcache.SwapReq_mshr_miss_latency::total  18937074500                       # number of SwapReq MSHR miss cycles
system.cpu3.dcache.SwapReq_mshr_miss_rate::.cpu3.data     0.399663                       # mshr miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_mshr_miss_rate::total     0.399663                       # mshr miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_avg_mshr_miss_latency::.cpu3.data 93059.620922                       # average SwapReq mshr miss latency
system.cpu3.dcache.SwapReq_avg_mshr_miss_latency::total 93059.620922                       # average SwapReq mshr miss latency
system.cpu3.dcache.tags.pwrStateResidencyTicks::UNDEFINED 518545236500                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.tags.tagsinuse           27.803191                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs            5251871                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs           509203                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs            10.313904                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle        350402500                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.occ_blocks::.cpu3.data    27.803191                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_percent::.cpu3.data     0.868850                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::total     0.868850                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_task_id_blocks::1024           26                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::0            3                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::3           23                       # Occupied blocks per task id
system.cpu3.dcache.tags.occ_task_id_percent::1024     0.812500                       # Percentage of cache occupancy per task id
system.cpu3.dcache.tags.tag_accesses         12984725                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses        12984725                       # Number of data accesses
system.cpu0.numPwrStateTransitions                 18                       # Number of power state transitions
system.cpu0.pwrStateClkGateDist::samples            9                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::mean    700044277.777778                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::stdev   918787887.615019                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::1000-5e+10            9    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::min_value        51500                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::max_value   2695675500                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::total              9                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateResidencyTicks::ON   512244838000                       # Cumulative time (in ticks) in various power states
system.cpu0.pwrStateResidencyTicks::CLK_GATED   6300398500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.pwrStateResidencyTicks::UNDEFINED 518545236500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.demand_hits::.cpu0.inst     92183764                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        92183764                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst     92183764                       # number of overall hits
system.cpu0.icache.overall_hits::total       92183764                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst     15752657                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total      15752657                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst     15752657                       # number of overall misses
system.cpu0.icache.overall_misses::total     15752657                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.cpu0.inst 200569586995                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total 200569586995                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.cpu0.inst 200569586995                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total 200569586995                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst    107936421                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total    107936421                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst    107936421                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total    107936421                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.145944                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.145944                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.145944                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.145944                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.cpu0.inst 12732.429011                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 12732.429011                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.cpu0.inst 12732.429011                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 12732.429011                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs         2523                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs              167                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs    15.107784                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks     14154136                       # number of writebacks
system.cpu0.icache.writebacks::total         14154136                       # number of writebacks
system.cpu0.icache.demand_mshr_hits::.cpu0.inst      1598488                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total      1598488                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::.cpu0.inst      1598488                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total      1598488                       # number of overall MSHR hits
system.cpu0.icache.demand_mshr_misses::.cpu0.inst     14154169                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total     14154169                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.cpu0.inst     14154169                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total     14154169                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.cpu0.inst 173103743995                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total 173103743995                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.cpu0.inst 173103743995                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total 173103743995                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.cpu0.inst     0.131134                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.131134                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.cpu0.inst     0.131134                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.131134                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.cpu0.inst 12229.876865                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 12229.876865                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.cpu0.inst 12229.876865                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 12229.876865                       # average overall mshr miss latency
system.cpu0.icache.replacements              14154136                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst     92183764                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       92183764                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst     15752657                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total     15752657                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.cpu0.inst 200569586995                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total 200569586995                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst    107936421                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total    107936421                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.145944                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.145944                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.cpu0.inst 12732.429011                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 12732.429011                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_hits::.cpu0.inst      1598488                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total      1598488                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::.cpu0.inst     14154169                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total     14154169                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.cpu0.inst 173103743995                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total 173103743995                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.cpu0.inst     0.131134                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.131134                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.cpu0.inst 12229.876865                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 12229.876865                       # average ReadReq mshr miss latency
system.cpu0.icache.tags.pwrStateResidencyTicks::UNDEFINED 518545236500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse           31.999896                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs          106336526                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs         14154136                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs             7.512753                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle            87500                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst    31.999896                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst     0.999997                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.999997                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses        230027010                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses       230027010                       # Number of data accesses
system.cpu0.dcache.pwrStateResidencyTicks::UNDEFINED 518545236500                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.demand_hits::.cpu0.data    244046326                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total       244046326                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data    244046326                       # number of overall hits
system.cpu0.dcache.overall_hits::total      244046326                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data     16206280                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total      16206280                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data     16206280                       # number of overall misses
system.cpu0.dcache.overall_misses::total     16206280                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.cpu0.data 537927048428                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total 537927048428                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.cpu0.data 537927048428                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total 537927048428                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data    260252606                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total    260252606                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data    260252606                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total    260252606                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.062271                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.062271                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.062271                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.062271                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.cpu0.data 33192.506141                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 33192.506141                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.cpu0.data 33192.506141                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 33192.506141                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs      7344791                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets       249350                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs           141452                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets           2965                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs    51.924264                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets    84.097808                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks     11677623                       # number of writebacks
system.cpu0.dcache.writebacks::total         11677623                       # number of writebacks
system.cpu0.dcache.demand_mshr_hits::.cpu0.data      4698847                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total      4698847                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::.cpu0.data      4698847                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total      4698847                       # number of overall MSHR hits
system.cpu0.dcache.demand_mshr_misses::.cpu0.data     11507433                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total     11507433                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.cpu0.data     11507433                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total     11507433                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.cpu0.data 228349406892                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total 228349406892                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.cpu0.data 228349406892                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total 228349406892                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.cpu0.data     0.044216                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.044216                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.cpu0.data     0.044216                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.044216                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.cpu0.data 19843.644268                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 19843.644268                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.cpu0.data 19843.644268                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 19843.644268                       # average overall mshr miss latency
system.cpu0.dcache.replacements              11677623                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data    178063908                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total      178063908                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data     12377488                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total     12377488                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.cpu0.data 340175481000                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total 340175481000                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data    190441396                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total    190441396                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.064994                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.064994                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.cpu0.data 27483.402206                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 27483.402206                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_hits::.cpu0.data      2858106                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total      2858106                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::.cpu0.data      9519382                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total      9519382                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.cpu0.data 170404115500                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total 170404115500                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.cpu0.data     0.049986                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.049986                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.cpu0.data 17900.754009                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 17900.754009                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.cpu0.data     65982418                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total      65982418                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data      3828792                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total      3828792                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.cpu0.data 197751567428                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total 197751567428                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data     69811210                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total     69811210                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data     0.054845                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.054845                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.cpu0.data 51648.553232                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 51648.553232                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_hits::.cpu0.data      1840741                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total      1840741                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_misses::.cpu0.data      1988051                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total      1988051                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.cpu0.data  57945291392                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total  57945291392                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.cpu0.data     0.028478                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.028478                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.cpu0.data 29146.783152                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 29146.783152                       # average WriteReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_hits::.cpu0.data         1227                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         1227                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_misses::.cpu0.data          871                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total          871                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_miss_latency::.cpu0.data      8679000                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total      8679000                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_accesses::.cpu0.data         2098                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         2098                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_miss_rate::.cpu0.data     0.415157                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.415157                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::.cpu0.data  9964.408726                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total  9964.408726                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_mshr_hits::.cpu0.data          843                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::total          843                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_misses::.cpu0.data           28                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total           28                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::.cpu0.data      1300000                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total      1300000                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::.cpu0.data     0.013346                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.013346                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu0.data 46428.571429                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total 46428.571429                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_hits::.cpu0.data         1721                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         1721                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_misses::.cpu0.data          276                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total          276                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_miss_latency::.cpu0.data      2295000                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total      2295000                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_accesses::.cpu0.data         1997                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         1997                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_miss_rate::.cpu0.data     0.138207                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.138207                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_miss_latency::.cpu0.data  8315.217391                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total  8315.217391                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_mshr_misses::.cpu0.data          274                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total          274                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::.cpu0.data      2022000                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total      2022000                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::.cpu0.data     0.137206                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.137206                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu0.data  7379.562044                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total  7379.562044                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_miss_latency::.cpu0.data         5500                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.StoreCondFailReq_miss_latency::total         5500                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::.cpu0.data          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::.cpu0.data         4500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::total         4500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu0.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.SwapReq_hits::.cpu0.data       318408                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_hits::total         318408                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_misses::.cpu0.data       190979                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_misses::total       190979                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_miss_latency::.cpu0.data  17369051000                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_miss_latency::total  17369051000                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_accesses::.cpu0.data       509387                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_accesses::total       509387                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_miss_rate::.cpu0.data     0.374919                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_miss_rate::total     0.374919                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_miss_latency::.cpu0.data 90947.439247                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_avg_miss_latency::total 90947.439247                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_mshr_misses::.cpu0.data       190979                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_misses::total       190979                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_miss_latency::.cpu0.data  17178072000                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_latency::total  17178072000                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_rate::.cpu0.data     0.374919                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_mshr_miss_rate::total     0.374919                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::.cpu0.data 89947.439247                       # average SwapReq mshr miss latency
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::total 89947.439247                       # average SwapReq mshr miss latency
system.cpu0.dcache.tags.pwrStateResidencyTicks::UNDEFINED 518545236500                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse           31.880687                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs          256066491                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs         11698133                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs            21.889518                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle           256500                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data    31.880687                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.996271                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.996271                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses        533230341                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses       533230341                       # Number of data accesses
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 518545236500                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu0.inst            14122577                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu0.data            10808372                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.inst               10797                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.data               50384                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu2.inst                3686                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu2.data               43577                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu3.inst                1775                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu3.data               42987                       # number of demand (read+write) hits
system.l2.demand_hits::total                 25084155                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu0.inst           14122577                       # number of overall hits
system.l2.overall_hits::.cpu0.data           10808372                       # number of overall hits
system.l2.overall_hits::.cpu1.inst              10797                       # number of overall hits
system.l2.overall_hits::.cpu1.data              50384                       # number of overall hits
system.l2.overall_hits::.cpu2.inst               3686                       # number of overall hits
system.l2.overall_hits::.cpu2.data              43577                       # number of overall hits
system.l2.overall_hits::.cpu3.inst               1775                       # number of overall hits
system.l2.overall_hits::.cpu3.data              42987                       # number of overall hits
system.l2.overall_hits::total                25084155                       # number of overall hits
system.l2.demand_misses::.cpu0.inst             31591                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu0.data            868386                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.inst              4211                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.data            493160                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu2.inst              1634                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu2.data            488415                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu3.inst              1147                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu3.data            453702                       # number of demand (read+write) misses
system.l2.demand_misses::total                2342246                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu0.inst            31591                       # number of overall misses
system.l2.overall_misses::.cpu0.data           868386                       # number of overall misses
system.l2.overall_misses::.cpu1.inst             4211                       # number of overall misses
system.l2.overall_misses::.cpu1.data           493160                       # number of overall misses
system.l2.overall_misses::.cpu2.inst             1634                       # number of overall misses
system.l2.overall_misses::.cpu2.data           488415                       # number of overall misses
system.l2.overall_misses::.cpu3.inst             1147                       # number of overall misses
system.l2.overall_misses::.cpu3.data           453702                       # number of overall misses
system.l2.overall_misses::total               2342246                       # number of overall misses
system.l2.demand_miss_latency::.cpu0.inst   2736028000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu0.data  91427630000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.inst    410609500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.data  58397715500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu2.inst    152192500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu2.data  58353156500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu3.inst    105677000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu3.data  54498775000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     266081784000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu0.inst   2736028000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu0.data  91427630000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.inst    410609500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.data  58397715500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu2.inst    152192500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu2.data  58353156500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu3.inst    105677000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu3.data  54498775000                       # number of overall miss cycles
system.l2.overall_miss_latency::total    266081784000                       # number of overall miss cycles
system.l2.demand_accesses::.cpu0.inst        14154168                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu0.data        11676758                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.inst           15008                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.data          543544                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu2.inst            5320                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu2.data          531992                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu3.inst            2922                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu3.data          496689                       # number of demand (read+write) accesses
system.l2.demand_accesses::total             27426401                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu0.inst       14154168                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu0.data       11676758                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.inst          15008                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.data         543544                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu2.inst           5320                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu2.data         531992                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu3.inst           2922                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu3.data         496689                       # number of overall (read+write) accesses
system.l2.overall_accesses::total            27426401                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu0.inst       0.002232                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu0.data       0.074369                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.inst       0.280584                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.data       0.907305                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu2.inst       0.307143                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu2.data       0.918087                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu3.inst       0.392539                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu3.data       0.913453                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.085401                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu0.inst      0.002232                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu0.data      0.074369                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.inst      0.280584                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.data      0.907305                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu2.inst      0.307143                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu2.data      0.918087                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu3.inst      0.392539                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu3.data      0.913453                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.085401                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu0.inst 86607.831344                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu0.data 105284.550879                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.inst 97508.786512                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.data 118415.353029                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu2.inst 93141.064871                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu2.data 119474.538047                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu3.inst 92133.391456                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu3.data 120120.200043                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 113601.126440                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.inst 86607.831344                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.data 105284.550879                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.inst 97508.786512                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.data 118415.353029                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu2.inst 93141.064871                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu2.data 119474.538047                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu3.inst 92133.391456                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu3.data 120120.200043                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 113601.126440                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks             1574895                       # number of writebacks
system.l2.writebacks::total                   1574895                       # number of writebacks
system.l2.demand_mshr_hits::.cpu0.inst             74                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu0.data            239                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.inst            357                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.data            292                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu2.inst            358                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu2.data            263                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu3.inst            235                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu3.data            178                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                1996                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu0.inst            74                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu0.data           239                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.inst           357                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.data           292                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu2.inst           358                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu2.data           263                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu3.inst           235                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu3.data           178                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total               1996                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu0.inst        31517                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu0.data       868147                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.inst         3854                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.data       492868                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu2.inst         1276                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu2.data       488152                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu3.inst          912                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu3.data       453524                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           2340250                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu0.inst        31517                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu0.data       868147                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.inst         3854                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.data       492868                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu2.inst         1276                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu2.data       488152                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu3.inst          912                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu3.data       453524                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total          2340250                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu0.inst   2416416500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu0.data  82729632500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.inst    345832500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.data  53449184000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu2.inst    114672501                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu2.data  53453583501                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu3.inst     79882000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu3.data  49950626003                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 242539829505                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.inst   2416416500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.data  82729632500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.inst    345832500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.data  53449184000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu2.inst    114672501                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu2.data  53453583501                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu3.inst     79882000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu3.data  49950626003                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 242539829505                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu0.inst     0.002227                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu0.data     0.074348                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.inst     0.256796                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.data     0.906767                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu2.inst     0.239850                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu2.data     0.917593                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu3.inst     0.312115                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu3.data     0.913095                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.085328                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu0.inst     0.002227                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu0.data     0.074348                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.inst     0.256796                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.data     0.906767                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu2.inst     0.239850                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu2.data     0.917593                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu3.inst     0.312115                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu3.data     0.913095                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.085328                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu0.inst 76670.257321                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu0.data 95294.497936                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.inst 89733.393876                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.data 108445.230772                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu2.inst 89868.731191                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu2.data 109501.924607                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu3.inst 87589.912281                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu3.data 110138.881301                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 103638.427307                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.inst 76670.257321                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.data 95294.497936                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.inst 89733.393876                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.data 108445.230772                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu2.inst 89868.731191                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu2.data 109501.924607                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu3.inst 87589.912281                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu3.data 110138.881301                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 103638.427307                       # average overall mshr miss latency
system.l2.replacements                        4245881                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks      3455449                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total          3455449                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks      3455449                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total      3455449                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks     23859976                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total         23859976                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks     23859976                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total     23859976                       # number of WritebackClean accesses(hits+misses)
system.l2.UpgradeReq_hits::.cpu0.data               8                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu1.data              45                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu2.data              33                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu3.data              39                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                  125                       # number of UpgradeReq hits
system.l2.UpgradeReq_misses::.cpu0.data            79                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu1.data             5                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu2.data             3                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu3.data             5                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                 92                       # number of UpgradeReq misses
system.l2.UpgradeReq_miss_latency::.cpu0.data      1688500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::.cpu3.data        33500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total      1722000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_accesses::.cpu0.data           87                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu1.data           50                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu2.data           36                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu3.data           44                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total              217                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_miss_rate::.cpu0.data     0.908046                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu1.data     0.100000                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu2.data     0.083333                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu3.data     0.113636                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.423963                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_miss_latency::.cpu0.data 21373.417722                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::.cpu3.data         6700                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total 18717.391304                       # average UpgradeReq miss latency
system.l2.UpgradeReq_mshr_misses::.cpu0.data           79                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu1.data            5                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu2.data            3                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu3.data            5                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total            92                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::.cpu0.data      1587000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu1.data       106000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu2.data        61000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu3.data       108000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total      1862000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::.cpu0.data     0.908046                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu1.data     0.100000                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu2.data     0.083333                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu3.data     0.113636                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.423963                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu0.data 20088.607595                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu1.data        21200                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu2.data 20333.333333                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu3.data        21600                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 20239.130435                       # average UpgradeReq mshr miss latency
system.l2.SCUpgradeReq_hits::.cpu0.data            51                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu1.data            24                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu2.data            22                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu3.data            23                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total                120                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_misses::.cpu0.data           23                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu1.data           11                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu2.data            3                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu3.data           13                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total               50                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_miss_latency::.cpu1.data        59000                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::total        59000                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_accesses::.cpu0.data           74                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu1.data           35                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu2.data           25                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu3.data           36                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total            170                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_miss_rate::.cpu0.data     0.310811                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu1.data     0.314286                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu2.data     0.120000                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu3.data     0.361111                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total      0.294118                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_miss_latency::.cpu1.data  5363.636364                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::total         1180                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_mshr_misses::.cpu0.data           23                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu1.data           11                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu2.data            3                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu3.data           13                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::total           50                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu0.data       468000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu1.data       220000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu2.data        58500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu3.data       260500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::total      1007000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu0.data     0.310811                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu1.data     0.314286                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu2.data     0.120000                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu3.data     0.361111                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::total     0.294118                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu0.data 20347.826087                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu1.data        20000                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu2.data        19500                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu3.data 20038.461538                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::total        20140                       # average SCUpgradeReq mshr miss latency
system.l2.ReadExReq_hits::.cpu0.data          1691239                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu1.data            22901                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu2.data            22720                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu3.data            25946                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total               1762806                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu0.data         479281                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu1.data         350508                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu2.data         354304                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu3.data         321119                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total             1505212                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu0.data  52921086500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu1.data  40848609000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu2.data  41485107000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu3.data  37757655500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total  173012458000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu0.data      2170520                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu1.data       373409                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu2.data       377024                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu3.data       347065                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total           3268018                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu0.data     0.220814                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu1.data     0.938670                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu2.data     0.939739                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu3.data     0.925242                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.460589                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu0.data 110417.659995                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu1.data 116541.160259                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu2.data 117089.016777                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu3.data 117581.505610                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 114942.252653                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu0.data       479281                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu1.data       350508                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu2.data       354304                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu3.data       321119                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total        1505212                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu0.data  48128276500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu1.data  37343529000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu2.data  37942067000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu3.data  34546465001                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total 157960337501                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu0.data     0.220814                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu1.data     0.938670                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu2.data     0.939739                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu3.data     0.925242                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.460589                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu0.data 100417.659995                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu1.data 106541.160259                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu2.data 107089.016777                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu3.data 107581.504056                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 104942.252321                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu0.inst      14122577                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu1.inst         10797                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu2.inst          3686                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu3.inst          1775                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total           14138835                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu0.inst        31591                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu1.inst         4211                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu2.inst         1634                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu3.inst         1147                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total            38583                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu0.inst   2736028000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu1.inst    410609500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu2.inst    152192500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu3.inst    105677000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total   3404507000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu0.inst     14154168                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu1.inst        15008                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu2.inst         5320                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu3.inst         2922                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total       14177418                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu0.inst     0.002232                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu1.inst     0.280584                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu2.inst     0.307143                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu3.inst     0.392539                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.002721                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu0.inst 86607.831344                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu1.inst 97508.786512                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu2.inst 93141.064871                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu3.inst 92133.391456                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 88238.524739                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu0.inst           74                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu1.inst          357                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu2.inst          358                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu3.inst          235                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total          1024                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu0.inst        31517                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu1.inst         3854                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu2.inst         1276                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu3.inst          912                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total        37559                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu0.inst   2416416500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu1.inst    345832500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu2.inst    114672501                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu3.inst     79882000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total   2956803501                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu0.inst     0.002227                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu1.inst     0.256796                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu2.inst     0.239850                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu3.inst     0.312115                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.002649                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu0.inst 76670.257321                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu1.inst 89733.393876                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu2.inst 89868.731191                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu3.inst 87589.912281                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 78724.233899                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu0.data      9117133                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu1.data        27483                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu2.data        20857                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu3.data        17041                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total           9182514                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu0.data       389105                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu1.data       142652                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu2.data       134111                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu3.data       132583                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total          798451                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu0.data  38506543500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu1.data  17549106500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu2.data  16868049500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu3.data  16741119500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total  89664819000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu0.data      9506238                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu1.data       170135                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu2.data       154968                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu3.data       149624                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total       9980965                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu0.data     0.040932                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu1.data     0.838464                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu2.data     0.865411                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu3.data     0.886108                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.079997                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu0.data 98961.831639                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu1.data 123020.402798                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu2.data 125776.778191                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu3.data 126268.974906                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 112298.461646                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu0.data          239                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu1.data          292                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu2.data          263                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu3.data          178                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total          972                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu0.data       388866                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu1.data       142360                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu2.data       133848                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu3.data       132405                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total       797479                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu0.data  34601356000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu1.data  16105655000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu2.data  15511516501                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu3.data  15404161002                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total  81622688503                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu0.data     0.040906                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu1.data     0.836747                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu2.data     0.863714                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu3.data     0.884918                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.079900                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu0.data 88980.152546                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu1.data 113133.288845                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu2.data 115889.042055                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu3.data 116341.233352                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 102350.893883                       # average ReadSharedReq mshr miss latency
system.l2.InvalidateReq_hits::.cpu0.data            4                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::total                 4                       # number of InvalidateReq hits
system.l2.InvalidateReq_misses::.cpu0.data           86                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu1.data            3                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu2.data            1                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu3.data            1                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::total              91                       # number of InvalidateReq misses
system.l2.InvalidateReq_accesses::.cpu0.data           90                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu1.data            3                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu2.data            1                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu3.data            1                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::total            95                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_miss_rate::.cpu0.data     0.955556                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu1.data            1                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu2.data            1                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu3.data            1                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::total     0.957895                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_misses::.cpu0.data           86                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu1.data            3                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu2.data            1                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu3.data            1                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::total           91                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_miss_latency::.cpu0.data      1687000                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu1.data        57500                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu2.data        18500                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu3.data        18500                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::total      1781500                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_rate::.cpu0.data     0.955556                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu1.data            1                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu2.data            1                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu3.data            1                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::total     0.957895                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu0.data 19616.279070                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu1.data 19166.666667                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu2.data        18500                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu3.data        18500                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::total 19576.923077                       # average InvalidateReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 518545236500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                    63.999826                       # Cycle average of tags in use
system.l2.tags.total_refs                    54740073                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                   4245885                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                     12.892500                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      27.874228                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.inst        8.220435                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.data       24.585701                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.inst        0.028357                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.data        1.081147                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu2.inst        0.006852                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu2.data        1.055245                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu3.inst        0.003819                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu3.data        1.144041                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.435535                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.inst       0.128444                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.data       0.384152                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.inst       0.000443                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.data       0.016893                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu2.inst       0.000107                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu2.data       0.016488                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu3.inst       0.000060                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu3.data       0.017876                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.999997                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024            64                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           64                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                1755999805                       # Number of tag accesses
system.l2.tags.data_accesses               1755999805                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 518545236500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu0.inst       2017024                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu0.data      55561344                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.inst        246656                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.data      31543552                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu2.inst         81664                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu2.data      31241728                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu3.inst         58368                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu3.data      29025536                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          149775872                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu0.inst      2017024                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu1.inst       246656                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu2.inst        81664                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu3.inst        58368                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total       2403712                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks    100793216                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total       100793216                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu0.inst          31516                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu0.data         868146                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.inst           3854                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.data         492868                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu2.inst           1276                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu2.data         488152                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu3.inst            912                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu3.data         453524                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             2340248                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks      1574894                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total            1574894                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu0.inst          3889774                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu0.data        107148499                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.inst           475669                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.data         60830859                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu2.inst           157487                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu2.data         60248800                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu3.inst           112561                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu3.data         55974935                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             288838584                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu0.inst      3889774                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu1.inst       475669                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu2.inst       157487                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu3.inst       112561                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total          4635491                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      194376901                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            194376901                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      194376901                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.inst         3889774                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.data       107148499                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.inst          475669                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.data        60830859                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu2.inst          157487                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu2.data        60248800                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu3.inst          112561                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu3.data        55974935                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            483215485                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples   1573555.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.inst::samples     31515.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.data::samples    859612.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.inst::samples      3854.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.data::samples    487705.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu2.inst::samples      1276.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu2.data::samples    482099.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu3.inst::samples       912.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu3.data::samples    447621.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.002905916250                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds        97197                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds        97197                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState             5071340                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState            1481607                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                     2340248                       # Number of read requests accepted
system.mem_ctrls.writeReqs                    1574894                       # Number of write requests accepted
system.mem_ctrls.readBursts                   2340248                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  1574894                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                  25654                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                  1339                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            110417                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            109787                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            121802                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3            179944                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4            151045                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5            172626                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6            158285                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7            142581                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            170581                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9            179469                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           192377                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11           135784                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12           137349                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13           120054                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           117067                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15           115426                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             74035                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             70809                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             67624                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             66247                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4            112133                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5            131208                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6            113634                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7            101831                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8            133413                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9            143953                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10           122636                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11           100206                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            96417                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            83521                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            80211                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            75649                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.28                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.01                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                 101784318500                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                11572970000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat            145182956000                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     43975.02                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                62725.02                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         1                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                  1038588                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  967131                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 44.87                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                61.46                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               2340248                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6              1574894                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  794302                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                  636190                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                  404917                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                  197975                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                   61453                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                   37623                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                   37002                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                   40158                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                   36320                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                   35415                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                  15066                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                   6985                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                   3137                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                   2929                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                   2758                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                   2362                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   6977                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   7637                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  18477                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  41315                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  72723                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  95778                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                 104054                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                 105146                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                 107562                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                 108607                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                 108951                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                 109968                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                 105403                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                 103129                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                 101165                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  98639                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  97140                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  98017                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                   5361                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                   2628                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                   1713                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                   1333                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                   1204                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                   1313                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                   1509                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                   2048                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                   2981                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                   4219                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                   4903                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                   5040                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                   4783                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                   4482                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                   4294                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                   4353                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                   4350                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                   4288                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                   4230                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                   4474                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                   4666                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                   5420                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                   2562                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                    574                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                     89                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                     19                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      8                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      1                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples      1882391                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    132.191843                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean    93.936194                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   176.194556                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127      1266892     67.30%     67.30% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255       419694     22.30%     89.60% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383        78264      4.16%     93.76% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511        32082      1.70%     95.46% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639        17321      0.92%     96.38% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767        11045      0.59%     96.97% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895         7512      0.40%     97.37% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023         5606      0.30%     97.66% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        43975      2.34%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total      1882391                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples        97197                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      23.813328                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    206.759345                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-2047        97192     99.99%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4096-6143            4      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::63488-65535            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         97197                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        97197                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.189049                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.177256                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.645727                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16            88745     91.30%     91.30% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17              813      0.84%     92.14% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             5844      6.01%     98.15% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19             1405      1.45%     99.60% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20              308      0.32%     99.92% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21               66      0.07%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22               15      0.02%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         97197                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM              148134016                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                 1641856                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten               100705728                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys               149775872                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys            100793216                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       285.67                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       194.21                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    288.84                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    194.38                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         3.75                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     2.23                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    1.52                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  518545218500                       # Total gap between requests
system.mem_ctrls.avgGap                     132446.08                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu0.inst      2016960                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu0.data     55015168                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.inst       246656                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.data     31213120                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu2.inst        81664                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu2.data     30854336                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu3.inst        58368                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu3.data     28647744                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks    100705728                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu0.inst 3889651.004440381657                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu0.data 106095214.317912265658                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.inst 475669.204223805515                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.data 60193629.799162186682                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu2.inst 157486.742239121901                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu2.data 59501724.879889056087                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu3.inst 112561.057148964872                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu3.data 55246373.861926324666                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 194208182.645218461752                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu0.inst        31516                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu0.data       868146                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.inst         3854                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.data       492868                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu2.inst         1276                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu2.data       488152                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu3.inst          912                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu3.data       453524                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks      1574894                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu0.inst   1109682000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu0.data  46700506250                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.inst    183571750                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.data  32898589500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu2.inst     60909250                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu2.data  33112082750                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu3.inst     41562250                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu3.data  31076052250                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 12489122002750                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.inst     35210.12                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.data     53793.38                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.inst     47631.49                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.data     66749.29                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu2.inst     47734.52                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu2.data     67831.50                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu3.inst     45572.64                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu3.data     68521.30                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   7930134.98                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    51.59                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy           7164418800                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy           3807959925                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy          8340283980                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy         4363951320                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     40933180080.000008                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy     100491718200                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy     114496766400                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       279598278705                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        539.197468                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE 296381377250                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF  17315220000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT 204848639250                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy           6275931480                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy           3335713920                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy          8185917180                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy         3849859620                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     40933180080.000008                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     184495017900                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy      43757145600                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       290832765780                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        560.862863                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE 111727096250                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF  17315220000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT 389502920250                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu1.numPwrStateTransitions                253                       # Number of power state transitions
system.cpu1.pwrStateClkGateDist::samples          127                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::mean    3620251350.393701                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::stdev   21688391920.323666                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1000-5e+10          124     97.64%     97.64% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::5e+10-1e+11            1      0.79%     98.43% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1e+11-1.5e+11            1      0.79%     99.21% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::2e+11-2.5e+11            1      0.79%    100.00% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::min_value        39000                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::max_value 211617420500                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::total            127                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateResidencyTicks::ON    58773315000                       # Cumulative time (in ticks) in various power states
system.cpu1.pwrStateResidencyTicks::CLK_GATED 459771921500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.pwrStateResidencyTicks::UNDEFINED 518545236500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst      4067808                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total         4067808                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst      4067808                       # number of overall hits
system.cpu1.icache.overall_hits::total        4067808                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst        16863                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total         16863                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst        16863                       # number of overall misses
system.cpu1.icache.overall_misses::total        16863                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.cpu1.inst    623196000                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total    623196000                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.cpu1.inst    623196000                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total    623196000                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst      4084671                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total      4084671                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst      4084671                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total      4084671                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.004128                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.004128                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.004128                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.004128                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.cpu1.inst 36956.413450                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 36956.413450                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.cpu1.inst 36956.413450                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 36956.413450                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs           98                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                3                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs    32.666667                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::.writebacks        14976                       # number of writebacks
system.cpu1.icache.writebacks::total            14976                       # number of writebacks
system.cpu1.icache.demand_mshr_hits::.cpu1.inst         1855                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total         1855                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::.cpu1.inst         1855                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total         1855                       # number of overall MSHR hits
system.cpu1.icache.demand_mshr_misses::.cpu1.inst        15008                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total        15008                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.cpu1.inst        15008                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total        15008                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.cpu1.inst    556306500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total    556306500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.cpu1.inst    556306500                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total    556306500                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.cpu1.inst     0.003674                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.003674                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.cpu1.inst     0.003674                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.003674                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.cpu1.inst 37067.330757                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 37067.330757                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.cpu1.inst 37067.330757                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 37067.330757                       # average overall mshr miss latency
system.cpu1.icache.replacements                 14976                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst      4067808                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total        4067808                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst        16863                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total        16863                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.cpu1.inst    623196000                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total    623196000                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst      4084671                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total      4084671                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.004128                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.004128                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.cpu1.inst 36956.413450                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 36956.413450                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_hits::.cpu1.inst         1855                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total         1855                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::.cpu1.inst        15008                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total        15008                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.cpu1.inst    556306500                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total    556306500                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.cpu1.inst     0.003674                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.003674                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.cpu1.inst 37067.330757                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 37067.330757                       # average ReadReq mshr miss latency
system.cpu1.icache.tags.pwrStateResidencyTicks::UNDEFINED 518545236500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse           31.978985                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs            4008294                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs            14976                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs           267.647837                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle        336582000                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst    31.978985                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst     0.999343                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.999343                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::0           18                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::3           14                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses          8184350                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses         8184350                       # Number of data accesses
system.cpu1.dcache.pwrStateResidencyTicks::UNDEFINED 518545236500                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.demand_hits::.cpu1.data      5485723                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total         5485723                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data      5485723                       # number of overall hits
system.cpu1.dcache.overall_hits::total        5485723                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data      1431815                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total       1431815                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data      1431815                       # number of overall misses
system.cpu1.dcache.overall_misses::total      1431815                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.cpu1.data 188158063397                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total 188158063397                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.cpu1.data 188158063397                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total 188158063397                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data      6917538                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total      6917538                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data      6917538                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total      6917538                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.206983                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.206983                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.206983                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.206983                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.cpu1.data 131412.272812                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 131412.272812                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.cpu1.data 131412.272812                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 131412.272812                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs      1529489                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets        92835                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs            20490                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets           1291                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs    74.645632                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets    71.909373                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks       543449                       # number of writebacks
system.cpu1.dcache.writebacks::total           543449                       # number of writebacks
system.cpu1.dcache.demand_mshr_hits::.cpu1.data      1084195                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total      1084195                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::.cpu1.data      1084195                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total      1084195                       # number of overall MSHR hits
system.cpu1.dcache.demand_mshr_misses::.cpu1.data       347620                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total       347620                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.cpu1.data       347620                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total       347620                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.cpu1.data  40444366133                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total  40444366133                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.cpu1.data  40444366133                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total  40444366133                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.cpu1.data     0.050252                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.050252                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.cpu1.data     0.050252                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.050252                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.cpu1.data 116346.487926                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 116346.487926                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.cpu1.data 116346.487926                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 116346.487926                       # average overall mshr miss latency
system.cpu1.dcache.replacements                543449                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data      4804295                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total        4804295                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data       853893                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total       853893                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.cpu1.data  88724892500                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total  88724892500                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data      5658188                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total      5658188                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.150913                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.150913                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.cpu1.data 103906.335454                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 103906.335454                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_hits::.cpu1.data       683255                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total       683255                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::.cpu1.data       170638                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total       170638                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.cpu1.data  18220576000                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total  18220576000                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.cpu1.data     0.030158                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.030158                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.cpu1.data 106779.123056                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 106779.123056                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.cpu1.data       681428                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total        681428                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu1.data       577922                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total       577922                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.cpu1.data  99433170897                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total  99433170897                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data      1259350                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      1259350                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data     0.458905                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.458905                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.cpu1.data 172052.925649                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 172052.925649                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_hits::.cpu1.data       400940                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total       400940                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_misses::.cpu1.data       176982                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total       176982                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.cpu1.data  22223790133                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total  22223790133                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.cpu1.data     0.140534                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.140534                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.cpu1.data 125570.906267                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 125570.906267                       # average WriteReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_hits::.cpu1.data          295                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total          295                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_misses::.cpu1.data          246                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total          246                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_miss_latency::.cpu1.data      6092000                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total      6092000                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_accesses::.cpu1.data          541                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total          541                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_miss_rate::.cpu1.data     0.454713                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.454713                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::.cpu1.data 24764.227642                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total 24764.227642                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_mshr_hits::.cpu1.data          168                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::total          168                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_misses::.cpu1.data           78                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total           78                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::.cpu1.data       519500                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total       519500                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::.cpu1.data     0.144177                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.144177                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu1.data  6660.256410                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total  6660.256410                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_hits::.cpu1.data          197                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total          197                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_misses::.cpu1.data          157                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total          157                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_miss_latency::.cpu1.data      1083000                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total      1083000                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_accesses::.cpu1.data          354                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total          354                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_miss_rate::.cpu1.data     0.443503                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.443503                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_miss_latency::.cpu1.data  6898.089172                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total  6898.089172                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_mshr_misses::.cpu1.data          155                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total          155                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::.cpu1.data       953000                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total       953000                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::.cpu1.data     0.437853                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total     0.437853                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu1.data  6148.387097                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total  6148.387097                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_miss_latency::.cpu1.data       367500                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_miss_latency::total       367500                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::.cpu1.data       342500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::total       342500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.SwapReq_hits::.cpu1.data       292263                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_hits::total         292263                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_misses::.cpu1.data       216916                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_misses::total       216916                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_miss_latency::.cpu1.data  19919972500                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_miss_latency::total  19919972500                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_accesses::.cpu1.data       509179                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_accesses::total       509179                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_miss_rate::.cpu1.data     0.426011                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_miss_rate::total     0.426011                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_miss_latency::.cpu1.data 91832.656420                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_avg_miss_latency::total 91832.656420                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_mshr_misses::.cpu1.data       216916                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_misses::total       216916                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_miss_latency::.cpu1.data  19703056500                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_latency::total  19703056500                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_rate::.cpu1.data     0.426011                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_mshr_miss_rate::total     0.426011                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::.cpu1.data 90832.656420                       # average SwapReq mshr miss latency
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::total 90832.656420                       # average SwapReq mshr miss latency
system.cpu1.dcache.tags.pwrStateResidencyTicks::UNDEFINED 518545236500                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse           29.447602                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs            6341790                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs           564377                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs            11.236797                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle        336593500                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data    29.447602                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.920238                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.920238                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024           30                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::0            4                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::3           26                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.937500                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses         15419631                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses        15419631                       # Number of data accesses
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 518545236500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp          24160699                       # Transaction distribution
system.tol2bus.trans_dist::ReadRespWithInvalidate            2                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      5030344                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean     23970666                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict         2670986                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq            1050                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq           674                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp           1724                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeFailReq           88                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeFailResp           88                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq          3338683                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp         3338682                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq      14177419                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq      9983283                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateReq           95                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateResp           95                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side     42462472                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side     35053337                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side        44992                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side      1651857                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.icache.mem_side::system.l2.cpu_side        15928                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.dcache.mem_side::system.l2.cpu_side      1614206                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.icache.mem_side::system.l2.cpu_side         8734                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.dcache.mem_side::system.l2.cpu_side      1502762                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total              82354288                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side   1811731392                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side   1494679680                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side      1918976                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side     69566912                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.icache.mem_side::system.l2.cpu_side       678912                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.dcache.mem_side::system.l2.cpu_side     68059392                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.icache.mem_side::system.l2.cpu_side       371968                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.dcache.mem_side::system.l2.cpu_side     63553664                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total             3510560896                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                         4320290                       # Total snoops (count)
system.tol2bus.snoopTraffic                 105469888                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples         31747173                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.079496                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.320101                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0               29512891     92.96%     92.96% # Request fanout histogram
system.tol2bus.snoop_fanout::1                2089578      6.58%     99.54% # Request fanout histogram
system.tol2bus.snoop_fanout::2                  30566      0.10%     99.64% # Request fanout histogram
system.tol2bus.snoop_fanout::3                  83494      0.26%     99.90% # Request fanout histogram
system.tol2bus.snoop_fanout::4                  30644      0.10%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              4                       # Request fanout histogram
system.tol2bus.snoop_fanout::total           31747173                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy        54889846943                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization             10.6                       # Layer utilization (%)
system.tol2bus.respLayer5.occupancy         826159042                       # Layer occupancy (ticks)
system.tol2bus.respLayer5.utilization             0.2                       # Layer utilization (%)
system.tol2bus.respLayer4.occupancy           8170046                       # Layer occupancy (ticks)
system.tol2bus.respLayer4.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer7.occupancy         764444198                       # Layer occupancy (ticks)
system.tol2bus.respLayer7.utilization             0.1                       # Layer utilization (%)
system.tol2bus.respLayer6.occupancy           4506165                       # Layer occupancy (ticks)
system.tol2bus.respLayer6.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy       17548249359                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             3.4                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy       21237887194                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             4.1                       # Layer utilization (%)
system.tol2bus.respLayer3.occupancy         847281986                       # Layer occupancy (ticks)
system.tol2bus.respLayer3.utilization             0.2                       # Layer utilization (%)
system.tol2bus.respLayer2.occupancy          22716491                       # Layer occupancy (ticks)
system.tol2bus.respLayer2.utilization             0.0                       # Layer utilization (%)

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                               561058241500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 472943                       # Simulator instruction rate (inst/s)
host_mem_usage                                 747192                       # Number of bytes of host memory used
host_op_rate                                   474435                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  1519.54                       # Real time elapsed on the host
host_tick_rate                               27977539                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   718656334                       # Number of instructions simulated
sim_ops                                     720923044                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.042513                       # Number of seconds simulated
sim_ticks                                 42513005000                       # Number of ticks simulated
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct            95.306738                       # BTB Hit Percentage
system.cpu0.branchPred.BTBHits                7594038                       # Number of BTB hits
system.cpu0.branchPred.BTBLookups             7967997                       # Number of BTB lookups
system.cpu0.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu0.branchPred.condIncorrect          1337587                       # Number of conditional branches incorrect
system.cpu0.branchPred.condPredicted         13748170                       # Number of conditional branches predicted
system.cpu0.branchPred.indirectHits             34401                       # Number of indirect target hits.
system.cpu0.branchPred.indirectLookups          54983                       # Number of indirect predictor lookups.
system.cpu0.branchPred.indirectMisses           20582                       # Number of indirect misses.
system.cpu0.branchPred.lookups               14743355                       # Number of BP lookups
system.cpu0.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu0.branchPredindirectMispredicted        12397                       # Number of mispredicted indirect branches.
system.cpu0.commit.amos                          4312                       # Number of atomic instructions committed
system.cpu0.commit.branchMispredicts          1123475                       # The number of times a branch was mispredicted
system.cpu0.commit.branches                   5974699                       # Number of branches committed
system.cpu0.commit.bw_lim_events              1429291                       # number cycles where commit BW limit reached
system.cpu0.commit.commitNonSpecStalls         141042                       # The number of times commit has been forced to stall to communicate backwards
system.cpu0.commit.commitSquashedInsts       23657283                       # The number of squashed insts skipped by commit
system.cpu0.commit.committedInsts            27447394                       # Number of instructions committed
system.cpu0.commit.committedOps              27512891                       # Number of ops (including micro ops) committed
system.cpu0.commit.committed_per_cycle::samples     67404423                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::mean     0.408176                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::stdev     1.385040                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::0     57227338     84.90%     84.90% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::1      5573715      8.27%     93.17% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::2      1443641      2.14%     95.31% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::3       755377      1.12%     96.43% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::4       330875      0.49%     96.92% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::5       155848      0.23%     97.16% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::6       169671      0.25%     97.41% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::7       318667      0.47%     97.88% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::8      1429291      2.12%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::total     67404423                       # Number of insts commited each cycle
system.cpu0.commit.fp_insts                      3262                       # Number of committed floating point instructions.
system.cpu0.commit.function_calls               70298                       # Number of function calls committed.
system.cpu0.commit.int_insts                 27073477                       # Number of committed integer instructions.
system.cpu0.commit.loads                      6785839                       # Number of loads committed
system.cpu0.commit.membars                      98588                       # Number of memory barriers committed
system.cpu0.commit.op_class_0::No_OpClass        99272      0.36%      0.36% # Class of committed instruction
system.cpu0.commit.op_class_0::IntAlu        19553244     71.07%     71.43% # Class of committed instruction
system.cpu0.commit.op_class_0::IntMult           6774      0.02%     71.45% # Class of committed instruction
system.cpu0.commit.op_class_0::IntDiv            1882      0.01%     71.46% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatAdd            16      0.00%     71.46% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCmp           456      0.00%     71.46% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCvt          1369      0.00%     71.47% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMult            0      0.00%     71.47% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMultAcc            0      0.00%     71.47% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatDiv           228      0.00%     71.47% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMisc          310      0.00%     71.47% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatSqrt            0      0.00%     71.47% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAdd              0      0.00%     71.47% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAddAcc            0      0.00%     71.47% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAlu              0      0.00%     71.47% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCmp              0      0.00%     71.47% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCvt              0      0.00%     71.47% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMisc             0      0.00%     71.47% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMult             0      0.00%     71.47% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMultAcc            0      0.00%     71.47% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShift            0      0.00%     71.47% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShiftAcc            0      0.00%     71.47% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdDiv              0      0.00%     71.47% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSqrt             0      0.00%     71.47% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAdd            0      0.00%     71.47% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAlu            0      0.00%     71.47% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCmp            0      0.00%     71.47% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCvt            0      0.00%     71.47% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatDiv            0      0.00%     71.47% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMisc            0      0.00%     71.47% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMult            0      0.00%     71.47% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMultAcc            0      0.00%     71.47% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatSqrt            0      0.00%     71.47% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAdd            0      0.00%     71.47% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAlu            0      0.00%     71.47% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceCmp            0      0.00%     71.47% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     71.47% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     71.47% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAes              0      0.00%     71.47% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAesMix            0      0.00%     71.47% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash            0      0.00%     71.47% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash2            0      0.00%     71.47% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash            0      0.00%     71.47% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash2            0      0.00%     71.47% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma2            0      0.00%     71.47% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma3            0      0.00%     71.47% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdPredAlu            0      0.00%     71.47% # Class of committed instruction
system.cpu0.commit.op_class_0::MemRead        6789577     24.68%     96.15% # Class of committed instruction
system.cpu0.commit.op_class_0::MemWrite       1058880      3.85%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemRead          574      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemWrite          309      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::total         27512891                       # Class of committed instruction
system.cpu0.commit.refs                       7849340                       # Number of memory references committed
system.cpu0.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu0.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu0.committedInsts                   27447394                       # Number of Instructions Simulated
system.cpu0.committedOps                     27512891                       # Number of Ops (including micro ops) Simulated
system.cpu0.cpi                              2.985756                       # CPI: Cycles Per Instruction
system.cpu0.cpi_total                        2.985756                       # CPI: Total CPI of All Threads
system.cpu0.decode.BlockedCycles             33323175                       # Number of cycles decode is blocked
system.cpu0.decode.BranchMispred               216085                       # Number of times decode detected a branch misprediction
system.cpu0.decode.BranchResolved             6575845                       # Number of times decode resolved a branch
system.cpu0.decode.DecodedInsts              56614479                       # Number of instructions handled by decode
system.cpu0.decode.IdleCycles                 7652894                       # Number of cycles decode is idle
system.cpu0.decode.RunCycles                 28280074                       # Number of cycles decode is running
system.cpu0.decode.SquashCycles               1126356                       # Number of cycles decode is squashing
system.cpu0.decode.SquashedInsts               653254                       # Number of squashed instructions handled by decode
system.cpu0.decode.UnblockCycles              1031823                       # Number of cycles decode is unblocking
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.fetch.Branches                   14743355                       # Number of branches that fetch encountered
system.cpu0.fetch.CacheLines                  3773008                       # Number of cache lines fetched
system.cpu0.fetch.Cycles                     63197577                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu0.fetch.IcacheSquashes                83299                       # Number of outstanding Icache misses that were squashed
system.cpu0.fetch.IcacheWaitRetryStallCycles         1429                       # Number of stall cycles due to full MSHR
system.cpu0.fetch.Insts                      64528582                       # Number of instructions fetch has processed
system.cpu0.fetch.MiscStallCycles                 360                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu0.fetch.PendingTrapStallCycles            2                       # Number of stall cycles due to pending traps
system.cpu0.fetch.SquashCycles                2680936                       # Number of cycles fetch has spent squashing
system.cpu0.fetch.branchRate                 0.179904                       # Number of branch fetches per cycle
system.cpu0.fetch.icacheStallCycles           6874486                       # Number of cycles fetch is stalled on an Icache miss
system.cpu0.fetch.predictedBranches           7628439                       # Number of branches that fetch has predicted taken
system.cpu0.fetch.rate                       0.787402                       # Number of inst fetches per cycle
system.cpu0.fetch.rateDist::samples          71414322                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::mean             0.909080                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::stdev            1.053623                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::0                32532372     45.55%     45.55% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::1                20653034     28.92%     74.47% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::2                11966259     16.76%     91.23% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::3                 5524552      7.74%     98.97% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::4                  244732      0.34%     99.31% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::5                  291763      0.41%     99.72% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::6                  136249      0.19%     99.91% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::7                   15967      0.02%     99.93% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::8                   49394      0.07%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::total            71414322                       # Number of instructions fetched each cycle (Total)
system.cpu0.fp_regfile_reads                     2792                       # number of floating regfile reads
system.cpu0.fp_regfile_writes                    2043                       # number of floating regfile writes
system.cpu0.idleCycles                       10536897                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu0.iew.branchMispredicts             1254133                       # Number of branch mispredicts detected at execute
system.cpu0.iew.exec_branches                 9456522                       # Number of branches executed
system.cpu0.iew.exec_nop                            0                       # number of nop insts executed
system.cpu0.iew.exec_rate                    0.545636                       # Inst execution rate
system.cpu0.iew.exec_refs                    12938559                       # number of memory reference insts executed
system.cpu0.iew.exec_stores                   1151759                       # Number of stores executed
system.cpu0.iew.exec_swp                            0                       # number of swp insts executed
system.cpu0.iew.iewBlockCycles               11842650                       # Number of cycles IEW is blocking
system.cpu0.iew.iewDispLoadInsts             12661936                       # Number of dispatched load instructions
system.cpu0.iew.iewDispNonSpecInsts             73155                       # Number of dispatched non-speculative instructions
system.cpu0.iew.iewDispSquashedInsts           579444                       # Number of squashed instructions skipped by dispatch
system.cpu0.iew.iewDispStoreInsts             1257083                       # Number of dispatched store instructions
system.cpu0.iew.iewDispatchedInsts           51127448                       # Number of instructions dispatched to IQ
system.cpu0.iew.iewExecLoadInsts             11786800                       # Number of load instructions executed
system.cpu0.iew.iewExecSquashedInsts          1326046                       # Number of squashed instructions skipped in execute
system.cpu0.iew.iewExecutedInsts             44715566                       # Number of executed instructions
system.cpu0.iew.iewIQFullEvents                 61111                       # Number of times the IQ has become full, causing a stall
system.cpu0.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu0.iew.iewLSQFullEvents              3519569                       # Number of times the LSQ has become full, causing a stall
system.cpu0.iew.iewSquashCycles               1126356                       # Number of cycles IEW is squashing
system.cpu0.iew.iewUnblockCycles              3648058                       # Number of cycles IEW is unblocking
system.cpu0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu0.iew.lsq.thread0.cacheBlocked       106952                       # Number of times an access to memory failed due to the cache being blocked
system.cpu0.iew.lsq.thread0.forwLoads           17741                       # Number of loads that had data forwarded from stores
system.cpu0.iew.lsq.thread0.ignoredResponses          260                       # Number of memory responses ignored because the instruction is squashed
system.cpu0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu0.iew.lsq.thread0.memOrderViolation          216                       # Number of memory ordering violations
system.cpu0.iew.lsq.thread0.rescheduledLoads           10                       # Number of loads that were rescheduled
system.cpu0.iew.lsq.thread0.squashedLoads      5876097                       # Number of loads squashed
system.cpu0.iew.lsq.thread0.squashedStores       193582                       # Number of stores squashed
system.cpu0.iew.memOrderViolationEvents           216                       # Number of memory order violations
system.cpu0.iew.predictedNotTakenIncorrect       451071                       # Number of branches that were predicted not taken incorrectly
system.cpu0.iew.predictedTakenIncorrect        803062                       # Number of branches that were predicted taken incorrectly
system.cpu0.iew.wb_consumers                 31397198                       # num instructions consuming a value
system.cpu0.iew.wb_count                     42591621                       # cumulative count of insts written-back
system.cpu0.iew.wb_fanout                    0.816448                       # average fanout of values written-back
system.cpu0.iew.wb_producers                 25634165                       # num instructions producing a value
system.cpu0.iew.wb_rate                      0.519719                       # insts written-back per cycle
system.cpu0.iew.wb_sent                      42886608                       # cumulative count of insts sent to commit
system.cpu0.int_regfile_reads                57322370                       # number of integer regfile reads
system.cpu0.int_regfile_writes               32267447                       # number of integer regfile writes
system.cpu0.ipc                              0.334924                       # IPC: Instructions Per Cycle
system.cpu0.ipc_total                        0.334924                       # IPC: Total IPC of All Threads
system.cpu0.iq.FU_type_0::No_OpClass           101978      0.22%      0.22% # Type of FU issued
system.cpu0.iq.FU_type_0::IntAlu             32439473     70.46%     70.68% # Type of FU issued
system.cpu0.iq.FU_type_0::IntMult                7171      0.02%     70.69% # Type of FU issued
system.cpu0.iq.FU_type_0::IntDiv                 1967      0.00%     70.70% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatAdd                 16      0.00%     70.70% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCmp                456      0.00%     70.70% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCvt               1377      0.00%     70.70% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMult                 0      0.00%     70.70% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMultAcc              0      0.00%     70.70% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatDiv                228      0.00%     70.70% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMisc               310      0.00%     70.70% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatSqrt                 0      0.00%     70.70% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAdd                   0      0.00%     70.70% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAddAcc                0      0.00%     70.70% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAlu                   0      0.00%     70.70% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCmp                   0      0.00%     70.70% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCvt                   0      0.00%     70.70% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMisc                  0      0.00%     70.70% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMult                  0      0.00%     70.70% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMultAcc               0      0.00%     70.70% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShift                 0      0.00%     70.70% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShiftAcc              0      0.00%     70.70% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdDiv                   0      0.00%     70.70% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSqrt                  0      0.00%     70.70% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAdd              0      0.00%     70.70% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAlu              0      0.00%     70.70% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCmp              0      0.00%     70.70% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCvt              0      0.00%     70.70% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatDiv              0      0.00%     70.70% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMisc             0      0.00%     70.70% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMult             0      0.00%     70.70% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     70.70% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatSqrt             0      0.00%     70.70% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAdd             0      0.00%     70.70% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAlu             0      0.00%     70.70% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceCmp             0      0.00%     70.70% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     70.70% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     70.70% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAes                   0      0.00%     70.70% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAesMix                0      0.00%     70.70% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash              0      0.00%     70.70% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash2             0      0.00%     70.70% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash            0      0.00%     70.70% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash2            0      0.00%     70.70% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma2             0      0.00%     70.70% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma3             0      0.00%     70.70% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdPredAlu               0      0.00%     70.70% # Type of FU issued
system.cpu0.iq.FU_type_0::MemRead            12330101     26.78%     97.48% # Type of FU issued
system.cpu0.iq.FU_type_0::MemWrite            1157585      2.51%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemRead            641      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemWrite           309      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::total              46041612                       # Type of FU issued
system.cpu0.iq.fp_alu_accesses                   3386                       # Number of floating point alu accesses
system.cpu0.iq.fp_inst_queue_reads               6723                       # Number of floating instruction queue reads
system.cpu0.iq.fp_inst_queue_wakeup_accesses         3271                       # Number of floating instruction queue wakeup accesses
system.cpu0.iq.fp_inst_queue_writes              3338                       # Number of floating instruction queue writes
system.cpu0.iq.fu_busy_cnt                     314640                       # FU busy when requested
system.cpu0.iq.fu_busy_rate                  0.006834                       # FU busy rate (busy events/executed inst)
system.cpu0.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntAlu                 179291     56.98%     56.98% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntMult                    36      0.01%     56.99% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntDiv                     69      0.02%     57.02% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatAdd                    0      0.00%     57.02% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCmp                    0      0.00%     57.02% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCvt                    0      0.00%     57.02% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMult                   0      0.00%     57.02% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMultAcc                0      0.00%     57.02% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatDiv                    0      0.00%     57.02% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMisc                  16      0.01%     57.02% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatSqrt                   0      0.00%     57.02% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAdd                     0      0.00%     57.02% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAddAcc                  0      0.00%     57.02% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAlu                     0      0.00%     57.02% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCmp                     0      0.00%     57.02% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCvt                     0      0.00%     57.02% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMisc                    0      0.00%     57.02% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMult                    0      0.00%     57.02% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMultAcc                 0      0.00%     57.02% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShift                   0      0.00%     57.02% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShiftAcc                0      0.00%     57.02% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdDiv                     0      0.00%     57.02% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSqrt                    0      0.00%     57.02% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAdd                0      0.00%     57.02% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAlu                0      0.00%     57.02% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCmp                0      0.00%     57.02% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCvt                0      0.00%     57.02% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatDiv                0      0.00%     57.02% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMisc               0      0.00%     57.02% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMult               0      0.00%     57.02% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMultAcc            0      0.00%     57.02% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatSqrt               0      0.00%     57.02% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAdd               0      0.00%     57.02% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAlu               0      0.00%     57.02% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceCmp               0      0.00%     57.02% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceAdd            0      0.00%     57.02% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceCmp            0      0.00%     57.02% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAes                     0      0.00%     57.02% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAesMix                  0      0.00%     57.02% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash                0      0.00%     57.02% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash2               0      0.00%     57.02% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash              0      0.00%     57.02% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash2             0      0.00%     57.02% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma2               0      0.00%     57.02% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma3               0      0.00%     57.02% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdPredAlu                 0      0.00%     57.02% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemRead                123070     39.11%     96.14% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemWrite                12125      3.85%     99.99% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemRead               31      0.01%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemWrite               2      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.int_alu_accesses              46250888                       # Number of integer alu accesses
system.cpu0.iq.int_inst_queue_reads         163879524                       # Number of integer instruction queue reads
system.cpu0.iq.int_inst_queue_wakeup_accesses     42588350                       # Number of integer instruction queue wakeup accesses
system.cpu0.iq.int_inst_queue_writes         74738867                       # Number of integer instruction queue writes
system.cpu0.iq.iqInstsAdded                  50914319                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu0.iq.iqInstsIssued                 46041612                       # Number of instructions issued
system.cpu0.iq.iqNonSpecInstsAdded             213129                       # Number of non-speculative instructions added to the IQ
system.cpu0.iq.iqSquashedInstsExamined       23614559                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu0.iq.iqSquashedInstsIssued            74061                       # Number of squashed instructions issued
system.cpu0.iq.iqSquashedNonSpecRemoved         72087                       # Number of squashed non-spec instructions that were removed
system.cpu0.iq.iqSquashedOperandsExamined     10156466                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu0.iq.issued_per_cycle::samples     71414322                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::mean        0.644711                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::stdev       1.147324                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::0           46855060     65.61%     65.61% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::1           13125423     18.38%     83.99% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::2            5864854      8.21%     92.20% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::3            2845036      3.98%     96.19% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::4            1738938      2.43%     98.62% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::5             467644      0.65%     99.28% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::6             298637      0.42%     99.69% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::7             184261      0.26%     99.95% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::8              34469      0.05%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::total       71414322                       # Number of insts issued each cycle
system.cpu0.iq.rate                          0.561817                       # Inst issue rate
system.cpu0.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu0.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu0.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu0.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.memDep0.conflictingLoads           134815                       # Number of conflicting loads.
system.cpu0.memDep0.conflictingStores           10387                       # Number of conflicting stores.
system.cpu0.memDep0.insertedLoads            12661936                       # Number of loads inserted to the mem dependence unit.
system.cpu0.memDep0.insertedStores            1257083                       # Number of stores inserted to the mem dependence unit.
system.cpu0.misc_regfile_reads                   6247                       # number of misc regfile reads
system.cpu0.misc_regfile_writes                  2379                       # number of misc regfile writes
system.cpu0.numCycles                        81951219                       # number of cpu cycles simulated
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.quiesceCycles                     3074803                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu0.rename.BlockCycles               20268851                       # Number of cycles rename is blocking
system.cpu0.rename.CommittedMaps             20451496                       # Number of HB maps that are committed
system.cpu0.rename.IQFullEvents                292412                       # Number of times rename has blocked due to IQ full
system.cpu0.rename.IdleCycles                 8999234                       # Number of cycles rename is idle
system.cpu0.rename.LQFullEvents               8302193                       # Number of times rename has blocked due to LQ full
system.cpu0.rename.ROBFullEvents               241201                       # Number of times rename has blocked due to ROB full
system.cpu0.rename.RenameLookups             70399492                       # Number of register rename lookups that rename has made
system.cpu0.rename.RenamedInsts              54302575                       # Number of instructions processed by rename
system.cpu0.rename.RenamedOperands           40728234                       # Number of destination operands rename has renamed
system.cpu0.rename.RunCycles                 27674419                       # Number of cycles rename is running
system.cpu0.rename.SQFullEvents                437818                       # Number of times rename has blocked due to SQ full
system.cpu0.rename.SquashCycles               1126356                       # Number of cycles rename is squashing
system.cpu0.rename.UnblockCycles              9386783                       # Number of cycles rename is unblocking
system.cpu0.rename.UndoneMaps                20276742                       # Number of HB maps that are undone due to squashing
system.cpu0.rename.fp_rename_lookups             2835                       # Number of floating rename lookups
system.cpu0.rename.int_rename_lookups        70396657                       # Number of integer rename lookups
system.cpu0.rename.serializeStallCycles       3958679                       # count of cycles rename stalled for serializing inst
system.cpu0.rename.serializingInsts             66733                       # count of serializing insts renamed
system.cpu0.rename.skidInsts                  2436133                       # count of insts added to the skid buffer
system.cpu0.rename.tempSerializingInsts         66742                       # count of temporary serializing insts renamed
system.cpu0.rob.rob_reads                   117114236                       # The number of ROB reads
system.cpu0.rob.rob_writes                  106357705                       # The number of ROB writes
system.cpu0.timesIdled                         111521                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu0.workload.numSyscalls                 2706                       # Number of system calls
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct            98.171002                       # BTB Hit Percentage
system.cpu1.branchPred.BTBHits                7608987                       # Number of BTB hits
system.cpu1.branchPred.BTBLookups             7750748                       # Number of BTB lookups
system.cpu1.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu1.branchPred.condIncorrect          1310154                       # Number of conditional branches incorrect
system.cpu1.branchPred.condPredicted         13634994                       # Number of conditional branches predicted
system.cpu1.branchPred.indirectHits             12360                       # Number of indirect target hits.
system.cpu1.branchPred.indirectLookups          16896                       # Number of indirect predictor lookups.
system.cpu1.branchPred.indirectMisses            4536                       # Number of indirect misses.
system.cpu1.branchPred.lookups               14530881                       # Number of BP lookups
system.cpu1.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu1.branchPredindirectMispredicted         2030                       # Number of mispredicted indirect branches.
system.cpu1.commit.amos                          4014                       # Number of atomic instructions committed
system.cpu1.commit.branchMispredicts          1113320                       # The number of times a branch was mispredicted
system.cpu1.commit.branches                   5703431                       # Number of branches committed
system.cpu1.commit.bw_lim_events              1306757                       # number cycles where commit BW limit reached
system.cpu1.commit.commitNonSpecStalls         128248                       # The number of times commit has been forced to stall to communicate backwards
system.cpu1.commit.commitSquashedInsts       24098096                       # The number of squashed insts skipped by commit
system.cpu1.commit.committedInsts            26014252                       # Number of instructions committed
system.cpu1.commit.committedOps              26075320                       # Number of ops (including micro ops) committed
system.cpu1.commit.committed_per_cycle::samples     63697933                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::mean     0.409359                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::stdev     1.375971                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::0     53843851     84.53%     84.53% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::1      5507252      8.65%     93.18% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::2      1382052      2.17%     95.35% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::3       705246      1.11%     96.45% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::4       320038      0.50%     96.96% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::5       155145      0.24%     97.20% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::6       164851      0.26%     97.46% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::7       312741      0.49%     97.95% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::8      1306757      2.05%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::total     63697933                       # Number of insts commited each cycle
system.cpu1.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu1.commit.function_calls               20412                       # Number of function calls committed.
system.cpu1.commit.int_insts                 25655507                       # Number of committed integer instructions.
system.cpu1.commit.loads                      6500369                       # Number of loads committed
system.cpu1.commit.membars                      91784                       # Number of memory barriers committed
system.cpu1.commit.op_class_0::No_OpClass        91784      0.35%      0.35% # Class of committed instruction
system.cpu1.commit.op_class_0::IntAlu        18729099     71.83%     72.18% # Class of committed instruction
system.cpu1.commit.op_class_0::IntMult            213      0.00%     72.18% # Class of committed instruction
system.cpu1.commit.op_class_0::IntDiv             354      0.00%     72.18% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatAdd             0      0.00%     72.18% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCmp             0      0.00%     72.18% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCvt             0      0.00%     72.18% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMult            0      0.00%     72.18% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMultAcc            0      0.00%     72.18% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatDiv             0      0.00%     72.18% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMisc            0      0.00%     72.18% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatSqrt            0      0.00%     72.18% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAdd              0      0.00%     72.18% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAddAcc            0      0.00%     72.18% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAlu              0      0.00%     72.18% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCmp              0      0.00%     72.18% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCvt              0      0.00%     72.18% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMisc             0      0.00%     72.18% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMult             0      0.00%     72.18% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMultAcc            0      0.00%     72.18% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShift            0      0.00%     72.18% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShiftAcc            0      0.00%     72.18% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdDiv              0      0.00%     72.18% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSqrt             0      0.00%     72.18% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAdd            0      0.00%     72.18% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAlu            0      0.00%     72.18% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCmp            0      0.00%     72.18% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCvt            0      0.00%     72.18% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatDiv            0      0.00%     72.18% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMisc            0      0.00%     72.18% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMult            0      0.00%     72.18% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     72.18% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatSqrt            0      0.00%     72.18% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAdd            0      0.00%     72.18% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAlu            0      0.00%     72.18% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceCmp            0      0.00%     72.18% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     72.18% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     72.18% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAes              0      0.00%     72.18% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAesMix            0      0.00%     72.18% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash            0      0.00%     72.18% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash2            0      0.00%     72.18% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash            0      0.00%     72.18% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash2            0      0.00%     72.18% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma2            0      0.00%     72.18% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma3            0      0.00%     72.18% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdPredAlu            0      0.00%     72.18% # Class of committed instruction
system.cpu1.commit.op_class_0::MemRead        6504383     24.94%     97.13% # Class of committed instruction
system.cpu1.commit.op_class_0::MemWrite        749487      2.87%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::total         26075320                       # Class of committed instruction
system.cpu1.commit.refs                       7253870                       # Number of memory references committed
system.cpu1.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu1.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu1.committedInsts                   26014252                       # Number of Instructions Simulated
system.cpu1.committedOps                     26075320                       # Number of Ops (including micro ops) Simulated
system.cpu1.cpi                              2.679537                       # CPI: Cycles Per Instruction
system.cpu1.cpi_total                        2.679537                       # CPI: Total CPI of All Threads
system.cpu1.decode.BlockedCycles             31902046                       # Number of cycles decode is blocked
system.cpu1.decode.BranchMispred               198071                       # Number of times decode detected a branch misprediction
system.cpu1.decode.BranchResolved             6597001                       # Number of times decode resolved a branch
system.cpu1.decode.DecodedInsts              55662034                       # Number of instructions handled by decode
system.cpu1.decode.IdleCycles                 5607065                       # Number of cycles decode is idle
system.cpu1.decode.RunCycles                 28105416                       # Number of cycles decode is running
system.cpu1.decode.SquashCycles               1114928                       # Number of cycles decode is squashing
system.cpu1.decode.SquashedInsts               616095                       # Number of squashed instructions handled by decode
system.cpu1.decode.UnblockCycles              1012758                       # Number of cycles decode is unblocking
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.fetch.Branches                   14530881                       # Number of branches that fetch encountered
system.cpu1.fetch.CacheLines                  3554613                       # Number of cache lines fetched
system.cpu1.fetch.Cycles                     61872232                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu1.fetch.IcacheSquashes                57324                       # Number of outstanding Icache misses that were squashed
system.cpu1.fetch.IcacheWaitRetryStallCycles           63                       # Number of stall cycles due to full MSHR
system.cpu1.fetch.Insts                      63455371                       # Number of instructions fetch has processed
system.cpu1.fetch.MiscStallCycles                   6                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu1.fetch.SquashCycles                2623524                       # Number of cycles fetch has spent squashing
system.cpu1.fetch.branchRate                 0.208459                       # Number of branch fetches per cycle
system.cpu1.fetch.icacheStallCycles           4558150                       # Number of cycles fetch is stalled on an Icache miss
system.cpu1.fetch.predictedBranches           7621347                       # Number of branches that fetch has predicted taken
system.cpu1.fetch.rate                       0.910327                       # Number of inst fetches per cycle
system.cpu1.fetch.rateDist::samples          67742213                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::mean             0.941951                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::stdev            1.045630                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::0                29314806     43.27%     43.27% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::1                20490742     30.25%     73.52% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::2                11815243     17.44%     90.96% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::3                 5475939      8.08%     99.05% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::4                  204961      0.30%     99.35% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::5                  280148      0.41%     99.76% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::6                  115304      0.17%     99.93% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::7                   12163      0.02%     99.95% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::8                   32907      0.05%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::total            67742213                       # Number of instructions fetched each cycle (Total)
system.cpu1.idleCycles                        1963932                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu1.iew.branchMispredicts             1248907                       # Number of branch mispredicts detected at execute
system.cpu1.iew.exec_branches                 9260925                       # Number of branches executed
system.cpu1.iew.exec_nop                            0                       # number of nop insts executed
system.cpu1.iew.exec_rate                    0.624493                       # Inst execution rate
system.cpu1.iew.exec_refs                    12359707                       # number of memory reference insts executed
system.cpu1.iew.exec_stores                    847618                       # Number of stores executed
system.cpu1.iew.exec_swp                            0                       # number of swp insts executed
system.cpu1.iew.iewBlockCycles               11827620                       # Number of cycles IEW is blocking
system.cpu1.iew.iewDispLoadInsts             12414121                       # Number of dispatched load instructions
system.cpu1.iew.iewDispNonSpecInsts             60341                       # Number of dispatched non-speculative instructions
system.cpu1.iew.iewDispSquashedInsts           571382                       # Number of squashed instructions skipped by dispatch
system.cpu1.iew.iewDispStoreInsts             1012096                       # Number of dispatched store instructions
system.cpu1.iew.iewDispatchedInsts           50135555                       # Number of instructions dispatched to IQ
system.cpu1.iew.iewExecLoadInsts             11512089                       # Number of load instructions executed
system.cpu1.iew.iewExecSquashedInsts          1312737                       # Number of squashed instructions skipped in execute
system.cpu1.iew.iewExecutedInsts             43530971                       # Number of executed instructions
system.cpu1.iew.iewIQFullEvents                 62106                       # Number of times the IQ has become full, causing a stall
system.cpu1.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu1.iew.iewLSQFullEvents              3014007                       # Number of times the LSQ has become full, causing a stall
system.cpu1.iew.iewSquashCycles               1114928                       # Number of cycles IEW is squashing
system.cpu1.iew.iewUnblockCycles              3139924                       # Number of cycles IEW is unblocking
system.cpu1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu1.iew.lsq.thread0.cacheBlocked        84923                       # Number of times an access to memory failed due to the cache being blocked
system.cpu1.iew.lsq.thread0.forwLoads            9416                       # Number of loads that had data forwarded from stores
system.cpu1.iew.lsq.thread0.ignoredResponses           72                       # Number of memory responses ignored because the instruction is squashed
system.cpu1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu1.iew.lsq.thread0.memOrderViolation           73                       # Number of memory ordering violations
system.cpu1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu1.iew.lsq.thread0.squashedLoads      5913752                       # Number of loads squashed
system.cpu1.iew.lsq.thread0.squashedStores       258595                       # Number of stores squashed
system.cpu1.iew.memOrderViolationEvents            73                       # Number of memory order violations
system.cpu1.iew.predictedNotTakenIncorrect       454376                       # Number of branches that were predicted not taken incorrectly
system.cpu1.iew.predictedTakenIncorrect        794531                       # Number of branches that were predicted taken incorrectly
system.cpu1.iew.wb_consumers                 30663475                       # num instructions consuming a value
system.cpu1.iew.wb_count                     41425330                       # cumulative count of insts written-back
system.cpu1.iew.wb_fanout                    0.817676                       # average fanout of values written-back
system.cpu1.iew.wb_producers                 25072791                       # num instructions producing a value
system.cpu1.iew.wb_rate                      0.594285                       # insts written-back per cycle
system.cpu1.iew.wb_sent                      41747806                       # cumulative count of insts sent to commit
system.cpu1.int_regfile_reads                55749197                       # number of integer regfile reads
system.cpu1.int_regfile_writes               31604636                       # number of integer regfile writes
system.cpu1.ipc                              0.373199                       # IPC: Instructions Per Cycle
system.cpu1.ipc_total                        0.373199                       # IPC: Total IPC of All Threads
system.cpu1.iq.FU_type_0::No_OpClass            93322      0.21%      0.21% # Type of FU issued
system.cpu1.iq.FU_type_0::IntAlu             31854699     71.03%     71.24% # Type of FU issued
system.cpu1.iq.FU_type_0::IntMult                 263      0.00%     71.24% # Type of FU issued
system.cpu1.iq.FU_type_0::IntDiv                  354      0.00%     71.24% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatAdd                  0      0.00%     71.24% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCmp                  0      0.00%     71.24% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCvt                  0      0.00%     71.24% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMult                 0      0.00%     71.24% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMultAcc              0      0.00%     71.24% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatDiv                  0      0.00%     71.24% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMisc                 0      0.00%     71.24% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatSqrt                 0      0.00%     71.24% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAdd                   0      0.00%     71.24% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAddAcc                0      0.00%     71.24% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAlu                   0      0.00%     71.24% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCmp                   0      0.00%     71.24% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCvt                   0      0.00%     71.24% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMisc                  0      0.00%     71.24% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMult                  0      0.00%     71.24% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMultAcc               0      0.00%     71.24% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShift                 0      0.00%     71.24% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShiftAcc              0      0.00%     71.24% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdDiv                   0      0.00%     71.24% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSqrt                  0      0.00%     71.24% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAdd              0      0.00%     71.24% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAlu              0      0.00%     71.24% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCmp              0      0.00%     71.24% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCvt              0      0.00%     71.24% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatDiv              0      0.00%     71.24% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMisc             0      0.00%     71.24% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMult             0      0.00%     71.24% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     71.24% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatSqrt             0      0.00%     71.24% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAdd             0      0.00%     71.24% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAlu             0      0.00%     71.24% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceCmp             0      0.00%     71.24% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     71.24% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     71.24% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAes                   0      0.00%     71.24% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAesMix                0      0.00%     71.24% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash              0      0.00%     71.24% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash2             0      0.00%     71.24% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash            0      0.00%     71.24% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash2            0      0.00%     71.24% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma2             0      0.00%     71.24% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma3             0      0.00%     71.24% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdPredAlu               0      0.00%     71.24% # Type of FU issued
system.cpu1.iq.FU_type_0::MemRead            12042261     26.85%     98.10% # Type of FU issued
system.cpu1.iq.FU_type_0::MemWrite             852809      1.90%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemWrite             0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::total              44843708                       # Type of FU issued
system.cpu1.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu1.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu1.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu1.iq.fu_busy_cnt                     269716                       # FU busy when requested
system.cpu1.iq.fu_busy_rate                  0.006015                       # FU busy rate (busy events/executed inst)
system.cpu1.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntAlu                 171571     63.61%     63.61% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntMult                     0      0.00%     63.61% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntDiv                      0      0.00%     63.61% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatAdd                    0      0.00%     63.61% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCmp                    0      0.00%     63.61% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCvt                    0      0.00%     63.61% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMult                   0      0.00%     63.61% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMultAcc                0      0.00%     63.61% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatDiv                    0      0.00%     63.61% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMisc                   0      0.00%     63.61% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatSqrt                   0      0.00%     63.61% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAdd                     0      0.00%     63.61% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAddAcc                  0      0.00%     63.61% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAlu                     0      0.00%     63.61% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCmp                     0      0.00%     63.61% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCvt                     0      0.00%     63.61% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMisc                    0      0.00%     63.61% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMult                    0      0.00%     63.61% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMultAcc                 0      0.00%     63.61% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShift                   0      0.00%     63.61% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShiftAcc                0      0.00%     63.61% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdDiv                     0      0.00%     63.61% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSqrt                    0      0.00%     63.61% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAdd                0      0.00%     63.61% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAlu                0      0.00%     63.61% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCmp                0      0.00%     63.61% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCvt                0      0.00%     63.61% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatDiv                0      0.00%     63.61% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMisc               0      0.00%     63.61% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMult               0      0.00%     63.61% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMultAcc            0      0.00%     63.61% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatSqrt               0      0.00%     63.61% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAdd               0      0.00%     63.61% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAlu               0      0.00%     63.61% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceCmp               0      0.00%     63.61% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceAdd            0      0.00%     63.61% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceCmp            0      0.00%     63.61% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAes                     0      0.00%     63.61% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAesMix                  0      0.00%     63.61% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash                0      0.00%     63.61% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash2               0      0.00%     63.61% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash              0      0.00%     63.61% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash2             0      0.00%     63.61% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma2               0      0.00%     63.61% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma3               0      0.00%     63.61% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdPredAlu                 0      0.00%     63.61% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemRead                 97368     36.10%     99.71% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemWrite                  777      0.29%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemWrite               0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.int_alu_accesses              45020102                       # Number of integer alu accesses
system.cpu1.iq.int_inst_queue_reads         157776847                       # Number of integer instruction queue reads
system.cpu1.iq.int_inst_queue_wakeup_accesses     41425330                       # Number of integer instruction queue wakeup accesses
system.cpu1.iq.int_inst_queue_writes         74195858                       # Number of integer instruction queue writes
system.cpu1.iq.iqInstsAdded                  49951742                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu1.iq.iqInstsIssued                 44843708                       # Number of instructions issued
system.cpu1.iq.iqNonSpecInstsAdded             183813                       # Number of non-speculative instructions added to the IQ
system.cpu1.iq.iqSquashedInstsExamined       24060235                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu1.iq.iqSquashedInstsIssued            77502                       # Number of squashed instructions issued
system.cpu1.iq.iqSquashedNonSpecRemoved         55565                       # Number of squashed non-spec instructions that were removed
system.cpu1.iq.iqSquashedOperandsExamined     10503688                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu1.iq.issued_per_cycle::samples     67742213                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::mean        0.661976                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::stdev       1.149948                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::0           43772516     64.62%     64.62% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::1           12685025     18.73%     83.34% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::2            5877673      8.68%     92.02% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::3            2819983      4.16%     96.18% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::4            1694206      2.50%     98.68% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::5             424880      0.63%     99.31% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::6             266574      0.39%     99.70% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::7             168128      0.25%     99.95% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::8              33228      0.05%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::total       67742213                       # Number of insts issued each cycle
system.cpu1.iq.rate                          0.643325                       # Inst issue rate
system.cpu1.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu1.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu1.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu1.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.memDep0.conflictingLoads           134400                       # Number of conflicting loads.
system.cpu1.memDep0.conflictingStores            9174                       # Number of conflicting stores.
system.cpu1.memDep0.insertedLoads            12414121                       # Number of loads inserted to the mem dependence unit.
system.cpu1.memDep0.insertedStores            1012096                       # Number of stores inserted to the mem dependence unit.
system.cpu1.misc_regfile_reads                   1538                       # number of misc regfile reads
system.cpu1.numCycles                        69706145                       # number of cpu cycles simulated
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.quiesceCycles                    15228851                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu1.rename.BlockCycles               19773497                       # Number of cycles rename is blocking
system.cpu1.rename.CommittedMaps             19572747                       # Number of HB maps that are committed
system.cpu1.rename.IQFullEvents                290395                       # Number of times rename has blocked due to IQ full
system.cpu1.rename.IdleCycles                 6938842                       # Number of cycles rename is idle
system.cpu1.rename.LQFullEvents               8263610                       # Number of times rename has blocked due to LQ full
system.cpu1.rename.ROBFullEvents               244794                       # Number of times rename has blocked due to ROB full
system.cpu1.rename.RenameLookups             69258873                       # Number of register rename lookups that rename has made
system.cpu1.rename.RenamedInsts              53338367                       # Number of instructions processed by rename
system.cpu1.rename.RenamedOperands           40149813                       # Number of destination operands rename has renamed
system.cpu1.rename.RunCycles                 27494753                       # Number of cycles rename is running
system.cpu1.rename.SQFullEvents                 31365                       # Number of times rename has blocked due to SQ full
system.cpu1.rename.SquashCycles               1114928                       # Number of cycles rename is squashing
system.cpu1.rename.UnblockCycles              8930417                       # Number of cycles rename is unblocking
system.cpu1.rename.UndoneMaps                20577066                       # Number of HB maps that are undone due to squashing
system.cpu1.rename.int_rename_lookups        69258873                       # Number of integer rename lookups
system.cpu1.rename.serializeStallCycles       3489776                       # count of cycles rename stalled for serializing inst
system.cpu1.rename.serializingInsts             55405                       # count of serializing insts renamed
system.cpu1.rename.skidInsts                  2314718                       # count of insts added to the skid buffer
system.cpu1.rename.tempSerializingInsts         55387                       # count of temporary serializing insts renamed
system.cpu1.rob.rob_reads                   112554179                       # The number of ROB reads
system.cpu1.rob.rob_writes                  104398188                       # The number of ROB writes
system.cpu1.timesIdled                          22686                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu2.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu2.branchPred.BTBHitPct            97.149521                       # BTB Hit Percentage
system.cpu2.branchPred.BTBHits                7579763                       # Number of BTB hits
system.cpu2.branchPred.BTBLookups             7802162                       # Number of BTB lookups
system.cpu2.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu2.branchPred.condIncorrect          1298002                       # Number of conditional branches incorrect
system.cpu2.branchPred.condPredicted         13497305                       # Number of conditional branches predicted
system.cpu2.branchPred.indirectHits             12783                       # Number of indirect target hits.
system.cpu2.branchPred.indirectLookups          17231                       # Number of indirect predictor lookups.
system.cpu2.branchPred.indirectMisses            4448                       # Number of indirect misses.
system.cpu2.branchPred.lookups               14408859                       # Number of BP lookups
system.cpu2.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu2.branchPredindirectMispredicted         2068                       # Number of mispredicted indirect branches.
system.cpu2.commit.amos                          3990                       # Number of atomic instructions committed
system.cpu2.commit.branchMispredicts          1117249                       # The number of times a branch was mispredicted
system.cpu2.commit.branches                   5698361                       # Number of branches committed
system.cpu2.commit.bw_lim_events              1244074                       # number cycles where commit BW limit reached
system.cpu2.commit.commitNonSpecStalls         115986                       # The number of times commit has been forced to stall to communicate backwards
system.cpu2.commit.commitSquashedInsts       24534433                       # The number of squashed insts skipped by commit
system.cpu2.commit.committedInsts            25983091                       # Number of instructions committed
system.cpu2.commit.committedOps              26038014                       # Number of ops (including micro ops) committed
system.cpu2.commit.committed_per_cycle::samples     63135682                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::mean     0.412414                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::stdev     1.365250                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::0     53056768     84.04%     84.04% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::1      5717669      9.06%     93.09% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::2      1414818      2.24%     95.33% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::3       713289      1.13%     96.46% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::4       337372      0.53%     97.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::5       169697      0.27%     97.27% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::6       173688      0.28%     97.54% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::7       308307      0.49%     98.03% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::8      1244074      1.97%    100.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::total     63135682                       # Number of insts commited each cycle
system.cpu2.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu2.commit.function_calls               20498                       # Number of function calls committed.
system.cpu2.commit.int_insts                 25623641                       # Number of committed integer instructions.
system.cpu2.commit.loads                      6492085                       # Number of loads committed
system.cpu2.commit.membars                      82547                       # Number of memory barriers committed
system.cpu2.commit.op_class_0::No_OpClass        82547      0.32%      0.32% # Class of committed instruction
system.cpu2.commit.op_class_0::IntAlu        18727489     71.92%     72.24% # Class of committed instruction
system.cpu2.commit.op_class_0::IntMult            221      0.00%     72.24% # Class of committed instruction
system.cpu2.commit.op_class_0::IntDiv             354      0.00%     72.24% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatAdd             0      0.00%     72.24% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCmp             0      0.00%     72.24% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCvt             0      0.00%     72.24% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMult            0      0.00%     72.24% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMultAcc            0      0.00%     72.24% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatDiv             0      0.00%     72.24% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMisc            0      0.00%     72.24% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatSqrt            0      0.00%     72.24% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAdd              0      0.00%     72.24% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAddAcc            0      0.00%     72.24% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAlu              0      0.00%     72.24% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCmp              0      0.00%     72.24% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCvt              0      0.00%     72.24% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMisc             0      0.00%     72.24% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMult             0      0.00%     72.24% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMultAcc            0      0.00%     72.24% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShift            0      0.00%     72.24% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShiftAcc            0      0.00%     72.24% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdDiv              0      0.00%     72.24% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSqrt             0      0.00%     72.24% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAdd            0      0.00%     72.24% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAlu            0      0.00%     72.24% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCmp            0      0.00%     72.24% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCvt            0      0.00%     72.24% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatDiv            0      0.00%     72.24% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMisc            0      0.00%     72.24% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMult            0      0.00%     72.24% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMultAcc            0      0.00%     72.24% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatSqrt            0      0.00%     72.24% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAdd            0      0.00%     72.24% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAlu            0      0.00%     72.24% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceCmp            0      0.00%     72.24% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     72.24% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     72.24% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAes              0      0.00%     72.24% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAesMix            0      0.00%     72.24% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash            0      0.00%     72.24% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash2            0      0.00%     72.24% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash            0      0.00%     72.24% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash2            0      0.00%     72.24% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma2            0      0.00%     72.24% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma3            0      0.00%     72.24% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdPredAlu            0      0.00%     72.24% # Class of committed instruction
system.cpu2.commit.op_class_0::MemRead        6496075     24.95%     97.19% # Class of committed instruction
system.cpu2.commit.op_class_0::MemWrite        731328      2.81%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::total         26038014                       # Class of committed instruction
system.cpu2.commit.refs                       7227403                       # Number of memory references committed
system.cpu2.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu2.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu2.committedInsts                   25983091                       # Number of Instructions Simulated
system.cpu2.committedOps                     26038014                       # Number of Ops (including micro ops) Simulated
system.cpu2.cpi                              2.662294                       # CPI: Cycles Per Instruction
system.cpu2.cpi_total                        2.662294                       # CPI: Total CPI of All Threads
system.cpu2.decode.BlockedCycles             31018031                       # Number of cycles decode is blocked
system.cpu2.decode.BranchMispred               181875                       # Number of times decode detected a branch misprediction
system.cpu2.decode.BranchResolved             6639575                       # Number of times decode resolved a branch
system.cpu2.decode.DecodedInsts              56067978                       # Number of instructions handled by decode
system.cpu2.decode.IdleCycles                 5669621                       # Number of cycles decode is idle
system.cpu2.decode.RunCycles                 28391663                       # Number of cycles decode is running
system.cpu2.decode.SquashCycles               1118849                       # Number of cycles decode is squashing
system.cpu2.decode.SquashedInsts               580091                       # Number of squashed instructions handled by decode
system.cpu2.decode.UnblockCycles              1027127                       # Number of cycles decode is unblocking
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.fetch.Branches                   14408859                       # Number of branches that fetch encountered
system.cpu2.fetch.CacheLines                  3675480                       # Number of cache lines fetched
system.cpu2.fetch.Cycles                     61255940                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu2.fetch.IcacheSquashes                57371                       # Number of outstanding Icache misses that were squashed
system.cpu2.fetch.IcacheWaitRetryStallCycles           94                       # Number of stall cycles due to full MSHR
system.cpu2.fetch.Insts                      63751825                       # Number of instructions fetch has processed
system.cpu2.fetch.MiscStallCycles                   8                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu2.fetch.SquashCycles                2599204                       # Number of cycles fetch has spent squashing
system.cpu2.fetch.branchRate                 0.208297                       # Number of branch fetches per cycle
system.cpu2.fetch.icacheStallCycles           4669647                       # Number of cycles fetch is stalled on an Icache miss
system.cpu2.fetch.predictedBranches           7592546                       # Number of branches that fetch has predicted taken
system.cpu2.fetch.rate                       0.921607                       # Number of inst fetches per cycle
system.cpu2.fetch.rateDist::samples          67225291                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::mean             0.950889                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::stdev            1.030763                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::0                28458756     42.33%     42.33% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::1                20752727     30.87%     73.20% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::2                11944609     17.77%     90.97% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::3                 5506043      8.19%     99.16% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::4                  204253      0.30%     99.47% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::5                  280251      0.42%     99.88% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::6                   36081      0.05%     99.94% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::7                   11595      0.02%     99.95% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::8                   30976      0.05%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::total            67225291                       # Number of instructions fetched each cycle (Total)
system.cpu2.idleCycles                        1949332                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu2.iew.branchMispredicts             1256957                       # Number of branch mispredicts detected at execute
system.cpu2.iew.exec_branches                 9283146                       # Number of branches executed
system.cpu2.iew.exec_nop                            0                       # number of nop insts executed
system.cpu2.iew.exec_rate                    0.632445                       # Inst execution rate
system.cpu2.iew.exec_refs                    12408680                       # number of memory reference insts executed
system.cpu2.iew.exec_stores                    837720                       # Number of stores executed
system.cpu2.iew.exec_swp                            0                       # number of swp insts executed
system.cpu2.iew.iewBlockCycles               11456610                       # Number of cycles IEW is blocking
system.cpu2.iew.iewDispLoadInsts             12472722                       # Number of dispatched load instructions
system.cpu2.iew.iewDispNonSpecInsts             49077                       # Number of dispatched non-speculative instructions
system.cpu2.iew.iewDispSquashedInsts           549872                       # Number of squashed instructions skipped by dispatch
system.cpu2.iew.iewDispStoreInsts             1033025                       # Number of dispatched store instructions
system.cpu2.iew.iewDispatchedInsts           50535915                       # Number of instructions dispatched to IQ
system.cpu2.iew.iewExecLoadInsts             11570960                       # Number of load instructions executed
system.cpu2.iew.iewExecSquashedInsts          1343727                       # Number of squashed instructions skipped in execute
system.cpu2.iew.iewExecutedInsts             43749175                       # Number of executed instructions
system.cpu2.iew.iewIQFullEvents                 62618                       # Number of times the IQ has become full, causing a stall
system.cpu2.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu2.iew.iewLSQFullEvents              2861946                       # Number of times the LSQ has become full, causing a stall
system.cpu2.iew.iewSquashCycles               1118849                       # Number of cycles IEW is squashing
system.cpu2.iew.iewUnblockCycles              2984705                       # Number of cycles IEW is unblocking
system.cpu2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu2.iew.lsq.thread0.cacheBlocked        84199                       # Number of times an access to memory failed due to the cache being blocked
system.cpu2.iew.lsq.thread0.forwLoads            9390                       # Number of loads that had data forwarded from stores
system.cpu2.iew.lsq.thread0.ignoredResponses           67                       # Number of memory responses ignored because the instruction is squashed
system.cpu2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu2.iew.lsq.thread0.memOrderViolation           64                       # Number of memory ordering violations
system.cpu2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu2.iew.lsq.thread0.squashedLoads      5980637                       # Number of loads squashed
system.cpu2.iew.lsq.thread0.squashedStores       297707                       # Number of stores squashed
system.cpu2.iew.memOrderViolationEvents            64                       # Number of memory order violations
system.cpu2.iew.predictedNotTakenIncorrect       470629                       # Number of branches that were predicted not taken incorrectly
system.cpu2.iew.predictedTakenIncorrect        786328                       # Number of branches that were predicted taken incorrectly
system.cpu2.iew.wb_consumers                 30583016                       # num instructions consuming a value
system.cpu2.iew.wb_count                     41614279                       # cumulative count of insts written-back
system.cpu2.iew.wb_fanout                    0.817233                       # average fanout of values written-back
system.cpu2.iew.wb_producers                 24993464                       # num instructions producing a value
system.cpu2.iew.wb_rate                      0.601583                       # insts written-back per cycle
system.cpu2.iew.wb_sent                      41963601                       # cumulative count of insts sent to commit
system.cpu2.int_regfile_reads                55988044                       # number of integer regfile reads
system.cpu2.int_regfile_writes               31813708                       # number of integer regfile writes
system.cpu2.ipc                              0.375616                       # IPC: Instructions Per Cycle
system.cpu2.ipc_total                        0.375616                       # IPC: Total IPC of All Threads
system.cpu2.iq.FU_type_0::No_OpClass            84098      0.19%      0.19% # Type of FU issued
system.cpu2.iq.FU_type_0::IntAlu             32064699     71.11%     71.29% # Type of FU issued
system.cpu2.iq.FU_type_0::IntMult                 276      0.00%     71.30% # Type of FU issued
system.cpu2.iq.FU_type_0::IntDiv                  354      0.00%     71.30% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatAdd                  0      0.00%     71.30% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCmp                  0      0.00%     71.30% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCvt                  0      0.00%     71.30% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMult                 0      0.00%     71.30% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMultAcc              0      0.00%     71.30% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatDiv                  0      0.00%     71.30% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMisc                 0      0.00%     71.30% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatSqrt                 0      0.00%     71.30% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAdd                   0      0.00%     71.30% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAddAcc                0      0.00%     71.30% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAlu                   0      0.00%     71.30% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCmp                   0      0.00%     71.30% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCvt                   0      0.00%     71.30% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMisc                  0      0.00%     71.30% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMult                  0      0.00%     71.30% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMultAcc               0      0.00%     71.30% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShift                 0      0.00%     71.30% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShiftAcc              0      0.00%     71.30% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdDiv                   0      0.00%     71.30% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSqrt                  0      0.00%     71.30% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAdd              0      0.00%     71.30% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAlu              0      0.00%     71.30% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCmp              0      0.00%     71.30% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCvt              0      0.00%     71.30% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatDiv              0      0.00%     71.30% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMisc             0      0.00%     71.30% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMult             0      0.00%     71.30% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     71.30% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatSqrt             0      0.00%     71.30% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAdd             0      0.00%     71.30% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAlu             0      0.00%     71.30% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceCmp             0      0.00%     71.30% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     71.30% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     71.30% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAes                   0      0.00%     71.30% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAesMix                0      0.00%     71.30% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash              0      0.00%     71.30% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash2             0      0.00%     71.30% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash            0      0.00%     71.30% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash2            0      0.00%     71.30% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma2             0      0.00%     71.30% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma3             0      0.00%     71.30% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdPredAlu               0      0.00%     71.30% # Type of FU issued
system.cpu2.iq.FU_type_0::MemRead            12105390     26.85%     98.14% # Type of FU issued
system.cpu2.iq.FU_type_0::MemWrite             838085      1.86%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemWrite             0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::total              45092902                       # Type of FU issued
system.cpu2.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu2.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu2.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu2.iq.fu_busy_cnt                     254071                       # FU busy when requested
system.cpu2.iq.fu_busy_rate                  0.005634                       # FU busy rate (busy events/executed inst)
system.cpu2.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntAlu                 161671     63.63%     63.63% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntMult                     0      0.00%     63.63% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntDiv                      0      0.00%     63.63% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatAdd                    0      0.00%     63.63% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCmp                    0      0.00%     63.63% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCvt                    0      0.00%     63.63% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMult                   0      0.00%     63.63% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMultAcc                0      0.00%     63.63% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatDiv                    0      0.00%     63.63% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMisc                   0      0.00%     63.63% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatSqrt                   0      0.00%     63.63% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAdd                     0      0.00%     63.63% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAddAcc                  0      0.00%     63.63% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAlu                     0      0.00%     63.63% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCmp                     0      0.00%     63.63% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCvt                     0      0.00%     63.63% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMisc                    0      0.00%     63.63% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMult                    0      0.00%     63.63% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMultAcc                 0      0.00%     63.63% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShift                   0      0.00%     63.63% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShiftAcc                0      0.00%     63.63% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdDiv                     0      0.00%     63.63% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSqrt                    0      0.00%     63.63% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAdd                0      0.00%     63.63% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAlu                0      0.00%     63.63% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCmp                0      0.00%     63.63% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCvt                0      0.00%     63.63% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatDiv                0      0.00%     63.63% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMisc               0      0.00%     63.63% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMult               0      0.00%     63.63% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMultAcc            0      0.00%     63.63% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatSqrt               0      0.00%     63.63% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAdd               0      0.00%     63.63% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAlu               0      0.00%     63.63% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceCmp               0      0.00%     63.63% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceAdd            0      0.00%     63.63% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceCmp            0      0.00%     63.63% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAes                     0      0.00%     63.63% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAesMix                  0      0.00%     63.63% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash                0      0.00%     63.63% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash2               0      0.00%     63.63% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash              0      0.00%     63.63% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash2             0      0.00%     63.63% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma2               0      0.00%     63.63% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma3               0      0.00%     63.63% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdPredAlu                 0      0.00%     63.63% # attempts to use FU when none available
system.cpu2.iq.fu_full::MemRead                 91449     35.99%     99.63% # attempts to use FU when none available
system.cpu2.iq.fu_full::MemWrite                  951      0.37%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemWrite               0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.int_alu_accesses              45262875                       # Number of integer alu accesses
system.cpu2.iq.int_inst_queue_reads         157744751                       # Number of integer instruction queue reads
system.cpu2.iq.int_inst_queue_wakeup_accesses     41614279                       # Number of integer instruction queue wakeup accesses
system.cpu2.iq.int_inst_queue_writes         75033873                       # Number of integer instruction queue writes
system.cpu2.iq.iqInstsAdded                  50381202                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu2.iq.iqInstsIssued                 45092902                       # Number of instructions issued
system.cpu2.iq.iqNonSpecInstsAdded             154713                       # Number of non-speculative instructions added to the IQ
system.cpu2.iq.iqSquashedInstsExamined       24497901                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu2.iq.iqSquashedInstsIssued            79585                       # Number of squashed instructions issued
system.cpu2.iq.iqSquashedNonSpecRemoved         38727                       # Number of squashed non-spec instructions that were removed
system.cpu2.iq.iqSquashedOperandsExamined     10811019                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu2.iq.issued_per_cycle::samples     67225291                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::mean        0.670773                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::stdev       1.148802                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::0           43099082     64.11%     64.11% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::1           12672636     18.85%     82.96% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::2            6007542      8.94%     91.90% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::3            2871620      4.27%     96.17% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::4            1728816      2.57%     98.74% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::5             415656      0.62%     99.36% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::6             246222      0.37%     99.73% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::7             150290      0.22%     99.95% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::8              33427      0.05%    100.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::total       67225291                       # Number of insts issued each cycle
system.cpu2.iq.rate                          0.651871                       # Inst issue rate
system.cpu2.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu2.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu2.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu2.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.memDep0.conflictingLoads           137916                       # Number of conflicting loads.
system.cpu2.memDep0.conflictingStores           13758                       # Number of conflicting stores.
system.cpu2.memDep0.insertedLoads            12472722                       # Number of loads inserted to the mem dependence unit.
system.cpu2.memDep0.insertedStores            1033025                       # Number of stores inserted to the mem dependence unit.
system.cpu2.misc_regfile_reads                   1551                       # number of misc regfile reads
system.cpu2.numCycles                        69174623                       # number of cpu cycles simulated
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.quiesceCycles                    15759809                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu2.rename.BlockCycles               19217437                       # Number of cycles rename is blocking
system.cpu2.rename.CommittedMaps             19564947                       # Number of HB maps that are committed
system.cpu2.rename.IQFullEvents                294005                       # Number of times rename has blocked due to IQ full
system.cpu2.rename.IdleCycles                 6991670                       # Number of cycles rename is idle
system.cpu2.rename.LQFullEvents               8286451                       # Number of times rename has blocked due to LQ full
system.cpu2.rename.ROBFullEvents               244384                       # Number of times rename has blocked due to ROB full
system.cpu2.rename.RenameLookups             69810346                       # Number of register rename lookups that rename has made
system.cpu2.rename.RenamedInsts              53744854                       # Number of instructions processed by rename
system.cpu2.rename.RenamedOperands           40507959                       # Number of destination operands rename has renamed
system.cpu2.rename.RunCycles                 27806263                       # Number of cycles rename is running
system.cpu2.rename.SQFullEvents                 65950                       # Number of times rename has blocked due to SQ full
system.cpu2.rename.SquashCycles               1118849                       # Number of cycles rename is squashing
system.cpu2.rename.UnblockCycles              8977450                       # Number of cycles rename is unblocking
system.cpu2.rename.UndoneMaps                20943012                       # Number of HB maps that are undone due to squashing
system.cpu2.rename.int_rename_lookups        69810346                       # Number of integer rename lookups
system.cpu2.rename.serializeStallCycles       3113622                       # count of cycles rename stalled for serializing inst
system.cpu2.rename.serializingInsts             43329                       # count of serializing insts renamed
system.cpu2.rename.skidInsts                  2336434                       # count of insts added to the skid buffer
system.cpu2.rename.tempSerializingInsts         43355                       # count of temporary serializing insts renamed
system.cpu2.rob.rob_reads                   112453395                       # The number of ROB reads
system.cpu2.rob.rob_writes                  105241497                       # The number of ROB writes
system.cpu2.timesIdled                          22711                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu3.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu3.branchPred.BTBHitPct            97.448732                       # BTB Hit Percentage
system.cpu3.branchPred.BTBHits                7460520                       # Number of BTB hits
system.cpu3.branchPred.BTBLookups             7655841                       # Number of BTB lookups
system.cpu3.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu3.branchPred.condIncorrect          1296483                       # Number of conditional branches incorrect
system.cpu3.branchPred.condPredicted         13313236                       # Number of conditional branches predicted
system.cpu3.branchPred.indirectHits             12788                       # Number of indirect target hits.
system.cpu3.branchPred.indirectLookups          17245                       # Number of indirect predictor lookups.
system.cpu3.branchPred.indirectMisses            4457                       # Number of indirect misses.
system.cpu3.branchPred.lookups               14218242                       # Number of BP lookups
system.cpu3.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu3.branchPredindirectMispredicted         1873                       # Number of mispredicted indirect branches.
system.cpu3.commit.amos                          4026                       # Number of atomic instructions committed
system.cpu3.commit.branchMispredicts          1103818                       # The number of times a branch was mispredicted
system.cpu3.commit.branches                   5648301                       # Number of branches committed
system.cpu3.commit.bw_lim_events              1257283                       # number cycles where commit BW limit reached
system.cpu3.commit.commitNonSpecStalls          98992                       # The number of times commit has been forced to stall to communicate backwards
system.cpu3.commit.commitSquashedInsts       24294142                       # The number of squashed insts skipped by commit
system.cpu3.commit.committedInsts            25794864                       # Number of instructions committed
system.cpu3.commit.committedOps              25841295                       # Number of ops (including micro ops) committed
system.cpu3.commit.committed_per_cycle::samples     61905793                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::mean     0.417429                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::stdev     1.376698                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::0     51977086     83.96%     83.96% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::1      5593427      9.04%     93.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::2      1392939      2.25%     95.25% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::3       725608      1.17%     96.42% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::4       328024      0.53%     96.95% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::5       167037      0.27%     97.22% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::6       171102      0.28%     97.50% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::7       293287      0.47%     97.97% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::8      1257283      2.03%    100.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::total     61905793                       # Number of insts commited each cycle
system.cpu3.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu3.commit.function_calls               20335                       # Number of function calls committed.
system.cpu3.commit.int_insts                 25442290                       # Number of committed integer instructions.
system.cpu3.commit.loads                      6410099                       # Number of loads committed
system.cpu3.commit.membars                      69798                       # Number of memory barriers committed
system.cpu3.commit.op_class_0::No_OpClass        69798      0.27%      0.27% # Class of committed instruction
system.cpu3.commit.op_class_0::IntAlu        18628606     72.09%     72.36% # Class of committed instruction
system.cpu3.commit.op_class_0::IntMult            197      0.00%     72.36% # Class of committed instruction
system.cpu3.commit.op_class_0::IntDiv             354      0.00%     72.36% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatAdd             0      0.00%     72.36% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCmp             0      0.00%     72.36% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCvt             0      0.00%     72.36% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMult            0      0.00%     72.36% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMultAcc            0      0.00%     72.36% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatDiv             0      0.00%     72.36% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMisc            0      0.00%     72.36% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatSqrt            0      0.00%     72.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAdd              0      0.00%     72.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAddAcc            0      0.00%     72.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAlu              0      0.00%     72.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCmp              0      0.00%     72.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCvt              0      0.00%     72.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMisc             0      0.00%     72.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMult             0      0.00%     72.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMultAcc            0      0.00%     72.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShift            0      0.00%     72.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShiftAcc            0      0.00%     72.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdDiv              0      0.00%     72.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSqrt             0      0.00%     72.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAdd            0      0.00%     72.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAlu            0      0.00%     72.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCmp            0      0.00%     72.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCvt            0      0.00%     72.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatDiv            0      0.00%     72.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMisc            0      0.00%     72.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMult            0      0.00%     72.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMultAcc            0      0.00%     72.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatSqrt            0      0.00%     72.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAdd            0      0.00%     72.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAlu            0      0.00%     72.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceCmp            0      0.00%     72.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     72.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     72.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAes              0      0.00%     72.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAesMix            0      0.00%     72.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash            0      0.00%     72.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash2            0      0.00%     72.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash            0      0.00%     72.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash2            0      0.00%     72.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma2            0      0.00%     72.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma3            0      0.00%     72.36% # Class of committed instruction
system.cpu3.commit.op_class_0::SimdPredAlu            0      0.00%     72.36% # Class of committed instruction
system.cpu3.commit.op_class_0::MemRead        6414125     24.82%     97.18% # Class of committed instruction
system.cpu3.commit.op_class_0::MemWrite        728215      2.82%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu3.commit.op_class_0::total         25841295                       # Class of committed instruction
system.cpu3.commit.refs                       7142340                       # Number of memory references committed
system.cpu3.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu3.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu3.committedInsts                   25794864                       # Number of Instructions Simulated
system.cpu3.committedOps                     25841295                       # Number of Ops (including micro ops) Simulated
system.cpu3.cpi                              2.633291                       # CPI: Cycles Per Instruction
system.cpu3.cpi_total                        2.633291                       # CPI: Total CPI of All Threads
system.cpu3.decode.BlockedCycles             30042147                       # Number of cycles decode is blocked
system.cpu3.decode.BranchMispred               193776                       # Number of times decode detected a branch misprediction
system.cpu3.decode.BranchResolved             6543374                       # Number of times decode resolved a branch
system.cpu3.decode.DecodedInsts              55551004                       # Number of instructions handled by decode
system.cpu3.decode.IdleCycles                 5655200                       # Number of cycles decode is idle
system.cpu3.decode.RunCycles                 28160885                       # Number of cycles decode is running
system.cpu3.decode.SquashCycles               1105426                       # Number of cycles decode is squashing
system.cpu3.decode.SquashedInsts               615632                       # Number of squashed instructions handled by decode
system.cpu3.decode.UnblockCycles              1003570                       # Number of cycles decode is unblocking
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.fetch.Branches                   14218242                       # Number of branches that fetch encountered
system.cpu3.fetch.CacheLines                  3599428                       # Number of cache lines fetched
system.cpu3.fetch.Cycles                     60068617                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu3.fetch.IcacheSquashes                56425                       # Number of outstanding Icache misses that were squashed
system.cpu3.fetch.IcacheWaitRetryStallCycles          122                       # Number of stall cycles due to full MSHR
system.cpu3.fetch.Insts                      63147864                       # Number of instructions fetch has processed
system.cpu3.fetch.MiscStallCycles                   8                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu3.fetch.SquashCycles                2596182                       # Number of cycles fetch has spent squashing
system.cpu3.fetch.branchRate                 0.209321                       # Number of branch fetches per cycle
system.cpu3.fetch.icacheStallCycles           4600390                       # Number of cycles fetch is stalled on an Icache miss
system.cpu3.fetch.predictedBranches           7473308                       # Number of branches that fetch has predicted taken
system.cpu3.fetch.rate                       0.929665                       # Number of inst fetches per cycle
system.cpu3.fetch.rateDist::samples          65967228                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::mean             0.959850                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::stdev            1.032724                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::0                27631785     41.89%     41.89% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::1                20480400     31.05%     72.93% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::2                11798219     17.88%     90.82% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::3                 5482738      8.31%     99.13% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::4                  215941      0.33%     99.46% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::5                  280250      0.42%     99.88% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::6                   42774      0.06%     99.95% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::7                    9002      0.01%     99.96% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::8                   26119      0.04%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::total            65967228                       # Number of instructions fetched each cycle (Total)
system.cpu3.idleCycles                        1958152                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu3.iew.branchMispredicts             1240772                       # Number of branch mispredicts detected at execute
system.cpu3.iew.exec_branches                 9188033                       # Number of branches executed
system.cpu3.iew.exec_nop                            0                       # number of nop insts executed
system.cpu3.iew.exec_rate                    0.638162                       # Inst execution rate
system.cpu3.iew.exec_refs                    12224667                       # number of memory reference insts executed
system.cpu3.iew.exec_stores                    818005                       # Number of stores executed
system.cpu3.iew.exec_swp                            0                       # number of swp insts executed
system.cpu3.iew.iewBlockCycles               11650740                       # Number of cycles IEW is blocking
system.cpu3.iew.iewDispLoadInsts             12328571                       # Number of dispatched load instructions
system.cpu3.iew.iewDispNonSpecInsts             43568                       # Number of dispatched non-speculative instructions
system.cpu3.iew.iewDispSquashedInsts           538631                       # Number of squashed instructions skipped by dispatch
system.cpu3.iew.iewDispStoreInsts             1002502                       # Number of dispatched store instructions
system.cpu3.iew.iewDispatchedInsts           50101161                       # Number of instructions dispatched to IQ
system.cpu3.iew.iewExecLoadInsts             11406662                       # Number of load instructions executed
system.cpu3.iew.iewExecSquashedInsts          1327060                       # Number of squashed instructions skipped in execute
system.cpu3.iew.iewExecutedInsts             43347412                       # Number of executed instructions
system.cpu3.iew.iewIQFullEvents                 63526                       # Number of times the IQ has become full, causing a stall
system.cpu3.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu3.iew.iewLSQFullEvents              2567540                       # Number of times the LSQ has become full, causing a stall
system.cpu3.iew.iewSquashCycles               1105426                       # Number of cycles IEW is squashing
system.cpu3.iew.iewUnblockCycles              2691221                       # Number of cycles IEW is unblocking
system.cpu3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu3.iew.lsq.thread0.cacheBlocked        79159                       # Number of times an access to memory failed due to the cache being blocked
system.cpu3.iew.lsq.thread0.forwLoads            9636                       # Number of loads that had data forwarded from stores
system.cpu3.iew.lsq.thread0.ignoredResponses           63                       # Number of memory responses ignored because the instruction is squashed
system.cpu3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu3.iew.lsq.thread0.memOrderViolation           50                       # Number of memory ordering violations
system.cpu3.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu3.iew.lsq.thread0.squashedLoads      5918472                       # Number of loads squashed
system.cpu3.iew.lsq.thread0.squashedStores       270261                       # Number of stores squashed
system.cpu3.iew.memOrderViolationEvents            50                       # Number of memory order violations
system.cpu3.iew.predictedNotTakenIncorrect       462357                       # Number of branches that were predicted not taken incorrectly
system.cpu3.iew.predictedTakenIncorrect        778415                       # Number of branches that were predicted taken incorrectly
system.cpu3.iew.wb_consumers                 30373623                       # num instructions consuming a value
system.cpu3.iew.wb_count                     41265243                       # cumulative count of insts written-back
system.cpu3.iew.wb_fanout                    0.816527                       # average fanout of values written-back
system.cpu3.iew.wb_producers                 24800885                       # num instructions producing a value
system.cpu3.iew.wb_rate                      0.607508                       # insts written-back per cycle
system.cpu3.iew.wb_sent                      41598493                       # cumulative count of insts sent to commit
system.cpu3.int_regfile_reads                55467710                       # number of integer regfile reads
system.cpu3.int_regfile_writes               31571806                       # number of integer regfile writes
system.cpu3.ipc                              0.379753                       # IPC: Instructions Per Cycle
system.cpu3.ipc_total                        0.379753                       # IPC: Total IPC of All Threads
system.cpu3.iq.FU_type_0::No_OpClass            71363      0.16%      0.16% # Type of FU issued
system.cpu3.iq.FU_type_0::IntAlu             31848426     71.29%     71.45% # Type of FU issued
system.cpu3.iq.FU_type_0::IntMult                 237      0.00%     71.45% # Type of FU issued
system.cpu3.iq.FU_type_0::IntDiv                  354      0.00%     71.45% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatAdd                  0      0.00%     71.45% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCmp                  0      0.00%     71.45% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCvt                  0      0.00%     71.45% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMult                 0      0.00%     71.45% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMultAcc              0      0.00%     71.45% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatDiv                  0      0.00%     71.45% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMisc                 0      0.00%     71.45% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatSqrt                 0      0.00%     71.45% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAdd                   0      0.00%     71.45% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAddAcc                0      0.00%     71.45% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAlu                   0      0.00%     71.45% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCmp                   0      0.00%     71.45% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCvt                   0      0.00%     71.45% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMisc                  0      0.00%     71.45% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMult                  0      0.00%     71.45% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMultAcc               0      0.00%     71.45% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShift                 0      0.00%     71.45% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShiftAcc              0      0.00%     71.45% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdDiv                   0      0.00%     71.45% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSqrt                  0      0.00%     71.45% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAdd              0      0.00%     71.45% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAlu              0      0.00%     71.45% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCmp              0      0.00%     71.45% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCvt              0      0.00%     71.45% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatDiv              0      0.00%     71.45% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMisc             0      0.00%     71.45% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMult             0      0.00%     71.45% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     71.45% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatSqrt             0      0.00%     71.45% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAdd             0      0.00%     71.45% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAlu             0      0.00%     71.45% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceCmp             0      0.00%     71.45% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     71.45% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     71.45% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAes                   0      0.00%     71.45% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAesMix                0      0.00%     71.45% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash              0      0.00%     71.45% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash2             0      0.00%     71.45% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash            0      0.00%     71.45% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash2            0      0.00%     71.45% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma2             0      0.00%     71.45% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma3             0      0.00%     71.45% # Type of FU issued
system.cpu3.iq.FU_type_0::SimdPredAlu               0      0.00%     71.45% # Type of FU issued
system.cpu3.iq.FU_type_0::MemRead            11937602     26.72%     98.17% # Type of FU issued
system.cpu3.iq.FU_type_0::MemWrite             816490      1.83%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemWrite             0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu3.iq.FU_type_0::total              44674472                       # Type of FU issued
system.cpu3.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu3.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu3.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu3.iq.fu_busy_cnt                     257579                       # FU busy when requested
system.cpu3.iq.fu_busy_rate                  0.005766                       # FU busy rate (busy events/executed inst)
system.cpu3.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntAlu                 167136     64.89%     64.89% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntMult                     0      0.00%     64.89% # attempts to use FU when none available
system.cpu3.iq.fu_full::IntDiv                      0      0.00%     64.89% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatAdd                    0      0.00%     64.89% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCmp                    0      0.00%     64.89% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCvt                    0      0.00%     64.89% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMult                   0      0.00%     64.89% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMultAcc                0      0.00%     64.89% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatDiv                    0      0.00%     64.89% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMisc                   0      0.00%     64.89% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatSqrt                   0      0.00%     64.89% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAdd                     0      0.00%     64.89% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAddAcc                  0      0.00%     64.89% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAlu                     0      0.00%     64.89% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCmp                     0      0.00%     64.89% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCvt                     0      0.00%     64.89% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMisc                    0      0.00%     64.89% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMult                    0      0.00%     64.89% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMultAcc                 0      0.00%     64.89% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShift                   0      0.00%     64.89% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShiftAcc                0      0.00%     64.89% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdDiv                     0      0.00%     64.89% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSqrt                    0      0.00%     64.89% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAdd                0      0.00%     64.89% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAlu                0      0.00%     64.89% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCmp                0      0.00%     64.89% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCvt                0      0.00%     64.89% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatDiv                0      0.00%     64.89% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMisc               0      0.00%     64.89% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMult               0      0.00%     64.89% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMultAcc            0      0.00%     64.89% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatSqrt               0      0.00%     64.89% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAdd               0      0.00%     64.89% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAlu               0      0.00%     64.89% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceCmp               0      0.00%     64.89% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceAdd            0      0.00%     64.89% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceCmp            0      0.00%     64.89% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAes                     0      0.00%     64.89% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAesMix                  0      0.00%     64.89% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash                0      0.00%     64.89% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash2               0      0.00%     64.89% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash              0      0.00%     64.89% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash2             0      0.00%     64.89% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma2               0      0.00%     64.89% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma3               0      0.00%     64.89% # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdPredAlu                 0      0.00%     64.89% # attempts to use FU when none available
system.cpu3.iq.fu_full::MemRead                 89362     34.69%     99.58% # attempts to use FU when none available
system.cpu3.iq.fu_full::MemWrite                 1081      0.42%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemWrite               0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu3.iq.int_alu_accesses              44860688                       # Number of integer alu accesses
system.cpu3.iq.int_inst_queue_reads         155650038                       # Number of integer instruction queue reads
system.cpu3.iq.int_inst_queue_wakeup_accesses     41265243                       # Number of integer instruction queue wakeup accesses
system.cpu3.iq.int_inst_queue_writes         74361074                       # Number of integer instruction queue writes
system.cpu3.iq.iqInstsAdded                  49968610                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu3.iq.iqInstsIssued                 44674472                       # Number of instructions issued
system.cpu3.iq.iqNonSpecInstsAdded             132551                       # Number of non-speculative instructions added to the IQ
system.cpu3.iq.iqSquashedInstsExamined       24259866                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu3.iq.iqSquashedInstsIssued            76287                       # Number of squashed instructions issued
system.cpu3.iq.iqSquashedNonSpecRemoved         33559                       # Number of squashed non-spec instructions that were removed
system.cpu3.iq.iqSquashedOperandsExamined     10696614                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu3.iq.issued_per_cycle::samples     65967228                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::mean        0.677222                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::stdev       1.154897                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::0           42127197     63.86%     63.86% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::1           12471219     18.91%     82.77% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::2            5961285      9.04%     91.80% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::3            2859277      4.33%     96.14% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::4            1698791      2.58%     98.71% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::5             409816      0.62%     99.33% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::6             252865      0.38%     99.72% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::7             152806      0.23%     99.95% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::8              33972      0.05%    100.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::total       65967228                       # Number of insts issued each cycle
system.cpu3.iq.rate                          0.657699                       # Inst issue rate
system.cpu3.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu3.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu3.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu3.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.memDep0.conflictingLoads           117875                       # Number of conflicting loads.
system.cpu3.memDep0.conflictingStores           11361                       # Number of conflicting stores.
system.cpu3.memDep0.insertedLoads            12328571                       # Number of loads inserted to the mem dependence unit.
system.cpu3.memDep0.insertedStores            1002502                       # Number of stores inserted to the mem dependence unit.
system.cpu3.misc_regfile_reads                   1565                       # number of misc regfile reads
system.cpu3.numCycles                        67925380                       # number of cpu cycles simulated
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.quiesceCycles                    17009095                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu3.rename.BlockCycles               19092210                       # Number of cycles rename is blocking
system.cpu3.rename.CommittedMaps             19429757                       # Number of HB maps that are committed
system.cpu3.rename.IQFullEvents                295670                       # Number of times rename has blocked due to IQ full
system.cpu3.rename.IdleCycles                 6959119                       # Number of cycles rename is idle
system.cpu3.rename.LQFullEvents               8015708                       # Number of times rename has blocked due to LQ full
system.cpu3.rename.ROBFullEvents               248102                       # Number of times rename has blocked due to ROB full
system.cpu3.rename.RenameLookups             69164615                       # Number of register rename lookups that rename has made
system.cpu3.rename.RenamedInsts              53281552                       # Number of instructions processed by rename
system.cpu3.rename.RenamedOperands           40241859                       # Number of destination operands rename has renamed
system.cpu3.rename.RunCycles                 27571807                       # Number of cycles rename is running
system.cpu3.rename.SQFullEvents                107868                       # Number of times rename has blocked due to SQ full
system.cpu3.rename.SquashCycles               1105426                       # Number of cycles rename is squashing
system.cpu3.rename.UnblockCycles              8739857                       # Number of cycles rename is unblocking
system.cpu3.rename.UndoneMaps                20812102                       # Number of HB maps that are undone due to squashing
system.cpu3.rename.int_rename_lookups        69164615                       # Number of integer rename lookups
system.cpu3.rename.serializeStallCycles       2498809                       # count of cycles rename stalled for serializing inst
system.cpu3.rename.serializingInsts             37728                       # count of serializing insts renamed
system.cpu3.rename.skidInsts                  2231458                       # count of insts added to the skid buffer
system.cpu3.rename.tempSerializingInsts         37731                       # count of temporary serializing insts renamed
system.cpu3.rob.rob_reads                   110773494                       # The number of ROB reads
system.cpu3.rob.rob_writes                  104339508                       # The number of ROB writes
system.cpu3.timesIdled                          22274                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests      2232536                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests       4212126                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests       738729                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops       214512                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests      2538564                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops      1810515                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests      5545955                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops        2025027                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED  42513005000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp            2073235                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       374560                       # Transaction distribution
system.membus.trans_dist::CleanEvict          1606241                       # Transaction distribution
system.membus.trans_dist::UpgradeReq            13313                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq          20474                       # Transaction distribution
system.membus.trans_dist::ReadExReq            124239                       # Transaction distribution
system.membus.trans_dist::ReadExResp           123690                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq       2073236                       # Transaction distribution
system.membus.trans_dist::InvalidateReq            63                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port      6409051                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                6409051                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port    164575040                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               164575040                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                            30593                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           2231325                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 2231325    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total             2231325                       # Request fanout histogram
system.membus.respLayer1.occupancy        11587118500                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization             27.3                       # Layer utilization (%)
system.membus.reqLayer0.occupancy          6180706558                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization              14.5                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.cpu2.numPwrStateTransitions               1472                       # Number of power state transitions
system.cpu2.pwrStateClkGateDist::samples          737                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::mean    10754493.215739                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::stdev   14843551.719612                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::1000-5e+10          737    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::min_value        11500                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::max_value    137401000                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateClkGateDist::total            737                       # Distribution of time spent in the clock gated state
system.cpu2.pwrStateResidencyTicks::ON    34586943500                       # Cumulative time (in ticks) in various power states
system.cpu2.pwrStateResidencyTicks::CLK_GATED   7926061500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.pwrStateResidencyTicks::UNDEFINED  42513005000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.demand_hits::.cpu2.inst      3650361                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total         3650361                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::.cpu2.inst      3650361                       # number of overall hits
system.cpu2.icache.overall_hits::total        3650361                       # number of overall hits
system.cpu2.icache.demand_misses::.cpu2.inst        25119                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total         25119                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::.cpu2.inst        25119                       # number of overall misses
system.cpu2.icache.overall_misses::total        25119                       # number of overall misses
system.cpu2.icache.demand_miss_latency::.cpu2.inst   1590447499                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total   1590447499                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::.cpu2.inst   1590447499                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total   1590447499                       # number of overall miss cycles
system.cpu2.icache.demand_accesses::.cpu2.inst      3675480                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total      3675480                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::.cpu2.inst      3675480                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total      3675480                       # number of overall (read+write) accesses
system.cpu2.icache.demand_miss_rate::.cpu2.inst     0.006834                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.006834                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::.cpu2.inst     0.006834                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.006834                       # miss rate for overall accesses
system.cpu2.icache.demand_avg_miss_latency::.cpu2.inst 63316.513356                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 63316.513356                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::.cpu2.inst 63316.513356                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 63316.513356                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs         3244                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs               58                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs    55.931034                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.writebacks::.writebacks        23444                       # number of writebacks
system.cpu2.icache.writebacks::total            23444                       # number of writebacks
system.cpu2.icache.demand_mshr_hits::.cpu2.inst         1675                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total         1675                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::.cpu2.inst         1675                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total         1675                       # number of overall MSHR hits
system.cpu2.icache.demand_mshr_misses::.cpu2.inst        23444                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total        23444                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::.cpu2.inst        23444                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total        23444                       # number of overall MSHR misses
system.cpu2.icache.demand_mshr_miss_latency::.cpu2.inst   1464388000                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total   1464388000                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::.cpu2.inst   1464388000                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total   1464388000                       # number of overall MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_rate::.cpu2.inst     0.006378                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.006378                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::.cpu2.inst     0.006378                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.006378                       # mshr miss rate for overall accesses
system.cpu2.icache.demand_avg_mshr_miss_latency::.cpu2.inst 62463.231530                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 62463.231530                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::.cpu2.inst 62463.231530                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 62463.231530                       # average overall mshr miss latency
system.cpu2.icache.replacements                 23444                       # number of replacements
system.cpu2.icache.ReadReq_hits::.cpu2.inst      3650361                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total        3650361                       # number of ReadReq hits
system.cpu2.icache.ReadReq_misses::.cpu2.inst        25119                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total        25119                       # number of ReadReq misses
system.cpu2.icache.ReadReq_miss_latency::.cpu2.inst   1590447499                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total   1590447499                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_accesses::.cpu2.inst      3675480                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total      3675480                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_miss_rate::.cpu2.inst     0.006834                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.006834                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_avg_miss_latency::.cpu2.inst 63316.513356                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 63316.513356                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_mshr_hits::.cpu2.inst         1675                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total         1675                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::.cpu2.inst        23444                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total        23444                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::.cpu2.inst   1464388000                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total   1464388000                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::.cpu2.inst     0.006378                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.006378                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::.cpu2.inst 62463.231530                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 62463.231530                       # average ReadReq mshr miss latency
system.cpu2.icache.tags.pwrStateResidencyTicks::UNDEFINED  42513005000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.tagsinuse                  32                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs            3761864                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs            23476                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs           160.242972                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.occ_blocks::.cpu2.inst           32                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_percent::.cpu2.inst            1                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::1           12                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::2           20                       # Occupied blocks per task id
system.cpu2.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu2.icache.tags.tag_accesses          7374404                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses         7374404                       # Number of data accesses
system.cpu2.dcache.pwrStateResidencyTicks::UNDEFINED  42513005000                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.demand_hits::.cpu2.data      8662335                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total         8662335                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::.cpu2.data      8662335                       # number of overall hits
system.cpu2.dcache.overall_hits::total        8662335                       # number of overall hits
system.cpu2.dcache.demand_misses::.cpu2.data      3115973                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total       3115973                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::.cpu2.data      3115973                       # number of overall misses
system.cpu2.dcache.overall_misses::total      3115973                       # number of overall misses
system.cpu2.dcache.demand_miss_latency::.cpu2.data 232831611324                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total 232831611324                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::.cpu2.data 232831611324                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total 232831611324                       # number of overall miss cycles
system.cpu2.dcache.demand_accesses::.cpu2.data     11778308                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total     11778308                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::.cpu2.data     11778308                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total     11778308                       # number of overall (read+write) accesses
system.cpu2.dcache.demand_miss_rate::.cpu2.data     0.264552                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.264552                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::.cpu2.data     0.264552                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.264552                       # miss rate for overall accesses
system.cpu2.dcache.demand_avg_miss_latency::.cpu2.data 74721.960468                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 74721.960468                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::.cpu2.data 74721.960468                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 74721.960468                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs      4510492                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets       371745                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs            86321                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets           5328                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs    52.252546                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets    69.771959                       # average number of cycles each access was blocked
system.cpu2.dcache.writebacks::.writebacks       617285                       # number of writebacks
system.cpu2.dcache.writebacks::total           617285                       # number of writebacks
system.cpu2.dcache.demand_mshr_hits::.cpu2.data      2485121                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total      2485121                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::.cpu2.data      2485121                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total      2485121                       # number of overall MSHR hits
system.cpu2.dcache.demand_mshr_misses::.cpu2.data       630852                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total       630852                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::.cpu2.data       630852                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total       630852                       # number of overall MSHR misses
system.cpu2.dcache.demand_mshr_miss_latency::.cpu2.data  53511526375                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total  53511526375                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::.cpu2.data  53511526375                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total  53511526375                       # number of overall MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_rate::.cpu2.data     0.053560                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.053560                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::.cpu2.data     0.053560                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.053560                       # mshr miss rate for overall accesses
system.cpu2.dcache.demand_avg_mshr_miss_latency::.cpu2.data 84824.216100                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 84824.216100                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::.cpu2.data 84824.216100                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 84824.216100                       # average overall mshr miss latency
system.cpu2.dcache.replacements                617284                       # number of replacements
system.cpu2.dcache.ReadReq_hits::.cpu2.data      8106140                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total        8106140                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_misses::.cpu2.data      2968738                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total      2968738                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_miss_latency::.cpu2.data 222348638500                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total 222348638500                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_accesses::.cpu2.data     11074878                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total     11074878                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_miss_rate::.cpu2.data     0.268061                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.268061                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::.cpu2.data 74896.686235                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 74896.686235                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_mshr_hits::.cpu2.data      2367225                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total      2367225                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::.cpu2.data       601513                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total       601513                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::.cpu2.data  50873180500                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total  50873180500                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::.cpu2.data     0.054313                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.054313                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::.cpu2.data 84575.363292                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 84575.363292                       # average ReadReq mshr miss latency
system.cpu2.dcache.WriteReq_hits::.cpu2.data       556195                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total        556195                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_misses::.cpu2.data       147235                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total       147235                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_miss_latency::.cpu2.data  10482972824                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total  10482972824                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_accesses::.cpu2.data       703430                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total       703430                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_miss_rate::.cpu2.data     0.209310                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.209310                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_avg_miss_latency::.cpu2.data 71198.918898                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total 71198.918898                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_mshr_hits::.cpu2.data       117896                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::total       117896                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_misses::.cpu2.data        29339                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::total        29339                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_miss_latency::.cpu2.data   2638345875                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::total   2638345875                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_rate::.cpu2.data     0.041708                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::total     0.041708                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::.cpu2.data 89926.237261                       # average WriteReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::total 89926.237261                       # average WriteReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_hits::.cpu2.data        27293                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total        27293                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_misses::.cpu2.data         1718                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_misses::total         1718                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_miss_latency::.cpu2.data     39075000                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.LoadLockedReq_miss_latency::total     39075000                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.LoadLockedReq_accesses::.cpu2.data        29011                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total        29011                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_miss_rate::.cpu2.data     0.059219                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::total     0.059219                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::.cpu2.data 22744.470314                       # average LoadLockedReq miss latency
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::total 22744.470314                       # average LoadLockedReq miss latency
system.cpu2.dcache.LoadLockedReq_mshr_hits::.cpu2.data          501                       # number of LoadLockedReq MSHR hits
system.cpu2.dcache.LoadLockedReq_mshr_hits::total          501                       # number of LoadLockedReq MSHR hits
system.cpu2.dcache.LoadLockedReq_mshr_misses::.cpu2.data         1217                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_misses::total         1217                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::.cpu2.data     14329000                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::total     14329000                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::.cpu2.data     0.041950                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::total     0.041950                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu2.data 11774.034511                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::total 11774.034511                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.StoreCondReq_hits::.cpu2.data        21764                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total        21764                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_misses::.cpu2.data         5806                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_misses::total         5806                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_miss_latency::.cpu2.data     40386000                       # number of StoreCondReq miss cycles
system.cpu2.dcache.StoreCondReq_miss_latency::total     40386000                       # number of StoreCondReq miss cycles
system.cpu2.dcache.StoreCondReq_accesses::.cpu2.data        27570                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total        27570                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_miss_rate::.cpu2.data     0.210591                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::total     0.210591                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_avg_miss_latency::.cpu2.data  6955.907682                       # average StoreCondReq miss latency
system.cpu2.dcache.StoreCondReq_avg_miss_latency::total  6955.907682                       # average StoreCondReq miss latency
system.cpu2.dcache.StoreCondReq_mshr_misses::.cpu2.data         5585                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_misses::total         5585                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::.cpu2.data     34954000                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::total     34954000                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::.cpu2.data     0.202575                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::total     0.202575                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu2.data  6258.549687                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::total  6258.549687                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.StoreCondFailReq_miss_latency::.cpu2.data      1929000                       # number of StoreCondFailReq miss cycles
system.cpu2.dcache.StoreCondFailReq_miss_latency::total      1929000                       # number of StoreCondFailReq miss cycles
system.cpu2.dcache.StoreCondFailReq_avg_miss_latency::.cpu2.data          inf                       # average StoreCondFailReq miss latency
system.cpu2.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu2.dcache.StoreCondFailReq_mshr_miss_latency::.cpu2.data      1776000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu2.dcache.StoreCondFailReq_mshr_miss_latency::total      1776000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu2.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu2.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu2.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu2.dcache.SwapReq_hits::.cpu2.data         1062                       # number of SwapReq hits
system.cpu2.dcache.SwapReq_hits::total           1062                       # number of SwapReq hits
system.cpu2.dcache.SwapReq_misses::.cpu2.data         2928                       # number of SwapReq misses
system.cpu2.dcache.SwapReq_misses::total         2928                       # number of SwapReq misses
system.cpu2.dcache.SwapReq_miss_latency::.cpu2.data     61332500                       # number of SwapReq miss cycles
system.cpu2.dcache.SwapReq_miss_latency::total     61332500                       # number of SwapReq miss cycles
system.cpu2.dcache.SwapReq_accesses::.cpu2.data         3990                       # number of SwapReq accesses(hits+misses)
system.cpu2.dcache.SwapReq_accesses::total         3990                       # number of SwapReq accesses(hits+misses)
system.cpu2.dcache.SwapReq_miss_rate::.cpu2.data     0.733835                       # miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_miss_rate::total     0.733835                       # miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_avg_miss_latency::.cpu2.data 20946.892077                       # average SwapReq miss latency
system.cpu2.dcache.SwapReq_avg_miss_latency::total 20946.892077                       # average SwapReq miss latency
system.cpu2.dcache.SwapReq_mshr_hits::.cpu2.data            2                       # number of SwapReq MSHR hits
system.cpu2.dcache.SwapReq_mshr_hits::total            2                       # number of SwapReq MSHR hits
system.cpu2.dcache.SwapReq_mshr_misses::.cpu2.data         2926                       # number of SwapReq MSHR misses
system.cpu2.dcache.SwapReq_mshr_misses::total         2926                       # number of SwapReq MSHR misses
system.cpu2.dcache.SwapReq_mshr_miss_latency::.cpu2.data     58399500                       # number of SwapReq MSHR miss cycles
system.cpu2.dcache.SwapReq_mshr_miss_latency::total     58399500                       # number of SwapReq MSHR miss cycles
system.cpu2.dcache.SwapReq_mshr_miss_rate::.cpu2.data     0.733333                       # mshr miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_mshr_miss_rate::total     0.733333                       # mshr miss rate for SwapReq accesses
system.cpu2.dcache.SwapReq_avg_mshr_miss_latency::.cpu2.data 19958.817498                       # average SwapReq mshr miss latency
system.cpu2.dcache.SwapReq_avg_mshr_miss_latency::total 19958.817498                       # average SwapReq mshr miss latency
system.cpu2.dcache.tags.pwrStateResidencyTicks::UNDEFINED  42513005000                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.tags.tagsinuse           30.888833                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs            9356885                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs           631580                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs            14.815043                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.occ_blocks::.cpu2.data    30.888833                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_percent::.cpu2.data     0.965276                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::total     0.965276                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_task_id_blocks::1024           27                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::1           27                       # Occupied blocks per task id
system.cpu2.dcache.tags.occ_task_id_percent::1024     0.843750                       # Percentage of cache occupancy per task id
system.cpu2.dcache.tags.tag_accesses         24309310                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses        24309310                       # Number of data accesses
system.cpu3.numPwrStateTransitions               1535                       # Number of power state transitions
system.cpu3.pwrStateClkGateDist::samples          768                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::mean    11133722.656250                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::stdev   17977459.747868                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::1000-5e+10          768    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::min_value        14000                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::max_value    235341000                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateClkGateDist::total            768                       # Distribution of time spent in the clock gated state
system.cpu3.pwrStateResidencyTicks::ON    33962306000                       # Cumulative time (in ticks) in various power states
system.cpu3.pwrStateResidencyTicks::CLK_GATED   8550699000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.pwrStateResidencyTicks::UNDEFINED  42513005000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.demand_hits::.cpu3.inst      3574573                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total         3574573                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::.cpu3.inst      3574573                       # number of overall hits
system.cpu3.icache.overall_hits::total        3574573                       # number of overall hits
system.cpu3.icache.demand_misses::.cpu3.inst        24855                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total         24855                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::.cpu3.inst        24855                       # number of overall misses
system.cpu3.icache.overall_misses::total        24855                       # number of overall misses
system.cpu3.icache.demand_miss_latency::.cpu3.inst   1593736997                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total   1593736997                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::.cpu3.inst   1593736997                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total   1593736997                       # number of overall miss cycles
system.cpu3.icache.demand_accesses::.cpu3.inst      3599428                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total      3599428                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::.cpu3.inst      3599428                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total      3599428                       # number of overall (read+write) accesses
system.cpu3.icache.demand_miss_rate::.cpu3.inst     0.006905                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.006905                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::.cpu3.inst     0.006905                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.006905                       # miss rate for overall accesses
system.cpu3.icache.demand_avg_miss_latency::.cpu3.inst 64121.383907                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 64121.383907                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::.cpu3.inst 64121.383907                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 64121.383907                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs         4494                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs               68                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs    66.088235                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.writebacks::.writebacks        23178                       # number of writebacks
system.cpu3.icache.writebacks::total            23178                       # number of writebacks
system.cpu3.icache.demand_mshr_hits::.cpu3.inst         1677                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total         1677                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::.cpu3.inst         1677                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total         1677                       # number of overall MSHR hits
system.cpu3.icache.demand_mshr_misses::.cpu3.inst        23178                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total        23178                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::.cpu3.inst        23178                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total        23178                       # number of overall MSHR misses
system.cpu3.icache.demand_mshr_miss_latency::.cpu3.inst   1470955498                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total   1470955498                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::.cpu3.inst   1470955498                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total   1470955498                       # number of overall MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_rate::.cpu3.inst     0.006439                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.006439                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::.cpu3.inst     0.006439                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.006439                       # mshr miss rate for overall accesses
system.cpu3.icache.demand_avg_mshr_miss_latency::.cpu3.inst 63463.435068                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 63463.435068                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::.cpu3.inst 63463.435068                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 63463.435068                       # average overall mshr miss latency
system.cpu3.icache.replacements                 23178                       # number of replacements
system.cpu3.icache.ReadReq_hits::.cpu3.inst      3574573                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total        3574573                       # number of ReadReq hits
system.cpu3.icache.ReadReq_misses::.cpu3.inst        24855                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total        24855                       # number of ReadReq misses
system.cpu3.icache.ReadReq_miss_latency::.cpu3.inst   1593736997                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total   1593736997                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_accesses::.cpu3.inst      3599428                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total      3599428                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_miss_rate::.cpu3.inst     0.006905                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.006905                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_avg_miss_latency::.cpu3.inst 64121.383907                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 64121.383907                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_mshr_hits::.cpu3.inst         1677                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total         1677                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::.cpu3.inst        23178                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total        23178                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::.cpu3.inst   1470955498                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total   1470955498                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::.cpu3.inst     0.006439                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.006439                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::.cpu3.inst 63463.435068                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 63463.435068                       # average ReadReq mshr miss latency
system.cpu3.icache.tags.pwrStateResidencyTicks::UNDEFINED  42513005000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.tags.tagsinuse                  32                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs            3654572                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs            23210                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs           157.456786                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.occ_blocks::.cpu3.inst           32                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_percent::.cpu3.inst            1                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::1           14                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::2           18                       # Occupied blocks per task id
system.cpu3.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu3.icache.tags.tag_accesses          7222034                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses         7222034                       # Number of data accesses
system.cpu3.dcache.pwrStateResidencyTicks::UNDEFINED  42513005000                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.demand_hits::.cpu3.data      8527515                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total         8527515                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::.cpu3.data      8527515                       # number of overall hits
system.cpu3.dcache.overall_hits::total        8527515                       # number of overall hits
system.cpu3.dcache.demand_misses::.cpu3.data      3113471                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total       3113471                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::.cpu3.data      3113471                       # number of overall misses
system.cpu3.dcache.overall_misses::total      3113471                       # number of overall misses
system.cpu3.dcache.demand_miss_latency::.cpu3.data 233051850076                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total 233051850076                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::.cpu3.data 233051850076                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total 233051850076                       # number of overall miss cycles
system.cpu3.dcache.demand_accesses::.cpu3.data     11640986                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total     11640986                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::.cpu3.data     11640986                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total     11640986                       # number of overall (read+write) accesses
system.cpu3.dcache.demand_miss_rate::.cpu3.data     0.267458                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.267458                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::.cpu3.data     0.267458                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.267458                       # miss rate for overall accesses
system.cpu3.dcache.demand_avg_miss_latency::.cpu3.data 74852.744759                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 74852.744759                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::.cpu3.data 74852.744759                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 74852.744759                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs      4223544                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets       422340                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs            80618                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets           5747                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs    52.389590                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets    73.488777                       # average number of cycles each access was blocked
system.cpu3.dcache.writebacks::.writebacks       608286                       # number of writebacks
system.cpu3.dcache.writebacks::total           608286                       # number of writebacks
system.cpu3.dcache.demand_mshr_hits::.cpu3.data      2492692                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total      2492692                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::.cpu3.data      2492692                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total      2492692                       # number of overall MSHR hits
system.cpu3.dcache.demand_mshr_misses::.cpu3.data       620779                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total       620779                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::.cpu3.data       620779                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total       620779                       # number of overall MSHR misses
system.cpu3.dcache.demand_mshr_miss_latency::.cpu3.data  52554790334                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total  52554790334                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::.cpu3.data  52554790334                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total  52554790334                       # number of overall MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_rate::.cpu3.data     0.053327                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.053327                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::.cpu3.data     0.053327                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.053327                       # mshr miss rate for overall accesses
system.cpu3.dcache.demand_avg_mshr_miss_latency::.cpu3.data 84659.420396                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 84659.420396                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::.cpu3.data 84659.420396                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 84659.420396                       # average overall mshr miss latency
system.cpu3.dcache.replacements                608284                       # number of replacements
system.cpu3.dcache.ReadReq_hits::.cpu3.data      7973350                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total        7973350                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_misses::.cpu3.data      2963024                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total      2963024                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_miss_latency::.cpu3.data 222127717000                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total 222127717000                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_accesses::.cpu3.data     10936374                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total     10936374                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_miss_rate::.cpu3.data     0.270933                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.270933                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::.cpu3.data 74966.560176                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 74966.560176                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_mshr_hits::.cpu3.data      2371758                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total      2371758                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::.cpu3.data       591266                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total       591266                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::.cpu3.data  49891842500                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total  49891842500                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::.cpu3.data     0.054064                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.054064                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::.cpu3.data 84381.382491                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 84381.382491                       # average ReadReq mshr miss latency
system.cpu3.dcache.WriteReq_hits::.cpu3.data       554165                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total        554165                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_misses::.cpu3.data       150447                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total       150447                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_miss_latency::.cpu3.data  10924133076                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total  10924133076                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_accesses::.cpu3.data       704612                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total       704612                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_miss_rate::.cpu3.data     0.213518                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.213518                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_avg_miss_latency::.cpu3.data 72611.172546                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total 72611.172546                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_mshr_hits::.cpu3.data       120934                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::total       120934                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_misses::.cpu3.data        29513                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total        29513                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_miss_latency::.cpu3.data   2662947834                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total   2662947834                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_rate::.cpu3.data     0.041885                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.041885                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::.cpu3.data 90229.655880                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total 90229.655880                       # average WriteReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_hits::.cpu3.data        23020                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total        23020                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_misses::.cpu3.data         1685                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_misses::total         1685                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_miss_latency::.cpu3.data     44243500                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.LoadLockedReq_miss_latency::total     44243500                       # number of LoadLockedReq miss cycles
system.cpu3.dcache.LoadLockedReq_accesses::.cpu3.data        24705                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total        24705                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_miss_rate::.cpu3.data     0.068205                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::total     0.068205                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::.cpu3.data 26257.270030                       # average LoadLockedReq miss latency
system.cpu3.dcache.LoadLockedReq_avg_miss_latency::total 26257.270030                       # average LoadLockedReq miss latency
system.cpu3.dcache.LoadLockedReq_mshr_hits::.cpu3.data          528                       # number of LoadLockedReq MSHR hits
system.cpu3.dcache.LoadLockedReq_mshr_hits::total          528                       # number of LoadLockedReq MSHR hits
system.cpu3.dcache.LoadLockedReq_mshr_misses::.cpu3.data         1157                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_misses::total         1157                       # number of LoadLockedReq MSHR misses
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::.cpu3.data     14267500                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_latency::total     14267500                       # number of LoadLockedReq MSHR miss cycles
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::.cpu3.data     0.046833                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_mshr_miss_rate::total     0.046833                       # mshr miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu3.data 12331.460674                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.LoadLockedReq_avg_mshr_miss_latency::total 12331.460674                       # average LoadLockedReq mshr miss latency
system.cpu3.dcache.StoreCondReq_hits::.cpu3.data        18044                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total        18044                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_misses::.cpu3.data         5198                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_misses::total         5198                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_miss_latency::.cpu3.data     33180500                       # number of StoreCondReq miss cycles
system.cpu3.dcache.StoreCondReq_miss_latency::total     33180500                       # number of StoreCondReq miss cycles
system.cpu3.dcache.StoreCondReq_accesses::.cpu3.data        23242                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total        23242                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_miss_rate::.cpu3.data     0.223647                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::total     0.223647                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_avg_miss_latency::.cpu3.data  6383.320508                       # average StoreCondReq miss latency
system.cpu3.dcache.StoreCondReq_avg_miss_latency::total  6383.320508                       # average StoreCondReq miss latency
system.cpu3.dcache.StoreCondReq_mshr_misses::.cpu3.data         5040                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_misses::total         5040                       # number of StoreCondReq MSHR misses
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::.cpu3.data     28314500                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_latency::total     28314500                       # number of StoreCondReq MSHR miss cycles
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::.cpu3.data     0.216849                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_mshr_miss_rate::total     0.216849                       # mshr miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu3.data  5617.956349                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.StoreCondReq_avg_mshr_miss_latency::total  5617.956349                       # average StoreCondReq mshr miss latency
system.cpu3.dcache.StoreCondFailReq_miss_latency::.cpu3.data      2137500                       # number of StoreCondFailReq miss cycles
system.cpu3.dcache.StoreCondFailReq_miss_latency::total      2137500                       # number of StoreCondFailReq miss cycles
system.cpu3.dcache.StoreCondFailReq_avg_miss_latency::.cpu3.data          inf                       # average StoreCondFailReq miss latency
system.cpu3.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu3.dcache.StoreCondFailReq_mshr_miss_latency::.cpu3.data      1963500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu3.dcache.StoreCondFailReq_mshr_miss_latency::total      1963500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu3.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu3.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu3.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu3.dcache.SwapReq_hits::.cpu3.data         1074                       # number of SwapReq hits
system.cpu3.dcache.SwapReq_hits::total           1074                       # number of SwapReq hits
system.cpu3.dcache.SwapReq_misses::.cpu3.data         2952                       # number of SwapReq misses
system.cpu3.dcache.SwapReq_misses::total         2952                       # number of SwapReq misses
system.cpu3.dcache.SwapReq_miss_latency::.cpu3.data     59471000                       # number of SwapReq miss cycles
system.cpu3.dcache.SwapReq_miss_latency::total     59471000                       # number of SwapReq miss cycles
system.cpu3.dcache.SwapReq_accesses::.cpu3.data         4026                       # number of SwapReq accesses(hits+misses)
system.cpu3.dcache.SwapReq_accesses::total         4026                       # number of SwapReq accesses(hits+misses)
system.cpu3.dcache.SwapReq_miss_rate::.cpu3.data     0.733234                       # miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_miss_rate::total     0.733234                       # miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_avg_miss_latency::.cpu3.data 20146.002710                       # average SwapReq miss latency
system.cpu3.dcache.SwapReq_avg_miss_latency::total 20146.002710                       # average SwapReq miss latency
system.cpu3.dcache.SwapReq_mshr_hits::.cpu3.data            2                       # number of SwapReq MSHR hits
system.cpu3.dcache.SwapReq_mshr_hits::total            2                       # number of SwapReq MSHR hits
system.cpu3.dcache.SwapReq_mshr_misses::.cpu3.data         2950                       # number of SwapReq MSHR misses
system.cpu3.dcache.SwapReq_mshr_misses::total         2950                       # number of SwapReq MSHR misses
system.cpu3.dcache.SwapReq_mshr_miss_latency::.cpu3.data     56519000                       # number of SwapReq MSHR miss cycles
system.cpu3.dcache.SwapReq_mshr_miss_latency::total     56519000                       # number of SwapReq MSHR miss cycles
system.cpu3.dcache.SwapReq_mshr_miss_rate::.cpu3.data     0.732737                       # mshr miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_mshr_miss_rate::total     0.732737                       # mshr miss rate for SwapReq accesses
system.cpu3.dcache.SwapReq_avg_mshr_miss_latency::.cpu3.data 19158.983051                       # average SwapReq mshr miss latency
system.cpu3.dcache.SwapReq_avg_mshr_miss_latency::total 19158.983051                       # average SwapReq mshr miss latency
system.cpu3.dcache.tags.pwrStateResidencyTicks::UNDEFINED  42513005000                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.tags.tagsinuse           30.623129                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs            9202838                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs           621747                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs            14.801580                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.occ_blocks::.cpu3.data    30.623129                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_percent::.cpu3.data     0.956973                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::total     0.956973                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_task_id_blocks::1024           27                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::1           27                       # Occupied blocks per task id
system.cpu3.dcache.tags.occ_task_id_percent::1024     0.843750                       # Percentage of cache occupancy per task id
system.cpu3.dcache.tags.tag_accesses         24007639                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses        24007639                       # Number of data accesses
system.cpu0.numPwrStateTransitions                650                       # Number of power state transitions
system.cpu0.pwrStateClkGateDist::samples          325                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::mean    4730966.153846                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::stdev   10561866.305065                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::1000-5e+10          325    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::min_value         8500                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::max_value    105638500                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::total            325                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateResidencyTicks::ON    40975441000                       # Cumulative time (in ticks) in various power states
system.cpu0.pwrStateResidencyTicks::CLK_GATED   1537564000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.pwrStateResidencyTicks::UNDEFINED  42513005000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.demand_hits::.cpu0.inst      3655282                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total         3655282                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst      3655282                       # number of overall hits
system.cpu0.icache.overall_hits::total        3655282                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst       117723                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total        117723                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst       117723                       # number of overall misses
system.cpu0.icache.overall_misses::total       117723                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.cpu0.inst   8196401980                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total   8196401980                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.cpu0.inst   8196401980                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total   8196401980                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst      3773005                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total      3773005                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst      3773005                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total      3773005                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.031201                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.031201                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.031201                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.031201                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.cpu0.inst 69624.474232                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 69624.474232                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.cpu0.inst 69624.474232                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 69624.474232                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs        30811                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets          227                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs              520                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              1                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs    59.251923                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          227                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks       109577                       # number of writebacks
system.cpu0.icache.writebacks::total           109577                       # number of writebacks
system.cpu0.icache.demand_mshr_hits::.cpu0.inst         8145                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total         8145                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::.cpu0.inst         8145                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total         8145                       # number of overall MSHR hits
system.cpu0.icache.demand_mshr_misses::.cpu0.inst       109578                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total       109578                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.cpu0.inst       109578                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total       109578                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.cpu0.inst   7624402980                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total   7624402980                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.cpu0.inst   7624402980                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total   7624402980                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.cpu0.inst     0.029043                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.029043                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.cpu0.inst     0.029043                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.029043                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.cpu0.inst 69579.687346                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 69579.687346                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.cpu0.inst 69579.687346                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 69579.687346                       # average overall mshr miss latency
system.cpu0.icache.replacements                109577                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst      3655282                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total        3655282                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst       117723                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total       117723                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.cpu0.inst   8196401980                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total   8196401980                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst      3773005                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total      3773005                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.031201                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.031201                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.cpu0.inst 69624.474232                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 69624.474232                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_hits::.cpu0.inst         8145                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total         8145                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::.cpu0.inst       109578                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total       109578                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.cpu0.inst   7624402980                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total   7624402980                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.cpu0.inst     0.029043                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.029043                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.cpu0.inst 69579.687346                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 69579.687346                       # average ReadReq mshr miss latency
system.cpu0.icache.tags.pwrStateResidencyTicks::UNDEFINED  42513005000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse                  32                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs            3766265                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs           109609                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs            34.360910                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst           32                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst            1                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses          7655587                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses         7655587                       # Number of data accesses
system.cpu0.dcache.pwrStateResidencyTicks::UNDEFINED  42513005000                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.demand_hits::.cpu0.data      8811913                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total         8811913                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data      8811913                       # number of overall hits
system.cpu0.dcache.overall_hits::total        8811913                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data      3420162                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total       3420162                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data      3420162                       # number of overall misses
system.cpu0.dcache.overall_misses::total      3420162                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.cpu0.data 253318943023                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total 253318943023                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.cpu0.data 253318943023                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total 253318943023                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data     12232075                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     12232075                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data     12232075                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     12232075                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.279606                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.279606                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.279606                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.279606                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.cpu0.data 74066.357975                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 74066.357975                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.cpu0.data 74066.357975                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 74066.357975                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs      5776665                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets       354350                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs           112525                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets           4889                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs    51.336725                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets    72.479035                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks       697566                       # number of writebacks
system.cpu0.dcache.writebacks::total           697566                       # number of writebacks
system.cpu0.dcache.demand_mshr_hits::.cpu0.data      2710755                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total      2710755                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::.cpu0.data      2710755                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total      2710755                       # number of overall MSHR hits
system.cpu0.dcache.demand_mshr_misses::.cpu0.data       709407                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total       709407                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.cpu0.data       709407                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total       709407                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.cpu0.data  59672312475                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total  59672312475                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.cpu0.data  59672312475                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total  59672312475                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.cpu0.data     0.057996                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.057996                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.cpu0.data     0.057996                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.057996                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.cpu0.data 84115.764963                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 84115.764963                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.cpu0.data 84115.764963                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 84115.764963                       # average overall mshr miss latency
system.cpu0.dcache.replacements                697561                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data      8109442                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total        8109442                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data      3098195                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total      3098195                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.cpu0.data 230344702000                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total 230344702000                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data     11207637                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total     11207637                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.276436                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.276436                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.cpu0.data 74348.032322                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 74348.032322                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_hits::.cpu0.data      2448124                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total      2448124                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::.cpu0.data       650071                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total       650071                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.cpu0.data  54621181000                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total  54621181000                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.cpu0.data     0.058003                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.058003                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.cpu0.data 84023.408212                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 84023.408212                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.cpu0.data       702471                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total        702471                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data       321967                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total       321967                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.cpu0.data  22974241023                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total  22974241023                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data      1024438                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      1024438                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data     0.314286                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.314286                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.cpu0.data 71355.887476                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 71355.887476                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_hits::.cpu0.data       262631                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total       262631                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_misses::.cpu0.data        59336                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total        59336                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.cpu0.data   5051131475                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total   5051131475                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.cpu0.data     0.057921                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.057921                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.cpu0.data 85127.603394                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 85127.603394                       # average WriteReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_hits::.cpu0.data        33141                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total        33141                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_misses::.cpu0.data         2674                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total         2674                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_miss_latency::.cpu0.data     61843500                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total     61843500                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_accesses::.cpu0.data        35815                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total        35815                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_miss_rate::.cpu0.data     0.074661                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.074661                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::.cpu0.data 23127.711294                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total 23127.711294                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_mshr_hits::.cpu0.data         1989                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::total         1989                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_misses::.cpu0.data          685                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total          685                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::.cpu0.data      6927000                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total      6927000                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::.cpu0.data     0.019126                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.019126                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu0.data 10112.408759                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total 10112.408759                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_hits::.cpu0.data        27750                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total        27750                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_misses::.cpu0.data         6827                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total         6827                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_miss_latency::.cpu0.data     54915500                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total     54915500                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_accesses::.cpu0.data        34577                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total        34577                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_miss_rate::.cpu0.data     0.197443                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.197443                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_miss_latency::.cpu0.data  8043.869928                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total  8043.869928                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_mshr_misses::.cpu0.data         6680                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total         6680                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::.cpu0.data     48290500                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total     48290500                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::.cpu0.data     0.193192                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.193192                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu0.data  7229.116766                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total  7229.116766                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_miss_latency::.cpu0.data       861500                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.StoreCondFailReq_miss_latency::total       861500                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::.cpu0.data          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::.cpu0.data       806500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::total       806500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu0.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.SwapReq_hits::.cpu0.data         2064                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_hits::total           2064                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_misses::.cpu0.data         2248                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_misses::total         2248                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_miss_latency::.cpu0.data     53968000                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_miss_latency::total     53968000                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_accesses::.cpu0.data         4312                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_accesses::total         4312                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_miss_rate::.cpu0.data     0.521336                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_miss_rate::total     0.521336                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_miss_latency::.cpu0.data 24007.117438                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_avg_miss_latency::total 24007.117438                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_mshr_hits::.cpu0.data            1                       # number of SwapReq MSHR hits
system.cpu0.dcache.SwapReq_mshr_hits::total            1                       # number of SwapReq MSHR hits
system.cpu0.dcache.SwapReq_mshr_misses::.cpu0.data         2247                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_misses::total         2247                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_miss_latency::.cpu0.data     51720000                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_latency::total     51720000                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_rate::.cpu0.data     0.521104                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_mshr_miss_rate::total     0.521104                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::.cpu0.data 23017.356475                       # average SwapReq mshr miss latency
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::total 23017.356475                       # average SwapReq mshr miss latency
system.cpu0.dcache.tags.pwrStateResidencyTicks::UNDEFINED  42513005000                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse           31.740934                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs            9595182                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs           708479                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs            13.543354                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data    31.740934                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.991904                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.991904                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses         25322005                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses        25322005                       # Number of data accesses
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED  42513005000                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu0.inst               22757                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu0.data              120267                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.inst                8577                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.data              109124                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu2.inst                8678                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu2.data              106190                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu3.inst                8425                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu3.data              108281                       # number of demand (read+write) hits
system.l2.demand_hits::total                   492299                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu0.inst              22757                       # number of overall hits
system.l2.overall_hits::.cpu0.data             120267                       # number of overall hits
system.l2.overall_hits::.cpu1.inst               8577                       # number of overall hits
system.l2.overall_hits::.cpu1.data             109124                       # number of overall hits
system.l2.overall_hits::.cpu2.inst               8678                       # number of overall hits
system.l2.overall_hits::.cpu2.data             106190                       # number of overall hits
system.l2.overall_hits::.cpu3.inst               8425                       # number of overall hits
system.l2.overall_hits::.cpu3.data             108281                       # number of overall hits
system.l2.overall_hits::total                  492299                       # number of overall hits
system.l2.demand_misses::.cpu0.inst             86820                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu0.data            575135                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.inst             14823                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.data            517398                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu2.inst             14766                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu2.data            512149                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu3.inst             14753                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu3.data            501149                       # number of demand (read+write) misses
system.l2.demand_misses::total                2236993                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu0.inst            86820                       # number of overall misses
system.l2.overall_misses::.cpu0.data           575135                       # number of overall misses
system.l2.overall_misses::.cpu1.inst            14823                       # number of overall misses
system.l2.overall_misses::.cpu1.data           517398                       # number of overall misses
system.l2.overall_misses::.cpu2.inst            14766                       # number of overall misses
system.l2.overall_misses::.cpu2.data           512149                       # number of overall misses
system.l2.overall_misses::.cpu3.inst            14753                       # number of overall misses
system.l2.overall_misses::.cpu3.data           501149                       # number of overall misses
system.l2.overall_misses::total               2236993                       # number of overall misses
system.l2.demand_miss_latency::.cpu0.inst   7193445500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu0.data  56846933000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.inst   1327000000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.data  51886738000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu2.inst   1316687500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu2.data  51011809500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu3.inst   1326561500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu3.data  50035751000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     220944926000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu0.inst   7193445500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu0.data  56846933000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.inst   1327000000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.data  51886738000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu2.inst   1316687500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu2.data  51011809500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu3.inst   1326561500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu3.data  50035751000                       # number of overall miss cycles
system.l2.overall_miss_latency::total    220944926000                       # number of overall miss cycles
system.l2.demand_accesses::.cpu0.inst          109577                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu0.data          695402                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.inst           23400                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.data          626522                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu2.inst           23444                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu2.data          618339                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu3.inst           23178                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu3.data          609430                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              2729292                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu0.inst         109577                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu0.data         695402                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.inst          23400                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.data         626522                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu2.inst          23444                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu2.data         618339                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu3.inst          23178                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu3.data         609430                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             2729292                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu0.inst       0.792320                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu0.data       0.827054                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.inst       0.633462                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.data       0.825826                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu2.inst       0.629841                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu2.data       0.828266                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu3.inst       0.636509                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu3.data       0.822324                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.819624                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu0.inst      0.792320                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu0.data      0.827054                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.inst      0.633462                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.data      0.825826                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu2.inst      0.629841                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu2.data      0.828266                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu3.inst      0.636509                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu3.data      0.822324                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.819624                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu0.inst 82854.705137                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu0.data 98841.025151                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.inst 89523.038521                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.data 100283.994140                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu2.inst 89170.222132                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu2.data 99603.454268                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu3.inst 89918.084457                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu3.data 99842.064935                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 98768.715861                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.inst 82854.705137                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.data 98841.025151                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.inst 89523.038521                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.data 100283.994140                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu2.inst 89170.222132                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu2.data 99603.454268                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu3.inst 89918.084457                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu3.data 99842.064935                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 98768.715861                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks              374559                       # number of writebacks
system.l2.writebacks::total                    374559                       # number of writebacks
system.l2.demand_mshr_hits::.cpu0.inst           1587                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu0.data           4603                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.inst           5842                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.data           5503                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu2.inst           5901                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu2.data           5615                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu3.inst           5751                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu3.data           5157                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total               39959                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu0.inst          1587                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu0.data          4603                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.inst          5842                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.data          5503                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu2.inst          5901                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu2.data          5615                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu3.inst          5751                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu3.data          5157                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total              39959                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu0.inst        85233                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu0.data       570532                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.inst         8981                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.data       511895                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu2.inst         8865                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu2.data       506534                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu3.inst         9002                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu3.data       495992                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           2197034                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu0.inst        85233                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu0.data       570532                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.inst         8981                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.data       511895                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu2.inst         8865                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu2.data       506534                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu3.inst         9002                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu3.data       495992                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total          2197034                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu0.inst   6220888502                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu0.data  50869622018                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.inst    753428502                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.data  46414448018                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu2.inst    737588003                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu2.data  45581476527                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu3.inst    758525005                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu3.data  44743535509                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 196079512084                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.inst   6220888502                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.data  50869622018                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.inst    753428502                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.data  46414448018                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu2.inst    737588003                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu2.data  45581476527                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu3.inst    758525005                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu3.data  44743535509                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 196079512084                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu0.inst     0.777837                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu0.data     0.820435                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.inst     0.383803                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.data     0.817042                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu2.inst     0.378135                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu2.data     0.819185                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu3.inst     0.388386                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu3.data     0.813862                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.804983                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu0.inst     0.777837                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu0.data     0.820435                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.inst     0.383803                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.data     0.817042                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu2.inst     0.378135                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu2.data     0.819185                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu3.inst     0.388386                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu3.data     0.813862                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.804983                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu0.inst 72986.853707                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu0.data 89161.733291                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.inst 83891.382029                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.data 90671.813591                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu2.inst 83202.256402                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu2.data 89987.002900                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu3.inst 84261.831260                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu3.data 90210.195949                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 89247.372632                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.inst 72986.853707                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.data 89161.733291                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.inst 83891.382029                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.data 90671.813591                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu2.inst 83202.256402                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu2.data 89987.002900                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu3.inst 84261.831260                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu3.data 90210.195949                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 89247.372632                       # average overall mshr miss latency
system.l2.replacements                        3997692                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       448222                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           448222                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks       448222                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       448222                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks      1829787                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total          1829787                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks      1829787                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total      1829787                       # number of WritebackClean accesses(hits+misses)
system.l2.UpgradeReq_hits::.cpu0.data             190                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu1.data             366                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu2.data             357                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu3.data             352                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                 1265                       # number of UpgradeReq hits
system.l2.UpgradeReq_misses::.cpu0.data           644                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu1.data           289                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu2.data           329                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu3.data           285                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total               1547                       # number of UpgradeReq misses
system.l2.UpgradeReq_miss_latency::.cpu0.data     10137000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::.cpu1.data       750000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::.cpu2.data       848500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::.cpu3.data       640000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total     12375500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_accesses::.cpu0.data          834                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu1.data          655                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu2.data          686                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu3.data          637                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total             2812                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_miss_rate::.cpu0.data     0.772182                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu1.data     0.441221                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu2.data     0.479592                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu3.data     0.447410                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.550142                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_miss_latency::.cpu0.data 15740.683230                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::.cpu1.data  2595.155709                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::.cpu2.data  2579.027356                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::.cpu3.data  2245.614035                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total  7999.676794                       # average UpgradeReq miss latency
system.l2.UpgradeReq_mshr_hits::.cpu1.data            2                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_hits::.cpu3.data            2                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_hits::total               4                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_misses::.cpu0.data          644                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu1.data          287                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu2.data          329                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu3.data          283                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total          1543                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::.cpu0.data     12894499                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu1.data      5929999                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu2.data      6639997                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu3.data      5843997                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total     31308492                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::.cpu0.data     0.772182                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu1.data     0.438168                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu2.data     0.479592                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu3.data     0.444270                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.548720                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu0.data 20022.513975                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu1.data 20662.017422                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu2.data 20182.361702                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu3.data 20650.166078                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 20290.662346                       # average UpgradeReq mshr miss latency
system.l2.SCUpgradeReq_hits::.cpu0.data           755                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu1.data           476                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu2.data           457                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu3.data           363                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total               2051                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_misses::.cpu0.data          719                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu1.data          538                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu2.data          487                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu3.data          343                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total             2087                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_miss_latency::.cpu0.data     11788000                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::.cpu1.data     10250000                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::.cpu2.data      9084500                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::.cpu3.data      5015500                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::total     36138000                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_accesses::.cpu0.data         1474                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu1.data         1014                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu2.data          944                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu3.data          706                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total           4138                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_miss_rate::.cpu0.data     0.487788                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu1.data     0.530572                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu2.data     0.515890                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu3.data     0.485836                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total      0.504350                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_miss_latency::.cpu0.data 16394.993046                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::.cpu1.data 19052.044610                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::.cpu2.data 18654.004107                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::.cpu3.data 14622.448980                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::total 17315.764255                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_mshr_hits::.cpu3.data            1                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_hits::total             1                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_misses::.cpu0.data          719                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu1.data          538                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu2.data          487                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu3.data          342                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::total         2086                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu0.data     14426999                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu1.data     10732999                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu2.data      9711500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu3.data      6956499                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::total     41827997                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu0.data     0.487788                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu1.data     0.530572                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu2.data     0.515890                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu3.data     0.484419                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::total     0.504108                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu0.data 20065.367177                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu1.data 19949.812268                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu2.data 19941.478439                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu3.data 20340.640351                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::total 20051.772291                       # average SCUpgradeReq mshr miss latency
system.l2.ReadExReq_hits::.cpu0.data             4677                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu1.data             2954                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu2.data             2760                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu3.data             2711                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                 13102                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu0.data          50991                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu1.data          24031                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu2.data          24078                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu3.data          24700                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              123800                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu0.data   4885636500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu1.data   2603656000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu2.data   2569540500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu3.data   2593030500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total   12651863500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu0.data        55668                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu1.data        26985                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu2.data        26838                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu3.data        27411                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            136902                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu0.data     0.915984                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu1.data     0.890532                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu2.data     0.897161                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu3.data     0.901098                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.904297                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu0.data 95813.702418                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu1.data 108345.720112                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu2.data 106717.356093                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu3.data 104980.991903                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 102195.989499                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_hits::.cpu1.data            1                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::total                1                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_misses::.cpu0.data        50991                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu1.data        24030                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu2.data        24078                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu3.data        24700                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total         123799                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu0.data   4375726001                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu1.data   2363319001                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu2.data   2328760500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu3.data   2346030500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total  11413836002                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu0.data     0.915984                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu1.data     0.890495                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu2.data     0.897161                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu3.data     0.901098                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.904289                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu0.data 85813.692632                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu1.data 98348.689180                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu2.data 96717.356093                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu3.data 94980.991903                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 92196.512104                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu0.inst         22757                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu1.inst          8577                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu2.inst          8678                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu3.inst          8425                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total              48437                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu0.inst        86820                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu1.inst        14823                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu2.inst        14766                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu3.inst        14753                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total           131162                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu0.inst   7193445500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu1.inst   1327000000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu2.inst   1316687500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu3.inst   1326561500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total  11163694500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu0.inst       109577                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu1.inst        23400                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu2.inst        23444                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu3.inst        23178                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total         179599                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu0.inst     0.792320                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu1.inst     0.633462                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu2.inst     0.629841                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu3.inst     0.636509                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.730305                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu0.inst 82854.705137                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu1.inst 89523.038521                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu2.inst 89170.222132                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu3.inst 89918.084457                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 85113.786768                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu0.inst         1587                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu1.inst         5842                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu2.inst         5901                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu3.inst         5751                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total         19081                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu0.inst        85233                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu1.inst         8981                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu2.inst         8865                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu3.inst         9002                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total       112081                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu0.inst   6220888502                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu1.inst    753428502                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu2.inst    737588003                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu3.inst    758525005                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total   8470430012                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu0.inst     0.777837                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu1.inst     0.383803                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu2.inst     0.378135                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu3.inst     0.388386                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.624062                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu0.inst 72986.853707                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu1.inst 83891.382029                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu2.inst 83202.256402                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu3.inst 84261.831260                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 75574.183064                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu0.data       115590                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu1.data       106170                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu2.data       103430                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu3.data       105570                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total            430760                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu0.data       524144                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu1.data       493367                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu2.data       488071                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu3.data       476449                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total         1982031                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu0.data  51961296500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu1.data  49283082000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu2.data  48442269000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu3.data  47442720500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total 197129368000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu0.data       639734                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu1.data       599537                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu2.data       591501                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu3.data       582019                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total       2412791                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu0.data     0.819316                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu1.data     0.822913                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu2.data     0.825140                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu3.data     0.818614                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.821468                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu0.data 99135.536227                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu1.data 99891.322281                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu2.data 99252.504246                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu3.data 99575.653428                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 99458.266798                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu0.data         4603                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu1.data         5502                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu2.data         5615                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu3.data         5157                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total        20877                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu0.data       519541                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu1.data       487865                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu2.data       482456                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu3.data       471292                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total      1961154                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu0.data  46493896017                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu1.data  44051129017                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu2.data  43252716027                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu3.data  42397505009                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total 176195246070                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu0.data     0.812120                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu1.data     0.813736                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu2.data     0.815647                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu3.data     0.809754                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.812816                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu0.data 89490.330921                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu1.data 90293.685788                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu2.data 89651.110209                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu3.data 89960.162721                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 89842.636565                       # average ReadSharedReq mshr miss latency
system.l2.InvalidateReq_hits::.cpu0.data            5                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::.cpu1.data            2                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::.cpu2.data            2                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::.cpu3.data            1                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::total                10                       # number of InvalidateReq hits
system.l2.InvalidateReq_misses::.cpu0.data           18                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu1.data           16                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu2.data           13                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu3.data           16                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::total              63                       # number of InvalidateReq misses
system.l2.InvalidateReq_accesses::.cpu0.data           23                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu1.data           18                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu2.data           15                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu3.data           17                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::total            73                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_miss_rate::.cpu0.data     0.782609                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu1.data     0.888889                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu2.data     0.866667                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu3.data     0.941176                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::total     0.863014                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_misses::.cpu0.data           18                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu1.data           16                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu2.data           13                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu3.data           16                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::total           63                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_miss_latency::.cpu0.data       336000                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu1.data       310500                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu2.data       253000                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu3.data       310000                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::total      1209500                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_rate::.cpu0.data     0.782609                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu1.data     0.888889                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu2.data     0.866667                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu3.data     0.941176                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::total     0.863014                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu0.data 18666.666667                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu1.data 19406.250000                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu2.data 19461.538462                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu3.data        19375                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::total 19198.412698                       # average InvalidateReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED  42513005000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                    63.999990                       # Cycle average of tags in use
system.l2.tags.total_refs                     4972337                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                   3997766                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.243779                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      27.221229                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.inst        4.326679                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.data        9.735337                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.inst        0.303005                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.data        7.438622                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu2.inst        0.276631                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu2.data        7.276428                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu3.inst        0.273322                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu3.data        7.148736                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.425332                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.inst       0.067604                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.data       0.152115                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.inst       0.004734                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.data       0.116228                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu2.inst       0.004322                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu2.data       0.113694                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu3.inst       0.004271                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu3.data       0.111699                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            1.000000                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024            64                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           64                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                 164456390                       # Number of tag accesses
system.l2.tags.data_accesses                164456390                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  42513005000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu0.inst       5454912                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu0.data      36507072                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.inst        574784                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.data      32761280                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu2.inst        567360                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu2.data      32418176                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu3.inst        576128                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu3.data      31743488                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          140603200                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu0.inst      5454912                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu1.inst       574784                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu2.inst       567360                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu3.inst       576128                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total       7173184                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks     23971840                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        23971840                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu0.inst          85233                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu0.data         570423                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.inst           8981                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.data         511895                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu2.inst           8865                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu2.data         506534                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu3.inst           9002                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu3.data         495992                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             2196925                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks       374560                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             374560                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu0.inst        128311607                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu0.data        858727159                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.inst         13520192                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.data        770617838                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu2.inst         13345563                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu2.data        762547272                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu3.inst         13551806                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu3.data        746677117                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            3307298555                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu0.inst    128311607                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu1.inst     13520192                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu2.inst     13345563                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu3.inst     13551806                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        168729169                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      563870750                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            563870750                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      563870750                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.inst       128311607                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.data       858727159                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.inst        13520192                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.data       770617838                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu2.inst        13345563                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu2.data       762547272                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu3.inst        13551806                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu3.data       746677117                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           3871169305                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples    368269.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.inst::samples     85234.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.data::samples    563207.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.inst::samples      8981.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.data::samples    508543.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu2.inst::samples      8865.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu2.data::samples    503175.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu3.inst::samples      9002.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu3.data::samples    492849.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000312191250                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds        22862                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds        22862                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState             3982215                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             347177                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                     2196926                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     374560                       # Number of write requests accepted
system.mem_ctrls.readBursts                   2196926                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   374560                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                  17070                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                  6291                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             83653                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             98454                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             97004                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             99845                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4            149276                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5            132335                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6            134640                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7            120048                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            124874                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9            101175                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           126084                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            92946                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            97466                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13           161518                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           271321                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15           289217                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             17111                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             16199                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             15668                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             19963                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             28485                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             27778                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             29054                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             31744                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             30449                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             22028                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            18289                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            19557                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            16004                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            22290                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            27234                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            26426                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       3.62                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.77                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                  64151679500                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                10899280000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat            105023979500                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     29429.32                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                48179.32                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                  1595257                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  334578                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 73.18                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                90.85                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               2196926                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               374560                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  340494                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                  438141                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                  424376                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                  343805                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                  248119                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                  165075                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                  100885                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                   57752                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                   31388                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                   16538                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                   7919                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                   3388                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                   1219                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                    487                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                    190                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                     75                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      5                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    608                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    810                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   9360                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  16138                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  20628                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  23132                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  24407                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  24874                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  25325                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  25284                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  25319                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  25402                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  24343                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  23811                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  23677                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  23474                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  23325                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  23334                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                   1507                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                    654                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                    348                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                    192                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                    132                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                     95                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                     85                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                     82                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                    100                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                    105                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                    120                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                    130                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                    135                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                    138                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                    150                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                    130                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                    131                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                    130                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                    120                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                    122                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                    120                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                    133                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                     83                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                     37                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                     22                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      9                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      5                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples       618297                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    263.757773                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   153.389728                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   313.707562                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127       262488     42.45%     42.45% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255       176147     28.49%     70.94% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383        46617      7.54%     78.48% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511        24439      3.95%     82.43% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639        15219      2.46%     84.90% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767        11079      1.79%     86.69% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895         8478      1.37%     88.06% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023         6896      1.12%     89.17% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        66934     10.83%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       618297                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples        22862                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      95.348351                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     65.247799                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     95.050555                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-127         16858     73.74%     73.74% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-255         4797     20.98%     94.72% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-383          936      4.09%     98.81% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::384-511          151      0.66%     99.48% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-639           50      0.22%     99.69% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::640-767           46      0.20%     99.90% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::768-895            8      0.03%     99.93% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::896-1023            1      0.00%     99.93% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1151            4      0.02%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1152-1279            2      0.01%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1280-1407            3      0.01%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1408-1535            3      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1792-1919            1      0.00%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2176-2303            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2304-2431            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         22862                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        22862                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.108783                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.100461                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.553212                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16            21763     95.19%     95.19% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17              274      1.20%     96.39% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18              500      2.19%     98.58% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              193      0.84%     99.42% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20               76      0.33%     99.76% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21               28      0.12%     99.88% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22               16      0.07%     99.95% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23                8      0.03%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24                2      0.01%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::26                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::28                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         22862                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM              139510784                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                 1092480                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                23569856                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys               140603264                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             23971840                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      3281.60                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       554.42                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   3307.30                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    563.87                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        29.97                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                    25.64                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    4.33                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   42512976500                       # Total gap between requests
system.mem_ctrls.avgGap                      16532.45                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu0.inst      5454976                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu0.data     36045248                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.inst       574784                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.data     32546752                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu2.inst       567360                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu2.data     32203200                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu3.inst       576128                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu3.data     31542336                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks     23569856                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu0.inst 128313112.658114850521                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu0.data 847864035.957938075066                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.inst 13520192.232941426337                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.data 765571664.482433080673                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu2.inst 13345563.316448695958                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu2.data 757490560.829562664032                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu3.inst 13551806.088513385504                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu3.data 741945576.418321847916                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 554415196.008844852448                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu0.inst        85234                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu0.data       570423                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.inst         8981                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.data       511895                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu2.inst         8865                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu2.data       506534                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu3.inst         9002                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu3.data       495992                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks       374560                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu0.inst   2696997000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu0.data  27243225250                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.inst    378563500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.data  25190963250                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu2.inst    367474250                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu2.data  24581598500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu3.inst    382931750                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu3.data  24182226000                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 1063252650000                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.inst     31642.27                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.data     47759.69                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.inst     42151.60                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.data     49211.19                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu2.inst     41452.26                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu2.data     48529.02                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu3.inst     42538.52                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu3.data     48755.27                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   2838671.11                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    75.74                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy           2697370620                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy           1433682690                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy          9029251140                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy          951485940                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     3355934400.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy      19190057760                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy        164945280                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy        36822727830                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        866.152083                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE    268411750                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF   1419600000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT  40824993250                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy           1717291380                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy            912754425                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy          6534920700                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy          970930440                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     3355934400.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy      18654388860                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy        616034880                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy        32762255085                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        770.640774                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE   1444523750                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   1419600000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  39648881250                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu1.numPwrStateTransitions               1500                       # Number of power state transitions
system.cpu1.pwrStateClkGateDist::samples          751                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::mean    10200143.808256                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::stdev   12694463.410373                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1000-5e+10          751    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::min_value        23500                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::max_value     64887000                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::total            751                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateResidencyTicks::ON    34852697000                       # Cumulative time (in ticks) in various power states
system.cpu1.pwrStateResidencyTicks::CLK_GATED   7660308000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.pwrStateResidencyTicks::UNDEFINED  42513005000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst      3529477                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total         3529477                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst      3529477                       # number of overall hits
system.cpu1.icache.overall_hits::total        3529477                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst        25136                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total         25136                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst        25136                       # number of overall misses
system.cpu1.icache.overall_misses::total        25136                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.cpu1.inst   1607043999                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total   1607043999                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.cpu1.inst   1607043999                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total   1607043999                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst      3554613                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total      3554613                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst      3554613                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total      3554613                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.007071                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.007071                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.007071                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.007071                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.cpu1.inst 63933.959222                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 63933.959222                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.cpu1.inst 63933.959222                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 63933.959222                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs         3312                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs               54                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs    61.333333                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::.writebacks        23400                       # number of writebacks
system.cpu1.icache.writebacks::total            23400                       # number of writebacks
system.cpu1.icache.demand_mshr_hits::.cpu1.inst         1736                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total         1736                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::.cpu1.inst         1736                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total         1736                       # number of overall MSHR hits
system.cpu1.icache.demand_mshr_misses::.cpu1.inst        23400                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total        23400                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.cpu1.inst        23400                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total        23400                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.cpu1.inst   1473215999                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total   1473215999                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.cpu1.inst   1473215999                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total   1473215999                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.cpu1.inst     0.006583                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.006583                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.cpu1.inst     0.006583                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.006583                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.cpu1.inst 62957.948675                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 62957.948675                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.cpu1.inst 62957.948675                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 62957.948675                       # average overall mshr miss latency
system.cpu1.icache.replacements                 23400                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst      3529477                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total        3529477                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst        25136                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total        25136                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.cpu1.inst   1607043999                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total   1607043999                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst      3554613                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total      3554613                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.007071                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.007071                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.cpu1.inst 63933.959222                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 63933.959222                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_hits::.cpu1.inst         1736                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total         1736                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::.cpu1.inst        23400                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total        23400                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.cpu1.inst   1473215999                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total   1473215999                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.cpu1.inst     0.006583                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.006583                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.cpu1.inst 62957.948675                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 62957.948675                       # average ReadReq mshr miss latency
system.cpu1.icache.tags.pwrStateResidencyTicks::UNDEFINED  42513005000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse                  32                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs            3627399                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs            23432                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs           154.805352                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst           32                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst            1                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::1           15                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::2           17                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses          7132626                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses         7132626                       # Number of data accesses
system.cpu1.dcache.pwrStateResidencyTicks::UNDEFINED  42513005000                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.demand_hits::.cpu1.data      8556743                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total         8556743                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data      8556743                       # number of overall hits
system.cpu1.dcache.overall_hits::total        8556743                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data      3177728                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total       3177728                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data      3177728                       # number of overall misses
system.cpu1.dcache.overall_misses::total      3177728                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.cpu1.data 238544843101                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total 238544843101                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.cpu1.data 238544843101                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total 238544843101                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data     11734471                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     11734471                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data     11734471                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     11734471                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.270803                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.270803                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.270803                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.270803                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.cpu1.data 75067.734904                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 75067.734904                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.cpu1.data 75067.734904                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 75067.734904                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs      4657506                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets       310304                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs            88000                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets           4594                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs    52.926205                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets    67.545494                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks       625524                       # number of writebacks
system.cpu1.dcache.writebacks::total           625524                       # number of writebacks
system.cpu1.dcache.demand_mshr_hits::.cpu1.data      2539407                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total      2539407                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::.cpu1.data      2539407                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total      2539407                       # number of overall MSHR hits
system.cpu1.dcache.demand_mshr_misses::.cpu1.data       638321                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total       638321                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.cpu1.data       638321                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total       638321                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.cpu1.data  54438848400                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total  54438848400                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.cpu1.data  54438848400                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total  54438848400                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.cpu1.data     0.054397                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.054397                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.cpu1.data     0.054397                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.054397                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.cpu1.data 85284.439020                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 85284.439020                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.cpu1.data 85284.439020                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 85284.439020                       # average overall mshr miss latency
system.cpu1.dcache.replacements                625524                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data      8004268                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total        8004268                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data      3011628                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total      3011628                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.cpu1.data 226217093000                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total 226217093000                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data     11015896                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     11015896                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.273389                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.273389                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.cpu1.data 75114.553657                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 75114.553657                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_hits::.cpu1.data      2402364                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total      2402364                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::.cpu1.data       609264                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total       609264                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.cpu1.data  51763651500                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total  51763651500                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.cpu1.data     0.055308                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.055308                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.cpu1.data 84960.955349                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 84960.955349                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.cpu1.data       552475                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total        552475                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu1.data       166100                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total       166100                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.cpu1.data  12327750101                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total  12327750101                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data       718575                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total       718575                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data     0.231152                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.231152                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.cpu1.data 74218.844678                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 74218.844678                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_hits::.cpu1.data       137043                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total       137043                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_misses::.cpu1.data        29057                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total        29057                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.cpu1.data   2675196900                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total   2675196900                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.cpu1.data     0.040437                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.040437                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.cpu1.data 92067.209278                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 92067.209278                       # average WriteReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_hits::.cpu1.data        30346                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total        30346                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_misses::.cpu1.data         1662                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total         1662                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_miss_latency::.cpu1.data     40147500                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total     40147500                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_accesses::.cpu1.data        32008                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total        32008                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_miss_rate::.cpu1.data     0.051925                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.051925                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::.cpu1.data 24156.137184                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total 24156.137184                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_mshr_hits::.cpu1.data          472                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::total          472                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_misses::.cpu1.data         1190                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total         1190                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::.cpu1.data     14370500                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total     14370500                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::.cpu1.data     0.037178                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.037178                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu1.data 12076.050420                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total 12076.050420                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_hits::.cpu1.data        24634                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total        24634                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_misses::.cpu1.data         5913                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total         5913                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_miss_latency::.cpu1.data     42711000                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total     42711000                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_accesses::.cpu1.data        30547                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total        30547                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_miss_rate::.cpu1.data     0.193571                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.193571                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_miss_latency::.cpu1.data  7223.236936                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total  7223.236936                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_mshr_misses::.cpu1.data         5768                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total         5768                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::.cpu1.data     37109000                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total     37109000                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::.cpu1.data     0.188824                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total     0.188824                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu1.data  6433.599168                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total  6433.599168                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_miss_latency::.cpu1.data      2353500                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_miss_latency::total      2353500                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::.cpu1.data      2187500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::total      2187500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.SwapReq_hits::.cpu1.data         1044                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_hits::total           1044                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_misses::.cpu1.data         2970                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_misses::total         2970                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_miss_latency::.cpu1.data     58952000                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_miss_latency::total     58952000                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_accesses::.cpu1.data         4014                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_accesses::total         4014                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_miss_rate::.cpu1.data     0.739910                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_miss_rate::total     0.739910                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_miss_latency::.cpu1.data 19849.158249                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_avg_miss_latency::total 19849.158249                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_mshr_hits::.cpu1.data            3                       # number of SwapReq MSHR hits
system.cpu1.dcache.SwapReq_mshr_hits::total            3                       # number of SwapReq MSHR hits
system.cpu1.dcache.SwapReq_mshr_misses::.cpu1.data         2967                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_misses::total         2967                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_miss_latency::.cpu1.data     55982000                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_latency::total     55982000                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_rate::.cpu1.data     0.739163                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_mshr_miss_rate::total     0.739163                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::.cpu1.data 18868.217054                       # average SwapReq mshr miss latency
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::total 18868.217054                       # average SwapReq mshr miss latency
system.cpu1.dcache.tags.pwrStateResidencyTicks::UNDEFINED  42513005000                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse           30.988081                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs            9263977                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs           639419                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs            14.488117                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data    30.988081                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.968378                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.968378                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024           30                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::1           30                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.937500                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses         24241469                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses        24241469                       # Number of data accesses
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.tol2bus.pwrStateResidencyTicks::UNDEFINED  42513005000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp           2635334                       # Transaction distribution
system.tol2bus.trans_dist::ReadRespWithInvalidate            9                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       822781                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean      2280024                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict         3623133                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq           14469                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq         22525                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp          36994                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeFailReq          548                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeFailResp          548                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           144751                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          144752                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq        179599                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq      2455744                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateReq           73                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateResp           73                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side       328731                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side      2114393                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side        70200                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side      1902060                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.icache.mem_side::system.l2.cpu_side        70332                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.dcache.mem_side::system.l2.cpu_side      1877941                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.icache.mem_side::system.l2.cpu_side        69534                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.dcache.mem_side::system.l2.cpu_side      1849080                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               8282271                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side     14025856                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side     89149760                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side      2995200                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side     80130496                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.icache.mem_side::system.l2.cpu_side      3000832                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.dcache.mem_side::system.l2.cpu_side     79079808                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.icache.mem_side::system.l2.cpu_side      2966784                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.dcache.mem_side::system.l2.cpu_side     77933760                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total              349282496                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                         4079086                       # Total snoops (count)
system.tol2bus.snoopTraffic                  27258176                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples          6815401                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.483789                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.745600                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                4243755     62.27%     62.27% # Request fanout histogram
system.tol2bus.snoop_fanout::1                2114019     31.02%     93.29% # Request fanout histogram
system.tol2bus.snoop_fanout::2                 239549      3.51%     96.80% # Request fanout histogram
system.tol2bus.snoop_fanout::3                 168214      2.47%     99.27% # Request fanout histogram
system.tol2bus.snoop_fanout::4                  49864      0.73%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              4                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            6815401                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         5501721003                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization             12.9                       # Layer utilization (%)
system.tol2bus.respLayer5.occupancy         956465347                       # Layer occupancy (ticks)
system.tol2bus.respLayer5.utilization             2.2                       # Layer utilization (%)
system.tol2bus.respLayer4.occupancy          38164899                       # Layer occupancy (ticks)
system.tol2bus.respLayer4.utilization             0.1                       # Layer utilization (%)
system.tol2bus.respLayer7.occupancy         941043344                       # Layer occupancy (ticks)
system.tol2bus.respLayer7.utilization             2.2                       # Layer utilization (%)
system.tol2bus.respLayer6.occupancy          37682006                       # Layer occupancy (ticks)
system.tol2bus.respLayer6.utilization             0.1                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        1072038257                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             2.5                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy         165236670                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.4                       # Layer utilization (%)
system.tol2bus.respLayer3.occupancy         968137295                       # Layer occupancy (ticks)
system.tol2bus.respLayer3.utilization             2.3                       # Layer utilization (%)
system.tol2bus.respLayer2.occupancy          38069421                       # Layer occupancy (ticks)
system.tol2bus.respLayer2.utilization             0.1                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
