Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (win64) Build 3526262 Mon Apr 18 15:48:16 MDT 2022
| Date         : Fri Oct  7 16:42:34 2022
| Host         : DESKTOP-O778VJE running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file add_4bits_timing_summary_routed.rpt -pb add_4bits_timing_summary_routed.pb -rpx add_4bits_timing_summary_routed.rpx -warn_on_violation
| Design       : add_4bits
| Device       : 7s50-csga324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule  Severity  Description  Violations  
----  --------  -----------  ----------  

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (0)
6. checking no_output_delay (0)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (0)
-------------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                    5          inf        0.000                      0                    5           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay             5 Endpoints
Min Delay             5 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 a[1]
                            (input port)
  Destination:            cout
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.543ns  (logic 5.688ns (49.275%)  route 5.855ns (50.725%))
  Logic Levels:           4  (IBUF=1 LUT5=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U2                                                0.000     0.000 r  a[1] (IN)
                         net (fo=0)                   0.000     0.000    a[1]
    U2                   IBUF (Prop_ibuf_I_O)         1.454     1.454 r  a_IBUF[1]_inst/O
                         net (fo=2, routed)           1.733     3.187    a_IBUF[1]
    SLICE_X65Y27         LUT5 (Prop_lut5_I4_O)        0.152     3.339 r  sum_OBUF[3]_inst_i_2/O
                         net (fo=3, routed)           0.862     4.201    tcout2
    SLICE_X65Y27         LUT5 (Prop_lut5_I0_O)        0.354     4.555 r  cout_OBUF_inst_i_1/O
                         net (fo=1, routed)           3.260     7.815    cout_OBUF
    E1                   OBUF (Prop_obuf_I_O)         3.727    11.543 r  cout_OBUF_inst/O
                         net (fo=0)                   0.000    11.543    cout
    E1                                                                r  cout (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 a[1]
                            (input port)
  Destination:            sum[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.893ns  (logic 5.454ns (50.067%)  route 5.439ns (49.933%))
  Logic Levels:           4  (IBUF=1 LUT5=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U2                                                0.000     0.000 r  a[1] (IN)
                         net (fo=0)                   0.000     0.000    a[1]
    U2                   IBUF (Prop_ibuf_I_O)         1.454     1.454 r  a_IBUF[1]_inst/O
                         net (fo=2, routed)           1.733     3.187    a_IBUF[1]
    SLICE_X65Y27         LUT5 (Prop_lut5_I4_O)        0.152     3.339 r  sum_OBUF[3]_inst_i_2/O
                         net (fo=3, routed)           0.862     4.201    tcout2
    SLICE_X65Y27         LUT5 (Prop_lut5_I2_O)        0.326     4.527 r  sum_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           2.845     7.371    sum_OBUF[3]
    F2                   OBUF (Prop_obuf_I_O)         3.522    10.893 r  sum_OBUF[3]_inst/O
                         net (fo=0)                   0.000    10.893    sum[3]
    F2                                                                r  sum[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 a[1]
                            (input port)
  Destination:            sum[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.504ns  (logic 5.455ns (51.931%)  route 5.049ns (48.069%))
  Logic Levels:           4  (IBUF=1 LUT3=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U2                                                0.000     0.000 r  a[1] (IN)
                         net (fo=0)                   0.000     0.000    a[1]
    U2                   IBUF (Prop_ibuf_I_O)         1.454     1.454 r  a_IBUF[1]_inst/O
                         net (fo=2, routed)           1.733     3.187    a_IBUF[1]
    SLICE_X65Y27         LUT5 (Prop_lut5_I4_O)        0.152     3.339 r  sum_OBUF[3]_inst_i_2/O
                         net (fo=3, routed)           0.451     3.789    tcout2
    SLICE_X65Y27         LUT3 (Prop_lut3_I0_O)        0.326     4.115 r  sum_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           2.866     6.981    sum_OBUF[2]
    F1                   OBUF (Prop_obuf_I_O)         3.523    10.504 r  sum_OBUF[2]_inst/O
                         net (fo=0)                   0.000    10.504    sum[2]
    F1                                                                r  sum[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 a[1]
                            (input port)
  Destination:            sum[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.406ns  (logic 5.098ns (54.203%)  route 4.308ns (45.797%))
  Logic Levels:           3  (IBUF=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U2                                                0.000     0.000 r  a[1] (IN)
                         net (fo=0)                   0.000     0.000    a[1]
    U2                   IBUF (Prop_ibuf_I_O)         1.454     1.454 r  a_IBUF[1]_inst/O
                         net (fo=2, routed)           1.733     3.187    a_IBUF[1]
    SLICE_X65Y27         LUT5 (Prop_lut5_I3_O)        0.124     3.311 r  sum_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           2.575     5.886    sum_OBUF[1]
    G2                   OBUF (Prop_obuf_I_O)         3.520     9.406 r  sum_OBUF[1]_inst/O
                         net (fo=0)                   0.000     9.406    sum[1]
    G2                                                                r  sum[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 a[0]
                            (input port)
  Destination:            sum[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.282ns  (logic 5.105ns (54.995%)  route 4.177ns (45.005%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V2                                                0.000     0.000 r  a[0] (IN)
                         net (fo=0)                   0.000     0.000    a[0]
    V2                   IBUF (Prop_ibuf_I_O)         1.461     1.461 r  a_IBUF[0]_inst/O
                         net (fo=3, routed)           1.511     2.971    a_IBUF[0]
    SLICE_X65Y27         LUT3 (Prop_lut3_I1_O)        0.124     3.095 r  sum_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           2.667     5.762    sum_OBUF[0]
    G1                   OBUF (Prop_obuf_I_O)         3.520     9.282 r  sum_OBUF[0]_inst/O
                         net (fo=0)                   0.000     9.282    sum[0]
    G1                                                                r  sum[0] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 cin
                            (input port)
  Destination:            sum[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.522ns  (logic 1.497ns (59.342%)  route 1.025ns (40.658%))
  Logic Levels:           3  (IBUF=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P1                                                0.000     0.000 r  cin (IN)
                         net (fo=0)                   0.000     0.000    cin
    P1                   IBUF (Prop_ibuf_I_O)         0.231     0.231 r  cin_IBUF_inst/O
                         net (fo=3, routed)           0.335     0.565    cin_IBUF
    SLICE_X65Y27         LUT5 (Prop_lut5_I2_O)        0.045     0.610 r  sum_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           0.691     1.301    sum_OBUF[1]
    G2                   OBUF (Prop_obuf_I_O)         1.221     2.522 r  sum_OBUF[1]_inst/O
                         net (fo=0)                   0.000     2.522    sum[1]
    G2                                                                r  sum[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cin
                            (input port)
  Destination:            sum[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.556ns  (logic 1.497ns (58.559%)  route 1.059ns (41.441%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P1                                                0.000     0.000 r  cin (IN)
                         net (fo=0)                   0.000     0.000    cin
    P1                   IBUF (Prop_ibuf_I_O)         0.231     0.231 r  cin_IBUF_inst/O
                         net (fo=3, routed)           0.302     0.532    cin_IBUF
    SLICE_X65Y27         LUT3 (Prop_lut3_I0_O)        0.045     0.577 r  sum_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           0.758     1.335    sum_OBUF[0]
    G1                   OBUF (Prop_obuf_I_O)         1.221     2.556 r  sum_OBUF[0]_inst/O
                         net (fo=0)                   0.000     2.556    sum[0]
    G1                                                                r  sum[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 b[2]
                            (input port)
  Destination:            sum[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.712ns  (logic 1.483ns (54.705%)  route 1.228ns (45.295%))
  Logic Levels:           3  (IBUF=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R1                                                0.000     0.000 r  b[2] (IN)
                         net (fo=0)                   0.000     0.000    b[2]
    R1                   IBUF (Prop_ibuf_I_O)         0.216     0.216 r  b_IBUF[2]_inst/O
                         net (fo=3, routed)           0.393     0.608    b_IBUF[2]
    SLICE_X65Y27         LUT5 (Prop_lut5_I1_O)        0.045     0.653 r  sum_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           0.836     1.489    sum_OBUF[3]
    F2                   OBUF (Prop_obuf_I_O)         1.223     2.712 r  sum_OBUF[3]_inst/O
                         net (fo=0)                   0.000     2.712    sum[3]
    F2                                                                r  sum[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 b[2]
                            (input port)
  Destination:            sum[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.854ns  (logic 1.484ns (52.011%)  route 1.369ns (47.989%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R1                                                0.000     0.000 r  b[2] (IN)
                         net (fo=0)                   0.000     0.000    b[2]
    R1                   IBUF (Prop_ibuf_I_O)         0.216     0.216 r  b_IBUF[2]_inst/O
                         net (fo=3, routed)           0.533     0.748    b_IBUF[2]
    SLICE_X65Y27         LUT3 (Prop_lut3_I2_O)        0.045     0.793 r  sum_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           0.837     1.630    sum_OBUF[2]
    F1                   OBUF (Prop_obuf_I_O)         1.223     2.854 r  sum_OBUF[2]_inst/O
                         net (fo=0)                   0.000     2.854    sum[2]
    F1                                                                r  sum[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 b[2]
                            (input port)
  Destination:            cout
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.951ns  (logic 1.552ns (52.597%)  route 1.399ns (47.403%))
  Logic Levels:           3  (IBUF=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R1                                                0.000     0.000 r  b[2] (IN)
                         net (fo=0)                   0.000     0.000    b[2]
    R1                   IBUF (Prop_ibuf_I_O)         0.216     0.216 r  b_IBUF[2]_inst/O
                         net (fo=3, routed)           0.393     0.608    b_IBUF[2]
    SLICE_X65Y27         LUT5 (Prop_lut5_I1_O)        0.049     0.657 r  cout_OBUF_inst_i_1/O
                         net (fo=1, routed)           1.006     1.664    cout_OBUF
    E1                   OBUF (Prop_obuf_I_O)         1.287     2.951 r  cout_OBUF_inst/O
                         net (fo=0)                   0.000     2.951    cout
    E1                                                                r  cout (OUT)
  -------------------------------------------------------------------    -------------------





