// Seed: 1349307172
module module_0 (
    input tri0  id_0,
    input uwire id_1,
    input tri   id_2,
    input tri1  id_3
);
  assign id_5 = id_5;
  assign module_1.id_10 = 0;
endmodule
module module_1 (
    input tri1 id_0,
    input supply1 id_1,
    input wor id_2,
    output wor id_3,
    input supply0 id_4,
    output supply0 id_5,
    output wor id_6,
    input tri0 id_7,
    output supply0 id_8,
    input tri id_9,
    output tri1 id_10,
    id_18,
    input tri1 id_11,
    input supply1 id_12,
    output uwire id_13,
    output tri1 id_14,
    output supply1 id_15,
    output tri1 id_16
);
  wire id_19;
  assign id_6 = -1;
  wor  id_20;
  wire id_21;
  module_0 modCall_1 (
      id_0,
      id_1,
      id_7,
      id_2
  );
  wire id_22;
  assign id_20 = -1;
endmodule
