;redcode
;assert 1
	SPL 0, <-22
	CMP -207, <-120
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	SUB @-127, 100
	SUB @30, 22
	ADD 333, 228
	ADD @130, 9
	ADD @130, 9
	ADD @130, 9
	ADD @130, 9
	SUB @30, 22
	SUB @30, 22
	ADD @30, 20
	SUB @-127, 100
	JMP <30, <20
	SUB @30, 22
	JMP <30, <20
	ADD @30, 20
	SUB @30, 22
	ADD @30, 20
	MOV -1, <-20
	MOV -1, <-20
	MOV -1, <-20
	CMP -7, <-120
	CMP @-127, 100
	CMP @-127, 100
	CMP @-127, 100
	SUB 12, @10
	SUB #830, @82
	CMP @-127, 100
	CMP @-127, 100
	SUB #830, @82
	ADD #270, <1
	ADD #270, <1
	ADD #270, <1
	ADD #270, <1
	SLT 121, 1
	SUB #72, @200
	SUB #72, @200
	ADD 270, 60
	SUB @-127, 100
	ADD 0, -22
	CMP -207, <-120
	SUB @-127, 100
	SLT 0, -22
	CMP -207, <-120
	SPL 0, <-22
	CMP -207, <-120
	CMP 12, @10
