{
 "cells": [
  {
   "cell_type": "markdown",
   "metadata": {
    "editable": true,
    "slideshow": {
     "slide_type": ""
    },
    "tags": []
   },
   "source": "# SAR ADC\n\nSimulation of a Successive Approximation Register ADC with custom block creation.\n\nYou can also find this example as a single file in the [GitHub repository](https://github.com/milanofthe/pathsim/blob/master/examples/example_sar.py)."
  },
  {
   "cell_type": "raw",
   "metadata": {
    "editable": true,
    "raw_mimetype": "text/restructuredtext",
    "slideshow": {
     "slide_type": ""
    },
    "tags": []
   },
   "source": [
    ".. image:: figures/figures_g/sar_adc_blockdiagram_g.png\n",
    "   :width: 700\n",
    "   :align: center\n",
    "   :alt: block diagram of SAR ADC\n"
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {
    "editable": true,
    "slideshow": {
     "slide_type": ""
    },
    "tags": []
   },
   "source": [
    "## Successive Approximation Register (SAR) ADC Principle\n",
    "\n",
    "A SAR ADC converts analog signals to digital using a **binary search algorithm**:\n",
    "\n",
    "1. **Sample** the input voltage\n",
    "2. **Test** the MSB (Most Significant Bit) by comparing to DAC output\n",
    "3. **Keep** the bit if comparison succeeds, **discard** if it fails\n",
    "4. **Repeat** for each bit from MSB to LSB\n",
    "5. **Output** the complete digital word\n",
    "\n",
    "This requires N comparisons for N bits, making it efficient for medium-speed, medium-resolution applications (10-18 bits, up to several MHz).\n",
    "\n",
    "## Custom SAR Logic Block\n",
    "\n",
    "We'll implement the SAR control logic as a custom block using PathSim's event system."
   ]
  },
  {
   "cell_type": "raw",
   "metadata": {
    "editable": true,
    "raw_mimetype": "text/restructuredtext",
    "slideshow": {
     "slide_type": ""
    },
    "tags": []
   },
   "source": [
    "This example shows how to create custom blocks by extending the :class:`.Block` class and using :class:`.Schedule` events for discrete-time logic."
   ]
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "metadata": {
    "editable": true,
    "slideshow": {
     "slide_type": ""
    },
    "tags": []
   },
   "outputs": [],
   "source": [
    "import numpy as np\n",
    "import matplotlib.pyplot as plt\n",
    "\n",
    "# Apply PathSim docs matplotlib style for consistent, theme-friendly figures\n",
    "plt.style.use('../pathsim_docs.mplstyle')\n",
    "\n",
    "from pathsim import Simulation, Connection\n",
    "from pathsim.blocks import (\n",
    "    Adder, Scope, Source, ButterworthLowpassFilter, \n",
    "    SampleHold, Comparator, DAC\n",
    ")\n",
    "from pathsim.solvers import RKBS32"
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {
    "editable": true,
    "slideshow": {
     "slide_type": ""
    },
    "tags": []
   },
   "source": [
    "## Creating a Custom SAR Logic Block\n",
    "\n",
    "This is one of PathSim's powerful features - you can create custom blocks with complex behavior. The SAR block:\n",
    "- Uses **scheduled events** to step through bits\n",
    "- Implements the **binary search algorithm**\n",
    "- Outputs **N parallel digital signals** (one per bit)"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "metadata": {
    "editable": true,
    "slideshow": {
     "slide_type": ""
    },
    "tags": []
   },
   "outputs": [],
   "source": [
    "from pathsim.blocks._block import Block\n",
    "from pathsim.utils.register import Register\n",
    "from pathsim.events import Schedule\n",
    "\n",
    "class SAR(Block):\n",
    "    \"\"\"Successive Approximation Register Logic\n",
    "    \n",
    "    Implements SAR algorithm for ADC conversion:\n",
    "    - Reads comparator result\n",
    "    - Updates trial bit pattern\n",
    "    - Outputs N-bit digital word\n",
    "    \"\"\"\n",
    "\n",
    "    def __init__(self, n_bits=4, T=1, tau=0):\n",
    "        super().__init__()\n",
    "\n",
    "        self.n_bits = n_bits\n",
    "        self.T = T\n",
    "        self.tau = tau\n",
    "\n",
    "        self.register = 0\n",
    "        self.trial_weight = 1 << (self.n_bits - 1)  # Start with MSB\n",
    "\n",
    "        self.outputs = Register(self.n_bits)\n",
    "\n",
    "        def _step(t):\n",
    "            \"\"\"SAR algorithm step - executes at each clock cycle\"\"\"\n",
    "            comparator_result = self.inputs[0]\n",
    "\n",
    "            previous_weight = (self.trial_weight << 1) if self.trial_weight > 0 else 1\n",
    "\n",
    "            # If previous comparison failed, clear that bit\n",
    "            if previous_weight <= (1 << (self.n_bits -1)) and comparator_result == 0:\n",
    "                self.register &= ~previous_weight \n",
    "\n",
    "            # Set current trial bit\n",
    "            self.register |= self.trial_weight\n",
    "\n",
    "            # Update all output bits\n",
    "            for i in range(self.n_bits):\n",
    "                self.outputs[i] = (self.register >> i) & 1\n",
    "\n",
    "            # Move to next bit or restart\n",
    "            if self.trial_weight == 1: \n",
    "                self.trial_weight = 1 << (self.n_bits - 1)\n",
    "                self.register = 0\n",
    "            else:\n",
    "                self.trial_weight >>= 1\n",
    "\n",
    "        # Schedule event for SAR stepping\n",
    "        self.events = [\n",
    "            Schedule(\n",
    "                t_start=self.tau,\n",
    "                t_period=self.T/self.n_bits,  # One step per bit\n",
    "                func_act=_step\n",
    "            )\n",
    "        ]\n",
    "\n",
    "    def __len__(self):\n",
    "        return 0"
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {
    "editable": true,
    "slideshow": {
     "slide_type": ""
    },
    "tags": []
   },
   "source": [
    "## System Parameters\n",
    "\n",
    "We'll use:\n",
    "- **8-bit** resolution\n",
    "- **50 Hz** sampling frequency\n",
    "- **Modulated sine wave** as input signal"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "metadata": {
    "editable": true,
    "slideshow": {
     "slide_type": ""
    },
    "tags": []
   },
   "outputs": [],
   "source": [
    "n = 8                 # Number of bits\n",
    "f_clk = 50            # Sampling frequency\n",
    "T_clk = 1.0 / f_clk   # Sampling period"
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {
    "editable": true,
    "slideshow": {
     "slide_type": ""
    },
    "tags": []
   },
   "source": [
    "## Block Diagram Setup\n",
    "\n",
    "The system consists of:\n",
    "- **src**: Modulated sine wave source\n",
    "- **sah**: Sample & Hold to freeze input during conversion\n",
    "- **sub**: Subtractor (input - DAC)\n",
    "- **cpt**: Comparator\n",
    "- **sar**: Custom SAR logic\n",
    "- **dac1**: Fast DAC for comparison (updates every bit)\n",
    "- **dac2**: Output DAC (updates every sample)\n",
    "- **lpf**: Lowpass filter for reconstruction"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "metadata": {
    "editable": true,
    "slideshow": {
     "slide_type": ""
    },
    "tags": []
   },
   "outputs": [],
   "source": [
    "# Blocks that define the system\n",
    "src = Source(lambda t: np.sin(2*np.pi*t) * np.cos(5*np.pi*t)) \n",
    "sah = SampleHold(T=T_clk) \n",
    "sub = Adder(\"+-\")\n",
    "cpt = Comparator(span=[0, 1])\n",
    "dac1 = DAC(n_bits=n, T=T_clk/n, tau=T_clk*2e-3)  # Fast DAC for comparison\n",
    "dac2 = DAC(n_bits=n, T=T_clk, tau=T_clk)         # Output DAC\n",
    "lpf = ButterworthLowpassFilter(f_clk/5, n=3)     # Reconstruction filter\n",
    "sar = SAR(n_bits=n, T=T_clk, tau=T_clk*1e-3)\n",
    "sco = Scope(labels=[\"src\", \"sah\", \"dac1\", \"dac2\", \"lpf\"]) \n",
    "\n",
    "blocks = [src, cpt, dac1, dac2, lpf, sar, sah, sub, sco]"
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {
    "editable": true,
    "slideshow": {
     "slide_type": ""
    },
    "tags": []
   },
   "source": [
    "## Connections\n",
    "\n",
    "The connections form the SAR ADC loop. Notice how the 8 digital bits from SAR connect to both DACs in parallel."
   ]
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "metadata": {
    "editable": true,
    "slideshow": {
     "slide_type": ""
    },
    "tags": []
   },
   "outputs": [],
   "source": [
    "# Connections between the blocks\n",
    "connections = [\n",
    "    Connection(src, sah, sco[0]),        # Source to S&H and scope\n",
    "    Connection(sah, sub[0], sco[1]),     # S&H to subtractor\n",
    "    Connection(dac1, sub[1], sco[2]),    # DAC1 feedback to subtractor\n",
    "    Connection(dac2, lpf, sco[3]),       # DAC2 to filter\n",
    "    Connection(lpf, sco[4]),             # Filtered output\n",
    "    Connection(sub, cpt),                # Difference to comparator\n",
    "    Connection(cpt, sar)                 # Comparator to SAR logic\n",
    "]\n",
    "\n",
    "# Connect all N bits from SAR to both DACs\n",
    "for i in range(n):\n",
    "    connections.append(\n",
    "        Connection(sar[i], dac1[i], dac2[i])\n",
    "    )"
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {
    "editable": true,
    "slideshow": {
     "slide_type": ""
    },
    "tags": []
   },
   "source": [
    "## Simulation\n",
    "\n",
    "We run the simulation with an adaptive solver that can handle the discrete-time events efficiently."
   ]
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "metadata": {
    "editable": true,
    "slideshow": {
     "slide_type": ""
    },
    "tags": []
   },
   "outputs": [],
   "source": [
    "# Simulation with adaptive solver\n",
    "Sim = Simulation(\n",
    "    blocks,\n",
    "    connections,\n",
    "    Solver=RKBS32\n",
    ")\n",
    "\n",
    "# Run simulation for 1 second\n",
    "Sim.run(1)"
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {
    "editable": true,
    "slideshow": {
     "slide_type": ""
    },
    "tags": []
   },
   "source": [
    "## Results\n",
    "\n",
    "The plots show:\n",
    "- **src**: Original analog input\n",
    "- **sah**: Sampled and held signal\n",
    "- **dac1**: Fast DAC during conversion (shows binary search)\n",
    "- **dac2**: Output DAC (quantized signal)\n",
    "- **lpf**: Reconstructed signal after filtering\n",
    "\n",
    "Notice how dac1 shows the successive approximation steps within each sample period!"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "metadata": {
    "editable": true,
    "slideshow": {
     "slide_type": ""
    },
    "tags": []
   },
   "outputs": [],
   "source": [
    "Sim.plot()\n",
    "plt.show()"
   ]
  }
 ],
 "metadata": {
  "kernelspec": {
   "display_name": "Python 3 (ipykernel)",
   "language": "python",
   "name": "python3"
  },
  "language_info": {
   "codemirror_mode": {
    "name": "ipython",
    "version": 3
   },
   "file_extension": ".py",
   "mimetype": "text/x-python",
   "name": "python",
   "nbconvert_exporter": "python",
   "pygments_lexer": "ipython3",
   "version": "3.13.5"
  }
 },
 "nbformat": 4,
 "nbformat_minor": 4
}