#-----------------------------------------------------------
# Vivado v2018.2.1 (64-bit)
# SW Build 2288692 on Thu Jul 26 18:24:02 MDT 2018
# IP Build 2289599 on Thu Jul 26 21:09:20 MDT 2018
# Start of session at: Mon Apr 22 12:09:35 2019
# Process ID: 8036
# Current directory: Z:/rrutherford20/CS-401-1-CompArch/MP3/New_MP3
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent10788 Z:\rrutherford20\CS-401-1-CompArch\MP3\New_MP3\mips.xpr
# Log file: Z:/rrutherford20/CS-401-1-CompArch/MP3/New_MP3/vivado.log
# Journal file: Z:/rrutherford20/CS-401-1-CompArch/MP3/New_MP3\vivado.jou
#-----------------------------------------------------------
start_gui
open_project Z:/rrutherford20/CS-401-1-CompArch/MP3/New_MP3/mips.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2018.2/data/ip'.
open_project: Time (s): cpu = 00:00:12 ; elapsed = 00:00:07 . Memory (MB): peak = 882.613 ; gain = 147.203
synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1
Starting synth_design
Using part: xc7a100tcsg324-1
Top: computer_top
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 995.375 ; gain = 92.012
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'computer_top' [Z:/rrutherford20/CS-401-1-CompArch/MP3/New_MP3/mips.srcs/sources_1/imports/new/computer_top.vhd:24]
INFO: [Synth 8-3491] module 'mips_top' declared at 'Z:/rrutherford20/CS-401-1-CompArch/MP3/New_MP3/mips.srcs/sources_1/imports/new/mips_top.vhd:17' bound to instance 'mips1' of component 'mips_top' [Z:/rrutherford20/CS-401-1-CompArch/MP3/New_MP3/mips.srcs/sources_1/imports/new/computer_top.vhd:65]
INFO: [Synth 8-638] synthesizing module 'mips_top' [Z:/rrutherford20/CS-401-1-CompArch/MP3/New_MP3/mips.srcs/sources_1/imports/new/mips_top.vhd:29]
	Parameter width bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'mips' declared at 'Z:/rrutherford20/CS-401-1-CompArch/MP3/New_MP3/mips.srcs/sources_1/imports/new/mips.vhd:14' bound to instance 'mips1' of component 'mips' [Z:/rrutherford20/CS-401-1-CompArch/MP3/New_MP3/mips.srcs/sources_1/imports/new/mips_top.vhd:69]
INFO: [Synth 8-638] synthesizing module 'mips' [Z:/rrutherford20/CS-401-1-CompArch/MP3/New_MP3/mips.srcs/sources_1/imports/new/mips.vhd:29]
	Parameter width bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'controller' declared at 'Z:/rrutherford20/CS-401-1-CompArch/MP3/New_MP3/mips.srcs/sources_1/imports/new/mips_controller.vhd:5' bound to instance 'cont' of component 'controller' [Z:/rrutherford20/CS-401-1-CompArch/MP3/New_MP3/mips.srcs/sources_1/imports/new/mips.vhd:59]
INFO: [Synth 8-638] synthesizing module 'controller' [Z:/rrutherford20/CS-401-1-CompArch/MP3/New_MP3/mips.srcs/sources_1/imports/new/mips_controller.vhd:15]
INFO: [Synth 8-3491] module 'maindec' declared at 'Z:/rrutherford20/CS-401-1-CompArch/MP3/New_MP3/mips.srcs/sources_1/imports/new/mips_decoder_main.vhd:5' bound to instance 'md' of component 'maindec' [Z:/rrutherford20/CS-401-1-CompArch/MP3/New_MP3/mips.srcs/sources_1/imports/new/mips_controller.vhd:32]
INFO: [Synth 8-638] synthesizing module 'maindec' [Z:/rrutherford20/CS-401-1-CompArch/MP3/New_MP3/mips.srcs/sources_1/imports/new/mips_decoder_main.vhd:14]
INFO: [Synth 8-256] done synthesizing module 'maindec' (1#1) [Z:/rrutherford20/CS-401-1-CompArch/MP3/New_MP3/mips.srcs/sources_1/imports/new/mips_decoder_main.vhd:14]
INFO: [Synth 8-3491] module 'aludec' declared at 'Z:/rrutherford20/CS-401-1-CompArch/MP3/New_MP3/mips.srcs/sources_1/imports/new/mips_decoder_alu.vhd:4' bound to instance 'ad' of component 'aludec' [Z:/rrutherford20/CS-401-1-CompArch/MP3/New_MP3/mips.srcs/sources_1/imports/new/mips_controller.vhd:34]
INFO: [Synth 8-638] synthesizing module 'aludec' [Z:/rrutherford20/CS-401-1-CompArch/MP3/New_MP3/mips.srcs/sources_1/imports/new/mips_decoder_alu.vhd:10]
INFO: [Synth 8-256] done synthesizing module 'aludec' (2#1) [Z:/rrutherford20/CS-401-1-CompArch/MP3/New_MP3/mips.srcs/sources_1/imports/new/mips_decoder_alu.vhd:10]
INFO: [Synth 8-256] done synthesizing module 'controller' (3#1) [Z:/rrutherford20/CS-401-1-CompArch/MP3/New_MP3/mips.srcs/sources_1/imports/new/mips_controller.vhd:15]
	Parameter width bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'datapath' declared at 'Z:/rrutherford20/CS-401-1-CompArch/MP3/New_MP3/mips.srcs/sources_1/imports/new/mips_datapath.vhd:6' bound to instance 'dp' of component 'datapath' [Z:/rrutherford20/CS-401-1-CompArch/MP3/New_MP3/mips.srcs/sources_1/imports/new/mips.vhd:65]
INFO: [Synth 8-638] synthesizing module 'datapath' [Z:/rrutherford20/CS-401-1-CompArch/MP3/New_MP3/mips.srcs/sources_1/imports/new/mips_datapath.vhd:20]
	Parameter width bound to: 32 - type: integer 
	Parameter width bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'flopr' declared at 'Z:/rrutherford20/CS-401-1-CompArch/MP3/New_MP3/mips.srcs/sources_1/imports/new/mips_flip_flop_register.vhd:5' bound to instance 'pcreg' of component 'flopr' [Z:/rrutherford20/CS-401-1-CompArch/MP3/New_MP3/mips.srcs/sources_1/imports/new/mips_datapath.vhd:88]
INFO: [Synth 8-638] synthesizing module 'flopr' [Z:/rrutherford20/CS-401-1-CompArch/MP3/New_MP3/mips.srcs/sources_1/imports/new/mips_flip_flop_register.vhd:12]
	Parameter width bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'flopr' (4#1) [Z:/rrutherford20/CS-401-1-CompArch/MP3/New_MP3/mips.srcs/sources_1/imports/new/mips_flip_flop_register.vhd:12]
	Parameter width bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'adder' declared at 'Z:/rrutherford20/CS-401-1-CompArch/MP3/New_MP3/mips.srcs/sources_1/imports/new/mips_adder.vhd:7' bound to instance 'pcadd1' of component 'adder' [Z:/rrutherford20/CS-401-1-CompArch/MP3/New_MP3/mips.srcs/sources_1/imports/new/mips_datapath.vhd:89]
INFO: [Synth 8-638] synthesizing module 'adder' [Z:/rrutherford20/CS-401-1-CompArch/MP3/New_MP3/mips.srcs/sources_1/imports/new/mips_adder.vhd:13]
	Parameter width bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'adder' (5#1) [Z:/rrutherford20/CS-401-1-CompArch/MP3/New_MP3/mips.srcs/sources_1/imports/new/mips_adder.vhd:13]
	Parameter width bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'sl2' declared at 'Z:/rrutherford20/CS-401-1-CompArch/MP3/New_MP3/mips.srcs/sources_1/imports/new/mips_shift_left_by_2.vhd:7' bound to instance 'immsh' of component 'sl2' [Z:/rrutherford20/CS-401-1-CompArch/MP3/New_MP3/mips.srcs/sources_1/imports/new/mips_datapath.vhd:90]
INFO: [Synth 8-638] synthesizing module 'sl2' [Z:/rrutherford20/CS-401-1-CompArch/MP3/New_MP3/mips.srcs/sources_1/imports/new/mips_shift_left_by_2.vhd:13]
	Parameter width bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'sl2' (6#1) [Z:/rrutherford20/CS-401-1-CompArch/MP3/New_MP3/mips.srcs/sources_1/imports/new/mips_shift_left_by_2.vhd:13]
	Parameter width bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'adder' declared at 'Z:/rrutherford20/CS-401-1-CompArch/MP3/New_MP3/mips.srcs/sources_1/imports/new/mips_adder.vhd:7' bound to instance 'pcadd2' of component 'adder' [Z:/rrutherford20/CS-401-1-CompArch/MP3/New_MP3/mips.srcs/sources_1/imports/new/mips_datapath.vhd:91]
	Parameter width bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'mux2' declared at 'Z:/rrutherford20/CS-401-1-CompArch/MP3/New_MP3/mips.srcs/sources_1/imports/new/mips_multiplexer_2_input.vhd:4' bound to instance 'pcbrmux' of component 'mux2' [Z:/rrutherford20/CS-401-1-CompArch/MP3/New_MP3/mips.srcs/sources_1/imports/new/mips_datapath.vhd:92]
INFO: [Synth 8-638] synthesizing module 'mux2' [Z:/rrutherford20/CS-401-1-CompArch/MP3/New_MP3/mips.srcs/sources_1/imports/new/mips_multiplexer_2_input.vhd:11]
	Parameter width bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'mux2' (7#1) [Z:/rrutherford20/CS-401-1-CompArch/MP3/New_MP3/mips.srcs/sources_1/imports/new/mips_multiplexer_2_input.vhd:11]
	Parameter width bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'mux2' declared at 'Z:/rrutherford20/CS-401-1-CompArch/MP3/New_MP3/mips.srcs/sources_1/imports/new/mips_multiplexer_2_input.vhd:4' bound to instance 'pcmux' of component 'mux2' [Z:/rrutherford20/CS-401-1-CompArch/MP3/New_MP3/mips.srcs/sources_1/imports/new/mips_datapath.vhd:93]
	Parameter width bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'regfile' declared at 'Z:/rrutherford20/CS-401-1-CompArch/MP3/New_MP3/mips.srcs/sources_1/imports/new/mips_register_file.vhd:11' bound to instance 'rf' of component 'regfile' [Z:/rrutherford20/CS-401-1-CompArch/MP3/New_MP3/mips.srcs/sources_1/imports/new/mips_datapath.vhd:96]
INFO: [Synth 8-638] synthesizing module 'regfile' [Z:/rrutherford20/CS-401-1-CompArch/MP3/New_MP3/mips.srcs/sources_1/imports/new/mips_register_file.vhd:21]
	Parameter width bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'regfile' (8#1) [Z:/rrutherford20/CS-401-1-CompArch/MP3/New_MP3/mips.srcs/sources_1/imports/new/mips_register_file.vhd:21]
	Parameter width bound to: 5 - type: integer 
INFO: [Synth 8-3491] module 'mux2' declared at 'Z:/rrutherford20/CS-401-1-CompArch/MP3/New_MP3/mips.srcs/sources_1/imports/new/mips_multiplexer_2_input.vhd:4' bound to instance 'wrmux' of component 'mux2' [Z:/rrutherford20/CS-401-1-CompArch/MP3/New_MP3/mips.srcs/sources_1/imports/new/mips_datapath.vhd:103]
INFO: [Synth 8-638] synthesizing module 'mux2__parameterized2' [Z:/rrutherford20/CS-401-1-CompArch/MP3/New_MP3/mips.srcs/sources_1/imports/new/mips_multiplexer_2_input.vhd:11]
	Parameter width bound to: 5 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'mux2__parameterized2' (8#1) [Z:/rrutherford20/CS-401-1-CompArch/MP3/New_MP3/mips.srcs/sources_1/imports/new/mips_multiplexer_2_input.vhd:11]
	Parameter width bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'mux2' declared at 'Z:/rrutherford20/CS-401-1-CompArch/MP3/New_MP3/mips.srcs/sources_1/imports/new/mips_multiplexer_2_input.vhd:4' bound to instance 'resmux' of component 'mux2' [Z:/rrutherford20/CS-401-1-CompArch/MP3/New_MP3/mips.srcs/sources_1/imports/new/mips_datapath.vhd:107]
	Parameter width bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'signext' declared at 'Z:/rrutherford20/CS-401-1-CompArch/MP3/New_MP3/mips.srcs/sources_1/imports/new/mips_sign_extender.vhd:5' bound to instance 'se' of component 'signext' [Z:/rrutherford20/CS-401-1-CompArch/MP3/New_MP3/mips.srcs/sources_1/imports/new/mips_datapath.vhd:111]
INFO: [Synth 8-638] synthesizing module 'signext' [Z:/rrutherford20/CS-401-1-CompArch/MP3/New_MP3/mips.srcs/sources_1/imports/new/mips_sign_extender.vhd:11]
	Parameter width bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'signext' (9#1) [Z:/rrutherford20/CS-401-1-CompArch/MP3/New_MP3/mips.srcs/sources_1/imports/new/mips_sign_extender.vhd:11]
	Parameter width bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'mux2' declared at 'Z:/rrutherford20/CS-401-1-CompArch/MP3/New_MP3/mips.srcs/sources_1/imports/new/mips_multiplexer_2_input.vhd:4' bound to instance 'srcbmux' of component 'mux2' [Z:/rrutherford20/CS-401-1-CompArch/MP3/New_MP3/mips.srcs/sources_1/imports/new/mips_datapath.vhd:114]
	Parameter width bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'alu' declared at 'Z:/rrutherford20/CS-401-1-CompArch/MP3/New_MP3/mips.srcs/sources_1/imports/new/mips_alu.vhd:8' bound to instance 'mainalu' of component 'alu' [Z:/rrutherford20/CS-401-1-CompArch/MP3/New_MP3/mips.srcs/sources_1/imports/new/mips_datapath.vhd:118]
INFO: [Synth 8-638] synthesizing module 'alu' [Z:/rrutherford20/CS-401-1-CompArch/MP3/New_MP3/mips.srcs/sources_1/imports/new/mips_alu.vhd:16]
	Parameter width bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'alu' (10#1) [Z:/rrutherford20/CS-401-1-CompArch/MP3/New_MP3/mips.srcs/sources_1/imports/new/mips_alu.vhd:16]
INFO: [Synth 8-256] done synthesizing module 'datapath' (11#1) [Z:/rrutherford20/CS-401-1-CompArch/MP3/New_MP3/mips.srcs/sources_1/imports/new/mips_datapath.vhd:20]
INFO: [Synth 8-256] done synthesizing module 'mips' (12#1) [Z:/rrutherford20/CS-401-1-CompArch/MP3/New_MP3/mips.srcs/sources_1/imports/new/mips.vhd:29]
	Parameter width bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'imem' declared at 'Z:/rrutherford20/CS-401-1-CompArch/MP3/New_MP3/mips.srcs/sources_1/imports/new/mips_mem_instructions.vhd:10' bound to instance 'imem1' of component 'imem' [Z:/rrutherford20/CS-401-1-CompArch/MP3/New_MP3/mips.srcs/sources_1/imports/new/mips_top.vhd:72]
INFO: [Synth 8-638] synthesizing module 'imem' [Z:/rrutherford20/CS-401-1-CompArch/MP3/New_MP3/mips.srcs/sources_1/imports/new/mips_mem_instructions.vhd:16]
	Parameter width bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'imem' (13#1) [Z:/rrutherford20/CS-401-1-CompArch/MP3/New_MP3/mips.srcs/sources_1/imports/new/mips_mem_instructions.vhd:16]
INFO: [Synth 8-3491] module 'dmem' declared at 'Z:/rrutherford20/CS-401-1-CompArch/MP3/New_MP3/mips.srcs/sources_1/imports/new/mips_mem_data.vhd:11' bound to instance 'dmem1' of component 'dmem' [Z:/rrutherford20/CS-401-1-CompArch/MP3/New_MP3/mips.srcs/sources_1/imports/new/mips_top.vhd:73]
INFO: [Synth 8-638] synthesizing module 'dmem' [Z:/rrutherford20/CS-401-1-CompArch/MP3/New_MP3/mips.srcs/sources_1/imports/new/mips_mem_data.vhd:22]
INFO: [Synth 8-3491] module 'dual_port_ram' declared at 'Z:/rrutherford20/CS-401-1-CompArch/MP3/New_MP3/.Xil/Vivado-8036-LAB-SCI-214-16/realtime/dual_port_ram_stub.vhdl:5' bound to instance 'MULTI_PORT_REG' of component 'dual_port_ram' [Z:/rrutherford20/CS-401-1-CompArch/MP3/New_MP3/mips.srcs/sources_1/imports/new/mips_mem_data.vhd:43]
INFO: [Synth 8-638] synthesizing module 'dual_port_ram' [Z:/rrutherford20/CS-401-1-CompArch/MP3/New_MP3/.Xil/Vivado-8036-LAB-SCI-214-16/realtime/dual_port_ram_stub.vhdl:23]
INFO: [Synth 8-256] done synthesizing module 'dmem' (14#1) [Z:/rrutherford20/CS-401-1-CompArch/MP3/New_MP3/mips.srcs/sources_1/imports/new/mips_mem_data.vhd:22]
INFO: [Synth 8-256] done synthesizing module 'mips_top' (15#1) [Z:/rrutherford20/CS-401-1-CompArch/MP3/New_MP3/mips.srcs/sources_1/imports/new/mips_top.vhd:29]
INFO: [Synth 8-3491] module 'display_hex' declared at 'Z:/rrutherford20/CS-401-1-CompArch/MP3/New_MP3/mips.srcs/sources_1/imports/new/display_hex.vhd:5' bound to instance 'display' of component 'display_hex' [Z:/rrutherford20/CS-401-1-CompArch/MP3/New_MP3/mips.srcs/sources_1/imports/new/computer_top.vhd:67]
INFO: [Synth 8-638] synthesizing module 'display_hex' [Z:/rrutherford20/CS-401-1-CompArch/MP3/New_MP3/mips.srcs/sources_1/imports/new/display_hex.vhd:17]
WARNING: [Synth 8-614] signal 'x' is read in the process but is not in the sensitivity list [Z:/rrutherford20/CS-401-1-CompArch/MP3/New_MP3/mips.srcs/sources_1/imports/new/display_hex.vhd:35]
INFO: [Synth 8-256] done synthesizing module 'display_hex' (16#1) [Z:/rrutherford20/CS-401-1-CompArch/MP3/New_MP3/mips.srcs/sources_1/imports/new/display_hex.vhd:17]
INFO: [Synth 8-256] done synthesizing module 'computer_top' (17#1) [Z:/rrutherford20/CS-401-1-CompArch/MP3/New_MP3/mips.srcs/sources_1/imports/new/computer_top.vhd:24]
WARNING: [Synth 8-3331] design sl2 has unconnected port a[31]
WARNING: [Synth 8-3331] design sl2 has unconnected port a[30]
WARNING: [Synth 8-3331] design datapath has unconnected port instr[31]
WARNING: [Synth 8-3331] design datapath has unconnected port instr[30]
WARNING: [Synth 8-3331] design datapath has unconnected port instr[29]
WARNING: [Synth 8-3331] design datapath has unconnected port instr[28]
WARNING: [Synth 8-3331] design datapath has unconnected port instr[27]
WARNING: [Synth 8-3331] design datapath has unconnected port instr[26]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 1040.742 ; gain = 137.379
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 1040.742 ; gain = 137.379
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 1040.742 ; gain = 137.379
---------------------------------------------------------------------------------
INFO: [Project 1-454] Reading design checkpoint 'z:/rrutherford20/CS-401-1-CompArch/MP3/New_MP3/mips.srcs/sources_1/ip/dual_port_ram/dual_port_ram.dcp' for cell 'mips1/dmem1/MULTI_PORT_REG'
INFO: [Netlist 29-17] Analyzing 4 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.2.1
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-141] Inserted 1 OBUFs to IO ports without IO buffers.

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [Z:/rrutherford20/CS-401-1-CompArch/MP3/New_MP3/mips.srcs/constrs_1/imports/Desktop/Nexys4DDR_Master.xdc]
Finished Parsing XDC File [Z:/rrutherford20/CS-401-1-CompArch/MP3/New_MP3/mips.srcs/constrs_1/imports/Desktop/Nexys4DDR_Master.xdc]
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:00:20 ; elapsed = 00:00:27 . Memory (MB): peak = 1411.855 ; gain = 508.492
68 Infos, 9 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:20 ; elapsed = 00:00:28 . Memory (MB): peak = 1411.855 ; gain = 508.492
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Mon Apr 22 12:11:41 2019] Launched synth_1...
Run output will be captured here: Z:/rrutherford20/CS-401-1-CompArch/MP3/New_MP3/mips.runs/synth_1/runme.log
[Mon Apr 22 12:11:41 2019] Launched impl_1...
Run output will be captured here: Z:/rrutherford20/CS-401-1-CompArch/MP3/New_MP3/mips.runs/impl_1/runme.log
open_run impl_1
INFO: [Netlist 29-17] Analyzing 37 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.2.1
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.093 . Memory (MB): peak = 2012.875 ; gain = 0.000
Restored from archive | CPU: 0.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.095 . Memory (MB): peak = 2012.875 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 12 instances were transformed.
  RAM32M => RAM32M (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 12 instances

open_run: Time (s): cpu = 00:00:18 ; elapsed = 00:00:17 . Memory (MB): peak = 2077.891 ; gain = 640.723
WARNING: [Timing 38-313] There are no user specified timing constraints. Timing constraints are needed for proper timing analysis.
open_hw
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2018.2.1
  **** Build date : Jul 26 2018-19:38:10
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.


open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210292A4BEA4A
set_property PROGRAM.FILE {Z:/rrutherford20/CS-401-1-CompArch/MP3/New_MP3/mips.runs/impl_1/computer_top.bit} [get_hw_devices xc7a100t_0]
current_hw_device [get_hw_devices xc7a100t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {Z:/rrutherford20/CS-401-1-CompArch/MP3/New_MP3/mips.runs/impl_1/computer_top.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210292A4BEA4A
current_design rtl_1
refresh_design
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2823.672 ; gain = 42.965
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'computer_top' [Z:/rrutherford20/CS-401-1-CompArch/MP3/New_MP3/mips.srcs/sources_1/imports/new/computer_top.vhd:24]
INFO: [Synth 8-3491] module 'mips_top' declared at 'Z:/rrutherford20/CS-401-1-CompArch/MP3/New_MP3/mips.srcs/sources_1/imports/new/mips_top.vhd:17' bound to instance 'mips1' of component 'mips_top' [Z:/rrutherford20/CS-401-1-CompArch/MP3/New_MP3/mips.srcs/sources_1/imports/new/computer_top.vhd:65]
INFO: [Synth 8-638] synthesizing module 'mips_top' [Z:/rrutherford20/CS-401-1-CompArch/MP3/New_MP3/mips.srcs/sources_1/imports/new/mips_top.vhd:29]
	Parameter width bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'mips' declared at 'Z:/rrutherford20/CS-401-1-CompArch/MP3/New_MP3/mips.srcs/sources_1/imports/new/mips.vhd:14' bound to instance 'mips1' of component 'mips' [Z:/rrutherford20/CS-401-1-CompArch/MP3/New_MP3/mips.srcs/sources_1/imports/new/mips_top.vhd:69]
INFO: [Synth 8-638] synthesizing module 'mips' [Z:/rrutherford20/CS-401-1-CompArch/MP3/New_MP3/mips.srcs/sources_1/imports/new/mips.vhd:29]
	Parameter width bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'controller' declared at 'Z:/rrutherford20/CS-401-1-CompArch/MP3/New_MP3/mips.srcs/sources_1/imports/new/mips_controller.vhd:5' bound to instance 'cont' of component 'controller' [Z:/rrutherford20/CS-401-1-CompArch/MP3/New_MP3/mips.srcs/sources_1/imports/new/mips.vhd:59]
INFO: [Synth 8-638] synthesizing module 'controller' [Z:/rrutherford20/CS-401-1-CompArch/MP3/New_MP3/mips.srcs/sources_1/imports/new/mips_controller.vhd:15]
INFO: [Synth 8-3491] module 'maindec' declared at 'Z:/rrutherford20/CS-401-1-CompArch/MP3/New_MP3/mips.srcs/sources_1/imports/new/mips_decoder_main.vhd:5' bound to instance 'md' of component 'maindec' [Z:/rrutherford20/CS-401-1-CompArch/MP3/New_MP3/mips.srcs/sources_1/imports/new/mips_controller.vhd:32]
INFO: [Synth 8-638] synthesizing module 'maindec' [Z:/rrutherford20/CS-401-1-CompArch/MP3/New_MP3/mips.srcs/sources_1/imports/new/mips_decoder_main.vhd:14]
INFO: [Synth 8-256] done synthesizing module 'maindec' (1#1) [Z:/rrutherford20/CS-401-1-CompArch/MP3/New_MP3/mips.srcs/sources_1/imports/new/mips_decoder_main.vhd:14]
INFO: [Synth 8-3491] module 'aludec' declared at 'Z:/rrutherford20/CS-401-1-CompArch/MP3/New_MP3/mips.srcs/sources_1/imports/new/mips_decoder_alu.vhd:4' bound to instance 'ad' of component 'aludec' [Z:/rrutherford20/CS-401-1-CompArch/MP3/New_MP3/mips.srcs/sources_1/imports/new/mips_controller.vhd:34]
INFO: [Synth 8-638] synthesizing module 'aludec' [Z:/rrutherford20/CS-401-1-CompArch/MP3/New_MP3/mips.srcs/sources_1/imports/new/mips_decoder_alu.vhd:10]
INFO: [Synth 8-256] done synthesizing module 'aludec' (2#1) [Z:/rrutherford20/CS-401-1-CompArch/MP3/New_MP3/mips.srcs/sources_1/imports/new/mips_decoder_alu.vhd:10]
WARNING: [Synth 8-3848] Net regdst in module/entity controller does not have driver. [Z:/rrutherford20/CS-401-1-CompArch/MP3/New_MP3/mips.srcs/sources_1/imports/new/mips_controller.vhd:10]
INFO: [Synth 8-256] done synthesizing module 'controller' (3#1) [Z:/rrutherford20/CS-401-1-CompArch/MP3/New_MP3/mips.srcs/sources_1/imports/new/mips_controller.vhd:15]
	Parameter width bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'datapath' declared at 'Z:/rrutherford20/CS-401-1-CompArch/MP3/New_MP3/mips.srcs/sources_1/imports/new/mips_datapath.vhd:6' bound to instance 'dp' of component 'datapath' [Z:/rrutherford20/CS-401-1-CompArch/MP3/New_MP3/mips.srcs/sources_1/imports/new/mips.vhd:65]
ERROR: [Synth 8-3493] module 'datapath' declared at 'Z:/rrutherford20/CS-401-1-CompArch/MP3/New_MP3/mips.srcs/sources_1/imports/new/mips_datapath.vhd:6' does not have matching formal port for component port 'regdst' [Z:/rrutherford20/CS-401-1-CompArch/MP3/New_MP3/mips.srcs/sources_1/imports/new/mips.vhd:65]
ERROR: [Synth 8-285] failed synthesizing module 'mips' [Z:/rrutherford20/CS-401-1-CompArch/MP3/New_MP3/mips.srcs/sources_1/imports/new/mips.vhd:29]
ERROR: [Synth 8-285] failed synthesizing module 'mips_top' [Z:/rrutherford20/CS-401-1-CompArch/MP3/New_MP3/mips.srcs/sources_1/imports/new/mips_top.vhd:29]
ERROR: [Synth 8-285] failed synthesizing module 'computer_top' [Z:/rrutherford20/CS-401-1-CompArch/MP3/New_MP3/mips.srcs/sources_1/imports/new/computer_top.vhd:24]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2860.836 ; gain = 80.129
---------------------------------------------------------------------------------
RTL Elaboration failed
ERROR: [Common 17-39] 'refresh_design' failed due to earlier errors.
synth_design -rtl -name rtl_2
Command: synth_design -rtl -name rtl_2
Starting synth_design
Using part: xc7a100tcsg324-1
Top: computer_top
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2865.816 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'computer_top' [Z:/rrutherford20/CS-401-1-CompArch/MP3/New_MP3/mips.srcs/sources_1/imports/new/computer_top.vhd:24]
INFO: [Synth 8-3491] module 'mips_top' declared at 'Z:/rrutherford20/CS-401-1-CompArch/MP3/New_MP3/mips.srcs/sources_1/imports/new/mips_top.vhd:17' bound to instance 'mips1' of component 'mips_top' [Z:/rrutherford20/CS-401-1-CompArch/MP3/New_MP3/mips.srcs/sources_1/imports/new/computer_top.vhd:65]
INFO: [Synth 8-638] synthesizing module 'mips_top' [Z:/rrutherford20/CS-401-1-CompArch/MP3/New_MP3/mips.srcs/sources_1/imports/new/mips_top.vhd:29]
	Parameter width bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'mips' declared at 'Z:/rrutherford20/CS-401-1-CompArch/MP3/New_MP3/mips.srcs/sources_1/imports/new/mips.vhd:14' bound to instance 'mips1' of component 'mips' [Z:/rrutherford20/CS-401-1-CompArch/MP3/New_MP3/mips.srcs/sources_1/imports/new/mips_top.vhd:69]
INFO: [Synth 8-638] synthesizing module 'mips' [Z:/rrutherford20/CS-401-1-CompArch/MP3/New_MP3/mips.srcs/sources_1/imports/new/mips.vhd:29]
	Parameter width bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'controller' declared at 'Z:/rrutherford20/CS-401-1-CompArch/MP3/New_MP3/mips.srcs/sources_1/imports/new/mips_controller.vhd:5' bound to instance 'cont' of component 'controller' [Z:/rrutherford20/CS-401-1-CompArch/MP3/New_MP3/mips.srcs/sources_1/imports/new/mips.vhd:59]
INFO: [Synth 8-638] synthesizing module 'controller' [Z:/rrutherford20/CS-401-1-CompArch/MP3/New_MP3/mips.srcs/sources_1/imports/new/mips_controller.vhd:15]
INFO: [Synth 8-3491] module 'maindec' declared at 'Z:/rrutherford20/CS-401-1-CompArch/MP3/New_MP3/mips.srcs/sources_1/imports/new/mips_decoder_main.vhd:5' bound to instance 'md' of component 'maindec' [Z:/rrutherford20/CS-401-1-CompArch/MP3/New_MP3/mips.srcs/sources_1/imports/new/mips_controller.vhd:32]
INFO: [Synth 8-638] synthesizing module 'maindec' [Z:/rrutherford20/CS-401-1-CompArch/MP3/New_MP3/mips.srcs/sources_1/imports/new/mips_decoder_main.vhd:14]
INFO: [Synth 8-256] done synthesizing module 'maindec' (1#1) [Z:/rrutherford20/CS-401-1-CompArch/MP3/New_MP3/mips.srcs/sources_1/imports/new/mips_decoder_main.vhd:14]
INFO: [Synth 8-3491] module 'aludec' declared at 'Z:/rrutherford20/CS-401-1-CompArch/MP3/New_MP3/mips.srcs/sources_1/imports/new/mips_decoder_alu.vhd:4' bound to instance 'ad' of component 'aludec' [Z:/rrutherford20/CS-401-1-CompArch/MP3/New_MP3/mips.srcs/sources_1/imports/new/mips_controller.vhd:34]
INFO: [Synth 8-638] synthesizing module 'aludec' [Z:/rrutherford20/CS-401-1-CompArch/MP3/New_MP3/mips.srcs/sources_1/imports/new/mips_decoder_alu.vhd:10]
INFO: [Synth 8-256] done synthesizing module 'aludec' (2#1) [Z:/rrutherford20/CS-401-1-CompArch/MP3/New_MP3/mips.srcs/sources_1/imports/new/mips_decoder_alu.vhd:10]
WARNING: [Synth 8-3848] Net regdst in module/entity controller does not have driver. [Z:/rrutherford20/CS-401-1-CompArch/MP3/New_MP3/mips.srcs/sources_1/imports/new/mips_controller.vhd:10]
INFO: [Synth 8-256] done synthesizing module 'controller' (3#1) [Z:/rrutherford20/CS-401-1-CompArch/MP3/New_MP3/mips.srcs/sources_1/imports/new/mips_controller.vhd:15]
	Parameter width bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'datapath' declared at 'Z:/rrutherford20/CS-401-1-CompArch/MP3/New_MP3/mips.srcs/sources_1/imports/new/mips_datapath.vhd:6' bound to instance 'dp' of component 'datapath' [Z:/rrutherford20/CS-401-1-CompArch/MP3/New_MP3/mips.srcs/sources_1/imports/new/mips.vhd:65]
ERROR: [Synth 8-3493] module 'datapath' declared at 'Z:/rrutherford20/CS-401-1-CompArch/MP3/New_MP3/mips.srcs/sources_1/imports/new/mips_datapath.vhd:6' does not have matching formal port for component port 'regdst' [Z:/rrutherford20/CS-401-1-CompArch/MP3/New_MP3/mips.srcs/sources_1/imports/new/mips.vhd:65]
ERROR: [Synth 8-285] failed synthesizing module 'mips' [Z:/rrutherford20/CS-401-1-CompArch/MP3/New_MP3/mips.srcs/sources_1/imports/new/mips.vhd:29]
ERROR: [Synth 8-285] failed synthesizing module 'mips_top' [Z:/rrutherford20/CS-401-1-CompArch/MP3/New_MP3/mips.srcs/sources_1/imports/new/mips_top.vhd:29]
ERROR: [Synth 8-285] failed synthesizing module 'computer_top' [Z:/rrutherford20/CS-401-1-CompArch/MP3/New_MP3/mips.srcs/sources_1/imports/new/computer_top.vhd:24]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2865.816 ; gain = 0.000
---------------------------------------------------------------------------------
RTL Elaboration failed
15 Infos, 1 Warnings, 0 Critical Warnings and 5 Errors encountered.
synth_design failed
ERROR: [Vivado_Tcl 4-5] Elaboration failed - please see the console for details
synth_design -rtl -name rtl_2
Command: synth_design -rtl -name rtl_2
Starting synth_design
Using part: xc7a100tcsg324-1
Top: computer_top
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2866.414 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'computer_top' [Z:/rrutherford20/CS-401-1-CompArch/MP3/New_MP3/mips.srcs/sources_1/imports/new/computer_top.vhd:24]
INFO: [Synth 8-3491] module 'mips_top' declared at 'Z:/rrutherford20/CS-401-1-CompArch/MP3/New_MP3/mips.srcs/sources_1/imports/new/mips_top.vhd:17' bound to instance 'mips1' of component 'mips_top' [Z:/rrutherford20/CS-401-1-CompArch/MP3/New_MP3/mips.srcs/sources_1/imports/new/computer_top.vhd:65]
INFO: [Synth 8-638] synthesizing module 'mips_top' [Z:/rrutherford20/CS-401-1-CompArch/MP3/New_MP3/mips.srcs/sources_1/imports/new/mips_top.vhd:29]
	Parameter width bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'mips' declared at 'Z:/rrutherford20/CS-401-1-CompArch/MP3/New_MP3/mips.srcs/sources_1/imports/new/mips.vhd:14' bound to instance 'mips1' of component 'mips' [Z:/rrutherford20/CS-401-1-CompArch/MP3/New_MP3/mips.srcs/sources_1/imports/new/mips_top.vhd:69]
INFO: [Synth 8-638] synthesizing module 'mips' [Z:/rrutherford20/CS-401-1-CompArch/MP3/New_MP3/mips.srcs/sources_1/imports/new/mips.vhd:29]
	Parameter width bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'controller' declared at 'Z:/rrutherford20/CS-401-1-CompArch/MP3/New_MP3/mips.srcs/sources_1/imports/new/mips_controller.vhd:5' bound to instance 'cont' of component 'controller' [Z:/rrutherford20/CS-401-1-CompArch/MP3/New_MP3/mips.srcs/sources_1/imports/new/mips.vhd:59]
INFO: [Synth 8-638] synthesizing module 'controller' [Z:/rrutherford20/CS-401-1-CompArch/MP3/New_MP3/mips.srcs/sources_1/imports/new/mips_controller.vhd:15]
INFO: [Synth 8-3491] module 'maindec' declared at 'Z:/rrutherford20/CS-401-1-CompArch/MP3/New_MP3/mips.srcs/sources_1/imports/new/mips_decoder_main.vhd:5' bound to instance 'md' of component 'maindec' [Z:/rrutherford20/CS-401-1-CompArch/MP3/New_MP3/mips.srcs/sources_1/imports/new/mips_controller.vhd:32]
INFO: [Synth 8-638] synthesizing module 'maindec' [Z:/rrutherford20/CS-401-1-CompArch/MP3/New_MP3/mips.srcs/sources_1/imports/new/mips_decoder_main.vhd:14]
INFO: [Synth 8-256] done synthesizing module 'maindec' (1#1) [Z:/rrutherford20/CS-401-1-CompArch/MP3/New_MP3/mips.srcs/sources_1/imports/new/mips_decoder_main.vhd:14]
INFO: [Synth 8-3491] module 'aludec' declared at 'Z:/rrutherford20/CS-401-1-CompArch/MP3/New_MP3/mips.srcs/sources_1/imports/new/mips_decoder_alu.vhd:4' bound to instance 'ad' of component 'aludec' [Z:/rrutherford20/CS-401-1-CompArch/MP3/New_MP3/mips.srcs/sources_1/imports/new/mips_controller.vhd:34]
INFO: [Synth 8-638] synthesizing module 'aludec' [Z:/rrutherford20/CS-401-1-CompArch/MP3/New_MP3/mips.srcs/sources_1/imports/new/mips_decoder_alu.vhd:10]
INFO: [Synth 8-256] done synthesizing module 'aludec' (2#1) [Z:/rrutherford20/CS-401-1-CompArch/MP3/New_MP3/mips.srcs/sources_1/imports/new/mips_decoder_alu.vhd:10]
WARNING: [Synth 8-3848] Net regdst in module/entity controller does not have driver. [Z:/rrutherford20/CS-401-1-CompArch/MP3/New_MP3/mips.srcs/sources_1/imports/new/mips_controller.vhd:10]
INFO: [Synth 8-256] done synthesizing module 'controller' (3#1) [Z:/rrutherford20/CS-401-1-CompArch/MP3/New_MP3/mips.srcs/sources_1/imports/new/mips_controller.vhd:15]
	Parameter width bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'datapath' declared at 'Z:/rrutherford20/CS-401-1-CompArch/MP3/New_MP3/mips.srcs/sources_1/imports/new/mips_datapath.vhd:6' bound to instance 'dp' of component 'datapath' [Z:/rrutherford20/CS-401-1-CompArch/MP3/New_MP3/mips.srcs/sources_1/imports/new/mips.vhd:65]
ERROR: [Synth 8-3493] module 'datapath' declared at 'Z:/rrutherford20/CS-401-1-CompArch/MP3/New_MP3/mips.srcs/sources_1/imports/new/mips_datapath.vhd:6' does not have matching formal port for component port 'regdst' [Z:/rrutherford20/CS-401-1-CompArch/MP3/New_MP3/mips.srcs/sources_1/imports/new/mips.vhd:65]
ERROR: [Synth 8-285] failed synthesizing module 'mips' [Z:/rrutherford20/CS-401-1-CompArch/MP3/New_MP3/mips.srcs/sources_1/imports/new/mips.vhd:29]
ERROR: [Synth 8-285] failed synthesizing module 'mips_top' [Z:/rrutherford20/CS-401-1-CompArch/MP3/New_MP3/mips.srcs/sources_1/imports/new/mips_top.vhd:29]
ERROR: [Synth 8-285] failed synthesizing module 'computer_top' [Z:/rrutherford20/CS-401-1-CompArch/MP3/New_MP3/mips.srcs/sources_1/imports/new/computer_top.vhd:24]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2866.414 ; gain = 0.000
---------------------------------------------------------------------------------
RTL Elaboration failed
15 Infos, 1 Warnings, 0 Critical Warnings and 5 Errors encountered.
synth_design failed
ERROR: [Vivado_Tcl 4-5] Elaboration failed - please see the console for details
synth_design -rtl -name rtl_2
Command: synth_design -rtl -name rtl_2
Starting synth_design
Using part: xc7a100tcsg324-1
Top: computer_top
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2868.715 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'computer_top' [Z:/rrutherford20/CS-401-1-CompArch/MP3/New_MP3/mips.srcs/sources_1/imports/new/computer_top.vhd:24]
INFO: [Synth 8-3491] module 'mips_top' declared at 'Z:/rrutherford20/CS-401-1-CompArch/MP3/New_MP3/mips.srcs/sources_1/imports/new/mips_top.vhd:17' bound to instance 'mips1' of component 'mips_top' [Z:/rrutherford20/CS-401-1-CompArch/MP3/New_MP3/mips.srcs/sources_1/imports/new/computer_top.vhd:65]
INFO: [Synth 8-638] synthesizing module 'mips_top' [Z:/rrutherford20/CS-401-1-CompArch/MP3/New_MP3/mips.srcs/sources_1/imports/new/mips_top.vhd:29]
	Parameter width bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'mips' declared at 'Z:/rrutherford20/CS-401-1-CompArch/MP3/New_MP3/mips.srcs/sources_1/imports/new/mips.vhd:14' bound to instance 'mips1' of component 'mips' [Z:/rrutherford20/CS-401-1-CompArch/MP3/New_MP3/mips.srcs/sources_1/imports/new/mips_top.vhd:69]
INFO: [Synth 8-638] synthesizing module 'mips' [Z:/rrutherford20/CS-401-1-CompArch/MP3/New_MP3/mips.srcs/sources_1/imports/new/mips.vhd:29]
	Parameter width bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'controller' declared at 'Z:/rrutherford20/CS-401-1-CompArch/MP3/New_MP3/mips.srcs/sources_1/imports/new/mips_controller.vhd:5' bound to instance 'cont' of component 'controller' [Z:/rrutherford20/CS-401-1-CompArch/MP3/New_MP3/mips.srcs/sources_1/imports/new/mips.vhd:59]
INFO: [Synth 8-638] synthesizing module 'controller' [Z:/rrutherford20/CS-401-1-CompArch/MP3/New_MP3/mips.srcs/sources_1/imports/new/mips_controller.vhd:15]
INFO: [Synth 8-3491] module 'maindec' declared at 'Z:/rrutherford20/CS-401-1-CompArch/MP3/New_MP3/mips.srcs/sources_1/imports/new/mips_decoder_main.vhd:5' bound to instance 'md' of component 'maindec' [Z:/rrutherford20/CS-401-1-CompArch/MP3/New_MP3/mips.srcs/sources_1/imports/new/mips_controller.vhd:32]
INFO: [Synth 8-638] synthesizing module 'maindec' [Z:/rrutherford20/CS-401-1-CompArch/MP3/New_MP3/mips.srcs/sources_1/imports/new/mips_decoder_main.vhd:14]
INFO: [Synth 8-256] done synthesizing module 'maindec' (1#1) [Z:/rrutherford20/CS-401-1-CompArch/MP3/New_MP3/mips.srcs/sources_1/imports/new/mips_decoder_main.vhd:14]
INFO: [Synth 8-3491] module 'aludec' declared at 'Z:/rrutherford20/CS-401-1-CompArch/MP3/New_MP3/mips.srcs/sources_1/imports/new/mips_decoder_alu.vhd:4' bound to instance 'ad' of component 'aludec' [Z:/rrutherford20/CS-401-1-CompArch/MP3/New_MP3/mips.srcs/sources_1/imports/new/mips_controller.vhd:34]
INFO: [Synth 8-638] synthesizing module 'aludec' [Z:/rrutherford20/CS-401-1-CompArch/MP3/New_MP3/mips.srcs/sources_1/imports/new/mips_decoder_alu.vhd:10]
INFO: [Synth 8-256] done synthesizing module 'aludec' (2#1) [Z:/rrutherford20/CS-401-1-CompArch/MP3/New_MP3/mips.srcs/sources_1/imports/new/mips_decoder_alu.vhd:10]
WARNING: [Synth 8-3848] Net regdst in module/entity controller does not have driver. [Z:/rrutherford20/CS-401-1-CompArch/MP3/New_MP3/mips.srcs/sources_1/imports/new/mips_controller.vhd:10]
INFO: [Synth 8-256] done synthesizing module 'controller' (3#1) [Z:/rrutherford20/CS-401-1-CompArch/MP3/New_MP3/mips.srcs/sources_1/imports/new/mips_controller.vhd:15]
	Parameter width bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'datapath' declared at 'Z:/rrutherford20/CS-401-1-CompArch/MP3/New_MP3/mips.srcs/sources_1/imports/new/mips_datapath.vhd:6' bound to instance 'dp' of component 'datapath' [Z:/rrutherford20/CS-401-1-CompArch/MP3/New_MP3/mips.srcs/sources_1/imports/new/mips.vhd:65]
INFO: [Synth 8-638] synthesizing module 'datapath' [Z:/rrutherford20/CS-401-1-CompArch/MP3/New_MP3/mips.srcs/sources_1/imports/new/mips_datapath.vhd:20]
	Parameter width bound to: 32 - type: integer 
	Parameter width bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'flopr' declared at 'Z:/rrutherford20/CS-401-1-CompArch/MP3/New_MP3/mips.srcs/sources_1/imports/new/mips_flip_flop_register.vhd:5' bound to instance 'pcreg' of component 'flopr' [Z:/rrutherford20/CS-401-1-CompArch/MP3/New_MP3/mips.srcs/sources_1/imports/new/mips_datapath.vhd:88]
INFO: [Synth 8-638] synthesizing module 'flopr' [Z:/rrutherford20/CS-401-1-CompArch/MP3/New_MP3/mips.srcs/sources_1/imports/new/mips_flip_flop_register.vhd:12]
	Parameter width bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'flopr' (4#1) [Z:/rrutherford20/CS-401-1-CompArch/MP3/New_MP3/mips.srcs/sources_1/imports/new/mips_flip_flop_register.vhd:12]
	Parameter width bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'adder' declared at 'Z:/rrutherford20/CS-401-1-CompArch/MP3/New_MP3/mips.srcs/sources_1/imports/new/mips_adder.vhd:7' bound to instance 'pcadd1' of component 'adder' [Z:/rrutherford20/CS-401-1-CompArch/MP3/New_MP3/mips.srcs/sources_1/imports/new/mips_datapath.vhd:89]
INFO: [Synth 8-638] synthesizing module 'adder' [Z:/rrutherford20/CS-401-1-CompArch/MP3/New_MP3/mips.srcs/sources_1/imports/new/mips_adder.vhd:13]
	Parameter width bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'adder' (5#1) [Z:/rrutherford20/CS-401-1-CompArch/MP3/New_MP3/mips.srcs/sources_1/imports/new/mips_adder.vhd:13]
	Parameter width bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'sl2' declared at 'Z:/rrutherford20/CS-401-1-CompArch/MP3/New_MP3/mips.srcs/sources_1/imports/new/mips_shift_left_by_2.vhd:7' bound to instance 'immsh' of component 'sl2' [Z:/rrutherford20/CS-401-1-CompArch/MP3/New_MP3/mips.srcs/sources_1/imports/new/mips_datapath.vhd:90]
INFO: [Synth 8-638] synthesizing module 'sl2' [Z:/rrutherford20/CS-401-1-CompArch/MP3/New_MP3/mips.srcs/sources_1/imports/new/mips_shift_left_by_2.vhd:13]
	Parameter width bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'sl2' (6#1) [Z:/rrutherford20/CS-401-1-CompArch/MP3/New_MP3/mips.srcs/sources_1/imports/new/mips_shift_left_by_2.vhd:13]
	Parameter width bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'adder' declared at 'Z:/rrutherford20/CS-401-1-CompArch/MP3/New_MP3/mips.srcs/sources_1/imports/new/mips_adder.vhd:7' bound to instance 'pcadd2' of component 'adder' [Z:/rrutherford20/CS-401-1-CompArch/MP3/New_MP3/mips.srcs/sources_1/imports/new/mips_datapath.vhd:91]
	Parameter width bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'mux2' declared at 'Z:/rrutherford20/CS-401-1-CompArch/MP3/New_MP3/mips.srcs/sources_1/imports/new/mips_multiplexer_2_input.vhd:4' bound to instance 'pcbrmux' of component 'mux2' [Z:/rrutherford20/CS-401-1-CompArch/MP3/New_MP3/mips.srcs/sources_1/imports/new/mips_datapath.vhd:92]
INFO: [Synth 8-638] synthesizing module 'mux2' [Z:/rrutherford20/CS-401-1-CompArch/MP3/New_MP3/mips.srcs/sources_1/imports/new/mips_multiplexer_2_input.vhd:11]
	Parameter width bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'mux2' (7#1) [Z:/rrutherford20/CS-401-1-CompArch/MP3/New_MP3/mips.srcs/sources_1/imports/new/mips_multiplexer_2_input.vhd:11]
	Parameter width bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'mux2' declared at 'Z:/rrutherford20/CS-401-1-CompArch/MP3/New_MP3/mips.srcs/sources_1/imports/new/mips_multiplexer_2_input.vhd:4' bound to instance 'pcmux' of component 'mux2' [Z:/rrutherford20/CS-401-1-CompArch/MP3/New_MP3/mips.srcs/sources_1/imports/new/mips_datapath.vhd:93]
	Parameter width bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'regfile' declared at 'Z:/rrutherford20/CS-401-1-CompArch/MP3/New_MP3/mips.srcs/sources_1/imports/new/mips_register_file.vhd:11' bound to instance 'rf' of component 'regfile' [Z:/rrutherford20/CS-401-1-CompArch/MP3/New_MP3/mips.srcs/sources_1/imports/new/mips_datapath.vhd:96]
INFO: [Synth 8-638] synthesizing module 'regfile' [Z:/rrutherford20/CS-401-1-CompArch/MP3/New_MP3/mips.srcs/sources_1/imports/new/mips_register_file.vhd:21]
	Parameter width bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'regfile' (8#1) [Z:/rrutherford20/CS-401-1-CompArch/MP3/New_MP3/mips.srcs/sources_1/imports/new/mips_register_file.vhd:21]
	Parameter width bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'mux2' declared at 'Z:/rrutherford20/CS-401-1-CompArch/MP3/New_MP3/mips.srcs/sources_1/imports/new/mips_multiplexer_2_input.vhd:4' bound to instance 'resmux' of component 'mux2' [Z:/rrutherford20/CS-401-1-CompArch/MP3/New_MP3/mips.srcs/sources_1/imports/new/mips_datapath.vhd:103]
	Parameter width bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'signext' declared at 'Z:/rrutherford20/CS-401-1-CompArch/MP3/New_MP3/mips.srcs/sources_1/imports/new/mips_sign_extender.vhd:5' bound to instance 'se' of component 'signext' [Z:/rrutherford20/CS-401-1-CompArch/MP3/New_MP3/mips.srcs/sources_1/imports/new/mips_datapath.vhd:107]
INFO: [Synth 8-638] synthesizing module 'signext' [Z:/rrutherford20/CS-401-1-CompArch/MP3/New_MP3/mips.srcs/sources_1/imports/new/mips_sign_extender.vhd:11]
	Parameter width bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'signext' (9#1) [Z:/rrutherford20/CS-401-1-CompArch/MP3/New_MP3/mips.srcs/sources_1/imports/new/mips_sign_extender.vhd:11]
	Parameter width bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'mux2' declared at 'Z:/rrutherford20/CS-401-1-CompArch/MP3/New_MP3/mips.srcs/sources_1/imports/new/mips_multiplexer_2_input.vhd:4' bound to instance 'srcbmux' of component 'mux2' [Z:/rrutherford20/CS-401-1-CompArch/MP3/New_MP3/mips.srcs/sources_1/imports/new/mips_datapath.vhd:110]
	Parameter width bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'alu' declared at 'Z:/rrutherford20/CS-401-1-CompArch/MP3/New_MP3/mips.srcs/sources_1/imports/new/mips_alu.vhd:8' bound to instance 'mainalu' of component 'alu' [Z:/rrutherford20/CS-401-1-CompArch/MP3/New_MP3/mips.srcs/sources_1/imports/new/mips_datapath.vhd:114]
INFO: [Synth 8-638] synthesizing module 'alu' [Z:/rrutherford20/CS-401-1-CompArch/MP3/New_MP3/mips.srcs/sources_1/imports/new/mips_alu.vhd:16]
	Parameter width bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'alu' (10#1) [Z:/rrutherford20/CS-401-1-CompArch/MP3/New_MP3/mips.srcs/sources_1/imports/new/mips_alu.vhd:16]
INFO: [Synth 8-256] done synthesizing module 'datapath' (11#1) [Z:/rrutherford20/CS-401-1-CompArch/MP3/New_MP3/mips.srcs/sources_1/imports/new/mips_datapath.vhd:20]
INFO: [Synth 8-256] done synthesizing module 'mips' (12#1) [Z:/rrutherford20/CS-401-1-CompArch/MP3/New_MP3/mips.srcs/sources_1/imports/new/mips.vhd:29]
	Parameter width bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'imem' declared at 'Z:/rrutherford20/CS-401-1-CompArch/MP3/New_MP3/mips.srcs/sources_1/imports/new/mips_mem_instructions.vhd:10' bound to instance 'imem1' of component 'imem' [Z:/rrutherford20/CS-401-1-CompArch/MP3/New_MP3/mips.srcs/sources_1/imports/new/mips_top.vhd:72]
INFO: [Synth 8-638] synthesizing module 'imem' [Z:/rrutherford20/CS-401-1-CompArch/MP3/New_MP3/mips.srcs/sources_1/imports/new/mips_mem_instructions.vhd:16]
	Parameter width bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'imem' (13#1) [Z:/rrutherford20/CS-401-1-CompArch/MP3/New_MP3/mips.srcs/sources_1/imports/new/mips_mem_instructions.vhd:16]
INFO: [Synth 8-3491] module 'dmem' declared at 'Z:/rrutherford20/CS-401-1-CompArch/MP3/New_MP3/mips.srcs/sources_1/imports/new/mips_mem_data.vhd:11' bound to instance 'dmem1' of component 'dmem' [Z:/rrutherford20/CS-401-1-CompArch/MP3/New_MP3/mips.srcs/sources_1/imports/new/mips_top.vhd:73]
INFO: [Synth 8-638] synthesizing module 'dmem' [Z:/rrutherford20/CS-401-1-CompArch/MP3/New_MP3/mips.srcs/sources_1/imports/new/mips_mem_data.vhd:22]
INFO: [Synth 8-3491] module 'dual_port_ram' declared at 'Z:/rrutherford20/CS-401-1-CompArch/MP3/New_MP3/.Xil/Vivado-8036-LAB-SCI-214-16/realtime/dual_port_ram_stub.vhdl:5' bound to instance 'MULTI_PORT_REG' of component 'dual_port_ram' [Z:/rrutherford20/CS-401-1-CompArch/MP3/New_MP3/mips.srcs/sources_1/imports/new/mips_mem_data.vhd:43]
INFO: [Synth 8-638] synthesizing module 'dual_port_ram' [Z:/rrutherford20/CS-401-1-CompArch/MP3/New_MP3/.Xil/Vivado-8036-LAB-SCI-214-16/realtime/dual_port_ram_stub.vhdl:23]
INFO: [Synth 8-256] done synthesizing module 'dmem' (14#1) [Z:/rrutherford20/CS-401-1-CompArch/MP3/New_MP3/mips.srcs/sources_1/imports/new/mips_mem_data.vhd:22]
INFO: [Synth 8-256] done synthesizing module 'mips_top' (15#1) [Z:/rrutherford20/CS-401-1-CompArch/MP3/New_MP3/mips.srcs/sources_1/imports/new/mips_top.vhd:29]
INFO: [Synth 8-3491] module 'display_hex' declared at 'Z:/rrutherford20/CS-401-1-CompArch/MP3/New_MP3/mips.srcs/sources_1/imports/new/display_hex.vhd:5' bound to instance 'display' of component 'display_hex' [Z:/rrutherford20/CS-401-1-CompArch/MP3/New_MP3/mips.srcs/sources_1/imports/new/computer_top.vhd:67]
INFO: [Synth 8-638] synthesizing module 'display_hex' [Z:/rrutherford20/CS-401-1-CompArch/MP3/New_MP3/mips.srcs/sources_1/imports/new/display_hex.vhd:17]
WARNING: [Synth 8-614] signal 'x' is read in the process but is not in the sensitivity list [Z:/rrutherford20/CS-401-1-CompArch/MP3/New_MP3/mips.srcs/sources_1/imports/new/display_hex.vhd:35]
INFO: [Synth 8-256] done synthesizing module 'display_hex' (16#1) [Z:/rrutherford20/CS-401-1-CompArch/MP3/New_MP3/mips.srcs/sources_1/imports/new/display_hex.vhd:17]
INFO: [Synth 8-256] done synthesizing module 'computer_top' (17#1) [Z:/rrutherford20/CS-401-1-CompArch/MP3/New_MP3/mips.srcs/sources_1/imports/new/computer_top.vhd:24]
WARNING: [Synth 8-3331] design sl2 has unconnected port a[31]
WARNING: [Synth 8-3331] design sl2 has unconnected port a[30]
WARNING: [Synth 8-3331] design datapath has unconnected port instr[31]
WARNING: [Synth 8-3331] design datapath has unconnected port instr[30]
WARNING: [Synth 8-3331] design datapath has unconnected port instr[29]
WARNING: [Synth 8-3331] design datapath has unconnected port instr[28]
WARNING: [Synth 8-3331] design datapath has unconnected port instr[27]
WARNING: [Synth 8-3331] design datapath has unconnected port instr[26]
WARNING: [Synth 8-3331] design controller has unconnected port regdst
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2869.043 ; gain = 0.328
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 2869.426 ; gain = 0.711
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 2869.426 ; gain = 0.711
---------------------------------------------------------------------------------
INFO: [Project 1-454] Reading design checkpoint 'z:/rrutherford20/CS-401-1-CompArch/MP3/New_MP3/mips.srcs/sources_1/ip/dual_port_ram/dual_port_ram.dcp' for cell 'mips1/dmem1/MULTI_PORT_REG'
INFO: [Netlist 29-17] Analyzing 4 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.2.1
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-141] Inserted 1 OBUFs to IO ports without IO buffers.

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [Z:/rrutherford20/CS-401-1-CompArch/MP3/New_MP3/mips.srcs/constrs_1/imports/Desktop/Nexys4DDR_Master.xdc]
Finished Parsing XDC File [Z:/rrutherford20/CS-401-1-CompArch/MP3/New_MP3/mips.srcs/constrs_1/imports/Desktop/Nexys4DDR_Master.xdc]
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 2968.340 ; gain = 99.625
64 Infos, 11 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 2968.340 ; gain = 101.926
close_design
close_design: Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 2976.328 ; gain = 0.000
close_design
close_design: Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 2976.328 ; gain = 0.000
close_design
synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1
Starting synth_design
Using part: xc7a100tcsg324-1
Top: computer_top
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2976.328 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'computer_top' [Z:/rrutherford20/CS-401-1-CompArch/MP3/New_MP3/mips.srcs/sources_1/imports/new/computer_top.vhd:24]
INFO: [Synth 8-3491] module 'mips_top' declared at 'Z:/rrutherford20/CS-401-1-CompArch/MP3/New_MP3/mips.srcs/sources_1/imports/new/mips_top.vhd:17' bound to instance 'mips1' of component 'mips_top' [Z:/rrutherford20/CS-401-1-CompArch/MP3/New_MP3/mips.srcs/sources_1/imports/new/computer_top.vhd:65]
INFO: [Synth 8-638] synthesizing module 'mips_top' [Z:/rrutherford20/CS-401-1-CompArch/MP3/New_MP3/mips.srcs/sources_1/imports/new/mips_top.vhd:29]
	Parameter width bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'mips' declared at 'Z:/rrutherford20/CS-401-1-CompArch/MP3/New_MP3/mips.srcs/sources_1/imports/new/mips.vhd:14' bound to instance 'mips1' of component 'mips' [Z:/rrutherford20/CS-401-1-CompArch/MP3/New_MP3/mips.srcs/sources_1/imports/new/mips_top.vhd:69]
INFO: [Synth 8-638] synthesizing module 'mips' [Z:/rrutherford20/CS-401-1-CompArch/MP3/New_MP3/mips.srcs/sources_1/imports/new/mips.vhd:29]
	Parameter width bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'controller' declared at 'Z:/rrutherford20/CS-401-1-CompArch/MP3/New_MP3/mips.srcs/sources_1/imports/new/mips_controller.vhd:5' bound to instance 'cont' of component 'controller' [Z:/rrutherford20/CS-401-1-CompArch/MP3/New_MP3/mips.srcs/sources_1/imports/new/mips.vhd:59]
INFO: [Synth 8-638] synthesizing module 'controller' [Z:/rrutherford20/CS-401-1-CompArch/MP3/New_MP3/mips.srcs/sources_1/imports/new/mips_controller.vhd:15]
INFO: [Synth 8-3491] module 'maindec' declared at 'Z:/rrutherford20/CS-401-1-CompArch/MP3/New_MP3/mips.srcs/sources_1/imports/new/mips_decoder_main.vhd:5' bound to instance 'md' of component 'maindec' [Z:/rrutherford20/CS-401-1-CompArch/MP3/New_MP3/mips.srcs/sources_1/imports/new/mips_controller.vhd:32]
INFO: [Synth 8-638] synthesizing module 'maindec' [Z:/rrutherford20/CS-401-1-CompArch/MP3/New_MP3/mips.srcs/sources_1/imports/new/mips_decoder_main.vhd:14]
WARNING: [Synth 8-6044] Case expression and choice expression width mismatch, Case expression is 8 wide and choice expression is 6 wide [Z:/rrutherford20/CS-401-1-CompArch/MP3/New_MP3/mips.srcs/sources_1/imports/new/mips_decoder_main.vhd:19]
WARNING: [Synth 8-6044] Case expression and choice expression width mismatch, Case expression is 8 wide and choice expression is 6 wide [Z:/rrutherford20/CS-401-1-CompArch/MP3/New_MP3/mips.srcs/sources_1/imports/new/mips_decoder_main.vhd:24]
WARNING: [Synth 8-6044] Case expression and choice expression width mismatch, Case expression is 8 wide and choice expression is 6 wide [Z:/rrutherford20/CS-401-1-CompArch/MP3/New_MP3/mips.srcs/sources_1/imports/new/mips_decoder_main.vhd:22]
WARNING: [Synth 8-6044] Case expression and choice expression width mismatch, Case expression is 8 wide and choice expression is 6 wide [Z:/rrutherford20/CS-401-1-CompArch/MP3/New_MP3/mips.srcs/sources_1/imports/new/mips_decoder_main.vhd:23]
WARNING: [Synth 8-6044] Case expression and choice expression width mismatch, Case expression is 8 wide and choice expression is 6 wide [Z:/rrutherford20/CS-401-1-CompArch/MP3/New_MP3/mips.srcs/sources_1/imports/new/mips_decoder_main.vhd:20]
WARNING: [Synth 8-6044] Case expression and choice expression width mismatch, Case expression is 8 wide and choice expression is 6 wide [Z:/rrutherford20/CS-401-1-CompArch/MP3/New_MP3/mips.srcs/sources_1/imports/new/mips_decoder_main.vhd:21]
INFO: [Synth 8-256] done synthesizing module 'maindec' (1#1) [Z:/rrutherford20/CS-401-1-CompArch/MP3/New_MP3/mips.srcs/sources_1/imports/new/mips_decoder_main.vhd:14]
ERROR: [Synth 8-549] port width mismatch for port 'op': port width = 8, actual width = 6 [Z:/rrutherford20/CS-401-1-CompArch/MP3/New_MP3/mips.srcs/sources_1/imports/new/mips_controller.vhd:32]
INFO: [Synth 8-3491] module 'aludec' declared at 'Z:/rrutherford20/CS-401-1-CompArch/MP3/New_MP3/mips.srcs/sources_1/imports/new/mips_decoder_alu.vhd:4' bound to instance 'ad' of component 'aludec' [Z:/rrutherford20/CS-401-1-CompArch/MP3/New_MP3/mips.srcs/sources_1/imports/new/mips_controller.vhd:34]
ERROR: [Synth 8-285] failed synthesizing module 'controller' [Z:/rrutherford20/CS-401-1-CompArch/MP3/New_MP3/mips.srcs/sources_1/imports/new/mips_controller.vhd:15]
ERROR: [Synth 8-285] failed synthesizing module 'mips' [Z:/rrutherford20/CS-401-1-CompArch/MP3/New_MP3/mips.srcs/sources_1/imports/new/mips.vhd:29]
ERROR: [Synth 8-285] failed synthesizing module 'mips_top' [Z:/rrutherford20/CS-401-1-CompArch/MP3/New_MP3/mips.srcs/sources_1/imports/new/mips_top.vhd:29]
ERROR: [Synth 8-285] failed synthesizing module 'computer_top' [Z:/rrutherford20/CS-401-1-CompArch/MP3/New_MP3/mips.srcs/sources_1/imports/new/computer_top.vhd:24]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2976.328 ; gain = 0.000
---------------------------------------------------------------------------------
RTL Elaboration failed
11 Infos, 6 Warnings, 0 Critical Warnings and 6 Errors encountered.
synth_design failed
ERROR: [Vivado_Tcl 4-5] Elaboration failed - please see the console for details
synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1
Starting synth_design
Using part: xc7a100tcsg324-1
Top: computer_top
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2976.328 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'computer_top' [Z:/rrutherford20/CS-401-1-CompArch/MP3/New_MP3/mips.srcs/sources_1/imports/new/computer_top.vhd:24]
INFO: [Synth 8-3491] module 'mips_top' declared at 'Z:/rrutherford20/CS-401-1-CompArch/MP3/New_MP3/mips.srcs/sources_1/imports/new/mips_top.vhd:17' bound to instance 'mips1' of component 'mips_top' [Z:/rrutherford20/CS-401-1-CompArch/MP3/New_MP3/mips.srcs/sources_1/imports/new/computer_top.vhd:65]
INFO: [Synth 8-638] synthesizing module 'mips_top' [Z:/rrutherford20/CS-401-1-CompArch/MP3/New_MP3/mips.srcs/sources_1/imports/new/mips_top.vhd:29]
	Parameter width bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'mips' declared at 'Z:/rrutherford20/CS-401-1-CompArch/MP3/New_MP3/mips.srcs/sources_1/imports/new/mips.vhd:14' bound to instance 'mips1' of component 'mips' [Z:/rrutherford20/CS-401-1-CompArch/MP3/New_MP3/mips.srcs/sources_1/imports/new/mips_top.vhd:69]
INFO: [Synth 8-638] synthesizing module 'mips' [Z:/rrutherford20/CS-401-1-CompArch/MP3/New_MP3/mips.srcs/sources_1/imports/new/mips.vhd:29]
	Parameter width bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'controller' declared at 'Z:/rrutherford20/CS-401-1-CompArch/MP3/New_MP3/mips.srcs/sources_1/imports/new/mips_controller.vhd:5' bound to instance 'cont' of component 'controller' [Z:/rrutherford20/CS-401-1-CompArch/MP3/New_MP3/mips.srcs/sources_1/imports/new/mips.vhd:60]
INFO: [Synth 8-638] synthesizing module 'controller' [Z:/rrutherford20/CS-401-1-CompArch/MP3/New_MP3/mips.srcs/sources_1/imports/new/mips_controller.vhd:15]
INFO: [Synth 8-3491] module 'maindec' declared at 'Z:/rrutherford20/CS-401-1-CompArch/MP3/New_MP3/mips.srcs/sources_1/imports/new/mips_decoder_main.vhd:5' bound to instance 'md' of component 'maindec' [Z:/rrutherford20/CS-401-1-CompArch/MP3/New_MP3/mips.srcs/sources_1/imports/new/mips_controller.vhd:32]
INFO: [Synth 8-638] synthesizing module 'maindec' [Z:/rrutherford20/CS-401-1-CompArch/MP3/New_MP3/mips.srcs/sources_1/imports/new/mips_decoder_main.vhd:14]
WARNING: [Synth 8-6044] Case expression and choice expression width mismatch, Case expression is 8 wide and choice expression is 6 wide [Z:/rrutherford20/CS-401-1-CompArch/MP3/New_MP3/mips.srcs/sources_1/imports/new/mips_decoder_main.vhd:19]
WARNING: [Synth 8-6044] Case expression and choice expression width mismatch, Case expression is 8 wide and choice expression is 6 wide [Z:/rrutherford20/CS-401-1-CompArch/MP3/New_MP3/mips.srcs/sources_1/imports/new/mips_decoder_main.vhd:24]
WARNING: [Synth 8-6044] Case expression and choice expression width mismatch, Case expression is 8 wide and choice expression is 6 wide [Z:/rrutherford20/CS-401-1-CompArch/MP3/New_MP3/mips.srcs/sources_1/imports/new/mips_decoder_main.vhd:22]
WARNING: [Synth 8-6044] Case expression and choice expression width mismatch, Case expression is 8 wide and choice expression is 6 wide [Z:/rrutherford20/CS-401-1-CompArch/MP3/New_MP3/mips.srcs/sources_1/imports/new/mips_decoder_main.vhd:23]
WARNING: [Synth 8-6044] Case expression and choice expression width mismatch, Case expression is 8 wide and choice expression is 6 wide [Z:/rrutherford20/CS-401-1-CompArch/MP3/New_MP3/mips.srcs/sources_1/imports/new/mips_decoder_main.vhd:20]
WARNING: [Synth 8-6044] Case expression and choice expression width mismatch, Case expression is 8 wide and choice expression is 6 wide [Z:/rrutherford20/CS-401-1-CompArch/MP3/New_MP3/mips.srcs/sources_1/imports/new/mips_decoder_main.vhd:21]
INFO: [Synth 8-256] done synthesizing module 'maindec' (1#1) [Z:/rrutherford20/CS-401-1-CompArch/MP3/New_MP3/mips.srcs/sources_1/imports/new/mips_decoder_main.vhd:14]
ERROR: [Synth 8-549] port width mismatch for port 'op': port width = 8, actual width = 6 [Z:/rrutherford20/CS-401-1-CompArch/MP3/New_MP3/mips.srcs/sources_1/imports/new/mips_controller.vhd:32]
INFO: [Synth 8-3491] module 'aludec' declared at 'Z:/rrutherford20/CS-401-1-CompArch/MP3/New_MP3/mips.srcs/sources_1/imports/new/mips_decoder_alu.vhd:4' bound to instance 'ad' of component 'aludec' [Z:/rrutherford20/CS-401-1-CompArch/MP3/New_MP3/mips.srcs/sources_1/imports/new/mips_controller.vhd:34]
ERROR: [Synth 8-285] failed synthesizing module 'controller' [Z:/rrutherford20/CS-401-1-CompArch/MP3/New_MP3/mips.srcs/sources_1/imports/new/mips_controller.vhd:15]
ERROR: [Synth 8-285] failed synthesizing module 'mips' [Z:/rrutherford20/CS-401-1-CompArch/MP3/New_MP3/mips.srcs/sources_1/imports/new/mips.vhd:29]
ERROR: [Synth 8-285] failed synthesizing module 'mips_top' [Z:/rrutherford20/CS-401-1-CompArch/MP3/New_MP3/mips.srcs/sources_1/imports/new/mips_top.vhd:29]
ERROR: [Synth 8-285] failed synthesizing module 'computer_top' [Z:/rrutherford20/CS-401-1-CompArch/MP3/New_MP3/mips.srcs/sources_1/imports/new/computer_top.vhd:24]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2976.328 ; gain = 0.000
---------------------------------------------------------------------------------
RTL Elaboration failed
11 Infos, 6 Warnings, 0 Critical Warnings and 6 Errors encountered.
synth_design failed
ERROR: [Vivado_Tcl 4-5] Elaboration failed - please see the console for details
synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1
Starting synth_design
Using part: xc7a100tcsg324-1
Top: computer_top
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2976.328 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'computer_top' [Z:/rrutherford20/CS-401-1-CompArch/MP3/New_MP3/mips.srcs/sources_1/imports/new/computer_top.vhd:24]
INFO: [Synth 8-3491] module 'mips_top' declared at 'Z:/rrutherford20/CS-401-1-CompArch/MP3/New_MP3/mips.srcs/sources_1/imports/new/mips_top.vhd:17' bound to instance 'mips1' of component 'mips_top' [Z:/rrutherford20/CS-401-1-CompArch/MP3/New_MP3/mips.srcs/sources_1/imports/new/computer_top.vhd:65]
INFO: [Synth 8-638] synthesizing module 'mips_top' [Z:/rrutherford20/CS-401-1-CompArch/MP3/New_MP3/mips.srcs/sources_1/imports/new/mips_top.vhd:29]
	Parameter width bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'mips' declared at 'Z:/rrutherford20/CS-401-1-CompArch/MP3/New_MP3/mips.srcs/sources_1/imports/new/mips.vhd:14' bound to instance 'mips1' of component 'mips' [Z:/rrutherford20/CS-401-1-CompArch/MP3/New_MP3/mips.srcs/sources_1/imports/new/mips_top.vhd:69]
INFO: [Synth 8-638] synthesizing module 'mips' [Z:/rrutherford20/CS-401-1-CompArch/MP3/New_MP3/mips.srcs/sources_1/imports/new/mips.vhd:29]
	Parameter width bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'controller' declared at 'Z:/rrutherford20/CS-401-1-CompArch/MP3/New_MP3/mips.srcs/sources_1/imports/new/mips_controller.vhd:5' bound to instance 'cont' of component 'controller' [Z:/rrutherford20/CS-401-1-CompArch/MP3/New_MP3/mips.srcs/sources_1/imports/new/mips.vhd:60]
INFO: [Synth 8-638] synthesizing module 'controller' [Z:/rrutherford20/CS-401-1-CompArch/MP3/New_MP3/mips.srcs/sources_1/imports/new/mips_controller.vhd:15]
INFO: [Synth 8-3491] module 'maindec' declared at 'Z:/rrutherford20/CS-401-1-CompArch/MP3/New_MP3/mips.srcs/sources_1/imports/new/mips_decoder_main.vhd:5' bound to instance 'md' of component 'maindec' [Z:/rrutherford20/CS-401-1-CompArch/MP3/New_MP3/mips.srcs/sources_1/imports/new/mips_controller.vhd:32]
INFO: [Synth 8-638] synthesizing module 'maindec' [Z:/rrutherford20/CS-401-1-CompArch/MP3/New_MP3/mips.srcs/sources_1/imports/new/mips_decoder_main.vhd:14]
WARNING: [Synth 8-6044] Case expression and choice expression width mismatch, Case expression is 8 wide and choice expression is 6 wide [Z:/rrutherford20/CS-401-1-CompArch/MP3/New_MP3/mips.srcs/sources_1/imports/new/mips_decoder_main.vhd:19]
WARNING: [Synth 8-6044] Case expression and choice expression width mismatch, Case expression is 8 wide and choice expression is 6 wide [Z:/rrutherford20/CS-401-1-CompArch/MP3/New_MP3/mips.srcs/sources_1/imports/new/mips_decoder_main.vhd:24]
WARNING: [Synth 8-6044] Case expression and choice expression width mismatch, Case expression is 8 wide and choice expression is 6 wide [Z:/rrutherford20/CS-401-1-CompArch/MP3/New_MP3/mips.srcs/sources_1/imports/new/mips_decoder_main.vhd:22]
WARNING: [Synth 8-6044] Case expression and choice expression width mismatch, Case expression is 8 wide and choice expression is 6 wide [Z:/rrutherford20/CS-401-1-CompArch/MP3/New_MP3/mips.srcs/sources_1/imports/new/mips_decoder_main.vhd:23]
WARNING: [Synth 8-6044] Case expression and choice expression width mismatch, Case expression is 8 wide and choice expression is 6 wide [Z:/rrutherford20/CS-401-1-CompArch/MP3/New_MP3/mips.srcs/sources_1/imports/new/mips_decoder_main.vhd:20]
WARNING: [Synth 8-6044] Case expression and choice expression width mismatch, Case expression is 8 wide and choice expression is 6 wide [Z:/rrutherford20/CS-401-1-CompArch/MP3/New_MP3/mips.srcs/sources_1/imports/new/mips_decoder_main.vhd:21]
INFO: [Synth 8-256] done synthesizing module 'maindec' (1#1) [Z:/rrutherford20/CS-401-1-CompArch/MP3/New_MP3/mips.srcs/sources_1/imports/new/mips_decoder_main.vhd:14]
ERROR: [Synth 8-549] port width mismatch for port 'op': port width = 8, actual width = 6 [Z:/rrutherford20/CS-401-1-CompArch/MP3/New_MP3/mips.srcs/sources_1/imports/new/mips_controller.vhd:32]
INFO: [Synth 8-3491] module 'aludec' declared at 'Z:/rrutherford20/CS-401-1-CompArch/MP3/New_MP3/mips.srcs/sources_1/imports/new/mips_decoder_alu.vhd:4' bound to instance 'ad' of component 'aludec' [Z:/rrutherford20/CS-401-1-CompArch/MP3/New_MP3/mips.srcs/sources_1/imports/new/mips_controller.vhd:34]
ERROR: [Synth 8-285] failed synthesizing module 'controller' [Z:/rrutherford20/CS-401-1-CompArch/MP3/New_MP3/mips.srcs/sources_1/imports/new/mips_controller.vhd:15]
ERROR: [Synth 8-285] failed synthesizing module 'mips' [Z:/rrutherford20/CS-401-1-CompArch/MP3/New_MP3/mips.srcs/sources_1/imports/new/mips.vhd:29]
ERROR: [Synth 8-285] failed synthesizing module 'mips_top' [Z:/rrutherford20/CS-401-1-CompArch/MP3/New_MP3/mips.srcs/sources_1/imports/new/mips_top.vhd:29]
ERROR: [Synth 8-285] failed synthesizing module 'computer_top' [Z:/rrutherford20/CS-401-1-CompArch/MP3/New_MP3/mips.srcs/sources_1/imports/new/computer_top.vhd:24]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2976.328 ; gain = 0.000
---------------------------------------------------------------------------------
RTL Elaboration failed
11 Infos, 6 Warnings, 0 Critical Warnings and 6 Errors encountered.
synth_design failed
ERROR: [Vivado_Tcl 4-5] Elaboration failed - please see the console for details
synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1
Starting synth_design
Using part: xc7a100tcsg324-1
Top: computer_top
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2976.328 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'computer_top' [Z:/rrutherford20/CS-401-1-CompArch/MP3/New_MP3/mips.srcs/sources_1/imports/new/computer_top.vhd:24]
INFO: [Synth 8-3491] module 'mips_top' declared at 'Z:/rrutherford20/CS-401-1-CompArch/MP3/New_MP3/mips.srcs/sources_1/imports/new/mips_top.vhd:17' bound to instance 'mips1' of component 'mips_top' [Z:/rrutherford20/CS-401-1-CompArch/MP3/New_MP3/mips.srcs/sources_1/imports/new/computer_top.vhd:65]
INFO: [Synth 8-638] synthesizing module 'mips_top' [Z:/rrutherford20/CS-401-1-CompArch/MP3/New_MP3/mips.srcs/sources_1/imports/new/mips_top.vhd:29]
	Parameter width bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'mips' declared at 'Z:/rrutherford20/CS-401-1-CompArch/MP3/New_MP3/mips.srcs/sources_1/imports/new/mips.vhd:14' bound to instance 'mips1' of component 'mips' [Z:/rrutherford20/CS-401-1-CompArch/MP3/New_MP3/mips.srcs/sources_1/imports/new/mips_top.vhd:69]
INFO: [Synth 8-638] synthesizing module 'mips' [Z:/rrutherford20/CS-401-1-CompArch/MP3/New_MP3/mips.srcs/sources_1/imports/new/mips.vhd:29]
	Parameter width bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'controller' declared at 'Z:/rrutherford20/CS-401-1-CompArch/MP3/New_MP3/mips.srcs/sources_1/imports/new/mips_controller.vhd:5' bound to instance 'cont' of component 'controller' [Z:/rrutherford20/CS-401-1-CompArch/MP3/New_MP3/mips.srcs/sources_1/imports/new/mips.vhd:60]
INFO: [Synth 8-638] synthesizing module 'controller' [Z:/rrutherford20/CS-401-1-CompArch/MP3/New_MP3/mips.srcs/sources_1/imports/new/mips_controller.vhd:16]
INFO: [Synth 8-3491] module 'maindec' declared at 'Z:/rrutherford20/CS-401-1-CompArch/MP3/New_MP3/mips.srcs/sources_1/imports/new/mips_decoder_main.vhd:5' bound to instance 'md' of component 'maindec' [Z:/rrutherford20/CS-401-1-CompArch/MP3/New_MP3/mips.srcs/sources_1/imports/new/mips_controller.vhd:33]
INFO: [Synth 8-638] synthesizing module 'maindec' [Z:/rrutherford20/CS-401-1-CompArch/MP3/New_MP3/mips.srcs/sources_1/imports/new/mips_decoder_main.vhd:14]
WARNING: [Synth 8-6044] Case expression and choice expression width mismatch, Case expression is 8 wide and choice expression is 6 wide [Z:/rrutherford20/CS-401-1-CompArch/MP3/New_MP3/mips.srcs/sources_1/imports/new/mips_decoder_main.vhd:19]
WARNING: [Synth 8-6044] Case expression and choice expression width mismatch, Case expression is 8 wide and choice expression is 6 wide [Z:/rrutherford20/CS-401-1-CompArch/MP3/New_MP3/mips.srcs/sources_1/imports/new/mips_decoder_main.vhd:24]
WARNING: [Synth 8-6044] Case expression and choice expression width mismatch, Case expression is 8 wide and choice expression is 6 wide [Z:/rrutherford20/CS-401-1-CompArch/MP3/New_MP3/mips.srcs/sources_1/imports/new/mips_decoder_main.vhd:22]
WARNING: [Synth 8-6044] Case expression and choice expression width mismatch, Case expression is 8 wide and choice expression is 6 wide [Z:/rrutherford20/CS-401-1-CompArch/MP3/New_MP3/mips.srcs/sources_1/imports/new/mips_decoder_main.vhd:23]
WARNING: [Synth 8-6044] Case expression and choice expression width mismatch, Case expression is 8 wide and choice expression is 6 wide [Z:/rrutherford20/CS-401-1-CompArch/MP3/New_MP3/mips.srcs/sources_1/imports/new/mips_decoder_main.vhd:20]
WARNING: [Synth 8-6044] Case expression and choice expression width mismatch, Case expression is 8 wide and choice expression is 6 wide [Z:/rrutherford20/CS-401-1-CompArch/MP3/New_MP3/mips.srcs/sources_1/imports/new/mips_decoder_main.vhd:21]
INFO: [Synth 8-256] done synthesizing module 'maindec' (1#1) [Z:/rrutherford20/CS-401-1-CompArch/MP3/New_MP3/mips.srcs/sources_1/imports/new/mips_decoder_main.vhd:14]
INFO: [Synth 8-3491] module 'aludec' declared at 'Z:/rrutherford20/CS-401-1-CompArch/MP3/New_MP3/mips.srcs/sources_1/imports/new/mips_decoder_alu.vhd:4' bound to instance 'ad' of component 'aludec' [Z:/rrutherford20/CS-401-1-CompArch/MP3/New_MP3/mips.srcs/sources_1/imports/new/mips_controller.vhd:35]
INFO: [Synth 8-638] synthesizing module 'aludec' [Z:/rrutherford20/CS-401-1-CompArch/MP3/New_MP3/mips.srcs/sources_1/imports/new/mips_decoder_alu.vhd:10]
INFO: [Synth 8-256] done synthesizing module 'aludec' (2#1) [Z:/rrutherford20/CS-401-1-CompArch/MP3/New_MP3/mips.srcs/sources_1/imports/new/mips_decoder_alu.vhd:10]
WARNING: [Synth 8-3848] Net regdst in module/entity controller does not have driver. [Z:/rrutherford20/CS-401-1-CompArch/MP3/New_MP3/mips.srcs/sources_1/imports/new/mips_controller.vhd:11]
INFO: [Synth 8-256] done synthesizing module 'controller' (3#1) [Z:/rrutherford20/CS-401-1-CompArch/MP3/New_MP3/mips.srcs/sources_1/imports/new/mips_controller.vhd:16]
	Parameter width bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'datapath' declared at 'Z:/rrutherford20/CS-401-1-CompArch/MP3/New_MP3/mips.srcs/sources_1/imports/new/mips_datapath.vhd:6' bound to instance 'dp' of component 'datapath' [Z:/rrutherford20/CS-401-1-CompArch/MP3/New_MP3/mips.srcs/sources_1/imports/new/mips.vhd:66]
INFO: [Synth 8-638] synthesizing module 'datapath' [Z:/rrutherford20/CS-401-1-CompArch/MP3/New_MP3/mips.srcs/sources_1/imports/new/mips_datapath.vhd:20]
	Parameter width bound to: 32 - type: integer 
	Parameter width bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'flopr' declared at 'Z:/rrutherford20/CS-401-1-CompArch/MP3/New_MP3/mips.srcs/sources_1/imports/new/mips_flip_flop_register.vhd:5' bound to instance 'pcreg' of component 'flopr' [Z:/rrutherford20/CS-401-1-CompArch/MP3/New_MP3/mips.srcs/sources_1/imports/new/mips_datapath.vhd:88]
INFO: [Synth 8-638] synthesizing module 'flopr' [Z:/rrutherford20/CS-401-1-CompArch/MP3/New_MP3/mips.srcs/sources_1/imports/new/mips_flip_flop_register.vhd:12]
	Parameter width bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'flopr' (4#1) [Z:/rrutherford20/CS-401-1-CompArch/MP3/New_MP3/mips.srcs/sources_1/imports/new/mips_flip_flop_register.vhd:12]
	Parameter width bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'adder' declared at 'Z:/rrutherford20/CS-401-1-CompArch/MP3/New_MP3/mips.srcs/sources_1/imports/new/mips_adder.vhd:7' bound to instance 'pcadd1' of component 'adder' [Z:/rrutherford20/CS-401-1-CompArch/MP3/New_MP3/mips.srcs/sources_1/imports/new/mips_datapath.vhd:89]
INFO: [Synth 8-638] synthesizing module 'adder' [Z:/rrutherford20/CS-401-1-CompArch/MP3/New_MP3/mips.srcs/sources_1/imports/new/mips_adder.vhd:13]
	Parameter width bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'adder' (5#1) [Z:/rrutherford20/CS-401-1-CompArch/MP3/New_MP3/mips.srcs/sources_1/imports/new/mips_adder.vhd:13]
	Parameter width bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'sl2' declared at 'Z:/rrutherford20/CS-401-1-CompArch/MP3/New_MP3/mips.srcs/sources_1/imports/new/mips_shift_left_by_2.vhd:7' bound to instance 'immsh' of component 'sl2' [Z:/rrutherford20/CS-401-1-CompArch/MP3/New_MP3/mips.srcs/sources_1/imports/new/mips_datapath.vhd:90]
INFO: [Synth 8-638] synthesizing module 'sl2' [Z:/rrutherford20/CS-401-1-CompArch/MP3/New_MP3/mips.srcs/sources_1/imports/new/mips_shift_left_by_2.vhd:13]
	Parameter width bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'sl2' (6#1) [Z:/rrutherford20/CS-401-1-CompArch/MP3/New_MP3/mips.srcs/sources_1/imports/new/mips_shift_left_by_2.vhd:13]
	Parameter width bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'adder' declared at 'Z:/rrutherford20/CS-401-1-CompArch/MP3/New_MP3/mips.srcs/sources_1/imports/new/mips_adder.vhd:7' bound to instance 'pcadd2' of component 'adder' [Z:/rrutherford20/CS-401-1-CompArch/MP3/New_MP3/mips.srcs/sources_1/imports/new/mips_datapath.vhd:91]
	Parameter width bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'mux2' declared at 'Z:/rrutherford20/CS-401-1-CompArch/MP3/New_MP3/mips.srcs/sources_1/imports/new/mips_multiplexer_2_input.vhd:4' bound to instance 'pcbrmux' of component 'mux2' [Z:/rrutherford20/CS-401-1-CompArch/MP3/New_MP3/mips.srcs/sources_1/imports/new/mips_datapath.vhd:92]
INFO: [Synth 8-638] synthesizing module 'mux2' [Z:/rrutherford20/CS-401-1-CompArch/MP3/New_MP3/mips.srcs/sources_1/imports/new/mips_multiplexer_2_input.vhd:11]
	Parameter width bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'mux2' (7#1) [Z:/rrutherford20/CS-401-1-CompArch/MP3/New_MP3/mips.srcs/sources_1/imports/new/mips_multiplexer_2_input.vhd:11]
	Parameter width bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'mux2' declared at 'Z:/rrutherford20/CS-401-1-CompArch/MP3/New_MP3/mips.srcs/sources_1/imports/new/mips_multiplexer_2_input.vhd:4' bound to instance 'pcmux' of component 'mux2' [Z:/rrutherford20/CS-401-1-CompArch/MP3/New_MP3/mips.srcs/sources_1/imports/new/mips_datapath.vhd:93]
	Parameter width bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'regfile' declared at 'Z:/rrutherford20/CS-401-1-CompArch/MP3/New_MP3/mips.srcs/sources_1/imports/new/mips_register_file.vhd:11' bound to instance 'rf' of component 'regfile' [Z:/rrutherford20/CS-401-1-CompArch/MP3/New_MP3/mips.srcs/sources_1/imports/new/mips_datapath.vhd:96]
INFO: [Synth 8-638] synthesizing module 'regfile' [Z:/rrutherford20/CS-401-1-CompArch/MP3/New_MP3/mips.srcs/sources_1/imports/new/mips_register_file.vhd:21]
	Parameter width bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'regfile' (8#1) [Z:/rrutherford20/CS-401-1-CompArch/MP3/New_MP3/mips.srcs/sources_1/imports/new/mips_register_file.vhd:21]
	Parameter width bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'mux2' declared at 'Z:/rrutherford20/CS-401-1-CompArch/MP3/New_MP3/mips.srcs/sources_1/imports/new/mips_multiplexer_2_input.vhd:4' bound to instance 'resmux' of component 'mux2' [Z:/rrutherford20/CS-401-1-CompArch/MP3/New_MP3/mips.srcs/sources_1/imports/new/mips_datapath.vhd:103]
	Parameter width bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'signext' declared at 'Z:/rrutherford20/CS-401-1-CompArch/MP3/New_MP3/mips.srcs/sources_1/imports/new/mips_sign_extender.vhd:5' bound to instance 'se' of component 'signext' [Z:/rrutherford20/CS-401-1-CompArch/MP3/New_MP3/mips.srcs/sources_1/imports/new/mips_datapath.vhd:107]
INFO: [Synth 8-638] synthesizing module 'signext' [Z:/rrutherford20/CS-401-1-CompArch/MP3/New_MP3/mips.srcs/sources_1/imports/new/mips_sign_extender.vhd:11]
	Parameter width bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'signext' (9#1) [Z:/rrutherford20/CS-401-1-CompArch/MP3/New_MP3/mips.srcs/sources_1/imports/new/mips_sign_extender.vhd:11]
ERROR: [Synth 8-549] port width mismatch for port 'a': port width = 19, actual width = 16 [Z:/rrutherford20/CS-401-1-CompArch/MP3/New_MP3/mips.srcs/sources_1/imports/new/mips_datapath.vhd:107]
	Parameter width bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'mux2' declared at 'Z:/rrutherford20/CS-401-1-CompArch/MP3/New_MP3/mips.srcs/sources_1/imports/new/mips_multiplexer_2_input.vhd:4' bound to instance 'srcbmux' of component 'mux2' [Z:/rrutherford20/CS-401-1-CompArch/MP3/New_MP3/mips.srcs/sources_1/imports/new/mips_datapath.vhd:110]
	Parameter width bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'alu' declared at 'Z:/rrutherford20/CS-401-1-CompArch/MP3/New_MP3/mips.srcs/sources_1/imports/new/mips_alu.vhd:8' bound to instance 'mainalu' of component 'alu' [Z:/rrutherford20/CS-401-1-CompArch/MP3/New_MP3/mips.srcs/sources_1/imports/new/mips_datapath.vhd:114]
ERROR: [Synth 8-285] failed synthesizing module 'datapath' [Z:/rrutherford20/CS-401-1-CompArch/MP3/New_MP3/mips.srcs/sources_1/imports/new/mips_datapath.vhd:20]
ERROR: [Synth 8-285] failed synthesizing module 'mips' [Z:/rrutherford20/CS-401-1-CompArch/MP3/New_MP3/mips.srcs/sources_1/imports/new/mips.vhd:29]
ERROR: [Synth 8-285] failed synthesizing module 'mips_top' [Z:/rrutherford20/CS-401-1-CompArch/MP3/New_MP3/mips.srcs/sources_1/imports/new/mips_top.vhd:29]
ERROR: [Synth 8-285] failed synthesizing module 'computer_top' [Z:/rrutherford20/CS-401-1-CompArch/MP3/New_MP3/mips.srcs/sources_1/imports/new/computer_top.vhd:24]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 2976.328 ; gain = 0.000
---------------------------------------------------------------------------------
RTL Elaboration failed
39 Infos, 7 Warnings, 0 Critical Warnings and 6 Errors encountered.
synth_design failed
ERROR: [Vivado_Tcl 4-5] Elaboration failed - please see the console for details
synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1
Starting synth_design
Using part: xc7a100tcsg324-1
Top: computer_top
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2976.328 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'computer_top' [Z:/rrutherford20/CS-401-1-CompArch/MP3/New_MP3/mips.srcs/sources_1/imports/new/computer_top.vhd:24]
INFO: [Synth 8-3491] module 'mips_top' declared at 'Z:/rrutherford20/CS-401-1-CompArch/MP3/New_MP3/mips.srcs/sources_1/imports/new/mips_top.vhd:17' bound to instance 'mips1' of component 'mips_top' [Z:/rrutherford20/CS-401-1-CompArch/MP3/New_MP3/mips.srcs/sources_1/imports/new/computer_top.vhd:65]
INFO: [Synth 8-638] synthesizing module 'mips_top' [Z:/rrutherford20/CS-401-1-CompArch/MP3/New_MP3/mips.srcs/sources_1/imports/new/mips_top.vhd:29]
	Parameter width bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'mips' declared at 'Z:/rrutherford20/CS-401-1-CompArch/MP3/New_MP3/mips.srcs/sources_1/imports/new/mips.vhd:14' bound to instance 'mips1' of component 'mips' [Z:/rrutherford20/CS-401-1-CompArch/MP3/New_MP3/mips.srcs/sources_1/imports/new/mips_top.vhd:69]
INFO: [Synth 8-638] synthesizing module 'mips' [Z:/rrutherford20/CS-401-1-CompArch/MP3/New_MP3/mips.srcs/sources_1/imports/new/mips.vhd:29]
	Parameter width bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'controller' declared at 'Z:/rrutherford20/CS-401-1-CompArch/MP3/New_MP3/mips.srcs/sources_1/imports/new/mips_controller.vhd:5' bound to instance 'cont' of component 'controller' [Z:/rrutherford20/CS-401-1-CompArch/MP3/New_MP3/mips.srcs/sources_1/imports/new/mips.vhd:60]
INFO: [Synth 8-638] synthesizing module 'controller' [Z:/rrutherford20/CS-401-1-CompArch/MP3/New_MP3/mips.srcs/sources_1/imports/new/mips_controller.vhd:16]
INFO: [Synth 8-3491] module 'maindec' declared at 'Z:/rrutherford20/CS-401-1-CompArch/MP3/New_MP3/mips.srcs/sources_1/imports/new/mips_decoder_main.vhd:5' bound to instance 'md' of component 'maindec' [Z:/rrutherford20/CS-401-1-CompArch/MP3/New_MP3/mips.srcs/sources_1/imports/new/mips_controller.vhd:33]
INFO: [Synth 8-638] synthesizing module 'maindec' [Z:/rrutherford20/CS-401-1-CompArch/MP3/New_MP3/mips.srcs/sources_1/imports/new/mips_decoder_main.vhd:14]
WARNING: [Synth 8-6044] Case expression and choice expression width mismatch, Case expression is 8 wide and choice expression is 6 wide [Z:/rrutherford20/CS-401-1-CompArch/MP3/New_MP3/mips.srcs/sources_1/imports/new/mips_decoder_main.vhd:19]
WARNING: [Synth 8-6044] Case expression and choice expression width mismatch, Case expression is 8 wide and choice expression is 6 wide [Z:/rrutherford20/CS-401-1-CompArch/MP3/New_MP3/mips.srcs/sources_1/imports/new/mips_decoder_main.vhd:24]
WARNING: [Synth 8-6044] Case expression and choice expression width mismatch, Case expression is 8 wide and choice expression is 6 wide [Z:/rrutherford20/CS-401-1-CompArch/MP3/New_MP3/mips.srcs/sources_1/imports/new/mips_decoder_main.vhd:22]
WARNING: [Synth 8-6044] Case expression and choice expression width mismatch, Case expression is 8 wide and choice expression is 6 wide [Z:/rrutherford20/CS-401-1-CompArch/MP3/New_MP3/mips.srcs/sources_1/imports/new/mips_decoder_main.vhd:23]
WARNING: [Synth 8-6044] Case expression and choice expression width mismatch, Case expression is 8 wide and choice expression is 6 wide [Z:/rrutherford20/CS-401-1-CompArch/MP3/New_MP3/mips.srcs/sources_1/imports/new/mips_decoder_main.vhd:20]
WARNING: [Synth 8-6044] Case expression and choice expression width mismatch, Case expression is 8 wide and choice expression is 6 wide [Z:/rrutherford20/CS-401-1-CompArch/MP3/New_MP3/mips.srcs/sources_1/imports/new/mips_decoder_main.vhd:21]
INFO: [Synth 8-256] done synthesizing module 'maindec' (1#1) [Z:/rrutherford20/CS-401-1-CompArch/MP3/New_MP3/mips.srcs/sources_1/imports/new/mips_decoder_main.vhd:14]
INFO: [Synth 8-3491] module 'aludec' declared at 'Z:/rrutherford20/CS-401-1-CompArch/MP3/New_MP3/mips.srcs/sources_1/imports/new/mips_decoder_alu.vhd:4' bound to instance 'ad' of component 'aludec' [Z:/rrutherford20/CS-401-1-CompArch/MP3/New_MP3/mips.srcs/sources_1/imports/new/mips_controller.vhd:35]
INFO: [Synth 8-638] synthesizing module 'aludec' [Z:/rrutherford20/CS-401-1-CompArch/MP3/New_MP3/mips.srcs/sources_1/imports/new/mips_decoder_alu.vhd:10]
INFO: [Synth 8-256] done synthesizing module 'aludec' (2#1) [Z:/rrutherford20/CS-401-1-CompArch/MP3/New_MP3/mips.srcs/sources_1/imports/new/mips_decoder_alu.vhd:10]
WARNING: [Synth 8-3848] Net regdst in module/entity controller does not have driver. [Z:/rrutherford20/CS-401-1-CompArch/MP3/New_MP3/mips.srcs/sources_1/imports/new/mips_controller.vhd:11]
INFO: [Synth 8-256] done synthesizing module 'controller' (3#1) [Z:/rrutherford20/CS-401-1-CompArch/MP3/New_MP3/mips.srcs/sources_1/imports/new/mips_controller.vhd:16]
	Parameter width bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'datapath' declared at 'Z:/rrutherford20/CS-401-1-CompArch/MP3/New_MP3/mips.srcs/sources_1/imports/new/mips_datapath.vhd:6' bound to instance 'dp' of component 'datapath' [Z:/rrutherford20/CS-401-1-CompArch/MP3/New_MP3/mips.srcs/sources_1/imports/new/mips.vhd:66]
INFO: [Synth 8-638] synthesizing module 'datapath' [Z:/rrutherford20/CS-401-1-CompArch/MP3/New_MP3/mips.srcs/sources_1/imports/new/mips_datapath.vhd:20]
	Parameter width bound to: 32 - type: integer 
	Parameter width bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'flopr' declared at 'Z:/rrutherford20/CS-401-1-CompArch/MP3/New_MP3/mips.srcs/sources_1/imports/new/mips_flip_flop_register.vhd:5' bound to instance 'pcreg' of component 'flopr' [Z:/rrutherford20/CS-401-1-CompArch/MP3/New_MP3/mips.srcs/sources_1/imports/new/mips_datapath.vhd:88]
INFO: [Synth 8-638] synthesizing module 'flopr' [Z:/rrutherford20/CS-401-1-CompArch/MP3/New_MP3/mips.srcs/sources_1/imports/new/mips_flip_flop_register.vhd:12]
	Parameter width bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'flopr' (4#1) [Z:/rrutherford20/CS-401-1-CompArch/MP3/New_MP3/mips.srcs/sources_1/imports/new/mips_flip_flop_register.vhd:12]
	Parameter width bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'adder' declared at 'Z:/rrutherford20/CS-401-1-CompArch/MP3/New_MP3/mips.srcs/sources_1/imports/new/mips_adder.vhd:7' bound to instance 'pcadd1' of component 'adder' [Z:/rrutherford20/CS-401-1-CompArch/MP3/New_MP3/mips.srcs/sources_1/imports/new/mips_datapath.vhd:89]
INFO: [Synth 8-638] synthesizing module 'adder' [Z:/rrutherford20/CS-401-1-CompArch/MP3/New_MP3/mips.srcs/sources_1/imports/new/mips_adder.vhd:13]
	Parameter width bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'adder' (5#1) [Z:/rrutherford20/CS-401-1-CompArch/MP3/New_MP3/mips.srcs/sources_1/imports/new/mips_adder.vhd:13]
	Parameter width bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'sl2' declared at 'Z:/rrutherford20/CS-401-1-CompArch/MP3/New_MP3/mips.srcs/sources_1/imports/new/mips_shift_left_by_2.vhd:7' bound to instance 'immsh' of component 'sl2' [Z:/rrutherford20/CS-401-1-CompArch/MP3/New_MP3/mips.srcs/sources_1/imports/new/mips_datapath.vhd:90]
INFO: [Synth 8-638] synthesizing module 'sl2' [Z:/rrutherford20/CS-401-1-CompArch/MP3/New_MP3/mips.srcs/sources_1/imports/new/mips_shift_left_by_2.vhd:13]
	Parameter width bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'sl2' (6#1) [Z:/rrutherford20/CS-401-1-CompArch/MP3/New_MP3/mips.srcs/sources_1/imports/new/mips_shift_left_by_2.vhd:13]
	Parameter width bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'adder' declared at 'Z:/rrutherford20/CS-401-1-CompArch/MP3/New_MP3/mips.srcs/sources_1/imports/new/mips_adder.vhd:7' bound to instance 'pcadd2' of component 'adder' [Z:/rrutherford20/CS-401-1-CompArch/MP3/New_MP3/mips.srcs/sources_1/imports/new/mips_datapath.vhd:91]
	Parameter width bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'mux2' declared at 'Z:/rrutherford20/CS-401-1-CompArch/MP3/New_MP3/mips.srcs/sources_1/imports/new/mips_multiplexer_2_input.vhd:4' bound to instance 'pcbrmux' of component 'mux2' [Z:/rrutherford20/CS-401-1-CompArch/MP3/New_MP3/mips.srcs/sources_1/imports/new/mips_datapath.vhd:92]
INFO: [Synth 8-638] synthesizing module 'mux2' [Z:/rrutherford20/CS-401-1-CompArch/MP3/New_MP3/mips.srcs/sources_1/imports/new/mips_multiplexer_2_input.vhd:11]
	Parameter width bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'mux2' (7#1) [Z:/rrutherford20/CS-401-1-CompArch/MP3/New_MP3/mips.srcs/sources_1/imports/new/mips_multiplexer_2_input.vhd:11]
	Parameter width bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'mux2' declared at 'Z:/rrutherford20/CS-401-1-CompArch/MP3/New_MP3/mips.srcs/sources_1/imports/new/mips_multiplexer_2_input.vhd:4' bound to instance 'pcmux' of component 'mux2' [Z:/rrutherford20/CS-401-1-CompArch/MP3/New_MP3/mips.srcs/sources_1/imports/new/mips_datapath.vhd:93]
	Parameter width bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'regfile' declared at 'Z:/rrutherford20/CS-401-1-CompArch/MP3/New_MP3/mips.srcs/sources_1/imports/new/mips_register_file.vhd:11' bound to instance 'rf' of component 'regfile' [Z:/rrutherford20/CS-401-1-CompArch/MP3/New_MP3/mips.srcs/sources_1/imports/new/mips_datapath.vhd:96]
INFO: [Synth 8-638] synthesizing module 'regfile' [Z:/rrutherford20/CS-401-1-CompArch/MP3/New_MP3/mips.srcs/sources_1/imports/new/mips_register_file.vhd:21]
	Parameter width bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'regfile' (8#1) [Z:/rrutherford20/CS-401-1-CompArch/MP3/New_MP3/mips.srcs/sources_1/imports/new/mips_register_file.vhd:21]
	Parameter width bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'mux2' declared at 'Z:/rrutherford20/CS-401-1-CompArch/MP3/New_MP3/mips.srcs/sources_1/imports/new/mips_multiplexer_2_input.vhd:4' bound to instance 'resmux' of component 'mux2' [Z:/rrutherford20/CS-401-1-CompArch/MP3/New_MP3/mips.srcs/sources_1/imports/new/mips_datapath.vhd:103]
	Parameter width bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'signext' declared at 'Z:/rrutherford20/CS-401-1-CompArch/MP3/New_MP3/mips.srcs/sources_1/imports/new/mips_sign_extender.vhd:5' bound to instance 'se' of component 'signext' [Z:/rrutherford20/CS-401-1-CompArch/MP3/New_MP3/mips.srcs/sources_1/imports/new/mips_datapath.vhd:107]
INFO: [Synth 8-638] synthesizing module 'signext' [Z:/rrutherford20/CS-401-1-CompArch/MP3/New_MP3/mips.srcs/sources_1/imports/new/mips_sign_extender.vhd:11]
	Parameter width bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'signext' (9#1) [Z:/rrutherford20/CS-401-1-CompArch/MP3/New_MP3/mips.srcs/sources_1/imports/new/mips_sign_extender.vhd:11]
	Parameter width bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'mux2' declared at 'Z:/rrutherford20/CS-401-1-CompArch/MP3/New_MP3/mips.srcs/sources_1/imports/new/mips_multiplexer_2_input.vhd:4' bound to instance 'srcbmux' of component 'mux2' [Z:/rrutherford20/CS-401-1-CompArch/MP3/New_MP3/mips.srcs/sources_1/imports/new/mips_datapath.vhd:110]
	Parameter width bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'alu' declared at 'Z:/rrutherford20/CS-401-1-CompArch/MP3/New_MP3/mips.srcs/sources_1/imports/new/mips_alu.vhd:8' bound to instance 'mainalu' of component 'alu' [Z:/rrutherford20/CS-401-1-CompArch/MP3/New_MP3/mips.srcs/sources_1/imports/new/mips_datapath.vhd:114]
INFO: [Synth 8-638] synthesizing module 'alu' [Z:/rrutherford20/CS-401-1-CompArch/MP3/New_MP3/mips.srcs/sources_1/imports/new/mips_alu.vhd:16]
	Parameter width bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'alu' (10#1) [Z:/rrutherford20/CS-401-1-CompArch/MP3/New_MP3/mips.srcs/sources_1/imports/new/mips_alu.vhd:16]
INFO: [Synth 8-256] done synthesizing module 'datapath' (11#1) [Z:/rrutherford20/CS-401-1-CompArch/MP3/New_MP3/mips.srcs/sources_1/imports/new/mips_datapath.vhd:20]
INFO: [Synth 8-256] done synthesizing module 'mips' (12#1) [Z:/rrutherford20/CS-401-1-CompArch/MP3/New_MP3/mips.srcs/sources_1/imports/new/mips.vhd:29]
	Parameter width bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'imem' declared at 'Z:/rrutherford20/CS-401-1-CompArch/MP3/New_MP3/mips.srcs/sources_1/imports/new/mips_mem_instructions.vhd:10' bound to instance 'imem1' of component 'imem' [Z:/rrutherford20/CS-401-1-CompArch/MP3/New_MP3/mips.srcs/sources_1/imports/new/mips_top.vhd:72]
INFO: [Synth 8-638] synthesizing module 'imem' [Z:/rrutherford20/CS-401-1-CompArch/MP3/New_MP3/mips.srcs/sources_1/imports/new/mips_mem_instructions.vhd:16]
	Parameter width bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'imem' (13#1) [Z:/rrutherford20/CS-401-1-CompArch/MP3/New_MP3/mips.srcs/sources_1/imports/new/mips_mem_instructions.vhd:16]
INFO: [Synth 8-3491] module 'dmem' declared at 'Z:/rrutherford20/CS-401-1-CompArch/MP3/New_MP3/mips.srcs/sources_1/imports/new/mips_mem_data.vhd:11' bound to instance 'dmem1' of component 'dmem' [Z:/rrutherford20/CS-401-1-CompArch/MP3/New_MP3/mips.srcs/sources_1/imports/new/mips_top.vhd:73]
INFO: [Synth 8-638] synthesizing module 'dmem' [Z:/rrutherford20/CS-401-1-CompArch/MP3/New_MP3/mips.srcs/sources_1/imports/new/mips_mem_data.vhd:22]
INFO: [Synth 8-3491] module 'dual_port_ram' declared at 'Z:/rrutherford20/CS-401-1-CompArch/MP3/New_MP3/.Xil/Vivado-8036-LAB-SCI-214-16/realtime/dual_port_ram_stub.vhdl:5' bound to instance 'MULTI_PORT_REG' of component 'dual_port_ram' [Z:/rrutherford20/CS-401-1-CompArch/MP3/New_MP3/mips.srcs/sources_1/imports/new/mips_mem_data.vhd:43]
INFO: [Synth 8-638] synthesizing module 'dual_port_ram' [Z:/rrutherford20/CS-401-1-CompArch/MP3/New_MP3/.Xil/Vivado-8036-LAB-SCI-214-16/realtime/dual_port_ram_stub.vhdl:23]
INFO: [Synth 8-256] done synthesizing module 'dmem' (14#1) [Z:/rrutherford20/CS-401-1-CompArch/MP3/New_MP3/mips.srcs/sources_1/imports/new/mips_mem_data.vhd:22]
INFO: [Synth 8-256] done synthesizing module 'mips_top' (15#1) [Z:/rrutherford20/CS-401-1-CompArch/MP3/New_MP3/mips.srcs/sources_1/imports/new/mips_top.vhd:29]
INFO: [Synth 8-3491] module 'display_hex' declared at 'Z:/rrutherford20/CS-401-1-CompArch/MP3/New_MP3/mips.srcs/sources_1/imports/new/display_hex.vhd:5' bound to instance 'display' of component 'display_hex' [Z:/rrutherford20/CS-401-1-CompArch/MP3/New_MP3/mips.srcs/sources_1/imports/new/computer_top.vhd:67]
INFO: [Synth 8-638] synthesizing module 'display_hex' [Z:/rrutherford20/CS-401-1-CompArch/MP3/New_MP3/mips.srcs/sources_1/imports/new/display_hex.vhd:17]
WARNING: [Synth 8-614] signal 'x' is read in the process but is not in the sensitivity list [Z:/rrutherford20/CS-401-1-CompArch/MP3/New_MP3/mips.srcs/sources_1/imports/new/display_hex.vhd:35]
INFO: [Synth 8-256] done synthesizing module 'display_hex' (16#1) [Z:/rrutherford20/CS-401-1-CompArch/MP3/New_MP3/mips.srcs/sources_1/imports/new/display_hex.vhd:17]
INFO: [Synth 8-256] done synthesizing module 'computer_top' (17#1) [Z:/rrutherford20/CS-401-1-CompArch/MP3/New_MP3/mips.srcs/sources_1/imports/new/computer_top.vhd:24]
WARNING: [Synth 8-3331] design sl2 has unconnected port a[31]
WARNING: [Synth 8-3331] design sl2 has unconnected port a[30]
WARNING: [Synth 8-3331] design datapath has unconnected port instr[31]
WARNING: [Synth 8-3331] design datapath has unconnected port instr[30]
WARNING: [Synth 8-3331] design datapath has unconnected port instr[29]
WARNING: [Synth 8-3331] design datapath has unconnected port instr[28]
WARNING: [Synth 8-3331] design datapath has unconnected port instr[27]
WARNING: [Synth 8-3331] design datapath has unconnected port instr[26]
WARNING: [Synth 8-3331] design controller has unconnected port regdst
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2976.328 ; gain = 0.000
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 2976.328 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 2976.328 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Project 1-454] Reading design checkpoint 'z:/rrutherford20/CS-401-1-CompArch/MP3/New_MP3/mips.srcs/sources_1/ip/dual_port_ram/dual_port_ram.dcp' for cell 'mips1/dmem1/MULTI_PORT_REG'
INFO: [Netlist 29-17] Analyzing 4 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.2.1
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-141] Inserted 1 OBUFs to IO ports without IO buffers.

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [Z:/rrutherford20/CS-401-1-CompArch/MP3/New_MP3/mips.srcs/constrs_1/imports/Desktop/Nexys4DDR_Master.xdc]
Finished Parsing XDC File [Z:/rrutherford20/CS-401-1-CompArch/MP3/New_MP3/mips.srcs/constrs_1/imports/Desktop/Nexys4DDR_Master.xdc]
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:00:08 ; elapsed = 00:00:06 . Memory (MB): peak = 2976.328 ; gain = 0.000
64 Infos, 17 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 2976.328 ; gain = 0.000
exit
INFO: [Common 17-206] Exiting Vivado at Mon Apr 22 14:00:26 2019...
