XSG_core_config	xps:xsg	hw_sys	ROACH2:sx475t
XSG_core_config	xps:xsg	clk_src	adc0_clk
XSG_core_config	xps:xsg	roach_clk_src	sys_clk
XSG_core_config	xps:xsg	roach2_clk_src	adc0_clk
XSG_core_config	xps:xsg	mkdig_clk_src	sys_clk
XSG_core_config	xps:xsg	clk_rate	256
XSG_core_config	xps:xsg	sample_period	1
XSG_core_config	xps:xsg	synthesis_tool	XST
TenGbE0/snapshot/bram	xps:bram	arith_type	Unsigned
TenGbE0/snapshot/bram	xps:bram	addr_width	12
TenGbE0/snapshot/bram	xps:bram	data_width	128
TenGbE0/snapshot/bram	xps:bram	reg_prim_output	off
TenGbE0/snapshot/bram	xps:bram	reg_core_output	off
TenGbE0/snapshot/bram	xps:bram	optimization	Minimum_Area
TenGbE0/snapshot/bram	xps:bram	data_bin_pt	0
TenGbE0/snapshot/bram	xps:bram	init_vals	[0:2^10-1]
TenGbE0/snapshot/bram	xps:bram	sample_rate	1
adc0/snapshot/bram	xps:bram	arith_type	Unsigned
adc0/snapshot/bram	xps:bram	addr_width	12
adc0/snapshot/bram	xps:bram	data_width	128
adc0/snapshot/bram	xps:bram	reg_prim_output	off
adc0/snapshot/bram	xps:bram	reg_core_output	off
adc0/snapshot/bram	xps:bram	optimization	Minimum_Area
adc0/snapshot/bram	xps:bram	data_bin_pt	0
adc0/snapshot/bram	xps:bram	init_vals	[0:2^10-1]
adc0/snapshot/bram	xps:bram	sample_rate	1
adc1/snapshot/bram	xps:bram	arith_type	Unsigned
adc1/snapshot/bram	xps:bram	addr_width	12
adc1/snapshot/bram	xps:bram	data_width	128
adc1/snapshot/bram	xps:bram	reg_prim_output	off
adc1/snapshot/bram	xps:bram	reg_core_output	off
adc1/snapshot/bram	xps:bram	optimization	Minimum_Area
adc1/snapshot/bram	xps:bram	data_bin_pt	0
adc1/snapshot/bram	xps:bram	init_vals	[0:2^10-1]
adc1/snapshot/bram	xps:bram	sample_rate	1
TenGbE0/data_overflow	xps:sw_reg	io_dir	To\_Processor
TenGbE0/data_overflow	xps:sw_reg	io_delay	0
TenGbE0/data_overflow	xps:sw_reg	sample_period	1
TenGbE0/data_overflow	xps:sw_reg	names	reg
TenGbE0/data_overflow	xps:sw_reg	bitwidths	1
TenGbE0/data_overflow	xps:sw_reg	bin_pts	0
TenGbE0/data_overflow	xps:sw_reg	arith_types	0
TenGbE0/data_overflow	xps:sw_reg	sim_port	on
TenGbE0/data_overflow	xps:sw_reg	show_format	on
TenGbE0/dst_ip	xps:sw_reg	io_dir	From\_Processor
TenGbE0/dst_ip	xps:sw_reg	io_delay	0
TenGbE0/dst_ip	xps:sw_reg	sample_period	1
TenGbE0/dst_ip	xps:sw_reg	names	reg
TenGbE0/dst_ip	xps:sw_reg	bitwidths	32
TenGbE0/dst_ip	xps:sw_reg	bin_pts	0
TenGbE0/dst_ip	xps:sw_reg	arith_types	0
TenGbE0/dst_ip	xps:sw_reg	sim_port	on
TenGbE0/dst_ip	xps:sw_reg	show_format	on
TenGbE0/dst_port	xps:sw_reg	io_dir	From\_Processor
TenGbE0/dst_port	xps:sw_reg	io_delay	0
TenGbE0/dst_port	xps:sw_reg	sample_period	1
TenGbE0/dst_port	xps:sw_reg	names	reg
TenGbE0/dst_port	xps:sw_reg	bitwidths	16
TenGbE0/dst_port	xps:sw_reg	bin_pts	0
TenGbE0/dst_port	xps:sw_reg	arith_types	0
TenGbE0/dst_port	xps:sw_reg	sim_port	on
TenGbE0/dst_port	xps:sw_reg	show_format	on
TenGbE0/hdr5_0x1600_DIR	xps:sw_reg	io_dir	From\_Processor
TenGbE0/hdr5_0x1600_DIR	xps:sw_reg	io_delay	0
TenGbE0/hdr5_0x1600_DIR	xps:sw_reg	sample_period	1
TenGbE0/hdr5_0x1600_DIR	xps:sw_reg	names	reg
TenGbE0/hdr5_0x1600_DIR	xps:sw_reg	bitwidths	32
TenGbE0/hdr5_0x1600_DIR	xps:sw_reg	bin_pts	0
TenGbE0/hdr5_0x1600_DIR	xps:sw_reg	arith_types	0
TenGbE0/hdr5_0x1600_DIR	xps:sw_reg	sim_port	on
TenGbE0/hdr5_0x1600_DIR	xps:sw_reg	show_format	on
TenGbE0/hdr6_0x1234_DIR	xps:sw_reg	io_dir	From\_Processor
TenGbE0/hdr6_0x1234_DIR	xps:sw_reg	io_delay	0
TenGbE0/hdr6_0x1234_DIR	xps:sw_reg	sample_period	1
TenGbE0/hdr6_0x1234_DIR	xps:sw_reg	names	reg
TenGbE0/hdr6_0x1234_DIR	xps:sw_reg	bitwidths	32
TenGbE0/hdr6_0x1234_DIR	xps:sw_reg	bin_pts	0
TenGbE0/hdr6_0x1234_DIR	xps:sw_reg	arith_types	0
TenGbE0/hdr6_0x1234_DIR	xps:sw_reg	sim_port	on
TenGbE0/hdr6_0x1234_DIR	xps:sw_reg	show_format	on
TenGbE0/hdr7_0x1800	xps:sw_reg	io_dir	From\_Processor
TenGbE0/hdr7_0x1800	xps:sw_reg	io_delay	0
TenGbE0/hdr7_0x1800	xps:sw_reg	sample_period	1
TenGbE0/hdr7_0x1800	xps:sw_reg	names	reg
TenGbE0/hdr7_0x1800	xps:sw_reg	bitwidths	32
TenGbE0/hdr7_0x1800	xps:sw_reg	bin_pts	0
TenGbE0/hdr7_0x1800	xps:sw_reg	arith_types	0
TenGbE0/hdr7_0x1800	xps:sw_reg	sim_port	on
TenGbE0/hdr7_0x1800	xps:sw_reg	show_format	on
TenGbE0/hdr_heap_offset	xps:sw_reg	io_dir	From\_Processor
TenGbE0/hdr_heap_offset	xps:sw_reg	io_delay	0
TenGbE0/hdr_heap_offset	xps:sw_reg	sample_period	1
TenGbE0/hdr_heap_offset	xps:sw_reg	names	reg
TenGbE0/hdr_heap_offset	xps:sw_reg	bitwidths	32
TenGbE0/hdr_heap_offset	xps:sw_reg	bin_pts	0
TenGbE0/hdr_heap_offset	xps:sw_reg	arith_types	0
TenGbE0/hdr_heap_offset	xps:sw_reg	sim_port	on
TenGbE0/hdr_heap_offset	xps:sw_reg	show_format	on
TenGbE0/hdr_heap_size	xps:sw_reg	io_dir	From\_Processor
TenGbE0/hdr_heap_size	xps:sw_reg	io_delay	0
TenGbE0/hdr_heap_size	xps:sw_reg	sample_period	1
TenGbE0/hdr_heap_size	xps:sw_reg	names	reg
TenGbE0/hdr_heap_size	xps:sw_reg	bitwidths	32
TenGbE0/hdr_heap_size	xps:sw_reg	bin_pts	0
TenGbE0/hdr_heap_size	xps:sw_reg	arith_types	0
TenGbE0/hdr_heap_size	xps:sw_reg	sim_port	on
TenGbE0/hdr_heap_size	xps:sw_reg	show_format	on
TenGbE0/hdr_pkt_len_words	xps:sw_reg	io_dir	From\_Processor
TenGbE0/hdr_pkt_len_words	xps:sw_reg	io_delay	0
TenGbE0/hdr_pkt_len_words	xps:sw_reg	sample_period	1
TenGbE0/hdr_pkt_len_words	xps:sw_reg	names	reg
TenGbE0/hdr_pkt_len_words	xps:sw_reg	bitwidths	32
TenGbE0/hdr_pkt_len_words	xps:sw_reg	bin_pts	0
TenGbE0/hdr_pkt_len_words	xps:sw_reg	arith_types	0
TenGbE0/hdr_pkt_len_words	xps:sw_reg	sim_port	on
TenGbE0/hdr_pkt_len_words	xps:sw_reg	show_format	on
TenGbE0/snapshot/ctrl	xps:sw_reg	io_dir	From\_Processor
TenGbE0/snapshot/ctrl	xps:sw_reg	io_delay	0
TenGbE0/snapshot/ctrl	xps:sw_reg	sample_period	1
TenGbE0/snapshot/ctrl	xps:sw_reg	names	reg
TenGbE0/snapshot/ctrl	xps:sw_reg	bitwidths	32
TenGbE0/snapshot/ctrl	xps:sw_reg	bin_pts	0
TenGbE0/snapshot/ctrl	xps:sw_reg	arith_types	0
TenGbE0/snapshot/ctrl	xps:sw_reg	sim_port	on
TenGbE0/snapshot/ctrl	xps:sw_reg	show_format	on
TenGbE0/snapshot/status	xps:sw_reg	io_dir	To\_Processor
TenGbE0/snapshot/status	xps:sw_reg	io_delay	0
TenGbE0/snapshot/status	xps:sw_reg	sample_period	1
TenGbE0/snapshot/status	xps:sw_reg	names	reg
TenGbE0/snapshot/status	xps:sw_reg	bitwidths	32
TenGbE0/snapshot/status	xps:sw_reg	bin_pts	0
TenGbE0/snapshot/status	xps:sw_reg	arith_types	0
TenGbE0/snapshot/status	xps:sw_reg	sim_port	on
TenGbE0/snapshot/status	xps:sw_reg	show_format	on
TenGbE0/tx_afull	xps:sw_reg	io_dir	To\_Processor
TenGbE0/tx_afull	xps:sw_reg	io_delay	0
TenGbE0/tx_afull	xps:sw_reg	sample_period	1
TenGbE0/tx_afull	xps:sw_reg	names	reg
TenGbE0/tx_afull	xps:sw_reg	bitwidths	1
TenGbE0/tx_afull	xps:sw_reg	bin_pts	0
TenGbE0/tx_afull	xps:sw_reg	arith_types	0
TenGbE0/tx_afull	xps:sw_reg	sim_port	on
TenGbE0/tx_afull	xps:sw_reg	show_format	on
TenGbE0/tx_overflow	xps:sw_reg	io_dir	To\_Processor
TenGbE0/tx_overflow	xps:sw_reg	io_delay	0
TenGbE0/tx_overflow	xps:sw_reg	sample_period	1
TenGbE0/tx_overflow	xps:sw_reg	names	reg
TenGbE0/tx_overflow	xps:sw_reg	bitwidths	1
TenGbE0/tx_overflow	xps:sw_reg	bin_pts	0
TenGbE0/tx_overflow	xps:sw_reg	arith_types	0
TenGbE0/tx_overflow	xps:sw_reg	sim_port	on
TenGbE0/tx_overflow	xps:sw_reg	show_format	on
TenGbE1/data_overflow	xps:sw_reg	io_dir	To\_Processor
TenGbE1/data_overflow	xps:sw_reg	io_delay	0
TenGbE1/data_overflow	xps:sw_reg	sample_period	1
TenGbE1/data_overflow	xps:sw_reg	names	reg
TenGbE1/data_overflow	xps:sw_reg	bitwidths	1
TenGbE1/data_overflow	xps:sw_reg	bin_pts	0
TenGbE1/data_overflow	xps:sw_reg	arith_types	0
TenGbE1/data_overflow	xps:sw_reg	sim_port	on
TenGbE1/data_overflow	xps:sw_reg	show_format	on
TenGbE1/dst_ip	xps:sw_reg	io_dir	From\_Processor
TenGbE1/dst_ip	xps:sw_reg	io_delay	0
TenGbE1/dst_ip	xps:sw_reg	sample_period	1
TenGbE1/dst_ip	xps:sw_reg	names	reg
TenGbE1/dst_ip	xps:sw_reg	bitwidths	32
TenGbE1/dst_ip	xps:sw_reg	bin_pts	0
TenGbE1/dst_ip	xps:sw_reg	arith_types	0
TenGbE1/dst_ip	xps:sw_reg	sim_port	on
TenGbE1/dst_ip	xps:sw_reg	show_format	on
TenGbE1/dst_port	xps:sw_reg	io_dir	From\_Processor
TenGbE1/dst_port	xps:sw_reg	io_delay	0
TenGbE1/dst_port	xps:sw_reg	sample_period	1
TenGbE1/dst_port	xps:sw_reg	names	reg
TenGbE1/dst_port	xps:sw_reg	bitwidths	16
TenGbE1/dst_port	xps:sw_reg	bin_pts	0
TenGbE1/dst_port	xps:sw_reg	arith_types	0
TenGbE1/dst_port	xps:sw_reg	sim_port	on
TenGbE1/dst_port	xps:sw_reg	show_format	on
TenGbE1/hdr5_0x1600_DIR	xps:sw_reg	io_dir	From\_Processor
TenGbE1/hdr5_0x1600_DIR	xps:sw_reg	io_delay	0
TenGbE1/hdr5_0x1600_DIR	xps:sw_reg	sample_period	1
TenGbE1/hdr5_0x1600_DIR	xps:sw_reg	names	reg
TenGbE1/hdr5_0x1600_DIR	xps:sw_reg	bitwidths	32
TenGbE1/hdr5_0x1600_DIR	xps:sw_reg	bin_pts	0
TenGbE1/hdr5_0x1600_DIR	xps:sw_reg	arith_types	0
TenGbE1/hdr5_0x1600_DIR	xps:sw_reg	sim_port	on
TenGbE1/hdr5_0x1600_DIR	xps:sw_reg	show_format	on
TenGbE1/hdr6_0x1234_DIR	xps:sw_reg	io_dir	From\_Processor
TenGbE1/hdr6_0x1234_DIR	xps:sw_reg	io_delay	0
TenGbE1/hdr6_0x1234_DIR	xps:sw_reg	sample_period	1
TenGbE1/hdr6_0x1234_DIR	xps:sw_reg	names	reg
TenGbE1/hdr6_0x1234_DIR	xps:sw_reg	bitwidths	32
TenGbE1/hdr6_0x1234_DIR	xps:sw_reg	bin_pts	0
TenGbE1/hdr6_0x1234_DIR	xps:sw_reg	arith_types	0
TenGbE1/hdr6_0x1234_DIR	xps:sw_reg	sim_port	on
TenGbE1/hdr6_0x1234_DIR	xps:sw_reg	show_format	on
TenGbE1/hdr7_0x1800	xps:sw_reg	io_dir	From\_Processor
TenGbE1/hdr7_0x1800	xps:sw_reg	io_delay	0
TenGbE1/hdr7_0x1800	xps:sw_reg	sample_period	1
TenGbE1/hdr7_0x1800	xps:sw_reg	names	reg
TenGbE1/hdr7_0x1800	xps:sw_reg	bitwidths	32
TenGbE1/hdr7_0x1800	xps:sw_reg	bin_pts	0
TenGbE1/hdr7_0x1800	xps:sw_reg	arith_types	0
TenGbE1/hdr7_0x1800	xps:sw_reg	sim_port	on
TenGbE1/hdr7_0x1800	xps:sw_reg	show_format	on
TenGbE1/hdr_heap_offset	xps:sw_reg	io_dir	From\_Processor
TenGbE1/hdr_heap_offset	xps:sw_reg	io_delay	0
TenGbE1/hdr_heap_offset	xps:sw_reg	sample_period	1
TenGbE1/hdr_heap_offset	xps:sw_reg	names	reg
TenGbE1/hdr_heap_offset	xps:sw_reg	bitwidths	32
TenGbE1/hdr_heap_offset	xps:sw_reg	bin_pts	0
TenGbE1/hdr_heap_offset	xps:sw_reg	arith_types	0
TenGbE1/hdr_heap_offset	xps:sw_reg	sim_port	on
TenGbE1/hdr_heap_offset	xps:sw_reg	show_format	on
TenGbE1/hdr_heap_size	xps:sw_reg	io_dir	From\_Processor
TenGbE1/hdr_heap_size	xps:sw_reg	io_delay	0
TenGbE1/hdr_heap_size	xps:sw_reg	sample_period	1
TenGbE1/hdr_heap_size	xps:sw_reg	names	reg
TenGbE1/hdr_heap_size	xps:sw_reg	bitwidths	32
TenGbE1/hdr_heap_size	xps:sw_reg	bin_pts	0
TenGbE1/hdr_heap_size	xps:sw_reg	arith_types	0
TenGbE1/hdr_heap_size	xps:sw_reg	sim_port	on
TenGbE1/hdr_heap_size	xps:sw_reg	show_format	on
TenGbE1/hdr_pkt_len_words	xps:sw_reg	io_dir	From\_Processor
TenGbE1/hdr_pkt_len_words	xps:sw_reg	io_delay	0
TenGbE1/hdr_pkt_len_words	xps:sw_reg	sample_period	1
TenGbE1/hdr_pkt_len_words	xps:sw_reg	names	reg
TenGbE1/hdr_pkt_len_words	xps:sw_reg	bitwidths	32
TenGbE1/hdr_pkt_len_words	xps:sw_reg	bin_pts	0
TenGbE1/hdr_pkt_len_words	xps:sw_reg	arith_types	0
TenGbE1/hdr_pkt_len_words	xps:sw_reg	sim_port	on
TenGbE1/hdr_pkt_len_words	xps:sw_reg	show_format	on
TenGbE1/tx_afull	xps:sw_reg	io_dir	To\_Processor
TenGbE1/tx_afull	xps:sw_reg	io_delay	0
TenGbE1/tx_afull	xps:sw_reg	sample_period	1
TenGbE1/tx_afull	xps:sw_reg	names	reg
TenGbE1/tx_afull	xps:sw_reg	bitwidths	1
TenGbE1/tx_afull	xps:sw_reg	bin_pts	0
TenGbE1/tx_afull	xps:sw_reg	arith_types	0
TenGbE1/tx_afull	xps:sw_reg	sim_port	on
TenGbE1/tx_afull	xps:sw_reg	show_format	on
TenGbE1/tx_overflow	xps:sw_reg	io_dir	To\_Processor
TenGbE1/tx_overflow	xps:sw_reg	io_delay	0
TenGbE1/tx_overflow	xps:sw_reg	sample_period	1
TenGbE1/tx_overflow	xps:sw_reg	names	reg
TenGbE1/tx_overflow	xps:sw_reg	bitwidths	1
TenGbE1/tx_overflow	xps:sw_reg	bin_pts	0
TenGbE1/tx_overflow	xps:sw_reg	arith_types	0
TenGbE1/tx_overflow	xps:sw_reg	sim_port	on
TenGbE1/tx_overflow	xps:sw_reg	show_format	on
TenGbE2/data_overflow	xps:sw_reg	io_dir	To\_Processor
TenGbE2/data_overflow	xps:sw_reg	io_delay	0
TenGbE2/data_overflow	xps:sw_reg	sample_period	1
TenGbE2/data_overflow	xps:sw_reg	names	reg
TenGbE2/data_overflow	xps:sw_reg	bitwidths	1
TenGbE2/data_overflow	xps:sw_reg	bin_pts	0
TenGbE2/data_overflow	xps:sw_reg	arith_types	0
TenGbE2/data_overflow	xps:sw_reg	sim_port	on
TenGbE2/data_overflow	xps:sw_reg	show_format	on
TenGbE2/dst_ip	xps:sw_reg	io_dir	From\_Processor
TenGbE2/dst_ip	xps:sw_reg	io_delay	0
TenGbE2/dst_ip	xps:sw_reg	sample_period	1
TenGbE2/dst_ip	xps:sw_reg	names	reg
TenGbE2/dst_ip	xps:sw_reg	bitwidths	32
TenGbE2/dst_ip	xps:sw_reg	bin_pts	0
TenGbE2/dst_ip	xps:sw_reg	arith_types	0
TenGbE2/dst_ip	xps:sw_reg	sim_port	on
TenGbE2/dst_ip	xps:sw_reg	show_format	on
TenGbE2/dst_port	xps:sw_reg	io_dir	From\_Processor
TenGbE2/dst_port	xps:sw_reg	io_delay	0
TenGbE2/dst_port	xps:sw_reg	sample_period	1
TenGbE2/dst_port	xps:sw_reg	names	reg
TenGbE2/dst_port	xps:sw_reg	bitwidths	16
TenGbE2/dst_port	xps:sw_reg	bin_pts	0
TenGbE2/dst_port	xps:sw_reg	arith_types	0
TenGbE2/dst_port	xps:sw_reg	sim_port	on
TenGbE2/dst_port	xps:sw_reg	show_format	on
TenGbE2/hdr5_0x1600_DIR	xps:sw_reg	io_dir	From\_Processor
TenGbE2/hdr5_0x1600_DIR	xps:sw_reg	io_delay	0
TenGbE2/hdr5_0x1600_DIR	xps:sw_reg	sample_period	1
TenGbE2/hdr5_0x1600_DIR	xps:sw_reg	names	reg
TenGbE2/hdr5_0x1600_DIR	xps:sw_reg	bitwidths	32
TenGbE2/hdr5_0x1600_DIR	xps:sw_reg	bin_pts	0
TenGbE2/hdr5_0x1600_DIR	xps:sw_reg	arith_types	0
TenGbE2/hdr5_0x1600_DIR	xps:sw_reg	sim_port	on
TenGbE2/hdr5_0x1600_DIR	xps:sw_reg	show_format	on
TenGbE2/hdr6_0x1234_DIR	xps:sw_reg	io_dir	From\_Processor
TenGbE2/hdr6_0x1234_DIR	xps:sw_reg	io_delay	0
TenGbE2/hdr6_0x1234_DIR	xps:sw_reg	sample_period	1
TenGbE2/hdr6_0x1234_DIR	xps:sw_reg	names	reg
TenGbE2/hdr6_0x1234_DIR	xps:sw_reg	bitwidths	32
TenGbE2/hdr6_0x1234_DIR	xps:sw_reg	bin_pts	0
TenGbE2/hdr6_0x1234_DIR	xps:sw_reg	arith_types	0
TenGbE2/hdr6_0x1234_DIR	xps:sw_reg	sim_port	on
TenGbE2/hdr6_0x1234_DIR	xps:sw_reg	show_format	on
TenGbE2/hdr7_0x1800	xps:sw_reg	io_dir	From\_Processor
TenGbE2/hdr7_0x1800	xps:sw_reg	io_delay	0
TenGbE2/hdr7_0x1800	xps:sw_reg	sample_period	1
TenGbE2/hdr7_0x1800	xps:sw_reg	names	reg
TenGbE2/hdr7_0x1800	xps:sw_reg	bitwidths	32
TenGbE2/hdr7_0x1800	xps:sw_reg	bin_pts	0
TenGbE2/hdr7_0x1800	xps:sw_reg	arith_types	0
TenGbE2/hdr7_0x1800	xps:sw_reg	sim_port	on
TenGbE2/hdr7_0x1800	xps:sw_reg	show_format	on
TenGbE2/hdr_heap_offset	xps:sw_reg	io_dir	From\_Processor
TenGbE2/hdr_heap_offset	xps:sw_reg	io_delay	0
TenGbE2/hdr_heap_offset	xps:sw_reg	sample_period	1
TenGbE2/hdr_heap_offset	xps:sw_reg	names	reg
TenGbE2/hdr_heap_offset	xps:sw_reg	bitwidths	32
TenGbE2/hdr_heap_offset	xps:sw_reg	bin_pts	0
TenGbE2/hdr_heap_offset	xps:sw_reg	arith_types	0
TenGbE2/hdr_heap_offset	xps:sw_reg	sim_port	on
TenGbE2/hdr_heap_offset	xps:sw_reg	show_format	on
TenGbE2/hdr_heap_size	xps:sw_reg	io_dir	From\_Processor
TenGbE2/hdr_heap_size	xps:sw_reg	io_delay	0
TenGbE2/hdr_heap_size	xps:sw_reg	sample_period	1
TenGbE2/hdr_heap_size	xps:sw_reg	names	reg
TenGbE2/hdr_heap_size	xps:sw_reg	bitwidths	32
TenGbE2/hdr_heap_size	xps:sw_reg	bin_pts	0
TenGbE2/hdr_heap_size	xps:sw_reg	arith_types	0
TenGbE2/hdr_heap_size	xps:sw_reg	sim_port	on
TenGbE2/hdr_heap_size	xps:sw_reg	show_format	on
TenGbE2/hdr_pkt_len_words	xps:sw_reg	io_dir	From\_Processor
TenGbE2/hdr_pkt_len_words	xps:sw_reg	io_delay	0
TenGbE2/hdr_pkt_len_words	xps:sw_reg	sample_period	1
TenGbE2/hdr_pkt_len_words	xps:sw_reg	names	reg
TenGbE2/hdr_pkt_len_words	xps:sw_reg	bitwidths	32
TenGbE2/hdr_pkt_len_words	xps:sw_reg	bin_pts	0
TenGbE2/hdr_pkt_len_words	xps:sw_reg	arith_types	0
TenGbE2/hdr_pkt_len_words	xps:sw_reg	sim_port	on
TenGbE2/hdr_pkt_len_words	xps:sw_reg	show_format	on
TenGbE2/tx_afull	xps:sw_reg	io_dir	To\_Processor
TenGbE2/tx_afull	xps:sw_reg	io_delay	0
TenGbE2/tx_afull	xps:sw_reg	sample_period	1
TenGbE2/tx_afull	xps:sw_reg	names	reg
TenGbE2/tx_afull	xps:sw_reg	bitwidths	1
TenGbE2/tx_afull	xps:sw_reg	bin_pts	0
TenGbE2/tx_afull	xps:sw_reg	arith_types	0
TenGbE2/tx_afull	xps:sw_reg	sim_port	on
TenGbE2/tx_afull	xps:sw_reg	show_format	on
TenGbE2/tx_overflow	xps:sw_reg	io_dir	To\_Processor
TenGbE2/tx_overflow	xps:sw_reg	io_delay	0
TenGbE2/tx_overflow	xps:sw_reg	sample_period	1
TenGbE2/tx_overflow	xps:sw_reg	names	reg
TenGbE2/tx_overflow	xps:sw_reg	bitwidths	1
TenGbE2/tx_overflow	xps:sw_reg	bin_pts	0
TenGbE2/tx_overflow	xps:sw_reg	arith_types	0
TenGbE2/tx_overflow	xps:sw_reg	sim_port	on
TenGbE2/tx_overflow	xps:sw_reg	show_format	on
TenGbE3/data_overflow	xps:sw_reg	io_dir	To\_Processor
TenGbE3/data_overflow	xps:sw_reg	io_delay	0
TenGbE3/data_overflow	xps:sw_reg	sample_period	1
TenGbE3/data_overflow	xps:sw_reg	names	reg
TenGbE3/data_overflow	xps:sw_reg	bitwidths	1
TenGbE3/data_overflow	xps:sw_reg	bin_pts	0
TenGbE3/data_overflow	xps:sw_reg	arith_types	0
TenGbE3/data_overflow	xps:sw_reg	sim_port	on
TenGbE3/data_overflow	xps:sw_reg	show_format	on
TenGbE3/dst_ip	xps:sw_reg	io_dir	From\_Processor
TenGbE3/dst_ip	xps:sw_reg	io_delay	0
TenGbE3/dst_ip	xps:sw_reg	sample_period	1
TenGbE3/dst_ip	xps:sw_reg	names	reg
TenGbE3/dst_ip	xps:sw_reg	bitwidths	32
TenGbE3/dst_ip	xps:sw_reg	bin_pts	0
TenGbE3/dst_ip	xps:sw_reg	arith_types	0
TenGbE3/dst_ip	xps:sw_reg	sim_port	on
TenGbE3/dst_ip	xps:sw_reg	show_format	on
TenGbE3/dst_port	xps:sw_reg	io_dir	From\_Processor
TenGbE3/dst_port	xps:sw_reg	io_delay	0
TenGbE3/dst_port	xps:sw_reg	sample_period	1
TenGbE3/dst_port	xps:sw_reg	names	reg
TenGbE3/dst_port	xps:sw_reg	bitwidths	16
TenGbE3/dst_port	xps:sw_reg	bin_pts	0
TenGbE3/dst_port	xps:sw_reg	arith_types	0
TenGbE3/dst_port	xps:sw_reg	sim_port	on
TenGbE3/dst_port	xps:sw_reg	show_format	on
TenGbE3/hdr5_0x1600_DIR	xps:sw_reg	io_dir	From\_Processor
TenGbE3/hdr5_0x1600_DIR	xps:sw_reg	io_delay	0
TenGbE3/hdr5_0x1600_DIR	xps:sw_reg	sample_period	1
TenGbE3/hdr5_0x1600_DIR	xps:sw_reg	names	reg
TenGbE3/hdr5_0x1600_DIR	xps:sw_reg	bitwidths	32
TenGbE3/hdr5_0x1600_DIR	xps:sw_reg	bin_pts	0
TenGbE3/hdr5_0x1600_DIR	xps:sw_reg	arith_types	0
TenGbE3/hdr5_0x1600_DIR	xps:sw_reg	sim_port	on
TenGbE3/hdr5_0x1600_DIR	xps:sw_reg	show_format	on
TenGbE3/hdr6_0x1234_DIR	xps:sw_reg	io_dir	From\_Processor
TenGbE3/hdr6_0x1234_DIR	xps:sw_reg	io_delay	0
TenGbE3/hdr6_0x1234_DIR	xps:sw_reg	sample_period	1
TenGbE3/hdr6_0x1234_DIR	xps:sw_reg	names	reg
TenGbE3/hdr6_0x1234_DIR	xps:sw_reg	bitwidths	32
TenGbE3/hdr6_0x1234_DIR	xps:sw_reg	bin_pts	0
TenGbE3/hdr6_0x1234_DIR	xps:sw_reg	arith_types	0
TenGbE3/hdr6_0x1234_DIR	xps:sw_reg	sim_port	on
TenGbE3/hdr6_0x1234_DIR	xps:sw_reg	show_format	on
TenGbE3/hdr7_0x1800	xps:sw_reg	io_dir	From\_Processor
TenGbE3/hdr7_0x1800	xps:sw_reg	io_delay	0
TenGbE3/hdr7_0x1800	xps:sw_reg	sample_period	1
TenGbE3/hdr7_0x1800	xps:sw_reg	names	reg
TenGbE3/hdr7_0x1800	xps:sw_reg	bitwidths	32
TenGbE3/hdr7_0x1800	xps:sw_reg	bin_pts	0
TenGbE3/hdr7_0x1800	xps:sw_reg	arith_types	0
TenGbE3/hdr7_0x1800	xps:sw_reg	sim_port	on
TenGbE3/hdr7_0x1800	xps:sw_reg	show_format	on
TenGbE3/hdr_heap_offset	xps:sw_reg	io_dir	From\_Processor
TenGbE3/hdr_heap_offset	xps:sw_reg	io_delay	0
TenGbE3/hdr_heap_offset	xps:sw_reg	sample_period	1
TenGbE3/hdr_heap_offset	xps:sw_reg	names	reg
TenGbE3/hdr_heap_offset	xps:sw_reg	bitwidths	32
TenGbE3/hdr_heap_offset	xps:sw_reg	bin_pts	0
TenGbE3/hdr_heap_offset	xps:sw_reg	arith_types	0
TenGbE3/hdr_heap_offset	xps:sw_reg	sim_port	on
TenGbE3/hdr_heap_offset	xps:sw_reg	show_format	on
TenGbE3/hdr_heap_size	xps:sw_reg	io_dir	From\_Processor
TenGbE3/hdr_heap_size	xps:sw_reg	io_delay	0
TenGbE3/hdr_heap_size	xps:sw_reg	sample_period	1
TenGbE3/hdr_heap_size	xps:sw_reg	names	reg
TenGbE3/hdr_heap_size	xps:sw_reg	bitwidths	32
TenGbE3/hdr_heap_size	xps:sw_reg	bin_pts	0
TenGbE3/hdr_heap_size	xps:sw_reg	arith_types	0
TenGbE3/hdr_heap_size	xps:sw_reg	sim_port	on
TenGbE3/hdr_heap_size	xps:sw_reg	show_format	on
TenGbE3/hdr_pkt_len_words	xps:sw_reg	io_dir	From\_Processor
TenGbE3/hdr_pkt_len_words	xps:sw_reg	io_delay	0
TenGbE3/hdr_pkt_len_words	xps:sw_reg	sample_period	1
TenGbE3/hdr_pkt_len_words	xps:sw_reg	names	reg
TenGbE3/hdr_pkt_len_words	xps:sw_reg	bitwidths	32
TenGbE3/hdr_pkt_len_words	xps:sw_reg	bin_pts	0
TenGbE3/hdr_pkt_len_words	xps:sw_reg	arith_types	0
TenGbE3/hdr_pkt_len_words	xps:sw_reg	sim_port	on
TenGbE3/hdr_pkt_len_words	xps:sw_reg	show_format	on
TenGbE3/tx_afull	xps:sw_reg	io_dir	To\_Processor
TenGbE3/tx_afull	xps:sw_reg	io_delay	0
TenGbE3/tx_afull	xps:sw_reg	sample_period	1
TenGbE3/tx_afull	xps:sw_reg	names	reg
TenGbE3/tx_afull	xps:sw_reg	bitwidths	1
TenGbE3/tx_afull	xps:sw_reg	bin_pts	0
TenGbE3/tx_afull	xps:sw_reg	arith_types	0
TenGbE3/tx_afull	xps:sw_reg	sim_port	on
TenGbE3/tx_afull	xps:sw_reg	show_format	on
TenGbE3/tx_overflow	xps:sw_reg	io_dir	To\_Processor
TenGbE3/tx_overflow	xps:sw_reg	io_delay	0
TenGbE3/tx_overflow	xps:sw_reg	sample_period	1
TenGbE3/tx_overflow	xps:sw_reg	names	reg
TenGbE3/tx_overflow	xps:sw_reg	bitwidths	1
TenGbE3/tx_overflow	xps:sw_reg	bin_pts	0
TenGbE3/tx_overflow	xps:sw_reg	arith_types	0
TenGbE3/tx_overflow	xps:sw_reg	sim_port	on
TenGbE3/tx_overflow	xps:sw_reg	show_format	on
TenGbE4/data_overflow	xps:sw_reg	io_dir	To\_Processor
TenGbE4/data_overflow	xps:sw_reg	io_delay	0
TenGbE4/data_overflow	xps:sw_reg	sample_period	1
TenGbE4/data_overflow	xps:sw_reg	names	reg
TenGbE4/data_overflow	xps:sw_reg	bitwidths	1
TenGbE4/data_overflow	xps:sw_reg	bin_pts	0
TenGbE4/data_overflow	xps:sw_reg	arith_types	0
TenGbE4/data_overflow	xps:sw_reg	sim_port	on
TenGbE4/data_overflow	xps:sw_reg	show_format	on
TenGbE4/dst_ip	xps:sw_reg	io_dir	From\_Processor
TenGbE4/dst_ip	xps:sw_reg	io_delay	0
TenGbE4/dst_ip	xps:sw_reg	sample_period	1
TenGbE4/dst_ip	xps:sw_reg	names	reg
TenGbE4/dst_ip	xps:sw_reg	bitwidths	32
TenGbE4/dst_ip	xps:sw_reg	bin_pts	0
TenGbE4/dst_ip	xps:sw_reg	arith_types	0
TenGbE4/dst_ip	xps:sw_reg	sim_port	on
TenGbE4/dst_ip	xps:sw_reg	show_format	on
TenGbE4/dst_port	xps:sw_reg	io_dir	From\_Processor
TenGbE4/dst_port	xps:sw_reg	io_delay	0
TenGbE4/dst_port	xps:sw_reg	sample_period	1
TenGbE4/dst_port	xps:sw_reg	names	reg
TenGbE4/dst_port	xps:sw_reg	bitwidths	16
TenGbE4/dst_port	xps:sw_reg	bin_pts	0
TenGbE4/dst_port	xps:sw_reg	arith_types	0
TenGbE4/dst_port	xps:sw_reg	sim_port	on
TenGbE4/dst_port	xps:sw_reg	show_format	on
TenGbE4/hdr5_0x1600_DIR	xps:sw_reg	io_dir	From\_Processor
TenGbE4/hdr5_0x1600_DIR	xps:sw_reg	io_delay	0
TenGbE4/hdr5_0x1600_DIR	xps:sw_reg	sample_period	1
TenGbE4/hdr5_0x1600_DIR	xps:sw_reg	names	reg
TenGbE4/hdr5_0x1600_DIR	xps:sw_reg	bitwidths	32
TenGbE4/hdr5_0x1600_DIR	xps:sw_reg	bin_pts	0
TenGbE4/hdr5_0x1600_DIR	xps:sw_reg	arith_types	0
TenGbE4/hdr5_0x1600_DIR	xps:sw_reg	sim_port	on
TenGbE4/hdr5_0x1600_DIR	xps:sw_reg	show_format	on
TenGbE4/hdr6_0x1234_DIR	xps:sw_reg	io_dir	From\_Processor
TenGbE4/hdr6_0x1234_DIR	xps:sw_reg	io_delay	0
TenGbE4/hdr6_0x1234_DIR	xps:sw_reg	sample_period	1
TenGbE4/hdr6_0x1234_DIR	xps:sw_reg	names	reg
TenGbE4/hdr6_0x1234_DIR	xps:sw_reg	bitwidths	32
TenGbE4/hdr6_0x1234_DIR	xps:sw_reg	bin_pts	0
TenGbE4/hdr6_0x1234_DIR	xps:sw_reg	arith_types	0
TenGbE4/hdr6_0x1234_DIR	xps:sw_reg	sim_port	on
TenGbE4/hdr6_0x1234_DIR	xps:sw_reg	show_format	on
TenGbE4/hdr7_0x1800	xps:sw_reg	io_dir	From\_Processor
TenGbE4/hdr7_0x1800	xps:sw_reg	io_delay	0
TenGbE4/hdr7_0x1800	xps:sw_reg	sample_period	1
TenGbE4/hdr7_0x1800	xps:sw_reg	names	reg
TenGbE4/hdr7_0x1800	xps:sw_reg	bitwidths	32
TenGbE4/hdr7_0x1800	xps:sw_reg	bin_pts	0
TenGbE4/hdr7_0x1800	xps:sw_reg	arith_types	0
TenGbE4/hdr7_0x1800	xps:sw_reg	sim_port	on
TenGbE4/hdr7_0x1800	xps:sw_reg	show_format	on
TenGbE4/hdr_heap_offset	xps:sw_reg	io_dir	From\_Processor
TenGbE4/hdr_heap_offset	xps:sw_reg	io_delay	0
TenGbE4/hdr_heap_offset	xps:sw_reg	sample_period	1
TenGbE4/hdr_heap_offset	xps:sw_reg	names	reg
TenGbE4/hdr_heap_offset	xps:sw_reg	bitwidths	32
TenGbE4/hdr_heap_offset	xps:sw_reg	bin_pts	0
TenGbE4/hdr_heap_offset	xps:sw_reg	arith_types	0
TenGbE4/hdr_heap_offset	xps:sw_reg	sim_port	on
TenGbE4/hdr_heap_offset	xps:sw_reg	show_format	on
TenGbE4/hdr_heap_size	xps:sw_reg	io_dir	From\_Processor
TenGbE4/hdr_heap_size	xps:sw_reg	io_delay	0
TenGbE4/hdr_heap_size	xps:sw_reg	sample_period	1
TenGbE4/hdr_heap_size	xps:sw_reg	names	reg
TenGbE4/hdr_heap_size	xps:sw_reg	bitwidths	32
TenGbE4/hdr_heap_size	xps:sw_reg	bin_pts	0
TenGbE4/hdr_heap_size	xps:sw_reg	arith_types	0
TenGbE4/hdr_heap_size	xps:sw_reg	sim_port	on
TenGbE4/hdr_heap_size	xps:sw_reg	show_format	on
TenGbE4/hdr_pkt_len_words	xps:sw_reg	io_dir	From\_Processor
TenGbE4/hdr_pkt_len_words	xps:sw_reg	io_delay	0
TenGbE4/hdr_pkt_len_words	xps:sw_reg	sample_period	1
TenGbE4/hdr_pkt_len_words	xps:sw_reg	names	reg
TenGbE4/hdr_pkt_len_words	xps:sw_reg	bitwidths	32
TenGbE4/hdr_pkt_len_words	xps:sw_reg	bin_pts	0
TenGbE4/hdr_pkt_len_words	xps:sw_reg	arith_types	0
TenGbE4/hdr_pkt_len_words	xps:sw_reg	sim_port	on
TenGbE4/hdr_pkt_len_words	xps:sw_reg	show_format	on
TenGbE4/tx_afull	xps:sw_reg	io_dir	To\_Processor
TenGbE4/tx_afull	xps:sw_reg	io_delay	0
TenGbE4/tx_afull	xps:sw_reg	sample_period	1
TenGbE4/tx_afull	xps:sw_reg	names	reg
TenGbE4/tx_afull	xps:sw_reg	bitwidths	1
TenGbE4/tx_afull	xps:sw_reg	bin_pts	0
TenGbE4/tx_afull	xps:sw_reg	arith_types	0
TenGbE4/tx_afull	xps:sw_reg	sim_port	on
TenGbE4/tx_afull	xps:sw_reg	show_format	on
TenGbE4/tx_overflow	xps:sw_reg	io_dir	To\_Processor
TenGbE4/tx_overflow	xps:sw_reg	io_delay	0
TenGbE4/tx_overflow	xps:sw_reg	sample_period	1
TenGbE4/tx_overflow	xps:sw_reg	names	reg
TenGbE4/tx_overflow	xps:sw_reg	bitwidths	1
TenGbE4/tx_overflow	xps:sw_reg	bin_pts	0
TenGbE4/tx_overflow	xps:sw_reg	arith_types	0
TenGbE4/tx_overflow	xps:sw_reg	sim_port	on
TenGbE4/tx_overflow	xps:sw_reg	show_format	on
TenGbE5/data_overflow	xps:sw_reg	io_dir	To\_Processor
TenGbE5/data_overflow	xps:sw_reg	io_delay	0
TenGbE5/data_overflow	xps:sw_reg	sample_period	1
TenGbE5/data_overflow	xps:sw_reg	names	reg
TenGbE5/data_overflow	xps:sw_reg	bitwidths	1
TenGbE5/data_overflow	xps:sw_reg	bin_pts	0
TenGbE5/data_overflow	xps:sw_reg	arith_types	0
TenGbE5/data_overflow	xps:sw_reg	sim_port	on
TenGbE5/data_overflow	xps:sw_reg	show_format	on
TenGbE5/dst_ip	xps:sw_reg	io_dir	From\_Processor
TenGbE5/dst_ip	xps:sw_reg	io_delay	0
TenGbE5/dst_ip	xps:sw_reg	sample_period	1
TenGbE5/dst_ip	xps:sw_reg	names	reg
TenGbE5/dst_ip	xps:sw_reg	bitwidths	32
TenGbE5/dst_ip	xps:sw_reg	bin_pts	0
TenGbE5/dst_ip	xps:sw_reg	arith_types	0
TenGbE5/dst_ip	xps:sw_reg	sim_port	on
TenGbE5/dst_ip	xps:sw_reg	show_format	on
TenGbE5/dst_port	xps:sw_reg	io_dir	From\_Processor
TenGbE5/dst_port	xps:sw_reg	io_delay	0
TenGbE5/dst_port	xps:sw_reg	sample_period	1
TenGbE5/dst_port	xps:sw_reg	names	reg
TenGbE5/dst_port	xps:sw_reg	bitwidths	16
TenGbE5/dst_port	xps:sw_reg	bin_pts	0
TenGbE5/dst_port	xps:sw_reg	arith_types	0
TenGbE5/dst_port	xps:sw_reg	sim_port	on
TenGbE5/dst_port	xps:sw_reg	show_format	on
TenGbE5/hdr5_0x1600_DIR	xps:sw_reg	io_dir	From\_Processor
TenGbE5/hdr5_0x1600_DIR	xps:sw_reg	io_delay	0
TenGbE5/hdr5_0x1600_DIR	xps:sw_reg	sample_period	1
TenGbE5/hdr5_0x1600_DIR	xps:sw_reg	names	reg
TenGbE5/hdr5_0x1600_DIR	xps:sw_reg	bitwidths	32
TenGbE5/hdr5_0x1600_DIR	xps:sw_reg	bin_pts	0
TenGbE5/hdr5_0x1600_DIR	xps:sw_reg	arith_types	0
TenGbE5/hdr5_0x1600_DIR	xps:sw_reg	sim_port	on
TenGbE5/hdr5_0x1600_DIR	xps:sw_reg	show_format	on
TenGbE5/hdr6_0x1234_DIR	xps:sw_reg	io_dir	From\_Processor
TenGbE5/hdr6_0x1234_DIR	xps:sw_reg	io_delay	0
TenGbE5/hdr6_0x1234_DIR	xps:sw_reg	sample_period	1
TenGbE5/hdr6_0x1234_DIR	xps:sw_reg	names	reg
TenGbE5/hdr6_0x1234_DIR	xps:sw_reg	bitwidths	32
TenGbE5/hdr6_0x1234_DIR	xps:sw_reg	bin_pts	0
TenGbE5/hdr6_0x1234_DIR	xps:sw_reg	arith_types	0
TenGbE5/hdr6_0x1234_DIR	xps:sw_reg	sim_port	on
TenGbE5/hdr6_0x1234_DIR	xps:sw_reg	show_format	on
TenGbE5/hdr7_0x1800	xps:sw_reg	io_dir	From\_Processor
TenGbE5/hdr7_0x1800	xps:sw_reg	io_delay	0
TenGbE5/hdr7_0x1800	xps:sw_reg	sample_period	1
TenGbE5/hdr7_0x1800	xps:sw_reg	names	reg
TenGbE5/hdr7_0x1800	xps:sw_reg	bitwidths	32
TenGbE5/hdr7_0x1800	xps:sw_reg	bin_pts	0
TenGbE5/hdr7_0x1800	xps:sw_reg	arith_types	0
TenGbE5/hdr7_0x1800	xps:sw_reg	sim_port	on
TenGbE5/hdr7_0x1800	xps:sw_reg	show_format	on
TenGbE5/hdr_heap_offset	xps:sw_reg	io_dir	From\_Processor
TenGbE5/hdr_heap_offset	xps:sw_reg	io_delay	0
TenGbE5/hdr_heap_offset	xps:sw_reg	sample_period	1
TenGbE5/hdr_heap_offset	xps:sw_reg	names	reg
TenGbE5/hdr_heap_offset	xps:sw_reg	bitwidths	32
TenGbE5/hdr_heap_offset	xps:sw_reg	bin_pts	0
TenGbE5/hdr_heap_offset	xps:sw_reg	arith_types	0
TenGbE5/hdr_heap_offset	xps:sw_reg	sim_port	on
TenGbE5/hdr_heap_offset	xps:sw_reg	show_format	on
TenGbE5/hdr_heap_size	xps:sw_reg	io_dir	From\_Processor
TenGbE5/hdr_heap_size	xps:sw_reg	io_delay	0
TenGbE5/hdr_heap_size	xps:sw_reg	sample_period	1
TenGbE5/hdr_heap_size	xps:sw_reg	names	reg
TenGbE5/hdr_heap_size	xps:sw_reg	bitwidths	32
TenGbE5/hdr_heap_size	xps:sw_reg	bin_pts	0
TenGbE5/hdr_heap_size	xps:sw_reg	arith_types	0
TenGbE5/hdr_heap_size	xps:sw_reg	sim_port	on
TenGbE5/hdr_heap_size	xps:sw_reg	show_format	on
TenGbE5/hdr_pkt_len_words	xps:sw_reg	io_dir	From\_Processor
TenGbE5/hdr_pkt_len_words	xps:sw_reg	io_delay	0
TenGbE5/hdr_pkt_len_words	xps:sw_reg	sample_period	1
TenGbE5/hdr_pkt_len_words	xps:sw_reg	names	reg
TenGbE5/hdr_pkt_len_words	xps:sw_reg	bitwidths	32
TenGbE5/hdr_pkt_len_words	xps:sw_reg	bin_pts	0
TenGbE5/hdr_pkt_len_words	xps:sw_reg	arith_types	0
TenGbE5/hdr_pkt_len_words	xps:sw_reg	sim_port	on
TenGbE5/hdr_pkt_len_words	xps:sw_reg	show_format	on
TenGbE5/tx_afull	xps:sw_reg	io_dir	To\_Processor
TenGbE5/tx_afull	xps:sw_reg	io_delay	0
TenGbE5/tx_afull	xps:sw_reg	sample_period	1
TenGbE5/tx_afull	xps:sw_reg	names	reg
TenGbE5/tx_afull	xps:sw_reg	bitwidths	1
TenGbE5/tx_afull	xps:sw_reg	bin_pts	0
TenGbE5/tx_afull	xps:sw_reg	arith_types	0
TenGbE5/tx_afull	xps:sw_reg	sim_port	on
TenGbE5/tx_afull	xps:sw_reg	show_format	on
TenGbE5/tx_overflow	xps:sw_reg	io_dir	To\_Processor
TenGbE5/tx_overflow	xps:sw_reg	io_delay	0
TenGbE5/tx_overflow	xps:sw_reg	sample_period	1
TenGbE5/tx_overflow	xps:sw_reg	names	reg
TenGbE5/tx_overflow	xps:sw_reg	bitwidths	1
TenGbE5/tx_overflow	xps:sw_reg	bin_pts	0
TenGbE5/tx_overflow	xps:sw_reg	arith_types	0
TenGbE5/tx_overflow	xps:sw_reg	sim_port	on
TenGbE5/tx_overflow	xps:sw_reg	show_format	on
TenGbE6/data_overflow	xps:sw_reg	io_dir	To\_Processor
TenGbE6/data_overflow	xps:sw_reg	io_delay	0
TenGbE6/data_overflow	xps:sw_reg	sample_period	1
TenGbE6/data_overflow	xps:sw_reg	names	reg
TenGbE6/data_overflow	xps:sw_reg	bitwidths	1
TenGbE6/data_overflow	xps:sw_reg	bin_pts	0
TenGbE6/data_overflow	xps:sw_reg	arith_types	0
TenGbE6/data_overflow	xps:sw_reg	sim_port	on
TenGbE6/data_overflow	xps:sw_reg	show_format	on
TenGbE6/dst_ip	xps:sw_reg	io_dir	From\_Processor
TenGbE6/dst_ip	xps:sw_reg	io_delay	0
TenGbE6/dst_ip	xps:sw_reg	sample_period	1
TenGbE6/dst_ip	xps:sw_reg	names	reg
TenGbE6/dst_ip	xps:sw_reg	bitwidths	32
TenGbE6/dst_ip	xps:sw_reg	bin_pts	0
TenGbE6/dst_ip	xps:sw_reg	arith_types	0
TenGbE6/dst_ip	xps:sw_reg	sim_port	on
TenGbE6/dst_ip	xps:sw_reg	show_format	on
TenGbE6/dst_port	xps:sw_reg	io_dir	From\_Processor
TenGbE6/dst_port	xps:sw_reg	io_delay	0
TenGbE6/dst_port	xps:sw_reg	sample_period	1
TenGbE6/dst_port	xps:sw_reg	names	reg
TenGbE6/dst_port	xps:sw_reg	bitwidths	16
TenGbE6/dst_port	xps:sw_reg	bin_pts	0
TenGbE6/dst_port	xps:sw_reg	arith_types	0
TenGbE6/dst_port	xps:sw_reg	sim_port	on
TenGbE6/dst_port	xps:sw_reg	show_format	on
TenGbE6/hdr5_0x1600_DIR	xps:sw_reg	io_dir	From\_Processor
TenGbE6/hdr5_0x1600_DIR	xps:sw_reg	io_delay	0
TenGbE6/hdr5_0x1600_DIR	xps:sw_reg	sample_period	1
TenGbE6/hdr5_0x1600_DIR	xps:sw_reg	names	reg
TenGbE6/hdr5_0x1600_DIR	xps:sw_reg	bitwidths	32
TenGbE6/hdr5_0x1600_DIR	xps:sw_reg	bin_pts	0
TenGbE6/hdr5_0x1600_DIR	xps:sw_reg	arith_types	0
TenGbE6/hdr5_0x1600_DIR	xps:sw_reg	sim_port	on
TenGbE6/hdr5_0x1600_DIR	xps:sw_reg	show_format	on
TenGbE6/hdr6_0x1234_DIR	xps:sw_reg	io_dir	From\_Processor
TenGbE6/hdr6_0x1234_DIR	xps:sw_reg	io_delay	0
TenGbE6/hdr6_0x1234_DIR	xps:sw_reg	sample_period	1
TenGbE6/hdr6_0x1234_DIR	xps:sw_reg	names	reg
TenGbE6/hdr6_0x1234_DIR	xps:sw_reg	bitwidths	32
TenGbE6/hdr6_0x1234_DIR	xps:sw_reg	bin_pts	0
TenGbE6/hdr6_0x1234_DIR	xps:sw_reg	arith_types	0
TenGbE6/hdr6_0x1234_DIR	xps:sw_reg	sim_port	on
TenGbE6/hdr6_0x1234_DIR	xps:sw_reg	show_format	on
TenGbE6/hdr7_0x1800	xps:sw_reg	io_dir	From\_Processor
TenGbE6/hdr7_0x1800	xps:sw_reg	io_delay	0
TenGbE6/hdr7_0x1800	xps:sw_reg	sample_period	1
TenGbE6/hdr7_0x1800	xps:sw_reg	names	reg
TenGbE6/hdr7_0x1800	xps:sw_reg	bitwidths	32
TenGbE6/hdr7_0x1800	xps:sw_reg	bin_pts	0
TenGbE6/hdr7_0x1800	xps:sw_reg	arith_types	0
TenGbE6/hdr7_0x1800	xps:sw_reg	sim_port	on
TenGbE6/hdr7_0x1800	xps:sw_reg	show_format	on
TenGbE6/hdr_heap_offset	xps:sw_reg	io_dir	From\_Processor
TenGbE6/hdr_heap_offset	xps:sw_reg	io_delay	0
TenGbE6/hdr_heap_offset	xps:sw_reg	sample_period	1
TenGbE6/hdr_heap_offset	xps:sw_reg	names	reg
TenGbE6/hdr_heap_offset	xps:sw_reg	bitwidths	32
TenGbE6/hdr_heap_offset	xps:sw_reg	bin_pts	0
TenGbE6/hdr_heap_offset	xps:sw_reg	arith_types	0
TenGbE6/hdr_heap_offset	xps:sw_reg	sim_port	on
TenGbE6/hdr_heap_offset	xps:sw_reg	show_format	on
TenGbE6/hdr_heap_size	xps:sw_reg	io_dir	From\_Processor
TenGbE6/hdr_heap_size	xps:sw_reg	io_delay	0
TenGbE6/hdr_heap_size	xps:sw_reg	sample_period	1
TenGbE6/hdr_heap_size	xps:sw_reg	names	reg
TenGbE6/hdr_heap_size	xps:sw_reg	bitwidths	32
TenGbE6/hdr_heap_size	xps:sw_reg	bin_pts	0
TenGbE6/hdr_heap_size	xps:sw_reg	arith_types	0
TenGbE6/hdr_heap_size	xps:sw_reg	sim_port	on
TenGbE6/hdr_heap_size	xps:sw_reg	show_format	on
TenGbE6/hdr_pkt_len_words	xps:sw_reg	io_dir	From\_Processor
TenGbE6/hdr_pkt_len_words	xps:sw_reg	io_delay	0
TenGbE6/hdr_pkt_len_words	xps:sw_reg	sample_period	1
TenGbE6/hdr_pkt_len_words	xps:sw_reg	names	reg
TenGbE6/hdr_pkt_len_words	xps:sw_reg	bitwidths	32
TenGbE6/hdr_pkt_len_words	xps:sw_reg	bin_pts	0
TenGbE6/hdr_pkt_len_words	xps:sw_reg	arith_types	0
TenGbE6/hdr_pkt_len_words	xps:sw_reg	sim_port	on
TenGbE6/hdr_pkt_len_words	xps:sw_reg	show_format	on
TenGbE6/tx_afull	xps:sw_reg	io_dir	To\_Processor
TenGbE6/tx_afull	xps:sw_reg	io_delay	0
TenGbE6/tx_afull	xps:sw_reg	sample_period	1
TenGbE6/tx_afull	xps:sw_reg	names	reg
TenGbE6/tx_afull	xps:sw_reg	bitwidths	1
TenGbE6/tx_afull	xps:sw_reg	bin_pts	0
TenGbE6/tx_afull	xps:sw_reg	arith_types	0
TenGbE6/tx_afull	xps:sw_reg	sim_port	on
TenGbE6/tx_afull	xps:sw_reg	show_format	on
TenGbE6/tx_overflow	xps:sw_reg	io_dir	To\_Processor
TenGbE6/tx_overflow	xps:sw_reg	io_delay	0
TenGbE6/tx_overflow	xps:sw_reg	sample_period	1
TenGbE6/tx_overflow	xps:sw_reg	names	reg
TenGbE6/tx_overflow	xps:sw_reg	bitwidths	1
TenGbE6/tx_overflow	xps:sw_reg	bin_pts	0
TenGbE6/tx_overflow	xps:sw_reg	arith_types	0
TenGbE6/tx_overflow	xps:sw_reg	sim_port	on
TenGbE6/tx_overflow	xps:sw_reg	show_format	on
TenGbE7/data_overflow	xps:sw_reg	io_dir	To\_Processor
TenGbE7/data_overflow	xps:sw_reg	io_delay	0
TenGbE7/data_overflow	xps:sw_reg	sample_period	1
TenGbE7/data_overflow	xps:sw_reg	names	reg
TenGbE7/data_overflow	xps:sw_reg	bitwidths	1
TenGbE7/data_overflow	xps:sw_reg	bin_pts	0
TenGbE7/data_overflow	xps:sw_reg	arith_types	0
TenGbE7/data_overflow	xps:sw_reg	sim_port	on
TenGbE7/data_overflow	xps:sw_reg	show_format	on
TenGbE7/dst_ip	xps:sw_reg	io_dir	From\_Processor
TenGbE7/dst_ip	xps:sw_reg	io_delay	0
TenGbE7/dst_ip	xps:sw_reg	sample_period	1
TenGbE7/dst_ip	xps:sw_reg	names	reg
TenGbE7/dst_ip	xps:sw_reg	bitwidths	32
TenGbE7/dst_ip	xps:sw_reg	bin_pts	0
TenGbE7/dst_ip	xps:sw_reg	arith_types	0
TenGbE7/dst_ip	xps:sw_reg	sim_port	on
TenGbE7/dst_ip	xps:sw_reg	show_format	on
TenGbE7/dst_port	xps:sw_reg	io_dir	From\_Processor
TenGbE7/dst_port	xps:sw_reg	io_delay	0
TenGbE7/dst_port	xps:sw_reg	sample_period	1
TenGbE7/dst_port	xps:sw_reg	names	reg
TenGbE7/dst_port	xps:sw_reg	bitwidths	16
TenGbE7/dst_port	xps:sw_reg	bin_pts	0
TenGbE7/dst_port	xps:sw_reg	arith_types	0
TenGbE7/dst_port	xps:sw_reg	sim_port	on
TenGbE7/dst_port	xps:sw_reg	show_format	on
TenGbE7/hdr5_0x1600_DIR	xps:sw_reg	io_dir	From\_Processor
TenGbE7/hdr5_0x1600_DIR	xps:sw_reg	io_delay	0
TenGbE7/hdr5_0x1600_DIR	xps:sw_reg	sample_period	1
TenGbE7/hdr5_0x1600_DIR	xps:sw_reg	names	reg
TenGbE7/hdr5_0x1600_DIR	xps:sw_reg	bitwidths	32
TenGbE7/hdr5_0x1600_DIR	xps:sw_reg	bin_pts	0
TenGbE7/hdr5_0x1600_DIR	xps:sw_reg	arith_types	0
TenGbE7/hdr5_0x1600_DIR	xps:sw_reg	sim_port	on
TenGbE7/hdr5_0x1600_DIR	xps:sw_reg	show_format	on
TenGbE7/hdr6_0x1234_DIR	xps:sw_reg	io_dir	From\_Processor
TenGbE7/hdr6_0x1234_DIR	xps:sw_reg	io_delay	0
TenGbE7/hdr6_0x1234_DIR	xps:sw_reg	sample_period	1
TenGbE7/hdr6_0x1234_DIR	xps:sw_reg	names	reg
TenGbE7/hdr6_0x1234_DIR	xps:sw_reg	bitwidths	32
TenGbE7/hdr6_0x1234_DIR	xps:sw_reg	bin_pts	0
TenGbE7/hdr6_0x1234_DIR	xps:sw_reg	arith_types	0
TenGbE7/hdr6_0x1234_DIR	xps:sw_reg	sim_port	on
TenGbE7/hdr6_0x1234_DIR	xps:sw_reg	show_format	on
TenGbE7/hdr7_0x1800	xps:sw_reg	io_dir	From\_Processor
TenGbE7/hdr7_0x1800	xps:sw_reg	io_delay	0
TenGbE7/hdr7_0x1800	xps:sw_reg	sample_period	1
TenGbE7/hdr7_0x1800	xps:sw_reg	names	reg
TenGbE7/hdr7_0x1800	xps:sw_reg	bitwidths	32
TenGbE7/hdr7_0x1800	xps:sw_reg	bin_pts	0
TenGbE7/hdr7_0x1800	xps:sw_reg	arith_types	0
TenGbE7/hdr7_0x1800	xps:sw_reg	sim_port	on
TenGbE7/hdr7_0x1800	xps:sw_reg	show_format	on
TenGbE7/hdr_heap_offset	xps:sw_reg	io_dir	From\_Processor
TenGbE7/hdr_heap_offset	xps:sw_reg	io_delay	0
TenGbE7/hdr_heap_offset	xps:sw_reg	sample_period	1
TenGbE7/hdr_heap_offset	xps:sw_reg	names	reg
TenGbE7/hdr_heap_offset	xps:sw_reg	bitwidths	32
TenGbE7/hdr_heap_offset	xps:sw_reg	bin_pts	0
TenGbE7/hdr_heap_offset	xps:sw_reg	arith_types	0
TenGbE7/hdr_heap_offset	xps:sw_reg	sim_port	on
TenGbE7/hdr_heap_offset	xps:sw_reg	show_format	on
TenGbE7/hdr_heap_size	xps:sw_reg	io_dir	From\_Processor
TenGbE7/hdr_heap_size	xps:sw_reg	io_delay	0
TenGbE7/hdr_heap_size	xps:sw_reg	sample_period	1
TenGbE7/hdr_heap_size	xps:sw_reg	names	reg
TenGbE7/hdr_heap_size	xps:sw_reg	bitwidths	32
TenGbE7/hdr_heap_size	xps:sw_reg	bin_pts	0
TenGbE7/hdr_heap_size	xps:sw_reg	arith_types	0
TenGbE7/hdr_heap_size	xps:sw_reg	sim_port	on
TenGbE7/hdr_heap_size	xps:sw_reg	show_format	on
TenGbE7/hdr_pkt_len_words	xps:sw_reg	io_dir	From\_Processor
TenGbE7/hdr_pkt_len_words	xps:sw_reg	io_delay	0
TenGbE7/hdr_pkt_len_words	xps:sw_reg	sample_period	1
TenGbE7/hdr_pkt_len_words	xps:sw_reg	names	reg
TenGbE7/hdr_pkt_len_words	xps:sw_reg	bitwidths	32
TenGbE7/hdr_pkt_len_words	xps:sw_reg	bin_pts	0
TenGbE7/hdr_pkt_len_words	xps:sw_reg	arith_types	0
TenGbE7/hdr_pkt_len_words	xps:sw_reg	sim_port	on
TenGbE7/hdr_pkt_len_words	xps:sw_reg	show_format	on
TenGbE7/tx_afull	xps:sw_reg	io_dir	To\_Processor
TenGbE7/tx_afull	xps:sw_reg	io_delay	0
TenGbE7/tx_afull	xps:sw_reg	sample_period	1
TenGbE7/tx_afull	xps:sw_reg	names	reg
TenGbE7/tx_afull	xps:sw_reg	bitwidths	1
TenGbE7/tx_afull	xps:sw_reg	bin_pts	0
TenGbE7/tx_afull	xps:sw_reg	arith_types	0
TenGbE7/tx_afull	xps:sw_reg	sim_port	on
TenGbE7/tx_afull	xps:sw_reg	show_format	on
TenGbE7/tx_overflow	xps:sw_reg	io_dir	To\_Processor
TenGbE7/tx_overflow	xps:sw_reg	io_delay	0
TenGbE7/tx_overflow	xps:sw_reg	sample_period	1
TenGbE7/tx_overflow	xps:sw_reg	names	reg
TenGbE7/tx_overflow	xps:sw_reg	bitwidths	1
TenGbE7/tx_overflow	xps:sw_reg	bin_pts	0
TenGbE7/tx_overflow	xps:sw_reg	arith_types	0
TenGbE7/tx_overflow	xps:sw_reg	sim_port	on
TenGbE7/tx_overflow	xps:sw_reg	show_format	on
adc0/snapshot/ctrl	xps:sw_reg	io_dir	From\_Processor
adc0/snapshot/ctrl	xps:sw_reg	io_delay	0
adc0/snapshot/ctrl	xps:sw_reg	sample_period	1
adc0/snapshot/ctrl	xps:sw_reg	names	reg
adc0/snapshot/ctrl	xps:sw_reg	bitwidths	32
adc0/snapshot/ctrl	xps:sw_reg	bin_pts	0
adc0/snapshot/ctrl	xps:sw_reg	arith_types	0
adc0/snapshot/ctrl	xps:sw_reg	sim_port	on
adc0/snapshot/ctrl	xps:sw_reg	show_format	on
adc0/snapshot/status	xps:sw_reg	io_dir	To\_Processor
adc0/snapshot/status	xps:sw_reg	io_delay	0
adc0/snapshot/status	xps:sw_reg	sample_period	1
adc0/snapshot/status	xps:sw_reg	names	reg
adc0/snapshot/status	xps:sw_reg	bitwidths	32
adc0/snapshot/status	xps:sw_reg	bin_pts	0
adc0/snapshot/status	xps:sw_reg	arith_types	0
adc0/snapshot/status	xps:sw_reg	sim_port	on
adc0/snapshot/status	xps:sw_reg	show_format	on
adc1/snapshot/ctrl	xps:sw_reg	io_dir	From\_Processor
adc1/snapshot/ctrl	xps:sw_reg	io_delay	0
adc1/snapshot/ctrl	xps:sw_reg	sample_period	1
adc1/snapshot/ctrl	xps:sw_reg	names	reg
adc1/snapshot/ctrl	xps:sw_reg	bitwidths	32
adc1/snapshot/ctrl	xps:sw_reg	bin_pts	0
adc1/snapshot/ctrl	xps:sw_reg	arith_types	0
adc1/snapshot/ctrl	xps:sw_reg	sim_port	on
adc1/snapshot/ctrl	xps:sw_reg	show_format	on
adc1/snapshot/status	xps:sw_reg	io_dir	To\_Processor
adc1/snapshot/status	xps:sw_reg	io_delay	0
adc1/snapshot/status	xps:sw_reg	sample_period	1
adc1/snapshot/status	xps:sw_reg	names	reg
adc1/snapshot/status	xps:sw_reg	bitwidths	32
adc1/snapshot/status	xps:sw_reg	bin_pts	0
adc1/snapshot/status	xps:sw_reg	arith_types	0
adc1/snapshot/status	xps:sw_reg	sim_port	on
adc1/snapshot/status	xps:sw_reg	show_format	on
fft_shift	xps:sw_reg	io_dir	From\_Processor
fft_shift	xps:sw_reg	io_delay	0
fft_shift	xps:sw_reg	sample_period	1
fft_shift	xps:sw_reg	names	reg
fft_shift	xps:sw_reg	bitwidths	32
fft_shift	xps:sw_reg	bin_pts	0
fft_shift	xps:sw_reg	arith_types	0
fft_shift	xps:sw_reg	sim_port	on
fft_shift	xps:sw_reg	show_format	on
pps_arm	xps:sw_reg	io_dir	From\_Processor
pps_arm	xps:sw_reg	io_delay	0
pps_arm	xps:sw_reg	sample_period	1
pps_arm	xps:sw_reg	names	reg
pps_arm	xps:sw_reg	bitwidths	32
pps_arm	xps:sw_reg	bin_pts	0
pps_arm	xps:sw_reg	arith_types	0
pps_arm	xps:sw_reg	sim_port	on
pps_arm	xps:sw_reg	show_format	on
reorder/frm_cnt0	xps:sw_reg	io_dir	To\_Processor
reorder/frm_cnt0	xps:sw_reg	io_delay	0
reorder/frm_cnt0	xps:sw_reg	sample_period	1
reorder/frm_cnt0	xps:sw_reg	names	reg
reorder/frm_cnt0	xps:sw_reg	bitwidths	32
reorder/frm_cnt0	xps:sw_reg	bin_pts	0
reorder/frm_cnt0	xps:sw_reg	arith_types	0
reorder/frm_cnt0	xps:sw_reg	sim_port	on
reorder/frm_cnt0	xps:sw_reg	show_format	on
rescale/pol0/bitselect	xps:sw_reg	io_dir	From\_Processor
rescale/pol0/bitselect	xps:sw_reg	io_delay	0
rescale/pol0/bitselect	xps:sw_reg	sample_period	1
rescale/pol0/bitselect	xps:sw_reg	names	reg
rescale/pol0/bitselect	xps:sw_reg	bitwidths	32
rescale/pol0/bitselect	xps:sw_reg	bin_pts	0
rescale/pol0/bitselect	xps:sw_reg	arith_types	0
rescale/pol0/bitselect	xps:sw_reg	sim_port	on
rescale/pol0/bitselect	xps:sw_reg	show_format	on
rescale/pol1/bitselect	xps:sw_reg	io_dir	From\_Processor
rescale/pol1/bitselect	xps:sw_reg	io_delay	0
rescale/pol1/bitselect	xps:sw_reg	sample_period	1
rescale/pol1/bitselect	xps:sw_reg	names	reg
rescale/pol1/bitselect	xps:sw_reg	bitwidths	32
rescale/pol1/bitselect	xps:sw_reg	bin_pts	0
rescale/pol1/bitselect	xps:sw_reg	arith_types	0
rescale/pol1/bitselect	xps:sw_reg	sim_port	on
rescale/pol1/bitselect	xps:sw_reg	show_format	on
reset	xps:sw_reg	io_dir	From\_Processor
reset	xps:sw_reg	io_delay	0
reset	xps:sw_reg	sample_period	1
reset	xps:sw_reg	names	reg
reset	xps:sw_reg	bitwidths	32
reset	xps:sw_reg	bin_pts	0
reset	xps:sw_reg	arith_types	0
reset	xps:sw_reg	sim_port	on
reset	xps:sw_reg	show_format	on
TenGbE0/ten_Gbe_v2	xps:tengbe_v2	flavour	sfp+
TenGbE0/ten_Gbe_v2	xps:tengbe_v2	slot	0
TenGbE0/ten_Gbe_v2	xps:tengbe_v2	port_r1	0
TenGbE0/ten_Gbe_v2	xps:tengbe_v2	port_r2_cx4	0
TenGbE0/ten_Gbe_v2	xps:tengbe_v2	port_r2_sfpp	0
TenGbE0/ten_Gbe_v2	xps:tengbe_v2	rx_dist_ram	on
TenGbE0/ten_Gbe_v2	xps:tengbe_v2	large_frames	on
TenGbE0/ten_Gbe_v2	xps:tengbe_v2	show_param	on
TenGbE0/ten_Gbe_v2	xps:tengbe_v2	pre_emph_r2	0.74
TenGbE0/ten_Gbe_v2	xps:tengbe_v2	pre_emph	3
TenGbE0/ten_Gbe_v2	xps:tengbe_v2	post_emph_r2	0.18
TenGbE0/ten_Gbe_v2	xps:tengbe_v2	rxeqmix_r2	7
TenGbE0/ten_Gbe_v2	xps:tengbe_v2	swing_r2	940
TenGbE0/ten_Gbe_v2	xps:tengbe_v2	swing	800
TenGbE0/ten_Gbe_v2	xps:tengbe_v2	fab_en	on
TenGbE0/ten_Gbe_v2	xps:tengbe_v2	fab_mac	20015998304256
TenGbE0/ten_Gbe_v2	xps:tengbe_v2	fab_ip	3232236820
TenGbE0/ten_Gbe_v2	xps:tengbe_v2	fab_udp	10000
TenGbE0/ten_Gbe_v2	xps:tengbe_v2	fab_gate	1
TenGbE0/ten_Gbe_v2	xps:tengbe_v2	cpu_rx_en	on
TenGbE0/ten_Gbe_v2	xps:tengbe_v2	cpu_tx_en	on
TenGbE0/ten_Gbe_v2	xps:tengbe_v2	ttl	255
TenGbE0/ten_Gbe_v2	xps:tengbe_v2	promisc_mode	off
TenGbE0/ten_Gbe_v2	xps:tengbe_v2	debug_ctr_width	16
TenGbE0/ten_Gbe_v2	xps:tengbe_v2	txctr	off
TenGbE0/ten_Gbe_v2	xps:tengbe_v2	txerrctr	off
TenGbE0/ten_Gbe_v2	xps:tengbe_v2	txerrctr_len	100
TenGbE0/ten_Gbe_v2	xps:tengbe_v2	txofctr	off
TenGbE0/ten_Gbe_v2	xps:tengbe_v2	txfullctr	off
TenGbE0/ten_Gbe_v2	xps:tengbe_v2	txvldctr	off
TenGbE0/ten_Gbe_v2	xps:tengbe_v2	txsnaplen	0\_-\_no\_snap
TenGbE0/ten_Gbe_v2	xps:tengbe_v2	rxctr	off
TenGbE0/ten_Gbe_v2	xps:tengbe_v2	rxerrctr	off
TenGbE0/ten_Gbe_v2	xps:tengbe_v2	rxerrctr_len	100
TenGbE0/ten_Gbe_v2	xps:tengbe_v2	rxofctr	off
TenGbE0/ten_Gbe_v2	xps:tengbe_v2	rxbadctr	off
TenGbE0/ten_Gbe_v2	xps:tengbe_v2	rxvldctr	off
TenGbE0/ten_Gbe_v2	xps:tengbe_v2	rxeofctr	off
TenGbE0/ten_Gbe_v2	xps:tengbe_v2	rxsnaplen	0\_-\_no\_snap
TenGbE1/ten_Gbe_v2	xps:tengbe_v2	flavour	sfp+
TenGbE1/ten_Gbe_v2	xps:tengbe_v2	slot	0
TenGbE1/ten_Gbe_v2	xps:tengbe_v2	port_r1	0
TenGbE1/ten_Gbe_v2	xps:tengbe_v2	port_r2_cx4	0
TenGbE1/ten_Gbe_v2	xps:tengbe_v2	port_r2_sfpp	1
TenGbE1/ten_Gbe_v2	xps:tengbe_v2	rx_dist_ram	on
TenGbE1/ten_Gbe_v2	xps:tengbe_v2	large_frames	on
TenGbE1/ten_Gbe_v2	xps:tengbe_v2	show_param	on
TenGbE1/ten_Gbe_v2	xps:tengbe_v2	pre_emph_r2	0.74
TenGbE1/ten_Gbe_v2	xps:tengbe_v2	pre_emph	3
TenGbE1/ten_Gbe_v2	xps:tengbe_v2	post_emph_r2	0.18
TenGbE1/ten_Gbe_v2	xps:tengbe_v2	rxeqmix_r2	7
TenGbE1/ten_Gbe_v2	xps:tengbe_v2	swing_r2	940
TenGbE1/ten_Gbe_v2	xps:tengbe_v2	swing	800
TenGbE1/ten_Gbe_v2	xps:tengbe_v2	fab_en	on
TenGbE1/ten_Gbe_v2	xps:tengbe_v2	fab_mac	20015998304257
TenGbE1/ten_Gbe_v2	xps:tengbe_v2	fab_ip	3232236821
TenGbE1/ten_Gbe_v2	xps:tengbe_v2	fab_udp	10001
TenGbE1/ten_Gbe_v2	xps:tengbe_v2	fab_gate	1
TenGbE1/ten_Gbe_v2	xps:tengbe_v2	cpu_rx_en	on
TenGbE1/ten_Gbe_v2	xps:tengbe_v2	cpu_tx_en	on
TenGbE1/ten_Gbe_v2	xps:tengbe_v2	ttl	255
TenGbE1/ten_Gbe_v2	xps:tengbe_v2	promisc_mode	off
TenGbE1/ten_Gbe_v2	xps:tengbe_v2	debug_ctr_width	16
TenGbE1/ten_Gbe_v2	xps:tengbe_v2	txctr	off
TenGbE1/ten_Gbe_v2	xps:tengbe_v2	txerrctr	off
TenGbE1/ten_Gbe_v2	xps:tengbe_v2	txerrctr_len	100
TenGbE1/ten_Gbe_v2	xps:tengbe_v2	txofctr	off
TenGbE1/ten_Gbe_v2	xps:tengbe_v2	txfullctr	off
TenGbE1/ten_Gbe_v2	xps:tengbe_v2	txvldctr	off
TenGbE1/ten_Gbe_v2	xps:tengbe_v2	txsnaplen	0\_-\_no\_snap
TenGbE1/ten_Gbe_v2	xps:tengbe_v2	rxctr	off
TenGbE1/ten_Gbe_v2	xps:tengbe_v2	rxerrctr	off
TenGbE1/ten_Gbe_v2	xps:tengbe_v2	rxerrctr_len	100
TenGbE1/ten_Gbe_v2	xps:tengbe_v2	rxofctr	off
TenGbE1/ten_Gbe_v2	xps:tengbe_v2	rxbadctr	off
TenGbE1/ten_Gbe_v2	xps:tengbe_v2	rxvldctr	off
TenGbE1/ten_Gbe_v2	xps:tengbe_v2	rxeofctr	off
TenGbE1/ten_Gbe_v2	xps:tengbe_v2	rxsnaplen	0\_-\_no\_snap
TenGbE2/ten_Gbe_v2	xps:tengbe_v2	flavour	sfp+
TenGbE2/ten_Gbe_v2	xps:tengbe_v2	slot	0
TenGbE2/ten_Gbe_v2	xps:tengbe_v2	port_r1	0
TenGbE2/ten_Gbe_v2	xps:tengbe_v2	port_r2_cx4	0
TenGbE2/ten_Gbe_v2	xps:tengbe_v2	port_r2_sfpp	2
TenGbE2/ten_Gbe_v2	xps:tengbe_v2	rx_dist_ram	on
TenGbE2/ten_Gbe_v2	xps:tengbe_v2	large_frames	on
TenGbE2/ten_Gbe_v2	xps:tengbe_v2	show_param	on
TenGbE2/ten_Gbe_v2	xps:tengbe_v2	pre_emph_r2	0.74
TenGbE2/ten_Gbe_v2	xps:tengbe_v2	pre_emph	3
TenGbE2/ten_Gbe_v2	xps:tengbe_v2	post_emph_r2	0.18
TenGbE2/ten_Gbe_v2	xps:tengbe_v2	rxeqmix_r2	7
TenGbE2/ten_Gbe_v2	xps:tengbe_v2	swing_r2	940
TenGbE2/ten_Gbe_v2	xps:tengbe_v2	swing	800
TenGbE2/ten_Gbe_v2	xps:tengbe_v2	fab_en	on
TenGbE2/ten_Gbe_v2	xps:tengbe_v2	fab_mac	20015998304258
TenGbE2/ten_Gbe_v2	xps:tengbe_v2	fab_ip	3232236822
TenGbE2/ten_Gbe_v2	xps:tengbe_v2	fab_udp	10002
TenGbE2/ten_Gbe_v2	xps:tengbe_v2	fab_gate	1
TenGbE2/ten_Gbe_v2	xps:tengbe_v2	cpu_rx_en	on
TenGbE2/ten_Gbe_v2	xps:tengbe_v2	cpu_tx_en	on
TenGbE2/ten_Gbe_v2	xps:tengbe_v2	ttl	255
TenGbE2/ten_Gbe_v2	xps:tengbe_v2	promisc_mode	off
TenGbE2/ten_Gbe_v2	xps:tengbe_v2	debug_ctr_width	16
TenGbE2/ten_Gbe_v2	xps:tengbe_v2	txctr	off
TenGbE2/ten_Gbe_v2	xps:tengbe_v2	txerrctr	off
TenGbE2/ten_Gbe_v2	xps:tengbe_v2	txerrctr_len	100
TenGbE2/ten_Gbe_v2	xps:tengbe_v2	txofctr	off
TenGbE2/ten_Gbe_v2	xps:tengbe_v2	txfullctr	off
TenGbE2/ten_Gbe_v2	xps:tengbe_v2	txvldctr	off
TenGbE2/ten_Gbe_v2	xps:tengbe_v2	txsnaplen	0\_-\_no\_snap
TenGbE2/ten_Gbe_v2	xps:tengbe_v2	rxctr	off
TenGbE2/ten_Gbe_v2	xps:tengbe_v2	rxerrctr	off
TenGbE2/ten_Gbe_v2	xps:tengbe_v2	rxerrctr_len	100
TenGbE2/ten_Gbe_v2	xps:tengbe_v2	rxofctr	off
TenGbE2/ten_Gbe_v2	xps:tengbe_v2	rxbadctr	off
TenGbE2/ten_Gbe_v2	xps:tengbe_v2	rxvldctr	off
TenGbE2/ten_Gbe_v2	xps:tengbe_v2	rxeofctr	off
TenGbE2/ten_Gbe_v2	xps:tengbe_v2	rxsnaplen	0\_-\_no\_snap
TenGbE3/ten_Gbe_v2	xps:tengbe_v2	flavour	sfp+
TenGbE3/ten_Gbe_v2	xps:tengbe_v2	slot	0
TenGbE3/ten_Gbe_v2	xps:tengbe_v2	port_r1	0
TenGbE3/ten_Gbe_v2	xps:tengbe_v2	port_r2_cx4	0
TenGbE3/ten_Gbe_v2	xps:tengbe_v2	port_r2_sfpp	3
TenGbE3/ten_Gbe_v2	xps:tengbe_v2	rx_dist_ram	on
TenGbE3/ten_Gbe_v2	xps:tengbe_v2	large_frames	on
TenGbE3/ten_Gbe_v2	xps:tengbe_v2	show_param	on
TenGbE3/ten_Gbe_v2	xps:tengbe_v2	pre_emph_r2	0.74
TenGbE3/ten_Gbe_v2	xps:tengbe_v2	pre_emph	3
TenGbE3/ten_Gbe_v2	xps:tengbe_v2	post_emph_r2	0.18
TenGbE3/ten_Gbe_v2	xps:tengbe_v2	rxeqmix_r2	7
TenGbE3/ten_Gbe_v2	xps:tengbe_v2	swing_r2	940
TenGbE3/ten_Gbe_v2	xps:tengbe_v2	swing	800
TenGbE3/ten_Gbe_v2	xps:tengbe_v2	fab_en	on
TenGbE3/ten_Gbe_v2	xps:tengbe_v2	fab_mac	20015998304259
TenGbE3/ten_Gbe_v2	xps:tengbe_v2	fab_ip	3232236823
TenGbE3/ten_Gbe_v2	xps:tengbe_v2	fab_udp	10003
TenGbE3/ten_Gbe_v2	xps:tengbe_v2	fab_gate	1
TenGbE3/ten_Gbe_v2	xps:tengbe_v2	cpu_rx_en	on
TenGbE3/ten_Gbe_v2	xps:tengbe_v2	cpu_tx_en	on
TenGbE3/ten_Gbe_v2	xps:tengbe_v2	ttl	255
TenGbE3/ten_Gbe_v2	xps:tengbe_v2	promisc_mode	off
TenGbE3/ten_Gbe_v2	xps:tengbe_v2	debug_ctr_width	16
TenGbE3/ten_Gbe_v2	xps:tengbe_v2	txctr	off
TenGbE3/ten_Gbe_v2	xps:tengbe_v2	txerrctr	off
TenGbE3/ten_Gbe_v2	xps:tengbe_v2	txerrctr_len	100
TenGbE3/ten_Gbe_v2	xps:tengbe_v2	txofctr	off
TenGbE3/ten_Gbe_v2	xps:tengbe_v2	txfullctr	off
TenGbE3/ten_Gbe_v2	xps:tengbe_v2	txvldctr	off
TenGbE3/ten_Gbe_v2	xps:tengbe_v2	txsnaplen	0\_-\_no\_snap
TenGbE3/ten_Gbe_v2	xps:tengbe_v2	rxctr	off
TenGbE3/ten_Gbe_v2	xps:tengbe_v2	rxerrctr	off
TenGbE3/ten_Gbe_v2	xps:tengbe_v2	rxerrctr_len	100
TenGbE3/ten_Gbe_v2	xps:tengbe_v2	rxofctr	off
TenGbE3/ten_Gbe_v2	xps:tengbe_v2	rxbadctr	off
TenGbE3/ten_Gbe_v2	xps:tengbe_v2	rxvldctr	off
TenGbE3/ten_Gbe_v2	xps:tengbe_v2	rxeofctr	off
TenGbE3/ten_Gbe_v2	xps:tengbe_v2	rxsnaplen	0\_-\_no\_snap
TenGbE4/ten_Gbe_v2	xps:tengbe_v2	flavour	sfp+
TenGbE4/ten_Gbe_v2	xps:tengbe_v2	slot	1
TenGbE4/ten_Gbe_v2	xps:tengbe_v2	port_r1	0
TenGbE4/ten_Gbe_v2	xps:tengbe_v2	port_r2_cx4	0
TenGbE4/ten_Gbe_v2	xps:tengbe_v2	port_r2_sfpp	0
TenGbE4/ten_Gbe_v2	xps:tengbe_v2	rx_dist_ram	on
TenGbE4/ten_Gbe_v2	xps:tengbe_v2	large_frames	on
TenGbE4/ten_Gbe_v2	xps:tengbe_v2	show_param	on
TenGbE4/ten_Gbe_v2	xps:tengbe_v2	pre_emph_r2	0.74
TenGbE4/ten_Gbe_v2	xps:tengbe_v2	pre_emph	3
TenGbE4/ten_Gbe_v2	xps:tengbe_v2	post_emph_r2	0.18
TenGbE4/ten_Gbe_v2	xps:tengbe_v2	rxeqmix_r2	7
TenGbE4/ten_Gbe_v2	xps:tengbe_v2	swing_r2	940
TenGbE4/ten_Gbe_v2	xps:tengbe_v2	swing	800
TenGbE4/ten_Gbe_v2	xps:tengbe_v2	fab_en	on
TenGbE4/ten_Gbe_v2	xps:tengbe_v2	fab_mac	20015998304260
TenGbE4/ten_Gbe_v2	xps:tengbe_v2	fab_ip	3232236824
TenGbE4/ten_Gbe_v2	xps:tengbe_v2	fab_udp	10004
TenGbE4/ten_Gbe_v2	xps:tengbe_v2	fab_gate	1
TenGbE4/ten_Gbe_v2	xps:tengbe_v2	cpu_rx_en	on
TenGbE4/ten_Gbe_v2	xps:tengbe_v2	cpu_tx_en	on
TenGbE4/ten_Gbe_v2	xps:tengbe_v2	ttl	255
TenGbE4/ten_Gbe_v2	xps:tengbe_v2	promisc_mode	off
TenGbE4/ten_Gbe_v2	xps:tengbe_v2	debug_ctr_width	16
TenGbE4/ten_Gbe_v2	xps:tengbe_v2	txctr	off
TenGbE4/ten_Gbe_v2	xps:tengbe_v2	txerrctr	off
TenGbE4/ten_Gbe_v2	xps:tengbe_v2	txerrctr_len	100
TenGbE4/ten_Gbe_v2	xps:tengbe_v2	txofctr	off
TenGbE4/ten_Gbe_v2	xps:tengbe_v2	txfullctr	off
TenGbE4/ten_Gbe_v2	xps:tengbe_v2	txvldctr	off
TenGbE4/ten_Gbe_v2	xps:tengbe_v2	txsnaplen	0\_-\_no\_snap
TenGbE4/ten_Gbe_v2	xps:tengbe_v2	rxctr	off
TenGbE4/ten_Gbe_v2	xps:tengbe_v2	rxerrctr	off
TenGbE4/ten_Gbe_v2	xps:tengbe_v2	rxerrctr_len	100
TenGbE4/ten_Gbe_v2	xps:tengbe_v2	rxofctr	off
TenGbE4/ten_Gbe_v2	xps:tengbe_v2	rxbadctr	off
TenGbE4/ten_Gbe_v2	xps:tengbe_v2	rxvldctr	off
TenGbE4/ten_Gbe_v2	xps:tengbe_v2	rxeofctr	off
TenGbE4/ten_Gbe_v2	xps:tengbe_v2	rxsnaplen	0\_-\_no\_snap
TenGbE5/ten_Gbe_v2	xps:tengbe_v2	flavour	sfp+
TenGbE5/ten_Gbe_v2	xps:tengbe_v2	slot	1
TenGbE5/ten_Gbe_v2	xps:tengbe_v2	port_r1	0
TenGbE5/ten_Gbe_v2	xps:tengbe_v2	port_r2_cx4	0
TenGbE5/ten_Gbe_v2	xps:tengbe_v2	port_r2_sfpp	1
TenGbE5/ten_Gbe_v2	xps:tengbe_v2	rx_dist_ram	on
TenGbE5/ten_Gbe_v2	xps:tengbe_v2	large_frames	on
TenGbE5/ten_Gbe_v2	xps:tengbe_v2	show_param	on
TenGbE5/ten_Gbe_v2	xps:tengbe_v2	pre_emph_r2	0.74
TenGbE5/ten_Gbe_v2	xps:tengbe_v2	pre_emph	3
TenGbE5/ten_Gbe_v2	xps:tengbe_v2	post_emph_r2	0.18
TenGbE5/ten_Gbe_v2	xps:tengbe_v2	rxeqmix_r2	7
TenGbE5/ten_Gbe_v2	xps:tengbe_v2	swing_r2	940
TenGbE5/ten_Gbe_v2	xps:tengbe_v2	swing	800
TenGbE5/ten_Gbe_v2	xps:tengbe_v2	fab_en	on
TenGbE5/ten_Gbe_v2	xps:tengbe_v2	fab_mac	20015998304261
TenGbE5/ten_Gbe_v2	xps:tengbe_v2	fab_ip	3232236825
TenGbE5/ten_Gbe_v2	xps:tengbe_v2	fab_udp	10005
TenGbE5/ten_Gbe_v2	xps:tengbe_v2	fab_gate	1
TenGbE5/ten_Gbe_v2	xps:tengbe_v2	cpu_rx_en	on
TenGbE5/ten_Gbe_v2	xps:tengbe_v2	cpu_tx_en	on
TenGbE5/ten_Gbe_v2	xps:tengbe_v2	ttl	255
TenGbE5/ten_Gbe_v2	xps:tengbe_v2	promisc_mode	off
TenGbE5/ten_Gbe_v2	xps:tengbe_v2	debug_ctr_width	16
TenGbE5/ten_Gbe_v2	xps:tengbe_v2	txctr	off
TenGbE5/ten_Gbe_v2	xps:tengbe_v2	txerrctr	off
TenGbE5/ten_Gbe_v2	xps:tengbe_v2	txerrctr_len	100
TenGbE5/ten_Gbe_v2	xps:tengbe_v2	txofctr	off
TenGbE5/ten_Gbe_v2	xps:tengbe_v2	txfullctr	off
TenGbE5/ten_Gbe_v2	xps:tengbe_v2	txvldctr	off
TenGbE5/ten_Gbe_v2	xps:tengbe_v2	txsnaplen	0\_-\_no\_snap
TenGbE5/ten_Gbe_v2	xps:tengbe_v2	rxctr	off
TenGbE5/ten_Gbe_v2	xps:tengbe_v2	rxerrctr	off
TenGbE5/ten_Gbe_v2	xps:tengbe_v2	rxerrctr_len	100
TenGbE5/ten_Gbe_v2	xps:tengbe_v2	rxofctr	off
TenGbE5/ten_Gbe_v2	xps:tengbe_v2	rxbadctr	off
TenGbE5/ten_Gbe_v2	xps:tengbe_v2	rxvldctr	off
TenGbE5/ten_Gbe_v2	xps:tengbe_v2	rxeofctr	off
TenGbE5/ten_Gbe_v2	xps:tengbe_v2	rxsnaplen	0\_-\_no\_snap
TenGbE6/ten_Gbe_v2	xps:tengbe_v2	flavour	sfp+
TenGbE6/ten_Gbe_v2	xps:tengbe_v2	slot	1
TenGbE6/ten_Gbe_v2	xps:tengbe_v2	port_r1	0
TenGbE6/ten_Gbe_v2	xps:tengbe_v2	port_r2_cx4	0
TenGbE6/ten_Gbe_v2	xps:tengbe_v2	port_r2_sfpp	2
TenGbE6/ten_Gbe_v2	xps:tengbe_v2	rx_dist_ram	on
TenGbE6/ten_Gbe_v2	xps:tengbe_v2	large_frames	on
TenGbE6/ten_Gbe_v2	xps:tengbe_v2	show_param	on
TenGbE6/ten_Gbe_v2	xps:tengbe_v2	pre_emph_r2	0.74
TenGbE6/ten_Gbe_v2	xps:tengbe_v2	pre_emph	3
TenGbE6/ten_Gbe_v2	xps:tengbe_v2	post_emph_r2	0.18
TenGbE6/ten_Gbe_v2	xps:tengbe_v2	rxeqmix_r2	7
TenGbE6/ten_Gbe_v2	xps:tengbe_v2	swing_r2	940
TenGbE6/ten_Gbe_v2	xps:tengbe_v2	swing	800
TenGbE6/ten_Gbe_v2	xps:tengbe_v2	fab_en	on
TenGbE6/ten_Gbe_v2	xps:tengbe_v2	fab_mac	20015998304262
TenGbE6/ten_Gbe_v2	xps:tengbe_v2	fab_ip	3232236826
TenGbE6/ten_Gbe_v2	xps:tengbe_v2	fab_udp	10006
TenGbE6/ten_Gbe_v2	xps:tengbe_v2	fab_gate	1
TenGbE6/ten_Gbe_v2	xps:tengbe_v2	cpu_rx_en	on
TenGbE6/ten_Gbe_v2	xps:tengbe_v2	cpu_tx_en	on
TenGbE6/ten_Gbe_v2	xps:tengbe_v2	ttl	255
TenGbE6/ten_Gbe_v2	xps:tengbe_v2	promisc_mode	off
TenGbE6/ten_Gbe_v2	xps:tengbe_v2	debug_ctr_width	16
TenGbE6/ten_Gbe_v2	xps:tengbe_v2	txctr	off
TenGbE6/ten_Gbe_v2	xps:tengbe_v2	txerrctr	off
TenGbE6/ten_Gbe_v2	xps:tengbe_v2	txerrctr_len	100
TenGbE6/ten_Gbe_v2	xps:tengbe_v2	txofctr	off
TenGbE6/ten_Gbe_v2	xps:tengbe_v2	txfullctr	off
TenGbE6/ten_Gbe_v2	xps:tengbe_v2	txvldctr	off
TenGbE6/ten_Gbe_v2	xps:tengbe_v2	txsnaplen	0\_-\_no\_snap
TenGbE6/ten_Gbe_v2	xps:tengbe_v2	rxctr	off
TenGbE6/ten_Gbe_v2	xps:tengbe_v2	rxerrctr	off
TenGbE6/ten_Gbe_v2	xps:tengbe_v2	rxerrctr_len	100
TenGbE6/ten_Gbe_v2	xps:tengbe_v2	rxofctr	off
TenGbE6/ten_Gbe_v2	xps:tengbe_v2	rxbadctr	off
TenGbE6/ten_Gbe_v2	xps:tengbe_v2	rxvldctr	off
TenGbE6/ten_Gbe_v2	xps:tengbe_v2	rxeofctr	off
TenGbE6/ten_Gbe_v2	xps:tengbe_v2	rxsnaplen	0\_-\_no\_snap
TenGbE7/ten_Gbe_v2	xps:tengbe_v2	flavour	sfp+
TenGbE7/ten_Gbe_v2	xps:tengbe_v2	slot	1
TenGbE7/ten_Gbe_v2	xps:tengbe_v2	port_r1	0
TenGbE7/ten_Gbe_v2	xps:tengbe_v2	port_r2_cx4	0
TenGbE7/ten_Gbe_v2	xps:tengbe_v2	port_r2_sfpp	3
TenGbE7/ten_Gbe_v2	xps:tengbe_v2	rx_dist_ram	on
TenGbE7/ten_Gbe_v2	xps:tengbe_v2	large_frames	on
TenGbE7/ten_Gbe_v2	xps:tengbe_v2	show_param	on
TenGbE7/ten_Gbe_v2	xps:tengbe_v2	pre_emph_r2	0.74
TenGbE7/ten_Gbe_v2	xps:tengbe_v2	pre_emph	3
TenGbE7/ten_Gbe_v2	xps:tengbe_v2	post_emph_r2	0.18
TenGbE7/ten_Gbe_v2	xps:tengbe_v2	rxeqmix_r2	7
TenGbE7/ten_Gbe_v2	xps:tengbe_v2	swing_r2	940
TenGbE7/ten_Gbe_v2	xps:tengbe_v2	swing	800
TenGbE7/ten_Gbe_v2	xps:tengbe_v2	fab_en	on
TenGbE7/ten_Gbe_v2	xps:tengbe_v2	fab_mac	20015998304263
TenGbE7/ten_Gbe_v2	xps:tengbe_v2	fab_ip	3232236827
TenGbE7/ten_Gbe_v2	xps:tengbe_v2	fab_udp	10007
TenGbE7/ten_Gbe_v2	xps:tengbe_v2	fab_gate	1
TenGbE7/ten_Gbe_v2	xps:tengbe_v2	cpu_rx_en	on
TenGbE7/ten_Gbe_v2	xps:tengbe_v2	cpu_tx_en	on
TenGbE7/ten_Gbe_v2	xps:tengbe_v2	ttl	255
TenGbE7/ten_Gbe_v2	xps:tengbe_v2	promisc_mode	off
TenGbE7/ten_Gbe_v2	xps:tengbe_v2	debug_ctr_width	16
TenGbE7/ten_Gbe_v2	xps:tengbe_v2	txctr	off
TenGbE7/ten_Gbe_v2	xps:tengbe_v2	txerrctr	off
TenGbE7/ten_Gbe_v2	xps:tengbe_v2	txerrctr_len	100
TenGbE7/ten_Gbe_v2	xps:tengbe_v2	txofctr	off
TenGbE7/ten_Gbe_v2	xps:tengbe_v2	txfullctr	off
TenGbE7/ten_Gbe_v2	xps:tengbe_v2	txvldctr	off
TenGbE7/ten_Gbe_v2	xps:tengbe_v2	txsnaplen	0\_-\_no\_snap
TenGbE7/ten_Gbe_v2	xps:tengbe_v2	rxctr	off
TenGbE7/ten_Gbe_v2	xps:tengbe_v2	rxerrctr	off
TenGbE7/ten_Gbe_v2	xps:tengbe_v2	rxerrctr_len	100
TenGbE7/ten_Gbe_v2	xps:tengbe_v2	rxofctr	off
TenGbE7/ten_Gbe_v2	xps:tengbe_v2	rxbadctr	off
TenGbE7/ten_Gbe_v2	xps:tengbe_v2	rxvldctr	off
TenGbE7/ten_Gbe_v2	xps:tengbe_v2	rxeofctr	off
TenGbE7/ten_Gbe_v2	xps:tengbe_v2	rxsnaplen	0\_-\_no\_snap
XSG_core_config	xps:xsg	hw_sys	ROACH2:sx475t
XSG_core_config	xps:xsg	clk_src	adc0_clk
XSG_core_config	xps:xsg	roach_clk_src	sys_clk
XSG_core_config	xps:xsg	roach2_clk_src	adc0_clk
XSG_core_config	xps:xsg	mkdig_clk_src	sys_clk
XSG_core_config	xps:xsg	clk_rate	256
XSG_core_config	xps:xsg	sample_period	1
XSG_core_config	xps:xsg	synthesis_tool	XST
TenGbE0/snapshot	casper:snapshot	storage	bram
TenGbE0/snapshot	casper:snapshot	dram_dimm	1
TenGbE0/snapshot	casper:snapshot	dram_clock	200
TenGbE0/snapshot	casper:snapshot	nsamples	12
TenGbE0/snapshot	casper:snapshot	data_width	128
TenGbE0/snapshot	casper:snapshot	offset	off
TenGbE0/snapshot	casper:snapshot	circap	off
TenGbE0/snapshot	casper:snapshot	value	off
TenGbE0/snapshot	casper:snapshot	use_dsp48	on
adc0/snapshot	casper:snapshot	storage	bram
adc0/snapshot	casper:snapshot	dram_dimm	1
adc0/snapshot	casper:snapshot	dram_clock	200
adc0/snapshot	casper:snapshot	nsamples	12
adc0/snapshot	casper:snapshot	data_width	128
adc0/snapshot	casper:snapshot	offset	off
adc0/snapshot	casper:snapshot	circap	off
adc0/snapshot	casper:snapshot	value	off
adc0/snapshot	casper:snapshot	use_dsp48	on
adc1/snapshot	casper:snapshot	storage	bram
adc1/snapshot	casper:snapshot	dram_dimm	1
adc1/snapshot	casper:snapshot	dram_clock	200
adc1/snapshot	casper:snapshot	nsamples	12
adc1/snapshot	casper:snapshot	data_width	128
adc1/snapshot	casper:snapshot	offset	off
adc1/snapshot	casper:snapshot	circap	off
adc1/snapshot	casper:snapshot	value	off
adc1/snapshot	casper:snapshot	use_dsp48	on
TenGbE0/spead_pack	casper:spead_pack	max_pkt_len_bits	10
TenGbE0/spead_pack	casper:spead_pack	header_ids	0x1600,\_0x1234
TenGbE0/spead_pack	casper:spead_pack	header_ind_ids	0x1800
TenGbE0/spead_pack	casper:spead_pack	spead_msw	64
TenGbE0/spead_pack	casper:spead_pack	spead_lsw	40
TenGbE0/spead_pack	casper:spead_pack	spead_version	4
TenGbE0/spead_pack	casper:spead_pack	bytes_per_word	8
TenGbE1/spead_pack	casper:spead_pack	max_pkt_len_bits	10
TenGbE1/spead_pack	casper:spead_pack	header_ids	0x1600,\_0x1234
TenGbE1/spead_pack	casper:spead_pack	header_ind_ids	0x1800
TenGbE1/spead_pack	casper:spead_pack	spead_msw	64
TenGbE1/spead_pack	casper:spead_pack	spead_lsw	40
TenGbE1/spead_pack	casper:spead_pack	spead_version	4
TenGbE1/spead_pack	casper:spead_pack	bytes_per_word	8
TenGbE2/spead_pack	casper:spead_pack	max_pkt_len_bits	10
TenGbE2/spead_pack	casper:spead_pack	header_ids	0x1600,\_0x1234
TenGbE2/spead_pack	casper:spead_pack	header_ind_ids	0x1800
TenGbE2/spead_pack	casper:spead_pack	spead_msw	64
TenGbE2/spead_pack	casper:spead_pack	spead_lsw	40
TenGbE2/spead_pack	casper:spead_pack	spead_version	4
TenGbE2/spead_pack	casper:spead_pack	bytes_per_word	8
TenGbE3/spead_pack	casper:spead_pack	max_pkt_len_bits	10
TenGbE3/spead_pack	casper:spead_pack	header_ids	0x1600,\_0x1234
TenGbE3/spead_pack	casper:spead_pack	header_ind_ids	0x1800
TenGbE3/spead_pack	casper:spead_pack	spead_msw	64
TenGbE3/spead_pack	casper:spead_pack	spead_lsw	40
TenGbE3/spead_pack	casper:spead_pack	spead_version	4
TenGbE3/spead_pack	casper:spead_pack	bytes_per_word	8
TenGbE4/spead_pack	casper:spead_pack	max_pkt_len_bits	10
TenGbE4/spead_pack	casper:spead_pack	header_ids	0x1600,\_0x1234
TenGbE4/spead_pack	casper:spead_pack	header_ind_ids	0x1800
TenGbE4/spead_pack	casper:spead_pack	spead_msw	64
TenGbE4/spead_pack	casper:spead_pack	spead_lsw	40
TenGbE4/spead_pack	casper:spead_pack	spead_version	4
TenGbE4/spead_pack	casper:spead_pack	bytes_per_word	8
TenGbE5/spead_pack	casper:spead_pack	max_pkt_len_bits	10
TenGbE5/spead_pack	casper:spead_pack	header_ids	0x1600,\_0x1234
TenGbE5/spead_pack	casper:spead_pack	header_ind_ids	0x1800
TenGbE5/spead_pack	casper:spead_pack	spead_msw	64
TenGbE5/spead_pack	casper:spead_pack	spead_lsw	40
TenGbE5/spead_pack	casper:spead_pack	spead_version	4
TenGbE5/spead_pack	casper:spead_pack	bytes_per_word	8
TenGbE6/spead_pack	casper:spead_pack	max_pkt_len_bits	10
TenGbE6/spead_pack	casper:spead_pack	header_ids	0x1600,\_0x1234
TenGbE6/spead_pack	casper:spead_pack	header_ind_ids	0x1800
TenGbE6/spead_pack	casper:spead_pack	spead_msw	64
TenGbE6/spead_pack	casper:spead_pack	spead_lsw	40
TenGbE6/spead_pack	casper:spead_pack	spead_version	4
TenGbE6/spead_pack	casper:spead_pack	bytes_per_word	8
TenGbE7/spead_pack	casper:spead_pack	max_pkt_len_bits	10
TenGbE7/spead_pack	casper:spead_pack	header_ids	0x1600,\_0x1234
TenGbE7/spead_pack	casper:spead_pack	header_ind_ids	0x1800
TenGbE7/spead_pack	casper:spead_pack	spead_msw	64
TenGbE7/spead_pack	casper:spead_pack	spead_lsw	40
TenGbE7/spead_pack	casper:spead_pack	spead_version	4
TenGbE7/spead_pack	casper:spead_pack	bytes_per_word	8
77777	77777	tags	casper:snapshot,casper:spead_pack,xps:bram,xps:sw_reg,xps:tengbe_v2,xps:xsg
77777	77777	system	nrt_2g_no_dsp
77777	77777	builddate	27-Aug-2019\_14:39:48
77777	77777	blk	nrt_2g_no_dsp/TenGbE7/ten_Gbe_v2
77777	77777	demux	1:1
77777	77777	hw_subsys	sx475t
77777	77777	hw_sys	ROACH2
77777	77777	myclksrc	adc0_clk
77777	77777	myname	nrt_2g_no_dsp/XSG_core_config
