

================================================================
== Vivado HLS Report for 'relu_array_ap_fixed_8u_array_ap_fixed_8_2_0_0_0_8u_ReLU_config25_s'
================================================================
* Date:           Mon Aug 12 13:39:52 2024

* Version:        2019.2 (Build 2704478 on Wed Nov 06 22:10:23 MST 2019)
* Project:        myproject_prj
* Solution:       solution1
* Product family: virtexuplus
* Target device:  xcvu13p-flga2577-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  | 2.78 ns | 2.100 ns |   0.35 ns  |
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      195|      195| 0.542 us | 0.542 us |  195|  195|   none  |
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------+---------+---------+----------+-----------+-----------+------+----------+
        |               |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |   Loop Name   |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------+---------+---------+----------+-----------+-----------+------+----------+
        |- ReLUActLoop  |      193|      193|         3|          1|          1|   192|    yes   |
        +---------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 5
* Pipeline : 1
  Pipeline-0 : II = 1, D = 3, States = { 2 3 4 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 5 3 
3 --> 4 
4 --> 2 
5 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.60>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* %res_V_data_7_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str1277, i32 0, i32 0, [1 x i8]* @p_str1278, [1 x i8]* @p_str1279, [1 x i8]* @p_str1280, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str1281, [1 x i8]* @p_str1282)"   --->   Operation 6 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* %res_V_data_6_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str1270, i32 0, i32 0, [1 x i8]* @p_str1271, [1 x i8]* @p_str1272, [1 x i8]* @p_str1273, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str1274, [1 x i8]* @p_str1275)"   --->   Operation 7 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* %res_V_data_5_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str1263, i32 0, i32 0, [1 x i8]* @p_str1264, [1 x i8]* @p_str1265, [1 x i8]* @p_str1266, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str1267, [1 x i8]* @p_str1268)"   --->   Operation 8 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* %res_V_data_4_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str1256, i32 0, i32 0, [1 x i8]* @p_str1257, [1 x i8]* @p_str1258, [1 x i8]* @p_str1259, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str1260, [1 x i8]* @p_str1261)"   --->   Operation 9 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* %res_V_data_3_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str1249, i32 0, i32 0, [1 x i8]* @p_str1250, [1 x i8]* @p_str1251, [1 x i8]* @p_str1252, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str1253, [1 x i8]* @p_str1254)"   --->   Operation 10 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* %res_V_data_2_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str1242, i32 0, i32 0, [1 x i8]* @p_str1243, [1 x i8]* @p_str1244, [1 x i8]* @p_str1245, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str1246, [1 x i8]* @p_str1247)"   --->   Operation 11 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* %res_V_data_1_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str1235, i32 0, i32 0, [1 x i8]* @p_str1236, [1 x i8]* @p_str1237, [1 x i8]* @p_str1238, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str1239, [1 x i8]* @p_str1240)"   --->   Operation 12 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* %res_V_data_0_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str1228, i32 0, i32 0, [1 x i8]* @p_str1229, [1 x i8]* @p_str1230, [1 x i8]* @p_str1231, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str1232, [1 x i8]* @p_str1233)"   --->   Operation 13 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* %data_V_data_7_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str1221, i32 0, i32 0, [1 x i8]* @p_str1222, [1 x i8]* @p_str1223, [1 x i8]* @p_str1224, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str1225, [1 x i8]* @p_str1226)"   --->   Operation 14 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* %data_V_data_6_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str1214, i32 0, i32 0, [1 x i8]* @p_str1215, [1 x i8]* @p_str1216, [1 x i8]* @p_str1217, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str1218, [1 x i8]* @p_str1219)"   --->   Operation 15 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* %data_V_data_5_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str1207, i32 0, i32 0, [1 x i8]* @p_str1208, [1 x i8]* @p_str1209, [1 x i8]* @p_str1210, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str1211, [1 x i8]* @p_str1212)"   --->   Operation 16 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* %data_V_data_4_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str1200, i32 0, i32 0, [1 x i8]* @p_str1201, [1 x i8]* @p_str1202, [1 x i8]* @p_str1203, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str1204, [1 x i8]* @p_str1205)"   --->   Operation 17 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* %data_V_data_3_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str1193, i32 0, i32 0, [1 x i8]* @p_str1194, [1 x i8]* @p_str1195, [1 x i8]* @p_str1196, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str1197, [1 x i8]* @p_str1198)"   --->   Operation 18 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* %data_V_data_2_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str1186, i32 0, i32 0, [1 x i8]* @p_str1187, [1 x i8]* @p_str1188, [1 x i8]* @p_str1189, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str1190, [1 x i8]* @p_str1191)"   --->   Operation 19 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* %data_V_data_1_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str1179, i32 0, i32 0, [1 x i8]* @p_str1180, [1 x i8]* @p_str1181, [1 x i8]* @p_str1182, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str1183, [1 x i8]* @p_str1184)"   --->   Operation 20 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* %data_V_data_0_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str1172, i32 0, i32 0, [1 x i8]* @p_str1173, [1 x i8]* @p_str1174, [1 x i8]* @p_str1175, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str1176, [1 x i8]* @p_str1177)"   --->   Operation 21 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.60ns)   --->   "br label %1" [firmware/nnet_utils/nnet_activation_stream.h:41]   --->   Operation 22 'br' <Predicate = true> <Delay = 0.60>

State 2 <SV = 1> <Delay = 0.58>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%i_0 = phi i8 [ 0, %0 ], [ %i, %ReLUActLoop ]"   --->   Operation 23 'phi' 'i_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 24 [1/1] (0.58ns)   --->   "%icmp_ln41 = icmp eq i8 %i_0, -64" [firmware/nnet_utils/nnet_activation_stream.h:41]   --->   Operation 24 'icmp' 'icmp_ln41' <Predicate = true> <Delay = 0.58> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 192, i64 192, i64 192)"   --->   Operation 25 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 26 [1/1] (0.48ns)   --->   "%i = add i8 %i_0, 1" [firmware/nnet_utils/nnet_activation_stream.h:41]   --->   Operation 26 'add' 'i' <Predicate = true> <Delay = 0.48> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "br i1 %icmp_ln41, label %2, label %ReLUActLoop" [firmware/nnet_utils/nnet_activation_stream.h:41]   --->   Operation 27 'br' <Predicate = true> <Delay = 0.00>

State 3 <SV = 2> <Delay = 1.21>
ST_3 : Operation 28 [1/1] (1.21ns)   --->   "%empty_112 = call { i8, i8, i8, i8, i8, i8, i8, i8 } @_ssdm_op_Read.ap_fifo.volatile.i8P.i8P.i8P.i8P.i8P.i8P.i8P.i8P(i8* %data_V_data_0_V, i8* %data_V_data_1_V, i8* %data_V_data_2_V, i8* %data_V_data_3_V, i8* %data_V_data_4_V, i8* %data_V_data_5_V, i8* %data_V_data_6_V, i8* %data_V_data_7_V)" [firmware/nnet_utils/nnet_activation_stream.h:44]   --->   Operation 28 'read' 'empty_112' <Predicate = (!icmp_ln41)> <Delay = 1.21> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 0> <FIFO>
ST_3 : Operation 29 [1/1] (0.00ns)   --->   "%tmp_data_V_0 = extractvalue { i8, i8, i8, i8, i8, i8, i8, i8 } %empty_112, 0" [firmware/nnet_utils/nnet_activation_stream.h:44]   --->   Operation 29 'extractvalue' 'tmp_data_V_0' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_3 : Operation 30 [1/1] (0.00ns)   --->   "%tmp_data_V_1 = extractvalue { i8, i8, i8, i8, i8, i8, i8, i8 } %empty_112, 1" [firmware/nnet_utils/nnet_activation_stream.h:44]   --->   Operation 30 'extractvalue' 'tmp_data_V_1' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_3 : Operation 31 [1/1] (0.00ns)   --->   "%tmp_data_V_2 = extractvalue { i8, i8, i8, i8, i8, i8, i8, i8 } %empty_112, 2" [firmware/nnet_utils/nnet_activation_stream.h:44]   --->   Operation 31 'extractvalue' 'tmp_data_V_2' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_3 : Operation 32 [1/1] (0.00ns)   --->   "%tmp_data_V_3 = extractvalue { i8, i8, i8, i8, i8, i8, i8, i8 } %empty_112, 3" [firmware/nnet_utils/nnet_activation_stream.h:44]   --->   Operation 32 'extractvalue' 'tmp_data_V_3' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_3 : Operation 33 [1/1] (0.00ns)   --->   "%tmp_data_V_4 = extractvalue { i8, i8, i8, i8, i8, i8, i8, i8 } %empty_112, 4" [firmware/nnet_utils/nnet_activation_stream.h:44]   --->   Operation 33 'extractvalue' 'tmp_data_V_4' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_3 : Operation 34 [1/1] (0.00ns)   --->   "%tmp_data_V_5 = extractvalue { i8, i8, i8, i8, i8, i8, i8, i8 } %empty_112, 5" [firmware/nnet_utils/nnet_activation_stream.h:44]   --->   Operation 34 'extractvalue' 'tmp_data_V_5' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_3 : Operation 35 [1/1] (0.00ns)   --->   "%tmp_data_V_6 = extractvalue { i8, i8, i8, i8, i8, i8, i8, i8 } %empty_112, 6" [firmware/nnet_utils/nnet_activation_stream.h:44]   --->   Operation 35 'extractvalue' 'tmp_data_V_6' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_3 : Operation 36 [1/1] (0.00ns)   --->   "%tmp_data_V_7 = extractvalue { i8, i8, i8, i8, i8, i8, i8, i8 } %empty_112, 7" [firmware/nnet_utils/nnet_activation_stream.h:44]   --->   Operation 36 'extractvalue' 'tmp_data_V_7' <Predicate = (!icmp_ln41)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 2.09>
ST_4 : Operation 37 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([12 x i8]* @p_str73) nounwind" [firmware/nnet_utils/nnet_activation_stream.h:41]   --->   Operation 37 'specloopname' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_4 : Operation 38 [1/1] (0.00ns)   --->   "%tmp = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str73)" [firmware/nnet_utils/nnet_activation_stream.h:41]   --->   Operation 38 'specregionbegin' 'tmp' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_4 : Operation 39 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str38) nounwind" [firmware/nnet_utils/nnet_activation_stream.h:42]   --->   Operation 39 'specpipeline' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_4 : Operation 40 [1/1] (0.58ns)   --->   "%icmp_ln1494 = icmp sgt i8 %tmp_data_V_0, 0" [firmware/nnet_utils/nnet_activation_stream.h:51]   --->   Operation 40 'icmp' 'icmp_ln1494' <Predicate = (!icmp_ln41)> <Delay = 0.58> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 41 [1/1] (0.30ns)   --->   "%tmp_data_0_V = select i1 %icmp_ln1494, i8 %tmp_data_V_0, i8 0" [firmware/nnet_utils/nnet_activation_stream.h:51]   --->   Operation 41 'select' 'tmp_data_0_V' <Predicate = (!icmp_ln41)> <Delay = 0.30> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 42 [1/1] (0.58ns)   --->   "%icmp_ln1494_1 = icmp sgt i8 %tmp_data_V_1, 0" [firmware/nnet_utils/nnet_activation_stream.h:51]   --->   Operation 42 'icmp' 'icmp_ln1494_1' <Predicate = (!icmp_ln41)> <Delay = 0.58> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 43 [1/1] (0.30ns)   --->   "%tmp_data_1_V = select i1 %icmp_ln1494_1, i8 %tmp_data_V_1, i8 0" [firmware/nnet_utils/nnet_activation_stream.h:51]   --->   Operation 43 'select' 'tmp_data_1_V' <Predicate = (!icmp_ln41)> <Delay = 0.30> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 44 [1/1] (0.58ns)   --->   "%icmp_ln1494_2 = icmp sgt i8 %tmp_data_V_2, 0" [firmware/nnet_utils/nnet_activation_stream.h:51]   --->   Operation 44 'icmp' 'icmp_ln1494_2' <Predicate = (!icmp_ln41)> <Delay = 0.58> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 45 [1/1] (0.30ns)   --->   "%tmp_data_2_V = select i1 %icmp_ln1494_2, i8 %tmp_data_V_2, i8 0" [firmware/nnet_utils/nnet_activation_stream.h:51]   --->   Operation 45 'select' 'tmp_data_2_V' <Predicate = (!icmp_ln41)> <Delay = 0.30> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 46 [1/1] (0.58ns)   --->   "%icmp_ln1494_3 = icmp sgt i8 %tmp_data_V_3, 0" [firmware/nnet_utils/nnet_activation_stream.h:51]   --->   Operation 46 'icmp' 'icmp_ln1494_3' <Predicate = (!icmp_ln41)> <Delay = 0.58> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 47 [1/1] (0.30ns)   --->   "%tmp_data_3_V = select i1 %icmp_ln1494_3, i8 %tmp_data_V_3, i8 0" [firmware/nnet_utils/nnet_activation_stream.h:51]   --->   Operation 47 'select' 'tmp_data_3_V' <Predicate = (!icmp_ln41)> <Delay = 0.30> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 48 [1/1] (0.58ns)   --->   "%icmp_ln1494_4 = icmp sgt i8 %tmp_data_V_4, 0" [firmware/nnet_utils/nnet_activation_stream.h:51]   --->   Operation 48 'icmp' 'icmp_ln1494_4' <Predicate = (!icmp_ln41)> <Delay = 0.58> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 49 [1/1] (0.30ns)   --->   "%tmp_data_4_V = select i1 %icmp_ln1494_4, i8 %tmp_data_V_4, i8 0" [firmware/nnet_utils/nnet_activation_stream.h:51]   --->   Operation 49 'select' 'tmp_data_4_V' <Predicate = (!icmp_ln41)> <Delay = 0.30> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 50 [1/1] (0.58ns)   --->   "%icmp_ln1494_5 = icmp sgt i8 %tmp_data_V_5, 0" [firmware/nnet_utils/nnet_activation_stream.h:51]   --->   Operation 50 'icmp' 'icmp_ln1494_5' <Predicate = (!icmp_ln41)> <Delay = 0.58> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 51 [1/1] (0.30ns)   --->   "%tmp_data_5_V = select i1 %icmp_ln1494_5, i8 %tmp_data_V_5, i8 0" [firmware/nnet_utils/nnet_activation_stream.h:51]   --->   Operation 51 'select' 'tmp_data_5_V' <Predicate = (!icmp_ln41)> <Delay = 0.30> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 52 [1/1] (0.58ns)   --->   "%icmp_ln1494_6 = icmp sgt i8 %tmp_data_V_6, 0" [firmware/nnet_utils/nnet_activation_stream.h:51]   --->   Operation 52 'icmp' 'icmp_ln1494_6' <Predicate = (!icmp_ln41)> <Delay = 0.58> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 53 [1/1] (0.30ns)   --->   "%tmp_data_6_V = select i1 %icmp_ln1494_6, i8 %tmp_data_V_6, i8 0" [firmware/nnet_utils/nnet_activation_stream.h:51]   --->   Operation 53 'select' 'tmp_data_6_V' <Predicate = (!icmp_ln41)> <Delay = 0.30> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 54 [1/1] (0.58ns)   --->   "%icmp_ln1494_7 = icmp sgt i8 %tmp_data_V_7, 0" [firmware/nnet_utils/nnet_activation_stream.h:51]   --->   Operation 54 'icmp' 'icmp_ln1494_7' <Predicate = (!icmp_ln41)> <Delay = 0.58> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 55 [1/1] (0.30ns)   --->   "%tmp_data_7_V = select i1 %icmp_ln1494_7, i8 %tmp_data_V_7, i8 0" [firmware/nnet_utils/nnet_activation_stream.h:51]   --->   Operation 55 'select' 'tmp_data_7_V' <Predicate = (!icmp_ln41)> <Delay = 0.30> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 56 [1/1] (1.21ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i8P.i8P.i8P.i8P.i8P.i8P.i8P.i8P(i8* %res_V_data_0_V, i8* %res_V_data_1_V, i8* %res_V_data_2_V, i8* %res_V_data_3_V, i8* %res_V_data_4_V, i8* %res_V_data_5_V, i8* %res_V_data_6_V, i8* %res_V_data_7_V, i8 %tmp_data_0_V, i8 %tmp_data_1_V, i8 %tmp_data_2_V, i8 %tmp_data_3_V, i8 %tmp_data_4_V, i8 %tmp_data_5_V, i8 %tmp_data_6_V, i8 %tmp_data_7_V)" [firmware/nnet_utils/nnet_activation_stream.h:57]   --->   Operation 56 'write' <Predicate = (!icmp_ln41)> <Delay = 1.21> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 0> <FIFO>
ST_4 : Operation 57 [1/1] (0.00ns)   --->   "%empty_113 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str73, i32 %tmp)" [firmware/nnet_utils/nnet_activation_stream.h:58]   --->   Operation 57 'specregionend' 'empty_113' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_4 : Operation 58 [1/1] (0.00ns)   --->   "br label %1" [firmware/nnet_utils/nnet_activation_stream.h:41]   --->   Operation 58 'br' <Predicate = (!icmp_ln41)> <Delay = 0.00>

State 5 <SV = 2> <Delay = 0.00>
ST_5 : Operation 59 [1/1] (0.00ns)   --->   "ret void" [firmware/nnet_utils/nnet_activation_stream.h:59]   --->   Operation 59 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 2.78ns, clock uncertainty: 0.347ns.

 <State 1>: 0.603ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('i') with incoming values : ('i', firmware/nnet_utils/nnet_activation_stream.h:41) [35]  (0.603 ns)

 <State 2>: 0.581ns
The critical path consists of the following:
	'phi' operation ('i') with incoming values : ('i', firmware/nnet_utils/nnet_activation_stream.h:41) [35]  (0 ns)
	'icmp' operation ('icmp_ln41', firmware/nnet_utils/nnet_activation_stream.h:41) [36]  (0.581 ns)

 <State 3>: 1.22ns
The critical path consists of the following:
	fifo read on port 'data_V_data_0_V' (firmware/nnet_utils/nnet_activation_stream.h:44) [44]  (1.22 ns)

 <State 4>: 2.1ns
The critical path consists of the following:
	'icmp' operation ('icmp_ln1494', firmware/nnet_utils/nnet_activation_stream.h:51) [53]  (0.581 ns)
	'select' operation ('tmp.data[0].V', firmware/nnet_utils/nnet_activation_stream.h:51) [54]  (0.303 ns)
	fifo write on port 'res_V_data_0_V' (firmware/nnet_utils/nnet_activation_stream.h:57) [69]  (1.22 ns)

 <State 5>: 0ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
