TimeQuest Timing Analyzer report for DE2_115_CAMERA
Mon Jul 04 15:52:37 2016
Quartus II 64-Bit Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. SDC File List
  5. Clocks
  6. Slow 1200mV 85C Model Fmax Summary
  7. Timing Closure Recommendations
  8. Slow 1200mV 85C Model Setup Summary
  9. Slow 1200mV 85C Model Hold Summary
 10. Slow 1200mV 85C Model Recovery Summary
 11. Slow 1200mV 85C Model Removal Summary
 12. Slow 1200mV 85C Model Minimum Pulse Width Summary
 13. Slow 1200mV 85C Model Setup: 'u6|altpll_component|auto_generated|pll1|clk[0]'
 14. Slow 1200mV 85C Model Setup: 'u6|altpll_component|auto_generated|pll1|clk[4]'
 15. Slow 1200mV 85C Model Setup: 'CLOCK_50'
 16. Slow 1200mV 85C Model Hold: 'u6|altpll_component|auto_generated|pll1|clk[0]'
 17. Slow 1200mV 85C Model Hold: 'u6|altpll_component|auto_generated|pll1|clk[4]'
 18. Slow 1200mV 85C Model Hold: 'CLOCK_50'
 19. Slow 1200mV 85C Model Recovery: 'u6|altpll_component|auto_generated|pll1|clk[4]'
 20. Slow 1200mV 85C Model Recovery: 'u6|altpll_component|auto_generated|pll1|clk[0]'
 21. Slow 1200mV 85C Model Recovery: 'CLOCK_50'
 22. Slow 1200mV 85C Model Removal: 'CLOCK_50'
 23. Slow 1200mV 85C Model Removal: 'u6|altpll_component|auto_generated|pll1|clk[0]'
 24. Slow 1200mV 85C Model Removal: 'u6|altpll_component|auto_generated|pll1|clk[4]'
 25. Slow 1200mV 85C Model Minimum Pulse Width: 'u6|altpll_component|auto_generated|pll1|clk[0]'
 26. Slow 1200mV 85C Model Minimum Pulse Width: 'CLOCK_50'
 27. Slow 1200mV 85C Model Minimum Pulse Width: 'u6|altpll_component|auto_generated|pll1|clk[4]'
 28. Setup Times
 29. Hold Times
 30. Clock to Output Times
 31. Minimum Clock to Output Times
 32. Output Enable Times
 33. Minimum Output Enable Times
 34. Output Disable Times
 35. Minimum Output Disable Times
 36. MTBF Summary
 37. Synchronizer Summary
 38. Synchronizer Chain #1: Typical MTBF is Greater than 1 Billion Years
 39. Synchronizer Chain #2: Typical MTBF is Greater than 1 Billion Years
 40. Synchronizer Chain #3: Typical MTBF is Greater than 1 Billion Years
 41. Synchronizer Chain #4: Typical MTBF is Greater than 1 Billion Years
 42. Synchronizer Chain #5: Typical MTBF is Greater than 1 Billion Years
 43. Synchronizer Chain #6: Typical MTBF is Greater than 1 Billion Years
 44. Synchronizer Chain #7: Typical MTBF is Greater than 1 Billion Years
 45. Synchronizer Chain #8: Typical MTBF is Greater than 1 Billion Years
 46. Synchronizer Chain #9: Typical MTBF is Greater than 1 Billion Years
 47. Synchronizer Chain #10: Typical MTBF is Greater than 1 Billion Years
 48. Synchronizer Chain #11: Typical MTBF is Greater than 1 Billion Years
 49. Synchronizer Chain #12: Typical MTBF is Greater than 1 Billion Years
 50. Synchronizer Chain #13: Typical MTBF is Greater than 1 Billion Years
 51. Synchronizer Chain #14: Typical MTBF is Greater than 1 Billion Years
 52. Synchronizer Chain #15: Typical MTBF is Greater than 1 Billion Years
 53. Synchronizer Chain #16: Typical MTBF is Greater than 1 Billion Years
 54. Synchronizer Chain #17: Typical MTBF is Greater than 1 Billion Years
 55. Synchronizer Chain #18: Typical MTBF is Greater than 1 Billion Years
 56. Synchronizer Chain #19: Typical MTBF is Greater than 1 Billion Years
 57. Synchronizer Chain #20: Typical MTBF is Greater than 1 Billion Years
 58. Synchronizer Chain #21: Typical MTBF is Greater than 1 Billion Years
 59. Synchronizer Chain #22: Typical MTBF is Greater than 1 Billion Years
 60. Synchronizer Chain #23: Typical MTBF is Greater than 1 Billion Years
 61. Synchronizer Chain #24: Typical MTBF is Greater than 1 Billion Years
 62. Synchronizer Chain #25: Typical MTBF is Greater than 1 Billion Years
 63. Synchronizer Chain #26: Typical MTBF is Greater than 1 Billion Years
 64. Synchronizer Chain #27: Typical MTBF is Greater than 1 Billion Years
 65. Synchronizer Chain #28: Typical MTBF is Greater than 1 Billion Years
 66. Synchronizer Chain #29: Typical MTBF is Greater than 1 Billion Years
 67. Synchronizer Chain #30: Typical MTBF is Greater than 1 Billion Years
 68. Synchronizer Chain #31: Typical MTBF is Greater than 1 Billion Years
 69. Synchronizer Chain #32: Typical MTBF is Greater than 1 Billion Years
 70. Synchronizer Chain #33: Typical MTBF is Greater than 1 Billion Years
 71. Synchronizer Chain #34: Typical MTBF is Greater than 1 Billion Years
 72. Synchronizer Chain #35: Typical MTBF is Greater than 1 Billion Years
 73. Synchronizer Chain #36: Typical MTBF is Greater than 1 Billion Years
 74. Synchronizer Chain #37: Typical MTBF is Greater than 1 Billion Years
 75. Synchronizer Chain #38: Typical MTBF is Greater than 1 Billion Years
 76. Synchronizer Chain #39: Typical MTBF is Greater than 1 Billion Years
 77. Synchronizer Chain #40: Typical MTBF is Greater than 1 Billion Years
 78. Synchronizer Chain #41: Typical MTBF is Greater than 1 Billion Years
 79. Synchronizer Chain #42: Typical MTBF is Greater than 1 Billion Years
 80. Synchronizer Chain #43: Typical MTBF is Greater than 1 Billion Years
 81. Synchronizer Chain #44: Typical MTBF is Greater than 1 Billion Years
 82. Synchronizer Chain #45: Typical MTBF is Greater than 1 Billion Years
 83. Synchronizer Chain #46: Typical MTBF is Greater than 1 Billion Years
 84. Synchronizer Chain #47: Typical MTBF is Greater than 1 Billion Years
 85. Synchronizer Chain #48: Typical MTBF is Greater than 1 Billion Years
 86. Synchronizer Chain #49: Typical MTBF is Greater than 1 Billion Years
 87. Synchronizer Chain #50: Typical MTBF is Greater than 1 Billion Years
 88. Synchronizer Chain #51: Typical MTBF is Greater than 1 Billion Years
 89. Synchronizer Chain #52: Typical MTBF is Greater than 1 Billion Years
 90. Synchronizer Chain #53: Typical MTBF is Greater than 1 Billion Years
 91. Synchronizer Chain #54: Typical MTBF is Greater than 1 Billion Years
 92. Slow 1200mV 0C Model Fmax Summary
 93. Slow 1200mV 0C Model Setup Summary
 94. Slow 1200mV 0C Model Hold Summary
 95. Slow 1200mV 0C Model Recovery Summary
 96. Slow 1200mV 0C Model Removal Summary
 97. Slow 1200mV 0C Model Minimum Pulse Width Summary
 98. Slow 1200mV 0C Model Setup: 'u6|altpll_component|auto_generated|pll1|clk[0]'
 99. Slow 1200mV 0C Model Setup: 'u6|altpll_component|auto_generated|pll1|clk[4]'
100. Slow 1200mV 0C Model Setup: 'CLOCK_50'
101. Slow 1200mV 0C Model Hold: 'u6|altpll_component|auto_generated|pll1|clk[0]'
102. Slow 1200mV 0C Model Hold: 'u6|altpll_component|auto_generated|pll1|clk[4]'
103. Slow 1200mV 0C Model Hold: 'CLOCK_50'
104. Slow 1200mV 0C Model Recovery: 'u6|altpll_component|auto_generated|pll1|clk[4]'
105. Slow 1200mV 0C Model Recovery: 'u6|altpll_component|auto_generated|pll1|clk[0]'
106. Slow 1200mV 0C Model Recovery: 'CLOCK_50'
107. Slow 1200mV 0C Model Removal: 'CLOCK_50'
108. Slow 1200mV 0C Model Removal: 'u6|altpll_component|auto_generated|pll1|clk[0]'
109. Slow 1200mV 0C Model Removal: 'u6|altpll_component|auto_generated|pll1|clk[4]'
110. Slow 1200mV 0C Model Minimum Pulse Width: 'u6|altpll_component|auto_generated|pll1|clk[0]'
111. Slow 1200mV 0C Model Minimum Pulse Width: 'CLOCK_50'
112. Slow 1200mV 0C Model Minimum Pulse Width: 'u6|altpll_component|auto_generated|pll1|clk[4]'
113. Setup Times
114. Hold Times
115. Clock to Output Times
116. Minimum Clock to Output Times
117. Output Enable Times
118. Minimum Output Enable Times
119. Output Disable Times
120. Minimum Output Disable Times
121. MTBF Summary
122. Synchronizer Summary
123. Synchronizer Chain #1: Typical MTBF is Greater than 1 Billion Years
124. Synchronizer Chain #2: Typical MTBF is Greater than 1 Billion Years
125. Synchronizer Chain #3: Typical MTBF is Greater than 1 Billion Years
126. Synchronizer Chain #4: Typical MTBF is Greater than 1 Billion Years
127. Synchronizer Chain #5: Typical MTBF is Greater than 1 Billion Years
128. Synchronizer Chain #6: Typical MTBF is Greater than 1 Billion Years
129. Synchronizer Chain #7: Typical MTBF is Greater than 1 Billion Years
130. Synchronizer Chain #8: Typical MTBF is Greater than 1 Billion Years
131. Synchronizer Chain #9: Typical MTBF is Greater than 1 Billion Years
132. Synchronizer Chain #10: Typical MTBF is Greater than 1 Billion Years
133. Synchronizer Chain #11: Typical MTBF is Greater than 1 Billion Years
134. Synchronizer Chain #12: Typical MTBF is Greater than 1 Billion Years
135. Synchronizer Chain #13: Typical MTBF is Greater than 1 Billion Years
136. Synchronizer Chain #14: Typical MTBF is Greater than 1 Billion Years
137. Synchronizer Chain #15: Typical MTBF is Greater than 1 Billion Years
138. Synchronizer Chain #16: Typical MTBF is Greater than 1 Billion Years
139. Synchronizer Chain #17: Typical MTBF is Greater than 1 Billion Years
140. Synchronizer Chain #18: Typical MTBF is Greater than 1 Billion Years
141. Synchronizer Chain #19: Typical MTBF is Greater than 1 Billion Years
142. Synchronizer Chain #20: Typical MTBF is Greater than 1 Billion Years
143. Synchronizer Chain #21: Typical MTBF is Greater than 1 Billion Years
144. Synchronizer Chain #22: Typical MTBF is Greater than 1 Billion Years
145. Synchronizer Chain #23: Typical MTBF is Greater than 1 Billion Years
146. Synchronizer Chain #24: Typical MTBF is Greater than 1 Billion Years
147. Synchronizer Chain #25: Typical MTBF is Greater than 1 Billion Years
148. Synchronizer Chain #26: Typical MTBF is Greater than 1 Billion Years
149. Synchronizer Chain #27: Typical MTBF is Greater than 1 Billion Years
150. Synchronizer Chain #28: Typical MTBF is Greater than 1 Billion Years
151. Synchronizer Chain #29: Typical MTBF is Greater than 1 Billion Years
152. Synchronizer Chain #30: Typical MTBF is Greater than 1 Billion Years
153. Synchronizer Chain #31: Typical MTBF is Greater than 1 Billion Years
154. Synchronizer Chain #32: Typical MTBF is Greater than 1 Billion Years
155. Synchronizer Chain #33: Typical MTBF is Greater than 1 Billion Years
156. Synchronizer Chain #34: Typical MTBF is Greater than 1 Billion Years
157. Synchronizer Chain #35: Typical MTBF is Greater than 1 Billion Years
158. Synchronizer Chain #36: Typical MTBF is Greater than 1 Billion Years
159. Synchronizer Chain #37: Typical MTBF is Greater than 1 Billion Years
160. Synchronizer Chain #38: Typical MTBF is Greater than 1 Billion Years
161. Synchronizer Chain #39: Typical MTBF is Greater than 1 Billion Years
162. Synchronizer Chain #40: Typical MTBF is Greater than 1 Billion Years
163. Synchronizer Chain #41: Typical MTBF is Greater than 1 Billion Years
164. Synchronizer Chain #42: Typical MTBF is Greater than 1 Billion Years
165. Synchronizer Chain #43: Typical MTBF is Greater than 1 Billion Years
166. Synchronizer Chain #44: Typical MTBF is Greater than 1 Billion Years
167. Synchronizer Chain #45: Typical MTBF is Greater than 1 Billion Years
168. Synchronizer Chain #46: Typical MTBF is Greater than 1 Billion Years
169. Synchronizer Chain #47: Typical MTBF is Greater than 1 Billion Years
170. Synchronizer Chain #48: Typical MTBF is Greater than 1 Billion Years
171. Synchronizer Chain #49: Typical MTBF is Greater than 1 Billion Years
172. Synchronizer Chain #50: Typical MTBF is Greater than 1 Billion Years
173. Synchronizer Chain #51: Typical MTBF is Greater than 1 Billion Years
174. Synchronizer Chain #52: Typical MTBF is Greater than 1 Billion Years
175. Synchronizer Chain #53: Typical MTBF is Greater than 1 Billion Years
176. Synchronizer Chain #54: Typical MTBF is Greater than 1 Billion Years
177. Fast 1200mV 0C Model Setup Summary
178. Fast 1200mV 0C Model Hold Summary
179. Fast 1200mV 0C Model Recovery Summary
180. Fast 1200mV 0C Model Removal Summary
181. Fast 1200mV 0C Model Minimum Pulse Width Summary
182. Fast 1200mV 0C Model Setup: 'u6|altpll_component|auto_generated|pll1|clk[0]'
183. Fast 1200mV 0C Model Setup: 'u6|altpll_component|auto_generated|pll1|clk[4]'
184. Fast 1200mV 0C Model Setup: 'CLOCK_50'
185. Fast 1200mV 0C Model Hold: 'u6|altpll_component|auto_generated|pll1|clk[0]'
186. Fast 1200mV 0C Model Hold: 'u6|altpll_component|auto_generated|pll1|clk[4]'
187. Fast 1200mV 0C Model Hold: 'CLOCK_50'
188. Fast 1200mV 0C Model Recovery: 'u6|altpll_component|auto_generated|pll1|clk[4]'
189. Fast 1200mV 0C Model Recovery: 'u6|altpll_component|auto_generated|pll1|clk[0]'
190. Fast 1200mV 0C Model Recovery: 'CLOCK_50'
191. Fast 1200mV 0C Model Removal: 'CLOCK_50'
192. Fast 1200mV 0C Model Removal: 'u6|altpll_component|auto_generated|pll1|clk[0]'
193. Fast 1200mV 0C Model Removal: 'u6|altpll_component|auto_generated|pll1|clk[4]'
194. Fast 1200mV 0C Model Minimum Pulse Width: 'u6|altpll_component|auto_generated|pll1|clk[0]'
195. Fast 1200mV 0C Model Minimum Pulse Width: 'CLOCK_50'
196. Fast 1200mV 0C Model Minimum Pulse Width: 'u6|altpll_component|auto_generated|pll1|clk[4]'
197. Setup Times
198. Hold Times
199. Clock to Output Times
200. Minimum Clock to Output Times
201. Output Enable Times
202. Minimum Output Enable Times
203. Output Disable Times
204. Minimum Output Disable Times
205. MTBF Summary
206. Synchronizer Summary
207. Synchronizer Chain #1: Typical MTBF is Greater than 1 Billion Years
208. Synchronizer Chain #2: Typical MTBF is Greater than 1 Billion Years
209. Synchronizer Chain #3: Typical MTBF is Greater than 1 Billion Years
210. Synchronizer Chain #4: Typical MTBF is Greater than 1 Billion Years
211. Synchronizer Chain #5: Typical MTBF is Greater than 1 Billion Years
212. Synchronizer Chain #6: Typical MTBF is Greater than 1 Billion Years
213. Synchronizer Chain #7: Typical MTBF is Greater than 1 Billion Years
214. Synchronizer Chain #8: Typical MTBF is Greater than 1 Billion Years
215. Synchronizer Chain #9: Typical MTBF is Greater than 1 Billion Years
216. Synchronizer Chain #10: Typical MTBF is Greater than 1 Billion Years
217. Synchronizer Chain #11: Typical MTBF is Greater than 1 Billion Years
218. Synchronizer Chain #12: Typical MTBF is Greater than 1 Billion Years
219. Synchronizer Chain #13: Typical MTBF is Greater than 1 Billion Years
220. Synchronizer Chain #14: Typical MTBF is Greater than 1 Billion Years
221. Synchronizer Chain #15: Typical MTBF is Greater than 1 Billion Years
222. Synchronizer Chain #16: Typical MTBF is Greater than 1 Billion Years
223. Synchronizer Chain #17: Typical MTBF is Greater than 1 Billion Years
224. Synchronizer Chain #18: Typical MTBF is Greater than 1 Billion Years
225. Synchronizer Chain #19: Typical MTBF is Greater than 1 Billion Years
226. Synchronizer Chain #20: Typical MTBF is Greater than 1 Billion Years
227. Synchronizer Chain #21: Typical MTBF is Greater than 1 Billion Years
228. Synchronizer Chain #22: Typical MTBF is Greater than 1 Billion Years
229. Synchronizer Chain #23: Typical MTBF is Greater than 1 Billion Years
230. Synchronizer Chain #24: Typical MTBF is Greater than 1 Billion Years
231. Synchronizer Chain #25: Typical MTBF is Greater than 1 Billion Years
232. Synchronizer Chain #26: Typical MTBF is Greater than 1 Billion Years
233. Synchronizer Chain #27: Typical MTBF is Greater than 1 Billion Years
234. Synchronizer Chain #28: Typical MTBF is Greater than 1 Billion Years
235. Synchronizer Chain #29: Typical MTBF is Greater than 1 Billion Years
236. Synchronizer Chain #30: Typical MTBF is Greater than 1 Billion Years
237. Synchronizer Chain #31: Typical MTBF is Greater than 1 Billion Years
238. Synchronizer Chain #32: Typical MTBF is Greater than 1 Billion Years
239. Synchronizer Chain #33: Typical MTBF is Greater than 1 Billion Years
240. Synchronizer Chain #34: Typical MTBF is Greater than 1 Billion Years
241. Synchronizer Chain #35: Typical MTBF is Greater than 1 Billion Years
242. Synchronizer Chain #36: Typical MTBF is Greater than 1 Billion Years
243. Synchronizer Chain #37: Typical MTBF is Greater than 1 Billion Years
244. Synchronizer Chain #38: Typical MTBF is Greater than 1 Billion Years
245. Synchronizer Chain #39: Typical MTBF is Greater than 1 Billion Years
246. Synchronizer Chain #40: Typical MTBF is Greater than 1 Billion Years
247. Synchronizer Chain #41: Typical MTBF is Greater than 1 Billion Years
248. Synchronizer Chain #42: Typical MTBF is Greater than 1 Billion Years
249. Synchronizer Chain #43: Typical MTBF is Greater than 1 Billion Years
250. Synchronizer Chain #44: Typical MTBF is Greater than 1 Billion Years
251. Synchronizer Chain #45: Typical MTBF is Greater than 1 Billion Years
252. Synchronizer Chain #46: Typical MTBF is Greater than 1 Billion Years
253. Synchronizer Chain #47: Typical MTBF is Greater than 1 Billion Years
254. Synchronizer Chain #48: Typical MTBF is Greater than 1 Billion Years
255. Synchronizer Chain #49: Typical MTBF is Greater than 1 Billion Years
256. Synchronizer Chain #50: Typical MTBF is Greater than 1 Billion Years
257. Synchronizer Chain #51: Typical MTBF is Greater than 1 Billion Years
258. Synchronizer Chain #52: Typical MTBF is Greater than 1 Billion Years
259. Synchronizer Chain #53: Typical MTBF is Greater than 1 Billion Years
260. Synchronizer Chain #54: Typical MTBF is Greater than 1 Billion Years
261. Multicorner Timing Analysis Summary
262. Setup Times
263. Hold Times
264. Clock to Output Times
265. Minimum Clock to Output Times
266. Board Trace Model Assignments
267. Input Transition Times
268. Signal Integrity Metrics (Slow 1200mv 0c Model)
269. Signal Integrity Metrics (Slow 1200mv 85c Model)
270. Signal Integrity Metrics (Fast 1200mv 0c Model)
271. Setup Transfers
272. Hold Transfers
273. Recovery Transfers
274. Removal Transfers
275. Report TCCS
276. Report RSKM
277. Unconstrained Paths
278. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+-----------------------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                                       ;
+--------------------+--------------------------------------------------------------------+
; Quartus II Version ; Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version ;
; Revision Name      ; DE2_115_CAMERA                                                     ;
; Device Family      ; Cyclone IV E                                                       ;
; Device Name        ; EP4CE22F17C6                                                       ;
; Timing Models      ; Final                                                              ;
; Delay Model        ; Combined                                                           ;
; Rise/Fall Delays   ; Enabled                                                            ;
+--------------------+--------------------------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 2           ;
; Maximum allowed            ; 2           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 2           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ; < 0.1%      ;
+----------------------------+-------------+


+---------------------------------------------------------+
; SDC File List                                           ;
+---------------------+--------+--------------------------+
; SDC File Path       ; Status ; Read at                  ;
+---------------------+--------+--------------------------+
; DE2_115_D5M_VGA.SDC ; OK     ; Mon Jul 04 15:52:30 2016 ;
+---------------------+--------+--------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                                                                                                            ;
+------------------------------------------------+-----------+--------+-----------+--------+--------+------------+-----------+-------------+--------+--------+-----------+------------+----------+----------+--------------------------------------------------+----------------------------------------------------+
; Clock Name                                     ; Type      ; Period ; Frequency ; Rise   ; Fall   ; Duty Cycle ; Divide by ; Multiply by ; Phase  ; Offset ; Edge List ; Edge Shift ; Inverted ; Master   ; Source                                           ; Targets                                            ;
+------------------------------------------------+-----------+--------+-----------+--------+--------+------------+-----------+-------------+--------+--------+-----------+------------+----------+----------+--------------------------------------------------+----------------------------------------------------+
; CLOCK_50                                       ; Base      ; 20.000 ; 50.0 MHz  ; 0.000  ; 10.000 ;            ;           ;             ;        ;        ;           ;            ;          ;          ;                                                  ; { CLOCK_50 }                                       ;
; u6|altpll_component|auto_generated|pll1|clk[0] ; Generated ; 10.000 ; 100.0 MHz ; 0.000  ; 5.000  ; 50.00      ; 1         ; 2           ;        ;        ;           ;            ; false    ; CLOCK_50 ; u6|altpll_component|auto_generated|pll1|inclk[0] ; { u6|altpll_component|auto_generated|pll1|clk[0] } ;
; u6|altpll_component|auto_generated|pll1|clk[1] ; Generated ; 10.000 ; 100.0 MHz ; -2.916 ; 2.084  ; 50.00      ; 1         ; 2           ; -105.0 ;        ;           ;            ; false    ; CLOCK_50 ; u6|altpll_component|auto_generated|pll1|inclk[0] ; { u6|altpll_component|auto_generated|pll1|clk[1] } ;
; u6|altpll_component|auto_generated|pll1|clk[2] ; Generated ; 40.000 ; 25.0 MHz  ; 0.000  ; 20.000 ; 50.00      ; 2         ; 1           ;        ;        ;           ;            ; false    ; CLOCK_50 ; u6|altpll_component|auto_generated|pll1|inclk[0] ; { u6|altpll_component|auto_generated|pll1|clk[2] } ;
; u6|altpll_component|auto_generated|pll1|clk[4] ; Generated ; 25.000 ; 40.0 MHz  ; 0.000  ; 12.500 ; 50.00      ; 5         ; 4           ;        ;        ;           ;            ; false    ; CLOCK_50 ; u6|altpll_component|auto_generated|pll1|inclk[0] ; { u6|altpll_component|auto_generated|pll1|clk[4] } ;
+------------------------------------------------+-----------+--------+-----------+--------+--------+------------+-----------+-------------+--------+--------+-----------+------------+----------+----------+--------------------------------------------------+----------------------------------------------------+


+--------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Fmax Summary                                                   ;
+------------+-----------------+------------------------------------------------+------+
; Fmax       ; Restricted Fmax ; Clock Name                                     ; Note ;
+------------+-----------------+------------------------------------------------+------+
; 160.36 MHz ; 160.36 MHz      ; CLOCK_50                                       ;      ;
; 161.86 MHz ; 161.86 MHz      ; u6|altpll_component|auto_generated|pll1|clk[4] ;      ;
; 171.41 MHz ; 171.41 MHz      ; u6|altpll_component|auto_generated|pll1|clk[0] ;      ;
+------------+-----------------+------------------------------------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


----------------------------------
; Timing Closure Recommendations ;
----------------------------------
HTML report is unavailable in plain text report export.


+-------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup Summary                                     ;
+------------------------------------------------+--------+---------------+
; Clock                                          ; Slack  ; End Point TNS ;
+------------------------------------------------+--------+---------------+
; u6|altpll_component|auto_generated|pll1|clk[0] ; 1.728  ; 0.000         ;
; u6|altpll_component|auto_generated|pll1|clk[4] ; 9.411  ; 0.000         ;
; CLOCK_50                                       ; 13.764 ; 0.000         ;
+------------------------------------------------+--------+---------------+


+------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold Summary                                     ;
+------------------------------------------------+-------+---------------+
; Clock                                          ; Slack ; End Point TNS ;
+------------------------------------------------+-------+---------------+
; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.342 ; 0.000         ;
; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.342 ; 0.000         ;
; CLOCK_50                                       ; 0.382 ; 0.000         ;
+------------------------------------------------+-------+---------------+


+-------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery Summary                                  ;
+------------------------------------------------+--------+---------------+
; Clock                                          ; Slack  ; End Point TNS ;
+------------------------------------------------+--------+---------------+
; u6|altpll_component|auto_generated|pll1|clk[4] ; -1.470 ; -68.874       ;
; u6|altpll_component|auto_generated|pll1|clk[0] ; 4.355  ; 0.000         ;
; CLOCK_50                                       ; 14.783 ; 0.000         ;
+------------------------------------------------+--------+---------------+


+------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal Summary                                  ;
+------------------------------------------------+-------+---------------+
; Clock                                          ; Slack ; End Point TNS ;
+------------------------------------------------+-------+---------------+
; CLOCK_50                                       ; 2.249 ; 0.000         ;
; u6|altpll_component|auto_generated|pll1|clk[0] ; 4.099 ; 0.000         ;
; u6|altpll_component|auto_generated|pll1|clk[4] ; 4.109 ; 0.000         ;
+------------------------------------------------+-------+---------------+


+-------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width Summary                       ;
+------------------------------------------------+--------+---------------+
; Clock                                          ; Slack  ; End Point TNS ;
+------------------------------------------------+--------+---------------+
; u6|altpll_component|auto_generated|pll1|clk[0] ; 4.747  ; 0.000         ;
; CLOCK_50                                       ; 9.653  ; 0.000         ;
; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.243 ; 0.000         ;
+------------------------------------------------+--------+---------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'u6|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                            ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                               ; To Node                     ; Launch Clock                                   ; Latch Clock                                    ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; 1.728 ; Reset_Delay:u2|oRST_0                                                                                                                                   ; Sdram_Control:u7|mADDR[10]  ; CLOCK_50                                       ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.710     ; 5.517      ;
; 1.728 ; Reset_Delay:u2|oRST_0                                                                                                                                   ; Sdram_Control:u7|mADDR[12]  ; CLOCK_50                                       ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.710     ; 5.517      ;
; 1.728 ; Reset_Delay:u2|oRST_0                                                                                                                                   ; Sdram_Control:u7|mADDR[13]  ; CLOCK_50                                       ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.710     ; 5.517      ;
; 1.728 ; Reset_Delay:u2|oRST_0                                                                                                                                   ; Sdram_Control:u7|mADDR[14]  ; CLOCK_50                                       ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.710     ; 5.517      ;
; 1.758 ; Reset_Delay:u2|oRST_0                                                                                                                                   ; Sdram_Control:u7|mADDR[15]  ; CLOCK_50                                       ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.701     ; 5.496      ;
; 1.758 ; Reset_Delay:u2|oRST_0                                                                                                                                   ; Sdram_Control:u7|mADDR[7]   ; CLOCK_50                                       ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.701     ; 5.496      ;
; 1.758 ; Reset_Delay:u2|oRST_0                                                                                                                                   ; Sdram_Control:u7|mADDR[8]   ; CLOCK_50                                       ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.701     ; 5.496      ;
; 1.758 ; Reset_Delay:u2|oRST_0                                                                                                                                   ; Sdram_Control:u7|mADDR[9]   ; CLOCK_50                                       ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.701     ; 5.496      ;
; 1.998 ; Reset_Delay:u2|oRST_0                                                                                                                                   ; Sdram_Control:u7|mADDR[25]  ; CLOCK_50                                       ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.702     ; 5.255      ;
; 2.040 ; Reset_Delay:u2|oRST_0                                                                                                                                   ; Sdram_Control:u7|mADDR[11]  ; CLOCK_50                                       ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.711     ; 5.204      ;
; 2.040 ; Reset_Delay:u2|oRST_0                                                                                                                                   ; Sdram_Control:u7|mADDR[16]  ; CLOCK_50                                       ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.711     ; 5.204      ;
; 2.040 ; Reset_Delay:u2|oRST_0                                                                                                                                   ; Sdram_Control:u7|mADDR[17]  ; CLOCK_50                                       ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.711     ; 5.204      ;
; 2.444 ; Reset_Delay:u2|oRST_0                                                                                                                                   ; Sdram_Control:u7|mADDR[20]  ; CLOCK_50                                       ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.711     ; 4.800      ;
; 2.444 ; Reset_Delay:u2|oRST_0                                                                                                                                   ; Sdram_Control:u7|mADDR[18]  ; CLOCK_50                                       ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.711     ; 4.800      ;
; 2.444 ; Reset_Delay:u2|oRST_0                                                                                                                                   ; Sdram_Control:u7|mADDR[19]  ; CLOCK_50                                       ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.711     ; 4.800      ;
; 2.444 ; Reset_Delay:u2|oRST_0                                                                                                                                   ; Sdram_Control:u7|mADDR[21]  ; CLOCK_50                                       ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.711     ; 4.800      ;
; 2.444 ; Reset_Delay:u2|oRST_0                                                                                                                                   ; Sdram_Control:u7|mADDR[24]  ; CLOCK_50                                       ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.711     ; 4.800      ;
; 2.862 ; Reset_Delay:u2|oRST_0                                                                                                                                   ; Sdram_Control:u7|mLENGTH[7] ; CLOCK_50                                       ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.710     ; 4.383      ;
; 3.619 ; Reset_Delay:u2|oRST_0                                                                                                                                   ; Sdram_Control:u7|RD_MASK[0] ; CLOCK_50                                       ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.702     ; 3.634      ;
; 3.619 ; Reset_Delay:u2|oRST_0                                                                                                                                   ; Sdram_Control:u7|RD_MASK[1] ; CLOCK_50                                       ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.702     ; 3.634      ;
; 3.619 ; Reset_Delay:u2|oRST_0                                                                                                                                   ; Sdram_Control:u7|mRD        ; CLOCK_50                                       ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.702     ; 3.634      ;
; 3.713 ; Reset_Delay:u2|oRST_0                                                                                                                                   ; Sdram_Control:u7|WR_MASK[1] ; CLOCK_50                                       ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.702     ; 3.540      ;
; 3.713 ; Reset_Delay:u2|oRST_0                                                                                                                                   ; Sdram_Control:u7|WR_MASK[0] ; CLOCK_50                                       ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.702     ; 3.540      ;
; 3.713 ; Reset_Delay:u2|oRST_0                                                                                                                                   ; Sdram_Control:u7|mWR        ; CLOCK_50                                       ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.702     ; 3.540      ;
; 4.166 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ihj1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[0] ; Sdram_Control:u7|mADDR[10]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.082     ; 5.747      ;
; 4.166 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ihj1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[0] ; Sdram_Control:u7|mADDR[12]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.082     ; 5.747      ;
; 4.166 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ihj1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[0] ; Sdram_Control:u7|mADDR[13]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.082     ; 5.747      ;
; 4.166 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ihj1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[0] ; Sdram_Control:u7|mADDR[14]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.082     ; 5.747      ;
; 4.202 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ihj1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[1] ; Sdram_Control:u7|mADDR[10]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.086     ; 5.707      ;
; 4.202 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ihj1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[1] ; Sdram_Control:u7|mADDR[12]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.086     ; 5.707      ;
; 4.202 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ihj1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[1] ; Sdram_Control:u7|mADDR[13]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.086     ; 5.707      ;
; 4.202 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ihj1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[1] ; Sdram_Control:u7|mADDR[14]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.086     ; 5.707      ;
; 4.212 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ihj1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[0] ; Sdram_Control:u7|mADDR[15]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.057     ; 5.726      ;
; 4.212 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ihj1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[0] ; Sdram_Control:u7|mADDR[7]   ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.057     ; 5.726      ;
; 4.212 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ihj1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[0] ; Sdram_Control:u7|mADDR[8]   ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.057     ; 5.726      ;
; 4.212 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ihj1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[0] ; Sdram_Control:u7|mADDR[9]   ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.057     ; 5.726      ;
; 4.232 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ihj1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[1] ; Sdram_Control:u7|mADDR[15]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.077     ; 5.686      ;
; 4.232 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ihj1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[1] ; Sdram_Control:u7|mADDR[7]   ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.077     ; 5.686      ;
; 4.232 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ihj1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[1] ; Sdram_Control:u7|mADDR[8]   ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.077     ; 5.686      ;
; 4.232 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ihj1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[1] ; Sdram_Control:u7|mADDR[9]   ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.077     ; 5.686      ;
; 4.266 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ihj1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[0] ; Sdram_Control:u7|mADDR[10]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.086     ; 5.643      ;
; 4.266 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ihj1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[0] ; Sdram_Control:u7|mADDR[12]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.086     ; 5.643      ;
; 4.266 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ihj1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[0] ; Sdram_Control:u7|mADDR[13]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.086     ; 5.643      ;
; 4.266 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ihj1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[0] ; Sdram_Control:u7|mADDR[14]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.086     ; 5.643      ;
; 4.296 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ihj1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[0] ; Sdram_Control:u7|mADDR[15]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.077     ; 5.622      ;
; 4.296 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ihj1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[0] ; Sdram_Control:u7|mADDR[7]   ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.077     ; 5.622      ;
; 4.296 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ihj1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[0] ; Sdram_Control:u7|mADDR[8]   ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.077     ; 5.622      ;
; 4.296 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ihj1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[0] ; Sdram_Control:u7|mADDR[9]   ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.077     ; 5.622      ;
; 4.325 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ihj1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[2] ; Sdram_Control:u7|mADDR[10]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.082     ; 5.588      ;
; 4.325 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ihj1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[2] ; Sdram_Control:u7|mADDR[12]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.082     ; 5.588      ;
; 4.325 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ihj1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[2] ; Sdram_Control:u7|mADDR[13]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.082     ; 5.588      ;
; 4.325 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ihj1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[2] ; Sdram_Control:u7|mADDR[14]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.082     ; 5.588      ;
; 4.371 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ihj1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[2] ; Sdram_Control:u7|mADDR[15]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.057     ; 5.567      ;
; 4.371 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ihj1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[2] ; Sdram_Control:u7|mADDR[7]   ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.057     ; 5.567      ;
; 4.371 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ihj1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[2] ; Sdram_Control:u7|mADDR[8]   ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.057     ; 5.567      ;
; 4.371 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ihj1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[2] ; Sdram_Control:u7|mADDR[9]   ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.057     ; 5.567      ;
; 4.386 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ihj1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[2] ; Sdram_Control:u7|mADDR[10]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.086     ; 5.523      ;
; 4.386 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ihj1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[2] ; Sdram_Control:u7|mADDR[12]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.086     ; 5.523      ;
; 4.386 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ihj1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[2] ; Sdram_Control:u7|mADDR[13]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.086     ; 5.523      ;
; 4.386 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ihj1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[2] ; Sdram_Control:u7|mADDR[14]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.086     ; 5.523      ;
; 4.416 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ihj1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[2] ; Sdram_Control:u7|mADDR[15]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.077     ; 5.502      ;
; 4.416 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ihj1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[2] ; Sdram_Control:u7|mADDR[7]   ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.077     ; 5.502      ;
; 4.416 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ihj1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[2] ; Sdram_Control:u7|mADDR[8]   ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.077     ; 5.502      ;
; 4.416 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ihj1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[2] ; Sdram_Control:u7|mADDR[9]   ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.077     ; 5.502      ;
; 4.427 ; Sdram_Control:u7|ST[8]                                                                                                                                  ; Sdram_Control:u7|Write      ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.062     ; 5.506      ;
; 4.450 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ihj1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[0] ; Sdram_Control:u7|mADDR[25]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.074     ; 5.471      ;
; 4.452 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ihj1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[6] ; Sdram_Control:u7|mADDR[10]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.086     ; 5.457      ;
; 4.452 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ihj1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[6] ; Sdram_Control:u7|mADDR[12]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.086     ; 5.457      ;
; 4.452 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ihj1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[6] ; Sdram_Control:u7|mADDR[13]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.086     ; 5.457      ;
; 4.452 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ihj1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[6] ; Sdram_Control:u7|mADDR[14]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.086     ; 5.457      ;
; 4.462 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ihj1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[1] ; Sdram_Control:u7|mADDR[10]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.086     ; 5.447      ;
; 4.462 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ihj1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[1] ; Sdram_Control:u7|mADDR[12]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.086     ; 5.447      ;
; 4.462 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ihj1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[1] ; Sdram_Control:u7|mADDR[13]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.086     ; 5.447      ;
; 4.462 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ihj1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[1] ; Sdram_Control:u7|mADDR[14]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.086     ; 5.447      ;
; 4.470 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ihj1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[0] ; Sdram_Control:u7|mADDR[11]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.083     ; 5.442      ;
; 4.470 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ihj1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[0] ; Sdram_Control:u7|mADDR[16]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.083     ; 5.442      ;
; 4.470 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ihj1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[0] ; Sdram_Control:u7|mADDR[17]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.083     ; 5.442      ;
; 4.473 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ihj1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[4] ; Sdram_Control:u7|mADDR[10]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.086     ; 5.436      ;
; 4.473 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ihj1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[4] ; Sdram_Control:u7|mADDR[12]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.086     ; 5.436      ;
; 4.473 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ihj1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[4] ; Sdram_Control:u7|mADDR[13]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.086     ; 5.436      ;
; 4.473 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ihj1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[4] ; Sdram_Control:u7|mADDR[14]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.086     ; 5.436      ;
; 4.482 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ihj1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[6] ; Sdram_Control:u7|mADDR[15]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.077     ; 5.436      ;
; 4.482 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ihj1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[6] ; Sdram_Control:u7|mADDR[7]   ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.077     ; 5.436      ;
; 4.482 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ihj1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[6] ; Sdram_Control:u7|mADDR[8]   ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.077     ; 5.436      ;
; 4.482 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ihj1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[6] ; Sdram_Control:u7|mADDR[9]   ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.077     ; 5.436      ;
; 4.492 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ihj1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[1] ; Sdram_Control:u7|mADDR[18]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.087     ; 5.416      ;
; 4.492 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ihj1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[1] ; Sdram_Control:u7|mADDR[15]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.077     ; 5.426      ;
; 4.492 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ihj1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[1] ; Sdram_Control:u7|mADDR[7]   ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.077     ; 5.426      ;
; 4.492 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ihj1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[1] ; Sdram_Control:u7|mADDR[8]   ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.077     ; 5.426      ;
; 4.492 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ihj1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[1] ; Sdram_Control:u7|mADDR[9]   ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.077     ; 5.426      ;
; 4.496 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ihj1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[1] ; Sdram_Control:u7|mADDR[19]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.087     ; 5.412      ;
; 4.502 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ihj1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[1] ; Sdram_Control:u7|mADDR[25]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.062     ; 5.431      ;
; 4.503 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ihj1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[5] ; Sdram_Control:u7|mADDR[10]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.086     ; 5.406      ;
; 4.503 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ihj1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[5] ; Sdram_Control:u7|mADDR[12]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.086     ; 5.406      ;
; 4.503 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ihj1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[5] ; Sdram_Control:u7|mADDR[13]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.086     ; 5.406      ;
; 4.503 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ihj1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[5] ; Sdram_Control:u7|mADDR[14]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.086     ; 5.406      ;
; 4.503 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ihj1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[4] ; Sdram_Control:u7|mADDR[15]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.077     ; 5.415      ;
; 4.503 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ihj1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[4] ; Sdram_Control:u7|mADDR[7]   ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.077     ; 5.415      ;
; 4.503 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ihj1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[4] ; Sdram_Control:u7|mADDR[8]   ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.077     ; 5.415      ;
; 4.503 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ihj1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[4] ; Sdram_Control:u7|mADDR[9]   ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.077     ; 5.415      ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'u6|altpll_component|auto_generated|pll1|clk[4]'                                                                                                                                                                                                                                                                                                                                                                                ;
+--------+-------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                           ; To Node                                                                                                                                                            ; Launch Clock                                   ; Latch Clock                                    ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; 9.411  ; VGA_Controller:u1|oRequest                                                                                                          ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[8]  ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; 0.318      ; 3.402      ;
; 9.415  ; VGA_Controller:u1|oRequest                                                                                                          ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[6]  ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; 0.318      ; 3.398      ;
; 9.415  ; VGA_Controller:u1|oRequest                                                                                                          ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity6a2 ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.058     ; 3.022      ;
; 9.415  ; VGA_Controller:u1|oRequest                                                                                                          ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity6a0 ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.058     ; 3.022      ;
; 9.415  ; VGA_Controller:u1|oRequest                                                                                                          ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity6a1 ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.058     ; 3.022      ;
; 9.415  ; VGA_Controller:u1|oRequest                                                                                                          ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|a_graycounter_s57:rdptr_g1p|parity5       ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.058     ; 3.022      ;
; 9.415  ; VGA_Controller:u1|oRequest                                                                                                          ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[0]  ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.058     ; 3.022      ;
; 9.415  ; VGA_Controller:u1|oRequest                                                                                                          ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[7]  ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; 0.318      ; 3.398      ;
; 9.434  ; VGA_Controller:u1|oRequest                                                                                                          ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[5]  ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; 0.318      ; 3.379      ;
; 9.656  ; VGA_Controller:u1|oRequest                                                                                                          ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[8]  ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.073     ; 2.766      ;
; 9.660  ; VGA_Controller:u1|oRequest                                                                                                          ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[6]  ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.073     ; 2.762      ;
; 9.660  ; VGA_Controller:u1|oRequest                                                                                                          ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[7]  ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.073     ; 2.762      ;
; 9.681  ; VGA_Controller:u1|oRequest                                                                                                          ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[5]  ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.073     ; 2.741      ;
; 9.744  ; VGA_Controller:u1|oRequest                                                                                                          ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[3]  ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; 0.318      ; 3.069      ;
; 9.747  ; VGA_Controller:u1|oRequest                                                                                                          ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[4]  ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; 0.318      ; 3.066      ;
; 9.782  ; VGA_Controller:u1|oRequest                                                                                                          ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[2]  ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; 0.318      ; 3.031      ;
; 9.903  ; VGA_Controller:u1|oRequest                                                                                                          ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity6a2 ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.073     ; 2.519      ;
; 9.903  ; VGA_Controller:u1|oRequest                                                                                                          ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity6a1 ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.073     ; 2.519      ;
; 9.903  ; VGA_Controller:u1|oRequest                                                                                                          ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity6a0 ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.073     ; 2.519      ;
; 9.903  ; VGA_Controller:u1|oRequest                                                                                                          ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|a_graycounter_s57:rdptr_g1p|parity5       ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.073     ; 2.519      ;
; 9.903  ; VGA_Controller:u1|oRequest                                                                                                          ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[0]  ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.073     ; 2.519      ;
; 9.989  ; VGA_Controller:u1|oRequest                                                                                                          ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[4]  ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.073     ; 2.433      ;
; 9.991  ; VGA_Controller:u1|oRequest                                                                                                          ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[3]  ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.073     ; 2.431      ;
; 10.022 ; VGA_Controller:u1|oRequest                                                                                                          ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[1]  ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.058     ; 2.415      ;
; 10.062 ; VGA_Controller:u1|oRequest                                                                                                          ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|cntr_54e:cntr_b|counter_reg_bit[0]        ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; 0.264      ; 2.697      ;
; 10.062 ; VGA_Controller:u1|oRequest                                                                                                          ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|rdptr_g[7]                                ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; 0.264      ; 2.697      ;
; 10.062 ; VGA_Controller:u1|oRequest                                                                                                          ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|rdptr_g[4]                                ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; 0.264      ; 2.697      ;
; 10.062 ; VGA_Controller:u1|oRequest                                                                                                          ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|rdptr_g[6]                                ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; 0.264      ; 2.697      ;
; 10.062 ; VGA_Controller:u1|oRequest                                                                                                          ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|rdptr_g[8]                                ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; 0.264      ; 2.697      ;
; 10.062 ; VGA_Controller:u1|oRequest                                                                                                          ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|rdptr_g[3]                                ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; 0.264      ; 2.697      ;
; 10.062 ; VGA_Controller:u1|oRequest                                                                                                          ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|rdptr_g[0]                                ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; 0.264      ; 2.697      ;
; 10.062 ; VGA_Controller:u1|oRequest                                                                                                          ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|rdptr_g[2]                                ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; 0.264      ; 2.697      ;
; 10.062 ; VGA_Controller:u1|oRequest                                                                                                          ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|rdptr_g[5]                                ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; 0.264      ; 2.697      ;
; 10.062 ; VGA_Controller:u1|oRequest                                                                                                          ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|rdptr_g[1]                                ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; 0.264      ; 2.697      ;
; 10.089 ; VGA_Controller:u1|oRequest                                                                                                          ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|rdptr_g[1]                                ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.071     ; 2.335      ;
; 10.089 ; VGA_Controller:u1|oRequest                                                                                                          ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|cntr_54e:cntr_b|counter_reg_bit[0]        ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.071     ; 2.335      ;
; 10.089 ; VGA_Controller:u1|oRequest                                                                                                          ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|rdptr_g[7]                                ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.071     ; 2.335      ;
; 10.089 ; VGA_Controller:u1|oRequest                                                                                                          ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|rdptr_g[4]                                ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.071     ; 2.335      ;
; 10.089 ; VGA_Controller:u1|oRequest                                                                                                          ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|rdptr_g[6]                                ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.071     ; 2.335      ;
; 10.089 ; VGA_Controller:u1|oRequest                                                                                                          ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|rdptr_g[8]                                ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.071     ; 2.335      ;
; 10.089 ; VGA_Controller:u1|oRequest                                                                                                          ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|rdptr_g[3]                                ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.071     ; 2.335      ;
; 10.089 ; VGA_Controller:u1|oRequest                                                                                                          ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|rdptr_g[0]                                ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.071     ; 2.335      ;
; 10.089 ; VGA_Controller:u1|oRequest                                                                                                          ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|rdptr_g[2]                                ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.071     ; 2.335      ;
; 10.089 ; VGA_Controller:u1|oRequest                                                                                                          ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|rdptr_g[5]                                ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.071     ; 2.335      ;
; 10.182 ; VGA_Controller:u1|oRequest                                                                                                          ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[2]  ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.072     ; 2.241      ;
; 10.495 ; VGA_Controller:u1|oRequest                                                                                                          ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[1]  ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.072     ; 1.928      ;
; 20.238 ; VGA_Controller:u1|H_Cont[3]                                                                                                         ; VGA_Controller:u1|oRequest                                                                                                                                         ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 25.000       ; -0.447     ; 4.310      ;
; 20.242 ; VGA_Controller:u1|H_Cont[4]                                                                                                         ; VGA_Controller:u1|oRequest                                                                                                                                         ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 25.000       ; -0.447     ; 4.306      ;
; 20.401 ; VGA_Controller:u1|H_Cont[2]                                                                                                         ; VGA_Controller:u1|oRequest                                                                                                                                         ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 25.000       ; -0.447     ; 4.147      ;
; 20.539 ; VGA_Controller:u1|H_Cont[1]                                                                                                         ; VGA_Controller:u1|oRequest                                                                                                                                         ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 25.000       ; -0.447     ; 4.009      ;
; 21.124 ; VGA_Controller:u1|H_Cont[8]                                                                                                         ; VGA_Controller:u1|H_Cont[0]                                                                                                                                        ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 25.000       ; -0.447     ; 3.424      ;
; 21.124 ; VGA_Controller:u1|H_Cont[8]                                                                                                         ; VGA_Controller:u1|H_Cont[5]                                                                                                                                        ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 25.000       ; -0.447     ; 3.424      ;
; 21.124 ; VGA_Controller:u1|H_Cont[8]                                                                                                         ; VGA_Controller:u1|H_Cont[6]                                                                                                                                        ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 25.000       ; -0.447     ; 3.424      ;
; 21.124 ; VGA_Controller:u1|H_Cont[8]                                                                                                         ; VGA_Controller:u1|H_Cont[7]                                                                                                                                        ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 25.000       ; -0.447     ; 3.424      ;
; 21.124 ; VGA_Controller:u1|H_Cont[8]                                                                                                         ; VGA_Controller:u1|H_Cont[9]                                                                                                                                        ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 25.000       ; -0.447     ; 3.424      ;
; 21.124 ; VGA_Controller:u1|H_Cont[8]                                                                                                         ; VGA_Controller:u1|H_Cont[10]                                                                                                                                       ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 25.000       ; -0.447     ; 3.424      ;
; 21.161 ; VGA_Controller:u1|H_Cont[8]                                                                                                         ; VGA_Controller:u1|oRequest                                                                                                                                         ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 25.000       ; -0.447     ; 3.387      ;
; 21.190 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|rdptr_g[2] ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[8]  ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 25.000       ; -0.021     ; 3.784      ;
; 21.194 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|rdptr_g[2] ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[6]  ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 25.000       ; -0.021     ; 3.780      ;
; 21.194 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|rdptr_g[2] ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity6a2 ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 25.000       ; -0.397     ; 3.404      ;
; 21.194 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|rdptr_g[2] ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity6a0 ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 25.000       ; -0.397     ; 3.404      ;
; 21.194 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|rdptr_g[2] ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity6a1 ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 25.000       ; -0.397     ; 3.404      ;
; 21.194 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|rdptr_g[2] ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|a_graycounter_s57:rdptr_g1p|parity5       ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 25.000       ; -0.397     ; 3.404      ;
; 21.194 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|rdptr_g[2] ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[0]  ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 25.000       ; -0.397     ; 3.404      ;
; 21.194 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|rdptr_g[2] ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[7]  ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 25.000       ; -0.021     ; 3.780      ;
; 21.213 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|rdptr_g[2] ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[5]  ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 25.000       ; -0.021     ; 3.761      ;
; 21.217 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|rdptr_g[5] ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[8]  ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 25.000       ; -0.021     ; 3.757      ;
; 21.221 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|rdptr_g[5] ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[6]  ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 25.000       ; -0.021     ; 3.753      ;
; 21.221 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|rdptr_g[5] ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity6a2 ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 25.000       ; -0.397     ; 3.377      ;
; 21.221 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|rdptr_g[5] ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity6a0 ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 25.000       ; -0.397     ; 3.377      ;
; 21.221 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|rdptr_g[5] ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity6a1 ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 25.000       ; -0.397     ; 3.377      ;
; 21.221 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|rdptr_g[5] ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|a_graycounter_s57:rdptr_g1p|parity5       ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 25.000       ; -0.397     ; 3.377      ;
; 21.221 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|rdptr_g[5] ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[0]  ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 25.000       ; -0.397     ; 3.377      ;
; 21.221 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|rdptr_g[5] ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[7]  ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 25.000       ; -0.021     ; 3.753      ;
; 21.230 ; VGA_Controller:u1|V_Cont[8]                                                                                                         ; VGA_Controller:u1|oRequest                                                                                                                                         ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 25.000       ; -0.449     ; 3.316      ;
; 21.232 ; VGA_Controller:u1|H_Cont[7]                                                                                                         ; VGA_Controller:u1|oRequest                                                                                                                                         ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 25.000       ; -0.062     ; 3.701      ;
; 21.240 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|rdptr_g[5] ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[5]  ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 25.000       ; -0.021     ; 3.734      ;
; 21.248 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|rdptr_g[4] ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[8]  ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 25.000       ; -0.063     ; 3.684      ;
; 21.252 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|rdptr_g[4] ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[6]  ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 25.000       ; -0.063     ; 3.680      ;
; 21.252 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|rdptr_g[4] ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[7]  ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 25.000       ; -0.063     ; 3.680      ;
; 21.273 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|rdptr_g[4] ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[5]  ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 25.000       ; -0.063     ; 3.659      ;
; 21.285 ; VGA_Controller:u1|H_Cont[5]                                                                                                         ; VGA_Controller:u1|oRequest                                                                                                                                         ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 25.000       ; -0.062     ; 3.648      ;
; 21.290 ; VGA_Controller:u1|V_Cont[4]                                                                                                         ; VGA_Controller:u1|V_Cont[0]                                                                                                                                        ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 25.000       ; -0.078     ; 3.627      ;
; 21.290 ; VGA_Controller:u1|V_Cont[4]                                                                                                         ; VGA_Controller:u1|V_Cont[1]                                                                                                                                        ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 25.000       ; -0.078     ; 3.627      ;
; 21.290 ; VGA_Controller:u1|V_Cont[4]                                                                                                         ; VGA_Controller:u1|V_Cont[2]                                                                                                                                        ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 25.000       ; -0.078     ; 3.627      ;
; 21.290 ; VGA_Controller:u1|V_Cont[4]                                                                                                         ; VGA_Controller:u1|V_Cont[3]                                                                                                                                        ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 25.000       ; -0.078     ; 3.627      ;
; 21.290 ; VGA_Controller:u1|V_Cont[4]                                                                                                         ; VGA_Controller:u1|V_Cont[4]                                                                                                                                        ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 25.000       ; -0.078     ; 3.627      ;
; 21.290 ; VGA_Controller:u1|V_Cont[4]                                                                                                         ; VGA_Controller:u1|V_Cont[5]                                                                                                                                        ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 25.000       ; -0.078     ; 3.627      ;
; 21.290 ; VGA_Controller:u1|V_Cont[4]                                                                                                         ; VGA_Controller:u1|V_Cont[6]                                                                                                                                        ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 25.000       ; -0.078     ; 3.627      ;
; 21.290 ; VGA_Controller:u1|V_Cont[4]                                                                                                         ; VGA_Controller:u1|V_Cont[7]                                                                                                                                        ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 25.000       ; -0.078     ; 3.627      ;
; 21.290 ; VGA_Controller:u1|V_Cont[4]                                                                                                         ; VGA_Controller:u1|V_Cont[8]                                                                                                                                        ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 25.000       ; -0.078     ; 3.627      ;
; 21.290 ; VGA_Controller:u1|V_Cont[4]                                                                                                         ; VGA_Controller:u1|V_Cont[9]                                                                                                                                        ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 25.000       ; -0.078     ; 3.627      ;
; 21.290 ; VGA_Controller:u1|V_Cont[4]                                                                                                         ; VGA_Controller:u1|V_Cont[10]                                                                                                                                       ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 25.000       ; -0.078     ; 3.627      ;
; 21.290 ; VGA_Controller:u1|V_Cont[4]                                                                                                         ; VGA_Controller:u1|V_Cont[12]                                                                                                                                       ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 25.000       ; -0.078     ; 3.627      ;
; 21.290 ; VGA_Controller:u1|V_Cont[4]                                                                                                         ; VGA_Controller:u1|V_Cont[11]                                                                                                                                       ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 25.000       ; -0.078     ; 3.627      ;
; 21.304 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|rdptr_g[6] ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[8]  ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 25.000       ; -0.021     ; 3.670      ;
; 21.308 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|rdptr_g[6] ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[6]  ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 25.000       ; -0.021     ; 3.666      ;
; 21.308 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|rdptr_g[6] ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity6a2 ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 25.000       ; -0.397     ; 3.290      ;
; 21.308 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|rdptr_g[6] ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity6a0 ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 25.000       ; -0.397     ; 3.290      ;
; 21.308 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|rdptr_g[6] ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity6a1 ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 25.000       ; -0.397     ; 3.290      ;
+--------+-------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'CLOCK_50'                                                                                          ;
+--------+-------------------------+-------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node               ; To Node                 ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------+-------------------------+--------------+-------------+--------------+------------+------------+
; 13.764 ; Reset_Delay:u2|Cont[28] ; Reset_Delay:u2|Cont[24] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.044     ; 6.207      ;
; 13.764 ; Reset_Delay:u2|Cont[28] ; Reset_Delay:u2|Cont[21] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.044     ; 6.207      ;
; 13.764 ; Reset_Delay:u2|Cont[28] ; Reset_Delay:u2|Cont[22] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.044     ; 6.207      ;
; 13.764 ; Reset_Delay:u2|Cont[28] ; Reset_Delay:u2|Cont[23] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.044     ; 6.207      ;
; 13.764 ; Reset_Delay:u2|Cont[28] ; Reset_Delay:u2|Cont[16] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.044     ; 6.207      ;
; 13.764 ; Reset_Delay:u2|Cont[28] ; Reset_Delay:u2|Cont[17] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.044     ; 6.207      ;
; 13.764 ; Reset_Delay:u2|Cont[28] ; Reset_Delay:u2|Cont[18] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.044     ; 6.207      ;
; 13.764 ; Reset_Delay:u2|Cont[28] ; Reset_Delay:u2|Cont[19] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.044     ; 6.207      ;
; 13.764 ; Reset_Delay:u2|Cont[28] ; Reset_Delay:u2|Cont[20] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.044     ; 6.207      ;
; 13.764 ; Reset_Delay:u2|Cont[28] ; Reset_Delay:u2|Cont[25] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.044     ; 6.207      ;
; 13.764 ; Reset_Delay:u2|Cont[28] ; Reset_Delay:u2|Cont[26] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.044     ; 6.207      ;
; 13.764 ; Reset_Delay:u2|Cont[28] ; Reset_Delay:u2|Cont[27] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.044     ; 6.207      ;
; 13.764 ; Reset_Delay:u2|Cont[28] ; Reset_Delay:u2|Cont[29] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.044     ; 6.207      ;
; 13.764 ; Reset_Delay:u2|Cont[28] ; Reset_Delay:u2|Cont[30] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.044     ; 6.207      ;
; 13.764 ; Reset_Delay:u2|Cont[28] ; Reset_Delay:u2|Cont[31] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.044     ; 6.207      ;
; 13.770 ; Reset_Delay:u2|Cont[28] ; Reset_Delay:u2|Cont[28] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.038     ; 6.207      ;
; 13.796 ; Reset_Delay:u2|Cont[28] ; Reset_Delay:u2|Cont[1]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.010      ; 6.229      ;
; 13.796 ; Reset_Delay:u2|Cont[28] ; Reset_Delay:u2|Cont[3]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.010      ; 6.229      ;
; 13.796 ; Reset_Delay:u2|Cont[28] ; Reset_Delay:u2|Cont[4]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.010      ; 6.229      ;
; 13.796 ; Reset_Delay:u2|Cont[28] ; Reset_Delay:u2|Cont[5]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.010      ; 6.229      ;
; 13.796 ; Reset_Delay:u2|Cont[28] ; Reset_Delay:u2|Cont[6]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.010      ; 6.229      ;
; 13.796 ; Reset_Delay:u2|Cont[28] ; Reset_Delay:u2|Cont[7]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.010      ; 6.229      ;
; 13.796 ; Reset_Delay:u2|Cont[28] ; Reset_Delay:u2|Cont[8]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.010      ; 6.229      ;
; 13.796 ; Reset_Delay:u2|Cont[28] ; Reset_Delay:u2|Cont[9]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.010      ; 6.229      ;
; 13.796 ; Reset_Delay:u2|Cont[28] ; Reset_Delay:u2|Cont[10] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.010      ; 6.229      ;
; 13.796 ; Reset_Delay:u2|Cont[28] ; Reset_Delay:u2|Cont[11] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.010      ; 6.229      ;
; 13.796 ; Reset_Delay:u2|Cont[28] ; Reset_Delay:u2|Cont[12] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.010      ; 6.229      ;
; 13.796 ; Reset_Delay:u2|Cont[28] ; Reset_Delay:u2|Cont[13] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.010      ; 6.229      ;
; 13.796 ; Reset_Delay:u2|Cont[28] ; Reset_Delay:u2|Cont[14] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.010      ; 6.229      ;
; 13.796 ; Reset_Delay:u2|Cont[28] ; Reset_Delay:u2|Cont[15] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.010      ; 6.229      ;
; 13.796 ; Reset_Delay:u2|Cont[28] ; Reset_Delay:u2|Cont[2]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.010      ; 6.229      ;
; 13.882 ; Reset_Delay:u2|Cont[25] ; Reset_Delay:u2|Cont[24] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.044     ; 6.089      ;
; 13.882 ; Reset_Delay:u2|Cont[25] ; Reset_Delay:u2|Cont[21] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.044     ; 6.089      ;
; 13.882 ; Reset_Delay:u2|Cont[25] ; Reset_Delay:u2|Cont[22] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.044     ; 6.089      ;
; 13.882 ; Reset_Delay:u2|Cont[25] ; Reset_Delay:u2|Cont[23] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.044     ; 6.089      ;
; 13.882 ; Reset_Delay:u2|Cont[25] ; Reset_Delay:u2|Cont[16] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.044     ; 6.089      ;
; 13.882 ; Reset_Delay:u2|Cont[25] ; Reset_Delay:u2|Cont[17] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.044     ; 6.089      ;
; 13.882 ; Reset_Delay:u2|Cont[25] ; Reset_Delay:u2|Cont[18] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.044     ; 6.089      ;
; 13.882 ; Reset_Delay:u2|Cont[25] ; Reset_Delay:u2|Cont[19] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.044     ; 6.089      ;
; 13.882 ; Reset_Delay:u2|Cont[25] ; Reset_Delay:u2|Cont[20] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.044     ; 6.089      ;
; 13.882 ; Reset_Delay:u2|Cont[25] ; Reset_Delay:u2|Cont[26] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.044     ; 6.089      ;
; 13.882 ; Reset_Delay:u2|Cont[25] ; Reset_Delay:u2|Cont[27] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.044     ; 6.089      ;
; 13.882 ; Reset_Delay:u2|Cont[25] ; Reset_Delay:u2|Cont[28] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.044     ; 6.089      ;
; 13.882 ; Reset_Delay:u2|Cont[25] ; Reset_Delay:u2|Cont[29] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.044     ; 6.089      ;
; 13.882 ; Reset_Delay:u2|Cont[25] ; Reset_Delay:u2|Cont[30] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.044     ; 6.089      ;
; 13.882 ; Reset_Delay:u2|Cont[25] ; Reset_Delay:u2|Cont[31] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.044     ; 6.089      ;
; 13.888 ; Reset_Delay:u2|Cont[25] ; Reset_Delay:u2|Cont[25] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.038     ; 6.089      ;
; 13.901 ; Reset_Delay:u2|Cont[25] ; Reset_Delay:u2|Cont[1]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.010      ; 6.124      ;
; 13.901 ; Reset_Delay:u2|Cont[25] ; Reset_Delay:u2|Cont[3]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.010      ; 6.124      ;
; 13.901 ; Reset_Delay:u2|Cont[25] ; Reset_Delay:u2|Cont[4]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.010      ; 6.124      ;
; 13.901 ; Reset_Delay:u2|Cont[25] ; Reset_Delay:u2|Cont[5]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.010      ; 6.124      ;
; 13.901 ; Reset_Delay:u2|Cont[25] ; Reset_Delay:u2|Cont[6]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.010      ; 6.124      ;
; 13.901 ; Reset_Delay:u2|Cont[25] ; Reset_Delay:u2|Cont[7]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.010      ; 6.124      ;
; 13.901 ; Reset_Delay:u2|Cont[25] ; Reset_Delay:u2|Cont[8]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.010      ; 6.124      ;
; 13.901 ; Reset_Delay:u2|Cont[25] ; Reset_Delay:u2|Cont[9]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.010      ; 6.124      ;
; 13.901 ; Reset_Delay:u2|Cont[25] ; Reset_Delay:u2|Cont[10] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.010      ; 6.124      ;
; 13.901 ; Reset_Delay:u2|Cont[25] ; Reset_Delay:u2|Cont[11] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.010      ; 6.124      ;
; 13.901 ; Reset_Delay:u2|Cont[25] ; Reset_Delay:u2|Cont[12] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.010      ; 6.124      ;
; 13.901 ; Reset_Delay:u2|Cont[25] ; Reset_Delay:u2|Cont[13] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.010      ; 6.124      ;
; 13.901 ; Reset_Delay:u2|Cont[25] ; Reset_Delay:u2|Cont[14] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.010      ; 6.124      ;
; 13.901 ; Reset_Delay:u2|Cont[25] ; Reset_Delay:u2|Cont[15] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.010      ; 6.124      ;
; 13.901 ; Reset_Delay:u2|Cont[25] ; Reset_Delay:u2|Cont[2]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.010      ; 6.124      ;
; 14.023 ; Reset_Delay:u2|Cont[26] ; Reset_Delay:u2|Cont[24] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.044     ; 5.948      ;
; 14.023 ; Reset_Delay:u2|Cont[26] ; Reset_Delay:u2|Cont[21] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.044     ; 5.948      ;
; 14.023 ; Reset_Delay:u2|Cont[26] ; Reset_Delay:u2|Cont[22] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.044     ; 5.948      ;
; 14.023 ; Reset_Delay:u2|Cont[26] ; Reset_Delay:u2|Cont[23] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.044     ; 5.948      ;
; 14.023 ; Reset_Delay:u2|Cont[26] ; Reset_Delay:u2|Cont[16] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.044     ; 5.948      ;
; 14.023 ; Reset_Delay:u2|Cont[26] ; Reset_Delay:u2|Cont[17] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.044     ; 5.948      ;
; 14.023 ; Reset_Delay:u2|Cont[26] ; Reset_Delay:u2|Cont[18] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.044     ; 5.948      ;
; 14.023 ; Reset_Delay:u2|Cont[26] ; Reset_Delay:u2|Cont[19] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.044     ; 5.948      ;
; 14.023 ; Reset_Delay:u2|Cont[26] ; Reset_Delay:u2|Cont[20] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.044     ; 5.948      ;
; 14.023 ; Reset_Delay:u2|Cont[26] ; Reset_Delay:u2|Cont[25] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.044     ; 5.948      ;
; 14.023 ; Reset_Delay:u2|Cont[26] ; Reset_Delay:u2|Cont[27] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.044     ; 5.948      ;
; 14.023 ; Reset_Delay:u2|Cont[26] ; Reset_Delay:u2|Cont[28] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.044     ; 5.948      ;
; 14.023 ; Reset_Delay:u2|Cont[26] ; Reset_Delay:u2|Cont[29] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.044     ; 5.948      ;
; 14.023 ; Reset_Delay:u2|Cont[26] ; Reset_Delay:u2|Cont[30] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.044     ; 5.948      ;
; 14.023 ; Reset_Delay:u2|Cont[26] ; Reset_Delay:u2|Cont[31] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.044     ; 5.948      ;
; 14.029 ; Reset_Delay:u2|Cont[26] ; Reset_Delay:u2|Cont[26] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.038     ; 5.948      ;
; 14.047 ; Reset_Delay:u2|Cont[26] ; Reset_Delay:u2|Cont[1]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.010      ; 5.978      ;
; 14.047 ; Reset_Delay:u2|Cont[26] ; Reset_Delay:u2|Cont[3]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.010      ; 5.978      ;
; 14.047 ; Reset_Delay:u2|Cont[26] ; Reset_Delay:u2|Cont[4]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.010      ; 5.978      ;
; 14.047 ; Reset_Delay:u2|Cont[26] ; Reset_Delay:u2|Cont[5]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.010      ; 5.978      ;
; 14.047 ; Reset_Delay:u2|Cont[26] ; Reset_Delay:u2|Cont[6]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.010      ; 5.978      ;
; 14.047 ; Reset_Delay:u2|Cont[26] ; Reset_Delay:u2|Cont[7]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.010      ; 5.978      ;
; 14.047 ; Reset_Delay:u2|Cont[26] ; Reset_Delay:u2|Cont[8]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.010      ; 5.978      ;
; 14.047 ; Reset_Delay:u2|Cont[26] ; Reset_Delay:u2|Cont[9]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.010      ; 5.978      ;
; 14.047 ; Reset_Delay:u2|Cont[26] ; Reset_Delay:u2|Cont[10] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.010      ; 5.978      ;
; 14.047 ; Reset_Delay:u2|Cont[26] ; Reset_Delay:u2|Cont[11] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.010      ; 5.978      ;
; 14.047 ; Reset_Delay:u2|Cont[26] ; Reset_Delay:u2|Cont[12] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.010      ; 5.978      ;
; 14.047 ; Reset_Delay:u2|Cont[26] ; Reset_Delay:u2|Cont[13] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.010      ; 5.978      ;
; 14.047 ; Reset_Delay:u2|Cont[26] ; Reset_Delay:u2|Cont[14] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.010      ; 5.978      ;
; 14.047 ; Reset_Delay:u2|Cont[26] ; Reset_Delay:u2|Cont[15] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.010      ; 5.978      ;
; 14.047 ; Reset_Delay:u2|Cont[26] ; Reset_Delay:u2|Cont[2]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.010      ; 5.978      ;
; 14.215 ; Reset_Delay:u2|Cont[27] ; Reset_Delay:u2|Cont[24] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.044     ; 5.756      ;
; 14.215 ; Reset_Delay:u2|Cont[27] ; Reset_Delay:u2|Cont[21] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.044     ; 5.756      ;
; 14.215 ; Reset_Delay:u2|Cont[27] ; Reset_Delay:u2|Cont[22] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.044     ; 5.756      ;
; 14.215 ; Reset_Delay:u2|Cont[27] ; Reset_Delay:u2|Cont[23] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.044     ; 5.756      ;
; 14.215 ; Reset_Delay:u2|Cont[27] ; Reset_Delay:u2|Cont[16] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.044     ; 5.756      ;
; 14.215 ; Reset_Delay:u2|Cont[27] ; Reset_Delay:u2|Cont[17] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.044     ; 5.756      ;
; 14.215 ; Reset_Delay:u2|Cont[27] ; Reset_Delay:u2|Cont[18] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.044     ; 5.756      ;
+--------+-------------------------+-------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'u6|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                           ; To Node                                                                                                                                                                             ; Launch Clock                                   ; Latch Clock                                    ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; 0.342 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ihj1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a0                    ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ihj1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a0                    ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.078      ; 0.577      ;
; 0.343 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ihj1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a4                    ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ihj1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a4                    ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.077      ; 0.577      ;
; 0.343 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ihj1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a6                    ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ihj1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a6                    ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.077      ; 0.577      ;
; 0.343 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ihj1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a8                    ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ihj1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a8                    ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.077      ; 0.577      ;
; 0.343 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ihj1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a7                    ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ihj1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a7                    ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.077      ; 0.577      ;
; 0.343 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ihj1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a3                    ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ihj1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a3                    ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.077      ; 0.577      ;
; 0.343 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ihj1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a5                    ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ihj1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a5                    ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.077      ; 0.577      ;
; 0.343 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ihj1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a2                    ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ihj1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a2                    ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.077      ; 0.577      ;
; 0.343 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ihj1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a3                    ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ihj1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a3                    ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.077      ; 0.577      ;
; 0.343 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ihj1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a5                    ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ihj1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a5                    ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.077      ; 0.577      ;
; 0.343 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ihj1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a6                    ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ihj1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a6                    ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.077      ; 0.577      ;
; 0.343 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ihj1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a8                    ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ihj1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a8                    ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.077      ; 0.577      ;
; 0.343 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ihj1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a7                    ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ihj1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a7                    ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.077      ; 0.577      ;
; 0.343 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ihj1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a1                    ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ihj1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a1                    ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.077      ; 0.577      ;
; 0.343 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ihj1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a4                    ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ihj1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a4                    ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.077      ; 0.577      ;
; 0.344 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ihj1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a0                    ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ihj1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a0                    ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.076      ; 0.577      ;
; 0.358 ; Sdram_Control:u7|control_interface:u_control_interface|init_timer[0]                                                                                                                ; Sdram_Control:u7|control_interface:u_control_interface|init_timer[0]                                                                                                                ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; Sdram_Control:u7|ST[0]                                                                                                                                                              ; Sdram_Control:u7|ST[0]                                                                                                                                                              ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; Sdram_Control:u7|IN_REQ                                                                                                                                                             ; Sdram_Control:u7|IN_REQ                                                                                                                                                             ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; Sdram_Control:u7|mLENGTH[7]                                                                                                                                                         ; Sdram_Control:u7|mLENGTH[7]                                                                                                                                                         ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; Sdram_Control:u7|command:u_command|ex_write                                                                                                                                         ; Sdram_Control:u7|command:u_command|ex_write                                                                                                                                         ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; Sdram_Control:u7|command:u_command|ex_read                                                                                                                                          ; Sdram_Control:u7|command:u_command|ex_read                                                                                                                                          ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; Sdram_Control:u7|control_interface:u_control_interface|REF_REQ                                                                                                                      ; Sdram_Control:u7|control_interface:u_control_interface|REF_REQ                                                                                                                      ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; Sdram_Control:u7|command:u_command|do_rw                                                                                                                                            ; Sdram_Control:u7|command:u_command|do_rw                                                                                                                                            ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; Sdram_Control:u7|command:u_command|oe4                                                                                                                                              ; Sdram_Control:u7|command:u_command|oe4                                                                                                                                              ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a3                     ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a3                     ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a4                     ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a4                     ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a5                     ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a5                     ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a6                     ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a6                     ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a8                     ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a8                     ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a7                     ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a7                     ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a2                     ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a2                     ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a3                     ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a3                     ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a5                     ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a5                     ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a6                     ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a6                     ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a7                     ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a7                     ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a8                     ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a8                     ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a1                     ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a1                     ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a4                     ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a4                     ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ihj1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a2                    ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ihj1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a2                    ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ihj1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a1                    ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ihj1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a1                    ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a1                     ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a1                     ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a2                     ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a2                     ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a0                     ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a0                     ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.577      ;
; 0.359 ; Sdram_Control:u7|Write                                                                                                                                                              ; Sdram_Control:u7|Write                                                                                                                                                              ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; Sdram_Control:u7|OUT_VALID                                                                                                                                                          ; Sdram_Control:u7|OUT_VALID                                                                                                                                                          ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; Sdram_Control:u7|mWR_DONE                                                                                                                                                           ; Sdram_Control:u7|mWR_DONE                                                                                                                                                           ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; Sdram_Control:u7|mRD_DONE                                                                                                                                                           ; Sdram_Control:u7|mRD_DONE                                                                                                                                                           ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a0                     ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a0                     ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; Sdram_Control:u7|command:u_command|CM_ACK                                                                                                                                           ; Sdram_Control:u7|command:u_command|CM_ACK                                                                                                                                           ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; Sdram_Control:u7|command:u_command|REF_ACK                                                                                                                                          ; Sdram_Control:u7|command:u_command|REF_ACK                                                                                                                                          ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.577      ;
; 0.361 ; Sdram_Control:u7|command:u_command|do_precharge                                                                                                                                     ; Sdram_Control:u7|command:u_command|do_precharge                                                                                                                                     ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.580      ;
; 0.361 ; Sdram_Control:u7|rRD2_ADDR[21]                                                                                                                                                      ; Sdram_Control:u7|rRD2_ADDR[21]                                                                                                                                                      ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.580      ;
; 0.362 ; Sdram_Control:u7|Read                                                                                                                                                               ; Sdram_Control:u7|Read                                                                                                                                                               ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.580      ;
; 0.362 ; Sdram_Control:u7|command:u_command|do_load_mode                                                                                                                                     ; Sdram_Control:u7|command:u_command|do_load_mode                                                                                                                                     ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.580      ;
; 0.362 ; Sdram_Control:u7|control_interface:u_control_interface|CMD_ACK                                                                                                                      ; Sdram_Control:u7|control_interface:u_control_interface|CMD_ACK                                                                                                                      ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.580      ;
; 0.370 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|a_graycounter_pjc:wrptr_g1p|sub_parity10a[1]               ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|a_graycounter_pjc:wrptr_g1p|parity9                        ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.589      ;
; 0.372 ; Sdram_Control:u7|command:u_command|command_delay[2]                                                                                                                                 ; Sdram_Control:u7|command:u_command|command_delay[1]                                                                                                                                 ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.591      ;
; 0.372 ; Sdram_Control:u7|mADDR[14]                                                                                                                                                          ; Sdram_Control:u7|control_interface:u_control_interface|SADDR[14]                                                                                                                    ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.591      ;
; 0.372 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ihj1:auto_generated|a_graycounter_t57:rdptr_g1p|sub_parity7a[2]               ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ihj1:auto_generated|a_graycounter_t57:rdptr_g1p|parity6                       ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.591      ;
; 0.373 ; Sdram_Control:u7|command:u_command|command_delay[5]                                                                                                                                 ; Sdram_Control:u7|command:u_command|command_delay[4]                                                                                                                                 ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.592      ;
; 0.373 ; Sdram_Control:u7|command:u_command|command_delay[4]                                                                                                                                 ; Sdram_Control:u7|command:u_command|command_delay[3]                                                                                                                                 ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.592      ;
; 0.373 ; Sdram_Control:u7|command:u_command|SA[2]                                                                                                                                            ; Sdram_Control:u7|SA[2]                                                                                                                                                              ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.592      ;
; 0.374 ; Sdram_Control:u7|command:u_command|rp_shift[0]                                                                                                                                      ; Sdram_Control:u7|command:u_command|rp_done                                                                                                                                          ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.593      ;
; 0.374 ; Sdram_Control:u7|command:u_command|command_delay[7]                                                                                                                                 ; Sdram_Control:u7|command:u_command|command_delay[6]                                                                                                                                 ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.593      ;
; 0.374 ; Sdram_Control:u7|command:u_command|command_delay[6]                                                                                                                                 ; Sdram_Control:u7|command:u_command|command_delay[5]                                                                                                                                 ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.593      ;
; 0.374 ; Sdram_Control:u7|command:u_command|SA[4]                                                                                                                                            ; Sdram_Control:u7|SA[4]                                                                                                                                                              ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.593      ;
; 0.374 ; Sdram_Control:u7|command:u_command|SA[10]                                                                                                                                           ; Sdram_Control:u7|SA[10]                                                                                                                                                             ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.593      ;
; 0.374 ; Sdram_Control:u7|command:u_command|BA[0]                                                                                                                                            ; Sdram_Control:u7|BA[0]                                                                                                                                                              ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.593      ;
; 0.374 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|alt_synch_pipe_pkd:ws_dgrp|dffpipe_od9:dffpipe8|dffe9a[5]  ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|alt_synch_pipe_pkd:ws_dgrp|dffpipe_od9:dffpipe8|dffe10a[5] ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.593      ;
; 0.374 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ihj1:auto_generated|alt_synch_pipe_mkd:rs_dgwp|dffpipe_ld9:dffpipe5|dffe6a[1] ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ihj1:auto_generated|alt_synch_pipe_mkd:rs_dgwp|dffpipe_ld9:dffpipe5|dffe7a[1] ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.593      ;
; 0.375 ; Sdram_Control:u7|command:u_command|rp_shift[2]                                                                                                                                      ; Sdram_Control:u7|command:u_command|rp_shift[1]                                                                                                                                      ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.594      ;
; 0.375 ; Sdram_Control:u7|command:u_command|command_delay[3]                                                                                                                                 ; Sdram_Control:u7|command:u_command|command_delay[2]                                                                                                                                 ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.594      ;
; 0.375 ; Sdram_Control:u7|command:u_command|rw_shift[1]                                                                                                                                      ; Sdram_Control:u7|command:u_command|rw_shift[0]                                                                                                                                      ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.594      ;
; 0.375 ; Sdram_Control:u7|command:u_command|SA[7]                                                                                                                                            ; Sdram_Control:u7|SA[7]                                                                                                                                                              ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.594      ;
; 0.375 ; Sdram_Control:u7|command:u_command|CS_N[0]                                                                                                                                          ; Sdram_Control:u7|CS_N[0]                                                                                                                                                            ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.594      ;
; 0.375 ; Sdram_Control:u7|command:u_command|CKE                                                                                                                                              ; Sdram_Control:u7|CKE                                                                                                                                                                ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.594      ;
; 0.375 ; Sdram_Control:u7|command:u_command|rw_shift[0]                                                                                                                                      ; Sdram_Control:u7|command:u_command|do_rw                                                                                                                                            ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.594      ;
; 0.376 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|alt_synch_pipe_pkd:ws_dgrp|dffpipe_od9:dffpipe8|dffe9a[2]  ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|alt_synch_pipe_pkd:ws_dgrp|dffpipe_od9:dffpipe8|dffe10a[2] ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.595      ;
; 0.376 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|alt_synch_pipe_pkd:ws_dgrp|dffpipe_od9:dffpipe8|dffe9a[3]  ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|alt_synch_pipe_pkd:ws_dgrp|dffpipe_od9:dffpipe8|dffe10a[3] ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.594      ;
; 0.381 ; Sdram_Control:u7|command:u_command|rp_shift[3]                                                                                                                                      ; Sdram_Control:u7|command:u_command|rp_shift[2]                                                                                                                                      ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.600      ;
; 0.382 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a7                     ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|wrptr_g[7]                                                 ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.601      ;
; 0.386 ; Sdram_Control:u7|rRD1_ADDR[25]                                                                                                                                                      ; Sdram_Control:u7|rRD1_ADDR[25]                                                                                                                                                      ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 0.606      ;
; 0.390 ; Sdram_Control:u7|rRD1_ADDR[8]                                                                                                                                                       ; Sdram_Control:u7|mADDR[8]                                                                                                                                                           ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.609      ;
; 0.392 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|wrptr_g[0]                                                 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|dffpipe_gd9:ws_bwp|dffe12a[0]                              ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.611      ;
; 0.393 ; Sdram_Control:u7|Pre_RD                                                                                                                                                             ; Sdram_Control:u7|CMD[0]                                                                                                                                                             ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.612      ;
; 0.394 ; Sdram_Control:u7|Pre_RD                                                                                                                                                             ; Sdram_Control:u7|CMD[1]                                                                                                                                                             ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.613      ;
; 0.395 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a6                     ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|a_graycounter_pjc:wrptr_g1p|sub_parity10a[1]               ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.614      ;
; 0.398 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a6                     ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|wrptr_g[6]                                                 ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.617      ;
; 0.399 ; Sdram_Control:u7|rWR1_ADDR[25]                                                                                                                                                      ; Sdram_Control:u7|rWR1_ADDR[25]                                                                                                                                                      ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.061      ; 0.617      ;
; 0.402 ; Sdram_Control:u7|rRD1_ADDR[9]                                                                                                                                                       ; Sdram_Control:u7|mADDR[9]                                                                                                                                                           ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.621      ;
; 0.403 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ihj1:auto_generated|alt_synch_pipe_mkd:rs_dgwp|dffpipe_ld9:dffpipe5|dffe6a[0] ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ihj1:auto_generated|alt_synch_pipe_mkd:rs_dgwp|dffpipe_ld9:dffpipe5|dffe7a[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.432      ; 0.992      ;
; 0.405 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a6                     ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|a_graycounter_pjc:wrptr_g1p|sub_parity10a[1]               ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.624      ;
; 0.406 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|alt_synch_pipe_pkd:ws_dgrp|dffpipe_od9:dffpipe8|dffe10a[7] ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|dffpipe_gd9:ws_brp|dffe12a[7]                              ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.625      ;
; 0.409 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ihj1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a0                    ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ihj1:auto_generated|rdptr_g[0]                                                ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.078      ; 0.644      ;
; 0.414 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ihj1:auto_generated|alt_synch_pipe_mkd:rs_dgwp|dffpipe_ld9:dffpipe5|dffe6a[6] ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ihj1:auto_generated|alt_synch_pipe_mkd:rs_dgwp|dffpipe_ld9:dffpipe5|dffe7a[6] ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.432      ; 1.003      ;
; 0.414 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a0                     ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|wrptr_g[0]                                                 ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.633      ;
; 0.415 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a0                     ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|a_graycounter_pjc:wrptr_g1p|sub_parity10a[0]               ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.634      ;
; 0.416 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ihj1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a1                    ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ihj1:auto_generated|altsyncram_rj31:fifo_ram|ram_block11a0~portb_address_reg0 ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.318      ; 0.921      ;
; 0.416 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ihj1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a2                    ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ihj1:auto_generated|altsyncram_rj31:fifo_ram|ram_block11a0~portb_address_reg0 ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.318      ; 0.921      ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'u6|altpll_component|auto_generated|pll1|clk[4]'                                                                                                                                                                                                                                                                                                                                                                                                                                               ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                          ; To Node                                                                                                                                                                            ; Launch Clock                                   ; Latch Clock                                    ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; 0.342 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[2]                  ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[2]                  ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.078      ; 0.577      ;
; 0.342 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[3]                  ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[3]                  ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.078      ; 0.577      ;
; 0.342 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[4]                  ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[4]                  ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.078      ; 0.577      ;
; 0.342 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[5]                  ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[5]                  ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.078      ; 0.577      ;
; 0.342 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[6]                  ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[6]                  ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.078      ; 0.577      ;
; 0.342 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[8]                  ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[8]                  ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.078      ; 0.577      ;
; 0.342 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[7]                  ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[7]                  ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.078      ; 0.577      ;
; 0.358 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[2]                  ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[2]                  ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[3]                  ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[3]                  ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[4]                  ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[4]                  ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[5]                  ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[5]                  ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[6]                  ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[6]                  ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[8]                  ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[8]                  ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[0]                  ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[0]                  ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[1]                  ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[1]                  ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[7]                  ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[7]                  ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[1]                  ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[1]                  ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[0]                  ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[0]                  ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; VGA_Controller:u1|mVGA_V_SYNC                                                                                                                                                      ; VGA_Controller:u1|mVGA_V_SYNC                                                                                                                                                      ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.062      ; 0.577      ;
; 0.359 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|alt_synch_pipe_okd:rs_dgwp|dffpipe_nd9:dffpipe5|dffe6a[2] ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|alt_synch_pipe_okd:rs_dgwp|dffpipe_nd9:dffpipe5|dffe7a[2] ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.077      ; 0.593      ;
; 0.359 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|alt_synch_pipe_okd:rs_dgwp|dffpipe_nd9:dffpipe5|dffe6a[5] ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|alt_synch_pipe_okd:rs_dgwp|dffpipe_nd9:dffpipe5|dffe7a[5] ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.076      ; 0.592      ;
; 0.360 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|alt_synch_pipe_okd:rs_dgwp|dffpipe_nd9:dffpipe5|dffe6a[8] ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|alt_synch_pipe_okd:rs_dgwp|dffpipe_nd9:dffpipe5|dffe7a[8] ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.077      ; 0.594      ;
; 0.360 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|alt_synch_pipe_okd:rs_dgwp|dffpipe_nd9:dffpipe5|dffe6a[4] ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|alt_synch_pipe_okd:rs_dgwp|dffpipe_nd9:dffpipe5|dffe7a[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.076      ; 0.593      ;
; 0.360 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|alt_synch_pipe_okd:rs_dgwp|dffpipe_nd9:dffpipe5|dffe6a[0] ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|alt_synch_pipe_okd:rs_dgwp|dffpipe_nd9:dffpipe5|dffe7a[0] ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.076      ; 0.593      ;
; 0.369 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity6a2                 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|a_graycounter_s57:rdptr_g1p|parity5                       ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.062      ; 0.588      ;
; 0.373 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|alt_synch_pipe_okd:rs_dgwp|dffpipe_nd9:dffpipe5|dffe6a[0] ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|alt_synch_pipe_okd:rs_dgwp|dffpipe_nd9:dffpipe5|dffe7a[0] ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.062      ; 0.592      ;
; 0.374 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|alt_synch_pipe_okd:rs_dgwp|dffpipe_nd9:dffpipe5|dffe6a[1] ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|alt_synch_pipe_okd:rs_dgwp|dffpipe_nd9:dffpipe5|dffe7a[1] ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.062      ; 0.593      ;
; 0.374 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|alt_synch_pipe_okd:rs_dgwp|dffpipe_nd9:dffpipe5|dffe6a[8] ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|alt_synch_pipe_okd:rs_dgwp|dffpipe_nd9:dffpipe5|dffe7a[8] ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.062      ; 0.593      ;
; 0.374 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|alt_synch_pipe_okd:rs_dgwp|dffpipe_nd9:dffpipe5|dffe6a[7] ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|alt_synch_pipe_okd:rs_dgwp|dffpipe_nd9:dffpipe5|dffe7a[7] ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.062      ; 0.593      ;
; 0.374 ; VGA_Controller:u1|H_Cont[12]                                                                                                                                                       ; VGA_Controller:u1|H_Cont[12]                                                                                                                                                       ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.078      ; 0.609      ;
; 0.379 ; VGA_Controller:u1|mVGA_V_SYNC                                                                                                                                                      ; VGA_Controller:u1|oVGA_BLANK                                                                                                                                                       ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.062      ; 0.598      ;
; 0.383 ; VGA_Controller:u1|mVGA_V_SYNC                                                                                                                                                      ; VGA_Controller:u1|oVGA_V_SYNC                                                                                                                                                      ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.062      ; 0.602      ;
; 0.405 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[4]                  ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity6a1                 ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.062      ; 0.624      ;
; 0.417 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[0]                  ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|rdptr_g[0]                                                ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.397      ; 0.971      ;
; 0.447 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[0]                  ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[2]                  ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.454      ; 1.058      ;
; 0.474 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity6a2                 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|a_graycounter_s57:rdptr_g1p|parity5                       ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.062      ; 0.693      ;
; 0.474 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity6a0                 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|a_graycounter_s57:rdptr_g1p|parity5                       ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.062      ; 0.693      ;
; 0.481 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[0]                  ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[4]                  ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.454      ; 1.092      ;
; 0.484 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[0]                  ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[3]                  ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.454      ; 1.095      ;
; 0.487 ; VGA_Controller:u1|mVGA_H_SYNC                                                                                                                                                      ; VGA_Controller:u1|oVGA_H_SYNC                                                                                                                                                      ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.062      ; 0.706      ;
; 0.494 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[7]                  ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity6a1                 ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.062      ; 0.713      ;
; 0.501 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|alt_synch_pipe_okd:rs_dgwp|dffpipe_nd9:dffpipe5|dffe6a[5] ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|alt_synch_pipe_okd:rs_dgwp|dffpipe_nd9:dffpipe5|dffe7a[5] ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.077      ; 0.735      ;
; 0.502 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|alt_synch_pipe_okd:rs_dgwp|dffpipe_nd9:dffpipe5|dffe6a[2] ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|alt_synch_pipe_okd:rs_dgwp|dffpipe_nd9:dffpipe5|dffe7a[2] ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.076      ; 0.735      ;
; 0.504 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|alt_synch_pipe_okd:rs_dgwp|dffpipe_nd9:dffpipe5|dffe6a[6] ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|alt_synch_pipe_okd:rs_dgwp|dffpipe_nd9:dffpipe5|dffe7a[6] ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.077      ; 0.738      ;
; 0.512 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[8]                  ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity6a2                 ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.062      ; 0.731      ;
; 0.515 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|alt_synch_pipe_okd:rs_dgwp|dffpipe_nd9:dffpipe5|dffe6a[3] ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|alt_synch_pipe_okd:rs_dgwp|dffpipe_nd9:dffpipe5|dffe7a[3] ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.062      ; 0.734      ;
; 0.517 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|alt_synch_pipe_okd:rs_dgwp|dffpipe_nd9:dffpipe5|dffe6a[6] ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|alt_synch_pipe_okd:rs_dgwp|dffpipe_nd9:dffpipe5|dffe7a[6] ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.062      ; 0.736      ;
; 0.517 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|alt_synch_pipe_okd:rs_dgwp|dffpipe_nd9:dffpipe5|dffe6a[4] ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|alt_synch_pipe_okd:rs_dgwp|dffpipe_nd9:dffpipe5|dffe7a[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.062      ; 0.736      ;
; 0.517 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|alt_synch_pipe_okd:rs_dgwp|dffpipe_nd9:dffpipe5|dffe6a[1] ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|alt_synch_pipe_okd:rs_dgwp|dffpipe_nd9:dffpipe5|dffe7a[1] ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.062      ; 0.736      ;
; 0.517 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|alt_synch_pipe_okd:rs_dgwp|dffpipe_nd9:dffpipe5|dffe6a[3] ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|alt_synch_pipe_okd:rs_dgwp|dffpipe_nd9:dffpipe5|dffe7a[3] ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.062      ; 0.736      ;
; 0.518 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|alt_synch_pipe_okd:rs_dgwp|dffpipe_nd9:dffpipe5|dffe6a[7] ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|alt_synch_pipe_okd:rs_dgwp|dffpipe_nd9:dffpipe5|dffe7a[7] ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.062      ; 0.737      ;
; 0.526 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|a_graycounter_s57:rdptr_g1p|parity5                       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[2]                  ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.454      ; 1.137      ;
; 0.545 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[0]                  ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity6a0                 ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.062      ; 0.764      ;
; 0.546 ; VGA_Controller:u1|H_Cont[3]                                                                                                                                                        ; VGA_Controller:u1|H_Cont[3]                                                                                                                                                        ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.078      ; 0.781      ;
; 0.548 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[1]                  ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity6a0                 ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.061      ; 0.766      ;
; 0.548 ; VGA_Controller:u1|H_Cont[1]                                                                                                                                                        ; VGA_Controller:u1|H_Cont[1]                                                                                                                                                        ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.078      ; 0.783      ;
; 0.550 ; VGA_Controller:u1|V_Cont[10]                                                                                                                                                       ; VGA_Controller:u1|V_Cont[10]                                                                                                                                                       ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.078      ; 0.785      ;
; 0.550 ; VGA_Controller:u1|V_Cont[11]                                                                                                                                                       ; VGA_Controller:u1|V_Cont[11]                                                                                                                                                       ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.078      ; 0.785      ;
; 0.551 ; VGA_Controller:u1|H_Cont[2]                                                                                                                                                        ; VGA_Controller:u1|H_Cont[2]                                                                                                                                                        ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.078      ; 0.786      ;
; 0.552 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity6a0                 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|a_graycounter_s57:rdptr_g1p|parity5                       ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.062      ; 0.771      ;
; 0.552 ; VGA_Controller:u1|H_Cont[4]                                                                                                                                                        ; VGA_Controller:u1|H_Cont[4]                                                                                                                                                        ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.078      ; 0.787      ;
; 0.553 ; VGA_Controller:u1|V_Cont[12]                                                                                                                                                       ; VGA_Controller:u1|V_Cont[12]                                                                                                                                                       ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.078      ; 0.788      ;
; 0.554 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity6a1                 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|a_graycounter_s57:rdptr_g1p|parity5                       ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.062      ; 0.773      ;
; 0.554 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|cntr_54e:cntr_b|counter_reg_bit[0]                        ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|cntr_54e:cntr_b|counter_reg_bit[0]                        ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.075      ; 0.786      ;
; 0.554 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[1]                  ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|rdptr_g[1]                                                ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.397      ; 1.108      ;
; 0.554 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity6a1                 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|a_graycounter_s57:rdptr_g1p|parity5                       ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.062      ; 0.773      ;
; 0.554 ; VGA_Controller:u1|H_Cont[11]                                                                                                                                                       ; VGA_Controller:u1|H_Cont[11]                                                                                                                                                       ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.078      ; 0.789      ;
; 0.554 ; VGA_Controller:u1|V_Cont[5]                                                                                                                                                        ; VGA_Controller:u1|V_Cont[5]                                                                                                                                                        ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.078      ; 0.789      ;
; 0.555 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|a_graycounter_s57:rdptr_g1p|parity5                       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[4]                  ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.454      ; 1.166      ;
; 0.555 ; VGA_Controller:u1|V_Cont[1]                                                                                                                                                        ; VGA_Controller:u1|V_Cont[1]                                                                                                                                                        ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.078      ; 0.790      ;
; 0.556 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|a_graycounter_s57:rdptr_g1p|parity5                       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[3]                  ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.454      ; 1.167      ;
; 0.557 ; VGA_Controller:u1|V_Cont[7]                                                                                                                                                        ; VGA_Controller:u1|V_Cont[7]                                                                                                                                                        ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.078      ; 0.792      ;
; 0.557 ; VGA_Controller:u1|V_Cont[9]                                                                                                                                                        ; VGA_Controller:u1|V_Cont[9]                                                                                                                                                        ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.078      ; 0.792      ;
; 0.558 ; VGA_Controller:u1|H_Cont[8]                                                                                                                                                        ; VGA_Controller:u1|H_Cont[8]                                                                                                                                                        ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.078      ; 0.793      ;
; 0.558 ; VGA_Controller:u1|V_Cont[6]                                                                                                                                                        ; VGA_Controller:u1|V_Cont[6]                                                                                                                                                        ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.078      ; 0.793      ;
; 0.558 ; VGA_Controller:u1|V_Cont[8]                                                                                                                                                        ; VGA_Controller:u1|V_Cont[8]                                                                                                                                                        ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.078      ; 0.793      ;
; 0.561 ; VGA_Controller:u1|V_Cont[2]                                                                                                                                                        ; VGA_Controller:u1|V_Cont[2]                                                                                                                                                        ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.078      ; 0.796      ;
; 0.562 ; VGA_Controller:u1|V_Cont[4]                                                                                                                                                        ; VGA_Controller:u1|V_Cont[4]                                                                                                                                                        ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.078      ; 0.797      ;
; 0.562 ; VGA_Controller:u1|mVGA_H_SYNC                                                                                                                                                      ; VGA_Controller:u1|oVGA_BLANK                                                                                                                                                       ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.062      ; 0.781      ;
; 0.563 ; VGA_Controller:u1|V_Cont[3]                                                                                                                                                        ; VGA_Controller:u1|V_Cont[3]                                                                                                                                                        ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.078      ; 0.798      ;
; 0.574 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|cntr_54e:cntr_b|counter_reg_bit[0]                        ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|cntr_54e:cntr_b|counter_reg_bit[0]                        ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.061      ; 0.792      ;
; 0.576 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[3]                  ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity6a0                 ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.062      ; 0.795      ;
; 0.576 ; VGA_Controller:u1|V_Cont[0]                                                                                                                                                        ; VGA_Controller:u1|V_Cont[0]                                                                                                                                                        ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.078      ; 0.811      ;
; 0.582 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[0]                  ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity6a0                 ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.062      ; 0.801      ;
; 0.582 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[5]                  ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[6]                  ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.078      ; 0.817      ;
; 0.582 ; VGA_Controller:u1|H_Cont[7]                                                                                                                                                        ; VGA_Controller:u1|H_Cont[8]                                                                                                                                                        ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.447      ; 1.186      ;
; 0.584 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|a_graycounter_s57:rdptr_g1p|parity5                       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[0]                  ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.062      ; 0.803      ;
; 0.584 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[5]                  ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[7]                  ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.078      ; 0.819      ;
; 0.591 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[2]                  ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[3]                  ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.078      ; 0.826      ;
; 0.593 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|a_graycounter_s57:rdptr_g1p|parity5                       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[0]                  ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.062      ; 0.812      ;
; 0.594 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[2]                  ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[4]                  ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.078      ; 0.829      ;
; 0.597 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[3]                  ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[4]                  ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.078      ; 0.832      ;
; 0.597 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[5]                  ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[8]                  ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.078      ; 0.832      ;
; 0.610 ; VGA_Controller:u1|H_Cont[6]                                                                                                                                                        ; VGA_Controller:u1|H_Cont[8]                                                                                                                                                        ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.447      ; 1.214      ;
; 0.638 ; VGA_Controller:u1|H_Cont[10]                                                                                                                                                       ; VGA_Controller:u1|mVGA_H_SYNC                                                                                                                                                      ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.062      ; 0.857      ;
; 0.642 ; VGA_Controller:u1|H_Cont[0]                                                                                                                                                        ; VGA_Controller:u1|H_Cont[1]                                                                                                                                                        ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.447      ; 1.246      ;
; 0.644 ; VGA_Controller:u1|H_Cont[0]                                                                                                                                                        ; VGA_Controller:u1|H_Cont[2]                                                                                                                                                        ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.447      ; 1.248      ;
; 0.651 ; VGA_Controller:u1|H_Cont[10]                                                                                                                                                       ; VGA_Controller:u1|H_Cont[11]                                                                                                                                                       ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.447      ; 1.255      ;
; 0.653 ; VGA_Controller:u1|H_Cont[5]                                                                                                                                                        ; VGA_Controller:u1|oRequest                                                                                                                                                         ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.062      ; 0.872      ;
; 0.653 ; VGA_Controller:u1|H_Cont[10]                                                                                                                                                       ; VGA_Controller:u1|H_Cont[12]                                                                                                                                                       ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.447      ; 1.257      ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'CLOCK_50'                                                                                                                            ;
+-------+------------------------------------------+------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                ; To Node                                  ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------+------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.382 ; Reset_Delay:u2|oRST_0                    ; Reset_Delay:u2|oRST_0                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.038      ; 0.577      ;
; 0.382 ; Reset_Delay:u2|oRST_3                    ; Reset_Delay:u2|oRST_3                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.038      ; 0.577      ;
; 0.382 ; Reset_Delay:u2|oRST_2                    ; Reset_Delay:u2|oRST_2                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.038      ; 0.577      ;
; 0.382 ; Reset_Delay:u2|oRST_4                    ; Reset_Delay:u2|oRST_4                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.038      ; 0.577      ;
; 0.382 ; I2C_CCD_Config:u8|senosr_exposure[0]     ; I2C_CCD_Config:u8|senosr_exposure[0]     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.038      ; 0.577      ;
; 0.382 ; I2C_CCD_Config:u8|mI2C_CTRL_CLK          ; I2C_CCD_Config:u8|mI2C_CTRL_CLK          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.038      ; 0.577      ;
; 0.385 ; Reset_Delay:u2|Cont[0]                   ; Reset_Delay:u2|Cont[0]                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.038      ; 0.580      ;
; 0.391 ; I2C_CCD_Config:u8|iexposure_adj_delay[0] ; I2C_CCD_Config:u8|iexposure_adj_delay[1] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.045      ; 0.593      ;
; 0.391 ; I2C_CCD_Config:u8|iexposure_adj_delay[2] ; I2C_CCD_Config:u8|iexposure_adj_delay[3] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.045      ; 0.593      ;
; 0.534 ; I2C_CCD_Config:u8|iexposure_adj_delay[1] ; I2C_CCD_Config:u8|iexposure_adj_delay[2] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.045      ; 0.736      ;
; 0.574 ; I2C_CCD_Config:u8|mI2C_CLK_DIV[1]        ; I2C_CCD_Config:u8|mI2C_CLK_DIV[1]        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.038      ; 0.769      ;
; 0.580 ; I2C_CCD_Config:u8|combo_cnt[9]           ; I2C_CCD_Config:u8|combo_cnt[9]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.038      ; 0.775      ;
; 0.580 ; I2C_CCD_Config:u8|combo_cnt[11]          ; I2C_CCD_Config:u8|combo_cnt[11]          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.038      ; 0.775      ;
; 0.580 ; I2C_CCD_Config:u8|combo_cnt[15]          ; I2C_CCD_Config:u8|combo_cnt[15]          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.038      ; 0.775      ;
; 0.581 ; Reset_Delay:u2|Cont[6]                   ; Reset_Delay:u2|Cont[6]                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.038      ; 0.776      ;
; 0.581 ; I2C_CCD_Config:u8|combo_cnt[1]           ; I2C_CCD_Config:u8|combo_cnt[1]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.038      ; 0.776      ;
; 0.581 ; I2C_CCD_Config:u8|combo_cnt[7]           ; I2C_CCD_Config:u8|combo_cnt[7]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.038      ; 0.776      ;
; 0.581 ; I2C_CCD_Config:u8|combo_cnt[17]          ; I2C_CCD_Config:u8|combo_cnt[17]          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.038      ; 0.776      ;
; 0.582 ; Reset_Delay:u2|Cont[5]                   ; Reset_Delay:u2|Cont[5]                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.038      ; 0.777      ;
; 0.582 ; I2C_CCD_Config:u8|combo_cnt[2]           ; I2C_CCD_Config:u8|combo_cnt[2]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.038      ; 0.777      ;
; 0.582 ; I2C_CCD_Config:u8|combo_cnt[12]          ; I2C_CCD_Config:u8|combo_cnt[12]          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.038      ; 0.777      ;
; 0.582 ; I2C_CCD_Config:u8|combo_cnt[13]          ; I2C_CCD_Config:u8|combo_cnt[13]          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.038      ; 0.777      ;
; 0.582 ; I2C_CCD_Config:u8|combo_cnt[23]          ; I2C_CCD_Config:u8|combo_cnt[23]          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.038      ; 0.777      ;
; 0.583 ; Reset_Delay:u2|Cont[4]                   ; Reset_Delay:u2|Cont[4]                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.038      ; 0.778      ;
; 0.583 ; I2C_CCD_Config:u8|combo_cnt[5]           ; I2C_CCD_Config:u8|combo_cnt[5]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.038      ; 0.778      ;
; 0.583 ; I2C_CCD_Config:u8|combo_cnt[18]          ; I2C_CCD_Config:u8|combo_cnt[18]          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.038      ; 0.778      ;
; 0.584 ; I2C_CCD_Config:u8|combo_cnt[3]           ; I2C_CCD_Config:u8|combo_cnt[3]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.038      ; 0.779      ;
; 0.584 ; I2C_CCD_Config:u8|combo_cnt[8]           ; I2C_CCD_Config:u8|combo_cnt[8]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.038      ; 0.779      ;
; 0.584 ; I2C_CCD_Config:u8|combo_cnt[10]          ; I2C_CCD_Config:u8|combo_cnt[10]          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.038      ; 0.779      ;
; 0.584 ; I2C_CCD_Config:u8|combo_cnt[14]          ; I2C_CCD_Config:u8|combo_cnt[14]          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.038      ; 0.779      ;
; 0.584 ; I2C_CCD_Config:u8|combo_cnt[21]          ; I2C_CCD_Config:u8|combo_cnt[21]          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.038      ; 0.779      ;
; 0.585 ; I2C_CCD_Config:u8|combo_cnt[16]          ; I2C_CCD_Config:u8|combo_cnt[16]          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.038      ; 0.780      ;
; 0.585 ; I2C_CCD_Config:u8|combo_cnt[19]          ; I2C_CCD_Config:u8|combo_cnt[19]          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.038      ; 0.780      ;
; 0.586 ; Reset_Delay:u2|Cont[7]                   ; Reset_Delay:u2|Cont[7]                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.038      ; 0.781      ;
; 0.586 ; I2C_CCD_Config:u8|combo_cnt[4]           ; I2C_CCD_Config:u8|combo_cnt[4]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.038      ; 0.781      ;
; 0.587 ; I2C_CCD_Config:u8|combo_cnt[20]          ; I2C_CCD_Config:u8|combo_cnt[20]          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.038      ; 0.782      ;
; 0.593 ; Reset_Delay:u2|Cont[3]                   ; Reset_Delay:u2|Cont[3]                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.038      ; 0.788      ;
; 0.593 ; Reset_Delay:u2|Cont[13]                  ; Reset_Delay:u2|Cont[13]                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.038      ; 0.788      ;
; 0.593 ; Reset_Delay:u2|Cont[15]                  ; Reset_Delay:u2|Cont[15]                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.038      ; 0.788      ;
; 0.593 ; Reset_Delay:u2|Cont[16]                  ; Reset_Delay:u2|Cont[16]                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.038      ; 0.788      ;
; 0.593 ; I2C_CCD_Config:u8|mI2C_CLK_DIV[3]        ; I2C_CCD_Config:u8|mI2C_CLK_DIV[3]        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.038      ; 0.788      ;
; 0.593 ; I2C_CCD_Config:u8|mI2C_CLK_DIV[13]       ; I2C_CCD_Config:u8|mI2C_CLK_DIV[13]       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.038      ; 0.788      ;
; 0.594 ; Reset_Delay:u2|Cont[22]                  ; Reset_Delay:u2|Cont[22]                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.038      ; 0.789      ;
; 0.594 ; Reset_Delay:u2|Cont[11]                  ; Reset_Delay:u2|Cont[11]                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.038      ; 0.789      ;
; 0.594 ; Reset_Delay:u2|Cont[14]                  ; Reset_Delay:u2|Cont[14]                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.038      ; 0.789      ;
; 0.594 ; Reset_Delay:u2|Cont[18]                  ; Reset_Delay:u2|Cont[18]                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.038      ; 0.789      ;
; 0.594 ; Reset_Delay:u2|Cont[19]                  ; Reset_Delay:u2|Cont[19]                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.038      ; 0.789      ;
; 0.594 ; Reset_Delay:u2|Cont[29]                  ; Reset_Delay:u2|Cont[29]                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.038      ; 0.789      ;
; 0.594 ; Reset_Delay:u2|Cont[2]                   ; Reset_Delay:u2|Cont[2]                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.038      ; 0.789      ;
; 0.594 ; I2C_CCD_Config:u8|mI2C_CLK_DIV[5]        ; I2C_CCD_Config:u8|mI2C_CLK_DIV[5]        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.038      ; 0.789      ;
; 0.594 ; I2C_CCD_Config:u8|mI2C_CLK_DIV[11]       ; I2C_CCD_Config:u8|mI2C_CLK_DIV[11]       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.038      ; 0.789      ;
; 0.594 ; I2C_CCD_Config:u8|mI2C_CLK_DIV[15]       ; I2C_CCD_Config:u8|mI2C_CLK_DIV[15]       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.038      ; 0.789      ;
; 0.595 ; Reset_Delay:u2|Cont[21]                  ; Reset_Delay:u2|Cont[21]                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.038      ; 0.790      ;
; 0.595 ; Reset_Delay:u2|Cont[8]                   ; Reset_Delay:u2|Cont[8]                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.038      ; 0.790      ;
; 0.595 ; Reset_Delay:u2|Cont[10]                  ; Reset_Delay:u2|Cont[10]                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.038      ; 0.790      ;
; 0.595 ; Reset_Delay:u2|Cont[12]                  ; Reset_Delay:u2|Cont[12]                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.038      ; 0.790      ;
; 0.595 ; Reset_Delay:u2|Cont[27]                  ; Reset_Delay:u2|Cont[27]                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.038      ; 0.790      ;
; 0.595 ; Reset_Delay:u2|Cont[30]                  ; Reset_Delay:u2|Cont[30]                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.038      ; 0.790      ;
; 0.595 ; Reset_Delay:u2|Cont[31]                  ; Reset_Delay:u2|Cont[31]                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.038      ; 0.790      ;
; 0.595 ; I2C_CCD_Config:u8|mI2C_CLK_DIV[0]        ; I2C_CCD_Config:u8|mI2C_CLK_DIV[0]        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.038      ; 0.790      ;
; 0.595 ; I2C_CCD_Config:u8|mI2C_CLK_DIV[6]        ; I2C_CCD_Config:u8|mI2C_CLK_DIV[6]        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.038      ; 0.790      ;
; 0.596 ; Reset_Delay:u2|Cont[24]                  ; Reset_Delay:u2|Cont[24]                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.038      ; 0.791      ;
; 0.596 ; Reset_Delay:u2|Cont[17]                  ; Reset_Delay:u2|Cont[17]                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.038      ; 0.791      ;
; 0.596 ; Reset_Delay:u2|Cont[20]                  ; Reset_Delay:u2|Cont[20]                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.038      ; 0.791      ;
; 0.596 ; Reset_Delay:u2|Cont[26]                  ; Reset_Delay:u2|Cont[26]                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.038      ; 0.791      ;
; 0.596 ; Reset_Delay:u2|Cont[28]                  ; Reset_Delay:u2|Cont[28]                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.038      ; 0.791      ;
; 0.596 ; I2C_CCD_Config:u8|mI2C_CLK_DIV[2]        ; I2C_CCD_Config:u8|mI2C_CLK_DIV[2]        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.038      ; 0.791      ;
; 0.596 ; I2C_CCD_Config:u8|mI2C_CLK_DIV[7]        ; I2C_CCD_Config:u8|mI2C_CLK_DIV[7]        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.038      ; 0.791      ;
; 0.596 ; I2C_CCD_Config:u8|mI2C_CLK_DIV[9]        ; I2C_CCD_Config:u8|mI2C_CLK_DIV[9]        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.038      ; 0.791      ;
; 0.597 ; Reset_Delay:u2|Cont[9]                   ; Reset_Delay:u2|Cont[9]                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.038      ; 0.792      ;
; 0.597 ; I2C_CCD_Config:u8|mI2C_CLK_DIV[14]       ; I2C_CCD_Config:u8|mI2C_CLK_DIV[14]       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.038      ; 0.792      ;
; 0.598 ; Reset_Delay:u2|Cont[23]                  ; Reset_Delay:u2|Cont[23]                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.038      ; 0.793      ;
; 0.598 ; Reset_Delay:u2|Cont[25]                  ; Reset_Delay:u2|Cont[25]                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.038      ; 0.793      ;
; 0.598 ; I2C_CCD_Config:u8|combo_cnt[6]           ; I2C_CCD_Config:u8|combo_cnt[6]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.038      ; 0.793      ;
; 0.598 ; I2C_CCD_Config:u8|mI2C_CLK_DIV[4]        ; I2C_CCD_Config:u8|mI2C_CLK_DIV[4]        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.038      ; 0.793      ;
; 0.598 ; I2C_CCD_Config:u8|mI2C_CLK_DIV[8]        ; I2C_CCD_Config:u8|mI2C_CLK_DIV[8]        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.038      ; 0.793      ;
; 0.598 ; I2C_CCD_Config:u8|mI2C_CLK_DIV[10]       ; I2C_CCD_Config:u8|mI2C_CLK_DIV[10]       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.038      ; 0.793      ;
; 0.598 ; I2C_CCD_Config:u8|mI2C_CLK_DIV[12]       ; I2C_CCD_Config:u8|mI2C_CLK_DIV[12]       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.038      ; 0.793      ;
; 0.599 ; I2C_CCD_Config:u8|combo_cnt[22]          ; I2C_CCD_Config:u8|combo_cnt[22]          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.038      ; 0.794      ;
; 0.599 ; I2C_CCD_Config:u8|combo_cnt[24]          ; I2C_CCD_Config:u8|combo_cnt[24]          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.038      ; 0.794      ;
; 0.604 ; Reset_Delay:u2|Cont[1]                   ; Reset_Delay:u2|Cont[1]                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.038      ; 0.799      ;
; 0.605 ; I2C_CCD_Config:u8|combo_cnt[0]           ; I2C_CCD_Config:u8|combo_cnt[0]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.038      ; 0.800      ;
; 0.841 ; I2C_CCD_Config:u8|mI2C_CLK_DIV[1]        ; I2C_CCD_Config:u8|mI2C_CLK_DIV[2]        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.045      ; 1.043      ;
; 0.848 ; I2C_CCD_Config:u8|combo_cnt[9]           ; I2C_CCD_Config:u8|combo_cnt[10]          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.045      ; 1.050      ;
; 0.849 ; Reset_Delay:u2|Cont[6]                   ; Reset_Delay:u2|Cont[7]                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.045      ; 1.051      ;
; 0.849 ; I2C_CCD_Config:u8|combo_cnt[1]           ; I2C_CCD_Config:u8|combo_cnt[2]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.045      ; 1.051      ;
; 0.849 ; I2C_CCD_Config:u8|combo_cnt[7]           ; I2C_CCD_Config:u8|combo_cnt[8]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.045      ; 1.051      ;
; 0.850 ; Reset_Delay:u2|Cont[4]                   ; Reset_Delay:u2|Cont[5]                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.045      ; 1.052      ;
; 0.850 ; I2C_CCD_Config:u8|combo_cnt[5]           ; I2C_CCD_Config:u8|combo_cnt[6]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.045      ; 1.052      ;
; 0.850 ; I2C_CCD_Config:u8|combo_cnt[15]          ; I2C_CCD_Config:u8|combo_cnt[16]          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.043      ; 1.050      ;
; 0.851 ; I2C_CCD_Config:u8|combo_cnt[3]           ; I2C_CCD_Config:u8|combo_cnt[4]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.045      ; 1.053      ;
; 0.851 ; I2C_CCD_Config:u8|combo_cnt[13]          ; I2C_CCD_Config:u8|combo_cnt[14]          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.043      ; 1.051      ;
; 0.851 ; I2C_CCD_Config:u8|combo_cnt[17]          ; I2C_CCD_Config:u8|combo_cnt[18]          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.043      ; 1.051      ;
; 0.852 ; I2C_CCD_Config:u8|combo_cnt[23]          ; I2C_CCD_Config:u8|combo_cnt[24]          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.043      ; 1.052      ;
; 0.853 ; I2C_CCD_Config:u8|combo_cnt[21]          ; I2C_CCD_Config:u8|combo_cnt[22]          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.043      ; 1.053      ;
; 0.854 ; I2C_CCD_Config:u8|combo_cnt[19]          ; I2C_CCD_Config:u8|combo_cnt[20]          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.043      ; 1.054      ;
; 0.855 ; I2C_CCD_Config:u8|mI2C_CLK_DIV[0]        ; I2C_CCD_Config:u8|mI2C_CLK_DIV[1]        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.045      ; 1.057      ;
; 0.857 ; I2C_CCD_Config:u8|mI2C_CLK_DIV[0]        ; I2C_CCD_Config:u8|mI2C_CLK_DIV[2]        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.045      ; 1.059      ;
; 0.861 ; Reset_Delay:u2|Cont[14]                  ; Reset_Delay:u2|Cont[15]                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.045      ; 1.063      ;
; 0.861 ; Reset_Delay:u2|Cont[16]                  ; Reset_Delay:u2|Cont[17]                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.044      ; 1.062      ;
+-------+------------------------------------------+------------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'u6|altpll_component|auto_generated|pll1|clk[4]'                                                                                                                                                                                                                                             ;
+--------+-----------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node             ; To Node                                                                                                                                                                            ; Launch Clock ; Latch Clock                                    ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+------------------------------------------------+--------------+------------+------------+
; -1.470 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|H_Cont[0]                                                                                                                                                        ; CLOCK_50     ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -2.621     ; 1.304      ;
; -1.470 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|H_Cont[5]                                                                                                                                                        ; CLOCK_50     ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -2.621     ; 1.304      ;
; -1.470 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|H_Cont[6]                                                                                                                                                        ; CLOCK_50     ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -2.621     ; 1.304      ;
; -1.470 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|H_Cont[7]                                                                                                                                                        ; CLOCK_50     ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -2.621     ; 1.304      ;
; -1.470 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|H_Cont[9]                                                                                                                                                        ; CLOCK_50     ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -2.621     ; 1.304      ;
; -1.470 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|H_Cont[10]                                                                                                                                                       ; CLOCK_50     ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -2.621     ; 1.304      ;
; -1.470 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|oRequest                                                                                                                                                         ; CLOCK_50     ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -2.621     ; 1.304      ;
; -1.470 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|mVGA_H_SYNC                                                                                                                                                      ; CLOCK_50     ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -2.621     ; 1.304      ;
; -1.470 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|oVGA_H_SYNC                                                                                                                                                      ; CLOCK_50     ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -2.621     ; 1.304      ;
; -1.470 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|mVGA_V_SYNC                                                                                                                                                      ; CLOCK_50     ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -2.621     ; 1.304      ;
; -1.470 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|oVGA_V_SYNC                                                                                                                                                      ; CLOCK_50     ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -2.621     ; 1.304      ;
; -1.470 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|oVGA_BLANK                                                                                                                                                       ; CLOCK_50     ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -2.621     ; 1.304      ;
; -1.258 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|V_Cont[0]                                                                                                                                                        ; CLOCK_50     ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -2.250     ; 1.463      ;
; -1.258 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|V_Cont[1]                                                                                                                                                        ; CLOCK_50     ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -2.250     ; 1.463      ;
; -1.258 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|V_Cont[2]                                                                                                                                                        ; CLOCK_50     ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -2.250     ; 1.463      ;
; -1.258 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|V_Cont[3]                                                                                                                                                        ; CLOCK_50     ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -2.250     ; 1.463      ;
; -1.258 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|V_Cont[4]                                                                                                                                                        ; CLOCK_50     ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -2.250     ; 1.463      ;
; -1.258 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|V_Cont[5]                                                                                                                                                        ; CLOCK_50     ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -2.250     ; 1.463      ;
; -1.258 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|V_Cont[6]                                                                                                                                                        ; CLOCK_50     ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -2.250     ; 1.463      ;
; -1.258 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|V_Cont[7]                                                                                                                                                        ; CLOCK_50     ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -2.250     ; 1.463      ;
; -1.258 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|V_Cont[8]                                                                                                                                                        ; CLOCK_50     ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -2.250     ; 1.463      ;
; -1.258 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|V_Cont[9]                                                                                                                                                        ; CLOCK_50     ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -2.250     ; 1.463      ;
; -1.258 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|V_Cont[10]                                                                                                                                                       ; CLOCK_50     ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -2.250     ; 1.463      ;
; -1.258 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|V_Cont[12]                                                                                                                                                       ; CLOCK_50     ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -2.250     ; 1.463      ;
; -1.258 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|V_Cont[11]                                                                                                                                                       ; CLOCK_50     ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -2.250     ; 1.463      ;
; -1.235 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|H_Cont[2]                                                                                                                                                        ; CLOCK_50     ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -2.252     ; 1.438      ;
; -1.235 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|H_Cont[3]                                                                                                                                                        ; CLOCK_50     ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -2.252     ; 1.438      ;
; -1.235 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|H_Cont[4]                                                                                                                                                        ; CLOCK_50     ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -2.252     ; 1.438      ;
; -1.235 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|H_Cont[8]                                                                                                                                                        ; CLOCK_50     ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -2.252     ; 1.438      ;
; -1.235 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|H_Cont[11]                                                                                                                                                       ; CLOCK_50     ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -2.252     ; 1.438      ;
; -1.235 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|H_Cont[12]                                                                                                                                                       ; CLOCK_50     ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -2.252     ; 1.438      ;
; -1.235 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|H_Cont[1]                                                                                                                                                        ; CLOCK_50     ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -2.252     ; 1.438      ;
; -0.458 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[3]                  ; CLOCK_50     ; u6|altpll_component|auto_generated|pll1|clk[4] ; 5.000        ; -2.717     ; 2.696      ;
; -0.458 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[4]                  ; CLOCK_50     ; u6|altpll_component|auto_generated|pll1|clk[4] ; 5.000        ; -2.717     ; 2.696      ;
; -0.458 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[5]                  ; CLOCK_50     ; u6|altpll_component|auto_generated|pll1|clk[4] ; 5.000        ; -2.717     ; 2.696      ;
; -0.458 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[6]                  ; CLOCK_50     ; u6|altpll_component|auto_generated|pll1|clk[4] ; 5.000        ; -2.717     ; 2.696      ;
; -0.458 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[8]                  ; CLOCK_50     ; u6|altpll_component|auto_generated|pll1|clk[4] ; 5.000        ; -2.717     ; 2.696      ;
; -0.458 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity6a2                 ; CLOCK_50     ; u6|altpll_component|auto_generated|pll1|clk[4] ; 5.000        ; -2.717     ; 2.696      ;
; -0.458 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity6a1                 ; CLOCK_50     ; u6|altpll_component|auto_generated|pll1|clk[4] ; 5.000        ; -2.717     ; 2.696      ;
; -0.458 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity6a0                 ; CLOCK_50     ; u6|altpll_component|auto_generated|pll1|clk[4] ; 5.000        ; -2.717     ; 2.696      ;
; -0.458 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|a_graycounter_s57:rdptr_g1p|parity5                       ; CLOCK_50     ; u6|altpll_component|auto_generated|pll1|clk[4] ; 5.000        ; -2.717     ; 2.696      ;
; -0.458 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[0]                  ; CLOCK_50     ; u6|altpll_component|auto_generated|pll1|clk[4] ; 5.000        ; -2.717     ; 2.696      ;
; -0.458 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[7]                  ; CLOCK_50     ; u6|altpll_component|auto_generated|pll1|clk[4] ; 5.000        ; -2.717     ; 2.696      ;
; -0.457 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|alt_synch_pipe_okd:rs_dgwp|dffpipe_nd9:dffpipe5|dffe6a[7] ; CLOCK_50     ; u6|altpll_component|auto_generated|pll1|clk[4] ; 5.000        ; -2.702     ; 2.710      ;
; -0.457 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|alt_synch_pipe_okd:rs_dgwp|dffpipe_nd9:dffpipe5|dffe7a[7] ; CLOCK_50     ; u6|altpll_component|auto_generated|pll1|clk[4] ; 5.000        ; -2.702     ; 2.710      ;
; -0.457 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|alt_synch_pipe_okd:rs_dgwp|dffpipe_nd9:dffpipe5|dffe6a[4] ; CLOCK_50     ; u6|altpll_component|auto_generated|pll1|clk[4] ; 5.000        ; -2.702     ; 2.710      ;
; -0.457 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|alt_synch_pipe_okd:rs_dgwp|dffpipe_nd9:dffpipe5|dffe7a[4] ; CLOCK_50     ; u6|altpll_component|auto_generated|pll1|clk[4] ; 5.000        ; -2.702     ; 2.710      ;
; -0.457 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|alt_synch_pipe_okd:rs_dgwp|dffpipe_nd9:dffpipe5|dffe6a[1] ; CLOCK_50     ; u6|altpll_component|auto_generated|pll1|clk[4] ; 5.000        ; -2.702     ; 2.710      ;
; -0.457 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|alt_synch_pipe_okd:rs_dgwp|dffpipe_nd9:dffpipe5|dffe7a[1] ; CLOCK_50     ; u6|altpll_component|auto_generated|pll1|clk[4] ; 5.000        ; -2.702     ; 2.710      ;
; -0.457 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[1]                  ; CLOCK_50     ; u6|altpll_component|auto_generated|pll1|clk[4] ; 5.000        ; -2.702     ; 2.710      ;
; -0.457 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity6a2                 ; CLOCK_50     ; u6|altpll_component|auto_generated|pll1|clk[4] ; 5.000        ; -2.702     ; 2.710      ;
; -0.457 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity6a0                 ; CLOCK_50     ; u6|altpll_component|auto_generated|pll1|clk[4] ; 5.000        ; -2.702     ; 2.710      ;
; -0.457 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity6a1                 ; CLOCK_50     ; u6|altpll_component|auto_generated|pll1|clk[4] ; 5.000        ; -2.702     ; 2.710      ;
; -0.457 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|a_graycounter_s57:rdptr_g1p|parity5                       ; CLOCK_50     ; u6|altpll_component|auto_generated|pll1|clk[4] ; 5.000        ; -2.702     ; 2.710      ;
; -0.457 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[0]                  ; CLOCK_50     ; u6|altpll_component|auto_generated|pll1|clk[4] ; 5.000        ; -2.702     ; 2.710      ;
; -0.457 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|alt_synch_pipe_okd:rs_dgwp|dffpipe_nd9:dffpipe5|dffe6a[0] ; CLOCK_50     ; u6|altpll_component|auto_generated|pll1|clk[4] ; 5.000        ; -2.702     ; 2.710      ;
; -0.457 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|alt_synch_pipe_okd:rs_dgwp|dffpipe_nd9:dffpipe5|dffe7a[0] ; CLOCK_50     ; u6|altpll_component|auto_generated|pll1|clk[4] ; 5.000        ; -2.702     ; 2.710      ;
; -0.457 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|alt_synch_pipe_okd:rs_dgwp|dffpipe_nd9:dffpipe5|dffe6a[3] ; CLOCK_50     ; u6|altpll_component|auto_generated|pll1|clk[4] ; 5.000        ; -2.702     ; 2.710      ;
; -0.457 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|alt_synch_pipe_okd:rs_dgwp|dffpipe_nd9:dffpipe5|dffe7a[3] ; CLOCK_50     ; u6|altpll_component|auto_generated|pll1|clk[4] ; 5.000        ; -2.702     ; 2.710      ;
; -0.457 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|alt_synch_pipe_okd:rs_dgwp|dffpipe_nd9:dffpipe5|dffe6a[7] ; CLOCK_50     ; u6|altpll_component|auto_generated|pll1|clk[4] ; 5.000        ; -2.716     ; 2.696      ;
; -0.457 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|alt_synch_pipe_okd:rs_dgwp|dffpipe_nd9:dffpipe5|dffe7a[7] ; CLOCK_50     ; u6|altpll_component|auto_generated|pll1|clk[4] ; 5.000        ; -2.716     ; 2.696      ;
; -0.457 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|alt_synch_pipe_okd:rs_dgwp|dffpipe_nd9:dffpipe5|dffe6a[1] ; CLOCK_50     ; u6|altpll_component|auto_generated|pll1|clk[4] ; 5.000        ; -2.716     ; 2.696      ;
; -0.457 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|alt_synch_pipe_okd:rs_dgwp|dffpipe_nd9:dffpipe5|dffe7a[1] ; CLOCK_50     ; u6|altpll_component|auto_generated|pll1|clk[4] ; 5.000        ; -2.716     ; 2.696      ;
; -0.457 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[2]                  ; CLOCK_50     ; u6|altpll_component|auto_generated|pll1|clk[4] ; 5.000        ; -2.716     ; 2.696      ;
; -0.457 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[1]                  ; CLOCK_50     ; u6|altpll_component|auto_generated|pll1|clk[4] ; 5.000        ; -2.716     ; 2.696      ;
; -0.457 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|rdptr_g[1]                                                ; CLOCK_50     ; u6|altpll_component|auto_generated|pll1|clk[4] ; 5.000        ; -2.715     ; 2.697      ;
; -0.457 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|cntr_54e:cntr_b|counter_reg_bit[0]                        ; CLOCK_50     ; u6|altpll_component|auto_generated|pll1|clk[4] ; 5.000        ; -2.715     ; 2.697      ;
; -0.457 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|rdptr_g[7]                                                ; CLOCK_50     ; u6|altpll_component|auto_generated|pll1|clk[4] ; 5.000        ; -2.715     ; 2.697      ;
; -0.457 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|rdptr_g[4]                                                ; CLOCK_50     ; u6|altpll_component|auto_generated|pll1|clk[4] ; 5.000        ; -2.715     ; 2.697      ;
; -0.457 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|alt_synch_pipe_okd:rs_dgwp|dffpipe_nd9:dffpipe5|dffe6a[8] ; CLOCK_50     ; u6|altpll_component|auto_generated|pll1|clk[4] ; 5.000        ; -2.716     ; 2.696      ;
; -0.457 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|alt_synch_pipe_okd:rs_dgwp|dffpipe_nd9:dffpipe5|dffe7a[8] ; CLOCK_50     ; u6|altpll_component|auto_generated|pll1|clk[4] ; 5.000        ; -2.716     ; 2.696      ;
; -0.457 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|alt_synch_pipe_okd:rs_dgwp|dffpipe_nd9:dffpipe5|dffe6a[6] ; CLOCK_50     ; u6|altpll_component|auto_generated|pll1|clk[4] ; 5.000        ; -2.716     ; 2.696      ;
; -0.457 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|alt_synch_pipe_okd:rs_dgwp|dffpipe_nd9:dffpipe5|dffe7a[6] ; CLOCK_50     ; u6|altpll_component|auto_generated|pll1|clk[4] ; 5.000        ; -2.716     ; 2.696      ;
; -0.457 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|rdptr_g[6]                                                ; CLOCK_50     ; u6|altpll_component|auto_generated|pll1|clk[4] ; 5.000        ; -2.715     ; 2.697      ;
; -0.457 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|rdptr_g[8]                                                ; CLOCK_50     ; u6|altpll_component|auto_generated|pll1|clk[4] ; 5.000        ; -2.715     ; 2.697      ;
; -0.457 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|alt_synch_pipe_okd:rs_dgwp|dffpipe_nd9:dffpipe5|dffe6a[3] ; CLOCK_50     ; u6|altpll_component|auto_generated|pll1|clk[4] ; 5.000        ; -2.716     ; 2.696      ;
; -0.457 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|alt_synch_pipe_okd:rs_dgwp|dffpipe_nd9:dffpipe5|dffe7a[3] ; CLOCK_50     ; u6|altpll_component|auto_generated|pll1|clk[4] ; 5.000        ; -2.716     ; 2.696      ;
; -0.457 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|rdptr_g[3]                                                ; CLOCK_50     ; u6|altpll_component|auto_generated|pll1|clk[4] ; 5.000        ; -2.715     ; 2.697      ;
; -0.457 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|rdptr_g[0]                                                ; CLOCK_50     ; u6|altpll_component|auto_generated|pll1|clk[4] ; 5.000        ; -2.715     ; 2.697      ;
; -0.457 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|rdptr_g[2]                                                ; CLOCK_50     ; u6|altpll_component|auto_generated|pll1|clk[4] ; 5.000        ; -2.715     ; 2.697      ;
; -0.457 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|rdptr_g[5]                                                ; CLOCK_50     ; u6|altpll_component|auto_generated|pll1|clk[4] ; 5.000        ; -2.715     ; 2.697      ;
; -0.136 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|cntr_54e:cntr_b|counter_reg_bit[0]                        ; CLOCK_50     ; u6|altpll_component|auto_generated|pll1|clk[4] ; 5.000        ; -2.380     ; 2.711      ;
; -0.136 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|rdptr_g[7]                                                ; CLOCK_50     ; u6|altpll_component|auto_generated|pll1|clk[4] ; 5.000        ; -2.380     ; 2.711      ;
; -0.136 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|rdptr_g[4]                                                ; CLOCK_50     ; u6|altpll_component|auto_generated|pll1|clk[4] ; 5.000        ; -2.380     ; 2.711      ;
; -0.136 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|rdptr_g[6]                                                ; CLOCK_50     ; u6|altpll_component|auto_generated|pll1|clk[4] ; 5.000        ; -2.380     ; 2.711      ;
; -0.136 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|rdptr_g[8]                                                ; CLOCK_50     ; u6|altpll_component|auto_generated|pll1|clk[4] ; 5.000        ; -2.380     ; 2.711      ;
; -0.136 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|rdptr_g[3]                                                ; CLOCK_50     ; u6|altpll_component|auto_generated|pll1|clk[4] ; 5.000        ; -2.380     ; 2.711      ;
; -0.136 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|rdptr_g[0]                                                ; CLOCK_50     ; u6|altpll_component|auto_generated|pll1|clk[4] ; 5.000        ; -2.380     ; 2.711      ;
; -0.136 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|rdptr_g[2]                                                ; CLOCK_50     ; u6|altpll_component|auto_generated|pll1|clk[4] ; 5.000        ; -2.380     ; 2.711      ;
; -0.136 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|rdptr_g[5]                                                ; CLOCK_50     ; u6|altpll_component|auto_generated|pll1|clk[4] ; 5.000        ; -2.380     ; 2.711      ;
; -0.136 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|rdptr_g[1]                                                ; CLOCK_50     ; u6|altpll_component|auto_generated|pll1|clk[4] ; 5.000        ; -2.380     ; 2.711      ;
; -0.131 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|alt_synch_pipe_okd:rs_dgwp|dffpipe_nd9:dffpipe5|dffe6a[4] ; CLOCK_50     ; u6|altpll_component|auto_generated|pll1|clk[4] ; 5.000        ; -2.388     ; 2.698      ;
; -0.131 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|alt_synch_pipe_okd:rs_dgwp|dffpipe_nd9:dffpipe5|dffe7a[4] ; CLOCK_50     ; u6|altpll_component|auto_generated|pll1|clk[4] ; 5.000        ; -2.388     ; 2.698      ;
; -0.131 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|alt_synch_pipe_okd:rs_dgwp|dffpipe_nd9:dffpipe5|dffe6a[0] ; CLOCK_50     ; u6|altpll_component|auto_generated|pll1|clk[4] ; 5.000        ; -2.388     ; 2.698      ;
; -0.131 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|alt_synch_pipe_okd:rs_dgwp|dffpipe_nd9:dffpipe5|dffe7a[0] ; CLOCK_50     ; u6|altpll_component|auto_generated|pll1|clk[4] ; 5.000        ; -2.388     ; 2.698      ;
; -0.131 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|alt_synch_pipe_okd:rs_dgwp|dffpipe_nd9:dffpipe5|dffe6a[5] ; CLOCK_50     ; u6|altpll_component|auto_generated|pll1|clk[4] ; 5.000        ; -2.388     ; 2.698      ;
; -0.131 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|alt_synch_pipe_okd:rs_dgwp|dffpipe_nd9:dffpipe5|dffe7a[5] ; CLOCK_50     ; u6|altpll_component|auto_generated|pll1|clk[4] ; 5.000        ; -2.388     ; 2.698      ;
; -0.131 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|alt_synch_pipe_okd:rs_dgwp|dffpipe_nd9:dffpipe5|dffe6a[2] ; CLOCK_50     ; u6|altpll_component|auto_generated|pll1|clk[4] ; 5.000        ; -2.388     ; 2.698      ;
; -0.131 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|alt_synch_pipe_okd:rs_dgwp|dffpipe_nd9:dffpipe5|dffe7a[2] ; CLOCK_50     ; u6|altpll_component|auto_generated|pll1|clk[4] ; 5.000        ; -2.388     ; 2.698      ;
; -0.107 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|alt_synch_pipe_okd:rs_dgwp|dffpipe_nd9:dffpipe5|dffe6a[8] ; CLOCK_50     ; u6|altpll_component|auto_generated|pll1|clk[4] ; 5.000        ; -2.360     ; 2.702      ;
+--------+-----------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'u6|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                             ;
+-------+-----------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+------------------------------------------------+--------------+------------+------------+
; Slack ; From Node             ; To Node                                                                                                                                                                             ; Launch Clock ; Latch Clock                                    ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+------------------------------------------------+--------------+------------+------------+
; 4.355 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ihj1:auto_generated|altsyncram_rj31:fifo_ram|q_b[15]                          ; CLOCK_50     ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.447     ; 3.087      ;
; 4.355 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ihj1:auto_generated|altsyncram_rj31:fifo_ram|q_b[14]                          ; CLOCK_50     ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.447     ; 3.087      ;
; 4.355 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ihj1:auto_generated|altsyncram_rj31:fifo_ram|q_b[13]                          ; CLOCK_50     ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.447     ; 3.087      ;
; 4.355 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ihj1:auto_generated|altsyncram_rj31:fifo_ram|q_b[12]                          ; CLOCK_50     ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.447     ; 3.087      ;
; 4.355 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ihj1:auto_generated|altsyncram_rj31:fifo_ram|q_b[11]                          ; CLOCK_50     ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.447     ; 3.087      ;
; 4.355 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ihj1:auto_generated|altsyncram_rj31:fifo_ram|q_b[10]                          ; CLOCK_50     ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.447     ; 3.087      ;
; 4.355 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ihj1:auto_generated|altsyncram_rj31:fifo_ram|q_b[9]                           ; CLOCK_50     ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.447     ; 3.087      ;
; 4.355 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ihj1:auto_generated|altsyncram_rj31:fifo_ram|q_b[8]                           ; CLOCK_50     ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.447     ; 3.087      ;
; 4.355 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ihj1:auto_generated|altsyncram_rj31:fifo_ram|q_b[7]                           ; CLOCK_50     ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.447     ; 3.087      ;
; 4.355 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ihj1:auto_generated|altsyncram_rj31:fifo_ram|q_b[6]                           ; CLOCK_50     ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.447     ; 3.087      ;
; 4.355 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ihj1:auto_generated|altsyncram_rj31:fifo_ram|q_b[5]                           ; CLOCK_50     ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.447     ; 3.087      ;
; 4.355 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ihj1:auto_generated|altsyncram_rj31:fifo_ram|q_b[4]                           ; CLOCK_50     ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.447     ; 3.087      ;
; 4.355 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ihj1:auto_generated|altsyncram_rj31:fifo_ram|q_b[3]                           ; CLOCK_50     ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.447     ; 3.087      ;
; 4.355 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ihj1:auto_generated|altsyncram_rj31:fifo_ram|q_b[2]                           ; CLOCK_50     ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.447     ; 3.087      ;
; 4.355 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ihj1:auto_generated|altsyncram_rj31:fifo_ram|q_b[1]                           ; CLOCK_50     ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.447     ; 3.087      ;
; 4.355 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ihj1:auto_generated|altsyncram_rj31:fifo_ram|q_b[0]                           ; CLOCK_50     ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.447     ; 3.087      ;
; 4.362 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ihj1:auto_generated|altsyncram_rj31:fifo_ram|q_b[15]                          ; CLOCK_50     ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.447     ; 3.080      ;
; 4.362 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ihj1:auto_generated|altsyncram_rj31:fifo_ram|q_b[14]                          ; CLOCK_50     ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.447     ; 3.080      ;
; 4.362 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ihj1:auto_generated|altsyncram_rj31:fifo_ram|q_b[13]                          ; CLOCK_50     ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.447     ; 3.080      ;
; 4.362 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ihj1:auto_generated|altsyncram_rj31:fifo_ram|q_b[12]                          ; CLOCK_50     ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.447     ; 3.080      ;
; 4.362 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ihj1:auto_generated|altsyncram_rj31:fifo_ram|q_b[11]                          ; CLOCK_50     ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.447     ; 3.080      ;
; 4.362 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ihj1:auto_generated|altsyncram_rj31:fifo_ram|q_b[10]                          ; CLOCK_50     ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.447     ; 3.080      ;
; 4.362 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ihj1:auto_generated|altsyncram_rj31:fifo_ram|q_b[9]                           ; CLOCK_50     ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.447     ; 3.080      ;
; 4.362 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ihj1:auto_generated|altsyncram_rj31:fifo_ram|q_b[8]                           ; CLOCK_50     ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.447     ; 3.080      ;
; 4.362 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ihj1:auto_generated|altsyncram_rj31:fifo_ram|q_b[7]                           ; CLOCK_50     ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.447     ; 3.080      ;
; 4.362 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ihj1:auto_generated|altsyncram_rj31:fifo_ram|q_b[6]                           ; CLOCK_50     ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.447     ; 3.080      ;
; 4.362 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ihj1:auto_generated|altsyncram_rj31:fifo_ram|q_b[5]                           ; CLOCK_50     ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.447     ; 3.080      ;
; 4.362 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ihj1:auto_generated|altsyncram_rj31:fifo_ram|q_b[4]                           ; CLOCK_50     ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.447     ; 3.080      ;
; 4.362 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ihj1:auto_generated|altsyncram_rj31:fifo_ram|q_b[3]                           ; CLOCK_50     ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.447     ; 3.080      ;
; 4.362 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ihj1:auto_generated|altsyncram_rj31:fifo_ram|q_b[2]                           ; CLOCK_50     ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.447     ; 3.080      ;
; 4.362 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ihj1:auto_generated|altsyncram_rj31:fifo_ram|q_b[1]                           ; CLOCK_50     ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.447     ; 3.080      ;
; 4.362 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ihj1:auto_generated|altsyncram_rj31:fifo_ram|q_b[0]                           ; CLOCK_50     ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.447     ; 3.080      ;
; 4.429 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ihj1:auto_generated|altsyncram_rj31:fifo_ram|ram_block11a0~portb_address_reg0 ; CLOCK_50     ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.444     ; 3.115      ;
; 4.436 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ihj1:auto_generated|altsyncram_rj31:fifo_ram|ram_block11a0~portb_address_reg0 ; CLOCK_50     ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.444     ; 3.108      ;
; 4.535 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ihj1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a2                    ; CLOCK_50     ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.706     ; 2.714      ;
; 4.535 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ihj1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a1                    ; CLOCK_50     ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.706     ; 2.714      ;
; 4.535 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ihj1:auto_generated|rdptr_g[1]                                                ; CLOCK_50     ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.703     ; 2.717      ;
; 4.535 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ihj1:auto_generated|rdptr_g[4]                                                ; CLOCK_50     ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.703     ; 2.717      ;
; 4.535 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ihj1:auto_generated|alt_synch_pipe_mkd:rs_dgwp|dffpipe_ld9:dffpipe5|dffe6a[6] ; CLOCK_50     ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.706     ; 2.714      ;
; 4.535 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ihj1:auto_generated|alt_synch_pipe_mkd:rs_dgwp|dffpipe_ld9:dffpipe5|dffe6a[0] ; CLOCK_50     ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.706     ; 2.714      ;
; 4.535 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ihj1:auto_generated|alt_synch_pipe_mkd:rs_dgwp|dffpipe_ld9:dffpipe5|dffe6a[3] ; CLOCK_50     ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.706     ; 2.714      ;
; 4.535 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ihj1:auto_generated|alt_synch_pipe_mkd:rs_dgwp|dffpipe_ld9:dffpipe5|dffe6a[2] ; CLOCK_50     ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.706     ; 2.714      ;
; 4.535 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ihj1:auto_generated|alt_synch_pipe_mkd:rs_dgwp|dffpipe_ld9:dffpipe5|dffe6a[1] ; CLOCK_50     ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.706     ; 2.714      ;
; 4.535 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ihj1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[0]                             ; CLOCK_50     ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.706     ; 2.714      ;
; 4.535 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ihj1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[1]                             ; CLOCK_50     ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.706     ; 2.714      ;
; 4.535 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ihj1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[3]                             ; CLOCK_50     ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.706     ; 2.714      ;
; 4.535 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ihj1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[4]                             ; CLOCK_50     ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.706     ; 2.714      ;
; 4.536 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ihj1:auto_generated|a_graycounter_t57:rdptr_g1p|sub_parity7a[2]               ; CLOCK_50     ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.702     ; 2.717      ;
; 4.536 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ihj1:auto_generated|a_graycounter_t57:rdptr_g1p|sub_parity7a[0]               ; CLOCK_50     ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.702     ; 2.717      ;
; 4.536 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ihj1:auto_generated|a_graycounter_t57:rdptr_g1p|sub_parity7a[1]               ; CLOCK_50     ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.702     ; 2.717      ;
; 4.536 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ihj1:auto_generated|a_graycounter_t57:rdptr_g1p|parity6                       ; CLOCK_50     ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.702     ; 2.717      ;
; 4.536 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ihj1:auto_generated|rdptr_g[5]                                                ; CLOCK_50     ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.702     ; 2.717      ;
; 4.536 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ihj1:auto_generated|rdptr_g[7]                                                ; CLOCK_50     ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.702     ; 2.717      ;
; 4.536 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ihj1:auto_generated|rdptr_g[3]                                                ; CLOCK_50     ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.702     ; 2.717      ;
; 4.536 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ihj1:auto_generated|rdptr_g[8]                                                ; CLOCK_50     ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.702     ; 2.717      ;
; 4.536 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ihj1:auto_generated|rdptr_g[6]                                                ; CLOCK_50     ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.702     ; 2.717      ;
; 4.536 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ihj1:auto_generated|alt_synch_pipe_mkd:rs_dgwp|dffpipe_ld9:dffpipe5|dffe6a[4] ; CLOCK_50     ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.706     ; 2.713      ;
; 4.536 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ihj1:auto_generated|alt_synch_pipe_mkd:rs_dgwp|dffpipe_ld9:dffpipe5|dffe6a[5] ; CLOCK_50     ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.708     ; 2.711      ;
; 4.536 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ihj1:auto_generated|rdptr_g[2]                                                ; CLOCK_50     ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.702     ; 2.717      ;
; 4.536 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ihj1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[0]                             ; CLOCK_50     ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.706     ; 2.713      ;
; 4.536 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ihj1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[1]                             ; CLOCK_50     ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.706     ; 2.713      ;
; 4.536 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ihj1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[2]                             ; CLOCK_50     ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.706     ; 2.713      ;
; 4.536 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ihj1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[2]                             ; CLOCK_50     ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.706     ; 2.713      ;
; 4.536 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ihj1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[3]                             ; CLOCK_50     ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.706     ; 2.713      ;
; 4.536 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ihj1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[4]                             ; CLOCK_50     ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.706     ; 2.713      ;
; 4.536 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ihj1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[5]                             ; CLOCK_50     ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.706     ; 2.713      ;
; 4.536 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ihj1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[5]                             ; CLOCK_50     ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.706     ; 2.713      ;
; 4.536 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ihj1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[6]                             ; CLOCK_50     ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.706     ; 2.713      ;
; 4.536 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ihj1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[6]                             ; CLOCK_50     ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.706     ; 2.713      ;
; 4.536 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ihj1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[7]                             ; CLOCK_50     ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.706     ; 2.713      ;
; 4.536 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ihj1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[7]                             ; CLOCK_50     ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.706     ; 2.713      ;
; 4.542 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ihj1:auto_generated|rdptr_g[5]                                                ; CLOCK_50     ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.706     ; 2.707      ;
; 4.542 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ihj1:auto_generated|rdptr_g[6]                                                ; CLOCK_50     ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.706     ; 2.707      ;
; 4.542 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ihj1:auto_generated|alt_synch_pipe_mkd:rs_dgwp|dffpipe_ld9:dffpipe5|dffe7a[2] ; CLOCK_50     ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.706     ; 2.707      ;
; 4.542 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ihj1:auto_generated|alt_synch_pipe_mkd:rs_dgwp|dffpipe_ld9:dffpipe5|dffe7a[5] ; CLOCK_50     ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.706     ; 2.707      ;
; 4.542 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ihj1:auto_generated|alt_synch_pipe_mkd:rs_dgwp|dffpipe_ld9:dffpipe5|dffe7a[0] ; CLOCK_50     ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.706     ; 2.707      ;
; 4.542 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ihj1:auto_generated|alt_synch_pipe_mkd:rs_dgwp|dffpipe_ld9:dffpipe5|dffe7a[3] ; CLOCK_50     ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.706     ; 2.707      ;
; 4.542 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ihj1:auto_generated|alt_synch_pipe_mkd:rs_dgwp|dffpipe_ld9:dffpipe5|dffe6a[4] ; CLOCK_50     ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.706     ; 2.707      ;
; 4.542 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ihj1:auto_generated|alt_synch_pipe_mkd:rs_dgwp|dffpipe_ld9:dffpipe5|dffe7a[4] ; CLOCK_50     ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.706     ; 2.707      ;
; 4.542 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ihj1:auto_generated|alt_synch_pipe_mkd:rs_dgwp|dffpipe_ld9:dffpipe5|dffe6a[7] ; CLOCK_50     ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.706     ; 2.707      ;
; 4.542 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ihj1:auto_generated|alt_synch_pipe_mkd:rs_dgwp|dffpipe_ld9:dffpipe5|dffe7a[7] ; CLOCK_50     ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.706     ; 2.707      ;
; 4.542 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ihj1:auto_generated|alt_synch_pipe_mkd:rs_dgwp|dffpipe_ld9:dffpipe5|dffe7a[6] ; CLOCK_50     ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.706     ; 2.707      ;
; 4.542 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ihj1:auto_generated|alt_synch_pipe_mkd:rs_dgwp|dffpipe_ld9:dffpipe5|dffe7a[8] ; CLOCK_50     ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.706     ; 2.707      ;
; 4.542 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ihj1:auto_generated|alt_synch_pipe_mkd:rs_dgwp|dffpipe_ld9:dffpipe5|dffe6a[1] ; CLOCK_50     ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.706     ; 2.707      ;
; 4.542 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ihj1:auto_generated|alt_synch_pipe_mkd:rs_dgwp|dffpipe_ld9:dffpipe5|dffe7a[1] ; CLOCK_50     ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.706     ; 2.707      ;
; 4.542 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a1                     ; CLOCK_50     ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.702     ; 2.711      ;
; 4.542 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a2                     ; CLOCK_50     ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.702     ; 2.711      ;
; 4.542 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a3                     ; CLOCK_50     ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.711     ; 2.702      ;
; 4.542 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a4                     ; CLOCK_50     ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.711     ; 2.702      ;
; 4.542 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a5                     ; CLOCK_50     ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.711     ; 2.702      ;
; 4.542 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a6                     ; CLOCK_50     ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.711     ; 2.702      ;
; 4.542 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|a_graycounter_pjc:wrptr_g1p|sub_parity10a[1]               ; CLOCK_50     ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.711     ; 2.702      ;
; 4.542 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a8                     ; CLOCK_50     ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.711     ; 2.702      ;
; 4.542 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|a_graycounter_pjc:wrptr_g1p|sub_parity10a[2]               ; CLOCK_50     ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.711     ; 2.702      ;
; 4.542 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|a_graycounter_pjc:wrptr_g1p|sub_parity10a[0]               ; CLOCK_50     ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.702     ; 2.711      ;
; 4.542 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|a_graycounter_pjc:wrptr_g1p|parity9                        ; CLOCK_50     ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.702     ; 2.711      ;
; 4.542 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a0                     ; CLOCK_50     ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.702     ; 2.711      ;
; 4.542 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a7                     ; CLOCK_50     ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.711     ; 2.702      ;
; 4.542 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|wrptr_g[7]                                                 ; CLOCK_50     ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.711     ; 2.702      ;
; 4.542 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|delayed_wrptr_g[7]                                         ; CLOCK_50     ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.702     ; 2.711      ;
+-------+-----------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'CLOCK_50'                                                                                                         ;
+--------+--------------------------------+------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                      ; To Node                            ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------+------------------------------------+--------------+-------------+--------------+------------+------------+
; 14.783 ; Reset_Delay:u2|oRST_2          ; I2C_CCD_Config:u8|mI2C_CTRL_CLK    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.959     ; 4.273      ;
; 14.975 ; Reset_Delay:u2|oRST_2          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[0]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.509     ; 4.531      ;
; 14.975 ; Reset_Delay:u2|oRST_2          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[1]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.509     ; 4.531      ;
; 14.975 ; Reset_Delay:u2|oRST_2          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[2]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.509     ; 4.531      ;
; 14.975 ; Reset_Delay:u2|oRST_2          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[3]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.509     ; 4.531      ;
; 14.975 ; Reset_Delay:u2|oRST_2          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[4]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.509     ; 4.531      ;
; 14.975 ; Reset_Delay:u2|oRST_2          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[5]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.509     ; 4.531      ;
; 14.975 ; Reset_Delay:u2|oRST_2          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[6]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.509     ; 4.531      ;
; 14.975 ; Reset_Delay:u2|oRST_2          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[7]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.509     ; 4.531      ;
; 14.975 ; Reset_Delay:u2|oRST_2          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[8]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.509     ; 4.531      ;
; 14.975 ; Reset_Delay:u2|oRST_2          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[9]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.509     ; 4.531      ;
; 14.975 ; Reset_Delay:u2|oRST_2          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[10] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.509     ; 4.531      ;
; 14.975 ; Reset_Delay:u2|oRST_2          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[11] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.509     ; 4.531      ;
; 14.975 ; Reset_Delay:u2|oRST_2          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[12] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.509     ; 4.531      ;
; 14.975 ; Reset_Delay:u2|oRST_2          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[13] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.509     ; 4.531      ;
; 14.975 ; Reset_Delay:u2|oRST_2          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[14] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.509     ; 4.531      ;
; 14.975 ; Reset_Delay:u2|oRST_2          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[15] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.509     ; 4.531      ;
; 15.246 ; Reset_Delay:u2|oRST_2          ; I2C_CCD_Config:u8|combo_cnt[12]    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.964     ; 3.805      ;
; 15.246 ; Reset_Delay:u2|oRST_2          ; I2C_CCD_Config:u8|combo_cnt[13]    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.964     ; 3.805      ;
; 15.246 ; Reset_Delay:u2|oRST_2          ; I2C_CCD_Config:u8|combo_cnt[14]    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.964     ; 3.805      ;
; 15.246 ; Reset_Delay:u2|oRST_2          ; I2C_CCD_Config:u8|combo_cnt[15]    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.964     ; 3.805      ;
; 15.246 ; Reset_Delay:u2|oRST_2          ; I2C_CCD_Config:u8|combo_cnt[16]    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.964     ; 3.805      ;
; 15.246 ; Reset_Delay:u2|oRST_2          ; I2C_CCD_Config:u8|combo_cnt[17]    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.964     ; 3.805      ;
; 15.246 ; Reset_Delay:u2|oRST_2          ; I2C_CCD_Config:u8|combo_cnt[18]    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.964     ; 3.805      ;
; 15.246 ; Reset_Delay:u2|oRST_2          ; I2C_CCD_Config:u8|combo_cnt[19]    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.964     ; 3.805      ;
; 15.246 ; Reset_Delay:u2|oRST_2          ; I2C_CCD_Config:u8|combo_cnt[20]    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.964     ; 3.805      ;
; 15.246 ; Reset_Delay:u2|oRST_2          ; I2C_CCD_Config:u8|combo_cnt[21]    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.964     ; 3.805      ;
; 15.246 ; Reset_Delay:u2|oRST_2          ; I2C_CCD_Config:u8|combo_cnt[22]    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.964     ; 3.805      ;
; 15.246 ; Reset_Delay:u2|oRST_2          ; I2C_CCD_Config:u8|combo_cnt[23]    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.964     ; 3.805      ;
; 15.246 ; Reset_Delay:u2|oRST_2          ; I2C_CCD_Config:u8|combo_cnt[24]    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.964     ; 3.805      ;
; 15.271 ; I2C_CCD_Config:u8|combo_cnt[6] ; I2C_CCD_Config:u8|mI2C_CTRL_CLK    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.838     ; 3.906      ;
; 15.416 ; I2C_CCD_Config:u8|combo_cnt[2] ; I2C_CCD_Config:u8|mI2C_CTRL_CLK    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.838     ; 3.761      ;
; 15.417 ; I2C_CCD_Config:u8|combo_cnt[4] ; I2C_CCD_Config:u8|mI2C_CTRL_CLK    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.838     ; 3.760      ;
; 15.426 ; I2C_CCD_Config:u8|combo_cnt[3] ; I2C_CCD_Config:u8|mI2C_CTRL_CLK    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.838     ; 3.751      ;
; 15.482 ; I2C_CCD_Config:u8|combo_cnt[6] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[0]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.380     ; 4.153      ;
; 15.482 ; I2C_CCD_Config:u8|combo_cnt[6] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[1]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.380     ; 4.153      ;
; 15.482 ; I2C_CCD_Config:u8|combo_cnt[6] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[2]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.380     ; 4.153      ;
; 15.482 ; I2C_CCD_Config:u8|combo_cnt[6] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[3]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.380     ; 4.153      ;
; 15.482 ; I2C_CCD_Config:u8|combo_cnt[6] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[4]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.380     ; 4.153      ;
; 15.482 ; I2C_CCD_Config:u8|combo_cnt[6] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[5]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.380     ; 4.153      ;
; 15.482 ; I2C_CCD_Config:u8|combo_cnt[6] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[6]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.380     ; 4.153      ;
; 15.482 ; I2C_CCD_Config:u8|combo_cnt[6] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[7]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.380     ; 4.153      ;
; 15.482 ; I2C_CCD_Config:u8|combo_cnt[6] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[8]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.380     ; 4.153      ;
; 15.482 ; I2C_CCD_Config:u8|combo_cnt[6] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[9]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.380     ; 4.153      ;
; 15.482 ; I2C_CCD_Config:u8|combo_cnt[6] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[10] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.380     ; 4.153      ;
; 15.482 ; I2C_CCD_Config:u8|combo_cnt[6] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[11] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.380     ; 4.153      ;
; 15.482 ; I2C_CCD_Config:u8|combo_cnt[6] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[12] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.380     ; 4.153      ;
; 15.482 ; I2C_CCD_Config:u8|combo_cnt[6] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[13] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.380     ; 4.153      ;
; 15.482 ; I2C_CCD_Config:u8|combo_cnt[6] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[14] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.380     ; 4.153      ;
; 15.482 ; I2C_CCD_Config:u8|combo_cnt[6] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[15] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.380     ; 4.153      ;
; 15.511 ; I2C_CCD_Config:u8|combo_cnt[7] ; I2C_CCD_Config:u8|mI2C_CTRL_CLK    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.838     ; 3.666      ;
; 15.522 ; I2C_CCD_Config:u8|combo_cnt[0] ; I2C_CCD_Config:u8|mI2C_CTRL_CLK    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.838     ; 3.655      ;
; 15.627 ; I2C_CCD_Config:u8|combo_cnt[2] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[0]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.380     ; 4.008      ;
; 15.627 ; I2C_CCD_Config:u8|combo_cnt[2] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[1]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.380     ; 4.008      ;
; 15.627 ; I2C_CCD_Config:u8|combo_cnt[2] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[2]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.380     ; 4.008      ;
; 15.627 ; I2C_CCD_Config:u8|combo_cnt[2] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[3]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.380     ; 4.008      ;
; 15.627 ; I2C_CCD_Config:u8|combo_cnt[2] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[4]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.380     ; 4.008      ;
; 15.627 ; I2C_CCD_Config:u8|combo_cnt[2] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[5]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.380     ; 4.008      ;
; 15.627 ; I2C_CCD_Config:u8|combo_cnt[2] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[6]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.380     ; 4.008      ;
; 15.627 ; I2C_CCD_Config:u8|combo_cnt[2] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[7]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.380     ; 4.008      ;
; 15.627 ; I2C_CCD_Config:u8|combo_cnt[2] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[8]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.380     ; 4.008      ;
; 15.627 ; I2C_CCD_Config:u8|combo_cnt[2] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[9]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.380     ; 4.008      ;
; 15.627 ; I2C_CCD_Config:u8|combo_cnt[2] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[10] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.380     ; 4.008      ;
; 15.627 ; I2C_CCD_Config:u8|combo_cnt[2] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[11] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.380     ; 4.008      ;
; 15.627 ; I2C_CCD_Config:u8|combo_cnt[2] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[12] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.380     ; 4.008      ;
; 15.627 ; I2C_CCD_Config:u8|combo_cnt[2] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[13] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.380     ; 4.008      ;
; 15.627 ; I2C_CCD_Config:u8|combo_cnt[2] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[14] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.380     ; 4.008      ;
; 15.627 ; I2C_CCD_Config:u8|combo_cnt[2] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[15] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.380     ; 4.008      ;
; 15.628 ; I2C_CCD_Config:u8|combo_cnt[4] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[0]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.380     ; 4.007      ;
; 15.628 ; I2C_CCD_Config:u8|combo_cnt[4] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[1]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.380     ; 4.007      ;
; 15.628 ; I2C_CCD_Config:u8|combo_cnt[4] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[2]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.380     ; 4.007      ;
; 15.628 ; I2C_CCD_Config:u8|combo_cnt[4] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[3]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.380     ; 4.007      ;
; 15.628 ; I2C_CCD_Config:u8|combo_cnt[4] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[4]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.380     ; 4.007      ;
; 15.628 ; I2C_CCD_Config:u8|combo_cnt[4] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[5]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.380     ; 4.007      ;
; 15.628 ; I2C_CCD_Config:u8|combo_cnt[4] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[6]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.380     ; 4.007      ;
; 15.628 ; I2C_CCD_Config:u8|combo_cnt[4] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[7]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.380     ; 4.007      ;
; 15.628 ; I2C_CCD_Config:u8|combo_cnt[4] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[8]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.380     ; 4.007      ;
; 15.628 ; I2C_CCD_Config:u8|combo_cnt[4] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[9]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.380     ; 4.007      ;
; 15.628 ; I2C_CCD_Config:u8|combo_cnt[4] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[10] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.380     ; 4.007      ;
; 15.628 ; I2C_CCD_Config:u8|combo_cnt[4] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[11] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.380     ; 4.007      ;
; 15.628 ; I2C_CCD_Config:u8|combo_cnt[4] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[12] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.380     ; 4.007      ;
; 15.628 ; I2C_CCD_Config:u8|combo_cnt[4] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[13] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.380     ; 4.007      ;
; 15.628 ; I2C_CCD_Config:u8|combo_cnt[4] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[14] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.380     ; 4.007      ;
; 15.628 ; I2C_CCD_Config:u8|combo_cnt[4] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[15] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.380     ; 4.007      ;
; 15.637 ; I2C_CCD_Config:u8|combo_cnt[3] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[0]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.380     ; 3.998      ;
; 15.637 ; I2C_CCD_Config:u8|combo_cnt[3] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[1]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.380     ; 3.998      ;
; 15.637 ; I2C_CCD_Config:u8|combo_cnt[3] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[2]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.380     ; 3.998      ;
; 15.637 ; I2C_CCD_Config:u8|combo_cnt[3] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[3]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.380     ; 3.998      ;
; 15.637 ; I2C_CCD_Config:u8|combo_cnt[3] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[4]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.380     ; 3.998      ;
; 15.637 ; I2C_CCD_Config:u8|combo_cnt[3] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[5]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.380     ; 3.998      ;
; 15.637 ; I2C_CCD_Config:u8|combo_cnt[3] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[6]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.380     ; 3.998      ;
; 15.637 ; I2C_CCD_Config:u8|combo_cnt[3] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[7]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.380     ; 3.998      ;
; 15.637 ; I2C_CCD_Config:u8|combo_cnt[3] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[8]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.380     ; 3.998      ;
; 15.637 ; I2C_CCD_Config:u8|combo_cnt[3] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[9]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.380     ; 3.998      ;
; 15.637 ; I2C_CCD_Config:u8|combo_cnt[3] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[10] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.380     ; 3.998      ;
; 15.637 ; I2C_CCD_Config:u8|combo_cnt[3] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[11] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.380     ; 3.998      ;
; 15.637 ; I2C_CCD_Config:u8|combo_cnt[3] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[12] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.380     ; 3.998      ;
; 15.637 ; I2C_CCD_Config:u8|combo_cnt[3] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[13] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.380     ; 3.998      ;
; 15.637 ; I2C_CCD_Config:u8|combo_cnt[3] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[14] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.380     ; 3.998      ;
; 15.637 ; I2C_CCD_Config:u8|combo_cnt[3] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[15] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.380     ; 3.998      ;
+--------+--------------------------------+------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'CLOCK_50'                                                                                                                         ;
+-------+------------------------------------------+------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                ; To Node                                  ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------+------------------------------------------+--------------+-------------+--------------+------------+------------+
; 2.249 ; I2C_CCD_Config:u8|combo_cnt[24]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[0]        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.533      ; 2.939      ;
; 2.249 ; I2C_CCD_Config:u8|combo_cnt[24]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[1]        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.533      ; 2.939      ;
; 2.249 ; I2C_CCD_Config:u8|combo_cnt[24]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[2]        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.533      ; 2.939      ;
; 2.249 ; I2C_CCD_Config:u8|combo_cnt[24]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[3]        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.533      ; 2.939      ;
; 2.249 ; I2C_CCD_Config:u8|combo_cnt[24]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[4]        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.533      ; 2.939      ;
; 2.249 ; I2C_CCD_Config:u8|combo_cnt[24]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[5]        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.533      ; 2.939      ;
; 2.249 ; I2C_CCD_Config:u8|combo_cnt[24]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[6]        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.533      ; 2.939      ;
; 2.249 ; I2C_CCD_Config:u8|combo_cnt[24]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[7]        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.533      ; 2.939      ;
; 2.249 ; I2C_CCD_Config:u8|combo_cnt[24]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[8]        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.533      ; 2.939      ;
; 2.249 ; I2C_CCD_Config:u8|combo_cnt[24]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[9]        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.533      ; 2.939      ;
; 2.249 ; I2C_CCD_Config:u8|combo_cnt[24]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[10]       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.533      ; 2.939      ;
; 2.249 ; I2C_CCD_Config:u8|combo_cnt[24]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[11]       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.533      ; 2.939      ;
; 2.249 ; I2C_CCD_Config:u8|combo_cnt[24]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[12]       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.533      ; 2.939      ;
; 2.249 ; I2C_CCD_Config:u8|combo_cnt[24]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[13]       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.533      ; 2.939      ;
; 2.249 ; I2C_CCD_Config:u8|combo_cnt[24]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[14]       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.533      ; 2.939      ;
; 2.249 ; I2C_CCD_Config:u8|combo_cnt[24]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[15]       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.533      ; 2.939      ;
; 2.340 ; I2C_CCD_Config:u8|combo_cnt[21]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[0]        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.533      ; 3.030      ;
; 2.340 ; I2C_CCD_Config:u8|combo_cnt[21]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[1]        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.533      ; 3.030      ;
; 2.340 ; I2C_CCD_Config:u8|combo_cnt[21]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[2]        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.533      ; 3.030      ;
; 2.340 ; I2C_CCD_Config:u8|combo_cnt[21]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[3]        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.533      ; 3.030      ;
; 2.340 ; I2C_CCD_Config:u8|combo_cnt[21]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[4]        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.533      ; 3.030      ;
; 2.340 ; I2C_CCD_Config:u8|combo_cnt[21]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[5]        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.533      ; 3.030      ;
; 2.340 ; I2C_CCD_Config:u8|combo_cnt[21]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[6]        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.533      ; 3.030      ;
; 2.340 ; I2C_CCD_Config:u8|combo_cnt[21]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[7]        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.533      ; 3.030      ;
; 2.340 ; I2C_CCD_Config:u8|combo_cnt[21]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[8]        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.533      ; 3.030      ;
; 2.340 ; I2C_CCD_Config:u8|combo_cnt[21]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[9]        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.533      ; 3.030      ;
; 2.340 ; I2C_CCD_Config:u8|combo_cnt[21]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[10]       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.533      ; 3.030      ;
; 2.340 ; I2C_CCD_Config:u8|combo_cnt[21]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[11]       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.533      ; 3.030      ;
; 2.340 ; I2C_CCD_Config:u8|combo_cnt[21]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[12]       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.533      ; 3.030      ;
; 2.340 ; I2C_CCD_Config:u8|combo_cnt[21]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[13]       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.533      ; 3.030      ;
; 2.340 ; I2C_CCD_Config:u8|combo_cnt[21]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[14]       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.533      ; 3.030      ;
; 2.340 ; I2C_CCD_Config:u8|combo_cnt[21]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[15]       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.533      ; 3.030      ;
; 2.368 ; I2C_CCD_Config:u8|combo_cnt[17]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[0]        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.533      ; 3.058      ;
; 2.368 ; I2C_CCD_Config:u8|combo_cnt[17]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[1]        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.533      ; 3.058      ;
; 2.368 ; I2C_CCD_Config:u8|combo_cnt[17]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[2]        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.533      ; 3.058      ;
; 2.368 ; I2C_CCD_Config:u8|combo_cnt[17]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[3]        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.533      ; 3.058      ;
; 2.368 ; I2C_CCD_Config:u8|combo_cnt[17]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[4]        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.533      ; 3.058      ;
; 2.368 ; I2C_CCD_Config:u8|combo_cnt[17]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[5]        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.533      ; 3.058      ;
; 2.368 ; I2C_CCD_Config:u8|combo_cnt[17]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[6]        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.533      ; 3.058      ;
; 2.368 ; I2C_CCD_Config:u8|combo_cnt[17]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[7]        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.533      ; 3.058      ;
; 2.368 ; I2C_CCD_Config:u8|combo_cnt[17]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[8]        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.533      ; 3.058      ;
; 2.368 ; I2C_CCD_Config:u8|combo_cnt[17]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[9]        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.533      ; 3.058      ;
; 2.368 ; I2C_CCD_Config:u8|combo_cnt[17]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[10]       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.533      ; 3.058      ;
; 2.368 ; I2C_CCD_Config:u8|combo_cnt[17]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[11]       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.533      ; 3.058      ;
; 2.368 ; I2C_CCD_Config:u8|combo_cnt[17]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[12]       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.533      ; 3.058      ;
; 2.368 ; I2C_CCD_Config:u8|combo_cnt[17]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[13]       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.533      ; 3.058      ;
; 2.368 ; I2C_CCD_Config:u8|combo_cnt[17]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[14]       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.533      ; 3.058      ;
; 2.368 ; I2C_CCD_Config:u8|combo_cnt[17]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[15]       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.533      ; 3.058      ;
; 2.442 ; I2C_CCD_Config:u8|combo_cnt[23]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[0]        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.533      ; 3.132      ;
; 2.442 ; I2C_CCD_Config:u8|combo_cnt[23]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[1]        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.533      ; 3.132      ;
; 2.442 ; I2C_CCD_Config:u8|combo_cnt[23]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[2]        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.533      ; 3.132      ;
; 2.442 ; I2C_CCD_Config:u8|combo_cnt[23]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[3]        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.533      ; 3.132      ;
; 2.442 ; I2C_CCD_Config:u8|combo_cnt[23]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[4]        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.533      ; 3.132      ;
; 2.442 ; I2C_CCD_Config:u8|combo_cnt[23]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[5]        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.533      ; 3.132      ;
; 2.442 ; I2C_CCD_Config:u8|combo_cnt[23]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[6]        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.533      ; 3.132      ;
; 2.442 ; I2C_CCD_Config:u8|combo_cnt[23]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[7]        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.533      ; 3.132      ;
; 2.442 ; I2C_CCD_Config:u8|combo_cnt[23]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[8]        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.533      ; 3.132      ;
; 2.442 ; I2C_CCD_Config:u8|combo_cnt[23]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[9]        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.533      ; 3.132      ;
; 2.442 ; I2C_CCD_Config:u8|combo_cnt[23]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[10]       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.533      ; 3.132      ;
; 2.442 ; I2C_CCD_Config:u8|combo_cnt[23]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[11]       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.533      ; 3.132      ;
; 2.442 ; I2C_CCD_Config:u8|combo_cnt[23]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[12]       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.533      ; 3.132      ;
; 2.442 ; I2C_CCD_Config:u8|combo_cnt[23]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[13]       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.533      ; 3.132      ;
; 2.442 ; I2C_CCD_Config:u8|combo_cnt[23]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[14]       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.533      ; 3.132      ;
; 2.442 ; I2C_CCD_Config:u8|combo_cnt[23]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[15]       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.533      ; 3.132      ;
; 2.470 ; Reset_Delay:u2|oRST_2                    ; I2C_CCD_Config:u8|iexposure_adj_delay[0] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.436      ; 3.063      ;
; 2.470 ; Reset_Delay:u2|oRST_2                    ; I2C_CCD_Config:u8|iexposure_adj_delay[1] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.436      ; 3.063      ;
; 2.470 ; Reset_Delay:u2|oRST_2                    ; I2C_CCD_Config:u8|iexposure_adj_delay[2] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.436      ; 3.063      ;
; 2.470 ; Reset_Delay:u2|oRST_2                    ; I2C_CCD_Config:u8|iexposure_adj_delay[3] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.436      ; 3.063      ;
; 2.472 ; I2C_CCD_Config:u8|combo_cnt[16]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[0]        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.533      ; 3.162      ;
; 2.472 ; I2C_CCD_Config:u8|combo_cnt[16]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[1]        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.533      ; 3.162      ;
; 2.472 ; I2C_CCD_Config:u8|combo_cnt[16]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[2]        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.533      ; 3.162      ;
; 2.472 ; I2C_CCD_Config:u8|combo_cnt[16]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[3]        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.533      ; 3.162      ;
; 2.472 ; I2C_CCD_Config:u8|combo_cnt[16]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[4]        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.533      ; 3.162      ;
; 2.472 ; I2C_CCD_Config:u8|combo_cnt[16]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[5]        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.533      ; 3.162      ;
; 2.472 ; I2C_CCD_Config:u8|combo_cnt[16]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[6]        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.533      ; 3.162      ;
; 2.472 ; I2C_CCD_Config:u8|combo_cnt[16]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[7]        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.533      ; 3.162      ;
; 2.472 ; I2C_CCD_Config:u8|combo_cnt[16]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[8]        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.533      ; 3.162      ;
; 2.472 ; I2C_CCD_Config:u8|combo_cnt[16]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[9]        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.533      ; 3.162      ;
; 2.472 ; I2C_CCD_Config:u8|combo_cnt[16]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[10]       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.533      ; 3.162      ;
; 2.472 ; I2C_CCD_Config:u8|combo_cnt[16]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[11]       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.533      ; 3.162      ;
; 2.472 ; I2C_CCD_Config:u8|combo_cnt[16]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[12]       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.533      ; 3.162      ;
; 2.472 ; I2C_CCD_Config:u8|combo_cnt[16]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[13]       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.533      ; 3.162      ;
; 2.472 ; I2C_CCD_Config:u8|combo_cnt[16]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[14]       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.533      ; 3.162      ;
; 2.472 ; I2C_CCD_Config:u8|combo_cnt[16]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[15]       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.533      ; 3.162      ;
; 2.478 ; I2C_CCD_Config:u8|combo_cnt[24]          ; I2C_CCD_Config:u8|mI2C_CTRL_CLK          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.065      ; 2.700      ;
; 2.533 ; I2C_CCD_Config:u8|iexposure_adj_delay[2] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[0]        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.670     ; 2.020      ;
; 2.533 ; I2C_CCD_Config:u8|iexposure_adj_delay[2] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[1]        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.670     ; 2.020      ;
; 2.533 ; I2C_CCD_Config:u8|iexposure_adj_delay[2] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[2]        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.670     ; 2.020      ;
; 2.533 ; I2C_CCD_Config:u8|iexposure_adj_delay[2] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[3]        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.670     ; 2.020      ;
; 2.533 ; I2C_CCD_Config:u8|iexposure_adj_delay[2] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[4]        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.670     ; 2.020      ;
; 2.533 ; I2C_CCD_Config:u8|iexposure_adj_delay[2] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[5]        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.670     ; 2.020      ;
; 2.533 ; I2C_CCD_Config:u8|iexposure_adj_delay[2] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[6]        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.670     ; 2.020      ;
; 2.533 ; I2C_CCD_Config:u8|iexposure_adj_delay[2] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[7]        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.670     ; 2.020      ;
; 2.533 ; I2C_CCD_Config:u8|iexposure_adj_delay[2] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[8]        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.670     ; 2.020      ;
; 2.533 ; I2C_CCD_Config:u8|iexposure_adj_delay[2] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[9]        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.670     ; 2.020      ;
; 2.533 ; I2C_CCD_Config:u8|iexposure_adj_delay[2] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[10]       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.670     ; 2.020      ;
; 2.533 ; I2C_CCD_Config:u8|iexposure_adj_delay[2] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[11]       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.670     ; 2.020      ;
; 2.533 ; I2C_CCD_Config:u8|iexposure_adj_delay[2] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[12]       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.670     ; 2.020      ;
; 2.533 ; I2C_CCD_Config:u8|iexposure_adj_delay[2] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[13]       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.670     ; 2.020      ;
; 2.533 ; I2C_CCD_Config:u8|iexposure_adj_delay[2] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[14]       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.670     ; 2.020      ;
+-------+------------------------------------------+------------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'u6|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                              ;
+-------+-----------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+------------------------------------------------+--------------+------------+------------+
; Slack ; From Node             ; To Node                                                                                                                                                                             ; Launch Clock ; Latch Clock                                    ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+------------------------------------------------+--------------+------------+------------+
; 4.099 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ihj1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a0                    ; CLOCK_50     ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.797     ; 2.549      ;
; 4.099 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ihj1:auto_generated|rdptr_g[8]                                                ; CLOCK_50     ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.797     ; 2.549      ;
; 4.099 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ihj1:auto_generated|rdptr_g[0]                                                ; CLOCK_50     ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.797     ; 2.549      ;
; 4.110 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|alt_synch_pipe_pkd:ws_dgrp|dffpipe_od9:dffpipe8|dffe9a[4]  ; CLOCK_50     ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.818     ; 2.539      ;
; 4.110 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|alt_synch_pipe_pkd:ws_dgrp|dffpipe_od9:dffpipe8|dffe9a[0]  ; CLOCK_50     ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.818     ; 2.539      ;
; 4.110 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|alt_synch_pipe_pkd:ws_dgrp|dffpipe_od9:dffpipe8|dffe10a[0] ; CLOCK_50     ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.818     ; 2.539      ;
; 4.128 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ihj1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a2                    ; CLOCK_50     ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.826     ; 2.549      ;
; 4.128 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ihj1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a1                    ; CLOCK_50     ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.826     ; 2.549      ;
; 4.128 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ihj1:auto_generated|alt_synch_pipe_mkd:rs_dgwp|dffpipe_ld9:dffpipe5|dffe6a[0] ; CLOCK_50     ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.826     ; 2.549      ;
; 4.128 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ihj1:auto_generated|alt_synch_pipe_mkd:rs_dgwp|dffpipe_ld9:dffpipe5|dffe6a[3] ; CLOCK_50     ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.826     ; 2.549      ;
; 4.128 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ihj1:auto_generated|alt_synch_pipe_mkd:rs_dgwp|dffpipe_ld9:dffpipe5|dffe6a[8] ; CLOCK_50     ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.826     ; 2.549      ;
; 4.135 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|alt_synch_pipe_pkd:ws_dgrp|dffpipe_od9:dffpipe8|dffe9a[7]  ; CLOCK_50     ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.832     ; 2.550      ;
; 4.138 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ihj1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a3                    ; CLOCK_50     ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.839     ; 2.546      ;
; 4.138 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ihj1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a5                    ; CLOCK_50     ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.839     ; 2.546      ;
; 4.138 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ihj1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a6                    ; CLOCK_50     ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.839     ; 2.546      ;
; 4.138 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ihj1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a8                    ; CLOCK_50     ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.839     ; 2.546      ;
; 4.138 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ihj1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a7                    ; CLOCK_50     ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.839     ; 2.546      ;
; 4.138 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ihj1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a4                    ; CLOCK_50     ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.839     ; 2.546      ;
; 4.138 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ihj1:auto_generated|alt_synch_pipe_mkd:rs_dgwp|dffpipe_ld9:dffpipe5|dffe6a[6] ; CLOCK_50     ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.839     ; 2.546      ;
; 4.142 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ihj1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a5                    ; CLOCK_50     ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.832     ; 2.557      ;
; 4.142 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ihj1:auto_generated|alt_synch_pipe_mkd:rs_dgwp|dffpipe_ld9:dffpipe5|dffe7a[6] ; CLOCK_50     ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.832     ; 2.557      ;
; 4.142 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ihj1:auto_generated|alt_synch_pipe_mkd:rs_dgwp|dffpipe_ld9:dffpipe5|dffe6a[8] ; CLOCK_50     ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.832     ; 2.557      ;
; 4.142 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ihj1:auto_generated|alt_synch_pipe_mkd:rs_dgwp|dffpipe_ld9:dffpipe5|dffe7a[8] ; CLOCK_50     ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.832     ; 2.557      ;
; 4.142 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ihj1:auto_generated|alt_synch_pipe_mkd:rs_dgwp|dffpipe_ld9:dffpipe5|dffe7a[4] ; CLOCK_50     ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.832     ; 2.557      ;
; 4.142 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ihj1:auto_generated|alt_synch_pipe_mkd:rs_dgwp|dffpipe_ld9:dffpipe5|dffe6a[7] ; CLOCK_50     ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.832     ; 2.557      ;
; 4.142 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ihj1:auto_generated|alt_synch_pipe_mkd:rs_dgwp|dffpipe_ld9:dffpipe5|dffe7a[7] ; CLOCK_50     ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.832     ; 2.557      ;
; 4.142 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ihj1:auto_generated|alt_synch_pipe_mkd:rs_dgwp|dffpipe_ld9:dffpipe5|dffe7a[0] ; CLOCK_50     ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.832     ; 2.557      ;
; 4.142 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ihj1:auto_generated|alt_synch_pipe_mkd:rs_dgwp|dffpipe_ld9:dffpipe5|dffe7a[3] ; CLOCK_50     ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.832     ; 2.557      ;
; 4.142 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ihj1:auto_generated|alt_synch_pipe_mkd:rs_dgwp|dffpipe_ld9:dffpipe5|dffe7a[2] ; CLOCK_50     ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.832     ; 2.557      ;
; 4.142 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ihj1:auto_generated|alt_synch_pipe_mkd:rs_dgwp|dffpipe_ld9:dffpipe5|dffe7a[5] ; CLOCK_50     ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.832     ; 2.557      ;
; 4.142 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ihj1:auto_generated|alt_synch_pipe_mkd:rs_dgwp|dffpipe_ld9:dffpipe5|dffe7a[1] ; CLOCK_50     ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.832     ; 2.557      ;
; 4.145 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ihj1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a4                    ; CLOCK_50     ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.835     ; 2.557      ;
; 4.145 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ihj1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a6                    ; CLOCK_50     ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.835     ; 2.557      ;
; 4.145 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ihj1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a8                    ; CLOCK_50     ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.835     ; 2.557      ;
; 4.145 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ihj1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a7                    ; CLOCK_50     ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.835     ; 2.557      ;
; 4.145 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ihj1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a3                    ; CLOCK_50     ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.835     ; 2.557      ;
; 4.146 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ihj1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a0                    ; CLOCK_50     ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.839     ; 2.554      ;
; 4.146 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ihj1:auto_generated|rdptr_g[0]                                                ; CLOCK_50     ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.839     ; 2.554      ;
; 4.501 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ihj1:auto_generated|a_graycounter_t57:rdptr_g1p|sub_parity7a[2]               ; CLOCK_50     ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.202     ; 2.546      ;
; 4.501 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ihj1:auto_generated|a_graycounter_t57:rdptr_g1p|sub_parity7a[1]               ; CLOCK_50     ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.202     ; 2.546      ;
; 4.501 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ihj1:auto_generated|a_graycounter_t57:rdptr_g1p|sub_parity7a[0]               ; CLOCK_50     ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.202     ; 2.546      ;
; 4.501 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ihj1:auto_generated|a_graycounter_t57:rdptr_g1p|parity6                       ; CLOCK_50     ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.202     ; 2.546      ;
; 4.501 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ihj1:auto_generated|rdptr_g[4]                                                ; CLOCK_50     ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.202     ; 2.546      ;
; 4.501 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ihj1:auto_generated|rdptr_g[7]                                                ; CLOCK_50     ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.202     ; 2.546      ;
; 4.501 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ihj1:auto_generated|rdptr_g[2]                                                ; CLOCK_50     ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.202     ; 2.546      ;
; 4.501 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ihj1:auto_generated|rdptr_g[3]                                                ; CLOCK_50     ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.202     ; 2.546      ;
; 4.501 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ihj1:auto_generated|rdptr_g[1]                                                ; CLOCK_50     ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.202     ; 2.546      ;
; 4.501 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ihj1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[0]                             ; CLOCK_50     ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.198     ; 2.550      ;
; 4.501 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ihj1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[0]                             ; CLOCK_50     ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.198     ; 2.550      ;
; 4.501 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ihj1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[1]                             ; CLOCK_50     ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.198     ; 2.550      ;
; 4.501 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ihj1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[1]                             ; CLOCK_50     ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.198     ; 2.550      ;
; 4.501 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ihj1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[2]                             ; CLOCK_50     ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.198     ; 2.550      ;
; 4.501 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ihj1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[2]                             ; CLOCK_50     ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.198     ; 2.550      ;
; 4.501 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ihj1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[3]                             ; CLOCK_50     ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.198     ; 2.550      ;
; 4.501 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ihj1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[3]                             ; CLOCK_50     ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.198     ; 2.550      ;
; 4.501 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ihj1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[4]                             ; CLOCK_50     ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.198     ; 2.550      ;
; 4.501 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ihj1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[4]                             ; CLOCK_50     ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.198     ; 2.550      ;
; 4.501 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ihj1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[5]                             ; CLOCK_50     ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.198     ; 2.550      ;
; 4.501 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ihj1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[5]                             ; CLOCK_50     ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.198     ; 2.550      ;
; 4.501 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ihj1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[6]                             ; CLOCK_50     ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.198     ; 2.550      ;
; 4.501 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ihj1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[6]                             ; CLOCK_50     ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.198     ; 2.550      ;
; 4.501 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ihj1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[7]                             ; CLOCK_50     ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.198     ; 2.550      ;
; 4.501 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ihj1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[7]                             ; CLOCK_50     ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.198     ; 2.550      ;
; 4.501 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|a_graycounter_pjc:wrptr_g1p|parity9                        ; CLOCK_50     ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.197     ; 2.551      ;
; 4.501 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|delayed_wrptr_g[7]                                         ; CLOCK_50     ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.198     ; 2.550      ;
; 4.501 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|wrptr_g[4]                                                 ; CLOCK_50     ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.197     ; 2.551      ;
; 4.501 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|delayed_wrptr_g[4]                                         ; CLOCK_50     ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.198     ; 2.550      ;
; 4.501 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|delayed_wrptr_g[0]                                         ; CLOCK_50     ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.198     ; 2.550      ;
; 4.501 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|delayed_wrptr_g[3]                                         ; CLOCK_50     ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.198     ; 2.550      ;
; 4.501 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|alt_synch_pipe_pkd:ws_dgrp|dffpipe_od9:dffpipe8|dffe10a[1] ; CLOCK_50     ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.197     ; 2.551      ;
; 4.501 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|alt_synch_pipe_pkd:ws_dgrp|dffpipe_od9:dffpipe8|dffe9a[8]  ; CLOCK_50     ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.197     ; 2.551      ;
; 4.501 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|alt_synch_pipe_pkd:ws_dgrp|dffpipe_od9:dffpipe8|dffe10a[8] ; CLOCK_50     ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.197     ; 2.551      ;
; 4.501 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|alt_synch_pipe_pkd:ws_dgrp|dffpipe_od9:dffpipe8|dffe9a[6]  ; CLOCK_50     ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.197     ; 2.551      ;
; 4.501 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|alt_synch_pipe_pkd:ws_dgrp|dffpipe_od9:dffpipe8|dffe10a[6] ; CLOCK_50     ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.197     ; 2.551      ;
; 4.501 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|alt_synch_pipe_pkd:ws_dgrp|dffpipe_od9:dffpipe8|dffe10a[2] ; CLOCK_50     ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.197     ; 2.551      ;
; 4.501 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|alt_synch_pipe_pkd:ws_dgrp|dffpipe_od9:dffpipe8|dffe9a[5]  ; CLOCK_50     ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.197     ; 2.551      ;
; 4.501 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|alt_synch_pipe_pkd:ws_dgrp|dffpipe_od9:dffpipe8|dffe10a[5] ; CLOCK_50     ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.197     ; 2.551      ;
; 4.501 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|alt_synch_pipe_pkd:ws_dgrp|dffpipe_od9:dffpipe8|dffe9a[4]  ; CLOCK_50     ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.197     ; 2.551      ;
; 4.501 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|alt_synch_pipe_pkd:ws_dgrp|dffpipe_od9:dffpipe8|dffe10a[4] ; CLOCK_50     ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.197     ; 2.551      ;
; 4.501 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|alt_synch_pipe_pkd:ws_dgrp|dffpipe_od9:dffpipe8|dffe10a[7] ; CLOCK_50     ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.198     ; 2.550      ;
; 4.501 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|alt_synch_pipe_pkd:ws_dgrp|dffpipe_od9:dffpipe8|dffe10a[0] ; CLOCK_50     ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.197     ; 2.551      ;
; 4.501 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|alt_synch_pipe_pkd:ws_dgrp|dffpipe_od9:dffpipe8|dffe9a[3]  ; CLOCK_50     ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.198     ; 2.550      ;
; 4.501 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|alt_synch_pipe_pkd:ws_dgrp|dffpipe_od9:dffpipe8|dffe10a[3] ; CLOCK_50     ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.197     ; 2.551      ;
; 4.501 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|dffpipe_gd9:ws_brp|dffe12a[0]                              ; CLOCK_50     ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.198     ; 2.550      ;
; 4.501 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|dffpipe_gd9:ws_bwp|dffe12a[1]                              ; CLOCK_50     ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.198     ; 2.550      ;
; 4.501 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|dffpipe_gd9:ws_brp|dffe12a[1]                              ; CLOCK_50     ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.198     ; 2.550      ;
; 4.501 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|dffpipe_gd9:ws_bwp|dffe12a[2]                              ; CLOCK_50     ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.198     ; 2.550      ;
; 4.501 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|dffpipe_gd9:ws_brp|dffe12a[2]                              ; CLOCK_50     ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.198     ; 2.550      ;
; 4.501 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|dffpipe_gd9:ws_bwp|dffe12a[3]                              ; CLOCK_50     ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.198     ; 2.550      ;
; 4.501 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|dffpipe_gd9:ws_brp|dffe12a[3]                              ; CLOCK_50     ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.198     ; 2.550      ;
; 4.501 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|dffpipe_gd9:ws_brp|dffe12a[4]                              ; CLOCK_50     ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.198     ; 2.550      ;
; 4.501 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|dffpipe_gd9:ws_brp|dffe12a[5]                              ; CLOCK_50     ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.198     ; 2.550      ;
; 4.501 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|dffpipe_gd9:ws_bwp|dffe12a[5]                              ; CLOCK_50     ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.198     ; 2.550      ;
; 4.501 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|dffpipe_gd9:ws_brp|dffe12a[6]                              ; CLOCK_50     ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.198     ; 2.550      ;
; 4.501 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|dffpipe_gd9:ws_brp|dffe12a[7]                              ; CLOCK_50     ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.198     ; 2.550      ;
; 4.501 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|dffpipe_gd9:ws_bwp|dffe12a[7]                              ; CLOCK_50     ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.198     ; 2.550      ;
; 4.501 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|delayed_wrptr_g[5]                                         ; CLOCK_50     ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.210     ; 2.538      ;
; 4.501 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|delayed_wrptr_g[2]                                         ; CLOCK_50     ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.210     ; 2.538      ;
; 4.501 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|alt_synch_pipe_pkd:ws_dgrp|dffpipe_od9:dffpipe8|dffe9a[5]  ; CLOCK_50     ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.210     ; 2.538      ;
; 4.501 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|alt_synch_pipe_pkd:ws_dgrp|dffpipe_od9:dffpipe8|dffe10a[5] ; CLOCK_50     ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.210     ; 2.538      ;
+-------+-----------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'u6|altpll_component|auto_generated|pll1|clk[4]'                                                                                                                                                                                                                                             ;
+-------+-----------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+------------------------------------------------+--------------+------------+------------+
; Slack ; From Node             ; To Node                                                                                                                                                                            ; Launch Clock ; Latch Clock                                    ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+------------------------------------------------+--------------+------------+------------+
; 4.109 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[2]                  ; CLOCK_50     ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.806     ; 2.550      ;
; 4.109 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[3]                  ; CLOCK_50     ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.806     ; 2.550      ;
; 4.109 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[4]                  ; CLOCK_50     ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.806     ; 2.550      ;
; 4.109 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[5]                  ; CLOCK_50     ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.806     ; 2.550      ;
; 4.109 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[6]                  ; CLOCK_50     ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.806     ; 2.550      ;
; 4.109 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[8]                  ; CLOCK_50     ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.806     ; 2.550      ;
; 4.109 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[7]                  ; CLOCK_50     ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.806     ; 2.550      ;
; 4.136 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|alt_synch_pipe_okd:rs_dgwp|dffpipe_nd9:dffpipe5|dffe6a[8] ; CLOCK_50     ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.841     ; 2.542      ;
; 4.136 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|alt_synch_pipe_okd:rs_dgwp|dffpipe_nd9:dffpipe5|dffe7a[8] ; CLOCK_50     ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.841     ; 2.542      ;
; 4.136 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|alt_synch_pipe_okd:rs_dgwp|dffpipe_nd9:dffpipe5|dffe6a[6] ; CLOCK_50     ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.841     ; 2.542      ;
; 4.136 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|alt_synch_pipe_okd:rs_dgwp|dffpipe_nd9:dffpipe5|dffe7a[6] ; CLOCK_50     ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.841     ; 2.542      ;
; 4.136 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|alt_synch_pipe_okd:rs_dgwp|dffpipe_nd9:dffpipe5|dffe6a[2] ; CLOCK_50     ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.841     ; 2.542      ;
; 4.136 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|alt_synch_pipe_okd:rs_dgwp|dffpipe_nd9:dffpipe5|dffe7a[2] ; CLOCK_50     ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.841     ; 2.542      ;
; 4.136 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|alt_synch_pipe_okd:rs_dgwp|dffpipe_nd9:dffpipe5|dffe6a[5] ; CLOCK_50     ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.841     ; 2.542      ;
; 4.136 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|alt_synch_pipe_okd:rs_dgwp|dffpipe_nd9:dffpipe5|dffe7a[5] ; CLOCK_50     ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.841     ; 2.542      ;
; 4.161 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|alt_synch_pipe_okd:rs_dgwp|dffpipe_nd9:dffpipe5|dffe6a[4] ; CLOCK_50     ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.870     ; 2.538      ;
; 4.161 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|alt_synch_pipe_okd:rs_dgwp|dffpipe_nd9:dffpipe5|dffe7a[4] ; CLOCK_50     ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.870     ; 2.538      ;
; 4.161 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|alt_synch_pipe_okd:rs_dgwp|dffpipe_nd9:dffpipe5|dffe6a[0] ; CLOCK_50     ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.870     ; 2.538      ;
; 4.161 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|alt_synch_pipe_okd:rs_dgwp|dffpipe_nd9:dffpipe5|dffe7a[0] ; CLOCK_50     ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.870     ; 2.538      ;
; 4.161 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|alt_synch_pipe_okd:rs_dgwp|dffpipe_nd9:dffpipe5|dffe6a[5] ; CLOCK_50     ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.870     ; 2.538      ;
; 4.161 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|alt_synch_pipe_okd:rs_dgwp|dffpipe_nd9:dffpipe5|dffe7a[5] ; CLOCK_50     ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.870     ; 2.538      ;
; 4.161 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|alt_synch_pipe_okd:rs_dgwp|dffpipe_nd9:dffpipe5|dffe6a[2] ; CLOCK_50     ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.870     ; 2.538      ;
; 4.161 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|alt_synch_pipe_okd:rs_dgwp|dffpipe_nd9:dffpipe5|dffe7a[2] ; CLOCK_50     ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.870     ; 2.538      ;
; 4.166 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|cntr_54e:cntr_b|counter_reg_bit[0]                        ; CLOCK_50     ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.863     ; 2.550      ;
; 4.166 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|rdptr_g[7]                                                ; CLOCK_50     ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.863     ; 2.550      ;
; 4.166 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|rdptr_g[4]                                                ; CLOCK_50     ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.863     ; 2.550      ;
; 4.166 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|rdptr_g[6]                                                ; CLOCK_50     ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.863     ; 2.550      ;
; 4.166 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|rdptr_g[8]                                                ; CLOCK_50     ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.863     ; 2.550      ;
; 4.166 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|rdptr_g[3]                                                ; CLOCK_50     ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.863     ; 2.550      ;
; 4.166 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|rdptr_g[0]                                                ; CLOCK_50     ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.863     ; 2.550      ;
; 4.166 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|rdptr_g[2]                                                ; CLOCK_50     ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.863     ; 2.550      ;
; 4.166 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|rdptr_g[5]                                                ; CLOCK_50     ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.863     ; 2.550      ;
; 4.166 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|rdptr_g[1]                                                ; CLOCK_50     ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.863     ; 2.550      ;
; 4.501 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|alt_synch_pipe_okd:rs_dgwp|dffpipe_nd9:dffpipe5|dffe6a[7] ; CLOCK_50     ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.198     ; 2.550      ;
; 4.501 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|alt_synch_pipe_okd:rs_dgwp|dffpipe_nd9:dffpipe5|dffe7a[7] ; CLOCK_50     ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.198     ; 2.550      ;
; 4.501 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|alt_synch_pipe_okd:rs_dgwp|dffpipe_nd9:dffpipe5|dffe6a[4] ; CLOCK_50     ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.198     ; 2.550      ;
; 4.501 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|alt_synch_pipe_okd:rs_dgwp|dffpipe_nd9:dffpipe5|dffe7a[4] ; CLOCK_50     ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.198     ; 2.550      ;
; 4.501 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|alt_synch_pipe_okd:rs_dgwp|dffpipe_nd9:dffpipe5|dffe6a[1] ; CLOCK_50     ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.198     ; 2.550      ;
; 4.501 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|alt_synch_pipe_okd:rs_dgwp|dffpipe_nd9:dffpipe5|dffe7a[1] ; CLOCK_50     ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.198     ; 2.550      ;
; 4.501 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[1]                  ; CLOCK_50     ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.198     ; 2.550      ;
; 4.501 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity6a2                 ; CLOCK_50     ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.198     ; 2.550      ;
; 4.501 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity6a0                 ; CLOCK_50     ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.198     ; 2.550      ;
; 4.501 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity6a1                 ; CLOCK_50     ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.198     ; 2.550      ;
; 4.501 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|a_graycounter_s57:rdptr_g1p|parity5                       ; CLOCK_50     ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.198     ; 2.550      ;
; 4.501 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[0]                  ; CLOCK_50     ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.198     ; 2.550      ;
; 4.501 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|alt_synch_pipe_okd:rs_dgwp|dffpipe_nd9:dffpipe5|dffe6a[0] ; CLOCK_50     ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.198     ; 2.550      ;
; 4.501 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|alt_synch_pipe_okd:rs_dgwp|dffpipe_nd9:dffpipe5|dffe7a[0] ; CLOCK_50     ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.198     ; 2.550      ;
; 4.501 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|alt_synch_pipe_okd:rs_dgwp|dffpipe_nd9:dffpipe5|dffe6a[3] ; CLOCK_50     ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.198     ; 2.550      ;
; 4.501 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|alt_synch_pipe_okd:rs_dgwp|dffpipe_nd9:dffpipe5|dffe7a[3] ; CLOCK_50     ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.198     ; 2.550      ;
; 4.502 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|alt_synch_pipe_okd:rs_dgwp|dffpipe_nd9:dffpipe5|dffe6a[7] ; CLOCK_50     ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.212     ; 2.537      ;
; 4.502 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|alt_synch_pipe_okd:rs_dgwp|dffpipe_nd9:dffpipe5|dffe7a[7] ; CLOCK_50     ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.212     ; 2.537      ;
; 4.502 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|alt_synch_pipe_okd:rs_dgwp|dffpipe_nd9:dffpipe5|dffe6a[1] ; CLOCK_50     ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.212     ; 2.537      ;
; 4.502 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|alt_synch_pipe_okd:rs_dgwp|dffpipe_nd9:dffpipe5|dffe7a[1] ; CLOCK_50     ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.212     ; 2.537      ;
; 4.502 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[2]                  ; CLOCK_50     ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.212     ; 2.537      ;
; 4.502 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[3]                  ; CLOCK_50     ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.213     ; 2.536      ;
; 4.502 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[4]                  ; CLOCK_50     ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.213     ; 2.536      ;
; 4.502 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[5]                  ; CLOCK_50     ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.213     ; 2.536      ;
; 4.502 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[6]                  ; CLOCK_50     ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.213     ; 2.536      ;
; 4.502 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[8]                  ; CLOCK_50     ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.213     ; 2.536      ;
; 4.502 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity6a2                 ; CLOCK_50     ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.213     ; 2.536      ;
; 4.502 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity6a1                 ; CLOCK_50     ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.213     ; 2.536      ;
; 4.502 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity6a0                 ; CLOCK_50     ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.213     ; 2.536      ;
; 4.502 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|a_graycounter_s57:rdptr_g1p|parity5                       ; CLOCK_50     ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.213     ; 2.536      ;
; 4.502 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[0]                  ; CLOCK_50     ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.213     ; 2.536      ;
; 4.502 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[1]                  ; CLOCK_50     ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.212     ; 2.537      ;
; 4.502 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|rdptr_g[1]                                                ; CLOCK_50     ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.212     ; 2.537      ;
; 4.502 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|cntr_54e:cntr_b|counter_reg_bit[0]                        ; CLOCK_50     ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.212     ; 2.537      ;
; 4.502 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[7]                  ; CLOCK_50     ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.213     ; 2.536      ;
; 4.502 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|rdptr_g[7]                                                ; CLOCK_50     ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.212     ; 2.537      ;
; 4.502 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|rdptr_g[4]                                                ; CLOCK_50     ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.212     ; 2.537      ;
; 4.502 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|alt_synch_pipe_okd:rs_dgwp|dffpipe_nd9:dffpipe5|dffe6a[8] ; CLOCK_50     ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.212     ; 2.537      ;
; 4.502 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|alt_synch_pipe_okd:rs_dgwp|dffpipe_nd9:dffpipe5|dffe7a[8] ; CLOCK_50     ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.212     ; 2.537      ;
; 4.502 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|alt_synch_pipe_okd:rs_dgwp|dffpipe_nd9:dffpipe5|dffe6a[6] ; CLOCK_50     ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.212     ; 2.537      ;
; 4.502 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|alt_synch_pipe_okd:rs_dgwp|dffpipe_nd9:dffpipe5|dffe7a[6] ; CLOCK_50     ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.212     ; 2.537      ;
; 4.502 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|rdptr_g[6]                                                ; CLOCK_50     ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.212     ; 2.537      ;
; 4.502 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|rdptr_g[8]                                                ; CLOCK_50     ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.212     ; 2.537      ;
; 4.502 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|alt_synch_pipe_okd:rs_dgwp|dffpipe_nd9:dffpipe5|dffe6a[3] ; CLOCK_50     ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.212     ; 2.537      ;
; 4.502 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|alt_synch_pipe_okd:rs_dgwp|dffpipe_nd9:dffpipe5|dffe7a[3] ; CLOCK_50     ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.212     ; 2.537      ;
; 4.502 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|rdptr_g[3]                                                ; CLOCK_50     ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.212     ; 2.537      ;
; 4.502 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|rdptr_g[0]                                                ; CLOCK_50     ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.212     ; 2.537      ;
; 4.502 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|rdptr_g[2]                                                ; CLOCK_50     ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.212     ; 2.537      ;
; 4.502 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|rdptr_g[5]                                                ; CLOCK_50     ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -2.212     ; 2.537      ;
; 5.285 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|H_Cont[2]                                                                                                                                                        ; CLOCK_50     ; u6|altpll_component|auto_generated|pll1|clk[4] ; -2.500       ; -1.737     ; 1.295      ;
; 5.285 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|H_Cont[3]                                                                                                                                                        ; CLOCK_50     ; u6|altpll_component|auto_generated|pll1|clk[4] ; -2.500       ; -1.737     ; 1.295      ;
; 5.285 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|H_Cont[4]                                                                                                                                                        ; CLOCK_50     ; u6|altpll_component|auto_generated|pll1|clk[4] ; -2.500       ; -1.737     ; 1.295      ;
; 5.285 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|H_Cont[8]                                                                                                                                                        ; CLOCK_50     ; u6|altpll_component|auto_generated|pll1|clk[4] ; -2.500       ; -1.737     ; 1.295      ;
; 5.285 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|H_Cont[11]                                                                                                                                                       ; CLOCK_50     ; u6|altpll_component|auto_generated|pll1|clk[4] ; -2.500       ; -1.737     ; 1.295      ;
; 5.285 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|H_Cont[12]                                                                                                                                                       ; CLOCK_50     ; u6|altpll_component|auto_generated|pll1|clk[4] ; -2.500       ; -1.737     ; 1.295      ;
; 5.285 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|H_Cont[1]                                                                                                                                                        ; CLOCK_50     ; u6|altpll_component|auto_generated|pll1|clk[4] ; -2.500       ; -1.737     ; 1.295      ;
; 5.306 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|V_Cont[0]                                                                                                                                                        ; CLOCK_50     ; u6|altpll_component|auto_generated|pll1|clk[4] ; -2.500       ; -1.735     ; 1.318      ;
; 5.306 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|V_Cont[1]                                                                                                                                                        ; CLOCK_50     ; u6|altpll_component|auto_generated|pll1|clk[4] ; -2.500       ; -1.735     ; 1.318      ;
; 5.306 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|V_Cont[2]                                                                                                                                                        ; CLOCK_50     ; u6|altpll_component|auto_generated|pll1|clk[4] ; -2.500       ; -1.735     ; 1.318      ;
; 5.306 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|V_Cont[3]                                                                                                                                                        ; CLOCK_50     ; u6|altpll_component|auto_generated|pll1|clk[4] ; -2.500       ; -1.735     ; 1.318      ;
; 5.306 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|V_Cont[4]                                                                                                                                                        ; CLOCK_50     ; u6|altpll_component|auto_generated|pll1|clk[4] ; -2.500       ; -1.735     ; 1.318      ;
; 5.306 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|V_Cont[5]                                                                                                                                                        ; CLOCK_50     ; u6|altpll_component|auto_generated|pll1|clk[4] ; -2.500       ; -1.735     ; 1.318      ;
; 5.306 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|V_Cont[6]                                                                                                                                                        ; CLOCK_50     ; u6|altpll_component|auto_generated|pll1|clk[4] ; -2.500       ; -1.735     ; 1.318      ;
; 5.306 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|V_Cont[7]                                                                                                                                                        ; CLOCK_50     ; u6|altpll_component|auto_generated|pll1|clk[4] ; -2.500       ; -1.735     ; 1.318      ;
; 5.306 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|V_Cont[8]                                                                                                                                                        ; CLOCK_50     ; u6|altpll_component|auto_generated|pll1|clk[4] ; -2.500       ; -1.735     ; 1.318      ;
; 5.306 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|V_Cont[9]                                                                                                                                                        ; CLOCK_50     ; u6|altpll_component|auto_generated|pll1|clk[4] ; -2.500       ; -1.735     ; 1.318      ;
; 5.306 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|V_Cont[10]                                                                                                                                                       ; CLOCK_50     ; u6|altpll_component|auto_generated|pll1|clk[4] ; -2.500       ; -1.735     ; 1.318      ;
+-------+-----------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'u6|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                  ;
+-------+--------------+----------------+------------------+------------------------------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                                          ; Clock Edge ; Target                                                                                                                                                                              ;
+-------+--------------+----------------+------------------+------------------------------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 4.747 ; 4.963        ; 0.216          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|BA[1]                                                                                                                                                              ;
; 4.747 ; 4.963        ; 0.216          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|CAS_N                                                                                                                                                              ;
; 4.747 ; 4.963        ; 0.216          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|CKE                                                                                                                                                                ;
; 4.747 ; 4.963        ; 0.216          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|CMD[0]                                                                                                                                                             ;
; 4.747 ; 4.963        ; 0.216          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|CMD[1]                                                                                                                                                             ;
; 4.747 ; 4.963        ; 0.216          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|CS_N[0]                                                                                                                                                            ;
; 4.747 ; 4.963        ; 0.216          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|DQM[0]                                                                                                                                                             ;
; 4.747 ; 4.963        ; 0.216          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|DQM[1]                                                                                                                                                             ;
; 4.747 ; 4.963        ; 0.216          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|OUT_VALID                                                                                                                                                          ;
; 4.747 ; 4.963        ; 0.216          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Pre_RD                                                                                                                                                             ;
; 4.747 ; 4.963        ; 0.216          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Pre_WR                                                                                                                                                             ;
; 4.747 ; 4.963        ; 0.216          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Read                                                                                                                                                               ;
; 4.747 ; 4.963        ; 0.216          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|SA[2]                                                                                                                                                              ;
; 4.747 ; 4.963        ; 0.216          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|SA[4]                                                                                                                                                              ;
; 4.747 ; 4.963        ; 0.216          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|SA[5]                                                                                                                                                              ;
; 4.747 ; 4.963        ; 0.216          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|ST[0]                                                                                                                                                              ;
; 4.747 ; 4.963        ; 0.216          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|ST[1]                                                                                                                                                              ;
; 4.747 ; 4.963        ; 0.216          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|ST[2]                                                                                                                                                              ;
; 4.747 ; 4.963        ; 0.216          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|ST[3]                                                                                                                                                              ;
; 4.747 ; 4.963        ; 0.216          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|ST[4]                                                                                                                                                              ;
; 4.747 ; 4.963        ; 0.216          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|ST[5]                                                                                                                                                              ;
; 4.747 ; 4.963        ; 0.216          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|ST[6]                                                                                                                                                              ;
; 4.747 ; 4.963        ; 0.216          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|ST[7]                                                                                                                                                              ;
; 4.747 ; 4.963        ; 0.216          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|ST[8]                                                                                                                                                              ;
; 4.747 ; 4.963        ; 0.216          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|ST[9]                                                                                                                                                              ;
; 4.747 ; 4.963        ; 0.216          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a0                     ;
; 4.747 ; 4.963        ; 0.216          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a1                     ;
; 4.747 ; 4.963        ; 0.216          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a2                     ;
; 4.747 ; 4.963        ; 0.216          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|a_graycounter_pjc:wrptr_g1p|parity9                        ;
; 4.747 ; 4.963        ; 0.216          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|a_graycounter_pjc:wrptr_g1p|sub_parity10a[0]               ;
; 4.747 ; 4.963        ; 0.216          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|alt_synch_pipe_pkd:ws_dgrp|dffpipe_od9:dffpipe8|dffe10a[0] ;
; 4.747 ; 4.963        ; 0.216          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|alt_synch_pipe_pkd:ws_dgrp|dffpipe_od9:dffpipe8|dffe10a[1] ;
; 4.747 ; 4.963        ; 0.216          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|alt_synch_pipe_pkd:ws_dgrp|dffpipe_od9:dffpipe8|dffe10a[2] ;
; 4.747 ; 4.963        ; 0.216          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|alt_synch_pipe_pkd:ws_dgrp|dffpipe_od9:dffpipe8|dffe10a[3] ;
; 4.747 ; 4.963        ; 0.216          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|alt_synch_pipe_pkd:ws_dgrp|dffpipe_od9:dffpipe8|dffe10a[4] ;
; 4.747 ; 4.963        ; 0.216          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|alt_synch_pipe_pkd:ws_dgrp|dffpipe_od9:dffpipe8|dffe10a[5] ;
; 4.747 ; 4.963        ; 0.216          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|alt_synch_pipe_pkd:ws_dgrp|dffpipe_od9:dffpipe8|dffe10a[6] ;
; 4.747 ; 4.963        ; 0.216          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|alt_synch_pipe_pkd:ws_dgrp|dffpipe_od9:dffpipe8|dffe10a[7] ;
; 4.747 ; 4.963        ; 0.216          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|alt_synch_pipe_pkd:ws_dgrp|dffpipe_od9:dffpipe8|dffe10a[8] ;
; 4.747 ; 4.963        ; 0.216          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|alt_synch_pipe_pkd:ws_dgrp|dffpipe_od9:dffpipe8|dffe9a[0]  ;
; 4.747 ; 4.963        ; 0.216          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|alt_synch_pipe_pkd:ws_dgrp|dffpipe_od9:dffpipe8|dffe9a[1]  ;
; 4.747 ; 4.963        ; 0.216          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|alt_synch_pipe_pkd:ws_dgrp|dffpipe_od9:dffpipe8|dffe9a[2]  ;
; 4.747 ; 4.963        ; 0.216          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|alt_synch_pipe_pkd:ws_dgrp|dffpipe_od9:dffpipe8|dffe9a[3]  ;
; 4.747 ; 4.963        ; 0.216          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|alt_synch_pipe_pkd:ws_dgrp|dffpipe_od9:dffpipe8|dffe9a[4]  ;
; 4.747 ; 4.963        ; 0.216          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|alt_synch_pipe_pkd:ws_dgrp|dffpipe_od9:dffpipe8|dffe9a[5]  ;
; 4.747 ; 4.963        ; 0.216          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|alt_synch_pipe_pkd:ws_dgrp|dffpipe_od9:dffpipe8|dffe9a[6]  ;
; 4.747 ; 4.963        ; 0.216          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|alt_synch_pipe_pkd:ws_dgrp|dffpipe_od9:dffpipe8|dffe9a[8]  ;
; 4.747 ; 4.963        ; 0.216          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|delayed_wrptr_g[0]                                         ;
; 4.747 ; 4.963        ; 0.216          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|delayed_wrptr_g[1]                                         ;
; 4.747 ; 4.963        ; 0.216          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|delayed_wrptr_g[3]                                         ;
; 4.747 ; 4.963        ; 0.216          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|delayed_wrptr_g[4]                                         ;
; 4.747 ; 4.963        ; 0.216          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|delayed_wrptr_g[7]                                         ;
; 4.747 ; 4.963        ; 0.216          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|dffpipe_gd9:ws_brp|dffe12a[0]                              ;
; 4.747 ; 4.963        ; 0.216          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|dffpipe_gd9:ws_brp|dffe12a[1]                              ;
; 4.747 ; 4.963        ; 0.216          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|dffpipe_gd9:ws_brp|dffe12a[2]                              ;
; 4.747 ; 4.963        ; 0.216          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|dffpipe_gd9:ws_brp|dffe12a[3]                              ;
; 4.747 ; 4.963        ; 0.216          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|dffpipe_gd9:ws_brp|dffe12a[4]                              ;
; 4.747 ; 4.963        ; 0.216          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|dffpipe_gd9:ws_brp|dffe12a[5]                              ;
; 4.747 ; 4.963        ; 0.216          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|dffpipe_gd9:ws_brp|dffe12a[6]                              ;
; 4.747 ; 4.963        ; 0.216          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|dffpipe_gd9:ws_brp|dffe12a[7]                              ;
; 4.747 ; 4.963        ; 0.216          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|dffpipe_gd9:ws_bwp|dffe12a[0]                              ;
; 4.747 ; 4.963        ; 0.216          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|dffpipe_gd9:ws_bwp|dffe12a[1]                              ;
; 4.747 ; 4.963        ; 0.216          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|dffpipe_gd9:ws_bwp|dffe12a[2]                              ;
; 4.747 ; 4.963        ; 0.216          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|dffpipe_gd9:ws_bwp|dffe12a[3]                              ;
; 4.747 ; 4.963        ; 0.216          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|dffpipe_gd9:ws_bwp|dffe12a[4]                              ;
; 4.747 ; 4.963        ; 0.216          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|dffpipe_gd9:ws_bwp|dffe12a[5]                              ;
; 4.747 ; 4.963        ; 0.216          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|dffpipe_gd9:ws_bwp|dffe12a[7]                              ;
; 4.747 ; 4.963        ; 0.216          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|wrptr_g[0]                                                 ;
; 4.747 ; 4.963        ; 0.216          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|wrptr_g[1]                                                 ;
; 4.747 ; 4.963        ; 0.216          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|wrptr_g[2]                                                 ;
; 4.747 ; 4.963        ; 0.216          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|wrptr_g[3]                                                 ;
; 4.747 ; 4.963        ; 0.216          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|wrptr_g[4]                                                 ;
; 4.747 ; 4.963        ; 0.216          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a0                     ;
; 4.747 ; 4.963        ; 0.216          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a1                     ;
; 4.747 ; 4.963        ; 0.216          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a2                     ;
; 4.747 ; 4.963        ; 0.216          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a3                     ;
; 4.747 ; 4.963        ; 0.216          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a4                     ;
; 4.747 ; 4.963        ; 0.216          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a5                     ;
; 4.747 ; 4.963        ; 0.216          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a6                     ;
; 4.747 ; 4.963        ; 0.216          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a7                     ;
; 4.747 ; 4.963        ; 0.216          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a8                     ;
; 4.747 ; 4.963        ; 0.216          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|a_graycounter_pjc:wrptr_g1p|parity9                        ;
; 4.747 ; 4.963        ; 0.216          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|a_graycounter_pjc:wrptr_g1p|sub_parity10a[0]               ;
; 4.747 ; 4.963        ; 0.216          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|a_graycounter_pjc:wrptr_g1p|sub_parity10a[1]               ;
; 4.747 ; 4.963        ; 0.216          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|a_graycounter_pjc:wrptr_g1p|sub_parity10a[2]               ;
; 4.747 ; 4.963        ; 0.216          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|alt_synch_pipe_pkd:ws_dgrp|dffpipe_od9:dffpipe8|dffe10a[1] ;
; 4.747 ; 4.963        ; 0.216          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|alt_synch_pipe_pkd:ws_dgrp|dffpipe_od9:dffpipe8|dffe10a[2] ;
; 4.747 ; 4.963        ; 0.216          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|alt_synch_pipe_pkd:ws_dgrp|dffpipe_od9:dffpipe8|dffe10a[3] ;
; 4.747 ; 4.963        ; 0.216          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|alt_synch_pipe_pkd:ws_dgrp|dffpipe_od9:dffpipe8|dffe10a[5] ;
; 4.747 ; 4.963        ; 0.216          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|alt_synch_pipe_pkd:ws_dgrp|dffpipe_od9:dffpipe8|dffe10a[6] ;
; 4.747 ; 4.963        ; 0.216          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|alt_synch_pipe_pkd:ws_dgrp|dffpipe_od9:dffpipe8|dffe10a[7] ;
; 4.747 ; 4.963        ; 0.216          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|alt_synch_pipe_pkd:ws_dgrp|dffpipe_od9:dffpipe8|dffe10a[8] ;
; 4.747 ; 4.963        ; 0.216          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|alt_synch_pipe_pkd:ws_dgrp|dffpipe_od9:dffpipe8|dffe9a[1]  ;
; 4.747 ; 4.963        ; 0.216          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|alt_synch_pipe_pkd:ws_dgrp|dffpipe_od9:dffpipe8|dffe9a[2]  ;
; 4.747 ; 4.963        ; 0.216          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|alt_synch_pipe_pkd:ws_dgrp|dffpipe_od9:dffpipe8|dffe9a[3]  ;
; 4.747 ; 4.963        ; 0.216          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|alt_synch_pipe_pkd:ws_dgrp|dffpipe_od9:dffpipe8|dffe9a[5]  ;
; 4.747 ; 4.963        ; 0.216          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|alt_synch_pipe_pkd:ws_dgrp|dffpipe_od9:dffpipe8|dffe9a[6]  ;
; 4.747 ; 4.963        ; 0.216          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|alt_synch_pipe_pkd:ws_dgrp|dffpipe_od9:dffpipe8|dffe9a[7]  ;
; 4.747 ; 4.963        ; 0.216          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|alt_synch_pipe_pkd:ws_dgrp|dffpipe_od9:dffpipe8|dffe9a[8]  ;
; 4.747 ; 4.963        ; 0.216          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|delayed_wrptr_g[0]                                         ;
+-------+--------------+----------------+------------------+------------------------------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'CLOCK_50'                                                                       ;
+-------+--------------+----------------+------------------+----------+------------+------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock    ; Clock Edge ; Target                                   ;
+-------+--------------+----------------+------------------+----------+------------+------------------------------------------+
; 9.653 ; 9.837        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; Reset_Delay:u2|Cont[16]                  ;
; 9.653 ; 9.837        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; Reset_Delay:u2|Cont[17]                  ;
; 9.653 ; 9.837        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; Reset_Delay:u2|Cont[18]                  ;
; 9.653 ; 9.837        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; Reset_Delay:u2|Cont[19]                  ;
; 9.653 ; 9.837        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; Reset_Delay:u2|Cont[20]                  ;
; 9.653 ; 9.837        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; Reset_Delay:u2|Cont[21]                  ;
; 9.653 ; 9.837        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; Reset_Delay:u2|Cont[22]                  ;
; 9.653 ; 9.837        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; Reset_Delay:u2|Cont[23]                  ;
; 9.653 ; 9.837        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; Reset_Delay:u2|Cont[24]                  ;
; 9.653 ; 9.837        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; Reset_Delay:u2|Cont[25]                  ;
; 9.653 ; 9.837        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; Reset_Delay:u2|Cont[26]                  ;
; 9.653 ; 9.837        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; Reset_Delay:u2|Cont[27]                  ;
; 9.653 ; 9.837        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; Reset_Delay:u2|Cont[28]                  ;
; 9.653 ; 9.837        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; Reset_Delay:u2|Cont[29]                  ;
; 9.653 ; 9.837        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; Reset_Delay:u2|Cont[30]                  ;
; 9.653 ; 9.837        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; Reset_Delay:u2|Cont[31]                  ;
; 9.655 ; 9.839        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u8|senosr_exposure[0]     ;
; 9.655 ; 9.839        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u8|senosr_exposure[12]    ;
; 9.655 ; 9.839        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u8|senosr_exposure[13]    ;
; 9.655 ; 9.839        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u8|senosr_exposure[4]     ;
; 9.655 ; 9.839        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u8|senosr_exposure[7]     ;
; 9.655 ; 9.839        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u8|senosr_exposure[9]     ;
; 9.656 ; 9.840        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u8|combo_cnt[12]          ;
; 9.656 ; 9.840        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u8|combo_cnt[13]          ;
; 9.656 ; 9.840        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u8|combo_cnt[14]          ;
; 9.656 ; 9.840        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u8|combo_cnt[15]          ;
; 9.656 ; 9.840        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u8|combo_cnt[16]          ;
; 9.656 ; 9.840        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u8|combo_cnt[17]          ;
; 9.656 ; 9.840        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u8|combo_cnt[18]          ;
; 9.656 ; 9.840        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u8|combo_cnt[19]          ;
; 9.656 ; 9.840        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u8|combo_cnt[20]          ;
; 9.656 ; 9.840        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u8|combo_cnt[21]          ;
; 9.656 ; 9.840        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u8|combo_cnt[22]          ;
; 9.656 ; 9.840        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u8|combo_cnt[23]          ;
; 9.656 ; 9.840        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u8|combo_cnt[24]          ;
; 9.660 ; 9.844        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u8|mI2C_CTRL_CLK          ;
; 9.674 ; 9.858        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u8|iexposure_adj_delay[0] ;
; 9.674 ; 9.858        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u8|iexposure_adj_delay[1] ;
; 9.674 ; 9.858        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u8|iexposure_adj_delay[2] ;
; 9.674 ; 9.858        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u8|iexposure_adj_delay[3] ;
; 9.680 ; 9.864        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; Reset_Delay:u2|Cont[10]                  ;
; 9.680 ; 9.864        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; Reset_Delay:u2|Cont[11]                  ;
; 9.680 ; 9.864        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; Reset_Delay:u2|Cont[12]                  ;
; 9.680 ; 9.864        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; Reset_Delay:u2|Cont[13]                  ;
; 9.680 ; 9.864        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; Reset_Delay:u2|Cont[14]                  ;
; 9.680 ; 9.864        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; Reset_Delay:u2|Cont[15]                  ;
; 9.680 ; 9.864        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; Reset_Delay:u2|Cont[1]                   ;
; 9.680 ; 9.864        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; Reset_Delay:u2|Cont[2]                   ;
; 9.680 ; 9.864        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; Reset_Delay:u2|Cont[3]                   ;
; 9.680 ; 9.864        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; Reset_Delay:u2|Cont[4]                   ;
; 9.680 ; 9.864        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; Reset_Delay:u2|Cont[5]                   ;
; 9.680 ; 9.864        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; Reset_Delay:u2|Cont[6]                   ;
; 9.680 ; 9.864        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; Reset_Delay:u2|Cont[7]                   ;
; 9.680 ; 9.864        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; Reset_Delay:u2|Cont[8]                   ;
; 9.680 ; 9.864        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; Reset_Delay:u2|Cont[9]                   ;
; 9.685 ; 9.869        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u8|senosr_exposure[10]    ;
; 9.685 ; 9.869        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u8|senosr_exposure[11]    ;
; 9.685 ; 9.869        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u8|senosr_exposure[14]    ;
; 9.685 ; 9.869        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u8|senosr_exposure[15]    ;
; 9.685 ; 9.869        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u8|senosr_exposure[3]     ;
; 9.685 ; 9.869        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u8|senosr_exposure[5]     ;
; 9.685 ; 9.869        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u8|senosr_exposure[6]     ;
; 9.685 ; 9.869        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u8|senosr_exposure[8]     ;
; 9.690 ; 9.874        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u8|mI2C_CLK_DIV[0]        ;
; 9.690 ; 9.874        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u8|mI2C_CLK_DIV[10]       ;
; 9.690 ; 9.874        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u8|mI2C_CLK_DIV[11]       ;
; 9.690 ; 9.874        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u8|mI2C_CLK_DIV[12]       ;
; 9.690 ; 9.874        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u8|mI2C_CLK_DIV[13]       ;
; 9.690 ; 9.874        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u8|mI2C_CLK_DIV[14]       ;
; 9.690 ; 9.874        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u8|mI2C_CLK_DIV[15]       ;
; 9.690 ; 9.874        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u8|mI2C_CLK_DIV[1]        ;
; 9.690 ; 9.874        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u8|mI2C_CLK_DIV[2]        ;
; 9.690 ; 9.874        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u8|mI2C_CLK_DIV[3]        ;
; 9.690 ; 9.874        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u8|mI2C_CLK_DIV[4]        ;
; 9.690 ; 9.874        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u8|mI2C_CLK_DIV[5]        ;
; 9.690 ; 9.874        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u8|mI2C_CLK_DIV[6]        ;
; 9.690 ; 9.874        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u8|mI2C_CLK_DIV[7]        ;
; 9.690 ; 9.874        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u8|mI2C_CLK_DIV[8]        ;
; 9.690 ; 9.874        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u8|mI2C_CLK_DIV[9]        ;
; 9.705 ; 9.889        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u8|combo_cnt[0]           ;
; 9.705 ; 9.889        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u8|combo_cnt[10]          ;
; 9.705 ; 9.889        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u8|combo_cnt[11]          ;
; 9.705 ; 9.889        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u8|combo_cnt[1]           ;
; 9.705 ; 9.889        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u8|combo_cnt[2]           ;
; 9.705 ; 9.889        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u8|combo_cnt[3]           ;
; 9.705 ; 9.889        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u8|combo_cnt[4]           ;
; 9.705 ; 9.889        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u8|combo_cnt[5]           ;
; 9.705 ; 9.889        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u8|combo_cnt[6]           ;
; 9.705 ; 9.889        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u8|combo_cnt[7]           ;
; 9.705 ; 9.889        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u8|combo_cnt[8]           ;
; 9.705 ; 9.889        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u8|combo_cnt[9]           ;
; 9.708 ; 9.892        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; Reset_Delay:u2|Cont[0]                   ;
; 9.708 ; 9.892        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; Reset_Delay:u2|oRST_1                    ;
; 9.708 ; 9.892        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; Reset_Delay:u2|oRST_3                    ;
; 9.708 ; 9.892        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; Reset_Delay:u2|oRST_4                    ;
; 9.766 ; 9.950        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; Reset_Delay:u2|oRST_0                    ;
; 9.798 ; 10.014       ; 0.216          ; High Pulse Width ; CLOCK_50 ; Rise       ; Reset_Delay:u2|oRST_2                    ;
; 9.799 ; 9.983        ; 0.184          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; Reset_Delay:u2|oRST_2                    ;
; 9.815 ; 9.815        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; u2|Cont[16]|clk                          ;
; 9.815 ; 9.815        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; u2|Cont[17]|clk                          ;
+-------+--------------+----------------+------------------+----------+------------+------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'u6|altpll_component|auto_generated|pll1|clk[4]'                                                                                                                                                                                                                  ;
+--------+--------------+----------------+------------------+------------------------------------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                          ; Clock Edge ; Target                                                                                                                                                                             ;
+--------+--------------+----------------+------------------+------------------------------------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 12.243 ; 12.459       ; 0.216          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|cntr_54e:cntr_b|counter_reg_bit[0]                        ;
; 12.243 ; 12.459       ; 0.216          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|rdptr_g[0]                                                ;
; 12.243 ; 12.459       ; 0.216          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|rdptr_g[1]                                                ;
; 12.243 ; 12.459       ; 0.216          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|rdptr_g[2]                                                ;
; 12.243 ; 12.459       ; 0.216          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|rdptr_g[3]                                                ;
; 12.243 ; 12.459       ; 0.216          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|rdptr_g[4]                                                ;
; 12.243 ; 12.459       ; 0.216          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|rdptr_g[5]                                                ;
; 12.243 ; 12.459       ; 0.216          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|rdptr_g[6]                                                ;
; 12.243 ; 12.459       ; 0.216          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|rdptr_g[7]                                                ;
; 12.243 ; 12.459       ; 0.216          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|rdptr_g[8]                                                ;
; 12.247 ; 12.463       ; 0.216          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[0]                  ;
; 12.247 ; 12.463       ; 0.216          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[1]                  ;
; 12.247 ; 12.463       ; 0.216          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|a_graycounter_s57:rdptr_g1p|parity5                       ;
; 12.247 ; 12.463       ; 0.216          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity6a0                 ;
; 12.247 ; 12.463       ; 0.216          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity6a1                 ;
; 12.247 ; 12.463       ; 0.216          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity6a2                 ;
; 12.247 ; 12.463       ; 0.216          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|alt_synch_pipe_okd:rs_dgwp|dffpipe_nd9:dffpipe5|dffe6a[0] ;
; 12.247 ; 12.463       ; 0.216          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|alt_synch_pipe_okd:rs_dgwp|dffpipe_nd9:dffpipe5|dffe6a[1] ;
; 12.247 ; 12.463       ; 0.216          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|alt_synch_pipe_okd:rs_dgwp|dffpipe_nd9:dffpipe5|dffe6a[3] ;
; 12.247 ; 12.463       ; 0.216          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|alt_synch_pipe_okd:rs_dgwp|dffpipe_nd9:dffpipe5|dffe6a[4] ;
; 12.247 ; 12.463       ; 0.216          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|alt_synch_pipe_okd:rs_dgwp|dffpipe_nd9:dffpipe5|dffe6a[7] ;
; 12.247 ; 12.463       ; 0.216          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|alt_synch_pipe_okd:rs_dgwp|dffpipe_nd9:dffpipe5|dffe7a[0] ;
; 12.247 ; 12.463       ; 0.216          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|alt_synch_pipe_okd:rs_dgwp|dffpipe_nd9:dffpipe5|dffe7a[1] ;
; 12.247 ; 12.463       ; 0.216          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|alt_synch_pipe_okd:rs_dgwp|dffpipe_nd9:dffpipe5|dffe7a[3] ;
; 12.247 ; 12.463       ; 0.216          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|alt_synch_pipe_okd:rs_dgwp|dffpipe_nd9:dffpipe5|dffe7a[4] ;
; 12.247 ; 12.463       ; 0.216          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|alt_synch_pipe_okd:rs_dgwp|dffpipe_nd9:dffpipe5|dffe7a[7] ;
; 12.247 ; 12.463       ; 0.216          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|cntr_54e:cntr_b|counter_reg_bit[0]                        ;
; 12.247 ; 12.463       ; 0.216          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|rdptr_g[0]                                                ;
; 12.247 ; 12.463       ; 0.216          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|rdptr_g[1]                                                ;
; 12.247 ; 12.463       ; 0.216          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|rdptr_g[2]                                                ;
; 12.247 ; 12.463       ; 0.216          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|rdptr_g[3]                                                ;
; 12.247 ; 12.463       ; 0.216          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|rdptr_g[4]                                                ;
; 12.247 ; 12.463       ; 0.216          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|rdptr_g[5]                                                ;
; 12.247 ; 12.463       ; 0.216          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|rdptr_g[6]                                                ;
; 12.247 ; 12.463       ; 0.216          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|rdptr_g[7]                                                ;
; 12.247 ; 12.463       ; 0.216          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|rdptr_g[8]                                                ;
; 12.248 ; 12.464       ; 0.216          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[0]                  ;
; 12.248 ; 12.464       ; 0.216          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[1]                  ;
; 12.248 ; 12.464       ; 0.216          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[2]                  ;
; 12.248 ; 12.464       ; 0.216          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[3]                  ;
; 12.248 ; 12.464       ; 0.216          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[4]                  ;
; 12.248 ; 12.464       ; 0.216          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[5]                  ;
; 12.248 ; 12.464       ; 0.216          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[6]                  ;
; 12.248 ; 12.464       ; 0.216          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[7]                  ;
; 12.248 ; 12.464       ; 0.216          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[8]                  ;
; 12.248 ; 12.464       ; 0.216          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|a_graycounter_s57:rdptr_g1p|parity5                       ;
; 12.248 ; 12.464       ; 0.216          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity6a0                 ;
; 12.248 ; 12.464       ; 0.216          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity6a1                 ;
; 12.248 ; 12.464       ; 0.216          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity6a2                 ;
; 12.248 ; 12.464       ; 0.216          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|alt_synch_pipe_okd:rs_dgwp|dffpipe_nd9:dffpipe5|dffe6a[1] ;
; 12.248 ; 12.464       ; 0.216          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|alt_synch_pipe_okd:rs_dgwp|dffpipe_nd9:dffpipe5|dffe6a[3] ;
; 12.248 ; 12.464       ; 0.216          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|alt_synch_pipe_okd:rs_dgwp|dffpipe_nd9:dffpipe5|dffe6a[6] ;
; 12.248 ; 12.464       ; 0.216          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|alt_synch_pipe_okd:rs_dgwp|dffpipe_nd9:dffpipe5|dffe6a[7] ;
; 12.248 ; 12.464       ; 0.216          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|alt_synch_pipe_okd:rs_dgwp|dffpipe_nd9:dffpipe5|dffe6a[8] ;
; 12.248 ; 12.464       ; 0.216          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|alt_synch_pipe_okd:rs_dgwp|dffpipe_nd9:dffpipe5|dffe7a[1] ;
; 12.248 ; 12.464       ; 0.216          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|alt_synch_pipe_okd:rs_dgwp|dffpipe_nd9:dffpipe5|dffe7a[3] ;
; 12.248 ; 12.464       ; 0.216          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|alt_synch_pipe_okd:rs_dgwp|dffpipe_nd9:dffpipe5|dffe7a[6] ;
; 12.248 ; 12.464       ; 0.216          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|alt_synch_pipe_okd:rs_dgwp|dffpipe_nd9:dffpipe5|dffe7a[7] ;
; 12.248 ; 12.464       ; 0.216          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|alt_synch_pipe_okd:rs_dgwp|dffpipe_nd9:dffpipe5|dffe7a[8] ;
; 12.250 ; 12.466       ; 0.216          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|alt_synch_pipe_okd:rs_dgwp|dffpipe_nd9:dffpipe5|dffe6a[0] ;
; 12.250 ; 12.466       ; 0.216          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|alt_synch_pipe_okd:rs_dgwp|dffpipe_nd9:dffpipe5|dffe6a[2] ;
; 12.250 ; 12.466       ; 0.216          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|alt_synch_pipe_okd:rs_dgwp|dffpipe_nd9:dffpipe5|dffe6a[4] ;
; 12.250 ; 12.466       ; 0.216          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|alt_synch_pipe_okd:rs_dgwp|dffpipe_nd9:dffpipe5|dffe6a[5] ;
; 12.250 ; 12.466       ; 0.216          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|alt_synch_pipe_okd:rs_dgwp|dffpipe_nd9:dffpipe5|dffe7a[0] ;
; 12.250 ; 12.466       ; 0.216          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|alt_synch_pipe_okd:rs_dgwp|dffpipe_nd9:dffpipe5|dffe7a[2] ;
; 12.250 ; 12.466       ; 0.216          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|alt_synch_pipe_okd:rs_dgwp|dffpipe_nd9:dffpipe5|dffe7a[4] ;
; 12.250 ; 12.466       ; 0.216          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|alt_synch_pipe_okd:rs_dgwp|dffpipe_nd9:dffpipe5|dffe7a[5] ;
; 12.256 ; 12.472       ; 0.216          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|alt_synch_pipe_okd:rs_dgwp|dffpipe_nd9:dffpipe5|dffe6a[2] ;
; 12.256 ; 12.472       ; 0.216          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|alt_synch_pipe_okd:rs_dgwp|dffpipe_nd9:dffpipe5|dffe6a[5] ;
; 12.256 ; 12.472       ; 0.216          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|alt_synch_pipe_okd:rs_dgwp|dffpipe_nd9:dffpipe5|dffe6a[6] ;
; 12.256 ; 12.472       ; 0.216          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|alt_synch_pipe_okd:rs_dgwp|dffpipe_nd9:dffpipe5|dffe6a[8] ;
; 12.256 ; 12.472       ; 0.216          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|alt_synch_pipe_okd:rs_dgwp|dffpipe_nd9:dffpipe5|dffe7a[2] ;
; 12.256 ; 12.472       ; 0.216          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|alt_synch_pipe_okd:rs_dgwp|dffpipe_nd9:dffpipe5|dffe7a[5] ;
; 12.256 ; 12.472       ; 0.216          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|alt_synch_pipe_okd:rs_dgwp|dffpipe_nd9:dffpipe5|dffe7a[6] ;
; 12.256 ; 12.472       ; 0.216          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|alt_synch_pipe_okd:rs_dgwp|dffpipe_nd9:dffpipe5|dffe7a[8] ;
; 12.258 ; 12.474       ; 0.216          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[2]                  ;
; 12.258 ; 12.474       ; 0.216          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[3]                  ;
; 12.258 ; 12.474       ; 0.216          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[4]                  ;
; 12.258 ; 12.474       ; 0.216          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[5]                  ;
; 12.258 ; 12.474       ; 0.216          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[6]                  ;
; 12.258 ; 12.474       ; 0.216          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[7]                  ;
; 12.258 ; 12.474       ; 0.216          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[8]                  ;
; 12.285 ; 12.501       ; 0.216          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Fall       ; VGA_Controller:u1|H_Cont[11]                                                                                                                                                       ;
; 12.285 ; 12.501       ; 0.216          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Fall       ; VGA_Controller:u1|H_Cont[12]                                                                                                                                                       ;
; 12.285 ; 12.501       ; 0.216          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Fall       ; VGA_Controller:u1|H_Cont[1]                                                                                                                                                        ;
; 12.285 ; 12.501       ; 0.216          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Fall       ; VGA_Controller:u1|H_Cont[2]                                                                                                                                                        ;
; 12.285 ; 12.501       ; 0.216          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Fall       ; VGA_Controller:u1|H_Cont[3]                                                                                                                                                        ;
; 12.285 ; 12.501       ; 0.216          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Fall       ; VGA_Controller:u1|H_Cont[4]                                                                                                                                                        ;
; 12.285 ; 12.501       ; 0.216          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Fall       ; VGA_Controller:u1|H_Cont[8]                                                                                                                                                        ;
; 12.285 ; 12.501       ; 0.216          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Fall       ; VGA_Controller:u1|V_Cont[0]                                                                                                                                                        ;
; 12.285 ; 12.501       ; 0.216          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Fall       ; VGA_Controller:u1|V_Cont[10]                                                                                                                                                       ;
; 12.285 ; 12.501       ; 0.216          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Fall       ; VGA_Controller:u1|V_Cont[11]                                                                                                                                                       ;
; 12.285 ; 12.501       ; 0.216          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Fall       ; VGA_Controller:u1|V_Cont[12]                                                                                                                                                       ;
; 12.285 ; 12.501       ; 0.216          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Fall       ; VGA_Controller:u1|V_Cont[1]                                                                                                                                                        ;
; 12.285 ; 12.501       ; 0.216          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Fall       ; VGA_Controller:u1|V_Cont[2]                                                                                                                                                        ;
; 12.285 ; 12.501       ; 0.216          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Fall       ; VGA_Controller:u1|V_Cont[3]                                                                                                                                                        ;
; 12.285 ; 12.501       ; 0.216          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Fall       ; VGA_Controller:u1|V_Cont[4]                                                                                                                                                        ;
; 12.285 ; 12.501       ; 0.216          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Fall       ; VGA_Controller:u1|V_Cont[5]                                                                                                                                                        ;
; 12.285 ; 12.501       ; 0.216          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Fall       ; VGA_Controller:u1|V_Cont[6]                                                                                                                                                        ;
; 12.285 ; 12.501       ; 0.216          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Fall       ; VGA_Controller:u1|V_Cont[7]                                                                                                                                                        ;
+--------+--------------+----------------+------------------+------------------------------------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                          ;
+-----------+------------+-------+-------+------------+------------------------------------------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                ;
+-----------+------------+-------+-------+------------+------------------------------------------------+
; KEY[*]    ; CLOCK_50   ; 2.159 ; 2.240 ; Rise       ; CLOCK_50                                       ;
;  KEY[1]   ; CLOCK_50   ; 2.159 ; 2.240 ; Rise       ; CLOCK_50                                       ;
; SW[*]     ; CLOCK_50   ; 1.497 ; 1.647 ; Rise       ; CLOCK_50                                       ;
;  SW[0]    ; CLOCK_50   ; 1.497 ; 1.647 ; Rise       ; CLOCK_50                                       ;
; KEY[*]    ; CLOCK_50   ; 5.308 ; 5.820 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  KEY[0]   ; CLOCK_50   ; 5.308 ; 5.820 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
+-----------+------------+-------+-------+------------+------------------------------------------------+


+--------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                             ;
+-----------+------------+--------+--------+------------+------------------------------------------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                ;
+-----------+------------+--------+--------+------------+------------------------------------------------+
; KEY[*]    ; CLOCK_50   ; 0.619  ; 0.539  ; Rise       ; CLOCK_50                                       ;
;  KEY[1]   ; CLOCK_50   ; 0.619  ; 0.539  ; Rise       ; CLOCK_50                                       ;
; SW[*]     ; CLOCK_50   ; -0.443 ; -0.503 ; Rise       ; CLOCK_50                                       ;
;  SW[0]    ; CLOCK_50   ; -0.443 ; -0.503 ; Rise       ; CLOCK_50                                       ;
; KEY[*]    ; CLOCK_50   ; -3.673 ; -4.182 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  KEY[0]   ; CLOCK_50   ; -3.673 ; -4.182 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
+-----------+------------+--------+--------+------------+------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                       ;
+----------------+------------+--------+--------+------------+------------------------------------------------+
; Data Port      ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                ;
+----------------+------------+--------+--------+------------+------------------------------------------------+
; GPIO_1_D[*]    ; CLOCK_50   ; 6.745  ; 6.825  ; Rise       ; CLOCK_50                                       ;
;  GPIO_1_D[15]  ; CLOCK_50   ; 6.745  ; 6.825  ; Rise       ; CLOCK_50                                       ;
;  GPIO_1_D[22]  ; CLOCK_50   ; 6.184  ; 6.105  ; Rise       ; CLOCK_50                                       ;
; DRAM_ADDR[*]   ; CLOCK_50   ; 5.860  ; 5.942  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[0]  ; CLOCK_50   ; 5.771  ; 5.848  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[1]  ; CLOCK_50   ; 5.576  ; 5.736  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[2]  ; CLOCK_50   ; 5.860  ; 5.942  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[3]  ; CLOCK_50   ; 4.559  ; 4.620  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[4]  ; CLOCK_50   ; 4.541  ; 4.602  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[5]  ; CLOCK_50   ; 5.061  ; 5.094  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[6]  ; CLOCK_50   ; 4.838  ; 4.910  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[7]  ; CLOCK_50   ; 5.086  ; 5.126  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[8]  ; CLOCK_50   ; 5.420  ; 5.611  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[9]  ; CLOCK_50   ; 5.369  ; 5.454  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[10] ; CLOCK_50   ; 4.903  ; 5.017  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[11] ; CLOCK_50   ; 5.360  ; 5.494  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_BA[*]     ; CLOCK_50   ; 5.581  ; 5.703  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_BA[0]    ; CLOCK_50   ; 5.581  ; 5.703  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_BA[1]    ; CLOCK_50   ; 5.119  ; 5.249  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_CAS_N     ; CLOCK_50   ; 4.620  ; 4.729  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_CKE       ; CLOCK_50   ; 5.180  ; 5.218  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_CS_N      ; CLOCK_50   ; 5.906  ; 6.108  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_DQ[*]     ; CLOCK_50   ; 7.864  ; 7.955  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[0]    ; CLOCK_50   ; 6.194  ; 6.250  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[1]    ; CLOCK_50   ; 7.526  ; 7.510  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[2]    ; CLOCK_50   ; 6.454  ; 6.459  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[3]    ; CLOCK_50   ; 6.602  ; 6.729  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[4]    ; CLOCK_50   ; 7.133  ; 7.202  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[5]    ; CLOCK_50   ; 6.970  ; 6.994  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[6]    ; CLOCK_50   ; 6.069  ; 6.175  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[7]    ; CLOCK_50   ; 7.029  ; 7.046  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[8]    ; CLOCK_50   ; 7.864  ; 7.955  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[9]    ; CLOCK_50   ; 6.132  ; 6.113  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[10]   ; CLOCK_50   ; 7.721  ; 7.680  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[11]   ; CLOCK_50   ; 7.641  ; 7.717  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[12]   ; CLOCK_50   ; 6.427  ; 6.516  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[13]   ; CLOCK_50   ; 6.847  ; 6.938  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[14]   ; CLOCK_50   ; 7.173  ; 7.222  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[15]   ; CLOCK_50   ; 6.428  ; 6.545  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_DQM[*]    ; CLOCK_50   ; 5.138  ; 5.259  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQM[0]   ; CLOCK_50   ; 5.134  ; 5.259  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQM[1]   ; CLOCK_50   ; 5.138  ; 5.220  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_RAS_N     ; CLOCK_50   ; 4.990  ; 5.052  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_WE_N      ; CLOCK_50   ; 5.316  ; 5.418  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_CLK       ; CLOCK_50   ; -0.224 ;        ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
; DRAM_CLK       ; CLOCK_50   ;        ; -0.264 ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
; GPIO_1_D[*]    ; CLOCK_50   ; 2.691  ;        ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[2] ;
;  GPIO_1_D[14]  ; CLOCK_50   ; 2.691  ;        ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[2] ;
; GPIO_1_D[*]    ; CLOCK_50   ;        ; 2.651  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[2] ;
;  GPIO_1_D[14]  ; CLOCK_50   ;        ; 2.651  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[2] ;
; GPIO_0_D[*]    ; CLOCK_50   ; 2.704  ;        ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
;  GPIO_0_D[0]   ; CLOCK_50   ; 2.704  ;        ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
; GPIO_0_D[*]    ; CLOCK_50   ; 5.411  ; 5.468  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
;  GPIO_0_D[0]   ; CLOCK_50   ;        ; 2.662  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
;  GPIO_0_D[1]   ; CLOCK_50   ; 5.411  ; 5.468  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
;  GPIO_0_D[2]   ; CLOCK_50   ; 5.194  ; 5.247  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
;  GPIO_0_D[3]   ; CLOCK_50   ; 4.897  ; 4.955  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
+----------------+------------+--------+--------+------------+------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                               ;
+----------------+------------+--------+--------+------------+------------------------------------------------+
; Data Port      ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                ;
+----------------+------------+--------+--------+------------+------------------------------------------------+
; GPIO_1_D[*]    ; CLOCK_50   ; 5.979  ; 5.902  ; Rise       ; CLOCK_50                                       ;
;  GPIO_1_D[15]  ; CLOCK_50   ; 6.518  ; 6.593  ; Rise       ; CLOCK_50                                       ;
;  GPIO_1_D[22]  ; CLOCK_50   ; 5.979  ; 5.902  ; Rise       ; CLOCK_50                                       ;
; DRAM_ADDR[*]   ; CLOCK_50   ; 4.009  ; 4.067  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[0]  ; CLOCK_50   ; 5.191  ; 5.264  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[1]  ; CLOCK_50   ; 5.002  ; 5.155  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[2]  ; CLOCK_50   ; 5.275  ; 5.353  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[3]  ; CLOCK_50   ; 4.027  ; 4.084  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[4]  ; CLOCK_50   ; 4.009  ; 4.067  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[5]  ; CLOCK_50   ; 4.509  ; 4.540  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[6]  ; CLOCK_50   ; 4.294  ; 4.362  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[7]  ; CLOCK_50   ; 4.532  ; 4.569  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[8]  ; CLOCK_50   ; 4.851  ; 5.033  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[9]  ; CLOCK_50   ; 4.805  ; 4.886  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[10] ; CLOCK_50   ; 4.358  ; 4.466  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[11] ; CLOCK_50   ; 4.796  ; 4.924  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_BA[*]     ; CLOCK_50   ; 4.564  ; 4.687  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_BA[0]    ; CLOCK_50   ; 5.007  ; 5.123  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_BA[1]    ; CLOCK_50   ; 4.564  ; 4.687  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_CAS_N     ; CLOCK_50   ; 4.088  ; 4.191  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_CKE       ; CLOCK_50   ; 4.623  ; 4.657  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_CS_N      ; CLOCK_50   ; 5.370  ; 5.567  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_DQ[*]     ; CLOCK_50   ; 4.565  ; 4.688  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[0]    ; CLOCK_50   ; 4.703  ; 4.805  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[1]    ; CLOCK_50   ; 6.399  ; 6.438  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[2]    ; CLOCK_50   ; 5.685  ; 5.721  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[3]    ; CLOCK_50   ; 5.498  ; 5.568  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[4]    ; CLOCK_50   ; 5.791  ; 5.808  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[5]    ; CLOCK_50   ; 5.511  ; 5.459  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[6]    ; CLOCK_50   ; 4.565  ; 4.688  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[7]    ; CLOCK_50   ; 6.144  ; 6.171  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[8]    ; CLOCK_50   ; 6.200  ; 6.250  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[9]    ; CLOCK_50   ; 5.331  ; 5.368  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[10]   ; CLOCK_50   ; 6.517  ; 6.522  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[11]   ; CLOCK_50   ; 6.215  ; 6.213  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[12]   ; CLOCK_50   ; 4.801  ; 4.836  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[13]   ; CLOCK_50   ; 6.016  ; 6.031  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[14]   ; CLOCK_50   ; 5.659  ; 5.701  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[15]   ; CLOCK_50   ; 5.310  ; 5.373  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_DQM[*]    ; CLOCK_50   ; 4.579  ; 4.661  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQM[0]   ; CLOCK_50   ; 4.579  ; 4.698  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQM[1]   ; CLOCK_50   ; 4.583  ; 4.661  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_RAS_N     ; CLOCK_50   ; 4.441  ; 4.500  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_WE_N      ; CLOCK_50   ; 4.755  ; 4.852  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_CLK       ; CLOCK_50   ; -0.673 ;        ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
; DRAM_CLK       ; CLOCK_50   ;        ; -0.712 ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
; GPIO_1_D[*]    ; CLOCK_50   ; 2.242  ;        ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[2] ;
;  GPIO_1_D[14]  ; CLOCK_50   ; 2.242  ;        ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[2] ;
; GPIO_1_D[*]    ; CLOCK_50   ;        ; 2.203  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[2] ;
;  GPIO_1_D[14]  ; CLOCK_50   ;        ; 2.203  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[2] ;
; GPIO_0_D[*]    ; CLOCK_50   ; 2.255  ;        ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
;  GPIO_0_D[0]   ; CLOCK_50   ; 2.255  ;        ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
; GPIO_0_D[*]    ; CLOCK_50   ; 4.351  ; 2.213  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
;  GPIO_0_D[0]   ; CLOCK_50   ;        ; 2.213  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
;  GPIO_0_D[1]   ; CLOCK_50   ; 4.844  ; 4.898  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
;  GPIO_0_D[2]   ; CLOCK_50   ; 4.636  ; 4.686  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
;  GPIO_0_D[3]   ; CLOCK_50   ; 4.351  ; 4.406  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
+----------------+------------+--------+--------+------------+------------------------------------------------+


+---------------------------------------------------------------------------------------------------------+
; Output Enable Times                                                                                     ;
+--------------+------------+-------+-------+------------+------------------------------------------------+
; Data Port    ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                ;
+--------------+------------+-------+-------+------------+------------------------------------------------+
; DRAM_DQ[*]   ; CLOCK_50   ; 4.961 ; 4.888 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[0]  ; CLOCK_50   ; 5.479 ; 5.406 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[1]  ; CLOCK_50   ; 5.479 ; 5.406 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[2]  ; CLOCK_50   ; 5.550 ; 5.471 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[3]  ; CLOCK_50   ; 5.339 ; 5.275 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[4]  ; CLOCK_50   ; 4.961 ; 4.888 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[5]  ; CLOCK_50   ; 5.413 ; 5.340 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[6]  ; CLOCK_50   ; 5.413 ; 5.340 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[7]  ; CLOCK_50   ; 5.651 ; 5.572 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[8]  ; CLOCK_50   ; 5.163 ; 5.084 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[9]  ; CLOCK_50   ; 5.375 ; 5.296 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[10] ; CLOCK_50   ; 5.396 ; 5.317 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[11] ; CLOCK_50   ; 5.396 ; 5.317 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[12] ; CLOCK_50   ; 5.279 ; 5.200 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[13] ; CLOCK_50   ; 5.396 ; 5.317 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[14] ; CLOCK_50   ; 5.396 ; 5.317 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[15] ; CLOCK_50   ; 4.961 ; 4.888 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
+--------------+------------+-------+-------+------------+------------------------------------------------+


+---------------------------------------------------------------------------------------------------------+
; Minimum Output Enable Times                                                                             ;
+--------------+------------+-------+-------+------------+------------------------------------------------+
; Data Port    ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                ;
+--------------+------------+-------+-------+------------+------------------------------------------------+
; DRAM_DQ[*]   ; CLOCK_50   ; 4.413 ; 4.340 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[0]  ; CLOCK_50   ; 4.911 ; 4.838 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[1]  ; CLOCK_50   ; 4.911 ; 4.838 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[2]  ; CLOCK_50   ; 4.953 ; 4.874 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[3]  ; CLOCK_50   ; 4.773 ; 4.709 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[4]  ; CLOCK_50   ; 4.413 ; 4.340 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[5]  ; CLOCK_50   ; 4.848 ; 4.775 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[6]  ; CLOCK_50   ; 4.848 ; 4.775 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[7]  ; CLOCK_50   ; 5.050 ; 4.971 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[8]  ; CLOCK_50   ; 4.581 ; 4.502 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[9]  ; CLOCK_50   ; 4.784 ; 4.705 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[10] ; CLOCK_50   ; 4.804 ; 4.725 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[11] ; CLOCK_50   ; 4.804 ; 4.725 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[12] ; CLOCK_50   ; 4.692 ; 4.613 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[13] ; CLOCK_50   ; 4.804 ; 4.725 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[14] ; CLOCK_50   ; 4.804 ; 4.725 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[15] ; CLOCK_50   ; 4.413 ; 4.340 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
+--------------+------------+-------+-------+------------+------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------+
; Output Disable Times                                                                                            ;
+--------------+------------+-----------+-----------+------------+------------------------------------------------+
; Data Port    ; Clock Port ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference                                ;
+--------------+------------+-----------+-----------+------------+------------------------------------------------+
; DRAM_DQ[*]   ; CLOCK_50   ; 4.980     ; 5.053     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[0]  ; CLOCK_50   ; 5.524     ; 5.597     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[1]  ; CLOCK_50   ; 5.524     ; 5.597     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[2]  ; CLOCK_50   ; 5.546     ; 5.625     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[3]  ; CLOCK_50   ; 5.370     ; 5.434     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[4]  ; CLOCK_50   ; 4.980     ; 5.053     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[5]  ; CLOCK_50   ; 5.435     ; 5.508     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[6]  ; CLOCK_50   ; 5.435     ; 5.508     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[7]  ; CLOCK_50   ; 5.687     ; 5.766     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[8]  ; CLOCK_50   ; 5.160     ; 5.239     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[9]  ; CLOCK_50   ; 5.381     ; 5.460     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[10] ; CLOCK_50   ; 5.381     ; 5.460     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[11] ; CLOCK_50   ; 5.381     ; 5.460     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[12] ; CLOCK_50   ; 5.280     ; 5.359     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[13] ; CLOCK_50   ; 5.381     ; 5.460     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[14] ; CLOCK_50   ; 5.381     ; 5.460     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[15] ; CLOCK_50   ; 4.980     ; 5.053     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
+--------------+------------+-----------+-----------+------------+------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------+
; Minimum Output Disable Times                                                                                    ;
+--------------+------------+-----------+-----------+------------+------------------------------------------------+
; Data Port    ; Clock Port ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference                                ;
+--------------+------------+-----------+-----------+------------+------------------------------------------------+
; DRAM_DQ[*]   ; CLOCK_50   ; 4.429     ; 4.502     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[0]  ; CLOCK_50   ; 4.951     ; 5.024     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[1]  ; CLOCK_50   ; 4.951     ; 5.024     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[2]  ; CLOCK_50   ; 4.945     ; 5.024     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[3]  ; CLOCK_50   ; 4.800     ; 4.864     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[4]  ; CLOCK_50   ; 4.429     ; 4.502     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[5]  ; CLOCK_50   ; 4.866     ; 4.939     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[6]  ; CLOCK_50   ; 4.866     ; 4.939     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[7]  ; CLOCK_50   ; 5.081     ; 5.160     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[8]  ; CLOCK_50   ; 4.575     ; 4.654     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[9]  ; CLOCK_50   ; 4.787     ; 4.866     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[10] ; CLOCK_50   ; 4.787     ; 4.866     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[11] ; CLOCK_50   ; 4.787     ; 4.866     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[12] ; CLOCK_50   ; 4.690     ; 4.769     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[13] ; CLOCK_50   ; 4.787     ; 4.866     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[14] ; CLOCK_50   ; 4.787     ; 4.866     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[15] ; CLOCK_50   ; 4.429     ; 4.502     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
+--------------+------------+-----------+-----------+------------+------------------------------------------------+


----------------
; MTBF Summary ;
----------------
Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

Number of Synchronizer Chains Found: 54
Shortest Synchronizer Chain: 2 Registers
Fraction of Chains for which MTBFs Could Not be Calculated: 0.000
Worst Case Available Settling Time: 15.039 ns

Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8



+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Synchronizer Summary                                                                                                                                                                                                                                                                                                                                                                  ;
+----------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+-------------------------+
; Source Node                                                                                                                                  ; Synchronization Node                                                                                                                                                                ; Typical MTBF (Years)   ; Included in Design MTBF ;
+----------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+-------------------------+
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|rdptr_g[7]          ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|alt_synch_pipe_pkd:ws_dgrp|dffpipe_od9:dffpipe8|dffe9a[7]  ; Greater than 1 Billion ; Yes                     ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|rdptr_g[0]          ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|alt_synch_pipe_pkd:ws_dgrp|dffpipe_od9:dffpipe8|dffe9a[0]  ; Greater than 1 Billion ; Yes                     ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|rdptr_g[4]          ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|alt_synch_pipe_pkd:ws_dgrp|dffpipe_od9:dffpipe8|dffe9a[4]  ; Greater than 1 Billion ; Yes                     ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ihj1:auto_generated|delayed_wrptr_g[8] ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ihj1:auto_generated|alt_synch_pipe_mkd:rs_dgwp|dffpipe_ld9:dffpipe5|dffe6a[8] ; Greater than 1 Billion ; Yes                     ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|rdptr_g[3]          ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|alt_synch_pipe_pkd:ws_dgrp|dffpipe_od9:dffpipe8|dffe9a[3]  ; Greater than 1 Billion ; Yes                     ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ihj1:auto_generated|delayed_wrptr_g[2] ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ihj1:auto_generated|alt_synch_pipe_mkd:rs_dgwp|dffpipe_ld9:dffpipe5|dffe6a[2] ; Greater than 1 Billion ; Yes                     ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ihj1:auto_generated|delayed_wrptr_g[8] ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ihj1:auto_generated|alt_synch_pipe_mkd:rs_dgwp|dffpipe_ld9:dffpipe5|dffe6a[8] ; Greater than 1 Billion ; Yes                     ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ihj1:auto_generated|delayed_wrptr_g[3] ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ihj1:auto_generated|alt_synch_pipe_mkd:rs_dgwp|dffpipe_ld9:dffpipe5|dffe6a[3] ; Greater than 1 Billion ; Yes                     ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ihj1:auto_generated|delayed_wrptr_g[5] ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ihj1:auto_generated|alt_synch_pipe_mkd:rs_dgwp|dffpipe_ld9:dffpipe5|dffe6a[5] ; Greater than 1 Billion ; Yes                     ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ihj1:auto_generated|delayed_wrptr_g[3] ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ihj1:auto_generated|alt_synch_pipe_mkd:rs_dgwp|dffpipe_ld9:dffpipe5|dffe6a[3] ; Greater than 1 Billion ; Yes                     ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|rdptr_g[4]          ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|alt_synch_pipe_pkd:ws_dgrp|dffpipe_od9:dffpipe8|dffe9a[4]  ; Greater than 1 Billion ; Yes                     ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ihj1:auto_generated|delayed_wrptr_g[0] ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ihj1:auto_generated|alt_synch_pipe_mkd:rs_dgwp|dffpipe_ld9:dffpipe5|dffe6a[0] ; Greater than 1 Billion ; Yes                     ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|rdptr_g[5]          ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|alt_synch_pipe_pkd:ws_dgrp|dffpipe_od9:dffpipe8|dffe9a[5]  ; Greater than 1 Billion ; Yes                     ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|rdptr_g[0]          ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|alt_synch_pipe_pkd:ws_dgrp|dffpipe_od9:dffpipe8|dffe9a[0]  ; Greater than 1 Billion ; Yes                     ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ihj1:auto_generated|delayed_wrptr_g[0] ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ihj1:auto_generated|alt_synch_pipe_mkd:rs_dgwp|dffpipe_ld9:dffpipe5|dffe6a[0] ; Greater than 1 Billion ; Yes                     ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|rdptr_g[2]          ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|alt_synch_pipe_pkd:ws_dgrp|dffpipe_od9:dffpipe8|dffe9a[2]  ; Greater than 1 Billion ; Yes                     ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ihj1:auto_generated|delayed_wrptr_g[5] ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ihj1:auto_generated|alt_synch_pipe_mkd:rs_dgwp|dffpipe_ld9:dffpipe5|dffe6a[5] ; Greater than 1 Billion ; Yes                     ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ihj1:auto_generated|delayed_wrptr_g[7] ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ihj1:auto_generated|alt_synch_pipe_mkd:rs_dgwp|dffpipe_ld9:dffpipe5|dffe6a[7] ; Greater than 1 Billion ; Yes                     ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|rdptr_g[6]          ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|alt_synch_pipe_pkd:ws_dgrp|dffpipe_od9:dffpipe8|dffe9a[6]  ; Greater than 1 Billion ; Yes                     ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ihj1:auto_generated|delayed_wrptr_g[6] ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ihj1:auto_generated|alt_synch_pipe_mkd:rs_dgwp|dffpipe_ld9:dffpipe5|dffe6a[6] ; Greater than 1 Billion ; Yes                     ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|rdptr_g[2]          ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|alt_synch_pipe_pkd:ws_dgrp|dffpipe_od9:dffpipe8|dffe9a[2]  ; Greater than 1 Billion ; Yes                     ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ihj1:auto_generated|delayed_wrptr_g[4] ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ihj1:auto_generated|alt_synch_pipe_mkd:rs_dgwp|dffpipe_ld9:dffpipe5|dffe6a[4] ; Greater than 1 Billion ; Yes                     ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|rdptr_g[6]          ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|alt_synch_pipe_pkd:ws_dgrp|dffpipe_od9:dffpipe8|dffe9a[6]  ; Greater than 1 Billion ; Yes                     ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|rdptr_g[8]          ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|alt_synch_pipe_pkd:ws_dgrp|dffpipe_od9:dffpipe8|dffe9a[8]  ; Greater than 1 Billion ; Yes                     ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|rdptr_g[7]          ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|alt_synch_pipe_pkd:ws_dgrp|dffpipe_od9:dffpipe8|dffe9a[7]  ; Greater than 1 Billion ; Yes                     ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|rdptr_g[8]          ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|alt_synch_pipe_pkd:ws_dgrp|dffpipe_od9:dffpipe8|dffe9a[8]  ; Greater than 1 Billion ; Yes                     ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ihj1:auto_generated|delayed_wrptr_g[6] ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ihj1:auto_generated|alt_synch_pipe_mkd:rs_dgwp|dffpipe_ld9:dffpipe5|dffe6a[6] ; Greater than 1 Billion ; Yes                     ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|rdptr_g[5]          ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|alt_synch_pipe_pkd:ws_dgrp|dffpipe_od9:dffpipe8|dffe9a[5]  ; Greater than 1 Billion ; Yes                     ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ihj1:auto_generated|delayed_wrptr_g[7] ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ihj1:auto_generated|alt_synch_pipe_mkd:rs_dgwp|dffpipe_ld9:dffpipe5|dffe6a[7] ; Greater than 1 Billion ; Yes                     ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ihj1:auto_generated|delayed_wrptr_g[1] ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ihj1:auto_generated|alt_synch_pipe_mkd:rs_dgwp|dffpipe_ld9:dffpipe5|dffe6a[1] ; Greater than 1 Billion ; Yes                     ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|rdptr_g[3]          ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|alt_synch_pipe_pkd:ws_dgrp|dffpipe_od9:dffpipe8|dffe9a[3]  ; Greater than 1 Billion ; Yes                     ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ihj1:auto_generated|delayed_wrptr_g[4] ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ihj1:auto_generated|alt_synch_pipe_mkd:rs_dgwp|dffpipe_ld9:dffpipe5|dffe6a[4] ; Greater than 1 Billion ; Yes                     ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|rdptr_g[1]          ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|alt_synch_pipe_pkd:ws_dgrp|dffpipe_od9:dffpipe8|dffe9a[1]  ; Greater than 1 Billion ; Yes                     ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ihj1:auto_generated|delayed_wrptr_g[2] ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ihj1:auto_generated|alt_synch_pipe_mkd:rs_dgwp|dffpipe_ld9:dffpipe5|dffe6a[2] ; Greater than 1 Billion ; Yes                     ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|rdptr_g[1]          ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|alt_synch_pipe_pkd:ws_dgrp|dffpipe_od9:dffpipe8|dffe9a[1]  ; Greater than 1 Billion ; Yes                     ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ihj1:auto_generated|delayed_wrptr_g[1] ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ihj1:auto_generated|alt_synch_pipe_mkd:rs_dgwp|dffpipe_ld9:dffpipe5|dffe6a[1] ; Greater than 1 Billion ; Yes                     ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|delayed_wrptr_g[2]  ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|alt_synch_pipe_okd:rs_dgwp|dffpipe_nd9:dffpipe5|dffe6a[2]  ; Greater than 1 Billion ; Yes                     ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|delayed_wrptr_g[0]  ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|alt_synch_pipe_okd:rs_dgwp|dffpipe_nd9:dffpipe5|dffe6a[0]  ; Greater than 1 Billion ; Yes                     ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|delayed_wrptr_g[5]  ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|alt_synch_pipe_okd:rs_dgwp|dffpipe_nd9:dffpipe5|dffe6a[5]  ; Greater than 1 Billion ; Yes                     ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|delayed_wrptr_g[5]  ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|alt_synch_pipe_okd:rs_dgwp|dffpipe_nd9:dffpipe5|dffe6a[5]  ; Greater than 1 Billion ; Yes                     ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|delayed_wrptr_g[6]  ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|alt_synch_pipe_okd:rs_dgwp|dffpipe_nd9:dffpipe5|dffe6a[6]  ; Greater than 1 Billion ; Yes                     ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|delayed_wrptr_g[2]  ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|alt_synch_pipe_okd:rs_dgwp|dffpipe_nd9:dffpipe5|dffe6a[2]  ; Greater than 1 Billion ; Yes                     ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|delayed_wrptr_g[4]  ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|alt_synch_pipe_okd:rs_dgwp|dffpipe_nd9:dffpipe5|dffe6a[4]  ; Greater than 1 Billion ; Yes                     ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|delayed_wrptr_g[8]  ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|alt_synch_pipe_okd:rs_dgwp|dffpipe_nd9:dffpipe5|dffe6a[8]  ; Greater than 1 Billion ; Yes                     ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|delayed_wrptr_g[3]  ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|alt_synch_pipe_okd:rs_dgwp|dffpipe_nd9:dffpipe5|dffe6a[3]  ; Greater than 1 Billion ; Yes                     ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|delayed_wrptr_g[6]  ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|alt_synch_pipe_okd:rs_dgwp|dffpipe_nd9:dffpipe5|dffe6a[6]  ; Greater than 1 Billion ; Yes                     ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|delayed_wrptr_g[3]  ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|alt_synch_pipe_okd:rs_dgwp|dffpipe_nd9:dffpipe5|dffe6a[3]  ; Greater than 1 Billion ; Yes                     ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|delayed_wrptr_g[8]  ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|alt_synch_pipe_okd:rs_dgwp|dffpipe_nd9:dffpipe5|dffe6a[8]  ; Greater than 1 Billion ; Yes                     ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|delayed_wrptr_g[7]  ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|alt_synch_pipe_okd:rs_dgwp|dffpipe_nd9:dffpipe5|dffe6a[7]  ; Greater than 1 Billion ; Yes                     ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|delayed_wrptr_g[0]  ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|alt_synch_pipe_okd:rs_dgwp|dffpipe_nd9:dffpipe5|dffe6a[0]  ; Greater than 1 Billion ; Yes                     ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|delayed_wrptr_g[4]  ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|alt_synch_pipe_okd:rs_dgwp|dffpipe_nd9:dffpipe5|dffe6a[4]  ; Greater than 1 Billion ; Yes                     ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|delayed_wrptr_g[1]  ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|alt_synch_pipe_okd:rs_dgwp|dffpipe_nd9:dffpipe5|dffe6a[1]  ; Greater than 1 Billion ; Yes                     ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|delayed_wrptr_g[7]  ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|alt_synch_pipe_okd:rs_dgwp|dffpipe_nd9:dffpipe5|dffe6a[7]  ; Greater than 1 Billion ; Yes                     ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|delayed_wrptr_g[1]  ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|alt_synch_pipe_okd:rs_dgwp|dffpipe_nd9:dffpipe5|dffe6a[1]  ; Greater than 1 Billion ; Yes                     ;
+----------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+-------------------------+


Synchronizer Chain #1: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                              ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|rdptr_g[7]                                                ;
; Synchronization Node    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|alt_synch_pipe_pkd:ws_dgrp|dffpipe_od9:dffpipe8|dffe9a[7] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                             ;
; Included in Design MTBF ; Yes                                                                                                                                                                                ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                     ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                             ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                 ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                         ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                         ; 15.039                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                            ; 5                      ;              ;                  ;              ;
; Source Clock                                                                                                                                                                         ;                        ;              ;                  ;              ;
;  u6|altpll_component|auto_generated|pll1|clk[4]                                                                                                                                      ;                        ; 25.000       ; 40.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                ;                        ;              ;                  ;              ;
;  u6|altpll_component|auto_generated|pll1|clk[0]                                                                                                                                      ;                        ; 10.000       ; 100.0 MHz        ;              ;
; Asynchronous Source                                                                                                                                                                  ;                        ;              ;                  ;              ;
;  Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|rdptr_g[7]                                                 ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                            ;                        ;              ;                  ;              ;
;  Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|alt_synch_pipe_pkd:ws_dgrp|dffpipe_od9:dffpipe8|dffe9a[7]  ;                        ;              ;                  ; 8.879        ;
;  Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|alt_synch_pipe_pkd:ws_dgrp|dffpipe_od9:dffpipe8|dffe10a[7] ;                        ;              ;                  ; 6.160        ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #2: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                              ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|rdptr_g[0]                                                ;
; Synchronization Node    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|alt_synch_pipe_pkd:ws_dgrp|dffpipe_od9:dffpipe8|dffe9a[0] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                             ;
; Included in Design MTBF ; Yes                                                                                                                                                                                ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                     ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                             ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                 ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                         ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                         ; 15.081                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                            ; 5                      ;              ;                  ;              ;
; Source Clock                                                                                                                                                                         ;                        ;              ;                  ;              ;
;  u6|altpll_component|auto_generated|pll1|clk[4]                                                                                                                                      ;                        ; 25.000       ; 40.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                ;                        ;              ;                  ;              ;
;  u6|altpll_component|auto_generated|pll1|clk[0]                                                                                                                                      ;                        ; 10.000       ; 100.0 MHz        ;              ;
; Asynchronous Source                                                                                                                                                                  ;                        ;              ;                  ;              ;
;  Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|rdptr_g[0]                                                 ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                            ;                        ;              ;                  ;              ;
;  Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|alt_synch_pipe_pkd:ws_dgrp|dffpipe_od9:dffpipe8|dffe9a[0]  ;                        ;              ;                  ; 8.956        ;
;  Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|alt_synch_pipe_pkd:ws_dgrp|dffpipe_od9:dffpipe8|dffe10a[0] ;                        ;              ;                  ; 6.125        ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #3: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                              ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|rdptr_g[4]                                                ;
; Synchronization Node    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|alt_synch_pipe_pkd:ws_dgrp|dffpipe_od9:dffpipe8|dffe9a[4] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                             ;
; Included in Design MTBF ; Yes                                                                                                                                                                                ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                     ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                             ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                 ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                         ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                         ; 15.283                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                            ; 5                      ;              ;                  ;              ;
; Source Clock                                                                                                                                                                         ;                        ;              ;                  ;              ;
;  u6|altpll_component|auto_generated|pll1|clk[4]                                                                                                                                      ;                        ; 25.000       ; 40.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                ;                        ;              ;                  ;              ;
;  u6|altpll_component|auto_generated|pll1|clk[0]                                                                                                                                      ;                        ; 10.000       ; 100.0 MHz        ;              ;
; Asynchronous Source                                                                                                                                                                  ;                        ;              ;                  ;              ;
;  Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|rdptr_g[4]                                                 ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                            ;                        ;              ;                  ;              ;
;  Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|alt_synch_pipe_pkd:ws_dgrp|dffpipe_od9:dffpipe8|dffe9a[4]  ;                        ;              ;                  ; 8.714        ;
;  Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|alt_synch_pipe_pkd:ws_dgrp|dffpipe_od9:dffpipe8|dffe10a[4] ;                        ;              ;                  ; 6.569        ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #4: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                 ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                               ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ihj1:auto_generated|delayed_wrptr_g[8]                                        ;
; Synchronization Node    ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ihj1:auto_generated|alt_synch_pipe_mkd:rs_dgwp|dffpipe_ld9:dffpipe5|dffe6a[8] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                              ;
; Included in Design MTBF ; Yes                                                                                                                                                                                 ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                     ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                             ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                 ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                         ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                         ; 15.498                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                            ; 12.5                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                         ;                        ;              ;                  ;              ;
;  Unknown                                                                                                                                                                             ;                        ;              ;                  ;              ;
; Synchronization Clock                                                                                                                                                                ;                        ;              ;                  ;              ;
;  u6|altpll_component|auto_generated|pll1|clk[0]                                                                                                                                      ;                        ; 10.000       ; 100.0 MHz        ;              ;
; Asynchronous Source                                                                                                                                                                  ;                        ;              ;                  ;              ;
;  Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ihj1:auto_generated|delayed_wrptr_g[8]                                        ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                            ;                        ;              ;                  ;              ;
;  Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ihj1:auto_generated|alt_synch_pipe_mkd:rs_dgwp|dffpipe_ld9:dffpipe5|dffe6a[8] ;                        ;              ;                  ; 8.467        ;
;  Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ihj1:auto_generated|alt_synch_pipe_mkd:rs_dgwp|dffpipe_ld9:dffpipe5|dffe7a[8] ;                        ;              ;                  ; 7.031        ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #5: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                              ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|rdptr_g[3]                                                ;
; Synchronization Node    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|alt_synch_pipe_pkd:ws_dgrp|dffpipe_od9:dffpipe8|dffe9a[3] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                             ;
; Included in Design MTBF ; Yes                                                                                                                                                                                ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                     ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                             ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                 ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                         ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                         ; 15.531                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                            ; 5                      ;              ;                  ;              ;
; Source Clock                                                                                                                                                                         ;                        ;              ;                  ;              ;
;  u6|altpll_component|auto_generated|pll1|clk[4]                                                                                                                                      ;                        ; 25.000       ; 40.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                ;                        ;              ;                  ;              ;
;  u6|altpll_component|auto_generated|pll1|clk[0]                                                                                                                                      ;                        ; 10.000       ; 100.0 MHz        ;              ;
; Asynchronous Source                                                                                                                                                                  ;                        ;              ;                  ;              ;
;  Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|rdptr_g[3]                                                 ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                            ;                        ;              ;                  ;              ;
;  Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|alt_synch_pipe_pkd:ws_dgrp|dffpipe_od9:dffpipe8|dffe9a[3]  ;                        ;              ;                  ; 8.675        ;
;  Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|alt_synch_pipe_pkd:ws_dgrp|dffpipe_od9:dffpipe8|dffe10a[3] ;                        ;              ;                  ; 6.856        ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #6: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                 ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                               ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ihj1:auto_generated|delayed_wrptr_g[2]                                        ;
; Synchronization Node    ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ihj1:auto_generated|alt_synch_pipe_mkd:rs_dgwp|dffpipe_ld9:dffpipe5|dffe6a[2] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                              ;
; Included in Design MTBF ; Yes                                                                                                                                                                                 ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                     ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                             ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                 ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                         ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                         ; 15.736                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                            ; 12.5                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                         ;                        ;              ;                  ;              ;
;  Unknown                                                                                                                                                                             ;                        ;              ;                  ;              ;
; Synchronization Clock                                                                                                                                                                ;                        ;              ;                  ;              ;
;  u6|altpll_component|auto_generated|pll1|clk[0]                                                                                                                                      ;                        ; 10.000       ; 100.0 MHz        ;              ;
; Asynchronous Source                                                                                                                                                                  ;                        ;              ;                  ;              ;
;  Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ihj1:auto_generated|delayed_wrptr_g[2]                                        ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                            ;                        ;              ;                  ;              ;
;  Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ihj1:auto_generated|alt_synch_pipe_mkd:rs_dgwp|dffpipe_ld9:dffpipe5|dffe6a[2] ;                        ;              ;                  ; 9.009        ;
;  Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ihj1:auto_generated|alt_synch_pipe_mkd:rs_dgwp|dffpipe_ld9:dffpipe5|dffe7a[2] ;                        ;              ;                  ; 6.727        ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #7: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                 ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                               ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ihj1:auto_generated|delayed_wrptr_g[8]                                        ;
; Synchronization Node    ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ihj1:auto_generated|alt_synch_pipe_mkd:rs_dgwp|dffpipe_ld9:dffpipe5|dffe6a[8] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                              ;
; Included in Design MTBF ; Yes                                                                                                                                                                                 ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                     ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                             ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                 ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                         ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                         ; 15.819                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                            ; 12.5                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                         ;                        ;              ;                  ;              ;
;  Unknown                                                                                                                                                                             ;                        ;              ;                  ;              ;
; Synchronization Clock                                                                                                                                                                ;                        ;              ;                  ;              ;
;  u6|altpll_component|auto_generated|pll1|clk[0]                                                                                                                                      ;                        ; 10.000       ; 100.0 MHz        ;              ;
; Asynchronous Source                                                                                                                                                                  ;                        ;              ;                  ;              ;
;  Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ihj1:auto_generated|delayed_wrptr_g[8]                                        ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                            ;                        ;              ;                  ;              ;
;  Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ihj1:auto_generated|alt_synch_pipe_mkd:rs_dgwp|dffpipe_ld9:dffpipe5|dffe6a[8] ;                        ;              ;                  ; 8.760        ;
;  Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ihj1:auto_generated|alt_synch_pipe_mkd:rs_dgwp|dffpipe_ld9:dffpipe5|dffe7a[8] ;                        ;              ;                  ; 7.059        ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #8: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                 ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                               ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ihj1:auto_generated|delayed_wrptr_g[3]                                        ;
; Synchronization Node    ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ihj1:auto_generated|alt_synch_pipe_mkd:rs_dgwp|dffpipe_ld9:dffpipe5|dffe6a[3] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                              ;
; Included in Design MTBF ; Yes                                                                                                                                                                                 ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                     ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                             ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                 ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                         ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                         ; 15.835                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                            ; 12.5                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                         ;                        ;              ;                  ;              ;
;  Unknown                                                                                                                                                                             ;                        ;              ;                  ;              ;
; Synchronization Clock                                                                                                                                                                ;                        ;              ;                  ;              ;
;  u6|altpll_component|auto_generated|pll1|clk[0]                                                                                                                                      ;                        ; 10.000       ; 100.0 MHz        ;              ;
; Asynchronous Source                                                                                                                                                                  ;                        ;              ;                  ;              ;
;  Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ihj1:auto_generated|delayed_wrptr_g[3]                                        ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                            ;                        ;              ;                  ;              ;
;  Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ihj1:auto_generated|alt_synch_pipe_mkd:rs_dgwp|dffpipe_ld9:dffpipe5|dffe6a[3] ;                        ;              ;                  ; 8.326        ;
;  Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ihj1:auto_generated|alt_synch_pipe_mkd:rs_dgwp|dffpipe_ld9:dffpipe5|dffe7a[3] ;                        ;              ;                  ; 7.509        ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #9: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                 ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                               ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ihj1:auto_generated|delayed_wrptr_g[5]                                        ;
; Synchronization Node    ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ihj1:auto_generated|alt_synch_pipe_mkd:rs_dgwp|dffpipe_ld9:dffpipe5|dffe6a[5] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                              ;
; Included in Design MTBF ; Yes                                                                                                                                                                                 ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                     ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                             ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                 ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                         ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                         ; 15.837                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                            ; 12.5                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                         ;                        ;              ;                  ;              ;
;  Unknown                                                                                                                                                                             ;                        ;              ;                  ;              ;
; Synchronization Clock                                                                                                                                                                ;                        ;              ;                  ;              ;
;  u6|altpll_component|auto_generated|pll1|clk[0]                                                                                                                                      ;                        ; 10.000       ; 100.0 MHz        ;              ;
; Asynchronous Source                                                                                                                                                                  ;                        ;              ;                  ;              ;
;  Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ihj1:auto_generated|delayed_wrptr_g[5]                                        ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                            ;                        ;              ;                  ;              ;
;  Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ihj1:auto_generated|alt_synch_pipe_mkd:rs_dgwp|dffpipe_ld9:dffpipe5|dffe6a[5] ;                        ;              ;                  ; 9.062        ;
;  Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ihj1:auto_generated|alt_synch_pipe_mkd:rs_dgwp|dffpipe_ld9:dffpipe5|dffe7a[5] ;                        ;              ;                  ; 6.775        ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #10: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                 ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                               ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ihj1:auto_generated|delayed_wrptr_g[3]                                        ;
; Synchronization Node    ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ihj1:auto_generated|alt_synch_pipe_mkd:rs_dgwp|dffpipe_ld9:dffpipe5|dffe6a[3] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                              ;
; Included in Design MTBF ; Yes                                                                                                                                                                                 ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                     ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                             ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                 ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                         ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                         ; 15.842                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                            ; 12.5                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                         ;                        ;              ;                  ;              ;
;  Unknown                                                                                                                                                                             ;                        ;              ;                  ;              ;
; Synchronization Clock                                                                                                                                                                ;                        ;              ;                  ;              ;
;  u6|altpll_component|auto_generated|pll1|clk[0]                                                                                                                                      ;                        ; 10.000       ; 100.0 MHz        ;              ;
; Asynchronous Source                                                                                                                                                                  ;                        ;              ;                  ;              ;
;  Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ihj1:auto_generated|delayed_wrptr_g[3]                                        ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                            ;                        ;              ;                  ;              ;
;  Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ihj1:auto_generated|alt_synch_pipe_mkd:rs_dgwp|dffpipe_ld9:dffpipe5|dffe6a[3] ;                        ;              ;                  ; 9.061        ;
;  Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ihj1:auto_generated|alt_synch_pipe_mkd:rs_dgwp|dffpipe_ld9:dffpipe5|dffe7a[3] ;                        ;              ;                  ; 6.781        ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #11: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                              ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|rdptr_g[4]                                                ;
; Synchronization Node    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|alt_synch_pipe_pkd:ws_dgrp|dffpipe_od9:dffpipe8|dffe9a[4] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                             ;
; Included in Design MTBF ; Yes                                                                                                                                                                                ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                     ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                             ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                 ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                         ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                         ; 15.872                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                            ; 5                      ;              ;                  ;              ;
; Source Clock                                                                                                                                                                         ;                        ;              ;                  ;              ;
;  u6|altpll_component|auto_generated|pll1|clk[4]                                                                                                                                      ;                        ; 25.000       ; 40.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                ;                        ;              ;                  ;              ;
;  u6|altpll_component|auto_generated|pll1|clk[0]                                                                                                                                      ;                        ; 10.000       ; 100.0 MHz        ;              ;
; Asynchronous Source                                                                                                                                                                  ;                        ;              ;                  ;              ;
;  Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|rdptr_g[4]                                                 ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                            ;                        ;              ;                  ;              ;
;  Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|alt_synch_pipe_pkd:ws_dgrp|dffpipe_od9:dffpipe8|dffe9a[4]  ;                        ;              ;                  ; 9.061        ;
;  Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|alt_synch_pipe_pkd:ws_dgrp|dffpipe_od9:dffpipe8|dffe10a[4] ;                        ;              ;                  ; 6.811        ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #12: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                 ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                               ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ihj1:auto_generated|delayed_wrptr_g[0]                                        ;
; Synchronization Node    ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ihj1:auto_generated|alt_synch_pipe_mkd:rs_dgwp|dffpipe_ld9:dffpipe5|dffe6a[0] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                              ;
; Included in Design MTBF ; Yes                                                                                                                                                                                 ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                     ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                             ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                 ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                         ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                         ; 15.915                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                            ; 12.5                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                         ;                        ;              ;                  ;              ;
;  Unknown                                                                                                                                                                             ;                        ;              ;                  ;              ;
; Synchronization Clock                                                                                                                                                                ;                        ;              ;                  ;              ;
;  u6|altpll_component|auto_generated|pll1|clk[0]                                                                                                                                      ;                        ; 10.000       ; 100.0 MHz        ;              ;
; Asynchronous Source                                                                                                                                                                  ;                        ;              ;                  ;              ;
;  Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ihj1:auto_generated|delayed_wrptr_g[0]                                        ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                            ;                        ;              ;                  ;              ;
;  Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ihj1:auto_generated|alt_synch_pipe_mkd:rs_dgwp|dffpipe_ld9:dffpipe5|dffe6a[0] ;                        ;              ;                  ; 8.452        ;
;  Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ihj1:auto_generated|alt_synch_pipe_mkd:rs_dgwp|dffpipe_ld9:dffpipe5|dffe7a[0] ;                        ;              ;                  ; 7.463        ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #13: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                              ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|rdptr_g[5]                                                ;
; Synchronization Node    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|alt_synch_pipe_pkd:ws_dgrp|dffpipe_od9:dffpipe8|dffe9a[5] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                             ;
; Included in Design MTBF ; Yes                                                                                                                                                                                ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                     ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                             ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                 ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                         ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                         ; 15.916                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                            ; 5                      ;              ;                  ;              ;
; Source Clock                                                                                                                                                                         ;                        ;              ;                  ;              ;
;  u6|altpll_component|auto_generated|pll1|clk[4]                                                                                                                                      ;                        ; 25.000       ; 40.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                ;                        ;              ;                  ;              ;
;  u6|altpll_component|auto_generated|pll1|clk[0]                                                                                                                                      ;                        ; 10.000       ; 100.0 MHz        ;              ;
; Asynchronous Source                                                                                                                                                                  ;                        ;              ;                  ;              ;
;  Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|rdptr_g[5]                                                 ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                            ;                        ;              ;                  ;              ;
;  Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|alt_synch_pipe_pkd:ws_dgrp|dffpipe_od9:dffpipe8|dffe9a[5]  ;                        ;              ;                  ; 8.917        ;
;  Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|alt_synch_pipe_pkd:ws_dgrp|dffpipe_od9:dffpipe8|dffe10a[5] ;                        ;              ;                  ; 6.999        ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #14: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                              ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|rdptr_g[0]                                                ;
; Synchronization Node    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|alt_synch_pipe_pkd:ws_dgrp|dffpipe_od9:dffpipe8|dffe9a[0] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                             ;
; Included in Design MTBF ; Yes                                                                                                                                                                                ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                     ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                             ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                 ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                         ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                         ; 15.917                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                            ; 5                      ;              ;                  ;              ;
; Source Clock                                                                                                                                                                         ;                        ;              ;                  ;              ;
;  u6|altpll_component|auto_generated|pll1|clk[4]                                                                                                                                      ;                        ; 25.000       ; 40.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                ;                        ;              ;                  ;              ;
;  u6|altpll_component|auto_generated|pll1|clk[0]                                                                                                                                      ;                        ; 10.000       ; 100.0 MHz        ;              ;
; Asynchronous Source                                                                                                                                                                  ;                        ;              ;                  ;              ;
;  Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|rdptr_g[0]                                                 ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                            ;                        ;              ;                  ;              ;
;  Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|alt_synch_pipe_pkd:ws_dgrp|dffpipe_od9:dffpipe8|dffe9a[0]  ;                        ;              ;                  ; 9.110        ;
;  Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|alt_synch_pipe_pkd:ws_dgrp|dffpipe_od9:dffpipe8|dffe10a[0] ;                        ;              ;                  ; 6.807        ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #15: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                 ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                               ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ihj1:auto_generated|delayed_wrptr_g[0]                                        ;
; Synchronization Node    ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ihj1:auto_generated|alt_synch_pipe_mkd:rs_dgwp|dffpipe_ld9:dffpipe5|dffe6a[0] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                              ;
; Included in Design MTBF ; Yes                                                                                                                                                                                 ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                     ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                             ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                 ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                         ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                         ; 15.922                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                            ; 12.5                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                         ;                        ;              ;                  ;              ;
;  Unknown                                                                                                                                                                             ;                        ;              ;                  ;              ;
; Synchronization Clock                                                                                                                                                                ;                        ;              ;                  ;              ;
;  u6|altpll_component|auto_generated|pll1|clk[0]                                                                                                                                      ;                        ; 10.000       ; 100.0 MHz        ;              ;
; Asynchronous Source                                                                                                                                                                  ;                        ;              ;                  ;              ;
;  Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ihj1:auto_generated|delayed_wrptr_g[0]                                        ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                            ;                        ;              ;                  ;              ;
;  Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ihj1:auto_generated|alt_synch_pipe_mkd:rs_dgwp|dffpipe_ld9:dffpipe5|dffe6a[0] ;                        ;              ;                  ; 9.189        ;
;  Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ihj1:auto_generated|alt_synch_pipe_mkd:rs_dgwp|dffpipe_ld9:dffpipe5|dffe7a[0] ;                        ;              ;                  ; 6.733        ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #16: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                              ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|rdptr_g[2]                                                ;
; Synchronization Node    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|alt_synch_pipe_pkd:ws_dgrp|dffpipe_od9:dffpipe8|dffe9a[2] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                             ;
; Included in Design MTBF ; Yes                                                                                                                                                                                ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                     ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                             ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                 ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                         ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                         ; 15.938                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                            ; 5                      ;              ;                  ;              ;
; Source Clock                                                                                                                                                                         ;                        ;              ;                  ;              ;
;  u6|altpll_component|auto_generated|pll1|clk[4]                                                                                                                                      ;                        ; 25.000       ; 40.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                ;                        ;              ;                  ;              ;
;  u6|altpll_component|auto_generated|pll1|clk[0]                                                                                                                                      ;                        ; 10.000       ; 100.0 MHz        ;              ;
; Asynchronous Source                                                                                                                                                                  ;                        ;              ;                  ;              ;
;  Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|rdptr_g[2]                                                 ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                            ;                        ;              ;                  ;              ;
;  Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|alt_synch_pipe_pkd:ws_dgrp|dffpipe_od9:dffpipe8|dffe9a[2]  ;                        ;              ;                  ; 9.242        ;
;  Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|alt_synch_pipe_pkd:ws_dgrp|dffpipe_od9:dffpipe8|dffe10a[2] ;                        ;              ;                  ; 6.696        ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #17: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                 ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                               ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ihj1:auto_generated|delayed_wrptr_g[5]                                        ;
; Synchronization Node    ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ihj1:auto_generated|alt_synch_pipe_mkd:rs_dgwp|dffpipe_ld9:dffpipe5|dffe6a[5] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                              ;
; Included in Design MTBF ; Yes                                                                                                                                                                                 ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                     ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                             ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                 ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                         ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                         ; 15.985                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                            ; 12.5                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                         ;                        ;              ;                  ;              ;
;  Unknown                                                                                                                                                                             ;                        ;              ;                  ;              ;
; Synchronization Clock                                                                                                                                                                ;                        ;              ;                  ;              ;
;  u6|altpll_component|auto_generated|pll1|clk[0]                                                                                                                                      ;                        ; 10.000       ; 100.0 MHz        ;              ;
; Asynchronous Source                                                                                                                                                                  ;                        ;              ;                  ;              ;
;  Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ihj1:auto_generated|delayed_wrptr_g[5]                                        ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                            ;                        ;              ;                  ;              ;
;  Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ihj1:auto_generated|alt_synch_pipe_mkd:rs_dgwp|dffpipe_ld9:dffpipe5|dffe6a[5] ;                        ;              ;                  ; 8.863        ;
;  Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ihj1:auto_generated|alt_synch_pipe_mkd:rs_dgwp|dffpipe_ld9:dffpipe5|dffe7a[5] ;                        ;              ;                  ; 7.122        ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #18: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                 ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                               ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ihj1:auto_generated|delayed_wrptr_g[7]                                        ;
; Synchronization Node    ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ihj1:auto_generated|alt_synch_pipe_mkd:rs_dgwp|dffpipe_ld9:dffpipe5|dffe6a[7] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                              ;
; Included in Design MTBF ; Yes                                                                                                                                                                                 ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                     ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                             ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                 ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                         ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                         ; 16.004                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                            ; 12.5                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                         ;                        ;              ;                  ;              ;
;  Unknown                                                                                                                                                                             ;                        ;              ;                  ;              ;
; Synchronization Clock                                                                                                                                                                ;                        ;              ;                  ;              ;
;  u6|altpll_component|auto_generated|pll1|clk[0]                                                                                                                                      ;                        ; 10.000       ; 100.0 MHz        ;              ;
; Asynchronous Source                                                                                                                                                                  ;                        ;              ;                  ;              ;
;  Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ihj1:auto_generated|delayed_wrptr_g[7]                                        ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                            ;                        ;              ;                  ;              ;
;  Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ihj1:auto_generated|alt_synch_pipe_mkd:rs_dgwp|dffpipe_ld9:dffpipe5|dffe6a[7] ;                        ;              ;                  ; 9.083        ;
;  Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ihj1:auto_generated|alt_synch_pipe_mkd:rs_dgwp|dffpipe_ld9:dffpipe5|dffe7a[7] ;                        ;              ;                  ; 6.921        ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #19: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                              ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|rdptr_g[6]                                                ;
; Synchronization Node    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|alt_synch_pipe_pkd:ws_dgrp|dffpipe_od9:dffpipe8|dffe9a[6] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                             ;
; Included in Design MTBF ; Yes                                                                                                                                                                                ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                     ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                             ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                 ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                         ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                         ; 16.032                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                            ; 5                      ;              ;                  ;              ;
; Source Clock                                                                                                                                                                         ;                        ;              ;                  ;              ;
;  u6|altpll_component|auto_generated|pll1|clk[4]                                                                                                                                      ;                        ; 25.000       ; 40.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                ;                        ;              ;                  ;              ;
;  u6|altpll_component|auto_generated|pll1|clk[0]                                                                                                                                      ;                        ; 10.000       ; 100.0 MHz        ;              ;
; Asynchronous Source                                                                                                                                                                  ;                        ;              ;                  ;              ;
;  Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|rdptr_g[6]                                                 ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                            ;                        ;              ;                  ;              ;
;  Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|alt_synch_pipe_pkd:ws_dgrp|dffpipe_od9:dffpipe8|dffe9a[6]  ;                        ;              ;                  ; 8.893        ;
;  Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|alt_synch_pipe_pkd:ws_dgrp|dffpipe_od9:dffpipe8|dffe10a[6] ;                        ;              ;                  ; 7.139        ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #20: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                 ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                               ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ihj1:auto_generated|delayed_wrptr_g[6]                                        ;
; Synchronization Node    ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ihj1:auto_generated|alt_synch_pipe_mkd:rs_dgwp|dffpipe_ld9:dffpipe5|dffe6a[6] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                              ;
; Included in Design MTBF ; Yes                                                                                                                                                                                 ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                     ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                             ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                 ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                         ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                         ; 16.038                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                            ; 12.5                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                         ;                        ;              ;                  ;              ;
;  Unknown                                                                                                                                                                             ;                        ;              ;                  ;              ;
; Synchronization Clock                                                                                                                                                                ;                        ;              ;                  ;              ;
;  u6|altpll_component|auto_generated|pll1|clk[0]                                                                                                                                      ;                        ; 10.000       ; 100.0 MHz        ;              ;
; Asynchronous Source                                                                                                                                                                  ;                        ;              ;                  ;              ;
;  Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ihj1:auto_generated|delayed_wrptr_g[6]                                        ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                            ;                        ;              ;                  ;              ;
;  Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ihj1:auto_generated|alt_synch_pipe_mkd:rs_dgwp|dffpipe_ld9:dffpipe5|dffe6a[6] ;                        ;              ;                  ; 8.723        ;
;  Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ihj1:auto_generated|alt_synch_pipe_mkd:rs_dgwp|dffpipe_ld9:dffpipe5|dffe7a[6] ;                        ;              ;                  ; 7.315        ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #21: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                              ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|rdptr_g[2]                                                ;
; Synchronization Node    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|alt_synch_pipe_pkd:ws_dgrp|dffpipe_od9:dffpipe8|dffe9a[2] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                             ;
; Included in Design MTBF ; Yes                                                                                                                                                                                ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                     ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                             ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                 ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                         ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                         ; 16.039                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                            ; 5                      ;              ;                  ;              ;
; Source Clock                                                                                                                                                                         ;                        ;              ;                  ;              ;
;  u6|altpll_component|auto_generated|pll1|clk[4]                                                                                                                                      ;                        ; 25.000       ; 40.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                ;                        ;              ;                  ;              ;
;  u6|altpll_component|auto_generated|pll1|clk[0]                                                                                                                                      ;                        ; 10.000       ; 100.0 MHz        ;              ;
; Asynchronous Source                                                                                                                                                                  ;                        ;              ;                  ;              ;
;  Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|rdptr_g[2]                                                 ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                            ;                        ;              ;                  ;              ;
;  Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|alt_synch_pipe_pkd:ws_dgrp|dffpipe_od9:dffpipe8|dffe9a[2]  ;                        ;              ;                  ; 9.088        ;
;  Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|alt_synch_pipe_pkd:ws_dgrp|dffpipe_od9:dffpipe8|dffe10a[2] ;                        ;              ;                  ; 6.951        ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #22: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                 ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                               ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ihj1:auto_generated|delayed_wrptr_g[4]                                        ;
; Synchronization Node    ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ihj1:auto_generated|alt_synch_pipe_mkd:rs_dgwp|dffpipe_ld9:dffpipe5|dffe6a[4] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                              ;
; Included in Design MTBF ; Yes                                                                                                                                                                                 ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                     ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                             ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                 ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                         ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                         ; 16.042                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                            ; 12.5                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                         ;                        ;              ;                  ;              ;
;  Unknown                                                                                                                                                                             ;                        ;              ;                  ;              ;
; Synchronization Clock                                                                                                                                                                ;                        ;              ;                  ;              ;
;  u6|altpll_component|auto_generated|pll1|clk[0]                                                                                                                                      ;                        ; 10.000       ; 100.0 MHz        ;              ;
; Asynchronous Source                                                                                                                                                                  ;                        ;              ;                  ;              ;
;  Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ihj1:auto_generated|delayed_wrptr_g[4]                                        ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                            ;                        ;              ;                  ;              ;
;  Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ihj1:auto_generated|alt_synch_pipe_mkd:rs_dgwp|dffpipe_ld9:dffpipe5|dffe6a[4] ;                        ;              ;                  ; 9.167        ;
;  Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ihj1:auto_generated|alt_synch_pipe_mkd:rs_dgwp|dffpipe_ld9:dffpipe5|dffe7a[4] ;                        ;              ;                  ; 6.875        ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #23: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                              ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|rdptr_g[6]                                                ;
; Synchronization Node    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|alt_synch_pipe_pkd:ws_dgrp|dffpipe_od9:dffpipe8|dffe9a[6] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                             ;
; Included in Design MTBF ; Yes                                                                                                                                                                                ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                     ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                             ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                 ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                         ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                         ; 16.057                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                            ; 5                      ;              ;                  ;              ;
; Source Clock                                                                                                                                                                         ;                        ;              ;                  ;              ;
;  u6|altpll_component|auto_generated|pll1|clk[4]                                                                                                                                      ;                        ; 25.000       ; 40.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                ;                        ;              ;                  ;              ;
;  u6|altpll_component|auto_generated|pll1|clk[0]                                                                                                                                      ;                        ; 10.000       ; 100.0 MHz        ;              ;
; Asynchronous Source                                                                                                                                                                  ;                        ;              ;                  ;              ;
;  Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|rdptr_g[6]                                                 ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                            ;                        ;              ;                  ;              ;
;  Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|alt_synch_pipe_pkd:ws_dgrp|dffpipe_od9:dffpipe8|dffe9a[6]  ;                        ;              ;                  ; 9.102        ;
;  Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|alt_synch_pipe_pkd:ws_dgrp|dffpipe_od9:dffpipe8|dffe10a[6] ;                        ;              ;                  ; 6.955        ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #24: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                              ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|rdptr_g[8]                                                ;
; Synchronization Node    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|alt_synch_pipe_pkd:ws_dgrp|dffpipe_od9:dffpipe8|dffe9a[8] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                             ;
; Included in Design MTBF ; Yes                                                                                                                                                                                ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                     ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                             ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                 ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                         ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                         ; 16.086                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                            ; 5                      ;              ;                  ;              ;
; Source Clock                                                                                                                                                                         ;                        ;              ;                  ;              ;
;  u6|altpll_component|auto_generated|pll1|clk[4]                                                                                                                                      ;                        ; 25.000       ; 40.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                ;                        ;              ;                  ;              ;
;  u6|altpll_component|auto_generated|pll1|clk[0]                                                                                                                                      ;                        ; 10.000       ; 100.0 MHz        ;              ;
; Asynchronous Source                                                                                                                                                                  ;                        ;              ;                  ;              ;
;  Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|rdptr_g[8]                                                 ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                            ;                        ;              ;                  ;              ;
;  Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|alt_synch_pipe_pkd:ws_dgrp|dffpipe_od9:dffpipe8|dffe9a[8]  ;                        ;              ;                  ; 8.842        ;
;  Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|alt_synch_pipe_pkd:ws_dgrp|dffpipe_od9:dffpipe8|dffe10a[8] ;                        ;              ;                  ; 7.244        ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #25: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                              ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|rdptr_g[7]                                                ;
; Synchronization Node    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|alt_synch_pipe_pkd:ws_dgrp|dffpipe_od9:dffpipe8|dffe9a[7] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                             ;
; Included in Design MTBF ; Yes                                                                                                                                                                                ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                     ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                             ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                 ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                         ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                         ; 16.188                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                            ; 5                      ;              ;                  ;              ;
; Source Clock                                                                                                                                                                         ;                        ;              ;                  ;              ;
;  u6|altpll_component|auto_generated|pll1|clk[4]                                                                                                                                      ;                        ; 25.000       ; 40.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                ;                        ;              ;                  ;              ;
;  u6|altpll_component|auto_generated|pll1|clk[0]                                                                                                                                      ;                        ; 10.000       ; 100.0 MHz        ;              ;
; Asynchronous Source                                                                                                                                                                  ;                        ;              ;                  ;              ;
;  Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|rdptr_g[7]                                                 ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                            ;                        ;              ;                  ;              ;
;  Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|alt_synch_pipe_pkd:ws_dgrp|dffpipe_od9:dffpipe8|dffe9a[7]  ;                        ;              ;                  ; 9.084        ;
;  Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|alt_synch_pipe_pkd:ws_dgrp|dffpipe_od9:dffpipe8|dffe10a[7] ;                        ;              ;                  ; 7.104        ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #26: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                              ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|rdptr_g[8]                                                ;
; Synchronization Node    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|alt_synch_pipe_pkd:ws_dgrp|dffpipe_od9:dffpipe8|dffe9a[8] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                             ;
; Included in Design MTBF ; Yes                                                                                                                                                                                ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                     ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                             ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                 ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                         ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                         ; 16.191                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                            ; 5                      ;              ;                  ;              ;
; Source Clock                                                                                                                                                                         ;                        ;              ;                  ;              ;
;  u6|altpll_component|auto_generated|pll1|clk[4]                                                                                                                                      ;                        ; 25.000       ; 40.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                ;                        ;              ;                  ;              ;
;  u6|altpll_component|auto_generated|pll1|clk[0]                                                                                                                                      ;                        ; 10.000       ; 100.0 MHz        ;              ;
; Asynchronous Source                                                                                                                                                                  ;                        ;              ;                  ;              ;
;  Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|rdptr_g[8]                                                 ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                            ;                        ;              ;                  ;              ;
;  Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|alt_synch_pipe_pkd:ws_dgrp|dffpipe_od9:dffpipe8|dffe9a[8]  ;                        ;              ;                  ; 9.101        ;
;  Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|alt_synch_pipe_pkd:ws_dgrp|dffpipe_od9:dffpipe8|dffe10a[8] ;                        ;              ;                  ; 7.090        ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #27: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                 ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                               ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ihj1:auto_generated|delayed_wrptr_g[6]                                        ;
; Synchronization Node    ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ihj1:auto_generated|alt_synch_pipe_mkd:rs_dgwp|dffpipe_ld9:dffpipe5|dffe6a[6] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                              ;
; Included in Design MTBF ; Yes                                                                                                                                                                                 ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                     ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                             ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                 ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                         ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                         ; 16.196                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                            ; 12.5                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                         ;                        ;              ;                  ;              ;
;  Unknown                                                                                                                                                                             ;                        ;              ;                  ;              ;
; Synchronization Clock                                                                                                                                                                ;                        ;              ;                  ;              ;
;  u6|altpll_component|auto_generated|pll1|clk[0]                                                                                                                                      ;                        ; 10.000       ; 100.0 MHz        ;              ;
; Asynchronous Source                                                                                                                                                                  ;                        ;              ;                  ;              ;
;  Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ihj1:auto_generated|delayed_wrptr_g[6]                                        ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                            ;                        ;              ;                  ;              ;
;  Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ihj1:auto_generated|alt_synch_pipe_mkd:rs_dgwp|dffpipe_ld9:dffpipe5|dffe6a[6] ;                        ;              ;                  ; 9.184        ;
;  Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ihj1:auto_generated|alt_synch_pipe_mkd:rs_dgwp|dffpipe_ld9:dffpipe5|dffe7a[6] ;                        ;              ;                  ; 7.012        ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #28: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                              ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|rdptr_g[5]                                                ;
; Synchronization Node    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|alt_synch_pipe_pkd:ws_dgrp|dffpipe_od9:dffpipe8|dffe9a[5] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                             ;
; Included in Design MTBF ; Yes                                                                                                                                                                                ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                     ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                             ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                 ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                         ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                         ; 16.224                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                            ; 5                      ;              ;                  ;              ;
; Source Clock                                                                                                                                                                         ;                        ;              ;                  ;              ;
;  u6|altpll_component|auto_generated|pll1|clk[4]                                                                                                                                      ;                        ; 25.000       ; 40.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                ;                        ;              ;                  ;              ;
;  u6|altpll_component|auto_generated|pll1|clk[0]                                                                                                                                      ;                        ; 10.000       ; 100.0 MHz        ;              ;
; Asynchronous Source                                                                                                                                                                  ;                        ;              ;                  ;              ;
;  Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|rdptr_g[5]                                                 ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                            ;                        ;              ;                  ;              ;
;  Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|alt_synch_pipe_pkd:ws_dgrp|dffpipe_od9:dffpipe8|dffe9a[5]  ;                        ;              ;                  ; 9.245        ;
;  Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|alt_synch_pipe_pkd:ws_dgrp|dffpipe_od9:dffpipe8|dffe10a[5] ;                        ;              ;                  ; 6.979        ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #29: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                 ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                               ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ihj1:auto_generated|delayed_wrptr_g[7]                                        ;
; Synchronization Node    ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ihj1:auto_generated|alt_synch_pipe_mkd:rs_dgwp|dffpipe_ld9:dffpipe5|dffe6a[7] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                              ;
; Included in Design MTBF ; Yes                                                                                                                                                                                 ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                     ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                             ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                 ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                         ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                         ; 16.226                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                            ; 12.5                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                         ;                        ;              ;                  ;              ;
;  Unknown                                                                                                                                                                             ;                        ;              ;                  ;              ;
; Synchronization Clock                                                                                                                                                                ;                        ;              ;                  ;              ;
;  u6|altpll_component|auto_generated|pll1|clk[0]                                                                                                                                      ;                        ; 10.000       ; 100.0 MHz        ;              ;
; Asynchronous Source                                                                                                                                                                  ;                        ;              ;                  ;              ;
;  Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ihj1:auto_generated|delayed_wrptr_g[7]                                        ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                            ;                        ;              ;                  ;              ;
;  Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ihj1:auto_generated|alt_synch_pipe_mkd:rs_dgwp|dffpipe_ld9:dffpipe5|dffe6a[7] ;                        ;              ;                  ; 9.103        ;
;  Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ihj1:auto_generated|alt_synch_pipe_mkd:rs_dgwp|dffpipe_ld9:dffpipe5|dffe7a[7] ;                        ;              ;                  ; 7.123        ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #30: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                 ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                               ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ihj1:auto_generated|delayed_wrptr_g[1]                                        ;
; Synchronization Node    ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ihj1:auto_generated|alt_synch_pipe_mkd:rs_dgwp|dffpipe_ld9:dffpipe5|dffe6a[1] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                              ;
; Included in Design MTBF ; Yes                                                                                                                                                                                 ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                     ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                             ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                 ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                         ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                         ; 16.250                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                            ; 12.5                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                         ;                        ;              ;                  ;              ;
;  Unknown                                                                                                                                                                             ;                        ;              ;                  ;              ;
; Synchronization Clock                                                                                                                                                                ;                        ;              ;                  ;              ;
;  u6|altpll_component|auto_generated|pll1|clk[0]                                                                                                                                      ;                        ; 10.000       ; 100.0 MHz        ;              ;
; Asynchronous Source                                                                                                                                                                  ;                        ;              ;                  ;              ;
;  Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ihj1:auto_generated|delayed_wrptr_g[1]                                        ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                            ;                        ;              ;                  ;              ;
;  Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ihj1:auto_generated|alt_synch_pipe_mkd:rs_dgwp|dffpipe_ld9:dffpipe5|dffe6a[1] ;                        ;              ;                  ; 9.066        ;
;  Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ihj1:auto_generated|alt_synch_pipe_mkd:rs_dgwp|dffpipe_ld9:dffpipe5|dffe7a[1] ;                        ;              ;                  ; 7.184        ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #31: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                              ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|rdptr_g[3]                                                ;
; Synchronization Node    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|alt_synch_pipe_pkd:ws_dgrp|dffpipe_od9:dffpipe8|dffe9a[3] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                             ;
; Included in Design MTBF ; Yes                                                                                                                                                                                ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                     ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                             ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                 ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                         ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                         ; 16.350                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                            ; 5                      ;              ;                  ;              ;
; Source Clock                                                                                                                                                                         ;                        ;              ;                  ;              ;
;  u6|altpll_component|auto_generated|pll1|clk[4]                                                                                                                                      ;                        ; 25.000       ; 40.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                ;                        ;              ;                  ;              ;
;  u6|altpll_component|auto_generated|pll1|clk[0]                                                                                                                                      ;                        ; 10.000       ; 100.0 MHz        ;              ;
; Asynchronous Source                                                                                                                                                                  ;                        ;              ;                  ;              ;
;  Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|rdptr_g[3]                                                 ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                            ;                        ;              ;                  ;              ;
;  Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|alt_synch_pipe_pkd:ws_dgrp|dffpipe_od9:dffpipe8|dffe9a[3]  ;                        ;              ;                  ; 9.245        ;
;  Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|alt_synch_pipe_pkd:ws_dgrp|dffpipe_od9:dffpipe8|dffe10a[3] ;                        ;              ;                  ; 7.105        ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #32: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                 ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                               ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ihj1:auto_generated|delayed_wrptr_g[4]                                        ;
; Synchronization Node    ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ihj1:auto_generated|alt_synch_pipe_mkd:rs_dgwp|dffpipe_ld9:dffpipe5|dffe6a[4] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                              ;
; Included in Design MTBF ; Yes                                                                                                                                                                                 ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                     ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                             ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                 ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                         ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                         ; 16.422                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                            ; 12.5                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                         ;                        ;              ;                  ;              ;
;  Unknown                                                                                                                                                                             ;                        ;              ;                  ;              ;
; Synchronization Clock                                                                                                                                                                ;                        ;              ;                  ;              ;
;  u6|altpll_component|auto_generated|pll1|clk[0]                                                                                                                                      ;                        ; 10.000       ; 100.0 MHz        ;              ;
; Asynchronous Source                                                                                                                                                                  ;                        ;              ;                  ;              ;
;  Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ihj1:auto_generated|delayed_wrptr_g[4]                                        ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                            ;                        ;              ;                  ;              ;
;  Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ihj1:auto_generated|alt_synch_pipe_mkd:rs_dgwp|dffpipe_ld9:dffpipe5|dffe6a[4] ;                        ;              ;                  ; 9.101        ;
;  Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ihj1:auto_generated|alt_synch_pipe_mkd:rs_dgwp|dffpipe_ld9:dffpipe5|dffe7a[4] ;                        ;              ;                  ; 7.321        ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #33: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                              ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|rdptr_g[1]                                                ;
; Synchronization Node    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|alt_synch_pipe_pkd:ws_dgrp|dffpipe_od9:dffpipe8|dffe9a[1] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                             ;
; Included in Design MTBF ; Yes                                                                                                                                                                                ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                     ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                             ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                 ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                         ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                         ; 16.432                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                            ; 5                      ;              ;                  ;              ;
; Source Clock                                                                                                                                                                         ;                        ;              ;                  ;              ;
;  u6|altpll_component|auto_generated|pll1|clk[4]                                                                                                                                      ;                        ; 25.000       ; 40.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                ;                        ;              ;                  ;              ;
;  u6|altpll_component|auto_generated|pll1|clk[0]                                                                                                                                      ;                        ; 10.000       ; 100.0 MHz        ;              ;
; Asynchronous Source                                                                                                                                                                  ;                        ;              ;                  ;              ;
;  Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|rdptr_g[1]                                                 ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                            ;                        ;              ;                  ;              ;
;  Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|alt_synch_pipe_pkd:ws_dgrp|dffpipe_od9:dffpipe8|dffe9a[1]  ;                        ;              ;                  ; 9.103        ;
;  Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|alt_synch_pipe_pkd:ws_dgrp|dffpipe_od9:dffpipe8|dffe10a[1] ;                        ;              ;                  ; 7.329        ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #34: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                 ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                               ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ihj1:auto_generated|delayed_wrptr_g[2]                                        ;
; Synchronization Node    ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ihj1:auto_generated|alt_synch_pipe_mkd:rs_dgwp|dffpipe_ld9:dffpipe5|dffe6a[2] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                              ;
; Included in Design MTBF ; Yes                                                                                                                                                                                 ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                     ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                             ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                 ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                         ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                         ; 16.449                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                            ; 12.5                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                         ;                        ;              ;                  ;              ;
;  Unknown                                                                                                                                                                             ;                        ;              ;                  ;              ;
; Synchronization Clock                                                                                                                                                                ;                        ;              ;                  ;              ;
;  u6|altpll_component|auto_generated|pll1|clk[0]                                                                                                                                      ;                        ; 10.000       ; 100.0 MHz        ;              ;
; Asynchronous Source                                                                                                                                                                  ;                        ;              ;                  ;              ;
;  Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ihj1:auto_generated|delayed_wrptr_g[2]                                        ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                            ;                        ;              ;                  ;              ;
;  Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ihj1:auto_generated|alt_synch_pipe_mkd:rs_dgwp|dffpipe_ld9:dffpipe5|dffe6a[2] ;                        ;              ;                  ; 8.862        ;
;  Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ihj1:auto_generated|alt_synch_pipe_mkd:rs_dgwp|dffpipe_ld9:dffpipe5|dffe7a[2] ;                        ;              ;                  ; 7.587        ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #35: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                              ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|rdptr_g[1]                                                ;
; Synchronization Node    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|alt_synch_pipe_pkd:ws_dgrp|dffpipe_od9:dffpipe8|dffe9a[1] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                             ;
; Included in Design MTBF ; Yes                                                                                                                                                                                ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                     ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                             ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                 ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                         ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                         ; 16.667                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                            ; 5                      ;              ;                  ;              ;
; Source Clock                                                                                                                                                                         ;                        ;              ;                  ;              ;
;  u6|altpll_component|auto_generated|pll1|clk[4]                                                                                                                                      ;                        ; 25.000       ; 40.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                ;                        ;              ;                  ;              ;
;  u6|altpll_component|auto_generated|pll1|clk[0]                                                                                                                                      ;                        ; 10.000       ; 100.0 MHz        ;              ;
; Asynchronous Source                                                                                                                                                                  ;                        ;              ;                  ;              ;
;  Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|rdptr_g[1]                                                 ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                            ;                        ;              ;                  ;              ;
;  Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|alt_synch_pipe_pkd:ws_dgrp|dffpipe_od9:dffpipe8|dffe9a[1]  ;                        ;              ;                  ; 9.103        ;
;  Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|alt_synch_pipe_pkd:ws_dgrp|dffpipe_od9:dffpipe8|dffe10a[1] ;                        ;              ;                  ; 7.564        ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #36: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                 ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                               ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ihj1:auto_generated|delayed_wrptr_g[1]                                        ;
; Synchronization Node    ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ihj1:auto_generated|alt_synch_pipe_mkd:rs_dgwp|dffpipe_ld9:dffpipe5|dffe6a[1] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                              ;
; Included in Design MTBF ; Yes                                                                                                                                                                                 ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                     ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                             ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                 ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                         ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                         ; 16.740                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                            ; 12.5                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                         ;                        ;              ;                  ;              ;
;  Unknown                                                                                                                                                                             ;                        ;              ;                  ;              ;
; Synchronization Clock                                                                                                                                                                ;                        ;              ;                  ;              ;
;  u6|altpll_component|auto_generated|pll1|clk[0]                                                                                                                                      ;                        ; 10.000       ; 100.0 MHz        ;              ;
; Asynchronous Source                                                                                                                                                                  ;                        ;              ;                  ;              ;
;  Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ihj1:auto_generated|delayed_wrptr_g[1]                                        ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                            ;                        ;              ;                  ;              ;
;  Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ihj1:auto_generated|alt_synch_pipe_mkd:rs_dgwp|dffpipe_ld9:dffpipe5|dffe6a[1] ;                        ;              ;                  ; 9.245        ;
;  Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ihj1:auto_generated|alt_synch_pipe_mkd:rs_dgwp|dffpipe_ld9:dffpipe5|dffe7a[1] ;                        ;              ;                  ; 7.495        ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #37: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                              ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|delayed_wrptr_g[2]                                        ;
; Synchronization Node    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|alt_synch_pipe_okd:rs_dgwp|dffpipe_nd9:dffpipe5|dffe6a[2] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                             ;
; Included in Design MTBF ; Yes                                                                                                                                                                                ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                    ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                            ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                               ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                        ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                        ; 45.608                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                           ; 12.5                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                        ;                        ;              ;                  ;              ;
;  u6|altpll_component|auto_generated|pll1|clk[0]                                                                                                                                     ;                        ; 10.000       ; 100.0 MHz        ;              ;
; Synchronization Clock                                                                                                                                                               ;                        ;              ;                  ;              ;
;  u6|altpll_component|auto_generated|pll1|clk[4]                                                                                                                                     ;                        ; 25.000       ; 40.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                 ;                        ;              ;                  ;              ;
;  Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|delayed_wrptr_g[2]                                        ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                           ;                        ;              ;                  ;              ;
;  Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|alt_synch_pipe_okd:rs_dgwp|dffpipe_nd9:dffpipe5|dffe6a[2] ;                        ;              ;                  ; 24.088       ;
;  Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|alt_synch_pipe_okd:rs_dgwp|dffpipe_nd9:dffpipe5|dffe7a[2] ;                        ;              ;                  ; 21.520       ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #38: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                              ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|delayed_wrptr_g[0]                                        ;
; Synchronization Node    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|alt_synch_pipe_okd:rs_dgwp|dffpipe_nd9:dffpipe5|dffe6a[0] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                             ;
; Included in Design MTBF ; Yes                                                                                                                                                                                ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                    ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                            ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                               ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                        ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                        ; 45.681                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                           ; 12.5                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                        ;                        ;              ;                  ;              ;
;  u6|altpll_component|auto_generated|pll1|clk[0]                                                                                                                                     ;                        ; 10.000       ; 100.0 MHz        ;              ;
; Synchronization Clock                                                                                                                                                               ;                        ;              ;                  ;              ;
;  u6|altpll_component|auto_generated|pll1|clk[4]                                                                                                                                     ;                        ; 25.000       ; 40.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                 ;                        ;              ;                  ;              ;
;  Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|delayed_wrptr_g[0]                                        ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                           ;                        ;              ;                  ;              ;
;  Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|alt_synch_pipe_okd:rs_dgwp|dffpipe_nd9:dffpipe5|dffe6a[0] ;                        ;              ;                  ; 24.232       ;
;  Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|alt_synch_pipe_okd:rs_dgwp|dffpipe_nd9:dffpipe5|dffe7a[0] ;                        ;              ;                  ; 21.449       ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #39: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                              ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|delayed_wrptr_g[5]                                        ;
; Synchronization Node    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|alt_synch_pipe_okd:rs_dgwp|dffpipe_nd9:dffpipe5|dffe6a[5] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                             ;
; Included in Design MTBF ; Yes                                                                                                                                                                                ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                    ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                            ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                               ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                        ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                        ; 45.726                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                           ; 12.5                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                        ;                        ;              ;                  ;              ;
;  u6|altpll_component|auto_generated|pll1|clk[0]                                                                                                                                     ;                        ; 10.000       ; 100.0 MHz        ;              ;
; Synchronization Clock                                                                                                                                                               ;                        ;              ;                  ;              ;
;  u6|altpll_component|auto_generated|pll1|clk[4]                                                                                                                                     ;                        ; 25.000       ; 40.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                 ;                        ;              ;                  ;              ;
;  Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|delayed_wrptr_g[5]                                        ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                           ;                        ;              ;                  ;              ;
;  Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|alt_synch_pipe_okd:rs_dgwp|dffpipe_nd9:dffpipe5|dffe6a[5] ;                        ;              ;                  ; 24.231       ;
;  Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|alt_synch_pipe_okd:rs_dgwp|dffpipe_nd9:dffpipe5|dffe7a[5] ;                        ;              ;                  ; 21.495       ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #40: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                              ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|delayed_wrptr_g[5]                                        ;
; Synchronization Node    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|alt_synch_pipe_okd:rs_dgwp|dffpipe_nd9:dffpipe5|dffe6a[5] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                             ;
; Included in Design MTBF ; Yes                                                                                                                                                                                ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                    ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                            ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                               ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                        ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                        ; 45.772                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                           ; 12.5                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                        ;                        ;              ;                  ;              ;
;  u6|altpll_component|auto_generated|pll1|clk[0]                                                                                                                                     ;                        ; 10.000       ; 100.0 MHz        ;              ;
; Synchronization Clock                                                                                                                                                               ;                        ;              ;                  ;              ;
;  u6|altpll_component|auto_generated|pll1|clk[4]                                                                                                                                     ;                        ; 25.000       ; 40.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                 ;                        ;              ;                  ;              ;
;  Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|delayed_wrptr_g[5]                                        ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                           ;                        ;              ;                  ;              ;
;  Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|alt_synch_pipe_okd:rs_dgwp|dffpipe_nd9:dffpipe5|dffe6a[5] ;                        ;              ;                  ; 24.087       ;
;  Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|alt_synch_pipe_okd:rs_dgwp|dffpipe_nd9:dffpipe5|dffe7a[5] ;                        ;              ;                  ; 21.685       ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #41: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                              ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|delayed_wrptr_g[6]                                        ;
; Synchronization Node    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|alt_synch_pipe_okd:rs_dgwp|dffpipe_nd9:dffpipe5|dffe6a[6] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                             ;
; Included in Design MTBF ; Yes                                                                                                                                                                                ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                    ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                            ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                               ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                        ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                        ; 45.874                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                           ; 12.5                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                        ;                        ;              ;                  ;              ;
;  u6|altpll_component|auto_generated|pll1|clk[0]                                                                                                                                     ;                        ; 10.000       ; 100.0 MHz        ;              ;
; Synchronization Clock                                                                                                                                                               ;                        ;              ;                  ;              ;
;  u6|altpll_component|auto_generated|pll1|clk[4]                                                                                                                                     ;                        ; 25.000       ; 40.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                 ;                        ;              ;                  ;              ;
;  Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|delayed_wrptr_g[6]                                        ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                           ;                        ;              ;                  ;              ;
;  Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|alt_synch_pipe_okd:rs_dgwp|dffpipe_nd9:dffpipe5|dffe6a[6] ;                        ;              ;                  ; 24.083       ;
;  Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|alt_synch_pipe_okd:rs_dgwp|dffpipe_nd9:dffpipe5|dffe7a[6] ;                        ;              ;                  ; 21.791       ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #42: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                              ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|delayed_wrptr_g[2]                                        ;
; Synchronization Node    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|alt_synch_pipe_okd:rs_dgwp|dffpipe_nd9:dffpipe5|dffe6a[2] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                             ;
; Included in Design MTBF ; Yes                                                                                                                                                                                ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                    ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                            ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                               ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                        ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                        ; 45.889                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                           ; 12.5                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                        ;                        ;              ;                  ;              ;
;  u6|altpll_component|auto_generated|pll1|clk[0]                                                                                                                                     ;                        ; 10.000       ; 100.0 MHz        ;              ;
; Synchronization Clock                                                                                                                                                               ;                        ;              ;                  ;              ;
;  u6|altpll_component|auto_generated|pll1|clk[4]                                                                                                                                     ;                        ; 25.000       ; 40.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                 ;                        ;              ;                  ;              ;
;  Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|delayed_wrptr_g[2]                                        ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                           ;                        ;              ;                  ;              ;
;  Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|alt_synch_pipe_okd:rs_dgwp|dffpipe_nd9:dffpipe5|dffe6a[2] ;                        ;              ;                  ; 24.230       ;
;  Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|alt_synch_pipe_okd:rs_dgwp|dffpipe_nd9:dffpipe5|dffe7a[2] ;                        ;              ;                  ; 21.659       ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #43: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                              ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|delayed_wrptr_g[4]                                        ;
; Synchronization Node    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|alt_synch_pipe_okd:rs_dgwp|dffpipe_nd9:dffpipe5|dffe6a[4] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                             ;
; Included in Design MTBF ; Yes                                                                                                                                                                                ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                    ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                            ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                               ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                        ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                        ; 45.962                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                           ; 12.5                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                        ;                        ;              ;                  ;              ;
;  u6|altpll_component|auto_generated|pll1|clk[0]                                                                                                                                     ;                        ; 10.000       ; 100.0 MHz        ;              ;
; Synchronization Clock                                                                                                                                                               ;                        ;              ;                  ;              ;
;  u6|altpll_component|auto_generated|pll1|clk[4]                                                                                                                                     ;                        ; 25.000       ; 40.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                 ;                        ;              ;                  ;              ;
;  Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|delayed_wrptr_g[4]                                        ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                           ;                        ;              ;                  ;              ;
;  Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|alt_synch_pipe_okd:rs_dgwp|dffpipe_nd9:dffpipe5|dffe6a[4] ;                        ;              ;                  ; 24.231       ;
;  Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|alt_synch_pipe_okd:rs_dgwp|dffpipe_nd9:dffpipe5|dffe7a[4] ;                        ;              ;                  ; 21.731       ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #44: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                              ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|delayed_wrptr_g[8]                                        ;
; Synchronization Node    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|alt_synch_pipe_okd:rs_dgwp|dffpipe_nd9:dffpipe5|dffe6a[8] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                             ;
; Included in Design MTBF ; Yes                                                                                                                                                                                ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                    ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                            ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                               ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                        ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                        ; 45.992                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                           ; 12.5                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                        ;                        ;              ;                  ;              ;
;  u6|altpll_component|auto_generated|pll1|clk[0]                                                                                                                                     ;                        ; 10.000       ; 100.0 MHz        ;              ;
; Synchronization Clock                                                                                                                                                               ;                        ;              ;                  ;              ;
;  u6|altpll_component|auto_generated|pll1|clk[4]                                                                                                                                     ;                        ; 25.000       ; 40.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                 ;                        ;              ;                  ;              ;
;  Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|delayed_wrptr_g[8]                                        ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                           ;                        ;              ;                  ;              ;
;  Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|alt_synch_pipe_okd:rs_dgwp|dffpipe_nd9:dffpipe5|dffe6a[8] ;                        ;              ;                  ; 24.229       ;
;  Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|alt_synch_pipe_okd:rs_dgwp|dffpipe_nd9:dffpipe5|dffe7a[8] ;                        ;              ;                  ; 21.763       ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #45: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                              ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|delayed_wrptr_g[3]                                        ;
; Synchronization Node    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|alt_synch_pipe_okd:rs_dgwp|dffpipe_nd9:dffpipe5|dffe6a[3] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                             ;
; Included in Design MTBF ; Yes                                                                                                                                                                                ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                    ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                            ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                               ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                        ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                        ; 46.272                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                           ; 12.5                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                        ;                        ;              ;                  ;              ;
;  u6|altpll_component|auto_generated|pll1|clk[0]                                                                                                                                     ;                        ; 10.000       ; 100.0 MHz        ;              ;
; Synchronization Clock                                                                                                                                                               ;                        ;              ;                  ;              ;
;  u6|altpll_component|auto_generated|pll1|clk[4]                                                                                                                                     ;                        ; 25.000       ; 40.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                 ;                        ;              ;                  ;              ;
;  Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|delayed_wrptr_g[3]                                        ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                           ;                        ;              ;                  ;              ;
;  Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|alt_synch_pipe_okd:rs_dgwp|dffpipe_nd9:dffpipe5|dffe6a[3] ;                        ;              ;                  ; 24.102       ;
;  Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|alt_synch_pipe_okd:rs_dgwp|dffpipe_nd9:dffpipe5|dffe7a[3] ;                        ;              ;                  ; 22.170       ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #46: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                              ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|delayed_wrptr_g[6]                                        ;
; Synchronization Node    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|alt_synch_pipe_okd:rs_dgwp|dffpipe_nd9:dffpipe5|dffe6a[6] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                             ;
; Included in Design MTBF ; Yes                                                                                                                                                                                ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                    ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                            ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                               ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                        ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                        ; 46.414                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                           ; 12.5                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                        ;                        ;              ;                  ;              ;
;  u6|altpll_component|auto_generated|pll1|clk[0]                                                                                                                                     ;                        ; 10.000       ; 100.0 MHz        ;              ;
; Synchronization Clock                                                                                                                                                               ;                        ;              ;                  ;              ;
;  u6|altpll_component|auto_generated|pll1|clk[4]                                                                                                                                     ;                        ; 25.000       ; 40.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                 ;                        ;              ;                  ;              ;
;  Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|delayed_wrptr_g[6]                                        ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                           ;                        ;              ;                  ;              ;
;  Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|alt_synch_pipe_okd:rs_dgwp|dffpipe_nd9:dffpipe5|dffe6a[6] ;                        ;              ;                  ; 24.100       ;
;  Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|alt_synch_pipe_okd:rs_dgwp|dffpipe_nd9:dffpipe5|dffe7a[6] ;                        ;              ;                  ; 22.314       ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #47: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                              ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|delayed_wrptr_g[3]                                        ;
; Synchronization Node    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|alt_synch_pipe_okd:rs_dgwp|dffpipe_nd9:dffpipe5|dffe6a[3] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                             ;
; Included in Design MTBF ; Yes                                                                                                                                                                                ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                    ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                            ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                               ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                        ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                        ; 46.509                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                           ; 12.5                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                        ;                        ;              ;                  ;              ;
;  u6|altpll_component|auto_generated|pll1|clk[0]                                                                                                                                     ;                        ; 10.000       ; 100.0 MHz        ;              ;
; Synchronization Clock                                                                                                                                                               ;                        ;              ;                  ;              ;
;  u6|altpll_component|auto_generated|pll1|clk[4]                                                                                                                                     ;                        ; 25.000       ; 40.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                 ;                        ;              ;                  ;              ;
;  Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|delayed_wrptr_g[3]                                        ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                           ;                        ;              ;                  ;              ;
;  Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|alt_synch_pipe_okd:rs_dgwp|dffpipe_nd9:dffpipe5|dffe6a[3] ;                        ;              ;                  ; 24.100       ;
;  Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|alt_synch_pipe_okd:rs_dgwp|dffpipe_nd9:dffpipe5|dffe7a[3] ;                        ;              ;                  ; 22.409       ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #48: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                              ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|delayed_wrptr_g[8]                                        ;
; Synchronization Node    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|alt_synch_pipe_okd:rs_dgwp|dffpipe_nd9:dffpipe5|dffe6a[8] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                             ;
; Included in Design MTBF ; Yes                                                                                                                                                                                ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                    ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                            ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                               ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                        ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                        ; 46.532                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                           ; 12.5                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                        ;                        ;              ;                  ;              ;
;  u6|altpll_component|auto_generated|pll1|clk[0]                                                                                                                                     ;                        ; 10.000       ; 100.0 MHz        ;              ;
; Synchronization Clock                                                                                                                                                               ;                        ;              ;                  ;              ;
;  u6|altpll_component|auto_generated|pll1|clk[4]                                                                                                                                     ;                        ; 25.000       ; 40.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                 ;                        ;              ;                  ;              ;
;  Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|delayed_wrptr_g[8]                                        ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                           ;                        ;              ;                  ;              ;
;  Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|alt_synch_pipe_okd:rs_dgwp|dffpipe_nd9:dffpipe5|dffe6a[8] ;                        ;              ;                  ; 24.245       ;
;  Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|alt_synch_pipe_okd:rs_dgwp|dffpipe_nd9:dffpipe5|dffe7a[8] ;                        ;              ;                  ; 22.287       ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #49: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                              ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|delayed_wrptr_g[7]                                        ;
; Synchronization Node    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|alt_synch_pipe_okd:rs_dgwp|dffpipe_nd9:dffpipe5|dffe6a[7] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                             ;
; Included in Design MTBF ; Yes                                                                                                                                                                                ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                    ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                            ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                               ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                        ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                        ; 46.551                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                           ; 12.5                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                        ;                        ;              ;                  ;              ;
;  u6|altpll_component|auto_generated|pll1|clk[0]                                                                                                                                     ;                        ; 10.000       ; 100.0 MHz        ;              ;
; Synchronization Clock                                                                                                                                                               ;                        ;              ;                  ;              ;
;  u6|altpll_component|auto_generated|pll1|clk[4]                                                                                                                                     ;                        ; 25.000       ; 40.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                 ;                        ;              ;                  ;              ;
;  Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|delayed_wrptr_g[7]                                        ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                           ;                        ;              ;                  ;              ;
;  Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|alt_synch_pipe_okd:rs_dgwp|dffpipe_nd9:dffpipe5|dffe6a[7] ;                        ;              ;                  ; 24.099       ;
;  Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|alt_synch_pipe_okd:rs_dgwp|dffpipe_nd9:dffpipe5|dffe7a[7] ;                        ;              ;                  ; 22.452       ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #50: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                              ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|delayed_wrptr_g[0]                                        ;
; Synchronization Node    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|alt_synch_pipe_okd:rs_dgwp|dffpipe_nd9:dffpipe5|dffe6a[0] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                             ;
; Included in Design MTBF ; Yes                                                                                                                                                                                ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                    ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                            ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                               ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                        ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                        ; 46.627                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                           ; 12.5                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                        ;                        ;              ;                  ;              ;
;  u6|altpll_component|auto_generated|pll1|clk[0]                                                                                                                                     ;                        ; 10.000       ; 100.0 MHz        ;              ;
; Synchronization Clock                                                                                                                                                               ;                        ;              ;                  ;              ;
;  u6|altpll_component|auto_generated|pll1|clk[4]                                                                                                                                     ;                        ; 25.000       ; 40.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                 ;                        ;              ;                  ;              ;
;  Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|delayed_wrptr_g[0]                                        ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                           ;                        ;              ;                  ;              ;
;  Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|alt_synch_pipe_okd:rs_dgwp|dffpipe_nd9:dffpipe5|dffe6a[0] ;                        ;              ;                  ; 24.245       ;
;  Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|alt_synch_pipe_okd:rs_dgwp|dffpipe_nd9:dffpipe5|dffe7a[0] ;                        ;              ;                  ; 22.382       ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #51: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                              ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|delayed_wrptr_g[4]                                        ;
; Synchronization Node    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|alt_synch_pipe_okd:rs_dgwp|dffpipe_nd9:dffpipe5|dffe6a[4] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                             ;
; Included in Design MTBF ; Yes                                                                                                                                                                                ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                    ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                            ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                               ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                        ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                        ; 46.783                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                           ; 12.5                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                        ;                        ;              ;                  ;              ;
;  u6|altpll_component|auto_generated|pll1|clk[0]                                                                                                                                     ;                        ; 10.000       ; 100.0 MHz        ;              ;
; Synchronization Clock                                                                                                                                                               ;                        ;              ;                  ;              ;
;  u6|altpll_component|auto_generated|pll1|clk[4]                                                                                                                                     ;                        ; 25.000       ; 40.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                 ;                        ;              ;                  ;              ;
;  Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|delayed_wrptr_g[4]                                        ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                           ;                        ;              ;                  ;              ;
;  Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|alt_synch_pipe_okd:rs_dgwp|dffpipe_nd9:dffpipe5|dffe6a[4] ;                        ;              ;                  ; 24.100       ;
;  Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|alt_synch_pipe_okd:rs_dgwp|dffpipe_nd9:dffpipe5|dffe7a[4] ;                        ;              ;                  ; 22.683       ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #52: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                              ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|delayed_wrptr_g[1]                                        ;
; Synchronization Node    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|alt_synch_pipe_okd:rs_dgwp|dffpipe_nd9:dffpipe5|dffe6a[1] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                             ;
; Included in Design MTBF ; Yes                                                                                                                                                                                ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                    ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                            ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                               ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                        ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                        ; 46.844                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                           ; 12.5                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                        ;                        ;              ;                  ;              ;
;  u6|altpll_component|auto_generated|pll1|clk[0]                                                                                                                                     ;                        ; 10.000       ; 100.0 MHz        ;              ;
; Synchronization Clock                                                                                                                                                               ;                        ;              ;                  ;              ;
;  u6|altpll_component|auto_generated|pll1|clk[4]                                                                                                                                     ;                        ; 25.000       ; 40.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                 ;                        ;              ;                  ;              ;
;  Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|delayed_wrptr_g[1]                                        ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                           ;                        ;              ;                  ;              ;
;  Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|alt_synch_pipe_okd:rs_dgwp|dffpipe_nd9:dffpipe5|dffe6a[1] ;                        ;              ;                  ; 24.244       ;
;  Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|alt_synch_pipe_okd:rs_dgwp|dffpipe_nd9:dffpipe5|dffe7a[1] ;                        ;              ;                  ; 22.600       ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #53: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                              ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|delayed_wrptr_g[7]                                        ;
; Synchronization Node    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|alt_synch_pipe_okd:rs_dgwp|dffpipe_nd9:dffpipe5|dffe6a[7] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                             ;
; Included in Design MTBF ; Yes                                                                                                                                                                                ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                    ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                            ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                               ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                        ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                        ; 46.902                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                           ; 12.5                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                        ;                        ;              ;                  ;              ;
;  u6|altpll_component|auto_generated|pll1|clk[0]                                                                                                                                     ;                        ; 10.000       ; 100.0 MHz        ;              ;
; Synchronization Clock                                                                                                                                                               ;                        ;              ;                  ;              ;
;  u6|altpll_component|auto_generated|pll1|clk[4]                                                                                                                                     ;                        ; 25.000       ; 40.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                 ;                        ;              ;                  ;              ;
;  Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|delayed_wrptr_g[7]                                        ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                           ;                        ;              ;                  ;              ;
;  Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|alt_synch_pipe_okd:rs_dgwp|dffpipe_nd9:dffpipe5|dffe6a[7] ;                        ;              ;                  ; 24.246       ;
;  Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|alt_synch_pipe_okd:rs_dgwp|dffpipe_nd9:dffpipe5|dffe7a[7] ;                        ;              ;                  ; 22.656       ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #54: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                              ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|delayed_wrptr_g[1]                                        ;
; Synchronization Node    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|alt_synch_pipe_okd:rs_dgwp|dffpipe_nd9:dffpipe5|dffe6a[1] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                             ;
; Included in Design MTBF ; Yes                                                                                                                                                                                ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                    ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                            ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                               ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                        ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                        ; 46.931                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                           ; 12.5                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                        ;                        ;              ;                  ;              ;
;  u6|altpll_component|auto_generated|pll1|clk[0]                                                                                                                                     ;                        ; 10.000       ; 100.0 MHz        ;              ;
; Synchronization Clock                                                                                                                                                               ;                        ;              ;                  ;              ;
;  u6|altpll_component|auto_generated|pll1|clk[4]                                                                                                                                     ;                        ; 25.000       ; 40.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                 ;                        ;              ;                  ;              ;
;  Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|delayed_wrptr_g[1]                                        ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                           ;                        ;              ;                  ;              ;
;  Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|alt_synch_pipe_okd:rs_dgwp|dffpipe_nd9:dffpipe5|dffe6a[1] ;                        ;              ;                  ; 24.101       ;
;  Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|alt_synch_pipe_okd:rs_dgwp|dffpipe_nd9:dffpipe5|dffe7a[1] ;                        ;              ;                  ; 22.830       ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



+--------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Fmax Summary                                                    ;
+------------+-----------------+------------------------------------------------+------+
; Fmax       ; Restricted Fmax ; Clock Name                                     ; Note ;
+------------+-----------------+------------------------------------------------+------+
; 177.05 MHz ; 177.05 MHz      ; CLOCK_50                                       ;      ;
; 182.55 MHz ; 182.55 MHz      ; u6|altpll_component|auto_generated|pll1|clk[4] ;      ;
; 189.39 MHz ; 189.39 MHz      ; u6|altpll_component|auto_generated|pll1|clk[0] ;      ;
+------------+-----------------+------------------------------------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+-------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup Summary                                      ;
+------------------------------------------------+--------+---------------+
; Clock                                          ; Slack  ; End Point TNS ;
+------------------------------------------------+--------+---------------+
; u6|altpll_component|auto_generated|pll1|clk[0] ; 2.606  ; 0.000         ;
; u6|altpll_component|auto_generated|pll1|clk[4] ; 9.761  ; 0.000         ;
; CLOCK_50                                       ; 14.352 ; 0.000         ;
+------------------------------------------------+--------+---------------+


+------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold Summary                                      ;
+------------------------------------------------+-------+---------------+
; Clock                                          ; Slack ; End Point TNS ;
+------------------------------------------------+-------+---------------+
; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.298 ; 0.000         ;
; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.298 ; 0.000         ;
; CLOCK_50                                       ; 0.333 ; 0.000         ;
+------------------------------------------------+-------+---------------+


+-------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery Summary                                   ;
+------------------------------------------------+--------+---------------+
; Clock                                          ; Slack  ; End Point TNS ;
+------------------------------------------------+--------+---------------+
; u6|altpll_component|auto_generated|pll1|clk[4] ; -1.040 ; -29.444       ;
; u6|altpll_component|auto_generated|pll1|clk[0] ; 4.968  ; 0.000         ;
; CLOCK_50                                       ; 15.281 ; 0.000         ;
+------------------------------------------------+--------+---------------+


+------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal Summary                                   ;
+------------------------------------------------+-------+---------------+
; Clock                                          ; Slack ; End Point TNS ;
+------------------------------------------------+-------+---------------+
; CLOCK_50                                       ; 2.018 ; 0.000         ;
; u6|altpll_component|auto_generated|pll1|clk[0] ; 3.629 ; 0.000         ;
; u6|altpll_component|auto_generated|pll1|clk[4] ; 3.636 ; 0.000         ;
+------------------------------------------------+-------+---------------+


+-------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width Summary                        ;
+------------------------------------------------+--------+---------------+
; Clock                                          ; Slack  ; End Point TNS ;
+------------------------------------------------+--------+---------------+
; u6|altpll_component|auto_generated|pll1|clk[0] ; 4.741  ; 0.000         ;
; CLOCK_50                                       ; 9.648  ; 0.000         ;
; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.237 ; 0.000         ;
+------------------------------------------------+--------+---------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'u6|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                             ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                               ; To Node                     ; Launch Clock                                   ; Latch Clock                                    ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; 2.606 ; Reset_Delay:u2|oRST_0                                                                                                                                   ; Sdram_Control:u7|mADDR[10]  ; CLOCK_50                                       ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.401     ; 4.948      ;
; 2.606 ; Reset_Delay:u2|oRST_0                                                                                                                                   ; Sdram_Control:u7|mADDR[12]  ; CLOCK_50                                       ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.401     ; 4.948      ;
; 2.606 ; Reset_Delay:u2|oRST_0                                                                                                                                   ; Sdram_Control:u7|mADDR[13]  ; CLOCK_50                                       ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.401     ; 4.948      ;
; 2.606 ; Reset_Delay:u2|oRST_0                                                                                                                                   ; Sdram_Control:u7|mADDR[14]  ; CLOCK_50                                       ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.401     ; 4.948      ;
; 2.630 ; Reset_Delay:u2|oRST_0                                                                                                                                   ; Sdram_Control:u7|mADDR[15]  ; CLOCK_50                                       ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.392     ; 4.933      ;
; 2.630 ; Reset_Delay:u2|oRST_0                                                                                                                                   ; Sdram_Control:u7|mADDR[7]   ; CLOCK_50                                       ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.392     ; 4.933      ;
; 2.630 ; Reset_Delay:u2|oRST_0                                                                                                                                   ; Sdram_Control:u7|mADDR[8]   ; CLOCK_50                                       ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.392     ; 4.933      ;
; 2.630 ; Reset_Delay:u2|oRST_0                                                                                                                                   ; Sdram_Control:u7|mADDR[9]   ; CLOCK_50                                       ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.392     ; 4.933      ;
; 2.849 ; Reset_Delay:u2|oRST_0                                                                                                                                   ; Sdram_Control:u7|mADDR[25]  ; CLOCK_50                                       ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.392     ; 4.714      ;
; 2.885 ; Reset_Delay:u2|oRST_0                                                                                                                                   ; Sdram_Control:u7|mADDR[11]  ; CLOCK_50                                       ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.401     ; 4.669      ;
; 2.885 ; Reset_Delay:u2|oRST_0                                                                                                                                   ; Sdram_Control:u7|mADDR[16]  ; CLOCK_50                                       ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.401     ; 4.669      ;
; 2.885 ; Reset_Delay:u2|oRST_0                                                                                                                                   ; Sdram_Control:u7|mADDR[17]  ; CLOCK_50                                       ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.401     ; 4.669      ;
; 3.241 ; Reset_Delay:u2|oRST_0                                                                                                                                   ; Sdram_Control:u7|mADDR[20]  ; CLOCK_50                                       ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.401     ; 4.313      ;
; 3.241 ; Reset_Delay:u2|oRST_0                                                                                                                                   ; Sdram_Control:u7|mADDR[18]  ; CLOCK_50                                       ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.401     ; 4.313      ;
; 3.241 ; Reset_Delay:u2|oRST_0                                                                                                                                   ; Sdram_Control:u7|mADDR[19]  ; CLOCK_50                                       ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.401     ; 4.313      ;
; 3.241 ; Reset_Delay:u2|oRST_0                                                                                                                                   ; Sdram_Control:u7|mADDR[21]  ; CLOCK_50                                       ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.401     ; 4.313      ;
; 3.241 ; Reset_Delay:u2|oRST_0                                                                                                                                   ; Sdram_Control:u7|mADDR[24]  ; CLOCK_50                                       ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.401     ; 4.313      ;
; 3.612 ; Reset_Delay:u2|oRST_0                                                                                                                                   ; Sdram_Control:u7|mLENGTH[7] ; CLOCK_50                                       ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.401     ; 3.942      ;
; 4.279 ; Reset_Delay:u2|oRST_0                                                                                                                                   ; Sdram_Control:u7|RD_MASK[0] ; CLOCK_50                                       ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.393     ; 3.283      ;
; 4.279 ; Reset_Delay:u2|oRST_0                                                                                                                                   ; Sdram_Control:u7|RD_MASK[1] ; CLOCK_50                                       ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.393     ; 3.283      ;
; 4.279 ; Reset_Delay:u2|oRST_0                                                                                                                                   ; Sdram_Control:u7|mRD        ; CLOCK_50                                       ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.393     ; 3.283      ;
; 4.365 ; Reset_Delay:u2|oRST_0                                                                                                                                   ; Sdram_Control:u7|WR_MASK[1] ; CLOCK_50                                       ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.393     ; 3.197      ;
; 4.365 ; Reset_Delay:u2|oRST_0                                                                                                                                   ; Sdram_Control:u7|WR_MASK[0] ; CLOCK_50                                       ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.393     ; 3.197      ;
; 4.365 ; Reset_Delay:u2|oRST_0                                                                                                                                   ; Sdram_Control:u7|mWR        ; CLOCK_50                                       ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.393     ; 3.197      ;
; 4.720 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ihj1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[0] ; Sdram_Control:u7|mADDR[10]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.073     ; 5.202      ;
; 4.720 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ihj1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[0] ; Sdram_Control:u7|mADDR[12]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.073     ; 5.202      ;
; 4.720 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ihj1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[0] ; Sdram_Control:u7|mADDR[13]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.073     ; 5.202      ;
; 4.720 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ihj1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[0] ; Sdram_Control:u7|mADDR[14]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.073     ; 5.202      ;
; 4.755 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ihj1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[0] ; Sdram_Control:u7|mADDR[15]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.050     ; 5.190      ;
; 4.755 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ihj1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[0] ; Sdram_Control:u7|mADDR[7]   ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.050     ; 5.190      ;
; 4.755 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ihj1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[0] ; Sdram_Control:u7|mADDR[8]   ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.050     ; 5.190      ;
; 4.755 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ihj1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[0] ; Sdram_Control:u7|mADDR[9]   ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.050     ; 5.190      ;
; 4.803 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ihj1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[1] ; Sdram_Control:u7|mADDR[10]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.077     ; 5.115      ;
; 4.803 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ihj1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[1] ; Sdram_Control:u7|mADDR[12]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.077     ; 5.115      ;
; 4.803 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ihj1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[1] ; Sdram_Control:u7|mADDR[13]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.077     ; 5.115      ;
; 4.803 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ihj1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[1] ; Sdram_Control:u7|mADDR[14]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.077     ; 5.115      ;
; 4.824 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ihj1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[1] ; Sdram_Control:u7|mADDR[15]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.068     ; 5.103      ;
; 4.824 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ihj1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[1] ; Sdram_Control:u7|mADDR[7]   ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.068     ; 5.103      ;
; 4.824 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ihj1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[1] ; Sdram_Control:u7|mADDR[8]   ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.068     ; 5.103      ;
; 4.824 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ihj1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[1] ; Sdram_Control:u7|mADDR[9]   ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.068     ; 5.103      ;
; 4.829 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ihj1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[2] ; Sdram_Control:u7|mADDR[10]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.072     ; 5.094      ;
; 4.829 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ihj1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[2] ; Sdram_Control:u7|mADDR[12]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.072     ; 5.094      ;
; 4.829 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ihj1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[2] ; Sdram_Control:u7|mADDR[13]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.072     ; 5.094      ;
; 4.829 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ihj1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[2] ; Sdram_Control:u7|mADDR[14]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.072     ; 5.094      ;
; 4.863 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ihj1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[0] ; Sdram_Control:u7|mADDR[10]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.077     ; 5.055      ;
; 4.863 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ihj1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[0] ; Sdram_Control:u7|mADDR[12]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.077     ; 5.055      ;
; 4.863 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ihj1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[0] ; Sdram_Control:u7|mADDR[13]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.077     ; 5.055      ;
; 4.863 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ihj1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[0] ; Sdram_Control:u7|mADDR[14]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.077     ; 5.055      ;
; 4.864 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ihj1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[2] ; Sdram_Control:u7|mADDR[15]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.049     ; 5.082      ;
; 4.864 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ihj1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[2] ; Sdram_Control:u7|mADDR[7]   ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.049     ; 5.082      ;
; 4.864 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ihj1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[2] ; Sdram_Control:u7|mADDR[8]   ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.049     ; 5.082      ;
; 4.864 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ihj1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[2] ; Sdram_Control:u7|mADDR[9]   ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.049     ; 5.082      ;
; 4.884 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ihj1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[0] ; Sdram_Control:u7|mADDR[15]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.068     ; 5.043      ;
; 4.884 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ihj1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[0] ; Sdram_Control:u7|mADDR[7]   ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.068     ; 5.043      ;
; 4.884 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ihj1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[0] ; Sdram_Control:u7|mADDR[8]   ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.068     ; 5.043      ;
; 4.884 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ihj1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[0] ; Sdram_Control:u7|mADDR[9]   ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.068     ; 5.043      ;
; 4.967 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ihj1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[2] ; Sdram_Control:u7|mADDR[10]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.077     ; 4.951      ;
; 4.967 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ihj1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[2] ; Sdram_Control:u7|mADDR[12]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.077     ; 4.951      ;
; 4.967 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ihj1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[2] ; Sdram_Control:u7|mADDR[13]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.077     ; 4.951      ;
; 4.967 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ihj1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[2] ; Sdram_Control:u7|mADDR[14]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.077     ; 4.951      ;
; 4.973 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ihj1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[0] ; Sdram_Control:u7|mADDR[25]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.064     ; 4.958      ;
; 4.988 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ihj1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[2] ; Sdram_Control:u7|mADDR[15]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.068     ; 4.939      ;
; 4.988 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ihj1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[2] ; Sdram_Control:u7|mADDR[7]   ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.068     ; 4.939      ;
; 4.988 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ihj1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[2] ; Sdram_Control:u7|mADDR[8]   ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.068     ; 4.939      ;
; 4.988 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ihj1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[2] ; Sdram_Control:u7|mADDR[9]   ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.068     ; 4.939      ;
; 4.992 ; Sdram_Control:u7|ST[8]                                                                                                                                  ; Sdram_Control:u7|Write      ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.055     ; 4.948      ;
; 4.995 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ihj1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[0] ; Sdram_Control:u7|mADDR[11]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.073     ; 4.927      ;
; 4.995 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ihj1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[0] ; Sdram_Control:u7|mADDR[16]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.073     ; 4.927      ;
; 4.995 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ihj1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[0] ; Sdram_Control:u7|mADDR[17]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.073     ; 4.927      ;
; 5.015 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ihj1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[6] ; Sdram_Control:u7|mADDR[10]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.077     ; 4.903      ;
; 5.015 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ihj1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[6] ; Sdram_Control:u7|mADDR[12]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.077     ; 4.903      ;
; 5.015 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ihj1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[6] ; Sdram_Control:u7|mADDR[13]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.077     ; 4.903      ;
; 5.015 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ihj1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[6] ; Sdram_Control:u7|mADDR[14]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.077     ; 4.903      ;
; 5.028 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ihj1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[1] ; Sdram_Control:u7|mADDR[10]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.077     ; 4.890      ;
; 5.028 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ihj1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[1] ; Sdram_Control:u7|mADDR[12]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.077     ; 4.890      ;
; 5.028 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ihj1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[1] ; Sdram_Control:u7|mADDR[13]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.077     ; 4.890      ;
; 5.028 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ihj1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[1] ; Sdram_Control:u7|mADDR[14]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.077     ; 4.890      ;
; 5.036 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ihj1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[6] ; Sdram_Control:u7|mADDR[15]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.068     ; 4.891      ;
; 5.036 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ihj1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[6] ; Sdram_Control:u7|mADDR[7]   ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.068     ; 4.891      ;
; 5.036 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ihj1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[6] ; Sdram_Control:u7|mADDR[8]   ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.068     ; 4.891      ;
; 5.036 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ihj1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[6] ; Sdram_Control:u7|mADDR[9]   ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.068     ; 4.891      ;
; 5.042 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ihj1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[4] ; Sdram_Control:u7|mADDR[10]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.077     ; 4.876      ;
; 5.042 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ihj1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[4] ; Sdram_Control:u7|mADDR[12]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.077     ; 4.876      ;
; 5.042 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ihj1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[4] ; Sdram_Control:u7|mADDR[13]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.077     ; 4.876      ;
; 5.042 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ihj1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[4] ; Sdram_Control:u7|mADDR[14]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.077     ; 4.876      ;
; 5.046 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ihj1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[5] ; Sdram_Control:u7|mADDR[10]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.077     ; 4.872      ;
; 5.046 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ihj1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[5] ; Sdram_Control:u7|mADDR[12]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.077     ; 4.872      ;
; 5.046 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ihj1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[5] ; Sdram_Control:u7|mADDR[13]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.077     ; 4.872      ;
; 5.046 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ihj1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[5] ; Sdram_Control:u7|mADDR[14]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.077     ; 4.872      ;
; 5.049 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ihj1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[1] ; Sdram_Control:u7|mADDR[15]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.068     ; 4.878      ;
; 5.049 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ihj1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[1] ; Sdram_Control:u7|mADDR[7]   ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.068     ; 4.878      ;
; 5.049 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ihj1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[1] ; Sdram_Control:u7|mADDR[8]   ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.068     ; 4.878      ;
; 5.049 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ihj1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[1] ; Sdram_Control:u7|mADDR[9]   ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.068     ; 4.878      ;
; 5.051 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ihj1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[1] ; Sdram_Control:u7|mADDR[10]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.073     ; 4.871      ;
; 5.051 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ihj1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[1] ; Sdram_Control:u7|mADDR[12]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.073     ; 4.871      ;
; 5.051 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ihj1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[1] ; Sdram_Control:u7|mADDR[13]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.073     ; 4.871      ;
; 5.051 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ihj1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[1] ; Sdram_Control:u7|mADDR[14]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.073     ; 4.871      ;
; 5.063 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ihj1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[4] ; Sdram_Control:u7|mADDR[15]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.068     ; 4.864      ;
; 5.063 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ihj1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[4] ; Sdram_Control:u7|mADDR[7]   ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.068     ; 4.864      ;
; 5.063 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ihj1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[4] ; Sdram_Control:u7|mADDR[8]   ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.068     ; 4.864      ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'u6|altpll_component|auto_generated|pll1|clk[4]'                                                                                                                                                                                                                                                                                                                                                                                 ;
+--------+-------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                           ; To Node                                                                                                                                                            ; Launch Clock                                   ; Latch Clock                                    ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; 9.761  ; VGA_Controller:u1|oRequest                                                                                                          ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity6a2 ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.040     ; 2.694      ;
; 9.761  ; VGA_Controller:u1|oRequest                                                                                                          ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity6a0 ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.040     ; 2.694      ;
; 9.761  ; VGA_Controller:u1|oRequest                                                                                                          ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity6a1 ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.040     ; 2.694      ;
; 9.761  ; VGA_Controller:u1|oRequest                                                                                                          ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|a_graycounter_s57:rdptr_g1p|parity5       ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.040     ; 2.694      ;
; 9.761  ; VGA_Controller:u1|oRequest                                                                                                          ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[0]  ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.040     ; 2.694      ;
; 9.771  ; VGA_Controller:u1|oRequest                                                                                                          ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[8]  ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; 0.300      ; 3.024      ;
; 9.775  ; VGA_Controller:u1|oRequest                                                                                                          ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[6]  ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; 0.300      ; 3.020      ;
; 9.775  ; VGA_Controller:u1|oRequest                                                                                                          ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[7]  ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; 0.300      ; 3.020      ;
; 9.792  ; VGA_Controller:u1|oRequest                                                                                                          ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[5]  ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; 0.300      ; 3.003      ;
; 9.983  ; VGA_Controller:u1|oRequest                                                                                                          ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[8]  ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.054     ; 2.458      ;
; 9.986  ; VGA_Controller:u1|oRequest                                                                                                          ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[6]  ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.054     ; 2.455      ;
; 9.986  ; VGA_Controller:u1|oRequest                                                                                                          ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[7]  ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.054     ; 2.455      ;
; 10.006 ; VGA_Controller:u1|oRequest                                                                                                          ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[5]  ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.054     ; 2.435      ;
; 10.068 ; VGA_Controller:u1|oRequest                                                                                                          ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[3]  ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; 0.300      ; 2.727      ;
; 10.071 ; VGA_Controller:u1|oRequest                                                                                                          ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[4]  ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; 0.300      ; 2.724      ;
; 10.101 ; VGA_Controller:u1|oRequest                                                                                                          ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[2]  ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; 0.300      ; 2.694      ;
; 10.190 ; VGA_Controller:u1|oRequest                                                                                                          ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity6a2 ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.054     ; 2.251      ;
; 10.190 ; VGA_Controller:u1|oRequest                                                                                                          ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity6a1 ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.054     ; 2.251      ;
; 10.190 ; VGA_Controller:u1|oRequest                                                                                                          ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity6a0 ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.054     ; 2.251      ;
; 10.190 ; VGA_Controller:u1|oRequest                                                                                                          ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|a_graycounter_s57:rdptr_g1p|parity5       ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.054     ; 2.251      ;
; 10.190 ; VGA_Controller:u1|oRequest                                                                                                          ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[0]  ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.054     ; 2.251      ;
; 10.279 ; VGA_Controller:u1|oRequest                                                                                                          ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[4]  ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.054     ; 2.162      ;
; 10.281 ; VGA_Controller:u1|oRequest                                                                                                          ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[3]  ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.054     ; 2.160      ;
; 10.313 ; VGA_Controller:u1|oRequest                                                                                                          ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[1]  ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.040     ; 2.142      ;
; 10.342 ; VGA_Controller:u1|oRequest                                                                                                          ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|cntr_54e:cntr_b|counter_reg_bit[0]        ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; 0.248      ; 2.401      ;
; 10.342 ; VGA_Controller:u1|oRequest                                                                                                          ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|rdptr_g[7]                                ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; 0.248      ; 2.401      ;
; 10.342 ; VGA_Controller:u1|oRequest                                                                                                          ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|rdptr_g[4]                                ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; 0.248      ; 2.401      ;
; 10.342 ; VGA_Controller:u1|oRequest                                                                                                          ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|rdptr_g[6]                                ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; 0.248      ; 2.401      ;
; 10.342 ; VGA_Controller:u1|oRequest                                                                                                          ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|rdptr_g[8]                                ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; 0.248      ; 2.401      ;
; 10.342 ; VGA_Controller:u1|oRequest                                                                                                          ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|rdptr_g[3]                                ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; 0.248      ; 2.401      ;
; 10.342 ; VGA_Controller:u1|oRequest                                                                                                          ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|rdptr_g[0]                                ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; 0.248      ; 2.401      ;
; 10.342 ; VGA_Controller:u1|oRequest                                                                                                          ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|rdptr_g[2]                                ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; 0.248      ; 2.401      ;
; 10.342 ; VGA_Controller:u1|oRequest                                                                                                          ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|rdptr_g[5]                                ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; 0.248      ; 2.401      ;
; 10.342 ; VGA_Controller:u1|oRequest                                                                                                          ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|rdptr_g[1]                                ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; 0.248      ; 2.401      ;
; 10.349 ; VGA_Controller:u1|oRequest                                                                                                          ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|rdptr_g[1]                                ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.053     ; 2.093      ;
; 10.349 ; VGA_Controller:u1|oRequest                                                                                                          ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|cntr_54e:cntr_b|counter_reg_bit[0]        ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.053     ; 2.093      ;
; 10.349 ; VGA_Controller:u1|oRequest                                                                                                          ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|rdptr_g[7]                                ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.053     ; 2.093      ;
; 10.349 ; VGA_Controller:u1|oRequest                                                                                                          ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|rdptr_g[4]                                ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.053     ; 2.093      ;
; 10.349 ; VGA_Controller:u1|oRequest                                                                                                          ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|rdptr_g[6]                                ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.053     ; 2.093      ;
; 10.349 ; VGA_Controller:u1|oRequest                                                                                                          ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|rdptr_g[8]                                ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.053     ; 2.093      ;
; 10.349 ; VGA_Controller:u1|oRequest                                                                                                          ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|rdptr_g[3]                                ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.053     ; 2.093      ;
; 10.349 ; VGA_Controller:u1|oRequest                                                                                                          ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|rdptr_g[0]                                ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.053     ; 2.093      ;
; 10.349 ; VGA_Controller:u1|oRequest                                                                                                          ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|rdptr_g[2]                                ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.053     ; 2.093      ;
; 10.349 ; VGA_Controller:u1|oRequest                                                                                                          ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|rdptr_g[5]                                ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.053     ; 2.093      ;
; 10.445 ; VGA_Controller:u1|oRequest                                                                                                          ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[2]  ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.053     ; 1.997      ;
; 10.724 ; VGA_Controller:u1|oRequest                                                                                                          ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[1]  ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.053     ; 1.718      ;
; 20.747 ; VGA_Controller:u1|H_Cont[3]                                                                                                         ; VGA_Controller:u1|oRequest                                                                                                                                         ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 25.000       ; -0.392     ; 3.856      ;
; 20.752 ; VGA_Controller:u1|H_Cont[4]                                                                                                         ; VGA_Controller:u1|oRequest                                                                                                                                         ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 25.000       ; -0.392     ; 3.851      ;
; 20.889 ; VGA_Controller:u1|H_Cont[2]                                                                                                         ; VGA_Controller:u1|oRequest                                                                                                                                         ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 25.000       ; -0.392     ; 3.714      ;
; 21.015 ; VGA_Controller:u1|H_Cont[1]                                                                                                         ; VGA_Controller:u1|oRequest                                                                                                                                         ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 25.000       ; -0.392     ; 3.588      ;
; 21.499 ; VGA_Controller:u1|H_Cont[8]                                                                                                         ; VGA_Controller:u1|H_Cont[0]                                                                                                                                        ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 25.000       ; -0.392     ; 3.104      ;
; 21.499 ; VGA_Controller:u1|H_Cont[8]                                                                                                         ; VGA_Controller:u1|H_Cont[5]                                                                                                                                        ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 25.000       ; -0.392     ; 3.104      ;
; 21.499 ; VGA_Controller:u1|H_Cont[8]                                                                                                         ; VGA_Controller:u1|H_Cont[6]                                                                                                                                        ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 25.000       ; -0.392     ; 3.104      ;
; 21.499 ; VGA_Controller:u1|H_Cont[8]                                                                                                         ; VGA_Controller:u1|H_Cont[7]                                                                                                                                        ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 25.000       ; -0.392     ; 3.104      ;
; 21.499 ; VGA_Controller:u1|H_Cont[8]                                                                                                         ; VGA_Controller:u1|H_Cont[9]                                                                                                                                        ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 25.000       ; -0.392     ; 3.104      ;
; 21.499 ; VGA_Controller:u1|H_Cont[8]                                                                                                         ; VGA_Controller:u1|H_Cont[10]                                                                                                                                       ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 25.000       ; -0.392     ; 3.104      ;
; 21.585 ; VGA_Controller:u1|H_Cont[8]                                                                                                         ; VGA_Controller:u1|oRequest                                                                                                                                         ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 25.000       ; -0.392     ; 3.018      ;
; 21.603 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|rdptr_g[2] ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity6a2 ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 25.000       ; -0.355     ; 3.037      ;
; 21.603 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|rdptr_g[2] ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity6a0 ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 25.000       ; -0.355     ; 3.037      ;
; 21.603 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|rdptr_g[2] ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity6a1 ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 25.000       ; -0.355     ; 3.037      ;
; 21.603 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|rdptr_g[2] ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|a_graycounter_s57:rdptr_g1p|parity5       ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 25.000       ; -0.355     ; 3.037      ;
; 21.603 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|rdptr_g[2] ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[0]  ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 25.000       ; -0.355     ; 3.037      ;
; 21.618 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|rdptr_g[2] ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[8]  ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 25.000       ; -0.015     ; 3.362      ;
; 21.622 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|rdptr_g[2] ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[6]  ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 25.000       ; -0.015     ; 3.358      ;
; 21.622 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|rdptr_g[2] ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[7]  ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 25.000       ; -0.015     ; 3.358      ;
; 21.622 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|rdptr_g[5] ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity6a2 ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 25.000       ; -0.355     ; 3.018      ;
; 21.622 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|rdptr_g[5] ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity6a0 ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 25.000       ; -0.355     ; 3.018      ;
; 21.622 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|rdptr_g[5] ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity6a1 ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 25.000       ; -0.355     ; 3.018      ;
; 21.622 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|rdptr_g[5] ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|a_graycounter_s57:rdptr_g1p|parity5       ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 25.000       ; -0.355     ; 3.018      ;
; 21.622 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|rdptr_g[5] ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[0]  ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 25.000       ; -0.355     ; 3.018      ;
; 21.630 ; VGA_Controller:u1|H_Cont[7]                                                                                                         ; VGA_Controller:u1|oRequest                                                                                                                                         ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 25.000       ; -0.055     ; 3.310      ;
; 21.639 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|rdptr_g[2] ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[5]  ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 25.000       ; -0.015     ; 3.341      ;
; 21.641 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|rdptr_g[5] ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[8]  ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 25.000       ; -0.015     ; 3.339      ;
; 21.645 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|rdptr_g[5] ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[6]  ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 25.000       ; -0.015     ; 3.335      ;
; 21.645 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|rdptr_g[5] ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[7]  ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 25.000       ; -0.015     ; 3.335      ;
; 21.651 ; VGA_Controller:u1|V_Cont[4]                                                                                                         ; VGA_Controller:u1|V_Cont[0]                                                                                                                                        ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 25.000       ; -0.068     ; 3.276      ;
; 21.651 ; VGA_Controller:u1|V_Cont[4]                                                                                                         ; VGA_Controller:u1|V_Cont[1]                                                                                                                                        ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 25.000       ; -0.068     ; 3.276      ;
; 21.651 ; VGA_Controller:u1|V_Cont[4]                                                                                                         ; VGA_Controller:u1|V_Cont[2]                                                                                                                                        ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 25.000       ; -0.068     ; 3.276      ;
; 21.651 ; VGA_Controller:u1|V_Cont[4]                                                                                                         ; VGA_Controller:u1|V_Cont[3]                                                                                                                                        ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 25.000       ; -0.068     ; 3.276      ;
; 21.651 ; VGA_Controller:u1|V_Cont[4]                                                                                                         ; VGA_Controller:u1|V_Cont[4]                                                                                                                                        ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 25.000       ; -0.068     ; 3.276      ;
; 21.651 ; VGA_Controller:u1|V_Cont[4]                                                                                                         ; VGA_Controller:u1|V_Cont[5]                                                                                                                                        ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 25.000       ; -0.068     ; 3.276      ;
; 21.651 ; VGA_Controller:u1|V_Cont[4]                                                                                                         ; VGA_Controller:u1|V_Cont[6]                                                                                                                                        ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 25.000       ; -0.068     ; 3.276      ;
; 21.651 ; VGA_Controller:u1|V_Cont[4]                                                                                                         ; VGA_Controller:u1|V_Cont[7]                                                                                                                                        ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 25.000       ; -0.068     ; 3.276      ;
; 21.651 ; VGA_Controller:u1|V_Cont[4]                                                                                                         ; VGA_Controller:u1|V_Cont[8]                                                                                                                                        ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 25.000       ; -0.068     ; 3.276      ;
; 21.651 ; VGA_Controller:u1|V_Cont[4]                                                                                                         ; VGA_Controller:u1|V_Cont[9]                                                                                                                                        ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 25.000       ; -0.068     ; 3.276      ;
; 21.651 ; VGA_Controller:u1|V_Cont[4]                                                                                                         ; VGA_Controller:u1|V_Cont[10]                                                                                                                                       ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 25.000       ; -0.068     ; 3.276      ;
; 21.651 ; VGA_Controller:u1|V_Cont[4]                                                                                                         ; VGA_Controller:u1|V_Cont[12]                                                                                                                                       ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 25.000       ; -0.068     ; 3.276      ;
; 21.651 ; VGA_Controller:u1|V_Cont[4]                                                                                                         ; VGA_Controller:u1|V_Cont[11]                                                                                                                                       ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 25.000       ; -0.068     ; 3.276      ;
; 21.656 ; VGA_Controller:u1|V_Cont[8]                                                                                                         ; VGA_Controller:u1|oRequest                                                                                                                                         ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 25.000       ; -0.394     ; 2.945      ;
; 21.662 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|rdptr_g[5] ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[5]  ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 25.000       ; -0.015     ; 3.318      ;
; 21.669 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|rdptr_g[4] ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[8]  ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 25.000       ; -0.056     ; 3.270      ;
; 21.671 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|rdptr_g[4] ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[6]  ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 25.000       ; -0.056     ; 3.268      ;
; 21.671 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|rdptr_g[4] ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[7]  ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 25.000       ; -0.056     ; 3.268      ;
; 21.681 ; VGA_Controller:u1|H_Cont[5]                                                                                                         ; VGA_Controller:u1|oRequest                                                                                                                                         ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 25.000       ; -0.055     ; 3.259      ;
; 21.683 ; VGA_Controller:u1|V_Cont[8]                                                                                                         ; VGA_Controller:u1|V_Cont[0]                                                                                                                                        ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 25.000       ; -0.068     ; 3.244      ;
; 21.683 ; VGA_Controller:u1|V_Cont[8]                                                                                                         ; VGA_Controller:u1|V_Cont[1]                                                                                                                                        ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 25.000       ; -0.068     ; 3.244      ;
; 21.683 ; VGA_Controller:u1|V_Cont[8]                                                                                                         ; VGA_Controller:u1|V_Cont[2]                                                                                                                                        ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 25.000       ; -0.068     ; 3.244      ;
; 21.683 ; VGA_Controller:u1|V_Cont[8]                                                                                                         ; VGA_Controller:u1|V_Cont[3]                                                                                                                                        ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 25.000       ; -0.068     ; 3.244      ;
; 21.683 ; VGA_Controller:u1|V_Cont[8]                                                                                                         ; VGA_Controller:u1|V_Cont[4]                                                                                                                                        ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 25.000       ; -0.068     ; 3.244      ;
; 21.683 ; VGA_Controller:u1|V_Cont[8]                                                                                                         ; VGA_Controller:u1|V_Cont[5]                                                                                                                                        ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 25.000       ; -0.068     ; 3.244      ;
+--------+-------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'CLOCK_50'                                                                                           ;
+--------+-------------------------+-------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node               ; To Node                 ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------+-------------------------+--------------+-------------+--------------+------------+------------+
; 14.352 ; Reset_Delay:u2|Cont[28] ; Reset_Delay:u2|Cont[24] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.038     ; 5.625      ;
; 14.352 ; Reset_Delay:u2|Cont[28] ; Reset_Delay:u2|Cont[21] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.038     ; 5.625      ;
; 14.352 ; Reset_Delay:u2|Cont[28] ; Reset_Delay:u2|Cont[22] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.038     ; 5.625      ;
; 14.352 ; Reset_Delay:u2|Cont[28] ; Reset_Delay:u2|Cont[23] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.038     ; 5.625      ;
; 14.352 ; Reset_Delay:u2|Cont[28] ; Reset_Delay:u2|Cont[16] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.038     ; 5.625      ;
; 14.352 ; Reset_Delay:u2|Cont[28] ; Reset_Delay:u2|Cont[17] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.038     ; 5.625      ;
; 14.352 ; Reset_Delay:u2|Cont[28] ; Reset_Delay:u2|Cont[18] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.038     ; 5.625      ;
; 14.352 ; Reset_Delay:u2|Cont[28] ; Reset_Delay:u2|Cont[19] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.038     ; 5.625      ;
; 14.352 ; Reset_Delay:u2|Cont[28] ; Reset_Delay:u2|Cont[20] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.038     ; 5.625      ;
; 14.352 ; Reset_Delay:u2|Cont[28] ; Reset_Delay:u2|Cont[25] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.038     ; 5.625      ;
; 14.352 ; Reset_Delay:u2|Cont[28] ; Reset_Delay:u2|Cont[26] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.038     ; 5.625      ;
; 14.352 ; Reset_Delay:u2|Cont[28] ; Reset_Delay:u2|Cont[27] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.038     ; 5.625      ;
; 14.352 ; Reset_Delay:u2|Cont[28] ; Reset_Delay:u2|Cont[29] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.038     ; 5.625      ;
; 14.352 ; Reset_Delay:u2|Cont[28] ; Reset_Delay:u2|Cont[30] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.038     ; 5.625      ;
; 14.352 ; Reset_Delay:u2|Cont[28] ; Reset_Delay:u2|Cont[31] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.038     ; 5.625      ;
; 14.356 ; Reset_Delay:u2|Cont[28] ; Reset_Delay:u2|Cont[28] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.034     ; 5.625      ;
; 14.382 ; Reset_Delay:u2|Cont[28] ; Reset_Delay:u2|Cont[1]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.010      ; 5.643      ;
; 14.382 ; Reset_Delay:u2|Cont[28] ; Reset_Delay:u2|Cont[3]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.010      ; 5.643      ;
; 14.382 ; Reset_Delay:u2|Cont[28] ; Reset_Delay:u2|Cont[4]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.010      ; 5.643      ;
; 14.382 ; Reset_Delay:u2|Cont[28] ; Reset_Delay:u2|Cont[5]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.010      ; 5.643      ;
; 14.382 ; Reset_Delay:u2|Cont[28] ; Reset_Delay:u2|Cont[6]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.010      ; 5.643      ;
; 14.382 ; Reset_Delay:u2|Cont[28] ; Reset_Delay:u2|Cont[7]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.010      ; 5.643      ;
; 14.382 ; Reset_Delay:u2|Cont[28] ; Reset_Delay:u2|Cont[8]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.010      ; 5.643      ;
; 14.382 ; Reset_Delay:u2|Cont[28] ; Reset_Delay:u2|Cont[9]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.010      ; 5.643      ;
; 14.382 ; Reset_Delay:u2|Cont[28] ; Reset_Delay:u2|Cont[10] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.010      ; 5.643      ;
; 14.382 ; Reset_Delay:u2|Cont[28] ; Reset_Delay:u2|Cont[11] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.010      ; 5.643      ;
; 14.382 ; Reset_Delay:u2|Cont[28] ; Reset_Delay:u2|Cont[12] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.010      ; 5.643      ;
; 14.382 ; Reset_Delay:u2|Cont[28] ; Reset_Delay:u2|Cont[13] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.010      ; 5.643      ;
; 14.382 ; Reset_Delay:u2|Cont[28] ; Reset_Delay:u2|Cont[14] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.010      ; 5.643      ;
; 14.382 ; Reset_Delay:u2|Cont[28] ; Reset_Delay:u2|Cont[15] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.010      ; 5.643      ;
; 14.382 ; Reset_Delay:u2|Cont[28] ; Reset_Delay:u2|Cont[2]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.010      ; 5.643      ;
; 14.458 ; Reset_Delay:u2|Cont[25] ; Reset_Delay:u2|Cont[24] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.038     ; 5.519      ;
; 14.458 ; Reset_Delay:u2|Cont[25] ; Reset_Delay:u2|Cont[21] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.038     ; 5.519      ;
; 14.458 ; Reset_Delay:u2|Cont[25] ; Reset_Delay:u2|Cont[22] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.038     ; 5.519      ;
; 14.458 ; Reset_Delay:u2|Cont[25] ; Reset_Delay:u2|Cont[23] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.038     ; 5.519      ;
; 14.458 ; Reset_Delay:u2|Cont[25] ; Reset_Delay:u2|Cont[16] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.038     ; 5.519      ;
; 14.458 ; Reset_Delay:u2|Cont[25] ; Reset_Delay:u2|Cont[17] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.038     ; 5.519      ;
; 14.458 ; Reset_Delay:u2|Cont[25] ; Reset_Delay:u2|Cont[18] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.038     ; 5.519      ;
; 14.458 ; Reset_Delay:u2|Cont[25] ; Reset_Delay:u2|Cont[19] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.038     ; 5.519      ;
; 14.458 ; Reset_Delay:u2|Cont[25] ; Reset_Delay:u2|Cont[20] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.038     ; 5.519      ;
; 14.458 ; Reset_Delay:u2|Cont[25] ; Reset_Delay:u2|Cont[26] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.038     ; 5.519      ;
; 14.458 ; Reset_Delay:u2|Cont[25] ; Reset_Delay:u2|Cont[27] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.038     ; 5.519      ;
; 14.458 ; Reset_Delay:u2|Cont[25] ; Reset_Delay:u2|Cont[28] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.038     ; 5.519      ;
; 14.458 ; Reset_Delay:u2|Cont[25] ; Reset_Delay:u2|Cont[29] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.038     ; 5.519      ;
; 14.458 ; Reset_Delay:u2|Cont[25] ; Reset_Delay:u2|Cont[30] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.038     ; 5.519      ;
; 14.458 ; Reset_Delay:u2|Cont[25] ; Reset_Delay:u2|Cont[31] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.038     ; 5.519      ;
; 14.462 ; Reset_Delay:u2|Cont[25] ; Reset_Delay:u2|Cont[25] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.034     ; 5.519      ;
; 14.475 ; Reset_Delay:u2|Cont[25] ; Reset_Delay:u2|Cont[1]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.010      ; 5.550      ;
; 14.475 ; Reset_Delay:u2|Cont[25] ; Reset_Delay:u2|Cont[3]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.010      ; 5.550      ;
; 14.475 ; Reset_Delay:u2|Cont[25] ; Reset_Delay:u2|Cont[4]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.010      ; 5.550      ;
; 14.475 ; Reset_Delay:u2|Cont[25] ; Reset_Delay:u2|Cont[5]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.010      ; 5.550      ;
; 14.475 ; Reset_Delay:u2|Cont[25] ; Reset_Delay:u2|Cont[6]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.010      ; 5.550      ;
; 14.475 ; Reset_Delay:u2|Cont[25] ; Reset_Delay:u2|Cont[7]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.010      ; 5.550      ;
; 14.475 ; Reset_Delay:u2|Cont[25] ; Reset_Delay:u2|Cont[8]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.010      ; 5.550      ;
; 14.475 ; Reset_Delay:u2|Cont[25] ; Reset_Delay:u2|Cont[9]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.010      ; 5.550      ;
; 14.475 ; Reset_Delay:u2|Cont[25] ; Reset_Delay:u2|Cont[10] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.010      ; 5.550      ;
; 14.475 ; Reset_Delay:u2|Cont[25] ; Reset_Delay:u2|Cont[11] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.010      ; 5.550      ;
; 14.475 ; Reset_Delay:u2|Cont[25] ; Reset_Delay:u2|Cont[12] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.010      ; 5.550      ;
; 14.475 ; Reset_Delay:u2|Cont[25] ; Reset_Delay:u2|Cont[13] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.010      ; 5.550      ;
; 14.475 ; Reset_Delay:u2|Cont[25] ; Reset_Delay:u2|Cont[14] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.010      ; 5.550      ;
; 14.475 ; Reset_Delay:u2|Cont[25] ; Reset_Delay:u2|Cont[15] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.010      ; 5.550      ;
; 14.475 ; Reset_Delay:u2|Cont[25] ; Reset_Delay:u2|Cont[2]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.010      ; 5.550      ;
; 14.594 ; Reset_Delay:u2|Cont[26] ; Reset_Delay:u2|Cont[24] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.038     ; 5.383      ;
; 14.594 ; Reset_Delay:u2|Cont[26] ; Reset_Delay:u2|Cont[21] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.038     ; 5.383      ;
; 14.594 ; Reset_Delay:u2|Cont[26] ; Reset_Delay:u2|Cont[22] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.038     ; 5.383      ;
; 14.594 ; Reset_Delay:u2|Cont[26] ; Reset_Delay:u2|Cont[23] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.038     ; 5.383      ;
; 14.594 ; Reset_Delay:u2|Cont[26] ; Reset_Delay:u2|Cont[16] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.038     ; 5.383      ;
; 14.594 ; Reset_Delay:u2|Cont[26] ; Reset_Delay:u2|Cont[17] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.038     ; 5.383      ;
; 14.594 ; Reset_Delay:u2|Cont[26] ; Reset_Delay:u2|Cont[18] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.038     ; 5.383      ;
; 14.594 ; Reset_Delay:u2|Cont[26] ; Reset_Delay:u2|Cont[19] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.038     ; 5.383      ;
; 14.594 ; Reset_Delay:u2|Cont[26] ; Reset_Delay:u2|Cont[20] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.038     ; 5.383      ;
; 14.594 ; Reset_Delay:u2|Cont[26] ; Reset_Delay:u2|Cont[25] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.038     ; 5.383      ;
; 14.594 ; Reset_Delay:u2|Cont[26] ; Reset_Delay:u2|Cont[27] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.038     ; 5.383      ;
; 14.594 ; Reset_Delay:u2|Cont[26] ; Reset_Delay:u2|Cont[28] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.038     ; 5.383      ;
; 14.594 ; Reset_Delay:u2|Cont[26] ; Reset_Delay:u2|Cont[29] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.038     ; 5.383      ;
; 14.594 ; Reset_Delay:u2|Cont[26] ; Reset_Delay:u2|Cont[30] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.038     ; 5.383      ;
; 14.594 ; Reset_Delay:u2|Cont[26] ; Reset_Delay:u2|Cont[31] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.038     ; 5.383      ;
; 14.598 ; Reset_Delay:u2|Cont[26] ; Reset_Delay:u2|Cont[26] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.034     ; 5.383      ;
; 14.611 ; Reset_Delay:u2|Cont[26] ; Reset_Delay:u2|Cont[1]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.010      ; 5.414      ;
; 14.611 ; Reset_Delay:u2|Cont[26] ; Reset_Delay:u2|Cont[3]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.010      ; 5.414      ;
; 14.611 ; Reset_Delay:u2|Cont[26] ; Reset_Delay:u2|Cont[4]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.010      ; 5.414      ;
; 14.611 ; Reset_Delay:u2|Cont[26] ; Reset_Delay:u2|Cont[5]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.010      ; 5.414      ;
; 14.611 ; Reset_Delay:u2|Cont[26] ; Reset_Delay:u2|Cont[6]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.010      ; 5.414      ;
; 14.611 ; Reset_Delay:u2|Cont[26] ; Reset_Delay:u2|Cont[7]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.010      ; 5.414      ;
; 14.611 ; Reset_Delay:u2|Cont[26] ; Reset_Delay:u2|Cont[8]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.010      ; 5.414      ;
; 14.611 ; Reset_Delay:u2|Cont[26] ; Reset_Delay:u2|Cont[9]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.010      ; 5.414      ;
; 14.611 ; Reset_Delay:u2|Cont[26] ; Reset_Delay:u2|Cont[10] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.010      ; 5.414      ;
; 14.611 ; Reset_Delay:u2|Cont[26] ; Reset_Delay:u2|Cont[11] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.010      ; 5.414      ;
; 14.611 ; Reset_Delay:u2|Cont[26] ; Reset_Delay:u2|Cont[12] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.010      ; 5.414      ;
; 14.611 ; Reset_Delay:u2|Cont[26] ; Reset_Delay:u2|Cont[13] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.010      ; 5.414      ;
; 14.611 ; Reset_Delay:u2|Cont[26] ; Reset_Delay:u2|Cont[14] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.010      ; 5.414      ;
; 14.611 ; Reset_Delay:u2|Cont[26] ; Reset_Delay:u2|Cont[15] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.010      ; 5.414      ;
; 14.611 ; Reset_Delay:u2|Cont[26] ; Reset_Delay:u2|Cont[2]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.010      ; 5.414      ;
; 14.797 ; Reset_Delay:u2|Cont[27] ; Reset_Delay:u2|Cont[24] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.038     ; 5.180      ;
; 14.797 ; Reset_Delay:u2|Cont[27] ; Reset_Delay:u2|Cont[21] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.038     ; 5.180      ;
; 14.797 ; Reset_Delay:u2|Cont[27] ; Reset_Delay:u2|Cont[22] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.038     ; 5.180      ;
; 14.797 ; Reset_Delay:u2|Cont[27] ; Reset_Delay:u2|Cont[23] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.038     ; 5.180      ;
; 14.797 ; Reset_Delay:u2|Cont[27] ; Reset_Delay:u2|Cont[16] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.038     ; 5.180      ;
; 14.797 ; Reset_Delay:u2|Cont[27] ; Reset_Delay:u2|Cont[17] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.038     ; 5.180      ;
; 14.797 ; Reset_Delay:u2|Cont[27] ; Reset_Delay:u2|Cont[18] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.038     ; 5.180      ;
+--------+-------------------------+-------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'u6|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                           ; To Node                                                                                                                                                                             ; Launch Clock                                   ; Latch Clock                                    ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; 0.298 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ihj1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a3                    ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ihj1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a3                    ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.069      ; 0.511      ;
; 0.298 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ihj1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a5                    ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ihj1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a5                    ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.069      ; 0.511      ;
; 0.298 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ihj1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a6                    ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ihj1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a6                    ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.069      ; 0.511      ;
; 0.298 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ihj1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a8                    ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ihj1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a8                    ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.069      ; 0.511      ;
; 0.298 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ihj1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a7                    ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ihj1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a7                    ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.069      ; 0.511      ;
; 0.298 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ihj1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a0                    ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ihj1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a0                    ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.069      ; 0.511      ;
; 0.298 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ihj1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a4                    ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ihj1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a4                    ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.069      ; 0.511      ;
; 0.299 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ihj1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a4                    ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ihj1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a4                    ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.068      ; 0.511      ;
; 0.299 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ihj1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a6                    ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ihj1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a6                    ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.068      ; 0.511      ;
; 0.299 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ihj1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a8                    ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ihj1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a8                    ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.068      ; 0.511      ;
; 0.299 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ihj1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a7                    ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ihj1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a7                    ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.068      ; 0.511      ;
; 0.299 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ihj1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a0                    ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ihj1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a0                    ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.068      ; 0.511      ;
; 0.299 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ihj1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a3                    ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ihj1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a3                    ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.068      ; 0.511      ;
; 0.299 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ihj1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a5                    ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ihj1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a5                    ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.068      ; 0.511      ;
; 0.299 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ihj1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a2                    ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ihj1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a2                    ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.068      ; 0.511      ;
; 0.299 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ihj1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a1                    ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ihj1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a1                    ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.068      ; 0.511      ;
; 0.311 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a1                     ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a1                     ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a2                     ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a2                     ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a0                     ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a0                     ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.511      ;
; 0.312 ; Sdram_Control:u7|control_interface:u_control_interface|init_timer[0]                                                                                                                ; Sdram_Control:u7|control_interface:u_control_interface|init_timer[0]                                                                                                                ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; Sdram_Control:u7|ST[0]                                                                                                                                                              ; Sdram_Control:u7|ST[0]                                                                                                                                                              ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; Sdram_Control:u7|Write                                                                                                                                                              ; Sdram_Control:u7|Write                                                                                                                                                              ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; Sdram_Control:u7|IN_REQ                                                                                                                                                             ; Sdram_Control:u7|IN_REQ                                                                                                                                                             ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; Sdram_Control:u7|OUT_VALID                                                                                                                                                          ; Sdram_Control:u7|OUT_VALID                                                                                                                                                          ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; Sdram_Control:u7|mLENGTH[7]                                                                                                                                                         ; Sdram_Control:u7|mLENGTH[7]                                                                                                                                                         ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; Sdram_Control:u7|mWR_DONE                                                                                                                                                           ; Sdram_Control:u7|mWR_DONE                                                                                                                                                           ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; Sdram_Control:u7|mRD_DONE                                                                                                                                                           ; Sdram_Control:u7|mRD_DONE                                                                                                                                                           ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; Sdram_Control:u7|command:u_command|ex_write                                                                                                                                         ; Sdram_Control:u7|command:u_command|ex_write                                                                                                                                         ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; Sdram_Control:u7|command:u_command|ex_read                                                                                                                                          ; Sdram_Control:u7|command:u_command|ex_read                                                                                                                                          ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; Sdram_Control:u7|control_interface:u_control_interface|REF_REQ                                                                                                                      ; Sdram_Control:u7|control_interface:u_control_interface|REF_REQ                                                                                                                      ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a3                     ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a3                     ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a4                     ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a4                     ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a5                     ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a5                     ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a6                     ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a6                     ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a8                     ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a8                     ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a7                     ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a7                     ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a2                     ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a2                     ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a3                     ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a3                     ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a5                     ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a5                     ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a6                     ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a6                     ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a7                     ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a7                     ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a8                     ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a8                     ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a0                     ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a0                     ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a1                     ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a1                     ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a4                     ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a4                     ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; Sdram_Control:u7|command:u_command|CM_ACK                                                                                                                                           ; Sdram_Control:u7|command:u_command|CM_ACK                                                                                                                                           ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; Sdram_Control:u7|command:u_command|REF_ACK                                                                                                                                          ; Sdram_Control:u7|command:u_command|REF_ACK                                                                                                                                          ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ihj1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a2                    ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ihj1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a2                    ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ihj1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a1                    ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ihj1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a1                    ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.313 ; Sdram_Control:u7|command:u_command|do_rw                                                                                                                                            ; Sdram_Control:u7|command:u_command|do_rw                                                                                                                                            ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.511      ;
; 0.313 ; Sdram_Control:u7|command:u_command|oe4                                                                                                                                              ; Sdram_Control:u7|command:u_command|oe4                                                                                                                                              ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.511      ;
; 0.319 ; Sdram_Control:u7|rRD2_ADDR[21]                                                                                                                                                      ; Sdram_Control:u7|rRD2_ADDR[21]                                                                                                                                                      ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.519      ;
; 0.320 ; Sdram_Control:u7|Read                                                                                                                                                               ; Sdram_Control:u7|Read                                                                                                                                                               ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.519      ;
; 0.320 ; Sdram_Control:u7|command:u_command|do_precharge                                                                                                                                     ; Sdram_Control:u7|command:u_command|do_precharge                                                                                                                                     ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.519      ;
; 0.320 ; Sdram_Control:u7|command:u_command|do_load_mode                                                                                                                                     ; Sdram_Control:u7|command:u_command|do_load_mode                                                                                                                                     ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.519      ;
; 0.320 ; Sdram_Control:u7|control_interface:u_control_interface|CMD_ACK                                                                                                                      ; Sdram_Control:u7|control_interface:u_control_interface|CMD_ACK                                                                                                                      ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.519      ;
; 0.329 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|a_graycounter_pjc:wrptr_g1p|sub_parity10a[1]               ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|a_graycounter_pjc:wrptr_g1p|parity9                        ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.528      ;
; 0.331 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ihj1:auto_generated|a_graycounter_t57:rdptr_g1p|sub_parity7a[2]               ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ihj1:auto_generated|a_graycounter_t57:rdptr_g1p|parity6                       ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.530      ;
; 0.338 ; Sdram_Control:u7|command:u_command|command_delay[5]                                                                                                                                 ; Sdram_Control:u7|command:u_command|command_delay[4]                                                                                                                                 ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.537      ;
; 0.338 ; Sdram_Control:u7|command:u_command|command_delay[2]                                                                                                                                 ; Sdram_Control:u7|command:u_command|command_delay[1]                                                                                                                                 ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.537      ;
; 0.338 ; Sdram_Control:u7|mADDR[14]                                                                                                                                                          ; Sdram_Control:u7|control_interface:u_control_interface|SADDR[14]                                                                                                                    ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.537      ;
; 0.339 ; Sdram_Control:u7|command:u_command|rp_shift[0]                                                                                                                                      ; Sdram_Control:u7|command:u_command|rp_done                                                                                                                                          ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.538      ;
; 0.339 ; Sdram_Control:u7|command:u_command|command_delay[6]                                                                                                                                 ; Sdram_Control:u7|command:u_command|command_delay[5]                                                                                                                                 ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.538      ;
; 0.339 ; Sdram_Control:u7|command:u_command|command_delay[4]                                                                                                                                 ; Sdram_Control:u7|command:u_command|command_delay[3]                                                                                                                                 ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.538      ;
; 0.339 ; Sdram_Control:u7|command:u_command|SA[2]                                                                                                                                            ; Sdram_Control:u7|SA[2]                                                                                                                                                              ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.538      ;
; 0.339 ; Sdram_Control:u7|command:u_command|SA[10]                                                                                                                                           ; Sdram_Control:u7|SA[10]                                                                                                                                                             ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.538      ;
; 0.339 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ihj1:auto_generated|alt_synch_pipe_mkd:rs_dgwp|dffpipe_ld9:dffpipe5|dffe6a[1] ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ihj1:auto_generated|alt_synch_pipe_mkd:rs_dgwp|dffpipe_ld9:dffpipe5|dffe7a[1] ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.539      ;
; 0.340 ; Sdram_Control:u7|command:u_command|command_delay[7]                                                                                                                                 ; Sdram_Control:u7|command:u_command|command_delay[6]                                                                                                                                 ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.539      ;
; 0.340 ; Sdram_Control:u7|command:u_command|command_delay[3]                                                                                                                                 ; Sdram_Control:u7|command:u_command|command_delay[2]                                                                                                                                 ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.539      ;
; 0.340 ; Sdram_Control:u7|command:u_command|SA[4]                                                                                                                                            ; Sdram_Control:u7|SA[4]                                                                                                                                                              ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.539      ;
; 0.340 ; Sdram_Control:u7|command:u_command|CS_N[0]                                                                                                                                          ; Sdram_Control:u7|CS_N[0]                                                                                                                                                            ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.539      ;
; 0.340 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|alt_synch_pipe_pkd:ws_dgrp|dffpipe_od9:dffpipe8|dffe9a[5]  ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|alt_synch_pipe_pkd:ws_dgrp|dffpipe_od9:dffpipe8|dffe10a[5] ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.538      ;
; 0.340 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|alt_synch_pipe_pkd:ws_dgrp|dffpipe_od9:dffpipe8|dffe9a[3]  ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|alt_synch_pipe_pkd:ws_dgrp|dffpipe_od9:dffpipe8|dffe10a[3] ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.539      ;
; 0.341 ; Sdram_Control:u7|command:u_command|rp_shift[2]                                                                                                                                      ; Sdram_Control:u7|command:u_command|rp_shift[1]                                                                                                                                      ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.540      ;
; 0.341 ; Sdram_Control:u7|command:u_command|rw_shift[1]                                                                                                                                      ; Sdram_Control:u7|command:u_command|rw_shift[0]                                                                                                                                      ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.539      ;
; 0.341 ; Sdram_Control:u7|command:u_command|SA[7]                                                                                                                                            ; Sdram_Control:u7|SA[7]                                                                                                                                                              ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.540      ;
; 0.341 ; Sdram_Control:u7|command:u_command|BA[0]                                                                                                                                            ; Sdram_Control:u7|BA[0]                                                                                                                                                              ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.539      ;
; 0.341 ; Sdram_Control:u7|command:u_command|CKE                                                                                                                                              ; Sdram_Control:u7|CKE                                                                                                                                                                ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.540      ;
; 0.341 ; Sdram_Control:u7|command:u_command|rw_shift[0]                                                                                                                                      ; Sdram_Control:u7|command:u_command|do_rw                                                                                                                                            ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.539      ;
; 0.342 ; Sdram_Control:u7|rRD1_ADDR[25]                                                                                                                                                      ; Sdram_Control:u7|rRD1_ADDR[25]                                                                                                                                                      ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.541      ;
; 0.343 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|alt_synch_pipe_pkd:ws_dgrp|dffpipe_od9:dffpipe8|dffe9a[2]  ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|alt_synch_pipe_pkd:ws_dgrp|dffpipe_od9:dffpipe8|dffe10a[2] ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.054      ; 0.541      ;
; 0.345 ; Sdram_Control:u7|command:u_command|rp_shift[3]                                                                                                                                      ; Sdram_Control:u7|command:u_command|rp_shift[2]                                                                                                                                      ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.544      ;
; 0.345 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a7                     ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|wrptr_g[7]                                                 ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.544      ;
; 0.348 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|wrptr_g[0]                                                 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|dffpipe_gd9:ws_bwp|dffe12a[0]                              ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.548      ;
; 0.349 ; Sdram_Control:u7|Pre_RD                                                                                                                                                             ; Sdram_Control:u7|CMD[0]                                                                                                                                                             ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.548      ;
; 0.351 ; Sdram_Control:u7|rRD1_ADDR[8]                                                                                                                                                       ; Sdram_Control:u7|mADDR[8]                                                                                                                                                           ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.550      ;
; 0.353 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a6                     ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|a_graycounter_pjc:wrptr_g1p|sub_parity10a[1]               ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.552      ;
; 0.354 ; Sdram_Control:u7|rWR1_ADDR[25]                                                                                                                                                      ; Sdram_Control:u7|rWR1_ADDR[25]                                                                                                                                                      ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.553      ;
; 0.356 ; Sdram_Control:u7|Pre_RD                                                                                                                                                             ; Sdram_Control:u7|CMD[1]                                                                                                                                                             ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.555      ;
; 0.358 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a6                     ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|a_graycounter_pjc:wrptr_g1p|sub_parity10a[1]               ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.557      ;
; 0.362 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a6                     ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|wrptr_g[6]                                                 ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.561      ;
; 0.362 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|alt_synch_pipe_pkd:ws_dgrp|dffpipe_od9:dffpipe8|dffe10a[7] ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|dffpipe_gd9:ws_brp|dffe12a[7]                              ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.561      ;
; 0.363 ; Sdram_Control:u7|rRD1_ADDR[9]                                                                                                                                                       ; Sdram_Control:u7|mADDR[9]                                                                                                                                                           ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.562      ;
; 0.366 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ihj1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a0                    ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ihj1:auto_generated|rdptr_g[0]                                                ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.069      ; 0.579      ;
; 0.369 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a0                     ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|wrptr_g[0]                                                 ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.569      ;
; 0.370 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a0                     ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|a_graycounter_pjc:wrptr_g1p|sub_parity10a[0]               ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.570      ;
; 0.374 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a5                     ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|wrptr_g[5]                                                 ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.573      ;
; 0.379 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a1                     ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|wrptr_g[1]                                                 ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.579      ;
; 0.383 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ihj1:auto_generated|alt_synch_pipe_mkd:rs_dgwp|dffpipe_ld9:dffpipe5|dffe6a[0] ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ihj1:auto_generated|alt_synch_pipe_mkd:rs_dgwp|dffpipe_ld9:dffpipe5|dffe7a[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.387      ; 0.914      ;
; 0.391 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ihj1:auto_generated|alt_synch_pipe_mkd:rs_dgwp|dffpipe_ld9:dffpipe5|dffe6a[6] ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ihj1:auto_generated|alt_synch_pipe_mkd:rs_dgwp|dffpipe_ld9:dffpipe5|dffe7a[6] ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.387      ; 0.922      ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'u6|altpll_component|auto_generated|pll1|clk[4]'                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                          ; To Node                                                                                                                                                                            ; Launch Clock                                   ; Latch Clock                                    ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; 0.298 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[2]                  ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[2]                  ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.069      ; 0.511      ;
; 0.298 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[3]                  ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[3]                  ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.069      ; 0.511      ;
; 0.298 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[4]                  ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[4]                  ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.069      ; 0.511      ;
; 0.298 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[5]                  ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[5]                  ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.069      ; 0.511      ;
; 0.298 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[6]                  ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[6]                  ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.069      ; 0.511      ;
; 0.298 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[8]                  ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[8]                  ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.069      ; 0.511      ;
; 0.298 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[7]                  ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[7]                  ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.069      ; 0.511      ;
; 0.311 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[1]                  ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[1]                  ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.056      ; 0.511      ;
; 0.312 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[2]                  ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[2]                  ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[3]                  ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[3]                  ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[4]                  ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[4]                  ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[5]                  ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[5]                  ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[6]                  ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[6]                  ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[8]                  ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[8]                  ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[0]                  ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[0]                  ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[1]                  ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[1]                  ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[7]                  ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[7]                  ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[0]                  ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[0]                  ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; VGA_Controller:u1|mVGA_V_SYNC                                                                                                                                                      ; VGA_Controller:u1|mVGA_V_SYNC                                                                                                                                                      ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.055      ; 0.511      ;
; 0.327 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|alt_synch_pipe_okd:rs_dgwp|dffpipe_nd9:dffpipe5|dffe6a[8] ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|alt_synch_pipe_okd:rs_dgwp|dffpipe_nd9:dffpipe5|dffe7a[8] ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.068      ; 0.539      ;
; 0.327 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|alt_synch_pipe_okd:rs_dgwp|dffpipe_nd9:dffpipe5|dffe6a[2] ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|alt_synch_pipe_okd:rs_dgwp|dffpipe_nd9:dffpipe5|dffe7a[2] ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.068      ; 0.539      ;
; 0.327 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|alt_synch_pipe_okd:rs_dgwp|dffpipe_nd9:dffpipe5|dffe6a[5] ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|alt_synch_pipe_okd:rs_dgwp|dffpipe_nd9:dffpipe5|dffe7a[5] ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.067      ; 0.538      ;
; 0.328 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|alt_synch_pipe_okd:rs_dgwp|dffpipe_nd9:dffpipe5|dffe6a[4] ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|alt_synch_pipe_okd:rs_dgwp|dffpipe_nd9:dffpipe5|dffe7a[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.067      ; 0.539      ;
; 0.328 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|alt_synch_pipe_okd:rs_dgwp|dffpipe_nd9:dffpipe5|dffe6a[0] ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|alt_synch_pipe_okd:rs_dgwp|dffpipe_nd9:dffpipe5|dffe7a[0] ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.067      ; 0.539      ;
; 0.329 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity6a2                 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|a_graycounter_s57:rdptr_g1p|parity5                       ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.055      ; 0.528      ;
; 0.334 ; VGA_Controller:u1|H_Cont[12]                                                                                                                                                       ; VGA_Controller:u1|H_Cont[12]                                                                                                                                                       ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.068      ; 0.546      ;
; 0.338 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|alt_synch_pipe_okd:rs_dgwp|dffpipe_nd9:dffpipe5|dffe6a[7] ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|alt_synch_pipe_okd:rs_dgwp|dffpipe_nd9:dffpipe5|dffe7a[7] ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.056      ; 0.538      ;
; 0.338 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|alt_synch_pipe_okd:rs_dgwp|dffpipe_nd9:dffpipe5|dffe6a[0] ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|alt_synch_pipe_okd:rs_dgwp|dffpipe_nd9:dffpipe5|dffe7a[0] ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.056      ; 0.538      ;
; 0.340 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|alt_synch_pipe_okd:rs_dgwp|dffpipe_nd9:dffpipe5|dffe6a[1] ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|alt_synch_pipe_okd:rs_dgwp|dffpipe_nd9:dffpipe5|dffe7a[1] ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.055      ; 0.539      ;
; 0.340 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|alt_synch_pipe_okd:rs_dgwp|dffpipe_nd9:dffpipe5|dffe6a[8] ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|alt_synch_pipe_okd:rs_dgwp|dffpipe_nd9:dffpipe5|dffe7a[8] ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.055      ; 0.539      ;
; 0.344 ; VGA_Controller:u1|mVGA_V_SYNC                                                                                                                                                      ; VGA_Controller:u1|oVGA_BLANK                                                                                                                                                       ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.055      ; 0.543      ;
; 0.348 ; VGA_Controller:u1|mVGA_V_SYNC                                                                                                                                                      ; VGA_Controller:u1|oVGA_V_SYNC                                                                                                                                                      ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.055      ; 0.547      ;
; 0.358 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[4]                  ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity6a1                 ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.055      ; 0.557      ;
; 0.393 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[0]                  ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|rdptr_g[0]                                                ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.355      ; 0.892      ;
; 0.403 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[0]                  ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[2]                  ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.409      ; 0.956      ;
; 0.421 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity6a2                 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|a_graycounter_s57:rdptr_g1p|parity5                       ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.055      ; 0.620      ;
; 0.421 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity6a0                 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|a_graycounter_s57:rdptr_g1p|parity5                       ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.055      ; 0.620      ;
; 0.433 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[0]                  ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[4]                  ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.409      ; 0.986      ;
; 0.436 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[0]                  ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[3]                  ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.409      ; 0.989      ;
; 0.440 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[7]                  ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity6a1                 ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.055      ; 0.639      ;
; 0.440 ; VGA_Controller:u1|mVGA_H_SYNC                                                                                                                                                      ; VGA_Controller:u1|oVGA_H_SYNC                                                                                                                                                      ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.055      ; 0.639      ;
; 0.452 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|alt_synch_pipe_okd:rs_dgwp|dffpipe_nd9:dffpipe5|dffe6a[5] ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|alt_synch_pipe_okd:rs_dgwp|dffpipe_nd9:dffpipe5|dffe7a[5] ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.068      ; 0.664      ;
; 0.453 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|alt_synch_pipe_okd:rs_dgwp|dffpipe_nd9:dffpipe5|dffe6a[2] ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|alt_synch_pipe_okd:rs_dgwp|dffpipe_nd9:dffpipe5|dffe7a[2] ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.067      ; 0.664      ;
; 0.455 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|alt_synch_pipe_okd:rs_dgwp|dffpipe_nd9:dffpipe5|dffe6a[6] ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|alt_synch_pipe_okd:rs_dgwp|dffpipe_nd9:dffpipe5|dffe7a[6] ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.068      ; 0.667      ;
; 0.465 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|alt_synch_pipe_okd:rs_dgwp|dffpipe_nd9:dffpipe5|dffe6a[3] ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|alt_synch_pipe_okd:rs_dgwp|dffpipe_nd9:dffpipe5|dffe7a[3] ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.055      ; 0.664      ;
; 0.465 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|alt_synch_pipe_okd:rs_dgwp|dffpipe_nd9:dffpipe5|dffe6a[4] ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|alt_synch_pipe_okd:rs_dgwp|dffpipe_nd9:dffpipe5|dffe7a[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.056      ; 0.665      ;
; 0.465 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|alt_synch_pipe_okd:rs_dgwp|dffpipe_nd9:dffpipe5|dffe6a[1] ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|alt_synch_pipe_okd:rs_dgwp|dffpipe_nd9:dffpipe5|dffe7a[1] ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.056      ; 0.665      ;
; 0.465 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|alt_synch_pipe_okd:rs_dgwp|dffpipe_nd9:dffpipe5|dffe6a[3] ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|alt_synch_pipe_okd:rs_dgwp|dffpipe_nd9:dffpipe5|dffe7a[3] ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.056      ; 0.665      ;
; 0.466 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|alt_synch_pipe_okd:rs_dgwp|dffpipe_nd9:dffpipe5|dffe6a[6] ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|alt_synch_pipe_okd:rs_dgwp|dffpipe_nd9:dffpipe5|dffe7a[6] ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.055      ; 0.665      ;
; 0.466 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|a_graycounter_s57:rdptr_g1p|parity5                       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[2]                  ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.409      ; 1.019      ;
; 0.467 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|alt_synch_pipe_okd:rs_dgwp|dffpipe_nd9:dffpipe5|dffe6a[7] ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|alt_synch_pipe_okd:rs_dgwp|dffpipe_nd9:dffpipe5|dffe7a[7] ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.055      ; 0.666      ;
; 0.467 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[8]                  ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity6a2                 ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.055      ; 0.666      ;
; 0.492 ; VGA_Controller:u1|H_Cont[3]                                                                                                                                                        ; VGA_Controller:u1|H_Cont[3]                                                                                                                                                        ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.068      ; 0.704      ;
; 0.493 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[0]                  ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity6a0                 ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.055      ; 0.692      ;
; 0.493 ; VGA_Controller:u1|H_Cont[1]                                                                                                                                                        ; VGA_Controller:u1|H_Cont[1]                                                                                                                                                        ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.068      ; 0.705      ;
; 0.494 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|a_graycounter_s57:rdptr_g1p|parity5                       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[4]                  ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.409      ; 1.047      ;
; 0.495 ; VGA_Controller:u1|H_Cont[2]                                                                                                                                                        ; VGA_Controller:u1|H_Cont[2]                                                                                                                                                        ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.068      ; 0.707      ;
; 0.495 ; VGA_Controller:u1|V_Cont[12]                                                                                                                                                       ; VGA_Controller:u1|V_Cont[12]                                                                                                                                                       ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.068      ; 0.707      ;
; 0.496 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[1]                  ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity6a0                 ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.054      ; 0.694      ;
; 0.496 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity6a0                 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|a_graycounter_s57:rdptr_g1p|parity5                       ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.055      ; 0.695      ;
; 0.496 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|cntr_54e:cntr_b|counter_reg_bit[0]                        ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|cntr_54e:cntr_b|counter_reg_bit[0]                        ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.067      ; 0.707      ;
; 0.496 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|a_graycounter_s57:rdptr_g1p|parity5                       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[3]                  ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.409      ; 1.049      ;
; 0.496 ; VGA_Controller:u1|H_Cont[4]                                                                                                                                                        ; VGA_Controller:u1|H_Cont[4]                                                                                                                                                        ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.068      ; 0.708      ;
; 0.496 ; VGA_Controller:u1|V_Cont[10]                                                                                                                                                       ; VGA_Controller:u1|V_Cont[10]                                                                                                                                                       ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.068      ; 0.708      ;
; 0.496 ; VGA_Controller:u1|V_Cont[11]                                                                                                                                                       ; VGA_Controller:u1|V_Cont[11]                                                                                                                                                       ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.068      ; 0.708      ;
; 0.498 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity6a1                 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|a_graycounter_s57:rdptr_g1p|parity5                       ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.055      ; 0.697      ;
; 0.499 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity6a1                 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|a_graycounter_s57:rdptr_g1p|parity5                       ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.055      ; 0.698      ;
; 0.499 ; VGA_Controller:u1|H_Cont[11]                                                                                                                                                       ; VGA_Controller:u1|H_Cont[11]                                                                                                                                                       ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.068      ; 0.711      ;
; 0.499 ; VGA_Controller:u1|V_Cont[5]                                                                                                                                                        ; VGA_Controller:u1|V_Cont[5]                                                                                                                                                        ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.068      ; 0.711      ;
; 0.500 ; VGA_Controller:u1|V_Cont[1]                                                                                                                                                        ; VGA_Controller:u1|V_Cont[1]                                                                                                                                                        ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.068      ; 0.712      ;
; 0.502 ; VGA_Controller:u1|V_Cont[7]                                                                                                                                                        ; VGA_Controller:u1|V_Cont[7]                                                                                                                                                        ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.068      ; 0.714      ;
; 0.502 ; VGA_Controller:u1|V_Cont[9]                                                                                                                                                        ; VGA_Controller:u1|V_Cont[9]                                                                                                                                                        ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.068      ; 0.714      ;
; 0.504 ; VGA_Controller:u1|H_Cont[8]                                                                                                                                                        ; VGA_Controller:u1|H_Cont[8]                                                                                                                                                        ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.068      ; 0.716      ;
; 0.504 ; VGA_Controller:u1|V_Cont[6]                                                                                                                                                        ; VGA_Controller:u1|V_Cont[6]                                                                                                                                                        ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.068      ; 0.716      ;
; 0.504 ; VGA_Controller:u1|V_Cont[8]                                                                                                                                                        ; VGA_Controller:u1|V_Cont[8]                                                                                                                                                        ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.068      ; 0.716      ;
; 0.504 ; VGA_Controller:u1|mVGA_H_SYNC                                                                                                                                                      ; VGA_Controller:u1|oVGA_BLANK                                                                                                                                                       ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.055      ; 0.703      ;
; 0.505 ; VGA_Controller:u1|V_Cont[2]                                                                                                                                                        ; VGA_Controller:u1|V_Cont[2]                                                                                                                                                        ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.068      ; 0.717      ;
; 0.507 ; VGA_Controller:u1|V_Cont[3]                                                                                                                                                        ; VGA_Controller:u1|V_Cont[3]                                                                                                                                                        ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.068      ; 0.719      ;
; 0.507 ; VGA_Controller:u1|V_Cont[4]                                                                                                                                                        ; VGA_Controller:u1|V_Cont[4]                                                                                                                                                        ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.068      ; 0.719      ;
; 0.514 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|cntr_54e:cntr_b|counter_reg_bit[0]                        ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|cntr_54e:cntr_b|counter_reg_bit[0]                        ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.055      ; 0.713      ;
; 0.517 ; VGA_Controller:u1|V_Cont[0]                                                                                                                                                        ; VGA_Controller:u1|V_Cont[0]                                                                                                                                                        ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.068      ; 0.729      ;
; 0.518 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[3]                  ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity6a0                 ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.055      ; 0.717      ;
; 0.520 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[5]                  ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[6]                  ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.069      ; 0.733      ;
; 0.521 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[5]                  ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[7]                  ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.069      ; 0.734      ;
; 0.523 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[0]                  ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity6a0                 ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.055      ; 0.722      ;
; 0.525 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|a_graycounter_s57:rdptr_g1p|parity5                       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[0]                  ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.055      ; 0.724      ;
; 0.525 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[1]                  ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|rdptr_g[1]                                                ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.355      ; 1.024      ;
; 0.525 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[2]                  ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[3]                  ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.069      ; 0.738      ;
; 0.528 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[2]                  ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[4]                  ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.069      ; 0.741      ;
; 0.530 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|a_graycounter_s57:rdptr_g1p|parity5                       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[0]                  ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.055      ; 0.729      ;
; 0.535 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[3]                  ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[4]                  ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.069      ; 0.748      ;
; 0.535 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[5]                  ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[8]                  ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.069      ; 0.748      ;
; 0.541 ; VGA_Controller:u1|H_Cont[7]                                                                                                                                                        ; VGA_Controller:u1|H_Cont[8]                                                                                                                                                        ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.392      ; 1.077      ;
; 0.560 ; VGA_Controller:u1|H_Cont[6]                                                                                                                                                        ; VGA_Controller:u1|H_Cont[8]                                                                                                                                                        ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.392      ; 1.096      ;
; 0.575 ; VGA_Controller:u1|H_Cont[10]                                                                                                                                                       ; VGA_Controller:u1|mVGA_H_SYNC                                                                                                                                                      ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.055      ; 0.774      ;
; 0.585 ; VGA_Controller:u1|H_Cont[0]                                                                                                                                                        ; VGA_Controller:u1|H_Cont[1]                                                                                                                                                        ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.392      ; 1.121      ;
; 0.587 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[2]                  ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity6a0                 ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.054      ; 0.785      ;
; 0.587 ; VGA_Controller:u1|H_Cont[5]                                                                                                                                                        ; VGA_Controller:u1|oRequest                                                                                                                                                         ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.055      ; 0.786      ;
; 0.592 ; VGA_Controller:u1|H_Cont[0]                                                                                                                                                        ; VGA_Controller:u1|H_Cont[2]                                                                                                                                                        ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.392      ; 1.128      ;
; 0.596 ; VGA_Controller:u1|H_Cont[10]                                                                                                                                                       ; VGA_Controller:u1|H_Cont[11]                                                                                                                                                       ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.392      ; 1.132      ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'CLOCK_50'                                                                                                                             ;
+-------+------------------------------------------+------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                ; To Node                                  ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------+------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.333 ; Reset_Delay:u2|oRST_0                    ; Reset_Delay:u2|oRST_0                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.034      ; 0.511      ;
; 0.333 ; Reset_Delay:u2|oRST_3                    ; Reset_Delay:u2|oRST_3                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.034      ; 0.511      ;
; 0.333 ; Reset_Delay:u2|oRST_2                    ; Reset_Delay:u2|oRST_2                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.034      ; 0.511      ;
; 0.333 ; Reset_Delay:u2|oRST_4                    ; Reset_Delay:u2|oRST_4                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.034      ; 0.511      ;
; 0.333 ; I2C_CCD_Config:u8|senosr_exposure[0]     ; I2C_CCD_Config:u8|senosr_exposure[0]     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.034      ; 0.511      ;
; 0.333 ; I2C_CCD_Config:u8|mI2C_CTRL_CLK          ; I2C_CCD_Config:u8|mI2C_CTRL_CLK          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.034      ; 0.511      ;
; 0.341 ; Reset_Delay:u2|Cont[0]                   ; Reset_Delay:u2|Cont[0]                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.034      ; 0.519      ;
; 0.353 ; I2C_CCD_Config:u8|iexposure_adj_delay[0] ; I2C_CCD_Config:u8|iexposure_adj_delay[1] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.538      ;
; 0.354 ; I2C_CCD_Config:u8|iexposure_adj_delay[2] ; I2C_CCD_Config:u8|iexposure_adj_delay[3] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.539      ;
; 0.481 ; I2C_CCD_Config:u8|iexposure_adj_delay[1] ; I2C_CCD_Config:u8|iexposure_adj_delay[2] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.041      ; 0.666      ;
; 0.516 ; I2C_CCD_Config:u8|mI2C_CLK_DIV[1]        ; I2C_CCD_Config:u8|mI2C_CLK_DIV[1]        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.034      ; 0.694      ;
; 0.520 ; I2C_CCD_Config:u8|combo_cnt[7]           ; I2C_CCD_Config:u8|combo_cnt[7]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.034      ; 0.698      ;
; 0.520 ; I2C_CCD_Config:u8|combo_cnt[9]           ; I2C_CCD_Config:u8|combo_cnt[9]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.034      ; 0.698      ;
; 0.520 ; I2C_CCD_Config:u8|combo_cnt[11]          ; I2C_CCD_Config:u8|combo_cnt[11]          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.034      ; 0.698      ;
; 0.521 ; Reset_Delay:u2|Cont[6]                   ; Reset_Delay:u2|Cont[6]                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.034      ; 0.699      ;
; 0.521 ; I2C_CCD_Config:u8|combo_cnt[1]           ; I2C_CCD_Config:u8|combo_cnt[1]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.034      ; 0.699      ;
; 0.521 ; I2C_CCD_Config:u8|combo_cnt[13]          ; I2C_CCD_Config:u8|combo_cnt[13]          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.034      ; 0.699      ;
; 0.521 ; I2C_CCD_Config:u8|combo_cnt[15]          ; I2C_CCD_Config:u8|combo_cnt[15]          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.034      ; 0.699      ;
; 0.522 ; I2C_CCD_Config:u8|combo_cnt[17]          ; I2C_CCD_Config:u8|combo_cnt[17]          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.034      ; 0.700      ;
; 0.522 ; I2C_CCD_Config:u8|combo_cnt[23]          ; I2C_CCD_Config:u8|combo_cnt[23]          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.034      ; 0.700      ;
; 0.523 ; Reset_Delay:u2|Cont[4]                   ; Reset_Delay:u2|Cont[4]                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.034      ; 0.701      ;
; 0.523 ; Reset_Delay:u2|Cont[5]                   ; Reset_Delay:u2|Cont[5]                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.034      ; 0.701      ;
; 0.523 ; I2C_CCD_Config:u8|combo_cnt[2]           ; I2C_CCD_Config:u8|combo_cnt[2]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.034      ; 0.701      ;
; 0.523 ; I2C_CCD_Config:u8|combo_cnt[3]           ; I2C_CCD_Config:u8|combo_cnt[3]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.034      ; 0.701      ;
; 0.523 ; I2C_CCD_Config:u8|combo_cnt[12]          ; I2C_CCD_Config:u8|combo_cnt[12]          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.034      ; 0.701      ;
; 0.523 ; I2C_CCD_Config:u8|combo_cnt[18]          ; I2C_CCD_Config:u8|combo_cnt[18]          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.034      ; 0.701      ;
; 0.524 ; I2C_CCD_Config:u8|combo_cnt[5]           ; I2C_CCD_Config:u8|combo_cnt[5]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.034      ; 0.702      ;
; 0.524 ; I2C_CCD_Config:u8|combo_cnt[8]           ; I2C_CCD_Config:u8|combo_cnt[8]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.034      ; 0.702      ;
; 0.524 ; I2C_CCD_Config:u8|combo_cnt[14]          ; I2C_CCD_Config:u8|combo_cnt[14]          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.034      ; 0.702      ;
; 0.524 ; I2C_CCD_Config:u8|combo_cnt[19]          ; I2C_CCD_Config:u8|combo_cnt[19]          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.034      ; 0.702      ;
; 0.525 ; I2C_CCD_Config:u8|combo_cnt[4]           ; I2C_CCD_Config:u8|combo_cnt[4]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.034      ; 0.703      ;
; 0.525 ; I2C_CCD_Config:u8|combo_cnt[10]          ; I2C_CCD_Config:u8|combo_cnt[10]          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.034      ; 0.703      ;
; 0.525 ; I2C_CCD_Config:u8|combo_cnt[16]          ; I2C_CCD_Config:u8|combo_cnt[16]          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.034      ; 0.703      ;
; 0.525 ; I2C_CCD_Config:u8|combo_cnt[21]          ; I2C_CCD_Config:u8|combo_cnt[21]          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.034      ; 0.703      ;
; 0.526 ; Reset_Delay:u2|Cont[7]                   ; Reset_Delay:u2|Cont[7]                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.034      ; 0.704      ;
; 0.526 ; I2C_CCD_Config:u8|combo_cnt[20]          ; I2C_CCD_Config:u8|combo_cnt[20]          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.034      ; 0.704      ;
; 0.532 ; Reset_Delay:u2|Cont[3]                   ; Reset_Delay:u2|Cont[3]                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.034      ; 0.710      ;
; 0.532 ; Reset_Delay:u2|Cont[13]                  ; Reset_Delay:u2|Cont[13]                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.034      ; 0.710      ;
; 0.532 ; Reset_Delay:u2|Cont[15]                  ; Reset_Delay:u2|Cont[15]                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.034      ; 0.710      ;
; 0.532 ; I2C_CCD_Config:u8|mI2C_CLK_DIV[3]        ; I2C_CCD_Config:u8|mI2C_CLK_DIV[3]        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.034      ; 0.710      ;
; 0.532 ; I2C_CCD_Config:u8|mI2C_CLK_DIV[13]       ; I2C_CCD_Config:u8|mI2C_CLK_DIV[13]       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.034      ; 0.710      ;
; 0.533 ; Reset_Delay:u2|Cont[22]                  ; Reset_Delay:u2|Cont[22]                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.034      ; 0.711      ;
; 0.533 ; Reset_Delay:u2|Cont[11]                  ; Reset_Delay:u2|Cont[11]                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.034      ; 0.711      ;
; 0.533 ; Reset_Delay:u2|Cont[14]                  ; Reset_Delay:u2|Cont[14]                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.034      ; 0.711      ;
; 0.533 ; Reset_Delay:u2|Cont[16]                  ; Reset_Delay:u2|Cont[16]                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.034      ; 0.711      ;
; 0.533 ; Reset_Delay:u2|Cont[19]                  ; Reset_Delay:u2|Cont[19]                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.034      ; 0.711      ;
; 0.533 ; Reset_Delay:u2|Cont[29]                  ; Reset_Delay:u2|Cont[29]                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.034      ; 0.711      ;
; 0.533 ; Reset_Delay:u2|Cont[2]                   ; Reset_Delay:u2|Cont[2]                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.034      ; 0.711      ;
; 0.533 ; I2C_CCD_Config:u8|mI2C_CLK_DIV[0]        ; I2C_CCD_Config:u8|mI2C_CLK_DIV[0]        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.034      ; 0.711      ;
; 0.533 ; I2C_CCD_Config:u8|mI2C_CLK_DIV[5]        ; I2C_CCD_Config:u8|mI2C_CLK_DIV[5]        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.034      ; 0.711      ;
; 0.533 ; I2C_CCD_Config:u8|mI2C_CLK_DIV[11]       ; I2C_CCD_Config:u8|mI2C_CLK_DIV[11]       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.034      ; 0.711      ;
; 0.533 ; I2C_CCD_Config:u8|mI2C_CLK_DIV[15]       ; I2C_CCD_Config:u8|mI2C_CLK_DIV[15]       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.034      ; 0.711      ;
; 0.534 ; Reset_Delay:u2|Cont[21]                  ; Reset_Delay:u2|Cont[21]                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.034      ; 0.712      ;
; 0.534 ; Reset_Delay:u2|Cont[12]                  ; Reset_Delay:u2|Cont[12]                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.034      ; 0.712      ;
; 0.534 ; Reset_Delay:u2|Cont[18]                  ; Reset_Delay:u2|Cont[18]                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.034      ; 0.712      ;
; 0.534 ; Reset_Delay:u2|Cont[27]                  ; Reset_Delay:u2|Cont[27]                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.034      ; 0.712      ;
; 0.534 ; Reset_Delay:u2|Cont[31]                  ; Reset_Delay:u2|Cont[31]                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.034      ; 0.712      ;
; 0.534 ; I2C_CCD_Config:u8|mI2C_CLK_DIV[6]        ; I2C_CCD_Config:u8|mI2C_CLK_DIV[6]        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.034      ; 0.712      ;
; 0.535 ; Reset_Delay:u2|Cont[8]                   ; Reset_Delay:u2|Cont[8]                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.034      ; 0.713      ;
; 0.535 ; Reset_Delay:u2|Cont[10]                  ; Reset_Delay:u2|Cont[10]                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.034      ; 0.713      ;
; 0.535 ; Reset_Delay:u2|Cont[17]                  ; Reset_Delay:u2|Cont[17]                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.034      ; 0.713      ;
; 0.535 ; Reset_Delay:u2|Cont[20]                  ; Reset_Delay:u2|Cont[20]                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.034      ; 0.713      ;
; 0.535 ; Reset_Delay:u2|Cont[28]                  ; Reset_Delay:u2|Cont[28]                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.034      ; 0.713      ;
; 0.535 ; Reset_Delay:u2|Cont[30]                  ; Reset_Delay:u2|Cont[30]                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.034      ; 0.713      ;
; 0.536 ; Reset_Delay:u2|Cont[24]                  ; Reset_Delay:u2|Cont[24]                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.034      ; 0.714      ;
; 0.536 ; Reset_Delay:u2|Cont[26]                  ; Reset_Delay:u2|Cont[26]                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.034      ; 0.714      ;
; 0.536 ; I2C_CCD_Config:u8|mI2C_CLK_DIV[2]        ; I2C_CCD_Config:u8|mI2C_CLK_DIV[2]        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.034      ; 0.714      ;
; 0.536 ; I2C_CCD_Config:u8|mI2C_CLK_DIV[7]        ; I2C_CCD_Config:u8|mI2C_CLK_DIV[7]        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.034      ; 0.714      ;
; 0.536 ; I2C_CCD_Config:u8|mI2C_CLK_DIV[9]        ; I2C_CCD_Config:u8|mI2C_CLK_DIV[9]        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.034      ; 0.714      ;
; 0.537 ; Reset_Delay:u2|Cont[9]                   ; Reset_Delay:u2|Cont[9]                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.034      ; 0.715      ;
; 0.537 ; I2C_CCD_Config:u8|combo_cnt[6]           ; I2C_CCD_Config:u8|combo_cnt[6]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.034      ; 0.715      ;
; 0.537 ; I2C_CCD_Config:u8|mI2C_CLK_DIV[4]        ; I2C_CCD_Config:u8|mI2C_CLK_DIV[4]        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.034      ; 0.715      ;
; 0.537 ; I2C_CCD_Config:u8|mI2C_CLK_DIV[12]       ; I2C_CCD_Config:u8|mI2C_CLK_DIV[12]       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.034      ; 0.715      ;
; 0.537 ; I2C_CCD_Config:u8|mI2C_CLK_DIV[14]       ; I2C_CCD_Config:u8|mI2C_CLK_DIV[14]       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.034      ; 0.715      ;
; 0.538 ; Reset_Delay:u2|Cont[23]                  ; Reset_Delay:u2|Cont[23]                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.034      ; 0.716      ;
; 0.538 ; Reset_Delay:u2|Cont[25]                  ; Reset_Delay:u2|Cont[25]                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.034      ; 0.716      ;
; 0.538 ; I2C_CCD_Config:u8|combo_cnt[22]          ; I2C_CCD_Config:u8|combo_cnt[22]          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.034      ; 0.716      ;
; 0.538 ; I2C_CCD_Config:u8|combo_cnt[24]          ; I2C_CCD_Config:u8|combo_cnt[24]          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.034      ; 0.716      ;
; 0.538 ; I2C_CCD_Config:u8|mI2C_CLK_DIV[8]        ; I2C_CCD_Config:u8|mI2C_CLK_DIV[8]        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.034      ; 0.716      ;
; 0.538 ; I2C_CCD_Config:u8|mI2C_CLK_DIV[10]       ; I2C_CCD_Config:u8|mI2C_CLK_DIV[10]       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.034      ; 0.716      ;
; 0.541 ; I2C_CCD_Config:u8|combo_cnt[0]           ; I2C_CCD_Config:u8|combo_cnt[0]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.034      ; 0.719      ;
; 0.545 ; Reset_Delay:u2|Cont[1]                   ; Reset_Delay:u2|Cont[1]                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.034      ; 0.723      ;
; 0.753 ; I2C_CCD_Config:u8|mI2C_CLK_DIV[1]        ; I2C_CCD_Config:u8|mI2C_CLK_DIV[2]        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.939      ;
; 0.758 ; I2C_CCD_Config:u8|combo_cnt[7]           ; I2C_CCD_Config:u8|combo_cnt[8]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.040      ; 0.942      ;
; 0.758 ; I2C_CCD_Config:u8|combo_cnt[9]           ; I2C_CCD_Config:u8|combo_cnt[10]          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.040      ; 0.942      ;
; 0.758 ; I2C_CCD_Config:u8|mI2C_CLK_DIV[0]        ; I2C_CCD_Config:u8|mI2C_CLK_DIV[1]        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.944      ;
; 0.759 ; Reset_Delay:u2|Cont[6]                   ; Reset_Delay:u2|Cont[7]                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.040      ; 0.943      ;
; 0.759 ; I2C_CCD_Config:u8|combo_cnt[1]           ; I2C_CCD_Config:u8|combo_cnt[2]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.040      ; 0.943      ;
; 0.761 ; I2C_CCD_Config:u8|combo_cnt[15]          ; I2C_CCD_Config:u8|combo_cnt[16]          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.038      ; 0.943      ;
; 0.762 ; Reset_Delay:u2|Cont[4]                   ; Reset_Delay:u2|Cont[5]                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.040      ; 0.946      ;
; 0.762 ; I2C_CCD_Config:u8|combo_cnt[3]           ; I2C_CCD_Config:u8|combo_cnt[4]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.040      ; 0.946      ;
; 0.762 ; I2C_CCD_Config:u8|combo_cnt[13]          ; I2C_CCD_Config:u8|combo_cnt[14]          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.038      ; 0.944      ;
; 0.762 ; I2C_CCD_Config:u8|combo_cnt[17]          ; I2C_CCD_Config:u8|combo_cnt[18]          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.038      ; 0.944      ;
; 0.762 ; I2C_CCD_Config:u8|combo_cnt[23]          ; I2C_CCD_Config:u8|combo_cnt[24]          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.038      ; 0.944      ;
; 0.763 ; I2C_CCD_Config:u8|combo_cnt[5]           ; I2C_CCD_Config:u8|combo_cnt[6]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.040      ; 0.947      ;
; 0.765 ; I2C_CCD_Config:u8|combo_cnt[19]          ; I2C_CCD_Config:u8|combo_cnt[20]          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.038      ; 0.947      ;
; 0.765 ; I2C_CCD_Config:u8|mI2C_CLK_DIV[0]        ; I2C_CCD_Config:u8|mI2C_CLK_DIV[2]        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.042      ; 0.951      ;
; 0.766 ; Reset_Delay:u2|Cont[5]                   ; Reset_Delay:u2|Cont[6]                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.040      ; 0.950      ;
; 0.766 ; I2C_CCD_Config:u8|combo_cnt[2]           ; I2C_CCD_Config:u8|combo_cnt[3]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.040      ; 0.950      ;
; 0.766 ; I2C_CCD_Config:u8|combo_cnt[21]          ; I2C_CCD_Config:u8|combo_cnt[22]          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.038      ; 0.948      ;
+-------+------------------------------------------+------------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'u6|altpll_component|auto_generated|pll1|clk[4]'                                                                                                                                                                                                                                              ;
+--------+-----------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node             ; To Node                                                                                                                                                                            ; Launch Clock ; Latch Clock                                    ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+------------------------------------------------+--------------+------------+------------+
; -1.040 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|H_Cont[0]                                                                                                                                                        ; CLOCK_50     ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -2.333     ; 1.162      ;
; -1.040 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|H_Cont[5]                                                                                                                                                        ; CLOCK_50     ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -2.333     ; 1.162      ;
; -1.040 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|H_Cont[6]                                                                                                                                                        ; CLOCK_50     ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -2.333     ; 1.162      ;
; -1.040 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|H_Cont[7]                                                                                                                                                        ; CLOCK_50     ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -2.333     ; 1.162      ;
; -1.040 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|H_Cont[9]                                                                                                                                                        ; CLOCK_50     ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -2.333     ; 1.162      ;
; -1.040 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|H_Cont[10]                                                                                                                                                       ; CLOCK_50     ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -2.333     ; 1.162      ;
; -1.040 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|oRequest                                                                                                                                                         ; CLOCK_50     ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -2.333     ; 1.162      ;
; -1.040 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|mVGA_H_SYNC                                                                                                                                                      ; CLOCK_50     ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -2.333     ; 1.162      ;
; -1.040 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|oVGA_H_SYNC                                                                                                                                                      ; CLOCK_50     ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -2.333     ; 1.162      ;
; -1.040 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|mVGA_V_SYNC                                                                                                                                                      ; CLOCK_50     ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -2.333     ; 1.162      ;
; -1.040 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|oVGA_V_SYNC                                                                                                                                                      ; CLOCK_50     ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -2.333     ; 1.162      ;
; -1.040 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|oVGA_BLANK                                                                                                                                                       ; CLOCK_50     ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -2.333     ; 1.162      ;
; -0.858 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|V_Cont[0]                                                                                                                                                        ; CLOCK_50     ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -2.007     ; 1.306      ;
; -0.858 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|V_Cont[1]                                                                                                                                                        ; CLOCK_50     ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -2.007     ; 1.306      ;
; -0.858 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|V_Cont[2]                                                                                                                                                        ; CLOCK_50     ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -2.007     ; 1.306      ;
; -0.858 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|V_Cont[3]                                                                                                                                                        ; CLOCK_50     ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -2.007     ; 1.306      ;
; -0.858 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|V_Cont[4]                                                                                                                                                        ; CLOCK_50     ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -2.007     ; 1.306      ;
; -0.858 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|V_Cont[5]                                                                                                                                                        ; CLOCK_50     ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -2.007     ; 1.306      ;
; -0.858 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|V_Cont[6]                                                                                                                                                        ; CLOCK_50     ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -2.007     ; 1.306      ;
; -0.858 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|V_Cont[7]                                                                                                                                                        ; CLOCK_50     ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -2.007     ; 1.306      ;
; -0.858 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|V_Cont[8]                                                                                                                                                        ; CLOCK_50     ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -2.007     ; 1.306      ;
; -0.858 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|V_Cont[9]                                                                                                                                                        ; CLOCK_50     ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -2.007     ; 1.306      ;
; -0.858 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|V_Cont[10]                                                                                                                                                       ; CLOCK_50     ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -2.007     ; 1.306      ;
; -0.858 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|V_Cont[12]                                                                                                                                                       ; CLOCK_50     ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -2.007     ; 1.306      ;
; -0.858 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|V_Cont[11]                                                                                                                                                       ; CLOCK_50     ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -2.007     ; 1.306      ;
; -0.830 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|H_Cont[2]                                                                                                                                                        ; CLOCK_50     ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -2.009     ; 1.276      ;
; -0.830 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|H_Cont[3]                                                                                                                                                        ; CLOCK_50     ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -2.009     ; 1.276      ;
; -0.830 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|H_Cont[4]                                                                                                                                                        ; CLOCK_50     ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -2.009     ; 1.276      ;
; -0.830 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|H_Cont[8]                                                                                                                                                        ; CLOCK_50     ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -2.009     ; 1.276      ;
; -0.830 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|H_Cont[11]                                                                                                                                                       ; CLOCK_50     ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -2.009     ; 1.276      ;
; -0.830 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|H_Cont[12]                                                                                                                                                       ; CLOCK_50     ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -2.009     ; 1.276      ;
; -0.830 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|H_Cont[1]                                                                                                                                                        ; CLOCK_50     ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -2.009     ; 1.276      ;
; 0.145  ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|alt_synch_pipe_okd:rs_dgwp|dffpipe_nd9:dffpipe5|dffe6a[7] ; CLOCK_50     ; u6|altpll_component|auto_generated|pll1|clk[4] ; 5.000        ; -2.393     ; 2.417      ;
; 0.145  ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|alt_synch_pipe_okd:rs_dgwp|dffpipe_nd9:dffpipe5|dffe7a[7] ; CLOCK_50     ; u6|altpll_component|auto_generated|pll1|clk[4] ; 5.000        ; -2.393     ; 2.417      ;
; 0.145  ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|alt_synch_pipe_okd:rs_dgwp|dffpipe_nd9:dffpipe5|dffe6a[4] ; CLOCK_50     ; u6|altpll_component|auto_generated|pll1|clk[4] ; 5.000        ; -2.393     ; 2.417      ;
; 0.145  ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|alt_synch_pipe_okd:rs_dgwp|dffpipe_nd9:dffpipe5|dffe7a[4] ; CLOCK_50     ; u6|altpll_component|auto_generated|pll1|clk[4] ; 5.000        ; -2.393     ; 2.417      ;
; 0.145  ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|alt_synch_pipe_okd:rs_dgwp|dffpipe_nd9:dffpipe5|dffe6a[1] ; CLOCK_50     ; u6|altpll_component|auto_generated|pll1|clk[4] ; 5.000        ; -2.393     ; 2.417      ;
; 0.145  ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|alt_synch_pipe_okd:rs_dgwp|dffpipe_nd9:dffpipe5|dffe7a[1] ; CLOCK_50     ; u6|altpll_component|auto_generated|pll1|clk[4] ; 5.000        ; -2.393     ; 2.417      ;
; 0.145  ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[1]                  ; CLOCK_50     ; u6|altpll_component|auto_generated|pll1|clk[4] ; 5.000        ; -2.393     ; 2.417      ;
; 0.145  ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity6a2                 ; CLOCK_50     ; u6|altpll_component|auto_generated|pll1|clk[4] ; 5.000        ; -2.393     ; 2.417      ;
; 0.145  ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity6a0                 ; CLOCK_50     ; u6|altpll_component|auto_generated|pll1|clk[4] ; 5.000        ; -2.393     ; 2.417      ;
; 0.145  ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity6a1                 ; CLOCK_50     ; u6|altpll_component|auto_generated|pll1|clk[4] ; 5.000        ; -2.393     ; 2.417      ;
; 0.145  ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|a_graycounter_s57:rdptr_g1p|parity5                       ; CLOCK_50     ; u6|altpll_component|auto_generated|pll1|clk[4] ; 5.000        ; -2.393     ; 2.417      ;
; 0.145  ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[0]                  ; CLOCK_50     ; u6|altpll_component|auto_generated|pll1|clk[4] ; 5.000        ; -2.393     ; 2.417      ;
; 0.145  ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|alt_synch_pipe_okd:rs_dgwp|dffpipe_nd9:dffpipe5|dffe6a[0] ; CLOCK_50     ; u6|altpll_component|auto_generated|pll1|clk[4] ; 5.000        ; -2.393     ; 2.417      ;
; 0.145  ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|alt_synch_pipe_okd:rs_dgwp|dffpipe_nd9:dffpipe5|dffe7a[0] ; CLOCK_50     ; u6|altpll_component|auto_generated|pll1|clk[4] ; 5.000        ; -2.393     ; 2.417      ;
; 0.145  ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|alt_synch_pipe_okd:rs_dgwp|dffpipe_nd9:dffpipe5|dffe6a[3] ; CLOCK_50     ; u6|altpll_component|auto_generated|pll1|clk[4] ; 5.000        ; -2.393     ; 2.417      ;
; 0.145  ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|alt_synch_pipe_okd:rs_dgwp|dffpipe_nd9:dffpipe5|dffe7a[3] ; CLOCK_50     ; u6|altpll_component|auto_generated|pll1|clk[4] ; 5.000        ; -2.393     ; 2.417      ;
; 0.146  ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|rdptr_g[1]                                                ; CLOCK_50     ; u6|altpll_component|auto_generated|pll1|clk[4] ; 5.000        ; -2.406     ; 2.403      ;
; 0.146  ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|cntr_54e:cntr_b|counter_reg_bit[0]                        ; CLOCK_50     ; u6|altpll_component|auto_generated|pll1|clk[4] ; 5.000        ; -2.406     ; 2.403      ;
; 0.146  ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|rdptr_g[7]                                                ; CLOCK_50     ; u6|altpll_component|auto_generated|pll1|clk[4] ; 5.000        ; -2.406     ; 2.403      ;
; 0.146  ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|rdptr_g[4]                                                ; CLOCK_50     ; u6|altpll_component|auto_generated|pll1|clk[4] ; 5.000        ; -2.406     ; 2.403      ;
; 0.146  ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|rdptr_g[6]                                                ; CLOCK_50     ; u6|altpll_component|auto_generated|pll1|clk[4] ; 5.000        ; -2.406     ; 2.403      ;
; 0.146  ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|rdptr_g[8]                                                ; CLOCK_50     ; u6|altpll_component|auto_generated|pll1|clk[4] ; 5.000        ; -2.406     ; 2.403      ;
; 0.146  ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|rdptr_g[3]                                                ; CLOCK_50     ; u6|altpll_component|auto_generated|pll1|clk[4] ; 5.000        ; -2.406     ; 2.403      ;
; 0.146  ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|rdptr_g[0]                                                ; CLOCK_50     ; u6|altpll_component|auto_generated|pll1|clk[4] ; 5.000        ; -2.406     ; 2.403      ;
; 0.146  ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|rdptr_g[2]                                                ; CLOCK_50     ; u6|altpll_component|auto_generated|pll1|clk[4] ; 5.000        ; -2.406     ; 2.403      ;
; 0.146  ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|rdptr_g[5]                                                ; CLOCK_50     ; u6|altpll_component|auto_generated|pll1|clk[4] ; 5.000        ; -2.406     ; 2.403      ;
; 0.147  ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|alt_synch_pipe_okd:rs_dgwp|dffpipe_nd9:dffpipe5|dffe6a[7] ; CLOCK_50     ; u6|altpll_component|auto_generated|pll1|clk[4] ; 5.000        ; -2.406     ; 2.402      ;
; 0.147  ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|alt_synch_pipe_okd:rs_dgwp|dffpipe_nd9:dffpipe5|dffe7a[7] ; CLOCK_50     ; u6|altpll_component|auto_generated|pll1|clk[4] ; 5.000        ; -2.406     ; 2.402      ;
; 0.147  ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|alt_synch_pipe_okd:rs_dgwp|dffpipe_nd9:dffpipe5|dffe6a[1] ; CLOCK_50     ; u6|altpll_component|auto_generated|pll1|clk[4] ; 5.000        ; -2.406     ; 2.402      ;
; 0.147  ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|alt_synch_pipe_okd:rs_dgwp|dffpipe_nd9:dffpipe5|dffe7a[1] ; CLOCK_50     ; u6|altpll_component|auto_generated|pll1|clk[4] ; 5.000        ; -2.406     ; 2.402      ;
; 0.147  ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[2]                  ; CLOCK_50     ; u6|altpll_component|auto_generated|pll1|clk[4] ; 5.000        ; -2.406     ; 2.402      ;
; 0.147  ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[3]                  ; CLOCK_50     ; u6|altpll_component|auto_generated|pll1|clk[4] ; 5.000        ; -2.407     ; 2.401      ;
; 0.147  ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[4]                  ; CLOCK_50     ; u6|altpll_component|auto_generated|pll1|clk[4] ; 5.000        ; -2.407     ; 2.401      ;
; 0.147  ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[5]                  ; CLOCK_50     ; u6|altpll_component|auto_generated|pll1|clk[4] ; 5.000        ; -2.407     ; 2.401      ;
; 0.147  ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[6]                  ; CLOCK_50     ; u6|altpll_component|auto_generated|pll1|clk[4] ; 5.000        ; -2.407     ; 2.401      ;
; 0.147  ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[8]                  ; CLOCK_50     ; u6|altpll_component|auto_generated|pll1|clk[4] ; 5.000        ; -2.407     ; 2.401      ;
; 0.147  ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity6a2                 ; CLOCK_50     ; u6|altpll_component|auto_generated|pll1|clk[4] ; 5.000        ; -2.407     ; 2.401      ;
; 0.147  ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity6a1                 ; CLOCK_50     ; u6|altpll_component|auto_generated|pll1|clk[4] ; 5.000        ; -2.407     ; 2.401      ;
; 0.147  ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity6a0                 ; CLOCK_50     ; u6|altpll_component|auto_generated|pll1|clk[4] ; 5.000        ; -2.407     ; 2.401      ;
; 0.147  ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|a_graycounter_s57:rdptr_g1p|parity5                       ; CLOCK_50     ; u6|altpll_component|auto_generated|pll1|clk[4] ; 5.000        ; -2.407     ; 2.401      ;
; 0.147  ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[0]                  ; CLOCK_50     ; u6|altpll_component|auto_generated|pll1|clk[4] ; 5.000        ; -2.407     ; 2.401      ;
; 0.147  ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[1]                  ; CLOCK_50     ; u6|altpll_component|auto_generated|pll1|clk[4] ; 5.000        ; -2.406     ; 2.402      ;
; 0.147  ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[7]                  ; CLOCK_50     ; u6|altpll_component|auto_generated|pll1|clk[4] ; 5.000        ; -2.407     ; 2.401      ;
; 0.147  ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|alt_synch_pipe_okd:rs_dgwp|dffpipe_nd9:dffpipe5|dffe6a[8] ; CLOCK_50     ; u6|altpll_component|auto_generated|pll1|clk[4] ; 5.000        ; -2.406     ; 2.402      ;
; 0.147  ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|alt_synch_pipe_okd:rs_dgwp|dffpipe_nd9:dffpipe5|dffe7a[8] ; CLOCK_50     ; u6|altpll_component|auto_generated|pll1|clk[4] ; 5.000        ; -2.406     ; 2.402      ;
; 0.147  ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|alt_synch_pipe_okd:rs_dgwp|dffpipe_nd9:dffpipe5|dffe6a[6] ; CLOCK_50     ; u6|altpll_component|auto_generated|pll1|clk[4] ; 5.000        ; -2.406     ; 2.402      ;
; 0.147  ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|alt_synch_pipe_okd:rs_dgwp|dffpipe_nd9:dffpipe5|dffe7a[6] ; CLOCK_50     ; u6|altpll_component|auto_generated|pll1|clk[4] ; 5.000        ; -2.406     ; 2.402      ;
; 0.147  ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|alt_synch_pipe_okd:rs_dgwp|dffpipe_nd9:dffpipe5|dffe6a[3] ; CLOCK_50     ; u6|altpll_component|auto_generated|pll1|clk[4] ; 5.000        ; -2.406     ; 2.402      ;
; 0.147  ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|alt_synch_pipe_okd:rs_dgwp|dffpipe_nd9:dffpipe5|dffe7a[3] ; CLOCK_50     ; u6|altpll_component|auto_generated|pll1|clk[4] ; 5.000        ; -2.406     ; 2.402      ;
; 0.433  ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|cntr_54e:cntr_b|counter_reg_bit[0]                        ; CLOCK_50     ; u6|altpll_component|auto_generated|pll1|clk[4] ; 5.000        ; -2.105     ; 2.417      ;
; 0.433  ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|rdptr_g[7]                                                ; CLOCK_50     ; u6|altpll_component|auto_generated|pll1|clk[4] ; 5.000        ; -2.105     ; 2.417      ;
; 0.433  ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|rdptr_g[4]                                                ; CLOCK_50     ; u6|altpll_component|auto_generated|pll1|clk[4] ; 5.000        ; -2.105     ; 2.417      ;
; 0.433  ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|rdptr_g[6]                                                ; CLOCK_50     ; u6|altpll_component|auto_generated|pll1|clk[4] ; 5.000        ; -2.105     ; 2.417      ;
; 0.433  ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|rdptr_g[8]                                                ; CLOCK_50     ; u6|altpll_component|auto_generated|pll1|clk[4] ; 5.000        ; -2.105     ; 2.417      ;
; 0.433  ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|rdptr_g[3]                                                ; CLOCK_50     ; u6|altpll_component|auto_generated|pll1|clk[4] ; 5.000        ; -2.105     ; 2.417      ;
; 0.433  ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|rdptr_g[0]                                                ; CLOCK_50     ; u6|altpll_component|auto_generated|pll1|clk[4] ; 5.000        ; -2.105     ; 2.417      ;
; 0.433  ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|rdptr_g[2]                                                ; CLOCK_50     ; u6|altpll_component|auto_generated|pll1|clk[4] ; 5.000        ; -2.105     ; 2.417      ;
; 0.433  ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|rdptr_g[5]                                                ; CLOCK_50     ; u6|altpll_component|auto_generated|pll1|clk[4] ; 5.000        ; -2.105     ; 2.417      ;
; 0.433  ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|rdptr_g[1]                                                ; CLOCK_50     ; u6|altpll_component|auto_generated|pll1|clk[4] ; 5.000        ; -2.105     ; 2.417      ;
; 0.437  ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|alt_synch_pipe_okd:rs_dgwp|dffpipe_nd9:dffpipe5|dffe6a[4] ; CLOCK_50     ; u6|altpll_component|auto_generated|pll1|clk[4] ; 5.000        ; -2.114     ; 2.404      ;
; 0.437  ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|alt_synch_pipe_okd:rs_dgwp|dffpipe_nd9:dffpipe5|dffe7a[4] ; CLOCK_50     ; u6|altpll_component|auto_generated|pll1|clk[4] ; 5.000        ; -2.114     ; 2.404      ;
; 0.437  ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|alt_synch_pipe_okd:rs_dgwp|dffpipe_nd9:dffpipe5|dffe6a[0] ; CLOCK_50     ; u6|altpll_component|auto_generated|pll1|clk[4] ; 5.000        ; -2.114     ; 2.404      ;
; 0.437  ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|alt_synch_pipe_okd:rs_dgwp|dffpipe_nd9:dffpipe5|dffe7a[0] ; CLOCK_50     ; u6|altpll_component|auto_generated|pll1|clk[4] ; 5.000        ; -2.114     ; 2.404      ;
; 0.437  ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|alt_synch_pipe_okd:rs_dgwp|dffpipe_nd9:dffpipe5|dffe6a[5] ; CLOCK_50     ; u6|altpll_component|auto_generated|pll1|clk[4] ; 5.000        ; -2.114     ; 2.404      ;
; 0.437  ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|alt_synch_pipe_okd:rs_dgwp|dffpipe_nd9:dffpipe5|dffe7a[5] ; CLOCK_50     ; u6|altpll_component|auto_generated|pll1|clk[4] ; 5.000        ; -2.114     ; 2.404      ;
; 0.437  ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|alt_synch_pipe_okd:rs_dgwp|dffpipe_nd9:dffpipe5|dffe6a[2] ; CLOCK_50     ; u6|altpll_component|auto_generated|pll1|clk[4] ; 5.000        ; -2.114     ; 2.404      ;
; 0.437  ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|alt_synch_pipe_okd:rs_dgwp|dffpipe_nd9:dffpipe5|dffe7a[2] ; CLOCK_50     ; u6|altpll_component|auto_generated|pll1|clk[4] ; 5.000        ; -2.114     ; 2.404      ;
; 0.459  ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|alt_synch_pipe_okd:rs_dgwp|dffpipe_nd9:dffpipe5|dffe6a[8] ; CLOCK_50     ; u6|altpll_component|auto_generated|pll1|clk[4] ; 5.000        ; -2.087     ; 2.409      ;
+--------+-----------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'u6|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                              ;
+-------+-----------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+------------------------------------------------+--------------+------------+------------+
; Slack ; From Node             ; To Node                                                                                                                                                                             ; Launch Clock ; Latch Clock                                    ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+------------------------------------------------+--------------+------------+------------+
; 4.968 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ihj1:auto_generated|altsyncram_rj31:fifo_ram|q_b[15]                          ; CLOCK_50     ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.171     ; 2.759      ;
; 4.968 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ihj1:auto_generated|altsyncram_rj31:fifo_ram|q_b[14]                          ; CLOCK_50     ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.171     ; 2.759      ;
; 4.968 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ihj1:auto_generated|altsyncram_rj31:fifo_ram|q_b[13]                          ; CLOCK_50     ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.171     ; 2.759      ;
; 4.968 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ihj1:auto_generated|altsyncram_rj31:fifo_ram|q_b[12]                          ; CLOCK_50     ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.171     ; 2.759      ;
; 4.968 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ihj1:auto_generated|altsyncram_rj31:fifo_ram|q_b[11]                          ; CLOCK_50     ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.171     ; 2.759      ;
; 4.968 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ihj1:auto_generated|altsyncram_rj31:fifo_ram|q_b[10]                          ; CLOCK_50     ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.171     ; 2.759      ;
; 4.968 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ihj1:auto_generated|altsyncram_rj31:fifo_ram|q_b[9]                           ; CLOCK_50     ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.171     ; 2.759      ;
; 4.968 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ihj1:auto_generated|altsyncram_rj31:fifo_ram|q_b[8]                           ; CLOCK_50     ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.171     ; 2.759      ;
; 4.968 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ihj1:auto_generated|altsyncram_rj31:fifo_ram|q_b[7]                           ; CLOCK_50     ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.171     ; 2.759      ;
; 4.968 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ihj1:auto_generated|altsyncram_rj31:fifo_ram|q_b[6]                           ; CLOCK_50     ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.171     ; 2.759      ;
; 4.968 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ihj1:auto_generated|altsyncram_rj31:fifo_ram|q_b[5]                           ; CLOCK_50     ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.171     ; 2.759      ;
; 4.968 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ihj1:auto_generated|altsyncram_rj31:fifo_ram|q_b[4]                           ; CLOCK_50     ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.171     ; 2.759      ;
; 4.968 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ihj1:auto_generated|altsyncram_rj31:fifo_ram|q_b[3]                           ; CLOCK_50     ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.171     ; 2.759      ;
; 4.968 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ihj1:auto_generated|altsyncram_rj31:fifo_ram|q_b[2]                           ; CLOCK_50     ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.171     ; 2.759      ;
; 4.968 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ihj1:auto_generated|altsyncram_rj31:fifo_ram|q_b[1]                           ; CLOCK_50     ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.171     ; 2.759      ;
; 4.968 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ihj1:auto_generated|altsyncram_rj31:fifo_ram|q_b[0]                           ; CLOCK_50     ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.171     ; 2.759      ;
; 4.978 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ihj1:auto_generated|altsyncram_rj31:fifo_ram|q_b[15]                          ; CLOCK_50     ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.170     ; 2.750      ;
; 4.978 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ihj1:auto_generated|altsyncram_rj31:fifo_ram|q_b[14]                          ; CLOCK_50     ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.170     ; 2.750      ;
; 4.978 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ihj1:auto_generated|altsyncram_rj31:fifo_ram|q_b[13]                          ; CLOCK_50     ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.170     ; 2.750      ;
; 4.978 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ihj1:auto_generated|altsyncram_rj31:fifo_ram|q_b[12]                          ; CLOCK_50     ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.170     ; 2.750      ;
; 4.978 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ihj1:auto_generated|altsyncram_rj31:fifo_ram|q_b[11]                          ; CLOCK_50     ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.170     ; 2.750      ;
; 4.978 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ihj1:auto_generated|altsyncram_rj31:fifo_ram|q_b[10]                          ; CLOCK_50     ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.170     ; 2.750      ;
; 4.978 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ihj1:auto_generated|altsyncram_rj31:fifo_ram|q_b[9]                           ; CLOCK_50     ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.170     ; 2.750      ;
; 4.978 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ihj1:auto_generated|altsyncram_rj31:fifo_ram|q_b[8]                           ; CLOCK_50     ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.170     ; 2.750      ;
; 4.978 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ihj1:auto_generated|altsyncram_rj31:fifo_ram|q_b[7]                           ; CLOCK_50     ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.170     ; 2.750      ;
; 4.978 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ihj1:auto_generated|altsyncram_rj31:fifo_ram|q_b[6]                           ; CLOCK_50     ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.170     ; 2.750      ;
; 4.978 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ihj1:auto_generated|altsyncram_rj31:fifo_ram|q_b[5]                           ; CLOCK_50     ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.170     ; 2.750      ;
; 4.978 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ihj1:auto_generated|altsyncram_rj31:fifo_ram|q_b[4]                           ; CLOCK_50     ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.170     ; 2.750      ;
; 4.978 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ihj1:auto_generated|altsyncram_rj31:fifo_ram|q_b[3]                           ; CLOCK_50     ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.170     ; 2.750      ;
; 4.978 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ihj1:auto_generated|altsyncram_rj31:fifo_ram|q_b[2]                           ; CLOCK_50     ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.170     ; 2.750      ;
; 4.978 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ihj1:auto_generated|altsyncram_rj31:fifo_ram|q_b[1]                           ; CLOCK_50     ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.170     ; 2.750      ;
; 4.978 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ihj1:auto_generated|altsyncram_rj31:fifo_ram|q_b[0]                           ; CLOCK_50     ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.170     ; 2.750      ;
; 5.042 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ihj1:auto_generated|altsyncram_rj31:fifo_ram|ram_block11a0~portb_address_reg0 ; CLOCK_50     ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.169     ; 2.769      ;
; 5.050 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ihj1:auto_generated|altsyncram_rj31:fifo_ram|ram_block11a0~portb_address_reg0 ; CLOCK_50     ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.168     ; 2.762      ;
; 5.137 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ihj1:auto_generated|a_graycounter_t57:rdptr_g1p|sub_parity7a[2]               ; CLOCK_50     ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.394     ; 2.424      ;
; 5.137 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ihj1:auto_generated|a_graycounter_t57:rdptr_g1p|sub_parity7a[0]               ; CLOCK_50     ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.394     ; 2.424      ;
; 5.137 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ihj1:auto_generated|a_graycounter_t57:rdptr_g1p|sub_parity7a[1]               ; CLOCK_50     ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.394     ; 2.424      ;
; 5.137 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ihj1:auto_generated|a_graycounter_t57:rdptr_g1p|parity6                       ; CLOCK_50     ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.394     ; 2.424      ;
; 5.137 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ihj1:auto_generated|rdptr_g[5]                                                ; CLOCK_50     ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.394     ; 2.424      ;
; 5.137 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ihj1:auto_generated|rdptr_g[7]                                                ; CLOCK_50     ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.394     ; 2.424      ;
; 5.137 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ihj1:auto_generated|rdptr_g[3]                                                ; CLOCK_50     ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.394     ; 2.424      ;
; 5.137 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ihj1:auto_generated|rdptr_g[8]                                                ; CLOCK_50     ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.394     ; 2.424      ;
; 5.137 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ihj1:auto_generated|rdptr_g[6]                                                ; CLOCK_50     ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.394     ; 2.424      ;
; 5.137 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ihj1:auto_generated|alt_synch_pipe_mkd:rs_dgwp|dffpipe_ld9:dffpipe5|dffe6a[4] ; CLOCK_50     ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.398     ; 2.420      ;
; 5.137 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ihj1:auto_generated|rdptr_g[2]                                                ; CLOCK_50     ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.394     ; 2.424      ;
; 5.137 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ihj1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[0]                             ; CLOCK_50     ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.398     ; 2.420      ;
; 5.137 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ihj1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[1]                             ; CLOCK_50     ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.398     ; 2.420      ;
; 5.137 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ihj1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[2]                             ; CLOCK_50     ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.398     ; 2.420      ;
; 5.137 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ihj1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[2]                             ; CLOCK_50     ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.398     ; 2.420      ;
; 5.137 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ihj1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[3]                             ; CLOCK_50     ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.398     ; 2.420      ;
; 5.137 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ihj1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[4]                             ; CLOCK_50     ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.398     ; 2.420      ;
; 5.137 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ihj1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[5]                             ; CLOCK_50     ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.398     ; 2.420      ;
; 5.137 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ihj1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[5]                             ; CLOCK_50     ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.398     ; 2.420      ;
; 5.137 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ihj1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[6]                             ; CLOCK_50     ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.398     ; 2.420      ;
; 5.137 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ihj1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[6]                             ; CLOCK_50     ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.398     ; 2.420      ;
; 5.137 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ihj1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[7]                             ; CLOCK_50     ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.398     ; 2.420      ;
; 5.137 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ihj1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[7]                             ; CLOCK_50     ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.398     ; 2.420      ;
; 5.138 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ihj1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a2                    ; CLOCK_50     ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.397     ; 2.420      ;
; 5.138 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ihj1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a1                    ; CLOCK_50     ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.397     ; 2.420      ;
; 5.138 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ihj1:auto_generated|rdptr_g[1]                                                ; CLOCK_50     ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.394     ; 2.423      ;
; 5.138 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ihj1:auto_generated|rdptr_g[4]                                                ; CLOCK_50     ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.394     ; 2.423      ;
; 5.138 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ihj1:auto_generated|alt_synch_pipe_mkd:rs_dgwp|dffpipe_ld9:dffpipe5|dffe6a[6] ; CLOCK_50     ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.397     ; 2.420      ;
; 5.138 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ihj1:auto_generated|alt_synch_pipe_mkd:rs_dgwp|dffpipe_ld9:dffpipe5|dffe6a[0] ; CLOCK_50     ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.397     ; 2.420      ;
; 5.138 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ihj1:auto_generated|alt_synch_pipe_mkd:rs_dgwp|dffpipe_ld9:dffpipe5|dffe6a[3] ; CLOCK_50     ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.397     ; 2.420      ;
; 5.138 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ihj1:auto_generated|alt_synch_pipe_mkd:rs_dgwp|dffpipe_ld9:dffpipe5|dffe6a[2] ; CLOCK_50     ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.397     ; 2.420      ;
; 5.138 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ihj1:auto_generated|alt_synch_pipe_mkd:rs_dgwp|dffpipe_ld9:dffpipe5|dffe6a[5] ; CLOCK_50     ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.399     ; 2.418      ;
; 5.138 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ihj1:auto_generated|alt_synch_pipe_mkd:rs_dgwp|dffpipe_ld9:dffpipe5|dffe6a[1] ; CLOCK_50     ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.397     ; 2.420      ;
; 5.138 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ihj1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[0]                             ; CLOCK_50     ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.397     ; 2.420      ;
; 5.138 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ihj1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[1]                             ; CLOCK_50     ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.397     ; 2.420      ;
; 5.138 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ihj1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[3]                             ; CLOCK_50     ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.397     ; 2.420      ;
; 5.138 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ihj1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[4]                             ; CLOCK_50     ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.397     ; 2.420      ;
; 5.145 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|delayed_wrptr_g[4]                                         ; CLOCK_50     ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.393     ; 2.417      ;
; 5.145 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|delayed_wrptr_g[8]                                         ; CLOCK_50     ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.401     ; 2.409      ;
; 5.145 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|delayed_wrptr_g[6]                                         ; CLOCK_50     ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.401     ; 2.409      ;
; 5.145 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|delayed_wrptr_g[2]                                         ; CLOCK_50     ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.401     ; 2.409      ;
; 5.145 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|delayed_wrptr_g[5]                                         ; CLOCK_50     ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.401     ; 2.409      ;
; 5.145 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|alt_synch_pipe_pkd:ws_dgrp|dffpipe_od9:dffpipe8|dffe9a[3]  ; CLOCK_50     ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.393     ; 2.417      ;
; 5.146 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ihj1:auto_generated|rdptr_g[5]                                                ; CLOCK_50     ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.397     ; 2.412      ;
; 5.146 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ihj1:auto_generated|rdptr_g[6]                                                ; CLOCK_50     ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.397     ; 2.412      ;
; 5.146 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ihj1:auto_generated|alt_synch_pipe_mkd:rs_dgwp|dffpipe_ld9:dffpipe5|dffe6a[2] ; CLOCK_50     ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.399     ; 2.410      ;
; 5.146 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ihj1:auto_generated|alt_synch_pipe_mkd:rs_dgwp|dffpipe_ld9:dffpipe5|dffe7a[2] ; CLOCK_50     ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.397     ; 2.412      ;
; 5.146 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ihj1:auto_generated|alt_synch_pipe_mkd:rs_dgwp|dffpipe_ld9:dffpipe5|dffe6a[5] ; CLOCK_50     ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.399     ; 2.410      ;
; 5.146 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ihj1:auto_generated|alt_synch_pipe_mkd:rs_dgwp|dffpipe_ld9:dffpipe5|dffe7a[5] ; CLOCK_50     ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.397     ; 2.412      ;
; 5.146 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ihj1:auto_generated|alt_synch_pipe_mkd:rs_dgwp|dffpipe_ld9:dffpipe5|dffe7a[0] ; CLOCK_50     ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.397     ; 2.412      ;
; 5.146 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ihj1:auto_generated|alt_synch_pipe_mkd:rs_dgwp|dffpipe_ld9:dffpipe5|dffe7a[3] ; CLOCK_50     ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.397     ; 2.412      ;
; 5.146 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ihj1:auto_generated|alt_synch_pipe_mkd:rs_dgwp|dffpipe_ld9:dffpipe5|dffe6a[4] ; CLOCK_50     ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.397     ; 2.412      ;
; 5.146 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ihj1:auto_generated|alt_synch_pipe_mkd:rs_dgwp|dffpipe_ld9:dffpipe5|dffe7a[4] ; CLOCK_50     ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.397     ; 2.412      ;
; 5.146 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ihj1:auto_generated|alt_synch_pipe_mkd:rs_dgwp|dffpipe_ld9:dffpipe5|dffe6a[7] ; CLOCK_50     ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.397     ; 2.412      ;
; 5.146 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ihj1:auto_generated|alt_synch_pipe_mkd:rs_dgwp|dffpipe_ld9:dffpipe5|dffe7a[7] ; CLOCK_50     ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.397     ; 2.412      ;
; 5.146 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ihj1:auto_generated|alt_synch_pipe_mkd:rs_dgwp|dffpipe_ld9:dffpipe5|dffe7a[6] ; CLOCK_50     ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.397     ; 2.412      ;
; 5.146 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ihj1:auto_generated|alt_synch_pipe_mkd:rs_dgwp|dffpipe_ld9:dffpipe5|dffe7a[8] ; CLOCK_50     ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.397     ; 2.412      ;
; 5.146 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ihj1:auto_generated|alt_synch_pipe_mkd:rs_dgwp|dffpipe_ld9:dffpipe5|dffe6a[1] ; CLOCK_50     ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.397     ; 2.412      ;
; 5.146 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ihj1:auto_generated|alt_synch_pipe_mkd:rs_dgwp|dffpipe_ld9:dffpipe5|dffe7a[1] ; CLOCK_50     ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.397     ; 2.412      ;
; 5.146 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ihj1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[0]                             ; CLOCK_50     ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.393     ; 2.416      ;
; 5.146 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ihj1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[1]                             ; CLOCK_50     ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.393     ; 2.416      ;
; 5.146 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ihj1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[2]                             ; CLOCK_50     ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.393     ; 2.416      ;
; 5.146 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ihj1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[3]                             ; CLOCK_50     ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.393     ; 2.416      ;
; 5.146 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ihj1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[4]                             ; CLOCK_50     ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.393     ; 2.416      ;
; 5.146 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ihj1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[5]                             ; CLOCK_50     ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.393     ; 2.416      ;
; 5.146 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ihj1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[6]                             ; CLOCK_50     ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -2.393     ; 2.416      ;
+-------+-----------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'CLOCK_50'                                                                                                           ;
+--------+---------------------------------+------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                       ; To Node                            ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------+------------------------------------+--------------+-------------+--------------+------------+------------+
; 15.281 ; Reset_Delay:u2|oRST_2           ; I2C_CCD_Config:u8|mI2C_CTRL_CLK    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.860     ; 3.874      ;
; 15.469 ; Reset_Delay:u2|oRST_2           ; I2C_CCD_Config:u8|mI2C_CLK_DIV[0]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.451     ; 4.095      ;
; 15.469 ; Reset_Delay:u2|oRST_2           ; I2C_CCD_Config:u8|mI2C_CLK_DIV[1]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.451     ; 4.095      ;
; 15.469 ; Reset_Delay:u2|oRST_2           ; I2C_CCD_Config:u8|mI2C_CLK_DIV[2]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.451     ; 4.095      ;
; 15.469 ; Reset_Delay:u2|oRST_2           ; I2C_CCD_Config:u8|mI2C_CLK_DIV[3]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.451     ; 4.095      ;
; 15.469 ; Reset_Delay:u2|oRST_2           ; I2C_CCD_Config:u8|mI2C_CLK_DIV[4]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.451     ; 4.095      ;
; 15.469 ; Reset_Delay:u2|oRST_2           ; I2C_CCD_Config:u8|mI2C_CLK_DIV[5]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.451     ; 4.095      ;
; 15.469 ; Reset_Delay:u2|oRST_2           ; I2C_CCD_Config:u8|mI2C_CLK_DIV[6]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.451     ; 4.095      ;
; 15.469 ; Reset_Delay:u2|oRST_2           ; I2C_CCD_Config:u8|mI2C_CLK_DIV[7]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.451     ; 4.095      ;
; 15.469 ; Reset_Delay:u2|oRST_2           ; I2C_CCD_Config:u8|mI2C_CLK_DIV[8]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.451     ; 4.095      ;
; 15.469 ; Reset_Delay:u2|oRST_2           ; I2C_CCD_Config:u8|mI2C_CLK_DIV[9]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.451     ; 4.095      ;
; 15.469 ; Reset_Delay:u2|oRST_2           ; I2C_CCD_Config:u8|mI2C_CLK_DIV[10] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.451     ; 4.095      ;
; 15.469 ; Reset_Delay:u2|oRST_2           ; I2C_CCD_Config:u8|mI2C_CLK_DIV[11] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.451     ; 4.095      ;
; 15.469 ; Reset_Delay:u2|oRST_2           ; I2C_CCD_Config:u8|mI2C_CLK_DIV[12] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.451     ; 4.095      ;
; 15.469 ; Reset_Delay:u2|oRST_2           ; I2C_CCD_Config:u8|mI2C_CLK_DIV[13] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.451     ; 4.095      ;
; 15.469 ; Reset_Delay:u2|oRST_2           ; I2C_CCD_Config:u8|mI2C_CLK_DIV[14] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.451     ; 4.095      ;
; 15.469 ; Reset_Delay:u2|oRST_2           ; I2C_CCD_Config:u8|mI2C_CLK_DIV[15] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.451     ; 4.095      ;
; 15.739 ; Reset_Delay:u2|oRST_2           ; I2C_CCD_Config:u8|combo_cnt[12]    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.866     ; 3.410      ;
; 15.739 ; Reset_Delay:u2|oRST_2           ; I2C_CCD_Config:u8|combo_cnt[13]    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.866     ; 3.410      ;
; 15.739 ; Reset_Delay:u2|oRST_2           ; I2C_CCD_Config:u8|combo_cnt[14]    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.866     ; 3.410      ;
; 15.739 ; Reset_Delay:u2|oRST_2           ; I2C_CCD_Config:u8|combo_cnt[15]    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.866     ; 3.410      ;
; 15.739 ; Reset_Delay:u2|oRST_2           ; I2C_CCD_Config:u8|combo_cnt[16]    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.866     ; 3.410      ;
; 15.739 ; Reset_Delay:u2|oRST_2           ; I2C_CCD_Config:u8|combo_cnt[17]    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.866     ; 3.410      ;
; 15.739 ; Reset_Delay:u2|oRST_2           ; I2C_CCD_Config:u8|combo_cnt[18]    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.866     ; 3.410      ;
; 15.739 ; Reset_Delay:u2|oRST_2           ; I2C_CCD_Config:u8|combo_cnt[19]    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.866     ; 3.410      ;
; 15.739 ; Reset_Delay:u2|oRST_2           ; I2C_CCD_Config:u8|combo_cnt[20]    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.866     ; 3.410      ;
; 15.739 ; Reset_Delay:u2|oRST_2           ; I2C_CCD_Config:u8|combo_cnt[21]    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.866     ; 3.410      ;
; 15.739 ; Reset_Delay:u2|oRST_2           ; I2C_CCD_Config:u8|combo_cnt[22]    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.866     ; 3.410      ;
; 15.739 ; Reset_Delay:u2|oRST_2           ; I2C_CCD_Config:u8|combo_cnt[23]    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.866     ; 3.410      ;
; 15.739 ; Reset_Delay:u2|oRST_2           ; I2C_CCD_Config:u8|combo_cnt[24]    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.866     ; 3.410      ;
; 15.773 ; I2C_CCD_Config:u8|combo_cnt[6]  ; I2C_CCD_Config:u8|mI2C_CTRL_CLK    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.752     ; 3.490      ;
; 15.898 ; I2C_CCD_Config:u8|combo_cnt[2]  ; I2C_CCD_Config:u8|mI2C_CTRL_CLK    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.752     ; 3.365      ;
; 15.898 ; I2C_CCD_Config:u8|combo_cnt[4]  ; I2C_CCD_Config:u8|mI2C_CTRL_CLK    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.752     ; 3.365      ;
; 15.907 ; I2C_CCD_Config:u8|combo_cnt[3]  ; I2C_CCD_Config:u8|mI2C_CTRL_CLK    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.752     ; 3.356      ;
; 15.967 ; I2C_CCD_Config:u8|combo_cnt[6]  ; I2C_CCD_Config:u8|mI2C_CLK_DIV[0]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.337     ; 3.711      ;
; 15.967 ; I2C_CCD_Config:u8|combo_cnt[6]  ; I2C_CCD_Config:u8|mI2C_CLK_DIV[1]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.337     ; 3.711      ;
; 15.967 ; I2C_CCD_Config:u8|combo_cnt[6]  ; I2C_CCD_Config:u8|mI2C_CLK_DIV[2]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.337     ; 3.711      ;
; 15.967 ; I2C_CCD_Config:u8|combo_cnt[6]  ; I2C_CCD_Config:u8|mI2C_CLK_DIV[3]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.337     ; 3.711      ;
; 15.967 ; I2C_CCD_Config:u8|combo_cnt[6]  ; I2C_CCD_Config:u8|mI2C_CLK_DIV[4]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.337     ; 3.711      ;
; 15.967 ; I2C_CCD_Config:u8|combo_cnt[6]  ; I2C_CCD_Config:u8|mI2C_CLK_DIV[5]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.337     ; 3.711      ;
; 15.967 ; I2C_CCD_Config:u8|combo_cnt[6]  ; I2C_CCD_Config:u8|mI2C_CLK_DIV[6]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.337     ; 3.711      ;
; 15.967 ; I2C_CCD_Config:u8|combo_cnt[6]  ; I2C_CCD_Config:u8|mI2C_CLK_DIV[7]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.337     ; 3.711      ;
; 15.967 ; I2C_CCD_Config:u8|combo_cnt[6]  ; I2C_CCD_Config:u8|mI2C_CLK_DIV[8]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.337     ; 3.711      ;
; 15.967 ; I2C_CCD_Config:u8|combo_cnt[6]  ; I2C_CCD_Config:u8|mI2C_CLK_DIV[9]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.337     ; 3.711      ;
; 15.967 ; I2C_CCD_Config:u8|combo_cnt[6]  ; I2C_CCD_Config:u8|mI2C_CLK_DIV[10] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.337     ; 3.711      ;
; 15.967 ; I2C_CCD_Config:u8|combo_cnt[6]  ; I2C_CCD_Config:u8|mI2C_CLK_DIV[11] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.337     ; 3.711      ;
; 15.967 ; I2C_CCD_Config:u8|combo_cnt[6]  ; I2C_CCD_Config:u8|mI2C_CLK_DIV[12] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.337     ; 3.711      ;
; 15.967 ; I2C_CCD_Config:u8|combo_cnt[6]  ; I2C_CCD_Config:u8|mI2C_CLK_DIV[13] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.337     ; 3.711      ;
; 15.967 ; I2C_CCD_Config:u8|combo_cnt[6]  ; I2C_CCD_Config:u8|mI2C_CLK_DIV[14] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.337     ; 3.711      ;
; 15.967 ; I2C_CCD_Config:u8|combo_cnt[6]  ; I2C_CCD_Config:u8|mI2C_CLK_DIV[15] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.337     ; 3.711      ;
; 15.975 ; I2C_CCD_Config:u8|combo_cnt[7]  ; I2C_CCD_Config:u8|mI2C_CTRL_CLK    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.752     ; 3.288      ;
; 15.986 ; I2C_CCD_Config:u8|combo_cnt[0]  ; I2C_CCD_Config:u8|mI2C_CTRL_CLK    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.752     ; 3.277      ;
; 16.092 ; I2C_CCD_Config:u8|combo_cnt[2]  ; I2C_CCD_Config:u8|mI2C_CLK_DIV[0]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.337     ; 3.586      ;
; 16.092 ; I2C_CCD_Config:u8|combo_cnt[4]  ; I2C_CCD_Config:u8|mI2C_CLK_DIV[0]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.337     ; 3.586      ;
; 16.092 ; I2C_CCD_Config:u8|combo_cnt[2]  ; I2C_CCD_Config:u8|mI2C_CLK_DIV[1]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.337     ; 3.586      ;
; 16.092 ; I2C_CCD_Config:u8|combo_cnt[4]  ; I2C_CCD_Config:u8|mI2C_CLK_DIV[1]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.337     ; 3.586      ;
; 16.092 ; I2C_CCD_Config:u8|combo_cnt[2]  ; I2C_CCD_Config:u8|mI2C_CLK_DIV[2]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.337     ; 3.586      ;
; 16.092 ; I2C_CCD_Config:u8|combo_cnt[4]  ; I2C_CCD_Config:u8|mI2C_CLK_DIV[2]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.337     ; 3.586      ;
; 16.092 ; I2C_CCD_Config:u8|combo_cnt[2]  ; I2C_CCD_Config:u8|mI2C_CLK_DIV[3]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.337     ; 3.586      ;
; 16.092 ; I2C_CCD_Config:u8|combo_cnt[4]  ; I2C_CCD_Config:u8|mI2C_CLK_DIV[3]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.337     ; 3.586      ;
; 16.092 ; I2C_CCD_Config:u8|combo_cnt[2]  ; I2C_CCD_Config:u8|mI2C_CLK_DIV[4]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.337     ; 3.586      ;
; 16.092 ; I2C_CCD_Config:u8|combo_cnt[4]  ; I2C_CCD_Config:u8|mI2C_CLK_DIV[4]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.337     ; 3.586      ;
; 16.092 ; I2C_CCD_Config:u8|combo_cnt[2]  ; I2C_CCD_Config:u8|mI2C_CLK_DIV[5]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.337     ; 3.586      ;
; 16.092 ; I2C_CCD_Config:u8|combo_cnt[4]  ; I2C_CCD_Config:u8|mI2C_CLK_DIV[5]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.337     ; 3.586      ;
; 16.092 ; I2C_CCD_Config:u8|combo_cnt[2]  ; I2C_CCD_Config:u8|mI2C_CLK_DIV[6]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.337     ; 3.586      ;
; 16.092 ; I2C_CCD_Config:u8|combo_cnt[4]  ; I2C_CCD_Config:u8|mI2C_CLK_DIV[6]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.337     ; 3.586      ;
; 16.092 ; I2C_CCD_Config:u8|combo_cnt[2]  ; I2C_CCD_Config:u8|mI2C_CLK_DIV[7]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.337     ; 3.586      ;
; 16.092 ; I2C_CCD_Config:u8|combo_cnt[4]  ; I2C_CCD_Config:u8|mI2C_CLK_DIV[7]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.337     ; 3.586      ;
; 16.092 ; I2C_CCD_Config:u8|combo_cnt[2]  ; I2C_CCD_Config:u8|mI2C_CLK_DIV[8]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.337     ; 3.586      ;
; 16.092 ; I2C_CCD_Config:u8|combo_cnt[4]  ; I2C_CCD_Config:u8|mI2C_CLK_DIV[8]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.337     ; 3.586      ;
; 16.092 ; I2C_CCD_Config:u8|combo_cnt[2]  ; I2C_CCD_Config:u8|mI2C_CLK_DIV[9]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.337     ; 3.586      ;
; 16.092 ; I2C_CCD_Config:u8|combo_cnt[4]  ; I2C_CCD_Config:u8|mI2C_CLK_DIV[9]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.337     ; 3.586      ;
; 16.092 ; I2C_CCD_Config:u8|combo_cnt[2]  ; I2C_CCD_Config:u8|mI2C_CLK_DIV[10] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.337     ; 3.586      ;
; 16.092 ; I2C_CCD_Config:u8|combo_cnt[4]  ; I2C_CCD_Config:u8|mI2C_CLK_DIV[10] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.337     ; 3.586      ;
; 16.092 ; I2C_CCD_Config:u8|combo_cnt[2]  ; I2C_CCD_Config:u8|mI2C_CLK_DIV[11] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.337     ; 3.586      ;
; 16.092 ; I2C_CCD_Config:u8|combo_cnt[4]  ; I2C_CCD_Config:u8|mI2C_CLK_DIV[11] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.337     ; 3.586      ;
; 16.092 ; I2C_CCD_Config:u8|combo_cnt[2]  ; I2C_CCD_Config:u8|mI2C_CLK_DIV[12] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.337     ; 3.586      ;
; 16.092 ; I2C_CCD_Config:u8|combo_cnt[4]  ; I2C_CCD_Config:u8|mI2C_CLK_DIV[12] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.337     ; 3.586      ;
; 16.092 ; I2C_CCD_Config:u8|combo_cnt[2]  ; I2C_CCD_Config:u8|mI2C_CLK_DIV[13] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.337     ; 3.586      ;
; 16.092 ; I2C_CCD_Config:u8|combo_cnt[4]  ; I2C_CCD_Config:u8|mI2C_CLK_DIV[13] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.337     ; 3.586      ;
; 16.092 ; I2C_CCD_Config:u8|combo_cnt[2]  ; I2C_CCD_Config:u8|mI2C_CLK_DIV[14] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.337     ; 3.586      ;
; 16.092 ; I2C_CCD_Config:u8|combo_cnt[4]  ; I2C_CCD_Config:u8|mI2C_CLK_DIV[14] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.337     ; 3.586      ;
; 16.092 ; I2C_CCD_Config:u8|combo_cnt[2]  ; I2C_CCD_Config:u8|mI2C_CLK_DIV[15] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.337     ; 3.586      ;
; 16.092 ; I2C_CCD_Config:u8|combo_cnt[4]  ; I2C_CCD_Config:u8|mI2C_CLK_DIV[15] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.337     ; 3.586      ;
; 16.100 ; I2C_CCD_Config:u8|combo_cnt[11] ; I2C_CCD_Config:u8|mI2C_CTRL_CLK    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.752     ; 3.163      ;
; 16.101 ; I2C_CCD_Config:u8|combo_cnt[3]  ; I2C_CCD_Config:u8|mI2C_CLK_DIV[0]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.337     ; 3.577      ;
; 16.101 ; I2C_CCD_Config:u8|combo_cnt[3]  ; I2C_CCD_Config:u8|mI2C_CLK_DIV[1]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.337     ; 3.577      ;
; 16.101 ; I2C_CCD_Config:u8|combo_cnt[3]  ; I2C_CCD_Config:u8|mI2C_CLK_DIV[2]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.337     ; 3.577      ;
; 16.101 ; I2C_CCD_Config:u8|combo_cnt[3]  ; I2C_CCD_Config:u8|mI2C_CLK_DIV[3]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.337     ; 3.577      ;
; 16.101 ; I2C_CCD_Config:u8|combo_cnt[3]  ; I2C_CCD_Config:u8|mI2C_CLK_DIV[4]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.337     ; 3.577      ;
; 16.101 ; I2C_CCD_Config:u8|combo_cnt[3]  ; I2C_CCD_Config:u8|mI2C_CLK_DIV[5]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.337     ; 3.577      ;
; 16.101 ; I2C_CCD_Config:u8|combo_cnt[3]  ; I2C_CCD_Config:u8|mI2C_CLK_DIV[6]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.337     ; 3.577      ;
; 16.101 ; I2C_CCD_Config:u8|combo_cnt[3]  ; I2C_CCD_Config:u8|mI2C_CLK_DIV[7]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.337     ; 3.577      ;
; 16.101 ; I2C_CCD_Config:u8|combo_cnt[3]  ; I2C_CCD_Config:u8|mI2C_CLK_DIV[8]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.337     ; 3.577      ;
; 16.101 ; I2C_CCD_Config:u8|combo_cnt[3]  ; I2C_CCD_Config:u8|mI2C_CLK_DIV[9]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.337     ; 3.577      ;
; 16.101 ; I2C_CCD_Config:u8|combo_cnt[3]  ; I2C_CCD_Config:u8|mI2C_CLK_DIV[10] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.337     ; 3.577      ;
; 16.101 ; I2C_CCD_Config:u8|combo_cnt[3]  ; I2C_CCD_Config:u8|mI2C_CLK_DIV[11] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.337     ; 3.577      ;
; 16.101 ; I2C_CCD_Config:u8|combo_cnt[3]  ; I2C_CCD_Config:u8|mI2C_CLK_DIV[12] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.337     ; 3.577      ;
; 16.101 ; I2C_CCD_Config:u8|combo_cnt[3]  ; I2C_CCD_Config:u8|mI2C_CLK_DIV[13] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.337     ; 3.577      ;
; 16.101 ; I2C_CCD_Config:u8|combo_cnt[3]  ; I2C_CCD_Config:u8|mI2C_CLK_DIV[14] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.337     ; 3.577      ;
+--------+---------------------------------+------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'CLOCK_50'                                                                                                                          ;
+-------+------------------------------------------+------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                ; To Node                                  ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------+------------------------------------------+--------------+-------------+--------------+------------+------------+
; 2.018 ; I2C_CCD_Config:u8|combo_cnt[24]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[0]        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.485      ; 2.647      ;
; 2.018 ; I2C_CCD_Config:u8|combo_cnt[24]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[1]        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.485      ; 2.647      ;
; 2.018 ; I2C_CCD_Config:u8|combo_cnt[24]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[2]        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.485      ; 2.647      ;
; 2.018 ; I2C_CCD_Config:u8|combo_cnt[24]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[3]        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.485      ; 2.647      ;
; 2.018 ; I2C_CCD_Config:u8|combo_cnt[24]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[4]        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.485      ; 2.647      ;
; 2.018 ; I2C_CCD_Config:u8|combo_cnt[24]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[5]        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.485      ; 2.647      ;
; 2.018 ; I2C_CCD_Config:u8|combo_cnt[24]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[6]        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.485      ; 2.647      ;
; 2.018 ; I2C_CCD_Config:u8|combo_cnt[24]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[7]        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.485      ; 2.647      ;
; 2.018 ; I2C_CCD_Config:u8|combo_cnt[24]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[8]        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.485      ; 2.647      ;
; 2.018 ; I2C_CCD_Config:u8|combo_cnt[24]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[9]        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.485      ; 2.647      ;
; 2.018 ; I2C_CCD_Config:u8|combo_cnt[24]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[10]       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.485      ; 2.647      ;
; 2.018 ; I2C_CCD_Config:u8|combo_cnt[24]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[11]       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.485      ; 2.647      ;
; 2.018 ; I2C_CCD_Config:u8|combo_cnt[24]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[12]       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.485      ; 2.647      ;
; 2.018 ; I2C_CCD_Config:u8|combo_cnt[24]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[13]       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.485      ; 2.647      ;
; 2.018 ; I2C_CCD_Config:u8|combo_cnt[24]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[14]       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.485      ; 2.647      ;
; 2.018 ; I2C_CCD_Config:u8|combo_cnt[24]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[15]       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.485      ; 2.647      ;
; 2.073 ; I2C_CCD_Config:u8|combo_cnt[21]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[0]        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.485      ; 2.702      ;
; 2.073 ; I2C_CCD_Config:u8|combo_cnt[21]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[1]        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.485      ; 2.702      ;
; 2.073 ; I2C_CCD_Config:u8|combo_cnt[21]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[2]        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.485      ; 2.702      ;
; 2.073 ; I2C_CCD_Config:u8|combo_cnt[21]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[3]        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.485      ; 2.702      ;
; 2.073 ; I2C_CCD_Config:u8|combo_cnt[21]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[4]        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.485      ; 2.702      ;
; 2.073 ; I2C_CCD_Config:u8|combo_cnt[21]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[5]        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.485      ; 2.702      ;
; 2.073 ; I2C_CCD_Config:u8|combo_cnt[21]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[6]        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.485      ; 2.702      ;
; 2.073 ; I2C_CCD_Config:u8|combo_cnt[21]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[7]        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.485      ; 2.702      ;
; 2.073 ; I2C_CCD_Config:u8|combo_cnt[21]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[8]        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.485      ; 2.702      ;
; 2.073 ; I2C_CCD_Config:u8|combo_cnt[21]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[9]        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.485      ; 2.702      ;
; 2.073 ; I2C_CCD_Config:u8|combo_cnt[21]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[10]       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.485      ; 2.702      ;
; 2.073 ; I2C_CCD_Config:u8|combo_cnt[21]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[11]       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.485      ; 2.702      ;
; 2.073 ; I2C_CCD_Config:u8|combo_cnt[21]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[12]       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.485      ; 2.702      ;
; 2.073 ; I2C_CCD_Config:u8|combo_cnt[21]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[13]       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.485      ; 2.702      ;
; 2.073 ; I2C_CCD_Config:u8|combo_cnt[21]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[14]       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.485      ; 2.702      ;
; 2.073 ; I2C_CCD_Config:u8|combo_cnt[21]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[15]       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.485      ; 2.702      ;
; 2.162 ; I2C_CCD_Config:u8|combo_cnt[17]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[0]        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.485      ; 2.791      ;
; 2.162 ; I2C_CCD_Config:u8|combo_cnt[17]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[1]        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.485      ; 2.791      ;
; 2.162 ; I2C_CCD_Config:u8|combo_cnt[17]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[2]        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.485      ; 2.791      ;
; 2.162 ; I2C_CCD_Config:u8|combo_cnt[17]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[3]        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.485      ; 2.791      ;
; 2.162 ; I2C_CCD_Config:u8|combo_cnt[17]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[4]        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.485      ; 2.791      ;
; 2.162 ; I2C_CCD_Config:u8|combo_cnt[17]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[5]        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.485      ; 2.791      ;
; 2.162 ; I2C_CCD_Config:u8|combo_cnt[17]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[6]        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.485      ; 2.791      ;
; 2.162 ; I2C_CCD_Config:u8|combo_cnt[17]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[7]        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.485      ; 2.791      ;
; 2.162 ; I2C_CCD_Config:u8|combo_cnt[17]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[8]        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.485      ; 2.791      ;
; 2.162 ; I2C_CCD_Config:u8|combo_cnt[17]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[9]        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.485      ; 2.791      ;
; 2.162 ; I2C_CCD_Config:u8|combo_cnt[17]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[10]       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.485      ; 2.791      ;
; 2.162 ; I2C_CCD_Config:u8|combo_cnt[17]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[11]       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.485      ; 2.791      ;
; 2.162 ; I2C_CCD_Config:u8|combo_cnt[17]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[12]       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.485      ; 2.791      ;
; 2.162 ; I2C_CCD_Config:u8|combo_cnt[17]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[13]       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.485      ; 2.791      ;
; 2.162 ; I2C_CCD_Config:u8|combo_cnt[17]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[14]       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.485      ; 2.791      ;
; 2.162 ; I2C_CCD_Config:u8|combo_cnt[17]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[15]       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.485      ; 2.791      ;
; 2.165 ; I2C_CCD_Config:u8|combo_cnt[23]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[0]        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.485      ; 2.794      ;
; 2.165 ; I2C_CCD_Config:u8|combo_cnt[23]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[1]        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.485      ; 2.794      ;
; 2.165 ; I2C_CCD_Config:u8|combo_cnt[23]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[2]        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.485      ; 2.794      ;
; 2.165 ; I2C_CCD_Config:u8|combo_cnt[23]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[3]        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.485      ; 2.794      ;
; 2.165 ; I2C_CCD_Config:u8|combo_cnt[23]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[4]        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.485      ; 2.794      ;
; 2.165 ; I2C_CCD_Config:u8|combo_cnt[23]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[5]        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.485      ; 2.794      ;
; 2.165 ; I2C_CCD_Config:u8|combo_cnt[23]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[6]        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.485      ; 2.794      ;
; 2.165 ; I2C_CCD_Config:u8|combo_cnt[23]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[7]        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.485      ; 2.794      ;
; 2.165 ; I2C_CCD_Config:u8|combo_cnt[23]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[8]        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.485      ; 2.794      ;
; 2.165 ; I2C_CCD_Config:u8|combo_cnt[23]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[9]        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.485      ; 2.794      ;
; 2.165 ; I2C_CCD_Config:u8|combo_cnt[23]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[10]       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.485      ; 2.794      ;
; 2.165 ; I2C_CCD_Config:u8|combo_cnt[23]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[11]       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.485      ; 2.794      ;
; 2.165 ; I2C_CCD_Config:u8|combo_cnt[23]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[12]       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.485      ; 2.794      ;
; 2.165 ; I2C_CCD_Config:u8|combo_cnt[23]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[13]       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.485      ; 2.794      ;
; 2.165 ; I2C_CCD_Config:u8|combo_cnt[23]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[14]       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.485      ; 2.794      ;
; 2.165 ; I2C_CCD_Config:u8|combo_cnt[23]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[15]       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.485      ; 2.794      ;
; 2.227 ; I2C_CCD_Config:u8|combo_cnt[24]          ; I2C_CCD_Config:u8|mI2C_CTRL_CLK          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.059      ; 2.430      ;
; 2.235 ; Reset_Delay:u2|oRST_2                    ; I2C_CCD_Config:u8|iexposure_adj_delay[0] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.421      ; 2.800      ;
; 2.235 ; Reset_Delay:u2|oRST_2                    ; I2C_CCD_Config:u8|iexposure_adj_delay[1] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.421      ; 2.800      ;
; 2.235 ; Reset_Delay:u2|oRST_2                    ; I2C_CCD_Config:u8|iexposure_adj_delay[2] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.421      ; 2.800      ;
; 2.235 ; Reset_Delay:u2|oRST_2                    ; I2C_CCD_Config:u8|iexposure_adj_delay[3] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.421      ; 2.800      ;
; 2.253 ; I2C_CCD_Config:u8|combo_cnt[16]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[0]        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.485      ; 2.882      ;
; 2.253 ; I2C_CCD_Config:u8|combo_cnt[16]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[1]        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.485      ; 2.882      ;
; 2.253 ; I2C_CCD_Config:u8|combo_cnt[16]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[2]        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.485      ; 2.882      ;
; 2.253 ; I2C_CCD_Config:u8|combo_cnt[16]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[3]        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.485      ; 2.882      ;
; 2.253 ; I2C_CCD_Config:u8|combo_cnt[16]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[4]        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.485      ; 2.882      ;
; 2.253 ; I2C_CCD_Config:u8|combo_cnt[16]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[5]        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.485      ; 2.882      ;
; 2.253 ; I2C_CCD_Config:u8|combo_cnt[16]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[6]        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.485      ; 2.882      ;
; 2.253 ; I2C_CCD_Config:u8|combo_cnt[16]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[7]        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.485      ; 2.882      ;
; 2.253 ; I2C_CCD_Config:u8|combo_cnt[16]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[8]        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.485      ; 2.882      ;
; 2.253 ; I2C_CCD_Config:u8|combo_cnt[16]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[9]        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.485      ; 2.882      ;
; 2.253 ; I2C_CCD_Config:u8|combo_cnt[16]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[10]       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.485      ; 2.882      ;
; 2.253 ; I2C_CCD_Config:u8|combo_cnt[16]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[11]       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.485      ; 2.882      ;
; 2.253 ; I2C_CCD_Config:u8|combo_cnt[16]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[12]       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.485      ; 2.882      ;
; 2.253 ; I2C_CCD_Config:u8|combo_cnt[16]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[13]       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.485      ; 2.882      ;
; 2.253 ; I2C_CCD_Config:u8|combo_cnt[16]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[14]       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.485      ; 2.882      ;
; 2.253 ; I2C_CCD_Config:u8|combo_cnt[16]          ; I2C_CCD_Config:u8|mI2C_CLK_DIV[15]       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.485      ; 2.882      ;
; 2.287 ; I2C_CCD_Config:u8|combo_cnt[21]          ; I2C_CCD_Config:u8|mI2C_CTRL_CLK          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.059      ; 2.490      ;
; 2.308 ; I2C_CCD_Config:u8|iexposure_adj_delay[2] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[0]        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.623     ; 1.829      ;
; 2.308 ; I2C_CCD_Config:u8|iexposure_adj_delay[2] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[1]        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.623     ; 1.829      ;
; 2.308 ; I2C_CCD_Config:u8|iexposure_adj_delay[2] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[2]        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.623     ; 1.829      ;
; 2.308 ; I2C_CCD_Config:u8|iexposure_adj_delay[2] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[3]        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.623     ; 1.829      ;
; 2.308 ; I2C_CCD_Config:u8|iexposure_adj_delay[2] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[4]        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.623     ; 1.829      ;
; 2.308 ; I2C_CCD_Config:u8|iexposure_adj_delay[2] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[5]        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.623     ; 1.829      ;
; 2.308 ; I2C_CCD_Config:u8|iexposure_adj_delay[2] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[6]        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.623     ; 1.829      ;
; 2.308 ; I2C_CCD_Config:u8|iexposure_adj_delay[2] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[7]        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.623     ; 1.829      ;
; 2.308 ; I2C_CCD_Config:u8|iexposure_adj_delay[2] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[8]        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.623     ; 1.829      ;
; 2.308 ; I2C_CCD_Config:u8|iexposure_adj_delay[2] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[9]        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.623     ; 1.829      ;
; 2.308 ; I2C_CCD_Config:u8|iexposure_adj_delay[2] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[10]       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.623     ; 1.829      ;
; 2.308 ; I2C_CCD_Config:u8|iexposure_adj_delay[2] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[11]       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.623     ; 1.829      ;
; 2.308 ; I2C_CCD_Config:u8|iexposure_adj_delay[2] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[12]       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.623     ; 1.829      ;
; 2.308 ; I2C_CCD_Config:u8|iexposure_adj_delay[2] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[13]       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; -0.623     ; 1.829      ;
+-------+------------------------------------------+------------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'u6|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                               ;
+-------+-----------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+------------------------------------------------+--------------+------------+------------+
; Slack ; From Node             ; To Node                                                                                                                                                                             ; Launch Clock ; Latch Clock                                    ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+------------------------------------------------+--------------+------------+------------+
; 3.629 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ihj1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a0                    ; CLOCK_50     ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.585     ; 2.278      ;
; 3.629 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ihj1:auto_generated|rdptr_g[8]                                                ; CLOCK_50     ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.585     ; 2.278      ;
; 3.629 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ihj1:auto_generated|rdptr_g[0]                                                ; CLOCK_50     ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.585     ; 2.278      ;
; 3.640 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|alt_synch_pipe_pkd:ws_dgrp|dffpipe_od9:dffpipe8|dffe9a[4]  ; CLOCK_50     ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.606     ; 2.268      ;
; 3.640 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|alt_synch_pipe_pkd:ws_dgrp|dffpipe_od9:dffpipe8|dffe9a[0]  ; CLOCK_50     ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.606     ; 2.268      ;
; 3.640 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|alt_synch_pipe_pkd:ws_dgrp|dffpipe_od9:dffpipe8|dffe10a[0] ; CLOCK_50     ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.606     ; 2.268      ;
; 3.657 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ihj1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a2                    ; CLOCK_50     ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.613     ; 2.278      ;
; 3.657 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ihj1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a1                    ; CLOCK_50     ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.613     ; 2.278      ;
; 3.657 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ihj1:auto_generated|alt_synch_pipe_mkd:rs_dgwp|dffpipe_ld9:dffpipe5|dffe6a[0] ; CLOCK_50     ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.613     ; 2.278      ;
; 3.657 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ihj1:auto_generated|alt_synch_pipe_mkd:rs_dgwp|dffpipe_ld9:dffpipe5|dffe6a[3] ; CLOCK_50     ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.613     ; 2.278      ;
; 3.657 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ihj1:auto_generated|alt_synch_pipe_mkd:rs_dgwp|dffpipe_ld9:dffpipe5|dffe6a[8] ; CLOCK_50     ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.613     ; 2.278      ;
; 3.662 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|alt_synch_pipe_pkd:ws_dgrp|dffpipe_od9:dffpipe8|dffe9a[7]  ; CLOCK_50     ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.617     ; 2.279      ;
; 3.664 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ihj1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a3                    ; CLOCK_50     ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.624     ; 2.274      ;
; 3.664 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ihj1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a5                    ; CLOCK_50     ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.624     ; 2.274      ;
; 3.664 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ihj1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a6                    ; CLOCK_50     ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.624     ; 2.274      ;
; 3.664 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ihj1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a8                    ; CLOCK_50     ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.624     ; 2.274      ;
; 3.664 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ihj1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a7                    ; CLOCK_50     ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.624     ; 2.274      ;
; 3.664 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ihj1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a4                    ; CLOCK_50     ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.624     ; 2.274      ;
; 3.664 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ihj1:auto_generated|alt_synch_pipe_mkd:rs_dgwp|dffpipe_ld9:dffpipe5|dffe6a[6] ; CLOCK_50     ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.624     ; 2.274      ;
; 3.669 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ihj1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a5                    ; CLOCK_50     ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.618     ; 2.285      ;
; 3.669 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ihj1:auto_generated|alt_synch_pipe_mkd:rs_dgwp|dffpipe_ld9:dffpipe5|dffe7a[6] ; CLOCK_50     ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.618     ; 2.285      ;
; 3.669 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ihj1:auto_generated|alt_synch_pipe_mkd:rs_dgwp|dffpipe_ld9:dffpipe5|dffe6a[8] ; CLOCK_50     ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.618     ; 2.285      ;
; 3.669 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ihj1:auto_generated|alt_synch_pipe_mkd:rs_dgwp|dffpipe_ld9:dffpipe5|dffe7a[8] ; CLOCK_50     ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.618     ; 2.285      ;
; 3.669 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ihj1:auto_generated|alt_synch_pipe_mkd:rs_dgwp|dffpipe_ld9:dffpipe5|dffe7a[4] ; CLOCK_50     ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.618     ; 2.285      ;
; 3.669 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ihj1:auto_generated|alt_synch_pipe_mkd:rs_dgwp|dffpipe_ld9:dffpipe5|dffe6a[7] ; CLOCK_50     ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.618     ; 2.285      ;
; 3.669 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ihj1:auto_generated|alt_synch_pipe_mkd:rs_dgwp|dffpipe_ld9:dffpipe5|dffe7a[7] ; CLOCK_50     ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.618     ; 2.285      ;
; 3.669 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ihj1:auto_generated|alt_synch_pipe_mkd:rs_dgwp|dffpipe_ld9:dffpipe5|dffe7a[0] ; CLOCK_50     ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.618     ; 2.285      ;
; 3.669 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ihj1:auto_generated|alt_synch_pipe_mkd:rs_dgwp|dffpipe_ld9:dffpipe5|dffe7a[3] ; CLOCK_50     ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.618     ; 2.285      ;
; 3.669 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ihj1:auto_generated|alt_synch_pipe_mkd:rs_dgwp|dffpipe_ld9:dffpipe5|dffe7a[2] ; CLOCK_50     ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.618     ; 2.285      ;
; 3.669 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ihj1:auto_generated|alt_synch_pipe_mkd:rs_dgwp|dffpipe_ld9:dffpipe5|dffe7a[5] ; CLOCK_50     ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.618     ; 2.285      ;
; 3.669 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ihj1:auto_generated|alt_synch_pipe_mkd:rs_dgwp|dffpipe_ld9:dffpipe5|dffe7a[1] ; CLOCK_50     ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.618     ; 2.285      ;
; 3.672 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ihj1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a4                    ; CLOCK_50     ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.621     ; 2.285      ;
; 3.672 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ihj1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a6                    ; CLOCK_50     ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.621     ; 2.285      ;
; 3.672 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ihj1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a8                    ; CLOCK_50     ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.621     ; 2.285      ;
; 3.672 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ihj1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a7                    ; CLOCK_50     ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.621     ; 2.285      ;
; 3.672 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ihj1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a0                    ; CLOCK_50     ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.624     ; 2.282      ;
; 3.672 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ihj1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a3                    ; CLOCK_50     ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.621     ; 2.285      ;
; 3.672 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ihj1:auto_generated|rdptr_g[0]                                                ; CLOCK_50     ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.624     ; 2.282      ;
; 3.990 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ihj1:auto_generated|a_graycounter_t57:rdptr_g1p|sub_parity7a[2]               ; CLOCK_50     ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.950     ; 2.274      ;
; 3.990 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ihj1:auto_generated|a_graycounter_t57:rdptr_g1p|sub_parity7a[1]               ; CLOCK_50     ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.950     ; 2.274      ;
; 3.990 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ihj1:auto_generated|a_graycounter_t57:rdptr_g1p|sub_parity7a[0]               ; CLOCK_50     ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.950     ; 2.274      ;
; 3.990 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ihj1:auto_generated|a_graycounter_t57:rdptr_g1p|parity6                       ; CLOCK_50     ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.950     ; 2.274      ;
; 3.990 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ihj1:auto_generated|rdptr_g[4]                                                ; CLOCK_50     ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.950     ; 2.274      ;
; 3.990 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ihj1:auto_generated|rdptr_g[7]                                                ; CLOCK_50     ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.950     ; 2.274      ;
; 3.990 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ihj1:auto_generated|rdptr_g[5]                                                ; CLOCK_50     ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.949     ; 2.275      ;
; 3.990 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ihj1:auto_generated|rdptr_g[2]                                                ; CLOCK_50     ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.950     ; 2.274      ;
; 3.990 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ihj1:auto_generated|rdptr_g[6]                                                ; CLOCK_50     ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.949     ; 2.275      ;
; 3.990 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ihj1:auto_generated|rdptr_g[3]                                                ; CLOCK_50     ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.950     ; 2.274      ;
; 3.990 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ihj1:auto_generated|alt_synch_pipe_mkd:rs_dgwp|dffpipe_ld9:dffpipe5|dffe7a[2] ; CLOCK_50     ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.949     ; 2.275      ;
; 3.990 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ihj1:auto_generated|alt_synch_pipe_mkd:rs_dgwp|dffpipe_ld9:dffpipe5|dffe7a[5] ; CLOCK_50     ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.949     ; 2.275      ;
; 3.990 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ihj1:auto_generated|alt_synch_pipe_mkd:rs_dgwp|dffpipe_ld9:dffpipe5|dffe7a[0] ; CLOCK_50     ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.949     ; 2.275      ;
; 3.990 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ihj1:auto_generated|alt_synch_pipe_mkd:rs_dgwp|dffpipe_ld9:dffpipe5|dffe7a[3] ; CLOCK_50     ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.949     ; 2.275      ;
; 3.990 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ihj1:auto_generated|alt_synch_pipe_mkd:rs_dgwp|dffpipe_ld9:dffpipe5|dffe6a[4] ; CLOCK_50     ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.949     ; 2.275      ;
; 3.990 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ihj1:auto_generated|alt_synch_pipe_mkd:rs_dgwp|dffpipe_ld9:dffpipe5|dffe7a[4] ; CLOCK_50     ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.949     ; 2.275      ;
; 3.990 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ihj1:auto_generated|alt_synch_pipe_mkd:rs_dgwp|dffpipe_ld9:dffpipe5|dffe6a[7] ; CLOCK_50     ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.949     ; 2.275      ;
; 3.990 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ihj1:auto_generated|alt_synch_pipe_mkd:rs_dgwp|dffpipe_ld9:dffpipe5|dffe7a[7] ; CLOCK_50     ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.949     ; 2.275      ;
; 3.990 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ihj1:auto_generated|alt_synch_pipe_mkd:rs_dgwp|dffpipe_ld9:dffpipe5|dffe7a[6] ; CLOCK_50     ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.949     ; 2.275      ;
; 3.990 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ihj1:auto_generated|alt_synch_pipe_mkd:rs_dgwp|dffpipe_ld9:dffpipe5|dffe7a[8] ; CLOCK_50     ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.949     ; 2.275      ;
; 3.990 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ihj1:auto_generated|alt_synch_pipe_mkd:rs_dgwp|dffpipe_ld9:dffpipe5|dffe6a[1] ; CLOCK_50     ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.949     ; 2.275      ;
; 3.990 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ihj1:auto_generated|alt_synch_pipe_mkd:rs_dgwp|dffpipe_ld9:dffpipe5|dffe7a[1] ; CLOCK_50     ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.949     ; 2.275      ;
; 3.990 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ihj1:auto_generated|rdptr_g[1]                                                ; CLOCK_50     ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.950     ; 2.274      ;
; 3.990 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ihj1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[0]                             ; CLOCK_50     ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.946     ; 2.278      ;
; 3.990 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ihj1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[1]                             ; CLOCK_50     ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.946     ; 2.278      ;
; 3.990 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ihj1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[2]                             ; CLOCK_50     ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.946     ; 2.278      ;
; 3.990 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ihj1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[3]                             ; CLOCK_50     ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.946     ; 2.278      ;
; 3.990 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ihj1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[4]                             ; CLOCK_50     ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.946     ; 2.278      ;
; 3.990 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ihj1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[5]                             ; CLOCK_50     ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.946     ; 2.278      ;
; 3.990 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ihj1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[6]                             ; CLOCK_50     ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.946     ; 2.278      ;
; 3.990 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a1                     ; CLOCK_50     ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.945     ; 2.279      ;
; 3.990 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a2                     ; CLOCK_50     ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.945     ; 2.279      ;
; 3.990 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|a_graycounter_pjc:wrptr_g1p|sub_parity10a[0]               ; CLOCK_50     ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.945     ; 2.279      ;
; 3.990 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|a_graycounter_pjc:wrptr_g1p|parity9                        ; CLOCK_50     ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.945     ; 2.279      ;
; 3.990 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a0                     ; CLOCK_50     ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.945     ; 2.279      ;
; 3.990 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|delayed_wrptr_g[7]                                         ; CLOCK_50     ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.945     ; 2.279      ;
; 3.990 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|wrptr_g[4]                                                 ; CLOCK_50     ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.945     ; 2.279      ;
; 3.990 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|delayed_wrptr_g[4]                                         ; CLOCK_50     ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.945     ; 2.279      ;
; 3.990 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|wrptr_g[1]                                                 ; CLOCK_50     ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.945     ; 2.279      ;
; 3.990 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|delayed_wrptr_g[1]                                         ; CLOCK_50     ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.945     ; 2.279      ;
; 3.990 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|delayed_wrptr_g[0]                                         ; CLOCK_50     ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.945     ; 2.279      ;
; 3.990 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|wrptr_g[3]                                                 ; CLOCK_50     ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.945     ; 2.279      ;
; 3.990 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|delayed_wrptr_g[3]                                         ; CLOCK_50     ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.945     ; 2.279      ;
; 3.990 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|wrptr_g[2]                                                 ; CLOCK_50     ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.945     ; 2.279      ;
; 3.990 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|alt_synch_pipe_pkd:ws_dgrp|dffpipe_od9:dffpipe8|dffe9a[1]  ; CLOCK_50     ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.945     ; 2.279      ;
; 3.990 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|alt_synch_pipe_pkd:ws_dgrp|dffpipe_od9:dffpipe8|dffe10a[1] ; CLOCK_50     ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.945     ; 2.279      ;
; 3.990 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|alt_synch_pipe_pkd:ws_dgrp|dffpipe_od9:dffpipe8|dffe9a[8]  ; CLOCK_50     ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.945     ; 2.279      ;
; 3.990 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|alt_synch_pipe_pkd:ws_dgrp|dffpipe_od9:dffpipe8|dffe10a[8] ; CLOCK_50     ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.945     ; 2.279      ;
; 3.990 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|alt_synch_pipe_pkd:ws_dgrp|dffpipe_od9:dffpipe8|dffe9a[6]  ; CLOCK_50     ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.945     ; 2.279      ;
; 3.990 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|alt_synch_pipe_pkd:ws_dgrp|dffpipe_od9:dffpipe8|dffe10a[6] ; CLOCK_50     ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.945     ; 2.279      ;
; 3.990 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|alt_synch_pipe_pkd:ws_dgrp|dffpipe_od9:dffpipe8|dffe9a[2]  ; CLOCK_50     ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.945     ; 2.279      ;
; 3.990 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|alt_synch_pipe_pkd:ws_dgrp|dffpipe_od9:dffpipe8|dffe10a[2] ; CLOCK_50     ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.945     ; 2.279      ;
; 3.990 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|alt_synch_pipe_pkd:ws_dgrp|dffpipe_od9:dffpipe8|dffe9a[5]  ; CLOCK_50     ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.945     ; 2.279      ;
; 3.990 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|alt_synch_pipe_pkd:ws_dgrp|dffpipe_od9:dffpipe8|dffe10a[5] ; CLOCK_50     ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.945     ; 2.279      ;
; 3.990 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|alt_synch_pipe_pkd:ws_dgrp|dffpipe_od9:dffpipe8|dffe9a[4]  ; CLOCK_50     ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.945     ; 2.279      ;
; 3.990 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|alt_synch_pipe_pkd:ws_dgrp|dffpipe_od9:dffpipe8|dffe10a[4] ; CLOCK_50     ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.945     ; 2.279      ;
; 3.990 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|alt_synch_pipe_pkd:ws_dgrp|dffpipe_od9:dffpipe8|dffe9a[0]  ; CLOCK_50     ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.945     ; 2.279      ;
; 3.990 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|alt_synch_pipe_pkd:ws_dgrp|dffpipe_od9:dffpipe8|dffe10a[0] ; CLOCK_50     ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.945     ; 2.279      ;
; 3.990 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|alt_synch_pipe_pkd:ws_dgrp|dffpipe_od9:dffpipe8|dffe9a[3]  ; CLOCK_50     ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.945     ; 2.279      ;
; 3.990 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|alt_synch_pipe_pkd:ws_dgrp|dffpipe_od9:dffpipe8|dffe10a[3] ; CLOCK_50     ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.945     ; 2.279      ;
; 3.990 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|wrptr_g[0]                                                 ; CLOCK_50     ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.945     ; 2.279      ;
; 3.990 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|dffpipe_gd9:ws_bwp|dffe12a[0]                              ; CLOCK_50     ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.945     ; 2.279      ;
+-------+-----------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'u6|altpll_component|auto_generated|pll1|clk[4]'                                                                                                                                                                                                                                              ;
+-------+-----------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+------------------------------------------------+--------------+------------+------------+
; Slack ; From Node             ; To Node                                                                                                                                                                            ; Launch Clock ; Latch Clock                                    ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+------------------------------------------------+--------------+------------+------------+
; 3.636 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[2]                  ; CLOCK_50     ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.592     ; 2.278      ;
; 3.636 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[3]                  ; CLOCK_50     ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.592     ; 2.278      ;
; 3.636 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[4]                  ; CLOCK_50     ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.592     ; 2.278      ;
; 3.636 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[5]                  ; CLOCK_50     ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.592     ; 2.278      ;
; 3.636 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[6]                  ; CLOCK_50     ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.592     ; 2.278      ;
; 3.636 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[8]                  ; CLOCK_50     ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.592     ; 2.278      ;
; 3.636 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[7]                  ; CLOCK_50     ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.592     ; 2.278      ;
; 3.664 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|alt_synch_pipe_okd:rs_dgwp|dffpipe_nd9:dffpipe5|dffe6a[8] ; CLOCK_50     ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.627     ; 2.271      ;
; 3.664 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|alt_synch_pipe_okd:rs_dgwp|dffpipe_nd9:dffpipe5|dffe7a[8] ; CLOCK_50     ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.627     ; 2.271      ;
; 3.664 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|alt_synch_pipe_okd:rs_dgwp|dffpipe_nd9:dffpipe5|dffe6a[6] ; CLOCK_50     ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.627     ; 2.271      ;
; 3.664 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|alt_synch_pipe_okd:rs_dgwp|dffpipe_nd9:dffpipe5|dffe7a[6] ; CLOCK_50     ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.627     ; 2.271      ;
; 3.664 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|alt_synch_pipe_okd:rs_dgwp|dffpipe_nd9:dffpipe5|dffe6a[2] ; CLOCK_50     ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.627     ; 2.271      ;
; 3.664 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|alt_synch_pipe_okd:rs_dgwp|dffpipe_nd9:dffpipe5|dffe7a[2] ; CLOCK_50     ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.627     ; 2.271      ;
; 3.664 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|alt_synch_pipe_okd:rs_dgwp|dffpipe_nd9:dffpipe5|dffe6a[5] ; CLOCK_50     ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.627     ; 2.271      ;
; 3.664 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|alt_synch_pipe_okd:rs_dgwp|dffpipe_nd9:dffpipe5|dffe7a[5] ; CLOCK_50     ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.627     ; 2.271      ;
; 3.689 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|alt_synch_pipe_okd:rs_dgwp|dffpipe_nd9:dffpipe5|dffe6a[4] ; CLOCK_50     ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.655     ; 2.268      ;
; 3.689 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|alt_synch_pipe_okd:rs_dgwp|dffpipe_nd9:dffpipe5|dffe7a[4] ; CLOCK_50     ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.655     ; 2.268      ;
; 3.689 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|alt_synch_pipe_okd:rs_dgwp|dffpipe_nd9:dffpipe5|dffe6a[0] ; CLOCK_50     ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.655     ; 2.268      ;
; 3.689 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|alt_synch_pipe_okd:rs_dgwp|dffpipe_nd9:dffpipe5|dffe7a[0] ; CLOCK_50     ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.655     ; 2.268      ;
; 3.689 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|alt_synch_pipe_okd:rs_dgwp|dffpipe_nd9:dffpipe5|dffe6a[5] ; CLOCK_50     ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.655     ; 2.268      ;
; 3.689 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|alt_synch_pipe_okd:rs_dgwp|dffpipe_nd9:dffpipe5|dffe7a[5] ; CLOCK_50     ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.655     ; 2.268      ;
; 3.689 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|alt_synch_pipe_okd:rs_dgwp|dffpipe_nd9:dffpipe5|dffe6a[2] ; CLOCK_50     ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.655     ; 2.268      ;
; 3.689 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|alt_synch_pipe_okd:rs_dgwp|dffpipe_nd9:dffpipe5|dffe7a[2] ; CLOCK_50     ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.655     ; 2.268      ;
; 3.691 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|cntr_54e:cntr_b|counter_reg_bit[0]                        ; CLOCK_50     ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.646     ; 2.279      ;
; 3.691 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|rdptr_g[7]                                                ; CLOCK_50     ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.646     ; 2.279      ;
; 3.691 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|rdptr_g[4]                                                ; CLOCK_50     ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.646     ; 2.279      ;
; 3.691 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|rdptr_g[6]                                                ; CLOCK_50     ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.646     ; 2.279      ;
; 3.691 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|rdptr_g[8]                                                ; CLOCK_50     ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.646     ; 2.279      ;
; 3.691 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|rdptr_g[3]                                                ; CLOCK_50     ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.646     ; 2.279      ;
; 3.691 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|rdptr_g[0]                                                ; CLOCK_50     ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.646     ; 2.279      ;
; 3.691 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|rdptr_g[2]                                                ; CLOCK_50     ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.646     ; 2.279      ;
; 3.691 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|rdptr_g[5]                                                ; CLOCK_50     ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.646     ; 2.279      ;
; 3.691 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|rdptr_g[1]                                                ; CLOCK_50     ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.646     ; 2.279      ;
; 3.990 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|alt_synch_pipe_okd:rs_dgwp|dffpipe_nd9:dffpipe5|dffe6a[7] ; CLOCK_50     ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.945     ; 2.279      ;
; 3.990 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|alt_synch_pipe_okd:rs_dgwp|dffpipe_nd9:dffpipe5|dffe7a[7] ; CLOCK_50     ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.945     ; 2.279      ;
; 3.990 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|alt_synch_pipe_okd:rs_dgwp|dffpipe_nd9:dffpipe5|dffe6a[4] ; CLOCK_50     ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.945     ; 2.279      ;
; 3.990 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|alt_synch_pipe_okd:rs_dgwp|dffpipe_nd9:dffpipe5|dffe7a[4] ; CLOCK_50     ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.945     ; 2.279      ;
; 3.990 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|alt_synch_pipe_okd:rs_dgwp|dffpipe_nd9:dffpipe5|dffe6a[1] ; CLOCK_50     ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.945     ; 2.279      ;
; 3.990 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|alt_synch_pipe_okd:rs_dgwp|dffpipe_nd9:dffpipe5|dffe7a[1] ; CLOCK_50     ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.945     ; 2.279      ;
; 3.990 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[1]                  ; CLOCK_50     ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.945     ; 2.279      ;
; 3.990 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity6a2                 ; CLOCK_50     ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.946     ; 2.278      ;
; 3.990 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity6a0                 ; CLOCK_50     ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.946     ; 2.278      ;
; 3.990 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity6a1                 ; CLOCK_50     ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.946     ; 2.278      ;
; 3.990 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|a_graycounter_s57:rdptr_g1p|parity5                       ; CLOCK_50     ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.946     ; 2.278      ;
; 3.990 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[0]                  ; CLOCK_50     ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.946     ; 2.278      ;
; 3.990 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|alt_synch_pipe_okd:rs_dgwp|dffpipe_nd9:dffpipe5|dffe6a[0] ; CLOCK_50     ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.945     ; 2.279      ;
; 3.990 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|alt_synch_pipe_okd:rs_dgwp|dffpipe_nd9:dffpipe5|dffe7a[0] ; CLOCK_50     ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.945     ; 2.279      ;
; 3.990 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|alt_synch_pipe_okd:rs_dgwp|dffpipe_nd9:dffpipe5|dffe6a[3] ; CLOCK_50     ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.945     ; 2.279      ;
; 3.990 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|alt_synch_pipe_okd:rs_dgwp|dffpipe_nd9:dffpipe5|dffe7a[3] ; CLOCK_50     ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.945     ; 2.279      ;
; 3.991 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|alt_synch_pipe_okd:rs_dgwp|dffpipe_nd9:dffpipe5|dffe6a[7] ; CLOCK_50     ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.959     ; 2.266      ;
; 3.991 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|alt_synch_pipe_okd:rs_dgwp|dffpipe_nd9:dffpipe5|dffe7a[7] ; CLOCK_50     ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.959     ; 2.266      ;
; 3.991 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|alt_synch_pipe_okd:rs_dgwp|dffpipe_nd9:dffpipe5|dffe6a[1] ; CLOCK_50     ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.959     ; 2.266      ;
; 3.991 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|alt_synch_pipe_okd:rs_dgwp|dffpipe_nd9:dffpipe5|dffe7a[1] ; CLOCK_50     ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.959     ; 2.266      ;
; 3.991 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[2]                  ; CLOCK_50     ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.959     ; 2.266      ;
; 3.991 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[3]                  ; CLOCK_50     ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.960     ; 2.265      ;
; 3.991 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[4]                  ; CLOCK_50     ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.960     ; 2.265      ;
; 3.991 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[5]                  ; CLOCK_50     ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.960     ; 2.265      ;
; 3.991 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[6]                  ; CLOCK_50     ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.960     ; 2.265      ;
; 3.991 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[8]                  ; CLOCK_50     ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.960     ; 2.265      ;
; 3.991 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity6a2                 ; CLOCK_50     ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.960     ; 2.265      ;
; 3.991 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity6a1                 ; CLOCK_50     ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.960     ; 2.265      ;
; 3.991 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity6a0                 ; CLOCK_50     ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.960     ; 2.265      ;
; 3.991 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|a_graycounter_s57:rdptr_g1p|parity5                       ; CLOCK_50     ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.960     ; 2.265      ;
; 3.991 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[0]                  ; CLOCK_50     ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.960     ; 2.265      ;
; 3.991 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[1]                  ; CLOCK_50     ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.959     ; 2.266      ;
; 3.991 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[7]                  ; CLOCK_50     ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.960     ; 2.265      ;
; 3.991 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|alt_synch_pipe_okd:rs_dgwp|dffpipe_nd9:dffpipe5|dffe6a[8] ; CLOCK_50     ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.959     ; 2.266      ;
; 3.991 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|alt_synch_pipe_okd:rs_dgwp|dffpipe_nd9:dffpipe5|dffe7a[8] ; CLOCK_50     ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.959     ; 2.266      ;
; 3.991 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|alt_synch_pipe_okd:rs_dgwp|dffpipe_nd9:dffpipe5|dffe6a[6] ; CLOCK_50     ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.959     ; 2.266      ;
; 3.991 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|alt_synch_pipe_okd:rs_dgwp|dffpipe_nd9:dffpipe5|dffe7a[6] ; CLOCK_50     ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.959     ; 2.266      ;
; 3.991 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|alt_synch_pipe_okd:rs_dgwp|dffpipe_nd9:dffpipe5|dffe6a[3] ; CLOCK_50     ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.959     ; 2.266      ;
; 3.991 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|alt_synch_pipe_okd:rs_dgwp|dffpipe_nd9:dffpipe5|dffe7a[3] ; CLOCK_50     ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.959     ; 2.266      ;
; 3.992 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|rdptr_g[1]                                                ; CLOCK_50     ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.959     ; 2.267      ;
; 3.992 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|cntr_54e:cntr_b|counter_reg_bit[0]                        ; CLOCK_50     ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.959     ; 2.267      ;
; 3.992 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|rdptr_g[7]                                                ; CLOCK_50     ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.959     ; 2.267      ;
; 3.992 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|rdptr_g[4]                                                ; CLOCK_50     ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.959     ; 2.267      ;
; 3.992 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|rdptr_g[6]                                                ; CLOCK_50     ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.959     ; 2.267      ;
; 3.992 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|rdptr_g[8]                                                ; CLOCK_50     ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.959     ; 2.267      ;
; 3.992 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|rdptr_g[3]                                                ; CLOCK_50     ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.959     ; 2.267      ;
; 3.992 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|rdptr_g[0]                                                ; CLOCK_50     ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.959     ; 2.267      ;
; 3.992 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|rdptr_g[2]                                                ; CLOCK_50     ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.959     ; 2.267      ;
; 3.992 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|rdptr_g[5]                                                ; CLOCK_50     ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.959     ; 2.267      ;
; 4.999 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|H_Cont[2]                                                                                                                                                        ; CLOCK_50     ; u6|altpll_component|auto_generated|pll1|clk[4] ; -2.500       ; -1.553     ; 1.180      ;
; 4.999 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|H_Cont[3]                                                                                                                                                        ; CLOCK_50     ; u6|altpll_component|auto_generated|pll1|clk[4] ; -2.500       ; -1.553     ; 1.180      ;
; 4.999 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|H_Cont[4]                                                                                                                                                        ; CLOCK_50     ; u6|altpll_component|auto_generated|pll1|clk[4] ; -2.500       ; -1.553     ; 1.180      ;
; 4.999 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|H_Cont[8]                                                                                                                                                        ; CLOCK_50     ; u6|altpll_component|auto_generated|pll1|clk[4] ; -2.500       ; -1.553     ; 1.180      ;
; 4.999 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|H_Cont[11]                                                                                                                                                       ; CLOCK_50     ; u6|altpll_component|auto_generated|pll1|clk[4] ; -2.500       ; -1.553     ; 1.180      ;
; 4.999 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|H_Cont[12]                                                                                                                                                       ; CLOCK_50     ; u6|altpll_component|auto_generated|pll1|clk[4] ; -2.500       ; -1.553     ; 1.180      ;
; 4.999 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|H_Cont[1]                                                                                                                                                        ; CLOCK_50     ; u6|altpll_component|auto_generated|pll1|clk[4] ; -2.500       ; -1.553     ; 1.180      ;
; 5.017 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|V_Cont[0]                                                                                                                                                        ; CLOCK_50     ; u6|altpll_component|auto_generated|pll1|clk[4] ; -2.500       ; -1.551     ; 1.200      ;
; 5.017 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|V_Cont[1]                                                                                                                                                        ; CLOCK_50     ; u6|altpll_component|auto_generated|pll1|clk[4] ; -2.500       ; -1.551     ; 1.200      ;
; 5.017 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|V_Cont[2]                                                                                                                                                        ; CLOCK_50     ; u6|altpll_component|auto_generated|pll1|clk[4] ; -2.500       ; -1.551     ; 1.200      ;
; 5.017 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|V_Cont[3]                                                                                                                                                        ; CLOCK_50     ; u6|altpll_component|auto_generated|pll1|clk[4] ; -2.500       ; -1.551     ; 1.200      ;
; 5.017 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|V_Cont[4]                                                                                                                                                        ; CLOCK_50     ; u6|altpll_component|auto_generated|pll1|clk[4] ; -2.500       ; -1.551     ; 1.200      ;
; 5.017 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|V_Cont[5]                                                                                                                                                        ; CLOCK_50     ; u6|altpll_component|auto_generated|pll1|clk[4] ; -2.500       ; -1.551     ; 1.200      ;
; 5.017 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|V_Cont[6]                                                                                                                                                        ; CLOCK_50     ; u6|altpll_component|auto_generated|pll1|clk[4] ; -2.500       ; -1.551     ; 1.200      ;
; 5.017 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|V_Cont[7]                                                                                                                                                        ; CLOCK_50     ; u6|altpll_component|auto_generated|pll1|clk[4] ; -2.500       ; -1.551     ; 1.200      ;
; 5.017 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|V_Cont[8]                                                                                                                                                        ; CLOCK_50     ; u6|altpll_component|auto_generated|pll1|clk[4] ; -2.500       ; -1.551     ; 1.200      ;
; 5.017 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|V_Cont[9]                                                                                                                                                        ; CLOCK_50     ; u6|altpll_component|auto_generated|pll1|clk[4] ; -2.500       ; -1.551     ; 1.200      ;
; 5.017 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|V_Cont[10]                                                                                                                                                       ; CLOCK_50     ; u6|altpll_component|auto_generated|pll1|clk[4] ; -2.500       ; -1.551     ; 1.200      ;
+-------+-----------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'u6|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                   ;
+-------+--------------+----------------+------------------+------------------------------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                                          ; Clock Edge ; Target                                                                                                                                                                              ;
+-------+--------------+----------------+------------------+------------------------------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 4.741 ; 4.957        ; 0.216          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ihj1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a0                    ;
; 4.741 ; 4.957        ; 0.216          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ihj1:auto_generated|rdptr_g[0]                                                ;
; 4.742 ; 4.958        ; 0.216          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ihj1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a3                    ;
; 4.742 ; 4.958        ; 0.216          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ihj1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a4                    ;
; 4.742 ; 4.958        ; 0.216          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ihj1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a6                    ;
; 4.742 ; 4.958        ; 0.216          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ihj1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a7                    ;
; 4.742 ; 4.958        ; 0.216          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ihj1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a8                    ;
; 4.742 ; 4.958        ; 0.216          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ihj1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a3                    ;
; 4.742 ; 4.958        ; 0.216          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ihj1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a4                    ;
; 4.742 ; 4.958        ; 0.216          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ihj1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a5                    ;
; 4.742 ; 4.958        ; 0.216          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ihj1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a6                    ;
; 4.742 ; 4.958        ; 0.216          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ihj1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a7                    ;
; 4.742 ; 4.958        ; 0.216          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ihj1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a8                    ;
; 4.742 ; 4.958        ; 0.216          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ihj1:auto_generated|alt_synch_pipe_mkd:rs_dgwp|dffpipe_ld9:dffpipe5|dffe6a[6] ;
; 4.743 ; 4.959        ; 0.216          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|SA[10]                                                                                                                                                             ;
; 4.743 ; 4.959        ; 0.216          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|SA[7]                                                                                                                                                              ;
; 4.743 ; 4.959        ; 0.216          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|SA[8]                                                                                                                                                              ;
; 4.743 ; 4.959        ; 0.216          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|ST[1]                                                                                                                                                              ;
; 4.743 ; 4.959        ; 0.216          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|ST[2]                                                                                                                                                              ;
; 4.743 ; 4.959        ; 0.216          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|ST[4]                                                                                                                                                              ;
; 4.743 ; 4.959        ; 0.216          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|ST[6]                                                                                                                                                              ;
; 4.743 ; 4.959        ; 0.216          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|ST[9]                                                                                                                                                              ;
; 4.743 ; 4.959        ; 0.216          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ihj1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a1                    ;
; 4.743 ; 4.959        ; 0.216          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ihj1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a2                    ;
; 4.743 ; 4.959        ; 0.216          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ihj1:auto_generated|alt_synch_pipe_mkd:rs_dgwp|dffpipe_ld9:dffpipe5|dffe6a[0] ;
; 4.743 ; 4.959        ; 0.216          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ihj1:auto_generated|alt_synch_pipe_mkd:rs_dgwp|dffpipe_ld9:dffpipe5|dffe6a[1] ;
; 4.743 ; 4.959        ; 0.216          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ihj1:auto_generated|alt_synch_pipe_mkd:rs_dgwp|dffpipe_ld9:dffpipe5|dffe6a[2] ;
; 4.743 ; 4.959        ; 0.216          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ihj1:auto_generated|alt_synch_pipe_mkd:rs_dgwp|dffpipe_ld9:dffpipe5|dffe6a[3] ;
; 4.743 ; 4.959        ; 0.216          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ihj1:auto_generated|alt_synch_pipe_mkd:rs_dgwp|dffpipe_ld9:dffpipe5|dffe6a[5] ;
; 4.743 ; 4.959        ; 0.216          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ihj1:auto_generated|alt_synch_pipe_mkd:rs_dgwp|dffpipe_ld9:dffpipe5|dffe6a[6] ;
; 4.743 ; 4.959        ; 0.216          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ihj1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[0]                             ;
; 4.743 ; 4.959        ; 0.216          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ihj1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[1]                             ;
; 4.743 ; 4.959        ; 0.216          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ihj1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[3]                             ;
; 4.743 ; 4.959        ; 0.216          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ihj1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[4]                             ;
; 4.743 ; 4.959        ; 0.216          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ihj1:auto_generated|rdptr_g[1]                                                ;
; 4.743 ; 4.959        ; 0.216          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ihj1:auto_generated|rdptr_g[4]                                                ;
; 4.743 ; 4.959        ; 0.216          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|WE_N                                                                                                                                                               ;
; 4.743 ; 4.959        ; 0.216          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|command:u_command|SA[0]                                                                                                                                            ;
; 4.743 ; 4.959        ; 0.216          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|command:u_command|SA[10]                                                                                                                                           ;
; 4.743 ; 4.959        ; 0.216          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|command:u_command|SA[1]                                                                                                                                            ;
; 4.743 ; 4.959        ; 0.216          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|command:u_command|SA[7]                                                                                                                                            ;
; 4.743 ; 4.959        ; 0.216          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|command:u_command|SA[8]                                                                                                                                            ;
; 4.743 ; 4.959        ; 0.216          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|command:u_command|SA[9]                                                                                                                                            ;
; 4.743 ; 4.959        ; 0.216          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|control_interface:u_control_interface|SADDR[10]                                                                                                                    ;
; 4.743 ; 4.959        ; 0.216          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|control_interface:u_control_interface|SADDR[11]                                                                                                                    ;
; 4.743 ; 4.959        ; 0.216          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|control_interface:u_control_interface|SADDR[17]                                                                                                                    ;
; 4.743 ; 4.959        ; 0.216          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|control_interface:u_control_interface|SADDR[18]                                                                                                                    ;
; 4.743 ; 4.959        ; 0.216          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|control_interface:u_control_interface|SADDR[19]                                                                                                                    ;
; 4.743 ; 4.959        ; 0.216          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|control_interface:u_control_interface|SADDR[9]                                                                                                                     ;
; 4.743 ; 4.959        ; 0.216          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|control_interface:u_control_interface|timer[0]                                                                                                                     ;
; 4.743 ; 4.959        ; 0.216          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|control_interface:u_control_interface|timer[10]                                                                                                                    ;
; 4.743 ; 4.959        ; 0.216          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|control_interface:u_control_interface|timer[11]                                                                                                                    ;
; 4.743 ; 4.959        ; 0.216          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|control_interface:u_control_interface|timer[12]                                                                                                                    ;
; 4.743 ; 4.959        ; 0.216          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|control_interface:u_control_interface|timer[13]                                                                                                                    ;
; 4.743 ; 4.959        ; 0.216          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|control_interface:u_control_interface|timer[14]                                                                                                                    ;
; 4.743 ; 4.959        ; 0.216          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|control_interface:u_control_interface|timer[15]                                                                                                                    ;
; 4.743 ; 4.959        ; 0.216          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|control_interface:u_control_interface|timer[1]                                                                                                                     ;
; 4.743 ; 4.959        ; 0.216          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|control_interface:u_control_interface|timer[2]                                                                                                                     ;
; 4.743 ; 4.959        ; 0.216          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|control_interface:u_control_interface|timer[3]                                                                                                                     ;
; 4.743 ; 4.959        ; 0.216          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|control_interface:u_control_interface|timer[4]                                                                                                                     ;
; 4.743 ; 4.959        ; 0.216          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|control_interface:u_control_interface|timer[5]                                                                                                                     ;
; 4.743 ; 4.959        ; 0.216          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|control_interface:u_control_interface|timer[6]                                                                                                                     ;
; 4.743 ; 4.959        ; 0.216          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|control_interface:u_control_interface|timer[7]                                                                                                                     ;
; 4.743 ; 4.959        ; 0.216          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|control_interface:u_control_interface|timer[8]                                                                                                                     ;
; 4.743 ; 4.959        ; 0.216          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|control_interface:u_control_interface|timer[9]                                                                                                                     ;
; 4.743 ; 4.959        ; 0.216          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|mADDR[15]                                                                                                                                                          ;
; 4.743 ; 4.959        ; 0.216          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|mADDR[7]                                                                                                                                                           ;
; 4.743 ; 4.959        ; 0.216          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|mADDR[8]                                                                                                                                                           ;
; 4.743 ; 4.959        ; 0.216          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|mADDR[9]                                                                                                                                                           ;
; 4.743 ; 4.959        ; 0.216          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|rRD1_ADDR[10]                                                                                                                                                      ;
; 4.743 ; 4.959        ; 0.216          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|rRD1_ADDR[11]                                                                                                                                                      ;
; 4.743 ; 4.959        ; 0.216          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|rRD1_ADDR[12]                                                                                                                                                      ;
; 4.743 ; 4.959        ; 0.216          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|rRD1_ADDR[13]                                                                                                                                                      ;
; 4.743 ; 4.959        ; 0.216          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|rRD1_ADDR[14]                                                                                                                                                      ;
; 4.743 ; 4.959        ; 0.216          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|rRD1_ADDR[15]                                                                                                                                                      ;
; 4.743 ; 4.959        ; 0.216          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|rRD1_ADDR[7]                                                                                                                                                       ;
; 4.743 ; 4.959        ; 0.216          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|rRD1_ADDR[8]                                                                                                                                                       ;
; 4.743 ; 4.959        ; 0.216          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|rRD1_ADDR[9]                                                                                                                                                       ;
; 4.743 ; 4.959        ; 0.216          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|rRD2_ADDR[11]                                                                                                                                                      ;
; 4.743 ; 4.959        ; 0.216          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|rRD2_ADDR[12]                                                                                                                                                      ;
; 4.743 ; 4.959        ; 0.216          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|rRD2_ADDR[7]                                                                                                                                                       ;
; 4.743 ; 4.959        ; 0.216          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|rRD2_ADDR[8]                                                                                                                                                       ;
; 4.743 ; 4.959        ; 0.216          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|rRD2_ADDR[9]                                                                                                                                                       ;
; 4.743 ; 4.959        ; 0.216          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|rWR2_ADDR[10]                                                                                                                                                      ;
; 4.743 ; 4.959        ; 0.216          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|rWR2_ADDR[11]                                                                                                                                                      ;
; 4.743 ; 4.959        ; 0.216          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|rWR2_ADDR[12]                                                                                                                                                      ;
; 4.743 ; 4.959        ; 0.216          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|rWR2_ADDR[13]                                                                                                                                                      ;
; 4.743 ; 4.959        ; 0.216          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|rWR2_ADDR[8]                                                                                                                                                       ;
; 4.743 ; 4.959        ; 0.216          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|rWR2_ADDR[9]                                                                                                                                                       ;
; 4.744 ; 4.960        ; 0.216          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|CAS_N                                                                                                                                                              ;
; 4.744 ; 4.960        ; 0.216          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|CKE                                                                                                                                                                ;
; 4.744 ; 4.960        ; 0.216          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|CMD[0]                                                                                                                                                             ;
; 4.744 ; 4.960        ; 0.216          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|CMD[1]                                                                                                                                                             ;
; 4.744 ; 4.960        ; 0.216          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|CS_N[0]                                                                                                                                                            ;
; 4.744 ; 4.960        ; 0.216          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|DQM[0]                                                                                                                                                             ;
; 4.744 ; 4.960        ; 0.216          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|DQM[1]                                                                                                                                                             ;
; 4.744 ; 4.960        ; 0.216          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|IN_REQ                                                                                                                                                             ;
; 4.744 ; 4.960        ; 0.216          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|OUT_VALID                                                                                                                                                          ;
; 4.744 ; 4.960        ; 0.216          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|PM_STOP                                                                                                                                                            ;
; 4.744 ; 4.960        ; 0.216          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Pre_RD                                                                                                                                                             ;
+-------+--------------+----------------+------------------+------------------------------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'CLOCK_50'                                                                       ;
+-------+--------------+----------------+-----------------+----------+------------+------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type            ; Clock    ; Clock Edge ; Target                                   ;
+-------+--------------+----------------+-----------------+----------+------------+------------------------------------------+
; 9.648 ; 9.832        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Reset_Delay:u2|Cont[16]                  ;
; 9.648 ; 9.832        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Reset_Delay:u2|Cont[17]                  ;
; 9.648 ; 9.832        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Reset_Delay:u2|Cont[18]                  ;
; 9.648 ; 9.832        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Reset_Delay:u2|Cont[19]                  ;
; 9.648 ; 9.832        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Reset_Delay:u2|Cont[20]                  ;
; 9.648 ; 9.832        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Reset_Delay:u2|Cont[21]                  ;
; 9.648 ; 9.832        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Reset_Delay:u2|Cont[22]                  ;
; 9.648 ; 9.832        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Reset_Delay:u2|Cont[23]                  ;
; 9.648 ; 9.832        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Reset_Delay:u2|Cont[24]                  ;
; 9.648 ; 9.832        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Reset_Delay:u2|Cont[25]                  ;
; 9.648 ; 9.832        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Reset_Delay:u2|Cont[26]                  ;
; 9.648 ; 9.832        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Reset_Delay:u2|Cont[27]                  ;
; 9.648 ; 9.832        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Reset_Delay:u2|Cont[28]                  ;
; 9.648 ; 9.832        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Reset_Delay:u2|Cont[29]                  ;
; 9.648 ; 9.832        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Reset_Delay:u2|Cont[30]                  ;
; 9.648 ; 9.832        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Reset_Delay:u2|Cont[31]                  ;
; 9.663 ; 9.847        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u8|mI2C_CTRL_CLK          ;
; 9.665 ; 9.849        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u8|senosr_exposure[0]     ;
; 9.665 ; 9.849        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u8|senosr_exposure[12]    ;
; 9.665 ; 9.849        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u8|senosr_exposure[13]    ;
; 9.665 ; 9.849        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u8|senosr_exposure[4]     ;
; 9.665 ; 9.849        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u8|senosr_exposure[7]     ;
; 9.665 ; 9.849        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u8|senosr_exposure[9]     ;
; 9.668 ; 9.852        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u8|combo_cnt[12]          ;
; 9.668 ; 9.852        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u8|combo_cnt[13]          ;
; 9.668 ; 9.852        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u8|combo_cnt[14]          ;
; 9.668 ; 9.852        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u8|combo_cnt[15]          ;
; 9.668 ; 9.852        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u8|combo_cnt[16]          ;
; 9.668 ; 9.852        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u8|combo_cnt[17]          ;
; 9.668 ; 9.852        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u8|combo_cnt[18]          ;
; 9.668 ; 9.852        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u8|combo_cnt[19]          ;
; 9.668 ; 9.852        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u8|combo_cnt[20]          ;
; 9.668 ; 9.852        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u8|combo_cnt[21]          ;
; 9.668 ; 9.852        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u8|combo_cnt[22]          ;
; 9.668 ; 9.852        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u8|combo_cnt[23]          ;
; 9.668 ; 9.852        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u8|combo_cnt[24]          ;
; 9.670 ; 9.854        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u8|iexposure_adj_delay[0] ;
; 9.670 ; 9.854        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u8|iexposure_adj_delay[1] ;
; 9.670 ; 9.854        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u8|iexposure_adj_delay[2] ;
; 9.670 ; 9.854        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u8|iexposure_adj_delay[3] ;
; 9.676 ; 9.860        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Reset_Delay:u2|Cont[10]                  ;
; 9.676 ; 9.860        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Reset_Delay:u2|Cont[11]                  ;
; 9.676 ; 9.860        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Reset_Delay:u2|Cont[12]                  ;
; 9.676 ; 9.860        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Reset_Delay:u2|Cont[13]                  ;
; 9.676 ; 9.860        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Reset_Delay:u2|Cont[14]                  ;
; 9.676 ; 9.860        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Reset_Delay:u2|Cont[15]                  ;
; 9.676 ; 9.860        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Reset_Delay:u2|Cont[1]                   ;
; 9.676 ; 9.860        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Reset_Delay:u2|Cont[2]                   ;
; 9.676 ; 9.860        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Reset_Delay:u2|Cont[3]                   ;
; 9.676 ; 9.860        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Reset_Delay:u2|Cont[4]                   ;
; 9.676 ; 9.860        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Reset_Delay:u2|Cont[5]                   ;
; 9.676 ; 9.860        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Reset_Delay:u2|Cont[6]                   ;
; 9.676 ; 9.860        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Reset_Delay:u2|Cont[7]                   ;
; 9.676 ; 9.860        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Reset_Delay:u2|Cont[8]                   ;
; 9.676 ; 9.860        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Reset_Delay:u2|Cont[9]                   ;
; 9.681 ; 9.865        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u8|mI2C_CLK_DIV[0]        ;
; 9.681 ; 9.865        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u8|mI2C_CLK_DIV[10]       ;
; 9.681 ; 9.865        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u8|mI2C_CLK_DIV[11]       ;
; 9.681 ; 9.865        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u8|mI2C_CLK_DIV[12]       ;
; 9.681 ; 9.865        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u8|mI2C_CLK_DIV[13]       ;
; 9.681 ; 9.865        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u8|mI2C_CLK_DIV[14]       ;
; 9.681 ; 9.865        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u8|mI2C_CLK_DIV[15]       ;
; 9.681 ; 9.865        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u8|mI2C_CLK_DIV[1]        ;
; 9.681 ; 9.865        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u8|mI2C_CLK_DIV[2]        ;
; 9.681 ; 9.865        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u8|mI2C_CLK_DIV[3]        ;
; 9.681 ; 9.865        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u8|mI2C_CLK_DIV[4]        ;
; 9.681 ; 9.865        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u8|mI2C_CLK_DIV[5]        ;
; 9.681 ; 9.865        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u8|mI2C_CLK_DIV[6]        ;
; 9.681 ; 9.865        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u8|mI2C_CLK_DIV[7]        ;
; 9.681 ; 9.865        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u8|mI2C_CLK_DIV[8]        ;
; 9.681 ; 9.865        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u8|mI2C_CLK_DIV[9]        ;
; 9.683 ; 9.867        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u8|combo_cnt[0]           ;
; 9.683 ; 9.867        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u8|combo_cnt[10]          ;
; 9.683 ; 9.867        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u8|combo_cnt[11]          ;
; 9.683 ; 9.867        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u8|combo_cnt[1]           ;
; 9.683 ; 9.867        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u8|combo_cnt[2]           ;
; 9.683 ; 9.867        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u8|combo_cnt[3]           ;
; 9.683 ; 9.867        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u8|combo_cnt[4]           ;
; 9.683 ; 9.867        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u8|combo_cnt[5]           ;
; 9.683 ; 9.867        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u8|combo_cnt[6]           ;
; 9.683 ; 9.867        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u8|combo_cnt[7]           ;
; 9.683 ; 9.867        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u8|combo_cnt[8]           ;
; 9.683 ; 9.867        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u8|combo_cnt[9]           ;
; 9.685 ; 9.869        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u8|senosr_exposure[10]    ;
; 9.685 ; 9.869        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u8|senosr_exposure[11]    ;
; 9.685 ; 9.869        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u8|senosr_exposure[14]    ;
; 9.685 ; 9.869        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u8|senosr_exposure[15]    ;
; 9.685 ; 9.869        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u8|senosr_exposure[3]     ;
; 9.685 ; 9.869        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u8|senosr_exposure[5]     ;
; 9.685 ; 9.869        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u8|senosr_exposure[6]     ;
; 9.685 ; 9.869        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u8|senosr_exposure[8]     ;
; 9.698 ; 9.882        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Reset_Delay:u2|Cont[0]                   ;
; 9.698 ; 9.882        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Reset_Delay:u2|oRST_1                    ;
; 9.698 ; 9.882        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Reset_Delay:u2|oRST_3                    ;
; 9.698 ; 9.882        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Reset_Delay:u2|oRST_4                    ;
; 9.731 ; 9.915        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Reset_Delay:u2|oRST_0                    ;
; 9.769 ; 9.953        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Reset_Delay:u2|oRST_2                    ;
; 9.808 ; 9.808        ; 0.000          ; Low Pulse Width ; CLOCK_50 ; Rise       ; u2|Cont[16]|clk                          ;
; 9.808 ; 9.808        ; 0.000          ; Low Pulse Width ; CLOCK_50 ; Rise       ; u2|Cont[17]|clk                          ;
; 9.808 ; 9.808        ; 0.000          ; Low Pulse Width ; CLOCK_50 ; Rise       ; u2|Cont[18]|clk                          ;
+-------+--------------+----------------+-----------------+----------+------------+------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'u6|altpll_component|auto_generated|pll1|clk[4]'                                                                                                                                                                                                                   ;
+--------+--------------+----------------+------------------+------------------------------------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                          ; Clock Edge ; Target                                                                                                                                                                             ;
+--------+--------------+----------------+------------------+------------------------------------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 12.237 ; 12.453       ; 0.216          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|cntr_54e:cntr_b|counter_reg_bit[0]                        ;
; 12.237 ; 12.453       ; 0.216          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|rdptr_g[0]                                                ;
; 12.237 ; 12.453       ; 0.216          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|rdptr_g[1]                                                ;
; 12.237 ; 12.453       ; 0.216          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|rdptr_g[2]                                                ;
; 12.237 ; 12.453       ; 0.216          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|rdptr_g[3]                                                ;
; 12.237 ; 12.453       ; 0.216          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|rdptr_g[4]                                                ;
; 12.237 ; 12.453       ; 0.216          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|rdptr_g[5]                                                ;
; 12.237 ; 12.453       ; 0.216          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|rdptr_g[6]                                                ;
; 12.237 ; 12.453       ; 0.216          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|rdptr_g[7]                                                ;
; 12.237 ; 12.453       ; 0.216          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|rdptr_g[8]                                                ;
; 12.243 ; 12.459       ; 0.216          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|alt_synch_pipe_okd:rs_dgwp|dffpipe_nd9:dffpipe5|dffe6a[0] ;
; 12.243 ; 12.459       ; 0.216          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|alt_synch_pipe_okd:rs_dgwp|dffpipe_nd9:dffpipe5|dffe6a[2] ;
; 12.243 ; 12.459       ; 0.216          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|alt_synch_pipe_okd:rs_dgwp|dffpipe_nd9:dffpipe5|dffe6a[4] ;
; 12.243 ; 12.459       ; 0.216          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|alt_synch_pipe_okd:rs_dgwp|dffpipe_nd9:dffpipe5|dffe6a[5] ;
; 12.243 ; 12.459       ; 0.216          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|alt_synch_pipe_okd:rs_dgwp|dffpipe_nd9:dffpipe5|dffe7a[0] ;
; 12.243 ; 12.459       ; 0.216          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|alt_synch_pipe_okd:rs_dgwp|dffpipe_nd9:dffpipe5|dffe7a[2] ;
; 12.243 ; 12.459       ; 0.216          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|alt_synch_pipe_okd:rs_dgwp|dffpipe_nd9:dffpipe5|dffe7a[4] ;
; 12.243 ; 12.459       ; 0.216          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|alt_synch_pipe_okd:rs_dgwp|dffpipe_nd9:dffpipe5|dffe7a[5] ;
; 12.244 ; 12.460       ; 0.216          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[0]                  ;
; 12.244 ; 12.460       ; 0.216          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[1]                  ;
; 12.244 ; 12.460       ; 0.216          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|a_graycounter_s57:rdptr_g1p|parity5                       ;
; 12.244 ; 12.460       ; 0.216          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity6a0                 ;
; 12.244 ; 12.460       ; 0.216          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity6a1                 ;
; 12.244 ; 12.460       ; 0.216          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity6a2                 ;
; 12.244 ; 12.460       ; 0.216          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|alt_synch_pipe_okd:rs_dgwp|dffpipe_nd9:dffpipe5|dffe6a[0] ;
; 12.244 ; 12.460       ; 0.216          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|alt_synch_pipe_okd:rs_dgwp|dffpipe_nd9:dffpipe5|dffe6a[1] ;
; 12.244 ; 12.460       ; 0.216          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|alt_synch_pipe_okd:rs_dgwp|dffpipe_nd9:dffpipe5|dffe6a[3] ;
; 12.244 ; 12.460       ; 0.216          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|alt_synch_pipe_okd:rs_dgwp|dffpipe_nd9:dffpipe5|dffe6a[4] ;
; 12.244 ; 12.460       ; 0.216          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|alt_synch_pipe_okd:rs_dgwp|dffpipe_nd9:dffpipe5|dffe6a[7] ;
; 12.244 ; 12.460       ; 0.216          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|alt_synch_pipe_okd:rs_dgwp|dffpipe_nd9:dffpipe5|dffe7a[0] ;
; 12.244 ; 12.460       ; 0.216          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|alt_synch_pipe_okd:rs_dgwp|dffpipe_nd9:dffpipe5|dffe7a[1] ;
; 12.244 ; 12.460       ; 0.216          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|alt_synch_pipe_okd:rs_dgwp|dffpipe_nd9:dffpipe5|dffe7a[3] ;
; 12.244 ; 12.460       ; 0.216          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|alt_synch_pipe_okd:rs_dgwp|dffpipe_nd9:dffpipe5|dffe7a[4] ;
; 12.244 ; 12.460       ; 0.216          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|alt_synch_pipe_okd:rs_dgwp|dffpipe_nd9:dffpipe5|dffe7a[7] ;
; 12.244 ; 12.460       ; 0.216          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[1]                  ;
; 12.244 ; 12.460       ; 0.216          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[2]                  ;
; 12.244 ; 12.460       ; 0.216          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|alt_synch_pipe_okd:rs_dgwp|dffpipe_nd9:dffpipe5|dffe6a[1] ;
; 12.244 ; 12.460       ; 0.216          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|alt_synch_pipe_okd:rs_dgwp|dffpipe_nd9:dffpipe5|dffe6a[3] ;
; 12.244 ; 12.460       ; 0.216          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|alt_synch_pipe_okd:rs_dgwp|dffpipe_nd9:dffpipe5|dffe6a[6] ;
; 12.244 ; 12.460       ; 0.216          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|alt_synch_pipe_okd:rs_dgwp|dffpipe_nd9:dffpipe5|dffe6a[7] ;
; 12.244 ; 12.460       ; 0.216          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|alt_synch_pipe_okd:rs_dgwp|dffpipe_nd9:dffpipe5|dffe6a[8] ;
; 12.244 ; 12.460       ; 0.216          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|alt_synch_pipe_okd:rs_dgwp|dffpipe_nd9:dffpipe5|dffe7a[1] ;
; 12.244 ; 12.460       ; 0.216          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|alt_synch_pipe_okd:rs_dgwp|dffpipe_nd9:dffpipe5|dffe7a[3] ;
; 12.244 ; 12.460       ; 0.216          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|alt_synch_pipe_okd:rs_dgwp|dffpipe_nd9:dffpipe5|dffe7a[6] ;
; 12.244 ; 12.460       ; 0.216          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|alt_synch_pipe_okd:rs_dgwp|dffpipe_nd9:dffpipe5|dffe7a[7] ;
; 12.244 ; 12.460       ; 0.216          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|alt_synch_pipe_okd:rs_dgwp|dffpipe_nd9:dffpipe5|dffe7a[8] ;
; 12.245 ; 12.461       ; 0.216          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[0]                  ;
; 12.245 ; 12.461       ; 0.216          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[3]                  ;
; 12.245 ; 12.461       ; 0.216          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[4]                  ;
; 12.245 ; 12.461       ; 0.216          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[5]                  ;
; 12.245 ; 12.461       ; 0.216          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[6]                  ;
; 12.245 ; 12.461       ; 0.216          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[7]                  ;
; 12.245 ; 12.461       ; 0.216          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[8]                  ;
; 12.245 ; 12.461       ; 0.216          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|a_graycounter_s57:rdptr_g1p|parity5                       ;
; 12.245 ; 12.461       ; 0.216          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity6a0                 ;
; 12.245 ; 12.461       ; 0.216          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity6a1                 ;
; 12.245 ; 12.461       ; 0.216          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity6a2                 ;
; 12.245 ; 12.461       ; 0.216          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|cntr_54e:cntr_b|counter_reg_bit[0]                        ;
; 12.245 ; 12.461       ; 0.216          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|rdptr_g[0]                                                ;
; 12.245 ; 12.461       ; 0.216          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|rdptr_g[1]                                                ;
; 12.245 ; 12.461       ; 0.216          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|rdptr_g[2]                                                ;
; 12.245 ; 12.461       ; 0.216          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|rdptr_g[3]                                                ;
; 12.245 ; 12.461       ; 0.216          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|rdptr_g[4]                                                ;
; 12.245 ; 12.461       ; 0.216          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|rdptr_g[5]                                                ;
; 12.245 ; 12.461       ; 0.216          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|rdptr_g[6]                                                ;
; 12.245 ; 12.461       ; 0.216          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|rdptr_g[7]                                                ;
; 12.245 ; 12.461       ; 0.216          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|rdptr_g[8]                                                ;
; 12.246 ; 12.462       ; 0.216          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[2]                  ;
; 12.246 ; 12.462       ; 0.216          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[3]                  ;
; 12.246 ; 12.462       ; 0.216          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[4]                  ;
; 12.246 ; 12.462       ; 0.216          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[5]                  ;
; 12.246 ; 12.462       ; 0.216          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[6]                  ;
; 12.246 ; 12.462       ; 0.216          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[7]                  ;
; 12.246 ; 12.462       ; 0.216          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[8]                  ;
; 12.248 ; 12.464       ; 0.216          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|alt_synch_pipe_okd:rs_dgwp|dffpipe_nd9:dffpipe5|dffe6a[2] ;
; 12.248 ; 12.464       ; 0.216          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|alt_synch_pipe_okd:rs_dgwp|dffpipe_nd9:dffpipe5|dffe6a[5] ;
; 12.248 ; 12.464       ; 0.216          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|alt_synch_pipe_okd:rs_dgwp|dffpipe_nd9:dffpipe5|dffe6a[6] ;
; 12.248 ; 12.464       ; 0.216          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|alt_synch_pipe_okd:rs_dgwp|dffpipe_nd9:dffpipe5|dffe6a[8] ;
; 12.248 ; 12.464       ; 0.216          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|alt_synch_pipe_okd:rs_dgwp|dffpipe_nd9:dffpipe5|dffe7a[2] ;
; 12.248 ; 12.464       ; 0.216          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|alt_synch_pipe_okd:rs_dgwp|dffpipe_nd9:dffpipe5|dffe7a[5] ;
; 12.248 ; 12.464       ; 0.216          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|alt_synch_pipe_okd:rs_dgwp|dffpipe_nd9:dffpipe5|dffe7a[6] ;
; 12.248 ; 12.464       ; 0.216          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|alt_synch_pipe_okd:rs_dgwp|dffpipe_nd9:dffpipe5|dffe7a[8] ;
; 12.285 ; 12.469       ; 0.184          ; Low Pulse Width  ; u6|altpll_component|auto_generated|pll1|clk[4] ; Fall       ; VGA_Controller:u1|H_Cont[0]                                                                                                                                                        ;
; 12.285 ; 12.469       ; 0.184          ; Low Pulse Width  ; u6|altpll_component|auto_generated|pll1|clk[4] ; Fall       ; VGA_Controller:u1|H_Cont[10]                                                                                                                                                       ;
; 12.285 ; 12.469       ; 0.184          ; Low Pulse Width  ; u6|altpll_component|auto_generated|pll1|clk[4] ; Fall       ; VGA_Controller:u1|H_Cont[5]                                                                                                                                                        ;
; 12.285 ; 12.469       ; 0.184          ; Low Pulse Width  ; u6|altpll_component|auto_generated|pll1|clk[4] ; Fall       ; VGA_Controller:u1|H_Cont[6]                                                                                                                                                        ;
; 12.285 ; 12.469       ; 0.184          ; Low Pulse Width  ; u6|altpll_component|auto_generated|pll1|clk[4] ; Fall       ; VGA_Controller:u1|H_Cont[7]                                                                                                                                                        ;
; 12.285 ; 12.469       ; 0.184          ; Low Pulse Width  ; u6|altpll_component|auto_generated|pll1|clk[4] ; Fall       ; VGA_Controller:u1|H_Cont[9]                                                                                                                                                        ;
; 12.285 ; 12.469       ; 0.184          ; Low Pulse Width  ; u6|altpll_component|auto_generated|pll1|clk[4] ; Fall       ; VGA_Controller:u1|mVGA_H_SYNC                                                                                                                                                      ;
; 12.285 ; 12.469       ; 0.184          ; Low Pulse Width  ; u6|altpll_component|auto_generated|pll1|clk[4] ; Fall       ; VGA_Controller:u1|mVGA_V_SYNC                                                                                                                                                      ;
; 12.285 ; 12.469       ; 0.184          ; Low Pulse Width  ; u6|altpll_component|auto_generated|pll1|clk[4] ; Fall       ; VGA_Controller:u1|oRequest                                                                                                                                                         ;
; 12.285 ; 12.469       ; 0.184          ; Low Pulse Width  ; u6|altpll_component|auto_generated|pll1|clk[4] ; Fall       ; VGA_Controller:u1|oVGA_BLANK                                                                                                                                                       ;
; 12.285 ; 12.469       ; 0.184          ; Low Pulse Width  ; u6|altpll_component|auto_generated|pll1|clk[4] ; Fall       ; VGA_Controller:u1|oVGA_H_SYNC                                                                                                                                                      ;
; 12.285 ; 12.469       ; 0.184          ; Low Pulse Width  ; u6|altpll_component|auto_generated|pll1|clk[4] ; Fall       ; VGA_Controller:u1|oVGA_V_SYNC                                                                                                                                                      ;
; 12.295 ; 12.479       ; 0.184          ; Low Pulse Width  ; u6|altpll_component|auto_generated|pll1|clk[4] ; Fall       ; VGA_Controller:u1|H_Cont[11]                                                                                                                                                       ;
; 12.295 ; 12.479       ; 0.184          ; Low Pulse Width  ; u6|altpll_component|auto_generated|pll1|clk[4] ; Fall       ; VGA_Controller:u1|H_Cont[12]                                                                                                                                                       ;
; 12.295 ; 12.479       ; 0.184          ; Low Pulse Width  ; u6|altpll_component|auto_generated|pll1|clk[4] ; Fall       ; VGA_Controller:u1|H_Cont[1]                                                                                                                                                        ;
; 12.295 ; 12.479       ; 0.184          ; Low Pulse Width  ; u6|altpll_component|auto_generated|pll1|clk[4] ; Fall       ; VGA_Controller:u1|H_Cont[2]                                                                                                                                                        ;
; 12.295 ; 12.479       ; 0.184          ; Low Pulse Width  ; u6|altpll_component|auto_generated|pll1|clk[4] ; Fall       ; VGA_Controller:u1|H_Cont[3]                                                                                                                                                        ;
; 12.295 ; 12.479       ; 0.184          ; Low Pulse Width  ; u6|altpll_component|auto_generated|pll1|clk[4] ; Fall       ; VGA_Controller:u1|H_Cont[4]                                                                                                                                                        ;
+--------+--------------+----------------+------------------+------------------------------------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                          ;
+-----------+------------+-------+-------+------------+------------------------------------------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                ;
+-----------+------------+-------+-------+------------+------------------------------------------------+
; KEY[*]    ; CLOCK_50   ; 1.927 ; 2.068 ; Rise       ; CLOCK_50                                       ;
;  KEY[1]   ; CLOCK_50   ; 1.927 ; 2.068 ; Rise       ; CLOCK_50                                       ;
; SW[*]     ; CLOCK_50   ; 1.326 ; 1.490 ; Rise       ; CLOCK_50                                       ;
;  SW[0]    ; CLOCK_50   ; 1.326 ; 1.490 ; Rise       ; CLOCK_50                                       ;
; KEY[*]    ; CLOCK_50   ; 4.671 ; 5.024 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  KEY[0]   ; CLOCK_50   ; 4.671 ; 5.024 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
+-----------+------------+-------+-------+------------+------------------------------------------------+


+--------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                             ;
+-----------+------------+--------+--------+------------+------------------------------------------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                ;
+-----------+------------+--------+--------+------------+------------------------------------------------+
; KEY[*]    ; CLOCK_50   ; 0.596  ; 0.491  ; Rise       ; CLOCK_50                                       ;
;  KEY[1]   ; CLOCK_50   ; 0.596  ; 0.491  ; Rise       ; CLOCK_50                                       ;
; SW[*]     ; CLOCK_50   ; -0.369 ; -0.470 ; Rise       ; CLOCK_50                                       ;
;  SW[0]    ; CLOCK_50   ; -0.369 ; -0.470 ; Rise       ; CLOCK_50                                       ;
; KEY[*]    ; CLOCK_50   ; -3.191 ; -3.581 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  KEY[0]   ; CLOCK_50   ; -3.191 ; -3.581 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
+-----------+------------+--------+--------+------------+------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                       ;
+----------------+------------+--------+--------+------------+------------------------------------------------+
; Data Port      ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                ;
+----------------+------------+--------+--------+------------+------------------------------------------------+
; GPIO_1_D[*]    ; CLOCK_50   ; 6.092  ; 6.116  ; Rise       ; CLOCK_50                                       ;
;  GPIO_1_D[15]  ; CLOCK_50   ; 6.092  ; 6.116  ; Rise       ; CLOCK_50                                       ;
;  GPIO_1_D[22]  ; CLOCK_50   ; 5.564  ; 5.479  ; Rise       ; CLOCK_50                                       ;
; DRAM_ADDR[*]   ; CLOCK_50   ; 5.364  ; 5.381  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[0]  ; CLOCK_50   ; 5.300  ; 5.240  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[1]  ; CLOCK_50   ; 5.082  ; 5.161  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[2]  ; CLOCK_50   ; 5.364  ; 5.381  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[3]  ; CLOCK_50   ; 4.146  ; 4.180  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[4]  ; CLOCK_50   ; 4.134  ; 4.152  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[5]  ; CLOCK_50   ; 4.621  ; 4.617  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[6]  ; CLOCK_50   ; 4.412  ; 4.434  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[7]  ; CLOCK_50   ; 4.635  ; 4.629  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[8]  ; CLOCK_50   ; 4.951  ; 5.053  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[9]  ; CLOCK_50   ; 4.913  ; 4.917  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[10] ; CLOCK_50   ; 4.486  ; 4.508  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[11] ; CLOCK_50   ; 4.912  ; 4.945  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_BA[*]     ; CLOCK_50   ; 5.089  ; 5.099  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_BA[0]    ; CLOCK_50   ; 5.089  ; 5.099  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_BA[1]    ; CLOCK_50   ; 4.664  ; 4.708  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_CAS_N     ; CLOCK_50   ; 4.228  ; 4.245  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_CKE       ; CLOCK_50   ; 4.733  ; 4.676  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_CS_N      ; CLOCK_50   ; 5.348  ; 5.437  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_DQ[*]     ; CLOCK_50   ; 7.199  ; 7.117  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[0]    ; CLOCK_50   ; 5.676  ; 5.639  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[1]    ; CLOCK_50   ; 6.869  ; 6.772  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[2]    ; CLOCK_50   ; 5.876  ; 5.813  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[3]    ; CLOCK_50   ; 6.029  ; 6.025  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[4]    ; CLOCK_50   ; 6.539  ; 6.461  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[5]    ; CLOCK_50   ; 6.400  ; 6.290  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[6]    ; CLOCK_50   ; 5.552  ; 5.550  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[7]    ; CLOCK_50   ; 6.389  ; 6.334  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[8]    ; CLOCK_50   ; 7.199  ; 7.117  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[9]    ; CLOCK_50   ; 5.575  ; 5.519  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[10]   ; CLOCK_50   ; 7.048  ; 6.910  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[11]   ; CLOCK_50   ; 6.975  ; 6.934  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[12]   ; CLOCK_50   ; 5.859  ; 5.842  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[13]   ; CLOCK_50   ; 6.261  ; 6.250  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[14]   ; CLOCK_50   ; 6.557  ; 6.462  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[15]   ; CLOCK_50   ; 5.872  ; 5.865  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_DQM[*]    ; CLOCK_50   ; 4.682  ; 4.728  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQM[0]   ; CLOCK_50   ; 4.675  ; 4.718  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQM[1]   ; CLOCK_50   ; 4.682  ; 4.728  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_RAS_N     ; CLOCK_50   ; 4.576  ; 4.551  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_WE_N      ; CLOCK_50   ; 4.888  ; 4.891  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_CLK       ; CLOCK_50   ; -0.482 ;        ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
; DRAM_CLK       ; CLOCK_50   ;        ; -0.519 ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
; GPIO_1_D[*]    ; CLOCK_50   ; 2.433  ;        ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[2] ;
;  GPIO_1_D[14]  ; CLOCK_50   ; 2.433  ;        ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[2] ;
; GPIO_1_D[*]    ; CLOCK_50   ;        ; 2.396  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[2] ;
;  GPIO_1_D[14]  ; CLOCK_50   ;        ; 2.396  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[2] ;
; GPIO_0_D[*]    ; CLOCK_50   ; 2.444  ;        ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
;  GPIO_0_D[0]   ; CLOCK_50   ; 2.444  ;        ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
; GPIO_0_D[*]    ; CLOCK_50   ; 4.926  ; 4.922  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
;  GPIO_0_D[0]   ; CLOCK_50   ;        ; 2.407  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
;  GPIO_0_D[1]   ; CLOCK_50   ; 4.926  ; 4.922  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
;  GPIO_0_D[2]   ; CLOCK_50   ; 4.733  ; 4.711  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
;  GPIO_0_D[3]   ; CLOCK_50   ; 4.452  ; 4.473  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
+----------------+------------+--------+--------+------------+------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                               ;
+----------------+------------+--------+--------+------------+------------------------------------------------+
; Data Port      ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                ;
+----------------+------------+--------+--------+------------+------------------------------------------------+
; GPIO_1_D[*]    ; CLOCK_50   ; 5.369  ; 5.285  ; Rise       ; CLOCK_50                                       ;
;  GPIO_1_D[15]  ; CLOCK_50   ; 5.873  ; 5.896  ; Rise       ; CLOCK_50                                       ;
;  GPIO_1_D[22]  ; CLOCK_50   ; 5.369  ; 5.285  ; Rise       ; CLOCK_50                                       ;
; DRAM_ADDR[*]   ; CLOCK_50   ; 3.648  ; 3.665  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[0]  ; CLOCK_50   ; 4.770  ; 4.711  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[1]  ; CLOCK_50   ; 4.558  ; 4.633  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[2]  ; CLOCK_50   ; 4.828  ; 4.844  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[3]  ; CLOCK_50   ; 3.659  ; 3.691  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[4]  ; CLOCK_50   ; 3.648  ; 3.665  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[5]  ; CLOCK_50   ; 4.116  ; 4.111  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[6]  ; CLOCK_50   ; 3.914  ; 3.935  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[7]  ; CLOCK_50   ; 4.129  ; 4.123  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[8]  ; CLOCK_50   ; 4.430  ; 4.528  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[9]  ; CLOCK_50   ; 4.398  ; 4.401  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[10] ; CLOCK_50   ; 3.988  ; 4.008  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[11] ; CLOCK_50   ; 4.397  ; 4.428  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_BA[*]     ; CLOCK_50   ; 4.157  ; 4.199  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_BA[0]    ; CLOCK_50   ; 4.566  ; 4.575  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_BA[1]    ; CLOCK_50   ; 4.157  ; 4.199  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_CAS_N     ; CLOCK_50   ; 3.740  ; 3.756  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_CKE       ; CLOCK_50   ; 4.223  ; 4.168  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_CS_N      ; CLOCK_50   ; 4.859  ; 4.945  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_DQ[*]     ; CLOCK_50   ; 4.172  ; 4.222  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[0]    ; CLOCK_50   ; 4.303  ; 4.328  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[1]    ; CLOCK_50   ; 5.878  ; 5.822  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[2]    ; CLOCK_50   ; 5.185  ; 5.123  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[3]    ; CLOCK_50   ; 5.026  ; 5.008  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[4]    ; CLOCK_50   ; 5.312  ; 5.237  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[5]    ; CLOCK_50   ; 5.073  ; 4.935  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[6]    ; CLOCK_50   ; 4.172  ; 4.222  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[7]    ; CLOCK_50   ; 5.612  ; 5.576  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[8]    ; CLOCK_50   ; 5.667  ; 5.593  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[9]    ; CLOCK_50   ; 4.858  ; 4.830  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[10]   ; CLOCK_50   ; 5.968  ; 5.858  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[11]   ; CLOCK_50   ; 5.704  ; 5.580  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[12]   ; CLOCK_50   ; 4.377  ; 4.340  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[13]   ; CLOCK_50   ; 5.506  ; 5.461  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[14]   ; CLOCK_50   ; 5.161  ; 5.112  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[15]   ; CLOCK_50   ; 4.861  ; 4.813  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_DQM[*]    ; CLOCK_50   ; 4.167  ; 4.208  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQM[0]   ; CLOCK_50   ; 4.167  ; 4.208  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQM[1]   ; CLOCK_50   ; 4.174  ; 4.218  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_RAS_N     ; CLOCK_50   ; 4.075  ; 4.049  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_WE_N      ; CLOCK_50   ; 4.374  ; 4.376  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_CLK       ; CLOCK_50   ; -0.892 ;        ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
; DRAM_CLK       ; CLOCK_50   ;        ; -0.928 ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
; GPIO_1_D[*]    ; CLOCK_50   ; 2.023  ;        ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[2] ;
;  GPIO_1_D[14]  ; CLOCK_50   ; 2.023  ;        ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[2] ;
; GPIO_1_D[*]    ; CLOCK_50   ;        ; 1.988  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[2] ;
;  GPIO_1_D[14]  ; CLOCK_50   ;        ; 1.988  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[2] ;
; GPIO_0_D[*]    ; CLOCK_50   ; 2.034  ;        ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
;  GPIO_0_D[0]   ; CLOCK_50   ; 2.034  ;        ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
; GPIO_0_D[*]    ; CLOCK_50   ; 3.954  ; 1.998  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
;  GPIO_0_D[0]   ; CLOCK_50   ;        ; 1.998  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
;  GPIO_0_D[1]   ; CLOCK_50   ; 4.408  ; 4.404  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
;  GPIO_0_D[2]   ; CLOCK_50   ; 4.223  ; 4.201  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
;  GPIO_0_D[3]   ; CLOCK_50   ; 3.954  ; 3.973  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
+----------------+------------+--------+--------+------------+------------------------------------------------+


+---------------------------------------------------------------------------------------------------------+
; Output Enable Times                                                                                     ;
+--------------+------------+-------+-------+------------+------------------------------------------------+
; Data Port    ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                ;
+--------------+------------+-------+-------+------------+------------------------------------------------+
; DRAM_DQ[*]   ; CLOCK_50   ; 4.536 ; 4.461 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[0]  ; CLOCK_50   ; 5.021 ; 4.946 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[1]  ; CLOCK_50   ; 5.021 ; 4.946 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[2]  ; CLOCK_50   ; 5.055 ; 5.004 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[3]  ; CLOCK_50   ; 4.874 ; 4.834 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[4]  ; CLOCK_50   ; 4.536 ; 4.461 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[5]  ; CLOCK_50   ; 4.963 ; 4.888 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[6]  ; CLOCK_50   ; 4.963 ; 4.888 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[7]  ; CLOCK_50   ; 5.147 ; 5.096 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[8]  ; CLOCK_50   ; 4.706 ; 4.655 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[9]  ; CLOCK_50   ; 4.902 ; 4.851 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[10] ; CLOCK_50   ; 4.924 ; 4.873 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[11] ; CLOCK_50   ; 4.924 ; 4.873 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[12] ; CLOCK_50   ; 4.799 ; 4.748 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[13] ; CLOCK_50   ; 4.924 ; 4.873 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[14] ; CLOCK_50   ; 4.924 ; 4.873 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[15] ; CLOCK_50   ; 4.536 ; 4.461 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
+--------------+------------+-------+-------+------------+------------------------------------------------+


+---------------------------------------------------------------------------------------------------------+
; Minimum Output Enable Times                                                                             ;
+--------------+------------+-------+-------+------------+------------------------------------------------+
; Data Port    ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                ;
+--------------+------------+-------+-------+------------+------------------------------------------------+
; DRAM_DQ[*]   ; CLOCK_50   ; 4.050 ; 3.975 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[0]  ; CLOCK_50   ; 4.515 ; 4.440 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[1]  ; CLOCK_50   ; 4.515 ; 4.440 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[2]  ; CLOCK_50   ; 4.515 ; 4.464 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[3]  ; CLOCK_50   ; 4.369 ; 4.329 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[4]  ; CLOCK_50   ; 4.050 ; 3.975 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[5]  ; CLOCK_50   ; 4.459 ; 4.384 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[6]  ; CLOCK_50   ; 4.459 ; 4.384 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[7]  ; CLOCK_50   ; 4.603 ; 4.552 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[8]  ; CLOCK_50   ; 4.180 ; 4.129 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[9]  ; CLOCK_50   ; 4.368 ; 4.317 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[10] ; CLOCK_50   ; 4.389 ; 4.338 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[11] ; CLOCK_50   ; 4.389 ; 4.338 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[12] ; CLOCK_50   ; 4.269 ; 4.218 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[13] ; CLOCK_50   ; 4.389 ; 4.338 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[14] ; CLOCK_50   ; 4.389 ; 4.338 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[15] ; CLOCK_50   ; 4.050 ; 3.975 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
+--------------+------------+-------+-------+------------+------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------+
; Output Disable Times                                                                                            ;
+--------------+------------+-----------+-----------+------------+------------------------------------------------+
; Data Port    ; Clock Port ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference                                ;
+--------------+------------+-----------+-----------+------------+------------------------------------------------+
; DRAM_DQ[*]   ; CLOCK_50   ; 4.469     ; 4.544     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[0]  ; CLOCK_50   ; 4.959     ; 5.034     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[1]  ; CLOCK_50   ; 4.959     ; 5.034     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[2]  ; CLOCK_50   ; 5.004     ; 5.055     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[3]  ; CLOCK_50   ; 4.818     ; 4.858     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[4]  ; CLOCK_50   ; 4.469     ; 4.544     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[5]  ; CLOCK_50   ; 4.870     ; 4.945     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[6]  ; CLOCK_50   ; 4.870     ; 4.945     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[7]  ; CLOCK_50   ; 5.117     ; 5.168     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[8]  ; CLOCK_50   ; 4.638     ; 4.689     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[9]  ; CLOCK_50   ; 4.835     ; 4.886     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[10] ; CLOCK_50   ; 4.855     ; 4.906     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[11] ; CLOCK_50   ; 4.855     ; 4.906     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[12] ; CLOCK_50   ; 4.762     ; 4.813     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[13] ; CLOCK_50   ; 4.855     ; 4.906     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[14] ; CLOCK_50   ; 4.855     ; 4.906     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[15] ; CLOCK_50   ; 4.469     ; 4.544     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
+--------------+------------+-----------+-----------+------------+------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------+
; Minimum Output Disable Times                                                                                    ;
+--------------+------------+-----------+-----------+------------+------------------------------------------------+
; Data Port    ; Clock Port ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference                                ;
+--------------+------------+-----------+-----------+------------+------------------------------------------------+
; DRAM_DQ[*]   ; CLOCK_50   ; 3.982     ; 4.057     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[0]  ; CLOCK_50   ; 4.452     ; 4.527     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[1]  ; CLOCK_50   ; 4.452     ; 4.527     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[2]  ; CLOCK_50   ; 4.464     ; 4.515     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[3]  ; CLOCK_50   ; 4.314     ; 4.354     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[4]  ; CLOCK_50   ; 3.982     ; 4.057     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[5]  ; CLOCK_50   ; 4.367     ; 4.442     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[6]  ; CLOCK_50   ; 4.367     ; 4.442     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[7]  ; CLOCK_50   ; 4.572     ; 4.623     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[8]  ; CLOCK_50   ; 4.112     ; 4.163     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[9]  ; CLOCK_50   ; 4.302     ; 4.353     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[10] ; CLOCK_50   ; 4.321     ; 4.372     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[11] ; CLOCK_50   ; 4.321     ; 4.372     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[12] ; CLOCK_50   ; 4.232     ; 4.283     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[13] ; CLOCK_50   ; 4.321     ; 4.372     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[14] ; CLOCK_50   ; 4.321     ; 4.372     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[15] ; CLOCK_50   ; 3.982     ; 4.057     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
+--------------+------------+-----------+-----------+------------+------------------------------------------------+


----------------
; MTBF Summary ;
----------------
Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

Number of Synchronizer Chains Found: 54
Shortest Synchronizer Chain: 2 Registers
Fraction of Chains for which MTBFs Could Not be Calculated: 0.000
Worst Case Available Settling Time: 15.586 ns

Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8



+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Synchronizer Summary                                                                                                                                                                                                                                                                                                                                                                  ;
+----------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+-------------------------+
; Source Node                                                                                                                                  ; Synchronization Node                                                                                                                                                                ; Typical MTBF (Years)   ; Included in Design MTBF ;
+----------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+-------------------------+
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|rdptr_g[7]          ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|alt_synch_pipe_pkd:ws_dgrp|dffpipe_od9:dffpipe8|dffe9a[7]  ; Greater than 1 Billion ; Yes                     ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|rdptr_g[0]          ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|alt_synch_pipe_pkd:ws_dgrp|dffpipe_od9:dffpipe8|dffe9a[0]  ; Greater than 1 Billion ; Yes                     ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|rdptr_g[4]          ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|alt_synch_pipe_pkd:ws_dgrp|dffpipe_od9:dffpipe8|dffe9a[4]  ; Greater than 1 Billion ; Yes                     ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ihj1:auto_generated|delayed_wrptr_g[8] ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ihj1:auto_generated|alt_synch_pipe_mkd:rs_dgwp|dffpipe_ld9:dffpipe5|dffe6a[8] ; Greater than 1 Billion ; Yes                     ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|rdptr_g[3]          ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|alt_synch_pipe_pkd:ws_dgrp|dffpipe_od9:dffpipe8|dffe9a[3]  ; Greater than 1 Billion ; Yes                     ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ihj1:auto_generated|delayed_wrptr_g[2] ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ihj1:auto_generated|alt_synch_pipe_mkd:rs_dgwp|dffpipe_ld9:dffpipe5|dffe6a[2] ; Greater than 1 Billion ; Yes                     ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ihj1:auto_generated|delayed_wrptr_g[8] ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ihj1:auto_generated|alt_synch_pipe_mkd:rs_dgwp|dffpipe_ld9:dffpipe5|dffe6a[8] ; Greater than 1 Billion ; Yes                     ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ihj1:auto_generated|delayed_wrptr_g[3] ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ihj1:auto_generated|alt_synch_pipe_mkd:rs_dgwp|dffpipe_ld9:dffpipe5|dffe6a[3] ; Greater than 1 Billion ; Yes                     ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ihj1:auto_generated|delayed_wrptr_g[3] ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ihj1:auto_generated|alt_synch_pipe_mkd:rs_dgwp|dffpipe_ld9:dffpipe5|dffe6a[3] ; Greater than 1 Billion ; Yes                     ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ihj1:auto_generated|delayed_wrptr_g[5] ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ihj1:auto_generated|alt_synch_pipe_mkd:rs_dgwp|dffpipe_ld9:dffpipe5|dffe6a[5] ; Greater than 1 Billion ; Yes                     ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|rdptr_g[4]          ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|alt_synch_pipe_pkd:ws_dgrp|dffpipe_od9:dffpipe8|dffe9a[4]  ; Greater than 1 Billion ; Yes                     ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|rdptr_g[2]          ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|alt_synch_pipe_pkd:ws_dgrp|dffpipe_od9:dffpipe8|dffe9a[2]  ; Greater than 1 Billion ; Yes                     ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ihj1:auto_generated|delayed_wrptr_g[0] ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ihj1:auto_generated|alt_synch_pipe_mkd:rs_dgwp|dffpipe_ld9:dffpipe5|dffe6a[0] ; Greater than 1 Billion ; Yes                     ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|rdptr_g[5]          ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|alt_synch_pipe_pkd:ws_dgrp|dffpipe_od9:dffpipe8|dffe9a[5]  ; Greater than 1 Billion ; Yes                     ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|rdptr_g[0]          ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|alt_synch_pipe_pkd:ws_dgrp|dffpipe_od9:dffpipe8|dffe9a[0]  ; Greater than 1 Billion ; Yes                     ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ihj1:auto_generated|delayed_wrptr_g[0] ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ihj1:auto_generated|alt_synch_pipe_mkd:rs_dgwp|dffpipe_ld9:dffpipe5|dffe6a[0] ; Greater than 1 Billion ; Yes                     ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ihj1:auto_generated|delayed_wrptr_g[5] ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ihj1:auto_generated|alt_synch_pipe_mkd:rs_dgwp|dffpipe_ld9:dffpipe5|dffe6a[5] ; Greater than 1 Billion ; Yes                     ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ihj1:auto_generated|delayed_wrptr_g[7] ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ihj1:auto_generated|alt_synch_pipe_mkd:rs_dgwp|dffpipe_ld9:dffpipe5|dffe6a[7] ; Greater than 1 Billion ; Yes                     ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ihj1:auto_generated|delayed_wrptr_g[6] ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ihj1:auto_generated|alt_synch_pipe_mkd:rs_dgwp|dffpipe_ld9:dffpipe5|dffe6a[6] ; Greater than 1 Billion ; Yes                     ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|rdptr_g[6]          ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|alt_synch_pipe_pkd:ws_dgrp|dffpipe_od9:dffpipe8|dffe9a[6]  ; Greater than 1 Billion ; Yes                     ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ihj1:auto_generated|delayed_wrptr_g[4] ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ihj1:auto_generated|alt_synch_pipe_mkd:rs_dgwp|dffpipe_ld9:dffpipe5|dffe6a[4] ; Greater than 1 Billion ; Yes                     ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|rdptr_g[2]          ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|alt_synch_pipe_pkd:ws_dgrp|dffpipe_od9:dffpipe8|dffe9a[2]  ; Greater than 1 Billion ; Yes                     ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|rdptr_g[6]          ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|alt_synch_pipe_pkd:ws_dgrp|dffpipe_od9:dffpipe8|dffe9a[6]  ; Greater than 1 Billion ; Yes                     ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|rdptr_g[8]          ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|alt_synch_pipe_pkd:ws_dgrp|dffpipe_od9:dffpipe8|dffe9a[8]  ; Greater than 1 Billion ; Yes                     ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ihj1:auto_generated|delayed_wrptr_g[7] ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ihj1:auto_generated|alt_synch_pipe_mkd:rs_dgwp|dffpipe_ld9:dffpipe5|dffe6a[7] ; Greater than 1 Billion ; Yes                     ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|rdptr_g[5]          ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|alt_synch_pipe_pkd:ws_dgrp|dffpipe_od9:dffpipe8|dffe9a[5]  ; Greater than 1 Billion ; Yes                     ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ihj1:auto_generated|delayed_wrptr_g[6] ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ihj1:auto_generated|alt_synch_pipe_mkd:rs_dgwp|dffpipe_ld9:dffpipe5|dffe6a[6] ; Greater than 1 Billion ; Yes                     ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|rdptr_g[8]          ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|alt_synch_pipe_pkd:ws_dgrp|dffpipe_od9:dffpipe8|dffe9a[8]  ; Greater than 1 Billion ; Yes                     ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|rdptr_g[7]          ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|alt_synch_pipe_pkd:ws_dgrp|dffpipe_od9:dffpipe8|dffe9a[7]  ; Greater than 1 Billion ; Yes                     ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ihj1:auto_generated|delayed_wrptr_g[1] ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ihj1:auto_generated|alt_synch_pipe_mkd:rs_dgwp|dffpipe_ld9:dffpipe5|dffe6a[1] ; Greater than 1 Billion ; Yes                     ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|rdptr_g[3]          ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|alt_synch_pipe_pkd:ws_dgrp|dffpipe_od9:dffpipe8|dffe9a[3]  ; Greater than 1 Billion ; Yes                     ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ihj1:auto_generated|delayed_wrptr_g[4] ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ihj1:auto_generated|alt_synch_pipe_mkd:rs_dgwp|dffpipe_ld9:dffpipe5|dffe6a[4] ; Greater than 1 Billion ; Yes                     ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ihj1:auto_generated|delayed_wrptr_g[2] ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ihj1:auto_generated|alt_synch_pipe_mkd:rs_dgwp|dffpipe_ld9:dffpipe5|dffe6a[2] ; Greater than 1 Billion ; Yes                     ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|rdptr_g[1]          ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|alt_synch_pipe_pkd:ws_dgrp|dffpipe_od9:dffpipe8|dffe9a[1]  ; Greater than 1 Billion ; Yes                     ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|rdptr_g[1]          ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|alt_synch_pipe_pkd:ws_dgrp|dffpipe_od9:dffpipe8|dffe9a[1]  ; Greater than 1 Billion ; Yes                     ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ihj1:auto_generated|delayed_wrptr_g[1] ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ihj1:auto_generated|alt_synch_pipe_mkd:rs_dgwp|dffpipe_ld9:dffpipe5|dffe6a[1] ; Greater than 1 Billion ; Yes                     ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|delayed_wrptr_g[2]  ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|alt_synch_pipe_okd:rs_dgwp|dffpipe_nd9:dffpipe5|dffe6a[2]  ; Greater than 1 Billion ; Yes                     ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|delayed_wrptr_g[0]  ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|alt_synch_pipe_okd:rs_dgwp|dffpipe_nd9:dffpipe5|dffe6a[0]  ; Greater than 1 Billion ; Yes                     ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|delayed_wrptr_g[5]  ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|alt_synch_pipe_okd:rs_dgwp|dffpipe_nd9:dffpipe5|dffe6a[5]  ; Greater than 1 Billion ; Yes                     ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|delayed_wrptr_g[5]  ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|alt_synch_pipe_okd:rs_dgwp|dffpipe_nd9:dffpipe5|dffe6a[5]  ; Greater than 1 Billion ; Yes                     ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|delayed_wrptr_g[6]  ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|alt_synch_pipe_okd:rs_dgwp|dffpipe_nd9:dffpipe5|dffe6a[6]  ; Greater than 1 Billion ; Yes                     ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|delayed_wrptr_g[2]  ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|alt_synch_pipe_okd:rs_dgwp|dffpipe_nd9:dffpipe5|dffe6a[2]  ; Greater than 1 Billion ; Yes                     ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|delayed_wrptr_g[8]  ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|alt_synch_pipe_okd:rs_dgwp|dffpipe_nd9:dffpipe5|dffe6a[8]  ; Greater than 1 Billion ; Yes                     ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|delayed_wrptr_g[4]  ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|alt_synch_pipe_okd:rs_dgwp|dffpipe_nd9:dffpipe5|dffe6a[4]  ; Greater than 1 Billion ; Yes                     ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|delayed_wrptr_g[3]  ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|alt_synch_pipe_okd:rs_dgwp|dffpipe_nd9:dffpipe5|dffe6a[3]  ; Greater than 1 Billion ; Yes                     ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|delayed_wrptr_g[6]  ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|alt_synch_pipe_okd:rs_dgwp|dffpipe_nd9:dffpipe5|dffe6a[6]  ; Greater than 1 Billion ; Yes                     ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|delayed_wrptr_g[3]  ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|alt_synch_pipe_okd:rs_dgwp|dffpipe_nd9:dffpipe5|dffe6a[3]  ; Greater than 1 Billion ; Yes                     ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|delayed_wrptr_g[8]  ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|alt_synch_pipe_okd:rs_dgwp|dffpipe_nd9:dffpipe5|dffe6a[8]  ; Greater than 1 Billion ; Yes                     ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|delayed_wrptr_g[7]  ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|alt_synch_pipe_okd:rs_dgwp|dffpipe_nd9:dffpipe5|dffe6a[7]  ; Greater than 1 Billion ; Yes                     ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|delayed_wrptr_g[0]  ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|alt_synch_pipe_okd:rs_dgwp|dffpipe_nd9:dffpipe5|dffe6a[0]  ; Greater than 1 Billion ; Yes                     ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|delayed_wrptr_g[4]  ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|alt_synch_pipe_okd:rs_dgwp|dffpipe_nd9:dffpipe5|dffe6a[4]  ; Greater than 1 Billion ; Yes                     ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|delayed_wrptr_g[1]  ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|alt_synch_pipe_okd:rs_dgwp|dffpipe_nd9:dffpipe5|dffe6a[1]  ; Greater than 1 Billion ; Yes                     ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|delayed_wrptr_g[7]  ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|alt_synch_pipe_okd:rs_dgwp|dffpipe_nd9:dffpipe5|dffe6a[7]  ; Greater than 1 Billion ; Yes                     ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|delayed_wrptr_g[1]  ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|alt_synch_pipe_okd:rs_dgwp|dffpipe_nd9:dffpipe5|dffe6a[1]  ; Greater than 1 Billion ; Yes                     ;
+----------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+-------------------------+


Synchronizer Chain #1: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                              ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|rdptr_g[7]                                                ;
; Synchronization Node    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|alt_synch_pipe_pkd:ws_dgrp|dffpipe_od9:dffpipe8|dffe9a[7] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                             ;
; Included in Design MTBF ; Yes                                                                                                                                                                                ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                     ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                             ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                 ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                         ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                         ; 15.586                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                            ; 5                      ;              ;                  ;              ;
; Source Clock                                                                                                                                                                         ;                        ;              ;                  ;              ;
;  u6|altpll_component|auto_generated|pll1|clk[4]                                                                                                                                      ;                        ; 25.000       ; 40.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                ;                        ;              ;                  ;              ;
;  u6|altpll_component|auto_generated|pll1|clk[0]                                                                                                                                      ;                        ; 10.000       ; 100.0 MHz        ;              ;
; Asynchronous Source                                                                                                                                                                  ;                        ;              ;                  ;              ;
;  Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|rdptr_g[7]                                                 ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                            ;                        ;              ;                  ;              ;
;  Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|alt_synch_pipe_pkd:ws_dgrp|dffpipe_od9:dffpipe8|dffe9a[7]  ;                        ;              ;                  ; 9.001        ;
;  Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|alt_synch_pipe_pkd:ws_dgrp|dffpipe_od9:dffpipe8|dffe10a[7] ;                        ;              ;                  ; 6.585        ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #2: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                              ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|rdptr_g[0]                                                ;
; Synchronization Node    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|alt_synch_pipe_pkd:ws_dgrp|dffpipe_od9:dffpipe8|dffe9a[0] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                             ;
; Included in Design MTBF ; Yes                                                                                                                                                                                ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                     ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                             ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                 ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                         ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                         ; 15.615                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                            ; 5                      ;              ;                  ;              ;
; Source Clock                                                                                                                                                                         ;                        ;              ;                  ;              ;
;  u6|altpll_component|auto_generated|pll1|clk[4]                                                                                                                                      ;                        ; 25.000       ; 40.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                ;                        ;              ;                  ;              ;
;  u6|altpll_component|auto_generated|pll1|clk[0]                                                                                                                                      ;                        ; 10.000       ; 100.0 MHz        ;              ;
; Asynchronous Source                                                                                                                                                                  ;                        ;              ;                  ;              ;
;  Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|rdptr_g[0]                                                 ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                            ;                        ;              ;                  ;              ;
;  Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|alt_synch_pipe_pkd:ws_dgrp|dffpipe_od9:dffpipe8|dffe9a[0]  ;                        ;              ;                  ; 9.068        ;
;  Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|alt_synch_pipe_pkd:ws_dgrp|dffpipe_od9:dffpipe8|dffe10a[0] ;                        ;              ;                  ; 6.547        ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #3: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                              ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|rdptr_g[4]                                                ;
; Synchronization Node    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|alt_synch_pipe_pkd:ws_dgrp|dffpipe_od9:dffpipe8|dffe9a[4] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                             ;
; Included in Design MTBF ; Yes                                                                                                                                                                                ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                     ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                             ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                 ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                         ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                         ; 15.773                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                            ; 5                      ;              ;                  ;              ;
; Source Clock                                                                                                                                                                         ;                        ;              ;                  ;              ;
;  u6|altpll_component|auto_generated|pll1|clk[4]                                                                                                                                      ;                        ; 25.000       ; 40.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                ;                        ;              ;                  ;              ;
;  u6|altpll_component|auto_generated|pll1|clk[0]                                                                                                                                      ;                        ; 10.000       ; 100.0 MHz        ;              ;
; Asynchronous Source                                                                                                                                                                  ;                        ;              ;                  ;              ;
;  Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|rdptr_g[4]                                                 ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                            ;                        ;              ;                  ;              ;
;  Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|alt_synch_pipe_pkd:ws_dgrp|dffpipe_od9:dffpipe8|dffe9a[4]  ;                        ;              ;                  ; 8.850        ;
;  Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|alt_synch_pipe_pkd:ws_dgrp|dffpipe_od9:dffpipe8|dffe10a[4] ;                        ;              ;                  ; 6.923        ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #4: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                 ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                               ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ihj1:auto_generated|delayed_wrptr_g[8]                                        ;
; Synchronization Node    ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ihj1:auto_generated|alt_synch_pipe_mkd:rs_dgwp|dffpipe_ld9:dffpipe5|dffe6a[8] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                              ;
; Included in Design MTBF ; Yes                                                                                                                                                                                 ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                     ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                             ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                 ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                         ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                         ; 15.964                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                            ; 12.5                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                         ;                        ;              ;                  ;              ;
;  Unknown                                                                                                                                                                             ;                        ;              ;                  ;              ;
; Synchronization Clock                                                                                                                                                                ;                        ;              ;                  ;              ;
;  u6|altpll_component|auto_generated|pll1|clk[0]                                                                                                                                      ;                        ; 10.000       ; 100.0 MHz        ;              ;
; Asynchronous Source                                                                                                                                                                  ;                        ;              ;                  ;              ;
;  Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ihj1:auto_generated|delayed_wrptr_g[8]                                        ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                            ;                        ;              ;                  ;              ;
;  Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ihj1:auto_generated|alt_synch_pipe_mkd:rs_dgwp|dffpipe_ld9:dffpipe5|dffe6a[8] ;                        ;              ;                  ; 8.634        ;
;  Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ihj1:auto_generated|alt_synch_pipe_mkd:rs_dgwp|dffpipe_ld9:dffpipe5|dffe7a[8] ;                        ;              ;                  ; 7.330        ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #5: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                              ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|rdptr_g[3]                                                ;
; Synchronization Node    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|alt_synch_pipe_pkd:ws_dgrp|dffpipe_od9:dffpipe8|dffe9a[3] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                             ;
; Included in Design MTBF ; Yes                                                                                                                                                                                ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                     ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                             ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                 ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                         ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                         ; 16.021                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                            ; 5                      ;              ;                  ;              ;
; Source Clock                                                                                                                                                                         ;                        ;              ;                  ;              ;
;  u6|altpll_component|auto_generated|pll1|clk[4]                                                                                                                                      ;                        ; 25.000       ; 40.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                ;                        ;              ;                  ;              ;
;  u6|altpll_component|auto_generated|pll1|clk[0]                                                                                                                                      ;                        ; 10.000       ; 100.0 MHz        ;              ;
; Asynchronous Source                                                                                                                                                                  ;                        ;              ;                  ;              ;
;  Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|rdptr_g[3]                                                 ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                            ;                        ;              ;                  ;              ;
;  Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|alt_synch_pipe_pkd:ws_dgrp|dffpipe_od9:dffpipe8|dffe9a[3]  ;                        ;              ;                  ; 8.820        ;
;  Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|alt_synch_pipe_pkd:ws_dgrp|dffpipe_od9:dffpipe8|dffe10a[3] ;                        ;              ;                  ; 7.201        ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #6: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                 ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                               ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ihj1:auto_generated|delayed_wrptr_g[2]                                        ;
; Synchronization Node    ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ihj1:auto_generated|alt_synch_pipe_mkd:rs_dgwp|dffpipe_ld9:dffpipe5|dffe6a[2] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                              ;
; Included in Design MTBF ; Yes                                                                                                                                                                                 ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                     ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                             ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                 ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                         ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                         ; 16.192                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                            ; 12.5                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                         ;                        ;              ;                  ;              ;
;  Unknown                                                                                                                                                                             ;                        ;              ;                  ;              ;
; Synchronization Clock                                                                                                                                                                ;                        ;              ;                  ;              ;
;  u6|altpll_component|auto_generated|pll1|clk[0]                                                                                                                                      ;                        ; 10.000       ; 100.0 MHz        ;              ;
; Asynchronous Source                                                                                                                                                                  ;                        ;              ;                  ;              ;
;  Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ihj1:auto_generated|delayed_wrptr_g[2]                                        ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                            ;                        ;              ;                  ;              ;
;  Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ihj1:auto_generated|alt_synch_pipe_mkd:rs_dgwp|dffpipe_ld9:dffpipe5|dffe6a[2] ;                        ;              ;                  ; 9.108        ;
;  Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ihj1:auto_generated|alt_synch_pipe_mkd:rs_dgwp|dffpipe_ld9:dffpipe5|dffe7a[2] ;                        ;              ;                  ; 7.084        ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #7: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                 ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                               ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ihj1:auto_generated|delayed_wrptr_g[8]                                        ;
; Synchronization Node    ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ihj1:auto_generated|alt_synch_pipe_mkd:rs_dgwp|dffpipe_ld9:dffpipe5|dffe6a[8] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                              ;
; Included in Design MTBF ; Yes                                                                                                                                                                                 ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                     ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                             ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                 ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                         ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                         ; 16.275                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                            ; 12.5                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                         ;                        ;              ;                  ;              ;
;  Unknown                                                                                                                                                                             ;                        ;              ;                  ;              ;
; Synchronization Clock                                                                                                                                                                ;                        ;              ;                  ;              ;
;  u6|altpll_component|auto_generated|pll1|clk[0]                                                                                                                                      ;                        ; 10.000       ; 100.0 MHz        ;              ;
; Asynchronous Source                                                                                                                                                                  ;                        ;              ;                  ;              ;
;  Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ihj1:auto_generated|delayed_wrptr_g[8]                                        ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                            ;                        ;              ;                  ;              ;
;  Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ihj1:auto_generated|alt_synch_pipe_mkd:rs_dgwp|dffpipe_ld9:dffpipe5|dffe6a[8] ;                        ;              ;                  ; 8.894        ;
;  Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ihj1:auto_generated|alt_synch_pipe_mkd:rs_dgwp|dffpipe_ld9:dffpipe5|dffe7a[8] ;                        ;              ;                  ; 7.381        ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #8: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                 ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                               ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ihj1:auto_generated|delayed_wrptr_g[3]                                        ;
; Synchronization Node    ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ihj1:auto_generated|alt_synch_pipe_mkd:rs_dgwp|dffpipe_ld9:dffpipe5|dffe6a[3] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                              ;
; Included in Design MTBF ; Yes                                                                                                                                                                                 ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                     ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                             ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                 ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                         ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                         ; 16.289                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                            ; 12.5                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                         ;                        ;              ;                  ;              ;
;  Unknown                                                                                                                                                                             ;                        ;              ;                  ;              ;
; Synchronization Clock                                                                                                                                                                ;                        ;              ;                  ;              ;
;  u6|altpll_component|auto_generated|pll1|clk[0]                                                                                                                                      ;                        ; 10.000       ; 100.0 MHz        ;              ;
; Asynchronous Source                                                                                                                                                                  ;                        ;              ;                  ;              ;
;  Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ihj1:auto_generated|delayed_wrptr_g[3]                                        ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                            ;                        ;              ;                  ;              ;
;  Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ihj1:auto_generated|alt_synch_pipe_mkd:rs_dgwp|dffpipe_ld9:dffpipe5|dffe6a[3] ;                        ;              ;                  ; 8.513        ;
;  Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ihj1:auto_generated|alt_synch_pipe_mkd:rs_dgwp|dffpipe_ld9:dffpipe5|dffe7a[3] ;                        ;              ;                  ; 7.776        ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #9: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                 ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                               ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ihj1:auto_generated|delayed_wrptr_g[3]                                        ;
; Synchronization Node    ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ihj1:auto_generated|alt_synch_pipe_mkd:rs_dgwp|dffpipe_ld9:dffpipe5|dffe6a[3] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                              ;
; Included in Design MTBF ; Yes                                                                                                                                                                                 ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                     ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                             ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                 ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                         ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                         ; 16.291                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                            ; 12.5                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                         ;                        ;              ;                  ;              ;
;  Unknown                                                                                                                                                                             ;                        ;              ;                  ;              ;
; Synchronization Clock                                                                                                                                                                ;                        ;              ;                  ;              ;
;  u6|altpll_component|auto_generated|pll1|clk[0]                                                                                                                                      ;                        ; 10.000       ; 100.0 MHz        ;              ;
; Asynchronous Source                                                                                                                                                                  ;                        ;              ;                  ;              ;
;  Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ihj1:auto_generated|delayed_wrptr_g[3]                                        ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                            ;                        ;              ;                  ;              ;
;  Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ihj1:auto_generated|alt_synch_pipe_mkd:rs_dgwp|dffpipe_ld9:dffpipe5|dffe6a[3] ;                        ;              ;                  ; 9.157        ;
;  Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ihj1:auto_generated|alt_synch_pipe_mkd:rs_dgwp|dffpipe_ld9:dffpipe5|dffe7a[3] ;                        ;              ;                  ; 7.134        ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #10: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                 ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                               ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ihj1:auto_generated|delayed_wrptr_g[5]                                        ;
; Synchronization Node    ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ihj1:auto_generated|alt_synch_pipe_mkd:rs_dgwp|dffpipe_ld9:dffpipe5|dffe6a[5] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                              ;
; Included in Design MTBF ; Yes                                                                                                                                                                                 ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                     ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                             ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                 ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                         ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                         ; 16.291                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                            ; 12.5                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                         ;                        ;              ;                  ;              ;
;  Unknown                                                                                                                                                                             ;                        ;              ;                  ;              ;
; Synchronization Clock                                                                                                                                                                ;                        ;              ;                  ;              ;
;  u6|altpll_component|auto_generated|pll1|clk[0]                                                                                                                                      ;                        ; 10.000       ; 100.0 MHz        ;              ;
; Asynchronous Source                                                                                                                                                                  ;                        ;              ;                  ;              ;
;  Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ihj1:auto_generated|delayed_wrptr_g[5]                                        ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                            ;                        ;              ;                  ;              ;
;  Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ihj1:auto_generated|alt_synch_pipe_mkd:rs_dgwp|dffpipe_ld9:dffpipe5|dffe6a[5] ;                        ;              ;                  ; 9.162        ;
;  Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ihj1:auto_generated|alt_synch_pipe_mkd:rs_dgwp|dffpipe_ld9:dffpipe5|dffe7a[5] ;                        ;              ;                  ; 7.129        ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #11: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                              ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|rdptr_g[4]                                                ;
; Synchronization Node    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|alt_synch_pipe_pkd:ws_dgrp|dffpipe_od9:dffpipe8|dffe9a[4] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                             ;
; Included in Design MTBF ; Yes                                                                                                                                                                                ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                     ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                             ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                 ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                         ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                         ; 16.328                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                            ; 5                      ;              ;                  ;              ;
; Source Clock                                                                                                                                                                         ;                        ;              ;                  ;              ;
;  u6|altpll_component|auto_generated|pll1|clk[4]                                                                                                                                      ;                        ; 25.000       ; 40.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                ;                        ;              ;                  ;              ;
;  u6|altpll_component|auto_generated|pll1|clk[0]                                                                                                                                      ;                        ; 10.000       ; 100.0 MHz        ;              ;
; Asynchronous Source                                                                                                                                                                  ;                        ;              ;                  ;              ;
;  Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|rdptr_g[4]                                                 ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                            ;                        ;              ;                  ;              ;
;  Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|alt_synch_pipe_pkd:ws_dgrp|dffpipe_od9:dffpipe8|dffe9a[4]  ;                        ;              ;                  ; 9.169        ;
;  Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|alt_synch_pipe_pkd:ws_dgrp|dffpipe_od9:dffpipe8|dffe10a[4] ;                        ;              ;                  ; 7.159        ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #12: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                              ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|rdptr_g[2]                                                ;
; Synchronization Node    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|alt_synch_pipe_pkd:ws_dgrp|dffpipe_od9:dffpipe8|dffe9a[2] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                             ;
; Included in Design MTBF ; Yes                                                                                                                                                                                ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                     ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                             ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                 ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                         ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                         ; 16.342                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                            ; 5                      ;              ;                  ;              ;
; Source Clock                                                                                                                                                                         ;                        ;              ;                  ;              ;
;  u6|altpll_component|auto_generated|pll1|clk[4]                                                                                                                                      ;                        ; 25.000       ; 40.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                ;                        ;              ;                  ;              ;
;  u6|altpll_component|auto_generated|pll1|clk[0]                                                                                                                                      ;                        ; 10.000       ; 100.0 MHz        ;              ;
; Asynchronous Source                                                                                                                                                                  ;                        ;              ;                  ;              ;
;  Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|rdptr_g[2]                                                 ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                            ;                        ;              ;                  ;              ;
;  Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|alt_synch_pipe_pkd:ws_dgrp|dffpipe_od9:dffpipe8|dffe9a[2]  ;                        ;              ;                  ; 9.328        ;
;  Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|alt_synch_pipe_pkd:ws_dgrp|dffpipe_od9:dffpipe8|dffe10a[2] ;                        ;              ;                  ; 7.014        ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #13: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                 ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                               ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ihj1:auto_generated|delayed_wrptr_g[0]                                        ;
; Synchronization Node    ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ihj1:auto_generated|alt_synch_pipe_mkd:rs_dgwp|dffpipe_ld9:dffpipe5|dffe6a[0] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                              ;
; Included in Design MTBF ; Yes                                                                                                                                                                                 ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                     ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                             ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                 ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                         ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                         ; 16.346                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                            ; 12.5                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                         ;                        ;              ;                  ;              ;
;  Unknown                                                                                                                                                                             ;                        ;              ;                  ;              ;
; Synchronization Clock                                                                                                                                                                ;                        ;              ;                  ;              ;
;  u6|altpll_component|auto_generated|pll1|clk[0]                                                                                                                                      ;                        ; 10.000       ; 100.0 MHz        ;              ;
; Asynchronous Source                                                                                                                                                                  ;                        ;              ;                  ;              ;
;  Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ihj1:auto_generated|delayed_wrptr_g[0]                                        ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                            ;                        ;              ;                  ;              ;
;  Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ihj1:auto_generated|alt_synch_pipe_mkd:rs_dgwp|dffpipe_ld9:dffpipe5|dffe6a[0] ;                        ;              ;                  ; 8.637        ;
;  Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ihj1:auto_generated|alt_synch_pipe_mkd:rs_dgwp|dffpipe_ld9:dffpipe5|dffe7a[0] ;                        ;              ;                  ; 7.709        ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #14: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                              ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|rdptr_g[5]                                                ;
; Synchronization Node    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|alt_synch_pipe_pkd:ws_dgrp|dffpipe_od9:dffpipe8|dffe9a[5] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                             ;
; Included in Design MTBF ; Yes                                                                                                                                                                                ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                     ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                             ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                 ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                         ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                         ; 16.355                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                            ; 5                      ;              ;                  ;              ;
; Source Clock                                                                                                                                                                         ;                        ;              ;                  ;              ;
;  u6|altpll_component|auto_generated|pll1|clk[4]                                                                                                                                      ;                        ; 25.000       ; 40.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                ;                        ;              ;                  ;              ;
;  u6|altpll_component|auto_generated|pll1|clk[0]                                                                                                                                      ;                        ; 10.000       ; 100.0 MHz        ;              ;
; Asynchronous Source                                                                                                                                                                  ;                        ;              ;                  ;              ;
;  Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|rdptr_g[5]                                                 ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                            ;                        ;              ;                  ;              ;
;  Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|alt_synch_pipe_pkd:ws_dgrp|dffpipe_od9:dffpipe8|dffe9a[5]  ;                        ;              ;                  ; 9.033        ;
;  Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|alt_synch_pipe_pkd:ws_dgrp|dffpipe_od9:dffpipe8|dffe10a[5] ;                        ;              ;                  ; 7.322        ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #15: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                              ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|rdptr_g[0]                                                ;
; Synchronization Node    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|alt_synch_pipe_pkd:ws_dgrp|dffpipe_od9:dffpipe8|dffe9a[0] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                             ;
; Included in Design MTBF ; Yes                                                                                                                                                                                ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                     ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                             ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                 ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                         ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                         ; 16.371                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                            ; 5                      ;              ;                  ;              ;
; Source Clock                                                                                                                                                                         ;                        ;              ;                  ;              ;
;  u6|altpll_component|auto_generated|pll1|clk[4]                                                                                                                                      ;                        ; 25.000       ; 40.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                ;                        ;              ;                  ;              ;
;  u6|altpll_component|auto_generated|pll1|clk[0]                                                                                                                                      ;                        ; 10.000       ; 100.0 MHz        ;              ;
; Asynchronous Source                                                                                                                                                                  ;                        ;              ;                  ;              ;
;  Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|rdptr_g[0]                                                 ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                            ;                        ;              ;                  ;              ;
;  Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|alt_synch_pipe_pkd:ws_dgrp|dffpipe_od9:dffpipe8|dffe9a[0]  ;                        ;              ;                  ; 9.215        ;
;  Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|alt_synch_pipe_pkd:ws_dgrp|dffpipe_od9:dffpipe8|dffe10a[0] ;                        ;              ;                  ; 7.156        ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #16: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                 ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                               ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ihj1:auto_generated|delayed_wrptr_g[0]                                        ;
; Synchronization Node    ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ihj1:auto_generated|alt_synch_pipe_mkd:rs_dgwp|dffpipe_ld9:dffpipe5|dffe6a[0] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                              ;
; Included in Design MTBF ; Yes                                                                                                                                                                                 ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                     ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                             ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                 ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                         ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                         ; 16.374                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                            ; 12.5                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                         ;                        ;              ;                  ;              ;
;  Unknown                                                                                                                                                                             ;                        ;              ;                  ;              ;
; Synchronization Clock                                                                                                                                                                ;                        ;              ;                  ;              ;
;  u6|altpll_component|auto_generated|pll1|clk[0]                                                                                                                                      ;                        ; 10.000       ; 100.0 MHz        ;              ;
; Asynchronous Source                                                                                                                                                                  ;                        ;              ;                  ;              ;
;  Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ihj1:auto_generated|delayed_wrptr_g[0]                                        ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                            ;                        ;              ;                  ;              ;
;  Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ihj1:auto_generated|alt_synch_pipe_mkd:rs_dgwp|dffpipe_ld9:dffpipe5|dffe6a[0] ;                        ;              ;                  ; 9.284        ;
;  Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ihj1:auto_generated|alt_synch_pipe_mkd:rs_dgwp|dffpipe_ld9:dffpipe5|dffe7a[0] ;                        ;              ;                  ; 7.090        ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #17: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                 ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                               ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ihj1:auto_generated|delayed_wrptr_g[5]                                        ;
; Synchronization Node    ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ihj1:auto_generated|alt_synch_pipe_mkd:rs_dgwp|dffpipe_ld9:dffpipe5|dffe6a[5] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                              ;
; Included in Design MTBF ; Yes                                                                                                                                                                                 ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                     ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                             ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                 ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                         ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                         ; 16.393                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                            ; 12.5                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                         ;                        ;              ;                  ;              ;
;  Unknown                                                                                                                                                                             ;                        ;              ;                  ;              ;
; Synchronization Clock                                                                                                                                                                ;                        ;              ;                  ;              ;
;  u6|altpll_component|auto_generated|pll1|clk[0]                                                                                                                                      ;                        ; 10.000       ; 100.0 MHz        ;              ;
; Asynchronous Source                                                                                                                                                                  ;                        ;              ;                  ;              ;
;  Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ihj1:auto_generated|delayed_wrptr_g[5]                                        ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                            ;                        ;              ;                  ;              ;
;  Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ihj1:auto_generated|alt_synch_pipe_mkd:rs_dgwp|dffpipe_ld9:dffpipe5|dffe6a[5] ;                        ;              ;                  ; 8.996        ;
;  Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ihj1:auto_generated|alt_synch_pipe_mkd:rs_dgwp|dffpipe_ld9:dffpipe5|dffe7a[5] ;                        ;              ;                  ; 7.397        ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #18: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                 ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                               ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ihj1:auto_generated|delayed_wrptr_g[7]                                        ;
; Synchronization Node    ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ihj1:auto_generated|alt_synch_pipe_mkd:rs_dgwp|dffpipe_ld9:dffpipe5|dffe6a[7] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                              ;
; Included in Design MTBF ; Yes                                                                                                                                                                                 ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                     ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                             ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                 ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                         ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                         ; 16.430                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                            ; 12.5                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                         ;                        ;              ;                  ;              ;
;  Unknown                                                                                                                                                                             ;                        ;              ;                  ;              ;
; Synchronization Clock                                                                                                                                                                ;                        ;              ;                  ;              ;
;  u6|altpll_component|auto_generated|pll1|clk[0]                                                                                                                                      ;                        ; 10.000       ; 100.0 MHz        ;              ;
; Asynchronous Source                                                                                                                                                                  ;                        ;              ;                  ;              ;
;  Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ihj1:auto_generated|delayed_wrptr_g[7]                                        ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                            ;                        ;              ;                  ;              ;
;  Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ihj1:auto_generated|alt_synch_pipe_mkd:rs_dgwp|dffpipe_ld9:dffpipe5|dffe6a[7] ;                        ;              ;                  ; 9.177        ;
;  Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ihj1:auto_generated|alt_synch_pipe_mkd:rs_dgwp|dffpipe_ld9:dffpipe5|dffe7a[7] ;                        ;              ;                  ; 7.253        ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #19: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                 ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                               ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ihj1:auto_generated|delayed_wrptr_g[6]                                        ;
; Synchronization Node    ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ihj1:auto_generated|alt_synch_pipe_mkd:rs_dgwp|dffpipe_ld9:dffpipe5|dffe6a[6] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                              ;
; Included in Design MTBF ; Yes                                                                                                                                                                                 ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                     ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                             ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                 ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                         ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                         ; 16.450                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                            ; 12.5                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                         ;                        ;              ;                  ;              ;
;  Unknown                                                                                                                                                                             ;                        ;              ;                  ;              ;
; Synchronization Clock                                                                                                                                                                ;                        ;              ;                  ;              ;
;  u6|altpll_component|auto_generated|pll1|clk[0]                                                                                                                                      ;                        ; 10.000       ; 100.0 MHz        ;              ;
; Asynchronous Source                                                                                                                                                                  ;                        ;              ;                  ;              ;
;  Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ihj1:auto_generated|delayed_wrptr_g[6]                                        ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                            ;                        ;              ;                  ;              ;
;  Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ihj1:auto_generated|alt_synch_pipe_mkd:rs_dgwp|dffpipe_ld9:dffpipe5|dffe6a[6] ;                        ;              ;                  ; 8.868        ;
;  Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ihj1:auto_generated|alt_synch_pipe_mkd:rs_dgwp|dffpipe_ld9:dffpipe5|dffe7a[6] ;                        ;              ;                  ; 7.582        ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #20: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                              ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|rdptr_g[6]                                                ;
; Synchronization Node    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|alt_synch_pipe_pkd:ws_dgrp|dffpipe_od9:dffpipe8|dffe9a[6] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                             ;
; Included in Design MTBF ; Yes                                                                                                                                                                                ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                     ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                             ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                 ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                         ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                         ; 16.464                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                            ; 5                      ;              ;                  ;              ;
; Source Clock                                                                                                                                                                         ;                        ;              ;                  ;              ;
;  u6|altpll_component|auto_generated|pll1|clk[4]                                                                                                                                      ;                        ; 25.000       ; 40.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                ;                        ;              ;                  ;              ;
;  u6|altpll_component|auto_generated|pll1|clk[0]                                                                                                                                      ;                        ; 10.000       ; 100.0 MHz        ;              ;
; Asynchronous Source                                                                                                                                                                  ;                        ;              ;                  ;              ;
;  Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|rdptr_g[6]                                                 ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                            ;                        ;              ;                  ;              ;
;  Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|alt_synch_pipe_pkd:ws_dgrp|dffpipe_od9:dffpipe8|dffe9a[6]  ;                        ;              ;                  ; 9.012        ;
;  Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|alt_synch_pipe_pkd:ws_dgrp|dffpipe_od9:dffpipe8|dffe10a[6] ;                        ;              ;                  ; 7.452        ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #21: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                 ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                               ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ihj1:auto_generated|delayed_wrptr_g[4]                                        ;
; Synchronization Node    ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ihj1:auto_generated|alt_synch_pipe_mkd:rs_dgwp|dffpipe_ld9:dffpipe5|dffe6a[4] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                              ;
; Included in Design MTBF ; Yes                                                                                                                                                                                 ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                     ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                             ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                 ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                         ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                         ; 16.470                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                            ; 12.5                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                         ;                        ;              ;                  ;              ;
;  Unknown                                                                                                                                                                             ;                        ;              ;                  ;              ;
; Synchronization Clock                                                                                                                                                                ;                        ;              ;                  ;              ;
;  u6|altpll_component|auto_generated|pll1|clk[0]                                                                                                                                      ;                        ; 10.000       ; 100.0 MHz        ;              ;
; Asynchronous Source                                                                                                                                                                  ;                        ;              ;                  ;              ;
;  Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ihj1:auto_generated|delayed_wrptr_g[4]                                        ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                            ;                        ;              ;                  ;              ;
;  Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ihj1:auto_generated|alt_synch_pipe_mkd:rs_dgwp|dffpipe_ld9:dffpipe5|dffe6a[4] ;                        ;              ;                  ; 9.259        ;
;  Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ihj1:auto_generated|alt_synch_pipe_mkd:rs_dgwp|dffpipe_ld9:dffpipe5|dffe7a[4] ;                        ;              ;                  ; 7.211        ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #22: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                              ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|rdptr_g[2]                                                ;
; Synchronization Node    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|alt_synch_pipe_pkd:ws_dgrp|dffpipe_od9:dffpipe8|dffe9a[2] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                             ;
; Included in Design MTBF ; Yes                                                                                                                                                                                ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                     ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                             ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                 ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                         ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                         ; 16.473                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                            ; 5                      ;              ;                  ;              ;
; Source Clock                                                                                                                                                                         ;                        ;              ;                  ;              ;
;  u6|altpll_component|auto_generated|pll1|clk[4]                                                                                                                                      ;                        ; 25.000       ; 40.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                ;                        ;              ;                  ;              ;
;  u6|altpll_component|auto_generated|pll1|clk[0]                                                                                                                                      ;                        ; 10.000       ; 100.0 MHz        ;              ;
; Asynchronous Source                                                                                                                                                                  ;                        ;              ;                  ;              ;
;  Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|rdptr_g[2]                                                 ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                            ;                        ;              ;                  ;              ;
;  Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|alt_synch_pipe_pkd:ws_dgrp|dffpipe_od9:dffpipe8|dffe9a[2]  ;                        ;              ;                  ; 9.196        ;
;  Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|alt_synch_pipe_pkd:ws_dgrp|dffpipe_od9:dffpipe8|dffe10a[2] ;                        ;              ;                  ; 7.277        ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #23: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                              ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|rdptr_g[6]                                                ;
; Synchronization Node    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|alt_synch_pipe_pkd:ws_dgrp|dffpipe_od9:dffpipe8|dffe9a[6] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                             ;
; Included in Design MTBF ; Yes                                                                                                                                                                                ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                     ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                             ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                 ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                         ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                         ; 16.485                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                            ; 5                      ;              ;                  ;              ;
; Source Clock                                                                                                                                                                         ;                        ;              ;                  ;              ;
;  u6|altpll_component|auto_generated|pll1|clk[4]                                                                                                                                      ;                        ; 25.000       ; 40.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                ;                        ;              ;                  ;              ;
;  u6|altpll_component|auto_generated|pll1|clk[0]                                                                                                                                      ;                        ; 10.000       ; 100.0 MHz        ;              ;
; Asynchronous Source                                                                                                                                                                  ;                        ;              ;                  ;              ;
;  Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|rdptr_g[6]                                                 ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                            ;                        ;              ;                  ;              ;
;  Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|alt_synch_pipe_pkd:ws_dgrp|dffpipe_od9:dffpipe8|dffe9a[6]  ;                        ;              ;                  ; 9.200        ;
;  Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|alt_synch_pipe_pkd:ws_dgrp|dffpipe_od9:dffpipe8|dffe10a[6] ;                        ;              ;                  ; 7.285        ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #24: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                              ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|rdptr_g[8]                                                ;
; Synchronization Node    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|alt_synch_pipe_pkd:ws_dgrp|dffpipe_od9:dffpipe8|dffe9a[8] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                             ;
; Included in Design MTBF ; Yes                                                                                                                                                                                ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                     ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                             ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                 ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                         ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                         ; 16.512                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                            ; 5                      ;              ;                  ;              ;
; Source Clock                                                                                                                                                                         ;                        ;              ;                  ;              ;
;  u6|altpll_component|auto_generated|pll1|clk[4]                                                                                                                                      ;                        ; 25.000       ; 40.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                ;                        ;              ;                  ;              ;
;  u6|altpll_component|auto_generated|pll1|clk[0]                                                                                                                                      ;                        ; 10.000       ; 100.0 MHz        ;              ;
; Asynchronous Source                                                                                                                                                                  ;                        ;              ;                  ;              ;
;  Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|rdptr_g[8]                                                 ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                            ;                        ;              ;                  ;              ;
;  Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|alt_synch_pipe_pkd:ws_dgrp|dffpipe_od9:dffpipe8|dffe9a[8]  ;                        ;              ;                  ; 8.971        ;
;  Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|alt_synch_pipe_pkd:ws_dgrp|dffpipe_od9:dffpipe8|dffe10a[8] ;                        ;              ;                  ; 7.541        ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #25: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                 ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                               ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ihj1:auto_generated|delayed_wrptr_g[7]                                        ;
; Synchronization Node    ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ihj1:auto_generated|alt_synch_pipe_mkd:rs_dgwp|dffpipe_ld9:dffpipe5|dffe6a[7] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                              ;
; Included in Design MTBF ; Yes                                                                                                                                                                                 ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                     ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                             ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                 ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                         ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                         ; 16.591                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                            ; 12.5                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                         ;                        ;              ;                  ;              ;
;  Unknown                                                                                                                                                                             ;                        ;              ;                  ;              ;
; Synchronization Clock                                                                                                                                                                ;                        ;              ;                  ;              ;
;  u6|altpll_component|auto_generated|pll1|clk[0]                                                                                                                                      ;                        ; 10.000       ; 100.0 MHz        ;              ;
; Asynchronous Source                                                                                                                                                                  ;                        ;              ;                  ;              ;
;  Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ihj1:auto_generated|delayed_wrptr_g[7]                                        ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                            ;                        ;              ;                  ;              ;
;  Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ihj1:auto_generated|alt_synch_pipe_mkd:rs_dgwp|dffpipe_ld9:dffpipe5|dffe6a[7] ;                        ;              ;                  ; 9.193        ;
;  Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ihj1:auto_generated|alt_synch_pipe_mkd:rs_dgwp|dffpipe_ld9:dffpipe5|dffe7a[7] ;                        ;              ;                  ; 7.398        ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #26: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                              ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|rdptr_g[5]                                                ;
; Synchronization Node    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|alt_synch_pipe_pkd:ws_dgrp|dffpipe_od9:dffpipe8|dffe9a[5] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                             ;
; Included in Design MTBF ; Yes                                                                                                                                                                                ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                     ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                             ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                 ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                         ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                         ; 16.597                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                            ; 5                      ;              ;                  ;              ;
; Source Clock                                                                                                                                                                         ;                        ;              ;                  ;              ;
;  u6|altpll_component|auto_generated|pll1|clk[4]                                                                                                                                      ;                        ; 25.000       ; 40.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                ;                        ;              ;                  ;              ;
;  u6|altpll_component|auto_generated|pll1|clk[0]                                                                                                                                      ;                        ; 10.000       ; 100.0 MHz        ;              ;
; Asynchronous Source                                                                                                                                                                  ;                        ;              ;                  ;              ;
;  Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|rdptr_g[5]                                                 ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                            ;                        ;              ;                  ;              ;
;  Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|alt_synch_pipe_pkd:ws_dgrp|dffpipe_od9:dffpipe8|dffe9a[5]  ;                        ;              ;                  ; 9.331        ;
;  Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|alt_synch_pipe_pkd:ws_dgrp|dffpipe_od9:dffpipe8|dffe10a[5] ;                        ;              ;                  ; 7.266        ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #27: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                 ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                               ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ihj1:auto_generated|delayed_wrptr_g[6]                                        ;
; Synchronization Node    ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ihj1:auto_generated|alt_synch_pipe_mkd:rs_dgwp|dffpipe_ld9:dffpipe5|dffe6a[6] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                              ;
; Included in Design MTBF ; Yes                                                                                                                                                                                 ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                     ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                             ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                 ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                         ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                         ; 16.598                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                            ; 12.5                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                         ;                        ;              ;                  ;              ;
;  Unknown                                                                                                                                                                             ;                        ;              ;                  ;              ;
; Synchronization Clock                                                                                                                                                                ;                        ;              ;                  ;              ;
;  u6|altpll_component|auto_generated|pll1|clk[0]                                                                                                                                      ;                        ; 10.000       ; 100.0 MHz        ;              ;
; Asynchronous Source                                                                                                                                                                  ;                        ;              ;                  ;              ;
;  Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ihj1:auto_generated|delayed_wrptr_g[6]                                        ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                            ;                        ;              ;                  ;              ;
;  Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ihj1:auto_generated|alt_synch_pipe_mkd:rs_dgwp|dffpipe_ld9:dffpipe5|dffe6a[6] ;                        ;              ;                  ; 9.275        ;
;  Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ihj1:auto_generated|alt_synch_pipe_mkd:rs_dgwp|dffpipe_ld9:dffpipe5|dffe7a[6] ;                        ;              ;                  ; 7.323        ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #28: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                              ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|rdptr_g[8]                                                ;
; Synchronization Node    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|alt_synch_pipe_pkd:ws_dgrp|dffpipe_od9:dffpipe8|dffe9a[8] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                             ;
; Included in Design MTBF ; Yes                                                                                                                                                                                ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                     ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                             ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                 ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                         ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                         ; 16.601                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                            ; 5                      ;              ;                  ;              ;
; Source Clock                                                                                                                                                                         ;                        ;              ;                  ;              ;
;  u6|altpll_component|auto_generated|pll1|clk[4]                                                                                                                                      ;                        ; 25.000       ; 40.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                ;                        ;              ;                  ;              ;
;  u6|altpll_component|auto_generated|pll1|clk[0]                                                                                                                                      ;                        ; 10.000       ; 100.0 MHz        ;              ;
; Asynchronous Source                                                                                                                                                                  ;                        ;              ;                  ;              ;
;  Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|rdptr_g[8]                                                 ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                            ;                        ;              ;                  ;              ;
;  Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|alt_synch_pipe_pkd:ws_dgrp|dffpipe_od9:dffpipe8|dffe9a[8]  ;                        ;              ;                  ; 9.194        ;
;  Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|alt_synch_pipe_pkd:ws_dgrp|dffpipe_od9:dffpipe8|dffe10a[8] ;                        ;              ;                  ; 7.407        ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #29: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                              ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|rdptr_g[7]                                                ;
; Synchronization Node    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|alt_synch_pipe_pkd:ws_dgrp|dffpipe_od9:dffpipe8|dffe9a[7] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                             ;
; Included in Design MTBF ; Yes                                                                                                                                                                                ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                     ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                             ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                 ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                         ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                         ; 16.613                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                            ; 5                      ;              ;                  ;              ;
; Source Clock                                                                                                                                                                         ;                        ;              ;                  ;              ;
;  u6|altpll_component|auto_generated|pll1|clk[4]                                                                                                                                      ;                        ; 25.000       ; 40.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                ;                        ;              ;                  ;              ;
;  u6|altpll_component|auto_generated|pll1|clk[0]                                                                                                                                      ;                        ; 10.000       ; 100.0 MHz        ;              ;
; Asynchronous Source                                                                                                                                                                  ;                        ;              ;                  ;              ;
;  Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|rdptr_g[7]                                                 ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                            ;                        ;              ;                  ;              ;
;  Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|alt_synch_pipe_pkd:ws_dgrp|dffpipe_od9:dffpipe8|dffe9a[7]  ;                        ;              ;                  ; 9.191        ;
;  Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|alt_synch_pipe_pkd:ws_dgrp|dffpipe_od9:dffpipe8|dffe10a[7] ;                        ;              ;                  ; 7.422        ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #30: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                 ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                               ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ihj1:auto_generated|delayed_wrptr_g[1]                                        ;
; Synchronization Node    ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ihj1:auto_generated|alt_synch_pipe_mkd:rs_dgwp|dffpipe_ld9:dffpipe5|dffe6a[1] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                              ;
; Included in Design MTBF ; Yes                                                                                                                                                                                 ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                     ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                             ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                 ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                         ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                         ; 16.648                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                            ; 12.5                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                         ;                        ;              ;                  ;              ;
;  Unknown                                                                                                                                                                             ;                        ;              ;                  ;              ;
; Synchronization Clock                                                                                                                                                                ;                        ;              ;                  ;              ;
;  u6|altpll_component|auto_generated|pll1|clk[0]                                                                                                                                      ;                        ; 10.000       ; 100.0 MHz        ;              ;
; Asynchronous Source                                                                                                                                                                  ;                        ;              ;                  ;              ;
;  Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ihj1:auto_generated|delayed_wrptr_g[1]                                        ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                            ;                        ;              ;                  ;              ;
;  Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ihj1:auto_generated|alt_synch_pipe_mkd:rs_dgwp|dffpipe_ld9:dffpipe5|dffe6a[1] ;                        ;              ;                  ; 9.162        ;
;  Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ihj1:auto_generated|alt_synch_pipe_mkd:rs_dgwp|dffpipe_ld9:dffpipe5|dffe7a[1] ;                        ;              ;                  ; 7.486        ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #31: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                              ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|rdptr_g[3]                                                ;
; Synchronization Node    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|alt_synch_pipe_pkd:ws_dgrp|dffpipe_od9:dffpipe8|dffe9a[3] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                             ;
; Included in Design MTBF ; Yes                                                                                                                                                                                ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                     ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                             ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                 ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                         ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                         ; 16.752                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                            ; 5                      ;              ;                  ;              ;
; Source Clock                                                                                                                                                                         ;                        ;              ;                  ;              ;
;  u6|altpll_component|auto_generated|pll1|clk[4]                                                                                                                                      ;                        ; 25.000       ; 40.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                ;                        ;              ;                  ;              ;
;  u6|altpll_component|auto_generated|pll1|clk[0]                                                                                                                                      ;                        ; 10.000       ; 100.0 MHz        ;              ;
; Asynchronous Source                                                                                                                                                                  ;                        ;              ;                  ;              ;
;  Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|rdptr_g[3]                                                 ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                            ;                        ;              ;                  ;              ;
;  Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|alt_synch_pipe_pkd:ws_dgrp|dffpipe_od9:dffpipe8|dffe9a[3]  ;                        ;              ;                  ; 9.329        ;
;  Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|alt_synch_pipe_pkd:ws_dgrp|dffpipe_od9:dffpipe8|dffe10a[3] ;                        ;              ;                  ; 7.423        ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #32: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                 ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                               ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ihj1:auto_generated|delayed_wrptr_g[4]                                        ;
; Synchronization Node    ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ihj1:auto_generated|alt_synch_pipe_mkd:rs_dgwp|dffpipe_ld9:dffpipe5|dffe6a[4] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                              ;
; Included in Design MTBF ; Yes                                                                                                                                                                                 ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                     ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                             ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                 ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                         ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                         ; 16.775                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                            ; 12.5                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                         ;                        ;              ;                  ;              ;
;  Unknown                                                                                                                                                                             ;                        ;              ;                  ;              ;
; Synchronization Clock                                                                                                                                                                ;                        ;              ;                  ;              ;
;  u6|altpll_component|auto_generated|pll1|clk[0]                                                                                                                                      ;                        ; 10.000       ; 100.0 MHz        ;              ;
; Asynchronous Source                                                                                                                                                                  ;                        ;              ;                  ;              ;
;  Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ihj1:auto_generated|delayed_wrptr_g[4]                                        ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                            ;                        ;              ;                  ;              ;
;  Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ihj1:auto_generated|alt_synch_pipe_mkd:rs_dgwp|dffpipe_ld9:dffpipe5|dffe6a[4] ;                        ;              ;                  ; 9.191        ;
;  Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ihj1:auto_generated|alt_synch_pipe_mkd:rs_dgwp|dffpipe_ld9:dffpipe5|dffe7a[4] ;                        ;              ;                  ; 7.584        ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #33: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                 ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                               ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ihj1:auto_generated|delayed_wrptr_g[2]                                        ;
; Synchronization Node    ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ihj1:auto_generated|alt_synch_pipe_mkd:rs_dgwp|dffpipe_ld9:dffpipe5|dffe6a[2] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                              ;
; Included in Design MTBF ; Yes                                                                                                                                                                                 ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                     ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                             ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                 ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                         ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                         ; 16.800                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                            ; 12.5                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                         ;                        ;              ;                  ;              ;
;  Unknown                                                                                                                                                                             ;                        ;              ;                  ;              ;
; Synchronization Clock                                                                                                                                                                ;                        ;              ;                  ;              ;
;  u6|altpll_component|auto_generated|pll1|clk[0]                                                                                                                                      ;                        ; 10.000       ; 100.0 MHz        ;              ;
; Asynchronous Source                                                                                                                                                                  ;                        ;              ;                  ;              ;
;  Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ihj1:auto_generated|delayed_wrptr_g[2]                                        ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                            ;                        ;              ;                  ;              ;
;  Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ihj1:auto_generated|alt_synch_pipe_mkd:rs_dgwp|dffpipe_ld9:dffpipe5|dffe6a[2] ;                        ;              ;                  ; 8.994        ;
;  Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ihj1:auto_generated|alt_synch_pipe_mkd:rs_dgwp|dffpipe_ld9:dffpipe5|dffe7a[2] ;                        ;              ;                  ; 7.806        ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #34: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                              ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|rdptr_g[1]                                                ;
; Synchronization Node    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|alt_synch_pipe_pkd:ws_dgrp|dffpipe_od9:dffpipe8|dffe9a[1] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                             ;
; Included in Design MTBF ; Yes                                                                                                                                                                                ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                     ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                             ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                 ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                         ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                         ; 16.823                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                            ; 5                      ;              ;                  ;              ;
; Source Clock                                                                                                                                                                         ;                        ;              ;                  ;              ;
;  u6|altpll_component|auto_generated|pll1|clk[4]                                                                                                                                      ;                        ; 25.000       ; 40.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                ;                        ;              ;                  ;              ;
;  u6|altpll_component|auto_generated|pll1|clk[0]                                                                                                                                      ;                        ; 10.000       ; 100.0 MHz        ;              ;
; Asynchronous Source                                                                                                                                                                  ;                        ;              ;                  ;              ;
;  Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|rdptr_g[1]                                                 ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                            ;                        ;              ;                  ;              ;
;  Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|alt_synch_pipe_pkd:ws_dgrp|dffpipe_od9:dffpipe8|dffe9a[1]  ;                        ;              ;                  ; 9.209        ;
;  Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|alt_synch_pipe_pkd:ws_dgrp|dffpipe_od9:dffpipe8|dffe10a[1] ;                        ;              ;                  ; 7.614        ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #35: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                              ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|rdptr_g[1]                                                ;
; Synchronization Node    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|alt_synch_pipe_pkd:ws_dgrp|dffpipe_od9:dffpipe8|dffe9a[1] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                             ;
; Included in Design MTBF ; Yes                                                                                                                                                                                ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                     ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                             ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                 ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                         ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                         ; 17.034                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                            ; 5                      ;              ;                  ;              ;
; Source Clock                                                                                                                                                                         ;                        ;              ;                  ;              ;
;  u6|altpll_component|auto_generated|pll1|clk[4]                                                                                                                                      ;                        ; 25.000       ; 40.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                ;                        ;              ;                  ;              ;
;  u6|altpll_component|auto_generated|pll1|clk[0]                                                                                                                                      ;                        ; 10.000       ; 100.0 MHz        ;              ;
; Asynchronous Source                                                                                                                                                                  ;                        ;              ;                  ;              ;
;  Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|rdptr_g[1]                                                 ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                            ;                        ;              ;                  ;              ;
;  Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|alt_synch_pipe_pkd:ws_dgrp|dffpipe_od9:dffpipe8|dffe9a[1]  ;                        ;              ;                  ; 9.208        ;
;  Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|alt_synch_pipe_pkd:ws_dgrp|dffpipe_od9:dffpipe8|dffe10a[1] ;                        ;              ;                  ; 7.826        ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #36: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                 ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                               ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ihj1:auto_generated|delayed_wrptr_g[1]                                        ;
; Synchronization Node    ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ihj1:auto_generated|alt_synch_pipe_mkd:rs_dgwp|dffpipe_ld9:dffpipe5|dffe6a[1] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                              ;
; Included in Design MTBF ; Yes                                                                                                                                                                                 ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                     ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                             ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                 ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                         ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                         ; 17.080                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                            ; 12.5                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                         ;                        ;              ;                  ;              ;
;  Unknown                                                                                                                                                                             ;                        ;              ;                  ;              ;
; Synchronization Clock                                                                                                                                                                ;                        ;              ;                  ;              ;
;  u6|altpll_component|auto_generated|pll1|clk[0]                                                                                                                                      ;                        ; 10.000       ; 100.0 MHz        ;              ;
; Asynchronous Source                                                                                                                                                                  ;                        ;              ;                  ;              ;
;  Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ihj1:auto_generated|delayed_wrptr_g[1]                                        ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                            ;                        ;              ;                  ;              ;
;  Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ihj1:auto_generated|alt_synch_pipe_mkd:rs_dgwp|dffpipe_ld9:dffpipe5|dffe6a[1] ;                        ;              ;                  ; 9.329        ;
;  Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ihj1:auto_generated|alt_synch_pipe_mkd:rs_dgwp|dffpipe_ld9:dffpipe5|dffe7a[1] ;                        ;              ;                  ; 7.751        ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #37: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                              ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|delayed_wrptr_g[2]                                        ;
; Synchronization Node    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|alt_synch_pipe_okd:rs_dgwp|dffpipe_nd9:dffpipe5|dffe6a[2] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                             ;
; Included in Design MTBF ; Yes                                                                                                                                                                                ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                    ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                            ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                               ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                        ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                        ; 46.081                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                           ; 12.5                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                        ;                        ;              ;                  ;              ;
;  u6|altpll_component|auto_generated|pll1|clk[0]                                                                                                                                     ;                        ; 10.000       ; 100.0 MHz        ;              ;
; Synchronization Clock                                                                                                                                                               ;                        ;              ;                  ;              ;
;  u6|altpll_component|auto_generated|pll1|clk[4]                                                                                                                                     ;                        ; 25.000       ; 40.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                 ;                        ;              ;                  ;              ;
;  Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|delayed_wrptr_g[2]                                        ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                           ;                        ;              ;                  ;              ;
;  Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|alt_synch_pipe_okd:rs_dgwp|dffpipe_nd9:dffpipe5|dffe6a[2] ;                        ;              ;                  ; 24.182       ;
;  Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|alt_synch_pipe_okd:rs_dgwp|dffpipe_nd9:dffpipe5|dffe7a[2] ;                        ;              ;                  ; 21.899       ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #38: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                              ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|delayed_wrptr_g[0]                                        ;
; Synchronization Node    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|alt_synch_pipe_okd:rs_dgwp|dffpipe_nd9:dffpipe5|dffe6a[0] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                             ;
; Included in Design MTBF ; Yes                                                                                                                                                                                ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                    ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                            ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                               ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                        ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                        ; 46.158                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                           ; 12.5                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                        ;                        ;              ;                  ;              ;
;  u6|altpll_component|auto_generated|pll1|clk[0]                                                                                                                                     ;                        ; 10.000       ; 100.0 MHz        ;              ;
; Synchronization Clock                                                                                                                                                               ;                        ;              ;                  ;              ;
;  u6|altpll_component|auto_generated|pll1|clk[4]                                                                                                                                     ;                        ; 25.000       ; 40.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                 ;                        ;              ;                  ;              ;
;  Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|delayed_wrptr_g[0]                                        ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                           ;                        ;              ;                  ;              ;
;  Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|alt_synch_pipe_okd:rs_dgwp|dffpipe_nd9:dffpipe5|dffe6a[0] ;                        ;              ;                  ; 24.319       ;
;  Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|alt_synch_pipe_okd:rs_dgwp|dffpipe_nd9:dffpipe5|dffe7a[0] ;                        ;              ;                  ; 21.839       ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #39: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                              ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|delayed_wrptr_g[5]                                        ;
; Synchronization Node    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|alt_synch_pipe_okd:rs_dgwp|dffpipe_nd9:dffpipe5|dffe6a[5] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                             ;
; Included in Design MTBF ; Yes                                                                                                                                                                                ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                    ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                            ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                               ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                        ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                        ; 46.160                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                           ; 12.5                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                        ;                        ;              ;                  ;              ;
;  u6|altpll_component|auto_generated|pll1|clk[0]                                                                                                                                     ;                        ; 10.000       ; 100.0 MHz        ;              ;
; Synchronization Clock                                                                                                                                                               ;                        ;              ;                  ;              ;
;  u6|altpll_component|auto_generated|pll1|clk[4]                                                                                                                                     ;                        ; 25.000       ; 40.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                 ;                        ;              ;                  ;              ;
;  Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|delayed_wrptr_g[5]                                        ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                           ;                        ;              ;                  ;              ;
;  Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|alt_synch_pipe_okd:rs_dgwp|dffpipe_nd9:dffpipe5|dffe6a[5] ;                        ;              ;                  ; 24.318       ;
;  Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|alt_synch_pipe_okd:rs_dgwp|dffpipe_nd9:dffpipe5|dffe7a[5] ;                        ;              ;                  ; 21.842       ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #40: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                              ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|delayed_wrptr_g[5]                                        ;
; Synchronization Node    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|alt_synch_pipe_okd:rs_dgwp|dffpipe_nd9:dffpipe5|dffe6a[5] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                             ;
; Included in Design MTBF ; Yes                                                                                                                                                                                ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                    ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                            ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                               ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                        ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                        ; 46.221                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                           ; 12.5                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                        ;                        ;              ;                  ;              ;
;  u6|altpll_component|auto_generated|pll1|clk[0]                                                                                                                                     ;                        ; 10.000       ; 100.0 MHz        ;              ;
; Synchronization Clock                                                                                                                                                               ;                        ;              ;                  ;              ;
;  u6|altpll_component|auto_generated|pll1|clk[4]                                                                                                                                     ;                        ; 25.000       ; 40.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                 ;                        ;              ;                  ;              ;
;  Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|delayed_wrptr_g[5]                                        ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                           ;                        ;              ;                  ;              ;
;  Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|alt_synch_pipe_okd:rs_dgwp|dffpipe_nd9:dffpipe5|dffe6a[5] ;                        ;              ;                  ; 24.181       ;
;  Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|alt_synch_pipe_okd:rs_dgwp|dffpipe_nd9:dffpipe5|dffe7a[5] ;                        ;              ;                  ; 22.040       ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #41: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                              ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|delayed_wrptr_g[6]                                        ;
; Synchronization Node    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|alt_synch_pipe_okd:rs_dgwp|dffpipe_nd9:dffpipe5|dffe6a[6] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                             ;
; Included in Design MTBF ; Yes                                                                                                                                                                                ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                    ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                            ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                               ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                        ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                        ; 46.294                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                           ; 12.5                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                        ;                        ;              ;                  ;              ;
;  u6|altpll_component|auto_generated|pll1|clk[0]                                                                                                                                     ;                        ; 10.000       ; 100.0 MHz        ;              ;
; Synchronization Clock                                                                                                                                                               ;                        ;              ;                  ;              ;
;  u6|altpll_component|auto_generated|pll1|clk[4]                                                                                                                                     ;                        ; 25.000       ; 40.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                 ;                        ;              ;                  ;              ;
;  Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|delayed_wrptr_g[6]                                        ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                           ;                        ;              ;                  ;              ;
;  Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|alt_synch_pipe_okd:rs_dgwp|dffpipe_nd9:dffpipe5|dffe6a[6] ;                        ;              ;                  ; 24.177       ;
;  Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|alt_synch_pipe_okd:rs_dgwp|dffpipe_nd9:dffpipe5|dffe7a[6] ;                        ;              ;                  ; 22.117       ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #42: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                              ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|delayed_wrptr_g[2]                                        ;
; Synchronization Node    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|alt_synch_pipe_okd:rs_dgwp|dffpipe_nd9:dffpipe5|dffe6a[2] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                             ;
; Included in Design MTBF ; Yes                                                                                                                                                                                ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                    ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                            ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                               ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                        ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                        ; 46.299                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                           ; 12.5                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                        ;                        ;              ;                  ;              ;
;  u6|altpll_component|auto_generated|pll1|clk[0]                                                                                                                                     ;                        ; 10.000       ; 100.0 MHz        ;              ;
; Synchronization Clock                                                                                                                                                               ;                        ;              ;                  ;              ;
;  u6|altpll_component|auto_generated|pll1|clk[4]                                                                                                                                     ;                        ; 25.000       ; 40.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                 ;                        ;              ;                  ;              ;
;  Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|delayed_wrptr_g[2]                                        ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                           ;                        ;              ;                  ;              ;
;  Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|alt_synch_pipe_okd:rs_dgwp|dffpipe_nd9:dffpipe5|dffe6a[2] ;                        ;              ;                  ; 24.317       ;
;  Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|alt_synch_pipe_okd:rs_dgwp|dffpipe_nd9:dffpipe5|dffe7a[2] ;                        ;              ;                  ; 21.982       ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #43: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                              ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|delayed_wrptr_g[8]                                        ;
; Synchronization Node    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|alt_synch_pipe_okd:rs_dgwp|dffpipe_nd9:dffpipe5|dffe6a[8] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                             ;
; Included in Design MTBF ; Yes                                                                                                                                                                                ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                    ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                            ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                               ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                        ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                        ; 46.386                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                           ; 12.5                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                        ;                        ;              ;                  ;              ;
;  u6|altpll_component|auto_generated|pll1|clk[0]                                                                                                                                     ;                        ; 10.000       ; 100.0 MHz        ;              ;
; Synchronization Clock                                                                                                                                                               ;                        ;              ;                  ;              ;
;  u6|altpll_component|auto_generated|pll1|clk[4]                                                                                                                                     ;                        ; 25.000       ; 40.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                 ;                        ;              ;                  ;              ;
;  Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|delayed_wrptr_g[8]                                        ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                           ;                        ;              ;                  ;              ;
;  Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|alt_synch_pipe_okd:rs_dgwp|dffpipe_nd9:dffpipe5|dffe6a[8] ;                        ;              ;                  ; 24.316       ;
;  Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|alt_synch_pipe_okd:rs_dgwp|dffpipe_nd9:dffpipe5|dffe7a[8] ;                        ;              ;                  ; 22.070       ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #44: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                              ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|delayed_wrptr_g[4]                                        ;
; Synchronization Node    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|alt_synch_pipe_okd:rs_dgwp|dffpipe_nd9:dffpipe5|dffe6a[4] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                             ;
; Included in Design MTBF ; Yes                                                                                                                                                                                ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                    ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                            ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                               ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                        ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                        ; 46.394                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                           ; 12.5                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                        ;                        ;              ;                  ;              ;
;  u6|altpll_component|auto_generated|pll1|clk[0]                                                                                                                                     ;                        ; 10.000       ; 100.0 MHz        ;              ;
; Synchronization Clock                                                                                                                                                               ;                        ;              ;                  ;              ;
;  u6|altpll_component|auto_generated|pll1|clk[4]                                                                                                                                     ;                        ; 25.000       ; 40.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                 ;                        ;              ;                  ;              ;
;  Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|delayed_wrptr_g[4]                                        ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                           ;                        ;              ;                  ;              ;
;  Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|alt_synch_pipe_okd:rs_dgwp|dffpipe_nd9:dffpipe5|dffe6a[4] ;                        ;              ;                  ; 24.318       ;
;  Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|alt_synch_pipe_okd:rs_dgwp|dffpipe_nd9:dffpipe5|dffe7a[4] ;                        ;              ;                  ; 22.076       ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #45: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                              ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|delayed_wrptr_g[3]                                        ;
; Synchronization Node    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|alt_synch_pipe_okd:rs_dgwp|dffpipe_nd9:dffpipe5|dffe6a[3] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                             ;
; Included in Design MTBF ; Yes                                                                                                                                                                                ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                    ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                            ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                               ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                        ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                        ; 46.675                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                           ; 12.5                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                        ;                        ;              ;                  ;              ;
;  u6|altpll_component|auto_generated|pll1|clk[0]                                                                                                                                     ;                        ; 10.000       ; 100.0 MHz        ;              ;
; Synchronization Clock                                                                                                                                                               ;                        ;              ;                  ;              ;
;  u6|altpll_component|auto_generated|pll1|clk[4]                                                                                                                                     ;                        ; 25.000       ; 40.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                 ;                        ;              ;                  ;              ;
;  Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|delayed_wrptr_g[3]                                        ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                           ;                        ;              ;                  ;              ;
;  Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|alt_synch_pipe_okd:rs_dgwp|dffpipe_nd9:dffpipe5|dffe6a[3] ;                        ;              ;                  ; 24.194       ;
;  Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|alt_synch_pipe_okd:rs_dgwp|dffpipe_nd9:dffpipe5|dffe7a[3] ;                        ;              ;                  ; 22.481       ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #46: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                              ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|delayed_wrptr_g[6]                                        ;
; Synchronization Node    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|alt_synch_pipe_okd:rs_dgwp|dffpipe_nd9:dffpipe5|dffe6a[6] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                             ;
; Included in Design MTBF ; Yes                                                                                                                                                                                ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                    ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                            ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                               ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                        ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                        ; 46.796                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                           ; 12.5                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                        ;                        ;              ;                  ;              ;
;  u6|altpll_component|auto_generated|pll1|clk[0]                                                                                                                                     ;                        ; 10.000       ; 100.0 MHz        ;              ;
; Synchronization Clock                                                                                                                                                               ;                        ;              ;                  ;              ;
;  u6|altpll_component|auto_generated|pll1|clk[4]                                                                                                                                     ;                        ; 25.000       ; 40.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                 ;                        ;              ;                  ;              ;
;  Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|delayed_wrptr_g[6]                                        ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                           ;                        ;              ;                  ;              ;
;  Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|alt_synch_pipe_okd:rs_dgwp|dffpipe_nd9:dffpipe5|dffe6a[6] ;                        ;              ;                  ; 24.192       ;
;  Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|alt_synch_pipe_okd:rs_dgwp|dffpipe_nd9:dffpipe5|dffe7a[6] ;                        ;              ;                  ; 22.604       ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #47: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                              ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|delayed_wrptr_g[3]                                        ;
; Synchronization Node    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|alt_synch_pipe_okd:rs_dgwp|dffpipe_nd9:dffpipe5|dffe6a[3] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                             ;
; Included in Design MTBF ; Yes                                                                                                                                                                                ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                    ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                            ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                               ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                        ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                        ; 46.870                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                           ; 12.5                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                        ;                        ;              ;                  ;              ;
;  u6|altpll_component|auto_generated|pll1|clk[0]                                                                                                                                     ;                        ; 10.000       ; 100.0 MHz        ;              ;
; Synchronization Clock                                                                                                                                                               ;                        ;              ;                  ;              ;
;  u6|altpll_component|auto_generated|pll1|clk[4]                                                                                                                                     ;                        ; 25.000       ; 40.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                 ;                        ;              ;                  ;              ;
;  Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|delayed_wrptr_g[3]                                        ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                           ;                        ;              ;                  ;              ;
;  Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|alt_synch_pipe_okd:rs_dgwp|dffpipe_nd9:dffpipe5|dffe6a[3] ;                        ;              ;                  ; 24.191       ;
;  Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|alt_synch_pipe_okd:rs_dgwp|dffpipe_nd9:dffpipe5|dffe7a[3] ;                        ;              ;                  ; 22.679       ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #48: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                              ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|delayed_wrptr_g[8]                                        ;
; Synchronization Node    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|alt_synch_pipe_okd:rs_dgwp|dffpipe_nd9:dffpipe5|dffe6a[8] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                             ;
; Included in Design MTBF ; Yes                                                                                                                                                                                ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                    ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                            ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                               ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                        ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                        ; 46.909                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                           ; 12.5                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                        ;                        ;              ;                  ;              ;
;  u6|altpll_component|auto_generated|pll1|clk[0]                                                                                                                                     ;                        ; 10.000       ; 100.0 MHz        ;              ;
; Synchronization Clock                                                                                                                                                               ;                        ;              ;                  ;              ;
;  u6|altpll_component|auto_generated|pll1|clk[4]                                                                                                                                     ;                        ; 25.000       ; 40.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                 ;                        ;              ;                  ;              ;
;  Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|delayed_wrptr_g[8]                                        ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                           ;                        ;              ;                  ;              ;
;  Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|alt_synch_pipe_okd:rs_dgwp|dffpipe_nd9:dffpipe5|dffe6a[8] ;                        ;              ;                  ; 24.330       ;
;  Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|alt_synch_pipe_okd:rs_dgwp|dffpipe_nd9:dffpipe5|dffe7a[8] ;                        ;              ;                  ; 22.579       ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #49: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                              ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|delayed_wrptr_g[7]                                        ;
; Synchronization Node    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|alt_synch_pipe_okd:rs_dgwp|dffpipe_nd9:dffpipe5|dffe6a[7] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                             ;
; Included in Design MTBF ; Yes                                                                                                                                                                                ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                    ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                            ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                               ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                        ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                        ; 46.922                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                           ; 12.5                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                        ;                        ;              ;                  ;              ;
;  u6|altpll_component|auto_generated|pll1|clk[0]                                                                                                                                     ;                        ; 10.000       ; 100.0 MHz        ;              ;
; Synchronization Clock                                                                                                                                                               ;                        ;              ;                  ;              ;
;  u6|altpll_component|auto_generated|pll1|clk[4]                                                                                                                                     ;                        ; 25.000       ; 40.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                 ;                        ;              ;                  ;              ;
;  Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|delayed_wrptr_g[7]                                        ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                           ;                        ;              ;                  ;              ;
;  Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|alt_synch_pipe_okd:rs_dgwp|dffpipe_nd9:dffpipe5|dffe6a[7] ;                        ;              ;                  ; 24.190       ;
;  Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|alt_synch_pipe_okd:rs_dgwp|dffpipe_nd9:dffpipe5|dffe7a[7] ;                        ;              ;                  ; 22.732       ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #50: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                              ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|delayed_wrptr_g[0]                                        ;
; Synchronization Node    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|alt_synch_pipe_okd:rs_dgwp|dffpipe_nd9:dffpipe5|dffe6a[0] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                             ;
; Included in Design MTBF ; Yes                                                                                                                                                                                ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                    ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                            ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                               ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                        ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                        ; 46.983                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                           ; 12.5                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                        ;                        ;              ;                  ;              ;
;  u6|altpll_component|auto_generated|pll1|clk[0]                                                                                                                                     ;                        ; 10.000       ; 100.0 MHz        ;              ;
; Synchronization Clock                                                                                                                                                               ;                        ;              ;                  ;              ;
;  u6|altpll_component|auto_generated|pll1|clk[4]                                                                                                                                     ;                        ; 25.000       ; 40.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                 ;                        ;              ;                  ;              ;
;  Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|delayed_wrptr_g[0]                                        ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                           ;                        ;              ;                  ;              ;
;  Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|alt_synch_pipe_okd:rs_dgwp|dffpipe_nd9:dffpipe5|dffe6a[0] ;                        ;              ;                  ; 24.329       ;
;  Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|alt_synch_pipe_okd:rs_dgwp|dffpipe_nd9:dffpipe5|dffe7a[0] ;                        ;              ;                  ; 22.654       ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #51: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                              ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|delayed_wrptr_g[4]                                        ;
; Synchronization Node    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|alt_synch_pipe_okd:rs_dgwp|dffpipe_nd9:dffpipe5|dffe6a[4] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                             ;
; Included in Design MTBF ; Yes                                                                                                                                                                                ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                    ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                            ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                               ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                        ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                        ; 47.113                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                           ; 12.5                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                        ;                        ;              ;                  ;              ;
;  u6|altpll_component|auto_generated|pll1|clk[0]                                                                                                                                     ;                        ; 10.000       ; 100.0 MHz        ;              ;
; Synchronization Clock                                                                                                                                                               ;                        ;              ;                  ;              ;
;  u6|altpll_component|auto_generated|pll1|clk[4]                                                                                                                                     ;                        ; 25.000       ; 40.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                 ;                        ;              ;                  ;              ;
;  Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|delayed_wrptr_g[4]                                        ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                           ;                        ;              ;                  ;              ;
;  Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|alt_synch_pipe_okd:rs_dgwp|dffpipe_nd9:dffpipe5|dffe6a[4] ;                        ;              ;                  ; 24.191       ;
;  Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|alt_synch_pipe_okd:rs_dgwp|dffpipe_nd9:dffpipe5|dffe7a[4] ;                        ;              ;                  ; 22.922       ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #52: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                              ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|delayed_wrptr_g[1]                                        ;
; Synchronization Node    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|alt_synch_pipe_okd:rs_dgwp|dffpipe_nd9:dffpipe5|dffe6a[1] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                             ;
; Included in Design MTBF ; Yes                                                                                                                                                                                ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                    ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                            ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                               ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                        ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                        ; 47.186                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                           ; 12.5                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                        ;                        ;              ;                  ;              ;
;  u6|altpll_component|auto_generated|pll1|clk[0]                                                                                                                                     ;                        ; 10.000       ; 100.0 MHz        ;              ;
; Synchronization Clock                                                                                                                                                               ;                        ;              ;                  ;              ;
;  u6|altpll_component|auto_generated|pll1|clk[4]                                                                                                                                     ;                        ; 25.000       ; 40.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                 ;                        ;              ;                  ;              ;
;  Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|delayed_wrptr_g[1]                                        ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                           ;                        ;              ;                  ;              ;
;  Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|alt_synch_pipe_okd:rs_dgwp|dffpipe_nd9:dffpipe5|dffe6a[1] ;                        ;              ;                  ; 24.329       ;
;  Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|alt_synch_pipe_okd:rs_dgwp|dffpipe_nd9:dffpipe5|dffe7a[1] ;                        ;              ;                  ; 22.857       ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #53: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                              ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|delayed_wrptr_g[7]                                        ;
; Synchronization Node    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|alt_synch_pipe_okd:rs_dgwp|dffpipe_nd9:dffpipe5|dffe6a[7] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                             ;
; Included in Design MTBF ; Yes                                                                                                                                                                                ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                    ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                            ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                               ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                        ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                        ; 47.207                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                           ; 12.5                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                        ;                        ;              ;                  ;              ;
;  u6|altpll_component|auto_generated|pll1|clk[0]                                                                                                                                     ;                        ; 10.000       ; 100.0 MHz        ;              ;
; Synchronization Clock                                                                                                                                                               ;                        ;              ;                  ;              ;
;  u6|altpll_component|auto_generated|pll1|clk[4]                                                                                                                                     ;                        ; 25.000       ; 40.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                 ;                        ;              ;                  ;              ;
;  Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|delayed_wrptr_g[7]                                        ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                           ;                        ;              ;                  ;              ;
;  Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|alt_synch_pipe_okd:rs_dgwp|dffpipe_nd9:dffpipe5|dffe6a[7] ;                        ;              ;                  ; 24.330       ;
;  Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|alt_synch_pipe_okd:rs_dgwp|dffpipe_nd9:dffpipe5|dffe7a[7] ;                        ;              ;                  ; 22.877       ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #54: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                              ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|delayed_wrptr_g[1]                                        ;
; Synchronization Node    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|alt_synch_pipe_okd:rs_dgwp|dffpipe_nd9:dffpipe5|dffe6a[1] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                             ;
; Included in Design MTBF ; Yes                                                                                                                                                                                ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                    ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                            ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                               ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                        ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                        ; 47.239                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                           ; 12.5                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                        ;                        ;              ;                  ;              ;
;  u6|altpll_component|auto_generated|pll1|clk[0]                                                                                                                                     ;                        ; 10.000       ; 100.0 MHz        ;              ;
; Synchronization Clock                                                                                                                                                               ;                        ;              ;                  ;              ;
;  u6|altpll_component|auto_generated|pll1|clk[4]                                                                                                                                     ;                        ; 25.000       ; 40.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                 ;                        ;              ;                  ;              ;
;  Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|delayed_wrptr_g[1]                                        ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                           ;                        ;              ;                  ;              ;
;  Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|alt_synch_pipe_okd:rs_dgwp|dffpipe_nd9:dffpipe5|dffe6a[1] ;                        ;              ;                  ; 24.192       ;
;  Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|alt_synch_pipe_okd:rs_dgwp|dffpipe_nd9:dffpipe5|dffe7a[1] ;                        ;              ;                  ; 23.047       ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



+-------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup Summary                                      ;
+------------------------------------------------+--------+---------------+
; Clock                                          ; Slack  ; End Point TNS ;
+------------------------------------------------+--------+---------------+
; u6|altpll_component|auto_generated|pll1|clk[0] ; 5.081  ; 0.000         ;
; u6|altpll_component|auto_generated|pll1|clk[4] ; 10.666 ; 0.000         ;
; CLOCK_50                                       ; 16.303 ; 0.000         ;
+------------------------------------------------+--------+---------------+


+------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold Summary                                      ;
+------------------------------------------------+-------+---------------+
; Clock                                          ; Slack ; End Point TNS ;
+------------------------------------------------+-------+---------------+
; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.178 ; 0.000         ;
; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.178 ; 0.000         ;
; CLOCK_50                                       ; 0.201 ; 0.000         ;
+------------------------------------------------+-------+---------------+


+-------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery Summary                                   ;
+------------------------------------------------+--------+---------------+
; Clock                                          ; Slack  ; End Point TNS ;
+------------------------------------------------+--------+---------------+
; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.128  ; 0.000         ;
; u6|altpll_component|auto_generated|pll1|clk[0] ; 6.639  ; 0.000         ;
; CLOCK_50                                       ; 16.840 ; 0.000         ;
+------------------------------------------------+--------+---------------+


+------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal Summary                                   ;
+------------------------------------------------+-------+---------------+
; Clock                                          ; Slack ; End Point TNS ;
+------------------------------------------------+-------+---------------+
; CLOCK_50                                       ; 1.221 ; 0.000         ;
; u6|altpll_component|auto_generated|pll1|clk[0] ; 2.394 ; 0.000         ;
; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.400 ; 0.000         ;
+------------------------------------------------+-------+---------------+


+-------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width Summary                        ;
+------------------------------------------------+--------+---------------+
; Clock                                          ; Slack  ; End Point TNS ;
+------------------------------------------------+--------+---------------+
; u6|altpll_component|auto_generated|pll1|clk[0] ; 4.755  ; 0.000         ;
; CLOCK_50                                       ; 9.462  ; 0.000         ;
; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.246 ; 0.000         ;
+------------------------------------------------+--------+---------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'u6|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                             ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                               ; To Node                     ; Launch Clock                                   ; Latch Clock                                    ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; 5.081 ; Reset_Delay:u2|oRST_0                                                                                                                                   ; Sdram_Control:u7|mADDR[15]  ; CLOCK_50                                       ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.633     ; 3.233      ;
; 5.081 ; Reset_Delay:u2|oRST_0                                                                                                                                   ; Sdram_Control:u7|mADDR[7]   ; CLOCK_50                                       ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.633     ; 3.233      ;
; 5.081 ; Reset_Delay:u2|oRST_0                                                                                                                                   ; Sdram_Control:u7|mADDR[8]   ; CLOCK_50                                       ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.633     ; 3.233      ;
; 5.081 ; Reset_Delay:u2|oRST_0                                                                                                                                   ; Sdram_Control:u7|mADDR[9]   ; CLOCK_50                                       ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.633     ; 3.233      ;
; 5.082 ; Reset_Delay:u2|oRST_0                                                                                                                                   ; Sdram_Control:u7|mADDR[10]  ; CLOCK_50                                       ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.639     ; 3.226      ;
; 5.082 ; Reset_Delay:u2|oRST_0                                                                                                                                   ; Sdram_Control:u7|mADDR[12]  ; CLOCK_50                                       ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.639     ; 3.226      ;
; 5.082 ; Reset_Delay:u2|oRST_0                                                                                                                                   ; Sdram_Control:u7|mADDR[13]  ; CLOCK_50                                       ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.639     ; 3.226      ;
; 5.082 ; Reset_Delay:u2|oRST_0                                                                                                                                   ; Sdram_Control:u7|mADDR[14]  ; CLOCK_50                                       ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.639     ; 3.226      ;
; 5.248 ; Reset_Delay:u2|oRST_0                                                                                                                                   ; Sdram_Control:u7|mADDR[25]  ; CLOCK_50                                       ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.632     ; 3.067      ;
; 5.268 ; Reset_Delay:u2|oRST_0                                                                                                                                   ; Sdram_Control:u7|mADDR[11]  ; CLOCK_50                                       ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.638     ; 3.041      ;
; 5.268 ; Reset_Delay:u2|oRST_0                                                                                                                                   ; Sdram_Control:u7|mADDR[16]  ; CLOCK_50                                       ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.638     ; 3.041      ;
; 5.268 ; Reset_Delay:u2|oRST_0                                                                                                                                   ; Sdram_Control:u7|mADDR[17]  ; CLOCK_50                                       ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.638     ; 3.041      ;
; 5.525 ; Reset_Delay:u2|oRST_0                                                                                                                                   ; Sdram_Control:u7|mADDR[20]  ; CLOCK_50                                       ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.638     ; 2.784      ;
; 5.525 ; Reset_Delay:u2|oRST_0                                                                                                                                   ; Sdram_Control:u7|mADDR[18]  ; CLOCK_50                                       ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.638     ; 2.784      ;
; 5.525 ; Reset_Delay:u2|oRST_0                                                                                                                                   ; Sdram_Control:u7|mADDR[19]  ; CLOCK_50                                       ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.638     ; 2.784      ;
; 5.525 ; Reset_Delay:u2|oRST_0                                                                                                                                   ; Sdram_Control:u7|mADDR[21]  ; CLOCK_50                                       ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.638     ; 2.784      ;
; 5.525 ; Reset_Delay:u2|oRST_0                                                                                                                                   ; Sdram_Control:u7|mADDR[24]  ; CLOCK_50                                       ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.638     ; 2.784      ;
; 5.706 ; Reset_Delay:u2|oRST_0                                                                                                                                   ; Sdram_Control:u7|mLENGTH[7] ; CLOCK_50                                       ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.639     ; 2.602      ;
; 6.226 ; Reset_Delay:u2|oRST_0                                                                                                                                   ; Sdram_Control:u7|RD_MASK[0] ; CLOCK_50                                       ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.633     ; 2.088      ;
; 6.226 ; Reset_Delay:u2|oRST_0                                                                                                                                   ; Sdram_Control:u7|RD_MASK[1] ; CLOCK_50                                       ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.633     ; 2.088      ;
; 6.226 ; Reset_Delay:u2|oRST_0                                                                                                                                   ; Sdram_Control:u7|mRD        ; CLOCK_50                                       ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.633     ; 2.088      ;
; 6.266 ; Reset_Delay:u2|oRST_0                                                                                                                                   ; Sdram_Control:u7|WR_MASK[1] ; CLOCK_50                                       ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.633     ; 2.048      ;
; 6.266 ; Reset_Delay:u2|oRST_0                                                                                                                                   ; Sdram_Control:u7|WR_MASK[0] ; CLOCK_50                                       ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.633     ; 2.048      ;
; 6.266 ; Reset_Delay:u2|oRST_0                                                                                                                                   ; Sdram_Control:u7|mWR        ; CLOCK_50                                       ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.633     ; 2.048      ;
; 6.644 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ihj1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[1] ; Sdram_Control:u7|mADDR[10]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.053     ; 3.290      ;
; 6.644 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ihj1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[1] ; Sdram_Control:u7|mADDR[12]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.053     ; 3.290      ;
; 6.644 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ihj1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[1] ; Sdram_Control:u7|mADDR[13]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.053     ; 3.290      ;
; 6.644 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ihj1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[1] ; Sdram_Control:u7|mADDR[14]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.053     ; 3.290      ;
; 6.648 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ihj1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[1] ; Sdram_Control:u7|mADDR[15]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.047     ; 3.292      ;
; 6.648 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ihj1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[1] ; Sdram_Control:u7|mADDR[7]   ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.047     ; 3.292      ;
; 6.648 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ihj1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[1] ; Sdram_Control:u7|mADDR[8]   ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.047     ; 3.292      ;
; 6.648 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ihj1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[1] ; Sdram_Control:u7|mADDR[9]   ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.047     ; 3.292      ;
; 6.657 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ihj1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[0] ; Sdram_Control:u7|mADDR[10]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.048     ; 3.282      ;
; 6.657 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ihj1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[0] ; Sdram_Control:u7|mADDR[12]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.048     ; 3.282      ;
; 6.657 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ihj1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[0] ; Sdram_Control:u7|mADDR[13]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.048     ; 3.282      ;
; 6.657 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ihj1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[0] ; Sdram_Control:u7|mADDR[14]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.048     ; 3.282      ;
; 6.666 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ihj1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[0] ; Sdram_Control:u7|mADDR[15]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.032     ; 3.289      ;
; 6.666 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ihj1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[0] ; Sdram_Control:u7|mADDR[7]   ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.032     ; 3.289      ;
; 6.666 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ihj1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[0] ; Sdram_Control:u7|mADDR[8]   ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.032     ; 3.289      ;
; 6.666 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ihj1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[0] ; Sdram_Control:u7|mADDR[9]   ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.032     ; 3.289      ;
; 6.691 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ihj1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[0] ; Sdram_Control:u7|mADDR[10]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.053     ; 3.243      ;
; 6.691 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ihj1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[0] ; Sdram_Control:u7|mADDR[12]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.053     ; 3.243      ;
; 6.691 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ihj1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[0] ; Sdram_Control:u7|mADDR[13]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.053     ; 3.243      ;
; 6.691 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ihj1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[0] ; Sdram_Control:u7|mADDR[14]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.053     ; 3.243      ;
; 6.695 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ihj1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[0] ; Sdram_Control:u7|mADDR[15]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.047     ; 3.245      ;
; 6.695 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ihj1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[0] ; Sdram_Control:u7|mADDR[7]   ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.047     ; 3.245      ;
; 6.695 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ihj1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[0] ; Sdram_Control:u7|mADDR[8]   ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.047     ; 3.245      ;
; 6.695 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ihj1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[0] ; Sdram_Control:u7|mADDR[9]   ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.047     ; 3.245      ;
; 6.717 ; Sdram_Control:u7|ST[8]                                                                                                                                  ; Sdram_Control:u7|Write      ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.037     ; 3.233      ;
; 6.763 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ihj1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[2] ; Sdram_Control:u7|mADDR[10]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.053     ; 3.171      ;
; 6.763 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ihj1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[2] ; Sdram_Control:u7|mADDR[12]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.053     ; 3.171      ;
; 6.763 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ihj1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[2] ; Sdram_Control:u7|mADDR[13]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.053     ; 3.171      ;
; 6.763 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ihj1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[2] ; Sdram_Control:u7|mADDR[14]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.053     ; 3.171      ;
; 6.767 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ihj1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[2] ; Sdram_Control:u7|mADDR[15]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.047     ; 3.173      ;
; 6.767 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ihj1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[2] ; Sdram_Control:u7|mADDR[7]   ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.047     ; 3.173      ;
; 6.767 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ihj1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[2] ; Sdram_Control:u7|mADDR[8]   ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.047     ; 3.173      ;
; 6.767 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ihj1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[2] ; Sdram_Control:u7|mADDR[9]   ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.047     ; 3.173      ;
; 6.774 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ihj1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[1] ; Sdram_Control:u7|mADDR[18]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.052     ; 3.161      ;
; 6.778 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ihj1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[1] ; Sdram_Control:u7|mADDR[19]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.052     ; 3.157      ;
; 6.789 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ihj1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[1] ; Sdram_Control:u7|mADDR[20]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.052     ; 3.146      ;
; 6.799 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ihj1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[6] ; Sdram_Control:u7|mADDR[10]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.053     ; 3.135      ;
; 6.799 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ihj1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[6] ; Sdram_Control:u7|mADDR[12]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.053     ; 3.135      ;
; 6.799 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ihj1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[6] ; Sdram_Control:u7|mADDR[13]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.053     ; 3.135      ;
; 6.799 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ihj1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[6] ; Sdram_Control:u7|mADDR[14]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.053     ; 3.135      ;
; 6.800 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ihj1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[2] ; Sdram_Control:u7|mADDR[10]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.047     ; 3.140      ;
; 6.800 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ihj1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[2] ; Sdram_Control:u7|mADDR[12]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.047     ; 3.140      ;
; 6.800 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ihj1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[2] ; Sdram_Control:u7|mADDR[13]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.047     ; 3.140      ;
; 6.800 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ihj1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[2] ; Sdram_Control:u7|mADDR[14]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.047     ; 3.140      ;
; 6.803 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ihj1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[6] ; Sdram_Control:u7|mADDR[15]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.047     ; 3.137      ;
; 6.803 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ihj1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[6] ; Sdram_Control:u7|mADDR[7]   ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.047     ; 3.137      ;
; 6.803 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ihj1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[6] ; Sdram_Control:u7|mADDR[8]   ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.047     ; 3.137      ;
; 6.803 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ihj1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[6] ; Sdram_Control:u7|mADDR[9]   ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.047     ; 3.137      ;
; 6.805 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ihj1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[1] ; Sdram_Control:u7|mADDR[25]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.036     ; 3.146      ;
; 6.805 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ihj1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[1] ; Sdram_Control:u7|mADDR[11]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.052     ; 3.130      ;
; 6.805 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ihj1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[1] ; Sdram_Control:u7|mADDR[16]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.052     ; 3.130      ;
; 6.805 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ihj1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[1] ; Sdram_Control:u7|mADDR[17]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.052     ; 3.130      ;
; 6.808 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ihj1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[1] ; Sdram_Control:u7|mADDR[10]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.053     ; 3.126      ;
; 6.808 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ihj1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[1] ; Sdram_Control:u7|mADDR[12]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.053     ; 3.126      ;
; 6.808 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ihj1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[1] ; Sdram_Control:u7|mADDR[13]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.053     ; 3.126      ;
; 6.808 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ihj1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[1] ; Sdram_Control:u7|mADDR[14]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.053     ; 3.126      ;
; 6.809 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ihj1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[2] ; Sdram_Control:u7|mADDR[15]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.031     ; 3.147      ;
; 6.809 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ihj1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[2] ; Sdram_Control:u7|mADDR[7]   ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.031     ; 3.147      ;
; 6.809 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ihj1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[2] ; Sdram_Control:u7|mADDR[8]   ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.031     ; 3.147      ;
; 6.809 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ihj1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[2] ; Sdram_Control:u7|mADDR[9]   ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.031     ; 3.147      ;
; 6.811 ; Sdram_Control:u7|ST[6]                                                                                                                                  ; Sdram_Control:u7|Write      ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.053     ; 3.123      ;
; 6.812 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ihj1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[1] ; Sdram_Control:u7|mADDR[15]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.047     ; 3.128      ;
; 6.812 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ihj1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[1] ; Sdram_Control:u7|mADDR[7]   ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.047     ; 3.128      ;
; 6.812 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ihj1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[1] ; Sdram_Control:u7|mADDR[8]   ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.047     ; 3.128      ;
; 6.812 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ihj1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[1] ; Sdram_Control:u7|mADDR[9]   ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.047     ; 3.128      ;
; 6.815 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ihj1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[4] ; Sdram_Control:u7|mADDR[10]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.053     ; 3.119      ;
; 6.815 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ihj1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[4] ; Sdram_Control:u7|mADDR[12]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.053     ; 3.119      ;
; 6.815 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ihj1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[4] ; Sdram_Control:u7|mADDR[13]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.053     ; 3.119      ;
; 6.815 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ihj1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[4] ; Sdram_Control:u7|mADDR[14]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.053     ; 3.119      ;
; 6.819 ; Sdram_Control:u7|ST[5]                                                                                                                                  ; Sdram_Control:u7|Write      ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.037     ; 3.131      ;
; 6.819 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ihj1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[4] ; Sdram_Control:u7|mADDR[15]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.047     ; 3.121      ;
; 6.819 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ihj1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[4] ; Sdram_Control:u7|mADDR[7]   ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.047     ; 3.121      ;
; 6.819 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ihj1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[4] ; Sdram_Control:u7|mADDR[8]   ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.047     ; 3.121      ;
; 6.819 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ihj1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[4] ; Sdram_Control:u7|mADDR[9]   ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.047     ; 3.121      ;
; 6.821 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ihj1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[0] ; Sdram_Control:u7|mADDR[18]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.052     ; 3.114      ;
; 6.823 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ihj1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[0] ; Sdram_Control:u7|mADDR[25]  ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.041     ; 3.123      ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'u6|altpll_component|auto_generated|pll1|clk[4]'                                                                                                                                                                                                                                                                                                                                                                                 ;
+--------+-------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                           ; To Node                                                                                                                                                            ; Launch Clock                                   ; Latch Clock                                    ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; 10.666 ; VGA_Controller:u1|oRequest                                                                                                          ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[8]  ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; 0.146      ; 1.967      ;
; 10.667 ; VGA_Controller:u1|oRequest                                                                                                          ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[6]  ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; 0.146      ; 1.966      ;
; 10.667 ; VGA_Controller:u1|oRequest                                                                                                          ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[7]  ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; 0.146      ; 1.966      ;
; 10.675 ; VGA_Controller:u1|oRequest                                                                                                          ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity6a2 ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.055     ; 1.757      ;
; 10.675 ; VGA_Controller:u1|oRequest                                                                                                          ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity6a0 ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.055     ; 1.757      ;
; 10.675 ; VGA_Controller:u1|oRequest                                                                                                          ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity6a1 ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.055     ; 1.757      ;
; 10.675 ; VGA_Controller:u1|oRequest                                                                                                          ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|a_graycounter_s57:rdptr_g1p|parity5       ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.055     ; 1.757      ;
; 10.675 ; VGA_Controller:u1|oRequest                                                                                                          ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[0]  ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.055     ; 1.757      ;
; 10.681 ; VGA_Controller:u1|oRequest                                                                                                          ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[5]  ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; 0.146      ; 1.952      ;
; 10.843 ; VGA_Controller:u1|oRequest                                                                                                          ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[8]  ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.065     ; 1.579      ;
; 10.844 ; VGA_Controller:u1|oRequest                                                                                                          ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[6]  ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.065     ; 1.578      ;
; 10.844 ; VGA_Controller:u1|oRequest                                                                                                          ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[7]  ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.065     ; 1.578      ;
; 10.851 ; VGA_Controller:u1|oRequest                                                                                                          ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[3]  ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; 0.146      ; 1.782      ;
; 10.855 ; VGA_Controller:u1|oRequest                                                                                                          ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[4]  ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; 0.146      ; 1.778      ;
; 10.859 ; VGA_Controller:u1|oRequest                                                                                                          ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[5]  ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.065     ; 1.563      ;
; 10.871 ; VGA_Controller:u1|oRequest                                                                                                          ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[2]  ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; 0.146      ; 1.762      ;
; 10.981 ; VGA_Controller:u1|oRequest                                                                                                          ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity6a2 ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.065     ; 1.441      ;
; 10.981 ; VGA_Controller:u1|oRequest                                                                                                          ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity6a1 ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.065     ; 1.441      ;
; 10.981 ; VGA_Controller:u1|oRequest                                                                                                          ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity6a0 ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.065     ; 1.441      ;
; 10.981 ; VGA_Controller:u1|oRequest                                                                                                          ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|a_graycounter_s57:rdptr_g1p|parity5       ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.065     ; 1.441      ;
; 10.981 ; VGA_Controller:u1|oRequest                                                                                                          ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[0]  ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.065     ; 1.441      ;
; 11.023 ; VGA_Controller:u1|oRequest                                                                                                          ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[1]  ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.054     ; 1.410      ;
; 11.028 ; VGA_Controller:u1|oRequest                                                                                                          ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[4]  ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.065     ; 1.394      ;
; 11.032 ; VGA_Controller:u1|oRequest                                                                                                          ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[3]  ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.065     ; 1.390      ;
; 11.061 ; VGA_Controller:u1|oRequest                                                                                                          ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|cntr_54e:cntr_b|counter_reg_bit[0]        ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; 0.120      ; 1.546      ;
; 11.061 ; VGA_Controller:u1|oRequest                                                                                                          ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|rdptr_g[7]                                ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; 0.120      ; 1.546      ;
; 11.061 ; VGA_Controller:u1|oRequest                                                                                                          ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|rdptr_g[4]                                ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; 0.120      ; 1.546      ;
; 11.061 ; VGA_Controller:u1|oRequest                                                                                                          ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|rdptr_g[6]                                ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; 0.120      ; 1.546      ;
; 11.061 ; VGA_Controller:u1|oRequest                                                                                                          ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|rdptr_g[8]                                ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; 0.120      ; 1.546      ;
; 11.061 ; VGA_Controller:u1|oRequest                                                                                                          ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|rdptr_g[3]                                ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; 0.120      ; 1.546      ;
; 11.061 ; VGA_Controller:u1|oRequest                                                                                                          ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|rdptr_g[0]                                ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; 0.120      ; 1.546      ;
; 11.061 ; VGA_Controller:u1|oRequest                                                                                                          ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|rdptr_g[2]                                ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; 0.120      ; 1.546      ;
; 11.061 ; VGA_Controller:u1|oRequest                                                                                                          ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|rdptr_g[5]                                ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; 0.120      ; 1.546      ;
; 11.061 ; VGA_Controller:u1|oRequest                                                                                                          ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|rdptr_g[1]                                ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; 0.120      ; 1.546      ;
; 11.095 ; VGA_Controller:u1|oRequest                                                                                                          ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|rdptr_g[1]                                ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.064     ; 1.328      ;
; 11.095 ; VGA_Controller:u1|oRequest                                                                                                          ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|cntr_54e:cntr_b|counter_reg_bit[0]        ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.064     ; 1.328      ;
; 11.095 ; VGA_Controller:u1|oRequest                                                                                                          ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|rdptr_g[7]                                ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.064     ; 1.328      ;
; 11.095 ; VGA_Controller:u1|oRequest                                                                                                          ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|rdptr_g[4]                                ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.064     ; 1.328      ;
; 11.095 ; VGA_Controller:u1|oRequest                                                                                                          ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|rdptr_g[6]                                ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.064     ; 1.328      ;
; 11.095 ; VGA_Controller:u1|oRequest                                                                                                          ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|rdptr_g[8]                                ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.064     ; 1.328      ;
; 11.095 ; VGA_Controller:u1|oRequest                                                                                                          ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|rdptr_g[3]                                ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.064     ; 1.328      ;
; 11.095 ; VGA_Controller:u1|oRequest                                                                                                          ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|rdptr_g[0]                                ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.064     ; 1.328      ;
; 11.095 ; VGA_Controller:u1|oRequest                                                                                                          ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|rdptr_g[2]                                ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.064     ; 1.328      ;
; 11.095 ; VGA_Controller:u1|oRequest                                                                                                          ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|rdptr_g[5]                                ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.064     ; 1.328      ;
; 11.140 ; VGA_Controller:u1|oRequest                                                                                                          ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[2]  ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.065     ; 1.282      ;
; 11.316 ; VGA_Controller:u1|oRequest                                                                                                          ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[1]  ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 12.500       ; -0.065     ; 1.106      ;
; 22.297 ; VGA_Controller:u1|H_Cont[3]                                                                                                         ; VGA_Controller:u1|oRequest                                                                                                                                         ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 25.000       ; -0.265     ; 2.425      ;
; 22.298 ; VGA_Controller:u1|H_Cont[4]                                                                                                         ; VGA_Controller:u1|oRequest                                                                                                                                         ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 25.000       ; -0.265     ; 2.424      ;
; 22.392 ; VGA_Controller:u1|H_Cont[2]                                                                                                         ; VGA_Controller:u1|oRequest                                                                                                                                         ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 25.000       ; -0.265     ; 2.330      ;
; 22.465 ; VGA_Controller:u1|H_Cont[1]                                                                                                         ; VGA_Controller:u1|oRequest                                                                                                                                         ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 25.000       ; -0.265     ; 2.257      ;
; 22.801 ; VGA_Controller:u1|H_Cont[8]                                                                                                         ; VGA_Controller:u1|oRequest                                                                                                                                         ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 25.000       ; -0.265     ; 1.921      ;
; 22.829 ; VGA_Controller:u1|V_Cont[8]                                                                                                         ; VGA_Controller:u1|oRequest                                                                                                                                         ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 25.000       ; -0.265     ; 1.893      ;
; 22.835 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|rdptr_g[2] ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[8]  ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 25.000       ; -0.018     ; 2.134      ;
; 22.836 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|rdptr_g[2] ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[6]  ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 25.000       ; -0.018     ; 2.133      ;
; 22.836 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|rdptr_g[2] ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[7]  ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 25.000       ; -0.018     ; 2.133      ;
; 22.844 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|rdptr_g[2] ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity6a2 ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 25.000       ; -0.219     ; 1.924      ;
; 22.844 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|rdptr_g[2] ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity6a0 ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 25.000       ; -0.219     ; 1.924      ;
; 22.844 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|rdptr_g[2] ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity6a1 ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 25.000       ; -0.219     ; 1.924      ;
; 22.844 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|rdptr_g[2] ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|a_graycounter_s57:rdptr_g1p|parity5       ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 25.000       ; -0.219     ; 1.924      ;
; 22.844 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|rdptr_g[2] ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[0]  ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 25.000       ; -0.219     ; 1.924      ;
; 22.850 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|rdptr_g[2] ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[5]  ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 25.000       ; -0.018     ; 2.119      ;
; 22.851 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|rdptr_g[5] ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[8]  ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 25.000       ; -0.018     ; 2.118      ;
; 22.852 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|rdptr_g[5] ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[6]  ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 25.000       ; -0.018     ; 2.117      ;
; 22.852 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|rdptr_g[5] ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[7]  ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 25.000       ; -0.018     ; 2.117      ;
; 22.853 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|rdptr_g[4] ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[8]  ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 25.000       ; -0.037     ; 2.097      ;
; 22.854 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|rdptr_g[4] ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[6]  ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 25.000       ; -0.037     ; 2.096      ;
; 22.854 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|rdptr_g[4] ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[7]  ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 25.000       ; -0.037     ; 2.096      ;
; 22.860 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|rdptr_g[5] ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity6a2 ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 25.000       ; -0.219     ; 1.908      ;
; 22.860 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|rdptr_g[5] ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity6a0 ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 25.000       ; -0.219     ; 1.908      ;
; 22.860 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|rdptr_g[5] ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity6a1 ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 25.000       ; -0.219     ; 1.908      ;
; 22.860 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|rdptr_g[5] ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|a_graycounter_s57:rdptr_g1p|parity5       ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 25.000       ; -0.219     ; 1.908      ;
; 22.860 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|rdptr_g[5] ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[0]  ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 25.000       ; -0.219     ; 1.908      ;
; 22.861 ; VGA_Controller:u1|H_Cont[8]                                                                                                         ; VGA_Controller:u1|H_Cont[0]                                                                                                                                        ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 25.000       ; -0.265     ; 1.861      ;
; 22.861 ; VGA_Controller:u1|H_Cont[8]                                                                                                         ; VGA_Controller:u1|H_Cont[5]                                                                                                                                        ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 25.000       ; -0.265     ; 1.861      ;
; 22.861 ; VGA_Controller:u1|H_Cont[8]                                                                                                         ; VGA_Controller:u1|H_Cont[6]                                                                                                                                        ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 25.000       ; -0.265     ; 1.861      ;
; 22.861 ; VGA_Controller:u1|H_Cont[8]                                                                                                         ; VGA_Controller:u1|H_Cont[7]                                                                                                                                        ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 25.000       ; -0.265     ; 1.861      ;
; 22.861 ; VGA_Controller:u1|H_Cont[8]                                                                                                         ; VGA_Controller:u1|H_Cont[9]                                                                                                                                        ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 25.000       ; -0.265     ; 1.861      ;
; 22.861 ; VGA_Controller:u1|H_Cont[8]                                                                                                         ; VGA_Controller:u1|H_Cont[10]                                                                                                                                       ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 25.000       ; -0.265     ; 1.861      ;
; 22.866 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|rdptr_g[5] ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[5]  ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 25.000       ; -0.018     ; 2.103      ;
; 22.866 ; VGA_Controller:u1|H_Cont[7]                                                                                                         ; VGA_Controller:u1|oRequest                                                                                                                                         ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 25.000       ; -0.038     ; 2.083      ;
; 22.869 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|rdptr_g[4] ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[5]  ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 25.000       ; -0.037     ; 2.081      ;
; 22.897 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|rdptr_g[6] ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[8]  ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 25.000       ; -0.018     ; 2.072      ;
; 22.898 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|rdptr_g[6] ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[6]  ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 25.000       ; -0.018     ; 2.071      ;
; 22.898 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|rdptr_g[6] ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[7]  ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 25.000       ; -0.018     ; 2.071      ;
; 22.900 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|rdptr_g[8] ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[8]  ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 25.000       ; -0.018     ; 2.069      ;
; 22.901 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|rdptr_g[8] ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[6]  ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 25.000       ; -0.018     ; 2.068      ;
; 22.901 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|rdptr_g[8] ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[7]  ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 25.000       ; -0.018     ; 2.068      ;
; 22.901 ; VGA_Controller:u1|H_Cont[5]                                                                                                         ; VGA_Controller:u1|oRequest                                                                                                                                         ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 25.000       ; -0.038     ; 2.048      ;
; 22.906 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|rdptr_g[6] ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity6a2 ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 25.000       ; -0.219     ; 1.862      ;
; 22.906 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|rdptr_g[6] ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity6a0 ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 25.000       ; -0.219     ; 1.862      ;
; 22.906 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|rdptr_g[6] ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity6a1 ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 25.000       ; -0.219     ; 1.862      ;
; 22.906 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|rdptr_g[6] ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|a_graycounter_s57:rdptr_g1p|parity5       ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 25.000       ; -0.219     ; 1.862      ;
; 22.906 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|rdptr_g[6] ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[0]  ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 25.000       ; -0.219     ; 1.862      ;
; 22.909 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|rdptr_g[8] ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity6a2 ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 25.000       ; -0.219     ; 1.859      ;
; 22.909 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|rdptr_g[8] ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity6a0 ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 25.000       ; -0.219     ; 1.859      ;
; 22.909 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|rdptr_g[8] ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity6a1 ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 25.000       ; -0.219     ; 1.859      ;
; 22.909 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|rdptr_g[8] ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|a_graycounter_s57:rdptr_g1p|parity5       ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 25.000       ; -0.219     ; 1.859      ;
; 22.909 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|rdptr_g[8] ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[0]  ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 25.000       ; -0.219     ; 1.859      ;
; 22.912 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|rdptr_g[6] ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[5]  ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 25.000       ; -0.018     ; 2.057      ;
; 22.915 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|rdptr_g[8] ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[5]  ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 25.000       ; -0.018     ; 2.054      ;
+--------+-------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'CLOCK_50'                                                                                           ;
+--------+-------------------------+-------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node               ; To Node                 ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------+-------------------------+--------------+-------------+--------------+------------+------------+
; 16.303 ; Reset_Delay:u2|Cont[28] ; Reset_Delay:u2|Cont[24] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.024     ; 3.680      ;
; 16.303 ; Reset_Delay:u2|Cont[28] ; Reset_Delay:u2|Cont[21] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.024     ; 3.680      ;
; 16.303 ; Reset_Delay:u2|Cont[28] ; Reset_Delay:u2|Cont[22] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.024     ; 3.680      ;
; 16.303 ; Reset_Delay:u2|Cont[28] ; Reset_Delay:u2|Cont[23] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.024     ; 3.680      ;
; 16.303 ; Reset_Delay:u2|Cont[28] ; Reset_Delay:u2|Cont[16] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.024     ; 3.680      ;
; 16.303 ; Reset_Delay:u2|Cont[28] ; Reset_Delay:u2|Cont[17] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.024     ; 3.680      ;
; 16.303 ; Reset_Delay:u2|Cont[28] ; Reset_Delay:u2|Cont[18] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.024     ; 3.680      ;
; 16.303 ; Reset_Delay:u2|Cont[28] ; Reset_Delay:u2|Cont[19] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.024     ; 3.680      ;
; 16.303 ; Reset_Delay:u2|Cont[28] ; Reset_Delay:u2|Cont[20] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.024     ; 3.680      ;
; 16.303 ; Reset_Delay:u2|Cont[28] ; Reset_Delay:u2|Cont[25] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.024     ; 3.680      ;
; 16.303 ; Reset_Delay:u2|Cont[28] ; Reset_Delay:u2|Cont[26] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.024     ; 3.680      ;
; 16.303 ; Reset_Delay:u2|Cont[28] ; Reset_Delay:u2|Cont[27] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.024     ; 3.680      ;
; 16.303 ; Reset_Delay:u2|Cont[28] ; Reset_Delay:u2|Cont[29] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.024     ; 3.680      ;
; 16.303 ; Reset_Delay:u2|Cont[28] ; Reset_Delay:u2|Cont[30] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.024     ; 3.680      ;
; 16.303 ; Reset_Delay:u2|Cont[28] ; Reset_Delay:u2|Cont[31] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.024     ; 3.680      ;
; 16.305 ; Reset_Delay:u2|Cont[28] ; Reset_Delay:u2|Cont[28] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.022     ; 3.680      ;
; 16.322 ; Reset_Delay:u2|Cont[28] ; Reset_Delay:u2|Cont[1]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.007      ; 3.692      ;
; 16.322 ; Reset_Delay:u2|Cont[28] ; Reset_Delay:u2|Cont[3]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.007      ; 3.692      ;
; 16.322 ; Reset_Delay:u2|Cont[28] ; Reset_Delay:u2|Cont[4]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.007      ; 3.692      ;
; 16.322 ; Reset_Delay:u2|Cont[28] ; Reset_Delay:u2|Cont[5]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.007      ; 3.692      ;
; 16.322 ; Reset_Delay:u2|Cont[28] ; Reset_Delay:u2|Cont[6]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.007      ; 3.692      ;
; 16.322 ; Reset_Delay:u2|Cont[28] ; Reset_Delay:u2|Cont[7]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.007      ; 3.692      ;
; 16.322 ; Reset_Delay:u2|Cont[28] ; Reset_Delay:u2|Cont[8]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.007      ; 3.692      ;
; 16.322 ; Reset_Delay:u2|Cont[28] ; Reset_Delay:u2|Cont[9]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.007      ; 3.692      ;
; 16.322 ; Reset_Delay:u2|Cont[28] ; Reset_Delay:u2|Cont[10] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.007      ; 3.692      ;
; 16.322 ; Reset_Delay:u2|Cont[28] ; Reset_Delay:u2|Cont[11] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.007      ; 3.692      ;
; 16.322 ; Reset_Delay:u2|Cont[28] ; Reset_Delay:u2|Cont[12] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.007      ; 3.692      ;
; 16.322 ; Reset_Delay:u2|Cont[28] ; Reset_Delay:u2|Cont[13] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.007      ; 3.692      ;
; 16.322 ; Reset_Delay:u2|Cont[28] ; Reset_Delay:u2|Cont[14] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.007      ; 3.692      ;
; 16.322 ; Reset_Delay:u2|Cont[28] ; Reset_Delay:u2|Cont[15] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.007      ; 3.692      ;
; 16.322 ; Reset_Delay:u2|Cont[28] ; Reset_Delay:u2|Cont[2]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.007      ; 3.692      ;
; 16.452 ; Reset_Delay:u2|Cont[25] ; Reset_Delay:u2|Cont[24] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.024     ; 3.531      ;
; 16.452 ; Reset_Delay:u2|Cont[25] ; Reset_Delay:u2|Cont[21] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.024     ; 3.531      ;
; 16.452 ; Reset_Delay:u2|Cont[25] ; Reset_Delay:u2|Cont[22] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.024     ; 3.531      ;
; 16.452 ; Reset_Delay:u2|Cont[25] ; Reset_Delay:u2|Cont[23] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.024     ; 3.531      ;
; 16.452 ; Reset_Delay:u2|Cont[25] ; Reset_Delay:u2|Cont[16] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.024     ; 3.531      ;
; 16.452 ; Reset_Delay:u2|Cont[25] ; Reset_Delay:u2|Cont[17] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.024     ; 3.531      ;
; 16.452 ; Reset_Delay:u2|Cont[25] ; Reset_Delay:u2|Cont[18] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.024     ; 3.531      ;
; 16.452 ; Reset_Delay:u2|Cont[25] ; Reset_Delay:u2|Cont[19] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.024     ; 3.531      ;
; 16.452 ; Reset_Delay:u2|Cont[25] ; Reset_Delay:u2|Cont[20] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.024     ; 3.531      ;
; 16.452 ; Reset_Delay:u2|Cont[25] ; Reset_Delay:u2|Cont[26] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.024     ; 3.531      ;
; 16.452 ; Reset_Delay:u2|Cont[25] ; Reset_Delay:u2|Cont[27] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.024     ; 3.531      ;
; 16.452 ; Reset_Delay:u2|Cont[25] ; Reset_Delay:u2|Cont[28] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.024     ; 3.531      ;
; 16.452 ; Reset_Delay:u2|Cont[25] ; Reset_Delay:u2|Cont[29] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.024     ; 3.531      ;
; 16.452 ; Reset_Delay:u2|Cont[25] ; Reset_Delay:u2|Cont[30] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.024     ; 3.531      ;
; 16.452 ; Reset_Delay:u2|Cont[25] ; Reset_Delay:u2|Cont[31] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.024     ; 3.531      ;
; 16.454 ; Reset_Delay:u2|Cont[25] ; Reset_Delay:u2|Cont[25] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.022     ; 3.531      ;
; 16.471 ; Reset_Delay:u2|Cont[25] ; Reset_Delay:u2|Cont[1]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.007      ; 3.543      ;
; 16.471 ; Reset_Delay:u2|Cont[25] ; Reset_Delay:u2|Cont[3]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.007      ; 3.543      ;
; 16.471 ; Reset_Delay:u2|Cont[25] ; Reset_Delay:u2|Cont[4]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.007      ; 3.543      ;
; 16.471 ; Reset_Delay:u2|Cont[25] ; Reset_Delay:u2|Cont[5]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.007      ; 3.543      ;
; 16.471 ; Reset_Delay:u2|Cont[25] ; Reset_Delay:u2|Cont[6]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.007      ; 3.543      ;
; 16.471 ; Reset_Delay:u2|Cont[25] ; Reset_Delay:u2|Cont[7]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.007      ; 3.543      ;
; 16.471 ; Reset_Delay:u2|Cont[25] ; Reset_Delay:u2|Cont[8]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.007      ; 3.543      ;
; 16.471 ; Reset_Delay:u2|Cont[25] ; Reset_Delay:u2|Cont[9]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.007      ; 3.543      ;
; 16.471 ; Reset_Delay:u2|Cont[25] ; Reset_Delay:u2|Cont[10] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.007      ; 3.543      ;
; 16.471 ; Reset_Delay:u2|Cont[25] ; Reset_Delay:u2|Cont[11] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.007      ; 3.543      ;
; 16.471 ; Reset_Delay:u2|Cont[25] ; Reset_Delay:u2|Cont[12] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.007      ; 3.543      ;
; 16.471 ; Reset_Delay:u2|Cont[25] ; Reset_Delay:u2|Cont[13] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.007      ; 3.543      ;
; 16.471 ; Reset_Delay:u2|Cont[25] ; Reset_Delay:u2|Cont[14] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.007      ; 3.543      ;
; 16.471 ; Reset_Delay:u2|Cont[25] ; Reset_Delay:u2|Cont[15] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.007      ; 3.543      ;
; 16.471 ; Reset_Delay:u2|Cont[25] ; Reset_Delay:u2|Cont[2]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.007      ; 3.543      ;
; 16.513 ; Reset_Delay:u2|Cont[26] ; Reset_Delay:u2|Cont[24] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.024     ; 3.470      ;
; 16.513 ; Reset_Delay:u2|Cont[26] ; Reset_Delay:u2|Cont[21] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.024     ; 3.470      ;
; 16.513 ; Reset_Delay:u2|Cont[26] ; Reset_Delay:u2|Cont[22] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.024     ; 3.470      ;
; 16.513 ; Reset_Delay:u2|Cont[26] ; Reset_Delay:u2|Cont[23] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.024     ; 3.470      ;
; 16.513 ; Reset_Delay:u2|Cont[26] ; Reset_Delay:u2|Cont[16] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.024     ; 3.470      ;
; 16.513 ; Reset_Delay:u2|Cont[26] ; Reset_Delay:u2|Cont[17] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.024     ; 3.470      ;
; 16.513 ; Reset_Delay:u2|Cont[26] ; Reset_Delay:u2|Cont[18] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.024     ; 3.470      ;
; 16.513 ; Reset_Delay:u2|Cont[26] ; Reset_Delay:u2|Cont[19] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.024     ; 3.470      ;
; 16.513 ; Reset_Delay:u2|Cont[26] ; Reset_Delay:u2|Cont[20] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.024     ; 3.470      ;
; 16.513 ; Reset_Delay:u2|Cont[26] ; Reset_Delay:u2|Cont[25] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.024     ; 3.470      ;
; 16.513 ; Reset_Delay:u2|Cont[26] ; Reset_Delay:u2|Cont[27] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.024     ; 3.470      ;
; 16.513 ; Reset_Delay:u2|Cont[26] ; Reset_Delay:u2|Cont[28] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.024     ; 3.470      ;
; 16.513 ; Reset_Delay:u2|Cont[26] ; Reset_Delay:u2|Cont[29] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.024     ; 3.470      ;
; 16.513 ; Reset_Delay:u2|Cont[26] ; Reset_Delay:u2|Cont[30] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.024     ; 3.470      ;
; 16.513 ; Reset_Delay:u2|Cont[26] ; Reset_Delay:u2|Cont[31] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.024     ; 3.470      ;
; 16.515 ; Reset_Delay:u2|Cont[26] ; Reset_Delay:u2|Cont[26] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.022     ; 3.470      ;
; 16.532 ; Reset_Delay:u2|Cont[26] ; Reset_Delay:u2|Cont[1]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.007      ; 3.482      ;
; 16.532 ; Reset_Delay:u2|Cont[26] ; Reset_Delay:u2|Cont[3]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.007      ; 3.482      ;
; 16.532 ; Reset_Delay:u2|Cont[26] ; Reset_Delay:u2|Cont[4]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.007      ; 3.482      ;
; 16.532 ; Reset_Delay:u2|Cont[26] ; Reset_Delay:u2|Cont[5]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.007      ; 3.482      ;
; 16.532 ; Reset_Delay:u2|Cont[26] ; Reset_Delay:u2|Cont[6]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.007      ; 3.482      ;
; 16.532 ; Reset_Delay:u2|Cont[26] ; Reset_Delay:u2|Cont[7]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.007      ; 3.482      ;
; 16.532 ; Reset_Delay:u2|Cont[26] ; Reset_Delay:u2|Cont[8]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.007      ; 3.482      ;
; 16.532 ; Reset_Delay:u2|Cont[26] ; Reset_Delay:u2|Cont[9]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.007      ; 3.482      ;
; 16.532 ; Reset_Delay:u2|Cont[26] ; Reset_Delay:u2|Cont[10] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.007      ; 3.482      ;
; 16.532 ; Reset_Delay:u2|Cont[26] ; Reset_Delay:u2|Cont[11] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.007      ; 3.482      ;
; 16.532 ; Reset_Delay:u2|Cont[26] ; Reset_Delay:u2|Cont[12] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.007      ; 3.482      ;
; 16.532 ; Reset_Delay:u2|Cont[26] ; Reset_Delay:u2|Cont[13] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.007      ; 3.482      ;
; 16.532 ; Reset_Delay:u2|Cont[26] ; Reset_Delay:u2|Cont[14] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.007      ; 3.482      ;
; 16.532 ; Reset_Delay:u2|Cont[26] ; Reset_Delay:u2|Cont[15] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.007      ; 3.482      ;
; 16.532 ; Reset_Delay:u2|Cont[26] ; Reset_Delay:u2|Cont[2]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; 0.007      ; 3.482      ;
; 16.642 ; Reset_Delay:u2|Cont[27] ; Reset_Delay:u2|Cont[24] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.024     ; 3.341      ;
; 16.642 ; Reset_Delay:u2|Cont[27] ; Reset_Delay:u2|Cont[21] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.024     ; 3.341      ;
; 16.642 ; Reset_Delay:u2|Cont[27] ; Reset_Delay:u2|Cont[22] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.024     ; 3.341      ;
; 16.642 ; Reset_Delay:u2|Cont[27] ; Reset_Delay:u2|Cont[23] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.024     ; 3.341      ;
; 16.642 ; Reset_Delay:u2|Cont[27] ; Reset_Delay:u2|Cont[16] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.024     ; 3.341      ;
; 16.642 ; Reset_Delay:u2|Cont[27] ; Reset_Delay:u2|Cont[17] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.024     ; 3.341      ;
; 16.642 ; Reset_Delay:u2|Cont[27] ; Reset_Delay:u2|Cont[18] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.024     ; 3.341      ;
+--------+-------------------------+-------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'u6|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                           ; To Node                                                                                                                                                                             ; Launch Clock                                   ; Latch Clock                                    ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; 0.178 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ihj1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a4                    ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ihj1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a4                    ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.045      ; 0.307      ;
; 0.178 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ihj1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a6                    ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ihj1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a6                    ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.045      ; 0.307      ;
; 0.178 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ihj1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a8                    ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ihj1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a8                    ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.045      ; 0.307      ;
; 0.178 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ihj1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a7                    ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ihj1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a7                    ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.045      ; 0.307      ;
; 0.178 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ihj1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a0                    ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ihj1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a0                    ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.045      ; 0.307      ;
; 0.178 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ihj1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a3                    ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ihj1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a3                    ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.045      ; 0.307      ;
; 0.178 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ihj1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a5                    ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ihj1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a5                    ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.045      ; 0.307      ;
; 0.178 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ihj1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a0                    ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ihj1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a0                    ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.045      ; 0.307      ;
; 0.179 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ihj1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a2                    ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ihj1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a2                    ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ihj1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a3                    ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ihj1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a3                    ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ihj1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a5                    ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ihj1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a5                    ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ihj1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a6                    ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ihj1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a6                    ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ihj1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a8                    ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ihj1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a8                    ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ihj1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a7                    ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ihj1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a7                    ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ihj1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a1                    ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ihj1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a1                    ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ihj1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a4                    ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ihj1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a4                    ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 0.307      ;
; 0.186 ; Sdram_Control:u7|ST[0]                                                                                                                                                              ; Sdram_Control:u7|ST[0]                                                                                                                                                              ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; Sdram_Control:u7|Write                                                                                                                                                              ; Sdram_Control:u7|Write                                                                                                                                                              ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; Sdram_Control:u7|OUT_VALID                                                                                                                                                          ; Sdram_Control:u7|OUT_VALID                                                                                                                                                          ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; Sdram_Control:u7|mLENGTH[7]                                                                                                                                                         ; Sdram_Control:u7|mLENGTH[7]                                                                                                                                                         ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; Sdram_Control:u7|mWR_DONE                                                                                                                                                           ; Sdram_Control:u7|mWR_DONE                                                                                                                                                           ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; Sdram_Control:u7|mRD_DONE                                                                                                                                                           ; Sdram_Control:u7|mRD_DONE                                                                                                                                                           ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; Sdram_Control:u7|control_interface:u_control_interface|REF_REQ                                                                                                                      ; Sdram_Control:u7|control_interface:u_control_interface|REF_REQ                                                                                                                      ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a3                     ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a3                     ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a4                     ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a4                     ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a5                     ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a5                     ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a6                     ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a6                     ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a8                     ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a8                     ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a7                     ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a7                     ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a2                     ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a2                     ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a3                     ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a3                     ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a5                     ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a5                     ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a6                     ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a6                     ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a7                     ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a7                     ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a8                     ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a8                     ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a1                     ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a1                     ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a4                     ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a4                     ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; Sdram_Control:u7|command:u_command|CM_ACK                                                                                                                                           ; Sdram_Control:u7|command:u_command|CM_ACK                                                                                                                                           ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; Sdram_Control:u7|command:u_command|REF_ACK                                                                                                                                          ; Sdram_Control:u7|command:u_command|REF_ACK                                                                                                                                          ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ihj1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a2                    ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ihj1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a2                    ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ihj1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a1                    ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ihj1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a1                    ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a1                     ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a1                     ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a2                     ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a2                     ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a0                     ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a0                     ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.187 ; Sdram_Control:u7|control_interface:u_control_interface|init_timer[0]                                                                                                                ; Sdram_Control:u7|control_interface:u_control_interface|init_timer[0]                                                                                                                ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; Sdram_Control:u7|IN_REQ                                                                                                                                                             ; Sdram_Control:u7|IN_REQ                                                                                                                                                             ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; Sdram_Control:u7|command:u_command|ex_write                                                                                                                                         ; Sdram_Control:u7|command:u_command|ex_write                                                                                                                                         ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; Sdram_Control:u7|command:u_command|ex_read                                                                                                                                          ; Sdram_Control:u7|command:u_command|ex_read                                                                                                                                          ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; Sdram_Control:u7|command:u_command|do_rw                                                                                                                                            ; Sdram_Control:u7|command:u_command|do_rw                                                                                                                                            ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; Sdram_Control:u7|command:u_command|oe4                                                                                                                                              ; Sdram_Control:u7|command:u_command|oe4                                                                                                                                              ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a0                     ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a0                     ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.192 ; Sdram_Control:u7|mADDR[14]                                                                                                                                                          ; Sdram_Control:u7|control_interface:u_control_interface|SADDR[14]                                                                                                                    ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.313      ;
; 0.192 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|a_graycounter_pjc:wrptr_g1p|sub_parity10a[1]               ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|a_graycounter_pjc:wrptr_g1p|parity9                        ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.313      ;
; 0.193 ; Sdram_Control:u7|Read                                                                                                                                                               ; Sdram_Control:u7|Read                                                                                                                                                               ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; Sdram_Control:u7|command:u_command|command_delay[5]                                                                                                                                 ; Sdram_Control:u7|command:u_command|command_delay[4]                                                                                                                                 ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.313      ;
; 0.193 ; Sdram_Control:u7|command:u_command|command_delay[2]                                                                                                                                 ; Sdram_Control:u7|command:u_command|command_delay[1]                                                                                                                                 ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.313      ;
; 0.193 ; Sdram_Control:u7|command:u_command|SA[2]                                                                                                                                            ; Sdram_Control:u7|SA[2]                                                                                                                                                              ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; Sdram_Control:u7|command:u_command|SA[4]                                                                                                                                            ; Sdram_Control:u7|SA[4]                                                                                                                                                              ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; Sdram_Control:u7|control_interface:u_control_interface|CMD_ACK                                                                                                                      ; Sdram_Control:u7|control_interface:u_control_interface|CMD_ACK                                                                                                                      ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; Sdram_Control:u7|rRD2_ADDR[21]                                                                                                                                                      ; Sdram_Control:u7|rRD2_ADDR[21]                                                                                                                                                      ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.314      ;
; 0.194 ; Sdram_Control:u7|command:u_command|rp_shift[0]                                                                                                                                      ; Sdram_Control:u7|command:u_command|rp_done                                                                                                                                          ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; Sdram_Control:u7|command:u_command|do_precharge                                                                                                                                     ; Sdram_Control:u7|command:u_command|do_precharge                                                                                                                                     ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; Sdram_Control:u7|command:u_command|command_delay[7]                                                                                                                                 ; Sdram_Control:u7|command:u_command|command_delay[6]                                                                                                                                 ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; Sdram_Control:u7|command:u_command|command_delay[6]                                                                                                                                 ; Sdram_Control:u7|command:u_command|command_delay[5]                                                                                                                                 ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; Sdram_Control:u7|command:u_command|command_delay[4]                                                                                                                                 ; Sdram_Control:u7|command:u_command|command_delay[3]                                                                                                                                 ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; Sdram_Control:u7|command:u_command|do_load_mode                                                                                                                                     ; Sdram_Control:u7|command:u_command|do_load_mode                                                                                                                                     ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; Sdram_Control:u7|command:u_command|SA[10]                                                                                                                                           ; Sdram_Control:u7|SA[10]                                                                                                                                                             ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; Sdram_Control:u7|command:u_command|BA[0]                                                                                                                                            ; Sdram_Control:u7|BA[0]                                                                                                                                                              ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; Sdram_Control:u7|command:u_command|rw_shift[0]                                                                                                                                      ; Sdram_Control:u7|command:u_command|do_rw                                                                                                                                            ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|alt_synch_pipe_pkd:ws_dgrp|dffpipe_od9:dffpipe8|dffe9a[5]  ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|alt_synch_pipe_pkd:ws_dgrp|dffpipe_od9:dffpipe8|dffe10a[5] ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.314      ;
; 0.195 ; Sdram_Control:u7|command:u_command|rw_shift[1]                                                                                                                                      ; Sdram_Control:u7|command:u_command|rw_shift[0]                                                                                                                                      ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.315      ;
; 0.195 ; Sdram_Control:u7|command:u_command|CS_N[0]                                                                                                                                          ; Sdram_Control:u7|CS_N[0]                                                                                                                                                            ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.316      ;
; 0.195 ; Sdram_Control:u7|command:u_command|CKE                                                                                                                                              ; Sdram_Control:u7|CKE                                                                                                                                                                ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.316      ;
; 0.195 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|alt_synch_pipe_pkd:ws_dgrp|dffpipe_od9:dffpipe8|dffe9a[3]  ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|alt_synch_pipe_pkd:ws_dgrp|dffpipe_od9:dffpipe8|dffe10a[3] ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.315      ;
; 0.195 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ihj1:auto_generated|a_graycounter_t57:rdptr_g1p|sub_parity7a[2]               ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ihj1:auto_generated|a_graycounter_t57:rdptr_g1p|parity6                       ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.316      ;
; 0.195 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ihj1:auto_generated|alt_synch_pipe_mkd:rs_dgwp|dffpipe_ld9:dffpipe5|dffe6a[1] ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ihj1:auto_generated|alt_synch_pipe_mkd:rs_dgwp|dffpipe_ld9:dffpipe5|dffe7a[1] ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.315      ;
; 0.196 ; Sdram_Control:u7|command:u_command|rp_shift[2]                                                                                                                                      ; Sdram_Control:u7|command:u_command|rp_shift[1]                                                                                                                                      ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.316      ;
; 0.196 ; Sdram_Control:u7|command:u_command|command_delay[3]                                                                                                                                 ; Sdram_Control:u7|command:u_command|command_delay[2]                                                                                                                                 ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.316      ;
; 0.196 ; Sdram_Control:u7|command:u_command|SA[7]                                                                                                                                            ; Sdram_Control:u7|SA[7]                                                                                                                                                              ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.316      ;
; 0.197 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|alt_synch_pipe_pkd:ws_dgrp|dffpipe_od9:dffpipe8|dffe9a[2]  ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|alt_synch_pipe_pkd:ws_dgrp|dffpipe_od9:dffpipe8|dffe10a[2] ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.317      ;
; 0.198 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a7                     ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|wrptr_g[7]                                                 ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.319      ;
; 0.199 ; Sdram_Control:u7|command:u_command|rp_shift[3]                                                                                                                                      ; Sdram_Control:u7|command:u_command|rp_shift[2]                                                                                                                                      ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.319      ;
; 0.201 ; Sdram_Control:u7|rRD1_ADDR[25]                                                                                                                                                      ; Sdram_Control:u7|rRD1_ADDR[25]                                                                                                                                                      ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.322      ;
; 0.203 ; Sdram_Control:u7|rRD1_ADDR[8]                                                                                                                                                       ; Sdram_Control:u7|mADDR[8]                                                                                                                                                           ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.324      ;
; 0.205 ; Sdram_Control:u7|Pre_RD                                                                                                                                                             ; Sdram_Control:u7|CMD[1]                                                                                                                                                             ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.326      ;
; 0.206 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|wrptr_g[0]                                                 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|dffpipe_gd9:ws_bwp|dffe12a[0]                              ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.327      ;
; 0.208 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ihj1:auto_generated|alt_synch_pipe_mkd:rs_dgwp|dffpipe_ld9:dffpipe5|dffe6a[0] ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ihj1:auto_generated|alt_synch_pipe_mkd:rs_dgwp|dffpipe_ld9:dffpipe5|dffe7a[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.239      ; 0.531      ;
; 0.209 ; Sdram_Control:u7|Pre_RD                                                                                                                                                             ; Sdram_Control:u7|CMD[0]                                                                                                                                                             ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.330      ;
; 0.209 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a6                     ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|a_graycounter_pjc:wrptr_g1p|sub_parity10a[1]               ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.330      ;
; 0.209 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a6                     ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|wrptr_g[6]                                                 ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.330      ;
; 0.209 ; Sdram_Control:u7|rWR1_ADDR[25]                                                                                                                                                      ; Sdram_Control:u7|rWR1_ADDR[25]                                                                                                                                                      ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.330      ;
; 0.210 ; Sdram_Control:u7|rRD1_ADDR[9]                                                                                                                                                       ; Sdram_Control:u7|mADDR[9]                                                                                                                                                           ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.331      ;
; 0.212 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a6                     ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|a_graycounter_pjc:wrptr_g1p|sub_parity10a[1]               ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.333      ;
; 0.212 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ihj1:auto_generated|alt_synch_pipe_mkd:rs_dgwp|dffpipe_ld9:dffpipe5|dffe6a[6] ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ihj1:auto_generated|alt_synch_pipe_mkd:rs_dgwp|dffpipe_ld9:dffpipe5|dffe7a[6] ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.239      ; 0.535      ;
; 0.213 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ihj1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a2                    ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ihj1:auto_generated|altsyncram_rj31:fifo_ram|ram_block11a0~portb_address_reg0 ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.182      ; 0.499      ;
; 0.214 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ihj1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a1                    ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ihj1:auto_generated|altsyncram_rj31:fifo_ram|ram_block11a0~portb_address_reg0 ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.182      ; 0.500      ;
; 0.216 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|alt_synch_pipe_pkd:ws_dgrp|dffpipe_od9:dffpipe8|dffe10a[7] ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|dffpipe_gd9:ws_brp|dffe12a[7]                              ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.337      ;
; 0.218 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a5                     ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|wrptr_g[5]                                                 ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.339      ;
; 0.219 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ihj1:auto_generated|alt_synch_pipe_mkd:rs_dgwp|dffpipe_ld9:dffpipe5|dffe6a[4] ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ihj1:auto_generated|alt_synch_pipe_mkd:rs_dgwp|dffpipe_ld9:dffpipe5|dffe7a[4] ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.240      ; 0.543      ;
; 0.220 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a1                     ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|wrptr_g[1]                                                 ; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.341      ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'u6|altpll_component|auto_generated|pll1|clk[4]'                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                          ; To Node                                                                                                                                                                            ; Launch Clock                                   ; Latch Clock                                    ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; 0.178 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[2]                  ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[2]                  ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.045      ; 0.307      ;
; 0.178 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[3]                  ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[3]                  ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.045      ; 0.307      ;
; 0.178 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[4]                  ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[4]                  ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.045      ; 0.307      ;
; 0.178 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[5]                  ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[5]                  ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.045      ; 0.307      ;
; 0.178 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[6]                  ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[6]                  ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.045      ; 0.307      ;
; 0.178 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[8]                  ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[8]                  ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.045      ; 0.307      ;
; 0.178 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[7]                  ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[7]                  ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.045      ; 0.307      ;
; 0.185 ; VGA_Controller:u1|mVGA_V_SYNC                                                                                                                                                      ; VGA_Controller:u1|mVGA_V_SYNC                                                                                                                                                      ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.038      ; 0.307      ;
; 0.186 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|alt_synch_pipe_okd:rs_dgwp|dffpipe_nd9:dffpipe5|dffe6a[8] ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|alt_synch_pipe_okd:rs_dgwp|dffpipe_nd9:dffpipe5|dffe7a[8] ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.044      ; 0.314      ;
; 0.186 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|alt_synch_pipe_okd:rs_dgwp|dffpipe_nd9:dffpipe5|dffe6a[2] ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|alt_synch_pipe_okd:rs_dgwp|dffpipe_nd9:dffpipe5|dffe7a[2] ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.044      ; 0.314      ;
; 0.186 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|alt_synch_pipe_okd:rs_dgwp|dffpipe_nd9:dffpipe5|dffe6a[4] ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|alt_synch_pipe_okd:rs_dgwp|dffpipe_nd9:dffpipe5|dffe7a[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.044      ; 0.314      ;
; 0.186 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[2]                  ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[2]                  ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[1]                  ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[1]                  ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|alt_synch_pipe_okd:rs_dgwp|dffpipe_nd9:dffpipe5|dffe6a[0] ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|alt_synch_pipe_okd:rs_dgwp|dffpipe_nd9:dffpipe5|dffe7a[0] ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.044      ; 0.314      ;
; 0.186 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|alt_synch_pipe_okd:rs_dgwp|dffpipe_nd9:dffpipe5|dffe6a[5] ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|alt_synch_pipe_okd:rs_dgwp|dffpipe_nd9:dffpipe5|dffe7a[5] ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.044      ; 0.314      ;
; 0.186 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[0]                  ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[0]                  ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.037      ; 0.307      ;
; 0.187 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[3]                  ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[3]                  ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[4]                  ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[4]                  ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[5]                  ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[5]                  ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[6]                  ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[6]                  ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[8]                  ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[8]                  ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[0]                  ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[0]                  ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[7]                  ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[7]                  ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[1]                  ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[1]                  ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.036      ; 0.307      ;
; 0.192 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity6a2                 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|a_graycounter_s57:rdptr_g1p|parity5                       ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.037      ; 0.313      ;
; 0.193 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|alt_synch_pipe_okd:rs_dgwp|dffpipe_nd9:dffpipe5|dffe6a[1] ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|alt_synch_pipe_okd:rs_dgwp|dffpipe_nd9:dffpipe5|dffe7a[1] ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|alt_synch_pipe_okd:rs_dgwp|dffpipe_nd9:dffpipe5|dffe6a[8] ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|alt_synch_pipe_okd:rs_dgwp|dffpipe_nd9:dffpipe5|dffe7a[8] ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.037      ; 0.314      ;
; 0.194 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|alt_synch_pipe_okd:rs_dgwp|dffpipe_nd9:dffpipe5|dffe6a[0] ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|alt_synch_pipe_okd:rs_dgwp|dffpipe_nd9:dffpipe5|dffe7a[0] ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; VGA_Controller:u1|H_Cont[12]                                                                                                                                                       ; VGA_Controller:u1|H_Cont[12]                                                                                                                                                       ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.047      ; 0.325      ;
; 0.194 ; VGA_Controller:u1|mVGA_V_SYNC                                                                                                                                                      ; VGA_Controller:u1|oVGA_BLANK                                                                                                                                                       ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.038      ; 0.316      ;
; 0.195 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|alt_synch_pipe_okd:rs_dgwp|dffpipe_nd9:dffpipe5|dffe6a[7] ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|alt_synch_pipe_okd:rs_dgwp|dffpipe_nd9:dffpipe5|dffe7a[7] ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.036      ; 0.315      ;
; 0.198 ; VGA_Controller:u1|mVGA_V_SYNC                                                                                                                                                      ; VGA_Controller:u1|oVGA_V_SYNC                                                                                                                                                      ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.038      ; 0.320      ;
; 0.207 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[0]                  ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|rdptr_g[0]                                                ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.219      ; 0.510      ;
; 0.214 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[4]                  ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity6a1                 ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.036      ; 0.334      ;
; 0.242 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[0]                  ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[2]                  ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.246      ; 0.572      ;
; 0.253 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity6a2                 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|a_graycounter_s57:rdptr_g1p|parity5                       ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.036      ; 0.373      ;
; 0.253 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity6a0                 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|a_graycounter_s57:rdptr_g1p|parity5                       ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.037      ; 0.374      ;
; 0.257 ; VGA_Controller:u1|mVGA_H_SYNC                                                                                                                                                      ; VGA_Controller:u1|oVGA_H_SYNC                                                                                                                                                      ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.038      ; 0.379      ;
; 0.259 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|alt_synch_pipe_okd:rs_dgwp|dffpipe_nd9:dffpipe5|dffe6a[5] ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|alt_synch_pipe_okd:rs_dgwp|dffpipe_nd9:dffpipe5|dffe7a[5] ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.044      ; 0.387      ;
; 0.259 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|alt_synch_pipe_okd:rs_dgwp|dffpipe_nd9:dffpipe5|dffe6a[2] ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|alt_synch_pipe_okd:rs_dgwp|dffpipe_nd9:dffpipe5|dffe7a[2] ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.044      ; 0.387      ;
; 0.260 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[0]                  ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[4]                  ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.246      ; 0.590      ;
; 0.262 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|alt_synch_pipe_okd:rs_dgwp|dffpipe_nd9:dffpipe5|dffe6a[6] ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|alt_synch_pipe_okd:rs_dgwp|dffpipe_nd9:dffpipe5|dffe7a[6] ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.044      ; 0.390      ;
; 0.264 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[8]                  ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity6a2                 ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.036      ; 0.384      ;
; 0.264 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[0]                  ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[3]                  ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.246      ; 0.594      ;
; 0.265 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|alt_synch_pipe_okd:rs_dgwp|dffpipe_nd9:dffpipe5|dffe6a[3] ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|alt_synch_pipe_okd:rs_dgwp|dffpipe_nd9:dffpipe5|dffe7a[3] ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.037      ; 0.386      ;
; 0.265 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[7]                  ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity6a1                 ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.036      ; 0.385      ;
; 0.267 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|alt_synch_pipe_okd:rs_dgwp|dffpipe_nd9:dffpipe5|dffe6a[6] ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|alt_synch_pipe_okd:rs_dgwp|dffpipe_nd9:dffpipe5|dffe7a[6] ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.037      ; 0.388      ;
; 0.268 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|alt_synch_pipe_okd:rs_dgwp|dffpipe_nd9:dffpipe5|dffe6a[1] ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|alt_synch_pipe_okd:rs_dgwp|dffpipe_nd9:dffpipe5|dffe7a[1] ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.036      ; 0.388      ;
; 0.269 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|alt_synch_pipe_okd:rs_dgwp|dffpipe_nd9:dffpipe5|dffe6a[7] ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|alt_synch_pipe_okd:rs_dgwp|dffpipe_nd9:dffpipe5|dffe7a[7] ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.037      ; 0.390      ;
; 0.269 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|alt_synch_pipe_okd:rs_dgwp|dffpipe_nd9:dffpipe5|dffe6a[4] ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|alt_synch_pipe_okd:rs_dgwp|dffpipe_nd9:dffpipe5|dffe7a[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.036      ; 0.389      ;
; 0.269 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|alt_synch_pipe_okd:rs_dgwp|dffpipe_nd9:dffpipe5|dffe6a[3] ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|alt_synch_pipe_okd:rs_dgwp|dffpipe_nd9:dffpipe5|dffe7a[3] ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.036      ; 0.389      ;
; 0.278 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[1]                  ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|rdptr_g[1]                                                ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.218      ; 0.580      ;
; 0.281 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|a_graycounter_s57:rdptr_g1p|parity5                       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[2]                  ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.246      ; 0.611      ;
; 0.283 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[0]                  ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity6a0                 ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.037      ; 0.404      ;
; 0.284 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[1]                  ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity6a0                 ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.036      ; 0.404      ;
; 0.287 ; VGA_Controller:u1|H_Cont[7]                                                                                                                                                        ; VGA_Controller:u1|H_Cont[8]                                                                                                                                                        ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.265      ; 0.636      ;
; 0.290 ; VGA_Controller:u1|H_Cont[1]                                                                                                                                                        ; VGA_Controller:u1|H_Cont[1]                                                                                                                                                        ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.047      ; 0.421      ;
; 0.291 ; VGA_Controller:u1|H_Cont[3]                                                                                                                                                        ; VGA_Controller:u1|H_Cont[3]                                                                                                                                                        ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.047      ; 0.422      ;
; 0.293 ; VGA_Controller:u1|H_Cont[2]                                                                                                                                                        ; VGA_Controller:u1|H_Cont[2]                                                                                                                                                        ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.047      ; 0.424      ;
; 0.293 ; VGA_Controller:u1|H_Cont[4]                                                                                                                                                        ; VGA_Controller:u1|H_Cont[4]                                                                                                                                                        ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.047      ; 0.424      ;
; 0.293 ; VGA_Controller:u1|V_Cont[11]                                                                                                                                                       ; VGA_Controller:u1|V_Cont[11]                                                                                                                                                       ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.046      ; 0.423      ;
; 0.294 ; VGA_Controller:u1|H_Cont[11]                                                                                                                                                       ; VGA_Controller:u1|H_Cont[11]                                                                                                                                                       ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.047      ; 0.425      ;
; 0.294 ; VGA_Controller:u1|V_Cont[12]                                                                                                                                                       ; VGA_Controller:u1|V_Cont[12]                                                                                                                                                       ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.046      ; 0.424      ;
; 0.295 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|cntr_54e:cntr_b|counter_reg_bit[0]                        ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|cntr_54e:cntr_b|counter_reg_bit[0]                        ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.044      ; 0.423      ;
; 0.295 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity6a1                 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|a_graycounter_s57:rdptr_g1p|parity5                       ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.037      ; 0.416      ;
; 0.295 ; VGA_Controller:u1|V_Cont[5]                                                                                                                                                        ; VGA_Controller:u1|V_Cont[5]                                                                                                                                                        ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.046      ; 0.425      ;
; 0.295 ; VGA_Controller:u1|V_Cont[10]                                                                                                                                                       ; VGA_Controller:u1|V_Cont[10]                                                                                                                                                       ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.046      ; 0.425      ;
; 0.296 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity6a0                 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|a_graycounter_s57:rdptr_g1p|parity5                       ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.036      ; 0.416      ;
; 0.296 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity6a1                 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|a_graycounter_s57:rdptr_g1p|parity5                       ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.036      ; 0.416      ;
; 0.296 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|a_graycounter_s57:rdptr_g1p|parity5                       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[4]                  ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.246      ; 0.626      ;
; 0.296 ; VGA_Controller:u1|V_Cont[1]                                                                                                                                                        ; VGA_Controller:u1|V_Cont[1]                                                                                                                                                        ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.046      ; 0.426      ;
; 0.296 ; VGA_Controller:u1|V_Cont[7]                                                                                                                                                        ; VGA_Controller:u1|V_Cont[7]                                                                                                                                                        ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.046      ; 0.426      ;
; 0.296 ; VGA_Controller:u1|H_Cont[8]                                                                                                                                                        ; VGA_Controller:u1|H_Cont[8]                                                                                                                                                        ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.047      ; 0.427      ;
; 0.297 ; VGA_Controller:u1|V_Cont[6]                                                                                                                                                        ; VGA_Controller:u1|V_Cont[6]                                                                                                                                                        ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.046      ; 0.427      ;
; 0.297 ; VGA_Controller:u1|V_Cont[9]                                                                                                                                                        ; VGA_Controller:u1|V_Cont[9]                                                                                                                                                        ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.046      ; 0.427      ;
; 0.298 ; VGA_Controller:u1|V_Cont[8]                                                                                                                                                        ; VGA_Controller:u1|V_Cont[8]                                                                                                                                                        ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.046      ; 0.428      ;
; 0.299 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|a_graycounter_s57:rdptr_g1p|parity5                       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[3]                  ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.246      ; 0.629      ;
; 0.300 ; VGA_Controller:u1|V_Cont[2]                                                                                                                                                        ; VGA_Controller:u1|V_Cont[2]                                                                                                                                                        ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.046      ; 0.430      ;
; 0.300 ; VGA_Controller:u1|V_Cont[4]                                                                                                                                                        ; VGA_Controller:u1|V_Cont[4]                                                                                                                                                        ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.046      ; 0.430      ;
; 0.300 ; VGA_Controller:u1|mVGA_H_SYNC                                                                                                                                                      ; VGA_Controller:u1|oVGA_BLANK                                                                                                                                                       ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.038      ; 0.422      ;
; 0.301 ; VGA_Controller:u1|V_Cont[3]                                                                                                                                                        ; VGA_Controller:u1|V_Cont[3]                                                                                                                                                        ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.046      ; 0.431      ;
; 0.306 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|cntr_54e:cntr_b|counter_reg_bit[0]                        ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|cntr_54e:cntr_b|counter_reg_bit[0]                        ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.036      ; 0.426      ;
; 0.306 ; VGA_Controller:u1|H_Cont[6]                                                                                                                                                        ; VGA_Controller:u1|H_Cont[8]                                                                                                                                                        ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.265      ; 0.655      ;
; 0.307 ; VGA_Controller:u1|V_Cont[0]                                                                                                                                                        ; VGA_Controller:u1|V_Cont[0]                                                                                                                                                        ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.046      ; 0.437      ;
; 0.308 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[3]                  ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity6a0                 ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.036      ; 0.428      ;
; 0.312 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|a_graycounter_s57:rdptr_g1p|parity5                       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[0]                  ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.036      ; 0.432      ;
; 0.313 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[5]                  ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[6]                  ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.045      ; 0.442      ;
; 0.314 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[0]                  ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity6a0                 ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.036      ; 0.434      ;
; 0.314 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[5]                  ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[7]                  ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.045      ; 0.443      ;
; 0.316 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[2]                  ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[3]                  ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.045      ; 0.445      ;
; 0.316 ; VGA_Controller:u1|H_Cont[0]                                                                                                                                                        ; VGA_Controller:u1|H_Cont[1]                                                                                                                                                        ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.265      ; 0.665      ;
; 0.319 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|a_graycounter_s57:rdptr_g1p|parity5                       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[0]                  ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.037      ; 0.440      ;
; 0.319 ; VGA_Controller:u1|H_Cont[0]                                                                                                                                                        ; VGA_Controller:u1|H_Cont[2]                                                                                                                                                        ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.265      ; 0.668      ;
; 0.320 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[2]                  ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[4]                  ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.045      ; 0.449      ;
; 0.321 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[3]                  ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[4]                  ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.045      ; 0.450      ;
; 0.321 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[5]                  ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[8]                  ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.045      ; 0.450      ;
; 0.323 ; VGA_Controller:u1|H_Cont[10]                                                                                                                                                       ; VGA_Controller:u1|H_Cont[11]                                                                                                                                                       ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.265      ; 0.672      ;
; 0.326 ; VGA_Controller:u1|H_Cont[10]                                                                                                                                                       ; VGA_Controller:u1|H_Cont[12]                                                                                                                                                       ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.265      ; 0.675      ;
; 0.343 ; VGA_Controller:u1|H_Cont[10]                                                                                                                                                       ; VGA_Controller:u1|mVGA_H_SYNC                                                                                                                                                      ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.038      ; 0.465      ;
; 0.345 ; VGA_Controller:u1|H_Cont[5]                                                                                                                                                        ; VGA_Controller:u1|oRequest                                                                                                                                                         ; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; 0.038      ; 0.467      ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'CLOCK_50'                                                                                                                             ;
+-------+------------------------------------------+------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                ; To Node                                  ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------+------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.201 ; Reset_Delay:u2|oRST_0                    ; Reset_Delay:u2|oRST_0                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.022      ; 0.307      ;
; 0.201 ; Reset_Delay:u2|oRST_3                    ; Reset_Delay:u2|oRST_3                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.022      ; 0.307      ;
; 0.201 ; Reset_Delay:u2|oRST_2                    ; Reset_Delay:u2|oRST_2                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.022      ; 0.307      ;
; 0.201 ; Reset_Delay:u2|oRST_4                    ; Reset_Delay:u2|oRST_4                    ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.022      ; 0.307      ;
; 0.201 ; I2C_CCD_Config:u8|mI2C_CTRL_CLK          ; I2C_CCD_Config:u8|mI2C_CTRL_CLK          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.022      ; 0.307      ;
; 0.201 ; I2C_CCD_Config:u8|senosr_exposure[0]     ; I2C_CCD_Config:u8|senosr_exposure[0]     ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.022      ; 0.307      ;
; 0.204 ; I2C_CCD_Config:u8|iexposure_adj_delay[0] ; I2C_CCD_Config:u8|iexposure_adj_delay[1] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.027      ; 0.315      ;
; 0.204 ; I2C_CCD_Config:u8|iexposure_adj_delay[2] ; I2C_CCD_Config:u8|iexposure_adj_delay[3] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.027      ; 0.315      ;
; 0.208 ; Reset_Delay:u2|Cont[0]                   ; Reset_Delay:u2|Cont[0]                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.022      ; 0.314      ;
; 0.278 ; I2C_CCD_Config:u8|iexposure_adj_delay[1] ; I2C_CCD_Config:u8|iexposure_adj_delay[2] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.027      ; 0.389      ;
; 0.308 ; I2C_CCD_Config:u8|mI2C_CLK_DIV[1]        ; I2C_CCD_Config:u8|mI2C_CLK_DIV[1]        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.022      ; 0.414      ;
; 0.310 ; I2C_CCD_Config:u8|combo_cnt[11]          ; I2C_CCD_Config:u8|combo_cnt[11]          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.022      ; 0.416      ;
; 0.311 ; Reset_Delay:u2|Cont[6]                   ; Reset_Delay:u2|Cont[6]                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.022      ; 0.417      ;
; 0.311 ; I2C_CCD_Config:u8|combo_cnt[1]           ; I2C_CCD_Config:u8|combo_cnt[1]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.022      ; 0.417      ;
; 0.311 ; I2C_CCD_Config:u8|combo_cnt[9]           ; I2C_CCD_Config:u8|combo_cnt[9]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.022      ; 0.417      ;
; 0.311 ; I2C_CCD_Config:u8|combo_cnt[17]          ; I2C_CCD_Config:u8|combo_cnt[17]          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.022      ; 0.417      ;
; 0.312 ; I2C_CCD_Config:u8|combo_cnt[5]           ; I2C_CCD_Config:u8|combo_cnt[5]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.022      ; 0.418      ;
; 0.312 ; I2C_CCD_Config:u8|combo_cnt[7]           ; I2C_CCD_Config:u8|combo_cnt[7]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.022      ; 0.418      ;
; 0.312 ; I2C_CCD_Config:u8|combo_cnt[10]          ; I2C_CCD_Config:u8|combo_cnt[10]          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.022      ; 0.418      ;
; 0.312 ; I2C_CCD_Config:u8|combo_cnt[12]          ; I2C_CCD_Config:u8|combo_cnt[12]          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.022      ; 0.418      ;
; 0.312 ; I2C_CCD_Config:u8|combo_cnt[13]          ; I2C_CCD_Config:u8|combo_cnt[13]          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.022      ; 0.418      ;
; 0.312 ; I2C_CCD_Config:u8|combo_cnt[15]          ; I2C_CCD_Config:u8|combo_cnt[15]          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.022      ; 0.418      ;
; 0.313 ; Reset_Delay:u2|Cont[4]                   ; Reset_Delay:u2|Cont[4]                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.022      ; 0.419      ;
; 0.313 ; Reset_Delay:u2|Cont[5]                   ; Reset_Delay:u2|Cont[5]                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.022      ; 0.419      ;
; 0.313 ; I2C_CCD_Config:u8|combo_cnt[2]           ; I2C_CCD_Config:u8|combo_cnt[2]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.022      ; 0.419      ;
; 0.313 ; I2C_CCD_Config:u8|combo_cnt[3]           ; I2C_CCD_Config:u8|combo_cnt[3]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.022      ; 0.419      ;
; 0.313 ; I2C_CCD_Config:u8|combo_cnt[14]          ; I2C_CCD_Config:u8|combo_cnt[14]          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.022      ; 0.419      ;
; 0.313 ; I2C_CCD_Config:u8|combo_cnt[19]          ; I2C_CCD_Config:u8|combo_cnt[19]          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.022      ; 0.419      ;
; 0.313 ; I2C_CCD_Config:u8|combo_cnt[21]          ; I2C_CCD_Config:u8|combo_cnt[21]          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.022      ; 0.419      ;
; 0.313 ; I2C_CCD_Config:u8|combo_cnt[23]          ; I2C_CCD_Config:u8|combo_cnt[23]          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.022      ; 0.419      ;
; 0.314 ; Reset_Delay:u2|Cont[7]                   ; Reset_Delay:u2|Cont[7]                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.022      ; 0.420      ;
; 0.314 ; I2C_CCD_Config:u8|combo_cnt[4]           ; I2C_CCD_Config:u8|combo_cnt[4]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.022      ; 0.420      ;
; 0.314 ; I2C_CCD_Config:u8|combo_cnt[8]           ; I2C_CCD_Config:u8|combo_cnt[8]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.022      ; 0.420      ;
; 0.314 ; I2C_CCD_Config:u8|combo_cnt[16]          ; I2C_CCD_Config:u8|combo_cnt[16]          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.022      ; 0.420      ;
; 0.314 ; I2C_CCD_Config:u8|combo_cnt[18]          ; I2C_CCD_Config:u8|combo_cnt[18]          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.022      ; 0.420      ;
; 0.315 ; I2C_CCD_Config:u8|combo_cnt[20]          ; I2C_CCD_Config:u8|combo_cnt[20]          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.022      ; 0.421      ;
; 0.318 ; Reset_Delay:u2|Cont[15]                  ; Reset_Delay:u2|Cont[15]                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.022      ; 0.424      ;
; 0.318 ; I2C_CCD_Config:u8|mI2C_CLK_DIV[15]       ; I2C_CCD_Config:u8|mI2C_CLK_DIV[15]       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.022      ; 0.424      ;
; 0.319 ; Reset_Delay:u2|Cont[22]                  ; Reset_Delay:u2|Cont[22]                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.022      ; 0.425      ;
; 0.319 ; Reset_Delay:u2|Cont[3]                   ; Reset_Delay:u2|Cont[3]                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.022      ; 0.425      ;
; 0.319 ; Reset_Delay:u2|Cont[8]                   ; Reset_Delay:u2|Cont[8]                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.022      ; 0.425      ;
; 0.319 ; Reset_Delay:u2|Cont[13]                  ; Reset_Delay:u2|Cont[13]                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.022      ; 0.425      ;
; 0.319 ; Reset_Delay:u2|Cont[14]                  ; Reset_Delay:u2|Cont[14]                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.022      ; 0.425      ;
; 0.319 ; Reset_Delay:u2|Cont[16]                  ; Reset_Delay:u2|Cont[16]                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.022      ; 0.425      ;
; 0.319 ; Reset_Delay:u2|Cont[31]                  ; Reset_Delay:u2|Cont[31]                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.022      ; 0.425      ;
; 0.319 ; Reset_Delay:u2|Cont[2]                   ; Reset_Delay:u2|Cont[2]                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.022      ; 0.425      ;
; 0.319 ; I2C_CCD_Config:u8|mI2C_CLK_DIV[0]        ; I2C_CCD_Config:u8|mI2C_CLK_DIV[0]        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.022      ; 0.425      ;
; 0.319 ; I2C_CCD_Config:u8|mI2C_CLK_DIV[3]        ; I2C_CCD_Config:u8|mI2C_CLK_DIV[3]        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.022      ; 0.425      ;
; 0.319 ; I2C_CCD_Config:u8|mI2C_CLK_DIV[5]        ; I2C_CCD_Config:u8|mI2C_CLK_DIV[5]        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.022      ; 0.425      ;
; 0.319 ; I2C_CCD_Config:u8|mI2C_CLK_DIV[11]       ; I2C_CCD_Config:u8|mI2C_CLK_DIV[11]       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.022      ; 0.425      ;
; 0.319 ; I2C_CCD_Config:u8|mI2C_CLK_DIV[13]       ; I2C_CCD_Config:u8|mI2C_CLK_DIV[13]       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.022      ; 0.425      ;
; 0.320 ; Reset_Delay:u2|Cont[24]                  ; Reset_Delay:u2|Cont[24]                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.022      ; 0.426      ;
; 0.320 ; Reset_Delay:u2|Cont[21]                  ; Reset_Delay:u2|Cont[21]                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.022      ; 0.426      ;
; 0.320 ; Reset_Delay:u2|Cont[10]                  ; Reset_Delay:u2|Cont[10]                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.022      ; 0.426      ;
; 0.320 ; Reset_Delay:u2|Cont[11]                  ; Reset_Delay:u2|Cont[11]                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.022      ; 0.426      ;
; 0.320 ; Reset_Delay:u2|Cont[12]                  ; Reset_Delay:u2|Cont[12]                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.022      ; 0.426      ;
; 0.320 ; Reset_Delay:u2|Cont[17]                  ; Reset_Delay:u2|Cont[17]                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.022      ; 0.426      ;
; 0.320 ; Reset_Delay:u2|Cont[18]                  ; Reset_Delay:u2|Cont[18]                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.022      ; 0.426      ;
; 0.320 ; Reset_Delay:u2|Cont[19]                  ; Reset_Delay:u2|Cont[19]                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.022      ; 0.426      ;
; 0.320 ; Reset_Delay:u2|Cont[20]                  ; Reset_Delay:u2|Cont[20]                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.022      ; 0.426      ;
; 0.320 ; Reset_Delay:u2|Cont[27]                  ; Reset_Delay:u2|Cont[27]                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.022      ; 0.426      ;
; 0.320 ; Reset_Delay:u2|Cont[29]                  ; Reset_Delay:u2|Cont[29]                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.022      ; 0.426      ;
; 0.320 ; Reset_Delay:u2|Cont[30]                  ; Reset_Delay:u2|Cont[30]                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.022      ; 0.426      ;
; 0.320 ; I2C_CCD_Config:u8|mI2C_CLK_DIV[6]        ; I2C_CCD_Config:u8|mI2C_CLK_DIV[6]        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.022      ; 0.426      ;
; 0.320 ; I2C_CCD_Config:u8|mI2C_CLK_DIV[7]        ; I2C_CCD_Config:u8|mI2C_CLK_DIV[7]        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.022      ; 0.426      ;
; 0.320 ; I2C_CCD_Config:u8|mI2C_CLK_DIV[9]        ; I2C_CCD_Config:u8|mI2C_CLK_DIV[9]        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.022      ; 0.426      ;
; 0.321 ; Reset_Delay:u2|Cont[23]                  ; Reset_Delay:u2|Cont[23]                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.022      ; 0.427      ;
; 0.321 ; Reset_Delay:u2|Cont[9]                   ; Reset_Delay:u2|Cont[9]                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.022      ; 0.427      ;
; 0.321 ; Reset_Delay:u2|Cont[26]                  ; Reset_Delay:u2|Cont[26]                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.022      ; 0.427      ;
; 0.321 ; Reset_Delay:u2|Cont[25]                  ; Reset_Delay:u2|Cont[25]                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.022      ; 0.427      ;
; 0.321 ; Reset_Delay:u2|Cont[28]                  ; Reset_Delay:u2|Cont[28]                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.022      ; 0.427      ;
; 0.321 ; I2C_CCD_Config:u8|combo_cnt[6]           ; I2C_CCD_Config:u8|combo_cnt[6]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.022      ; 0.427      ;
; 0.321 ; I2C_CCD_Config:u8|mI2C_CLK_DIV[2]        ; I2C_CCD_Config:u8|mI2C_CLK_DIV[2]        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.022      ; 0.427      ;
; 0.321 ; I2C_CCD_Config:u8|mI2C_CLK_DIV[4]        ; I2C_CCD_Config:u8|mI2C_CLK_DIV[4]        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.022      ; 0.427      ;
; 0.321 ; I2C_CCD_Config:u8|mI2C_CLK_DIV[8]        ; I2C_CCD_Config:u8|mI2C_CLK_DIV[8]        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.022      ; 0.427      ;
; 0.321 ; I2C_CCD_Config:u8|mI2C_CLK_DIV[14]       ; I2C_CCD_Config:u8|mI2C_CLK_DIV[14]       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.022      ; 0.427      ;
; 0.322 ; I2C_CCD_Config:u8|combo_cnt[22]          ; I2C_CCD_Config:u8|combo_cnt[22]          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.022      ; 0.428      ;
; 0.322 ; I2C_CCD_Config:u8|combo_cnt[24]          ; I2C_CCD_Config:u8|combo_cnt[24]          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.022      ; 0.428      ;
; 0.322 ; I2C_CCD_Config:u8|mI2C_CLK_DIV[10]       ; I2C_CCD_Config:u8|mI2C_CLK_DIV[10]       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.022      ; 0.428      ;
; 0.322 ; I2C_CCD_Config:u8|mI2C_CLK_DIV[12]       ; I2C_CCD_Config:u8|mI2C_CLK_DIV[12]       ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.022      ; 0.428      ;
; 0.325 ; Reset_Delay:u2|Cont[1]                   ; Reset_Delay:u2|Cont[1]                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.022      ; 0.431      ;
; 0.325 ; I2C_CCD_Config:u8|combo_cnt[0]           ; I2C_CCD_Config:u8|combo_cnt[0]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.022      ; 0.431      ;
; 0.453 ; I2C_CCD_Config:u8|mI2C_CLK_DIV[1]        ; I2C_CCD_Config:u8|mI2C_CLK_DIV[2]        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.026      ; 0.563      ;
; 0.456 ; Reset_Delay:u2|Cont[6]                   ; Reset_Delay:u2|Cont[7]                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.026      ; 0.566      ;
; 0.456 ; I2C_CCD_Config:u8|combo_cnt[1]           ; I2C_CCD_Config:u8|combo_cnt[2]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.026      ; 0.566      ;
; 0.456 ; I2C_CCD_Config:u8|combo_cnt[9]           ; I2C_CCD_Config:u8|combo_cnt[10]          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.026      ; 0.566      ;
; 0.457 ; I2C_CCD_Config:u8|combo_cnt[5]           ; I2C_CCD_Config:u8|combo_cnt[6]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.026      ; 0.567      ;
; 0.457 ; I2C_CCD_Config:u8|combo_cnt[7]           ; I2C_CCD_Config:u8|combo_cnt[8]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.026      ; 0.567      ;
; 0.457 ; I2C_CCD_Config:u8|combo_cnt[17]          ; I2C_CCD_Config:u8|combo_cnt[18]          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.025      ; 0.566      ;
; 0.458 ; Reset_Delay:u2|Cont[4]                   ; Reset_Delay:u2|Cont[5]                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.026      ; 0.568      ;
; 0.458 ; I2C_CCD_Config:u8|combo_cnt[3]           ; I2C_CCD_Config:u8|combo_cnt[4]           ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.026      ; 0.568      ;
; 0.458 ; I2C_CCD_Config:u8|combo_cnt[13]          ; I2C_CCD_Config:u8|combo_cnt[14]          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.025      ; 0.567      ;
; 0.458 ; I2C_CCD_Config:u8|combo_cnt[15]          ; I2C_CCD_Config:u8|combo_cnt[16]          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.025      ; 0.567      ;
; 0.459 ; I2C_CCD_Config:u8|combo_cnt[19]          ; I2C_CCD_Config:u8|combo_cnt[20]          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.025      ; 0.568      ;
; 0.459 ; I2C_CCD_Config:u8|combo_cnt[21]          ; I2C_CCD_Config:u8|combo_cnt[22]          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.025      ; 0.568      ;
; 0.459 ; I2C_CCD_Config:u8|combo_cnt[23]          ; I2C_CCD_Config:u8|combo_cnt[24]          ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.025      ; 0.568      ;
; 0.462 ; I2C_CCD_Config:u8|mI2C_CLK_DIV[0]        ; I2C_CCD_Config:u8|mI2C_CLK_DIV[1]        ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.026      ; 0.572      ;
; 0.464 ; Reset_Delay:u2|Cont[8]                   ; Reset_Delay:u2|Cont[9]                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.026      ; 0.574      ;
; 0.464 ; Reset_Delay:u2|Cont[14]                  ; Reset_Delay:u2|Cont[15]                  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.026      ; 0.574      ;
; 0.464 ; Reset_Delay:u2|Cont[2]                   ; Reset_Delay:u2|Cont[3]                   ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.026      ; 0.574      ;
+-------+------------------------------------------+------------------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'u6|altpll_component|auto_generated|pll1|clk[4]'                                                                                                                                                                                                                                             ;
+-------+-----------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+------------------------------------------------+--------------+------------+------------+
; Slack ; From Node             ; To Node                                                                                                                                                                            ; Launch Clock ; Latch Clock                                    ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+------------------------------------------------+--------------+------------+------------+
; 0.128 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|H_Cont[0]                                                                                                                                                        ; CLOCK_50     ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -1.583     ; 0.736      ;
; 0.128 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|H_Cont[5]                                                                                                                                                        ; CLOCK_50     ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -1.583     ; 0.736      ;
; 0.128 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|H_Cont[6]                                                                                                                                                        ; CLOCK_50     ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -1.583     ; 0.736      ;
; 0.128 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|H_Cont[7]                                                                                                                                                        ; CLOCK_50     ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -1.583     ; 0.736      ;
; 0.128 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|H_Cont[9]                                                                                                                                                        ; CLOCK_50     ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -1.583     ; 0.736      ;
; 0.128 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|H_Cont[10]                                                                                                                                                       ; CLOCK_50     ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -1.583     ; 0.736      ;
; 0.128 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|oRequest                                                                                                                                                         ; CLOCK_50     ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -1.583     ; 0.736      ;
; 0.128 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|mVGA_H_SYNC                                                                                                                                                      ; CLOCK_50     ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -1.583     ; 0.736      ;
; 0.128 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|oVGA_H_SYNC                                                                                                                                                      ; CLOCK_50     ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -1.583     ; 0.736      ;
; 0.128 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|mVGA_V_SYNC                                                                                                                                                      ; CLOCK_50     ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -1.583     ; 0.736      ;
; 0.128 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|oVGA_V_SYNC                                                                                                                                                      ; CLOCK_50     ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -1.583     ; 0.736      ;
; 0.128 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|oVGA_BLANK                                                                                                                                                       ; CLOCK_50     ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -1.583     ; 0.736      ;
; 0.252 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|V_Cont[0]                                                                                                                                                        ; CLOCK_50     ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -1.364     ; 0.831      ;
; 0.252 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|V_Cont[1]                                                                                                                                                        ; CLOCK_50     ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -1.364     ; 0.831      ;
; 0.252 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|V_Cont[2]                                                                                                                                                        ; CLOCK_50     ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -1.364     ; 0.831      ;
; 0.252 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|V_Cont[3]                                                                                                                                                        ; CLOCK_50     ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -1.364     ; 0.831      ;
; 0.252 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|V_Cont[4]                                                                                                                                                        ; CLOCK_50     ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -1.364     ; 0.831      ;
; 0.252 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|V_Cont[5]                                                                                                                                                        ; CLOCK_50     ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -1.364     ; 0.831      ;
; 0.252 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|V_Cont[6]                                                                                                                                                        ; CLOCK_50     ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -1.364     ; 0.831      ;
; 0.252 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|V_Cont[7]                                                                                                                                                        ; CLOCK_50     ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -1.364     ; 0.831      ;
; 0.252 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|V_Cont[8]                                                                                                                                                        ; CLOCK_50     ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -1.364     ; 0.831      ;
; 0.252 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|V_Cont[9]                                                                                                                                                        ; CLOCK_50     ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -1.364     ; 0.831      ;
; 0.252 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|V_Cont[10]                                                                                                                                                       ; CLOCK_50     ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -1.364     ; 0.831      ;
; 0.252 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|V_Cont[12]                                                                                                                                                       ; CLOCK_50     ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -1.364     ; 0.831      ;
; 0.252 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|V_Cont[11]                                                                                                                                                       ; CLOCK_50     ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -1.364     ; 0.831      ;
; 0.266 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|H_Cont[2]                                                                                                                                                        ; CLOCK_50     ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -1.365     ; 0.816      ;
; 0.266 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|H_Cont[3]                                                                                                                                                        ; CLOCK_50     ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -1.365     ; 0.816      ;
; 0.266 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|H_Cont[4]                                                                                                                                                        ; CLOCK_50     ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -1.365     ; 0.816      ;
; 0.266 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|H_Cont[8]                                                                                                                                                        ; CLOCK_50     ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -1.365     ; 0.816      ;
; 0.266 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|H_Cont[11]                                                                                                                                                       ; CLOCK_50     ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -1.365     ; 0.816      ;
; 0.266 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|H_Cont[12]                                                                                                                                                       ; CLOCK_50     ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -1.365     ; 0.816      ;
; 0.266 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|H_Cont[1]                                                                                                                                                        ; CLOCK_50     ; u6|altpll_component|auto_generated|pll1|clk[4] ; 2.500        ; -1.365     ; 0.816      ;
; 1.725 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity6a2                 ; CLOCK_50     ; u6|altpll_component|auto_generated|pll1|clk[4] ; 5.000        ; -1.633     ; 1.589      ;
; 1.725 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity6a0                 ; CLOCK_50     ; u6|altpll_component|auto_generated|pll1|clk[4] ; 5.000        ; -1.633     ; 1.589      ;
; 1.725 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity6a1                 ; CLOCK_50     ; u6|altpll_component|auto_generated|pll1|clk[4] ; 5.000        ; -1.633     ; 1.589      ;
; 1.725 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|a_graycounter_s57:rdptr_g1p|parity5                       ; CLOCK_50     ; u6|altpll_component|auto_generated|pll1|clk[4] ; 5.000        ; -1.633     ; 1.589      ;
; 1.725 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[0]                  ; CLOCK_50     ; u6|altpll_component|auto_generated|pll1|clk[4] ; 5.000        ; -1.633     ; 1.589      ;
; 1.725 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|alt_synch_pipe_okd:rs_dgwp|dffpipe_nd9:dffpipe5|dffe6a[7] ; CLOCK_50     ; u6|altpll_component|auto_generated|pll1|clk[4] ; 5.000        ; -1.643     ; 1.579      ;
; 1.725 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|alt_synch_pipe_okd:rs_dgwp|dffpipe_nd9:dffpipe5|dffe7a[7] ; CLOCK_50     ; u6|altpll_component|auto_generated|pll1|clk[4] ; 5.000        ; -1.643     ; 1.579      ;
; 1.725 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|alt_synch_pipe_okd:rs_dgwp|dffpipe_nd9:dffpipe5|dffe6a[1] ; CLOCK_50     ; u6|altpll_component|auto_generated|pll1|clk[4] ; 5.000        ; -1.643     ; 1.579      ;
; 1.725 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|alt_synch_pipe_okd:rs_dgwp|dffpipe_nd9:dffpipe5|dffe7a[1] ; CLOCK_50     ; u6|altpll_component|auto_generated|pll1|clk[4] ; 5.000        ; -1.643     ; 1.579      ;
; 1.725 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[2]                  ; CLOCK_50     ; u6|altpll_component|auto_generated|pll1|clk[4] ; 5.000        ; -1.643     ; 1.579      ;
; 1.725 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[1]                  ; CLOCK_50     ; u6|altpll_component|auto_generated|pll1|clk[4] ; 5.000        ; -1.643     ; 1.579      ;
; 1.725 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|rdptr_g[1]                                                ; CLOCK_50     ; u6|altpll_component|auto_generated|pll1|clk[4] ; 5.000        ; -1.642     ; 1.580      ;
; 1.725 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|cntr_54e:cntr_b|counter_reg_bit[0]                        ; CLOCK_50     ; u6|altpll_component|auto_generated|pll1|clk[4] ; 5.000        ; -1.642     ; 1.580      ;
; 1.725 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|rdptr_g[7]                                                ; CLOCK_50     ; u6|altpll_component|auto_generated|pll1|clk[4] ; 5.000        ; -1.642     ; 1.580      ;
; 1.725 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|rdptr_g[4]                                                ; CLOCK_50     ; u6|altpll_component|auto_generated|pll1|clk[4] ; 5.000        ; -1.642     ; 1.580      ;
; 1.725 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|alt_synch_pipe_okd:rs_dgwp|dffpipe_nd9:dffpipe5|dffe6a[8] ; CLOCK_50     ; u6|altpll_component|auto_generated|pll1|clk[4] ; 5.000        ; -1.643     ; 1.579      ;
; 1.725 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|alt_synch_pipe_okd:rs_dgwp|dffpipe_nd9:dffpipe5|dffe7a[8] ; CLOCK_50     ; u6|altpll_component|auto_generated|pll1|clk[4] ; 5.000        ; -1.643     ; 1.579      ;
; 1.725 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|alt_synch_pipe_okd:rs_dgwp|dffpipe_nd9:dffpipe5|dffe6a[6] ; CLOCK_50     ; u6|altpll_component|auto_generated|pll1|clk[4] ; 5.000        ; -1.643     ; 1.579      ;
; 1.725 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|alt_synch_pipe_okd:rs_dgwp|dffpipe_nd9:dffpipe5|dffe7a[6] ; CLOCK_50     ; u6|altpll_component|auto_generated|pll1|clk[4] ; 5.000        ; -1.643     ; 1.579      ;
; 1.725 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|rdptr_g[6]                                                ; CLOCK_50     ; u6|altpll_component|auto_generated|pll1|clk[4] ; 5.000        ; -1.642     ; 1.580      ;
; 1.725 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|rdptr_g[8]                                                ; CLOCK_50     ; u6|altpll_component|auto_generated|pll1|clk[4] ; 5.000        ; -1.642     ; 1.580      ;
; 1.725 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|alt_synch_pipe_okd:rs_dgwp|dffpipe_nd9:dffpipe5|dffe6a[3] ; CLOCK_50     ; u6|altpll_component|auto_generated|pll1|clk[4] ; 5.000        ; -1.643     ; 1.579      ;
; 1.725 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|alt_synch_pipe_okd:rs_dgwp|dffpipe_nd9:dffpipe5|dffe7a[3] ; CLOCK_50     ; u6|altpll_component|auto_generated|pll1|clk[4] ; 5.000        ; -1.643     ; 1.579      ;
; 1.725 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|rdptr_g[3]                                                ; CLOCK_50     ; u6|altpll_component|auto_generated|pll1|clk[4] ; 5.000        ; -1.642     ; 1.580      ;
; 1.725 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|rdptr_g[0]                                                ; CLOCK_50     ; u6|altpll_component|auto_generated|pll1|clk[4] ; 5.000        ; -1.642     ; 1.580      ;
; 1.725 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|rdptr_g[2]                                                ; CLOCK_50     ; u6|altpll_component|auto_generated|pll1|clk[4] ; 5.000        ; -1.642     ; 1.580      ;
; 1.725 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|rdptr_g[5]                                                ; CLOCK_50     ; u6|altpll_component|auto_generated|pll1|clk[4] ; 5.000        ; -1.642     ; 1.580      ;
; 1.726 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|alt_synch_pipe_okd:rs_dgwp|dffpipe_nd9:dffpipe5|dffe6a[7] ; CLOCK_50     ; u6|altpll_component|auto_generated|pll1|clk[4] ; 5.000        ; -1.632     ; 1.589      ;
; 1.726 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|alt_synch_pipe_okd:rs_dgwp|dffpipe_nd9:dffpipe5|dffe7a[7] ; CLOCK_50     ; u6|altpll_component|auto_generated|pll1|clk[4] ; 5.000        ; -1.632     ; 1.589      ;
; 1.726 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|alt_synch_pipe_okd:rs_dgwp|dffpipe_nd9:dffpipe5|dffe6a[4] ; CLOCK_50     ; u6|altpll_component|auto_generated|pll1|clk[4] ; 5.000        ; -1.632     ; 1.589      ;
; 1.726 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|alt_synch_pipe_okd:rs_dgwp|dffpipe_nd9:dffpipe5|dffe7a[4] ; CLOCK_50     ; u6|altpll_component|auto_generated|pll1|clk[4] ; 5.000        ; -1.632     ; 1.589      ;
; 1.726 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|alt_synch_pipe_okd:rs_dgwp|dffpipe_nd9:dffpipe5|dffe6a[1] ; CLOCK_50     ; u6|altpll_component|auto_generated|pll1|clk[4] ; 5.000        ; -1.632     ; 1.589      ;
; 1.726 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|alt_synch_pipe_okd:rs_dgwp|dffpipe_nd9:dffpipe5|dffe7a[1] ; CLOCK_50     ; u6|altpll_component|auto_generated|pll1|clk[4] ; 5.000        ; -1.632     ; 1.589      ;
; 1.726 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[1]                  ; CLOCK_50     ; u6|altpll_component|auto_generated|pll1|clk[4] ; 5.000        ; -1.632     ; 1.589      ;
; 1.726 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|alt_synch_pipe_okd:rs_dgwp|dffpipe_nd9:dffpipe5|dffe6a[0] ; CLOCK_50     ; u6|altpll_component|auto_generated|pll1|clk[4] ; 5.000        ; -1.632     ; 1.589      ;
; 1.726 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|alt_synch_pipe_okd:rs_dgwp|dffpipe_nd9:dffpipe5|dffe7a[0] ; CLOCK_50     ; u6|altpll_component|auto_generated|pll1|clk[4] ; 5.000        ; -1.632     ; 1.589      ;
; 1.726 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|alt_synch_pipe_okd:rs_dgwp|dffpipe_nd9:dffpipe5|dffe6a[3] ; CLOCK_50     ; u6|altpll_component|auto_generated|pll1|clk[4] ; 5.000        ; -1.632     ; 1.589      ;
; 1.726 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|alt_synch_pipe_okd:rs_dgwp|dffpipe_nd9:dffpipe5|dffe7a[3] ; CLOCK_50     ; u6|altpll_component|auto_generated|pll1|clk[4] ; 5.000        ; -1.632     ; 1.589      ;
; 1.726 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[3]                  ; CLOCK_50     ; u6|altpll_component|auto_generated|pll1|clk[4] ; 5.000        ; -1.643     ; 1.578      ;
; 1.726 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[4]                  ; CLOCK_50     ; u6|altpll_component|auto_generated|pll1|clk[4] ; 5.000        ; -1.643     ; 1.578      ;
; 1.726 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[5]                  ; CLOCK_50     ; u6|altpll_component|auto_generated|pll1|clk[4] ; 5.000        ; -1.643     ; 1.578      ;
; 1.726 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[6]                  ; CLOCK_50     ; u6|altpll_component|auto_generated|pll1|clk[4] ; 5.000        ; -1.643     ; 1.578      ;
; 1.726 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[8]                  ; CLOCK_50     ; u6|altpll_component|auto_generated|pll1|clk[4] ; 5.000        ; -1.643     ; 1.578      ;
; 1.726 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity6a2                 ; CLOCK_50     ; u6|altpll_component|auto_generated|pll1|clk[4] ; 5.000        ; -1.643     ; 1.578      ;
; 1.726 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity6a1                 ; CLOCK_50     ; u6|altpll_component|auto_generated|pll1|clk[4] ; 5.000        ; -1.643     ; 1.578      ;
; 1.726 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity6a0                 ; CLOCK_50     ; u6|altpll_component|auto_generated|pll1|clk[4] ; 5.000        ; -1.643     ; 1.578      ;
; 1.726 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|a_graycounter_s57:rdptr_g1p|parity5                       ; CLOCK_50     ; u6|altpll_component|auto_generated|pll1|clk[4] ; 5.000        ; -1.643     ; 1.578      ;
; 1.726 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[0]                  ; CLOCK_50     ; u6|altpll_component|auto_generated|pll1|clk[4] ; 5.000        ; -1.643     ; 1.578      ;
; 1.726 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[7]                  ; CLOCK_50     ; u6|altpll_component|auto_generated|pll1|clk[4] ; 5.000        ; -1.643     ; 1.578      ;
; 1.899 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|cntr_54e:cntr_b|counter_reg_bit[0]                        ; CLOCK_50     ; u6|altpll_component|auto_generated|pll1|clk[4] ; 5.000        ; -1.458     ; 1.590      ;
; 1.899 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|rdptr_g[7]                                                ; CLOCK_50     ; u6|altpll_component|auto_generated|pll1|clk[4] ; 5.000        ; -1.458     ; 1.590      ;
; 1.899 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|rdptr_g[4]                                                ; CLOCK_50     ; u6|altpll_component|auto_generated|pll1|clk[4] ; 5.000        ; -1.458     ; 1.590      ;
; 1.899 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|rdptr_g[6]                                                ; CLOCK_50     ; u6|altpll_component|auto_generated|pll1|clk[4] ; 5.000        ; -1.458     ; 1.590      ;
; 1.899 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|rdptr_g[8]                                                ; CLOCK_50     ; u6|altpll_component|auto_generated|pll1|clk[4] ; 5.000        ; -1.458     ; 1.590      ;
; 1.899 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|rdptr_g[3]                                                ; CLOCK_50     ; u6|altpll_component|auto_generated|pll1|clk[4] ; 5.000        ; -1.458     ; 1.590      ;
; 1.899 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|rdptr_g[0]                                                ; CLOCK_50     ; u6|altpll_component|auto_generated|pll1|clk[4] ; 5.000        ; -1.458     ; 1.590      ;
; 1.899 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|rdptr_g[2]                                                ; CLOCK_50     ; u6|altpll_component|auto_generated|pll1|clk[4] ; 5.000        ; -1.458     ; 1.590      ;
; 1.899 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|rdptr_g[5]                                                ; CLOCK_50     ; u6|altpll_component|auto_generated|pll1|clk[4] ; 5.000        ; -1.458     ; 1.590      ;
; 1.899 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|rdptr_g[1]                                                ; CLOCK_50     ; u6|altpll_component|auto_generated|pll1|clk[4] ; 5.000        ; -1.458     ; 1.590      ;
; 1.902 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|alt_synch_pipe_okd:rs_dgwp|dffpipe_nd9:dffpipe5|dffe6a[4] ; CLOCK_50     ; u6|altpll_component|auto_generated|pll1|clk[4] ; 5.000        ; -1.465     ; 1.580      ;
; 1.902 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|alt_synch_pipe_okd:rs_dgwp|dffpipe_nd9:dffpipe5|dffe7a[4] ; CLOCK_50     ; u6|altpll_component|auto_generated|pll1|clk[4] ; 5.000        ; -1.465     ; 1.580      ;
; 1.902 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|alt_synch_pipe_okd:rs_dgwp|dffpipe_nd9:dffpipe5|dffe6a[0] ; CLOCK_50     ; u6|altpll_component|auto_generated|pll1|clk[4] ; 5.000        ; -1.465     ; 1.580      ;
; 1.902 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|alt_synch_pipe_okd:rs_dgwp|dffpipe_nd9:dffpipe5|dffe7a[0] ; CLOCK_50     ; u6|altpll_component|auto_generated|pll1|clk[4] ; 5.000        ; -1.465     ; 1.580      ;
; 1.902 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|alt_synch_pipe_okd:rs_dgwp|dffpipe_nd9:dffpipe5|dffe6a[5] ; CLOCK_50     ; u6|altpll_component|auto_generated|pll1|clk[4] ; 5.000        ; -1.465     ; 1.580      ;
; 1.902 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|alt_synch_pipe_okd:rs_dgwp|dffpipe_nd9:dffpipe5|dffe7a[5] ; CLOCK_50     ; u6|altpll_component|auto_generated|pll1|clk[4] ; 5.000        ; -1.465     ; 1.580      ;
; 1.902 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|alt_synch_pipe_okd:rs_dgwp|dffpipe_nd9:dffpipe5|dffe6a[2] ; CLOCK_50     ; u6|altpll_component|auto_generated|pll1|clk[4] ; 5.000        ; -1.465     ; 1.580      ;
; 1.902 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|alt_synch_pipe_okd:rs_dgwp|dffpipe_nd9:dffpipe5|dffe7a[2] ; CLOCK_50     ; u6|altpll_component|auto_generated|pll1|clk[4] ; 5.000        ; -1.465     ; 1.580      ;
; 1.914 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|alt_synch_pipe_okd:rs_dgwp|dffpipe_nd9:dffpipe5|dffe6a[8] ; CLOCK_50     ; u6|altpll_component|auto_generated|pll1|clk[4] ; 5.000        ; -1.449     ; 1.584      ;
+-------+-----------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'u6|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                              ;
+-------+-----------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+------------------------------------------------+--------------+------------+------------+
; Slack ; From Node             ; To Node                                                                                                                                                                             ; Launch Clock ; Latch Clock                                    ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+------------------------------------------------+--------------+------------+------------+
; 6.639 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ihj1:auto_generated|altsyncram_rj31:fifo_ram|q_b[15]                          ; CLOCK_50     ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.491     ; 1.785      ;
; 6.639 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ihj1:auto_generated|altsyncram_rj31:fifo_ram|q_b[14]                          ; CLOCK_50     ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.491     ; 1.785      ;
; 6.639 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ihj1:auto_generated|altsyncram_rj31:fifo_ram|q_b[13]                          ; CLOCK_50     ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.491     ; 1.785      ;
; 6.639 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ihj1:auto_generated|altsyncram_rj31:fifo_ram|q_b[12]                          ; CLOCK_50     ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.491     ; 1.785      ;
; 6.639 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ihj1:auto_generated|altsyncram_rj31:fifo_ram|q_b[11]                          ; CLOCK_50     ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.491     ; 1.785      ;
; 6.639 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ihj1:auto_generated|altsyncram_rj31:fifo_ram|q_b[10]                          ; CLOCK_50     ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.491     ; 1.785      ;
; 6.639 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ihj1:auto_generated|altsyncram_rj31:fifo_ram|q_b[9]                           ; CLOCK_50     ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.491     ; 1.785      ;
; 6.639 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ihj1:auto_generated|altsyncram_rj31:fifo_ram|q_b[8]                           ; CLOCK_50     ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.491     ; 1.785      ;
; 6.639 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ihj1:auto_generated|altsyncram_rj31:fifo_ram|q_b[7]                           ; CLOCK_50     ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.491     ; 1.785      ;
; 6.639 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ihj1:auto_generated|altsyncram_rj31:fifo_ram|q_b[6]                           ; CLOCK_50     ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.491     ; 1.785      ;
; 6.639 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ihj1:auto_generated|altsyncram_rj31:fifo_ram|q_b[5]                           ; CLOCK_50     ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.491     ; 1.785      ;
; 6.639 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ihj1:auto_generated|altsyncram_rj31:fifo_ram|q_b[4]                           ; CLOCK_50     ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.491     ; 1.785      ;
; 6.639 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ihj1:auto_generated|altsyncram_rj31:fifo_ram|q_b[3]                           ; CLOCK_50     ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.491     ; 1.785      ;
; 6.639 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ihj1:auto_generated|altsyncram_rj31:fifo_ram|q_b[2]                           ; CLOCK_50     ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.491     ; 1.785      ;
; 6.639 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ihj1:auto_generated|altsyncram_rj31:fifo_ram|q_b[1]                           ; CLOCK_50     ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.491     ; 1.785      ;
; 6.639 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ihj1:auto_generated|altsyncram_rj31:fifo_ram|q_b[0]                           ; CLOCK_50     ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.491     ; 1.785      ;
; 6.645 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ihj1:auto_generated|altsyncram_rj31:fifo_ram|q_b[15]                          ; CLOCK_50     ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.490     ; 1.780      ;
; 6.645 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ihj1:auto_generated|altsyncram_rj31:fifo_ram|q_b[14]                          ; CLOCK_50     ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.490     ; 1.780      ;
; 6.645 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ihj1:auto_generated|altsyncram_rj31:fifo_ram|q_b[13]                          ; CLOCK_50     ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.490     ; 1.780      ;
; 6.645 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ihj1:auto_generated|altsyncram_rj31:fifo_ram|q_b[12]                          ; CLOCK_50     ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.490     ; 1.780      ;
; 6.645 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ihj1:auto_generated|altsyncram_rj31:fifo_ram|q_b[11]                          ; CLOCK_50     ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.490     ; 1.780      ;
; 6.645 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ihj1:auto_generated|altsyncram_rj31:fifo_ram|q_b[10]                          ; CLOCK_50     ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.490     ; 1.780      ;
; 6.645 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ihj1:auto_generated|altsyncram_rj31:fifo_ram|q_b[9]                           ; CLOCK_50     ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.490     ; 1.780      ;
; 6.645 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ihj1:auto_generated|altsyncram_rj31:fifo_ram|q_b[8]                           ; CLOCK_50     ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.490     ; 1.780      ;
; 6.645 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ihj1:auto_generated|altsyncram_rj31:fifo_ram|q_b[7]                           ; CLOCK_50     ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.490     ; 1.780      ;
; 6.645 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ihj1:auto_generated|altsyncram_rj31:fifo_ram|q_b[6]                           ; CLOCK_50     ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.490     ; 1.780      ;
; 6.645 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ihj1:auto_generated|altsyncram_rj31:fifo_ram|q_b[5]                           ; CLOCK_50     ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.490     ; 1.780      ;
; 6.645 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ihj1:auto_generated|altsyncram_rj31:fifo_ram|q_b[4]                           ; CLOCK_50     ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.490     ; 1.780      ;
; 6.645 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ihj1:auto_generated|altsyncram_rj31:fifo_ram|q_b[3]                           ; CLOCK_50     ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.490     ; 1.780      ;
; 6.645 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ihj1:auto_generated|altsyncram_rj31:fifo_ram|q_b[2]                           ; CLOCK_50     ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.490     ; 1.780      ;
; 6.645 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ihj1:auto_generated|altsyncram_rj31:fifo_ram|q_b[1]                           ; CLOCK_50     ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.490     ; 1.780      ;
; 6.645 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ihj1:auto_generated|altsyncram_rj31:fifo_ram|q_b[0]                           ; CLOCK_50     ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.490     ; 1.780      ;
; 6.675 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ihj1:auto_generated|altsyncram_rj31:fifo_ram|ram_block11a0~portb_address_reg0 ; CLOCK_50     ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.491     ; 1.803      ;
; 6.681 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ihj1:auto_generated|altsyncram_rj31:fifo_ram|ram_block11a0~portb_address_reg0 ; CLOCK_50     ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.490     ; 1.798      ;
; 6.718 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ihj1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a2                    ; CLOCK_50     ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.638     ; 1.591      ;
; 6.718 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ihj1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a1                    ; CLOCK_50     ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.638     ; 1.591      ;
; 6.718 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ihj1:auto_generated|alt_synch_pipe_mkd:rs_dgwp|dffpipe_ld9:dffpipe5|dffe6a[6] ; CLOCK_50     ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.638     ; 1.591      ;
; 6.718 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ihj1:auto_generated|alt_synch_pipe_mkd:rs_dgwp|dffpipe_ld9:dffpipe5|dffe6a[4] ; CLOCK_50     ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.639     ; 1.590      ;
; 6.718 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ihj1:auto_generated|alt_synch_pipe_mkd:rs_dgwp|dffpipe_ld9:dffpipe5|dffe6a[0] ; CLOCK_50     ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.638     ; 1.591      ;
; 6.718 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ihj1:auto_generated|alt_synch_pipe_mkd:rs_dgwp|dffpipe_ld9:dffpipe5|dffe6a[3] ; CLOCK_50     ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.638     ; 1.591      ;
; 6.718 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ihj1:auto_generated|alt_synch_pipe_mkd:rs_dgwp|dffpipe_ld9:dffpipe5|dffe6a[2] ; CLOCK_50     ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.638     ; 1.591      ;
; 6.718 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ihj1:auto_generated|alt_synch_pipe_mkd:rs_dgwp|dffpipe_ld9:dffpipe5|dffe6a[1] ; CLOCK_50     ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.638     ; 1.591      ;
; 6.718 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ihj1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[0]                             ; CLOCK_50     ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.638     ; 1.591      ;
; 6.718 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ihj1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[0]                             ; CLOCK_50     ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.639     ; 1.590      ;
; 6.718 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ihj1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[1]                             ; CLOCK_50     ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.639     ; 1.590      ;
; 6.718 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ihj1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[1]                             ; CLOCK_50     ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.638     ; 1.591      ;
; 6.718 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ihj1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[2]                             ; CLOCK_50     ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.639     ; 1.590      ;
; 6.718 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ihj1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[2]                             ; CLOCK_50     ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.639     ; 1.590      ;
; 6.718 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ihj1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[3]                             ; CLOCK_50     ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.639     ; 1.590      ;
; 6.718 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ihj1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[3]                             ; CLOCK_50     ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.638     ; 1.591      ;
; 6.718 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ihj1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[4]                             ; CLOCK_50     ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.639     ; 1.590      ;
; 6.718 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ihj1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[4]                             ; CLOCK_50     ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.638     ; 1.591      ;
; 6.718 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ihj1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[5]                             ; CLOCK_50     ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.639     ; 1.590      ;
; 6.718 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ihj1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[5]                             ; CLOCK_50     ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.639     ; 1.590      ;
; 6.718 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ihj1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[6]                             ; CLOCK_50     ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.639     ; 1.590      ;
; 6.718 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ihj1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[6]                             ; CLOCK_50     ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.639     ; 1.590      ;
; 6.718 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ihj1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[7]                             ; CLOCK_50     ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.639     ; 1.590      ;
; 6.718 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ihj1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[7]                             ; CLOCK_50     ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.639     ; 1.590      ;
; 6.719 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ihj1:auto_generated|a_graycounter_t57:rdptr_g1p|sub_parity7a[2]               ; CLOCK_50     ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.634     ; 1.594      ;
; 6.719 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ihj1:auto_generated|a_graycounter_t57:rdptr_g1p|sub_parity7a[0]               ; CLOCK_50     ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.634     ; 1.594      ;
; 6.719 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ihj1:auto_generated|a_graycounter_t57:rdptr_g1p|sub_parity7a[1]               ; CLOCK_50     ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.634     ; 1.594      ;
; 6.719 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ihj1:auto_generated|a_graycounter_t57:rdptr_g1p|parity6                       ; CLOCK_50     ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.634     ; 1.594      ;
; 6.719 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ihj1:auto_generated|rdptr_g[5]                                                ; CLOCK_50     ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.634     ; 1.594      ;
; 6.719 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ihj1:auto_generated|rdptr_g[1]                                                ; CLOCK_50     ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.634     ; 1.594      ;
; 6.719 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ihj1:auto_generated|rdptr_g[4]                                                ; CLOCK_50     ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.634     ; 1.594      ;
; 6.719 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ihj1:auto_generated|rdptr_g[7]                                                ; CLOCK_50     ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.634     ; 1.594      ;
; 6.719 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ihj1:auto_generated|rdptr_g[3]                                                ; CLOCK_50     ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.634     ; 1.594      ;
; 6.719 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ihj1:auto_generated|rdptr_g[8]                                                ; CLOCK_50     ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.634     ; 1.594      ;
; 6.719 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ihj1:auto_generated|rdptr_g[6]                                                ; CLOCK_50     ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.634     ; 1.594      ;
; 6.719 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ihj1:auto_generated|alt_synch_pipe_mkd:rs_dgwp|dffpipe_ld9:dffpipe5|dffe6a[5] ; CLOCK_50     ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.639     ; 1.589      ;
; 6.719 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ihj1:auto_generated|rdptr_g[2]                                                ; CLOCK_50     ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.634     ; 1.594      ;
; 6.725 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ihj1:auto_generated|a_graycounter_t57:rdptr_g1p|sub_parity7a[2]               ; CLOCK_50     ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.637     ; 1.585      ;
; 6.725 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ihj1:auto_generated|a_graycounter_t57:rdptr_g1p|sub_parity7a[1]               ; CLOCK_50     ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.637     ; 1.585      ;
; 6.725 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ihj1:auto_generated|a_graycounter_t57:rdptr_g1p|sub_parity7a[0]               ; CLOCK_50     ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.637     ; 1.585      ;
; 6.725 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ihj1:auto_generated|a_graycounter_t57:rdptr_g1p|parity6                       ; CLOCK_50     ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.637     ; 1.585      ;
; 6.725 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ihj1:auto_generated|rdptr_g[4]                                                ; CLOCK_50     ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.637     ; 1.585      ;
; 6.725 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ihj1:auto_generated|rdptr_g[7]                                                ; CLOCK_50     ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.637     ; 1.585      ;
; 6.725 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ihj1:auto_generated|rdptr_g[5]                                                ; CLOCK_50     ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.636     ; 1.586      ;
; 6.725 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ihj1:auto_generated|rdptr_g[2]                                                ; CLOCK_50     ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.637     ; 1.585      ;
; 6.725 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ihj1:auto_generated|rdptr_g[6]                                                ; CLOCK_50     ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.636     ; 1.586      ;
; 6.725 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ihj1:auto_generated|rdptr_g[3]                                                ; CLOCK_50     ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.637     ; 1.585      ;
; 6.725 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ihj1:auto_generated|alt_synch_pipe_mkd:rs_dgwp|dffpipe_ld9:dffpipe5|dffe6a[2] ; CLOCK_50     ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.638     ; 1.584      ;
; 6.725 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ihj1:auto_generated|alt_synch_pipe_mkd:rs_dgwp|dffpipe_ld9:dffpipe5|dffe7a[2] ; CLOCK_50     ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.636     ; 1.586      ;
; 6.725 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ihj1:auto_generated|alt_synch_pipe_mkd:rs_dgwp|dffpipe_ld9:dffpipe5|dffe6a[5] ; CLOCK_50     ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.638     ; 1.584      ;
; 6.725 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ihj1:auto_generated|alt_synch_pipe_mkd:rs_dgwp|dffpipe_ld9:dffpipe5|dffe7a[5] ; CLOCK_50     ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.636     ; 1.586      ;
; 6.725 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ihj1:auto_generated|alt_synch_pipe_mkd:rs_dgwp|dffpipe_ld9:dffpipe5|dffe7a[0] ; CLOCK_50     ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.636     ; 1.586      ;
; 6.725 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ihj1:auto_generated|alt_synch_pipe_mkd:rs_dgwp|dffpipe_ld9:dffpipe5|dffe7a[3] ; CLOCK_50     ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.636     ; 1.586      ;
; 6.725 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ihj1:auto_generated|alt_synch_pipe_mkd:rs_dgwp|dffpipe_ld9:dffpipe5|dffe6a[4] ; CLOCK_50     ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.636     ; 1.586      ;
; 6.725 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ihj1:auto_generated|alt_synch_pipe_mkd:rs_dgwp|dffpipe_ld9:dffpipe5|dffe7a[4] ; CLOCK_50     ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.636     ; 1.586      ;
; 6.725 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ihj1:auto_generated|alt_synch_pipe_mkd:rs_dgwp|dffpipe_ld9:dffpipe5|dffe6a[7] ; CLOCK_50     ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.636     ; 1.586      ;
; 6.725 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ihj1:auto_generated|alt_synch_pipe_mkd:rs_dgwp|dffpipe_ld9:dffpipe5|dffe7a[7] ; CLOCK_50     ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.636     ; 1.586      ;
; 6.725 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ihj1:auto_generated|alt_synch_pipe_mkd:rs_dgwp|dffpipe_ld9:dffpipe5|dffe7a[6] ; CLOCK_50     ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.636     ; 1.586      ;
; 6.725 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ihj1:auto_generated|alt_synch_pipe_mkd:rs_dgwp|dffpipe_ld9:dffpipe5|dffe7a[8] ; CLOCK_50     ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.636     ; 1.586      ;
; 6.725 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ihj1:auto_generated|alt_synch_pipe_mkd:rs_dgwp|dffpipe_ld9:dffpipe5|dffe6a[1] ; CLOCK_50     ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.636     ; 1.586      ;
; 6.725 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ihj1:auto_generated|alt_synch_pipe_mkd:rs_dgwp|dffpipe_ld9:dffpipe5|dffe7a[1] ; CLOCK_50     ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.636     ; 1.586      ;
; 6.725 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ihj1:auto_generated|rdptr_g[1]                                                ; CLOCK_50     ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.637     ; 1.585      ;
; 6.725 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ihj1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[0]                             ; CLOCK_50     ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.633     ; 1.589      ;
; 6.725 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ihj1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[0]                             ; CLOCK_50     ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.632     ; 1.590      ;
; 6.725 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ihj1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[1]                             ; CLOCK_50     ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.632     ; 1.590      ;
; 6.725 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ihj1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[1]                             ; CLOCK_50     ; u6|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -1.633     ; 1.589      ;
+-------+-----------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'CLOCK_50'                                                                                                              ;
+--------+---------------------------------+---------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                       ; To Node                               ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------+---------------------------------------+--------------+-------------+--------------+------------+------------+
; 16.840 ; Reset_Delay:u2|oRST_2           ; I2C_CCD_Config:u8|mI2C_CTRL_CLK       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.611     ; 2.556      ;
; 16.991 ; Reset_Delay:u2|oRST_2           ; I2C_CCD_Config:u8|mI2C_CLK_DIV[0]     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.335     ; 2.681      ;
; 16.991 ; Reset_Delay:u2|oRST_2           ; I2C_CCD_Config:u8|mI2C_CLK_DIV[1]     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.335     ; 2.681      ;
; 16.991 ; Reset_Delay:u2|oRST_2           ; I2C_CCD_Config:u8|mI2C_CLK_DIV[2]     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.335     ; 2.681      ;
; 16.991 ; Reset_Delay:u2|oRST_2           ; I2C_CCD_Config:u8|mI2C_CLK_DIV[3]     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.335     ; 2.681      ;
; 16.991 ; Reset_Delay:u2|oRST_2           ; I2C_CCD_Config:u8|mI2C_CLK_DIV[4]     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.335     ; 2.681      ;
; 16.991 ; Reset_Delay:u2|oRST_2           ; I2C_CCD_Config:u8|mI2C_CLK_DIV[5]     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.335     ; 2.681      ;
; 16.991 ; Reset_Delay:u2|oRST_2           ; I2C_CCD_Config:u8|mI2C_CLK_DIV[6]     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.335     ; 2.681      ;
; 16.991 ; Reset_Delay:u2|oRST_2           ; I2C_CCD_Config:u8|mI2C_CLK_DIV[7]     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.335     ; 2.681      ;
; 16.991 ; Reset_Delay:u2|oRST_2           ; I2C_CCD_Config:u8|mI2C_CLK_DIV[8]     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.335     ; 2.681      ;
; 16.991 ; Reset_Delay:u2|oRST_2           ; I2C_CCD_Config:u8|mI2C_CLK_DIV[9]     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.335     ; 2.681      ;
; 16.991 ; Reset_Delay:u2|oRST_2           ; I2C_CCD_Config:u8|mI2C_CLK_DIV[10]    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.335     ; 2.681      ;
; 16.991 ; Reset_Delay:u2|oRST_2           ; I2C_CCD_Config:u8|mI2C_CLK_DIV[11]    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.335     ; 2.681      ;
; 16.991 ; Reset_Delay:u2|oRST_2           ; I2C_CCD_Config:u8|mI2C_CLK_DIV[12]    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.335     ; 2.681      ;
; 16.991 ; Reset_Delay:u2|oRST_2           ; I2C_CCD_Config:u8|mI2C_CLK_DIV[13]    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.335     ; 2.681      ;
; 16.991 ; Reset_Delay:u2|oRST_2           ; I2C_CCD_Config:u8|mI2C_CLK_DIV[14]    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.335     ; 2.681      ;
; 16.991 ; Reset_Delay:u2|oRST_2           ; I2C_CCD_Config:u8|mI2C_CLK_DIV[15]    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.335     ; 2.681      ;
; 17.077 ; Reset_Delay:u2|oRST_2           ; I2C_CCD_Config:u8|combo_cnt[12]       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.617     ; 2.313      ;
; 17.077 ; Reset_Delay:u2|oRST_2           ; I2C_CCD_Config:u8|combo_cnt[13]       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.617     ; 2.313      ;
; 17.077 ; Reset_Delay:u2|oRST_2           ; I2C_CCD_Config:u8|combo_cnt[14]       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.617     ; 2.313      ;
; 17.077 ; Reset_Delay:u2|oRST_2           ; I2C_CCD_Config:u8|combo_cnt[15]       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.617     ; 2.313      ;
; 17.077 ; Reset_Delay:u2|oRST_2           ; I2C_CCD_Config:u8|combo_cnt[16]       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.617     ; 2.313      ;
; 17.077 ; Reset_Delay:u2|oRST_2           ; I2C_CCD_Config:u8|combo_cnt[17]       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.617     ; 2.313      ;
; 17.077 ; Reset_Delay:u2|oRST_2           ; I2C_CCD_Config:u8|combo_cnt[18]       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.617     ; 2.313      ;
; 17.077 ; Reset_Delay:u2|oRST_2           ; I2C_CCD_Config:u8|combo_cnt[19]       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.617     ; 2.313      ;
; 17.077 ; Reset_Delay:u2|oRST_2           ; I2C_CCD_Config:u8|combo_cnt[20]       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.617     ; 2.313      ;
; 17.077 ; Reset_Delay:u2|oRST_2           ; I2C_CCD_Config:u8|combo_cnt[21]       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.617     ; 2.313      ;
; 17.077 ; Reset_Delay:u2|oRST_2           ; I2C_CCD_Config:u8|combo_cnt[22]       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.617     ; 2.313      ;
; 17.077 ; Reset_Delay:u2|oRST_2           ; I2C_CCD_Config:u8|combo_cnt[23]       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.617     ; 2.313      ;
; 17.077 ; Reset_Delay:u2|oRST_2           ; I2C_CCD_Config:u8|combo_cnt[24]       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.617     ; 2.313      ;
; 17.252 ; I2C_CCD_Config:u8|combo_cnt[6]  ; I2C_CCD_Config:u8|mI2C_CTRL_CLK       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.510     ; 2.245      ;
; 17.335 ; I2C_CCD_Config:u8|combo_cnt[2]  ; I2C_CCD_Config:u8|mI2C_CTRL_CLK       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.510     ; 2.162      ;
; 17.335 ; I2C_CCD_Config:u8|combo_cnt[4]  ; I2C_CCD_Config:u8|mI2C_CTRL_CLK       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.510     ; 2.162      ;
; 17.338 ; I2C_CCD_Config:u8|combo_cnt[3]  ; I2C_CCD_Config:u8|mI2C_CTRL_CLK       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.510     ; 2.159      ;
; 17.367 ; Reset_Delay:u2|oRST_2           ; I2C_CCD_Config:u8|senosr_exposure[7]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.633     ; 2.007      ;
; 17.367 ; Reset_Delay:u2|oRST_2           ; I2C_CCD_Config:u8|senosr_exposure[9]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.633     ; 2.007      ;
; 17.367 ; Reset_Delay:u2|oRST_2           ; I2C_CCD_Config:u8|senosr_exposure[12] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.633     ; 2.007      ;
; 17.367 ; Reset_Delay:u2|oRST_2           ; I2C_CCD_Config:u8|senosr_exposure[13] ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.633     ; 2.007      ;
; 17.367 ; Reset_Delay:u2|oRST_2           ; I2C_CCD_Config:u8|senosr_exposure[4]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.633     ; 2.007      ;
; 17.367 ; Reset_Delay:u2|oRST_2           ; I2C_CCD_Config:u8|senosr_exposure[0]  ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.633     ; 2.007      ;
; 17.385 ; I2C_CCD_Config:u8|combo_cnt[6]  ; I2C_CCD_Config:u8|mI2C_CLK_DIV[0]     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.229     ; 2.393      ;
; 17.385 ; I2C_CCD_Config:u8|combo_cnt[6]  ; I2C_CCD_Config:u8|mI2C_CLK_DIV[1]     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.229     ; 2.393      ;
; 17.385 ; I2C_CCD_Config:u8|combo_cnt[6]  ; I2C_CCD_Config:u8|mI2C_CLK_DIV[2]     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.229     ; 2.393      ;
; 17.385 ; I2C_CCD_Config:u8|combo_cnt[6]  ; I2C_CCD_Config:u8|mI2C_CLK_DIV[3]     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.229     ; 2.393      ;
; 17.385 ; I2C_CCD_Config:u8|combo_cnt[6]  ; I2C_CCD_Config:u8|mI2C_CLK_DIV[4]     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.229     ; 2.393      ;
; 17.385 ; I2C_CCD_Config:u8|combo_cnt[6]  ; I2C_CCD_Config:u8|mI2C_CLK_DIV[5]     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.229     ; 2.393      ;
; 17.385 ; I2C_CCD_Config:u8|combo_cnt[6]  ; I2C_CCD_Config:u8|mI2C_CLK_DIV[6]     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.229     ; 2.393      ;
; 17.385 ; I2C_CCD_Config:u8|combo_cnt[6]  ; I2C_CCD_Config:u8|mI2C_CLK_DIV[7]     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.229     ; 2.393      ;
; 17.385 ; I2C_CCD_Config:u8|combo_cnt[6]  ; I2C_CCD_Config:u8|mI2C_CLK_DIV[8]     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.229     ; 2.393      ;
; 17.385 ; I2C_CCD_Config:u8|combo_cnt[6]  ; I2C_CCD_Config:u8|mI2C_CLK_DIV[9]     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.229     ; 2.393      ;
; 17.385 ; I2C_CCD_Config:u8|combo_cnt[6]  ; I2C_CCD_Config:u8|mI2C_CLK_DIV[10]    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.229     ; 2.393      ;
; 17.385 ; I2C_CCD_Config:u8|combo_cnt[6]  ; I2C_CCD_Config:u8|mI2C_CLK_DIV[11]    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.229     ; 2.393      ;
; 17.385 ; I2C_CCD_Config:u8|combo_cnt[6]  ; I2C_CCD_Config:u8|mI2C_CLK_DIV[12]    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.229     ; 2.393      ;
; 17.385 ; I2C_CCD_Config:u8|combo_cnt[6]  ; I2C_CCD_Config:u8|mI2C_CLK_DIV[13]    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.229     ; 2.393      ;
; 17.385 ; I2C_CCD_Config:u8|combo_cnt[6]  ; I2C_CCD_Config:u8|mI2C_CLK_DIV[14]    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.229     ; 2.393      ;
; 17.385 ; I2C_CCD_Config:u8|combo_cnt[6]  ; I2C_CCD_Config:u8|mI2C_CLK_DIV[15]    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.229     ; 2.393      ;
; 17.395 ; I2C_CCD_Config:u8|combo_cnt[7]  ; I2C_CCD_Config:u8|mI2C_CTRL_CLK       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.510     ; 2.102      ;
; 17.400 ; I2C_CCD_Config:u8|combo_cnt[0]  ; I2C_CCD_Config:u8|mI2C_CTRL_CLK       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.510     ; 2.097      ;
; 17.465 ; I2C_CCD_Config:u8|combo_cnt[11] ; I2C_CCD_Config:u8|mI2C_CTRL_CLK       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.510     ; 2.032      ;
; 17.468 ; I2C_CCD_Config:u8|combo_cnt[2]  ; I2C_CCD_Config:u8|mI2C_CLK_DIV[0]     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.229     ; 2.310      ;
; 17.468 ; I2C_CCD_Config:u8|combo_cnt[4]  ; I2C_CCD_Config:u8|mI2C_CLK_DIV[0]     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.229     ; 2.310      ;
; 17.468 ; I2C_CCD_Config:u8|combo_cnt[2]  ; I2C_CCD_Config:u8|mI2C_CLK_DIV[1]     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.229     ; 2.310      ;
; 17.468 ; I2C_CCD_Config:u8|combo_cnt[4]  ; I2C_CCD_Config:u8|mI2C_CLK_DIV[1]     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.229     ; 2.310      ;
; 17.468 ; I2C_CCD_Config:u8|combo_cnt[2]  ; I2C_CCD_Config:u8|mI2C_CLK_DIV[2]     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.229     ; 2.310      ;
; 17.468 ; I2C_CCD_Config:u8|combo_cnt[4]  ; I2C_CCD_Config:u8|mI2C_CLK_DIV[2]     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.229     ; 2.310      ;
; 17.468 ; I2C_CCD_Config:u8|combo_cnt[2]  ; I2C_CCD_Config:u8|mI2C_CLK_DIV[3]     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.229     ; 2.310      ;
; 17.468 ; I2C_CCD_Config:u8|combo_cnt[4]  ; I2C_CCD_Config:u8|mI2C_CLK_DIV[3]     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.229     ; 2.310      ;
; 17.468 ; I2C_CCD_Config:u8|combo_cnt[2]  ; I2C_CCD_Config:u8|mI2C_CLK_DIV[4]     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.229     ; 2.310      ;
; 17.468 ; I2C_CCD_Config:u8|combo_cnt[4]  ; I2C_CCD_Config:u8|mI2C_CLK_DIV[4]     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.229     ; 2.310      ;
; 17.468 ; I2C_CCD_Config:u8|combo_cnt[2]  ; I2C_CCD_Config:u8|mI2C_CLK_DIV[5]     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.229     ; 2.310      ;
; 17.468 ; I2C_CCD_Config:u8|combo_cnt[4]  ; I2C_CCD_Config:u8|mI2C_CLK_DIV[5]     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.229     ; 2.310      ;
; 17.468 ; I2C_CCD_Config:u8|combo_cnt[2]  ; I2C_CCD_Config:u8|mI2C_CLK_DIV[6]     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.229     ; 2.310      ;
; 17.468 ; I2C_CCD_Config:u8|combo_cnt[4]  ; I2C_CCD_Config:u8|mI2C_CLK_DIV[6]     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.229     ; 2.310      ;
; 17.468 ; I2C_CCD_Config:u8|combo_cnt[2]  ; I2C_CCD_Config:u8|mI2C_CLK_DIV[7]     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.229     ; 2.310      ;
; 17.468 ; I2C_CCD_Config:u8|combo_cnt[4]  ; I2C_CCD_Config:u8|mI2C_CLK_DIV[7]     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.229     ; 2.310      ;
; 17.468 ; I2C_CCD_Config:u8|combo_cnt[2]  ; I2C_CCD_Config:u8|mI2C_CLK_DIV[8]     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.229     ; 2.310      ;
; 17.468 ; I2C_CCD_Config:u8|combo_cnt[4]  ; I2C_CCD_Config:u8|mI2C_CLK_DIV[8]     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.229     ; 2.310      ;
; 17.468 ; I2C_CCD_Config:u8|combo_cnt[2]  ; I2C_CCD_Config:u8|mI2C_CLK_DIV[9]     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.229     ; 2.310      ;
; 17.468 ; I2C_CCD_Config:u8|combo_cnt[4]  ; I2C_CCD_Config:u8|mI2C_CLK_DIV[9]     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.229     ; 2.310      ;
; 17.468 ; I2C_CCD_Config:u8|combo_cnt[2]  ; I2C_CCD_Config:u8|mI2C_CLK_DIV[10]    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.229     ; 2.310      ;
; 17.468 ; I2C_CCD_Config:u8|combo_cnt[4]  ; I2C_CCD_Config:u8|mI2C_CLK_DIV[10]    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.229     ; 2.310      ;
; 17.468 ; I2C_CCD_Config:u8|combo_cnt[2]  ; I2C_CCD_Config:u8|mI2C_CLK_DIV[11]    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.229     ; 2.310      ;
; 17.468 ; I2C_CCD_Config:u8|combo_cnt[4]  ; I2C_CCD_Config:u8|mI2C_CLK_DIV[11]    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.229     ; 2.310      ;
; 17.468 ; I2C_CCD_Config:u8|combo_cnt[2]  ; I2C_CCD_Config:u8|mI2C_CLK_DIV[12]    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.229     ; 2.310      ;
; 17.468 ; I2C_CCD_Config:u8|combo_cnt[4]  ; I2C_CCD_Config:u8|mI2C_CLK_DIV[12]    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.229     ; 2.310      ;
; 17.468 ; I2C_CCD_Config:u8|combo_cnt[2]  ; I2C_CCD_Config:u8|mI2C_CLK_DIV[13]    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.229     ; 2.310      ;
; 17.468 ; I2C_CCD_Config:u8|combo_cnt[4]  ; I2C_CCD_Config:u8|mI2C_CLK_DIV[13]    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.229     ; 2.310      ;
; 17.468 ; I2C_CCD_Config:u8|combo_cnt[2]  ; I2C_CCD_Config:u8|mI2C_CLK_DIV[14]    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.229     ; 2.310      ;
; 17.468 ; I2C_CCD_Config:u8|combo_cnt[4]  ; I2C_CCD_Config:u8|mI2C_CLK_DIV[14]    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.229     ; 2.310      ;
; 17.468 ; I2C_CCD_Config:u8|combo_cnt[2]  ; I2C_CCD_Config:u8|mI2C_CLK_DIV[15]    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.229     ; 2.310      ;
; 17.468 ; I2C_CCD_Config:u8|combo_cnt[4]  ; I2C_CCD_Config:u8|mI2C_CLK_DIV[15]    ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.229     ; 2.310      ;
; 17.469 ; I2C_CCD_Config:u8|combo_cnt[5]  ; I2C_CCD_Config:u8|mI2C_CTRL_CLK       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.510     ; 2.028      ;
; 17.469 ; I2C_CCD_Config:u8|combo_cnt[8]  ; I2C_CCD_Config:u8|mI2C_CTRL_CLK       ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.510     ; 2.028      ;
; 17.471 ; I2C_CCD_Config:u8|combo_cnt[3]  ; I2C_CCD_Config:u8|mI2C_CLK_DIV[0]     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.229     ; 2.307      ;
; 17.471 ; I2C_CCD_Config:u8|combo_cnt[3]  ; I2C_CCD_Config:u8|mI2C_CLK_DIV[1]     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.229     ; 2.307      ;
; 17.471 ; I2C_CCD_Config:u8|combo_cnt[3]  ; I2C_CCD_Config:u8|mI2C_CLK_DIV[2]     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.229     ; 2.307      ;
; 17.471 ; I2C_CCD_Config:u8|combo_cnt[3]  ; I2C_CCD_Config:u8|mI2C_CLK_DIV[3]     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.229     ; 2.307      ;
; 17.471 ; I2C_CCD_Config:u8|combo_cnt[3]  ; I2C_CCD_Config:u8|mI2C_CLK_DIV[4]     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.229     ; 2.307      ;
; 17.471 ; I2C_CCD_Config:u8|combo_cnt[3]  ; I2C_CCD_Config:u8|mI2C_CLK_DIV[5]     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.229     ; 2.307      ;
; 17.471 ; I2C_CCD_Config:u8|combo_cnt[3]  ; I2C_CCD_Config:u8|mI2C_CLK_DIV[6]     ; CLOCK_50     ; CLOCK_50    ; 20.000       ; -0.229     ; 2.307      ;
+--------+---------------------------------+---------------------------------------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'CLOCK_50'                                                                                                           ;
+-------+---------------------------------+------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                       ; To Node                            ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------+------------------------------------+--------------+-------------+--------------+------------+------------+
; 1.221 ; I2C_CCD_Config:u8|combo_cnt[24] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[0]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.329      ; 1.634      ;
; 1.221 ; I2C_CCD_Config:u8|combo_cnt[24] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[1]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.329      ; 1.634      ;
; 1.221 ; I2C_CCD_Config:u8|combo_cnt[24] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[2]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.329      ; 1.634      ;
; 1.221 ; I2C_CCD_Config:u8|combo_cnt[24] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[3]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.329      ; 1.634      ;
; 1.221 ; I2C_CCD_Config:u8|combo_cnt[24] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[4]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.329      ; 1.634      ;
; 1.221 ; I2C_CCD_Config:u8|combo_cnt[24] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[5]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.329      ; 1.634      ;
; 1.221 ; I2C_CCD_Config:u8|combo_cnt[24] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[6]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.329      ; 1.634      ;
; 1.221 ; I2C_CCD_Config:u8|combo_cnt[24] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[7]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.329      ; 1.634      ;
; 1.221 ; I2C_CCD_Config:u8|combo_cnt[24] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[8]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.329      ; 1.634      ;
; 1.221 ; I2C_CCD_Config:u8|combo_cnt[24] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[9]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.329      ; 1.634      ;
; 1.221 ; I2C_CCD_Config:u8|combo_cnt[24] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[10] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.329      ; 1.634      ;
; 1.221 ; I2C_CCD_Config:u8|combo_cnt[24] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[11] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.329      ; 1.634      ;
; 1.221 ; I2C_CCD_Config:u8|combo_cnt[24] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[12] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.329      ; 1.634      ;
; 1.221 ; I2C_CCD_Config:u8|combo_cnt[24] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[13] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.329      ; 1.634      ;
; 1.221 ; I2C_CCD_Config:u8|combo_cnt[24] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[14] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.329      ; 1.634      ;
; 1.221 ; I2C_CCD_Config:u8|combo_cnt[24] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[15] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.329      ; 1.634      ;
; 1.238 ; I2C_CCD_Config:u8|combo_cnt[17] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[0]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.329      ; 1.651      ;
; 1.238 ; I2C_CCD_Config:u8|combo_cnt[17] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[1]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.329      ; 1.651      ;
; 1.238 ; I2C_CCD_Config:u8|combo_cnt[17] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[2]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.329      ; 1.651      ;
; 1.238 ; I2C_CCD_Config:u8|combo_cnt[17] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[3]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.329      ; 1.651      ;
; 1.238 ; I2C_CCD_Config:u8|combo_cnt[17] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[4]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.329      ; 1.651      ;
; 1.238 ; I2C_CCD_Config:u8|combo_cnt[17] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[5]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.329      ; 1.651      ;
; 1.238 ; I2C_CCD_Config:u8|combo_cnt[17] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[6]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.329      ; 1.651      ;
; 1.238 ; I2C_CCD_Config:u8|combo_cnt[17] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[7]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.329      ; 1.651      ;
; 1.238 ; I2C_CCD_Config:u8|combo_cnt[17] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[8]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.329      ; 1.651      ;
; 1.238 ; I2C_CCD_Config:u8|combo_cnt[17] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[9]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.329      ; 1.651      ;
; 1.238 ; I2C_CCD_Config:u8|combo_cnt[17] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[10] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.329      ; 1.651      ;
; 1.238 ; I2C_CCD_Config:u8|combo_cnt[17] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[11] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.329      ; 1.651      ;
; 1.238 ; I2C_CCD_Config:u8|combo_cnt[17] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[12] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.329      ; 1.651      ;
; 1.238 ; I2C_CCD_Config:u8|combo_cnt[17] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[13] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.329      ; 1.651      ;
; 1.238 ; I2C_CCD_Config:u8|combo_cnt[17] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[14] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.329      ; 1.651      ;
; 1.238 ; I2C_CCD_Config:u8|combo_cnt[17] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[15] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.329      ; 1.651      ;
; 1.243 ; I2C_CCD_Config:u8|combo_cnt[21] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[0]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.329      ; 1.656      ;
; 1.243 ; I2C_CCD_Config:u8|combo_cnt[21] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[1]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.329      ; 1.656      ;
; 1.243 ; I2C_CCD_Config:u8|combo_cnt[21] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[2]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.329      ; 1.656      ;
; 1.243 ; I2C_CCD_Config:u8|combo_cnt[21] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[3]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.329      ; 1.656      ;
; 1.243 ; I2C_CCD_Config:u8|combo_cnt[21] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[4]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.329      ; 1.656      ;
; 1.243 ; I2C_CCD_Config:u8|combo_cnt[21] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[5]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.329      ; 1.656      ;
; 1.243 ; I2C_CCD_Config:u8|combo_cnt[21] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[6]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.329      ; 1.656      ;
; 1.243 ; I2C_CCD_Config:u8|combo_cnt[21] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[7]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.329      ; 1.656      ;
; 1.243 ; I2C_CCD_Config:u8|combo_cnt[21] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[8]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.329      ; 1.656      ;
; 1.243 ; I2C_CCD_Config:u8|combo_cnt[21] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[9]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.329      ; 1.656      ;
; 1.243 ; I2C_CCD_Config:u8|combo_cnt[21] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[10] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.329      ; 1.656      ;
; 1.243 ; I2C_CCD_Config:u8|combo_cnt[21] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[11] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.329      ; 1.656      ;
; 1.243 ; I2C_CCD_Config:u8|combo_cnt[21] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[12] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.329      ; 1.656      ;
; 1.243 ; I2C_CCD_Config:u8|combo_cnt[21] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[13] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.329      ; 1.656      ;
; 1.243 ; I2C_CCD_Config:u8|combo_cnt[21] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[14] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.329      ; 1.656      ;
; 1.243 ; I2C_CCD_Config:u8|combo_cnt[21] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[15] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.329      ; 1.656      ;
; 1.292 ; I2C_CCD_Config:u8|combo_cnt[23] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[0]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.329      ; 1.705      ;
; 1.292 ; I2C_CCD_Config:u8|combo_cnt[23] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[1]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.329      ; 1.705      ;
; 1.292 ; I2C_CCD_Config:u8|combo_cnt[23] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[2]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.329      ; 1.705      ;
; 1.292 ; I2C_CCD_Config:u8|combo_cnt[23] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[3]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.329      ; 1.705      ;
; 1.292 ; I2C_CCD_Config:u8|combo_cnt[23] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[4]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.329      ; 1.705      ;
; 1.292 ; I2C_CCD_Config:u8|combo_cnt[23] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[5]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.329      ; 1.705      ;
; 1.292 ; I2C_CCD_Config:u8|combo_cnt[23] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[6]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.329      ; 1.705      ;
; 1.292 ; I2C_CCD_Config:u8|combo_cnt[23] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[7]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.329      ; 1.705      ;
; 1.292 ; I2C_CCD_Config:u8|combo_cnt[23] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[8]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.329      ; 1.705      ;
; 1.292 ; I2C_CCD_Config:u8|combo_cnt[23] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[9]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.329      ; 1.705      ;
; 1.292 ; I2C_CCD_Config:u8|combo_cnt[23] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[10] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.329      ; 1.705      ;
; 1.292 ; I2C_CCD_Config:u8|combo_cnt[23] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[11] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.329      ; 1.705      ;
; 1.292 ; I2C_CCD_Config:u8|combo_cnt[23] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[12] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.329      ; 1.705      ;
; 1.292 ; I2C_CCD_Config:u8|combo_cnt[23] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[13] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.329      ; 1.705      ;
; 1.292 ; I2C_CCD_Config:u8|combo_cnt[23] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[14] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.329      ; 1.705      ;
; 1.292 ; I2C_CCD_Config:u8|combo_cnt[23] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[15] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.329      ; 1.705      ;
; 1.297 ; I2C_CCD_Config:u8|combo_cnt[16] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[0]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.329      ; 1.710      ;
; 1.297 ; I2C_CCD_Config:u8|combo_cnt[16] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[1]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.329      ; 1.710      ;
; 1.297 ; I2C_CCD_Config:u8|combo_cnt[16] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[2]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.329      ; 1.710      ;
; 1.297 ; I2C_CCD_Config:u8|combo_cnt[16] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[3]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.329      ; 1.710      ;
; 1.297 ; I2C_CCD_Config:u8|combo_cnt[16] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[4]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.329      ; 1.710      ;
; 1.297 ; I2C_CCD_Config:u8|combo_cnt[16] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[5]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.329      ; 1.710      ;
; 1.297 ; I2C_CCD_Config:u8|combo_cnt[16] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[6]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.329      ; 1.710      ;
; 1.297 ; I2C_CCD_Config:u8|combo_cnt[16] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[7]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.329      ; 1.710      ;
; 1.297 ; I2C_CCD_Config:u8|combo_cnt[16] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[8]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.329      ; 1.710      ;
; 1.297 ; I2C_CCD_Config:u8|combo_cnt[16] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[9]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.329      ; 1.710      ;
; 1.297 ; I2C_CCD_Config:u8|combo_cnt[16] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[10] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.329      ; 1.710      ;
; 1.297 ; I2C_CCD_Config:u8|combo_cnt[16] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[11] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.329      ; 1.710      ;
; 1.297 ; I2C_CCD_Config:u8|combo_cnt[16] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[12] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.329      ; 1.710      ;
; 1.297 ; I2C_CCD_Config:u8|combo_cnt[16] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[13] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.329      ; 1.710      ;
; 1.297 ; I2C_CCD_Config:u8|combo_cnt[16] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[14] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.329      ; 1.710      ;
; 1.297 ; I2C_CCD_Config:u8|combo_cnt[16] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[15] ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.329      ; 1.710      ;
; 1.339 ; I2C_CCD_Config:u8|combo_cnt[18] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[0]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.329      ; 1.752      ;
; 1.339 ; I2C_CCD_Config:u8|combo_cnt[19] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[0]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.329      ; 1.752      ;
; 1.339 ; I2C_CCD_Config:u8|combo_cnt[18] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[1]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.329      ; 1.752      ;
; 1.339 ; I2C_CCD_Config:u8|combo_cnt[19] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[1]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.329      ; 1.752      ;
; 1.339 ; I2C_CCD_Config:u8|combo_cnt[18] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[2]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.329      ; 1.752      ;
; 1.339 ; I2C_CCD_Config:u8|combo_cnt[19] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[2]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.329      ; 1.752      ;
; 1.339 ; I2C_CCD_Config:u8|combo_cnt[18] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[3]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.329      ; 1.752      ;
; 1.339 ; I2C_CCD_Config:u8|combo_cnt[19] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[3]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.329      ; 1.752      ;
; 1.339 ; I2C_CCD_Config:u8|combo_cnt[18] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[4]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.329      ; 1.752      ;
; 1.339 ; I2C_CCD_Config:u8|combo_cnt[19] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[4]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.329      ; 1.752      ;
; 1.339 ; I2C_CCD_Config:u8|combo_cnt[18] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[5]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.329      ; 1.752      ;
; 1.339 ; I2C_CCD_Config:u8|combo_cnt[19] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[5]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.329      ; 1.752      ;
; 1.339 ; I2C_CCD_Config:u8|combo_cnt[18] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[6]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.329      ; 1.752      ;
; 1.339 ; I2C_CCD_Config:u8|combo_cnt[19] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[6]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.329      ; 1.752      ;
; 1.339 ; I2C_CCD_Config:u8|combo_cnt[18] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[7]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.329      ; 1.752      ;
; 1.339 ; I2C_CCD_Config:u8|combo_cnt[19] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[7]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.329      ; 1.752      ;
; 1.339 ; I2C_CCD_Config:u8|combo_cnt[18] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[8]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.329      ; 1.752      ;
; 1.339 ; I2C_CCD_Config:u8|combo_cnt[19] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[8]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.329      ; 1.752      ;
; 1.339 ; I2C_CCD_Config:u8|combo_cnt[18] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[9]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.329      ; 1.752      ;
; 1.339 ; I2C_CCD_Config:u8|combo_cnt[19] ; I2C_CCD_Config:u8|mI2C_CLK_DIV[9]  ; CLOCK_50     ; CLOCK_50    ; 0.000        ; 0.329      ; 1.752      ;
+-------+---------------------------------+------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'u6|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                               ;
+-------+-----------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+------------------------------------------------+--------------+------------+------------+
; Slack ; From Node             ; To Node                                                                                                                                                                             ; Launch Clock ; Latch Clock                                    ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+------------------------------------------------+--------------+------------+------------+
; 2.394 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ihj1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a0                    ; CLOCK_50     ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.113     ; 1.455      ;
; 2.394 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ihj1:auto_generated|rdptr_g[8]                                                ; CLOCK_50     ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.113     ; 1.455      ;
; 2.394 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ihj1:auto_generated|rdptr_g[0]                                                ; CLOCK_50     ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.113     ; 1.455      ;
; 2.401 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|alt_synch_pipe_pkd:ws_dgrp|dffpipe_od9:dffpipe8|dffe9a[4]  ; CLOCK_50     ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.128     ; 1.447      ;
; 2.401 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|alt_synch_pipe_pkd:ws_dgrp|dffpipe_od9:dffpipe8|dffe9a[0]  ; CLOCK_50     ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.128     ; 1.447      ;
; 2.401 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|alt_synch_pipe_pkd:ws_dgrp|dffpipe_od9:dffpipe8|dffe10a[0] ; CLOCK_50     ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.128     ; 1.447      ;
; 2.409 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ihj1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a2                    ; CLOCK_50     ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.128     ; 1.455      ;
; 2.409 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ihj1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a1                    ; CLOCK_50     ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.128     ; 1.455      ;
; 2.409 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ihj1:auto_generated|alt_synch_pipe_mkd:rs_dgwp|dffpipe_ld9:dffpipe5|dffe6a[0] ; CLOCK_50     ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.128     ; 1.455      ;
; 2.409 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ihj1:auto_generated|alt_synch_pipe_mkd:rs_dgwp|dffpipe_ld9:dffpipe5|dffe6a[3] ; CLOCK_50     ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.128     ; 1.455      ;
; 2.409 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ihj1:auto_generated|alt_synch_pipe_mkd:rs_dgwp|dffpipe_ld9:dffpipe5|dffe6a[8] ; CLOCK_50     ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.128     ; 1.455      ;
; 2.412 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|alt_synch_pipe_pkd:ws_dgrp|dffpipe_od9:dffpipe8|dffe9a[7]  ; CLOCK_50     ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.130     ; 1.456      ;
; 2.415 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ihj1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a3                    ; CLOCK_50     ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.138     ; 1.451      ;
; 2.415 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ihj1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a5                    ; CLOCK_50     ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.138     ; 1.451      ;
; 2.415 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ihj1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a6                    ; CLOCK_50     ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.138     ; 1.451      ;
; 2.415 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ihj1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a8                    ; CLOCK_50     ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.138     ; 1.451      ;
; 2.415 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ihj1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a7                    ; CLOCK_50     ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.138     ; 1.451      ;
; 2.415 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ihj1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a4                    ; CLOCK_50     ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.138     ; 1.451      ;
; 2.415 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ihj1:auto_generated|alt_synch_pipe_mkd:rs_dgwp|dffpipe_ld9:dffpipe5|dffe6a[6] ; CLOCK_50     ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.138     ; 1.451      ;
; 2.417 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ihj1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a5                    ; CLOCK_50     ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.131     ; 1.460      ;
; 2.417 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ihj1:auto_generated|alt_synch_pipe_mkd:rs_dgwp|dffpipe_ld9:dffpipe5|dffe7a[6] ; CLOCK_50     ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.131     ; 1.460      ;
; 2.417 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ihj1:auto_generated|alt_synch_pipe_mkd:rs_dgwp|dffpipe_ld9:dffpipe5|dffe6a[8] ; CLOCK_50     ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.131     ; 1.460      ;
; 2.417 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ihj1:auto_generated|alt_synch_pipe_mkd:rs_dgwp|dffpipe_ld9:dffpipe5|dffe7a[8] ; CLOCK_50     ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.131     ; 1.460      ;
; 2.417 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ihj1:auto_generated|alt_synch_pipe_mkd:rs_dgwp|dffpipe_ld9:dffpipe5|dffe7a[4] ; CLOCK_50     ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.131     ; 1.460      ;
; 2.417 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ihj1:auto_generated|alt_synch_pipe_mkd:rs_dgwp|dffpipe_ld9:dffpipe5|dffe6a[7] ; CLOCK_50     ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.131     ; 1.460      ;
; 2.417 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ihj1:auto_generated|alt_synch_pipe_mkd:rs_dgwp|dffpipe_ld9:dffpipe5|dffe7a[7] ; CLOCK_50     ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.131     ; 1.460      ;
; 2.417 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ihj1:auto_generated|alt_synch_pipe_mkd:rs_dgwp|dffpipe_ld9:dffpipe5|dffe7a[0] ; CLOCK_50     ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.131     ; 1.460      ;
; 2.417 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ihj1:auto_generated|alt_synch_pipe_mkd:rs_dgwp|dffpipe_ld9:dffpipe5|dffe7a[3] ; CLOCK_50     ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.131     ; 1.460      ;
; 2.417 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ihj1:auto_generated|alt_synch_pipe_mkd:rs_dgwp|dffpipe_ld9:dffpipe5|dffe7a[2] ; CLOCK_50     ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.131     ; 1.460      ;
; 2.417 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ihj1:auto_generated|alt_synch_pipe_mkd:rs_dgwp|dffpipe_ld9:dffpipe5|dffe7a[5] ; CLOCK_50     ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.131     ; 1.460      ;
; 2.417 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ihj1:auto_generated|alt_synch_pipe_mkd:rs_dgwp|dffpipe_ld9:dffpipe5|dffe7a[1] ; CLOCK_50     ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.131     ; 1.460      ;
; 2.420 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ihj1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a4                    ; CLOCK_50     ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.134     ; 1.460      ;
; 2.420 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ihj1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a6                    ; CLOCK_50     ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.134     ; 1.460      ;
; 2.420 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ihj1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a8                    ; CLOCK_50     ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.134     ; 1.460      ;
; 2.420 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ihj1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a7                    ; CLOCK_50     ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.134     ; 1.460      ;
; 2.420 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ihj1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a0                    ; CLOCK_50     ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.138     ; 1.456      ;
; 2.420 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ihj1:auto_generated|a_graycounter_t57:rdptr_g1p|counter5a3                    ; CLOCK_50     ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.134     ; 1.460      ;
; 2.420 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ihj1:auto_generated|rdptr_g[0]                                                ; CLOCK_50     ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.138     ; 1.456      ;
; 2.609 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ihj1:auto_generated|rdptr_g[5]                                                ; CLOCK_50     ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.332     ; 1.451      ;
; 2.609 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ihj1:auto_generated|rdptr_g[6]                                                ; CLOCK_50     ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.332     ; 1.451      ;
; 2.609 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ihj1:auto_generated|alt_synch_pipe_mkd:rs_dgwp|dffpipe_ld9:dffpipe5|dffe6a[2] ; CLOCK_50     ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.333     ; 1.450      ;
; 2.609 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ihj1:auto_generated|alt_synch_pipe_mkd:rs_dgwp|dffpipe_ld9:dffpipe5|dffe7a[2] ; CLOCK_50     ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.332     ; 1.451      ;
; 2.609 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ihj1:auto_generated|alt_synch_pipe_mkd:rs_dgwp|dffpipe_ld9:dffpipe5|dffe6a[5] ; CLOCK_50     ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.333     ; 1.450      ;
; 2.609 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ihj1:auto_generated|alt_synch_pipe_mkd:rs_dgwp|dffpipe_ld9:dffpipe5|dffe7a[5] ; CLOCK_50     ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.332     ; 1.451      ;
; 2.609 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ihj1:auto_generated|alt_synch_pipe_mkd:rs_dgwp|dffpipe_ld9:dffpipe5|dffe7a[0] ; CLOCK_50     ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.332     ; 1.451      ;
; 2.609 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ihj1:auto_generated|alt_synch_pipe_mkd:rs_dgwp|dffpipe_ld9:dffpipe5|dffe7a[3] ; CLOCK_50     ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.332     ; 1.451      ;
; 2.609 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ihj1:auto_generated|alt_synch_pipe_mkd:rs_dgwp|dffpipe_ld9:dffpipe5|dffe6a[4] ; CLOCK_50     ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.332     ; 1.451      ;
; 2.609 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ihj1:auto_generated|alt_synch_pipe_mkd:rs_dgwp|dffpipe_ld9:dffpipe5|dffe7a[4] ; CLOCK_50     ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.332     ; 1.451      ;
; 2.609 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ihj1:auto_generated|alt_synch_pipe_mkd:rs_dgwp|dffpipe_ld9:dffpipe5|dffe6a[7] ; CLOCK_50     ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.332     ; 1.451      ;
; 2.609 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ihj1:auto_generated|alt_synch_pipe_mkd:rs_dgwp|dffpipe_ld9:dffpipe5|dffe7a[7] ; CLOCK_50     ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.332     ; 1.451      ;
; 2.609 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ihj1:auto_generated|alt_synch_pipe_mkd:rs_dgwp|dffpipe_ld9:dffpipe5|dffe7a[6] ; CLOCK_50     ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.332     ; 1.451      ;
; 2.609 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ihj1:auto_generated|alt_synch_pipe_mkd:rs_dgwp|dffpipe_ld9:dffpipe5|dffe7a[8] ; CLOCK_50     ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.332     ; 1.451      ;
; 2.609 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ihj1:auto_generated|alt_synch_pipe_mkd:rs_dgwp|dffpipe_ld9:dffpipe5|dffe6a[1] ; CLOCK_50     ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.332     ; 1.451      ;
; 2.609 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ihj1:auto_generated|alt_synch_pipe_mkd:rs_dgwp|dffpipe_ld9:dffpipe5|dffe7a[1] ; CLOCK_50     ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.332     ; 1.451      ;
; 2.609 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ihj1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[0]                             ; CLOCK_50     ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.328     ; 1.455      ;
; 2.609 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ihj1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[0]                             ; CLOCK_50     ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.328     ; 1.455      ;
; 2.609 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ihj1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[1]                             ; CLOCK_50     ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.328     ; 1.455      ;
; 2.609 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ihj1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[1]                             ; CLOCK_50     ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.328     ; 1.455      ;
; 2.609 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ihj1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[2]                             ; CLOCK_50     ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.328     ; 1.455      ;
; 2.609 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ihj1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[2]                             ; CLOCK_50     ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.328     ; 1.455      ;
; 2.609 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ihj1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[3]                             ; CLOCK_50     ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.328     ; 1.455      ;
; 2.609 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ihj1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[3]                             ; CLOCK_50     ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.328     ; 1.455      ;
; 2.609 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ihj1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[4]                             ; CLOCK_50     ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.328     ; 1.455      ;
; 2.609 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ihj1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[4]                             ; CLOCK_50     ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.328     ; 1.455      ;
; 2.609 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ihj1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[5]                             ; CLOCK_50     ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.328     ; 1.455      ;
; 2.609 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ihj1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[5]                             ; CLOCK_50     ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.328     ; 1.455      ;
; 2.609 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ihj1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[6]                             ; CLOCK_50     ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.328     ; 1.455      ;
; 2.609 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ihj1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[6]                             ; CLOCK_50     ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.328     ; 1.455      ;
; 2.609 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ihj1:auto_generated|dffpipe_gd9:rs_bwp|dffe12a[7]                             ; CLOCK_50     ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.328     ; 1.455      ;
; 2.609 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ihj1:auto_generated|dffpipe_gd9:rs_brp|dffe12a[7]                             ; CLOCK_50     ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.328     ; 1.455      ;
; 2.609 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a1                     ; CLOCK_50     ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.327     ; 1.456      ;
; 2.609 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a2                     ; CLOCK_50     ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.327     ; 1.456      ;
; 2.609 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a3                     ; CLOCK_50     ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.333     ; 1.450      ;
; 2.609 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a4                     ; CLOCK_50     ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.333     ; 1.450      ;
; 2.609 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a5                     ; CLOCK_50     ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.333     ; 1.450      ;
; 2.609 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a6                     ; CLOCK_50     ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.333     ; 1.450      ;
; 2.609 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|a_graycounter_pjc:wrptr_g1p|sub_parity10a[1]               ; CLOCK_50     ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.333     ; 1.450      ;
; 2.609 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a8                     ; CLOCK_50     ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.333     ; 1.450      ;
; 2.609 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|a_graycounter_pjc:wrptr_g1p|sub_parity10a[2]               ; CLOCK_50     ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.333     ; 1.450      ;
; 2.609 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|a_graycounter_pjc:wrptr_g1p|sub_parity10a[0]               ; CLOCK_50     ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.327     ; 1.456      ;
; 2.609 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|a_graycounter_pjc:wrptr_g1p|parity9                        ; CLOCK_50     ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.327     ; 1.456      ;
; 2.609 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a0                     ; CLOCK_50     ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.327     ; 1.456      ;
; 2.609 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|a_graycounter_pjc:wrptr_g1p|counter8a7                     ; CLOCK_50     ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.333     ; 1.450      ;
; 2.609 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|wrptr_g[7]                                                 ; CLOCK_50     ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.333     ; 1.450      ;
; 2.609 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|delayed_wrptr_g[7]                                         ; CLOCK_50     ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.328     ; 1.455      ;
; 2.609 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|wrptr_g[4]                                                 ; CLOCK_50     ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.327     ; 1.456      ;
; 2.609 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|delayed_wrptr_g[4]                                         ; CLOCK_50     ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.328     ; 1.455      ;
; 2.609 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|wrptr_g[1]                                                 ; CLOCK_50     ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.327     ; 1.456      ;
; 2.609 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|delayed_wrptr_g[1]                                         ; CLOCK_50     ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.327     ; 1.456      ;
; 2.609 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|wrptr_g[8]                                                 ; CLOCK_50     ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.333     ; 1.450      ;
; 2.609 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|wrptr_g[6]                                                 ; CLOCK_50     ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.333     ; 1.450      ;
; 2.609 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|delayed_wrptr_g[0]                                         ; CLOCK_50     ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.328     ; 1.455      ;
; 2.609 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|wrptr_g[3]                                                 ; CLOCK_50     ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.327     ; 1.456      ;
; 2.609 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|delayed_wrptr_g[3]                                         ; CLOCK_50     ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.328     ; 1.455      ;
; 2.609 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|wrptr_g[2]                                                 ; CLOCK_50     ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.327     ; 1.456      ;
; 2.609 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|wrptr_g[5]                                                 ; CLOCK_50     ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.333     ; 1.450      ;
; 2.609 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|alt_synch_pipe_pkd:ws_dgrp|dffpipe_od9:dffpipe8|dffe9a[1]  ; CLOCK_50     ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.327     ; 1.456      ;
; 2.609 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|alt_synch_pipe_pkd:ws_dgrp|dffpipe_od9:dffpipe8|dffe10a[1] ; CLOCK_50     ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.327     ; 1.456      ;
; 2.609 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|alt_synch_pipe_pkd:ws_dgrp|dffpipe_od9:dffpipe8|dffe9a[8]  ; CLOCK_50     ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.327     ; 1.456      ;
; 2.609 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|alt_synch_pipe_pkd:ws_dgrp|dffpipe_od9:dffpipe8|dffe10a[8] ; CLOCK_50     ; u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.327     ; 1.456      ;
+-------+-----------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'u6|altpll_component|auto_generated|pll1|clk[4]'                                                                                                                                                                                                                                              ;
+-------+-----------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+------------------------------------------------+--------------+------------+------------+
; Slack ; From Node             ; To Node                                                                                                                                                                            ; Launch Clock ; Latch Clock                                    ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+------------------------------------------------+--------------+------------+------------+
; 2.400 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[2]                  ; CLOCK_50     ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.119     ; 1.455      ;
; 2.400 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[3]                  ; CLOCK_50     ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.119     ; 1.455      ;
; 2.400 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[4]                  ; CLOCK_50     ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.119     ; 1.455      ;
; 2.400 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[5]                  ; CLOCK_50     ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.119     ; 1.455      ;
; 2.400 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[6]                  ; CLOCK_50     ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.119     ; 1.455      ;
; 2.400 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[8]                  ; CLOCK_50     ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.119     ; 1.455      ;
; 2.400 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[7]                  ; CLOCK_50     ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.119     ; 1.455      ;
; 2.413 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|alt_synch_pipe_okd:rs_dgwp|dffpipe_nd9:dffpipe5|dffe6a[8] ; CLOCK_50     ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.137     ; 1.450      ;
; 2.413 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|alt_synch_pipe_okd:rs_dgwp|dffpipe_nd9:dffpipe5|dffe7a[8] ; CLOCK_50     ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.137     ; 1.450      ;
; 2.413 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|alt_synch_pipe_okd:rs_dgwp|dffpipe_nd9:dffpipe5|dffe6a[6] ; CLOCK_50     ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.137     ; 1.450      ;
; 2.413 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|alt_synch_pipe_okd:rs_dgwp|dffpipe_nd9:dffpipe5|dffe7a[6] ; CLOCK_50     ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.137     ; 1.450      ;
; 2.413 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|alt_synch_pipe_okd:rs_dgwp|dffpipe_nd9:dffpipe5|dffe6a[2] ; CLOCK_50     ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.137     ; 1.450      ;
; 2.413 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|alt_synch_pipe_okd:rs_dgwp|dffpipe_nd9:dffpipe5|dffe7a[2] ; CLOCK_50     ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.137     ; 1.450      ;
; 2.413 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|alt_synch_pipe_okd:rs_dgwp|dffpipe_nd9:dffpipe5|dffe6a[5] ; CLOCK_50     ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.137     ; 1.450      ;
; 2.413 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|alt_synch_pipe_okd:rs_dgwp|dffpipe_nd9:dffpipe5|dffe7a[5] ; CLOCK_50     ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.137     ; 1.450      ;
; 2.425 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|alt_synch_pipe_okd:rs_dgwp|dffpipe_nd9:dffpipe5|dffe6a[4] ; CLOCK_50     ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.153     ; 1.446      ;
; 2.425 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|alt_synch_pipe_okd:rs_dgwp|dffpipe_nd9:dffpipe5|dffe7a[4] ; CLOCK_50     ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.153     ; 1.446      ;
; 2.425 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|alt_synch_pipe_okd:rs_dgwp|dffpipe_nd9:dffpipe5|dffe6a[0] ; CLOCK_50     ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.153     ; 1.446      ;
; 2.425 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|alt_synch_pipe_okd:rs_dgwp|dffpipe_nd9:dffpipe5|dffe7a[0] ; CLOCK_50     ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.153     ; 1.446      ;
; 2.425 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|alt_synch_pipe_okd:rs_dgwp|dffpipe_nd9:dffpipe5|dffe6a[5] ; CLOCK_50     ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.153     ; 1.446      ;
; 2.425 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|alt_synch_pipe_okd:rs_dgwp|dffpipe_nd9:dffpipe5|dffe7a[5] ; CLOCK_50     ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.153     ; 1.446      ;
; 2.425 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|alt_synch_pipe_okd:rs_dgwp|dffpipe_nd9:dffpipe5|dffe6a[2] ; CLOCK_50     ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.153     ; 1.446      ;
; 2.425 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|alt_synch_pipe_okd:rs_dgwp|dffpipe_nd9:dffpipe5|dffe7a[2] ; CLOCK_50     ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.153     ; 1.446      ;
; 2.427 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|cntr_54e:cntr_b|counter_reg_bit[0]                        ; CLOCK_50     ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.146     ; 1.455      ;
; 2.427 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|rdptr_g[7]                                                ; CLOCK_50     ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.146     ; 1.455      ;
; 2.427 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|rdptr_g[4]                                                ; CLOCK_50     ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.146     ; 1.455      ;
; 2.427 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|rdptr_g[6]                                                ; CLOCK_50     ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.146     ; 1.455      ;
; 2.427 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|rdptr_g[8]                                                ; CLOCK_50     ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.146     ; 1.455      ;
; 2.427 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|rdptr_g[3]                                                ; CLOCK_50     ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.146     ; 1.455      ;
; 2.427 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|rdptr_g[0]                                                ; CLOCK_50     ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.146     ; 1.455      ;
; 2.427 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|rdptr_g[2]                                                ; CLOCK_50     ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.146     ; 1.455      ;
; 2.427 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|rdptr_g[5]                                                ; CLOCK_50     ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.146     ; 1.455      ;
; 2.427 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|rdptr_g[1]                                                ; CLOCK_50     ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.146     ; 1.455      ;
; 2.609 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|alt_synch_pipe_okd:rs_dgwp|dffpipe_nd9:dffpipe5|dffe6a[7] ; CLOCK_50     ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.328     ; 1.455      ;
; 2.609 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|alt_synch_pipe_okd:rs_dgwp|dffpipe_nd9:dffpipe5|dffe7a[7] ; CLOCK_50     ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.328     ; 1.455      ;
; 2.609 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|alt_synch_pipe_okd:rs_dgwp|dffpipe_nd9:dffpipe5|dffe6a[4] ; CLOCK_50     ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.328     ; 1.455      ;
; 2.609 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|alt_synch_pipe_okd:rs_dgwp|dffpipe_nd9:dffpipe5|dffe7a[4] ; CLOCK_50     ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.328     ; 1.455      ;
; 2.609 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|alt_synch_pipe_okd:rs_dgwp|dffpipe_nd9:dffpipe5|dffe6a[1] ; CLOCK_50     ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.328     ; 1.455      ;
; 2.609 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|alt_synch_pipe_okd:rs_dgwp|dffpipe_nd9:dffpipe5|dffe7a[1] ; CLOCK_50     ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.328     ; 1.455      ;
; 2.609 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[1]                  ; CLOCK_50     ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.328     ; 1.455      ;
; 2.609 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity6a2                 ; CLOCK_50     ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.328     ; 1.455      ;
; 2.609 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity6a0                 ; CLOCK_50     ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.328     ; 1.455      ;
; 2.609 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity6a1                 ; CLOCK_50     ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.328     ; 1.455      ;
; 2.609 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|a_graycounter_s57:rdptr_g1p|parity5                       ; CLOCK_50     ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.328     ; 1.455      ;
; 2.609 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[0]                  ; CLOCK_50     ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.328     ; 1.455      ;
; 2.609 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|alt_synch_pipe_okd:rs_dgwp|dffpipe_nd9:dffpipe5|dffe6a[0] ; CLOCK_50     ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.328     ; 1.455      ;
; 2.609 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|alt_synch_pipe_okd:rs_dgwp|dffpipe_nd9:dffpipe5|dffe7a[0] ; CLOCK_50     ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.328     ; 1.455      ;
; 2.609 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|alt_synch_pipe_okd:rs_dgwp|dffpipe_nd9:dffpipe5|dffe6a[3] ; CLOCK_50     ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.328     ; 1.455      ;
; 2.609 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|alt_synch_pipe_okd:rs_dgwp|dffpipe_nd9:dffpipe5|dffe7a[3] ; CLOCK_50     ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.328     ; 1.455      ;
; 2.609 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|alt_synch_pipe_okd:rs_dgwp|dffpipe_nd9:dffpipe5|dffe6a[7] ; CLOCK_50     ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.338     ; 1.445      ;
; 2.609 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|alt_synch_pipe_okd:rs_dgwp|dffpipe_nd9:dffpipe5|dffe7a[7] ; CLOCK_50     ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.338     ; 1.445      ;
; 2.609 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|alt_synch_pipe_okd:rs_dgwp|dffpipe_nd9:dffpipe5|dffe6a[1] ; CLOCK_50     ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.338     ; 1.445      ;
; 2.609 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|alt_synch_pipe_okd:rs_dgwp|dffpipe_nd9:dffpipe5|dffe7a[1] ; CLOCK_50     ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.338     ; 1.445      ;
; 2.609 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[2]                  ; CLOCK_50     ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.338     ; 1.445      ;
; 2.609 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[3]                  ; CLOCK_50     ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.339     ; 1.444      ;
; 2.609 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[4]                  ; CLOCK_50     ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.339     ; 1.444      ;
; 2.609 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[5]                  ; CLOCK_50     ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.339     ; 1.444      ;
; 2.609 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[6]                  ; CLOCK_50     ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.339     ; 1.444      ;
; 2.609 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[8]                  ; CLOCK_50     ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.339     ; 1.444      ;
; 2.609 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity6a2                 ; CLOCK_50     ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.339     ; 1.444      ;
; 2.609 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity6a1                 ; CLOCK_50     ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.339     ; 1.444      ;
; 2.609 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity6a0                 ; CLOCK_50     ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.339     ; 1.444      ;
; 2.609 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|a_graycounter_s57:rdptr_g1p|parity5                       ; CLOCK_50     ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.339     ; 1.444      ;
; 2.609 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[0]                  ; CLOCK_50     ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.339     ; 1.444      ;
; 2.609 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[1]                  ; CLOCK_50     ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.338     ; 1.445      ;
; 2.609 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[7]                  ; CLOCK_50     ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.339     ; 1.444      ;
; 2.609 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|alt_synch_pipe_okd:rs_dgwp|dffpipe_nd9:dffpipe5|dffe6a[8] ; CLOCK_50     ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.338     ; 1.445      ;
; 2.609 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|alt_synch_pipe_okd:rs_dgwp|dffpipe_nd9:dffpipe5|dffe7a[8] ; CLOCK_50     ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.338     ; 1.445      ;
; 2.609 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|alt_synch_pipe_okd:rs_dgwp|dffpipe_nd9:dffpipe5|dffe6a[6] ; CLOCK_50     ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.338     ; 1.445      ;
; 2.609 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|alt_synch_pipe_okd:rs_dgwp|dffpipe_nd9:dffpipe5|dffe7a[6] ; CLOCK_50     ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.338     ; 1.445      ;
; 2.609 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|alt_synch_pipe_okd:rs_dgwp|dffpipe_nd9:dffpipe5|dffe6a[3] ; CLOCK_50     ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.338     ; 1.445      ;
; 2.609 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|alt_synch_pipe_okd:rs_dgwp|dffpipe_nd9:dffpipe5|dffe7a[3] ; CLOCK_50     ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.338     ; 1.445      ;
; 2.610 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|rdptr_g[1]                                                ; CLOCK_50     ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.338     ; 1.446      ;
; 2.610 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|cntr_54e:cntr_b|counter_reg_bit[0]                        ; CLOCK_50     ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.338     ; 1.446      ;
; 2.610 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|rdptr_g[7]                                                ; CLOCK_50     ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.338     ; 1.446      ;
; 2.610 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|rdptr_g[4]                                                ; CLOCK_50     ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.338     ; 1.446      ;
; 2.610 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|rdptr_g[6]                                                ; CLOCK_50     ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.338     ; 1.446      ;
; 2.610 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|rdptr_g[8]                                                ; CLOCK_50     ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.338     ; 1.446      ;
; 2.610 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|rdptr_g[3]                                                ; CLOCK_50     ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.338     ; 1.446      ;
; 2.610 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|rdptr_g[0]                                                ; CLOCK_50     ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.338     ; 1.446      ;
; 2.610 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|rdptr_g[2]                                                ; CLOCK_50     ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.338     ; 1.446      ;
; 2.610 ; Reset_Delay:u2|oRST_0 ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|rdptr_g[5]                                                ; CLOCK_50     ; u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000        ; -1.338     ; 1.446      ;
; 4.079 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|H_Cont[2]                                                                                                                                                        ; CLOCK_50     ; u6|altpll_component|auto_generated|pll1|clk[4] ; -2.500       ; -1.051     ; 0.702      ;
; 4.079 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|H_Cont[3]                                                                                                                                                        ; CLOCK_50     ; u6|altpll_component|auto_generated|pll1|clk[4] ; -2.500       ; -1.051     ; 0.702      ;
; 4.079 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|H_Cont[4]                                                                                                                                                        ; CLOCK_50     ; u6|altpll_component|auto_generated|pll1|clk[4] ; -2.500       ; -1.051     ; 0.702      ;
; 4.079 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|H_Cont[8]                                                                                                                                                        ; CLOCK_50     ; u6|altpll_component|auto_generated|pll1|clk[4] ; -2.500       ; -1.051     ; 0.702      ;
; 4.079 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|H_Cont[11]                                                                                                                                                       ; CLOCK_50     ; u6|altpll_component|auto_generated|pll1|clk[4] ; -2.500       ; -1.051     ; 0.702      ;
; 4.079 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|H_Cont[12]                                                                                                                                                       ; CLOCK_50     ; u6|altpll_component|auto_generated|pll1|clk[4] ; -2.500       ; -1.051     ; 0.702      ;
; 4.079 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|H_Cont[1]                                                                                                                                                        ; CLOCK_50     ; u6|altpll_component|auto_generated|pll1|clk[4] ; -2.500       ; -1.051     ; 0.702      ;
; 4.090 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|V_Cont[0]                                                                                                                                                        ; CLOCK_50     ; u6|altpll_component|auto_generated|pll1|clk[4] ; -2.500       ; -1.051     ; 0.713      ;
; 4.090 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|V_Cont[1]                                                                                                                                                        ; CLOCK_50     ; u6|altpll_component|auto_generated|pll1|clk[4] ; -2.500       ; -1.051     ; 0.713      ;
; 4.090 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|V_Cont[2]                                                                                                                                                        ; CLOCK_50     ; u6|altpll_component|auto_generated|pll1|clk[4] ; -2.500       ; -1.051     ; 0.713      ;
; 4.090 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|V_Cont[3]                                                                                                                                                        ; CLOCK_50     ; u6|altpll_component|auto_generated|pll1|clk[4] ; -2.500       ; -1.051     ; 0.713      ;
; 4.090 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|V_Cont[4]                                                                                                                                                        ; CLOCK_50     ; u6|altpll_component|auto_generated|pll1|clk[4] ; -2.500       ; -1.051     ; 0.713      ;
; 4.090 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|V_Cont[5]                                                                                                                                                        ; CLOCK_50     ; u6|altpll_component|auto_generated|pll1|clk[4] ; -2.500       ; -1.051     ; 0.713      ;
; 4.090 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|V_Cont[6]                                                                                                                                                        ; CLOCK_50     ; u6|altpll_component|auto_generated|pll1|clk[4] ; -2.500       ; -1.051     ; 0.713      ;
; 4.090 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|V_Cont[7]                                                                                                                                                        ; CLOCK_50     ; u6|altpll_component|auto_generated|pll1|clk[4] ; -2.500       ; -1.051     ; 0.713      ;
; 4.090 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|V_Cont[8]                                                                                                                                                        ; CLOCK_50     ; u6|altpll_component|auto_generated|pll1|clk[4] ; -2.500       ; -1.051     ; 0.713      ;
; 4.090 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|V_Cont[9]                                                                                                                                                        ; CLOCK_50     ; u6|altpll_component|auto_generated|pll1|clk[4] ; -2.500       ; -1.051     ; 0.713      ;
; 4.090 ; Reset_Delay:u2|oRST_2 ; VGA_Controller:u1|V_Cont[10]                                                                                                                                                       ; CLOCK_50     ; u6|altpll_component|auto_generated|pll1|clk[4] ; -2.500       ; -1.051     ; 0.713      ;
+-------+-----------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'u6|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                   ;
+-------+--------------+----------------+------------------+------------------------------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                                          ; Clock Edge ; Target                                                                                                                                                                              ;
+-------+--------------+----------------+------------------+------------------------------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 4.755 ; 4.985        ; 0.230          ; Low Pulse Width  ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ihj1:auto_generated|altsyncram_rj31:fifo_ram|q_b[0]                           ;
; 4.755 ; 4.985        ; 0.230          ; Low Pulse Width  ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ihj1:auto_generated|altsyncram_rj31:fifo_ram|q_b[10]                          ;
; 4.755 ; 4.985        ; 0.230          ; Low Pulse Width  ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ihj1:auto_generated|altsyncram_rj31:fifo_ram|q_b[11]                          ;
; 4.755 ; 4.985        ; 0.230          ; Low Pulse Width  ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ihj1:auto_generated|altsyncram_rj31:fifo_ram|q_b[12]                          ;
; 4.755 ; 4.985        ; 0.230          ; Low Pulse Width  ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ihj1:auto_generated|altsyncram_rj31:fifo_ram|q_b[13]                          ;
; 4.755 ; 4.985        ; 0.230          ; Low Pulse Width  ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ihj1:auto_generated|altsyncram_rj31:fifo_ram|q_b[14]                          ;
; 4.755 ; 4.985        ; 0.230          ; Low Pulse Width  ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ihj1:auto_generated|altsyncram_rj31:fifo_ram|q_b[15]                          ;
; 4.755 ; 4.985        ; 0.230          ; Low Pulse Width  ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ihj1:auto_generated|altsyncram_rj31:fifo_ram|q_b[1]                           ;
; 4.755 ; 4.985        ; 0.230          ; Low Pulse Width  ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ihj1:auto_generated|altsyncram_rj31:fifo_ram|q_b[2]                           ;
; 4.755 ; 4.985        ; 0.230          ; Low Pulse Width  ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ihj1:auto_generated|altsyncram_rj31:fifo_ram|q_b[3]                           ;
; 4.755 ; 4.985        ; 0.230          ; Low Pulse Width  ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ihj1:auto_generated|altsyncram_rj31:fifo_ram|q_b[4]                           ;
; 4.755 ; 4.985        ; 0.230          ; Low Pulse Width  ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ihj1:auto_generated|altsyncram_rj31:fifo_ram|q_b[5]                           ;
; 4.755 ; 4.985        ; 0.230          ; Low Pulse Width  ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ihj1:auto_generated|altsyncram_rj31:fifo_ram|q_b[6]                           ;
; 4.755 ; 4.985        ; 0.230          ; Low Pulse Width  ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ihj1:auto_generated|altsyncram_rj31:fifo_ram|q_b[7]                           ;
; 4.755 ; 4.985        ; 0.230          ; Low Pulse Width  ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ihj1:auto_generated|altsyncram_rj31:fifo_ram|q_b[8]                           ;
; 4.755 ; 4.985        ; 0.230          ; Low Pulse Width  ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ihj1:auto_generated|altsyncram_rj31:fifo_ram|q_b[9]                           ;
; 4.755 ; 4.985        ; 0.230          ; Low Pulse Width  ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ihj1:auto_generated|altsyncram_rj31:fifo_ram|ram_block11a0~portb_address_reg0 ;
; 4.756 ; 4.986        ; 0.230          ; Low Pulse Width  ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ihj1:auto_generated|altsyncram_rj31:fifo_ram|q_b[0]                           ;
; 4.756 ; 4.986        ; 0.230          ; Low Pulse Width  ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ihj1:auto_generated|altsyncram_rj31:fifo_ram|q_b[10]                          ;
; 4.756 ; 4.986        ; 0.230          ; Low Pulse Width  ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ihj1:auto_generated|altsyncram_rj31:fifo_ram|q_b[11]                          ;
; 4.756 ; 4.986        ; 0.230          ; Low Pulse Width  ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ihj1:auto_generated|altsyncram_rj31:fifo_ram|q_b[12]                          ;
; 4.756 ; 4.986        ; 0.230          ; Low Pulse Width  ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ihj1:auto_generated|altsyncram_rj31:fifo_ram|q_b[13]                          ;
; 4.756 ; 4.986        ; 0.230          ; Low Pulse Width  ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ihj1:auto_generated|altsyncram_rj31:fifo_ram|q_b[14]                          ;
; 4.756 ; 4.986        ; 0.230          ; Low Pulse Width  ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ihj1:auto_generated|altsyncram_rj31:fifo_ram|q_b[15]                          ;
; 4.756 ; 4.986        ; 0.230          ; Low Pulse Width  ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ihj1:auto_generated|altsyncram_rj31:fifo_ram|q_b[1]                           ;
; 4.756 ; 4.986        ; 0.230          ; Low Pulse Width  ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ihj1:auto_generated|altsyncram_rj31:fifo_ram|q_b[2]                           ;
; 4.756 ; 4.986        ; 0.230          ; Low Pulse Width  ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ihj1:auto_generated|altsyncram_rj31:fifo_ram|q_b[3]                           ;
; 4.756 ; 4.986        ; 0.230          ; Low Pulse Width  ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ihj1:auto_generated|altsyncram_rj31:fifo_ram|q_b[4]                           ;
; 4.756 ; 4.986        ; 0.230          ; Low Pulse Width  ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ihj1:auto_generated|altsyncram_rj31:fifo_ram|q_b[5]                           ;
; 4.756 ; 4.986        ; 0.230          ; Low Pulse Width  ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ihj1:auto_generated|altsyncram_rj31:fifo_ram|q_b[6]                           ;
; 4.756 ; 4.986        ; 0.230          ; Low Pulse Width  ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ihj1:auto_generated|altsyncram_rj31:fifo_ram|q_b[7]                           ;
; 4.756 ; 4.986        ; 0.230          ; Low Pulse Width  ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ihj1:auto_generated|altsyncram_rj31:fifo_ram|q_b[8]                           ;
; 4.756 ; 4.986        ; 0.230          ; Low Pulse Width  ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ihj1:auto_generated|altsyncram_rj31:fifo_ram|q_b[9]                           ;
; 4.756 ; 4.986        ; 0.230          ; Low Pulse Width  ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ihj1:auto_generated|altsyncram_rj31:fifo_ram|ram_block11a0~portb_address_reg0 ;
; 4.780 ; 5.010        ; 0.230          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ihj1:auto_generated|altsyncram_rj31:fifo_ram|q_b[0]                           ;
; 4.780 ; 5.010        ; 0.230          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ihj1:auto_generated|altsyncram_rj31:fifo_ram|q_b[10]                          ;
; 4.780 ; 5.010        ; 0.230          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ihj1:auto_generated|altsyncram_rj31:fifo_ram|q_b[11]                          ;
; 4.780 ; 5.010        ; 0.230          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ihj1:auto_generated|altsyncram_rj31:fifo_ram|q_b[12]                          ;
; 4.780 ; 5.010        ; 0.230          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ihj1:auto_generated|altsyncram_rj31:fifo_ram|q_b[13]                          ;
; 4.780 ; 5.010        ; 0.230          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ihj1:auto_generated|altsyncram_rj31:fifo_ram|q_b[14]                          ;
; 4.780 ; 5.010        ; 0.230          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ihj1:auto_generated|altsyncram_rj31:fifo_ram|q_b[15]                          ;
; 4.780 ; 5.010        ; 0.230          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ihj1:auto_generated|altsyncram_rj31:fifo_ram|q_b[1]                           ;
; 4.780 ; 5.010        ; 0.230          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ihj1:auto_generated|altsyncram_rj31:fifo_ram|q_b[2]                           ;
; 4.780 ; 5.010        ; 0.230          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ihj1:auto_generated|altsyncram_rj31:fifo_ram|q_b[3]                           ;
; 4.780 ; 5.010        ; 0.230          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ihj1:auto_generated|altsyncram_rj31:fifo_ram|q_b[4]                           ;
; 4.780 ; 5.010        ; 0.230          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ihj1:auto_generated|altsyncram_rj31:fifo_ram|q_b[5]                           ;
; 4.780 ; 5.010        ; 0.230          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ihj1:auto_generated|altsyncram_rj31:fifo_ram|q_b[6]                           ;
; 4.780 ; 5.010        ; 0.230          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ihj1:auto_generated|altsyncram_rj31:fifo_ram|q_b[7]                           ;
; 4.780 ; 5.010        ; 0.230          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ihj1:auto_generated|altsyncram_rj31:fifo_ram|q_b[8]                           ;
; 4.780 ; 5.010        ; 0.230          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ihj1:auto_generated|altsyncram_rj31:fifo_ram|q_b[9]                           ;
; 4.780 ; 5.010        ; 0.230          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ihj1:auto_generated|altsyncram_rj31:fifo_ram|q_b[0]                           ;
; 4.780 ; 5.010        ; 0.230          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ihj1:auto_generated|altsyncram_rj31:fifo_ram|q_b[10]                          ;
; 4.780 ; 5.010        ; 0.230          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ihj1:auto_generated|altsyncram_rj31:fifo_ram|q_b[11]                          ;
; 4.780 ; 5.010        ; 0.230          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ihj1:auto_generated|altsyncram_rj31:fifo_ram|q_b[12]                          ;
; 4.780 ; 5.010        ; 0.230          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ihj1:auto_generated|altsyncram_rj31:fifo_ram|q_b[13]                          ;
; 4.780 ; 5.010        ; 0.230          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ihj1:auto_generated|altsyncram_rj31:fifo_ram|q_b[14]                          ;
; 4.780 ; 5.010        ; 0.230          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ihj1:auto_generated|altsyncram_rj31:fifo_ram|q_b[15]                          ;
; 4.780 ; 5.010        ; 0.230          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ihj1:auto_generated|altsyncram_rj31:fifo_ram|q_b[1]                           ;
; 4.780 ; 5.010        ; 0.230          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ihj1:auto_generated|altsyncram_rj31:fifo_ram|q_b[2]                           ;
; 4.780 ; 5.010        ; 0.230          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ihj1:auto_generated|altsyncram_rj31:fifo_ram|q_b[3]                           ;
; 4.780 ; 5.010        ; 0.230          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ihj1:auto_generated|altsyncram_rj31:fifo_ram|q_b[4]                           ;
; 4.780 ; 5.010        ; 0.230          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ihj1:auto_generated|altsyncram_rj31:fifo_ram|q_b[5]                           ;
; 4.780 ; 5.010        ; 0.230          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ihj1:auto_generated|altsyncram_rj31:fifo_ram|q_b[6]                           ;
; 4.780 ; 5.010        ; 0.230          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ihj1:auto_generated|altsyncram_rj31:fifo_ram|q_b[7]                           ;
; 4.780 ; 5.010        ; 0.230          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ihj1:auto_generated|altsyncram_rj31:fifo_ram|q_b[8]                           ;
; 4.780 ; 5.010        ; 0.230          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ihj1:auto_generated|altsyncram_rj31:fifo_ram|q_b[9]                           ;
; 4.781 ; 5.011        ; 0.230          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ihj1:auto_generated|altsyncram_rj31:fifo_ram|ram_block11a0~portb_address_reg0 ;
; 4.781 ; 5.011        ; 0.230          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ihj1:auto_generated|altsyncram_rj31:fifo_ram|ram_block11a0~portb_address_reg0 ;
; 4.782 ; 4.998        ; 0.216          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|BA[0]                                                                                                                                                              ;
; 4.782 ; 4.998        ; 0.216          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|BA[1]                                                                                                                                                              ;
; 4.782 ; 4.998        ; 0.216          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|CAS_N                                                                                                                                                              ;
; 4.782 ; 4.998        ; 0.216          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|CKE                                                                                                                                                                ;
; 4.782 ; 4.998        ; 0.216          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|CMD[0]                                                                                                                                                             ;
; 4.782 ; 4.998        ; 0.216          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|CMD[1]                                                                                                                                                             ;
; 4.782 ; 4.998        ; 0.216          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|CS_N[0]                                                                                                                                                            ;
; 4.782 ; 4.998        ; 0.216          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|DQM[0]                                                                                                                                                             ;
; 4.782 ; 4.998        ; 0.216          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|DQM[1]                                                                                                                                                             ;
; 4.782 ; 4.998        ; 0.216          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|IN_REQ                                                                                                                                                             ;
; 4.782 ; 4.998        ; 0.216          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|OUT_VALID                                                                                                                                                          ;
; 4.782 ; 4.998        ; 0.216          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|PM_STOP                                                                                                                                                            ;
; 4.782 ; 4.998        ; 0.216          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Pre_RD                                                                                                                                                             ;
; 4.782 ; 4.998        ; 0.216          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Pre_WR                                                                                                                                                             ;
; 4.782 ; 4.998        ; 0.216          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|RAS_N                                                                                                                                                              ;
; 4.782 ; 4.998        ; 0.216          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|RD_MASK[0]                                                                                                                                                         ;
; 4.782 ; 4.998        ; 0.216          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|RD_MASK[1]                                                                                                                                                         ;
; 4.782 ; 4.998        ; 0.216          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|Read                                                                                                                                                               ;
; 4.782 ; 4.998        ; 0.216          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|SA[0]                                                                                                                                                              ;
; 4.782 ; 4.998        ; 0.216          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|SA[10]                                                                                                                                                             ;
; 4.782 ; 4.998        ; 0.216          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|SA[11]                                                                                                                                                             ;
; 4.782 ; 4.998        ; 0.216          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|SA[1]                                                                                                                                                              ;
; 4.782 ; 4.998        ; 0.216          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|SA[2]                                                                                                                                                              ;
; 4.782 ; 4.998        ; 0.216          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|SA[3]                                                                                                                                                              ;
; 4.782 ; 4.998        ; 0.216          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|SA[4]                                                                                                                                                              ;
; 4.782 ; 4.998        ; 0.216          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|SA[5]                                                                                                                                                              ;
; 4.782 ; 4.998        ; 0.216          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|SA[6]                                                                                                                                                              ;
; 4.782 ; 4.998        ; 0.216          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|SA[7]                                                                                                                                                              ;
; 4.782 ; 4.998        ; 0.216          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|SA[8]                                                                                                                                                              ;
; 4.782 ; 4.998        ; 0.216          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|SA[9]                                                                                                                                                              ;
; 4.782 ; 4.998        ; 0.216          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|ST[0]                                                                                                                                                              ;
; 4.782 ; 4.998        ; 0.216          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; Sdram_Control:u7|ST[1]                                                                                                                                                              ;
+-------+--------------+----------------+------------------+------------------------------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'CLOCK_50'                                                                             ;
+-------+--------------+----------------+-----------------+----------+------------+------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type            ; Clock    ; Clock Edge ; Target                                         ;
+-------+--------------+----------------+-----------------+----------+------------+------------------------------------------------+
; 9.462 ; 9.646        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u8|senosr_exposure[0]           ;
; 9.462 ; 9.646        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u8|senosr_exposure[12]          ;
; 9.462 ; 9.646        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u8|senosr_exposure[13]          ;
; 9.462 ; 9.646        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u8|senosr_exposure[4]           ;
; 9.462 ; 9.646        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u8|senosr_exposure[7]           ;
; 9.462 ; 9.646        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u8|senosr_exposure[9]           ;
; 9.464 ; 9.648        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u8|mI2C_CTRL_CLK                ;
; 9.471 ; 9.655        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u8|combo_cnt[12]                ;
; 9.471 ; 9.655        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u8|combo_cnt[13]                ;
; 9.471 ; 9.655        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u8|combo_cnt[14]                ;
; 9.471 ; 9.655        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u8|combo_cnt[15]                ;
; 9.471 ; 9.655        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u8|combo_cnt[16]                ;
; 9.471 ; 9.655        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u8|combo_cnt[17]                ;
; 9.471 ; 9.655        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u8|combo_cnt[18]                ;
; 9.471 ; 9.655        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u8|combo_cnt[19]                ;
; 9.471 ; 9.655        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u8|combo_cnt[20]                ;
; 9.471 ; 9.655        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u8|combo_cnt[21]                ;
; 9.471 ; 9.655        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u8|combo_cnt[22]                ;
; 9.471 ; 9.655        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u8|combo_cnt[23]                ;
; 9.471 ; 9.655        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u8|combo_cnt[24]                ;
; 9.478 ; 9.662        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Reset_Delay:u2|Cont[16]                        ;
; 9.478 ; 9.662        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Reset_Delay:u2|Cont[17]                        ;
; 9.478 ; 9.662        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Reset_Delay:u2|Cont[18]                        ;
; 9.478 ; 9.662        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Reset_Delay:u2|Cont[19]                        ;
; 9.478 ; 9.662        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Reset_Delay:u2|Cont[20]                        ;
; 9.478 ; 9.662        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Reset_Delay:u2|Cont[21]                        ;
; 9.478 ; 9.662        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Reset_Delay:u2|Cont[22]                        ;
; 9.478 ; 9.662        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Reset_Delay:u2|Cont[23]                        ;
; 9.478 ; 9.662        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Reset_Delay:u2|Cont[24]                        ;
; 9.478 ; 9.662        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Reset_Delay:u2|Cont[25]                        ;
; 9.478 ; 9.662        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Reset_Delay:u2|Cont[26]                        ;
; 9.478 ; 9.662        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Reset_Delay:u2|Cont[27]                        ;
; 9.478 ; 9.662        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Reset_Delay:u2|Cont[28]                        ;
; 9.478 ; 9.662        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Reset_Delay:u2|Cont[29]                        ;
; 9.478 ; 9.662        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Reset_Delay:u2|Cont[30]                        ;
; 9.478 ; 9.662        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Reset_Delay:u2|Cont[31]                        ;
; 9.491 ; 9.675        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u8|senosr_exposure[10]          ;
; 9.491 ; 9.675        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u8|senosr_exposure[11]          ;
; 9.491 ; 9.675        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u8|senosr_exposure[14]          ;
; 9.491 ; 9.675        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u8|senosr_exposure[15]          ;
; 9.491 ; 9.675        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u8|senosr_exposure[3]           ;
; 9.491 ; 9.675        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u8|senosr_exposure[5]           ;
; 9.491 ; 9.675        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u8|senosr_exposure[6]           ;
; 9.491 ; 9.675        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u8|senosr_exposure[8]           ;
; 9.500 ; 9.684        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Reset_Delay:u2|Cont[10]                        ;
; 9.500 ; 9.684        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Reset_Delay:u2|Cont[11]                        ;
; 9.500 ; 9.684        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Reset_Delay:u2|Cont[12]                        ;
; 9.500 ; 9.684        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Reset_Delay:u2|Cont[13]                        ;
; 9.500 ; 9.684        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Reset_Delay:u2|Cont[14]                        ;
; 9.500 ; 9.684        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Reset_Delay:u2|Cont[15]                        ;
; 9.500 ; 9.684        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Reset_Delay:u2|Cont[1]                         ;
; 9.500 ; 9.684        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Reset_Delay:u2|Cont[2]                         ;
; 9.500 ; 9.684        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Reset_Delay:u2|Cont[3]                         ;
; 9.500 ; 9.684        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Reset_Delay:u2|Cont[4]                         ;
; 9.500 ; 9.684        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Reset_Delay:u2|Cont[5]                         ;
; 9.500 ; 9.684        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Reset_Delay:u2|Cont[6]                         ;
; 9.500 ; 9.684        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Reset_Delay:u2|Cont[7]                         ;
; 9.500 ; 9.684        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Reset_Delay:u2|Cont[8]                         ;
; 9.500 ; 9.684        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Reset_Delay:u2|Cont[9]                         ;
; 9.517 ; 9.701        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Reset_Delay:u2|Cont[0]                         ;
; 9.517 ; 9.701        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Reset_Delay:u2|oRST_1                          ;
; 9.517 ; 9.701        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Reset_Delay:u2|oRST_3                          ;
; 9.517 ; 9.701        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Reset_Delay:u2|oRST_4                          ;
; 9.518 ; 9.702        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u8|mI2C_CLK_DIV[0]              ;
; 9.518 ; 9.702        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u8|mI2C_CLK_DIV[10]             ;
; 9.518 ; 9.702        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u8|mI2C_CLK_DIV[11]             ;
; 9.518 ; 9.702        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u8|mI2C_CLK_DIV[12]             ;
; 9.518 ; 9.702        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u8|mI2C_CLK_DIV[13]             ;
; 9.518 ; 9.702        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u8|mI2C_CLK_DIV[14]             ;
; 9.518 ; 9.702        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u8|mI2C_CLK_DIV[15]             ;
; 9.518 ; 9.702        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u8|mI2C_CLK_DIV[1]              ;
; 9.518 ; 9.702        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u8|mI2C_CLK_DIV[2]              ;
; 9.518 ; 9.702        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u8|mI2C_CLK_DIV[3]              ;
; 9.518 ; 9.702        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u8|mI2C_CLK_DIV[4]              ;
; 9.518 ; 9.702        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u8|mI2C_CLK_DIV[5]              ;
; 9.518 ; 9.702        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u8|mI2C_CLK_DIV[6]              ;
; 9.518 ; 9.702        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u8|mI2C_CLK_DIV[7]              ;
; 9.518 ; 9.702        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u8|mI2C_CLK_DIV[8]              ;
; 9.518 ; 9.702        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u8|mI2C_CLK_DIV[9]              ;
; 9.541 ; 9.725        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u8|combo_cnt[0]                 ;
; 9.541 ; 9.725        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u8|combo_cnt[10]                ;
; 9.541 ; 9.725        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u8|combo_cnt[11]                ;
; 9.541 ; 9.725        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u8|combo_cnt[1]                 ;
; 9.541 ; 9.725        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u8|combo_cnt[2]                 ;
; 9.541 ; 9.725        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u8|combo_cnt[3]                 ;
; 9.541 ; 9.725        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u8|combo_cnt[4]                 ;
; 9.541 ; 9.725        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u8|combo_cnt[5]                 ;
; 9.541 ; 9.725        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u8|combo_cnt[6]                 ;
; 9.541 ; 9.725        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u8|combo_cnt[7]                 ;
; 9.541 ; 9.725        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u8|combo_cnt[8]                 ;
; 9.541 ; 9.725        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u8|combo_cnt[9]                 ;
; 9.570 ; 9.754        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u8|iexposure_adj_delay[0]       ;
; 9.570 ; 9.754        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u8|iexposure_adj_delay[1]       ;
; 9.570 ; 9.754        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u8|iexposure_adj_delay[2]       ;
; 9.570 ; 9.754        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; I2C_CCD_Config:u8|iexposure_adj_delay[3]       ;
; 9.574 ; 9.758        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Reset_Delay:u2|oRST_0                          ;
; 9.584 ; 9.768        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Reset_Delay:u2|oRST_2                          ;
; 9.587 ; 9.587        ; 0.000          ; Low Pulse Width ; CLOCK_50 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
; 9.587 ; 9.587        ; 0.000          ; Low Pulse Width ; CLOCK_50 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
; 9.587 ; 9.587        ; 0.000          ; Low Pulse Width ; CLOCK_50 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[2] ;
+-------+--------------+----------------+-----------------+----------+------------+------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'u6|altpll_component|auto_generated|pll1|clk[4]'                                                                                                                                                                                                                   ;
+--------+--------------+----------------+------------------+------------------------------------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                          ; Clock Edge ; Target                                                                                                                                                                             ;
+--------+--------------+----------------+------------------+------------------------------------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 12.246 ; 12.462       ; 0.216          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Fall       ; VGA_Controller:u1|H_Cont[11]                                                                                                                                                       ;
; 12.246 ; 12.462       ; 0.216          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Fall       ; VGA_Controller:u1|H_Cont[12]                                                                                                                                                       ;
; 12.246 ; 12.462       ; 0.216          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Fall       ; VGA_Controller:u1|H_Cont[1]                                                                                                                                                        ;
; 12.246 ; 12.462       ; 0.216          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Fall       ; VGA_Controller:u1|H_Cont[2]                                                                                                                                                        ;
; 12.246 ; 12.462       ; 0.216          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Fall       ; VGA_Controller:u1|H_Cont[3]                                                                                                                                                        ;
; 12.246 ; 12.462       ; 0.216          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Fall       ; VGA_Controller:u1|H_Cont[4]                                                                                                                                                        ;
; 12.246 ; 12.462       ; 0.216          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Fall       ; VGA_Controller:u1|H_Cont[8]                                                                                                                                                        ;
; 12.246 ; 12.462       ; 0.216          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Fall       ; VGA_Controller:u1|V_Cont[0]                                                                                                                                                        ;
; 12.246 ; 12.462       ; 0.216          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Fall       ; VGA_Controller:u1|V_Cont[10]                                                                                                                                                       ;
; 12.246 ; 12.462       ; 0.216          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Fall       ; VGA_Controller:u1|V_Cont[11]                                                                                                                                                       ;
; 12.246 ; 12.462       ; 0.216          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Fall       ; VGA_Controller:u1|V_Cont[12]                                                                                                                                                       ;
; 12.246 ; 12.462       ; 0.216          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Fall       ; VGA_Controller:u1|V_Cont[1]                                                                                                                                                        ;
; 12.246 ; 12.462       ; 0.216          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Fall       ; VGA_Controller:u1|V_Cont[2]                                                                                                                                                        ;
; 12.246 ; 12.462       ; 0.216          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Fall       ; VGA_Controller:u1|V_Cont[3]                                                                                                                                                        ;
; 12.246 ; 12.462       ; 0.216          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Fall       ; VGA_Controller:u1|V_Cont[4]                                                                                                                                                        ;
; 12.246 ; 12.462       ; 0.216          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Fall       ; VGA_Controller:u1|V_Cont[5]                                                                                                                                                        ;
; 12.246 ; 12.462       ; 0.216          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Fall       ; VGA_Controller:u1|V_Cont[6]                                                                                                                                                        ;
; 12.246 ; 12.462       ; 0.216          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Fall       ; VGA_Controller:u1|V_Cont[7]                                                                                                                                                        ;
; 12.246 ; 12.462       ; 0.216          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Fall       ; VGA_Controller:u1|V_Cont[8]                                                                                                                                                        ;
; 12.246 ; 12.462       ; 0.216          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Fall       ; VGA_Controller:u1|V_Cont[9]                                                                                                                                                        ;
; 12.274 ; 12.490       ; 0.216          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Fall       ; VGA_Controller:u1|H_Cont[0]                                                                                                                                                        ;
; 12.274 ; 12.490       ; 0.216          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Fall       ; VGA_Controller:u1|H_Cont[10]                                                                                                                                                       ;
; 12.274 ; 12.490       ; 0.216          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Fall       ; VGA_Controller:u1|H_Cont[5]                                                                                                                                                        ;
; 12.274 ; 12.490       ; 0.216          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Fall       ; VGA_Controller:u1|H_Cont[6]                                                                                                                                                        ;
; 12.274 ; 12.490       ; 0.216          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Fall       ; VGA_Controller:u1|H_Cont[7]                                                                                                                                                        ;
; 12.274 ; 12.490       ; 0.216          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Fall       ; VGA_Controller:u1|H_Cont[9]                                                                                                                                                        ;
; 12.274 ; 12.490       ; 0.216          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Fall       ; VGA_Controller:u1|mVGA_H_SYNC                                                                                                                                                      ;
; 12.274 ; 12.490       ; 0.216          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Fall       ; VGA_Controller:u1|mVGA_V_SYNC                                                                                                                                                      ;
; 12.274 ; 12.490       ; 0.216          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Fall       ; VGA_Controller:u1|oRequest                                                                                                                                                         ;
; 12.274 ; 12.490       ; 0.216          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Fall       ; VGA_Controller:u1|oVGA_BLANK                                                                                                                                                       ;
; 12.274 ; 12.490       ; 0.216          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Fall       ; VGA_Controller:u1|oVGA_H_SYNC                                                                                                                                                      ;
; 12.274 ; 12.490       ; 0.216          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Fall       ; VGA_Controller:u1|oVGA_V_SYNC                                                                                                                                                      ;
; 12.282 ; 12.498       ; 0.216          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[0]                  ;
; 12.282 ; 12.498       ; 0.216          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[1]                  ;
; 12.282 ; 12.498       ; 0.216          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|a_graycounter_s57:rdptr_g1p|parity5                       ;
; 12.282 ; 12.498       ; 0.216          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity6a0                 ;
; 12.282 ; 12.498       ; 0.216          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity6a1                 ;
; 12.282 ; 12.498       ; 0.216          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity6a2                 ;
; 12.282 ; 12.498       ; 0.216          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|alt_synch_pipe_okd:rs_dgwp|dffpipe_nd9:dffpipe5|dffe6a[0] ;
; 12.282 ; 12.498       ; 0.216          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|alt_synch_pipe_okd:rs_dgwp|dffpipe_nd9:dffpipe5|dffe6a[1] ;
; 12.282 ; 12.498       ; 0.216          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|alt_synch_pipe_okd:rs_dgwp|dffpipe_nd9:dffpipe5|dffe6a[3] ;
; 12.282 ; 12.498       ; 0.216          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|alt_synch_pipe_okd:rs_dgwp|dffpipe_nd9:dffpipe5|dffe6a[4] ;
; 12.282 ; 12.498       ; 0.216          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|alt_synch_pipe_okd:rs_dgwp|dffpipe_nd9:dffpipe5|dffe6a[7] ;
; 12.282 ; 12.498       ; 0.216          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|alt_synch_pipe_okd:rs_dgwp|dffpipe_nd9:dffpipe5|dffe7a[0] ;
; 12.282 ; 12.498       ; 0.216          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|alt_synch_pipe_okd:rs_dgwp|dffpipe_nd9:dffpipe5|dffe7a[1] ;
; 12.282 ; 12.498       ; 0.216          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|alt_synch_pipe_okd:rs_dgwp|dffpipe_nd9:dffpipe5|dffe7a[3] ;
; 12.282 ; 12.498       ; 0.216          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|alt_synch_pipe_okd:rs_dgwp|dffpipe_nd9:dffpipe5|dffe7a[4] ;
; 12.282 ; 12.498       ; 0.216          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|alt_synch_pipe_okd:rs_dgwp|dffpipe_nd9:dffpipe5|dffe7a[7] ;
; 12.282 ; 12.498       ; 0.216          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[0]                  ;
; 12.282 ; 12.498       ; 0.216          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[3]                  ;
; 12.282 ; 12.498       ; 0.216          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[4]                  ;
; 12.282 ; 12.498       ; 0.216          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[5]                  ;
; 12.282 ; 12.498       ; 0.216          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[6]                  ;
; 12.282 ; 12.498       ; 0.216          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[7]                  ;
; 12.282 ; 12.498       ; 0.216          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[8]                  ;
; 12.282 ; 12.498       ; 0.216          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|a_graycounter_s57:rdptr_g1p|parity5                       ;
; 12.282 ; 12.498       ; 0.216          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity6a0                 ;
; 12.282 ; 12.498       ; 0.216          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity6a1                 ;
; 12.282 ; 12.498       ; 0.216          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|a_graycounter_s57:rdptr_g1p|sub_parity6a2                 ;
; 12.282 ; 12.498       ; 0.216          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|cntr_54e:cntr_b|counter_reg_bit[0]                        ;
; 12.282 ; 12.498       ; 0.216          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|rdptr_g[0]                                                ;
; 12.282 ; 12.498       ; 0.216          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|rdptr_g[1]                                                ;
; 12.282 ; 12.498       ; 0.216          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|rdptr_g[2]                                                ;
; 12.282 ; 12.498       ; 0.216          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|rdptr_g[3]                                                ;
; 12.282 ; 12.498       ; 0.216          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|rdptr_g[4]                                                ;
; 12.282 ; 12.498       ; 0.216          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|rdptr_g[5]                                                ;
; 12.282 ; 12.498       ; 0.216          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|rdptr_g[6]                                                ;
; 12.282 ; 12.498       ; 0.216          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|rdptr_g[7]                                                ;
; 12.282 ; 12.498       ; 0.216          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|rdptr_g[8]                                                ;
; 12.283 ; 12.499       ; 0.216          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[1]                  ;
; 12.283 ; 12.499       ; 0.216          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[2]                  ;
; 12.283 ; 12.499       ; 0.216          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|alt_synch_pipe_okd:rs_dgwp|dffpipe_nd9:dffpipe5|dffe6a[1] ;
; 12.283 ; 12.499       ; 0.216          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|alt_synch_pipe_okd:rs_dgwp|dffpipe_nd9:dffpipe5|dffe6a[3] ;
; 12.283 ; 12.499       ; 0.216          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|alt_synch_pipe_okd:rs_dgwp|dffpipe_nd9:dffpipe5|dffe6a[6] ;
; 12.283 ; 12.499       ; 0.216          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|alt_synch_pipe_okd:rs_dgwp|dffpipe_nd9:dffpipe5|dffe6a[7] ;
; 12.283 ; 12.499       ; 0.216          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|alt_synch_pipe_okd:rs_dgwp|dffpipe_nd9:dffpipe5|dffe6a[8] ;
; 12.283 ; 12.499       ; 0.216          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|alt_synch_pipe_okd:rs_dgwp|dffpipe_nd9:dffpipe5|dffe7a[1] ;
; 12.283 ; 12.499       ; 0.216          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|alt_synch_pipe_okd:rs_dgwp|dffpipe_nd9:dffpipe5|dffe7a[3] ;
; 12.283 ; 12.499       ; 0.216          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|alt_synch_pipe_okd:rs_dgwp|dffpipe_nd9:dffpipe5|dffe7a[6] ;
; 12.283 ; 12.499       ; 0.216          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|alt_synch_pipe_okd:rs_dgwp|dffpipe_nd9:dffpipe5|dffe7a[7] ;
; 12.283 ; 12.499       ; 0.216          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|alt_synch_pipe_okd:rs_dgwp|dffpipe_nd9:dffpipe5|dffe7a[8] ;
; 12.289 ; 12.473       ; 0.184          ; Low Pulse Width  ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[2]                  ;
; 12.289 ; 12.473       ; 0.184          ; Low Pulse Width  ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[3]                  ;
; 12.289 ; 12.473       ; 0.184          ; Low Pulse Width  ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[4]                  ;
; 12.289 ; 12.473       ; 0.184          ; Low Pulse Width  ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[5]                  ;
; 12.289 ; 12.473       ; 0.184          ; Low Pulse Width  ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[6]                  ;
; 12.289 ; 12.473       ; 0.184          ; Low Pulse Width  ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[7]                  ;
; 12.289 ; 12.473       ; 0.184          ; Low Pulse Width  ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|a_graycounter_s57:rdptr_g1p|counter7a[8]                  ;
; 12.291 ; 12.475       ; 0.184          ; Low Pulse Width  ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|alt_synch_pipe_okd:rs_dgwp|dffpipe_nd9:dffpipe5|dffe6a[2] ;
; 12.291 ; 12.475       ; 0.184          ; Low Pulse Width  ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|alt_synch_pipe_okd:rs_dgwp|dffpipe_nd9:dffpipe5|dffe6a[5] ;
; 12.291 ; 12.475       ; 0.184          ; Low Pulse Width  ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|alt_synch_pipe_okd:rs_dgwp|dffpipe_nd9:dffpipe5|dffe6a[6] ;
; 12.291 ; 12.475       ; 0.184          ; Low Pulse Width  ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|alt_synch_pipe_okd:rs_dgwp|dffpipe_nd9:dffpipe5|dffe6a[8] ;
; 12.291 ; 12.475       ; 0.184          ; Low Pulse Width  ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|alt_synch_pipe_okd:rs_dgwp|dffpipe_nd9:dffpipe5|dffe7a[2] ;
; 12.291 ; 12.475       ; 0.184          ; Low Pulse Width  ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|alt_synch_pipe_okd:rs_dgwp|dffpipe_nd9:dffpipe5|dffe7a[5] ;
; 12.291 ; 12.475       ; 0.184          ; Low Pulse Width  ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|alt_synch_pipe_okd:rs_dgwp|dffpipe_nd9:dffpipe5|dffe7a[6] ;
; 12.291 ; 12.475       ; 0.184          ; Low Pulse Width  ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|alt_synch_pipe_okd:rs_dgwp|dffpipe_nd9:dffpipe5|dffe7a[8] ;
; 12.294 ; 12.510       ; 0.216          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|cntr_54e:cntr_b|counter_reg_bit[0]                        ;
; 12.294 ; 12.510       ; 0.216          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|rdptr_g[0]                                                ;
; 12.294 ; 12.510       ; 0.216          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|rdptr_g[1]                                                ;
; 12.294 ; 12.510       ; 0.216          ; High Pulse Width ; u6|altpll_component|auto_generated|pll1|clk[4] ; Rise       ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|rdptr_g[2]                                                ;
+--------+--------------+----------------+------------------+------------------------------------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                          ;
+-----------+------------+-------+-------+------------+------------------------------------------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                ;
+-----------+------------+-------+-------+------------+------------------------------------------------+
; KEY[*]    ; CLOCK_50   ; 1.283 ; 1.497 ; Rise       ; CLOCK_50                                       ;
;  KEY[1]   ; CLOCK_50   ; 1.283 ; 1.497 ; Rise       ; CLOCK_50                                       ;
; SW[*]     ; CLOCK_50   ; 0.894 ; 1.169 ; Rise       ; CLOCK_50                                       ;
;  SW[0]    ; CLOCK_50   ; 0.894 ; 1.169 ; Rise       ; CLOCK_50                                       ;
; KEY[*]    ; CLOCK_50   ; 3.039 ; 3.762 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  KEY[0]   ; CLOCK_50   ; 3.039 ; 3.762 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
+-----------+------------+-------+-------+------------+------------------------------------------------+


+--------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                             ;
+-----------+------------+--------+--------+------------+------------------------------------------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                ;
+-----------+------------+--------+--------+------------+------------------------------------------------+
; KEY[*]    ; CLOCK_50   ; 0.385  ; 0.133  ; Rise       ; CLOCK_50                                       ;
;  KEY[1]   ; CLOCK_50   ; 0.385  ; 0.133  ; Rise       ; CLOCK_50                                       ;
; SW[*]     ; CLOCK_50   ; -0.281 ; -0.518 ; Rise       ; CLOCK_50                                       ;
;  SW[0]    ; CLOCK_50   ; -0.281 ; -0.518 ; Rise       ; CLOCK_50                                       ;
; KEY[*]    ; CLOCK_50   ; -2.146 ; -2.803 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  KEY[0]   ; CLOCK_50   ; -2.146 ; -2.803 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
+-----------+------------+--------+--------+------------+------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                       ;
+----------------+------------+--------+--------+------------+------------------------------------------------+
; Data Port      ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                ;
+----------------+------------+--------+--------+------------+------------------------------------------------+
; GPIO_1_D[*]    ; CLOCK_50   ; 3.922  ; 4.088  ; Rise       ; CLOCK_50                                       ;
;  GPIO_1_D[15]  ; CLOCK_50   ; 3.922  ; 4.088  ; Rise       ; CLOCK_50                                       ;
;  GPIO_1_D[22]  ; CLOCK_50   ; 3.589  ; 3.618  ; Rise       ; CLOCK_50                                       ;
; DRAM_ADDR[*]   ; CLOCK_50   ; 3.392  ; 3.621  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[0]  ; CLOCK_50   ; 3.328  ; 3.548  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[1]  ; CLOCK_50   ; 3.235  ; 3.466  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[2]  ; CLOCK_50   ; 3.392  ; 3.621  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[3]  ; CLOCK_50   ; 2.646  ; 2.779  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[4]  ; CLOCK_50   ; 2.646  ; 2.770  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[5]  ; CLOCK_50   ; 2.922  ; 3.087  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[6]  ; CLOCK_50   ; 2.812  ; 2.962  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[7]  ; CLOCK_50   ; 2.921  ; 3.091  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[8]  ; CLOCK_50   ; 3.150  ; 3.383  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[9]  ; CLOCK_50   ; 3.113  ; 3.325  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[10] ; CLOCK_50   ; 2.856  ; 3.037  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[11] ; CLOCK_50   ; 3.118  ; 3.348  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_BA[*]     ; CLOCK_50   ; 3.243  ; 3.441  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_BA[0]    ; CLOCK_50   ; 3.243  ; 3.441  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_BA[1]    ; CLOCK_50   ; 2.990  ; 3.163  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_CAS_N     ; CLOCK_50   ; 2.689  ; 2.848  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_CKE       ; CLOCK_50   ; 2.967  ; 3.135  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_CS_N      ; CLOCK_50   ; 3.628  ; 3.833  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_DQ[*]     ; CLOCK_50   ; 4.500  ; 4.826  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[0]    ; CLOCK_50   ; 3.543  ; 3.785  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[1]    ; CLOCK_50   ; 4.364  ; 4.533  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[2]    ; CLOCK_50   ; 3.779  ; 3.908  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[3]    ; CLOCK_50   ; 3.769  ; 4.029  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[4]    ; CLOCK_50   ; 4.087  ; 4.374  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[5]    ; CLOCK_50   ; 3.969  ; 4.236  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[6]    ; CLOCK_50   ; 3.497  ; 3.735  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[7]    ; CLOCK_50   ; 4.092  ; 4.252  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[8]    ; CLOCK_50   ; 4.500  ; 4.826  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[9]    ; CLOCK_50   ; 3.567  ; 3.676  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[10]   ; CLOCK_50   ; 4.466  ; 4.668  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[11]   ; CLOCK_50   ; 4.435  ; 4.655  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[12]   ; CLOCK_50   ; 3.673  ; 3.890  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[13]   ; CLOCK_50   ; 3.948  ; 4.201  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[14]   ; CLOCK_50   ; 4.068  ; 4.332  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[15]   ; CLOCK_50   ; 3.761  ; 3.958  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_DQM[*]    ; CLOCK_50   ; 3.002  ; 3.186  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQM[0]   ; CLOCK_50   ; 3.002  ; 3.186  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQM[1]   ; CLOCK_50   ; 2.982  ; 3.167  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_RAS_N     ; CLOCK_50   ; 2.883  ; 3.051  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_WE_N      ; CLOCK_50   ; 3.057  ; 3.275  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_CLK       ; CLOCK_50   ; -1.338 ;        ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
; DRAM_CLK       ; CLOCK_50   ;        ; -1.309 ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
; GPIO_1_D[*]    ; CLOCK_50   ; 1.578  ;        ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[2] ;
;  GPIO_1_D[14]  ; CLOCK_50   ; 1.578  ;        ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[2] ;
; GPIO_1_D[*]    ; CLOCK_50   ;        ; 1.606  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[2] ;
;  GPIO_1_D[14]  ; CLOCK_50   ;        ; 1.606  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[2] ;
; GPIO_0_D[*]    ; CLOCK_50   ; 1.588  ;        ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
;  GPIO_0_D[0]   ; CLOCK_50   ; 1.588  ;        ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
; GPIO_0_D[*]    ; CLOCK_50   ; 3.154  ; 3.336  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
;  GPIO_0_D[0]   ; CLOCK_50   ;        ; 1.617  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
;  GPIO_0_D[1]   ; CLOCK_50   ; 3.154  ; 3.336  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
;  GPIO_0_D[2]   ; CLOCK_50   ; 3.014  ; 3.179  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
;  GPIO_0_D[3]   ; CLOCK_50   ; 2.843  ; 3.017  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
+----------------+------------+--------+--------+------------+------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                               ;
+----------------+------------+--------+--------+------------+------------------------------------------------+
; Data Port      ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                ;
+----------------+------------+--------+--------+------------+------------------------------------------------+
; GPIO_1_D[*]    ; CLOCK_50   ; 3.467  ; 3.496  ; Rise       ; CLOCK_50                                       ;
;  GPIO_1_D[15]  ; CLOCK_50   ; 3.788  ; 3.947  ; Rise       ; CLOCK_50                                       ;
;  GPIO_1_D[22]  ; CLOCK_50   ; 3.467  ; 3.496  ; Rise       ; CLOCK_50                                       ;
; DRAM_ADDR[*]   ; CLOCK_50   ; 2.324  ; 2.444  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[0]  ; CLOCK_50   ; 2.983  ; 3.195  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[1]  ; CLOCK_50   ; 2.891  ; 3.112  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[2]  ; CLOCK_50   ; 3.041  ; 3.260  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[3]  ; CLOCK_50   ; 2.325  ; 2.453  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[4]  ; CLOCK_50   ; 2.324  ; 2.444  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[5]  ; CLOCK_50   ; 2.589  ; 2.748  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[6]  ; CLOCK_50   ; 2.485  ; 2.629  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[7]  ; CLOCK_50   ; 2.590  ; 2.753  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[8]  ; CLOCK_50   ; 2.810  ; 3.035  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[9]  ; CLOCK_50   ; 2.777  ; 2.981  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[10] ; CLOCK_50   ; 2.530  ; 2.705  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[11] ; CLOCK_50   ; 2.781  ; 3.004  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_BA[*]     ; CLOCK_50   ; 2.655  ; 2.822  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_BA[0]    ; CLOCK_50   ; 2.898  ; 3.088  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_BA[1]    ; CLOCK_50   ; 2.655  ; 2.822  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_CAS_N     ; CLOCK_50   ; 2.368  ; 2.522  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_CKE       ; CLOCK_50   ; 2.633  ; 2.794  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_CS_N      ; CLOCK_50   ; 3.305  ; 3.504  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_DQ[*]     ; CLOCK_50   ; 2.615  ; 2.780  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[0]    ; CLOCK_50   ; 2.673  ; 2.848  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[1]    ; CLOCK_50   ; 3.630  ; 3.899  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[2]    ; CLOCK_50   ; 3.225  ; 3.408  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[3]    ; CLOCK_50   ; 3.123  ; 3.275  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[4]    ; CLOCK_50   ; 3.292  ; 3.522  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[5]    ; CLOCK_50   ; 3.098  ; 3.264  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[6]    ; CLOCK_50   ; 2.615  ; 2.780  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[7]    ; CLOCK_50   ; 3.493  ; 3.697  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[8]    ; CLOCK_50   ; 3.531  ; 3.751  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[9]    ; CLOCK_50   ; 3.043  ; 3.233  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[10]   ; CLOCK_50   ; 3.687  ; 3.933  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[11]   ; CLOCK_50   ; 3.522  ; 3.731  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[12]   ; CLOCK_50   ; 2.741  ; 2.877  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[13]   ; CLOCK_50   ; 3.440  ; 3.600  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[14]   ; CLOCK_50   ; 3.213  ; 3.400  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[15]   ; CLOCK_50   ; 3.027  ; 3.226  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_DQM[*]    ; CLOCK_50   ; 2.647  ; 2.824  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQM[0]   ; CLOCK_50   ; 2.666  ; 2.843  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQM[1]   ; CLOCK_50   ; 2.647  ; 2.824  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_RAS_N     ; CLOCK_50   ; 2.556  ; 2.718  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_WE_N      ; CLOCK_50   ; 2.724  ; 2.933  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_CLK       ; CLOCK_50   ; -1.611 ;        ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
; DRAM_CLK       ; CLOCK_50   ;        ; -1.582 ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
; GPIO_1_D[*]    ; CLOCK_50   ; 1.305  ;        ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[2] ;
;  GPIO_1_D[14]  ; CLOCK_50   ; 1.305  ;        ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[2] ;
; GPIO_1_D[*]    ; CLOCK_50   ;        ; 1.334  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[2] ;
;  GPIO_1_D[14]  ; CLOCK_50   ;        ; 1.334  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[2] ;
; GPIO_0_D[*]    ; CLOCK_50   ; 1.315  ;        ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
;  GPIO_0_D[0]   ; CLOCK_50   ; 1.315  ;        ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
; GPIO_0_D[*]    ; CLOCK_50   ; 2.513  ; 1.344  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
;  GPIO_0_D[0]   ; CLOCK_50   ;        ; 1.344  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
;  GPIO_0_D[1]   ; CLOCK_50   ; 2.812  ; 2.986  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
;  GPIO_0_D[2]   ; CLOCK_50   ; 2.677  ; 2.836  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
;  GPIO_0_D[3]   ; CLOCK_50   ; 2.513  ; 2.680  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
+----------------+------------+--------+--------+------------+------------------------------------------------+


+---------------------------------------------------------------------------------------------------------+
; Output Enable Times                                                                                     ;
+--------------+------------+-------+-------+------------+------------------------------------------------+
; Data Port    ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                ;
+--------------+------------+-------+-------+------------+------------------------------------------------+
; DRAM_DQ[*]   ; CLOCK_50   ; 2.840 ; 2.839 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[0]  ; CLOCK_50   ; 3.127 ; 3.126 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[1]  ; CLOCK_50   ; 3.127 ; 3.126 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[2]  ; CLOCK_50   ; 3.169 ; 3.155 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[3]  ; CLOCK_50   ; 3.054 ; 3.041 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[4]  ; CLOCK_50   ; 2.840 ; 2.839 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[5]  ; CLOCK_50   ; 3.093 ; 3.092 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[6]  ; CLOCK_50   ; 3.093 ; 3.092 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[7]  ; CLOCK_50   ; 3.242 ; 3.228 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[8]  ; CLOCK_50   ; 2.941 ; 2.927 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[9]  ; CLOCK_50   ; 3.070 ; 3.056 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[10] ; CLOCK_50   ; 3.080 ; 3.066 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[11] ; CLOCK_50   ; 3.080 ; 3.066 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[12] ; CLOCK_50   ; 3.016 ; 3.002 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[13] ; CLOCK_50   ; 3.080 ; 3.066 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[14] ; CLOCK_50   ; 3.080 ; 3.066 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[15] ; CLOCK_50   ; 2.840 ; 2.839 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
+--------------+------------+-------+-------+------------+------------------------------------------------+


+---------------------------------------------------------------------------------------------------------+
; Minimum Output Enable Times                                                                             ;
+--------------+------------+-------+-------+------------+------------------------------------------------+
; Data Port    ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                ;
+--------------+------------+-------+-------+------------+------------------------------------------------+
; DRAM_DQ[*]   ; CLOCK_50   ; 2.519 ; 2.518 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[0]  ; CLOCK_50   ; 2.794 ; 2.793 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[1]  ; CLOCK_50   ; 2.794 ; 2.793 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[2]  ; CLOCK_50   ; 2.825 ; 2.811 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[3]  ; CLOCK_50   ; 2.722 ; 2.709 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[4]  ; CLOCK_50   ; 2.519 ; 2.518 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[5]  ; CLOCK_50   ; 2.761 ; 2.760 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[6]  ; CLOCK_50   ; 2.761 ; 2.760 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[7]  ; CLOCK_50   ; 2.895 ; 2.881 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[8]  ; CLOCK_50   ; 2.606 ; 2.592 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[9]  ; CLOCK_50   ; 2.730 ; 2.716 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[10] ; CLOCK_50   ; 2.739 ; 2.725 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[11] ; CLOCK_50   ; 2.739 ; 2.725 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[12] ; CLOCK_50   ; 2.678 ; 2.664 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[13] ; CLOCK_50   ; 2.739 ; 2.725 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[14] ; CLOCK_50   ; 2.739 ; 2.725 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[15] ; CLOCK_50   ; 2.519 ; 2.518 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
+--------------+------------+-------+-------+------------+------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------+
; Output Disable Times                                                                                            ;
+--------------+------------+-----------+-----------+------------+------------------------------------------------+
; Data Port    ; Clock Port ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference                                ;
+--------------+------------+-----------+-----------+------------+------------------------------------------------+
; DRAM_DQ[*]   ; CLOCK_50   ; 2.991     ; 2.992     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[0]  ; CLOCK_50   ; 3.325     ; 3.326     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[1]  ; CLOCK_50   ; 3.325     ; 3.326     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[2]  ; CLOCK_50   ; 3.351     ; 3.365     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[3]  ; CLOCK_50   ; 3.220     ; 3.233     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[4]  ; CLOCK_50   ; 2.991     ; 2.992     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[5]  ; CLOCK_50   ; 3.269     ; 3.270     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[6]  ; CLOCK_50   ; 3.269     ; 3.270     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[7]  ; CLOCK_50   ; 3.442     ; 3.456     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[8]  ; CLOCK_50   ; 3.083     ; 3.097     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[9]  ; CLOCK_50   ; 3.226     ; 3.240     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[10] ; CLOCK_50   ; 3.238     ; 3.252     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[11] ; CLOCK_50   ; 3.238     ; 3.252     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[12] ; CLOCK_50   ; 3.180     ; 3.194     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[13] ; CLOCK_50   ; 3.238     ; 3.252     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[14] ; CLOCK_50   ; 3.238     ; 3.252     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[15] ; CLOCK_50   ; 2.991     ; 2.992     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
+--------------+------------+-----------+-----------+------------+------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------+
; Minimum Output Disable Times                                                                                    ;
+--------------+------------+-----------+-----------+------------+------------------------------------------------+
; Data Port    ; Clock Port ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference                                ;
+--------------+------------+-----------+-----------+------------+------------------------------------------------+
; DRAM_DQ[*]   ; CLOCK_50   ; 2.663     ; 2.664     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[0]  ; CLOCK_50   ; 2.984     ; 2.985     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[1]  ; CLOCK_50   ; 2.984     ; 2.985     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[2]  ; CLOCK_50   ; 2.999     ; 3.013     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[3]  ; CLOCK_50   ; 2.881     ; 2.894     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[4]  ; CLOCK_50   ; 2.663     ; 2.664     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[5]  ; CLOCK_50   ; 2.930     ; 2.931     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[6]  ; CLOCK_50   ; 2.930     ; 2.931     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[7]  ; CLOCK_50   ; 3.087     ; 3.101     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[8]  ; CLOCK_50   ; 2.742     ; 2.756     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[9]  ; CLOCK_50   ; 2.879     ; 2.893     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[10] ; CLOCK_50   ; 2.891     ; 2.905     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[11] ; CLOCK_50   ; 2.891     ; 2.905     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[12] ; CLOCK_50   ; 2.835     ; 2.849     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[13] ; CLOCK_50   ; 2.891     ; 2.905     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[14] ; CLOCK_50   ; 2.891     ; 2.905     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[15] ; CLOCK_50   ; 2.663     ; 2.664     ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
+--------------+------------+-----------+-----------+------------+------------------------------------------------+


----------------
; MTBF Summary ;
----------------
Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

Number of Synchronizer Chains Found: 54
Shortest Synchronizer Chain: 2 Registers
Fraction of Chains for which MTBFs Could Not be Calculated: 0.000
Worst Case Available Settling Time: 17.210 ns

Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8



+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Synchronizer Summary                                                                                                                                                                                                                                                                                                                                                                  ;
+----------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+-------------------------+
; Source Node                                                                                                                                  ; Synchronization Node                                                                                                                                                                ; Typical MTBF (Years)   ; Included in Design MTBF ;
+----------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+-------------------------+
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|rdptr_g[7]          ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|alt_synch_pipe_pkd:ws_dgrp|dffpipe_od9:dffpipe8|dffe9a[7]  ; Greater than 1 Billion ; Yes                     ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|rdptr_g[0]          ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|alt_synch_pipe_pkd:ws_dgrp|dffpipe_od9:dffpipe8|dffe9a[0]  ; Greater than 1 Billion ; Yes                     ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|rdptr_g[4]          ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|alt_synch_pipe_pkd:ws_dgrp|dffpipe_od9:dffpipe8|dffe9a[4]  ; Greater than 1 Billion ; Yes                     ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ihj1:auto_generated|delayed_wrptr_g[8] ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ihj1:auto_generated|alt_synch_pipe_mkd:rs_dgwp|dffpipe_ld9:dffpipe5|dffe6a[8] ; Greater than 1 Billion ; Yes                     ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|rdptr_g[3]          ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|alt_synch_pipe_pkd:ws_dgrp|dffpipe_od9:dffpipe8|dffe9a[3]  ; Greater than 1 Billion ; Yes                     ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ihj1:auto_generated|delayed_wrptr_g[2] ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ihj1:auto_generated|alt_synch_pipe_mkd:rs_dgwp|dffpipe_ld9:dffpipe5|dffe6a[2] ; Greater than 1 Billion ; Yes                     ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ihj1:auto_generated|delayed_wrptr_g[5] ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ihj1:auto_generated|alt_synch_pipe_mkd:rs_dgwp|dffpipe_ld9:dffpipe5|dffe6a[5] ; Greater than 1 Billion ; Yes                     ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ihj1:auto_generated|delayed_wrptr_g[3] ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ihj1:auto_generated|alt_synch_pipe_mkd:rs_dgwp|dffpipe_ld9:dffpipe5|dffe6a[3] ; Greater than 1 Billion ; Yes                     ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ihj1:auto_generated|delayed_wrptr_g[8] ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ihj1:auto_generated|alt_synch_pipe_mkd:rs_dgwp|dffpipe_ld9:dffpipe5|dffe6a[8] ; Greater than 1 Billion ; Yes                     ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ihj1:auto_generated|delayed_wrptr_g[3] ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ihj1:auto_generated|alt_synch_pipe_mkd:rs_dgwp|dffpipe_ld9:dffpipe5|dffe6a[3] ; Greater than 1 Billion ; Yes                     ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|rdptr_g[4]          ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|alt_synch_pipe_pkd:ws_dgrp|dffpipe_od9:dffpipe8|dffe9a[4]  ; Greater than 1 Billion ; Yes                     ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ihj1:auto_generated|delayed_wrptr_g[0] ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ihj1:auto_generated|alt_synch_pipe_mkd:rs_dgwp|dffpipe_ld9:dffpipe5|dffe6a[0] ; Greater than 1 Billion ; Yes                     ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ihj1:auto_generated|delayed_wrptr_g[0] ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ihj1:auto_generated|alt_synch_pipe_mkd:rs_dgwp|dffpipe_ld9:dffpipe5|dffe6a[0] ; Greater than 1 Billion ; Yes                     ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|rdptr_g[2]          ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|alt_synch_pipe_pkd:ws_dgrp|dffpipe_od9:dffpipe8|dffe9a[2]  ; Greater than 1 Billion ; Yes                     ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|rdptr_g[0]          ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|alt_synch_pipe_pkd:ws_dgrp|dffpipe_od9:dffpipe8|dffe9a[0]  ; Greater than 1 Billion ; Yes                     ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ihj1:auto_generated|delayed_wrptr_g[5] ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ihj1:auto_generated|alt_synch_pipe_mkd:rs_dgwp|dffpipe_ld9:dffpipe5|dffe6a[5] ; Greater than 1 Billion ; Yes                     ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|rdptr_g[5]          ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|alt_synch_pipe_pkd:ws_dgrp|dffpipe_od9:dffpipe8|dffe9a[5]  ; Greater than 1 Billion ; Yes                     ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ihj1:auto_generated|delayed_wrptr_g[4] ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ihj1:auto_generated|alt_synch_pipe_mkd:rs_dgwp|dffpipe_ld9:dffpipe5|dffe6a[4] ; Greater than 1 Billion ; Yes                     ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|rdptr_g[2]          ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|alt_synch_pipe_pkd:ws_dgrp|dffpipe_od9:dffpipe8|dffe9a[2]  ; Greater than 1 Billion ; Yes                     ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|rdptr_g[6]          ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|alt_synch_pipe_pkd:ws_dgrp|dffpipe_od9:dffpipe8|dffe9a[6]  ; Greater than 1 Billion ; Yes                     ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ihj1:auto_generated|delayed_wrptr_g[7] ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ihj1:auto_generated|alt_synch_pipe_mkd:rs_dgwp|dffpipe_ld9:dffpipe5|dffe6a[7] ; Greater than 1 Billion ; Yes                     ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ihj1:auto_generated|delayed_wrptr_g[6] ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ihj1:auto_generated|alt_synch_pipe_mkd:rs_dgwp|dffpipe_ld9:dffpipe5|dffe6a[6] ; Greater than 1 Billion ; Yes                     ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|rdptr_g[8]          ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|alt_synch_pipe_pkd:ws_dgrp|dffpipe_od9:dffpipe8|dffe9a[8]  ; Greater than 1 Billion ; Yes                     ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|rdptr_g[6]          ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|alt_synch_pipe_pkd:ws_dgrp|dffpipe_od9:dffpipe8|dffe9a[6]  ; Greater than 1 Billion ; Yes                     ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ihj1:auto_generated|delayed_wrptr_g[6] ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ihj1:auto_generated|alt_synch_pipe_mkd:rs_dgwp|dffpipe_ld9:dffpipe5|dffe6a[6] ; Greater than 1 Billion ; Yes                     ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|rdptr_g[5]          ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|alt_synch_pipe_pkd:ws_dgrp|dffpipe_od9:dffpipe8|dffe9a[5]  ; Greater than 1 Billion ; Yes                     ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|rdptr_g[7]          ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|alt_synch_pipe_pkd:ws_dgrp|dffpipe_od9:dffpipe8|dffe9a[7]  ; Greater than 1 Billion ; Yes                     ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ihj1:auto_generated|delayed_wrptr_g[7] ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ihj1:auto_generated|alt_synch_pipe_mkd:rs_dgwp|dffpipe_ld9:dffpipe5|dffe6a[7] ; Greater than 1 Billion ; Yes                     ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ihj1:auto_generated|delayed_wrptr_g[1] ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ihj1:auto_generated|alt_synch_pipe_mkd:rs_dgwp|dffpipe_ld9:dffpipe5|dffe6a[1] ; Greater than 1 Billion ; Yes                     ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|rdptr_g[8]          ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|alt_synch_pipe_pkd:ws_dgrp|dffpipe_od9:dffpipe8|dffe9a[8]  ; Greater than 1 Billion ; Yes                     ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|rdptr_g[3]          ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|alt_synch_pipe_pkd:ws_dgrp|dffpipe_od9:dffpipe8|dffe9a[3]  ; Greater than 1 Billion ; Yes                     ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|rdptr_g[1]          ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|alt_synch_pipe_pkd:ws_dgrp|dffpipe_od9:dffpipe8|dffe9a[1]  ; Greater than 1 Billion ; Yes                     ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ihj1:auto_generated|delayed_wrptr_g[2] ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ihj1:auto_generated|alt_synch_pipe_mkd:rs_dgwp|dffpipe_ld9:dffpipe5|dffe6a[2] ; Greater than 1 Billion ; Yes                     ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ihj1:auto_generated|delayed_wrptr_g[4] ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ihj1:auto_generated|alt_synch_pipe_mkd:rs_dgwp|dffpipe_ld9:dffpipe5|dffe6a[4] ; Greater than 1 Billion ; Yes                     ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|rdptr_g[1]          ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|alt_synch_pipe_pkd:ws_dgrp|dffpipe_od9:dffpipe8|dffe9a[1]  ; Greater than 1 Billion ; Yes                     ;
; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ihj1:auto_generated|delayed_wrptr_g[1] ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ihj1:auto_generated|alt_synch_pipe_mkd:rs_dgwp|dffpipe_ld9:dffpipe5|dffe6a[1] ; Greater than 1 Billion ; Yes                     ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|delayed_wrptr_g[2]  ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|alt_synch_pipe_okd:rs_dgwp|dffpipe_nd9:dffpipe5|dffe6a[2]  ; Greater than 1 Billion ; Yes                     ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|delayed_wrptr_g[0]  ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|alt_synch_pipe_okd:rs_dgwp|dffpipe_nd9:dffpipe5|dffe6a[0]  ; Greater than 1 Billion ; Yes                     ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|delayed_wrptr_g[5]  ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|alt_synch_pipe_okd:rs_dgwp|dffpipe_nd9:dffpipe5|dffe6a[5]  ; Greater than 1 Billion ; Yes                     ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|delayed_wrptr_g[5]  ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|alt_synch_pipe_okd:rs_dgwp|dffpipe_nd9:dffpipe5|dffe6a[5]  ; Greater than 1 Billion ; Yes                     ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|delayed_wrptr_g[6]  ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|alt_synch_pipe_okd:rs_dgwp|dffpipe_nd9:dffpipe5|dffe6a[6]  ; Greater than 1 Billion ; Yes                     ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|delayed_wrptr_g[2]  ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|alt_synch_pipe_okd:rs_dgwp|dffpipe_nd9:dffpipe5|dffe6a[2]  ; Greater than 1 Billion ; Yes                     ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|delayed_wrptr_g[8]  ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|alt_synch_pipe_okd:rs_dgwp|dffpipe_nd9:dffpipe5|dffe6a[8]  ; Greater than 1 Billion ; Yes                     ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|delayed_wrptr_g[4]  ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|alt_synch_pipe_okd:rs_dgwp|dffpipe_nd9:dffpipe5|dffe6a[4]  ; Greater than 1 Billion ; Yes                     ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|delayed_wrptr_g[3]  ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|alt_synch_pipe_okd:rs_dgwp|dffpipe_nd9:dffpipe5|dffe6a[3]  ; Greater than 1 Billion ; Yes                     ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|delayed_wrptr_g[6]  ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|alt_synch_pipe_okd:rs_dgwp|dffpipe_nd9:dffpipe5|dffe6a[6]  ; Greater than 1 Billion ; Yes                     ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|delayed_wrptr_g[3]  ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|alt_synch_pipe_okd:rs_dgwp|dffpipe_nd9:dffpipe5|dffe6a[3]  ; Greater than 1 Billion ; Yes                     ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|delayed_wrptr_g[8]  ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|alt_synch_pipe_okd:rs_dgwp|dffpipe_nd9:dffpipe5|dffe6a[8]  ; Greater than 1 Billion ; Yes                     ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|delayed_wrptr_g[7]  ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|alt_synch_pipe_okd:rs_dgwp|dffpipe_nd9:dffpipe5|dffe6a[7]  ; Greater than 1 Billion ; Yes                     ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|delayed_wrptr_g[0]  ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|alt_synch_pipe_okd:rs_dgwp|dffpipe_nd9:dffpipe5|dffe6a[0]  ; Greater than 1 Billion ; Yes                     ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|delayed_wrptr_g[4]  ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|alt_synch_pipe_okd:rs_dgwp|dffpipe_nd9:dffpipe5|dffe6a[4]  ; Greater than 1 Billion ; Yes                     ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|delayed_wrptr_g[1]  ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|alt_synch_pipe_okd:rs_dgwp|dffpipe_nd9:dffpipe5|dffe6a[1]  ; Greater than 1 Billion ; Yes                     ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|delayed_wrptr_g[7]  ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|alt_synch_pipe_okd:rs_dgwp|dffpipe_nd9:dffpipe5|dffe6a[7]  ; Greater than 1 Billion ; Yes                     ;
; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|delayed_wrptr_g[1]  ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|alt_synch_pipe_okd:rs_dgwp|dffpipe_nd9:dffpipe5|dffe6a[1]  ; Greater than 1 Billion ; Yes                     ;
+----------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+-------------------------+


Synchronizer Chain #1: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                              ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|rdptr_g[7]                                                ;
; Synchronization Node    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|alt_synch_pipe_pkd:ws_dgrp|dffpipe_od9:dffpipe8|dffe9a[7] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                             ;
; Included in Design MTBF ; Yes                                                                                                                                                                                ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                     ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                             ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                 ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                         ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                         ; 17.210                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                            ; 5                      ;              ;                  ;              ;
; Source Clock                                                                                                                                                                         ;                        ;              ;                  ;              ;
;  u6|altpll_component|auto_generated|pll1|clk[4]                                                                                                                                      ;                        ; 25.000       ; 40.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                ;                        ;              ;                  ;              ;
;  u6|altpll_component|auto_generated|pll1|clk[0]                                                                                                                                      ;                        ; 10.000       ; 100.0 MHz        ;              ;
; Asynchronous Source                                                                                                                                                                  ;                        ;              ;                  ;              ;
;  Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|rdptr_g[7]                                                 ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                            ;                        ;              ;                  ;              ;
;  Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|alt_synch_pipe_pkd:ws_dgrp|dffpipe_od9:dffpipe8|dffe9a[7]  ;                        ;              ;                  ; 9.380        ;
;  Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|alt_synch_pipe_pkd:ws_dgrp|dffpipe_od9:dffpipe8|dffe10a[7] ;                        ;              ;                  ; 7.830        ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #2: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                              ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|rdptr_g[0]                                                ;
; Synchronization Node    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|alt_synch_pipe_pkd:ws_dgrp|dffpipe_od9:dffpipe8|dffe9a[0] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                             ;
; Included in Design MTBF ; Yes                                                                                                                                                                                ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                     ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                             ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                 ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                         ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                         ; 17.253                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                            ; 5                      ;              ;                  ;              ;
; Source Clock                                                                                                                                                                         ;                        ;              ;                  ;              ;
;  u6|altpll_component|auto_generated|pll1|clk[4]                                                                                                                                      ;                        ; 25.000       ; 40.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                ;                        ;              ;                  ;              ;
;  u6|altpll_component|auto_generated|pll1|clk[0]                                                                                                                                      ;                        ; 10.000       ; 100.0 MHz        ;              ;
; Asynchronous Source                                                                                                                                                                  ;                        ;              ;                  ;              ;
;  Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|rdptr_g[0]                                                 ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                            ;                        ;              ;                  ;              ;
;  Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|alt_synch_pipe_pkd:ws_dgrp|dffpipe_od9:dffpipe8|dffe9a[0]  ;                        ;              ;                  ; 9.427        ;
;  Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|alt_synch_pipe_pkd:ws_dgrp|dffpipe_od9:dffpipe8|dffe10a[0] ;                        ;              ;                  ; 7.826        ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #3: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                              ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|rdptr_g[4]                                                ;
; Synchronization Node    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|alt_synch_pipe_pkd:ws_dgrp|dffpipe_od9:dffpipe8|dffe9a[4] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                             ;
; Included in Design MTBF ; Yes                                                                                                                                                                                ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                     ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                             ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                 ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                         ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                         ; 17.359                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                            ; 5                      ;              ;                  ;              ;
; Source Clock                                                                                                                                                                         ;                        ;              ;                  ;              ;
;  u6|altpll_component|auto_generated|pll1|clk[4]                                                                                                                                      ;                        ; 25.000       ; 40.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                ;                        ;              ;                  ;              ;
;  u6|altpll_component|auto_generated|pll1|clk[0]                                                                                                                                      ;                        ; 10.000       ; 100.0 MHz        ;              ;
; Asynchronous Source                                                                                                                                                                  ;                        ;              ;                  ;              ;
;  Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|rdptr_g[4]                                                 ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                            ;                        ;              ;                  ;              ;
;  Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|alt_synch_pipe_pkd:ws_dgrp|dffpipe_od9:dffpipe8|dffe9a[4]  ;                        ;              ;                  ; 9.295        ;
;  Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|alt_synch_pipe_pkd:ws_dgrp|dffpipe_od9:dffpipe8|dffe10a[4] ;                        ;              ;                  ; 8.064        ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #4: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                 ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                               ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ihj1:auto_generated|delayed_wrptr_g[8]                                        ;
; Synchronization Node    ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ihj1:auto_generated|alt_synch_pipe_mkd:rs_dgwp|dffpipe_ld9:dffpipe5|dffe6a[8] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                              ;
; Included in Design MTBF ; Yes                                                                                                                                                                                 ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                     ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                             ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                 ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                         ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                         ; 17.452                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                            ; 12.5                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                         ;                        ;              ;                  ;              ;
;  Unknown                                                                                                                                                                             ;                        ;              ;                  ;              ;
; Synchronization Clock                                                                                                                                                                ;                        ;              ;                  ;              ;
;  u6|altpll_component|auto_generated|pll1|clk[0]                                                                                                                                      ;                        ; 10.000       ; 100.0 MHz        ;              ;
; Asynchronous Source                                                                                                                                                                  ;                        ;              ;                  ;              ;
;  Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ihj1:auto_generated|delayed_wrptr_g[8]                                        ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                            ;                        ;              ;                  ;              ;
;  Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ihj1:auto_generated|alt_synch_pipe_mkd:rs_dgwp|dffpipe_ld9:dffpipe5|dffe6a[8] ;                        ;              ;                  ; 9.117        ;
;  Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ihj1:auto_generated|alt_synch_pipe_mkd:rs_dgwp|dffpipe_ld9:dffpipe5|dffe7a[8] ;                        ;              ;                  ; 8.335        ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #5: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                              ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|rdptr_g[3]                                                ;
; Synchronization Node    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|alt_synch_pipe_pkd:ws_dgrp|dffpipe_od9:dffpipe8|dffe9a[3] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                             ;
; Included in Design MTBF ; Yes                                                                                                                                                                                ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                     ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                             ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                 ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                         ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                         ; 17.479                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                            ; 5                      ;              ;                  ;              ;
; Source Clock                                                                                                                                                                         ;                        ;              ;                  ;              ;
;  u6|altpll_component|auto_generated|pll1|clk[4]                                                                                                                                      ;                        ; 25.000       ; 40.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                ;                        ;              ;                  ;              ;
;  u6|altpll_component|auto_generated|pll1|clk[0]                                                                                                                                      ;                        ; 10.000       ; 100.0 MHz        ;              ;
; Asynchronous Source                                                                                                                                                                  ;                        ;              ;                  ;              ;
;  Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|rdptr_g[3]                                                 ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                            ;                        ;              ;                  ;              ;
;  Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|alt_synch_pipe_pkd:ws_dgrp|dffpipe_od9:dffpipe8|dffe9a[3]  ;                        ;              ;                  ; 9.244        ;
;  Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|alt_synch_pipe_pkd:ws_dgrp|dffpipe_od9:dffpipe8|dffe10a[3] ;                        ;              ;                  ; 8.235        ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #6: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                 ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                               ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ihj1:auto_generated|delayed_wrptr_g[2]                                        ;
; Synchronization Node    ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ihj1:auto_generated|alt_synch_pipe_mkd:rs_dgwp|dffpipe_ld9:dffpipe5|dffe6a[2] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                              ;
; Included in Design MTBF ; Yes                                                                                                                                                                                 ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                     ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                             ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                 ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                         ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                         ; 17.586                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                            ; 12.5                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                         ;                        ;              ;                  ;              ;
;  Unknown                                                                                                                                                                             ;                        ;              ;                  ;              ;
; Synchronization Clock                                                                                                                                                                ;                        ;              ;                  ;              ;
;  u6|altpll_component|auto_generated|pll1|clk[0]                                                                                                                                      ;                        ; 10.000       ; 100.0 MHz        ;              ;
; Asynchronous Source                                                                                                                                                                  ;                        ;              ;                  ;              ;
;  Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ihj1:auto_generated|delayed_wrptr_g[2]                                        ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                            ;                        ;              ;                  ;              ;
;  Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ihj1:auto_generated|alt_synch_pipe_mkd:rs_dgwp|dffpipe_ld9:dffpipe5|dffe6a[2] ;                        ;              ;                  ; 9.422        ;
;  Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ihj1:auto_generated|alt_synch_pipe_mkd:rs_dgwp|dffpipe_ld9:dffpipe5|dffe7a[2] ;                        ;              ;                  ; 8.164        ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #7: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                 ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                               ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ihj1:auto_generated|delayed_wrptr_g[5]                                        ;
; Synchronization Node    ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ihj1:auto_generated|alt_synch_pipe_mkd:rs_dgwp|dffpipe_ld9:dffpipe5|dffe6a[5] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                              ;
; Included in Design MTBF ; Yes                                                                                                                                                                                 ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                     ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                             ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                 ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                         ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                         ; 17.649                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                            ; 12.5                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                         ;                        ;              ;                  ;              ;
;  Unknown                                                                                                                                                                             ;                        ;              ;                  ;              ;
; Synchronization Clock                                                                                                                                                                ;                        ;              ;                  ;              ;
;  u6|altpll_component|auto_generated|pll1|clk[0]                                                                                                                                      ;                        ; 10.000       ; 100.0 MHz        ;              ;
; Asynchronous Source                                                                                                                                                                  ;                        ;              ;                  ;              ;
;  Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ihj1:auto_generated|delayed_wrptr_g[5]                                        ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                            ;                        ;              ;                  ;              ;
;  Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ihj1:auto_generated|alt_synch_pipe_mkd:rs_dgwp|dffpipe_ld9:dffpipe5|dffe6a[5] ;                        ;              ;                  ; 9.457        ;
;  Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ihj1:auto_generated|alt_synch_pipe_mkd:rs_dgwp|dffpipe_ld9:dffpipe5|dffe7a[5] ;                        ;              ;                  ; 8.192        ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #8: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                 ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                               ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ihj1:auto_generated|delayed_wrptr_g[3]                                        ;
; Synchronization Node    ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ihj1:auto_generated|alt_synch_pipe_mkd:rs_dgwp|dffpipe_ld9:dffpipe5|dffe6a[3] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                              ;
; Included in Design MTBF ; Yes                                                                                                                                                                                 ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                     ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                             ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                 ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                         ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                         ; 17.655                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                            ; 12.5                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                         ;                        ;              ;                  ;              ;
;  Unknown                                                                                                                                                                             ;                        ;              ;                  ;              ;
; Synchronization Clock                                                                                                                                                                ;                        ;              ;                  ;              ;
;  u6|altpll_component|auto_generated|pll1|clk[0]                                                                                                                                      ;                        ; 10.000       ; 100.0 MHz        ;              ;
; Asynchronous Source                                                                                                                                                                  ;                        ;              ;                  ;              ;
;  Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ihj1:auto_generated|delayed_wrptr_g[3]                                        ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                            ;                        ;              ;                  ;              ;
;  Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ihj1:auto_generated|alt_synch_pipe_mkd:rs_dgwp|dffpipe_ld9:dffpipe5|dffe6a[3] ;                        ;              ;                  ; 9.458        ;
;  Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ihj1:auto_generated|alt_synch_pipe_mkd:rs_dgwp|dffpipe_ld9:dffpipe5|dffe7a[3] ;                        ;              ;                  ; 8.197        ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #9: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                 ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                               ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ihj1:auto_generated|delayed_wrptr_g[8]                                        ;
; Synchronization Node    ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ihj1:auto_generated|alt_synch_pipe_mkd:rs_dgwp|dffpipe_ld9:dffpipe5|dffe6a[8] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                              ;
; Included in Design MTBF ; Yes                                                                                                                                                                                 ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                     ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                             ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                 ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                         ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                         ; 17.662                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                            ; 12.5                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                         ;                        ;              ;                  ;              ;
;  Unknown                                                                                                                                                                             ;                        ;              ;                  ;              ;
; Synchronization Clock                                                                                                                                                                ;                        ;              ;                  ;              ;
;  u6|altpll_component|auto_generated|pll1|clk[0]                                                                                                                                      ;                        ; 10.000       ; 100.0 MHz        ;              ;
; Asynchronous Source                                                                                                                                                                  ;                        ;              ;                  ;              ;
;  Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ihj1:auto_generated|delayed_wrptr_g[8]                                        ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                            ;                        ;              ;                  ;              ;
;  Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ihj1:auto_generated|alt_synch_pipe_mkd:rs_dgwp|dffpipe_ld9:dffpipe5|dffe6a[8] ;                        ;              ;                  ; 9.312        ;
;  Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ihj1:auto_generated|alt_synch_pipe_mkd:rs_dgwp|dffpipe_ld9:dffpipe5|dffe7a[8] ;                        ;              ;                  ; 8.350        ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #10: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                 ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                               ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ihj1:auto_generated|delayed_wrptr_g[3]                                        ;
; Synchronization Node    ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ihj1:auto_generated|alt_synch_pipe_mkd:rs_dgwp|dffpipe_ld9:dffpipe5|dffe6a[3] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                              ;
; Included in Design MTBF ; Yes                                                                                                                                                                                 ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                     ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                             ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                 ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                         ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                         ; 17.667                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                            ; 12.5                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                         ;                        ;              ;                  ;              ;
;  Unknown                                                                                                                                                                             ;                        ;              ;                  ;              ;
; Synchronization Clock                                                                                                                                                                ;                        ;              ;                  ;              ;
;  u6|altpll_component|auto_generated|pll1|clk[0]                                                                                                                                      ;                        ; 10.000       ; 100.0 MHz        ;              ;
; Asynchronous Source                                                                                                                                                                  ;                        ;              ;                  ;              ;
;  Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ihj1:auto_generated|delayed_wrptr_g[3]                                        ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                            ;                        ;              ;                  ;              ;
;  Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ihj1:auto_generated|alt_synch_pipe_mkd:rs_dgwp|dffpipe_ld9:dffpipe5|dffe6a[3] ;                        ;              ;                  ; 9.067        ;
;  Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ihj1:auto_generated|alt_synch_pipe_mkd:rs_dgwp|dffpipe_ld9:dffpipe5|dffe7a[3] ;                        ;              ;                  ; 8.600        ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #11: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                              ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|rdptr_g[4]                                                ;
; Synchronization Node    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|alt_synch_pipe_pkd:ws_dgrp|dffpipe_od9:dffpipe8|dffe9a[4] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                             ;
; Included in Design MTBF ; Yes                                                                                                                                                                                ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                     ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                             ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                 ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                         ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                         ; 17.673                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                            ; 5                      ;              ;                  ;              ;
; Source Clock                                                                                                                                                                         ;                        ;              ;                  ;              ;
;  u6|altpll_component|auto_generated|pll1|clk[4]                                                                                                                                      ;                        ; 25.000       ; 40.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                ;                        ;              ;                  ;              ;
;  u6|altpll_component|auto_generated|pll1|clk[0]                                                                                                                                      ;                        ; 10.000       ; 100.0 MHz        ;              ;
; Asynchronous Source                                                                                                                                                                  ;                        ;              ;                  ;              ;
;  Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|rdptr_g[4]                                                 ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                            ;                        ;              ;                  ;              ;
;  Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|alt_synch_pipe_pkd:ws_dgrp|dffpipe_od9:dffpipe8|dffe9a[4]  ;                        ;              ;                  ; 9.463        ;
;  Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|alt_synch_pipe_pkd:ws_dgrp|dffpipe_od9:dffpipe8|dffe10a[4] ;                        ;              ;                  ; 8.210        ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #12: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                 ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                               ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ihj1:auto_generated|delayed_wrptr_g[0]                                        ;
; Synchronization Node    ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ihj1:auto_generated|alt_synch_pipe_mkd:rs_dgwp|dffpipe_ld9:dffpipe5|dffe6a[0] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                              ;
; Included in Design MTBF ; Yes                                                                                                                                                                                 ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                     ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                             ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                 ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                         ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                         ; 17.688                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                            ; 12.5                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                         ;                        ;              ;                  ;              ;
;  Unknown                                                                                                                                                                             ;                        ;              ;                  ;              ;
; Synchronization Clock                                                                                                                                                                ;                        ;              ;                  ;              ;
;  u6|altpll_component|auto_generated|pll1|clk[0]                                                                                                                                      ;                        ; 10.000       ; 100.0 MHz        ;              ;
; Asynchronous Source                                                                                                                                                                  ;                        ;              ;                  ;              ;
;  Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ihj1:auto_generated|delayed_wrptr_g[0]                                        ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                            ;                        ;              ;                  ;              ;
;  Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ihj1:auto_generated|alt_synch_pipe_mkd:rs_dgwp|dffpipe_ld9:dffpipe5|dffe6a[0] ;                        ;              ;                  ; 9.516        ;
;  Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ihj1:auto_generated|alt_synch_pipe_mkd:rs_dgwp|dffpipe_ld9:dffpipe5|dffe7a[0] ;                        ;              ;                  ; 8.172        ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #13: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                 ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                               ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ihj1:auto_generated|delayed_wrptr_g[0]                                        ;
; Synchronization Node    ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ihj1:auto_generated|alt_synch_pipe_mkd:rs_dgwp|dffpipe_ld9:dffpipe5|dffe6a[0] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                              ;
; Included in Design MTBF ; Yes                                                                                                                                                                                 ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                     ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                             ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                 ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                         ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                         ; 17.698                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                            ; 12.5                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                         ;                        ;              ;                  ;              ;
;  Unknown                                                                                                                                                                             ;                        ;              ;                  ;              ;
; Synchronization Clock                                                                                                                                                                ;                        ;              ;                  ;              ;
;  u6|altpll_component|auto_generated|pll1|clk[0]                                                                                                                                      ;                        ; 10.000       ; 100.0 MHz        ;              ;
; Asynchronous Source                                                                                                                                                                  ;                        ;              ;                  ;              ;
;  Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ihj1:auto_generated|delayed_wrptr_g[0]                                        ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                            ;                        ;              ;                  ;              ;
;  Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ihj1:auto_generated|alt_synch_pipe_mkd:rs_dgwp|dffpipe_ld9:dffpipe5|dffe6a[0] ;                        ;              ;                  ; 9.122        ;
;  Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ihj1:auto_generated|alt_synch_pipe_mkd:rs_dgwp|dffpipe_ld9:dffpipe5|dffe7a[0] ;                        ;              ;                  ; 8.576        ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #14: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                              ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|rdptr_g[2]                                                ;
; Synchronization Node    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|alt_synch_pipe_pkd:ws_dgrp|dffpipe_od9:dffpipe8|dffe9a[2] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                             ;
; Included in Design MTBF ; Yes                                                                                                                                                                                ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                     ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                             ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                 ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                         ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                         ; 17.699                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                            ; 5                      ;              ;                  ;              ;
; Source Clock                                                                                                                                                                         ;                        ;              ;                  ;              ;
;  u6|altpll_component|auto_generated|pll1|clk[4]                                                                                                                                      ;                        ; 25.000       ; 40.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                ;                        ;              ;                  ;              ;
;  u6|altpll_component|auto_generated|pll1|clk[0]                                                                                                                                      ;                        ; 10.000       ; 100.0 MHz        ;              ;
; Asynchronous Source                                                                                                                                                                  ;                        ;              ;                  ;              ;
;  Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|rdptr_g[2]                                                 ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                            ;                        ;              ;                  ;              ;
;  Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|alt_synch_pipe_pkd:ws_dgrp|dffpipe_od9:dffpipe8|dffe9a[2]  ;                        ;              ;                  ; 9.574        ;
;  Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|alt_synch_pipe_pkd:ws_dgrp|dffpipe_od9:dffpipe8|dffe10a[2] ;                        ;              ;                  ; 8.125        ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #15: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                              ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|rdptr_g[0]                                                ;
; Synchronization Node    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|alt_synch_pipe_pkd:ws_dgrp|dffpipe_od9:dffpipe8|dffe9a[0] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                             ;
; Included in Design MTBF ; Yes                                                                                                                                                                                ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                     ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                             ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                 ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                         ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                         ; 17.704                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                            ; 5                      ;              ;                  ;              ;
; Source Clock                                                                                                                                                                         ;                        ;              ;                  ;              ;
;  u6|altpll_component|auto_generated|pll1|clk[4]                                                                                                                                      ;                        ; 25.000       ; 40.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                ;                        ;              ;                  ;              ;
;  u6|altpll_component|auto_generated|pll1|clk[0]                                                                                                                                      ;                        ; 10.000       ; 100.0 MHz        ;              ;
; Asynchronous Source                                                                                                                                                                  ;                        ;              ;                  ;              ;
;  Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|rdptr_g[0]                                                 ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                            ;                        ;              ;                  ;              ;
;  Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|alt_synch_pipe_pkd:ws_dgrp|dffpipe_od9:dffpipe8|dffe9a[0]  ;                        ;              ;                  ; 9.496        ;
;  Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|alt_synch_pipe_pkd:ws_dgrp|dffpipe_od9:dffpipe8|dffe10a[0] ;                        ;              ;                  ; 8.208        ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #16: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                 ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                               ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ihj1:auto_generated|delayed_wrptr_g[5]                                        ;
; Synchronization Node    ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ihj1:auto_generated|alt_synch_pipe_mkd:rs_dgwp|dffpipe_ld9:dffpipe5|dffe6a[5] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                              ;
; Included in Design MTBF ; Yes                                                                                                                                                                                 ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                     ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                             ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                 ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                         ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                         ; 17.705                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                            ; 12.5                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                         ;                        ;              ;                  ;              ;
;  Unknown                                                                                                                                                                             ;                        ;              ;                  ;              ;
; Synchronization Clock                                                                                                                                                                ;                        ;              ;                  ;              ;
;  u6|altpll_component|auto_generated|pll1|clk[0]                                                                                                                                      ;                        ; 10.000       ; 100.0 MHz        ;              ;
; Asynchronous Source                                                                                                                                                                  ;                        ;              ;                  ;              ;
;  Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ihj1:auto_generated|delayed_wrptr_g[5]                                        ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                            ;                        ;              ;                  ;              ;
;  Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ihj1:auto_generated|alt_synch_pipe_mkd:rs_dgwp|dffpipe_ld9:dffpipe5|dffe6a[5] ;                        ;              ;                  ; 9.343        ;
;  Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ihj1:auto_generated|alt_synch_pipe_mkd:rs_dgwp|dffpipe_ld9:dffpipe5|dffe7a[5] ;                        ;              ;                  ; 8.362        ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #17: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                              ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|rdptr_g[5]                                                ;
; Synchronization Node    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|alt_synch_pipe_pkd:ws_dgrp|dffpipe_od9:dffpipe8|dffe9a[5] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                             ;
; Included in Design MTBF ; Yes                                                                                                                                                                                ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                     ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                             ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                 ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                         ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                         ; 17.715                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                            ; 5                      ;              ;                  ;              ;
; Source Clock                                                                                                                                                                         ;                        ;              ;                  ;              ;
;  u6|altpll_component|auto_generated|pll1|clk[4]                                                                                                                                      ;                        ; 25.000       ; 40.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                ;                        ;              ;                  ;              ;
;  u6|altpll_component|auto_generated|pll1|clk[0]                                                                                                                                      ;                        ; 10.000       ; 100.0 MHz        ;              ;
; Asynchronous Source                                                                                                                                                                  ;                        ;              ;                  ;              ;
;  Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|rdptr_g[5]                                                 ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                            ;                        ;              ;                  ;              ;
;  Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|alt_synch_pipe_pkd:ws_dgrp|dffpipe_od9:dffpipe8|dffe9a[5]  ;                        ;              ;                  ; 9.398        ;
;  Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|alt_synch_pipe_pkd:ws_dgrp|dffpipe_od9:dffpipe8|dffe10a[5] ;                        ;              ;                  ; 8.317        ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #18: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                 ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                               ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ihj1:auto_generated|delayed_wrptr_g[4]                                        ;
; Synchronization Node    ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ihj1:auto_generated|alt_synch_pipe_mkd:rs_dgwp|dffpipe_ld9:dffpipe5|dffe6a[4] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                              ;
; Included in Design MTBF ; Yes                                                                                                                                                                                 ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                     ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                             ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                 ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                         ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                         ; 17.748                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                            ; 12.5                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                         ;                        ;              ;                  ;              ;
;  Unknown                                                                                                                                                                             ;                        ;              ;                  ;              ;
; Synchronization Clock                                                                                                                                                                ;                        ;              ;                  ;              ;
;  u6|altpll_component|auto_generated|pll1|clk[0]                                                                                                                                      ;                        ; 10.000       ; 100.0 MHz        ;              ;
; Asynchronous Source                                                                                                                                                                  ;                        ;              ;                  ;              ;
;  Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ihj1:auto_generated|delayed_wrptr_g[4]                                        ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                            ;                        ;              ;                  ;              ;
;  Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ihj1:auto_generated|alt_synch_pipe_mkd:rs_dgwp|dffpipe_ld9:dffpipe5|dffe6a[4] ;                        ;              ;                  ; 9.499        ;
;  Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ihj1:auto_generated|alt_synch_pipe_mkd:rs_dgwp|dffpipe_ld9:dffpipe5|dffe7a[4] ;                        ;              ;                  ; 8.249        ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #19: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                              ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|rdptr_g[2]                                                ;
; Synchronization Node    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|alt_synch_pipe_pkd:ws_dgrp|dffpipe_od9:dffpipe8|dffe9a[2] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                             ;
; Included in Design MTBF ; Yes                                                                                                                                                                                ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                     ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                             ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                 ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                         ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                         ; 17.773                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                            ; 5                      ;              ;                  ;              ;
; Source Clock                                                                                                                                                                         ;                        ;              ;                  ;              ;
;  u6|altpll_component|auto_generated|pll1|clk[4]                                                                                                                                      ;                        ; 25.000       ; 40.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                ;                        ;              ;                  ;              ;
;  u6|altpll_component|auto_generated|pll1|clk[0]                                                                                                                                      ;                        ; 10.000       ; 100.0 MHz        ;              ;
; Asynchronous Source                                                                                                                                                                  ;                        ;              ;                  ;              ;
;  Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|rdptr_g[2]                                                 ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                            ;                        ;              ;                  ;              ;
;  Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|alt_synch_pipe_pkd:ws_dgrp|dffpipe_od9:dffpipe8|dffe9a[2]  ;                        ;              ;                  ; 9.484        ;
;  Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|alt_synch_pipe_pkd:ws_dgrp|dffpipe_od9:dffpipe8|dffe10a[2] ;                        ;              ;                  ; 8.289        ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #20: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                              ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|rdptr_g[6]                                                ;
; Synchronization Node    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|alt_synch_pipe_pkd:ws_dgrp|dffpipe_od9:dffpipe8|dffe9a[6] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                             ;
; Included in Design MTBF ; Yes                                                                                                                                                                                ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                     ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                             ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                 ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                         ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                         ; 17.775                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                            ; 5                      ;              ;                  ;              ;
; Source Clock                                                                                                                                                                         ;                        ;              ;                  ;              ;
;  u6|altpll_component|auto_generated|pll1|clk[4]                                                                                                                                      ;                        ; 25.000       ; 40.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                ;                        ;              ;                  ;              ;
;  u6|altpll_component|auto_generated|pll1|clk[0]                                                                                                                                      ;                        ; 10.000       ; 100.0 MHz        ;              ;
; Asynchronous Source                                                                                                                                                                  ;                        ;              ;                  ;              ;
;  Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|rdptr_g[6]                                                 ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                            ;                        ;              ;                  ;              ;
;  Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|alt_synch_pipe_pkd:ws_dgrp|dffpipe_od9:dffpipe8|dffe9a[6]  ;                        ;              ;                  ; 9.383        ;
;  Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|alt_synch_pipe_pkd:ws_dgrp|dffpipe_od9:dffpipe8|dffe10a[6] ;                        ;              ;                  ; 8.392        ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #21: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                 ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                               ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ihj1:auto_generated|delayed_wrptr_g[7]                                        ;
; Synchronization Node    ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ihj1:auto_generated|alt_synch_pipe_mkd:rs_dgwp|dffpipe_ld9:dffpipe5|dffe6a[7] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                              ;
; Included in Design MTBF ; Yes                                                                                                                                                                                 ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                     ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                             ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                 ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                         ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                         ; 17.775                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                            ; 12.5                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                         ;                        ;              ;                  ;              ;
;  Unknown                                                                                                                                                                             ;                        ;              ;                  ;              ;
; Synchronization Clock                                                                                                                                                                ;                        ;              ;                  ;              ;
;  u6|altpll_component|auto_generated|pll1|clk[0]                                                                                                                                      ;                        ; 10.000       ; 100.0 MHz        ;              ;
; Asynchronous Source                                                                                                                                                                  ;                        ;              ;                  ;              ;
;  Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ihj1:auto_generated|delayed_wrptr_g[7]                                        ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                            ;                        ;              ;                  ;              ;
;  Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ihj1:auto_generated|alt_synch_pipe_mkd:rs_dgwp|dffpipe_ld9:dffpipe5|dffe6a[7] ;                        ;              ;                  ; 9.501        ;
;  Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ihj1:auto_generated|alt_synch_pipe_mkd:rs_dgwp|dffpipe_ld9:dffpipe5|dffe7a[7] ;                        ;              ;                  ; 8.274        ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #22: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                 ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                               ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ihj1:auto_generated|delayed_wrptr_g[6]                                        ;
; Synchronization Node    ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ihj1:auto_generated|alt_synch_pipe_mkd:rs_dgwp|dffpipe_ld9:dffpipe5|dffe6a[6] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                              ;
; Included in Design MTBF ; Yes                                                                                                                                                                                 ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                     ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                             ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                 ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                         ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                         ; 17.781                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                            ; 12.5                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                         ;                        ;              ;                  ;              ;
;  Unknown                                                                                                                                                                             ;                        ;              ;                  ;              ;
; Synchronization Clock                                                                                                                                                                ;                        ;              ;                  ;              ;
;  u6|altpll_component|auto_generated|pll1|clk[0]                                                                                                                                      ;                        ; 10.000       ; 100.0 MHz        ;              ;
; Asynchronous Source                                                                                                                                                                  ;                        ;              ;                  ;              ;
;  Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ihj1:auto_generated|delayed_wrptr_g[6]                                        ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                            ;                        ;              ;                  ;              ;
;  Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ihj1:auto_generated|alt_synch_pipe_mkd:rs_dgwp|dffpipe_ld9:dffpipe5|dffe6a[6] ;                        ;              ;                  ; 9.290        ;
;  Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ihj1:auto_generated|alt_synch_pipe_mkd:rs_dgwp|dffpipe_ld9:dffpipe5|dffe7a[6] ;                        ;              ;                  ; 8.491        ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #23: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                              ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|rdptr_g[8]                                                ;
; Synchronization Node    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|alt_synch_pipe_pkd:ws_dgrp|dffpipe_od9:dffpipe8|dffe9a[8] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                             ;
; Included in Design MTBF ; Yes                                                                                                                                                                                ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                     ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                             ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                 ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                         ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                         ; 17.782                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                            ; 5                      ;              ;                  ;              ;
; Source Clock                                                                                                                                                                         ;                        ;              ;                  ;              ;
;  u6|altpll_component|auto_generated|pll1|clk[4]                                                                                                                                      ;                        ; 25.000       ; 40.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                ;                        ;              ;                  ;              ;
;  u6|altpll_component|auto_generated|pll1|clk[0]                                                                                                                                      ;                        ; 10.000       ; 100.0 MHz        ;              ;
; Asynchronous Source                                                                                                                                                                  ;                        ;              ;                  ;              ;
;  Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|rdptr_g[8]                                                 ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                            ;                        ;              ;                  ;              ;
;  Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|alt_synch_pipe_pkd:ws_dgrp|dffpipe_od9:dffpipe8|dffe9a[8]  ;                        ;              ;                  ; 9.322        ;
;  Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|alt_synch_pipe_pkd:ws_dgrp|dffpipe_od9:dffpipe8|dffe10a[8] ;                        ;              ;                  ; 8.460        ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #24: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                              ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|rdptr_g[6]                                                ;
; Synchronization Node    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|alt_synch_pipe_pkd:ws_dgrp|dffpipe_od9:dffpipe8|dffe9a[6] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                             ;
; Included in Design MTBF ; Yes                                                                                                                                                                                ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                     ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                             ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                 ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                         ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                         ; 17.787                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                            ; 5                      ;              ;                  ;              ;
; Source Clock                                                                                                                                                                         ;                        ;              ;                  ;              ;
;  u6|altpll_component|auto_generated|pll1|clk[4]                                                                                                                                      ;                        ; 25.000       ; 40.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                ;                        ;              ;                  ;              ;
;  u6|altpll_component|auto_generated|pll1|clk[0]                                                                                                                                      ;                        ; 10.000       ; 100.0 MHz        ;              ;
; Asynchronous Source                                                                                                                                                                  ;                        ;              ;                  ;              ;
;  Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|rdptr_g[6]                                                 ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                            ;                        ;              ;                  ;              ;
;  Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|alt_synch_pipe_pkd:ws_dgrp|dffpipe_od9:dffpipe8|dffe9a[6]  ;                        ;              ;                  ; 9.491        ;
;  Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|alt_synch_pipe_pkd:ws_dgrp|dffpipe_od9:dffpipe8|dffe10a[6] ;                        ;              ;                  ; 8.296        ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #25: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                 ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                               ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ihj1:auto_generated|delayed_wrptr_g[6]                                        ;
; Synchronization Node    ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ihj1:auto_generated|alt_synch_pipe_mkd:rs_dgwp|dffpipe_ld9:dffpipe5|dffe6a[6] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                              ;
; Included in Design MTBF ; Yes                                                                                                                                                                                 ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                     ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                             ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                 ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                         ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                         ; 17.832                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                            ; 12.5                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                         ;                        ;              ;                  ;              ;
;  Unknown                                                                                                                                                                             ;                        ;              ;                  ;              ;
; Synchronization Clock                                                                                                                                                                ;                        ;              ;                  ;              ;
;  u6|altpll_component|auto_generated|pll1|clk[0]                                                                                                                                      ;                        ; 10.000       ; 100.0 MHz        ;              ;
; Asynchronous Source                                                                                                                                                                  ;                        ;              ;                  ;              ;
;  Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ihj1:auto_generated|delayed_wrptr_g[6]                                        ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                            ;                        ;              ;                  ;              ;
;  Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ihj1:auto_generated|alt_synch_pipe_mkd:rs_dgwp|dffpipe_ld9:dffpipe5|dffe6a[6] ;                        ;              ;                  ; 9.508        ;
;  Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ihj1:auto_generated|alt_synch_pipe_mkd:rs_dgwp|dffpipe_ld9:dffpipe5|dffe7a[6] ;                        ;              ;                  ; 8.324        ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #26: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                              ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|rdptr_g[5]                                                ;
; Synchronization Node    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|alt_synch_pipe_pkd:ws_dgrp|dffpipe_od9:dffpipe8|dffe9a[5] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                             ;
; Included in Design MTBF ; Yes                                                                                                                                                                                ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                     ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                             ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                 ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                         ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                         ; 17.860                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                            ; 5                      ;              ;                  ;              ;
; Source Clock                                                                                                                                                                         ;                        ;              ;                  ;              ;
;  u6|altpll_component|auto_generated|pll1|clk[4]                                                                                                                                      ;                        ; 25.000       ; 40.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                ;                        ;              ;                  ;              ;
;  u6|altpll_component|auto_generated|pll1|clk[0]                                                                                                                                      ;                        ; 10.000       ; 100.0 MHz        ;              ;
; Asynchronous Source                                                                                                                                                                  ;                        ;              ;                  ;              ;
;  Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|rdptr_g[5]                                                 ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                            ;                        ;              ;                  ;              ;
;  Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|alt_synch_pipe_pkd:ws_dgrp|dffpipe_od9:dffpipe8|dffe9a[5]  ;                        ;              ;                  ; 9.579        ;
;  Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|alt_synch_pipe_pkd:ws_dgrp|dffpipe_od9:dffpipe8|dffe10a[5] ;                        ;              ;                  ; 8.281        ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #27: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                              ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|rdptr_g[7]                                                ;
; Synchronization Node    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|alt_synch_pipe_pkd:ws_dgrp|dffpipe_od9:dffpipe8|dffe9a[7] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                             ;
; Included in Design MTBF ; Yes                                                                                                                                                                                ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                     ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                             ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                 ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                         ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                         ; 17.861                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                            ; 5                      ;              ;                  ;              ;
; Source Clock                                                                                                                                                                         ;                        ;              ;                  ;              ;
;  u6|altpll_component|auto_generated|pll1|clk[4]                                                                                                                                      ;                        ; 25.000       ; 40.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                ;                        ;              ;                  ;              ;
;  u6|altpll_component|auto_generated|pll1|clk[0]                                                                                                                                      ;                        ; 10.000       ; 100.0 MHz        ;              ;
; Asynchronous Source                                                                                                                                                                  ;                        ;              ;                  ;              ;
;  Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|rdptr_g[7]                                                 ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                            ;                        ;              ;                  ;              ;
;  Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|alt_synch_pipe_pkd:ws_dgrp|dffpipe_od9:dffpipe8|dffe9a[7]  ;                        ;              ;                  ; 9.479        ;
;  Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|alt_synch_pipe_pkd:ws_dgrp|dffpipe_od9:dffpipe8|dffe10a[7] ;                        ;              ;                  ; 8.382        ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #28: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                 ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                               ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ihj1:auto_generated|delayed_wrptr_g[7]                                        ;
; Synchronization Node    ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ihj1:auto_generated|alt_synch_pipe_mkd:rs_dgwp|dffpipe_ld9:dffpipe5|dffe6a[7] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                              ;
; Included in Design MTBF ; Yes                                                                                                                                                                                 ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                     ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                             ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                 ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                         ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                         ; 17.864                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                            ; 12.5                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                         ;                        ;              ;                  ;              ;
;  Unknown                                                                                                                                                                             ;                        ;              ;                  ;              ;
; Synchronization Clock                                                                                                                                                                ;                        ;              ;                  ;              ;
;  u6|altpll_component|auto_generated|pll1|clk[0]                                                                                                                                      ;                        ; 10.000       ; 100.0 MHz        ;              ;
; Asynchronous Source                                                                                                                                                                  ;                        ;              ;                  ;              ;
;  Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ihj1:auto_generated|delayed_wrptr_g[7]                                        ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                            ;                        ;              ;                  ;              ;
;  Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ihj1:auto_generated|alt_synch_pipe_mkd:rs_dgwp|dffpipe_ld9:dffpipe5|dffe6a[7] ;                        ;              ;                  ; 9.513        ;
;  Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ihj1:auto_generated|alt_synch_pipe_mkd:rs_dgwp|dffpipe_ld9:dffpipe5|dffe7a[7] ;                        ;              ;                  ; 8.351        ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #29: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                 ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                               ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ihj1:auto_generated|delayed_wrptr_g[1]                                        ;
; Synchronization Node    ; Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ihj1:auto_generated|alt_synch_pipe_mkd:rs_dgwp|dffpipe_ld9:dffpipe5|dffe6a[1] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                              ;
; Included in Design MTBF ; Yes                                                                                                                                                                                 ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                     ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                             ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                 ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                         ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                         ; 17.875                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                            ; 12.5                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                         ;                        ;              ;                  ;              ;
;  Unknown                                                                                                                                                                             ;                        ;              ;                  ;              ;
; Synchronization Clock                                                                                                                                                                ;                        ;              ;                  ;              ;
;  u6|altpll_component|auto_generated|pll1|clk[0]                                                                                                                                      ;                        ; 10.000       ; 100.0 MHz        ;              ;
; Asynchronous Source                                                                                                                                                                  ;                        ;              ;                  ;              ;
;  Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ihj1:auto_generated|delayed_wrptr_g[1]                                        ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                            ;                        ;              ;                  ;              ;
;  Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ihj1:auto_generated|alt_synch_pipe_mkd:rs_dgwp|dffpipe_ld9:dffpipe5|dffe6a[1] ;                        ;              ;                  ; 9.456        ;
;  Sdram_Control:u7|Sdram_WR_FIFO:u_write1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ihj1:auto_generated|alt_synch_pipe_mkd:rs_dgwp|dffpipe_ld9:dffpipe5|dffe7a[1] ;                        ;              ;                  ; 8.419        ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #30: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                              ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|rdptr_g[8]                                                ;
; Synchronization Node    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|alt_synch_pipe_pkd:ws_dgrp|dffpipe_od9:dffpipe8|dffe9a[8] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                             ;
; Included in Design MTBF ; Yes                                                                                                                                                                                ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                     ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                             ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                 ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                         ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                         ; 17.878                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                            ; 5                      ;              ;                  ;              ;
; Source Clock                                                                                                                                                                         ;                        ;              ;                  ;              ;
;  u6|altpll_component|auto_generated|pll1|clk[4]                                                                                                                                      ;                        ; 25.000       ; 40.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                ;                        ;              ;                  ;              ;
;  u6|altpll_component|auto_generated|pll1|clk[0]                                                                                                                                      ;                        ; 10.000       ; 100.0 MHz        ;              ;
; Asynchronous Source                                                                                                                                                                  ;                        ;              ;                  ;              ;
;  Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|rdptr_g[8]                                                 ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                            ;                        ;              ;                  ;              ;
;  Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|alt_synch_pipe_pkd:ws_dgrp|dffpipe_od9:dffpipe8|dffe9a[8]  ;                        ;              ;                  ; 9.512        ;
;  Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|alt_synch_pipe_pkd:ws_dgrp|dffpipe_od9:dffpipe8|dffe10a[8] ;                        ;              ;                  ; 8.366        ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #31: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                              ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|rdptr_g[3]                                                ;
; Synchronization Node    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|alt_synch_pipe_pkd:ws_dgrp|dffpipe_od9:dffpipe8|dffe9a[3] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                             ;
; Included in Design MTBF ; Yes                                                                                                                                                                                ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                     ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                             ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                 ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                         ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                         ; 17.958                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                            ; 5                      ;              ;                  ;              ;
; Source Clock                                                                                                                                                                         ;                        ;              ;                  ;              ;
;  u6|altpll_component|auto_generated|pll1|clk[4]                                                                                                                                      ;                        ; 25.000       ; 40.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                ;                        ;              ;                  ;              ;
;  u6|altpll_component|auto_generated|pll1|clk[0]                                                                                                                                      ;                        ; 10.000       ; 100.0 MHz        ;              ;
; Asynchronous Source                                                                                                                                                                  ;                        ;              ;                  ;              ;
;  Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|rdptr_g[3]                                                 ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                            ;                        ;              ;                  ;              ;
;  Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|alt_synch_pipe_pkd:ws_dgrp|dffpipe_od9:dffpipe8|dffe9a[3]  ;                        ;              ;                  ; 9.577        ;
;  Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|alt_synch_pipe_pkd:ws_dgrp|dffpipe_od9:dffpipe8|dffe10a[3] ;                        ;              ;                  ; 8.381        ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #32: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                              ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|rdptr_g[1]                                                ;
; Synchronization Node    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|alt_synch_pipe_pkd:ws_dgrp|dffpipe_od9:dffpipe8|dffe9a[1] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                             ;
; Included in Design MTBF ; Yes                                                                                                                                                                                ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                     ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                             ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                 ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                         ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                         ; 17.985                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                            ; 5                      ;              ;                  ;              ;
; Source Clock                                                                                                                                                                         ;                        ;              ;                  ;              ;
;  u6|altpll_component|auto_generated|pll1|clk[4]                                                                                                                                      ;                        ; 25.000       ; 40.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                ;                        ;              ;                  ;              ;
;  u6|altpll_component|auto_generated|pll1|clk[0]                                                                                                                                      ;                        ; 10.000       ; 100.0 MHz        ;              ;
; Asynchronous Source                                                                                                                                                                  ;                        ;              ;                  ;              ;
;  Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|rdptr_g[1]                                                 ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                            ;                        ;              ;                  ;              ;
;  Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|alt_synch_pipe_pkd:ws_dgrp|dffpipe_od9:dffpipe8|dffe9a[1]  ;                        ;              ;                  ; 9.492        ;
;  Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|alt_synch_pipe_pkd:ws_dgrp|dffpipe_od9:dffpipe8|dffe10a[1] ;                        ;              ;                  ; 8.493        ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #33: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                 ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                               ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ihj1:auto_generated|delayed_wrptr_g[2]                                        ;
; Synchronization Node    ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ihj1:auto_generated|alt_synch_pipe_mkd:rs_dgwp|dffpipe_ld9:dffpipe5|dffe6a[2] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                              ;
; Included in Design MTBF ; Yes                                                                                                                                                                                 ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                     ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                             ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                 ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                         ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                         ; 17.991                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                            ; 12.5                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                         ;                        ;              ;                  ;              ;
;  Unknown                                                                                                                                                                             ;                        ;              ;                  ;              ;
; Synchronization Clock                                                                                                                                                                ;                        ;              ;                  ;              ;
;  u6|altpll_component|auto_generated|pll1|clk[0]                                                                                                                                      ;                        ; 10.000       ; 100.0 MHz        ;              ;
; Asynchronous Source                                                                                                                                                                  ;                        ;              ;                  ;              ;
;  Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ihj1:auto_generated|delayed_wrptr_g[2]                                        ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                            ;                        ;              ;                  ;              ;
;  Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ihj1:auto_generated|alt_synch_pipe_mkd:rs_dgwp|dffpipe_ld9:dffpipe5|dffe6a[2] ;                        ;              ;                  ; 9.343        ;
;  Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ihj1:auto_generated|alt_synch_pipe_mkd:rs_dgwp|dffpipe_ld9:dffpipe5|dffe7a[2] ;                        ;              ;                  ; 8.648        ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #34: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                 ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                               ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ihj1:auto_generated|delayed_wrptr_g[4]                                        ;
; Synchronization Node    ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ihj1:auto_generated|alt_synch_pipe_mkd:rs_dgwp|dffpipe_ld9:dffpipe5|dffe6a[4] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                              ;
; Included in Design MTBF ; Yes                                                                                                                                                                                 ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                     ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                             ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                 ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                         ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                         ; 18.006                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                            ; 12.5                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                         ;                        ;              ;                  ;              ;
;  Unknown                                                                                                                                                                             ;                        ;              ;                  ;              ;
; Synchronization Clock                                                                                                                                                                ;                        ;              ;                  ;              ;
;  u6|altpll_component|auto_generated|pll1|clk[0]                                                                                                                                      ;                        ; 10.000       ; 100.0 MHz        ;              ;
; Asynchronous Source                                                                                                                                                                  ;                        ;              ;                  ;              ;
;  Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ihj1:auto_generated|delayed_wrptr_g[4]                                        ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                            ;                        ;              ;                  ;              ;
;  Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ihj1:auto_generated|alt_synch_pipe_mkd:rs_dgwp|dffpipe_ld9:dffpipe5|dffe6a[4] ;                        ;              ;                  ; 9.513        ;
;  Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ihj1:auto_generated|alt_synch_pipe_mkd:rs_dgwp|dffpipe_ld9:dffpipe5|dffe7a[4] ;                        ;              ;                  ; 8.493        ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #35: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                              ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|rdptr_g[1]                                                ;
; Synchronization Node    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|alt_synch_pipe_pkd:ws_dgrp|dffpipe_od9:dffpipe8|dffe9a[1] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                             ;
; Included in Design MTBF ; Yes                                                                                                                                                                                ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                     ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                             ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                 ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                         ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                         ; 18.128                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                            ; 5                      ;              ;                  ;              ;
; Source Clock                                                                                                                                                                         ;                        ;              ;                  ;              ;
;  u6|altpll_component|auto_generated|pll1|clk[4]                                                                                                                                      ;                        ; 25.000       ; 40.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                ;                        ;              ;                  ;              ;
;  u6|altpll_component|auto_generated|pll1|clk[0]                                                                                                                                      ;                        ; 10.000       ; 100.0 MHz        ;              ;
; Asynchronous Source                                                                                                                                                                  ;                        ;              ;                  ;              ;
;  Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|rdptr_g[1]                                                 ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                            ;                        ;              ;                  ;              ;
;  Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|alt_synch_pipe_pkd:ws_dgrp|dffpipe_od9:dffpipe8|dffe9a[1]  ;                        ;              ;                  ; 9.490        ;
;  Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|alt_synch_pipe_pkd:ws_dgrp|dffpipe_od9:dffpipe8|dffe10a[1] ;                        ;              ;                  ; 8.638        ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #36: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                 ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                               ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ihj1:auto_generated|delayed_wrptr_g[1]                                        ;
; Synchronization Node    ; Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ihj1:auto_generated|alt_synch_pipe_mkd:rs_dgwp|dffpipe_ld9:dffpipe5|dffe6a[1] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                              ;
; Included in Design MTBF ; Yes                                                                                                                                                                                 ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                     ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                             ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                 ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                         ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                         ; 18.161                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                            ; 12.5                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                         ;                        ;              ;                  ;              ;
;  Unknown                                                                                                                                                                             ;                        ;              ;                  ;              ;
; Synchronization Clock                                                                                                                                                                ;                        ;              ;                  ;              ;
;  u6|altpll_component|auto_generated|pll1|clk[0]                                                                                                                                      ;                        ; 10.000       ; 100.0 MHz        ;              ;
; Asynchronous Source                                                                                                                                                                  ;                        ;              ;                  ;              ;
;  Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ihj1:auto_generated|delayed_wrptr_g[1]                                        ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                            ;                        ;              ;                  ;              ;
;  Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ihj1:auto_generated|alt_synch_pipe_mkd:rs_dgwp|dffpipe_ld9:dffpipe5|dffe6a[1] ;                        ;              ;                  ; 9.577        ;
;  Sdram_Control:u7|Sdram_WR_FIFO:u_write2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_ihj1:auto_generated|alt_synch_pipe_mkd:rs_dgwp|dffpipe_ld9:dffpipe5|dffe7a[1] ;                        ;              ;                  ; 8.584        ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #37: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                              ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|delayed_wrptr_g[2]                                        ;
; Synchronization Node    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|alt_synch_pipe_okd:rs_dgwp|dffpipe_nd9:dffpipe5|dffe6a[2] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                             ;
; Included in Design MTBF ; Yes                                                                                                                                                                                ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                    ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                            ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                               ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                        ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                        ; 47.546                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                           ; 12.5                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                        ;                        ;              ;                  ;              ;
;  u6|altpll_component|auto_generated|pll1|clk[0]                                                                                                                                     ;                        ; 10.000       ; 100.0 MHz        ;              ;
; Synchronization Clock                                                                                                                                                               ;                        ;              ;                  ;              ;
;  u6|altpll_component|auto_generated|pll1|clk[4]                                                                                                                                     ;                        ; 25.000       ; 40.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                 ;                        ;              ;                  ;              ;
;  Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|delayed_wrptr_g[2]                                        ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                           ;                        ;              ;                  ;              ;
;  Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|alt_synch_pipe_okd:rs_dgwp|dffpipe_nd9:dffpipe5|dffe6a[2] ;                        ;              ;                  ; 24.506       ;
;  Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|alt_synch_pipe_okd:rs_dgwp|dffpipe_nd9:dffpipe5|dffe7a[2] ;                        ;              ;                  ; 23.040       ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #38: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                              ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|delayed_wrptr_g[0]                                        ;
; Synchronization Node    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|alt_synch_pipe_okd:rs_dgwp|dffpipe_nd9:dffpipe5|dffe6a[0] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                             ;
; Included in Design MTBF ; Yes                                                                                                                                                                                ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                    ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                            ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                               ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                        ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                        ; 47.568                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                           ; 12.5                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                        ;                        ;              ;                  ;              ;
;  u6|altpll_component|auto_generated|pll1|clk[0]                                                                                                                                     ;                        ; 10.000       ; 100.0 MHz        ;              ;
; Synchronization Clock                                                                                                                                                               ;                        ;              ;                  ;              ;
;  u6|altpll_component|auto_generated|pll1|clk[4]                                                                                                                                     ;                        ; 25.000       ; 40.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                 ;                        ;              ;                  ;              ;
;  Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|delayed_wrptr_g[0]                                        ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                           ;                        ;              ;                  ;              ;
;  Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|alt_synch_pipe_okd:rs_dgwp|dffpipe_nd9:dffpipe5|dffe6a[0] ;                        ;              ;                  ; 24.570       ;
;  Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|alt_synch_pipe_okd:rs_dgwp|dffpipe_nd9:dffpipe5|dffe7a[0] ;                        ;              ;                  ; 22.998       ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #39: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                              ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|delayed_wrptr_g[5]                                        ;
; Synchronization Node    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|alt_synch_pipe_okd:rs_dgwp|dffpipe_nd9:dffpipe5|dffe6a[5] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                             ;
; Included in Design MTBF ; Yes                                                                                                                                                                                ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                    ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                            ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                               ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                        ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                        ; 47.598                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                           ; 12.5                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                        ;                        ;              ;                  ;              ;
;  u6|altpll_component|auto_generated|pll1|clk[0]                                                                                                                                     ;                        ; 10.000       ; 100.0 MHz        ;              ;
; Synchronization Clock                                                                                                                                                               ;                        ;              ;                  ;              ;
;  u6|altpll_component|auto_generated|pll1|clk[4]                                                                                                                                     ;                        ; 25.000       ; 40.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                 ;                        ;              ;                  ;              ;
;  Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|delayed_wrptr_g[5]                                        ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                           ;                        ;              ;                  ;              ;
;  Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|alt_synch_pipe_okd:rs_dgwp|dffpipe_nd9:dffpipe5|dffe6a[5] ;                        ;              ;                  ; 24.570       ;
;  Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|alt_synch_pipe_okd:rs_dgwp|dffpipe_nd9:dffpipe5|dffe7a[5] ;                        ;              ;                  ; 23.028       ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #40: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                              ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|delayed_wrptr_g[5]                                        ;
; Synchronization Node    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|alt_synch_pipe_okd:rs_dgwp|dffpipe_nd9:dffpipe5|dffe6a[5] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                             ;
; Included in Design MTBF ; Yes                                                                                                                                                                                ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                    ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                            ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                               ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                        ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                        ; 47.629                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                           ; 12.5                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                        ;                        ;              ;                  ;              ;
;  u6|altpll_component|auto_generated|pll1|clk[0]                                                                                                                                     ;                        ; 10.000       ; 100.0 MHz        ;              ;
; Synchronization Clock                                                                                                                                                               ;                        ;              ;                  ;              ;
;  u6|altpll_component|auto_generated|pll1|clk[4]                                                                                                                                     ;                        ; 25.000       ; 40.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                 ;                        ;              ;                  ;              ;
;  Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|delayed_wrptr_g[5]                                        ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                           ;                        ;              ;                  ;              ;
;  Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|alt_synch_pipe_okd:rs_dgwp|dffpipe_nd9:dffpipe5|dffe6a[5] ;                        ;              ;                  ; 24.506       ;
;  Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|alt_synch_pipe_okd:rs_dgwp|dffpipe_nd9:dffpipe5|dffe7a[5] ;                        ;              ;                  ; 23.123       ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #41: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                              ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|delayed_wrptr_g[6]                                        ;
; Synchronization Node    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|alt_synch_pipe_okd:rs_dgwp|dffpipe_nd9:dffpipe5|dffe6a[6] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                             ;
; Included in Design MTBF ; Yes                                                                                                                                                                                ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                    ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                            ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                               ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                        ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                        ; 47.680                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                           ; 12.5                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                        ;                        ;              ;                  ;              ;
;  u6|altpll_component|auto_generated|pll1|clk[0]                                                                                                                                     ;                        ; 10.000       ; 100.0 MHz        ;              ;
; Synchronization Clock                                                                                                                                                               ;                        ;              ;                  ;              ;
;  u6|altpll_component|auto_generated|pll1|clk[4]                                                                                                                                     ;                        ; 25.000       ; 40.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                 ;                        ;              ;                  ;              ;
;  Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|delayed_wrptr_g[6]                                        ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                           ;                        ;              ;                  ;              ;
;  Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|alt_synch_pipe_okd:rs_dgwp|dffpipe_nd9:dffpipe5|dffe6a[6] ;                        ;              ;                  ; 24.502       ;
;  Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|alt_synch_pipe_okd:rs_dgwp|dffpipe_nd9:dffpipe5|dffe7a[6] ;                        ;              ;                  ; 23.178       ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #42: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                              ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|delayed_wrptr_g[2]                                        ;
; Synchronization Node    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|alt_synch_pipe_okd:rs_dgwp|dffpipe_nd9:dffpipe5|dffe6a[2] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                             ;
; Included in Design MTBF ; Yes                                                                                                                                                                                ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                    ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                            ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                               ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                        ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                        ; 47.681                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                           ; 12.5                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                        ;                        ;              ;                  ;              ;
;  u6|altpll_component|auto_generated|pll1|clk[0]                                                                                                                                     ;                        ; 10.000       ; 100.0 MHz        ;              ;
; Synchronization Clock                                                                                                                                                               ;                        ;              ;                  ;              ;
;  u6|altpll_component|auto_generated|pll1|clk[4]                                                                                                                                     ;                        ; 25.000       ; 40.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                 ;                        ;              ;                  ;              ;
;  Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|delayed_wrptr_g[2]                                        ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                           ;                        ;              ;                  ;              ;
;  Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|alt_synch_pipe_okd:rs_dgwp|dffpipe_nd9:dffpipe5|dffe6a[2] ;                        ;              ;                  ; 24.571       ;
;  Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|alt_synch_pipe_okd:rs_dgwp|dffpipe_nd9:dffpipe5|dffe7a[2] ;                        ;              ;                  ; 23.110       ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #43: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                              ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|delayed_wrptr_g[8]                                        ;
; Synchronization Node    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|alt_synch_pipe_okd:rs_dgwp|dffpipe_nd9:dffpipe5|dffe6a[8] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                             ;
; Included in Design MTBF ; Yes                                                                                                                                                                                ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                    ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                            ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                               ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                        ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                        ; 47.733                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                           ; 12.5                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                        ;                        ;              ;                  ;              ;
;  u6|altpll_component|auto_generated|pll1|clk[0]                                                                                                                                     ;                        ; 10.000       ; 100.0 MHz        ;              ;
; Synchronization Clock                                                                                                                                                               ;                        ;              ;                  ;              ;
;  u6|altpll_component|auto_generated|pll1|clk[4]                                                                                                                                     ;                        ; 25.000       ; 40.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                 ;                        ;              ;                  ;              ;
;  Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|delayed_wrptr_g[8]                                        ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                           ;                        ;              ;                  ;              ;
;  Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|alt_synch_pipe_okd:rs_dgwp|dffpipe_nd9:dffpipe5|dffe6a[8] ;                        ;              ;                  ; 24.570       ;
;  Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|alt_synch_pipe_okd:rs_dgwp|dffpipe_nd9:dffpipe5|dffe7a[8] ;                        ;              ;                  ; 23.163       ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #44: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                              ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|delayed_wrptr_g[4]                                        ;
; Synchronization Node    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|alt_synch_pipe_okd:rs_dgwp|dffpipe_nd9:dffpipe5|dffe6a[4] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                             ;
; Included in Design MTBF ; Yes                                                                                                                                                                                ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                    ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                            ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                               ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                        ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                        ; 47.734                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                           ; 12.5                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                        ;                        ;              ;                  ;              ;
;  u6|altpll_component|auto_generated|pll1|clk[0]                                                                                                                                     ;                        ; 10.000       ; 100.0 MHz        ;              ;
; Synchronization Clock                                                                                                                                                               ;                        ;              ;                  ;              ;
;  u6|altpll_component|auto_generated|pll1|clk[4]                                                                                                                                     ;                        ; 25.000       ; 40.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                 ;                        ;              ;                  ;              ;
;  Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|delayed_wrptr_g[4]                                        ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                           ;                        ;              ;                  ;              ;
;  Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|alt_synch_pipe_okd:rs_dgwp|dffpipe_nd9:dffpipe5|dffe6a[4] ;                        ;              ;                  ; 24.570       ;
;  Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|alt_synch_pipe_okd:rs_dgwp|dffpipe_nd9:dffpipe5|dffe7a[4] ;                        ;              ;                  ; 23.164       ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #45: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                              ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|delayed_wrptr_g[3]                                        ;
; Synchronization Node    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|alt_synch_pipe_okd:rs_dgwp|dffpipe_nd9:dffpipe5|dffe6a[3] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                             ;
; Included in Design MTBF ; Yes                                                                                                                                                                                ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                    ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                            ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                               ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                        ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                        ; 47.929                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                           ; 12.5                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                        ;                        ;              ;                  ;              ;
;  u6|altpll_component|auto_generated|pll1|clk[0]                                                                                                                                     ;                        ; 10.000       ; 100.0 MHz        ;              ;
; Synchronization Clock                                                                                                                                                               ;                        ;              ;                  ;              ;
;  u6|altpll_component|auto_generated|pll1|clk[4]                                                                                                                                     ;                        ; 25.000       ; 40.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                 ;                        ;              ;                  ;              ;
;  Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|delayed_wrptr_g[3]                                        ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                           ;                        ;              ;                  ;              ;
;  Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|alt_synch_pipe_okd:rs_dgwp|dffpipe_nd9:dffpipe5|dffe6a[3] ;                        ;              ;                  ; 24.513       ;
;  Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|alt_synch_pipe_okd:rs_dgwp|dffpipe_nd9:dffpipe5|dffe7a[3] ;                        ;              ;                  ; 23.416       ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #46: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                              ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|delayed_wrptr_g[6]                                        ;
; Synchronization Node    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|alt_synch_pipe_okd:rs_dgwp|dffpipe_nd9:dffpipe5|dffe6a[6] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                             ;
; Included in Design MTBF ; Yes                                                                                                                                                                                ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                    ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                            ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                               ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                        ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                        ; 48.011                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                           ; 12.5                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                        ;                        ;              ;                  ;              ;
;  u6|altpll_component|auto_generated|pll1|clk[0]                                                                                                                                     ;                        ; 10.000       ; 100.0 MHz        ;              ;
; Synchronization Clock                                                                                                                                                               ;                        ;              ;                  ;              ;
;  u6|altpll_component|auto_generated|pll1|clk[4]                                                                                                                                     ;                        ; 25.000       ; 40.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                 ;                        ;              ;                  ;              ;
;  Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|delayed_wrptr_g[6]                                        ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                           ;                        ;              ;                  ;              ;
;  Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|alt_synch_pipe_okd:rs_dgwp|dffpipe_nd9:dffpipe5|dffe6a[6] ;                        ;              ;                  ; 24.511       ;
;  Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|alt_synch_pipe_okd:rs_dgwp|dffpipe_nd9:dffpipe5|dffe7a[6] ;                        ;              ;                  ; 23.500       ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #47: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                              ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|delayed_wrptr_g[3]                                        ;
; Synchronization Node    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|alt_synch_pipe_okd:rs_dgwp|dffpipe_nd9:dffpipe5|dffe6a[3] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                             ;
; Included in Design MTBF ; Yes                                                                                                                                                                                ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                    ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                            ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                               ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                        ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                        ; 48.055                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                           ; 12.5                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                        ;                        ;              ;                  ;              ;
;  u6|altpll_component|auto_generated|pll1|clk[0]                                                                                                                                     ;                        ; 10.000       ; 100.0 MHz        ;              ;
; Synchronization Clock                                                                                                                                                               ;                        ;              ;                  ;              ;
;  u6|altpll_component|auto_generated|pll1|clk[4]                                                                                                                                     ;                        ; 25.000       ; 40.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                 ;                        ;              ;                  ;              ;
;  Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|delayed_wrptr_g[3]                                        ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                           ;                        ;              ;                  ;              ;
;  Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|alt_synch_pipe_okd:rs_dgwp|dffpipe_nd9:dffpipe5|dffe6a[3] ;                        ;              ;                  ; 24.511       ;
;  Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|alt_synch_pipe_okd:rs_dgwp|dffpipe_nd9:dffpipe5|dffe7a[3] ;                        ;              ;                  ; 23.544       ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #48: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                              ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|delayed_wrptr_g[8]                                        ;
; Synchronization Node    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|alt_synch_pipe_okd:rs_dgwp|dffpipe_nd9:dffpipe5|dffe6a[8] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                             ;
; Included in Design MTBF ; Yes                                                                                                                                                                                ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                    ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                            ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                               ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                        ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                        ; 48.065                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                           ; 12.5                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                        ;                        ;              ;                  ;              ;
;  u6|altpll_component|auto_generated|pll1|clk[0]                                                                                                                                     ;                        ; 10.000       ; 100.0 MHz        ;              ;
; Synchronization Clock                                                                                                                                                               ;                        ;              ;                  ;              ;
;  u6|altpll_component|auto_generated|pll1|clk[4]                                                                                                                                     ;                        ; 25.000       ; 40.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                 ;                        ;              ;                  ;              ;
;  Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|delayed_wrptr_g[8]                                        ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                           ;                        ;              ;                  ;              ;
;  Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|alt_synch_pipe_okd:rs_dgwp|dffpipe_nd9:dffpipe5|dffe6a[8] ;                        ;              ;                  ; 24.578       ;
;  Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|alt_synch_pipe_okd:rs_dgwp|dffpipe_nd9:dffpipe5|dffe7a[8] ;                        ;              ;                  ; 23.487       ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #49: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                              ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|delayed_wrptr_g[7]                                        ;
; Synchronization Node    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|alt_synch_pipe_okd:rs_dgwp|dffpipe_nd9:dffpipe5|dffe6a[7] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                             ;
; Included in Design MTBF ; Yes                                                                                                                                                                                ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                    ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                            ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                               ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                        ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                        ; 48.083                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                           ; 12.5                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                        ;                        ;              ;                  ;              ;
;  u6|altpll_component|auto_generated|pll1|clk[0]                                                                                                                                     ;                        ; 10.000       ; 100.0 MHz        ;              ;
; Synchronization Clock                                                                                                                                                               ;                        ;              ;                  ;              ;
;  u6|altpll_component|auto_generated|pll1|clk[4]                                                                                                                                     ;                        ; 25.000       ; 40.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                 ;                        ;              ;                  ;              ;
;  Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|delayed_wrptr_g[7]                                        ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                           ;                        ;              ;                  ;              ;
;  Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|alt_synch_pipe_okd:rs_dgwp|dffpipe_nd9:dffpipe5|dffe6a[7] ;                        ;              ;                  ; 24.509       ;
;  Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|alt_synch_pipe_okd:rs_dgwp|dffpipe_nd9:dffpipe5|dffe7a[7] ;                        ;              ;                  ; 23.574       ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #50: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                              ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|delayed_wrptr_g[0]                                        ;
; Synchronization Node    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|alt_synch_pipe_okd:rs_dgwp|dffpipe_nd9:dffpipe5|dffe6a[0] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                             ;
; Included in Design MTBF ; Yes                                                                                                                                                                                ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                    ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                            ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                               ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                        ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                        ; 48.107                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                           ; 12.5                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                        ;                        ;              ;                  ;              ;
;  u6|altpll_component|auto_generated|pll1|clk[0]                                                                                                                                     ;                        ; 10.000       ; 100.0 MHz        ;              ;
; Synchronization Clock                                                                                                                                                               ;                        ;              ;                  ;              ;
;  u6|altpll_component|auto_generated|pll1|clk[4]                                                                                                                                     ;                        ; 25.000       ; 40.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                 ;                        ;              ;                  ;              ;
;  Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|delayed_wrptr_g[0]                                        ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                           ;                        ;              ;                  ;              ;
;  Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|alt_synch_pipe_okd:rs_dgwp|dffpipe_nd9:dffpipe5|dffe6a[0] ;                        ;              ;                  ; 24.578       ;
;  Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|alt_synch_pipe_okd:rs_dgwp|dffpipe_nd9:dffpipe5|dffe7a[0] ;                        ;              ;                  ; 23.529       ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #51: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                              ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|delayed_wrptr_g[4]                                        ;
; Synchronization Node    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|alt_synch_pipe_okd:rs_dgwp|dffpipe_nd9:dffpipe5|dffe6a[4] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                             ;
; Included in Design MTBF ; Yes                                                                                                                                                                                ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                    ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                            ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                               ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                        ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                        ; 48.204                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                           ; 12.5                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                        ;                        ;              ;                  ;              ;
;  u6|altpll_component|auto_generated|pll1|clk[0]                                                                                                                                     ;                        ; 10.000       ; 100.0 MHz        ;              ;
; Synchronization Clock                                                                                                                                                               ;                        ;              ;                  ;              ;
;  u6|altpll_component|auto_generated|pll1|clk[4]                                                                                                                                     ;                        ; 25.000       ; 40.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                 ;                        ;              ;                  ;              ;
;  Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|delayed_wrptr_g[4]                                        ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                           ;                        ;              ;                  ;              ;
;  Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|alt_synch_pipe_okd:rs_dgwp|dffpipe_nd9:dffpipe5|dffe6a[4] ;                        ;              ;                  ; 24.511       ;
;  Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|alt_synch_pipe_okd:rs_dgwp|dffpipe_nd9:dffpipe5|dffe7a[4] ;                        ;              ;                  ; 23.693       ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #52: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                              ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|delayed_wrptr_g[1]                                        ;
; Synchronization Node    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|alt_synch_pipe_okd:rs_dgwp|dffpipe_nd9:dffpipe5|dffe6a[1] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                             ;
; Included in Design MTBF ; Yes                                                                                                                                                                                ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                    ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                            ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                               ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                        ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                        ; 48.237                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                           ; 12.5                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                        ;                        ;              ;                  ;              ;
;  u6|altpll_component|auto_generated|pll1|clk[0]                                                                                                                                     ;                        ; 10.000       ; 100.0 MHz        ;              ;
; Synchronization Clock                                                                                                                                                               ;                        ;              ;                  ;              ;
;  u6|altpll_component|auto_generated|pll1|clk[4]                                                                                                                                     ;                        ; 25.000       ; 40.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                 ;                        ;              ;                  ;              ;
;  Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|delayed_wrptr_g[1]                                        ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                           ;                        ;              ;                  ;              ;
;  Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|alt_synch_pipe_okd:rs_dgwp|dffpipe_nd9:dffpipe5|dffe6a[1] ;                        ;              ;                  ; 24.577       ;
;  Sdram_Control:u7|Sdram_RD_FIFO:u_read2_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|alt_synch_pipe_okd:rs_dgwp|dffpipe_nd9:dffpipe5|dffe7a[1] ;                        ;              ;                  ; 23.660       ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #53: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                              ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|delayed_wrptr_g[7]                                        ;
; Synchronization Node    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|alt_synch_pipe_okd:rs_dgwp|dffpipe_nd9:dffpipe5|dffe6a[7] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                             ;
; Included in Design MTBF ; Yes                                                                                                                                                                                ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                    ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                            ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                               ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                        ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                        ; 48.255                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                           ; 12.5                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                        ;                        ;              ;                  ;              ;
;  u6|altpll_component|auto_generated|pll1|clk[0]                                                                                                                                     ;                        ; 10.000       ; 100.0 MHz        ;              ;
; Synchronization Clock                                                                                                                                                               ;                        ;              ;                  ;              ;
;  u6|altpll_component|auto_generated|pll1|clk[4]                                                                                                                                     ;                        ; 25.000       ; 40.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                 ;                        ;              ;                  ;              ;
;  Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|delayed_wrptr_g[7]                                        ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                           ;                        ;              ;                  ;              ;
;  Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|alt_synch_pipe_okd:rs_dgwp|dffpipe_nd9:dffpipe5|dffe6a[7] ;                        ;              ;                  ; 24.577       ;
;  Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|alt_synch_pipe_okd:rs_dgwp|dffpipe_nd9:dffpipe5|dffe7a[7] ;                        ;              ;                  ; 23.678       ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #54: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                              ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|delayed_wrptr_g[1]                                        ;
; Synchronization Node    ; Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|alt_synch_pipe_okd:rs_dgwp|dffpipe_nd9:dffpipe5|dffe6a[1] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                             ;
; Included in Design MTBF ; Yes                                                                                                                                                                                ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                    ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                            ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                               ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                        ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                        ; 48.289                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                           ; 12.5                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                        ;                        ;              ;                  ;              ;
;  u6|altpll_component|auto_generated|pll1|clk[0]                                                                                                                                     ;                        ; 10.000       ; 100.0 MHz        ;              ;
; Synchronization Clock                                                                                                                                                               ;                        ;              ;                  ;              ;
;  u6|altpll_component|auto_generated|pll1|clk[4]                                                                                                                                     ;                        ; 25.000       ; 40.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                 ;                        ;              ;                  ;              ;
;  Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|delayed_wrptr_g[1]                                        ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                           ;                        ;              ;                  ;              ;
;  Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|alt_synch_pipe_okd:rs_dgwp|dffpipe_nd9:dffpipe5|dffe6a[1] ;                        ;              ;                  ; 24.512       ;
;  Sdram_Control:u7|Sdram_RD_FIFO:u_read1_fifo|dcfifo_mixed_widths:dcfifo_mixed_widths_component|dcfifo_aij1:auto_generated|alt_synch_pipe_okd:rs_dgwp|dffpipe_nd9:dffpipe5|dffe7a[1] ;                        ;              ;                  ; 23.777       ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



+-------------------------------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                                         ;
+-------------------------------------------------+--------+-------+----------+---------+---------------------+
; Clock                                           ; Setup  ; Hold  ; Recovery ; Removal ; Minimum Pulse Width ;
+-------------------------------------------------+--------+-------+----------+---------+---------------------+
; Worst-case Slack                                ; 1.728  ; 0.178 ; -1.470   ; 1.221   ; 4.741               ;
;  CLOCK_50                                       ; 13.764 ; 0.201 ; 14.783   ; 1.221   ; 9.462               ;
;  u6|altpll_component|auto_generated|pll1|clk[0] ; 1.728  ; 0.178 ; 4.355    ; 2.394   ; 4.741               ;
;  u6|altpll_component|auto_generated|pll1|clk[4] ; 9.411  ; 0.178 ; -1.470   ; 2.400   ; 12.237              ;
; Design-wide TNS                                 ; 0.0    ; 0.0   ; -68.874  ; 0.0     ; 0.0                 ;
;  CLOCK_50                                       ; 0.000  ; 0.000 ; 0.000    ; 0.000   ; 0.000               ;
;  u6|altpll_component|auto_generated|pll1|clk[0] ; 0.000  ; 0.000 ; 0.000    ; 0.000   ; 0.000               ;
;  u6|altpll_component|auto_generated|pll1|clk[4] ; 0.000  ; 0.000 ; -68.874  ; 0.000   ; 0.000               ;
+-------------------------------------------------+--------+-------+----------+---------+---------------------+


+------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                          ;
+-----------+------------+-------+-------+------------+------------------------------------------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                ;
+-----------+------------+-------+-------+------------+------------------------------------------------+
; KEY[*]    ; CLOCK_50   ; 2.159 ; 2.240 ; Rise       ; CLOCK_50                                       ;
;  KEY[1]   ; CLOCK_50   ; 2.159 ; 2.240 ; Rise       ; CLOCK_50                                       ;
; SW[*]     ; CLOCK_50   ; 1.497 ; 1.647 ; Rise       ; CLOCK_50                                       ;
;  SW[0]    ; CLOCK_50   ; 1.497 ; 1.647 ; Rise       ; CLOCK_50                                       ;
; KEY[*]    ; CLOCK_50   ; 5.308 ; 5.820 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  KEY[0]   ; CLOCK_50   ; 5.308 ; 5.820 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
+-----------+------------+-------+-------+------------+------------------------------------------------+


+--------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                             ;
+-----------+------------+--------+--------+------------+------------------------------------------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                ;
+-----------+------------+--------+--------+------------+------------------------------------------------+
; KEY[*]    ; CLOCK_50   ; 0.619  ; 0.539  ; Rise       ; CLOCK_50                                       ;
;  KEY[1]   ; CLOCK_50   ; 0.619  ; 0.539  ; Rise       ; CLOCK_50                                       ;
; SW[*]     ; CLOCK_50   ; -0.281 ; -0.470 ; Rise       ; CLOCK_50                                       ;
;  SW[0]    ; CLOCK_50   ; -0.281 ; -0.470 ; Rise       ; CLOCK_50                                       ;
; KEY[*]    ; CLOCK_50   ; -2.146 ; -2.803 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  KEY[0]   ; CLOCK_50   ; -2.146 ; -2.803 ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
+-----------+------------+--------+--------+------------+------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                       ;
+----------------+------------+--------+--------+------------+------------------------------------------------+
; Data Port      ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                ;
+----------------+------------+--------+--------+------------+------------------------------------------------+
; GPIO_1_D[*]    ; CLOCK_50   ; 6.745  ; 6.825  ; Rise       ; CLOCK_50                                       ;
;  GPIO_1_D[15]  ; CLOCK_50   ; 6.745  ; 6.825  ; Rise       ; CLOCK_50                                       ;
;  GPIO_1_D[22]  ; CLOCK_50   ; 6.184  ; 6.105  ; Rise       ; CLOCK_50                                       ;
; DRAM_ADDR[*]   ; CLOCK_50   ; 5.860  ; 5.942  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[0]  ; CLOCK_50   ; 5.771  ; 5.848  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[1]  ; CLOCK_50   ; 5.576  ; 5.736  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[2]  ; CLOCK_50   ; 5.860  ; 5.942  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[3]  ; CLOCK_50   ; 4.559  ; 4.620  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[4]  ; CLOCK_50   ; 4.541  ; 4.602  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[5]  ; CLOCK_50   ; 5.061  ; 5.094  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[6]  ; CLOCK_50   ; 4.838  ; 4.910  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[7]  ; CLOCK_50   ; 5.086  ; 5.126  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[8]  ; CLOCK_50   ; 5.420  ; 5.611  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[9]  ; CLOCK_50   ; 5.369  ; 5.454  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[10] ; CLOCK_50   ; 4.903  ; 5.017  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[11] ; CLOCK_50   ; 5.360  ; 5.494  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_BA[*]     ; CLOCK_50   ; 5.581  ; 5.703  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_BA[0]    ; CLOCK_50   ; 5.581  ; 5.703  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_BA[1]    ; CLOCK_50   ; 5.119  ; 5.249  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_CAS_N     ; CLOCK_50   ; 4.620  ; 4.729  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_CKE       ; CLOCK_50   ; 5.180  ; 5.218  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_CS_N      ; CLOCK_50   ; 5.906  ; 6.108  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_DQ[*]     ; CLOCK_50   ; 7.864  ; 7.955  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[0]    ; CLOCK_50   ; 6.194  ; 6.250  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[1]    ; CLOCK_50   ; 7.526  ; 7.510  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[2]    ; CLOCK_50   ; 6.454  ; 6.459  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[3]    ; CLOCK_50   ; 6.602  ; 6.729  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[4]    ; CLOCK_50   ; 7.133  ; 7.202  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[5]    ; CLOCK_50   ; 6.970  ; 6.994  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[6]    ; CLOCK_50   ; 6.069  ; 6.175  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[7]    ; CLOCK_50   ; 7.029  ; 7.046  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[8]    ; CLOCK_50   ; 7.864  ; 7.955  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[9]    ; CLOCK_50   ; 6.132  ; 6.113  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[10]   ; CLOCK_50   ; 7.721  ; 7.680  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[11]   ; CLOCK_50   ; 7.641  ; 7.717  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[12]   ; CLOCK_50   ; 6.427  ; 6.516  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[13]   ; CLOCK_50   ; 6.847  ; 6.938  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[14]   ; CLOCK_50   ; 7.173  ; 7.222  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[15]   ; CLOCK_50   ; 6.428  ; 6.545  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_DQM[*]    ; CLOCK_50   ; 5.138  ; 5.259  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQM[0]   ; CLOCK_50   ; 5.134  ; 5.259  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQM[1]   ; CLOCK_50   ; 5.138  ; 5.220  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_RAS_N     ; CLOCK_50   ; 4.990  ; 5.052  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_WE_N      ; CLOCK_50   ; 5.316  ; 5.418  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_CLK       ; CLOCK_50   ; -0.224 ;        ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
; DRAM_CLK       ; CLOCK_50   ;        ; -0.264 ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
; GPIO_1_D[*]    ; CLOCK_50   ; 2.691  ;        ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[2] ;
;  GPIO_1_D[14]  ; CLOCK_50   ; 2.691  ;        ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[2] ;
; GPIO_1_D[*]    ; CLOCK_50   ;        ; 2.651  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[2] ;
;  GPIO_1_D[14]  ; CLOCK_50   ;        ; 2.651  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[2] ;
; GPIO_0_D[*]    ; CLOCK_50   ; 2.704  ;        ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
;  GPIO_0_D[0]   ; CLOCK_50   ; 2.704  ;        ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
; GPIO_0_D[*]    ; CLOCK_50   ; 5.411  ; 5.468  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
;  GPIO_0_D[0]   ; CLOCK_50   ;        ; 2.662  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
;  GPIO_0_D[1]   ; CLOCK_50   ; 5.411  ; 5.468  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
;  GPIO_0_D[2]   ; CLOCK_50   ; 5.194  ; 5.247  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
;  GPIO_0_D[3]   ; CLOCK_50   ; 4.897  ; 4.955  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
+----------------+------------+--------+--------+------------+------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                               ;
+----------------+------------+--------+--------+------------+------------------------------------------------+
; Data Port      ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                ;
+----------------+------------+--------+--------+------------+------------------------------------------------+
; GPIO_1_D[*]    ; CLOCK_50   ; 3.467  ; 3.496  ; Rise       ; CLOCK_50                                       ;
;  GPIO_1_D[15]  ; CLOCK_50   ; 3.788  ; 3.947  ; Rise       ; CLOCK_50                                       ;
;  GPIO_1_D[22]  ; CLOCK_50   ; 3.467  ; 3.496  ; Rise       ; CLOCK_50                                       ;
; DRAM_ADDR[*]   ; CLOCK_50   ; 2.324  ; 2.444  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[0]  ; CLOCK_50   ; 2.983  ; 3.195  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[1]  ; CLOCK_50   ; 2.891  ; 3.112  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[2]  ; CLOCK_50   ; 3.041  ; 3.260  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[3]  ; CLOCK_50   ; 2.325  ; 2.453  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[4]  ; CLOCK_50   ; 2.324  ; 2.444  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[5]  ; CLOCK_50   ; 2.589  ; 2.748  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[6]  ; CLOCK_50   ; 2.485  ; 2.629  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[7]  ; CLOCK_50   ; 2.590  ; 2.753  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[8]  ; CLOCK_50   ; 2.810  ; 3.035  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[9]  ; CLOCK_50   ; 2.777  ; 2.981  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[10] ; CLOCK_50   ; 2.530  ; 2.705  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[11] ; CLOCK_50   ; 2.781  ; 3.004  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_BA[*]     ; CLOCK_50   ; 2.655  ; 2.822  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_BA[0]    ; CLOCK_50   ; 2.898  ; 3.088  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_BA[1]    ; CLOCK_50   ; 2.655  ; 2.822  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_CAS_N     ; CLOCK_50   ; 2.368  ; 2.522  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_CKE       ; CLOCK_50   ; 2.633  ; 2.794  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_CS_N      ; CLOCK_50   ; 3.305  ; 3.504  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_DQ[*]     ; CLOCK_50   ; 2.615  ; 2.780  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[0]    ; CLOCK_50   ; 2.673  ; 2.848  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[1]    ; CLOCK_50   ; 3.630  ; 3.899  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[2]    ; CLOCK_50   ; 3.225  ; 3.408  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[3]    ; CLOCK_50   ; 3.123  ; 3.275  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[4]    ; CLOCK_50   ; 3.292  ; 3.522  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[5]    ; CLOCK_50   ; 3.098  ; 3.264  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[6]    ; CLOCK_50   ; 2.615  ; 2.780  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[7]    ; CLOCK_50   ; 3.493  ; 3.697  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[8]    ; CLOCK_50   ; 3.531  ; 3.751  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[9]    ; CLOCK_50   ; 3.043  ; 3.233  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[10]   ; CLOCK_50   ; 3.687  ; 3.933  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[11]   ; CLOCK_50   ; 3.522  ; 3.731  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[12]   ; CLOCK_50   ; 2.741  ; 2.877  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[13]   ; CLOCK_50   ; 3.440  ; 3.600  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[14]   ; CLOCK_50   ; 3.213  ; 3.400  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[15]   ; CLOCK_50   ; 3.027  ; 3.226  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_DQM[*]    ; CLOCK_50   ; 2.647  ; 2.824  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQM[0]   ; CLOCK_50   ; 2.666  ; 2.843  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
;  DRAM_DQM[1]   ; CLOCK_50   ; 2.647  ; 2.824  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_RAS_N     ; CLOCK_50   ; 2.556  ; 2.718  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_WE_N      ; CLOCK_50   ; 2.724  ; 2.933  ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[0] ;
; DRAM_CLK       ; CLOCK_50   ; -1.611 ;        ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
; DRAM_CLK       ; CLOCK_50   ;        ; -1.582 ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[1] ;
; GPIO_1_D[*]    ; CLOCK_50   ; 1.305  ;        ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[2] ;
;  GPIO_1_D[14]  ; CLOCK_50   ; 1.305  ;        ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[2] ;
; GPIO_1_D[*]    ; CLOCK_50   ;        ; 1.334  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[2] ;
;  GPIO_1_D[14]  ; CLOCK_50   ;        ; 1.334  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[2] ;
; GPIO_0_D[*]    ; CLOCK_50   ; 1.315  ;        ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
;  GPIO_0_D[0]   ; CLOCK_50   ; 1.315  ;        ; Rise       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
; GPIO_0_D[*]    ; CLOCK_50   ; 2.513  ; 1.344  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
;  GPIO_0_D[0]   ; CLOCK_50   ;        ; 1.344  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
;  GPIO_0_D[1]   ; CLOCK_50   ; 2.812  ; 2.986  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
;  GPIO_0_D[2]   ; CLOCK_50   ; 2.677  ; 2.836  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
;  GPIO_0_D[3]   ; CLOCK_50   ; 2.513  ; 2.680  ; Fall       ; u6|altpll_component|auto_generated|pll1|clk[4] ;
+----------------+------------+--------+--------+------------+------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                    ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin           ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; DRAM_ADDR[0]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[1]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[2]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[3]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[4]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[5]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[6]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[7]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[8]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[9]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[10] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[11] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[12] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQM[0]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQM[1]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_WE_N     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_CAS_N    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_RAS_N    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_CS_N     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_BA[0]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_BA[1]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_CLK      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_CKE      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_0_D[29]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_0_D[30]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_0_D[31]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_0_D[32]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_0_D[33]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_1_D[12]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_1_D[13]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_1_D[16]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_1_D[18]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_1_D[23]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_1_D[24]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_1_D[25]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_1_D[26]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_1_D[27]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_1_D[28]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_1_D[29]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_1_D[30]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_1_D[31]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_1_D[32]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_1_D[33]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[0]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[1]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[2]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[3]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[4]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[5]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[6]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[7]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[8]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[9]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[10]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[11]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[12]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[13]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[14]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[15]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_0_D[0]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_0_D[1]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_0_D[2]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_0_D[3]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_0_D[4]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_0_D[5]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_0_D[6]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_0_D[7]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_0_D[8]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_0_D[9]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_0_D[10]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_0_D[11]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_0_D[12]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_0_D[13]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_0_D[14]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_0_D[15]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_0_D[16]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_0_D[17]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_0_D[18]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_0_D[19]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_0_D[20]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_0_D[21]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_0_D[22]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_0_D[23]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_0_D[24]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_0_D[25]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_0_D[26]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_0_D[27]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_0_D[28]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_1_D[0]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_1_D[1]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_1_D[2]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_1_D[3]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_1_D[4]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_1_D[5]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_1_D[6]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_1_D[7]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_1_D[8]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_1_D[9]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_1_D[10]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_1_D[11]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_1_D[14]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_1_D[15]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_1_D[17]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_1_D[19]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_1_D[20]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_1_D[21]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO_1_D[22]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+----------------------------------------------------------------------------+
; Input Transition Times                                                     ;
+-------------------------+--------------+-----------------+-----------------+
; Pin                     ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+-------------------------+--------------+-----------------+-----------------+
; SW[1]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[2]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[3]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; GPIO_0_IN[0]            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; GPIO_0_IN[1]            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; GPIO_1_IN[1]            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; GPIO_0_D[29]            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; GPIO_0_D[30]            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; GPIO_0_D[31]            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; GPIO_0_D[32]            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; GPIO_0_D[33]            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; GPIO_1_D[12]            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; GPIO_1_D[13]            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; GPIO_1_D[16]            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; GPIO_1_D[18]            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; GPIO_1_D[23]            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; GPIO_1_D[24]            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; GPIO_1_D[25]            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; GPIO_1_D[26]            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; GPIO_1_D[27]            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; GPIO_1_D[28]            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; GPIO_1_D[29]            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; GPIO_1_D[30]            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; GPIO_1_D[31]            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; GPIO_1_D[32]            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; GPIO_1_D[33]            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; DRAM_DQ[0]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; DRAM_DQ[1]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; DRAM_DQ[2]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; DRAM_DQ[3]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; DRAM_DQ[4]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; DRAM_DQ[5]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; DRAM_DQ[6]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; DRAM_DQ[7]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; DRAM_DQ[8]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; DRAM_DQ[9]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; DRAM_DQ[10]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; DRAM_DQ[11]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; DRAM_DQ[12]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; DRAM_DQ[13]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; DRAM_DQ[14]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; DRAM_DQ[15]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; GPIO_0_D[0]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; GPIO_0_D[1]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; GPIO_0_D[2]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; GPIO_0_D[3]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; GPIO_0_D[4]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; GPIO_0_D[5]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; GPIO_0_D[6]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; GPIO_0_D[7]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; GPIO_0_D[8]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; GPIO_0_D[9]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; GPIO_0_D[10]            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; GPIO_0_D[11]            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; GPIO_0_D[12]            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; GPIO_0_D[13]            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; GPIO_0_D[14]            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; GPIO_0_D[15]            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; GPIO_0_D[16]            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; GPIO_0_D[17]            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; GPIO_0_D[18]            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; GPIO_0_D[19]            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; GPIO_0_D[20]            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; GPIO_0_D[21]            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; GPIO_0_D[22]            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; GPIO_0_D[23]            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; GPIO_0_D[24]            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; GPIO_0_D[25]            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; GPIO_0_D[26]            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; GPIO_0_D[27]            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; GPIO_0_D[28]            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; GPIO_1_D[0]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; GPIO_1_D[1]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; GPIO_1_D[2]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; GPIO_1_D[3]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; GPIO_1_D[4]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; GPIO_1_D[5]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; GPIO_1_D[6]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; GPIO_1_D[7]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; GPIO_1_D[8]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; GPIO_1_D[9]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; GPIO_1_D[10]            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; GPIO_1_D[11]            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; GPIO_1_D[14]            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; GPIO_1_D[15]            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; GPIO_1_D[17]            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; GPIO_1_D[19]            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; GPIO_1_D[20]            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; GPIO_1_D[21]            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; GPIO_1_D[22]            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; CLOCK_50                ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; KEY[0]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; GPIO_1_IN[0]            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[0]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; KEY[1]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_ASDO_DATA1~     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_FLASH_nCE_nCSO~ ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_DATA0~          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
+-------------------------+--------------+-----------------+-----------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; DRAM_ADDR[0]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.44e-09 V                   ; 2.38 V              ; -0.0145 V           ; 0.169 V                              ; 0.026 V                              ; 4.83e-10 s                  ; 4.71e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.44e-09 V                  ; 2.38 V             ; -0.0145 V          ; 0.169 V                             ; 0.026 V                             ; 4.83e-10 s                 ; 4.71e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_ADDR[1]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; DRAM_ADDR[2]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; DRAM_ADDR[3]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; DRAM_ADDR[4]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; DRAM_ADDR[5]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; DRAM_ADDR[6]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; DRAM_ADDR[7]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; DRAM_ADDR[8]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.44e-09 V                   ; 2.39 V              ; -0.0265 V           ; 0.2 V                                ; 0.033 V                              ; 2.94e-10 s                  ; 3.12e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.44e-09 V                  ; 2.39 V             ; -0.0265 V          ; 0.2 V                               ; 0.033 V                             ; 2.94e-10 s                 ; 3.12e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_ADDR[9]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.44e-09 V                   ; 2.38 V              ; -0.0145 V           ; 0.169 V                              ; 0.026 V                              ; 4.83e-10 s                  ; 4.71e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.44e-09 V                  ; 2.38 V             ; -0.0145 V          ; 0.169 V                             ; 0.026 V                             ; 4.83e-10 s                 ; 4.71e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_ADDR[10] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.44e-09 V                   ; 2.38 V              ; -0.0145 V           ; 0.169 V                              ; 0.026 V                              ; 4.83e-10 s                  ; 4.71e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.44e-09 V                  ; 2.38 V             ; -0.0145 V          ; 0.169 V                             ; 0.026 V                             ; 4.83e-10 s                 ; 4.71e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_ADDR[11] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.44e-09 V                   ; 2.38 V              ; -0.0145 V           ; 0.169 V                              ; 0.026 V                              ; 4.83e-10 s                  ; 4.71e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.44e-09 V                  ; 2.38 V             ; -0.0145 V          ; 0.169 V                             ; 0.026 V                             ; 4.83e-10 s                 ; 4.71e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_ADDR[12] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.44e-09 V                   ; 2.39 V              ; -0.0265 V           ; 0.2 V                                ; 0.033 V                              ; 2.94e-10 s                  ; 3.12e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.44e-09 V                  ; 2.39 V             ; -0.0265 V          ; 0.2 V                               ; 0.033 V                             ; 2.94e-10 s                 ; 3.12e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQM[0]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; DRAM_DQM[1]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; DRAM_WE_N     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.44e-09 V                   ; 2.38 V              ; -0.0145 V           ; 0.169 V                              ; 0.026 V                              ; 4.83e-10 s                  ; 4.71e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.44e-09 V                  ; 2.38 V             ; -0.0145 V          ; 0.169 V                             ; 0.026 V                             ; 4.83e-10 s                 ; 4.71e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_CAS_N    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.44e-09 V                   ; 2.38 V              ; -0.0145 V           ; 0.169 V                              ; 0.026 V                              ; 4.83e-10 s                  ; 4.71e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.44e-09 V                  ; 2.38 V             ; -0.0145 V          ; 0.169 V                             ; 0.026 V                             ; 4.83e-10 s                 ; 4.71e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_RAS_N    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.44e-09 V                   ; 2.38 V              ; -0.0145 V           ; 0.169 V                              ; 0.026 V                              ; 4.83e-10 s                  ; 4.71e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.44e-09 V                  ; 2.38 V             ; -0.0145 V          ; 0.169 V                             ; 0.026 V                             ; 4.83e-10 s                 ; 4.71e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_CS_N     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.33 V              ; -0.00616 V          ; 0.191 V                              ; 0.099 V                              ; 2.83e-09 s                  ; 2.56e-09 s                  ; No                         ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.33 V             ; -0.00616 V         ; 0.191 V                             ; 0.099 V                             ; 2.83e-09 s                 ; 2.56e-09 s                 ; No                        ; Yes                       ;
; DRAM_BA[0]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; DRAM_BA[1]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; DRAM_CLK      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; DRAM_CKE      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; GPIO_0_D[29]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; GPIO_0_D[30]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; GPIO_0_D[31]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; GPIO_0_D[32]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; GPIO_0_D[33]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; GPIO_1_D[12]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; GPIO_1_D[13]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; GPIO_1_D[16]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.44e-09 V                   ; 2.38 V              ; -0.0145 V           ; 0.169 V                              ; 0.026 V                              ; 4.83e-10 s                  ; 4.71e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.44e-09 V                  ; 2.38 V             ; -0.0145 V          ; 0.169 V                             ; 0.026 V                             ; 4.83e-10 s                 ; 4.71e-10 s                 ; Yes                       ; Yes                       ;
; GPIO_1_D[18]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.44e-09 V                   ; 2.38 V              ; -0.0145 V           ; 0.169 V                              ; 0.026 V                              ; 4.83e-10 s                  ; 4.71e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.44e-09 V                  ; 2.38 V             ; -0.0145 V          ; 0.169 V                             ; 0.026 V                             ; 4.83e-10 s                 ; 4.71e-10 s                 ; Yes                       ; Yes                       ;
; GPIO_1_D[23]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.44e-09 V                   ; 2.38 V              ; -0.0145 V           ; 0.169 V                              ; 0.026 V                              ; 4.83e-10 s                  ; 4.71e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.44e-09 V                  ; 2.38 V             ; -0.0145 V          ; 0.169 V                             ; 0.026 V                             ; 4.83e-10 s                 ; 4.71e-10 s                 ; Yes                       ; Yes                       ;
; GPIO_1_D[24]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.44e-09 V                   ; 2.38 V              ; -0.0145 V           ; 0.169 V                              ; 0.026 V                              ; 4.83e-10 s                  ; 4.71e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.44e-09 V                  ; 2.38 V             ; -0.0145 V          ; 0.169 V                             ; 0.026 V                             ; 4.83e-10 s                 ; 4.71e-10 s                 ; Yes                       ; Yes                       ;
; GPIO_1_D[25]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; GPIO_1_D[26]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.44e-09 V                   ; 2.33 V              ; -0.00624 V          ; 0.185 V                              ; 0.097 V                              ; 2.82e-09 s                  ; 2.56e-09 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.44e-09 V                  ; 2.33 V             ; -0.00624 V         ; 0.185 V                             ; 0.097 V                             ; 2.82e-09 s                 ; 2.56e-09 s                 ; No                        ; Yes                       ;
; GPIO_1_D[27]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.44e-09 V                   ; 2.39 V              ; -0.0265 V           ; 0.2 V                                ; 0.033 V                              ; 2.94e-10 s                  ; 3.12e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.44e-09 V                  ; 2.39 V             ; -0.0265 V          ; 0.2 V                               ; 0.033 V                             ; 2.94e-10 s                 ; 3.12e-10 s                 ; Yes                       ; Yes                       ;
; GPIO_1_D[28]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; GPIO_1_D[29]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.44e-09 V                   ; 2.38 V              ; -0.0145 V           ; 0.169 V                              ; 0.026 V                              ; 4.83e-10 s                  ; 4.71e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.44e-09 V                  ; 2.38 V             ; -0.0145 V          ; 0.169 V                             ; 0.026 V                             ; 4.83e-10 s                 ; 4.71e-10 s                 ; Yes                       ; Yes                       ;
; GPIO_1_D[30]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.44e-09 V                   ; 2.38 V              ; -0.0145 V           ; 0.169 V                              ; 0.026 V                              ; 4.83e-10 s                  ; 4.71e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.44e-09 V                  ; 2.38 V             ; -0.0145 V          ; 0.169 V                             ; 0.026 V                             ; 4.83e-10 s                 ; 4.71e-10 s                 ; Yes                       ; Yes                       ;
; GPIO_1_D[31]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.44e-09 V                   ; 2.38 V              ; -0.0145 V           ; 0.169 V                              ; 0.026 V                              ; 4.83e-10 s                  ; 4.71e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.44e-09 V                  ; 2.38 V             ; -0.0145 V          ; 0.169 V                             ; 0.026 V                             ; 4.83e-10 s                 ; 4.71e-10 s                 ; Yes                       ; Yes                       ;
; GPIO_1_D[32]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.44e-09 V                   ; 2.38 V              ; -0.0145 V           ; 0.169 V                              ; 0.026 V                              ; 4.83e-10 s                  ; 4.71e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.44e-09 V                  ; 2.38 V             ; -0.0145 V          ; 0.169 V                             ; 0.026 V                             ; 4.83e-10 s                 ; 4.71e-10 s                 ; Yes                       ; Yes                       ;
; GPIO_1_D[33]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.44e-09 V                   ; 2.38 V              ; -0.0145 V           ; 0.169 V                              ; 0.026 V                              ; 4.83e-10 s                  ; 4.71e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.44e-09 V                  ; 2.38 V             ; -0.0145 V          ; 0.169 V                             ; 0.026 V                             ; 4.83e-10 s                 ; 4.71e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[0]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.44e-09 V                   ; 2.38 V              ; -0.0145 V           ; 0.169 V                              ; 0.026 V                              ; 4.83e-10 s                  ; 4.71e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.44e-09 V                  ; 2.38 V             ; -0.0145 V          ; 0.169 V                             ; 0.026 V                             ; 4.83e-10 s                 ; 4.71e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[1]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.44e-09 V                   ; 2.38 V              ; -0.0145 V           ; 0.169 V                              ; 0.026 V                              ; 4.83e-10 s                  ; 4.71e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.44e-09 V                  ; 2.38 V             ; -0.0145 V          ; 0.169 V                             ; 0.026 V                             ; 4.83e-10 s                 ; 4.71e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[2]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; DRAM_DQ[3]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.44e-09 V                   ; 2.39 V              ; -0.0265 V           ; 0.2 V                                ; 0.033 V                              ; 2.94e-10 s                  ; 3.12e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.44e-09 V                  ; 2.39 V             ; -0.0265 V          ; 0.2 V                               ; 0.033 V                             ; 2.94e-10 s                 ; 3.12e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[4]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.44e-09 V                   ; 2.38 V              ; -0.0145 V           ; 0.169 V                              ; 0.026 V                              ; 4.83e-10 s                  ; 4.71e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.44e-09 V                  ; 2.38 V             ; -0.0145 V          ; 0.169 V                             ; 0.026 V                             ; 4.83e-10 s                 ; 4.71e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[5]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.44e-09 V                   ; 2.38 V              ; -0.0145 V           ; 0.169 V                              ; 0.026 V                              ; 4.83e-10 s                  ; 4.71e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.44e-09 V                  ; 2.38 V             ; -0.0145 V          ; 0.169 V                             ; 0.026 V                             ; 4.83e-10 s                 ; 4.71e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[6]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.44e-09 V                   ; 2.38 V              ; -0.0145 V           ; 0.169 V                              ; 0.026 V                              ; 4.83e-10 s                  ; 4.71e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.44e-09 V                  ; 2.38 V             ; -0.0145 V          ; 0.169 V                             ; 0.026 V                             ; 4.83e-10 s                 ; 4.71e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[7]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; DRAM_DQ[8]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; DRAM_DQ[9]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; DRAM_DQ[10]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; DRAM_DQ[11]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; DRAM_DQ[12]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; DRAM_DQ[13]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; DRAM_DQ[14]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; DRAM_DQ[15]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.44e-09 V                   ; 2.38 V              ; -0.0145 V           ; 0.169 V                              ; 0.026 V                              ; 4.83e-10 s                  ; 4.71e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.44e-09 V                  ; 2.38 V             ; -0.0145 V          ; 0.169 V                             ; 0.026 V                             ; 4.83e-10 s                 ; 4.71e-10 s                 ; Yes                       ; Yes                       ;
; GPIO_0_D[0]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; GPIO_0_D[1]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; GPIO_0_D[2]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; GPIO_0_D[3]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; GPIO_0_D[4]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; GPIO_0_D[5]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; GPIO_0_D[6]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; GPIO_0_D[7]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; GPIO_0_D[8]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; GPIO_0_D[9]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; GPIO_0_D[10]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; GPIO_0_D[11]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; GPIO_0_D[12]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; GPIO_0_D[13]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; GPIO_0_D[14]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; GPIO_0_D[15]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.33 V              ; -0.00616 V          ; 0.191 V                              ; 0.099 V                              ; 2.83e-09 s                  ; 2.56e-09 s                  ; No                         ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.33 V             ; -0.00616 V         ; 0.191 V                             ; 0.099 V                             ; 2.83e-09 s                 ; 2.56e-09 s                 ; No                        ; Yes                       ;
; GPIO_0_D[16]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; GPIO_0_D[17]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; GPIO_0_D[18]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; GPIO_0_D[19]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; GPIO_0_D[20]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; GPIO_0_D[21]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; GPIO_0_D[22]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; GPIO_0_D[23]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; GPIO_0_D[24]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; GPIO_0_D[25]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; GPIO_0_D[26]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; GPIO_0_D[27]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; GPIO_0_D[28]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.33 V              ; -0.00616 V          ; 0.191 V                              ; 0.099 V                              ; 2.83e-09 s                  ; 2.56e-09 s                  ; No                         ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.33 V             ; -0.00616 V         ; 0.191 V                             ; 0.099 V                             ; 2.83e-09 s                 ; 2.56e-09 s                 ; No                        ; Yes                       ;
; GPIO_1_D[0]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.44e-09 V                   ; 2.39 V              ; -0.0265 V           ; 0.2 V                                ; 0.033 V                              ; 2.94e-10 s                  ; 3.12e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.44e-09 V                  ; 2.39 V             ; -0.0265 V          ; 0.2 V                               ; 0.033 V                             ; 2.94e-10 s                 ; 3.12e-10 s                 ; Yes                       ; Yes                       ;
; GPIO_1_D[1]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; GPIO_1_D[2]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; GPIO_1_D[3]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; GPIO_1_D[4]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; GPIO_1_D[5]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; GPIO_1_D[6]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; GPIO_1_D[7]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; GPIO_1_D[8]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; GPIO_1_D[9]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; GPIO_1_D[10]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.33 V              ; -0.00616 V          ; 0.191 V                              ; 0.099 V                              ; 2.83e-09 s                  ; 2.56e-09 s                  ; No                         ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.33 V             ; -0.00616 V         ; 0.191 V                             ; 0.099 V                             ; 2.83e-09 s                 ; 2.56e-09 s                 ; No                        ; Yes                       ;
; GPIO_1_D[11]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; GPIO_1_D[14]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; GPIO_1_D[15]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; GPIO_1_D[17]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.44e-09 V                   ; 2.38 V              ; -0.0145 V           ; 0.169 V                              ; 0.026 V                              ; 4.83e-10 s                  ; 4.71e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.44e-09 V                  ; 2.38 V             ; -0.0145 V          ; 0.169 V                             ; 0.026 V                             ; 4.83e-10 s                 ; 4.71e-10 s                 ; Yes                       ; Yes                       ;
; GPIO_1_D[19]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.44e-09 V                   ; 2.38 V              ; -0.0145 V           ; 0.169 V                              ; 0.026 V                              ; 4.83e-10 s                  ; 4.71e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.44e-09 V                  ; 2.38 V             ; -0.0145 V          ; 0.169 V                             ; 0.026 V                             ; 4.83e-10 s                 ; 4.71e-10 s                 ; Yes                       ; Yes                       ;
; GPIO_1_D[20]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.44e-09 V                   ; 2.39 V              ; -0.0265 V           ; 0.2 V                                ; 0.033 V                              ; 2.94e-10 s                  ; 3.12e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.44e-09 V                  ; 2.39 V             ; -0.0265 V          ; 0.2 V                               ; 0.033 V                             ; 2.94e-10 s                 ; 3.12e-10 s                 ; Yes                       ; Yes                       ;
; GPIO_1_D[21]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.44e-09 V                   ; 2.38 V              ; -0.0145 V           ; 0.169 V                              ; 0.026 V                              ; 4.83e-10 s                  ; 4.71e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.44e-09 V                  ; 2.38 V             ; -0.0145 V          ; 0.169 V                             ; 0.026 V                             ; 4.83e-10 s                 ; 4.71e-10 s                 ; Yes                       ; Yes                       ;
; GPIO_1_D[22]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.45e-09 V                   ; 2.38 V              ; -0.0609 V           ; 0.148 V                              ; 0.095 V                              ; 2.82e-10 s                  ; 2.59e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.45e-09 V                  ; 2.38 V             ; -0.0609 V          ; 0.148 V                             ; 0.095 V                             ; 2.82e-10 s                 ; 2.59e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.61e-09 V                   ; 2.38 V              ; -0.00274 V          ; 0.141 V                              ; 0.006 V                              ; 4.7e-10 s                   ; 6.02e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 5.61e-09 V                  ; 2.38 V             ; -0.00274 V         ; 0.141 V                             ; 0.006 V                             ; 4.7e-10 s                  ; 6.02e-10 s                 ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 85c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; DRAM_ADDR[0]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.16e-07 V                   ; 2.35 V              ; -0.00832 V          ; 0.101 V                              ; 0.024 V                              ; 6.39e-10 s                  ; 6e-10 s                     ; Yes                        ; Yes                        ; 2.32 V                      ; 7.16e-07 V                  ; 2.35 V             ; -0.00832 V         ; 0.101 V                             ; 0.024 V                             ; 6.39e-10 s                 ; 6e-10 s                    ; Yes                       ; Yes                       ;
; DRAM_ADDR[1]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_ADDR[2]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_ADDR[3]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_ADDR[4]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_ADDR[5]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_ADDR[6]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_ADDR[7]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_ADDR[8]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.16e-07 V                   ; 2.36 V              ; -0.00476 V          ; 0.096 V                              ; 0.013 V                              ; 4.39e-10 s                  ; 4.15e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 7.16e-07 V                  ; 2.36 V             ; -0.00476 V         ; 0.096 V                             ; 0.013 V                             ; 4.39e-10 s                 ; 4.15e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_ADDR[9]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.16e-07 V                   ; 2.35 V              ; -0.00832 V          ; 0.101 V                              ; 0.024 V                              ; 6.39e-10 s                  ; 6e-10 s                     ; Yes                        ; Yes                        ; 2.32 V                      ; 7.16e-07 V                  ; 2.35 V             ; -0.00832 V         ; 0.101 V                             ; 0.024 V                             ; 6.39e-10 s                 ; 6e-10 s                    ; Yes                       ; Yes                       ;
; DRAM_ADDR[10] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.16e-07 V                   ; 2.35 V              ; -0.00832 V          ; 0.101 V                              ; 0.024 V                              ; 6.39e-10 s                  ; 6e-10 s                     ; Yes                        ; Yes                        ; 2.32 V                      ; 7.16e-07 V                  ; 2.35 V             ; -0.00832 V         ; 0.101 V                             ; 0.024 V                             ; 6.39e-10 s                 ; 6e-10 s                    ; Yes                       ; Yes                       ;
; DRAM_ADDR[11] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.16e-07 V                   ; 2.35 V              ; -0.00832 V          ; 0.101 V                              ; 0.024 V                              ; 6.39e-10 s                  ; 6e-10 s                     ; Yes                        ; Yes                        ; 2.32 V                      ; 7.16e-07 V                  ; 2.35 V             ; -0.00832 V         ; 0.101 V                             ; 0.024 V                             ; 6.39e-10 s                 ; 6e-10 s                    ; Yes                       ; Yes                       ;
; DRAM_ADDR[12] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.16e-07 V                   ; 2.36 V              ; -0.00476 V          ; 0.096 V                              ; 0.013 V                              ; 4.39e-10 s                  ; 4.15e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 7.16e-07 V                  ; 2.36 V             ; -0.00476 V         ; 0.096 V                             ; 0.013 V                             ; 4.39e-10 s                 ; 4.15e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQM[0]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQM[1]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_WE_N     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.16e-07 V                   ; 2.35 V              ; -0.00832 V          ; 0.101 V                              ; 0.024 V                              ; 6.39e-10 s                  ; 6e-10 s                     ; Yes                        ; Yes                        ; 2.32 V                      ; 7.16e-07 V                  ; 2.35 V             ; -0.00832 V         ; 0.101 V                             ; 0.024 V                             ; 6.39e-10 s                 ; 6e-10 s                    ; Yes                       ; Yes                       ;
; DRAM_CAS_N    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.16e-07 V                   ; 2.35 V              ; -0.00832 V          ; 0.101 V                              ; 0.024 V                              ; 6.39e-10 s                  ; 6e-10 s                     ; Yes                        ; Yes                        ; 2.32 V                      ; 7.16e-07 V                  ; 2.35 V             ; -0.00832 V         ; 0.101 V                             ; 0.024 V                             ; 6.39e-10 s                 ; 6e-10 s                    ; Yes                       ; Yes                       ;
; DRAM_RAS_N    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.16e-07 V                   ; 2.35 V              ; -0.00832 V          ; 0.101 V                              ; 0.024 V                              ; 6.39e-10 s                  ; 6e-10 s                     ; Yes                        ; Yes                        ; 2.32 V                      ; 7.16e-07 V                  ; 2.35 V             ; -0.00832 V         ; 0.101 V                             ; 0.024 V                             ; 6.39e-10 s                 ; 6e-10 s                    ; Yes                       ; Yes                       ;
; DRAM_CS_N     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.33 V              ; -0.00344 V          ; 0.134 V                              ; 0.075 V                              ; 3.33e-09 s                  ; 3.16e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.33 V             ; -0.00344 V         ; 0.134 V                             ; 0.075 V                             ; 3.33e-09 s                 ; 3.16e-09 s                 ; Yes                       ; Yes                       ;
; DRAM_BA[0]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_BA[1]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_CLK      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_CKE      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; GPIO_0_D[29]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; GPIO_0_D[30]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; GPIO_0_D[31]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; GPIO_0_D[32]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; GPIO_0_D[33]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; GPIO_1_D[12]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; GPIO_1_D[13]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; GPIO_1_D[16]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.16e-07 V                   ; 2.35 V              ; -0.00832 V          ; 0.101 V                              ; 0.024 V                              ; 6.39e-10 s                  ; 6e-10 s                     ; Yes                        ; Yes                        ; 2.32 V                      ; 7.16e-07 V                  ; 2.35 V             ; -0.00832 V         ; 0.101 V                             ; 0.024 V                             ; 6.39e-10 s                 ; 6e-10 s                    ; Yes                       ; Yes                       ;
; GPIO_1_D[18]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.16e-07 V                   ; 2.35 V              ; -0.00832 V          ; 0.101 V                              ; 0.024 V                              ; 6.39e-10 s                  ; 6e-10 s                     ; Yes                        ; Yes                        ; 2.32 V                      ; 7.16e-07 V                  ; 2.35 V             ; -0.00832 V         ; 0.101 V                             ; 0.024 V                             ; 6.39e-10 s                 ; 6e-10 s                    ; Yes                       ; Yes                       ;
; GPIO_1_D[23]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.16e-07 V                   ; 2.35 V              ; -0.00832 V          ; 0.101 V                              ; 0.024 V                              ; 6.39e-10 s                  ; 6e-10 s                     ; Yes                        ; Yes                        ; 2.32 V                      ; 7.16e-07 V                  ; 2.35 V             ; -0.00832 V         ; 0.101 V                             ; 0.024 V                             ; 6.39e-10 s                 ; 6e-10 s                    ; Yes                       ; Yes                       ;
; GPIO_1_D[24]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.16e-07 V                   ; 2.35 V              ; -0.00832 V          ; 0.101 V                              ; 0.024 V                              ; 6.39e-10 s                  ; 6e-10 s                     ; Yes                        ; Yes                        ; 2.32 V                      ; 7.16e-07 V                  ; 2.35 V             ; -0.00832 V         ; 0.101 V                             ; 0.024 V                             ; 6.39e-10 s                 ; 6e-10 s                    ; Yes                       ; Yes                       ;
; GPIO_1_D[25]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; GPIO_1_D[26]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.16e-07 V                   ; 2.33 V              ; -0.00349 V          ; 0.163 V                              ; 0.074 V                              ; 3.33e-09 s                  ; 3.14e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 7.16e-07 V                  ; 2.33 V             ; -0.00349 V         ; 0.163 V                             ; 0.074 V                             ; 3.33e-09 s                 ; 3.14e-09 s                 ; Yes                       ; Yes                       ;
; GPIO_1_D[27]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.16e-07 V                   ; 2.36 V              ; -0.00476 V          ; 0.096 V                              ; 0.013 V                              ; 4.39e-10 s                  ; 4.15e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 7.16e-07 V                  ; 2.36 V             ; -0.00476 V         ; 0.096 V                             ; 0.013 V                             ; 4.39e-10 s                 ; 4.15e-10 s                 ; Yes                       ; Yes                       ;
; GPIO_1_D[28]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; GPIO_1_D[29]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.16e-07 V                   ; 2.35 V              ; -0.00832 V          ; 0.101 V                              ; 0.024 V                              ; 6.39e-10 s                  ; 6e-10 s                     ; Yes                        ; Yes                        ; 2.32 V                      ; 7.16e-07 V                  ; 2.35 V             ; -0.00832 V         ; 0.101 V                             ; 0.024 V                             ; 6.39e-10 s                 ; 6e-10 s                    ; Yes                       ; Yes                       ;
; GPIO_1_D[30]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.16e-07 V                   ; 2.35 V              ; -0.00832 V          ; 0.101 V                              ; 0.024 V                              ; 6.39e-10 s                  ; 6e-10 s                     ; Yes                        ; Yes                        ; 2.32 V                      ; 7.16e-07 V                  ; 2.35 V             ; -0.00832 V         ; 0.101 V                             ; 0.024 V                             ; 6.39e-10 s                 ; 6e-10 s                    ; Yes                       ; Yes                       ;
; GPIO_1_D[31]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.16e-07 V                   ; 2.35 V              ; -0.00832 V          ; 0.101 V                              ; 0.024 V                              ; 6.39e-10 s                  ; 6e-10 s                     ; Yes                        ; Yes                        ; 2.32 V                      ; 7.16e-07 V                  ; 2.35 V             ; -0.00832 V         ; 0.101 V                             ; 0.024 V                             ; 6.39e-10 s                 ; 6e-10 s                    ; Yes                       ; Yes                       ;
; GPIO_1_D[32]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.16e-07 V                   ; 2.35 V              ; -0.00832 V          ; 0.101 V                              ; 0.024 V                              ; 6.39e-10 s                  ; 6e-10 s                     ; Yes                        ; Yes                        ; 2.32 V                      ; 7.16e-07 V                  ; 2.35 V             ; -0.00832 V         ; 0.101 V                             ; 0.024 V                             ; 6.39e-10 s                 ; 6e-10 s                    ; Yes                       ; Yes                       ;
; GPIO_1_D[33]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.16e-07 V                   ; 2.35 V              ; -0.00832 V          ; 0.101 V                              ; 0.024 V                              ; 6.39e-10 s                  ; 6e-10 s                     ; Yes                        ; Yes                        ; 2.32 V                      ; 7.16e-07 V                  ; 2.35 V             ; -0.00832 V         ; 0.101 V                             ; 0.024 V                             ; 6.39e-10 s                 ; 6e-10 s                    ; Yes                       ; Yes                       ;
; DRAM_DQ[0]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.16e-07 V                   ; 2.35 V              ; -0.00832 V          ; 0.101 V                              ; 0.024 V                              ; 6.39e-10 s                  ; 6e-10 s                     ; Yes                        ; Yes                        ; 2.32 V                      ; 7.16e-07 V                  ; 2.35 V             ; -0.00832 V         ; 0.101 V                             ; 0.024 V                             ; 6.39e-10 s                 ; 6e-10 s                    ; Yes                       ; Yes                       ;
; DRAM_DQ[1]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.16e-07 V                   ; 2.35 V              ; -0.00832 V          ; 0.101 V                              ; 0.024 V                              ; 6.39e-10 s                  ; 6e-10 s                     ; Yes                        ; Yes                        ; 2.32 V                      ; 7.16e-07 V                  ; 2.35 V             ; -0.00832 V         ; 0.101 V                             ; 0.024 V                             ; 6.39e-10 s                 ; 6e-10 s                    ; Yes                       ; Yes                       ;
; DRAM_DQ[2]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[3]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.16e-07 V                   ; 2.36 V              ; -0.00476 V          ; 0.096 V                              ; 0.013 V                              ; 4.39e-10 s                  ; 4.15e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 7.16e-07 V                  ; 2.36 V             ; -0.00476 V         ; 0.096 V                             ; 0.013 V                             ; 4.39e-10 s                 ; 4.15e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[4]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.16e-07 V                   ; 2.35 V              ; -0.00832 V          ; 0.101 V                              ; 0.024 V                              ; 6.39e-10 s                  ; 6e-10 s                     ; Yes                        ; Yes                        ; 2.32 V                      ; 7.16e-07 V                  ; 2.35 V             ; -0.00832 V         ; 0.101 V                             ; 0.024 V                             ; 6.39e-10 s                 ; 6e-10 s                    ; Yes                       ; Yes                       ;
; DRAM_DQ[5]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.16e-07 V                   ; 2.35 V              ; -0.00832 V          ; 0.101 V                              ; 0.024 V                              ; 6.39e-10 s                  ; 6e-10 s                     ; Yes                        ; Yes                        ; 2.32 V                      ; 7.16e-07 V                  ; 2.35 V             ; -0.00832 V         ; 0.101 V                             ; 0.024 V                             ; 6.39e-10 s                 ; 6e-10 s                    ; Yes                       ; Yes                       ;
; DRAM_DQ[6]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.16e-07 V                   ; 2.35 V              ; -0.00832 V          ; 0.101 V                              ; 0.024 V                              ; 6.39e-10 s                  ; 6e-10 s                     ; Yes                        ; Yes                        ; 2.32 V                      ; 7.16e-07 V                  ; 2.35 V             ; -0.00832 V         ; 0.101 V                             ; 0.024 V                             ; 6.39e-10 s                 ; 6e-10 s                    ; Yes                       ; Yes                       ;
; DRAM_DQ[7]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[8]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[9]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[10]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[11]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[12]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[13]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[14]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[15]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.16e-07 V                   ; 2.35 V              ; -0.00832 V          ; 0.101 V                              ; 0.024 V                              ; 6.39e-10 s                  ; 6e-10 s                     ; Yes                        ; Yes                        ; 2.32 V                      ; 7.16e-07 V                  ; 2.35 V             ; -0.00832 V         ; 0.101 V                             ; 0.024 V                             ; 6.39e-10 s                 ; 6e-10 s                    ; Yes                       ; Yes                       ;
; GPIO_0_D[0]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; GPIO_0_D[1]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; GPIO_0_D[2]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; GPIO_0_D[3]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; GPIO_0_D[4]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; GPIO_0_D[5]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; GPIO_0_D[6]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; GPIO_0_D[7]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; GPIO_0_D[8]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; GPIO_0_D[9]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; GPIO_0_D[10]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; GPIO_0_D[11]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; GPIO_0_D[12]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; GPIO_0_D[13]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; GPIO_0_D[14]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; GPIO_0_D[15]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.33 V              ; -0.00344 V          ; 0.134 V                              ; 0.075 V                              ; 3.33e-09 s                  ; 3.16e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.33 V             ; -0.00344 V         ; 0.134 V                             ; 0.075 V                             ; 3.33e-09 s                 ; 3.16e-09 s                 ; Yes                       ; Yes                       ;
; GPIO_0_D[16]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; GPIO_0_D[17]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; GPIO_0_D[18]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; GPIO_0_D[19]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; GPIO_0_D[20]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; GPIO_0_D[21]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; GPIO_0_D[22]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; GPIO_0_D[23]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; GPIO_0_D[24]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; GPIO_0_D[25]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; GPIO_0_D[26]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; GPIO_0_D[27]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; GPIO_0_D[28]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.33 V              ; -0.00344 V          ; 0.134 V                              ; 0.075 V                              ; 3.33e-09 s                  ; 3.16e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.33 V             ; -0.00344 V         ; 0.134 V                             ; 0.075 V                             ; 3.33e-09 s                 ; 3.16e-09 s                 ; Yes                       ; Yes                       ;
; GPIO_1_D[0]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.16e-07 V                   ; 2.36 V              ; -0.00476 V          ; 0.096 V                              ; 0.013 V                              ; 4.39e-10 s                  ; 4.15e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 7.16e-07 V                  ; 2.36 V             ; -0.00476 V         ; 0.096 V                             ; 0.013 V                             ; 4.39e-10 s                 ; 4.15e-10 s                 ; Yes                       ; Yes                       ;
; GPIO_1_D[1]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; GPIO_1_D[2]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; GPIO_1_D[3]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; GPIO_1_D[4]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; GPIO_1_D[5]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; GPIO_1_D[6]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; GPIO_1_D[7]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; GPIO_1_D[8]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; GPIO_1_D[9]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; GPIO_1_D[10]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.33 V              ; -0.00344 V          ; 0.134 V                              ; 0.075 V                              ; 3.33e-09 s                  ; 3.16e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.33 V             ; -0.00344 V         ; 0.134 V                             ; 0.075 V                             ; 3.33e-09 s                 ; 3.16e-09 s                 ; Yes                       ; Yes                       ;
; GPIO_1_D[11]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; GPIO_1_D[14]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; GPIO_1_D[15]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; GPIO_1_D[17]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.16e-07 V                   ; 2.35 V              ; -0.00832 V          ; 0.101 V                              ; 0.024 V                              ; 6.39e-10 s                  ; 6e-10 s                     ; Yes                        ; Yes                        ; 2.32 V                      ; 7.16e-07 V                  ; 2.35 V             ; -0.00832 V         ; 0.101 V                             ; 0.024 V                             ; 6.39e-10 s                 ; 6e-10 s                    ; Yes                       ; Yes                       ;
; GPIO_1_D[19]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.16e-07 V                   ; 2.35 V              ; -0.00832 V          ; 0.101 V                              ; 0.024 V                              ; 6.39e-10 s                  ; 6e-10 s                     ; Yes                        ; Yes                        ; 2.32 V                      ; 7.16e-07 V                  ; 2.35 V             ; -0.00832 V         ; 0.101 V                             ; 0.024 V                             ; 6.39e-10 s                 ; 6e-10 s                    ; Yes                       ; Yes                       ;
; GPIO_1_D[20]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.16e-07 V                   ; 2.36 V              ; -0.00476 V          ; 0.096 V                              ; 0.013 V                              ; 4.39e-10 s                  ; 4.15e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 7.16e-07 V                  ; 2.36 V             ; -0.00476 V         ; 0.096 V                             ; 0.013 V                             ; 4.39e-10 s                 ; 4.15e-10 s                 ; Yes                       ; Yes                       ;
; GPIO_1_D[21]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.16e-07 V                   ; 2.35 V              ; -0.00832 V          ; 0.101 V                              ; 0.024 V                              ; 6.39e-10 s                  ; 6e-10 s                     ; Yes                        ; Yes                        ; 2.32 V                      ; 7.16e-07 V                  ; 2.35 V             ; -0.00832 V         ; 0.101 V                             ; 0.024 V                             ; 6.39e-10 s                 ; 6e-10 s                    ; Yes                       ; Yes                       ;
; GPIO_1_D[22]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.74e-07 V                   ; 2.36 V              ; -0.0201 V           ; 0.072 V                              ; 0.033 V                              ; 4.04e-10 s                  ; 3.29e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 5.74e-07 V                  ; 2.36 V             ; -0.0201 V          ; 0.072 V                             ; 0.033 V                             ; 4.04e-10 s                 ; 3.29e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 9.45e-07 V                   ; 2.35 V              ; -0.00643 V          ; 0.081 V                              ; 0.031 V                              ; 5.31e-10 s                  ; 7.59e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 9.45e-07 V                  ; 2.35 V             ; -0.00643 V         ; 0.081 V                             ; 0.031 V                             ; 5.31e-10 s                 ; 7.59e-10 s                 ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Fast 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; DRAM_ADDR[0]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DRAM_ADDR[1]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_ADDR[2]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_ADDR[3]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_ADDR[4]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_ADDR[5]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_ADDR[6]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_ADDR[7]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_ADDR[8]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_ADDR[9]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DRAM_ADDR[10] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DRAM_ADDR[11] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DRAM_ADDR[12] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQM[0]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQM[1]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_WE_N     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DRAM_CAS_N    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DRAM_RAS_N    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DRAM_CS_N     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.64 V              ; -0.0113 V           ; 0.208 V                              ; 0.179 V                              ; 2.38e-09 s                  ; 2.23e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.64 V             ; -0.0113 V          ; 0.208 V                             ; 0.179 V                             ; 2.38e-09 s                 ; 2.23e-09 s                 ; No                        ; Yes                       ;
; DRAM_BA[0]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_BA[1]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_CLK      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_CKE      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; GPIO_0_D[29]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; GPIO_0_D[30]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; GPIO_0_D[31]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; GPIO_0_D[32]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; GPIO_0_D[33]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; GPIO_1_D[12]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; GPIO_1_D[13]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; GPIO_1_D[16]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; GPIO_1_D[18]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; GPIO_1_D[23]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; GPIO_1_D[24]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; GPIO_1_D[25]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; GPIO_1_D[26]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.64 V              ; -0.0117 V           ; 0.202 V                              ; 0.176 V                              ; 2.38e-09 s                  ; 2.22e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.64 V             ; -0.0117 V          ; 0.202 V                             ; 0.176 V                             ; 2.38e-09 s                 ; 2.22e-09 s                 ; No                        ; Yes                       ;
; GPIO_1_D[27]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; GPIO_1_D[28]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; GPIO_1_D[29]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; GPIO_1_D[30]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; GPIO_1_D[31]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; GPIO_1_D[32]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; GPIO_1_D[33]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DRAM_DQ[0]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DRAM_DQ[1]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DRAM_DQ[2]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[3]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[4]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DRAM_DQ[5]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DRAM_DQ[6]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DRAM_DQ[7]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[8]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[9]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[10]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[11]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[12]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[13]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[14]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[15]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; GPIO_0_D[0]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; GPIO_0_D[1]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; GPIO_0_D[2]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; GPIO_0_D[3]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; GPIO_0_D[4]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; GPIO_0_D[5]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; GPIO_0_D[6]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; GPIO_0_D[7]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; GPIO_0_D[8]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; GPIO_0_D[9]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; GPIO_0_D[10]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; GPIO_0_D[11]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; GPIO_0_D[12]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; GPIO_0_D[13]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; GPIO_0_D[14]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; GPIO_0_D[15]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.64 V              ; -0.0113 V           ; 0.208 V                              ; 0.179 V                              ; 2.38e-09 s                  ; 2.23e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.64 V             ; -0.0113 V          ; 0.208 V                             ; 0.179 V                             ; 2.38e-09 s                 ; 2.23e-09 s                 ; No                        ; Yes                       ;
; GPIO_0_D[16]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; GPIO_0_D[17]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; GPIO_0_D[18]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; GPIO_0_D[19]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; GPIO_0_D[20]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; GPIO_0_D[21]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; GPIO_0_D[22]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; GPIO_0_D[23]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; GPIO_0_D[24]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; GPIO_0_D[25]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; GPIO_0_D[26]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; GPIO_0_D[27]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; GPIO_0_D[28]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.64 V              ; -0.0113 V           ; 0.208 V                              ; 0.179 V                              ; 2.38e-09 s                  ; 2.23e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.64 V             ; -0.0113 V          ; 0.208 V                             ; 0.179 V                             ; 2.38e-09 s                 ; 2.23e-09 s                 ; No                        ; Yes                       ;
; GPIO_1_D[0]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; GPIO_1_D[1]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; GPIO_1_D[2]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; GPIO_1_D[3]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; GPIO_1_D[4]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; GPIO_1_D[5]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; GPIO_1_D[6]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; GPIO_1_D[7]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; GPIO_1_D[8]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; GPIO_1_D[9]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; GPIO_1_D[10]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.64 V              ; -0.0113 V           ; 0.208 V                              ; 0.179 V                              ; 2.38e-09 s                  ; 2.23e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.64 V             ; -0.0113 V          ; 0.208 V                             ; 0.179 V                             ; 2.38e-09 s                 ; 2.23e-09 s                 ; No                        ; Yes                       ;
; GPIO_1_D[11]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; GPIO_1_D[14]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; GPIO_1_D[15]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; GPIO_1_D[17]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; GPIO_1_D[19]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; GPIO_1_D[20]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; GPIO_1_D[21]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; GPIO_1_D[22]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.22e-08 V                   ; 2.74 V              ; -0.06 V             ; 0.158 V                              ; 0.08 V                               ; 2.68e-10 s                  ; 2.19e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.22e-08 V                  ; 2.74 V             ; -0.06 V            ; 0.158 V                             ; 0.08 V                              ; 2.68e-10 s                 ; 2.19e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 3.54e-08 V                   ; 2.7 V               ; -0.00943 V          ; 0.276 V                              ; 0.035 V                              ; 3.19e-10 s                  ; 4.99e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 3.54e-08 V                  ; 2.7 V              ; -0.00943 V         ; 0.276 V                             ; 0.035 V                             ; 3.19e-10 s                 ; 4.99e-10 s                 ; No                        ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                                                             ;
+------------------------------------------------+------------------------------------------------+----------+----------+----------+----------+
; From Clock                                     ; To Clock                                       ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------------------------------------------+------------------------------------------------+----------+----------+----------+----------+
; CLOCK_50                                       ; CLOCK_50                                       ; 3356     ; 0        ; 0        ; 0        ;
; CLOCK_50                                       ; u6|altpll_component|auto_generated|pll1|clk[0] ; 24       ; 0        ; 0        ; 0        ;
; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 11790    ; 0        ; 0        ; 0        ;
; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 18       ; 0        ; 0        ; 0        ;
; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 18       ; 0        ; 0        ; 0        ;
; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 1022     ; 46       ; 0        ; 677      ;
+------------------------------------------------+------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                                                              ;
+------------------------------------------------+------------------------------------------------+----------+----------+----------+----------+
; From Clock                                     ; To Clock                                       ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------------------------------------------+------------------------------------------------+----------+----------+----------+----------+
; CLOCK_50                                       ; CLOCK_50                                       ; 3356     ; 0        ; 0        ; 0        ;
; CLOCK_50                                       ; u6|altpll_component|auto_generated|pll1|clk[0] ; 24       ; 0        ; 0        ; 0        ;
; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 11790    ; 0        ; 0        ; 0        ;
; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[0] ; 18       ; 0        ; 0        ; 0        ;
; u6|altpll_component|auto_generated|pll1|clk[0] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 18       ; 0        ; 0        ; 0        ;
; u6|altpll_component|auto_generated|pll1|clk[4] ; u6|altpll_component|auto_generated|pll1|clk[4] ; 1022     ; 46       ; 0        ; 677      ;
+------------------------------------------------+------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+---------------------------------------------------------------------------------------------------------+
; Recovery Transfers                                                                                      ;
+------------+------------------------------------------------+----------+----------+----------+----------+
; From Clock ; To Clock                                       ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+------------------------------------------------+----------+----------+----------+----------+
; CLOCK_50   ; CLOCK_50                                       ; 519      ; 0        ; 0        ; 0        ;
; CLOCK_50   ; u6|altpll_component|auto_generated|pll1|clk[0] ; 276      ; 0        ; 0        ; 0        ;
; CLOCK_50   ; u6|altpll_component|auto_generated|pll1|clk[4] ; 82       ; 0        ; 32       ; 0        ;
+------------+------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+---------------------------------------------------------------------------------------------------------+
; Removal Transfers                                                                                       ;
+------------+------------------------------------------------+----------+----------+----------+----------+
; From Clock ; To Clock                                       ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+------------------------------------------------+----------+----------+----------+----------+
; CLOCK_50   ; CLOCK_50                                       ; 519      ; 0        ; 0        ; 0        ;
; CLOCK_50   ; u6|altpll_component|auto_generated|pll1|clk[0] ; 276      ; 0        ; 0        ; 0        ;
; CLOCK_50   ; u6|altpll_component|auto_generated|pll1|clk[4] ; 82       ; 0        ; 32       ; 0        ;
+------------+------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths                            ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 3     ; 3    ;
; Unconstrained Input Ports       ; 8     ; 8    ;
; Unconstrained Input Port Paths  ; 301   ; 301  ;
; Unconstrained Output Ports      ; 46    ; 46   ;
; Unconstrained Output Port Paths ; 100   ; 100  ;
+---------------------------------+-------+------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit TimeQuest Timing Analyzer
    Info: Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version
    Info: Processing started: Mon Jul 04 15:52:28 2016
Info: Command: quartus_sta DE2_115_CAMERA -c DE2_115_CAMERA
Info: qsta_default_script.tcl version: #1
Warning (20013): Ignored assignments for entity "DE0_NANO" -- entity does not exist in design
    Warning (20014): Assignment for entity set_instance_assignment -name PARTITION_HIERARCHY root_partition -to | -entity DE0_NANO -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -entity DE0_NANO -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -entity DE0_NANO -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_PRESERVE_HIGH_SPEED_TILES ON -entity DE0_NANO -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IGNORE_SOURCE_FILE_CHANGES OFF -entity DE0_NANO -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_ALWAYS_USE_QXP_NETLIST OFF -entity DE0_NANO -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_COLOR 16764057 -entity DE0_NANO -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IMPORT_ASSIGNMENTS ON -entity DE0_NANO -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_ASSIGNMENTS REPLACE_CONFLICTING -entity DE0_NANO -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_LOGICLOCK_REGIONS REPLACE_CONFLICTING -entity DE0_NANO -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IMPORT_PIN_ASSIGNMENTS ON -entity DE0_NANO -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IMPORT_PROMOTE_ASSIGNMENTS ON -entity DE0_NANO -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_TYPE STANDARD_PARTITION -entity DE0_NANO -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name ALLOW_MULTIPLE_PERSONAS OFF -entity DE0_NANO -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_ASD_REGION_ID 1 -entity DE0_NANO -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name CROSS_BOUNDARY_OPTIMIZATIONS OFF -entity DE0_NANO -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PROPAGATE_CONSTANTS_ON_INPUTS ON -entity DE0_NANO -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PROPAGATE_INVERSIONS_ON_INPUTS ON -entity DE0_NANO -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name REMOVE_LOGIC_ON_UNCONNECTED_OUTPUTS ON -entity DE0_NANO -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_INPUTS ON -entity DE0_NANO -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_BIDIRS ON -entity DE0_NANO -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name ABSORB_PATHS_FROM_OUTPUTS_TO_INPUTS ON -entity DE0_NANO -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_EXTRACT_HARD_BLOCK_NODES ON -entity DE0_NANO -section_id Top was ignored
Info (20030): Parallel compilation is enabled and will use 2 of the 2 processors detected
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Info (332164): Evaluating HDL-embedded SDC commands
    Info (332165): Entity dcfifo_aij1
        Info (332166): set_false_path -from *rdptr_g* -to *ws_dgrp|dffpipe_od9:dffpipe8|dffe9a* 
        Info (332166): set_false_path -from *delayed_wrptr_g* -to *rs_dgwp|dffpipe_nd9:dffpipe5|dffe6a* 
    Info (332165): Entity dcfifo_ihj1
        Info (332166): set_false_path -from *rdptr_g* -to *ws_dgrp|dffpipe_md9:dffpipe8|dffe9a* 
        Info (332166): set_false_path -from *delayed_wrptr_g* -to *rs_dgwp|dffpipe_ld9:dffpipe5|dffe6a* 
Info (332104): Reading SDC File: 'DE2_115_D5M_VGA.SDC'
Warning (332174): Ignored filter at DE2_115_D5M_VGA.sdc(10): CLOCK2_50 could not be matched with a port
Warning (332049): Ignored create_clock at DE2_115_D5M_VGA.sdc(10): Argument <targets> is an empty collection
    Info (332050): create_clock -period 20 [get_ports CLOCK2_50]
Warning (332174): Ignored filter at DE2_115_D5M_VGA.sdc(11): CLOCK3_50 could not be matched with a port
Warning (332049): Ignored create_clock at DE2_115_D5M_VGA.sdc(11): Argument <targets> is an empty collection
    Info (332050): create_clock -period 20 [get_ports CLOCK3_50]
Info (332110): Deriving PLL clocks
    Info (332110): create_generated_clock -source {u6|altpll_component|auto_generated|pll1|inclk[0]} -multiply_by 2 -duty_cycle 50.00 -name {u6|altpll_component|auto_generated|pll1|clk[0]} {u6|altpll_component|auto_generated|pll1|clk[0]}
    Info (332110): create_generated_clock -source {u6|altpll_component|auto_generated|pll1|inclk[0]} -multiply_by 2 -phase -105.00 -duty_cycle 50.00 -name {u6|altpll_component|auto_generated|pll1|clk[1]} {u6|altpll_component|auto_generated|pll1|clk[1]}
    Info (332110): create_generated_clock -source {u6|altpll_component|auto_generated|pll1|inclk[0]} -divide_by 2 -duty_cycle 50.00 -name {u6|altpll_component|auto_generated|pll1|clk[2]} {u6|altpll_component|auto_generated|pll1|clk[2]}
    Info (332110): create_generated_clock -source {u6|altpll_component|auto_generated|pll1|inclk[0]} -divide_by 5 -multiply_by 4 -duty_cycle 50.00 -name {u6|altpll_component|auto_generated|pll1|clk[4]} {u6|altpll_component|auto_generated|pll1|clk[4]}
Info (332151): Clock uncertainty is not calculated until you update the timing netlist.
Warning (332060): Node: GPIO_1_IN[0] was determined to be a clock but was found without an associated clock assignment.
Warning (332060): Node: RAW2RGB:u4|dval_ctrl was determined to be a clock but was found without an associated clock assignment.
Warning (332060): Node: I2C_CCD_Config:u8|mI2C_CTRL_CLK was determined to be a clock but was found without an associated clock assignment.
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1200mV 85C Model
Info (332146): Worst-case setup slack is 1.728
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     1.728         0.000 u6|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     9.411         0.000 u6|altpll_component|auto_generated|pll1|clk[4] 
    Info (332119):    13.764         0.000 CLOCK_50 
Info (332146): Worst-case hold slack is 0.342
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.342         0.000 u6|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     0.342         0.000 u6|altpll_component|auto_generated|pll1|clk[4] 
    Info (332119):     0.382         0.000 CLOCK_50 
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case recovery slack is -1.470
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -1.470       -68.874 u6|altpll_component|auto_generated|pll1|clk[4] 
    Info (332119):     4.355         0.000 u6|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):    14.783         0.000 CLOCK_50 
Info (332146): Worst-case removal slack is 2.249
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     2.249         0.000 CLOCK_50 
    Info (332119):     4.099         0.000 u6|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     4.109         0.000 u6|altpll_component|auto_generated|pll1|clk[4] 
Info (332146): Worst-case minimum pulse width slack is 4.747
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     4.747         0.000 u6|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     9.653         0.000 CLOCK_50 
    Info (332119):    12.243         0.000 u6|altpll_component|auto_generated|pll1|clk[4] 
Info (332114): Report Metastability: Found 54 synchronizer chains.
    Info (332114): Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

    Info (332114): Number of Synchronizer Chains Found: 54
    Info (332114): Shortest Synchronizer Chain: 2 Registers
    Info (332114): Fraction of Chains for which MTBFs Could Not be Calculated: 0.000
    Info (332114): Worst Case Available Settling Time: 15.039 ns
    Info (332114): 
    Info (332114): Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
    Info (332114):   - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8
Info: Analyzing Slow 1200mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Warning (332060): Node: GPIO_1_IN[0] was determined to be a clock but was found without an associated clock assignment.
Warning (332060): Node: RAW2RGB:u4|dval_ctrl was determined to be a clock but was found without an associated clock assignment.
Warning (332060): Node: I2C_CCD_Config:u8|mI2C_CTRL_CLK was determined to be a clock but was found without an associated clock assignment.
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Info (332146): Worst-case setup slack is 2.606
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     2.606         0.000 u6|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     9.761         0.000 u6|altpll_component|auto_generated|pll1|clk[4] 
    Info (332119):    14.352         0.000 CLOCK_50 
Info (332146): Worst-case hold slack is 0.298
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.298         0.000 u6|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     0.298         0.000 u6|altpll_component|auto_generated|pll1|clk[4] 
    Info (332119):     0.333         0.000 CLOCK_50 
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case recovery slack is -1.040
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -1.040       -29.444 u6|altpll_component|auto_generated|pll1|clk[4] 
    Info (332119):     4.968         0.000 u6|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):    15.281         0.000 CLOCK_50 
Info (332146): Worst-case removal slack is 2.018
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     2.018         0.000 CLOCK_50 
    Info (332119):     3.629         0.000 u6|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     3.636         0.000 u6|altpll_component|auto_generated|pll1|clk[4] 
Info (332146): Worst-case minimum pulse width slack is 4.741
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     4.741         0.000 u6|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     9.648         0.000 CLOCK_50 
    Info (332119):    12.237         0.000 u6|altpll_component|auto_generated|pll1|clk[4] 
Info (332114): Report Metastability: Found 54 synchronizer chains.
    Info (332114): Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

    Info (332114): Number of Synchronizer Chains Found: 54
    Info (332114): Shortest Synchronizer Chain: 2 Registers
    Info (332114): Fraction of Chains for which MTBFs Could Not be Calculated: 0.000
    Info (332114): Worst Case Available Settling Time: 15.586 ns
    Info (332114): 
    Info (332114): Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
    Info (332114):   - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8
Info: Analyzing Fast 1200mV 0C Model
Warning (332060): Node: GPIO_1_IN[0] was determined to be a clock but was found without an associated clock assignment.
Warning (332060): Node: RAW2RGB:u4|dval_ctrl was determined to be a clock but was found without an associated clock assignment.
Warning (332060): Node: I2C_CCD_Config:u8|mI2C_CTRL_CLK was determined to be a clock but was found without an associated clock assignment.
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Info (332146): Worst-case setup slack is 5.081
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     5.081         0.000 u6|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):    10.666         0.000 u6|altpll_component|auto_generated|pll1|clk[4] 
    Info (332119):    16.303         0.000 CLOCK_50 
Info (332146): Worst-case hold slack is 0.178
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.178         0.000 u6|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     0.178         0.000 u6|altpll_component|auto_generated|pll1|clk[4] 
    Info (332119):     0.201         0.000 CLOCK_50 
Info (332146): Worst-case recovery slack is 0.128
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.128         0.000 u6|altpll_component|auto_generated|pll1|clk[4] 
    Info (332119):     6.639         0.000 u6|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):    16.840         0.000 CLOCK_50 
Info (332146): Worst-case removal slack is 1.221
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     1.221         0.000 CLOCK_50 
    Info (332119):     2.394         0.000 u6|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     2.400         0.000 u6|altpll_component|auto_generated|pll1|clk[4] 
Info (332146): Worst-case minimum pulse width slack is 4.755
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     4.755         0.000 u6|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     9.462         0.000 CLOCK_50 
    Info (332119):    12.246         0.000 u6|altpll_component|auto_generated|pll1|clk[4] 
Info (332114): Report Metastability: Found 54 synchronizer chains.
    Info (332114): Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

    Info (332114): Number of Synchronizer Chains Found: 54
    Info (332114): Shortest Synchronizer Chain: 2 Registers
    Info (332114): Fraction of Chains for which MTBFs Could Not be Calculated: 0.000
    Info (332114): Worst Case Available Settling Time: 17.210 ns
    Info (332114): 
    Info (332114): Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
    Info (332114):   - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 39 warnings
    Info: Peak virtual memory: 521 megabytes
    Info: Processing ended: Mon Jul 04 15:52:37 2016
    Info: Elapsed time: 00:00:09
    Info: Total CPU time (on all processors): 00:00:08


