<!DOCTYPE HTML PUBLIC "-//W3C//DTD HTML 4.01 Transitional//EN">
<HTML>
 <HEAD>
   <TITLE> [Socketcan-users] Where can I find a linux 3.0 (or later) flexcan driver for a Freescale P1010RDB board?
   </TITLE>
   <LINK REL="Index" HREF="http://lists.berlios.de/pipermail/socketcan-users/2011-August/index.html" >
   <LINK REL="made" HREF="mailto:socketcan-users%40lists.berlios.de?Subject=Re%3A%20%5BSocketcan-users%5D%20Where%20can%20I%20find%20a%20linux%203.0%20%28or%20later%29%0A%20flexcan%20driver%20for%20a%20Freescale%20P1010RDB%20board%3F&In-Reply-To=%3C4E3AAA3A.2090100%40pengutronix.de%3E">
   <META NAME="robots" CONTENT="index,nofollow">
   <style type="text/css">
       pre {
           white-space: pre-wrap;       /* css-2.1, curent FF, Opera, Safari */
           }
   </style>
   <META http-equiv="Content-Type" content="text/html; charset=us-ascii">
   <LINK REL="Previous"  HREF="002032.html">
   <LINK REL="Next"  HREF="002037.html">
 </HEAD>
 <BODY BGCOLOR="#ffffff">
   <H1>[Socketcan-users] Where can I find a linux 3.0 (or later) flexcan driver for a Freescale P1010RDB board?</H1>
    <B>Marc Kleine-Budde</B> 
    <A HREF="mailto:socketcan-users%40lists.berlios.de?Subject=Re%3A%20%5BSocketcan-users%5D%20Where%20can%20I%20find%20a%20linux%203.0%20%28or%20later%29%0A%20flexcan%20driver%20for%20a%20Freescale%20P1010RDB%20board%3F&In-Reply-To=%3C4E3AAA3A.2090100%40pengutronix.de%3E"
       TITLE="[Socketcan-users] Where can I find a linux 3.0 (or later) flexcan driver for a Freescale P1010RDB board?">mkl at pengutronix.de
       </A><BR>
    <I>Thu Aug  4 16:18:34 CEST 2011</I>
    <P><UL>
        <LI>Previous message: <A HREF="002032.html">[Socketcan-users] Where can I find a linux 3.0 (or later) flexcan driver for a Freescale P1010RDB board?
</A></li>
        <LI>Next message: <A HREF="002037.html">[Socketcan-users] Where can I find a linux 3.0 (or later) flexcan driver for a Freescale P1010RDB board?
</A></li>
         <LI> <B>Messages sorted by:</B> 
              <a href="date.html#2034">[ date ]</a>
              <a href="thread.html#2034">[ thread ]</a>
              <a href="subject.html#2034">[ subject ]</a>
              <a href="author.html#2034">[ author ]</a>
         </LI>
       </UL>
    <HR>  
<!--beginarticle-->
<PRE>On 08/04/2011 03:49 PM, Robin Holt wrote:
&gt;&gt;&gt;&gt;<i> I'm going to test your patches on arm if you post them.
</I>&gt;&gt;&gt;<i>
</I>&gt;&gt;&gt;<i> Is there an arm in_be32 which is equivalent to readl?  Ditto out_be32
</I>&gt;&gt;&gt;<i> == writel?  If so, can we just convert all readl/writel's in flexcan.c
</I>&gt;&gt;&gt;<i> over to in_be32 and out_be32?
</I>&gt;&gt;<i>
</I>&gt;&gt;<i> &quot;be32&quot; is wrong for the arm i.mx in little endian mode.
</I>&gt;<i> 
</I>&gt;<i> Is the following &quot;right&quot; then?  It is at least less intrusive than what
</I>&gt;<i> Freescale had done.
</I>&gt;<i> 
</I>&gt;<i> I do not like the #ifdef..., but I do not know now what it should be.
</I>
It's just one ifdef...

&gt;<i> Author: Robin Holt &lt;<A HREF="https://lists.berlios.de/mailman/listinfo/socketcan-users">holt at sgi.com</A>&gt;
</I>&gt;<i> Date:   Wed Aug 3 20:04:23 2011 -0500
</I>&gt;<i> 
</I>&gt;<i> Subject: [Flexcan] Abstract off read/write for arm vs ppc.
</I>
It's not arm vs. ppc rather big vs. little endian

&gt;<i> First step in converting the flexcan from supporting just arm to
</I>&gt;<i> supporting both arm and powerpc (of) architectures.
</I>
make it LE and BE

&gt;<i> arm is little endian, ppc is big endian.  Change readl/writel over to
</I>&gt;<i> using in_be32/out_be32 for ppc.
</I>&gt;<i> 
</I>&gt;<i> Signed-off-by: Robin Holt &lt;<A HREF="https://lists.berlios.de/mailman/listinfo/socketcan-users">holt at sgi.com</A>&gt;
</I>&gt;<i> 
</I>&gt;<i> diff --git a/drivers/net/can/flexcan.c b/drivers/net/can/flexcan.c
</I>&gt;<i> index 67d9fc0..ad16cbf 100644
</I>&gt;<i> --- a/drivers/net/can/flexcan.c
</I>&gt;<i> +++ b/drivers/net/can/flexcan.c
</I>&gt;<i> @@ -196,6 +196,31 @@ static struct can_bittiming_const flexcan_bittiming_const = {
</I>&gt;<i>  };
</I>&gt;<i>  
</I>&gt;<i>  /*
</I>&gt;<i> + * Abstract off the read/write for arm versus ppc.
</I>                                      ^^^^^^^^^^^^^^

LE vs. BE

&gt;<i> + */
</I>&gt;<i> +#ifdef CONFIG_FLEXCAN_OF
</I>
We have open firmware on arm, too. Look for a generic endianess CONFIG_.
I'd keep the &quot;l&quot; in readl and writel for the functions names. IMHO the
address should be an &quot;void __iomem *&quot; or an &quot;u32 __iomem *&quot; as defined
in the structs.

The rest looks good.

cheers, Marc

&gt;<i> +static inline u32 flexcan_read(unsigned __iomem *addr)
</I>&gt;<i> +{
</I>&gt;<i> +	return in_be32(addr);
</I>&gt;<i> +}
</I>&gt;<i> +
</I>&gt;<i> +static inline void flexcan_write(u32 val, unsigned __iomem *addr)
</I>&gt;<i> +{
</I>&gt;<i> +	out_be32(addr, val);
</I>&gt;<i> +}
</I>&gt;<i> +#else
</I>&gt;<i> +static inline u32 flexcan_read(unsigned __iomem *addr)
</I>&gt;<i> +{
</I>&gt;<i> +	return readl(addr);
</I>&gt;<i> +}
</I>&gt;<i> +
</I>&gt;<i> +static inline void flexcan_write(u32 val, unsigned __iomem *addr)
</I>&gt;<i> +{
</I>&gt;<i> +	writel(val, addr);
</I>&gt;<i> +}
</I>&gt;<i> +#endif
</I>&gt;<i> +
</I>&gt;<i> +/*
</I>&gt;<i>   * Swtich transceiver on or off
</I>&gt;<i>   */
</I>&gt;<i>  static void flexcan_transceiver_switch(const struct flexcan_priv *priv, int on)
</I>&gt;<i> @@ -216,9 +241,9 @@ static inline void flexcan_chip_enable(struct flexcan_priv *priv)
</I>&gt;<i>  	struct flexcan_regs __iomem *regs = priv-&gt;base;
</I>&gt;<i>  	u32 reg;
</I>&gt;<i>  
</I>&gt;<i> -	reg = readl(&amp;regs-&gt;mcr);
</I>&gt;<i> +	reg = flexcan_read(&amp;regs-&gt;mcr);
</I>&gt;<i>  	reg &amp;= ~FLEXCAN_MCR_MDIS;
</I>&gt;<i> -	writel(reg, &amp;regs-&gt;mcr);
</I>&gt;<i> +	flexcan_write(reg, &amp;regs-&gt;mcr);
</I>&gt;<i>  
</I>&gt;<i>  	udelay(10);
</I>&gt;<i>  }
</I>&gt;<i> @@ -228,9 +253,9 @@ static inline void flexcan_chip_disable(struct flexcan_priv *priv)
</I>&gt;<i>  	struct flexcan_regs __iomem *regs = priv-&gt;base;
</I>&gt;<i>  	u32 reg;
</I>&gt;<i>  
</I>&gt;<i> -	reg = readl(&amp;regs-&gt;mcr);
</I>&gt;<i> +	reg = flexcan_read(&amp;regs-&gt;mcr);
</I>&gt;<i>  	reg |= FLEXCAN_MCR_MDIS;
</I>&gt;<i> -	writel(reg, &amp;regs-&gt;mcr);
</I>&gt;<i> +	flexcan_write(reg, &amp;regs-&gt;mcr);
</I>&gt;<i>  }
</I>&gt;<i>  
</I>&gt;<i>  static int flexcan_get_berr_counter(const struct net_device *dev,
</I>&gt;<i> @@ -238,7 +263,7 @@ static int flexcan_get_berr_counter(const struct net_device *dev,
</I>&gt;<i>  {
</I>&gt;<i>  	const struct flexcan_priv *priv = netdev_priv(dev);
</I>&gt;<i>  	struct flexcan_regs __iomem *regs = priv-&gt;base;
</I>&gt;<i> -	u32 reg = readl(&amp;regs-&gt;ecr);
</I>&gt;<i> +	u32 reg = flexcan_read(&amp;regs-&gt;ecr);
</I>&gt;<i>  
</I>&gt;<i>  	bec-&gt;txerr = (reg &gt;&gt; 0) &amp; 0xff;
</I>&gt;<i>  	bec-&gt;rxerr = (reg &gt;&gt; 8) &amp; 0xff;
</I>&gt;<i> @@ -272,15 +297,15 @@ static int flexcan_start_xmit(struct sk_buff *skb, struct net_device *dev)
</I>&gt;<i>  
</I>&gt;<i>  	if (cf-&gt;can_dlc &gt; 0) {
</I>&gt;<i>  		u32 data = be32_to_cpup((__be32 *)&amp;cf-&gt;data[0]);
</I>&gt;<i> -		writel(data, &amp;regs-&gt;cantxfg[FLEXCAN_TX_BUF_ID].data[0]);
</I>&gt;<i> +		flexcan_write(data, &amp;regs-&gt;cantxfg[FLEXCAN_TX_BUF_ID].data[0]);
</I>&gt;<i>  	}
</I>&gt;<i>  	if (cf-&gt;can_dlc &gt; 3) {
</I>&gt;<i>  		u32 data = be32_to_cpup((__be32 *)&amp;cf-&gt;data[4]);
</I>&gt;<i> -		writel(data, &amp;regs-&gt;cantxfg[FLEXCAN_TX_BUF_ID].data[1]);
</I>&gt;<i> +		flexcan_write(data, &amp;regs-&gt;cantxfg[FLEXCAN_TX_BUF_ID].data[1]);
</I>&gt;<i>  	}
</I>&gt;<i>  
</I>&gt;<i> -	writel(can_id, &amp;regs-&gt;cantxfg[FLEXCAN_TX_BUF_ID].can_id);
</I>&gt;<i> -	writel(ctrl, &amp;regs-&gt;cantxfg[FLEXCAN_TX_BUF_ID].can_ctrl);
</I>&gt;<i> +	flexcan_write(can_id, &amp;regs-&gt;cantxfg[FLEXCAN_TX_BUF_ID].can_id);
</I>&gt;<i> +	flexcan_write(ctrl, &amp;regs-&gt;cantxfg[FLEXCAN_TX_BUF_ID].can_ctrl);
</I>&gt;<i>  
</I>&gt;<i>  	kfree_skb(skb);
</I>&gt;<i>  
</I>&gt;<i> @@ -468,8 +493,8 @@ static void flexcan_read_fifo(const struct net_device *dev,
</I>&gt;<i>  	struct flexcan_mb __iomem *mb = &amp;regs-&gt;cantxfg[0];
</I>&gt;<i>  	u32 reg_ctrl, reg_id;
</I>&gt;<i>  
</I>&gt;<i> -	reg_ctrl = readl(&amp;mb-&gt;can_ctrl);
</I>&gt;<i> -	reg_id = readl(&amp;mb-&gt;can_id);
</I>&gt;<i> +	reg_ctrl = flexcan_read(&amp;mb-&gt;can_ctrl);
</I>&gt;<i> +	reg_id = flexcan_read(&amp;mb-&gt;can_id);
</I>&gt;<i>  	if (reg_ctrl &amp; FLEXCAN_MB_CNT_IDE)
</I>&gt;<i>  		cf-&gt;can_id = ((reg_id &gt;&gt; 0) &amp; CAN_EFF_MASK) | CAN_EFF_FLAG;
</I>&gt;<i>  	else
</I>&gt;<i> @@ -479,12 +504,12 @@ static void flexcan_read_fifo(const struct net_device *dev,
</I>&gt;<i>  		cf-&gt;can_id |= CAN_RTR_FLAG;
</I>&gt;<i>  	cf-&gt;can_dlc = get_can_dlc((reg_ctrl &gt;&gt; 16) &amp; 0xf);
</I>&gt;<i>  
</I>&gt;<i> -	*(__be32 *)(cf-&gt;data + 0) = cpu_to_be32(readl(&amp;mb-&gt;data[0]));
</I>&gt;<i> -	*(__be32 *)(cf-&gt;data + 4) = cpu_to_be32(readl(&amp;mb-&gt;data[1]));
</I>&gt;<i> +	*(__be32 *)(cf-&gt;data + 0) = cpu_to_be32(flexcan_read(&amp;mb-&gt;data[0]));
</I>&gt;<i> +	*(__be32 *)(cf-&gt;data + 4) = cpu_to_be32(flexcan_read(&amp;mb-&gt;data[1]));
</I>&gt;<i>  
</I>&gt;<i>  	/* mark as read */
</I>&gt;<i> -	writel(FLEXCAN_IFLAG_RX_FIFO_AVAILABLE, &amp;regs-&gt;iflag1);
</I>&gt;<i> -	readl(&amp;regs-&gt;timer);
</I>&gt;<i> +	flexcan_write(FLEXCAN_IFLAG_RX_FIFO_AVAILABLE, &amp;regs-&gt;iflag1);
</I>&gt;<i> +	flexcan_read(&amp;regs-&gt;timer);
</I>&gt;<i>  }
</I>&gt;<i>  
</I>&gt;<i>  static int flexcan_read_frame(struct net_device *dev)
</I>&gt;<i> @@ -520,17 +545,17 @@ static int flexcan_poll(struct napi_struct *napi, int quota)
</I>&gt;<i>  	 * The error bits are cleared on read,
</I>&gt;<i>  	 * use saved value from irq handler.
</I>&gt;<i>  	 */
</I>&gt;<i> -	reg_esr = readl(&amp;regs-&gt;esr) | priv-&gt;reg_esr;
</I>&gt;<i> +	reg_esr = flexcan_read(&amp;regs-&gt;esr) | priv-&gt;reg_esr;
</I>&gt;<i>  
</I>&gt;<i>  	/* handle state changes */
</I>&gt;<i>  	work_done += flexcan_poll_state(dev, reg_esr);
</I>&gt;<i>  
</I>&gt;<i>  	/* handle RX-FIFO */
</I>&gt;<i> -	reg_iflag1 = readl(&amp;regs-&gt;iflag1);
</I>&gt;<i> +	reg_iflag1 = flexcan_read(&amp;regs-&gt;iflag1);
</I>&gt;<i>  	while (reg_iflag1 &amp; FLEXCAN_IFLAG_RX_FIFO_AVAILABLE &amp;&amp;
</I>&gt;<i>  	       work_done &lt; quota) {
</I>&gt;<i>  		work_done += flexcan_read_frame(dev);
</I>&gt;<i> -		reg_iflag1 = readl(&amp;regs-&gt;iflag1);
</I>&gt;<i> +		reg_iflag1 = flexcan_read(&amp;regs-&gt;iflag1);
</I>&gt;<i>  	}
</I>&gt;<i>  
</I>&gt;<i>  	/* report bus errors */
</I>&gt;<i> @@ -540,8 +565,8 @@ static int flexcan_poll(struct napi_struct *napi, int quota)
</I>&gt;<i>  	if (work_done &lt; quota) {
</I>&gt;<i>  		napi_complete(napi);
</I>&gt;<i>  		/* enable IRQs */
</I>&gt;<i> -		writel(FLEXCAN_IFLAG_DEFAULT, &amp;regs-&gt;imask1);
</I>&gt;<i> -		writel(priv-&gt;reg_ctrl_default, &amp;regs-&gt;ctrl);
</I>&gt;<i> +		flexcan_write(FLEXCAN_IFLAG_DEFAULT, &amp;regs-&gt;imask1);
</I>&gt;<i> +		flexcan_write(priv-&gt;reg_ctrl_default, &amp;regs-&gt;ctrl);
</I>&gt;<i>  	}
</I>&gt;<i>  
</I>&gt;<i>  	return work_done;
</I>&gt;<i> @@ -555,9 +580,9 @@ static irqreturn_t flexcan_irq(int irq, void *dev_id)
</I>&gt;<i>  	struct flexcan_regs __iomem *regs = priv-&gt;base;
</I>&gt;<i>  	u32 reg_iflag1, reg_esr;
</I>&gt;<i>  
</I>&gt;<i> -	reg_iflag1 = readl(&amp;regs-&gt;iflag1);
</I>&gt;<i> -	reg_esr = readl(&amp;regs-&gt;esr);
</I>&gt;<i> -	writel(FLEXCAN_ESR_ERR_INT, &amp;regs-&gt;esr);	/* ACK err IRQ */
</I>&gt;<i> +	reg_iflag1 = flexcan_read(&amp;regs-&gt;iflag1);
</I>&gt;<i> +	reg_esr = flexcan_read(&amp;regs-&gt;esr);
</I>&gt;<i> +	flexcan_write(FLEXCAN_ESR_ERR_INT, &amp;regs-&gt;esr);	/* ACK err IRQ */
</I>&gt;<i>  
</I>&gt;<i>  	/*
</I>&gt;<i>  	 * schedule NAPI in case of:
</I>&gt;<i> @@ -573,16 +598,16 @@ static irqreturn_t flexcan_irq(int irq, void *dev_id)
</I>&gt;<i>  		 * save them for later use.
</I>&gt;<i>  		 */
</I>&gt;<i>  		priv-&gt;reg_esr = reg_esr &amp; FLEXCAN_ESR_ERR_BUS;
</I>&gt;<i> -		writel(FLEXCAN_IFLAG_DEFAULT &amp; ~FLEXCAN_IFLAG_RX_FIFO_AVAILABLE,
</I>&gt;<i> -		       &amp;regs-&gt;imask1);
</I>&gt;<i> -		writel(priv-&gt;reg_ctrl_default &amp; ~FLEXCAN_CTRL_ERR_ALL,
</I>&gt;<i> +		flexcan_write(FLEXCAN_IFLAG_DEFAULT &amp;
</I>&gt;<i> +			~FLEXCAN_IFLAG_RX_FIFO_AVAILABLE, &amp;regs-&gt;imask1);
</I>&gt;<i> +		flexcan_write(priv-&gt;reg_ctrl_default &amp; ~FLEXCAN_CTRL_ERR_ALL,
</I>&gt;<i>  		       &amp;regs-&gt;ctrl);
</I>&gt;<i>  		napi_schedule(&amp;priv-&gt;napi);
</I>&gt;<i>  	}
</I>&gt;<i>  
</I>&gt;<i>  	/* FIFO overflow */
</I>&gt;<i>  	if (reg_iflag1 &amp; FLEXCAN_IFLAG_RX_FIFO_OVERFLOW) {
</I>&gt;<i> -		writel(FLEXCAN_IFLAG_RX_FIFO_OVERFLOW, &amp;regs-&gt;iflag1);
</I>&gt;<i> +		flexcan_write(FLEXCAN_IFLAG_RX_FIFO_OVERFLOW, &amp;regs-&gt;iflag1);
</I>&gt;<i>  		dev-&gt;stats.rx_over_errors++;
</I>&gt;<i>  		dev-&gt;stats.rx_errors++;
</I>&gt;<i>  	}
</I>&gt;<i> @@ -591,7 +616,7 @@ static irqreturn_t flexcan_irq(int irq, void *dev_id)
</I>&gt;<i>  	if (reg_iflag1 &amp; (1 &lt;&lt; FLEXCAN_TX_BUF_ID)) {
</I>&gt;<i>  		/* tx_bytes is incremented in flexcan_start_xmit */
</I>&gt;<i>  		stats-&gt;tx_packets++;
</I>&gt;<i> -		writel((1 &lt;&lt; FLEXCAN_TX_BUF_ID), &amp;regs-&gt;iflag1);
</I>&gt;<i> +		flexcan_write((1 &lt;&lt; FLEXCAN_TX_BUF_ID), &amp;regs-&gt;iflag1);
</I>&gt;<i>  		netif_wake_queue(dev);
</I>&gt;<i>  	}
</I>&gt;<i>  
</I>&gt;<i> @@ -605,7 +630,7 @@ static void flexcan_set_bittiming(struct net_device *dev)
</I>&gt;<i>  	struct flexcan_regs __iomem *regs = priv-&gt;base;
</I>&gt;<i>  	u32 reg;
</I>&gt;<i>  
</I>&gt;<i> -	reg = readl(&amp;regs-&gt;ctrl);
</I>&gt;<i> +	reg = flexcan_read(&amp;regs-&gt;ctrl);
</I>&gt;<i>  	reg &amp;= ~(FLEXCAN_CTRL_PRESDIV(0xff) |
</I>&gt;<i>  		 FLEXCAN_CTRL_RJW(0x3) |
</I>&gt;<i>  		 FLEXCAN_CTRL_PSEG1(0x7) |
</I>&gt;<i> @@ -629,11 +654,11 @@ static void flexcan_set_bittiming(struct net_device *dev)
</I>&gt;<i>  		reg |= FLEXCAN_CTRL_SMP;
</I>&gt;<i>  
</I>&gt;<i>  	dev_info(dev-&gt;dev.parent, &quot;writing ctrl=0x%08x\n&quot;, reg);
</I>&gt;<i> -	writel(reg, &amp;regs-&gt;ctrl);
</I>&gt;<i> +	flexcan_write(reg, &amp;regs-&gt;ctrl);
</I>&gt;<i>  
</I>&gt;<i>  	/* print chip status */
</I>&gt;<i>  	dev_dbg(dev-&gt;dev.parent, &quot;%s: mcr=0x%08x ctrl=0x%08x\n&quot;, __func__,
</I>&gt;<i> -		readl(&amp;regs-&gt;mcr), readl(&amp;regs-&gt;ctrl));
</I>&gt;<i> +		flexcan_read(&amp;regs-&gt;mcr), flexcan_read(&amp;regs-&gt;ctrl));
</I>&gt;<i>  }
</I>&gt;<i>  
</I>&gt;<i>  /*
</I>&gt;<i> @@ -654,10 +679,10 @@ static int flexcan_chip_start(struct net_device *dev)
</I>&gt;<i>  	flexcan_chip_enable(priv);
</I>&gt;<i>  
</I>&gt;<i>  	/* soft reset */
</I>&gt;<i> -	writel(FLEXCAN_MCR_SOFTRST, &amp;regs-&gt;mcr);
</I>&gt;<i> +	flexcan_write(FLEXCAN_MCR_SOFTRST, &amp;regs-&gt;mcr);
</I>&gt;<i>  	udelay(10);
</I>&gt;<i>  
</I>&gt;<i> -	reg_mcr = readl(&amp;regs-&gt;mcr);
</I>&gt;<i> +	reg_mcr = flexcan_read(&amp;regs-&gt;mcr);
</I>&gt;<i>  	if (reg_mcr &amp; FLEXCAN_MCR_SOFTRST) {
</I>&gt;<i>  		dev_err(dev-&gt;dev.parent,
</I>&gt;<i>  			&quot;Failed to softreset can module (mcr=0x%08x)\n&quot;,
</I>&gt;<i> @@ -679,12 +704,12 @@ static int flexcan_chip_start(struct net_device *dev)
</I>&gt;<i>  	 * choose format C
</I>&gt;<i>  	 *
</I>&gt;<i>  	 */
</I>&gt;<i> -	reg_mcr = readl(&amp;regs-&gt;mcr);
</I>&gt;<i> +	reg_mcr = flexcan_read(&amp;regs-&gt;mcr);
</I>&gt;<i>  	reg_mcr |= FLEXCAN_MCR_FRZ | FLEXCAN_MCR_FEN | FLEXCAN_MCR_HALT |
</I>&gt;<i>  		FLEXCAN_MCR_SUPV | FLEXCAN_MCR_WRN_EN |
</I>&gt;<i>  		FLEXCAN_MCR_IDAM_C;
</I>&gt;<i>  	dev_dbg(dev-&gt;dev.parent, &quot;%s: writing mcr=0x%08x&quot;, __func__, reg_mcr);
</I>&gt;<i> -	writel(reg_mcr, &amp;regs-&gt;mcr);
</I>&gt;<i> +	flexcan_write(reg_mcr, &amp;regs-&gt;mcr);
</I>&gt;<i>  
</I>&gt;<i>  	/*
</I>&gt;<i>  	 * CTRL
</I>&gt;<i> @@ -702,7 +727,7 @@ static int flexcan_chip_start(struct net_device *dev)
</I>&gt;<i>  	 * (FLEXCAN_CTRL_ERR_MSK), too. Otherwise we don't get any
</I>&gt;<i>  	 * warning or bus passive interrupts.
</I>&gt;<i>  	 */
</I>&gt;<i> -	reg_ctrl = readl(&amp;regs-&gt;ctrl);
</I>&gt;<i> +	reg_ctrl = flexcan_read(&amp;regs-&gt;ctrl);
</I>&gt;<i>  	reg_ctrl &amp;= ~FLEXCAN_CTRL_TSYN;
</I>&gt;<i>  	reg_ctrl |= FLEXCAN_CTRL_BOFF_REC | FLEXCAN_CTRL_LBUF |
</I>&gt;<i>  		FLEXCAN_CTRL_ERR_STATE | FLEXCAN_CTRL_ERR_MSK;
</I>&gt;<i> @@ -710,38 +735,39 @@ static int flexcan_chip_start(struct net_device *dev)
</I>&gt;<i>  	/* save for later use */
</I>&gt;<i>  	priv-&gt;reg_ctrl_default = reg_ctrl;
</I>&gt;<i>  	dev_dbg(dev-&gt;dev.parent, &quot;%s: writing ctrl=0x%08x&quot;, __func__, reg_ctrl);
</I>&gt;<i> -	writel(reg_ctrl, &amp;regs-&gt;ctrl);
</I>&gt;<i> +	flexcan_write(reg_ctrl, &amp;regs-&gt;ctrl);
</I>&gt;<i>  
</I>&gt;<i>  	for (i = 0; i &lt; ARRAY_SIZE(regs-&gt;cantxfg); i++) {
</I>&gt;<i> -		writel(0, &amp;regs-&gt;cantxfg[i].can_ctrl);
</I>&gt;<i> -		writel(0, &amp;regs-&gt;cantxfg[i].can_id);
</I>&gt;<i> -		writel(0, &amp;regs-&gt;cantxfg[i].data[0]);
</I>&gt;<i> -		writel(0, &amp;regs-&gt;cantxfg[i].data[1]);
</I>&gt;<i> +		flexcan_write(0, &amp;regs-&gt;cantxfg[i].can_ctrl);
</I>&gt;<i> +		flexcan_write(0, &amp;regs-&gt;cantxfg[i].can_id);
</I>&gt;<i> +		flexcan_write(0, &amp;regs-&gt;cantxfg[i].data[0]);
</I>&gt;<i> +		flexcan_write(0, &amp;regs-&gt;cantxfg[i].data[1]);
</I>&gt;<i>  
</I>&gt;<i>  		/* put MB into rx queue */
</I>&gt;<i> -		writel(FLEXCAN_MB_CNT_CODE(0x4), &amp;regs-&gt;cantxfg[i].can_ctrl);
</I>&gt;<i> +		flexcan_write(FLEXCAN_MB_CNT_CODE(0x4),
</I>&gt;<i> +			&amp;regs-&gt;cantxfg[i].can_ctrl);
</I>&gt;<i>  	}
</I>&gt;<i>  
</I>&gt;<i>  	/* acceptance mask/acceptance code (accept everything) */
</I>&gt;<i> -	writel(0x0, &amp;regs-&gt;rxgmask);
</I>&gt;<i> -	writel(0x0, &amp;regs-&gt;rx14mask);
</I>&gt;<i> -	writel(0x0, &amp;regs-&gt;rx15mask);
</I>&gt;<i> +	flexcan_write(0x0, &amp;regs-&gt;rxgmask);
</I>&gt;<i> +	flexcan_write(0x0, &amp;regs-&gt;rx14mask);
</I>&gt;<i> +	flexcan_write(0x0, &amp;regs-&gt;rx15mask);
</I>&gt;<i>  
</I>&gt;<i>  	flexcan_transceiver_switch(priv, 1);
</I>&gt;<i>  
</I>&gt;<i>  	/* synchronize with the can bus */
</I>&gt;<i> -	reg_mcr = readl(&amp;regs-&gt;mcr);
</I>&gt;<i> +	reg_mcr = flexcan_read(&amp;regs-&gt;mcr);
</I>&gt;<i>  	reg_mcr &amp;= ~FLEXCAN_MCR_HALT;
</I>&gt;<i> -	writel(reg_mcr, &amp;regs-&gt;mcr);
</I>&gt;<i> +	flexcan_write(reg_mcr, &amp;regs-&gt;mcr);
</I>&gt;<i>  
</I>&gt;<i>  	priv-&gt;can.state = CAN_STATE_ERROR_ACTIVE;
</I>&gt;<i>  
</I>&gt;<i>  	/* enable FIFO interrupts */
</I>&gt;<i> -	writel(FLEXCAN_IFLAG_DEFAULT, &amp;regs-&gt;imask1);
</I>&gt;<i> +	flexcan_write(FLEXCAN_IFLAG_DEFAULT, &amp;regs-&gt;imask1);
</I>&gt;<i>  
</I>&gt;<i>  	/* print chip status */
</I>&gt;<i>  	dev_dbg(dev-&gt;dev.parent, &quot;%s: reading mcr=0x%08x ctrl=0x%08x\n&quot;,
</I>&gt;<i> -		__func__, readl(&amp;regs-&gt;mcr), readl(&amp;regs-&gt;ctrl));
</I>&gt;<i> +		__func__, flexcan_read(&amp;regs-&gt;mcr), flexcan_read(&amp;regs-&gt;ctrl));
</I>&gt;<i>  
</I>&gt;<i>  	return 0;
</I>&gt;<i>  
</I>&gt;<i> @@ -763,12 +789,12 @@ static void flexcan_chip_stop(struct net_device *dev)
</I>&gt;<i>  	u32 reg;
</I>&gt;<i>  
</I>&gt;<i>  	/* Disable all interrupts */
</I>&gt;<i> -	writel(0, &amp;regs-&gt;imask1);
</I>&gt;<i> +	flexcan_write(0, &amp;regs-&gt;imask1);
</I>&gt;<i>  
</I>&gt;<i>  	/* Disable + halt module */
</I>&gt;<i> -	reg = readl(&amp;regs-&gt;mcr);
</I>&gt;<i> +	reg = flexcan_read(&amp;regs-&gt;mcr);
</I>&gt;<i>  	reg |= FLEXCAN_MCR_MDIS | FLEXCAN_MCR_HALT;
</I>&gt;<i> -	writel(reg, &amp;regs-&gt;mcr);
</I>&gt;<i> +	flexcan_write(reg, &amp;regs-&gt;mcr);
</I>&gt;<i>  
</I>&gt;<i>  	flexcan_transceiver_switch(priv, 0);
</I>&gt;<i>  	priv-&gt;can.state = CAN_STATE_STOPPED;
</I>&gt;<i> @@ -860,24 +886,24 @@ static int __devinit register_flexcandev(struct net_device *dev)
</I>&gt;<i>  
</I>&gt;<i>  	/* select &quot;bus clock&quot;, chip must be disabled */
</I>&gt;<i>  	flexcan_chip_disable(priv);
</I>&gt;<i> -	reg = readl(&amp;regs-&gt;ctrl);
</I>&gt;<i> +	reg = flexcan_read(&amp;regs-&gt;ctrl);
</I>&gt;<i>  	reg |= FLEXCAN_CTRL_CLK_SRC;
</I>&gt;<i> -	writel(reg, &amp;regs-&gt;ctrl);
</I>&gt;<i> +	flexcan_write(reg, &amp;regs-&gt;ctrl);
</I>&gt;<i>  
</I>&gt;<i>  	flexcan_chip_enable(priv);
</I>&gt;<i>  
</I>&gt;<i>  	/* set freeze, halt and activate FIFO, restrict register access */
</I>&gt;<i> -	reg = readl(&amp;regs-&gt;mcr);
</I>&gt;<i> +	reg = flexcan_read(&amp;regs-&gt;mcr);
</I>&gt;<i>  	reg |= FLEXCAN_MCR_FRZ | FLEXCAN_MCR_HALT |
</I>&gt;<i>  		FLEXCAN_MCR_FEN | FLEXCAN_MCR_SUPV;
</I>&gt;<i> -	writel(reg, &amp;regs-&gt;mcr);
</I>&gt;<i> +	flexcan_write(reg, &amp;regs-&gt;mcr);
</I>&gt;<i>  
</I>&gt;<i>  	/*
</I>&gt;<i>  	 * Currently we only support newer versions of this core
</I>&gt;<i>  	 * featuring a RX FIFO. Older cores found on some Coldfire
</I>&gt;<i>  	 * derivates are not yet supported.
</I>&gt;<i>  	 */
</I>&gt;<i> -	reg = readl(&amp;regs-&gt;mcr);
</I>&gt;<i> +	reg = flexcan_read(&amp;regs-&gt;mcr);
</I>&gt;<i>  	if (!(reg &amp; FLEXCAN_MCR_FEN)) {
</I>&gt;<i>  		dev_err(dev-&gt;dev.parent,
</I>&gt;<i>  			&quot;Could not enable RX FIFO, unsupported core\n&quot;);
</I>

-- 
Pengutronix e.K.                  | Marc Kleine-Budde           |
Industrial Linux Solutions        | Phone: +49-231-2826-924     |
Vertretung West/Dortmund          | Fax:   +49-5121-206917-5555 |
Amtsgericht Hildesheim, HRA 2686  | <A HREF="http://www.pengutronix.de">http://www.pengutronix.de</A>   |

-------------- next part --------------
A non-text attachment was scrubbed...
Name: signature.asc
Type: application/pgp-signature
Size: 262 bytes
Desc: OpenPGP digital signature
URL: &lt;<A HREF="https://lists.berlios.de/pipermail/socketcan-users/attachments/20110804/f1308dac/attachment.pgp">https://lists.berlios.de/pipermail/socketcan-users/attachments/20110804/f1308dac/attachment.pgp</A>&gt;
</PRE>

<!--endarticle-->
    <HR>
    <P><UL>
        <!--threads-->
	<LI>Previous message: <A HREF="002032.html">[Socketcan-users] Where can I find a linux 3.0 (or later) flexcan driver for a Freescale P1010RDB board?
</A></li>
	<LI>Next message: <A HREF="002037.html">[Socketcan-users] Where can I find a linux 3.0 (or later) flexcan driver for a Freescale P1010RDB board?
</A></li>
         <LI> <B>Messages sorted by:</B> 
              <a href="date.html#2034">[ date ]</a>
              <a href="thread.html#2034">[ thread ]</a>
              <a href="subject.html#2034">[ subject ]</a>
              <a href="author.html#2034">[ author ]</a>
         </LI>
       </UL>

<hr>
<a href="https://lists.berlios.de/mailman/listinfo/socketcan-users">More information about the Socketcan-users
mailing list</a><br>
</body></html>
