// Seed: 762485575
module module_0 (
    output tri0 id_0,
    input wire id_1,
    input supply1 id_2,
    input supply0 id_3,
    input supply1 id_4,
    input tri0 id_5,
    output tri0 id_6,
    input tri1 id_7
    , id_10,
    output wire id_8
);
  wire id_11;
  wor  id_12 = 1;
  wire id_13;
endmodule
module module_1 (
    input tri0 id_0
    , id_8,
    output tri id_1,
    input supply0 id_2,
    output tri0 id_3,
    input wor id_4,
    inout wor id_5,
    input supply0 id_6
);
  task id_9(input int id_10, int id_11);
  endtask
  module_0(
      id_3, id_6, id_6, id_6, id_6, id_5, id_5, id_5, id_3
  );
  wire id_12;
  assign id_5 = 1;
endmodule
