{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1582633768292 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition " "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1582633768303 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Feb 25 12:29:28 2020 " "Processing started: Tue Feb 25 12:29:28 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1582633768303 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582633768303 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off GPP -c GPP " "Command: quartus_map --read_settings_files=on --write_settings_files=off GPP -c GPP" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582633768303 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1582633768860 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1582633768860 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/documents/university/year_3/project/solution/synthesis/src/register.sv 1 1 " "Found 1 design units, including 1 entities, in source file /documents/university/year_3/project/solution/synthesis/src/register.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Register " "Found entity 1: Register" {  } { { "../src/Register.sv" "" { Text "D:/Documents/University/Year_3/Project/Solution/synthesis/src/Register.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582633781174 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582633781174 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/documents/university/year_3/project/solution/synthesis/src/multiplexer.sv 1 1 " "Found 1 design units, including 1 entities, in source file /documents/university/year_3/project/solution/synthesis/src/multiplexer.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Multiplexer " "Found entity 1: Multiplexer" {  } { { "../src/Multiplexer.sv" "" { Text "D:/Documents/University/Year_3/Project/Solution/synthesis/src/Multiplexer.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582633781175 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582633781175 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/documents/university/year_3/project/solution/synthesis/src/jump_logic.sv 1 1 " "Found 1 design units, including 1 entities, in source file /documents/university/year_3/project/solution/synthesis/src/jump_logic.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Jump_Logic " "Found entity 1: Jump_Logic" {  } { { "../src/Jump_Logic.sv" "" { Text "D:/Documents/University/Year_3/Project/Solution/synthesis/src/Jump_Logic.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582633781177 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582633781177 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/documents/university/year_3/project/solution/synthesis/src/general_purpose_register_file.sv 1 1 " "Found 1 design units, including 1 entities, in source file /documents/university/year_3/project/solution/synthesis/src/general_purpose_register_file.sv" { { "Info" "ISGN_ENTITY_NAME" "1 General_Purpose_Register_File " "Found entity 1: General_Purpose_Register_File" {  } { { "../src/General_Purpose_Register_File.sv" "" { Text "D:/Documents/University/Year_3/Project/Solution/synthesis/src/General_Purpose_Register_File.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582633781178 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582633781178 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/documents/university/year_3/project/solution/synthesis/src/flags_register.sv 1 1 " "Found 1 design units, including 1 entities, in source file /documents/university/year_3/project/solution/synthesis/src/flags_register.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Flags_Register " "Found entity 1: Flags_Register" {  } { { "../src/Flags_Register.sv" "" { Text "D:/Documents/University/Year_3/Project/Solution/synthesis/src/Flags_Register.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582633781179 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582633781179 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/documents/university/year_3/project/solution/synthesis/src/datapath.sv 1 1 " "Found 1 design units, including 1 entities, in source file /documents/university/year_3/project/solution/synthesis/src/datapath.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Datapath " "Found entity 1: Datapath" {  } { { "../src/Datapath.sv" "" { Text "D:/Documents/University/Year_3/Project/Solution/synthesis/src/Datapath.sv" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582633781182 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582633781182 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/documents/university/year_3/project/solution/synthesis/src/control_unit.sv 1 1 " "Found 1 design units, including 1 entities, in source file /documents/university/year_3/project/solution/synthesis/src/control_unit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Control_Unit " "Found entity 1: Control_Unit" {  } { { "../src/Control_Unit.sv" "" { Text "D:/Documents/University/Year_3/Project/Solution/synthesis/src/Control_Unit.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582633781186 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582633781186 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/documents/university/year_3/project/solution/synthesis/src/alu_advanced.sv 1 1 " "Found 1 design units, including 1 entities, in source file /documents/university/year_3/project/solution/synthesis/src/alu_advanced.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ALU_advanced " "Found entity 1: ALU_advanced" {  } { { "../src/ALU_advanced.sv" "" { Text "D:/Documents/University/Year_3/Project/Solution/synthesis/src/ALU_advanced.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582633781187 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582633781187 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/documents/university/year_3/project/solution/synthesis/src/alu.sv 1 1 " "Found 1 design units, including 1 entities, in source file /documents/university/year_3/project/solution/synthesis/src/alu.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "../src/ALU.sv" "" { Text "D:/Documents/University/Year_3/Project/Solution/synthesis/src/ALU.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582633781188 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582633781188 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "gpp.sv 1 1 " "Found 1 design units, including 1 entities, in source file gpp.sv" { { "Info" "ISGN_ENTITY_NAME" "1 GPP " "Found entity 1: GPP" {  } { { "GPP.sv" "" { Text "D:/Documents/University/Year_3/Project/Solution/synthesis/GPP/GPP.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582633781190 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1582633781190 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "GPP " "Elaborating entity \"GPP\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1582633781253 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Datapath Datapath:datapath_processor " "Elaborating entity \"Datapath\" for hierarchy \"Datapath:datapath_processor\"" {  } { { "GPP.sv" "datapath_processor" { Text "D:/Documents/University/Year_3/Project/Solution/synthesis/GPP/GPP.sv" 73 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1582633781255 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "pc_control_data_mux\[3\] 0 Datapath.sv(56) " "Net \"pc_control_data_mux\[3\]\" at Datapath.sv(56) has no driver or initial value, using a default initial value '0'" {  } { { "../src/Datapath.sv" "" { Text "D:/Documents/University/Year_3/Project/Solution/synthesis/src/Datapath.sv" 56 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1582633781256 "|GPP|Datapath:datapath_processor"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "WD_control_data_mux\[3\] 0 Datapath.sv(63) " "Net \"WD_control_data_mux\[3\]\" at Datapath.sv(63) has no driver or initial value, using a default initial value '0'" {  } { { "../src/Datapath.sv" "" { Text "D:/Documents/University/Year_3/Project/Solution/synthesis/src/Datapath.sv" 63 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1582633781256 "|GPP|Datapath:datapath_processor"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "ALU_source_2_data_mux\[3\] 0 Datapath.sv(64) " "Net \"ALU_source_2_data_mux\[3\]\" at Datapath.sv(64) has no driver or initial value, using a default initial value '0'" {  } { { "../src/Datapath.sv" "" { Text "D:/Documents/University/Year_3/Project/Solution/synthesis/src/Datapath.sv" 64 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1582633781256 "|GPP|Datapath:datapath_processor"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "ALU_source_1_data_mux\[3\] 0 Datapath.sv(77) " "Net \"ALU_source_1_data_mux\[3\]\" at Datapath.sv(77) has no driver or initial value, using a default initial value '0'" {  } { { "../src/Datapath.sv" "" { Text "D:/Documents/University/Year_3/Project/Solution/synthesis/src/Datapath.sv" 77 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1582633781257 "|GPP|Datapath:datapath_processor"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Multiplexer Datapath:datapath_processor\|Multiplexer:branch_multiplexer " "Elaborating entity \"Multiplexer\" for hierarchy \"Datapath:datapath_processor\|Multiplexer:branch_multiplexer\"" {  } { { "../src/Datapath.sv" "branch_multiplexer" { Text "D:/Documents/University/Year_3/Project/Solution/synthesis/src/Datapath.sv" 119 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1582633781257 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Multiplexer Datapath:datapath_processor\|Multiplexer:pc_control_multiplexer " "Elaborating entity \"Multiplexer\" for hierarchy \"Datapath:datapath_processor\|Multiplexer:pc_control_multiplexer\"" {  } { { "../src/Datapath.sv" "pc_control_multiplexer" { Text "D:/Documents/University/Year_3/Project/Solution/synthesis/src/Datapath.sv" 122 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1582633781258 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU Datapath:datapath_processor\|ALU:pc_adder " "Elaborating entity \"ALU\" for hierarchy \"Datapath:datapath_processor\|ALU:pc_adder\"" {  } { { "../src/Datapath.sv" "pc_adder" { Text "D:/Documents/University/Year_3/Project/Solution/synthesis/src/Datapath.sv" 128 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1582633781259 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "General_Purpose_Register_File Datapath:datapath_processor\|General_Purpose_Register_File:register_file_0 " "Elaborating entity \"General_Purpose_Register_File\" for hierarchy \"Datapath:datapath_processor\|General_Purpose_Register_File:register_file_0\"" {  } { { "../src/Datapath.sv" "register_file_0" { Text "D:/Documents/University/Year_3/Project/Solution/synthesis/src/Datapath.sv" 140 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1582633781261 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Multiplexer Datapath:datapath_processor\|Multiplexer:stack_control_multiplexer " "Elaborating entity \"Multiplexer\" for hierarchy \"Datapath:datapath_processor\|Multiplexer:stack_control_multiplexer\"" {  } { { "../src/Datapath.sv" "stack_control_multiplexer" { Text "D:/Documents/University/Year_3/Project/Solution/synthesis/src/Datapath.sv" 143 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1582633781268 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU Datapath:datapath_processor\|ALU:stack_access_subber " "Elaborating entity \"ALU\" for hierarchy \"Datapath:datapath_processor\|ALU:stack_access_subber\"" {  } { { "../src/Datapath.sv" "stack_access_subber" { Text "D:/Documents/University/Year_3/Project/Solution/synthesis/src/Datapath.sv" 146 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1582633781268 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU_advanced Datapath:datapath_processor\|ALU_advanced:ALU_0 " "Elaborating entity \"ALU_advanced\" for hierarchy \"Datapath:datapath_processor\|ALU_advanced:ALU_0\"" {  } { { "../src/Datapath.sv" "ALU_0" { Text "D:/Documents/University/Year_3/Project/Solution/synthesis/src/Datapath.sv" 161 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1582633781271 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Flags_Register Datapath:datapath_processor\|Flags_Register:flag_reg " "Elaborating entity \"Flags_Register\" for hierarchy \"Datapath:datapath_processor\|Flags_Register:flag_reg\"" {  } { { "../src/Datapath.sv" "flag_reg" { Text "D:/Documents/University/Year_3/Project/Solution/synthesis/src/Datapath.sv" 164 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1582633781272 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Jump_Logic Datapath:datapath_processor\|Jump_Logic:jump_logic_0 " "Elaborating entity \"Jump_Logic\" for hierarchy \"Datapath:datapath_processor\|Jump_Logic:jump_logic_0\"" {  } { { "../src/Datapath.sv" "jump_logic_0" { Text "D:/Documents/University/Year_3/Project/Solution/synthesis/src/Datapath.sv" 167 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1582633781273 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Control_Unit Control_Unit:cu_processor " "Elaborating entity \"Control_Unit\" for hierarchy \"Control_Unit:cu_processor\"" {  } { { "GPP.sv" "cu_processor" { Text "D:/Documents/University/Year_3/Project/Solution/synthesis/GPP/GPP.sv" 101 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1582633781275 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1582633783360 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "address_rw\[4\] GND " "Pin \"address_rw\[4\]\" is stuck at GND" {  } { { "GPP.sv" "" { Text "D:/Documents/University/Year_3/Project/Solution/synthesis/GPP/GPP.sv" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1582633783837 "|GPP|address_rw[4]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1582633783837 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1582633784110 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1582633786651 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1582633786651 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1649 " "Implemented 1649 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "50 " "Implemented 50 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1582633786852 ""} { "Info" "ICUT_CUT_TM_OPINS" "54 " "Implemented 54 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1582633786852 ""} { "Info" "ICUT_CUT_TM_LCELLS" "1545 " "Implemented 1545 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1582633786852 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1582633786852 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 8 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 8 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4762 " "Peak virtual memory: 4762 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1582633786868 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Feb 25 12:29:46 2020 " "Processing ended: Tue Feb 25 12:29:46 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1582633786868 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:18 " "Elapsed time: 00:00:18" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1582633786868 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:32 " "Total CPU time (on all processors): 00:00:32" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1582633786868 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1582633786868 ""}
