<def f='llvm/llvm/include/llvm/MC/MCRegisterInfo.h' l='491' ll='493' type='unsigned int llvm::MCRegisterInfo::getNumSubRegIndices() const'/>
<doc f='llvm/llvm/include/llvm/MC/MCRegisterInfo.h' l='488'>/// Return the number of sub-register indices
  /// understood by the target. Index 0 is reserved for the no-op sub-register,
  /// while 1 to getNumSubRegIndices() - 1 represent real sub-registers.</doc>
<use f='llvm/llvm/lib/CodeGen/MIRParser/MIParser.cpp' l='178' u='c' c='_ZN4llvm23PerTargetMIParsingState23initNames2SubRegIndicesEv'/>
<use f='llvm/llvm/lib/CodeGen/SplitKit.cpp' l='565' u='c' c='_ZN4llvm11SplitEditor9buildCopyENS_8RegisterES1_NS_11LaneBitmaskERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEEbj'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIFormMemoryClauses.cpp' l='161' u='c' c='_ZNK12_GLOBAL__N_119SIFormMemoryClauses11forAllLanesEN4llvm8RegisterENS1_11LaneBitmaskET_'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIRegisterInfo.cpp' l='67' u='c' c='_ZN4llvm14SIRegisterInfoC1ERKNS_12GCNSubtargetE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIRegisterInfo.cpp' l='89' u='c' c='_ZN4llvm14SIRegisterInfoC1ERKNS_12GCNSubtargetE'/>
<use f='llvm/llvm/lib/Target/AVR/MCTargetDesc/AVRInstPrinter.cpp' l='93' u='c' c='_ZN4llvm14AVRInstPrinter21getPrettyRegisterNameEjRKNS_14MCRegisterInfoE'/>
