{
    "repository": "antmicro/yosys-systemverilog",
    "stars": 57,
    "language": "python",
    "size": 2411,
    "clone_url": "https://github.com/antmicro/yosys-systemverilog.git",
    "timestamp": "2023-06-16T15:13:49.207580Z",
    "clone_success": true,
    "number of actions": 0,
    "number_of_test_actions": 0,
    "actions_successful": false,
    "number_of_actions": 6,
    "actions_build_tools": [
        "unknown",
        "unknown",
        "unknown",
        "unknown",
        "unknown",
        "unknown"
    ],
    "actions_test_build_tools": []
}