ARM GAS  /tmp/cczhhXge.s 			page 1


   1              		.cpu cortex-m4
   2              		.eabi_attribute 27, 1
   3              		.eabi_attribute 28, 1
   4              		.eabi_attribute 20, 1
   5              		.eabi_attribute 21, 1
   6              		.eabi_attribute 23, 3
   7              		.eabi_attribute 24, 1
   8              		.eabi_attribute 25, 1
   9              		.eabi_attribute 26, 1
  10              		.eabi_attribute 30, 1
  11              		.eabi_attribute 34, 1
  12              		.eabi_attribute 18, 4
  13              		.file	"stm32f4xx_hal_msp.c"
  14              		.text
  15              	.Ltext0:
  16              		.cfi_sections	.debug_frame
  17              		.section	.text.HAL_MspInit,"ax",%progbits
  18              		.align	1
  19              		.global	HAL_MspInit
  20              		.arch armv7e-m
  21              		.syntax unified
  22              		.thumb
  23              		.thumb_func
  24              		.fpu fpv4-sp-d16
  26              	HAL_MspInit:
  27              	.LFB130:
  28              		.file 1 "Core/Src/stm32f4xx_hal_msp.c"
   1:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE BEGIN Header */
   2:Core/Src/stm32f4xx_hal_msp.c **** /**
   3:Core/Src/stm32f4xx_hal_msp.c ****   ******************************************************************************
   4:Core/Src/stm32f4xx_hal_msp.c ****   * File Name          : stm32f4xx_hal_msp.c
   5:Core/Src/stm32f4xx_hal_msp.c ****   * Description        : This file provides code for the MSP Initialization 
   6:Core/Src/stm32f4xx_hal_msp.c ****   *                      and de-Initialization codes.
   7:Core/Src/stm32f4xx_hal_msp.c ****   ******************************************************************************
   8:Core/Src/stm32f4xx_hal_msp.c ****   * @attention
   9:Core/Src/stm32f4xx_hal_msp.c ****   *
  10:Core/Src/stm32f4xx_hal_msp.c ****   * <h2><center>&copy; Copyright (c) 2019 STMicroelectronics.
  11:Core/Src/stm32f4xx_hal_msp.c ****   * All rights reserved.</center></h2>
  12:Core/Src/stm32f4xx_hal_msp.c ****   *
  13:Core/Src/stm32f4xx_hal_msp.c ****   * This software component is licensed by ST under Ultimate Liberty license
  14:Core/Src/stm32f4xx_hal_msp.c ****   * SLA0044, the "License"; You may not use this file except in compliance with
  15:Core/Src/stm32f4xx_hal_msp.c ****   * the License. You may obtain a copy of the License at:
  16:Core/Src/stm32f4xx_hal_msp.c ****   *                             www.st.com/SLA0044
  17:Core/Src/stm32f4xx_hal_msp.c ****   *
  18:Core/Src/stm32f4xx_hal_msp.c ****   ******************************************************************************
  19:Core/Src/stm32f4xx_hal_msp.c ****   */
  20:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE END Header */
  21:Core/Src/stm32f4xx_hal_msp.c **** 
  22:Core/Src/stm32f4xx_hal_msp.c **** /* Includes ------------------------------------------------------------------*/
  23:Core/Src/stm32f4xx_hal_msp.c **** #include "main.h"
  24:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE BEGIN Includes */
  25:Core/Src/stm32f4xx_hal_msp.c **** 
  26:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE END Includes */
  27:Core/Src/stm32f4xx_hal_msp.c **** 
  28:Core/Src/stm32f4xx_hal_msp.c **** /* Private typedef -----------------------------------------------------------*/
  29:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE BEGIN TD */
  30:Core/Src/stm32f4xx_hal_msp.c **** 
ARM GAS  /tmp/cczhhXge.s 			page 2


  31:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE END TD */
  32:Core/Src/stm32f4xx_hal_msp.c **** 
  33:Core/Src/stm32f4xx_hal_msp.c **** /* Private define ------------------------------------------------------------*/
  34:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE BEGIN Define */
  35:Core/Src/stm32f4xx_hal_msp.c ****  
  36:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE END Define */
  37:Core/Src/stm32f4xx_hal_msp.c **** 
  38:Core/Src/stm32f4xx_hal_msp.c **** /* Private macro -------------------------------------------------------------*/
  39:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE BEGIN Macro */
  40:Core/Src/stm32f4xx_hal_msp.c **** 
  41:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE END Macro */
  42:Core/Src/stm32f4xx_hal_msp.c **** 
  43:Core/Src/stm32f4xx_hal_msp.c **** /* Private variables ---------------------------------------------------------*/
  44:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE BEGIN PV */
  45:Core/Src/stm32f4xx_hal_msp.c **** 
  46:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE END PV */
  47:Core/Src/stm32f4xx_hal_msp.c **** 
  48:Core/Src/stm32f4xx_hal_msp.c **** /* Private function prototypes -----------------------------------------------*/
  49:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE BEGIN PFP */
  50:Core/Src/stm32f4xx_hal_msp.c **** 
  51:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE END PFP */
  52:Core/Src/stm32f4xx_hal_msp.c **** 
  53:Core/Src/stm32f4xx_hal_msp.c **** /* External functions --------------------------------------------------------*/
  54:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE BEGIN ExternalFunctions */
  55:Core/Src/stm32f4xx_hal_msp.c **** 
  56:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE END ExternalFunctions */
  57:Core/Src/stm32f4xx_hal_msp.c **** 
  58:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE BEGIN 0 */
  59:Core/Src/stm32f4xx_hal_msp.c **** 
  60:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE END 0 */
  61:Core/Src/stm32f4xx_hal_msp.c **** /**
  62:Core/Src/stm32f4xx_hal_msp.c ****   * Initializes the Global MSP.
  63:Core/Src/stm32f4xx_hal_msp.c ****   */
  64:Core/Src/stm32f4xx_hal_msp.c **** void HAL_MspInit(void)
  65:Core/Src/stm32f4xx_hal_msp.c **** {
  29              		.loc 1 65 1 view -0
  30              		.cfi_startproc
  31              		@ args = 0, pretend = 0, frame = 8
  32              		@ frame_needed = 0, uses_anonymous_args = 0
  33              		@ link register save eliminated.
  34 0000 82B0     		sub	sp, sp, #8
  35              	.LCFI0:
  36              		.cfi_def_cfa_offset 8
  66:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN MspInit 0 */
  67:Core/Src/stm32f4xx_hal_msp.c **** 
  68:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END MspInit 0 */
  69:Core/Src/stm32f4xx_hal_msp.c **** 
  70:Core/Src/stm32f4xx_hal_msp.c ****   __HAL_RCC_SYSCFG_CLK_ENABLE();
  37              		.loc 1 70 3 view .LVU1
  38              	.LBB2:
  39              		.loc 1 70 3 view .LVU2
  40 0002 0021     		movs	r1, #0
  41 0004 0091     		str	r1, [sp]
  42              		.loc 1 70 3 view .LVU3
  43 0006 0B4B     		ldr	r3, .L3
  44 0008 5A6C     		ldr	r2, [r3, #68]
  45 000a 42F48042 		orr	r2, r2, #16384
ARM GAS  /tmp/cczhhXge.s 			page 3


  46 000e 5A64     		str	r2, [r3, #68]
  47              		.loc 1 70 3 view .LVU4
  48 0010 5A6C     		ldr	r2, [r3, #68]
  49 0012 02F48042 		and	r2, r2, #16384
  50 0016 0092     		str	r2, [sp]
  51              		.loc 1 70 3 view .LVU5
  52 0018 009A     		ldr	r2, [sp]
  53              	.LBE2:
  54              		.loc 1 70 3 view .LVU6
  71:Core/Src/stm32f4xx_hal_msp.c ****   __HAL_RCC_PWR_CLK_ENABLE();
  55              		.loc 1 71 3 view .LVU7
  56              	.LBB3:
  57              		.loc 1 71 3 view .LVU8
  58 001a 0191     		str	r1, [sp, #4]
  59              		.loc 1 71 3 view .LVU9
  60 001c 1A6C     		ldr	r2, [r3, #64]
  61 001e 42F08052 		orr	r2, r2, #268435456
  62 0022 1A64     		str	r2, [r3, #64]
  63              		.loc 1 71 3 view .LVU10
  64 0024 1B6C     		ldr	r3, [r3, #64]
  65 0026 03F08053 		and	r3, r3, #268435456
  66 002a 0193     		str	r3, [sp, #4]
  67              		.loc 1 71 3 view .LVU11
  68 002c 019B     		ldr	r3, [sp, #4]
  69              	.LBE3:
  70              		.loc 1 71 3 view .LVU12
  72:Core/Src/stm32f4xx_hal_msp.c **** 
  73:Core/Src/stm32f4xx_hal_msp.c ****   /* System interrupt init*/
  74:Core/Src/stm32f4xx_hal_msp.c **** 
  75:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN MspInit 1 */
  76:Core/Src/stm32f4xx_hal_msp.c **** 
  77:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END MspInit 1 */
  78:Core/Src/stm32f4xx_hal_msp.c **** }
  71              		.loc 1 78 1 is_stmt 0 view .LVU13
  72 002e 02B0     		add	sp, sp, #8
  73              	.LCFI1:
  74              		.cfi_def_cfa_offset 0
  75              		@ sp needed
  76 0030 7047     		bx	lr
  77              	.L4:
  78 0032 00BF     		.align	2
  79              	.L3:
  80 0034 00380240 		.word	1073887232
  81              		.cfi_endproc
  82              	.LFE130:
  84              		.section	.text.HAL_SD_MspInit,"ax",%progbits
  85              		.align	1
  86              		.global	HAL_SD_MspInit
  87              		.syntax unified
  88              		.thumb
  89              		.thumb_func
  90              		.fpu fpv4-sp-d16
  92              	HAL_SD_MspInit:
  93              	.LVL0:
  94              	.LFB131:
  79:Core/Src/stm32f4xx_hal_msp.c **** 
  80:Core/Src/stm32f4xx_hal_msp.c **** /**
ARM GAS  /tmp/cczhhXge.s 			page 4


  81:Core/Src/stm32f4xx_hal_msp.c **** * @brief SD MSP Initialization
  82:Core/Src/stm32f4xx_hal_msp.c **** * This function configures the hardware resources used in this example
  83:Core/Src/stm32f4xx_hal_msp.c **** * @param hsd: SD handle pointer
  84:Core/Src/stm32f4xx_hal_msp.c **** * @retval None
  85:Core/Src/stm32f4xx_hal_msp.c **** */
  86:Core/Src/stm32f4xx_hal_msp.c **** void HAL_SD_MspInit(SD_HandleTypeDef* hsd)
  87:Core/Src/stm32f4xx_hal_msp.c **** {
  95              		.loc 1 87 1 is_stmt 1 view -0
  96              		.cfi_startproc
  97              		@ args = 0, pretend = 0, frame = 32
  98              		@ frame_needed = 0, uses_anonymous_args = 0
  99              		.loc 1 87 1 is_stmt 0 view .LVU15
 100 0000 F0B5     		push	{r4, r5, r6, r7, lr}
 101              	.LCFI2:
 102              		.cfi_def_cfa_offset 20
 103              		.cfi_offset 4, -20
 104              		.cfi_offset 5, -16
 105              		.cfi_offset 6, -12
 106              		.cfi_offset 7, -8
 107              		.cfi_offset 14, -4
 108 0002 89B0     		sub	sp, sp, #36
 109              	.LCFI3:
 110              		.cfi_def_cfa_offset 56
  88:Core/Src/stm32f4xx_hal_msp.c ****   GPIO_InitTypeDef GPIO_InitStruct = {0};
 111              		.loc 1 88 3 is_stmt 1 view .LVU16
 112              		.loc 1 88 20 is_stmt 0 view .LVU17
 113 0004 0023     		movs	r3, #0
 114 0006 0393     		str	r3, [sp, #12]
 115 0008 0493     		str	r3, [sp, #16]
 116 000a 0593     		str	r3, [sp, #20]
 117 000c 0693     		str	r3, [sp, #24]
 118 000e 0793     		str	r3, [sp, #28]
  89:Core/Src/stm32f4xx_hal_msp.c ****   if(hsd->Instance==SDIO)
 119              		.loc 1 89 3 is_stmt 1 view .LVU18
 120              		.loc 1 89 9 is_stmt 0 view .LVU19
 121 0010 0268     		ldr	r2, [r0]
 122              		.loc 1 89 5 view .LVU20
 123 0012 244B     		ldr	r3, .L9
 124 0014 9A42     		cmp	r2, r3
 125 0016 01D0     		beq	.L8
 126              	.LVL1:
 127              	.L5:
  90:Core/Src/stm32f4xx_hal_msp.c ****   {
  91:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN SDIO_MspInit 0 */
  92:Core/Src/stm32f4xx_hal_msp.c **** 
  93:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END SDIO_MspInit 0 */
  94:Core/Src/stm32f4xx_hal_msp.c ****     /* Peripheral clock enable */
  95:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_SDIO_CLK_ENABLE();
  96:Core/Src/stm32f4xx_hal_msp.c ****   
  97:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_GPIOC_CLK_ENABLE();
  98:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_GPIOD_CLK_ENABLE();
  99:Core/Src/stm32f4xx_hal_msp.c ****     /**SDIO GPIO Configuration    
 100:Core/Src/stm32f4xx_hal_msp.c ****     PC8     ------> SDIO_D0
 101:Core/Src/stm32f4xx_hal_msp.c ****     PC9     ------> SDIO_D1
 102:Core/Src/stm32f4xx_hal_msp.c ****     PC10     ------> SDIO_D2
 103:Core/Src/stm32f4xx_hal_msp.c ****     PC11     ------> SDIO_D3
 104:Core/Src/stm32f4xx_hal_msp.c ****     PC12     ------> SDIO_CK
ARM GAS  /tmp/cczhhXge.s 			page 5


 105:Core/Src/stm32f4xx_hal_msp.c ****     PD2     ------> SDIO_CMD 
 106:Core/Src/stm32f4xx_hal_msp.c ****     */
 107:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9|GPIO_PIN_10|GPIO_PIN_11 
 108:Core/Src/stm32f4xx_hal_msp.c ****                           |GPIO_PIN_12;
 109:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 110:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 111:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 112:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF12_SDIO;
 113:Core/Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 114:Core/Src/stm32f4xx_hal_msp.c **** 
 115:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pin = GPIO_PIN_2;
 116:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 117:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 118:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 119:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF12_SDIO;
 120:Core/Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 121:Core/Src/stm32f4xx_hal_msp.c **** 
 122:Core/Src/stm32f4xx_hal_msp.c ****     /* SDIO interrupt Init */
 123:Core/Src/stm32f4xx_hal_msp.c ****     HAL_NVIC_SetPriority(SDIO_IRQn, 0, 0);
 124:Core/Src/stm32f4xx_hal_msp.c ****     HAL_NVIC_EnableIRQ(SDIO_IRQn);
 125:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN SDIO_MspInit 1 */
 126:Core/Src/stm32f4xx_hal_msp.c **** 
 127:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END SDIO_MspInit 1 */
 128:Core/Src/stm32f4xx_hal_msp.c ****   }
 129:Core/Src/stm32f4xx_hal_msp.c **** 
 130:Core/Src/stm32f4xx_hal_msp.c **** }
 128              		.loc 1 130 1 view .LVU21
 129 0018 09B0     		add	sp, sp, #36
 130              	.LCFI4:
 131              		.cfi_remember_state
 132              		.cfi_def_cfa_offset 20
 133              		@ sp needed
 134 001a F0BD     		pop	{r4, r5, r6, r7, pc}
 135              	.LVL2:
 136              	.L8:
 137              	.LCFI5:
 138              		.cfi_restore_state
  95:Core/Src/stm32f4xx_hal_msp.c ****   
 139              		.loc 1 95 5 is_stmt 1 view .LVU22
 140              	.LBB4:
  95:Core/Src/stm32f4xx_hal_msp.c ****   
 141              		.loc 1 95 5 view .LVU23
 142 001c 0024     		movs	r4, #0
 143 001e 0094     		str	r4, [sp]
  95:Core/Src/stm32f4xx_hal_msp.c ****   
 144              		.loc 1 95 5 view .LVU24
 145 0020 03F58633 		add	r3, r3, #68608
 146 0024 5A6C     		ldr	r2, [r3, #68]
 147 0026 42F40062 		orr	r2, r2, #2048
 148 002a 5A64     		str	r2, [r3, #68]
  95:Core/Src/stm32f4xx_hal_msp.c ****   
 149              		.loc 1 95 5 view .LVU25
 150 002c 5A6C     		ldr	r2, [r3, #68]
 151 002e 02F40062 		and	r2, r2, #2048
 152 0032 0092     		str	r2, [sp]
  95:Core/Src/stm32f4xx_hal_msp.c ****   
 153              		.loc 1 95 5 view .LVU26
ARM GAS  /tmp/cczhhXge.s 			page 6


 154 0034 009A     		ldr	r2, [sp]
 155              	.LBE4:
  95:Core/Src/stm32f4xx_hal_msp.c ****   
 156              		.loc 1 95 5 view .LVU27
  97:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_GPIOD_CLK_ENABLE();
 157              		.loc 1 97 5 view .LVU28
 158              	.LBB5:
  97:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_GPIOD_CLK_ENABLE();
 159              		.loc 1 97 5 view .LVU29
 160 0036 0194     		str	r4, [sp, #4]
  97:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_GPIOD_CLK_ENABLE();
 161              		.loc 1 97 5 view .LVU30
 162 0038 1A6B     		ldr	r2, [r3, #48]
 163 003a 42F00402 		orr	r2, r2, #4
 164 003e 1A63     		str	r2, [r3, #48]
  97:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_GPIOD_CLK_ENABLE();
 165              		.loc 1 97 5 view .LVU31
 166 0040 1A6B     		ldr	r2, [r3, #48]
 167 0042 02F00402 		and	r2, r2, #4
 168 0046 0192     		str	r2, [sp, #4]
  97:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_GPIOD_CLK_ENABLE();
 169              		.loc 1 97 5 view .LVU32
 170 0048 019A     		ldr	r2, [sp, #4]
 171              	.LBE5:
  97:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_GPIOD_CLK_ENABLE();
 172              		.loc 1 97 5 view .LVU33
  98:Core/Src/stm32f4xx_hal_msp.c ****     /**SDIO GPIO Configuration    
 173              		.loc 1 98 5 view .LVU34
 174              	.LBB6:
  98:Core/Src/stm32f4xx_hal_msp.c ****     /**SDIO GPIO Configuration    
 175              		.loc 1 98 5 view .LVU35
 176 004a 0294     		str	r4, [sp, #8]
  98:Core/Src/stm32f4xx_hal_msp.c ****     /**SDIO GPIO Configuration    
 177              		.loc 1 98 5 view .LVU36
 178 004c 1A6B     		ldr	r2, [r3, #48]
 179 004e 42F00802 		orr	r2, r2, #8
 180 0052 1A63     		str	r2, [r3, #48]
  98:Core/Src/stm32f4xx_hal_msp.c ****     /**SDIO GPIO Configuration    
 181              		.loc 1 98 5 view .LVU37
 182 0054 1B6B     		ldr	r3, [r3, #48]
 183 0056 03F00803 		and	r3, r3, #8
 184 005a 0293     		str	r3, [sp, #8]
  98:Core/Src/stm32f4xx_hal_msp.c ****     /**SDIO GPIO Configuration    
 185              		.loc 1 98 5 view .LVU38
 186 005c 029B     		ldr	r3, [sp, #8]
 187              	.LBE6:
  98:Core/Src/stm32f4xx_hal_msp.c ****     /**SDIO GPIO Configuration    
 188              		.loc 1 98 5 view .LVU39
 107:Core/Src/stm32f4xx_hal_msp.c ****                           |GPIO_PIN_12;
 189              		.loc 1 107 5 view .LVU40
 107:Core/Src/stm32f4xx_hal_msp.c ****                           |GPIO_PIN_12;
 190              		.loc 1 107 25 is_stmt 0 view .LVU41
 191 005e 4FF4F853 		mov	r3, #7936
 192 0062 0393     		str	r3, [sp, #12]
 109:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 193              		.loc 1 109 5 is_stmt 1 view .LVU42
 109:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
ARM GAS  /tmp/cczhhXge.s 			page 7


 194              		.loc 1 109 26 is_stmt 0 view .LVU43
 195 0064 0227     		movs	r7, #2
 196 0066 0497     		str	r7, [sp, #16]
 110:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 197              		.loc 1 110 5 is_stmt 1 view .LVU44
 110:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 198              		.loc 1 110 26 is_stmt 0 view .LVU45
 199 0068 0594     		str	r4, [sp, #20]
 111:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF12_SDIO;
 200              		.loc 1 111 5 is_stmt 1 view .LVU46
 111:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF12_SDIO;
 201              		.loc 1 111 27 is_stmt 0 view .LVU47
 202 006a 0326     		movs	r6, #3
 203 006c 0696     		str	r6, [sp, #24]
 112:Core/Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 204              		.loc 1 112 5 is_stmt 1 view .LVU48
 112:Core/Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 205              		.loc 1 112 31 is_stmt 0 view .LVU49
 206 006e 0C25     		movs	r5, #12
 207 0070 0795     		str	r5, [sp, #28]
 113:Core/Src/stm32f4xx_hal_msp.c **** 
 208              		.loc 1 113 5 is_stmt 1 view .LVU50
 209 0072 0DEB0501 		add	r1, sp, r5
 210 0076 0C48     		ldr	r0, .L9+4
 211              	.LVL3:
 113:Core/Src/stm32f4xx_hal_msp.c **** 
 212              		.loc 1 113 5 is_stmt 0 view .LVU51
 213 0078 FFF7FEFF 		bl	HAL_GPIO_Init
 214              	.LVL4:
 115:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 215              		.loc 1 115 5 is_stmt 1 view .LVU52
 115:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 216              		.loc 1 115 25 is_stmt 0 view .LVU53
 217 007c 0423     		movs	r3, #4
 218 007e 0393     		str	r3, [sp, #12]
 116:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 219              		.loc 1 116 5 is_stmt 1 view .LVU54
 116:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 220              		.loc 1 116 26 is_stmt 0 view .LVU55
 221 0080 0497     		str	r7, [sp, #16]
 117:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 222              		.loc 1 117 5 is_stmt 1 view .LVU56
 117:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 223              		.loc 1 117 26 is_stmt 0 view .LVU57
 224 0082 0594     		str	r4, [sp, #20]
 118:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF12_SDIO;
 225              		.loc 1 118 5 is_stmt 1 view .LVU58
 118:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF12_SDIO;
 226              		.loc 1 118 27 is_stmt 0 view .LVU59
 227 0084 0696     		str	r6, [sp, #24]
 119:Core/Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 228              		.loc 1 119 5 is_stmt 1 view .LVU60
 119:Core/Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 229              		.loc 1 119 31 is_stmt 0 view .LVU61
 230 0086 0795     		str	r5, [sp, #28]
 120:Core/Src/stm32f4xx_hal_msp.c **** 
 231              		.loc 1 120 5 is_stmt 1 view .LVU62
ARM GAS  /tmp/cczhhXge.s 			page 8


 232 0088 0DEB0501 		add	r1, sp, r5
 233 008c 0748     		ldr	r0, .L9+8
 234 008e FFF7FEFF 		bl	HAL_GPIO_Init
 235              	.LVL5:
 123:Core/Src/stm32f4xx_hal_msp.c ****     HAL_NVIC_EnableIRQ(SDIO_IRQn);
 236              		.loc 1 123 5 view .LVU63
 237 0092 2246     		mov	r2, r4
 238 0094 2146     		mov	r1, r4
 239 0096 3120     		movs	r0, #49
 240 0098 FFF7FEFF 		bl	HAL_NVIC_SetPriority
 241              	.LVL6:
 124:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN SDIO_MspInit 1 */
 242              		.loc 1 124 5 view .LVU64
 243 009c 3120     		movs	r0, #49
 244 009e FFF7FEFF 		bl	HAL_NVIC_EnableIRQ
 245              	.LVL7:
 246              		.loc 1 130 1 is_stmt 0 view .LVU65
 247 00a2 B9E7     		b	.L5
 248              	.L10:
 249              		.align	2
 250              	.L9:
 251 00a4 002C0140 		.word	1073818624
 252 00a8 00080240 		.word	1073874944
 253 00ac 000C0240 		.word	1073875968
 254              		.cfi_endproc
 255              	.LFE131:
 257              		.section	.text.HAL_SD_MspDeInit,"ax",%progbits
 258              		.align	1
 259              		.global	HAL_SD_MspDeInit
 260              		.syntax unified
 261              		.thumb
 262              		.thumb_func
 263              		.fpu fpv4-sp-d16
 265              	HAL_SD_MspDeInit:
 266              	.LVL8:
 267              	.LFB132:
 131:Core/Src/stm32f4xx_hal_msp.c **** 
 132:Core/Src/stm32f4xx_hal_msp.c **** /**
 133:Core/Src/stm32f4xx_hal_msp.c **** * @brief SD MSP De-Initialization
 134:Core/Src/stm32f4xx_hal_msp.c **** * This function freeze the hardware resources used in this example
 135:Core/Src/stm32f4xx_hal_msp.c **** * @param hsd: SD handle pointer
 136:Core/Src/stm32f4xx_hal_msp.c **** * @retval None
 137:Core/Src/stm32f4xx_hal_msp.c **** */
 138:Core/Src/stm32f4xx_hal_msp.c **** void HAL_SD_MspDeInit(SD_HandleTypeDef* hsd)
 139:Core/Src/stm32f4xx_hal_msp.c **** {
 268              		.loc 1 139 1 is_stmt 1 view -0
 269              		.cfi_startproc
 270              		@ args = 0, pretend = 0, frame = 0
 271              		@ frame_needed = 0, uses_anonymous_args = 0
 272              		.loc 1 139 1 is_stmt 0 view .LVU67
 273 0000 08B5     		push	{r3, lr}
 274              	.LCFI6:
 275              		.cfi_def_cfa_offset 8
 276              		.cfi_offset 3, -8
 277              		.cfi_offset 14, -4
 140:Core/Src/stm32f4xx_hal_msp.c ****   if(hsd->Instance==SDIO)
 278              		.loc 1 140 3 is_stmt 1 view .LVU68
ARM GAS  /tmp/cczhhXge.s 			page 9


 279              		.loc 1 140 9 is_stmt 0 view .LVU69
 280 0002 0268     		ldr	r2, [r0]
 281              		.loc 1 140 5 view .LVU70
 282 0004 0A4B     		ldr	r3, .L15
 283 0006 9A42     		cmp	r2, r3
 284 0008 00D0     		beq	.L14
 285              	.LVL9:
 286              	.L11:
 141:Core/Src/stm32f4xx_hal_msp.c ****   {
 142:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN SDIO_MspDeInit 0 */
 143:Core/Src/stm32f4xx_hal_msp.c **** 
 144:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END SDIO_MspDeInit 0 */
 145:Core/Src/stm32f4xx_hal_msp.c ****     /* Peripheral clock disable */
 146:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_SDIO_CLK_DISABLE();
 147:Core/Src/stm32f4xx_hal_msp.c ****   
 148:Core/Src/stm32f4xx_hal_msp.c ****     /**SDIO GPIO Configuration    
 149:Core/Src/stm32f4xx_hal_msp.c ****     PC8     ------> SDIO_D0
 150:Core/Src/stm32f4xx_hal_msp.c ****     PC9     ------> SDIO_D1
 151:Core/Src/stm32f4xx_hal_msp.c ****     PC10     ------> SDIO_D2
 152:Core/Src/stm32f4xx_hal_msp.c ****     PC11     ------> SDIO_D3
 153:Core/Src/stm32f4xx_hal_msp.c ****     PC12     ------> SDIO_CK
 154:Core/Src/stm32f4xx_hal_msp.c ****     PD2     ------> SDIO_CMD 
 155:Core/Src/stm32f4xx_hal_msp.c ****     */
 156:Core/Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_DeInit(GPIOC, GPIO_PIN_8|GPIO_PIN_9|GPIO_PIN_10|GPIO_PIN_11 
 157:Core/Src/stm32f4xx_hal_msp.c ****                           |GPIO_PIN_12);
 158:Core/Src/stm32f4xx_hal_msp.c **** 
 159:Core/Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_DeInit(GPIOD, GPIO_PIN_2);
 160:Core/Src/stm32f4xx_hal_msp.c **** 
 161:Core/Src/stm32f4xx_hal_msp.c ****     /* SDIO interrupt DeInit */
 162:Core/Src/stm32f4xx_hal_msp.c ****     HAL_NVIC_DisableIRQ(SDIO_IRQn);
 163:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN SDIO_MspDeInit 1 */
 164:Core/Src/stm32f4xx_hal_msp.c **** 
 165:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END SDIO_MspDeInit 1 */
 166:Core/Src/stm32f4xx_hal_msp.c ****   }
 167:Core/Src/stm32f4xx_hal_msp.c **** 
 168:Core/Src/stm32f4xx_hal_msp.c **** }
 287              		.loc 1 168 1 view .LVU71
 288 000a 08BD     		pop	{r3, pc}
 289              	.LVL10:
 290              	.L14:
 146:Core/Src/stm32f4xx_hal_msp.c ****   
 291              		.loc 1 146 5 is_stmt 1 view .LVU72
 292 000c 094A     		ldr	r2, .L15+4
 293 000e 536C     		ldr	r3, [r2, #68]
 294 0010 23F40063 		bic	r3, r3, #2048
 295 0014 5364     		str	r3, [r2, #68]
 156:Core/Src/stm32f4xx_hal_msp.c ****                           |GPIO_PIN_12);
 296              		.loc 1 156 5 view .LVU73
 297 0016 4FF4F851 		mov	r1, #7936
 298 001a 0748     		ldr	r0, .L15+8
 299              	.LVL11:
 156:Core/Src/stm32f4xx_hal_msp.c ****                           |GPIO_PIN_12);
 300              		.loc 1 156 5 is_stmt 0 view .LVU74
 301 001c FFF7FEFF 		bl	HAL_GPIO_DeInit
 302              	.LVL12:
 159:Core/Src/stm32f4xx_hal_msp.c **** 
 303              		.loc 1 159 5 is_stmt 1 view .LVU75
ARM GAS  /tmp/cczhhXge.s 			page 10


 304 0020 0421     		movs	r1, #4
 305 0022 0648     		ldr	r0, .L15+12
 306 0024 FFF7FEFF 		bl	HAL_GPIO_DeInit
 307              	.LVL13:
 162:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN SDIO_MspDeInit 1 */
 308              		.loc 1 162 5 view .LVU76
 309 0028 3120     		movs	r0, #49
 310 002a FFF7FEFF 		bl	HAL_NVIC_DisableIRQ
 311              	.LVL14:
 312              		.loc 1 168 1 is_stmt 0 view .LVU77
 313 002e ECE7     		b	.L11
 314              	.L16:
 315              		.align	2
 316              	.L15:
 317 0030 002C0140 		.word	1073818624
 318 0034 00380240 		.word	1073887232
 319 0038 00080240 		.word	1073874944
 320 003c 000C0240 		.word	1073875968
 321              		.cfi_endproc
 322              	.LFE132:
 324              		.section	.text.HAL_TIM_Base_MspInit,"ax",%progbits
 325              		.align	1
 326              		.global	HAL_TIM_Base_MspInit
 327              		.syntax unified
 328              		.thumb
 329              		.thumb_func
 330              		.fpu fpv4-sp-d16
 332              	HAL_TIM_Base_MspInit:
 333              	.LVL15:
 334              	.LFB133:
 169:Core/Src/stm32f4xx_hal_msp.c **** 
 170:Core/Src/stm32f4xx_hal_msp.c **** /**
 171:Core/Src/stm32f4xx_hal_msp.c **** * @brief TIM_Base MSP Initialization
 172:Core/Src/stm32f4xx_hal_msp.c **** * This function configures the hardware resources used in this example
 173:Core/Src/stm32f4xx_hal_msp.c **** * @param htim_base: TIM_Base handle pointer
 174:Core/Src/stm32f4xx_hal_msp.c **** * @retval None
 175:Core/Src/stm32f4xx_hal_msp.c **** */
 176:Core/Src/stm32f4xx_hal_msp.c **** void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
 177:Core/Src/stm32f4xx_hal_msp.c **** {
 335              		.loc 1 177 1 is_stmt 1 view -0
 336              		.cfi_startproc
 337              		@ args = 0, pretend = 0, frame = 16
 338              		@ frame_needed = 0, uses_anonymous_args = 0
 339              		@ link register save eliminated.
 340              		.loc 1 177 1 is_stmt 0 view .LVU79
 341 0000 84B0     		sub	sp, sp, #16
 342              	.LCFI7:
 343              		.cfi_def_cfa_offset 16
 178:Core/Src/stm32f4xx_hal_msp.c ****   if(htim_base->Instance==TIM11)
 344              		.loc 1 178 3 is_stmt 1 view .LVU80
 345              		.loc 1 178 15 is_stmt 0 view .LVU81
 346 0002 0368     		ldr	r3, [r0]
 347              		.loc 1 178 5 view .LVU82
 348 0004 184A     		ldr	r2, .L25
 349 0006 9342     		cmp	r3, r2
 350 0008 07D0     		beq	.L22
 179:Core/Src/stm32f4xx_hal_msp.c ****   {
ARM GAS  /tmp/cczhhXge.s 			page 11


 180:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN TIM11_MspInit 0 */
 181:Core/Src/stm32f4xx_hal_msp.c **** 
 182:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END TIM11_MspInit 0 */
 183:Core/Src/stm32f4xx_hal_msp.c ****     /* Peripheral clock enable */
 184:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_TIM11_CLK_ENABLE();
 185:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN TIM11_MspInit 1 */
 186:Core/Src/stm32f4xx_hal_msp.c **** 
 187:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END TIM11_MspInit 1 */
 188:Core/Src/stm32f4xx_hal_msp.c ****   }
 189:Core/Src/stm32f4xx_hal_msp.c ****   else if(htim_base->Instance==TIM13)
 351              		.loc 1 189 8 is_stmt 1 view .LVU83
 352              		.loc 1 189 10 is_stmt 0 view .LVU84
 353 000a 184A     		ldr	r2, .L25+4
 354 000c 9342     		cmp	r3, r2
 355 000e 11D0     		beq	.L23
 190:Core/Src/stm32f4xx_hal_msp.c ****   {
 191:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN TIM13_MspInit 0 */
 192:Core/Src/stm32f4xx_hal_msp.c **** 
 193:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END TIM13_MspInit 0 */
 194:Core/Src/stm32f4xx_hal_msp.c ****     /* Peripheral clock enable */
 195:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_TIM13_CLK_ENABLE();
 196:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN TIM13_MspInit 1 */
 197:Core/Src/stm32f4xx_hal_msp.c **** 
 198:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END TIM13_MspInit 1 */
 199:Core/Src/stm32f4xx_hal_msp.c ****   }
 200:Core/Src/stm32f4xx_hal_msp.c ****   else if(htim_base->Instance==TIM14)
 356              		.loc 1 200 8 is_stmt 1 view .LVU85
 357              		.loc 1 200 10 is_stmt 0 view .LVU86
 358 0010 174A     		ldr	r2, .L25+8
 359 0012 9342     		cmp	r3, r2
 360 0014 1BD0     		beq	.L24
 361              	.L17:
 201:Core/Src/stm32f4xx_hal_msp.c ****   {
 202:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN TIM14_MspInit 0 */
 203:Core/Src/stm32f4xx_hal_msp.c **** 
 204:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END TIM14_MspInit 0 */
 205:Core/Src/stm32f4xx_hal_msp.c ****     /* Peripheral clock enable */
 206:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_TIM14_CLK_ENABLE();
 207:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN TIM14_MspInit 1 */
 208:Core/Src/stm32f4xx_hal_msp.c **** 
 209:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END TIM14_MspInit 1 */
 210:Core/Src/stm32f4xx_hal_msp.c ****   }
 211:Core/Src/stm32f4xx_hal_msp.c **** 
 212:Core/Src/stm32f4xx_hal_msp.c **** }
 362              		.loc 1 212 1 view .LVU87
 363 0016 04B0     		add	sp, sp, #16
 364              	.LCFI8:
 365              		.cfi_remember_state
 366              		.cfi_def_cfa_offset 0
 367              		@ sp needed
 368 0018 7047     		bx	lr
 369              	.L22:
 370              	.LCFI9:
 371              		.cfi_restore_state
 184:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN TIM11_MspInit 1 */
 372              		.loc 1 184 5 is_stmt 1 view .LVU88
 373              	.LBB7:
ARM GAS  /tmp/cczhhXge.s 			page 12


 184:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN TIM11_MspInit 1 */
 374              		.loc 1 184 5 view .LVU89
 375 001a 0023     		movs	r3, #0
 376 001c 0193     		str	r3, [sp, #4]
 184:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN TIM11_MspInit 1 */
 377              		.loc 1 184 5 view .LVU90
 378 001e 154B     		ldr	r3, .L25+12
 379 0020 5A6C     		ldr	r2, [r3, #68]
 380 0022 42F48022 		orr	r2, r2, #262144
 381 0026 5A64     		str	r2, [r3, #68]
 184:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN TIM11_MspInit 1 */
 382              		.loc 1 184 5 view .LVU91
 383 0028 5B6C     		ldr	r3, [r3, #68]
 384 002a 03F48023 		and	r3, r3, #262144
 385 002e 0193     		str	r3, [sp, #4]
 184:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN TIM11_MspInit 1 */
 386              		.loc 1 184 5 view .LVU92
 387 0030 019B     		ldr	r3, [sp, #4]
 388              	.LBE7:
 184:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN TIM11_MspInit 1 */
 389              		.loc 1 184 5 view .LVU93
 390 0032 F0E7     		b	.L17
 391              	.L23:
 195:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN TIM13_MspInit 1 */
 392              		.loc 1 195 5 view .LVU94
 393              	.LBB8:
 195:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN TIM13_MspInit 1 */
 394              		.loc 1 195 5 view .LVU95
 395 0034 0023     		movs	r3, #0
 396 0036 0293     		str	r3, [sp, #8]
 195:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN TIM13_MspInit 1 */
 397              		.loc 1 195 5 view .LVU96
 398 0038 0E4B     		ldr	r3, .L25+12
 399 003a 1A6C     		ldr	r2, [r3, #64]
 400 003c 42F08002 		orr	r2, r2, #128
 401 0040 1A64     		str	r2, [r3, #64]
 195:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN TIM13_MspInit 1 */
 402              		.loc 1 195 5 view .LVU97
 403 0042 1B6C     		ldr	r3, [r3, #64]
 404 0044 03F08003 		and	r3, r3, #128
 405 0048 0293     		str	r3, [sp, #8]
 195:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN TIM13_MspInit 1 */
 406              		.loc 1 195 5 view .LVU98
 407 004a 029B     		ldr	r3, [sp, #8]
 408              	.LBE8:
 195:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN TIM13_MspInit 1 */
 409              		.loc 1 195 5 view .LVU99
 410 004c E3E7     		b	.L17
 411              	.L24:
 206:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN TIM14_MspInit 1 */
 412              		.loc 1 206 5 view .LVU100
 413              	.LBB9:
 206:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN TIM14_MspInit 1 */
 414              		.loc 1 206 5 view .LVU101
 415 004e 0023     		movs	r3, #0
 416 0050 0393     		str	r3, [sp, #12]
 206:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN TIM14_MspInit 1 */
ARM GAS  /tmp/cczhhXge.s 			page 13


 417              		.loc 1 206 5 view .LVU102
 418 0052 084B     		ldr	r3, .L25+12
 419 0054 1A6C     		ldr	r2, [r3, #64]
 420 0056 42F48072 		orr	r2, r2, #256
 421 005a 1A64     		str	r2, [r3, #64]
 206:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN TIM14_MspInit 1 */
 422              		.loc 1 206 5 view .LVU103
 423 005c 1B6C     		ldr	r3, [r3, #64]
 424 005e 03F48073 		and	r3, r3, #256
 425 0062 0393     		str	r3, [sp, #12]
 206:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN TIM14_MspInit 1 */
 426              		.loc 1 206 5 view .LVU104
 427 0064 039B     		ldr	r3, [sp, #12]
 428              	.LBE9:
 206:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN TIM14_MspInit 1 */
 429              		.loc 1 206 5 view .LVU105
 430              		.loc 1 212 1 is_stmt 0 view .LVU106
 431 0066 D6E7     		b	.L17
 432              	.L26:
 433              		.align	2
 434              	.L25:
 435 0068 00480140 		.word	1073825792
 436 006c 001C0040 		.word	1073748992
 437 0070 00200040 		.word	1073750016
 438 0074 00380240 		.word	1073887232
 439              		.cfi_endproc
 440              	.LFE133:
 442              		.section	.text.HAL_TIM_Base_MspDeInit,"ax",%progbits
 443              		.align	1
 444              		.global	HAL_TIM_Base_MspDeInit
 445              		.syntax unified
 446              		.thumb
 447              		.thumb_func
 448              		.fpu fpv4-sp-d16
 450              	HAL_TIM_Base_MspDeInit:
 451              	.LVL16:
 452              	.LFB134:
 213:Core/Src/stm32f4xx_hal_msp.c **** 
 214:Core/Src/stm32f4xx_hal_msp.c **** /**
 215:Core/Src/stm32f4xx_hal_msp.c **** * @brief TIM_Base MSP De-Initialization
 216:Core/Src/stm32f4xx_hal_msp.c **** * This function freeze the hardware resources used in this example
 217:Core/Src/stm32f4xx_hal_msp.c **** * @param htim_base: TIM_Base handle pointer
 218:Core/Src/stm32f4xx_hal_msp.c **** * @retval None
 219:Core/Src/stm32f4xx_hal_msp.c **** */
 220:Core/Src/stm32f4xx_hal_msp.c **** void HAL_TIM_Base_MspDeInit(TIM_HandleTypeDef* htim_base)
 221:Core/Src/stm32f4xx_hal_msp.c **** {
 453              		.loc 1 221 1 is_stmt 1 view -0
 454              		.cfi_startproc
 455              		@ args = 0, pretend = 0, frame = 0
 456              		@ frame_needed = 0, uses_anonymous_args = 0
 457              		@ link register save eliminated.
 222:Core/Src/stm32f4xx_hal_msp.c ****   if(htim_base->Instance==TIM11)
 458              		.loc 1 222 3 view .LVU108
 459              		.loc 1 222 15 is_stmt 0 view .LVU109
 460 0000 0368     		ldr	r3, [r0]
 461              		.loc 1 222 5 view .LVU110
 462 0002 0F4A     		ldr	r2, .L34
ARM GAS  /tmp/cczhhXge.s 			page 14


 463 0004 9342     		cmp	r3, r2
 464 0006 06D0     		beq	.L31
 223:Core/Src/stm32f4xx_hal_msp.c ****   {
 224:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN TIM11_MspDeInit 0 */
 225:Core/Src/stm32f4xx_hal_msp.c **** 
 226:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END TIM11_MspDeInit 0 */
 227:Core/Src/stm32f4xx_hal_msp.c ****     /* Peripheral clock disable */
 228:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_TIM11_CLK_DISABLE();
 229:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN TIM11_MspDeInit 1 */
 230:Core/Src/stm32f4xx_hal_msp.c **** 
 231:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END TIM11_MspDeInit 1 */
 232:Core/Src/stm32f4xx_hal_msp.c ****   }
 233:Core/Src/stm32f4xx_hal_msp.c ****   else if(htim_base->Instance==TIM13)
 465              		.loc 1 233 8 is_stmt 1 view .LVU111
 466              		.loc 1 233 10 is_stmt 0 view .LVU112
 467 0008 0E4A     		ldr	r2, .L34+4
 468 000a 9342     		cmp	r3, r2
 469 000c 0AD0     		beq	.L32
 234:Core/Src/stm32f4xx_hal_msp.c ****   {
 235:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN TIM13_MspDeInit 0 */
 236:Core/Src/stm32f4xx_hal_msp.c **** 
 237:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END TIM13_MspDeInit 0 */
 238:Core/Src/stm32f4xx_hal_msp.c ****     /* Peripheral clock disable */
 239:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_TIM13_CLK_DISABLE();
 240:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN TIM13_MspDeInit 1 */
 241:Core/Src/stm32f4xx_hal_msp.c **** 
 242:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END TIM13_MspDeInit 1 */
 243:Core/Src/stm32f4xx_hal_msp.c ****   }
 244:Core/Src/stm32f4xx_hal_msp.c ****   else if(htim_base->Instance==TIM14)
 470              		.loc 1 244 8 is_stmt 1 view .LVU113
 471              		.loc 1 244 10 is_stmt 0 view .LVU114
 472 000e 0E4A     		ldr	r2, .L34+8
 473 0010 9342     		cmp	r3, r2
 474 0012 0ED0     		beq	.L33
 475              	.L27:
 245:Core/Src/stm32f4xx_hal_msp.c ****   {
 246:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN TIM14_MspDeInit 0 */
 247:Core/Src/stm32f4xx_hal_msp.c **** 
 248:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END TIM14_MspDeInit 0 */
 249:Core/Src/stm32f4xx_hal_msp.c ****     /* Peripheral clock disable */
 250:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_TIM14_CLK_DISABLE();
 251:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN TIM14_MspDeInit 1 */
 252:Core/Src/stm32f4xx_hal_msp.c **** 
 253:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END TIM14_MspDeInit 1 */
 254:Core/Src/stm32f4xx_hal_msp.c ****   }
 255:Core/Src/stm32f4xx_hal_msp.c **** 
 256:Core/Src/stm32f4xx_hal_msp.c **** }
 476              		.loc 1 256 1 view .LVU115
 477 0014 7047     		bx	lr
 478              	.L31:
 228:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN TIM11_MspDeInit 1 */
 479              		.loc 1 228 5 is_stmt 1 view .LVU116
 480 0016 02F57042 		add	r2, r2, #61440
 481 001a 536C     		ldr	r3, [r2, #68]
 482 001c 23F48023 		bic	r3, r3, #262144
 483 0020 5364     		str	r3, [r2, #68]
 484 0022 7047     		bx	lr
ARM GAS  /tmp/cczhhXge.s 			page 15


 485              	.L32:
 239:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN TIM13_MspDeInit 1 */
 486              		.loc 1 239 5 view .LVU117
 487 0024 02F50732 		add	r2, r2, #138240
 488 0028 136C     		ldr	r3, [r2, #64]
 489 002a 23F08003 		bic	r3, r3, #128
 490 002e 1364     		str	r3, [r2, #64]
 491 0030 7047     		bx	lr
 492              	.L33:
 250:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN TIM14_MspDeInit 1 */
 493              		.loc 1 250 5 view .LVU118
 494 0032 02F50632 		add	r2, r2, #137216
 495 0036 136C     		ldr	r3, [r2, #64]
 496 0038 23F48073 		bic	r3, r3, #256
 497 003c 1364     		str	r3, [r2, #64]
 498              		.loc 1 256 1 is_stmt 0 view .LVU119
 499 003e E9E7     		b	.L27
 500              	.L35:
 501              		.align	2
 502              	.L34:
 503 0040 00480140 		.word	1073825792
 504 0044 001C0040 		.word	1073748992
 505 0048 00200040 		.word	1073750016
 506              		.cfi_endproc
 507              	.LFE134:
 509              		.section	.text.HAL_UART_MspInit,"ax",%progbits
 510              		.align	1
 511              		.global	HAL_UART_MspInit
 512              		.syntax unified
 513              		.thumb
 514              		.thumb_func
 515              		.fpu fpv4-sp-d16
 517              	HAL_UART_MspInit:
 518              	.LVL17:
 519              	.LFB135:
 257:Core/Src/stm32f4xx_hal_msp.c **** 
 258:Core/Src/stm32f4xx_hal_msp.c **** /**
 259:Core/Src/stm32f4xx_hal_msp.c **** * @brief UART MSP Initialization
 260:Core/Src/stm32f4xx_hal_msp.c **** * This function configures the hardware resources used in this example
 261:Core/Src/stm32f4xx_hal_msp.c **** * @param huart: UART handle pointer
 262:Core/Src/stm32f4xx_hal_msp.c **** * @retval None
 263:Core/Src/stm32f4xx_hal_msp.c **** */
 264:Core/Src/stm32f4xx_hal_msp.c **** void HAL_UART_MspInit(UART_HandleTypeDef* huart)
 265:Core/Src/stm32f4xx_hal_msp.c **** {
 520              		.loc 1 265 1 is_stmt 1 view -0
 521              		.cfi_startproc
 522              		@ args = 0, pretend = 0, frame = 32
 523              		@ frame_needed = 0, uses_anonymous_args = 0
 524              		.loc 1 265 1 is_stmt 0 view .LVU121
 525 0000 00B5     		push	{lr}
 526              	.LCFI10:
 527              		.cfi_def_cfa_offset 4
 528              		.cfi_offset 14, -4
 529 0002 89B0     		sub	sp, sp, #36
 530              	.LCFI11:
 531              		.cfi_def_cfa_offset 40
 266:Core/Src/stm32f4xx_hal_msp.c ****   GPIO_InitTypeDef GPIO_InitStruct = {0};
ARM GAS  /tmp/cczhhXge.s 			page 16


 532              		.loc 1 266 3 is_stmt 1 view .LVU122
 533              		.loc 1 266 20 is_stmt 0 view .LVU123
 534 0004 0023     		movs	r3, #0
 535 0006 0393     		str	r3, [sp, #12]
 536 0008 0493     		str	r3, [sp, #16]
 537 000a 0593     		str	r3, [sp, #20]
 538 000c 0693     		str	r3, [sp, #24]
 539 000e 0793     		str	r3, [sp, #28]
 267:Core/Src/stm32f4xx_hal_msp.c ****   if(huart->Instance==USART1)
 540              		.loc 1 267 3 is_stmt 1 view .LVU124
 541              		.loc 1 267 11 is_stmt 0 view .LVU125
 542 0010 0268     		ldr	r2, [r0]
 543              		.loc 1 267 5 view .LVU126
 544 0012 03F18043 		add	r3, r3, #1073741824
 545 0016 03F58833 		add	r3, r3, #69632
 546 001a 9A42     		cmp	r2, r3
 547 001c 02D0     		beq	.L39
 548              	.LVL18:
 549              	.L36:
 268:Core/Src/stm32f4xx_hal_msp.c ****   {
 269:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN USART1_MspInit 0 */
 270:Core/Src/stm32f4xx_hal_msp.c **** 
 271:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END USART1_MspInit 0 */
 272:Core/Src/stm32f4xx_hal_msp.c ****     /* Peripheral clock enable */
 273:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_USART1_CLK_ENABLE();
 274:Core/Src/stm32f4xx_hal_msp.c ****   
 275:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_GPIOA_CLK_ENABLE();
 276:Core/Src/stm32f4xx_hal_msp.c ****     /**USART1 GPIO Configuration    
 277:Core/Src/stm32f4xx_hal_msp.c ****     PA9     ------> USART1_TX
 278:Core/Src/stm32f4xx_hal_msp.c ****     PA10     ------> USART1_RX 
 279:Core/Src/stm32f4xx_hal_msp.c ****     */
 280:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_10;
 281:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 282:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 283:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 284:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 285:Core/Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 286:Core/Src/stm32f4xx_hal_msp.c **** 
 287:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN USART1_MspInit 1 */
 288:Core/Src/stm32f4xx_hal_msp.c **** 
 289:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END USART1_MspInit 1 */
 290:Core/Src/stm32f4xx_hal_msp.c ****   }
 291:Core/Src/stm32f4xx_hal_msp.c **** 
 292:Core/Src/stm32f4xx_hal_msp.c **** }
 550              		.loc 1 292 1 view .LVU127
 551 001e 09B0     		add	sp, sp, #36
 552              	.LCFI12:
 553              		.cfi_remember_state
 554              		.cfi_def_cfa_offset 4
 555              		@ sp needed
 556 0020 5DF804FB 		ldr	pc, [sp], #4
 557              	.LVL19:
 558              	.L39:
 559              	.LCFI13:
 560              		.cfi_restore_state
 273:Core/Src/stm32f4xx_hal_msp.c ****   
 561              		.loc 1 273 5 is_stmt 1 view .LVU128
ARM GAS  /tmp/cczhhXge.s 			page 17


 562              	.LBB10:
 273:Core/Src/stm32f4xx_hal_msp.c ****   
 563              		.loc 1 273 5 view .LVU129
 564 0024 0022     		movs	r2, #0
 565 0026 0192     		str	r2, [sp, #4]
 273:Core/Src/stm32f4xx_hal_msp.c ****   
 566              		.loc 1 273 5 view .LVU130
 567 0028 03F59433 		add	r3, r3, #75776
 568 002c 596C     		ldr	r1, [r3, #68]
 569 002e 41F01001 		orr	r1, r1, #16
 570 0032 5964     		str	r1, [r3, #68]
 273:Core/Src/stm32f4xx_hal_msp.c ****   
 571              		.loc 1 273 5 view .LVU131
 572 0034 596C     		ldr	r1, [r3, #68]
 573 0036 01F01001 		and	r1, r1, #16
 574 003a 0191     		str	r1, [sp, #4]
 273:Core/Src/stm32f4xx_hal_msp.c ****   
 575              		.loc 1 273 5 view .LVU132
 576 003c 0199     		ldr	r1, [sp, #4]
 577              	.LBE10:
 273:Core/Src/stm32f4xx_hal_msp.c ****   
 578              		.loc 1 273 5 view .LVU133
 275:Core/Src/stm32f4xx_hal_msp.c ****     /**USART1 GPIO Configuration    
 579              		.loc 1 275 5 view .LVU134
 580              	.LBB11:
 275:Core/Src/stm32f4xx_hal_msp.c ****     /**USART1 GPIO Configuration    
 581              		.loc 1 275 5 view .LVU135
 582 003e 0292     		str	r2, [sp, #8]
 275:Core/Src/stm32f4xx_hal_msp.c ****     /**USART1 GPIO Configuration    
 583              		.loc 1 275 5 view .LVU136
 584 0040 196B     		ldr	r1, [r3, #48]
 585 0042 41F00101 		orr	r1, r1, #1
 586 0046 1963     		str	r1, [r3, #48]
 275:Core/Src/stm32f4xx_hal_msp.c ****     /**USART1 GPIO Configuration    
 587              		.loc 1 275 5 view .LVU137
 588 0048 1B6B     		ldr	r3, [r3, #48]
 589 004a 03F00103 		and	r3, r3, #1
 590 004e 0293     		str	r3, [sp, #8]
 275:Core/Src/stm32f4xx_hal_msp.c ****     /**USART1 GPIO Configuration    
 591              		.loc 1 275 5 view .LVU138
 592 0050 029B     		ldr	r3, [sp, #8]
 593              	.LBE11:
 275:Core/Src/stm32f4xx_hal_msp.c ****     /**USART1 GPIO Configuration    
 594              		.loc 1 275 5 view .LVU139
 280:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 595              		.loc 1 280 5 view .LVU140
 280:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 596              		.loc 1 280 25 is_stmt 0 view .LVU141
 597 0052 4FF4C063 		mov	r3, #1536
 598 0056 0393     		str	r3, [sp, #12]
 281:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 599              		.loc 1 281 5 is_stmt 1 view .LVU142
 281:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 600              		.loc 1 281 26 is_stmt 0 view .LVU143
 601 0058 0223     		movs	r3, #2
 602 005a 0493     		str	r3, [sp, #16]
 282:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
ARM GAS  /tmp/cczhhXge.s 			page 18


 603              		.loc 1 282 5 is_stmt 1 view .LVU144
 282:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 604              		.loc 1 282 26 is_stmt 0 view .LVU145
 605 005c 0592     		str	r2, [sp, #20]
 283:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 606              		.loc 1 283 5 is_stmt 1 view .LVU146
 283:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 607              		.loc 1 283 27 is_stmt 0 view .LVU147
 608 005e 0323     		movs	r3, #3
 609 0060 0693     		str	r3, [sp, #24]
 284:Core/Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 610              		.loc 1 284 5 is_stmt 1 view .LVU148
 284:Core/Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 611              		.loc 1 284 31 is_stmt 0 view .LVU149
 612 0062 0723     		movs	r3, #7
 613 0064 0793     		str	r3, [sp, #28]
 285:Core/Src/stm32f4xx_hal_msp.c **** 
 614              		.loc 1 285 5 is_stmt 1 view .LVU150
 615 0066 03A9     		add	r1, sp, #12
 616 0068 0148     		ldr	r0, .L40
 617              	.LVL20:
 285:Core/Src/stm32f4xx_hal_msp.c **** 
 618              		.loc 1 285 5 is_stmt 0 view .LVU151
 619 006a FFF7FEFF 		bl	HAL_GPIO_Init
 620              	.LVL21:
 621              		.loc 1 292 1 view .LVU152
 622 006e D6E7     		b	.L36
 623              	.L41:
 624              		.align	2
 625              	.L40:
 626 0070 00000240 		.word	1073872896
 627              		.cfi_endproc
 628              	.LFE135:
 630              		.section	.text.HAL_UART_MspDeInit,"ax",%progbits
 631              		.align	1
 632              		.global	HAL_UART_MspDeInit
 633              		.syntax unified
 634              		.thumb
 635              		.thumb_func
 636              		.fpu fpv4-sp-d16
 638              	HAL_UART_MspDeInit:
 639              	.LVL22:
 640              	.LFB136:
 293:Core/Src/stm32f4xx_hal_msp.c **** 
 294:Core/Src/stm32f4xx_hal_msp.c **** /**
 295:Core/Src/stm32f4xx_hal_msp.c **** * @brief UART MSP De-Initialization
 296:Core/Src/stm32f4xx_hal_msp.c **** * This function freeze the hardware resources used in this example
 297:Core/Src/stm32f4xx_hal_msp.c **** * @param huart: UART handle pointer
 298:Core/Src/stm32f4xx_hal_msp.c **** * @retval None
 299:Core/Src/stm32f4xx_hal_msp.c **** */
 300:Core/Src/stm32f4xx_hal_msp.c **** void HAL_UART_MspDeInit(UART_HandleTypeDef* huart)
 301:Core/Src/stm32f4xx_hal_msp.c **** {
 641              		.loc 1 301 1 is_stmt 1 view -0
 642              		.cfi_startproc
 643              		@ args = 0, pretend = 0, frame = 0
 644              		@ frame_needed = 0, uses_anonymous_args = 0
 645              		.loc 1 301 1 is_stmt 0 view .LVU154
ARM GAS  /tmp/cczhhXge.s 			page 19


 646 0000 08B5     		push	{r3, lr}
 647              	.LCFI14:
 648              		.cfi_def_cfa_offset 8
 649              		.cfi_offset 3, -8
 650              		.cfi_offset 14, -4
 302:Core/Src/stm32f4xx_hal_msp.c ****   if(huart->Instance==USART1)
 651              		.loc 1 302 3 is_stmt 1 view .LVU155
 652              		.loc 1 302 11 is_stmt 0 view .LVU156
 653 0002 0268     		ldr	r2, [r0]
 654              		.loc 1 302 5 view .LVU157
 655 0004 074B     		ldr	r3, .L46
 656 0006 9A42     		cmp	r2, r3
 657 0008 00D0     		beq	.L45
 658              	.LVL23:
 659              	.L42:
 303:Core/Src/stm32f4xx_hal_msp.c ****   {
 304:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN USART1_MspDeInit 0 */
 305:Core/Src/stm32f4xx_hal_msp.c **** 
 306:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END USART1_MspDeInit 0 */
 307:Core/Src/stm32f4xx_hal_msp.c ****     /* Peripheral clock disable */
 308:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_USART1_CLK_DISABLE();
 309:Core/Src/stm32f4xx_hal_msp.c ****   
 310:Core/Src/stm32f4xx_hal_msp.c ****     /**USART1 GPIO Configuration    
 311:Core/Src/stm32f4xx_hal_msp.c ****     PA9     ------> USART1_TX
 312:Core/Src/stm32f4xx_hal_msp.c ****     PA10     ------> USART1_RX 
 313:Core/Src/stm32f4xx_hal_msp.c ****     */
 314:Core/Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_DeInit(GPIOA, GPIO_PIN_9|GPIO_PIN_10);
 315:Core/Src/stm32f4xx_hal_msp.c **** 
 316:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN USART1_MspDeInit 1 */
 317:Core/Src/stm32f4xx_hal_msp.c **** 
 318:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END USART1_MspDeInit 1 */
 319:Core/Src/stm32f4xx_hal_msp.c ****   }
 320:Core/Src/stm32f4xx_hal_msp.c **** 
 321:Core/Src/stm32f4xx_hal_msp.c **** }
 660              		.loc 1 321 1 view .LVU158
 661 000a 08BD     		pop	{r3, pc}
 662              	.LVL24:
 663              	.L45:
 308:Core/Src/stm32f4xx_hal_msp.c ****   
 664              		.loc 1 308 5 is_stmt 1 view .LVU159
 665 000c 064A     		ldr	r2, .L46+4
 666 000e 536C     		ldr	r3, [r2, #68]
 667 0010 23F01003 		bic	r3, r3, #16
 668 0014 5364     		str	r3, [r2, #68]
 314:Core/Src/stm32f4xx_hal_msp.c **** 
 669              		.loc 1 314 5 view .LVU160
 670 0016 4FF4C061 		mov	r1, #1536
 671 001a 0448     		ldr	r0, .L46+8
 672              	.LVL25:
 314:Core/Src/stm32f4xx_hal_msp.c **** 
 673              		.loc 1 314 5 is_stmt 0 view .LVU161
 674 001c FFF7FEFF 		bl	HAL_GPIO_DeInit
 675              	.LVL26:
 676              		.loc 1 321 1 view .LVU162
 677 0020 F3E7     		b	.L42
 678              	.L47:
 679 0022 00BF     		.align	2
ARM GAS  /tmp/cczhhXge.s 			page 20


 680              	.L46:
 681 0024 00100140 		.word	1073811456
 682 0028 00380240 		.word	1073887232
 683 002c 00000240 		.word	1073872896
 684              		.cfi_endproc
 685              	.LFE136:
 687              		.text
 688              	.Letext0:
 689              		.file 2 "/usr/lib/gcc/arm-none-eabi/9.2.1/include/stdint.h"
 690              		.file 3 "Drivers/CMSIS/Include/core_cm4.h"
 691              		.file 4 "Drivers/CMSIS/Device/ST/STM32F4xx/Include/system_stm32f4xx.h"
 692              		.file 5 "Drivers/CMSIS/Device/ST/STM32F4xx/Include/stm32f407xx.h"
 693              		.file 6 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_def.h"
 694              		.file 7 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_gpio.h"
 695              		.file 8 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_dma.h"
 696              		.file 9 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_ll_sdmmc.h"
 697              		.file 10 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_sd.h"
 698              		.file 11 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_tim.h"
 699              		.file 12 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_uart.h"
 700              		.file 13 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal.h"
 701              		.file 14 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_cortex.h"
ARM GAS  /tmp/cczhhXge.s 			page 21


DEFINED SYMBOLS
                            *ABS*:0000000000000000 stm32f4xx_hal_msp.c
     /tmp/cczhhXge.s:18     .text.HAL_MspInit:0000000000000000 $t
     /tmp/cczhhXge.s:26     .text.HAL_MspInit:0000000000000000 HAL_MspInit
     /tmp/cczhhXge.s:80     .text.HAL_MspInit:0000000000000034 $d
     /tmp/cczhhXge.s:85     .text.HAL_SD_MspInit:0000000000000000 $t
     /tmp/cczhhXge.s:92     .text.HAL_SD_MspInit:0000000000000000 HAL_SD_MspInit
     /tmp/cczhhXge.s:251    .text.HAL_SD_MspInit:00000000000000a4 $d
     /tmp/cczhhXge.s:258    .text.HAL_SD_MspDeInit:0000000000000000 $t
     /tmp/cczhhXge.s:265    .text.HAL_SD_MspDeInit:0000000000000000 HAL_SD_MspDeInit
     /tmp/cczhhXge.s:317    .text.HAL_SD_MspDeInit:0000000000000030 $d
     /tmp/cczhhXge.s:325    .text.HAL_TIM_Base_MspInit:0000000000000000 $t
     /tmp/cczhhXge.s:332    .text.HAL_TIM_Base_MspInit:0000000000000000 HAL_TIM_Base_MspInit
     /tmp/cczhhXge.s:435    .text.HAL_TIM_Base_MspInit:0000000000000068 $d
     /tmp/cczhhXge.s:443    .text.HAL_TIM_Base_MspDeInit:0000000000000000 $t
     /tmp/cczhhXge.s:450    .text.HAL_TIM_Base_MspDeInit:0000000000000000 HAL_TIM_Base_MspDeInit
     /tmp/cczhhXge.s:503    .text.HAL_TIM_Base_MspDeInit:0000000000000040 $d
     /tmp/cczhhXge.s:510    .text.HAL_UART_MspInit:0000000000000000 $t
     /tmp/cczhhXge.s:517    .text.HAL_UART_MspInit:0000000000000000 HAL_UART_MspInit
     /tmp/cczhhXge.s:626    .text.HAL_UART_MspInit:0000000000000070 $d
     /tmp/cczhhXge.s:631    .text.HAL_UART_MspDeInit:0000000000000000 $t
     /tmp/cczhhXge.s:638    .text.HAL_UART_MspDeInit:0000000000000000 HAL_UART_MspDeInit
     /tmp/cczhhXge.s:681    .text.HAL_UART_MspDeInit:0000000000000024 $d

UNDEFINED SYMBOLS
HAL_GPIO_Init
HAL_NVIC_SetPriority
HAL_NVIC_EnableIRQ
HAL_GPIO_DeInit
HAL_NVIC_DisableIRQ
