Alsarawi, S. F., Abbott, D., and Franzon, P. D. 1998. A review of 3-D packaging technology. IEEE Trans. Compon. Packag. Manufact. Tech. Part B 21, 1(Jan.), 2--14.
Banerjee, K., Souri, S. J., Kapur, P., and Saraswat, K. C. 2001. 3D-ICs: A novel chip design for improving deep-submicrometer interconnect performance and systems on chip integration. Proc. IEEE 89, 5(May), 602--633.
Kiarash Bazargan , Ryan Kastner , Majid Sarrafzadeh, 3-D Floorplanning: Simulated Annealing and Greedy Placement Methods for Reconfigurable Computing Systems, Proceedings of the Tenth IEEE International Workshop on Rapid System Prototyping, p.38, June 16-18, 1999
Guoqiang Chen , Sachin Sapatnekar, Partition-driven standard cell thermal placement, Proceedings of the 2003 international symposium on Physical design, April 06-09, 2003, Monterey, CA, USA[doi>10.1145/640000.640018]
Lei Cheng , Liang Deng , Martin D. F. Wong, Floorplanning for 3-D VLSI design, Proceedings of the 2005 Asia and South Pacific Design Automation Conference, January 18-21, 2005, Shanghai, China[doi>10.1145/1120725.1120899]
Chris C. N. Chu , D. F. Wong, A matrix synthesis approach to thermal placement, Proceedings of the 1997 international symposium on Physical design, p.163-168, April 14-16, 1997, Napa Valley, California, USA[doi>10.1145/267665.267708]
Jason Cong , Yan Zhang, Thermal-driven multilevel routing for 3-D ICs, Proceedings of the 2005 Asia and South Pacific Design Automation Conference, January 18-21, 2005, Shanghai, China[doi>10.1145/1120725.1120787]
J. Cong , Jie Wei , Yan Zhang, A thermal-driven floorplanning algorithm for 3D ICs, Proceedings of the 2004 IEEE/ACM International conference on Computer-aided design, p.306-313, November 07-11, 2004[doi>10.1109/ICCAD.2004.1382591]
Shamik Das , Andy Fan , Kuan-Neng Chen , Chuan Seng Tan , Nisha Checka , Rafael Reif, Technology, performance, and computer-aided design of three-dimensional integrated circuits, Proceedings of the 2004 international symposium on Physical design, April 18-21, 2004, Phoenix, Arizona, USA[doi>10.1145/981066.981091]
Yangdong Deng , Wojciech P. Maly, Interconnect characteristics of 2.5-D system integration scheme, Proceedings of the 2001 international symposium on Physical design, p.171-175, April 01-04, 2001, Sonoma, California, USA[doi>10.1145/369691.369763]
Hans Eisenmann , Frank M. Johannes, Generic global placement and floorplanning, Proceedings of the 35th annual Design Automation Conference, p.269-274, June 15-19, 1998, San Francisco, California, USA[doi>10.1145/277044.277119]
Brent Goplen , Sachin Sapatnekar, Efficient Thermal Placement of Standard Cells in 3D ICs using a Force Directed Approach, Proceedings of the 2003 IEEE/ACM international conference on Computer-aided design, p.86, November 09-13, 2003[doi>10.1109/ICCAD.2003.60]
Brent Goplen , Sachin Sapatnekar, Thermal via placement in 3D ICs, Proceedings of the 2005 international symposium on Physical design, April 03-06, 2005, San Francisco, California, USA[doi>10.1145/1055137.1055171]
Xianlong Hong , Gang Huang , Yici Cai , Jiangchun Gu , Sheqin Dong , Chung Kuan Cheng , Jun Gu, Corner block list: an effective and efficient topological representation of non-slicing floorplan, Proceedings of the 2000 IEEE/ACM international conference on Computer-aided design, November 05-09, 2000, San Jose, California
Lall, B., Ortega, A., and Kabir, H. 1994. Thermal design rules for electronic components on conducting boards in passively cooled enclosures. In Proceedings of the 1994 Inter-Society Conference on Thermal Phenomena. 50--61.
Li, Z., Hong, X. L., Zhou, Q., Cai, Y., Bian, J., Yang, H., Saxena, P., and Pitchumani, V. 2005. A divide-and-conquer 2.5-D floorplanning algorithm based on statistical wirelength estimation. In Proceedings of the 2005 IEEE International Symposium on Circuits and Systems. Vol. 6. 230--233.
Jinan Lou , S. Thakur , S. Krishnamoorthy , H. S. Sheng, Estimating routing congestion using probabilistic analysis, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, v.21 n.1, p.32-41, November 2006[doi>10.1109/43.974135]
Shiu, P. H., Ravichandran, R., Easwar, S., and Lim, S. K. 2004. Multi-layer floorplanning for reliable sytem-on-package. In Proceedings of the 2004 IEEE International Symposium on Circuits and Systems. Vol. 5. 69--72.
Ching-Han Tsai , Sung-Mo Kang, Cell-level placement for improving substrate thermal distribution, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, v.19 n.2, p.253-266, November 2006[doi>10.1109/43.828554]
Ting-Yuan Wang , Yu-Min Lee , Charlie Chung-Ping Chen, 3D thermal-ADI: an efficient chip-level transient thermal simulator, Proceedings of the 2003 international symposium on Physical design, April 06-09, 2003, Monterey, CA, USA[doi>10.1145/640000.640007]
Yamazaki, H., Sakanushi, K., Nakatake, S., and Kajitani, Y. 2000. The 3D-packing by meta data structure and packing heuristics. IEICE Trans. Fundament. Electron. Commun. Comput. Sci. E83-A, 4(Apr.), 639--645.
