
microP_register.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001c8  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00001014  080001c8  080001c8  000011c8  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000000  080011dc  080011e4  000021e4  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  3 .ARM.extab    00000000  080011dc  080011dc  000021e4  2**0
                  CONTENTS
  4 .ARM          00000000  080011dc  080011dc  000021e4  2**0
                  CONTENTS
  5 .preinit_array 00000000  080011dc  080011e4  000021e4  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080011dc  080011dc  000021dc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  080011e0  080011e0  000021e0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000000  20000000  20000000  000021e4  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          0000003c  20000000  080011e4  00003000  2**3
                  ALLOC
 10 ._user_heap_stack 00000604  2000003c  080011e4  0000303c  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  000021e4  2**0
                  CONTENTS, READONLY
 12 .debug_info   00000aba  00000000  00000000  00002214  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00000311  00000000  00000000  00002cce  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 000000d8  00000000  00000000  00002fe0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000090  00000000  00000000  000030b8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0000cc2a  00000000  00000000  00003148  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00001115  00000000  00000000  0000fd72  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    00045b79  00000000  00000000  00010e87  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  00056a00  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00000374  00000000  00000000  00056a44  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000054  00000000  00000000  00056db8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001c8 <__do_global_dtors_aux>:
 80001c8:	b510      	push	{r4, lr}
 80001ca:	4c05      	ldr	r4, [pc, #20]	@ (80001e0 <__do_global_dtors_aux+0x18>)
 80001cc:	7823      	ldrb	r3, [r4, #0]
 80001ce:	b933      	cbnz	r3, 80001de <__do_global_dtors_aux+0x16>
 80001d0:	4b04      	ldr	r3, [pc, #16]	@ (80001e4 <__do_global_dtors_aux+0x1c>)
 80001d2:	b113      	cbz	r3, 80001da <__do_global_dtors_aux+0x12>
 80001d4:	4804      	ldr	r0, [pc, #16]	@ (80001e8 <__do_global_dtors_aux+0x20>)
 80001d6:	f3af 8000 	nop.w
 80001da:	2301      	movs	r3, #1
 80001dc:	7023      	strb	r3, [r4, #0]
 80001de:	bd10      	pop	{r4, pc}
 80001e0:	20000000 	.word	0x20000000
 80001e4:	00000000 	.word	0x00000000
 80001e8:	080011c4 	.word	0x080011c4

080001ec <frame_dummy>:
 80001ec:	b508      	push	{r3, lr}
 80001ee:	4b03      	ldr	r3, [pc, #12]	@ (80001fc <frame_dummy+0x10>)
 80001f0:	b11b      	cbz	r3, 80001fa <frame_dummy+0xe>
 80001f2:	4903      	ldr	r1, [pc, #12]	@ (8000200 <frame_dummy+0x14>)
 80001f4:	4803      	ldr	r0, [pc, #12]	@ (8000204 <frame_dummy+0x18>)
 80001f6:	f3af 8000 	nop.w
 80001fa:	bd08      	pop	{r3, pc}
 80001fc:	00000000 	.word	0x00000000
 8000200:	20000004 	.word	0x20000004
 8000204:	080011c4 	.word	0x080011c4

08000208 <__aeabi_drsub>:
 8000208:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 800020c:	e002      	b.n	8000214 <__adddf3>
 800020e:	bf00      	nop

08000210 <__aeabi_dsub>:
 8000210:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

08000214 <__adddf3>:
 8000214:	b530      	push	{r4, r5, lr}
 8000216:	ea4f 0441 	mov.w	r4, r1, lsl #1
 800021a:	ea4f 0543 	mov.w	r5, r3, lsl #1
 800021e:	ea94 0f05 	teq	r4, r5
 8000222:	bf08      	it	eq
 8000224:	ea90 0f02 	teqeq	r0, r2
 8000228:	bf1f      	itttt	ne
 800022a:	ea54 0c00 	orrsne.w	ip, r4, r0
 800022e:	ea55 0c02 	orrsne.w	ip, r5, r2
 8000232:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 8000236:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 800023a:	f000 80e2 	beq.w	8000402 <__adddf3+0x1ee>
 800023e:	ea4f 5454 	mov.w	r4, r4, lsr #21
 8000242:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 8000246:	bfb8      	it	lt
 8000248:	426d      	neglt	r5, r5
 800024a:	dd0c      	ble.n	8000266 <__adddf3+0x52>
 800024c:	442c      	add	r4, r5
 800024e:	ea80 0202 	eor.w	r2, r0, r2
 8000252:	ea81 0303 	eor.w	r3, r1, r3
 8000256:	ea82 0000 	eor.w	r0, r2, r0
 800025a:	ea83 0101 	eor.w	r1, r3, r1
 800025e:	ea80 0202 	eor.w	r2, r0, r2
 8000262:	ea81 0303 	eor.w	r3, r1, r3
 8000266:	2d36      	cmp	r5, #54	@ 0x36
 8000268:	bf88      	it	hi
 800026a:	bd30      	pophi	{r4, r5, pc}
 800026c:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000270:	ea4f 3101 	mov.w	r1, r1, lsl #12
 8000274:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 8000278:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 800027c:	d002      	beq.n	8000284 <__adddf3+0x70>
 800027e:	4240      	negs	r0, r0
 8000280:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000284:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 8000288:	ea4f 3303 	mov.w	r3, r3, lsl #12
 800028c:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000290:	d002      	beq.n	8000298 <__adddf3+0x84>
 8000292:	4252      	negs	r2, r2
 8000294:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000298:	ea94 0f05 	teq	r4, r5
 800029c:	f000 80a7 	beq.w	80003ee <__adddf3+0x1da>
 80002a0:	f1a4 0401 	sub.w	r4, r4, #1
 80002a4:	f1d5 0e20 	rsbs	lr, r5, #32
 80002a8:	db0d      	blt.n	80002c6 <__adddf3+0xb2>
 80002aa:	fa02 fc0e 	lsl.w	ip, r2, lr
 80002ae:	fa22 f205 	lsr.w	r2, r2, r5
 80002b2:	1880      	adds	r0, r0, r2
 80002b4:	f141 0100 	adc.w	r1, r1, #0
 80002b8:	fa03 f20e 	lsl.w	r2, r3, lr
 80002bc:	1880      	adds	r0, r0, r2
 80002be:	fa43 f305 	asr.w	r3, r3, r5
 80002c2:	4159      	adcs	r1, r3
 80002c4:	e00e      	b.n	80002e4 <__adddf3+0xd0>
 80002c6:	f1a5 0520 	sub.w	r5, r5, #32
 80002ca:	f10e 0e20 	add.w	lr, lr, #32
 80002ce:	2a01      	cmp	r2, #1
 80002d0:	fa03 fc0e 	lsl.w	ip, r3, lr
 80002d4:	bf28      	it	cs
 80002d6:	f04c 0c02 	orrcs.w	ip, ip, #2
 80002da:	fa43 f305 	asr.w	r3, r3, r5
 80002de:	18c0      	adds	r0, r0, r3
 80002e0:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 80002e4:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80002e8:	d507      	bpl.n	80002fa <__adddf3+0xe6>
 80002ea:	f04f 0e00 	mov.w	lr, #0
 80002ee:	f1dc 0c00 	rsbs	ip, ip, #0
 80002f2:	eb7e 0000 	sbcs.w	r0, lr, r0
 80002f6:	eb6e 0101 	sbc.w	r1, lr, r1
 80002fa:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 80002fe:	d31b      	bcc.n	8000338 <__adddf3+0x124>
 8000300:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 8000304:	d30c      	bcc.n	8000320 <__adddf3+0x10c>
 8000306:	0849      	lsrs	r1, r1, #1
 8000308:	ea5f 0030 	movs.w	r0, r0, rrx
 800030c:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000310:	f104 0401 	add.w	r4, r4, #1
 8000314:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000318:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 800031c:	f080 809a 	bcs.w	8000454 <__adddf3+0x240>
 8000320:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 8000324:	bf08      	it	eq
 8000326:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 800032a:	f150 0000 	adcs.w	r0, r0, #0
 800032e:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000332:	ea41 0105 	orr.w	r1, r1, r5
 8000336:	bd30      	pop	{r4, r5, pc}
 8000338:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 800033c:	4140      	adcs	r0, r0
 800033e:	eb41 0101 	adc.w	r1, r1, r1
 8000342:	3c01      	subs	r4, #1
 8000344:	bf28      	it	cs
 8000346:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 800034a:	d2e9      	bcs.n	8000320 <__adddf3+0x10c>
 800034c:	f091 0f00 	teq	r1, #0
 8000350:	bf04      	itt	eq
 8000352:	4601      	moveq	r1, r0
 8000354:	2000      	moveq	r0, #0
 8000356:	fab1 f381 	clz	r3, r1
 800035a:	bf08      	it	eq
 800035c:	3320      	addeq	r3, #32
 800035e:	f1a3 030b 	sub.w	r3, r3, #11
 8000362:	f1b3 0220 	subs.w	r2, r3, #32
 8000366:	da0c      	bge.n	8000382 <__adddf3+0x16e>
 8000368:	320c      	adds	r2, #12
 800036a:	dd08      	ble.n	800037e <__adddf3+0x16a>
 800036c:	f102 0c14 	add.w	ip, r2, #20
 8000370:	f1c2 020c 	rsb	r2, r2, #12
 8000374:	fa01 f00c 	lsl.w	r0, r1, ip
 8000378:	fa21 f102 	lsr.w	r1, r1, r2
 800037c:	e00c      	b.n	8000398 <__adddf3+0x184>
 800037e:	f102 0214 	add.w	r2, r2, #20
 8000382:	bfd8      	it	le
 8000384:	f1c2 0c20 	rsble	ip, r2, #32
 8000388:	fa01 f102 	lsl.w	r1, r1, r2
 800038c:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000390:	bfdc      	itt	le
 8000392:	ea41 010c 	orrle.w	r1, r1, ip
 8000396:	4090      	lslle	r0, r2
 8000398:	1ae4      	subs	r4, r4, r3
 800039a:	bfa2      	ittt	ge
 800039c:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 80003a0:	4329      	orrge	r1, r5
 80003a2:	bd30      	popge	{r4, r5, pc}
 80003a4:	ea6f 0404 	mvn.w	r4, r4
 80003a8:	3c1f      	subs	r4, #31
 80003aa:	da1c      	bge.n	80003e6 <__adddf3+0x1d2>
 80003ac:	340c      	adds	r4, #12
 80003ae:	dc0e      	bgt.n	80003ce <__adddf3+0x1ba>
 80003b0:	f104 0414 	add.w	r4, r4, #20
 80003b4:	f1c4 0220 	rsb	r2, r4, #32
 80003b8:	fa20 f004 	lsr.w	r0, r0, r4
 80003bc:	fa01 f302 	lsl.w	r3, r1, r2
 80003c0:	ea40 0003 	orr.w	r0, r0, r3
 80003c4:	fa21 f304 	lsr.w	r3, r1, r4
 80003c8:	ea45 0103 	orr.w	r1, r5, r3
 80003cc:	bd30      	pop	{r4, r5, pc}
 80003ce:	f1c4 040c 	rsb	r4, r4, #12
 80003d2:	f1c4 0220 	rsb	r2, r4, #32
 80003d6:	fa20 f002 	lsr.w	r0, r0, r2
 80003da:	fa01 f304 	lsl.w	r3, r1, r4
 80003de:	ea40 0003 	orr.w	r0, r0, r3
 80003e2:	4629      	mov	r1, r5
 80003e4:	bd30      	pop	{r4, r5, pc}
 80003e6:	fa21 f004 	lsr.w	r0, r1, r4
 80003ea:	4629      	mov	r1, r5
 80003ec:	bd30      	pop	{r4, r5, pc}
 80003ee:	f094 0f00 	teq	r4, #0
 80003f2:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 80003f6:	bf06      	itte	eq
 80003f8:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 80003fc:	3401      	addeq	r4, #1
 80003fe:	3d01      	subne	r5, #1
 8000400:	e74e      	b.n	80002a0 <__adddf3+0x8c>
 8000402:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 8000406:	bf18      	it	ne
 8000408:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 800040c:	d029      	beq.n	8000462 <__adddf3+0x24e>
 800040e:	ea94 0f05 	teq	r4, r5
 8000412:	bf08      	it	eq
 8000414:	ea90 0f02 	teqeq	r0, r2
 8000418:	d005      	beq.n	8000426 <__adddf3+0x212>
 800041a:	ea54 0c00 	orrs.w	ip, r4, r0
 800041e:	bf04      	itt	eq
 8000420:	4619      	moveq	r1, r3
 8000422:	4610      	moveq	r0, r2
 8000424:	bd30      	pop	{r4, r5, pc}
 8000426:	ea91 0f03 	teq	r1, r3
 800042a:	bf1e      	ittt	ne
 800042c:	2100      	movne	r1, #0
 800042e:	2000      	movne	r0, #0
 8000430:	bd30      	popne	{r4, r5, pc}
 8000432:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 8000436:	d105      	bne.n	8000444 <__adddf3+0x230>
 8000438:	0040      	lsls	r0, r0, #1
 800043a:	4149      	adcs	r1, r1
 800043c:	bf28      	it	cs
 800043e:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 8000442:	bd30      	pop	{r4, r5, pc}
 8000444:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 8000448:	bf3c      	itt	cc
 800044a:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 800044e:	bd30      	popcc	{r4, r5, pc}
 8000450:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000454:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 8000458:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800045c:	f04f 0000 	mov.w	r0, #0
 8000460:	bd30      	pop	{r4, r5, pc}
 8000462:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 8000466:	bf1a      	itte	ne
 8000468:	4619      	movne	r1, r3
 800046a:	4610      	movne	r0, r2
 800046c:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000470:	bf1c      	itt	ne
 8000472:	460b      	movne	r3, r1
 8000474:	4602      	movne	r2, r0
 8000476:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 800047a:	bf06      	itte	eq
 800047c:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000480:	ea91 0f03 	teqeq	r1, r3
 8000484:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 8000488:	bd30      	pop	{r4, r5, pc}
 800048a:	bf00      	nop

0800048c <__aeabi_ui2d>:
 800048c:	f090 0f00 	teq	r0, #0
 8000490:	bf04      	itt	eq
 8000492:	2100      	moveq	r1, #0
 8000494:	4770      	bxeq	lr
 8000496:	b530      	push	{r4, r5, lr}
 8000498:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 800049c:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80004a0:	f04f 0500 	mov.w	r5, #0
 80004a4:	f04f 0100 	mov.w	r1, #0
 80004a8:	e750      	b.n	800034c <__adddf3+0x138>
 80004aa:	bf00      	nop

080004ac <__aeabi_i2d>:
 80004ac:	f090 0f00 	teq	r0, #0
 80004b0:	bf04      	itt	eq
 80004b2:	2100      	moveq	r1, #0
 80004b4:	4770      	bxeq	lr
 80004b6:	b530      	push	{r4, r5, lr}
 80004b8:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80004bc:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80004c0:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 80004c4:	bf48      	it	mi
 80004c6:	4240      	negmi	r0, r0
 80004c8:	f04f 0100 	mov.w	r1, #0
 80004cc:	e73e      	b.n	800034c <__adddf3+0x138>
 80004ce:	bf00      	nop

080004d0 <__aeabi_f2d>:
 80004d0:	0042      	lsls	r2, r0, #1
 80004d2:	ea4f 01e2 	mov.w	r1, r2, asr #3
 80004d6:	ea4f 0131 	mov.w	r1, r1, rrx
 80004da:	ea4f 7002 	mov.w	r0, r2, lsl #28
 80004de:	bf1f      	itttt	ne
 80004e0:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 80004e4:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 80004e8:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 80004ec:	4770      	bxne	lr
 80004ee:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 80004f2:	bf08      	it	eq
 80004f4:	4770      	bxeq	lr
 80004f6:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 80004fa:	bf04      	itt	eq
 80004fc:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 8000500:	4770      	bxeq	lr
 8000502:	b530      	push	{r4, r5, lr}
 8000504:	f44f 7460 	mov.w	r4, #896	@ 0x380
 8000508:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 800050c:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000510:	e71c      	b.n	800034c <__adddf3+0x138>
 8000512:	bf00      	nop

08000514 <__aeabi_ul2d>:
 8000514:	ea50 0201 	orrs.w	r2, r0, r1
 8000518:	bf08      	it	eq
 800051a:	4770      	bxeq	lr
 800051c:	b530      	push	{r4, r5, lr}
 800051e:	f04f 0500 	mov.w	r5, #0
 8000522:	e00a      	b.n	800053a <__aeabi_l2d+0x16>

08000524 <__aeabi_l2d>:
 8000524:	ea50 0201 	orrs.w	r2, r0, r1
 8000528:	bf08      	it	eq
 800052a:	4770      	bxeq	lr
 800052c:	b530      	push	{r4, r5, lr}
 800052e:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 8000532:	d502      	bpl.n	800053a <__aeabi_l2d+0x16>
 8000534:	4240      	negs	r0, r0
 8000536:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800053a:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 800053e:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000542:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 8000546:	f43f aed8 	beq.w	80002fa <__adddf3+0xe6>
 800054a:	f04f 0203 	mov.w	r2, #3
 800054e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000552:	bf18      	it	ne
 8000554:	3203      	addne	r2, #3
 8000556:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800055a:	bf18      	it	ne
 800055c:	3203      	addne	r2, #3
 800055e:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 8000562:	f1c2 0320 	rsb	r3, r2, #32
 8000566:	fa00 fc03 	lsl.w	ip, r0, r3
 800056a:	fa20 f002 	lsr.w	r0, r0, r2
 800056e:	fa01 fe03 	lsl.w	lr, r1, r3
 8000572:	ea40 000e 	orr.w	r0, r0, lr
 8000576:	fa21 f102 	lsr.w	r1, r1, r2
 800057a:	4414      	add	r4, r2
 800057c:	e6bd      	b.n	80002fa <__adddf3+0xe6>
 800057e:	bf00      	nop

08000580 <__aeabi_dmul>:
 8000580:	b570      	push	{r4, r5, r6, lr}
 8000582:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000586:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 800058a:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800058e:	bf1d      	ittte	ne
 8000590:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000594:	ea94 0f0c 	teqne	r4, ip
 8000598:	ea95 0f0c 	teqne	r5, ip
 800059c:	f000 f8de 	bleq	800075c <__aeabi_dmul+0x1dc>
 80005a0:	442c      	add	r4, r5
 80005a2:	ea81 0603 	eor.w	r6, r1, r3
 80005a6:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 80005aa:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 80005ae:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 80005b2:	bf18      	it	ne
 80005b4:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 80005b8:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80005bc:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80005c0:	d038      	beq.n	8000634 <__aeabi_dmul+0xb4>
 80005c2:	fba0 ce02 	umull	ip, lr, r0, r2
 80005c6:	f04f 0500 	mov.w	r5, #0
 80005ca:	fbe1 e502 	umlal	lr, r5, r1, r2
 80005ce:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 80005d2:	fbe0 e503 	umlal	lr, r5, r0, r3
 80005d6:	f04f 0600 	mov.w	r6, #0
 80005da:	fbe1 5603 	umlal	r5, r6, r1, r3
 80005de:	f09c 0f00 	teq	ip, #0
 80005e2:	bf18      	it	ne
 80005e4:	f04e 0e01 	orrne.w	lr, lr, #1
 80005e8:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 80005ec:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 80005f0:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 80005f4:	d204      	bcs.n	8000600 <__aeabi_dmul+0x80>
 80005f6:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80005fa:	416d      	adcs	r5, r5
 80005fc:	eb46 0606 	adc.w	r6, r6, r6
 8000600:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 8000604:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000608:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 800060c:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000610:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 8000614:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 8000618:	bf88      	it	hi
 800061a:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 800061e:	d81e      	bhi.n	800065e <__aeabi_dmul+0xde>
 8000620:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 8000624:	bf08      	it	eq
 8000626:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 800062a:	f150 0000 	adcs.w	r0, r0, #0
 800062e:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000632:	bd70      	pop	{r4, r5, r6, pc}
 8000634:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 8000638:	ea46 0101 	orr.w	r1, r6, r1
 800063c:	ea40 0002 	orr.w	r0, r0, r2
 8000640:	ea81 0103 	eor.w	r1, r1, r3
 8000644:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000648:	bfc2      	ittt	gt
 800064a:	ebd4 050c 	rsbsgt	r5, r4, ip
 800064e:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000652:	bd70      	popgt	{r4, r5, r6, pc}
 8000654:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000658:	f04f 0e00 	mov.w	lr, #0
 800065c:	3c01      	subs	r4, #1
 800065e:	f300 80ab 	bgt.w	80007b8 <__aeabi_dmul+0x238>
 8000662:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 8000666:	bfde      	ittt	le
 8000668:	2000      	movle	r0, #0
 800066a:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 800066e:	bd70      	pople	{r4, r5, r6, pc}
 8000670:	f1c4 0400 	rsb	r4, r4, #0
 8000674:	3c20      	subs	r4, #32
 8000676:	da35      	bge.n	80006e4 <__aeabi_dmul+0x164>
 8000678:	340c      	adds	r4, #12
 800067a:	dc1b      	bgt.n	80006b4 <__aeabi_dmul+0x134>
 800067c:	f104 0414 	add.w	r4, r4, #20
 8000680:	f1c4 0520 	rsb	r5, r4, #32
 8000684:	fa00 f305 	lsl.w	r3, r0, r5
 8000688:	fa20 f004 	lsr.w	r0, r0, r4
 800068c:	fa01 f205 	lsl.w	r2, r1, r5
 8000690:	ea40 0002 	orr.w	r0, r0, r2
 8000694:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 8000698:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 800069c:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80006a0:	fa21 f604 	lsr.w	r6, r1, r4
 80006a4:	eb42 0106 	adc.w	r1, r2, r6
 80006a8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80006ac:	bf08      	it	eq
 80006ae:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80006b2:	bd70      	pop	{r4, r5, r6, pc}
 80006b4:	f1c4 040c 	rsb	r4, r4, #12
 80006b8:	f1c4 0520 	rsb	r5, r4, #32
 80006bc:	fa00 f304 	lsl.w	r3, r0, r4
 80006c0:	fa20 f005 	lsr.w	r0, r0, r5
 80006c4:	fa01 f204 	lsl.w	r2, r1, r4
 80006c8:	ea40 0002 	orr.w	r0, r0, r2
 80006cc:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80006d0:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80006d4:	f141 0100 	adc.w	r1, r1, #0
 80006d8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80006dc:	bf08      	it	eq
 80006de:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80006e2:	bd70      	pop	{r4, r5, r6, pc}
 80006e4:	f1c4 0520 	rsb	r5, r4, #32
 80006e8:	fa00 f205 	lsl.w	r2, r0, r5
 80006ec:	ea4e 0e02 	orr.w	lr, lr, r2
 80006f0:	fa20 f304 	lsr.w	r3, r0, r4
 80006f4:	fa01 f205 	lsl.w	r2, r1, r5
 80006f8:	ea43 0302 	orr.w	r3, r3, r2
 80006fc:	fa21 f004 	lsr.w	r0, r1, r4
 8000700:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000704:	fa21 f204 	lsr.w	r2, r1, r4
 8000708:	ea20 0002 	bic.w	r0, r0, r2
 800070c:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000710:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000714:	bf08      	it	eq
 8000716:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800071a:	bd70      	pop	{r4, r5, r6, pc}
 800071c:	f094 0f00 	teq	r4, #0
 8000720:	d10f      	bne.n	8000742 <__aeabi_dmul+0x1c2>
 8000722:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 8000726:	0040      	lsls	r0, r0, #1
 8000728:	eb41 0101 	adc.w	r1, r1, r1
 800072c:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000730:	bf08      	it	eq
 8000732:	3c01      	subeq	r4, #1
 8000734:	d0f7      	beq.n	8000726 <__aeabi_dmul+0x1a6>
 8000736:	ea41 0106 	orr.w	r1, r1, r6
 800073a:	f095 0f00 	teq	r5, #0
 800073e:	bf18      	it	ne
 8000740:	4770      	bxne	lr
 8000742:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 8000746:	0052      	lsls	r2, r2, #1
 8000748:	eb43 0303 	adc.w	r3, r3, r3
 800074c:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 8000750:	bf08      	it	eq
 8000752:	3d01      	subeq	r5, #1
 8000754:	d0f7      	beq.n	8000746 <__aeabi_dmul+0x1c6>
 8000756:	ea43 0306 	orr.w	r3, r3, r6
 800075a:	4770      	bx	lr
 800075c:	ea94 0f0c 	teq	r4, ip
 8000760:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000764:	bf18      	it	ne
 8000766:	ea95 0f0c 	teqne	r5, ip
 800076a:	d00c      	beq.n	8000786 <__aeabi_dmul+0x206>
 800076c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000770:	bf18      	it	ne
 8000772:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000776:	d1d1      	bne.n	800071c <__aeabi_dmul+0x19c>
 8000778:	ea81 0103 	eor.w	r1, r1, r3
 800077c:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000780:	f04f 0000 	mov.w	r0, #0
 8000784:	bd70      	pop	{r4, r5, r6, pc}
 8000786:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 800078a:	bf06      	itte	eq
 800078c:	4610      	moveq	r0, r2
 800078e:	4619      	moveq	r1, r3
 8000790:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000794:	d019      	beq.n	80007ca <__aeabi_dmul+0x24a>
 8000796:	ea94 0f0c 	teq	r4, ip
 800079a:	d102      	bne.n	80007a2 <__aeabi_dmul+0x222>
 800079c:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 80007a0:	d113      	bne.n	80007ca <__aeabi_dmul+0x24a>
 80007a2:	ea95 0f0c 	teq	r5, ip
 80007a6:	d105      	bne.n	80007b4 <__aeabi_dmul+0x234>
 80007a8:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 80007ac:	bf1c      	itt	ne
 80007ae:	4610      	movne	r0, r2
 80007b0:	4619      	movne	r1, r3
 80007b2:	d10a      	bne.n	80007ca <__aeabi_dmul+0x24a>
 80007b4:	ea81 0103 	eor.w	r1, r1, r3
 80007b8:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80007bc:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 80007c0:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 80007c4:	f04f 0000 	mov.w	r0, #0
 80007c8:	bd70      	pop	{r4, r5, r6, pc}
 80007ca:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 80007ce:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 80007d2:	bd70      	pop	{r4, r5, r6, pc}

080007d4 <__aeabi_ddiv>:
 80007d4:	b570      	push	{r4, r5, r6, lr}
 80007d6:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 80007da:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 80007de:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80007e2:	bf1d      	ittte	ne
 80007e4:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80007e8:	ea94 0f0c 	teqne	r4, ip
 80007ec:	ea95 0f0c 	teqne	r5, ip
 80007f0:	f000 f8a7 	bleq	8000942 <__aeabi_ddiv+0x16e>
 80007f4:	eba4 0405 	sub.w	r4, r4, r5
 80007f8:	ea81 0e03 	eor.w	lr, r1, r3
 80007fc:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000800:	ea4f 3101 	mov.w	r1, r1, lsl #12
 8000804:	f000 8088 	beq.w	8000918 <__aeabi_ddiv+0x144>
 8000808:	ea4f 3303 	mov.w	r3, r3, lsl #12
 800080c:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 8000810:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 8000814:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000818:	ea4f 2202 	mov.w	r2, r2, lsl #8
 800081c:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000820:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 8000824:	ea4f 2600 	mov.w	r6, r0, lsl #8
 8000828:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 800082c:	429d      	cmp	r5, r3
 800082e:	bf08      	it	eq
 8000830:	4296      	cmpeq	r6, r2
 8000832:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 8000836:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 800083a:	d202      	bcs.n	8000842 <__aeabi_ddiv+0x6e>
 800083c:	085b      	lsrs	r3, r3, #1
 800083e:	ea4f 0232 	mov.w	r2, r2, rrx
 8000842:	1ab6      	subs	r6, r6, r2
 8000844:	eb65 0503 	sbc.w	r5, r5, r3
 8000848:	085b      	lsrs	r3, r3, #1
 800084a:	ea4f 0232 	mov.w	r2, r2, rrx
 800084e:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 8000852:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 8000856:	ebb6 0e02 	subs.w	lr, r6, r2
 800085a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800085e:	bf22      	ittt	cs
 8000860:	1ab6      	subcs	r6, r6, r2
 8000862:	4675      	movcs	r5, lr
 8000864:	ea40 000c 	orrcs.w	r0, r0, ip
 8000868:	085b      	lsrs	r3, r3, #1
 800086a:	ea4f 0232 	mov.w	r2, r2, rrx
 800086e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000872:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000876:	bf22      	ittt	cs
 8000878:	1ab6      	subcs	r6, r6, r2
 800087a:	4675      	movcs	r5, lr
 800087c:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000880:	085b      	lsrs	r3, r3, #1
 8000882:	ea4f 0232 	mov.w	r2, r2, rrx
 8000886:	ebb6 0e02 	subs.w	lr, r6, r2
 800088a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800088e:	bf22      	ittt	cs
 8000890:	1ab6      	subcs	r6, r6, r2
 8000892:	4675      	movcs	r5, lr
 8000894:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000898:	085b      	lsrs	r3, r3, #1
 800089a:	ea4f 0232 	mov.w	r2, r2, rrx
 800089e:	ebb6 0e02 	subs.w	lr, r6, r2
 80008a2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008a6:	bf22      	ittt	cs
 80008a8:	1ab6      	subcs	r6, r6, r2
 80008aa:	4675      	movcs	r5, lr
 80008ac:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 80008b0:	ea55 0e06 	orrs.w	lr, r5, r6
 80008b4:	d018      	beq.n	80008e8 <__aeabi_ddiv+0x114>
 80008b6:	ea4f 1505 	mov.w	r5, r5, lsl #4
 80008ba:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 80008be:	ea4f 1606 	mov.w	r6, r6, lsl #4
 80008c2:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 80008c6:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 80008ca:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 80008ce:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 80008d2:	d1c0      	bne.n	8000856 <__aeabi_ddiv+0x82>
 80008d4:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80008d8:	d10b      	bne.n	80008f2 <__aeabi_ddiv+0x11e>
 80008da:	ea41 0100 	orr.w	r1, r1, r0
 80008de:	f04f 0000 	mov.w	r0, #0
 80008e2:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 80008e6:	e7b6      	b.n	8000856 <__aeabi_ddiv+0x82>
 80008e8:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80008ec:	bf04      	itt	eq
 80008ee:	4301      	orreq	r1, r0
 80008f0:	2000      	moveq	r0, #0
 80008f2:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 80008f6:	bf88      	it	hi
 80008f8:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 80008fc:	f63f aeaf 	bhi.w	800065e <__aeabi_dmul+0xde>
 8000900:	ebb5 0c03 	subs.w	ip, r5, r3
 8000904:	bf04      	itt	eq
 8000906:	ebb6 0c02 	subseq.w	ip, r6, r2
 800090a:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 800090e:	f150 0000 	adcs.w	r0, r0, #0
 8000912:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000916:	bd70      	pop	{r4, r5, r6, pc}
 8000918:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 800091c:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000920:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 8000924:	bfc2      	ittt	gt
 8000926:	ebd4 050c 	rsbsgt	r5, r4, ip
 800092a:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800092e:	bd70      	popgt	{r4, r5, r6, pc}
 8000930:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000934:	f04f 0e00 	mov.w	lr, #0
 8000938:	3c01      	subs	r4, #1
 800093a:	e690      	b.n	800065e <__aeabi_dmul+0xde>
 800093c:	ea45 0e06 	orr.w	lr, r5, r6
 8000940:	e68d      	b.n	800065e <__aeabi_dmul+0xde>
 8000942:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000946:	ea94 0f0c 	teq	r4, ip
 800094a:	bf08      	it	eq
 800094c:	ea95 0f0c 	teqeq	r5, ip
 8000950:	f43f af3b 	beq.w	80007ca <__aeabi_dmul+0x24a>
 8000954:	ea94 0f0c 	teq	r4, ip
 8000958:	d10a      	bne.n	8000970 <__aeabi_ddiv+0x19c>
 800095a:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 800095e:	f47f af34 	bne.w	80007ca <__aeabi_dmul+0x24a>
 8000962:	ea95 0f0c 	teq	r5, ip
 8000966:	f47f af25 	bne.w	80007b4 <__aeabi_dmul+0x234>
 800096a:	4610      	mov	r0, r2
 800096c:	4619      	mov	r1, r3
 800096e:	e72c      	b.n	80007ca <__aeabi_dmul+0x24a>
 8000970:	ea95 0f0c 	teq	r5, ip
 8000974:	d106      	bne.n	8000984 <__aeabi_ddiv+0x1b0>
 8000976:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 800097a:	f43f aefd 	beq.w	8000778 <__aeabi_dmul+0x1f8>
 800097e:	4610      	mov	r0, r2
 8000980:	4619      	mov	r1, r3
 8000982:	e722      	b.n	80007ca <__aeabi_dmul+0x24a>
 8000984:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000988:	bf18      	it	ne
 800098a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800098e:	f47f aec5 	bne.w	800071c <__aeabi_dmul+0x19c>
 8000992:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000996:	f47f af0d 	bne.w	80007b4 <__aeabi_dmul+0x234>
 800099a:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 800099e:	f47f aeeb 	bne.w	8000778 <__aeabi_dmul+0x1f8>
 80009a2:	e712      	b.n	80007ca <__aeabi_dmul+0x24a>

080009a4 <__aeabi_d2iz>:
 80009a4:	ea4f 0241 	mov.w	r2, r1, lsl #1
 80009a8:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 80009ac:	d215      	bcs.n	80009da <__aeabi_d2iz+0x36>
 80009ae:	d511      	bpl.n	80009d4 <__aeabi_d2iz+0x30>
 80009b0:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 80009b4:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 80009b8:	d912      	bls.n	80009e0 <__aeabi_d2iz+0x3c>
 80009ba:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 80009be:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 80009c2:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 80009c6:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 80009ca:	fa23 f002 	lsr.w	r0, r3, r2
 80009ce:	bf18      	it	ne
 80009d0:	4240      	negne	r0, r0
 80009d2:	4770      	bx	lr
 80009d4:	f04f 0000 	mov.w	r0, #0
 80009d8:	4770      	bx	lr
 80009da:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 80009de:	d105      	bne.n	80009ec <__aeabi_d2iz+0x48>
 80009e0:	f011 4000 	ands.w	r0, r1, #2147483648	@ 0x80000000
 80009e4:	bf08      	it	eq
 80009e6:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 80009ea:	4770      	bx	lr
 80009ec:	f04f 0000 	mov.w	r0, #0
 80009f0:	4770      	bx	lr
 80009f2:	bf00      	nop

080009f4 <__aeabi_d2f>:
 80009f4:	ea4f 0241 	mov.w	r2, r1, lsl #1
 80009f8:	f1b2 43e0 	subs.w	r3, r2, #1879048192	@ 0x70000000
 80009fc:	bf24      	itt	cs
 80009fe:	f5b3 1c00 	subscs.w	ip, r3, #2097152	@ 0x200000
 8000a02:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	@ 0x1fc00000
 8000a06:	d90d      	bls.n	8000a24 <__aeabi_d2f+0x30>
 8000a08:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 8000a0c:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000a10:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000a14:	f1b2 4f00 	cmp.w	r2, #2147483648	@ 0x80000000
 8000a18:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000a1c:	bf08      	it	eq
 8000a1e:	f020 0001 	biceq.w	r0, r0, #1
 8000a22:	4770      	bx	lr
 8000a24:	f011 4f80 	tst.w	r1, #1073741824	@ 0x40000000
 8000a28:	d121      	bne.n	8000a6e <__aeabi_d2f+0x7a>
 8000a2a:	f113 7238 	adds.w	r2, r3, #48234496	@ 0x2e00000
 8000a2e:	bfbc      	itt	lt
 8000a30:	f001 4000 	andlt.w	r0, r1, #2147483648	@ 0x80000000
 8000a34:	4770      	bxlt	lr
 8000a36:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000a3a:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000a3e:	f1c2 0218 	rsb	r2, r2, #24
 8000a42:	f1c2 0c20 	rsb	ip, r2, #32
 8000a46:	fa10 f30c 	lsls.w	r3, r0, ip
 8000a4a:	fa20 f002 	lsr.w	r0, r0, r2
 8000a4e:	bf18      	it	ne
 8000a50:	f040 0001 	orrne.w	r0, r0, #1
 8000a54:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000a58:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000a5c:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000a60:	ea40 000c 	orr.w	r0, r0, ip
 8000a64:	fa23 f302 	lsr.w	r3, r3, r2
 8000a68:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000a6c:	e7cc      	b.n	8000a08 <__aeabi_d2f+0x14>
 8000a6e:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000a72:	d107      	bne.n	8000a84 <__aeabi_d2f+0x90>
 8000a74:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000a78:	bf1e      	ittt	ne
 8000a7a:	f04f 40fe 	movne.w	r0, #2130706432	@ 0x7f000000
 8000a7e:	f440 0040 	orrne.w	r0, r0, #12582912	@ 0xc00000
 8000a82:	4770      	bxne	lr
 8000a84:	f001 4000 	and.w	r0, r1, #2147483648	@ 0x80000000
 8000a88:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 8000a8c:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000a90:	4770      	bx	lr
 8000a92:	bf00      	nop

08000a94 <gpio_config>:

uint32_t raw;
float voltage;
double digit1, digit2;

void gpio_config() {
 8000a94:	b480      	push	{r7}
 8000a96:	af00      	add	r7, sp, #0
	RCC->AHB1ENR |= 3;		// Enable GPIOA clock
 8000a98:	4b11      	ldr	r3, [pc, #68]	@ (8000ae0 <gpio_config+0x4c>)
 8000a9a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000a9c:	4a10      	ldr	r2, [pc, #64]	@ (8000ae0 <gpio_config+0x4c>)
 8000a9e:	f043 0303 	orr.w	r3, r3, #3
 8000aa2:	6313      	str	r3, [r2, #48]	@ 0x30
	GPIOA->MODER &= ~(0b11111111111111111111111111111111);
 8000aa4:	4b0f      	ldr	r3, [pc, #60]	@ (8000ae4 <gpio_config+0x50>)
 8000aa6:	681b      	ldr	r3, [r3, #0]
 8000aa8:	4b0e      	ldr	r3, [pc, #56]	@ (8000ae4 <gpio_config+0x50>)
 8000aaa:	2200      	movs	r2, #0
 8000aac:	601a      	str	r2, [r3, #0]
	GPIOA->MODER |= (0b01010101010101010101010101010111);
 8000aae:	4b0d      	ldr	r3, [pc, #52]	@ (8000ae4 <gpio_config+0x50>)
 8000ab0:	681b      	ldr	r3, [r3, #0]
 8000ab2:	4a0c      	ldr	r2, [pc, #48]	@ (8000ae4 <gpio_config+0x50>)
 8000ab4:	f043 3355 	orr.w	r3, r3, #1431655765	@ 0x55555555
 8000ab8:	f043 0302 	orr.w	r3, r3, #2
 8000abc:	6013      	str	r3, [r2, #0]
	GPIOB->MODER &= ~(0xFFFFFFFF);
 8000abe:	4b0a      	ldr	r3, [pc, #40]	@ (8000ae8 <gpio_config+0x54>)
 8000ac0:	681b      	ldr	r3, [r3, #0]
 8000ac2:	4b09      	ldr	r3, [pc, #36]	@ (8000ae8 <gpio_config+0x54>)
 8000ac4:	2200      	movs	r2, #0
 8000ac6:	601a      	str	r2, [r3, #0]
	GPIOB->MODER |= 0x55555555;
 8000ac8:	4b07      	ldr	r3, [pc, #28]	@ (8000ae8 <gpio_config+0x54>)
 8000aca:	681b      	ldr	r3, [r3, #0]
 8000acc:	4a06      	ldr	r2, [pc, #24]	@ (8000ae8 <gpio_config+0x54>)
 8000ace:	f043 3355 	orr.w	r3, r3, #1431655765	@ 0x55555555
 8000ad2:	6013      	str	r3, [r2, #0]

}
 8000ad4:	bf00      	nop
 8000ad6:	46bd      	mov	sp, r7
 8000ad8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000adc:	4770      	bx	lr
 8000ade:	bf00      	nop
 8000ae0:	40023800 	.word	0x40023800
 8000ae4:	40020000 	.word	0x40020000
 8000ae8:	40020400 	.word	0x40020400
 8000aec:	00000000 	.word	0x00000000

08000af0 <main>:

int main() {
 8000af0:	b580      	push	{r7, lr}
 8000af2:	af00      	add	r7, sp, #0
	gpio_config();  // Your existing GPIO config
 8000af4:	f7ff ffce 	bl	8000a94 <gpio_config>
	RCC->APB2ENR |= (1 << 8);  // Enable ADC1 clock
 8000af8:	4ba7      	ldr	r3, [pc, #668]	@ (8000d98 <main+0x2a8>)
 8000afa:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000afc:	4aa6      	ldr	r2, [pc, #664]	@ (8000d98 <main+0x2a8>)
 8000afe:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8000b02:	6453      	str	r3, [r2, #68]	@ 0x44
//	GPIOA->MODER |= (3 << 0);  // Set PA0 to analog mode (0b11)
	ADC->CCR &= ~(3 << 16);    // Clear prescaler bits
 8000b04:	4ba5      	ldr	r3, [pc, #660]	@ (8000d9c <main+0x2ac>)
 8000b06:	685b      	ldr	r3, [r3, #4]
 8000b08:	4aa4      	ldr	r2, [pc, #656]	@ (8000d9c <main+0x2ac>)
 8000b0a:	f423 3340 	bic.w	r3, r3, #196608	@ 0x30000
 8000b0e:	6053      	str	r3, [r2, #4]
	ADC->CCR |= (2 << 16);     // Set prescaler to divide by 6
 8000b10:	4ba2      	ldr	r3, [pc, #648]	@ (8000d9c <main+0x2ac>)
 8000b12:	685b      	ldr	r3, [r3, #4]
 8000b14:	4aa1      	ldr	r2, [pc, #644]	@ (8000d9c <main+0x2ac>)
 8000b16:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8000b1a:	6053      	str	r3, [r2, #4]
	ADC1->CR1 &= ~(1 << 24);   // 12-bit resolution
 8000b1c:	4ba0      	ldr	r3, [pc, #640]	@ (8000da0 <main+0x2b0>)
 8000b1e:	685b      	ldr	r3, [r3, #4]
 8000b20:	4a9f      	ldr	r2, [pc, #636]	@ (8000da0 <main+0x2b0>)
 8000b22:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8000b26:	6053      	str	r3, [r2, #4]
	ADC1->CR2 |= (1 << 10);    // EOC flag after each conversion
 8000b28:	4b9d      	ldr	r3, [pc, #628]	@ (8000da0 <main+0x2b0>)
 8000b2a:	689b      	ldr	r3, [r3, #8]
 8000b2c:	4a9c      	ldr	r2, [pc, #624]	@ (8000da0 <main+0x2b0>)
 8000b2e:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8000b32:	6093      	str	r3, [r2, #8]
	ADC1->CR2 &= ~(1 << 11);   // Right-alignment of data
 8000b34:	4b9a      	ldr	r3, [pc, #616]	@ (8000da0 <main+0x2b0>)
 8000b36:	689b      	ldr	r3, [r3, #8]
 8000b38:	4a99      	ldr	r2, [pc, #612]	@ (8000da0 <main+0x2b0>)
 8000b3a:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8000b3e:	6093      	str	r3, [r2, #8]
	ADC1->SQR3 = 0;            // Channel 0 (PA0) as first conversion
 8000b40:	4b97      	ldr	r3, [pc, #604]	@ (8000da0 <main+0x2b0>)
 8000b42:	2200      	movs	r2, #0
 8000b44:	635a      	str	r2, [r3, #52]	@ 0x34
	ADC1->SQR1 &= ~(0xF << 20); // Sequence length = 1
 8000b46:	4b96      	ldr	r3, [pc, #600]	@ (8000da0 <main+0x2b0>)
 8000b48:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8000b4a:	4a95      	ldr	r2, [pc, #596]	@ (8000da0 <main+0x2b0>)
 8000b4c:	f423 0370 	bic.w	r3, r3, #15728640	@ 0xf00000
 8000b50:	62d3      	str	r3, [r2, #44]	@ 0x2c
	ADC1->CR2 |= (1 << 0);     // ADON = 1 (Enable ADC1)
 8000b52:	4b93      	ldr	r3, [pc, #588]	@ (8000da0 <main+0x2b0>)
 8000b54:	689b      	ldr	r3, [r3, #8]
 8000b56:	4a92      	ldr	r2, [pc, #584]	@ (8000da0 <main+0x2b0>)
 8000b58:	f043 0301 	orr.w	r3, r3, #1
 8000b5c:	6093      	str	r3, [r2, #8]

	while (1) {
		ADC1->CR2 |= (1 << 30);           // Start ADC conversion
 8000b5e:	4b90      	ldr	r3, [pc, #576]	@ (8000da0 <main+0x2b0>)
 8000b60:	689b      	ldr	r3, [r3, #8]
 8000b62:	4a8f      	ldr	r2, [pc, #572]	@ (8000da0 <main+0x2b0>)
 8000b64:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 8000b68:	6093      	str	r3, [r2, #8]

		while (!(ADC1->SR & (1 << 1))){
 8000b6a:	bf00      	nop
 8000b6c:	4b8c      	ldr	r3, [pc, #560]	@ (8000da0 <main+0x2b0>)
 8000b6e:	681b      	ldr	r3, [r3, #0]
 8000b70:	f003 0302 	and.w	r3, r3, #2
 8000b74:	2b00      	cmp	r3, #0
 8000b76:	d0f9      	beq.n	8000b6c <main+0x7c>

		}
		raw = ADC1->DR;             // Read ADC value (EOC clears automatically)
 8000b78:	4b89      	ldr	r3, [pc, #548]	@ (8000da0 <main+0x2b0>)
 8000b7a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000b7c:	4a89      	ldr	r2, [pc, #548]	@ (8000da4 <main+0x2b4>)
 8000b7e:	6013      	str	r3, [r2, #0]

		voltage = (((float) raw / 4095.0) * 5.0 / 10.0 * 30.0) + 0.01;
 8000b80:	4b88      	ldr	r3, [pc, #544]	@ (8000da4 <main+0x2b4>)
 8000b82:	681b      	ldr	r3, [r3, #0]
 8000b84:	ee07 3a90 	vmov	s15, r3
 8000b88:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8000b8c:	ee17 0a90 	vmov	r0, s15
 8000b90:	f7ff fc9e 	bl	80004d0 <__aeabi_f2d>
 8000b94:	a37c      	add	r3, pc, #496	@ (adr r3, 8000d88 <main+0x298>)
 8000b96:	e9d3 2300 	ldrd	r2, r3, [r3]
 8000b9a:	f7ff fe1b 	bl	80007d4 <__aeabi_ddiv>
 8000b9e:	4602      	mov	r2, r0
 8000ba0:	460b      	mov	r3, r1
 8000ba2:	4610      	mov	r0, r2
 8000ba4:	4619      	mov	r1, r3
 8000ba6:	f04f 0200 	mov.w	r2, #0
 8000baa:	4b7f      	ldr	r3, [pc, #508]	@ (8000da8 <main+0x2b8>)
 8000bac:	f7ff fce8 	bl	8000580 <__aeabi_dmul>
 8000bb0:	4602      	mov	r2, r0
 8000bb2:	460b      	mov	r3, r1
 8000bb4:	4610      	mov	r0, r2
 8000bb6:	4619      	mov	r1, r3
 8000bb8:	f04f 0200 	mov.w	r2, #0
 8000bbc:	4b7b      	ldr	r3, [pc, #492]	@ (8000dac <main+0x2bc>)
 8000bbe:	f7ff fe09 	bl	80007d4 <__aeabi_ddiv>
 8000bc2:	4602      	mov	r2, r0
 8000bc4:	460b      	mov	r3, r1
 8000bc6:	4610      	mov	r0, r2
 8000bc8:	4619      	mov	r1, r3
 8000bca:	f04f 0200 	mov.w	r2, #0
 8000bce:	4b78      	ldr	r3, [pc, #480]	@ (8000db0 <main+0x2c0>)
 8000bd0:	f7ff fcd6 	bl	8000580 <__aeabi_dmul>
 8000bd4:	4602      	mov	r2, r0
 8000bd6:	460b      	mov	r3, r1
 8000bd8:	4610      	mov	r0, r2
 8000bda:	4619      	mov	r1, r3
 8000bdc:	a36c      	add	r3, pc, #432	@ (adr r3, 8000d90 <main+0x2a0>)
 8000bde:	e9d3 2300 	ldrd	r2, r3, [r3]
 8000be2:	f7ff fb17 	bl	8000214 <__adddf3>
 8000be6:	4602      	mov	r2, r0
 8000be8:	460b      	mov	r3, r1
 8000bea:	4610      	mov	r0, r2
 8000bec:	4619      	mov	r1, r3
 8000bee:	f7ff ff01 	bl	80009f4 <__aeabi_d2f>
 8000bf2:	4603      	mov	r3, r0
 8000bf4:	4a6f      	ldr	r2, [pc, #444]	@ (8000db4 <main+0x2c4>)
 8000bf6:	6013      	str	r3, [r2, #0]
		voltage = voltage > 10.0 ? 10.0 : voltage;
 8000bf8:	4b6e      	ldr	r3, [pc, #440]	@ (8000db4 <main+0x2c4>)
 8000bfa:	edd3 7a00 	vldr	s15, [r3]
 8000bfe:	eeb2 7a04 	vmov.f32	s14, #36	@ 0x41200000  10.0
 8000c02:	eef4 7ac7 	vcmpe.f32	s15, s14
 8000c06:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8000c0a:	dd01      	ble.n	8000c10 <main+0x120>
 8000c0c:	4b6a      	ldr	r3, [pc, #424]	@ (8000db8 <main+0x2c8>)
 8000c0e:	e001      	b.n	8000c14 <main+0x124>
 8000c10:	4b68      	ldr	r3, [pc, #416]	@ (8000db4 <main+0x2c4>)
 8000c12:	681b      	ldr	r3, [r3, #0]
 8000c14:	4a67      	ldr	r2, [pc, #412]	@ (8000db4 <main+0x2c4>)
 8000c16:	6013      	str	r3, [r2, #0]
		digit2 = modf(voltage, &digit1);
 8000c18:	4b66      	ldr	r3, [pc, #408]	@ (8000db4 <main+0x2c4>)
 8000c1a:	681b      	ldr	r3, [r3, #0]
 8000c1c:	4618      	mov	r0, r3
 8000c1e:	f7ff fc57 	bl	80004d0 <__aeabi_f2d>
 8000c22:	4602      	mov	r2, r0
 8000c24:	460b      	mov	r3, r1
 8000c26:	4865      	ldr	r0, [pc, #404]	@ (8000dbc <main+0x2cc>)
 8000c28:	ec43 2b10 	vmov	d0, r2, r3
 8000c2c:	f000 fa4e 	bl	80010cc <modf>
 8000c30:	eeb0 7a40 	vmov.f32	s14, s0
 8000c34:	eef0 7a60 	vmov.f32	s15, s1
 8000c38:	4b61      	ldr	r3, [pc, #388]	@ (8000dc0 <main+0x2d0>)
 8000c3a:	ed83 7b00 	vstr	d7, [r3]

		switch ((int) digit1) {
 8000c3e:	4b5f      	ldr	r3, [pc, #380]	@ (8000dbc <main+0x2cc>)
 8000c40:	e9d3 2300 	ldrd	r2, r3, [r3]
 8000c44:	4610      	mov	r0, r2
 8000c46:	4619      	mov	r1, r3
 8000c48:	f7ff feac 	bl	80009a4 <__aeabi_d2iz>
 8000c4c:	4603      	mov	r3, r0
 8000c4e:	2b0a      	cmp	r3, #10
 8000c50:	f200 80c7 	bhi.w	8000de2 <main+0x2f2>
 8000c54:	a201      	add	r2, pc, #4	@ (adr r2, 8000c5c <main+0x16c>)
 8000c56:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000c5a:	bf00      	nop
 8000c5c:	08000c89 	.word	0x08000c89
 8000c60:	08000ca3 	.word	0x08000ca3
 8000c64:	08000cbd 	.word	0x08000cbd
 8000c68:	08000cd7 	.word	0x08000cd7
 8000c6c:	08000cf1 	.word	0x08000cf1
 8000c70:	08000d0b 	.word	0x08000d0b
 8000c74:	08000d25 	.word	0x08000d25
 8000c78:	08000d3f 	.word	0x08000d3f
 8000c7c:	08000d59 	.word	0x08000d59
 8000c80:	08000d6f 	.word	0x08000d6f
 8000c84:	08000dc9 	.word	0x08000dc9
		case 0:
			GPIOA->ODR |= (0b0111111 << 1);
 8000c88:	4b4e      	ldr	r3, [pc, #312]	@ (8000dc4 <main+0x2d4>)
 8000c8a:	695b      	ldr	r3, [r3, #20]
 8000c8c:	4a4d      	ldr	r2, [pc, #308]	@ (8000dc4 <main+0x2d4>)
 8000c8e:	f043 037e 	orr.w	r3, r3, #126	@ 0x7e
 8000c92:	6153      	str	r3, [r2, #20]
			GPIOA->ODR &= ~(0b1000000 << 1);
 8000c94:	4b4b      	ldr	r3, [pc, #300]	@ (8000dc4 <main+0x2d4>)
 8000c96:	695b      	ldr	r3, [r3, #20]
 8000c98:	4a4a      	ldr	r2, [pc, #296]	@ (8000dc4 <main+0x2d4>)
 8000c9a:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8000c9e:	6153      	str	r3, [r2, #20]
			break;
 8000ca0:	e0a0      	b.n	8000de4 <main+0x2f4>
		case 1:
			GPIOA->ODR |= (0b0000110 << 1);
 8000ca2:	4b48      	ldr	r3, [pc, #288]	@ (8000dc4 <main+0x2d4>)
 8000ca4:	695b      	ldr	r3, [r3, #20]
 8000ca6:	4a47      	ldr	r2, [pc, #284]	@ (8000dc4 <main+0x2d4>)
 8000ca8:	f043 030c 	orr.w	r3, r3, #12
 8000cac:	6153      	str	r3, [r2, #20]
			GPIOA->ODR &= ~(0b1111001 << 1);
 8000cae:	4b45      	ldr	r3, [pc, #276]	@ (8000dc4 <main+0x2d4>)
 8000cb0:	695b      	ldr	r3, [r3, #20]
 8000cb2:	4a44      	ldr	r2, [pc, #272]	@ (8000dc4 <main+0x2d4>)
 8000cb4:	f023 03f2 	bic.w	r3, r3, #242	@ 0xf2
 8000cb8:	6153      	str	r3, [r2, #20]
			break;
 8000cba:	e093      	b.n	8000de4 <main+0x2f4>
		case 2:
			GPIOA->ODR |= (0b1011011 << 1);
 8000cbc:	4b41      	ldr	r3, [pc, #260]	@ (8000dc4 <main+0x2d4>)
 8000cbe:	695b      	ldr	r3, [r3, #20]
 8000cc0:	4a40      	ldr	r2, [pc, #256]	@ (8000dc4 <main+0x2d4>)
 8000cc2:	f043 03b6 	orr.w	r3, r3, #182	@ 0xb6
 8000cc6:	6153      	str	r3, [r2, #20]
			GPIOA->ODR &= ~(0b0100100 << 1);
 8000cc8:	4b3e      	ldr	r3, [pc, #248]	@ (8000dc4 <main+0x2d4>)
 8000cca:	695b      	ldr	r3, [r3, #20]
 8000ccc:	4a3d      	ldr	r2, [pc, #244]	@ (8000dc4 <main+0x2d4>)
 8000cce:	f023 0348 	bic.w	r3, r3, #72	@ 0x48
 8000cd2:	6153      	str	r3, [r2, #20]
			break;
 8000cd4:	e086      	b.n	8000de4 <main+0x2f4>
		case 3:
			GPIOA->ODR |= (0b1001111 << 1);
 8000cd6:	4b3b      	ldr	r3, [pc, #236]	@ (8000dc4 <main+0x2d4>)
 8000cd8:	695b      	ldr	r3, [r3, #20]
 8000cda:	4a3a      	ldr	r2, [pc, #232]	@ (8000dc4 <main+0x2d4>)
 8000cdc:	f043 039e 	orr.w	r3, r3, #158	@ 0x9e
 8000ce0:	6153      	str	r3, [r2, #20]
			GPIOA->ODR &= ~(0b0110000 << 1);
 8000ce2:	4b38      	ldr	r3, [pc, #224]	@ (8000dc4 <main+0x2d4>)
 8000ce4:	695b      	ldr	r3, [r3, #20]
 8000ce6:	4a37      	ldr	r2, [pc, #220]	@ (8000dc4 <main+0x2d4>)
 8000ce8:	f023 0360 	bic.w	r3, r3, #96	@ 0x60
 8000cec:	6153      	str	r3, [r2, #20]
			break;
 8000cee:	e079      	b.n	8000de4 <main+0x2f4>
		case 4:
			GPIOA->ODR |= (0b1100110 << 1);
 8000cf0:	4b34      	ldr	r3, [pc, #208]	@ (8000dc4 <main+0x2d4>)
 8000cf2:	695b      	ldr	r3, [r3, #20]
 8000cf4:	4a33      	ldr	r2, [pc, #204]	@ (8000dc4 <main+0x2d4>)
 8000cf6:	f043 03cc 	orr.w	r3, r3, #204	@ 0xcc
 8000cfa:	6153      	str	r3, [r2, #20]
			GPIOA->ODR &= ~(0b0011001 << 1);
 8000cfc:	4b31      	ldr	r3, [pc, #196]	@ (8000dc4 <main+0x2d4>)
 8000cfe:	695b      	ldr	r3, [r3, #20]
 8000d00:	4a30      	ldr	r2, [pc, #192]	@ (8000dc4 <main+0x2d4>)
 8000d02:	f023 0332 	bic.w	r3, r3, #50	@ 0x32
 8000d06:	6153      	str	r3, [r2, #20]
			break;
 8000d08:	e06c      	b.n	8000de4 <main+0x2f4>
		case 5:
			GPIOA->ODR |= (0b1101101 << 1);
 8000d0a:	4b2e      	ldr	r3, [pc, #184]	@ (8000dc4 <main+0x2d4>)
 8000d0c:	695b      	ldr	r3, [r3, #20]
 8000d0e:	4a2d      	ldr	r2, [pc, #180]	@ (8000dc4 <main+0x2d4>)
 8000d10:	f043 03da 	orr.w	r3, r3, #218	@ 0xda
 8000d14:	6153      	str	r3, [r2, #20]
			GPIOA->ODR &= ~(0b0010010 << 1);
 8000d16:	4b2b      	ldr	r3, [pc, #172]	@ (8000dc4 <main+0x2d4>)
 8000d18:	695b      	ldr	r3, [r3, #20]
 8000d1a:	4a2a      	ldr	r2, [pc, #168]	@ (8000dc4 <main+0x2d4>)
 8000d1c:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 8000d20:	6153      	str	r3, [r2, #20]
			break;
 8000d22:	e05f      	b.n	8000de4 <main+0x2f4>
		case 6:
			GPIOA->ODR |= (0b1111101 << 1);
 8000d24:	4b27      	ldr	r3, [pc, #156]	@ (8000dc4 <main+0x2d4>)
 8000d26:	695b      	ldr	r3, [r3, #20]
 8000d28:	4a26      	ldr	r2, [pc, #152]	@ (8000dc4 <main+0x2d4>)
 8000d2a:	f043 03fa 	orr.w	r3, r3, #250	@ 0xfa
 8000d2e:	6153      	str	r3, [r2, #20]
			GPIOA->ODR &= ~(0b0000010 << 1);
 8000d30:	4b24      	ldr	r3, [pc, #144]	@ (8000dc4 <main+0x2d4>)
 8000d32:	695b      	ldr	r3, [r3, #20]
 8000d34:	4a23      	ldr	r2, [pc, #140]	@ (8000dc4 <main+0x2d4>)
 8000d36:	f023 0304 	bic.w	r3, r3, #4
 8000d3a:	6153      	str	r3, [r2, #20]
			break;
 8000d3c:	e052      	b.n	8000de4 <main+0x2f4>
		case 7:
			GPIOA->ODR |= (0b0000111 << 1);
 8000d3e:	4b21      	ldr	r3, [pc, #132]	@ (8000dc4 <main+0x2d4>)
 8000d40:	695b      	ldr	r3, [r3, #20]
 8000d42:	4a20      	ldr	r2, [pc, #128]	@ (8000dc4 <main+0x2d4>)
 8000d44:	f043 030e 	orr.w	r3, r3, #14
 8000d48:	6153      	str	r3, [r2, #20]
			GPIOA->ODR &= ~(0b1111000 << 1);
 8000d4a:	4b1e      	ldr	r3, [pc, #120]	@ (8000dc4 <main+0x2d4>)
 8000d4c:	695b      	ldr	r3, [r3, #20]
 8000d4e:	4a1d      	ldr	r2, [pc, #116]	@ (8000dc4 <main+0x2d4>)
 8000d50:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8000d54:	6153      	str	r3, [r2, #20]
			break;
 8000d56:	e045      	b.n	8000de4 <main+0x2f4>
		case 8:
			GPIOA->ODR |= (0b1111111 << 1);
 8000d58:	4b1a      	ldr	r3, [pc, #104]	@ (8000dc4 <main+0x2d4>)
 8000d5a:	695b      	ldr	r3, [r3, #20]
 8000d5c:	4a19      	ldr	r2, [pc, #100]	@ (8000dc4 <main+0x2d4>)
 8000d5e:	f043 03fe 	orr.w	r3, r3, #254	@ 0xfe
 8000d62:	6153      	str	r3, [r2, #20]
			GPIOA->ODR &= ~(0b0000000 << 1);
 8000d64:	4b17      	ldr	r3, [pc, #92]	@ (8000dc4 <main+0x2d4>)
 8000d66:	4a17      	ldr	r2, [pc, #92]	@ (8000dc4 <main+0x2d4>)
 8000d68:	695b      	ldr	r3, [r3, #20]
 8000d6a:	6153      	str	r3, [r2, #20]
			break;
 8000d6c:	e03a      	b.n	8000de4 <main+0x2f4>
		case 9:
			GPIOA->ODR |= (0b1101111 << 1);
 8000d6e:	4b15      	ldr	r3, [pc, #84]	@ (8000dc4 <main+0x2d4>)
 8000d70:	695b      	ldr	r3, [r3, #20]
 8000d72:	4a14      	ldr	r2, [pc, #80]	@ (8000dc4 <main+0x2d4>)
 8000d74:	f043 03de 	orr.w	r3, r3, #222	@ 0xde
 8000d78:	6153      	str	r3, [r2, #20]
			GPIOA->ODR &= ~(0b0010000 << 1);
 8000d7a:	4b12      	ldr	r3, [pc, #72]	@ (8000dc4 <main+0x2d4>)
 8000d7c:	695b      	ldr	r3, [r3, #20]
 8000d7e:	4a11      	ldr	r2, [pc, #68]	@ (8000dc4 <main+0x2d4>)
 8000d80:	f023 0320 	bic.w	r3, r3, #32
 8000d84:	6153      	str	r3, [r2, #20]
			break;
 8000d86:	e02d      	b.n	8000de4 <main+0x2f4>
 8000d88:	00000000 	.word	0x00000000
 8000d8c:	40affe00 	.word	0x40affe00
 8000d90:	47ae147b 	.word	0x47ae147b
 8000d94:	3f847ae1 	.word	0x3f847ae1
 8000d98:	40023800 	.word	0x40023800
 8000d9c:	40012300 	.word	0x40012300
 8000da0:	40012000 	.word	0x40012000
 8000da4:	2000001c 	.word	0x2000001c
 8000da8:	40140000 	.word	0x40140000
 8000dac:	40240000 	.word	0x40240000
 8000db0:	403e0000 	.word	0x403e0000
 8000db4:	20000020 	.word	0x20000020
 8000db8:	41200000 	.word	0x41200000
 8000dbc:	20000028 	.word	0x20000028
 8000dc0:	20000030 	.word	0x20000030
 8000dc4:	40020000 	.word	0x40020000
		case 10:
			GPIOA->ODR |= (0b0111111 << 1);
 8000dc8:	4b6f      	ldr	r3, [pc, #444]	@ (8000f88 <main+0x498>)
 8000dca:	695b      	ldr	r3, [r3, #20]
 8000dcc:	4a6e      	ldr	r2, [pc, #440]	@ (8000f88 <main+0x498>)
 8000dce:	f043 037e 	orr.w	r3, r3, #126	@ 0x7e
 8000dd2:	6153      	str	r3, [r2, #20]
			GPIOA->ODR &= ~(0b1000000 << 1);
 8000dd4:	4b6c      	ldr	r3, [pc, #432]	@ (8000f88 <main+0x498>)
 8000dd6:	695b      	ldr	r3, [r3, #20]
 8000dd8:	4a6b      	ldr	r2, [pc, #428]	@ (8000f88 <main+0x498>)
 8000dda:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8000dde:	6153      	str	r3, [r2, #20]
			break;
 8000de0:	e000      	b.n	8000de4 <main+0x2f4>
		default:
			break;
 8000de2:	bf00      	nop
		}

		switch ((int)(digit2*10.0)) {
 8000de4:	4b69      	ldr	r3, [pc, #420]	@ (8000f8c <main+0x49c>)
 8000de6:	e9d3 0100 	ldrd	r0, r1, [r3]
 8000dea:	f04f 0200 	mov.w	r2, #0
 8000dee:	4b68      	ldr	r3, [pc, #416]	@ (8000f90 <main+0x4a0>)
 8000df0:	f7ff fbc6 	bl	8000580 <__aeabi_dmul>
 8000df4:	4602      	mov	r2, r0
 8000df6:	460b      	mov	r3, r1
 8000df8:	4610      	mov	r0, r2
 8000dfa:	4619      	mov	r1, r3
 8000dfc:	f7ff fdd2 	bl	80009a4 <__aeabi_d2iz>
 8000e00:	4603      	mov	r3, r0
 8000e02:	2b09      	cmp	r3, #9
 8000e04:	f200 809a 	bhi.w	8000f3c <main+0x44c>
 8000e08:	a201      	add	r2, pc, #4	@ (adr r2, 8000e10 <main+0x320>)
 8000e0a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000e0e:	bf00      	nop
 8000e10:	08000e39 	.word	0x08000e39
 8000e14:	08000e53 	.word	0x08000e53
 8000e18:	08000e6d 	.word	0x08000e6d
 8000e1c:	08000e87 	.word	0x08000e87
 8000e20:	08000ea1 	.word	0x08000ea1
 8000e24:	08000ebb 	.word	0x08000ebb
 8000e28:	08000ed5 	.word	0x08000ed5
 8000e2c:	08000eef 	.word	0x08000eef
 8000e30:	08000f09 	.word	0x08000f09
 8000e34:	08000f23 	.word	0x08000f23
		case 0:
			GPIOA->ODR |= (0b00111111 << 8);
 8000e38:	4b53      	ldr	r3, [pc, #332]	@ (8000f88 <main+0x498>)
 8000e3a:	695b      	ldr	r3, [r3, #20]
 8000e3c:	4a52      	ldr	r2, [pc, #328]	@ (8000f88 <main+0x498>)
 8000e3e:	f443 537c 	orr.w	r3, r3, #16128	@ 0x3f00
 8000e42:	6153      	str	r3, [r2, #20]
			GPIOA->ODR &= ~(0b11000000 << 8);
 8000e44:	4b50      	ldr	r3, [pc, #320]	@ (8000f88 <main+0x498>)
 8000e46:	695b      	ldr	r3, [r3, #20]
 8000e48:	4a4f      	ldr	r2, [pc, #316]	@ (8000f88 <main+0x498>)
 8000e4a:	f423 4340 	bic.w	r3, r3, #49152	@ 0xc000
 8000e4e:	6153      	str	r3, [r2, #20]
			break;
 8000e50:	e07b      	b.n	8000f4a <main+0x45a>
		case 1:
			GPIOA->ODR |= (0b00000110 << 8);
 8000e52:	4b4d      	ldr	r3, [pc, #308]	@ (8000f88 <main+0x498>)
 8000e54:	695b      	ldr	r3, [r3, #20]
 8000e56:	4a4c      	ldr	r2, [pc, #304]	@ (8000f88 <main+0x498>)
 8000e58:	f443 63c0 	orr.w	r3, r3, #1536	@ 0x600
 8000e5c:	6153      	str	r3, [r2, #20]
			GPIOA->ODR &= ~(0b11111001 << 8);
 8000e5e:	4b4a      	ldr	r3, [pc, #296]	@ (8000f88 <main+0x498>)
 8000e60:	695b      	ldr	r3, [r3, #20]
 8000e62:	4a49      	ldr	r2, [pc, #292]	@ (8000f88 <main+0x498>)
 8000e64:	f423 4379 	bic.w	r3, r3, #63744	@ 0xf900
 8000e68:	6153      	str	r3, [r2, #20]
			break;
 8000e6a:	e06e      	b.n	8000f4a <main+0x45a>
		case 2:
			GPIOA->ODR |= (0b10011011 << 8);
 8000e6c:	4b46      	ldr	r3, [pc, #280]	@ (8000f88 <main+0x498>)
 8000e6e:	695b      	ldr	r3, [r3, #20]
 8000e70:	4a45      	ldr	r2, [pc, #276]	@ (8000f88 <main+0x498>)
 8000e72:	f443 431b 	orr.w	r3, r3, #39680	@ 0x9b00
 8000e76:	6153      	str	r3, [r2, #20]
			GPIOA->ODR &= ~(0b01100100 << 8);
 8000e78:	4b43      	ldr	r3, [pc, #268]	@ (8000f88 <main+0x498>)
 8000e7a:	695b      	ldr	r3, [r3, #20]
 8000e7c:	4a42      	ldr	r2, [pc, #264]	@ (8000f88 <main+0x498>)
 8000e7e:	f423 43c8 	bic.w	r3, r3, #25600	@ 0x6400
 8000e82:	6153      	str	r3, [r2, #20]
			break;
 8000e84:	e061      	b.n	8000f4a <main+0x45a>
		case 3:
			GPIOA->ODR |= (0b10001111 << 8);
 8000e86:	4b40      	ldr	r3, [pc, #256]	@ (8000f88 <main+0x498>)
 8000e88:	695b      	ldr	r3, [r3, #20]
 8000e8a:	4a3f      	ldr	r2, [pc, #252]	@ (8000f88 <main+0x498>)
 8000e8c:	f443 430f 	orr.w	r3, r3, #36608	@ 0x8f00
 8000e90:	6153      	str	r3, [r2, #20]
			GPIOA->ODR &= ~(0b01110000 << 8);
 8000e92:	4b3d      	ldr	r3, [pc, #244]	@ (8000f88 <main+0x498>)
 8000e94:	695b      	ldr	r3, [r3, #20]
 8000e96:	4a3c      	ldr	r2, [pc, #240]	@ (8000f88 <main+0x498>)
 8000e98:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8000e9c:	6153      	str	r3, [r2, #20]
			break;
 8000e9e:	e054      	b.n	8000f4a <main+0x45a>
		case 4:
			GPIOA->ODR |= (0b10100110 << 8);
 8000ea0:	4b39      	ldr	r3, [pc, #228]	@ (8000f88 <main+0x498>)
 8000ea2:	695b      	ldr	r3, [r3, #20]
 8000ea4:	4a38      	ldr	r2, [pc, #224]	@ (8000f88 <main+0x498>)
 8000ea6:	f443 4326 	orr.w	r3, r3, #42496	@ 0xa600
 8000eaa:	6153      	str	r3, [r2, #20]
			GPIOA->ODR &= ~(0b01011001 << 8);
 8000eac:	4b36      	ldr	r3, [pc, #216]	@ (8000f88 <main+0x498>)
 8000eae:	695b      	ldr	r3, [r3, #20]
 8000eb0:	4a35      	ldr	r2, [pc, #212]	@ (8000f88 <main+0x498>)
 8000eb2:	f423 43b2 	bic.w	r3, r3, #22784	@ 0x5900
 8000eb6:	6153      	str	r3, [r2, #20]
			break;
 8000eb8:	e047      	b.n	8000f4a <main+0x45a>
		case 5:
			GPIOA->ODR |= (0b10101101 << 8);
 8000eba:	4b33      	ldr	r3, [pc, #204]	@ (8000f88 <main+0x498>)
 8000ebc:	695b      	ldr	r3, [r3, #20]
 8000ebe:	4a32      	ldr	r2, [pc, #200]	@ (8000f88 <main+0x498>)
 8000ec0:	f443 432d 	orr.w	r3, r3, #44288	@ 0xad00
 8000ec4:	6153      	str	r3, [r2, #20]
			GPIOA->ODR &= ~(0b01010010 << 8);
 8000ec6:	4b30      	ldr	r3, [pc, #192]	@ (8000f88 <main+0x498>)
 8000ec8:	695b      	ldr	r3, [r3, #20]
 8000eca:	4a2f      	ldr	r2, [pc, #188]	@ (8000f88 <main+0x498>)
 8000ecc:	f423 43a4 	bic.w	r3, r3, #20992	@ 0x5200
 8000ed0:	6153      	str	r3, [r2, #20]
			break;
 8000ed2:	e03a      	b.n	8000f4a <main+0x45a>
		case 6:
			GPIOA->ODR |= (0b10111101 << 8);
 8000ed4:	4b2c      	ldr	r3, [pc, #176]	@ (8000f88 <main+0x498>)
 8000ed6:	695b      	ldr	r3, [r3, #20]
 8000ed8:	4a2b      	ldr	r2, [pc, #172]	@ (8000f88 <main+0x498>)
 8000eda:	f443 433d 	orr.w	r3, r3, #48384	@ 0xbd00
 8000ede:	6153      	str	r3, [r2, #20]
			GPIOA->ODR &= ~(0b01000010 << 8);
 8000ee0:	4b29      	ldr	r3, [pc, #164]	@ (8000f88 <main+0x498>)
 8000ee2:	695b      	ldr	r3, [r3, #20]
 8000ee4:	4a28      	ldr	r2, [pc, #160]	@ (8000f88 <main+0x498>)
 8000ee6:	f423 4384 	bic.w	r3, r3, #16896	@ 0x4200
 8000eea:	6153      	str	r3, [r2, #20]
			break;
 8000eec:	e02d      	b.n	8000f4a <main+0x45a>
		case 7:
			GPIOA->ODR |= (0b00000111 << 8);
 8000eee:	4b26      	ldr	r3, [pc, #152]	@ (8000f88 <main+0x498>)
 8000ef0:	695b      	ldr	r3, [r3, #20]
 8000ef2:	4a25      	ldr	r2, [pc, #148]	@ (8000f88 <main+0x498>)
 8000ef4:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 8000ef8:	6153      	str	r3, [r2, #20]
			GPIOA->ODR &= ~(0b11111000 << 8);
 8000efa:	4b23      	ldr	r3, [pc, #140]	@ (8000f88 <main+0x498>)
 8000efc:	695b      	ldr	r3, [r3, #20]
 8000efe:	4a22      	ldr	r2, [pc, #136]	@ (8000f88 <main+0x498>)
 8000f00:	f423 4378 	bic.w	r3, r3, #63488	@ 0xf800
 8000f04:	6153      	str	r3, [r2, #20]
			break;
 8000f06:	e020      	b.n	8000f4a <main+0x45a>
		case 8:
			GPIOA->ODR |= (0b10111111 << 8);
 8000f08:	4b1f      	ldr	r3, [pc, #124]	@ (8000f88 <main+0x498>)
 8000f0a:	695b      	ldr	r3, [r3, #20]
 8000f0c:	4a1e      	ldr	r2, [pc, #120]	@ (8000f88 <main+0x498>)
 8000f0e:	f443 433f 	orr.w	r3, r3, #48896	@ 0xbf00
 8000f12:	6153      	str	r3, [r2, #20]
			GPIOA->ODR &= ~(0b01000000 << 8);
 8000f14:	4b1c      	ldr	r3, [pc, #112]	@ (8000f88 <main+0x498>)
 8000f16:	695b      	ldr	r3, [r3, #20]
 8000f18:	4a1b      	ldr	r2, [pc, #108]	@ (8000f88 <main+0x498>)
 8000f1a:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8000f1e:	6153      	str	r3, [r2, #20]
			break;
 8000f20:	e013      	b.n	8000f4a <main+0x45a>
		case 9:
			GPIOA->ODR |= (0b10101111 << 8);
 8000f22:	4b19      	ldr	r3, [pc, #100]	@ (8000f88 <main+0x498>)
 8000f24:	695b      	ldr	r3, [r3, #20]
 8000f26:	4a18      	ldr	r2, [pc, #96]	@ (8000f88 <main+0x498>)
 8000f28:	f443 432f 	orr.w	r3, r3, #44800	@ 0xaf00
 8000f2c:	6153      	str	r3, [r2, #20]
			GPIOA->ODR &= ~(0b01010000 << 8);
 8000f2e:	4b16      	ldr	r3, [pc, #88]	@ (8000f88 <main+0x498>)
 8000f30:	695b      	ldr	r3, [r3, #20]
 8000f32:	4a15      	ldr	r2, [pc, #84]	@ (8000f88 <main+0x498>)
 8000f34:	f423 43a0 	bic.w	r3, r3, #20480	@ 0x5000
 8000f38:	6153      	str	r3, [r2, #20]
			break;
 8000f3a:	e006      	b.n	8000f4a <main+0x45a>
		default:
			GPIOA->ODR &= ~(0xff << 8);
 8000f3c:	4b12      	ldr	r3, [pc, #72]	@ (8000f88 <main+0x498>)
 8000f3e:	695b      	ldr	r3, [r3, #20]
 8000f40:	4a11      	ldr	r2, [pc, #68]	@ (8000f88 <main+0x498>)
 8000f42:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8000f46:	6153      	str	r3, [r2, #20]
			break;
 8000f48:	bf00      	nop
		}

		if ((int) digit1 >= 10) {
 8000f4a:	4b12      	ldr	r3, [pc, #72]	@ (8000f94 <main+0x4a4>)
 8000f4c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8000f50:	4610      	mov	r0, r2
 8000f52:	4619      	mov	r1, r3
 8000f54:	f7ff fd26 	bl	80009a4 <__aeabi_d2iz>
 8000f58:	4603      	mov	r3, r0
 8000f5a:	2b09      	cmp	r3, #9
 8000f5c:	dd0c      	ble.n	8000f78 <main+0x488>
			GPIOB->ODR |= (0b0000110 << 1);
 8000f5e:	4b0e      	ldr	r3, [pc, #56]	@ (8000f98 <main+0x4a8>)
 8000f60:	695b      	ldr	r3, [r3, #20]
 8000f62:	4a0d      	ldr	r2, [pc, #52]	@ (8000f98 <main+0x4a8>)
 8000f64:	f043 030c 	orr.w	r3, r3, #12
 8000f68:	6153      	str	r3, [r2, #20]
			GPIOB->ODR &= ~(0b1111001 << 1);
 8000f6a:	4b0b      	ldr	r3, [pc, #44]	@ (8000f98 <main+0x4a8>)
 8000f6c:	695b      	ldr	r3, [r3, #20]
 8000f6e:	4a0a      	ldr	r2, [pc, #40]	@ (8000f98 <main+0x4a8>)
 8000f70:	f023 03f2 	bic.w	r3, r3, #242	@ 0xf2
 8000f74:	6153      	str	r3, [r2, #20]
 8000f76:	e5f2      	b.n	8000b5e <main+0x6e>
		} else {
			GPIOB->ODR &= ~(0Xff);
 8000f78:	4b07      	ldr	r3, [pc, #28]	@ (8000f98 <main+0x4a8>)
 8000f7a:	695b      	ldr	r3, [r3, #20]
 8000f7c:	4a06      	ldr	r2, [pc, #24]	@ (8000f98 <main+0x4a8>)
 8000f7e:	f023 03ff 	bic.w	r3, r3, #255	@ 0xff
 8000f82:	6153      	str	r3, [r2, #20]
		ADC1->CR2 |= (1 << 30);           // Start ADC conversion
 8000f84:	e5eb      	b.n	8000b5e <main+0x6e>
 8000f86:	bf00      	nop
 8000f88:	40020000 	.word	0x40020000
 8000f8c:	20000030 	.word	0x20000030
 8000f90:	40240000 	.word	0x40240000
 8000f94:	20000028 	.word	0x20000028
 8000f98:	40020400 	.word	0x40020400

08000f9c <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000f9c:	b480      	push	{r7}
 8000f9e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8000fa0:	bf00      	nop
 8000fa2:	e7fd      	b.n	8000fa0 <NMI_Handler+0x4>

08000fa4 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000fa4:	b480      	push	{r7}
 8000fa6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000fa8:	bf00      	nop
 8000faa:	e7fd      	b.n	8000fa8 <HardFault_Handler+0x4>

08000fac <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000fac:	b480      	push	{r7}
 8000fae:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000fb0:	bf00      	nop
 8000fb2:	e7fd      	b.n	8000fb0 <MemManage_Handler+0x4>

08000fb4 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000fb4:	b480      	push	{r7}
 8000fb6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000fb8:	bf00      	nop
 8000fba:	e7fd      	b.n	8000fb8 <BusFault_Handler+0x4>

08000fbc <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000fbc:	b480      	push	{r7}
 8000fbe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000fc0:	bf00      	nop
 8000fc2:	e7fd      	b.n	8000fc0 <UsageFault_Handler+0x4>

08000fc4 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8000fc4:	b480      	push	{r7}
 8000fc6:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8000fc8:	bf00      	nop
 8000fca:	46bd      	mov	sp, r7
 8000fcc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000fd0:	4770      	bx	lr

08000fd2 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000fd2:	b480      	push	{r7}
 8000fd4:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000fd6:	bf00      	nop
 8000fd8:	46bd      	mov	sp, r7
 8000fda:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000fde:	4770      	bx	lr

08000fe0 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8000fe0:	b480      	push	{r7}
 8000fe2:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8000fe4:	bf00      	nop
 8000fe6:	46bd      	mov	sp, r7
 8000fe8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000fec:	4770      	bx	lr
	...

08000ff0 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void) {
 8000ff0:	b480      	push	{r7}
 8000ff2:	af00      	add	r7, sp, #0
	/* USER CODE BEGIN SysTick_IRQn 0 */
	static uint32_t tick;
	tick++;
 8000ff4:	4b04      	ldr	r3, [pc, #16]	@ (8001008 <SysTick_Handler+0x18>)
 8000ff6:	681b      	ldr	r3, [r3, #0]
 8000ff8:	3301      	adds	r3, #1
 8000ffa:	4a03      	ldr	r2, [pc, #12]	@ (8001008 <SysTick_Handler+0x18>)
 8000ffc:	6013      	str	r3, [r2, #0]
	/* USER CODE END SysTick_IRQn 0 */

	/* USER CODE BEGIN SysTick_IRQn 1 */

	/* USER CODE END SysTick_IRQn 1 */
}
 8000ffe:	bf00      	nop
 8001000:	46bd      	mov	sp, r7
 8001002:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001006:	4770      	bx	lr
 8001008:	20000038 	.word	0x20000038

0800100c <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 800100c:	b480      	push	{r7}
 800100e:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8001010:	4b06      	ldr	r3, [pc, #24]	@ (800102c <SystemInit+0x20>)
 8001012:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8001016:	4a05      	ldr	r2, [pc, #20]	@ (800102c <SystemInit+0x20>)
 8001018:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 800101c:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8001020:	bf00      	nop
 8001022:	46bd      	mov	sp, r7
 8001024:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001028:	4770      	bx	lr
 800102a:	bf00      	nop
 800102c:	e000ed00 	.word	0xe000ed00

08001030 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack       /* set stack pointer */
 8001030:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8001068 <LoopFillZerobss+0xe>
  
/* Call the clock system initialization function.*/
  bl  SystemInit  
 8001034:	f7ff ffea 	bl	800100c <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8001038:	480c      	ldr	r0, [pc, #48]	@ (800106c <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 800103a:	490d      	ldr	r1, [pc, #52]	@ (8001070 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 800103c:	4a0d      	ldr	r2, [pc, #52]	@ (8001074 <LoopFillZerobss+0x1a>)
  movs r3, #0
 800103e:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001040:	e002      	b.n	8001048 <LoopCopyDataInit>

08001042 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001042:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001044:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001046:	3304      	adds	r3, #4

08001048 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001048:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800104a:	428c      	cmp	r4, r1
  bcc CopyDataInit
 800104c:	d3f9      	bcc.n	8001042 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800104e:	4a0a      	ldr	r2, [pc, #40]	@ (8001078 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8001050:	4c0a      	ldr	r4, [pc, #40]	@ (800107c <LoopFillZerobss+0x22>)
  movs r3, #0
 8001052:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001054:	e001      	b.n	800105a <LoopFillZerobss>

08001056 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001056:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001058:	3204      	adds	r2, #4

0800105a <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800105a:	42a2      	cmp	r2, r4
  bcc FillZerobss
 800105c:	d3fb      	bcc.n	8001056 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 800105e:	f000 f811 	bl	8001084 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8001062:	f7ff fd45 	bl	8000af0 <main>
  bx  lr    
 8001066:	4770      	bx	lr
  ldr   sp, =_estack       /* set stack pointer */
 8001068:	20008000 	.word	0x20008000
  ldr r0, =_sdata
 800106c:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001070:	20000000 	.word	0x20000000
  ldr r2, =_sidata
 8001074:	080011e4 	.word	0x080011e4
  ldr r2, =_sbss
 8001078:	20000000 	.word	0x20000000
  ldr r4, =_ebss
 800107c:	2000003c 	.word	0x2000003c

08001080 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8001080:	e7fe      	b.n	8001080 <ADC_IRQHandler>
	...

08001084 <__libc_init_array>:
 8001084:	b570      	push	{r4, r5, r6, lr}
 8001086:	4d0d      	ldr	r5, [pc, #52]	@ (80010bc <__libc_init_array+0x38>)
 8001088:	4c0d      	ldr	r4, [pc, #52]	@ (80010c0 <__libc_init_array+0x3c>)
 800108a:	1b64      	subs	r4, r4, r5
 800108c:	10a4      	asrs	r4, r4, #2
 800108e:	2600      	movs	r6, #0
 8001090:	42a6      	cmp	r6, r4
 8001092:	d109      	bne.n	80010a8 <__libc_init_array+0x24>
 8001094:	4d0b      	ldr	r5, [pc, #44]	@ (80010c4 <__libc_init_array+0x40>)
 8001096:	4c0c      	ldr	r4, [pc, #48]	@ (80010c8 <__libc_init_array+0x44>)
 8001098:	f000 f894 	bl	80011c4 <_init>
 800109c:	1b64      	subs	r4, r4, r5
 800109e:	10a4      	asrs	r4, r4, #2
 80010a0:	2600      	movs	r6, #0
 80010a2:	42a6      	cmp	r6, r4
 80010a4:	d105      	bne.n	80010b2 <__libc_init_array+0x2e>
 80010a6:	bd70      	pop	{r4, r5, r6, pc}
 80010a8:	f855 3b04 	ldr.w	r3, [r5], #4
 80010ac:	4798      	blx	r3
 80010ae:	3601      	adds	r6, #1
 80010b0:	e7ee      	b.n	8001090 <__libc_init_array+0xc>
 80010b2:	f855 3b04 	ldr.w	r3, [r5], #4
 80010b6:	4798      	blx	r3
 80010b8:	3601      	adds	r6, #1
 80010ba:	e7f2      	b.n	80010a2 <__libc_init_array+0x1e>
 80010bc:	080011dc 	.word	0x080011dc
 80010c0:	080011dc 	.word	0x080011dc
 80010c4:	080011dc 	.word	0x080011dc
 80010c8:	080011e0 	.word	0x080011e0

080010cc <modf>:
 80010cc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80010ce:	ec55 4b10 	vmov	r4, r5, d0
 80010d2:	f3c5 530a 	ubfx	r3, r5, #20, #11
 80010d6:	f2a3 32ff 	subw	r2, r3, #1023	@ 0x3ff
 80010da:	2a13      	cmp	r2, #19
 80010dc:	4606      	mov	r6, r0
 80010de:	462f      	mov	r7, r5
 80010e0:	dc21      	bgt.n	8001126 <modf+0x5a>
 80010e2:	2a00      	cmp	r2, #0
 80010e4:	da07      	bge.n	80010f6 <modf+0x2a>
 80010e6:	2200      	movs	r2, #0
 80010e8:	f005 4300 	and.w	r3, r5, #2147483648	@ 0x80000000
 80010ec:	e9c0 2300 	strd	r2, r3, [r0]
 80010f0:	ec45 4b10 	vmov	d0, r4, r5
 80010f4:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80010f6:	481d      	ldr	r0, [pc, #116]	@ (800116c <modf+0xa0>)
 80010f8:	4110      	asrs	r0, r2
 80010fa:	ea05 0300 	and.w	r3, r5, r0
 80010fe:	4323      	orrs	r3, r4
 8001100:	d105      	bne.n	800110e <modf+0x42>
 8001102:	e9c6 4500 	strd	r4, r5, [r6]
 8001106:	f007 4500 	and.w	r5, r7, #2147483648	@ 0x80000000
 800110a:	461c      	mov	r4, r3
 800110c:	e7f0      	b.n	80010f0 <modf+0x24>
 800110e:	2200      	movs	r2, #0
 8001110:	ea25 0300 	bic.w	r3, r5, r0
 8001114:	4620      	mov	r0, r4
 8001116:	4629      	mov	r1, r5
 8001118:	e9c6 2300 	strd	r2, r3, [r6]
 800111c:	f7ff f878 	bl	8000210 <__aeabi_dsub>
 8001120:	4604      	mov	r4, r0
 8001122:	460d      	mov	r5, r1
 8001124:	e7e4      	b.n	80010f0 <modf+0x24>
 8001126:	2a33      	cmp	r2, #51	@ 0x33
 8001128:	dd13      	ble.n	8001152 <modf+0x86>
 800112a:	ed86 0b00 	vstr	d0, [r6]
 800112e:	f000 f81f 	bl	8001170 <__fpclassifyd>
 8001132:	b950      	cbnz	r0, 800114a <modf+0x7e>
 8001134:	4622      	mov	r2, r4
 8001136:	462b      	mov	r3, r5
 8001138:	4620      	mov	r0, r4
 800113a:	4629      	mov	r1, r5
 800113c:	f7ff f86a 	bl	8000214 <__adddf3>
 8001140:	4604      	mov	r4, r0
 8001142:	460d      	mov	r5, r1
 8001144:	e9c6 4500 	strd	r4, r5, [r6]
 8001148:	e7d2      	b.n	80010f0 <modf+0x24>
 800114a:	2400      	movs	r4, #0
 800114c:	f005 4500 	and.w	r5, r5, #2147483648	@ 0x80000000
 8001150:	e7ce      	b.n	80010f0 <modf+0x24>
 8001152:	f2a3 4313 	subw	r3, r3, #1043	@ 0x413
 8001156:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800115a:	40d8      	lsrs	r0, r3
 800115c:	ea14 0300 	ands.w	r3, r4, r0
 8001160:	d0cf      	beq.n	8001102 <modf+0x36>
 8001162:	462b      	mov	r3, r5
 8001164:	ea24 0200 	bic.w	r2, r4, r0
 8001168:	e7d4      	b.n	8001114 <modf+0x48>
 800116a:	bf00      	nop
 800116c:	000fffff 	.word	0x000fffff

08001170 <__fpclassifyd>:
 8001170:	ec51 0b10 	vmov	r0, r1, d0
 8001174:	b510      	push	{r4, lr}
 8001176:	f031 4400 	bics.w	r4, r1, #2147483648	@ 0x80000000
 800117a:	460b      	mov	r3, r1
 800117c:	d019      	beq.n	80011b2 <__fpclassifyd+0x42>
 800117e:	f5a1 1280 	sub.w	r2, r1, #1048576	@ 0x100000
 8001182:	490e      	ldr	r1, [pc, #56]	@ (80011bc <__fpclassifyd+0x4c>)
 8001184:	428a      	cmp	r2, r1
 8001186:	d90e      	bls.n	80011a6 <__fpclassifyd+0x36>
 8001188:	f103 42ff 	add.w	r2, r3, #2139095040	@ 0x7f800000
 800118c:	f502 02e0 	add.w	r2, r2, #7340032	@ 0x700000
 8001190:	428a      	cmp	r2, r1
 8001192:	d908      	bls.n	80011a6 <__fpclassifyd+0x36>
 8001194:	4a0a      	ldr	r2, [pc, #40]	@ (80011c0 <__fpclassifyd+0x50>)
 8001196:	4213      	tst	r3, r2
 8001198:	d007      	beq.n	80011aa <__fpclassifyd+0x3a>
 800119a:	4294      	cmp	r4, r2
 800119c:	d107      	bne.n	80011ae <__fpclassifyd+0x3e>
 800119e:	fab0 f080 	clz	r0, r0
 80011a2:	0940      	lsrs	r0, r0, #5
 80011a4:	bd10      	pop	{r4, pc}
 80011a6:	2004      	movs	r0, #4
 80011a8:	e7fc      	b.n	80011a4 <__fpclassifyd+0x34>
 80011aa:	2003      	movs	r0, #3
 80011ac:	e7fa      	b.n	80011a4 <__fpclassifyd+0x34>
 80011ae:	2000      	movs	r0, #0
 80011b0:	e7f8      	b.n	80011a4 <__fpclassifyd+0x34>
 80011b2:	2800      	cmp	r0, #0
 80011b4:	d1ee      	bne.n	8001194 <__fpclassifyd+0x24>
 80011b6:	2002      	movs	r0, #2
 80011b8:	e7f4      	b.n	80011a4 <__fpclassifyd+0x34>
 80011ba:	bf00      	nop
 80011bc:	7fdfffff 	.word	0x7fdfffff
 80011c0:	7ff00000 	.word	0x7ff00000

080011c4 <_init>:
 80011c4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80011c6:	bf00      	nop
 80011c8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80011ca:	bc08      	pop	{r3}
 80011cc:	469e      	mov	lr, r3
 80011ce:	4770      	bx	lr

080011d0 <_fini>:
 80011d0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80011d2:	bf00      	nop
 80011d4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80011d6:	bc08      	pop	{r3}
 80011d8:	469e      	mov	lr, r3
 80011da:	4770      	bx	lr
