<?xml version="1.0" encoding="UTF-8"?>
<Module name="top" Register="26" Alu="22" Lut="14" T_Register="3590(26)" T_Alu="999(22)" T_Lut="8163(14)" T_Bsram="34(0)">
 <SubModule name="cpu_1" Register="637" Alu="63" Lut="2087" T_Register="1925(637)" T_Alu="223(63)" T_Lut="3791(2087)">
  <SubModule name="cpu_regs" Register="992" Alu="10" Lut="1061" T_Register="992(992)" T_Alu="10(10)" T_Lut="1061(1061)"/>
  <SubModule name="SignExtendSelector" Lut="48" T_Lut="48(48)"/>
  <SubModule name="csrFile" Register="296" Alu="12" Lut="369" T_Register="296(296)" T_Alu="12(12)" T_Lut="369(369)"/>
  <SubModule name="control_stall_id" Alu="10" Lut="8" T_Alu="10(10)" T_Lut="8(8)"/>
  <SubModule name="cpu_alu" Alu="84" Lut="120" T_Alu="84(84)" T_Lut="120(120)"/>
  <SubModule name="control_alu" Lut="21" T_Lut="21(21)"/>
  <SubModule name="control_bypass_ex" Alu="44" T_Alu="44(44)"/>
  <SubModule name="mem_write_selector" Lut="77" T_Lut="77(77)"/>
 </SubModule>
 <SubModule name="bu" Lut="250" T_Lut="250(250)"/>
 <SubModule name="clint_inst" Register="161" Alu="126" Lut="133" T_Register="161(161)" T_Alu="126(126)" T_Lut="133(133)"/>
 <SubModule name="mem" Register="79" Lut="155" Bsram="8" T_Register="79(79)" T_Lut="155(155)" T_Bsram="8(8)"/>
 <SubModule name="bm" Register="1" Lut="13" T_Register="241(1)" T_Lut="420(13)">
  <SubModule name="debounceDownL" Register="30" Lut="51" T_Register="30(30)" T_Lut="51(51)"/>
  <SubModule name="debounceUpL" Register="30" Lut="51" T_Register="30(30)" T_Lut="51(51)"/>
  <SubModule name="debounceLeftL" Register="30" Lut="50" T_Register="30(30)" T_Lut="50(50)"/>
  <SubModule name="debounceRightL" Register="30" Lut="50" T_Register="30(30)" T_Lut="50(50)"/>
  <SubModule name="debounceDownR" Register="30" Lut="51" T_Register="30(30)" T_Lut="51(51)"/>
  <SubModule name="debounceUpR" Register="30" Lut="51" T_Register="30(30)" T_Lut="51(51)"/>
  <SubModule name="debounceLeftR" Register="30" Lut="52" T_Register="30(30)" T_Lut="52(52)"/>
  <SubModule name="debounceRightR" Register="30" Lut="51" T_Register="30(30)" T_Lut="51(51)"/>
 </SubModule>
 <SubModule name="flashController" Register="91" Lut="389" T_Register="218(91)" T_Lut="601(389)">
  <SubModule name="navigator" Register="127" Lut="212" T_Register="127(127)" T_Lut="212(212)"/>
 </SubModule>
 <SubModule name="programMemory_inst" Lut="144" T_Lut="186(144)" T_Bsram="16(0)">
  <SubModule name="bram0" Lut="25" T_Lut="25(25)" T_Bsram="4(0)">
   <SubModule name="BRAM_0" Bsram="1" T_Bsram="1(1)"/>
   <SubModule name="BRAM_1" Bsram="1" T_Bsram="1(1)"/>
   <SubModule name="BRAM_2" Bsram="1" T_Bsram="1(1)"/>
   <SubModule name="BRAM_3" Bsram="1" T_Bsram="1(1)"/>
  </SubModule>
  <SubModule name="bram1" Lut="8" T_Lut="8(8)" T_Bsram="4(0)">
   <SubModule name="BRAM_0" Bsram="1" T_Bsram="1(1)"/>
   <SubModule name="BRAM_1" Bsram="1" T_Bsram="1(1)"/>
   <SubModule name="BRAM_2" Bsram="1" T_Bsram="1(1)"/>
   <SubModule name="BRAM_3" Bsram="1" T_Bsram="1(1)"/>
  </SubModule>
  <SubModule name="bram2" Lut="5" T_Lut="5(5)" T_Bsram="4(0)">
   <SubModule name="BRAM_0" Bsram="1" T_Bsram="1(1)"/>
   <SubModule name="BRAM_1" Bsram="1" T_Bsram="1(1)"/>
   <SubModule name="BRAM_2" Bsram="1" T_Bsram="1(1)"/>
   <SubModule name="BRAM_3" Bsram="1" T_Bsram="1(1)"/>
  </SubModule>
  <SubModule name="bram3" Lut="4" T_Lut="4(4)" T_Bsram="4(0)">
   <SubModule name="BRAM_0" Bsram="1" T_Bsram="1(1)"/>
   <SubModule name="BRAM_1" Bsram="1" T_Bsram="1(1)"/>
   <SubModule name="BRAM_2" Bsram="1" T_Bsram="1(1)"/>
   <SubModule name="BRAM_3" Bsram="1" T_Bsram="1(1)"/>
  </SubModule>
 </SubModule>
 <SubModule name="slower_clock"/>
 <SubModule name="ppu_inst" Register="870" Alu="597" Lut="347" T_Register="870(870)" T_Alu="597(597)" T_Lut="347(347)" T_Bsram="10(0)">
  <SubModule name="text_Buffer" Bsram="2" T_Bsram="2(2)"/>
  <SubModule name="sprite_BRAM" Bsram="8" T_Bsram="8(8)"/>
 </SubModule>
 <SubModule name="D1" Register="28" Lut="2247" T_Register="28(28)" T_Lut="2247(2247)"/>
 <SubModule name="counter1mhz" Register="42" Alu="31" Lut="19" T_Register="42(42)" T_Alu="31(31)" T_Lut="19(19)"/>
</Module>
