synthesis:  version Diamond (64-bit) 3.10.2.115

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2017 Lattice Semiconductor Corporation,  All rights reserved.
Sat May 26 22:58:38 2018


Command Line:  synthesis -f counter_impl1_lattice.synproj -gui -msgset C:/Users/fcolumbu/Documents/Lattice Semiconductor/Counter/promote.xml 

Synthesis options:
The -a option is MachXO3LF.
The -s option is 6.
The -t option is CABGA484.
The -d option is LCMXO3LF-9400C.
Using package CABGA484.
Using performance grade 6.
                                                          

##########################################################

### Lattice Family : MachXO3LF

### Device  : LCMXO3LF-9400C

### Package : CABGA484

### Speed   : 6

##########################################################

                                                          

INFO - synthesis: User-Selected Strategy Settings
Optimization goal = Balanced
Top-level module name = counter.
Target frequency = 200.000000 MHz.
Maximum fanout = 1000.
Timing path count = 3
BRAM utilization = 100.000000 %
DSP usage = true
DSP utilization = 100.000000 %
fsm_encoding_style = auto
resolve_mixed_drivers = 0
fix_gated_clocks = 1

Mux style = Auto
Use Carry Chain = true
carry_chain_length = 0
Loop Limit = 1950.
Use IO Insertion = TRUE
Use IO Reg = AUTO

Resource Sharing = TRUE
Propagate Constants = TRUE
Remove Duplicate Registers = TRUE
force_gsr = auto
ROM style = auto
RAM style = auto
The -comp option is FALSE.
The -syn option is FALSE.
-p C:/Users/fcolumbu/Documents/Lattice Semiconductor/Counter (searchpath added)
-p C:/lscc/diamond/3.10_x64/ispfpga/xo3c00f/data (searchpath added)
-p C:/Users/fcolumbu/Documents/Lattice Semiconductor/Counter/impl1 (searchpath added)
-p C:/Users/fcolumbu/Documents/Lattice Semiconductor/Counter (searchpath added)
Verilog design file = C:/Users/fcolumbu/Documents/Lattice Semiconductor/Counter/impl1/source/counter.v
Verilog design file = C:/Users/fcolumbu/Documents/Lattice Semiconductor/Counter/count32.v
NGD file = counter_impl1.ngd
-sdc option: SDC file input not used.
-lpf option: Output file option is ON.
Hardtimer checking is enabled (default). The -dt option is not used.
The -r option is OFF. [ Remove LOC Properties is OFF. ]
Technology check ok...

Analyzing Verilog file C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo3l.v. VERI-1482
Compile design.
Compile Design Begin
Analyzing Verilog file c:/users/fcolumbu/documents/lattice semiconductor/counter/impl1/source/counter.v. VERI-1482
Analyzing Verilog file c:/users/fcolumbu/documents/lattice semiconductor/counter/count32.v. VERI-1482
Analyzing Verilog file C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo3l.v. VERI-1482
Top module name (Verilog): counter
INFO - synthesis: c:/users/fcolumbu/documents/lattice semiconductor/counter/impl1/source/counter.v(20): compiling module counter. VERI-1018
INFO - synthesis: c:/users/fcolumbu/documents/lattice semiconductor/counter/count32.v(8): compiling module count32. VERI-1018
INFO - synthesis: C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo3l.v(187): compiling module FD1P3DX. VERI-1018
INFO - synthesis: C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo3l.v(1124): compiling module VLO. VERI-1018
INFO - synthesis: C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo3l.v(1120): compiling module VHI. VERI-1018
INFO - synthesis: C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo3l.v(138): compiling module FADD2B. VERI-1018
INFO - synthesis: C:/lscc/diamond/3.10_x64/ispfpga/userware/NT/SYNTHESIS_HEADERS/machxo3l.v(129): compiling module CU2. VERI-1018
WARNING - synthesis: c:/users/fcolumbu/documents/lattice semiconductor/counter/impl1/source/counter.v(42): DIP_SW1_4 should be on the sensitivity list. VERI-1221
Loading NGL library 'C:/lscc/diamond/3.10_x64/ispfpga/xo2c00a/data/xo2alib.ngl'...
Loading NGL library 'C:/lscc/diamond/3.10_x64/ispfpga/xo2c00/data/xo2clib.ngl'...
Loading NGL library 'C:/lscc/diamond/3.10_x64/ispfpga/mg5g00/data/mg5glib.ngl'...
Loading NGL library 'C:/lscc/diamond/3.10_x64/ispfpga/or5g00/data/orc5glib.ngl'...
Loading device for application map from file 'xo3c9400.nph' in environment: C:/lscc/diamond/3.10_x64/ispfpga.
Package Status:                     Final          Version 1.6.
Top-level module name = counter.



GSR will not be inferred because no asynchronous signal was found in the netlist.
Applying 200.000000 MHz constraint to all clocks

WARNING - synthesis: No user .sdc file.
Results of NGD DRC are available in counter_drc.log.
Loading NGL library 'C:/lscc/diamond/3.10_x64/ispfpga/xo2c00a/data/xo2alib.ngl'...
Loading NGL library 'C:/lscc/diamond/3.10_x64/ispfpga/xo2c00/data/xo2clib.ngl'...
Loading NGL library 'C:/lscc/diamond/3.10_x64/ispfpga/mg5g00/data/mg5glib.ngl'...
Loading NGL library 'C:/lscc/diamond/3.10_x64/ispfpga/or5g00/data/orc5glib.ngl'...
All blocks are expanded and NGD expansion is successful.
Writing NGD file counter_impl1.ngd.

################### Begin Area Report (counter)######################
Number of register bits => 38 of 10552 (0 % )
CU2 => 15
FADD2B => 1
FD1P3DX => 30
FD1S3AX => 8
GSR => 1
IB => 4
LUT4 => 9
OB => 8
################### End Area Report ##################

################### Begin BlackBox Report ######################
TSALL => 1
################### End BlackBox Report ##################

################### Begin Clock Report ######################
Clock Nets
Number of Clocks: 1
  Net : clk, loads : 38
Clock Enable Nets
Number of Clock Enables: 0
Top 0 highest fanout Clock Enables:
Highest fanout non-clock nets
Top 10 highest fanout non-clock nets:
  Net : SW2_c, loads : 8
  Net : count32_inst/led_27, loads : 2
  Net : count32_inst/led_26, loads : 2
  Net : count32_inst/led_25, loads : 2
  Net : count32_inst/led_24, loads : 2
  Net : count32_inst/led_23, loads : 2
  Net : count32_inst/led_22, loads : 2
  Net : LED_c_7, loads : 1
  Net : LED_c_6, loads : 1
  Net : LED_c_5, loads : 1
################### End Clock Report ##################

Timing Report Summary
--------------
--------------------------------------------------------------------------------
Constraint                              |   Constraint|       Actual|Levels
--------------------------------------------------------------------------------
                                        |             |             |
create_clock -period 5.000000 -name     |             |             |
clk0 [get_nets clk]                     |  200.000 MHz|   58.207 MHz|    16 *
                                        |             |             |
--------------------------------------------------------------------------------


1 constraints not met.


Peak Memory Usage: 57.832  MB

--------------------------------------------------------------
Elapsed CPU time for LSE flow : 0.562  secs
--------------------------------------------------------------
