<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.1//EN"
  "http://www.w3.org/TR/xhtml11/DTD/xhtml11.dtd">
<html xmlns="http://www.w3.org/1999/xhtml" xml:lang="en">
<head>
<meta name="generator" content="jemdoc, see http://jemdoc.jaboc.net/" />
<meta http-equiv="Content-Type" content="text/html;charset=utf-8" />
<link rel="stylesheet" href="jemdoc.css" type="text/css" />
<link rel=stylesheet href="https://fonts.googleapis.com/css?family=Titillium Web">
<link rel="shortcut icon" type="image/png" href="http://khanhdang.github.com/favicon.ico"/>
<meta name="viewport" content="width=device-width, initial-scale=1">
<link rel="stylesheet" href="https://cdnjs.cloudflare.com/ajax/libs/font-awesome/4.7.0/css/font-awesome.min.css">
<title></title>
</head>
<body>
<div class="topnav" id="myTopNav" >
<a href="index.html">Home</a>
<a href="profile.html">Profile</a>
<a href="research.html" class="active">Research</a>
<a href="pub.html">Publications</a>
<a href="teaching.html">Teaching</a>
<a href="grant.html">Grants</a>
<a href="service.html">Services</a>
<a href="contact.html">Contact</a>
<a href="javascript:void(0);" class="icon" onclick="myFunction()">
  <i class="fa fa-bars"></i>
</a>
</div>
<p></p>
<p></p>
<h1>Current Researches</h1>
<p>
</p>
<h2>3D Silicon Brain Architecture</h2>
<p></p>
<table class="imgtable"><tr><td>
<img src="images/3D-Silicon-Brain.png" alt="alt text" height="300px" />&nbsp;</td>
<td align="left"><p>We develop hardware for neuromorphic computing that mimics the behavior of biological brains. Here, the main target is to port the silicon brains into ASIC/FPGA and train them with bio-plausible learning approaches.

</p>
</td></tr></table>
<p>We have developed a LIF neuron model with STDP learning. Neurons are clustered and placed in a node of a 3D-NoC system that supports both unicast and multicast communications.

Furthermore, offline training has been investigating to deploy complex applications. We also plan to support the fault-tolerance feature for our 3D silicon brain.

Selected publications:
</p>
<ol>
<li><p>Duy-Anh Nguyen, Xuan-Tu Tran, <b>Khanh N. Dang</b>, and Francesca Iacopi,  <i>&lsquo;&lsquo;A lightweight Max-Pooling method and architecture for Deep Spiking Convolutional Neural Networks&rsquo;&rsquo;</i>,  <b>2020 IEEE Asia Pacific Conference on Circuits and Systems (APCCAS)</b>, Dec. 8-10, 2020
</p>
</li>
<li><p>Mark Ogbodo, The Vu, <b>Khanh N. Dang</b> and Abderazek Abdallah, <i>&lsquo;&lsquo;Light-weight Spiking Neuron Processing Core for Large-scale 3D-NoC based Spiking Neural Network Processing Systems&rsquo;&rsquo;</i>, <b>2020 IEEE International Conference on
Big Data and Smart Computing (BigComp)</b>, Feb. 19-22, 2020</p>
</li>
<li><p><b>Khanh N. Dang</b> and Abderazek Ben Abdallah <u>&ldquo;An Efficient Software-Hardware Design Framework for Spiking Neural Network Systems&rdquo;</u>, <b>2019 International Conference on Internet of Things, Embedded Systems and Communications (IINTEC)</b> (accepted).

</p>
</li>
</ol>
<h2>Thermal-aware fault-tolerance 3D interconnect</h2>
<p>Funded by NAFOSTED under No. 102.01-2018.312 (2019-2011). I am the main PI of the project.
We target to develop algorithms and architectures to solve the on-line defect on 3D-interconnect with awareness of thermal impact.
</p>
<table class="imgtable"><tr><td>
<img src="images/Thermal_Acc.png" alt="alt text" height="400px" />&nbsp;</td>
<td align="left"><p>
Normalized thermal acceleration for lifetime reliability of TSV (Cooper) with academics (RAMP, Black, and Arrherius), industry (HDR4) and military (MIL-HDBK-217F) model.

The fault rates are normalized to 343.15K (70C).</p>
</td></tr></table>
<p>
Selected publications:</p>
<ol>
<li><p><b>Khanh N. Dang</b>, Akram Ben Ahmed, Abderazek Ben Abdallah, Xuan-Tu Tran, <i>&lsquo;&lsquo;A thermal-aware on-line fault tolerance method for TSV lifetime reliability in 3D-NoC systems&rsquo;&rsquo;</i>, <b>IEEE Access</b> <u>(in press)</u></p>
</li>
<li><p><b>Khanh N. Dang</b>, Akram Ben Ahmed, Ben Abdallah Abderrazak and Xuan-Tu Tran, <u>&ldquo;TSV-OCT: A Scalable Online Multiple-TSV Defects Localization for Real-Time 3-D-IC Systems&rdquo;</u>,  <b>IEEE Transactions on Very Large Scale Integration Systems (TVLSI)</b> (IF= 1.946), IEEE,   Volume 28, Issue 3, pp 672 - 685, 2020. [<a href="https://doi.org/10.1109/TVLSI.2019.2948878" target=&ldquo;blank&rdquo;>DOI</a>], [<a href="./share/TVLSI-2019.pdf" target=&ldquo;blank&rdquo;>PDF</a>]</p>
</li>
<li><p><b>Khanh N. Dang</b> , Michael Meyer, Akram Ben Ahmed, Abderazek Ben Abdallah, and Xuan-Tu Tran, <u>&ldquo;A non-blocking non-degrading multi-defect link test method for 3D-Networks-on-Chip&rdquo;</u>, <b>IEEE Access</b>, (IF=4.098), 2020 <u>(in press)</u>. [<a href="https://doi.org/10.1109/ACCESS.2020.2982836" target=&ldquo;blank&rdquo;>DOI</a>], [<a href="./share/ACCESS-2020.pdf" target=&ldquo;blank&rdquo;>PDF</a>].









Patents:</p>
</li>
<li><p>A. Ben Abdallah, <b>Khanh N. Dang</b>, <u>&lsquo;&lsquo;Non-blocking Multiple-TSV Defects Localization for three Dimension Integrated Circuits (3D-ICs)&rsquo;&rsquo;</u>, Japan patent, (under internal screening)</p>
</li>
<li><p>A. Ben Abdallah, <b>Khanh N. Dang</b>, Masayuki Hisada, <i>&lsquo;&lsquo;Distance-aware Extended Parity Product Coding for multiple faults detection for on-chip links&rsquo;&rsquo;</i>, Japan patent, (under review)
</p>
</li>
</ol>
<h2><u>MLSYS</u>: machine learning control and design for parallel and distributed systems</h2>
<table class="imgtable"><tr><td>
<img src="images/MFMC.png" alt="alt text" height="300px" />&nbsp;</td>
<td align="left"><p>
We target to develop a machine learning framework for fault recovery in parallel and distributed systems.  A faulty computing element's task can be migrated to other nodes to allow fault-tolerance computing.

We have developed both Max-Flow Min-cut adaptation and Genetic Algorithm for this flow.</p>
</td></tr></table>
<p>Selected publications:</p>
<ol>
<li><p><b>Khanh N. Dang</b>, Akram Ben Ahmed, Fakhrul Zaman Rokhani, Abderazek Ben Abdallah, and Xuan-Tu Tran, <i>&lsquo;&lsquo;A thermal distribution, lifetime reliability prediction and spare TSV insertion platform for stacking 3D NoCs&rsquo;&rsquo;</i>, <b>2020 International Conference On Advanced Technologies For Communications (ATC)</b> <u>(accepted)</u>

Patents:</p>
</li>
<li><p>A. Ben Abdallah, Huakun Huang, <b>Khanh N. Dang</b>, Jiangning Song, <i>&lsquo;&lsquo;ＡＩプロセッサ (AI Processor)&rsquo;&rsquo;</i>, 特願2020-194733, Japan patent, (under review)

</p>
</li>
</ol>
<h1>Previous Topics</h1>
<h2><u>OASIS:</u> On-chip fault-tolerant Network-on-Chip architecture</h2>
<p>I am a member of the project as a Ph.D. student at <a href="http://adaptive.u-aizu.ac.jp" target=&ldquo;blank&rdquo;>ASL</a> from 2014 to 2017. 
We developed a comprehensive solution to tackle the reliability of on-chip interconnect. 
We have developed tolerance method for the permanent (hard), transient (soft), and TSV defect.


Selected publications:</p>
<ol>
<li><p><b>Khanh N. Dang</b>, Akram Ben Ahmed, Yuichi Okuyama, Abderazek Ben Abdallah, <u>“Scalable design methodology and online algorithm for TSV-cluster defects recovery in highly reliable 3D-NoC systems”</u>, <b>IEEE Transactions on Emerging Topics in Computing (TETC)</b>, IEEE,  (in press). [<a href="https://doi.org/10.1109/TETC.2017.2762407" target=&ldquo;blank&rdquo;>link</a>].</p>
</li>
<li><p><b>Khanh N. Dang</b>, Akram Ben Ahmed, Xuan-Tu Tran, Yuichi Okuyama, Abderazek Ben Abdallah, <u>“A Comprehensive Reliability Assessment of Fault-Resilient Network-on-Chip Using Analytical Model”</u>, <b>IEEE Transactions on Very Large Scale Integration Systems (TVLSI)</b>, IEEE, Volume 25, Issue 11, pp 3099-3112, 2017. [<a href="https://doi.org/10.1109/TVLSI.2017.2736004" target=&ldquo;blank&rdquo;>link</a>].</p>
</li>
<li><p><b>Khanh N. Dang</b>, Michael Meyer, Yuichi Okuyama, Abderazek Ben Abdallah, <u>“A Low-overhead Soft-Hard Fault Tolerant Architecture, Design and Management Scheme for Reliable High-performance Many-core 3D-NoC Systems”</u>, <b>Journal of Supercomputing</b>, Springer, Volume 73, Issue 6, pp 2705–2729, 2017. [<a href="https://link.springer.com/article/10.1007/s11227-016-1951-0" target=&ldquo;blank&rdquo;>link</a>].

Patent</p>
</li>
<li><p>A. Ben Abdallah, <b>Khanh N. Dang</b>, Masayuki Hisada, <u>&ldquo;A TSV fault-tolerant router system for 3D-Networks-on-Chip&rdquo;</u>,
特願 2017-218953, Japan patent (under review).

</p>
</li>
</ol>
<table class="imgtable"><tr><td>
<img src="images/OASIS_layout.png" alt="alt text" height="170px" />&nbsp;</td>
<td align="left"><p>The layout of a layer 2x2 in OASIS project: NANDGATE 45nm, NCSU FreePDK TSV. The TSV size, pitch and Keep-out Zone are 4.06umx4:06um,
10um, and 15um, respectively. TSV area is shared between the neighboring routers for tolerating TSV defect. The project won Second Prize (the 2nd best) of Vietnamese Talents Award 2015.
</p>
</td></tr></table>
<h2>Inter-prediction module for H.264/AVC encoder</h2>
<p>I am a core member of the project from 2011 to 2014. We developed a full hardware H.264/AVC encoder.  My major task is to develop the inter-prediction module.

Selected publications:</p>
<ol>
<li><p>Ngoc-Mai Nguyen, Edith Beigne, Suzanne Lesecq, Duy-Hieu Bui, <b>Nam-Khanh Dang</b>, Xuan-Tu Tran, <u>“H.264/AVC Hardware Encoders and Low-Power Features”</u>, <b>2014 IEEE Asia Pacific Conference on Circuits &amp; Systems (APCCAS 2014)</b>, Nov. 17-20, 2014.</p>
</li>
<li><p><b>Nam-Khanh Dang</b>, Xuan-Tu Tran, Alain Merigot, <u>“An Efficient Hardware Architecture for Inter-Prediction in H.264/AVC Encoders”</u>,<b>17th IEEE Symposium on Design and Diagnostics of Electronic Circuits and Systems (DDECS 2014)</b>, Apr. 23-25, 2014.
</p>
</li>
</ol>
<table class="imgtable"><tr><td>
<img src="images/VENGME.png" alt="alt text" height="170px" />&nbsp;</td>
<td align="left"><p>The chip photograph: Global Foundry CMOS 130nm, 4mmx4mm, 100MHz, 1.2 V, 32mW, QFP256. 

The detail of the chip could be found <a href="https://www.nict.go.jp/en/asean_ivo/4otfsk000029wocm-att/Xuan-Tu_Tran.pdf" target=&ldquo;blank&rdquo;>here</a>.</p>
</td></tr></table>
<p></p>
<div id="footer">
<div id="footer-text">
<script>
  function myFunction() {
  var x = document.getElementById("myTopNav");
  if (x.className === "topnav") {
      x.className += " responsive";
  } else {
      x.className = "topnav";
  }
  }
</script>
Page generated 2021-01-31 17:05:35 JST, by <a href="https://github.com/wsshin/jemdoc_mathjax" target="blank">jemdoc+MathJax</a>  and hacked by <a href="khanhdang.github.io"> Khanh N. Dang</a> (it's me :D). Source code: <a href="https://github.com/khanhdang/khanhdang.github.io">GitHub</a>.
</div>
</div>
<!-- MathJax -->
<script type="text/javascript" async src="https://cdnjs.cloudflare.com/ajax/libs/mathjax/2.7.1/MathJax.js?config=TeX-MML-AM_CHTML">
</script>
<script type="text/x-mathjax-config">
MathJax.Hub.Config({
	  TeX: { equationNumbers: { autoNumber: "AMS" } }
});
</script>
<!-- End MathJax -->
<!-- Global site tag (gtag.js) - Google Analytics -->
<script async src="https://www.googletagmanager.com/gtag/js?id=UA-52343779-2"></script>
<script>
  window.dataLayer = window.dataLayer || [];
  function gtag(){dataLayer.push(arguments);}
  gtag('js', new Date());
  gtag('config', 'UA-52343779-2');
</script>
<!-- End Google Analytics -->
</body>
</html>
