INFO: [VRFC 10-2263] Analyzing Verilog file "/home/donovan/deon_fpga/deon_fpga.srcs/sources_1/ip/blk_mem_gen_0/sim/blk_mem_gen_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module blk_mem_gen_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/donovan/deon_fpga/deon_fpga.srcs/sources_1/new/bram_loader.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bram_loader
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/donovan/deon_fpga/deon_fpga.srcs/sources_1/new/uart_receive.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart_receive
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/donovan/deon_fpga/deon_fpga.srcs/sources_1/new/uart_transmit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module uart_transmit
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/donovan/deon_fpga/deon_fpga.srcs/sources_1/new/transmit_test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module transmit_test
INFO: [VRFC 10-2458] undeclared symbol TxD, assumed default net type wire [/home/donovan/deon_fpga/deon_fpga.srcs/sources_1/new/transmit_test.v:47]
WARNING: [VRFC 10-3380] identifier 'clk' is used before its declaration [/home/donovan/deon_fpga/deon_fpga.srcs/sources_1/new/transmit_test.v:26]
WARNING: [VRFC 10-3380] identifier 'clk' is used before its declaration [/home/donovan/deon_fpga/deon_fpga.srcs/sources_1/new/transmit_test.v:27]
WARNING: [VRFC 10-3380] identifier 'rst_n' is used before its declaration [/home/donovan/deon_fpga/deon_fpga.srcs/sources_1/new/transmit_test.v:32]
WARNING: [VRFC 10-3380] identifier 'rst_n' is used before its declaration [/home/donovan/deon_fpga/deon_fpga.srcs/sources_1/new/transmit_test.v:34]
