Metric,Value
design__lint_error__count,0
design__lint_timing_construct__count,0
design__lint_warning__count,2
design__inferred_latch__count,0
design__instance__count,23899
design__instance__area,212279
design__instance_unmapped__count,0
synthesis__check_error__count,0
design__max_slew_violation__count__corner:nom_tt_025C_1v80,29341
design__max_fanout_violation__count__corner:nom_tt_025C_1v80,0
design__max_cap_violation__count__corner:nom_tt_025C_1v80,0
power__internal__total,0.006559581030160189
power__switching__total,0.0031511595007032156
power__leakage__total,2.1458107823946193E-7
power__total,0.009710954502224922
clock__skew__worst_hold__corner:nom_tt_025C_1v80,-0.2890994747645744
clock__skew__worst_setup__corner:nom_tt_025C_1v80,0.3021992186472176
timing__hold__ws__corner:nom_tt_025C_1v80,0.2518729740510896
timing__setup__ws__corner:nom_tt_025C_1v80,16.829967229546057
timing__hold__tns__corner:nom_tt_025C_1v80,0.0
timing__setup__tns__corner:nom_tt_025C_1v80,0.0
timing__hold__wns__corner:nom_tt_025C_1v80,0
timing__setup__wns__corner:nom_tt_025C_1v80,0.0
timing__hold_vio__count__corner:nom_tt_025C_1v80,0
timing__hold_r2r__ws__corner:nom_tt_025C_1v80,0.251873
timing__hold_r2r_vio__count__corner:nom_tt_025C_1v80,0
timing__setup_vio__count__corner:nom_tt_025C_1v80,0
timing__setup_r2r__ws__corner:nom_tt_025C_1v80,16.829967
timing__setup_r2r_vio__count__corner:nom_tt_025C_1v80,0
design__max_slew_violation__count__corner:nom_ss_100C_1v60,55344
design__max_fanout_violation__count__corner:nom_ss_100C_1v60,0
design__max_cap_violation__count__corner:nom_ss_100C_1v60,1
clock__skew__worst_hold__corner:nom_ss_100C_1v60,-0.4323225233504889
clock__skew__worst_setup__corner:nom_ss_100C_1v60,0.454270078855813
timing__hold__ws__corner:nom_ss_100C_1v60,0.6637423021296631
timing__setup__ws__corner:nom_ss_100C_1v60,13.915923030011882
timing__hold__tns__corner:nom_ss_100C_1v60,0.0
timing__setup__tns__corner:nom_ss_100C_1v60,0.0
timing__hold__wns__corner:nom_ss_100C_1v60,0
timing__setup__wns__corner:nom_ss_100C_1v60,0.0
timing__hold_vio__count__corner:nom_ss_100C_1v60,0
timing__hold_r2r__ws__corner:nom_ss_100C_1v60,0.663742
timing__hold_r2r_vio__count__corner:nom_ss_100C_1v60,0
timing__setup_vio__count__corner:nom_ss_100C_1v60,0
timing__setup_r2r__ws__corner:nom_ss_100C_1v60,13.915923
timing__setup_r2r_vio__count__corner:nom_ss_100C_1v60,0
design__max_slew_violation__count__corner:nom_ff_n40C_1v95,21699
design__max_fanout_violation__count__corner:nom_ff_n40C_1v95,0
design__max_cap_violation__count__corner:nom_ff_n40C_1v95,0
clock__skew__worst_hold__corner:nom_ff_n40C_1v95,-0.2287588933030124
clock__skew__worst_setup__corner:nom_ff_n40C_1v95,0.23884855880279762
timing__hold__ws__corner:nom_ff_n40C_1v95,0.10747875116337499
timing__setup__ws__corner:nom_ff_n40C_1v95,17.933726122849066
timing__hold__tns__corner:nom_ff_n40C_1v95,0.0
timing__setup__tns__corner:nom_ff_n40C_1v95,0.0
timing__hold__wns__corner:nom_ff_n40C_1v95,0
timing__setup__wns__corner:nom_ff_n40C_1v95,0.0
timing__hold_vio__count__corner:nom_ff_n40C_1v95,0
timing__hold_r2r__ws__corner:nom_ff_n40C_1v95,0.107479
timing__hold_r2r_vio__count__corner:nom_ff_n40C_1v95,0
timing__setup_vio__count__corner:nom_ff_n40C_1v95,0
timing__setup_r2r__ws__corner:nom_ff_n40C_1v95,17.933725
timing__setup_r2r_vio__count__corner:nom_ff_n40C_1v95,0
design__max_slew_violation__count,55930
design__max_fanout_violation__count,0
design__max_cap_violation__count,2
clock__skew__worst_hold,-0.226238131854309
clock__skew__worst_setup,0.23494590271626062
timing__hold__ws,0.10694412325074643
timing__setup__ws,13.790274201780154
timing__hold__tns,0.0
timing__setup__tns,0.0
timing__hold__wns,0
timing__setup__wns,0.0
timing__hold_vio__count,0
timing__hold_r2r__ws,0.106944
timing__hold_r2r_vio__count,0
timing__setup_vio__count,0
timing__setup_r2r__ws,13.790275
timing__setup_r2r_vio__count,0
design__die__bbox,0.0 0.0 672.655 683.375
design__core__bbox,5.52 10.88 667.0 671.84
design__io,15
design__die__area,459676
design__core__area,437212
design__instance__count__stdcell,23899
design__instance__area__stdcell,212279
design__instance__count__macros,0
design__instance__area__macros,0
design__instance__utilization,0.485528
design__instance__utilization__stdcell,0.485528
design__instance__count__class:buffer,1
design__instance__count__class:inverter,287
design__instance__count__class:sequential_cell,3496
design__instance__count__class:multi_input_combinational_cell,12814
flow__warnings__count,1
flow__errors__count,0
design__instance__count__class:fill_cell,28857
design__instance__count__class:tap_cell,6247
design__power_grid_violation__count__net:VGND,0
design__power_grid_violation__count__net:VPWR,0
design__power_grid_violation__count,0
floorplan__design__io,13
design__io__hpwl,5163843
timing__drv__floating__nets,0
timing__drv__floating__pins,0
design__instance__displacement__total,0
design__instance__displacement__mean,0
design__instance__displacement__max,0
route__wirelength__estimated,305885
design__violations,0
design__instance__count__class:clock_buffer,539
design__instance__count__class:timing_repair_buffer,152
design__instance__count__class:clock_inverter,316
design__instance__count__setup_buffer,0
design__instance__count__hold_buffer,0
antenna__violating__nets,5
antenna__violating__pins,5
route__antenna_violation__count,5
antenna_diodes_count,47
design__instance__count__class:antenna_cell,47
route__net,17218
route__net__special,2
route__drc_errors__iter:1,6826
route__wirelength__iter:1,399300
route__drc_errors__iter:2,1837
route__wirelength__iter:2,396176
route__drc_errors__iter:3,1600
route__wirelength__iter:3,395192
route__drc_errors__iter:4,59
route__wirelength__iter:4,395073
route__drc_errors__iter:5,0
route__wirelength__iter:5,395068
route__drc_errors,0
route__wirelength,395068
route__vias,127539
route__vias__singlecut,127539
route__vias__multicut,0
design__disconnected_pin__count,0
design__critical_disconnected_pin__count,0
route__wirelength__max,2340.11
timing__unannotated_net__count__corner:nom_tt_025C_1v80,396
timing__unannotated_net_filtered__count__corner:nom_tt_025C_1v80,0
timing__unannotated_net__count__corner:nom_ss_100C_1v60,396
timing__unannotated_net_filtered__count__corner:nom_ss_100C_1v60,0
timing__unannotated_net__count__corner:nom_ff_n40C_1v95,396
timing__unannotated_net_filtered__count__corner:nom_ff_n40C_1v95,0
design__max_slew_violation__count__corner:min_tt_025C_1v80,28690
design__max_fanout_violation__count__corner:min_tt_025C_1v80,0
design__max_cap_violation__count__corner:min_tt_025C_1v80,0
clock__skew__worst_hold__corner:min_tt_025C_1v80,-0.2857555384309817
clock__skew__worst_setup__corner:min_tt_025C_1v80,0.2972764341056526
timing__hold__ws__corner:min_tt_025C_1v80,0.25099001365463336
timing__setup__ws__corner:min_tt_025C_1v80,16.891478915920477
timing__hold__tns__corner:min_tt_025C_1v80,0.0
timing__setup__tns__corner:min_tt_025C_1v80,0.0
timing__hold__wns__corner:min_tt_025C_1v80,0
timing__setup__wns__corner:min_tt_025C_1v80,0.0
timing__hold_vio__count__corner:min_tt_025C_1v80,0
timing__hold_r2r__ws__corner:min_tt_025C_1v80,0.250990
timing__hold_r2r_vio__count__corner:min_tt_025C_1v80,0
timing__setup_vio__count__corner:min_tt_025C_1v80,0
timing__setup_r2r__ws__corner:min_tt_025C_1v80,16.891479
timing__setup_r2r_vio__count__corner:min_tt_025C_1v80,0
timing__unannotated_net__count__corner:min_tt_025C_1v80,396
timing__unannotated_net_filtered__count__corner:min_tt_025C_1v80,0
design__max_slew_violation__count__corner:min_ss_100C_1v60,55044
design__max_fanout_violation__count__corner:min_ss_100C_1v60,0
design__max_cap_violation__count__corner:min_ss_100C_1v60,0
clock__skew__worst_hold__corner:min_ss_100C_1v60,-0.4272534669212926
clock__skew__worst_setup__corner:min_ss_100C_1v60,0.44591720467150775
timing__hold__ws__corner:min_ss_100C_1v60,0.6642993010368706
timing__setup__ws__corner:min_ss_100C_1v60,14.021827651415274
timing__hold__tns__corner:min_ss_100C_1v60,0.0
timing__setup__tns__corner:min_ss_100C_1v60,0.0
timing__hold__wns__corner:min_ss_100C_1v60,0
timing__setup__wns__corner:min_ss_100C_1v60,0.0
timing__hold_vio__count__corner:min_ss_100C_1v60,0
timing__hold_r2r__ws__corner:min_ss_100C_1v60,0.664299
timing__hold_r2r_vio__count__corner:min_ss_100C_1v60,0
timing__setup_vio__count__corner:min_ss_100C_1v60,0
timing__setup_r2r__ws__corner:min_ss_100C_1v60,14.021828
timing__setup_r2r_vio__count__corner:min_ss_100C_1v60,0
timing__unannotated_net__count__corner:min_ss_100C_1v60,396
timing__unannotated_net_filtered__count__corner:min_ss_100C_1v60,0
design__max_slew_violation__count__corner:min_ff_n40C_1v95,21082
design__max_fanout_violation__count__corner:min_ff_n40C_1v95,0
design__max_cap_violation__count__corner:min_ff_n40C_1v95,0
clock__skew__worst_hold__corner:min_ff_n40C_1v95,-0.226238131854309
clock__skew__worst_setup__corner:min_ff_n40C_1v95,0.23494590271626062
timing__hold__ws__corner:min_ff_n40C_1v95,0.10709095024990566
timing__setup__ws__corner:min_ff_n40C_1v95,17.976454611472445
timing__hold__tns__corner:min_ff_n40C_1v95,0.0
timing__setup__tns__corner:min_ff_n40C_1v95,0.0
timing__hold__wns__corner:min_ff_n40C_1v95,0
timing__setup__wns__corner:min_ff_n40C_1v95,0.0
timing__hold_vio__count__corner:min_ff_n40C_1v95,0
timing__hold_r2r__ws__corner:min_ff_n40C_1v95,0.107091
timing__hold_r2r_vio__count__corner:min_ff_n40C_1v95,0
timing__setup_vio__count__corner:min_ff_n40C_1v95,0
timing__setup_r2r__ws__corner:min_ff_n40C_1v95,17.976454
timing__setup_r2r_vio__count__corner:min_ff_n40C_1v95,0
timing__unannotated_net__count__corner:min_ff_n40C_1v95,396
timing__unannotated_net_filtered__count__corner:min_ff_n40C_1v95,0
design__max_slew_violation__count__corner:max_tt_025C_1v80,30013
design__max_fanout_violation__count__corner:max_tt_025C_1v80,0
design__max_cap_violation__count__corner:max_tt_025C_1v80,0
clock__skew__worst_hold__corner:max_tt_025C_1v80,-0.29238956527994997
clock__skew__worst_setup__corner:max_tt_025C_1v80,0.3069546925742398
timing__hold__ws__corner:max_tt_025C_1v80,0.2515604462608187
timing__setup__ws__corner:max_tt_025C_1v80,16.755520112301284
timing__hold__tns__corner:max_tt_025C_1v80,0.0
timing__setup__tns__corner:max_tt_025C_1v80,0.0
timing__hold__wns__corner:max_tt_025C_1v80,0
timing__setup__wns__corner:max_tt_025C_1v80,0.0
timing__hold_vio__count__corner:max_tt_025C_1v80,0
timing__hold_r2r__ws__corner:max_tt_025C_1v80,0.251560
timing__hold_r2r_vio__count__corner:max_tt_025C_1v80,0
timing__setup_vio__count__corner:max_tt_025C_1v80,0
timing__setup_r2r__ws__corner:max_tt_025C_1v80,16.755520
timing__setup_r2r_vio__count__corner:max_tt_025C_1v80,0
timing__unannotated_net__count__corner:max_tt_025C_1v80,396
timing__unannotated_net_filtered__count__corner:max_tt_025C_1v80,0
design__max_slew_violation__count__corner:max_ss_100C_1v60,55930
design__max_fanout_violation__count__corner:max_ss_100C_1v60,0
design__max_cap_violation__count__corner:max_ss_100C_1v60,2
clock__skew__worst_hold__corner:max_ss_100C_1v60,-0.43827531733228053
clock__skew__worst_setup__corner:max_ss_100C_1v60,0.4626531511072421
timing__hold__ws__corner:max_ss_100C_1v60,0.6641150040095706
timing__setup__ws__corner:max_ss_100C_1v60,13.790274201780154
timing__hold__tns__corner:max_ss_100C_1v60,0.0
timing__setup__tns__corner:max_ss_100C_1v60,0.0
timing__hold__wns__corner:max_ss_100C_1v60,0
timing__setup__wns__corner:max_ss_100C_1v60,0.0
timing__hold_vio__count__corner:max_ss_100C_1v60,0
timing__hold_r2r__ws__corner:max_ss_100C_1v60,0.664115
timing__hold_r2r_vio__count__corner:max_ss_100C_1v60,0
timing__setup_vio__count__corner:max_ss_100C_1v60,0
timing__setup_r2r__ws__corner:max_ss_100C_1v60,13.790275
timing__setup_r2r_vio__count__corner:max_ss_100C_1v60,0
timing__unannotated_net__count__corner:max_ss_100C_1v60,396
timing__unannotated_net_filtered__count__corner:max_ss_100C_1v60,0
design__max_slew_violation__count__corner:max_ff_n40C_1v95,22310
design__max_fanout_violation__count__corner:max_ff_n40C_1v95,0
design__max_cap_violation__count__corner:max_ff_n40C_1v95,0
clock__skew__worst_hold__corner:max_ff_n40C_1v95,-0.2313970053287376
clock__skew__worst_setup__corner:max_ff_n40C_1v95,0.24228797431920845
timing__hold__ws__corner:max_ff_n40C_1v95,0.10694412325074643
timing__setup__ws__corner:max_ff_n40C_1v95,17.881231224046456
timing__hold__tns__corner:max_ff_n40C_1v95,0.0
timing__setup__tns__corner:max_ff_n40C_1v95,0.0
timing__hold__wns__corner:max_ff_n40C_1v95,0
timing__setup__wns__corner:max_ff_n40C_1v95,0.0
timing__hold_vio__count__corner:max_ff_n40C_1v95,0
timing__hold_r2r__ws__corner:max_ff_n40C_1v95,0.106944
timing__hold_r2r_vio__count__corner:max_ff_n40C_1v95,0
timing__setup_vio__count__corner:max_ff_n40C_1v95,0
timing__setup_r2r__ws__corner:max_ff_n40C_1v95,17.881231
timing__setup_r2r_vio__count__corner:max_ff_n40C_1v95,0
timing__unannotated_net__count__corner:max_ff_n40C_1v95,396
timing__unannotated_net_filtered__count__corner:max_ff_n40C_1v95,0
timing__unannotated_net__count,396
timing__unannotated_net_filtered__count,0
design_powergrid__voltage__worst__net:VPWR__corner:nom_tt_025C_1v80,1.7996
design_powergrid__drop__average__net:VPWR__corner:nom_tt_025C_1v80,1.79996
design_powergrid__drop__worst__net:VPWR__corner:nom_tt_025C_1v80,0.000397079
design_powergrid__voltage__worst__net:VGND__corner:nom_tt_025C_1v80,0.000364201
design_powergrid__drop__average__net:VGND__corner:nom_tt_025C_1v80,0.0000404689
design_powergrid__drop__worst__net:VGND__corner:nom_tt_025C_1v80,0.000364201
design_powergrid__voltage__worst,0.000364201
design_powergrid__voltage__worst__net:VPWR,1.7996
design_powergrid__drop__worst,0.000397079
design_powergrid__drop__worst__net:VPWR,0.000397079
design_powergrid__voltage__worst__net:VGND,0.000364201
design_powergrid__drop__worst__net:VGND,0.000364201
ir__voltage__worst,1.8000000000000000444089209850062616169452667236328125
ir__drop__avg,0.00004020000000000000135724764760425387066788971424102783203125
ir__drop__worst,0.00039700000000000000045796699765787707292474806308746337890625
design__xor_difference__count,0
magic__drc_error__count,0
klayout__drc_error__count,0
magic__illegal_overlap__count,0
design__lvs_device_difference__count,0
design__lvs_net_difference__count,0
design__lvs_property_fail__count,0
design__lvs_error__count,0
design__lvs_unmatched_device__count,0
design__lvs_unmatched_net__count,0
design__lvs_unmatched_pin__count,0
