// Seed: 229420242
module module_0 (
    output wand id_0,
    input tri id_1,
    input uwire id_2,
    input wor id_3,
    output supply0 id_4
);
  wor  id_6 = id_3 >= id_1;
  wire id_7;
  assign module_1.id_0 = 0;
  wire id_8;
  assign id_6 = id_8;
  localparam id_9 = 1 - 1;
  assign id_7 = id_9[-1];
  wire id_10;
endmodule
module module_1 #(
    parameter id_3 = 32'd67,
    parameter id_7 = 32'd46
) (
    input supply1 id_0,
    input wor id_1,
    input uwire id_2,
    input tri1 _id_3,
    output tri1 id_4,
    output uwire id_5
);
  logic _id_7;
  ;
  assign id_4 = id_1;
  logic [1 'b0 ==  -1 : id_3] id_8 = id_8 - -1;
  module_0 modCall_1 (
      id_4,
      id_0,
      id_2,
      id_1,
      id_5
  );
  wire id_9, id_10;
  wire  id_11;
  wire  id_12;
  logic id_13;
  ;
  assign id_12 = id_3;
  integer id_14;
  ;
  wire id_15;
  assign id_14[id_7] = "";
  logic [1 'b0 : -1] id_16 = id_0, id_17;
endmodule
