// ./sim_define.v

// RTL include path
+incdir+./rtl/

// TB include path
+incdir+./tb/

// TOP module file Specification
// ./rtl/top.sv
// ./tb/testbench.sv
