// Seed: 2645462165
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  inout wire id_4;
  input wire id_3;
  assign module_1.id_14 = 0;
  inout wire id_2;
  output wire id_1;
endmodule
module module_1 (
    input uwire id_0,
    output tri id_1,
    output tri0 id_2,
    output supply0 id_3,
    output wand id_4,
    input wire id_5,
    output supply0 id_6,
    input uwire id_7,
    output supply1 id_8,
    input tri0 id_9,
    input tri1 id_10,
    input wand id_11,
    input uwire id_12,
    input wand id_13,
    output uwire id_14,
    output tri id_15,
    input tri1 id_16,
    input wand id_17,
    input wire id_18,
    input wor id_19,
    output uwire id_20,
    input supply1 id_21
    , id_27,
    input wand id_22,
    output wor id_23,
    output supply0 id_24
    , id_28,
    input uwire id_25
);
  assign id_6 = -1;
  module_0 modCall_1 (
      id_28,
      id_28,
      id_27,
      id_27
  );
  always @(*);
  logic ["" : 1 'd0] id_29, id_30;
endmodule
