
*** Running vivado
    with args -log fpga_basicIO_mems.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source fpga_basicIO_mems.tcl


ECHO is off.
ECHO is off.

****** Vivado v2023.1 (64-bit)
  **** SW Build 3865809 on Sun May  7 15:05:29 MDT 2023
  **** IP Build 3864474 on Sun May  7 20:36:21 MDT 2023
  **** SharedData Build 3865790 on Sun May 07 13:33:03 MDT 2023
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

source fpga_basicIO_mems.tcl -notrace
create_project: Time (s): cpu = 00:00:11 ; elapsed = 00:00:17 . Memory (MB): peak = 467.527 ; gain = 198.238
Command: synth_design -top fpga_basicIO_mems -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 34168
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:08 ; elapsed = 00:00:13 . Memory (MB): peak = 1292.383 ; gain = 409.660
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'fpga_basicIO_mems' [C:/project3_1/nn_rd_mems/nn_rd_mems.srcs/sources_1/imports/P3/fpga_basicIO_mems.vhd:48]
INFO: [Synth 8-3491] module 'Q08toBCD' declared at 'C:/project3_1/nn_rd_mems/nn_rd_mems.runs/synth_1/.Xil/Vivado-7332-Lari/realtime/Q08toBCD_stub.vhdl:6' bound to instance 'instance_toBCD' of component 'Q08toBCD' [C:/project3_1/nn_rd_mems/nn_rd_mems.srcs/sources_1/imports/P3/fpga_basicIO_mems.vhd:148]
INFO: [Synth 8-638] synthesizing module 'Q08toBCD' [C:/project3_1/nn_rd_mems/nn_rd_mems.runs/synth_1/.Xil/Vivado-7332-Lari/realtime/Q08toBCD_stub.vhdl:14]
INFO: [Synth 8-3491] module 'disp7m' declared at 'C:/project3_1/nn_rd_mems/nn_rd_mems.srcs/sources_1/imports/P3/disp7m.vhd:9' bound to instance 'inst_disp7m' of component 'disp7m' [C:/project3_1/nn_rd_mems/nn_rd_mems.srcs/sources_1/imports/P3/fpga_basicIO_mems.vhd:152]
INFO: [Synth 8-638] synthesizing module 'disp7m' [C:/project3_1/nn_rd_mems/nn_rd_mems.srcs/sources_1/imports/P3/disp7m.vhd:21]
INFO: [Synth 8-256] done synthesizing module 'disp7m' (0#1) [C:/project3_1/nn_rd_mems/nn_rd_mems.srcs/sources_1/imports/P3/disp7m.vhd:21]
WARNING: [Synth 8-5640] Port 'addrin1' is missing in component declaration [C:/project3_1/nn_rd_mems/nn_rd_mems.srcs/sources_1/imports/P3/fpga_basicIO_mems.vhd:88]
WARNING: [Synth 8-5640] Port 'addrin2' is missing in component declaration [C:/project3_1/nn_rd_mems/nn_rd_mems.srcs/sources_1/imports/P3/fpga_basicIO_mems.vhd:88]
INFO: [Synth 8-3491] module 'mem_acesses' declared at 'C:/project3_1/nn_rd_mems/nn_rd_mems.srcs/sources_1/imports/P3/mem_acesses.vhd:13' bound to instance 'inst_mems' of component 'mem_acesses' [C:/project3_1/nn_rd_mems/nn_rd_mems.srcs/sources_1/imports/P3/fpga_basicIO_mems.vhd:161]
INFO: [Synth 8-638] synthesizing module 'mem_acesses' [C:/project3_1/nn_rd_mems/nn_rd_mems.srcs/sources_1/imports/P3/mem_acesses.vhd:25]
INFO: [Synth 8-3491] module 'images_mem' declared at 'C:/project3_1/nn_rd_mems/nn_rd_mems.runs/synth_1/.Xil/Vivado-7332-Lari/realtime/images_mem_stub.vhdl:6' bound to instance 'instance_images' of component 'images_mem' [C:/project3_1/nn_rd_mems/nn_rd_mems.srcs/sources_1/imports/P3/mem_acesses.vhd:79]
INFO: [Synth 8-638] synthesizing module 'images_mem' [C:/project3_1/nn_rd_mems/nn_rd_mems.runs/synth_1/.Xil/Vivado-7332-Lari/realtime/images_mem_stub.vhdl:22]
INFO: [Synth 8-3491] module 'weights1' declared at 'C:/project3_1/nn_rd_mems/nn_rd_mems.runs/synth_1/.Xil/Vivado-7332-Lari/realtime/weights1_stub.vhdl:6' bound to instance 'instance_weights1' of component 'weights1' [C:/project3_1/nn_rd_mems/nn_rd_mems.srcs/sources_1/imports/P3/mem_acesses.vhd:93]
INFO: [Synth 8-638] synthesizing module 'weights1' [C:/project3_1/nn_rd_mems/nn_rd_mems.runs/synth_1/.Xil/Vivado-7332-Lari/realtime/weights1_stub.vhdl:22]
INFO: [Synth 8-3491] module 'weights2' declared at 'C:/project3_1/nn_rd_mems/nn_rd_mems.runs/synth_1/.Xil/Vivado-7332-Lari/realtime/weights2_stub.vhdl:6' bound to instance 'instance_weights2' of component 'weights2' [C:/project3_1/nn_rd_mems/nn_rd_mems.srcs/sources_1/imports/P3/mem_acesses.vhd:107]
INFO: [Synth 8-638] synthesizing module 'weights2' [C:/project3_1/nn_rd_mems/nn_rd_mems.runs/synth_1/.Xil/Vivado-7332-Lari/realtime/weights2_stub.vhdl:22]
INFO: [Synth 8-256] done synthesizing module 'mem_acesses' (0#1) [C:/project3_1/nn_rd_mems/nn_rd_mems.srcs/sources_1/imports/P3/mem_acesses.vhd:25]
	Parameter DEBNC_CLOCKS bound to: 1048576 - type: integer 
	Parameter PORT_WIDTH bound to: 5 - type: integer 
INFO: [Synth 8-3491] module 'debouncer' declared at 'C:/project3_1/nn_rd_mems/nn_rd_mems.srcs/sources_1/imports/P3/debouncer.vhd:42' bound to instance 'Inst_btn_debounce' of component 'debouncer' [C:/project3_1/nn_rd_mems/nn_rd_mems.srcs/sources_1/imports/P3/fpga_basicIO_mems.vhd:170]
INFO: [Synth 8-638] synthesizing module 'debouncer' [C:/project3_1/nn_rd_mems/nn_rd_mems.srcs/sources_1/imports/P3/debouncer.vhd:50]
	Parameter DEBNC_CLOCKS bound to: 1048576 - type: integer 
	Parameter PORT_WIDTH bound to: 5 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'debouncer' (0#1) [C:/project3_1/nn_rd_mems/nn_rd_mems.srcs/sources_1/imports/P3/debouncer.vhd:50]
INFO: [Synth 8-3491] module 'Circuit' declared at 'C:/project3_1/nn_rd_mems/nn_rd_mems.srcs/sources_1/new/Circuit.vhd:5' bound to instance 'inst_circuito' of component 'circuit' [C:/project3_1/nn_rd_mems/nn_rd_mems.srcs/sources_1/imports/P3/fpga_basicIO_mems.vhd:179]
INFO: [Synth 8-638] synthesizing module 'Circuit' [C:/project3_1/nn_rd_mems/nn_rd_mems.srcs/sources_1/new/Circuit.vhd:13]
INFO: [Synth 8-3491] module 'ControlUnit' declared at 'C:/project3_1/nn_rd_mems/nn_rd_mems.srcs/sources_1/new/ControlUnit.vhd:5' bound to instance 'inst_control' of component 'ControlUnit' [C:/project3_1/nn_rd_mems/nn_rd_mems.srcs/sources_1/new/Circuit.vhd:34]
INFO: [Synth 8-638] synthesizing module 'ControlUnit' [C:/project3_1/nn_rd_mems/nn_rd_mems.srcs/sources_1/new/ControlUnit.vhd:12]
INFO: [Synth 8-256] done synthesizing module 'ControlUnit' (0#1) [C:/project3_1/nn_rd_mems/nn_rd_mems.srcs/sources_1/new/ControlUnit.vhd:12]
INFO: [Synth 8-3491] module 'Datapath' declared at 'C:/project3_1/nn_rd_mems/nn_rd_mems.srcs/sources_1/new/Datapath.vhd:5' bound to instance 'inst_datapath' of component 'Datapath' [C:/project3_1/nn_rd_mems/nn_rd_mems.srcs/sources_1/new/Circuit.vhd:41]
INFO: [Synth 8-638] synthesizing module 'Datapath' [C:/project3_1/nn_rd_mems/nn_rd_mems.srcs/sources_1/new/Datapath.vhd:14]
INFO: [Synth 8-3491] module 'mem_acesses' declared at 'C:/project3_1/nn_rd_mems/nn_rd_mems.srcs/sources_1/imports/P3/mem_acesses.vhd:13' bound to instance 'inst_datapath' of component 'mem_acesses' [C:/project3_1/nn_rd_mems/nn_rd_mems.srcs/sources_1/new/Datapath.vhd:61]
INFO: [Synth 8-256] done synthesizing module 'Datapath' (0#1) [C:/project3_1/nn_rd_mems/nn_rd_mems.srcs/sources_1/new/Datapath.vhd:14]
INFO: [Synth 8-256] done synthesizing module 'Circuit' (0#1) [C:/project3_1/nn_rd_mems/nn_rd_mems.srcs/sources_1/new/Circuit.vhd:13]
INFO: [Synth 8-256] done synthesizing module 'fpga_basicIO_mems' (0#1) [C:/project3_1/nn_rd_mems/nn_rd_mems.srcs/sources_1/imports/P3/fpga_basicIO_mems.vhd:48]
WARNING: [Synth 8-6014] Unused sequential element btnCreg_reg was removed.  [C:/project3_1/nn_rd_mems/nn_rd_mems.srcs/sources_1/imports/P3/fpga_basicIO_mems.vhd:189]
WARNING: [Synth 8-6014] Unused sequential element btnLreg_reg was removed.  [C:/project3_1/nn_rd_mems/nn_rd_mems.srcs/sources_1/imports/P3/fpga_basicIO_mems.vhd:191]
WARNING: [Synth 8-6014] Unused sequential element btnRreg_reg was removed.  [C:/project3_1/nn_rd_mems/nn_rd_mems.srcs/sources_1/imports/P3/fpga_basicIO_mems.vhd:192]
WARNING: [Synth 8-3848] Net addrin in module/entity fpga_basicIO_mems does not have driver. [C:/project3_1/nn_rd_mems/nn_rd_mems.srcs/sources_1/imports/P3/fpga_basicIO_mems.vhd:54]
WARNING: [Synth 8-7129] Port addrin[12] in module mem_acesses is either unconnected or has no load
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:11 ; elapsed = 00:00:18 . Memory (MB): peak = 1391.355 ; gain = 508.633
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:11 ; elapsed = 00:00:18 . Memory (MB): peak = 1391.355 ; gain = 508.633
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:11 ; elapsed = 00:00:18 . Memory (MB): peak = 1391.355 ; gain = 508.633
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.055 . Memory (MB): peak = 1391.355 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/project3_1/nn_rd_mems/nn_rd_mems.gen/sources_1/ip/images_mem/images_mem/images_mem_in_context.xdc] for cell 'inst_mems/instance_images'
Finished Parsing XDC File [c:/project3_1/nn_rd_mems/nn_rd_mems.gen/sources_1/ip/images_mem/images_mem/images_mem_in_context.xdc] for cell 'inst_mems/instance_images'
Parsing XDC File [c:/project3_1/nn_rd_mems/nn_rd_mems.gen/sources_1/ip/images_mem/images_mem/images_mem_in_context.xdc] for cell 'inst_circuito/inst_datapath/inst_datapath/instance_images'
Finished Parsing XDC File [c:/project3_1/nn_rd_mems/nn_rd_mems.gen/sources_1/ip/images_mem/images_mem/images_mem_in_context.xdc] for cell 'inst_circuito/inst_datapath/inst_datapath/instance_images'
Parsing XDC File [c:/project3_1/nn_rd_mems/nn_rd_mems.gen/sources_1/ip/weights1/weights1/weights1_in_context.xdc] for cell 'inst_mems/instance_weights1'
Finished Parsing XDC File [c:/project3_1/nn_rd_mems/nn_rd_mems.gen/sources_1/ip/weights1/weights1/weights1_in_context.xdc] for cell 'inst_mems/instance_weights1'
Parsing XDC File [c:/project3_1/nn_rd_mems/nn_rd_mems.gen/sources_1/ip/weights1/weights1/weights1_in_context.xdc] for cell 'inst_circuito/inst_datapath/inst_datapath/instance_weights1'
Finished Parsing XDC File [c:/project3_1/nn_rd_mems/nn_rd_mems.gen/sources_1/ip/weights1/weights1/weights1_in_context.xdc] for cell 'inst_circuito/inst_datapath/inst_datapath/instance_weights1'
Parsing XDC File [c:/project3_1/nn_rd_mems/nn_rd_mems.gen/sources_1/ip/weights2/weights2/weights2_in_context.xdc] for cell 'inst_mems/instance_weights2'
Finished Parsing XDC File [c:/project3_1/nn_rd_mems/nn_rd_mems.gen/sources_1/ip/weights2/weights2/weights2_in_context.xdc] for cell 'inst_mems/instance_weights2'
Parsing XDC File [c:/project3_1/nn_rd_mems/nn_rd_mems.gen/sources_1/ip/weights2/weights2/weights2_in_context.xdc] for cell 'inst_circuito/inst_datapath/inst_datapath/instance_weights2'
Finished Parsing XDC File [c:/project3_1/nn_rd_mems/nn_rd_mems.gen/sources_1/ip/weights2/weights2/weights2_in_context.xdc] for cell 'inst_circuito/inst_datapath/inst_datapath/instance_weights2'
Parsing XDC File [c:/project3_1/nn_rd_mems/nn_rd_mems.gen/sources_1/ip/Q08toBCD/Q08toBCD/Q08toBCD_in_context.xdc] for cell 'instance_toBCD'
Finished Parsing XDC File [c:/project3_1/nn_rd_mems/nn_rd_mems.gen/sources_1/ip/Q08toBCD/Q08toBCD/Q08toBCD_in_context.xdc] for cell 'instance_toBCD'
Parsing XDC File [C:/project3_1/nn_rd_mems/nn_rd_mems.srcs/constrs_1/imports/P3/Basys3_Master.xdc]
Finished Parsing XDC File [C:/project3_1/nn_rd_mems/nn_rd_mems.srcs/constrs_1/imports/P3/Basys3_Master.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/project3_1/nn_rd_mems/nn_rd_mems.srcs/constrs_1/imports/P3/Basys3_Master.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/fpga_basicIO_mems_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/fpga_basicIO_mems_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1492.738 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.021 . Memory (MB): peak = 1492.738 ; gain = 0.000
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'inst_circuito/inst_datapath/inst_datapath/instance_images' at clock pin 'clka' is different from the actual clock period '15.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'inst_circuito/inst_datapath/inst_datapath/instance_weights1' at clock pin 'clka' is different from the actual clock period '15.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'inst_circuito/inst_datapath/inst_datapath/instance_weights2' at clock pin 'clka' is different from the actual clock period '15.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'inst_mems/instance_images' at clock pin 'clka' is different from the actual clock period '15.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'inst_mems/instance_weights1' at clock pin 'clka' is different from the actual clock period '15.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'inst_mems/instance_weights2' at clock pin 'clka' is different from the actual clock period '15.000', this can lead to different synthesis results.
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:23 ; elapsed = 00:00:37 . Memory (MB): peak = 1493.020 ; gain = 610.297
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:23 ; elapsed = 00:00:37 . Memory (MB): peak = 1493.020 ; gain = 610.297
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property KEEP_HIERARCHY = SOFT for inst_mems/instance_images. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst_circuito/inst_datapath/inst_datapath/instance_images. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst_mems/instance_weights1. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst_circuito/inst_datapath/inst_datapath/instance_weights1. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst_mems/instance_weights2. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst_circuito/inst_datapath/inst_datapath/instance_weights2. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for instance_toBCD. (constraint file  auto generated constraint).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:23 ; elapsed = 00:00:37 . Memory (MB): peak = 1493.020 ; gain = 610.297
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'currstate_reg' in module 'ControlUnit'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
               s_initial |                             0001 |                               00
                  cycle1 |                             0010 |                               10
                  cycle2 |                             0100 |                               11
                   s_end |                             1000 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'currstate_reg' using encoding 'one-hot' in module 'ControlUnit'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:24 ; elapsed = 00:00:38 . Memory (MB): peak = 1493.020 ; gain = 610.297
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   17 Bit       Adders := 1     
	   2 Input    7 Bit       Adders := 1     
	   2 Input    6 Bit       Adders := 1     
	   2 Input    5 Bit       Adders := 2     
	   2 Input    2 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 5     
+---Registers : 
	              544 Bit    Registers := 1     
	               38 Bit    Registers := 1     
	               17 Bit    Registers := 1     
	               16 Bit    Registers := 1     
	               13 Bit    Registers := 1     
	                7 Bit    Registers := 2     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input  544 Bit        Muxes := 3     
	   2 Input   17 Bit        Muxes := 1     
	   2 Input   16 Bit        Muxes := 1     
	   2 Input   12 Bit        Muxes := 2     
	   2 Input    8 Bit        Muxes := 2     
	   4 Input    8 Bit        Muxes := 1     
	   2 Input    7 Bit        Muxes := 1     
	   4 Input    4 Bit        Muxes := 4     
	   2 Input    4 Bit        Muxes := 5     
	   4 Input    1 Bit        Muxes := 2     
	   2 Input    1 Bit        Muxes := 14    
	   8 Input    1 Bit        Muxes := 4     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
DSP Report: Generating DSP inst_circuito/inst_datapath/mul2_sg1, operation Mode is: A*B.
DSP Report: operator inst_circuito/inst_datapath/mul2_sg1 is absorbed into DSP inst_circuito/inst_datapath/mul2_sg1.
DSP Report: Generating DSP inst_circuito/inst_datapath/res2_add_sg1, operation Mode is: PCIN+A*B.
DSP Report: operator inst_circuito/inst_datapath/res2_add_sg1 is absorbed into DSP inst_circuito/inst_datapath/res2_add_sg1.
DSP Report: operator inst_circuito/inst_datapath/mul2_sg2 is absorbed into DSP inst_circuito/inst_datapath/res2_add_sg1.
DSP Report: Generating DSP inst_circuito/inst_datapath/mul2_sg3, operation Mode is: A*B.
DSP Report: operator inst_circuito/inst_datapath/mul2_sg3 is absorbed into DSP inst_circuito/inst_datapath/mul2_sg3.
DSP Report: Generating DSP inst_circuito/inst_datapath/res2_add_sg2, operation Mode is: PCIN+A*B.
DSP Report: operator inst_circuito/inst_datapath/res2_add_sg2 is absorbed into DSP inst_circuito/inst_datapath/res2_add_sg2.
DSP Report: operator inst_circuito/inst_datapath/mul2_sg4 is absorbed into DSP inst_circuito/inst_datapath/res2_add_sg2.
DSP Report: Generating DSP inst_circuito/inst_datapath/res2_add_sg3, operation Mode is: PCIN+A:B.
DSP Report: operator inst_circuito/inst_datapath/res2_add_sg3 is absorbed into DSP inst_circuito/inst_datapath/res2_add_sg3.
WARNING: [Synth 8-3332] Sequential element (inst_circuito/inst_control/FSM_onehot_currstate_reg[3]) is unused and will be removed from module fpga_basicIO_mems.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:30 ; elapsed = 00:00:46 . Memory (MB): peak = 1493.020 ; gain = 610.297
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

DSP: Preliminary Mapping Report (see note below. The ' indicates corresponding REG is set)
+------------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name       | DSP Mapping | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+------------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Datapath          | A*B         | 17     | 8      | -      | -      | 25     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Datapath          | PCIN+A*B    | 17     | 8      | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Datapath          | A*B         | 17     | 8      | -      | -      | 25     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Datapath          | PCIN+A*B    | 17     | 8      | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|fpga_basicIO_mems | PCIN+A:B    | 8      | 18     | -      | -      | -1     | 0    | 0    | -    | -    | -     | 0    | 0    | 
+------------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:45 ; elapsed = 00:01:07 . Memory (MB): peak = 1493.020 ; gain = 610.297
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:48 ; elapsed = 00:01:11 . Memory (MB): peak = 1493.020 ; gain = 610.297
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:49 ; elapsed = 00:01:13 . Memory (MB): peak = 1493.020 ; gain = 610.297
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:57 ; elapsed = 00:01:23 . Memory (MB): peak = 1503.176 ; gain = 620.453
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:57 ; elapsed = 00:01:23 . Memory (MB): peak = 1503.176 ; gain = 620.453
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:57 ; elapsed = 00:01:24 . Memory (MB): peak = 1503.176 ; gain = 620.453
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:57 ; elapsed = 00:01:24 . Memory (MB): peak = 1503.176 ; gain = 620.453
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:58 ; elapsed = 00:01:24 . Memory (MB): peak = 1503.176 ; gain = 620.453
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:58 ; elapsed = 00:01:24 . Memory (MB): peak = 1503.176 ; gain = 620.453
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

DSP Final Report (the ' indicates corresponding REG is set)
+------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name | DSP Mapping | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Datapath    | A*B         | 30     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Datapath    | PCIN+A*B    | 30     | 18     | -      | -      | 27     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Datapath    | A*B         | 30     | 18     | -      | -      | 25     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Datapath    | PCIN+A*B    | 30     | 18     | -      | -      | 26     | 0    | 0    | -    | -    | -     | 0    | 0    | 
+------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+


Report BlackBoxes: 
+------+--------------+----------+
|      |BlackBox name |Instances |
+------+--------------+----------+
|1     |Q08toBCD      |         1|
|2     |images_mem    |         2|
|3     |weights1      |         2|
|4     |weights2      |         2|
+------+--------------+----------+

Report Cell Usage: 
+------+------------------+------+
|      |Cell              |Count |
+------+------------------+------+
|1     |Q08toBCD_bbox     |     1|
|2     |images_mem_bbox   |     1|
|3     |images_mem_bbox_1 |     1|
|4     |weights1_bbox     |     1|
|5     |weights1_bbox_2   |     1|
|6     |weights2_bbox     |     1|
|7     |weights2_bbox_3   |     1|
|8     |BUFG              |     1|
|9     |CARRY4            |    42|
|10    |DSP48E1           |     4|
|12    |LUT1              |     6|
|13    |LUT2              |    76|
|14    |LUT3              |    21|
|15    |LUT4              |    58|
|16    |LUT5              |    36|
|17    |LUT6              |   197|
|18    |MUXF7             |    72|
|19    |FDRE              |   754|
|20    |FDSE              |     1|
|21    |IBUF              |    16|
|22    |OBUF              |    28|
+------+------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:58 ; elapsed = 00:01:24 . Memory (MB): peak = 1503.176 ; gain = 620.453
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 2 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:44 ; elapsed = 00:01:19 . Memory (MB): peak = 1503.176 ; gain = 518.789
Synthesis Optimization Complete : Time (s): cpu = 00:00:58 ; elapsed = 00:01:24 . Memory (MB): peak = 1503.176 ; gain = 620.453
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.037 . Memory (MB): peak = 1515.246 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 118 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1520.879 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete | Checksum: dfa6203d
INFO: [Common 17-83] Releasing license: Synthesis
46 Infos, 15 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:04 ; elapsed = 00:01:38 . Memory (MB): peak = 1520.879 ; gain = 1017.242
INFO: [Common 17-1381] The checkpoint 'C:/project3_1/nn_rd_mems/nn_rd_mems.runs/synth_1/fpga_basicIO_mems.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file fpga_basicIO_mems_utilization_synth.rpt -pb fpga_basicIO_mems_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Fri Nov  3 16:53:20 2023...
