Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.1 (win64) Build 2902540 Wed May 27 19:54:49 MDT 2020
| Date         : Mon Apr 19 14:03:40 2021
| Host         : DESKTOP-AI964DL running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file design_1_wrapper_timing_summary_routed.rpt -pb design_1_wrapper_timing_summary_routed.pb -rpx design_1_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : design_1_wrapper
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (3968)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (5952)
5. checking no_input_delay (0)
6. checking no_output_delay (0)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (11582)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (3968)
---------------------------
 There are 32 register/latch pins with no clock driven by root clock pin: design_1_i/BTI/inst/AXI_CRO_v1_0_S00_AXI_inst/slv_reg0_reg[0]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: design_1_i/BTI/inst/AXI_CRO_v1_0_S00_AXI_inst/slv_reg0_reg[10]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: design_1_i/BTI/inst/AXI_CRO_v1_0_S00_AXI_inst/slv_reg0_reg[11]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: design_1_i/BTI/inst/AXI_CRO_v1_0_S00_AXI_inst/slv_reg0_reg[12]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: design_1_i/BTI/inst/AXI_CRO_v1_0_S00_AXI_inst/slv_reg0_reg[13]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: design_1_i/BTI/inst/AXI_CRO_v1_0_S00_AXI_inst/slv_reg0_reg[14]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: design_1_i/BTI/inst/AXI_CRO_v1_0_S00_AXI_inst/slv_reg0_reg[15]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: design_1_i/BTI/inst/AXI_CRO_v1_0_S00_AXI_inst/slv_reg0_reg[16]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: design_1_i/BTI/inst/AXI_CRO_v1_0_S00_AXI_inst/slv_reg0_reg[17]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: design_1_i/BTI/inst/AXI_CRO_v1_0_S00_AXI_inst/slv_reg0_reg[18]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: design_1_i/BTI/inst/AXI_CRO_v1_0_S00_AXI_inst/slv_reg0_reg[19]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: design_1_i/BTI/inst/AXI_CRO_v1_0_S00_AXI_inst/slv_reg0_reg[1]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: design_1_i/BTI/inst/AXI_CRO_v1_0_S00_AXI_inst/slv_reg0_reg[20]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: design_1_i/BTI/inst/AXI_CRO_v1_0_S00_AXI_inst/slv_reg0_reg[21]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: design_1_i/BTI/inst/AXI_CRO_v1_0_S00_AXI_inst/slv_reg0_reg[22]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: design_1_i/BTI/inst/AXI_CRO_v1_0_S00_AXI_inst/slv_reg0_reg[23]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: design_1_i/BTI/inst/AXI_CRO_v1_0_S00_AXI_inst/slv_reg0_reg[24]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: design_1_i/BTI/inst/AXI_CRO_v1_0_S00_AXI_inst/slv_reg0_reg[25]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: design_1_i/BTI/inst/AXI_CRO_v1_0_S00_AXI_inst/slv_reg0_reg[26]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: design_1_i/BTI/inst/AXI_CRO_v1_0_S00_AXI_inst/slv_reg0_reg[27]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: design_1_i/BTI/inst/AXI_CRO_v1_0_S00_AXI_inst/slv_reg0_reg[28]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: design_1_i/BTI/inst/AXI_CRO_v1_0_S00_AXI_inst/slv_reg0_reg[29]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: design_1_i/BTI/inst/AXI_CRO_v1_0_S00_AXI_inst/slv_reg0_reg[2]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: design_1_i/BTI/inst/AXI_CRO_v1_0_S00_AXI_inst/slv_reg0_reg[30]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: design_1_i/BTI/inst/AXI_CRO_v1_0_S00_AXI_inst/slv_reg0_reg[3]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: design_1_i/BTI/inst/AXI_CRO_v1_0_S00_AXI_inst/slv_reg0_reg[4]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: design_1_i/BTI/inst/AXI_CRO_v1_0_S00_AXI_inst/slv_reg0_reg[5]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: design_1_i/BTI/inst/AXI_CRO_v1_0_S00_AXI_inst/slv_reg0_reg[6]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: design_1_i/BTI/inst/AXI_CRO_v1_0_S00_AXI_inst/slv_reg0_reg[7]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: design_1_i/BTI/inst/AXI_CRO_v1_0_S00_AXI_inst/slv_reg0_reg[8]/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: design_1_i/BTI/inst/AXI_CRO_v1_0_S00_AXI_inst/slv_reg0_reg[9]/Q (HIGH)

 There are 992 register/latch pins with no clock driven by root clock pin: design_1_i/BTI/inst/frequency_counter_instance/clk_done_reg/Q (HIGH)

 There are 992 register/latch pins with no clock driven by root clock pin: design_1_i/RO/inst/frequency_counter_instance/clk_done_reg/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: design_1_i/RO/inst/w_inst/O (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: design_1_i/RO/inst/w_inst__0/O (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: design_1_i/RO/inst/w_inst__1/O (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: design_1_i/RO/inst/w_inst__10/O (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: design_1_i/RO/inst/w_inst__11/O (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: design_1_i/RO/inst/w_inst__12/O (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: design_1_i/RO/inst/w_inst__13/O (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: design_1_i/RO/inst/w_inst__14/O (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: design_1_i/RO/inst/w_inst__15/O (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: design_1_i/RO/inst/w_inst__16/O (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: design_1_i/RO/inst/w_inst__17/O (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: design_1_i/RO/inst/w_inst__18/O (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: design_1_i/RO/inst/w_inst__19/O (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: design_1_i/RO/inst/w_inst__2/O (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: design_1_i/RO/inst/w_inst__20/O (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: design_1_i/RO/inst/w_inst__21/O (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: design_1_i/RO/inst/w_inst__22/O (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: design_1_i/RO/inst/w_inst__23/O (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: design_1_i/RO/inst/w_inst__24/O (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: design_1_i/RO/inst/w_inst__25/O (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: design_1_i/RO/inst/w_inst__26/O (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: design_1_i/RO/inst/w_inst__27/O (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: design_1_i/RO/inst/w_inst__28/O (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: design_1_i/RO/inst/w_inst__29/O (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: design_1_i/RO/inst/w_inst__3/O (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: design_1_i/RO/inst/w_inst__4/O (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: design_1_i/RO/inst/w_inst__5/O (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: design_1_i/RO/inst/w_inst__6/O (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: design_1_i/RO/inst/w_inst__7/O (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: design_1_i/RO/inst/w_inst__8/O (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: design_1_i/RO/inst/w_inst__9/O (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (5952)
---------------------------------------------------
 There are 5952 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (0)
-------------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (11582)
-------------------------
 There are 11582 combinational loops in the design. (HIGH)


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      2.473        0.000                      0                 4115        0.032        0.000                      0                 4115        4.020        0.000                       0                  1743  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock       Waveform(ns)       Period(ns)      Frequency(MHz)
-----       ------------       ----------      --------------
clk_fpga_0  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_0          2.473        0.000                      0                 4115        0.032        0.000                      0                 4115        4.020        0.000                       0                  1743  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        2.473ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.032ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.473ns  (required time - arrival time)
  Source:                 design_1_i/Arm_Core/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/BTI/inst/AXI_CRO_v1_0_S00_AXI_inst/slv_reg0_reg[12]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.139ns  (logic 2.029ns (28.421%)  route 5.110ns (71.579%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.873ns = ( 12.873 - 10.000 ) 
    Source Clock Delay      (SCD):    3.031ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/Arm_Core/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/Arm_Core/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/Arm_Core/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1743, routed)        1.737     3.031    design_1_i/Arm_Core/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  design_1_i/Arm_Core/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WVALID)
                                                      1.334     4.365 r  design_1_i/Arm_Core/inst/PS7_i/MAXIGP0WVALID
                         net (fo=6, routed)           1.601     5.966    design_1_i/Arm_Core_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wvalid[0]
    SLICE_X50Y90         LUT5 (Prop_lut5_I4_O)        0.124     6.090 r  design_1_i/Arm_Core_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_axi_wvalid[3]_INST_0/O
                         net (fo=5, routed)           0.580     6.670    design_1_i/BTI/inst/AXI_CRO_v1_0_S00_AXI_inst/s00_axi_wvalid
    SLICE_X52Y89         LUT4 (Prop_lut4_I3_O)        0.120     6.790 r  design_1_i/BTI/inst/AXI_CRO_v1_0_S00_AXI_inst/slv_reg0[31]_i_3/O
                         net (fo=1, routed)           0.442     7.231    design_1_i/BTI/inst/AXI_CRO_v1_0_S00_AXI_inst/slv_reg0[31]_i_3_n_0
    SLICE_X53Y90         LUT6 (Prop_lut6_I5_O)        0.327     7.558 r  design_1_i/BTI/inst/AXI_CRO_v1_0_S00_AXI_inst/slv_reg0[31]_i_2/O
                         net (fo=4, routed)           1.525     9.083    design_1_i/BTI/inst/AXI_CRO_v1_0_S00_AXI_inst/slv_reg0[31]_i_2_n_0
    SLICE_X57Y115        LUT2 (Prop_lut2_I0_O)        0.124     9.207 r  design_1_i/BTI/inst/AXI_CRO_v1_0_S00_AXI_inst/slv_reg0[15]_i_1/O
                         net (fo=8, routed)           0.962    10.170    design_1_i/BTI/inst/AXI_CRO_v1_0_S00_AXI_inst/p_1_in[15]
    SLICE_X59Y124        FDRE                                         r  design_1_i/BTI/inst/AXI_CRO_v1_0_S00_AXI_inst/slv_reg0_reg[12]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/Arm_Core/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/Arm_Core/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/Arm_Core/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1743, routed)        1.694    12.873    design_1_i/BTI/inst/AXI_CRO_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X59Y124        FDRE                                         r  design_1_i/BTI/inst/AXI_CRO_v1_0_S00_AXI_inst/slv_reg0_reg[12]/C
                         clock pessimism              0.129    13.002    
                         clock uncertainty           -0.154    12.848    
    SLICE_X59Y124        FDRE (Setup_fdre_C_CE)      -0.205    12.643    design_1_i/BTI/inst/AXI_CRO_v1_0_S00_AXI_inst/slv_reg0_reg[12]
  -------------------------------------------------------------------
                         required time                         12.643    
                         arrival time                         -10.170    
  -------------------------------------------------------------------
                         slack                                  2.473    

Slack (MET) :             2.473ns  (required time - arrival time)
  Source:                 design_1_i/Arm_Core/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/BTI/inst/AXI_CRO_v1_0_S00_AXI_inst/slv_reg0_reg[9]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.139ns  (logic 2.029ns (28.421%)  route 5.110ns (71.579%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.873ns = ( 12.873 - 10.000 ) 
    Source Clock Delay      (SCD):    3.031ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/Arm_Core/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/Arm_Core/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/Arm_Core/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1743, routed)        1.737     3.031    design_1_i/Arm_Core/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  design_1_i/Arm_Core/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WVALID)
                                                      1.334     4.365 r  design_1_i/Arm_Core/inst/PS7_i/MAXIGP0WVALID
                         net (fo=6, routed)           1.601     5.966    design_1_i/Arm_Core_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wvalid[0]
    SLICE_X50Y90         LUT5 (Prop_lut5_I4_O)        0.124     6.090 r  design_1_i/Arm_Core_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_axi_wvalid[3]_INST_0/O
                         net (fo=5, routed)           0.580     6.670    design_1_i/BTI/inst/AXI_CRO_v1_0_S00_AXI_inst/s00_axi_wvalid
    SLICE_X52Y89         LUT4 (Prop_lut4_I3_O)        0.120     6.790 r  design_1_i/BTI/inst/AXI_CRO_v1_0_S00_AXI_inst/slv_reg0[31]_i_3/O
                         net (fo=1, routed)           0.442     7.231    design_1_i/BTI/inst/AXI_CRO_v1_0_S00_AXI_inst/slv_reg0[31]_i_3_n_0
    SLICE_X53Y90         LUT6 (Prop_lut6_I5_O)        0.327     7.558 r  design_1_i/BTI/inst/AXI_CRO_v1_0_S00_AXI_inst/slv_reg0[31]_i_2/O
                         net (fo=4, routed)           1.525     9.083    design_1_i/BTI/inst/AXI_CRO_v1_0_S00_AXI_inst/slv_reg0[31]_i_2_n_0
    SLICE_X57Y115        LUT2 (Prop_lut2_I0_O)        0.124     9.207 r  design_1_i/BTI/inst/AXI_CRO_v1_0_S00_AXI_inst/slv_reg0[15]_i_1/O
                         net (fo=8, routed)           0.962    10.170    design_1_i/BTI/inst/AXI_CRO_v1_0_S00_AXI_inst/p_1_in[15]
    SLICE_X59Y124        FDRE                                         r  design_1_i/BTI/inst/AXI_CRO_v1_0_S00_AXI_inst/slv_reg0_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/Arm_Core/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/Arm_Core/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/Arm_Core/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1743, routed)        1.694    12.873    design_1_i/BTI/inst/AXI_CRO_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X59Y124        FDRE                                         r  design_1_i/BTI/inst/AXI_CRO_v1_0_S00_AXI_inst/slv_reg0_reg[9]/C
                         clock pessimism              0.129    13.002    
                         clock uncertainty           -0.154    12.848    
    SLICE_X59Y124        FDRE (Setup_fdre_C_CE)      -0.205    12.643    design_1_i/BTI/inst/AXI_CRO_v1_0_S00_AXI_inst/slv_reg0_reg[9]
  -------------------------------------------------------------------
                         required time                         12.643    
                         arrival time                         -10.170    
  -------------------------------------------------------------------
                         slack                                  2.473    

Slack (MET) :             2.475ns  (required time - arrival time)
  Source:                 design_1_i/Arm_Core/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/BTI/inst/AXI_CRO_v1_0_S00_AXI_inst/slv_reg0_reg[10]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.140ns  (logic 2.029ns (28.416%)  route 5.111ns (71.584%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.876ns = ( 12.876 - 10.000 ) 
    Source Clock Delay      (SCD):    3.031ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/Arm_Core/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/Arm_Core/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/Arm_Core/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1743, routed)        1.737     3.031    design_1_i/Arm_Core/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  design_1_i/Arm_Core/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WVALID)
                                                      1.334     4.365 r  design_1_i/Arm_Core/inst/PS7_i/MAXIGP0WVALID
                         net (fo=6, routed)           1.601     5.966    design_1_i/Arm_Core_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wvalid[0]
    SLICE_X50Y90         LUT5 (Prop_lut5_I4_O)        0.124     6.090 r  design_1_i/Arm_Core_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_axi_wvalid[3]_INST_0/O
                         net (fo=5, routed)           0.580     6.670    design_1_i/BTI/inst/AXI_CRO_v1_0_S00_AXI_inst/s00_axi_wvalid
    SLICE_X52Y89         LUT4 (Prop_lut4_I3_O)        0.120     6.790 r  design_1_i/BTI/inst/AXI_CRO_v1_0_S00_AXI_inst/slv_reg0[31]_i_3/O
                         net (fo=1, routed)           0.442     7.231    design_1_i/BTI/inst/AXI_CRO_v1_0_S00_AXI_inst/slv_reg0[31]_i_3_n_0
    SLICE_X53Y90         LUT6 (Prop_lut6_I5_O)        0.327     7.558 r  design_1_i/BTI/inst/AXI_CRO_v1_0_S00_AXI_inst/slv_reg0[31]_i_2/O
                         net (fo=4, routed)           1.525     9.083    design_1_i/BTI/inst/AXI_CRO_v1_0_S00_AXI_inst/slv_reg0[31]_i_2_n_0
    SLICE_X57Y115        LUT2 (Prop_lut2_I0_O)        0.124     9.207 r  design_1_i/BTI/inst/AXI_CRO_v1_0_S00_AXI_inst/slv_reg0[15]_i_1/O
                         net (fo=8, routed)           0.964    10.171    design_1_i/BTI/inst/AXI_CRO_v1_0_S00_AXI_inst/p_1_in[15]
    SLICE_X61Y124        FDRE                                         r  design_1_i/BTI/inst/AXI_CRO_v1_0_S00_AXI_inst/slv_reg0_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/Arm_Core/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/Arm_Core/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/Arm_Core/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1743, routed)        1.697    12.876    design_1_i/BTI/inst/AXI_CRO_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X61Y124        FDRE                                         r  design_1_i/BTI/inst/AXI_CRO_v1_0_S00_AXI_inst/slv_reg0_reg[10]/C
                         clock pessimism              0.129    13.005    
                         clock uncertainty           -0.154    12.851    
    SLICE_X61Y124        FDRE (Setup_fdre_C_CE)      -0.205    12.646    design_1_i/BTI/inst/AXI_CRO_v1_0_S00_AXI_inst/slv_reg0_reg[10]
  -------------------------------------------------------------------
                         required time                         12.646    
                         arrival time                         -10.171    
  -------------------------------------------------------------------
                         slack                                  2.475    

Slack (MET) :             2.475ns  (required time - arrival time)
  Source:                 design_1_i/Arm_Core/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/BTI/inst/AXI_CRO_v1_0_S00_AXI_inst/slv_reg0_reg[11]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.140ns  (logic 2.029ns (28.416%)  route 5.111ns (71.584%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.876ns = ( 12.876 - 10.000 ) 
    Source Clock Delay      (SCD):    3.031ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/Arm_Core/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/Arm_Core/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/Arm_Core/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1743, routed)        1.737     3.031    design_1_i/Arm_Core/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  design_1_i/Arm_Core/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WVALID)
                                                      1.334     4.365 r  design_1_i/Arm_Core/inst/PS7_i/MAXIGP0WVALID
                         net (fo=6, routed)           1.601     5.966    design_1_i/Arm_Core_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wvalid[0]
    SLICE_X50Y90         LUT5 (Prop_lut5_I4_O)        0.124     6.090 r  design_1_i/Arm_Core_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_axi_wvalid[3]_INST_0/O
                         net (fo=5, routed)           0.580     6.670    design_1_i/BTI/inst/AXI_CRO_v1_0_S00_AXI_inst/s00_axi_wvalid
    SLICE_X52Y89         LUT4 (Prop_lut4_I3_O)        0.120     6.790 r  design_1_i/BTI/inst/AXI_CRO_v1_0_S00_AXI_inst/slv_reg0[31]_i_3/O
                         net (fo=1, routed)           0.442     7.231    design_1_i/BTI/inst/AXI_CRO_v1_0_S00_AXI_inst/slv_reg0[31]_i_3_n_0
    SLICE_X53Y90         LUT6 (Prop_lut6_I5_O)        0.327     7.558 r  design_1_i/BTI/inst/AXI_CRO_v1_0_S00_AXI_inst/slv_reg0[31]_i_2/O
                         net (fo=4, routed)           1.525     9.083    design_1_i/BTI/inst/AXI_CRO_v1_0_S00_AXI_inst/slv_reg0[31]_i_2_n_0
    SLICE_X57Y115        LUT2 (Prop_lut2_I0_O)        0.124     9.207 r  design_1_i/BTI/inst/AXI_CRO_v1_0_S00_AXI_inst/slv_reg0[15]_i_1/O
                         net (fo=8, routed)           0.964    10.171    design_1_i/BTI/inst/AXI_CRO_v1_0_S00_AXI_inst/p_1_in[15]
    SLICE_X61Y124        FDRE                                         r  design_1_i/BTI/inst/AXI_CRO_v1_0_S00_AXI_inst/slv_reg0_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/Arm_Core/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/Arm_Core/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/Arm_Core/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1743, routed)        1.697    12.876    design_1_i/BTI/inst/AXI_CRO_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X61Y124        FDRE                                         r  design_1_i/BTI/inst/AXI_CRO_v1_0_S00_AXI_inst/slv_reg0_reg[11]/C
                         clock pessimism              0.129    13.005    
                         clock uncertainty           -0.154    12.851    
    SLICE_X61Y124        FDRE (Setup_fdre_C_CE)      -0.205    12.646    design_1_i/BTI/inst/AXI_CRO_v1_0_S00_AXI_inst/slv_reg0_reg[11]
  -------------------------------------------------------------------
                         required time                         12.646    
                         arrival time                         -10.171    
  -------------------------------------------------------------------
                         slack                                  2.475    

Slack (MET) :             2.475ns  (required time - arrival time)
  Source:                 design_1_i/Arm_Core/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/BTI/inst/AXI_CRO_v1_0_S00_AXI_inst/slv_reg0_reg[14]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.140ns  (logic 2.029ns (28.416%)  route 5.111ns (71.584%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.876ns = ( 12.876 - 10.000 ) 
    Source Clock Delay      (SCD):    3.031ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/Arm_Core/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/Arm_Core/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/Arm_Core/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1743, routed)        1.737     3.031    design_1_i/Arm_Core/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  design_1_i/Arm_Core/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WVALID)
                                                      1.334     4.365 r  design_1_i/Arm_Core/inst/PS7_i/MAXIGP0WVALID
                         net (fo=6, routed)           1.601     5.966    design_1_i/Arm_Core_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wvalid[0]
    SLICE_X50Y90         LUT5 (Prop_lut5_I4_O)        0.124     6.090 r  design_1_i/Arm_Core_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_axi_wvalid[3]_INST_0/O
                         net (fo=5, routed)           0.580     6.670    design_1_i/BTI/inst/AXI_CRO_v1_0_S00_AXI_inst/s00_axi_wvalid
    SLICE_X52Y89         LUT4 (Prop_lut4_I3_O)        0.120     6.790 r  design_1_i/BTI/inst/AXI_CRO_v1_0_S00_AXI_inst/slv_reg0[31]_i_3/O
                         net (fo=1, routed)           0.442     7.231    design_1_i/BTI/inst/AXI_CRO_v1_0_S00_AXI_inst/slv_reg0[31]_i_3_n_0
    SLICE_X53Y90         LUT6 (Prop_lut6_I5_O)        0.327     7.558 r  design_1_i/BTI/inst/AXI_CRO_v1_0_S00_AXI_inst/slv_reg0[31]_i_2/O
                         net (fo=4, routed)           1.525     9.083    design_1_i/BTI/inst/AXI_CRO_v1_0_S00_AXI_inst/slv_reg0[31]_i_2_n_0
    SLICE_X57Y115        LUT2 (Prop_lut2_I0_O)        0.124     9.207 r  design_1_i/BTI/inst/AXI_CRO_v1_0_S00_AXI_inst/slv_reg0[15]_i_1/O
                         net (fo=8, routed)           0.964    10.171    design_1_i/BTI/inst/AXI_CRO_v1_0_S00_AXI_inst/p_1_in[15]
    SLICE_X61Y124        FDRE                                         r  design_1_i/BTI/inst/AXI_CRO_v1_0_S00_AXI_inst/slv_reg0_reg[14]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/Arm_Core/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/Arm_Core/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/Arm_Core/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1743, routed)        1.697    12.876    design_1_i/BTI/inst/AXI_CRO_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X61Y124        FDRE                                         r  design_1_i/BTI/inst/AXI_CRO_v1_0_S00_AXI_inst/slv_reg0_reg[14]/C
                         clock pessimism              0.129    13.005    
                         clock uncertainty           -0.154    12.851    
    SLICE_X61Y124        FDRE (Setup_fdre_C_CE)      -0.205    12.646    design_1_i/BTI/inst/AXI_CRO_v1_0_S00_AXI_inst/slv_reg0_reg[14]
  -------------------------------------------------------------------
                         required time                         12.646    
                         arrival time                         -10.171    
  -------------------------------------------------------------------
                         slack                                  2.475    

Slack (MET) :             2.475ns  (required time - arrival time)
  Source:                 design_1_i/Arm_Core/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/BTI/inst/AXI_CRO_v1_0_S00_AXI_inst/slv_reg0_reg[15]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.140ns  (logic 2.029ns (28.416%)  route 5.111ns (71.584%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.876ns = ( 12.876 - 10.000 ) 
    Source Clock Delay      (SCD):    3.031ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/Arm_Core/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/Arm_Core/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/Arm_Core/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1743, routed)        1.737     3.031    design_1_i/Arm_Core/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  design_1_i/Arm_Core/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WVALID)
                                                      1.334     4.365 r  design_1_i/Arm_Core/inst/PS7_i/MAXIGP0WVALID
                         net (fo=6, routed)           1.601     5.966    design_1_i/Arm_Core_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wvalid[0]
    SLICE_X50Y90         LUT5 (Prop_lut5_I4_O)        0.124     6.090 r  design_1_i/Arm_Core_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_axi_wvalid[3]_INST_0/O
                         net (fo=5, routed)           0.580     6.670    design_1_i/BTI/inst/AXI_CRO_v1_0_S00_AXI_inst/s00_axi_wvalid
    SLICE_X52Y89         LUT4 (Prop_lut4_I3_O)        0.120     6.790 r  design_1_i/BTI/inst/AXI_CRO_v1_0_S00_AXI_inst/slv_reg0[31]_i_3/O
                         net (fo=1, routed)           0.442     7.231    design_1_i/BTI/inst/AXI_CRO_v1_0_S00_AXI_inst/slv_reg0[31]_i_3_n_0
    SLICE_X53Y90         LUT6 (Prop_lut6_I5_O)        0.327     7.558 r  design_1_i/BTI/inst/AXI_CRO_v1_0_S00_AXI_inst/slv_reg0[31]_i_2/O
                         net (fo=4, routed)           1.525     9.083    design_1_i/BTI/inst/AXI_CRO_v1_0_S00_AXI_inst/slv_reg0[31]_i_2_n_0
    SLICE_X57Y115        LUT2 (Prop_lut2_I0_O)        0.124     9.207 r  design_1_i/BTI/inst/AXI_CRO_v1_0_S00_AXI_inst/slv_reg0[15]_i_1/O
                         net (fo=8, routed)           0.964    10.171    design_1_i/BTI/inst/AXI_CRO_v1_0_S00_AXI_inst/p_1_in[15]
    SLICE_X61Y124        FDRE                                         r  design_1_i/BTI/inst/AXI_CRO_v1_0_S00_AXI_inst/slv_reg0_reg[15]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/Arm_Core/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/Arm_Core/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/Arm_Core/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1743, routed)        1.697    12.876    design_1_i/BTI/inst/AXI_CRO_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X61Y124        FDRE                                         r  design_1_i/BTI/inst/AXI_CRO_v1_0_S00_AXI_inst/slv_reg0_reg[15]/C
                         clock pessimism              0.129    13.005    
                         clock uncertainty           -0.154    12.851    
    SLICE_X61Y124        FDRE (Setup_fdre_C_CE)      -0.205    12.646    design_1_i/BTI/inst/AXI_CRO_v1_0_S00_AXI_inst/slv_reg0_reg[15]
  -------------------------------------------------------------------
                         required time                         12.646    
                         arrival time                         -10.171    
  -------------------------------------------------------------------
                         slack                                  2.475    

Slack (MET) :             2.686ns  (required time - arrival time)
  Source:                 design_1_i/Arm_Core/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/BTI/inst/AXI_CRO_v1_0_S00_AXI_inst/slv_reg0_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.734ns  (logic 2.055ns (30.517%)  route 4.679ns (69.483%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.883ns = ( 12.883 - 10.000 ) 
    Source Clock Delay      (SCD):    3.031ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/Arm_Core/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/Arm_Core/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/Arm_Core/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1743, routed)        1.737     3.031    design_1_i/Arm_Core/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  design_1_i/Arm_Core/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WVALID)
                                                      1.334     4.365 r  design_1_i/Arm_Core/inst/PS7_i/MAXIGP0WVALID
                         net (fo=6, routed)           1.601     5.966    design_1_i/Arm_Core_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wvalid[0]
    SLICE_X50Y90         LUT5 (Prop_lut5_I4_O)        0.124     6.090 r  design_1_i/Arm_Core_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_axi_wvalid[3]_INST_0/O
                         net (fo=5, routed)           0.580     6.670    design_1_i/BTI/inst/AXI_CRO_v1_0_S00_AXI_inst/s00_axi_wvalid
    SLICE_X52Y89         LUT4 (Prop_lut4_I3_O)        0.120     6.790 r  design_1_i/BTI/inst/AXI_CRO_v1_0_S00_AXI_inst/slv_reg0[31]_i_3/O
                         net (fo=1, routed)           0.442     7.231    design_1_i/BTI/inst/AXI_CRO_v1_0_S00_AXI_inst/slv_reg0[31]_i_3_n_0
    SLICE_X53Y90         LUT6 (Prop_lut6_I5_O)        0.327     7.558 r  design_1_i/BTI/inst/AXI_CRO_v1_0_S00_AXI_inst/slv_reg0[31]_i_2/O
                         net (fo=4, routed)           1.525     9.083    design_1_i/BTI/inst/AXI_CRO_v1_0_S00_AXI_inst/slv_reg0[31]_i_2_n_0
    SLICE_X57Y115        LUT2 (Prop_lut2_I0_O)        0.150     9.233 r  design_1_i/BTI/inst/AXI_CRO_v1_0_S00_AXI_inst/slv_reg0[7]_i_1/O
                         net (fo=8, routed)           0.531     9.765    design_1_i/BTI/inst/AXI_CRO_v1_0_S00_AXI_inst/p_1_in[7]
    SLICE_X64Y119        FDRE                                         r  design_1_i/BTI/inst/AXI_CRO_v1_0_S00_AXI_inst/slv_reg0_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/Arm_Core/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/Arm_Core/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/Arm_Core/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1743, routed)        1.704    12.883    design_1_i/BTI/inst/AXI_CRO_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X64Y119        FDRE                                         r  design_1_i/BTI/inst/AXI_CRO_v1_0_S00_AXI_inst/slv_reg0_reg[0]/C
                         clock pessimism              0.129    13.012    
                         clock uncertainty           -0.154    12.858    
    SLICE_X64Y119        FDRE (Setup_fdre_C_CE)      -0.407    12.451    design_1_i/BTI/inst/AXI_CRO_v1_0_S00_AXI_inst/slv_reg0_reg[0]
  -------------------------------------------------------------------
                         required time                         12.451    
                         arrival time                          -9.765    
  -------------------------------------------------------------------
                         slack                                  2.686    

Slack (MET) :             2.686ns  (required time - arrival time)
  Source:                 design_1_i/Arm_Core/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/BTI/inst/AXI_CRO_v1_0_S00_AXI_inst/slv_reg0_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.734ns  (logic 2.055ns (30.517%)  route 4.679ns (69.483%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.883ns = ( 12.883 - 10.000 ) 
    Source Clock Delay      (SCD):    3.031ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/Arm_Core/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/Arm_Core/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/Arm_Core/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1743, routed)        1.737     3.031    design_1_i/Arm_Core/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  design_1_i/Arm_Core/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WVALID)
                                                      1.334     4.365 r  design_1_i/Arm_Core/inst/PS7_i/MAXIGP0WVALID
                         net (fo=6, routed)           1.601     5.966    design_1_i/Arm_Core_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wvalid[0]
    SLICE_X50Y90         LUT5 (Prop_lut5_I4_O)        0.124     6.090 r  design_1_i/Arm_Core_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_axi_wvalid[3]_INST_0/O
                         net (fo=5, routed)           0.580     6.670    design_1_i/BTI/inst/AXI_CRO_v1_0_S00_AXI_inst/s00_axi_wvalid
    SLICE_X52Y89         LUT4 (Prop_lut4_I3_O)        0.120     6.790 r  design_1_i/BTI/inst/AXI_CRO_v1_0_S00_AXI_inst/slv_reg0[31]_i_3/O
                         net (fo=1, routed)           0.442     7.231    design_1_i/BTI/inst/AXI_CRO_v1_0_S00_AXI_inst/slv_reg0[31]_i_3_n_0
    SLICE_X53Y90         LUT6 (Prop_lut6_I5_O)        0.327     7.558 r  design_1_i/BTI/inst/AXI_CRO_v1_0_S00_AXI_inst/slv_reg0[31]_i_2/O
                         net (fo=4, routed)           1.525     9.083    design_1_i/BTI/inst/AXI_CRO_v1_0_S00_AXI_inst/slv_reg0[31]_i_2_n_0
    SLICE_X57Y115        LUT2 (Prop_lut2_I0_O)        0.150     9.233 r  design_1_i/BTI/inst/AXI_CRO_v1_0_S00_AXI_inst/slv_reg0[7]_i_1/O
                         net (fo=8, routed)           0.531     9.765    design_1_i/BTI/inst/AXI_CRO_v1_0_S00_AXI_inst/p_1_in[7]
    SLICE_X64Y119        FDRE                                         r  design_1_i/BTI/inst/AXI_CRO_v1_0_S00_AXI_inst/slv_reg0_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/Arm_Core/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/Arm_Core/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/Arm_Core/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1743, routed)        1.704    12.883    design_1_i/BTI/inst/AXI_CRO_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X64Y119        FDRE                                         r  design_1_i/BTI/inst/AXI_CRO_v1_0_S00_AXI_inst/slv_reg0_reg[1]/C
                         clock pessimism              0.129    13.012    
                         clock uncertainty           -0.154    12.858    
    SLICE_X64Y119        FDRE (Setup_fdre_C_CE)      -0.407    12.451    design_1_i/BTI/inst/AXI_CRO_v1_0_S00_AXI_inst/slv_reg0_reg[1]
  -------------------------------------------------------------------
                         required time                         12.451    
                         arrival time                          -9.765    
  -------------------------------------------------------------------
                         slack                                  2.686    

Slack (MET) :             2.686ns  (required time - arrival time)
  Source:                 design_1_i/Arm_Core/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/BTI/inst/AXI_CRO_v1_0_S00_AXI_inst/slv_reg0_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.734ns  (logic 2.055ns (30.517%)  route 4.679ns (69.483%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.883ns = ( 12.883 - 10.000 ) 
    Source Clock Delay      (SCD):    3.031ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/Arm_Core/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/Arm_Core/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/Arm_Core/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1743, routed)        1.737     3.031    design_1_i/Arm_Core/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  design_1_i/Arm_Core/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WVALID)
                                                      1.334     4.365 r  design_1_i/Arm_Core/inst/PS7_i/MAXIGP0WVALID
                         net (fo=6, routed)           1.601     5.966    design_1_i/Arm_Core_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wvalid[0]
    SLICE_X50Y90         LUT5 (Prop_lut5_I4_O)        0.124     6.090 r  design_1_i/Arm_Core_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_axi_wvalid[3]_INST_0/O
                         net (fo=5, routed)           0.580     6.670    design_1_i/BTI/inst/AXI_CRO_v1_0_S00_AXI_inst/s00_axi_wvalid
    SLICE_X52Y89         LUT4 (Prop_lut4_I3_O)        0.120     6.790 r  design_1_i/BTI/inst/AXI_CRO_v1_0_S00_AXI_inst/slv_reg0[31]_i_3/O
                         net (fo=1, routed)           0.442     7.231    design_1_i/BTI/inst/AXI_CRO_v1_0_S00_AXI_inst/slv_reg0[31]_i_3_n_0
    SLICE_X53Y90         LUT6 (Prop_lut6_I5_O)        0.327     7.558 r  design_1_i/BTI/inst/AXI_CRO_v1_0_S00_AXI_inst/slv_reg0[31]_i_2/O
                         net (fo=4, routed)           1.525     9.083    design_1_i/BTI/inst/AXI_CRO_v1_0_S00_AXI_inst/slv_reg0[31]_i_2_n_0
    SLICE_X57Y115        LUT2 (Prop_lut2_I0_O)        0.150     9.233 r  design_1_i/BTI/inst/AXI_CRO_v1_0_S00_AXI_inst/slv_reg0[7]_i_1/O
                         net (fo=8, routed)           0.531     9.765    design_1_i/BTI/inst/AXI_CRO_v1_0_S00_AXI_inst/p_1_in[7]
    SLICE_X64Y119        FDRE                                         r  design_1_i/BTI/inst/AXI_CRO_v1_0_S00_AXI_inst/slv_reg0_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/Arm_Core/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/Arm_Core/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/Arm_Core/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1743, routed)        1.704    12.883    design_1_i/BTI/inst/AXI_CRO_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X64Y119        FDRE                                         r  design_1_i/BTI/inst/AXI_CRO_v1_0_S00_AXI_inst/slv_reg0_reg[2]/C
                         clock pessimism              0.129    13.012    
                         clock uncertainty           -0.154    12.858    
    SLICE_X64Y119        FDRE (Setup_fdre_C_CE)      -0.407    12.451    design_1_i/BTI/inst/AXI_CRO_v1_0_S00_AXI_inst/slv_reg0_reg[2]
  -------------------------------------------------------------------
                         required time                         12.451    
                         arrival time                          -9.765    
  -------------------------------------------------------------------
                         slack                                  2.686    

Slack (MET) :             2.686ns  (required time - arrival time)
  Source:                 design_1_i/Arm_Core/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/BTI/inst/AXI_CRO_v1_0_S00_AXI_inst/slv_reg0_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.734ns  (logic 2.055ns (30.517%)  route 4.679ns (69.483%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.883ns = ( 12.883 - 10.000 ) 
    Source Clock Delay      (SCD):    3.031ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/Arm_Core/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/Arm_Core/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/Arm_Core/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1743, routed)        1.737     3.031    design_1_i/Arm_Core/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  design_1_i/Arm_Core/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WVALID)
                                                      1.334     4.365 r  design_1_i/Arm_Core/inst/PS7_i/MAXIGP0WVALID
                         net (fo=6, routed)           1.601     5.966    design_1_i/Arm_Core_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wvalid[0]
    SLICE_X50Y90         LUT5 (Prop_lut5_I4_O)        0.124     6.090 r  design_1_i/Arm_Core_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_axi_wvalid[3]_INST_0/O
                         net (fo=5, routed)           0.580     6.670    design_1_i/BTI/inst/AXI_CRO_v1_0_S00_AXI_inst/s00_axi_wvalid
    SLICE_X52Y89         LUT4 (Prop_lut4_I3_O)        0.120     6.790 r  design_1_i/BTI/inst/AXI_CRO_v1_0_S00_AXI_inst/slv_reg0[31]_i_3/O
                         net (fo=1, routed)           0.442     7.231    design_1_i/BTI/inst/AXI_CRO_v1_0_S00_AXI_inst/slv_reg0[31]_i_3_n_0
    SLICE_X53Y90         LUT6 (Prop_lut6_I5_O)        0.327     7.558 r  design_1_i/BTI/inst/AXI_CRO_v1_0_S00_AXI_inst/slv_reg0[31]_i_2/O
                         net (fo=4, routed)           1.525     9.083    design_1_i/BTI/inst/AXI_CRO_v1_0_S00_AXI_inst/slv_reg0[31]_i_2_n_0
    SLICE_X57Y115        LUT2 (Prop_lut2_I0_O)        0.150     9.233 r  design_1_i/BTI/inst/AXI_CRO_v1_0_S00_AXI_inst/slv_reg0[7]_i_1/O
                         net (fo=8, routed)           0.531     9.765    design_1_i/BTI/inst/AXI_CRO_v1_0_S00_AXI_inst/p_1_in[7]
    SLICE_X64Y119        FDRE                                         r  design_1_i/BTI/inst/AXI_CRO_v1_0_S00_AXI_inst/slv_reg0_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/Arm_Core/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/Arm_Core/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/Arm_Core/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1743, routed)        1.704    12.883    design_1_i/BTI/inst/AXI_CRO_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X64Y119        FDRE                                         r  design_1_i/BTI/inst/AXI_CRO_v1_0_S00_AXI_inst/slv_reg0_reg[3]/C
                         clock pessimism              0.129    13.012    
                         clock uncertainty           -0.154    12.858    
    SLICE_X64Y119        FDRE (Setup_fdre_C_CE)      -0.407    12.451    design_1_i/BTI/inst/AXI_CRO_v1_0_S00_AXI_inst/slv_reg0_reg[3]
  -------------------------------------------------------------------
                         required time                         12.451    
                         arrival time                          -9.765    
  -------------------------------------------------------------------
                         slack                                  2.686    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.032ns  (arrival time - required time)
  Source:                 design_1_i/Arm_Core_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/Arm_Core_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][28]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.416ns  (logic 0.164ns (39.396%)  route 0.252ns (60.604%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.190ns
    Source Clock Delay      (SCD):    0.888ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/Arm_Core/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/Arm_Core/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/Arm_Core/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1743, routed)        0.552     0.888    design_1_i/Arm_Core_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X50Y96         FDRE                                         r  design_1_i/Arm_Core_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y96         FDRE (Prop_fdre_C_Q)         0.164     1.052 r  design_1_i/Arm_Core_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[31]/Q
                         net (fo=1, routed)           0.252     1.304    design_1_i/Arm_Core_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[28]
    SLICE_X38Y95         SRLC32E                                      r  design_1_i/Arm_Core_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][28]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/Arm_Core/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/Arm_Core/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/Arm_Core/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1743, routed)        0.824     1.190    design_1_i/Arm_Core_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X38Y95         SRLC32E                                      r  design_1_i/Arm_Core_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][28]_srl32/CLK
                         clock pessimism             -0.035     1.155    
    SLICE_X38Y95         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.117     1.272    design_1_i/Arm_Core_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][28]_srl32
  -------------------------------------------------------------------
                         required time                         -1.272    
                         arrival time                           1.304    
  -------------------------------------------------------------------
                         slack                                  0.032    

Slack (MET) :             0.039ns  (arrival time - required time)
  Source:                 design_1_i/Temp_sensor/inst/INTR_CTRLR_GEN_I.ip2bus_data_int_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/Temp_sensor/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.457ns  (logic 0.141ns (30.860%)  route 0.316ns (69.140%))
  Logic Levels:           0  
  Clock Path Skew:        0.346ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.301ns
    Source Clock Delay      (SCD):    0.920ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/Arm_Core/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/Arm_Core/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/Arm_Core/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1743, routed)        0.584     0.920    design_1_i/Temp_sensor/inst/s_axi_aclk
    SLICE_X80Y98         FDRE                                         r  design_1_i/Temp_sensor/inst/INTR_CTRLR_GEN_I.ip2bus_data_int_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y98         FDRE (Prop_fdre_C_Q)         0.141     1.061 r  design_1_i/Temp_sensor/inst/INTR_CTRLR_GEN_I.ip2bus_data_int_reg[0]/Q
                         net (fo=1, routed)           0.316     1.376    design_1_i/Temp_sensor/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[31]_0[18]
    SLICE_X65Y101        FDRE                                         r  design_1_i/Temp_sensor/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/Arm_Core/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/Arm_Core/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/Arm_Core/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1743, routed)        0.935     1.301    design_1_i/Temp_sensor/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X65Y101        FDRE                                         r  design_1_i/Temp_sensor/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[31]/C
                         clock pessimism             -0.035     1.266    
    SLICE_X65Y101        FDRE (Hold_fdre_C_D)         0.072     1.338    design_1_i/Temp_sensor/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[31]
  -------------------------------------------------------------------
                         required time                         -1.338    
                         arrival time                           1.376    
  -------------------------------------------------------------------
                         slack                                  0.039    

Slack (MET) :             0.043ns  (arrival time - required time)
  Source:                 design_1_i/Arm_Core_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/BTI/inst/AXI_CRO_v1_0_S00_AXI_inst/axi_awaddr_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.380ns  (logic 0.141ns (37.145%)  route 0.239ns (62.855%))
  Logic Levels:           0  
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.185ns
    Source Clock Delay      (SCD):    0.890ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/Arm_Core/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/Arm_Core/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/Arm_Core/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1743, routed)        0.554     0.890    design_1_i/Arm_Core_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/aclk
    SLICE_X43Y89         FDRE                                         r  design_1_i/Arm_Core_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y89         FDRE (Prop_fdre_C_Q)         0.141     1.031 r  design_1_i/Arm_Core_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[7]/Q
                         net (fo=6, routed)           0.239     1.269    design_1_i/BTI/inst/AXI_CRO_v1_0_S00_AXI_inst/s00_axi_awaddr[4]
    SLICE_X53Y90         FDRE                                         r  design_1_i/BTI/inst/AXI_CRO_v1_0_S00_AXI_inst/axi_awaddr_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/Arm_Core/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/Arm_Core/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/Arm_Core/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1743, routed)        0.819     1.185    design_1_i/BTI/inst/AXI_CRO_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X53Y90         FDRE                                         r  design_1_i/BTI/inst/AXI_CRO_v1_0_S00_AXI_inst/axi_awaddr_reg[6]/C
                         clock pessimism             -0.035     1.150    
    SLICE_X53Y90         FDRE (Hold_fdre_C_D)         0.076     1.226    design_1_i/BTI/inst/AXI_CRO_v1_0_S00_AXI_inst/axi_awaddr_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.226    
                         arrival time                           1.269    
  -------------------------------------------------------------------
                         slack                                  0.043    

Slack (MET) :             0.057ns  (arrival time - required time)
  Source:                 design_1_i/Arm_Core_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/Arm_Core_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][13]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.440ns  (logic 0.141ns (32.015%)  route 0.299ns (67.985%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.189ns
    Source Clock Delay      (SCD):    0.888ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/Arm_Core/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/Arm_Core/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/Arm_Core/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1743, routed)        0.552     0.888    design_1_i/Arm_Core_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X52Y93         FDRE                                         r  design_1_i/Arm_Core_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y93         FDRE (Prop_fdre_C_Q)         0.141     1.029 r  design_1_i/Arm_Core_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[16]/Q
                         net (fo=1, routed)           0.299     1.328    design_1_i/Arm_Core_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[13]
    SLICE_X38Y92         SRLC32E                                      r  design_1_i/Arm_Core_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][13]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/Arm_Core/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/Arm_Core/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/Arm_Core/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1743, routed)        0.823     1.189    design_1_i/Arm_Core_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X38Y92         SRLC32E                                      r  design_1_i/Arm_Core_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][13]_srl32/CLK
                         clock pessimism             -0.035     1.154    
    SLICE_X38Y92         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.117     1.271    design_1_i/Arm_Core_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][13]_srl32
  -------------------------------------------------------------------
                         required time                         -1.271    
                         arrival time                           1.328    
  -------------------------------------------------------------------
                         slack                                  0.057    

Slack (MET) :             0.079ns  (arrival time - required time)
  Source:                 design_1_i/Arm_Core_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/BTI/inst/AXI_CRO_v1_0_S00_AXI_inst/axi_awaddr_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.409ns  (logic 0.141ns (34.488%)  route 0.268ns (65.512%))
  Logic Levels:           0  
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.185ns
    Source Clock Delay      (SCD):    0.890ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/Arm_Core/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/Arm_Core/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/Arm_Core/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1743, routed)        0.554     0.890    design_1_i/Arm_Core_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/aclk
    SLICE_X43Y89         FDRE                                         r  design_1_i/Arm_Core_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y89         FDRE (Prop_fdre_C_Q)         0.141     1.031 r  design_1_i/Arm_Core_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[3]/Q
                         net (fo=12, routed)          0.268     1.298    design_1_i/BTI/inst/AXI_CRO_v1_0_S00_AXI_inst/s00_axi_awaddr[0]
    SLICE_X53Y90         FDRE                                         r  design_1_i/BTI/inst/AXI_CRO_v1_0_S00_AXI_inst/axi_awaddr_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/Arm_Core/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/Arm_Core/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/Arm_Core/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1743, routed)        0.819     1.185    design_1_i/BTI/inst/AXI_CRO_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X53Y90         FDRE                                         r  design_1_i/BTI/inst/AXI_CRO_v1_0_S00_AXI_inst/axi_awaddr_reg[2]/C
                         clock pessimism             -0.035     1.150    
    SLICE_X53Y90         FDRE (Hold_fdre_C_D)         0.070     1.220    design_1_i/BTI/inst/AXI_CRO_v1_0_S00_AXI_inst/axi_awaddr_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.220    
                         arrival time                           1.298    
  -------------------------------------------------------------------
                         slack                                  0.079    

Slack (MET) :             0.080ns  (arrival time - required time)
  Source:                 design_1_i/RO/inst/AXI_counter_v1_0_S00_AXI_inst/axi_araddr_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/RO/inst/AXI_counter_v1_0_S00_AXI_inst/axi_rdata_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.550ns  (logic 0.226ns (41.087%)  route 0.324ns (58.913%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.350ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.273ns
    Source Clock Delay      (SCD):    0.888ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/Arm_Core/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/Arm_Core/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/Arm_Core/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1743, routed)        0.552     0.888    design_1_i/RO/inst/AXI_counter_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X51Y96         FDRE                                         r  design_1_i/RO/inst/AXI_counter_v1_0_S00_AXI_inst/axi_araddr_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y96         FDRE (Prop_fdre_C_Q)         0.128     1.016 r  design_1_i/RO/inst/AXI_counter_v1_0_S00_AXI_inst/axi_araddr_reg[6]/Q
                         net (fo=32, routed)          0.324     1.340    design_1_i/RO/inst/AXI_counter_v1_0_S00_AXI_inst/sel0[4]
    SLICE_X50Y100        LUT6 (Prop_lut6_I2_O)        0.098     1.438 r  design_1_i/RO/inst/AXI_counter_v1_0_S00_AXI_inst/axi_rdata[11]_i_1/O
                         net (fo=1, routed)           0.000     1.438    design_1_i/RO/inst/AXI_counter_v1_0_S00_AXI_inst/reg_data_out[11]
    SLICE_X50Y100        FDRE                                         r  design_1_i/RO/inst/AXI_counter_v1_0_S00_AXI_inst/axi_rdata_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/Arm_Core/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/Arm_Core/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/Arm_Core/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1743, routed)        0.907     1.273    design_1_i/RO/inst/AXI_counter_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X50Y100        FDRE                                         r  design_1_i/RO/inst/AXI_counter_v1_0_S00_AXI_inst/axi_rdata_reg[11]/C
                         clock pessimism             -0.035     1.238    
    SLICE_X50Y100        FDRE (Hold_fdre_C_D)         0.120     1.358    design_1_i/RO/inst/AXI_counter_v1_0_S00_AXI_inst/axi_rdata_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.358    
                         arrival time                           1.438    
  -------------------------------------------------------------------
                         slack                                  0.080    

Slack (MET) :             0.083ns  (arrival time - required time)
  Source:                 design_1_i/RO/inst/AXI_counter_v1_0_S00_AXI_inst/axi_araddr_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/RO/inst/AXI_counter_v1_0_S00_AXI_inst/axi_rdata_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.554ns  (logic 0.226ns (40.791%)  route 0.328ns (59.209%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.350ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.273ns
    Source Clock Delay      (SCD):    0.888ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/Arm_Core/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/Arm_Core/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/Arm_Core/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1743, routed)        0.552     0.888    design_1_i/RO/inst/AXI_counter_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X51Y96         FDRE                                         r  design_1_i/RO/inst/AXI_counter_v1_0_S00_AXI_inst/axi_araddr_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y96         FDRE (Prop_fdre_C_Q)         0.128     1.016 r  design_1_i/RO/inst/AXI_counter_v1_0_S00_AXI_inst/axi_araddr_reg[6]/Q
                         net (fo=32, routed)          0.328     1.344    design_1_i/RO/inst/AXI_counter_v1_0_S00_AXI_inst/sel0[4]
    SLICE_X50Y100        LUT6 (Prop_lut6_I2_O)        0.098     1.442 r  design_1_i/RO/inst/AXI_counter_v1_0_S00_AXI_inst/axi_rdata[7]_i_1/O
                         net (fo=1, routed)           0.000     1.442    design_1_i/RO/inst/AXI_counter_v1_0_S00_AXI_inst/reg_data_out[7]
    SLICE_X50Y100        FDRE                                         r  design_1_i/RO/inst/AXI_counter_v1_0_S00_AXI_inst/axi_rdata_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/Arm_Core/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/Arm_Core/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/Arm_Core/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1743, routed)        0.907     1.273    design_1_i/RO/inst/AXI_counter_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X50Y100        FDRE                                         r  design_1_i/RO/inst/AXI_counter_v1_0_S00_AXI_inst/axi_rdata_reg[7]/C
                         clock pessimism             -0.035     1.238    
    SLICE_X50Y100        FDRE (Hold_fdre_C_D)         0.121     1.359    design_1_i/RO/inst/AXI_counter_v1_0_S00_AXI_inst/axi_rdata_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.359    
                         arrival time                           1.442    
  -------------------------------------------------------------------
                         slack                                  0.083    

Slack (MET) :             0.089ns  (arrival time - required time)
  Source:                 design_1_i/System_Reset/U0/SEQ/from_sys_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/System_Reset/U0/SEQ/SEQ_COUNTER/q_int_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.280ns  (logic 0.128ns (45.752%)  route 0.152ns (54.248%))
  Logic Levels:           0  
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.185ns
    Source Clock Delay      (SCD):    0.890ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/Arm_Core/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/Arm_Core/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/Arm_Core/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1743, routed)        0.554     0.890    design_1_i/System_Reset/U0/SEQ/slowest_sync_clk
    SLICE_X48Y92         FDSE                                         r  design_1_i/System_Reset/U0/SEQ/from_sys_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y92         FDSE (Prop_fdse_C_Q)         0.128     1.018 r  design_1_i/System_Reset/U0/SEQ/from_sys_reg/Q
                         net (fo=10, routed)          0.152     1.169    design_1_i/System_Reset/U0/SEQ/SEQ_COUNTER/seq_cnt_en
    SLICE_X50Y92         FDRE                                         r  design_1_i/System_Reset/U0/SEQ/SEQ_COUNTER/q_int_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/Arm_Core/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/Arm_Core/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/Arm_Core/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1743, routed)        0.819     1.185    design_1_i/System_Reset/U0/SEQ/SEQ_COUNTER/slowest_sync_clk
    SLICE_X50Y92         FDRE                                         r  design_1_i/System_Reset/U0/SEQ/SEQ_COUNTER/q_int_reg[0]/C
                         clock pessimism             -0.035     1.150    
    SLICE_X50Y92         FDRE (Hold_fdre_C_CE)       -0.070     1.080    design_1_i/System_Reset/U0/SEQ/SEQ_COUNTER/q_int_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.080    
                         arrival time                           1.169    
  -------------------------------------------------------------------
                         slack                                  0.089    

Slack (MET) :             0.089ns  (arrival time - required time)
  Source:                 design_1_i/System_Reset/U0/SEQ/from_sys_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/System_Reset/U0/SEQ/SEQ_COUNTER/q_int_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.280ns  (logic 0.128ns (45.752%)  route 0.152ns (54.248%))
  Logic Levels:           0  
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.185ns
    Source Clock Delay      (SCD):    0.890ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/Arm_Core/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/Arm_Core/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/Arm_Core/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1743, routed)        0.554     0.890    design_1_i/System_Reset/U0/SEQ/slowest_sync_clk
    SLICE_X48Y92         FDSE                                         r  design_1_i/System_Reset/U0/SEQ/from_sys_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y92         FDSE (Prop_fdse_C_Q)         0.128     1.018 r  design_1_i/System_Reset/U0/SEQ/from_sys_reg/Q
                         net (fo=10, routed)          0.152     1.169    design_1_i/System_Reset/U0/SEQ/SEQ_COUNTER/seq_cnt_en
    SLICE_X50Y92         FDRE                                         r  design_1_i/System_Reset/U0/SEQ/SEQ_COUNTER/q_int_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/Arm_Core/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/Arm_Core/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/Arm_Core/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1743, routed)        0.819     1.185    design_1_i/System_Reset/U0/SEQ/SEQ_COUNTER/slowest_sync_clk
    SLICE_X50Y92         FDRE                                         r  design_1_i/System_Reset/U0/SEQ/SEQ_COUNTER/q_int_reg[1]/C
                         clock pessimism             -0.035     1.150    
    SLICE_X50Y92         FDRE (Hold_fdre_C_CE)       -0.070     1.080    design_1_i/System_Reset/U0/SEQ/SEQ_COUNTER/q_int_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.080    
                         arrival time                           1.169    
  -------------------------------------------------------------------
                         slack                                  0.089    

Slack (MET) :             0.089ns  (arrival time - required time)
  Source:                 design_1_i/System_Reset/U0/SEQ/from_sys_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/System_Reset/U0/SEQ/SEQ_COUNTER/q_int_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.280ns  (logic 0.128ns (45.752%)  route 0.152ns (54.248%))
  Logic Levels:           0  
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.185ns
    Source Clock Delay      (SCD):    0.890ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/Arm_Core/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/Arm_Core/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/Arm_Core/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1743, routed)        0.554     0.890    design_1_i/System_Reset/U0/SEQ/slowest_sync_clk
    SLICE_X48Y92         FDSE                                         r  design_1_i/System_Reset/U0/SEQ/from_sys_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y92         FDSE (Prop_fdse_C_Q)         0.128     1.018 r  design_1_i/System_Reset/U0/SEQ/from_sys_reg/Q
                         net (fo=10, routed)          0.152     1.169    design_1_i/System_Reset/U0/SEQ/SEQ_COUNTER/seq_cnt_en
    SLICE_X50Y92         FDRE                                         r  design_1_i/System_Reset/U0/SEQ/SEQ_COUNTER/q_int_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/Arm_Core/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/Arm_Core/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/Arm_Core/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1743, routed)        0.819     1.185    design_1_i/System_Reset/U0/SEQ/SEQ_COUNTER/slowest_sync_clk
    SLICE_X50Y92         FDRE                                         r  design_1_i/System_Reset/U0/SEQ/SEQ_COUNTER/q_int_reg[2]/C
                         clock pessimism             -0.035     1.150    
    SLICE_X50Y92         FDRE (Hold_fdre_C_CE)       -0.070     1.080    design_1_i/System_Reset/U0/SEQ/SEQ_COUNTER/q_int_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.080    
                         arrival time                           1.169    
  -------------------------------------------------------------------
                         slack                                  0.089    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { design_1_i/Arm_Core/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     XADC/DCLK    n/a            4.000         10.000      6.000      XADC_X0Y0       design_1_i/Temp_sensor/inst/AXI_XADC_CORE_I/XADC_INST/DCLK
Min Period        n/a     BUFG/I       n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  design_1_i/Arm_Core/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
Min Period        n/a     FDSE/C       n/a            1.000         10.000      9.000      SLICE_X34Y90    design_1_i/Arm_Core_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read_reg[0]/C
Min Period        n/a     FDSE/C       n/a            1.000         10.000      9.000      SLICE_X34Y90    design_1_i/Arm_Core_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read_reg[1]/C
Min Period        n/a     FDSE/C       n/a            1.000         10.000      9.000      SLICE_X34Y90    design_1_i/Arm_Core_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read_reg[2]/C
Min Period        n/a     FDSE/C       n/a            1.000         10.000      9.000      SLICE_X34Y90    design_1_i/Arm_Core_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read_reg[3]/C
Min Period        n/a     FDSE/C       n/a            1.000         10.000      9.000      SLICE_X33Y91    design_1_i/Arm_Core_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read_reg[4]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X65Y88    design_1_i/heater/inst/AXI4_heater_v1_0_S00_AXI_inst/axi_rdata_reg[1]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X60Y95    design_1_i/heater/inst/AXI4_heater_v1_0_S00_AXI_inst/axi_rdata_reg[20]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X59Y95    design_1_i/heater/inst/AXI4_heater_v1_0_S00_AXI_inst/axi_rdata_reg[21]/C
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X34Y88    design_1_i/Arm_Core_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][0]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X34Y88    design_1_i/Arm_Core_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][0]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X34Y88    design_1_i/Arm_Core_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][11]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X34Y88    design_1_i/Arm_Core_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][11]_srl32/CLK
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X26Y100   design_1_i/Arm_Core_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][10]_srl4/CLK
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X26Y100   design_1_i/Arm_Core_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][11]_srl4/CLK
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X26Y100   design_1_i/Arm_Core_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][12]_srl4/CLK
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X26Y100   design_1_i/Arm_Core_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][13]_srl4/CLK
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X26Y100   design_1_i/Arm_Core_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][14]_srl4/CLK
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X26Y100   design_1_i/Arm_Core_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][15]_srl4/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X30Y90    design_1_i/Arm_Core_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][10]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X30Y90    design_1_i/Arm_Core_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][12]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X30Y87    design_1_i/Arm_Core_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][1]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X30Y87    design_1_i/Arm_Core_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][2]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X30Y87    design_1_i/Arm_Core_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][3]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X30Y87    design_1_i/Arm_Core_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][4]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X30Y88    design_1_i/Arm_Core_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][5]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X30Y90    design_1_i/Arm_Core_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][6]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X30Y88    design_1_i/Arm_Core_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][7]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X30Y88    design_1_i/Arm_Core_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][8]_srl32/CLK



