* ******************************************************************************

* iCEcube Router

* Version:            2020.12.27943

* Build Date:         Dec  9 2020 17:44:35

* File Generated:     Sep 14 2025 20:46:25

* Purpose:            Detailed routing info for each net

* Copyright (C) 2006-2010 by Lattice Semiconductor Corp. All rights reserved.

* ******************************************************************************

Net : U712_CHIP_RAM.REFRESH_RST
T_18_11_wire_logic_cluster/lc_6/out
T_18_8_sp4_v_t_36
T_19_12_sp4_h_l_1
T_15_12_sp4_h_l_4
T_14_12_lc_trk_g0_4
T_14_12_wire_logic_cluster/lc_5/s_r

T_18_11_wire_logic_cluster/lc_6/out
T_18_8_sp4_v_t_36
T_19_12_sp4_h_l_1
T_15_12_sp4_h_l_4
T_14_12_lc_trk_g0_4
T_14_12_wire_logic_cluster/lc_5/s_r

T_18_11_wire_logic_cluster/lc_6/out
T_18_8_sp4_v_t_36
T_19_12_sp4_h_l_1
T_15_12_sp4_h_l_4
T_14_12_lc_trk_g0_4
T_14_12_wire_logic_cluster/lc_5/s_r

T_18_11_wire_logic_cluster/lc_6/out
T_18_8_sp4_v_t_36
T_19_12_sp4_h_l_1
T_15_12_sp4_h_l_4
T_14_12_lc_trk_g0_4
T_14_12_wire_logic_cluster/lc_5/s_r

T_18_11_wire_logic_cluster/lc_6/out
T_18_8_sp4_v_t_36
T_19_12_sp4_h_l_1
T_15_12_sp4_h_l_4
T_14_12_lc_trk_g0_4
T_14_12_wire_logic_cluster/lc_5/s_r

T_18_11_wire_logic_cluster/lc_6/out
T_18_8_sp4_v_t_36
T_19_12_sp4_h_l_1
T_15_12_sp4_h_l_4
T_14_12_lc_trk_g0_4
T_14_12_wire_logic_cluster/lc_5/s_r

T_18_11_wire_logic_cluster/lc_6/out
T_18_8_sp4_v_t_36
T_19_12_sp4_h_l_1
T_15_12_sp4_h_l_4
T_14_12_lc_trk_g0_4
T_14_12_wire_logic_cluster/lc_5/s_r

T_18_11_wire_logic_cluster/lc_6/out
T_18_8_sp4_v_t_36
T_19_12_sp4_h_l_1
T_15_12_sp4_h_l_4
T_14_12_lc_trk_g0_4
T_14_12_wire_logic_cluster/lc_5/s_r

T_18_11_wire_logic_cluster/lc_6/out
T_17_12_lc_trk_g1_6
T_17_12_wire_logic_cluster/lc_2/in_3

End 

Net : U712_CHIP_RAM.SDRAM_CMDZ0Z_0
T_19_11_wire_logic_cluster/lc_3/out
T_18_11_lc_trk_g2_3
T_18_11_wire_logic_cluster/lc_6/in_1

T_19_11_wire_logic_cluster/lc_3/out
T_20_11_sp4_h_l_6
T_22_11_lc_trk_g2_3
T_22_11_wire_logic_cluster/lc_6/in_3

T_19_11_wire_logic_cluster/lc_3/out
T_20_11_sp4_h_l_6
T_22_11_lc_trk_g2_3
T_22_11_wire_logic_cluster/lc_3/in_0

T_19_11_wire_logic_cluster/lc_3/out
T_20_11_sp4_h_l_6
T_23_7_sp4_v_t_43
T_23_10_lc_trk_g0_3
T_23_10_wire_logic_cluster/lc_0/in_3

T_19_11_wire_logic_cluster/lc_3/out
T_19_11_lc_trk_g1_3
T_19_11_wire_logic_cluster/lc_3/in_3

End 

Net : U712_CHIP_RAM.SDRAM_CMDZ0Z_3
T_19_11_wire_logic_cluster/lc_4/out
T_18_11_lc_trk_g2_4
T_18_11_input_2_6
T_18_11_wire_logic_cluster/lc_6/in_2

T_19_11_wire_logic_cluster/lc_4/out
T_18_11_sp4_h_l_0
T_17_11_sp4_v_t_37
T_17_12_lc_trk_g2_5
T_17_12_wire_logic_cluster/lc_2/in_1

T_19_11_wire_logic_cluster/lc_4/out
T_19_9_sp4_v_t_37
T_20_9_sp4_h_l_5
T_23_9_sp4_v_t_47
T_22_10_lc_trk_g3_7
T_22_10_wire_logic_cluster/lc_7/in_1

T_19_11_wire_logic_cluster/lc_4/out
T_19_9_sp4_v_t_37
T_20_9_sp4_h_l_5
T_22_9_lc_trk_g3_0
T_22_9_wire_logic_cluster/lc_2/in_3

T_19_11_wire_logic_cluster/lc_4/out
T_19_11_lc_trk_g0_4
T_19_11_input_2_4
T_19_11_wire_logic_cluster/lc_4/in_2

End 

Net : U712_CHIP_RAM.SDRAM_CMDZ0Z_2
T_19_11_wire_logic_cluster/lc_2/out
T_18_11_lc_trk_g3_2
T_18_11_wire_logic_cluster/lc_6/in_3

T_19_11_wire_logic_cluster/lc_2/out
T_19_8_sp4_v_t_44
T_16_12_sp4_h_l_9
T_17_12_lc_trk_g3_1
T_17_12_input_2_2
T_17_12_wire_logic_cluster/lc_2/in_2

T_19_11_wire_logic_cluster/lc_2/out
T_20_11_sp4_h_l_4
T_22_11_lc_trk_g2_1
T_22_11_wire_logic_cluster/lc_6/in_1

T_19_11_wire_logic_cluster/lc_2/out
T_20_11_sp4_h_l_4
T_22_11_lc_trk_g3_1
T_22_11_wire_logic_cluster/lc_3/in_1

T_19_11_wire_logic_cluster/lc_2/out
T_20_11_sp4_h_l_4
T_23_7_sp4_v_t_41
T_22_8_lc_trk_g3_1
T_22_8_wire_logic_cluster/lc_0/in_0

T_19_11_wire_logic_cluster/lc_2/out
T_19_11_lc_trk_g3_2
T_19_11_wire_logic_cluster/lc_2/in_3

End 

Net : U712_CHIP_RAM.SDRAM_CMDZ0Z_1
T_18_12_wire_logic_cluster/lc_3/out
T_18_11_lc_trk_g1_3
T_18_11_wire_logic_cluster/lc_6/in_0

T_18_12_wire_logic_cluster/lc_3/out
T_16_12_sp4_h_l_3
T_19_12_sp4_v_t_38
T_19_14_lc_trk_g3_3
T_19_14_wire_logic_cluster/lc_7/in_3

T_18_12_wire_logic_cluster/lc_3/out
T_16_12_sp4_h_l_3
T_19_12_sp4_v_t_38
T_19_15_lc_trk_g1_6
T_19_15_wire_logic_cluster/lc_2/in_3

T_18_12_wire_logic_cluster/lc_3/out
T_17_12_lc_trk_g3_3
T_17_12_wire_logic_cluster/lc_2/in_0

T_18_12_wire_logic_cluster/lc_3/out
T_18_12_sp4_h_l_11
T_21_12_sp4_v_t_46
T_20_14_lc_trk_g0_0
T_20_14_wire_logic_cluster/lc_2/in_0

T_18_12_wire_logic_cluster/lc_3/out
T_18_12_sp4_h_l_11
T_21_12_sp4_v_t_46
T_20_14_lc_trk_g0_0
T_20_14_wire_logic_cluster/lc_1/in_1

T_18_12_wire_logic_cluster/lc_3/out
T_18_12_sp4_h_l_11
T_21_12_sp4_v_t_46
T_20_15_lc_trk_g3_6
T_20_15_wire_logic_cluster/lc_6/in_3

T_18_12_wire_logic_cluster/lc_3/out
T_18_12_sp4_h_l_11
T_17_8_sp4_v_t_46
T_16_11_lc_trk_g3_6
T_16_11_wire_logic_cluster/lc_6/in_3

T_18_12_wire_logic_cluster/lc_3/out
T_18_12_sp4_h_l_11
T_21_12_sp4_v_t_46
T_20_14_lc_trk_g0_0
T_20_14_wire_logic_cluster/lc_3/in_1

T_18_12_wire_logic_cluster/lc_3/out
T_19_12_sp4_h_l_6
T_22_8_sp4_v_t_37
T_22_11_lc_trk_g1_5
T_22_11_wire_logic_cluster/lc_7/in_3

T_18_12_wire_logic_cluster/lc_3/out
T_17_12_lc_trk_g3_3
T_17_12_wire_logic_cluster/lc_5/in_3

T_18_12_wire_logic_cluster/lc_3/out
T_18_12_sp4_h_l_11
T_17_8_sp4_v_t_46
T_16_11_lc_trk_g3_6
T_16_11_wire_logic_cluster/lc_7/in_0

T_18_12_wire_logic_cluster/lc_3/out
T_18_12_sp4_h_l_11
T_21_12_sp4_v_t_46
T_20_15_lc_trk_g3_6
T_20_15_input_2_7
T_20_15_wire_logic_cluster/lc_7/in_2

T_18_12_wire_logic_cluster/lc_3/out
T_17_12_lc_trk_g3_3
T_17_12_wire_logic_cluster/lc_1/in_3

T_18_12_wire_logic_cluster/lc_3/out
T_19_12_sp4_h_l_6
T_22_8_sp4_v_t_37
T_22_11_lc_trk_g1_5
T_22_11_wire_logic_cluster/lc_3/in_3

T_18_12_wire_logic_cluster/lc_3/out
T_18_12_sp4_h_l_11
T_22_12_sp4_h_l_2
T_22_12_lc_trk_g1_7
T_22_12_wire_logic_cluster/lc_7/in_3

T_18_12_wire_logic_cluster/lc_3/out
T_18_12_sp4_h_l_11
T_21_12_sp4_v_t_46
T_21_14_lc_trk_g2_3
T_21_14_input_2_5
T_21_14_wire_logic_cluster/lc_5/in_2

T_18_12_wire_logic_cluster/lc_3/out
T_18_12_sp4_h_l_11
T_21_8_sp4_v_t_40
T_20_10_lc_trk_g1_5
T_20_10_input_2_6
T_20_10_wire_logic_cluster/lc_6/in_2

T_18_12_wire_logic_cluster/lc_3/out
T_18_12_sp4_h_l_11
T_21_12_sp4_v_t_46
T_21_14_lc_trk_g2_3
T_21_14_input_2_7
T_21_14_wire_logic_cluster/lc_7/in_2

T_18_12_wire_logic_cluster/lc_3/out
T_17_11_lc_trk_g2_3
T_17_11_wire_logic_cluster/lc_2/in_3

T_18_12_wire_logic_cluster/lc_3/out
T_17_11_lc_trk_g2_3
T_17_11_wire_logic_cluster/lc_3/in_0

T_18_12_wire_logic_cluster/lc_3/out
T_17_11_lc_trk_g2_3
T_17_11_wire_logic_cluster/lc_1/in_0

T_18_12_wire_logic_cluster/lc_3/out
T_18_12_sp4_h_l_11
T_17_12_sp4_v_t_40
T_16_13_lc_trk_g3_0
T_16_13_input_2_7
T_16_13_wire_logic_cluster/lc_7/in_2

T_18_12_wire_logic_cluster/lc_3/out
T_19_12_sp4_h_l_6
T_22_8_sp4_v_t_37
T_22_10_lc_trk_g2_0
T_22_10_wire_logic_cluster/lc_7/in_3

T_18_12_wire_logic_cluster/lc_3/out
T_19_12_sp4_h_l_6
T_22_8_sp4_v_t_37
T_22_9_lc_trk_g3_5
T_22_9_wire_logic_cluster/lc_5/in_3

T_18_12_wire_logic_cluster/lc_3/out
T_18_12_sp4_h_l_11
T_18_12_lc_trk_g0_6
T_18_12_wire_logic_cluster/lc_3/in_3

End 

Net : U712_CHIP_RAM.DMA_ROW_ADDRESSZ0Z_5
T_24_15_wire_logic_cluster/lc_0/out
T_24_11_sp4_v_t_37
T_21_11_sp4_h_l_6
T_22_11_lc_trk_g2_6
T_22_11_wire_logic_cluster/lc_7/in_1

T_24_15_wire_logic_cluster/lc_0/out
T_24_12_sp4_v_t_40
T_21_12_sp4_h_l_5
T_22_12_lc_trk_g3_5
T_22_12_wire_logic_cluster/lc_7/in_1

End 

Net : U712_CHIP_RAM.CMA_esr_RNO_2Z0Z_5
T_22_11_wire_logic_cluster/lc_7/out
T_22_9_sp4_v_t_43
T_22_13_lc_trk_g1_6
T_22_13_wire_logic_cluster/lc_5/in_0

End 

Net : U712_CHIP_RAM.CMA_esr_RNO_1Z0Z_5
T_22_12_wire_logic_cluster/lc_7/out
T_22_13_lc_trk_g1_7
T_22_13_wire_logic_cluster/lc_5/in_1

End 

Net : U712_CHIP_RAM.N_387
T_16_14_wire_logic_cluster/lc_3/out
T_16_13_lc_trk_g1_3
T_16_13_wire_logic_cluster/lc_7/in_1

End 

Net : U712_CHIP_RAM.DMA_ROW_ADDRESSZ0Z_1
T_22_14_wire_logic_cluster/lc_4/out
T_15_14_sp12_h_l_0
T_16_14_lc_trk_g0_4
T_16_14_wire_logic_cluster/lc_3/in_3

End 

Net : U712_CHIP_RAM.CMA_esr_RNO_0Z0Z_7
T_16_11_wire_logic_cluster/lc_7/out
T_16_11_sp4_h_l_3
T_18_11_lc_trk_g3_6
T_18_11_wire_logic_cluster/lc_2/in_3

End 

Net : U712_CHIP_RAM.DMA_COL_ADDRESSZ0Z_7
T_20_17_wire_logic_cluster/lc_6/out
T_20_15_sp4_v_t_41
T_20_11_sp4_v_t_42
T_17_11_sp4_h_l_7
T_16_11_lc_trk_g1_7
T_16_11_wire_logic_cluster/lc_7/in_3

End 

Net : U712_CHIP_RAM.CMA_esr_RNO_0Z0Z_4
T_20_14_wire_logic_cluster/lc_3/out
T_20_13_sp4_v_t_38
T_21_13_sp4_h_l_3
T_23_13_lc_trk_g2_6
T_23_13_wire_logic_cluster/lc_7/in_3

End 

Net : U712_CHIP_RAM.DMA_COL_ADDRESSZ0Z_4
T_23_15_wire_logic_cluster/lc_2/out
T_23_14_sp4_v_t_36
T_20_14_sp4_h_l_1
T_20_14_lc_trk_g0_4
T_20_14_wire_logic_cluster/lc_3/in_3

End 

Net : U712_CHIP_RAM.DMA_ROW_ADDRESSZ0Z_6
T_21_16_wire_logic_cluster/lc_6/out
T_21_15_sp4_v_t_44
T_21_11_sp4_v_t_44
T_18_11_sp4_h_l_9
T_18_11_lc_trk_g0_4
T_18_11_wire_logic_cluster/lc_1/in_1

End 

Net : U712_CHIP_RAM.DMA_ROW_ADDRESSZ0Z_8
T_20_16_wire_logic_cluster/lc_4/out
T_20_15_sp4_v_t_40
T_20_11_sp4_v_t_40
T_17_11_sp4_h_l_11
T_18_11_lc_trk_g3_3
T_18_11_wire_logic_cluster/lc_3/in_1

End 

Net : U712_CHIP_RAM.DMA_ROW_ADDRESSZ0Z_2
T_24_14_wire_logic_cluster/lc_7/out
T_24_9_sp12_v_t_22
T_13_9_sp12_h_l_1
T_20_9_lc_trk_g1_1
T_20_9_wire_logic_cluster/lc_3/in_1

End 

Net : U712_CHIP_RAM.DMA_ROW_ADDRESSZ0Z_7
T_21_16_wire_logic_cluster/lc_7/out
T_19_16_sp12_h_l_1
T_18_4_sp12_v_t_22
T_18_11_lc_trk_g2_2
T_18_11_input_2_2
T_18_11_wire_logic_cluster/lc_2/in_2

End 

Net : U712_CHIP_RAM.CMA_esr_RNO_0Z0Z_2
T_20_10_wire_logic_cluster/lc_6/out
T_20_9_lc_trk_g0_6
T_20_9_wire_logic_cluster/lc_3/in_3

End 

Net : U712_CHIP_RAM.CMA_esr_RNO_0Z0Z_8
T_17_11_wire_logic_cluster/lc_1/out
T_18_11_lc_trk_g1_1
T_18_11_wire_logic_cluster/lc_3/in_3

End 

Net : U712_CHIP_RAM.DMA_COL_ADDRESSZ0Z_8
T_19_17_wire_logic_cluster/lc_7/out
T_19_15_sp4_v_t_43
T_19_11_sp4_v_t_39
T_16_11_sp4_h_l_2
T_17_11_lc_trk_g2_2
T_17_11_wire_logic_cluster/lc_1/in_3

T_19_17_wire_logic_cluster/lc_7/out
T_19_17_lc_trk_g1_7
T_19_17_wire_logic_cluster/lc_7/in_3

End 

Net : U712_CHIP_RAM.DMA_COL_ADDRESSZ0Z_2
T_22_15_wire_logic_cluster/lc_3/out
T_22_14_sp4_v_t_38
T_22_10_sp4_v_t_46
T_19_10_sp4_h_l_5
T_20_10_lc_trk_g2_5
T_20_10_wire_logic_cluster/lc_6/in_3

End 

Net : U712_CHIP_RAM.N_378
T_16_15_wire_logic_cluster/lc_4/out
T_16_11_sp4_v_t_45
T_16_13_lc_trk_g2_0
T_16_13_wire_logic_cluster/lc_7/in_3

End 

Net : U712_CHIP_RAM.DMA_COL_ADDRESSZ0Z_1
T_22_15_wire_logic_cluster/lc_2/out
T_17_15_sp12_h_l_0
T_16_15_lc_trk_g1_0
T_16_15_wire_logic_cluster/lc_4/in_3

End 

Net : U712_CHIP_RAM.DMA_ROW_ADDRESSZ0Z_0
T_21_16_wire_logic_cluster/lc_0/out
T_21_12_sp4_v_t_37
T_21_13_lc_trk_g3_5
T_21_13_wire_logic_cluster/lc_7/in_1

End 

Net : U712_CHIP_RAM.DMA_ROW_ADDRESSZ0Z_9
T_23_14_wire_logic_cluster/lc_3/out
T_23_11_sp4_v_t_46
T_23_12_lc_trk_g2_6
T_23_12_wire_logic_cluster/lc_1/in_3

End 

Net : U712_CHIP_RAM.CMA_esr_RNO_0Z0Z_0
T_20_15_wire_logic_cluster/lc_7/out
T_21_12_sp4_v_t_39
T_21_13_lc_trk_g3_7
T_21_13_wire_logic_cluster/lc_7/in_3

End 

Net : U712_CHIP_RAM.DMA_COL_ADDRESSZ0Z_0
T_22_15_wire_logic_cluster/lc_5/out
T_21_15_sp4_h_l_2
T_20_15_lc_trk_g0_2
T_20_15_wire_logic_cluster/lc_7/in_3

End 

Net : U712_CHIP_RAM.DMA_ROW_ADDRESSZ0Z_4
T_23_14_wire_logic_cluster/lc_6/out
T_23_13_lc_trk_g0_6
T_23_13_wire_logic_cluster/lc_7/in_1

End 

Net : U712_CHIP_RAM.DMA_ROW_ADDRESSZ0Z_3
T_22_14_wire_logic_cluster/lc_0/out
T_22_13_lc_trk_g0_0
T_22_13_wire_logic_cluster/lc_7/in_1

End 

Net : U712_CHIP_RAM.DMA_COL_ADDRESSZ0Z_6
T_21_15_wire_logic_cluster/lc_4/out
T_21_11_sp4_v_t_45
T_18_11_sp4_h_l_2
T_17_11_lc_trk_g0_2
T_17_11_wire_logic_cluster/lc_3/in_3

End 

Net : U712_CHIP_RAM.CMA_esr_RNO_0Z0Z_6
T_17_11_wire_logic_cluster/lc_3/out
T_18_8_sp4_v_t_47
T_18_11_lc_trk_g1_7
T_18_11_wire_logic_cluster/lc_1/in_3

End 

Net : U712_CHIP_RAM.REFRESH5lt7
T_15_12_wire_logic_cluster/lc_0/out
T_15_9_sp4_v_t_40
T_16_13_sp4_h_l_11
T_20_13_sp4_h_l_7
T_20_13_lc_trk_g1_2
T_20_13_wire_logic_cluster/lc_6/in_3

End 

Net : U712_CHIP_RAM.REFRESH_COUNTERZ0Z_3
T_14_12_wire_logic_cluster/lc_3/out
T_15_12_lc_trk_g1_3
T_15_12_wire_logic_cluster/lc_0/in_0

T_14_12_wire_logic_cluster/lc_3/out
T_14_12_lc_trk_g1_3
T_14_12_wire_logic_cluster/lc_3/in_1

End 

Net : U712_CHIP_RAM.REFRESH_COUNTERZ0Z_1
T_14_12_wire_logic_cluster/lc_1/out
T_15_12_lc_trk_g0_1
T_15_12_wire_logic_cluster/lc_0/in_1

T_14_12_wire_logic_cluster/lc_1/out
T_14_12_lc_trk_g3_1
T_14_12_wire_logic_cluster/lc_1/in_1

End 

Net : U712_CHIP_RAM.REFRESH_COUNTERZ0Z_4
T_14_12_wire_logic_cluster/lc_4/out
T_15_12_lc_trk_g0_4
T_15_12_input_2_0
T_15_12_wire_logic_cluster/lc_0/in_2

T_14_12_wire_logic_cluster/lc_4/out
T_14_12_lc_trk_g3_4
T_14_12_wire_logic_cluster/lc_4/in_1

End 

Net : U712_CHIP_RAM.REFRESH_COUNTERZ0Z_2
T_14_12_wire_logic_cluster/lc_2/out
T_15_12_lc_trk_g1_2
T_15_12_wire_logic_cluster/lc_0/in_3

T_14_12_wire_logic_cluster/lc_2/out
T_14_12_lc_trk_g1_2
T_14_12_wire_logic_cluster/lc_2/in_1

End 

Net : U712_CHIP_RAM.REFRESH5lto7_0
T_14_13_wire_logic_cluster/lc_2/out
T_14_13_sp4_h_l_9
T_18_13_sp4_h_l_5
T_20_13_lc_trk_g3_0
T_20_13_wire_logic_cluster/lc_6/in_1

End 

Net : U712_CHIP_RAM.REFRESH_COUNTERZ0Z_5
T_14_12_wire_logic_cluster/lc_5/out
T_14_13_lc_trk_g0_5
T_14_13_wire_logic_cluster/lc_2/in_3

T_14_12_wire_logic_cluster/lc_5/out
T_14_12_lc_trk_g1_5
T_14_12_wire_logic_cluster/lc_5/in_1

End 

Net : U712_CHIP_RAM.REFRESH_COUNTERZ0Z_6
T_14_12_wire_logic_cluster/lc_6/out
T_14_13_lc_trk_g1_6
T_14_13_wire_logic_cluster/lc_2/in_1

T_14_12_wire_logic_cluster/lc_6/out
T_14_12_lc_trk_g1_6
T_14_12_wire_logic_cluster/lc_6/in_1

End 

Net : U712_CHIP_RAM.REFRESH_COUNTERZ0Z_7
T_14_12_wire_logic_cluster/lc_7/out
T_14_9_sp4_v_t_38
T_15_13_sp4_h_l_9
T_19_13_sp4_h_l_9
T_20_13_lc_trk_g3_1
T_20_13_wire_logic_cluster/lc_6/in_0

T_14_12_wire_logic_cluster/lc_7/out
T_14_12_lc_trk_g1_7
T_14_12_wire_logic_cluster/lc_7/in_1

End 

Net : U712_CHIP_RAM.DMA_COL_ADDRESSZ0Z_5
T_21_15_wire_logic_cluster/lc_6/out
T_21_14_lc_trk_g0_6
T_21_14_wire_logic_cluster/lc_5/in_3

End 

Net : U712_CHIP_RAM.CMA_esr_RNO_0Z0Z_3
T_21_14_wire_logic_cluster/lc_7/out
T_22_13_lc_trk_g3_7
T_22_13_wire_logic_cluster/lc_7/in_3

End 

Net : U712_CHIP_RAM.CMA_esr_RNO_0Z0Z_5
T_21_14_wire_logic_cluster/lc_5/out
T_22_13_lc_trk_g3_5
T_22_13_wire_logic_cluster/lc_5/in_3

End 

Net : U712_CHIP_RAM.DMA_COL_ADDRESSZ0Z_3
T_22_15_wire_logic_cluster/lc_4/out
T_21_14_lc_trk_g2_4
T_21_14_wire_logic_cluster/lc_7/in_3

End 

Net : U712_CHIP_RAM.DMA_AZ0Z1
T_21_17_wire_logic_cluster/lc_0/out
T_21_14_sp4_v_t_40
T_18_14_sp4_h_l_5
T_17_14_lc_trk_g1_5
T_17_14_wire_logic_cluster/lc_3/in_3

End 

Net : U712_CHIP_RAM.WRITE_CYCLE_0_sqmuxa_1_cascade_
T_18_13_wire_logic_cluster/lc_3/ltout
T_18_13_wire_logic_cluster/lc_4/in_2

End 

Net : U712_CHIP_RAM.SDRAM_COUNTERZ0Z_6
T_20_12_wire_logic_cluster/lc_6/out
T_20_12_sp4_h_l_1
T_19_12_lc_trk_g1_1
T_19_12_wire_logic_cluster/lc_6/in_0

T_20_12_wire_logic_cluster/lc_6/out
T_20_12_lc_trk_g1_6
T_20_12_wire_logic_cluster/lc_6/in_1

End 

Net : U712_CHIP_RAM.un1_SDRAM_COUNTER47_2_0_0
T_17_12_wire_logic_cluster/lc_0/out
T_17_12_sp4_h_l_5
T_16_8_sp4_v_t_47
T_16_12_lc_trk_g0_2
T_16_12_wire_logic_cluster/lc_0/cen

End 

Net : U712_CHIP_RAM.un1_SDRAM_COUNTER47_2_0
T_18_13_wire_logic_cluster/lc_5/out
T_17_12_lc_trk_g3_5
T_17_12_wire_logic_cluster/lc_0/in_0

T_18_13_wire_logic_cluster/lc_5/out
T_17_14_lc_trk_g0_5
T_17_14_wire_logic_cluster/lc_3/in_0

End 

Net : U712_CHIP_RAM.un1_SDRAM_COUNTER47_2_0_0_0_cascade_
T_18_13_wire_logic_cluster/lc_4/ltout
T_18_13_wire_logic_cluster/lc_5/in_2

End 

Net : U712_CHIP_RAM.N_344
T_19_12_wire_logic_cluster/lc_6/out
T_18_13_lc_trk_g1_6
T_18_13_wire_logic_cluster/lc_0/in_3

T_19_12_wire_logic_cluster/lc_6/out
T_19_12_lc_trk_g0_6
T_19_12_wire_logic_cluster/lc_5/in_3

T_19_12_wire_logic_cluster/lc_6/out
T_18_12_lc_trk_g2_6
T_18_12_wire_logic_cluster/lc_5/in_3

T_19_12_wire_logic_cluster/lc_6/out
T_19_11_sp4_v_t_44
T_19_14_lc_trk_g1_4
T_19_14_wire_logic_cluster/lc_2/in_3

T_19_12_wire_logic_cluster/lc_6/out
T_18_12_lc_trk_g2_6
T_18_12_input_2_6
T_18_12_wire_logic_cluster/lc_6/in_2

T_19_12_wire_logic_cluster/lc_6/out
T_19_6_sp12_v_t_23
T_19_16_lc_trk_g2_4
T_19_16_wire_logic_cluster/lc_1/in_3

T_19_12_wire_logic_cluster/lc_6/out
T_19_12_lc_trk_g0_6
T_19_12_input_2_4
T_19_12_wire_logic_cluster/lc_4/in_2

End 

Net : U712_CHIP_RAM.N_503
T_18_13_wire_logic_cluster/lc_0/out
T_18_13_lc_trk_g2_0
T_18_13_wire_logic_cluster/lc_3/in_3

T_18_13_wire_logic_cluster/lc_0/out
T_18_13_lc_trk_g2_0
T_18_13_wire_logic_cluster/lc_4/in_0

T_18_13_wire_logic_cluster/lc_0/out
T_18_11_sp4_v_t_45
T_19_15_sp4_h_l_2
T_19_15_lc_trk_g0_7
T_19_15_wire_logic_cluster/lc_0/in_3

T_18_13_wire_logic_cluster/lc_0/out
T_18_13_lc_trk_g2_0
T_18_13_wire_logic_cluster/lc_2/in_0

T_18_13_wire_logic_cluster/lc_0/out
T_18_14_lc_trk_g1_0
T_18_14_wire_logic_cluster/lc_6/in_3

T_18_13_wire_logic_cluster/lc_0/out
T_18_9_sp12_v_t_23
T_18_16_lc_trk_g3_3
T_18_16_wire_logic_cluster/lc_5/in_3

T_18_13_wire_logic_cluster/lc_0/out
T_17_13_sp4_h_l_8
T_20_13_sp4_v_t_45
T_19_16_lc_trk_g3_5
T_19_16_wire_logic_cluster/lc_5/in_3

T_18_13_wire_logic_cluster/lc_0/out
T_17_13_sp4_h_l_8
T_20_13_sp4_v_t_45
T_19_16_lc_trk_g3_5
T_19_16_wire_logic_cluster/lc_6/in_0

T_18_13_wire_logic_cluster/lc_0/out
T_17_13_sp4_h_l_8
T_16_9_sp4_v_t_45
T_16_12_lc_trk_g0_5
T_16_12_wire_logic_cluster/lc_0/in_3

End 

Net : U712_CHIP_RAM.N_503_cascade_
T_18_13_wire_logic_cluster/lc_0/ltout
T_18_13_wire_logic_cluster/lc_1/in_2

End 

Net : U712_CHIP_RAM.N_596
T_18_13_wire_logic_cluster/lc_1/out
T_18_13_lc_trk_g1_1
T_18_13_wire_logic_cluster/lc_5/in_1

T_18_13_wire_logic_cluster/lc_1/out
T_17_14_lc_trk_g1_1
T_17_14_wire_logic_cluster/lc_1/in_3

End 

Net : U712_CHIP_RAM.SDRAM_COUNTERZ0Z_5
T_20_12_wire_logic_cluster/lc_5/out
T_19_12_sp4_h_l_2
T_19_12_lc_trk_g1_7
T_19_12_input_2_6
T_19_12_wire_logic_cluster/lc_6/in_2

T_20_12_wire_logic_cluster/lc_5/out
T_20_12_lc_trk_g1_5
T_20_12_wire_logic_cluster/lc_5/in_1

End 

Net : U712_CHIP_RAM.SDRAM_COUNTERZ0Z_4
T_20_12_wire_logic_cluster/lc_4/out
T_19_12_lc_trk_g3_4
T_19_12_wire_logic_cluster/lc_6/in_1

T_20_12_wire_logic_cluster/lc_4/out
T_20_12_lc_trk_g3_4
T_20_12_wire_logic_cluster/lc_4/in_1

End 

Net : U712_CHIP_RAM.SDRAM_COUNTERZ0Z_7
T_20_12_wire_logic_cluster/lc_7/out
T_19_12_lc_trk_g2_7
T_19_12_wire_logic_cluster/lc_6/in_3

T_20_12_wire_logic_cluster/lc_7/out
T_20_12_lc_trk_g1_7
T_20_12_wire_logic_cluster/lc_7/in_1

End 

Net : U712_CHIP_RAM.un1_SDRAM_COUNTER47_2_0_0_a2_0
T_20_12_wire_logic_cluster/lc_0/out
T_20_9_sp4_v_t_40
T_17_13_sp4_h_l_5
T_18_13_lc_trk_g2_5
T_18_13_wire_logic_cluster/lc_4/in_1

T_20_12_wire_logic_cluster/lc_0/out
T_20_9_sp4_v_t_40
T_20_13_sp4_v_t_40
T_19_16_lc_trk_g3_0
T_19_16_wire_logic_cluster/lc_6/in_1

End 

Net : DMA_CYCLEm
T_16_12_wire_logic_cluster/lc_0/out
T_13_12_sp12_h_l_0
T_20_12_lc_trk_g1_0
T_20_12_wire_logic_cluster/lc_0/in_3

T_16_12_wire_logic_cluster/lc_0/out
T_13_12_sp12_h_l_0
T_18_12_lc_trk_g0_4
T_18_12_wire_logic_cluster/lc_5/in_1

T_16_12_wire_logic_cluster/lc_0/out
T_16_12_sp4_h_l_5
T_19_12_sp4_v_t_40
T_20_16_sp4_h_l_11
T_19_16_lc_trk_g1_3
T_19_16_wire_logic_cluster/lc_7/in_1

T_16_12_wire_logic_cluster/lc_0/out
T_17_9_sp4_v_t_41
T_18_13_sp4_h_l_10
T_20_13_lc_trk_g2_7
T_20_13_wire_logic_cluster/lc_2/in_3

T_16_12_wire_logic_cluster/lc_0/out
T_17_9_sp4_v_t_41
T_18_13_sp4_h_l_10
T_17_13_sp4_v_t_47
T_17_16_lc_trk_g1_7
T_17_16_wire_logic_cluster/lc_3/in_3

T_16_12_wire_logic_cluster/lc_0/out
T_17_9_sp4_v_t_41
T_18_13_sp4_h_l_10
T_17_13_sp4_v_t_47
T_17_16_lc_trk_g1_7
T_17_16_wire_logic_cluster/lc_6/in_0

T_16_12_wire_logic_cluster/lc_0/out
T_16_12_sp4_h_l_5
T_19_12_sp4_v_t_40
T_16_16_sp4_h_l_5
T_18_16_lc_trk_g3_0
T_18_16_wire_logic_cluster/lc_0/in_3

End 

Net : U712_CHIP_RAM.N_509
T_19_14_wire_logic_cluster/lc_1/out
T_18_13_lc_trk_g2_1
T_18_13_wire_logic_cluster/lc_3/in_0

T_19_14_wire_logic_cluster/lc_1/out
T_20_13_lc_trk_g2_1
T_20_13_wire_logic_cluster/lc_4/in_3

T_19_14_wire_logic_cluster/lc_1/out
T_20_13_lc_trk_g2_1
T_20_13_wire_logic_cluster/lc_7/in_0

T_19_14_wire_logic_cluster/lc_1/out
T_19_15_lc_trk_g0_1
T_19_15_wire_logic_cluster/lc_0/in_1

T_19_14_wire_logic_cluster/lc_1/out
T_18_14_lc_trk_g3_1
T_18_14_input_2_6
T_18_14_wire_logic_cluster/lc_6/in_2

T_19_14_wire_logic_cluster/lc_1/out
T_19_3_sp12_v_t_22
T_19_12_lc_trk_g3_6
T_19_12_wire_logic_cluster/lc_0/in_1

T_19_14_wire_logic_cluster/lc_1/out
T_19_13_lc_trk_g1_1
T_19_13_wire_logic_cluster/lc_3/in_1

T_19_14_wire_logic_cluster/lc_1/out
T_19_12_sp4_v_t_47
T_16_12_sp4_h_l_4
T_16_12_lc_trk_g1_1
T_16_12_input_2_0
T_16_12_wire_logic_cluster/lc_0/in_2

T_19_14_wire_logic_cluster/lc_1/out
T_18_14_lc_trk_g3_1
T_18_14_wire_logic_cluster/lc_1/in_3

End 

Net : U712_CHIP_RAM.SDRAM_COUNTERZ0Z_1
T_20_12_wire_logic_cluster/lc_1/out
T_20_10_sp4_v_t_47
T_17_14_sp4_h_l_10
T_19_14_lc_trk_g2_7
T_19_14_wire_logic_cluster/lc_1/in_0

T_20_12_wire_logic_cluster/lc_1/out
T_19_11_lc_trk_g2_1
T_19_11_wire_logic_cluster/lc_6/in_1

T_20_12_wire_logic_cluster/lc_1/out
T_20_10_sp4_v_t_47
T_17_14_sp4_h_l_10
T_18_14_lc_trk_g3_2
T_18_14_wire_logic_cluster/lc_4/in_1

T_20_12_wire_logic_cluster/lc_1/out
T_19_13_lc_trk_g0_1
T_19_13_wire_logic_cluster/lc_4/in_1

T_20_12_wire_logic_cluster/lc_1/out
T_20_11_lc_trk_g1_1
T_20_11_wire_logic_cluster/lc_3/in_1

T_20_12_wire_logic_cluster/lc_1/out
T_19_12_lc_trk_g2_1
T_19_12_wire_logic_cluster/lc_2/in_1

T_20_12_wire_logic_cluster/lc_1/out
T_20_12_lc_trk_g3_1
T_20_12_wire_logic_cluster/lc_1/in_1

T_20_12_wire_logic_cluster/lc_1/out
T_19_11_lc_trk_g2_1
T_19_11_wire_logic_cluster/lc_0/in_1

T_20_12_wire_logic_cluster/lc_1/out
T_20_12_sp4_h_l_7
T_19_12_sp4_v_t_36
T_18_16_lc_trk_g1_1
T_18_16_input_2_4
T_18_16_wire_logic_cluster/lc_4/in_2

T_20_12_wire_logic_cluster/lc_1/out
T_20_11_lc_trk_g1_1
T_20_11_wire_logic_cluster/lc_4/in_0

T_20_12_wire_logic_cluster/lc_1/out
T_20_11_lc_trk_g1_1
T_20_11_wire_logic_cluster/lc_2/in_0

T_20_12_wire_logic_cluster/lc_1/out
T_20_13_lc_trk_g1_1
T_20_13_wire_logic_cluster/lc_1/in_3

T_20_12_wire_logic_cluster/lc_1/out
T_20_12_sp4_h_l_7
T_19_12_sp4_v_t_36
T_19_16_lc_trk_g1_1
T_19_16_wire_logic_cluster/lc_1/in_1

End 

Net : U712_CHIP_RAM.N_452
T_19_15_wire_logic_cluster/lc_0/out
T_18_16_lc_trk_g0_0
T_18_16_wire_logic_cluster/lc_3/in_1

End 

Net : U712_CHIP_RAM.SDRAM_COUNTERZ0Z_3
T_20_12_wire_logic_cluster/lc_3/out
T_19_11_lc_trk_g2_3
T_19_11_wire_logic_cluster/lc_6/in_3

T_20_12_wire_logic_cluster/lc_3/out
T_20_11_sp4_v_t_38
T_19_14_lc_trk_g2_6
T_19_14_wire_logic_cluster/lc_1/in_1

T_20_12_wire_logic_cluster/lc_3/out
T_19_13_lc_trk_g1_3
T_19_13_wire_logic_cluster/lc_7/in_1

T_20_12_wire_logic_cluster/lc_3/out
T_19_13_lc_trk_g1_3
T_19_13_input_2_4
T_19_13_wire_logic_cluster/lc_4/in_2

T_20_12_wire_logic_cluster/lc_3/out
T_20_11_lc_trk_g1_3
T_20_11_wire_logic_cluster/lc_3/in_3

T_20_12_wire_logic_cluster/lc_3/out
T_20_11_lc_trk_g1_3
T_20_11_wire_logic_cluster/lc_7/in_3

T_20_12_wire_logic_cluster/lc_3/out
T_20_12_sp4_h_l_11
T_19_12_sp4_v_t_46
T_18_16_lc_trk_g2_3
T_18_16_wire_logic_cluster/lc_4/in_1

T_20_12_wire_logic_cluster/lc_3/out
T_20_11_sp4_v_t_38
T_20_15_sp4_v_t_43
T_19_16_lc_trk_g3_3
T_19_16_input_2_0
T_19_16_wire_logic_cluster/lc_0/in_2

T_20_12_wire_logic_cluster/lc_3/out
T_20_12_sp4_h_l_11
T_16_12_sp4_h_l_7
T_18_12_lc_trk_g2_2
T_18_12_input_2_2
T_18_12_wire_logic_cluster/lc_2/in_2

T_20_12_wire_logic_cluster/lc_3/out
T_20_12_lc_trk_g1_3
T_20_12_wire_logic_cluster/lc_3/in_1

End 

Net : U712_CHIP_RAM.N_510
T_19_11_wire_logic_cluster/lc_6/out
T_19_10_sp4_v_t_44
T_18_13_lc_trk_g3_4
T_18_13_wire_logic_cluster/lc_1/in_0

T_19_11_wire_logic_cluster/lc_6/out
T_19_10_sp4_v_t_44
T_18_13_lc_trk_g3_4
T_18_13_wire_logic_cluster/lc_4/in_3

T_19_11_wire_logic_cluster/lc_6/out
T_19_12_lc_trk_g1_6
T_19_12_wire_logic_cluster/lc_3/in_0

T_19_11_wire_logic_cluster/lc_6/out
T_19_5_sp12_v_t_23
T_19_16_lc_trk_g2_3
T_19_16_wire_logic_cluster/lc_5/in_0

T_19_11_wire_logic_cluster/lc_6/out
T_18_12_lc_trk_g1_6
T_18_12_wire_logic_cluster/lc_6/in_1

T_19_11_wire_logic_cluster/lc_6/out
T_19_5_sp12_v_t_23
T_19_16_lc_trk_g2_3
T_19_16_wire_logic_cluster/lc_6/in_3

T_19_11_wire_logic_cluster/lc_6/out
T_19_12_lc_trk_g1_6
T_19_12_wire_logic_cluster/lc_4/in_1

End 

Net : U712_CHIP_RAM.N_452_0
T_18_16_wire_logic_cluster/lc_3/out
T_17_15_lc_trk_g3_3
T_17_15_wire_logic_cluster/lc_0/cen

End 

Net : U712_CHIP_RAM.un1_SDRAM_COUNTER47_0
T_18_13_wire_logic_cluster/lc_2/out
T_18_12_lc_trk_g1_2
T_18_12_wire_logic_cluster/lc_4/in_3

End 

Net : U712_CHIP_RAM.un1_SDRAM_COUNTER47_0_0
T_18_12_wire_logic_cluster/lc_4/out
T_19_12_sp12_h_l_0
T_19_12_lc_trk_g1_3
T_19_12_wire_logic_cluster/lc_0/cen

End 

Net : U712_CHIP_RAM.SDRAM_CMD_3_sqmuxa_0_0_1_cascade_
T_19_12_wire_logic_cluster/lc_0/ltout
T_19_12_wire_logic_cluster/lc_1/in_2

End 

Net : U712_CHIP_RAM.SDRAM_CMD_3_sqmuxa_0_0_0
T_19_12_wire_logic_cluster/lc_3/out
T_19_12_lc_trk_g0_3
T_19_12_wire_logic_cluster/lc_0/in_3

End 

Net : U712_CHIP_RAM.SDRAM_CMD_3_sqmuxa
T_19_12_wire_logic_cluster/lc_1/out
T_19_11_lc_trk_g1_1
T_19_11_wire_logic_cluster/lc_4/in_0

T_19_12_wire_logic_cluster/lc_1/out
T_19_11_lc_trk_g1_1
T_19_11_wire_logic_cluster/lc_3/in_1

T_19_12_wire_logic_cluster/lc_1/out
T_18_12_lc_trk_g3_1
T_18_12_wire_logic_cluster/lc_3/in_1

T_19_12_wire_logic_cluster/lc_1/out
T_19_11_lc_trk_g1_1
T_19_11_input_2_2
T_19_11_wire_logic_cluster/lc_2/in_2

End 

Net : U712_CHIP_RAM.N_577
T_19_12_wire_logic_cluster/lc_5/out
T_19_12_lc_trk_g1_5
T_19_12_wire_logic_cluster/lc_3/in_3

T_19_12_wire_logic_cluster/lc_5/out
T_20_11_lc_trk_g3_5
T_20_11_wire_logic_cluster/lc_5/in_3

T_19_12_wire_logic_cluster/lc_5/out
T_19_13_lc_trk_g1_5
T_19_13_wire_logic_cluster/lc_3/in_3

T_19_12_wire_logic_cluster/lc_5/out
T_19_13_lc_trk_g1_5
T_19_13_wire_logic_cluster/lc_6/in_0

End 

Net : U712_CHIP_RAM.SDRAM_COUNTERZ0Z_0
T_19_13_wire_logic_cluster/lc_2/out
T_20_12_lc_trk_g3_2
T_20_12_wire_logic_cluster/lc_0/in_1

T_19_13_wire_logic_cluster/lc_2/out
T_19_14_lc_trk_g0_2
T_19_14_wire_logic_cluster/lc_1/in_3

T_19_13_wire_logic_cluster/lc_2/out
T_19_13_lc_trk_g0_2
T_19_13_wire_logic_cluster/lc_7/in_3

T_19_13_wire_logic_cluster/lc_2/out
T_18_13_lc_trk_g2_2
T_18_13_wire_logic_cluster/lc_7/in_3

T_19_13_wire_logic_cluster/lc_2/out
T_18_13_lc_trk_g2_2
T_18_13_wire_logic_cluster/lc_1/in_3

T_19_13_wire_logic_cluster/lc_2/out
T_20_10_sp4_v_t_45
T_20_11_lc_trk_g2_5
T_20_11_wire_logic_cluster/lc_3/in_0

T_19_13_wire_logic_cluster/lc_2/out
T_18_12_lc_trk_g3_2
T_18_12_wire_logic_cluster/lc_0/in_3

T_19_13_wire_logic_cluster/lc_2/out
T_19_13_lc_trk_g0_2
T_19_13_wire_logic_cluster/lc_4/in_0

T_19_13_wire_logic_cluster/lc_2/out
T_20_10_sp4_v_t_45
T_20_11_lc_trk_g2_5
T_20_11_input_2_7
T_20_11_wire_logic_cluster/lc_7/in_2

T_19_13_wire_logic_cluster/lc_2/out
T_18_12_lc_trk_g3_2
T_18_12_input_2_5
T_18_12_wire_logic_cluster/lc_5/in_2

T_19_13_wire_logic_cluster/lc_2/out
T_20_10_sp4_v_t_45
T_20_11_lc_trk_g2_5
T_20_11_wire_logic_cluster/lc_1/in_0

T_19_13_wire_logic_cluster/lc_2/out
T_20_10_sp4_v_t_45
T_20_11_lc_trk_g2_5
T_20_11_wire_logic_cluster/lc_2/in_3

T_19_13_wire_logic_cluster/lc_2/out
T_20_12_sp4_v_t_37
T_19_16_lc_trk_g1_0
T_19_16_wire_logic_cluster/lc_0/in_1

T_19_13_wire_logic_cluster/lc_2/out
T_18_12_lc_trk_g3_2
T_18_12_wire_logic_cluster/lc_6/in_3

T_19_13_wire_logic_cluster/lc_2/out
T_20_12_sp4_v_t_37
T_19_16_lc_trk_g1_0
T_19_16_wire_logic_cluster/lc_7/in_0

T_19_13_wire_logic_cluster/lc_2/out
T_18_12_lc_trk_g3_2
T_18_12_wire_logic_cluster/lc_2/in_1

T_19_13_wire_logic_cluster/lc_2/out
T_19_12_lc_trk_g1_2
T_19_12_wire_logic_cluster/lc_4/in_3

End 

Net : U712_CHIP_RAM.SDRAM_CONFIGUREDZ0
T_19_11_wire_logic_cluster/lc_7/out
T_19_10_sp4_v_t_46
T_18_13_lc_trk_g3_6
T_18_13_wire_logic_cluster/lc_0/in_1

T_19_11_wire_logic_cluster/lc_7/out
T_19_10_sp4_v_t_46
T_19_12_lc_trk_g3_3
T_19_12_wire_logic_cluster/lc_7/in_3

T_19_11_wire_logic_cluster/lc_7/out
T_19_11_lc_trk_g1_7
T_19_11_wire_logic_cluster/lc_5/in_3

T_19_11_wire_logic_cluster/lc_7/out
T_18_12_lc_trk_g0_7
T_18_12_wire_logic_cluster/lc_0/in_1

T_19_11_wire_logic_cluster/lc_7/out
T_19_10_sp4_v_t_46
T_19_12_lc_trk_g3_3
T_19_12_input_2_2
T_19_12_wire_logic_cluster/lc_2/in_2

T_19_11_wire_logic_cluster/lc_7/out
T_19_10_sp4_v_t_46
T_19_13_lc_trk_g0_6
T_19_13_wire_logic_cluster/lc_5/in_3

T_19_11_wire_logic_cluster/lc_7/out
T_18_12_lc_trk_g0_7
T_18_12_wire_logic_cluster/lc_5/in_0

T_19_11_wire_logic_cluster/lc_7/out
T_20_11_lc_trk_g1_7
T_20_11_wire_logic_cluster/lc_7/in_1

T_19_11_wire_logic_cluster/lc_7/out
T_19_11_lc_trk_g1_7
T_19_11_wire_logic_cluster/lc_7/in_3

End 

Net : U712_CHIP_RAM.N_596_cascade_
T_18_13_wire_logic_cluster/lc_1/ltout
T_18_13_wire_logic_cluster/lc_2/in_2

End 

Net : U712_CHIP_RAM.WRITE_CYCLEZ0
T_17_15_wire_logic_cluster/lc_0/out
T_18_12_sp4_v_t_41
T_18_13_lc_trk_g3_1
T_18_13_wire_logic_cluster/lc_7/in_1

T_17_15_wire_logic_cluster/lc_0/out
T_18_14_lc_trk_g2_0
T_18_14_wire_logic_cluster/lc_3/in_3

T_17_15_wire_logic_cluster/lc_0/out
T_18_12_sp4_v_t_41
T_18_13_lc_trk_g3_1
T_18_13_wire_logic_cluster/lc_5/in_3

End 

Net : U712_CHIP_RAM.N_348
T_18_13_wire_logic_cluster/lc_7/out
T_18_12_lc_trk_g1_7
T_18_12_input_2_0
T_18_12_wire_logic_cluster/lc_0/in_2

T_18_13_wire_logic_cluster/lc_7/out
T_18_11_sp4_v_t_43
T_19_11_sp4_h_l_6
T_20_11_lc_trk_g2_6
T_20_11_wire_logic_cluster/lc_5/in_1

T_18_13_wire_logic_cluster/lc_7/out
T_18_12_sp4_v_t_46
T_18_16_lc_trk_g1_3
T_18_16_wire_logic_cluster/lc_4/in_0

T_18_13_wire_logic_cluster/lc_7/out
T_18_12_sp4_v_t_46
T_19_16_sp4_h_l_11
T_19_16_lc_trk_g1_6
T_19_16_input_2_5
T_19_16_wire_logic_cluster/lc_5/in_2

End 

Net : U712_CHIP_RAM.SDRAM_COUNTER_1_sqmuxa_1_i_0_165_i_i_0_cascade_
T_19_11_wire_logic_cluster/lc_0/ltout
T_19_11_wire_logic_cluster/lc_1/in_2

End 

Net : U712_CHIP_RAM.N_362
T_18_12_wire_logic_cluster/lc_0/out
T_19_11_lc_trk_g2_0
T_19_11_input_2_0
T_19_11_wire_logic_cluster/lc_0/in_2

End 

Net : U712_CHIP_RAM.N_132_i
T_19_11_wire_logic_cluster/lc_1/out
T_19_11_sp4_h_l_7
T_18_11_sp4_v_t_42
T_18_14_lc_trk_g0_2
T_18_14_wire_logic_cluster/lc_2/in_0

T_19_11_wire_logic_cluster/lc_1/out
T_20_9_sp4_v_t_46
T_20_12_lc_trk_g0_6
T_20_12_wire_logic_cluster/lc_4/in_0

T_19_11_wire_logic_cluster/lc_1/out
T_20_9_sp4_v_t_46
T_20_12_lc_trk_g0_6
T_20_12_wire_logic_cluster/lc_6/in_0

T_19_11_wire_logic_cluster/lc_1/out
T_19_9_sp4_v_t_47
T_19_13_lc_trk_g1_2
T_19_13_wire_logic_cluster/lc_2/in_3

T_19_11_wire_logic_cluster/lc_1/out
T_20_12_lc_trk_g2_1
T_20_12_wire_logic_cluster/lc_1/in_0

T_19_11_wire_logic_cluster/lc_1/out
T_20_12_lc_trk_g2_1
T_20_12_wire_logic_cluster/lc_3/in_0

T_19_11_wire_logic_cluster/lc_1/out
T_20_12_lc_trk_g2_1
T_20_12_wire_logic_cluster/lc_5/in_0

T_19_11_wire_logic_cluster/lc_1/out
T_20_12_lc_trk_g2_1
T_20_12_wire_logic_cluster/lc_7/in_0

End 

Net : U712_CHIP_RAM.SDRAM_CMD_3_sqmuxa_0_0_a2_0
T_19_13_wire_logic_cluster/lc_7/out
T_18_14_lc_trk_g0_7
T_18_14_wire_logic_cluster/lc_4/in_3

T_19_13_wire_logic_cluster/lc_7/out
T_19_12_lc_trk_g0_7
T_19_12_wire_logic_cluster/lc_2/in_3

End 

Net : U712_CHIP_RAM.un1_SDRAM_COUNTER47_6_i_i_a2_0_2
T_18_14_wire_logic_cluster/lc_4/out
T_18_13_lc_trk_g1_4
T_18_13_wire_logic_cluster/lc_2/in_3

T_18_14_wire_logic_cluster/lc_4/out
T_19_13_sp4_v_t_41
T_18_16_lc_trk_g3_1
T_18_16_wire_logic_cluster/lc_5/in_1

End 

Net : U712_CHIP_RAM.WRITE_CYCLE_2_sqmuxa_1_cascade_
T_18_14_wire_logic_cluster/lc_6/ltout
T_18_14_wire_logic_cluster/lc_7/in_2

End 

Net : U712_CHIP_RAM.WRITE_CYCLE_2_sqmuxa_1_0
T_18_14_wire_logic_cluster/lc_7/out
T_16_14_sp12_h_l_1
T_20_14_lc_trk_g0_2
T_20_14_wire_logic_cluster/lc_1/cen

T_18_14_wire_logic_cluster/lc_7/out
T_16_14_sp12_h_l_1
T_20_14_lc_trk_g0_2
T_20_14_wire_logic_cluster/lc_1/cen

T_18_14_wire_logic_cluster/lc_7/out
T_18_13_sp4_v_t_46
T_18_15_lc_trk_g3_3
T_18_15_wire_logic_cluster/lc_2/cen

T_18_14_wire_logic_cluster/lc_7/out
T_18_13_sp4_v_t_46
T_18_15_lc_trk_g3_3
T_18_15_wire_logic_cluster/lc_2/cen

T_18_14_wire_logic_cluster/lc_7/out
T_18_13_sp4_v_t_46
T_18_15_lc_trk_g3_3
T_18_15_wire_logic_cluster/lc_2/cen

T_18_14_wire_logic_cluster/lc_7/out
T_18_13_sp4_v_t_46
T_18_15_lc_trk_g3_3
T_18_15_wire_logic_cluster/lc_2/cen

T_18_14_wire_logic_cluster/lc_7/out
T_18_12_sp4_v_t_43
T_17_13_lc_trk_g3_3
T_17_13_wire_logic_cluster/lc_4/cen

T_18_14_wire_logic_cluster/lc_7/out
T_18_12_sp4_v_t_43
T_17_13_lc_trk_g3_3
T_17_13_wire_logic_cluster/lc_4/cen

End 

Net : U712_CHIP_RAM.N_508
T_19_12_wire_logic_cluster/lc_7/out
T_19_12_lc_trk_g3_7
T_19_12_wire_logic_cluster/lc_3/in_1

T_19_12_wire_logic_cluster/lc_7/out
T_20_13_lc_trk_g3_7
T_20_13_wire_logic_cluster/lc_7/in_3

T_19_12_wire_logic_cluster/lc_7/out
T_20_13_lc_trk_g3_7
T_20_13_wire_logic_cluster/lc_5/in_3

T_19_12_wire_logic_cluster/lc_7/out
T_20_11_lc_trk_g2_7
T_20_11_wire_logic_cluster/lc_4/in_3

T_19_12_wire_logic_cluster/lc_7/out
T_19_12_lc_trk_g3_7
T_19_12_wire_logic_cluster/lc_0/in_0

T_19_12_wire_logic_cluster/lc_7/out
T_20_11_lc_trk_g3_7
T_20_11_input_2_2
T_20_11_wire_logic_cluster/lc_2/in_2

T_19_12_wire_logic_cluster/lc_7/out
T_19_12_lc_trk_g3_7
T_19_12_wire_logic_cluster/lc_1/in_3

T_19_12_wire_logic_cluster/lc_7/out
T_18_12_lc_trk_g2_7
T_18_12_wire_logic_cluster/lc_2/in_3

T_19_12_wire_logic_cluster/lc_7/out
T_19_11_sp4_v_t_46
T_18_14_lc_trk_g3_6
T_18_14_wire_logic_cluster/lc_2/in_3

End 

Net : U712_CHIP_RAM.N_344_cascade_
T_19_12_wire_logic_cluster/lc_6/ltout
T_19_12_wire_logic_cluster/lc_7/in_2

End 

Net : U712_CHIP_RAM.SDRAM_COUNTER_1_sqmuxa_1_i_0_i_i_o2_0_0
T_18_12_wire_logic_cluster/lc_5/out
T_19_11_lc_trk_g3_5
T_19_11_wire_logic_cluster/lc_1/in_3

T_18_12_wire_logic_cluster/lc_5/out
T_18_12_lc_trk_g1_5
T_18_12_wire_logic_cluster/lc_1/in_3

End 

Net : U712_CHIP_RAM.un1_SDRAM_COUNTER47_6_i_i_0
T_18_16_wire_logic_cluster/lc_5/out
T_19_16_lc_trk_g0_5
T_19_16_wire_logic_cluster/lc_2/in_1

End 

Net : U712_CHIP_RAM.N_462
T_19_16_wire_logic_cluster/lc_5/out
T_19_16_lc_trk_g2_5
T_19_16_wire_logic_cluster/lc_2/in_3

End 

Net : U712_CHIP_RAM.N_147_i_i_a2_0_cascade_
T_20_13_wire_logic_cluster/lc_4/ltout
T_20_13_wire_logic_cluster/lc_5/in_2

End 

Net : U712_CHIP_RAM.N_500_i
T_20_13_wire_logic_cluster/lc_5/out
T_19_13_sp4_h_l_2
T_15_13_sp4_h_l_2
T_18_13_sp4_v_t_42
T_18_14_lc_trk_g2_2
T_18_14_wire_logic_cluster/lc_3/cen

T_20_13_wire_logic_cluster/lc_5/out
T_21_12_sp4_v_t_43
T_18_12_sp4_h_l_6
T_20_12_lc_trk_g3_3
T_20_12_wire_logic_cluster/lc_0/cen

T_20_13_wire_logic_cluster/lc_5/out
T_21_12_sp4_v_t_43
T_18_12_sp4_h_l_6
T_20_12_lc_trk_g3_3
T_20_12_wire_logic_cluster/lc_0/cen

T_20_13_wire_logic_cluster/lc_5/out
T_21_12_sp4_v_t_43
T_18_12_sp4_h_l_6
T_20_12_lc_trk_g3_3
T_20_12_wire_logic_cluster/lc_0/cen

T_20_13_wire_logic_cluster/lc_5/out
T_21_12_sp4_v_t_43
T_18_12_sp4_h_l_6
T_20_12_lc_trk_g3_3
T_20_12_wire_logic_cluster/lc_0/cen

T_20_13_wire_logic_cluster/lc_5/out
T_21_12_sp4_v_t_43
T_18_12_sp4_h_l_6
T_20_12_lc_trk_g3_3
T_20_12_wire_logic_cluster/lc_0/cen

T_20_13_wire_logic_cluster/lc_5/out
T_21_12_sp4_v_t_43
T_18_12_sp4_h_l_6
T_20_12_lc_trk_g3_3
T_20_12_wire_logic_cluster/lc_0/cen

T_20_13_wire_logic_cluster/lc_5/out
T_20_9_sp4_v_t_47
T_19_13_lc_trk_g2_2
T_19_13_wire_logic_cluster/lc_0/cen

End 

Net : U712_CHIP_RAM.N_494
T_20_13_wire_logic_cluster/lc_7/out
T_19_13_lc_trk_g2_7
T_19_13_wire_logic_cluster/lc_6/in_3

End 

Net : U712_CHIP_RAM.SDRAM_CMD_cnst_0_1_57_i_a2_0_0_0
T_19_13_wire_logic_cluster/lc_6/out
T_18_12_lc_trk_g3_6
T_18_12_wire_logic_cluster/lc_3/in_0

End 

Net : U712_CHIP_RAM.un1_CMA25_0_i_cascade_
T_17_12_wire_logic_cluster/lc_2/ltout
T_17_12_wire_logic_cluster/lc_3/in_2

End 

Net : U712_CHIP_RAM.un1_CMA25_0_i_0
T_17_12_wire_logic_cluster/lc_3/out
T_18_9_sp4_v_t_47
T_15_13_sp4_h_l_3
T_19_13_sp4_h_l_6
T_23_13_sp4_h_l_2
T_22_9_sp4_v_t_42
T_22_10_lc_trk_g2_2
T_22_10_wire_logic_cluster/lc_7/cen

T_17_12_wire_logic_cluster/lc_3/out
T_18_9_sp4_v_t_47
T_15_13_sp4_h_l_3
T_19_13_sp4_h_l_6
T_23_13_sp4_h_l_2
T_22_13_lc_trk_g0_2
T_22_13_wire_logic_cluster/lc_1/cen

T_17_12_wire_logic_cluster/lc_3/out
T_18_9_sp4_v_t_47
T_15_13_sp4_h_l_3
T_19_13_sp4_h_l_6
T_23_13_sp4_h_l_2
T_22_13_lc_trk_g0_2
T_22_13_wire_logic_cluster/lc_1/cen

T_17_12_wire_logic_cluster/lc_3/out
T_18_9_sp4_v_t_47
T_15_13_sp4_h_l_3
T_19_13_sp4_h_l_6
T_23_13_sp4_h_l_6
T_23_13_lc_trk_g1_3
T_23_13_wire_logic_cluster/lc_0/cen

T_17_12_wire_logic_cluster/lc_3/out
T_18_9_sp4_v_t_47
T_15_13_sp4_h_l_3
T_19_13_sp4_h_l_6
T_21_13_lc_trk_g3_3
T_21_13_wire_logic_cluster/lc_0/cen

T_17_12_wire_logic_cluster/lc_3/out
T_18_9_sp4_v_t_47
T_15_13_sp4_h_l_3
T_16_13_lc_trk_g3_3
T_16_13_wire_logic_cluster/lc_1/cen

T_17_12_wire_logic_cluster/lc_3/out
T_17_12_sp4_h_l_11
T_21_12_sp4_h_l_7
T_23_12_lc_trk_g2_2
T_23_12_wire_logic_cluster/lc_3/cen

T_17_12_wire_logic_cluster/lc_3/out
T_18_9_sp4_v_t_47
T_19_9_sp4_h_l_3
T_20_9_lc_trk_g3_3
T_20_9_wire_logic_cluster/lc_2/cen

T_17_12_wire_logic_cluster/lc_3/out
T_18_8_sp4_v_t_42
T_18_11_lc_trk_g0_2
T_18_11_wire_logic_cluster/lc_2/cen

T_17_12_wire_logic_cluster/lc_3/out
T_18_8_sp4_v_t_42
T_18_11_lc_trk_g0_2
T_18_11_wire_logic_cluster/lc_2/cen

T_17_12_wire_logic_cluster/lc_3/out
T_18_8_sp4_v_t_42
T_18_11_lc_trk_g0_2
T_18_11_wire_logic_cluster/lc_2/cen

End 

Net : U712_CHIP_RAM.N_279
T_20_11_wire_logic_cluster/lc_5/out
T_19_11_sp4_h_l_2
T_19_11_lc_trk_g0_7
T_19_11_wire_logic_cluster/lc_3/in_0

End 

Net : U712_CHIP_RAM.N_430
T_19_13_wire_logic_cluster/lc_3/out
T_19_9_sp4_v_t_43
T_19_11_lc_trk_g3_6
T_19_11_wire_logic_cluster/lc_2/in_1

T_19_13_wire_logic_cluster/lc_3/out
T_19_9_sp4_v_t_43
T_19_11_lc_trk_g3_6
T_19_11_wire_logic_cluster/lc_4/in_1

End 

Net : U712_CHIP_RAM.SDRAM_COUNTERZ0Z_2
T_18_14_wire_logic_cluster/lc_2/out
T_18_14_lc_trk_g1_2
T_18_14_wire_logic_cluster/lc_3/in_0

T_18_14_wire_logic_cluster/lc_2/out
T_19_10_sp4_v_t_40
T_19_11_lc_trk_g3_0
T_19_11_wire_logic_cluster/lc_5/in_0

T_18_14_wire_logic_cluster/lc_2/out
T_19_11_sp4_v_t_45
T_18_12_lc_trk_g3_5
T_18_12_wire_logic_cluster/lc_0/in_0

T_18_14_wire_logic_cluster/lc_2/out
T_18_13_lc_trk_g1_2
T_18_13_input_2_3
T_18_13_wire_logic_cluster/lc_3/in_2

T_18_14_wire_logic_cluster/lc_2/out
T_19_11_sp4_v_t_45
T_20_11_sp4_h_l_8
T_20_11_lc_trk_g0_5
T_20_11_wire_logic_cluster/lc_7/in_0

T_18_14_wire_logic_cluster/lc_2/out
T_19_11_sp4_v_t_45
T_19_12_lc_trk_g3_5
T_19_12_wire_logic_cluster/lc_2/in_0

T_18_14_wire_logic_cluster/lc_2/out
T_19_13_sp4_v_t_37
T_20_13_sp4_h_l_5
T_20_13_lc_trk_g1_0
T_20_13_wire_logic_cluster/lc_4/in_1

T_18_14_wire_logic_cluster/lc_2/out
T_19_13_lc_trk_g3_2
T_19_13_wire_logic_cluster/lc_4/in_3

T_18_14_wire_logic_cluster/lc_2/out
T_18_14_sp4_h_l_9
T_21_10_sp4_v_t_38
T_20_12_lc_trk_g0_3
T_20_12_wire_logic_cluster/lc_2/in_1

T_18_14_wire_logic_cluster/lc_2/out
T_18_13_lc_trk_g1_2
T_18_13_wire_logic_cluster/lc_5/in_0

T_18_14_wire_logic_cluster/lc_2/out
T_19_11_sp4_v_t_45
T_20_11_sp4_h_l_8
T_20_11_lc_trk_g0_5
T_20_11_wire_logic_cluster/lc_4/in_1

T_18_14_wire_logic_cluster/lc_2/out
T_18_13_lc_trk_g1_2
T_18_13_wire_logic_cluster/lc_2/in_1

T_18_14_wire_logic_cluster/lc_2/out
T_18_14_sp4_h_l_9
T_19_14_lc_trk_g2_1
T_19_14_wire_logic_cluster/lc_2/in_1

T_18_14_wire_logic_cluster/lc_2/out
T_19_15_lc_trk_g2_2
T_19_15_input_2_0
T_19_15_wire_logic_cluster/lc_0/in_2

T_18_14_wire_logic_cluster/lc_2/out
T_18_14_lc_trk_g1_2
T_18_14_wire_logic_cluster/lc_6/in_1

T_18_14_wire_logic_cluster/lc_2/out
T_19_13_sp4_v_t_37
T_20_13_sp4_h_l_5
T_20_13_lc_trk_g1_0
T_20_13_wire_logic_cluster/lc_1/in_0

T_18_14_wire_logic_cluster/lc_2/out
T_19_11_sp4_v_t_45
T_19_12_lc_trk_g3_5
T_19_12_input_2_0
T_19_12_wire_logic_cluster/lc_0/in_2

T_18_14_wire_logic_cluster/lc_2/out
T_19_11_sp4_v_t_45
T_20_11_sp4_h_l_8
T_20_11_lc_trk_g0_5
T_20_11_wire_logic_cluster/lc_2/in_1

T_18_14_wire_logic_cluster/lc_2/out
T_19_13_sp4_v_t_37
T_18_16_lc_trk_g2_5
T_18_16_wire_logic_cluster/lc_4/in_3

T_18_14_wire_logic_cluster/lc_2/out
T_19_11_sp4_v_t_45
T_18_12_lc_trk_g3_5
T_18_12_wire_logic_cluster/lc_6/in_0

T_18_14_wire_logic_cluster/lc_2/out
T_19_13_lc_trk_g3_2
T_19_13_input_2_3
T_19_13_wire_logic_cluster/lc_3/in_2

T_18_14_wire_logic_cluster/lc_2/out
T_19_13_sp4_v_t_37
T_19_16_lc_trk_g1_5
T_19_16_wire_logic_cluster/lc_5/in_1

T_18_14_wire_logic_cluster/lc_2/out
T_19_13_sp4_v_t_37
T_19_16_lc_trk_g1_5
T_19_16_wire_logic_cluster/lc_0/in_0

T_18_14_wire_logic_cluster/lc_2/out
T_18_14_sp4_h_l_9
T_17_10_sp4_v_t_39
T_16_12_lc_trk_g1_2
T_16_12_wire_logic_cluster/lc_0/in_1

T_18_14_wire_logic_cluster/lc_2/out
T_19_11_sp4_v_t_45
T_18_12_lc_trk_g3_5
T_18_12_wire_logic_cluster/lc_2/in_0

T_18_14_wire_logic_cluster/lc_2/out
T_19_11_sp4_v_t_45
T_19_12_lc_trk_g3_5
T_19_12_wire_logic_cluster/lc_4/in_0

T_18_14_wire_logic_cluster/lc_2/out
T_18_14_lc_trk_g1_2
T_18_14_input_2_1
T_18_14_wire_logic_cluster/lc_1/in_2

End 

Net : U712_CHIP_RAM.N_365_cascade_
T_18_14_wire_logic_cluster/lc_3/ltout
T_18_14_wire_logic_cluster/lc_4/in_2

End 

Net : U712_CHIP_RAM.N_462_cascade_
T_19_16_wire_logic_cluster/lc_5/ltout
T_19_16_wire_logic_cluster/lc_6/in_2

End 

Net : U712_CHIP_RAM.un1_SDRAM_COUNTER47_3_0_cascade_
T_19_16_wire_logic_cluster/lc_6/ltout
T_19_16_wire_logic_cluster/lc_7/in_2

End 

Net : U712_CHIP_RAM.DMA_CYCLE_STARTZ0
T_20_13_wire_logic_cluster/lc_2/out
T_18_13_sp4_h_l_1
T_18_13_lc_trk_g0_4
T_18_13_wire_logic_cluster/lc_3/in_1

T_20_13_wire_logic_cluster/lc_2/out
T_19_14_lc_trk_g1_2
T_19_14_wire_logic_cluster/lc_0/in_3

T_20_13_wire_logic_cluster/lc_2/out
T_19_14_lc_trk_g1_2
T_19_14_wire_logic_cluster/lc_6/in_3

T_20_13_wire_logic_cluster/lc_2/out
T_20_13_lc_trk_g3_2
T_20_13_input_2_7
T_20_13_wire_logic_cluster/lc_7/in_2

T_20_13_wire_logic_cluster/lc_2/out
T_20_13_lc_trk_g3_2
T_20_13_wire_logic_cluster/lc_5/in_0

T_20_13_wire_logic_cluster/lc_2/out
T_19_12_lc_trk_g3_2
T_19_12_wire_logic_cluster/lc_1/in_0

T_20_13_wire_logic_cluster/lc_2/out
T_18_13_sp4_h_l_1
T_17_9_sp4_v_t_43
T_16_12_lc_trk_g3_3
T_16_12_wire_logic_cluster/lc_0/in_0

T_20_13_wire_logic_cluster/lc_2/out
T_18_13_sp4_h_l_1
T_17_13_sp4_v_t_36
T_17_15_lc_trk_g2_1
T_17_15_wire_logic_cluster/lc_0/in_3

T_20_13_wire_logic_cluster/lc_2/out
T_20_13_lc_trk_g3_2
T_20_13_wire_logic_cluster/lc_2/in_1

End 

Net : U712_CHIP_RAM.N_147_i_i_a2_0
T_20_13_wire_logic_cluster/lc_4/out
T_19_12_lc_trk_g2_4
T_19_12_wire_logic_cluster/lc_1/in_1

End 

Net : U712_CHIP_RAM.SDRAM_CMD_3_sqmuxa_0_0_a2_0_0_cascade_
T_19_12_wire_logic_cluster/lc_2/ltout
T_19_12_wire_logic_cluster/lc_3/in_2

End 

Net : U712_CHIP_RAM.WRITE_CYCLE_0_sqmuxa_1
T_18_13_wire_logic_cluster/lc_3/out
T_16_13_sp4_h_l_3
T_15_13_lc_trk_g0_3
T_15_13_wire_logic_cluster/lc_0/in_3

T_18_13_wire_logic_cluster/lc_3/out
T_18_13_lc_trk_g0_3
T_18_13_wire_logic_cluster/lc_6/in_3

End 

Net : U712_CHIP_RAM.SDRAM_COUNTER_1_sqmuxa_1_i_0_i_i_a2_1_0
T_19_11_wire_logic_cluster/lc_5/out
T_19_11_lc_trk_g1_5
T_19_11_wire_logic_cluster/lc_0/in_0

End 

Net : U712_CHIP_RAM.N_595_cascade_
T_20_11_wire_logic_cluster/lc_4/ltout
T_20_11_wire_logic_cluster/lc_5/in_2

End 

Net : TACK_EN
T_15_11_wire_logic_cluster/lc_0/out
T_16_9_sp4_v_t_44
T_16_13_sp4_v_t_40
T_16_17_lc_trk_g1_5
T_16_17_wire_logic_cluster/lc_7/in_3

T_15_11_wire_logic_cluster/lc_0/out
T_15_11_lc_trk_g0_0
T_15_11_input_2_0
T_15_11_wire_logic_cluster/lc_0/in_2

T_15_11_wire_logic_cluster/lc_0/out
T_15_7_sp12_v_t_23
T_4_7_sp12_h_l_0
T_7_7_sp4_h_l_5
T_6_3_sp4_v_t_40
T_6_0_span4_vert_32
T_6_0_lc_trk_g0_0
T_6_0_wire_io_cluster/io_1/OUT_ENB

T_15_11_wire_logic_cluster/lc_0/out
T_15_7_sp12_v_t_23
T_16_7_sp12_h_l_0
T_25_7_sp4_h_l_11
T_28_3_sp4_v_t_40
T_28_0_span4_vert_25
T_28_0_span4_horz_r_0
T_29_0_lc_trk_g0_4
T_29_0_wire_io_cluster/io_1/OUT_ENB

T_15_11_wire_logic_cluster/lc_0/out
T_15_7_sp12_v_t_23
T_4_19_sp12_h_l_0
T_3_19_sp12_v_t_23
T_3_23_sp4_v_t_41
T_0_27_span4_horz_20
T_0_27_lc_trk_g0_4
T_0_27_wire_io_cluster/io_1/OUT_ENB

End 

Net : U712_CYCLE_TERM.TACK_RST_0_i
T_16_17_wire_logic_cluster/lc_7/out
T_15_17_sp4_h_l_6
T_19_17_sp4_h_l_6
T_15_17_sp4_h_l_9
T_15_17_lc_trk_g0_4
T_15_17_wire_logic_cluster/lc_5/s_r

End 

Net : U712_CHIP_RAM.N_350
T_19_14_wire_logic_cluster/lc_0/out
T_19_15_lc_trk_g0_0
T_19_15_wire_logic_cluster/lc_0/in_0

T_19_14_wire_logic_cluster/lc_0/out
T_18_14_lc_trk_g3_0
T_18_14_wire_logic_cluster/lc_1/in_0

End 

Net : U712_CHIP_RAM.RAM_CYCLE_DISABLEZ0
T_19_10_wire_logic_cluster/lc_6/out
T_19_4_sp12_v_t_23
T_19_14_lc_trk_g2_4
T_19_14_input_2_0
T_19_14_wire_logic_cluster/lc_0/in_2

T_19_10_wire_logic_cluster/lc_6/out
T_19_4_sp12_v_t_23
T_19_14_lc_trk_g2_4
T_19_14_input_2_6
T_19_14_wire_logic_cluster/lc_6/in_2

T_19_10_wire_logic_cluster/lc_6/out
T_20_9_sp4_v_t_45
T_20_13_lc_trk_g0_0
T_20_13_wire_logic_cluster/lc_4/in_0

End 

Net : U712_CHIP_RAM.DBENn_8_0_0
T_19_14_wire_logic_cluster/lc_2/out
T_19_14_sp4_h_l_9
T_15_14_sp4_h_l_9
T_17_14_lc_trk_g3_4
T_17_14_input_2_3
T_17_14_wire_logic_cluster/lc_3/in_2

End 

Net : CPU_CYCLEm
T_17_14_wire_logic_cluster/lc_1/out
T_18_14_lc_trk_g1_1
T_18_14_wire_logic_cluster/lc_4/in_0

T_17_14_wire_logic_cluster/lc_1/out
T_13_14_sp12_h_l_1
T_19_14_sp4_h_l_6
T_22_10_sp4_v_t_37
T_19_10_sp4_h_l_0
T_20_10_lc_trk_g2_0
T_20_10_wire_logic_cluster/lc_6/in_0

T_17_14_wire_logic_cluster/lc_1/out
T_17_11_sp12_v_t_22
T_18_11_sp12_h_l_1
T_22_11_lc_trk_g1_2
T_22_11_wire_logic_cluster/lc_7/in_0

T_17_14_wire_logic_cluster/lc_1/out
T_17_11_sp4_v_t_42
T_17_12_lc_trk_g2_2
T_17_12_wire_logic_cluster/lc_5/in_1

T_17_14_wire_logic_cluster/lc_1/out
T_13_14_sp12_h_l_1
T_19_14_sp4_h_l_6
T_22_10_sp4_v_t_37
T_22_12_lc_trk_g3_0
T_22_12_input_2_7
T_22_12_wire_logic_cluster/lc_7/in_2

T_17_14_wire_logic_cluster/lc_1/out
T_13_14_sp12_h_l_1
T_20_14_lc_trk_g0_1
T_20_14_wire_logic_cluster/lc_3/in_0

T_17_14_wire_logic_cluster/lc_1/out
T_17_11_sp4_v_t_42
T_18_15_sp4_h_l_7
T_20_15_lc_trk_g2_2
T_20_15_wire_logic_cluster/lc_7/in_1

T_17_14_wire_logic_cluster/lc_1/out
T_17_11_sp4_v_t_42
T_14_11_sp4_h_l_7
T_16_11_lc_trk_g2_2
T_16_11_wire_logic_cluster/lc_7/in_1

T_17_14_wire_logic_cluster/lc_1/out
T_17_11_sp12_v_t_22
T_18_11_sp12_h_l_1
T_17_11_lc_trk_g0_1
T_17_11_input_2_1
T_17_11_wire_logic_cluster/lc_1/in_2

T_17_14_wire_logic_cluster/lc_1/out
T_13_14_sp12_h_l_1
T_16_14_lc_trk_g1_1
T_16_14_wire_logic_cluster/lc_3/in_1

T_17_14_wire_logic_cluster/lc_1/out
T_13_14_sp12_h_l_1
T_21_14_lc_trk_g1_2
T_21_14_wire_logic_cluster/lc_5/in_0

T_17_14_wire_logic_cluster/lc_1/out
T_13_14_sp12_h_l_1
T_21_14_lc_trk_g1_2
T_21_14_wire_logic_cluster/lc_7/in_0

T_17_14_wire_logic_cluster/lc_1/out
T_17_14_sp4_h_l_7
T_20_14_sp4_v_t_42
T_19_16_lc_trk_g0_7
T_19_16_wire_logic_cluster/lc_0/in_3

T_17_14_wire_logic_cluster/lc_1/out
T_16_15_lc_trk_g0_1
T_16_15_wire_logic_cluster/lc_4/in_1

T_17_14_wire_logic_cluster/lc_1/out
T_18_10_sp4_v_t_38
T_17_11_lc_trk_g2_6
T_17_11_wire_logic_cluster/lc_3/in_1

T_17_14_wire_logic_cluster/lc_1/out
T_17_14_sp4_h_l_7
T_21_14_sp4_h_l_3
T_24_10_sp4_v_t_38
T_23_12_lc_trk_g0_3
T_23_12_input_2_1
T_23_12_wire_logic_cluster/lc_1/in_2

T_17_14_wire_logic_cluster/lc_1/out
T_17_14_sp4_h_l_7
T_19_14_lc_trk_g2_2
T_19_14_wire_logic_cluster/lc_3/in_3

T_17_14_wire_logic_cluster/lc_1/out
T_17_14_lc_trk_g0_1
T_17_14_input_2_1
T_17_14_wire_logic_cluster/lc_1/in_2

T_17_14_wire_logic_cluster/lc_1/out
T_17_11_sp12_v_t_22
T_17_16_lc_trk_g2_6
T_17_16_wire_logic_cluster/lc_1/in_3

T_17_14_wire_logic_cluster/lc_1/out
T_17_11_sp12_v_t_22
T_17_16_lc_trk_g2_6
T_17_16_wire_logic_cluster/lc_5/in_3

T_17_14_wire_logic_cluster/lc_1/out
T_16_14_sp4_h_l_10
T_19_14_sp4_v_t_47
T_18_16_lc_trk_g2_2
T_18_16_wire_logic_cluster/lc_1/in_1

T_17_14_wire_logic_cluster/lc_1/out
T_17_11_sp4_v_t_42
T_18_15_sp4_h_l_7
T_20_15_lc_trk_g2_2
T_20_15_input_2_0
T_20_15_wire_logic_cluster/lc_0/in_2

T_17_14_wire_logic_cluster/lc_1/out
T_17_11_sp4_v_t_42
T_17_7_sp4_v_t_42
T_16_10_lc_trk_g3_2
T_16_10_wire_logic_cluster/lc_1/in_0

T_17_14_wire_logic_cluster/lc_1/out
T_16_14_sp4_h_l_10
T_15_14_sp4_v_t_47
T_14_16_lc_trk_g2_2
T_14_16_wire_logic_cluster/lc_3/in_3

T_17_14_wire_logic_cluster/lc_1/out
T_16_14_sp4_h_l_10
T_15_14_sp4_v_t_47
T_14_16_lc_trk_g2_2
T_14_16_wire_logic_cluster/lc_1/in_3

End 

Net : U712_CHIP_RAM.WRITE_CYCLE_2_sqmuxa_1
T_18_14_wire_logic_cluster/lc_6/out
T_17_14_lc_trk_g2_6
T_17_14_wire_logic_cluster/lc_1/in_1

T_18_14_wire_logic_cluster/lc_6/out
T_17_14_lc_trk_g2_6
T_17_14_input_2_0
T_17_14_wire_logic_cluster/lc_0/in_2

End 

Net : U712_CHIP_RAM.WRITE_CYCLE_2_sqmuxa_1_3
T_19_14_wire_logic_cluster/lc_6/out
T_18_14_lc_trk_g2_6
T_18_14_wire_logic_cluster/lc_6/in_0

End 

Net : U712_CHIP_RAM.CMA_esr_RNO_1Z0Z_2
T_19_14_wire_logic_cluster/lc_7/out
T_20_13_sp4_v_t_47
T_20_9_sp4_v_t_43
T_20_10_lc_trk_g2_3
T_20_10_wire_logic_cluster/lc_6/in_1

End 

Net : U712_CHIP_RAM.N_435
T_18_12_wire_logic_cluster/lc_1/out
T_19_13_lc_trk_g2_1
T_19_13_wire_logic_cluster/lc_2/in_1

End 

Net : U712_CHIP_RAM.N_359
T_20_11_wire_logic_cluster/lc_3/out
T_19_11_lc_trk_g3_3
T_19_11_wire_logic_cluster/lc_1/in_1

T_20_11_wire_logic_cluster/lc_3/out
T_20_8_sp4_v_t_46
T_17_12_sp4_h_l_4
T_18_12_lc_trk_g2_4
T_18_12_wire_logic_cluster/lc_1/in_1

End 

Net : U712_CHIP_RAM.SDRAM_CMD_cnst_0_2_29_i_a2_i_i_a2_0_1
T_20_11_wire_logic_cluster/lc_7/out
T_20_11_lc_trk_g0_7
T_20_11_wire_logic_cluster/lc_5/in_0

End 

Net : DBR_SYNCZ0Z_1
T_15_13_wire_logic_cluster/lc_2/out
T_15_10_sp4_v_t_44
T_16_10_sp4_h_l_9
T_18_10_lc_trk_g3_4
T_18_10_wire_logic_cluster/lc_2/in_3

T_15_13_wire_logic_cluster/lc_2/out
T_16_14_lc_trk_g3_2
T_16_14_wire_logic_cluster/lc_4/in_3

T_15_13_wire_logic_cluster/lc_2/out
T_15_11_sp12_v_t_23
T_16_11_sp12_h_l_0
T_17_11_lc_trk_g0_4
T_17_11_wire_logic_cluster/lc_5/in_3

T_15_13_wire_logic_cluster/lc_2/out
T_15_10_sp4_v_t_44
T_16_10_sp4_h_l_9
T_20_10_sp4_h_l_9
T_19_10_lc_trk_g0_1
T_19_10_wire_logic_cluster/lc_5/in_0

T_15_13_wire_logic_cluster/lc_2/out
T_15_10_sp4_v_t_44
T_16_10_sp4_h_l_9
T_20_10_sp4_h_l_9
T_19_10_lc_trk_g0_1
T_19_10_wire_logic_cluster/lc_4/in_1

T_15_13_wire_logic_cluster/lc_2/out
T_15_10_sp4_v_t_44
T_16_10_sp4_h_l_9
T_20_10_sp4_h_l_9
T_19_10_lc_trk_g0_1
T_19_10_wire_logic_cluster/lc_6/in_1

T_15_13_wire_logic_cluster/lc_2/out
T_15_10_sp4_v_t_44
T_16_10_sp4_h_l_9
T_20_10_sp4_h_l_9
T_19_10_lc_trk_g0_1
T_19_10_input_2_7
T_19_10_wire_logic_cluster/lc_7/in_2

T_15_13_wire_logic_cluster/lc_2/out
T_15_10_sp4_v_t_44
T_16_10_sp4_h_l_2
T_18_10_lc_trk_g3_7
T_18_10_wire_logic_cluster/lc_0/in_0

T_15_13_wire_logic_cluster/lc_2/out
T_15_10_sp4_v_t_44
T_16_10_sp4_h_l_2
T_18_10_lc_trk_g3_7
T_18_10_wire_logic_cluster/lc_5/in_1

End 

Net : U712_CHIP_RAM.un1_CAS_COUNTER_cry_1
T_19_10_wire_logic_cluster/lc_1/cout
T_19_10_wire_logic_cluster/lc_2/in_3

Net : DBR_SYNC_i_1
T_18_10_wire_logic_cluster/lc_2/out
T_19_10_lc_trk_g0_2
T_19_10_input_2_0
T_19_10_wire_logic_cluster/lc_0/in_2

T_18_10_wire_logic_cluster/lc_2/out
T_19_10_lc_trk_g1_2
T_19_10_wire_logic_cluster/lc_0/in_3

End 

Net : U712_CHIP_RAM.CAS_COUNTER_RNO_0Z0Z_1
T_19_10_wire_logic_cluster/lc_1/out
T_19_10_lc_trk_g3_1
T_19_10_wire_logic_cluster/lc_7/in_1

End 

Net : U712_CHIP_RAM.un1_CAS_COUNTER_cry_0
T_19_10_wire_logic_cluster/lc_0/cout
T_19_10_wire_logic_cluster/lc_1/in_3

Net : U712_CHIP_RAM.CAS_COUNTER_RNO_0Z0Z_2
T_19_10_wire_logic_cluster/lc_2/out
T_18_10_lc_trk_g2_2
T_18_10_wire_logic_cluster/lc_5/in_3

End 

Net : U712_CHIP_RAM.un1_SDRAM_COUNTER47_6_i_i_a2_1_cascade_
T_18_16_wire_logic_cluster/lc_4/ltout
T_18_16_wire_logic_cluster/lc_5/in_2

End 

Net : U712_CHIP_RAM.REFRESHZ0
T_20_13_wire_logic_cluster/lc_6/out
T_19_14_lc_trk_g0_6
T_19_14_wire_logic_cluster/lc_0/in_0

T_20_13_wire_logic_cluster/lc_6/out
T_19_14_lc_trk_g0_6
T_19_14_wire_logic_cluster/lc_6/in_0

T_20_13_wire_logic_cluster/lc_6/out
T_20_13_lc_trk_g2_6
T_20_13_wire_logic_cluster/lc_3/in_1

T_20_13_wire_logic_cluster/lc_6/out
T_20_13_lc_trk_g2_6
T_20_13_wire_logic_cluster/lc_7/in_1

End 

Net : U712_CHIP_RAM.CPU_CYCLE_STARTZ0
T_19_14_wire_logic_cluster/lc_4/out
T_19_14_lc_trk_g3_4
T_19_14_wire_logic_cluster/lc_0/in_1

T_19_14_wire_logic_cluster/lc_4/out
T_19_14_lc_trk_g3_4
T_19_14_wire_logic_cluster/lc_6/in_1

T_19_14_wire_logic_cluster/lc_4/out
T_20_13_lc_trk_g2_4
T_20_13_wire_logic_cluster/lc_3/in_3

T_19_14_wire_logic_cluster/lc_4/out
T_19_14_lc_trk_g3_4
T_19_14_wire_logic_cluster/lc_3/in_0

End 

Net : U712_CHIP_RAM.CMA_esr_RNO_1Z0Z_0
T_19_15_wire_logic_cluster/lc_2/out
T_20_15_lc_trk_g1_2
T_20_15_wire_logic_cluster/lc_7/in_0

End 

Net : U712_CHIP_RAM.CAS_COUNTER_RNO_0Z0Z_0
T_19_10_wire_logic_cluster/lc_0/out
T_18_10_sp4_h_l_8
T_18_10_lc_trk_g1_5
T_18_10_input_2_0
T_18_10_wire_logic_cluster/lc_0/in_2

End 

Net : U712_CHIP_RAM.N_590
T_19_13_wire_logic_cluster/lc_5/out
T_19_13_lc_trk_g2_5
T_19_13_wire_logic_cluster/lc_3/in_0

End 

Net : U712_CHIP_RAM.N_347_cascade_
T_19_13_wire_logic_cluster/lc_4/ltout
T_19_13_wire_logic_cluster/lc_5/in_2

End 

Net : U712_REG_SM.N_367
T_16_14_wire_logic_cluster/lc_7/out
T_16_15_lc_trk_g0_7
T_16_15_wire_logic_cluster/lc_0/in_3

T_16_14_wire_logic_cluster/lc_7/out
T_16_11_sp4_v_t_38
T_16_12_lc_trk_g2_6
T_16_12_wire_logic_cluster/lc_7/in_3

T_16_14_wire_logic_cluster/lc_7/out
T_16_9_sp12_v_t_22
T_16_16_lc_trk_g3_2
T_16_16_wire_logic_cluster/lc_6/in_3

End 

Net : U712_REG_SM.C1_SYNCZ0Z_1
T_17_14_wire_logic_cluster/lc_7/out
T_16_14_lc_trk_g3_7
T_16_14_wire_logic_cluster/lc_7/in_3

T_17_14_wire_logic_cluster/lc_7/out
T_16_15_lc_trk_g1_7
T_16_15_wire_logic_cluster/lc_5/in_3

T_17_14_wire_logic_cluster/lc_7/out
T_16_15_lc_trk_g1_7
T_16_15_wire_logic_cluster/lc_2/in_0

T_17_14_wire_logic_cluster/lc_7/out
T_16_15_lc_trk_g1_7
T_16_15_wire_logic_cluster/lc_6/in_0

T_17_14_wire_logic_cluster/lc_7/out
T_17_12_sp4_v_t_43
T_14_16_sp4_h_l_11
T_16_16_lc_trk_g3_6
T_16_16_wire_logic_cluster/lc_2/in_3

T_17_14_wire_logic_cluster/lc_7/out
T_18_13_sp4_v_t_47
T_18_16_lc_trk_g0_7
T_18_16_wire_logic_cluster/lc_6/in_3

T_17_14_wire_logic_cluster/lc_7/out
T_17_9_sp12_v_t_22
T_17_11_lc_trk_g2_5
T_17_11_wire_logic_cluster/lc_6/in_3

T_17_14_wire_logic_cluster/lc_7/out
T_18_13_sp4_v_t_47
T_17_17_lc_trk_g2_2
T_17_17_wire_logic_cluster/lc_3/in_3

T_17_14_wire_logic_cluster/lc_7/out
T_17_14_lc_trk_g1_7
T_17_14_wire_logic_cluster/lc_5/in_1

T_17_14_wire_logic_cluster/lc_7/out
T_17_14_lc_trk_g1_7
T_17_14_input_2_4
T_17_14_wire_logic_cluster/lc_4/in_2

End 

Net : U712_REG_SM.N_185_0
T_16_15_wire_logic_cluster/lc_1/out
T_17_13_sp4_v_t_46
T_17_17_lc_trk_g1_3
T_17_17_wire_logic_cluster/lc_2/cen

End 

Net : U712_REG_SM.N_185_cascade_
T_16_15_wire_logic_cluster/lc_0/ltout
T_16_15_wire_logic_cluster/lc_1/in_2

End 

Net : U712_REG_SM.N_441
T_16_15_wire_logic_cluster/lc_5/out
T_16_15_lc_trk_g2_5
T_16_15_wire_logic_cluster/lc_0/in_1

T_16_15_wire_logic_cluster/lc_5/out
T_15_15_lc_trk_g2_5
T_15_15_wire_logic_cluster/lc_4/in_3

T_16_15_wire_logic_cluster/lc_5/out
T_15_16_lc_trk_g0_5
T_15_16_wire_logic_cluster/lc_6/in_3

End 

Net : U712_CHIP_RAM.N_431
T_20_11_wire_logic_cluster/lc_2/out
T_19_11_lc_trk_g2_2
T_19_11_wire_logic_cluster/lc_2/in_0

End 

Net : U712_REG_SM.C3_SYNCZ0Z_1
T_15_14_wire_logic_cluster/lc_3/out
T_16_15_lc_trk_g2_3
T_16_15_wire_logic_cluster/lc_5/in_0

T_15_14_wire_logic_cluster/lc_3/out
T_16_14_lc_trk_g1_3
T_16_14_wire_logic_cluster/lc_7/in_1

T_15_14_wire_logic_cluster/lc_3/out
T_16_15_lc_trk_g2_3
T_16_15_wire_logic_cluster/lc_2/in_3

T_15_14_wire_logic_cluster/lc_3/out
T_16_14_lc_trk_g1_3
T_16_14_wire_logic_cluster/lc_4/in_0

T_15_14_wire_logic_cluster/lc_3/out
T_16_15_lc_trk_g2_3
T_16_15_wire_logic_cluster/lc_6/in_3

T_15_14_wire_logic_cluster/lc_3/out
T_16_13_sp4_v_t_39
T_16_16_lc_trk_g0_7
T_16_16_wire_logic_cluster/lc_2/in_1

T_15_14_wire_logic_cluster/lc_3/out
T_15_11_sp4_v_t_46
T_16_11_sp4_h_l_11
T_17_11_lc_trk_g3_3
T_17_11_wire_logic_cluster/lc_5/in_1

T_15_14_wire_logic_cluster/lc_3/out
T_16_13_sp4_v_t_39
T_15_16_lc_trk_g2_7
T_15_16_wire_logic_cluster/lc_0/in_1

End 

Net : U712_CHIP_RAM.SDRAM_COUNTER_s_2
T_20_12_wire_logic_cluster/lc_2/out
T_20_2_sp12_v_t_23
T_9_14_sp12_h_l_0
T_18_14_lc_trk_g1_4
T_18_14_wire_logic_cluster/lc_2/in_1

End 

Net : U712_CHIP_RAM.CAS_COUNTER_RNO_0Z0Z_3_cascade_
T_19_10_wire_logic_cluster/lc_3/ltout
T_19_10_wire_logic_cluster/lc_4/in_2

End 

Net : U712_CHIP_RAM.un1_CAS_COUNTER_cry_2
T_19_10_wire_logic_cluster/lc_2/cout
T_19_10_wire_logic_cluster/lc_3/in_3

End 

Net : U712_CHIP_RAM.N_362_cascade_
T_18_12_wire_logic_cluster/lc_0/ltout
T_18_12_wire_logic_cluster/lc_1/in_2

End 

Net : U712_CHIP_RAM.N_506_cascade_
T_20_13_wire_logic_cluster/lc_3/ltout
T_20_13_wire_logic_cluster/lc_4/in_2

End 

Net : U712_CHIP_RAM.N_509_cascade_
T_19_14_wire_logic_cluster/lc_1/ltout
T_19_14_wire_logic_cluster/lc_2/in_2

End 

Net : U712_REG_SM.STATE_COUNTZ0Z_8
T_16_15_wire_logic_cluster/lc_3/out
T_16_15_lc_trk_g1_3
T_16_15_wire_logic_cluster/lc_5/in_1

T_16_15_wire_logic_cluster/lc_3/out
T_16_16_lc_trk_g0_3
T_16_16_wire_logic_cluster/lc_0/in_3

T_16_15_wire_logic_cluster/lc_3/out
T_16_16_lc_trk_g0_3
T_16_16_wire_logic_cluster/lc_4/in_3

T_16_15_wire_logic_cluster/lc_3/out
T_17_12_sp4_v_t_47
T_18_16_sp4_h_l_4
T_18_16_lc_trk_g0_1
T_18_16_wire_logic_cluster/lc_6/in_1

T_16_15_wire_logic_cluster/lc_3/out
T_16_15_lc_trk_g1_3
T_16_15_wire_logic_cluster/lc_3/in_3

End 

Net : U712_CHIP_RAM.N_595
T_20_11_wire_logic_cluster/lc_4/out
T_19_11_lc_trk_g3_4
T_19_11_wire_logic_cluster/lc_4/in_3

End 

Net : U712_CHIP_RAM.CPU_COL_ADDRESSZ0Z_2
T_18_15_wire_logic_cluster/lc_2/out
T_19_14_lc_trk_g3_2
T_19_14_wire_logic_cluster/lc_7/in_0

End 

Net : U712_CHIP_RAM.CMA_esr_RNO_1Z0Z_4_cascade_
T_20_14_wire_logic_cluster/lc_2/ltout
T_20_14_wire_logic_cluster/lc_3/in_2

End 

Net : U712_CHIP_RAM.CMA_esr_RNO_1Z0Z_3
T_20_14_wire_logic_cluster/lc_1/out
T_21_14_lc_trk_g1_1
T_21_14_wire_logic_cluster/lc_7/in_1

End 

Net : U712_CHIP_RAM.CMA_esr_RNO_3Z0Z_5
T_20_15_wire_logic_cluster/lc_6/out
T_21_14_lc_trk_g2_6
T_21_14_wire_logic_cluster/lc_5/in_1

End 

Net : U712_CHIP_RAM.SDRAM_COUNTER_cry_1
T_20_12_wire_logic_cluster/lc_1/cout
T_20_12_wire_logic_cluster/lc_2/in_3

Net : U712_CHIP_RAM.CAS_SYNCZ0Z_1
T_20_13_wire_logic_cluster/lc_0/out
T_19_13_sp4_h_l_8
T_18_9_sp4_v_t_36
T_17_12_lc_trk_g2_4
T_17_12_wire_logic_cluster/lc_4/in_0

T_20_13_wire_logic_cluster/lc_0/out
T_20_10_sp4_v_t_40
T_17_10_sp4_h_l_5
T_18_10_lc_trk_g2_5
T_18_10_wire_logic_cluster/lc_7/in_0

T_20_13_wire_logic_cluster/lc_0/out
T_20_10_sp4_v_t_40
T_17_10_sp4_h_l_5
T_19_10_lc_trk_g3_0
T_19_10_wire_logic_cluster/lc_7/in_0

T_20_13_wire_logic_cluster/lc_0/out
T_20_10_sp4_v_t_40
T_17_10_sp4_h_l_5
T_18_10_lc_trk_g2_5
T_18_10_wire_logic_cluster/lc_5/in_0

T_20_13_wire_logic_cluster/lc_0/out
T_20_10_sp4_v_t_40
T_17_10_sp4_h_l_5
T_19_10_lc_trk_g3_0
T_19_10_wire_logic_cluster/lc_4/in_3

T_20_13_wire_logic_cluster/lc_0/out
T_20_10_sp4_v_t_40
T_17_10_sp4_h_l_5
T_19_10_lc_trk_g3_0
T_19_10_wire_logic_cluster/lc_6/in_3

T_20_13_wire_logic_cluster/lc_0/out
T_20_10_sp4_v_t_40
T_17_10_sp4_h_l_5
T_18_10_lc_trk_g2_5
T_18_10_wire_logic_cluster/lc_0/in_3

End 

Net : U712_CHIP_RAM.N_499
T_17_12_wire_logic_cluster/lc_4/out
T_18_12_sp4_h_l_8
T_21_12_sp4_v_t_45
T_20_13_lc_trk_g3_5
T_20_13_wire_logic_cluster/lc_2/in_0

End 

Net : U712_REG_SM.N_407
T_16_12_wire_logic_cluster/lc_7/out
T_17_11_lc_trk_g2_7
T_17_11_wire_logic_cluster/lc_6/in_1

End 

Net : U712_CHIP_RAM.N_354
T_22_11_wire_logic_cluster/lc_6/out
T_22_12_lc_trk_g1_6
T_22_12_wire_logic_cluster/lc_7/in_0

T_22_11_wire_logic_cluster/lc_6/out
T_22_9_sp4_v_t_41
T_19_13_sp4_h_l_4
T_15_13_sp4_h_l_7
T_16_13_lc_trk_g2_7
T_16_13_wire_logic_cluster/lc_7/in_0

T_22_11_wire_logic_cluster/lc_6/out
T_22_9_sp4_v_t_41
T_19_9_sp4_h_l_10
T_20_9_lc_trk_g3_2
T_20_9_wire_logic_cluster/lc_3/in_0

T_22_11_wire_logic_cluster/lc_6/out
T_13_11_sp12_h_l_0
T_18_11_lc_trk_g1_4
T_18_11_wire_logic_cluster/lc_1/in_0

T_22_11_wire_logic_cluster/lc_6/out
T_13_11_sp12_h_l_0
T_18_11_lc_trk_g1_4
T_18_11_wire_logic_cluster/lc_3/in_0

T_22_11_wire_logic_cluster/lc_6/out
T_13_11_sp12_h_l_0
T_18_11_lc_trk_g1_4
T_18_11_wire_logic_cluster/lc_2/in_1

T_22_11_wire_logic_cluster/lc_6/out
T_22_10_sp4_v_t_44
T_22_13_lc_trk_g1_4
T_22_13_wire_logic_cluster/lc_7/in_0

T_22_11_wire_logic_cluster/lc_6/out
T_22_10_sp4_v_t_44
T_21_13_lc_trk_g3_4
T_21_13_wire_logic_cluster/lc_7/in_0

T_22_11_wire_logic_cluster/lc_6/out
T_23_10_sp4_v_t_45
T_23_13_lc_trk_g0_5
T_23_13_wire_logic_cluster/lc_7/in_0

T_22_11_wire_logic_cluster/lc_6/out
T_22_10_lc_trk_g1_6
T_22_10_wire_logic_cluster/lc_7/in_0

End 

Net : U712_CHIP_RAM.SDRAM_COUNTER19
T_18_12_wire_logic_cluster/lc_6/out
T_19_11_lc_trk_g2_6
T_19_11_wire_logic_cluster/lc_7/in_1

End 

Net : U712_REG_SM.N_406
T_16_14_wire_logic_cluster/lc_4/out
T_16_12_sp4_v_t_37
T_17_16_sp4_h_l_6
T_18_16_lc_trk_g2_6
T_18_16_wire_logic_cluster/lc_6/in_0

T_16_14_wire_logic_cluster/lc_4/out
T_16_15_lc_trk_g0_4
T_16_15_wire_logic_cluster/lc_7/in_3

End 

Net : U712_REG_SM.STATE_COUNTZ0Z_2
T_17_11_wire_logic_cluster/lc_6/out
T_17_10_sp4_v_t_44
T_16_14_lc_trk_g2_1
T_16_14_wire_logic_cluster/lc_4/in_1

T_17_11_wire_logic_cluster/lc_6/out
T_16_12_lc_trk_g0_6
T_16_12_wire_logic_cluster/lc_7/in_1

End 

Net : U712_REG_SM.N_445_cascade_
T_18_16_wire_logic_cluster/lc_6/ltout
T_18_16_wire_logic_cluster/lc_7/in_2

End 

Net : U712_CHIP_RAM.CPU_CYCLE_RNI8NMZ0Z9
T_17_12_wire_logic_cluster/lc_5/out
T_16_12_sp4_h_l_2
T_20_12_sp4_h_l_10
T_23_12_sp4_v_t_47
T_23_13_lc_trk_g2_7
T_23_13_input_2_7
T_23_13_wire_logic_cluster/lc_7/in_2

T_17_12_wire_logic_cluster/lc_5/out
T_16_12_sp4_h_l_2
T_20_12_sp4_h_l_2
T_23_12_sp4_v_t_42
T_22_13_lc_trk_g3_2
T_22_13_input_2_7
T_22_13_wire_logic_cluster/lc_7/in_2

T_17_12_wire_logic_cluster/lc_5/out
T_9_12_sp12_h_l_1
T_20_0_span12_vert_22
T_20_9_lc_trk_g3_6
T_20_9_input_2_3
T_20_9_wire_logic_cluster/lc_3/in_2

T_17_12_wire_logic_cluster/lc_5/out
T_18_12_sp4_h_l_10
T_21_12_sp4_v_t_47
T_21_13_lc_trk_g2_7
T_21_13_input_2_7
T_21_13_wire_logic_cluster/lc_7/in_2

T_17_12_wire_logic_cluster/lc_5/out
T_18_11_lc_trk_g3_5
T_18_11_wire_logic_cluster/lc_2/in_0

T_17_12_wire_logic_cluster/lc_5/out
T_18_11_lc_trk_g2_5
T_18_11_input_2_1
T_18_11_wire_logic_cluster/lc_1/in_2

T_17_12_wire_logic_cluster/lc_5/out
T_18_11_lc_trk_g2_5
T_18_11_input_2_3
T_18_11_wire_logic_cluster/lc_3/in_2

End 

Net : U712_REG_SM.REG_CYCLE_5_iv_0_0
T_16_16_wire_logic_cluster/lc_0/out
T_17_16_sp4_h_l_0
T_18_16_lc_trk_g2_0
T_18_16_wire_logic_cluster/lc_7/in_3

End 

Net : U712_CHIP_RAM.CPU_COL_ADDRESSZ0Z_0
T_18_15_wire_logic_cluster/lc_0/out
T_19_15_lc_trk_g1_0
T_19_15_wire_logic_cluster/lc_2/in_1

End 

Net : U712_REG_SM.N_368
T_16_15_wire_logic_cluster/lc_2/out
T_16_16_lc_trk_g1_2
T_16_16_wire_logic_cluster/lc_0/in_1

End 

Net : U712_CHIP_RAM.CMA_esr_RNO_1Z0Z_7_cascade_
T_16_11_wire_logic_cluster/lc_6/ltout
T_16_11_wire_logic_cluster/lc_7/in_2

End 

Net : U712_CHIP_RAM.N_72_cascade_
T_19_16_wire_logic_cluster/lc_1/ltout
T_19_16_wire_logic_cluster/lc_2/in_2

End 

Net : U712_CHIP_RAM.CPU_COL_ADDRESSZ0Z_8
T_17_14_wire_logic_cluster/lc_0/out
T_17_11_sp4_v_t_40
T_17_12_lc_trk_g2_0
T_17_12_wire_logic_cluster/lc_1/in_1

T_17_14_wire_logic_cluster/lc_0/out
T_17_14_lc_trk_g1_0
T_17_14_wire_logic_cluster/lc_0/in_3

End 

Net : U712_CHIP_RAM.CMA_esr_RNO_1Z0Z_8
T_17_12_wire_logic_cluster/lc_1/out
T_17_11_lc_trk_g1_1
T_17_11_wire_logic_cluster/lc_1/in_1

End 

Net : U712_CHIP_RAM.CPU_COL_ADDRESSZ0Z_5
T_18_15_wire_logic_cluster/lc_3/out
T_18_15_sp4_h_l_11
T_20_15_lc_trk_g2_6
T_20_15_input_2_6
T_20_15_wire_logic_cluster/lc_6/in_2

End 

Net : U712_CHIP_RAM.N_354_cascade_
T_22_11_wire_logic_cluster/lc_6/ltout
T_22_11_wire_logic_cluster/lc_7/in_2

End 

Net : U712_REG_SM.un1_STATE_COUNT_3_0_i_0_1
T_15_15_wire_logic_cluster/lc_4/out
T_15_16_lc_trk_g0_4
T_15_16_wire_logic_cluster/lc_3/in_1

End 

Net : U712_REG_SM.N_185
T_16_15_wire_logic_cluster/lc_0/out
T_17_14_lc_trk_g3_0
T_17_14_input_2_5
T_17_14_wire_logic_cluster/lc_5/in_2

T_16_15_wire_logic_cluster/lc_0/out
T_17_14_lc_trk_g3_0
T_17_14_wire_logic_cluster/lc_4/in_3

End 

Net : U712_CHIP_RAM.SDRAM_COUNTER_s_0
T_20_11_wire_logic_cluster/lc_1/out
T_21_9_sp4_v_t_46
T_18_13_sp4_h_l_11
T_19_13_lc_trk_g3_3
T_19_13_input_2_2
T_19_13_wire_logic_cluster/lc_2/in_2

End 

Net : U712_CHIP_RAM.N_451_cascade_
T_19_10_wire_logic_cluster/lc_5/ltout
T_19_10_wire_logic_cluster/lc_6/in_2

End 

Net : U712_CHIP_RAM.SDRAM_CMD_5_sqmuxa_i_i_a2_0_cascade_
T_18_14_wire_logic_cluster/lc_1/ltout
T_18_14_wire_logic_cluster/lc_2/in_2

End 

Net : U712_CHIP_RAM.RAM_CYCLE_DISABLE_6_iv_i_a2_0_3
T_18_10_wire_logic_cluster/lc_7/out
T_19_10_lc_trk_g1_7
T_19_10_wire_logic_cluster/lc_5/in_1

End 

Net : U712_REG_SM.N_358
T_16_15_wire_logic_cluster/lc_6/out
T_16_16_lc_trk_g0_6
T_16_16_wire_logic_cluster/lc_5/in_3

T_16_15_wire_logic_cluster/lc_6/out
T_16_16_lc_trk_g0_6
T_16_16_wire_logic_cluster/lc_7/in_3

T_16_15_wire_logic_cluster/lc_6/out
T_15_16_lc_trk_g1_6
T_15_16_wire_logic_cluster/lc_5/in_0

T_16_15_wire_logic_cluster/lc_6/out
T_15_16_lc_trk_g1_6
T_15_16_wire_logic_cluster/lc_6/in_1

T_16_15_wire_logic_cluster/lc_6/out
T_15_15_lc_trk_g2_6
T_15_15_wire_logic_cluster/lc_3/in_3

End 

Net : U712_REG_SM.N_483
T_16_16_wire_logic_cluster/lc_5/out
T_15_16_lc_trk_g2_5
T_15_16_wire_logic_cluster/lc_4/in_3

T_16_16_wire_logic_cluster/lc_5/out
T_15_16_lc_trk_g2_5
T_15_16_wire_logic_cluster/lc_2/in_3

End 

Net : U712_REG_SM.N_592
T_16_16_wire_logic_cluster/lc_7/out
T_15_16_lc_trk_g3_7
T_15_16_wire_logic_cluster/lc_3/in_3

End 

Net : U712_CHIP_RAM.N_493_cascade_
T_18_12_wire_logic_cluster/lc_2/ltout
T_18_12_wire_logic_cluster/lc_3/in_2

End 

Net : U712_CHIP_RAM.CPU_COL_ADDRESSZ0Z_7
T_17_13_wire_logic_cluster/lc_7/out
T_17_10_sp4_v_t_38
T_16_11_lc_trk_g2_6
T_16_11_wire_logic_cluster/lc_6/in_0

End 

Net : U712_CHIP_RAM.CPU_COL_ADDRESSZ0Z_4
T_20_14_wire_logic_cluster/lc_5/out
T_20_14_lc_trk_g2_5
T_20_14_wire_logic_cluster/lc_2/in_3

End 

Net : U712_CHIP_RAM.CPU_COL_ADDRESSZ0Z_3
T_20_14_wire_logic_cluster/lc_4/out
T_20_14_lc_trk_g2_4
T_20_14_wire_logic_cluster/lc_1/in_3

End 

Net : REG_CYCLEm
T_18_16_wire_logic_cluster/lc_7/out
T_18_16_sp4_h_l_3
T_14_16_sp4_h_l_6
T_16_16_lc_trk_g3_3
T_16_16_input_2_0
T_16_16_wire_logic_cluster/lc_0/in_2

T_18_16_wire_logic_cluster/lc_7/out
T_18_16_lc_trk_g3_7
T_18_16_wire_logic_cluster/lc_7/in_1

T_18_16_wire_logic_cluster/lc_7/out
T_18_15_sp4_v_t_46
T_19_15_sp4_h_l_11
T_20_15_lc_trk_g2_3
T_20_15_wire_logic_cluster/lc_0/in_3

T_18_16_wire_logic_cluster/lc_7/out
T_18_16_sp4_h_l_3
T_17_12_sp4_v_t_45
T_17_8_sp4_v_t_41
T_16_10_lc_trk_g0_4
T_16_10_wire_logic_cluster/lc_1/in_3

End 

Net : U712_CHIP_RAM.N_590_cascade_
T_19_13_wire_logic_cluster/lc_5/ltout
T_19_13_wire_logic_cluster/lc_6/in_2

End 

Net : U712_CHIP_RAM.CMA_5_i_0_9
T_22_11_wire_logic_cluster/lc_3/out
T_23_12_lc_trk_g2_3
T_23_12_wire_logic_cluster/lc_1/in_0

End 

Net : U712_REG_SM.un1_STATE_COUNT_1_sqmuxa_0
T_16_16_wire_logic_cluster/lc_2/out
T_15_16_lc_trk_g2_2
T_15_16_wire_logic_cluster/lc_0/in_0

T_16_16_wire_logic_cluster/lc_2/out
T_15_16_lc_trk_g2_2
T_15_16_wire_logic_cluster/lc_5/in_3

End 

Net : U712_REG_SM.N_366_cascade_
T_16_16_wire_logic_cluster/lc_1/ltout
T_16_16_wire_logic_cluster/lc_2/in_2

End 

Net : U712_REG_SM.REG_CYCLE_STARTZ0
T_16_14_wire_logic_cluster/lc_2/out
T_16_13_sp4_v_t_36
T_16_16_lc_trk_g0_4
T_16_16_wire_logic_cluster/lc_1/in_3

T_16_14_wire_logic_cluster/lc_2/out
T_16_13_sp4_v_t_36
T_16_16_lc_trk_g0_4
T_16_16_wire_logic_cluster/lc_5/in_1

T_16_14_wire_logic_cluster/lc_2/out
T_16_14_lc_trk_g0_2
T_16_14_wire_logic_cluster/lc_1/in_3

End 

Net : U712_CHIP_RAM.RAS_SYNCZ0Z_3
T_17_12_wire_logic_cluster/lc_6/out
T_17_12_lc_trk_g3_6
T_17_12_wire_logic_cluster/lc_4/in_3

T_17_12_wire_logic_cluster/lc_6/out
T_17_12_lc_trk_g3_6
T_17_12_wire_logic_cluster/lc_7/in_0

End 

Net : U712_CHIP_RAM.RAS_SYNCZ0Z_4
T_17_12_wire_logic_cluster/lc_7/out
T_17_12_lc_trk_g2_7
T_17_12_wire_logic_cluster/lc_4/in_1

End 

Net : U712_CHIP_RAM.N_436
T_20_13_wire_logic_cluster/lc_1/out
T_19_13_lc_trk_g3_1
T_19_13_wire_logic_cluster/lc_2/in_0

End 

Net : U712_REG_SM.STATE_COUNTZ0Z_1
T_16_16_wire_logic_cluster/lc_6/out
T_16_15_lc_trk_g0_6
T_16_15_wire_logic_cluster/lc_0/in_0

T_16_16_wire_logic_cluster/lc_6/out
T_16_10_sp12_v_t_23
T_16_12_lc_trk_g3_4
T_16_12_wire_logic_cluster/lc_7/in_0

T_16_16_wire_logic_cluster/lc_6/out
T_16_16_lc_trk_g2_6
T_16_16_wire_logic_cluster/lc_2/in_0

T_16_16_wire_logic_cluster/lc_6/out
T_16_16_lc_trk_g2_6
T_16_16_wire_logic_cluster/lc_6/in_0

T_16_16_wire_logic_cluster/lc_6/out
T_15_16_lc_trk_g3_6
T_15_16_wire_logic_cluster/lc_4/in_1

End 

Net : U712_CHIP_RAM.CPU_COL_ADDRESSZ0Z_1
T_18_15_wire_logic_cluster/lc_1/out
T_17_15_sp4_h_l_10
T_16_15_lc_trk_g0_2
T_16_15_wire_logic_cluster/lc_4/in_0

End 

Net : U712_CHIP_RAM.SDRAM_COUNTER_cry_6
T_20_12_wire_logic_cluster/lc_6/cout
T_20_12_wire_logic_cluster/lc_7/in_3

End 

Net : U712_CHIP_RAM.CPU_COL_ADDRESSZ0Z_6
T_17_13_wire_logic_cluster/lc_4/out
T_17_9_sp4_v_t_45
T_17_11_lc_trk_g3_0
T_17_11_wire_logic_cluster/lc_2/in_1

End 

Net : U712_CHIP_RAM.CMA_esr_RNO_1Z0Z_6_cascade_
T_17_11_wire_logic_cluster/lc_2/ltout
T_17_11_wire_logic_cluster/lc_3/in_2

End 

Net : U712_CHIP_RAM.SDRAM_COUNTER_cry_5
T_20_12_wire_logic_cluster/lc_5/cout
T_20_12_wire_logic_cluster/lc_6/in_3

Net : U712_REG_SM.STATE_COUNTZ0Z_0
T_15_16_wire_logic_cluster/lc_6/out
T_16_16_lc_trk_g1_6
T_16_16_wire_logic_cluster/lc_1/in_0

T_15_16_wire_logic_cluster/lc_6/out
T_15_15_lc_trk_g1_6
T_15_15_wire_logic_cluster/lc_4/in_1

T_15_16_wire_logic_cluster/lc_6/out
T_16_16_lc_trk_g1_6
T_16_16_wire_logic_cluster/lc_5/in_0

T_15_16_wire_logic_cluster/lc_6/out
T_15_16_lc_trk_g2_6
T_15_16_wire_logic_cluster/lc_6/in_0

End 

Net : U712_CHIP_RAM.CAS_COUNTERZ1Z_0
T_18_10_wire_logic_cluster/lc_0/out
T_19_10_lc_trk_g1_0
T_19_10_wire_logic_cluster/lc_0/in_1

T_18_10_wire_logic_cluster/lc_0/out
T_18_10_lc_trk_g1_0
T_18_10_input_2_7
T_18_10_wire_logic_cluster/lc_7/in_2

End 

Net : U712_REG_SM.N_483_cascade_
T_16_16_wire_logic_cluster/lc_5/ltout
T_16_16_wire_logic_cluster/lc_6/in_2

End 

Net : U712_REG_SM.N_366
T_16_16_wire_logic_cluster/lc_1/out
T_15_16_lc_trk_g3_1
T_15_16_input_2_6
T_15_16_wire_logic_cluster/lc_6/in_2

End 

Net : U712_CHIP_RAM.CPU_TACK_8_iv_i_0_a2_1_cascade_
T_19_16_wire_logic_cluster/lc_0/ltout
T_19_16_wire_logic_cluster/lc_1/in_2

End 

Net : U712_REG_SM.N_369_cascade_
T_17_11_wire_logic_cluster/lc_5/ltout
T_17_11_wire_logic_cluster/lc_6/in_2

End 

Net : U712_CHIP_RAM.SDRAM_COUNTER_cry_4
T_20_12_wire_logic_cluster/lc_4/cout
T_20_12_wire_logic_cluster/lc_5/in_3

Net : U712_CHIP_RAM.CAS_COUNTERZ0Z_1
T_19_10_wire_logic_cluster/lc_7/out
T_19_10_lc_trk_g3_7
T_19_10_wire_logic_cluster/lc_1/in_1

T_19_10_wire_logic_cluster/lc_7/out
T_19_10_lc_trk_g3_7
T_19_10_wire_logic_cluster/lc_5/in_3

End 

Net : U712_CHIP_RAM.CAS_COUNTERZ1Z_2
T_18_10_wire_logic_cluster/lc_5/out
T_18_10_lc_trk_g3_5
T_18_10_wire_logic_cluster/lc_7/in_1

T_18_10_wire_logic_cluster/lc_5/out
T_19_10_lc_trk_g0_5
T_19_10_wire_logic_cluster/lc_2/in_1

End 

Net : U712_REG_SM.WRITE_CYCLEZ0
T_15_16_wire_logic_cluster/lc_2/out
T_16_16_lc_trk_g0_2
T_16_16_wire_logic_cluster/lc_0/in_0

T_15_16_wire_logic_cluster/lc_2/out
T_16_16_lc_trk_g0_2
T_16_16_input_2_4
T_16_16_wire_logic_cluster/lc_4/in_2

T_15_16_wire_logic_cluster/lc_2/out
T_15_16_lc_trk_g0_2
T_15_16_input_2_0
T_15_16_wire_logic_cluster/lc_0/in_2

T_15_16_wire_logic_cluster/lc_2/out
T_15_16_lc_trk_g0_2
T_15_16_input_2_2
T_15_16_wire_logic_cluster/lc_2/in_2

End 

Net : U712_CHIP_RAM.SDRAM_COUNTER_cry_3
T_20_12_wire_logic_cluster/lc_3/cout
T_20_12_wire_logic_cluster/lc_4/in_3

Net : U712_CHIP_RAM.CAS_COUNTERZ0Z_3
T_19_10_wire_logic_cluster/lc_4/out
T_18_10_lc_trk_g2_4
T_18_10_wire_logic_cluster/lc_7/in_3

T_19_10_wire_logic_cluster/lc_4/out
T_19_10_lc_trk_g0_4
T_19_10_wire_logic_cluster/lc_3/in_1

End 

Net : U712_CHIP_RAM.N_365
T_18_14_wire_logic_cluster/lc_3/out
T_17_14_lc_trk_g2_3
T_17_14_wire_logic_cluster/lc_1/in_0

End 

Net : U712_CHIP_RAM.SDRAM_COUNTER_cry_2
T_20_12_wire_logic_cluster/lc_2/cout
T_20_12_wire_logic_cluster/lc_3/in_3

Net : U712_REG_SM.STATE_COUNTZ1Z_5
T_15_15_wire_logic_cluster/lc_1/out
T_15_15_lc_trk_g3_1
T_15_15_wire_logic_cluster/lc_4/in_0

T_15_15_wire_logic_cluster/lc_1/out
T_15_15_lc_trk_g3_1
T_15_15_wire_logic_cluster/lc_5/in_3

End 

Net : U712_REG_SM.STATE_COUNTZ0Z_3
T_16_15_wire_logic_cluster/lc_7/out
T_16_16_lc_trk_g1_7
T_16_16_wire_logic_cluster/lc_4/in_0

T_16_15_wire_logic_cluster/lc_7/out
T_16_16_lc_trk_g1_7
T_16_16_wire_logic_cluster/lc_7/in_1

T_16_15_wire_logic_cluster/lc_7/out
T_15_15_lc_trk_g3_7
T_15_15_wire_logic_cluster/lc_3/in_1

T_16_15_wire_logic_cluster/lc_7/out
T_16_15_lc_trk_g3_7
T_16_15_wire_logic_cluster/lc_7/in_1

End 

Net : U712_REG_SM.N_375
T_16_16_wire_logic_cluster/lc_4/out
T_15_16_lc_trk_g3_4
T_15_16_input_2_3
T_15_16_wire_logic_cluster/lc_3/in_2

End 

Net : U712_CHIP_RAM.N_458_cascade_
T_19_14_wire_logic_cluster/lc_3/ltout
T_19_14_wire_logic_cluster/lc_4/in_2

End 

Net : U712_REG_SM.N_455_cascade_
T_16_14_wire_logic_cluster/lc_1/ltout
T_16_14_wire_logic_cluster/lc_2/in_2

End 

Net : U712_REG_SM.START_RSTZ0
T_15_16_wire_logic_cluster/lc_4/out
T_16_12_sp4_v_t_44
T_16_14_lc_trk_g3_1
T_16_14_wire_logic_cluster/lc_1/in_1

T_15_16_wire_logic_cluster/lc_4/out
T_15_16_lc_trk_g2_4
T_15_16_wire_logic_cluster/lc_4/in_0

End 

Net : CPU_TACKm
T_19_16_wire_logic_cluster/lc_2/out
T_19_13_sp4_v_t_44
T_16_17_sp4_h_l_2
T_15_17_lc_trk_g0_2
T_15_17_wire_logic_cluster/lc_5/in_1

T_19_16_wire_logic_cluster/lc_2/out
T_19_16_lc_trk_g2_2
T_19_16_wire_logic_cluster/lc_2/in_0

End 

Net : U712_CHIP_RAM.RAS_SYNCZ0Z_2
T_24_12_wire_logic_cluster/lc_3/out
T_18_12_sp12_h_l_1
T_17_12_lc_trk_g0_1
T_17_12_wire_logic_cluster/lc_6/in_1

End 

Net : U712_CHIP_RAM.SDRAM_COUNTER_cry_0
T_20_12_wire_logic_cluster/lc_0/cout
T_20_12_wire_logic_cluster/lc_1/in_3

Net : U712_CYCLE_TERM.N_36_0_cascade_
T_16_11_wire_logic_cluster/lc_4/ltout
T_16_11_wire_logic_cluster/lc_5/in_2

End 

Net : U712_CYCLE_TERM.TACK_STARTZ0
T_15_17_wire_logic_cluster/lc_5/out
T_16_13_sp4_v_t_46
T_16_9_sp4_v_t_42
T_16_11_lc_trk_g2_7
T_16_11_wire_logic_cluster/lc_4/in_3

T_15_17_wire_logic_cluster/lc_5/out
T_16_13_sp4_v_t_46
T_16_9_sp4_v_t_42
T_16_11_lc_trk_g2_7
T_16_11_input_2_1
T_16_11_wire_logic_cluster/lc_1/in_2

T_15_17_wire_logic_cluster/lc_5/out
T_15_17_lc_trk_g3_5
T_15_17_wire_logic_cluster/lc_5/in_3

T_15_17_wire_logic_cluster/lc_5/out
T_16_13_sp4_v_t_46
T_16_9_sp4_v_t_42
T_15_11_lc_trk_g0_7
T_15_11_wire_logic_cluster/lc_0/in_3

End 

Net : U712_REG_SM.C1_SYNCZ0Z_0
T_17_19_wire_logic_cluster/lc_4/out
T_17_11_sp12_v_t_23
T_17_14_lc_trk_g3_3
T_17_14_wire_logic_cluster/lc_7/in_3

End 

Net : U712_REG_SM.N_358_cascade_
T_16_15_wire_logic_cluster/lc_6/ltout
T_16_15_wire_logic_cluster/lc_7/in_2

End 

Net : U712_REG_SM.N_368_cascade_
T_16_15_wire_logic_cluster/lc_2/ltout
T_16_15_wire_logic_cluster/lc_3/in_2

End 

Net : U712_CHIP_RAM.CAS_SYNCZ0Z_0
T_20_15_wire_logic_cluster/lc_2/out
T_20_12_sp4_v_t_44
T_20_13_lc_trk_g3_4
T_20_13_wire_logic_cluster/lc_0/in_3

End 

Net : DBR_SYNCZ0Z_0
T_14_15_wire_logic_cluster/lc_0/out
T_15_12_sp4_v_t_41
T_15_13_lc_trk_g2_1
T_15_13_wire_logic_cluster/lc_2/in_3

End 

Net : UDSn_c
T_17_14_wire_logic_cluster/lc_5/out
T_17_14_lc_trk_g2_5
T_17_14_wire_logic_cluster/lc_5/in_0

T_17_14_wire_logic_cluster/lc_5/out
T_17_14_sp12_h_l_1
T_28_14_sp12_v_t_22
T_28_26_sp12_v_t_22
T_28_29_sp4_v_t_42
T_24_33_span4_horz_r_1
T_27_33_lc_trk_g1_5
T_27_33_wire_io_cluster/io_0/D_OUT_0

End 

Net : REG_TACK
T_15_16_wire_logic_cluster/lc_3/out
T_15_17_lc_trk_g0_3
T_15_17_wire_logic_cluster/lc_5/in_0

T_15_16_wire_logic_cluster/lc_3/out
T_15_16_lc_trk_g0_3
T_15_16_wire_logic_cluster/lc_3/in_0

End 

Net : U712_REG_SM.STATE_COUNTZ0Z_7
T_15_15_wire_logic_cluster/lc_0/out
T_16_15_lc_trk_g0_0
T_16_15_wire_logic_cluster/lc_3/in_1

End 

Net : BLSn_c
T_15_16_wire_logic_cluster/lc_5/out
T_15_16_lc_trk_g3_5
T_15_16_wire_logic_cluster/lc_5/in_1

T_15_16_wire_logic_cluster/lc_5/out
T_7_16_sp12_h_l_1
T_6_16_sp12_v_t_22
T_6_25_sp4_v_t_36
T_6_29_sp4_v_t_36
T_2_33_span4_horz_r_0
T_5_33_lc_trk_g0_4
T_5_33_wire_io_cluster/io_0/D_OUT_0

T_15_16_wire_logic_cluster/lc_5/out
T_7_16_sp12_h_l_1
T_18_16_sp12_v_t_22
T_19_28_sp12_h_l_1
T_30_28_sp12_v_t_22
T_30_33_lc_trk_g1_6
T_30_33_wire_io_cluster/io_1/D_OUT_0

End 

Net : LDSn_c
T_17_14_wire_logic_cluster/lc_4/out
T_17_14_lc_trk_g1_4
T_17_14_wire_logic_cluster/lc_4/in_1

T_17_14_wire_logic_cluster/lc_4/out
T_17_6_sp12_v_t_23
T_17_18_sp12_v_t_23
T_18_30_sp12_h_l_0
T_25_30_sp4_h_l_9
T_28_30_sp4_v_t_44
T_28_33_lc_trk_g1_4
T_28_33_wire_io_cluster/io_1/D_OUT_0

End 

Net : DBENn_c
T_17_14_wire_logic_cluster/lc_3/out
T_17_14_lc_trk_g1_3
T_17_14_wire_logic_cluster/lc_3/in_1

T_17_14_wire_logic_cluster/lc_3/out
T_17_13_sp4_v_t_38
T_17_16_lc_trk_g1_6
T_17_16_input_2_3
T_17_16_wire_logic_cluster/lc_3/in_2

T_17_14_wire_logic_cluster/lc_3/out
T_17_13_sp4_v_t_38
T_17_16_lc_trk_g1_6
T_17_16_wire_logic_cluster/lc_6/in_1

T_17_14_wire_logic_cluster/lc_3/out
T_18_13_sp4_v_t_39
T_18_16_lc_trk_g1_7
T_18_16_wire_logic_cluster/lc_0/in_0

T_17_14_wire_logic_cluster/lc_3/out
T_11_14_sp12_h_l_1
T_10_2_sp12_v_t_22
T_10_1_sp4_v_t_46
T_10_0_span4_vert_7
T_6_0_span4_horz_r_1
T_8_0_lc_trk_g1_1
T_8_0_wire_io_cluster/io_0/D_OUT_0

End 

Net : DBDIR_c
T_15_13_wire_logic_cluster/lc_0/out
T_15_13_lc_trk_g1_0
T_15_13_wire_logic_cluster/lc_0/in_1

T_15_13_wire_logic_cluster/lc_0/out
T_12_13_sp12_h_l_0
T_11_1_sp12_v_t_23
T_11_0_span12_vert_0
T_11_0_lc_trk_g1_0
T_11_0_wire_io_cluster/io_1/D_OUT_0

End 

Net : DMA_WRITE_CYCLE
T_18_13_wire_logic_cluster/lc_6/out
T_18_13_lc_trk_g2_6
T_18_13_input_2_6
T_18_13_wire_logic_cluster/lc_6/in_2

T_18_13_wire_logic_cluster/lc_6/out
T_18_7_sp12_v_t_23
T_18_19_sp12_v_t_23
T_18_26_lc_trk_g3_3
T_18_26_wire_logic_cluster/lc_0/in_0

T_18_13_wire_logic_cluster/lc_6/out
T_17_13_sp12_h_l_0
T_28_13_sp12_v_t_23
T_28_25_sp12_v_t_23
T_28_26_lc_trk_g3_7
T_28_26_input_2_4
T_28_26_wire_logic_cluster/lc_4/in_2

End 

Net : U712_CHIP_RAM.RAS_SYNCZ0Z_1
T_24_13_wire_logic_cluster/lc_7/out
T_24_12_lc_trk_g1_7
T_24_12_wire_logic_cluster/lc_3/in_3

End 

Net : LATCH_CLK_c
T_19_16_wire_logic_cluster/lc_7/out
T_19_16_lc_trk_g1_7
T_19_16_wire_logic_cluster/lc_7/in_3

T_19_16_wire_logic_cluster/lc_7/out
T_19_11_sp12_v_t_22
T_8_23_sp12_h_l_1
T_7_23_sp12_v_t_22
T_7_33_lc_trk_g1_5
T_7_33_wire_io_cluster/io_0/D_OUT_0

End 

Net : U712_CHIP_RAM.RAS_SYNCZ0Z_0
T_24_13_wire_logic_cluster/lc_3/out
T_24_13_lc_trk_g1_3
T_24_13_wire_logic_cluster/lc_7/in_3

End 

Net : U712_REG_SM.C3_SYNCZ0Z_0
T_14_14_wire_logic_cluster/lc_2/out
T_15_14_lc_trk_g0_2
T_15_14_wire_logic_cluster/lc_3/in_3

End 

Net : U712_REG_SM.STATE_COUNTZ1Z_4
T_15_15_wire_logic_cluster/lc_3/out
T_15_15_lc_trk_g1_3
T_15_15_wire_logic_cluster/lc_1/in_3

End 

Net : U712_REG_SM.STATE_COUNTZ1Z_6
T_15_15_wire_logic_cluster/lc_5/out
T_15_15_lc_trk_g0_5
T_15_15_wire_logic_cluster/lc_0/in_3

End 

Net : PRnW_c
T_15_16_wire_logic_cluster/lc_0/out
T_15_16_lc_trk_g1_0
T_15_16_wire_logic_cluster/lc_0/in_3

T_15_16_wire_logic_cluster/lc_0/out
T_12_16_sp12_h_l_0
T_23_16_sp12_v_t_23
T_23_22_sp4_v_t_39
T_23_26_sp4_v_t_47
T_23_30_sp4_v_t_43
T_23_33_span4_horz_r_3
T_26_33_lc_trk_g0_7
T_26_33_wire_io_cluster/io_1/D_OUT_0

End 

Net : U712_CYCLE_TERM.TACK_STATEZ0Z_1
T_16_11_wire_logic_cluster/lc_2/out
T_16_11_lc_trk_g0_2
T_16_11_wire_logic_cluster/lc_4/in_0

T_16_11_wire_logic_cluster/lc_2/out
T_16_11_lc_trk_g0_2
T_16_11_wire_logic_cluster/lc_1/in_3

T_16_11_wire_logic_cluster/lc_2/out
T_15_11_lc_trk_g3_2
T_15_11_wire_logic_cluster/lc_0/in_1

End 

Net : U712_CYCLE_TERM.TACK_STATEZ0Z_0
T_16_11_wire_logic_cluster/lc_1/out
T_16_11_lc_trk_g2_1
T_16_11_wire_logic_cluster/lc_4/in_1

T_16_11_wire_logic_cluster/lc_1/out
T_16_11_lc_trk_g2_1
T_16_11_wire_logic_cluster/lc_1/in_0

T_16_11_wire_logic_cluster/lc_1/out
T_16_11_lc_trk_g2_1
T_16_11_wire_logic_cluster/lc_5/in_0

T_16_11_wire_logic_cluster/lc_1/out
T_16_11_lc_trk_g2_1
T_16_11_wire_logic_cluster/lc_2/in_3

T_16_11_wire_logic_cluster/lc_1/out
T_15_11_lc_trk_g3_1
T_15_11_wire_logic_cluster/lc_0/in_0

End 

Net : TACK_OUT
T_16_11_wire_logic_cluster/lc_5/out
T_16_11_lc_trk_g1_5
T_16_11_wire_logic_cluster/lc_5/in_3

T_16_11_wire_logic_cluster/lc_5/out
T_16_4_sp12_v_t_22
T_5_4_sp12_h_l_1
T_7_4_sp4_h_l_2
T_6_0_span4_vert_39
T_6_0_lc_trk_g0_7
T_6_0_wire_io_cluster/io_1/D_OUT_0

T_16_11_wire_logic_cluster/lc_5/out
T_16_4_sp12_v_t_22
T_17_4_sp12_h_l_1
T_23_4_sp4_h_l_6
T_26_0_span4_vert_43
T_26_0_span4_horz_r_3
T_29_0_lc_trk_g0_7
T_29_0_wire_io_cluster/io_1/D_OUT_0

T_16_11_wire_logic_cluster/lc_5/out
T_16_4_sp12_v_t_22
T_5_16_sp12_h_l_1
T_4_16_sp12_v_t_22
T_4_23_sp4_v_t_38
T_0_27_span4_horz_8
T_0_27_lc_trk_g1_0
T_0_27_wire_io_cluster/io_1/D_OUT_0

End 

Net : U712_CHIP_RAM.REFRESH_COUNTER_cry_6
T_14_12_wire_logic_cluster/lc_6/cout
T_14_12_wire_logic_cluster/lc_7/in_3

End 

Net : U712_CHIP_RAM.REFRESH5lto0
T_14_12_wire_logic_cluster/lc_0/out
T_14_12_lc_trk_g3_0
T_14_12_wire_logic_cluster/lc_0/in_1

End 

Net : U712_CHIP_RAM.REFRESH_COUNTER_cry_5
T_14_12_wire_logic_cluster/lc_5/cout
T_14_12_wire_logic_cluster/lc_6/in_3

Net : U712_CHIP_RAM.REFRESH_COUNTER_cry_4
T_14_12_wire_logic_cluster/lc_4/cout
T_14_12_wire_logic_cluster/lc_5/in_3

Net : U712_CHIP_RAM.REFRESH_COUNTER_cry_3
T_14_12_wire_logic_cluster/lc_3/cout
T_14_12_wire_logic_cluster/lc_4/in_3

Net : U712_CHIP_RAM.REFRESH_COUNTER_cry_2
T_14_12_wire_logic_cluster/lc_2/cout
T_14_12_wire_logic_cluster/lc_3/in_3

Net : U712_CHIP_RAM.REFRESH_COUNTER_cry_1
T_14_12_wire_logic_cluster/lc_1/cout
T_14_12_wire_logic_cluster/lc_2/in_3

Net : U712_CHIP_RAM.REFRESH_COUNTER_cry_0
T_14_12_wire_logic_cluster/lc_0/cout
T_14_12_wire_logic_cluster/lc_1/in_3

Net : A_c_6
T_0_18_wire_io_cluster/io_1/D_IN_0
T_0_18_span12_horz_12
T_7_18_sp12_h_l_0
T_14_18_sp4_h_l_9
T_17_14_sp4_v_t_44
T_18_14_sp4_h_l_2
T_20_14_lc_trk_g3_7
T_20_14_wire_logic_cluster/lc_5/in_3

End 

Net : A_c_7
T_0_18_wire_io_cluster/io_0/D_IN_0
T_0_18_span12_horz_8
T_9_18_sp12_h_l_0
T_16_18_sp4_h_l_9
T_19_14_sp4_v_t_44
T_18_15_lc_trk_g3_4
T_18_15_wire_logic_cluster/lc_3/in_0

End 

Net : A_c_8
T_0_17_wire_io_cluster/io_1/D_IN_0
T_0_17_span12_horz_12
T_7_17_sp12_h_l_0
T_18_5_sp12_v_t_23
T_18_11_sp4_v_t_39
T_17_13_lc_trk_g0_2
T_17_13_wire_logic_cluster/lc_4/in_0

End 

Net : A_c_9
T_0_16_wire_io_cluster/io_0/D_IN_0
T_0_16_span12_horz_8
T_9_16_sp12_h_l_0
T_16_16_sp4_h_l_9
T_19_12_sp4_v_t_44
T_19_15_lc_trk_g0_4
T_19_15_wire_logic_cluster/lc_2/in_0

T_0_16_wire_io_cluster/io_0/D_IN_0
T_0_16_span12_horz_16
T_5_16_sp12_h_l_0
T_16_16_sp12_v_t_23
T_16_28_sp12_v_t_23
T_16_33_lc_trk_g0_7
T_16_33_wire_io_cluster/io_1/D_OUT_0

End 

Net : C1_c
T_4_33_wire_io_cluster/io_1/D_IN_0
T_4_33_span4_horz_r_2
T_8_33_span4_horz_r_2
T_12_33_span4_horz_r_2
T_16_33_span4_horz_r_2
T_17_33_lc_trk_g1_6
T_17_33_wire_gbuf/in

T_4_33_wire_io_cluster/io_1/D_IN_0
T_4_31_sp12_v_t_23
T_4_19_sp12_v_t_23
T_5_19_sp12_h_l_0
T_17_19_sp12_h_l_0
T_17_19_lc_trk_g1_3
T_17_19_wire_logic_cluster/lc_4/in_0

End 

Net : C1_c_g
T_17_33_wire_gbuf/out
T_0_0_fabout_1
T_0_0_glb_netwk_1
T_19_17_wire_logic_cluster/lc_3/clk

T_17_33_wire_gbuf/out
T_0_0_fabout_1
T_0_0_glb_netwk_1
T_20_17_wire_logic_cluster/lc_3/clk

T_17_33_wire_gbuf/out
T_0_0_fabout_1
T_0_0_glb_netwk_1
T_21_17_wire_logic_cluster/lc_3/clk

T_17_33_wire_gbuf/out
T_0_0_fabout_1
T_0_0_glb_netwk_1
T_21_15_wire_logic_cluster/lc_3/clk

T_17_33_wire_gbuf/out
T_0_0_fabout_1
T_0_0_glb_netwk_1
T_22_15_wire_logic_cluster/lc_3/clk

T_17_33_wire_gbuf/out
T_0_0_fabout_1
T_0_0_glb_netwk_1
T_14_12_wire_logic_cluster/lc_3/clk

T_17_33_wire_gbuf/out
T_0_0_fabout_1
T_0_0_glb_netwk_1
T_14_12_wire_logic_cluster/lc_3/clk

T_17_33_wire_gbuf/out
T_0_0_fabout_1
T_0_0_glb_netwk_1
T_14_12_wire_logic_cluster/lc_3/clk

T_17_33_wire_gbuf/out
T_0_0_fabout_1
T_0_0_glb_netwk_1
T_14_12_wire_logic_cluster/lc_3/clk

T_17_33_wire_gbuf/out
T_0_0_fabout_1
T_0_0_glb_netwk_1
T_14_12_wire_logic_cluster/lc_3/clk

T_17_33_wire_gbuf/out
T_0_0_fabout_1
T_0_0_glb_netwk_1
T_14_12_wire_logic_cluster/lc_3/clk

T_17_33_wire_gbuf/out
T_0_0_fabout_1
T_0_0_glb_netwk_1
T_14_12_wire_logic_cluster/lc_3/clk

T_17_33_wire_gbuf/out
T_0_0_fabout_1
T_0_0_glb_netwk_1
T_14_12_wire_logic_cluster/lc_3/clk

T_17_33_wire_gbuf/out
T_0_0_fabout_1
T_0_0_glb_netwk_1
T_23_15_wire_logic_cluster/lc_3/clk

End 

Net : C3_c
T_4_33_wire_io_cluster/io_0/D_IN_0
T_4_29_sp12_v_t_23
T_4_17_sp12_v_t_23
T_5_17_sp12_h_l_0
T_12_17_sp4_h_l_9
T_15_13_sp4_v_t_38
T_14_14_lc_trk_g2_6
T_14_14_wire_logic_cluster/lc_2/in_0

T_4_33_wire_io_cluster/io_0/D_IN_0
T_4_29_sp12_v_t_23
T_4_17_sp12_v_t_23
T_5_17_sp12_h_l_0
T_14_17_sp4_h_l_11
T_18_17_sp4_h_l_2
T_22_17_sp4_h_l_2
T_26_17_sp4_h_l_10
T_30_17_sp4_h_l_6
T_33_13_span4_vert_t_15
T_33_16_lc_trk_g0_7
T_33_16_wire_gbuf/in

End 

Net : C3_c_g
T_33_16_wire_gbuf/out
T_0_0_fabout_7
T_0_0_glb_netwk_7
T_24_15_wire_logic_cluster/lc_3/clk

T_33_16_wire_gbuf/out
T_0_0_fabout_7
T_0_0_glb_netwk_7
T_24_14_wire_logic_cluster/lc_3/clk

T_33_16_wire_gbuf/out
T_0_0_fabout_7
T_0_0_glb_netwk_7
T_21_16_wire_logic_cluster/lc_3/clk

T_33_16_wire_gbuf/out
T_0_0_fabout_7
T_0_0_glb_netwk_7
T_21_16_wire_logic_cluster/lc_3/clk

T_33_16_wire_gbuf/out
T_0_0_fabout_7
T_0_0_glb_netwk_7
T_21_16_wire_logic_cluster/lc_3/clk

T_33_16_wire_gbuf/out
T_0_0_fabout_7
T_0_0_glb_netwk_7
T_23_14_wire_logic_cluster/lc_3/clk

T_33_16_wire_gbuf/out
T_0_0_fabout_7
T_0_0_glb_netwk_7
T_23_14_wire_logic_cluster/lc_3/clk

T_33_16_wire_gbuf/out
T_0_0_fabout_7
T_0_0_glb_netwk_7
T_20_16_wire_logic_cluster/lc_3/clk

T_33_16_wire_gbuf/out
T_0_0_fabout_7
T_0_0_glb_netwk_7
T_22_14_wire_logic_cluster/lc_3/clk

T_33_16_wire_gbuf/out
T_0_0_fabout_7
T_0_0_glb_netwk_7
T_22_14_wire_logic_cluster/lc_3/clk

End 

Net : CASLn_c
T_33_30_wire_io_cluster/io_0/D_IN_0
T_29_30_sp12_h_l_0
T_28_18_sp12_v_t_23
T_28_26_lc_trk_g3_0
T_28_26_wire_logic_cluster/lc_4/in_3

T_33_30_wire_io_cluster/io_0/D_IN_0
T_29_30_sp12_h_l_0
T_17_30_sp12_h_l_0
T_22_30_sp4_h_l_7
T_21_26_sp4_v_t_37
T_18_26_sp4_h_l_6
T_18_26_lc_trk_g0_3
T_18_26_wire_logic_cluster/lc_0/in_3

T_33_30_wire_io_cluster/io_0/D_IN_0
T_33_30_span12_horz_0
T_32_18_sp12_v_t_23
T_21_18_sp12_h_l_0
T_20_6_sp12_v_t_23
T_20_15_lc_trk_g2_7
T_20_15_wire_logic_cluster/lc_0/in_1

T_33_30_wire_io_cluster/io_0/D_IN_0
T_33_30_span12_horz_0
T_32_18_sp12_v_t_23
T_21_18_sp12_h_l_0
T_20_6_sp12_v_t_23
T_20_15_lc_trk_g2_7
T_20_15_wire_logic_cluster/lc_2/in_3

T_33_30_wire_io_cluster/io_0/D_IN_0
T_33_30_span12_horz_0
T_21_30_sp12_h_l_0
T_20_18_sp12_v_t_23
T_20_16_sp4_v_t_47
T_17_16_sp4_h_l_4
T_17_16_lc_trk_g0_1
T_17_16_wire_logic_cluster/lc_3/in_0

T_33_30_wire_io_cluster/io_0/D_IN_0
T_33_30_span12_horz_0
T_21_30_sp12_h_l_0
T_20_18_sp12_v_t_23
T_20_16_sp4_v_t_47
T_17_16_sp4_h_l_4
T_17_16_lc_trk_g0_1
T_17_16_input_2_1
T_17_16_wire_logic_cluster/lc_1/in_2

End 

Net : CASUn_c
T_33_29_wire_io_cluster/io_1/D_IN_0
T_30_29_sp4_h_l_9
T_29_25_sp4_v_t_44
T_28_26_lc_trk_g3_4
T_28_26_wire_logic_cluster/lc_4/in_1

T_33_29_wire_io_cluster/io_1/D_IN_0
T_31_29_sp12_h_l_0
T_19_29_sp12_h_l_0
T_18_17_sp12_v_t_23
T_18_26_lc_trk_g2_7
T_18_26_wire_logic_cluster/lc_0/in_1

T_33_29_wire_io_cluster/io_1/D_IN_0
T_23_29_sp12_h_l_0
T_22_17_sp12_v_t_23
T_22_15_sp4_v_t_47
T_19_15_sp4_h_l_4
T_20_15_lc_trk_g2_4
T_20_15_wire_logic_cluster/lc_0/in_0

T_33_29_wire_io_cluster/io_1/D_IN_0
T_23_29_sp12_h_l_0
T_22_17_sp12_v_t_23
T_22_15_sp4_v_t_47
T_19_15_sp4_h_l_4
T_20_15_lc_trk_g2_4
T_20_15_wire_logic_cluster/lc_2/in_0

T_33_29_wire_io_cluster/io_1/D_IN_0
T_23_29_sp12_h_l_0
T_22_17_sp12_v_t_23
T_22_15_sp4_v_t_47
T_19_19_sp4_h_l_3
T_18_15_sp4_v_t_45
T_18_16_lc_trk_g3_5
T_18_16_wire_logic_cluster/lc_1/in_3

T_33_29_wire_io_cluster/io_1/D_IN_0
T_23_29_sp12_h_l_0
T_22_17_sp12_v_t_23
T_22_15_sp4_v_t_47
T_19_19_sp4_h_l_3
T_18_19_sp4_v_t_44
T_18_15_sp4_v_t_37
T_17_16_lc_trk_g2_5
T_17_16_wire_logic_cluster/lc_6/in_3

End 

Net : CASn_c
T_22_9_wire_logic_cluster/lc_5/out
T_22_2_sp12_v_t_22
T_23_2_sp12_h_l_1
T_25_2_sp4_h_l_2
T_28_0_span4_vert_15
T_28_0_lc_trk_g1_7
T_28_0_wire_io_cluster/io_0/D_OUT_0

End 

Net : CLK40_IN_c
T_0_17_wire_io_cluster/io_0/D_IN_0
T_0_17_span12_horz_0
T_12_5_sp12_v_t_23
T_12_3_sp4_v_t_47
T_12_0_span4_vert_25
T_12_0_span4_horz_r_0
T_13_0_lc_trk_g1_4
T_16_0_wire_pll/REFERENCECLK

End 

Net : CLK40_PLL
T_16_0_wire_pll/outcoreb
T_17_0_span4_vert_24
T_17_3_sp4_v_t_45
T_17_7_sp4_v_t_45
T_16_11_lc_trk_g2_0
T_16_11_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outcoreb
T_17_0_span4_vert_24
T_17_3_sp4_v_t_45
T_17_7_sp4_v_t_45
T_14_11_sp4_h_l_8
T_15_11_lc_trk_g2_0
T_15_11_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outcoreb
T_17_0_span4_vert_24
T_17_3_sp4_v_t_45
T_17_7_sp4_v_t_45
T_17_11_sp4_v_t_41
T_17_15_sp4_v_t_37
T_16_16_lc_trk_g2_5
T_16_16_wire_logic_cluster/lc_3/in_0

End 

Net : CLK40_PLL_iso_i
T_16_16_wire_logic_cluster/lc_3/out
T_10_16_sp12_h_l_1
T_0_16_span12_horz_6
T_0_16_lc_trk_g1_6
T_0_16_wire_io_cluster/io_1/D_OUT_0

T_16_16_wire_logic_cluster/lc_3/out
T_10_16_sp12_h_l_1
T_21_16_sp12_v_t_22
T_21_25_sp4_v_t_36
T_22_29_sp4_h_l_1
T_26_29_sp4_h_l_9
T_29_29_sp4_v_t_39
T_29_33_lc_trk_g1_2
T_29_33_wire_io_cluster/io_1/D_OUT_0

T_16_16_wire_logic_cluster/lc_3/out
T_10_16_sp12_h_l_1
T_21_16_sp12_v_t_22
T_22_28_sp12_h_l_1
T_28_28_sp4_h_l_6
T_31_28_sp4_v_t_46
T_31_32_sp4_v_t_42
T_31_33_lc_trk_g0_2
T_31_33_wire_io_cluster/io_0/D_OUT_0

End 

Net : CLK80_PLL
T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_16_12_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_11_7_glb2local_0
T_11_7_lc_trk_g0_4
T_11_7_wire_logic_cluster/lc_3/in_3

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_17_11_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_18_10_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_18_10_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_16_13_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_17_12_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_17_12_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_18_11_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_18_11_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_18_11_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_19_10_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_19_10_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_19_10_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_20_9_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_16_14_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_15_13_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_15_13_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_17_13_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_17_13_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_18_12_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_19_11_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_19_11_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_19_11_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_19_11_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_22_8_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_16_15_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_16_15_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_15_14_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_17_14_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_17_14_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_17_14_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_17_14_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_17_14_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_17_14_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_18_13_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_19_12_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_22_9_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_22_9_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_16_16_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_14_14_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_15_15_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_15_15_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_15_15_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_15_15_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_17_15_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_18_14_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_19_13_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_20_12_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_20_12_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_20_12_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_20_12_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_20_12_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_20_12_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_22_10_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_14_15_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_15_16_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_15_16_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_15_16_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_15_16_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_15_16_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_15_16_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_18_15_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_18_15_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_18_15_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_18_15_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_19_14_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_20_13_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_20_13_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_20_13_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_23_10_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_15_17_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_17_17_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_18_16_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_20_14_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_20_14_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_21_13_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_19_16_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_19_16_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_20_15_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_22_13_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_22_13_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_23_12_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_17_19_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_23_13_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_24_12_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_24_13_wire_logic_cluster/lc_3/clk

T_16_0_wire_pll/outglobal
T_0_0_glb_netwk_6
T_24_13_wire_logic_cluster/lc_3/clk

End 

Net : CLK80_PLL_i_i
T_11_7_wire_logic_cluster/lc_3/out
T_5_7_sp12_h_l_1
T_4_0_span12_vert_13
T_4_0_lc_trk_g0_5
T_4_0_wire_io_cluster/io_1/D_OUT_0

End 

Net : CLK_EN_c
T_19_12_wire_logic_cluster/lc_4/out
T_20_12_sp12_h_l_0
T_31_0_span12_vert_23
T_31_6_sp4_v_t_39
T_32_6_sp4_h_l_7
T_33_6_lc_trk_g1_2
T_33_6_wire_io_cluster/io_1/D_OUT_0

End 

Net : CMA_c_0
T_21_13_wire_logic_cluster/lc_7/out
T_11_13_sp12_h_l_1
T_22_1_sp12_v_t_22
T_22_0_span12_vert_1
T_22_0_lc_trk_g0_1
T_22_0_wire_io_cluster/io_1/D_OUT_0

End 

Net : CMA_c_1
T_16_13_wire_logic_cluster/lc_7/out
T_16_8_sp12_v_t_22
T_16_0_span12_vert_14
T_16_0_lc_trk_g0_6
T_16_0_wire_io_cluster/io_0/D_OUT_0

End 

Net : CMA_c_10
T_22_10_wire_logic_cluster/lc_7/out
T_21_10_sp4_h_l_6
T_24_6_sp4_v_t_43
T_24_2_sp4_v_t_43
T_24_0_span4_vert_20
T_24_0_lc_trk_g0_4
T_24_0_wire_io_cluster/io_0/D_OUT_0

End 

Net : CMA_c_2
T_20_9_wire_logic_cluster/lc_3/out
T_20_9_sp4_h_l_11
T_16_9_sp4_h_l_2
T_15_5_sp4_v_t_39
T_15_1_sp4_v_t_40
T_15_0_span4_vert_5
T_15_0_lc_trk_g0_5
T_15_0_wire_io_cluster/io_1/D_OUT_0

End 

Net : CMA_c_3
T_22_13_wire_logic_cluster/lc_7/out
T_20_13_sp12_h_l_1
T_31_1_sp12_v_t_22
T_31_2_sp4_v_t_44
T_32_2_sp4_h_l_9
T_33_2_lc_trk_g1_4
T_33_2_wire_io_cluster/io_1/D_OUT_0

End 

Net : CMA_c_4
T_23_13_wire_logic_cluster/lc_7/out
T_23_8_sp12_v_t_22
T_24_8_sp12_h_l_1
T_30_8_sp4_h_l_6
T_33_4_span4_vert_t_15
T_29_0_span4_horz_r_3
T_33_3_lc_trk_g0_7
T_33_3_wire_io_cluster/io_1/D_OUT_0

End 

Net : CMA_c_5
T_22_13_wire_logic_cluster/lc_5/out
T_22_6_sp12_v_t_22
T_23_6_sp12_h_l_1
T_27_6_sp4_h_l_4
T_31_6_sp4_h_l_7
T_33_2_span4_vert_t_13
T_33_4_lc_trk_g1_1
T_33_4_wire_io_cluster/io_0/D_OUT_0

End 

Net : CMA_c_6
T_18_11_wire_logic_cluster/lc_1/out
T_18_8_sp12_v_t_22
T_19_8_sp12_h_l_1
T_27_8_sp4_h_l_8
T_30_4_sp4_v_t_45
T_31_4_sp4_h_l_8
T_33_4_lc_trk_g1_0
T_33_4_wire_io_cluster/io_1/D_OUT_0

End 

Net : CMA_c_7
T_18_11_wire_logic_cluster/lc_2/out
T_18_1_sp12_v_t_23
T_19_1_sp12_h_l_0
T_26_1_sp4_h_l_9
T_29_1_sp4_v_t_39
T_30_5_sp4_h_l_8
T_33_5_lc_trk_g1_5
T_33_5_wire_io_cluster/io_0/D_OUT_0

End 

Net : CMA_c_8
T_18_11_wire_logic_cluster/lc_3/out
T_18_10_sp12_v_t_22
T_19_10_sp12_h_l_1
T_30_0_span12_vert_18
T_30_5_sp4_v_t_38
T_31_5_sp4_h_l_8
T_33_5_lc_trk_g1_0
T_33_5_wire_io_cluster/io_1/D_OUT_0

End 

Net : CMA_c_9
T_23_12_wire_logic_cluster/lc_1/out
T_23_9_sp12_v_t_22
T_24_9_sp12_h_l_1
T_30_9_sp4_h_l_6
T_33_5_span4_vert_t_15
T_33_6_lc_trk_g1_7
T_33_6_wire_io_cluster/io_0/D_OUT_0

End 

Net : CONSTANT_ONE_NET
T_19_8_wire_logic_cluster/lc_0/out
T_18_8_sp4_h_l_8
T_21_8_sp4_v_t_36
T_20_11_lc_trk_g2_4
T_20_11_wire_logic_cluster/lc_1/in_3

T_19_8_wire_logic_cluster/lc_0/out
T_20_4_sp4_v_t_36
T_20_0_span4_vert_44
T_20_0_lc_trk_g1_4
T_16_0_wire_pll/RESET

End 

Net : CRCSn_c
T_22_9_wire_logic_cluster/lc_2/out
T_22_8_sp4_v_t_36
T_22_4_sp4_v_t_41
T_22_0_span4_vert_37
T_22_0_span4_horz_r_2
T_24_0_lc_trk_g1_2
T_24_0_wire_io_cluster/io_1/D_OUT_0

End 

Net : DBRn_c_i
T_11_17_wire_logic_cluster/lc_2/out
T_6_17_sp12_h_l_0
T_18_17_sp12_h_l_0
T_19_17_lc_trk_g1_4
T_19_17_wire_logic_cluster/lc_7/in_0

End 

Net : DBRn_c_i_0
T_11_17_wire_logic_cluster/lc_3/out
T_5_17_sp12_h_l_1
T_0_17_span12_horz_17
T_0_17_lc_trk_g0_1
T_0_17_wire_gbuf/in

End 

Net : DBRn_c_i_0_g
T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_20_17_wire_logic_cluster/lc_4/cen

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_21_17_wire_logic_cluster/lc_3/cen

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_20_16_wire_logic_cluster/lc_0/cen

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_21_16_wire_logic_cluster/lc_0/cen

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_21_16_wire_logic_cluster/lc_0/cen

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_21_16_wire_logic_cluster/lc_0/cen

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_21_15_wire_logic_cluster/lc_0/cen

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_21_15_wire_logic_cluster/lc_0/cen

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_22_15_wire_logic_cluster/lc_7/cen

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_22_15_wire_logic_cluster/lc_7/cen

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_22_15_wire_logic_cluster/lc_7/cen

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_22_15_wire_logic_cluster/lc_7/cen

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_22_14_wire_logic_cluster/lc_1/cen

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_22_14_wire_logic_cluster/lc_1/cen

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_23_15_wire_logic_cluster/lc_2/cen

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_23_14_wire_logic_cluster/lc_2/cen

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_23_14_wire_logic_cluster/lc_2/cen

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_24_15_wire_logic_cluster/lc_7/cen

T_0_17_wire_gbuf/out
T_0_0_fabout_3
T_0_0_glb_netwk_3
T_24_14_wire_logic_cluster/lc_0/cen

End 

Net : DBRn_c_i_cascade_
T_11_17_wire_logic_cluster/lc_2/ltout
T_11_17_wire_logic_cluster/lc_3/in_2

End 

Net : DRA_c_0
T_33_28_wire_io_cluster/io_0/D_IN_0
T_33_28_span12_horz_0
T_32_16_sp12_v_t_23
T_21_16_sp12_h_l_0
T_22_16_sp4_h_l_3
T_21_16_sp4_v_t_38
T_21_17_lc_trk_g3_6
T_21_17_wire_logic_cluster/lc_0/in_3

T_33_28_wire_io_cluster/io_0/D_IN_0
T_33_28_span12_horz_0
T_32_16_sp12_v_t_23
T_21_16_sp12_h_l_0
T_22_16_sp4_h_l_3
T_21_16_lc_trk_g1_3
T_21_16_input_2_0
T_21_16_wire_logic_cluster/lc_0/in_2

End 

Net : DRA_c_1
T_33_27_wire_io_cluster/io_1/D_IN_0
T_23_27_sp12_h_l_0
T_22_15_sp12_v_t_23
T_22_15_sp4_v_t_45
T_21_17_lc_trk_g0_3
T_21_17_wire_logic_cluster/lc_0/in_1

T_33_27_wire_io_cluster/io_1/D_IN_0
T_31_27_sp12_h_l_0
T_30_15_sp12_v_t_23
T_19_15_sp12_h_l_0
T_22_15_lc_trk_g1_0
T_22_15_wire_logic_cluster/lc_5/in_0

T_33_27_wire_io_cluster/io_1/D_IN_0
T_23_27_sp12_h_l_0
T_22_15_sp12_v_t_23
T_22_15_sp4_v_t_45
T_21_16_lc_trk_g3_5
T_21_16_wire_logic_cluster/lc_0/in_0

T_33_27_wire_io_cluster/io_1/D_IN_0
T_23_27_sp12_h_l_0
T_22_15_sp12_v_t_23
T_22_15_sp4_v_t_45
T_22_11_sp4_v_t_46
T_22_14_lc_trk_g0_6
T_22_14_wire_logic_cluster/lc_4/in_0

End 

Net : DRA_c_2
T_33_23_wire_io_cluster/io_1/D_IN_0
T_33_21_span4_vert_t_14
T_30_21_sp4_h_l_0
T_26_21_sp4_h_l_0
T_25_17_sp4_v_t_37
T_25_13_sp4_v_t_45
T_24_14_lc_trk_g3_5
T_24_14_wire_logic_cluster/lc_7/in_3

T_33_23_wire_io_cluster/io_1/D_IN_0
T_23_23_sp12_h_l_0
T_22_11_sp12_v_t_23
T_22_15_lc_trk_g2_0
T_22_15_wire_logic_cluster/lc_5/in_3

T_33_23_wire_io_cluster/io_1/D_IN_0
T_23_23_sp12_h_l_0
T_22_11_sp12_v_t_23
T_22_15_lc_trk_g2_0
T_22_15_wire_logic_cluster/lc_2/in_0

T_33_23_wire_io_cluster/io_1/D_IN_0
T_23_23_sp12_h_l_0
T_22_11_sp12_v_t_23
T_22_14_lc_trk_g2_3
T_22_14_wire_logic_cluster/lc_4/in_3

End 

Net : DRA_c_3
T_33_21_wire_io_cluster/io_1/D_IN_0
T_30_21_sp4_h_l_1
T_26_21_sp4_h_l_4
T_25_17_sp4_v_t_41
T_25_13_sp4_v_t_37
T_24_14_lc_trk_g2_5
T_24_14_wire_logic_cluster/lc_7/in_0

T_33_21_wire_io_cluster/io_1/D_IN_0
T_23_21_sp12_h_l_0
T_22_9_sp12_v_t_23
T_22_15_lc_trk_g3_4
T_22_15_wire_logic_cluster/lc_2/in_3

T_33_21_wire_io_cluster/io_1/D_IN_0
T_23_21_sp12_h_l_0
T_22_9_sp12_v_t_23
T_22_15_lc_trk_g3_4
T_22_15_wire_logic_cluster/lc_3/in_0

T_33_21_wire_io_cluster/io_1/D_IN_0
T_23_21_sp12_h_l_0
T_22_9_sp12_v_t_23
T_22_14_lc_trk_g2_7
T_22_14_wire_logic_cluster/lc_0/in_3

End 

Net : DRA_c_4
T_33_21_wire_io_cluster/io_0/D_IN_0
T_25_21_sp12_h_l_0
T_24_21_sp4_h_l_1
T_23_17_sp4_v_t_43
T_23_13_sp4_v_t_39
T_22_15_lc_trk_g0_2
T_22_15_wire_logic_cluster/lc_3/in_3

T_33_21_wire_io_cluster/io_0/D_IN_0
T_25_21_sp12_h_l_0
T_24_21_sp4_h_l_1
T_23_17_sp4_v_t_43
T_23_13_sp4_v_t_39
T_22_15_lc_trk_g0_2
T_22_15_wire_logic_cluster/lc_4/in_0

T_33_21_wire_io_cluster/io_0/D_IN_0
T_25_21_sp12_h_l_0
T_24_21_sp4_h_l_1
T_23_17_sp4_v_t_43
T_23_13_sp4_v_t_39
T_23_14_lc_trk_g2_7
T_23_14_wire_logic_cluster/lc_6/in_3

T_33_21_wire_io_cluster/io_0/D_IN_0
T_25_21_sp12_h_l_0
T_24_21_sp4_h_l_1
T_23_17_sp4_v_t_43
T_23_13_sp4_v_t_43
T_22_14_lc_trk_g3_3
T_22_14_wire_logic_cluster/lc_0/in_0

End 

Net : DRA_c_5
T_33_20_wire_io_cluster/io_1/D_IN_0
T_33_18_span4_vert_t_14
T_30_18_sp4_h_l_0
T_26_18_sp4_h_l_8
T_25_14_sp4_v_t_45
T_24_15_lc_trk_g3_5
T_24_15_wire_logic_cluster/lc_0/in_0

T_33_20_wire_io_cluster/io_1/D_IN_0
T_23_20_sp12_h_l_0
T_24_20_sp4_h_l_3
T_23_16_sp4_v_t_45
T_23_12_sp4_v_t_46
T_23_15_lc_trk_g0_6
T_23_15_wire_logic_cluster/lc_2/in_0

T_33_20_wire_io_cluster/io_1/D_IN_0
T_23_20_sp12_h_l_0
T_24_20_sp4_h_l_3
T_23_16_sp4_v_t_45
T_23_12_sp4_v_t_46
T_22_15_lc_trk_g3_6
T_22_15_wire_logic_cluster/lc_4/in_3

T_33_20_wire_io_cluster/io_1/D_IN_0
T_23_20_sp12_h_l_0
T_24_20_sp4_h_l_3
T_23_16_sp4_v_t_45
T_23_12_sp4_v_t_46
T_23_14_lc_trk_g3_3
T_23_14_wire_logic_cluster/lc_6/in_0

End 

Net : DRA_c_6
T_33_19_wire_io_cluster/io_1/D_IN_0
T_33_19_span4_horz_4
T_29_19_sp4_h_l_4
T_28_15_sp4_v_t_44
T_25_15_sp4_h_l_9
T_24_15_lc_trk_g0_1
T_24_15_wire_logic_cluster/lc_0/in_1

T_33_19_wire_io_cluster/io_1/D_IN_0
T_33_19_span4_horz_4
T_29_19_sp4_h_l_4
T_28_15_sp4_v_t_44
T_25_15_sp4_h_l_9
T_21_15_sp4_h_l_5
T_23_15_lc_trk_g3_0
T_23_15_wire_logic_cluster/lc_2/in_3

T_33_19_wire_io_cluster/io_1/D_IN_0
T_23_19_sp12_h_l_0
T_22_19_sp4_h_l_1
T_21_15_sp4_v_t_43
T_21_16_lc_trk_g3_3
T_21_16_wire_logic_cluster/lc_6/in_0

T_33_19_wire_io_cluster/io_1/D_IN_0
T_33_19_span4_horz_4
T_29_19_sp4_h_l_4
T_28_15_sp4_v_t_44
T_25_15_sp4_h_l_9
T_21_15_sp4_h_l_5
T_21_15_lc_trk_g1_0
T_21_15_wire_logic_cluster/lc_6/in_3

End 

Net : DRA_c_7
T_33_16_wire_io_cluster/io_0/D_IN_0
T_29_16_sp12_h_l_0
T_17_16_sp12_h_l_0
T_21_16_lc_trk_g0_3
T_21_16_wire_logic_cluster/lc_6/in_3

T_33_16_wire_io_cluster/io_0/D_IN_0
T_29_16_sp12_h_l_0
T_17_16_sp12_h_l_0
T_21_16_lc_trk_g0_3
T_21_16_wire_logic_cluster/lc_7/in_0

T_33_16_wire_io_cluster/io_0/D_IN_0
T_29_16_sp12_h_l_0
T_17_16_sp12_h_l_0
T_22_16_sp4_h_l_7
T_21_12_sp4_v_t_42
T_21_15_lc_trk_g0_2
T_21_15_wire_logic_cluster/lc_6/in_0

T_33_16_wire_io_cluster/io_0/D_IN_0
T_29_16_sp12_h_l_0
T_17_16_sp12_h_l_0
T_22_16_sp4_h_l_7
T_21_12_sp4_v_t_42
T_21_15_lc_trk_g0_2
T_21_15_wire_logic_cluster/lc_4/in_0

End 

Net : DRA_c_8
T_33_15_wire_io_cluster/io_1/D_IN_0
T_27_15_sp12_h_l_0
T_15_15_sp12_h_l_0
T_21_15_lc_trk_g0_7
T_21_15_wire_logic_cluster/lc_4/in_3

T_33_15_wire_io_cluster/io_1/D_IN_0
T_23_15_sp12_h_l_0
T_22_15_sp4_h_l_1
T_21_15_sp4_v_t_36
T_21_16_lc_trk_g2_4
T_21_16_wire_logic_cluster/lc_7/in_3

T_33_15_wire_io_cluster/io_1/D_IN_0
T_23_15_sp12_h_l_0
T_22_15_sp4_h_l_1
T_21_15_sp4_v_t_36
T_20_16_lc_trk_g2_4
T_20_16_wire_logic_cluster/lc_4/in_0

T_33_15_wire_io_cluster/io_1/D_IN_0
T_23_15_sp12_h_l_0
T_22_15_sp4_h_l_1
T_21_15_sp4_v_t_36
T_20_17_lc_trk_g0_1
T_20_17_wire_logic_cluster/lc_6/in_1

End 

Net : DRA_c_9
T_33_30_wire_io_cluster/io_1/D_IN_0
T_31_30_sp12_h_l_0
T_30_18_sp12_v_t_23
T_19_18_sp12_h_l_0
T_22_18_sp4_h_l_5
T_21_14_sp4_v_t_47
T_20_17_lc_trk_g3_7
T_20_17_wire_logic_cluster/lc_6/in_0

T_33_30_wire_io_cluster/io_1/D_IN_0
T_31_30_sp12_h_l_0
T_30_18_sp12_v_t_23
T_19_18_sp12_h_l_0
T_22_18_sp4_h_l_5
T_21_14_sp4_v_t_47
T_22_14_sp4_h_l_10
T_23_14_lc_trk_g2_2
T_23_14_wire_logic_cluster/lc_3/in_3

T_33_30_wire_io_cluster/io_1/D_IN_0
T_31_30_sp12_h_l_0
T_30_18_sp12_v_t_23
T_19_18_sp12_h_l_0
T_20_18_sp4_h_l_3
T_19_14_sp4_v_t_45
T_19_17_lc_trk_g0_5
T_19_17_input_2_7
T_19_17_wire_logic_cluster/lc_7/in_2

T_33_30_wire_io_cluster/io_1/D_IN_0
T_31_30_sp12_h_l_0
T_30_18_sp12_v_t_23
T_19_18_sp12_h_l_0
T_22_18_sp4_h_l_5
T_21_14_sp4_v_t_47
T_20_16_lc_trk_g0_1
T_20_16_wire_logic_cluster/lc_4/in_1

End 

Net : N_119_i
T_19_26_wire_logic_cluster/lc_2/out
T_14_26_sp12_h_l_0
T_25_26_sp12_v_t_23
T_25_33_lc_trk_g1_3
T_25_33_wire_io_cluster/io_0/D_OUT_0

End 

Net : N_207_i
T_20_15_wire_logic_cluster/lc_0/out
T_20_3_sp12_v_t_23
T_20_15_sp12_v_t_23
T_21_27_sp12_h_l_0
T_28_27_sp4_h_l_9
T_31_27_sp4_v_t_44
T_31_31_sp4_v_t_44
T_31_33_lc_trk_g0_1
T_31_33_wire_io_cluster/io_1/D_OUT_0

End 

Net : N_219
T_18_26_wire_logic_cluster/lc_1/out
T_17_26_sp4_h_l_10
T_20_26_sp4_v_t_47
T_20_30_sp4_v_t_43
T_20_33_lc_trk_g1_3
T_20_33_wire_io_cluster/io_0/D_OUT_0

End 

Net : N_282_i
T_18_26_wire_logic_cluster/lc_0/out
T_17_26_sp4_h_l_8
T_16_26_sp4_v_t_45
T_13_30_sp4_h_l_1
T_9_30_sp4_h_l_9
T_8_30_sp4_v_t_38
T_8_33_lc_trk_g1_6
T_8_33_wire_io_cluster/io_1/D_OUT_0

End 

Net : N_409
T_28_26_wire_logic_cluster/lc_4/out
T_28_25_sp4_v_t_40
T_28_29_sp4_v_t_36
T_28_33_span4_horz_r_0
T_32_33_span4_horz_r_0
T_33_31_lc_trk_g0_0
T_33_31_wire_io_cluster/io_0/D_OUT_0

End 

Net : N_58_i
T_14_16_wire_logic_cluster/lc_3/out
T_14_15_sp12_v_t_22
T_14_3_sp12_v_t_22
T_14_4_sp4_v_t_44
T_14_0_span4_vert_37
T_10_0_span4_horz_r_2
T_12_0_lc_trk_g1_2
T_12_0_wire_io_cluster/io_1/D_OUT_0

End 

Net : N_60_i
T_18_26_wire_logic_cluster/lc_2/out
T_19_25_sp4_v_t_37
T_19_29_sp4_v_t_38
T_19_33_lc_trk_g0_3
T_19_33_wire_io_cluster/io_1/D_OUT_0

End 

Net : N_61_i
T_19_26_wire_logic_cluster/lc_5/out
T_20_25_sp4_v_t_43
T_20_29_sp4_v_t_44
T_20_33_lc_trk_g0_1
T_20_33_wire_io_cluster/io_1/D_OUT_0

End 

Net : N_62_i
T_18_16_wire_logic_cluster/lc_1/out
T_18_13_sp12_v_t_22
T_19_13_sp12_h_l_1
T_30_1_sp12_v_t_22
T_30_2_sp4_v_t_44
T_31_2_sp4_h_l_2
T_33_2_lc_trk_g0_2
T_33_2_wire_io_cluster/io_0/D_OUT_0

End 

Net : N_65_i
T_17_16_wire_logic_cluster/lc_3/out
T_17_15_sp12_v_t_22
T_17_3_sp12_v_t_22
T_18_3_sp12_h_l_1
T_28_3_sp4_h_l_10
T_32_3_sp4_h_l_6
T_30_0_span4_horz_r_3
T_33_1_lc_trk_g0_3
T_33_1_wire_io_cluster/io_1/D_OUT_0

End 

Net : N_67_i
T_17_16_wire_logic_cluster/lc_6/out
T_17_10_sp12_v_t_23
T_18_10_sp12_h_l_0
T_30_10_sp12_h_l_0
T_33_10_lc_trk_g0_7
T_33_10_wire_io_cluster/io_1/D_OUT_0

End 

Net : RAMENn_c
T_11_33_wire_io_cluster/io_1/D_IN_0
T_10_33_span4_horz_r_2
T_6_33_span4_horz_r_2
T_6_33_lc_trk_g0_2
T_6_33_wire_io_cluster/io_0/D_OUT_0

T_11_33_wire_io_cluster/io_1/D_IN_0
T_11_27_sp12_v_t_23
T_11_15_sp12_v_t_23
T_12_15_sp12_h_l_0
T_21_15_sp4_h_l_11
T_20_11_sp4_v_t_46
T_19_14_lc_trk_g3_6
T_19_14_wire_logic_cluster/lc_4/in_3

End 

Net : RAS0n_c
T_33_14_wire_io_cluster/io_1/D_IN_0
T_23_14_sp12_h_l_0
T_23_14_lc_trk_g1_3
T_23_14_wire_logic_cluster/lc_3/in_1

T_33_14_wire_io_cluster/io_1/D_IN_0
T_30_14_sp4_h_l_9
T_26_14_sp4_h_l_0
T_25_10_sp4_v_t_37
T_24_13_lc_trk_g2_5
T_24_13_wire_logic_cluster/lc_3/in_0

End 

Net : RAS1n_c
T_33_15_wire_io_cluster/io_0/D_IN_0
T_25_15_sp12_h_l_0
T_24_3_sp12_v_t_23
T_24_13_lc_trk_g2_4
T_24_13_wire_logic_cluster/lc_3/in_3

End 

Net : RASn_c
T_22_8_wire_logic_cluster/lc_0/out
T_22_8_sp4_h_l_5
T_25_4_sp4_v_t_40
T_25_0_span4_vert_40
T_25_0_lc_trk_g0_0
T_25_0_wire_io_cluster/io_0/D_OUT_0

End 

Net : REGSPACEn_c
T_7_0_wire_io_cluster/io_1/D_IN_0
T_7_0_span12_vert_20
T_8_11_sp12_h_l_0
T_13_11_sp4_h_l_7
T_16_11_sp4_v_t_37
T_16_14_lc_trk_g1_5
T_16_14_wire_logic_cluster/lc_2/in_0

End 

Net : RESETn_c
T_33_17_wire_io_cluster/io_0/D_IN_0
T_25_17_sp12_h_l_0
T_24_5_sp12_v_t_23
T_24_13_lc_trk_g2_0
T_24_13_wire_logic_cluster/lc_3/in_1

T_33_17_wire_io_cluster/io_0/D_IN_0
T_25_17_sp12_h_l_0
T_24_5_sp12_v_t_23
T_24_13_lc_trk_g2_0
T_24_13_wire_logic_cluster/lc_7/in_1

T_33_17_wire_io_cluster/io_0/D_IN_0
T_25_17_sp12_h_l_0
T_24_5_sp12_v_t_23
T_24_12_lc_trk_g3_3
T_24_12_wire_logic_cluster/lc_3/in_1

T_33_17_wire_io_cluster/io_0/D_IN_0
T_33_17_span12_horz_0
T_21_17_sp12_h_l_0
T_20_5_sp12_v_t_23
T_20_15_lc_trk_g3_4
T_20_15_wire_logic_cluster/lc_2/in_1

T_33_17_wire_io_cluster/io_0/D_IN_0
T_25_17_sp12_h_l_0
T_24_17_sp4_h_l_1
T_20_17_sp4_h_l_9
T_19_13_sp4_v_t_39
T_18_16_lc_trk_g2_7
T_18_16_wire_logic_cluster/lc_7/in_0

T_33_17_wire_io_cluster/io_0/D_IN_0
T_25_17_sp12_h_l_0
T_13_17_sp12_h_l_0
T_16_17_lc_trk_g1_0
T_16_17_wire_logic_cluster/lc_7/in_0

T_33_17_wire_io_cluster/io_0/D_IN_0
T_33_17_span12_horz_0
T_21_17_sp12_h_l_0
T_20_5_sp12_v_t_23
T_20_13_lc_trk_g2_0
T_20_13_wire_logic_cluster/lc_0/in_0

T_33_17_wire_io_cluster/io_0/D_IN_0
T_25_17_sp12_h_l_0
T_24_17_sp4_h_l_1
T_20_17_sp4_h_l_9
T_19_13_sp4_v_t_39
T_19_14_lc_trk_g3_7
T_19_14_wire_logic_cluster/lc_4/in_0

T_33_17_wire_io_cluster/io_0/D_IN_0
T_33_17_span12_horz_0
T_21_17_sp12_h_l_0
T_20_5_sp12_v_t_23
T_20_13_lc_trk_g2_0
T_20_13_input_2_2
T_20_13_wire_logic_cluster/lc_2/in_2

T_33_17_wire_io_cluster/io_0/D_IN_0
T_33_17_span12_horz_0
T_21_17_sp12_h_l_0
T_20_5_sp12_v_t_23
T_20_13_lc_trk_g2_0
T_20_13_input_2_6
T_20_13_wire_logic_cluster/lc_6/in_2

T_33_17_wire_io_cluster/io_0/D_IN_0
T_33_17_span12_horz_0
T_21_17_sp12_h_l_0
T_20_5_sp12_v_t_23
T_20_13_lc_trk_g2_0
T_20_13_wire_logic_cluster/lc_1/in_1

T_33_17_wire_io_cluster/io_0/D_IN_0
T_29_17_sp12_h_l_0
T_17_17_sp12_h_l_0
T_16_5_sp12_v_t_23
T_16_16_lc_trk_g2_3
T_16_16_wire_logic_cluster/lc_6/in_1

T_33_17_wire_io_cluster/io_0/D_IN_0
T_29_17_sp12_h_l_0
T_28_17_sp12_v_t_23
T_17_29_sp12_h_l_0
T_16_17_sp12_v_t_23
T_16_19_lc_trk_g3_4
T_16_19_wire_logic_cluster/lc_0/in_3

T_33_17_wire_io_cluster/io_0/D_IN_0
T_25_17_sp12_h_l_0
T_24_17_sp4_h_l_1
T_20_17_sp4_h_l_9
T_19_13_sp4_v_t_39
T_16_13_sp4_h_l_2
T_18_13_lc_trk_g2_7
T_18_13_wire_logic_cluster/lc_6/in_1

T_33_17_wire_io_cluster/io_0/D_IN_0
T_25_17_sp12_h_l_0
T_24_17_sp4_h_l_1
T_20_17_sp4_h_l_9
T_19_13_sp4_v_t_39
T_19_9_sp4_v_t_40
T_19_12_lc_trk_g1_0
T_19_12_wire_logic_cluster/lc_7/in_0

T_33_17_wire_io_cluster/io_0/D_IN_0
T_25_17_sp12_h_l_0
T_24_17_sp4_h_l_1
T_20_17_sp4_h_l_9
T_19_13_sp4_v_t_39
T_19_9_sp4_v_t_40
T_19_12_lc_trk_g1_0
T_19_12_wire_logic_cluster/lc_5/in_0

T_33_17_wire_io_cluster/io_0/D_IN_0
T_29_17_sp12_h_l_0
T_17_17_sp12_h_l_0
T_16_5_sp12_v_t_23
T_16_15_lc_trk_g3_4
T_16_15_wire_logic_cluster/lc_7/in_0

T_33_17_wire_io_cluster/io_0/D_IN_0
T_29_17_sp12_h_l_0
T_17_17_sp12_h_l_0
T_16_5_sp12_v_t_23
T_16_15_lc_trk_g3_4
T_16_15_wire_logic_cluster/lc_3/in_0

T_33_17_wire_io_cluster/io_0/D_IN_0
T_25_17_sp12_h_l_0
T_24_17_sp4_h_l_1
T_20_17_sp4_h_l_9
T_19_13_sp4_v_t_39
T_19_9_sp4_v_t_40
T_19_11_lc_trk_g2_5
T_19_11_wire_logic_cluster/lc_7/in_0

T_33_17_wire_io_cluster/io_0/D_IN_0
T_25_17_sp12_h_l_0
T_24_17_sp4_h_l_1
T_20_17_sp4_h_l_9
T_19_13_sp4_v_t_39
T_19_9_sp4_v_t_40
T_19_11_lc_trk_g2_5
T_19_11_wire_logic_cluster/lc_1/in_0

T_33_17_wire_io_cluster/io_0/D_IN_0
T_25_17_sp12_h_l_0
T_24_17_sp4_h_l_1
T_20_17_sp4_h_l_9
T_19_13_sp4_v_t_39
T_19_9_sp4_v_t_40
T_19_11_lc_trk_g2_5
T_19_11_wire_logic_cluster/lc_0/in_3

T_33_17_wire_io_cluster/io_0/D_IN_0
T_25_17_sp12_h_l_0
T_24_17_sp4_h_l_1
T_20_17_sp4_h_l_9
T_19_13_sp4_v_t_39
T_19_9_sp4_v_t_40
T_18_12_lc_trk_g3_0
T_18_12_wire_logic_cluster/lc_1/in_0

T_33_17_wire_io_cluster/io_0/D_IN_0
T_29_17_sp12_h_l_0
T_17_17_sp12_h_l_0
T_16_5_sp12_v_t_23
T_16_14_lc_trk_g2_7
T_16_14_wire_logic_cluster/lc_2/in_3

T_33_17_wire_io_cluster/io_0/D_IN_0
T_25_17_sp12_h_l_0
T_24_17_sp4_h_l_1
T_20_17_sp4_h_l_9
T_19_13_sp4_v_t_39
T_16_13_sp4_h_l_2
T_15_13_sp4_v_t_45
T_15_15_lc_trk_g3_0
T_15_15_wire_logic_cluster/lc_3/in_0

T_33_17_wire_io_cluster/io_0/D_IN_0
T_25_17_sp12_h_l_0
T_24_17_sp4_h_l_1
T_20_17_sp4_h_l_9
T_19_13_sp4_v_t_39
T_16_13_sp4_h_l_2
T_15_13_sp4_v_t_45
T_15_15_lc_trk_g3_0
T_15_15_wire_logic_cluster/lc_1/in_0

T_33_17_wire_io_cluster/io_0/D_IN_0
T_25_17_sp12_h_l_0
T_24_17_sp4_h_l_1
T_20_17_sp4_h_l_9
T_19_13_sp4_v_t_39
T_16_13_sp4_h_l_2
T_15_13_sp4_v_t_45
T_15_15_lc_trk_g3_0
T_15_15_wire_logic_cluster/lc_5/in_0

T_33_17_wire_io_cluster/io_0/D_IN_0
T_25_17_sp12_h_l_0
T_24_17_sp4_h_l_1
T_20_17_sp4_h_l_9
T_19_13_sp4_v_t_39
T_16_13_sp4_h_l_2
T_15_13_sp4_v_t_45
T_15_15_lc_trk_g3_0
T_15_15_wire_logic_cluster/lc_0/in_1

T_33_17_wire_io_cluster/io_0/D_IN_0
T_25_17_sp12_h_l_0
T_24_17_sp4_h_l_1
T_20_17_sp4_h_l_9
T_19_13_sp4_v_t_39
T_19_9_sp4_v_t_40
T_19_10_lc_trk_g2_0
T_19_10_wire_logic_cluster/lc_7/in_3

T_33_17_wire_io_cluster/io_0/D_IN_0
T_25_17_sp12_h_l_0
T_24_17_sp4_h_l_1
T_20_17_sp4_h_l_9
T_19_13_sp4_v_t_39
T_19_9_sp4_v_t_40
T_19_10_lc_trk_g2_0
T_19_10_wire_logic_cluster/lc_4/in_0

T_33_17_wire_io_cluster/io_0/D_IN_0
T_25_17_sp12_h_l_0
T_24_17_sp4_h_l_1
T_20_17_sp4_h_l_9
T_19_13_sp4_v_t_39
T_19_9_sp4_v_t_40
T_19_10_lc_trk_g2_0
T_19_10_wire_logic_cluster/lc_6/in_0

T_33_17_wire_io_cluster/io_0/D_IN_0
T_25_17_sp12_h_l_0
T_13_17_sp12_h_l_0
T_18_17_sp4_h_l_7
T_17_13_sp4_v_t_42
T_17_9_sp4_v_t_42
T_17_12_lc_trk_g0_2
T_17_12_wire_logic_cluster/lc_6/in_0

T_33_17_wire_io_cluster/io_0/D_IN_0
T_25_17_sp12_h_l_0
T_13_17_sp12_h_l_0
T_18_17_sp4_h_l_7
T_17_13_sp4_v_t_42
T_17_9_sp4_v_t_42
T_17_12_lc_trk_g0_2
T_17_12_wire_logic_cluster/lc_7/in_3

T_33_17_wire_io_cluster/io_0/D_IN_0
T_25_17_sp12_h_l_0
T_24_17_sp4_h_l_1
T_20_17_sp4_h_l_9
T_19_13_sp4_v_t_39
T_19_9_sp4_v_t_39
T_18_10_lc_trk_g2_7
T_18_10_wire_logic_cluster/lc_0/in_1

T_33_17_wire_io_cluster/io_0/D_IN_0
T_25_17_sp12_h_l_0
T_24_17_sp4_h_l_1
T_20_17_sp4_h_l_9
T_19_13_sp4_v_t_39
T_19_9_sp4_v_t_39
T_18_10_lc_trk_g2_7
T_18_10_input_2_5
T_18_10_wire_logic_cluster/lc_5/in_2

T_33_17_wire_io_cluster/io_0/D_IN_0
T_25_17_sp12_h_l_0
T_13_17_sp12_h_l_0
T_18_17_sp4_h_l_7
T_17_13_sp4_v_t_42
T_17_9_sp4_v_t_42
T_17_11_lc_trk_g3_7
T_17_11_wire_logic_cluster/lc_6/in_0

T_33_17_wire_io_cluster/io_0/D_IN_0
T_29_17_sp12_h_l_0
T_17_17_sp12_h_l_0
T_16_5_sp12_v_t_23
T_16_11_lc_trk_g2_4
T_16_11_wire_logic_cluster/lc_5/in_1

T_33_17_wire_io_cluster/io_0/D_IN_0
T_29_17_sp12_h_l_0
T_17_17_sp12_h_l_0
T_16_5_sp12_v_t_23
T_16_11_lc_trk_g2_4
T_16_11_wire_logic_cluster/lc_1/in_1

T_33_17_wire_io_cluster/io_0/D_IN_0
T_29_17_sp12_h_l_0
T_17_17_sp12_h_l_0
T_16_5_sp12_v_t_23
T_16_11_lc_trk_g2_4
T_16_11_wire_logic_cluster/lc_2/in_0

End 

Net : RESETn_c_i
T_16_19_wire_logic_cluster/lc_0/out
T_16_15_sp12_v_t_23
T_16_27_sp12_v_t_23
T_16_33_lc_trk_g1_4
T_16_33_wire_gbuf/in

End 

Net : RESETn_c_i_g
T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_17_19_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_17_17_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_16_15_glb2local_1
T_16_15_lc_trk_g0_5
T_16_15_wire_logic_cluster/lc_1/in_0

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_15_16_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_15_16_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_15_16_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_15_16_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_15_16_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_15_16_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_17_15_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_19_17_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_18_16_glb2local_1
T_18_16_lc_trk_g0_5
T_18_16_wire_logic_cluster/lc_3/in_0

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_16_13_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_14_15_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_15_14_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_17_14_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_17_14_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_17_14_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_17_14_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_17_14_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_17_14_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_18_15_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_18_15_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_18_15_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_18_15_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_19_16_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_19_16_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_20_17_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_16_12_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_14_14_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_15_13_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_15_13_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_17_13_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_17_13_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_20_16_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_21_17_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_11_17_glb2local_1
T_11_17_lc_trk_g0_5
T_11_17_wire_logic_cluster/lc_3/in_0

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_18_14_glb2local_1
T_18_14_lc_trk_g0_5
T_18_14_wire_logic_cluster/lc_7/in_0

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_21_16_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_21_16_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_21_16_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_17_12_glb2local_3
T_17_12_lc_trk_g0_7
T_17_12_wire_logic_cluster/lc_0/in_3

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_17_12_glb2local_3
T_17_12_lc_trk_g0_7
T_17_12_wire_logic_cluster/lc_3/in_0

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_15_11_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_20_14_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_20_14_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_21_15_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_21_15_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_18_12_glb2local_1
T_18_12_lc_trk_g0_5
T_18_12_wire_logic_cluster/lc_4/in_1

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_18_11_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_18_11_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_18_11_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_19_12_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_22_15_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_22_15_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_22_15_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_22_15_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_21_13_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_22_14_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_22_14_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_23_15_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_22_13_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_22_13_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_23_14_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_23_14_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_24_15_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_23_13_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_24_14_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_20_9_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_23_12_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_22_10_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_22_9_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_22_9_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_23_10_wire_logic_cluster/lc_5/s_r

T_16_33_wire_gbuf/out
T_0_0_fabout_4
T_0_0_glb_netwk_4
T_22_8_wire_logic_cluster/lc_5/s_r

End 

Net : RnW_c
T_3_33_wire_io_cluster/io_1/D_IN_0
T_3_27_sp12_v_t_23
T_3_15_sp12_v_t_23
T_4_15_sp12_h_l_0
T_13_15_sp4_h_l_11
T_16_15_sp4_v_t_46
T_16_18_lc_trk_g0_6
T_16_18_wire_logic_cluster/lc_2/in_0

T_3_33_wire_io_cluster/io_1/D_IN_0
T_3_27_sp12_v_t_23
T_3_15_sp12_v_t_23
T_4_15_sp12_h_l_0
T_11_15_sp4_h_l_9
T_15_15_sp4_h_l_5
T_18_15_sp4_v_t_47
T_17_18_lc_trk_g3_7
T_17_18_wire_logic_cluster/lc_1/in_3

T_3_33_wire_io_cluster/io_1/D_IN_0
T_3_27_sp12_v_t_23
T_4_27_sp12_h_l_0
T_15_15_sp12_v_t_23
T_15_13_sp4_v_t_47
T_15_16_lc_trk_g1_7
T_15_16_wire_logic_cluster/lc_2/in_0

T_3_33_wire_io_cluster/io_1/D_IN_0
T_3_27_sp12_v_t_23
T_4_27_sp12_h_l_0
T_16_27_sp12_h_l_0
T_25_27_sp4_h_l_11
T_28_23_sp4_v_t_40
T_28_26_lc_trk_g0_0
T_28_26_wire_logic_cluster/lc_4/in_0

T_3_33_wire_io_cluster/io_1/D_IN_0
T_3_27_sp12_v_t_23
T_3_15_sp12_v_t_23
T_4_15_sp12_h_l_0
T_11_15_sp4_h_l_9
T_15_15_sp4_h_l_5
T_17_15_lc_trk_g3_0
T_17_15_wire_logic_cluster/lc_0/in_1

End 

Net : SIZ_c_0
T_0_30_wire_io_cluster/io_0/D_IN_0
T_0_30_span12_horz_0
T_8_30_sp4_h_l_9
T_12_30_sp4_h_l_9
T_15_26_sp4_v_t_38
T_16_26_sp4_h_l_3
T_18_26_lc_trk_g3_6
T_18_26_input_2_1
T_18_26_wire_logic_cluster/lc_1/in_2

T_0_30_wire_io_cluster/io_0/D_IN_0
T_0_30_span12_horz_0
T_8_30_sp4_h_l_9
T_12_30_sp4_h_l_9
T_15_26_sp4_v_t_38
T_16_26_sp4_h_l_3
T_18_26_lc_trk_g3_6
T_18_26_wire_logic_cluster/lc_2/in_3

T_0_30_wire_io_cluster/io_0/D_IN_0
T_0_30_span12_horz_0
T_8_30_sp4_h_l_9
T_12_30_sp4_h_l_9
T_15_26_sp4_v_t_38
T_16_26_sp4_h_l_3
T_20_26_sp4_h_l_11
T_19_26_lc_trk_g0_3
T_19_26_wire_logic_cluster/lc_2/in_3

T_0_30_wire_io_cluster/io_0/D_IN_0
T_0_30_span12_horz_0
T_8_30_sp4_h_l_9
T_12_30_sp4_h_l_9
T_15_26_sp4_v_t_38
T_16_26_sp4_h_l_3
T_20_26_sp4_h_l_11
T_19_26_lc_trk_g0_3
T_19_26_input_2_5
T_19_26_wire_logic_cluster/lc_5/in_2

T_0_30_wire_io_cluster/io_0/D_IN_0
T_0_30_span12_horz_16
T_4_18_sp12_v_t_23
T_5_18_sp12_h_l_0
T_14_18_lc_trk_g0_4
T_14_18_wire_logic_cluster/lc_5/in_3

T_0_30_wire_io_cluster/io_0/D_IN_0
T_0_30_span12_horz_16
T_4_18_sp12_v_t_23
T_5_18_sp12_h_l_0
T_14_18_sp4_h_l_11
T_16_18_lc_trk_g3_6
T_16_18_wire_logic_cluster/lc_2/in_3

T_0_30_wire_io_cluster/io_0/D_IN_0
T_0_30_span12_horz_16
T_4_18_sp12_v_t_23
T_5_18_sp12_h_l_0
T_17_18_sp12_h_l_0
T_17_18_lc_trk_g1_3
T_17_18_wire_logic_cluster/lc_1/in_1

T_0_30_wire_io_cluster/io_0/D_IN_0
T_0_30_span12_horz_16
T_4_18_sp12_v_t_23
T_5_18_sp12_h_l_0
T_12_18_sp4_h_l_9
T_16_18_sp4_h_l_0
T_19_14_sp4_v_t_43
T_18_17_lc_trk_g3_3
T_18_17_input_2_0
T_18_17_wire_logic_cluster/lc_0/in_2

End 

Net : SIZ_c_1
T_0_30_wire_io_cluster/io_1/D_IN_0
T_0_30_span12_horz_12
T_7_30_sp12_h_l_0
T_18_18_sp12_v_t_23
T_18_26_lc_trk_g2_0
T_18_26_wire_logic_cluster/lc_1/in_3

T_0_30_wire_io_cluster/io_1/D_IN_0
T_0_30_span12_horz_12
T_7_30_sp12_h_l_0
T_18_18_sp12_v_t_23
T_18_26_lc_trk_g2_0
T_18_26_wire_logic_cluster/lc_2/in_0

T_0_30_wire_io_cluster/io_1/D_IN_0
T_0_30_span12_horz_12
T_7_30_sp12_h_l_0
T_14_30_sp4_h_l_9
T_17_26_sp4_v_t_44
T_18_26_sp4_h_l_2
T_19_26_lc_trk_g2_2
T_19_26_input_2_2
T_19_26_wire_logic_cluster/lc_2/in_2

T_0_30_wire_io_cluster/io_1/D_IN_0
T_0_30_span12_horz_12
T_7_30_sp12_h_l_0
T_14_30_sp4_h_l_9
T_17_26_sp4_v_t_44
T_18_26_sp4_h_l_2
T_19_26_lc_trk_g2_2
T_19_26_wire_logic_cluster/lc_5/in_3

T_0_30_wire_io_cluster/io_1/D_IN_0
T_0_30_span12_horz_4
T_10_18_sp12_v_t_23
T_11_18_sp12_h_l_0
T_14_18_lc_trk_g1_0
T_14_18_wire_logic_cluster/lc_5/in_0

T_0_30_wire_io_cluster/io_1/D_IN_0
T_0_30_span12_horz_20
T_3_30_sp12_h_l_0
T_14_18_sp12_v_t_23
T_14_16_sp4_v_t_47
T_14_17_lc_trk_g3_7
T_14_17_wire_logic_cluster/lc_3/in_3

T_0_30_wire_io_cluster/io_1/D_IN_0
T_0_30_span12_horz_4
T_10_18_sp12_v_t_23
T_11_18_sp12_h_l_0
T_16_18_lc_trk_g0_4
T_16_18_input_2_2
T_16_18_wire_logic_cluster/lc_2/in_2

T_0_30_wire_io_cluster/io_1/D_IN_0
T_0_30_span12_horz_4
T_10_18_sp12_v_t_23
T_11_18_sp12_h_l_0
T_17_18_lc_trk_g0_7
T_17_18_input_2_1
T_17_18_wire_logic_cluster/lc_1/in_2

T_0_30_wire_io_cluster/io_1/D_IN_0
T_0_30_span12_horz_12
T_7_30_sp12_h_l_0
T_18_18_sp12_v_t_23
T_18_6_sp12_v_t_23
T_18_17_lc_trk_g2_3
T_18_17_wire_logic_cluster/lc_0/in_3

End 

Net : TSn_c
T_7_33_wire_io_cluster/io_1/D_IN_0
T_7_27_sp12_v_t_23
T_7_15_sp12_v_t_23
T_8_15_sp12_h_l_0
T_13_15_sp4_h_l_7
T_16_11_sp4_v_t_36
T_16_14_lc_trk_g1_4
T_16_14_wire_logic_cluster/lc_2/in_1

T_7_33_wire_io_cluster/io_1/D_IN_0
T_7_23_sp12_v_t_23
T_8_23_sp12_h_l_0
T_19_11_sp12_v_t_23
T_19_14_lc_trk_g2_3
T_19_14_wire_logic_cluster/lc_4/in_1

End 

Net : U712_BYTE_ENABLE.LMBE_0_i_o3_0_oZ0Z2
T_18_17_wire_logic_cluster/lc_0/out
T_18_16_lc_trk_g1_0
T_18_16_wire_logic_cluster/lc_1/in_0

End 

Net : U712_BYTE_ENABLE.N_343_i
T_14_18_wire_logic_cluster/lc_5/out
T_14_14_sp4_v_t_47
T_14_16_lc_trk_g3_2
T_14_16_input_2_1
T_14_16_wire_logic_cluster/lc_1/in_2

T_14_18_wire_logic_cluster/lc_5/out
T_15_18_sp4_h_l_10
T_18_14_sp4_v_t_41
T_17_16_lc_trk_g0_4
T_17_16_wire_logic_cluster/lc_1/in_1

T_14_18_wire_logic_cluster/lc_5/out
T_15_18_sp4_h_l_10
T_18_14_sp4_v_t_41
T_17_16_lc_trk_g0_4
T_17_16_wire_logic_cluster/lc_5/in_1

End 

Net : U712_BYTE_ENABLE.N_352
T_14_17_wire_logic_cluster/lc_3/out
T_14_16_lc_trk_g1_3
T_14_16_wire_logic_cluster/lc_3/in_1

T_14_17_wire_logic_cluster/lc_3/out
T_14_16_lc_trk_g1_3
T_14_16_wire_logic_cluster/lc_1/in_1

End 

Net : U712_BYTE_ENABLE.N_466_cascade_
T_17_16_wire_logic_cluster/lc_5/ltout
T_17_16_wire_logic_cluster/lc_6/in_2

End 

Net : U712_BYTE_ENABLE.N_468
T_14_16_wire_logic_cluster/lc_1/out
T_15_16_sp4_h_l_2
T_17_16_lc_trk_g3_7
T_17_16_wire_logic_cluster/lc_3/in_1

End 

Net : U712_BYTE_ENABLE.un1_CLLBEn_i_0Z0Z_0
T_17_16_wire_logic_cluster/lc_1/out
T_13_16_sp12_h_l_1
T_14_16_lc_trk_g0_5
T_14_16_input_2_3
T_14_16_wire_logic_cluster/lc_3/in_2

End 

Net : U712_BYTE_ENABLE.un1_CLLBEn_i_0_a2_1Z0Z_0
T_18_16_wire_logic_cluster/lc_0/out
T_17_16_lc_trk_g3_0
T_17_16_wire_logic_cluster/lc_1/in_0

End 

Net : U712_BYTE_ENABLE.un1_CLLBEn_i_0_a2_1Z0Z_0_cascade_
T_18_16_wire_logic_cluster/lc_0/ltout
T_18_16_wire_logic_cluster/lc_1/in_2

End 

Net : DBRn_c
T_6_33_wire_io_cluster/io_1/D_IN_0
T_6_31_sp12_v_t_23
T_6_19_sp12_v_t_23
T_7_19_sp12_h_l_0
T_8_19_sp4_h_l_3
T_11_15_sp4_v_t_38
T_11_17_lc_trk_g3_3
T_11_17_wire_logic_cluster/lc_2/in_0

T_6_33_wire_io_cluster/io_1/D_IN_0
T_6_27_sp12_v_t_23
T_6_15_sp12_v_t_23
T_7_15_sp12_h_l_0
T_14_15_lc_trk_g1_0
T_14_15_wire_logic_cluster/lc_0/in_3

End 

Net : AGNUS_REV_c
T_30_33_wire_io_cluster/io_0/D_IN_0
T_30_29_sp12_v_t_23
T_30_17_sp12_v_t_23
T_30_15_sp4_v_t_47
T_27_15_sp4_h_l_4
T_23_15_sp4_h_l_0
T_24_15_lc_trk_g3_0
T_24_15_wire_logic_cluster/lc_0/in_3

T_30_33_wire_io_cluster/io_0/D_IN_0
T_30_29_sp12_v_t_23
T_30_17_sp12_v_t_23
T_19_17_sp12_h_l_0
T_21_17_lc_trk_g1_7
T_21_17_wire_logic_cluster/lc_0/in_0

T_30_33_wire_io_cluster/io_0/D_IN_0
T_30_29_sp12_v_t_23
T_30_17_sp12_v_t_23
T_30_15_sp4_v_t_47
T_27_15_sp4_h_l_4
T_23_15_sp4_h_l_0
T_23_15_lc_trk_g0_5
T_23_15_wire_logic_cluster/lc_2/in_1

T_30_33_wire_io_cluster/io_0/D_IN_0
T_30_25_sp12_v_t_23
T_30_13_sp12_v_t_23
T_19_13_sp12_h_l_0
T_26_13_sp4_h_l_9
T_25_13_sp4_v_t_38
T_24_14_lc_trk_g2_6
T_24_14_wire_logic_cluster/lc_7/in_1

T_30_33_wire_io_cluster/io_0/D_IN_0
T_30_29_sp12_v_t_23
T_30_17_sp12_v_t_23
T_30_15_sp4_v_t_47
T_27_15_sp4_h_l_4
T_23_15_sp4_h_l_0
T_22_15_lc_trk_g0_0
T_22_15_wire_logic_cluster/lc_5/in_1

T_30_33_wire_io_cluster/io_0/D_IN_0
T_30_29_sp12_v_t_23
T_30_17_sp12_v_t_23
T_30_15_sp4_v_t_47
T_27_15_sp4_h_l_4
T_23_15_sp4_h_l_0
T_22_15_lc_trk_g0_0
T_22_15_input_2_2
T_22_15_wire_logic_cluster/lc_2/in_2

T_30_33_wire_io_cluster/io_0/D_IN_0
T_30_29_sp12_v_t_23
T_30_17_sp12_v_t_23
T_30_15_sp4_v_t_47
T_27_15_sp4_h_l_4
T_23_15_sp4_h_l_0
T_22_15_lc_trk_g0_0
T_22_15_wire_logic_cluster/lc_3/in_1

T_30_33_wire_io_cluster/io_0/D_IN_0
T_30_29_sp12_v_t_23
T_30_17_sp12_v_t_23
T_30_15_sp4_v_t_47
T_27_15_sp4_h_l_4
T_23_15_sp4_h_l_0
T_22_15_lc_trk_g0_0
T_22_15_input_2_4
T_22_15_wire_logic_cluster/lc_4/in_2

T_30_33_wire_io_cluster/io_0/D_IN_0
T_30_29_sp12_v_t_23
T_30_17_sp12_v_t_23
T_19_17_sp12_h_l_0
T_20_17_lc_trk_g1_4
T_20_17_wire_logic_cluster/lc_6/in_3

T_30_33_wire_io_cluster/io_0/D_IN_0
T_30_29_sp12_v_t_23
T_30_17_sp12_v_t_23
T_30_15_sp4_v_t_47
T_27_15_sp4_h_l_4
T_23_15_sp4_h_l_0
T_22_15_sp4_v_t_37
T_21_16_lc_trk_g2_5
T_21_16_wire_logic_cluster/lc_0/in_3

T_30_33_wire_io_cluster/io_0/D_IN_0
T_30_29_sp12_v_t_23
T_30_17_sp12_v_t_23
T_19_17_sp12_h_l_0
T_24_17_sp4_h_l_7
T_23_13_sp4_v_t_42
T_23_14_lc_trk_g3_2
T_23_14_wire_logic_cluster/lc_6/in_1

T_30_33_wire_io_cluster/io_0/D_IN_0
T_30_29_sp12_v_t_23
T_30_17_sp12_v_t_23
T_30_15_sp4_v_t_47
T_27_15_sp4_h_l_4
T_23_15_sp4_h_l_0
T_22_15_sp4_v_t_37
T_21_16_lc_trk_g2_5
T_21_16_wire_logic_cluster/lc_6/in_1

T_30_33_wire_io_cluster/io_0/D_IN_0
T_30_29_sp12_v_t_23
T_30_17_sp12_v_t_23
T_30_15_sp4_v_t_47
T_27_15_sp4_h_l_4
T_23_15_sp4_h_l_0
T_22_15_sp4_v_t_37
T_21_16_lc_trk_g2_5
T_21_16_input_2_7
T_21_16_wire_logic_cluster/lc_7/in_2

T_30_33_wire_io_cluster/io_0/D_IN_0
T_30_29_sp12_v_t_23
T_30_17_sp12_v_t_23
T_19_17_sp12_h_l_0
T_24_17_sp4_h_l_7
T_23_13_sp4_v_t_42
T_23_14_lc_trk_g3_2
T_23_14_wire_logic_cluster/lc_3/in_0

T_30_33_wire_io_cluster/io_0/D_IN_0
T_30_29_sp12_v_t_23
T_30_17_sp12_v_t_23
T_19_17_sp12_h_l_0
T_19_17_lc_trk_g1_3
T_19_17_wire_logic_cluster/lc_7/in_1

T_30_33_wire_io_cluster/io_0/D_IN_0
T_30_29_sp12_v_t_23
T_30_17_sp12_v_t_23
T_30_15_sp4_v_t_47
T_27_15_sp4_h_l_4
T_23_15_sp4_h_l_0
T_19_15_sp4_h_l_3
T_21_15_lc_trk_g3_6
T_21_15_wire_logic_cluster/lc_6/in_1

T_30_33_wire_io_cluster/io_0/D_IN_0
T_30_29_sp12_v_t_23
T_30_17_sp12_v_t_23
T_30_15_sp4_v_t_47
T_27_15_sp4_h_l_4
T_23_15_sp4_h_l_0
T_19_15_sp4_h_l_3
T_21_15_lc_trk_g3_6
T_21_15_wire_logic_cluster/lc_4/in_1

T_30_33_wire_io_cluster/io_0/D_IN_0
T_30_29_sp12_v_t_23
T_30_17_sp12_v_t_23
T_19_17_sp12_h_l_0
T_24_17_sp4_h_l_7
T_23_13_sp4_v_t_42
T_22_14_lc_trk_g3_2
T_22_14_wire_logic_cluster/lc_4/in_1

T_30_33_wire_io_cluster/io_0/D_IN_0
T_30_29_sp12_v_t_23
T_30_17_sp12_v_t_23
T_19_17_sp12_h_l_0
T_24_17_sp4_h_l_7
T_23_13_sp4_v_t_42
T_22_14_lc_trk_g3_2
T_22_14_wire_logic_cluster/lc_0/in_1

T_30_33_wire_io_cluster/io_0/D_IN_0
T_30_25_sp12_v_t_23
T_30_13_sp12_v_t_23
T_19_13_sp12_h_l_0
T_26_13_sp4_h_l_9
T_22_13_sp4_h_l_5
T_21_13_sp4_v_t_46
T_20_16_lc_trk_g3_6
T_20_16_wire_logic_cluster/lc_4/in_3

T_30_33_wire_io_cluster/io_0/D_IN_0
T_30_29_sp12_v_t_23
T_30_17_sp12_v_t_23
T_30_15_sp4_v_t_47
T_27_15_sp4_h_l_4
T_23_15_sp4_h_l_0
T_22_15_sp4_v_t_37
T_19_15_sp4_h_l_6
T_18_11_sp4_v_t_46
T_17_14_lc_trk_g3_6
T_17_14_wire_logic_cluster/lc_0/in_1

End 

Net : U712_REG_SM.N_481
T_16_18_wire_logic_cluster/lc_2/out
T_17_17_sp4_v_t_37
T_17_13_sp4_v_t_37
T_17_14_lc_trk_g3_5
T_17_14_wire_logic_cluster/lc_4/in_0

End 

Net : U712_REG_SM.N_482
T_17_18_wire_logic_cluster/lc_1/out
T_17_7_sp12_v_t_22
T_17_14_lc_trk_g2_2
T_17_14_wire_logic_cluster/lc_5/in_3

End 

Net : ASn_c
T_17_17_wire_logic_cluster/lc_3/out
T_17_16_sp12_v_t_22
T_18_28_sp12_h_l_1
T_29_28_sp12_v_t_22
T_29_33_lc_trk_g0_6
T_29_33_wire_io_cluster/io_0/D_OUT_0

End 

Net : AWEn_c
T_8_33_wire_io_cluster/io_0/D_IN_0
T_8_25_sp12_v_t_23
T_8_13_sp12_v_t_23
T_9_13_sp12_h_l_0
T_15_13_lc_trk_g1_7
T_15_13_wire_logic_cluster/lc_0/in_0

T_8_33_wire_io_cluster/io_0/D_IN_0
T_8_29_sp12_v_t_23
T_8_17_sp12_v_t_23
T_9_17_sp12_h_l_0
T_18_17_sp4_h_l_11
T_17_13_sp4_v_t_41
T_17_15_lc_trk_g2_4
T_17_15_wire_logic_cluster/lc_0/in_0

T_8_33_wire_io_cluster/io_0/D_IN_0
T_8_25_sp12_v_t_23
T_8_13_sp12_v_t_23
T_9_13_sp12_h_l_0
T_16_13_sp4_h_l_9
T_18_13_lc_trk_g2_4
T_18_13_wire_logic_cluster/lc_6/in_0

End 

Net : A_c_0
T_0_22_wire_io_cluster/io_0/D_IN_0
T_0_22_span12_horz_16
T_5_22_sp12_h_l_0
T_12_22_sp4_h_l_9
T_15_18_sp4_v_t_44
T_15_14_sp4_v_t_37
T_14_17_lc_trk_g2_5
T_14_17_wire_logic_cluster/lc_3/in_0

T_0_22_wire_io_cluster/io_0/D_IN_0
T_0_22_span12_horz_16
T_5_22_sp12_h_l_0
T_12_22_sp4_h_l_9
T_15_18_sp4_v_t_44
T_16_18_sp4_h_l_2
T_16_18_lc_trk_g0_7
T_16_18_wire_logic_cluster/lc_2/in_1

T_0_22_wire_io_cluster/io_0/D_IN_0
T_0_22_span12_horz_16
T_5_22_sp12_h_l_0
T_12_22_sp4_h_l_9
T_15_18_sp4_v_t_44
T_16_18_sp4_h_l_2
T_17_18_lc_trk_g3_2
T_17_18_wire_logic_cluster/lc_1/in_0

T_0_22_wire_io_cluster/io_0/D_IN_0
T_0_22_span12_horz_16
T_5_22_sp12_h_l_0
T_12_22_sp4_h_l_9
T_15_22_sp4_v_t_44
T_16_26_sp4_h_l_9
T_18_26_lc_trk_g2_4
T_18_26_wire_logic_cluster/lc_1/in_1

T_0_22_wire_io_cluster/io_0/D_IN_0
T_0_22_span12_horz_16
T_5_22_sp12_h_l_0
T_12_22_sp4_h_l_9
T_15_22_sp4_v_t_44
T_16_26_sp4_h_l_9
T_18_26_lc_trk_g2_4
T_18_26_input_2_2
T_18_26_wire_logic_cluster/lc_2/in_2

T_0_22_wire_io_cluster/io_0/D_IN_0
T_0_22_span12_horz_16
T_5_22_sp12_h_l_0
T_12_22_sp4_h_l_9
T_15_18_sp4_v_t_44
T_16_18_sp4_h_l_2
T_19_14_sp4_v_t_39
T_18_17_lc_trk_g2_7
T_18_17_wire_logic_cluster/lc_0/in_1

T_0_22_wire_io_cluster/io_0/D_IN_0
T_0_22_span12_horz_16
T_5_22_sp12_h_l_0
T_12_22_sp4_h_l_9
T_15_22_sp4_v_t_44
T_16_26_sp4_h_l_9
T_19_22_sp4_v_t_38
T_19_26_lc_trk_g1_3
T_19_26_wire_logic_cluster/lc_2/in_0

T_0_22_wire_io_cluster/io_0/D_IN_0
T_0_22_span12_horz_16
T_5_22_sp12_h_l_0
T_12_22_sp4_h_l_9
T_15_22_sp4_v_t_44
T_16_26_sp4_h_l_9
T_19_22_sp4_v_t_38
T_19_26_lc_trk_g1_3
T_19_26_wire_logic_cluster/lc_5/in_1

T_0_22_wire_io_cluster/io_0/D_IN_0
T_0_22_span12_horz_16
T_5_22_sp12_h_l_0
T_14_22_sp4_h_l_11
T_17_18_sp4_v_t_46
T_17_14_sp4_v_t_46
T_17_16_lc_trk_g2_3
T_17_16_input_2_5
T_17_16_wire_logic_cluster/lc_5/in_2

End 

Net : A_c_1
T_0_25_wire_io_cluster/io_0/D_IN_0
T_0_25_span12_horz_8
T_9_25_sp12_h_l_0
T_16_25_sp4_h_l_9
T_19_25_sp4_v_t_44
T_18_26_lc_trk_g3_4
T_18_26_wire_logic_cluster/lc_1/in_0

T_0_25_wire_io_cluster/io_0/D_IN_0
T_0_25_span12_horz_8
T_9_25_sp12_h_l_0
T_16_25_sp4_h_l_9
T_19_25_sp4_v_t_44
T_18_26_lc_trk_g3_4
T_18_26_wire_logic_cluster/lc_2/in_1

T_0_25_wire_io_cluster/io_0/D_IN_0
T_0_25_span12_horz_8
T_9_25_sp12_h_l_0
T_16_25_sp4_h_l_9
T_19_25_sp4_v_t_44
T_19_26_lc_trk_g3_4
T_19_26_wire_logic_cluster/lc_2/in_1

T_0_25_wire_io_cluster/io_0/D_IN_0
T_0_25_span12_horz_8
T_9_25_sp12_h_l_0
T_16_25_sp4_h_l_9
T_19_25_sp4_v_t_44
T_19_26_lc_trk_g3_4
T_19_26_wire_logic_cluster/lc_5/in_0

T_0_25_wire_io_cluster/io_0/D_IN_0
T_0_25_span12_horz_8
T_9_25_sp12_h_l_0
T_16_25_sp4_h_l_9
T_15_21_sp4_v_t_44
T_15_17_sp4_v_t_37
T_15_13_sp4_v_t_37
T_14_16_lc_trk_g2_5
T_14_16_wire_logic_cluster/lc_3/in_0

T_0_25_wire_io_cluster/io_0/D_IN_0
T_0_25_span12_horz_8
T_9_25_sp12_h_l_0
T_16_25_sp4_h_l_9
T_15_21_sp4_v_t_44
T_15_17_sp4_v_t_37
T_15_13_sp4_v_t_37
T_14_16_lc_trk_g2_5
T_14_16_wire_logic_cluster/lc_1/in_0

T_0_25_wire_io_cluster/io_0/D_IN_0
T_0_25_span12_horz_8
T_9_25_sp12_h_l_0
T_16_25_sp4_h_l_9
T_15_21_sp4_v_t_44
T_15_17_sp4_v_t_37
T_16_17_sp4_h_l_0
T_18_17_lc_trk_g3_5
T_18_17_wire_logic_cluster/lc_0/in_0

T_0_25_wire_io_cluster/io_0/D_IN_0
T_0_25_span12_horz_8
T_9_25_sp12_h_l_0
T_14_25_sp4_h_l_7
T_17_21_sp4_v_t_36
T_17_17_sp4_v_t_44
T_17_13_sp4_v_t_44
T_17_16_lc_trk_g1_4
T_17_16_wire_logic_cluster/lc_5/in_0

End 

Net : A_c_10
T_0_12_wire_io_cluster/io_1/D_IN_0
T_0_12_span12_horz_12
T_7_12_sp12_h_l_0
T_14_12_sp4_h_l_9
T_17_12_sp4_v_t_39
T_16_14_lc_trk_g1_2
T_16_14_wire_logic_cluster/lc_3/in_0

T_0_12_wire_io_cluster/io_1/D_IN_0
T_0_12_span12_horz_12
T_6_12_sp12_v_t_23
T_7_24_sp12_h_l_0
T_14_24_sp4_h_l_9
T_17_24_sp4_v_t_44
T_17_28_sp4_v_t_37
T_17_32_sp4_v_t_45
T_17_33_lc_trk_g1_5
T_17_33_wire_io_cluster/io_0/D_OUT_0

End 

Net : A_c_11
T_0_12_wire_io_cluster/io_0/D_IN_0
T_0_12_span12_horz_8
T_9_12_sp12_h_l_0
T_20_12_sp12_v_t_23
T_20_12_sp4_v_t_45
T_19_14_lc_trk_g2_0
T_19_14_wire_logic_cluster/lc_7/in_1

T_0_12_wire_io_cluster/io_0/D_IN_0
T_0_12_span12_horz_0
T_12_12_sp12_v_t_23
T_13_24_sp12_h_l_0
T_24_24_sp12_v_t_23
T_24_26_sp4_v_t_43
T_24_30_sp4_v_t_43
T_24_33_span4_horz_r_3
T_26_33_lc_trk_g1_3
T_26_33_wire_io_cluster/io_0/D_OUT_0

End 

Net : A_c_12
T_0_11_wire_io_cluster/io_1/D_IN_0
T_0_11_span12_horz_20
T_3_11_sp12_h_l_0
T_15_11_sp12_h_l_0
T_18_11_sp4_h_l_5
T_21_11_sp4_v_t_40
T_20_14_lc_trk_g3_0
T_20_14_wire_logic_cluster/lc_1/in_0

End 

Net : A_c_13
T_0_11_wire_io_cluster/io_0/D_IN_0
T_0_11_span12_horz_8
T_9_11_sp12_h_l_0
T_20_11_sp12_v_t_23
T_20_14_lc_trk_g2_3
T_20_14_wire_logic_cluster/lc_2/in_1

End 

Net : A_c_14
T_0_6_wire_io_cluster/io_1/D_IN_0
T_0_6_span12_horz_4
T_11_6_sp12_h_l_0
T_18_6_sp4_h_l_9
T_21_6_sp4_v_t_39
T_21_10_sp4_v_t_47
T_21_14_sp4_v_t_43
T_20_15_lc_trk_g3_3
T_20_15_wire_logic_cluster/lc_6/in_0

End 

Net : A_c_15
T_0_6_wire_io_cluster/io_0/D_IN_0
T_0_6_span12_horz_16
T_5_6_sp12_h_l_0
T_14_6_sp4_h_l_11
T_17_6_sp4_v_t_41
T_17_10_sp4_v_t_37
T_17_11_lc_trk_g3_5
T_17_11_wire_logic_cluster/lc_2/in_0

End 

Net : A_c_16
T_0_5_wire_io_cluster/io_1/D_IN_0
T_0_5_span12_horz_20
T_3_5_sp12_h_l_0
T_14_5_sp12_v_t_23
T_14_7_sp4_v_t_43
T_15_11_sp4_h_l_0
T_16_11_lc_trk_g3_0
T_16_11_wire_logic_cluster/lc_6/in_1

End 

Net : A_c_17
T_0_5_wire_io_cluster/io_0/D_IN_0
T_0_5_span12_horz_16
T_5_5_sp12_h_l_0
T_14_5_sp4_h_l_11
T_17_5_sp4_v_t_41
T_17_9_sp4_v_t_37
T_17_12_lc_trk_g0_5
T_17_12_wire_logic_cluster/lc_1/in_0

End 

Net : A_c_18
T_0_4_wire_io_cluster/io_1/D_IN_0
T_0_4_span12_horz_12
T_7_4_sp12_h_l_0
T_18_4_sp12_v_t_23
T_18_10_sp4_v_t_39
T_17_13_lc_trk_g2_7
T_17_13_wire_logic_cluster/lc_7/in_0

End 

Net : A_c_19
T_0_4_wire_io_cluster/io_0/D_IN_0
T_0_4_span12_horz_0
T_13_4_sp12_h_l_0
T_24_4_sp12_v_t_23
T_24_10_sp4_v_t_39
T_23_12_lc_trk_g0_2
T_23_12_wire_logic_cluster/lc_1/in_1

End 

Net : A_c_2
T_0_27_wire_io_cluster/io_0/D_IN_0
T_0_27_span12_horz_8
T_8_15_sp12_v_t_23
T_9_15_sp12_h_l_0
T_18_15_lc_trk_g1_4
T_18_15_wire_logic_cluster/lc_0/in_3

End 

Net : A_c_20
T_0_22_wire_io_cluster/io_1/D_IN_0
T_0_22_span12_horz_12
T_7_22_sp12_h_l_0
T_18_10_sp12_v_t_23
T_18_10_sp4_v_t_45
T_17_14_lc_trk_g2_0
T_17_14_wire_logic_cluster/lc_0/in_0

End 

Net : A_c_3
T_0_25_wire_io_cluster/io_1/D_IN_0
T_0_25_span12_horz_12
T_7_25_sp12_h_l_0
T_18_13_sp12_v_t_23
T_18_15_lc_trk_g2_4
T_18_15_wire_logic_cluster/lc_1/in_3

End 

Net : A_c_4
T_0_20_wire_io_cluster/io_1/D_IN_0
T_0_20_span12_horz_12
T_7_20_sp12_h_l_0
T_18_8_sp12_v_t_23
T_18_15_lc_trk_g2_3
T_18_15_wire_logic_cluster/lc_2/in_3

End 

Net : A_c_5
T_0_20_wire_io_cluster/io_0/D_IN_0
T_0_20_span12_horz_8
T_9_20_sp12_h_l_0
T_20_8_sp12_v_t_23
T_20_14_lc_trk_g3_4
T_20_14_wire_logic_cluster/lc_4/in_3

End 

Net : VBENn_c
T_16_10_wire_logic_cluster/lc_1/out
T_16_7_sp4_v_t_42
T_13_7_sp4_h_l_1
T_12_3_sp4_v_t_36
T_12_0_span4_vert_28
T_12_0_lc_trk_g0_4
T_12_0_wire_io_cluster/io_0/D_OUT_0

End 

Net : WEn_c
T_23_10_wire_logic_cluster/lc_0/out
T_20_10_sp12_h_l_0
T_31_0_span12_vert_19
T_31_0_span4_vert_43
T_31_0_span4_horz_r_3
T_33_1_lc_trk_g1_7
T_33_1_wire_io_cluster/io_0/D_OUT_0

End 

Net : bfn_10_6_0_
