{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1658801997853 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 21.1.0 Build 842 10/21/2021 SJ Lite Edition " "Version 21.1.0 Build 842 10/21/2021 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1658801997853 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Jul 25 23:19:57 2022 " "Processing started: Mon Jul 25 23:19:57 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1658801997853 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1658801997853 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off slave -c slave " "Command: quartus_map --read_settings_files=on --write_settings_files=off slave -c slave" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1658801997853 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1658801998145 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1658801998145 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ser2par.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ser2par.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SER2PAR-Behavioral " "Found design unit 1: SER2PAR-Behavioral" {  } { { "SER2PAR.vhd" "" { Text "C:/Users/Saint/OneDrive/Documentos/I2C/slave/SER2PAR.vhd" 34 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1658802005287 ""} { "Info" "ISGN_ENTITY_NAME" "1 SER2PAR " "Found entity 1: SER2PAR" {  } { { "SER2PAR.vhd" "" { Text "C:/Users/Saint/OneDrive/Documentos/I2C/slave/SER2PAR.vhd" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1658802005287 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1658802005287 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "slave.vhd 2 1 " "Found 2 design units, including 1 entities, in source file slave.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 slave-behavioral " "Found design unit 1: slave-behavioral" {  } { { "slave.vhd" "" { Text "C:/Users/Saint/OneDrive/Documentos/I2C/slave/slave.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1658802005290 ""} { "Info" "ISGN_ENTITY_NAME" "1 slave " "Found entity 1: slave" {  } { { "slave.vhd" "" { Text "C:/Users/Saint/OneDrive/Documentos/I2C/slave/slave.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1658802005290 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1658802005290 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "slave " "Elaborating entity \"slave\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1658802005312 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "w_TESTE slave.vhd(42) " "Verilog HDL or VHDL warning at slave.vhd(42): object \"w_TESTE\" assigned a value but never read" {  } { { "slave.vhd" "" { Text "C:/Users/Saint/OneDrive/Documentos/I2C/slave/slave.vhd" 42 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1658802005313 "|slave"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SER2PAR SER2PAR:S2P " "Elaborating entity \"SER2PAR\" for hierarchy \"SER2PAR:S2P\"" {  } { { "slave.vhd" "S2P" { Text "C:/Users/Saint/OneDrive/Documentos/I2C/slave/slave.vhd" 45 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1658802005327 ""}
{ "Info" "ISMP_OPT_REPORT_SAFE_STATE_MACHINE" "\|slave\|w_state " "State machine \"\|slave\|w_state\" will be implemented as a safe state machine." {  } { { "slave.vhd" "" { Text "C:/Users/Saint/OneDrive/Documentos/I2C/slave/slave.vhd" 25 -1 0 } }  } 0 284007 "State machine \"%1!s!\" will be implemented as a safe state machine." 0 0 "Analysis & Synthesis" 0 -1 1658802005497 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "3 " "3 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1658802005645 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1658802005720 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1658802005720 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "6 " "Design contains 6 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "i_EDGE " "No output dependent on input pin \"i_EDGE\"" {  } { { "slave.vhd" "" { Text "C:/Users/Saint/OneDrive/Documentos/I2C/slave/slave.vhd" 14 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1658802005737 "|slave|i_EDGE"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "i_SCL " "No output dependent on input pin \"i_SCL\"" {  } { { "slave.vhd" "" { Text "C:/Users/Saint/OneDrive/Documentos/I2C/slave/slave.vhd" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1658802005737 "|slave|i_SCL"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "i_SDA " "No output dependent on input pin \"i_SDA\"" {  } { { "slave.vhd" "" { Text "C:/Users/Saint/OneDrive/Documentos/I2C/slave/slave.vhd" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1658802005737 "|slave|i_SDA"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "i_RST " "No output dependent on input pin \"i_RST\"" {  } { { "slave.vhd" "" { Text "C:/Users/Saint/OneDrive/Documentos/I2C/slave/slave.vhd" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1658802005737 "|slave|i_RST"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "i_COUNT " "No output dependent on input pin \"i_COUNT\"" {  } { { "slave.vhd" "" { Text "C:/Users/Saint/OneDrive/Documentos/I2C/slave/slave.vhd" 13 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1658802005737 "|slave|i_COUNT"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "i_CLK " "No output dependent on input pin \"i_CLK\"" {  } { { "slave.vhd" "" { Text "C:/Users/Saint/OneDrive/Documentos/I2C/slave/slave.vhd" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1658802005737 "|slave|i_CLK"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1658802005737 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "6 " "Implemented 6 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "6 " "Implemented 6 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1658802005738 ""} { "Info" "ICUT_CUT_TM_OPINS" "0 " "Implemented 0 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1658802005738 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1658802005738 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 9 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 9 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4792 " "Peak virtual memory: 4792 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1658802005746 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Jul 25 23:20:05 2022 " "Processing ended: Mon Jul 25 23:20:05 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1658802005746 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:08 " "Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1658802005746 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:18 " "Total CPU time (on all processors): 00:00:18" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1658802005746 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1658802005746 ""}
