package spatial.codegen.scalagen

import argon.codegen.scalagen.ScalaCodegen
import spatial.spec.ControllerExp

trait ScalaGenController extends ScalaCodegen {
  val IR: ControllerExp
  import IR._

  private def emitNestedLoop(cchain: Sym[CounterChain], iters: Seq[Sym[Index]])(func: => Unit): Unit = {
    for (i <- iters.indices) {
      open(src"$cchain($i).foreach{case (is,vs) => is.zip(vs).foreach{case (${iters(i)},v) => if (v) {")
    }
    func
    close("}"*iters.length)
  }

  override protected def emitNode(lhs: Sym[_], rhs: Op[_]): Unit = rhs match {
    case Hwblock(func) =>
      emit("/** BEGIN HARDWARE BLOCK **/")
      open(src"val $lhs = {")
      emitBlock(func)
      close("}")
      emit("/** END HARDWARE BLOCK **/")

    case UnitPipe(func) =>
      emit("/** BEGIN UNIT PIPE **/")
      open(src"val $lhs = {")
      emitBlock(func)
      close("}")
      emit("/** END UNIT PIPE **/")

    case OpForeach(cchain, func, iters) =>
      emit("/** BEGIN FOREACH **/")
      open(src"val $lhs = {")
      emitNestedLoop(cchain, iters){ emitBlock(func) }
      close("}")
      emit("/** END FOREACH **/")

    case OpReduce(cchain, accum, map, load, reduce, store, rV, iters) =>
      emit("/** BEGIN REDUCE **/")
      open(src"val $lhs = {")
      emitNestedLoop(cchain, iters){
        traverseBlock(map)
        traverseBlock(load)
        emit(src"val ${rV._1} = ${load.result}")
        emit(src"val ${rV._2} = ${map.result}")
        traverseBlock(reduce)
        emitLambda(store)
      }
      close("}")
      emit("/** END REDUCE **/")

    case OpMemReduce(cchainMap,cchainRed,accum,map,loadRes,loadAcc,reduce,storeAcc,rV,itersMap,itersRed) =>
      emit("/** BEGIN MEM REDUCE **/")
      open(src"val $lhs = {")
      emitNestedLoop(cchainMap, itersMap){
        traverseBlock(map)
        emitNestedLoop(cchainRed, itersRed){
          traverseLambda(loadRes)
          traverseBlock(loadAcc)
          emit(src"val ${rV._1} = ${loadRes.result}")
          emit(src"val ${rV._2} = ${loadAcc.result}")
          traverseBlock(reduce)
          traverseLambda(storeAcc)
        }
      }
      close("}")
      emit("/** END MEM REDUCE **/")

    case _ => super.emitNode(lhs, rhs)
  }
}
