// Seed: 4068207024
module module_0 (
    input supply1 id_0,
    input tri id_1,
    input tri id_2,
    input supply1 id_3,
    output tri0 id_4
);
  wor id_6, id_7;
  wire id_8;
  id_9(
      .id_0(1'd0 + 1), .id_1()
  );
  wire id_10;
  assign id_6 = 1;
endmodule
module module_1 (
    input supply1 id_0,
    output tri id_1,
    input tri0 id_2
);
  wire id_4, id_5, id_6, id_7;
  wire id_8;
  module_0(
      id_2, id_0, id_0, id_0, id_1
  );
  wire id_9;
endmodule
