Vivado Simulator 2017.3
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: D:/Uczelnia/Vivado/Vivado/2017.3/bin/unwrapped/win64.o/xelab.exe -wto c3955181433344529bb5491a54470154 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tester_behav xil_defaultlib.tester xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 4 differs from formal bit length 32 for port rect_read_out [C:/Users/kacpe/Github/SNAKE_FPGA/SNAKE/SNAKE.srcs/sources_1/new/MAIN.v:104]
WARNING: [VRFC 10-1783] select index 7 into sseg is out of bounds [C:/Users/kacpe/Github/SNAKE_FPGA/SNAKE/SNAKE.srcs/sources_1/new/rect_controller.v:263]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=9.75,...
Compiling module unisims_ver.BUFG
Compiling module unisims_ver.BUFGCE_default
Compiling module unisims_ver.BUFH
Compiling module xil_defaultlib.clk_wiz_0_clk_wiz
Compiling module xil_defaultlib.clk_wiz_0
Compiling module xil_defaultlib.VGA_timing_controller
Compiling module xil_defaultlib.VGA_rgb_controller
Compiling module xil_defaultlib.grid_register
Compiling module xil_defaultlib.rect_controller_default
Compiling module xil_defaultlib.MAIN
Compiling module xil_defaultlib.tester
Compiling module xil_defaultlib.glbl
Built simulation snapshot tester_behav
