\doxysection{pll Entity Reference}
\hypertarget{classpll}{}\label{classpll}\index{pll@{pll}}
\doxysubsubsection*{Libraries}
 \begin{DoxyCompactItemize}
\item 
\mbox{\hyperlink{classpll_a5f2e37f75f27c673a3e16ef9dd33825e}{ieee}} 
\item 
\mbox{\hyperlink{classpll_acfb917382a5327cd666e5c05cb1fc1b3}{altera\+\_\+mf}} 
\end{DoxyCompactItemize}
\doxysubsubsection*{Use Clauses}
 \begin{DoxyCompactItemize}
\item 
\mbox{\hyperlink{classpll_a29f4ffa5b38917a0edf7903fe1ef459c}{std\+\_\+logic\+\_\+1164}}   
\item 
\mbox{\hyperlink{classpll_a24710279a53c48992d3de6d6aa891913}{all}}   
\end{DoxyCompactItemize}
\doxysubsubsection*{Ports}
 \begin{DoxyCompactItemize}
\item 
\mbox{\hyperlink{classpll_a7e96a9c3de9116c5d6197cf9f79fe4bc}{inclk0}}  {\bfseries {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }}} {\bfseries \textcolor{keywordtype}{STD\_LOGIC}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{:}\textcolor{vhdlchar}{=}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{'}\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{'}\textcolor{vhdlchar}{ }} 
\item 
\mbox{\hyperlink{classpll_aa71d3c23d6277746b30e31e0b04c98e5}{c0}}  {\bfseries {\bfseries \textcolor{keywordflow}{out}\textcolor{vhdlchar}{ }}} {\bfseries \textcolor{keywordtype}{STD\_LOGIC}\textcolor{vhdlchar}{ }} 
\item 
\mbox{\hyperlink{classpll_ac4310fac63b597d1f42b713513293559}{c1}}  {\bfseries {\bfseries \textcolor{keywordflow}{out}\textcolor{vhdlchar}{ }}} {\bfseries \textcolor{keywordtype}{STD\_LOGIC}\textcolor{vhdlchar}{ }} 
\end{DoxyCompactItemize}


\doxysubsection{Member Data Documentation}
\Hypertarget{classpll_a24710279a53c48992d3de6d6aa891913}\label{classpll_a24710279a53c48992d3de6d6aa891913} 
\index{pll@{pll}!all@{all}}
\index{all@{all}!pll@{pll}}
\doxysubsubsection{\texorpdfstring{all}{all}}
{\footnotesize\ttfamily \mbox{\hyperlink{classpll_a24710279a53c48992d3de6d6aa891913}{all}}\hspace{0.3cm}{\ttfamily [use clause]}}

\Hypertarget{classpll_acfb917382a5327cd666e5c05cb1fc1b3}\label{classpll_acfb917382a5327cd666e5c05cb1fc1b3} 
\index{pll@{pll}!altera\_mf@{altera\_mf}}
\index{altera\_mf@{altera\_mf}!pll@{pll}}
\doxysubsubsection{\texorpdfstring{altera\_mf}{altera\_mf}}
{\footnotesize\ttfamily \mbox{\hyperlink{classpll_acfb917382a5327cd666e5c05cb1fc1b3}{altera\+\_\+mf}}\hspace{0.3cm}{\ttfamily [Library]}}

\Hypertarget{classpll_aa71d3c23d6277746b30e31e0b04c98e5}\label{classpll_aa71d3c23d6277746b30e31e0b04c98e5} 
\index{pll@{pll}!c0@{c0}}
\index{c0@{c0}!pll@{pll}}
\doxysubsubsection{\texorpdfstring{c0}{c0}}
{\footnotesize\ttfamily \mbox{\hyperlink{classpll_aa71d3c23d6277746b30e31e0b04c98e5}{c0}} {\bfseries \textcolor{keywordflow}{out}\textcolor{vhdlchar}{ }} {\bfseries \textcolor{keywordtype}{STD\_LOGIC}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Port]}}

\Hypertarget{classpll_ac4310fac63b597d1f42b713513293559}\label{classpll_ac4310fac63b597d1f42b713513293559} 
\index{pll@{pll}!c1@{c1}}
\index{c1@{c1}!pll@{pll}}
\doxysubsubsection{\texorpdfstring{c1}{c1}}
{\footnotesize\ttfamily \mbox{\hyperlink{classpll_ac4310fac63b597d1f42b713513293559}{c1}} {\bfseries \textcolor{keywordflow}{out}\textcolor{vhdlchar}{ }} {\bfseries \textcolor{keywordtype}{STD\_LOGIC}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Port]}}

\Hypertarget{classpll_a5f2e37f75f27c673a3e16ef9dd33825e}\label{classpll_a5f2e37f75f27c673a3e16ef9dd33825e} 
\index{pll@{pll}!ieee@{ieee}}
\index{ieee@{ieee}!pll@{pll}}
\doxysubsubsection{\texorpdfstring{ieee}{ieee}}
{\footnotesize\ttfamily \mbox{\hyperlink{classpll_a5f2e37f75f27c673a3e16ef9dd33825e}{ieee}}\hspace{0.3cm}{\ttfamily [Library]}}

\Hypertarget{classpll_a7e96a9c3de9116c5d6197cf9f79fe4bc}\label{classpll_a7e96a9c3de9116c5d6197cf9f79fe4bc} 
\index{pll@{pll}!inclk0@{inclk0}}
\index{inclk0@{inclk0}!pll@{pll}}
\doxysubsubsection{\texorpdfstring{inclk0}{inclk0}}
{\footnotesize\ttfamily \mbox{\hyperlink{classpll_a7e96a9c3de9116c5d6197cf9f79fe4bc}{inclk0}} {\bfseries \textcolor{keywordflow}{in}\textcolor{vhdlchar}{ }} {\bfseries \textcolor{keywordtype}{STD\_LOGIC}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{:}\textcolor{vhdlchar}{=}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{'}\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{'}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Port]}}

\Hypertarget{classpll_a29f4ffa5b38917a0edf7903fe1ef459c}\label{classpll_a29f4ffa5b38917a0edf7903fe1ef459c} 
\index{pll@{pll}!std\_logic\_1164@{std\_logic\_1164}}
\index{std\_logic\_1164@{std\_logic\_1164}!pll@{pll}}
\doxysubsubsection{\texorpdfstring{std\_logic\_1164}{std\_logic\_1164}}
{\footnotesize\ttfamily \mbox{\hyperlink{classpll_a29f4ffa5b38917a0edf7903fe1ef459c}{std\+\_\+logic\+\_\+1164}}\hspace{0.3cm}{\ttfamily [use clause]}}



The documentation for this class was generated from the following file\+:\begin{DoxyCompactItemize}
\item 
week1/synthesis/\mbox{\hyperlink{pll_8vhd}{pll.\+vhd}}\end{DoxyCompactItemize}
