<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<generated_project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <!--                                                          -->

  <!--             For tool use only. Do not edit.              -->

  <!--                                                          -->

  <!-- ProjectNavigator created generated project file.         -->

  <!-- For use in tracking generated file and other information -->

  <!-- allowing preservation of process status.                 -->

  <!--                                                          -->

  <!-- Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved. -->

  <version xmlns="http://www.xilinx.com/XMLSchema">11.1</version>

  <sourceproject xmlns="http://www.xilinx.com/XMLSchema" xil_pn:fileType="FILE_XISE" xil_pn:name="drone.xise"/>

  <files xmlns="http://www.xilinx.com/XMLSchema">
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name=".lso"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="DRP001.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="DRP001.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="DRP001.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="DRP001.ngr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="DRP001.prj"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="DRP001.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="DRP001.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="DRP001.xst"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="DRP001_xst.xrpt"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="RAM_tb_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="RAM_tb_stx_beh.prj"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGDBUILD_LOG" xil_pn:name="ReceiverChannel.bld"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="ReceiverChannel.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_GYD" xil_pn:name="ReceiverChannel.gyd"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_JEDEC" xil_pn:name="ReceiverChannel.jed"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="ReceiverChannel.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MFD" xil_pn:name="ReceiverChannel.mfd"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGA" xil_pn:name="ReceiverChannel.nga"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="ReceiverChannel.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGD" xil_pn:name="ReceiverChannel.ngd"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="ReceiverChannel.ngr"/>
    <file xil_pn:fileType="FILE_PAD_MISC" xil_pn:name="ReceiverChannel.pad"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PNX" xil_pn:name="ReceiverChannel.pnx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="ReceiverChannel.prj"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="ReceiverChannel.rpt"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="ReceiverChannel.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="ReceiverChannel.syr"/>
    <file xil_pn:fileType="FILE_VERILOG_INSTTEMPLATE" xil_pn:name="ReceiverChannel.tfi"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_VM6" xil_pn:name="ReceiverChannel.vm6"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="ReceiverChannel.xml"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="ReceiverChannel.xst"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="ReceiverChannel_build.xml"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="ReceiverChannel_envsettings.html"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="ReceiverChannel_html"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="ReceiverChannel_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="ReceiverChannel_ngdbuild.xrpt"/>
    <file xil_pn:fileType="FILE_PAD_EXCEL_REPORT" xil_pn:name="ReceiverChannel_pad.csv"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="ReceiverChannel_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="ReceiverChannel_summary.html"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="ReceiverChannel_tb_isim_beh.exe"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="ReceiverChannel_tb_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="ReceiverChannel_xst.xrpt"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="SPIMaster.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="SPIMaster.stx"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="SPIMaster.xst"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="SPISlave.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="SPISlave.stx"/>
    <file xil_pn:fileType="FILE_VERILOG_INSTTEMPLATE" xil_pn:name="SPISlave.tfi"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="SPISlave.xst"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="SPISlave_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="SPISlave_stx_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="SPISlave_tb_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_ISIM_MISC" xil_pn:name="SPISlave_tb_isim_beh.wdb"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="SPISlave_tb_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="_ngo"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/xst.xmsgs"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_CMD" xil_pn:name="isim.cmd"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="webtalk_pn.xml"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_INI" xil_pn:name="xilinxsim.ini"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xlnx_auto_0_xdb"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xst"/>
  </files>

  <transforms xmlns="http://www.xilinx.com/XMLSchema">
    <transform xil_pn:end_ts="1473630367" xil_pn:name="TRAN_copyInitialToAbstractSimulation" xil_pn:start_ts="1473630366">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1473630662" xil_pn:in_ck="-1093969588395116174" xil_pn:name="TRAN_copyAbstractToPostAbstractSimulation" xil_pn:start_ts="1473630662">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="../../../../../School/Summer 2012/N64/wired_remote/N64_wired/clock_divider.v"/>
      <outfile xil_pn:name="Addressor.v"/>
      <outfile xil_pn:name="CPU.v"/>
      <outfile xil_pn:name="DRP001.v"/>
      <outfile xil_pn:name="I2CMaster.v"/>
      <outfile xil_pn:name="RAM_tb.v"/>
      <outfile xil_pn:name="ReceiverChannel.v"/>
      <outfile xil_pn:name="ReceiverChannel_tb.v"/>
      <outfile xil_pn:name="ReceiverSpiFSM.v"/>
      <outfile xil_pn:name="Reciever.v"/>
      <outfile xil_pn:name="SPIMaster.v"/>
      <outfile xil_pn:name="SPISlave.v"/>
      <outfile xil_pn:name="SPISlave_tb.v"/>
      <outfile xil_pn:name="spilib.v"/>
    </transform>
    <transform xil_pn:end_ts="1473630406" xil_pn:name="TRAN_schematicsToHdlSim" xil_pn:prop_ck="2574449281700222371" xil_pn:start_ts="1473630406">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1473630662" xil_pn:in_ck="-1093969588395116174" xil_pn:name="TRAN_copyPostAbstractToPreSimulation" xil_pn:start_ts="1473630662">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="../../../../../School/Summer 2012/N64/wired_remote/N64_wired/clock_divider.v"/>
      <outfile xil_pn:name="Addressor.v"/>
      <outfile xil_pn:name="CPU.v"/>
      <outfile xil_pn:name="DRP001.v"/>
      <outfile xil_pn:name="I2CMaster.v"/>
      <outfile xil_pn:name="RAM_tb.v"/>
      <outfile xil_pn:name="ReceiverChannel.v"/>
      <outfile xil_pn:name="ReceiverChannel_tb.v"/>
      <outfile xil_pn:name="ReceiverSpiFSM.v"/>
      <outfile xil_pn:name="Reciever.v"/>
      <outfile xil_pn:name="SPIMaster.v"/>
      <outfile xil_pn:name="SPISlave.v"/>
      <outfile xil_pn:name="SPISlave_tb.v"/>
      <outfile xil_pn:name="spilib.v"/>
    </transform>
    <transform xil_pn:end_ts="1473630665" xil_pn:in_ck="-1093969588395116174" xil_pn:name="TRAN_ISimulateBehavioralModelRunFuse" xil_pn:prop_ck="3899575295616954787" xil_pn:start_ts="1473630662">
      <status xil_pn:value="FailedRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1473630411" xil_pn:in_ck="-5781994629856858284" xil_pn:name="TRAN_ISimulateBehavioralModel" xil_pn:prop_ck="-502521566297710906" xil_pn:start_ts="1473630410">
      <status xil_pn:value="AbortedRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForced"/>
      <outfile xil_pn:name="SPISlave_tb_isim_beh.wdb"/>
      <outfile xil_pn:name="isim.cmd"/>
    </transform>
    <transform xil_pn:end_ts="1470983727" xil_pn:name="TRAN_copyInitialToXSTAbstractSynthesis" xil_pn:start_ts="1470983727">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1471923893" xil_pn:name="TRAN_schematicsToHdl" xil_pn:prop_ck="4159545723372657438" xil_pn:start_ts="1471923893">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1471962202" xil_pn:in_ck="-1011433051483565463" xil_pn:name="TRANEXT_xstsynthesize_xc9500xl" xil_pn:prop_ck="-7958146450304035237" xil_pn:start_ts="1471962196">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputAdded"/>
      <status xil_pn:value="InputChanged"/>
      <status xil_pn:value="InputRemoved"/>
      <status xil_pn:value="OutputRemoved"/>
    </transform>
    <transform xil_pn:end_ts="1471442735" xil_pn:name="TRAN_compileBCD2" xil_pn:prop_ck="-2650194782271848944" xil_pn:start_ts="1471442735">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForProperties"/>
    </transform>
  </transforms>

</generated_project>
