	component sram is
		port (
			clk_clk               : in    std_logic                     := 'X';             -- clk
			reset_reset           : in    std_logic                     := 'X';             -- reset
			sram_DQ               : inout std_logic_vector(15 downto 0) := (others => 'X'); -- DQ
			sram_ADDR             : out   std_logic_vector(19 downto 0);                    -- ADDR
			sram_LB_N             : out   std_logic;                                        -- LB_N
			sram_UB_N             : out   std_logic;                                        -- UB_N
			sram_CE_N             : out   std_logic;                                        -- CE_N
			sram_OE_N             : out   std_logic;                                        -- OE_N
			sram_WE_N             : out   std_logic;                                        -- WE_N
			sram_io_address       : in    std_logic_vector(19 downto 0) := (others => 'X'); -- address
			sram_io_byteenable    : in    std_logic_vector(1 downto 0)  := (others => 'X'); -- byteenable
			sram_io_read          : in    std_logic                     := 'X';             -- read
			sram_io_write         : in    std_logic                     := 'X';             -- write
			sram_io_writedata     : in    std_logic_vector(15 downto 0) := (others => 'X'); -- writedata
			sram_io_readdata      : out   std_logic_vector(15 downto 0);                    -- readdata
			sram_io_readdatavalid : out   std_logic                                         -- readdatavalid
		);
	end component sram;

