# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../shiftreg.srcs/sources_1/new/shiftreg.vhd" \
"../../../../shiftreg.srcs/sim_1/new/shiftreg_tb.vhd" \

# Do not sort compile order
nosort
