<!DOCTYPE html><html lang="zh-CN" data-theme="light"><head><meta charset="UTF-8"><meta http-equiv="X-UA-Compatible" content="IE=edge"><meta name="viewport" content="width=device-width, initial-scale=1.0,viewport-fit=cover"><title>FPGA虚拟双口RAM | 科海拾零</title><meta name="author" content="Euler0525"><meta name="copyright" content="Euler0525"><meta name="format-detection" content="telephone=no"><meta name="theme-color" content="#ffffff"><meta name="description" content="FPGA 虚拟双口 RAM  给一段波形加发送时延，可以将其存储到 BRAM IP 核中，读地址比写地址晚响应的延迟采样点数（BRAM 深度足够，即大于延迟采样点数），就达到了延迟的效果。对于常有效的信号波形来说这么做是可以的。但是对于只有在某几个时刻有效的信号来说，仍采用这种办法缓存，BRAM 中存储的大多数数据是无效的，浪费了很多 BRAM 资源。  本文采用的办法是“虚拟”的 RAM，读地址">
<meta property="og:type" content="article">
<meta property="og:title" content="FPGA虚拟双口RAM">
<meta property="og:url" content="https://blog.euler0525.cn/posts/17b77acf/index.html">
<meta property="og:site_name" content="科海拾零">
<meta property="og:description" content="FPGA 虚拟双口 RAM  给一段波形加发送时延，可以将其存储到 BRAM IP 核中，读地址比写地址晚响应的延迟采样点数（BRAM 深度足够，即大于延迟采样点数），就达到了延迟的效果。对于常有效的信号波形来说这么做是可以的。但是对于只有在某几个时刻有效的信号来说，仍采用这种办法缓存，BRAM 中存储的大多数数据是无效的，浪费了很多 BRAM 资源。  本文采用的办法是“虚拟”的 RAM，读地址">
<meta property="og:locale" content="zh_CN">
<meta property="og:image" content="https://api.xsot.cn/bing?jump=true">
<meta property="article:published_time" content="2025-07-16T12:21:30.000Z">
<meta property="article:modified_time" content="2025-11-22T14:10:14.000Z">
<meta property="article:author" content="Euler0525">
<meta property="article:tag" content="FPGA">
<meta property="article:tag" content="资源优化">
<meta name="twitter:card" content="summary">
<meta name="twitter:image" content="https://api.xsot.cn/bing?jump=true"><link rel="shortcut icon" href="/img/favicon.png"><link rel="canonical" href="https://blog.euler0525.cn/posts/17b77acf/index.html"><link rel="preconnect" href="//cdn.jsdelivr.net"/><link rel="preconnect" href="//busuanzi.ibruce.info"/><link rel="stylesheet" href="/css/index.css"><link rel="stylesheet" href="https://cdn.jsdelivr.net/npm/@fortawesome/fontawesome-free/css/all.min.css"><link rel="stylesheet" href="https://cdn.jsdelivr.net/npm/@fancyapps/ui/dist/fancybox/fancybox.min.css" media="print" onload="this.media='all'"><script>const GLOBAL_CONFIG = {
  root: '/',
  algolia: undefined,
  localSearch: {"path":"/search.xml","preload":false,"top_n_per_article":1,"unescape":false,"languages":{"hits_empty":"找不到您查询的内容：${query}","hits_stats":"共找到 ${hits} 篇文章"}},
  translate: undefined,
  noticeOutdate: undefined,
  highlight: {"plugin":"highlight.js","highlightCopy":true,"highlightLang":true,"highlightHeightLimit":false},
  copy: {
    success: '复制成功',
    error: '复制错误',
    noSupport: '浏览器不支持'
  },
  relativeDate: {
    homepage: false,
    post: false
  },
  runtime: '天',
  dateSuffix: {
    just: '刚刚',
    min: '分钟前',
    hour: '小时前',
    day: '天前',
    month: '个月前'
  },
  copyright: undefined,
  lightbox: 'fancybox',
  Snackbar: undefined,
  infinitegrid: {
    js: 'https://cdn.jsdelivr.net/npm/@egjs/infinitegrid/dist/infinitegrid.min.js',
    buttonText: '加载更多'
  },
  isPhotoFigcaption: false,
  islazyload: true,
  isAnchor: false,
  percent: {
    toc: true,
    rightside: false,
  },
  autoDarkmode: false
}</script><script id="config-diff">var GLOBAL_CONFIG_SITE = {
  title: 'FPGA虚拟双口RAM',
  isPost: true,
  isHome: false,
  isHighlightShrink: false,
  isToc: true,
  postUpdate: '2025-11-22 22:10:14'
}</script><script>(win=>{
      win.saveToLocal = {
        set: (key, value, ttl) => {
          if (ttl === 0) return
          const now = Date.now()
          const expiry = now + ttl * 86400000
          const item = {
            value,
            expiry
          }
          localStorage.setItem(key, JSON.stringify(item))
        },
      
        get: key => {
          const itemStr = localStorage.getItem(key)
      
          if (!itemStr) {
            return undefined
          }
          const item = JSON.parse(itemStr)
          const now = Date.now()
      
          if (now > item.expiry) {
            localStorage.removeItem(key)
            return undefined
          }
          return item.value
        }
      }
    
      win.getScript = (url, attr = {}) => new Promise((resolve, reject) => {
        const script = document.createElement('script')
        script.src = url
        script.async = true
        script.onerror = reject
        script.onload = script.onreadystatechange = function() {
          const loadState = this.readyState
          if (loadState && loadState !== 'loaded' && loadState !== 'complete') return
          script.onload = script.onreadystatechange = null
          resolve()
        }

        Object.keys(attr).forEach(key => {
          script.setAttribute(key, attr[key])
        })

        document.head.appendChild(script)
      })
    
      win.getCSS = (url, id = false) => new Promise((resolve, reject) => {
        const link = document.createElement('link')
        link.rel = 'stylesheet'
        link.href = url
        if (id) link.id = id
        link.onerror = reject
        link.onload = link.onreadystatechange = function() {
          const loadState = this.readyState
          if (loadState && loadState !== 'loaded' && loadState !== 'complete') return
          link.onload = link.onreadystatechange = null
          resolve()
        }
        document.head.appendChild(link)
      })
    
      win.activateDarkMode = () => {
        document.documentElement.setAttribute('data-theme', 'dark')
        if (document.querySelector('meta[name="theme-color"]') !== null) {
          document.querySelector('meta[name="theme-color"]').setAttribute('content', '#0d0d0d')
        }
      }
      win.activateLightMode = () => {
        document.documentElement.setAttribute('data-theme', 'light')
        if (document.querySelector('meta[name="theme-color"]') !== null) {
          document.querySelector('meta[name="theme-color"]').setAttribute('content', '#ffffff')
        }
      }
      const t = saveToLocal.get('theme')
    
        if (t === 'dark') activateDarkMode()
        else if (t === 'light') activateLightMode()
      
      const asideStatus = saveToLocal.get('aside-status')
      if (asideStatus !== undefined) {
        if (asideStatus === 'hide') {
          document.documentElement.classList.add('hide-aside')
        } else {
          document.documentElement.classList.remove('hide-aside')
        }
      }
    
      const detectApple = () => {
        if(/iPad|iPhone|iPod|Macintosh/.test(navigator.userAgent)){
          document.documentElement.classList.add('apple')
        }
      }
      detectApple()
    })(window)</script><script src="https://npm.elemecdn.com/echarts@4.9.0/dist/echarts.min.js"></script><meta name="generator" content="Hexo 7.0.0"><link rel="alternate" href="/atom.xml" title="科海拾零" type="application/atom+xml">
<link href="https://cdn.bootcss.com/KaTeX/0.11.1/katex.min.css" rel="stylesheet" /></head><body><div id="sidebar"><div id="menu-mask"></div><div id="sidebar-menus"><div class="avatar-img is-center"><img src= "data:image/gif;base64,R0lGODlhAQABAIAAAAAAAP///yH5BAEAAAAALAAAAAABAAEAAAIBRAA7" data-lazy-src="/img/avatar.jpg" onerror="onerror=null;src='/img/friend_404.gif'" alt="avatar"/></div><div class="sidebar-site-data site-data is-center"><a href="/archives/"><div class="headline">文章</div><div class="length-num">54</div></a><a href="/tags/"><div class="headline">标签</div><div class="length-num">109</div></a><a href="/categories/"><div class="headline">分类</div><div class="length-num">12</div></a></div><hr class="custom-hr"/><div class="menus_items"><div class="menus_item"><a class="site-page" href="/"><i class="fa-fw fas fa-home"></i><span> 主页</span></a></div><div class="menus_item"><a class="site-page group" href="javascript:void(0);"><i class="fa-fw fa fa-graduation-cap"></i><span> 页面</span><i class="fas fa-chevron-down"></i></a><ul class="menus_item_child"><li><a class="site-page child" href="/categories/"><i class="fa-fw fas fa-archive"></i><span> 分类</span></a></li><li><a class="site-page child" href="/tags/"><i class="fa-fw fas fa-tags"></i><span> 标签</span></a></li><li><a class="site-page child" href="/archives/"><i class="fa-fw fas fa-folder-open"></i><span> 归档</span></a></li></ul></div><div class="menus_item"><a class="site-page" href="/links/"><i class="fa-fw fas fa-heart"></i><span> 友链</span></a></div></div></div></div><div class="post" id="body-wrap"><header class="post-bg" id="page-header" style="background-image: url('https://api.xsot.cn/bing?jump=true')"><nav id="nav"><span id="blog-info"><a href="/" title="科海拾零"><span class="site-name">科海拾零</span></a></span><div id="menus"><div id="search-button"><a class="site-page social-icon search" href="javascript:void(0);"><i class="fas fa-search fa-fw"></i><span> 搜索</span></a></div><div class="menus_items"><div class="menus_item"><a class="site-page" href="/"><i class="fa-fw fas fa-home"></i><span> 主页</span></a></div><div class="menus_item"><a class="site-page group" href="javascript:void(0);"><i class="fa-fw fa fa-graduation-cap"></i><span> 页面</span><i class="fas fa-chevron-down"></i></a><ul class="menus_item_child"><li><a class="site-page child" href="/categories/"><i class="fa-fw fas fa-archive"></i><span> 分类</span></a></li><li><a class="site-page child" href="/tags/"><i class="fa-fw fas fa-tags"></i><span> 标签</span></a></li><li><a class="site-page child" href="/archives/"><i class="fa-fw fas fa-folder-open"></i><span> 归档</span></a></li></ul></div><div class="menus_item"><a class="site-page" href="/links/"><i class="fa-fw fas fa-heart"></i><span> 友链</span></a></div></div><div id="toggle-menu"><a class="site-page" href="javascript:void(0);"><i class="fas fa-bars fa-fw"></i></a></div></div></nav><div id="post-info"><h1 class="post-title">FPGA虚拟双口RAM</h1><div id="post-meta"><div class="meta-firstline"><span class="post-meta-date"><i class="far fa-calendar-alt fa-fw post-meta-icon"></i><span class="post-meta-label">发表于</span><time class="post-meta-date-created" datetime="2025-07-16T12:21:30.000Z" title="发表于 2025-07-16 20:21:30">2025-07-16</time><span class="post-meta-separator">|</span><i class="fas fa-history fa-fw post-meta-icon"></i><span class="post-meta-label">更新于</span><time class="post-meta-date-updated" datetime="2025-11-22T14:10:14.000Z" title="更新于 2025-11-22 22:10:14">2025-11-22</time></span><span class="post-meta-categories"><span class="post-meta-separator">|</span><i class="fas fa-inbox fa-fw post-meta-icon"></i><a class="post-meta-categories" href="/categories/%E7%BC%96%E7%A8%8B/">编程</a></span></div><div class="meta-secondline"><span class="post-meta-separator">|</span><span class="post-meta-wordcount"><i class="far fa-file-word fa-fw post-meta-icon"></i><span class="post-meta-label">字数总计:</span><span class="word-count">1.2k</span><span class="post-meta-separator">|</span><i class="far fa-clock fa-fw post-meta-icon"></i><span class="post-meta-label">阅读时长:</span><span>6分钟</span></span><span class="post-meta-separator">|</span><span class="post-meta-pv-cv" id="" data-flag-title="FPGA虚拟双口RAM"><i class="far fa-eye fa-fw post-meta-icon"></i><span class="post-meta-label">阅读量:</span><span id="busuanzi_value_page_pv"><i class="fa-solid fa-spinner fa-spin"></i></span></span><span class="post-meta-separator">|</span><span class="post-meta-commentcount"><i class="far fa-comments fa-fw post-meta-icon"></i><span class="post-meta-label">评论数:</span><a href="/posts/17b77acf/#post-comment"><span class="gitalk-comment-count"><i class="fa-solid fa-spinner fa-spin"></i></span></a></span></div></div></div></header><main class="layout" id="content-inner"><div id="post"><article class="post-content" id="article-container"><h1 id="fpga-虚拟双口-ram">FPGA 虚拟双口 RAM</h1>
<blockquote>
<p>给一段波形加发送时延，可以将其存储到 BRAM IP
核中，读地址比写地址晚响应的延迟采样点数（BRAM
深度足够，即大于延迟采样点数），就达到了延迟的效果。对于常有效的信号波形来说这么做是可以的。但是对于只有在某几个时刻有效的信号来说，仍采用这种办法缓存，BRAM
中存储的大多数数据是无效的，浪费了很多 BRAM 资源。</p>
</blockquote>
<p>本文采用的办法是“虚拟”的
RAM，读地址与写地址的关系不变，虚拟的写地址始终累加，虚拟的读地址延迟相应的采样点数。但是数据不写入
RAM
中，而是在数据有效时写入一个寄存器，并且标记对应的虚拟写地址为真实的读地址，当虚拟的读地址为真实读地址时从寄存器中读出数据。（testbench
见附录）</p>
<p>如下图所示，数据 <code>data</code> 只有当 <code>valid</code>
拉高时有效，于是按照上述逻辑对 <code>data</code> 和 <code>valid</code>
信号延迟，当 <code>...dout_valid</code> 拉高时表示数据延迟了 <span
class="math inline">\(100\)</span> 个采样点。</p>
<p><img
src="https://cdn.jsdelivr.net/gh/Euler0525/tube/prog/verilog_virtual_ram_ex.webp" /></p>
<hr />
<p>特别感谢罗老师的耐心细致的讲解！</p>
<h2 id="附录">附录</h2>
<figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br><span class="line">11</span><br><span class="line">12</span><br><span class="line">13</span><br><span class="line">14</span><br><span class="line">15</span><br><span class="line">16</span><br><span class="line">17</span><br><span class="line">18</span><br><span class="line">19</span><br><span class="line">20</span><br><span class="line">21</span><br><span class="line">22</span><br><span class="line">23</span><br><span class="line">24</span><br><span class="line">25</span><br><span class="line">26</span><br><span class="line">27</span><br><span class="line">28</span><br><span class="line">29</span><br><span class="line">30</span><br><span class="line">31</span><br><span class="line">32</span><br><span class="line">33</span><br><span class="line">34</span><br><span class="line">35</span><br><span class="line">36</span><br><span class="line">37</span><br><span class="line">38</span><br><span class="line">39</span><br><span class="line">40</span><br><span class="line">41</span><br><span class="line">42</span><br><span class="line">43</span><br><span class="line">44</span><br><span class="line">45</span><br><span class="line">46</span><br><span class="line">47</span><br><span class="line">48</span><br><span class="line">49</span><br><span class="line">50</span><br><span class="line">51</span><br><span class="line">52</span><br><span class="line">53</span><br><span class="line">54</span><br><span class="line">55</span><br><span class="line">56</span><br><span class="line">57</span><br><span class="line">58</span><br><span class="line">59</span><br><span class="line">60</span><br><span class="line">61</span><br><span class="line">62</span><br><span class="line">63</span><br><span class="line">64</span><br><span class="line">65</span><br><span class="line">66</span><br><span class="line">67</span><br><span class="line">68</span><br><span class="line">69</span><br><span class="line">70</span><br><span class="line">71</span><br><span class="line">72</span><br><span class="line">73</span><br><span class="line">74</span><br><span class="line">75</span><br><span class="line">76</span><br><span class="line">77</span><br><span class="line">78</span><br><span class="line">79</span><br><span class="line">80</span><br><span class="line">81</span><br><span class="line">82</span><br><span class="line">83</span><br><span class="line">84</span><br><span class="line">85</span><br><span class="line">86</span><br><span class="line">87</span><br><span class="line">88</span><br><span class="line">89</span><br><span class="line">90</span><br><span class="line">91</span><br><span class="line">92</span><br><span class="line">93</span><br><span class="line">94</span><br><span class="line">95</span><br><span class="line">96</span><br><span class="line">97</span><br><span class="line">98</span><br><span class="line">99</span><br><span class="line">100</span><br><span class="line">101</span><br><span class="line">102</span><br><span class="line">103</span><br><span class="line">104</span><br><span class="line">105</span><br><span class="line">106</span><br><span class="line">107</span><br><span class="line">108</span><br><span class="line">109</span><br><span class="line">110</span><br><span class="line">111</span><br><span class="line">112</span><br><span class="line">113</span><br><span class="line">114</span><br><span class="line">115</span><br><span class="line">116</span><br><span class="line">117</span><br><span class="line">118</span><br><span class="line">119</span><br><span class="line">120</span><br><span class="line">121</span><br><span class="line">122</span><br><span class="line">123</span><br><span class="line">124</span><br><span class="line">125</span><br><span class="line">126</span><br><span class="line">127</span><br><span class="line">128</span><br><span class="line">129</span><br><span class="line">130</span><br><span class="line">131</span><br><span class="line">132</span><br><span class="line">133</span><br><span class="line">134</span><br><span class="line">135</span><br><span class="line">136</span><br><span class="line">137</span><br><span class="line">138</span><br><span class="line">139</span><br><span class="line">140</span><br><span class="line">141</span><br><span class="line">142</span><br><span class="line">143</span><br><span class="line">144</span><br><span class="line">145</span><br><span class="line">146</span><br><span class="line">147</span><br><span class="line">148</span><br><span class="line">149</span><br><span class="line">150</span><br><span class="line">151</span><br><span class="line">152</span><br><span class="line">153</span><br><span class="line">154</span><br><span class="line">155</span><br><span class="line">156</span><br><span class="line">157</span><br><span class="line">158</span><br><span class="line">159</span><br><span class="line">160</span><br><span class="line">161</span><br><span class="line">162</span><br><span class="line">163</span><br><span class="line">164</span><br><span class="line">165</span><br><span class="line">166</span><br><span class="line">167</span><br><span class="line">168</span><br><span class="line">169</span><br><span class="line">170</span><br><span class="line">171</span><br><span class="line">172</span><br><span class="line">173</span><br><span class="line">174</span><br><span class="line">175</span><br><span class="line">176</span><br><span class="line">177</span><br><span class="line">178</span><br><span class="line">179</span><br><span class="line">180</span><br><span class="line">181</span><br><span class="line">182</span><br><span class="line">183</span><br><span class="line">184</span><br><span class="line">185</span><br><span class="line">186</span><br><span class="line">187</span><br><span class="line">188</span><br><span class="line">189</span><br><span class="line">190</span><br><span class="line">191</span><br><span class="line">192</span><br><span class="line">193</span><br><span class="line">194</span><br><span class="line">195</span><br><span class="line">196</span><br><span class="line">197</span><br><span class="line">198</span><br><span class="line">199</span><br><span class="line">200</span><br><span class="line">201</span><br><span class="line">202</span><br><span class="line">203</span><br><span class="line">204</span><br><span class="line">205</span><br><span class="line">206</span><br><span class="line">207</span><br><span class="line">208</span><br><span class="line">209</span><br><span class="line">210</span><br><span class="line">211</span><br><span class="line">212</span><br><span class="line">213</span><br><span class="line">214</span><br><span class="line">215</span><br><span class="line">216</span><br><span class="line">217</span><br><span class="line">218</span><br><span class="line">219</span><br><span class="line">220</span><br><span class="line">221</span><br><span class="line">222</span><br><span class="line">223</span><br><span class="line">224</span><br><span class="line">225</span><br><span class="line">226</span><br><span class="line">227</span><br><span class="line">228</span><br><span class="line">229</span><br><span class="line">230</span><br><span class="line">231</span><br><span class="line">232</span><br><span class="line">233</span><br><span class="line">234</span><br><span class="line">235</span><br><span class="line">236</span><br><span class="line">237</span><br><span class="line">238</span><br><span class="line">239</span><br><span class="line">240</span><br><span class="line">241</span><br><span class="line">242</span><br><span class="line">243</span><br><span class="line">244</span><br><span class="line">245</span><br><span class="line">246</span><br><span class="line">247</span><br><span class="line">248</span><br><span class="line">249</span><br><span class="line">250</span><br><span class="line">251</span><br><span class="line">252</span><br><span class="line">253</span><br><span class="line">254</span><br><span class="line">255</span><br></pre></td><td class="code"><pre><span class="line"><span class="meta">`<span class="keyword">timescale</span> 1ns / 1ps</span></span><br><span class="line"></span><br><span class="line"></span><br><span class="line"><span class="keyword">module</span> testbench();</span><br><span class="line">    <span class="keyword">reg</span>  clk   = <span class="number">1&#x27;b1</span>;</span><br><span class="line">    <span class="keyword">reg</span>  rst   = <span class="number">1&#x27;b1</span>;</span><br><span class="line">    <span class="keyword">reg</span>  rst_n = <span class="number">1&#x27;b0</span>;</span><br><span class="line"></span><br><span class="line">    <span class="keyword">localparam</span> CLOCK_PERIOD = <span class="number">8</span><span class="variable">.138</span>;</span><br><span class="line">    <span class="keyword">always</span> <span class="variable">#(CLOCK_PERIOD/2)</span> clk = ~clk;  <span class="comment">// 122.88MHz</span></span><br><span class="line"></span><br><span class="line">    <span class="keyword">initial</span> <span class="keyword">begin</span></span><br><span class="line">        #<span class="number">8</span><span class="variable">.138</span>;</span><br><span class="line">        rst   &lt;= <span class="number">1&#x27;b0</span>;</span><br><span class="line">        rst_n &lt;= <span class="number">1&#x27;b1</span>;</span><br><span class="line">    <span class="keyword">end</span></span><br><span class="line"></span><br><span class="line"><span class="comment">////////////////////////////////////////////////////////////////////////////////</span></span><br><span class="line">    <span class="keyword">reg</span>  [<span class="number">11</span>:<span class="number">0</span>] data;</span><br><span class="line">    <span class="keyword">reg</span>         valid;</span><br><span class="line"></span><br><span class="line">    <span class="keyword">reg</span>  [<span class="number">5</span>:<span class="number">0</span>] cnter;</span><br><span class="line">    <span class="keyword">always</span> @(<span class="keyword">posedge</span> clk) <span class="keyword">begin</span></span><br><span class="line">        <span class="keyword">if</span> (rst) <span class="keyword">begin</span></span><br><span class="line">            cnter &lt;= <span class="number">6&#x27;d0</span>;</span><br><span class="line">        <span class="keyword">end</span> <span class="keyword">else</span> <span class="keyword">begin</span></span><br><span class="line">            cnter &lt;= cnter + <span class="number">6&#x27;d1</span>;</span><br><span class="line">        <span class="keyword">end</span></span><br><span class="line">    <span class="keyword">end</span></span><br><span class="line"></span><br><span class="line">    <span class="comment">// Suppose the data signal remains unchanged each time</span></span><br><span class="line">    <span class="comment">// the valid signal is raised</span></span><br><span class="line">    <span class="keyword">always</span> @(<span class="keyword">posedge</span> clk) <span class="keyword">begin</span></span><br><span class="line">        <span class="keyword">if</span> (rst) <span class="keyword">begin</span></span><br><span class="line">            valid &lt;= <span class="number">1&#x27;b0</span>;</span><br><span class="line">        <span class="keyword">end</span> <span class="keyword">else</span> <span class="keyword">begin</span></span><br><span class="line">            <span class="keyword">if</span> (cnter == <span class="number">6&#x27;d46</span>) <span class="keyword">begin</span></span><br><span class="line">                valid &lt;= <span class="number">1&#x27;b1</span>;</span><br><span class="line">            <span class="keyword">end</span> <span class="keyword">else</span> <span class="keyword">begin</span></span><br><span class="line">                valid &lt;= <span class="number">1&#x27;b0</span>;</span><br><span class="line">            <span class="keyword">end</span></span><br><span class="line">        <span class="keyword">end</span></span><br><span class="line">    <span class="keyword">end</span></span><br><span class="line"></span><br><span class="line">    <span class="keyword">reg</span>  [<span class="number">11</span>:<span class="number">0</span>] data_buf;</span><br><span class="line">    <span class="keyword">always</span> @(<span class="keyword">posedge</span> clk) <span class="keyword">begin</span></span><br><span class="line">        <span class="keyword">if</span> (rst) <span class="keyword">begin</span></span><br><span class="line">            data_buf &lt;= <span class="number">12&#x27;d0</span>;</span><br><span class="line">            data     &lt;= <span class="number">12&#x27;d0</span>;</span><br><span class="line">        <span class="keyword">end</span> <span class="keyword">else</span> <span class="keyword">begin</span></span><br><span class="line">            <span class="keyword">if</span> (cnter == <span class="number">6&#x27;d47</span>) <span class="keyword">begin</span></span><br><span class="line">                data_buf &lt;= data;</span><br><span class="line">                data     &lt;= <span class="number">12&#x27;d0</span>;</span><br><span class="line">            <span class="keyword">end</span> <span class="keyword">else</span> <span class="keyword">if</span> (cnter == <span class="number">6&#x27;d63</span>) <span class="keyword">begin</span></span><br><span class="line">                data_buf &lt;= data_buf;</span><br><span class="line">                data     &lt;= data_buf + <span class="number">12&#x27;d1</span>;</span><br><span class="line">            <span class="keyword">end</span></span><br><span class="line">        <span class="keyword">end</span></span><br><span class="line">    <span class="keyword">end</span></span><br><span class="line"></span><br><span class="line">    <span class="keyword">reg</span>  [<span class="number">7</span>:<span class="number">0</span>] delay = <span class="number">8&#x27;d100</span>;</span><br><span class="line"><span class="comment">////////////////////////////////////////////////////////////////////////////////</span></span><br><span class="line">    <span class="keyword">wire</span> virtual_dual_ram_din_valid;</span><br><span class="line">    <span class="keyword">reg</span>  virtual_dual_ram_dout_valid;</span><br><span class="line">    <span class="keyword">assign</span> virtual_dual_ram_din_valid = valid;</span><br><span class="line"></span><br><span class="line">    <span class="keyword">wire</span> [<span class="number">11</span>:<span class="number">0</span>] virtual_dual_ram_din;</span><br><span class="line">    <span class="keyword">reg</span>  [<span class="number">11</span>:<span class="number">0</span>] virtual_dual_ram_dout;</span><br><span class="line">    <span class="keyword">assign</span> virtual_dual_ram_din = data;</span><br><span class="line"></span><br><span class="line">    <span class="keyword">reg</span>  [<span class="number">7</span>:<span class="number">0</span>] virtual_dual_ram_waddr;</span><br><span class="line">    <span class="keyword">wire</span> [<span class="number">7</span>:<span class="number">0</span>] virtual_dual_ram_raddr;</span><br><span class="line">    <span class="keyword">always</span> @(<span class="keyword">posedge</span> clk) <span class="keyword">begin</span></span><br><span class="line">        <span class="keyword">if</span> (rst) <span class="keyword">begin</span></span><br><span class="line">            virtual_dual_ram_waddr &lt;= <span class="number">18&#x27;d0</span>;</span><br><span class="line">        <span class="keyword">end</span> <span class="keyword">else</span> <span class="keyword">begin</span></span><br><span class="line">            virtual_dual_ram_waddr &lt;= virtual_dual_ram_waddr + <span class="number">18&#x27;d1</span>;</span><br><span class="line">        <span class="keyword">end</span></span><br><span class="line">    <span class="keyword">end</span></span><br><span class="line"></span><br><span class="line">    addsub0808 addsub0808_inst (</span><br><span class="line">        <span class="variable">.ADD</span> ( <span class="number">1&#x27;b0</span>                    ),  <span class="comment">// 1 - add, 0 - sub</span></span><br><span class="line">        <span class="variable">.A</span>   ( virtual_dual_ram_waddr  ),  <span class="comment">// input  [7:0] A</span></span><br><span class="line">        <span class="variable">.B</span>   ( delay                   ),  <span class="comment">// input  [7:0] B</span></span><br><span class="line">        <span class="variable">.S</span>   ( virtual_dual_ram_raddr  )   <span class="comment">// output [7:0] S</span></span><br><span class="line">    );</span><br><span class="line"></span><br><span class="line"></span><br><span class="line">    <span class="comment">// Virtual Dual RAM(Depth = 4)</span></span><br><span class="line">    <span class="keyword">reg</span>  [<span class="number">11</span>:<span class="number">0</span>] virtual_dual_ram_00 = <span class="number">12&#x27;d0</span>;</span><br><span class="line">    <span class="keyword">reg</span>  [<span class="number">11</span>:<span class="number">0</span>] virtual_dual_ram_01 = <span class="number">12&#x27;d0</span>;</span><br><span class="line">    <span class="keyword">reg</span>  [<span class="number">11</span>:<span class="number">0</span>] virtual_dual_ram_02 = <span class="number">12&#x27;d0</span>;</span><br><span class="line">    <span class="keyword">reg</span>  [<span class="number">11</span>:<span class="number">0</span>] virtual_dual_ram_03 = <span class="number">12&#x27;d0</span>;</span><br><span class="line"></span><br><span class="line">    <span class="keyword">reg</span>  [<span class="number">7</span>:<span class="number">0</span>]  delay_raddr_real_00 = <span class="number">8&#x27;d0</span>;</span><br><span class="line">    <span class="keyword">reg</span>  [<span class="number">7</span>:<span class="number">0</span>]  delay_raddr_real_01 = <span class="number">8&#x27;d0</span>;</span><br><span class="line">    <span class="keyword">reg</span>  [<span class="number">7</span>:<span class="number">0</span>]  delay_raddr_real_02 = <span class="number">8&#x27;d0</span>;</span><br><span class="line">    <span class="keyword">reg</span>  [<span class="number">7</span>:<span class="number">0</span>]  delay_raddr_real_03 = <span class="number">8&#x27;d0</span>;</span><br><span class="line"></span><br><span class="line"></span><br><span class="line">    <span class="keyword">reg</span>  [<span class="number">1</span>:<span class="number">0</span>] delay_wr_state      = <span class="number">2&#x27;d0</span>;</span><br><span class="line">    <span class="keyword">reg</span>  [<span class="number">1</span>:<span class="number">0</span>] delay_wr_next_state = <span class="number">2&#x27;d0</span>;</span><br><span class="line"></span><br><span class="line">    <span class="comment">// 1. update state</span></span><br><span class="line">    <span class="keyword">always</span> @(<span class="keyword">posedge</span> clk) <span class="keyword">begin</span></span><br><span class="line">        <span class="keyword">if</span> (rst) <span class="keyword">begin</span></span><br><span class="line">            delay_wr_state &lt;= <span class="number">2&#x27;d0</span>;</span><br><span class="line">        <span class="keyword">end</span> <span class="keyword">else</span> <span class="keyword">begin</span></span><br><span class="line">            delay_wr_state &lt;= delay_wr_next_state;</span><br><span class="line">        <span class="keyword">end</span></span><br><span class="line">    <span class="keyword">end</span></span><br><span class="line"></span><br><span class="line">    <span class="comment">// 2. update next_state</span></span><br><span class="line">    <span class="keyword">reg</span>  virtual_dual_ram_din_valid_d1;</span><br><span class="line">    <span class="keyword">always</span> @(<span class="keyword">posedge</span> clk) <span class="keyword">begin</span></span><br><span class="line">        <span class="keyword">if</span> (rst) <span class="keyword">begin</span></span><br><span class="line">            virtual_dual_ram_din_valid_d1 &lt;= <span class="number">1&#x27;b0</span>;</span><br><span class="line">        <span class="keyword">end</span> <span class="keyword">else</span> <span class="keyword">begin</span></span><br><span class="line">            virtual_dual_ram_din_valid_d1 &lt;= virtual_dual_ram_din_valid;</span><br><span class="line">        <span class="keyword">end</span></span><br><span class="line">    <span class="keyword">end</span></span><br><span class="line"></span><br><span class="line">    <span class="keyword">always</span> @(*) <span class="keyword">begin</span></span><br><span class="line">        <span class="keyword">case</span> (delay_wr_state)</span><br><span class="line">            <span class="number">2&#x27;d0</span>: <span class="keyword">begin</span></span><br><span class="line">                <span class="keyword">if</span> (virtual_dual_ram_din_valid &amp; ~virtual_dual_ram_din_valid_d1) <span class="keyword">begin</span></span><br><span class="line">                    delay_wr_next_state = <span class="number">2&#x27;d1</span>;</span><br><span class="line">                <span class="keyword">end</span> <span class="keyword">else</span> <span class="keyword">begin</span></span><br><span class="line">                    delay_wr_next_state = <span class="number">2&#x27;d0</span>;</span><br><span class="line">                <span class="keyword">end</span></span><br><span class="line">            <span class="keyword">end</span></span><br><span class="line">            <span class="number">2&#x27;d1</span>: <span class="keyword">begin</span></span><br><span class="line">                <span class="keyword">if</span> (virtual_dual_ram_din_valid &amp; ~virtual_dual_ram_din_valid_d1) <span class="keyword">begin</span></span><br><span class="line">                    delay_wr_next_state = <span class="number">2&#x27;d2</span>;</span><br><span class="line">                <span class="keyword">end</span> <span class="keyword">else</span> <span class="keyword">begin</span></span><br><span class="line">                    delay_wr_next_state = <span class="number">2&#x27;d1</span>;</span><br><span class="line">                <span class="keyword">end</span></span><br><span class="line">            <span class="keyword">end</span></span><br><span class="line">            <span class="number">2&#x27;d2</span>: <span class="keyword">begin</span></span><br><span class="line">                <span class="keyword">if</span> (virtual_dual_ram_din_valid &amp; ~virtual_dual_ram_din_valid_d1) <span class="keyword">begin</span></span><br><span class="line">                    delay_wr_next_state = <span class="number">2&#x27;d3</span>;</span><br><span class="line">                <span class="keyword">end</span> <span class="keyword">else</span> <span class="keyword">begin</span></span><br><span class="line">                    delay_wr_next_state = <span class="number">2&#x27;d2</span>;</span><br><span class="line">                <span class="keyword">end</span></span><br><span class="line">            <span class="keyword">end</span></span><br><span class="line">            <span class="number">2&#x27;d3</span>: <span class="keyword">begin</span></span><br><span class="line">                <span class="keyword">if</span> (virtual_dual_ram_din_valid &amp; ~virtual_dual_ram_din_valid_d1) <span class="keyword">begin</span></span><br><span class="line">                    delay_wr_next_state = <span class="number">2&#x27;d0</span>;</span><br><span class="line">                <span class="keyword">end</span> <span class="keyword">else</span> <span class="keyword">begin</span></span><br><span class="line">                    delay_wr_next_state = <span class="number">2&#x27;d3</span>;</span><br><span class="line">                <span class="keyword">end</span></span><br><span class="line">            <span class="keyword">end</span></span><br><span class="line">        <span class="keyword">endcase</span></span><br><span class="line">    <span class="keyword">end</span></span><br><span class="line"></span><br><span class="line">    <span class="comment">// 3. Write virtual dual RAM</span></span><br><span class="line">    <span class="keyword">always</span> @(<span class="keyword">posedge</span> clk) <span class="keyword">begin</span></span><br><span class="line">        <span class="keyword">case</span> (delay_wr_state)</span><br><span class="line">            <span class="number">2&#x27;d0</span>: <span class="keyword">begin</span></span><br><span class="line">                <span class="keyword">if</span> (virtual_dual_ram_din_valid &amp; ~virtual_dual_ram_din_valid_d1) <span class="keyword">begin</span></span><br><span class="line">                    virtual_dual_ram_00 &lt;= virtual_dual_ram_din[<span class="number">11</span>:<span class="number">0</span>];</span><br><span class="line">                    delay_raddr_real_00 &lt;= virtual_dual_ram_waddr;</span><br><span class="line">                <span class="keyword">end</span> <span class="keyword">else</span> <span class="keyword">begin</span></span><br><span class="line">                    virtual_dual_ram_00 &lt;= virtual_dual_ram_00;</span><br><span class="line">                    delay_raddr_real_00 &lt;= delay_raddr_real_00;</span><br><span class="line">                <span class="keyword">end</span></span><br><span class="line">            <span class="keyword">end</span></span><br><span class="line">            <span class="number">2&#x27;d1</span>: <span class="keyword">begin</span></span><br><span class="line">                <span class="keyword">if</span> (virtual_dual_ram_din_valid &amp; ~virtual_dual_ram_din_valid_d1) <span class="keyword">begin</span></span><br><span class="line">                    virtual_dual_ram_01 &lt;= virtual_dual_ram_din[<span class="number">11</span>:<span class="number">0</span>];</span><br><span class="line">                    delay_raddr_real_01 &lt;= virtual_dual_ram_waddr;</span><br><span class="line">                <span class="keyword">end</span> <span class="keyword">else</span> <span class="keyword">begin</span></span><br><span class="line">                    virtual_dual_ram_01 &lt;= virtual_dual_ram_01;</span><br><span class="line">                    delay_raddr_real_01 &lt;= delay_raddr_real_01;</span><br><span class="line">                <span class="keyword">end</span></span><br><span class="line">            <span class="keyword">end</span></span><br><span class="line">            <span class="number">2&#x27;d2</span>: <span class="keyword">begin</span></span><br><span class="line">                <span class="keyword">if</span> (virtual_dual_ram_din_valid &amp; ~virtual_dual_ram_din_valid_d1) <span class="keyword">begin</span></span><br><span class="line">                    virtual_dual_ram_02 &lt;= virtual_dual_ram_din[<span class="number">11</span>:<span class="number">0</span>];</span><br><span class="line">                    delay_raddr_real_02 &lt;= virtual_dual_ram_waddr;</span><br><span class="line">                <span class="keyword">end</span> <span class="keyword">else</span> <span class="keyword">begin</span></span><br><span class="line">                    virtual_dual_ram_02 &lt;= virtual_dual_ram_02;</span><br><span class="line">                    delay_raddr_real_02 &lt;= delay_raddr_real_02;</span><br><span class="line">                <span class="keyword">end</span></span><br><span class="line">            <span class="keyword">end</span></span><br><span class="line">            <span class="number">2&#x27;d3</span>: <span class="keyword">begin</span></span><br><span class="line">                <span class="keyword">if</span> (virtual_dual_ram_din_valid &amp; ~virtual_dual_ram_din_valid_d1) <span class="keyword">begin</span></span><br><span class="line">                    virtual_dual_ram_03 &lt;= virtual_dual_ram_din[<span class="number">11</span>:<span class="number">0</span>];</span><br><span class="line">                    delay_raddr_real_03 &lt;= virtual_dual_ram_waddr;</span><br><span class="line">                <span class="keyword">end</span> <span class="keyword">else</span> <span class="keyword">begin</span></span><br><span class="line">                    virtual_dual_ram_03 &lt;= virtual_dual_ram_03;</span><br><span class="line">                    delay_raddr_real_03 &lt;= delay_raddr_real_03;</span><br><span class="line">                <span class="keyword">end</span></span><br><span class="line">            <span class="keyword">end</span></span><br><span class="line">        <span class="keyword">endcase</span></span><br><span class="line">    <span class="keyword">end</span></span><br><span class="line"></span><br><span class="line">    <span class="comment">// 3. Write virtual dual RAM</span></span><br><span class="line">    <span class="keyword">reg</span>  [<span class="number">3</span>:<span class="number">0</span>] virtual_dual_bram_data_flag = <span class="number">4&#x27;b0000</span>;</span><br><span class="line">    <span class="keyword">always</span> @(<span class="keyword">posedge</span> clk) <span class="keyword">begin</span></span><br><span class="line">        <span class="keyword">if</span> (virtual_dual_ram_din_valid &amp; ~virtual_dual_ram_din_valid_d1) <span class="keyword">begin</span></span><br><span class="line">            <span class="keyword">case</span> (delay_wr_state)</span><br><span class="line">                <span class="number">2&#x27;d0</span>: <span class="keyword">begin</span></span><br><span class="line">                    virtual_dual_bram_data_flag &lt;= virtual_dual_bram_data_flag | <span class="number">4&#x27;b0001</span>;</span><br><span class="line">                <span class="keyword">end</span></span><br><span class="line">                <span class="number">2&#x27;d1</span>: <span class="keyword">begin</span></span><br><span class="line">                    virtual_dual_bram_data_flag &lt;= virtual_dual_bram_data_flag | <span class="number">4&#x27;b0010</span>;</span><br><span class="line">                <span class="keyword">end</span></span><br><span class="line">                <span class="number">2&#x27;d2</span>: <span class="keyword">begin</span></span><br><span class="line">                    virtual_dual_bram_data_flag &lt;= virtual_dual_bram_data_flag | <span class="number">4&#x27;b0100</span>;</span><br><span class="line">                <span class="keyword">end</span></span><br><span class="line">                <span class="number">2&#x27;d3</span>: <span class="keyword">begin</span></span><br><span class="line">                    virtual_dual_bram_data_flag &lt;= virtual_dual_bram_data_flag | <span class="number">4&#x27;b1000</span>;</span><br><span class="line">                <span class="keyword">end</span></span><br><span class="line">            <span class="keyword">endcase</span></span><br><span class="line">        <span class="keyword">end</span> <span class="keyword">else</span> <span class="keyword">begin</span></span><br><span class="line">            <span class="keyword">if</span> (virtual_dual_ram_raddr == delay_raddr_real_00 &amp;&amp; virtual_dual_bram_data_flag[<span class="number">0</span>]) <span class="keyword">begin</span></span><br><span class="line">                virtual_dual_bram_data_flag &lt;= virtual_dual_bram_data_flag &amp; <span class="number">4&#x27;b1110</span>;</span><br><span class="line">            <span class="keyword">end</span> <span class="keyword">else</span> <span class="keyword">if</span> (virtual_dual_ram_raddr == delay_raddr_real_01 &amp;&amp; virtual_dual_bram_data_flag[<span class="number">1</span>]) <span class="keyword">begin</span></span><br><span class="line">                virtual_dual_bram_data_flag &lt;= virtual_dual_bram_data_flag &amp; <span class="number">4&#x27;b1101</span>;</span><br><span class="line">            <span class="keyword">end</span> <span class="keyword">else</span> <span class="keyword">if</span> (virtual_dual_ram_raddr == delay_raddr_real_02 &amp;&amp; virtual_dual_bram_data_flag[<span class="number">2</span>]) <span class="keyword">begin</span></span><br><span class="line">                virtual_dual_bram_data_flag &lt;= virtual_dual_bram_data_flag &amp; <span class="number">4&#x27;b1011</span>;</span><br><span class="line">            <span class="keyword">end</span> <span class="keyword">else</span> <span class="keyword">if</span> (virtual_dual_ram_raddr == delay_raddr_real_03 &amp;&amp; virtual_dual_bram_data_flag[<span class="number">3</span>]) <span class="keyword">begin</span></span><br><span class="line">                virtual_dual_bram_data_flag &lt;= virtual_dual_bram_data_flag &amp; <span class="number">4&#x27;b0111</span>;</span><br><span class="line">            <span class="keyword">end</span> <span class="keyword">else</span> <span class="keyword">begin</span></span><br><span class="line">                virtual_dual_bram_data_flag &lt;= virtual_dual_bram_data_flag &amp; <span class="number">4&#x27;b1111</span>;</span><br><span class="line">            <span class="keyword">end</span></span><br><span class="line">        <span class="keyword">end</span></span><br><span class="line">    <span class="keyword">end</span></span><br><span class="line"></span><br><span class="line">    <span class="comment">// 3. Read virtual dual RAM</span></span><br><span class="line">    <span class="keyword">always</span> @(<span class="keyword">posedge</span> clk) <span class="keyword">begin</span></span><br><span class="line">        <span class="keyword">if</span> (rst) <span class="keyword">begin</span></span><br><span class="line">            virtual_dual_ram_dout       &lt;= <span class="number">12&#x27;d0</span>;</span><br><span class="line">            virtual_dual_ram_dout_valid &lt;= <span class="number">1&#x27;b0</span>;</span><br><span class="line">        <span class="keyword">end</span> <span class="keyword">else</span> <span class="keyword">if</span> (virtual_dual_ram_raddr + <span class="number">8&#x27;d1</span> == delay_raddr_real_00 &amp;&amp; virtual_dual_bram_data_flag[<span class="number">0</span>]) <span class="keyword">begin</span></span><br><span class="line">            virtual_dual_ram_dout       &lt;= virtual_dual_ram_00;</span><br><span class="line">            virtual_dual_ram_dout_valid &lt;= <span class="number">1&#x27;b1</span>;</span><br><span class="line">        <span class="keyword">end</span> <span class="keyword">else</span> <span class="keyword">if</span> (virtual_dual_ram_raddr + <span class="number">8&#x27;d1</span> == delay_raddr_real_01 &amp;&amp; virtual_dual_bram_data_flag[<span class="number">1</span>]) <span class="keyword">begin</span></span><br><span class="line">            virtual_dual_ram_dout       &lt;= virtual_dual_ram_01;</span><br><span class="line">            virtual_dual_ram_dout_valid &lt;= <span class="number">1&#x27;b1</span>;</span><br><span class="line">        <span class="keyword">end</span> <span class="keyword">else</span> <span class="keyword">if</span> (virtual_dual_ram_raddr + <span class="number">8&#x27;d1</span> == delay_raddr_real_02 &amp;&amp; virtual_dual_bram_data_flag[<span class="number">2</span>]) <span class="keyword">begin</span></span><br><span class="line">            virtual_dual_ram_dout       &lt;= virtual_dual_ram_02;</span><br><span class="line">            virtual_dual_ram_dout_valid &lt;= <span class="number">1&#x27;b1</span>;</span><br><span class="line">        <span class="keyword">end</span> <span class="keyword">else</span> <span class="keyword">if</span> (virtual_dual_ram_raddr + <span class="number">8&#x27;d1</span> == delay_raddr_real_03 &amp;&amp; virtual_dual_bram_data_flag[<span class="number">3</span>]) <span class="keyword">begin</span></span><br><span class="line">            virtual_dual_ram_dout       &lt;= virtual_dual_ram_03;</span><br><span class="line">            virtual_dual_ram_dout_valid &lt;= <span class="number">1&#x27;b1</span>;</span><br><span class="line">        <span class="keyword">end</span> <span class="keyword">else</span> <span class="keyword">begin</span></span><br><span class="line">            virtual_dual_ram_dout       &lt;= virtual_dual_ram_dout;</span><br><span class="line">            virtual_dual_ram_dout_valid &lt;= <span class="number">1&#x27;b0</span>;</span><br><span class="line">        <span class="keyword">end</span></span><br><span class="line">    <span class="keyword">end</span></span><br><span class="line"></span><br><span class="line"></span><br><span class="line"><span class="keyword">endmodule</span></span><br></pre></td></tr></table></figure>
</article><div class="post-copyright"><div class="post-copyright__author"><span class="post-copyright-meta"><i class="fas fa-circle-user fa-fw"></i>文章作者: </span><span class="post-copyright-info"><a href="https://blog.euler0525.cn">Euler0525</a></span></div><div class="post-copyright__type"><span class="post-copyright-meta"><i class="fas fa-square-arrow-up-right fa-fw"></i>文章链接: </span><span class="post-copyright-info"><a href="https://blog.euler0525.cn/posts/17b77acf/">https://blog.euler0525.cn/posts/17b77acf/</a></span></div><div class="post-copyright__notice"><span class="post-copyright-meta"><i class="fas fa-circle-exclamation fa-fw"></i>版权声明: </span><span class="post-copyright-info">本博客所有文章除特别声明外，均采用 <a href="https://creativecommons.org/licenses/by-nc-sa/4.0/" target="_blank">CC BY-NC-SA 4.0</a> 许可协议。转载请注明来自 <a href="https://blog.euler0525.cn" target="_blank">科海拾零</a>！</span></div></div><div class="tag_share"><div class="post-meta__tag-list"><a class="post-meta__tags" href="/tags/FPGA/">FPGA</a><a class="post-meta__tags" href="/tags/%E8%B5%84%E6%BA%90%E4%BC%98%E5%8C%96/">资源优化</a></div><div class="post_share"><div class="social-share" data-image="https://api.xsot.cn/bing?jump=true" data-sites="wechat, qq, weibo"></div><link rel="stylesheet" href="https://cdn.jsdelivr.net/npm/butterfly-extsrc/sharejs/dist/css/share.min.css" media="print" onload="this.media='all'"><script src="https://cdn.jsdelivr.net/npm/butterfly-extsrc/sharejs/dist/js/social-share.min.js" defer></script></div></div><nav class="pagination-post" id="pagination"><div class="prev-post pull-left"><a href="/posts/fe25307b/" title="频偏对相关峰高度的影响"><img class="cover" src= "data:image/gif;base64,R0lGODlhAQABAIAAAAAAAP///yH5BAEAAAAALAAAAAABAAEAAAIBRAA7" data-lazy-src="https://api.xsot.cn/bing?jump=true" onerror="onerror=null;src='/img/404.jpg'" alt="cover of previous post"><div class="pagination-info"><div class="label">上一篇</div><div class="prev_info">频偏对相关峰高度的影响</div></div></a></div><div class="next-post pull-right"><a href="/posts/f86252e2/" title="缓存系统"><img class="cover" src= "data:image/gif;base64,R0lGODlhAQABAIAAAAAAAP///yH5BAEAAAAALAAAAAABAAEAAAIBRAA7" data-lazy-src="https://api.xsot.cn/bing?jump=true" onerror="onerror=null;src='/img/404.jpg'" alt="cover of next post"><div class="pagination-info"><div class="label">下一篇</div><div class="next_info">缓存系统</div></div></a></div></nav><hr class="custom-hr"/><div id="post-comment"><div class="comment-head"><div class="comment-headline"><i class="fas fa-comments fa-fw"></i><span> 评论</span></div></div><div class="comment-wrap"><div><div id="gitalk-container"></div></div></div></div></div><div class="aside-content" id="aside-content"><div class="sticky_layout"><div class="card-widget" id="card-toc"><div class="item-headline"><i class="fas fa-stream"></i><span>目录</span><span class="toc-percentage"></span></div><div class="toc-content"><ol class="toc"><li class="toc-item toc-level-1"><a class="toc-link" href="#fpga-%E8%99%9A%E6%8B%9F%E5%8F%8C%E5%8F%A3-ram"><span class="toc-number">1.</span> <span class="toc-text">FPGA 虚拟双口 RAM</span></a><ol class="toc-child"><li class="toc-item toc-level-2"><a class="toc-link" href="#%E9%99%84%E5%BD%95"><span class="toc-number">1.1.</span> <span class="toc-text">附录</span></a></li></ol></li></ol></div></div></div></div></main><footer id="footer"><div id="footer-wrap"><div class="copyright">&copy;2021 - 2026 By Euler0525</div><div class="framework-info"><span>框架 </span><a target="_blank" rel="noopener" href="https://hexo.io">Hexo</a><span class="footer-separator">|</span><span>主题 </span><a target="_blank" rel="noopener" href="https://github.com/jerryc127/hexo-theme-butterfly">Butterfly</a></div></div></footer></div><div id="rightside"><div id="rightside-config-hide"><button id="readmode" type="button" title="阅读模式"><i class="fas fa-book-open"></i></button><button id="darkmode" type="button" title="浅色和深色模式转换"><i class="fas fa-adjust"></i></button><button id="hide-aside-btn" type="button" title="单栏和双栏切换"><i class="fas fa-arrows-alt-h"></i></button></div><div id="rightside-config-show"><button id="rightside-config" type="button" title="设置"><i class="fas fa-cog fa-spin"></i></button><button class="close" id="mobile-toc-button" type="button" title="目录"><i class="fas fa-list-ul"></i></button><a id="to_comment" href="#post-comment" title="直达评论"><i class="fas fa-comments"></i></a><button id="go-up" type="button" title="回到顶部"><span class="scroll-percent"></span><i class="fas fa-arrow-up"></i></button></div></div><div><script src="/js/utils.js"></script><script src="/js/main.js"></script><script src="https://cdn.jsdelivr.net/npm/@fancyapps/ui/dist/fancybox/fancybox.umd.min.js"></script><script src="https://cdn.jsdelivr.net/npm/vanilla-lazyload/dist/lazyload.iife.min.js"></script><div class="js-pjax"><script>if (!window.MathJax) {
  window.MathJax = {
    tex: {
      inlineMath: [['$', '$'], ['\\(', '\\)']],
      tags: 'ams'
    },
    chtml: {
      scale: 1.1
    },
    options: {
      renderActions: {
        findScript: [10, doc => {
          for (const node of document.querySelectorAll('script[type^="math/tex"]')) {
            const display = !!node.type.match(/; *mode=display/)
            const math = new doc.options.MathItem(node.textContent, doc.inputJax[0], display)
            const text = document.createTextNode('')
            node.parentNode.replaceChild(text, node)
            math.start = {node: text, delim: '', n: 0}
            math.end = {node: text, delim: '', n: 0}
            doc.math.push(math)
          }
        }, '']
      }
    }
  }
  
  const script = document.createElement('script')
  script.src = 'https://cdn.jsdelivr.net/npm/mathjax/es5/tex-mml-chtml.min.js'
  script.id = 'MathJax-script'
  script.async = true
  document.head.appendChild(script)
} else {
  MathJax.startup.document.state(0)
  MathJax.texReset()
  MathJax.typesetPromise()
}</script><script>(() => {
  const $mermaid = document.querySelectorAll('#article-container .mermaid-wrap')
  if ($mermaid.length === 0) return
  const runMermaid = () => {
    window.loadMermaid = true
    const theme = document.documentElement.getAttribute('data-theme') === 'dark' ? 'dark' : 'default'

    Array.from($mermaid).forEach((item, index) => {
      const mermaidSrc = item.firstElementChild
      const mermaidThemeConfig = '%%{init:{ \'theme\':\'' + theme + '\'}}%%\n'
      const mermaidID = 'mermaid-' + index
      const mermaidDefinition = mermaidThemeConfig + mermaidSrc.textContent

      const renderFn = mermaid.render(mermaidID, mermaidDefinition)

      const renderV10 = () => {
        renderFn.then(({svg}) => {
          mermaidSrc.insertAdjacentHTML('afterend', svg)
        })
      }

      const renderV9 = svg => {
        mermaidSrc.insertAdjacentHTML('afterend', svg)
      }

      typeof renderFn === 'string' ? renderV9(renderFn) : renderV10()
    })
  }

  const loadMermaid = () => {
    window.loadMermaid ? runMermaid() : getScript('https://cdn.jsdelivr.net/npm/mermaid/dist/mermaid.min.js').then(runMermaid)
  }

  btf.addGlobalFn('themeChange', runMermaid, 'mermaid')

  window.pjax ? loadMermaid() : document.addEventListener('DOMContentLoaded', loadMermaid)
})()</script><script>(() => {
  const initGitalk = () => {
    const gitalk = new Gitalk(Object.assign({
      clientID: 'Ov23lioMo7LF5urlkKZI',
      clientSecret: 'dceac52a81d3a5702ab3eeeb3763babe336d27ae',
      repo: 'blogs',
      owner: 'Euler0525',
      admin: ['Euler0525'],
      id: 'd96a6037ffc4e3756d94050f56441231',
      updateCountCallback: commentCount
    },))

    gitalk.render('gitalk-container')
  }

  const loadGitalk = async() => {
    if (typeof Gitalk === 'function') initGitalk()
    else {
      await getCSS('https://cdn.jsdelivr.net/npm/gitalk/dist/gitalk.min.css')
      await getScript('https://cdn.jsdelivr.net/npm/gitalk/dist/gitalk.min.js')
      initGitalk()
    }
  }
  
  const commentCount = n => {
    const isCommentCount = document.querySelector('#post-meta .gitalk-comment-count')
    if (isCommentCount) {
      isCommentCount.textContent= n
    }
  }

  if ('Gitalk' === 'Gitalk' || !false) {
    if (false) btf.loadComment(document.getElementById('gitalk-container'), loadGitalk)
    else loadGitalk()
  } else {
    window.loadOtherComment = loadGitalk
  }
})()</script></div><script defer="defer" id="fluttering_ribbon" mobile="true" src="https://cdn.jsdelivr.net/npm/butterfly-extsrc/dist/canvas-fluttering-ribbon.min.js"></script><script async data-pjax src="//busuanzi.ibruce.info/busuanzi/2.3/busuanzi.pure.mini.js"></script><div id="local-search"><div class="search-dialog"><nav class="search-nav"><span class="search-dialog-title">搜索</span><span id="loading-status"></span><button class="search-close-button"><i class="fas fa-times"></i></button></nav><div class="is-center" id="loading-database"><i class="fas fa-spinner fa-pulse"></i><span>  数据库加载中</span></div><div class="search-wrap"><div id="local-search-input"><div class="local-search-box"><input class="local-search-box--input" placeholder="搜索文章" type="text"/></div></div><hr/><div id="local-search-results"></div><div id="local-search-stats-wrap"></div></div></div><div id="search-mask"></div><script src="/js/search/local-search.js"></script></div></div></body></html>