Release 14.7 - xst P.20131013 (nt)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.50 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.52 secs
 
--> Reading design: main.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "main.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "main"
Output Format                      : NGC
Target Device                      : xc6slx45-3-csg324

---- Source Options
Top Module Name                    : main
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 16
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

---- Other Options
Cores Search Directories           : {"ipcore_dir"  }

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Analyzing Verilog file "C:\Users\cs141\cs141\lab3\lab3_start\ipcore_dir\clock_generator.v" into library work
Parsing module <clock_generator>.
Analyzing Verilog file "C:\Users\cs141\cs141\lab3\lab3_start\mux_2to1.v" into library work
Parsing module <mux_2to1>.
Analyzing Verilog file "C:\Users\cs141\cs141\lab3\lab3_start\mux_4to1.v" into library work
Parsing module <mux_4to1>.
Analyzing Verilog file "C:\Users\cs141\cs141\lab3\lab3_start\register.v" into library work
Parsing module <register>.
Analyzing Verilog file "C:\Users\cs141\cs141\lab3\lab3_start\mux_8to1.v" into library work
Parsing module <mux_8to1>.
Analyzing Verilog file "C:\Users\cs141\cs141\lab3\lab3_start\tape.v" into library work
Parsing module <tape>.
Analyzing Verilog file "C:\Users\cs141\cs141\lab3\lab3_start\led_switch_driver.v" into library work
Parsing module <led_switch_driver>.
Analyzing Verilog file "C:\Users\cs141\cs141\lab3\lab3_start\debouncer.v" into library work
Parsing module <debouncer>.
Analyzing Verilog file "C:\Users\cs141\cs141\lab3\lab3_start\adding_fsm.v" into library work
Parsing verilog file "FSM_DEFINES.v" included at line 12.
Parsing module <adding_fsm>.
Analyzing Verilog file "C:\Users\cs141\cs141\lab3\lab3_start\main.v" into library work
Parsing verilog file "FSM_DEFINES.v" included at line 12.
Parsing module <main>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================
WARNING:HDLCompiler:1016 - "C:\Users\cs141\cs141\lab3\lab3_start\main.v" Line 23: Port clk_100Mn is not connected to this instance
WARNING:HDLCompiler:1016 - "C:\Users\cs141\cs141\lab3\lab3_start\main.v" Line 35: Port state is not connected to this instance

Elaborating module <main>.

Elaborating module <clock_generator>.

Elaborating module <IBUFG>.

Elaborating module <DCM_SP(CLKDV_DIVIDE=2.0,CLKFX_DIVIDE=1,CLKFX_MULTIPLY=4,CLKIN_DIVIDE_BY_2="FALSE",CLKIN_PERIOD=10.0,CLKOUT_PHASE_SHIFT="NONE",CLK_FEEDBACK="1X",DESKEW_ADJUST="SYSTEM_SYNCHRONOUS",PHASE_SHIFT=0,STARTUP_WAIT="FALSE")>.
WARNING:HDLCompiler:1127 - "C:\Users\cs141\cs141\lab3\lab3_start\ipcore_dir\clock_generator.v" Line 128: Assignment to locked_int ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "C:\Users\cs141\cs141\lab3\lab3_start\ipcore_dir\clock_generator.v" Line 129: Assignment to status_int ignored, since the identifier is never used

Elaborating module <BUFG>.

Elaborating module <debouncer(CYCLES=10000000,RESET_VALUE=1'b0,COUNTER_WIDTH=32)>.

Elaborating module <led_switch_driver>.
WARNING:HDLCompiler:413 - "C:\Users\cs141\cs141\lab3\lab3_start\led_switch_driver.v" Line 19: Result of 3-bit expression is truncated to fit in 2-bit target.
WARNING:HDLCompiler:1499 - "C:\Users\cs141\cs141\lab3\lab3_start\led_switch_driver.v" Line 6: Empty module <led_switch_driver> remains a black box.

Elaborating module <adding_fsm>.

Elaborating module <tape>.

Elaborating module <register(SIZE=2)>.

Elaborating module <mux_8to1(N=8)>.

Elaborating module <mux_4to1(N=8)>.

Elaborating module <mux_2to1(N=8)>.

Elaborating module <mux_8to1(N=2)>.

Elaborating module <mux_4to1(N=2)>.

Elaborating module <mux_2to1(N=2)>.
WARNING:HDLCompiler:413 - "C:\Users\cs141\cs141\lab3\lab3_start\adding_fsm.v" Line 62: Result of 4-bit expression is truncated to fit in 3-bit target.
WARNING:HDLCompiler:413 - "C:\Users\cs141\cs141\lab3\lab3_start\adding_fsm.v" Line 92: Result of 4-bit expression is truncated to fit in 3-bit target.
WARNING:HDLCompiler:413 - "C:\Users\cs141\cs141\lab3\lab3_start\adding_fsm.v" Line 128: Result of 4-bit expression is truncated to fit in 3-bit target.
WARNING:HDLCompiler:413 - "C:\Users\cs141\cs141\lab3\lab3_start\adding_fsm.v" Line 172: Result of 4-bit expression is truncated to fit in 3-bit target.
WARNING:HDLCompiler:413 - "C:\Users\cs141\cs141\lab3\lab3_start\adding_fsm.v" Line 208: Result of 4-bit expression is truncated to fit in 3-bit target.
WARNING:HDLCompiler:413 - "C:\Users\cs141\cs141\lab3\lab3_start\adding_fsm.v" Line 245: Result of 4-bit expression is truncated to fit in 3-bit target.
WARNING:Xst:2972 - "C:\Users\cs141\cs141\lab3\lab3_start\main.v" line 33. All outputs of instance <LS_DRIVER> of block <led_switch_driver> are unconnected in block <main>. Underlying logic will be removed.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <main>.
    Related source file is "C:\Users\cs141\cs141\lab3\lab3_start\main.v".
INFO:Xst:3210 - "C:\Users\cs141\cs141\lab3\lab3_start\main.v" line 23: Output port <clk_100Mn> of the instance <CLOCK_GEN> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\cs141\cs141\lab3\lab3_start\main.v" line 35: Output port <state> of the instance <FSM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\cs141\cs141\lab3\lab3_start\main.v" line 35: Output port <head> of the instance <FSM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\cs141\cs141\lab3\lab3_start\main.v" line 35: Output port <write_ena> of the instance <FSM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\cs141\cs141\lab3\lab3_start\main.v" line 35: Output port <read_data_0> of the instance <FSM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\cs141\cs141\lab3\lab3_start\main.v" line 35: Output port <read_data_1> of the instance <FSM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\cs141\cs141\lab3\lab3_start\main.v" line 35: Output port <read_data_SUM> of the instance <FSM> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\cs141\cs141\lab3\lab3_start\main.v" line 35: Output port <write_data> of the instance <FSM> is unconnected or connected to loadless signal.
    Summary:
	no macro.
Unit <main> synthesized.

Synthesizing Unit <clock_generator>.
    Related source file is "C:\Users\cs141\cs141\lab3\lab3_start\ipcore_dir\clock_generator.v".
    Summary:
	no macro.
Unit <clock_generator> synthesized.

Synthesizing Unit <debouncer>.
    Related source file is "C:\Users\cs141\cs141\lab3\lab3_start\debouncer.v".
        CYCLES = 10000000
        RESET_VALUE = 1'b0
        COUNTER_WIDTH = 32
    Found 1-bit register for signal <debounced>.
    Found 32-bit register for signal <counter>.
    Found 2-bit register for signal <shift_in>.
    Found 32-bit adder for signal <counter[31]_GND_6_o_add_2_OUT> created at line 35.
    Found 32-bit comparator greater for signal <counter[31]_GND_6_o_LessThan_2_o> created at line 34
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  35 D-type flip-flop(s).
	inferred   1 Comparator(s).
	inferred   1 Multiplexer(s).
Unit <debouncer> synthesized.

Synthesizing Unit <adding_fsm>.
    Related source file is "C:\Users\cs141\cs141\lab3\lab3_start\adding_fsm.v".
    Found 1-bit register for signal <equal>.
    Found 8-bit register for signal <led>.
    Found 3-bit register for signal <head>.
    Found 1-bit register for signal <reading>.
    Found 1-bit register for signal <write_ena<2>>.
    Found 1-bit register for signal <write_ena<1>>.
    Found 1-bit register for signal <write_ena<0>>.
    Found 2-bit register for signal <write_data>.
    Found 3-bit register for signal <state>.
    Found 3-bit adder for signal <head[2]_GND_8_o_add_123_OUT> created at line 245.
    Found 1-bit 8-to-1 multiplexer for signal <head[2]_switch[7]_Mux_19_o> created at line 102.
    Found 1-bit 8-to-1 multiplexer for signal <head[2]_switch[7]_Mux_24_o> created at line 111.
    Found 3-bit 8-to-1 multiplexer for signal <state[2]_GND_8_o_wide_mux_126_OUT> created at line 46.
    Found 2-bit comparator equal for signal <n0098> created at line 234
    HDL ADVISOR - Describing an operational reset or an explicit power-up state for register <state> would allow inference of a finite state machine and as consequence better performance and smaller area.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  21 D-type flip-flop(s).
	inferred   1 Comparator(s).
	inferred  77 Multiplexer(s).
Unit <adding_fsm> synthesized.

Synthesizing Unit <tape>.
    Related source file is "C:\Users\cs141\cs141\lab3\lab3_start\tape.v".
        SIZE = 2
    Summary:
	inferred   1 Multiplexer(s).
Unit <tape> synthesized.

Synthesizing Unit <register>.
    Related source file is "C:\Users\cs141\cs141\lab3\lab3_start\register.v".
        SIZE = 2
    Found 2-bit register for signal <Q>.
    Summary:
	inferred   2 D-type flip-flop(s).
Unit <register> synthesized.

Synthesizing Unit <mux_8to1_1>.
    Related source file is "C:\Users\cs141\cs141\lab3\lab3_start\mux_8to1.v".
        N = 8
    Summary:
	no macro.
Unit <mux_8to1_1> synthesized.

Synthesizing Unit <mux_4to1_1>.
    Related source file is "C:\Users\cs141\cs141\lab3\lab3_start\mux_4to1.v".
        N = 8
    Summary:
	no macro.
Unit <mux_4to1_1> synthesized.

Synthesizing Unit <mux_2to1_1>.
    Related source file is "C:\Users\cs141\cs141\lab3\lab3_start\mux_2to1.v".
        N = 8
    Summary:
	inferred   1 Multiplexer(s).
Unit <mux_2to1_1> synthesized.

Synthesizing Unit <mux_8to1_2>.
    Related source file is "C:\Users\cs141\cs141\lab3\lab3_start\mux_8to1.v".
        N = 2
    Summary:
	no macro.
Unit <mux_8to1_2> synthesized.

Synthesizing Unit <mux_4to1_2>.
    Related source file is "C:\Users\cs141\cs141\lab3\lab3_start\mux_4to1.v".
        N = 2
    Summary:
	no macro.
Unit <mux_4to1_2> synthesized.

Synthesizing Unit <mux_2to1_2>.
    Related source file is "C:\Users\cs141\cs141\lab3\lab3_start\mux_2to1.v".
        N = 2
    Summary:
	inferred   1 Multiplexer(s).
Unit <mux_2to1_2> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 3
 3-bit adder                                           : 1
 32-bit adder                                          : 2
# Registers                                            : 39
 1-bit register                                        : 7
 2-bit register                                        : 27
 3-bit register                                        : 2
 32-bit register                                       : 2
 8-bit register                                        : 1
# Comparators                                          : 3
 2-bit comparator equal                                : 1
 32-bit comparator greater                             : 2
# Multiplexers                                         : 124
 1-bit 2-to-1 multiplexer                              : 25
 1-bit 8-to-1 multiplexer                              : 2
 2-bit 2-to-1 multiplexer                              : 31
 3-bit 2-to-1 multiplexer                              : 20
 3-bit 8-to-1 multiplexer                              : 1
 32-bit 2-to-1 multiplexer                             : 18
 8-bit 2-to-1 multiplexer                              : 27
# Xors                                                 : 2
 1-bit xor2                                            : 2

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


Synthesizing (advanced) Unit <debouncer>.
The following registers are absorbed into counter <counter>: 1 register on signal <counter>.
Unit <debouncer> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 1
 3-bit adder                                           : 1
# Counters                                             : 2
 32-bit up counter                                     : 2
# Registers                                            : 75
 Flip-Flops                                            : 75
# Comparators                                          : 3
 2-bit comparator equal                                : 1
 32-bit comparator greater                             : 2
# Multiplexers                                         : 122
 1-bit 2-to-1 multiplexer                              : 25
 1-bit 8-to-1 multiplexer                              : 2
 2-bit 2-to-1 multiplexer                              : 31
 3-bit 2-to-1 multiplexer                              : 20
 3-bit 8-to-1 multiplexer                              : 1
 32-bit 2-to-1 multiplexer                             : 16
 8-bit 2-to-1 multiplexer                              : 27
# Xors                                                 : 2
 1-bit xor2                                            : 2

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <main> ...

Optimizing unit <adding_fsm> ...

Optimizing unit <debouncer> ...
WARNING:Xst:1293 - FF/Latch <DEBOUNCE_CENTB/counter_31> has a constant value of 0 in block <main>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <DEBOUNCE_CENTB/counter_30> has a constant value of 0 in block <main>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <DEBOUNCE_CENTB/counter_29> has a constant value of 0 in block <main>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <DEBOUNCE_CENTB/counter_28> has a constant value of 0 in block <main>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <DEBOUNCE_CENTB/counter_27> has a constant value of 0 in block <main>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <DEBOUNCE_CENTB/counter_26> has a constant value of 0 in block <main>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <DEBOUNCE_CENTB/counter_25> has a constant value of 0 in block <main>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <DEBOUNCE_CENTB/counter_24> has a constant value of 0 in block <main>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <DEBOUNCE_RSTB/counter_31> has a constant value of 0 in block <main>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <DEBOUNCE_RSTB/counter_30> has a constant value of 0 in block <main>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <DEBOUNCE_RSTB/counter_29> has a constant value of 0 in block <main>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <DEBOUNCE_RSTB/counter_28> has a constant value of 0 in block <main>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <DEBOUNCE_RSTB/counter_27> has a constant value of 0 in block <main>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <DEBOUNCE_RSTB/counter_26> has a constant value of 0 in block <main>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <DEBOUNCE_RSTB/counter_25> has a constant value of 0 in block <main>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <DEBOUNCE_RSTB/counter_24> has a constant value of 0 in block <main>. This FF/Latch will be trimmed during the optimization process.

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block main, actual ratio is 0.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 123
 Flip-Flops                                            : 123

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : main.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 292
#      GND                         : 1
#      INV                         : 3
#      LUT2                        : 11
#      LUT3                        : 61
#      LUT4                        : 34
#      LUT5                        : 19
#      LUT6                        : 50
#      MUXCY                       : 56
#      MUXF7                       : 8
#      VCC                         : 1
#      XORCY                       : 48
# FlipFlops/Latches                : 123
#      FD_1                        : 8
#      FDE_1                       : 13
#      FDR                         : 54
#      FDRE                        : 48
# Clock Buffers                    : 2
#      BUFG                        : 2
# IO Buffers                       : 19
#      IBUF                        : 10
#      IBUFG                       : 1
#      OBUF                        : 8
# DCMs                             : 1
#      DCM_SP                      : 1

Device utilization summary:
---------------------------

Selected Device : 6slx45csg324-3 


Slice Logic Utilization: 
 Number of Slice Registers:             123  out of  54576     0%  
 Number of Slice LUTs:                  178  out of  27288     0%  
    Number used as Logic:               178  out of  27288     0%  

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:    209
   Number with an unused Flip Flop:      86  out of    209    41%  
   Number with an unused LUT:            31  out of    209    14%  
   Number of fully used LUT-FF pairs:    92  out of    209    44%  
   Number of unique control sets:        31

IO Utilization: 
 Number of IOs:                          19
 Number of bonded IOBs:                  19  out of    218     8%  

Specific Feature Utilization:
 Number of BUFG/BUFGCTRLs:                2  out of     16    12%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
unbuf_clk                          | DCM_SP:CLK0            | 123   |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -3

   Minimum period: 9.915ns (Maximum Frequency: 100.857MHz)
   Minimum input arrival time before clock: 4.596ns
   Maximum output required time after clock: 3.634ns
   Maximum combinational path delay: No path found

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'unbuf_clk'
  Clock period: 9.915ns (frequency: 100.857MHz)
  Total number of paths / destination ports: 23724 / 278
-------------------------------------------------------------------------
Delay:               4.957ns (Levels of Logic = 5)
  Source:            FSM/TAPE_1/REG6/Q_0 (FF)
  Destination:       FSM/reading (FF)
  Source Clock:      unbuf_clk rising
  Destination Clock: unbuf_clk falling

  Data Path: FSM/TAPE_1/REG6/Q_0 to FSM/reading
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDRE:C->Q             1   0.447   0.827  FSM/TAPE_1/REG6/Q_0 (FSM/TAPE_1/REG6/Q_0)
     LUT6:I2->O            1   0.203   0.000  FSM/TAPE_1/out_MUX/MUX_2/Mmux_Z_3 (FSM/TAPE_1/out_MUX/MUX_2/Mmux_Z_3)
     MUXF7:I1->O           8   0.140   1.167  FSM/TAPE_1/out_MUX/MUX_2/Mmux_Z_2_f7 (FSM/read_data_1<0>)
     LUT6:I0->O            3   0.203   0.651  FSM/_n0434<0>1 (FSM/_n0434<0>)
     LUT2:I1->O            1   0.205   0.808  FSM/_n0390_inv3_SW0 (N22)
     LUT6:I3->O            1   0.205   0.000  FSM/reading_rstpot (FSM/reading_rstpot)
     FD_1:D                    0.102          FSM/reading
    ----------------------------------------
    Total                      4.957ns (1.505ns logic, 3.453ns route)
                                       (30.4% logic, 69.6% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'unbuf_clk'
  Total number of paths / destination ports: 38 / 7
-------------------------------------------------------------------------
Offset:              4.596ns (Levels of Logic = 5)
  Source:            switch<7> (PAD)
  Destination:       FSM/write_data_1 (FF)
  Destination Clock: unbuf_clk falling

  Data Path: switch<7> to FSM/write_data_1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             6   1.222   0.973  switch_7_IBUF (switch_7_IBUF)
     LUT6:I3->O            1   0.205   0.000  FSM/Mmux_head[2]_switch[7]_Mux_24_o_3 (FSM/Mmux_head[2]_switch[7]_Mux_24_o_3)
     MUXF7:I1->O           1   0.140   0.827  FSM/Mmux_head[2]_switch[7]_Mux_24_o_2_f7 (FSM/head[2]_switch[7]_Mux_24_o)
     LUT4:I0->O            2   0.203   0.721  FSM/Mmux_state[2]_write_data[1]_wide_mux_132_OUT121 (FSM/Mmux_state[2]_write_data[1]_wide_mux_132_OUT12)
     LUT5:I3->O            1   0.203   0.000  FSM/Mmux_state[2]_write_data[1]_wide_mux_132_OUT11 (FSM/state[2]_write_data[1]_wide_mux_132_OUT<0>)
     FDE_1:D                   0.102          FSM/write_data_0
    ----------------------------------------
    Total                      4.596ns (2.075ns logic, 2.521ns route)
                                       (45.1% logic, 54.9% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'unbuf_clk'
  Total number of paths / destination ports: 8 / 8
-------------------------------------------------------------------------
Offset:              3.634ns (Levels of Logic = 1)
  Source:            FSM/led_7 (FF)
  Destination:       led<7> (PAD)
  Source Clock:      unbuf_clk falling

  Data Path: FSM/led_7 to led<7>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE_1:C->Q            2   0.447   0.616  FSM/led_7 (FSM/led_7)
     OBUF:I->O                 2.571          led_7_OBUF (led<7>)
    ----------------------------------------
    Total                      3.634ns (3.018ns logic, 0.616ns route)
                                       (83.0% logic, 17.0% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock unbuf_clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
unbuf_clk      |    4.797|    3.393|    6.056|         |
---------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 26.00 secs
Total CPU time to Xst completion: 26.69 secs
 
--> 

Total memory usage is 195828 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :   29 (   0 filtered)
Number of infos    :    8 (   0 filtered)

