// Seed: 3685796033
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  output wire id_5;
  output wire id_4;
  inout wire id_3;
  inout wire id_2;
  output wire id_1;
  assign id_1 = id_2;
  wire id_6;
  always disable id_7;
endmodule
module module_1 ();
  uwire id_1 = 1'b0;
  id_2 :
  assert property (@(posedge 1'h0) 1'b0)
  else $display();
  wire id_3;
  module_0(
      id_3, id_2, id_2, id_1, id_3
  );
  wire id_4;
endmodule
module module_2 (
    input tri0 id_0,
    output supply0 id_1,
    input uwire id_2,
    output tri0 id_3
);
endmodule
module module_3 (
    output uwire id_0,
    input  wor   id_1
);
  assign id_0 = id_1;
  module_2(
      id_1, id_0, id_1, id_0
  );
endmodule
