Copyright 1986-2014 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2014.1 (lin64) Build 881834 Fri Apr  4 14:00:25 MDT 2014
| Date         : Tue Mar  1 03:52:50 2016
| Host         : vlsifarm-04 running 64-bit Ubuntu 12.04.5 LTS
| Command      : report_timing_summary -warn_on_violation -file mkBridge_timing_summary_routed.rpt -pb mkBridge_timing_summary_routed.pb
| Design       : mkBridge
| Device       : 7vx485t-ffg1761
| Speed File   : -2  PRODUCTION 1.12 2014-03-13
-----------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking unexpandable_clocks
13. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant clock
--------------------------
 There are 2608 register/latch pins with constant_clock. (MEDIUM)


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 5892 pins that are not constrained for maximum delay due to constant clock. (MEDIUM)


5. checking no_input_delay
--------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There is 1 input port with no input delay but user has a false path constraint. (MEDIUM)


6. checking no_output_delay
---------------------------
 There are 2 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but has a clock definition.


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking unexpandable_clocks
--------------------------------
 There are 0 unexpandable clock pairs.


13. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.190        0.000                      0                24018        0.028        0.000                      0                23868        0.000        0.000                       0                 12103  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                               Waveform(ns)         Period(ns)      Frequency(MHz)
-----                               ------------         ----------      --------------
noc_clk                             {0.000 4.000}        8.000           125.000         
  core_clock                        {0.000 5.000}        10.000          100.000         
    cclock                          {0.000 10.000}       20.000          50.000          
    uclock                          {0.000 10.000}       20.000          50.000          
  scemi_scemi_clkgen_mmcm$CLKFBOUT  {0.000 4.000}        8.000           125.000         
  scemi_scemi_clkgen_mmcm$CLKOUT0B  {5.000 10.000}       10.000          100.000         
  scemi_scemi_clkgen_mmcm$CLKOUT1   {0.000 5.000}        10.000          100.000         
  scemi_scemi_clkgen_mmcm$CLKOUT1B  {5.000 10.000}       10.000          100.000         
  scemi_scemi_clkgen_mmcm$CLKOUT2   {0.000 5.000}        10.000          100.000         
  scemi_scemi_clkgen_mmcm$CLKOUT2B  {5.000 10.000}       10.000          100.000         
  scemi_scemi_clkgen_mmcm$CLKOUT3   {0.000 5.000}        10.000          100.000         
  scemi_scemi_clkgen_mmcm$CLKOUT3B  {5.000 10.000}       10.000          100.000         
  scemi_scemi_clkgen_mmcm$CLKOUT4   {0.000 5.000}        10.000          100.000         
  scemi_scemi_clkgen_mmcm$CLKOUT5   {0.000 5.000}        10.000          100.000         
  scemi_scemi_clkgen_mmcm$CLKOUT6   {0.000 5.000}        10.000          100.000         
pci_refclk                          {0.000 5.000}        10.000          100.000         
sys_clk                             {0.000 2.500}        5.000           200.000         
  my_clk_usr                        {0.000 7.500}        15.000          66.667          
  usrClk_mmcm_pll$CLKFBOUT          {0.000 2.500}        5.000           200.000         
  usrClk_mmcm_pll$CLKOUT0B          {7.500 15.000}       15.000          66.667          
  usrClk_mmcm_pll$CLKOUT1           {0.000 5.000}        10.000          100.000         
  usrClk_mmcm_pll$CLKOUT1B          {5.000 10.000}       10.000          100.000         
  usrClk_mmcm_pll$CLKOUT2           {0.000 5.000}        10.000          100.000         
  usrClk_mmcm_pll$CLKOUT2B          {5.000 10.000}       10.000          100.000         
  usrClk_mmcm_pll$CLKOUT3           {0.000 5.000}        10.000          100.000         
  usrClk_mmcm_pll$CLKOUT3B          {5.000 10.000}       10.000          100.000         
  usrClk_mmcm_pll$CLKOUT4           {0.000 5.000}        10.000          100.000         
  usrClk_mmcm_pll$CLKOUT5           {0.000 5.000}        10.000          100.000         
  usrClk_mmcm_pll$CLKOUT6           {0.000 5.000}        10.000          100.000         
txoutclk                            {0.000 5.000}        10.000          100.000         
  clk_125mhz                        {0.000 4.000}        8.000           125.000         
  clk_250mhz                        {0.000 2.000}        4.000           250.000         
  mmcm_fb                           {0.000 5.000}        10.000          100.000         
  userclk1                          {0.000 2.000}        4.000           250.000         
  userclk2                          {0.000 2.000}        4.000           250.000         
    scemi_clkgen_pll$CLKFBOUT       {0.000 2.000}        4.000           250.000         
    scemi_clkgen_pll$CLKOUT0B       {4.000 8.000}        8.000           125.000         
    scemi_clkgen_pll$CLKOUT1        {0.000 5.000}        10.000          100.000         
    scemi_clkgen_pll$CLKOUT1B       {5.000 10.000}       10.000          100.000         
    scemi_clkgen_pll$CLKOUT2        {0.000 5.000}        10.000          100.000         
    scemi_clkgen_pll$CLKOUT2B       {5.000 10.000}       10.000          100.000         
    scemi_clkgen_pll$CLKOUT3        {0.000 5.000}        10.000          100.000         
    scemi_clkgen_pll$CLKOUT3B       {5.000 10.000}       10.000          100.000         
    scemi_clkgen_pll$CLKOUT4        {0.000 5.000}        10.000          100.000         
    scemi_clkgen_pll$CLKOUT5        {0.000 5.000}        10.000          100.000         
    scemi_clkgen_pll$CLKOUT6        {0.000 5.000}        10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                   WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                   -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
noc_clk                                   0.705        0.000                      0                13323        0.083        0.000                      0                13323        1.500        0.000                       0                  6768  
  core_clock                              6.194        0.000                      0                  463        0.198        0.000                      0                  463        4.600        0.000                       0                   176  
    cclock                               13.853        0.000                      0                  198        0.095        0.000                      0                  198        9.232        0.000                       0                   119  
    uclock                               14.105        0.000                      0                 1168        0.083        0.000                      0                 1168        9.232        0.000                       0                   478  
  scemi_scemi_clkgen_mmcm$CLKFBOUT                                                                                                                                                    6.591        0.000                       0                     3  
  scemi_scemi_clkgen_mmcm$CLKOUT0B                                                                                                                                                    8.929        0.000                       0                     1  
  scemi_scemi_clkgen_mmcm$CLKOUT1                                                                                                                                                     8.929        0.000                       0                     1  
  scemi_scemi_clkgen_mmcm$CLKOUT1B                                                                                                                                                    8.929        0.000                       0                     1  
  scemi_scemi_clkgen_mmcm$CLKOUT2                                                                                                                                                     8.929        0.000                       0                     1  
  scemi_scemi_clkgen_mmcm$CLKOUT2B                                                                                                                                                    8.929        0.000                       0                     1  
  scemi_scemi_clkgen_mmcm$CLKOUT3                                                                                                                                                     8.929        0.000                       0                     1  
  scemi_scemi_clkgen_mmcm$CLKOUT3B                                                                                                                                                    8.929        0.000                       0                     1  
  scemi_scemi_clkgen_mmcm$CLKOUT4                                                                                                                                                     8.929        0.000                       0                     1  
  scemi_scemi_clkgen_mmcm$CLKOUT5                                                                                                                                                     8.929        0.000                       0                     1  
  scemi_scemi_clkgen_mmcm$CLKOUT6                                                                                                                                                     8.929        0.000                       0                     1  
pci_refclk                                                                                                                                                                            8.462        0.000                       0                    10  
sys_clk                                                                                                                                                                               1.100        0.000                       0                    13  
  my_clk_usr                              7.217        0.000                      0                 4139        0.064        0.000                      0                 4139        6.732        0.000                       0                  2693  
  usrClk_mmcm_pll$CLKFBOUT                                                                                                                                                            3.592        0.000                       0                     3  
  usrClk_mmcm_pll$CLKOUT0B                                                                                                                                                           13.929        0.000                       0                     1  
  usrClk_mmcm_pll$CLKOUT1                                                                                                                                                             8.929        0.000                       0                     1  
  usrClk_mmcm_pll$CLKOUT1B                                                                                                                                                            8.929        0.000                       0                     1  
  usrClk_mmcm_pll$CLKOUT2                                                                                                                                                             8.929        0.000                       0                     1  
  usrClk_mmcm_pll$CLKOUT2B                                                                                                                                                            8.929        0.000                       0                     1  
  usrClk_mmcm_pll$CLKOUT3                                                                                                                                                             8.929        0.000                       0                     1  
  usrClk_mmcm_pll$CLKOUT3B                                                                                                                                                            8.929        0.000                       0                     1  
  usrClk_mmcm_pll$CLKOUT4                                                                                                                                                             8.929        0.000                       0                     1  
  usrClk_mmcm_pll$CLKOUT5                                                                                                                                                             8.929        0.000                       0                     1  
  usrClk_mmcm_pll$CLKOUT6                                                                                                                                                             8.929        0.000                       0                     1  
txoutclk                                                                                                                                                                              3.000        0.000                       0                     8  
  clk_125mhz                              1.543        0.000                      0                 1778        0.095        0.000                      0                 1778        2.286        0.000                       0                   762  
  clk_250mhz                                                                                                                                                                          2.592        0.000                       0                     2  
  mmcm_fb                                                                                                                                                                             8.929        0.000                       0                     2  
  userclk1                                1.265        0.000                      0                  466        0.028        0.000                      0                  466        0.084        0.000                       0                    19  
  userclk2                                0.190        0.000                      0                 2130        0.085        0.000                      0                 2130        0.000        0.000                       0                  1055  
    scemi_clkgen_pll$CLKFBOUT                                                                                                                                                         2.592        0.000                       0                     3  
    scemi_clkgen_pll$CLKOUT0B                                                                                                                                                         6.929        0.000                       0                     1  
    scemi_clkgen_pll$CLKOUT1                                                                                                                                                          8.929        0.000                       0                     1  
    scemi_clkgen_pll$CLKOUT1B                                                                                                                                                         8.929        0.000                       0                     1  
    scemi_clkgen_pll$CLKOUT2                                                                                                                                                          8.929        0.000                       0                     1  
    scemi_clkgen_pll$CLKOUT2B                                                                                                                                                         8.929        0.000                       0                     1  
    scemi_clkgen_pll$CLKOUT3                                                                                                                                                          8.929        0.000                       0                     1  
    scemi_clkgen_pll$CLKOUT3B                                                                                                                                                         8.929        0.000                       0                     1  
    scemi_clkgen_pll$CLKOUT4                                                                                                                                                          8.929        0.000                       0                     1  
    scemi_clkgen_pll$CLKOUT5                                                                                                                                                          8.929        0.000                       0                     1  
    scemi_clkgen_pll$CLKOUT6                                                                                                                                                          8.929        0.000                       0                     1  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
userclk2      noc_clk             2.996        0.000                      0                  953                                                                        
core_clock    cclock             12.382        0.000                      0                   48                                                                        
uclock        cclock             16.976        0.000                      0                   28                                                                        
my_clk_usr    cclock             16.802        0.000                      0                   31                                                                        
core_clock    uclock             12.409        0.000                      0                  725                                                                        
cclock        uclock             13.649        0.000                      0                   47                                                                        
cclock        my_clk_usr         13.342        0.000                      0                   20                                                                        
noc_clk       userclk2            4.366        0.000                      0                  586                                                                        


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  cclock             cclock                  12.986        0.000                      0                   40        0.460        0.000                      0                   40  
**async_default**  core_clock         core_clock               1.997        0.000                      0                    6        0.478        0.000                      0                    6  
**async_default**  my_clk_usr         my_clk_usr              11.588        0.000                      0                   11        1.323        0.000                      0                   11  
**async_default**  noc_clk            noc_clk                  2.937        0.000                      0                   62        1.603        0.000                      0                   62  
**async_default**  uclock             uclock                  14.812        0.000                      0                   75        0.734        0.000                      0                   75  
**async_default**  userclk2           userclk2                 1.052        0.000                      0                    9        0.605        0.000                      0                    9  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  noc_clk
  To Clock:  noc_clk

Setup :            0  Failing Endpoints,  Worst Slack        0.705ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.083ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        1.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.705ns  (required time - arrival time)
  Source:                 scemi_bridge/pbb_csr_rd_addr_queue/data0_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by noc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            scemi_bridge/pbb_csr_completion_tlp_values_5_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by noc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             noc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (noc_clk rise@8.000ns - noc_clk rise@0.000ns)
  Data Path Delay:        6.927ns  (logic 0.787ns (11.362%)  route 6.140ns (88.638%))
  Logic Levels:           6  (LUT2=1 LUT3=1 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.221ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.569ns = ( 11.569 - 8.000 ) 
    Source Clock Delay      (SCD):    3.940ns
    Clock Pessimism Removal (CPR):    0.150ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.104ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock noc_clk rise edge)    0.000     0.000 r  
    MMCME2_ADV_X1Y1      MMCME2_ADV                   0.000     0.000 r  scemi_clkgen_pll/CLKOUT0
                         net (fo=1, routed)           2.138     2.138    scemi_clkgen_pll$CLKOUT0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     2.231 r  scemi_clkgen_clkout0buffer/O
                         net (fo=6754, routed)        1.709     3.940    scemi_bridge/pbb_csr_rd_addr_queue/scemi_clkgen_clkout0buffer$O
    SLICE_X173Y60                                                     r  scemi_bridge/pbb_csr_rd_addr_queue/data0_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X173Y60        FDRE (Prop_fdre_C_Q)         0.223     4.163 f  scemi_bridge/pbb_csr_rd_addr_queue/data0_reg_reg[0]/Q
                         net (fo=24, routed)          0.928     5.091    scemi_bridge/pbb_csr_rd_addr_queue/n_0_data0_reg_reg[0]
    SLICE_X175Y57        LUT3 (Prop_lut3_I2_O)        0.052     5.143 f  scemi_bridge/pbb_csr_rd_addr_queue/pbb_csr_completion_tlp_values_2[7]_i_19/O
                         net (fo=3, routed)           0.620     5.763    scemi_bridge/pbb_csr_rd_addr_queue/n_0_pbb_csr_completion_tlp_values_2[7]_i_19
    SLICE_X177Y60        LUT6 (Prop_lut6_I5_O)        0.136     5.899 r  scemi_bridge/pbb_csr_rd_addr_queue/pbb_csr_completion_tlp_values_0[6]_i_36/O
                         net (fo=128, routed)         0.878     6.777    scemi_bridge/pbb_csr_rd_addr_queue/n_0_pbb_csr_completion_tlp_values_0[6]_i_36
    SLICE_X173Y62        LUT2 (Prop_lut2_I0_O)        0.050     6.827 r  scemi_bridge/pbb_csr_rd_addr_queue/pbb_csr_completion_tlp_values_0[6]_i_21/O
                         net (fo=87, routed)          1.215     8.042    scemi_bridge/pbb_csr_rd_addr_queue/O35
    SLICE_X176Y83        LUT4 (Prop_lut4_I1_O)        0.139     8.181 r  scemi_bridge/pbb_csr_rd_addr_queue/pbb_csr_completion_tlp_values_1[4]_i_7/O
                         net (fo=4, routed)           0.777     8.958    scemi_bridge/pbb_csr_rd_addr_queue/n_0_pbb_csr_completion_tlp_values_1[4]_i_7
    SLICE_X173Y82        LUT4 (Prop_lut4_I0_O)        0.134     9.092 r  scemi_bridge/pbb_csr_rd_addr_queue/pbb_csr_completion_tlp_values_1[3]_i_3/O
                         net (fo=4, routed)           1.354    10.446    scemi_bridge/pbb_csr_rd_addr_queue/n_0_pbb_csr_completion_tlp_values_1[3]_i_3
    SLICE_X182Y101       LUT5 (Prop_lut5_I3_O)        0.053    10.499 r  scemi_bridge/pbb_csr_rd_addr_queue/pbb_csr_completion_tlp_values_5[3]_i_1/O
                         net (fo=1, routed)           0.367    10.867    scemi_bridge/pbb_csr_completion_tlp_values_5$D_IN[3]
    SLICE_X182Y102       FDRE                                         r  scemi_bridge/pbb_csr_completion_tlp_values_5_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock noc_clk rise edge)    8.000     8.000 r  
    MMCME2_ADV_X1Y1      MMCME2_ADV                   0.000     8.000 r  scemi_clkgen_pll/CLKOUT0
                         net (fo=1, routed)           2.013    10.013    scemi_clkgen_pll$CLKOUT0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    10.096 r  scemi_clkgen_clkout0buffer/O
                         net (fo=6754, routed)        1.473    11.569    scemi_bridge/scemi_clkgen_clkout0buffer$O
    SLICE_X182Y102                                                    r  scemi_bridge/pbb_csr_completion_tlp_values_5_reg[3]/C
                         clock pessimism              0.150    11.719    
                         clock uncertainty           -0.063    11.656    
    SLICE_X182Y102       FDRE (Setup_fdre_C_D)       -0.084    11.572    scemi_bridge/pbb_csr_completion_tlp_values_5_reg[3]
  -------------------------------------------------------------------
                         required time                         11.572    
                         arrival time                         -10.867    
  -------------------------------------------------------------------
                         slack                                  0.705    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.083ns  (arrival time - required time)
  Source:                 scemi_bridge/pbb_dispatcher/tlp_in_cfg_fifo/data1_reg_reg[95]/C
                            (rising edge-triggered cell FDRE clocked by noc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            scemi_bridge/pbb_dispatcher/tlp_in_cfg_fifo/data0_reg_reg[95]/D
                            (rising edge-triggered cell FDRE clocked by noc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             noc_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (noc_clk rise@0.000ns - noc_clk rise@0.000ns)
  Data Path Delay:        0.286ns  (logic 0.128ns (44.680%)  route 0.158ns (55.320%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.143ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.994ns
    Source Clock Delay      (SCD):    1.753ns
    Clock Pessimism Removal (CPR):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock noc_clk rise edge)    0.000     0.000 r  
    MMCME2_ADV_X1Y1      MMCME2_ADV                   0.000     0.000 r  scemi_clkgen_pll/CLKOUT0
                         net (fo=1, routed)           0.946     0.946    scemi_clkgen_pll$CLKOUT0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.972 r  scemi_clkgen_clkout0buffer/O
                         net (fo=6754, routed)        0.781     1.753    scemi_bridge/pbb_dispatcher/tlp_in_cfg_fifo/scemi_clkgen_clkout0buffer$O
    SLICE_X187Y99                                                     r  scemi_bridge/pbb_dispatcher/tlp_in_cfg_fifo/data1_reg_reg[95]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X187Y99        FDRE (Prop_fdre_C_Q)         0.100     1.853 r  scemi_bridge/pbb_dispatcher/tlp_in_cfg_fifo/data1_reg_reg[95]/Q
                         net (fo=1, routed)           0.158     2.011    scemi_bridge/pbb_dispatcher/tlp_in_cfg_fifo/data1_reg[95]
    SLICE_X187Y100       LUT6 (Prop_lut6_I3_O)        0.028     2.039 r  scemi_bridge/pbb_dispatcher/tlp_in_cfg_fifo/data0_reg[95]_i_1__5/O
                         net (fo=1, routed)           0.000     2.039    scemi_bridge/pbb_dispatcher/tlp_in_cfg_fifo/n_0_data0_reg[95]_i_1__5
    SLICE_X187Y100       FDRE                                         r  scemi_bridge/pbb_dispatcher/tlp_in_cfg_fifo/data0_reg_reg[95]/D
  -------------------------------------------------------------------    -------------------

                         (clock noc_clk rise edge)    0.000     0.000 r  
    MMCME2_ADV_X1Y1      MMCME2_ADV                   0.000     0.000 r  scemi_clkgen_pll/CLKOUT0
                         net (fo=1, routed)           1.012     1.012    scemi_clkgen_pll$CLKOUT0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.042 r  scemi_clkgen_clkout0buffer/O
                         net (fo=6754, routed)        0.952     1.994    scemi_bridge/pbb_dispatcher/tlp_in_cfg_fifo/scemi_clkgen_clkout0buffer$O
    SLICE_X187Y100                                                    r  scemi_bridge/pbb_dispatcher/tlp_in_cfg_fifo/data0_reg_reg[95]/C
                         clock pessimism             -0.098     1.896    
    SLICE_X187Y100       FDRE (Hold_fdre_C_D)         0.060     1.956    scemi_bridge/pbb_dispatcher/tlp_in_cfg_fifo/data0_reg_reg[95]
  -------------------------------------------------------------------
                         required time                         -1.956    
                         arrival time                           2.039    
  -------------------------------------------------------------------
                         slack                                  0.083    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         noc_clk
Waveform:           { 0 4 }
Period:             8.000
Sources:            { scemi_clkgen_pll/CLKOUT0 }

Check Type        Corner  Lib Pin            Reference Pin  Required  Actual  Slack   Location         Pin
Min Period        n/a     MMCME2_ADV/DCLK    n/a            4.999     8.000   3.001   MMCME2_ADV_X1Y0  scemi_scemi_clkgen_mmcm/DCLK
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000   8.000   92.000  MMCME2_ADV_X1Y0  scemi_scemi_clkgen_mmcm/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/DCLK    n/a            2.500     4.000   1.500   MMCME2_ADV_X1Y0  scemi_scemi_clkgen_mmcm/DCLK
High Pulse Width  Slow    MMCME2_ADV/DCLK    n/a            2.500     4.000   1.500   MMCME2_ADV_X1Y0  scemi_scemi_clkgen_mmcm/DCLK



---------------------------------------------------------------------------------------------------
From Clock:  core_clock
  To Clock:  core_clock

Setup :            0  Failing Endpoints,  Worst Slack        6.194ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.198ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.600ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.194ns  (required time - arrival time)
  Source:                 scemi_clockGenerators_free_stamp_reg/C
                            (rising edge-triggered cell FDRE clocked by core_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            scemi_init_state_cycle_stamp_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by core_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             core_clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (core_clock rise@10.000ns - core_clock rise@0.000ns)
  Data Path Delay:        3.420ns  (logic 0.266ns (7.777%)  route 3.154ns (92.223%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.113ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.343ns = ( 13.343 - 10.000 ) 
    Source Clock Delay      (SCD):    3.677ns
    Clock Pessimism Removal (CPR):    0.221ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock core_clock rise edge)
                                                      0.000     0.000 r  
    MMCME2_ADV_X1Y1      MMCME2_ADV                   0.000     0.000 r  scemi_clkgen_pll/CLKOUT0
                         net (fo=1, routed)           2.138     2.138    scemi_clkgen_pll$CLKOUT0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     2.231 r  scemi_clkgen_clkout0buffer/O
                         net (fo=6754, routed)        1.950     4.181    scemi_clkgen_clkout0buffer$O
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.520    -0.339 r  scemi_scemi_clkgen_mmcm/CLKOUT0
                         net (fo=1, routed)           2.477     2.138    scemi_scemi_clkgen_mmcm$CLKOUT0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.093     2.231 r  scemi_scemi_clkgen_clkout0buf/O
                         net (fo=174, routed)         1.446     3.677    scemi_scemi_clkgen_clkout0buf$O
    SLICE_X195Y155                                                    r  scemi_clockGenerators_free_stamp_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X195Y155       FDRE (Prop_fdre_C_Q)         0.223     3.900 r  scemi_clockGenerators_free_stamp_reg/Q
                         net (fo=34, routed)          1.810     5.710    scemi_clockGenerators_free_stamp
    SLICE_X163Y158       LUT4 (Prop_lut4_I0_O)        0.043     5.753 r  scemi_init_state_cycle_stamp[0]_i_1/O
                         net (fo=64, routed)          1.344     7.097    CAN_FIRE_RL_scemi_clockGenerators_incr_cycle_stamp
    SLICE_X174Y151       FDRE                                         r  scemi_init_state_cycle_stamp_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock core_clock rise edge)
                                                     10.000    10.000 r  
    MMCME2_ADV_X1Y1      MMCME2_ADV                   0.000    10.000 r  scemi_clkgen_pll/CLKOUT0
                         net (fo=1, routed)           2.013    12.013    scemi_clkgen_pll$CLKOUT0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    12.096 r  scemi_clkgen_clkout0buffer/O
                         net (fo=6754, routed)        1.789    13.885    scemi_clkgen_clkout0buffer$O
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.216     9.669 r  scemi_scemi_clkgen_mmcm/CLKOUT0
                         net (fo=1, routed)           2.344    12.013    scemi_scemi_clkgen_mmcm$CLKOUT0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.083    12.096 r  scemi_scemi_clkgen_clkout0buf/O
                         net (fo=174, routed)         1.247    13.343    scemi_scemi_clkgen_clkout0buf$O
    SLICE_X174Y151                                                    r  scemi_init_state_cycle_stamp_reg[0]/C
                         clock pessimism              0.221    13.564    
                         clock uncertainty           -0.072    13.492    
    SLICE_X174Y151       FDRE (Setup_fdre_C_CE)      -0.201    13.291    scemi_init_state_cycle_stamp_reg[0]
  -------------------------------------------------------------------
                         required time                         13.291    
                         arrival time                          -7.097    
  -------------------------------------------------------------------
                         slack                                  6.194    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.198ns  (arrival time - required time)
  Source:                 scemi_clockGenerators_one_to_one_cclock_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by core_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            scemi_clockGenerators_one_to_one_cclock_count_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by core_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             core_clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (core_clock rise@0.000ns - core_clock rise@0.000ns)
  Data Path Delay:        0.294ns  (logic 0.173ns (58.854%)  route 0.121ns (41.146%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.838ns
    Source Clock Delay      (SCD):    1.567ns
    Clock Pessimism Removal (CPR):    0.271ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock core_clock rise edge)
                                                      0.000     0.000 r  
    MMCME2_ADV_X1Y1      MMCME2_ADV                   0.000     0.000 r  scemi_clkgen_pll/CLKOUT0
                         net (fo=1, routed)           0.946     0.946    scemi_clkgen_pll$CLKOUT0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.972 r  scemi_clkgen_clkout0buffer/O
                         net (fo=6754, routed)        0.766     1.738    scemi_clkgen_clkout0buffer$O
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.925    -0.187 r  scemi_scemi_clkgen_mmcm/CLKOUT0
                         net (fo=1, routed)           1.133     0.946    scemi_scemi_clkgen_mmcm$CLKOUT0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     0.972 r  scemi_scemi_clkgen_clkout0buf/O
                         net (fo=174, routed)         0.595     1.567    scemi_scemi_clkgen_clkout0buf$O
    SLICE_X164Y156                                                    r  scemi_clockGenerators_one_to_one_cclock_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X164Y156       FDRE (Prop_fdre_C_Q)         0.107     1.674 r  scemi_clockGenerators_one_to_one_cclock_count_reg[1]/Q
                         net (fo=34, routed)          0.121     1.795    scemi_clockGenerators_one_to_one_cclock_count[1]
    SLICE_X164Y156       LUT4 (Prop_lut4_I0_O)        0.066     1.861 r  scemi_clockGenerators_one_to_one_cclock_count[3]_i_1/O
                         net (fo=1, routed)           0.000     1.861    IF_scemi_clockGenerators_one_to_one_cclock_cou_ETC___d1343[3]
    SLICE_X164Y156       FDRE                                         r  scemi_clockGenerators_one_to_one_cclock_count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock core_clock rise edge)
                                                      0.000     0.000 r  
    MMCME2_ADV_X1Y1      MMCME2_ADV                   0.000     0.000 r  scemi_clkgen_pll/CLKOUT0
                         net (fo=1, routed)           1.012     1.012    scemi_clkgen_pll$CLKOUT0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.042 r  scemi_clkgen_clkout0buffer/O
                         net (fo=6754, routed)        1.036     2.078    scemi_clkgen_clkout0buffer$O
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.267    -0.189 r  scemi_scemi_clkgen_mmcm/CLKOUT0
                         net (fo=1, routed)           1.201     1.012    scemi_scemi_clkgen_mmcm$CLKOUT0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.030     1.042 r  scemi_scemi_clkgen_clkout0buf/O
                         net (fo=174, routed)         0.796     1.838    scemi_scemi_clkgen_clkout0buf$O
    SLICE_X164Y156                                                    r  scemi_clockGenerators_one_to_one_cclock_count_reg[3]/C
                         clock pessimism             -0.271     1.567    
    SLICE_X164Y156       FDRE (Hold_fdre_C_D)         0.096     1.663    scemi_clockGenerators_one_to_one_cclock_count_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.663    
                         arrival time                           1.861    
  -------------------------------------------------------------------
                         slack                                  0.198    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         core_clock
Waveform:           { 0 5 }
Period:             10.000
Sources:            { scemi_scemi_clkgen_mmcm/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required  Actual  Slack    Location         Pin
Min Period        n/a     BUFG/I              n/a            1.408     10.000  8.592    BUFGCTRL_X0Y7    scemi_scemi_clkgen_clkout0buf/I
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360   10.000  203.360  MMCME2_ADV_X1Y0  scemi_scemi_clkgen_mmcm/CLKOUT0
Low Pulse Width   Fast    FDRE/C              n/a            0.400     5.000   4.600    SLICE_X206Y154   scemi_clockGenerators_clock_gens_counters_count_reg[11]/C
High Pulse Width  Slow    FDCE/C              n/a            0.350     5.000   4.650    SLICE_X205Y155   scemi_clk_port_scemi_clkgen/current_clk_reg/C



---------------------------------------------------------------------------------------------------
From Clock:  cclock
  To Clock:  cclock

Setup :            0  Failing Endpoints,  Worst Slack       13.853ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.095ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        9.232ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             13.853ns  (required time - arrival time)
  Source:                 scemi_clk_port_scemi_rstgen_inv_rstgen/rstSync/reset_hold_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by cclock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            scemi_dut_dut_dutIfc_resetting_reg/D
                            (rising edge-triggered cell FDRE clocked by cclock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cclock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (cclock rise@20.000ns - cclock rise@0.000ns)
  Data Path Delay:        5.433ns  (logic 0.444ns (8.173%)  route 4.989ns (91.827%))
  Logic Levels:           3  (BUFG=1 LUT2=1 LUT5=1)
  Clock Path Skew:        -0.560ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.355ns = ( 24.355 - 20.000 ) 
    Source Clock Delay      (SCD):    5.233ns
    Clock Pessimism Removal (CPR):    0.318ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cclock rise edge)     0.000     0.000 r  
    MMCME2_ADV_X1Y1      MMCME2_ADV                   0.000     0.000 r  scemi_clkgen_pll/CLKOUT0
                         net (fo=1, routed)           2.138     2.138    scemi_clkgen_pll$CLKOUT0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     2.231 r  scemi_clkgen_clkout0buffer/O
                         net (fo=6754, routed)        1.950     4.181    scemi_clkgen_clkout0buffer$O
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.520    -0.339 r  scemi_scemi_clkgen_mmcm/CLKOUT0
                         net (fo=1, routed)           2.477     2.138    scemi_scemi_clkgen_mmcm$CLKOUT0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.093     2.231 r  scemi_scemi_clkgen_clkout0buf/O
                         net (fo=174, routed)         1.490     3.721    scemi_clk_port_scemi_clkgen/scemi_scemi_clkgen_clkout0buf$O
    SLICE_X205Y155       FDCE (Prop_fdce_C_Q)         0.223     3.944 r  scemi_clk_port_scemi_clkgen/current_clk_reg/Q
                         net (fo=120, routed)         1.289     5.233    scemi_clk_port_scemi_rstgen_inv_rstgen/rstSync/sCLK
    SLICE_X170Y162                                                    r  scemi_clk_port_scemi_rstgen_inv_rstgen/rstSync/reset_hold_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X170Y162       FDCE (Prop_fdce_C_Q)         0.259     5.492 r  scemi_clk_port_scemi_rstgen_inv_rstgen/rstSync/reset_hold_reg[1]/Q
                         net (fo=1, routed)           0.356     5.848    scemi_clk_port_scemi_rstgen_rstgen/Q[0]
    SLICE_X170Y162       LUT2 (Prop_lut2_I1_O)        0.043     5.891 r  scemi_clk_port_scemi_rstgen_rstgen/scemi_clk_port_scemi_cReset_i_1/O
                         net (fo=1, routed)           2.607     8.498    scemi_clk_port_scemi_rstgen_final_reset$RST_OUT
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.093     8.591 r  scemi_clk_port_scemi_cReset/O
                         net (fo=4, routed)           1.806    10.397    scemi_dut_softrst_req_res_fifo/scemi_clk_port_scemi_cReset$O
    SLICE_X189Y153       LUT5 (Prop_lut5_I0_O)        0.049    10.446 r  scemi_dut_softrst_req_res_fifo/scemi_dut_dut_dutIfc_resetting_i_1/O
                         net (fo=1, routed)           0.220    10.666    n_2_scemi_dut_softrst_req_res_fifo
    SLICE_X188Y153       FDRE                                         r  scemi_dut_dut_dutIfc_resetting_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock cclock rise edge)    20.000    20.000 r  
    MMCME2_ADV_X1Y1      MMCME2_ADV                   0.000    20.000 r  scemi_clkgen_pll/CLKOUT0
                         net (fo=1, routed)           2.013    22.013    scemi_clkgen_pll$CLKOUT0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    22.096 r  scemi_clkgen_clkout0buffer/O
                         net (fo=6754, routed)        1.789    23.885    scemi_clkgen_clkout0buffer$O
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.216    19.669 r  scemi_scemi_clkgen_mmcm/CLKOUT0
                         net (fo=1, routed)           2.344    22.013    scemi_scemi_clkgen_mmcm$CLKOUT0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.083    22.096 r  scemi_scemi_clkgen_clkout0buf/O
                         net (fo=174, routed)         1.352    23.448    scemi_clk_port_scemi_clkgen/scemi_scemi_clkgen_clkout0buf$O
    SLICE_X205Y155       FDCE (Prop_fdce_C_Q)         0.178    23.626 r  scemi_clk_port_scemi_clkgen/current_clk_reg/Q
                         net (fo=120, routed)         0.729    24.355    scemi_clk_port_scemi_clkgen$CLK_OUT
    SLICE_X188Y153                                                    r  scemi_dut_dut_dutIfc_resetting_reg/C
                         clock pessimism              0.318    24.673    
                         clock uncertainty           -0.072    24.601    
    SLICE_X188Y153       FDRE (Setup_fdre_C_D)       -0.082    24.519    scemi_dut_dut_dutIfc_resetting_reg
  -------------------------------------------------------------------
                         required time                         24.519    
                         arrival time                         -10.666    
  -------------------------------------------------------------------
                         slack                                 13.853    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.095ns  (arrival time - required time)
  Source:                 scemi_dut_dut_dutIfc_m_dut/fromApSyncQ/dGDeqPtr_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by cclock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            scemi_dut_dut_dutIfc_m_dut/fromApSyncQ/dNotEmptyReg_reg/D
                            (rising edge-triggered cell FDCE clocked by cclock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cclock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cclock rise@0.000ns - cclock rise@0.000ns)
  Data Path Delay:        0.261ns  (logic 0.146ns (56.001%)  route 0.115ns (43.999%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.078ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.140ns
    Source Clock Delay      (SCD):    2.756ns
    Clock Pessimism Removal (CPR):    0.305ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cclock rise edge)     0.000     0.000 r  
    MMCME2_ADV_X1Y1      MMCME2_ADV                   0.000     0.000 r  scemi_clkgen_pll/CLKOUT0
                         net (fo=1, routed)           0.946     0.946    scemi_clkgen_pll$CLKOUT0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.972 r  scemi_clkgen_clkout0buffer/O
                         net (fo=6754, routed)        0.766     1.738    scemi_clkgen_clkout0buffer$O
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.925    -0.187 r  scemi_scemi_clkgen_mmcm/CLKOUT0
                         net (fo=1, routed)           1.133     0.946    scemi_scemi_clkgen_mmcm$CLKOUT0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     0.972 r  scemi_scemi_clkgen_clkout0buf/O
                         net (fo=174, routed)         0.704     1.676    scemi_clk_port_scemi_clkgen/scemi_scemi_clkgen_clkout0buf$O
    SLICE_X205Y155       FDCE (Prop_fdce_C_Q)         0.100     1.776 r  scemi_clk_port_scemi_clkgen/current_clk_reg/Q
                         net (fo=120, routed)         0.980     2.756    scemi_dut_dut_dutIfc_m_dut/fromApSyncQ/scemi_clk_port_scemi_clkgen$CLK_OUT
    SLICE_X162Y140                                                    r  scemi_dut_dut_dutIfc_m_dut/fromApSyncQ/dGDeqPtr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y140       FDCE (Prop_fdce_C_Q)         0.118     2.874 r  scemi_dut_dut_dutIfc_m_dut/fromApSyncQ/dGDeqPtr_reg[1]/Q
                         net (fo=3, routed)           0.115     2.989    scemi_dut_dut_dutIfc_m_dut/fromApSyncQ/dGDeqPtr[1]
    SLICE_X162Y142       LUT6 (Prop_lut6_I4_O)        0.028     3.017 r  scemi_dut_dut_dutIfc_m_dut/fromApSyncQ/dNotEmptyReg_i_1__4/O
                         net (fo=1, routed)           0.000     3.017    scemi_dut_dut_dutIfc_m_dut/fromApSyncQ/n_0_dNotEmptyReg_i_1__4
    SLICE_X162Y142       FDCE                                         r  scemi_dut_dut_dutIfc_m_dut/fromApSyncQ/dNotEmptyReg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock cclock rise edge)     0.000     0.000 r  
    MMCME2_ADV_X1Y1      MMCME2_ADV                   0.000     0.000 r  scemi_clkgen_pll/CLKOUT0
                         net (fo=1, routed)           1.012     1.012    scemi_clkgen_pll$CLKOUT0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.042 r  scemi_clkgen_clkout0buffer/O
                         net (fo=6754, routed)        1.036     2.078    scemi_clkgen_clkout0buffer$O
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.267    -0.189 r  scemi_scemi_clkgen_mmcm/CLKOUT0
                         net (fo=1, routed)           1.201     1.012    scemi_scemi_clkgen_mmcm$CLKOUT0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.030     1.042 r  scemi_scemi_clkgen_clkout0buf/O
                         net (fo=174, routed)         0.907     1.949    scemi_clk_port_scemi_clkgen/scemi_scemi_clkgen_clkout0buf$O
    SLICE_X205Y155       FDCE (Prop_fdce_C_Q)         0.124     2.073 r  scemi_clk_port_scemi_clkgen/current_clk_reg/Q
                         net (fo=120, routed)         1.067     3.140    scemi_dut_dut_dutIfc_m_dut/fromApSyncQ/scemi_clk_port_scemi_clkgen$CLK_OUT
    SLICE_X162Y142                                                    r  scemi_dut_dut_dutIfc_m_dut/fromApSyncQ/dNotEmptyReg_reg/C
                         clock pessimism             -0.305     2.835    
    SLICE_X162Y142       FDCE (Hold_fdce_C_D)         0.087     2.922    scemi_dut_dut_dutIfc_m_dut/fromApSyncQ/dNotEmptyReg_reg
  -------------------------------------------------------------------
                         required time                         -2.922    
                         arrival time                           3.017    
  -------------------------------------------------------------------
                         slack                                  0.095    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         cclock
Waveform:           { 0 10 }
Period:             20.000
Sources:            { scemi_clk_port_scemi_clkgen/current_clk_reg/Q }

Check Type        Corner  Lib Pin     Reference Pin  Required  Actual  Slack   Location        Pin
Min Period        n/a     FDRE/C      n/a            0.750     20.000  19.250  SLICE_X165Y140  scemi_dut_dut_dutIfc_m_dut/fromApSyncQ/dDoutReg_reg[1]/C
Low Pulse Width   Fast    RAMD32/CLK  n/a            0.768     10.000  9.232   SLICE_X188Y154  scemi_dut_softrst_resp_res_fifo/fifoMem_reg_0_1_0_0/DP/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            0.768     10.000  9.232   SLICE_X188Y154  scemi_dut_softrst_resp_res_fifo/fifoMem_reg_0_1_0_0/DP/CLK



---------------------------------------------------------------------------------------------------
From Clock:  uclock
  To Clock:  uclock

Setup :            0  Failing Endpoints,  Worst Slack       14.105ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.083ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        9.232ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             14.105ns  (required time - arrival time)
  Source:                 scemi_dut_dut_prb_control_control_in_requestF_rv_reg/C
                            (rising edge-triggered cell FDRE clocked by uclock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            scemi_dut_dut_prb_control_nextSample_reg[16]/CE
                            (rising edge-triggered cell FDRE clocked by uclock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             uclock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (uclock rise@20.000ns - uclock rise@0.000ns)
  Data Path Delay:        5.551ns  (logic 0.477ns (8.592%)  route 5.075ns (91.408%))
  Logic Levels:           5  (LUT4=2 LUT5=1 LUT6=2)
  Clock Path Skew:        0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.299ns = ( 24.299 - 20.000 ) 
    Source Clock Delay      (SCD):    4.596ns
    Clock Pessimism Removal (CPR):    0.316ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock uclock rise edge)     0.000     0.000 r  
    MMCME2_ADV_X1Y1      MMCME2_ADV                   0.000     0.000 r  scemi_clkgen_pll/CLKOUT0
                         net (fo=1, routed)           2.138     2.138    scemi_clkgen_pll$CLKOUT0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     2.231 r  scemi_clkgen_clkout0buffer/O
                         net (fo=6754, routed)        1.950     4.181    scemi_clkgen_clkout0buffer$O
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.520    -0.339 r  scemi_scemi_clkgen_mmcm/CLKOUT0
                         net (fo=1, routed)           2.477     2.138    scemi_scemi_clkgen_mmcm$CLKOUT0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.093     2.231 r  scemi_scemi_clkgen_clkout0buf/O
                         net (fo=174, routed)         1.446     3.677    scemi_uclkgen/scemi_scemi_clkgen_clkout0buf$O
    SLICE_X194Y155       FDCE (Prop_fdce_C_Q)         0.223     3.900 r  scemi_uclkgen/current_clk_reg/Q
                         net (fo=478, routed)         0.696     4.596    p_0_in_1
    SLICE_X188Y152                                                    r  scemi_dut_dut_prb_control_control_in_requestF_rv_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X188Y152       FDRE (Prop_fdre_C_Q)         0.259     4.855 r  scemi_dut_dut_prb_control_control_in_requestF_rv_reg/Q
                         net (fo=41, routed)          0.698     5.553    scemi_dut_dut_prb_control_ackFifo/scemi_dut_dut_prb_control_control_in_requestF_rv
    SLICE_X194Y157       LUT6 (Prop_lut6_I3_O)        0.043     5.596 r  scemi_dut_dut_prb_control_ackFifo/data1_reg[20]_i_1__1/O
                         net (fo=10, routed)          1.234     6.830    scemi_dut_dut_prb_control_ackFifo/D[4]
    SLICE_X188Y156       LUT5 (Prop_lut5_I1_O)        0.043     6.873 r  scemi_dut_dut_prb_control_ackFifo/data1_reg[31]_i_6__0/O
                         net (fo=27, routed)          0.466     7.340    scemi_dut_dut_prb_control_enff/I2
    SLICE_X193Y157       LUT6 (Prop_lut6_I1_O)        0.043     7.383 r  scemi_dut_dut_prb_control_enff/data1_reg[31]_i_8__0/O
                         net (fo=1, routed)           0.339     7.721    scemi_dut_dut_prb_control_enff/n_0_data1_reg[31]_i_8__0
    SLICE_X189Y158       LUT4 (Prop_lut4_I0_O)        0.043     7.764 r  scemi_dut_dut_prb_control_enff/data1_reg[31]_i_3__0/O
                         net (fo=100, routed)         1.103     8.867    scemi_dut_dut_prb_control_enff/O2
    SLICE_X178Y160       LUT4 (Prop_lut4_I2_O)        0.046     8.913 r  scemi_dut_dut_prb_control_enff/scemi_dut_dut_prb_control_nextSample[63]_i_1/O
                         net (fo=64, routed)          1.234    10.147    scemi_dut_dut_prb_control_nextSample$EN
    SLICE_X179Y156       FDRE                                         r  scemi_dut_dut_prb_control_nextSample_reg[16]/CE
  -------------------------------------------------------------------    -------------------

                         (clock uclock rise edge)    20.000    20.000 r  
    MMCME2_ADV_X1Y1      MMCME2_ADV                   0.000    20.000 r  scemi_clkgen_pll/CLKOUT0
                         net (fo=1, routed)           2.013    22.013    scemi_clkgen_pll$CLKOUT0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    22.096 r  scemi_clkgen_clkout0buffer/O
                         net (fo=6754, routed)        1.789    23.885    scemi_clkgen_clkout0buffer$O
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.216    19.669 r  scemi_scemi_clkgen_mmcm/CLKOUT0
                         net (fo=1, routed)           2.344    22.013    scemi_scemi_clkgen_mmcm$CLKOUT0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.083    22.096 r  scemi_scemi_clkgen_clkout0buf/O
                         net (fo=174, routed)         1.310    23.406    scemi_uclkgen/scemi_scemi_clkgen_clkout0buf$O
    SLICE_X194Y155       FDCE (Prop_fdce_C_Q)         0.178    23.584 r  scemi_uclkgen/current_clk_reg/Q
                         net (fo=478, routed)         0.715    24.299    p_0_in_1
    SLICE_X179Y156                                                    r  scemi_dut_dut_prb_control_nextSample_reg[16]/C
                         clock pessimism              0.316    24.615    
                         clock uncertainty           -0.072    24.543    
    SLICE_X179Y156       FDRE (Setup_fdre_C_CE)      -0.290    24.253    scemi_dut_dut_prb_control_nextSample_reg[16]
  -------------------------------------------------------------------
                         required time                         24.253    
                         arrival time                         -10.147    
  -------------------------------------------------------------------
                         slack                                 14.105    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.083ns  (arrival time - required time)
  Source:                 scemi_dut_softrst_req_inport_next_sp/sSyncReg1_reg/C
                            (rising edge-triggered cell FDPE clocked by uclock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            scemi_dut_softrst_req_inport_next_sp/sSyncReg2_reg/D
                            (rising edge-triggered cell FDPE clocked by uclock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             uclock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (uclock rise@0.000ns - uclock rise@0.000ns)
  Data Path Delay:        0.195ns  (logic 0.100ns (51.316%)  route 0.095ns (48.684%))
  Logic Levels:           0  
  Clock Path Skew:        0.065ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.425ns
    Source Clock Delay      (SCD):    2.051ns
    Clock Pessimism Removal (CPR):    0.309ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock uclock rise edge)     0.000     0.000 r  
    MMCME2_ADV_X1Y1      MMCME2_ADV                   0.000     0.000 r  scemi_clkgen_pll/CLKOUT0
                         net (fo=1, routed)           0.946     0.946    scemi_clkgen_pll$CLKOUT0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.972 r  scemi_clkgen_clkout0buffer/O
                         net (fo=6754, routed)        0.766     1.738    scemi_clkgen_clkout0buffer$O
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.925    -0.187 r  scemi_scemi_clkgen_mmcm/CLKOUT0
                         net (fo=1, routed)           1.133     0.946    scemi_scemi_clkgen_mmcm$CLKOUT0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     0.972 r  scemi_scemi_clkgen_clkout0buf/O
                         net (fo=174, routed)         0.678     1.650    scemi_uclkgen/scemi_scemi_clkgen_clkout0buf$O
    SLICE_X194Y155       FDCE (Prop_fdce_C_Q)         0.100     1.750 r  scemi_uclkgen/current_clk_reg/Q
                         net (fo=478, routed)         0.301     2.051    scemi_dut_softrst_req_inport_next_sp/p_0_in
    SLICE_X187Y151                                                    r  scemi_dut_softrst_req_inport_next_sp/sSyncReg1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X187Y151       FDPE (Prop_fdpe_C_Q)         0.100     2.151 r  scemi_dut_softrst_req_inport_next_sp/sSyncReg1_reg/Q
                         net (fo=1, routed)           0.095     2.246    scemi_dut_softrst_req_inport_next_sp/n_0_sSyncReg1_reg
    SLICE_X187Y152       FDPE                                         r  scemi_dut_softrst_req_inport_next_sp/sSyncReg2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock uclock rise edge)     0.000     0.000 r  
    MMCME2_ADV_X1Y1      MMCME2_ADV                   0.000     0.000 r  scemi_clkgen_pll/CLKOUT0
                         net (fo=1, routed)           1.012     1.012    scemi_clkgen_pll$CLKOUT0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.042 r  scemi_clkgen_clkout0buffer/O
                         net (fo=6754, routed)        1.036     2.078    scemi_clkgen_clkout0buffer$O
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.267    -0.189 r  scemi_scemi_clkgen_mmcm/CLKOUT0
                         net (fo=1, routed)           1.201     1.012    scemi_scemi_clkgen_mmcm$CLKOUT0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.030     1.042 r  scemi_scemi_clkgen_clkout0buf/O
                         net (fo=174, routed)         0.881     1.923    scemi_uclkgen/scemi_scemi_clkgen_clkout0buf$O
    SLICE_X194Y155       FDCE (Prop_fdce_C_Q)         0.124     2.047 r  scemi_uclkgen/current_clk_reg/Q
                         net (fo=478, routed)         0.378     2.425    scemi_dut_softrst_req_inport_next_sp/p_0_in
    SLICE_X187Y152                                                    r  scemi_dut_softrst_req_inport_next_sp/sSyncReg2_reg/C
                         clock pessimism             -0.309     2.116    
    SLICE_X187Y152       FDPE (Hold_fdpe_C_D)         0.047     2.163    scemi_dut_softrst_req_inport_next_sp/sSyncReg2_reg
  -------------------------------------------------------------------
                         required time                         -2.163    
                         arrival time                           2.246    
  -------------------------------------------------------------------
                         slack                                  0.083    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         uclock
Waveform:           { 0 10 }
Period:             20.000
Sources:            { scemi_uclkgen/current_clk_reg/Q }

Check Type        Corner  Lib Pin     Reference Pin  Required  Actual  Slack   Location        Pin
Min Period        n/a     FDRE/C      n/a            0.750     20.000  19.250  SLICE_X191Y158  scemi_dut_dut_prb_control_control_in_dataF_rv_reg[6]/C
Low Pulse Width   Fast    RAMD32/CLK  n/a            0.768     10.000  9.232   SLICE_X184Y149  scemi_init_state_msgFIFO/fifoMem_reg_0_7_54_59/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            0.768     10.000  9.232   SLICE_X188Y145  scemi_init_state_msgFIFO/fifoMem_reg_0_7_0_5/RAMA/CLK



---------------------------------------------------------------------------------------------------
From Clock:  scemi_scemi_clkgen_mmcm$CLKFBOUT
  To Clock:  scemi_scemi_clkgen_mmcm$CLKFBOUT

Setup :               Failing Endpoints,  Worst Slack               ,  Total Violation             
Hold  :               Failing Endpoints,  Worst Slack               ,  Total Violation             
PW    :            0  Failing Endpoints,  Worst Slack        6.591ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         scemi_scemi_clkgen_mmcm$CLKFBOUT
Waveform:           { 0 4 }
Period:             8.000
Sources:            { scemi_scemi_clkgen_mmcm/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required  Actual  Slack   Location         Pin
Min Period  n/a     BUFG/I              n/a            1.408     8.000   6.591   BUFGCTRL_X0Y9    scemi_scemi_clkgen_clkfbbuf/I
Max Period  n/a     MMCME2_ADV/CLKFBIN  n/a            100.000   8.000   92.000  MMCME2_ADV_X1Y0  scemi_scemi_clkgen_mmcm/CLKFBIN



---------------------------------------------------------------------------------------------------
From Clock:  scemi_scemi_clkgen_mmcm$CLKOUT0B
  To Clock:  scemi_scemi_clkgen_mmcm$CLKOUT0B

Setup :               Failing Endpoints,  Worst Slack               ,  Total Violation             
Hold  :               Failing Endpoints,  Worst Slack               ,  Total Violation             
PW    :            0  Failing Endpoints,  Worst Slack        8.929ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         scemi_scemi_clkgen_mmcm$CLKOUT0B
Waveform:           { 5 10 }
Period:             10.000
Sources:            { scemi_scemi_clkgen_mmcm/CLKOUT0B }

Check Type  Corner  Lib Pin              Reference Pin  Required  Actual  Slack    Location         Pin
Min Period  n/a     MMCME2_ADV/CLKOUT0B  n/a            1.071     10.000  8.929    MMCME2_ADV_X1Y0  scemi_scemi_clkgen_mmcm/CLKOUT0B
Max Period  n/a     MMCME2_ADV/CLKOUT0B  n/a            213.360   10.000  203.360  MMCME2_ADV_X1Y0  scemi_scemi_clkgen_mmcm/CLKOUT0B



---------------------------------------------------------------------------------------------------
From Clock:  scemi_scemi_clkgen_mmcm$CLKOUT1
  To Clock:  scemi_scemi_clkgen_mmcm$CLKOUT1

Setup :               Failing Endpoints,  Worst Slack               ,  Total Violation             
Hold  :               Failing Endpoints,  Worst Slack               ,  Total Violation             
PW    :            0  Failing Endpoints,  Worst Slack        8.929ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         scemi_scemi_clkgen_mmcm$CLKOUT1
Waveform:           { 0 5 }
Period:             10.000
Sources:            { scemi_scemi_clkgen_mmcm/CLKOUT1 }

Check Type  Corner  Lib Pin             Reference Pin  Required  Actual  Slack    Location         Pin
Min Period  n/a     MMCME2_ADV/CLKOUT1  n/a            1.071     10.000  8.929    MMCME2_ADV_X1Y0  scemi_scemi_clkgen_mmcm/CLKOUT1
Max Period  n/a     MMCME2_ADV/CLKOUT1  n/a            213.360   10.000  203.360  MMCME2_ADV_X1Y0  scemi_scemi_clkgen_mmcm/CLKOUT1



---------------------------------------------------------------------------------------------------
From Clock:  scemi_scemi_clkgen_mmcm$CLKOUT1B
  To Clock:  scemi_scemi_clkgen_mmcm$CLKOUT1B

Setup :               Failing Endpoints,  Worst Slack               ,  Total Violation             
Hold  :               Failing Endpoints,  Worst Slack               ,  Total Violation             
PW    :            0  Failing Endpoints,  Worst Slack        8.929ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         scemi_scemi_clkgen_mmcm$CLKOUT1B
Waveform:           { 5 10 }
Period:             10.000
Sources:            { scemi_scemi_clkgen_mmcm/CLKOUT1B }

Check Type  Corner  Lib Pin              Reference Pin  Required  Actual  Slack    Location         Pin
Min Period  n/a     MMCME2_ADV/CLKOUT1B  n/a            1.071     10.000  8.929    MMCME2_ADV_X1Y0  scemi_scemi_clkgen_mmcm/CLKOUT1B
Max Period  n/a     MMCME2_ADV/CLKOUT1B  n/a            213.360   10.000  203.360  MMCME2_ADV_X1Y0  scemi_scemi_clkgen_mmcm/CLKOUT1B



---------------------------------------------------------------------------------------------------
From Clock:  scemi_scemi_clkgen_mmcm$CLKOUT2
  To Clock:  scemi_scemi_clkgen_mmcm$CLKOUT2

Setup :               Failing Endpoints,  Worst Slack               ,  Total Violation             
Hold  :               Failing Endpoints,  Worst Slack               ,  Total Violation             
PW    :            0  Failing Endpoints,  Worst Slack        8.929ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         scemi_scemi_clkgen_mmcm$CLKOUT2
Waveform:           { 0 5 }
Period:             10.000
Sources:            { scemi_scemi_clkgen_mmcm/CLKOUT2 }

Check Type  Corner  Lib Pin             Reference Pin  Required  Actual  Slack    Location         Pin
Min Period  n/a     MMCME2_ADV/CLKOUT2  n/a            1.071     10.000  8.929    MMCME2_ADV_X1Y0  scemi_scemi_clkgen_mmcm/CLKOUT2
Max Period  n/a     MMCME2_ADV/CLKOUT2  n/a            213.360   10.000  203.360  MMCME2_ADV_X1Y0  scemi_scemi_clkgen_mmcm/CLKOUT2



---------------------------------------------------------------------------------------------------
From Clock:  scemi_scemi_clkgen_mmcm$CLKOUT2B
  To Clock:  scemi_scemi_clkgen_mmcm$CLKOUT2B

Setup :               Failing Endpoints,  Worst Slack               ,  Total Violation             
Hold  :               Failing Endpoints,  Worst Slack               ,  Total Violation             
PW    :            0  Failing Endpoints,  Worst Slack        8.929ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         scemi_scemi_clkgen_mmcm$CLKOUT2B
Waveform:           { 5 10 }
Period:             10.000
Sources:            { scemi_scemi_clkgen_mmcm/CLKOUT2B }

Check Type  Corner  Lib Pin              Reference Pin  Required  Actual  Slack    Location         Pin
Min Period  n/a     MMCME2_ADV/CLKOUT2B  n/a            1.071     10.000  8.929    MMCME2_ADV_X1Y0  scemi_scemi_clkgen_mmcm/CLKOUT2B
Max Period  n/a     MMCME2_ADV/CLKOUT2B  n/a            213.360   10.000  203.360  MMCME2_ADV_X1Y0  scemi_scemi_clkgen_mmcm/CLKOUT2B



---------------------------------------------------------------------------------------------------
From Clock:  scemi_scemi_clkgen_mmcm$CLKOUT3
  To Clock:  scemi_scemi_clkgen_mmcm$CLKOUT3

Setup :               Failing Endpoints,  Worst Slack               ,  Total Violation             
Hold  :               Failing Endpoints,  Worst Slack               ,  Total Violation             
PW    :            0  Failing Endpoints,  Worst Slack        8.929ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         scemi_scemi_clkgen_mmcm$CLKOUT3
Waveform:           { 0 5 }
Period:             10.000
Sources:            { scemi_scemi_clkgen_mmcm/CLKOUT3 }

Check Type  Corner  Lib Pin             Reference Pin  Required  Actual  Slack    Location         Pin
Min Period  n/a     MMCME2_ADV/CLKOUT3  n/a            1.071     10.000  8.929    MMCME2_ADV_X1Y0  scemi_scemi_clkgen_mmcm/CLKOUT3
Max Period  n/a     MMCME2_ADV/CLKOUT3  n/a            213.360   10.000  203.360  MMCME2_ADV_X1Y0  scemi_scemi_clkgen_mmcm/CLKOUT3



---------------------------------------------------------------------------------------------------
From Clock:  scemi_scemi_clkgen_mmcm$CLKOUT3B
  To Clock:  scemi_scemi_clkgen_mmcm$CLKOUT3B

Setup :               Failing Endpoints,  Worst Slack               ,  Total Violation             
Hold  :               Failing Endpoints,  Worst Slack               ,  Total Violation             
PW    :            0  Failing Endpoints,  Worst Slack        8.929ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         scemi_scemi_clkgen_mmcm$CLKOUT3B
Waveform:           { 5 10 }
Period:             10.000
Sources:            { scemi_scemi_clkgen_mmcm/CLKOUT3B }

Check Type  Corner  Lib Pin              Reference Pin  Required  Actual  Slack    Location         Pin
Min Period  n/a     MMCME2_ADV/CLKOUT3B  n/a            1.071     10.000  8.929    MMCME2_ADV_X1Y0  scemi_scemi_clkgen_mmcm/CLKOUT3B
Max Period  n/a     MMCME2_ADV/CLKOUT3B  n/a            213.360   10.000  203.360  MMCME2_ADV_X1Y0  scemi_scemi_clkgen_mmcm/CLKOUT3B



---------------------------------------------------------------------------------------------------
From Clock:  scemi_scemi_clkgen_mmcm$CLKOUT4
  To Clock:  scemi_scemi_clkgen_mmcm$CLKOUT4

Setup :               Failing Endpoints,  Worst Slack               ,  Total Violation             
Hold  :               Failing Endpoints,  Worst Slack               ,  Total Violation             
PW    :            0  Failing Endpoints,  Worst Slack        8.929ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         scemi_scemi_clkgen_mmcm$CLKOUT4
Waveform:           { 0 5 }
Period:             10.000
Sources:            { scemi_scemi_clkgen_mmcm/CLKOUT4 }

Check Type  Corner  Lib Pin             Reference Pin  Required  Actual  Slack    Location         Pin
Min Period  n/a     MMCME2_ADV/CLKOUT4  n/a            1.071     10.000  8.929    MMCME2_ADV_X1Y0  scemi_scemi_clkgen_mmcm/CLKOUT4
Max Period  n/a     MMCME2_ADV/CLKOUT4  n/a            213.360   10.000  203.360  MMCME2_ADV_X1Y0  scemi_scemi_clkgen_mmcm/CLKOUT4



---------------------------------------------------------------------------------------------------
From Clock:  scemi_scemi_clkgen_mmcm$CLKOUT5
  To Clock:  scemi_scemi_clkgen_mmcm$CLKOUT5

Setup :               Failing Endpoints,  Worst Slack               ,  Total Violation             
Hold  :               Failing Endpoints,  Worst Slack               ,  Total Violation             
PW    :            0  Failing Endpoints,  Worst Slack        8.929ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         scemi_scemi_clkgen_mmcm$CLKOUT5
Waveform:           { 0 5 }
Period:             10.000
Sources:            { scemi_scemi_clkgen_mmcm/CLKOUT5 }

Check Type  Corner  Lib Pin             Reference Pin  Required  Actual  Slack    Location         Pin
Min Period  n/a     MMCME2_ADV/CLKOUT5  n/a            1.071     10.000  8.929    MMCME2_ADV_X1Y0  scemi_scemi_clkgen_mmcm/CLKOUT5
Max Period  n/a     MMCME2_ADV/CLKOUT5  n/a            213.360   10.000  203.360  MMCME2_ADV_X1Y0  scemi_scemi_clkgen_mmcm/CLKOUT5



---------------------------------------------------------------------------------------------------
From Clock:  scemi_scemi_clkgen_mmcm$CLKOUT6
  To Clock:  scemi_scemi_clkgen_mmcm$CLKOUT6

Setup :               Failing Endpoints,  Worst Slack               ,  Total Violation             
Hold  :               Failing Endpoints,  Worst Slack               ,  Total Violation             
PW    :            0  Failing Endpoints,  Worst Slack        8.929ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         scemi_scemi_clkgen_mmcm$CLKOUT6
Waveform:           { 0 5 }
Period:             10.000
Sources:            { scemi_scemi_clkgen_mmcm/CLKOUT6 }

Check Type  Corner  Lib Pin             Reference Pin  Required  Actual  Slack    Location         Pin
Min Period  n/a     MMCME2_ADV/CLKOUT6  n/a            1.071     10.000  8.929    MMCME2_ADV_X1Y0  scemi_scemi_clkgen_mmcm/CLKOUT6
Max Period  n/a     MMCME2_ADV/CLKOUT6  n/a            213.360   10.000  203.360  MMCME2_ADV_X1Y0  scemi_scemi_clkgen_mmcm/CLKOUT6



---------------------------------------------------------------------------------------------------
From Clock:  pci_refclk
  To Clock:  pci_refclk

Setup :               Failing Endpoints,  Worst Slack               ,  Total Violation             
Hold  :               Failing Endpoints,  Worst Slack               ,  Total Violation             
PW    :            0  Failing Endpoints,  Worst Slack        8.462ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         pci_refclk
Waveform:           { 0 5 }
Period:             10.000
Sources:            { scemi_sys_clk_buf/O }

Check Type  Corner  Lib Pin                  Reference Pin  Required  Actual  Slack  Location             Pin
Min Period  n/a     GTXE2_CHANNEL/GTREFCLK0  n/a            1.538     10.000  8.462  GTXE2_CHANNEL_X1Y11  scemi_pcie_ep/pcie_7x_v1_10_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/GTREFCLK0



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk
  To Clock:  sys_clk

Setup :               Failing Endpoints,  Worst Slack               ,  Total Violation             
Hold  :               Failing Endpoints,  Worst Slack               ,  Total Violation             
PW    :            0  Failing Endpoints,  Worst Slack        1.100ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk
Waveform:           { 0 2.5 }
Period:             5.000
Sources:            { sys_clk/O }

Check Type        Corner  Lib Pin              Reference Pin  Required  Actual  Slack   Location         Pin
Min Period        n/a     MMCME2_ADV/CLKFBOUT  n/a            1.071     5.000   3.929   MMCME2_ADV_X1Y5  usrClk_mmcm_pll/CLKFBOUT
Max Period        n/a     MMCME2_ADV/CLKIN1    n/a            100.000   5.000   95.000  MMCME2_ADV_X1Y5  usrClk_mmcm_pll/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1    n/a            1.400     2.500   1.100   MMCME2_ADV_X1Y5  usrClk_mmcm_pll/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1    n/a            1.400     2.500   1.100   MMCME2_ADV_X1Y5  usrClk_mmcm_pll/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  my_clk_usr
  To Clock:  my_clk_usr

Setup :            0  Failing Endpoints,  Worst Slack        7.217ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.064ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        6.732ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.217ns  (required time - arrival time)
  Source:                 scemi_dut_dut_dutIfc_m_dut/p_to_mp/to_mp_inputFIFO/empty_reg_reg_rep/C
                            (rising edge-triggered cell FDRE clocked by my_clk_usr  {rise@0.000ns fall@7.500ns period=15.000ns})
  Destination:            scemi_dut_dut_dutIfc_m_dut/p_to_mp/to_mp_cordictomp_0_infifo/data0_reg_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by my_clk_usr  {rise@0.000ns fall@7.500ns period=15.000ns})
  Path Group:             my_clk_usr
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.000ns  (my_clk_usr rise@15.000ns - my_clk_usr rise@0.000ns)
  Data Path Delay:        7.762ns  (logic 0.388ns (4.999%)  route 7.374ns (95.001%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.329ns = ( 12.671 - 15.000 ) 
    Source Clock Delay      (SCD):    -3.044ns
    Clock Pessimism Removal (CPR):    -0.730ns
  Clock Uncertainty:      0.070ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.121ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock my_clk_usr rise edge)
                                                      0.000     0.000 r  
    E19                  IBUFDS                       0.000     0.000 r  sys_clk/O
                         net (fo=1, routed)           1.081     1.081    sys_clk$O
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.073    -5.992 r  usrClk_mmcm_pll/CLKOUT0
                         net (fo=1, routed)           1.461    -4.531    usrClk_mmcm_pll$CLKOUT0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093    -4.438 r  usrClk_mmcm_clkout0buffer/O
                         net (fo=2691, routed)        1.394    -3.044    scemi_dut_dut_dutIfc_m_dut/p_to_mp/to_mp_inputFIFO/usrClk_mmcm_clkout0buffer$O
    SLICE_X132Y128                                                    r  scemi_dut_dut_dutIfc_m_dut/p_to_mp/to_mp_inputFIFO/empty_reg_reg_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X132Y128       FDRE (Prop_fdre_C_Q)         0.259    -2.785 r  scemi_dut_dut_dutIfc_m_dut/p_to_mp/to_mp_inputFIFO/empty_reg_reg_rep/Q
                         net (fo=132, routed)         1.756    -1.029    scemi_dut_dut_dutIfc_m_dut/p_to_mp/to_mp_cordictomp_2_infifo/I3
    SLICE_X130Y138       LUT5 (Prop_lut5_I2_O)        0.043    -0.986 r  scemi_dut_dut_dutIfc_m_dut/p_to_mp/to_mp_cordictomp_2_infifo/to_mp_in[511]_i_1/O
                         net (fo=1072, routed)        2.987     2.001    scemi_dut_dut_dutIfc_m_dut/p_to_mp/to_mp_cordictomp_0_infifo/CAN_FIRE_RL_to_mp_loadInitialData
    SLICE_X152Y137       LUT6 (Prop_lut6_I3_O)        0.043     2.044 f  scemi_dut_dut_dutIfc_m_dut/p_to_mp/to_mp_cordictomp_0_infifo/data0_reg[63]_i_2/O
                         net (fo=64, routed)          2.631     4.675    scemi_dut_dut_dutIfc_m_dut/p_to_mp/to_mp_cordictomp_0_infifo/n_0_data0_reg[63]_i_2
    SLICE_X132Y135       LUT6 (Prop_lut6_I0_O)        0.043     4.718 r  scemi_dut_dut_dutIfc_m_dut/p_to_mp/to_mp_cordictomp_0_infifo/data0_reg[7]_i_1__6/O
                         net (fo=1, routed)           0.000     4.718    scemi_dut_dut_dutIfc_m_dut/p_to_mp/to_mp_cordictomp_0_infifo/n_0_data0_reg[7]_i_1__6
    SLICE_X132Y135       FDRE                                         r  scemi_dut_dut_dutIfc_m_dut/p_to_mp/to_mp_cordictomp_0_infifo/data0_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock my_clk_usr rise edge)
                                                     15.000    15.000 r  
    E19                  IBUFDS                       0.000    15.000 r  sys_clk/O
                         net (fo=1, routed)           0.986    15.986    sys_clk$O
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.020     9.966 r  usrClk_mmcm_pll/CLKOUT0
                         net (fo=1, routed)           1.352    11.318    usrClk_mmcm_pll$CLKOUT0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    11.401 r  usrClk_mmcm_clkout0buffer/O
                         net (fo=2691, routed)        1.270    12.671    scemi_dut_dut_dutIfc_m_dut/p_to_mp/to_mp_cordictomp_0_infifo/usrClk_mmcm_clkout0buffer$O
    SLICE_X132Y135                                                    r  scemi_dut_dut_dutIfc_m_dut/p_to_mp/to_mp_cordictomp_0_infifo/data0_reg_reg[7]/C
                         clock pessimism             -0.730    11.941    
                         clock uncertainty           -0.070    11.871    
    SLICE_X132Y135       FDRE (Setup_fdre_C_D)        0.064    11.935    scemi_dut_dut_dutIfc_m_dut/p_to_mp/to_mp_cordictomp_0_infifo/data0_reg_reg[7]
  -------------------------------------------------------------------
                         required time                         11.935    
                         arrival time                          -4.718    
  -------------------------------------------------------------------
                         slack                                  7.217    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.064ns  (arrival time - required time)
  Source:                 scemi_dut_dut_dutIfc_m_dut/p_splitter_infifo/data1_reg_reg[319]/C
                            (rising edge-triggered cell FDRE clocked by my_clk_usr  {rise@0.000ns fall@7.500ns period=15.000ns})
  Destination:            scemi_dut_dut_dutIfc_m_dut/p_splitter_infifo/data0_reg_reg[319]/D
                            (rising edge-triggered cell FDRE clocked by my_clk_usr  {rise@0.000ns fall@7.500ns period=15.000ns})
  Path Group:             my_clk_usr
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (my_clk_usr rise@0.000ns - my_clk_usr rise@0.000ns)
  Data Path Delay:        0.390ns  (logic 0.157ns (40.264%)  route 0.233ns (59.736%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.014ns
    Source Clock Delay      (SCD):    -0.964ns
    Clock Pessimism Removal (CPR):    -0.315ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock my_clk_usr rise edge)
                                                      0.000     0.000 r  
    E19                  IBUFDS                       0.000     0.000 r  sys_clk/O
                         net (fo=1, routed)           0.503     0.503    sys_clk$O
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.734    -2.231 r  usrClk_mmcm_pll/CLKOUT0
                         net (fo=1, routed)           0.644    -1.587    usrClk_mmcm_pll$CLKOUT0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.561 r  usrClk_mmcm_clkout0buffer/O
                         net (fo=2691, routed)        0.597    -0.964    scemi_dut_dut_dutIfc_m_dut/p_splitter_infifo/usrClk_mmcm_clkout0buffer$O
    SLICE_X157Y150                                                    r  scemi_dut_dut_dutIfc_m_dut/p_splitter_infifo/data1_reg_reg[319]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X157Y150       FDRE (Prop_fdre_C_Q)         0.091    -0.873 r  scemi_dut_dut_dutIfc_m_dut/p_splitter_infifo/data1_reg_reg[319]/Q
                         net (fo=1, routed)           0.233    -0.640    scemi_dut_dut_dutIfc_m_dut/p_splitter_infifo/data1_reg[319]
    SLICE_X157Y149       LUT6 (Prop_lut6_I2_O)        0.066    -0.574 r  scemi_dut_dut_dutIfc_m_dut/p_splitter_infifo/data0_reg[319]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.574    scemi_dut_dut_dutIfc_m_dut/p_splitter_infifo/n_0_data0_reg[319]_i_1__0
    SLICE_X157Y149       FDRE                                         r  scemi_dut_dut_dutIfc_m_dut/p_splitter_infifo/data0_reg_reg[319]/D
  -------------------------------------------------------------------    -------------------

                         (clock my_clk_usr rise edge)
                                                      0.000     0.000 r  
    E19                  IBUFDS                       0.000     0.000 r  sys_clk/O
                         net (fo=1, routed)           0.553     0.553    sys_clk$O
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.160    -2.607 r  usrClk_mmcm_pll/CLKOUT0
                         net (fo=1, routed)           0.693    -1.914    usrClk_mmcm_pll$CLKOUT0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030    -1.884 r  usrClk_mmcm_clkout0buffer/O
                         net (fo=2691, routed)        0.870    -1.014    scemi_dut_dut_dutIfc_m_dut/p_splitter_infifo/usrClk_mmcm_clkout0buffer$O
    SLICE_X157Y149                                                    r  scemi_dut_dut_dutIfc_m_dut/p_splitter_infifo/data0_reg_reg[319]/C
                         clock pessimism              0.315    -0.699    
    SLICE_X157Y149       FDRE (Hold_fdre_C_D)         0.061    -0.638    scemi_dut_dut_dutIfc_m_dut/p_splitter_infifo/data0_reg_reg[319]
  -------------------------------------------------------------------
                         required time                          0.638    
                         arrival time                          -0.574    
  -------------------------------------------------------------------
                         slack                                  0.064    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         my_clk_usr
Waveform:           { 0 7.5 }
Period:             15.000
Sources:            { usrClk_mmcm_pll/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required  Actual  Slack    Location         Pin
Min Period        n/a     BUFG/I              n/a            1.408     15.000  13.591   BUFGCTRL_X0Y16   usrClk_mmcm_clkout0buffer/I
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360   15.000  198.360  MMCME2_ADV_X1Y5  usrClk_mmcm_pll/CLKOUT0
Low Pulse Width   Fast    RAMD32/CLK          n/a            0.768     7.500   6.732    SLICE_X164Y140   scemi_dut_dut_dutIfc_m_dut/fromApSyncQ/fifoMem_reg_0_1_0_5/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            0.768     7.500   6.732    SLICE_X164Y140   scemi_dut_dut_dutIfc_m_dut/fromApSyncQ/fifoMem_reg_0_1_0_5/RAMA/CLK



---------------------------------------------------------------------------------------------------
From Clock:  usrClk_mmcm_pll$CLKFBOUT
  To Clock:  usrClk_mmcm_pll$CLKFBOUT

Setup :               Failing Endpoints,  Worst Slack               ,  Total Violation             
Hold  :               Failing Endpoints,  Worst Slack               ,  Total Violation             
PW    :            0  Failing Endpoints,  Worst Slack        3.592ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         usrClk_mmcm_pll$CLKFBOUT
Waveform:           { 0 2.5 }
Period:             5.000
Sources:            { usrClk_mmcm_pll/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required  Actual  Slack   Location         Pin
Min Period  n/a     BUFG/I              n/a            1.408     5.000   3.592   BUFGCTRL_X0Y17   usrClk_mmcm_pll_clkfbbuf/I
Max Period  n/a     MMCME2_ADV/CLKFBIN  n/a            100.000   5.000   95.000  MMCME2_ADV_X1Y5  usrClk_mmcm_pll/CLKFBIN



---------------------------------------------------------------------------------------------------
From Clock:  usrClk_mmcm_pll$CLKOUT0B
  To Clock:  usrClk_mmcm_pll$CLKOUT0B

Setup :               Failing Endpoints,  Worst Slack               ,  Total Violation             
Hold  :               Failing Endpoints,  Worst Slack               ,  Total Violation             
PW    :            0  Failing Endpoints,  Worst Slack       13.929ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         usrClk_mmcm_pll$CLKOUT0B
Waveform:           { 7.5 15 }
Period:             15.000
Sources:            { usrClk_mmcm_pll/CLKOUT0B }

Check Type  Corner  Lib Pin              Reference Pin  Required  Actual  Slack    Location         Pin
Min Period  n/a     MMCME2_ADV/CLKOUT0B  n/a            1.071     15.000  13.929   MMCME2_ADV_X1Y5  usrClk_mmcm_pll/CLKOUT0B
Max Period  n/a     MMCME2_ADV/CLKOUT0B  n/a            213.360   15.000  198.360  MMCME2_ADV_X1Y5  usrClk_mmcm_pll/CLKOUT0B



---------------------------------------------------------------------------------------------------
From Clock:  usrClk_mmcm_pll$CLKOUT1
  To Clock:  usrClk_mmcm_pll$CLKOUT1

Setup :               Failing Endpoints,  Worst Slack               ,  Total Violation             
Hold  :               Failing Endpoints,  Worst Slack               ,  Total Violation             
PW    :            0  Failing Endpoints,  Worst Slack        8.929ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         usrClk_mmcm_pll$CLKOUT1
Waveform:           { 0 5 }
Period:             10.000
Sources:            { usrClk_mmcm_pll/CLKOUT1 }

Check Type  Corner  Lib Pin             Reference Pin  Required  Actual  Slack    Location         Pin
Min Period  n/a     MMCME2_ADV/CLKOUT1  n/a            1.071     10.000  8.929    MMCME2_ADV_X1Y5  usrClk_mmcm_pll/CLKOUT1
Max Period  n/a     MMCME2_ADV/CLKOUT1  n/a            213.360   10.000  203.360  MMCME2_ADV_X1Y5  usrClk_mmcm_pll/CLKOUT1



---------------------------------------------------------------------------------------------------
From Clock:  usrClk_mmcm_pll$CLKOUT1B
  To Clock:  usrClk_mmcm_pll$CLKOUT1B

Setup :               Failing Endpoints,  Worst Slack               ,  Total Violation             
Hold  :               Failing Endpoints,  Worst Slack               ,  Total Violation             
PW    :            0  Failing Endpoints,  Worst Slack        8.929ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         usrClk_mmcm_pll$CLKOUT1B
Waveform:           { 5 10 }
Period:             10.000
Sources:            { usrClk_mmcm_pll/CLKOUT1B }

Check Type  Corner  Lib Pin              Reference Pin  Required  Actual  Slack    Location         Pin
Min Period  n/a     MMCME2_ADV/CLKOUT1B  n/a            1.071     10.000  8.929    MMCME2_ADV_X1Y5  usrClk_mmcm_pll/CLKOUT1B
Max Period  n/a     MMCME2_ADV/CLKOUT1B  n/a            213.360   10.000  203.360  MMCME2_ADV_X1Y5  usrClk_mmcm_pll/CLKOUT1B



---------------------------------------------------------------------------------------------------
From Clock:  usrClk_mmcm_pll$CLKOUT2
  To Clock:  usrClk_mmcm_pll$CLKOUT2

Setup :               Failing Endpoints,  Worst Slack               ,  Total Violation             
Hold  :               Failing Endpoints,  Worst Slack               ,  Total Violation             
PW    :            0  Failing Endpoints,  Worst Slack        8.929ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         usrClk_mmcm_pll$CLKOUT2
Waveform:           { 0 5 }
Period:             10.000
Sources:            { usrClk_mmcm_pll/CLKOUT2 }

Check Type  Corner  Lib Pin             Reference Pin  Required  Actual  Slack    Location         Pin
Min Period  n/a     MMCME2_ADV/CLKOUT2  n/a            1.071     10.000  8.929    MMCME2_ADV_X1Y5  usrClk_mmcm_pll/CLKOUT2
Max Period  n/a     MMCME2_ADV/CLKOUT2  n/a            213.360   10.000  203.360  MMCME2_ADV_X1Y5  usrClk_mmcm_pll/CLKOUT2



---------------------------------------------------------------------------------------------------
From Clock:  usrClk_mmcm_pll$CLKOUT2B
  To Clock:  usrClk_mmcm_pll$CLKOUT2B

Setup :               Failing Endpoints,  Worst Slack               ,  Total Violation             
Hold  :               Failing Endpoints,  Worst Slack               ,  Total Violation             
PW    :            0  Failing Endpoints,  Worst Slack        8.929ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         usrClk_mmcm_pll$CLKOUT2B
Waveform:           { 5 10 }
Period:             10.000
Sources:            { usrClk_mmcm_pll/CLKOUT2B }

Check Type  Corner  Lib Pin              Reference Pin  Required  Actual  Slack    Location         Pin
Min Period  n/a     MMCME2_ADV/CLKOUT2B  n/a            1.071     10.000  8.929    MMCME2_ADV_X1Y5  usrClk_mmcm_pll/CLKOUT2B
Max Period  n/a     MMCME2_ADV/CLKOUT2B  n/a            213.360   10.000  203.360  MMCME2_ADV_X1Y5  usrClk_mmcm_pll/CLKOUT2B



---------------------------------------------------------------------------------------------------
From Clock:  usrClk_mmcm_pll$CLKOUT3
  To Clock:  usrClk_mmcm_pll$CLKOUT3

Setup :               Failing Endpoints,  Worst Slack               ,  Total Violation             
Hold  :               Failing Endpoints,  Worst Slack               ,  Total Violation             
PW    :            0  Failing Endpoints,  Worst Slack        8.929ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         usrClk_mmcm_pll$CLKOUT3
Waveform:           { 0 5 }
Period:             10.000
Sources:            { usrClk_mmcm_pll/CLKOUT3 }

Check Type  Corner  Lib Pin             Reference Pin  Required  Actual  Slack    Location         Pin
Min Period  n/a     MMCME2_ADV/CLKOUT3  n/a            1.071     10.000  8.929    MMCME2_ADV_X1Y5  usrClk_mmcm_pll/CLKOUT3
Max Period  n/a     MMCME2_ADV/CLKOUT3  n/a            213.360   10.000  203.360  MMCME2_ADV_X1Y5  usrClk_mmcm_pll/CLKOUT3



---------------------------------------------------------------------------------------------------
From Clock:  usrClk_mmcm_pll$CLKOUT3B
  To Clock:  usrClk_mmcm_pll$CLKOUT3B

Setup :               Failing Endpoints,  Worst Slack               ,  Total Violation             
Hold  :               Failing Endpoints,  Worst Slack               ,  Total Violation             
PW    :            0  Failing Endpoints,  Worst Slack        8.929ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         usrClk_mmcm_pll$CLKOUT3B
Waveform:           { 5 10 }
Period:             10.000
Sources:            { usrClk_mmcm_pll/CLKOUT3B }

Check Type  Corner  Lib Pin              Reference Pin  Required  Actual  Slack    Location         Pin
Min Period  n/a     MMCME2_ADV/CLKOUT3B  n/a            1.071     10.000  8.929    MMCME2_ADV_X1Y5  usrClk_mmcm_pll/CLKOUT3B
Max Period  n/a     MMCME2_ADV/CLKOUT3B  n/a            213.360   10.000  203.360  MMCME2_ADV_X1Y5  usrClk_mmcm_pll/CLKOUT3B



---------------------------------------------------------------------------------------------------
From Clock:  usrClk_mmcm_pll$CLKOUT4
  To Clock:  usrClk_mmcm_pll$CLKOUT4

Setup :               Failing Endpoints,  Worst Slack               ,  Total Violation             
Hold  :               Failing Endpoints,  Worst Slack               ,  Total Violation             
PW    :            0  Failing Endpoints,  Worst Slack        8.929ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         usrClk_mmcm_pll$CLKOUT4
Waveform:           { 0 5 }
Period:             10.000
Sources:            { usrClk_mmcm_pll/CLKOUT4 }

Check Type  Corner  Lib Pin             Reference Pin  Required  Actual  Slack    Location         Pin
Min Period  n/a     MMCME2_ADV/CLKOUT4  n/a            1.071     10.000  8.929    MMCME2_ADV_X1Y5  usrClk_mmcm_pll/CLKOUT4
Max Period  n/a     MMCME2_ADV/CLKOUT4  n/a            213.360   10.000  203.360  MMCME2_ADV_X1Y5  usrClk_mmcm_pll/CLKOUT4



---------------------------------------------------------------------------------------------------
From Clock:  usrClk_mmcm_pll$CLKOUT5
  To Clock:  usrClk_mmcm_pll$CLKOUT5

Setup :               Failing Endpoints,  Worst Slack               ,  Total Violation             
Hold  :               Failing Endpoints,  Worst Slack               ,  Total Violation             
PW    :            0  Failing Endpoints,  Worst Slack        8.929ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         usrClk_mmcm_pll$CLKOUT5
Waveform:           { 0 5 }
Period:             10.000
Sources:            { usrClk_mmcm_pll/CLKOUT5 }

Check Type  Corner  Lib Pin             Reference Pin  Required  Actual  Slack    Location         Pin
Min Period  n/a     MMCME2_ADV/CLKOUT5  n/a            1.071     10.000  8.929    MMCME2_ADV_X1Y5  usrClk_mmcm_pll/CLKOUT5
Max Period  n/a     MMCME2_ADV/CLKOUT5  n/a            213.360   10.000  203.360  MMCME2_ADV_X1Y5  usrClk_mmcm_pll/CLKOUT5



---------------------------------------------------------------------------------------------------
From Clock:  usrClk_mmcm_pll$CLKOUT6
  To Clock:  usrClk_mmcm_pll$CLKOUT6

Setup :               Failing Endpoints,  Worst Slack               ,  Total Violation             
Hold  :               Failing Endpoints,  Worst Slack               ,  Total Violation             
PW    :            0  Failing Endpoints,  Worst Slack        8.929ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         usrClk_mmcm_pll$CLKOUT6
Waveform:           { 0 5 }
Period:             10.000
Sources:            { usrClk_mmcm_pll/CLKOUT6 }

Check Type  Corner  Lib Pin             Reference Pin  Required  Actual  Slack    Location         Pin
Min Period  n/a     MMCME2_ADV/CLKOUT6  n/a            1.071     10.000  8.929    MMCME2_ADV_X1Y5  usrClk_mmcm_pll/CLKOUT6
Max Period  n/a     MMCME2_ADV/CLKOUT6  n/a            213.360   10.000  203.360  MMCME2_ADV_X1Y5  usrClk_mmcm_pll/CLKOUT6



---------------------------------------------------------------------------------------------------
From Clock:  txoutclk
  To Clock:  txoutclk

Setup :               Failing Endpoints,  Worst Slack               ,  Total Violation             
Hold  :               Failing Endpoints,  Worst Slack               ,  Total Violation             
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         txoutclk
Waveform:           { 0 5 }
Period:             10.000
Sources:            { scemi_pcie_ep/pcie_7x_v1_10_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK }

Check Type        Corner  Lib Pin                 Reference Pin  Required  Actual  Slack   Location             Pin
Min Period        n/a     GTXE2_CHANNEL/TXOUTCLK  n/a            2.424     10.000  7.576   GTXE2_CHANNEL_X1Y11  scemi_pcie_ep/pcie_7x_v1_10_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
Max Period        n/a     MMCME2_ADV/CLKIN1       n/a            100.000   10.000  90.000  MMCME2_ADV_X1Y2      scemi_pcie_ep/ext_clk.pipe_clock_i/mmcm_i/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1       n/a            2.000     5.000   3.000   MMCME2_ADV_X1Y2      scemi_pcie_ep/ext_clk.pipe_clock_i/mmcm_i/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1       n/a            2.000     5.000   3.000   MMCME2_ADV_X1Y2      scemi_pcie_ep/ext_clk.pipe_clock_i/mmcm_i/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_125mhz
  To Clock:  clk_125mhz

Setup :            0  Failing Endpoints,  Worst Slack        1.543ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.095ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.286ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.543ns  (required time - arrival time)
  Source:                 scemi_pcie_ep/pcie_7x_v1_10_i/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/dclk_rst_reg2_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            scemi_pcie_ep/pcie_7x_v1_10_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp.pipe_drp_i/di_reg_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by clk_125mhz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_125mhz rise@8.000ns - clk_125mhz rise@0.000ns)
  Data Path Delay:        6.062ns  (logic 0.236ns (3.893%)  route 5.826ns (96.107%))
  Logic Levels:           0  
  Clock Path Skew:        0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.779ns = ( 14.779 - 8.000 ) 
    Source Clock Delay      (SCD):    7.238ns
    Clock Pessimism Removal (CPR):    0.519ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.124ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X1Y11  GTXE2_CHANNEL                0.000     0.000 r  scemi_pcie_ep/pcie_7x_v1_10_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           2.018     2.018    scemi_pcie_ep/ext_clk.pipe_clock_i/PIPE_TXOUTCLK_OUT
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.093     2.111 r  scemi_pcie_ep/ext_clk.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.606     3.717    scemi_pcie_ep/ext_clk.pipe_clock_i/refclk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     3.794 r  scemi_pcie_ep/ext_clk.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.799     5.593    scemi_pcie_ep/ext_clk.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093     5.686 r  scemi_pcie_ep/ext_clk.pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=759, routed)         1.552     7.238    scemi_pcie_ep/pcie_7x_v1_10_i/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/CLK
    SLICE_X176Y108                                                    r  scemi_pcie_ep/pcie_7x_v1_10_i/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/dclk_rst_reg2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X176Y108       FDRE (Prop_fdre_C_Q)         0.236     7.474 r  scemi_pcie_ep/pcie_7x_v1_10_i/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/dclk_rst_reg2_reg/Q
                         net (fo=747, routed)         5.826    13.300    scemi_pcie_ep/pcie_7x_v1_10_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp.pipe_drp_i/RST_DCLK_RESET
    SLICE_X217Y143       FDRE                                         r  scemi_pcie_ep/pcie_7x_v1_10_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp.pipe_drp_i/di_reg_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz rise edge)
                                                      8.000     8.000 r  
    GTXE2_CHANNEL_X1Y11  GTXE2_CHANNEL                0.000     8.000 r  scemi_pcie_ep/pcie_7x_v1_10_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.885     9.885    scemi_pcie_ep/ext_clk.pipe_clock_i/PIPE_TXOUTCLK_OUT
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.083     9.968 r  scemi_pcie_ep/ext_clk.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.449    11.417    scemi_pcie_ep/ext_clk.pipe_clock_i/refclk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    11.490 r  scemi_pcie_ep/ext_clk.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           1.682    13.172    scemi_pcie_ep/ext_clk.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    13.255 r  scemi_pcie_ep/ext_clk.pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=759, routed)         1.524    14.779    scemi_pcie_ep/pcie_7x_v1_10_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp.pipe_drp_i/CLK
    SLICE_X217Y143                                                    r  scemi_pcie_ep/pcie_7x_v1_10_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp.pipe_drp_i/di_reg_reg[13]/C
                         clock pessimism              0.519    15.298    
                         clock uncertainty           -0.071    15.227    
    SLICE_X217Y143       FDRE (Setup_fdre_C_R)       -0.384    14.843    scemi_pcie_ep/pcie_7x_v1_10_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp.pipe_drp_i/di_reg_reg[13]
  -------------------------------------------------------------------
                         required time                         14.843    
                         arrival time                         -13.300    
  -------------------------------------------------------------------
                         slack                                  1.543    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.095ns  (arrival time - required time)
  Source:                 scemi_pcie_ep/pcie_7x_v1_10_i/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_drp.pipe_drp_i/do_reg2_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_125mhz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            scemi_pcie_ep/pcie_7x_v1_10_i/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_drp.pipe_drp_i/di_reg_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_125mhz  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_125mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_125mhz rise@0.000ns - clk_125mhz rise@0.000ns)
  Data Path Delay:        0.193ns  (logic 0.128ns (66.301%)  route 0.065ns (33.699%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.869ns
    Source Clock Delay      (SCD):    3.237ns
    Clock Pessimism Removal (CPR):    0.621ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_125mhz rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X1Y11  GTXE2_CHANNEL                0.000     0.000 r  scemi_pcie_ep/pcie_7x_v1_10_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.902     0.902    scemi_pcie_ep/ext_clk.pipe_clock_i/PIPE_TXOUTCLK_OUT
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     0.928 r  scemi_pcie_ep/ext_clk.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.662     1.590    scemi_pcie_ep/ext_clk.pipe_clock_i/refclk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.640 r  scemi_pcie_ep/ext_clk.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           0.759     2.399    scemi_pcie_ep/ext_clk.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     2.425 r  scemi_pcie_ep/ext_clk.pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=759, routed)         0.812     3.237    scemi_pcie_ep/pcie_7x_v1_10_i/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_drp.pipe_drp_i/CLK
    SLICE_X221Y51                                                     r  scemi_pcie_ep/pcie_7x_v1_10_i/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_drp.pipe_drp_i/do_reg2_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X221Y51        FDRE (Prop_fdre_C_Q)         0.100     3.337 r  scemi_pcie_ep/pcie_7x_v1_10_i/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_drp.pipe_drp_i/do_reg2_reg[14]/Q
                         net (fo=2, routed)           0.065     3.402    scemi_pcie_ep/pcie_7x_v1_10_i/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_drp.pipe_drp_i/do_reg2[14]
    SLICE_X220Y51        LUT6 (Prop_lut6_I2_O)        0.028     3.430 r  scemi_pcie_ep/pcie_7x_v1_10_i/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_drp.pipe_drp_i/di_reg[14]_i_1__6/O
                         net (fo=1, routed)           0.000     3.430    scemi_pcie_ep/pcie_7x_v1_10_i/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_drp.pipe_drp_i/n_0_di_reg[14]_i_1__6
    SLICE_X220Y51        FDRE                                         r  scemi_pcie_ep/pcie_7x_v1_10_i/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_drp.pipe_drp_i/di_reg_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_125mhz rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X1Y11  GTXE2_CHANNEL                0.000     0.000 r  scemi_pcie_ep/pcie_7x_v1_10_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.986     0.986    scemi_pcie_ep/ext_clk.pipe_clock_i/PIPE_TXOUTCLK_OUT
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.030     1.016 r  scemi_pcie_ep/ext_clk.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.892     1.908    scemi_pcie_ep/ext_clk.pipe_clock_i/refclk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.961 r  scemi_pcie_ep/ext_clk.pipe_clock_i/mmcm_i/CLKOUT0
                         net (fo=2, routed)           0.823     2.784    scemi_pcie_ep/ext_clk.pipe_clock_i/clk_125mhz
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     2.814 r  scemi_pcie_ep/ext_clk.pipe_clock_i/dclk_i_bufg.dclk_i/O
                         net (fo=759, routed)         1.055     3.869    scemi_pcie_ep/pcie_7x_v1_10_i/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_drp.pipe_drp_i/CLK
    SLICE_X220Y51                                                     r  scemi_pcie_ep/pcie_7x_v1_10_i/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_drp.pipe_drp_i/di_reg_reg[14]/C
                         clock pessimism             -0.621     3.248    
    SLICE_X220Y51        FDRE (Hold_fdre_C_D)         0.087     3.335    scemi_pcie_ep/pcie_7x_v1_10_i/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_drp.pipe_drp_i/di_reg_reg[14]
  -------------------------------------------------------------------
                         required time                         -3.335    
                         arrival time                           3.430    
  -------------------------------------------------------------------
                         slack                                  0.095    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_125mhz
Waveform:           { 0 4 }
Period:             8.000
Sources:            { scemi_pcie_ep/ext_clk.pipe_clock_i/mmcm_i/CLKOUT0 }

Check Type        Corner  Lib Pin               Reference Pin  Required  Actual  Slack    Location             Pin
Min Period        n/a     GTXE2_CHANNEL/DRPCLK  n/a            5.714     8.000   2.286    GTXE2_CHANNEL_X1Y11  scemi_pcie_ep/pcie_7x_v1_10_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/DRPCLK
Max Period        n/a     MMCME2_ADV/CLKOUT0    n/a            213.360   8.000   205.360  MMCME2_ADV_X1Y2      scemi_pcie_ep/ext_clk.pipe_clock_i/mmcm_i/CLKOUT0
Low Pulse Width   Slow    FDRE/C                n/a            0.400     4.000   3.600    SLICE_X221Y139       scemi_pcie_ep/pcie_7x_v1_10_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp.pipe_drp_i/do_reg1_reg[1]/C
High Pulse Width  Fast    FDRE/C                n/a            0.350     4.000   3.650    SLICE_X221Y98        scemi_pcie_ep/pcie_7x_v1_10_i/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_drp.pipe_drp_i/di_reg_reg[11]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_250mhz
  To Clock:  clk_250mhz

Setup :               Failing Endpoints,  Worst Slack               ,  Total Violation             
Hold  :               Failing Endpoints,  Worst Slack               ,  Total Violation             
PW    :            0  Failing Endpoints,  Worst Slack        2.592ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_250mhz
Waveform:           { 0 2 }
Period:             4.000
Sources:            { scemi_pcie_ep/ext_clk.pipe_clock_i/mmcm_i/CLKOUT1 }

Check Type  Corner  Lib Pin             Reference Pin  Required  Actual  Slack    Location         Pin
Min Period  n/a     BUFGCTRL/I1         n/a            1.408     4.000   2.592    BUFGCTRL_X0Y1    scemi_pcie_ep/ext_clk.pipe_clock_i/pclk_i1_bufgctrl.pclk_i1/I1
Max Period  n/a     MMCME2_ADV/CLKOUT1  n/a            213.360   4.000   209.360  MMCME2_ADV_X1Y2  scemi_pcie_ep/ext_clk.pipe_clock_i/mmcm_i/CLKOUT1



---------------------------------------------------------------------------------------------------
From Clock:  mmcm_fb
  To Clock:  mmcm_fb

Setup :               Failing Endpoints,  Worst Slack               ,  Total Violation             
Hold  :               Failing Endpoints,  Worst Slack               ,  Total Violation             
PW    :            0  Failing Endpoints,  Worst Slack        8.929ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         mmcm_fb
Waveform:           { 0 5 }
Period:             10.000
Sources:            { scemi_pcie_ep/ext_clk.pipe_clock_i/mmcm_i/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required  Actual  Slack   Location         Pin
Min Period  n/a     MMCME2_ADV/CLKFBIN  n/a            1.071     10.000  8.929   MMCME2_ADV_X1Y2  scemi_pcie_ep/ext_clk.pipe_clock_i/mmcm_i/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN  n/a            100.000   10.000  90.000  MMCME2_ADV_X1Y2  scemi_pcie_ep/ext_clk.pipe_clock_i/mmcm_i/CLKFBIN



---------------------------------------------------------------------------------------------------
From Clock:  userclk1
  To Clock:  userclk1

Setup :            0  Failing Endpoints,  Worst Slack        1.265ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.028ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.084ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.265ns  (required time - arrival time)
  Source:                 scemi_pcie_ep/pcie_7x_v1_10_i/pcie_top_i/pcie_7x_i/pcie_block_i/USERCLK
                            (rising edge-triggered cell PCIE_2_1 clocked by userclk1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            scemi_pcie_ep/pcie_7x_v1_10_i/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[0].ram/use_tdp.ramb36/genblk5_0.bram36_tdp_bl.bram36_tdp_bl/ADDRARDADDR[5]
                            (rising edge-triggered cell RAMB36E1 clocked by userclk1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             userclk1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (userclk1 rise@4.000ns - userclk1 rise@0.000ns)
  Data Path Delay:        2.231ns  (logic 0.513ns (22.990%)  route 1.718ns (77.010%))
  Logic Levels:           0  
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.805ns = ( 10.805 - 4.000 ) 
    Source Clock Delay      (SCD):    7.347ns
    Clock Pessimism Removal (CPR):    0.519ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock userclk1 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X1Y11  GTXE2_CHANNEL                0.000     0.000 r  scemi_pcie_ep/pcie_7x_v1_10_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           2.018     2.018    scemi_pcie_ep/ext_clk.pipe_clock_i/PIPE_TXOUTCLK_OUT
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.093     2.111 r  scemi_pcie_ep/ext_clk.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.606     3.717    scemi_pcie_ep/ext_clk.pipe_clock_i/refclk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.077     3.794 r  scemi_pcie_ep/ext_clk.pipe_clock_i/mmcm_i/CLKOUT2
                         net (fo=1, routed)           1.799     5.593    scemi_pcie_ep/ext_clk.pipe_clock_i/userclk1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     5.686 r  scemi_pcie_ep/ext_clk.pipe_clock_i/userclk1_i1.usrclk1_i1/O
                         net (fo=17, routed)          1.661     7.347    scemi_pcie_ep/pcie_7x_v1_10_i/pcie_top_i/pcie_7x_i/user_clk
    PCIE_X1Y0                                                         r  scemi_pcie_ep/pcie_7x_v1_10_i/pcie_top_i/pcie_7x_i/pcie_block_i/USERCLK
  -------------------------------------------------------------------    -------------------
    PCIE_X1Y0            PCIE_2_1 (Prop_pcie_2_1_USERCLK_MIMTXWADDR[1])
                                                      0.513     7.860 r  scemi_pcie_ep/pcie_7x_v1_10_i/pcie_top_i/pcie_7x_i/pcie_block_i/MIMTXWADDR[1]
                         net (fo=4, routed)           1.718     9.578    scemi_pcie_ep/pcie_7x_v1_10_i/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[0].ram/use_tdp.ramb36/MIMTXWADDR[1]
    RAMB36_X13Y21        RAMB36E1                                     r  scemi_pcie_ep/pcie_7x_v1_10_i/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[0].ram/use_tdp.ramb36/genblk5_0.bram36_tdp_bl.bram36_tdp_bl/ADDRARDADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock userclk1 rise edge)
                                                      4.000     4.000 r  
    GTXE2_CHANNEL_X1Y11  GTXE2_CHANNEL                0.000     4.000 r  scemi_pcie_ep/pcie_7x_v1_10_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.885     5.885    scemi_pcie_ep/ext_clk.pipe_clock_i/PIPE_TXOUTCLK_OUT
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.083     5.968 r  scemi_pcie_ep/ext_clk.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.449     7.417    scemi_pcie_ep/ext_clk.pipe_clock_i/refclk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.073     7.490 r  scemi_pcie_ep/ext_clk.pipe_clock_i/mmcm_i/CLKOUT2
                         net (fo=1, routed)           1.682     9.172    scemi_pcie_ep/ext_clk.pipe_clock_i/userclk1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.083     9.255 r  scemi_pcie_ep/ext_clk.pipe_clock_i/userclk1_i1.usrclk1_i1/O
                         net (fo=17, routed)          1.550    10.805    scemi_pcie_ep/pcie_7x_v1_10_i/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[0].ram/use_tdp.ramb36/user_clk
    RAMB36_X13Y21                                                     r  scemi_pcie_ep/pcie_7x_v1_10_i/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[0].ram/use_tdp.ramb36/genblk5_0.bram36_tdp_bl.bram36_tdp_bl/CLKARDCLK
                         clock pessimism              0.519    11.324    
                         clock uncertainty           -0.065    11.259    
    RAMB36_X13Y21        RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[5])
                                                     -0.416    10.843    scemi_pcie_ep/pcie_7x_v1_10_i/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[0].ram/use_tdp.ramb36/genblk5_0.bram36_tdp_bl.bram36_tdp_bl
  -------------------------------------------------------------------
                         required time                         10.843    
                         arrival time                          -9.578    
  -------------------------------------------------------------------
                         slack                                  1.265    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.028ns  (arrival time - required time)
  Source:                 scemi_pcie_ep/pcie_7x_v1_10_i/pcie_top_i/pcie_7x_i/pcie_block_i/USERCLK
                            (rising edge-triggered cell PCIE_2_1 clocked by userclk1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            scemi_pcie_ep/pcie_7x_v1_10_i/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[3].ram/use_tdp.ramb36/genblk5_0.bram36_tdp_bl.bram36_tdp_bl/ADDRBWRADDR[14]
                            (rising edge-triggered cell RAMB36E1 clocked by userclk1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             userclk1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (userclk1 rise@0.000ns - userclk1 rise@0.000ns)
  Data Path Delay:        0.507ns  (logic 0.031ns (6.120%)  route 0.476ns (93.880%))
  Logic Levels:           0  
  Clock Path Skew:        0.296ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.894ns
    Source Clock Delay      (SCD):    3.181ns
    Clock Pessimism Removal (CPR):    0.417ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock userclk1 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X1Y11  GTXE2_CHANNEL                0.000     0.000 r  scemi_pcie_ep/pcie_7x_v1_10_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.902     0.902    scemi_pcie_ep/ext_clk.pipe_clock_i/PIPE_TXOUTCLK_OUT
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     0.928 r  scemi_pcie_ep/ext_clk.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.662     1.590    scemi_pcie_ep/ext_clk.pipe_clock_i/refclk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     1.640 r  scemi_pcie_ep/ext_clk.pipe_clock_i/mmcm_i/CLKOUT2
                         net (fo=1, routed)           0.759     2.399    scemi_pcie_ep/ext_clk.pipe_clock_i/userclk1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     2.425 r  scemi_pcie_ep/ext_clk.pipe_clock_i/userclk1_i1.usrclk1_i1/O
                         net (fo=17, routed)          0.756     3.181    scemi_pcie_ep/pcie_7x_v1_10_i/pcie_top_i/pcie_7x_i/user_clk
    PCIE_X1Y0                                                         r  scemi_pcie_ep/pcie_7x_v1_10_i/pcie_top_i/pcie_7x_i/pcie_block_i/USERCLK
  -------------------------------------------------------------------    -------------------
    PCIE_X1Y0            PCIE_2_1 (Prop_pcie_2_1_USERCLK_MIMTXRADDR[10])
                                                      0.031     3.212 r  scemi_pcie_ep/pcie_7x_v1_10_i/pcie_top_i/pcie_7x_i/pcie_block_i/MIMTXRADDR[10]
                         net (fo=4, routed)           0.476     3.687    scemi_pcie_ep/pcie_7x_v1_10_i/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[3].ram/use_tdp.ramb36/MIMTXRADDR[10]
    RAMB36_X13Y18        RAMB36E1                                     r  scemi_pcie_ep/pcie_7x_v1_10_i/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[3].ram/use_tdp.ramb36/genblk5_0.bram36_tdp_bl.bram36_tdp_bl/ADDRBWRADDR[14]
  -------------------------------------------------------------------    -------------------

                         (clock userclk1 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X1Y11  GTXE2_CHANNEL                0.000     0.000 r  scemi_pcie_ep/pcie_7x_v1_10_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.986     0.986    scemi_pcie_ep/ext_clk.pipe_clock_i/PIPE_TXOUTCLK_OUT
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.030     1.016 r  scemi_pcie_ep/ext_clk.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.892     1.908    scemi_pcie_ep/ext_clk.pipe_clock_i/refclk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     1.961 r  scemi_pcie_ep/ext_clk.pipe_clock_i/mmcm_i/CLKOUT2
                         net (fo=1, routed)           0.823     2.784    scemi_pcie_ep/ext_clk.pipe_clock_i/userclk1
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     2.814 r  scemi_pcie_ep/ext_clk.pipe_clock_i/userclk1_i1.usrclk1_i1/O
                         net (fo=17, routed)          1.080     3.894    scemi_pcie_ep/pcie_7x_v1_10_i/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[3].ram/use_tdp.ramb36/user_clk
    RAMB36_X13Y18                                                     r  scemi_pcie_ep/pcie_7x_v1_10_i/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[3].ram/use_tdp.ramb36/genblk5_0.bram36_tdp_bl.bram36_tdp_bl/CLKBWRCLK
                         clock pessimism             -0.417     3.477    
    RAMB36_X13Y18        RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[14])
                                                      0.183     3.660    scemi_pcie_ep/pcie_7x_v1_10_i/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[3].ram/use_tdp.ramb36/genblk5_0.bram36_tdp_bl.bram36_tdp_bl
  -------------------------------------------------------------------
                         required time                         -3.660    
                         arrival time                           3.687    
  -------------------------------------------------------------------
                         slack                                  0.028    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         userclk1
Waveform:           { 0 2 }
Period:             4.000
Sources:            { scemi_pcie_ep/ext_clk.pipe_clock_i/mmcm_i/CLKOUT2 }

Check Type  Corner  Lib Pin             Reference Pin      Required  Actual  Slack    Location         Pin
Min Period  n/a     PCIE_2_1/USERCLK    n/a                2.000     4.000   2.000    PCIE_X1Y0        scemi_pcie_ep/pcie_7x_v1_10_i/pcie_top_i/pcie_7x_i/pcie_block_i/USERCLK
Max Period  n/a     MMCME2_ADV/CLKOUT2  n/a                213.360   4.000   209.360  MMCME2_ADV_X1Y2  scemi_pcie_ep/ext_clk.pipe_clock_i/mmcm_i/CLKOUT2
Max Skew    Fast    PCIE_2_1/USERCLK    PCIE_2_1/USERCLK2  0.560     0.476   0.084    PCIE_X1Y0        scemi_pcie_ep/pcie_7x_v1_10_i/pcie_top_i/pcie_7x_i/pcie_block_i/USERCLK



---------------------------------------------------------------------------------------------------
From Clock:  userclk2
  To Clock:  userclk2

Setup :            0  Failing Endpoints,  Worst Slack        0.190ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.085ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.190ns  (required time - arrival time)
  Source:                 scemi_pcie_ep/pcie_7x_v1_10_i/pcie_top_i/axi_basic_top/rx_inst/rx_pipeline_inst/m_axis_rx_tvalid_reg/C
                            (rising edge-triggered cell FDRE clocked by userclk2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            scemi_inFifo/data0_reg_reg[38]/D
                            (rising edge-triggered cell FDRE clocked by userclk2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             userclk2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (userclk2 rise@4.000ns - userclk2 rise@0.000ns)
  Data Path Delay:        3.606ns  (logic 0.302ns (8.376%)  route 3.304ns (91.624%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.173ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.640ns = ( 10.640 - 4.000 ) 
    Source Clock Delay      (SCD):    7.332ns
    Clock Pessimism Removal (CPR):    0.519ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock userclk2 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X1Y11  GTXE2_CHANNEL                0.000     0.000 r  scemi_pcie_ep/pcie_7x_v1_10_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           2.018     2.018    scemi_pcie_ep/ext_clk.pipe_clock_i/PIPE_TXOUTCLK_OUT
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.093     2.111 r  scemi_pcie_ep/ext_clk.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.606     3.717    scemi_pcie_ep/ext_clk.pipe_clock_i/refclk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.077     3.794 r  scemi_pcie_ep/ext_clk.pipe_clock_i/mmcm_i/CLKOUT3
                         net (fo=1, routed)           1.799     5.593    scemi_pcie_ep/ext_clk.pipe_clock_i/userclk2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     5.686 r  scemi_pcie_ep/ext_clk.pipe_clock_i/userclk2_i1.usrclk2_i1/O
                         net (fo=1041, routed)        1.646     7.332    scemi_pcie_ep/pcie_7x_v1_10_i/pcie_top_i/axi_basic_top/rx_inst/rx_pipeline_inst/I2
    SLICE_X204Y122                                                    r  scemi_pcie_ep/pcie_7x_v1_10_i/pcie_top_i/axi_basic_top/rx_inst/rx_pipeline_inst/m_axis_rx_tvalid_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X204Y122       FDRE (Prop_fdre_C_Q)         0.259     7.591 r  scemi_pcie_ep/pcie_7x_v1_10_i/pcie_top_i/axi_basic_top/rx_inst/rx_pipeline_inst/m_axis_rx_tvalid_reg/Q
                         net (fo=129, routed)         3.304    10.895    scemi_pcie_ep/pcie_7x_v1_10_i/pcie_top_i/axi_basic_top/rx_inst/rx_pipeline_inst/O5
    SLICE_X167Y126       LUT6 (Prop_lut6_I0_O)        0.043    10.938 r  scemi_pcie_ep/pcie_7x_v1_10_i/pcie_top_i/axi_basic_top/rx_inst/rx_pipeline_inst/data0_reg[38]_i_1__17/O
                         net (fo=1, routed)           0.000    10.938    scemi_inFifo/I7[38]
    SLICE_X167Y126       FDRE                                         r  scemi_inFifo/data0_reg_reg[38]/D
  -------------------------------------------------------------------    -------------------

                         (clock userclk2 rise edge)
                                                      4.000     4.000 r  
    GTXE2_CHANNEL_X1Y11  GTXE2_CHANNEL                0.000     4.000 r  scemi_pcie_ep/pcie_7x_v1_10_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.885     5.885    scemi_pcie_ep/ext_clk.pipe_clock_i/PIPE_TXOUTCLK_OUT
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.083     5.968 r  scemi_pcie_ep/ext_clk.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.449     7.417    scemi_pcie_ep/ext_clk.pipe_clock_i/refclk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.073     7.490 r  scemi_pcie_ep/ext_clk.pipe_clock_i/mmcm_i/CLKOUT3
                         net (fo=1, routed)           1.682     9.172    scemi_pcie_ep/ext_clk.pipe_clock_i/userclk2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083     9.255 r  scemi_pcie_ep/ext_clk.pipe_clock_i/userclk2_i1.usrclk2_i1/O
                         net (fo=1041, routed)        1.385    10.640    scemi_inFifo/scemi_pcie_ep$user_clk_out
    SLICE_X167Y126                                                    r  scemi_inFifo/data0_reg_reg[38]/C
                         clock pessimism              0.519    11.159    
                         clock uncertainty           -0.065    11.094    
    SLICE_X167Y126       FDRE (Setup_fdre_C_D)        0.033    11.127    scemi_inFifo/data0_reg_reg[38]
  -------------------------------------------------------------------
                         required time                         11.127    
                         arrival time                         -10.938    
  -------------------------------------------------------------------
                         slack                                  0.190    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.085ns  (arrival time - required time)
  Source:                 scemi_pcie_ep/pcie_7x_v1_10_i/pcie_top_i/axi_basic_top/rx_inst/rx_pipeline_inst/trn_rd_prev_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by userclk2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            scemi_pcie_ep/pcie_7x_v1_10_i/pcie_top_i/axi_basic_top/rx_inst/rx_pipeline_inst/m_axis_rx_tdata_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by userclk2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             userclk2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (userclk2 rise@0.000ns - userclk2 rise@0.000ns)
  Data Path Delay:        0.183ns  (logic 0.128ns (70.125%)  route 0.055ns (29.875%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.780ns
    Source Clock Delay      (SCD):    3.170ns
    Clock Pessimism Removal (CPR):    0.599ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock userclk2 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X1Y11  GTXE2_CHANNEL                0.000     0.000 r  scemi_pcie_ep/pcie_7x_v1_10_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.902     0.902    scemi_pcie_ep/ext_clk.pipe_clock_i/PIPE_TXOUTCLK_OUT
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     0.928 r  scemi_pcie_ep/ext_clk.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.662     1.590    scemi_pcie_ep/ext_clk.pipe_clock_i/refclk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.050     1.640 r  scemi_pcie_ep/ext_clk.pipe_clock_i/mmcm_i/CLKOUT3
                         net (fo=1, routed)           0.759     2.399    scemi_pcie_ep/ext_clk.pipe_clock_i/userclk2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     2.425 r  scemi_pcie_ep/ext_clk.pipe_clock_i/userclk2_i1.usrclk2_i1/O
                         net (fo=1041, routed)        0.745     3.170    scemi_pcie_ep/pcie_7x_v1_10_i/pcie_top_i/axi_basic_top/rx_inst/rx_pipeline_inst/I2
    SLICE_X205Y127                                                    r  scemi_pcie_ep/pcie_7x_v1_10_i/pcie_top_i/axi_basic_top/rx_inst/rx_pipeline_inst/trn_rd_prev_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X205Y127       FDRE (Prop_fdre_C_Q)         0.100     3.270 r  scemi_pcie_ep/pcie_7x_v1_10_i/pcie_top_i/axi_basic_top/rx_inst/rx_pipeline_inst/trn_rd_prev_reg[25]/Q
                         net (fo=1, routed)           0.055     3.325    scemi_pcie_ep/pcie_7x_v1_10_i/pcie_top_i/axi_basic_top/rx_inst/rx_pipeline_inst/trn_rd_prev[25]
    SLICE_X204Y127       LUT4 (Prop_lut4_I0_O)        0.028     3.353 r  scemi_pcie_ep/pcie_7x_v1_10_i/pcie_top_i/axi_basic_top/rx_inst/rx_pipeline_inst/m_axis_rx_tdata[25]_i_1/O
                         net (fo=1, routed)           0.000     3.353    scemi_pcie_ep/pcie_7x_v1_10_i/pcie_top_i/axi_basic_top/rx_inst/rx_pipeline_inst/n_0_m_axis_rx_tdata[25]_i_1
    SLICE_X204Y127       FDRE                                         r  scemi_pcie_ep/pcie_7x_v1_10_i/pcie_top_i/axi_basic_top/rx_inst/rx_pipeline_inst/m_axis_rx_tdata_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock userclk2 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X1Y11  GTXE2_CHANNEL                0.000     0.000 r  scemi_pcie_ep/pcie_7x_v1_10_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.986     0.986    scemi_pcie_ep/ext_clk.pipe_clock_i/PIPE_TXOUTCLK_OUT
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.030     1.016 r  scemi_pcie_ep/ext_clk.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.892     1.908    scemi_pcie_ep/ext_clk.pipe_clock_i/refclk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.053     1.961 r  scemi_pcie_ep/ext_clk.pipe_clock_i/mmcm_i/CLKOUT3
                         net (fo=1, routed)           0.823     2.784    scemi_pcie_ep/ext_clk.pipe_clock_i/userclk2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     2.814 r  scemi_pcie_ep/ext_clk.pipe_clock_i/userclk2_i1.usrclk2_i1/O
                         net (fo=1041, routed)        0.966     3.780    scemi_pcie_ep/pcie_7x_v1_10_i/pcie_top_i/axi_basic_top/rx_inst/rx_pipeline_inst/I2
    SLICE_X204Y127                                                    r  scemi_pcie_ep/pcie_7x_v1_10_i/pcie_top_i/axi_basic_top/rx_inst/rx_pipeline_inst/m_axis_rx_tdata_reg[25]/C
                         clock pessimism             -0.599     3.181    
    SLICE_X204Y127       FDRE (Hold_fdre_C_D)         0.087     3.268    scemi_pcie_ep/pcie_7x_v1_10_i/pcie_top_i/axi_basic_top/rx_inst/rx_pipeline_inst/m_axis_rx_tdata_reg[25]
  -------------------------------------------------------------------
                         required time                         -3.268    
                         arrival time                           3.353    
  -------------------------------------------------------------------
                         slack                                  0.085    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         userclk2
Waveform:           { 0 2 }
Period:             4.000
Sources:            { scemi_pcie_ep/ext_clk.pipe_clock_i/mmcm_i/CLKOUT3 }

Check Type        Corner  Lib Pin            Reference Pin  Required  Actual  Slack   Location         Pin
Min Period        n/a     PCIE_2_1/USERCLK2  n/a            4.000     4.000   0.000   PCIE_X1Y0        scemi_pcie_ep/pcie_7x_v1_10_i/pcie_top_i/pcie_7x_i/pcie_block_i/USERCLK2
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000   4.000   96.000  MMCME2_ADV_X1Y1  scemi_clkgen_pll/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            1.167     2.000   0.833   MMCME2_ADV_X1Y1  scemi_clkgen_pll/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            1.167     2.000   0.833   MMCME2_ADV_X1Y1  scemi_clkgen_pll/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  scemi_clkgen_pll$CLKFBOUT
  To Clock:  scemi_clkgen_pll$CLKFBOUT

Setup :               Failing Endpoints,  Worst Slack               ,  Total Violation             
Hold  :               Failing Endpoints,  Worst Slack               ,  Total Violation             
PW    :            0  Failing Endpoints,  Worst Slack        2.592ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         scemi_clkgen_pll$CLKFBOUT
Waveform:           { 0 2 }
Period:             4.000
Sources:            { scemi_clkgen_pll/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required  Actual  Slack   Location         Pin
Min Period  n/a     BUFG/I              n/a            1.408     4.000   2.592   BUFGCTRL_X0Y5    scemi_clkgen_pll_clkfbbuf/I
Max Period  n/a     MMCME2_ADV/CLKFBIN  n/a            100.000   4.000   96.000  MMCME2_ADV_X1Y1  scemi_clkgen_pll/CLKFBIN



---------------------------------------------------------------------------------------------------
From Clock:  scemi_clkgen_pll$CLKOUT0B
  To Clock:  scemi_clkgen_pll$CLKOUT0B

Setup :               Failing Endpoints,  Worst Slack               ,  Total Violation             
Hold  :               Failing Endpoints,  Worst Slack               ,  Total Violation             
PW    :            0  Failing Endpoints,  Worst Slack        6.929ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         scemi_clkgen_pll$CLKOUT0B
Waveform:           { 4 8 }
Period:             8.000
Sources:            { scemi_clkgen_pll/CLKOUT0B }

Check Type  Corner  Lib Pin              Reference Pin  Required  Actual  Slack    Location         Pin
Min Period  n/a     MMCME2_ADV/CLKOUT0B  n/a            1.071     8.000   6.929    MMCME2_ADV_X1Y1  scemi_clkgen_pll/CLKOUT0B
Max Period  n/a     MMCME2_ADV/CLKOUT0B  n/a            213.360   8.000   205.360  MMCME2_ADV_X1Y1  scemi_clkgen_pll/CLKOUT0B



---------------------------------------------------------------------------------------------------
From Clock:  scemi_clkgen_pll$CLKOUT1
  To Clock:  scemi_clkgen_pll$CLKOUT1

Setup :               Failing Endpoints,  Worst Slack               ,  Total Violation             
Hold  :               Failing Endpoints,  Worst Slack               ,  Total Violation             
PW    :            0  Failing Endpoints,  Worst Slack        8.929ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         scemi_clkgen_pll$CLKOUT1
Waveform:           { 0 5 }
Period:             10.000
Sources:            { scemi_clkgen_pll/CLKOUT1 }

Check Type  Corner  Lib Pin             Reference Pin  Required  Actual  Slack    Location         Pin
Min Period  n/a     MMCME2_ADV/CLKOUT1  n/a            1.071     10.000  8.929    MMCME2_ADV_X1Y1  scemi_clkgen_pll/CLKOUT1
Max Period  n/a     MMCME2_ADV/CLKOUT1  n/a            213.360   10.000  203.360  MMCME2_ADV_X1Y1  scemi_clkgen_pll/CLKOUT1



---------------------------------------------------------------------------------------------------
From Clock:  scemi_clkgen_pll$CLKOUT1B
  To Clock:  scemi_clkgen_pll$CLKOUT1B

Setup :               Failing Endpoints,  Worst Slack               ,  Total Violation             
Hold  :               Failing Endpoints,  Worst Slack               ,  Total Violation             
PW    :            0  Failing Endpoints,  Worst Slack        8.929ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         scemi_clkgen_pll$CLKOUT1B
Waveform:           { 5 10 }
Period:             10.000
Sources:            { scemi_clkgen_pll/CLKOUT1B }

Check Type  Corner  Lib Pin              Reference Pin  Required  Actual  Slack    Location         Pin
Min Period  n/a     MMCME2_ADV/CLKOUT1B  n/a            1.071     10.000  8.929    MMCME2_ADV_X1Y1  scemi_clkgen_pll/CLKOUT1B
Max Period  n/a     MMCME2_ADV/CLKOUT1B  n/a            213.360   10.000  203.360  MMCME2_ADV_X1Y1  scemi_clkgen_pll/CLKOUT1B



---------------------------------------------------------------------------------------------------
From Clock:  scemi_clkgen_pll$CLKOUT2
  To Clock:  scemi_clkgen_pll$CLKOUT2

Setup :               Failing Endpoints,  Worst Slack               ,  Total Violation             
Hold  :               Failing Endpoints,  Worst Slack               ,  Total Violation             
PW    :            0  Failing Endpoints,  Worst Slack        8.929ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         scemi_clkgen_pll$CLKOUT2
Waveform:           { 0 5 }
Period:             10.000
Sources:            { scemi_clkgen_pll/CLKOUT2 }

Check Type  Corner  Lib Pin             Reference Pin  Required  Actual  Slack    Location         Pin
Min Period  n/a     MMCME2_ADV/CLKOUT2  n/a            1.071     10.000  8.929    MMCME2_ADV_X1Y1  scemi_clkgen_pll/CLKOUT2
Max Period  n/a     MMCME2_ADV/CLKOUT2  n/a            213.360   10.000  203.360  MMCME2_ADV_X1Y1  scemi_clkgen_pll/CLKOUT2



---------------------------------------------------------------------------------------------------
From Clock:  scemi_clkgen_pll$CLKOUT2B
  To Clock:  scemi_clkgen_pll$CLKOUT2B

Setup :               Failing Endpoints,  Worst Slack               ,  Total Violation             
Hold  :               Failing Endpoints,  Worst Slack               ,  Total Violation             
PW    :            0  Failing Endpoints,  Worst Slack        8.929ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         scemi_clkgen_pll$CLKOUT2B
Waveform:           { 5 10 }
Period:             10.000
Sources:            { scemi_clkgen_pll/CLKOUT2B }

Check Type  Corner  Lib Pin              Reference Pin  Required  Actual  Slack    Location         Pin
Min Period  n/a     MMCME2_ADV/CLKOUT2B  n/a            1.071     10.000  8.929    MMCME2_ADV_X1Y1  scemi_clkgen_pll/CLKOUT2B
Max Period  n/a     MMCME2_ADV/CLKOUT2B  n/a            213.360   10.000  203.360  MMCME2_ADV_X1Y1  scemi_clkgen_pll/CLKOUT2B



---------------------------------------------------------------------------------------------------
From Clock:  scemi_clkgen_pll$CLKOUT3
  To Clock:  scemi_clkgen_pll$CLKOUT3

Setup :               Failing Endpoints,  Worst Slack               ,  Total Violation             
Hold  :               Failing Endpoints,  Worst Slack               ,  Total Violation             
PW    :            0  Failing Endpoints,  Worst Slack        8.929ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         scemi_clkgen_pll$CLKOUT3
Waveform:           { 0 5 }
Period:             10.000
Sources:            { scemi_clkgen_pll/CLKOUT3 }

Check Type  Corner  Lib Pin             Reference Pin  Required  Actual  Slack    Location         Pin
Min Period  n/a     MMCME2_ADV/CLKOUT3  n/a            1.071     10.000  8.929    MMCME2_ADV_X1Y1  scemi_clkgen_pll/CLKOUT3
Max Period  n/a     MMCME2_ADV/CLKOUT3  n/a            213.360   10.000  203.360  MMCME2_ADV_X1Y1  scemi_clkgen_pll/CLKOUT3



---------------------------------------------------------------------------------------------------
From Clock:  scemi_clkgen_pll$CLKOUT3B
  To Clock:  scemi_clkgen_pll$CLKOUT3B

Setup :               Failing Endpoints,  Worst Slack               ,  Total Violation             
Hold  :               Failing Endpoints,  Worst Slack               ,  Total Violation             
PW    :            0  Failing Endpoints,  Worst Slack        8.929ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         scemi_clkgen_pll$CLKOUT3B
Waveform:           { 5 10 }
Period:             10.000
Sources:            { scemi_clkgen_pll/CLKOUT3B }

Check Type  Corner  Lib Pin              Reference Pin  Required  Actual  Slack    Location         Pin
Min Period  n/a     MMCME2_ADV/CLKOUT3B  n/a            1.071     10.000  8.929    MMCME2_ADV_X1Y1  scemi_clkgen_pll/CLKOUT3B
Max Period  n/a     MMCME2_ADV/CLKOUT3B  n/a            213.360   10.000  203.360  MMCME2_ADV_X1Y1  scemi_clkgen_pll/CLKOUT3B



---------------------------------------------------------------------------------------------------
From Clock:  scemi_clkgen_pll$CLKOUT4
  To Clock:  scemi_clkgen_pll$CLKOUT4

Setup :               Failing Endpoints,  Worst Slack               ,  Total Violation             
Hold  :               Failing Endpoints,  Worst Slack               ,  Total Violation             
PW    :            0  Failing Endpoints,  Worst Slack        8.929ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         scemi_clkgen_pll$CLKOUT4
Waveform:           { 0 5 }
Period:             10.000
Sources:            { scemi_clkgen_pll/CLKOUT4 }

Check Type  Corner  Lib Pin             Reference Pin  Required  Actual  Slack    Location         Pin
Min Period  n/a     MMCME2_ADV/CLKOUT4  n/a            1.071     10.000  8.929    MMCME2_ADV_X1Y1  scemi_clkgen_pll/CLKOUT4
Max Period  n/a     MMCME2_ADV/CLKOUT4  n/a            213.360   10.000  203.360  MMCME2_ADV_X1Y1  scemi_clkgen_pll/CLKOUT4



---------------------------------------------------------------------------------------------------
From Clock:  scemi_clkgen_pll$CLKOUT5
  To Clock:  scemi_clkgen_pll$CLKOUT5

Setup :               Failing Endpoints,  Worst Slack               ,  Total Violation             
Hold  :               Failing Endpoints,  Worst Slack               ,  Total Violation             
PW    :            0  Failing Endpoints,  Worst Slack        8.929ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         scemi_clkgen_pll$CLKOUT5
Waveform:           { 0 5 }
Period:             10.000
Sources:            { scemi_clkgen_pll/CLKOUT5 }

Check Type  Corner  Lib Pin             Reference Pin  Required  Actual  Slack    Location         Pin
Min Period  n/a     MMCME2_ADV/CLKOUT5  n/a            1.071     10.000  8.929    MMCME2_ADV_X1Y1  scemi_clkgen_pll/CLKOUT5
Max Period  n/a     MMCME2_ADV/CLKOUT5  n/a            213.360   10.000  203.360  MMCME2_ADV_X1Y1  scemi_clkgen_pll/CLKOUT5



---------------------------------------------------------------------------------------------------
From Clock:  scemi_clkgen_pll$CLKOUT6
  To Clock:  scemi_clkgen_pll$CLKOUT6

Setup :               Failing Endpoints,  Worst Slack               ,  Total Violation             
Hold  :               Failing Endpoints,  Worst Slack               ,  Total Violation             
PW    :            0  Failing Endpoints,  Worst Slack        8.929ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         scemi_clkgen_pll$CLKOUT6
Waveform:           { 0 5 }
Period:             10.000
Sources:            { scemi_clkgen_pll/CLKOUT6 }

Check Type  Corner  Lib Pin             Reference Pin  Required  Actual  Slack    Location         Pin
Min Period  n/a     MMCME2_ADV/CLKOUT6  n/a            1.071     10.000  8.929    MMCME2_ADV_X1Y1  scemi_clkgen_pll/CLKOUT6
Max Period  n/a     MMCME2_ADV/CLKOUT6  n/a            213.360   10.000  203.360  MMCME2_ADV_X1Y1  scemi_clkgen_pll/CLKOUT6



---------------------------------------------------------------------------------------------------
From Clock:  userclk2
  To Clock:  noc_clk

Setup :            0  Failing Endpoints,  Worst Slack        2.996ns,  Total Violation        0.000ns
Hold  :               Failing Endpoints,  Worst Slack               ,  Total Violation             
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.996ns  (required time - arrival time)
  Source:                 scemi_fifoRxData_elem0_status_0_reg/C
                            (rising edge-triggered cell FDRE clocked by userclk2)
  Destination:            scemi_bridge/pbb_dispatcher/tlp_in_fifo/data1_reg_reg[66]/CE
                            (rising edge-triggered cell FDRE clocked by noc_clk)
  Path Group:             noc_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        4.803ns  (logic 0.457ns (9.515%)  route 4.346ns (90.485%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X199Y125                                    0.000     0.000 r  scemi_fifoRxData_elem0_status_0_reg/C
    SLICE_X199Y125       FDRE (Prop_fdre_C_Q)         0.223     0.223 r  scemi_fifoRxData_elem0_status_0_reg/Q
                         net (fo=10, routed)          0.585     0.808    scemi_bridge/pbb_dispatcher/tlp_in_fifo/scemi_fifoRxData_elem0_status_0
    SLICE_X198Y122       LUT6 (Prop_lut6_I3_O)        0.043     0.851 f  scemi_bridge/pbb_dispatcher/tlp_in_fifo/scemi_fifoRxData_block1_status_i_2/O
                         net (fo=4, routed)           0.437     1.288    scemi_bridge/pbb_dispatcher/tlp_in_fifo/n_0_scemi_fifoRxData_block1_status_i_2
    SLICE_X198Y125       LUT5 (Prop_lut5_I4_O)        0.053     1.341 r  scemi_bridge/pbb_dispatcher/tlp_in_fifo/data1_reg[152]_i_3__1/O
                         net (fo=7, routed)           0.362     1.703    scemi_bridge/pbb_dispatcher/tlp_in_fifo/CAN_FIRE_RL_scemi_send_data
    SLICE_X199Y119       LUT2 (Prop_lut2_I0_O)        0.138     1.841 r  scemi_bridge/pbb_dispatcher/tlp_in_fifo/data1_reg[152]_i_1__3/O
                         net (fo=137, routed)         2.962     4.803    scemi_bridge/pbb_dispatcher/tlp_in_fifo/d1di
    SLICE_X167Y118       FDRE                                         r  scemi_bridge/pbb_dispatcher/tlp_in_fifo/data1_reg_reg[66]/CE
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X167Y118       FDRE (Setup_fdre_C_CE)      -0.201     7.799    scemi_bridge/pbb_dispatcher/tlp_in_fifo/data1_reg_reg[66]
  -------------------------------------------------------------------
                         required time                          7.799    
                         arrival time                          -4.803    
  -------------------------------------------------------------------
                         slack                                  2.996    





---------------------------------------------------------------------------------------------------
From Clock:  core_clock
  To Clock:  cclock

Setup :            0  Failing Endpoints,  Worst Slack       12.382ns,  Total Violation        0.000ns
Hold  :               Failing Endpoints,  Worst Slack               ,  Total Violation             
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             12.382ns  (required time - arrival time)
  Source:                 scemi_clk_port_scemi_rstgen_rstgen/rst_reg/C
                            (rising edge-triggered cell FDCE clocked by core_clock)
  Destination:            scemi_processor_resp_res_fifo/sGEnqPtr1_reg[2]/CLR
                            (rising edge-triggered cell FDCE clocked by cclock)
  Path Group:             cclock
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (MaxDelay Path 20.000ns)
  Data Path Delay:        7.406ns  (logic 0.402ns (5.428%)  route 7.004ns (94.572%))
  Logic Levels:           3  (BUFG=1 LUT1=1 LUT2=1)
  Timing Exception:       MaxDelay Path 20.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X194Y155                                    0.000     0.000 r  scemi_clk_port_scemi_rstgen_rstgen/rst_reg/C
    SLICE_X194Y155       FDCE (Prop_fdce_C_Q)         0.223     0.223 r  scemi_clk_port_scemi_rstgen_rstgen/rst_reg/Q
                         net (fo=10, routed)          1.632     1.855    scemi_clk_port_scemi_rstgen_rstgen/scemi_clk_port_scemi_rstgen_rstgen$OUT_RST
    SLICE_X170Y162       LUT2 (Prop_lut2_I0_O)        0.043     1.898 r  scemi_clk_port_scemi_rstgen_rstgen/scemi_clk_port_scemi_cReset_i_1/O
                         net (fo=1, routed)           2.607     4.505    scemi_clk_port_scemi_rstgen_final_reset$RST_OUT
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.093     4.598 r  scemi_clk_port_scemi_cReset/O
                         net (fo=4, routed)           1.482     6.079    scemi_processor_resp_res_fifo/scemi_clk_port_scemi_cReset$O
    SLICE_X175Y150       LUT1 (Prop_lut1_I0_O)        0.043     6.122 f  scemi_processor_resp_res_fifo/dGDeqPtr[2]_i_1__2/O
                         net (fo=45, routed)          1.284     7.406    scemi_processor_resp_res_fifo/O2
    SLICE_X173Y150       FDCE                                         f  scemi_processor_resp_res_fifo/sGEnqPtr1_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         max delay                   20.000    20.000    
    SLICE_X173Y150       FDCE (Recov_fdce_C_CLR)     -0.212    19.788    scemi_processor_resp_res_fifo/sGEnqPtr1_reg[2]
  -------------------------------------------------------------------
                         required time                         19.788    
                         arrival time                          -7.406    
  -------------------------------------------------------------------
                         slack                                 12.382    





---------------------------------------------------------------------------------------------------
From Clock:  uclock
  To Clock:  cclock

Setup :            0  Failing Endpoints,  Worst Slack       16.976ns,  Total Violation        0.000ns
Hold  :               Failing Endpoints,  Worst Slack               ,  Total Violation             
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             16.976ns  (required time - arrival time)
  Source:                 scemi_rstgen_inv_rstgen/rstSync/reset_hold_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by uclock)
  Destination:            scemi_dut_softrst_req_res_fifo/dNotEmptyReg_reg/CLR
                            (rising edge-triggered cell FDCE clocked by cclock)
  Path Group:             cclock
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (MaxDelay Path 20.000ns)
  Data Path Delay:        2.870ns  (logic 0.302ns (10.522%)  route 2.568ns (89.478%))
  Logic Levels:           1  (LUT2=1)
  Timing Exception:       MaxDelay Path 20.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X170Y158                                    0.000     0.000 r  scemi_rstgen_inv_rstgen/rstSync/reset_hold_reg[1]/C
    SLICE_X170Y158       FDCE (Prop_fdce_C_Q)         0.259     0.259 r  scemi_rstgen_inv_rstgen/rstSync/reset_hold_reg[1]/Q
                         net (fo=9, routed)           0.454     0.713    scemi_rstgen_inv_rstgen/rstSync/Q[0]
    SLICE_X172Y156       LUT2 (Prop_lut2_I0_O)        0.043     0.756 f  scemi_rstgen_inv_rstgen/rstSync/dGDeqPtr[2]_i_2__0/O
                         net (fo=266, routed)         2.114     2.870    scemi_dut_softrst_req_res_fifo/I4
    SLICE_X186Y154       FDCE                                         f  scemi_dut_softrst_req_res_fifo/dNotEmptyReg_reg/CLR
  -------------------------------------------------------------------    -------------------

                         max delay                   20.000    20.000    
    SLICE_X186Y154       FDCE (Recov_fdce_C_CLR)     -0.154    19.846    scemi_dut_softrst_req_res_fifo/dNotEmptyReg_reg
  -------------------------------------------------------------------
                         required time                         19.846    
                         arrival time                          -2.870    
  -------------------------------------------------------------------
                         slack                                 16.976    





---------------------------------------------------------------------------------------------------
From Clock:  my_clk_usr
  To Clock:  cclock

Setup :            0  Failing Endpoints,  Worst Slack       16.802ns,  Total Violation        0.000ns
Hold  :               Failing Endpoints,  Worst Slack               ,  Total Violation             
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             16.802ns  (required time - arrival time)
  Source:                 scemi_dut_dut_dutIfc_m_dut/rst_usr/reset_hold_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by my_clk_usr)
  Destination:            scemi_dut_dut_dutIfc_m_dut/fromApSyncQ/dGDeqPtr1_reg[0]/PRE
                            (rising edge-triggered cell FDPE clocked by cclock)
  Path Group:             cclock
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (MaxDelay Path 20.000ns)
  Data Path Delay:        3.011ns  (logic 0.302ns (10.029%)  route 2.709ns (89.971%))
  Logic Levels:           1  (LUT1=1)
  Timing Exception:       MaxDelay Path 20.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X150Y124                                    0.000     0.000 r  scemi_dut_dut_dutIfc_m_dut/rst_usr/reset_hold_reg[5]/C
    SLICE_X150Y124       FDCE (Prop_fdce_C_Q)         0.259     0.259 r  scemi_dut_dut_dutIfc_m_dut/rst_usr/reset_hold_reg[5]/Q
                         net (fo=132, routed)         1.835     2.094    scemi_dut_dut_dutIfc_m_dut/rst_usr/rst_usr$OUT_RST
    SLICE_X154Y141       LUT1 (Prop_lut1_I0_O)        0.043     2.137 f  scemi_dut_dut_dutIfc_m_dut/rst_usr/from_mp_counter[2]_i_1/O
                         net (fo=45, routed)          0.874     3.011    scemi_dut_dut_dutIfc_m_dut/fromApSyncQ/I1
    SLICE_X162Y140       FDPE                                         f  scemi_dut_dut_dutIfc_m_dut/fromApSyncQ/dGDeqPtr1_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         max delay                   20.000    20.000    
    SLICE_X162Y140       FDPE (Recov_fdpe_C_PRE)     -0.187    19.813    scemi_dut_dut_dutIfc_m_dut/fromApSyncQ/dGDeqPtr1_reg[0]
  -------------------------------------------------------------------
                         required time                         19.813    
                         arrival time                          -3.011    
  -------------------------------------------------------------------
                         slack                                 16.802    





---------------------------------------------------------------------------------------------------
From Clock:  core_clock
  To Clock:  uclock

Setup :            0  Failing Endpoints,  Worst Slack       12.409ns,  Total Violation        0.000ns
Hold  :               Failing Endpoints,  Worst Slack               ,  Total Violation             
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             12.409ns  (required time - arrival time)
  Source:                 scemi_clk_port_scemi_rstgen_rstgen/rst_reg/C
                            (rising edge-triggered cell FDCE clocked by core_clock)
  Destination:            scemi_dut_softrst_resp_res_fifo/dEnqPtr_reg[0]/CLR
                            (rising edge-triggered cell FDCE clocked by uclock)
  Path Group:             uclock
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (MaxDelay Path 20.000ns)
  Data Path Delay:        7.379ns  (logic 0.402ns (5.448%)  route 6.977ns (94.552%))
  Logic Levels:           3  (BUFG=1 LUT1=1 LUT2=1)
  Timing Exception:       MaxDelay Path 20.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X194Y155                                    0.000     0.000 r  scemi_clk_port_scemi_rstgen_rstgen/rst_reg/C
    SLICE_X194Y155       FDCE (Prop_fdce_C_Q)         0.223     0.223 r  scemi_clk_port_scemi_rstgen_rstgen/rst_reg/Q
                         net (fo=10, routed)          1.632     1.855    scemi_clk_port_scemi_rstgen_rstgen/scemi_clk_port_scemi_rstgen_rstgen$OUT_RST
    SLICE_X170Y162       LUT2 (Prop_lut2_I0_O)        0.043     1.898 r  scemi_clk_port_scemi_rstgen_rstgen/scemi_clk_port_scemi_cReset_i_1/O
                         net (fo=1, routed)           2.607     4.505    scemi_clk_port_scemi_rstgen_final_reset$RST_OUT
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.093     4.598 r  scemi_clk_port_scemi_cReset/O
                         net (fo=4, routed)           1.482     6.079    scemi_processor_resp_res_fifo/scemi_clk_port_scemi_cReset$O
    SLICE_X175Y150       LUT1 (Prop_lut1_I0_O)        0.043     6.122 f  scemi_processor_resp_res_fifo/dGDeqPtr[2]_i_1__2/O
                         net (fo=45, routed)          1.257     7.379    scemi_dut_softrst_resp_res_fifo/I1
    SLICE_X189Y155       FDCE                                         f  scemi_dut_softrst_resp_res_fifo/dEnqPtr_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         max delay                   20.000    20.000    
    SLICE_X189Y155       FDCE (Recov_fdce_C_CLR)     -0.212    19.788    scemi_dut_softrst_resp_res_fifo/dEnqPtr_reg[0]
  -------------------------------------------------------------------
                         required time                         19.788    
                         arrival time                          -7.379    
  -------------------------------------------------------------------
                         slack                                 12.409    





---------------------------------------------------------------------------------------------------
From Clock:  cclock
  To Clock:  uclock

Setup :            0  Failing Endpoints,  Worst Slack       13.649ns,  Total Violation        0.000ns
Hold  :               Failing Endpoints,  Worst Slack               ,  Total Violation             
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             13.649ns  (required time - arrival time)
  Source:                 scemi_clk_port_scemi_rstgen_inv_rstgen/rstSync/reset_hold_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by cclock)
  Destination:            scemi_dut_softrst_resp_res_fifo/dEnqPtr_reg[0]/CLR
                            (rising edge-triggered cell FDCE clocked by uclock)
  Path Group:             uclock
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (MaxDelay Path 20.000ns)
  Data Path Delay:        6.139ns  (logic 0.438ns (7.135%)  route 5.701ns (92.865%))
  Logic Levels:           3  (BUFG=1 LUT1=1 LUT2=1)
  Timing Exception:       MaxDelay Path 20.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X170Y162                                    0.000     0.000 r  scemi_clk_port_scemi_rstgen_inv_rstgen/rstSync/reset_hold_reg[1]/C
    SLICE_X170Y162       FDCE (Prop_fdce_C_Q)         0.259     0.259 r  scemi_clk_port_scemi_rstgen_inv_rstgen/rstSync/reset_hold_reg[1]/Q
                         net (fo=1, routed)           0.356     0.615    scemi_clk_port_scemi_rstgen_rstgen/Q[0]
    SLICE_X170Y162       LUT2 (Prop_lut2_I1_O)        0.043     0.658 r  scemi_clk_port_scemi_rstgen_rstgen/scemi_clk_port_scemi_cReset_i_1/O
                         net (fo=1, routed)           2.607     3.264    scemi_clk_port_scemi_rstgen_final_reset$RST_OUT
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.093     3.357 r  scemi_clk_port_scemi_cReset/O
                         net (fo=4, routed)           1.482     4.839    scemi_processor_resp_res_fifo/scemi_clk_port_scemi_cReset$O
    SLICE_X175Y150       LUT1 (Prop_lut1_I0_O)        0.043     4.882 f  scemi_processor_resp_res_fifo/dGDeqPtr[2]_i_1__2/O
                         net (fo=45, routed)          1.257     6.139    scemi_dut_softrst_resp_res_fifo/I1
    SLICE_X189Y155       FDCE                                         f  scemi_dut_softrst_resp_res_fifo/dEnqPtr_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         max delay                   20.000    20.000    
    SLICE_X189Y155       FDCE (Recov_fdce_C_CLR)     -0.212    19.788    scemi_dut_softrst_resp_res_fifo/dEnqPtr_reg[0]
  -------------------------------------------------------------------
                         required time                         19.788    
                         arrival time                          -6.139    
  -------------------------------------------------------------------
                         slack                                 13.649    





---------------------------------------------------------------------------------------------------
From Clock:  cclock
  To Clock:  my_clk_usr

Setup :            0  Failing Endpoints,  Worst Slack       13.342ns,  Total Violation        0.000ns
Hold  :               Failing Endpoints,  Worst Slack               ,  Total Violation             
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             13.342ns  (required time - arrival time)
  Source:                 scemi_dut_dut_dutIfc_myrst/rstSync/reset_hold_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by cclock)
  Destination:            scemi_dut_dut_dutIfc_m_dut/rst_usr/reset_hold_reg_c/CLR
                            (rising edge-triggered cell FDCE clocked by my_clk_usr)
  Path Group:             my_clk_usr
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            15.000ns  (MaxDelay Path 15.000ns)
  Data Path Delay:        1.446ns  (logic 0.302ns (20.883%)  route 1.144ns (79.117%))
  Logic Levels:           1  (LUT1=1)
  Timing Exception:       MaxDelay Path 15.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X164Y126                                    0.000     0.000 r  scemi_dut_dut_dutIfc_myrst/rstSync/reset_hold_reg[6]/C
    SLICE_X164Y126       FDCE (Prop_fdce_C_Q)         0.259     0.259 r  scemi_dut_dut_dutIfc_myrst/rstSync/reset_hold_reg[6]/Q
                         net (fo=1, routed)           0.439     0.698    scemi_dut_dut_dutIfc_myrst/rstSync/OUT_RST
    SLICE_X164Y126       LUT1 (Prop_lut1_I0_O)        0.043     0.741 f  scemi_dut_dut_dutIfc_myrst/rstSync/dGDeqPtr[2]_i_2/O
                         net (fo=26, routed)          0.705     1.446    scemi_dut_dut_dutIfc_m_dut/rst_usr/I1
    SLICE_X151Y124       FDCE                                         f  scemi_dut_dut_dutIfc_m_dut/rst_usr/reset_hold_reg_c/CLR
  -------------------------------------------------------------------    -------------------

                         max delay                   15.000    15.000    
    SLICE_X151Y124       FDCE (Recov_fdce_C_CLR)     -0.212    14.788    scemi_dut_dut_dutIfc_m_dut/rst_usr/reset_hold_reg_c
  -------------------------------------------------------------------
                         required time                         14.788    
                         arrival time                          -1.446    
  -------------------------------------------------------------------
                         slack                                 13.342    





---------------------------------------------------------------------------------------------------
From Clock:  noc_clk
  To Clock:  userclk2

Setup :            0  Failing Endpoints,  Worst Slack        4.366ns,  Total Violation        0.000ns
Hold  :               Failing Endpoints,  Worst Slack               ,  Total Violation             
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.366ns  (required time - arrival time)
  Source:                 scemi_fifoRxData_block0_status_reg/C
                            (rising edge-triggered cell FDRE clocked by noc_clk)
  Destination:            scemi_fifoRxData_elem_0_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by userclk2)
  Path Group:             userclk2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        3.699ns  (logic 0.565ns (15.275%)  route 3.134ns (84.725%))
  Logic Levels:           5  (LUT3=1 LUT4=3 LUT5=1)
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X200Y122                                    0.000     0.000 r  scemi_fifoRxData_block0_status_reg/C
    SLICE_X200Y122       FDRE (Prop_fdre_C_Q)         0.259     0.259 r  scemi_fifoRxData_block0_status_reg/Q
                         net (fo=9, routed)           0.855     1.114    scemi_inFifo/scemi_fifoRxData_block0_status
    SLICE_X197Y125       LUT3 (Prop_lut3_I2_O)        0.043     1.157 f  scemi_inFifo/scemi_rOddBeat_i_4/O
                         net (fo=1, routed)           0.150     1.307    scemi_inFifo/n_0_scemi_rOddBeat_i_4
    SLICE_X197Y125       LUT5 (Prop_lut5_I4_O)        0.043     1.350 f  scemi_inFifo/scemi_rOddBeat_i_3/O
                         net (fo=9, routed)           0.272     1.622    scemi_inFifo/O1
    SLICE_X198Y125       LUT4 (Prop_lut4_I3_O)        0.045     1.667 r  scemi_inFifo/scemi_rOddBeat_i_1/O
                         net (fo=8, routed)           0.288     1.955    scemi_inFifo/scemi_rOddBeat$EN
    SLICE_X197Y124       LUT4 (Prop_lut4_I0_O)        0.132     2.087 r  scemi_inFifo/scemi_fifoRxData_elem_0[80]_i_3/O
                         net (fo=72, routed)          1.569     3.656    scemi_inFifo/n_0_scemi_fifoRxData_elem_0[80]_i_3
    SLICE_X170Y131       LUT4 (Prop_lut4_I2_O)        0.043     3.699 r  scemi_inFifo/scemi_fifoRxData_elem_0[8]_i_1/O
                         net (fo=1, routed)           0.000     3.699    n_268_scemi_inFifo
    SLICE_X170Y131       FDRE                                         r  scemi_fifoRxData_elem_0_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X170Y131       FDRE (Setup_fdre_C_D)        0.065     8.065    scemi_fifoRxData_elem_0_reg[8]
  -------------------------------------------------------------------
                         required time                          8.065    
                         arrival time                          -3.699    
  -------------------------------------------------------------------
                         slack                                  4.366    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  cclock
  To Clock:  cclock

Setup :            0  Failing Endpoints,  Worst Slack       12.986ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.460ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             12.986ns  (required time - arrival time)
  Source:                 scemi_clk_port_scemi_rstgen_inv_rstgen/rstSync/reset_hold_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by cclock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            scemi_dut_softrst_resp_res_fifo/sGEnqPtr1_reg[2]/CLR
                            (recovery check against rising-edge clock cclock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (cclock rise@20.000ns - cclock rise@0.000ns)
  Data Path Delay:        6.046ns  (logic 0.438ns (7.244%)  route 5.608ns (92.756%))
  Logic Levels:           3  (BUFG=1 LUT1=1 LUT2=1)
  Clock Path Skew:        -0.684ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.232ns = ( 24.232 - 20.000 ) 
    Source Clock Delay      (SCD):    5.233ns
    Clock Pessimism Removal (CPR):    0.318ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cclock rise edge)     0.000     0.000 r  
    MMCME2_ADV_X1Y1      MMCME2_ADV                   0.000     0.000 r  scemi_clkgen_pll/CLKOUT0
                         net (fo=1, routed)           2.138     2.138    scemi_clkgen_pll$CLKOUT0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     2.231 r  scemi_clkgen_clkout0buffer/O
                         net (fo=6754, routed)        1.950     4.181    scemi_clkgen_clkout0buffer$O
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.520    -0.339 r  scemi_scemi_clkgen_mmcm/CLKOUT0
                         net (fo=1, routed)           2.477     2.138    scemi_scemi_clkgen_mmcm$CLKOUT0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.093     2.231 r  scemi_scemi_clkgen_clkout0buf/O
                         net (fo=174, routed)         1.490     3.721    scemi_clk_port_scemi_clkgen/scemi_scemi_clkgen_clkout0buf$O
    SLICE_X205Y155       FDCE (Prop_fdce_C_Q)         0.223     3.944 r  scemi_clk_port_scemi_clkgen/current_clk_reg/Q
                         net (fo=120, routed)         1.289     5.233    scemi_clk_port_scemi_rstgen_inv_rstgen/rstSync/sCLK
    SLICE_X170Y162                                                    r  scemi_clk_port_scemi_rstgen_inv_rstgen/rstSync/reset_hold_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X170Y162       FDCE (Prop_fdce_C_Q)         0.259     5.492 r  scemi_clk_port_scemi_rstgen_inv_rstgen/rstSync/reset_hold_reg[1]/Q
                         net (fo=1, routed)           0.356     5.848    scemi_clk_port_scemi_rstgen_rstgen/Q[0]
    SLICE_X170Y162       LUT2 (Prop_lut2_I1_O)        0.043     5.891 r  scemi_clk_port_scemi_rstgen_rstgen/scemi_clk_port_scemi_cReset_i_1/O
                         net (fo=1, routed)           2.607     8.498    scemi_clk_port_scemi_rstgen_final_reset$RST_OUT
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.093     8.591 r  scemi_clk_port_scemi_cReset/O
                         net (fo=4, routed)           1.482    10.072    scemi_processor_resp_res_fifo/scemi_clk_port_scemi_cReset$O
    SLICE_X175Y150       LUT1 (Prop_lut1_I0_O)        0.043    10.115 f  scemi_processor_resp_res_fifo/dGDeqPtr[2]_i_1__2/O
                         net (fo=45, routed)          1.165    11.280    scemi_dut_softrst_resp_res_fifo/I1
    SLICE_X189Y154       FDCE                                         f  scemi_dut_softrst_resp_res_fifo/sGEnqPtr1_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock cclock rise edge)    20.000    20.000 r  
    MMCME2_ADV_X1Y1      MMCME2_ADV                   0.000    20.000 r  scemi_clkgen_pll/CLKOUT0
                         net (fo=1, routed)           2.013    22.013    scemi_clkgen_pll$CLKOUT0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    22.096 r  scemi_clkgen_clkout0buffer/O
                         net (fo=6754, routed)        1.789    23.885    scemi_clkgen_clkout0buffer$O
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.216    19.669 r  scemi_scemi_clkgen_mmcm/CLKOUT0
                         net (fo=1, routed)           2.344    22.013    scemi_scemi_clkgen_mmcm$CLKOUT0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.083    22.096 r  scemi_scemi_clkgen_clkout0buf/O
                         net (fo=174, routed)         1.352    23.448    scemi_clk_port_scemi_clkgen/scemi_scemi_clkgen_clkout0buf$O
    SLICE_X205Y155       FDCE (Prop_fdce_C_Q)         0.178    23.626 r  scemi_clk_port_scemi_clkgen/current_clk_reg/Q
                         net (fo=120, routed)         0.606    24.232    scemi_dut_softrst_resp_res_fifo/scemi_clk_port_scemi_clkgen$CLK_OUT
    SLICE_X189Y154                                                    r  scemi_dut_softrst_resp_res_fifo/sGEnqPtr1_reg[2]/C
                         clock pessimism              0.318    24.550    
                         clock uncertainty           -0.072    24.477    
    SLICE_X189Y154       FDCE (Recov_fdce_C_CLR)     -0.212    24.265    scemi_dut_softrst_resp_res_fifo/sGEnqPtr1_reg[2]
  -------------------------------------------------------------------
                         required time                         24.265    
                         arrival time                         -11.280    
  -------------------------------------------------------------------
                         slack                                 12.986    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.460ns  (arrival time - required time)
  Source:                 scemi_dut_dut_dutIfc_myrst/rstSync/reset_hold_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by cclock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            scemi_dut_dut_dutIfc_m_dut/toApSyncQ/sDeqPtr_reg[0]/CLR
                            (removal check against rising-edge clock cclock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (cclock rise@0.000ns - cclock rise@0.000ns)
  Data Path Delay:        0.631ns  (logic 0.146ns (23.147%)  route 0.485ns (76.853%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.221ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.291ns
    Source Clock Delay      (SCD):    2.773ns
    Clock Pessimism Removal (CPR):    0.297ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cclock rise edge)     0.000     0.000 r  
    MMCME2_ADV_X1Y1      MMCME2_ADV                   0.000     0.000 r  scemi_clkgen_pll/CLKOUT0
                         net (fo=1, routed)           0.946     0.946    scemi_clkgen_pll$CLKOUT0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.972 r  scemi_clkgen_clkout0buffer/O
                         net (fo=6754, routed)        0.766     1.738    scemi_clkgen_clkout0buffer$O
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.925    -0.187 r  scemi_scemi_clkgen_mmcm/CLKOUT0
                         net (fo=1, routed)           1.133     0.946    scemi_scemi_clkgen_mmcm$CLKOUT0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     0.972 r  scemi_scemi_clkgen_clkout0buf/O
                         net (fo=174, routed)         0.704     1.676    scemi_clk_port_scemi_clkgen/scemi_scemi_clkgen_clkout0buf$O
    SLICE_X205Y155       FDCE (Prop_fdce_C_Q)         0.100     1.776 r  scemi_clk_port_scemi_clkgen/current_clk_reg/Q
                         net (fo=120, routed)         0.997     2.773    scemi_dut_dut_dutIfc_myrst/rstSync/scemi_clk_port_scemi_clkgen$CLK_OUT
    SLICE_X164Y126                                                    r  scemi_dut_dut_dutIfc_myrst/rstSync/reset_hold_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X164Y126       FDCE (Prop_fdce_C_Q)         0.118     2.891 r  scemi_dut_dut_dutIfc_myrst/rstSync/reset_hold_reg[6]/Q
                         net (fo=1, routed)           0.228     3.118    scemi_dut_dut_dutIfc_myrst/rstSync/OUT_RST
    SLICE_X164Y126       LUT1 (Prop_lut1_I0_O)        0.028     3.146 f  scemi_dut_dut_dutIfc_myrst/rstSync/dGDeqPtr[2]_i_2/O
                         net (fo=26, routed)          0.257     3.403    scemi_dut_dut_dutIfc_m_dut/toApSyncQ/I1
    SLICE_X162Y126       FDCE                                         f  scemi_dut_dut_dutIfc_m_dut/toApSyncQ/sDeqPtr_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock cclock rise edge)     0.000     0.000 r  
    MMCME2_ADV_X1Y1      MMCME2_ADV                   0.000     0.000 r  scemi_clkgen_pll/CLKOUT0
                         net (fo=1, routed)           1.012     1.012    scemi_clkgen_pll$CLKOUT0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.042 r  scemi_clkgen_clkout0buffer/O
                         net (fo=6754, routed)        1.036     2.078    scemi_clkgen_clkout0buffer$O
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.267    -0.189 r  scemi_scemi_clkgen_mmcm/CLKOUT0
                         net (fo=1, routed)           1.201     1.012    scemi_scemi_clkgen_mmcm$CLKOUT0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.030     1.042 r  scemi_scemi_clkgen_clkout0buf/O
                         net (fo=174, routed)         0.907     1.949    scemi_clk_port_scemi_clkgen/scemi_scemi_clkgen_clkout0buf$O
    SLICE_X205Y155       FDCE (Prop_fdce_C_Q)         0.124     2.073 r  scemi_clk_port_scemi_clkgen/current_clk_reg/Q
                         net (fo=120, routed)         1.218     3.291    scemi_dut_dut_dutIfc_m_dut/toApSyncQ/scemi_clk_port_scemi_clkgen$CLK_OUT
    SLICE_X162Y126                                                    r  scemi_dut_dut_dutIfc_m_dut/toApSyncQ/sDeqPtr_reg[0]/C
                         clock pessimism             -0.297     2.994    
    SLICE_X162Y126       FDCE (Remov_fdce_C_CLR)     -0.050     2.944    scemi_dut_dut_dutIfc_m_dut/toApSyncQ/sDeqPtr_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.944    
                         arrival time                           3.403    
  -------------------------------------------------------------------
                         slack                                  0.460    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  core_clock
  To Clock:  core_clock

Setup :            0  Failing Endpoints,  Worst Slack        1.997ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.478ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.997ns  (required time - arrival time)
  Source:                 scemi_network_status/rstSync/reset_hold_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by core_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            scemi_rstgen_init_reg/CLR
                            (recovery check against rising-edge clock core_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (core_clock fall@5.000ns - core_clock rise@0.000ns)
  Data Path Delay:        2.650ns  (logic 0.330ns (12.454%)  route 2.320ns (87.546%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.130ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.326ns = ( 8.326 - 5.000 ) 
    Source Clock Delay      (SCD):    3.677ns
    Clock Pessimism Removal (CPR):    0.221ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock core_clock rise edge)
                                                      0.000     0.000 r  
    MMCME2_ADV_X1Y1      MMCME2_ADV                   0.000     0.000 r  scemi_clkgen_pll/CLKOUT0
                         net (fo=1, routed)           2.138     2.138    scemi_clkgen_pll$CLKOUT0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     2.231 r  scemi_clkgen_clkout0buffer/O
                         net (fo=6754, routed)        1.950     4.181    scemi_clkgen_clkout0buffer$O
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.520    -0.339 r  scemi_scemi_clkgen_mmcm/CLKOUT0
                         net (fo=1, routed)           2.477     2.138    scemi_scemi_clkgen_mmcm$CLKOUT0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.093     2.231 r  scemi_scemi_clkgen_clkout0buf/O
                         net (fo=174, routed)         1.446     3.677    scemi_network_status/rstSync/scemi_scemi_clkgen_clkout0buf$O
    SLICE_X195Y153                                                    r  scemi_network_status/rstSync/reset_hold_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X195Y153       FDCE (Prop_fdce_C_Q)         0.204     3.881 r  scemi_network_status/rstSync/reset_hold_reg[4]/Q
                         net (fo=1, routed)           0.237     4.118    scemi_network_status/rstSync/OUT_RST
    SLICE_X195Y153       LUT1 (Prop_lut1_I0_O)        0.126     4.244 f  scemi_network_status/rstSync/scemi_clockGenerators_clock_gens_reset_counter[0]_i_1/O
                         net (fo=169, routed)         2.083     6.327    clear
    SLICE_X170Y160       FDCE                                         f  scemi_rstgen_init_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock core_clock fall edge)
                                                      5.000     5.000 f  
    MMCME2_ADV_X1Y1      MMCME2_ADV                   0.000     5.000 f  scemi_clkgen_pll/CLKOUT0
                         net (fo=1, routed)           2.013     7.013    scemi_clkgen_pll$CLKOUT0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     7.096 f  scemi_clkgen_clkout0buffer/O
                         net (fo=6754, routed)        1.789     8.885    scemi_clkgen_clkout0buffer$O
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.216     4.669 f  scemi_scemi_clkgen_mmcm/CLKOUT0
                         net (fo=1, routed)           2.344     7.013    scemi_scemi_clkgen_mmcm$CLKOUT0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.083     7.096 f  scemi_scemi_clkgen_clkout0buf/O
                         net (fo=174, routed)         1.230     8.326    scemi_scemi_clkgen_clkout0buf$O
    SLICE_X170Y160                                                    r  scemi_rstgen_init_reg/C  (IS_INVERTED)
                         clock pessimism              0.221     8.547    
                         clock uncertainty           -0.072     8.475    
    SLICE_X170Y160       FDCE (Recov_fdce_C_CLR)     -0.151     8.324    scemi_rstgen_init_reg
  -------------------------------------------------------------------
                         required time                          8.324    
                         arrival time                          -6.327    
  -------------------------------------------------------------------
                         slack                                  1.997    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.478ns  (arrival time - required time)
  Source:                 scemi_network_status/rstSync/reset_hold_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by core_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            scemi_clk_port_scemi_rstgen_rstgen/rst_reg/CLR
                            (removal check against rising-edge clock core_clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (core_clock rise@0.000ns - core_clock rise@0.000ns)
  Data Path Delay:        0.423ns  (logic 0.157ns (37.111%)  route 0.266ns (62.889%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.923ns
    Source Clock Delay      (SCD):    1.650ns
    Clock Pessimism Removal (CPR):    0.259ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock core_clock rise edge)
                                                      0.000     0.000 r  
    MMCME2_ADV_X1Y1      MMCME2_ADV                   0.000     0.000 r  scemi_clkgen_pll/CLKOUT0
                         net (fo=1, routed)           0.946     0.946    scemi_clkgen_pll$CLKOUT0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.972 r  scemi_clkgen_clkout0buffer/O
                         net (fo=6754, routed)        0.766     1.738    scemi_clkgen_clkout0buffer$O
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.925    -0.187 r  scemi_scemi_clkgen_mmcm/CLKOUT0
                         net (fo=1, routed)           1.133     0.946    scemi_scemi_clkgen_mmcm$CLKOUT0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     0.972 r  scemi_scemi_clkgen_clkout0buf/O
                         net (fo=174, routed)         0.678     1.650    scemi_network_status/rstSync/scemi_scemi_clkgen_clkout0buf$O
    SLICE_X195Y153                                                    r  scemi_network_status/rstSync/reset_hold_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X195Y153       FDCE (Prop_fdce_C_Q)         0.091     1.741 r  scemi_network_status/rstSync/reset_hold_reg[4]/Q
                         net (fo=1, routed)           0.116     1.857    scemi_network_status/rstSync/OUT_RST
    SLICE_X195Y153       LUT1 (Prop_lut1_I0_O)        0.066     1.923 f  scemi_network_status/rstSync/scemi_clockGenerators_clock_gens_reset_counter[0]_i_1/O
                         net (fo=169, routed)         0.150     2.073    scemi_clk_port_scemi_rstgen_rstgen/clear
    SLICE_X194Y155       FDCE                                         f  scemi_clk_port_scemi_rstgen_rstgen/rst_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock core_clock rise edge)
                                                      0.000     0.000 r  
    MMCME2_ADV_X1Y1      MMCME2_ADV                   0.000     0.000 r  scemi_clkgen_pll/CLKOUT0
                         net (fo=1, routed)           1.012     1.012    scemi_clkgen_pll$CLKOUT0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.042 r  scemi_clkgen_clkout0buffer/O
                         net (fo=6754, routed)        1.036     2.078    scemi_clkgen_clkout0buffer$O
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.267    -0.189 r  scemi_scemi_clkgen_mmcm/CLKOUT0
                         net (fo=1, routed)           1.201     1.012    scemi_scemi_clkgen_mmcm$CLKOUT0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.030     1.042 r  scemi_scemi_clkgen_clkout0buf/O
                         net (fo=174, routed)         0.881     1.923    scemi_clk_port_scemi_rstgen_rstgen/scemi_scemi_clkgen_clkout0buf$O
    SLICE_X194Y155                                                    r  scemi_clk_port_scemi_rstgen_rstgen/rst_reg/C
                         clock pessimism             -0.259     1.664    
    SLICE_X194Y155       FDCE (Remov_fdce_C_CLR)     -0.069     1.595    scemi_clk_port_scemi_rstgen_rstgen/rst_reg
  -------------------------------------------------------------------
                         required time                         -1.595    
                         arrival time                           2.073    
  -------------------------------------------------------------------
                         slack                                  0.478    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  my_clk_usr
  To Clock:  my_clk_usr

Setup :            0  Failing Endpoints,  Worst Slack       11.588ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.323ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             11.588ns  (required time - arrival time)
  Source:                 scemi_dut_dut_dutIfc_m_dut/rst_usr/reset_hold_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by my_clk_usr  {rise@0.000ns fall@7.500ns period=15.000ns})
  Destination:            scemi_dut_dut_dutIfc_m_dut/fromApSyncQ/sGEnqPtr1_reg[2]/CLR
                            (recovery check against rising-edge clock my_clk_usr  {rise@0.000ns fall@7.500ns period=15.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            15.000ns  (my_clk_usr rise@15.000ns - my_clk_usr rise@0.000ns)
  Data Path Delay:        3.101ns  (logic 0.302ns (9.739%)  route 2.799ns (90.261%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.256ns = ( 12.744 - 15.000 ) 
    Source Clock Delay      (SCD):    -2.978ns
    Clock Pessimism Removal (CPR):    -0.751ns
  Clock Uncertainty:      0.070ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.121ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock my_clk_usr rise edge)
                                                      0.000     0.000 r  
    E19                  IBUFDS                       0.000     0.000 r  sys_clk/O
                         net (fo=1, routed)           1.081     1.081    sys_clk$O
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.073    -5.992 r  usrClk_mmcm_pll/CLKOUT0
                         net (fo=1, routed)           1.461    -4.531    usrClk_mmcm_pll$CLKOUT0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093    -4.438 r  usrClk_mmcm_clkout0buffer/O
                         net (fo=2691, routed)        1.460    -2.978    scemi_dut_dut_dutIfc_m_dut/rst_usr/usrClk_mmcm_clkout0buffer$O
    SLICE_X150Y124                                                    r  scemi_dut_dut_dutIfc_m_dut/rst_usr/reset_hold_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X150Y124       FDCE (Prop_fdce_C_Q)         0.259    -2.719 r  scemi_dut_dut_dutIfc_m_dut/rst_usr/reset_hold_reg[5]/Q
                         net (fo=132, routed)         1.835    -0.884    scemi_dut_dut_dutIfc_m_dut/rst_usr/rst_usr$OUT_RST
    SLICE_X154Y141       LUT1 (Prop_lut1_I0_O)        0.043    -0.841 f  scemi_dut_dut_dutIfc_m_dut/rst_usr/from_mp_counter[2]_i_1/O
                         net (fo=45, routed)          0.964     0.123    scemi_dut_dut_dutIfc_m_dut/fromApSyncQ/I1
    SLICE_X161Y140       FDCE                                         f  scemi_dut_dut_dutIfc_m_dut/fromApSyncQ/sGEnqPtr1_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock my_clk_usr rise edge)
                                                     15.000    15.000 r  
    E19                  IBUFDS                       0.000    15.000 r  sys_clk/O
                         net (fo=1, routed)           0.986    15.986    sys_clk$O
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.020     9.966 r  usrClk_mmcm_pll/CLKOUT0
                         net (fo=1, routed)           1.352    11.318    usrClk_mmcm_pll$CLKOUT0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    11.401 r  usrClk_mmcm_clkout0buffer/O
                         net (fo=2691, routed)        1.343    12.744    scemi_dut_dut_dutIfc_m_dut/fromApSyncQ/usrClk_mmcm_clkout0buffer$O
    SLICE_X161Y140                                                    r  scemi_dut_dut_dutIfc_m_dut/fromApSyncQ/sGEnqPtr1_reg[2]/C
                         clock pessimism             -0.751    11.993    
                         clock uncertainty           -0.070    11.923    
    SLICE_X161Y140       FDCE (Recov_fdce_C_CLR)     -0.212    11.711    scemi_dut_dut_dutIfc_m_dut/fromApSyncQ/sGEnqPtr1_reg[2]
  -------------------------------------------------------------------
                         required time                         11.711    
                         arrival time                          -0.123    
  -------------------------------------------------------------------
                         slack                                 11.588    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.323ns  (arrival time - required time)
  Source:                 scemi_dut_dut_dutIfc_m_dut/rst_usr/reset_hold_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by my_clk_usr  {rise@0.000ns fall@7.500ns period=15.000ns})
  Destination:            scemi_dut_dut_dutIfc_m_dut/fromApSyncQ/sDeqPtr_reg[0]/CLR
                            (removal check against rising-edge clock my_clk_usr  {rise@0.000ns fall@7.500ns period=15.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (my_clk_usr rise@0.000ns - my_clk_usr rise@0.000ns)
  Data Path Delay:        1.301ns  (logic 0.146ns (11.221%)  route 1.155ns (88.779%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.047ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.016ns
    Source Clock Delay      (SCD):    -0.928ns
    Clock Pessimism Removal (CPR):    -0.135ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock my_clk_usr rise edge)
                                                      0.000     0.000 r  
    E19                  IBUFDS                       0.000     0.000 r  sys_clk/O
                         net (fo=1, routed)           0.503     0.503    sys_clk$O
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.734    -2.231 r  usrClk_mmcm_pll/CLKOUT0
                         net (fo=1, routed)           0.644    -1.587    usrClk_mmcm_pll$CLKOUT0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.561 r  usrClk_mmcm_clkout0buffer/O
                         net (fo=2691, routed)        0.633    -0.928    scemi_dut_dut_dutIfc_m_dut/rst_usr/usrClk_mmcm_clkout0buffer$O
    SLICE_X150Y124                                                    r  scemi_dut_dut_dutIfc_m_dut/rst_usr/reset_hold_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X150Y124       FDCE (Prop_fdce_C_Q)         0.118    -0.810 r  scemi_dut_dut_dutIfc_m_dut/rst_usr/reset_hold_reg[5]/Q
                         net (fo=132, routed)         1.012     0.202    scemi_dut_dut_dutIfc_m_dut/rst_usr/rst_usr$OUT_RST
    SLICE_X154Y141       LUT1 (Prop_lut1_I0_O)        0.028     0.230 f  scemi_dut_dut_dutIfc_m_dut/rst_usr/from_mp_counter[2]_i_1/O
                         net (fo=45, routed)          0.143     0.373    scemi_dut_dut_dutIfc_m_dut/fromApSyncQ/I1
    SLICE_X159Y141       FDCE                                         f  scemi_dut_dut_dutIfc_m_dut/fromApSyncQ/sDeqPtr_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock my_clk_usr rise edge)
                                                      0.000     0.000 r  
    E19                  IBUFDS                       0.000     0.000 r  sys_clk/O
                         net (fo=1, routed)           0.553     0.553    sys_clk$O
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.160    -2.607 r  usrClk_mmcm_pll/CLKOUT0
                         net (fo=1, routed)           0.693    -1.914    usrClk_mmcm_pll$CLKOUT0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030    -1.884 r  usrClk_mmcm_clkout0buffer/O
                         net (fo=2691, routed)        0.868    -1.016    scemi_dut_dut_dutIfc_m_dut/fromApSyncQ/usrClk_mmcm_clkout0buffer$O
    SLICE_X159Y141                                                    r  scemi_dut_dut_dutIfc_m_dut/fromApSyncQ/sDeqPtr_reg[0]/C
                         clock pessimism              0.135    -0.881    
    SLICE_X159Y141       FDCE (Remov_fdce_C_CLR)     -0.069    -0.950    scemi_dut_dut_dutIfc_m_dut/fromApSyncQ/sDeqPtr_reg[0]
  -------------------------------------------------------------------
                         required time                          0.950    
                         arrival time                           0.373    
  -------------------------------------------------------------------
                         slack                                  1.323    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  noc_clk
  To Clock:  noc_clk

Setup :            0  Failing Endpoints,  Worst Slack        2.937ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.603ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.937ns  (required time - arrival time)
  Source:                 scemi_epReset125/reset_hold_reg[3]_rep__0/C
                            (rising edge-triggered cell FDCE clocked by noc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            scemi_dut_dut_prb_control_control_in_starting_reset/dSyncReg1_reg/CLR
                            (recovery check against rising-edge clock noc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (noc_clk rise@8.000ns - noc_clk rise@0.000ns)
  Data Path Delay:        4.289ns  (logic 0.272ns (6.342%)  route 4.017ns (93.658%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.464ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.405ns = ( 11.405 - 8.000 ) 
    Source Clock Delay      (SCD):    4.017ns
    Clock Pessimism Removal (CPR):    0.148ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.104ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock noc_clk rise edge)    0.000     0.000 r  
    MMCME2_ADV_X1Y1      MMCME2_ADV                   0.000     0.000 r  scemi_clkgen_pll/CLKOUT0
                         net (fo=1, routed)           2.138     2.138    scemi_clkgen_pll$CLKOUT0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     2.231 r  scemi_clkgen_clkout0buffer/O
                         net (fo=6754, routed)        1.786     4.017    scemi_epReset125/scemi_clkgen_clkout0buffer$O
    SLICE_X187Y57                                                     r  scemi_epReset125/reset_hold_reg[3]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X187Y57        FDCE (Prop_fdce_C_Q)         0.223     4.240 r  scemi_epReset125/reset_hold_reg[3]_rep__0/Q
                         net (fo=134, routed)         2.294     6.534    scemi_epReset125/O2
    SLICE_X197Y128       LUT1 (Prop_lut1_I0_O)        0.049     6.583 f  scemi_epReset125/route_from_dma_i_1/O
                         net (fo=1228, routed)        1.723     8.306    scemi_dut_dut_prb_control_control_in_starting_reset/I1
    SLICE_X192Y155       FDCE                                         f  scemi_dut_dut_prb_control_control_in_starting_reset/dSyncReg1_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock noc_clk rise edge)    8.000     8.000 r  
    MMCME2_ADV_X1Y1      MMCME2_ADV                   0.000     8.000 r  scemi_clkgen_pll/CLKOUT0
                         net (fo=1, routed)           2.013    10.013    scemi_clkgen_pll$CLKOUT0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    10.096 r  scemi_clkgen_clkout0buffer/O
                         net (fo=6754, routed)        1.309    11.405    scemi_dut_dut_prb_control_control_in_starting_reset/scemi_clkgen_clkout0buffer$O
    SLICE_X192Y155                                                    r  scemi_dut_dut_prb_control_control_in_starting_reset/dSyncReg1_reg/C
                         clock pessimism              0.148    11.553    
                         clock uncertainty           -0.063    11.490    
    SLICE_X192Y155       FDCE (Recov_fdce_C_CLR)     -0.247    11.243    scemi_dut_dut_prb_control_control_in_starting_reset/dSyncReg1_reg
  -------------------------------------------------------------------
                         required time                         11.243    
                         arrival time                          -8.306    
  -------------------------------------------------------------------
                         slack                                  2.937    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.603ns  (arrival time - required time)
  Source:                 scemi_epReset125/reset_hold_reg[3]_rep__0/C
                            (rising edge-triggered cell FDCE clocked by noc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            scemi_shutdown_ctrl_in_buffer_full_sp/sSyncReg1_reg/PRE
                            (removal check against rising-edge clock noc_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (noc_clk rise@0.000ns - noc_clk rise@0.000ns)
  Data Path Delay:        1.629ns  (logic 0.131ns (8.044%)  route 1.498ns (91.956%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.139ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns
    Source Clock Delay      (SCD):    1.751ns
    Clock Pessimism Removal (CPR):    0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock noc_clk rise edge)    0.000     0.000 r  
    MMCME2_ADV_X1Y1      MMCME2_ADV                   0.000     0.000 r  scemi_clkgen_pll/CLKOUT0
                         net (fo=1, routed)           0.946     0.946    scemi_clkgen_pll$CLKOUT0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.972 r  scemi_clkgen_clkout0buffer/O
                         net (fo=6754, routed)        0.779     1.751    scemi_epReset125/scemi_clkgen_clkout0buffer$O
    SLICE_X187Y57                                                     r  scemi_epReset125/reset_hold_reg[3]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X187Y57        FDCE (Prop_fdce_C_Q)         0.100     1.851 r  scemi_epReset125/reset_hold_reg[3]_rep__0/Q
                         net (fo=134, routed)         1.246     3.097    scemi_epReset125/O2
    SLICE_X197Y128       LUT1 (Prop_lut1_I0_O)        0.031     3.128 f  scemi_epReset125/route_from_dma_i_1/O
                         net (fo=1228, routed)        0.251     3.380    scemi_shutdown_ctrl_in_buffer_full_sp/I1
    SLICE_X191Y133       FDPE                                         f  scemi_shutdown_ctrl_in_buffer_full_sp/sSyncReg1_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock noc_clk rise edge)    0.000     0.000 r  
    MMCME2_ADV_X1Y1      MMCME2_ADV                   0.000     0.000 r  scemi_clkgen_pll/CLKOUT0
                         net (fo=1, routed)           1.012     1.012    scemi_clkgen_pll$CLKOUT0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.042 r  scemi_clkgen_clkout0buffer/O
                         net (fo=6754, routed)        0.946     1.988    scemi_shutdown_ctrl_in_buffer_full_sp/scemi_clkgen_clkout0buffer$O
    SLICE_X191Y133                                                    r  scemi_shutdown_ctrl_in_buffer_full_sp/sSyncReg1_reg/C
                         clock pessimism             -0.098     1.890    
    SLICE_X191Y133       FDPE (Remov_fdpe_C_PRE)     -0.113     1.777    scemi_shutdown_ctrl_in_buffer_full_sp/sSyncReg1_reg
  -------------------------------------------------------------------
                         required time                         -1.777    
                         arrival time                           3.380    
  -------------------------------------------------------------------
                         slack                                  1.603    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  uclock
  To Clock:  uclock

Setup :            0  Failing Endpoints,  Worst Slack       14.812ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.734ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             14.812ns  (required time - arrival time)
  Source:                 scemi_rstgen_inv_rstgen/rstSync/reset_hold_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by uclock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            scemi_dut_dut_prb_control_control_in_next_sp/sToggleReg_reg/CLR
                            (recovery check against rising-edge clock uclock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (uclock rise@20.000ns - uclock rise@0.000ns)
  Data Path Delay:        4.124ns  (logic 0.302ns (7.322%)  route 3.822ns (92.678%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.779ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.042ns = ( 24.042 - 20.000 ) 
    Source Clock Delay      (SCD):    5.137ns
    Clock Pessimism Removal (CPR):    0.316ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.126ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock uclock rise edge)     0.000     0.000 r  
    MMCME2_ADV_X1Y1      MMCME2_ADV                   0.000     0.000 r  scemi_clkgen_pll/CLKOUT0
                         net (fo=1, routed)           2.138     2.138    scemi_clkgen_pll$CLKOUT0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     2.231 r  scemi_clkgen_clkout0buffer/O
                         net (fo=6754, routed)        1.950     4.181    scemi_clkgen_clkout0buffer$O
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.520    -0.339 r  scemi_scemi_clkgen_mmcm/CLKOUT0
                         net (fo=1, routed)           2.477     2.138    scemi_scemi_clkgen_mmcm$CLKOUT0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.093     2.231 r  scemi_scemi_clkgen_clkout0buf/O
                         net (fo=174, routed)         1.446     3.677    scemi_uclkgen/scemi_scemi_clkgen_clkout0buf$O
    SLICE_X194Y155       FDCE (Prop_fdce_C_Q)         0.223     3.900 r  scemi_uclkgen/current_clk_reg/Q
                         net (fo=478, routed)         1.237     5.137    scemi_rstgen_inv_rstgen/rstSync/p_0_in
    SLICE_X170Y158                                                    r  scemi_rstgen_inv_rstgen/rstSync/reset_hold_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X170Y158       FDCE (Prop_fdce_C_Q)         0.259     5.396 r  scemi_rstgen_inv_rstgen/rstSync/reset_hold_reg[1]/Q
                         net (fo=9, routed)           0.454     5.850    scemi_rstgen_inv_rstgen/rstSync/Q[0]
    SLICE_X172Y156       LUT2 (Prop_lut2_I0_O)        0.043     5.893 f  scemi_rstgen_inv_rstgen/rstSync/dGDeqPtr[2]_i_2__0/O
                         net (fo=266, routed)         3.368     9.261    scemi_dut_dut_prb_control_control_in_next_sp/I1
    SLICE_X201Y157       FDCE                                         f  scemi_dut_dut_prb_control_control_in_next_sp/sToggleReg_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock uclock rise edge)    20.000    20.000 r  
    MMCME2_ADV_X1Y1      MMCME2_ADV                   0.000    20.000 r  scemi_clkgen_pll/CLKOUT0
                         net (fo=1, routed)           2.013    22.013    scemi_clkgen_pll$CLKOUT0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    22.096 r  scemi_clkgen_clkout0buffer/O
                         net (fo=6754, routed)        1.789    23.885    scemi_clkgen_clkout0buffer$O
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.216    19.669 r  scemi_scemi_clkgen_mmcm/CLKOUT0
                         net (fo=1, routed)           2.344    22.013    scemi_scemi_clkgen_mmcm$CLKOUT0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.083    22.096 r  scemi_scemi_clkgen_clkout0buf/O
                         net (fo=174, routed)         1.310    23.406    scemi_uclkgen/scemi_scemi_clkgen_clkout0buf$O
    SLICE_X194Y155       FDCE (Prop_fdce_C_Q)         0.178    23.584 r  scemi_uclkgen/current_clk_reg/Q
                         net (fo=478, routed)         0.458    24.042    scemi_dut_dut_prb_control_control_in_next_sp/p_0_in
    SLICE_X201Y157                                                    r  scemi_dut_dut_prb_control_control_in_next_sp/sToggleReg_reg/C
                         clock pessimism              0.316    24.358    
                         clock uncertainty           -0.072    24.286    
    SLICE_X201Y157       FDCE (Recov_fdce_C_CLR)     -0.212    24.074    scemi_dut_dut_prb_control_control_in_next_sp/sToggleReg_reg
  -------------------------------------------------------------------
                         required time                         24.074    
                         arrival time                          -9.261    
  -------------------------------------------------------------------
                         slack                                 14.812    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.734ns  (arrival time - required time)
  Source:                 scemi_rstgen_inv_rstgen/rstSync/reset_hold_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by uclock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            scemi_processor_req_res_fifo/sGEnqPtr1_reg[2]/CLR
                            (removal check against rising-edge clock uclock  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (uclock rise@0.000ns - uclock rise@0.000ns)
  Data Path Delay:        0.964ns  (logic 0.146ns (15.147%)  route 0.818ns (84.853%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.280ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.166ns
    Source Clock Delay      (SCD):    2.520ns
    Clock Pessimism Removal (CPR):    0.366ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock uclock rise edge)     0.000     0.000 r  
    MMCME2_ADV_X1Y1      MMCME2_ADV                   0.000     0.000 r  scemi_clkgen_pll/CLKOUT0
                         net (fo=1, routed)           0.946     0.946    scemi_clkgen_pll$CLKOUT0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.972 r  scemi_clkgen_clkout0buffer/O
                         net (fo=6754, routed)        0.766     1.738    scemi_clkgen_clkout0buffer$O
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.925    -0.187 r  scemi_scemi_clkgen_mmcm/CLKOUT0
                         net (fo=1, routed)           1.133     0.946    scemi_scemi_clkgen_mmcm$CLKOUT0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     0.972 r  scemi_scemi_clkgen_clkout0buf/O
                         net (fo=174, routed)         0.678     1.650    scemi_uclkgen/scemi_scemi_clkgen_clkout0buf$O
    SLICE_X194Y155       FDCE (Prop_fdce_C_Q)         0.100     1.750 r  scemi_uclkgen/current_clk_reg/Q
                         net (fo=478, routed)         0.770     2.520    scemi_rstgen_inv_rstgen/rstSync/p_0_in
    SLICE_X170Y158                                                    r  scemi_rstgen_inv_rstgen/rstSync/reset_hold_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X170Y158       FDCE (Prop_fdce_C_Q)         0.118     2.638 r  scemi_rstgen_inv_rstgen/rstSync/reset_hold_reg[1]/Q
                         net (fo=9, routed)           0.229     2.867    scemi_rstgen_inv_rstgen/rstSync/Q[0]
    SLICE_X172Y156       LUT2 (Prop_lut2_I0_O)        0.028     2.895 f  scemi_rstgen_inv_rstgen/rstSync/dGDeqPtr[2]_i_2__0/O
                         net (fo=266, routed)         0.589     3.484    scemi_processor_req_res_fifo/I1
    SLICE_X162Y136       FDCE                                         f  scemi_processor_req_res_fifo/sGEnqPtr1_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock uclock rise edge)     0.000     0.000 r  
    MMCME2_ADV_X1Y1      MMCME2_ADV                   0.000     0.000 r  scemi_clkgen_pll/CLKOUT0
                         net (fo=1, routed)           1.012     1.012    scemi_clkgen_pll$CLKOUT0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.042 r  scemi_clkgen_clkout0buffer/O
                         net (fo=6754, routed)        1.036     2.078    scemi_clkgen_clkout0buffer$O
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.267    -0.189 r  scemi_scemi_clkgen_mmcm/CLKOUT0
                         net (fo=1, routed)           1.201     1.012    scemi_scemi_clkgen_mmcm$CLKOUT0
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.030     1.042 r  scemi_scemi_clkgen_clkout0buf/O
                         net (fo=174, routed)         0.881     1.923    scemi_uclkgen/scemi_scemi_clkgen_clkout0buf$O
    SLICE_X194Y155       FDCE (Prop_fdce_C_Q)         0.124     2.047 r  scemi_uclkgen/current_clk_reg/Q
                         net (fo=478, routed)         1.119     3.166    scemi_processor_req_res_fifo/p_0_in
    SLICE_X162Y136                                                    r  scemi_processor_req_res_fifo/sGEnqPtr1_reg[2]/C
                         clock pessimism             -0.366     2.800    
    SLICE_X162Y136       FDCE (Remov_fdce_C_CLR)     -0.050     2.750    scemi_processor_req_res_fifo/sGEnqPtr1_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.750    
                         arrival time                           3.484    
  -------------------------------------------------------------------
                         slack                                  0.734    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  userclk2
  To Clock:  userclk2

Setup :            0  Failing Endpoints,  Worst Slack        1.052ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.605ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.052ns  (required time - arrival time)
  Source:                 scemi_pcie_ep/pcie_7x_v1_10_i/sys_rst_n_int_reg/C
                            (rising edge-triggered cell FDRE clocked by userclk2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            scemi_pcie_ep/pcie_7x_v1_10_i/user_reset_int_reg/PRE
                            (recovery check against rising-edge clock userclk2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.000ns  (userclk2 rise@4.000ns - userclk2 rise@0.000ns)
  Data Path Delay:        2.452ns  (logic 0.302ns (12.316%)  route 2.150ns (87.684%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.253ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.778ns = ( 10.778 - 4.000 ) 
    Source Clock Delay      (SCD):    7.477ns
    Clock Pessimism Removal (CPR):    0.446ns
  Clock Uncertainty:      0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.108ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock userclk2 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X1Y11  GTXE2_CHANNEL                0.000     0.000 r  scemi_pcie_ep/pcie_7x_v1_10_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           2.018     2.018    scemi_pcie_ep/ext_clk.pipe_clock_i/PIPE_TXOUTCLK_OUT
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.093     2.111 r  scemi_pcie_ep/ext_clk.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.606     3.717    scemi_pcie_ep/ext_clk.pipe_clock_i/refclk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.077     3.794 r  scemi_pcie_ep/ext_clk.pipe_clock_i/mmcm_i/CLKOUT3
                         net (fo=1, routed)           1.799     5.593    scemi_pcie_ep/ext_clk.pipe_clock_i/userclk2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     5.686 r  scemi_pcie_ep/ext_clk.pipe_clock_i/userclk2_i1.usrclk2_i1/O
                         net (fo=1041, routed)        1.791     7.477    scemi_pcie_ep/pcie_7x_v1_10_i/I1
    SLICE_X200Y53                                                     r  scemi_pcie_ep/pcie_7x_v1_10_i/sys_rst_n_int_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X200Y53        FDRE (Prop_fdre_C_Q)         0.259     7.736 r  scemi_pcie_ep/pcie_7x_v1_10_i/sys_rst_n_int_reg/Q
                         net (fo=2, routed)           1.598     9.334    scemi_pcie_ep/pcie_7x_v1_10_i/sys_rst_n_int
    SLICE_X206Y103       LUT2 (Prop_lut2_I1_O)        0.043     9.377 f  scemi_pcie_ep/pcie_7x_v1_10_i/user_reset_out_i_1/O
                         net (fo=2, routed)           0.552     9.929    scemi_pcie_ep/pcie_7x_v1_10_i/n_0_user_reset_out_i_1
    SLICE_X215Y108       FDPE                                         f  scemi_pcie_ep/pcie_7x_v1_10_i/user_reset_int_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock userclk2 rise edge)
                                                      4.000     4.000 r  
    GTXE2_CHANNEL_X1Y11  GTXE2_CHANNEL                0.000     4.000 r  scemi_pcie_ep/pcie_7x_v1_10_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           1.885     5.885    scemi_pcie_ep/ext_clk.pipe_clock_i/PIPE_TXOUTCLK_OUT
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.083     5.968 r  scemi_pcie_ep/ext_clk.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           1.449     7.417    scemi_pcie_ep/ext_clk.pipe_clock_i/refclk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.073     7.490 r  scemi_pcie_ep/ext_clk.pipe_clock_i/mmcm_i/CLKOUT3
                         net (fo=1, routed)           1.682     9.172    scemi_pcie_ep/ext_clk.pipe_clock_i/userclk2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083     9.255 r  scemi_pcie_ep/ext_clk.pipe_clock_i/userclk2_i1.usrclk2_i1/O
                         net (fo=1041, routed)        1.523    10.778    scemi_pcie_ep/pcie_7x_v1_10_i/I1
    SLICE_X215Y108                                                    r  scemi_pcie_ep/pcie_7x_v1_10_i/user_reset_int_reg/C
                         clock pessimism              0.446    11.224    
                         clock uncertainty           -0.065    11.159    
    SLICE_X215Y108       FDPE (Recov_fdpe_C_PRE)     -0.178    10.981    scemi_pcie_ep/pcie_7x_v1_10_i/user_reset_int_reg
  -------------------------------------------------------------------
                         required time                         10.981    
                         arrival time                          -9.929    
  -------------------------------------------------------------------
                         slack                                  1.052    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.605ns  (arrival time - required time)
  Source:                 scemi_epReset250/reset_hold_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by userclk2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            scemi_rOddBeat_reg/CLR
                            (removal check against rising-edge clock userclk2  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (userclk2 rise@0.000ns - userclk2 rise@0.000ns)
  Data Path Delay:        0.565ns  (logic 0.146ns (25.832%)  route 0.419ns (74.168%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.029ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.751ns
    Source Clock Delay      (SCD):    3.145ns
    Clock Pessimism Removal (CPR):    0.577ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock userclk2 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X1Y11  GTXE2_CHANNEL                0.000     0.000 r  scemi_pcie_ep/pcie_7x_v1_10_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.902     0.902    scemi_pcie_ep/ext_clk.pipe_clock_i/PIPE_TXOUTCLK_OUT
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     0.928 r  scemi_pcie_ep/ext_clk.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.662     1.590    scemi_pcie_ep/ext_clk.pipe_clock_i/refclk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.050     1.640 r  scemi_pcie_ep/ext_clk.pipe_clock_i/mmcm_i/CLKOUT3
                         net (fo=1, routed)           0.759     2.399    scemi_pcie_ep/ext_clk.pipe_clock_i/userclk2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     2.425 r  scemi_pcie_ep/ext_clk.pipe_clock_i/userclk2_i1.usrclk2_i1/O
                         net (fo=1041, routed)        0.720     3.145    scemi_epReset250/scemi_pcie_ep$user_clk_out
    SLICE_X190Y121                                                    r  scemi_epReset250/reset_hold_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X190Y121       FDCE (Prop_fdce_C_Q)         0.118     3.263 r  scemi_epReset250/reset_hold_reg[3]/Q
                         net (fo=8, routed)           0.150     3.413    scemi_epReset250/Q[0]
    SLICE_X192Y122       LUT1 (Prop_lut1_I0_O)        0.028     3.441 f  scemi_epReset250/scemi_max_payload_cr[12]_i_1/O
                         net (fo=303, routed)         0.269     3.710    n_0_scemi_epReset250
    SLICE_X194Y125       FDCE                                         f  scemi_rOddBeat_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock userclk2 rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X1Y11  GTXE2_CHANNEL                0.000     0.000 r  scemi_pcie_ep/pcie_7x_v1_10_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK
                         net (fo=1, routed)           0.986     0.986    scemi_pcie_ep/ext_clk.pipe_clock_i/PIPE_TXOUTCLK_OUT
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.030     1.016 r  scemi_pcie_ep/ext_clk.pipe_clock_i/txoutclk_i.txoutclk_i/O
                         net (fo=1, routed)           0.892     1.908    scemi_pcie_ep/ext_clk.pipe_clock_i/refclk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                      0.053     1.961 r  scemi_pcie_ep/ext_clk.pipe_clock_i/mmcm_i/CLKOUT3
                         net (fo=1, routed)           0.823     2.784    scemi_pcie_ep/ext_clk.pipe_clock_i/userclk2
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     2.814 r  scemi_pcie_ep/ext_clk.pipe_clock_i/userclk2_i1.usrclk2_i1/O
                         net (fo=1041, routed)        0.937     3.751    scemi_pcie_ep$user_clk_out
    SLICE_X194Y125                                                    r  scemi_rOddBeat_reg/C
                         clock pessimism             -0.577     3.174    
    SLICE_X194Y125       FDCE (Remov_fdce_C_CLR)     -0.069     3.105    scemi_rOddBeat_reg
  -------------------------------------------------------------------
                         required time                         -3.105    
                         arrival time                           3.710    
  -------------------------------------------------------------------
                         slack                                  0.605    





