<p> </p><p class="xmsonormal">Aria in general</p><p class="xmsonormal"><a class="external-link" href="https://confluence.arteris.com/display/ENGR/Aria" rel="nofollow">https://confluence.arteris.com/display/ENGR/Aria</a></p><p class="xmsonormal">Generation of synthesis scripts</p><p class="xmsonormal"><a class="external-link" href="https://confluence.arteris.com/display/ENGR/Maestro+logic+synthesis+flow" rel="nofollow">https://confluence.arteris.com/display/ENGR/Maestro+logic+synthesis+flow</a></p><p> </p><p><strong>Using Maestro to generate RTL in $WORK_TOP/output directory</strong></p><p>cd $WORK_TOP</p><p>source $WORK_TOP/../SOURCEME.csh</p><p><strong>hw_config_07_synthesis</strong></p><p>run_maestro -ndj --sym_debug_json -utd --hw_ncr_path $WORK_TOP/../concerto --hw_sym_path $WORK_TOP/../hw-sym/ --hw_lib_path $WORK_TOP/../hw-lib/ --hw_ccp_path $WORK_TOP/../hw-ccp/ --gen_rtl -g -cfg hw_config_07 -mut $WORK_TOP/../test_projects/ncore_v3.0_configs/fsys_config/hw_config_07_synthesis/default_design</p><p><strong>hw_config_10_synthesis</strong></p><p>run_maestro -ndj --sym_debug_json -utd --hw_ncr_path $WORK_TOP/../concerto --hw_sym_path $WORK_TOP/../hw-sym/ --hw_lib_path $WORK_TOP/../hw-lib/ --hw_ccp_path $WORK_TOP/../hw-ccp/ --gen_rtl -g -cfg hw_config_10 -mut $WORK_TOP/../test_projects/ncore_v3.0_configs/fsys_config/hw_config_10_synthesis/default_design</p><p><strong>Creating synthesis directory, synthesis script, and running synthesis</strong></p><p><strong>hw_config_07_synthesis</strong></p><p>cp -r /home/boon/hw_config_07_synthesis25/memories .</p><p>cp -r /home/boon/hw_config_07_synthesis25/dc_scripts .</p><p><strong>hw_config_10_synthesis</strong></p><p>cp -r /home/boon/hw_config_10_synthesis10/memories .</p><p>cp -r /home/boon/hw_config_10_synthesis10/dc_scripts .</p><p> </p><p>cd dc_scripts</p><p>#Edit aria_ioaiu_top_0.js to set &quot;topoMode: false&quot; for zero wire-load synthesis; to change &quot;clockUncertainty&quot;:0.21</p><p>node aria_ioaiu_top_0.js</p><p>cd dc_scripts_ioaiu_top_0</p><p>vi dc_config.json</p><p>dc_shell-t -64bit -f dc.tcl | tee dc.log</p><p> </p><p><strong>Example of Aria script for synthesis script generation</strong></p><p>genDcSynScript({<br/> topDesign:'ioaiu_top_a',<br/> genScriptDir: 'dc_scripts_ioaiu_top_0',<br/> cprInterfaceDirs: '../output/assets/interface',<br/> rtlJson: '../output/debug/<a class="external-link" href="http://top.level.rtl.gw" rel="nofollow">top.level.rtl.gw</a>.csr.json',<br/> rtlDir: '../output/rtl/design',<br/> rtlWrapperDir: '../memories',<br/> techNode: 'tsmc7',<br/> topoMode: true,<br/> checkOnly: false,<br/> keepInteractiveSession: false,<br/> bottomUpSynthesis: false,<br/> incrementalOpt: true,<br/> ungroupStartLevel: 2,<br/> clockUncertainty: 0.15,<br/> excludeVerilogModules: &quot;eval getObjs({type:'instance'}).filter(o=&gt;(o.module==='external_mem' &amp;&amp; ((o.params.depth * o.params.width) &gt;= 1024))).map(o=&gt;o.params.verilogModule)&quot;,<br/> hardMacroDbs: ['../memories/libraries_ssgn/*_lib.db'],<br/> maxPaths: 10000<br/>});<br/>exit();</p><p> </p><p><strong>Notes</strong></p><p>For zero-wire load synthesis, set the JSON parameter <strong>topoMode</strong> in the Aria script to false. Also, the JSON parameter <strong>clockUncertainty</strong> in the Aria script can be modified accordingly. </p><p> </p>