/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  reg [4:0] _00_;
  reg [37:0] _01_;
  wire celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire [4:0] celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire celloutsig_0_13z;
  wire [4:0] celloutsig_0_14z;
  wire [5:0] celloutsig_0_15z;
  wire celloutsig_0_16z;
  wire celloutsig_0_17z;
  wire celloutsig_0_18z;
  wire [7:0] celloutsig_0_19z;
  wire [4:0] celloutsig_0_1z;
  wire celloutsig_0_20z;
  wire [10:0] celloutsig_0_22z;
  wire celloutsig_0_23z;
  wire [4:0] celloutsig_0_26z;
  wire celloutsig_0_27z;
  wire celloutsig_0_28z;
  wire celloutsig_0_29z;
  wire [2:0] celloutsig_0_2z;
  wire [19:0] celloutsig_0_31z;
  wire celloutsig_0_3z;
  wire celloutsig_0_43z;
  wire [5:0] celloutsig_0_48z;
  wire [5:0] celloutsig_0_49z;
  wire celloutsig_0_4z;
  wire celloutsig_0_5z;
  wire [22:0] celloutsig_0_6z;
  wire [2:0] celloutsig_0_7z;
  wire [6:0] celloutsig_0_8z;
  wire [12:0] celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire celloutsig_1_11z;
  wire celloutsig_1_13z;
  wire celloutsig_1_14z;
  wire [8:0] celloutsig_1_15z;
  wire celloutsig_1_17z;
  wire [3:0] celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire [6:0] celloutsig_1_1z;
  wire [5:0] celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire [6:0] celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire [10:0] celloutsig_1_7z;
  wire celloutsig_1_8z;
  wire celloutsig_1_9z;
  input [95:0] clkin_data;
  wire [95:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_12z = celloutsig_0_5z ? celloutsig_0_3z : celloutsig_0_6z[22];
  assign celloutsig_0_3z = celloutsig_0_2z[1] ? in_data[82] : celloutsig_0_1z[4];
  assign celloutsig_0_29z = celloutsig_0_4z ? celloutsig_0_14z[2] : in_data[83];
  assign celloutsig_1_0z = ~(in_data[114] & in_data[98]);
  assign celloutsig_1_5z = !(celloutsig_1_1z[3] ? celloutsig_1_4z[6] : celloutsig_1_4z[2]);
  assign celloutsig_1_11z = !(celloutsig_1_2z[4] ? celloutsig_1_1z[4] : celloutsig_1_7z[1]);
  assign celloutsig_0_17z = !(celloutsig_0_12z ? celloutsig_0_14z[3] : celloutsig_0_8z[1]);
  assign celloutsig_0_43z = ~(celloutsig_0_5z ^ celloutsig_0_19z[6]);
  assign celloutsig_1_13z = ~(celloutsig_1_11z ^ celloutsig_1_0z);
  assign celloutsig_1_19z = ~(celloutsig_1_14z ^ celloutsig_1_17z);
  assign celloutsig_0_28z = ~(celloutsig_0_1z[2] ^ celloutsig_0_8z[0]);
  always_ff @(posedge clkin_data[0], posedge clkin_data[64])
    if (clkin_data[64]) _00_ <= 5'h00;
    else _00_ <= celloutsig_1_2z[4:0];
  always_ff @(posedge celloutsig_1_18z[0], posedge clkin_data[32])
    if (clkin_data[32]) _01_ <= 38'h0000000000;
    else _01_ <= { in_data[74:63], celloutsig_0_10z, celloutsig_0_12z, celloutsig_0_5z, celloutsig_0_19z, celloutsig_0_23z, celloutsig_0_4z, celloutsig_0_5z, celloutsig_0_11z, celloutsig_0_8z };
  assign celloutsig_1_18z = { celloutsig_1_15z[3:1], celloutsig_1_9z } & { _00_[0], celloutsig_1_3z, celloutsig_1_0z, celloutsig_1_11z };
  assign celloutsig_0_19z = { celloutsig_0_1z[3:1], celloutsig_0_12z, celloutsig_0_2z, celloutsig_0_13z } & { celloutsig_0_11z[2:0], celloutsig_0_7z, celloutsig_0_13z, celloutsig_0_18z };
  assign celloutsig_0_31z = { _01_[12:5], celloutsig_0_26z, celloutsig_0_4z, celloutsig_0_29z, celloutsig_0_11z } / { 1'h1, celloutsig_0_11z[0], celloutsig_0_18z, celloutsig_0_16z, celloutsig_0_20z, celloutsig_0_27z, celloutsig_0_9z, celloutsig_0_28z };
  assign celloutsig_1_7z = { celloutsig_1_1z[3:1], celloutsig_1_0z, celloutsig_1_4z } / { 1'h1, in_data[169:160] };
  assign celloutsig_0_6z = { in_data[75:61], celloutsig_0_2z, celloutsig_0_2z, celloutsig_0_0z, celloutsig_0_0z } / { 1'h1, in_data[94:84], celloutsig_0_1z, celloutsig_0_5z, celloutsig_0_5z, celloutsig_0_3z, celloutsig_0_3z, celloutsig_0_3z, celloutsig_0_3z };
  assign celloutsig_1_4z = { celloutsig_1_2z, celloutsig_1_3z } / { 1'h1, in_data[121:116] };
  assign celloutsig_0_11z = { in_data[70], celloutsig_0_0z, celloutsig_0_7z } / { 1'h1, celloutsig_0_8z[4], celloutsig_0_10z, celloutsig_0_5z, celloutsig_0_0z };
  assign celloutsig_1_9z = celloutsig_1_7z[7:3] === _00_;
  assign celloutsig_0_13z = { celloutsig_0_11z[1:0], celloutsig_0_4z, celloutsig_0_3z, celloutsig_0_12z, celloutsig_0_11z, celloutsig_0_12z, celloutsig_0_0z } === { celloutsig_0_8z, celloutsig_0_1z };
  assign celloutsig_0_16z = { celloutsig_0_9z[9:1], celloutsig_0_10z, celloutsig_0_1z, celloutsig_0_7z, celloutsig_0_14z, celloutsig_0_1z, celloutsig_0_9z, celloutsig_0_13z, celloutsig_0_8z } === { in_data[59:51], celloutsig_0_15z, celloutsig_0_0z, celloutsig_0_2z, celloutsig_0_8z, celloutsig_0_14z, celloutsig_0_11z, celloutsig_0_12z, celloutsig_0_10z, celloutsig_0_15z, celloutsig_0_14z };
  assign celloutsig_0_0z = ! in_data[32:30];
  assign celloutsig_1_3z = { celloutsig_1_2z[4:3], celloutsig_1_0z, celloutsig_1_2z } < { celloutsig_1_2z[4:2], celloutsig_1_2z };
  assign celloutsig_1_8z = celloutsig_1_7z[10:2] < { celloutsig_1_1z[6:5], celloutsig_1_1z };
  assign celloutsig_0_18z = { celloutsig_0_1z[1], celloutsig_0_11z } < { celloutsig_0_6z[9:5], celloutsig_0_3z };
  assign celloutsig_0_27z = { in_data[65], celloutsig_0_1z } < celloutsig_0_8z[5:0];
  assign celloutsig_0_26z = { celloutsig_0_19z[4:1], celloutsig_0_18z } % { 1'h1, celloutsig_0_4z, celloutsig_0_7z };
  assign celloutsig_0_49z = _01_[0] ? celloutsig_0_22z[6:1] : celloutsig_0_31z[7:2];
  assign celloutsig_1_2z = celloutsig_1_0z ? in_data[123:118] : in_data[125:120];
  assign celloutsig_0_9z = celloutsig_0_5z ? celloutsig_0_6z[13:1] : { celloutsig_0_8z[6:2], celloutsig_0_7z, celloutsig_0_1z };
  assign celloutsig_0_10z = { celloutsig_0_8z[6], celloutsig_0_5z, celloutsig_0_8z, celloutsig_0_0z, celloutsig_0_2z, celloutsig_0_2z, celloutsig_0_1z } !== { celloutsig_0_4z, celloutsig_0_2z, celloutsig_0_9z, celloutsig_0_0z, celloutsig_0_2z };
  assign celloutsig_0_20z = { celloutsig_0_6z[21:11], celloutsig_0_10z } !== { celloutsig_0_4z, celloutsig_0_1z, celloutsig_0_4z, celloutsig_0_11z };
  assign celloutsig_1_14z = | in_data[112:105];
  assign celloutsig_1_10z = ~^ { celloutsig_1_5z, celloutsig_1_8z, celloutsig_1_1z, celloutsig_1_5z, celloutsig_1_2z };
  assign celloutsig_0_5z = ^ { celloutsig_0_2z[1], celloutsig_0_2z };
  assign celloutsig_0_23z = ^ { celloutsig_0_6z[7:6], celloutsig_0_5z, celloutsig_0_4z, celloutsig_0_4z, celloutsig_0_17z, celloutsig_0_8z };
  assign celloutsig_1_15z = { celloutsig_1_10z, celloutsig_1_9z, celloutsig_1_2z, celloutsig_1_14z } >> { celloutsig_1_1z, celloutsig_1_0z, celloutsig_1_10z };
  assign celloutsig_0_2z = in_data[34:32] >> { celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_0z };
  assign celloutsig_0_7z = celloutsig_0_6z[13:11] >> { celloutsig_0_1z[1], celloutsig_0_4z, celloutsig_0_5z };
  assign celloutsig_0_14z = celloutsig_0_9z[7:3] <<< { celloutsig_0_6z[15:14], celloutsig_0_2z };
  assign celloutsig_0_15z = { celloutsig_0_14z[4:2], celloutsig_0_7z } <<< { celloutsig_0_14z[2], celloutsig_0_14z };
  assign celloutsig_0_48z = _01_[13:8] ^ { celloutsig_0_43z, celloutsig_0_26z };
  assign celloutsig_1_1z = { in_data[140:136], celloutsig_1_0z, celloutsig_1_0z } ^ in_data[161:155];
  assign celloutsig_0_8z = { celloutsig_0_4z, celloutsig_0_2z, celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_0z } ^ { celloutsig_0_1z[4:2], celloutsig_0_5z, celloutsig_0_2z };
  assign celloutsig_0_1z = { in_data[36:33], celloutsig_0_0z } ^ in_data[41:37];
  assign celloutsig_0_22z = { celloutsig_0_9z[3:1], celloutsig_0_12z, celloutsig_0_8z } ^ { in_data[12:10], celloutsig_0_19z };
  assign celloutsig_0_4z = ~((in_data[55] & in_data[2]) | (celloutsig_0_3z & in_data[47]));
  assign celloutsig_1_17z = ~((celloutsig_1_9z & celloutsig_1_13z) | (celloutsig_1_5z & celloutsig_1_13z));
  assign { out_data[131:128], out_data[96], out_data[37:32], out_data[5:0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_48z, celloutsig_0_49z };
endmodule
