<stg><name>mq_pointer_table</name>


<trans_list>

<trans id="102" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="103" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="4" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="1" op_5_bw="32">
<![CDATA[
entry:11  %tmp = call i1 @_ssdm_op_NbReadReq.ap_fifo.i16P.i16P.i16P.i1P(i16* @mq_pointerUpdFifo_V_s, i16* @mq_pointerUpdFifo_V_1, i16* @mq_pointerUpdFifo_V_3, i1* @mq_pointerUpdFifo_V_4, i32 1) nounwind

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="5" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
entry:14  br i1 %tmp, label %0, label %2

]]></Node>
<StgValue><ssdm name="br_ln137"/></StgValue>
</operation>

<operation id="6" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="91" bw="49" op_0_bw="49" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="1" op_5_bw="1">
<![CDATA[
:0  %empty = call { i16, i16, i16, i1 } @_ssdm_op_Read.ap_fifo.volatile.i16P.i16P.i16P.i1P(i16* @mq_pointerUpdFifo_V_s, i16* @mq_pointerUpdFifo_V_1, i16* @mq_pointerUpdFifo_V_3, i1* @mq_pointerUpdFifo_V_4) nounwind

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="7" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="92" bw="16" op_0_bw="49">
<![CDATA[
:1  %tmp_key_V = extractvalue { i16, i16, i16, i1 } %empty, 0

]]></Node>
<StgValue><ssdm name="tmp_key_V"/></StgValue>
</operation>

<operation id="8" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="93" bw="16" op_0_bw="49">
<![CDATA[
:2  %tmp_entry_head_V = extractvalue { i16, i16, i16, i1 } %empty, 1

]]></Node>
<StgValue><ssdm name="tmp_entry_head_V"/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="94" bw="16" op_0_bw="49">
<![CDATA[
:3  %tmp_entry_tail_V = extractvalue { i16, i16, i16, i1 } %empty, 2

]]></Node>
<StgValue><ssdm name="tmp_entry_tail_V"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="95" bw="1" op_0_bw="49">
<![CDATA[
:4  %tmp_entry_valid = extractvalue { i16, i16, i16, i1 } %empty, 3

]]></Node>
<StgValue><ssdm name="tmp_entry_valid"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="11" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="16" op_0_bw="16">
<![CDATA[
entry:12  %mq_lockedKey_V_load = load i16* @mq_lockedKey_V, align 2

]]></Node>
<StgValue><ssdm name="mq_lockedKey_V_load"/></StgValue>
</operation>

<operation id="12" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="1" op_0_bw="1">
<![CDATA[
entry:13  %mq_isLocked_load = load i1* @mq_isLocked, align 1

]]></Node>
<StgValue><ssdm name="mq_isLocked_load"/></StgValue>
</operation>

<operation id="13" st_id="2" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="33" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="1" op_3_bw="32">
<![CDATA[
:0  %tmp_52 = call i1 @_ssdm_op_NbReadReq.ap_fifo.i16P.i1P(i16* @mq_pointerReqFifo_V_1, i1* @mq_pointerReqFifo_V_s, i32 1) nounwind

]]></Node>
<StgValue><ssdm name="tmp_52"/></StgValue>
</operation>

<operation id="14" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="34" bw="1" op_0_bw="1">
<![CDATA[
:1  %mq_wait_load = load i1* @mq_wait, align 1

]]></Node>
<StgValue><ssdm name="mq_wait_load"/></StgValue>
</operation>

<operation id="15" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="35" bw="16" op_0_bw="16">
<![CDATA[
:2  %mq_request_key_V_loa = load i16* @mq_request_key_V, align 2

]]></Node>
<StgValue><ssdm name="mq_request_key_V_loa"/></StgValue>
</operation>

<operation id="16" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="36" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:3  %xor_ln146 = xor i1 %tmp_52, true

]]></Node>
<StgValue><ssdm name="xor_ln146"/></StgValue>
</operation>

<operation id="17" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="37" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:4  %or_ln146 = or i1 %mq_wait_load, %xor_ln146

]]></Node>
<StgValue><ssdm name="or_ln146"/></StgValue>
</operation>

<operation id="18" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="38" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:5  br i1 %or_ln146, label %._crit_edge4.i, label %3

]]></Node>
<StgValue><ssdm name="br_ln146"/></StgValue>
</operation>

<operation id="19" st_id="2" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="or_ln146" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="40" bw="17" op_0_bw="17" op_1_bw="16" op_2_bw="1" op_3_bw="1">
<![CDATA[
:0  %empty_430 = call { i16, i1 } @_ssdm_op_Read.ap_fifo.volatile.i16P.i1P(i16* @mq_pointerReqFifo_V_1, i1* @mq_pointerReqFifo_V_s) nounwind

]]></Node>
<StgValue><ssdm name="empty_430"/></StgValue>
</operation>

<operation id="20" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="or_ln146" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="41" bw="16" op_0_bw="17">
<![CDATA[
:1  %tmp_key_V_4 = extractvalue { i16, i1 } %empty_430, 0

]]></Node>
<StgValue><ssdm name="tmp_key_V_4"/></StgValue>
</operation>

<operation id="21" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="or_ln146" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="42" bw="1" op_0_bw="17">
<![CDATA[
:2  %tmp_lock = extractvalue { i16, i1 } %empty_430, 1

]]></Node>
<StgValue><ssdm name="tmp_lock"/></StgValue>
</operation>

<operation id="22" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="or_ln146" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="43" bw="0" op_0_bw="16" op_1_bw="16" op_2_bw="16">
<![CDATA[
:3  store i16 %tmp_key_V_4, i16* @mq_request_key_V, align 2

]]></Node>
<StgValue><ssdm name="store_ln93"/></StgValue>
</operation>

<operation id="23" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="or_ln146" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="44" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:4  %and_ln149 = and i1 %tmp_lock, %mq_isLocked_load

]]></Node>
<StgValue><ssdm name="and_ln149"/></StgValue>
</operation>

<operation id="24" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="or_ln146" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="45" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:5  br i1 %and_ln149, label %4, label %._crit_edge6.i

]]></Node>
<StgValue><ssdm name="br_ln149"/></StgValue>
</operation>

<operation id="25" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="or_ln146" val="0"/>
<literal name="and_ln149" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="47" bw="64" op_0_bw="16">
<![CDATA[
._crit_edge6.i:0  %zext_ln544_6 = zext i16 %tmp_key_V_4 to i64

]]></Node>
<StgValue><ssdm name="zext_ln544_6"/></StgValue>
</operation>

<operation id="26" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="or_ln146" val="0"/>
<literal name="and_ln149" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="48" bw="9" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge6.i:1  %ptr_table_head_V_add_1 = getelementptr [500 x i16]* @ptr_table_head_V, i64 0, i64 %zext_ln544_6

]]></Node>
<StgValue><ssdm name="ptr_table_head_V_add_1"/></StgValue>
</operation>

<operation id="27" st_id="2" stage="2" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="or_ln146" val="0"/>
<literal name="and_ln149" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="49" bw="16" op_0_bw="9">
<![CDATA[
._crit_edge6.i:2  %tmp_head_V = load i16* %ptr_table_head_V_add_1, align 2

]]></Node>
<StgValue><ssdm name="tmp_head_V"/></StgValue>
</operation>

<operation id="28" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="or_ln146" val="0"/>
<literal name="and_ln149" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="50" bw="9" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge6.i:3  %ptr_table_tail_V_add_1 = getelementptr [500 x i16]* @ptr_table_tail_V, i64 0, i64 %zext_ln544_6

]]></Node>
<StgValue><ssdm name="ptr_table_tail_V_add_1"/></StgValue>
</operation>

<operation id="29" st_id="2" stage="2" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="or_ln146" val="0"/>
<literal name="and_ln149" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="51" bw="16" op_0_bw="9">
<![CDATA[
._crit_edge6.i:4  %tmp_tail_V = load i16* %ptr_table_tail_V_add_1, align 2

]]></Node>
<StgValue><ssdm name="tmp_tail_V"/></StgValue>
</operation>

<operation id="30" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="or_ln146" val="0"/>
<literal name="and_ln149" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="52" bw="9" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge6.i:5  %ptr_table_valid_addr_1 = getelementptr [500 x i1]* @ptr_table_valid, i64 0, i64 %zext_ln544_6

]]></Node>
<StgValue><ssdm name="ptr_table_valid_addr_1"/></StgValue>
</operation>

<operation id="31" st_id="2" stage="2" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="or_ln146" val="0"/>
<literal name="and_ln149" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="53" bw="1" op_0_bw="9">
<![CDATA[
._crit_edge6.i:6  %tmp_valid = load i1* %ptr_table_valid_addr_1, align 2

]]></Node>
<StgValue><ssdm name="tmp_valid"/></StgValue>
</operation>

<operation id="32" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="or_ln146" val="0"/>
<literal name="and_ln149" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="55" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge6.i:8  br i1 %tmp_lock, label %5, label %._crit_edge8.i

]]></Node>
<StgValue><ssdm name="br_ln156"/></StgValue>
</operation>

<operation id="33" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="or_ln146" val="0"/>
<literal name="and_ln149" val="0"/>
<literal name="tmp_lock" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="57" bw="0" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
:0  store i1 true, i1* @mq_isLocked, align 1

]]></Node>
<StgValue><ssdm name="store_ln158"/></StgValue>
</operation>

<operation id="34" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="or_ln146" val="0"/>
<literal name="and_ln149" val="0"/>
<literal name="tmp_lock" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="58" bw="0" op_0_bw="16" op_1_bw="16" op_2_bw="16">
<![CDATA[
:1  store i16 %tmp_key_V_4, i16* @mq_lockedKey_V, align 2

]]></Node>
<StgValue><ssdm name="store_ln159"/></StgValue>
</operation>

<operation id="35" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="or_ln146" val="0"/>
<literal name="and_ln149" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="63" bw="0" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
:0  store i1 true, i1* @mq_wait, align 1

]]></Node>
<StgValue><ssdm name="store_ln151"/></StgValue>
</operation>

<operation id="36" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="or_ln146" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="68" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge4.i:0  br i1 %mq_wait_load, label %7, label %._crit_edge9.i

]]></Node>
<StgValue><ssdm name="br_ln163"/></StgValue>
</operation>

<operation id="37" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="or_ln146" val="1"/>
<literal name="mq_wait_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="70" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:0  br i1 %mq_isLocked_load, label %._crit_edge10.i, label %8

]]></Node>
<StgValue><ssdm name="br_ln165"/></StgValue>
</operation>

<operation id="38" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="or_ln146" val="1"/>
<literal name="mq_wait_load" val="1"/>
<literal name="mq_isLocked_load" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="72" bw="64" op_0_bw="16">
<![CDATA[
:0  %zext_ln544_7 = zext i16 %mq_request_key_V_loa to i64

]]></Node>
<StgValue><ssdm name="zext_ln544_7"/></StgValue>
</operation>

<operation id="39" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="or_ln146" val="1"/>
<literal name="mq_wait_load" val="1"/>
<literal name="mq_isLocked_load" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="73" bw="9" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1  %ptr_table_head_V_add_2 = getelementptr [500 x i16]* @ptr_table_head_V, i64 0, i64 %zext_ln544_7

]]></Node>
<StgValue><ssdm name="ptr_table_head_V_add_2"/></StgValue>
</operation>

<operation id="40" st_id="2" stage="2" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="or_ln146" val="1"/>
<literal name="mq_wait_load" val="1"/>
<literal name="mq_isLocked_load" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="74" bw="16" op_0_bw="9">
<![CDATA[
:2  %tmp_head_V_3 = load i16* %ptr_table_head_V_add_2, align 2

]]></Node>
<StgValue><ssdm name="tmp_head_V_3"/></StgValue>
</operation>

<operation id="41" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="or_ln146" val="1"/>
<literal name="mq_wait_load" val="1"/>
<literal name="mq_isLocked_load" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="75" bw="9" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:3  %ptr_table_tail_V_add_2 = getelementptr [500 x i16]* @ptr_table_tail_V, i64 0, i64 %zext_ln544_7

]]></Node>
<StgValue><ssdm name="ptr_table_tail_V_add_2"/></StgValue>
</operation>

<operation id="42" st_id="2" stage="2" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="or_ln146" val="1"/>
<literal name="mq_wait_load" val="1"/>
<literal name="mq_isLocked_load" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="76" bw="16" op_0_bw="9">
<![CDATA[
:4  %tmp_tail_V_2 = load i16* %ptr_table_tail_V_add_2, align 2

]]></Node>
<StgValue><ssdm name="tmp_tail_V_2"/></StgValue>
</operation>

<operation id="43" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="or_ln146" val="1"/>
<literal name="mq_wait_load" val="1"/>
<literal name="mq_isLocked_load" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="77" bw="9" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
:5  %ptr_table_valid_addr_2 = getelementptr [500 x i1]* @ptr_table_valid, i64 0, i64 %zext_ln544_7

]]></Node>
<StgValue><ssdm name="ptr_table_valid_addr_2"/></StgValue>
</operation>

<operation id="44" st_id="2" stage="2" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="or_ln146" val="1"/>
<literal name="mq_wait_load" val="1"/>
<literal name="mq_isLocked_load" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="78" bw="1" op_0_bw="9">
<![CDATA[
:6  %tmp_valid_3 = load i1* %ptr_table_valid_addr_2, align 2

]]></Node>
<StgValue><ssdm name="tmp_valid_3"/></StgValue>
</operation>

<operation id="45" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="or_ln146" val="1"/>
<literal name="mq_wait_load" val="1"/>
<literal name="mq_isLocked_load" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="80" bw="0" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
:8  store i1 true, i1* @mq_isLocked, align 1

]]></Node>
<StgValue><ssdm name="store_ln168"/></StgValue>
</operation>

<operation id="46" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="or_ln146" val="1"/>
<literal name="mq_wait_load" val="1"/>
<literal name="mq_isLocked_load" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="81" bw="0" op_0_bw="16" op_1_bw="16" op_2_bw="16">
<![CDATA[
:9  store i16 %mq_request_key_V_loa, i16* @mq_lockedKey_V, align 2

]]></Node>
<StgValue><ssdm name="store_ln169"/></StgValue>
</operation>

<operation id="47" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="or_ln146" val="1"/>
<literal name="mq_wait_load" val="1"/>
<literal name="mq_isLocked_load" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="82" bw="0" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
:10  store i1 false, i1* @mq_wait, align 1

]]></Node>
<StgValue><ssdm name="store_ln170"/></StgValue>
</operation>

<operation id="48" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="96" bw="64" op_0_bw="16">
<![CDATA[
:5  %zext_ln544 = zext i16 %tmp_key_V to i64

]]></Node>
<StgValue><ssdm name="zext_ln544"/></StgValue>
</operation>

<operation id="49" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="97" bw="9" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:6  %ptr_table_head_V_add = getelementptr [500 x i16]* @ptr_table_head_V, i64 0, i64 %zext_ln544

]]></Node>
<StgValue><ssdm name="ptr_table_head_V_add"/></StgValue>
</operation>

<operation id="50" st_id="2" stage="1" lat="1">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="98" bw="0" op_0_bw="16" op_1_bw="9">
<![CDATA[
:7  store i16 %tmp_entry_head_V, i16* %ptr_table_head_V_add, align 2

]]></Node>
<StgValue><ssdm name="store_ln56"/></StgValue>
</operation>

<operation id="51" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="99" bw="9" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:8  %ptr_table_tail_V_add = getelementptr [500 x i16]* @ptr_table_tail_V, i64 0, i64 %zext_ln544

]]></Node>
<StgValue><ssdm name="ptr_table_tail_V_add"/></StgValue>
</operation>

<operation id="52" st_id="2" stage="1" lat="1">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="100" bw="0" op_0_bw="16" op_1_bw="9">
<![CDATA[
:9  store i16 %tmp_entry_tail_V, i16* %ptr_table_tail_V_add, align 2

]]></Node>
<StgValue><ssdm name="store_ln56"/></StgValue>
</operation>

<operation id="53" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="101" bw="9" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
:10  %ptr_table_valid_addr = getelementptr [500 x i1]* @ptr_table_valid, i64 0, i64 %zext_ln544

]]></Node>
<StgValue><ssdm name="ptr_table_valid_addr"/></StgValue>
</operation>

<operation id="54" st_id="2" stage="1" lat="1">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="102" bw="0" op_0_bw="1" op_1_bw="9">
<![CDATA[
:11  store i1 %tmp_entry_valid, i1* %ptr_table_valid_addr, align 2

]]></Node>
<StgValue><ssdm name="store_ln56"/></StgValue>
</operation>

<operation id="55" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="103" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
:12  %icmp_ln879 = icmp eq i16 %mq_lockedKey_V_load, %tmp_key_V

]]></Node>
<StgValue><ssdm name="icmp_ln879"/></StgValue>
</operation>

<operation id="56" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="104" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:13  br i1 %icmp_ln879, label %1, label %._crit_edge3.i

]]></Node>
<StgValue><ssdm name="br_ln141"/></StgValue>
</operation>

<operation id="57" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
<literal name="icmp_ln879" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="106" bw="0" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
:0  store i1 false, i1* @mq_isLocked, align 1

]]></Node>
<StgValue><ssdm name="store_ln143"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="58" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
entry:0  call void (...)* @_ssdm_op_SpecInterface(i16* @mq_pointerReqFifo_V_1, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="59" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
entry:1  call void (...)* @_ssdm_op_SpecInterface(i1* @mq_pointerReqFifo_V_s, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="60" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
entry:2  call void (...)* @_ssdm_op_SpecInterface(i16* @mq_pointerRspFifo_V_1, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="61" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
entry:3  call void (...)* @_ssdm_op_SpecInterface(i16* @mq_pointerRspFifo_V_2, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="62" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
entry:4  call void (...)* @_ssdm_op_SpecInterface(i1* @mq_pointerRspFifo_V_s, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="63" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
entry:5  call void (...)* @_ssdm_op_SpecInterface(i16* @mq_pointerUpdFifo_V_1, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="64" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
entry:6  call void (...)* @_ssdm_op_SpecInterface(i16* @mq_pointerUpdFifo_V_3, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="65" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
entry:7  call void (...)* @_ssdm_op_SpecInterface(i1* @mq_pointerUpdFifo_V_4, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="66" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
entry:8  call void (...)* @_ssdm_op_SpecInterface(i16* @mq_pointerUpdFifo_V_s, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="67" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
entry:9  call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str112) nounwind

]]></Node>
<StgValue><ssdm name="specpipeline_ln123"/></StgValue>
</operation>

<operation id="68" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16" op_3_bw="1" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0">
<![CDATA[
entry:10  call void (...)* @_ssdm_op_SpecMemCore([500 x i16]* @ptr_table_head_V, [500 x i16]* @ptr_table_tail_V, [500 x i1]* @ptr_table_valid, [1 x i8]* @p_str112, [13 x i8]* @p_str87, [1 x i8]* @p_str112, i32 -1, [1 x i8]* @p_str112, [1 x i8]* @p_str112, [1 x i8]* @p_str112, [1 x i8]* @p_str112, [1 x i8]* @p_str112) nounwind

]]></Node>
<StgValue><ssdm name="specmemcore_ln127"/></StgValue>
</operation>

<operation id="69" st_id="3" stage="1" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="or_ln146" val="0"/>
<literal name="and_ln149" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="49" bw="16" op_0_bw="9">
<![CDATA[
._crit_edge6.i:2  %tmp_head_V = load i16* %ptr_table_head_V_add_1, align 2

]]></Node>
<StgValue><ssdm name="tmp_head_V"/></StgValue>
</operation>

<operation id="70" st_id="3" stage="1" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="or_ln146" val="0"/>
<literal name="and_ln149" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="51" bw="16" op_0_bw="9">
<![CDATA[
._crit_edge6.i:4  %tmp_tail_V = load i16* %ptr_table_tail_V_add_1, align 2

]]></Node>
<StgValue><ssdm name="tmp_tail_V"/></StgValue>
</operation>

<operation id="71" st_id="3" stage="1" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="or_ln146" val="0"/>
<literal name="and_ln149" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="53" bw="1" op_0_bw="9">
<![CDATA[
._crit_edge6.i:6  %tmp_valid = load i1* %ptr_table_valid_addr_1, align 2

]]></Node>
<StgValue><ssdm name="tmp_valid"/></StgValue>
</operation>

<operation id="72" st_id="3" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="or_ln146" val="0"/>
<literal name="and_ln149" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="54" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16" op_3_bw="1" op_4_bw="16" op_5_bw="16" op_6_bw="1">
<![CDATA[
._crit_edge6.i:7  call void @_ssdm_op_Write.ap_fifo.volatile.i16P.i16P.i1P(i16* @mq_pointerRspFifo_V_1, i16* @mq_pointerRspFifo_V_2, i1* @mq_pointerRspFifo_V_s, i16 %tmp_head_V, i16 %tmp_tail_V, i1 %tmp_valid) nounwind

]]></Node>
<StgValue><ssdm name="write_ln155"/></StgValue>
</operation>

<operation id="73" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="or_ln146" val="0"/>
<literal name="and_ln149" val="0"/>
<literal name="tmp_lock" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="59" bw="0" op_0_bw="0">
<![CDATA[
:2  br label %._crit_edge8.i

]]></Node>
<StgValue><ssdm name="br_ln160"/></StgValue>
</operation>

<operation id="74" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="or_ln146" val="0"/>
<literal name="and_ln149" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="61" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge8.i:0  br label %6

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="75" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="or_ln146" val="0"/>
<literal name="and_ln149" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="64" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %6

]]></Node>
<StgValue><ssdm name="br_ln152"/></StgValue>
</operation>

<operation id="76" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="or_ln146" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="66" bw="0" op_0_bw="0">
<![CDATA[
:0  br label %9

]]></Node>
<StgValue><ssdm name="br_ln162"/></StgValue>
</operation>

<operation id="77" st_id="3" stage="1" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="or_ln146" val="1"/>
<literal name="mq_wait_load" val="1"/>
<literal name="mq_isLocked_load" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="74" bw="16" op_0_bw="9">
<![CDATA[
:2  %tmp_head_V_3 = load i16* %ptr_table_head_V_add_2, align 2

]]></Node>
<StgValue><ssdm name="tmp_head_V_3"/></StgValue>
</operation>

<operation id="78" st_id="3" stage="1" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="or_ln146" val="1"/>
<literal name="mq_wait_load" val="1"/>
<literal name="mq_isLocked_load" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="76" bw="16" op_0_bw="9">
<![CDATA[
:4  %tmp_tail_V_2 = load i16* %ptr_table_tail_V_add_2, align 2

]]></Node>
<StgValue><ssdm name="tmp_tail_V_2"/></StgValue>
</operation>

<operation id="79" st_id="3" stage="1" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="or_ln146" val="1"/>
<literal name="mq_wait_load" val="1"/>
<literal name="mq_isLocked_load" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="78" bw="1" op_0_bw="9">
<![CDATA[
:6  %tmp_valid_3 = load i1* %ptr_table_valid_addr_2, align 2

]]></Node>
<StgValue><ssdm name="tmp_valid_3"/></StgValue>
</operation>

<operation id="80" st_id="3" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="or_ln146" val="1"/>
<literal name="mq_wait_load" val="1"/>
<literal name="mq_isLocked_load" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="79" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16" op_3_bw="1" op_4_bw="16" op_5_bw="16" op_6_bw="1">
<![CDATA[
:7  call void @_ssdm_op_Write.ap_fifo.volatile.i16P.i16P.i1P(i16* @mq_pointerRspFifo_V_1, i16* @mq_pointerRspFifo_V_2, i1* @mq_pointerRspFifo_V_s, i16 %tmp_head_V_3, i16 %tmp_tail_V_2, i1 %tmp_valid_3) nounwind

]]></Node>
<StgValue><ssdm name="write_ln167"/></StgValue>
</operation>

<operation id="81" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="or_ln146" val="1"/>
<literal name="mq_wait_load" val="1"/>
<literal name="mq_isLocked_load" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="83" bw="0" op_0_bw="0">
<![CDATA[
:11  br label %._crit_edge10.i

]]></Node>
<StgValue><ssdm name="br_ln171"/></StgValue>
</operation>

<operation id="82" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="or_ln146" val="1"/>
<literal name="mq_wait_load" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="85" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge10.i:0  br label %._crit_edge9.i

]]></Node>
<StgValue><ssdm name="br_ln172"/></StgValue>
</operation>

<operation id="83" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="or_ln146" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="87" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge9.i:0  br label %9

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="84" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="89" bw="0" op_0_bw="0">
<![CDATA[
:0  br label %"mq_pointer_table<500>.exit"

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="85" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
<literal name="icmp_ln879" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="107" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %._crit_edge3.i

]]></Node>
<StgValue><ssdm name="br_ln144"/></StgValue>
</operation>

<operation id="86" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="109" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge3.i:0  br label %"mq_pointer_table<500>.exit"

]]></Node>
<StgValue><ssdm name="br_ln145"/></StgValue>
</operation>

<operation id="87" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="111" bw="0">
<![CDATA[
mq_pointer_table<500>.exit:0  ret void

]]></Node>
<StgValue><ssdm name="ret_ln0"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
