// Seed: 3888007994
module module_0 (
    output tri1  id_0,
    output wire  id_1,
    output uwire id_2,
    output wand  id_3
);
  logic id_5;
  ;
  assign module_1.id_1 = 0;
  logic id_6;
  ;
  logic [1 : 1] id_7;
  assign id_0 = -1;
endmodule
module module_1 (
    output tri0 id_0,
    output tri id_1,
    output tri1 id_2,
    output tri1 id_3,
    output wor id_4,
    output uwire id_5,
    input wor id_6,
    input wor id_7,
    input supply1 id_8,
    output wor id_9,
    input wand id_10
    , id_22,
    output supply1 id_11,
    input supply0 id_12,
    output tri0 id_13,
    output supply1 id_14,
    output wire id_15,
    input supply1 id_16,
    input tri1 id_17,
    input supply1 id_18,
    output supply1 id_19,
    input tri id_20
);
  wire [1 : -1] id_23;
  module_0 modCall_1 (
      id_0,
      id_11,
      id_19,
      id_3
  );
endmodule
