#-----------------------------------------------------------
# Vivado v2024.2 (64-bit)
# SW Build 5239630 on Fri Nov 08 22:35:27 MST 2024
# IP Build 5239520 on Sun Nov 10 16:12:51 MST 2024
# SharedData Build 5239561 on Fri Nov 08 14:39:27 MST 2024
# Start of session at: Sat Mar 29 23:08:57 2025
# Process ID         : 22028
# Current directory  : C:/FPGAProject/new_clock
# Command line       : vivado.exe -gui_launcher_event rodinguilauncherevent21428 C:\FPGAProject\new_clock\new_clock.xpr
# Log file           : C:/FPGAProject/new_clock/vivado.log
# Journal file       : C:/FPGAProject/new_clock\vivado.jou
# Running On         : LAPTOP-68NQA9TF
# Platform           : Windows Server 2016 or Windows 10
# Operating System   : 22631
# Processor Detail   : AMD Ryzen 5 5600H with Radeon Graphics         
# CPU Frequency      : 3294 MHz
# CPU Physical cores : 6
# CPU Logical cores  : 12
# Host memory        : 7884 MB
# Swap memory        : 18967 MB
# Total Virtual      : 26852 MB
# Available Virtual  : 16325 MB
#-----------------------------------------------------------
start_gui
open_project C:/FPGAProject/new_clock/new_clock.xpr
update_compile_order -fileset sources_1
close_project
open_project C:/FPGAProject/UART/UART.xpr
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 12
wait_on_run impl_1
open_run impl_1
open_hw_manager
connect_hw_server -allow_non_jtag
open_hw_target
set_property PROGRAM.FILE {C:/FPGAProject/UART/UART.runs/impl_1/UART.bit} [get_hw_devices xc7s50_0]
current_hw_device [get_hw_devices xc7s50_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7s50_0] 0]
set_property PROBES.FILE {} [get_hw_devices xc7s50_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7s50_0]
set_property PROGRAM.FILE {C:/FPGAProject/UART/UART.runs/impl_1/UART.bit} [get_hw_devices xc7s50_0]
program_hw_devices [get_hw_devices xc7s50_0]
refresh_hw_device [lindex [get_hw_devices xc7s50_0] 0]
open_project C:/FPGAProject/scrollingDisplay/scrollingDisplay.xpr
update_compile_order -fileset sources_1
current_project UART
close_hw_manager
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 12
wait_on_run impl_1
open_hw_manager
connect_hw_server -allow_non_jtag
open_hw_target
set_property PROGRAM.FILE {C:/FPGAProject/UART/UART.runs/impl_1/UART.bit} [get_hw_devices xc7s50_0]
current_hw_device [get_hw_devices xc7s50_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7s50_0] 0]
set_property PROBES.FILE {} [get_hw_devices xc7s50_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7s50_0]
set_property PROGRAM.FILE {C:/FPGAProject/UART/UART.runs/impl_1/UART.bit} [get_hw_devices xc7s50_0]
program_hw_devices [get_hw_devices xc7s50_0]
refresh_hw_device [lindex [get_hw_devices xc7s50_0] 0]
close_project
