Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.4 (win64) Build 1756540 Mon Jan 23 19:11:23 MST 2017
| Date         : Wed Apr 05 01:32:35 2017
| Host         : Inator running 64-bit major release  (build 9200)
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file B_wrapper_timing_summary_routed.rpt -rpx B_wrapper_timing_summary_routed.rpx
| Design       : B_wrapper
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.16 2016-11-09
-----------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 5 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 12 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      4.143        0.000                      0                   89        0.186        0.000                      0                   89        4.500        0.000                       0                    50  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         4.143        0.000                      0                   89        0.186        0.000                      0                   89        4.500        0.000                       0                    50  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        4.143ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.186ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.143ns  (required time - arrival time)
  Source:                 B_i/Get2DigitsN_0/U0/keypad/dec/sclk_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            B_i/Get2DigitsN_0/U0/keypad/dec/sclk_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.371ns  (logic 1.412ns (26.290%)  route 3.959ns (73.710%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.017ns = ( 15.017 - 10.000 ) 
    Source Clock Delay      (SCD):    5.314ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          1.711     5.314    B_i/Get2DigitsN_0/U0/keypad/dec/clk
    SLICE_X3Y71          FDRE                                         r  B_i/Get2DigitsN_0/U0/keypad/dec/sclk_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y71          FDRE (Prop_fdre_C_Q)         0.456     5.770 r  B_i/Get2DigitsN_0/U0/keypad/dec/sclk_reg[18]/Q
                         net (fo=6, routed)           0.966     6.736    B_i/Get2DigitsN_0/U0/keypad/dec/sclk_reg[18]
    SLICE_X4Y70          LUT4 (Prop_lut4_I2_O)        0.152     6.888 f  B_i/Get2DigitsN_0/U0/keypad/dec/Col[3]_i_11/O
                         net (fo=2, routed)           0.664     7.551    B_i/Get2DigitsN_0/U0/keypad/dec/Col[3]_i_11_n_0
    SLICE_X5Y69          LUT6 (Prop_lut6_I4_O)        0.326     7.877 r  B_i/Get2DigitsN_0/U0/keypad/dec/sclk[0]_i_10/O
                         net (fo=1, routed)           0.987     8.864    B_i/Get2DigitsN_0/U0/keypad/dec/sclk[0]_i_10_n_0
    SLICE_X5Y68          LUT2 (Prop_lut2_I1_O)        0.152     9.016 f  B_i/Get2DigitsN_0/U0/keypad/dec/sclk[0]_i_4/O
                         net (fo=1, routed)           0.667     9.683    B_i/Get2DigitsN_0/U0/keypad/dec/sclk[0]_i_4_n_0
    SLICE_X4Y68          LUT6 (Prop_lut6_I4_O)        0.326    10.009 r  B_i/Get2DigitsN_0/U0/keypad/dec/sclk[0]_i_1/O
                         net (fo=21, routed)          0.676    10.685    B_i/Get2DigitsN_0/U0/keypad/dec/nothing4
    SLICE_X3Y70          FDRE                                         r  B_i/Get2DigitsN_0/U0/keypad/dec/sclk_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          1.594    15.017    B_i/Get2DigitsN_0/U0/keypad/dec/clk
    SLICE_X3Y70          FDRE                                         r  B_i/Get2DigitsN_0/U0/keypad/dec/sclk_reg[12]/C
                         clock pessimism              0.275    15.292    
                         clock uncertainty           -0.035    15.256    
    SLICE_X3Y70          FDRE (Setup_fdre_C_R)       -0.429    14.827    B_i/Get2DigitsN_0/U0/keypad/dec/sclk_reg[12]
  -------------------------------------------------------------------
                         required time                         14.827    
                         arrival time                         -10.685    
  -------------------------------------------------------------------
                         slack                                  4.143    

Slack (MET) :             4.143ns  (required time - arrival time)
  Source:                 B_i/Get2DigitsN_0/U0/keypad/dec/sclk_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            B_i/Get2DigitsN_0/U0/keypad/dec/sclk_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.371ns  (logic 1.412ns (26.290%)  route 3.959ns (73.710%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.017ns = ( 15.017 - 10.000 ) 
    Source Clock Delay      (SCD):    5.314ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          1.711     5.314    B_i/Get2DigitsN_0/U0/keypad/dec/clk
    SLICE_X3Y71          FDRE                                         r  B_i/Get2DigitsN_0/U0/keypad/dec/sclk_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y71          FDRE (Prop_fdre_C_Q)         0.456     5.770 r  B_i/Get2DigitsN_0/U0/keypad/dec/sclk_reg[18]/Q
                         net (fo=6, routed)           0.966     6.736    B_i/Get2DigitsN_0/U0/keypad/dec/sclk_reg[18]
    SLICE_X4Y70          LUT4 (Prop_lut4_I2_O)        0.152     6.888 f  B_i/Get2DigitsN_0/U0/keypad/dec/Col[3]_i_11/O
                         net (fo=2, routed)           0.664     7.551    B_i/Get2DigitsN_0/U0/keypad/dec/Col[3]_i_11_n_0
    SLICE_X5Y69          LUT6 (Prop_lut6_I4_O)        0.326     7.877 r  B_i/Get2DigitsN_0/U0/keypad/dec/sclk[0]_i_10/O
                         net (fo=1, routed)           0.987     8.864    B_i/Get2DigitsN_0/U0/keypad/dec/sclk[0]_i_10_n_0
    SLICE_X5Y68          LUT2 (Prop_lut2_I1_O)        0.152     9.016 f  B_i/Get2DigitsN_0/U0/keypad/dec/sclk[0]_i_4/O
                         net (fo=1, routed)           0.667     9.683    B_i/Get2DigitsN_0/U0/keypad/dec/sclk[0]_i_4_n_0
    SLICE_X4Y68          LUT6 (Prop_lut6_I4_O)        0.326    10.009 r  B_i/Get2DigitsN_0/U0/keypad/dec/sclk[0]_i_1/O
                         net (fo=21, routed)          0.676    10.685    B_i/Get2DigitsN_0/U0/keypad/dec/nothing4
    SLICE_X3Y70          FDRE                                         r  B_i/Get2DigitsN_0/U0/keypad/dec/sclk_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          1.594    15.017    B_i/Get2DigitsN_0/U0/keypad/dec/clk
    SLICE_X3Y70          FDRE                                         r  B_i/Get2DigitsN_0/U0/keypad/dec/sclk_reg[13]/C
                         clock pessimism              0.275    15.292    
                         clock uncertainty           -0.035    15.256    
    SLICE_X3Y70          FDRE (Setup_fdre_C_R)       -0.429    14.827    B_i/Get2DigitsN_0/U0/keypad/dec/sclk_reg[13]
  -------------------------------------------------------------------
                         required time                         14.827    
                         arrival time                         -10.685    
  -------------------------------------------------------------------
                         slack                                  4.143    

Slack (MET) :             4.143ns  (required time - arrival time)
  Source:                 B_i/Get2DigitsN_0/U0/keypad/dec/sclk_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            B_i/Get2DigitsN_0/U0/keypad/dec/sclk_reg[14]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.371ns  (logic 1.412ns (26.290%)  route 3.959ns (73.710%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.017ns = ( 15.017 - 10.000 ) 
    Source Clock Delay      (SCD):    5.314ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          1.711     5.314    B_i/Get2DigitsN_0/U0/keypad/dec/clk
    SLICE_X3Y71          FDRE                                         r  B_i/Get2DigitsN_0/U0/keypad/dec/sclk_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y71          FDRE (Prop_fdre_C_Q)         0.456     5.770 r  B_i/Get2DigitsN_0/U0/keypad/dec/sclk_reg[18]/Q
                         net (fo=6, routed)           0.966     6.736    B_i/Get2DigitsN_0/U0/keypad/dec/sclk_reg[18]
    SLICE_X4Y70          LUT4 (Prop_lut4_I2_O)        0.152     6.888 f  B_i/Get2DigitsN_0/U0/keypad/dec/Col[3]_i_11/O
                         net (fo=2, routed)           0.664     7.551    B_i/Get2DigitsN_0/U0/keypad/dec/Col[3]_i_11_n_0
    SLICE_X5Y69          LUT6 (Prop_lut6_I4_O)        0.326     7.877 r  B_i/Get2DigitsN_0/U0/keypad/dec/sclk[0]_i_10/O
                         net (fo=1, routed)           0.987     8.864    B_i/Get2DigitsN_0/U0/keypad/dec/sclk[0]_i_10_n_0
    SLICE_X5Y68          LUT2 (Prop_lut2_I1_O)        0.152     9.016 f  B_i/Get2DigitsN_0/U0/keypad/dec/sclk[0]_i_4/O
                         net (fo=1, routed)           0.667     9.683    B_i/Get2DigitsN_0/U0/keypad/dec/sclk[0]_i_4_n_0
    SLICE_X4Y68          LUT6 (Prop_lut6_I4_O)        0.326    10.009 r  B_i/Get2DigitsN_0/U0/keypad/dec/sclk[0]_i_1/O
                         net (fo=21, routed)          0.676    10.685    B_i/Get2DigitsN_0/U0/keypad/dec/nothing4
    SLICE_X3Y70          FDRE                                         r  B_i/Get2DigitsN_0/U0/keypad/dec/sclk_reg[14]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          1.594    15.017    B_i/Get2DigitsN_0/U0/keypad/dec/clk
    SLICE_X3Y70          FDRE                                         r  B_i/Get2DigitsN_0/U0/keypad/dec/sclk_reg[14]/C
                         clock pessimism              0.275    15.292    
                         clock uncertainty           -0.035    15.256    
    SLICE_X3Y70          FDRE (Setup_fdre_C_R)       -0.429    14.827    B_i/Get2DigitsN_0/U0/keypad/dec/sclk_reg[14]
  -------------------------------------------------------------------
                         required time                         14.827    
                         arrival time                         -10.685    
  -------------------------------------------------------------------
                         slack                                  4.143    

Slack (MET) :             4.143ns  (required time - arrival time)
  Source:                 B_i/Get2DigitsN_0/U0/keypad/dec/sclk_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            B_i/Get2DigitsN_0/U0/keypad/dec/sclk_reg[15]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.371ns  (logic 1.412ns (26.290%)  route 3.959ns (73.710%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.017ns = ( 15.017 - 10.000 ) 
    Source Clock Delay      (SCD):    5.314ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          1.711     5.314    B_i/Get2DigitsN_0/U0/keypad/dec/clk
    SLICE_X3Y71          FDRE                                         r  B_i/Get2DigitsN_0/U0/keypad/dec/sclk_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y71          FDRE (Prop_fdre_C_Q)         0.456     5.770 r  B_i/Get2DigitsN_0/U0/keypad/dec/sclk_reg[18]/Q
                         net (fo=6, routed)           0.966     6.736    B_i/Get2DigitsN_0/U0/keypad/dec/sclk_reg[18]
    SLICE_X4Y70          LUT4 (Prop_lut4_I2_O)        0.152     6.888 f  B_i/Get2DigitsN_0/U0/keypad/dec/Col[3]_i_11/O
                         net (fo=2, routed)           0.664     7.551    B_i/Get2DigitsN_0/U0/keypad/dec/Col[3]_i_11_n_0
    SLICE_X5Y69          LUT6 (Prop_lut6_I4_O)        0.326     7.877 r  B_i/Get2DigitsN_0/U0/keypad/dec/sclk[0]_i_10/O
                         net (fo=1, routed)           0.987     8.864    B_i/Get2DigitsN_0/U0/keypad/dec/sclk[0]_i_10_n_0
    SLICE_X5Y68          LUT2 (Prop_lut2_I1_O)        0.152     9.016 f  B_i/Get2DigitsN_0/U0/keypad/dec/sclk[0]_i_4/O
                         net (fo=1, routed)           0.667     9.683    B_i/Get2DigitsN_0/U0/keypad/dec/sclk[0]_i_4_n_0
    SLICE_X4Y68          LUT6 (Prop_lut6_I4_O)        0.326    10.009 r  B_i/Get2DigitsN_0/U0/keypad/dec/sclk[0]_i_1/O
                         net (fo=21, routed)          0.676    10.685    B_i/Get2DigitsN_0/U0/keypad/dec/nothing4
    SLICE_X3Y70          FDRE                                         r  B_i/Get2DigitsN_0/U0/keypad/dec/sclk_reg[15]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          1.594    15.017    B_i/Get2DigitsN_0/U0/keypad/dec/clk
    SLICE_X3Y70          FDRE                                         r  B_i/Get2DigitsN_0/U0/keypad/dec/sclk_reg[15]/C
                         clock pessimism              0.275    15.292    
                         clock uncertainty           -0.035    15.256    
    SLICE_X3Y70          FDRE (Setup_fdre_C_R)       -0.429    14.827    B_i/Get2DigitsN_0/U0/keypad/dec/sclk_reg[15]
  -------------------------------------------------------------------
                         required time                         14.827    
                         arrival time                         -10.685    
  -------------------------------------------------------------------
                         slack                                  4.143    

Slack (MET) :             4.162ns  (required time - arrival time)
  Source:                 B_i/Get2DigitsN_0/U0/keypad/dec/sclk_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            B_i/Get2DigitsN_0/U0/keypad/dec/sclk_reg[16]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.374ns  (logic 1.412ns (26.274%)  route 3.962ns (73.726%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.016ns = ( 15.016 - 10.000 ) 
    Source Clock Delay      (SCD):    5.314ns
    Clock Pessimism Removal (CPR):    0.298ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          1.711     5.314    B_i/Get2DigitsN_0/U0/keypad/dec/clk
    SLICE_X3Y71          FDRE                                         r  B_i/Get2DigitsN_0/U0/keypad/dec/sclk_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y71          FDRE (Prop_fdre_C_Q)         0.456     5.770 r  B_i/Get2DigitsN_0/U0/keypad/dec/sclk_reg[18]/Q
                         net (fo=6, routed)           0.966     6.736    B_i/Get2DigitsN_0/U0/keypad/dec/sclk_reg[18]
    SLICE_X4Y70          LUT4 (Prop_lut4_I2_O)        0.152     6.888 f  B_i/Get2DigitsN_0/U0/keypad/dec/Col[3]_i_11/O
                         net (fo=2, routed)           0.664     7.551    B_i/Get2DigitsN_0/U0/keypad/dec/Col[3]_i_11_n_0
    SLICE_X5Y69          LUT6 (Prop_lut6_I4_O)        0.326     7.877 r  B_i/Get2DigitsN_0/U0/keypad/dec/sclk[0]_i_10/O
                         net (fo=1, routed)           0.987     8.864    B_i/Get2DigitsN_0/U0/keypad/dec/sclk[0]_i_10_n_0
    SLICE_X5Y68          LUT2 (Prop_lut2_I1_O)        0.152     9.016 f  B_i/Get2DigitsN_0/U0/keypad/dec/sclk[0]_i_4/O
                         net (fo=1, routed)           0.667     9.683    B_i/Get2DigitsN_0/U0/keypad/dec/sclk[0]_i_4_n_0
    SLICE_X4Y68          LUT6 (Prop_lut6_I4_O)        0.326    10.009 r  B_i/Get2DigitsN_0/U0/keypad/dec/sclk[0]_i_1/O
                         net (fo=21, routed)          0.679    10.688    B_i/Get2DigitsN_0/U0/keypad/dec/nothing4
    SLICE_X3Y71          FDRE                                         r  B_i/Get2DigitsN_0/U0/keypad/dec/sclk_reg[16]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          1.593    15.016    B_i/Get2DigitsN_0/U0/keypad/dec/clk
    SLICE_X3Y71          FDRE                                         r  B_i/Get2DigitsN_0/U0/keypad/dec/sclk_reg[16]/C
                         clock pessimism              0.298    15.314    
                         clock uncertainty           -0.035    15.278    
    SLICE_X3Y71          FDRE (Setup_fdre_C_R)       -0.429    14.849    B_i/Get2DigitsN_0/U0/keypad/dec/sclk_reg[16]
  -------------------------------------------------------------------
                         required time                         14.849    
                         arrival time                         -10.688    
  -------------------------------------------------------------------
                         slack                                  4.162    

Slack (MET) :             4.162ns  (required time - arrival time)
  Source:                 B_i/Get2DigitsN_0/U0/keypad/dec/sclk_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            B_i/Get2DigitsN_0/U0/keypad/dec/sclk_reg[17]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.374ns  (logic 1.412ns (26.274%)  route 3.962ns (73.726%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.016ns = ( 15.016 - 10.000 ) 
    Source Clock Delay      (SCD):    5.314ns
    Clock Pessimism Removal (CPR):    0.298ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          1.711     5.314    B_i/Get2DigitsN_0/U0/keypad/dec/clk
    SLICE_X3Y71          FDRE                                         r  B_i/Get2DigitsN_0/U0/keypad/dec/sclk_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y71          FDRE (Prop_fdre_C_Q)         0.456     5.770 r  B_i/Get2DigitsN_0/U0/keypad/dec/sclk_reg[18]/Q
                         net (fo=6, routed)           0.966     6.736    B_i/Get2DigitsN_0/U0/keypad/dec/sclk_reg[18]
    SLICE_X4Y70          LUT4 (Prop_lut4_I2_O)        0.152     6.888 f  B_i/Get2DigitsN_0/U0/keypad/dec/Col[3]_i_11/O
                         net (fo=2, routed)           0.664     7.551    B_i/Get2DigitsN_0/U0/keypad/dec/Col[3]_i_11_n_0
    SLICE_X5Y69          LUT6 (Prop_lut6_I4_O)        0.326     7.877 r  B_i/Get2DigitsN_0/U0/keypad/dec/sclk[0]_i_10/O
                         net (fo=1, routed)           0.987     8.864    B_i/Get2DigitsN_0/U0/keypad/dec/sclk[0]_i_10_n_0
    SLICE_X5Y68          LUT2 (Prop_lut2_I1_O)        0.152     9.016 f  B_i/Get2DigitsN_0/U0/keypad/dec/sclk[0]_i_4/O
                         net (fo=1, routed)           0.667     9.683    B_i/Get2DigitsN_0/U0/keypad/dec/sclk[0]_i_4_n_0
    SLICE_X4Y68          LUT6 (Prop_lut6_I4_O)        0.326    10.009 r  B_i/Get2DigitsN_0/U0/keypad/dec/sclk[0]_i_1/O
                         net (fo=21, routed)          0.679    10.688    B_i/Get2DigitsN_0/U0/keypad/dec/nothing4
    SLICE_X3Y71          FDRE                                         r  B_i/Get2DigitsN_0/U0/keypad/dec/sclk_reg[17]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          1.593    15.016    B_i/Get2DigitsN_0/U0/keypad/dec/clk
    SLICE_X3Y71          FDRE                                         r  B_i/Get2DigitsN_0/U0/keypad/dec/sclk_reg[17]/C
                         clock pessimism              0.298    15.314    
                         clock uncertainty           -0.035    15.278    
    SLICE_X3Y71          FDRE (Setup_fdre_C_R)       -0.429    14.849    B_i/Get2DigitsN_0/U0/keypad/dec/sclk_reg[17]
  -------------------------------------------------------------------
                         required time                         14.849    
                         arrival time                         -10.688    
  -------------------------------------------------------------------
                         slack                                  4.162    

Slack (MET) :             4.162ns  (required time - arrival time)
  Source:                 B_i/Get2DigitsN_0/U0/keypad/dec/sclk_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            B_i/Get2DigitsN_0/U0/keypad/dec/sclk_reg[18]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.374ns  (logic 1.412ns (26.274%)  route 3.962ns (73.726%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.016ns = ( 15.016 - 10.000 ) 
    Source Clock Delay      (SCD):    5.314ns
    Clock Pessimism Removal (CPR):    0.298ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          1.711     5.314    B_i/Get2DigitsN_0/U0/keypad/dec/clk
    SLICE_X3Y71          FDRE                                         r  B_i/Get2DigitsN_0/U0/keypad/dec/sclk_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y71          FDRE (Prop_fdre_C_Q)         0.456     5.770 r  B_i/Get2DigitsN_0/U0/keypad/dec/sclk_reg[18]/Q
                         net (fo=6, routed)           0.966     6.736    B_i/Get2DigitsN_0/U0/keypad/dec/sclk_reg[18]
    SLICE_X4Y70          LUT4 (Prop_lut4_I2_O)        0.152     6.888 f  B_i/Get2DigitsN_0/U0/keypad/dec/Col[3]_i_11/O
                         net (fo=2, routed)           0.664     7.551    B_i/Get2DigitsN_0/U0/keypad/dec/Col[3]_i_11_n_0
    SLICE_X5Y69          LUT6 (Prop_lut6_I4_O)        0.326     7.877 r  B_i/Get2DigitsN_0/U0/keypad/dec/sclk[0]_i_10/O
                         net (fo=1, routed)           0.987     8.864    B_i/Get2DigitsN_0/U0/keypad/dec/sclk[0]_i_10_n_0
    SLICE_X5Y68          LUT2 (Prop_lut2_I1_O)        0.152     9.016 f  B_i/Get2DigitsN_0/U0/keypad/dec/sclk[0]_i_4/O
                         net (fo=1, routed)           0.667     9.683    B_i/Get2DigitsN_0/U0/keypad/dec/sclk[0]_i_4_n_0
    SLICE_X4Y68          LUT6 (Prop_lut6_I4_O)        0.326    10.009 r  B_i/Get2DigitsN_0/U0/keypad/dec/sclk[0]_i_1/O
                         net (fo=21, routed)          0.679    10.688    B_i/Get2DigitsN_0/U0/keypad/dec/nothing4
    SLICE_X3Y71          FDRE                                         r  B_i/Get2DigitsN_0/U0/keypad/dec/sclk_reg[18]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          1.593    15.016    B_i/Get2DigitsN_0/U0/keypad/dec/clk
    SLICE_X3Y71          FDRE                                         r  B_i/Get2DigitsN_0/U0/keypad/dec/sclk_reg[18]/C
                         clock pessimism              0.298    15.314    
                         clock uncertainty           -0.035    15.278    
    SLICE_X3Y71          FDRE (Setup_fdre_C_R)       -0.429    14.849    B_i/Get2DigitsN_0/U0/keypad/dec/sclk_reg[18]
  -------------------------------------------------------------------
                         required time                         14.849    
                         arrival time                         -10.688    
  -------------------------------------------------------------------
                         slack                                  4.162    

Slack (MET) :             4.162ns  (required time - arrival time)
  Source:                 B_i/Get2DigitsN_0/U0/keypad/dec/sclk_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            B_i/Get2DigitsN_0/U0/keypad/dec/sclk_reg[19]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.374ns  (logic 1.412ns (26.274%)  route 3.962ns (73.726%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.016ns = ( 15.016 - 10.000 ) 
    Source Clock Delay      (SCD):    5.314ns
    Clock Pessimism Removal (CPR):    0.298ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          1.711     5.314    B_i/Get2DigitsN_0/U0/keypad/dec/clk
    SLICE_X3Y71          FDRE                                         r  B_i/Get2DigitsN_0/U0/keypad/dec/sclk_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y71          FDRE (Prop_fdre_C_Q)         0.456     5.770 r  B_i/Get2DigitsN_0/U0/keypad/dec/sclk_reg[18]/Q
                         net (fo=6, routed)           0.966     6.736    B_i/Get2DigitsN_0/U0/keypad/dec/sclk_reg[18]
    SLICE_X4Y70          LUT4 (Prop_lut4_I2_O)        0.152     6.888 f  B_i/Get2DigitsN_0/U0/keypad/dec/Col[3]_i_11/O
                         net (fo=2, routed)           0.664     7.551    B_i/Get2DigitsN_0/U0/keypad/dec/Col[3]_i_11_n_0
    SLICE_X5Y69          LUT6 (Prop_lut6_I4_O)        0.326     7.877 r  B_i/Get2DigitsN_0/U0/keypad/dec/sclk[0]_i_10/O
                         net (fo=1, routed)           0.987     8.864    B_i/Get2DigitsN_0/U0/keypad/dec/sclk[0]_i_10_n_0
    SLICE_X5Y68          LUT2 (Prop_lut2_I1_O)        0.152     9.016 f  B_i/Get2DigitsN_0/U0/keypad/dec/sclk[0]_i_4/O
                         net (fo=1, routed)           0.667     9.683    B_i/Get2DigitsN_0/U0/keypad/dec/sclk[0]_i_4_n_0
    SLICE_X4Y68          LUT6 (Prop_lut6_I4_O)        0.326    10.009 r  B_i/Get2DigitsN_0/U0/keypad/dec/sclk[0]_i_1/O
                         net (fo=21, routed)          0.679    10.688    B_i/Get2DigitsN_0/U0/keypad/dec/nothing4
    SLICE_X3Y71          FDRE                                         r  B_i/Get2DigitsN_0/U0/keypad/dec/sclk_reg[19]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          1.593    15.016    B_i/Get2DigitsN_0/U0/keypad/dec/clk
    SLICE_X3Y71          FDRE                                         r  B_i/Get2DigitsN_0/U0/keypad/dec/sclk_reg[19]/C
                         clock pessimism              0.298    15.314    
                         clock uncertainty           -0.035    15.278    
    SLICE_X3Y71          FDRE (Setup_fdre_C_R)       -0.429    14.849    B_i/Get2DigitsN_0/U0/keypad/dec/sclk_reg[19]
  -------------------------------------------------------------------
                         required time                         14.849    
                         arrival time                         -10.688    
  -------------------------------------------------------------------
                         slack                                  4.162    

Slack (MET) :             4.268ns  (required time - arrival time)
  Source:                 B_i/Get2DigitsN_0/U0/keypad/dec/sclk_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            B_i/Get2DigitsN_0/U0/keypad/dec/sclk_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.247ns  (logic 1.412ns (26.910%)  route 3.835ns (73.090%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.018ns = ( 15.018 - 10.000 ) 
    Source Clock Delay      (SCD):    5.314ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          1.711     5.314    B_i/Get2DigitsN_0/U0/keypad/dec/clk
    SLICE_X3Y71          FDRE                                         r  B_i/Get2DigitsN_0/U0/keypad/dec/sclk_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y71          FDRE (Prop_fdre_C_Q)         0.456     5.770 r  B_i/Get2DigitsN_0/U0/keypad/dec/sclk_reg[18]/Q
                         net (fo=6, routed)           0.966     6.736    B_i/Get2DigitsN_0/U0/keypad/dec/sclk_reg[18]
    SLICE_X4Y70          LUT4 (Prop_lut4_I2_O)        0.152     6.888 f  B_i/Get2DigitsN_0/U0/keypad/dec/Col[3]_i_11/O
                         net (fo=2, routed)           0.664     7.551    B_i/Get2DigitsN_0/U0/keypad/dec/Col[3]_i_11_n_0
    SLICE_X5Y69          LUT6 (Prop_lut6_I4_O)        0.326     7.877 r  B_i/Get2DigitsN_0/U0/keypad/dec/sclk[0]_i_10/O
                         net (fo=1, routed)           0.987     8.864    B_i/Get2DigitsN_0/U0/keypad/dec/sclk[0]_i_10_n_0
    SLICE_X5Y68          LUT2 (Prop_lut2_I1_O)        0.152     9.016 f  B_i/Get2DigitsN_0/U0/keypad/dec/sclk[0]_i_4/O
                         net (fo=1, routed)           0.667     9.683    B_i/Get2DigitsN_0/U0/keypad/dec/sclk[0]_i_4_n_0
    SLICE_X4Y68          LUT6 (Prop_lut6_I4_O)        0.326    10.009 r  B_i/Get2DigitsN_0/U0/keypad/dec/sclk[0]_i_1/O
                         net (fo=21, routed)          0.552    10.561    B_i/Get2DigitsN_0/U0/keypad/dec/nothing4
    SLICE_X3Y68          FDRE                                         r  B_i/Get2DigitsN_0/U0/keypad/dec/sclk_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          1.595    15.018    B_i/Get2DigitsN_0/U0/keypad/dec/clk
    SLICE_X3Y68          FDRE                                         r  B_i/Get2DigitsN_0/U0/keypad/dec/sclk_reg[4]/C
                         clock pessimism              0.275    15.293    
                         clock uncertainty           -0.035    15.257    
    SLICE_X3Y68          FDRE (Setup_fdre_C_R)       -0.429    14.828    B_i/Get2DigitsN_0/U0/keypad/dec/sclk_reg[4]
  -------------------------------------------------------------------
                         required time                         14.828    
                         arrival time                         -10.561    
  -------------------------------------------------------------------
                         slack                                  4.268    

Slack (MET) :             4.268ns  (required time - arrival time)
  Source:                 B_i/Get2DigitsN_0/U0/keypad/dec/sclk_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            B_i/Get2DigitsN_0/U0/keypad/dec/sclk_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.247ns  (logic 1.412ns (26.910%)  route 3.835ns (73.090%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.018ns = ( 15.018 - 10.000 ) 
    Source Clock Delay      (SCD):    5.314ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          1.711     5.314    B_i/Get2DigitsN_0/U0/keypad/dec/clk
    SLICE_X3Y71          FDRE                                         r  B_i/Get2DigitsN_0/U0/keypad/dec/sclk_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y71          FDRE (Prop_fdre_C_Q)         0.456     5.770 r  B_i/Get2DigitsN_0/U0/keypad/dec/sclk_reg[18]/Q
                         net (fo=6, routed)           0.966     6.736    B_i/Get2DigitsN_0/U0/keypad/dec/sclk_reg[18]
    SLICE_X4Y70          LUT4 (Prop_lut4_I2_O)        0.152     6.888 f  B_i/Get2DigitsN_0/U0/keypad/dec/Col[3]_i_11/O
                         net (fo=2, routed)           0.664     7.551    B_i/Get2DigitsN_0/U0/keypad/dec/Col[3]_i_11_n_0
    SLICE_X5Y69          LUT6 (Prop_lut6_I4_O)        0.326     7.877 r  B_i/Get2DigitsN_0/U0/keypad/dec/sclk[0]_i_10/O
                         net (fo=1, routed)           0.987     8.864    B_i/Get2DigitsN_0/U0/keypad/dec/sclk[0]_i_10_n_0
    SLICE_X5Y68          LUT2 (Prop_lut2_I1_O)        0.152     9.016 f  B_i/Get2DigitsN_0/U0/keypad/dec/sclk[0]_i_4/O
                         net (fo=1, routed)           0.667     9.683    B_i/Get2DigitsN_0/U0/keypad/dec/sclk[0]_i_4_n_0
    SLICE_X4Y68          LUT6 (Prop_lut6_I4_O)        0.326    10.009 r  B_i/Get2DigitsN_0/U0/keypad/dec/sclk[0]_i_1/O
                         net (fo=21, routed)          0.552    10.561    B_i/Get2DigitsN_0/U0/keypad/dec/nothing4
    SLICE_X3Y68          FDRE                                         r  B_i/Get2DigitsN_0/U0/keypad/dec/sclk_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          1.595    15.018    B_i/Get2DigitsN_0/U0/keypad/dec/clk
    SLICE_X3Y68          FDRE                                         r  B_i/Get2DigitsN_0/U0/keypad/dec/sclk_reg[5]/C
                         clock pessimism              0.275    15.293    
                         clock uncertainty           -0.035    15.257    
    SLICE_X3Y68          FDRE (Setup_fdre_C_R)       -0.429    14.828    B_i/Get2DigitsN_0/U0/keypad/dec/sclk_reg[5]
  -------------------------------------------------------------------
                         required time                         14.828    
                         arrival time                         -10.561    
  -------------------------------------------------------------------
                         slack                                  4.268    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.186ns  (arrival time - required time)
  Source:                 B_i/Get2DigitsN_0/U0/keypad/digits_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            B_i/Get2DigitsN_0/U0/keypad/digits_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.828%)  route 0.116ns (45.172%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.032ns
    Source Clock Delay      (SCD):    1.517ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          0.598     1.517    B_i/Get2DigitsN_0/U0/keypad/clk
    SLICE_X7Y66          FDRE                                         r  B_i/Get2DigitsN_0/U0/keypad/digits_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y66          FDRE (Prop_fdre_C_Q)         0.141     1.658 r  B_i/Get2DigitsN_0/U0/keypad/digits_reg[3]/Q
                         net (fo=1, routed)           0.116     1.774    B_i/Get2DigitsN_0/U0/keypad/Digits[3]
    SLICE_X7Y66          FDRE                                         r  B_i/Get2DigitsN_0/U0/keypad/digits_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          0.867     2.032    B_i/Get2DigitsN_0/U0/keypad/clk
    SLICE_X7Y66          FDRE                                         r  B_i/Get2DigitsN_0/U0/keypad/digits_reg[7]/C
                         clock pessimism             -0.514     1.517    
    SLICE_X7Y66          FDRE (Hold_fdre_C_D)         0.071     1.588    B_i/Get2DigitsN_0/U0/keypad/digits_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.588    
                         arrival time                           1.774    
  -------------------------------------------------------------------
                         slack                                  0.186    

Slack (MET) :             0.209ns  (arrival time - required time)
  Source:                 B_i/Get2DigitsN_0/U0/keypad/dec/DecodeOut_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            B_i/Get2DigitsN_0/U0/keypad/saved_digit_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.288ns  (logic 0.164ns (56.849%)  route 0.124ns (43.151%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.030ns
    Source Clock Delay      (SCD):    1.516ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          0.597     1.516    B_i/Get2DigitsN_0/U0/keypad/dec/clk
    SLICE_X6Y67          FDRE                                         r  B_i/Get2DigitsN_0/U0/keypad/dec/DecodeOut_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y67          FDRE (Prop_fdre_C_Q)         0.164     1.680 r  B_i/Get2DigitsN_0/U0/keypad/dec/DecodeOut_reg[1]/Q
                         net (fo=5, routed)           0.124     1.805    B_i/Get2DigitsN_0/U0/keypad/Decode[1]
    SLICE_X5Y68          FDRE                                         r  B_i/Get2DigitsN_0/U0/keypad/saved_digit_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          0.865     2.030    B_i/Get2DigitsN_0/U0/keypad/clk
    SLICE_X5Y68          FDRE                                         r  B_i/Get2DigitsN_0/U0/keypad/saved_digit_reg[1]/C
                         clock pessimism             -0.500     1.529    
    SLICE_X5Y68          FDRE (Hold_fdre_C_D)         0.066     1.595    B_i/Get2DigitsN_0/U0/keypad/saved_digit_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.595    
                         arrival time                           1.805    
  -------------------------------------------------------------------
                         slack                                  0.209    

Slack (MET) :             0.211ns  (arrival time - required time)
  Source:                 B_i/Get2DigitsN_0/U0/keypad/dec/DecodeOut_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            B_i/Get2DigitsN_0/U0/keypad/digits_reg[0]_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.272ns  (logic 0.141ns (51.879%)  route 0.131ns (48.121%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.032ns
    Source Clock Delay      (SCD):    1.516ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          0.597     1.516    B_i/Get2DigitsN_0/U0/keypad/dec/clk
    SLICE_X5Y67          FDRE                                         r  B_i/Get2DigitsN_0/U0/keypad/dec/DecodeOut_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y67          FDRE (Prop_fdre_C_Q)         0.141     1.657 r  B_i/Get2DigitsN_0/U0/keypad/dec/DecodeOut_reg[0]/Q
                         net (fo=5, routed)           0.131     1.788    B_i/Get2DigitsN_0/U0/keypad/Decode[0]
    SLICE_X7Y66          FDRE                                         r  B_i/Get2DigitsN_0/U0/keypad/digits_reg[0]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          0.867     2.032    B_i/Get2DigitsN_0/U0/keypad/clk
    SLICE_X7Y66          FDRE                                         r  B_i/Get2DigitsN_0/U0/keypad/digits_reg[0]_lopt_replica/C
                         clock pessimism             -0.500     1.531    
    SLICE_X7Y66          FDRE (Hold_fdre_C_D)         0.046     1.577    B_i/Get2DigitsN_0/U0/keypad/digits_reg[0]_lopt_replica
  -------------------------------------------------------------------
                         required time                         -1.577    
                         arrival time                           1.788    
  -------------------------------------------------------------------
                         slack                                  0.211    

Slack (MET) :             0.211ns  (arrival time - required time)
  Source:                 B_i/Get2DigitsN_0/U0/keypad/digits_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            B_i/Get2DigitsN_0/U0/keypad/digits_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.274ns  (logic 0.164ns (59.853%)  route 0.110ns (40.147%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.032ns
    Source Clock Delay      (SCD):    1.517ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          0.598     1.517    B_i/Get2DigitsN_0/U0/keypad/clk
    SLICE_X6Y66          FDRE                                         r  B_i/Get2DigitsN_0/U0/keypad/digits_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y66          FDRE (Prop_fdre_C_Q)         0.164     1.681 r  B_i/Get2DigitsN_0/U0/keypad/digits_reg[1]/Q
                         net (fo=1, routed)           0.110     1.791    B_i/Get2DigitsN_0/U0/keypad/Digits[1]
    SLICE_X6Y66          FDRE                                         r  B_i/Get2DigitsN_0/U0/keypad/digits_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          0.867     2.032    B_i/Get2DigitsN_0/U0/keypad/clk
    SLICE_X6Y66          FDRE                                         r  B_i/Get2DigitsN_0/U0/keypad/digits_reg[5]/C
                         clock pessimism             -0.514     1.517    
    SLICE_X6Y66          FDRE (Hold_fdre_C_D)         0.063     1.580    B_i/Get2DigitsN_0/U0/keypad/digits_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.580    
                         arrival time                           1.791    
  -------------------------------------------------------------------
                         slack                                  0.211    

Slack (MET) :             0.238ns  (arrival time - required time)
  Source:                 B_i/Get2DigitsN_0/U0/keypad/dec/DecodeOut_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            B_i/Get2DigitsN_0/U0/keypad/digits_reg[1]_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.300ns  (logic 0.164ns (54.604%)  route 0.136ns (45.396%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.032ns
    Source Clock Delay      (SCD):    1.516ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          0.597     1.516    B_i/Get2DigitsN_0/U0/keypad/dec/clk
    SLICE_X6Y67          FDRE                                         r  B_i/Get2DigitsN_0/U0/keypad/dec/DecodeOut_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y67          FDRE (Prop_fdre_C_Q)         0.164     1.680 r  B_i/Get2DigitsN_0/U0/keypad/dec/DecodeOut_reg[1]/Q
                         net (fo=5, routed)           0.136     1.817    B_i/Get2DigitsN_0/U0/keypad/Decode[1]
    SLICE_X7Y66          FDRE                                         r  B_i/Get2DigitsN_0/U0/keypad/digits_reg[1]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          0.867     2.032    B_i/Get2DigitsN_0/U0/keypad/clk
    SLICE_X7Y66          FDRE                                         r  B_i/Get2DigitsN_0/U0/keypad/digits_reg[1]_lopt_replica/C
                         clock pessimism             -0.500     1.531    
    SLICE_X7Y66          FDRE (Hold_fdre_C_D)         0.047     1.578    B_i/Get2DigitsN_0/U0/keypad/digits_reg[1]_lopt_replica
  -------------------------------------------------------------------
                         required time                         -1.578    
                         arrival time                           1.817    
  -------------------------------------------------------------------
                         slack                                  0.238    

Slack (MET) :             0.251ns  (arrival time - required time)
  Source:                 B_i/Get2DigitsN_0/U0/keypad/dec/DecodeOut_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            B_i/Get2DigitsN_0/U0/keypad/digits_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.335ns  (logic 0.141ns (42.050%)  route 0.194ns (57.950%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.031ns
    Source Clock Delay      (SCD):    1.516ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          0.597     1.516    B_i/Get2DigitsN_0/U0/keypad/dec/clk
    SLICE_X5Y67          FDRE                                         r  B_i/Get2DigitsN_0/U0/keypad/dec/DecodeOut_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y67          FDRE (Prop_fdre_C_Q)         0.141     1.657 r  B_i/Get2DigitsN_0/U0/keypad/dec/DecodeOut_reg[0]/Q
                         net (fo=5, routed)           0.194     1.852    B_i/Get2DigitsN_0/U0/keypad/Decode[0]
    SLICE_X7Y67          FDRE                                         r  B_i/Get2DigitsN_0/U0/keypad/digits_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          0.866     2.031    B_i/Get2DigitsN_0/U0/keypad/clk
    SLICE_X7Y67          FDRE                                         r  B_i/Get2DigitsN_0/U0/keypad/digits_reg[0]/C
                         clock pessimism             -0.500     1.530    
    SLICE_X7Y67          FDRE (Hold_fdre_C_D)         0.070     1.600    B_i/Get2DigitsN_0/U0/keypad/digits_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.600    
                         arrival time                           1.852    
  -------------------------------------------------------------------
                         slack                                  0.251    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 B_i/Get2DigitsN_0/U0/keypad/dec/sclk_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            B_i/Get2DigitsN_0/U0/keypad/dec/sclk_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.249ns (67.838%)  route 0.118ns (32.162%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.030ns
    Source Clock Delay      (SCD):    1.513ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          0.594     1.513    B_i/Get2DigitsN_0/U0/keypad/dec/clk
    SLICE_X3Y71          FDRE                                         r  B_i/Get2DigitsN_0/U0/keypad/dec/sclk_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y71          FDRE (Prop_fdre_C_Q)         0.141     1.654 r  B_i/Get2DigitsN_0/U0/keypad/dec/sclk_reg[19]/Q
                         net (fo=2, routed)           0.118     1.772    B_i/Get2DigitsN_0/U0/keypad/dec/sclk_reg__0[19]
    SLICE_X3Y71          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.880 r  B_i/Get2DigitsN_0/U0/keypad/dec/sclk_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.880    B_i/Get2DigitsN_0/U0/keypad/dec/sclk_reg[16]_i_1_n_4
    SLICE_X3Y71          FDRE                                         r  B_i/Get2DigitsN_0/U0/keypad/dec/sclk_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          0.865     2.030    B_i/Get2DigitsN_0/U0/keypad/dec/clk
    SLICE_X3Y71          FDRE                                         r  B_i/Get2DigitsN_0/U0/keypad/dec/sclk_reg[19]/C
                         clock pessimism             -0.516     1.513    
    SLICE_X3Y71          FDRE (Hold_fdre_C_D)         0.105     1.618    B_i/Get2DigitsN_0/U0/keypad/dec/sclk_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.618    
                         arrival time                           1.880    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 B_i/Get2DigitsN_0/U0/keypad/dec/DecodeOut_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            B_i/Get2DigitsN_0/U0/keypad/digits_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.330ns  (logic 0.164ns (49.679%)  route 0.166ns (50.321%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.032ns
    Source Clock Delay      (SCD):    1.516ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          0.597     1.516    B_i/Get2DigitsN_0/U0/keypad/dec/clk
    SLICE_X6Y67          FDRE                                         r  B_i/Get2DigitsN_0/U0/keypad/dec/DecodeOut_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y67          FDRE (Prop_fdre_C_Q)         0.164     1.680 r  B_i/Get2DigitsN_0/U0/keypad/dec/DecodeOut_reg[2]/Q
                         net (fo=5, routed)           0.166     1.846    B_i/Get2DigitsN_0/U0/keypad/Decode[2]
    SLICE_X6Y66          FDRE                                         r  B_i/Get2DigitsN_0/U0/keypad/digits_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          0.867     2.032    B_i/Get2DigitsN_0/U0/keypad/clk
    SLICE_X6Y66          FDRE                                         r  B_i/Get2DigitsN_0/U0/keypad/digits_reg[2]/C
                         clock pessimism             -0.500     1.531    
    SLICE_X6Y66          FDRE (Hold_fdre_C_D)         0.052     1.583    B_i/Get2DigitsN_0/U0/keypad/digits_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.583    
                         arrival time                           1.846    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 B_i/Get2DigitsN_0/U0/keypad/dec/nothing2_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            B_i/Get2DigitsN_0/U0/keypad/dec/nothing2_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.209ns (54.393%)  route 0.175ns (45.607%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.028ns
    Source Clock Delay      (SCD):    1.513ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          0.594     1.513    B_i/Get2DigitsN_0/U0/keypad/dec/clk
    SLICE_X6Y70          FDRE                                         r  B_i/Get2DigitsN_0/U0/keypad/dec/nothing2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y70          FDRE (Prop_fdre_C_Q)         0.164     1.677 r  B_i/Get2DigitsN_0/U0/keypad/dec/nothing2_reg/Q
                         net (fo=4, routed)           0.175     1.853    B_i/Get2DigitsN_0/U0/keypad/dec/nothing2_reg_0
    SLICE_X6Y70          LUT4 (Prop_lut4_I3_O)        0.045     1.898 r  B_i/Get2DigitsN_0/U0/keypad/dec/nothing2_i_1/O
                         net (fo=1, routed)           0.000     1.898    B_i/Get2DigitsN_0/U0/keypad/dec/nothing2_i_1_n_0
    SLICE_X6Y70          FDRE                                         r  B_i/Get2DigitsN_0/U0/keypad/dec/nothing2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          0.863     2.028    B_i/Get2DigitsN_0/U0/keypad/dec/clk
    SLICE_X6Y70          FDRE                                         r  B_i/Get2DigitsN_0/U0/keypad/dec/nothing2_reg/C
                         clock pessimism             -0.514     1.513    
    SLICE_X6Y70          FDRE (Hold_fdre_C_D)         0.120     1.633    B_i/Get2DigitsN_0/U0/keypad/dec/nothing2_reg
  -------------------------------------------------------------------
                         required time                         -1.633    
                         arrival time                           1.898    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 B_i/Get2DigitsN_0/U0/keypad/dec/DecodeOut_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            B_i/Get2DigitsN_0/U0/keypad/dec/DecodeOut_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.209ns (54.384%)  route 0.175ns (45.616%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.031ns
    Source Clock Delay      (SCD):    1.516ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          0.597     1.516    B_i/Get2DigitsN_0/U0/keypad/dec/clk
    SLICE_X6Y67          FDRE                                         r  B_i/Get2DigitsN_0/U0/keypad/dec/DecodeOut_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y67          FDRE (Prop_fdre_C_Q)         0.164     1.680 r  B_i/Get2DigitsN_0/U0/keypad/dec/DecodeOut_reg[2]/Q
                         net (fo=5, routed)           0.175     1.856    B_i/Get2DigitsN_0/U0/keypad/dec/Decode[2]
    SLICE_X6Y67          LUT6 (Prop_lut6_I0_O)        0.045     1.901 r  B_i/Get2DigitsN_0/U0/keypad/dec/DecodeOut[2]_i_1/O
                         net (fo=1, routed)           0.000     1.901    B_i/Get2DigitsN_0/U0/keypad/dec/DecodeOut[2]_i_1_n_0
    SLICE_X6Y67          FDRE                                         r  B_i/Get2DigitsN_0/U0/keypad/dec/DecodeOut_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=49, routed)          0.866     2.031    B_i/Get2DigitsN_0/U0/keypad/dec/clk
    SLICE_X6Y67          FDRE                                         r  B_i/Get2DigitsN_0/U0/keypad/dec/DecodeOut_reg[2]/C
                         clock pessimism             -0.514     1.516    
    SLICE_X6Y67          FDRE (Hold_fdre_C_D)         0.120     1.636    B_i/Get2DigitsN_0/U0/keypad/dec/DecodeOut_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.636    
                         arrival time                           1.901    
  -------------------------------------------------------------------
                         slack                                  0.264    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X2Y69     B_i/Get2DigitsN_0/U0/keypad/dec/Col_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X2Y69     B_i/Get2DigitsN_0/U0/keypad/dec/Col_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X2Y67     B_i/Get2DigitsN_0/U0/keypad/dec/Col_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X2Y67     B_i/Get2DigitsN_0/U0/keypad/dec/Col_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X5Y67     B_i/Get2DigitsN_0/U0/keypad/dec/DecodeOut_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X6Y67     B_i/Get2DigitsN_0/U0/keypad/dec/DecodeOut_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X6Y67     B_i/Get2DigitsN_0/U0/keypad/dec/DecodeOut_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X6Y67     B_i/Get2DigitsN_0/U0/keypad/dec/DecodeOut_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X5Y70     B_i/Get2DigitsN_0/U0/keypad/dec/nothing1_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y69     B_i/Get2DigitsN_0/U0/keypad/dec/Col_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y69     B_i/Get2DigitsN_0/U0/keypad/dec/Col_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y67     B_i/Get2DigitsN_0/U0/keypad/dec/DecodeOut_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y67     B_i/Get2DigitsN_0/U0/keypad/dec/DecodeOut_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y67     B_i/Get2DigitsN_0/U0/keypad/dec/DecodeOut_reg[2]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y67     B_i/Get2DigitsN_0/U0/keypad/dec/DecodeOut_reg[3]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y67     B_i/Get2DigitsN_0/U0/keypad/dec/nothing4_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y69     B_i/Get2DigitsN_0/U0/keypad/dec/sclk_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y69     B_i/Get2DigitsN_0/U0/keypad/dec/sclk_reg[11]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y69     B_i/Get2DigitsN_0/U0/keypad/dec/sclk_reg[8]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X7Y66     B_i/Get2DigitsN_0/U0/keypad/digits_reg[0]_lopt_replica/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y66     B_i/Get2DigitsN_0/U0/keypad/digits_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X7Y66     B_i/Get2DigitsN_0/U0/keypad/digits_reg[1]_lopt_replica/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y66     B_i/Get2DigitsN_0/U0/keypad/digits_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X7Y66     B_i/Get2DigitsN_0/U0/keypad/digits_reg[2]_lopt_replica/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X7Y66     B_i/Get2DigitsN_0/U0/keypad/digits_reg[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X7Y66     B_i/Get2DigitsN_0/U0/keypad/digits_reg[3]_lopt_replica/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y66     B_i/Get2DigitsN_0/U0/keypad/digits_reg[5]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y66     B_i/Get2DigitsN_0/U0/keypad/digits_reg[6]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X7Y66     B_i/Get2DigitsN_0/U0/keypad/digits_reg[7]/C



