
kenGwon_WashingMachine.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001ac  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000ad80  080001b0  080001b0  000101b0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000218  0800af30  0800af30  0001af30  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800b148  0800b148  0002018c  2**0
                  CONTENTS
  4 .ARM          00000008  0800b148  0800b148  0001b148  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800b150  0800b150  0002018c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800b150  0800b150  0001b150  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800b154  0800b154  0001b154  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         0000018c  20000000  0800b158  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  0002018c  2**0
                  CONTENTS
 10 .bss          00000e94  2000018c  2000018c  0002018c  2**2
                  ALLOC
 11 ._user_heap_stack 00000600  20001020  20001020  0002018c  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  0002018c  2**0
                  CONTENTS, READONLY
 13 .debug_info   00020760  00000000  00000000  000201bc  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 000044a8  00000000  00000000  0004091c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00001a10  00000000  00000000  00044dc8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_ranges 00001830  00000000  00000000  000467d8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  0002b2b0  00000000  00000000  00048008  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   0002397d  00000000  00000000  000732b8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000ee2ba  00000000  00000000  00096c35  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000050  00000000  00000000  00184eef  2**0
                  CONTENTS, READONLY
 21 .debug_frame  000075e8  00000000  00000000  00184f40  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001b0 <__do_global_dtors_aux>:
 80001b0:	b510      	push	{r4, lr}
 80001b2:	4c05      	ldr	r4, [pc, #20]	; (80001c8 <__do_global_dtors_aux+0x18>)
 80001b4:	7823      	ldrb	r3, [r4, #0]
 80001b6:	b933      	cbnz	r3, 80001c6 <__do_global_dtors_aux+0x16>
 80001b8:	4b04      	ldr	r3, [pc, #16]	; (80001cc <__do_global_dtors_aux+0x1c>)
 80001ba:	b113      	cbz	r3, 80001c2 <__do_global_dtors_aux+0x12>
 80001bc:	4804      	ldr	r0, [pc, #16]	; (80001d0 <__do_global_dtors_aux+0x20>)
 80001be:	f3af 8000 	nop.w
 80001c2:	2301      	movs	r3, #1
 80001c4:	7023      	strb	r3, [r4, #0]
 80001c6:	bd10      	pop	{r4, pc}
 80001c8:	2000018c 	.word	0x2000018c
 80001cc:	00000000 	.word	0x00000000
 80001d0:	0800af18 	.word	0x0800af18

080001d4 <frame_dummy>:
 80001d4:	b508      	push	{r3, lr}
 80001d6:	4b03      	ldr	r3, [pc, #12]	; (80001e4 <frame_dummy+0x10>)
 80001d8:	b11b      	cbz	r3, 80001e2 <frame_dummy+0xe>
 80001da:	4903      	ldr	r1, [pc, #12]	; (80001e8 <frame_dummy+0x14>)
 80001dc:	4803      	ldr	r0, [pc, #12]	; (80001ec <frame_dummy+0x18>)
 80001de:	f3af 8000 	nop.w
 80001e2:	bd08      	pop	{r3, pc}
 80001e4:	00000000 	.word	0x00000000
 80001e8:	20000190 	.word	0x20000190
 80001ec:	0800af18 	.word	0x0800af18

080001f0 <memchr>:
 80001f0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001f4:	2a10      	cmp	r2, #16
 80001f6:	db2b      	blt.n	8000250 <memchr+0x60>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	d008      	beq.n	8000210 <memchr+0x20>
 80001fe:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000202:	3a01      	subs	r2, #1
 8000204:	428b      	cmp	r3, r1
 8000206:	d02d      	beq.n	8000264 <memchr+0x74>
 8000208:	f010 0f07 	tst.w	r0, #7
 800020c:	b342      	cbz	r2, 8000260 <memchr+0x70>
 800020e:	d1f6      	bne.n	80001fe <memchr+0xe>
 8000210:	b4f0      	push	{r4, r5, r6, r7}
 8000212:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000216:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800021a:	f022 0407 	bic.w	r4, r2, #7
 800021e:	f07f 0700 	mvns.w	r7, #0
 8000222:	2300      	movs	r3, #0
 8000224:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000228:	3c08      	subs	r4, #8
 800022a:	ea85 0501 	eor.w	r5, r5, r1
 800022e:	ea86 0601 	eor.w	r6, r6, r1
 8000232:	fa85 f547 	uadd8	r5, r5, r7
 8000236:	faa3 f587 	sel	r5, r3, r7
 800023a:	fa86 f647 	uadd8	r6, r6, r7
 800023e:	faa5 f687 	sel	r6, r5, r7
 8000242:	b98e      	cbnz	r6, 8000268 <memchr+0x78>
 8000244:	d1ee      	bne.n	8000224 <memchr+0x34>
 8000246:	bcf0      	pop	{r4, r5, r6, r7}
 8000248:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800024c:	f002 0207 	and.w	r2, r2, #7
 8000250:	b132      	cbz	r2, 8000260 <memchr+0x70>
 8000252:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000256:	3a01      	subs	r2, #1
 8000258:	ea83 0301 	eor.w	r3, r3, r1
 800025c:	b113      	cbz	r3, 8000264 <memchr+0x74>
 800025e:	d1f8      	bne.n	8000252 <memchr+0x62>
 8000260:	2000      	movs	r0, #0
 8000262:	4770      	bx	lr
 8000264:	3801      	subs	r0, #1
 8000266:	4770      	bx	lr
 8000268:	2d00      	cmp	r5, #0
 800026a:	bf06      	itte	eq
 800026c:	4635      	moveq	r5, r6
 800026e:	3803      	subeq	r0, #3
 8000270:	3807      	subne	r0, #7
 8000272:	f015 0f01 	tst.w	r5, #1
 8000276:	d107      	bne.n	8000288 <memchr+0x98>
 8000278:	3001      	adds	r0, #1
 800027a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800027e:	bf02      	ittt	eq
 8000280:	3001      	addeq	r0, #1
 8000282:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000286:	3001      	addeq	r0, #1
 8000288:	bcf0      	pop	{r4, r5, r6, r7}
 800028a:	3801      	subs	r0, #1
 800028c:	4770      	bx	lr
 800028e:	bf00      	nop

08000290 <__aeabi_drsub>:
 8000290:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8000294:	e002      	b.n	800029c <__adddf3>
 8000296:	bf00      	nop

08000298 <__aeabi_dsub>:
 8000298:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

0800029c <__adddf3>:
 800029c:	b530      	push	{r4, r5, lr}
 800029e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002a2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002a6:	ea94 0f05 	teq	r4, r5
 80002aa:	bf08      	it	eq
 80002ac:	ea90 0f02 	teqeq	r0, r2
 80002b0:	bf1f      	itttt	ne
 80002b2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002b6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002ba:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002be:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002c2:	f000 80e2 	beq.w	800048a <__adddf3+0x1ee>
 80002c6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002ca:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002ce:	bfb8      	it	lt
 80002d0:	426d      	neglt	r5, r5
 80002d2:	dd0c      	ble.n	80002ee <__adddf3+0x52>
 80002d4:	442c      	add	r4, r5
 80002d6:	ea80 0202 	eor.w	r2, r0, r2
 80002da:	ea81 0303 	eor.w	r3, r1, r3
 80002de:	ea82 0000 	eor.w	r0, r2, r0
 80002e2:	ea83 0101 	eor.w	r1, r3, r1
 80002e6:	ea80 0202 	eor.w	r2, r0, r2
 80002ea:	ea81 0303 	eor.w	r3, r1, r3
 80002ee:	2d36      	cmp	r5, #54	; 0x36
 80002f0:	bf88      	it	hi
 80002f2:	bd30      	pophi	{r4, r5, pc}
 80002f4:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80002f8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80002fc:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 8000300:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000304:	d002      	beq.n	800030c <__adddf3+0x70>
 8000306:	4240      	negs	r0, r0
 8000308:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800030c:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000310:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000314:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000318:	d002      	beq.n	8000320 <__adddf3+0x84>
 800031a:	4252      	negs	r2, r2
 800031c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000320:	ea94 0f05 	teq	r4, r5
 8000324:	f000 80a7 	beq.w	8000476 <__adddf3+0x1da>
 8000328:	f1a4 0401 	sub.w	r4, r4, #1
 800032c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000330:	db0d      	blt.n	800034e <__adddf3+0xb2>
 8000332:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000336:	fa22 f205 	lsr.w	r2, r2, r5
 800033a:	1880      	adds	r0, r0, r2
 800033c:	f141 0100 	adc.w	r1, r1, #0
 8000340:	fa03 f20e 	lsl.w	r2, r3, lr
 8000344:	1880      	adds	r0, r0, r2
 8000346:	fa43 f305 	asr.w	r3, r3, r5
 800034a:	4159      	adcs	r1, r3
 800034c:	e00e      	b.n	800036c <__adddf3+0xd0>
 800034e:	f1a5 0520 	sub.w	r5, r5, #32
 8000352:	f10e 0e20 	add.w	lr, lr, #32
 8000356:	2a01      	cmp	r2, #1
 8000358:	fa03 fc0e 	lsl.w	ip, r3, lr
 800035c:	bf28      	it	cs
 800035e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000362:	fa43 f305 	asr.w	r3, r3, r5
 8000366:	18c0      	adds	r0, r0, r3
 8000368:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800036c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000370:	d507      	bpl.n	8000382 <__adddf3+0xe6>
 8000372:	f04f 0e00 	mov.w	lr, #0
 8000376:	f1dc 0c00 	rsbs	ip, ip, #0
 800037a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800037e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000382:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000386:	d31b      	bcc.n	80003c0 <__adddf3+0x124>
 8000388:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800038c:	d30c      	bcc.n	80003a8 <__adddf3+0x10c>
 800038e:	0849      	lsrs	r1, r1, #1
 8000390:	ea5f 0030 	movs.w	r0, r0, rrx
 8000394:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000398:	f104 0401 	add.w	r4, r4, #1
 800039c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003a0:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 80003a4:	f080 809a 	bcs.w	80004dc <__adddf3+0x240>
 80003a8:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 80003ac:	bf08      	it	eq
 80003ae:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003b2:	f150 0000 	adcs.w	r0, r0, #0
 80003b6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003ba:	ea41 0105 	orr.w	r1, r1, r5
 80003be:	bd30      	pop	{r4, r5, pc}
 80003c0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003c4:	4140      	adcs	r0, r0
 80003c6:	eb41 0101 	adc.w	r1, r1, r1
 80003ca:	3c01      	subs	r4, #1
 80003cc:	bf28      	it	cs
 80003ce:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 80003d2:	d2e9      	bcs.n	80003a8 <__adddf3+0x10c>
 80003d4:	f091 0f00 	teq	r1, #0
 80003d8:	bf04      	itt	eq
 80003da:	4601      	moveq	r1, r0
 80003dc:	2000      	moveq	r0, #0
 80003de:	fab1 f381 	clz	r3, r1
 80003e2:	bf08      	it	eq
 80003e4:	3320      	addeq	r3, #32
 80003e6:	f1a3 030b 	sub.w	r3, r3, #11
 80003ea:	f1b3 0220 	subs.w	r2, r3, #32
 80003ee:	da0c      	bge.n	800040a <__adddf3+0x16e>
 80003f0:	320c      	adds	r2, #12
 80003f2:	dd08      	ble.n	8000406 <__adddf3+0x16a>
 80003f4:	f102 0c14 	add.w	ip, r2, #20
 80003f8:	f1c2 020c 	rsb	r2, r2, #12
 80003fc:	fa01 f00c 	lsl.w	r0, r1, ip
 8000400:	fa21 f102 	lsr.w	r1, r1, r2
 8000404:	e00c      	b.n	8000420 <__adddf3+0x184>
 8000406:	f102 0214 	add.w	r2, r2, #20
 800040a:	bfd8      	it	le
 800040c:	f1c2 0c20 	rsble	ip, r2, #32
 8000410:	fa01 f102 	lsl.w	r1, r1, r2
 8000414:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000418:	bfdc      	itt	le
 800041a:	ea41 010c 	orrle.w	r1, r1, ip
 800041e:	4090      	lslle	r0, r2
 8000420:	1ae4      	subs	r4, r4, r3
 8000422:	bfa2      	ittt	ge
 8000424:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000428:	4329      	orrge	r1, r5
 800042a:	bd30      	popge	{r4, r5, pc}
 800042c:	ea6f 0404 	mvn.w	r4, r4
 8000430:	3c1f      	subs	r4, #31
 8000432:	da1c      	bge.n	800046e <__adddf3+0x1d2>
 8000434:	340c      	adds	r4, #12
 8000436:	dc0e      	bgt.n	8000456 <__adddf3+0x1ba>
 8000438:	f104 0414 	add.w	r4, r4, #20
 800043c:	f1c4 0220 	rsb	r2, r4, #32
 8000440:	fa20 f004 	lsr.w	r0, r0, r4
 8000444:	fa01 f302 	lsl.w	r3, r1, r2
 8000448:	ea40 0003 	orr.w	r0, r0, r3
 800044c:	fa21 f304 	lsr.w	r3, r1, r4
 8000450:	ea45 0103 	orr.w	r1, r5, r3
 8000454:	bd30      	pop	{r4, r5, pc}
 8000456:	f1c4 040c 	rsb	r4, r4, #12
 800045a:	f1c4 0220 	rsb	r2, r4, #32
 800045e:	fa20 f002 	lsr.w	r0, r0, r2
 8000462:	fa01 f304 	lsl.w	r3, r1, r4
 8000466:	ea40 0003 	orr.w	r0, r0, r3
 800046a:	4629      	mov	r1, r5
 800046c:	bd30      	pop	{r4, r5, pc}
 800046e:	fa21 f004 	lsr.w	r0, r1, r4
 8000472:	4629      	mov	r1, r5
 8000474:	bd30      	pop	{r4, r5, pc}
 8000476:	f094 0f00 	teq	r4, #0
 800047a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800047e:	bf06      	itte	eq
 8000480:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000484:	3401      	addeq	r4, #1
 8000486:	3d01      	subne	r5, #1
 8000488:	e74e      	b.n	8000328 <__adddf3+0x8c>
 800048a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800048e:	bf18      	it	ne
 8000490:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000494:	d029      	beq.n	80004ea <__adddf3+0x24e>
 8000496:	ea94 0f05 	teq	r4, r5
 800049a:	bf08      	it	eq
 800049c:	ea90 0f02 	teqeq	r0, r2
 80004a0:	d005      	beq.n	80004ae <__adddf3+0x212>
 80004a2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004a6:	bf04      	itt	eq
 80004a8:	4619      	moveq	r1, r3
 80004aa:	4610      	moveq	r0, r2
 80004ac:	bd30      	pop	{r4, r5, pc}
 80004ae:	ea91 0f03 	teq	r1, r3
 80004b2:	bf1e      	ittt	ne
 80004b4:	2100      	movne	r1, #0
 80004b6:	2000      	movne	r0, #0
 80004b8:	bd30      	popne	{r4, r5, pc}
 80004ba:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004be:	d105      	bne.n	80004cc <__adddf3+0x230>
 80004c0:	0040      	lsls	r0, r0, #1
 80004c2:	4149      	adcs	r1, r1
 80004c4:	bf28      	it	cs
 80004c6:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 80004ca:	bd30      	pop	{r4, r5, pc}
 80004cc:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80004d0:	bf3c      	itt	cc
 80004d2:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80004d6:	bd30      	popcc	{r4, r5, pc}
 80004d8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80004dc:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 80004e0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80004e4:	f04f 0000 	mov.w	r0, #0
 80004e8:	bd30      	pop	{r4, r5, pc}
 80004ea:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004ee:	bf1a      	itte	ne
 80004f0:	4619      	movne	r1, r3
 80004f2:	4610      	movne	r0, r2
 80004f4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004f8:	bf1c      	itt	ne
 80004fa:	460b      	movne	r3, r1
 80004fc:	4602      	movne	r2, r0
 80004fe:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000502:	bf06      	itte	eq
 8000504:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000508:	ea91 0f03 	teqeq	r1, r3
 800050c:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000510:	bd30      	pop	{r4, r5, pc}
 8000512:	bf00      	nop

08000514 <__aeabi_ui2d>:
 8000514:	f090 0f00 	teq	r0, #0
 8000518:	bf04      	itt	eq
 800051a:	2100      	moveq	r1, #0
 800051c:	4770      	bxeq	lr
 800051e:	b530      	push	{r4, r5, lr}
 8000520:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000524:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000528:	f04f 0500 	mov.w	r5, #0
 800052c:	f04f 0100 	mov.w	r1, #0
 8000530:	e750      	b.n	80003d4 <__adddf3+0x138>
 8000532:	bf00      	nop

08000534 <__aeabi_i2d>:
 8000534:	f090 0f00 	teq	r0, #0
 8000538:	bf04      	itt	eq
 800053a:	2100      	moveq	r1, #0
 800053c:	4770      	bxeq	lr
 800053e:	b530      	push	{r4, r5, lr}
 8000540:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000544:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000548:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800054c:	bf48      	it	mi
 800054e:	4240      	negmi	r0, r0
 8000550:	f04f 0100 	mov.w	r1, #0
 8000554:	e73e      	b.n	80003d4 <__adddf3+0x138>
 8000556:	bf00      	nop

08000558 <__aeabi_f2d>:
 8000558:	0042      	lsls	r2, r0, #1
 800055a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800055e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000562:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000566:	bf1f      	itttt	ne
 8000568:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800056c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000570:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000574:	4770      	bxne	lr
 8000576:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800057a:	bf08      	it	eq
 800057c:	4770      	bxeq	lr
 800057e:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 8000582:	bf04      	itt	eq
 8000584:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000588:	4770      	bxeq	lr
 800058a:	b530      	push	{r4, r5, lr}
 800058c:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000590:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000594:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000598:	e71c      	b.n	80003d4 <__adddf3+0x138>
 800059a:	bf00      	nop

0800059c <__aeabi_ul2d>:
 800059c:	ea50 0201 	orrs.w	r2, r0, r1
 80005a0:	bf08      	it	eq
 80005a2:	4770      	bxeq	lr
 80005a4:	b530      	push	{r4, r5, lr}
 80005a6:	f04f 0500 	mov.w	r5, #0
 80005aa:	e00a      	b.n	80005c2 <__aeabi_l2d+0x16>

080005ac <__aeabi_l2d>:
 80005ac:	ea50 0201 	orrs.w	r2, r0, r1
 80005b0:	bf08      	it	eq
 80005b2:	4770      	bxeq	lr
 80005b4:	b530      	push	{r4, r5, lr}
 80005b6:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80005ba:	d502      	bpl.n	80005c2 <__aeabi_l2d+0x16>
 80005bc:	4240      	negs	r0, r0
 80005be:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005c2:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80005c6:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80005ca:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005ce:	f43f aed8 	beq.w	8000382 <__adddf3+0xe6>
 80005d2:	f04f 0203 	mov.w	r2, #3
 80005d6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005da:	bf18      	it	ne
 80005dc:	3203      	addne	r2, #3
 80005de:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005e2:	bf18      	it	ne
 80005e4:	3203      	addne	r2, #3
 80005e6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005ea:	f1c2 0320 	rsb	r3, r2, #32
 80005ee:	fa00 fc03 	lsl.w	ip, r0, r3
 80005f2:	fa20 f002 	lsr.w	r0, r0, r2
 80005f6:	fa01 fe03 	lsl.w	lr, r1, r3
 80005fa:	ea40 000e 	orr.w	r0, r0, lr
 80005fe:	fa21 f102 	lsr.w	r1, r1, r2
 8000602:	4414      	add	r4, r2
 8000604:	e6bd      	b.n	8000382 <__adddf3+0xe6>
 8000606:	bf00      	nop

08000608 <__aeabi_dmul>:
 8000608:	b570      	push	{r4, r5, r6, lr}
 800060a:	f04f 0cff 	mov.w	ip, #255	; 0xff
 800060e:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000612:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000616:	bf1d      	ittte	ne
 8000618:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800061c:	ea94 0f0c 	teqne	r4, ip
 8000620:	ea95 0f0c 	teqne	r5, ip
 8000624:	f000 f8de 	bleq	80007e4 <__aeabi_dmul+0x1dc>
 8000628:	442c      	add	r4, r5
 800062a:	ea81 0603 	eor.w	r6, r1, r3
 800062e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000632:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000636:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800063a:	bf18      	it	ne
 800063c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000640:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000644:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000648:	d038      	beq.n	80006bc <__aeabi_dmul+0xb4>
 800064a:	fba0 ce02 	umull	ip, lr, r0, r2
 800064e:	f04f 0500 	mov.w	r5, #0
 8000652:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000656:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800065a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800065e:	f04f 0600 	mov.w	r6, #0
 8000662:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000666:	f09c 0f00 	teq	ip, #0
 800066a:	bf18      	it	ne
 800066c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000670:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000674:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000678:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 800067c:	d204      	bcs.n	8000688 <__aeabi_dmul+0x80>
 800067e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000682:	416d      	adcs	r5, r5
 8000684:	eb46 0606 	adc.w	r6, r6, r6
 8000688:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800068c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000690:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000694:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000698:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800069c:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80006a0:	bf88      	it	hi
 80006a2:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80006a6:	d81e      	bhi.n	80006e6 <__aeabi_dmul+0xde>
 80006a8:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 80006ac:	bf08      	it	eq
 80006ae:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006b2:	f150 0000 	adcs.w	r0, r0, #0
 80006b6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006ba:	bd70      	pop	{r4, r5, r6, pc}
 80006bc:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80006c0:	ea46 0101 	orr.w	r1, r6, r1
 80006c4:	ea40 0002 	orr.w	r0, r0, r2
 80006c8:	ea81 0103 	eor.w	r1, r1, r3
 80006cc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006d0:	bfc2      	ittt	gt
 80006d2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006d6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006da:	bd70      	popgt	{r4, r5, r6, pc}
 80006dc:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80006e0:	f04f 0e00 	mov.w	lr, #0
 80006e4:	3c01      	subs	r4, #1
 80006e6:	f300 80ab 	bgt.w	8000840 <__aeabi_dmul+0x238>
 80006ea:	f114 0f36 	cmn.w	r4, #54	; 0x36
 80006ee:	bfde      	ittt	le
 80006f0:	2000      	movle	r0, #0
 80006f2:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 80006f6:	bd70      	pople	{r4, r5, r6, pc}
 80006f8:	f1c4 0400 	rsb	r4, r4, #0
 80006fc:	3c20      	subs	r4, #32
 80006fe:	da35      	bge.n	800076c <__aeabi_dmul+0x164>
 8000700:	340c      	adds	r4, #12
 8000702:	dc1b      	bgt.n	800073c <__aeabi_dmul+0x134>
 8000704:	f104 0414 	add.w	r4, r4, #20
 8000708:	f1c4 0520 	rsb	r5, r4, #32
 800070c:	fa00 f305 	lsl.w	r3, r0, r5
 8000710:	fa20 f004 	lsr.w	r0, r0, r4
 8000714:	fa01 f205 	lsl.w	r2, r1, r5
 8000718:	ea40 0002 	orr.w	r0, r0, r2
 800071c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000720:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000724:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000728:	fa21 f604 	lsr.w	r6, r1, r4
 800072c:	eb42 0106 	adc.w	r1, r2, r6
 8000730:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000734:	bf08      	it	eq
 8000736:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800073a:	bd70      	pop	{r4, r5, r6, pc}
 800073c:	f1c4 040c 	rsb	r4, r4, #12
 8000740:	f1c4 0520 	rsb	r5, r4, #32
 8000744:	fa00 f304 	lsl.w	r3, r0, r4
 8000748:	fa20 f005 	lsr.w	r0, r0, r5
 800074c:	fa01 f204 	lsl.w	r2, r1, r4
 8000750:	ea40 0002 	orr.w	r0, r0, r2
 8000754:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000758:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800075c:	f141 0100 	adc.w	r1, r1, #0
 8000760:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000764:	bf08      	it	eq
 8000766:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800076a:	bd70      	pop	{r4, r5, r6, pc}
 800076c:	f1c4 0520 	rsb	r5, r4, #32
 8000770:	fa00 f205 	lsl.w	r2, r0, r5
 8000774:	ea4e 0e02 	orr.w	lr, lr, r2
 8000778:	fa20 f304 	lsr.w	r3, r0, r4
 800077c:	fa01 f205 	lsl.w	r2, r1, r5
 8000780:	ea43 0302 	orr.w	r3, r3, r2
 8000784:	fa21 f004 	lsr.w	r0, r1, r4
 8000788:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800078c:	fa21 f204 	lsr.w	r2, r1, r4
 8000790:	ea20 0002 	bic.w	r0, r0, r2
 8000794:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000798:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800079c:	bf08      	it	eq
 800079e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007a2:	bd70      	pop	{r4, r5, r6, pc}
 80007a4:	f094 0f00 	teq	r4, #0
 80007a8:	d10f      	bne.n	80007ca <__aeabi_dmul+0x1c2>
 80007aa:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 80007ae:	0040      	lsls	r0, r0, #1
 80007b0:	eb41 0101 	adc.w	r1, r1, r1
 80007b4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80007b8:	bf08      	it	eq
 80007ba:	3c01      	subeq	r4, #1
 80007bc:	d0f7      	beq.n	80007ae <__aeabi_dmul+0x1a6>
 80007be:	ea41 0106 	orr.w	r1, r1, r6
 80007c2:	f095 0f00 	teq	r5, #0
 80007c6:	bf18      	it	ne
 80007c8:	4770      	bxne	lr
 80007ca:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 80007ce:	0052      	lsls	r2, r2, #1
 80007d0:	eb43 0303 	adc.w	r3, r3, r3
 80007d4:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 80007d8:	bf08      	it	eq
 80007da:	3d01      	subeq	r5, #1
 80007dc:	d0f7      	beq.n	80007ce <__aeabi_dmul+0x1c6>
 80007de:	ea43 0306 	orr.w	r3, r3, r6
 80007e2:	4770      	bx	lr
 80007e4:	ea94 0f0c 	teq	r4, ip
 80007e8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007ec:	bf18      	it	ne
 80007ee:	ea95 0f0c 	teqne	r5, ip
 80007f2:	d00c      	beq.n	800080e <__aeabi_dmul+0x206>
 80007f4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007f8:	bf18      	it	ne
 80007fa:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007fe:	d1d1      	bne.n	80007a4 <__aeabi_dmul+0x19c>
 8000800:	ea81 0103 	eor.w	r1, r1, r3
 8000804:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000808:	f04f 0000 	mov.w	r0, #0
 800080c:	bd70      	pop	{r4, r5, r6, pc}
 800080e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000812:	bf06      	itte	eq
 8000814:	4610      	moveq	r0, r2
 8000816:	4619      	moveq	r1, r3
 8000818:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800081c:	d019      	beq.n	8000852 <__aeabi_dmul+0x24a>
 800081e:	ea94 0f0c 	teq	r4, ip
 8000822:	d102      	bne.n	800082a <__aeabi_dmul+0x222>
 8000824:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000828:	d113      	bne.n	8000852 <__aeabi_dmul+0x24a>
 800082a:	ea95 0f0c 	teq	r5, ip
 800082e:	d105      	bne.n	800083c <__aeabi_dmul+0x234>
 8000830:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000834:	bf1c      	itt	ne
 8000836:	4610      	movne	r0, r2
 8000838:	4619      	movne	r1, r3
 800083a:	d10a      	bne.n	8000852 <__aeabi_dmul+0x24a>
 800083c:	ea81 0103 	eor.w	r1, r1, r3
 8000840:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000844:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000848:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800084c:	f04f 0000 	mov.w	r0, #0
 8000850:	bd70      	pop	{r4, r5, r6, pc}
 8000852:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000856:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800085a:	bd70      	pop	{r4, r5, r6, pc}

0800085c <__aeabi_ddiv>:
 800085c:	b570      	push	{r4, r5, r6, lr}
 800085e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000862:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000866:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800086a:	bf1d      	ittte	ne
 800086c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000870:	ea94 0f0c 	teqne	r4, ip
 8000874:	ea95 0f0c 	teqne	r5, ip
 8000878:	f000 f8a7 	bleq	80009ca <__aeabi_ddiv+0x16e>
 800087c:	eba4 0405 	sub.w	r4, r4, r5
 8000880:	ea81 0e03 	eor.w	lr, r1, r3
 8000884:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000888:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800088c:	f000 8088 	beq.w	80009a0 <__aeabi_ddiv+0x144>
 8000890:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000894:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8000898:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800089c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008a0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008a4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008a8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008ac:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008b0:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80008b4:	429d      	cmp	r5, r3
 80008b6:	bf08      	it	eq
 80008b8:	4296      	cmpeq	r6, r2
 80008ba:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80008be:	f504 7440 	add.w	r4, r4, #768	; 0x300
 80008c2:	d202      	bcs.n	80008ca <__aeabi_ddiv+0x6e>
 80008c4:	085b      	lsrs	r3, r3, #1
 80008c6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ca:	1ab6      	subs	r6, r6, r2
 80008cc:	eb65 0503 	sbc.w	r5, r5, r3
 80008d0:	085b      	lsrs	r3, r3, #1
 80008d2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008d6:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80008da:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 80008de:	ebb6 0e02 	subs.w	lr, r6, r2
 80008e2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008e6:	bf22      	ittt	cs
 80008e8:	1ab6      	subcs	r6, r6, r2
 80008ea:	4675      	movcs	r5, lr
 80008ec:	ea40 000c 	orrcs.w	r0, r0, ip
 80008f0:	085b      	lsrs	r3, r3, #1
 80008f2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008f6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008fa:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008fe:	bf22      	ittt	cs
 8000900:	1ab6      	subcs	r6, r6, r2
 8000902:	4675      	movcs	r5, lr
 8000904:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000908:	085b      	lsrs	r3, r3, #1
 800090a:	ea4f 0232 	mov.w	r2, r2, rrx
 800090e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000912:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000916:	bf22      	ittt	cs
 8000918:	1ab6      	subcs	r6, r6, r2
 800091a:	4675      	movcs	r5, lr
 800091c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000920:	085b      	lsrs	r3, r3, #1
 8000922:	ea4f 0232 	mov.w	r2, r2, rrx
 8000926:	ebb6 0e02 	subs.w	lr, r6, r2
 800092a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800092e:	bf22      	ittt	cs
 8000930:	1ab6      	subcs	r6, r6, r2
 8000932:	4675      	movcs	r5, lr
 8000934:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000938:	ea55 0e06 	orrs.w	lr, r5, r6
 800093c:	d018      	beq.n	8000970 <__aeabi_ddiv+0x114>
 800093e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000942:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000946:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800094a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800094e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000952:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000956:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800095a:	d1c0      	bne.n	80008de <__aeabi_ddiv+0x82>
 800095c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000960:	d10b      	bne.n	800097a <__aeabi_ddiv+0x11e>
 8000962:	ea41 0100 	orr.w	r1, r1, r0
 8000966:	f04f 0000 	mov.w	r0, #0
 800096a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800096e:	e7b6      	b.n	80008de <__aeabi_ddiv+0x82>
 8000970:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000974:	bf04      	itt	eq
 8000976:	4301      	orreq	r1, r0
 8000978:	2000      	moveq	r0, #0
 800097a:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 800097e:	bf88      	it	hi
 8000980:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000984:	f63f aeaf 	bhi.w	80006e6 <__aeabi_dmul+0xde>
 8000988:	ebb5 0c03 	subs.w	ip, r5, r3
 800098c:	bf04      	itt	eq
 800098e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000992:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000996:	f150 0000 	adcs.w	r0, r0, #0
 800099a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800099e:	bd70      	pop	{r4, r5, r6, pc}
 80009a0:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 80009a4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009a8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009ac:	bfc2      	ittt	gt
 80009ae:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009b2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009b6:	bd70      	popgt	{r4, r5, r6, pc}
 80009b8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80009bc:	f04f 0e00 	mov.w	lr, #0
 80009c0:	3c01      	subs	r4, #1
 80009c2:	e690      	b.n	80006e6 <__aeabi_dmul+0xde>
 80009c4:	ea45 0e06 	orr.w	lr, r5, r6
 80009c8:	e68d      	b.n	80006e6 <__aeabi_dmul+0xde>
 80009ca:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009ce:	ea94 0f0c 	teq	r4, ip
 80009d2:	bf08      	it	eq
 80009d4:	ea95 0f0c 	teqeq	r5, ip
 80009d8:	f43f af3b 	beq.w	8000852 <__aeabi_dmul+0x24a>
 80009dc:	ea94 0f0c 	teq	r4, ip
 80009e0:	d10a      	bne.n	80009f8 <__aeabi_ddiv+0x19c>
 80009e2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009e6:	f47f af34 	bne.w	8000852 <__aeabi_dmul+0x24a>
 80009ea:	ea95 0f0c 	teq	r5, ip
 80009ee:	f47f af25 	bne.w	800083c <__aeabi_dmul+0x234>
 80009f2:	4610      	mov	r0, r2
 80009f4:	4619      	mov	r1, r3
 80009f6:	e72c      	b.n	8000852 <__aeabi_dmul+0x24a>
 80009f8:	ea95 0f0c 	teq	r5, ip
 80009fc:	d106      	bne.n	8000a0c <__aeabi_ddiv+0x1b0>
 80009fe:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a02:	f43f aefd 	beq.w	8000800 <__aeabi_dmul+0x1f8>
 8000a06:	4610      	mov	r0, r2
 8000a08:	4619      	mov	r1, r3
 8000a0a:	e722      	b.n	8000852 <__aeabi_dmul+0x24a>
 8000a0c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a10:	bf18      	it	ne
 8000a12:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a16:	f47f aec5 	bne.w	80007a4 <__aeabi_dmul+0x19c>
 8000a1a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a1e:	f47f af0d 	bne.w	800083c <__aeabi_dmul+0x234>
 8000a22:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a26:	f47f aeeb 	bne.w	8000800 <__aeabi_dmul+0x1f8>
 8000a2a:	e712      	b.n	8000852 <__aeabi_dmul+0x24a>

08000a2c <__aeabi_d2iz>:
 8000a2c:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000a30:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000a34:	d215      	bcs.n	8000a62 <__aeabi_d2iz+0x36>
 8000a36:	d511      	bpl.n	8000a5c <__aeabi_d2iz+0x30>
 8000a38:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000a3c:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000a40:	d912      	bls.n	8000a68 <__aeabi_d2iz+0x3c>
 8000a42:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000a46:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000a4a:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000a4e:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000a52:	fa23 f002 	lsr.w	r0, r3, r2
 8000a56:	bf18      	it	ne
 8000a58:	4240      	negne	r0, r0
 8000a5a:	4770      	bx	lr
 8000a5c:	f04f 0000 	mov.w	r0, #0
 8000a60:	4770      	bx	lr
 8000a62:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000a66:	d105      	bne.n	8000a74 <__aeabi_d2iz+0x48>
 8000a68:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000a6c:	bf08      	it	eq
 8000a6e:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000a72:	4770      	bx	lr
 8000a74:	f04f 0000 	mov.w	r0, #0
 8000a78:	4770      	bx	lr
 8000a7a:	bf00      	nop

08000a7c <__aeabi_uldivmod>:
 8000a7c:	b953      	cbnz	r3, 8000a94 <__aeabi_uldivmod+0x18>
 8000a7e:	b94a      	cbnz	r2, 8000a94 <__aeabi_uldivmod+0x18>
 8000a80:	2900      	cmp	r1, #0
 8000a82:	bf08      	it	eq
 8000a84:	2800      	cmpeq	r0, #0
 8000a86:	bf1c      	itt	ne
 8000a88:	f04f 31ff 	movne.w	r1, #4294967295
 8000a8c:	f04f 30ff 	movne.w	r0, #4294967295
 8000a90:	f000 b974 	b.w	8000d7c <__aeabi_idiv0>
 8000a94:	f1ad 0c08 	sub.w	ip, sp, #8
 8000a98:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000a9c:	f000 f806 	bl	8000aac <__udivmoddi4>
 8000aa0:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000aa4:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000aa8:	b004      	add	sp, #16
 8000aaa:	4770      	bx	lr

08000aac <__udivmoddi4>:
 8000aac:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000ab0:	9d08      	ldr	r5, [sp, #32]
 8000ab2:	4604      	mov	r4, r0
 8000ab4:	468e      	mov	lr, r1
 8000ab6:	2b00      	cmp	r3, #0
 8000ab8:	d14d      	bne.n	8000b56 <__udivmoddi4+0xaa>
 8000aba:	428a      	cmp	r2, r1
 8000abc:	4694      	mov	ip, r2
 8000abe:	d969      	bls.n	8000b94 <__udivmoddi4+0xe8>
 8000ac0:	fab2 f282 	clz	r2, r2
 8000ac4:	b152      	cbz	r2, 8000adc <__udivmoddi4+0x30>
 8000ac6:	fa01 f302 	lsl.w	r3, r1, r2
 8000aca:	f1c2 0120 	rsb	r1, r2, #32
 8000ace:	fa20 f101 	lsr.w	r1, r0, r1
 8000ad2:	fa0c fc02 	lsl.w	ip, ip, r2
 8000ad6:	ea41 0e03 	orr.w	lr, r1, r3
 8000ada:	4094      	lsls	r4, r2
 8000adc:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000ae0:	0c21      	lsrs	r1, r4, #16
 8000ae2:	fbbe f6f8 	udiv	r6, lr, r8
 8000ae6:	fa1f f78c 	uxth.w	r7, ip
 8000aea:	fb08 e316 	mls	r3, r8, r6, lr
 8000aee:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 8000af2:	fb06 f107 	mul.w	r1, r6, r7
 8000af6:	4299      	cmp	r1, r3
 8000af8:	d90a      	bls.n	8000b10 <__udivmoddi4+0x64>
 8000afa:	eb1c 0303 	adds.w	r3, ip, r3
 8000afe:	f106 30ff 	add.w	r0, r6, #4294967295
 8000b02:	f080 811f 	bcs.w	8000d44 <__udivmoddi4+0x298>
 8000b06:	4299      	cmp	r1, r3
 8000b08:	f240 811c 	bls.w	8000d44 <__udivmoddi4+0x298>
 8000b0c:	3e02      	subs	r6, #2
 8000b0e:	4463      	add	r3, ip
 8000b10:	1a5b      	subs	r3, r3, r1
 8000b12:	b2a4      	uxth	r4, r4
 8000b14:	fbb3 f0f8 	udiv	r0, r3, r8
 8000b18:	fb08 3310 	mls	r3, r8, r0, r3
 8000b1c:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000b20:	fb00 f707 	mul.w	r7, r0, r7
 8000b24:	42a7      	cmp	r7, r4
 8000b26:	d90a      	bls.n	8000b3e <__udivmoddi4+0x92>
 8000b28:	eb1c 0404 	adds.w	r4, ip, r4
 8000b2c:	f100 33ff 	add.w	r3, r0, #4294967295
 8000b30:	f080 810a 	bcs.w	8000d48 <__udivmoddi4+0x29c>
 8000b34:	42a7      	cmp	r7, r4
 8000b36:	f240 8107 	bls.w	8000d48 <__udivmoddi4+0x29c>
 8000b3a:	4464      	add	r4, ip
 8000b3c:	3802      	subs	r0, #2
 8000b3e:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000b42:	1be4      	subs	r4, r4, r7
 8000b44:	2600      	movs	r6, #0
 8000b46:	b11d      	cbz	r5, 8000b50 <__udivmoddi4+0xa4>
 8000b48:	40d4      	lsrs	r4, r2
 8000b4a:	2300      	movs	r3, #0
 8000b4c:	e9c5 4300 	strd	r4, r3, [r5]
 8000b50:	4631      	mov	r1, r6
 8000b52:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000b56:	428b      	cmp	r3, r1
 8000b58:	d909      	bls.n	8000b6e <__udivmoddi4+0xc2>
 8000b5a:	2d00      	cmp	r5, #0
 8000b5c:	f000 80ef 	beq.w	8000d3e <__udivmoddi4+0x292>
 8000b60:	2600      	movs	r6, #0
 8000b62:	e9c5 0100 	strd	r0, r1, [r5]
 8000b66:	4630      	mov	r0, r6
 8000b68:	4631      	mov	r1, r6
 8000b6a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000b6e:	fab3 f683 	clz	r6, r3
 8000b72:	2e00      	cmp	r6, #0
 8000b74:	d14a      	bne.n	8000c0c <__udivmoddi4+0x160>
 8000b76:	428b      	cmp	r3, r1
 8000b78:	d302      	bcc.n	8000b80 <__udivmoddi4+0xd4>
 8000b7a:	4282      	cmp	r2, r0
 8000b7c:	f200 80f9 	bhi.w	8000d72 <__udivmoddi4+0x2c6>
 8000b80:	1a84      	subs	r4, r0, r2
 8000b82:	eb61 0303 	sbc.w	r3, r1, r3
 8000b86:	2001      	movs	r0, #1
 8000b88:	469e      	mov	lr, r3
 8000b8a:	2d00      	cmp	r5, #0
 8000b8c:	d0e0      	beq.n	8000b50 <__udivmoddi4+0xa4>
 8000b8e:	e9c5 4e00 	strd	r4, lr, [r5]
 8000b92:	e7dd      	b.n	8000b50 <__udivmoddi4+0xa4>
 8000b94:	b902      	cbnz	r2, 8000b98 <__udivmoddi4+0xec>
 8000b96:	deff      	udf	#255	; 0xff
 8000b98:	fab2 f282 	clz	r2, r2
 8000b9c:	2a00      	cmp	r2, #0
 8000b9e:	f040 8092 	bne.w	8000cc6 <__udivmoddi4+0x21a>
 8000ba2:	eba1 010c 	sub.w	r1, r1, ip
 8000ba6:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000baa:	fa1f fe8c 	uxth.w	lr, ip
 8000bae:	2601      	movs	r6, #1
 8000bb0:	0c20      	lsrs	r0, r4, #16
 8000bb2:	fbb1 f3f7 	udiv	r3, r1, r7
 8000bb6:	fb07 1113 	mls	r1, r7, r3, r1
 8000bba:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000bbe:	fb0e f003 	mul.w	r0, lr, r3
 8000bc2:	4288      	cmp	r0, r1
 8000bc4:	d908      	bls.n	8000bd8 <__udivmoddi4+0x12c>
 8000bc6:	eb1c 0101 	adds.w	r1, ip, r1
 8000bca:	f103 38ff 	add.w	r8, r3, #4294967295
 8000bce:	d202      	bcs.n	8000bd6 <__udivmoddi4+0x12a>
 8000bd0:	4288      	cmp	r0, r1
 8000bd2:	f200 80cb 	bhi.w	8000d6c <__udivmoddi4+0x2c0>
 8000bd6:	4643      	mov	r3, r8
 8000bd8:	1a09      	subs	r1, r1, r0
 8000bda:	b2a4      	uxth	r4, r4
 8000bdc:	fbb1 f0f7 	udiv	r0, r1, r7
 8000be0:	fb07 1110 	mls	r1, r7, r0, r1
 8000be4:	ea44 4401 	orr.w	r4, r4, r1, lsl #16
 8000be8:	fb0e fe00 	mul.w	lr, lr, r0
 8000bec:	45a6      	cmp	lr, r4
 8000bee:	d908      	bls.n	8000c02 <__udivmoddi4+0x156>
 8000bf0:	eb1c 0404 	adds.w	r4, ip, r4
 8000bf4:	f100 31ff 	add.w	r1, r0, #4294967295
 8000bf8:	d202      	bcs.n	8000c00 <__udivmoddi4+0x154>
 8000bfa:	45a6      	cmp	lr, r4
 8000bfc:	f200 80bb 	bhi.w	8000d76 <__udivmoddi4+0x2ca>
 8000c00:	4608      	mov	r0, r1
 8000c02:	eba4 040e 	sub.w	r4, r4, lr
 8000c06:	ea40 4003 	orr.w	r0, r0, r3, lsl #16
 8000c0a:	e79c      	b.n	8000b46 <__udivmoddi4+0x9a>
 8000c0c:	f1c6 0720 	rsb	r7, r6, #32
 8000c10:	40b3      	lsls	r3, r6
 8000c12:	fa22 fc07 	lsr.w	ip, r2, r7
 8000c16:	ea4c 0c03 	orr.w	ip, ip, r3
 8000c1a:	fa20 f407 	lsr.w	r4, r0, r7
 8000c1e:	fa01 f306 	lsl.w	r3, r1, r6
 8000c22:	431c      	orrs	r4, r3
 8000c24:	40f9      	lsrs	r1, r7
 8000c26:	ea4f 491c 	mov.w	r9, ip, lsr #16
 8000c2a:	fa00 f306 	lsl.w	r3, r0, r6
 8000c2e:	fbb1 f8f9 	udiv	r8, r1, r9
 8000c32:	0c20      	lsrs	r0, r4, #16
 8000c34:	fa1f fe8c 	uxth.w	lr, ip
 8000c38:	fb09 1118 	mls	r1, r9, r8, r1
 8000c3c:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000c40:	fb08 f00e 	mul.w	r0, r8, lr
 8000c44:	4288      	cmp	r0, r1
 8000c46:	fa02 f206 	lsl.w	r2, r2, r6
 8000c4a:	d90b      	bls.n	8000c64 <__udivmoddi4+0x1b8>
 8000c4c:	eb1c 0101 	adds.w	r1, ip, r1
 8000c50:	f108 3aff 	add.w	sl, r8, #4294967295
 8000c54:	f080 8088 	bcs.w	8000d68 <__udivmoddi4+0x2bc>
 8000c58:	4288      	cmp	r0, r1
 8000c5a:	f240 8085 	bls.w	8000d68 <__udivmoddi4+0x2bc>
 8000c5e:	f1a8 0802 	sub.w	r8, r8, #2
 8000c62:	4461      	add	r1, ip
 8000c64:	1a09      	subs	r1, r1, r0
 8000c66:	b2a4      	uxth	r4, r4
 8000c68:	fbb1 f0f9 	udiv	r0, r1, r9
 8000c6c:	fb09 1110 	mls	r1, r9, r0, r1
 8000c70:	ea44 4101 	orr.w	r1, r4, r1, lsl #16
 8000c74:	fb00 fe0e 	mul.w	lr, r0, lr
 8000c78:	458e      	cmp	lr, r1
 8000c7a:	d908      	bls.n	8000c8e <__udivmoddi4+0x1e2>
 8000c7c:	eb1c 0101 	adds.w	r1, ip, r1
 8000c80:	f100 34ff 	add.w	r4, r0, #4294967295
 8000c84:	d26c      	bcs.n	8000d60 <__udivmoddi4+0x2b4>
 8000c86:	458e      	cmp	lr, r1
 8000c88:	d96a      	bls.n	8000d60 <__udivmoddi4+0x2b4>
 8000c8a:	3802      	subs	r0, #2
 8000c8c:	4461      	add	r1, ip
 8000c8e:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 8000c92:	fba0 9402 	umull	r9, r4, r0, r2
 8000c96:	eba1 010e 	sub.w	r1, r1, lr
 8000c9a:	42a1      	cmp	r1, r4
 8000c9c:	46c8      	mov	r8, r9
 8000c9e:	46a6      	mov	lr, r4
 8000ca0:	d356      	bcc.n	8000d50 <__udivmoddi4+0x2a4>
 8000ca2:	d053      	beq.n	8000d4c <__udivmoddi4+0x2a0>
 8000ca4:	b15d      	cbz	r5, 8000cbe <__udivmoddi4+0x212>
 8000ca6:	ebb3 0208 	subs.w	r2, r3, r8
 8000caa:	eb61 010e 	sbc.w	r1, r1, lr
 8000cae:	fa01 f707 	lsl.w	r7, r1, r7
 8000cb2:	fa22 f306 	lsr.w	r3, r2, r6
 8000cb6:	40f1      	lsrs	r1, r6
 8000cb8:	431f      	orrs	r7, r3
 8000cba:	e9c5 7100 	strd	r7, r1, [r5]
 8000cbe:	2600      	movs	r6, #0
 8000cc0:	4631      	mov	r1, r6
 8000cc2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000cc6:	f1c2 0320 	rsb	r3, r2, #32
 8000cca:	40d8      	lsrs	r0, r3
 8000ccc:	fa0c fc02 	lsl.w	ip, ip, r2
 8000cd0:	fa21 f303 	lsr.w	r3, r1, r3
 8000cd4:	4091      	lsls	r1, r2
 8000cd6:	4301      	orrs	r1, r0
 8000cd8:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000cdc:	fa1f fe8c 	uxth.w	lr, ip
 8000ce0:	fbb3 f0f7 	udiv	r0, r3, r7
 8000ce4:	fb07 3610 	mls	r6, r7, r0, r3
 8000ce8:	0c0b      	lsrs	r3, r1, #16
 8000cea:	ea43 4306 	orr.w	r3, r3, r6, lsl #16
 8000cee:	fb00 f60e 	mul.w	r6, r0, lr
 8000cf2:	429e      	cmp	r6, r3
 8000cf4:	fa04 f402 	lsl.w	r4, r4, r2
 8000cf8:	d908      	bls.n	8000d0c <__udivmoddi4+0x260>
 8000cfa:	eb1c 0303 	adds.w	r3, ip, r3
 8000cfe:	f100 38ff 	add.w	r8, r0, #4294967295
 8000d02:	d22f      	bcs.n	8000d64 <__udivmoddi4+0x2b8>
 8000d04:	429e      	cmp	r6, r3
 8000d06:	d92d      	bls.n	8000d64 <__udivmoddi4+0x2b8>
 8000d08:	3802      	subs	r0, #2
 8000d0a:	4463      	add	r3, ip
 8000d0c:	1b9b      	subs	r3, r3, r6
 8000d0e:	b289      	uxth	r1, r1
 8000d10:	fbb3 f6f7 	udiv	r6, r3, r7
 8000d14:	fb07 3316 	mls	r3, r7, r6, r3
 8000d18:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000d1c:	fb06 f30e 	mul.w	r3, r6, lr
 8000d20:	428b      	cmp	r3, r1
 8000d22:	d908      	bls.n	8000d36 <__udivmoddi4+0x28a>
 8000d24:	eb1c 0101 	adds.w	r1, ip, r1
 8000d28:	f106 38ff 	add.w	r8, r6, #4294967295
 8000d2c:	d216      	bcs.n	8000d5c <__udivmoddi4+0x2b0>
 8000d2e:	428b      	cmp	r3, r1
 8000d30:	d914      	bls.n	8000d5c <__udivmoddi4+0x2b0>
 8000d32:	3e02      	subs	r6, #2
 8000d34:	4461      	add	r1, ip
 8000d36:	1ac9      	subs	r1, r1, r3
 8000d38:	ea46 4600 	orr.w	r6, r6, r0, lsl #16
 8000d3c:	e738      	b.n	8000bb0 <__udivmoddi4+0x104>
 8000d3e:	462e      	mov	r6, r5
 8000d40:	4628      	mov	r0, r5
 8000d42:	e705      	b.n	8000b50 <__udivmoddi4+0xa4>
 8000d44:	4606      	mov	r6, r0
 8000d46:	e6e3      	b.n	8000b10 <__udivmoddi4+0x64>
 8000d48:	4618      	mov	r0, r3
 8000d4a:	e6f8      	b.n	8000b3e <__udivmoddi4+0x92>
 8000d4c:	454b      	cmp	r3, r9
 8000d4e:	d2a9      	bcs.n	8000ca4 <__udivmoddi4+0x1f8>
 8000d50:	ebb9 0802 	subs.w	r8, r9, r2
 8000d54:	eb64 0e0c 	sbc.w	lr, r4, ip
 8000d58:	3801      	subs	r0, #1
 8000d5a:	e7a3      	b.n	8000ca4 <__udivmoddi4+0x1f8>
 8000d5c:	4646      	mov	r6, r8
 8000d5e:	e7ea      	b.n	8000d36 <__udivmoddi4+0x28a>
 8000d60:	4620      	mov	r0, r4
 8000d62:	e794      	b.n	8000c8e <__udivmoddi4+0x1e2>
 8000d64:	4640      	mov	r0, r8
 8000d66:	e7d1      	b.n	8000d0c <__udivmoddi4+0x260>
 8000d68:	46d0      	mov	r8, sl
 8000d6a:	e77b      	b.n	8000c64 <__udivmoddi4+0x1b8>
 8000d6c:	3b02      	subs	r3, #2
 8000d6e:	4461      	add	r1, ip
 8000d70:	e732      	b.n	8000bd8 <__udivmoddi4+0x12c>
 8000d72:	4630      	mov	r0, r6
 8000d74:	e709      	b.n	8000b8a <__udivmoddi4+0xde>
 8000d76:	4464      	add	r4, ip
 8000d78:	3802      	subs	r0, #2
 8000d7a:	e742      	b.n	8000c02 <__udivmoddi4+0x156>

08000d7c <__aeabi_idiv0>:
 8000d7c:	4770      	bx	lr
 8000d7e:	bf00      	nop

08000d80 <DHT11_Init>:

/*
 * desc: DHT11은 active-low로 작동하기 때문에 초기화 과정에서 전위를 1로 셋팅해준다.
 */
void DHT11_Init(void)
{
 8000d80:	b580      	push	{r7, lr}
 8000d82:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(DHT11_PORT, DHT11_DATA_RIN, GPIO_PIN_SET);
 8000d84:	2201      	movs	r2, #1
 8000d86:	2101      	movs	r1, #1
 8000d88:	4804      	ldr	r0, [pc, #16]	; (8000d9c <DHT11_Init+0x1c>)
 8000d8a:	f004 f897 	bl	8004ebc <HAL_GPIO_WritePin>
	HAL_Delay(3000); // 초기화 할때는 딱 한번만 일어나기 때문에 hal_delay()를 줘도 상관 없다.
 8000d8e:	f640 30b8 	movw	r0, #3000	; 0xbb8
 8000d92:	f003 f9df 	bl	8004154 <HAL_Delay>
}
 8000d96:	bf00      	nop
 8000d98:	bd80      	pop	{r7, pc}
 8000d9a:	bf00      	nop
 8000d9c:	40020000 	.word	0x40020000

08000da0 <DHT11_Trriger>:

/*
 * desc: DHT11의 데이터 시트에서 정의하고 있는대로 트리거 클락 신호를 생성한다.
 */
void DHT11_Trriger(void)
{
 8000da0:	b580      	push	{r7, lr}
 8000da2:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(DHT11_PORT, DHT11_DATA_RIN, GPIO_PIN_RESET);
 8000da4:	2200      	movs	r2, #0
 8000da6:	2101      	movs	r1, #1
 8000da8:	4808      	ldr	r0, [pc, #32]	; (8000dcc <DHT11_Trriger+0x2c>)
 8000daa:	f004 f887 	bl	8004ebc <HAL_GPIO_WritePin>
	delay_us(20000);
 8000dae:	f644 6020 	movw	r0, #20000	; 0x4e20
 8000db2:	f001 ffb1 	bl	8002d18 <delay_us>
	HAL_GPIO_WritePin(DHT11_PORT, DHT11_DATA_RIN, GPIO_PIN_SET);
 8000db6:	2201      	movs	r2, #1
 8000db8:	2101      	movs	r1, #1
 8000dba:	4804      	ldr	r0, [pc, #16]	; (8000dcc <DHT11_Trriger+0x2c>)
 8000dbc:	f004 f87e 	bl	8004ebc <HAL_GPIO_WritePin>
	delay_us(7);
 8000dc0:	2007      	movs	r0, #7
 8000dc2:	f001 ffa9 	bl	8002d18 <delay_us>
}
 8000dc6:	bf00      	nop
 8000dc8:	bd80      	pop	{r7, pc}
 8000dca:	bf00      	nop
 8000dcc:	40020000 	.word	0x40020000

08000dd0 <DHT11_Dumi_Read>:

/*
 * desc: DHT11의 데이터 시트에서 정의하고 있는대로 트리거 신호 이후 핸드쉐이크 과정을 거친다.
 */
void DHT11_Dumi_Read(void)
{
 8000dd0:	b580      	push	{r7, lr}
 8000dd2:	af00      	add	r7, sp, #0
	while( 1 == HAL_GPIO_ReadPin(DHT11_PORT, DHT11_DATA_RIN) );
 8000dd4:	bf00      	nop
 8000dd6:	2101      	movs	r1, #1
 8000dd8:	480c      	ldr	r0, [pc, #48]	; (8000e0c <DHT11_Dumi_Read+0x3c>)
 8000dda:	f004 f857 	bl	8004e8c <HAL_GPIO_ReadPin>
 8000dde:	4603      	mov	r3, r0
 8000de0:	2b01      	cmp	r3, #1
 8000de2:	d0f8      	beq.n	8000dd6 <DHT11_Dumi_Read+0x6>
	while( 0 == HAL_GPIO_ReadPin(DHT11_PORT, DHT11_DATA_RIN) );
 8000de4:	bf00      	nop
 8000de6:	2101      	movs	r1, #1
 8000de8:	4808      	ldr	r0, [pc, #32]	; (8000e0c <DHT11_Dumi_Read+0x3c>)
 8000dea:	f004 f84f 	bl	8004e8c <HAL_GPIO_ReadPin>
 8000dee:	4603      	mov	r3, r0
 8000df0:	2b00      	cmp	r3, #0
 8000df2:	d0f8      	beq.n	8000de6 <DHT11_Dumi_Read+0x16>
	while( 1 == HAL_GPIO_ReadPin(DHT11_PORT, DHT11_DATA_RIN) );
 8000df4:	bf00      	nop
 8000df6:	2101      	movs	r1, #1
 8000df8:	4804      	ldr	r0, [pc, #16]	; (8000e0c <DHT11_Dumi_Read+0x3c>)
 8000dfa:	f004 f847 	bl	8004e8c <HAL_GPIO_ReadPin>
 8000dfe:	4603      	mov	r3, r0
 8000e00:	2b01      	cmp	r3, #1
 8000e02:	d0f8      	beq.n	8000df6 <DHT11_Dumi_Read+0x26>
}
 8000e04:	bf00      	nop
 8000e06:	bf00      	nop
 8000e08:	bd80      	pop	{r7, pc}
 8000e0a:	bf00      	nop
 8000e0c:	40020000 	.word	0x40020000

08000e10 <DHT11_DataLine_Input>:

/*
 * desc: MCU가 DHT11로부터 데이터를 받기 위해, DHT11과 연결되어 있는 MCU의 GPIO port의 셋팅을 input 모드로 설정해준다.
 */
void DHT11_DataLine_Input(void)
{
 8000e10:	b580      	push	{r7, lr}
 8000e12:	b086      	sub	sp, #24
 8000e14:	af00      	add	r7, sp, #0
	GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000e16:	1d3b      	adds	r3, r7, #4
 8000e18:	2200      	movs	r2, #0
 8000e1a:	601a      	str	r2, [r3, #0]
 8000e1c:	605a      	str	r2, [r3, #4]
 8000e1e:	609a      	str	r2, [r3, #8]
 8000e20:	60da      	str	r2, [r3, #12]
 8000e22:	611a      	str	r2, [r3, #16]

	GPIO_InitStruct.Pin = DHT11_DATA_RIN;
 8000e24:	2301      	movs	r3, #1
 8000e26:	607b      	str	r3, [r7, #4]
	GPIO_InitStruct.Mode = GPIO_MODE_INPUT; //Change Output to Input
 8000e28:	2300      	movs	r3, #0
 8000e2a:	60bb      	str	r3, [r7, #8]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000e2c:	2300      	movs	r3, #0
 8000e2e:	60fb      	str	r3, [r7, #12]
	HAL_GPIO_Init(DHT11_PORT, &GPIO_InitStruct);
 8000e30:	1d3b      	adds	r3, r7, #4
 8000e32:	4619      	mov	r1, r3
 8000e34:	4803      	ldr	r0, [pc, #12]	; (8000e44 <DHT11_DataLine_Input+0x34>)
 8000e36:	f003 fe7d 	bl	8004b34 <HAL_GPIO_Init>
}
 8000e3a:	bf00      	nop
 8000e3c:	3718      	adds	r7, #24
 8000e3e:	46bd      	mov	sp, r7
 8000e40:	bd80      	pop	{r7, pc}
 8000e42:	bf00      	nop
 8000e44:	40020000 	.word	0x40020000

08000e48 <DHT11_DataLine_Output>:

/*
 * desc: MCU가 DHT11에게 트리거 신호를 보내는 등의 작업을 수행하기 위해, DHT11과 연결되어 있는 MCU의 GPIO port의 셋팅을 output 모드로 설정해준다.
 */
void DHT11_DataLine_Output(void)
{
 8000e48:	b580      	push	{r7, lr}
 8000e4a:	b086      	sub	sp, #24
 8000e4c:	af00      	add	r7, sp, #0
	GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000e4e:	1d3b      	adds	r3, r7, #4
 8000e50:	2200      	movs	r2, #0
 8000e52:	601a      	str	r2, [r3, #0]
 8000e54:	605a      	str	r2, [r3, #4]
 8000e56:	609a      	str	r2, [r3, #8]
 8000e58:	60da      	str	r2, [r3, #12]
 8000e5a:	611a      	str	r2, [r3, #16]

	GPIO_InitStruct.Pin = DHT11_DATA_RIN;
 8000e5c:	2301      	movs	r3, #1
 8000e5e:	607b      	str	r3, [r7, #4]
	GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP; //Change Input to Output
 8000e60:	2301      	movs	r3, #1
 8000e62:	60bb      	str	r3, [r7, #8]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000e64:	2300      	movs	r3, #0
 8000e66:	60fb      	str	r3, [r7, #12]
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000e68:	2300      	movs	r3, #0
 8000e6a:	613b      	str	r3, [r7, #16]
	HAL_GPIO_Init(DHT11_PORT, &GPIO_InitStruct);
 8000e6c:	1d3b      	adds	r3, r7, #4
 8000e6e:	4619      	mov	r1, r3
 8000e70:	4803      	ldr	r0, [pc, #12]	; (8000e80 <DHT11_DataLine_Output+0x38>)
 8000e72:	f003 fe5f 	bl	8004b34 <HAL_GPIO_Init>
}
 8000e76:	bf00      	nop
 8000e78:	3718      	adds	r7, #24
 8000e7a:	46bd      	mov	sp, r7
 8000e7c:	bd80      	pop	{r7, pc}
 8000e7e:	bf00      	nop
 8000e80:	40020000 	.word	0x40020000

08000e84 <DHT11_rx_Data>:

/*
 * desc: DHT11로부터 들어온 전기신호를 읽어 0인지 1인지 판별한다.(DHT11 데이터 시트에서 정의한 0, 1 판별법을 코드로 구현한 것)
 */
uint8_t DHT11_rx_Data(void)
{
 8000e84:	b580      	push	{r7, lr}
 8000e86:	b082      	sub	sp, #8
 8000e88:	af00      	add	r7, sp, #0
	uint8_t rx_data = 0;
 8000e8a:	2300      	movs	r3, #0
 8000e8c:	71fb      	strb	r3, [r7, #7]

	for(int i = 0; i < 8; i++) // 8비트 받아야 하니까 for문을 8번 돌린다.
 8000e8e:	2300      	movs	r3, #0
 8000e90:	603b      	str	r3, [r7, #0]
 8000e92:	e023      	b.n	8000edc <DHT11_rx_Data+0x58>
	{
		// DHT11이 보낸 신호의 전위가 LOW인 시간은 정보로서의 의미가 없음
		while (0 == HAL_GPIO_ReadPin(DHT11_PORT, DHT11_DATA_RIN))
 8000e94:	bf00      	nop
 8000e96:	2101      	movs	r1, #1
 8000e98:	4814      	ldr	r0, [pc, #80]	; (8000eec <DHT11_rx_Data+0x68>)
 8000e9a:	f003 fff7 	bl	8004e8c <HAL_GPIO_ReadPin>
 8000e9e:	4603      	mov	r3, r0
 8000ea0:	2b00      	cmp	r3, #0
 8000ea2:	d0f8      	beq.n	8000e96 <DHT11_rx_Data+0x12>
			;

		// 위 whlie문을 탈출했다는 것은 DHT11이 보낸 신호의 전위가 HIGH로 바뀌었다는 뜻이고, 이때부터 정보로서의 의미가 있음
		delay_us(40); // 0인지 1인지 구분해야 하니까 둘의 중간 값 정도인 40마이크로 세컨드 만큼 딜레이를 주고 그 다음에 오는 if문을 통해 0인지 1인지 판단하겠다. (0이면 26마이크로 세컨드만 유지되고, 1이면 70마이크로 세컨트가 유지되기 때문)
 8000ea4:	2028      	movs	r0, #40	; 0x28
 8000ea6:	f001 ff37 	bl	8002d18 <delay_us>

		rx_data<<=1; // 한 비트 좌로 쉬프트 시킨다.(왜냐하면 총 8비트를 앞에서부터 쌓아가야 하기 때문)
 8000eaa:	79fb      	ldrb	r3, [r7, #7]
 8000eac:	005b      	lsls	r3, r3, #1
 8000eae:	71fb      	strb	r3, [r7, #7]

		// 위에서 딜레이 40us를 주고 다시 읽었는데 이 if문에 걸렸다는 뜻은 HIGH 전위가 유지된 시간이 최소 40마이크로 세컨드를 넘었다는 뜻이고, 이는 곧 DHT11이 1이라는 데이터를 보낸 것으로 정의된다.
		if(HAL_GPIO_ReadPin(DHT11_PORT, DHT11_DATA_RIN))
 8000eb0:	2101      	movs	r1, #1
 8000eb2:	480e      	ldr	r0, [pc, #56]	; (8000eec <DHT11_rx_Data+0x68>)
 8000eb4:	f003 ffea 	bl	8004e8c <HAL_GPIO_ReadPin>
 8000eb8:	4603      	mov	r3, r0
 8000eba:	2b00      	cmp	r3, #0
 8000ebc:	d003      	beq.n	8000ec6 <DHT11_rx_Data+0x42>
		{
			rx_data |= 1;
 8000ebe:	79fb      	ldrb	r3, [r7, #7]
 8000ec0:	f043 0301 	orr.w	r3, r3, #1
 8000ec4:	71fb      	strb	r3, [r7, #7]
			// 이렇게 00000000000000000000000000000001 값과 OR비트 연산을 해주면
			// rx_data는 8비트 이기 때문에 00000001과 OR 연산되어 끝자리 비트만 0에서 1로 바뀌는 효과가 발생하게 된
		}

		// DHT11이 0 신호를 보냈다면 이 while문에 들어가지도 않을 것이며, 오직 1 신호를 보낸 경우에만 위의 40마이크로 세컨드를 체크하고 남은 HIGH전위 인가 시간을 털어낼 수 있다.
		while (1 == HAL_GPIO_ReadPin(DHT11_PORT, DHT11_DATA_RIN))
 8000ec6:	bf00      	nop
 8000ec8:	2101      	movs	r1, #1
 8000eca:	4808      	ldr	r0, [pc, #32]	; (8000eec <DHT11_rx_Data+0x68>)
 8000ecc:	f003 ffde 	bl	8004e8c <HAL_GPIO_ReadPin>
 8000ed0:	4603      	mov	r3, r0
 8000ed2:	2b01      	cmp	r3, #1
 8000ed4:	d0f8      	beq.n	8000ec8 <DHT11_rx_Data+0x44>
	for(int i = 0; i < 8; i++) // 8비트 받아야 하니까 for문을 8번 돌린다.
 8000ed6:	683b      	ldr	r3, [r7, #0]
 8000ed8:	3301      	adds	r3, #1
 8000eda:	603b      	str	r3, [r7, #0]
 8000edc:	683b      	ldr	r3, [r7, #0]
 8000ede:	2b07      	cmp	r3, #7
 8000ee0:	ddd8      	ble.n	8000e94 <DHT11_rx_Data+0x10>
			;

		// 위 while문을 탈출했다는 것은 전위가 LOW로 떨어져 다시 정보로서의 의미가 없는 구간에 돌아왔다는 것을 의미한다.
	}

	return rx_data;
 8000ee2:	79fb      	ldrb	r3, [r7, #7]
}
 8000ee4:	4618      	mov	r0, r3
 8000ee6:	3708      	adds	r7, #8
 8000ee8:	46bd      	mov	sp, r7
 8000eea:	bd80      	pop	{r7, pc}
 8000eec:	40020000 	.word	0x40020000

08000ef0 <LCD_Command>:
#endif
}

//
void LCD_Command(uint8_t command)
{
 8000ef0:	b580      	push	{r7, lr}
 8000ef2:	b086      	sub	sp, #24
 8000ef4:	af02      	add	r7, sp, #8
 8000ef6:	4603      	mov	r3, r0
 8000ef8:	71fb      	strb	r3, [r7, #7]

	uint8_t high_nibble, low_nibble;
	uint8_t i2c_buffer[4];
	high_nibble = command & 0xf0;
 8000efa:	79fb      	ldrb	r3, [r7, #7]
 8000efc:	f023 030f 	bic.w	r3, r3, #15
 8000f00:	73fb      	strb	r3, [r7, #15]
	low_nibble = (command<<4) & 0xf0;
 8000f02:	79fb      	ldrb	r3, [r7, #7]
 8000f04:	011b      	lsls	r3, r3, #4
 8000f06:	73bb      	strb	r3, [r7, #14]
	i2c_buffer[0] = high_nibble | 0x04 | 0x08; //en=1, rs=0, rw=0, backlight=1
 8000f08:	7bfb      	ldrb	r3, [r7, #15]
 8000f0a:	f043 030c 	orr.w	r3, r3, #12
 8000f0e:	b2db      	uxtb	r3, r3
 8000f10:	723b      	strb	r3, [r7, #8]
	i2c_buffer[1] = high_nibble | 0x00 | 0x08; //en=0, rs=0, rw=0, backlight=1
 8000f12:	7bfb      	ldrb	r3, [r7, #15]
 8000f14:	f043 0308 	orr.w	r3, r3, #8
 8000f18:	b2db      	uxtb	r3, r3
 8000f1a:	727b      	strb	r3, [r7, #9]
	i2c_buffer[2] = low_nibble  | 0x04 | 0x08; //en=1, rs=0, rw=0, backlight=1
 8000f1c:	7bbb      	ldrb	r3, [r7, #14]
 8000f1e:	f043 030c 	orr.w	r3, r3, #12
 8000f22:	b2db      	uxtb	r3, r3
 8000f24:	72bb      	strb	r3, [r7, #10]
	i2c_buffer[3] = low_nibble  | 0x00 | 0x08; //en=0, rs=0, rw=0, backlight=1
 8000f26:	7bbb      	ldrb	r3, [r7, #14]
 8000f28:	f043 0308 	orr.w	r3, r3, #8
 8000f2c:	b2db      	uxtb	r3, r3
 8000f2e:	72fb      	strb	r3, [r7, #11]
	while(HAL_I2C_Master_Transmit(&hi2c1, I2C_LCD_ADDRESS,
 8000f30:	bf00      	nop
 8000f32:	f107 0208 	add.w	r2, r7, #8
 8000f36:	2364      	movs	r3, #100	; 0x64
 8000f38:	9300      	str	r3, [sp, #0]
 8000f3a:	2304      	movs	r3, #4
 8000f3c:	214e      	movs	r1, #78	; 0x4e
 8000f3e:	4805      	ldr	r0, [pc, #20]	; (8000f54 <LCD_Command+0x64>)
 8000f40:	f004 f91a 	bl	8005178 <HAL_I2C_Master_Transmit>
 8000f44:	4603      	mov	r3, r0
 8000f46:	2b00      	cmp	r3, #0
 8000f48:	d1f3      	bne.n	8000f32 <LCD_Command+0x42>
			i2c_buffer, 4, 100)!=HAL_OK){
		//HAL_Delay(1);
	}
	return;
 8000f4a:	bf00      	nop
}
 8000f4c:	3710      	adds	r7, #16
 8000f4e:	46bd      	mov	sp, r7
 8000f50:	bd80      	pop	{r7, pc}
 8000f52:	bf00      	nop
 8000f54:	200003f0 	.word	0x200003f0

08000f58 <LCD_Data>:

// 1 byte write... 딱 한개의 캐릭터만 찍는 것이다.
void LCD_Data(uint8_t data)
{
 8000f58:	b580      	push	{r7, lr}
 8000f5a:	b086      	sub	sp, #24
 8000f5c:	af02      	add	r7, sp, #8
 8000f5e:	4603      	mov	r3, r0
 8000f60:	71fb      	strb	r3, [r7, #7]

	uint8_t high_nibble, low_nibble;
	uint8_t i2c_buffer[4];
	high_nibble = data & 0xf0;
 8000f62:	79fb      	ldrb	r3, [r7, #7]
 8000f64:	f023 030f 	bic.w	r3, r3, #15
 8000f68:	73fb      	strb	r3, [r7, #15]
	low_nibble = (data<<4) & 0xf0;
 8000f6a:	79fb      	ldrb	r3, [r7, #7]
 8000f6c:	011b      	lsls	r3, r3, #4
 8000f6e:	73bb      	strb	r3, [r7, #14]
	i2c_buffer[0] = high_nibble | 0x05 | 0x08; //en=1, rs=1, rw=0, backlight=1
 8000f70:	7bfb      	ldrb	r3, [r7, #15]
 8000f72:	f043 030d 	orr.w	r3, r3, #13
 8000f76:	b2db      	uxtb	r3, r3
 8000f78:	723b      	strb	r3, [r7, #8]
	i2c_buffer[1] = high_nibble | 0x01 | 0x08; //en=0, rs=1, rw=0, backlight=1
 8000f7a:	7bfb      	ldrb	r3, [r7, #15]
 8000f7c:	f043 0309 	orr.w	r3, r3, #9
 8000f80:	b2db      	uxtb	r3, r3
 8000f82:	727b      	strb	r3, [r7, #9]
	i2c_buffer[2] = low_nibble  | 0x05 | 0x08; //en=1, rs=1, rw=0, backlight=1
 8000f84:	7bbb      	ldrb	r3, [r7, #14]
 8000f86:	f043 030d 	orr.w	r3, r3, #13
 8000f8a:	b2db      	uxtb	r3, r3
 8000f8c:	72bb      	strb	r3, [r7, #10]
	i2c_buffer[3] = low_nibble  | 0x01 | 0x08; //en=0, rs=1, rw=0, backlight=1
 8000f8e:	7bbb      	ldrb	r3, [r7, #14]
 8000f90:	f043 0309 	orr.w	r3, r3, #9
 8000f94:	b2db      	uxtb	r3, r3
 8000f96:	72fb      	strb	r3, [r7, #11]
	while(HAL_I2C_Master_Transmit(&hi2c1, I2C_LCD_ADDRESS,
 8000f98:	bf00      	nop
 8000f9a:	f107 0208 	add.w	r2, r7, #8
 8000f9e:	2364      	movs	r3, #100	; 0x64
 8000fa0:	9300      	str	r3, [sp, #0]
 8000fa2:	2304      	movs	r3, #4
 8000fa4:	214e      	movs	r1, #78	; 0x4e
 8000fa6:	4805      	ldr	r0, [pc, #20]	; (8000fbc <LCD_Data+0x64>)
 8000fa8:	f004 f8e6 	bl	8005178 <HAL_I2C_Master_Transmit>
 8000fac:	4603      	mov	r3, r0
 8000fae:	2b00      	cmp	r3, #0
 8000fb0:	d1f3      	bne.n	8000f9a <LCD_Data+0x42>
			i2c_buffer, 4, 100)!=HAL_OK){
		//HAL_Delay(1);
	}
	return;
 8000fb2:	bf00      	nop
}
 8000fb4:	3710      	adds	r7, #16
 8000fb6:	46bd      	mov	sp, r7
 8000fb8:	bd80      	pop	{r7, pc}
 8000fba:	bf00      	nop
 8000fbc:	200003f0 	.word	0x200003f0

08000fc0 <I2C_LCD_Init>:

// lcd 초기화
void I2C_LCD_Init(void)
{
 8000fc0:	b580      	push	{r7, lr}
 8000fc2:	af00      	add	r7, sp, #0

	LCD_Command(0x33);
 8000fc4:	2033      	movs	r0, #51	; 0x33
 8000fc6:	f7ff ff93 	bl	8000ef0 <LCD_Command>
	LCD_Command(0x32);
 8000fca:	2032      	movs	r0, #50	; 0x32
 8000fcc:	f7ff ff90 	bl	8000ef0 <LCD_Command>
	LCD_Command(0x28);	//Function Set 4-bit mode
 8000fd0:	2028      	movs	r0, #40	; 0x28
 8000fd2:	f7ff ff8d 	bl	8000ef0 <LCD_Command>
	LCD_Command(DISPLAY_ON);
 8000fd6:	200c      	movs	r0, #12
 8000fd8:	f7ff ff8a 	bl	8000ef0 <LCD_Command>
	LCD_Command(0x06);	//Entry mode set
 8000fdc:	2006      	movs	r0, #6
 8000fde:	f7ff ff87 	bl	8000ef0 <LCD_Command>
	LCD_Command(CLEAR_DISPLAY);
 8000fe2:	2001      	movs	r0, #1
 8000fe4:	f7ff ff84 	bl	8000ef0 <LCD_Command>
	HAL_Delay(2);
 8000fe8:	2002      	movs	r0, #2
 8000fea:	f003 f8b3 	bl	8004154 <HAL_Delay>
}
 8000fee:	bf00      	nop
 8000ff0:	bd80      	pop	{r7, pc}

08000ff2 <LCD_String>:

// null을 만날때 까지 string을 LCD에 출력
void LCD_String(uint8_t *str)
{
 8000ff2:	b580      	push	{r7, lr}
 8000ff4:	b082      	sub	sp, #8
 8000ff6:	af00      	add	r7, sp, #0
 8000ff8:	6078      	str	r0, [r7, #4]
	while(*str) // 널문자를 만날 때까지
 8000ffa:	e006      	b.n	800100a <LCD_String+0x18>
	{
		LCD_Data(*str++);
 8000ffc:	687b      	ldr	r3, [r7, #4]
 8000ffe:	1c5a      	adds	r2, r3, #1
 8001000:	607a      	str	r2, [r7, #4]
 8001002:	781b      	ldrb	r3, [r3, #0]
 8001004:	4618      	mov	r0, r3
 8001006:	f7ff ffa7 	bl	8000f58 <LCD_Data>
	while(*str) // 널문자를 만날 때까지
 800100a:	687b      	ldr	r3, [r7, #4]
 800100c:	781b      	ldrb	r3, [r3, #0]
 800100e:	2b00      	cmp	r3, #0
 8001010:	d1f4      	bne.n	8000ffc <LCD_String+0xa>
	}
}
 8001012:	bf00      	nop
 8001014:	bf00      	nop
 8001016:	3708      	adds	r7, #8
 8001018:	46bd      	mov	sp, r7
 800101a:	bd80      	pop	{r7, pc}

0800101c <Move_Cursor>:

// 해당 줄,col으로 이동 하는 함수
void Move_Cursor(uint8_t row, uint8_t column)
{
 800101c:	b580      	push	{r7, lr}
 800101e:	b082      	sub	sp, #8
 8001020:	af00      	add	r7, sp, #0
 8001022:	4603      	mov	r3, r0
 8001024:	460a      	mov	r2, r1
 8001026:	71fb      	strb	r3, [r7, #7]
 8001028:	4613      	mov	r3, r2
 800102a:	71bb      	strb	r3, [r7, #6]
	LCD_Command(0x80 | row<<6 | column);
 800102c:	79fb      	ldrb	r3, [r7, #7]
 800102e:	019b      	lsls	r3, r3, #6
 8001030:	b2da      	uxtb	r2, r3
 8001032:	79bb      	ldrb	r3, [r7, #6]
 8001034:	4313      	orrs	r3, r2
 8001036:	b2db      	uxtb	r3, r3
 8001038:	f063 037f 	orn	r3, r3, #127	; 0x7f
 800103c:	b2db      	uxtb	r3, r3
 800103e:	4618      	mov	r0, r3
 8001040:	f7ff ff56 	bl	8000ef0 <LCD_Command>
	return;
 8001044:	bf00      	nop
}
 8001046:	3708      	adds	r7, #8
 8001048:	46bd      	mov	sp, r7
 800104a:	bd80      	pop	{r7, pc}

0800104c <Get_Button>:
 * param2: 함수가 접근하는 푸시 버튼 1개에 대응하는 1개 핀의 주소
 * param3: 함수가 접근하는 푸시 버튼 1개가 button_status[] 배열 상의 몇번째 인덱스에 해당하게 할 것인지를 결정하는 값
 * return: 푸시 버튼의 상태 (BUTTON_RELEASE 또는 BUTTON_PRESS)
 */
int Get_Button(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, uint8_t button_number)
{
 800104c:	b580      	push	{r7, lr}
 800104e:	b084      	sub	sp, #16
 8001050:	af00      	add	r7, sp, #0
 8001052:	6078      	str	r0, [r7, #4]
 8001054:	460b      	mov	r3, r1
 8001056:	807b      	strh	r3, [r7, #2]
 8001058:	4613      	mov	r3, r2
 800105a:	707b      	strb	r3, [r7, #1]
	unsigned char curr_state; // uint8_t로 선언해도 되지만 unsigned char로 선언한 이유는 여기에 담기는 값이 비록 0 또는 1이겠지만, 그것을 BUTTON_PRESS 또는 BUTTON_RELEASE와 같은 논리적 상태로 보겠다는 개발자의 의도를 담은 선언이다.
	curr_state = HAL_GPIO_ReadPin(GPIOx, GPIO_Pin); // 0(BUTTON_PRESS) 또는 1(BUTTON_RELEASE)
 800105c:	887b      	ldrh	r3, [r7, #2]
 800105e:	4619      	mov	r1, r3
 8001060:	6878      	ldr	r0, [r7, #4]
 8001062:	f003 ff13 	bl	8004e8c <HAL_GPIO_ReadPin>
 8001066:	4603      	mov	r3, r0
 8001068:	73fb      	strb	r3, [r7, #15]

	if (curr_state == BUTTON_PRESS && button_status[button_number] == BUTTON_RELEASE)
 800106a:	7bfb      	ldrb	r3, [r7, #15]
 800106c:	2b00      	cmp	r3, #0
 800106e:	d10d      	bne.n	800108c <Get_Button+0x40>
 8001070:	787b      	ldrb	r3, [r7, #1]
 8001072:	4a11      	ldr	r2, [pc, #68]	; (80010b8 <Get_Button+0x6c>)
 8001074:	5cd3      	ldrb	r3, [r2, r3]
 8001076:	2b01      	cmp	r3, #1
 8001078:	d108      	bne.n	800108c <Get_Button+0x40>
	{
		HAL_Delay(100); // 0.1초 동안 노이즈가 지나가길 기다림
 800107a:	2064      	movs	r0, #100	; 0x64
 800107c:	f003 f86a 	bl	8004154 <HAL_Delay>
		button_status[button_number] = BUTTON_PRESS; // 누르긴 눌렀으니까 우선 button_status배열 상의 상태를 BUTTON_PRESS로 바꿔준다.
 8001080:	787b      	ldrb	r3, [r7, #1]
 8001082:	4a0d      	ldr	r2, [pc, #52]	; (80010b8 <Get_Button+0x6c>)
 8001084:	2100      	movs	r1, #0
 8001086:	54d1      	strb	r1, [r2, r3]
		return BUTTON_RELEASE; // 아직은 버튼을 누른것으로 간주할 수 없다.(왜냐하면 button_status배열 상의 버튼의 기존 상태가 BUTTON_RELEASE였기 때문이다.)
 8001088:	2301      	movs	r3, #1
 800108a:	e011      	b.n	80010b0 <Get_Button+0x64>
	}
	else if (curr_state == BUTTON_RELEASE && button_status[button_number] == BUTTON_PRESS)
 800108c:	7bfb      	ldrb	r3, [r7, #15]
 800108e:	2b01      	cmp	r3, #1
 8001090:	d10d      	bne.n	80010ae <Get_Button+0x62>
 8001092:	787b      	ldrb	r3, [r7, #1]
 8001094:	4a08      	ldr	r2, [pc, #32]	; (80010b8 <Get_Button+0x6c>)
 8001096:	5cd3      	ldrb	r3, [r2, r3]
 8001098:	2b00      	cmp	r3, #0
 800109a:	d108      	bne.n	80010ae <Get_Button+0x62>
	{
		button_status[button_number] = BUTTON_RELEASE; // button_status배열 상의 상태를 curr_state에 맞게 다시 초기화해주고
 800109c:	787b      	ldrb	r3, [r7, #1]
 800109e:	4a06      	ldr	r2, [pc, #24]	; (80010b8 <Get_Button+0x6c>)
 80010a0:	2101      	movs	r1, #1
 80010a2:	54d1      	strb	r1, [r2, r3]
		HAL_Delay(30);
 80010a4:	201e      	movs	r0, #30
 80010a6:	f003 f855 	bl	8004154 <HAL_Delay>
		return BUTTON_PRESS; // 정말 버튼을 누른 것으로 인정
 80010aa:	2300      	movs	r3, #0
 80010ac:	e000      	b.n	80010b0 <Get_Button+0x64>
	}

	return BUTTON_RELEASE;
 80010ae:	2301      	movs	r3, #1
}
 80010b0:	4618      	mov	r0, r3
 80010b2:	3710      	adds	r7, #16
 80010b4:	46bd      	mov	sp, r7
 80010b6:	bd80      	pop	{r7, pc}
 80010b8:	20000000 	.word	0x20000000

080010bc <Buzzer_Turn_On>:

/*
 * desc: 부저에서 소리가 나오도록 duty cycle을 설정해준다.
 */
void Buzzer_Turn_On(void)
{
 80010bc:	b480      	push	{r7}
 80010be:	af00      	add	r7, sp, #0
	return __HAL_TIM_SET_COMPARE(&htim9, TIM_CHANNEL_1, 200);
 80010c0:	4b03      	ldr	r3, [pc, #12]	; (80010d0 <Buzzer_Turn_On+0x14>)
 80010c2:	681b      	ldr	r3, [r3, #0]
 80010c4:	22c8      	movs	r2, #200	; 0xc8
 80010c6:	635a      	str	r2, [r3, #52]	; 0x34
}
 80010c8:	46bd      	mov	sp, r7
 80010ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010ce:	4770      	bx	lr
 80010d0:	20000584 	.word	0x20000584

080010d4 <Buzzer_Turn_Off>:

/*
 * desc: 부저에서 소리가 안 나오도록 duty cycle을 설정해준다.
 */
void Buzzer_Turn_Off(void)
{
 80010d4:	b480      	push	{r7}
 80010d6:	af00      	add	r7, sp, #0
	return __HAL_TIM_SET_COMPARE(&htim9, TIM_CHANNEL_1, 0);
 80010d8:	4b03      	ldr	r3, [pc, #12]	; (80010e8 <Buzzer_Turn_Off+0x14>)
 80010da:	681b      	ldr	r3, [r3, #0]
 80010dc:	2200      	movs	r2, #0
 80010de:	635a      	str	r2, [r3, #52]	; 0x34
}
 80010e0:	46bd      	mov	sp, r7
 80010e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010e6:	4770      	bx	lr
 80010e8:	20000584 	.word	0x20000584

080010ec <Mode_Complete_Alarm>:

/*
 * desc: 세탁/헹굼/탈수가 모두 완료되면 부저로 노래를 출력한다.
 */
void Mode_Complete_Alarm(void)
{
 80010ec:	b580      	push	{r7, lr}
 80010ee:	b082      	sub	sp, #8
 80010f0:	af00      	add	r7, sp, #0
	static uint32_t i = 0;
	int divide_freq = 1600000;
 80010f2:	4b25      	ldr	r3, [pc, #148]	; (8001188 <Mode_Complete_Alarm+0x9c>)
 80010f4:	607b      	str	r3, [r7, #4]

	if (mode_complete_alarm_stop_start_flag == START)
 80010f6:	4b25      	ldr	r3, [pc, #148]	; (800118c <Mode_Complete_Alarm+0xa0>)
 80010f8:	781b      	ldrb	r3, [r3, #0]
 80010fa:	b2db      	uxtb	r3, r3
 80010fc:	2b01      	cmp	r3, #1
 80010fe:	d139      	bne.n	8001174 <Mode_Complete_Alarm+0x88>
	{
		Buzzer_Turn_On();
 8001100:	f7ff ffdc 	bl	80010bc <Buzzer_Turn_On>
		__HAL_TIM_SET_AUTORELOAD(&htim9, divide_freq / mode_complete_note[i]);
 8001104:	6879      	ldr	r1, [r7, #4]
 8001106:	4b22      	ldr	r3, [pc, #136]	; (8001190 <Mode_Complete_Alarm+0xa4>)
 8001108:	681b      	ldr	r3, [r3, #0]
 800110a:	4a22      	ldr	r2, [pc, #136]	; (8001194 <Mode_Complete_Alarm+0xa8>)
 800110c:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 8001110:	4b21      	ldr	r3, [pc, #132]	; (8001198 <Mode_Complete_Alarm+0xac>)
 8001112:	681b      	ldr	r3, [r3, #0]
 8001114:	fbb1 f2f2 	udiv	r2, r1, r2
 8001118:	62da      	str	r2, [r3, #44]	; 0x2c
 800111a:	687a      	ldr	r2, [r7, #4]
 800111c:	4b1c      	ldr	r3, [pc, #112]	; (8001190 <Mode_Complete_Alarm+0xa4>)
 800111e:	681b      	ldr	r3, [r3, #0]
 8001120:	491c      	ldr	r1, [pc, #112]	; (8001194 <Mode_Complete_Alarm+0xa8>)
 8001122:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 8001126:	fbb2 f3f3 	udiv	r3, r2, r3
 800112a:	4a1b      	ldr	r2, [pc, #108]	; (8001198 <Mode_Complete_Alarm+0xac>)
 800112c:	60d3      	str	r3, [r2, #12]

		// 리듬 단위 1은 0.2초라고 가정
		if (TIM10_10ms_WM_buzzer_timer > 20 * mode_complete_rythm[i])
 800112e:	4b18      	ldr	r3, [pc, #96]	; (8001190 <Mode_Complete_Alarm+0xa4>)
 8001130:	681b      	ldr	r3, [r3, #0]
 8001132:	4a1a      	ldr	r2, [pc, #104]	; (800119c <Mode_Complete_Alarm+0xb0>)
 8001134:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 8001138:	4613      	mov	r3, r2
 800113a:	009b      	lsls	r3, r3, #2
 800113c:	4413      	add	r3, r2
 800113e:	009b      	lsls	r3, r3, #2
 8001140:	461a      	mov	r2, r3
 8001142:	4b17      	ldr	r3, [pc, #92]	; (80011a0 <Mode_Complete_Alarm+0xb4>)
 8001144:	681b      	ldr	r3, [r3, #0]
 8001146:	429a      	cmp	r2, r3
 8001148:	d207      	bcs.n	800115a <Mode_Complete_Alarm+0x6e>
		{
			TIM10_10ms_WM_buzzer_timer = 0;
 800114a:	4b15      	ldr	r3, [pc, #84]	; (80011a0 <Mode_Complete_Alarm+0xb4>)
 800114c:	2200      	movs	r2, #0
 800114e:	601a      	str	r2, [r3, #0]
			i++;
 8001150:	4b0f      	ldr	r3, [pc, #60]	; (8001190 <Mode_Complete_Alarm+0xa4>)
 8001152:	681b      	ldr	r3, [r3, #0]
 8001154:	3301      	adds	r3, #1
 8001156:	4a0e      	ldr	r2, [pc, #56]	; (8001190 <Mode_Complete_Alarm+0xa4>)
 8001158:	6013      	str	r3, [r2, #0]
		}

		if (i >= sizeof(mode_complete_note)/sizeof(uint32_t))
 800115a:	4b0d      	ldr	r3, [pc, #52]	; (8001190 <Mode_Complete_Alarm+0xa4>)
 800115c:	681b      	ldr	r3, [r3, #0]
 800115e:	2b1b      	cmp	r3, #27
 8001160:	d90d      	bls.n	800117e <Mode_Complete_Alarm+0x92>
		{
			i = 0;
 8001162:	4b0b      	ldr	r3, [pc, #44]	; (8001190 <Mode_Complete_Alarm+0xa4>)
 8001164:	2200      	movs	r2, #0
 8001166:	601a      	str	r2, [r3, #0]
			mode_complete_alarm_stop_start_flag = STOP;
 8001168:	4b08      	ldr	r3, [pc, #32]	; (800118c <Mode_Complete_Alarm+0xa0>)
 800116a:	2200      	movs	r2, #0
 800116c:	701a      	strb	r2, [r3, #0]
			Buzzer_Turn_Off();
 800116e:	f7ff ffb1 	bl	80010d4 <Buzzer_Turn_Off>
	else
	{
		i = 0;
		Buzzer_Turn_Off();
	}
}
 8001172:	e004      	b.n	800117e <Mode_Complete_Alarm+0x92>
		i = 0;
 8001174:	4b06      	ldr	r3, [pc, #24]	; (8001190 <Mode_Complete_Alarm+0xa4>)
 8001176:	2200      	movs	r2, #0
 8001178:	601a      	str	r2, [r3, #0]
		Buzzer_Turn_Off();
 800117a:	f7ff ffab 	bl	80010d4 <Buzzer_Turn_Off>
}
 800117e:	bf00      	nop
 8001180:	3708      	adds	r7, #8
 8001182:	46bd      	mov	sp, r7
 8001184:	bd80      	pop	{r7, pc}
 8001186:	bf00      	nop
 8001188:	00186a00 	.word	0x00186a00
 800118c:	20000f8f 	.word	0x20000f8f
 8001190:	200001a8 	.word	0x200001a8
 8001194:	20000008 	.word	0x20000008
 8001198:	20000584 	.word	0x20000584
 800119c:	20000078 	.word	0x20000078
 80011a0:	20000c28 	.word	0x20000c28

080011a4 <DCmotor_Forward_Rotate>:
/*
 * desc: DC모터를 원하는 시간동안 정방향 회전시킨 뒤 멈춘다.
 * param1: DC모터가 가동하는 시간(초 단위)
 */
void DCmotor_Forward_Rotate(void)
{
 80011a4:	b580      	push	{r7, lr}
 80011a6:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(GPIOE, GPIO_PIN_8, GPIO_PIN_SET);
 80011a8:	2201      	movs	r2, #1
 80011aa:	f44f 7180 	mov.w	r1, #256	; 0x100
 80011ae:	4805      	ldr	r0, [pc, #20]	; (80011c4 <DCmotor_Forward_Rotate+0x20>)
 80011b0:	f003 fe84 	bl	8004ebc <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOE, GPIO_PIN_9, GPIO_PIN_RESET);
 80011b4:	2200      	movs	r2, #0
 80011b6:	f44f 7100 	mov.w	r1, #512	; 0x200
 80011ba:	4802      	ldr	r0, [pc, #8]	; (80011c4 <DCmotor_Forward_Rotate+0x20>)
 80011bc:	f003 fe7e 	bl	8004ebc <HAL_GPIO_WritePin>
}
 80011c0:	bf00      	nop
 80011c2:	bd80      	pop	{r7, pc}
 80011c4:	40021000 	.word	0x40021000

080011c8 <DCmotor_Backward_Rotate>:
/*
 * desc: DC모터를 원하는 시간동안 역방향 회전시킨 뒤 멈춘다.
 * param1: DC모터가 가동하는 시간(초 단위)
 */
void DCmotor_Backward_Rotate(void)
{
 80011c8:	b580      	push	{r7, lr}
 80011ca:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(GPIOE, GPIO_PIN_8, GPIO_PIN_RESET);
 80011cc:	2200      	movs	r2, #0
 80011ce:	f44f 7180 	mov.w	r1, #256	; 0x100
 80011d2:	4805      	ldr	r0, [pc, #20]	; (80011e8 <DCmotor_Backward_Rotate+0x20>)
 80011d4:	f003 fe72 	bl	8004ebc <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOE, GPIO_PIN_9, GPIO_PIN_SET);
 80011d8:	2201      	movs	r2, #1
 80011da:	f44f 7100 	mov.w	r1, #512	; 0x200
 80011de:	4802      	ldr	r0, [pc, #8]	; (80011e8 <DCmotor_Backward_Rotate+0x20>)
 80011e0:	f003 fe6c 	bl	8004ebc <HAL_GPIO_WritePin>
}
 80011e4:	bf00      	nop
 80011e6:	bd80      	pop	{r7, pc}
 80011e8:	40021000 	.word	0x40021000

080011ec <DCmotor_Break>:

/*
 * desc: DC모터를 멈춘다.
 */
void DCmotor_Break(void)
{
 80011ec:	b580      	push	{r7, lr}
 80011ee:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(GPIOE, GPIO_PIN_8, GPIO_PIN_SET);
 80011f0:	2201      	movs	r2, #1
 80011f2:	f44f 7180 	mov.w	r1, #256	; 0x100
 80011f6:	4805      	ldr	r0, [pc, #20]	; (800120c <DCmotor_Break+0x20>)
 80011f8:	f003 fe60 	bl	8004ebc <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOE, GPIO_PIN_9, GPIO_PIN_SET);
 80011fc:	2201      	movs	r2, #1
 80011fe:	f44f 7100 	mov.w	r1, #512	; 0x200
 8001202:	4802      	ldr	r0, [pc, #8]	; (800120c <DCmotor_Break+0x20>)
 8001204:	f003 fe5a 	bl	8004ebc <HAL_GPIO_WritePin>
}
 8001208:	bf00      	nop
 800120a:	bd80      	pop	{r7, pc}
 800120c:	40021000 	.word	0x40021000

08001210 <DCmotor_Set_DutyCycle>:

void DCmotor_Set_DutyCycle(uint16_t duty_cycle)
{
 8001210:	b480      	push	{r7}
 8001212:	b083      	sub	sp, #12
 8001214:	af00      	add	r7, sp, #0
 8001216:	4603      	mov	r3, r0
 8001218:	80fb      	strh	r3, [r7, #6]
	__HAL_TIM_SET_COMPARE(&htim4, TIM_CHANNEL_1, duty_cycle);
 800121a:	4b05      	ldr	r3, [pc, #20]	; (8001230 <DCmotor_Set_DutyCycle+0x20>)
 800121c:	681b      	ldr	r3, [r3, #0]
 800121e:	88fa      	ldrh	r2, [r7, #6]
 8001220:	635a      	str	r2, [r3, #52]	; 0x34
}
 8001222:	bf00      	nop
 8001224:	370c      	adds	r7, #12
 8001226:	46bd      	mov	sp, r7
 8001228:	f85d 7b04 	ldr.w	r7, [sp], #4
 800122c:	4770      	bx	lr
 800122e:	bf00      	nop
 8001230:	200004f4 	.word	0x200004f4

08001234 <FND4digit_off>:

/*
 * desc: FND의 4자리를 모두 끈다.
 */
void FND4digit_off(void)
{
 8001234:	b580      	push	{r7, lr}
 8001236:	af00      	add	r7, sp, #0
#if 0 // common 에노우드 WCN4-
	HAL_GPIO_WritePin(FND_COM_PORT, GPIO_PIN_8|GPIO_PIN_9|GPIO_PIN_10|GPIO_PIN_11, GPIO_PIN_RESET);
	HAL_GPIO_WritePin(FND_DATA_PORT,FND_font[8]|FND_p, GPIO_PIN_SET);
#else // common 캐소우드 CL5642AH30
	HAL_GPIO_WritePin(FND_COM_PORT, GPIO_PIN_8|GPIO_PIN_9|GPIO_PIN_10|GPIO_PIN_11, GPIO_PIN_SET);
 8001238:	2201      	movs	r2, #1
 800123a:	f44f 6170 	mov.w	r1, #3840	; 0xf00
 800123e:	4809      	ldr	r0, [pc, #36]	; (8001264 <FND4digit_off+0x30>)
 8001240:	f003 fe3c 	bl	8004ebc <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(FND_DATA_PORT,FND_font[8]|FND_p, GPIO_PIN_RESET);
 8001244:	4b08      	ldr	r3, [pc, #32]	; (8001268 <FND4digit_off+0x34>)
 8001246:	6a1b      	ldr	r3, [r3, #32]
 8001248:	b29b      	uxth	r3, r3
 800124a:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800124e:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8001252:	b29b      	uxth	r3, r3
 8001254:	2200      	movs	r2, #0
 8001256:	4619      	mov	r1, r3
 8001258:	4804      	ldr	r0, [pc, #16]	; (800126c <FND4digit_off+0x38>)
 800125a:	f003 fe2f 	bl	8004ebc <HAL_GPIO_WritePin>
#endif
	return;
 800125e:	bf00      	nop
}
 8001260:	bd80      	pop	{r7, pc}
 8001262:	bf00      	nop
 8001264:	40020800 	.word	0x40020800
 8001268:	200000f0 	.word	0x200000f0
 800126c:	40020400 	.word	0x40020400

08001270 <FND4digit_time_display>:
/*
 * desc: 초 단위로 들어온 시간을 00:00(분:초) 형태로 FND에 출력한다.
 * param1: 초 단위로 환산된 시간
 */
void FND4digit_time_display(uint32_t time)
{
 8001270:	b580      	push	{r7, lr}
 8001272:	b084      	sub	sp, #16
 8001274:	af00      	add	r7, sp, #0
 8001276:	6078      	str	r0, [r7, #4]



	uint8_t miniute, second, miniute_tens, miniute_units, second_tens, second_units;

	miniute = (time % 3600) / 60;
 8001278:	687a      	ldr	r2, [r7, #4]
 800127a:	4b7c      	ldr	r3, [pc, #496]	; (800146c <FND4digit_time_display+0x1fc>)
 800127c:	fba3 1302 	umull	r1, r3, r3, r2
 8001280:	0adb      	lsrs	r3, r3, #11
 8001282:	f44f 6161 	mov.w	r1, #3600	; 0xe10
 8001286:	fb01 f303 	mul.w	r3, r1, r3
 800128a:	1ad3      	subs	r3, r2, r3
 800128c:	4a78      	ldr	r2, [pc, #480]	; (8001470 <FND4digit_time_display+0x200>)
 800128e:	fba2 2303 	umull	r2, r3, r2, r3
 8001292:	095b      	lsrs	r3, r3, #5
 8001294:	73fb      	strb	r3, [r7, #15]
	second = (time % 3600) % 60;
 8001296:	687b      	ldr	r3, [r7, #4]
 8001298:	4a74      	ldr	r2, [pc, #464]	; (800146c <FND4digit_time_display+0x1fc>)
 800129a:	fba2 1203 	umull	r1, r2, r2, r3
 800129e:	0ad2      	lsrs	r2, r2, #11
 80012a0:	f44f 6161 	mov.w	r1, #3600	; 0xe10
 80012a4:	fb01 f202 	mul.w	r2, r1, r2
 80012a8:	1a9a      	subs	r2, r3, r2
 80012aa:	4b71      	ldr	r3, [pc, #452]	; (8001470 <FND4digit_time_display+0x200>)
 80012ac:	fba3 1302 	umull	r1, r3, r3, r2
 80012b0:	0959      	lsrs	r1, r3, #5
 80012b2:	460b      	mov	r3, r1
 80012b4:	011b      	lsls	r3, r3, #4
 80012b6:	1a5b      	subs	r3, r3, r1
 80012b8:	009b      	lsls	r3, r3, #2
 80012ba:	1ad1      	subs	r1, r2, r3
 80012bc:	460b      	mov	r3, r1
 80012be:	73bb      	strb	r3, [r7, #14]

	miniute_tens = miniute / 10;
 80012c0:	7bfb      	ldrb	r3, [r7, #15]
 80012c2:	4a6c      	ldr	r2, [pc, #432]	; (8001474 <FND4digit_time_display+0x204>)
 80012c4:	fba2 2303 	umull	r2, r3, r2, r3
 80012c8:	08db      	lsrs	r3, r3, #3
 80012ca:	737b      	strb	r3, [r7, #13]
	miniute_units = miniute % 10;
 80012cc:	7bfa      	ldrb	r2, [r7, #15]
 80012ce:	4b69      	ldr	r3, [pc, #420]	; (8001474 <FND4digit_time_display+0x204>)
 80012d0:	fba3 1302 	umull	r1, r3, r3, r2
 80012d4:	08d9      	lsrs	r1, r3, #3
 80012d6:	460b      	mov	r3, r1
 80012d8:	009b      	lsls	r3, r3, #2
 80012da:	440b      	add	r3, r1
 80012dc:	005b      	lsls	r3, r3, #1
 80012de:	1ad3      	subs	r3, r2, r3
 80012e0:	733b      	strb	r3, [r7, #12]
	second_tens = second / 10;
 80012e2:	7bbb      	ldrb	r3, [r7, #14]
 80012e4:	4a63      	ldr	r2, [pc, #396]	; (8001474 <FND4digit_time_display+0x204>)
 80012e6:	fba2 2303 	umull	r2, r3, r2, r3
 80012ea:	08db      	lsrs	r3, r3, #3
 80012ec:	72fb      	strb	r3, [r7, #11]
	second_units = second % 10;
 80012ee:	7bba      	ldrb	r2, [r7, #14]
 80012f0:	4b60      	ldr	r3, [pc, #384]	; (8001474 <FND4digit_time_display+0x204>)
 80012f2:	fba3 1302 	umull	r1, r3, r3, r2
 80012f6:	08d9      	lsrs	r1, r3, #3
 80012f8:	460b      	mov	r3, r1
 80012fa:	009b      	lsls	r3, r3, #2
 80012fc:	440b      	add	r3, r1
 80012fe:	005b      	lsls	r3, r3, #1
 8001300:	1ad3      	subs	r3, r2, r3
 8001302:	72bb      	strb	r3, [r7, #10]



	if (fnd1ms_counter >= 2)   // 2ms reached // 0.002초마다 잔상효과 유지
 8001304:	4b5c      	ldr	r3, [pc, #368]	; (8001478 <FND4digit_time_display+0x208>)
 8001306:	681b      	ldr	r3, [r3, #0]
 8001308:	2b01      	cmp	r3, #1
 800130a:	f340 80ab 	ble.w	8001464 <FND4digit_time_display+0x1f4>
	{
		fnd1ms_counter=0;
 800130e:	4b5a      	ldr	r3, [pc, #360]	; (8001478 <FND4digit_time_display+0x208>)
 8001310:	2200      	movs	r2, #0
 8001312:	601a      	str	r2, [r3, #0]
		msec += 2;
 8001314:	4b59      	ldr	r3, [pc, #356]	; (800147c <FND4digit_time_display+0x20c>)
 8001316:	681b      	ldr	r3, [r3, #0]
 8001318:	3302      	adds	r3, #2
 800131a:	4a58      	ldr	r2, [pc, #352]	; (800147c <FND4digit_time_display+0x20c>)
 800131c:	6013      	str	r3, [r2, #0]

		if (msec > 1000)   // 1000ms reached // 1초마다 새로운 표시값으로 업데이트
 800131e:	4b57      	ldr	r3, [pc, #348]	; (800147c <FND4digit_time_display+0x20c>)
 8001320:	681b      	ldr	r3, [r3, #0]
 8001322:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8001326:	d91e      	bls.n	8001366 <FND4digit_time_display+0xf6>
		{
			msec = 0;
 8001328:	4b54      	ldr	r3, [pc, #336]	; (800147c <FND4digit_time_display+0x20c>)
 800132a:	2200      	movs	r2, #0
 800132c:	601a      	str	r2, [r3, #0]
//			FND4digit_time_update(time);

			// 분
			FND[0] = FND_font[second_units]; // FND 오른쪽 끝 자리
 800132e:	7abb      	ldrb	r3, [r7, #10]
 8001330:	4a53      	ldr	r2, [pc, #332]	; (8001480 <FND4digit_time_display+0x210>)
 8001332:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001336:	b29a      	uxth	r2, r3
 8001338:	4b52      	ldr	r3, [pc, #328]	; (8001484 <FND4digit_time_display+0x214>)
 800133a:	801a      	strh	r2, [r3, #0]
			FND[1] = FND_font[second_tens];
 800133c:	7afb      	ldrb	r3, [r7, #11]
 800133e:	4a50      	ldr	r2, [pc, #320]	; (8001480 <FND4digit_time_display+0x210>)
 8001340:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001344:	b29a      	uxth	r2, r3
 8001346:	4b4f      	ldr	r3, [pc, #316]	; (8001484 <FND4digit_time_display+0x214>)
 8001348:	805a      	strh	r2, [r3, #2]
			// 초
			FND[2] = FND_font[miniute_units];
 800134a:	7b3b      	ldrb	r3, [r7, #12]
 800134c:	4a4c      	ldr	r2, [pc, #304]	; (8001480 <FND4digit_time_display+0x210>)
 800134e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001352:	b29a      	uxth	r2, r3
 8001354:	4b4b      	ldr	r3, [pc, #300]	; (8001484 <FND4digit_time_display+0x214>)
 8001356:	809a      	strh	r2, [r3, #4]
			FND[3] = FND_font[miniute_tens]; // FND 왼쪽 끝 자리
 8001358:	7b7b      	ldrb	r3, [r7, #13]
 800135a:	4a49      	ldr	r2, [pc, #292]	; (8001480 <FND4digit_time_display+0x210>)
 800135c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001360:	b29a      	uxth	r2, r3
 8001362:	4b48      	ldr	r3, [pc, #288]	; (8001484 <FND4digit_time_display+0x214>)
 8001364:	80da      	strh	r2, [r3, #6]
		}

		FND4digit_off();
 8001366:	f7ff ff65 	bl	8001234 <FND4digit_off>


		if (i == 3 && miniute_tens == 0)
 800136a:	4b47      	ldr	r3, [pc, #284]	; (8001488 <FND4digit_time_display+0x218>)
 800136c:	681b      	ldr	r3, [r3, #0]
 800136e:	2b03      	cmp	r3, #3
 8001370:	d113      	bne.n	800139a <FND4digit_time_display+0x12a>
 8001372:	7b7b      	ldrb	r3, [r7, #13]
 8001374:	2b00      	cmp	r3, #0
 8001376:	d110      	bne.n	800139a <FND4digit_time_display+0x12a>
		{
			// 출력하면 안되고
			i++;
 8001378:	4b43      	ldr	r3, [pc, #268]	; (8001488 <FND4digit_time_display+0x218>)
 800137a:	681b      	ldr	r3, [r3, #0]
 800137c:	3301      	adds	r3, #1
 800137e:	4a42      	ldr	r2, [pc, #264]	; (8001488 <FND4digit_time_display+0x218>)
 8001380:	6013      	str	r3, [r2, #0]
			i %= 4;
 8001382:	4b41      	ldr	r3, [pc, #260]	; (8001488 <FND4digit_time_display+0x218>)
 8001384:	681b      	ldr	r3, [r3, #0]
 8001386:	425a      	negs	r2, r3
 8001388:	f003 0303 	and.w	r3, r3, #3
 800138c:	f002 0203 	and.w	r2, r2, #3
 8001390:	bf58      	it	pl
 8001392:	4253      	negpl	r3, r2
 8001394:	4a3c      	ldr	r2, [pc, #240]	; (8001488 <FND4digit_time_display+0x218>)
 8001396:	6013      	str	r3, [r2, #0]
			return;
 8001398:	e064      	b.n	8001464 <FND4digit_time_display+0x1f4>
		}

		if (i == 2 && miniute_tens == 0 && miniute_units == 0)
 800139a:	4b3b      	ldr	r3, [pc, #236]	; (8001488 <FND4digit_time_display+0x218>)
 800139c:	681b      	ldr	r3, [r3, #0]
 800139e:	2b02      	cmp	r3, #2
 80013a0:	d116      	bne.n	80013d0 <FND4digit_time_display+0x160>
 80013a2:	7b7b      	ldrb	r3, [r7, #13]
 80013a4:	2b00      	cmp	r3, #0
 80013a6:	d113      	bne.n	80013d0 <FND4digit_time_display+0x160>
 80013a8:	7b3b      	ldrb	r3, [r7, #12]
 80013aa:	2b00      	cmp	r3, #0
 80013ac:	d110      	bne.n	80013d0 <FND4digit_time_display+0x160>
		{
			// 출력하면 안되고
			i++;
 80013ae:	4b36      	ldr	r3, [pc, #216]	; (8001488 <FND4digit_time_display+0x218>)
 80013b0:	681b      	ldr	r3, [r3, #0]
 80013b2:	3301      	adds	r3, #1
 80013b4:	4a34      	ldr	r2, [pc, #208]	; (8001488 <FND4digit_time_display+0x218>)
 80013b6:	6013      	str	r3, [r2, #0]
			i %= 4;
 80013b8:	4b33      	ldr	r3, [pc, #204]	; (8001488 <FND4digit_time_display+0x218>)
 80013ba:	681b      	ldr	r3, [r3, #0]
 80013bc:	425a      	negs	r2, r3
 80013be:	f003 0303 	and.w	r3, r3, #3
 80013c2:	f002 0203 	and.w	r2, r2, #3
 80013c6:	bf58      	it	pl
 80013c8:	4253      	negpl	r3, r2
 80013ca:	4a2f      	ldr	r2, [pc, #188]	; (8001488 <FND4digit_time_display+0x218>)
 80013cc:	6013      	str	r3, [r2, #0]
			return;
 80013ce:	e049      	b.n	8001464 <FND4digit_time_display+0x1f4>
		}

		if (i == 1 && miniute < 1 && second_tens == 0)
 80013d0:	4b2d      	ldr	r3, [pc, #180]	; (8001488 <FND4digit_time_display+0x218>)
 80013d2:	681b      	ldr	r3, [r3, #0]
 80013d4:	2b01      	cmp	r3, #1
 80013d6:	d116      	bne.n	8001406 <FND4digit_time_display+0x196>
 80013d8:	7bfb      	ldrb	r3, [r7, #15]
 80013da:	2b00      	cmp	r3, #0
 80013dc:	d113      	bne.n	8001406 <FND4digit_time_display+0x196>
 80013de:	7afb      	ldrb	r3, [r7, #11]
 80013e0:	2b00      	cmp	r3, #0
 80013e2:	d110      	bne.n	8001406 <FND4digit_time_display+0x196>
		{
			// 출력하면 안되고
			i++;
 80013e4:	4b28      	ldr	r3, [pc, #160]	; (8001488 <FND4digit_time_display+0x218>)
 80013e6:	681b      	ldr	r3, [r3, #0]
 80013e8:	3301      	adds	r3, #1
 80013ea:	4a27      	ldr	r2, [pc, #156]	; (8001488 <FND4digit_time_display+0x218>)
 80013ec:	6013      	str	r3, [r2, #0]
			i %= 4;
 80013ee:	4b26      	ldr	r3, [pc, #152]	; (8001488 <FND4digit_time_display+0x218>)
 80013f0:	681b      	ldr	r3, [r3, #0]
 80013f2:	425a      	negs	r2, r3
 80013f4:	f003 0303 	and.w	r3, r3, #3
 80013f8:	f002 0203 	and.w	r2, r2, #3
 80013fc:	bf58      	it	pl
 80013fe:	4253      	negpl	r3, r2
 8001400:	4a21      	ldr	r2, [pc, #132]	; (8001488 <FND4digit_time_display+0x218>)
 8001402:	6013      	str	r3, [r2, #0]
			return;
 8001404:	e02e      	b.n	8001464 <FND4digit_time_display+0x1f4>
		}


		HAL_GPIO_WritePin(FND_COM_PORT,FND_digit[i], GPIO_PIN_RESET);
 8001406:	4b20      	ldr	r3, [pc, #128]	; (8001488 <FND4digit_time_display+0x218>)
 8001408:	681b      	ldr	r3, [r3, #0]
 800140a:	4a20      	ldr	r2, [pc, #128]	; (800148c <FND4digit_time_display+0x21c>)
 800140c:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8001410:	2200      	movs	r2, #0
 8001412:	4619      	mov	r1, r3
 8001414:	481e      	ldr	r0, [pc, #120]	; (8001490 <FND4digit_time_display+0x220>)
 8001416:	f003 fd51 	bl	8004ebc <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(FND_DATA_PORT, FND[i], GPIO_PIN_SET);
 800141a:	4b1b      	ldr	r3, [pc, #108]	; (8001488 <FND4digit_time_display+0x218>)
 800141c:	681b      	ldr	r3, [r3, #0]
 800141e:	4a19      	ldr	r2, [pc, #100]	; (8001484 <FND4digit_time_display+0x214>)
 8001420:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8001424:	2201      	movs	r2, #1
 8001426:	4619      	mov	r1, r3
 8001428:	481a      	ldr	r0, [pc, #104]	; (8001494 <FND4digit_time_display+0x224>)
 800142a:	f003 fd47 	bl	8004ebc <HAL_GPIO_WritePin>

		if (i == 2)
 800142e:	4b16      	ldr	r3, [pc, #88]	; (8001488 <FND4digit_time_display+0x218>)
 8001430:	681b      	ldr	r3, [r3, #0]
 8001432:	2b02      	cmp	r3, #2
 8001434:	d105      	bne.n	8001442 <FND4digit_time_display+0x1d2>
		{
			HAL_GPIO_WritePin(FND_DATA_PORT, FND_p, GPIO_PIN_SET);
 8001436:	2201      	movs	r2, #1
 8001438:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 800143c:	4815      	ldr	r0, [pc, #84]	; (8001494 <FND4digit_time_display+0x224>)
 800143e:	f003 fd3d 	bl	8004ebc <HAL_GPIO_WritePin>
		}

		i++;   // 다음 display할 FND를 가리킨다.
 8001442:	4b11      	ldr	r3, [pc, #68]	; (8001488 <FND4digit_time_display+0x218>)
 8001444:	681b      	ldr	r3, [r3, #0]
 8001446:	3301      	adds	r3, #1
 8001448:	4a0f      	ldr	r2, [pc, #60]	; (8001488 <FND4digit_time_display+0x218>)
 800144a:	6013      	str	r3, [r2, #0]
		i %= 4;
 800144c:	4b0e      	ldr	r3, [pc, #56]	; (8001488 <FND4digit_time_display+0x218>)
 800144e:	681b      	ldr	r3, [r3, #0]
 8001450:	425a      	negs	r2, r3
 8001452:	f003 0303 	and.w	r3, r3, #3
 8001456:	f002 0203 	and.w	r2, r2, #3
 800145a:	bf58      	it	pl
 800145c:	4253      	negpl	r3, r2
 800145e:	4a0a      	ldr	r2, [pc, #40]	; (8001488 <FND4digit_time_display+0x218>)
 8001460:	6013      	str	r3, [r2, #0]
		return;
 8001462:	bf00      	nop
	}
}
 8001464:	3710      	adds	r7, #16
 8001466:	46bd      	mov	sp, r7
 8001468:	bd80      	pop	{r7, pc}
 800146a:	bf00      	nop
 800146c:	91a2b3c5 	.word	0x91a2b3c5
 8001470:	88888889 	.word	0x88888889
 8001474:	cccccccd 	.word	0xcccccccd
 8001478:	20000bf0 	.word	0x20000bf0
 800147c:	200001b4 	.word	0x200001b4
 8001480:	200000f0 	.word	0x200000f0
 8001484:	200001ac 	.word	0x200001ac
 8001488:	200001b8 	.word	0x200001b8
 800148c:	200000e8 	.word	0x200000e8
 8001490:	40020800 	.word	0x40020800
 8001494:	40020400 	.word	0x40020400

08001498 <bcd2dec>:
	HAL_RTC_SetTime(&hrtc, &my_systemTime, RTC_FORMAT_BCD);
}

// 0010 0111 -> 23 (.ioc 환경변수 설정에서 날자값을 bcd포맷으로 저장하게 했기 때문에 이렇게 된다. binary 포맷이었다면 0001 0111 이었을 것)
uint8_t bcd2dec(uint8_t byte)
{
 8001498:	b480      	push	{r7}
 800149a:	b085      	sub	sp, #20
 800149c:	af00      	add	r7, sp, #0
 800149e:	4603      	mov	r3, r0
 80014a0:	71fb      	strb	r3, [r7, #7]
	uint8_t high, low;
	low = byte & 0x0f; // 하위 4bit (low nibble)
 80014a2:	79fb      	ldrb	r3, [r7, #7]
 80014a4:	f003 030f 	and.w	r3, r3, #15
 80014a8:	73fb      	strb	r3, [r7, #15]
	high = (byte >> 4) * 10; // 상위 4bit (high nibble)
 80014aa:	79fb      	ldrb	r3, [r7, #7]
 80014ac:	091b      	lsrs	r3, r3, #4
 80014ae:	b2db      	uxtb	r3, r3
 80014b0:	461a      	mov	r2, r3
 80014b2:	0092      	lsls	r2, r2, #2
 80014b4:	4413      	add	r3, r2
 80014b6:	005b      	lsls	r3, r3, #1
 80014b8:	73bb      	strb	r3, [r7, #14]

	return high + low;
 80014ba:	7bba      	ldrb	r2, [r7, #14]
 80014bc:	7bfb      	ldrb	r3, [r7, #15]
 80014be:	4413      	add	r3, r2
 80014c0:	b2db      	uxtb	r3, r3
}
 80014c2:	4618      	mov	r0, r3
 80014c4:	3714      	adds	r7, #20
 80014c6:	46bd      	mov	sp, r7
 80014c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014cc:	4770      	bx	lr
	...

080014d0 <dec2bcd>:

// 23 -> 0010 0111
uint8_t dec2bcd(uint8_t byte)
{
 80014d0:	b480      	push	{r7}
 80014d2:	b085      	sub	sp, #20
 80014d4:	af00      	add	r7, sp, #0
 80014d6:	4603      	mov	r3, r0
 80014d8:	71fb      	strb	r3, [r7, #7]
	uint8_t high, low;

	high = (byte / 10) << 4;
 80014da:	79fb      	ldrb	r3, [r7, #7]
 80014dc:	4a0d      	ldr	r2, [pc, #52]	; (8001514 <dec2bcd+0x44>)
 80014de:	fba2 2303 	umull	r2, r3, r2, r3
 80014e2:	08db      	lsrs	r3, r3, #3
 80014e4:	b2db      	uxtb	r3, r3
 80014e6:	011b      	lsls	r3, r3, #4
 80014e8:	73fb      	strb	r3, [r7, #15]
	low = (byte % 10);
 80014ea:	79fa      	ldrb	r2, [r7, #7]
 80014ec:	4b09      	ldr	r3, [pc, #36]	; (8001514 <dec2bcd+0x44>)
 80014ee:	fba3 1302 	umull	r1, r3, r3, r2
 80014f2:	08d9      	lsrs	r1, r3, #3
 80014f4:	460b      	mov	r3, r1
 80014f6:	009b      	lsls	r3, r3, #2
 80014f8:	440b      	add	r3, r1
 80014fa:	005b      	lsls	r3, r3, #1
 80014fc:	1ad3      	subs	r3, r2, r3
 80014fe:	73bb      	strb	r3, [r7, #14]

	return high + low;
 8001500:	7bfa      	ldrb	r2, [r7, #15]
 8001502:	7bbb      	ldrb	r3, [r7, #14]
 8001504:	4413      	add	r3, r2
 8001506:	b2db      	uxtb	r3, r3
}
 8001508:	4618      	mov	r0, r3
 800150a:	3714      	adds	r7, #20
 800150c:	46bd      	mov	sp, r7
 800150e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001512:	4770      	bx	lr
 8001514:	cccccccd 	.word	0xcccccccd

08001518 <LEDbar_All_Off>:

/*
 * desc: ledbar가 모두 꺼진다.
 */
void LEDbar_All_Off(void)
{
 8001518:	b580      	push	{r7, lr}
 800151a:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(GPIOD, 0xff, 0);
 800151c:	2200      	movs	r2, #0
 800151e:	21ff      	movs	r1, #255	; 0xff
 8001520:	4802      	ldr	r0, [pc, #8]	; (800152c <LEDbar_All_Off+0x14>)
 8001522:	f003 fccb 	bl	8004ebc <HAL_GPIO_WritePin>
}
 8001526:	bf00      	nop
 8001528:	bd80      	pop	{r7, pc}
 800152a:	bf00      	nop
 800152c:	40020c00 	.word	0x40020c00

08001530 <LEDbar_On_Up>:

/*
 * desc: ledbar는 8개의 led로 구성되어 있는데, 아래서부터 위로 한칸씩 올라가면서 1개의 led가 켜졌다가 꺼진다.
 */
void LEDbar_On_Up(void)
{
 8001530:	b580      	push	{r7, lr}
 8001532:	af00      	add	r7, sp, #0
	static int i = 0;

	if (TIM10_10ms_counter_ledbar >= 20)
 8001534:	4b10      	ldr	r3, [pc, #64]	; (8001578 <LEDbar_On_Up+0x48>)
 8001536:	681b      	ldr	r3, [r3, #0]
 8001538:	2b13      	cmp	r3, #19
 800153a:	d91b      	bls.n	8001574 <LEDbar_On_Up+0x44>
	{
		TIM10_10ms_counter_ledbar = 0;
 800153c:	4b0e      	ldr	r3, [pc, #56]	; (8001578 <LEDbar_On_Up+0x48>)
 800153e:	2200      	movs	r2, #0
 8001540:	601a      	str	r2, [r3, #0]

		if (i == 8)
 8001542:	4b0e      	ldr	r3, [pc, #56]	; (800157c <LEDbar_On_Up+0x4c>)
 8001544:	681b      	ldr	r3, [r3, #0]
 8001546:	2b08      	cmp	r3, #8
 8001548:	d104      	bne.n	8001554 <LEDbar_On_Up+0x24>
		{
			LEDbar_All_Off();
 800154a:	f7ff ffe5 	bl	8001518 <LEDbar_All_Off>
			i = 0;
 800154e:	4b0b      	ldr	r3, [pc, #44]	; (800157c <LEDbar_On_Up+0x4c>)
 8001550:	2200      	movs	r2, #0
 8001552:	601a      	str	r2, [r3, #0]
		}

		LEDbar_All_Off();
 8001554:	f7ff ffe0 	bl	8001518 <LEDbar_All_Off>
		HAL_GPIO_WritePin(GPIOD, 0x01 << i++, 1);
 8001558:	4b08      	ldr	r3, [pc, #32]	; (800157c <LEDbar_On_Up+0x4c>)
 800155a:	681b      	ldr	r3, [r3, #0]
 800155c:	1c5a      	adds	r2, r3, #1
 800155e:	4907      	ldr	r1, [pc, #28]	; (800157c <LEDbar_On_Up+0x4c>)
 8001560:	600a      	str	r2, [r1, #0]
 8001562:	2201      	movs	r2, #1
 8001564:	fa02 f303 	lsl.w	r3, r2, r3
 8001568:	b29b      	uxth	r3, r3
 800156a:	2201      	movs	r2, #1
 800156c:	4619      	mov	r1, r3
 800156e:	4804      	ldr	r0, [pc, #16]	; (8001580 <LEDbar_On_Up+0x50>)
 8001570:	f003 fca4 	bl	8004ebc <HAL_GPIO_WritePin>
	}
}
 8001574:	bf00      	nop
 8001576:	bd80      	pop	{r7, pc}
 8001578:	20000c00 	.word	0x20000c00
 800157c:	200001bc 	.word	0x200001bc
 8001580:	40020c00 	.word	0x40020c00

08001584 <LEDbar_Keepon_Up>:

/*
 * desc: ledbar는 8개의 led로 구성되어 있는데, 아래서부터 위로 한칸씩 올라가면서 켜진 LED는 유지하면서 1개의 led가 추가로 켜진다.
 */
void LEDbar_Keepon_Up(void)
{
 8001584:	b580      	push	{r7, lr}
 8001586:	af00      	add	r7, sp, #0
	static int i = 0;

	if (TIM10_10ms_counter_ledbar >= 20)
 8001588:	4b0f      	ldr	r3, [pc, #60]	; (80015c8 <LEDbar_Keepon_Up+0x44>)
 800158a:	681b      	ldr	r3, [r3, #0]
 800158c:	2b13      	cmp	r3, #19
 800158e:	d919      	bls.n	80015c4 <LEDbar_Keepon_Up+0x40>
	{
		TIM10_10ms_counter_ledbar = 0;
 8001590:	4b0d      	ldr	r3, [pc, #52]	; (80015c8 <LEDbar_Keepon_Up+0x44>)
 8001592:	2200      	movs	r2, #0
 8001594:	601a      	str	r2, [r3, #0]

		if (i == 8)
 8001596:	4b0d      	ldr	r3, [pc, #52]	; (80015cc <LEDbar_Keepon_Up+0x48>)
 8001598:	681b      	ldr	r3, [r3, #0]
 800159a:	2b08      	cmp	r3, #8
 800159c:	d104      	bne.n	80015a8 <LEDbar_Keepon_Up+0x24>
		{
			LEDbar_All_Off();
 800159e:	f7ff ffbb 	bl	8001518 <LEDbar_All_Off>
			i = 0;
 80015a2:	4b0a      	ldr	r3, [pc, #40]	; (80015cc <LEDbar_Keepon_Up+0x48>)
 80015a4:	2200      	movs	r2, #0
 80015a6:	601a      	str	r2, [r3, #0]
		}

		HAL_GPIO_WritePin(GPIOD, 0x00|(0x01 << i++), 1);
 80015a8:	4b08      	ldr	r3, [pc, #32]	; (80015cc <LEDbar_Keepon_Up+0x48>)
 80015aa:	681b      	ldr	r3, [r3, #0]
 80015ac:	1c5a      	adds	r2, r3, #1
 80015ae:	4907      	ldr	r1, [pc, #28]	; (80015cc <LEDbar_Keepon_Up+0x48>)
 80015b0:	600a      	str	r2, [r1, #0]
 80015b2:	2201      	movs	r2, #1
 80015b4:	fa02 f303 	lsl.w	r3, r2, r3
 80015b8:	b29b      	uxth	r3, r3
 80015ba:	2201      	movs	r2, #1
 80015bc:	4619      	mov	r1, r3
 80015be:	4804      	ldr	r0, [pc, #16]	; (80015d0 <LEDbar_Keepon_Up+0x4c>)
 80015c0:	f003 fc7c 	bl	8004ebc <HAL_GPIO_WritePin>
	}
}
 80015c4:	bf00      	nop
 80015c6:	bd80      	pop	{r7, pc}
 80015c8:	20000c00 	.word	0x20000c00
 80015cc:	200001c0 	.word	0x200001c0
 80015d0:	40020c00 	.word	0x40020c00

080015d4 <LEDbar_Flower_On>:

/*
 * desc: ledbar는 8개의 led로 구성되어 있는데, led가 펴져나가는 물결 모양으로 점멸되게 한다.
 */
void LEDbar_Flower_On(void)
{
 80015d4:	b580      	push	{r7, lr}
 80015d6:	af00      	add	r7, sp, #0
	static int i = 0;

	if (TIM10_10ms_counter_ledbar >= 20)
 80015d8:	4b16      	ldr	r3, [pc, #88]	; (8001634 <LEDbar_Flower_On+0x60>)
 80015da:	681b      	ldr	r3, [r3, #0]
 80015dc:	2b13      	cmp	r3, #19
 80015de:	d926      	bls.n	800162e <LEDbar_Flower_On+0x5a>
	{
		TIM10_10ms_counter_ledbar = 0;
 80015e0:	4b14      	ldr	r3, [pc, #80]	; (8001634 <LEDbar_Flower_On+0x60>)
 80015e2:	2200      	movs	r2, #0
 80015e4:	601a      	str	r2, [r3, #0]

		if (i == 4)
 80015e6:	4b14      	ldr	r3, [pc, #80]	; (8001638 <LEDbar_Flower_On+0x64>)
 80015e8:	681b      	ldr	r3, [r3, #0]
 80015ea:	2b04      	cmp	r3, #4
 80015ec:	d104      	bne.n	80015f8 <LEDbar_Flower_On+0x24>
		{
			LEDbar_All_Off();
 80015ee:	f7ff ff93 	bl	8001518 <LEDbar_All_Off>
			i = 0;
 80015f2:	4b11      	ldr	r3, [pc, #68]	; (8001638 <LEDbar_Flower_On+0x64>)
 80015f4:	2200      	movs	r2, #0
 80015f6:	601a      	str	r2, [r3, #0]
		}

		HAL_GPIO_WritePin(GPIOD, 0x08 >> i, 1);
 80015f8:	4b0f      	ldr	r3, [pc, #60]	; (8001638 <LEDbar_Flower_On+0x64>)
 80015fa:	681b      	ldr	r3, [r3, #0]
 80015fc:	2208      	movs	r2, #8
 80015fe:	fa42 f303 	asr.w	r3, r2, r3
 8001602:	b29b      	uxth	r3, r3
 8001604:	2201      	movs	r2, #1
 8001606:	4619      	mov	r1, r3
 8001608:	480c      	ldr	r0, [pc, #48]	; (800163c <LEDbar_Flower_On+0x68>)
 800160a:	f003 fc57 	bl	8004ebc <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOD, 0x10 << i, 1);
 800160e:	4b0a      	ldr	r3, [pc, #40]	; (8001638 <LEDbar_Flower_On+0x64>)
 8001610:	681b      	ldr	r3, [r3, #0]
 8001612:	2210      	movs	r2, #16
 8001614:	fa02 f303 	lsl.w	r3, r2, r3
 8001618:	b29b      	uxth	r3, r3
 800161a:	2201      	movs	r2, #1
 800161c:	4619      	mov	r1, r3
 800161e:	4807      	ldr	r0, [pc, #28]	; (800163c <LEDbar_Flower_On+0x68>)
 8001620:	f003 fc4c 	bl	8004ebc <HAL_GPIO_WritePin>
		i++;
 8001624:	4b04      	ldr	r3, [pc, #16]	; (8001638 <LEDbar_Flower_On+0x64>)
 8001626:	681b      	ldr	r3, [r3, #0]
 8001628:	3301      	adds	r3, #1
 800162a:	4a03      	ldr	r2, [pc, #12]	; (8001638 <LEDbar_Flower_On+0x64>)
 800162c:	6013      	str	r3, [r2, #0]
	}
}
 800162e:	bf00      	nop
 8001630:	bd80      	pop	{r7, pc}
 8001632:	bf00      	nop
 8001634:	20000c00 	.word	0x20000c00
 8001638:	200001c4 	.word	0x200001c4
 800163c:	40020c00 	.word	0x40020c00

08001640 <HAL_STSTICK_Handler>:
// ---------- call by SysTick_Handler of stm32f4xx_it.c ----------
// ARM default timer
// enter here every 1ms
volatile int fnd1ms_counter = 0;
void HAL_STSTICK_Handler(void)
{
 8001640:	b480      	push	{r7}
 8001642:	af00      	add	r7, sp, #0
	fnd1ms_counter++; // 1ms timer
 8001644:	4b04      	ldr	r3, [pc, #16]	; (8001658 <HAL_STSTICK_Handler+0x18>)
 8001646:	681b      	ldr	r3, [r3, #0]
 8001648:	3301      	adds	r3, #1
 800164a:	4a03      	ldr	r2, [pc, #12]	; (8001658 <HAL_STSTICK_Handler+0x18>)
 800164c:	6013      	str	r3, [r2, #0]
}
 800164e:	bf00      	nop
 8001650:	46bd      	mov	sp, r7
 8001652:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001656:	4770      	bx	lr
 8001658:	20000bf0 	.word	0x20000bf0

0800165c <__io_putchar>:
  * @brief  Retargets the C library printf function to the USART.
  * @param  None
  * @retval None
  */
PUTCHAR_PROTOTYPE   // Add for printf
{
 800165c:	b580      	push	{r7, lr}
 800165e:	b082      	sub	sp, #8
 8001660:	af00      	add	r7, sp, #0
 8001662:	6078      	str	r0, [r7, #4]
  /* Place your implementation of fputc here */
  /* e.g. write a character to the USART3 and Loop until the end of transmission */
  HAL_UART_Transmit(&huart3, (uint8_t *)&ch, 1, 0xFFFF);
 8001664:	1d39      	adds	r1, r7, #4
 8001666:	f64f 73ff 	movw	r3, #65535	; 0xffff
 800166a:	2201      	movs	r2, #1
 800166c:	4803      	ldr	r0, [pc, #12]	; (800167c <__io_putchar+0x20>)
 800166e:	f007 f886 	bl	800877e <HAL_UART_Transmit>

  return ch;
 8001672:	687b      	ldr	r3, [r7, #4]
}
 8001674:	4618      	mov	r0, r3
 8001676:	3708      	adds	r7, #8
 8001678:	46bd      	mov	sp, r7
 800167a:	bd80      	pop	{r7, pc}
 800167c:	2000065c 	.word	0x2000065c

08001680 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8001680:	b580      	push	{r7, lr}
 8001682:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8001684:	f002 fcf4 	bl	8004070 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8001688:	f000 f826 	bl	80016d8 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 800168c:	f000 fc3e 	bl	8001f0c <MX_GPIO_Init>
  MX_ETH_Init();
 8001690:	f000 f88e 	bl	80017b0 <MX_ETH_Init>
  MX_USART3_UART_Init();
 8001694:	f000 fbb8 	bl	8001e08 <MX_USART3_UART_Init>
  MX_USB_OTG_FS_PCD_Init();
 8001698:	f000 fc0a 	bl	8001eb0 <MX_USB_OTG_FS_PCD_Init>
  MX_TIM10_Init();
 800169c:	f000 fb6c 	bl	8001d78 <MX_TIM10_Init>
  MX_TIM11_Init();
 80016a0:	f000 fb8e 	bl	8001dc0 <MX_TIM11_Init>
  MX_I2C1_Init();
 80016a4:	f000 f8d2 	bl	800184c <MX_I2C1_Init>
  MX_TIM3_Init();
 80016a8:	f000 f9c4 	bl	8001a34 <MX_TIM3_Init>
  MX_TIM4_Init();
 80016ac:	f000 fa16 	bl	8001adc <MX_TIM4_Init>
  MX_TIM2_Init();
 80016b0:	f000 f966 	bl	8001980 <MX_TIM2_Init>
  MX_USART6_UART_Init();
 80016b4:	f000 fbd2 	bl	8001e5c <MX_USART6_UART_Init>
  MX_RTC_Init();
 80016b8:	f000 f908 	bl	80018cc <MX_RTC_Init>
  MX_TIM5_Init();
 80016bc:	f000 fa84 	bl	8001bc8 <MX_TIM5_Init>
  MX_TIM9_Init();
 80016c0:	f000 faf8 	bl	8001cb4 <MX_TIM9_Init>
  /* USER CODE BEGIN 2 */

  printf("enter main()!!!\n");
 80016c4:	4803      	ldr	r0, [pc, #12]	; (80016d4 <main+0x54>)
 80016c6:	f008 fc27 	bl	8009f18 <puts>

  WashingMachine_Init();
 80016ca:	f001 fc49 	bl	8002f60 <WashingMachine_Init>

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
	  WashingMachine_Processing();
 80016ce:	f001 fc87 	bl	8002fe0 <WashingMachine_Processing>
 80016d2:	e7fc      	b.n	80016ce <main+0x4e>
 80016d4:	0800af30 	.word	0x0800af30

080016d8 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80016d8:	b580      	push	{r7, lr}
 80016da:	b094      	sub	sp, #80	; 0x50
 80016dc:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80016de:	f107 0320 	add.w	r3, r7, #32
 80016e2:	2230      	movs	r2, #48	; 0x30
 80016e4:	2100      	movs	r1, #0
 80016e6:	4618      	mov	r0, r3
 80016e8:	f008 fba0 	bl	8009e2c <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80016ec:	f107 030c 	add.w	r3, r7, #12
 80016f0:	2200      	movs	r2, #0
 80016f2:	601a      	str	r2, [r3, #0]
 80016f4:	605a      	str	r2, [r3, #4]
 80016f6:	609a      	str	r2, [r3, #8]
 80016f8:	60da      	str	r2, [r3, #12]
 80016fa:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 80016fc:	2300      	movs	r3, #0
 80016fe:	60bb      	str	r3, [r7, #8]
 8001700:	4b29      	ldr	r3, [pc, #164]	; (80017a8 <SystemClock_Config+0xd0>)
 8001702:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001704:	4a28      	ldr	r2, [pc, #160]	; (80017a8 <SystemClock_Config+0xd0>)
 8001706:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800170a:	6413      	str	r3, [r2, #64]	; 0x40
 800170c:	4b26      	ldr	r3, [pc, #152]	; (80017a8 <SystemClock_Config+0xd0>)
 800170e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001710:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001714:	60bb      	str	r3, [r7, #8]
 8001716:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8001718:	2300      	movs	r3, #0
 800171a:	607b      	str	r3, [r7, #4]
 800171c:	4b23      	ldr	r3, [pc, #140]	; (80017ac <SystemClock_Config+0xd4>)
 800171e:	681b      	ldr	r3, [r3, #0]
 8001720:	4a22      	ldr	r2, [pc, #136]	; (80017ac <SystemClock_Config+0xd4>)
 8001722:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8001726:	6013      	str	r3, [r2, #0]
 8001728:	4b20      	ldr	r3, [pc, #128]	; (80017ac <SystemClock_Config+0xd4>)
 800172a:	681b      	ldr	r3, [r3, #0]
 800172c:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 8001730:	607b      	str	r3, [r7, #4]
 8001732:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_LSI|RCC_OSCILLATORTYPE_HSE;
 8001734:	2309      	movs	r3, #9
 8001736:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSEState = RCC_HSE_BYPASS;
 8001738:	f44f 23a0 	mov.w	r3, #327680	; 0x50000
 800173c:	627b      	str	r3, [r7, #36]	; 0x24
  RCC_OscInitStruct.LSIState = RCC_LSI_ON;
 800173e:	2301      	movs	r3, #1
 8001740:	637b      	str	r3, [r7, #52]	; 0x34
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8001742:	2302      	movs	r3, #2
 8001744:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8001746:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 800174a:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLM = 4;
 800174c:	2304      	movs	r3, #4
 800174e:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLN = 168;
 8001750:	23a8      	movs	r3, #168	; 0xa8
 8001752:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8001754:	2302      	movs	r3, #2
 8001756:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLQ = 7;
 8001758:	2307      	movs	r3, #7
 800175a:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800175c:	f107 0320 	add.w	r3, r7, #32
 8001760:	4618      	mov	r0, r3
 8001762:	f004 f9a9 	bl	8005ab8 <HAL_RCC_OscConfig>
 8001766:	4603      	mov	r3, r0
 8001768:	2b00      	cmp	r3, #0
 800176a:	d001      	beq.n	8001770 <SystemClock_Config+0x98>
  {
    Error_Handler();
 800176c:	f000 fd1e 	bl	80021ac <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001770:	230f      	movs	r3, #15
 8001772:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001774:	2302      	movs	r3, #2
 8001776:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001778:	2300      	movs	r3, #0
 800177a:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 800177c:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
 8001780:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 8001782:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001786:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 8001788:	f107 030c 	add.w	r3, r7, #12
 800178c:	2105      	movs	r1, #5
 800178e:	4618      	mov	r0, r3
 8001790:	f004 fc0a 	bl	8005fa8 <HAL_RCC_ClockConfig>
 8001794:	4603      	mov	r3, r0
 8001796:	2b00      	cmp	r3, #0
 8001798:	d001      	beq.n	800179e <SystemClock_Config+0xc6>
  {
    Error_Handler();
 800179a:	f000 fd07 	bl	80021ac <Error_Handler>
  }
}
 800179e:	bf00      	nop
 80017a0:	3750      	adds	r7, #80	; 0x50
 80017a2:	46bd      	mov	sp, r7
 80017a4:	bd80      	pop	{r7, pc}
 80017a6:	bf00      	nop
 80017a8:	40023800 	.word	0x40023800
 80017ac:	40007000 	.word	0x40007000

080017b0 <MX_ETH_Init>:
  * @brief ETH Initialization Function
  * @param None
  * @retval None
  */
static void MX_ETH_Init(void)
{
 80017b0:	b580      	push	{r7, lr}
 80017b2:	af00      	add	r7, sp, #0
   static uint8_t MACAddr[6];

  /* USER CODE BEGIN ETH_Init 1 */

  /* USER CODE END ETH_Init 1 */
  heth.Instance = ETH;
 80017b4:	4b1f      	ldr	r3, [pc, #124]	; (8001834 <MX_ETH_Init+0x84>)
 80017b6:	4a20      	ldr	r2, [pc, #128]	; (8001838 <MX_ETH_Init+0x88>)
 80017b8:	601a      	str	r2, [r3, #0]
  MACAddr[0] = 0x00;
 80017ba:	4b20      	ldr	r3, [pc, #128]	; (800183c <MX_ETH_Init+0x8c>)
 80017bc:	2200      	movs	r2, #0
 80017be:	701a      	strb	r2, [r3, #0]
  MACAddr[1] = 0x80;
 80017c0:	4b1e      	ldr	r3, [pc, #120]	; (800183c <MX_ETH_Init+0x8c>)
 80017c2:	2280      	movs	r2, #128	; 0x80
 80017c4:	705a      	strb	r2, [r3, #1]
  MACAddr[2] = 0xE1;
 80017c6:	4b1d      	ldr	r3, [pc, #116]	; (800183c <MX_ETH_Init+0x8c>)
 80017c8:	22e1      	movs	r2, #225	; 0xe1
 80017ca:	709a      	strb	r2, [r3, #2]
  MACAddr[3] = 0x00;
 80017cc:	4b1b      	ldr	r3, [pc, #108]	; (800183c <MX_ETH_Init+0x8c>)
 80017ce:	2200      	movs	r2, #0
 80017d0:	70da      	strb	r2, [r3, #3]
  MACAddr[4] = 0x00;
 80017d2:	4b1a      	ldr	r3, [pc, #104]	; (800183c <MX_ETH_Init+0x8c>)
 80017d4:	2200      	movs	r2, #0
 80017d6:	711a      	strb	r2, [r3, #4]
  MACAddr[5] = 0x00;
 80017d8:	4b18      	ldr	r3, [pc, #96]	; (800183c <MX_ETH_Init+0x8c>)
 80017da:	2200      	movs	r2, #0
 80017dc:	715a      	strb	r2, [r3, #5]
  heth.Init.MACAddr = &MACAddr[0];
 80017de:	4b15      	ldr	r3, [pc, #84]	; (8001834 <MX_ETH_Init+0x84>)
 80017e0:	4a16      	ldr	r2, [pc, #88]	; (800183c <MX_ETH_Init+0x8c>)
 80017e2:	605a      	str	r2, [r3, #4]
  heth.Init.MediaInterface = HAL_ETH_RMII_MODE;
 80017e4:	4b13      	ldr	r3, [pc, #76]	; (8001834 <MX_ETH_Init+0x84>)
 80017e6:	f44f 0200 	mov.w	r2, #8388608	; 0x800000
 80017ea:	609a      	str	r2, [r3, #8]
  heth.Init.TxDesc = DMATxDscrTab;
 80017ec:	4b11      	ldr	r3, [pc, #68]	; (8001834 <MX_ETH_Init+0x84>)
 80017ee:	4a14      	ldr	r2, [pc, #80]	; (8001840 <MX_ETH_Init+0x90>)
 80017f0:	60da      	str	r2, [r3, #12]
  heth.Init.RxDesc = DMARxDscrTab;
 80017f2:	4b10      	ldr	r3, [pc, #64]	; (8001834 <MX_ETH_Init+0x84>)
 80017f4:	4a13      	ldr	r2, [pc, #76]	; (8001844 <MX_ETH_Init+0x94>)
 80017f6:	611a      	str	r2, [r3, #16]
  heth.Init.RxBuffLen = 1524;
 80017f8:	4b0e      	ldr	r3, [pc, #56]	; (8001834 <MX_ETH_Init+0x84>)
 80017fa:	f240 52f4 	movw	r2, #1524	; 0x5f4
 80017fe:	615a      	str	r2, [r3, #20]

  /* USER CODE BEGIN MACADDRESS */

  /* USER CODE END MACADDRESS */

  if (HAL_ETH_Init(&heth) != HAL_OK)
 8001800:	480c      	ldr	r0, [pc, #48]	; (8001834 <MX_ETH_Init+0x84>)
 8001802:	f002 fe6f 	bl	80044e4 <HAL_ETH_Init>
 8001806:	4603      	mov	r3, r0
 8001808:	2b00      	cmp	r3, #0
 800180a:	d001      	beq.n	8001810 <MX_ETH_Init+0x60>
  {
    Error_Handler();
 800180c:	f000 fcce 	bl	80021ac <Error_Handler>
  }

  memset(&TxConfig, 0 , sizeof(ETH_TxPacketConfig));
 8001810:	2238      	movs	r2, #56	; 0x38
 8001812:	2100      	movs	r1, #0
 8001814:	480c      	ldr	r0, [pc, #48]	; (8001848 <MX_ETH_Init+0x98>)
 8001816:	f008 fb09 	bl	8009e2c <memset>
  TxConfig.Attributes = ETH_TX_PACKETS_FEATURES_CSUM | ETH_TX_PACKETS_FEATURES_CRCPAD;
 800181a:	4b0b      	ldr	r3, [pc, #44]	; (8001848 <MX_ETH_Init+0x98>)
 800181c:	2221      	movs	r2, #33	; 0x21
 800181e:	601a      	str	r2, [r3, #0]
  TxConfig.ChecksumCtrl = ETH_CHECKSUM_IPHDR_PAYLOAD_INSERT_PHDR_CALC;
 8001820:	4b09      	ldr	r3, [pc, #36]	; (8001848 <MX_ETH_Init+0x98>)
 8001822:	f44f 0240 	mov.w	r2, #12582912	; 0xc00000
 8001826:	615a      	str	r2, [r3, #20]
  TxConfig.CRCPadCtrl = ETH_CRC_PAD_INSERT;
 8001828:	4b07      	ldr	r3, [pc, #28]	; (8001848 <MX_ETH_Init+0x98>)
 800182a:	2200      	movs	r2, #0
 800182c:	611a      	str	r2, [r3, #16]
  /* USER CODE BEGIN ETH_Init 2 */

  /* USER CODE END ETH_Init 2 */

}
 800182e:	bf00      	nop
 8001830:	bd80      	pop	{r7, pc}
 8001832:	bf00      	nop
 8001834:	20000340 	.word	0x20000340
 8001838:	40028000 	.word	0x40028000
 800183c:	20000bf4 	.word	0x20000bf4
 8001840:	200002a0 	.word	0x200002a0
 8001844:	20000200 	.word	0x20000200
 8001848:	200001c8 	.word	0x200001c8

0800184c <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 800184c:	b580      	push	{r7, lr}
 800184e:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8001850:	4b1b      	ldr	r3, [pc, #108]	; (80018c0 <MX_I2C1_Init+0x74>)
 8001852:	4a1c      	ldr	r2, [pc, #112]	; (80018c4 <MX_I2C1_Init+0x78>)
 8001854:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 100000;
 8001856:	4b1a      	ldr	r3, [pc, #104]	; (80018c0 <MX_I2C1_Init+0x74>)
 8001858:	4a1b      	ldr	r2, [pc, #108]	; (80018c8 <MX_I2C1_Init+0x7c>)
 800185a:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 800185c:	4b18      	ldr	r3, [pc, #96]	; (80018c0 <MX_I2C1_Init+0x74>)
 800185e:	2200      	movs	r2, #0
 8001860:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 8001862:	4b17      	ldr	r3, [pc, #92]	; (80018c0 <MX_I2C1_Init+0x74>)
 8001864:	2200      	movs	r2, #0
 8001866:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8001868:	4b15      	ldr	r3, [pc, #84]	; (80018c0 <MX_I2C1_Init+0x74>)
 800186a:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 800186e:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8001870:	4b13      	ldr	r3, [pc, #76]	; (80018c0 <MX_I2C1_Init+0x74>)
 8001872:	2200      	movs	r2, #0
 8001874:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 8001876:	4b12      	ldr	r3, [pc, #72]	; (80018c0 <MX_I2C1_Init+0x74>)
 8001878:	2200      	movs	r2, #0
 800187a:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 800187c:	4b10      	ldr	r3, [pc, #64]	; (80018c0 <MX_I2C1_Init+0x74>)
 800187e:	2200      	movs	r2, #0
 8001880:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8001882:	4b0f      	ldr	r3, [pc, #60]	; (80018c0 <MX_I2C1_Init+0x74>)
 8001884:	2200      	movs	r2, #0
 8001886:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8001888:	480d      	ldr	r0, [pc, #52]	; (80018c0 <MX_I2C1_Init+0x74>)
 800188a:	f003 fb31 	bl	8004ef0 <HAL_I2C_Init>
 800188e:	4603      	mov	r3, r0
 8001890:	2b00      	cmp	r3, #0
 8001892:	d001      	beq.n	8001898 <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 8001894:	f000 fc8a 	bl	80021ac <Error_Handler>
  }

  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c1, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 8001898:	2100      	movs	r1, #0
 800189a:	4809      	ldr	r0, [pc, #36]	; (80018c0 <MX_I2C1_Init+0x74>)
 800189c:	f003 ff73 	bl	8005786 <HAL_I2CEx_ConfigAnalogFilter>
 80018a0:	4603      	mov	r3, r0
 80018a2:	2b00      	cmp	r3, #0
 80018a4:	d001      	beq.n	80018aa <MX_I2C1_Init+0x5e>
  {
    Error_Handler();
 80018a6:	f000 fc81 	bl	80021ac <Error_Handler>
  }

  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c1, 0) != HAL_OK)
 80018aa:	2100      	movs	r1, #0
 80018ac:	4804      	ldr	r0, [pc, #16]	; (80018c0 <MX_I2C1_Init+0x74>)
 80018ae:	f003 ffa6 	bl	80057fe <HAL_I2CEx_ConfigDigitalFilter>
 80018b2:	4603      	mov	r3, r0
 80018b4:	2b00      	cmp	r3, #0
 80018b6:	d001      	beq.n	80018bc <MX_I2C1_Init+0x70>
  {
    Error_Handler();
 80018b8:	f000 fc78 	bl	80021ac <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 80018bc:	bf00      	nop
 80018be:	bd80      	pop	{r7, pc}
 80018c0:	200003f0 	.word	0x200003f0
 80018c4:	40005400 	.word	0x40005400
 80018c8:	000186a0 	.word	0x000186a0

080018cc <MX_RTC_Init>:
  * @brief RTC Initialization Function
  * @param None
  * @retval None
  */
static void MX_RTC_Init(void)
{
 80018cc:	b580      	push	{r7, lr}
 80018ce:	b086      	sub	sp, #24
 80018d0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN RTC_Init 0 */

  /* USER CODE END RTC_Init 0 */

  RTC_TimeTypeDef sTime = {0};
 80018d2:	1d3b      	adds	r3, r7, #4
 80018d4:	2200      	movs	r2, #0
 80018d6:	601a      	str	r2, [r3, #0]
 80018d8:	605a      	str	r2, [r3, #4]
 80018da:	609a      	str	r2, [r3, #8]
 80018dc:	60da      	str	r2, [r3, #12]
 80018de:	611a      	str	r2, [r3, #16]
  RTC_DateTypeDef sDate = {0};
 80018e0:	2300      	movs	r3, #0
 80018e2:	603b      	str	r3, [r7, #0]

  /* USER CODE END RTC_Init 1 */

  /** Initialize RTC Only
  */
  hrtc.Instance = RTC;
 80018e4:	4b24      	ldr	r3, [pc, #144]	; (8001978 <MX_RTC_Init+0xac>)
 80018e6:	4a25      	ldr	r2, [pc, #148]	; (800197c <MX_RTC_Init+0xb0>)
 80018e8:	601a      	str	r2, [r3, #0]
  hrtc.Init.HourFormat = RTC_HOURFORMAT_24;
 80018ea:	4b23      	ldr	r3, [pc, #140]	; (8001978 <MX_RTC_Init+0xac>)
 80018ec:	2200      	movs	r2, #0
 80018ee:	605a      	str	r2, [r3, #4]
  hrtc.Init.AsynchPrediv = 127;
 80018f0:	4b21      	ldr	r3, [pc, #132]	; (8001978 <MX_RTC_Init+0xac>)
 80018f2:	227f      	movs	r2, #127	; 0x7f
 80018f4:	609a      	str	r2, [r3, #8]
  hrtc.Init.SynchPrediv = 255;
 80018f6:	4b20      	ldr	r3, [pc, #128]	; (8001978 <MX_RTC_Init+0xac>)
 80018f8:	22ff      	movs	r2, #255	; 0xff
 80018fa:	60da      	str	r2, [r3, #12]
  hrtc.Init.OutPut = RTC_OUTPUT_DISABLE;
 80018fc:	4b1e      	ldr	r3, [pc, #120]	; (8001978 <MX_RTC_Init+0xac>)
 80018fe:	2200      	movs	r2, #0
 8001900:	611a      	str	r2, [r3, #16]
  hrtc.Init.OutPutPolarity = RTC_OUTPUT_POLARITY_HIGH;
 8001902:	4b1d      	ldr	r3, [pc, #116]	; (8001978 <MX_RTC_Init+0xac>)
 8001904:	2200      	movs	r2, #0
 8001906:	615a      	str	r2, [r3, #20]
  hrtc.Init.OutPutType = RTC_OUTPUT_TYPE_OPENDRAIN;
 8001908:	4b1b      	ldr	r3, [pc, #108]	; (8001978 <MX_RTC_Init+0xac>)
 800190a:	2200      	movs	r2, #0
 800190c:	619a      	str	r2, [r3, #24]
  if (HAL_RTC_Init(&hrtc) != HAL_OK)
 800190e:	481a      	ldr	r0, [pc, #104]	; (8001978 <MX_RTC_Init+0xac>)
 8001910:	f004 ff2a 	bl	8006768 <HAL_RTC_Init>
 8001914:	4603      	mov	r3, r0
 8001916:	2b00      	cmp	r3, #0
 8001918:	d001      	beq.n	800191e <MX_RTC_Init+0x52>
  {
    Error_Handler();
 800191a:	f000 fc47 	bl	80021ac <Error_Handler>

  /* USER CODE END Check_RTC_BKUP */

  /** Initialize RTC and set the Time and Date
  */
  sTime.Hours = 0x8;
 800191e:	2308      	movs	r3, #8
 8001920:	713b      	strb	r3, [r7, #4]
  sTime.Minutes = 0x38;
 8001922:	2338      	movs	r3, #56	; 0x38
 8001924:	717b      	strb	r3, [r7, #5]
  sTime.Seconds = 0x15;
 8001926:	2315      	movs	r3, #21
 8001928:	71bb      	strb	r3, [r7, #6]
  sTime.DayLightSaving = RTC_DAYLIGHTSAVING_NONE;
 800192a:	2300      	movs	r3, #0
 800192c:	613b      	str	r3, [r7, #16]
  sTime.StoreOperation = RTC_STOREOPERATION_RESET;
 800192e:	2300      	movs	r3, #0
 8001930:	617b      	str	r3, [r7, #20]
  if (HAL_RTC_SetTime(&hrtc, &sTime, RTC_FORMAT_BCD) != HAL_OK)
 8001932:	1d3b      	adds	r3, r7, #4
 8001934:	2201      	movs	r2, #1
 8001936:	4619      	mov	r1, r3
 8001938:	480f      	ldr	r0, [pc, #60]	; (8001978 <MX_RTC_Init+0xac>)
 800193a:	f004 ff8b 	bl	8006854 <HAL_RTC_SetTime>
 800193e:	4603      	mov	r3, r0
 8001940:	2b00      	cmp	r3, #0
 8001942:	d001      	beq.n	8001948 <MX_RTC_Init+0x7c>
  {
    Error_Handler();
 8001944:	f000 fc32 	bl	80021ac <Error_Handler>
  }
  sDate.WeekDay = RTC_WEEKDAY_MONDAY;
 8001948:	2301      	movs	r3, #1
 800194a:	703b      	strb	r3, [r7, #0]
  sDate.Month = RTC_MONTH_OCTOBER;
 800194c:	2310      	movs	r3, #16
 800194e:	707b      	strb	r3, [r7, #1]
  sDate.Date = 0x16;
 8001950:	2316      	movs	r3, #22
 8001952:	70bb      	strb	r3, [r7, #2]
  sDate.Year = 0x23;
 8001954:	2323      	movs	r3, #35	; 0x23
 8001956:	70fb      	strb	r3, [r7, #3]

  if (HAL_RTC_SetDate(&hrtc, &sDate, RTC_FORMAT_BCD) != HAL_OK)
 8001958:	463b      	mov	r3, r7
 800195a:	2201      	movs	r2, #1
 800195c:	4619      	mov	r1, r3
 800195e:	4806      	ldr	r0, [pc, #24]	; (8001978 <MX_RTC_Init+0xac>)
 8001960:	f005 f870 	bl	8006a44 <HAL_RTC_SetDate>
 8001964:	4603      	mov	r3, r0
 8001966:	2b00      	cmp	r3, #0
 8001968:	d001      	beq.n	800196e <MX_RTC_Init+0xa2>
  {
    Error_Handler();
 800196a:	f000 fc1f 	bl	80021ac <Error_Handler>
  }
  /* USER CODE BEGIN RTC_Init 2 */

  /* USER CODE END RTC_Init 2 */

}
 800196e:	bf00      	nop
 8001970:	3718      	adds	r7, #24
 8001972:	46bd      	mov	sp, r7
 8001974:	bd80      	pop	{r7, pc}
 8001976:	bf00      	nop
 8001978:	20000444 	.word	0x20000444
 800197c:	40002800 	.word	0x40002800

08001980 <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 8001980:	b580      	push	{r7, lr}
 8001982:	b08a      	sub	sp, #40	; 0x28
 8001984:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001986:	f107 0320 	add.w	r3, r7, #32
 800198a:	2200      	movs	r2, #0
 800198c:	601a      	str	r2, [r3, #0]
 800198e:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8001990:	1d3b      	adds	r3, r7, #4
 8001992:	2200      	movs	r2, #0
 8001994:	601a      	str	r2, [r3, #0]
 8001996:	605a      	str	r2, [r3, #4]
 8001998:	609a      	str	r2, [r3, #8]
 800199a:	60da      	str	r2, [r3, #12]
 800199c:	611a      	str	r2, [r3, #16]
 800199e:	615a      	str	r2, [r3, #20]
 80019a0:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 80019a2:	4b23      	ldr	r3, [pc, #140]	; (8001a30 <MX_TIM2_Init+0xb0>)
 80019a4:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 80019a8:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 1680-1;
 80019aa:	4b21      	ldr	r3, [pc, #132]	; (8001a30 <MX_TIM2_Init+0xb0>)
 80019ac:	f240 628f 	movw	r2, #1679	; 0x68f
 80019b0:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 80019b2:	4b1f      	ldr	r3, [pc, #124]	; (8001a30 <MX_TIM2_Init+0xb0>)
 80019b4:	2200      	movs	r2, #0
 80019b6:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 1000-1;
 80019b8:	4b1d      	ldr	r3, [pc, #116]	; (8001a30 <MX_TIM2_Init+0xb0>)
 80019ba:	f240 32e7 	movw	r2, #999	; 0x3e7
 80019be:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80019c0:	4b1b      	ldr	r3, [pc, #108]	; (8001a30 <MX_TIM2_Init+0xb0>)
 80019c2:	2200      	movs	r2, #0
 80019c4:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80019c6:	4b1a      	ldr	r3, [pc, #104]	; (8001a30 <MX_TIM2_Init+0xb0>)
 80019c8:	2200      	movs	r2, #0
 80019ca:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_Init(&htim2) != HAL_OK)
 80019cc:	4818      	ldr	r0, [pc, #96]	; (8001a30 <MX_TIM2_Init+0xb0>)
 80019ce:	f005 fa89 	bl	8006ee4 <HAL_TIM_PWM_Init>
 80019d2:	4603      	mov	r3, r0
 80019d4:	2b00      	cmp	r3, #0
 80019d6:	d001      	beq.n	80019dc <MX_TIM2_Init+0x5c>
  {
    Error_Handler();
 80019d8:	f000 fbe8 	bl	80021ac <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80019dc:	2300      	movs	r3, #0
 80019de:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80019e0:	2300      	movs	r3, #0
 80019e2:	627b      	str	r3, [r7, #36]	; 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 80019e4:	f107 0320 	add.w	r3, r7, #32
 80019e8:	4619      	mov	r1, r3
 80019ea:	4811      	ldr	r0, [pc, #68]	; (8001a30 <MX_TIM2_Init+0xb0>)
 80019ec:	f006 fdea 	bl	80085c4 <HAL_TIMEx_MasterConfigSynchronization>
 80019f0:	4603      	mov	r3, r0
 80019f2:	2b00      	cmp	r3, #0
 80019f4:	d001      	beq.n	80019fa <MX_TIM2_Init+0x7a>
  {
    Error_Handler();
 80019f6:	f000 fbd9 	bl	80021ac <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 80019fa:	2360      	movs	r3, #96	; 0x60
 80019fc:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 500-1;
 80019fe:	f240 13f3 	movw	r3, #499	; 0x1f3
 8001a02:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8001a04:	2300      	movs	r3, #0
 8001a06:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8001a08:	2300      	movs	r3, #0
 8001a0a:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8001a0c:	1d3b      	adds	r3, r7, #4
 8001a0e:	2200      	movs	r2, #0
 8001a10:	4619      	mov	r1, r3
 8001a12:	4807      	ldr	r0, [pc, #28]	; (8001a30 <MX_TIM2_Init+0xb0>)
 8001a14:	f005 ffb0 	bl	8007978 <HAL_TIM_PWM_ConfigChannel>
 8001a18:	4603      	mov	r3, r0
 8001a1a:	2b00      	cmp	r3, #0
 8001a1c:	d001      	beq.n	8001a22 <MX_TIM2_Init+0xa2>
  {
    Error_Handler();
 8001a1e:	f000 fbc5 	bl	80021ac <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */
  HAL_TIM_MspPostInit(&htim2);
 8001a22:	4803      	ldr	r0, [pc, #12]	; (8001a30 <MX_TIM2_Init+0xb0>)
 8001a24:	f000 fe52 	bl	80026cc <HAL_TIM_MspPostInit>

}
 8001a28:	bf00      	nop
 8001a2a:	3728      	adds	r7, #40	; 0x28
 8001a2c:	46bd      	mov	sp, r7
 8001a2e:	bd80      	pop	{r7, pc}
 8001a30:	20000464 	.word	0x20000464

08001a34 <MX_TIM3_Init>:
  * @brief TIM3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM3_Init(void)
{
 8001a34:	b580      	push	{r7, lr}
 8001a36:	b086      	sub	sp, #24
 8001a38:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001a3a:	f107 0310 	add.w	r3, r7, #16
 8001a3e:	2200      	movs	r2, #0
 8001a40:	601a      	str	r2, [r3, #0]
 8001a42:	605a      	str	r2, [r3, #4]
  TIM_IC_InitTypeDef sConfigIC = {0};
 8001a44:	463b      	mov	r3, r7
 8001a46:	2200      	movs	r2, #0
 8001a48:	601a      	str	r2, [r3, #0]
 8001a4a:	605a      	str	r2, [r3, #4]
 8001a4c:	609a      	str	r2, [r3, #8]
 8001a4e:	60da      	str	r2, [r3, #12]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 8001a50:	4b20      	ldr	r3, [pc, #128]	; (8001ad4 <MX_TIM3_Init+0xa0>)
 8001a52:	4a21      	ldr	r2, [pc, #132]	; (8001ad8 <MX_TIM3_Init+0xa4>)
 8001a54:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 84-1;
 8001a56:	4b1f      	ldr	r3, [pc, #124]	; (8001ad4 <MX_TIM3_Init+0xa0>)
 8001a58:	2253      	movs	r2, #83	; 0x53
 8001a5a:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001a5c:	4b1d      	ldr	r3, [pc, #116]	; (8001ad4 <MX_TIM3_Init+0xa0>)
 8001a5e:	2200      	movs	r2, #0
 8001a60:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 65535;
 8001a62:	4b1c      	ldr	r3, [pc, #112]	; (8001ad4 <MX_TIM3_Init+0xa0>)
 8001a64:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8001a68:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001a6a:	4b1a      	ldr	r3, [pc, #104]	; (8001ad4 <MX_TIM3_Init+0xa0>)
 8001a6c:	2200      	movs	r2, #0
 8001a6e:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001a70:	4b18      	ldr	r3, [pc, #96]	; (8001ad4 <MX_TIM3_Init+0xa0>)
 8001a72:	2200      	movs	r2, #0
 8001a74:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_IC_Init(&htim3) != HAL_OK)
 8001a76:	4817      	ldr	r0, [pc, #92]	; (8001ad4 <MX_TIM3_Init+0xa0>)
 8001a78:	f005 fc62 	bl	8007340 <HAL_TIM_IC_Init>
 8001a7c:	4603      	mov	r3, r0
 8001a7e:	2b00      	cmp	r3, #0
 8001a80:	d001      	beq.n	8001a86 <MX_TIM3_Init+0x52>
  {
    Error_Handler();
 8001a82:	f000 fb93 	bl	80021ac <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001a86:	2300      	movs	r3, #0
 8001a88:	613b      	str	r3, [r7, #16]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001a8a:	2300      	movs	r3, #0
 8001a8c:	617b      	str	r3, [r7, #20]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 8001a8e:	f107 0310 	add.w	r3, r7, #16
 8001a92:	4619      	mov	r1, r3
 8001a94:	480f      	ldr	r0, [pc, #60]	; (8001ad4 <MX_TIM3_Init+0xa0>)
 8001a96:	f006 fd95 	bl	80085c4 <HAL_TIMEx_MasterConfigSynchronization>
 8001a9a:	4603      	mov	r3, r0
 8001a9c:	2b00      	cmp	r3, #0
 8001a9e:	d001      	beq.n	8001aa4 <MX_TIM3_Init+0x70>
  {
    Error_Handler();
 8001aa0:	f000 fb84 	bl	80021ac <Error_Handler>
  }
  sConfigIC.ICPolarity = TIM_INPUTCHANNELPOLARITY_BOTHEDGE;
 8001aa4:	230a      	movs	r3, #10
 8001aa6:	603b      	str	r3, [r7, #0]
  sConfigIC.ICSelection = TIM_ICSELECTION_DIRECTTI;
 8001aa8:	2301      	movs	r3, #1
 8001aaa:	607b      	str	r3, [r7, #4]
  sConfigIC.ICPrescaler = TIM_ICPSC_DIV1;
 8001aac:	2300      	movs	r3, #0
 8001aae:	60bb      	str	r3, [r7, #8]
  sConfigIC.ICFilter = 0;
 8001ab0:	2300      	movs	r3, #0
 8001ab2:	60fb      	str	r3, [r7, #12]
  if (HAL_TIM_IC_ConfigChannel(&htim3, &sConfigIC, TIM_CHANNEL_1) != HAL_OK)
 8001ab4:	463b      	mov	r3, r7
 8001ab6:	2200      	movs	r2, #0
 8001ab8:	4619      	mov	r1, r3
 8001aba:	4806      	ldr	r0, [pc, #24]	; (8001ad4 <MX_TIM3_Init+0xa0>)
 8001abc:	f005 fec0 	bl	8007840 <HAL_TIM_IC_ConfigChannel>
 8001ac0:	4603      	mov	r3, r0
 8001ac2:	2b00      	cmp	r3, #0
 8001ac4:	d001      	beq.n	8001aca <MX_TIM3_Init+0x96>
  {
    Error_Handler();
 8001ac6:	f000 fb71 	bl	80021ac <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */

}
 8001aca:	bf00      	nop
 8001acc:	3718      	adds	r7, #24
 8001ace:	46bd      	mov	sp, r7
 8001ad0:	bd80      	pop	{r7, pc}
 8001ad2:	bf00      	nop
 8001ad4:	200004ac 	.word	0x200004ac
 8001ad8:	40000400 	.word	0x40000400

08001adc <MX_TIM4_Init>:
  * @brief TIM4 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM4_Init(void)
{
 8001adc:	b580      	push	{r7, lr}
 8001ade:	b08e      	sub	sp, #56	; 0x38
 8001ae0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM4_Init 0 */

  /* USER CODE END TIM4_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001ae2:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8001ae6:	2200      	movs	r2, #0
 8001ae8:	601a      	str	r2, [r3, #0]
 8001aea:	605a      	str	r2, [r3, #4]
 8001aec:	609a      	str	r2, [r3, #8]
 8001aee:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001af0:	f107 0320 	add.w	r3, r7, #32
 8001af4:	2200      	movs	r2, #0
 8001af6:	601a      	str	r2, [r3, #0]
 8001af8:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8001afa:	1d3b      	adds	r3, r7, #4
 8001afc:	2200      	movs	r2, #0
 8001afe:	601a      	str	r2, [r3, #0]
 8001b00:	605a      	str	r2, [r3, #4]
 8001b02:	609a      	str	r2, [r3, #8]
 8001b04:	60da      	str	r2, [r3, #12]
 8001b06:	611a      	str	r2, [r3, #16]
 8001b08:	615a      	str	r2, [r3, #20]
 8001b0a:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM4_Init 1 */

  /* USER CODE END TIM4_Init 1 */
  htim4.Instance = TIM4;
 8001b0c:	4b2c      	ldr	r3, [pc, #176]	; (8001bc0 <MX_TIM4_Init+0xe4>)
 8001b0e:	4a2d      	ldr	r2, [pc, #180]	; (8001bc4 <MX_TIM4_Init+0xe8>)
 8001b10:	601a      	str	r2, [r3, #0]
  htim4.Init.Prescaler = 840-1;
 8001b12:	4b2b      	ldr	r3, [pc, #172]	; (8001bc0 <MX_TIM4_Init+0xe4>)
 8001b14:	f240 3247 	movw	r2, #839	; 0x347
 8001b18:	605a      	str	r2, [r3, #4]
  htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001b1a:	4b29      	ldr	r3, [pc, #164]	; (8001bc0 <MX_TIM4_Init+0xe4>)
 8001b1c:	2200      	movs	r2, #0
 8001b1e:	609a      	str	r2, [r3, #8]
  htim4.Init.Period = 100-1;
 8001b20:	4b27      	ldr	r3, [pc, #156]	; (8001bc0 <MX_TIM4_Init+0xe4>)
 8001b22:	2263      	movs	r2, #99	; 0x63
 8001b24:	60da      	str	r2, [r3, #12]
  htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001b26:	4b26      	ldr	r3, [pc, #152]	; (8001bc0 <MX_TIM4_Init+0xe4>)
 8001b28:	2200      	movs	r2, #0
 8001b2a:	611a      	str	r2, [r3, #16]
  htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001b2c:	4b24      	ldr	r3, [pc, #144]	; (8001bc0 <MX_TIM4_Init+0xe4>)
 8001b2e:	2200      	movs	r2, #0
 8001b30:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim4) != HAL_OK)
 8001b32:	4823      	ldr	r0, [pc, #140]	; (8001bc0 <MX_TIM4_Init+0xe4>)
 8001b34:	f005 f916 	bl	8006d64 <HAL_TIM_Base_Init>
 8001b38:	4603      	mov	r3, r0
 8001b3a:	2b00      	cmp	r3, #0
 8001b3c:	d001      	beq.n	8001b42 <MX_TIM4_Init+0x66>
  {
    Error_Handler();
 8001b3e:	f000 fb35 	bl	80021ac <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001b42:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001b46:	62bb      	str	r3, [r7, #40]	; 0x28
  if (HAL_TIM_ConfigClockSource(&htim4, &sClockSourceConfig) != HAL_OK)
 8001b48:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8001b4c:	4619      	mov	r1, r3
 8001b4e:	481c      	ldr	r0, [pc, #112]	; (8001bc0 <MX_TIM4_Init+0xe4>)
 8001b50:	f005 ffd4 	bl	8007afc <HAL_TIM_ConfigClockSource>
 8001b54:	4603      	mov	r3, r0
 8001b56:	2b00      	cmp	r3, #0
 8001b58:	d001      	beq.n	8001b5e <MX_TIM4_Init+0x82>
  {
    Error_Handler();
 8001b5a:	f000 fb27 	bl	80021ac <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim4) != HAL_OK)
 8001b5e:	4818      	ldr	r0, [pc, #96]	; (8001bc0 <MX_TIM4_Init+0xe4>)
 8001b60:	f005 f9c0 	bl	8006ee4 <HAL_TIM_PWM_Init>
 8001b64:	4603      	mov	r3, r0
 8001b66:	2b00      	cmp	r3, #0
 8001b68:	d001      	beq.n	8001b6e <MX_TIM4_Init+0x92>
  {
    Error_Handler();
 8001b6a:	f000 fb1f 	bl	80021ac <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001b6e:	2300      	movs	r3, #0
 8001b70:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001b72:	2300      	movs	r3, #0
 8001b74:	627b      	str	r3, [r7, #36]	; 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 8001b76:	f107 0320 	add.w	r3, r7, #32
 8001b7a:	4619      	mov	r1, r3
 8001b7c:	4810      	ldr	r0, [pc, #64]	; (8001bc0 <MX_TIM4_Init+0xe4>)
 8001b7e:	f006 fd21 	bl	80085c4 <HAL_TIMEx_MasterConfigSynchronization>
 8001b82:	4603      	mov	r3, r0
 8001b84:	2b00      	cmp	r3, #0
 8001b86:	d001      	beq.n	8001b8c <MX_TIM4_Init+0xb0>
  {
    Error_Handler();
 8001b88:	f000 fb10 	bl	80021ac <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8001b8c:	2360      	movs	r3, #96	; 0x60
 8001b8e:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 70-1;
 8001b90:	2345      	movs	r3, #69	; 0x45
 8001b92:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8001b94:	2300      	movs	r3, #0
 8001b96:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_ENABLE;
 8001b98:	2304      	movs	r3, #4
 8001b9a:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim4, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8001b9c:	1d3b      	adds	r3, r7, #4
 8001b9e:	2200      	movs	r2, #0
 8001ba0:	4619      	mov	r1, r3
 8001ba2:	4807      	ldr	r0, [pc, #28]	; (8001bc0 <MX_TIM4_Init+0xe4>)
 8001ba4:	f005 fee8 	bl	8007978 <HAL_TIM_PWM_ConfigChannel>
 8001ba8:	4603      	mov	r3, r0
 8001baa:	2b00      	cmp	r3, #0
 8001bac:	d001      	beq.n	8001bb2 <MX_TIM4_Init+0xd6>
  {
    Error_Handler();
 8001bae:	f000 fafd 	bl	80021ac <Error_Handler>
  }
  /* USER CODE BEGIN TIM4_Init 2 */

  /* USER CODE END TIM4_Init 2 */
  HAL_TIM_MspPostInit(&htim4);
 8001bb2:	4803      	ldr	r0, [pc, #12]	; (8001bc0 <MX_TIM4_Init+0xe4>)
 8001bb4:	f000 fd8a 	bl	80026cc <HAL_TIM_MspPostInit>

}
 8001bb8:	bf00      	nop
 8001bba:	3738      	adds	r7, #56	; 0x38
 8001bbc:	46bd      	mov	sp, r7
 8001bbe:	bd80      	pop	{r7, pc}
 8001bc0:	200004f4 	.word	0x200004f4
 8001bc4:	40000800 	.word	0x40000800

08001bc8 <MX_TIM5_Init>:
  * @brief TIM5 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM5_Init(void)
{
 8001bc8:	b580      	push	{r7, lr}
 8001bca:	b08e      	sub	sp, #56	; 0x38
 8001bcc:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM5_Init 0 */

  /* USER CODE END TIM5_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001bce:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8001bd2:	2200      	movs	r2, #0
 8001bd4:	601a      	str	r2, [r3, #0]
 8001bd6:	605a      	str	r2, [r3, #4]
 8001bd8:	609a      	str	r2, [r3, #8]
 8001bda:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001bdc:	f107 0320 	add.w	r3, r7, #32
 8001be0:	2200      	movs	r2, #0
 8001be2:	601a      	str	r2, [r3, #0]
 8001be4:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8001be6:	1d3b      	adds	r3, r7, #4
 8001be8:	2200      	movs	r2, #0
 8001bea:	601a      	str	r2, [r3, #0]
 8001bec:	605a      	str	r2, [r3, #4]
 8001bee:	609a      	str	r2, [r3, #8]
 8001bf0:	60da      	str	r2, [r3, #12]
 8001bf2:	611a      	str	r2, [r3, #16]
 8001bf4:	615a      	str	r2, [r3, #20]
 8001bf6:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM5_Init 1 */

  /* USER CODE END TIM5_Init 1 */
  htim5.Instance = TIM5;
 8001bf8:	4b2c      	ldr	r3, [pc, #176]	; (8001cac <MX_TIM5_Init+0xe4>)
 8001bfa:	4a2d      	ldr	r2, [pc, #180]	; (8001cb0 <MX_TIM5_Init+0xe8>)
 8001bfc:	601a      	str	r2, [r3, #0]
  htim5.Init.Prescaler = 52.5-1;
 8001bfe:	4b2b      	ldr	r3, [pc, #172]	; (8001cac <MX_TIM5_Init+0xe4>)
 8001c00:	2233      	movs	r2, #51	; 0x33
 8001c02:	605a      	str	r2, [r3, #4]
  htim5.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001c04:	4b29      	ldr	r3, [pc, #164]	; (8001cac <MX_TIM5_Init+0xe4>)
 8001c06:	2200      	movs	r2, #0
 8001c08:	609a      	str	r2, [r3, #8]
  htim5.Init.Period = 400-1;
 8001c0a:	4b28      	ldr	r3, [pc, #160]	; (8001cac <MX_TIM5_Init+0xe4>)
 8001c0c:	f240 128f 	movw	r2, #399	; 0x18f
 8001c10:	60da      	str	r2, [r3, #12]
  htim5.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001c12:	4b26      	ldr	r3, [pc, #152]	; (8001cac <MX_TIM5_Init+0xe4>)
 8001c14:	2200      	movs	r2, #0
 8001c16:	611a      	str	r2, [r3, #16]
  htim5.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001c18:	4b24      	ldr	r3, [pc, #144]	; (8001cac <MX_TIM5_Init+0xe4>)
 8001c1a:	2200      	movs	r2, #0
 8001c1c:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim5) != HAL_OK)
 8001c1e:	4823      	ldr	r0, [pc, #140]	; (8001cac <MX_TIM5_Init+0xe4>)
 8001c20:	f005 f8a0 	bl	8006d64 <HAL_TIM_Base_Init>
 8001c24:	4603      	mov	r3, r0
 8001c26:	2b00      	cmp	r3, #0
 8001c28:	d001      	beq.n	8001c2e <MX_TIM5_Init+0x66>
  {
    Error_Handler();
 8001c2a:	f000 fabf 	bl	80021ac <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001c2e:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001c32:	62bb      	str	r3, [r7, #40]	; 0x28
  if (HAL_TIM_ConfigClockSource(&htim5, &sClockSourceConfig) != HAL_OK)
 8001c34:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8001c38:	4619      	mov	r1, r3
 8001c3a:	481c      	ldr	r0, [pc, #112]	; (8001cac <MX_TIM5_Init+0xe4>)
 8001c3c:	f005 ff5e 	bl	8007afc <HAL_TIM_ConfigClockSource>
 8001c40:	4603      	mov	r3, r0
 8001c42:	2b00      	cmp	r3, #0
 8001c44:	d001      	beq.n	8001c4a <MX_TIM5_Init+0x82>
  {
    Error_Handler();
 8001c46:	f000 fab1 	bl	80021ac <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim5) != HAL_OK)
 8001c4a:	4818      	ldr	r0, [pc, #96]	; (8001cac <MX_TIM5_Init+0xe4>)
 8001c4c:	f005 f94a 	bl	8006ee4 <HAL_TIM_PWM_Init>
 8001c50:	4603      	mov	r3, r0
 8001c52:	2b00      	cmp	r3, #0
 8001c54:	d001      	beq.n	8001c5a <MX_TIM5_Init+0x92>
  {
    Error_Handler();
 8001c56:	f000 faa9 	bl	80021ac <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001c5a:	2300      	movs	r3, #0
 8001c5c:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001c5e:	2300      	movs	r3, #0
 8001c60:	627b      	str	r3, [r7, #36]	; 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim5, &sMasterConfig) != HAL_OK)
 8001c62:	f107 0320 	add.w	r3, r7, #32
 8001c66:	4619      	mov	r1, r3
 8001c68:	4810      	ldr	r0, [pc, #64]	; (8001cac <MX_TIM5_Init+0xe4>)
 8001c6a:	f006 fcab 	bl	80085c4 <HAL_TIMEx_MasterConfigSynchronization>
 8001c6e:	4603      	mov	r3, r0
 8001c70:	2b00      	cmp	r3, #0
 8001c72:	d001      	beq.n	8001c78 <MX_TIM5_Init+0xb0>
  {
    Error_Handler();
 8001c74:	f000 fa9a 	bl	80021ac <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8001c78:	2360      	movs	r3, #96	; 0x60
 8001c7a:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 0;
 8001c7c:	2300      	movs	r3, #0
 8001c7e:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8001c80:	2300      	movs	r3, #0
 8001c82:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8001c84:	2300      	movs	r3, #0
 8001c86:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim5, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 8001c88:	1d3b      	adds	r3, r7, #4
 8001c8a:	220c      	movs	r2, #12
 8001c8c:	4619      	mov	r1, r3
 8001c8e:	4807      	ldr	r0, [pc, #28]	; (8001cac <MX_TIM5_Init+0xe4>)
 8001c90:	f005 fe72 	bl	8007978 <HAL_TIM_PWM_ConfigChannel>
 8001c94:	4603      	mov	r3, r0
 8001c96:	2b00      	cmp	r3, #0
 8001c98:	d001      	beq.n	8001c9e <MX_TIM5_Init+0xd6>
  {
    Error_Handler();
 8001c9a:	f000 fa87 	bl	80021ac <Error_Handler>
  }
  /* USER CODE BEGIN TIM5_Init 2 */

  /* USER CODE END TIM5_Init 2 */
  HAL_TIM_MspPostInit(&htim5);
 8001c9e:	4803      	ldr	r0, [pc, #12]	; (8001cac <MX_TIM5_Init+0xe4>)
 8001ca0:	f000 fd14 	bl	80026cc <HAL_TIM_MspPostInit>

}
 8001ca4:	bf00      	nop
 8001ca6:	3738      	adds	r7, #56	; 0x38
 8001ca8:	46bd      	mov	sp, r7
 8001caa:	bd80      	pop	{r7, pc}
 8001cac:	2000053c 	.word	0x2000053c
 8001cb0:	40000c00 	.word	0x40000c00

08001cb4 <MX_TIM9_Init>:
  * @brief TIM9 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM9_Init(void)
{
 8001cb4:	b580      	push	{r7, lr}
 8001cb6:	b08c      	sub	sp, #48	; 0x30
 8001cb8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM9_Init 0 */

  /* USER CODE END TIM9_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001cba:	f107 0320 	add.w	r3, r7, #32
 8001cbe:	2200      	movs	r2, #0
 8001cc0:	601a      	str	r2, [r3, #0]
 8001cc2:	605a      	str	r2, [r3, #4]
 8001cc4:	609a      	str	r2, [r3, #8]
 8001cc6:	60da      	str	r2, [r3, #12]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8001cc8:	1d3b      	adds	r3, r7, #4
 8001cca:	2200      	movs	r2, #0
 8001ccc:	601a      	str	r2, [r3, #0]
 8001cce:	605a      	str	r2, [r3, #4]
 8001cd0:	609a      	str	r2, [r3, #8]
 8001cd2:	60da      	str	r2, [r3, #12]
 8001cd4:	611a      	str	r2, [r3, #16]
 8001cd6:	615a      	str	r2, [r3, #20]
 8001cd8:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM9_Init 1 */

  /* USER CODE END TIM9_Init 1 */
  htim9.Instance = TIM9;
 8001cda:	4b25      	ldr	r3, [pc, #148]	; (8001d70 <MX_TIM9_Init+0xbc>)
 8001cdc:	4a25      	ldr	r2, [pc, #148]	; (8001d74 <MX_TIM9_Init+0xc0>)
 8001cde:	601a      	str	r2, [r3, #0]
  htim9.Init.Prescaler = 105-1;
 8001ce0:	4b23      	ldr	r3, [pc, #140]	; (8001d70 <MX_TIM9_Init+0xbc>)
 8001ce2:	2268      	movs	r2, #104	; 0x68
 8001ce4:	605a      	str	r2, [r3, #4]
  htim9.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001ce6:	4b22      	ldr	r3, [pc, #136]	; (8001d70 <MX_TIM9_Init+0xbc>)
 8001ce8:	2200      	movs	r2, #0
 8001cea:	609a      	str	r2, [r3, #8]
  htim9.Init.Period = 400-1;
 8001cec:	4b20      	ldr	r3, [pc, #128]	; (8001d70 <MX_TIM9_Init+0xbc>)
 8001cee:	f240 128f 	movw	r2, #399	; 0x18f
 8001cf2:	60da      	str	r2, [r3, #12]
  htim9.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001cf4:	4b1e      	ldr	r3, [pc, #120]	; (8001d70 <MX_TIM9_Init+0xbc>)
 8001cf6:	2200      	movs	r2, #0
 8001cf8:	611a      	str	r2, [r3, #16]
  htim9.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001cfa:	4b1d      	ldr	r3, [pc, #116]	; (8001d70 <MX_TIM9_Init+0xbc>)
 8001cfc:	2200      	movs	r2, #0
 8001cfe:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim9) != HAL_OK)
 8001d00:	481b      	ldr	r0, [pc, #108]	; (8001d70 <MX_TIM9_Init+0xbc>)
 8001d02:	f005 f82f 	bl	8006d64 <HAL_TIM_Base_Init>
 8001d06:	4603      	mov	r3, r0
 8001d08:	2b00      	cmp	r3, #0
 8001d0a:	d001      	beq.n	8001d10 <MX_TIM9_Init+0x5c>
  {
    Error_Handler();
 8001d0c:	f000 fa4e 	bl	80021ac <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001d10:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001d14:	623b      	str	r3, [r7, #32]
  if (HAL_TIM_ConfigClockSource(&htim9, &sClockSourceConfig) != HAL_OK)
 8001d16:	f107 0320 	add.w	r3, r7, #32
 8001d1a:	4619      	mov	r1, r3
 8001d1c:	4814      	ldr	r0, [pc, #80]	; (8001d70 <MX_TIM9_Init+0xbc>)
 8001d1e:	f005 feed 	bl	8007afc <HAL_TIM_ConfigClockSource>
 8001d22:	4603      	mov	r3, r0
 8001d24:	2b00      	cmp	r3, #0
 8001d26:	d001      	beq.n	8001d2c <MX_TIM9_Init+0x78>
  {
    Error_Handler();
 8001d28:	f000 fa40 	bl	80021ac <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim9) != HAL_OK)
 8001d2c:	4810      	ldr	r0, [pc, #64]	; (8001d70 <MX_TIM9_Init+0xbc>)
 8001d2e:	f005 f8d9 	bl	8006ee4 <HAL_TIM_PWM_Init>
 8001d32:	4603      	mov	r3, r0
 8001d34:	2b00      	cmp	r3, #0
 8001d36:	d001      	beq.n	8001d3c <MX_TIM9_Init+0x88>
  {
    Error_Handler();
 8001d38:	f000 fa38 	bl	80021ac <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8001d3c:	2360      	movs	r3, #96	; 0x60
 8001d3e:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 200-1;
 8001d40:	23c7      	movs	r3, #199	; 0xc7
 8001d42:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8001d44:	2300      	movs	r3, #0
 8001d46:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8001d48:	2300      	movs	r3, #0
 8001d4a:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim9, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8001d4c:	1d3b      	adds	r3, r7, #4
 8001d4e:	2200      	movs	r2, #0
 8001d50:	4619      	mov	r1, r3
 8001d52:	4807      	ldr	r0, [pc, #28]	; (8001d70 <MX_TIM9_Init+0xbc>)
 8001d54:	f005 fe10 	bl	8007978 <HAL_TIM_PWM_ConfigChannel>
 8001d58:	4603      	mov	r3, r0
 8001d5a:	2b00      	cmp	r3, #0
 8001d5c:	d001      	beq.n	8001d62 <MX_TIM9_Init+0xae>
  {
    Error_Handler();
 8001d5e:	f000 fa25 	bl	80021ac <Error_Handler>
  }
  /* USER CODE BEGIN TIM9_Init 2 */

  /* USER CODE END TIM9_Init 2 */
  HAL_TIM_MspPostInit(&htim9);
 8001d62:	4803      	ldr	r0, [pc, #12]	; (8001d70 <MX_TIM9_Init+0xbc>)
 8001d64:	f000 fcb2 	bl	80026cc <HAL_TIM_MspPostInit>

}
 8001d68:	bf00      	nop
 8001d6a:	3730      	adds	r7, #48	; 0x30
 8001d6c:	46bd      	mov	sp, r7
 8001d6e:	bd80      	pop	{r7, pc}
 8001d70:	20000584 	.word	0x20000584
 8001d74:	40014000 	.word	0x40014000

08001d78 <MX_TIM10_Init>:
  * @brief TIM10 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM10_Init(void)
{
 8001d78:	b580      	push	{r7, lr}
 8001d7a:	af00      	add	r7, sp, #0
  /* USER CODE END TIM10_Init 0 */

  /* USER CODE BEGIN TIM10_Init 1 */

  /* USER CODE END TIM10_Init 1 */
  htim10.Instance = TIM10;
 8001d7c:	4b0e      	ldr	r3, [pc, #56]	; (8001db8 <MX_TIM10_Init+0x40>)
 8001d7e:	4a0f      	ldr	r2, [pc, #60]	; (8001dbc <MX_TIM10_Init+0x44>)
 8001d80:	601a      	str	r2, [r3, #0]
  htim10.Init.Prescaler = 168-1;
 8001d82:	4b0d      	ldr	r3, [pc, #52]	; (8001db8 <MX_TIM10_Init+0x40>)
 8001d84:	22a7      	movs	r2, #167	; 0xa7
 8001d86:	605a      	str	r2, [r3, #4]
  htim10.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001d88:	4b0b      	ldr	r3, [pc, #44]	; (8001db8 <MX_TIM10_Init+0x40>)
 8001d8a:	2200      	movs	r2, #0
 8001d8c:	609a      	str	r2, [r3, #8]
  htim10.Init.Period = 10000-1;
 8001d8e:	4b0a      	ldr	r3, [pc, #40]	; (8001db8 <MX_TIM10_Init+0x40>)
 8001d90:	f242 720f 	movw	r2, #9999	; 0x270f
 8001d94:	60da      	str	r2, [r3, #12]
  htim10.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001d96:	4b08      	ldr	r3, [pc, #32]	; (8001db8 <MX_TIM10_Init+0x40>)
 8001d98:	2200      	movs	r2, #0
 8001d9a:	611a      	str	r2, [r3, #16]
  htim10.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001d9c:	4b06      	ldr	r3, [pc, #24]	; (8001db8 <MX_TIM10_Init+0x40>)
 8001d9e:	2200      	movs	r2, #0
 8001da0:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim10) != HAL_OK)
 8001da2:	4805      	ldr	r0, [pc, #20]	; (8001db8 <MX_TIM10_Init+0x40>)
 8001da4:	f004 ffde 	bl	8006d64 <HAL_TIM_Base_Init>
 8001da8:	4603      	mov	r3, r0
 8001daa:	2b00      	cmp	r3, #0
 8001dac:	d001      	beq.n	8001db2 <MX_TIM10_Init+0x3a>
  {
    Error_Handler();
 8001dae:	f000 f9fd 	bl	80021ac <Error_Handler>
  }
  /* USER CODE BEGIN TIM10_Init 2 */

  /* USER CODE END TIM10_Init 2 */

}
 8001db2:	bf00      	nop
 8001db4:	bd80      	pop	{r7, pc}
 8001db6:	bf00      	nop
 8001db8:	200005cc 	.word	0x200005cc
 8001dbc:	40014400 	.word	0x40014400

08001dc0 <MX_TIM11_Init>:
  * @brief TIM11 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM11_Init(void)
{
 8001dc0:	b580      	push	{r7, lr}
 8001dc2:	af00      	add	r7, sp, #0
  /* USER CODE END TIM11_Init 0 */

  /* USER CODE BEGIN TIM11_Init 1 */

  /* USER CODE END TIM11_Init 1 */
  htim11.Instance = TIM11;
 8001dc4:	4b0e      	ldr	r3, [pc, #56]	; (8001e00 <MX_TIM11_Init+0x40>)
 8001dc6:	4a0f      	ldr	r2, [pc, #60]	; (8001e04 <MX_TIM11_Init+0x44>)
 8001dc8:	601a      	str	r2, [r3, #0]
  htim11.Init.Prescaler = 168-1;
 8001dca:	4b0d      	ldr	r3, [pc, #52]	; (8001e00 <MX_TIM11_Init+0x40>)
 8001dcc:	22a7      	movs	r2, #167	; 0xa7
 8001dce:	605a      	str	r2, [r3, #4]
  htim11.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001dd0:	4b0b      	ldr	r3, [pc, #44]	; (8001e00 <MX_TIM11_Init+0x40>)
 8001dd2:	2200      	movs	r2, #0
 8001dd4:	609a      	str	r2, [r3, #8]
  htim11.Init.Period = 65535;
 8001dd6:	4b0a      	ldr	r3, [pc, #40]	; (8001e00 <MX_TIM11_Init+0x40>)
 8001dd8:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8001ddc:	60da      	str	r2, [r3, #12]
  htim11.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001dde:	4b08      	ldr	r3, [pc, #32]	; (8001e00 <MX_TIM11_Init+0x40>)
 8001de0:	2200      	movs	r2, #0
 8001de2:	611a      	str	r2, [r3, #16]
  htim11.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001de4:	4b06      	ldr	r3, [pc, #24]	; (8001e00 <MX_TIM11_Init+0x40>)
 8001de6:	2200      	movs	r2, #0
 8001de8:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim11) != HAL_OK)
 8001dea:	4805      	ldr	r0, [pc, #20]	; (8001e00 <MX_TIM11_Init+0x40>)
 8001dec:	f004 ffba 	bl	8006d64 <HAL_TIM_Base_Init>
 8001df0:	4603      	mov	r3, r0
 8001df2:	2b00      	cmp	r3, #0
 8001df4:	d001      	beq.n	8001dfa <MX_TIM11_Init+0x3a>
  {
    Error_Handler();
 8001df6:	f000 f9d9 	bl	80021ac <Error_Handler>
  }
  /* USER CODE BEGIN TIM11_Init 2 */

  /* USER CODE END TIM11_Init 2 */

}
 8001dfa:	bf00      	nop
 8001dfc:	bd80      	pop	{r7, pc}
 8001dfe:	bf00      	nop
 8001e00:	20000614 	.word	0x20000614
 8001e04:	40014800 	.word	0x40014800

08001e08 <MX_USART3_UART_Init>:
  * @brief USART3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART3_UART_Init(void)
{
 8001e08:	b580      	push	{r7, lr}
 8001e0a:	af00      	add	r7, sp, #0
  /* USER CODE END USART3_Init 0 */

  /* USER CODE BEGIN USART3_Init 1 */

  /* USER CODE END USART3_Init 1 */
  huart3.Instance = USART3;
 8001e0c:	4b11      	ldr	r3, [pc, #68]	; (8001e54 <MX_USART3_UART_Init+0x4c>)
 8001e0e:	4a12      	ldr	r2, [pc, #72]	; (8001e58 <MX_USART3_UART_Init+0x50>)
 8001e10:	601a      	str	r2, [r3, #0]
  huart3.Init.BaudRate = 9600;
 8001e12:	4b10      	ldr	r3, [pc, #64]	; (8001e54 <MX_USART3_UART_Init+0x4c>)
 8001e14:	f44f 5216 	mov.w	r2, #9600	; 0x2580
 8001e18:	605a      	str	r2, [r3, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 8001e1a:	4b0e      	ldr	r3, [pc, #56]	; (8001e54 <MX_USART3_UART_Init+0x4c>)
 8001e1c:	2200      	movs	r2, #0
 8001e1e:	609a      	str	r2, [r3, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 8001e20:	4b0c      	ldr	r3, [pc, #48]	; (8001e54 <MX_USART3_UART_Init+0x4c>)
 8001e22:	2200      	movs	r2, #0
 8001e24:	60da      	str	r2, [r3, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 8001e26:	4b0b      	ldr	r3, [pc, #44]	; (8001e54 <MX_USART3_UART_Init+0x4c>)
 8001e28:	2200      	movs	r2, #0
 8001e2a:	611a      	str	r2, [r3, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 8001e2c:	4b09      	ldr	r3, [pc, #36]	; (8001e54 <MX_USART3_UART_Init+0x4c>)
 8001e2e:	220c      	movs	r2, #12
 8001e30:	615a      	str	r2, [r3, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001e32:	4b08      	ldr	r3, [pc, #32]	; (8001e54 <MX_USART3_UART_Init+0x4c>)
 8001e34:	2200      	movs	r2, #0
 8001e36:	619a      	str	r2, [r3, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 8001e38:	4b06      	ldr	r3, [pc, #24]	; (8001e54 <MX_USART3_UART_Init+0x4c>)
 8001e3a:	2200      	movs	r2, #0
 8001e3c:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart3) != HAL_OK)
 8001e3e:	4805      	ldr	r0, [pc, #20]	; (8001e54 <MX_USART3_UART_Init+0x4c>)
 8001e40:	f006 fc50 	bl	80086e4 <HAL_UART_Init>
 8001e44:	4603      	mov	r3, r0
 8001e46:	2b00      	cmp	r3, #0
 8001e48:	d001      	beq.n	8001e4e <MX_USART3_UART_Init+0x46>
  {
    Error_Handler();
 8001e4a:	f000 f9af 	bl	80021ac <Error_Handler>
  }
  /* USER CODE BEGIN USART3_Init 2 */

  /* USER CODE END USART3_Init 2 */

}
 8001e4e:	bf00      	nop
 8001e50:	bd80      	pop	{r7, pc}
 8001e52:	bf00      	nop
 8001e54:	2000065c 	.word	0x2000065c
 8001e58:	40004800 	.word	0x40004800

08001e5c <MX_USART6_UART_Init>:
  * @brief USART6 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART6_UART_Init(void)
{
 8001e5c:	b580      	push	{r7, lr}
 8001e5e:	af00      	add	r7, sp, #0
  /* USER CODE END USART6_Init 0 */

  /* USER CODE BEGIN USART6_Init 1 */

  /* USER CODE END USART6_Init 1 */
  huart6.Instance = USART6;
 8001e60:	4b11      	ldr	r3, [pc, #68]	; (8001ea8 <MX_USART6_UART_Init+0x4c>)
 8001e62:	4a12      	ldr	r2, [pc, #72]	; (8001eac <MX_USART6_UART_Init+0x50>)
 8001e64:	601a      	str	r2, [r3, #0]
  huart6.Init.BaudRate = 9600;
 8001e66:	4b10      	ldr	r3, [pc, #64]	; (8001ea8 <MX_USART6_UART_Init+0x4c>)
 8001e68:	f44f 5216 	mov.w	r2, #9600	; 0x2580
 8001e6c:	605a      	str	r2, [r3, #4]
  huart6.Init.WordLength = UART_WORDLENGTH_8B;
 8001e6e:	4b0e      	ldr	r3, [pc, #56]	; (8001ea8 <MX_USART6_UART_Init+0x4c>)
 8001e70:	2200      	movs	r2, #0
 8001e72:	609a      	str	r2, [r3, #8]
  huart6.Init.StopBits = UART_STOPBITS_1;
 8001e74:	4b0c      	ldr	r3, [pc, #48]	; (8001ea8 <MX_USART6_UART_Init+0x4c>)
 8001e76:	2200      	movs	r2, #0
 8001e78:	60da      	str	r2, [r3, #12]
  huart6.Init.Parity = UART_PARITY_NONE;
 8001e7a:	4b0b      	ldr	r3, [pc, #44]	; (8001ea8 <MX_USART6_UART_Init+0x4c>)
 8001e7c:	2200      	movs	r2, #0
 8001e7e:	611a      	str	r2, [r3, #16]
  huart6.Init.Mode = UART_MODE_TX_RX;
 8001e80:	4b09      	ldr	r3, [pc, #36]	; (8001ea8 <MX_USART6_UART_Init+0x4c>)
 8001e82:	220c      	movs	r2, #12
 8001e84:	615a      	str	r2, [r3, #20]
  huart6.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001e86:	4b08      	ldr	r3, [pc, #32]	; (8001ea8 <MX_USART6_UART_Init+0x4c>)
 8001e88:	2200      	movs	r2, #0
 8001e8a:	619a      	str	r2, [r3, #24]
  huart6.Init.OverSampling = UART_OVERSAMPLING_16;
 8001e8c:	4b06      	ldr	r3, [pc, #24]	; (8001ea8 <MX_USART6_UART_Init+0x4c>)
 8001e8e:	2200      	movs	r2, #0
 8001e90:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart6) != HAL_OK)
 8001e92:	4805      	ldr	r0, [pc, #20]	; (8001ea8 <MX_USART6_UART_Init+0x4c>)
 8001e94:	f006 fc26 	bl	80086e4 <HAL_UART_Init>
 8001e98:	4603      	mov	r3, r0
 8001e9a:	2b00      	cmp	r3, #0
 8001e9c:	d001      	beq.n	8001ea2 <MX_USART6_UART_Init+0x46>
  {
    Error_Handler();
 8001e9e:	f000 f985 	bl	80021ac <Error_Handler>
  }
  /* USER CODE BEGIN USART6_Init 2 */

  /* USER CODE END USART6_Init 2 */

}
 8001ea2:	bf00      	nop
 8001ea4:	bd80      	pop	{r7, pc}
 8001ea6:	bf00      	nop
 8001ea8:	200006a0 	.word	0x200006a0
 8001eac:	40011400 	.word	0x40011400

08001eb0 <MX_USB_OTG_FS_PCD_Init>:
  * @brief USB_OTG_FS Initialization Function
  * @param None
  * @retval None
  */
static void MX_USB_OTG_FS_PCD_Init(void)
{
 8001eb0:	b580      	push	{r7, lr}
 8001eb2:	af00      	add	r7, sp, #0
  /* USER CODE END USB_OTG_FS_Init 0 */

  /* USER CODE BEGIN USB_OTG_FS_Init 1 */

  /* USER CODE END USB_OTG_FS_Init 1 */
  hpcd_USB_OTG_FS.Instance = USB_OTG_FS;
 8001eb4:	4b14      	ldr	r3, [pc, #80]	; (8001f08 <MX_USB_OTG_FS_PCD_Init+0x58>)
 8001eb6:	f04f 42a0 	mov.w	r2, #1342177280	; 0x50000000
 8001eba:	601a      	str	r2, [r3, #0]
  hpcd_USB_OTG_FS.Init.dev_endpoints = 4;
 8001ebc:	4b12      	ldr	r3, [pc, #72]	; (8001f08 <MX_USB_OTG_FS_PCD_Init+0x58>)
 8001ebe:	2204      	movs	r2, #4
 8001ec0:	605a      	str	r2, [r3, #4]
  hpcd_USB_OTG_FS.Init.speed = PCD_SPEED_FULL;
 8001ec2:	4b11      	ldr	r3, [pc, #68]	; (8001f08 <MX_USB_OTG_FS_PCD_Init+0x58>)
 8001ec4:	2202      	movs	r2, #2
 8001ec6:	60da      	str	r2, [r3, #12]
  hpcd_USB_OTG_FS.Init.dma_enable = DISABLE;
 8001ec8:	4b0f      	ldr	r3, [pc, #60]	; (8001f08 <MX_USB_OTG_FS_PCD_Init+0x58>)
 8001eca:	2200      	movs	r2, #0
 8001ecc:	611a      	str	r2, [r3, #16]
  hpcd_USB_OTG_FS.Init.phy_itface = PCD_PHY_EMBEDDED;
 8001ece:	4b0e      	ldr	r3, [pc, #56]	; (8001f08 <MX_USB_OTG_FS_PCD_Init+0x58>)
 8001ed0:	2202      	movs	r2, #2
 8001ed2:	619a      	str	r2, [r3, #24]
  hpcd_USB_OTG_FS.Init.Sof_enable = ENABLE;
 8001ed4:	4b0c      	ldr	r3, [pc, #48]	; (8001f08 <MX_USB_OTG_FS_PCD_Init+0x58>)
 8001ed6:	2201      	movs	r2, #1
 8001ed8:	61da      	str	r2, [r3, #28]
  hpcd_USB_OTG_FS.Init.low_power_enable = DISABLE;
 8001eda:	4b0b      	ldr	r3, [pc, #44]	; (8001f08 <MX_USB_OTG_FS_PCD_Init+0x58>)
 8001edc:	2200      	movs	r2, #0
 8001ede:	621a      	str	r2, [r3, #32]
  hpcd_USB_OTG_FS.Init.lpm_enable = DISABLE;
 8001ee0:	4b09      	ldr	r3, [pc, #36]	; (8001f08 <MX_USB_OTG_FS_PCD_Init+0x58>)
 8001ee2:	2200      	movs	r2, #0
 8001ee4:	625a      	str	r2, [r3, #36]	; 0x24
  hpcd_USB_OTG_FS.Init.vbus_sensing_enable = ENABLE;
 8001ee6:	4b08      	ldr	r3, [pc, #32]	; (8001f08 <MX_USB_OTG_FS_PCD_Init+0x58>)
 8001ee8:	2201      	movs	r2, #1
 8001eea:	62da      	str	r2, [r3, #44]	; 0x2c
  hpcd_USB_OTG_FS.Init.use_dedicated_ep1 = DISABLE;
 8001eec:	4b06      	ldr	r3, [pc, #24]	; (8001f08 <MX_USB_OTG_FS_PCD_Init+0x58>)
 8001eee:	2200      	movs	r2, #0
 8001ef0:	631a      	str	r2, [r3, #48]	; 0x30
  if (HAL_PCD_Init(&hpcd_USB_OTG_FS) != HAL_OK)
 8001ef2:	4805      	ldr	r0, [pc, #20]	; (8001f08 <MX_USB_OTG_FS_PCD_Init+0x58>)
 8001ef4:	f003 fcc2 	bl	800587c <HAL_PCD_Init>
 8001ef8:	4603      	mov	r3, r0
 8001efa:	2b00      	cmp	r3, #0
 8001efc:	d001      	beq.n	8001f02 <MX_USB_OTG_FS_PCD_Init+0x52>
  {
    Error_Handler();
 8001efe:	f000 f955 	bl	80021ac <Error_Handler>
  }
  /* USER CODE BEGIN USB_OTG_FS_Init 2 */

  /* USER CODE END USB_OTG_FS_Init 2 */

}
 8001f02:	bf00      	nop
 8001f04:	bd80      	pop	{r7, pc}
 8001f06:	bf00      	nop
 8001f08:	200006e4 	.word	0x200006e4

08001f0c <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8001f0c:	b580      	push	{r7, lr}
 8001f0e:	b08e      	sub	sp, #56	; 0x38
 8001f10:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001f12:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001f16:	2200      	movs	r2, #0
 8001f18:	601a      	str	r2, [r3, #0]
 8001f1a:	605a      	str	r2, [r3, #4]
 8001f1c:	609a      	str	r2, [r3, #8]
 8001f1e:	60da      	str	r2, [r3, #12]
 8001f20:	611a      	str	r2, [r3, #16]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOE_CLK_ENABLE();
 8001f22:	2300      	movs	r3, #0
 8001f24:	623b      	str	r3, [r7, #32]
 8001f26:	4b99      	ldr	r3, [pc, #612]	; (800218c <MX_GPIO_Init+0x280>)
 8001f28:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001f2a:	4a98      	ldr	r2, [pc, #608]	; (800218c <MX_GPIO_Init+0x280>)
 8001f2c:	f043 0310 	orr.w	r3, r3, #16
 8001f30:	6313      	str	r3, [r2, #48]	; 0x30
 8001f32:	4b96      	ldr	r3, [pc, #600]	; (800218c <MX_GPIO_Init+0x280>)
 8001f34:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001f36:	f003 0310 	and.w	r3, r3, #16
 8001f3a:	623b      	str	r3, [r7, #32]
 8001f3c:	6a3b      	ldr	r3, [r7, #32]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8001f3e:	2300      	movs	r3, #0
 8001f40:	61fb      	str	r3, [r7, #28]
 8001f42:	4b92      	ldr	r3, [pc, #584]	; (800218c <MX_GPIO_Init+0x280>)
 8001f44:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001f46:	4a91      	ldr	r2, [pc, #580]	; (800218c <MX_GPIO_Init+0x280>)
 8001f48:	f043 0304 	orr.w	r3, r3, #4
 8001f4c:	6313      	str	r3, [r2, #48]	; 0x30
 8001f4e:	4b8f      	ldr	r3, [pc, #572]	; (800218c <MX_GPIO_Init+0x280>)
 8001f50:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001f52:	f003 0304 	and.w	r3, r3, #4
 8001f56:	61fb      	str	r3, [r7, #28]
 8001f58:	69fb      	ldr	r3, [r7, #28]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8001f5a:	2300      	movs	r3, #0
 8001f5c:	61bb      	str	r3, [r7, #24]
 8001f5e:	4b8b      	ldr	r3, [pc, #556]	; (800218c <MX_GPIO_Init+0x280>)
 8001f60:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001f62:	4a8a      	ldr	r2, [pc, #552]	; (800218c <MX_GPIO_Init+0x280>)
 8001f64:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8001f68:	6313      	str	r3, [r2, #48]	; 0x30
 8001f6a:	4b88      	ldr	r3, [pc, #544]	; (800218c <MX_GPIO_Init+0x280>)
 8001f6c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001f6e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8001f72:	61bb      	str	r3, [r7, #24]
 8001f74:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001f76:	2300      	movs	r3, #0
 8001f78:	617b      	str	r3, [r7, #20]
 8001f7a:	4b84      	ldr	r3, [pc, #528]	; (800218c <MX_GPIO_Init+0x280>)
 8001f7c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001f7e:	4a83      	ldr	r2, [pc, #524]	; (800218c <MX_GPIO_Init+0x280>)
 8001f80:	f043 0301 	orr.w	r3, r3, #1
 8001f84:	6313      	str	r3, [r2, #48]	; 0x30
 8001f86:	4b81      	ldr	r3, [pc, #516]	; (800218c <MX_GPIO_Init+0x280>)
 8001f88:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001f8a:	f003 0301 	and.w	r3, r3, #1
 8001f8e:	617b      	str	r3, [r7, #20]
 8001f90:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001f92:	2300      	movs	r3, #0
 8001f94:	613b      	str	r3, [r7, #16]
 8001f96:	4b7d      	ldr	r3, [pc, #500]	; (800218c <MX_GPIO_Init+0x280>)
 8001f98:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001f9a:	4a7c      	ldr	r2, [pc, #496]	; (800218c <MX_GPIO_Init+0x280>)
 8001f9c:	f043 0302 	orr.w	r3, r3, #2
 8001fa0:	6313      	str	r3, [r2, #48]	; 0x30
 8001fa2:	4b7a      	ldr	r3, [pc, #488]	; (800218c <MX_GPIO_Init+0x280>)
 8001fa4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001fa6:	f003 0302 	and.w	r3, r3, #2
 8001faa:	613b      	str	r3, [r7, #16]
 8001fac:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 8001fae:	2300      	movs	r3, #0
 8001fb0:	60fb      	str	r3, [r7, #12]
 8001fb2:	4b76      	ldr	r3, [pc, #472]	; (800218c <MX_GPIO_Init+0x280>)
 8001fb4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001fb6:	4a75      	ldr	r2, [pc, #468]	; (800218c <MX_GPIO_Init+0x280>)
 8001fb8:	f043 0320 	orr.w	r3, r3, #32
 8001fbc:	6313      	str	r3, [r2, #48]	; 0x30
 8001fbe:	4b73      	ldr	r3, [pc, #460]	; (800218c <MX_GPIO_Init+0x280>)
 8001fc0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001fc2:	f003 0320 	and.w	r3, r3, #32
 8001fc6:	60fb      	str	r3, [r7, #12]
 8001fc8:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8001fca:	2300      	movs	r3, #0
 8001fcc:	60bb      	str	r3, [r7, #8]
 8001fce:	4b6f      	ldr	r3, [pc, #444]	; (800218c <MX_GPIO_Init+0x280>)
 8001fd0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001fd2:	4a6e      	ldr	r2, [pc, #440]	; (800218c <MX_GPIO_Init+0x280>)
 8001fd4:	f043 0308 	orr.w	r3, r3, #8
 8001fd8:	6313      	str	r3, [r2, #48]	; 0x30
 8001fda:	4b6c      	ldr	r3, [pc, #432]	; (800218c <MX_GPIO_Init+0x280>)
 8001fdc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001fde:	f003 0308 	and.w	r3, r3, #8
 8001fe2:	60bb      	str	r3, [r7, #8]
 8001fe4:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOG_CLK_ENABLE();
 8001fe6:	2300      	movs	r3, #0
 8001fe8:	607b      	str	r3, [r7, #4]
 8001fea:	4b68      	ldr	r3, [pc, #416]	; (800218c <MX_GPIO_Init+0x280>)
 8001fec:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001fee:	4a67      	ldr	r2, [pc, #412]	; (800218c <MX_GPIO_Init+0x280>)
 8001ff0:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8001ff4:	6313      	str	r3, [r2, #48]	; 0x30
 8001ff6:	4b65      	ldr	r3, [pc, #404]	; (800218c <MX_GPIO_Init+0x280>)
 8001ff8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001ffa:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8001ffe:	607b      	str	r3, [r7, #4]
 8002000:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(DHT11_GPIO_Port, DHT11_Pin, GPIO_PIN_RESET);
 8002002:	2200      	movs	r2, #0
 8002004:	2101      	movs	r1, #1
 8002006:	4862      	ldr	r0, [pc, #392]	; (8002190 <MX_GPIO_Init+0x284>)
 8002008:	f002 ff58 	bl	8004ebc <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, LD1_Pin|FND_A_Pin|FND_B_Pin|FND_G_Pin
 800200c:	2200      	movs	r2, #0
 800200e:	f24d 01ff 	movw	r1, #53503	; 0xd0ff
 8002012:	4860      	ldr	r0, [pc, #384]	; (8002194 <MX_GPIO_Init+0x288>)
 8002014:	f002 ff52 	bl	8004ebc <HAL_GPIO_WritePin>
                          |LD3_Pin|FND_DP_Pin|FND_C_Pin|FND_D_Pin
                          |FND_E_Pin|FND_F_Pin|LD2_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(ULTRASONIC_TRIGGER_GPIO_Port, ULTRASONIC_TRIGGER_Pin, GPIO_PIN_RESET);
 8002018:	2200      	movs	r2, #0
 800201a:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 800201e:	485e      	ldr	r0, [pc, #376]	; (8002198 <MX_GPIO_Init+0x28c>)
 8002020:	f002 ff4c 	bl	8004ebc <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOE, IN1_DCMOTOR_Pin|IN2_DCMOTOR_Pin|FAN_ROTATE_DERECTION_LED_Pin, GPIO_PIN_RESET);
 8002024:	2200      	movs	r2, #0
 8002026:	f44f 510c 	mov.w	r1, #8960	; 0x2300
 800202a:	485c      	ldr	r0, [pc, #368]	; (800219c <MX_GPIO_Init+0x290>)
 800202c:	f002 ff46 	bl	8004ebc <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(USB_PowerSwitchOn_GPIO_Port, USB_PowerSwitchOn_Pin, GPIO_PIN_RESET);
 8002030:	2200      	movs	r2, #0
 8002032:	2140      	movs	r1, #64	; 0x40
 8002034:	485a      	ldr	r0, [pc, #360]	; (80021a0 <MX_GPIO_Init+0x294>)
 8002036:	f002 ff41 	bl	8004ebc <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, FND_D1_Pin|FND_D2_Pin|FND_D3_Pin|FND_D4_Pin, GPIO_PIN_RESET);
 800203a:	2200      	movs	r2, #0
 800203c:	f44f 6170 	mov.w	r1, #3840	; 0xf00
 8002040:	4858      	ldr	r0, [pc, #352]	; (80021a4 <MX_GPIO_Init+0x298>)
 8002042:	f002 ff3b 	bl	8004ebc <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOD, LEDBAR0_Pin|LEDBAR1_Pin|LEDBAR2_Pin|LEDBAR3_Pin
 8002046:	2200      	movs	r2, #0
 8002048:	21ff      	movs	r1, #255	; 0xff
 800204a:	4857      	ldr	r0, [pc, #348]	; (80021a8 <MX_GPIO_Init+0x29c>)
 800204c:	f002 ff36 	bl	8004ebc <HAL_GPIO_WritePin>
                          |LEDBAR4_Pin|LEDBAR5_Pin|LEDBAR6_Pin|LEDBAR7_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin : USER_Btn_Pin */
  GPIO_InitStruct.Pin = USER_Btn_Pin;
 8002050:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8002054:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8002056:	f44f 1388 	mov.w	r3, #1114112	; 0x110000
 800205a:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800205c:	2300      	movs	r3, #0
 800205e:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(USER_Btn_GPIO_Port, &GPIO_InitStruct);
 8002060:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8002064:	4619      	mov	r1, r3
 8002066:	484f      	ldr	r0, [pc, #316]	; (80021a4 <MX_GPIO_Init+0x298>)
 8002068:	f002 fd64 	bl	8004b34 <HAL_GPIO_Init>

  /*Configure GPIO pin : DHT11_Pin */
  GPIO_InitStruct.Pin = DHT11_Pin;
 800206c:	2301      	movs	r3, #1
 800206e:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002070:	2301      	movs	r3, #1
 8002072:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002074:	2300      	movs	r3, #0
 8002076:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002078:	2300      	movs	r3, #0
 800207a:	633b      	str	r3, [r7, #48]	; 0x30
  HAL_GPIO_Init(DHT11_GPIO_Port, &GPIO_InitStruct);
 800207c:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8002080:	4619      	mov	r1, r3
 8002082:	4843      	ldr	r0, [pc, #268]	; (8002190 <MX_GPIO_Init+0x284>)
 8002084:	f002 fd56 	bl	8004b34 <HAL_GPIO_Init>

  /*Configure GPIO pins : LD1_Pin FND_A_Pin FND_B_Pin FND_G_Pin
                           LD3_Pin FND_DP_Pin FND_C_Pin FND_D_Pin
                           FND_E_Pin FND_F_Pin LD2_Pin */
  GPIO_InitStruct.Pin = LD1_Pin|FND_A_Pin|FND_B_Pin|FND_G_Pin
 8002088:	f24d 03ff 	movw	r3, #53503	; 0xd0ff
 800208c:	627b      	str	r3, [r7, #36]	; 0x24
                          |LD3_Pin|FND_DP_Pin|FND_C_Pin|FND_D_Pin
                          |FND_E_Pin|FND_F_Pin|LD2_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800208e:	2301      	movs	r3, #1
 8002090:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002092:	2300      	movs	r3, #0
 8002094:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002096:	2300      	movs	r3, #0
 8002098:	633b      	str	r3, [r7, #48]	; 0x30
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800209a:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800209e:	4619      	mov	r1, r3
 80020a0:	483c      	ldr	r0, [pc, #240]	; (8002194 <MX_GPIO_Init+0x288>)
 80020a2:	f002 fd47 	bl	8004b34 <HAL_GPIO_Init>

  /*Configure GPIO pin : ULTRASONIC_TRIGGER_Pin */
  GPIO_InitStruct.Pin = ULTRASONIC_TRIGGER_Pin;
 80020a6:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80020aa:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80020ac:	2301      	movs	r3, #1
 80020ae:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80020b0:	2300      	movs	r3, #0
 80020b2:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80020b4:	2300      	movs	r3, #0
 80020b6:	633b      	str	r3, [r7, #48]	; 0x30
  HAL_GPIO_Init(ULTRASONIC_TRIGGER_GPIO_Port, &GPIO_InitStruct);
 80020b8:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80020bc:	4619      	mov	r1, r3
 80020be:	4836      	ldr	r0, [pc, #216]	; (8002198 <MX_GPIO_Init+0x28c>)
 80020c0:	f002 fd38 	bl	8004b34 <HAL_GPIO_Init>

  /*Configure GPIO pins : IN1_DCMOTOR_Pin IN2_DCMOTOR_Pin FAN_ROTATE_DERECTION_LED_Pin */
  GPIO_InitStruct.Pin = IN1_DCMOTOR_Pin|IN2_DCMOTOR_Pin|FAN_ROTATE_DERECTION_LED_Pin;
 80020c4:	f44f 530c 	mov.w	r3, #8960	; 0x2300
 80020c8:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80020ca:	2301      	movs	r3, #1
 80020cc:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80020ce:	2300      	movs	r3, #0
 80020d0:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80020d2:	2300      	movs	r3, #0
 80020d4:	633b      	str	r3, [r7, #48]	; 0x30
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 80020d6:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80020da:	4619      	mov	r1, r3
 80020dc:	482f      	ldr	r0, [pc, #188]	; (800219c <MX_GPIO_Init+0x290>)
 80020de:	f002 fd29 	bl	8004b34 <HAL_GPIO_Init>

  /*Configure GPIO pins : BUTTON3_Pin BUTTON2_Pin BUTTON1_Pin BUTTON0_Pin */
  GPIO_InitStruct.Pin = BUTTON3_Pin|BUTTON2_Pin|BUTTON1_Pin|BUTTON0_Pin;
 80020e2:	f44f 4354 	mov.w	r3, #54272	; 0xd400
 80020e6:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80020e8:	2300      	movs	r3, #0
 80020ea:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80020ec:	2300      	movs	r3, #0
 80020ee:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 80020f0:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80020f4:	4619      	mov	r1, r3
 80020f6:	4829      	ldr	r0, [pc, #164]	; (800219c <MX_GPIO_Init+0x290>)
 80020f8:	f002 fd1c 	bl	8004b34 <HAL_GPIO_Init>

  /*Configure GPIO pin : BUTTON4_Pin */
  GPIO_InitStruct.Pin = BUTTON4_Pin;
 80020fc:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8002100:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8002102:	2300      	movs	r3, #0
 8002104:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002106:	2300      	movs	r3, #0
 8002108:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(BUTTON4_GPIO_Port, &GPIO_InitStruct);
 800210a:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800210e:	4619      	mov	r1, r3
 8002110:	4820      	ldr	r0, [pc, #128]	; (8002194 <MX_GPIO_Init+0x288>)
 8002112:	f002 fd0f 	bl	8004b34 <HAL_GPIO_Init>

  /*Configure GPIO pin : USB_PowerSwitchOn_Pin */
  GPIO_InitStruct.Pin = USB_PowerSwitchOn_Pin;
 8002116:	2340      	movs	r3, #64	; 0x40
 8002118:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800211a:	2301      	movs	r3, #1
 800211c:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800211e:	2300      	movs	r3, #0
 8002120:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002122:	2300      	movs	r3, #0
 8002124:	633b      	str	r3, [r7, #48]	; 0x30
  HAL_GPIO_Init(USB_PowerSwitchOn_GPIO_Port, &GPIO_InitStruct);
 8002126:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800212a:	4619      	mov	r1, r3
 800212c:	481c      	ldr	r0, [pc, #112]	; (80021a0 <MX_GPIO_Init+0x294>)
 800212e:	f002 fd01 	bl	8004b34 <HAL_GPIO_Init>

  /*Configure GPIO pin : USB_OverCurrent_Pin */
  GPIO_InitStruct.Pin = USB_OverCurrent_Pin;
 8002132:	2380      	movs	r3, #128	; 0x80
 8002134:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8002136:	2300      	movs	r3, #0
 8002138:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800213a:	2300      	movs	r3, #0
 800213c:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(USB_OverCurrent_GPIO_Port, &GPIO_InitStruct);
 800213e:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8002142:	4619      	mov	r1, r3
 8002144:	4816      	ldr	r0, [pc, #88]	; (80021a0 <MX_GPIO_Init+0x294>)
 8002146:	f002 fcf5 	bl	8004b34 <HAL_GPIO_Init>

  /*Configure GPIO pins : FND_D1_Pin FND_D2_Pin FND_D3_Pin FND_D4_Pin */
  GPIO_InitStruct.Pin = FND_D1_Pin|FND_D2_Pin|FND_D3_Pin|FND_D4_Pin;
 800214a:	f44f 6370 	mov.w	r3, #3840	; 0xf00
 800214e:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002150:	2301      	movs	r3, #1
 8002152:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002154:	2300      	movs	r3, #0
 8002156:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002158:	2300      	movs	r3, #0
 800215a:	633b      	str	r3, [r7, #48]	; 0x30
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800215c:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8002160:	4619      	mov	r1, r3
 8002162:	4810      	ldr	r0, [pc, #64]	; (80021a4 <MX_GPIO_Init+0x298>)
 8002164:	f002 fce6 	bl	8004b34 <HAL_GPIO_Init>

  /*Configure GPIO pins : LEDBAR0_Pin LEDBAR1_Pin LEDBAR2_Pin LEDBAR3_Pin
                           LEDBAR4_Pin LEDBAR5_Pin LEDBAR6_Pin LEDBAR7_Pin */
  GPIO_InitStruct.Pin = LEDBAR0_Pin|LEDBAR1_Pin|LEDBAR2_Pin|LEDBAR3_Pin
 8002168:	23ff      	movs	r3, #255	; 0xff
 800216a:	627b      	str	r3, [r7, #36]	; 0x24
                          |LEDBAR4_Pin|LEDBAR5_Pin|LEDBAR6_Pin|LEDBAR7_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800216c:	2301      	movs	r3, #1
 800216e:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002170:	2300      	movs	r3, #0
 8002172:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002174:	2300      	movs	r3, #0
 8002176:	633b      	str	r3, [r7, #48]	; 0x30
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8002178:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800217c:	4619      	mov	r1, r3
 800217e:	480a      	ldr	r0, [pc, #40]	; (80021a8 <MX_GPIO_Init+0x29c>)
 8002180:	f002 fcd8 	bl	8004b34 <HAL_GPIO_Init>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 8002184:	bf00      	nop
 8002186:	3738      	adds	r7, #56	; 0x38
 8002188:	46bd      	mov	sp, r7
 800218a:	bd80      	pop	{r7, pc}
 800218c:	40023800 	.word	0x40023800
 8002190:	40020000 	.word	0x40020000
 8002194:	40020400 	.word	0x40020400
 8002198:	40021400 	.word	0x40021400
 800219c:	40021000 	.word	0x40021000
 80021a0:	40021800 	.word	0x40021800
 80021a4:	40020800 	.word	0x40020800
 80021a8:	40020c00 	.word	0x40020c00

080021ac <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80021ac:	b480      	push	{r7}
 80021ae:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80021b0:	b672      	cpsid	i
}
 80021b2:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80021b4:	e7fe      	b.n	80021b4 <Error_Handler+0x8>
	...

080021b8 <open_WashingMachine_Lid>:
	// 서보모터 데이터 시트에서 1.5ms동안 유지되는 high 신호는 90도 회전으로 본다. ==> 0.00002 * 75개
	// 서보모터 데이터 시트에서 1ms동안 유지되는 high 신호는 0도 회전으로 본다. ==> 0.00002 * 50개
}

void open_WashingMachine_Lid(void)
{
 80021b8:	b480      	push	{r7}
 80021ba:	af00      	add	r7, sp, #0
	__HAL_TIM_SET_COMPARE(&htim2, TIM_CHANNEL_1, 50);
 80021bc:	4b04      	ldr	r3, [pc, #16]	; (80021d0 <open_WashingMachine_Lid+0x18>)
 80021be:	681b      	ldr	r3, [r3, #0]
 80021c0:	2232      	movs	r2, #50	; 0x32
 80021c2:	635a      	str	r2, [r3, #52]	; 0x34
}
 80021c4:	bf00      	nop
 80021c6:	46bd      	mov	sp, r7
 80021c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021cc:	4770      	bx	lr
 80021ce:	bf00      	nop
 80021d0:	20000464 	.word	0x20000464

080021d4 <close_WashingMachine_Lid>:

void close_WashingMachine_Lid(void)
{
 80021d4:	b480      	push	{r7}
 80021d6:	af00      	add	r7, sp, #0
	__HAL_TIM_SET_COMPARE(&htim2, TIM_CHANNEL_1, 100);
 80021d8:	4b04      	ldr	r3, [pc, #16]	; (80021ec <close_WashingMachine_Lid+0x18>)
 80021da:	681b      	ldr	r3, [r3, #0]
 80021dc:	2264      	movs	r2, #100	; 0x64
 80021de:	635a      	str	r2, [r3, #52]	; 0x34
}
 80021e0:	bf00      	nop
 80021e2:	46bd      	mov	sp, r7
 80021e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021e8:	4770      	bx	lr
 80021ea:	bf00      	nop
 80021ec:	20000464 	.word	0x20000464

080021f0 <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                                                                                /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80021f0:	b480      	push	{r7}
 80021f2:	b083      	sub	sp, #12
 80021f4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80021f6:	2300      	movs	r3, #0
 80021f8:	607b      	str	r3, [r7, #4]
 80021fa:	4b10      	ldr	r3, [pc, #64]	; (800223c <HAL_MspInit+0x4c>)
 80021fc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80021fe:	4a0f      	ldr	r2, [pc, #60]	; (800223c <HAL_MspInit+0x4c>)
 8002200:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8002204:	6453      	str	r3, [r2, #68]	; 0x44
 8002206:	4b0d      	ldr	r3, [pc, #52]	; (800223c <HAL_MspInit+0x4c>)
 8002208:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800220a:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800220e:	607b      	str	r3, [r7, #4]
 8002210:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8002212:	2300      	movs	r3, #0
 8002214:	603b      	str	r3, [r7, #0]
 8002216:	4b09      	ldr	r3, [pc, #36]	; (800223c <HAL_MspInit+0x4c>)
 8002218:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800221a:	4a08      	ldr	r2, [pc, #32]	; (800223c <HAL_MspInit+0x4c>)
 800221c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002220:	6413      	str	r3, [r2, #64]	; 0x40
 8002222:	4b06      	ldr	r3, [pc, #24]	; (800223c <HAL_MspInit+0x4c>)
 8002224:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002226:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800222a:	603b      	str	r3, [r7, #0]
 800222c:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800222e:	bf00      	nop
 8002230:	370c      	adds	r7, #12
 8002232:	46bd      	mov	sp, r7
 8002234:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002238:	4770      	bx	lr
 800223a:	bf00      	nop
 800223c:	40023800 	.word	0x40023800

08002240 <HAL_ETH_MspInit>:
* This function configures the hardware resources used in this example
* @param heth: ETH handle pointer
* @retval None
*/
void HAL_ETH_MspInit(ETH_HandleTypeDef* heth)
{
 8002240:	b580      	push	{r7, lr}
 8002242:	b08e      	sub	sp, #56	; 0x38
 8002244:	af00      	add	r7, sp, #0
 8002246:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002248:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800224c:	2200      	movs	r2, #0
 800224e:	601a      	str	r2, [r3, #0]
 8002250:	605a      	str	r2, [r3, #4]
 8002252:	609a      	str	r2, [r3, #8]
 8002254:	60da      	str	r2, [r3, #12]
 8002256:	611a      	str	r2, [r3, #16]
  if(heth->Instance==ETH)
 8002258:	687b      	ldr	r3, [r7, #4]
 800225a:	681b      	ldr	r3, [r3, #0]
 800225c:	4a55      	ldr	r2, [pc, #340]	; (80023b4 <HAL_ETH_MspInit+0x174>)
 800225e:	4293      	cmp	r3, r2
 8002260:	f040 80a4 	bne.w	80023ac <HAL_ETH_MspInit+0x16c>
  {
  /* USER CODE BEGIN ETH_MspInit 0 */

  /* USER CODE END ETH_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ETH_CLK_ENABLE();
 8002264:	2300      	movs	r3, #0
 8002266:	623b      	str	r3, [r7, #32]
 8002268:	4b53      	ldr	r3, [pc, #332]	; (80023b8 <HAL_ETH_MspInit+0x178>)
 800226a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800226c:	4a52      	ldr	r2, [pc, #328]	; (80023b8 <HAL_ETH_MspInit+0x178>)
 800226e:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 8002272:	6313      	str	r3, [r2, #48]	; 0x30
 8002274:	4b50      	ldr	r3, [pc, #320]	; (80023b8 <HAL_ETH_MspInit+0x178>)
 8002276:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002278:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800227c:	623b      	str	r3, [r7, #32]
 800227e:	6a3b      	ldr	r3, [r7, #32]
 8002280:	2300      	movs	r3, #0
 8002282:	61fb      	str	r3, [r7, #28]
 8002284:	4b4c      	ldr	r3, [pc, #304]	; (80023b8 <HAL_ETH_MspInit+0x178>)
 8002286:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002288:	4a4b      	ldr	r2, [pc, #300]	; (80023b8 <HAL_ETH_MspInit+0x178>)
 800228a:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 800228e:	6313      	str	r3, [r2, #48]	; 0x30
 8002290:	4b49      	ldr	r3, [pc, #292]	; (80023b8 <HAL_ETH_MspInit+0x178>)
 8002292:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002294:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 8002298:	61fb      	str	r3, [r7, #28]
 800229a:	69fb      	ldr	r3, [r7, #28]
 800229c:	2300      	movs	r3, #0
 800229e:	61bb      	str	r3, [r7, #24]
 80022a0:	4b45      	ldr	r3, [pc, #276]	; (80023b8 <HAL_ETH_MspInit+0x178>)
 80022a2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80022a4:	4a44      	ldr	r2, [pc, #272]	; (80023b8 <HAL_ETH_MspInit+0x178>)
 80022a6:	f043 6300 	orr.w	r3, r3, #134217728	; 0x8000000
 80022aa:	6313      	str	r3, [r2, #48]	; 0x30
 80022ac:	4b42      	ldr	r3, [pc, #264]	; (80023b8 <HAL_ETH_MspInit+0x178>)
 80022ae:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80022b0:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 80022b4:	61bb      	str	r3, [r7, #24]
 80022b6:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 80022b8:	2300      	movs	r3, #0
 80022ba:	617b      	str	r3, [r7, #20]
 80022bc:	4b3e      	ldr	r3, [pc, #248]	; (80023b8 <HAL_ETH_MspInit+0x178>)
 80022be:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80022c0:	4a3d      	ldr	r2, [pc, #244]	; (80023b8 <HAL_ETH_MspInit+0x178>)
 80022c2:	f043 0304 	orr.w	r3, r3, #4
 80022c6:	6313      	str	r3, [r2, #48]	; 0x30
 80022c8:	4b3b      	ldr	r3, [pc, #236]	; (80023b8 <HAL_ETH_MspInit+0x178>)
 80022ca:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80022cc:	f003 0304 	and.w	r3, r3, #4
 80022d0:	617b      	str	r3, [r7, #20]
 80022d2:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80022d4:	2300      	movs	r3, #0
 80022d6:	613b      	str	r3, [r7, #16]
 80022d8:	4b37      	ldr	r3, [pc, #220]	; (80023b8 <HAL_ETH_MspInit+0x178>)
 80022da:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80022dc:	4a36      	ldr	r2, [pc, #216]	; (80023b8 <HAL_ETH_MspInit+0x178>)
 80022de:	f043 0301 	orr.w	r3, r3, #1
 80022e2:	6313      	str	r3, [r2, #48]	; 0x30
 80022e4:	4b34      	ldr	r3, [pc, #208]	; (80023b8 <HAL_ETH_MspInit+0x178>)
 80022e6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80022e8:	f003 0301 	and.w	r3, r3, #1
 80022ec:	613b      	str	r3, [r7, #16]
 80022ee:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80022f0:	2300      	movs	r3, #0
 80022f2:	60fb      	str	r3, [r7, #12]
 80022f4:	4b30      	ldr	r3, [pc, #192]	; (80023b8 <HAL_ETH_MspInit+0x178>)
 80022f6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80022f8:	4a2f      	ldr	r2, [pc, #188]	; (80023b8 <HAL_ETH_MspInit+0x178>)
 80022fa:	f043 0302 	orr.w	r3, r3, #2
 80022fe:	6313      	str	r3, [r2, #48]	; 0x30
 8002300:	4b2d      	ldr	r3, [pc, #180]	; (80023b8 <HAL_ETH_MspInit+0x178>)
 8002302:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002304:	f003 0302 	and.w	r3, r3, #2
 8002308:	60fb      	str	r3, [r7, #12]
 800230a:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOG_CLK_ENABLE();
 800230c:	2300      	movs	r3, #0
 800230e:	60bb      	str	r3, [r7, #8]
 8002310:	4b29      	ldr	r3, [pc, #164]	; (80023b8 <HAL_ETH_MspInit+0x178>)
 8002312:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002314:	4a28      	ldr	r2, [pc, #160]	; (80023b8 <HAL_ETH_MspInit+0x178>)
 8002316:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800231a:	6313      	str	r3, [r2, #48]	; 0x30
 800231c:	4b26      	ldr	r3, [pc, #152]	; (80023b8 <HAL_ETH_MspInit+0x178>)
 800231e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002320:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002324:	60bb      	str	r3, [r7, #8]
 8002326:	68bb      	ldr	r3, [r7, #8]
    PC5     ------> ETH_RXD1
    PB13     ------> ETH_TXD1
    PG11     ------> ETH_TX_EN
    PG13     ------> ETH_TXD0
    */
    GPIO_InitStruct.Pin = RMII_MDC_Pin|RMII_RXD0_Pin|RMII_RXD1_Pin;
 8002328:	2332      	movs	r3, #50	; 0x32
 800232a:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800232c:	2302      	movs	r3, #2
 800232e:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002330:	2300      	movs	r3, #0
 8002332:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002334:	2303      	movs	r3, #3
 8002336:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 8002338:	230b      	movs	r3, #11
 800233a:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800233c:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8002340:	4619      	mov	r1, r3
 8002342:	481e      	ldr	r0, [pc, #120]	; (80023bc <HAL_ETH_MspInit+0x17c>)
 8002344:	f002 fbf6 	bl	8004b34 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = RMII_REF_CLK_Pin|RMII_MDIO_Pin|RMII_CRS_DV_Pin;
 8002348:	2386      	movs	r3, #134	; 0x86
 800234a:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800234c:	2302      	movs	r3, #2
 800234e:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002350:	2300      	movs	r3, #0
 8002352:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002354:	2303      	movs	r3, #3
 8002356:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 8002358:	230b      	movs	r3, #11
 800235a:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800235c:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8002360:	4619      	mov	r1, r3
 8002362:	4817      	ldr	r0, [pc, #92]	; (80023c0 <HAL_ETH_MspInit+0x180>)
 8002364:	f002 fbe6 	bl	8004b34 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = RMII_TXD1_Pin;
 8002368:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 800236c:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800236e:	2302      	movs	r3, #2
 8002370:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002372:	2300      	movs	r3, #0
 8002374:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002376:	2303      	movs	r3, #3
 8002378:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 800237a:	230b      	movs	r3, #11
 800237c:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(RMII_TXD1_GPIO_Port, &GPIO_InitStruct);
 800237e:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8002382:	4619      	mov	r1, r3
 8002384:	480f      	ldr	r0, [pc, #60]	; (80023c4 <HAL_ETH_MspInit+0x184>)
 8002386:	f002 fbd5 	bl	8004b34 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = RMII_TX_EN_Pin|RMII_TXD0_Pin;
 800238a:	f44f 5320 	mov.w	r3, #10240	; 0x2800
 800238e:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002390:	2302      	movs	r3, #2
 8002392:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002394:	2300      	movs	r3, #0
 8002396:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002398:	2303      	movs	r3, #3
 800239a:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 800239c:	230b      	movs	r3, #11
 800239e:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 80023a0:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80023a4:	4619      	mov	r1, r3
 80023a6:	4808      	ldr	r0, [pc, #32]	; (80023c8 <HAL_ETH_MspInit+0x188>)
 80023a8:	f002 fbc4 	bl	8004b34 <HAL_GPIO_Init>
  /* USER CODE BEGIN ETH_MspInit 1 */

  /* USER CODE END ETH_MspInit 1 */
  }

}
 80023ac:	bf00      	nop
 80023ae:	3738      	adds	r7, #56	; 0x38
 80023b0:	46bd      	mov	sp, r7
 80023b2:	bd80      	pop	{r7, pc}
 80023b4:	40028000 	.word	0x40028000
 80023b8:	40023800 	.word	0x40023800
 80023bc:	40020800 	.word	0x40020800
 80023c0:	40020000 	.word	0x40020000
 80023c4:	40020400 	.word	0x40020400
 80023c8:	40021800 	.word	0x40021800

080023cc <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 80023cc:	b580      	push	{r7, lr}
 80023ce:	b08a      	sub	sp, #40	; 0x28
 80023d0:	af00      	add	r7, sp, #0
 80023d2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80023d4:	f107 0314 	add.w	r3, r7, #20
 80023d8:	2200      	movs	r2, #0
 80023da:	601a      	str	r2, [r3, #0]
 80023dc:	605a      	str	r2, [r3, #4]
 80023de:	609a      	str	r2, [r3, #8]
 80023e0:	60da      	str	r2, [r3, #12]
 80023e2:	611a      	str	r2, [r3, #16]
  if(hi2c->Instance==I2C1)
 80023e4:	687b      	ldr	r3, [r7, #4]
 80023e6:	681b      	ldr	r3, [r3, #0]
 80023e8:	4a19      	ldr	r2, [pc, #100]	; (8002450 <HAL_I2C_MspInit+0x84>)
 80023ea:	4293      	cmp	r3, r2
 80023ec:	d12c      	bne.n	8002448 <HAL_I2C_MspInit+0x7c>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 80023ee:	2300      	movs	r3, #0
 80023f0:	613b      	str	r3, [r7, #16]
 80023f2:	4b18      	ldr	r3, [pc, #96]	; (8002454 <HAL_I2C_MspInit+0x88>)
 80023f4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80023f6:	4a17      	ldr	r2, [pc, #92]	; (8002454 <HAL_I2C_MspInit+0x88>)
 80023f8:	f043 0302 	orr.w	r3, r3, #2
 80023fc:	6313      	str	r3, [r2, #48]	; 0x30
 80023fe:	4b15      	ldr	r3, [pc, #84]	; (8002454 <HAL_I2C_MspInit+0x88>)
 8002400:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002402:	f003 0302 	and.w	r3, r3, #2
 8002406:	613b      	str	r3, [r7, #16]
 8002408:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration
    PB8     ------> I2C1_SCL
    PB9     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 800240a:	f44f 7340 	mov.w	r3, #768	; 0x300
 800240e:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8002410:	2312      	movs	r3, #18
 8002412:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002414:	2300      	movs	r3, #0
 8002416:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002418:	2303      	movs	r3, #3
 800241a:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 800241c:	2304      	movs	r3, #4
 800241e:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002420:	f107 0314 	add.w	r3, r7, #20
 8002424:	4619      	mov	r1, r3
 8002426:	480c      	ldr	r0, [pc, #48]	; (8002458 <HAL_I2C_MspInit+0x8c>)
 8002428:	f002 fb84 	bl	8004b34 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 800242c:	2300      	movs	r3, #0
 800242e:	60fb      	str	r3, [r7, #12]
 8002430:	4b08      	ldr	r3, [pc, #32]	; (8002454 <HAL_I2C_MspInit+0x88>)
 8002432:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002434:	4a07      	ldr	r2, [pc, #28]	; (8002454 <HAL_I2C_MspInit+0x88>)
 8002436:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 800243a:	6413      	str	r3, [r2, #64]	; 0x40
 800243c:	4b05      	ldr	r3, [pc, #20]	; (8002454 <HAL_I2C_MspInit+0x88>)
 800243e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002440:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8002444:	60fb      	str	r3, [r7, #12]
 8002446:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }

}
 8002448:	bf00      	nop
 800244a:	3728      	adds	r7, #40	; 0x28
 800244c:	46bd      	mov	sp, r7
 800244e:	bd80      	pop	{r7, pc}
 8002450:	40005400 	.word	0x40005400
 8002454:	40023800 	.word	0x40023800
 8002458:	40020400 	.word	0x40020400

0800245c <HAL_RTC_MspInit>:
* This function configures the hardware resources used in this example
* @param hrtc: RTC handle pointer
* @retval None
*/
void HAL_RTC_MspInit(RTC_HandleTypeDef* hrtc)
{
 800245c:	b580      	push	{r7, lr}
 800245e:	b08e      	sub	sp, #56	; 0x38
 8002460:	af00      	add	r7, sp, #0
 8002462:	6078      	str	r0, [r7, #4]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8002464:	f107 0308 	add.w	r3, r7, #8
 8002468:	2230      	movs	r2, #48	; 0x30
 800246a:	2100      	movs	r1, #0
 800246c:	4618      	mov	r0, r3
 800246e:	f007 fcdd 	bl	8009e2c <memset>
  if(hrtc->Instance==RTC)
 8002472:	687b      	ldr	r3, [r7, #4]
 8002474:	681b      	ldr	r3, [r3, #0]
 8002476:	4a0c      	ldr	r2, [pc, #48]	; (80024a8 <HAL_RTC_MspInit+0x4c>)
 8002478:	4293      	cmp	r3, r2
 800247a:	d111      	bne.n	80024a0 <HAL_RTC_MspInit+0x44>

  /* USER CODE END RTC_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_RTC;
 800247c:	2320      	movs	r3, #32
 800247e:	60bb      	str	r3, [r7, #8]
    PeriphClkInitStruct.RTCClockSelection = RCC_RTCCLKSOURCE_LSI;
 8002480:	f44f 7300 	mov.w	r3, #512	; 0x200
 8002484:	633b      	str	r3, [r7, #48]	; 0x30
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8002486:	f107 0308 	add.w	r3, r7, #8
 800248a:	4618      	mov	r0, r3
 800248c:	f003 ffac 	bl	80063e8 <HAL_RCCEx_PeriphCLKConfig>
 8002490:	4603      	mov	r3, r0
 8002492:	2b00      	cmp	r3, #0
 8002494:	d001      	beq.n	800249a <HAL_RTC_MspInit+0x3e>
    {
      Error_Handler();
 8002496:	f7ff fe89 	bl	80021ac <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_RTC_ENABLE();
 800249a:	4b04      	ldr	r3, [pc, #16]	; (80024ac <HAL_RTC_MspInit+0x50>)
 800249c:	2201      	movs	r2, #1
 800249e:	601a      	str	r2, [r3, #0]
  /* USER CODE BEGIN RTC_MspInit 1 */

  /* USER CODE END RTC_MspInit 1 */
  }

}
 80024a0:	bf00      	nop
 80024a2:	3738      	adds	r7, #56	; 0x38
 80024a4:	46bd      	mov	sp, r7
 80024a6:	bd80      	pop	{r7, pc}
 80024a8:	40002800 	.word	0x40002800
 80024ac:	42470e3c 	.word	0x42470e3c

080024b0 <HAL_TIM_PWM_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_pwm: TIM_PWM handle pointer
* @retval None
*/
void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef* htim_pwm)
{
 80024b0:	b580      	push	{r7, lr}
 80024b2:	b084      	sub	sp, #16
 80024b4:	af00      	add	r7, sp, #0
 80024b6:	6078      	str	r0, [r7, #4]
  if(htim_pwm->Instance==TIM2)
 80024b8:	687b      	ldr	r3, [r7, #4]
 80024ba:	681b      	ldr	r3, [r3, #0]
 80024bc:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80024c0:	d115      	bne.n	80024ee <HAL_TIM_PWM_MspInit+0x3e>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 80024c2:	2300      	movs	r3, #0
 80024c4:	60fb      	str	r3, [r7, #12]
 80024c6:	4b0c      	ldr	r3, [pc, #48]	; (80024f8 <HAL_TIM_PWM_MspInit+0x48>)
 80024c8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80024ca:	4a0b      	ldr	r2, [pc, #44]	; (80024f8 <HAL_TIM_PWM_MspInit+0x48>)
 80024cc:	f043 0301 	orr.w	r3, r3, #1
 80024d0:	6413      	str	r3, [r2, #64]	; 0x40
 80024d2:	4b09      	ldr	r3, [pc, #36]	; (80024f8 <HAL_TIM_PWM_MspInit+0x48>)
 80024d4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80024d6:	f003 0301 	and.w	r3, r3, #1
 80024da:	60fb      	str	r3, [r7, #12]
 80024dc:	68fb      	ldr	r3, [r7, #12]
    /* TIM2 interrupt Init */
    HAL_NVIC_SetPriority(TIM2_IRQn, 0, 0);
 80024de:	2200      	movs	r2, #0
 80024e0:	2100      	movs	r1, #0
 80024e2:	201c      	movs	r0, #28
 80024e4:	f001 ff35 	bl	8004352 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 80024e8:	201c      	movs	r0, #28
 80024ea:	f001 ff4e 	bl	800438a <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM2_MspInit 1 */

  /* USER CODE END TIM2_MspInit 1 */
  }

}
 80024ee:	bf00      	nop
 80024f0:	3710      	adds	r7, #16
 80024f2:	46bd      	mov	sp, r7
 80024f4:	bd80      	pop	{r7, pc}
 80024f6:	bf00      	nop
 80024f8:	40023800 	.word	0x40023800

080024fc <HAL_TIM_IC_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_ic: TIM_IC handle pointer
* @retval None
*/
void HAL_TIM_IC_MspInit(TIM_HandleTypeDef* htim_ic)
{
 80024fc:	b580      	push	{r7, lr}
 80024fe:	b08a      	sub	sp, #40	; 0x28
 8002500:	af00      	add	r7, sp, #0
 8002502:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002504:	f107 0314 	add.w	r3, r7, #20
 8002508:	2200      	movs	r2, #0
 800250a:	601a      	str	r2, [r3, #0]
 800250c:	605a      	str	r2, [r3, #4]
 800250e:	609a      	str	r2, [r3, #8]
 8002510:	60da      	str	r2, [r3, #12]
 8002512:	611a      	str	r2, [r3, #16]
  if(htim_ic->Instance==TIM3)
 8002514:	687b      	ldr	r3, [r7, #4]
 8002516:	681b      	ldr	r3, [r3, #0]
 8002518:	4a1d      	ldr	r2, [pc, #116]	; (8002590 <HAL_TIM_IC_MspInit+0x94>)
 800251a:	4293      	cmp	r3, r2
 800251c:	d133      	bne.n	8002586 <HAL_TIM_IC_MspInit+0x8a>
  {
  /* USER CODE BEGIN TIM3_MspInit 0 */

  /* USER CODE END TIM3_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM3_CLK_ENABLE();
 800251e:	2300      	movs	r3, #0
 8002520:	613b      	str	r3, [r7, #16]
 8002522:	4b1c      	ldr	r3, [pc, #112]	; (8002594 <HAL_TIM_IC_MspInit+0x98>)
 8002524:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002526:	4a1b      	ldr	r2, [pc, #108]	; (8002594 <HAL_TIM_IC_MspInit+0x98>)
 8002528:	f043 0302 	orr.w	r3, r3, #2
 800252c:	6413      	str	r3, [r2, #64]	; 0x40
 800252e:	4b19      	ldr	r3, [pc, #100]	; (8002594 <HAL_TIM_IC_MspInit+0x98>)
 8002530:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002532:	f003 0302 	and.w	r3, r3, #2
 8002536:	613b      	str	r3, [r7, #16]
 8002538:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800253a:	2300      	movs	r3, #0
 800253c:	60fb      	str	r3, [r7, #12]
 800253e:	4b15      	ldr	r3, [pc, #84]	; (8002594 <HAL_TIM_IC_MspInit+0x98>)
 8002540:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002542:	4a14      	ldr	r2, [pc, #80]	; (8002594 <HAL_TIM_IC_MspInit+0x98>)
 8002544:	f043 0301 	orr.w	r3, r3, #1
 8002548:	6313      	str	r3, [r2, #48]	; 0x30
 800254a:	4b12      	ldr	r3, [pc, #72]	; (8002594 <HAL_TIM_IC_MspInit+0x98>)
 800254c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800254e:	f003 0301 	and.w	r3, r3, #1
 8002552:	60fb      	str	r3, [r7, #12]
 8002554:	68fb      	ldr	r3, [r7, #12]
    /**TIM3 GPIO Configuration
    PA6     ------> TIM3_CH1
    */
    GPIO_InitStruct.Pin = ULTRASONIC_TIM3_CH1_Pin;
 8002556:	2340      	movs	r3, #64	; 0x40
 8002558:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800255a:	2302      	movs	r3, #2
 800255c:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800255e:	2300      	movs	r3, #0
 8002560:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002562:	2300      	movs	r3, #0
 8002564:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 8002566:	2302      	movs	r3, #2
 8002568:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(ULTRASONIC_TIM3_CH1_GPIO_Port, &GPIO_InitStruct);
 800256a:	f107 0314 	add.w	r3, r7, #20
 800256e:	4619      	mov	r1, r3
 8002570:	4809      	ldr	r0, [pc, #36]	; (8002598 <HAL_TIM_IC_MspInit+0x9c>)
 8002572:	f002 fadf 	bl	8004b34 <HAL_GPIO_Init>

    /* TIM3 interrupt Init */
    HAL_NVIC_SetPriority(TIM3_IRQn, 0, 0);
 8002576:	2200      	movs	r2, #0
 8002578:	2100      	movs	r1, #0
 800257a:	201d      	movs	r0, #29
 800257c:	f001 fee9 	bl	8004352 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM3_IRQn);
 8002580:	201d      	movs	r0, #29
 8002582:	f001 ff02 	bl	800438a <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM3_MspInit 1 */

  /* USER CODE END TIM3_MspInit 1 */
  }

}
 8002586:	bf00      	nop
 8002588:	3728      	adds	r7, #40	; 0x28
 800258a:	46bd      	mov	sp, r7
 800258c:	bd80      	pop	{r7, pc}
 800258e:	bf00      	nop
 8002590:	40000400 	.word	0x40000400
 8002594:	40023800 	.word	0x40023800
 8002598:	40020000 	.word	0x40020000

0800259c <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 800259c:	b580      	push	{r7, lr}
 800259e:	b088      	sub	sp, #32
 80025a0:	af00      	add	r7, sp, #0
 80025a2:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM4)
 80025a4:	687b      	ldr	r3, [r7, #4]
 80025a6:	681b      	ldr	r3, [r3, #0]
 80025a8:	4a42      	ldr	r2, [pc, #264]	; (80026b4 <HAL_TIM_Base_MspInit+0x118>)
 80025aa:	4293      	cmp	r3, r2
 80025ac:	d10e      	bne.n	80025cc <HAL_TIM_Base_MspInit+0x30>
  {
  /* USER CODE BEGIN TIM4_MspInit 0 */

  /* USER CODE END TIM4_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM4_CLK_ENABLE();
 80025ae:	2300      	movs	r3, #0
 80025b0:	61fb      	str	r3, [r7, #28]
 80025b2:	4b41      	ldr	r3, [pc, #260]	; (80026b8 <HAL_TIM_Base_MspInit+0x11c>)
 80025b4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80025b6:	4a40      	ldr	r2, [pc, #256]	; (80026b8 <HAL_TIM_Base_MspInit+0x11c>)
 80025b8:	f043 0304 	orr.w	r3, r3, #4
 80025bc:	6413      	str	r3, [r2, #64]	; 0x40
 80025be:	4b3e      	ldr	r3, [pc, #248]	; (80026b8 <HAL_TIM_Base_MspInit+0x11c>)
 80025c0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80025c2:	f003 0304 	and.w	r3, r3, #4
 80025c6:	61fb      	str	r3, [r7, #28]
 80025c8:	69fb      	ldr	r3, [r7, #28]
  /* USER CODE BEGIN TIM11_MspInit 1 */

  /* USER CODE END TIM11_MspInit 1 */
  }

}
 80025ca:	e06e      	b.n	80026aa <HAL_TIM_Base_MspInit+0x10e>
  else if(htim_base->Instance==TIM5)
 80025cc:	687b      	ldr	r3, [r7, #4]
 80025ce:	681b      	ldr	r3, [r3, #0]
 80025d0:	4a3a      	ldr	r2, [pc, #232]	; (80026bc <HAL_TIM_Base_MspInit+0x120>)
 80025d2:	4293      	cmp	r3, r2
 80025d4:	d116      	bne.n	8002604 <HAL_TIM_Base_MspInit+0x68>
    __HAL_RCC_TIM5_CLK_ENABLE();
 80025d6:	2300      	movs	r3, #0
 80025d8:	61bb      	str	r3, [r7, #24]
 80025da:	4b37      	ldr	r3, [pc, #220]	; (80026b8 <HAL_TIM_Base_MspInit+0x11c>)
 80025dc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80025de:	4a36      	ldr	r2, [pc, #216]	; (80026b8 <HAL_TIM_Base_MspInit+0x11c>)
 80025e0:	f043 0308 	orr.w	r3, r3, #8
 80025e4:	6413      	str	r3, [r2, #64]	; 0x40
 80025e6:	4b34      	ldr	r3, [pc, #208]	; (80026b8 <HAL_TIM_Base_MspInit+0x11c>)
 80025e8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80025ea:	f003 0308 	and.w	r3, r3, #8
 80025ee:	61bb      	str	r3, [r7, #24]
 80025f0:	69bb      	ldr	r3, [r7, #24]
    HAL_NVIC_SetPriority(TIM5_IRQn, 0, 0);
 80025f2:	2200      	movs	r2, #0
 80025f4:	2100      	movs	r1, #0
 80025f6:	2032      	movs	r0, #50	; 0x32
 80025f8:	f001 feab 	bl	8004352 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM5_IRQn);
 80025fc:	2032      	movs	r0, #50	; 0x32
 80025fe:	f001 fec4 	bl	800438a <HAL_NVIC_EnableIRQ>
}
 8002602:	e052      	b.n	80026aa <HAL_TIM_Base_MspInit+0x10e>
  else if(htim_base->Instance==TIM9)
 8002604:	687b      	ldr	r3, [r7, #4]
 8002606:	681b      	ldr	r3, [r3, #0]
 8002608:	4a2d      	ldr	r2, [pc, #180]	; (80026c0 <HAL_TIM_Base_MspInit+0x124>)
 800260a:	4293      	cmp	r3, r2
 800260c:	d116      	bne.n	800263c <HAL_TIM_Base_MspInit+0xa0>
    __HAL_RCC_TIM9_CLK_ENABLE();
 800260e:	2300      	movs	r3, #0
 8002610:	617b      	str	r3, [r7, #20]
 8002612:	4b29      	ldr	r3, [pc, #164]	; (80026b8 <HAL_TIM_Base_MspInit+0x11c>)
 8002614:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002616:	4a28      	ldr	r2, [pc, #160]	; (80026b8 <HAL_TIM_Base_MspInit+0x11c>)
 8002618:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800261c:	6453      	str	r3, [r2, #68]	; 0x44
 800261e:	4b26      	ldr	r3, [pc, #152]	; (80026b8 <HAL_TIM_Base_MspInit+0x11c>)
 8002620:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002622:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002626:	617b      	str	r3, [r7, #20]
 8002628:	697b      	ldr	r3, [r7, #20]
    HAL_NVIC_SetPriority(TIM1_BRK_TIM9_IRQn, 0, 0);
 800262a:	2200      	movs	r2, #0
 800262c:	2100      	movs	r1, #0
 800262e:	2018      	movs	r0, #24
 8002630:	f001 fe8f 	bl	8004352 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_BRK_TIM9_IRQn);
 8002634:	2018      	movs	r0, #24
 8002636:	f001 fea8 	bl	800438a <HAL_NVIC_EnableIRQ>
}
 800263a:	e036      	b.n	80026aa <HAL_TIM_Base_MspInit+0x10e>
  else if(htim_base->Instance==TIM10)
 800263c:	687b      	ldr	r3, [r7, #4]
 800263e:	681b      	ldr	r3, [r3, #0]
 8002640:	4a20      	ldr	r2, [pc, #128]	; (80026c4 <HAL_TIM_Base_MspInit+0x128>)
 8002642:	4293      	cmp	r3, r2
 8002644:	d116      	bne.n	8002674 <HAL_TIM_Base_MspInit+0xd8>
    __HAL_RCC_TIM10_CLK_ENABLE();
 8002646:	2300      	movs	r3, #0
 8002648:	613b      	str	r3, [r7, #16]
 800264a:	4b1b      	ldr	r3, [pc, #108]	; (80026b8 <HAL_TIM_Base_MspInit+0x11c>)
 800264c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800264e:	4a1a      	ldr	r2, [pc, #104]	; (80026b8 <HAL_TIM_Base_MspInit+0x11c>)
 8002650:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8002654:	6453      	str	r3, [r2, #68]	; 0x44
 8002656:	4b18      	ldr	r3, [pc, #96]	; (80026b8 <HAL_TIM_Base_MspInit+0x11c>)
 8002658:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800265a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800265e:	613b      	str	r3, [r7, #16]
 8002660:	693b      	ldr	r3, [r7, #16]
    HAL_NVIC_SetPriority(TIM1_UP_TIM10_IRQn, 0, 0);
 8002662:	2200      	movs	r2, #0
 8002664:	2100      	movs	r1, #0
 8002666:	2019      	movs	r0, #25
 8002668:	f001 fe73 	bl	8004352 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_UP_TIM10_IRQn);
 800266c:	2019      	movs	r0, #25
 800266e:	f001 fe8c 	bl	800438a <HAL_NVIC_EnableIRQ>
}
 8002672:	e01a      	b.n	80026aa <HAL_TIM_Base_MspInit+0x10e>
  else if(htim_base->Instance==TIM11)
 8002674:	687b      	ldr	r3, [r7, #4]
 8002676:	681b      	ldr	r3, [r3, #0]
 8002678:	4a13      	ldr	r2, [pc, #76]	; (80026c8 <HAL_TIM_Base_MspInit+0x12c>)
 800267a:	4293      	cmp	r3, r2
 800267c:	d115      	bne.n	80026aa <HAL_TIM_Base_MspInit+0x10e>
    __HAL_RCC_TIM11_CLK_ENABLE();
 800267e:	2300      	movs	r3, #0
 8002680:	60fb      	str	r3, [r7, #12]
 8002682:	4b0d      	ldr	r3, [pc, #52]	; (80026b8 <HAL_TIM_Base_MspInit+0x11c>)
 8002684:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002686:	4a0c      	ldr	r2, [pc, #48]	; (80026b8 <HAL_TIM_Base_MspInit+0x11c>)
 8002688:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 800268c:	6453      	str	r3, [r2, #68]	; 0x44
 800268e:	4b0a      	ldr	r3, [pc, #40]	; (80026b8 <HAL_TIM_Base_MspInit+0x11c>)
 8002690:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002692:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8002696:	60fb      	str	r3, [r7, #12]
 8002698:	68fb      	ldr	r3, [r7, #12]
    HAL_NVIC_SetPriority(TIM1_TRG_COM_TIM11_IRQn, 0, 0);
 800269a:	2200      	movs	r2, #0
 800269c:	2100      	movs	r1, #0
 800269e:	201a      	movs	r0, #26
 80026a0:	f001 fe57 	bl	8004352 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_TRG_COM_TIM11_IRQn);
 80026a4:	201a      	movs	r0, #26
 80026a6:	f001 fe70 	bl	800438a <HAL_NVIC_EnableIRQ>
}
 80026aa:	bf00      	nop
 80026ac:	3720      	adds	r7, #32
 80026ae:	46bd      	mov	sp, r7
 80026b0:	bd80      	pop	{r7, pc}
 80026b2:	bf00      	nop
 80026b4:	40000800 	.word	0x40000800
 80026b8:	40023800 	.word	0x40023800
 80026bc:	40000c00 	.word	0x40000c00
 80026c0:	40014000 	.word	0x40014000
 80026c4:	40014400 	.word	0x40014400
 80026c8:	40014800 	.word	0x40014800

080026cc <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 80026cc:	b580      	push	{r7, lr}
 80026ce:	b08c      	sub	sp, #48	; 0x30
 80026d0:	af00      	add	r7, sp, #0
 80026d2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80026d4:	f107 031c 	add.w	r3, r7, #28
 80026d8:	2200      	movs	r2, #0
 80026da:	601a      	str	r2, [r3, #0]
 80026dc:	605a      	str	r2, [r3, #4]
 80026de:	609a      	str	r2, [r3, #8]
 80026e0:	60da      	str	r2, [r3, #12]
 80026e2:	611a      	str	r2, [r3, #16]
  if(htim->Instance==TIM2)
 80026e4:	687b      	ldr	r3, [r7, #4]
 80026e6:	681b      	ldr	r3, [r3, #0]
 80026e8:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80026ec:	d11e      	bne.n	800272c <HAL_TIM_MspPostInit+0x60>
  {
  /* USER CODE BEGIN TIM2_MspPostInit 0 */

  /* USER CODE END TIM2_MspPostInit 0 */
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80026ee:	2300      	movs	r3, #0
 80026f0:	61bb      	str	r3, [r7, #24]
 80026f2:	4b46      	ldr	r3, [pc, #280]	; (800280c <HAL_TIM_MspPostInit+0x140>)
 80026f4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80026f6:	4a45      	ldr	r2, [pc, #276]	; (800280c <HAL_TIM_MspPostInit+0x140>)
 80026f8:	f043 0301 	orr.w	r3, r3, #1
 80026fc:	6313      	str	r3, [r2, #48]	; 0x30
 80026fe:	4b43      	ldr	r3, [pc, #268]	; (800280c <HAL_TIM_MspPostInit+0x140>)
 8002700:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002702:	f003 0301 	and.w	r3, r3, #1
 8002706:	61bb      	str	r3, [r7, #24]
 8002708:	69bb      	ldr	r3, [r7, #24]
    /**TIM2 GPIO Configuration
    PA5     ------> TIM2_CH1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_5;
 800270a:	2320      	movs	r3, #32
 800270c:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800270e:	2302      	movs	r3, #2
 8002710:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002712:	2300      	movs	r3, #0
 8002714:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002716:	2300      	movs	r3, #0
 8002718:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 800271a:	2301      	movs	r3, #1
 800271c:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800271e:	f107 031c 	add.w	r3, r7, #28
 8002722:	4619      	mov	r1, r3
 8002724:	483a      	ldr	r0, [pc, #232]	; (8002810 <HAL_TIM_MspPostInit+0x144>)
 8002726:	f002 fa05 	bl	8004b34 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM9_MspPostInit 1 */

  /* USER CODE END TIM9_MspPostInit 1 */
  }

}
 800272a:	e06b      	b.n	8002804 <HAL_TIM_MspPostInit+0x138>
  else if(htim->Instance==TIM4)
 800272c:	687b      	ldr	r3, [r7, #4]
 800272e:	681b      	ldr	r3, [r3, #0]
 8002730:	4a38      	ldr	r2, [pc, #224]	; (8002814 <HAL_TIM_MspPostInit+0x148>)
 8002732:	4293      	cmp	r3, r2
 8002734:	d11f      	bne.n	8002776 <HAL_TIM_MspPostInit+0xaa>
    __HAL_RCC_GPIOD_CLK_ENABLE();
 8002736:	2300      	movs	r3, #0
 8002738:	617b      	str	r3, [r7, #20]
 800273a:	4b34      	ldr	r3, [pc, #208]	; (800280c <HAL_TIM_MspPostInit+0x140>)
 800273c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800273e:	4a33      	ldr	r2, [pc, #204]	; (800280c <HAL_TIM_MspPostInit+0x140>)
 8002740:	f043 0308 	orr.w	r3, r3, #8
 8002744:	6313      	str	r3, [r2, #48]	; 0x30
 8002746:	4b31      	ldr	r3, [pc, #196]	; (800280c <HAL_TIM_MspPostInit+0x140>)
 8002748:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800274a:	f003 0308 	and.w	r3, r3, #8
 800274e:	617b      	str	r3, [r7, #20]
 8002750:	697b      	ldr	r3, [r7, #20]
    GPIO_InitStruct.Pin = GPIO_PIN_12;
 8002752:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8002756:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002758:	2302      	movs	r3, #2
 800275a:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800275c:	2300      	movs	r3, #0
 800275e:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002760:	2300      	movs	r3, #0
 8002762:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM4;
 8002764:	2302      	movs	r3, #2
 8002766:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8002768:	f107 031c 	add.w	r3, r7, #28
 800276c:	4619      	mov	r1, r3
 800276e:	482a      	ldr	r0, [pc, #168]	; (8002818 <HAL_TIM_MspPostInit+0x14c>)
 8002770:	f002 f9e0 	bl	8004b34 <HAL_GPIO_Init>
}
 8002774:	e046      	b.n	8002804 <HAL_TIM_MspPostInit+0x138>
  else if(htim->Instance==TIM5)
 8002776:	687b      	ldr	r3, [r7, #4]
 8002778:	681b      	ldr	r3, [r3, #0]
 800277a:	4a28      	ldr	r2, [pc, #160]	; (800281c <HAL_TIM_MspPostInit+0x150>)
 800277c:	4293      	cmp	r3, r2
 800277e:	d11e      	bne.n	80027be <HAL_TIM_MspPostInit+0xf2>
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002780:	2300      	movs	r3, #0
 8002782:	613b      	str	r3, [r7, #16]
 8002784:	4b21      	ldr	r3, [pc, #132]	; (800280c <HAL_TIM_MspPostInit+0x140>)
 8002786:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002788:	4a20      	ldr	r2, [pc, #128]	; (800280c <HAL_TIM_MspPostInit+0x140>)
 800278a:	f043 0301 	orr.w	r3, r3, #1
 800278e:	6313      	str	r3, [r2, #48]	; 0x30
 8002790:	4b1e      	ldr	r3, [pc, #120]	; (800280c <HAL_TIM_MspPostInit+0x140>)
 8002792:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002794:	f003 0301 	and.w	r3, r3, #1
 8002798:	613b      	str	r3, [r7, #16]
 800279a:	693b      	ldr	r3, [r7, #16]
    GPIO_InitStruct.Pin = BUZZER_DEPRECATED_Pin;
 800279c:	2308      	movs	r3, #8
 800279e:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80027a0:	2302      	movs	r3, #2
 80027a2:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80027a4:	2300      	movs	r3, #0
 80027a6:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80027a8:	2300      	movs	r3, #0
 80027aa:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM5;
 80027ac:	2302      	movs	r3, #2
 80027ae:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(BUZZER_DEPRECATED_GPIO_Port, &GPIO_InitStruct);
 80027b0:	f107 031c 	add.w	r3, r7, #28
 80027b4:	4619      	mov	r1, r3
 80027b6:	4816      	ldr	r0, [pc, #88]	; (8002810 <HAL_TIM_MspPostInit+0x144>)
 80027b8:	f002 f9bc 	bl	8004b34 <HAL_GPIO_Init>
}
 80027bc:	e022      	b.n	8002804 <HAL_TIM_MspPostInit+0x138>
  else if(htim->Instance==TIM9)
 80027be:	687b      	ldr	r3, [r7, #4]
 80027c0:	681b      	ldr	r3, [r3, #0]
 80027c2:	4a17      	ldr	r2, [pc, #92]	; (8002820 <HAL_TIM_MspPostInit+0x154>)
 80027c4:	4293      	cmp	r3, r2
 80027c6:	d11d      	bne.n	8002804 <HAL_TIM_MspPostInit+0x138>
    __HAL_RCC_GPIOE_CLK_ENABLE();
 80027c8:	2300      	movs	r3, #0
 80027ca:	60fb      	str	r3, [r7, #12]
 80027cc:	4b0f      	ldr	r3, [pc, #60]	; (800280c <HAL_TIM_MspPostInit+0x140>)
 80027ce:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80027d0:	4a0e      	ldr	r2, [pc, #56]	; (800280c <HAL_TIM_MspPostInit+0x140>)
 80027d2:	f043 0310 	orr.w	r3, r3, #16
 80027d6:	6313      	str	r3, [r2, #48]	; 0x30
 80027d8:	4b0c      	ldr	r3, [pc, #48]	; (800280c <HAL_TIM_MspPostInit+0x140>)
 80027da:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80027dc:	f003 0310 	and.w	r3, r3, #16
 80027e0:	60fb      	str	r3, [r7, #12]
 80027e2:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = BUZZER_Pin;
 80027e4:	2320      	movs	r3, #32
 80027e6:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80027e8:	2302      	movs	r3, #2
 80027ea:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80027ec:	2300      	movs	r3, #0
 80027ee:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80027f0:	2300      	movs	r3, #0
 80027f2:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF3_TIM9;
 80027f4:	2303      	movs	r3, #3
 80027f6:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(BUZZER_GPIO_Port, &GPIO_InitStruct);
 80027f8:	f107 031c 	add.w	r3, r7, #28
 80027fc:	4619      	mov	r1, r3
 80027fe:	4809      	ldr	r0, [pc, #36]	; (8002824 <HAL_TIM_MspPostInit+0x158>)
 8002800:	f002 f998 	bl	8004b34 <HAL_GPIO_Init>
}
 8002804:	bf00      	nop
 8002806:	3730      	adds	r7, #48	; 0x30
 8002808:	46bd      	mov	sp, r7
 800280a:	bd80      	pop	{r7, pc}
 800280c:	40023800 	.word	0x40023800
 8002810:	40020000 	.word	0x40020000
 8002814:	40000800 	.word	0x40000800
 8002818:	40020c00 	.word	0x40020c00
 800281c:	40000c00 	.word	0x40000c00
 8002820:	40014000 	.word	0x40014000
 8002824:	40021000 	.word	0x40021000

08002828 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8002828:	b580      	push	{r7, lr}
 800282a:	b08c      	sub	sp, #48	; 0x30
 800282c:	af00      	add	r7, sp, #0
 800282e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002830:	f107 031c 	add.w	r3, r7, #28
 8002834:	2200      	movs	r2, #0
 8002836:	601a      	str	r2, [r3, #0]
 8002838:	605a      	str	r2, [r3, #4]
 800283a:	609a      	str	r2, [r3, #8]
 800283c:	60da      	str	r2, [r3, #12]
 800283e:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART3)
 8002840:	687b      	ldr	r3, [r7, #4]
 8002842:	681b      	ldr	r3, [r3, #0]
 8002844:	4a3a      	ldr	r2, [pc, #232]	; (8002930 <HAL_UART_MspInit+0x108>)
 8002846:	4293      	cmp	r3, r2
 8002848:	d135      	bne.n	80028b6 <HAL_UART_MspInit+0x8e>
  {
  /* USER CODE BEGIN USART3_MspInit 0 */

  /* USER CODE END USART3_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART3_CLK_ENABLE();
 800284a:	2300      	movs	r3, #0
 800284c:	61bb      	str	r3, [r7, #24]
 800284e:	4b39      	ldr	r3, [pc, #228]	; (8002934 <HAL_UART_MspInit+0x10c>)
 8002850:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002852:	4a38      	ldr	r2, [pc, #224]	; (8002934 <HAL_UART_MspInit+0x10c>)
 8002854:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8002858:	6413      	str	r3, [r2, #64]	; 0x40
 800285a:	4b36      	ldr	r3, [pc, #216]	; (8002934 <HAL_UART_MspInit+0x10c>)
 800285c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800285e:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8002862:	61bb      	str	r3, [r7, #24]
 8002864:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOD_CLK_ENABLE();
 8002866:	2300      	movs	r3, #0
 8002868:	617b      	str	r3, [r7, #20]
 800286a:	4b32      	ldr	r3, [pc, #200]	; (8002934 <HAL_UART_MspInit+0x10c>)
 800286c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800286e:	4a31      	ldr	r2, [pc, #196]	; (8002934 <HAL_UART_MspInit+0x10c>)
 8002870:	f043 0308 	orr.w	r3, r3, #8
 8002874:	6313      	str	r3, [r2, #48]	; 0x30
 8002876:	4b2f      	ldr	r3, [pc, #188]	; (8002934 <HAL_UART_MspInit+0x10c>)
 8002878:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800287a:	f003 0308 	and.w	r3, r3, #8
 800287e:	617b      	str	r3, [r7, #20]
 8002880:	697b      	ldr	r3, [r7, #20]
    /**USART3 GPIO Configuration
    PD8     ------> USART3_TX
    PD9     ------> USART3_RX
    */
    GPIO_InitStruct.Pin = STLK_RX_Pin|STLK_TX_Pin;
 8002882:	f44f 7340 	mov.w	r3, #768	; 0x300
 8002886:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002888:	2302      	movs	r3, #2
 800288a:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800288c:	2300      	movs	r3, #0
 800288e:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002890:	2303      	movs	r3, #3
 8002892:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 8002894:	2307      	movs	r3, #7
 8002896:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8002898:	f107 031c 	add.w	r3, r7, #28
 800289c:	4619      	mov	r1, r3
 800289e:	4826      	ldr	r0, [pc, #152]	; (8002938 <HAL_UART_MspInit+0x110>)
 80028a0:	f002 f948 	bl	8004b34 <HAL_GPIO_Init>

    /* USART3 interrupt Init */
    HAL_NVIC_SetPriority(USART3_IRQn, 0, 0);
 80028a4:	2200      	movs	r2, #0
 80028a6:	2100      	movs	r1, #0
 80028a8:	2027      	movs	r0, #39	; 0x27
 80028aa:	f001 fd52 	bl	8004352 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART3_IRQn);
 80028ae:	2027      	movs	r0, #39	; 0x27
 80028b0:	f001 fd6b 	bl	800438a <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART6_MspInit 1 */

  /* USER CODE END USART6_MspInit 1 */
  }

}
 80028b4:	e038      	b.n	8002928 <HAL_UART_MspInit+0x100>
  else if(huart->Instance==USART6)
 80028b6:	687b      	ldr	r3, [r7, #4]
 80028b8:	681b      	ldr	r3, [r3, #0]
 80028ba:	4a20      	ldr	r2, [pc, #128]	; (800293c <HAL_UART_MspInit+0x114>)
 80028bc:	4293      	cmp	r3, r2
 80028be:	d133      	bne.n	8002928 <HAL_UART_MspInit+0x100>
    __HAL_RCC_USART6_CLK_ENABLE();
 80028c0:	2300      	movs	r3, #0
 80028c2:	613b      	str	r3, [r7, #16]
 80028c4:	4b1b      	ldr	r3, [pc, #108]	; (8002934 <HAL_UART_MspInit+0x10c>)
 80028c6:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80028c8:	4a1a      	ldr	r2, [pc, #104]	; (8002934 <HAL_UART_MspInit+0x10c>)
 80028ca:	f043 0320 	orr.w	r3, r3, #32
 80028ce:	6453      	str	r3, [r2, #68]	; 0x44
 80028d0:	4b18      	ldr	r3, [pc, #96]	; (8002934 <HAL_UART_MspInit+0x10c>)
 80028d2:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80028d4:	f003 0320 	and.w	r3, r3, #32
 80028d8:	613b      	str	r3, [r7, #16]
 80028da:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 80028dc:	2300      	movs	r3, #0
 80028de:	60fb      	str	r3, [r7, #12]
 80028e0:	4b14      	ldr	r3, [pc, #80]	; (8002934 <HAL_UART_MspInit+0x10c>)
 80028e2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80028e4:	4a13      	ldr	r2, [pc, #76]	; (8002934 <HAL_UART_MspInit+0x10c>)
 80028e6:	f043 0304 	orr.w	r3, r3, #4
 80028ea:	6313      	str	r3, [r2, #48]	; 0x30
 80028ec:	4b11      	ldr	r3, [pc, #68]	; (8002934 <HAL_UART_MspInit+0x10c>)
 80028ee:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80028f0:	f003 0304 	and.w	r3, r3, #4
 80028f4:	60fb      	str	r3, [r7, #12]
 80028f6:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 80028f8:	23c0      	movs	r3, #192	; 0xc0
 80028fa:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80028fc:	2302      	movs	r3, #2
 80028fe:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002900:	2300      	movs	r3, #0
 8002902:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002904:	2303      	movs	r3, #3
 8002906:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF8_USART6;
 8002908:	2308      	movs	r3, #8
 800290a:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800290c:	f107 031c 	add.w	r3, r7, #28
 8002910:	4619      	mov	r1, r3
 8002912:	480b      	ldr	r0, [pc, #44]	; (8002940 <HAL_UART_MspInit+0x118>)
 8002914:	f002 f90e 	bl	8004b34 <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(USART6_IRQn, 0, 0);
 8002918:	2200      	movs	r2, #0
 800291a:	2100      	movs	r1, #0
 800291c:	2047      	movs	r0, #71	; 0x47
 800291e:	f001 fd18 	bl	8004352 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART6_IRQn);
 8002922:	2047      	movs	r0, #71	; 0x47
 8002924:	f001 fd31 	bl	800438a <HAL_NVIC_EnableIRQ>
}
 8002928:	bf00      	nop
 800292a:	3730      	adds	r7, #48	; 0x30
 800292c:	46bd      	mov	sp, r7
 800292e:	bd80      	pop	{r7, pc}
 8002930:	40004800 	.word	0x40004800
 8002934:	40023800 	.word	0x40023800
 8002938:	40020c00 	.word	0x40020c00
 800293c:	40011400 	.word	0x40011400
 8002940:	40020800 	.word	0x40020800

08002944 <HAL_PCD_MspInit>:
* This function configures the hardware resources used in this example
* @param hpcd: PCD handle pointer
* @retval None
*/
void HAL_PCD_MspInit(PCD_HandleTypeDef* hpcd)
{
 8002944:	b580      	push	{r7, lr}
 8002946:	b08a      	sub	sp, #40	; 0x28
 8002948:	af00      	add	r7, sp, #0
 800294a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800294c:	f107 0314 	add.w	r3, r7, #20
 8002950:	2200      	movs	r2, #0
 8002952:	601a      	str	r2, [r3, #0]
 8002954:	605a      	str	r2, [r3, #4]
 8002956:	609a      	str	r2, [r3, #8]
 8002958:	60da      	str	r2, [r3, #12]
 800295a:	611a      	str	r2, [r3, #16]
  if(hpcd->Instance==USB_OTG_FS)
 800295c:	687b      	ldr	r3, [r7, #4]
 800295e:	681b      	ldr	r3, [r3, #0]
 8002960:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8002964:	d13f      	bne.n	80029e6 <HAL_PCD_MspInit+0xa2>
  {
  /* USER CODE BEGIN USB_OTG_FS_MspInit 0 */

  /* USER CODE END USB_OTG_FS_MspInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002966:	2300      	movs	r3, #0
 8002968:	613b      	str	r3, [r7, #16]
 800296a:	4b21      	ldr	r3, [pc, #132]	; (80029f0 <HAL_PCD_MspInit+0xac>)
 800296c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800296e:	4a20      	ldr	r2, [pc, #128]	; (80029f0 <HAL_PCD_MspInit+0xac>)
 8002970:	f043 0301 	orr.w	r3, r3, #1
 8002974:	6313      	str	r3, [r2, #48]	; 0x30
 8002976:	4b1e      	ldr	r3, [pc, #120]	; (80029f0 <HAL_PCD_MspInit+0xac>)
 8002978:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800297a:	f003 0301 	and.w	r3, r3, #1
 800297e:	613b      	str	r3, [r7, #16]
 8002980:	693b      	ldr	r3, [r7, #16]
    PA9     ------> USB_OTG_FS_VBUS
    PA10     ------> USB_OTG_FS_ID
    PA11     ------> USB_OTG_FS_DM
    PA12     ------> USB_OTG_FS_DP
    */
    GPIO_InitStruct.Pin = USB_SOF_Pin|USB_ID_Pin|USB_DM_Pin|USB_DP_Pin;
 8002982:	f44f 53e8 	mov.w	r3, #7424	; 0x1d00
 8002986:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002988:	2302      	movs	r3, #2
 800298a:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800298c:	2300      	movs	r3, #0
 800298e:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002990:	2303      	movs	r3, #3
 8002992:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF10_OTG_FS;
 8002994:	230a      	movs	r3, #10
 8002996:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002998:	f107 0314 	add.w	r3, r7, #20
 800299c:	4619      	mov	r1, r3
 800299e:	4815      	ldr	r0, [pc, #84]	; (80029f4 <HAL_PCD_MspInit+0xb0>)
 80029a0:	f002 f8c8 	bl	8004b34 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = USB_VBUS_Pin;
 80029a4:	f44f 7300 	mov.w	r3, #512	; 0x200
 80029a8:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80029aa:	2300      	movs	r3, #0
 80029ac:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80029ae:	2300      	movs	r3, #0
 80029b0:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(USB_VBUS_GPIO_Port, &GPIO_InitStruct);
 80029b2:	f107 0314 	add.w	r3, r7, #20
 80029b6:	4619      	mov	r1, r3
 80029b8:	480e      	ldr	r0, [pc, #56]	; (80029f4 <HAL_PCD_MspInit+0xb0>)
 80029ba:	f002 f8bb 	bl	8004b34 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_USB_OTG_FS_CLK_ENABLE();
 80029be:	4b0c      	ldr	r3, [pc, #48]	; (80029f0 <HAL_PCD_MspInit+0xac>)
 80029c0:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80029c2:	4a0b      	ldr	r2, [pc, #44]	; (80029f0 <HAL_PCD_MspInit+0xac>)
 80029c4:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80029c8:	6353      	str	r3, [r2, #52]	; 0x34
 80029ca:	2300      	movs	r3, #0
 80029cc:	60fb      	str	r3, [r7, #12]
 80029ce:	4b08      	ldr	r3, [pc, #32]	; (80029f0 <HAL_PCD_MspInit+0xac>)
 80029d0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80029d2:	4a07      	ldr	r2, [pc, #28]	; (80029f0 <HAL_PCD_MspInit+0xac>)
 80029d4:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80029d8:	6453      	str	r3, [r2, #68]	; 0x44
 80029da:	4b05      	ldr	r3, [pc, #20]	; (80029f0 <HAL_PCD_MspInit+0xac>)
 80029dc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80029de:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80029e2:	60fb      	str	r3, [r7, #12]
 80029e4:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN USB_OTG_FS_MspInit 1 */

  /* USER CODE END USB_OTG_FS_MspInit 1 */
  }

}
 80029e6:	bf00      	nop
 80029e8:	3728      	adds	r7, #40	; 0x28
 80029ea:	46bd      	mov	sp, r7
 80029ec:	bd80      	pop	{r7, pc}
 80029ee:	bf00      	nop
 80029f0:	40023800 	.word	0x40023800
 80029f4:	40020000 	.word	0x40020000

080029f8 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80029f8:	b480      	push	{r7}
 80029fa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 80029fc:	e7fe      	b.n	80029fc <NMI_Handler+0x4>

080029fe <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80029fe:	b480      	push	{r7}
 8002a00:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8002a02:	e7fe      	b.n	8002a02 <HardFault_Handler+0x4>

08002a04 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8002a04:	b480      	push	{r7}
 8002a06:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8002a08:	e7fe      	b.n	8002a08 <MemManage_Handler+0x4>

08002a0a <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8002a0a:	b480      	push	{r7}
 8002a0c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8002a0e:	e7fe      	b.n	8002a0e <BusFault_Handler+0x4>

08002a10 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8002a10:	b480      	push	{r7}
 8002a12:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8002a14:	e7fe      	b.n	8002a14 <UsageFault_Handler+0x4>

08002a16 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8002a16:	b480      	push	{r7}
 8002a18:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8002a1a:	bf00      	nop
 8002a1c:	46bd      	mov	sp, r7
 8002a1e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a22:	4770      	bx	lr

08002a24 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8002a24:	b480      	push	{r7}
 8002a26:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8002a28:	bf00      	nop
 8002a2a:	46bd      	mov	sp, r7
 8002a2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a30:	4770      	bx	lr

08002a32 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8002a32:	b480      	push	{r7}
 8002a34:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8002a36:	bf00      	nop
 8002a38:	46bd      	mov	sp, r7
 8002a3a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a3e:	4770      	bx	lr

08002a40 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8002a40:	b580      	push	{r7, lr}
 8002a42:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8002a44:	f001 fb66 	bl	8004114 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */
  HAL_STSTICK_Handler(); // ADD_kenGwon_231017
 8002a48:	f7fe fdfa 	bl	8001640 <HAL_STSTICK_Handler>
  /* USER CODE END SysTick_IRQn 1 */
}
 8002a4c:	bf00      	nop
 8002a4e:	bd80      	pop	{r7, pc}

08002a50 <TIM1_BRK_TIM9_IRQHandler>:

/**
  * @brief This function handles TIM1 break interrupt and TIM9 global interrupt.
  */
void TIM1_BRK_TIM9_IRQHandler(void)
{
 8002a50:	b580      	push	{r7, lr}
 8002a52:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_BRK_TIM9_IRQn 0 */

  /* USER CODE END TIM1_BRK_TIM9_IRQn 0 */
  HAL_TIM_IRQHandler(&htim9);
 8002a54:	4802      	ldr	r0, [pc, #8]	; (8002a60 <TIM1_BRK_TIM9_IRQHandler+0x10>)
 8002a56:	f004 fdeb 	bl	8007630 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_BRK_TIM9_IRQn 1 */

  /* USER CODE END TIM1_BRK_TIM9_IRQn 1 */
}
 8002a5a:	bf00      	nop
 8002a5c:	bd80      	pop	{r7, pc}
 8002a5e:	bf00      	nop
 8002a60:	20000584 	.word	0x20000584

08002a64 <TIM1_UP_TIM10_IRQHandler>:

/**
  * @brief This function handles TIM1 update interrupt and TIM10 global interrupt.
  */
void TIM1_UP_TIM10_IRQHandler(void)
{
 8002a64:	b580      	push	{r7, lr}
 8002a66:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_UP_TIM10_IRQn 0 */

  /* USER CODE END TIM1_UP_TIM10_IRQn 0 */
  HAL_TIM_IRQHandler(&htim10);
 8002a68:	4802      	ldr	r0, [pc, #8]	; (8002a74 <TIM1_UP_TIM10_IRQHandler+0x10>)
 8002a6a:	f004 fde1 	bl	8007630 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_UP_TIM10_IRQn 1 */

  /* USER CODE END TIM1_UP_TIM10_IRQn 1 */
}
 8002a6e:	bf00      	nop
 8002a70:	bd80      	pop	{r7, pc}
 8002a72:	bf00      	nop
 8002a74:	200005cc 	.word	0x200005cc

08002a78 <TIM1_TRG_COM_TIM11_IRQHandler>:

/**
  * @brief This function handles TIM1 trigger and commutation interrupts and TIM11 global interrupt.
  */
void TIM1_TRG_COM_TIM11_IRQHandler(void)
{
 8002a78:	b580      	push	{r7, lr}
 8002a7a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_TRG_COM_TIM11_IRQn 0 */

  /* USER CODE END TIM1_TRG_COM_TIM11_IRQn 0 */
  HAL_TIM_IRQHandler(&htim11);
 8002a7c:	4802      	ldr	r0, [pc, #8]	; (8002a88 <TIM1_TRG_COM_TIM11_IRQHandler+0x10>)
 8002a7e:	f004 fdd7 	bl	8007630 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_TRG_COM_TIM11_IRQn 1 */

  /* USER CODE END TIM1_TRG_COM_TIM11_IRQn 1 */
}
 8002a82:	bf00      	nop
 8002a84:	bd80      	pop	{r7, pc}
 8002a86:	bf00      	nop
 8002a88:	20000614 	.word	0x20000614

08002a8c <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 8002a8c:	b580      	push	{r7, lr}
 8002a8e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 8002a90:	4802      	ldr	r0, [pc, #8]	; (8002a9c <TIM2_IRQHandler+0x10>)
 8002a92:	f004 fdcd 	bl	8007630 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 8002a96:	bf00      	nop
 8002a98:	bd80      	pop	{r7, pc}
 8002a9a:	bf00      	nop
 8002a9c:	20000464 	.word	0x20000464

08002aa0 <TIM3_IRQHandler>:

/**
  * @brief This function handles TIM3 global interrupt.
  */
void TIM3_IRQHandler(void)
{
 8002aa0:	b580      	push	{r7, lr}
 8002aa2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM3_IRQn 0 */

  /* USER CODE END TIM3_IRQn 0 */
  HAL_TIM_IRQHandler(&htim3);
 8002aa4:	4802      	ldr	r0, [pc, #8]	; (8002ab0 <TIM3_IRQHandler+0x10>)
 8002aa6:	f004 fdc3 	bl	8007630 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM3_IRQn 1 */

  /* USER CODE END TIM3_IRQn 1 */
}
 8002aaa:	bf00      	nop
 8002aac:	bd80      	pop	{r7, pc}
 8002aae:	bf00      	nop
 8002ab0:	200004ac 	.word	0x200004ac

08002ab4 <USART3_IRQHandler>:

/**
  * @brief This function handles USART3 global interrupt.
  */
void USART3_IRQHandler(void)
{
 8002ab4:	b580      	push	{r7, lr}
 8002ab6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART3_IRQn 0 */

  /* USER CODE END USART3_IRQn 0 */
  HAL_UART_IRQHandler(&huart3);
 8002ab8:	4802      	ldr	r0, [pc, #8]	; (8002ac4 <USART3_IRQHandler+0x10>)
 8002aba:	f005 ff23 	bl	8008904 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART3_IRQn 1 */

  /* USER CODE END USART3_IRQn 1 */
}
 8002abe:	bf00      	nop
 8002ac0:	bd80      	pop	{r7, pc}
 8002ac2:	bf00      	nop
 8002ac4:	2000065c 	.word	0x2000065c

08002ac8 <TIM5_IRQHandler>:

/**
  * @brief This function handles TIM5 global interrupt.
  */
void TIM5_IRQHandler(void)
{
 8002ac8:	b580      	push	{r7, lr}
 8002aca:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM5_IRQn 0 */

  /* USER CODE END TIM5_IRQn 0 */
  HAL_TIM_IRQHandler(&htim5);
 8002acc:	4802      	ldr	r0, [pc, #8]	; (8002ad8 <TIM5_IRQHandler+0x10>)
 8002ace:	f004 fdaf 	bl	8007630 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM5_IRQn 1 */

  /* USER CODE END TIM5_IRQn 1 */
}
 8002ad2:	bf00      	nop
 8002ad4:	bd80      	pop	{r7, pc}
 8002ad6:	bf00      	nop
 8002ad8:	2000053c 	.word	0x2000053c

08002adc <USART6_IRQHandler>:

/**
  * @brief This function handles USART6 global interrupt.
  */
void USART6_IRQHandler(void)
{
 8002adc:	b580      	push	{r7, lr}
 8002ade:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART6_IRQn 0 */

  /* USER CODE END USART6_IRQn 0 */
  HAL_UART_IRQHandler(&huart6);
 8002ae0:	4802      	ldr	r0, [pc, #8]	; (8002aec <USART6_IRQHandler+0x10>)
 8002ae2:	f005 ff0f 	bl	8008904 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART6_IRQn 1 */

  /* USER CODE END USART6_IRQn 1 */
}
 8002ae6:	bf00      	nop
 8002ae8:	bd80      	pop	{r7, pc}
 8002aea:	bf00      	nop
 8002aec:	200006a0 	.word	0x200006a0

08002af0 <_read>:
  _kill(status, -1);
  while (1) {}    /* Make sure we hang here */
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8002af0:	b580      	push	{r7, lr}
 8002af2:	b086      	sub	sp, #24
 8002af4:	af00      	add	r7, sp, #0
 8002af6:	60f8      	str	r0, [r7, #12]
 8002af8:	60b9      	str	r1, [r7, #8]
 8002afa:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002afc:	2300      	movs	r3, #0
 8002afe:	617b      	str	r3, [r7, #20]
 8002b00:	e00a      	b.n	8002b18 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8002b02:	f3af 8000 	nop.w
 8002b06:	4601      	mov	r1, r0
 8002b08:	68bb      	ldr	r3, [r7, #8]
 8002b0a:	1c5a      	adds	r2, r3, #1
 8002b0c:	60ba      	str	r2, [r7, #8]
 8002b0e:	b2ca      	uxtb	r2, r1
 8002b10:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002b12:	697b      	ldr	r3, [r7, #20]
 8002b14:	3301      	adds	r3, #1
 8002b16:	617b      	str	r3, [r7, #20]
 8002b18:	697a      	ldr	r2, [r7, #20]
 8002b1a:	687b      	ldr	r3, [r7, #4]
 8002b1c:	429a      	cmp	r2, r3
 8002b1e:	dbf0      	blt.n	8002b02 <_read+0x12>
  }

  return len;
 8002b20:	687b      	ldr	r3, [r7, #4]
}
 8002b22:	4618      	mov	r0, r3
 8002b24:	3718      	adds	r7, #24
 8002b26:	46bd      	mov	sp, r7
 8002b28:	bd80      	pop	{r7, pc}

08002b2a <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8002b2a:	b580      	push	{r7, lr}
 8002b2c:	b086      	sub	sp, #24
 8002b2e:	af00      	add	r7, sp, #0
 8002b30:	60f8      	str	r0, [r7, #12]
 8002b32:	60b9      	str	r1, [r7, #8]
 8002b34:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002b36:	2300      	movs	r3, #0
 8002b38:	617b      	str	r3, [r7, #20]
 8002b3a:	e009      	b.n	8002b50 <_write+0x26>
  {
    __io_putchar(*ptr++);
 8002b3c:	68bb      	ldr	r3, [r7, #8]
 8002b3e:	1c5a      	adds	r2, r3, #1
 8002b40:	60ba      	str	r2, [r7, #8]
 8002b42:	781b      	ldrb	r3, [r3, #0]
 8002b44:	4618      	mov	r0, r3
 8002b46:	f7fe fd89 	bl	800165c <__io_putchar>
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002b4a:	697b      	ldr	r3, [r7, #20]
 8002b4c:	3301      	adds	r3, #1
 8002b4e:	617b      	str	r3, [r7, #20]
 8002b50:	697a      	ldr	r2, [r7, #20]
 8002b52:	687b      	ldr	r3, [r7, #4]
 8002b54:	429a      	cmp	r2, r3
 8002b56:	dbf1      	blt.n	8002b3c <_write+0x12>
  }
  return len;
 8002b58:	687b      	ldr	r3, [r7, #4]
}
 8002b5a:	4618      	mov	r0, r3
 8002b5c:	3718      	adds	r7, #24
 8002b5e:	46bd      	mov	sp, r7
 8002b60:	bd80      	pop	{r7, pc}

08002b62 <_close>:

int _close(int file)
{
 8002b62:	b480      	push	{r7}
 8002b64:	b083      	sub	sp, #12
 8002b66:	af00      	add	r7, sp, #0
 8002b68:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8002b6a:	f04f 33ff 	mov.w	r3, #4294967295
}
 8002b6e:	4618      	mov	r0, r3
 8002b70:	370c      	adds	r7, #12
 8002b72:	46bd      	mov	sp, r7
 8002b74:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b78:	4770      	bx	lr

08002b7a <_fstat>:


int _fstat(int file, struct stat *st)
{
 8002b7a:	b480      	push	{r7}
 8002b7c:	b083      	sub	sp, #12
 8002b7e:	af00      	add	r7, sp, #0
 8002b80:	6078      	str	r0, [r7, #4]
 8002b82:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8002b84:	683b      	ldr	r3, [r7, #0]
 8002b86:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8002b8a:	605a      	str	r2, [r3, #4]
  return 0;
 8002b8c:	2300      	movs	r3, #0
}
 8002b8e:	4618      	mov	r0, r3
 8002b90:	370c      	adds	r7, #12
 8002b92:	46bd      	mov	sp, r7
 8002b94:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b98:	4770      	bx	lr

08002b9a <_isatty>:

int _isatty(int file)
{
 8002b9a:	b480      	push	{r7}
 8002b9c:	b083      	sub	sp, #12
 8002b9e:	af00      	add	r7, sp, #0
 8002ba0:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8002ba2:	2301      	movs	r3, #1
}
 8002ba4:	4618      	mov	r0, r3
 8002ba6:	370c      	adds	r7, #12
 8002ba8:	46bd      	mov	sp, r7
 8002baa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002bae:	4770      	bx	lr

08002bb0 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8002bb0:	b480      	push	{r7}
 8002bb2:	b085      	sub	sp, #20
 8002bb4:	af00      	add	r7, sp, #0
 8002bb6:	60f8      	str	r0, [r7, #12]
 8002bb8:	60b9      	str	r1, [r7, #8]
 8002bba:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8002bbc:	2300      	movs	r3, #0
}
 8002bbe:	4618      	mov	r0, r3
 8002bc0:	3714      	adds	r7, #20
 8002bc2:	46bd      	mov	sp, r7
 8002bc4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002bc8:	4770      	bx	lr
	...

08002bcc <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8002bcc:	b580      	push	{r7, lr}
 8002bce:	b086      	sub	sp, #24
 8002bd0:	af00      	add	r7, sp, #0
 8002bd2:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8002bd4:	4a14      	ldr	r2, [pc, #80]	; (8002c28 <_sbrk+0x5c>)
 8002bd6:	4b15      	ldr	r3, [pc, #84]	; (8002c2c <_sbrk+0x60>)
 8002bd8:	1ad3      	subs	r3, r2, r3
 8002bda:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8002bdc:	697b      	ldr	r3, [r7, #20]
 8002bde:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8002be0:	4b13      	ldr	r3, [pc, #76]	; (8002c30 <_sbrk+0x64>)
 8002be2:	681b      	ldr	r3, [r3, #0]
 8002be4:	2b00      	cmp	r3, #0
 8002be6:	d102      	bne.n	8002bee <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8002be8:	4b11      	ldr	r3, [pc, #68]	; (8002c30 <_sbrk+0x64>)
 8002bea:	4a12      	ldr	r2, [pc, #72]	; (8002c34 <_sbrk+0x68>)
 8002bec:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8002bee:	4b10      	ldr	r3, [pc, #64]	; (8002c30 <_sbrk+0x64>)
 8002bf0:	681a      	ldr	r2, [r3, #0]
 8002bf2:	687b      	ldr	r3, [r7, #4]
 8002bf4:	4413      	add	r3, r2
 8002bf6:	693a      	ldr	r2, [r7, #16]
 8002bf8:	429a      	cmp	r2, r3
 8002bfa:	d207      	bcs.n	8002c0c <_sbrk+0x40>
  {
    errno = ENOMEM;
 8002bfc:	f007 f8ec 	bl	8009dd8 <__errno>
 8002c00:	4603      	mov	r3, r0
 8002c02:	220c      	movs	r2, #12
 8002c04:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8002c06:	f04f 33ff 	mov.w	r3, #4294967295
 8002c0a:	e009      	b.n	8002c20 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8002c0c:	4b08      	ldr	r3, [pc, #32]	; (8002c30 <_sbrk+0x64>)
 8002c0e:	681b      	ldr	r3, [r3, #0]
 8002c10:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8002c12:	4b07      	ldr	r3, [pc, #28]	; (8002c30 <_sbrk+0x64>)
 8002c14:	681a      	ldr	r2, [r3, #0]
 8002c16:	687b      	ldr	r3, [r7, #4]
 8002c18:	4413      	add	r3, r2
 8002c1a:	4a05      	ldr	r2, [pc, #20]	; (8002c30 <_sbrk+0x64>)
 8002c1c:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8002c1e:	68fb      	ldr	r3, [r7, #12]
}
 8002c20:	4618      	mov	r0, r3
 8002c22:	3718      	adds	r7, #24
 8002c24:	46bd      	mov	sp, r7
 8002c26:	bd80      	pop	{r7, pc}
 8002c28:	20030000 	.word	0x20030000
 8002c2c:	00000400 	.word	0x00000400
 8002c30:	20000bfc 	.word	0x20000bfc
 8002c34:	20001020 	.word	0x20001020

08002c38 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8002c38:	b480      	push	{r7}
 8002c3a:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8002c3c:	4b06      	ldr	r3, [pc, #24]	; (8002c58 <SystemInit+0x20>)
 8002c3e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002c42:	4a05      	ldr	r2, [pc, #20]	; (8002c58 <SystemInit+0x20>)
 8002c44:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8002c48:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8002c4c:	bf00      	nop
 8002c4e:	46bd      	mov	sp, r7
 8002c50:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c54:	4770      	bx	lr
 8002c56:	bf00      	nop
 8002c58:	e000ed00 	.word	0xe000ed00

08002c5c <HAL_TIM_PeriodElapsedCallback>:
/*
 * desc: 타이머가 counter period를 채울 때마다 콜백되는 함수이다.
 * param1: 타이머 구조체
 */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8002c5c:	b480      	push	{r7}
 8002c5e:	b083      	sub	sp, #12
 8002c60:	af00      	add	r7, sp, #0
 8002c62:	6078      	str	r0, [r7, #4]
	static uint8_t WM_forward_backward = 0;

	// 1MHz로 분주되어 있는 TIM10이 10000번의 counter period를 채울때마다 콜백되어 변수들을 1씩 증가시킨다.(즉 10ms 타이머 기능을 함)
	if (htim->Instance == TIM10)
 8002c64:	687b      	ldr	r3, [r7, #4]
 8002c66:	681b      	ldr	r3, [r3, #0]
 8002c68:	4a1f      	ldr	r2, [pc, #124]	; (8002ce8 <HAL_TIM_PeriodElapsedCallback+0x8c>)
 8002c6a:	4293      	cmp	r3, r2
 8002c6c:	d136      	bne.n	8002cdc <HAL_TIM_PeriodElapsedCallback+0x80>
	{
		TIM10_10ms_counter_ledbar++;
 8002c6e:	4b1f      	ldr	r3, [pc, #124]	; (8002cec <HAL_TIM_PeriodElapsedCallback+0x90>)
 8002c70:	681b      	ldr	r3, [r3, #0]
 8002c72:	3301      	adds	r3, #1
 8002c74:	4a1d      	ldr	r2, [pc, #116]	; (8002cec <HAL_TIM_PeriodElapsedCallback+0x90>)
 8002c76:	6013      	str	r3, [r2, #0]
		TIM10_10ms_counter_DHT11++;
 8002c78:	4b1d      	ldr	r3, [pc, #116]	; (8002cf0 <HAL_TIM_PeriodElapsedCallback+0x94>)
 8002c7a:	681b      	ldr	r3, [r3, #0]
 8002c7c:	3301      	adds	r3, #1
 8002c7e:	4a1c      	ldr	r2, [pc, #112]	; (8002cf0 <HAL_TIM_PeriodElapsedCallback+0x94>)
 8002c80:	6013      	str	r3, [r2, #0]
		TIM10_10ms_counter_ultrasonic++;
 8002c82:	4b1c      	ldr	r3, [pc, #112]	; (8002cf4 <HAL_TIM_PeriodElapsedCallback+0x98>)
 8002c84:	681b      	ldr	r3, [r3, #0]
 8002c86:	3301      	adds	r3, #1
 8002c88:	4a1a      	ldr	r2, [pc, #104]	; (8002cf4 <HAL_TIM_PeriodElapsedCallback+0x98>)
 8002c8a:	6013      	str	r3, [r2, #0]
		TIM10_10ms_fan_auto_mode_remain_time_decrease++;
 8002c8c:	4b1a      	ldr	r3, [pc, #104]	; (8002cf8 <HAL_TIM_PeriodElapsedCallback+0x9c>)
 8002c8e:	681b      	ldr	r3, [r3, #0]
 8002c90:	3301      	adds	r3, #1
 8002c92:	4a19      	ldr	r2, [pc, #100]	; (8002cf8 <HAL_TIM_PeriodElapsedCallback+0x9c>)
 8002c94:	6013      	str	r3, [r2, #0]
		TIM10_10ms_fan_rotate_direction_led++;
 8002c96:	4b19      	ldr	r3, [pc, #100]	; (8002cfc <HAL_TIM_PeriodElapsedCallback+0xa0>)
 8002c98:	681b      	ldr	r3, [r3, #0]
 8002c9a:	3301      	adds	r3, #1
 8002c9c:	4a17      	ldr	r2, [pc, #92]	; (8002cfc <HAL_TIM_PeriodElapsedCallback+0xa0>)
 8002c9e:	6013      	str	r3, [r2, #0]
		TIM10_10ms_fan_lcd_display_clear++;
 8002ca0:	4b17      	ldr	r3, [pc, #92]	; (8002d00 <HAL_TIM_PeriodElapsedCallback+0xa4>)
 8002ca2:	681b      	ldr	r3, [r3, #0]
 8002ca4:	3301      	adds	r3, #1
 8002ca6:	4a16      	ldr	r2, [pc, #88]	; (8002d00 <HAL_TIM_PeriodElapsedCallback+0xa4>)
 8002ca8:	6013      	str	r3, [r2, #0]
		TIM10_10ms_dcmotor_activate_time++;
 8002caa:	4b16      	ldr	r3, [pc, #88]	; (8002d04 <HAL_TIM_PeriodElapsedCallback+0xa8>)
 8002cac:	681b      	ldr	r3, [r3, #0]
 8002cae:	3301      	adds	r3, #1
 8002cb0:	4a14      	ldr	r2, [pc, #80]	; (8002d04 <HAL_TIM_PeriodElapsedCallback+0xa8>)
 8002cb2:	6013      	str	r3, [r2, #0]

		TIM10_10ms_WM_wash_timer++;
 8002cb4:	4b14      	ldr	r3, [pc, #80]	; (8002d08 <HAL_TIM_PeriodElapsedCallback+0xac>)
 8002cb6:	681b      	ldr	r3, [r3, #0]
 8002cb8:	3301      	adds	r3, #1
 8002cba:	4a13      	ldr	r2, [pc, #76]	; (8002d08 <HAL_TIM_PeriodElapsedCallback+0xac>)
 8002cbc:	6013      	str	r3, [r2, #0]
		TIM10_10ms_WM_rinse_timer++;
 8002cbe:	4b13      	ldr	r3, [pc, #76]	; (8002d0c <HAL_TIM_PeriodElapsedCallback+0xb0>)
 8002cc0:	681b      	ldr	r3, [r3, #0]
 8002cc2:	3301      	adds	r3, #1
 8002cc4:	4a11      	ldr	r2, [pc, #68]	; (8002d0c <HAL_TIM_PeriodElapsedCallback+0xb0>)
 8002cc6:	6013      	str	r3, [r2, #0]
		TIM10_10ms_WM_spin_timer++;
 8002cc8:	4b11      	ldr	r3, [pc, #68]	; (8002d10 <HAL_TIM_PeriodElapsedCallback+0xb4>)
 8002cca:	681b      	ldr	r3, [r3, #0]
 8002ccc:	3301      	adds	r3, #1
 8002cce:	4a10      	ldr	r2, [pc, #64]	; (8002d10 <HAL_TIM_PeriodElapsedCallback+0xb4>)
 8002cd0:	6013      	str	r3, [r2, #0]
		TIM10_10ms_WM_buzzer_timer++;
 8002cd2:	4b10      	ldr	r3, [pc, #64]	; (8002d14 <HAL_TIM_PeriodElapsedCallback+0xb8>)
 8002cd4:	681b      	ldr	r3, [r3, #0]
 8002cd6:	3301      	adds	r3, #1
 8002cd8:	4a0e      	ldr	r2, [pc, #56]	; (8002d14 <HAL_TIM_PeriodElapsedCallback+0xb8>)
 8002cda:	6013      	str	r3, [r2, #0]
	}
}
 8002cdc:	bf00      	nop
 8002cde:	370c      	adds	r7, #12
 8002ce0:	46bd      	mov	sp, r7
 8002ce2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ce6:	4770      	bx	lr
 8002ce8:	40014400 	.word	0x40014400
 8002cec:	20000c00 	.word	0x20000c00
 8002cf0:	20000c04 	.word	0x20000c04
 8002cf4:	20000c08 	.word	0x20000c08
 8002cf8:	20000c0c 	.word	0x20000c0c
 8002cfc:	20000c10 	.word	0x20000c10
 8002d00:	20000c14 	.word	0x20000c14
 8002d04:	20000c18 	.word	0x20000c18
 8002d08:	20000c1c 	.word	0x20000c1c
 8002d0c:	20000c20 	.word	0x20000c20
 8002d10:	20000c24 	.word	0x20000c24
 8002d14:	20000c28 	.word	0x20000c28

08002d18 <delay_us>:
/*
 * desc: HAL_Delay()를 대체하기 위한 함수
 * param1: 딜레이시킬 마이크로 세컨드 시간
 * */
void delay_us(uint32_t us)
{
 8002d18:	b480      	push	{r7}
 8002d1a:	b083      	sub	sp, #12
 8002d1c:	af00      	add	r7, sp, #0
 8002d1e:	6078      	str	r0, [r7, #4]
	__HAL_TIM_SET_COUNTER(&htim11, 0);
 8002d20:	4b08      	ldr	r3, [pc, #32]	; (8002d44 <delay_us+0x2c>)
 8002d22:	681b      	ldr	r3, [r3, #0]
 8002d24:	2200      	movs	r2, #0
 8002d26:	625a      	str	r2, [r3, #36]	; 0x24

	while(__HAL_TIM_GET_COUNTER(&htim11) < us) // 파라미터로 들어온 us 시간동안 이 와일문에 잡혀있는 것임
 8002d28:	bf00      	nop
 8002d2a:	4b06      	ldr	r3, [pc, #24]	; (8002d44 <delay_us+0x2c>)
 8002d2c:	681b      	ldr	r3, [r3, #0]
 8002d2e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002d30:	687a      	ldr	r2, [r7, #4]
 8002d32:	429a      	cmp	r2, r3
 8002d34:	d8f9      	bhi.n	8002d2a <delay_us+0x12>
		;
}
 8002d36:	bf00      	nop
 8002d38:	bf00      	nop
 8002d3a:	370c      	adds	r7, #12
 8002d3c:	46bd      	mov	sp, r7
 8002d3e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d42:	4770      	bx	lr
 8002d44:	20000614 	.word	0x20000614

08002d48 <HAL_TIM_IC_CaptureCallback>:
/*
 * desc: Input Capture direct mode로 동작하는 타이머가 각 조건에 맞는 완료할때마다 콜백되는 함수이다.
 * param1: 타이머 구조체
 */
void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8002d48:	b580      	push	{r7, lr}
 8002d4a:	b082      	sub	sp, #8
 8002d4c:	af00      	add	r7, sp, #0
 8002d4e:	6078      	str	r0, [r7, #4]
	// 초음파 센서의 ECHO핀와 연결되어 있는 TIM6가 상승edge 또는 하강edge 인풋을 캡쳐할 때마다 아래 동작을 실행한다.
	if (htim->Instance == TIM3)
 8002d50:	687b      	ldr	r3, [r7, #4]
 8002d52:	681b      	ldr	r3, [r3, #0]
 8002d54:	4a13      	ldr	r2, [pc, #76]	; (8002da4 <HAL_TIM_IC_CaptureCallback+0x5c>)
 8002d56:	4293      	cmp	r3, r2
 8002d58:	d11f      	bne.n	8002d9a <HAL_TIM_IC_CaptureCallback+0x52>
	{
		if (rising_falling_edge_capture_flag == 0) // 상승엣지 때문에 콜백 펑션에 들어온 경우
 8002d5a:	4b13      	ldr	r3, [pc, #76]	; (8002da8 <HAL_TIM_IC_CaptureCallback+0x60>)
 8002d5c:	781b      	ldrb	r3, [r3, #0]
 8002d5e:	b2db      	uxtb	r3, r3
 8002d60:	2b00      	cmp	r3, #0
 8002d62:	d107      	bne.n	8002d74 <HAL_TIM_IC_CaptureCallback+0x2c>
		{
			__HAL_TIM_SET_COUNTER(htim, 0); // 펄스를 셀 카운터를 초기화 하고 세기 시작하는 것이다.
 8002d64:	687b      	ldr	r3, [r7, #4]
 8002d66:	681b      	ldr	r3, [r3, #0]
 8002d68:	2200      	movs	r2, #0
 8002d6a:	625a      	str	r2, [r3, #36]	; 0x24
			rising_falling_edge_capture_flag = 1; // 다음에 콜백 펑선이 불릴 때는 당연히 하강 엣지일 때 일 것이므로 플래그변수를 1로 셋팅해준다.
 8002d6c:	4b0e      	ldr	r3, [pc, #56]	; (8002da8 <HAL_TIM_IC_CaptureCallback+0x60>)
 8002d6e:	2201      	movs	r2, #1
 8002d70:	701a      	strb	r2, [r3, #0]
			rising_falling_edge_capture_flag = 0; // 이제 다음 펄스를 또 카운트 하기 위해서 플래그 변수를 초기화 해준다.
			ultrasonic_distance = HAL_TIM_ReadCapturedValue(htim, TIM_CHANNEL_1); // 상승엣지부터 하강엣지까지 펄스가 몇번 카운트 되었는지 그 값을 읽어온다.
			one_cycle_capture_finish_flag = 1; // 초음파 측정완료
		}
	}
}
 8002d72:	e012      	b.n	8002d9a <HAL_TIM_IC_CaptureCallback+0x52>
		else if (rising_falling_edge_capture_flag == 1) // 하강 엣지 때문에 콜백 펑션에 들어온 경우
 8002d74:	4b0c      	ldr	r3, [pc, #48]	; (8002da8 <HAL_TIM_IC_CaptureCallback+0x60>)
 8002d76:	781b      	ldrb	r3, [r3, #0]
 8002d78:	b2db      	uxtb	r3, r3
 8002d7a:	2b01      	cmp	r3, #1
 8002d7c:	d10d      	bne.n	8002d9a <HAL_TIM_IC_CaptureCallback+0x52>
			rising_falling_edge_capture_flag = 0; // 이제 다음 펄스를 또 카운트 하기 위해서 플래그 변수를 초기화 해준다.
 8002d7e:	4b0a      	ldr	r3, [pc, #40]	; (8002da8 <HAL_TIM_IC_CaptureCallback+0x60>)
 8002d80:	2200      	movs	r2, #0
 8002d82:	701a      	strb	r2, [r3, #0]
			ultrasonic_distance = HAL_TIM_ReadCapturedValue(htim, TIM_CHANNEL_1); // 상승엣지부터 하강엣지까지 펄스가 몇번 카운트 되었는지 그 값을 읽어온다.
 8002d84:	2100      	movs	r1, #0
 8002d86:	6878      	ldr	r0, [r7, #4]
 8002d88:	f004 ff80 	bl	8007c8c <HAL_TIM_ReadCapturedValue>
 8002d8c:	4603      	mov	r3, r0
 8002d8e:	461a      	mov	r2, r3
 8002d90:	4b06      	ldr	r3, [pc, #24]	; (8002dac <HAL_TIM_IC_CaptureCallback+0x64>)
 8002d92:	601a      	str	r2, [r3, #0]
			one_cycle_capture_finish_flag = 1; // 초음파 측정완료
 8002d94:	4b06      	ldr	r3, [pc, #24]	; (8002db0 <HAL_TIM_IC_CaptureCallback+0x68>)
 8002d96:	2201      	movs	r2, #1
 8002d98:	701a      	strb	r2, [r3, #0]
}
 8002d9a:	bf00      	nop
 8002d9c:	3708      	adds	r7, #8
 8002d9e:	46bd      	mov	sp, r7
 8002da0:	bd80      	pop	{r7, pc}
 8002da2:	bf00      	nop
 8002da4:	40000400 	.word	0x40000400
 8002da8:	20000c31 	.word	0x20000c31
 8002dac:	20000c2c 	.word	0x20000c2c
 8002db0:	20000c30 	.word	0x20000c30

08002db4 <HAL_UART_RxCpltCallback>:
 * desc: UART통신으로 MCU의 RX가 외부기기의 TX로부터 1데이터 프레임(1바이트)를 수신할 때마다 HW 인터럽트를 통해 콜백되어 실행되는 함수이다.
 *       (HW와 SW의 만나는 약속장소 = call back function)
 * param1: UART 구조체
 */
void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 8002db4:	b590      	push	{r4, r7, lr}
 8002db6:	b083      	sub	sp, #12
 8002db8:	af00      	add	r7, sp, #0
 8002dba:	6078      	str	r0, [r7, #4]
	// ComPortMaster의 TX를 통해 "ledallon\n"이 UART 통신으로 MCU의 RX로 송신되면,
	// MCU단에서는 1데이터 프레임(1바이트) 단위로 콜백 펑션이 호출되기 때문에 l, e, d, a, l, l, o, n, \n 하나하나에 이 콜백 펑션이 호출되는 것이다.
	if (huart == &huart3) // PC의 ComPortMaster와 연결된 huart3
 8002dbc:	687b      	ldr	r3, [r7, #4]
 8002dbe:	4a4c      	ldr	r2, [pc, #304]	; (8002ef0 <HAL_UART_RxCpltCallback+0x13c>)
 8002dc0:	4293      	cmp	r3, r2
 8002dc2:	d160      	bne.n	8002e86 <HAL_UART_RxCpltCallback+0xd2>
	{
		if ((queue_rear+1)%QUEUE_MAX != queue_front)
 8002dc4:	4b4b      	ldr	r3, [pc, #300]	; (8002ef4 <HAL_UART_RxCpltCallback+0x140>)
 8002dc6:	681b      	ldr	r3, [r3, #0]
 8002dc8:	1c59      	adds	r1, r3, #1
 8002dca:	4b4b      	ldr	r3, [pc, #300]	; (8002ef8 <HAL_UART_RxCpltCallback+0x144>)
 8002dcc:	fb83 2301 	smull	r2, r3, r3, r1
 8002dd0:	10da      	asrs	r2, r3, #3
 8002dd2:	17cb      	asrs	r3, r1, #31
 8002dd4:	1ad2      	subs	r2, r2, r3
 8002dd6:	4613      	mov	r3, r2
 8002dd8:	009b      	lsls	r3, r3, #2
 8002dda:	4413      	add	r3, r2
 8002ddc:	009b      	lsls	r3, r3, #2
 8002dde:	1aca      	subs	r2, r1, r3
 8002de0:	4b46      	ldr	r3, [pc, #280]	; (8002efc <HAL_UART_RxCpltCallback+0x148>)
 8002de2:	681b      	ldr	r3, [r3, #0]
 8002de4:	429a      	cmp	r2, r3
 8002de6:	d049      	beq.n	8002e7c <HAL_UART_RxCpltCallback+0xc8>
		{
			if (rx_index < COMMAND_LENGTH)
 8002de8:	4b45      	ldr	r3, [pc, #276]	; (8002f00 <HAL_UART_RxCpltCallback+0x14c>)
 8002dea:	681b      	ldr	r3, [r3, #0]
 8002dec:	2b27      	cmp	r3, #39	; 0x27
 8002dee:	dc3f      	bgt.n	8002e70 <HAL_UART_RxCpltCallback+0xbc>
			{
				if (rx_data == '\n' || rx_data == '\r')
 8002df0:	4b44      	ldr	r3, [pc, #272]	; (8002f04 <HAL_UART_RxCpltCallback+0x150>)
 8002df2:	781b      	ldrb	r3, [r3, #0]
 8002df4:	2b0a      	cmp	r3, #10
 8002df6:	d003      	beq.n	8002e00 <HAL_UART_RxCpltCallback+0x4c>
 8002df8:	4b42      	ldr	r3, [pc, #264]	; (8002f04 <HAL_UART_RxCpltCallback+0x150>)
 8002dfa:	781b      	ldrb	r3, [r3, #0]
 8002dfc:	2b0d      	cmp	r3, #13
 8002dfe:	d124      	bne.n	8002e4a <HAL_UART_RxCpltCallback+0x96>
				{
					rx_buff[queue_rear][rx_index] = '\0';
 8002e00:	4b3c      	ldr	r3, [pc, #240]	; (8002ef4 <HAL_UART_RxCpltCallback+0x140>)
 8002e02:	681a      	ldr	r2, [r3, #0]
 8002e04:	4b3e      	ldr	r3, [pc, #248]	; (8002f00 <HAL_UART_RxCpltCallback+0x14c>)
 8002e06:	6819      	ldr	r1, [r3, #0]
 8002e08:	483f      	ldr	r0, [pc, #252]	; (8002f08 <HAL_UART_RxCpltCallback+0x154>)
 8002e0a:	4613      	mov	r3, r2
 8002e0c:	009b      	lsls	r3, r3, #2
 8002e0e:	4413      	add	r3, r2
 8002e10:	00db      	lsls	r3, r3, #3
 8002e12:	4403      	add	r3, r0
 8002e14:	440b      	add	r3, r1
 8002e16:	2200      	movs	r2, #0
 8002e18:	701a      	strb	r2, [r3, #0]
					rx_index = 0;
 8002e1a:	4b39      	ldr	r3, [pc, #228]	; (8002f00 <HAL_UART_RxCpltCallback+0x14c>)
 8002e1c:	2200      	movs	r2, #0
 8002e1e:	601a      	str	r2, [r3, #0]
					queue_rear++;
 8002e20:	4b34      	ldr	r3, [pc, #208]	; (8002ef4 <HAL_UART_RxCpltCallback+0x140>)
 8002e22:	681b      	ldr	r3, [r3, #0]
 8002e24:	3301      	adds	r3, #1
 8002e26:	4a33      	ldr	r2, [pc, #204]	; (8002ef4 <HAL_UART_RxCpltCallback+0x140>)
 8002e28:	6013      	str	r3, [r2, #0]
					queue_rear %= QUEUE_MAX;
 8002e2a:	4b32      	ldr	r3, [pc, #200]	; (8002ef4 <HAL_UART_RxCpltCallback+0x140>)
 8002e2c:	6819      	ldr	r1, [r3, #0]
 8002e2e:	4b32      	ldr	r3, [pc, #200]	; (8002ef8 <HAL_UART_RxCpltCallback+0x144>)
 8002e30:	fb83 2301 	smull	r2, r3, r3, r1
 8002e34:	10da      	asrs	r2, r3, #3
 8002e36:	17cb      	asrs	r3, r1, #31
 8002e38:	1ad2      	subs	r2, r2, r3
 8002e3a:	4613      	mov	r3, r2
 8002e3c:	009b      	lsls	r3, r3, #2
 8002e3e:	4413      	add	r3, r2
 8002e40:	009b      	lsls	r3, r3, #2
 8002e42:	1aca      	subs	r2, r1, r3
 8002e44:	4b2b      	ldr	r3, [pc, #172]	; (8002ef4 <HAL_UART_RxCpltCallback+0x140>)
 8002e46:	601a      	str	r2, [r3, #0]
 8002e48:	e018      	b.n	8002e7c <HAL_UART_RxCpltCallback+0xc8>
				}
				else
				{
					rx_buff[queue_rear][rx_index++] = rx_data;
 8002e4a:	4b2a      	ldr	r3, [pc, #168]	; (8002ef4 <HAL_UART_RxCpltCallback+0x140>)
 8002e4c:	6819      	ldr	r1, [r3, #0]
 8002e4e:	4b2c      	ldr	r3, [pc, #176]	; (8002f00 <HAL_UART_RxCpltCallback+0x14c>)
 8002e50:	681a      	ldr	r2, [r3, #0]
 8002e52:	1c53      	adds	r3, r2, #1
 8002e54:	482a      	ldr	r0, [pc, #168]	; (8002f00 <HAL_UART_RxCpltCallback+0x14c>)
 8002e56:	6003      	str	r3, [r0, #0]
 8002e58:	4b2a      	ldr	r3, [pc, #168]	; (8002f04 <HAL_UART_RxCpltCallback+0x150>)
 8002e5a:	781c      	ldrb	r4, [r3, #0]
 8002e5c:	482a      	ldr	r0, [pc, #168]	; (8002f08 <HAL_UART_RxCpltCallback+0x154>)
 8002e5e:	460b      	mov	r3, r1
 8002e60:	009b      	lsls	r3, r3, #2
 8002e62:	440b      	add	r3, r1
 8002e64:	00db      	lsls	r3, r3, #3
 8002e66:	4403      	add	r3, r0
 8002e68:	4413      	add	r3, r2
 8002e6a:	4622      	mov	r2, r4
 8002e6c:	701a      	strb	r2, [r3, #0]
 8002e6e:	e005      	b.n	8002e7c <HAL_UART_RxCpltCallback+0xc8>
				}
			}
			else
			{
				rx_index = 0;
 8002e70:	4b23      	ldr	r3, [pc, #140]	; (8002f00 <HAL_UART_RxCpltCallback+0x14c>)
 8002e72:	2200      	movs	r2, #0
 8002e74:	601a      	str	r2, [r3, #0]
				printf("Message Overflow !!!\n");
 8002e76:	4825      	ldr	r0, [pc, #148]	; (8002f0c <HAL_UART_RxCpltCallback+0x158>)
 8002e78:	f007 f84e 	bl	8009f18 <puts>
		{

		}

		// 주의: 반드시 HAL_UART_Receive_IT() 함수를 call 해줘야 다음 인터럽트가 이어서 발생이 가능해진다.
		HAL_UART_Receive_IT(&huart3, &rx_data, 1);
 8002e7c:	2201      	movs	r2, #1
 8002e7e:	4921      	ldr	r1, [pc, #132]	; (8002f04 <HAL_UART_RxCpltCallback+0x150>)
 8002e80:	481b      	ldr	r0, [pc, #108]	; (8002ef0 <HAL_UART_RxCpltCallback+0x13c>)
 8002e82:	f005 fd0e 	bl	80088a2 <HAL_UART_Receive_IT>
	}

	if (huart == &huart6) // Bluetooth와 연결된 huart6
 8002e86:	687b      	ldr	r3, [r7, #4]
 8002e88:	4a21      	ldr	r2, [pc, #132]	; (8002f10 <HAL_UART_RxCpltCallback+0x15c>)
 8002e8a:	4293      	cmp	r3, r2
 8002e8c:	d12c      	bne.n	8002ee8 <HAL_UART_RxCpltCallback+0x134>
	{
		if (bt_rx_index < COMMAND_LENGTH) // 현재까지 들어온 byte가 40byte를 넘지 않으면
 8002e8e:	4b21      	ldr	r3, [pc, #132]	; (8002f14 <HAL_UART_RxCpltCallback+0x160>)
 8002e90:	681b      	ldr	r3, [r3, #0]
 8002e92:	2b27      	cmp	r3, #39	; 0x27
 8002e94:	dc1d      	bgt.n	8002ed2 <HAL_UART_RxCpltCallback+0x11e>
		{
			if(bt_rx_data == '\n' || bt_rx_data == '\r')
 8002e96:	4b20      	ldr	r3, [pc, #128]	; (8002f18 <HAL_UART_RxCpltCallback+0x164>)
 8002e98:	781b      	ldrb	r3, [r3, #0]
 8002e9a:	2b0a      	cmp	r3, #10
 8002e9c:	d003      	beq.n	8002ea6 <HAL_UART_RxCpltCallback+0xf2>
 8002e9e:	4b1e      	ldr	r3, [pc, #120]	; (8002f18 <HAL_UART_RxCpltCallback+0x164>)
 8002ea0:	781b      	ldrb	r3, [r3, #0]
 8002ea2:	2b0d      	cmp	r3, #13
 8002ea4:	d10b      	bne.n	8002ebe <HAL_UART_RxCpltCallback+0x10a>
			{
				bt_rx_buff[bt_rx_index] = 0; // '\0'
 8002ea6:	4b1b      	ldr	r3, [pc, #108]	; (8002f14 <HAL_UART_RxCpltCallback+0x160>)
 8002ea8:	681b      	ldr	r3, [r3, #0]
 8002eaa:	4a1c      	ldr	r2, [pc, #112]	; (8002f1c <HAL_UART_RxCpltCallback+0x168>)
 8002eac:	2100      	movs	r1, #0
 8002eae:	54d1      	strb	r1, [r2, r3]
				bt_newline_detect_flag = 1;
 8002eb0:	4b1b      	ldr	r3, [pc, #108]	; (8002f20 <HAL_UART_RxCpltCallback+0x16c>)
 8002eb2:	2201      	movs	r2, #1
 8002eb4:	701a      	strb	r2, [r3, #0]
				bt_rx_index = 0; // 다음 메시지 저장을 위해서 rx_index값을 0으로 한다.
 8002eb6:	4b17      	ldr	r3, [pc, #92]	; (8002f14 <HAL_UART_RxCpltCallback+0x160>)
 8002eb8:	2200      	movs	r2, #0
 8002eba:	601a      	str	r2, [r3, #0]
 8002ebc:	e00f      	b.n	8002ede <HAL_UART_RxCpltCallback+0x12a>
			}
			else
			{
				bt_rx_buff[bt_rx_index++] = bt_rx_data;
 8002ebe:	4b15      	ldr	r3, [pc, #84]	; (8002f14 <HAL_UART_RxCpltCallback+0x160>)
 8002ec0:	681b      	ldr	r3, [r3, #0]
 8002ec2:	1c5a      	adds	r2, r3, #1
 8002ec4:	4913      	ldr	r1, [pc, #76]	; (8002f14 <HAL_UART_RxCpltCallback+0x160>)
 8002ec6:	600a      	str	r2, [r1, #0]
 8002ec8:	4a13      	ldr	r2, [pc, #76]	; (8002f18 <HAL_UART_RxCpltCallback+0x164>)
 8002eca:	7811      	ldrb	r1, [r2, #0]
 8002ecc:	4a13      	ldr	r2, [pc, #76]	; (8002f1c <HAL_UART_RxCpltCallback+0x168>)
 8002ece:	54d1      	strb	r1, [r2, r3]
 8002ed0:	e005      	b.n	8002ede <HAL_UART_RxCpltCallback+0x12a>
			}
		}
		else
		{
			bt_rx_index = 0;
 8002ed2:	4b10      	ldr	r3, [pc, #64]	; (8002f14 <HAL_UART_RxCpltCallback+0x160>)
 8002ed4:	2200      	movs	r2, #0
 8002ed6:	601a      	str	r2, [r3, #0]
			printf("Message Overflow !!!\n");
 8002ed8:	480c      	ldr	r0, [pc, #48]	; (8002f0c <HAL_UART_RxCpltCallback+0x158>)
 8002eda:	f007 f81d 	bl	8009f18 <puts>
		}

		// 주의: 반드시 HAL_UART_Receive_IT() 함수를 call 해줘야 다음 인터럽트가 이어서 발생이 가능해진다.
		HAL_UART_Receive_IT(&huart6, &bt_rx_data, 1);
 8002ede:	2201      	movs	r2, #1
 8002ee0:	490d      	ldr	r1, [pc, #52]	; (8002f18 <HAL_UART_RxCpltCallback+0x164>)
 8002ee2:	480b      	ldr	r0, [pc, #44]	; (8002f10 <HAL_UART_RxCpltCallback+0x15c>)
 8002ee4:	f005 fcdd 	bl	80088a2 <HAL_UART_Receive_IT>
	}
}
 8002ee8:	bf00      	nop
 8002eea:	370c      	adds	r7, #12
 8002eec:	46bd      	mov	sp, r7
 8002eee:	bd90      	pop	{r4, r7, pc}
 8002ef0:	2000065c 	.word	0x2000065c
 8002ef4:	20000f58 	.word	0x20000f58
 8002ef8:	66666667 	.word	0x66666667
 8002efc:	20000f54 	.word	0x20000f54
 8002f00:	20000f5c 	.word	0x20000f5c
 8002f04:	20000f8d 	.word	0x20000f8d
 8002f08:	20000c34 	.word	0x20000c34
 8002f0c:	0800af40 	.word	0x0800af40
 8002f10:	200006a0 	.word	0x200006a0
 8002f14:	20000f88 	.word	0x20000f88
 8002f18:	20000f8e 	.word	0x20000f8e
 8002f1c:	20000f60 	.word	0x20000f60
 8002f20:	20000f8c 	.word	0x20000f8c

08002f24 <Ultrasonic_Trigger>:

/*
 * desc: HC-SR04 초음파센서의 데이터 시트에서 정의하고 있는대로 트리거 클락 신호를 생성한다.
 */
void Ultrasonic_Trigger(void)
{
 8002f24:	b580      	push	{r7, lr}
 8002f26:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(ULTRASONIC_TRIGGER_GPIO_Port, ULTRASONIC_TRIGGER_Pin, 0);
 8002f28:	2200      	movs	r2, #0
 8002f2a:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8002f2e:	480b      	ldr	r0, [pc, #44]	; (8002f5c <Ultrasonic_Trigger+0x38>)
 8002f30:	f001 ffc4 	bl	8004ebc <HAL_GPIO_WritePin>
	delay_us(2);
 8002f34:	2002      	movs	r0, #2
 8002f36:	f7ff feef 	bl	8002d18 <delay_us>
	HAL_GPIO_WritePin(ULTRASONIC_TRIGGER_GPIO_Port, ULTRASONIC_TRIGGER_Pin, 1);
 8002f3a:	2201      	movs	r2, #1
 8002f3c:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8002f40:	4806      	ldr	r0, [pc, #24]	; (8002f5c <Ultrasonic_Trigger+0x38>)
 8002f42:	f001 ffbb 	bl	8004ebc <HAL_GPIO_WritePin>
	delay_us(10);
 8002f46:	200a      	movs	r0, #10
 8002f48:	f7ff fee6 	bl	8002d18 <delay_us>
	HAL_GPIO_WritePin(ULTRASONIC_TRIGGER_GPIO_Port, ULTRASONIC_TRIGGER_Pin, 0);
 8002f4c:	2200      	movs	r2, #0
 8002f4e:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8002f52:	4802      	ldr	r0, [pc, #8]	; (8002f5c <Ultrasonic_Trigger+0x38>)
 8002f54:	f001 ffb2 	bl	8004ebc <HAL_GPIO_WritePin>
}
 8002f58:	bf00      	nop
 8002f5a:	bd80      	pop	{r7, pc}
 8002f5c:	40021400 	.word	0x40021400

08002f60 <WashingMachine_Init>:

/*
 * desc: 세탁기 프로그램 구동에 필요한 H/W를 켠다.
 */
void WashingMachine_Init(void)
{
 8002f60:	b580      	push	{r7, lr}
 8002f62:	af00      	add	r7, sp, #0
	HAL_UART_Receive_IT(&huart3, &rx_data, 1); // activate interrupt from RX huart3
 8002f64:	2201      	movs	r2, #1
 8002f66:	4914      	ldr	r1, [pc, #80]	; (8002fb8 <WashingMachine_Init+0x58>)
 8002f68:	4814      	ldr	r0, [pc, #80]	; (8002fbc <WashingMachine_Init+0x5c>)
 8002f6a:	f005 fc9a 	bl	80088a2 <HAL_UART_Receive_IT>
	HAL_UART_Receive_IT(&huart6, &bt_rx_data, 1); // activate interrupt from RX huart6
 8002f6e:	2201      	movs	r2, #1
 8002f70:	4913      	ldr	r1, [pc, #76]	; (8002fc0 <WashingMachine_Init+0x60>)
 8002f72:	4814      	ldr	r0, [pc, #80]	; (8002fc4 <WashingMachine_Init+0x64>)
 8002f74:	f005 fc95 	bl	80088a2 <HAL_UART_Receive_IT>

	HAL_TIM_PWM_Start(&htim2, TIM_CHANNEL_1); // 세탁기 뚜껑 개폐용 SERVO motor 구동하기 위해 필요
 8002f78:	2100      	movs	r1, #0
 8002f7a:	4813      	ldr	r0, [pc, #76]	; (8002fc8 <WashingMachine_Init+0x68>)
 8002f7c:	f004 f802 	bl	8006f84 <HAL_TIM_PWM_Start>
	HAL_TIM_IC_Start_IT(&htim3, TIM_CHANNEL_1); // 세탁기 뚜껑 개폐 상태 확인하는 초음파센서 활용하기 위해 필요
 8002f80:	2100      	movs	r1, #0
 8002f82:	4812      	ldr	r0, [pc, #72]	; (8002fcc <WashingMachine_Init+0x6c>)
 8002f84:	f004 fa2c 	bl	80073e0 <HAL_TIM_IC_Start_IT>
	HAL_TIM_PWM_Start_IT(&htim4, TIM_CHANNEL_1); // 드럼통 동작용 DC motor 구동하기 위해 필요
 8002f88:	2100      	movs	r1, #0
 8002f8a:	4811      	ldr	r0, [pc, #68]	; (8002fd0 <WashingMachine_Init+0x70>)
 8002f8c:	f004 f8c2 	bl	8007114 <HAL_TIM_PWM_Start_IT>
	HAL_TIM_Base_Start_IT(&htim10); // 다수의 10ms 타이머 활옹하기 위해 필요
 8002f90:	4810      	ldr	r0, [pc, #64]	; (8002fd4 <WashingMachine_Init+0x74>)
 8002f92:	f003 ff37 	bl	8006e04 <HAL_TIM_Base_Start_IT>
	HAL_TIM_Base_Start_IT(&htim11); // DHT11센서에서 delay_us() 함수가 올바르게 작동해야 하므로 필요
 8002f96:	4810      	ldr	r0, [pc, #64]	; (8002fd8 <WashingMachine_Init+0x78>)
 8002f98:	f003 ff34 	bl	8006e04 <HAL_TIM_Base_Start_IT>
	HAL_TIM_PWM_Start(&htim9, TIM_CHANNEL_1); // 세탁, 헹굼, 탈수 동작완료 안내 부저 작동을 위해 필요
 8002f9c:	2100      	movs	r1, #0
 8002f9e:	480f      	ldr	r0, [pc, #60]	; (8002fdc <WashingMachine_Init+0x7c>)
 8002fa0:	f003 fff0 	bl	8006f84 <HAL_TIM_PWM_Start>

	Buzzer_Turn_Off(); // 최초에 부저 소리 안나게 초기화
 8002fa4:	f7fe f896 	bl	80010d4 <Buzzer_Turn_Off>
	I2C_LCD_Init(); // 세탁기 상태 보여주는 LCD 활용하기 위해 필요
 8002fa8:	f7fe f80a 	bl	8000fc0 <I2C_LCD_Init>
	Idle_Mode_Display(); // 최초에 idle 모드 I2C LED 화면 출력 위해 필요
 8002fac:	f000 fe6e 	bl	8003c8c <Idle_Mode_Display>
	DHT11_Init(); // 탈수 완료 여부 확인하는 온습도 센서 활용하기 위해 필요
 8002fb0:	f7fd fee6 	bl	8000d80 <DHT11_Init>
}
 8002fb4:	bf00      	nop
 8002fb6:	bd80      	pop	{r7, pc}
 8002fb8:	20000f8d 	.word	0x20000f8d
 8002fbc:	2000065c 	.word	0x2000065c
 8002fc0:	20000f8e 	.word	0x20000f8e
 8002fc4:	200006a0 	.word	0x200006a0
 8002fc8:	20000464 	.word	0x20000464
 8002fcc:	200004ac 	.word	0x200004ac
 8002fd0:	200004f4 	.word	0x200004f4
 8002fd4:	200005cc 	.word	0x200005cc
 8002fd8:	20000614 	.word	0x20000614
 8002fdc:	20000584 	.word	0x20000584

08002fe0 <WashingMachine_Processing>:

/*
 * desc: 세탁기 프로그램의 메인 동작을 결정하는 함수이다.
 */
void WashingMachine_Processing(void)
{
 8002fe0:	b580      	push	{r7, lr}
 8002fe2:	af00      	add	r7, sp, #0
	switch (WashingMachine_curr_status)
 8002fe4:	4b0f      	ldr	r3, [pc, #60]	; (8003024 <WashingMachine_Processing+0x44>)
 8002fe6:	781b      	ldrb	r3, [r3, #0]
 8002fe8:	2b03      	cmp	r3, #3
 8002fea:	d817      	bhi.n	800301c <WashingMachine_Processing+0x3c>
 8002fec:	a201      	add	r2, pc, #4	; (adr r2, 8002ff4 <WashingMachine_Processing+0x14>)
 8002fee:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002ff2:	bf00      	nop
 8002ff4:	08003005 	.word	0x08003005
 8002ff8:	0800300b 	.word	0x0800300b
 8002ffc:	08003011 	.word	0x08003011
 8003000:	08003017 	.word	0x08003017
	{
		case IDLE_MODE:
			Idle_Mode_Laundry();
 8003004:	f000 f810 	bl	8003028 <Idle_Mode_Laundry>
			break;
 8003008:	e009      	b.n	800301e <WashingMachine_Processing+0x3e>

		case WASH_MODE:
			Wash_Mode_Laundry();
 800300a:	f000 f83d 	bl	8003088 <Wash_Mode_Laundry>
			break;
 800300e:	e006      	b.n	800301e <WashingMachine_Processing+0x3e>

		case RINSE_MODE:
			Rinse_Mode_Laundry();
 8003010:	f000 fa18 	bl	8003444 <Rinse_Mode_Laundry>
			break;
 8003014:	e003      	b.n	800301e <WashingMachine_Processing+0x3e>

		case SPIN_MODE:
			Spin_Mode_Laundry();
 8003016:	f000 fbdb 	bl	80037d0 <Spin_Mode_Laundry>
			break;
 800301a:	e000      	b.n	800301e <WashingMachine_Processing+0x3e>

		default:
			break;
 800301c:	bf00      	nop
	}
}
 800301e:	bf00      	nop
 8003020:	bd80      	pop	{r7, pc}
 8003022:	bf00      	nop
 8003024:	20000f90 	.word	0x20000f90

08003028 <Idle_Mode_Laundry>:

/*
 * desc: 대기 상태에 관련된 동작을 실행하는 함수이다.
 */
static void Idle_Mode_Laundry(void)
{
 8003028:	b580      	push	{r7, lr}
 800302a:	af00      	add	r7, sp, #0
	Mode_Complete_Alarm();
 800302c:	f7fe f85e 	bl	80010ec <Mode_Complete_Alarm>

	open_WashingMachine_Lid();
 8003030:	f7ff f8c2 	bl	80021b8 <open_WashingMachine_Lid>
	DCmotor_Break();
 8003034:	f7fe f8da 	bl	80011ec <DCmotor_Break>
	LEDbar_All_Off();
 8003038:	f7fe fa6e 	bl	8001518 <LEDbar_All_Off>
	FND4digit_off();
 800303c:	f7fe f8fa 	bl	8001234 <FND4digit_off>

	Idle_Mode_Display(); // 아이들 모드일때는 fnd 안쓰고 있기 때문에 led가 핑글핑글 돌면서 시간 표시해줘도 됨
 8003040:	f000 fe24 	bl	8003c8c <Idle_Mode_Display>

	if (Get_Button(BUTTON0_GPIO_Port, BUTTON0_Pin, 0) == BUTTON_PRESS)
 8003044:	2200      	movs	r2, #0
 8003046:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 800304a:	480d      	ldr	r0, [pc, #52]	; (8003080 <Idle_Mode_Laundry+0x58>)
 800304c:	f7fd fffe 	bl	800104c <Get_Button>
 8003050:	4603      	mov	r3, r0
 8003052:	2b00      	cmp	r3, #0
 8003054:	d111      	bne.n	800307a <Idle_Mode_Laundry+0x52>
	{
		WashingMachine_curr_status++;
 8003056:	4b0b      	ldr	r3, [pc, #44]	; (8003084 <Idle_Mode_Laundry+0x5c>)
 8003058:	781b      	ldrb	r3, [r3, #0]
 800305a:	3301      	adds	r3, #1
 800305c:	b2da      	uxtb	r2, r3
 800305e:	4b09      	ldr	r3, [pc, #36]	; (8003084 <Idle_Mode_Laundry+0x5c>)
 8003060:	701a      	strb	r2, [r3, #0]
		WashingMachine_curr_status %= 4;
 8003062:	4b08      	ldr	r3, [pc, #32]	; (8003084 <Idle_Mode_Laundry+0x5c>)
 8003064:	781b      	ldrb	r3, [r3, #0]
 8003066:	f003 0303 	and.w	r3, r3, #3
 800306a:	b2da      	uxtb	r2, r3
 800306c:	4b05      	ldr	r3, [pc, #20]	; (8003084 <Idle_Mode_Laundry+0x5c>)
 800306e:	701a      	strb	r2, [r3, #0]
		LCD_Command(CLEAR_DISPLAY); // 버튼을 누르는 순간마다 clear display해줘서 쓰레기값 방지
 8003070:	2001      	movs	r0, #1
 8003072:	f7fd ff3d 	bl	8000ef0 <LCD_Command>
		Wash_Mode_Setting_display(); // 순환식 구조의 다음인 세탁모드를 출력
 8003076:	f000 fe63 	bl	8003d40 <Wash_Mode_Setting_display>
	}
}
 800307a:	bf00      	nop
 800307c:	bd80      	pop	{r7, pc}
 800307e:	bf00      	nop
 8003080:	40021000 	.word	0x40021000
 8003084:	20000f90 	.word	0x20000f90

08003088 <Wash_Mode_Laundry>:
/*
 * desc: "세탁/헹굼/탈수" 중 "세탁"에 관련된 동작을 실행하는 함수이다.
 *       세탁모드에서 드럼통 모터는 70%의 고정 duty cycle 출력으로 작동한다.
 */
static void Wash_Mode_Laundry(void)
{
 8003088:	b580      	push	{r7, lr}
 800308a:	b082      	sub	sp, #8
 800308c:	af02      	add	r7, sp, #8
	static uint8_t wash_mode_start_stop_flag = STOP;
	static uint8_t dcmotor_forward_backward_flag = FORWARD;


	/************************BEGIN 기본 동작 부분************************/
	Mode_Complete_Alarm();
 800308e:	f7fe f82d 	bl	80010ec <Mode_Complete_Alarm>

	if (wash_mode_start_stop_flag == STOP)
 8003092:	4b2c      	ldr	r3, [pc, #176]	; (8003144 <Wash_Mode_Laundry+0xbc>)
 8003094:	781b      	ldrb	r3, [r3, #0]
 8003096:	2b00      	cmp	r3, #0
 8003098:	d108      	bne.n	80030ac <Wash_Mode_Laundry+0x24>
	{
		DCmotor_Break();
 800309a:	f7fe f8a7 	bl	80011ec <DCmotor_Break>
		LEDbar_All_Off();
 800309e:	f7fe fa3b 	bl	8001518 <LEDbar_All_Off>
		open_WashingMachine_Lid();
 80030a2:	f7ff f889 	bl	80021b8 <open_WashingMachine_Lid>
		FND4digit_off();
 80030a6:	f7fe f8c5 	bl	8001234 <FND4digit_off>
 80030aa:	e06a      	b.n	8003182 <Wash_Mode_Laundry+0xfa>
	}
	else if (wash_mode_start_stop_flag == START && wash_remain_time > 0)
 80030ac:	4b25      	ldr	r3, [pc, #148]	; (8003144 <Wash_Mode_Laundry+0xbc>)
 80030ae:	781b      	ldrb	r3, [r3, #0]
 80030b0:	2b01      	cmp	r3, #1
 80030b2:	d153      	bne.n	800315c <Wash_Mode_Laundry+0xd4>
 80030b4:	4b24      	ldr	r3, [pc, #144]	; (8003148 <Wash_Mode_Laundry+0xc0>)
 80030b6:	681b      	ldr	r3, [r3, #0]
 80030b8:	2b00      	cmp	r3, #0
 80030ba:	dd4f      	ble.n	800315c <Wash_Mode_Laundry+0xd4>
	{
		// 완료부저가 실행중이더라도, 다시 모드가 시작되면 당연히 부저는 꺼져야함
		mode_complete_alarm_stop_start_flag = STOP;
 80030bc:	4b23      	ldr	r3, [pc, #140]	; (800314c <Wash_Mode_Laundry+0xc4>)
 80030be:	2200      	movs	r2, #0
 80030c0:	701a      	strb	r2, [r3, #0]

		// 남은시간은 자동으로 1초씩 감소
		if (TIM10_10ms_WM_wash_timer > 100)
 80030c2:	4b23      	ldr	r3, [pc, #140]	; (8003150 <Wash_Mode_Laundry+0xc8>)
 80030c4:	681b      	ldr	r3, [r3, #0]
 80030c6:	2b64      	cmp	r3, #100	; 0x64
 80030c8:	d919      	bls.n	80030fe <Wash_Mode_Laundry+0x76>
		{
			TIM10_10ms_WM_wash_timer = 0;
 80030ca:	4b21      	ldr	r3, [pc, #132]	; (8003150 <Wash_Mode_Laundry+0xc8>)
 80030cc:	2200      	movs	r2, #0
 80030ce:	601a      	str	r2, [r3, #0]
			wash_remain_time--;
 80030d0:	4b1d      	ldr	r3, [pc, #116]	; (8003148 <Wash_Mode_Laundry+0xc0>)
 80030d2:	681b      	ldr	r3, [r3, #0]
 80030d4:	3b01      	subs	r3, #1
 80030d6:	4a1c      	ldr	r2, [pc, #112]	; (8003148 <Wash_Mode_Laundry+0xc0>)
 80030d8:	6013      	str	r3, [r2, #0]
			if (wash_remain_time < 0) {wash_remain_time = 0;}
 80030da:	4b1b      	ldr	r3, [pc, #108]	; (8003148 <Wash_Mode_Laundry+0xc0>)
 80030dc:	681b      	ldr	r3, [r3, #0]
 80030de:	2b00      	cmp	r3, #0
 80030e0:	da02      	bge.n	80030e8 <Wash_Mode_Laundry+0x60>
 80030e2:	4b19      	ldr	r3, [pc, #100]	; (8003148 <Wash_Mode_Laundry+0xc0>)
 80030e4:	2200      	movs	r2, #0
 80030e6:	601a      	str	r2, [r3, #0]

			if (dcmotor_forward_backward_flag == FORWARD)
 80030e8:	4b1a      	ldr	r3, [pc, #104]	; (8003154 <Wash_Mode_Laundry+0xcc>)
 80030ea:	781b      	ldrb	r3, [r3, #0]
 80030ec:	2b00      	cmp	r3, #0
 80030ee:	d103      	bne.n	80030f8 <Wash_Mode_Laundry+0x70>
			{
				dcmotor_forward_backward_flag = BACKWARD;
 80030f0:	4b18      	ldr	r3, [pc, #96]	; (8003154 <Wash_Mode_Laundry+0xcc>)
 80030f2:	2201      	movs	r2, #1
 80030f4:	701a      	strb	r2, [r3, #0]
 80030f6:	e002      	b.n	80030fe <Wash_Mode_Laundry+0x76>
			}
			else
			{
				dcmotor_forward_backward_flag = FORWARD;
 80030f8:	4b16      	ldr	r3, [pc, #88]	; (8003154 <Wash_Mode_Laundry+0xcc>)
 80030fa:	2200      	movs	r2, #0
 80030fc:	701a      	strb	r2, [r3, #0]
			}
		}

		// 세탁모드에서 드럼통을 앞뒤로 흔들어주기 위해서..
		if (dcmotor_forward_backward_flag == 0)
 80030fe:	4b15      	ldr	r3, [pc, #84]	; (8003154 <Wash_Mode_Laundry+0xcc>)
 8003100:	781b      	ldrb	r3, [r3, #0]
 8003102:	2b00      	cmp	r3, #0
 8003104:	d102      	bne.n	800310c <Wash_Mode_Laundry+0x84>
		{
			DCmotor_Forward_Rotate();
 8003106:	f7fe f84d 	bl	80011a4 <DCmotor_Forward_Rotate>
 800310a:	e001      	b.n	8003110 <Wash_Mode_Laundry+0x88>
		}
		else
		{
			DCmotor_Backward_Rotate();
 800310c:	f7fe f85c 	bl	80011c8 <DCmotor_Backward_Rotate>
		}

		close_WashingMachine_Lid();
 8003110:	f7ff f860 	bl	80021d4 <close_WashingMachine_Lid>
		FND4digit_time_display(wash_remain_time);
 8003114:	4b0c      	ldr	r3, [pc, #48]	; (8003148 <Wash_Mode_Laundry+0xc0>)
 8003116:	681b      	ldr	r3, [r3, #0]
 8003118:	4618      	mov	r0, r3
 800311a:	f7fe f8a9 	bl	8001270 <FND4digit_time_display>
		LEDbar_Flower_On();
 800311e:	f7fe fa59 	bl	80015d4 <LEDbar_Flower_On>

		// 뚜껑이 열려있으면 동작을 중지하고 idle 화면으로 이동
		if (Check_Lid_Open())
 8003122:	f000 fd31 	bl	8003b88 <Check_Lid_Open>
 8003126:	4603      	mov	r3, r0
 8003128:	2b00      	cmp	r3, #0
 800312a:	d02a      	beq.n	8003182 <Wash_Mode_Laundry+0xfa>
		{
			mode_complete_alarm_stop_start_flag = STOP;
 800312c:	4b07      	ldr	r3, [pc, #28]	; (800314c <Wash_Mode_Laundry+0xc4>)
 800312e:	2200      	movs	r2, #0
 8003130:	701a      	strb	r2, [r3, #0]
			WashingMachine_curr_status = 0;
 8003132:	4b09      	ldr	r3, [pc, #36]	; (8003158 <Wash_Mode_Laundry+0xd0>)
 8003134:	2200      	movs	r2, #0
 8003136:	701a      	strb	r2, [r3, #0]
			LCD_Command(CLEAR_DISPLAY);
 8003138:	2001      	movs	r0, #1
 800313a:	f7fd fed9 	bl	8000ef0 <LCD_Command>
			Idle_Mode_Display();
 800313e:	f000 fda5 	bl	8003c8c <Idle_Mode_Display>
		if (Check_Lid_Open())
 8003142:	e01e      	b.n	8003182 <Wash_Mode_Laundry+0xfa>
 8003144:	20001008 	.word	0x20001008
 8003148:	20000fc0 	.word	0x20000fc0
 800314c:	20000f8f 	.word	0x20000f8f
 8003150:	20000c1c 	.word	0x20000c1c
 8003154:	20001009 	.word	0x20001009
 8003158:	20000f90 	.word	0x20000f90
		}
	}
	else // 플래그는 start이지만 남은시간이 0이하가 된 경우 여기로 빠짐
	{
		mode_complete_alarm_stop_start_flag = START;
 800315c:	4bae      	ldr	r3, [pc, #696]	; (8003418 <Wash_Mode_Laundry+0x390>)
 800315e:	2201      	movs	r2, #1
 8003160:	701a      	strb	r2, [r3, #0]
		wash_mode_start_stop_flag = STOP;
 8003162:	4bae      	ldr	r3, [pc, #696]	; (800341c <Wash_Mode_Laundry+0x394>)
 8003164:	2200      	movs	r2, #0
 8003166:	701a      	strb	r2, [r3, #0]

		DCmotor_Break();
 8003168:	f7fe f840 	bl	80011ec <DCmotor_Break>
		LEDbar_All_Off();
 800316c:	f7fe f9d4 	bl	8001518 <LEDbar_All_Off>
		open_WashingMachine_Lid();
 8003170:	f7ff f822 	bl	80021b8 <open_WashingMachine_Lid>
		FND4digit_off();
 8003174:	f7fe f85e 	bl	8001234 <FND4digit_off>

		// 완료가 되었다면 그냥 세탁 셋팅 화면을 다시 출력
		LCD_Command(CLEAR_DISPLAY);
 8003178:	2001      	movs	r0, #1
 800317a:	f7fd feb9 	bl	8000ef0 <LCD_Command>
		Wash_Mode_Setting_display();
 800317e:	f000 fddf 	bl	8003d40 <Wash_Mode_Setting_display>
	}
	/************************END 기본 동작 부분************************/

	/************************BEGIN 버튼 입력 인터럽트 부분************************/
	// 세탁 모드 상태를 기억한 상태로 다음 모드로 이동
	if (Get_Button(BUTTON0_GPIO_Port, BUTTON0_Pin, 0) == BUTTON_PRESS)
 8003182:	2200      	movs	r2, #0
 8003184:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8003188:	48a5      	ldr	r0, [pc, #660]	; (8003420 <Wash_Mode_Laundry+0x398>)
 800318a:	f7fd ff5f 	bl	800104c <Get_Button>
 800318e:	4603      	mov	r3, r0
 8003190:	2b00      	cmp	r3, #0
 8003192:	d114      	bne.n	80031be <Wash_Mode_Laundry+0x136>
	{
		mode_complete_alarm_stop_start_flag = STOP; // 완료 부저가 진행중일 경우 아예 꺼버리는게 논리적으로 맞음
 8003194:	4ba0      	ldr	r3, [pc, #640]	; (8003418 <Wash_Mode_Laundry+0x390>)
 8003196:	2200      	movs	r2, #0
 8003198:	701a      	strb	r2, [r3, #0]

		WashingMachine_curr_status++;
 800319a:	4ba2      	ldr	r3, [pc, #648]	; (8003424 <Wash_Mode_Laundry+0x39c>)
 800319c:	781b      	ldrb	r3, [r3, #0]
 800319e:	3301      	adds	r3, #1
 80031a0:	b2da      	uxtb	r2, r3
 80031a2:	4ba0      	ldr	r3, [pc, #640]	; (8003424 <Wash_Mode_Laundry+0x39c>)
 80031a4:	701a      	strb	r2, [r3, #0]
		WashingMachine_curr_status %= 4;
 80031a6:	4b9f      	ldr	r3, [pc, #636]	; (8003424 <Wash_Mode_Laundry+0x39c>)
 80031a8:	781b      	ldrb	r3, [r3, #0]
 80031aa:	f003 0303 	and.w	r3, r3, #3
 80031ae:	b2da      	uxtb	r2, r3
 80031b0:	4b9c      	ldr	r3, [pc, #624]	; (8003424 <Wash_Mode_Laundry+0x39c>)
 80031b2:	701a      	strb	r2, [r3, #0]
		LCD_Command(CLEAR_DISPLAY); // 버튼을 누르는 순간마다 clear display해줘서 쓰레기값 방지
 80031b4:	2001      	movs	r0, #1
 80031b6:	f7fd fe9b 	bl	8000ef0 <LCD_Command>
		Rinse_Mode_Setting_display();
 80031ba:	f000 fe3b 	bl	8003e34 <Rinse_Mode_Setting_display>
	}

	// 세탁 횟수를 1회 증가시킨다(1회는 10초로 간주)
	if (Get_Button(BUTTON1_GPIO_Port, BUTTON1_Pin, 1) == BUTTON_PRESS)
 80031be:	2201      	movs	r2, #1
 80031c0:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 80031c4:	4896      	ldr	r0, [pc, #600]	; (8003420 <Wash_Mode_Laundry+0x398>)
 80031c6:	f7fd ff41 	bl	800104c <Get_Button>
 80031ca:	4603      	mov	r3, r0
 80031cc:	2b00      	cmp	r3, #0
 80031ce:	d109      	bne.n	80031e4 <Wash_Mode_Laundry+0x15c>
	{
		wash_remain_time += 10;
 80031d0:	4b95      	ldr	r3, [pc, #596]	; (8003428 <Wash_Mode_Laundry+0x3a0>)
 80031d2:	681b      	ldr	r3, [r3, #0]
 80031d4:	330a      	adds	r3, #10
 80031d6:	4a94      	ldr	r2, [pc, #592]	; (8003428 <Wash_Mode_Laundry+0x3a0>)
 80031d8:	6013      	str	r3, [r2, #0]
		LCD_Command(CLEAR_DISPLAY); // 버튼을 누르는 순간마다 clear display해줘서 쓰레기값 방지
 80031da:	2001      	movs	r0, #1
 80031dc:	f7fd fe88 	bl	8000ef0 <LCD_Command>
		Wash_Mode_Setting_display();
 80031e0:	f000 fdae 	bl	8003d40 <Wash_Mode_Setting_display>
	}

	// 세탁 횟수를 1회 감소시킨다.(1회는 10초로 간주)
	if (Get_Button(BUTTON2_GPIO_Port, BUTTON2_Pin, 2) == BUTTON_PRESS)
 80031e4:	2202      	movs	r2, #2
 80031e6:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 80031ea:	488d      	ldr	r0, [pc, #564]	; (8003420 <Wash_Mode_Laundry+0x398>)
 80031ec:	f7fd ff2e 	bl	800104c <Get_Button>
 80031f0:	4603      	mov	r3, r0
 80031f2:	2b00      	cmp	r3, #0
 80031f4:	d110      	bne.n	8003218 <Wash_Mode_Laundry+0x190>
	{
		wash_remain_time -= 10;
 80031f6:	4b8c      	ldr	r3, [pc, #560]	; (8003428 <Wash_Mode_Laundry+0x3a0>)
 80031f8:	681b      	ldr	r3, [r3, #0]
 80031fa:	3b0a      	subs	r3, #10
 80031fc:	4a8a      	ldr	r2, [pc, #552]	; (8003428 <Wash_Mode_Laundry+0x3a0>)
 80031fe:	6013      	str	r3, [r2, #0]
		if (wash_remain_time < 0) {wash_remain_time = 0;}
 8003200:	4b89      	ldr	r3, [pc, #548]	; (8003428 <Wash_Mode_Laundry+0x3a0>)
 8003202:	681b      	ldr	r3, [r3, #0]
 8003204:	2b00      	cmp	r3, #0
 8003206:	da02      	bge.n	800320e <Wash_Mode_Laundry+0x186>
 8003208:	4b87      	ldr	r3, [pc, #540]	; (8003428 <Wash_Mode_Laundry+0x3a0>)
 800320a:	2200      	movs	r2, #0
 800320c:	601a      	str	r2, [r3, #0]
		LCD_Command(CLEAR_DISPLAY); // 버튼을 누르는 순간마다 clear display해줘서 쓰레기값 방지
 800320e:	2001      	movs	r0, #1
 8003210:	f7fd fe6e 	bl	8000ef0 <LCD_Command>
		Wash_Mode_Setting_display();
 8003214:	f000 fd94 	bl	8003d40 <Wash_Mode_Setting_display>
	}

	// 동작 시간을 설정 완료했다면, 세탁기 구동을 시작한다.
	if (Get_Button(BUTTON3_GPIO_Port, BUTTON3_Pin, 3) == BUTTON_PRESS)
 8003218:	2203      	movs	r2, #3
 800321a:	f44f 6180 	mov.w	r1, #1024	; 0x400
 800321e:	4880      	ldr	r0, [pc, #512]	; (8003420 <Wash_Mode_Laundry+0x398>)
 8003220:	f7fd ff14 	bl	800104c <Get_Button>
 8003224:	4603      	mov	r3, r0
 8003226:	2b00      	cmp	r3, #0
 8003228:	f040 80bc 	bne.w	80033a4 <Wash_Mode_Laundry+0x31c>
	{
		wash_mode_start_stop_flag = START;
 800322c:	4b7b      	ldr	r3, [pc, #492]	; (800341c <Wash_Mode_Laundry+0x394>)
 800322e:	2201      	movs	r2, #1
 8003230:	701a      	strb	r2, [r3, #0]

		HAL_RTC_GetTime(&hrtc, &wash_complete_time, RTC_FORMAT_BCD);
 8003232:	2201      	movs	r2, #1
 8003234:	497d      	ldr	r1, [pc, #500]	; (800342c <Wash_Mode_Laundry+0x3a4>)
 8003236:	487e      	ldr	r0, [pc, #504]	; (8003430 <Wash_Mode_Laundry+0x3a8>)
 8003238:	f003 fba6 	bl	8006988 <HAL_RTC_GetTime>
		wash_complete_time.Hours += dec2bcd(wash_remain_time / 3600);
 800323c:	4b7a      	ldr	r3, [pc, #488]	; (8003428 <Wash_Mode_Laundry+0x3a0>)
 800323e:	681b      	ldr	r3, [r3, #0]
 8003240:	4a7c      	ldr	r2, [pc, #496]	; (8003434 <Wash_Mode_Laundry+0x3ac>)
 8003242:	fb82 1203 	smull	r1, r2, r2, r3
 8003246:	441a      	add	r2, r3
 8003248:	12d2      	asrs	r2, r2, #11
 800324a:	17db      	asrs	r3, r3, #31
 800324c:	1ad3      	subs	r3, r2, r3
 800324e:	b2db      	uxtb	r3, r3
 8003250:	4618      	mov	r0, r3
 8003252:	f7fe f93d 	bl	80014d0 <dec2bcd>
 8003256:	4603      	mov	r3, r0
 8003258:	461a      	mov	r2, r3
 800325a:	4b74      	ldr	r3, [pc, #464]	; (800342c <Wash_Mode_Laundry+0x3a4>)
 800325c:	781b      	ldrb	r3, [r3, #0]
 800325e:	4413      	add	r3, r2
 8003260:	b2da      	uxtb	r2, r3
 8003262:	4b72      	ldr	r3, [pc, #456]	; (800342c <Wash_Mode_Laundry+0x3a4>)
 8003264:	701a      	strb	r2, [r3, #0]
		wash_complete_time.Minutes += dec2bcd((wash_remain_time % 3600) / 60);
 8003266:	4b70      	ldr	r3, [pc, #448]	; (8003428 <Wash_Mode_Laundry+0x3a0>)
 8003268:	681a      	ldr	r2, [r3, #0]
 800326a:	4b72      	ldr	r3, [pc, #456]	; (8003434 <Wash_Mode_Laundry+0x3ac>)
 800326c:	fb83 1302 	smull	r1, r3, r3, r2
 8003270:	4413      	add	r3, r2
 8003272:	12d9      	asrs	r1, r3, #11
 8003274:	17d3      	asrs	r3, r2, #31
 8003276:	1acb      	subs	r3, r1, r3
 8003278:	f44f 6161 	mov.w	r1, #3600	; 0xe10
 800327c:	fb01 f303 	mul.w	r3, r1, r3
 8003280:	1ad3      	subs	r3, r2, r3
 8003282:	4a6d      	ldr	r2, [pc, #436]	; (8003438 <Wash_Mode_Laundry+0x3b0>)
 8003284:	fb82 1203 	smull	r1, r2, r2, r3
 8003288:	441a      	add	r2, r3
 800328a:	1152      	asrs	r2, r2, #5
 800328c:	17db      	asrs	r3, r3, #31
 800328e:	1ad3      	subs	r3, r2, r3
 8003290:	b2db      	uxtb	r3, r3
 8003292:	4618      	mov	r0, r3
 8003294:	f7fe f91c 	bl	80014d0 <dec2bcd>
 8003298:	4603      	mov	r3, r0
 800329a:	461a      	mov	r2, r3
 800329c:	4b63      	ldr	r3, [pc, #396]	; (800342c <Wash_Mode_Laundry+0x3a4>)
 800329e:	785b      	ldrb	r3, [r3, #1]
 80032a0:	4413      	add	r3, r2
 80032a2:	b2da      	uxtb	r2, r3
 80032a4:	4b61      	ldr	r3, [pc, #388]	; (800342c <Wash_Mode_Laundry+0x3a4>)
 80032a6:	705a      	strb	r2, [r3, #1]
		wash_complete_time.Seconds += dec2bcd((wash_remain_time % 3600) % 60);
 80032a8:	4b5f      	ldr	r3, [pc, #380]	; (8003428 <Wash_Mode_Laundry+0x3a0>)
 80032aa:	681b      	ldr	r3, [r3, #0]
 80032ac:	4a61      	ldr	r2, [pc, #388]	; (8003434 <Wash_Mode_Laundry+0x3ac>)
 80032ae:	fb82 1203 	smull	r1, r2, r2, r3
 80032b2:	441a      	add	r2, r3
 80032b4:	12d1      	asrs	r1, r2, #11
 80032b6:	17da      	asrs	r2, r3, #31
 80032b8:	1a8a      	subs	r2, r1, r2
 80032ba:	f44f 6161 	mov.w	r1, #3600	; 0xe10
 80032be:	fb01 f202 	mul.w	r2, r1, r2
 80032c2:	1a9a      	subs	r2, r3, r2
 80032c4:	4b5c      	ldr	r3, [pc, #368]	; (8003438 <Wash_Mode_Laundry+0x3b0>)
 80032c6:	fb83 1302 	smull	r1, r3, r3, r2
 80032ca:	4413      	add	r3, r2
 80032cc:	1159      	asrs	r1, r3, #5
 80032ce:	17d3      	asrs	r3, r2, #31
 80032d0:	1ac9      	subs	r1, r1, r3
 80032d2:	460b      	mov	r3, r1
 80032d4:	011b      	lsls	r3, r3, #4
 80032d6:	1a5b      	subs	r3, r3, r1
 80032d8:	009b      	lsls	r3, r3, #2
 80032da:	1ad1      	subs	r1, r2, r3
 80032dc:	b2cb      	uxtb	r3, r1
 80032de:	4618      	mov	r0, r3
 80032e0:	f7fe f8f6 	bl	80014d0 <dec2bcd>
 80032e4:	4603      	mov	r3, r0
 80032e6:	461a      	mov	r2, r3
 80032e8:	4b50      	ldr	r3, [pc, #320]	; (800342c <Wash_Mode_Laundry+0x3a4>)
 80032ea:	789b      	ldrb	r3, [r3, #2]
 80032ec:	4413      	add	r3, r2
 80032ee:	b2da      	uxtb	r2, r3
 80032f0:	4b4e      	ldr	r3, [pc, #312]	; (800342c <Wash_Mode_Laundry+0x3a4>)
 80032f2:	709a      	strb	r2, [r3, #2]

		if (bcd2dec(wash_complete_time.Seconds) >= 60)
 80032f4:	4b4d      	ldr	r3, [pc, #308]	; (800342c <Wash_Mode_Laundry+0x3a4>)
 80032f6:	789b      	ldrb	r3, [r3, #2]
 80032f8:	4618      	mov	r0, r3
 80032fa:	f7fe f8cd 	bl	8001498 <bcd2dec>
 80032fe:	4603      	mov	r3, r0
 8003300:	2b3b      	cmp	r3, #59	; 0x3b
 8003302:	d915      	bls.n	8003330 <Wash_Mode_Laundry+0x2a8>
		{
			wash_complete_time.Minutes += dec2bcd(1);
 8003304:	2001      	movs	r0, #1
 8003306:	f7fe f8e3 	bl	80014d0 <dec2bcd>
 800330a:	4603      	mov	r3, r0
 800330c:	461a      	mov	r2, r3
 800330e:	4b47      	ldr	r3, [pc, #284]	; (800342c <Wash_Mode_Laundry+0x3a4>)
 8003310:	785b      	ldrb	r3, [r3, #1]
 8003312:	4413      	add	r3, r2
 8003314:	b2da      	uxtb	r2, r3
 8003316:	4b45      	ldr	r3, [pc, #276]	; (800342c <Wash_Mode_Laundry+0x3a4>)
 8003318:	705a      	strb	r2, [r3, #1]
			wash_complete_time.Seconds -= dec2bcd(60);
 800331a:	203c      	movs	r0, #60	; 0x3c
 800331c:	f7fe f8d8 	bl	80014d0 <dec2bcd>
 8003320:	4603      	mov	r3, r0
 8003322:	461a      	mov	r2, r3
 8003324:	4b41      	ldr	r3, [pc, #260]	; (800342c <Wash_Mode_Laundry+0x3a4>)
 8003326:	789b      	ldrb	r3, [r3, #2]
 8003328:	1a9b      	subs	r3, r3, r2
 800332a:	b2da      	uxtb	r2, r3
 800332c:	4b3f      	ldr	r3, [pc, #252]	; (800342c <Wash_Mode_Laundry+0x3a4>)
 800332e:	709a      	strb	r2, [r3, #2]
		}
		if (bcd2dec(wash_complete_time.Minutes) >= 60)
 8003330:	4b3e      	ldr	r3, [pc, #248]	; (800342c <Wash_Mode_Laundry+0x3a4>)
 8003332:	785b      	ldrb	r3, [r3, #1]
 8003334:	4618      	mov	r0, r3
 8003336:	f7fe f8af 	bl	8001498 <bcd2dec>
 800333a:	4603      	mov	r3, r0
 800333c:	2b3b      	cmp	r3, #59	; 0x3b
 800333e:	d915      	bls.n	800336c <Wash_Mode_Laundry+0x2e4>
		{
			wash_complete_time.Hours += dec2bcd(1);
 8003340:	2001      	movs	r0, #1
 8003342:	f7fe f8c5 	bl	80014d0 <dec2bcd>
 8003346:	4603      	mov	r3, r0
 8003348:	461a      	mov	r2, r3
 800334a:	4b38      	ldr	r3, [pc, #224]	; (800342c <Wash_Mode_Laundry+0x3a4>)
 800334c:	781b      	ldrb	r3, [r3, #0]
 800334e:	4413      	add	r3, r2
 8003350:	b2da      	uxtb	r2, r3
 8003352:	4b36      	ldr	r3, [pc, #216]	; (800342c <Wash_Mode_Laundry+0x3a4>)
 8003354:	701a      	strb	r2, [r3, #0]
			wash_complete_time.Minutes -= dec2bcd(60);
 8003356:	203c      	movs	r0, #60	; 0x3c
 8003358:	f7fe f8ba 	bl	80014d0 <dec2bcd>
 800335c:	4603      	mov	r3, r0
 800335e:	461a      	mov	r2, r3
 8003360:	4b32      	ldr	r3, [pc, #200]	; (800342c <Wash_Mode_Laundry+0x3a4>)
 8003362:	785b      	ldrb	r3, [r3, #1]
 8003364:	1a9b      	subs	r3, r3, r2
 8003366:	b2da      	uxtb	r2, r3
 8003368:	4b30      	ldr	r3, [pc, #192]	; (800342c <Wash_Mode_Laundry+0x3a4>)
 800336a:	705a      	strb	r2, [r3, #1]
		}
		if (bcd2dec(wash_complete_time.Hours) >= 24)
 800336c:	4b2f      	ldr	r3, [pc, #188]	; (800342c <Wash_Mode_Laundry+0x3a4>)
 800336e:	781b      	ldrb	r3, [r3, #0]
 8003370:	4618      	mov	r0, r3
 8003372:	f7fe f891 	bl	8001498 <bcd2dec>
 8003376:	4603      	mov	r3, r0
 8003378:	2b17      	cmp	r3, #23
 800337a:	d90a      	bls.n	8003392 <Wash_Mode_Laundry+0x30a>
		{
			// DATE를 1 올려야 하지만, 현재 해당 프로그램에서 date는 고려하고 있지 않음
			wash_complete_time.Hours -= dec2bcd(24);
 800337c:	2018      	movs	r0, #24
 800337e:	f7fe f8a7 	bl	80014d0 <dec2bcd>
 8003382:	4603      	mov	r3, r0
 8003384:	461a      	mov	r2, r3
 8003386:	4b29      	ldr	r3, [pc, #164]	; (800342c <Wash_Mode_Laundry+0x3a4>)
 8003388:	781b      	ldrb	r3, [r3, #0]
 800338a:	1a9b      	subs	r3, r3, r2
 800338c:	b2da      	uxtb	r2, r3
 800338e:	4b27      	ldr	r3, [pc, #156]	; (800342c <Wash_Mode_Laundry+0x3a4>)
 8003390:	701a      	strb	r2, [r3, #0]
		}

		LCD_Command(CLEAR_DISPLAY); // 버튼을 누르는 순간마다 clear display해줘서 쓰레기값 방지
 8003392:	2001      	movs	r0, #1
 8003394:	f7fd fdac 	bl	8000ef0 <LCD_Command>
		Wash_Mode_Running_display(wash_complete_time);
 8003398:	4b24      	ldr	r3, [pc, #144]	; (800342c <Wash_Mode_Laundry+0x3a4>)
 800339a:	691a      	ldr	r2, [r3, #16]
 800339c:	9200      	str	r2, [sp, #0]
 800339e:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 80033a0:	f000 fd02 	bl	8003da8 <Wash_Mode_Running_display>
	}

	// 모터가 과열 되었거나, 버튼4를 눌렀을 때, 세탁 모드를 즉시 중지하고 세탁모드를 초기화해준다.
	if (Check_Motor_OverHeat() || Get_Button(BUTTON4_GPIO_Port, BUTTON4_Pin, 4) == BUTTON_PRESS)
 80033a4:	f000 fc3a 	bl	8003c1c <Check_Motor_OverHeat>
 80033a8:	4603      	mov	r3, r0
 80033aa:	2b00      	cmp	r3, #0
 80033ac:	d108      	bne.n	80033c0 <Wash_Mode_Laundry+0x338>
 80033ae:	2204      	movs	r2, #4
 80033b0:	f44f 6180 	mov.w	r1, #1024	; 0x400
 80033b4:	4821      	ldr	r0, [pc, #132]	; (800343c <Wash_Mode_Laundry+0x3b4>)
 80033b6:	f7fd fe49 	bl	800104c <Get_Button>
 80033ba:	4603      	mov	r3, r0
 80033bc:	2b00      	cmp	r3, #0
 80033be:	d128      	bne.n	8003412 <Wash_Mode_Laundry+0x38a>
	{
		mode_complete_alarm_stop_start_flag = STOP; // 완료 부저가 진행중일 경우 아예 꺼버리는게 논리적으로 맞음
 80033c0:	4b15      	ldr	r3, [pc, #84]	; (8003418 <Wash_Mode_Laundry+0x390>)
 80033c2:	2200      	movs	r2, #0
 80033c4:	701a      	strb	r2, [r3, #0]

		WashingMachine_curr_status = IDLE_MODE;
 80033c6:	4b17      	ldr	r3, [pc, #92]	; (8003424 <Wash_Mode_Laundry+0x39c>)
 80033c8:	2200      	movs	r2, #0
 80033ca:	701a      	strb	r2, [r3, #0]
		wash_mode_start_stop_flag = STOP;
 80033cc:	4b13      	ldr	r3, [pc, #76]	; (800341c <Wash_Mode_Laundry+0x394>)
 80033ce:	2200      	movs	r2, #0
 80033d0:	701a      	strb	r2, [r3, #0]
		dcmotor_forward_backward_flag = 0;
 80033d2:	4b1b      	ldr	r3, [pc, #108]	; (8003440 <Wash_Mode_Laundry+0x3b8>)
 80033d4:	2200      	movs	r2, #0
 80033d6:	701a      	strb	r2, [r3, #0]
		wash_remain_time = 0;
 80033d8:	4b13      	ldr	r3, [pc, #76]	; (8003428 <Wash_Mode_Laundry+0x3a0>)
 80033da:	2200      	movs	r2, #0
 80033dc:	601a      	str	r2, [r3, #0]
		wash_complete_time.Hours = dec2bcd(0);
 80033de:	2000      	movs	r0, #0
 80033e0:	f7fe f876 	bl	80014d0 <dec2bcd>
 80033e4:	4603      	mov	r3, r0
 80033e6:	461a      	mov	r2, r3
 80033e8:	4b10      	ldr	r3, [pc, #64]	; (800342c <Wash_Mode_Laundry+0x3a4>)
 80033ea:	701a      	strb	r2, [r3, #0]
		wash_complete_time.Minutes = dec2bcd(0);
 80033ec:	2000      	movs	r0, #0
 80033ee:	f7fe f86f 	bl	80014d0 <dec2bcd>
 80033f2:	4603      	mov	r3, r0
 80033f4:	461a      	mov	r2, r3
 80033f6:	4b0d      	ldr	r3, [pc, #52]	; (800342c <Wash_Mode_Laundry+0x3a4>)
 80033f8:	705a      	strb	r2, [r3, #1]
		wash_complete_time.Seconds = dec2bcd(0);
 80033fa:	2000      	movs	r0, #0
 80033fc:	f7fe f868 	bl	80014d0 <dec2bcd>
 8003400:	4603      	mov	r3, r0
 8003402:	461a      	mov	r2, r3
 8003404:	4b09      	ldr	r3, [pc, #36]	; (800342c <Wash_Mode_Laundry+0x3a4>)
 8003406:	709a      	strb	r2, [r3, #2]

		LCD_Command(CLEAR_DISPLAY); // 버튼을 누르는 순간마다 clear display해줘서 쓰레기값 방지
 8003408:	2001      	movs	r0, #1
 800340a:	f7fd fd71 	bl	8000ef0 <LCD_Command>
		Idle_Mode_Display(); // idle모드 화면으로 이동한다.
 800340e:	f000 fc3d 	bl	8003c8c <Idle_Mode_Display>
	}
	/************************END 버튼 입력 인터럽트 부분************************/
}
 8003412:	bf00      	nop
 8003414:	46bd      	mov	sp, r7
 8003416:	bd80      	pop	{r7, pc}
 8003418:	20000f8f 	.word	0x20000f8f
 800341c:	20001008 	.word	0x20001008
 8003420:	40021000 	.word	0x40021000
 8003424:	20000f90 	.word	0x20000f90
 8003428:	20000fc0 	.word	0x20000fc0
 800342c:	20000fcc 	.word	0x20000fcc
 8003430:	20000444 	.word	0x20000444
 8003434:	91a2b3c5 	.word	0x91a2b3c5
 8003438:	88888889 	.word	0x88888889
 800343c:	40020400 	.word	0x40020400
 8003440:	20001009 	.word	0x20001009

08003444 <Rinse_Mode_Laundry>:

/*
 * desc: "세탁/헹굼/탈수" 중 "헹굼"에 관련된 동작을 실행하는 함수이다.
 */
static void Rinse_Mode_Laundry(void)
{
 8003444:	b580      	push	{r7, lr}
 8003446:	b082      	sub	sp, #8
 8003448:	af02      	add	r7, sp, #8
	static uint8_t rinse_mode_start_stop_flag = STOP;

	/************************BEGIN 기본 동작 부분************************/
	Mode_Complete_Alarm();
 800344a:	f7fd fe4f 	bl	80010ec <Mode_Complete_Alarm>

	if (rinse_mode_start_stop_flag == STOP)
 800344e:	4b23      	ldr	r3, [pc, #140]	; (80034dc <Rinse_Mode_Laundry+0x98>)
 8003450:	781b      	ldrb	r3, [r3, #0]
 8003452:	2b00      	cmp	r3, #0
 8003454:	d108      	bne.n	8003468 <Rinse_Mode_Laundry+0x24>
	{
		DCmotor_Break();
 8003456:	f7fd fec9 	bl	80011ec <DCmotor_Break>
		LEDbar_All_Off();
 800345a:	f7fe f85d 	bl	8001518 <LEDbar_All_Off>
		open_WashingMachine_Lid();
 800345e:	f7fe feab 	bl	80021b8 <open_WashingMachine_Lid>
		FND4digit_off();
 8003462:	f7fd fee7 	bl	8001234 <FND4digit_off>
 8003466:	e056      	b.n	8003516 <Rinse_Mode_Laundry+0xd2>

	}
	else if (rinse_mode_start_stop_flag == START && rinse_remain_time > 0)
 8003468:	4b1c      	ldr	r3, [pc, #112]	; (80034dc <Rinse_Mode_Laundry+0x98>)
 800346a:	781b      	ldrb	r3, [r3, #0]
 800346c:	2b01      	cmp	r3, #1
 800346e:	d13f      	bne.n	80034f0 <Rinse_Mode_Laundry+0xac>
 8003470:	4b1b      	ldr	r3, [pc, #108]	; (80034e0 <Rinse_Mode_Laundry+0x9c>)
 8003472:	681b      	ldr	r3, [r3, #0]
 8003474:	2b00      	cmp	r3, #0
 8003476:	dd3b      	ble.n	80034f0 <Rinse_Mode_Laundry+0xac>
	{
		// 완료부저가 실행중이더라도, 다시 모드가 시작되면 당연히 부저는 꺼져야함
		mode_complete_alarm_stop_start_flag = STOP;
 8003478:	4b1a      	ldr	r3, [pc, #104]	; (80034e4 <Rinse_Mode_Laundry+0xa0>)
 800347a:	2200      	movs	r2, #0
 800347c:	701a      	strb	r2, [r3, #0]

		// 남은시간은 자동으로 1초씩 감소
		if (TIM10_10ms_WM_rinse_timer > 100)
 800347e:	4b1a      	ldr	r3, [pc, #104]	; (80034e8 <Rinse_Mode_Laundry+0xa4>)
 8003480:	681b      	ldr	r3, [r3, #0]
 8003482:	2b64      	cmp	r3, #100	; 0x64
 8003484:	d90e      	bls.n	80034a4 <Rinse_Mode_Laundry+0x60>
		{
			TIM10_10ms_WM_rinse_timer = 0;
 8003486:	4b18      	ldr	r3, [pc, #96]	; (80034e8 <Rinse_Mode_Laundry+0xa4>)
 8003488:	2200      	movs	r2, #0
 800348a:	601a      	str	r2, [r3, #0]
			rinse_remain_time--;
 800348c:	4b14      	ldr	r3, [pc, #80]	; (80034e0 <Rinse_Mode_Laundry+0x9c>)
 800348e:	681b      	ldr	r3, [r3, #0]
 8003490:	3b01      	subs	r3, #1
 8003492:	4a13      	ldr	r2, [pc, #76]	; (80034e0 <Rinse_Mode_Laundry+0x9c>)
 8003494:	6013      	str	r3, [r2, #0]
			if (rinse_remain_time < 0) {rinse_remain_time = 0;}
 8003496:	4b12      	ldr	r3, [pc, #72]	; (80034e0 <Rinse_Mode_Laundry+0x9c>)
 8003498:	681b      	ldr	r3, [r3, #0]
 800349a:	2b00      	cmp	r3, #0
 800349c:	da02      	bge.n	80034a4 <Rinse_Mode_Laundry+0x60>
 800349e:	4b10      	ldr	r3, [pc, #64]	; (80034e0 <Rinse_Mode_Laundry+0x9c>)
 80034a0:	2200      	movs	r2, #0
 80034a2:	601a      	str	r2, [r3, #0]
		}

		DCmotor_Forward_Rotate();
 80034a4:	f7fd fe7e 	bl	80011a4 <DCmotor_Forward_Rotate>

		FND4digit_time_display(rinse_remain_time);
 80034a8:	4b0d      	ldr	r3, [pc, #52]	; (80034e0 <Rinse_Mode_Laundry+0x9c>)
 80034aa:	681b      	ldr	r3, [r3, #0]
 80034ac:	4618      	mov	r0, r3
 80034ae:	f7fd fedf 	bl	8001270 <FND4digit_time_display>
		close_WashingMachine_Lid();
 80034b2:	f7fe fe8f 	bl	80021d4 <close_WashingMachine_Lid>
		LEDbar_On_Up();
 80034b6:	f7fe f83b 	bl	8001530 <LEDbar_On_Up>

		// 뚜껑이 열려있으면 동작을 중지하고 idle 화면으로 이동
		if (Check_Lid_Open())
 80034ba:	f000 fb65 	bl	8003b88 <Check_Lid_Open>
 80034be:	4603      	mov	r3, r0
 80034c0:	2b00      	cmp	r3, #0
 80034c2:	d028      	beq.n	8003516 <Rinse_Mode_Laundry+0xd2>
		{
			mode_complete_alarm_stop_start_flag = STOP;
 80034c4:	4b07      	ldr	r3, [pc, #28]	; (80034e4 <Rinse_Mode_Laundry+0xa0>)
 80034c6:	2200      	movs	r2, #0
 80034c8:	701a      	strb	r2, [r3, #0]
			WashingMachine_curr_status = 0;
 80034ca:	4b08      	ldr	r3, [pc, #32]	; (80034ec <Rinse_Mode_Laundry+0xa8>)
 80034cc:	2200      	movs	r2, #0
 80034ce:	701a      	strb	r2, [r3, #0]
			LCD_Command(CLEAR_DISPLAY);
 80034d0:	2001      	movs	r0, #1
 80034d2:	f7fd fd0d 	bl	8000ef0 <LCD_Command>
			Idle_Mode_Display();
 80034d6:	f000 fbd9 	bl	8003c8c <Idle_Mode_Display>
		if (Check_Lid_Open())
 80034da:	e01c      	b.n	8003516 <Rinse_Mode_Laundry+0xd2>
 80034dc:	2000100a 	.word	0x2000100a
 80034e0:	20000fc4 	.word	0x20000fc4
 80034e4:	20000f8f 	.word	0x20000f8f
 80034e8:	20000c20 	.word	0x20000c20
 80034ec:	20000f90 	.word	0x20000f90
		}
	}
	else // 플래그는 start이지만 남은시간이 0이하가 된 경우 여기로 빠짐
	{
		mode_complete_alarm_stop_start_flag = START;
 80034f0:	4bad      	ldr	r3, [pc, #692]	; (80037a8 <Rinse_Mode_Laundry+0x364>)
 80034f2:	2201      	movs	r2, #1
 80034f4:	701a      	strb	r2, [r3, #0]
		rinse_mode_start_stop_flag = STOP;
 80034f6:	4bad      	ldr	r3, [pc, #692]	; (80037ac <Rinse_Mode_Laundry+0x368>)
 80034f8:	2200      	movs	r2, #0
 80034fa:	701a      	strb	r2, [r3, #0]

		DCmotor_Break();
 80034fc:	f7fd fe76 	bl	80011ec <DCmotor_Break>
		LEDbar_All_Off();
 8003500:	f7fe f80a 	bl	8001518 <LEDbar_All_Off>
		open_WashingMachine_Lid();
 8003504:	f7fe fe58 	bl	80021b8 <open_WashingMachine_Lid>
		FND4digit_off();
 8003508:	f7fd fe94 	bl	8001234 <FND4digit_off>

		// 완료가 되었다면 그냥 헹굼 셋팅 화면을 다시 출력
		LCD_Command(CLEAR_DISPLAY);
 800350c:	2001      	movs	r0, #1
 800350e:	f7fd fcef 	bl	8000ef0 <LCD_Command>
		Rinse_Mode_Setting_display();
 8003512:	f000 fc8f 	bl	8003e34 <Rinse_Mode_Setting_display>
	}
	/************************END 기본 동작 부분************************/

	/************************BEGIN 버튼 입력 인터럽트 부분************************/
	if (Get_Button(BUTTON0_GPIO_Port, BUTTON0_Pin, 0) == BUTTON_PRESS)
 8003516:	2200      	movs	r2, #0
 8003518:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 800351c:	48a4      	ldr	r0, [pc, #656]	; (80037b0 <Rinse_Mode_Laundry+0x36c>)
 800351e:	f7fd fd95 	bl	800104c <Get_Button>
 8003522:	4603      	mov	r3, r0
 8003524:	2b00      	cmp	r3, #0
 8003526:	d114      	bne.n	8003552 <Rinse_Mode_Laundry+0x10e>
	{
		mode_complete_alarm_stop_start_flag = STOP; // 완료 부저가 진행중일 경우 아예 꺼버리는게 논리적으로 맞음
 8003528:	4b9f      	ldr	r3, [pc, #636]	; (80037a8 <Rinse_Mode_Laundry+0x364>)
 800352a:	2200      	movs	r2, #0
 800352c:	701a      	strb	r2, [r3, #0]

		WashingMachine_curr_status++;
 800352e:	4ba1      	ldr	r3, [pc, #644]	; (80037b4 <Rinse_Mode_Laundry+0x370>)
 8003530:	781b      	ldrb	r3, [r3, #0]
 8003532:	3301      	adds	r3, #1
 8003534:	b2da      	uxtb	r2, r3
 8003536:	4b9f      	ldr	r3, [pc, #636]	; (80037b4 <Rinse_Mode_Laundry+0x370>)
 8003538:	701a      	strb	r2, [r3, #0]
		WashingMachine_curr_status %= 4;
 800353a:	4b9e      	ldr	r3, [pc, #632]	; (80037b4 <Rinse_Mode_Laundry+0x370>)
 800353c:	781b      	ldrb	r3, [r3, #0]
 800353e:	f003 0303 	and.w	r3, r3, #3
 8003542:	b2da      	uxtb	r2, r3
 8003544:	4b9b      	ldr	r3, [pc, #620]	; (80037b4 <Rinse_Mode_Laundry+0x370>)
 8003546:	701a      	strb	r2, [r3, #0]
		LCD_Command(CLEAR_DISPLAY); // 버튼을 누르는 순간마다 clear display해줘서 쓰레기값 방지
 8003548:	2001      	movs	r0, #1
 800354a:	f7fd fcd1 	bl	8000ef0 <LCD_Command>
		Spin_Mode_Setting_display();
 800354e:	f000 fceb 	bl	8003f28 <Spin_Mode_Setting_display>
	}

	// 헹굼 횟수를 1회 증가시킨다(1회는 7초로 간주)
	if (Get_Button(BUTTON1_GPIO_Port, BUTTON1_Pin, 1) == BUTTON_PRESS)
 8003552:	2201      	movs	r2, #1
 8003554:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8003558:	4895      	ldr	r0, [pc, #596]	; (80037b0 <Rinse_Mode_Laundry+0x36c>)
 800355a:	f7fd fd77 	bl	800104c <Get_Button>
 800355e:	4603      	mov	r3, r0
 8003560:	2b00      	cmp	r3, #0
 8003562:	d109      	bne.n	8003578 <Rinse_Mode_Laundry+0x134>
	{
		rinse_remain_time += 7;
 8003564:	4b94      	ldr	r3, [pc, #592]	; (80037b8 <Rinse_Mode_Laundry+0x374>)
 8003566:	681b      	ldr	r3, [r3, #0]
 8003568:	3307      	adds	r3, #7
 800356a:	4a93      	ldr	r2, [pc, #588]	; (80037b8 <Rinse_Mode_Laundry+0x374>)
 800356c:	6013      	str	r3, [r2, #0]
		LCD_Command(CLEAR_DISPLAY); // 버튼을 누르는 순간마다 clear display해줘서 쓰레기값 방지
 800356e:	2001      	movs	r0, #1
 8003570:	f7fd fcbe 	bl	8000ef0 <LCD_Command>
		Rinse_Mode_Setting_display();
 8003574:	f000 fc5e 	bl	8003e34 <Rinse_Mode_Setting_display>
	}

	// 헹굼 횟수를 1회 감소시킨다(1회는 7초로 간주)
	if (Get_Button(BUTTON2_GPIO_Port, BUTTON2_Pin, 2) == BUTTON_PRESS)
 8003578:	2202      	movs	r2, #2
 800357a:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 800357e:	488c      	ldr	r0, [pc, #560]	; (80037b0 <Rinse_Mode_Laundry+0x36c>)
 8003580:	f7fd fd64 	bl	800104c <Get_Button>
 8003584:	4603      	mov	r3, r0
 8003586:	2b00      	cmp	r3, #0
 8003588:	d110      	bne.n	80035ac <Rinse_Mode_Laundry+0x168>
	{
		rinse_remain_time -= 7;
 800358a:	4b8b      	ldr	r3, [pc, #556]	; (80037b8 <Rinse_Mode_Laundry+0x374>)
 800358c:	681b      	ldr	r3, [r3, #0]
 800358e:	3b07      	subs	r3, #7
 8003590:	4a89      	ldr	r2, [pc, #548]	; (80037b8 <Rinse_Mode_Laundry+0x374>)
 8003592:	6013      	str	r3, [r2, #0]
		if (rinse_remain_time < 0) {rinse_remain_time = 0;}
 8003594:	4b88      	ldr	r3, [pc, #544]	; (80037b8 <Rinse_Mode_Laundry+0x374>)
 8003596:	681b      	ldr	r3, [r3, #0]
 8003598:	2b00      	cmp	r3, #0
 800359a:	da02      	bge.n	80035a2 <Rinse_Mode_Laundry+0x15e>
 800359c:	4b86      	ldr	r3, [pc, #536]	; (80037b8 <Rinse_Mode_Laundry+0x374>)
 800359e:	2200      	movs	r2, #0
 80035a0:	601a      	str	r2, [r3, #0]
		LCD_Command(CLEAR_DISPLAY); // 버튼을 누르는 순간마다 clear display해줘서 쓰레기값 방지
 80035a2:	2001      	movs	r0, #1
 80035a4:	f7fd fca4 	bl	8000ef0 <LCD_Command>
		Rinse_Mode_Setting_display();
 80035a8:	f000 fc44 	bl	8003e34 <Rinse_Mode_Setting_display>
	}

	// 동작 시간을 설정 완료했다면, 세탁기 구동을 시작한다.
	if (Get_Button(BUTTON3_GPIO_Port, BUTTON3_Pin, 3) == BUTTON_PRESS)
 80035ac:	2203      	movs	r2, #3
 80035ae:	f44f 6180 	mov.w	r1, #1024	; 0x400
 80035b2:	487f      	ldr	r0, [pc, #508]	; (80037b0 <Rinse_Mode_Laundry+0x36c>)
 80035b4:	f7fd fd4a 	bl	800104c <Get_Button>
 80035b8:	4603      	mov	r3, r0
 80035ba:	2b00      	cmp	r3, #0
 80035bc:	f040 80bc 	bne.w	8003738 <Rinse_Mode_Laundry+0x2f4>
	{
		rinse_mode_start_stop_flag = START;
 80035c0:	4b7a      	ldr	r3, [pc, #488]	; (80037ac <Rinse_Mode_Laundry+0x368>)
 80035c2:	2201      	movs	r2, #1
 80035c4:	701a      	strb	r2, [r3, #0]

		HAL_RTC_GetTime(&hrtc, &rinse_complete_time, RTC_FORMAT_BCD);
 80035c6:	2201      	movs	r2, #1
 80035c8:	497c      	ldr	r1, [pc, #496]	; (80037bc <Rinse_Mode_Laundry+0x378>)
 80035ca:	487d      	ldr	r0, [pc, #500]	; (80037c0 <Rinse_Mode_Laundry+0x37c>)
 80035cc:	f003 f9dc 	bl	8006988 <HAL_RTC_GetTime>
		rinse_complete_time.Hours += dec2bcd(rinse_remain_time / 3600);
 80035d0:	4b79      	ldr	r3, [pc, #484]	; (80037b8 <Rinse_Mode_Laundry+0x374>)
 80035d2:	681b      	ldr	r3, [r3, #0]
 80035d4:	4a7b      	ldr	r2, [pc, #492]	; (80037c4 <Rinse_Mode_Laundry+0x380>)
 80035d6:	fb82 1203 	smull	r1, r2, r2, r3
 80035da:	441a      	add	r2, r3
 80035dc:	12d2      	asrs	r2, r2, #11
 80035de:	17db      	asrs	r3, r3, #31
 80035e0:	1ad3      	subs	r3, r2, r3
 80035e2:	b2db      	uxtb	r3, r3
 80035e4:	4618      	mov	r0, r3
 80035e6:	f7fd ff73 	bl	80014d0 <dec2bcd>
 80035ea:	4603      	mov	r3, r0
 80035ec:	461a      	mov	r2, r3
 80035ee:	4b73      	ldr	r3, [pc, #460]	; (80037bc <Rinse_Mode_Laundry+0x378>)
 80035f0:	781b      	ldrb	r3, [r3, #0]
 80035f2:	4413      	add	r3, r2
 80035f4:	b2da      	uxtb	r2, r3
 80035f6:	4b71      	ldr	r3, [pc, #452]	; (80037bc <Rinse_Mode_Laundry+0x378>)
 80035f8:	701a      	strb	r2, [r3, #0]
		rinse_complete_time.Minutes += dec2bcd((rinse_remain_time % 3600) / 60);
 80035fa:	4b6f      	ldr	r3, [pc, #444]	; (80037b8 <Rinse_Mode_Laundry+0x374>)
 80035fc:	681a      	ldr	r2, [r3, #0]
 80035fe:	4b71      	ldr	r3, [pc, #452]	; (80037c4 <Rinse_Mode_Laundry+0x380>)
 8003600:	fb83 1302 	smull	r1, r3, r3, r2
 8003604:	4413      	add	r3, r2
 8003606:	12d9      	asrs	r1, r3, #11
 8003608:	17d3      	asrs	r3, r2, #31
 800360a:	1acb      	subs	r3, r1, r3
 800360c:	f44f 6161 	mov.w	r1, #3600	; 0xe10
 8003610:	fb01 f303 	mul.w	r3, r1, r3
 8003614:	1ad3      	subs	r3, r2, r3
 8003616:	4a6c      	ldr	r2, [pc, #432]	; (80037c8 <Rinse_Mode_Laundry+0x384>)
 8003618:	fb82 1203 	smull	r1, r2, r2, r3
 800361c:	441a      	add	r2, r3
 800361e:	1152      	asrs	r2, r2, #5
 8003620:	17db      	asrs	r3, r3, #31
 8003622:	1ad3      	subs	r3, r2, r3
 8003624:	b2db      	uxtb	r3, r3
 8003626:	4618      	mov	r0, r3
 8003628:	f7fd ff52 	bl	80014d0 <dec2bcd>
 800362c:	4603      	mov	r3, r0
 800362e:	461a      	mov	r2, r3
 8003630:	4b62      	ldr	r3, [pc, #392]	; (80037bc <Rinse_Mode_Laundry+0x378>)
 8003632:	785b      	ldrb	r3, [r3, #1]
 8003634:	4413      	add	r3, r2
 8003636:	b2da      	uxtb	r2, r3
 8003638:	4b60      	ldr	r3, [pc, #384]	; (80037bc <Rinse_Mode_Laundry+0x378>)
 800363a:	705a      	strb	r2, [r3, #1]
		rinse_complete_time.Seconds += dec2bcd((rinse_remain_time % 3600) % 60);
 800363c:	4b5e      	ldr	r3, [pc, #376]	; (80037b8 <Rinse_Mode_Laundry+0x374>)
 800363e:	681b      	ldr	r3, [r3, #0]
 8003640:	4a60      	ldr	r2, [pc, #384]	; (80037c4 <Rinse_Mode_Laundry+0x380>)
 8003642:	fb82 1203 	smull	r1, r2, r2, r3
 8003646:	441a      	add	r2, r3
 8003648:	12d1      	asrs	r1, r2, #11
 800364a:	17da      	asrs	r2, r3, #31
 800364c:	1a8a      	subs	r2, r1, r2
 800364e:	f44f 6161 	mov.w	r1, #3600	; 0xe10
 8003652:	fb01 f202 	mul.w	r2, r1, r2
 8003656:	1a9a      	subs	r2, r3, r2
 8003658:	4b5b      	ldr	r3, [pc, #364]	; (80037c8 <Rinse_Mode_Laundry+0x384>)
 800365a:	fb83 1302 	smull	r1, r3, r3, r2
 800365e:	4413      	add	r3, r2
 8003660:	1159      	asrs	r1, r3, #5
 8003662:	17d3      	asrs	r3, r2, #31
 8003664:	1ac9      	subs	r1, r1, r3
 8003666:	460b      	mov	r3, r1
 8003668:	011b      	lsls	r3, r3, #4
 800366a:	1a5b      	subs	r3, r3, r1
 800366c:	009b      	lsls	r3, r3, #2
 800366e:	1ad1      	subs	r1, r2, r3
 8003670:	b2cb      	uxtb	r3, r1
 8003672:	4618      	mov	r0, r3
 8003674:	f7fd ff2c 	bl	80014d0 <dec2bcd>
 8003678:	4603      	mov	r3, r0
 800367a:	461a      	mov	r2, r3
 800367c:	4b4f      	ldr	r3, [pc, #316]	; (80037bc <Rinse_Mode_Laundry+0x378>)
 800367e:	789b      	ldrb	r3, [r3, #2]
 8003680:	4413      	add	r3, r2
 8003682:	b2da      	uxtb	r2, r3
 8003684:	4b4d      	ldr	r3, [pc, #308]	; (80037bc <Rinse_Mode_Laundry+0x378>)
 8003686:	709a      	strb	r2, [r3, #2]

		if (bcd2dec(rinse_complete_time.Seconds) >= 60)
 8003688:	4b4c      	ldr	r3, [pc, #304]	; (80037bc <Rinse_Mode_Laundry+0x378>)
 800368a:	789b      	ldrb	r3, [r3, #2]
 800368c:	4618      	mov	r0, r3
 800368e:	f7fd ff03 	bl	8001498 <bcd2dec>
 8003692:	4603      	mov	r3, r0
 8003694:	2b3b      	cmp	r3, #59	; 0x3b
 8003696:	d915      	bls.n	80036c4 <Rinse_Mode_Laundry+0x280>
		{
			rinse_complete_time.Minutes += dec2bcd(1);
 8003698:	2001      	movs	r0, #1
 800369a:	f7fd ff19 	bl	80014d0 <dec2bcd>
 800369e:	4603      	mov	r3, r0
 80036a0:	461a      	mov	r2, r3
 80036a2:	4b46      	ldr	r3, [pc, #280]	; (80037bc <Rinse_Mode_Laundry+0x378>)
 80036a4:	785b      	ldrb	r3, [r3, #1]
 80036a6:	4413      	add	r3, r2
 80036a8:	b2da      	uxtb	r2, r3
 80036aa:	4b44      	ldr	r3, [pc, #272]	; (80037bc <Rinse_Mode_Laundry+0x378>)
 80036ac:	705a      	strb	r2, [r3, #1]
			rinse_complete_time.Seconds -= dec2bcd(60);
 80036ae:	203c      	movs	r0, #60	; 0x3c
 80036b0:	f7fd ff0e 	bl	80014d0 <dec2bcd>
 80036b4:	4603      	mov	r3, r0
 80036b6:	461a      	mov	r2, r3
 80036b8:	4b40      	ldr	r3, [pc, #256]	; (80037bc <Rinse_Mode_Laundry+0x378>)
 80036ba:	789b      	ldrb	r3, [r3, #2]
 80036bc:	1a9b      	subs	r3, r3, r2
 80036be:	b2da      	uxtb	r2, r3
 80036c0:	4b3e      	ldr	r3, [pc, #248]	; (80037bc <Rinse_Mode_Laundry+0x378>)
 80036c2:	709a      	strb	r2, [r3, #2]
		}
		if (bcd2dec(rinse_complete_time.Minutes) >= 60)
 80036c4:	4b3d      	ldr	r3, [pc, #244]	; (80037bc <Rinse_Mode_Laundry+0x378>)
 80036c6:	785b      	ldrb	r3, [r3, #1]
 80036c8:	4618      	mov	r0, r3
 80036ca:	f7fd fee5 	bl	8001498 <bcd2dec>
 80036ce:	4603      	mov	r3, r0
 80036d0:	2b3b      	cmp	r3, #59	; 0x3b
 80036d2:	d915      	bls.n	8003700 <Rinse_Mode_Laundry+0x2bc>
		{
			rinse_complete_time.Hours += dec2bcd(1);
 80036d4:	2001      	movs	r0, #1
 80036d6:	f7fd fefb 	bl	80014d0 <dec2bcd>
 80036da:	4603      	mov	r3, r0
 80036dc:	461a      	mov	r2, r3
 80036de:	4b37      	ldr	r3, [pc, #220]	; (80037bc <Rinse_Mode_Laundry+0x378>)
 80036e0:	781b      	ldrb	r3, [r3, #0]
 80036e2:	4413      	add	r3, r2
 80036e4:	b2da      	uxtb	r2, r3
 80036e6:	4b35      	ldr	r3, [pc, #212]	; (80037bc <Rinse_Mode_Laundry+0x378>)
 80036e8:	701a      	strb	r2, [r3, #0]
			rinse_complete_time.Minutes -= dec2bcd(60);
 80036ea:	203c      	movs	r0, #60	; 0x3c
 80036ec:	f7fd fef0 	bl	80014d0 <dec2bcd>
 80036f0:	4603      	mov	r3, r0
 80036f2:	461a      	mov	r2, r3
 80036f4:	4b31      	ldr	r3, [pc, #196]	; (80037bc <Rinse_Mode_Laundry+0x378>)
 80036f6:	785b      	ldrb	r3, [r3, #1]
 80036f8:	1a9b      	subs	r3, r3, r2
 80036fa:	b2da      	uxtb	r2, r3
 80036fc:	4b2f      	ldr	r3, [pc, #188]	; (80037bc <Rinse_Mode_Laundry+0x378>)
 80036fe:	705a      	strb	r2, [r3, #1]
		}
		if (bcd2dec(rinse_complete_time.Hours) >= 24)
 8003700:	4b2e      	ldr	r3, [pc, #184]	; (80037bc <Rinse_Mode_Laundry+0x378>)
 8003702:	781b      	ldrb	r3, [r3, #0]
 8003704:	4618      	mov	r0, r3
 8003706:	f7fd fec7 	bl	8001498 <bcd2dec>
 800370a:	4603      	mov	r3, r0
 800370c:	2b17      	cmp	r3, #23
 800370e:	d90a      	bls.n	8003726 <Rinse_Mode_Laundry+0x2e2>
		{
			// DATE를 1 올려야 하지만, 현재 해당 프로그램에서 date는 고려하고 있지 않음
			rinse_complete_time.Hours -= dec2bcd(24);
 8003710:	2018      	movs	r0, #24
 8003712:	f7fd fedd 	bl	80014d0 <dec2bcd>
 8003716:	4603      	mov	r3, r0
 8003718:	461a      	mov	r2, r3
 800371a:	4b28      	ldr	r3, [pc, #160]	; (80037bc <Rinse_Mode_Laundry+0x378>)
 800371c:	781b      	ldrb	r3, [r3, #0]
 800371e:	1a9b      	subs	r3, r3, r2
 8003720:	b2da      	uxtb	r2, r3
 8003722:	4b26      	ldr	r3, [pc, #152]	; (80037bc <Rinse_Mode_Laundry+0x378>)
 8003724:	701a      	strb	r2, [r3, #0]
		}

		LCD_Command(CLEAR_DISPLAY); // 버튼을 누르는 순간마다 clear display해줘서 쓰레기값 방지
 8003726:	2001      	movs	r0, #1
 8003728:	f7fd fbe2 	bl	8000ef0 <LCD_Command>
		Rinse_Mode_Running_display(rinse_complete_time);
 800372c:	4b23      	ldr	r3, [pc, #140]	; (80037bc <Rinse_Mode_Laundry+0x378>)
 800372e:	691a      	ldr	r2, [r3, #16]
 8003730:	9200      	str	r2, [sp, #0]
 8003732:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8003734:	f000 fbb2 	bl	8003e9c <Rinse_Mode_Running_display>
	}

	// 모터가 과열 되었거나, 버튼4를 눌렀을 때, 헹굼 모드를 즉시 중지하고 세탁모드를 초기화해준다.
	if (Check_Motor_OverHeat() || Get_Button(BUTTON4_GPIO_Port, BUTTON4_Pin, 4) == BUTTON_PRESS)
 8003738:	f000 fa70 	bl	8003c1c <Check_Motor_OverHeat>
 800373c:	4603      	mov	r3, r0
 800373e:	2b00      	cmp	r3, #0
 8003740:	d108      	bne.n	8003754 <Rinse_Mode_Laundry+0x310>
 8003742:	2204      	movs	r2, #4
 8003744:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8003748:	4820      	ldr	r0, [pc, #128]	; (80037cc <Rinse_Mode_Laundry+0x388>)
 800374a:	f7fd fc7f 	bl	800104c <Get_Button>
 800374e:	4603      	mov	r3, r0
 8003750:	2b00      	cmp	r3, #0
 8003752:	d125      	bne.n	80037a0 <Rinse_Mode_Laundry+0x35c>
	{
		mode_complete_alarm_stop_start_flag = STOP; // 완료 부저가 진행중일 경우 아예 꺼버리는게 논리적으로 맞음
 8003754:	4b14      	ldr	r3, [pc, #80]	; (80037a8 <Rinse_Mode_Laundry+0x364>)
 8003756:	2200      	movs	r2, #0
 8003758:	701a      	strb	r2, [r3, #0]

		WashingMachine_curr_status = IDLE_MODE;
 800375a:	4b16      	ldr	r3, [pc, #88]	; (80037b4 <Rinse_Mode_Laundry+0x370>)
 800375c:	2200      	movs	r2, #0
 800375e:	701a      	strb	r2, [r3, #0]
		rinse_mode_start_stop_flag = STOP;
 8003760:	4b12      	ldr	r3, [pc, #72]	; (80037ac <Rinse_Mode_Laundry+0x368>)
 8003762:	2200      	movs	r2, #0
 8003764:	701a      	strb	r2, [r3, #0]
		rinse_remain_time = 0;
 8003766:	4b14      	ldr	r3, [pc, #80]	; (80037b8 <Rinse_Mode_Laundry+0x374>)
 8003768:	2200      	movs	r2, #0
 800376a:	601a      	str	r2, [r3, #0]
		rinse_complete_time.Hours = dec2bcd(0);
 800376c:	2000      	movs	r0, #0
 800376e:	f7fd feaf 	bl	80014d0 <dec2bcd>
 8003772:	4603      	mov	r3, r0
 8003774:	461a      	mov	r2, r3
 8003776:	4b11      	ldr	r3, [pc, #68]	; (80037bc <Rinse_Mode_Laundry+0x378>)
 8003778:	701a      	strb	r2, [r3, #0]
		rinse_complete_time.Minutes = dec2bcd(0);
 800377a:	2000      	movs	r0, #0
 800377c:	f7fd fea8 	bl	80014d0 <dec2bcd>
 8003780:	4603      	mov	r3, r0
 8003782:	461a      	mov	r2, r3
 8003784:	4b0d      	ldr	r3, [pc, #52]	; (80037bc <Rinse_Mode_Laundry+0x378>)
 8003786:	705a      	strb	r2, [r3, #1]
		rinse_complete_time.Seconds = dec2bcd(0);
 8003788:	2000      	movs	r0, #0
 800378a:	f7fd fea1 	bl	80014d0 <dec2bcd>
 800378e:	4603      	mov	r3, r0
 8003790:	461a      	mov	r2, r3
 8003792:	4b0a      	ldr	r3, [pc, #40]	; (80037bc <Rinse_Mode_Laundry+0x378>)
 8003794:	709a      	strb	r2, [r3, #2]

		LCD_Command(CLEAR_DISPLAY); // 버튼을 누르는 순간마다 clear display해줘서 쓰레기값 방지
 8003796:	2001      	movs	r0, #1
 8003798:	f7fd fbaa 	bl	8000ef0 <LCD_Command>
		Idle_Mode_Display(); // idle모드 화면으로 이동한다.
 800379c:	f000 fa76 	bl	8003c8c <Idle_Mode_Display>
	}
	/************************END 버튼 입력 인터럽트 부분************************/
}
 80037a0:	bf00      	nop
 80037a2:	46bd      	mov	sp, r7
 80037a4:	bd80      	pop	{r7, pc}
 80037a6:	bf00      	nop
 80037a8:	20000f8f 	.word	0x20000f8f
 80037ac:	2000100a 	.word	0x2000100a
 80037b0:	40021000 	.word	0x40021000
 80037b4:	20000f90 	.word	0x20000f90
 80037b8:	20000fc4 	.word	0x20000fc4
 80037bc:	20000fe0 	.word	0x20000fe0
 80037c0:	20000444 	.word	0x20000444
 80037c4:	91a2b3c5 	.word	0x91a2b3c5
 80037c8:	88888889 	.word	0x88888889
 80037cc:	40020400 	.word	0x40020400

080037d0 <Spin_Mode_Laundry>:

/*
 * desc: "세탁/헹굼/탈수" 중 "탈수"에 관련된 동작을 실행하는 함수이다.
 */
static void Spin_Mode_Laundry(void)
{
 80037d0:	b580      	push	{r7, lr}
 80037d2:	b082      	sub	sp, #8
 80037d4:	af02      	add	r7, sp, #8
	static uint8_t spin_mode_start_stop_flag = STOP;
	static uint16_t dcmotor_duty_cycle = 30;


	/************************BEGIN 기본 동작 부분************************/
	Mode_Complete_Alarm();
 80037d6:	f7fd fc89 	bl	80010ec <Mode_Complete_Alarm>

	if (spin_mode_start_stop_flag == STOP)
 80037da:	4b2b      	ldr	r3, [pc, #172]	; (8003888 <Spin_Mode_Laundry+0xb8>)
 80037dc:	781b      	ldrb	r3, [r3, #0]
 80037de:	2b00      	cmp	r3, #0
 80037e0:	d108      	bne.n	80037f4 <Spin_Mode_Laundry+0x24>
	{
		DCmotor_Break();
 80037e2:	f7fd fd03 	bl	80011ec <DCmotor_Break>
		LEDbar_All_Off();
 80037e6:	f7fd fe97 	bl	8001518 <LEDbar_All_Off>
		FND4digit_off();
 80037ea:	f7fd fd23 	bl	8001234 <FND4digit_off>
		open_WashingMachine_Lid();
 80037ee:	f7fe fce3 	bl	80021b8 <open_WashingMachine_Lid>
 80037f2:	e06b      	b.n	80038cc <Spin_Mode_Laundry+0xfc>
	}
	else if (spin_mode_start_stop_flag == START && spin_remain_time > 0)
 80037f4:	4b24      	ldr	r3, [pc, #144]	; (8003888 <Spin_Mode_Laundry+0xb8>)
 80037f6:	781b      	ldrb	r3, [r3, #0]
 80037f8:	2b01      	cmp	r3, #1
 80037fa:	d151      	bne.n	80038a0 <Spin_Mode_Laundry+0xd0>
 80037fc:	4b23      	ldr	r3, [pc, #140]	; (800388c <Spin_Mode_Laundry+0xbc>)
 80037fe:	681b      	ldr	r3, [r3, #0]
 8003800:	2b00      	cmp	r3, #0
 8003802:	dd4d      	ble.n	80038a0 <Spin_Mode_Laundry+0xd0>
	{
		// 완료부저가 실행중이더라도, 다시 모드가 시작되면 당연히 부저는 꺼져야함
		mode_complete_alarm_stop_start_flag = STOP;
 8003804:	4b22      	ldr	r3, [pc, #136]	; (8003890 <Spin_Mode_Laundry+0xc0>)
 8003806:	2200      	movs	r2, #0
 8003808:	701a      	strb	r2, [r3, #0]

		// 남은시간은 자동으로 1초씩 감소
		if (TIM10_10ms_WM_spin_timer > 100)
 800380a:	4b22      	ldr	r3, [pc, #136]	; (8003894 <Spin_Mode_Laundry+0xc4>)
 800380c:	681b      	ldr	r3, [r3, #0]
 800380e:	2b64      	cmp	r3, #100	; 0x64
 8003810:	d920      	bls.n	8003854 <Spin_Mode_Laundry+0x84>
		{
			TIM10_10ms_WM_spin_timer = 0;
 8003812:	4b20      	ldr	r3, [pc, #128]	; (8003894 <Spin_Mode_Laundry+0xc4>)
 8003814:	2200      	movs	r2, #0
 8003816:	601a      	str	r2, [r3, #0]
			spin_remain_time--;
 8003818:	4b1c      	ldr	r3, [pc, #112]	; (800388c <Spin_Mode_Laundry+0xbc>)
 800381a:	681b      	ldr	r3, [r3, #0]
 800381c:	3b01      	subs	r3, #1
 800381e:	4a1b      	ldr	r2, [pc, #108]	; (800388c <Spin_Mode_Laundry+0xbc>)
 8003820:	6013      	str	r3, [r2, #0]
			if (spin_remain_time < 0) {spin_remain_time = 0;}
 8003822:	4b1a      	ldr	r3, [pc, #104]	; (800388c <Spin_Mode_Laundry+0xbc>)
 8003824:	681b      	ldr	r3, [r3, #0]
 8003826:	2b00      	cmp	r3, #0
 8003828:	da02      	bge.n	8003830 <Spin_Mode_Laundry+0x60>
 800382a:	4b18      	ldr	r3, [pc, #96]	; (800388c <Spin_Mode_Laundry+0xbc>)
 800382c:	2200      	movs	r2, #0
 800382e:	601a      	str	r2, [r3, #0]

			dcmotor_duty_cycle += 3;
 8003830:	4b19      	ldr	r3, [pc, #100]	; (8003898 <Spin_Mode_Laundry+0xc8>)
 8003832:	881b      	ldrh	r3, [r3, #0]
 8003834:	3303      	adds	r3, #3
 8003836:	b29a      	uxth	r2, r3
 8003838:	4b17      	ldr	r3, [pc, #92]	; (8003898 <Spin_Mode_Laundry+0xc8>)
 800383a:	801a      	strh	r2, [r3, #0]
			if (dcmotor_duty_cycle > 100)
 800383c:	4b16      	ldr	r3, [pc, #88]	; (8003898 <Spin_Mode_Laundry+0xc8>)
 800383e:	881b      	ldrh	r3, [r3, #0]
 8003840:	2b64      	cmp	r3, #100	; 0x64
 8003842:	d902      	bls.n	800384a <Spin_Mode_Laundry+0x7a>
			{
				dcmotor_duty_cycle = 100;
 8003844:	4b14      	ldr	r3, [pc, #80]	; (8003898 <Spin_Mode_Laundry+0xc8>)
 8003846:	2264      	movs	r2, #100	; 0x64
 8003848:	801a      	strh	r2, [r3, #0]
			}

			DCmotor_Set_DutyCycle(dcmotor_duty_cycle);
 800384a:	4b13      	ldr	r3, [pc, #76]	; (8003898 <Spin_Mode_Laundry+0xc8>)
 800384c:	881b      	ldrh	r3, [r3, #0]
 800384e:	4618      	mov	r0, r3
 8003850:	f7fd fcde 	bl	8001210 <DCmotor_Set_DutyCycle>
		}

		DCmotor_Forward_Rotate();
 8003854:	f7fd fca6 	bl	80011a4 <DCmotor_Forward_Rotate>

		LEDbar_Keepon_Up();
 8003858:	f7fd fe94 	bl	8001584 <LEDbar_Keepon_Up>
		FND4digit_time_display(spin_remain_time);
 800385c:	4b0b      	ldr	r3, [pc, #44]	; (800388c <Spin_Mode_Laundry+0xbc>)
 800385e:	681b      	ldr	r3, [r3, #0]
 8003860:	4618      	mov	r0, r3
 8003862:	f7fd fd05 	bl	8001270 <FND4digit_time_display>
		close_WashingMachine_Lid();
 8003866:	f7fe fcb5 	bl	80021d4 <close_WashingMachine_Lid>

		// 뚜껑이 열려있으면 동작을 중지하고 idle 화면으로 이동
		if (Check_Lid_Open())
 800386a:	f000 f98d 	bl	8003b88 <Check_Lid_Open>
 800386e:	4603      	mov	r3, r0
 8003870:	2b00      	cmp	r3, #0
 8003872:	d02b      	beq.n	80038cc <Spin_Mode_Laundry+0xfc>
		{
			WashingMachine_curr_status = 0;
 8003874:	4b09      	ldr	r3, [pc, #36]	; (800389c <Spin_Mode_Laundry+0xcc>)
 8003876:	2200      	movs	r2, #0
 8003878:	701a      	strb	r2, [r3, #0]
			LCD_Command(CLEAR_DISPLAY);
 800387a:	2001      	movs	r0, #1
 800387c:	f7fd fb38 	bl	8000ef0 <LCD_Command>
			Idle_Mode_Display();
 8003880:	f000 fa04 	bl	8003c8c <Idle_Mode_Display>
		if (Check_Lid_Open())
 8003884:	e022      	b.n	80038cc <Spin_Mode_Laundry+0xfc>
 8003886:	bf00      	nop
 8003888:	2000100b 	.word	0x2000100b
 800388c:	20000fc8 	.word	0x20000fc8
 8003890:	20000f8f 	.word	0x20000f8f
 8003894:	20000c24 	.word	0x20000c24
 8003898:	2000011c 	.word	0x2000011c
 800389c:	20000f90 	.word	0x20000f90
		}
	}
	else // 플래그는 start이지만 남은시간이 0이하가 된 경우 여기로 빠짐
	{
		mode_complete_alarm_stop_start_flag = START;
 80038a0:	4bad      	ldr	r3, [pc, #692]	; (8003b58 <Spin_Mode_Laundry+0x388>)
 80038a2:	2201      	movs	r2, #1
 80038a4:	701a      	strb	r2, [r3, #0]
		spin_mode_start_stop_flag = STOP;
 80038a6:	4bad      	ldr	r3, [pc, #692]	; (8003b5c <Spin_Mode_Laundry+0x38c>)
 80038a8:	2200      	movs	r2, #0
 80038aa:	701a      	strb	r2, [r3, #0]
		dcmotor_duty_cycle = 30;
 80038ac:	4bac      	ldr	r3, [pc, #688]	; (8003b60 <Spin_Mode_Laundry+0x390>)
 80038ae:	221e      	movs	r2, #30
 80038b0:	801a      	strh	r2, [r3, #0]

		DCmotor_Break();
 80038b2:	f7fd fc9b 	bl	80011ec <DCmotor_Break>
		LEDbar_All_Off();
 80038b6:	f7fd fe2f 	bl	8001518 <LEDbar_All_Off>
		FND4digit_off();
 80038ba:	f7fd fcbb 	bl	8001234 <FND4digit_off>
		open_WashingMachine_Lid();
 80038be:	f7fe fc7b 	bl	80021b8 <open_WashingMachine_Lid>

		// 완료가 되었다면 그냥 탈수 셋팅 화면을 다시 출력
		LCD_Command(CLEAR_DISPLAY);
 80038c2:	2001      	movs	r0, #1
 80038c4:	f7fd fb14 	bl	8000ef0 <LCD_Command>
		Spin_Mode_Setting_display();
 80038c8:	f000 fb2e 	bl	8003f28 <Spin_Mode_Setting_display>
//		Mode_Complete_Alarm();
	}
	/************************END 기본 동작 부분************************/

	/************************BEGIN 버튼 입력 인터럽트 부분************************/
	if (Get_Button(BUTTON0_GPIO_Port, BUTTON0_Pin, 0) == BUTTON_PRESS)
 80038cc:	2200      	movs	r2, #0
 80038ce:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 80038d2:	48a4      	ldr	r0, [pc, #656]	; (8003b64 <Spin_Mode_Laundry+0x394>)
 80038d4:	f7fd fbba 	bl	800104c <Get_Button>
 80038d8:	4603      	mov	r3, r0
 80038da:	2b00      	cmp	r3, #0
 80038dc:	d114      	bne.n	8003908 <Spin_Mode_Laundry+0x138>
	{
		mode_complete_alarm_stop_start_flag = STOP; // 완료 부저가 진행중일 경우 아예 꺼버리는게 논리적으로 맞음
 80038de:	4b9e      	ldr	r3, [pc, #632]	; (8003b58 <Spin_Mode_Laundry+0x388>)
 80038e0:	2200      	movs	r2, #0
 80038e2:	701a      	strb	r2, [r3, #0]

		WashingMachine_curr_status++;
 80038e4:	4ba0      	ldr	r3, [pc, #640]	; (8003b68 <Spin_Mode_Laundry+0x398>)
 80038e6:	781b      	ldrb	r3, [r3, #0]
 80038e8:	3301      	adds	r3, #1
 80038ea:	b2da      	uxtb	r2, r3
 80038ec:	4b9e      	ldr	r3, [pc, #632]	; (8003b68 <Spin_Mode_Laundry+0x398>)
 80038ee:	701a      	strb	r2, [r3, #0]
		WashingMachine_curr_status %= 4;
 80038f0:	4b9d      	ldr	r3, [pc, #628]	; (8003b68 <Spin_Mode_Laundry+0x398>)
 80038f2:	781b      	ldrb	r3, [r3, #0]
 80038f4:	f003 0303 	and.w	r3, r3, #3
 80038f8:	b2da      	uxtb	r2, r3
 80038fa:	4b9b      	ldr	r3, [pc, #620]	; (8003b68 <Spin_Mode_Laundry+0x398>)
 80038fc:	701a      	strb	r2, [r3, #0]
		LCD_Command(CLEAR_DISPLAY); // 버튼을 누르는 순간마다 clear display해줘서 쓰레기값 방지
 80038fe:	2001      	movs	r0, #1
 8003900:	f7fd faf6 	bl	8000ef0 <LCD_Command>
		Idle_Mode_Display();
 8003904:	f000 f9c2 	bl	8003c8c <Idle_Mode_Display>
	}

	// 탈수 횟수를 1회 증가시킨다(1회는 7초로 간주)
	if (Get_Button(BUTTON1_GPIO_Port, BUTTON1_Pin, 1) == BUTTON_PRESS)
 8003908:	2201      	movs	r2, #1
 800390a:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 800390e:	4895      	ldr	r0, [pc, #596]	; (8003b64 <Spin_Mode_Laundry+0x394>)
 8003910:	f7fd fb9c 	bl	800104c <Get_Button>
 8003914:	4603      	mov	r3, r0
 8003916:	2b00      	cmp	r3, #0
 8003918:	d109      	bne.n	800392e <Spin_Mode_Laundry+0x15e>
	{
		spin_remain_time += 7;
 800391a:	4b94      	ldr	r3, [pc, #592]	; (8003b6c <Spin_Mode_Laundry+0x39c>)
 800391c:	681b      	ldr	r3, [r3, #0]
 800391e:	3307      	adds	r3, #7
 8003920:	4a92      	ldr	r2, [pc, #584]	; (8003b6c <Spin_Mode_Laundry+0x39c>)
 8003922:	6013      	str	r3, [r2, #0]
		LCD_Command(CLEAR_DISPLAY); // 버튼을 누르는 순간마다 clear display해줘서 쓰레기값 방지
 8003924:	2001      	movs	r0, #1
 8003926:	f7fd fae3 	bl	8000ef0 <LCD_Command>
		Spin_Mode_Setting_display();
 800392a:	f000 fafd 	bl	8003f28 <Spin_Mode_Setting_display>
	}

	// 헹굼 횟수를 1회 감소시킨다(1회는 7초로 간주)
	if (Get_Button(BUTTON2_GPIO_Port, BUTTON2_Pin, 2) == BUTTON_PRESS)
 800392e:	2202      	movs	r2, #2
 8003930:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8003934:	488b      	ldr	r0, [pc, #556]	; (8003b64 <Spin_Mode_Laundry+0x394>)
 8003936:	f7fd fb89 	bl	800104c <Get_Button>
 800393a:	4603      	mov	r3, r0
 800393c:	2b00      	cmp	r3, #0
 800393e:	d110      	bne.n	8003962 <Spin_Mode_Laundry+0x192>
	{
		spin_remain_time -= 7;
 8003940:	4b8a      	ldr	r3, [pc, #552]	; (8003b6c <Spin_Mode_Laundry+0x39c>)
 8003942:	681b      	ldr	r3, [r3, #0]
 8003944:	3b07      	subs	r3, #7
 8003946:	4a89      	ldr	r2, [pc, #548]	; (8003b6c <Spin_Mode_Laundry+0x39c>)
 8003948:	6013      	str	r3, [r2, #0]
		if (spin_remain_time < 0) {spin_remain_time = 0;}
 800394a:	4b88      	ldr	r3, [pc, #544]	; (8003b6c <Spin_Mode_Laundry+0x39c>)
 800394c:	681b      	ldr	r3, [r3, #0]
 800394e:	2b00      	cmp	r3, #0
 8003950:	da02      	bge.n	8003958 <Spin_Mode_Laundry+0x188>
 8003952:	4b86      	ldr	r3, [pc, #536]	; (8003b6c <Spin_Mode_Laundry+0x39c>)
 8003954:	2200      	movs	r2, #0
 8003956:	601a      	str	r2, [r3, #0]
		LCD_Command(CLEAR_DISPLAY); // 버튼을 누르는 순간마다 clear display해줘서 쓰레기값 방지
 8003958:	2001      	movs	r0, #1
 800395a:	f7fd fac9 	bl	8000ef0 <LCD_Command>
		Spin_Mode_Setting_display();
 800395e:	f000 fae3 	bl	8003f28 <Spin_Mode_Setting_display>
	}

	// 동작 시간을 설정 완료했다면, 세탁기 구동을 시작한다.
	if (Get_Button(BUTTON3_GPIO_Port, BUTTON3_Pin, 3) == BUTTON_PRESS)
 8003962:	2203      	movs	r2, #3
 8003964:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8003968:	487e      	ldr	r0, [pc, #504]	; (8003b64 <Spin_Mode_Laundry+0x394>)
 800396a:	f7fd fb6f 	bl	800104c <Get_Button>
 800396e:	4603      	mov	r3, r0
 8003970:	2b00      	cmp	r3, #0
 8003972:	f040 80bc 	bne.w	8003aee <Spin_Mode_Laundry+0x31e>
	{
		spin_mode_start_stop_flag = START;
 8003976:	4b79      	ldr	r3, [pc, #484]	; (8003b5c <Spin_Mode_Laundry+0x38c>)
 8003978:	2201      	movs	r2, #1
 800397a:	701a      	strb	r2, [r3, #0]

		HAL_RTC_GetTime(&hrtc, &spin_complete_time, RTC_FORMAT_BCD);
 800397c:	2201      	movs	r2, #1
 800397e:	497c      	ldr	r1, [pc, #496]	; (8003b70 <Spin_Mode_Laundry+0x3a0>)
 8003980:	487c      	ldr	r0, [pc, #496]	; (8003b74 <Spin_Mode_Laundry+0x3a4>)
 8003982:	f003 f801 	bl	8006988 <HAL_RTC_GetTime>
		spin_complete_time.Hours += dec2bcd(spin_remain_time / 3600);
 8003986:	4b79      	ldr	r3, [pc, #484]	; (8003b6c <Spin_Mode_Laundry+0x39c>)
 8003988:	681b      	ldr	r3, [r3, #0]
 800398a:	4a7b      	ldr	r2, [pc, #492]	; (8003b78 <Spin_Mode_Laundry+0x3a8>)
 800398c:	fb82 1203 	smull	r1, r2, r2, r3
 8003990:	441a      	add	r2, r3
 8003992:	12d2      	asrs	r2, r2, #11
 8003994:	17db      	asrs	r3, r3, #31
 8003996:	1ad3      	subs	r3, r2, r3
 8003998:	b2db      	uxtb	r3, r3
 800399a:	4618      	mov	r0, r3
 800399c:	f7fd fd98 	bl	80014d0 <dec2bcd>
 80039a0:	4603      	mov	r3, r0
 80039a2:	461a      	mov	r2, r3
 80039a4:	4b72      	ldr	r3, [pc, #456]	; (8003b70 <Spin_Mode_Laundry+0x3a0>)
 80039a6:	781b      	ldrb	r3, [r3, #0]
 80039a8:	4413      	add	r3, r2
 80039aa:	b2da      	uxtb	r2, r3
 80039ac:	4b70      	ldr	r3, [pc, #448]	; (8003b70 <Spin_Mode_Laundry+0x3a0>)
 80039ae:	701a      	strb	r2, [r3, #0]
		spin_complete_time.Minutes += dec2bcd((spin_remain_time % 3600) / 60);
 80039b0:	4b6e      	ldr	r3, [pc, #440]	; (8003b6c <Spin_Mode_Laundry+0x39c>)
 80039b2:	681a      	ldr	r2, [r3, #0]
 80039b4:	4b70      	ldr	r3, [pc, #448]	; (8003b78 <Spin_Mode_Laundry+0x3a8>)
 80039b6:	fb83 1302 	smull	r1, r3, r3, r2
 80039ba:	4413      	add	r3, r2
 80039bc:	12d9      	asrs	r1, r3, #11
 80039be:	17d3      	asrs	r3, r2, #31
 80039c0:	1acb      	subs	r3, r1, r3
 80039c2:	f44f 6161 	mov.w	r1, #3600	; 0xe10
 80039c6:	fb01 f303 	mul.w	r3, r1, r3
 80039ca:	1ad3      	subs	r3, r2, r3
 80039cc:	4a6b      	ldr	r2, [pc, #428]	; (8003b7c <Spin_Mode_Laundry+0x3ac>)
 80039ce:	fb82 1203 	smull	r1, r2, r2, r3
 80039d2:	441a      	add	r2, r3
 80039d4:	1152      	asrs	r2, r2, #5
 80039d6:	17db      	asrs	r3, r3, #31
 80039d8:	1ad3      	subs	r3, r2, r3
 80039da:	b2db      	uxtb	r3, r3
 80039dc:	4618      	mov	r0, r3
 80039de:	f7fd fd77 	bl	80014d0 <dec2bcd>
 80039e2:	4603      	mov	r3, r0
 80039e4:	461a      	mov	r2, r3
 80039e6:	4b62      	ldr	r3, [pc, #392]	; (8003b70 <Spin_Mode_Laundry+0x3a0>)
 80039e8:	785b      	ldrb	r3, [r3, #1]
 80039ea:	4413      	add	r3, r2
 80039ec:	b2da      	uxtb	r2, r3
 80039ee:	4b60      	ldr	r3, [pc, #384]	; (8003b70 <Spin_Mode_Laundry+0x3a0>)
 80039f0:	705a      	strb	r2, [r3, #1]
		spin_complete_time.Seconds += dec2bcd((spin_remain_time % 3600) % 60);
 80039f2:	4b5e      	ldr	r3, [pc, #376]	; (8003b6c <Spin_Mode_Laundry+0x39c>)
 80039f4:	681b      	ldr	r3, [r3, #0]
 80039f6:	4a60      	ldr	r2, [pc, #384]	; (8003b78 <Spin_Mode_Laundry+0x3a8>)
 80039f8:	fb82 1203 	smull	r1, r2, r2, r3
 80039fc:	441a      	add	r2, r3
 80039fe:	12d1      	asrs	r1, r2, #11
 8003a00:	17da      	asrs	r2, r3, #31
 8003a02:	1a8a      	subs	r2, r1, r2
 8003a04:	f44f 6161 	mov.w	r1, #3600	; 0xe10
 8003a08:	fb01 f202 	mul.w	r2, r1, r2
 8003a0c:	1a9a      	subs	r2, r3, r2
 8003a0e:	4b5b      	ldr	r3, [pc, #364]	; (8003b7c <Spin_Mode_Laundry+0x3ac>)
 8003a10:	fb83 1302 	smull	r1, r3, r3, r2
 8003a14:	4413      	add	r3, r2
 8003a16:	1159      	asrs	r1, r3, #5
 8003a18:	17d3      	asrs	r3, r2, #31
 8003a1a:	1ac9      	subs	r1, r1, r3
 8003a1c:	460b      	mov	r3, r1
 8003a1e:	011b      	lsls	r3, r3, #4
 8003a20:	1a5b      	subs	r3, r3, r1
 8003a22:	009b      	lsls	r3, r3, #2
 8003a24:	1ad1      	subs	r1, r2, r3
 8003a26:	b2cb      	uxtb	r3, r1
 8003a28:	4618      	mov	r0, r3
 8003a2a:	f7fd fd51 	bl	80014d0 <dec2bcd>
 8003a2e:	4603      	mov	r3, r0
 8003a30:	461a      	mov	r2, r3
 8003a32:	4b4f      	ldr	r3, [pc, #316]	; (8003b70 <Spin_Mode_Laundry+0x3a0>)
 8003a34:	789b      	ldrb	r3, [r3, #2]
 8003a36:	4413      	add	r3, r2
 8003a38:	b2da      	uxtb	r2, r3
 8003a3a:	4b4d      	ldr	r3, [pc, #308]	; (8003b70 <Spin_Mode_Laundry+0x3a0>)
 8003a3c:	709a      	strb	r2, [r3, #2]

		if (bcd2dec(spin_complete_time.Seconds) >= 60)
 8003a3e:	4b4c      	ldr	r3, [pc, #304]	; (8003b70 <Spin_Mode_Laundry+0x3a0>)
 8003a40:	789b      	ldrb	r3, [r3, #2]
 8003a42:	4618      	mov	r0, r3
 8003a44:	f7fd fd28 	bl	8001498 <bcd2dec>
 8003a48:	4603      	mov	r3, r0
 8003a4a:	2b3b      	cmp	r3, #59	; 0x3b
 8003a4c:	d915      	bls.n	8003a7a <Spin_Mode_Laundry+0x2aa>
		{
			spin_complete_time.Minutes += dec2bcd(1);
 8003a4e:	2001      	movs	r0, #1
 8003a50:	f7fd fd3e 	bl	80014d0 <dec2bcd>
 8003a54:	4603      	mov	r3, r0
 8003a56:	461a      	mov	r2, r3
 8003a58:	4b45      	ldr	r3, [pc, #276]	; (8003b70 <Spin_Mode_Laundry+0x3a0>)
 8003a5a:	785b      	ldrb	r3, [r3, #1]
 8003a5c:	4413      	add	r3, r2
 8003a5e:	b2da      	uxtb	r2, r3
 8003a60:	4b43      	ldr	r3, [pc, #268]	; (8003b70 <Spin_Mode_Laundry+0x3a0>)
 8003a62:	705a      	strb	r2, [r3, #1]
			spin_complete_time.Seconds -= dec2bcd(60);
 8003a64:	203c      	movs	r0, #60	; 0x3c
 8003a66:	f7fd fd33 	bl	80014d0 <dec2bcd>
 8003a6a:	4603      	mov	r3, r0
 8003a6c:	461a      	mov	r2, r3
 8003a6e:	4b40      	ldr	r3, [pc, #256]	; (8003b70 <Spin_Mode_Laundry+0x3a0>)
 8003a70:	789b      	ldrb	r3, [r3, #2]
 8003a72:	1a9b      	subs	r3, r3, r2
 8003a74:	b2da      	uxtb	r2, r3
 8003a76:	4b3e      	ldr	r3, [pc, #248]	; (8003b70 <Spin_Mode_Laundry+0x3a0>)
 8003a78:	709a      	strb	r2, [r3, #2]
		}
		if (bcd2dec(spin_complete_time.Minutes) >= 60)
 8003a7a:	4b3d      	ldr	r3, [pc, #244]	; (8003b70 <Spin_Mode_Laundry+0x3a0>)
 8003a7c:	785b      	ldrb	r3, [r3, #1]
 8003a7e:	4618      	mov	r0, r3
 8003a80:	f7fd fd0a 	bl	8001498 <bcd2dec>
 8003a84:	4603      	mov	r3, r0
 8003a86:	2b3b      	cmp	r3, #59	; 0x3b
 8003a88:	d915      	bls.n	8003ab6 <Spin_Mode_Laundry+0x2e6>
		{
			spin_complete_time.Hours += dec2bcd(1);
 8003a8a:	2001      	movs	r0, #1
 8003a8c:	f7fd fd20 	bl	80014d0 <dec2bcd>
 8003a90:	4603      	mov	r3, r0
 8003a92:	461a      	mov	r2, r3
 8003a94:	4b36      	ldr	r3, [pc, #216]	; (8003b70 <Spin_Mode_Laundry+0x3a0>)
 8003a96:	781b      	ldrb	r3, [r3, #0]
 8003a98:	4413      	add	r3, r2
 8003a9a:	b2da      	uxtb	r2, r3
 8003a9c:	4b34      	ldr	r3, [pc, #208]	; (8003b70 <Spin_Mode_Laundry+0x3a0>)
 8003a9e:	701a      	strb	r2, [r3, #0]
			spin_complete_time.Minutes -= dec2bcd(60);
 8003aa0:	203c      	movs	r0, #60	; 0x3c
 8003aa2:	f7fd fd15 	bl	80014d0 <dec2bcd>
 8003aa6:	4603      	mov	r3, r0
 8003aa8:	461a      	mov	r2, r3
 8003aaa:	4b31      	ldr	r3, [pc, #196]	; (8003b70 <Spin_Mode_Laundry+0x3a0>)
 8003aac:	785b      	ldrb	r3, [r3, #1]
 8003aae:	1a9b      	subs	r3, r3, r2
 8003ab0:	b2da      	uxtb	r2, r3
 8003ab2:	4b2f      	ldr	r3, [pc, #188]	; (8003b70 <Spin_Mode_Laundry+0x3a0>)
 8003ab4:	705a      	strb	r2, [r3, #1]
		}
		if (bcd2dec(spin_complete_time.Hours) >= 24)
 8003ab6:	4b2e      	ldr	r3, [pc, #184]	; (8003b70 <Spin_Mode_Laundry+0x3a0>)
 8003ab8:	781b      	ldrb	r3, [r3, #0]
 8003aba:	4618      	mov	r0, r3
 8003abc:	f7fd fcec 	bl	8001498 <bcd2dec>
 8003ac0:	4603      	mov	r3, r0
 8003ac2:	2b17      	cmp	r3, #23
 8003ac4:	d90a      	bls.n	8003adc <Spin_Mode_Laundry+0x30c>
		{
			// DATE를 1 올려야 하지만, 현재 해당 프로그램에서 date는 고려하고 있지 않음
			spin_complete_time.Hours -= dec2bcd(24);
 8003ac6:	2018      	movs	r0, #24
 8003ac8:	f7fd fd02 	bl	80014d0 <dec2bcd>
 8003acc:	4603      	mov	r3, r0
 8003ace:	461a      	mov	r2, r3
 8003ad0:	4b27      	ldr	r3, [pc, #156]	; (8003b70 <Spin_Mode_Laundry+0x3a0>)
 8003ad2:	781b      	ldrb	r3, [r3, #0]
 8003ad4:	1a9b      	subs	r3, r3, r2
 8003ad6:	b2da      	uxtb	r2, r3
 8003ad8:	4b25      	ldr	r3, [pc, #148]	; (8003b70 <Spin_Mode_Laundry+0x3a0>)
 8003ada:	701a      	strb	r2, [r3, #0]
		}

		LCD_Command(CLEAR_DISPLAY); // 버튼을 누르는 순간마다 clear display해줘서 쓰레기값 방지
 8003adc:	2001      	movs	r0, #1
 8003ade:	f7fd fa07 	bl	8000ef0 <LCD_Command>
		Spin_Mode_Running_display(spin_complete_time);
 8003ae2:	4b23      	ldr	r3, [pc, #140]	; (8003b70 <Spin_Mode_Laundry+0x3a0>)
 8003ae4:	691a      	ldr	r2, [r3, #16]
 8003ae6:	9200      	str	r2, [sp, #0]
 8003ae8:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8003aea:	f000 fa51 	bl	8003f90 <Spin_Mode_Running_display>
	}

	// 모터가 과열 되었거나, 버튼4를 눌렀을 때, 탈수 모드를 즉시 중지하고 세탁모드를 초기화해준다.
	if (Get_Button(BUTTON4_GPIO_Port, BUTTON4_Pin, 4) == BUTTON_PRESS)
 8003aee:	2204      	movs	r2, #4
 8003af0:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8003af4:	4822      	ldr	r0, [pc, #136]	; (8003b80 <Spin_Mode_Laundry+0x3b0>)
 8003af6:	f7fd faa9 	bl	800104c <Get_Button>
 8003afa:	4603      	mov	r3, r0
 8003afc:	2b00      	cmp	r3, #0
 8003afe:	d128      	bne.n	8003b52 <Spin_Mode_Laundry+0x382>
	{
		mode_complete_alarm_stop_start_flag = STOP; // 완료 부저가 진행중일 경우 아예 꺼버리는게 논리적으로 맞음
 8003b00:	4b15      	ldr	r3, [pc, #84]	; (8003b58 <Spin_Mode_Laundry+0x388>)
 8003b02:	2200      	movs	r2, #0
 8003b04:	701a      	strb	r2, [r3, #0]

		WashingMachine_curr_status = IDLE_MODE;
 8003b06:	4b18      	ldr	r3, [pc, #96]	; (8003b68 <Spin_Mode_Laundry+0x398>)
 8003b08:	2200      	movs	r2, #0
 8003b0a:	701a      	strb	r2, [r3, #0]
		spin_mode_start_stop_flag = STOP;
 8003b0c:	4b13      	ldr	r3, [pc, #76]	; (8003b5c <Spin_Mode_Laundry+0x38c>)
 8003b0e:	2200      	movs	r2, #0
 8003b10:	701a      	strb	r2, [r3, #0]
		dcmotor_duty_cycle = 30;
 8003b12:	4b13      	ldr	r3, [pc, #76]	; (8003b60 <Spin_Mode_Laundry+0x390>)
 8003b14:	221e      	movs	r2, #30
 8003b16:	801a      	strh	r2, [r3, #0]
		spin_remain_time = 0;
 8003b18:	4b14      	ldr	r3, [pc, #80]	; (8003b6c <Spin_Mode_Laundry+0x39c>)
 8003b1a:	2200      	movs	r2, #0
 8003b1c:	601a      	str	r2, [r3, #0]
		spin_complete_time.Hours = dec2bcd(0);
 8003b1e:	2000      	movs	r0, #0
 8003b20:	f7fd fcd6 	bl	80014d0 <dec2bcd>
 8003b24:	4603      	mov	r3, r0
 8003b26:	461a      	mov	r2, r3
 8003b28:	4b11      	ldr	r3, [pc, #68]	; (8003b70 <Spin_Mode_Laundry+0x3a0>)
 8003b2a:	701a      	strb	r2, [r3, #0]
		spin_complete_time.Minutes = dec2bcd(0);
 8003b2c:	2000      	movs	r0, #0
 8003b2e:	f7fd fccf 	bl	80014d0 <dec2bcd>
 8003b32:	4603      	mov	r3, r0
 8003b34:	461a      	mov	r2, r3
 8003b36:	4b0e      	ldr	r3, [pc, #56]	; (8003b70 <Spin_Mode_Laundry+0x3a0>)
 8003b38:	705a      	strb	r2, [r3, #1]
		spin_complete_time.Seconds = dec2bcd(0);
 8003b3a:	2000      	movs	r0, #0
 8003b3c:	f7fd fcc8 	bl	80014d0 <dec2bcd>
 8003b40:	4603      	mov	r3, r0
 8003b42:	461a      	mov	r2, r3
 8003b44:	4b0a      	ldr	r3, [pc, #40]	; (8003b70 <Spin_Mode_Laundry+0x3a0>)
 8003b46:	709a      	strb	r2, [r3, #2]
		LCD_Command(CLEAR_DISPLAY); // 버튼을 누르는 순간마다 clear display해줘서 쓰레기값 방지
 8003b48:	2001      	movs	r0, #1
 8003b4a:	f7fd f9d1 	bl	8000ef0 <LCD_Command>
		Idle_Mode_Display();
 8003b4e:	f000 f89d 	bl	8003c8c <Idle_Mode_Display>
	}
	/************************END 버튼 입력 인터럽트 부분************************/
}
 8003b52:	bf00      	nop
 8003b54:	46bd      	mov	sp, r7
 8003b56:	bd80      	pop	{r7, pc}
 8003b58:	20000f8f 	.word	0x20000f8f
 8003b5c:	2000100b 	.word	0x2000100b
 8003b60:	2000011c 	.word	0x2000011c
 8003b64:	40021000 	.word	0x40021000
 8003b68:	20000f90 	.word	0x20000f90
 8003b6c:	20000fc8 	.word	0x20000fc8
 8003b70:	20000ff4 	.word	0x20000ff4
 8003b74:	20000444 	.word	0x20000444
 8003b78:	91a2b3c5 	.word	0x91a2b3c5
 8003b7c:	88888889 	.word	0x88888889
 8003b80:	40020400 	.word	0x40020400
 8003b84:	00000000 	.word	0x00000000

08003b88 <Check_Lid_Open>:
 * desc: 세탁기의 뚜껑이 열린상태인지 닫힌 상태인지 파악한다. 뚜껑의 개폐 상태는 1초에 한번씩 체크한다.
 *       초음파센서와 뚜껑의 거리가 10cm 이하이면 닫힌 것으로 간주하고, 10cm 초과이면 열린 것으로 간주한다.
 * return: True(뚜껑이 열려있음) False(뚜껑이 닫혀있음)
 */
static bool Check_Lid_Open(void)
{
 8003b88:	b580      	push	{r7, lr}
 8003b8a:	b082      	sub	sp, #8
 8003b8c:	af00      	add	r7, sp, #0
	int32_t distance;

#if 1 // 코드 디버깅 편리성을 위해 활성/비활성화

	if (TIM10_10ms_counter_ultrasonic >= LID_OPEN_CHECK_TERM)
 8003b8e:	4b20      	ldr	r3, [pc, #128]	; (8003c10 <Check_Lid_Open+0x88>)
 8003b90:	681b      	ldr	r3, [r3, #0]
 8003b92:	f5b3 7f96 	cmp.w	r3, #300	; 0x12c
 8003b96:	d330      	bcc.n	8003bfa <Check_Lid_Open+0x72>
	{
		TIM10_10ms_counter_ultrasonic = 0;
 8003b98:	4b1d      	ldr	r3, [pc, #116]	; (8003c10 <Check_Lid_Open+0x88>)
 8003b9a:	2200      	movs	r2, #0
 8003b9c:	601a      	str	r2, [r3, #0]
		Ultrasonic_Trigger();
 8003b9e:	f7ff f9c1 	bl	8002f24 <Ultrasonic_Trigger>

		if (one_cycle_capture_finish_flag)
 8003ba2:	4b1c      	ldr	r3, [pc, #112]	; (8003c14 <Check_Lid_Open+0x8c>)
 8003ba4:	781b      	ldrb	r3, [r3, #0]
 8003ba6:	b2db      	uxtb	r3, r3
 8003ba8:	2b00      	cmp	r3, #0
 8003baa:	d028      	beq.n	8003bfe <Check_Lid_Open+0x76>
		{
			one_cycle_capture_finish_flag = 0;
 8003bac:	4b19      	ldr	r3, [pc, #100]	; (8003c14 <Check_Lid_Open+0x8c>)
 8003bae:	2200      	movs	r2, #0
 8003bb0:	701a      	strb	r2, [r3, #0]
			distance = ultrasonic_distance;
 8003bb2:	4b19      	ldr	r3, [pc, #100]	; (8003c18 <Check_Lid_Open+0x90>)
 8003bb4:	681b      	ldr	r3, [r3, #0]
 8003bb6:	607b      	str	r3, [r7, #4]
			distance = distance * 0.034 / 2;
 8003bb8:	6878      	ldr	r0, [r7, #4]
 8003bba:	f7fc fcbb 	bl	8000534 <__aeabi_i2d>
 8003bbe:	a312      	add	r3, pc, #72	; (adr r3, 8003c08 <Check_Lid_Open+0x80>)
 8003bc0:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003bc4:	f7fc fd20 	bl	8000608 <__aeabi_dmul>
 8003bc8:	4602      	mov	r2, r0
 8003bca:	460b      	mov	r3, r1
 8003bcc:	4610      	mov	r0, r2
 8003bce:	4619      	mov	r1, r3
 8003bd0:	f04f 0200 	mov.w	r2, #0
 8003bd4:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8003bd8:	f7fc fe40 	bl	800085c <__aeabi_ddiv>
 8003bdc:	4602      	mov	r2, r0
 8003bde:	460b      	mov	r3, r1
 8003be0:	4610      	mov	r0, r2
 8003be2:	4619      	mov	r1, r3
 8003be4:	f7fc ff22 	bl	8000a2c <__aeabi_d2iz>
 8003be8:	4603      	mov	r3, r0
 8003bea:	607b      	str	r3, [r7, #4]

			if (distance > LID_OPEN_SAFTY_LIMIT)
 8003bec:	687b      	ldr	r3, [r7, #4]
 8003bee:	2b0a      	cmp	r3, #10
 8003bf0:	dd01      	ble.n	8003bf6 <Check_Lid_Open+0x6e>
			{
				return true;
 8003bf2:	2301      	movs	r3, #1
 8003bf4:	e003      	b.n	8003bfe <Check_Lid_Open+0x76>
			}
			else
			{
				return false;
 8003bf6:	2300      	movs	r3, #0
 8003bf8:	e001      	b.n	8003bfe <Check_Lid_Open+0x76>
			}
		}
	}
	else
	{
		return false;
 8003bfa:	2300      	movs	r3, #0
 8003bfc:	e7ff      	b.n	8003bfe <Check_Lid_Open+0x76>
#else

	return false;

#endif
}
 8003bfe:	4618      	mov	r0, r3
 8003c00:	3708      	adds	r7, #8
 8003c02:	46bd      	mov	sp, r7
 8003c04:	bd80      	pop	{r7, pc}
 8003c06:	bf00      	nop
 8003c08:	b020c49c 	.word	0xb020c49c
 8003c0c:	3fa16872 	.word	0x3fa16872
 8003c10:	20000c08 	.word	0x20000c08
 8003c14:	20000c30 	.word	0x20000c30
 8003c18:	20000c2c 	.word	0x20000c2c

08003c1c <Check_Motor_OverHeat>:
 * desc: 세탁기의 모터가 과열 상태인지 파악한다. 세탁기의 과열 상태는 10초에 한번씩 파악한다.
 * 		 DHT11 센서가 리턴한 온도 값이 70도(섭씨) 초과이면 과열된 것으로 간주하고, 70도(섭씨) 미만이면 정상인 것으로 간주한다.
 * return: True(모터가 과열되어 있음) False(모터가 정상온도임)
 */
static bool Check_Motor_OverHeat(void)
{
 8003c1c:	b580      	push	{r7, lr}
 8003c1e:	b082      	sub	sp, #8
 8003c20:	af00      	add	r7, sp, #0
	uint8_t i_RH, d_RH, i_Tmp, d_Tmp;

	if (TIM10_10ms_counter_DHT11 >= MOTOR_HEAT_CHECK_TERM)
 8003c22:	4b18      	ldr	r3, [pc, #96]	; (8003c84 <Check_Motor_OverHeat+0x68>)
 8003c24:	681b      	ldr	r3, [r3, #0]
 8003c26:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8003c2a:	d326      	bcc.n	8003c7a <Check_Motor_OverHeat+0x5e>
	{
		TIM10_10ms_counter_DHT11 = 0;
 8003c2c:	4b15      	ldr	r3, [pc, #84]	; (8003c84 <Check_Motor_OverHeat+0x68>)
 8003c2e:	2200      	movs	r2, #0
 8003c30:	601a      	str	r2, [r3, #0]

		// 아래 세줄은 DHT11과 MCU의 Hand-shaking과정이다.
		DHT11_Trriger();
 8003c32:	f7fd f8b5 	bl	8000da0 <DHT11_Trriger>
		DHT11_DataLine_Input();
 8003c36:	f7fd f8eb 	bl	8000e10 <DHT11_DataLine_Input>
		DHT11_Dumi_Read();
 8003c3a:	f7fd f8c9 	bl	8000dd0 <DHT11_Dumi_Read>

		// 여기부터 DHT11가 수집한 데이터를 읽어오는 것이다.
		i_RH = DHT11_rx_Data();
 8003c3e:	f7fd f921 	bl	8000e84 <DHT11_rx_Data>
 8003c42:	4603      	mov	r3, r0
 8003c44:	71fb      	strb	r3, [r7, #7]
		d_RH = DHT11_rx_Data();
 8003c46:	f7fd f91d 	bl	8000e84 <DHT11_rx_Data>
 8003c4a:	4603      	mov	r3, r0
 8003c4c:	71bb      	strb	r3, [r7, #6]
		i_Tmp = DHT11_rx_Data();
 8003c4e:	f7fd f919 	bl	8000e84 <DHT11_rx_Data>
 8003c52:	4603      	mov	r3, r0
 8003c54:	717b      	strb	r3, [r7, #5]
		d_Tmp = DHT11_rx_Data();
 8003c56:	f7fd f915 	bl	8000e84 <DHT11_rx_Data>
 8003c5a:	4603      	mov	r3, r0
 8003c5c:	713b      	strb	r3, [r7, #4]

		DHT11_DataLine_Output();
 8003c5e:	f7fd f8f3 	bl	8000e48 <DHT11_DataLine_Output>
		HAL_GPIO_WritePin(DHT11_PORT, DHT11_DATA_RIN, GPIO_PIN_SET);
 8003c62:	2201      	movs	r2, #1
 8003c64:	2101      	movs	r1, #1
 8003c66:	4808      	ldr	r0, [pc, #32]	; (8003c88 <Check_Motor_OverHeat+0x6c>)
 8003c68:	f001 f928 	bl	8004ebc <HAL_GPIO_WritePin>

		if (i_Tmp > MOTOTR_HEAT_SAFTY_LIMIT)
 8003c6c:	797b      	ldrb	r3, [r7, #5]
 8003c6e:	2b46      	cmp	r3, #70	; 0x46
 8003c70:	d901      	bls.n	8003c76 <Check_Motor_OverHeat+0x5a>
		{
			return true;
 8003c72:	2301      	movs	r3, #1
 8003c74:	e002      	b.n	8003c7c <Check_Motor_OverHeat+0x60>
		}
		else
		{
			return false;
 8003c76:	2300      	movs	r3, #0
 8003c78:	e000      	b.n	8003c7c <Check_Motor_OverHeat+0x60>
		}
	}
	else
	{
		return false;
 8003c7a:	2300      	movs	r3, #0
	}
}
 8003c7c:	4618      	mov	r0, r3
 8003c7e:	3708      	adds	r7, #8
 8003c80:	46bd      	mov	sp, r7
 8003c82:	bd80      	pop	{r7, pc}
 8003c84:	20000c04 	.word	0x20000c04
 8003c88:	40020000 	.word	0x40020000

08003c8c <Idle_Mode_Display>:

/*
 * desc: 세탁기가 IDLE 모드 일때의 화면을 I2C_LCD에 출력한다.
 */
static void Idle_Mode_Display(void)
{
 8003c8c:	b5b0      	push	{r4, r5, r7, lr}
 8003c8e:	b08c      	sub	sp, #48	; 0x30
 8003c90:	af02      	add	r7, sp, #8
	uint8_t lcd_buff_1[20], lcd_buff_2[20];

	HAL_RTC_GetTime(&hrtc, &current_time, RTC_FORMAT_BCD);
 8003c92:	2201      	movs	r2, #1
 8003c94:	4924      	ldr	r1, [pc, #144]	; (8003d28 <Idle_Mode_Display+0x9c>)
 8003c96:	4825      	ldr	r0, [pc, #148]	; (8003d2c <Idle_Mode_Display+0xa0>)
 8003c98:	f002 fe76 	bl	8006988 <HAL_RTC_GetTime>
	HAL_RTC_GetDate(&hrtc, &current_date, RTC_FORMAT_BCD);
 8003c9c:	2201      	movs	r2, #1
 8003c9e:	4924      	ldr	r1, [pc, #144]	; (8003d30 <Idle_Mode_Display+0xa4>)
 8003ca0:	4822      	ldr	r0, [pc, #136]	; (8003d2c <Idle_Mode_Display+0xa0>)
 8003ca2:	f002 ff53 	bl	8006b4c <HAL_RTC_GetDate>

	sprintf(lcd_buff_1, "select [MODE]");
 8003ca6:	f107 0314 	add.w	r3, r7, #20
 8003caa:	4922      	ldr	r1, [pc, #136]	; (8003d34 <Idle_Mode_Display+0xa8>)
 8003cac:	4618      	mov	r0, r3
 8003cae:	f006 f93b 	bl	8009f28 <siprintf>
	Move_Cursor(0, 0);
 8003cb2:	2100      	movs	r1, #0
 8003cb4:	2000      	movs	r0, #0
 8003cb6:	f7fd f9b1 	bl	800101c <Move_Cursor>
	LCD_String(lcd_buff_1);
 8003cba:	f107 0314 	add.w	r3, r7, #20
 8003cbe:	4618      	mov	r0, r3
 8003cc0:	f7fd f997 	bl	8000ff2 <LCD_String>

	if (old_time.Seconds != current_time.Seconds)
 8003cc4:	4b1c      	ldr	r3, [pc, #112]	; (8003d38 <Idle_Mode_Display+0xac>)
 8003cc6:	789a      	ldrb	r2, [r3, #2]
 8003cc8:	4b17      	ldr	r3, [pc, #92]	; (8003d28 <Idle_Mode_Display+0x9c>)
 8003cca:	789b      	ldrb	r3, [r3, #2]
 8003ccc:	429a      	cmp	r2, r3
 8003cce:	d022      	beq.n	8003d16 <Idle_Mode_Display+0x8a>
	{
		sprintf(lcd_buff_2, "Now>> %02d:%02d:%02d", bcd2dec(current_time.Hours), bcd2dec(current_time.Minutes), bcd2dec(current_time.Seconds));
 8003cd0:	4b15      	ldr	r3, [pc, #84]	; (8003d28 <Idle_Mode_Display+0x9c>)
 8003cd2:	781b      	ldrb	r3, [r3, #0]
 8003cd4:	4618      	mov	r0, r3
 8003cd6:	f7fd fbdf 	bl	8001498 <bcd2dec>
 8003cda:	4603      	mov	r3, r0
 8003cdc:	461c      	mov	r4, r3
 8003cde:	4b12      	ldr	r3, [pc, #72]	; (8003d28 <Idle_Mode_Display+0x9c>)
 8003ce0:	785b      	ldrb	r3, [r3, #1]
 8003ce2:	4618      	mov	r0, r3
 8003ce4:	f7fd fbd8 	bl	8001498 <bcd2dec>
 8003ce8:	4603      	mov	r3, r0
 8003cea:	461d      	mov	r5, r3
 8003cec:	4b0e      	ldr	r3, [pc, #56]	; (8003d28 <Idle_Mode_Display+0x9c>)
 8003cee:	789b      	ldrb	r3, [r3, #2]
 8003cf0:	4618      	mov	r0, r3
 8003cf2:	f7fd fbd1 	bl	8001498 <bcd2dec>
 8003cf6:	4603      	mov	r3, r0
 8003cf8:	4638      	mov	r0, r7
 8003cfa:	9300      	str	r3, [sp, #0]
 8003cfc:	462b      	mov	r3, r5
 8003cfe:	4622      	mov	r2, r4
 8003d00:	490e      	ldr	r1, [pc, #56]	; (8003d3c <Idle_Mode_Display+0xb0>)
 8003d02:	f006 f911 	bl	8009f28 <siprintf>
		Move_Cursor(1, 0);
 8003d06:	2100      	movs	r1, #0
 8003d08:	2001      	movs	r0, #1
 8003d0a:	f7fd f987 	bl	800101c <Move_Cursor>
		LCD_String(lcd_buff_2);
 8003d0e:	463b      	mov	r3, r7
 8003d10:	4618      	mov	r0, r3
 8003d12:	f7fd f96e 	bl	8000ff2 <LCD_String>
	}
	old_time.Seconds = current_time.Seconds;
 8003d16:	4b04      	ldr	r3, [pc, #16]	; (8003d28 <Idle_Mode_Display+0x9c>)
 8003d18:	789a      	ldrb	r2, [r3, #2]
 8003d1a:	4b07      	ldr	r3, [pc, #28]	; (8003d38 <Idle_Mode_Display+0xac>)
 8003d1c:	709a      	strb	r2, [r3, #2]
}
 8003d1e:	bf00      	nop
 8003d20:	3728      	adds	r7, #40	; 0x28
 8003d22:	46bd      	mov	sp, r7
 8003d24:	bdb0      	pop	{r4, r5, r7, pc}
 8003d26:	bf00      	nop
 8003d28:	20000fa8 	.word	0x20000fa8
 8003d2c:	20000444 	.word	0x20000444
 8003d30:	20000fbc 	.word	0x20000fbc
 8003d34:	0800b010 	.word	0x0800b010
 8003d38:	20000f94 	.word	0x20000f94
 8003d3c:	0800b020 	.word	0x0800b020

08003d40 <Wash_Mode_Setting_display>:

/*
 * desc: 세탁기가 세탁모드 일때, 세탁을 몇회 시행할 예정인지 대한 정보를 I2C_LCD에 출력한다.
 */
static void Wash_Mode_Setting_display(void)
{
 8003d40:	b580      	push	{r7, lr}
 8003d42:	b08a      	sub	sp, #40	; 0x28
 8003d44:	af00      	add	r7, sp, #0
	uint8_t lcd_buff_1[20], lcd_buff_2[20];

	sprintf(lcd_buff_1, "  Manual [Wash]");
 8003d46:	f107 0314 	add.w	r3, r7, #20
 8003d4a:	4913      	ldr	r1, [pc, #76]	; (8003d98 <Wash_Mode_Setting_display+0x58>)
 8003d4c:	4618      	mov	r0, r3
 8003d4e:	f006 f8eb 	bl	8009f28 <siprintf>
	Move_Cursor(0, 0);
 8003d52:	2100      	movs	r1, #0
 8003d54:	2000      	movs	r0, #0
 8003d56:	f7fd f961 	bl	800101c <Move_Cursor>
	LCD_String(lcd_buff_1);
 8003d5a:	f107 0314 	add.w	r3, r7, #20
 8003d5e:	4618      	mov	r0, r3
 8003d60:	f7fd f947 	bl	8000ff2 <LCD_String>

	sprintf(lcd_buff_2, "Repeat [%d]times", wash_remain_time / 10);
 8003d64:	4b0d      	ldr	r3, [pc, #52]	; (8003d9c <Wash_Mode_Setting_display+0x5c>)
 8003d66:	681b      	ldr	r3, [r3, #0]
 8003d68:	4a0d      	ldr	r2, [pc, #52]	; (8003da0 <Wash_Mode_Setting_display+0x60>)
 8003d6a:	fb82 1203 	smull	r1, r2, r2, r3
 8003d6e:	1092      	asrs	r2, r2, #2
 8003d70:	17db      	asrs	r3, r3, #31
 8003d72:	1ad2      	subs	r2, r2, r3
 8003d74:	463b      	mov	r3, r7
 8003d76:	490b      	ldr	r1, [pc, #44]	; (8003da4 <Wash_Mode_Setting_display+0x64>)
 8003d78:	4618      	mov	r0, r3
 8003d7a:	f006 f8d5 	bl	8009f28 <siprintf>
	Move_Cursor(1, 0);
 8003d7e:	2100      	movs	r1, #0
 8003d80:	2001      	movs	r0, #1
 8003d82:	f7fd f94b 	bl	800101c <Move_Cursor>
	LCD_String(lcd_buff_2);
 8003d86:	463b      	mov	r3, r7
 8003d88:	4618      	mov	r0, r3
 8003d8a:	f7fd f932 	bl	8000ff2 <LCD_String>
}
 8003d8e:	bf00      	nop
 8003d90:	3728      	adds	r7, #40	; 0x28
 8003d92:	46bd      	mov	sp, r7
 8003d94:	bd80      	pop	{r7, pc}
 8003d96:	bf00      	nop
 8003d98:	0800b038 	.word	0x0800b038
 8003d9c:	20000fc0 	.word	0x20000fc0
 8003da0:	66666667 	.word	0x66666667
 8003da4:	0800b048 	.word	0x0800b048

08003da8 <Wash_Mode_Running_display>:
/*
 * desc: 세탁기가 세탁모드 일때, 예정된 세탁을 모두 시행할 경우 예상 완료시간이 언제인지에 대한 정보를 I2C_LCD에 출력한다.
 * param1: 예상 완료시간에 대한 정보를 담고 있는 RTC_Time 구조체
 */
static void Wash_Mode_Running_display(RTC_TimeTypeDef complete_time)
{
 8003da8:	b084      	sub	sp, #16
 8003daa:	b5b0      	push	{r4, r5, r7, lr}
 8003dac:	b08c      	sub	sp, #48	; 0x30
 8003dae:	af02      	add	r7, sp, #8
 8003db0:	f107 0438 	add.w	r4, r7, #56	; 0x38
 8003db4:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
	uint8_t lcd_buff_1[20], lcd_buff_2[20];

	sprintf(lcd_buff_1, "  Manual [Wash]");
 8003db8:	f107 0314 	add.w	r3, r7, #20
 8003dbc:	491b      	ldr	r1, [pc, #108]	; (8003e2c <Wash_Mode_Running_display+0x84>)
 8003dbe:	4618      	mov	r0, r3
 8003dc0:	f006 f8b2 	bl	8009f28 <siprintf>
	Move_Cursor(0, 0);
 8003dc4:	2100      	movs	r1, #0
 8003dc6:	2000      	movs	r0, #0
 8003dc8:	f7fd f928 	bl	800101c <Move_Cursor>
	LCD_String(lcd_buff_1);
 8003dcc:	f107 0314 	add.w	r3, r7, #20
 8003dd0:	4618      	mov	r0, r3
 8003dd2:	f7fd f90e 	bl	8000ff2 <LCD_String>

	sprintf(lcd_buff_2, "Cplt>> %02d:%02d:%02d", bcd2dec(complete_time.Hours), bcd2dec(complete_time.Minutes), bcd2dec(complete_time.Seconds));
 8003dd6:	f897 3038 	ldrb.w	r3, [r7, #56]	; 0x38
 8003dda:	4618      	mov	r0, r3
 8003ddc:	f7fd fb5c 	bl	8001498 <bcd2dec>
 8003de0:	4603      	mov	r3, r0
 8003de2:	461c      	mov	r4, r3
 8003de4:	f897 3039 	ldrb.w	r3, [r7, #57]	; 0x39
 8003de8:	4618      	mov	r0, r3
 8003dea:	f7fd fb55 	bl	8001498 <bcd2dec>
 8003dee:	4603      	mov	r3, r0
 8003df0:	461d      	mov	r5, r3
 8003df2:	f897 303a 	ldrb.w	r3, [r7, #58]	; 0x3a
 8003df6:	4618      	mov	r0, r3
 8003df8:	f7fd fb4e 	bl	8001498 <bcd2dec>
 8003dfc:	4603      	mov	r3, r0
 8003dfe:	4638      	mov	r0, r7
 8003e00:	9300      	str	r3, [sp, #0]
 8003e02:	462b      	mov	r3, r5
 8003e04:	4622      	mov	r2, r4
 8003e06:	490a      	ldr	r1, [pc, #40]	; (8003e30 <Wash_Mode_Running_display+0x88>)
 8003e08:	f006 f88e 	bl	8009f28 <siprintf>
	Move_Cursor(1, 0);
 8003e0c:	2100      	movs	r1, #0
 8003e0e:	2001      	movs	r0, #1
 8003e10:	f7fd f904 	bl	800101c <Move_Cursor>
	LCD_String(lcd_buff_2);
 8003e14:	463b      	mov	r3, r7
 8003e16:	4618      	mov	r0, r3
 8003e18:	f7fd f8eb 	bl	8000ff2 <LCD_String>
}
 8003e1c:	bf00      	nop
 8003e1e:	3728      	adds	r7, #40	; 0x28
 8003e20:	46bd      	mov	sp, r7
 8003e22:	e8bd 40b0 	ldmia.w	sp!, {r4, r5, r7, lr}
 8003e26:	b004      	add	sp, #16
 8003e28:	4770      	bx	lr
 8003e2a:	bf00      	nop
 8003e2c:	0800b038 	.word	0x0800b038
 8003e30:	0800b05c 	.word	0x0800b05c

08003e34 <Rinse_Mode_Setting_display>:

/*
 * desc: 세탁기가 헹굼모드 일때, 헹굼을 몇회 시행할 예정인지 대한 정보를 I2C_LCD에 출력한다.
 */
static void Rinse_Mode_Setting_display(void)
{
 8003e34:	b580      	push	{r7, lr}
 8003e36:	b08a      	sub	sp, #40	; 0x28
 8003e38:	af00      	add	r7, sp, #0
	uint8_t lcd_buff_1[20], lcd_buff_2[20];

	sprintf(lcd_buff_1, "  Manual [Rinse]");
 8003e3a:	f107 0314 	add.w	r3, r7, #20
 8003e3e:	4913      	ldr	r1, [pc, #76]	; (8003e8c <Rinse_Mode_Setting_display+0x58>)
 8003e40:	4618      	mov	r0, r3
 8003e42:	f006 f871 	bl	8009f28 <siprintf>
	Move_Cursor(0, 0);
 8003e46:	2100      	movs	r1, #0
 8003e48:	2000      	movs	r0, #0
 8003e4a:	f7fd f8e7 	bl	800101c <Move_Cursor>
	LCD_String(lcd_buff_1);
 8003e4e:	f107 0314 	add.w	r3, r7, #20
 8003e52:	4618      	mov	r0, r3
 8003e54:	f7fd f8cd 	bl	8000ff2 <LCD_String>

	sprintf(lcd_buff_2, "Repeat [%d]times", rinse_remain_time / 10);
 8003e58:	4b0d      	ldr	r3, [pc, #52]	; (8003e90 <Rinse_Mode_Setting_display+0x5c>)
 8003e5a:	681b      	ldr	r3, [r3, #0]
 8003e5c:	4a0d      	ldr	r2, [pc, #52]	; (8003e94 <Rinse_Mode_Setting_display+0x60>)
 8003e5e:	fb82 1203 	smull	r1, r2, r2, r3
 8003e62:	1092      	asrs	r2, r2, #2
 8003e64:	17db      	asrs	r3, r3, #31
 8003e66:	1ad2      	subs	r2, r2, r3
 8003e68:	463b      	mov	r3, r7
 8003e6a:	490b      	ldr	r1, [pc, #44]	; (8003e98 <Rinse_Mode_Setting_display+0x64>)
 8003e6c:	4618      	mov	r0, r3
 8003e6e:	f006 f85b 	bl	8009f28 <siprintf>
	Move_Cursor(1, 0);
 8003e72:	2100      	movs	r1, #0
 8003e74:	2001      	movs	r0, #1
 8003e76:	f7fd f8d1 	bl	800101c <Move_Cursor>
	LCD_String(lcd_buff_2);
 8003e7a:	463b      	mov	r3, r7
 8003e7c:	4618      	mov	r0, r3
 8003e7e:	f7fd f8b8 	bl	8000ff2 <LCD_String>
}
 8003e82:	bf00      	nop
 8003e84:	3728      	adds	r7, #40	; 0x28
 8003e86:	46bd      	mov	sp, r7
 8003e88:	bd80      	pop	{r7, pc}
 8003e8a:	bf00      	nop
 8003e8c:	0800b074 	.word	0x0800b074
 8003e90:	20000fc4 	.word	0x20000fc4
 8003e94:	66666667 	.word	0x66666667
 8003e98:	0800b048 	.word	0x0800b048

08003e9c <Rinse_Mode_Running_display>:
/*
 * desc: 세탁기가 헹굼모드 일때, 예정된 헹굼을 모두 시행할 경우 예상 완료시간이 언제인지에 대한 정보를 I2C_LCD에 출력한다.
 * param1: 예상 완료시간에 대한 정보를 담고 있는 RTC_Time 구조체
 */
static void Rinse_Mode_Running_display(RTC_TimeTypeDef complete_time)
{
 8003e9c:	b084      	sub	sp, #16
 8003e9e:	b5b0      	push	{r4, r5, r7, lr}
 8003ea0:	b08c      	sub	sp, #48	; 0x30
 8003ea2:	af02      	add	r7, sp, #8
 8003ea4:	f107 0438 	add.w	r4, r7, #56	; 0x38
 8003ea8:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
	uint8_t lcd_buff_1[20], lcd_buff_2[20];

	sprintf(lcd_buff_1, "  Manual [Rinse]");
 8003eac:	f107 0314 	add.w	r3, r7, #20
 8003eb0:	491b      	ldr	r1, [pc, #108]	; (8003f20 <Rinse_Mode_Running_display+0x84>)
 8003eb2:	4618      	mov	r0, r3
 8003eb4:	f006 f838 	bl	8009f28 <siprintf>
	Move_Cursor(0, 0);
 8003eb8:	2100      	movs	r1, #0
 8003eba:	2000      	movs	r0, #0
 8003ebc:	f7fd f8ae 	bl	800101c <Move_Cursor>
	LCD_String(lcd_buff_1);
 8003ec0:	f107 0314 	add.w	r3, r7, #20
 8003ec4:	4618      	mov	r0, r3
 8003ec6:	f7fd f894 	bl	8000ff2 <LCD_String>

	sprintf(lcd_buff_2, "Cplt>> %02d:%02d:%02d", bcd2dec(complete_time.Hours), bcd2dec(complete_time.Minutes), bcd2dec(complete_time.Seconds));
 8003eca:	f897 3038 	ldrb.w	r3, [r7, #56]	; 0x38
 8003ece:	4618      	mov	r0, r3
 8003ed0:	f7fd fae2 	bl	8001498 <bcd2dec>
 8003ed4:	4603      	mov	r3, r0
 8003ed6:	461c      	mov	r4, r3
 8003ed8:	f897 3039 	ldrb.w	r3, [r7, #57]	; 0x39
 8003edc:	4618      	mov	r0, r3
 8003ede:	f7fd fadb 	bl	8001498 <bcd2dec>
 8003ee2:	4603      	mov	r3, r0
 8003ee4:	461d      	mov	r5, r3
 8003ee6:	f897 303a 	ldrb.w	r3, [r7, #58]	; 0x3a
 8003eea:	4618      	mov	r0, r3
 8003eec:	f7fd fad4 	bl	8001498 <bcd2dec>
 8003ef0:	4603      	mov	r3, r0
 8003ef2:	4638      	mov	r0, r7
 8003ef4:	9300      	str	r3, [sp, #0]
 8003ef6:	462b      	mov	r3, r5
 8003ef8:	4622      	mov	r2, r4
 8003efa:	490a      	ldr	r1, [pc, #40]	; (8003f24 <Rinse_Mode_Running_display+0x88>)
 8003efc:	f006 f814 	bl	8009f28 <siprintf>
	Move_Cursor(1, 0);
 8003f00:	2100      	movs	r1, #0
 8003f02:	2001      	movs	r0, #1
 8003f04:	f7fd f88a 	bl	800101c <Move_Cursor>
	LCD_String(lcd_buff_2);
 8003f08:	463b      	mov	r3, r7
 8003f0a:	4618      	mov	r0, r3
 8003f0c:	f7fd f871 	bl	8000ff2 <LCD_String>
}
 8003f10:	bf00      	nop
 8003f12:	3728      	adds	r7, #40	; 0x28
 8003f14:	46bd      	mov	sp, r7
 8003f16:	e8bd 40b0 	ldmia.w	sp!, {r4, r5, r7, lr}
 8003f1a:	b004      	add	sp, #16
 8003f1c:	4770      	bx	lr
 8003f1e:	bf00      	nop
 8003f20:	0800b074 	.word	0x0800b074
 8003f24:	0800b05c 	.word	0x0800b05c

08003f28 <Spin_Mode_Setting_display>:

/*
 * desc: 세탁기가 탈수모드 일때, 탈수를 몇회 시행할 예정인지 대한 정보를 I2C_LCD에 출력한다.
 */
static void Spin_Mode_Setting_display(void)
{
 8003f28:	b580      	push	{r7, lr}
 8003f2a:	b08a      	sub	sp, #40	; 0x28
 8003f2c:	af00      	add	r7, sp, #0
	uint8_t lcd_buff_1[20], lcd_buff_2[20];

	sprintf(lcd_buff_1, "  Manual [Spin]");
 8003f2e:	f107 0314 	add.w	r3, r7, #20
 8003f32:	4913      	ldr	r1, [pc, #76]	; (8003f80 <Spin_Mode_Setting_display+0x58>)
 8003f34:	4618      	mov	r0, r3
 8003f36:	f005 fff7 	bl	8009f28 <siprintf>
	Move_Cursor(0, 0);
 8003f3a:	2100      	movs	r1, #0
 8003f3c:	2000      	movs	r0, #0
 8003f3e:	f7fd f86d 	bl	800101c <Move_Cursor>
	LCD_String(lcd_buff_1);
 8003f42:	f107 0314 	add.w	r3, r7, #20
 8003f46:	4618      	mov	r0, r3
 8003f48:	f7fd f853 	bl	8000ff2 <LCD_String>

	sprintf(lcd_buff_2, "Repeat [%d]times", spin_remain_time / 10);
 8003f4c:	4b0d      	ldr	r3, [pc, #52]	; (8003f84 <Spin_Mode_Setting_display+0x5c>)
 8003f4e:	681b      	ldr	r3, [r3, #0]
 8003f50:	4a0d      	ldr	r2, [pc, #52]	; (8003f88 <Spin_Mode_Setting_display+0x60>)
 8003f52:	fb82 1203 	smull	r1, r2, r2, r3
 8003f56:	1092      	asrs	r2, r2, #2
 8003f58:	17db      	asrs	r3, r3, #31
 8003f5a:	1ad2      	subs	r2, r2, r3
 8003f5c:	463b      	mov	r3, r7
 8003f5e:	490b      	ldr	r1, [pc, #44]	; (8003f8c <Spin_Mode_Setting_display+0x64>)
 8003f60:	4618      	mov	r0, r3
 8003f62:	f005 ffe1 	bl	8009f28 <siprintf>
	Move_Cursor(1, 0);
 8003f66:	2100      	movs	r1, #0
 8003f68:	2001      	movs	r0, #1
 8003f6a:	f7fd f857 	bl	800101c <Move_Cursor>
	LCD_String(lcd_buff_2);
 8003f6e:	463b      	mov	r3, r7
 8003f70:	4618      	mov	r0, r3
 8003f72:	f7fd f83e 	bl	8000ff2 <LCD_String>
}
 8003f76:	bf00      	nop
 8003f78:	3728      	adds	r7, #40	; 0x28
 8003f7a:	46bd      	mov	sp, r7
 8003f7c:	bd80      	pop	{r7, pc}
 8003f7e:	bf00      	nop
 8003f80:	0800b088 	.word	0x0800b088
 8003f84:	20000fc8 	.word	0x20000fc8
 8003f88:	66666667 	.word	0x66666667
 8003f8c:	0800b048 	.word	0x0800b048

08003f90 <Spin_Mode_Running_display>:
/*
 * desc: 세탁기가 탈수모드 일때, 예정된 탈수를 모두 시행할 경우 예상 완료시간이 언제인지에 대한 정보를 I2C_LCD에 출력한다.
 * param1: 예상 완료시간에 대한 정보를 담고 있는 RTC_Time 구조체
 */
static void Spin_Mode_Running_display(RTC_TimeTypeDef complete_time)
{
 8003f90:	b084      	sub	sp, #16
 8003f92:	b5b0      	push	{r4, r5, r7, lr}
 8003f94:	b08c      	sub	sp, #48	; 0x30
 8003f96:	af02      	add	r7, sp, #8
 8003f98:	f107 0438 	add.w	r4, r7, #56	; 0x38
 8003f9c:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
	uint8_t lcd_buff_1[20], lcd_buff_2[20];

	sprintf(lcd_buff_1, "  Manual [Spin]");
 8003fa0:	f107 0314 	add.w	r3, r7, #20
 8003fa4:	491b      	ldr	r1, [pc, #108]	; (8004014 <Spin_Mode_Running_display+0x84>)
 8003fa6:	4618      	mov	r0, r3
 8003fa8:	f005 ffbe 	bl	8009f28 <siprintf>
	Move_Cursor(0, 0);
 8003fac:	2100      	movs	r1, #0
 8003fae:	2000      	movs	r0, #0
 8003fb0:	f7fd f834 	bl	800101c <Move_Cursor>
	LCD_String(lcd_buff_1);
 8003fb4:	f107 0314 	add.w	r3, r7, #20
 8003fb8:	4618      	mov	r0, r3
 8003fba:	f7fd f81a 	bl	8000ff2 <LCD_String>

	sprintf(lcd_buff_2, "Cplt>> %02d:%02d:%02d", bcd2dec(complete_time.Hours), bcd2dec(complete_time.Minutes), bcd2dec(complete_time.Seconds));
 8003fbe:	f897 3038 	ldrb.w	r3, [r7, #56]	; 0x38
 8003fc2:	4618      	mov	r0, r3
 8003fc4:	f7fd fa68 	bl	8001498 <bcd2dec>
 8003fc8:	4603      	mov	r3, r0
 8003fca:	461c      	mov	r4, r3
 8003fcc:	f897 3039 	ldrb.w	r3, [r7, #57]	; 0x39
 8003fd0:	4618      	mov	r0, r3
 8003fd2:	f7fd fa61 	bl	8001498 <bcd2dec>
 8003fd6:	4603      	mov	r3, r0
 8003fd8:	461d      	mov	r5, r3
 8003fda:	f897 303a 	ldrb.w	r3, [r7, #58]	; 0x3a
 8003fde:	4618      	mov	r0, r3
 8003fe0:	f7fd fa5a 	bl	8001498 <bcd2dec>
 8003fe4:	4603      	mov	r3, r0
 8003fe6:	4638      	mov	r0, r7
 8003fe8:	9300      	str	r3, [sp, #0]
 8003fea:	462b      	mov	r3, r5
 8003fec:	4622      	mov	r2, r4
 8003fee:	490a      	ldr	r1, [pc, #40]	; (8004018 <Spin_Mode_Running_display+0x88>)
 8003ff0:	f005 ff9a 	bl	8009f28 <siprintf>
	Move_Cursor(1, 0);
 8003ff4:	2100      	movs	r1, #0
 8003ff6:	2001      	movs	r0, #1
 8003ff8:	f7fd f810 	bl	800101c <Move_Cursor>
	LCD_String(lcd_buff_2);
 8003ffc:	463b      	mov	r3, r7
 8003ffe:	4618      	mov	r0, r3
 8004000:	f7fc fff7 	bl	8000ff2 <LCD_String>
}
 8004004:	bf00      	nop
 8004006:	3728      	adds	r7, #40	; 0x28
 8004008:	46bd      	mov	sp, r7
 800400a:	e8bd 40b0 	ldmia.w	sp!, {r4, r5, r7, lr}
 800400e:	b004      	add	sp, #16
 8004010:	4770      	bx	lr
 8004012:	bf00      	nop
 8004014:	0800b088 	.word	0x0800b088
 8004018:	0800b05c 	.word	0x0800b05c

0800401c <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler: 
  ldr   sp, =_estack       /* set stack pointer */
 800401c:	f8df d034 	ldr.w	sp, [pc, #52]	; 8004054 <LoopFillZerobss+0x12>
 
/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8004020:	480d      	ldr	r0, [pc, #52]	; (8004058 <LoopFillZerobss+0x16>)
  ldr r1, =_edata
 8004022:	490e      	ldr	r1, [pc, #56]	; (800405c <LoopFillZerobss+0x1a>)
  ldr r2, =_sidata
 8004024:	4a0e      	ldr	r2, [pc, #56]	; (8004060 <LoopFillZerobss+0x1e>)
  movs r3, #0
 8004026:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8004028:	e002      	b.n	8004030 <LoopCopyDataInit>

0800402a <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800402a:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 800402c:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800402e:	3304      	adds	r3, #4

08004030 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8004030:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8004032:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8004034:	d3f9      	bcc.n	800402a <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8004036:	4a0b      	ldr	r2, [pc, #44]	; (8004064 <LoopFillZerobss+0x22>)
  ldr r4, =_ebss
 8004038:	4c0b      	ldr	r4, [pc, #44]	; (8004068 <LoopFillZerobss+0x26>)
  movs r3, #0
 800403a:	2300      	movs	r3, #0
  b LoopFillZerobss
 800403c:	e001      	b.n	8004042 <LoopFillZerobss>

0800403e <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800403e:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8004040:	3204      	adds	r2, #4

08004042 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8004042:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8004044:	d3fb      	bcc.n	800403e <FillZerobss>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 8004046:	f7fe fdf7 	bl	8002c38 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 800404a:	f005 fecb 	bl	8009de4 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 800404e:	f7fd fb17 	bl	8001680 <main>
  bx  lr    
 8004052:	4770      	bx	lr
  ldr   sp, =_estack       /* set stack pointer */
 8004054:	20030000 	.word	0x20030000
  ldr r0, =_sdata
 8004058:	20000000 	.word	0x20000000
  ldr r1, =_edata
 800405c:	2000018c 	.word	0x2000018c
  ldr r2, =_sidata
 8004060:	0800b158 	.word	0x0800b158
  ldr r2, =_sbss
 8004064:	2000018c 	.word	0x2000018c
  ldr r4, =_ebss
 8004068:	20001020 	.word	0x20001020

0800406c <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 800406c:	e7fe      	b.n	800406c <ADC_IRQHandler>
	...

08004070 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8004070:	b580      	push	{r7, lr}
 8004072:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8004074:	4b0e      	ldr	r3, [pc, #56]	; (80040b0 <HAL_Init+0x40>)
 8004076:	681b      	ldr	r3, [r3, #0]
 8004078:	4a0d      	ldr	r2, [pc, #52]	; (80040b0 <HAL_Init+0x40>)
 800407a:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 800407e:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8004080:	4b0b      	ldr	r3, [pc, #44]	; (80040b0 <HAL_Init+0x40>)
 8004082:	681b      	ldr	r3, [r3, #0]
 8004084:	4a0a      	ldr	r2, [pc, #40]	; (80040b0 <HAL_Init+0x40>)
 8004086:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 800408a:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 800408c:	4b08      	ldr	r3, [pc, #32]	; (80040b0 <HAL_Init+0x40>)
 800408e:	681b      	ldr	r3, [r3, #0]
 8004090:	4a07      	ldr	r2, [pc, #28]	; (80040b0 <HAL_Init+0x40>)
 8004092:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8004096:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8004098:	2003      	movs	r0, #3
 800409a:	f000 f94f 	bl	800433c <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 800409e:	2000      	movs	r0, #0
 80040a0:	f000 f808 	bl	80040b4 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 80040a4:	f7fe f8a4 	bl	80021f0 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80040a8:	2300      	movs	r3, #0
}
 80040aa:	4618      	mov	r0, r3
 80040ac:	bd80      	pop	{r7, pc}
 80040ae:	bf00      	nop
 80040b0:	40023c00 	.word	0x40023c00

080040b4 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80040b4:	b580      	push	{r7, lr}
 80040b6:	b082      	sub	sp, #8
 80040b8:	af00      	add	r7, sp, #0
 80040ba:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 80040bc:	4b12      	ldr	r3, [pc, #72]	; (8004108 <HAL_InitTick+0x54>)
 80040be:	681a      	ldr	r2, [r3, #0]
 80040c0:	4b12      	ldr	r3, [pc, #72]	; (800410c <HAL_InitTick+0x58>)
 80040c2:	781b      	ldrb	r3, [r3, #0]
 80040c4:	4619      	mov	r1, r3
 80040c6:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80040ca:	fbb3 f3f1 	udiv	r3, r3, r1
 80040ce:	fbb2 f3f3 	udiv	r3, r2, r3
 80040d2:	4618      	mov	r0, r3
 80040d4:	f000 f967 	bl	80043a6 <HAL_SYSTICK_Config>
 80040d8:	4603      	mov	r3, r0
 80040da:	2b00      	cmp	r3, #0
 80040dc:	d001      	beq.n	80040e2 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 80040de:	2301      	movs	r3, #1
 80040e0:	e00e      	b.n	8004100 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80040e2:	687b      	ldr	r3, [r7, #4]
 80040e4:	2b0f      	cmp	r3, #15
 80040e6:	d80a      	bhi.n	80040fe <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80040e8:	2200      	movs	r2, #0
 80040ea:	6879      	ldr	r1, [r7, #4]
 80040ec:	f04f 30ff 	mov.w	r0, #4294967295
 80040f0:	f000 f92f 	bl	8004352 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 80040f4:	4a06      	ldr	r2, [pc, #24]	; (8004110 <HAL_InitTick+0x5c>)
 80040f6:	687b      	ldr	r3, [r7, #4]
 80040f8:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 80040fa:	2300      	movs	r3, #0
 80040fc:	e000      	b.n	8004100 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 80040fe:	2301      	movs	r3, #1
}
 8004100:	4618      	mov	r0, r3
 8004102:	3708      	adds	r7, #8
 8004104:	46bd      	mov	sp, r7
 8004106:	bd80      	pop	{r7, pc}
 8004108:	20000118 	.word	0x20000118
 800410c:	20000124 	.word	0x20000124
 8004110:	20000120 	.word	0x20000120

08004114 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8004114:	b480      	push	{r7}
 8004116:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8004118:	4b06      	ldr	r3, [pc, #24]	; (8004134 <HAL_IncTick+0x20>)
 800411a:	781b      	ldrb	r3, [r3, #0]
 800411c:	461a      	mov	r2, r3
 800411e:	4b06      	ldr	r3, [pc, #24]	; (8004138 <HAL_IncTick+0x24>)
 8004120:	681b      	ldr	r3, [r3, #0]
 8004122:	4413      	add	r3, r2
 8004124:	4a04      	ldr	r2, [pc, #16]	; (8004138 <HAL_IncTick+0x24>)
 8004126:	6013      	str	r3, [r2, #0]
}
 8004128:	bf00      	nop
 800412a:	46bd      	mov	sp, r7
 800412c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004130:	4770      	bx	lr
 8004132:	bf00      	nop
 8004134:	20000124 	.word	0x20000124
 8004138:	2000100c 	.word	0x2000100c

0800413c <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 800413c:	b480      	push	{r7}
 800413e:	af00      	add	r7, sp, #0
  return uwTick;
 8004140:	4b03      	ldr	r3, [pc, #12]	; (8004150 <HAL_GetTick+0x14>)
 8004142:	681b      	ldr	r3, [r3, #0]
}
 8004144:	4618      	mov	r0, r3
 8004146:	46bd      	mov	sp, r7
 8004148:	f85d 7b04 	ldr.w	r7, [sp], #4
 800414c:	4770      	bx	lr
 800414e:	bf00      	nop
 8004150:	2000100c 	.word	0x2000100c

08004154 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8004154:	b580      	push	{r7, lr}
 8004156:	b084      	sub	sp, #16
 8004158:	af00      	add	r7, sp, #0
 800415a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 800415c:	f7ff ffee 	bl	800413c <HAL_GetTick>
 8004160:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8004162:	687b      	ldr	r3, [r7, #4]
 8004164:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8004166:	68fb      	ldr	r3, [r7, #12]
 8004168:	f1b3 3fff 	cmp.w	r3, #4294967295
 800416c:	d005      	beq.n	800417a <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 800416e:	4b0a      	ldr	r3, [pc, #40]	; (8004198 <HAL_Delay+0x44>)
 8004170:	781b      	ldrb	r3, [r3, #0]
 8004172:	461a      	mov	r2, r3
 8004174:	68fb      	ldr	r3, [r7, #12]
 8004176:	4413      	add	r3, r2
 8004178:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 800417a:	bf00      	nop
 800417c:	f7ff ffde 	bl	800413c <HAL_GetTick>
 8004180:	4602      	mov	r2, r0
 8004182:	68bb      	ldr	r3, [r7, #8]
 8004184:	1ad3      	subs	r3, r2, r3
 8004186:	68fa      	ldr	r2, [r7, #12]
 8004188:	429a      	cmp	r2, r3
 800418a:	d8f7      	bhi.n	800417c <HAL_Delay+0x28>
  {
  }
}
 800418c:	bf00      	nop
 800418e:	bf00      	nop
 8004190:	3710      	adds	r7, #16
 8004192:	46bd      	mov	sp, r7
 8004194:	bd80      	pop	{r7, pc}
 8004196:	bf00      	nop
 8004198:	20000124 	.word	0x20000124

0800419c <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800419c:	b480      	push	{r7}
 800419e:	b085      	sub	sp, #20
 80041a0:	af00      	add	r7, sp, #0
 80041a2:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80041a4:	687b      	ldr	r3, [r7, #4]
 80041a6:	f003 0307 	and.w	r3, r3, #7
 80041aa:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80041ac:	4b0c      	ldr	r3, [pc, #48]	; (80041e0 <__NVIC_SetPriorityGrouping+0x44>)
 80041ae:	68db      	ldr	r3, [r3, #12]
 80041b0:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80041b2:	68ba      	ldr	r2, [r7, #8]
 80041b4:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 80041b8:	4013      	ands	r3, r2
 80041ba:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80041bc:	68fb      	ldr	r3, [r7, #12]
 80041be:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80041c0:	68bb      	ldr	r3, [r7, #8]
 80041c2:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80041c4:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 80041c8:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80041cc:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80041ce:	4a04      	ldr	r2, [pc, #16]	; (80041e0 <__NVIC_SetPriorityGrouping+0x44>)
 80041d0:	68bb      	ldr	r3, [r7, #8]
 80041d2:	60d3      	str	r3, [r2, #12]
}
 80041d4:	bf00      	nop
 80041d6:	3714      	adds	r7, #20
 80041d8:	46bd      	mov	sp, r7
 80041da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80041de:	4770      	bx	lr
 80041e0:	e000ed00 	.word	0xe000ed00

080041e4 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80041e4:	b480      	push	{r7}
 80041e6:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80041e8:	4b04      	ldr	r3, [pc, #16]	; (80041fc <__NVIC_GetPriorityGrouping+0x18>)
 80041ea:	68db      	ldr	r3, [r3, #12]
 80041ec:	0a1b      	lsrs	r3, r3, #8
 80041ee:	f003 0307 	and.w	r3, r3, #7
}
 80041f2:	4618      	mov	r0, r3
 80041f4:	46bd      	mov	sp, r7
 80041f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80041fa:	4770      	bx	lr
 80041fc:	e000ed00 	.word	0xe000ed00

08004200 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8004200:	b480      	push	{r7}
 8004202:	b083      	sub	sp, #12
 8004204:	af00      	add	r7, sp, #0
 8004206:	4603      	mov	r3, r0
 8004208:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800420a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800420e:	2b00      	cmp	r3, #0
 8004210:	db0b      	blt.n	800422a <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8004212:	79fb      	ldrb	r3, [r7, #7]
 8004214:	f003 021f 	and.w	r2, r3, #31
 8004218:	4907      	ldr	r1, [pc, #28]	; (8004238 <__NVIC_EnableIRQ+0x38>)
 800421a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800421e:	095b      	lsrs	r3, r3, #5
 8004220:	2001      	movs	r0, #1
 8004222:	fa00 f202 	lsl.w	r2, r0, r2
 8004226:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 800422a:	bf00      	nop
 800422c:	370c      	adds	r7, #12
 800422e:	46bd      	mov	sp, r7
 8004230:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004234:	4770      	bx	lr
 8004236:	bf00      	nop
 8004238:	e000e100 	.word	0xe000e100

0800423c <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 800423c:	b480      	push	{r7}
 800423e:	b083      	sub	sp, #12
 8004240:	af00      	add	r7, sp, #0
 8004242:	4603      	mov	r3, r0
 8004244:	6039      	str	r1, [r7, #0]
 8004246:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8004248:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800424c:	2b00      	cmp	r3, #0
 800424e:	db0a      	blt.n	8004266 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8004250:	683b      	ldr	r3, [r7, #0]
 8004252:	b2da      	uxtb	r2, r3
 8004254:	490c      	ldr	r1, [pc, #48]	; (8004288 <__NVIC_SetPriority+0x4c>)
 8004256:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800425a:	0112      	lsls	r2, r2, #4
 800425c:	b2d2      	uxtb	r2, r2
 800425e:	440b      	add	r3, r1
 8004260:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8004264:	e00a      	b.n	800427c <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8004266:	683b      	ldr	r3, [r7, #0]
 8004268:	b2da      	uxtb	r2, r3
 800426a:	4908      	ldr	r1, [pc, #32]	; (800428c <__NVIC_SetPriority+0x50>)
 800426c:	79fb      	ldrb	r3, [r7, #7]
 800426e:	f003 030f 	and.w	r3, r3, #15
 8004272:	3b04      	subs	r3, #4
 8004274:	0112      	lsls	r2, r2, #4
 8004276:	b2d2      	uxtb	r2, r2
 8004278:	440b      	add	r3, r1
 800427a:	761a      	strb	r2, [r3, #24]
}
 800427c:	bf00      	nop
 800427e:	370c      	adds	r7, #12
 8004280:	46bd      	mov	sp, r7
 8004282:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004286:	4770      	bx	lr
 8004288:	e000e100 	.word	0xe000e100
 800428c:	e000ed00 	.word	0xe000ed00

08004290 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8004290:	b480      	push	{r7}
 8004292:	b089      	sub	sp, #36	; 0x24
 8004294:	af00      	add	r7, sp, #0
 8004296:	60f8      	str	r0, [r7, #12]
 8004298:	60b9      	str	r1, [r7, #8]
 800429a:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 800429c:	68fb      	ldr	r3, [r7, #12]
 800429e:	f003 0307 	and.w	r3, r3, #7
 80042a2:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80042a4:	69fb      	ldr	r3, [r7, #28]
 80042a6:	f1c3 0307 	rsb	r3, r3, #7
 80042aa:	2b04      	cmp	r3, #4
 80042ac:	bf28      	it	cs
 80042ae:	2304      	movcs	r3, #4
 80042b0:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80042b2:	69fb      	ldr	r3, [r7, #28]
 80042b4:	3304      	adds	r3, #4
 80042b6:	2b06      	cmp	r3, #6
 80042b8:	d902      	bls.n	80042c0 <NVIC_EncodePriority+0x30>
 80042ba:	69fb      	ldr	r3, [r7, #28]
 80042bc:	3b03      	subs	r3, #3
 80042be:	e000      	b.n	80042c2 <NVIC_EncodePriority+0x32>
 80042c0:	2300      	movs	r3, #0
 80042c2:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80042c4:	f04f 32ff 	mov.w	r2, #4294967295
 80042c8:	69bb      	ldr	r3, [r7, #24]
 80042ca:	fa02 f303 	lsl.w	r3, r2, r3
 80042ce:	43da      	mvns	r2, r3
 80042d0:	68bb      	ldr	r3, [r7, #8]
 80042d2:	401a      	ands	r2, r3
 80042d4:	697b      	ldr	r3, [r7, #20]
 80042d6:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80042d8:	f04f 31ff 	mov.w	r1, #4294967295
 80042dc:	697b      	ldr	r3, [r7, #20]
 80042de:	fa01 f303 	lsl.w	r3, r1, r3
 80042e2:	43d9      	mvns	r1, r3
 80042e4:	687b      	ldr	r3, [r7, #4]
 80042e6:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80042e8:	4313      	orrs	r3, r2
         );
}
 80042ea:	4618      	mov	r0, r3
 80042ec:	3724      	adds	r7, #36	; 0x24
 80042ee:	46bd      	mov	sp, r7
 80042f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80042f4:	4770      	bx	lr
	...

080042f8 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80042f8:	b580      	push	{r7, lr}
 80042fa:	b082      	sub	sp, #8
 80042fc:	af00      	add	r7, sp, #0
 80042fe:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8004300:	687b      	ldr	r3, [r7, #4]
 8004302:	3b01      	subs	r3, #1
 8004304:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8004308:	d301      	bcc.n	800430e <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 800430a:	2301      	movs	r3, #1
 800430c:	e00f      	b.n	800432e <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800430e:	4a0a      	ldr	r2, [pc, #40]	; (8004338 <SysTick_Config+0x40>)
 8004310:	687b      	ldr	r3, [r7, #4]
 8004312:	3b01      	subs	r3, #1
 8004314:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8004316:	210f      	movs	r1, #15
 8004318:	f04f 30ff 	mov.w	r0, #4294967295
 800431c:	f7ff ff8e 	bl	800423c <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8004320:	4b05      	ldr	r3, [pc, #20]	; (8004338 <SysTick_Config+0x40>)
 8004322:	2200      	movs	r2, #0
 8004324:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8004326:	4b04      	ldr	r3, [pc, #16]	; (8004338 <SysTick_Config+0x40>)
 8004328:	2207      	movs	r2, #7
 800432a:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 800432c:	2300      	movs	r3, #0
}
 800432e:	4618      	mov	r0, r3
 8004330:	3708      	adds	r7, #8
 8004332:	46bd      	mov	sp, r7
 8004334:	bd80      	pop	{r7, pc}
 8004336:	bf00      	nop
 8004338:	e000e010 	.word	0xe000e010

0800433c <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800433c:	b580      	push	{r7, lr}
 800433e:	b082      	sub	sp, #8
 8004340:	af00      	add	r7, sp, #0
 8004342:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8004344:	6878      	ldr	r0, [r7, #4]
 8004346:	f7ff ff29 	bl	800419c <__NVIC_SetPriorityGrouping>
}
 800434a:	bf00      	nop
 800434c:	3708      	adds	r7, #8
 800434e:	46bd      	mov	sp, r7
 8004350:	bd80      	pop	{r7, pc}

08004352 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8004352:	b580      	push	{r7, lr}
 8004354:	b086      	sub	sp, #24
 8004356:	af00      	add	r7, sp, #0
 8004358:	4603      	mov	r3, r0
 800435a:	60b9      	str	r1, [r7, #8]
 800435c:	607a      	str	r2, [r7, #4]
 800435e:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8004360:	2300      	movs	r3, #0
 8004362:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8004364:	f7ff ff3e 	bl	80041e4 <__NVIC_GetPriorityGrouping>
 8004368:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800436a:	687a      	ldr	r2, [r7, #4]
 800436c:	68b9      	ldr	r1, [r7, #8]
 800436e:	6978      	ldr	r0, [r7, #20]
 8004370:	f7ff ff8e 	bl	8004290 <NVIC_EncodePriority>
 8004374:	4602      	mov	r2, r0
 8004376:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800437a:	4611      	mov	r1, r2
 800437c:	4618      	mov	r0, r3
 800437e:	f7ff ff5d 	bl	800423c <__NVIC_SetPriority>
}
 8004382:	bf00      	nop
 8004384:	3718      	adds	r7, #24
 8004386:	46bd      	mov	sp, r7
 8004388:	bd80      	pop	{r7, pc}

0800438a <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800438a:	b580      	push	{r7, lr}
 800438c:	b082      	sub	sp, #8
 800438e:	af00      	add	r7, sp, #0
 8004390:	4603      	mov	r3, r0
 8004392:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8004394:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004398:	4618      	mov	r0, r3
 800439a:	f7ff ff31 	bl	8004200 <__NVIC_EnableIRQ>
}
 800439e:	bf00      	nop
 80043a0:	3708      	adds	r7, #8
 80043a2:	46bd      	mov	sp, r7
 80043a4:	bd80      	pop	{r7, pc}

080043a6 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80043a6:	b580      	push	{r7, lr}
 80043a8:	b082      	sub	sp, #8
 80043aa:	af00      	add	r7, sp, #0
 80043ac:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80043ae:	6878      	ldr	r0, [r7, #4]
 80043b0:	f7ff ffa2 	bl	80042f8 <SysTick_Config>
 80043b4:	4603      	mov	r3, r0
}
 80043b6:	4618      	mov	r0, r3
 80043b8:	3708      	adds	r7, #8
 80043ba:	46bd      	mov	sp, r7
 80043bc:	bd80      	pop	{r7, pc}

080043be <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 80043be:	b580      	push	{r7, lr}
 80043c0:	b084      	sub	sp, #16
 80043c2:	af00      	add	r7, sp, #0
 80043c4:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 80043c6:	687b      	ldr	r3, [r7, #4]
 80043c8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80043ca:	60fb      	str	r3, [r7, #12]
  
  uint32_t tickstart = HAL_GetTick();
 80043cc:	f7ff feb6 	bl	800413c <HAL_GetTick>
 80043d0:	60b8      	str	r0, [r7, #8]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 80043d2:	687b      	ldr	r3, [r7, #4]
 80043d4:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 80043d8:	b2db      	uxtb	r3, r3
 80043da:	2b02      	cmp	r3, #2
 80043dc:	d008      	beq.n	80043f0 <HAL_DMA_Abort+0x32>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80043de:	687b      	ldr	r3, [r7, #4]
 80043e0:	2280      	movs	r2, #128	; 0x80
 80043e2:	655a      	str	r2, [r3, #84]	; 0x54
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80043e4:	687b      	ldr	r3, [r7, #4]
 80043e6:	2200      	movs	r2, #0
 80043e8:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    return HAL_ERROR;
 80043ec:	2301      	movs	r3, #1
 80043ee:	e052      	b.n	8004496 <HAL_DMA_Abort+0xd8>
  }
  else
  {
    /* Disable all the transfer interrupts */
    hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 80043f0:	687b      	ldr	r3, [r7, #4]
 80043f2:	681b      	ldr	r3, [r3, #0]
 80043f4:	681a      	ldr	r2, [r3, #0]
 80043f6:	687b      	ldr	r3, [r7, #4]
 80043f8:	681b      	ldr	r3, [r3, #0]
 80043fa:	f022 0216 	bic.w	r2, r2, #22
 80043fe:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR &= ~(DMA_IT_FE);
 8004400:	687b      	ldr	r3, [r7, #4]
 8004402:	681b      	ldr	r3, [r3, #0]
 8004404:	695a      	ldr	r2, [r3, #20]
 8004406:	687b      	ldr	r3, [r7, #4]
 8004408:	681b      	ldr	r3, [r3, #0]
 800440a:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 800440e:	615a      	str	r2, [r3, #20]
    
    if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8004410:	687b      	ldr	r3, [r7, #4]
 8004412:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004414:	2b00      	cmp	r3, #0
 8004416:	d103      	bne.n	8004420 <HAL_DMA_Abort+0x62>
 8004418:	687b      	ldr	r3, [r7, #4]
 800441a:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800441c:	2b00      	cmp	r3, #0
 800441e:	d007      	beq.n	8004430 <HAL_DMA_Abort+0x72>
    {
      hdma->Instance->CR  &= ~(DMA_IT_HT);
 8004420:	687b      	ldr	r3, [r7, #4]
 8004422:	681b      	ldr	r3, [r3, #0]
 8004424:	681a      	ldr	r2, [r3, #0]
 8004426:	687b      	ldr	r3, [r7, #4]
 8004428:	681b      	ldr	r3, [r3, #0]
 800442a:	f022 0208 	bic.w	r2, r2, #8
 800442e:	601a      	str	r2, [r3, #0]
    }
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8004430:	687b      	ldr	r3, [r7, #4]
 8004432:	681b      	ldr	r3, [r3, #0]
 8004434:	681a      	ldr	r2, [r3, #0]
 8004436:	687b      	ldr	r3, [r7, #4]
 8004438:	681b      	ldr	r3, [r3, #0]
 800443a:	f022 0201 	bic.w	r2, r2, #1
 800443e:	601a      	str	r2, [r3, #0]
    
    /* Check if the DMA Stream is effectively disabled */
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8004440:	e013      	b.n	800446a <HAL_DMA_Abort+0xac>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8004442:	f7ff fe7b 	bl	800413c <HAL_GetTick>
 8004446:	4602      	mov	r2, r0
 8004448:	68bb      	ldr	r3, [r7, #8]
 800444a:	1ad3      	subs	r3, r2, r3
 800444c:	2b05      	cmp	r3, #5
 800444e:	d90c      	bls.n	800446a <HAL_DMA_Abort+0xac>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8004450:	687b      	ldr	r3, [r7, #4]
 8004452:	2220      	movs	r2, #32
 8004454:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_TIMEOUT;
 8004456:	687b      	ldr	r3, [r7, #4]
 8004458:	2203      	movs	r2, #3
 800445a:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 800445e:	687b      	ldr	r3, [r7, #4]
 8004460:	2200      	movs	r2, #0
 8004462:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        
        return HAL_TIMEOUT;
 8004466:	2303      	movs	r3, #3
 8004468:	e015      	b.n	8004496 <HAL_DMA_Abort+0xd8>
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 800446a:	687b      	ldr	r3, [r7, #4]
 800446c:	681b      	ldr	r3, [r3, #0]
 800446e:	681b      	ldr	r3, [r3, #0]
 8004470:	f003 0301 	and.w	r3, r3, #1
 8004474:	2b00      	cmp	r3, #0
 8004476:	d1e4      	bne.n	8004442 <HAL_DMA_Abort+0x84>
      }
    }
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8004478:	687b      	ldr	r3, [r7, #4]
 800447a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800447c:	223f      	movs	r2, #63	; 0x3f
 800447e:	409a      	lsls	r2, r3
 8004480:	68fb      	ldr	r3, [r7, #12]
 8004482:	609a      	str	r2, [r3, #8]
    
    /* Change the DMA state*/
    hdma->State = HAL_DMA_STATE_READY;
 8004484:	687b      	ldr	r3, [r7, #4]
 8004486:	2201      	movs	r2, #1
 8004488:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800448c:	687b      	ldr	r3, [r7, #4]
 800448e:	2200      	movs	r2, #0
 8004490:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  }
  return HAL_OK;
 8004494:	2300      	movs	r3, #0
}
 8004496:	4618      	mov	r0, r3
 8004498:	3710      	adds	r7, #16
 800449a:	46bd      	mov	sp, r7
 800449c:	bd80      	pop	{r7, pc}

0800449e <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 800449e:	b480      	push	{r7}
 80044a0:	b083      	sub	sp, #12
 80044a2:	af00      	add	r7, sp, #0
 80044a4:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 80044a6:	687b      	ldr	r3, [r7, #4]
 80044a8:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 80044ac:	b2db      	uxtb	r3, r3
 80044ae:	2b02      	cmp	r3, #2
 80044b0:	d004      	beq.n	80044bc <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80044b2:	687b      	ldr	r3, [r7, #4]
 80044b4:	2280      	movs	r2, #128	; 0x80
 80044b6:	655a      	str	r2, [r3, #84]	; 0x54
    return HAL_ERROR;
 80044b8:	2301      	movs	r3, #1
 80044ba:	e00c      	b.n	80044d6 <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 80044bc:	687b      	ldr	r3, [r7, #4]
 80044be:	2205      	movs	r2, #5
 80044c0:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 80044c4:	687b      	ldr	r3, [r7, #4]
 80044c6:	681b      	ldr	r3, [r3, #0]
 80044c8:	681a      	ldr	r2, [r3, #0]
 80044ca:	687b      	ldr	r3, [r7, #4]
 80044cc:	681b      	ldr	r3, [r3, #0]
 80044ce:	f022 0201 	bic.w	r2, r2, #1
 80044d2:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 80044d4:	2300      	movs	r3, #0
}
 80044d6:	4618      	mov	r0, r3
 80044d8:	370c      	adds	r7, #12
 80044da:	46bd      	mov	sp, r7
 80044dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80044e0:	4770      	bx	lr
	...

080044e4 <HAL_ETH_Init>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ETH_Init(ETH_HandleTypeDef *heth)
{
 80044e4:	b580      	push	{r7, lr}
 80044e6:	b084      	sub	sp, #16
 80044e8:	af00      	add	r7, sp, #0
 80044ea:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  if (heth == NULL)
 80044ec:	687b      	ldr	r3, [r7, #4]
 80044ee:	2b00      	cmp	r3, #0
 80044f0:	d101      	bne.n	80044f6 <HAL_ETH_Init+0x12>
  {
    return HAL_ERROR;
 80044f2:	2301      	movs	r3, #1
 80044f4:	e06c      	b.n	80045d0 <HAL_ETH_Init+0xec>
  }
  if (heth->gState == HAL_ETH_STATE_RESET)
 80044f6:	687b      	ldr	r3, [r7, #4]
 80044f8:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 80044fc:	2b00      	cmp	r3, #0
 80044fe:	d106      	bne.n	800450e <HAL_ETH_Init+0x2a>
  {
    heth->gState = HAL_ETH_STATE_BUSY;
 8004500:	687b      	ldr	r3, [r7, #4]
 8004502:	2223      	movs	r2, #35	; 0x23
 8004504:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

    /* Init the low level hardware */
    heth->MspInitCallback(heth);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC. */
    HAL_ETH_MspInit(heth);
 8004508:	6878      	ldr	r0, [r7, #4]
 800450a:	f7fd fe99 	bl	8002240 <HAL_ETH_MspInit>

#endif /* (USE_HAL_ETH_REGISTER_CALLBACKS) */
  }

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800450e:	2300      	movs	r3, #0
 8004510:	60bb      	str	r3, [r7, #8]
 8004512:	4b31      	ldr	r3, [pc, #196]	; (80045d8 <HAL_ETH_Init+0xf4>)
 8004514:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004516:	4a30      	ldr	r2, [pc, #192]	; (80045d8 <HAL_ETH_Init+0xf4>)
 8004518:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 800451c:	6453      	str	r3, [r2, #68]	; 0x44
 800451e:	4b2e      	ldr	r3, [pc, #184]	; (80045d8 <HAL_ETH_Init+0xf4>)
 8004520:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004522:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8004526:	60bb      	str	r3, [r7, #8]
 8004528:	68bb      	ldr	r3, [r7, #8]

  /* Select MII or RMII Mode*/
  SYSCFG->PMC &= ~(SYSCFG_PMC_MII_RMII_SEL);
 800452a:	4b2c      	ldr	r3, [pc, #176]	; (80045dc <HAL_ETH_Init+0xf8>)
 800452c:	685b      	ldr	r3, [r3, #4]
 800452e:	4a2b      	ldr	r2, [pc, #172]	; (80045dc <HAL_ETH_Init+0xf8>)
 8004530:	f423 0300 	bic.w	r3, r3, #8388608	; 0x800000
 8004534:	6053      	str	r3, [r2, #4]
  SYSCFG->PMC |= (uint32_t)heth->Init.MediaInterface;
 8004536:	4b29      	ldr	r3, [pc, #164]	; (80045dc <HAL_ETH_Init+0xf8>)
 8004538:	685a      	ldr	r2, [r3, #4]
 800453a:	687b      	ldr	r3, [r7, #4]
 800453c:	689b      	ldr	r3, [r3, #8]
 800453e:	4927      	ldr	r1, [pc, #156]	; (80045dc <HAL_ETH_Init+0xf8>)
 8004540:	4313      	orrs	r3, r2
 8004542:	604b      	str	r3, [r1, #4]
  /* Dummy read to sync SYSCFG with ETH */
  (void)SYSCFG->PMC;
 8004544:	4b25      	ldr	r3, [pc, #148]	; (80045dc <HAL_ETH_Init+0xf8>)
 8004546:	685b      	ldr	r3, [r3, #4]

  /* Ethernet Software reset */
  /* Set the SWR bit: resets all MAC subsystem internal registers and logic */
  /* After reset all the registers holds their respective reset values */
  SET_BIT(heth->Instance->DMABMR, ETH_DMABMR_SR);
 8004548:	687b      	ldr	r3, [r7, #4]
 800454a:	681b      	ldr	r3, [r3, #0]
 800454c:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8004550:	681b      	ldr	r3, [r3, #0]
 8004552:	687a      	ldr	r2, [r7, #4]
 8004554:	6812      	ldr	r2, [r2, #0]
 8004556:	f043 0301 	orr.w	r3, r3, #1
 800455a:	f502 5280 	add.w	r2, r2, #4096	; 0x1000
 800455e:	6013      	str	r3, [r2, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8004560:	f7ff fdec 	bl	800413c <HAL_GetTick>
 8004564:	60f8      	str	r0, [r7, #12]

  /* Wait for software reset */
  while (READ_BIT(heth->Instance->DMABMR, ETH_DMABMR_SR) > 0U)
 8004566:	e011      	b.n	800458c <HAL_ETH_Init+0xa8>
  {
    if (((HAL_GetTick() - tickstart) > ETH_SWRESET_TIMEOUT))
 8004568:	f7ff fde8 	bl	800413c <HAL_GetTick>
 800456c:	4602      	mov	r2, r0
 800456e:	68fb      	ldr	r3, [r7, #12]
 8004570:	1ad3      	subs	r3, r2, r3
 8004572:	f5b3 7ffa 	cmp.w	r3, #500	; 0x1f4
 8004576:	d909      	bls.n	800458c <HAL_ETH_Init+0xa8>
    {
      /* Set Error Code */
      heth->ErrorCode = HAL_ETH_ERROR_TIMEOUT;
 8004578:	687b      	ldr	r3, [r7, #4]
 800457a:	2204      	movs	r2, #4
 800457c:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
      /* Set State as Error */
      heth->gState = HAL_ETH_STATE_ERROR;
 8004580:	687b      	ldr	r3, [r7, #4]
 8004582:	22e0      	movs	r2, #224	; 0xe0
 8004584:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
      /* Return Error */
      return HAL_ERROR;
 8004588:	2301      	movs	r3, #1
 800458a:	e021      	b.n	80045d0 <HAL_ETH_Init+0xec>
  while (READ_BIT(heth->Instance->DMABMR, ETH_DMABMR_SR) > 0U)
 800458c:	687b      	ldr	r3, [r7, #4]
 800458e:	681b      	ldr	r3, [r3, #0]
 8004590:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8004594:	681b      	ldr	r3, [r3, #0]
 8004596:	f003 0301 	and.w	r3, r3, #1
 800459a:	2b00      	cmp	r3, #0
 800459c:	d1e4      	bne.n	8004568 <HAL_ETH_Init+0x84>
    }
  }


  /*------------------ MAC, MTL and DMA default Configuration ----------------*/
  ETH_MACDMAConfig(heth);
 800459e:	6878      	ldr	r0, [r7, #4]
 80045a0:	f000 f958 	bl	8004854 <ETH_MACDMAConfig>


  /*------------------ DMA Tx Descriptors Configuration ----------------------*/
  ETH_DMATxDescListInit(heth);
 80045a4:	6878      	ldr	r0, [r7, #4]
 80045a6:	f000 f9ff 	bl	80049a8 <ETH_DMATxDescListInit>

  /*------------------ DMA Rx Descriptors Configuration ----------------------*/
  ETH_DMARxDescListInit(heth);
 80045aa:	6878      	ldr	r0, [r7, #4]
 80045ac:	f000 fa55 	bl	8004a5a <ETH_DMARxDescListInit>

  /*--------------------- ETHERNET MAC Address Configuration ------------------*/
  ETH_MACAddressConfig(heth, ETH_MAC_ADDRESS0, heth->Init.MACAddr);
 80045b0:	687b      	ldr	r3, [r7, #4]
 80045b2:	685b      	ldr	r3, [r3, #4]
 80045b4:	461a      	mov	r2, r3
 80045b6:	2100      	movs	r1, #0
 80045b8:	6878      	ldr	r0, [r7, #4]
 80045ba:	f000 f9bd 	bl	8004938 <ETH_MACAddressConfig>

  heth->ErrorCode = HAL_ETH_ERROR_NONE;
 80045be:	687b      	ldr	r3, [r7, #4]
 80045c0:	2200      	movs	r2, #0
 80045c2:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
  heth->gState = HAL_ETH_STATE_READY;
 80045c6:	687b      	ldr	r3, [r7, #4]
 80045c8:	2210      	movs	r2, #16
 80045ca:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  return HAL_OK;
 80045ce:	2300      	movs	r3, #0
}
 80045d0:	4618      	mov	r0, r3
 80045d2:	3710      	adds	r7, #16
 80045d4:	46bd      	mov	sp, r7
 80045d6:	bd80      	pop	{r7, pc}
 80045d8:	40023800 	.word	0x40023800
 80045dc:	40013800 	.word	0x40013800

080045e0 <ETH_SetMACConfig>:
  HAL_Delay(ETH_REG_WRITE_DELAY);
  (heth->Instance)->DMAOMR = tmpreg;
}

static void ETH_SetMACConfig(ETH_HandleTypeDef *heth,  ETH_MACConfigTypeDef *macconf)
{
 80045e0:	b580      	push	{r7, lr}
 80045e2:	b084      	sub	sp, #16
 80045e4:	af00      	add	r7, sp, #0
 80045e6:	6078      	str	r0, [r7, #4]
 80045e8:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg1;

  /*------------------------ ETHERNET MACCR Configuration --------------------*/
  /* Get the ETHERNET MACCR value */
  tmpreg1 = (heth->Instance)->MACCR;
 80045ea:	687b      	ldr	r3, [r7, #4]
 80045ec:	681b      	ldr	r3, [r3, #0]
 80045ee:	681b      	ldr	r3, [r3, #0]
 80045f0:	60fb      	str	r3, [r7, #12]
  /* Clear WD, PCE, PS, TE and RE bits */
  tmpreg1 &= ETH_MACCR_CLEAR_MASK;
 80045f2:	68fa      	ldr	r2, [r7, #12]
 80045f4:	4b51      	ldr	r3, [pc, #324]	; (800473c <ETH_SetMACConfig+0x15c>)
 80045f6:	4013      	ands	r3, r2
 80045f8:	60fb      	str	r3, [r7, #12]

  tmpreg1 |= (uint32_t)(((uint32_t)((macconf->Watchdog == DISABLE) ? 1U : 0U) << 23U) |
 80045fa:	683b      	ldr	r3, [r7, #0]
 80045fc:	7c1b      	ldrb	r3, [r3, #16]
 80045fe:	2b00      	cmp	r3, #0
 8004600:	d102      	bne.n	8004608 <ETH_SetMACConfig+0x28>
 8004602:	f44f 0200 	mov.w	r2, #8388608	; 0x800000
 8004606:	e000      	b.n	800460a <ETH_SetMACConfig+0x2a>
 8004608:	2200      	movs	r2, #0
                        ((uint32_t)((macconf->Jabber == DISABLE) ? 1U : 0U) << 22U) |
 800460a:	683b      	ldr	r3, [r7, #0]
 800460c:	7c5b      	ldrb	r3, [r3, #17]
 800460e:	2b00      	cmp	r3, #0
 8004610:	d102      	bne.n	8004618 <ETH_SetMACConfig+0x38>
 8004612:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 8004616:	e000      	b.n	800461a <ETH_SetMACConfig+0x3a>
 8004618:	2300      	movs	r3, #0
  tmpreg1 |= (uint32_t)(((uint32_t)((macconf->Watchdog == DISABLE) ? 1U : 0U) << 23U) |
 800461a:	431a      	orrs	r2, r3
                        (uint32_t)macconf->InterPacketGapVal |
 800461c:	683b      	ldr	r3, [r7, #0]
 800461e:	689b      	ldr	r3, [r3, #8]
                        ((uint32_t)((macconf->Jabber == DISABLE) ? 1U : 0U) << 22U) |
 8004620:	431a      	orrs	r2, r3
                        ((uint32_t)macconf->CarrierSenseDuringTransmit << 16U) |
 8004622:	683b      	ldr	r3, [r7, #0]
 8004624:	7fdb      	ldrb	r3, [r3, #31]
 8004626:	041b      	lsls	r3, r3, #16
                        (uint32_t)macconf->InterPacketGapVal |
 8004628:	431a      	orrs	r2, r3
                        macconf->Speed |
 800462a:	683b      	ldr	r3, [r7, #0]
 800462c:	695b      	ldr	r3, [r3, #20]
                        ((uint32_t)macconf->CarrierSenseDuringTransmit << 16U) |
 800462e:	4313      	orrs	r3, r2
                        ((uint32_t)((macconf->ReceiveOwn == DISABLE) ? 1U : 0U) << 13U) |
 8004630:	683a      	ldr	r2, [r7, #0]
 8004632:	7f92      	ldrb	r2, [r2, #30]
 8004634:	2a00      	cmp	r2, #0
 8004636:	d102      	bne.n	800463e <ETH_SetMACConfig+0x5e>
 8004638:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 800463c:	e000      	b.n	8004640 <ETH_SetMACConfig+0x60>
 800463e:	2200      	movs	r2, #0
                        macconf->Speed |
 8004640:	431a      	orrs	r2, r3
                        ((uint32_t)macconf->LoopbackMode << 12U) |
 8004642:	683b      	ldr	r3, [r7, #0]
 8004644:	7f1b      	ldrb	r3, [r3, #28]
 8004646:	031b      	lsls	r3, r3, #12
                        ((uint32_t)((macconf->ReceiveOwn == DISABLE) ? 1U : 0U) << 13U) |
 8004648:	431a      	orrs	r2, r3
                        macconf->DuplexMode |
 800464a:	683b      	ldr	r3, [r7, #0]
 800464c:	699b      	ldr	r3, [r3, #24]
                        ((uint32_t)macconf->LoopbackMode << 12U) |
 800464e:	431a      	orrs	r2, r3
                        ((uint32_t)macconf->ChecksumOffload << 10U) |
 8004650:	683b      	ldr	r3, [r7, #0]
 8004652:	791b      	ldrb	r3, [r3, #4]
 8004654:	029b      	lsls	r3, r3, #10
                        macconf->DuplexMode |
 8004656:	4313      	orrs	r3, r2
                        ((uint32_t)((macconf->RetryTransmission == DISABLE) ? 1U : 0U) << 9U) |
 8004658:	683a      	ldr	r2, [r7, #0]
 800465a:	f892 2020 	ldrb.w	r2, [r2, #32]
 800465e:	2a00      	cmp	r2, #0
 8004660:	d102      	bne.n	8004668 <ETH_SetMACConfig+0x88>
 8004662:	f44f 7200 	mov.w	r2, #512	; 0x200
 8004666:	e000      	b.n	800466a <ETH_SetMACConfig+0x8a>
 8004668:	2200      	movs	r2, #0
                        ((uint32_t)macconf->ChecksumOffload << 10U) |
 800466a:	431a      	orrs	r2, r3
                        ((uint32_t)macconf->AutomaticPadCRCStrip << 7U) |
 800466c:	683b      	ldr	r3, [r7, #0]
 800466e:	7bdb      	ldrb	r3, [r3, #15]
 8004670:	01db      	lsls	r3, r3, #7
                        ((uint32_t)((macconf->RetryTransmission == DISABLE) ? 1U : 0U) << 9U) |
 8004672:	431a      	orrs	r2, r3
                        macconf->BackOffLimit |
 8004674:	683b      	ldr	r3, [r7, #0]
 8004676:	6a5b      	ldr	r3, [r3, #36]	; 0x24
                        ((uint32_t)macconf->AutomaticPadCRCStrip << 7U) |
 8004678:	431a      	orrs	r2, r3
                        ((uint32_t)macconf->DeferralCheck << 4U));
 800467a:	683b      	ldr	r3, [r7, #0]
 800467c:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8004680:	011b      	lsls	r3, r3, #4
  tmpreg1 |= (uint32_t)(((uint32_t)((macconf->Watchdog == DISABLE) ? 1U : 0U) << 23U) |
 8004682:	4313      	orrs	r3, r2
 8004684:	68fa      	ldr	r2, [r7, #12]
 8004686:	4313      	orrs	r3, r2
 8004688:	60fb      	str	r3, [r7, #12]

  /* Write to ETHERNET MACCR */
  (heth->Instance)->MACCR = (uint32_t)tmpreg1;
 800468a:	687b      	ldr	r3, [r7, #4]
 800468c:	681b      	ldr	r3, [r3, #0]
 800468e:	68fa      	ldr	r2, [r7, #12]
 8004690:	601a      	str	r2, [r3, #0]

  /* Wait until the write operation will be taken into account :
  at least four TX_CLK/RX_CLK clock cycles */
  tmpreg1 = (heth->Instance)->MACCR;
 8004692:	687b      	ldr	r3, [r7, #4]
 8004694:	681b      	ldr	r3, [r3, #0]
 8004696:	681b      	ldr	r3, [r3, #0]
 8004698:	60fb      	str	r3, [r7, #12]
  HAL_Delay(ETH_REG_WRITE_DELAY);
 800469a:	2001      	movs	r0, #1
 800469c:	f7ff fd5a 	bl	8004154 <HAL_Delay>
  (heth->Instance)->MACCR = tmpreg1;
 80046a0:	687b      	ldr	r3, [r7, #4]
 80046a2:	681b      	ldr	r3, [r3, #0]
 80046a4:	68fa      	ldr	r2, [r7, #12]
 80046a6:	601a      	str	r2, [r3, #0]

  /*----------------------- ETHERNET MACFCR Configuration --------------------*/

  /* Get the ETHERNET MACFCR value */
  tmpreg1 = (heth->Instance)->MACFCR;
 80046a8:	687b      	ldr	r3, [r7, #4]
 80046aa:	681b      	ldr	r3, [r3, #0]
 80046ac:	699b      	ldr	r3, [r3, #24]
 80046ae:	60fb      	str	r3, [r7, #12]
  /* Clear xx bits */
  tmpreg1 &= ETH_MACFCR_CLEAR_MASK;
 80046b0:	68fa      	ldr	r2, [r7, #12]
 80046b2:	f64f 7341 	movw	r3, #65345	; 0xff41
 80046b6:	4013      	ands	r3, r2
 80046b8:	60fb      	str	r3, [r7, #12]

  tmpreg1 |= (uint32_t)((macconf->PauseTime << 16U) |
 80046ba:	683b      	ldr	r3, [r7, #0]
 80046bc:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80046be:	041b      	lsls	r3, r3, #16
                        ((uint32_t)((macconf->ZeroQuantaPause == DISABLE) ? 1U : 0U) << 7U) |
 80046c0:	683a      	ldr	r2, [r7, #0]
 80046c2:	f892 204c 	ldrb.w	r2, [r2, #76]	; 0x4c
 80046c6:	2a00      	cmp	r2, #0
 80046c8:	d101      	bne.n	80046ce <ETH_SetMACConfig+0xee>
 80046ca:	2280      	movs	r2, #128	; 0x80
 80046cc:	e000      	b.n	80046d0 <ETH_SetMACConfig+0xf0>
 80046ce:	2200      	movs	r2, #0
  tmpreg1 |= (uint32_t)((macconf->PauseTime << 16U) |
 80046d0:	431a      	orrs	r2, r3
                        macconf->PauseLowThreshold |
 80046d2:	683b      	ldr	r3, [r7, #0]
 80046d4:	6d1b      	ldr	r3, [r3, #80]	; 0x50
                        ((uint32_t)((macconf->ZeroQuantaPause == DISABLE) ? 1U : 0U) << 7U) |
 80046d6:	4313      	orrs	r3, r2
                        ((uint32_t)((macconf->UnicastPausePacketDetect == ENABLE) ? 1U : 0U) << 3U) |
 80046d8:	683a      	ldr	r2, [r7, #0]
 80046da:	f892 2055 	ldrb.w	r2, [r2, #85]	; 0x55
 80046de:	2a01      	cmp	r2, #1
 80046e0:	d101      	bne.n	80046e6 <ETH_SetMACConfig+0x106>
 80046e2:	2208      	movs	r2, #8
 80046e4:	e000      	b.n	80046e8 <ETH_SetMACConfig+0x108>
 80046e6:	2200      	movs	r2, #0
                        macconf->PauseLowThreshold |
 80046e8:	4313      	orrs	r3, r2
                        ((uint32_t)((macconf->ReceiveFlowControl == ENABLE) ? 1U : 0U) << 2U) |
 80046ea:	683a      	ldr	r2, [r7, #0]
 80046ec:	f892 2056 	ldrb.w	r2, [r2, #86]	; 0x56
 80046f0:	2a01      	cmp	r2, #1
 80046f2:	d101      	bne.n	80046f8 <ETH_SetMACConfig+0x118>
 80046f4:	2204      	movs	r2, #4
 80046f6:	e000      	b.n	80046fa <ETH_SetMACConfig+0x11a>
 80046f8:	2200      	movs	r2, #0
                        ((uint32_t)((macconf->UnicastPausePacketDetect == ENABLE) ? 1U : 0U) << 3U) |
 80046fa:	4313      	orrs	r3, r2
                        ((uint32_t)((macconf->TransmitFlowControl == ENABLE) ? 1U : 0U) << 1U));
 80046fc:	683a      	ldr	r2, [r7, #0]
 80046fe:	f892 2054 	ldrb.w	r2, [r2, #84]	; 0x54
 8004702:	2a01      	cmp	r2, #1
 8004704:	d101      	bne.n	800470a <ETH_SetMACConfig+0x12a>
 8004706:	2202      	movs	r2, #2
 8004708:	e000      	b.n	800470c <ETH_SetMACConfig+0x12c>
 800470a:	2200      	movs	r2, #0
  tmpreg1 |= (uint32_t)((macconf->PauseTime << 16U) |
 800470c:	4313      	orrs	r3, r2
 800470e:	68fa      	ldr	r2, [r7, #12]
 8004710:	4313      	orrs	r3, r2
 8004712:	60fb      	str	r3, [r7, #12]

  /* Write to ETHERNET MACFCR */
  (heth->Instance)->MACFCR = (uint32_t)tmpreg1;
 8004714:	687b      	ldr	r3, [r7, #4]
 8004716:	681b      	ldr	r3, [r3, #0]
 8004718:	68fa      	ldr	r2, [r7, #12]
 800471a:	619a      	str	r2, [r3, #24]

  /* Wait until the write operation will be taken into account :
  at least four TX_CLK/RX_CLK clock cycles */
  tmpreg1 = (heth->Instance)->MACFCR;
 800471c:	687b      	ldr	r3, [r7, #4]
 800471e:	681b      	ldr	r3, [r3, #0]
 8004720:	699b      	ldr	r3, [r3, #24]
 8004722:	60fb      	str	r3, [r7, #12]
  HAL_Delay(ETH_REG_WRITE_DELAY);
 8004724:	2001      	movs	r0, #1
 8004726:	f7ff fd15 	bl	8004154 <HAL_Delay>
  (heth->Instance)->MACFCR = tmpreg1;
 800472a:	687b      	ldr	r3, [r7, #4]
 800472c:	681b      	ldr	r3, [r3, #0]
 800472e:	68fa      	ldr	r2, [r7, #12]
 8004730:	619a      	str	r2, [r3, #24]
}
 8004732:	bf00      	nop
 8004734:	3710      	adds	r7, #16
 8004736:	46bd      	mov	sp, r7
 8004738:	bd80      	pop	{r7, pc}
 800473a:	bf00      	nop
 800473c:	ff20810f 	.word	0xff20810f

08004740 <ETH_SetDMAConfig>:

static void ETH_SetDMAConfig(ETH_HandleTypeDef *heth,  ETH_DMAConfigTypeDef *dmaconf)
{
 8004740:	b580      	push	{r7, lr}
 8004742:	b084      	sub	sp, #16
 8004744:	af00      	add	r7, sp, #0
 8004746:	6078      	str	r0, [r7, #4]
 8004748:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg1;

  /*----------------------- ETHERNET DMAOMR Configuration --------------------*/
  /* Get the ETHERNET DMAOMR value */
  tmpreg1 = (heth->Instance)->DMAOMR;
 800474a:	687b      	ldr	r3, [r7, #4]
 800474c:	681b      	ldr	r3, [r3, #0]
 800474e:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8004752:	699b      	ldr	r3, [r3, #24]
 8004754:	60fb      	str	r3, [r7, #12]
  /* Clear xx bits */
  tmpreg1 &= ETH_DMAOMR_CLEAR_MASK;
 8004756:	68fa      	ldr	r2, [r7, #12]
 8004758:	4b3d      	ldr	r3, [pc, #244]	; (8004850 <ETH_SetDMAConfig+0x110>)
 800475a:	4013      	ands	r3, r2
 800475c:	60fb      	str	r3, [r7, #12]

  tmpreg1 |= (uint32_t)(((uint32_t)((dmaconf->DropTCPIPChecksumErrorFrame == DISABLE) ? 1U : 0U) << 26U) |
 800475e:	683b      	ldr	r3, [r7, #0]
 8004760:	7b1b      	ldrb	r3, [r3, #12]
 8004762:	2b00      	cmp	r3, #0
 8004764:	d102      	bne.n	800476c <ETH_SetDMAConfig+0x2c>
 8004766:	f04f 6280 	mov.w	r2, #67108864	; 0x4000000
 800476a:	e000      	b.n	800476e <ETH_SetDMAConfig+0x2e>
 800476c:	2200      	movs	r2, #0
                        ((uint32_t)dmaconf->ReceiveStoreForward << 25U) |
 800476e:	683b      	ldr	r3, [r7, #0]
 8004770:	7b5b      	ldrb	r3, [r3, #13]
 8004772:	065b      	lsls	r3, r3, #25
  tmpreg1 |= (uint32_t)(((uint32_t)((dmaconf->DropTCPIPChecksumErrorFrame == DISABLE) ? 1U : 0U) << 26U) |
 8004774:	4313      	orrs	r3, r2
                        ((uint32_t)((dmaconf->FlushRxPacket == DISABLE) ? 1U : 0U) << 20U) |
 8004776:	683a      	ldr	r2, [r7, #0]
 8004778:	7f52      	ldrb	r2, [r2, #29]
 800477a:	2a00      	cmp	r2, #0
 800477c:	d102      	bne.n	8004784 <ETH_SetDMAConfig+0x44>
 800477e:	f44f 1280 	mov.w	r2, #1048576	; 0x100000
 8004782:	e000      	b.n	8004786 <ETH_SetDMAConfig+0x46>
 8004784:	2200      	movs	r2, #0
                        ((uint32_t)dmaconf->ReceiveStoreForward << 25U) |
 8004786:	431a      	orrs	r2, r3
                        ((uint32_t)dmaconf->TransmitStoreForward << 21U) |
 8004788:	683b      	ldr	r3, [r7, #0]
 800478a:	7b9b      	ldrb	r3, [r3, #14]
 800478c:	055b      	lsls	r3, r3, #21
                        ((uint32_t)((dmaconf->FlushRxPacket == DISABLE) ? 1U : 0U) << 20U) |
 800478e:	431a      	orrs	r2, r3
                        dmaconf->TransmitThresholdControl |
 8004790:	683b      	ldr	r3, [r7, #0]
 8004792:	695b      	ldr	r3, [r3, #20]
                        ((uint32_t)dmaconf->TransmitStoreForward << 21U) |
 8004794:	431a      	orrs	r2, r3
                        ((uint32_t)dmaconf->ForwardErrorFrames << 7U) |
 8004796:	683b      	ldr	r3, [r7, #0]
 8004798:	7f1b      	ldrb	r3, [r3, #28]
 800479a:	01db      	lsls	r3, r3, #7
                        dmaconf->TransmitThresholdControl |
 800479c:	431a      	orrs	r2, r3
                        ((uint32_t)dmaconf->ForwardUndersizedGoodFrames << 6U) |
 800479e:	683b      	ldr	r3, [r7, #0]
 80047a0:	7f9b      	ldrb	r3, [r3, #30]
 80047a2:	019b      	lsls	r3, r3, #6
                        ((uint32_t)dmaconf->ForwardErrorFrames << 7U) |
 80047a4:	431a      	orrs	r2, r3
                        dmaconf->ReceiveThresholdControl |
 80047a6:	683b      	ldr	r3, [r7, #0]
 80047a8:	6a1b      	ldr	r3, [r3, #32]
                        ((uint32_t)dmaconf->ForwardUndersizedGoodFrames << 6U) |
 80047aa:	431a      	orrs	r2, r3
                        ((uint32_t)dmaconf->SecondFrameOperate << 2U));
 80047ac:	683b      	ldr	r3, [r7, #0]
 80047ae:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 80047b2:	009b      	lsls	r3, r3, #2
  tmpreg1 |= (uint32_t)(((uint32_t)((dmaconf->DropTCPIPChecksumErrorFrame == DISABLE) ? 1U : 0U) << 26U) |
 80047b4:	4313      	orrs	r3, r2
 80047b6:	68fa      	ldr	r2, [r7, #12]
 80047b8:	4313      	orrs	r3, r2
 80047ba:	60fb      	str	r3, [r7, #12]

  /* Write to ETHERNET DMAOMR */
  (heth->Instance)->DMAOMR = (uint32_t)tmpreg1;
 80047bc:	687b      	ldr	r3, [r7, #4]
 80047be:	681b      	ldr	r3, [r3, #0]
 80047c0:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 80047c4:	461a      	mov	r2, r3
 80047c6:	68fb      	ldr	r3, [r7, #12]
 80047c8:	6193      	str	r3, [r2, #24]

  /* Wait until the write operation will be taken into account:
  at least four TX_CLK/RX_CLK clock cycles */
  tmpreg1 = (heth->Instance)->DMAOMR;
 80047ca:	687b      	ldr	r3, [r7, #4]
 80047cc:	681b      	ldr	r3, [r3, #0]
 80047ce:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 80047d2:	699b      	ldr	r3, [r3, #24]
 80047d4:	60fb      	str	r3, [r7, #12]
  HAL_Delay(ETH_REG_WRITE_DELAY);
 80047d6:	2001      	movs	r0, #1
 80047d8:	f7ff fcbc 	bl	8004154 <HAL_Delay>
  (heth->Instance)->DMAOMR = tmpreg1;
 80047dc:	687b      	ldr	r3, [r7, #4]
 80047de:	681b      	ldr	r3, [r3, #0]
 80047e0:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 80047e4:	461a      	mov	r2, r3
 80047e6:	68fb      	ldr	r3, [r7, #12]
 80047e8:	6193      	str	r3, [r2, #24]

  /*----------------------- ETHERNET DMABMR Configuration --------------------*/
  (heth->Instance)->DMABMR = (uint32_t)(((uint32_t)dmaconf->AddressAlignedBeats << 25U) |
 80047ea:	683b      	ldr	r3, [r7, #0]
 80047ec:	791b      	ldrb	r3, [r3, #4]
 80047ee:	065a      	lsls	r2, r3, #25
                                        dmaconf->BurstMode |
 80047f0:	683b      	ldr	r3, [r7, #0]
 80047f2:	689b      	ldr	r3, [r3, #8]
  (heth->Instance)->DMABMR = (uint32_t)(((uint32_t)dmaconf->AddressAlignedBeats << 25U) |
 80047f4:	431a      	orrs	r2, r3
                                        dmaconf->RxDMABurstLength | /* !! if 4xPBL is selected for Tx or
 80047f6:	683b      	ldr	r3, [r7, #0]
 80047f8:	699b      	ldr	r3, [r3, #24]
                                        dmaconf->BurstMode |
 80047fa:	431a      	orrs	r2, r3
                                                                       Rx it is applied for the other */
                                        dmaconf->TxDMABurstLength |
 80047fc:	683b      	ldr	r3, [r7, #0]
 80047fe:	691b      	ldr	r3, [r3, #16]
                                        dmaconf->RxDMABurstLength | /* !! if 4xPBL is selected for Tx or
 8004800:	431a      	orrs	r2, r3
                                        ((uint32_t)dmaconf->EnhancedDescriptorFormat << 7U) |
 8004802:	683b      	ldr	r3, [r7, #0]
 8004804:	f893 3025 	ldrb.w	r3, [r3, #37]	; 0x25
 8004808:	01db      	lsls	r3, r3, #7
                                        dmaconf->TxDMABurstLength |
 800480a:	431a      	orrs	r2, r3
                                        (dmaconf->DescriptorSkipLength << 2U) |
 800480c:	683b      	ldr	r3, [r7, #0]
 800480e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004810:	009b      	lsls	r3, r3, #2
                                        ((uint32_t)dmaconf->EnhancedDescriptorFormat << 7U) |
 8004812:	431a      	orrs	r2, r3
                                        dmaconf->DMAArbitration |
 8004814:	683b      	ldr	r3, [r7, #0]
 8004816:	681b      	ldr	r3, [r3, #0]
                                        (dmaconf->DescriptorSkipLength << 2U) |
 8004818:	4313      	orrs	r3, r2
  (heth->Instance)->DMABMR = (uint32_t)(((uint32_t)dmaconf->AddressAlignedBeats << 25U) |
 800481a:	687a      	ldr	r2, [r7, #4]
 800481c:	6812      	ldr	r2, [r2, #0]
 800481e:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 8004822:	f502 5280 	add.w	r2, r2, #4096	; 0x1000
 8004826:	6013      	str	r3, [r2, #0]
                                        ETH_DMABMR_USP); /* Enable use of separate PBL for Rx and Tx */

  /* Wait until the write operation will be taken into account:
     at least four TX_CLK/RX_CLK clock cycles */
  tmpreg1 = (heth->Instance)->DMABMR;
 8004828:	687b      	ldr	r3, [r7, #4]
 800482a:	681b      	ldr	r3, [r3, #0]
 800482c:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8004830:	681b      	ldr	r3, [r3, #0]
 8004832:	60fb      	str	r3, [r7, #12]
  HAL_Delay(ETH_REG_WRITE_DELAY);
 8004834:	2001      	movs	r0, #1
 8004836:	f7ff fc8d 	bl	8004154 <HAL_Delay>
  (heth->Instance)->DMABMR = tmpreg1;
 800483a:	687b      	ldr	r3, [r7, #4]
 800483c:	681b      	ldr	r3, [r3, #0]
 800483e:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8004842:	461a      	mov	r2, r3
 8004844:	68fb      	ldr	r3, [r7, #12]
 8004846:	6013      	str	r3, [r2, #0]
}
 8004848:	bf00      	nop
 800484a:	3710      	adds	r7, #16
 800484c:	46bd      	mov	sp, r7
 800484e:	bd80      	pop	{r7, pc}
 8004850:	f8de3f23 	.word	0xf8de3f23

08004854 <ETH_MACDMAConfig>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval HAL status
  */
static void ETH_MACDMAConfig(ETH_HandleTypeDef *heth)
{
 8004854:	b580      	push	{r7, lr}
 8004856:	b0a6      	sub	sp, #152	; 0x98
 8004858:	af00      	add	r7, sp, #0
 800485a:	6078      	str	r0, [r7, #4]
  ETH_MACConfigTypeDef macDefaultConf;
  ETH_DMAConfigTypeDef dmaDefaultConf;

  /*--------------- ETHERNET MAC registers default Configuration --------------*/
  macDefaultConf.Watchdog = ENABLE;
 800485c:	2301      	movs	r3, #1
 800485e:	f887 3044 	strb.w	r3, [r7, #68]	; 0x44
  macDefaultConf.Jabber = ENABLE;
 8004862:	2301      	movs	r3, #1
 8004864:	f887 3045 	strb.w	r3, [r7, #69]	; 0x45
  macDefaultConf.InterPacketGapVal = ETH_INTERFRAMEGAP_96BIT;
 8004868:	2300      	movs	r3, #0
 800486a:	63fb      	str	r3, [r7, #60]	; 0x3c
  macDefaultConf.CarrierSenseDuringTransmit = DISABLE;
 800486c:	2300      	movs	r3, #0
 800486e:	f887 3053 	strb.w	r3, [r7, #83]	; 0x53
  macDefaultConf.ReceiveOwn = ENABLE;
 8004872:	2301      	movs	r3, #1
 8004874:	f887 3052 	strb.w	r3, [r7, #82]	; 0x52
  macDefaultConf.LoopbackMode = DISABLE;
 8004878:	2300      	movs	r3, #0
 800487a:	f887 3050 	strb.w	r3, [r7, #80]	; 0x50
  macDefaultConf.ChecksumOffload = ENABLE;
 800487e:	2301      	movs	r3, #1
 8004880:	f887 3038 	strb.w	r3, [r7, #56]	; 0x38
  macDefaultConf.RetryTransmission = DISABLE;
 8004884:	2300      	movs	r3, #0
 8004886:	f887 3054 	strb.w	r3, [r7, #84]	; 0x54
  macDefaultConf.AutomaticPadCRCStrip = DISABLE;
 800488a:	2300      	movs	r3, #0
 800488c:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
  macDefaultConf.BackOffLimit = ETH_BACKOFFLIMIT_10;
 8004890:	2300      	movs	r3, #0
 8004892:	65bb      	str	r3, [r7, #88]	; 0x58
  macDefaultConf.DeferralCheck = DISABLE;
 8004894:	2300      	movs	r3, #0
 8004896:	f887 305c 	strb.w	r3, [r7, #92]	; 0x5c
  macDefaultConf.PauseTime = 0x0U;
 800489a:	2300      	movs	r3, #0
 800489c:	67fb      	str	r3, [r7, #124]	; 0x7c
  macDefaultConf.ZeroQuantaPause = DISABLE;
 800489e:	2300      	movs	r3, #0
 80048a0:	f887 3080 	strb.w	r3, [r7, #128]	; 0x80
  macDefaultConf.PauseLowThreshold = ETH_PAUSELOWTHRESHOLD_MINUS4;
 80048a4:	2300      	movs	r3, #0
 80048a6:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
  macDefaultConf.ReceiveFlowControl = DISABLE;
 80048aa:	2300      	movs	r3, #0
 80048ac:	f887 308a 	strb.w	r3, [r7, #138]	; 0x8a
  macDefaultConf.TransmitFlowControl = DISABLE;
 80048b0:	2300      	movs	r3, #0
 80048b2:	f887 3088 	strb.w	r3, [r7, #136]	; 0x88
  macDefaultConf.Speed = ETH_SPEED_100M;
 80048b6:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 80048ba:	64bb      	str	r3, [r7, #72]	; 0x48
  macDefaultConf.DuplexMode = ETH_FULLDUPLEX_MODE;
 80048bc:	f44f 6300 	mov.w	r3, #2048	; 0x800
 80048c0:	64fb      	str	r3, [r7, #76]	; 0x4c
  macDefaultConf.UnicastPausePacketDetect = DISABLE;
 80048c2:	2300      	movs	r3, #0
 80048c4:	f887 3089 	strb.w	r3, [r7, #137]	; 0x89

  /* MAC default configuration */
  ETH_SetMACConfig(heth, &macDefaultConf);
 80048c8:	f107 0334 	add.w	r3, r7, #52	; 0x34
 80048cc:	4619      	mov	r1, r3
 80048ce:	6878      	ldr	r0, [r7, #4]
 80048d0:	f7ff fe86 	bl	80045e0 <ETH_SetMACConfig>

  /*--------------- ETHERNET DMA registers default Configuration --------------*/
  dmaDefaultConf.DropTCPIPChecksumErrorFrame = ENABLE;
 80048d4:	2301      	movs	r3, #1
 80048d6:	753b      	strb	r3, [r7, #20]
  dmaDefaultConf.ReceiveStoreForward = ENABLE;
 80048d8:	2301      	movs	r3, #1
 80048da:	757b      	strb	r3, [r7, #21]
  dmaDefaultConf.FlushRxPacket = ENABLE;
 80048dc:	2301      	movs	r3, #1
 80048de:	f887 3025 	strb.w	r3, [r7, #37]	; 0x25
  dmaDefaultConf.TransmitStoreForward = ENABLE;
 80048e2:	2301      	movs	r3, #1
 80048e4:	75bb      	strb	r3, [r7, #22]
  dmaDefaultConf.TransmitThresholdControl = ETH_TRANSMITTHRESHOLDCONTROL_64BYTES;
 80048e6:	2300      	movs	r3, #0
 80048e8:	61fb      	str	r3, [r7, #28]
  dmaDefaultConf.ForwardErrorFrames = DISABLE;
 80048ea:	2300      	movs	r3, #0
 80048ec:	f887 3024 	strb.w	r3, [r7, #36]	; 0x24
  dmaDefaultConf.ForwardUndersizedGoodFrames = DISABLE;
 80048f0:	2300      	movs	r3, #0
 80048f2:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
  dmaDefaultConf.ReceiveThresholdControl = ETH_RECEIVEDTHRESHOLDCONTROL_64BYTES;
 80048f6:	2300      	movs	r3, #0
 80048f8:	62bb      	str	r3, [r7, #40]	; 0x28
  dmaDefaultConf.SecondFrameOperate = ENABLE;
 80048fa:	2301      	movs	r3, #1
 80048fc:	f887 302c 	strb.w	r3, [r7, #44]	; 0x2c
  dmaDefaultConf.AddressAlignedBeats = ENABLE;
 8004900:	2301      	movs	r3, #1
 8004902:	733b      	strb	r3, [r7, #12]
  dmaDefaultConf.BurstMode = ETH_BURSTLENGTH_FIXED;
 8004904:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8004908:	613b      	str	r3, [r7, #16]
  dmaDefaultConf.RxDMABurstLength = ETH_RXDMABURSTLENGTH_32BEAT;
 800490a:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 800490e:	623b      	str	r3, [r7, #32]
  dmaDefaultConf.TxDMABurstLength = ETH_TXDMABURSTLENGTH_32BEAT;
 8004910:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8004914:	61bb      	str	r3, [r7, #24]
  dmaDefaultConf.EnhancedDescriptorFormat = ENABLE;
 8004916:	2301      	movs	r3, #1
 8004918:	f887 302d 	strb.w	r3, [r7, #45]	; 0x2d
  dmaDefaultConf.DescriptorSkipLength = 0x0U;
 800491c:	2300      	movs	r3, #0
 800491e:	633b      	str	r3, [r7, #48]	; 0x30
  dmaDefaultConf.DMAArbitration = ETH_DMAARBITRATION_ROUNDROBIN_RXTX_1_1;
 8004920:	2300      	movs	r3, #0
 8004922:	60bb      	str	r3, [r7, #8]

  /* DMA default configuration */
  ETH_SetDMAConfig(heth, &dmaDefaultConf);
 8004924:	f107 0308 	add.w	r3, r7, #8
 8004928:	4619      	mov	r1, r3
 800492a:	6878      	ldr	r0, [r7, #4]
 800492c:	f7ff ff08 	bl	8004740 <ETH_SetDMAConfig>
}
 8004930:	bf00      	nop
 8004932:	3798      	adds	r7, #152	; 0x98
 8004934:	46bd      	mov	sp, r7
 8004936:	bd80      	pop	{r7, pc}

08004938 <ETH_MACAddressConfig>:
  *             @arg ETH_MAC_Address3: MAC Address3
  * @param  Addr Pointer to MAC address buffer data (6 bytes)
  * @retval HAL status
  */
static void ETH_MACAddressConfig(ETH_HandleTypeDef *heth, uint32_t MacAddr, uint8_t *Addr)
{
 8004938:	b480      	push	{r7}
 800493a:	b087      	sub	sp, #28
 800493c:	af00      	add	r7, sp, #0
 800493e:	60f8      	str	r0, [r7, #12]
 8004940:	60b9      	str	r1, [r7, #8]
 8004942:	607a      	str	r2, [r7, #4]

  /* Prevent unused argument(s) compilation warning */
  UNUSED(heth);

  /* Calculate the selected MAC address high register */
  tmpreg1 = ((uint32_t)Addr[5U] << 8U) | (uint32_t)Addr[4U];
 8004944:	687b      	ldr	r3, [r7, #4]
 8004946:	3305      	adds	r3, #5
 8004948:	781b      	ldrb	r3, [r3, #0]
 800494a:	021b      	lsls	r3, r3, #8
 800494c:	687a      	ldr	r2, [r7, #4]
 800494e:	3204      	adds	r2, #4
 8004950:	7812      	ldrb	r2, [r2, #0]
 8004952:	4313      	orrs	r3, r2
 8004954:	617b      	str	r3, [r7, #20]
  /* Load the selected MAC address high register */
  (*(__IO uint32_t *)((uint32_t)(ETH_MAC_ADDR_HBASE + MacAddr))) = tmpreg1;
 8004956:	68ba      	ldr	r2, [r7, #8]
 8004958:	4b11      	ldr	r3, [pc, #68]	; (80049a0 <ETH_MACAddressConfig+0x68>)
 800495a:	4413      	add	r3, r2
 800495c:	461a      	mov	r2, r3
 800495e:	697b      	ldr	r3, [r7, #20]
 8004960:	6013      	str	r3, [r2, #0]
  /* Calculate the selected MAC address low register */
  tmpreg1 = ((uint32_t)Addr[3U] << 24U) | ((uint32_t)Addr[2U] << 16U) | ((uint32_t)Addr[1U] << 8U) | Addr[0U];
 8004962:	687b      	ldr	r3, [r7, #4]
 8004964:	3303      	adds	r3, #3
 8004966:	781b      	ldrb	r3, [r3, #0]
 8004968:	061a      	lsls	r2, r3, #24
 800496a:	687b      	ldr	r3, [r7, #4]
 800496c:	3302      	adds	r3, #2
 800496e:	781b      	ldrb	r3, [r3, #0]
 8004970:	041b      	lsls	r3, r3, #16
 8004972:	431a      	orrs	r2, r3
 8004974:	687b      	ldr	r3, [r7, #4]
 8004976:	3301      	adds	r3, #1
 8004978:	781b      	ldrb	r3, [r3, #0]
 800497a:	021b      	lsls	r3, r3, #8
 800497c:	4313      	orrs	r3, r2
 800497e:	687a      	ldr	r2, [r7, #4]
 8004980:	7812      	ldrb	r2, [r2, #0]
 8004982:	4313      	orrs	r3, r2
 8004984:	617b      	str	r3, [r7, #20]

  /* Load the selected MAC address low register */
  (*(__IO uint32_t *)((uint32_t)(ETH_MAC_ADDR_LBASE + MacAddr))) = tmpreg1;
 8004986:	68ba      	ldr	r2, [r7, #8]
 8004988:	4b06      	ldr	r3, [pc, #24]	; (80049a4 <ETH_MACAddressConfig+0x6c>)
 800498a:	4413      	add	r3, r2
 800498c:	461a      	mov	r2, r3
 800498e:	697b      	ldr	r3, [r7, #20]
 8004990:	6013      	str	r3, [r2, #0]
}
 8004992:	bf00      	nop
 8004994:	371c      	adds	r7, #28
 8004996:	46bd      	mov	sp, r7
 8004998:	f85d 7b04 	ldr.w	r7, [sp], #4
 800499c:	4770      	bx	lr
 800499e:	bf00      	nop
 80049a0:	40028040 	.word	0x40028040
 80049a4:	40028044 	.word	0x40028044

080049a8 <ETH_DMATxDescListInit>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval None
  */
static void ETH_DMATxDescListInit(ETH_HandleTypeDef *heth)
{
 80049a8:	b480      	push	{r7}
 80049aa:	b085      	sub	sp, #20
 80049ac:	af00      	add	r7, sp, #0
 80049ae:	6078      	str	r0, [r7, #4]
  ETH_DMADescTypeDef *dmatxdesc;
  uint32_t i;

  /* Fill each DMATxDesc descriptor with the right values */
  for (i = 0; i < (uint32_t)ETH_TX_DESC_CNT; i++)
 80049b0:	2300      	movs	r3, #0
 80049b2:	60fb      	str	r3, [r7, #12]
 80049b4:	e03e      	b.n	8004a34 <ETH_DMATxDescListInit+0x8c>
  {
    dmatxdesc = heth->Init.TxDesc + i;
 80049b6:	687b      	ldr	r3, [r7, #4]
 80049b8:	68d9      	ldr	r1, [r3, #12]
 80049ba:	68fa      	ldr	r2, [r7, #12]
 80049bc:	4613      	mov	r3, r2
 80049be:	009b      	lsls	r3, r3, #2
 80049c0:	4413      	add	r3, r2
 80049c2:	00db      	lsls	r3, r3, #3
 80049c4:	440b      	add	r3, r1
 80049c6:	60bb      	str	r3, [r7, #8]

    WRITE_REG(dmatxdesc->DESC0, 0x0);
 80049c8:	68bb      	ldr	r3, [r7, #8]
 80049ca:	2200      	movs	r2, #0
 80049cc:	601a      	str	r2, [r3, #0]
    WRITE_REG(dmatxdesc->DESC1, 0x0);
 80049ce:	68bb      	ldr	r3, [r7, #8]
 80049d0:	2200      	movs	r2, #0
 80049d2:	605a      	str	r2, [r3, #4]
    WRITE_REG(dmatxdesc->DESC2, 0x0);
 80049d4:	68bb      	ldr	r3, [r7, #8]
 80049d6:	2200      	movs	r2, #0
 80049d8:	609a      	str	r2, [r3, #8]
    WRITE_REG(dmatxdesc->DESC3, 0x0);
 80049da:	68bb      	ldr	r3, [r7, #8]
 80049dc:	2200      	movs	r2, #0
 80049de:	60da      	str	r2, [r3, #12]

    WRITE_REG(heth->TxDescList.TxDesc[i], (uint32_t)dmatxdesc);
 80049e0:	68b9      	ldr	r1, [r7, #8]
 80049e2:	687b      	ldr	r3, [r7, #4]
 80049e4:	68fa      	ldr	r2, [r7, #12]
 80049e6:	3206      	adds	r2, #6
 80049e8:	f843 1022 	str.w	r1, [r3, r2, lsl #2]

    /* Set Second Address Chained bit */
    SET_BIT(dmatxdesc->DESC0, ETH_DMATXDESC_TCH);
 80049ec:	68bb      	ldr	r3, [r7, #8]
 80049ee:	681b      	ldr	r3, [r3, #0]
 80049f0:	f443 1280 	orr.w	r2, r3, #1048576	; 0x100000
 80049f4:	68bb      	ldr	r3, [r7, #8]
 80049f6:	601a      	str	r2, [r3, #0]

    if (i < ((uint32_t)ETH_TX_DESC_CNT - 1U))
 80049f8:	68fb      	ldr	r3, [r7, #12]
 80049fa:	2b02      	cmp	r3, #2
 80049fc:	d80c      	bhi.n	8004a18 <ETH_DMATxDescListInit+0x70>
    {
      WRITE_REG(dmatxdesc->DESC3, (uint32_t)(heth->Init.TxDesc + i + 1U));
 80049fe:	687b      	ldr	r3, [r7, #4]
 8004a00:	68d9      	ldr	r1, [r3, #12]
 8004a02:	68fb      	ldr	r3, [r7, #12]
 8004a04:	1c5a      	adds	r2, r3, #1
 8004a06:	4613      	mov	r3, r2
 8004a08:	009b      	lsls	r3, r3, #2
 8004a0a:	4413      	add	r3, r2
 8004a0c:	00db      	lsls	r3, r3, #3
 8004a0e:	440b      	add	r3, r1
 8004a10:	461a      	mov	r2, r3
 8004a12:	68bb      	ldr	r3, [r7, #8]
 8004a14:	60da      	str	r2, [r3, #12]
 8004a16:	e004      	b.n	8004a22 <ETH_DMATxDescListInit+0x7a>
    }
    else
    {
      WRITE_REG(dmatxdesc->DESC3, (uint32_t)(heth->Init.TxDesc));
 8004a18:	687b      	ldr	r3, [r7, #4]
 8004a1a:	68db      	ldr	r3, [r3, #12]
 8004a1c:	461a      	mov	r2, r3
 8004a1e:	68bb      	ldr	r3, [r7, #8]
 8004a20:	60da      	str	r2, [r3, #12]
    }

    /* Set the DMA Tx descriptors checksum insertion */
    SET_BIT(dmatxdesc->DESC0, ETH_DMATXDESC_CHECKSUMTCPUDPICMPFULL);
 8004a22:	68bb      	ldr	r3, [r7, #8]
 8004a24:	681b      	ldr	r3, [r3, #0]
 8004a26:	f443 0240 	orr.w	r2, r3, #12582912	; 0xc00000
 8004a2a:	68bb      	ldr	r3, [r7, #8]
 8004a2c:	601a      	str	r2, [r3, #0]
  for (i = 0; i < (uint32_t)ETH_TX_DESC_CNT; i++)
 8004a2e:	68fb      	ldr	r3, [r7, #12]
 8004a30:	3301      	adds	r3, #1
 8004a32:	60fb      	str	r3, [r7, #12]
 8004a34:	68fb      	ldr	r3, [r7, #12]
 8004a36:	2b03      	cmp	r3, #3
 8004a38:	d9bd      	bls.n	80049b6 <ETH_DMATxDescListInit+0xe>
  }

  heth->TxDescList.CurTxDesc = 0;
 8004a3a:	687b      	ldr	r3, [r7, #4]
 8004a3c:	2200      	movs	r2, #0
 8004a3e:	629a      	str	r2, [r3, #40]	; 0x28

  /* Set Transmit Descriptor List Address */
  WRITE_REG(heth->Instance->DMATDLAR, (uint32_t) heth->Init.TxDesc);
 8004a40:	687b      	ldr	r3, [r7, #4]
 8004a42:	68da      	ldr	r2, [r3, #12]
 8004a44:	687b      	ldr	r3, [r7, #4]
 8004a46:	681b      	ldr	r3, [r3, #0]
 8004a48:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8004a4c:	611a      	str	r2, [r3, #16]
}
 8004a4e:	bf00      	nop
 8004a50:	3714      	adds	r7, #20
 8004a52:	46bd      	mov	sp, r7
 8004a54:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a58:	4770      	bx	lr

08004a5a <ETH_DMARxDescListInit>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval None
  */
static void ETH_DMARxDescListInit(ETH_HandleTypeDef *heth)
{
 8004a5a:	b480      	push	{r7}
 8004a5c:	b085      	sub	sp, #20
 8004a5e:	af00      	add	r7, sp, #0
 8004a60:	6078      	str	r0, [r7, #4]
  ETH_DMADescTypeDef *dmarxdesc;
  uint32_t i;

  for (i = 0; i < (uint32_t)ETH_RX_DESC_CNT; i++)
 8004a62:	2300      	movs	r3, #0
 8004a64:	60fb      	str	r3, [r7, #12]
 8004a66:	e046      	b.n	8004af6 <ETH_DMARxDescListInit+0x9c>
  {
    dmarxdesc =  heth->Init.RxDesc + i;
 8004a68:	687b      	ldr	r3, [r7, #4]
 8004a6a:	6919      	ldr	r1, [r3, #16]
 8004a6c:	68fa      	ldr	r2, [r7, #12]
 8004a6e:	4613      	mov	r3, r2
 8004a70:	009b      	lsls	r3, r3, #2
 8004a72:	4413      	add	r3, r2
 8004a74:	00db      	lsls	r3, r3, #3
 8004a76:	440b      	add	r3, r1
 8004a78:	60bb      	str	r3, [r7, #8]

    WRITE_REG(dmarxdesc->DESC0, 0x0);
 8004a7a:	68bb      	ldr	r3, [r7, #8]
 8004a7c:	2200      	movs	r2, #0
 8004a7e:	601a      	str	r2, [r3, #0]
    WRITE_REG(dmarxdesc->DESC1, 0x0);
 8004a80:	68bb      	ldr	r3, [r7, #8]
 8004a82:	2200      	movs	r2, #0
 8004a84:	605a      	str	r2, [r3, #4]
    WRITE_REG(dmarxdesc->DESC2, 0x0);
 8004a86:	68bb      	ldr	r3, [r7, #8]
 8004a88:	2200      	movs	r2, #0
 8004a8a:	609a      	str	r2, [r3, #8]
    WRITE_REG(dmarxdesc->DESC3, 0x0);
 8004a8c:	68bb      	ldr	r3, [r7, #8]
 8004a8e:	2200      	movs	r2, #0
 8004a90:	60da      	str	r2, [r3, #12]
    WRITE_REG(dmarxdesc->BackupAddr0, 0x0);
 8004a92:	68bb      	ldr	r3, [r7, #8]
 8004a94:	2200      	movs	r2, #0
 8004a96:	621a      	str	r2, [r3, #32]
    WRITE_REG(dmarxdesc->BackupAddr1, 0x0);
 8004a98:	68bb      	ldr	r3, [r7, #8]
 8004a9a:	2200      	movs	r2, #0
 8004a9c:	625a      	str	r2, [r3, #36]	; 0x24

    /* Set Own bit of the Rx descriptor Status */
    dmarxdesc->DESC0 = ETH_DMARXDESC_OWN;
 8004a9e:	68bb      	ldr	r3, [r7, #8]
 8004aa0:	f04f 4200 	mov.w	r2, #2147483648	; 0x80000000
 8004aa4:	601a      	str	r2, [r3, #0]

    /* Set Buffer1 size and Second Address Chained bit */
    dmarxdesc->DESC1 = ETH_DMARXDESC_RCH | ETH_RX_BUF_SIZE;
 8004aa6:	68bb      	ldr	r3, [r7, #8]
 8004aa8:	f244 52f4 	movw	r2, #17908	; 0x45f4
 8004aac:	605a      	str	r2, [r3, #4]

    /* Enable Ethernet DMA Rx Descriptor interrupt */
    dmarxdesc->DESC1 &= ~ETH_DMARXDESC_DIC;
 8004aae:	68bb      	ldr	r3, [r7, #8]
 8004ab0:	685b      	ldr	r3, [r3, #4]
 8004ab2:	f023 4200 	bic.w	r2, r3, #2147483648	; 0x80000000
 8004ab6:	68bb      	ldr	r3, [r7, #8]
 8004ab8:	605a      	str	r2, [r3, #4]

    /* Set Rx descritors addresses */
    WRITE_REG(heth->RxDescList.RxDesc[i], (uint32_t)dmarxdesc);
 8004aba:	68b9      	ldr	r1, [r7, #8]
 8004abc:	687b      	ldr	r3, [r7, #4]
 8004abe:	68fa      	ldr	r2, [r7, #12]
 8004ac0:	3212      	adds	r2, #18
 8004ac2:	f843 1022 	str.w	r1, [r3, r2, lsl #2]

    if (i < ((uint32_t)ETH_RX_DESC_CNT - 1U))
 8004ac6:	68fb      	ldr	r3, [r7, #12]
 8004ac8:	2b02      	cmp	r3, #2
 8004aca:	d80c      	bhi.n	8004ae6 <ETH_DMARxDescListInit+0x8c>
    {
      WRITE_REG(dmarxdesc->DESC3, (uint32_t)(heth->Init.RxDesc + i + 1U));
 8004acc:	687b      	ldr	r3, [r7, #4]
 8004ace:	6919      	ldr	r1, [r3, #16]
 8004ad0:	68fb      	ldr	r3, [r7, #12]
 8004ad2:	1c5a      	adds	r2, r3, #1
 8004ad4:	4613      	mov	r3, r2
 8004ad6:	009b      	lsls	r3, r3, #2
 8004ad8:	4413      	add	r3, r2
 8004ada:	00db      	lsls	r3, r3, #3
 8004adc:	440b      	add	r3, r1
 8004ade:	461a      	mov	r2, r3
 8004ae0:	68bb      	ldr	r3, [r7, #8]
 8004ae2:	60da      	str	r2, [r3, #12]
 8004ae4:	e004      	b.n	8004af0 <ETH_DMARxDescListInit+0x96>
    }
    else
    {
      WRITE_REG(dmarxdesc->DESC3, (uint32_t)(heth->Init.RxDesc));
 8004ae6:	687b      	ldr	r3, [r7, #4]
 8004ae8:	691b      	ldr	r3, [r3, #16]
 8004aea:	461a      	mov	r2, r3
 8004aec:	68bb      	ldr	r3, [r7, #8]
 8004aee:	60da      	str	r2, [r3, #12]
  for (i = 0; i < (uint32_t)ETH_RX_DESC_CNT; i++)
 8004af0:	68fb      	ldr	r3, [r7, #12]
 8004af2:	3301      	adds	r3, #1
 8004af4:	60fb      	str	r3, [r7, #12]
 8004af6:	68fb      	ldr	r3, [r7, #12]
 8004af8:	2b03      	cmp	r3, #3
 8004afa:	d9b5      	bls.n	8004a68 <ETH_DMARxDescListInit+0xe>
    }
  }

  WRITE_REG(heth->RxDescList.RxDescIdx, 0);
 8004afc:	687b      	ldr	r3, [r7, #4]
 8004afe:	2200      	movs	r2, #0
 8004b00:	65da      	str	r2, [r3, #92]	; 0x5c
  WRITE_REG(heth->RxDescList.RxDescCnt, 0);
 8004b02:	687b      	ldr	r3, [r7, #4]
 8004b04:	2200      	movs	r2, #0
 8004b06:	661a      	str	r2, [r3, #96]	; 0x60
  WRITE_REG(heth->RxDescList.RxBuildDescIdx, 0);
 8004b08:	687b      	ldr	r3, [r7, #4]
 8004b0a:	2200      	movs	r2, #0
 8004b0c:	669a      	str	r2, [r3, #104]	; 0x68
  WRITE_REG(heth->RxDescList.RxBuildDescCnt, 0);
 8004b0e:	687b      	ldr	r3, [r7, #4]
 8004b10:	2200      	movs	r2, #0
 8004b12:	66da      	str	r2, [r3, #108]	; 0x6c
  WRITE_REG(heth->RxDescList.ItMode, 0);
 8004b14:	687b      	ldr	r3, [r7, #4]
 8004b16:	2200      	movs	r2, #0
 8004b18:	659a      	str	r2, [r3, #88]	; 0x58

  /* Set Receive Descriptor List Address */
  WRITE_REG(heth->Instance->DMARDLAR, (uint32_t) heth->Init.RxDesc);
 8004b1a:	687b      	ldr	r3, [r7, #4]
 8004b1c:	691a      	ldr	r2, [r3, #16]
 8004b1e:	687b      	ldr	r3, [r7, #4]
 8004b20:	681b      	ldr	r3, [r3, #0]
 8004b22:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8004b26:	60da      	str	r2, [r3, #12]
}
 8004b28:	bf00      	nop
 8004b2a:	3714      	adds	r7, #20
 8004b2c:	46bd      	mov	sp, r7
 8004b2e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b32:	4770      	bx	lr

08004b34 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8004b34:	b480      	push	{r7}
 8004b36:	b089      	sub	sp, #36	; 0x24
 8004b38:	af00      	add	r7, sp, #0
 8004b3a:	6078      	str	r0, [r7, #4]
 8004b3c:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8004b3e:	2300      	movs	r3, #0
 8004b40:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8004b42:	2300      	movs	r3, #0
 8004b44:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8004b46:	2300      	movs	r3, #0
 8004b48:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8004b4a:	2300      	movs	r3, #0
 8004b4c:	61fb      	str	r3, [r7, #28]
 8004b4e:	e177      	b.n	8004e40 <HAL_GPIO_Init+0x30c>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8004b50:	2201      	movs	r2, #1
 8004b52:	69fb      	ldr	r3, [r7, #28]
 8004b54:	fa02 f303 	lsl.w	r3, r2, r3
 8004b58:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8004b5a:	683b      	ldr	r3, [r7, #0]
 8004b5c:	681b      	ldr	r3, [r3, #0]
 8004b5e:	697a      	ldr	r2, [r7, #20]
 8004b60:	4013      	ands	r3, r2
 8004b62:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8004b64:	693a      	ldr	r2, [r7, #16]
 8004b66:	697b      	ldr	r3, [r7, #20]
 8004b68:	429a      	cmp	r2, r3
 8004b6a:	f040 8166 	bne.w	8004e3a <HAL_GPIO_Init+0x306>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8004b6e:	683b      	ldr	r3, [r7, #0]
 8004b70:	685b      	ldr	r3, [r3, #4]
 8004b72:	f003 0303 	and.w	r3, r3, #3
 8004b76:	2b01      	cmp	r3, #1
 8004b78:	d005      	beq.n	8004b86 <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8004b7a:	683b      	ldr	r3, [r7, #0]
 8004b7c:	685b      	ldr	r3, [r3, #4]
 8004b7e:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8004b82:	2b02      	cmp	r3, #2
 8004b84:	d130      	bne.n	8004be8 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8004b86:	687b      	ldr	r3, [r7, #4]
 8004b88:	689b      	ldr	r3, [r3, #8]
 8004b8a:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8004b8c:	69fb      	ldr	r3, [r7, #28]
 8004b8e:	005b      	lsls	r3, r3, #1
 8004b90:	2203      	movs	r2, #3
 8004b92:	fa02 f303 	lsl.w	r3, r2, r3
 8004b96:	43db      	mvns	r3, r3
 8004b98:	69ba      	ldr	r2, [r7, #24]
 8004b9a:	4013      	ands	r3, r2
 8004b9c:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8004b9e:	683b      	ldr	r3, [r7, #0]
 8004ba0:	68da      	ldr	r2, [r3, #12]
 8004ba2:	69fb      	ldr	r3, [r7, #28]
 8004ba4:	005b      	lsls	r3, r3, #1
 8004ba6:	fa02 f303 	lsl.w	r3, r2, r3
 8004baa:	69ba      	ldr	r2, [r7, #24]
 8004bac:	4313      	orrs	r3, r2
 8004bae:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8004bb0:	687b      	ldr	r3, [r7, #4]
 8004bb2:	69ba      	ldr	r2, [r7, #24]
 8004bb4:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8004bb6:	687b      	ldr	r3, [r7, #4]
 8004bb8:	685b      	ldr	r3, [r3, #4]
 8004bba:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8004bbc:	2201      	movs	r2, #1
 8004bbe:	69fb      	ldr	r3, [r7, #28]
 8004bc0:	fa02 f303 	lsl.w	r3, r2, r3
 8004bc4:	43db      	mvns	r3, r3
 8004bc6:	69ba      	ldr	r2, [r7, #24]
 8004bc8:	4013      	ands	r3, r2
 8004bca:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8004bcc:	683b      	ldr	r3, [r7, #0]
 8004bce:	685b      	ldr	r3, [r3, #4]
 8004bd0:	091b      	lsrs	r3, r3, #4
 8004bd2:	f003 0201 	and.w	r2, r3, #1
 8004bd6:	69fb      	ldr	r3, [r7, #28]
 8004bd8:	fa02 f303 	lsl.w	r3, r2, r3
 8004bdc:	69ba      	ldr	r2, [r7, #24]
 8004bde:	4313      	orrs	r3, r2
 8004be0:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8004be2:	687b      	ldr	r3, [r7, #4]
 8004be4:	69ba      	ldr	r2, [r7, #24]
 8004be6:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8004be8:	683b      	ldr	r3, [r7, #0]
 8004bea:	685b      	ldr	r3, [r3, #4]
 8004bec:	f003 0303 	and.w	r3, r3, #3
 8004bf0:	2b03      	cmp	r3, #3
 8004bf2:	d017      	beq.n	8004c24 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8004bf4:	687b      	ldr	r3, [r7, #4]
 8004bf6:	68db      	ldr	r3, [r3, #12]
 8004bf8:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8004bfa:	69fb      	ldr	r3, [r7, #28]
 8004bfc:	005b      	lsls	r3, r3, #1
 8004bfe:	2203      	movs	r2, #3
 8004c00:	fa02 f303 	lsl.w	r3, r2, r3
 8004c04:	43db      	mvns	r3, r3
 8004c06:	69ba      	ldr	r2, [r7, #24]
 8004c08:	4013      	ands	r3, r2
 8004c0a:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8004c0c:	683b      	ldr	r3, [r7, #0]
 8004c0e:	689a      	ldr	r2, [r3, #8]
 8004c10:	69fb      	ldr	r3, [r7, #28]
 8004c12:	005b      	lsls	r3, r3, #1
 8004c14:	fa02 f303 	lsl.w	r3, r2, r3
 8004c18:	69ba      	ldr	r2, [r7, #24]
 8004c1a:	4313      	orrs	r3, r2
 8004c1c:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8004c1e:	687b      	ldr	r3, [r7, #4]
 8004c20:	69ba      	ldr	r2, [r7, #24]
 8004c22:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8004c24:	683b      	ldr	r3, [r7, #0]
 8004c26:	685b      	ldr	r3, [r3, #4]
 8004c28:	f003 0303 	and.w	r3, r3, #3
 8004c2c:	2b02      	cmp	r3, #2
 8004c2e:	d123      	bne.n	8004c78 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8004c30:	69fb      	ldr	r3, [r7, #28]
 8004c32:	08da      	lsrs	r2, r3, #3
 8004c34:	687b      	ldr	r3, [r7, #4]
 8004c36:	3208      	adds	r2, #8
 8004c38:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8004c3c:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8004c3e:	69fb      	ldr	r3, [r7, #28]
 8004c40:	f003 0307 	and.w	r3, r3, #7
 8004c44:	009b      	lsls	r3, r3, #2
 8004c46:	220f      	movs	r2, #15
 8004c48:	fa02 f303 	lsl.w	r3, r2, r3
 8004c4c:	43db      	mvns	r3, r3
 8004c4e:	69ba      	ldr	r2, [r7, #24]
 8004c50:	4013      	ands	r3, r2
 8004c52:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8004c54:	683b      	ldr	r3, [r7, #0]
 8004c56:	691a      	ldr	r2, [r3, #16]
 8004c58:	69fb      	ldr	r3, [r7, #28]
 8004c5a:	f003 0307 	and.w	r3, r3, #7
 8004c5e:	009b      	lsls	r3, r3, #2
 8004c60:	fa02 f303 	lsl.w	r3, r2, r3
 8004c64:	69ba      	ldr	r2, [r7, #24]
 8004c66:	4313      	orrs	r3, r2
 8004c68:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8004c6a:	69fb      	ldr	r3, [r7, #28]
 8004c6c:	08da      	lsrs	r2, r3, #3
 8004c6e:	687b      	ldr	r3, [r7, #4]
 8004c70:	3208      	adds	r2, #8
 8004c72:	69b9      	ldr	r1, [r7, #24]
 8004c74:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8004c78:	687b      	ldr	r3, [r7, #4]
 8004c7a:	681b      	ldr	r3, [r3, #0]
 8004c7c:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8004c7e:	69fb      	ldr	r3, [r7, #28]
 8004c80:	005b      	lsls	r3, r3, #1
 8004c82:	2203      	movs	r2, #3
 8004c84:	fa02 f303 	lsl.w	r3, r2, r3
 8004c88:	43db      	mvns	r3, r3
 8004c8a:	69ba      	ldr	r2, [r7, #24]
 8004c8c:	4013      	ands	r3, r2
 8004c8e:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8004c90:	683b      	ldr	r3, [r7, #0]
 8004c92:	685b      	ldr	r3, [r3, #4]
 8004c94:	f003 0203 	and.w	r2, r3, #3
 8004c98:	69fb      	ldr	r3, [r7, #28]
 8004c9a:	005b      	lsls	r3, r3, #1
 8004c9c:	fa02 f303 	lsl.w	r3, r2, r3
 8004ca0:	69ba      	ldr	r2, [r7, #24]
 8004ca2:	4313      	orrs	r3, r2
 8004ca4:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8004ca6:	687b      	ldr	r3, [r7, #4]
 8004ca8:	69ba      	ldr	r2, [r7, #24]
 8004caa:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8004cac:	683b      	ldr	r3, [r7, #0]
 8004cae:	685b      	ldr	r3, [r3, #4]
 8004cb0:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8004cb4:	2b00      	cmp	r3, #0
 8004cb6:	f000 80c0 	beq.w	8004e3a <HAL_GPIO_Init+0x306>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8004cba:	2300      	movs	r3, #0
 8004cbc:	60fb      	str	r3, [r7, #12]
 8004cbe:	4b66      	ldr	r3, [pc, #408]	; (8004e58 <HAL_GPIO_Init+0x324>)
 8004cc0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004cc2:	4a65      	ldr	r2, [pc, #404]	; (8004e58 <HAL_GPIO_Init+0x324>)
 8004cc4:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8004cc8:	6453      	str	r3, [r2, #68]	; 0x44
 8004cca:	4b63      	ldr	r3, [pc, #396]	; (8004e58 <HAL_GPIO_Init+0x324>)
 8004ccc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004cce:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8004cd2:	60fb      	str	r3, [r7, #12]
 8004cd4:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8004cd6:	4a61      	ldr	r2, [pc, #388]	; (8004e5c <HAL_GPIO_Init+0x328>)
 8004cd8:	69fb      	ldr	r3, [r7, #28]
 8004cda:	089b      	lsrs	r3, r3, #2
 8004cdc:	3302      	adds	r3, #2
 8004cde:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8004ce2:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8004ce4:	69fb      	ldr	r3, [r7, #28]
 8004ce6:	f003 0303 	and.w	r3, r3, #3
 8004cea:	009b      	lsls	r3, r3, #2
 8004cec:	220f      	movs	r2, #15
 8004cee:	fa02 f303 	lsl.w	r3, r2, r3
 8004cf2:	43db      	mvns	r3, r3
 8004cf4:	69ba      	ldr	r2, [r7, #24]
 8004cf6:	4013      	ands	r3, r2
 8004cf8:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8004cfa:	687b      	ldr	r3, [r7, #4]
 8004cfc:	4a58      	ldr	r2, [pc, #352]	; (8004e60 <HAL_GPIO_Init+0x32c>)
 8004cfe:	4293      	cmp	r3, r2
 8004d00:	d037      	beq.n	8004d72 <HAL_GPIO_Init+0x23e>
 8004d02:	687b      	ldr	r3, [r7, #4]
 8004d04:	4a57      	ldr	r2, [pc, #348]	; (8004e64 <HAL_GPIO_Init+0x330>)
 8004d06:	4293      	cmp	r3, r2
 8004d08:	d031      	beq.n	8004d6e <HAL_GPIO_Init+0x23a>
 8004d0a:	687b      	ldr	r3, [r7, #4]
 8004d0c:	4a56      	ldr	r2, [pc, #344]	; (8004e68 <HAL_GPIO_Init+0x334>)
 8004d0e:	4293      	cmp	r3, r2
 8004d10:	d02b      	beq.n	8004d6a <HAL_GPIO_Init+0x236>
 8004d12:	687b      	ldr	r3, [r7, #4]
 8004d14:	4a55      	ldr	r2, [pc, #340]	; (8004e6c <HAL_GPIO_Init+0x338>)
 8004d16:	4293      	cmp	r3, r2
 8004d18:	d025      	beq.n	8004d66 <HAL_GPIO_Init+0x232>
 8004d1a:	687b      	ldr	r3, [r7, #4]
 8004d1c:	4a54      	ldr	r2, [pc, #336]	; (8004e70 <HAL_GPIO_Init+0x33c>)
 8004d1e:	4293      	cmp	r3, r2
 8004d20:	d01f      	beq.n	8004d62 <HAL_GPIO_Init+0x22e>
 8004d22:	687b      	ldr	r3, [r7, #4]
 8004d24:	4a53      	ldr	r2, [pc, #332]	; (8004e74 <HAL_GPIO_Init+0x340>)
 8004d26:	4293      	cmp	r3, r2
 8004d28:	d019      	beq.n	8004d5e <HAL_GPIO_Init+0x22a>
 8004d2a:	687b      	ldr	r3, [r7, #4]
 8004d2c:	4a52      	ldr	r2, [pc, #328]	; (8004e78 <HAL_GPIO_Init+0x344>)
 8004d2e:	4293      	cmp	r3, r2
 8004d30:	d013      	beq.n	8004d5a <HAL_GPIO_Init+0x226>
 8004d32:	687b      	ldr	r3, [r7, #4]
 8004d34:	4a51      	ldr	r2, [pc, #324]	; (8004e7c <HAL_GPIO_Init+0x348>)
 8004d36:	4293      	cmp	r3, r2
 8004d38:	d00d      	beq.n	8004d56 <HAL_GPIO_Init+0x222>
 8004d3a:	687b      	ldr	r3, [r7, #4]
 8004d3c:	4a50      	ldr	r2, [pc, #320]	; (8004e80 <HAL_GPIO_Init+0x34c>)
 8004d3e:	4293      	cmp	r3, r2
 8004d40:	d007      	beq.n	8004d52 <HAL_GPIO_Init+0x21e>
 8004d42:	687b      	ldr	r3, [r7, #4]
 8004d44:	4a4f      	ldr	r2, [pc, #316]	; (8004e84 <HAL_GPIO_Init+0x350>)
 8004d46:	4293      	cmp	r3, r2
 8004d48:	d101      	bne.n	8004d4e <HAL_GPIO_Init+0x21a>
 8004d4a:	2309      	movs	r3, #9
 8004d4c:	e012      	b.n	8004d74 <HAL_GPIO_Init+0x240>
 8004d4e:	230a      	movs	r3, #10
 8004d50:	e010      	b.n	8004d74 <HAL_GPIO_Init+0x240>
 8004d52:	2308      	movs	r3, #8
 8004d54:	e00e      	b.n	8004d74 <HAL_GPIO_Init+0x240>
 8004d56:	2307      	movs	r3, #7
 8004d58:	e00c      	b.n	8004d74 <HAL_GPIO_Init+0x240>
 8004d5a:	2306      	movs	r3, #6
 8004d5c:	e00a      	b.n	8004d74 <HAL_GPIO_Init+0x240>
 8004d5e:	2305      	movs	r3, #5
 8004d60:	e008      	b.n	8004d74 <HAL_GPIO_Init+0x240>
 8004d62:	2304      	movs	r3, #4
 8004d64:	e006      	b.n	8004d74 <HAL_GPIO_Init+0x240>
 8004d66:	2303      	movs	r3, #3
 8004d68:	e004      	b.n	8004d74 <HAL_GPIO_Init+0x240>
 8004d6a:	2302      	movs	r3, #2
 8004d6c:	e002      	b.n	8004d74 <HAL_GPIO_Init+0x240>
 8004d6e:	2301      	movs	r3, #1
 8004d70:	e000      	b.n	8004d74 <HAL_GPIO_Init+0x240>
 8004d72:	2300      	movs	r3, #0
 8004d74:	69fa      	ldr	r2, [r7, #28]
 8004d76:	f002 0203 	and.w	r2, r2, #3
 8004d7a:	0092      	lsls	r2, r2, #2
 8004d7c:	4093      	lsls	r3, r2
 8004d7e:	69ba      	ldr	r2, [r7, #24]
 8004d80:	4313      	orrs	r3, r2
 8004d82:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8004d84:	4935      	ldr	r1, [pc, #212]	; (8004e5c <HAL_GPIO_Init+0x328>)
 8004d86:	69fb      	ldr	r3, [r7, #28]
 8004d88:	089b      	lsrs	r3, r3, #2
 8004d8a:	3302      	adds	r3, #2
 8004d8c:	69ba      	ldr	r2, [r7, #24]
 8004d8e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8004d92:	4b3d      	ldr	r3, [pc, #244]	; (8004e88 <HAL_GPIO_Init+0x354>)
 8004d94:	689b      	ldr	r3, [r3, #8]
 8004d96:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8004d98:	693b      	ldr	r3, [r7, #16]
 8004d9a:	43db      	mvns	r3, r3
 8004d9c:	69ba      	ldr	r2, [r7, #24]
 8004d9e:	4013      	ands	r3, r2
 8004da0:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8004da2:	683b      	ldr	r3, [r7, #0]
 8004da4:	685b      	ldr	r3, [r3, #4]
 8004da6:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8004daa:	2b00      	cmp	r3, #0
 8004dac:	d003      	beq.n	8004db6 <HAL_GPIO_Init+0x282>
        {
          temp |= iocurrent;
 8004dae:	69ba      	ldr	r2, [r7, #24]
 8004db0:	693b      	ldr	r3, [r7, #16]
 8004db2:	4313      	orrs	r3, r2
 8004db4:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8004db6:	4a34      	ldr	r2, [pc, #208]	; (8004e88 <HAL_GPIO_Init+0x354>)
 8004db8:	69bb      	ldr	r3, [r7, #24]
 8004dba:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8004dbc:	4b32      	ldr	r3, [pc, #200]	; (8004e88 <HAL_GPIO_Init+0x354>)
 8004dbe:	68db      	ldr	r3, [r3, #12]
 8004dc0:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8004dc2:	693b      	ldr	r3, [r7, #16]
 8004dc4:	43db      	mvns	r3, r3
 8004dc6:	69ba      	ldr	r2, [r7, #24]
 8004dc8:	4013      	ands	r3, r2
 8004dca:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8004dcc:	683b      	ldr	r3, [r7, #0]
 8004dce:	685b      	ldr	r3, [r3, #4]
 8004dd0:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8004dd4:	2b00      	cmp	r3, #0
 8004dd6:	d003      	beq.n	8004de0 <HAL_GPIO_Init+0x2ac>
        {
          temp |= iocurrent;
 8004dd8:	69ba      	ldr	r2, [r7, #24]
 8004dda:	693b      	ldr	r3, [r7, #16]
 8004ddc:	4313      	orrs	r3, r2
 8004dde:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8004de0:	4a29      	ldr	r2, [pc, #164]	; (8004e88 <HAL_GPIO_Init+0x354>)
 8004de2:	69bb      	ldr	r3, [r7, #24]
 8004de4:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8004de6:	4b28      	ldr	r3, [pc, #160]	; (8004e88 <HAL_GPIO_Init+0x354>)
 8004de8:	685b      	ldr	r3, [r3, #4]
 8004dea:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8004dec:	693b      	ldr	r3, [r7, #16]
 8004dee:	43db      	mvns	r3, r3
 8004df0:	69ba      	ldr	r2, [r7, #24]
 8004df2:	4013      	ands	r3, r2
 8004df4:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8004df6:	683b      	ldr	r3, [r7, #0]
 8004df8:	685b      	ldr	r3, [r3, #4]
 8004dfa:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004dfe:	2b00      	cmp	r3, #0
 8004e00:	d003      	beq.n	8004e0a <HAL_GPIO_Init+0x2d6>
        {
          temp |= iocurrent;
 8004e02:	69ba      	ldr	r2, [r7, #24]
 8004e04:	693b      	ldr	r3, [r7, #16]
 8004e06:	4313      	orrs	r3, r2
 8004e08:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8004e0a:	4a1f      	ldr	r2, [pc, #124]	; (8004e88 <HAL_GPIO_Init+0x354>)
 8004e0c:	69bb      	ldr	r3, [r7, #24]
 8004e0e:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8004e10:	4b1d      	ldr	r3, [pc, #116]	; (8004e88 <HAL_GPIO_Init+0x354>)
 8004e12:	681b      	ldr	r3, [r3, #0]
 8004e14:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8004e16:	693b      	ldr	r3, [r7, #16]
 8004e18:	43db      	mvns	r3, r3
 8004e1a:	69ba      	ldr	r2, [r7, #24]
 8004e1c:	4013      	ands	r3, r2
 8004e1e:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8004e20:	683b      	ldr	r3, [r7, #0]
 8004e22:	685b      	ldr	r3, [r3, #4]
 8004e24:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8004e28:	2b00      	cmp	r3, #0
 8004e2a:	d003      	beq.n	8004e34 <HAL_GPIO_Init+0x300>
        {
          temp |= iocurrent;
 8004e2c:	69ba      	ldr	r2, [r7, #24]
 8004e2e:	693b      	ldr	r3, [r7, #16]
 8004e30:	4313      	orrs	r3, r2
 8004e32:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8004e34:	4a14      	ldr	r2, [pc, #80]	; (8004e88 <HAL_GPIO_Init+0x354>)
 8004e36:	69bb      	ldr	r3, [r7, #24]
 8004e38:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8004e3a:	69fb      	ldr	r3, [r7, #28]
 8004e3c:	3301      	adds	r3, #1
 8004e3e:	61fb      	str	r3, [r7, #28]
 8004e40:	69fb      	ldr	r3, [r7, #28]
 8004e42:	2b0f      	cmp	r3, #15
 8004e44:	f67f ae84 	bls.w	8004b50 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8004e48:	bf00      	nop
 8004e4a:	bf00      	nop
 8004e4c:	3724      	adds	r7, #36	; 0x24
 8004e4e:	46bd      	mov	sp, r7
 8004e50:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e54:	4770      	bx	lr
 8004e56:	bf00      	nop
 8004e58:	40023800 	.word	0x40023800
 8004e5c:	40013800 	.word	0x40013800
 8004e60:	40020000 	.word	0x40020000
 8004e64:	40020400 	.word	0x40020400
 8004e68:	40020800 	.word	0x40020800
 8004e6c:	40020c00 	.word	0x40020c00
 8004e70:	40021000 	.word	0x40021000
 8004e74:	40021400 	.word	0x40021400
 8004e78:	40021800 	.word	0x40021800
 8004e7c:	40021c00 	.word	0x40021c00
 8004e80:	40022000 	.word	0x40022000
 8004e84:	40022400 	.word	0x40022400
 8004e88:	40013c00 	.word	0x40013c00

08004e8c <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8004e8c:	b480      	push	{r7}
 8004e8e:	b085      	sub	sp, #20
 8004e90:	af00      	add	r7, sp, #0
 8004e92:	6078      	str	r0, [r7, #4]
 8004e94:	460b      	mov	r3, r1
 8004e96:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8004e98:	687b      	ldr	r3, [r7, #4]
 8004e9a:	691a      	ldr	r2, [r3, #16]
 8004e9c:	887b      	ldrh	r3, [r7, #2]
 8004e9e:	4013      	ands	r3, r2
 8004ea0:	2b00      	cmp	r3, #0
 8004ea2:	d002      	beq.n	8004eaa <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8004ea4:	2301      	movs	r3, #1
 8004ea6:	73fb      	strb	r3, [r7, #15]
 8004ea8:	e001      	b.n	8004eae <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8004eaa:	2300      	movs	r3, #0
 8004eac:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8004eae:	7bfb      	ldrb	r3, [r7, #15]
}
 8004eb0:	4618      	mov	r0, r3
 8004eb2:	3714      	adds	r7, #20
 8004eb4:	46bd      	mov	sp, r7
 8004eb6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004eba:	4770      	bx	lr

08004ebc <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8004ebc:	b480      	push	{r7}
 8004ebe:	b083      	sub	sp, #12
 8004ec0:	af00      	add	r7, sp, #0
 8004ec2:	6078      	str	r0, [r7, #4]
 8004ec4:	460b      	mov	r3, r1
 8004ec6:	807b      	strh	r3, [r7, #2]
 8004ec8:	4613      	mov	r3, r2
 8004eca:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8004ecc:	787b      	ldrb	r3, [r7, #1]
 8004ece:	2b00      	cmp	r3, #0
 8004ed0:	d003      	beq.n	8004eda <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8004ed2:	887a      	ldrh	r2, [r7, #2]
 8004ed4:	687b      	ldr	r3, [r7, #4]
 8004ed6:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8004ed8:	e003      	b.n	8004ee2 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8004eda:	887b      	ldrh	r3, [r7, #2]
 8004edc:	041a      	lsls	r2, r3, #16
 8004ede:	687b      	ldr	r3, [r7, #4]
 8004ee0:	619a      	str	r2, [r3, #24]
}
 8004ee2:	bf00      	nop
 8004ee4:	370c      	adds	r7, #12
 8004ee6:	46bd      	mov	sp, r7
 8004ee8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004eec:	4770      	bx	lr
	...

08004ef0 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8004ef0:	b580      	push	{r7, lr}
 8004ef2:	b084      	sub	sp, #16
 8004ef4:	af00      	add	r7, sp, #0
 8004ef6:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8004ef8:	687b      	ldr	r3, [r7, #4]
 8004efa:	2b00      	cmp	r3, #0
 8004efc:	d101      	bne.n	8004f02 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8004efe:	2301      	movs	r3, #1
 8004f00:	e12b      	b.n	800515a <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8004f02:	687b      	ldr	r3, [r7, #4]
 8004f04:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004f08:	b2db      	uxtb	r3, r3
 8004f0a:	2b00      	cmp	r3, #0
 8004f0c:	d106      	bne.n	8004f1c <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8004f0e:	687b      	ldr	r3, [r7, #4]
 8004f10:	2200      	movs	r2, #0
 8004f12:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 8004f16:	6878      	ldr	r0, [r7, #4]
 8004f18:	f7fd fa58 	bl	80023cc <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8004f1c:	687b      	ldr	r3, [r7, #4]
 8004f1e:	2224      	movs	r2, #36	; 0x24
 8004f20:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8004f24:	687b      	ldr	r3, [r7, #4]
 8004f26:	681b      	ldr	r3, [r3, #0]
 8004f28:	681a      	ldr	r2, [r3, #0]
 8004f2a:	687b      	ldr	r3, [r7, #4]
 8004f2c:	681b      	ldr	r3, [r3, #0]
 8004f2e:	f022 0201 	bic.w	r2, r2, #1
 8004f32:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 8004f34:	687b      	ldr	r3, [r7, #4]
 8004f36:	681b      	ldr	r3, [r3, #0]
 8004f38:	681a      	ldr	r2, [r3, #0]
 8004f3a:	687b      	ldr	r3, [r7, #4]
 8004f3c:	681b      	ldr	r3, [r3, #0]
 8004f3e:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8004f42:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 8004f44:	687b      	ldr	r3, [r7, #4]
 8004f46:	681b      	ldr	r3, [r3, #0]
 8004f48:	681a      	ldr	r2, [r3, #0]
 8004f4a:	687b      	ldr	r3, [r7, #4]
 8004f4c:	681b      	ldr	r3, [r3, #0]
 8004f4e:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8004f52:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 8004f54:	f001 fa20 	bl	8006398 <HAL_RCC_GetPCLK1Freq>
 8004f58:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 8004f5a:	687b      	ldr	r3, [r7, #4]
 8004f5c:	685b      	ldr	r3, [r3, #4]
 8004f5e:	4a81      	ldr	r2, [pc, #516]	; (8005164 <HAL_I2C_Init+0x274>)
 8004f60:	4293      	cmp	r3, r2
 8004f62:	d807      	bhi.n	8004f74 <HAL_I2C_Init+0x84>
 8004f64:	68fb      	ldr	r3, [r7, #12]
 8004f66:	4a80      	ldr	r2, [pc, #512]	; (8005168 <HAL_I2C_Init+0x278>)
 8004f68:	4293      	cmp	r3, r2
 8004f6a:	bf94      	ite	ls
 8004f6c:	2301      	movls	r3, #1
 8004f6e:	2300      	movhi	r3, #0
 8004f70:	b2db      	uxtb	r3, r3
 8004f72:	e006      	b.n	8004f82 <HAL_I2C_Init+0x92>
 8004f74:	68fb      	ldr	r3, [r7, #12]
 8004f76:	4a7d      	ldr	r2, [pc, #500]	; (800516c <HAL_I2C_Init+0x27c>)
 8004f78:	4293      	cmp	r3, r2
 8004f7a:	bf94      	ite	ls
 8004f7c:	2301      	movls	r3, #1
 8004f7e:	2300      	movhi	r3, #0
 8004f80:	b2db      	uxtb	r3, r3
 8004f82:	2b00      	cmp	r3, #0
 8004f84:	d001      	beq.n	8004f8a <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 8004f86:	2301      	movs	r3, #1
 8004f88:	e0e7      	b.n	800515a <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 8004f8a:	68fb      	ldr	r3, [r7, #12]
 8004f8c:	4a78      	ldr	r2, [pc, #480]	; (8005170 <HAL_I2C_Init+0x280>)
 8004f8e:	fba2 2303 	umull	r2, r3, r2, r3
 8004f92:	0c9b      	lsrs	r3, r3, #18
 8004f94:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 8004f96:	687b      	ldr	r3, [r7, #4]
 8004f98:	681b      	ldr	r3, [r3, #0]
 8004f9a:	685b      	ldr	r3, [r3, #4]
 8004f9c:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 8004fa0:	687b      	ldr	r3, [r7, #4]
 8004fa2:	681b      	ldr	r3, [r3, #0]
 8004fa4:	68ba      	ldr	r2, [r7, #8]
 8004fa6:	430a      	orrs	r2, r1
 8004fa8:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 8004faa:	687b      	ldr	r3, [r7, #4]
 8004fac:	681b      	ldr	r3, [r3, #0]
 8004fae:	6a1b      	ldr	r3, [r3, #32]
 8004fb0:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 8004fb4:	687b      	ldr	r3, [r7, #4]
 8004fb6:	685b      	ldr	r3, [r3, #4]
 8004fb8:	4a6a      	ldr	r2, [pc, #424]	; (8005164 <HAL_I2C_Init+0x274>)
 8004fba:	4293      	cmp	r3, r2
 8004fbc:	d802      	bhi.n	8004fc4 <HAL_I2C_Init+0xd4>
 8004fbe:	68bb      	ldr	r3, [r7, #8]
 8004fc0:	3301      	adds	r3, #1
 8004fc2:	e009      	b.n	8004fd8 <HAL_I2C_Init+0xe8>
 8004fc4:	68bb      	ldr	r3, [r7, #8]
 8004fc6:	f44f 7296 	mov.w	r2, #300	; 0x12c
 8004fca:	fb02 f303 	mul.w	r3, r2, r3
 8004fce:	4a69      	ldr	r2, [pc, #420]	; (8005174 <HAL_I2C_Init+0x284>)
 8004fd0:	fba2 2303 	umull	r2, r3, r2, r3
 8004fd4:	099b      	lsrs	r3, r3, #6
 8004fd6:	3301      	adds	r3, #1
 8004fd8:	687a      	ldr	r2, [r7, #4]
 8004fda:	6812      	ldr	r2, [r2, #0]
 8004fdc:	430b      	orrs	r3, r1
 8004fde:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 8004fe0:	687b      	ldr	r3, [r7, #4]
 8004fe2:	681b      	ldr	r3, [r3, #0]
 8004fe4:	69db      	ldr	r3, [r3, #28]
 8004fe6:	f423 424f 	bic.w	r2, r3, #52992	; 0xcf00
 8004fea:	f022 02ff 	bic.w	r2, r2, #255	; 0xff
 8004fee:	687b      	ldr	r3, [r7, #4]
 8004ff0:	685b      	ldr	r3, [r3, #4]
 8004ff2:	495c      	ldr	r1, [pc, #368]	; (8005164 <HAL_I2C_Init+0x274>)
 8004ff4:	428b      	cmp	r3, r1
 8004ff6:	d819      	bhi.n	800502c <HAL_I2C_Init+0x13c>
 8004ff8:	68fb      	ldr	r3, [r7, #12]
 8004ffa:	1e59      	subs	r1, r3, #1
 8004ffc:	687b      	ldr	r3, [r7, #4]
 8004ffe:	685b      	ldr	r3, [r3, #4]
 8005000:	005b      	lsls	r3, r3, #1
 8005002:	fbb1 f3f3 	udiv	r3, r1, r3
 8005006:	1c59      	adds	r1, r3, #1
 8005008:	f640 73fc 	movw	r3, #4092	; 0xffc
 800500c:	400b      	ands	r3, r1
 800500e:	2b00      	cmp	r3, #0
 8005010:	d00a      	beq.n	8005028 <HAL_I2C_Init+0x138>
 8005012:	68fb      	ldr	r3, [r7, #12]
 8005014:	1e59      	subs	r1, r3, #1
 8005016:	687b      	ldr	r3, [r7, #4]
 8005018:	685b      	ldr	r3, [r3, #4]
 800501a:	005b      	lsls	r3, r3, #1
 800501c:	fbb1 f3f3 	udiv	r3, r1, r3
 8005020:	3301      	adds	r3, #1
 8005022:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8005026:	e051      	b.n	80050cc <HAL_I2C_Init+0x1dc>
 8005028:	2304      	movs	r3, #4
 800502a:	e04f      	b.n	80050cc <HAL_I2C_Init+0x1dc>
 800502c:	687b      	ldr	r3, [r7, #4]
 800502e:	689b      	ldr	r3, [r3, #8]
 8005030:	2b00      	cmp	r3, #0
 8005032:	d111      	bne.n	8005058 <HAL_I2C_Init+0x168>
 8005034:	68fb      	ldr	r3, [r7, #12]
 8005036:	1e58      	subs	r0, r3, #1
 8005038:	687b      	ldr	r3, [r7, #4]
 800503a:	6859      	ldr	r1, [r3, #4]
 800503c:	460b      	mov	r3, r1
 800503e:	005b      	lsls	r3, r3, #1
 8005040:	440b      	add	r3, r1
 8005042:	fbb0 f3f3 	udiv	r3, r0, r3
 8005046:	3301      	adds	r3, #1
 8005048:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800504c:	2b00      	cmp	r3, #0
 800504e:	bf0c      	ite	eq
 8005050:	2301      	moveq	r3, #1
 8005052:	2300      	movne	r3, #0
 8005054:	b2db      	uxtb	r3, r3
 8005056:	e012      	b.n	800507e <HAL_I2C_Init+0x18e>
 8005058:	68fb      	ldr	r3, [r7, #12]
 800505a:	1e58      	subs	r0, r3, #1
 800505c:	687b      	ldr	r3, [r7, #4]
 800505e:	6859      	ldr	r1, [r3, #4]
 8005060:	460b      	mov	r3, r1
 8005062:	009b      	lsls	r3, r3, #2
 8005064:	440b      	add	r3, r1
 8005066:	0099      	lsls	r1, r3, #2
 8005068:	440b      	add	r3, r1
 800506a:	fbb0 f3f3 	udiv	r3, r0, r3
 800506e:	3301      	adds	r3, #1
 8005070:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8005074:	2b00      	cmp	r3, #0
 8005076:	bf0c      	ite	eq
 8005078:	2301      	moveq	r3, #1
 800507a:	2300      	movne	r3, #0
 800507c:	b2db      	uxtb	r3, r3
 800507e:	2b00      	cmp	r3, #0
 8005080:	d001      	beq.n	8005086 <HAL_I2C_Init+0x196>
 8005082:	2301      	movs	r3, #1
 8005084:	e022      	b.n	80050cc <HAL_I2C_Init+0x1dc>
 8005086:	687b      	ldr	r3, [r7, #4]
 8005088:	689b      	ldr	r3, [r3, #8]
 800508a:	2b00      	cmp	r3, #0
 800508c:	d10e      	bne.n	80050ac <HAL_I2C_Init+0x1bc>
 800508e:	68fb      	ldr	r3, [r7, #12]
 8005090:	1e58      	subs	r0, r3, #1
 8005092:	687b      	ldr	r3, [r7, #4]
 8005094:	6859      	ldr	r1, [r3, #4]
 8005096:	460b      	mov	r3, r1
 8005098:	005b      	lsls	r3, r3, #1
 800509a:	440b      	add	r3, r1
 800509c:	fbb0 f3f3 	udiv	r3, r0, r3
 80050a0:	3301      	adds	r3, #1
 80050a2:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80050a6:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80050aa:	e00f      	b.n	80050cc <HAL_I2C_Init+0x1dc>
 80050ac:	68fb      	ldr	r3, [r7, #12]
 80050ae:	1e58      	subs	r0, r3, #1
 80050b0:	687b      	ldr	r3, [r7, #4]
 80050b2:	6859      	ldr	r1, [r3, #4]
 80050b4:	460b      	mov	r3, r1
 80050b6:	009b      	lsls	r3, r3, #2
 80050b8:	440b      	add	r3, r1
 80050ba:	0099      	lsls	r1, r3, #2
 80050bc:	440b      	add	r3, r1
 80050be:	fbb0 f3f3 	udiv	r3, r0, r3
 80050c2:	3301      	adds	r3, #1
 80050c4:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80050c8:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 80050cc:	6879      	ldr	r1, [r7, #4]
 80050ce:	6809      	ldr	r1, [r1, #0]
 80050d0:	4313      	orrs	r3, r2
 80050d2:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 80050d4:	687b      	ldr	r3, [r7, #4]
 80050d6:	681b      	ldr	r3, [r3, #0]
 80050d8:	681b      	ldr	r3, [r3, #0]
 80050da:	f023 01c0 	bic.w	r1, r3, #192	; 0xc0
 80050de:	687b      	ldr	r3, [r7, #4]
 80050e0:	69da      	ldr	r2, [r3, #28]
 80050e2:	687b      	ldr	r3, [r7, #4]
 80050e4:	6a1b      	ldr	r3, [r3, #32]
 80050e6:	431a      	orrs	r2, r3
 80050e8:	687b      	ldr	r3, [r7, #4]
 80050ea:	681b      	ldr	r3, [r3, #0]
 80050ec:	430a      	orrs	r2, r1
 80050ee:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 80050f0:	687b      	ldr	r3, [r7, #4]
 80050f2:	681b      	ldr	r3, [r3, #0]
 80050f4:	689b      	ldr	r3, [r3, #8]
 80050f6:	f423 4303 	bic.w	r3, r3, #33536	; 0x8300
 80050fa:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 80050fe:	687a      	ldr	r2, [r7, #4]
 8005100:	6911      	ldr	r1, [r2, #16]
 8005102:	687a      	ldr	r2, [r7, #4]
 8005104:	68d2      	ldr	r2, [r2, #12]
 8005106:	4311      	orrs	r1, r2
 8005108:	687a      	ldr	r2, [r7, #4]
 800510a:	6812      	ldr	r2, [r2, #0]
 800510c:	430b      	orrs	r3, r1
 800510e:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 8005110:	687b      	ldr	r3, [r7, #4]
 8005112:	681b      	ldr	r3, [r3, #0]
 8005114:	68db      	ldr	r3, [r3, #12]
 8005116:	f023 01ff 	bic.w	r1, r3, #255	; 0xff
 800511a:	687b      	ldr	r3, [r7, #4]
 800511c:	695a      	ldr	r2, [r3, #20]
 800511e:	687b      	ldr	r3, [r7, #4]
 8005120:	699b      	ldr	r3, [r3, #24]
 8005122:	431a      	orrs	r2, r3
 8005124:	687b      	ldr	r3, [r7, #4]
 8005126:	681b      	ldr	r3, [r3, #0]
 8005128:	430a      	orrs	r2, r1
 800512a:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 800512c:	687b      	ldr	r3, [r7, #4]
 800512e:	681b      	ldr	r3, [r3, #0]
 8005130:	681a      	ldr	r2, [r3, #0]
 8005132:	687b      	ldr	r3, [r7, #4]
 8005134:	681b      	ldr	r3, [r3, #0]
 8005136:	f042 0201 	orr.w	r2, r2, #1
 800513a:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800513c:	687b      	ldr	r3, [r7, #4]
 800513e:	2200      	movs	r2, #0
 8005140:	641a      	str	r2, [r3, #64]	; 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 8005142:	687b      	ldr	r3, [r7, #4]
 8005144:	2220      	movs	r2, #32
 8005146:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 800514a:	687b      	ldr	r3, [r7, #4]
 800514c:	2200      	movs	r2, #0
 800514e:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8005150:	687b      	ldr	r3, [r7, #4]
 8005152:	2200      	movs	r2, #0
 8005154:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 8005158:	2300      	movs	r3, #0
}
 800515a:	4618      	mov	r0, r3
 800515c:	3710      	adds	r7, #16
 800515e:	46bd      	mov	sp, r7
 8005160:	bd80      	pop	{r7, pc}
 8005162:	bf00      	nop
 8005164:	000186a0 	.word	0x000186a0
 8005168:	001e847f 	.word	0x001e847f
 800516c:	003d08ff 	.word	0x003d08ff
 8005170:	431bde83 	.word	0x431bde83
 8005174:	10624dd3 	.word	0x10624dd3

08005178 <HAL_I2C_Master_Transmit>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Transmit(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8005178:	b580      	push	{r7, lr}
 800517a:	b088      	sub	sp, #32
 800517c:	af02      	add	r7, sp, #8
 800517e:	60f8      	str	r0, [r7, #12]
 8005180:	607a      	str	r2, [r7, #4]
 8005182:	461a      	mov	r2, r3
 8005184:	460b      	mov	r3, r1
 8005186:	817b      	strh	r3, [r7, #10]
 8005188:	4613      	mov	r3, r2
 800518a:	813b      	strh	r3, [r7, #8]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 800518c:	f7fe ffd6 	bl	800413c <HAL_GetTick>
 8005190:	6178      	str	r0, [r7, #20]

  if (hi2c->State == HAL_I2C_STATE_READY)
 8005192:	68fb      	ldr	r3, [r7, #12]
 8005194:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8005198:	b2db      	uxtb	r3, r3
 800519a:	2b20      	cmp	r3, #32
 800519c:	f040 80e0 	bne.w	8005360 <HAL_I2C_Master_Transmit+0x1e8>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 80051a0:	697b      	ldr	r3, [r7, #20]
 80051a2:	9300      	str	r3, [sp, #0]
 80051a4:	2319      	movs	r3, #25
 80051a6:	2201      	movs	r2, #1
 80051a8:	4970      	ldr	r1, [pc, #448]	; (800536c <HAL_I2C_Master_Transmit+0x1f4>)
 80051aa:	68f8      	ldr	r0, [r7, #12]
 80051ac:	f000 f964 	bl	8005478 <I2C_WaitOnFlagUntilTimeout>
 80051b0:	4603      	mov	r3, r0
 80051b2:	2b00      	cmp	r3, #0
 80051b4:	d001      	beq.n	80051ba <HAL_I2C_Master_Transmit+0x42>
    {
      return HAL_BUSY;
 80051b6:	2302      	movs	r3, #2
 80051b8:	e0d3      	b.n	8005362 <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 80051ba:	68fb      	ldr	r3, [r7, #12]
 80051bc:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80051c0:	2b01      	cmp	r3, #1
 80051c2:	d101      	bne.n	80051c8 <HAL_I2C_Master_Transmit+0x50>
 80051c4:	2302      	movs	r3, #2
 80051c6:	e0cc      	b.n	8005362 <HAL_I2C_Master_Transmit+0x1ea>
 80051c8:	68fb      	ldr	r3, [r7, #12]
 80051ca:	2201      	movs	r2, #1
 80051cc:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 80051d0:	68fb      	ldr	r3, [r7, #12]
 80051d2:	681b      	ldr	r3, [r3, #0]
 80051d4:	681b      	ldr	r3, [r3, #0]
 80051d6:	f003 0301 	and.w	r3, r3, #1
 80051da:	2b01      	cmp	r3, #1
 80051dc:	d007      	beq.n	80051ee <HAL_I2C_Master_Transmit+0x76>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 80051de:	68fb      	ldr	r3, [r7, #12]
 80051e0:	681b      	ldr	r3, [r3, #0]
 80051e2:	681a      	ldr	r2, [r3, #0]
 80051e4:	68fb      	ldr	r3, [r7, #12]
 80051e6:	681b      	ldr	r3, [r3, #0]
 80051e8:	f042 0201 	orr.w	r2, r2, #1
 80051ec:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 80051ee:	68fb      	ldr	r3, [r7, #12]
 80051f0:	681b      	ldr	r3, [r3, #0]
 80051f2:	681a      	ldr	r2, [r3, #0]
 80051f4:	68fb      	ldr	r3, [r7, #12]
 80051f6:	681b      	ldr	r3, [r3, #0]
 80051f8:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 80051fc:	601a      	str	r2, [r3, #0]

    hi2c->State       = HAL_I2C_STATE_BUSY_TX;
 80051fe:	68fb      	ldr	r3, [r7, #12]
 8005200:	2221      	movs	r2, #33	; 0x21
 8005202:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode        = HAL_I2C_MODE_MASTER;
 8005206:	68fb      	ldr	r3, [r7, #12]
 8005208:	2210      	movs	r2, #16
 800520a:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 800520e:	68fb      	ldr	r3, [r7, #12]
 8005210:	2200      	movs	r2, #0
 8005212:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8005214:	68fb      	ldr	r3, [r7, #12]
 8005216:	687a      	ldr	r2, [r7, #4]
 8005218:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 800521a:	68fb      	ldr	r3, [r7, #12]
 800521c:	893a      	ldrh	r2, [r7, #8]
 800521e:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8005220:	68fb      	ldr	r3, [r7, #12]
 8005222:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005224:	b29a      	uxth	r2, r3
 8005226:	68fb      	ldr	r3, [r7, #12]
 8005228:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 800522a:	68fb      	ldr	r3, [r7, #12]
 800522c:	4a50      	ldr	r2, [pc, #320]	; (8005370 <HAL_I2C_Master_Transmit+0x1f8>)
 800522e:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Send Slave Address */
    if (I2C_MasterRequestWrite(hi2c, DevAddress, Timeout, tickstart) != HAL_OK)
 8005230:	8979      	ldrh	r1, [r7, #10]
 8005232:	697b      	ldr	r3, [r7, #20]
 8005234:	6a3a      	ldr	r2, [r7, #32]
 8005236:	68f8      	ldr	r0, [r7, #12]
 8005238:	f000 f89c 	bl	8005374 <I2C_MasterRequestWrite>
 800523c:	4603      	mov	r3, r0
 800523e:	2b00      	cmp	r3, #0
 8005240:	d001      	beq.n	8005246 <HAL_I2C_Master_Transmit+0xce>
    {
      return HAL_ERROR;
 8005242:	2301      	movs	r3, #1
 8005244:	e08d      	b.n	8005362 <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8005246:	2300      	movs	r3, #0
 8005248:	613b      	str	r3, [r7, #16]
 800524a:	68fb      	ldr	r3, [r7, #12]
 800524c:	681b      	ldr	r3, [r3, #0]
 800524e:	695b      	ldr	r3, [r3, #20]
 8005250:	613b      	str	r3, [r7, #16]
 8005252:	68fb      	ldr	r3, [r7, #12]
 8005254:	681b      	ldr	r3, [r3, #0]
 8005256:	699b      	ldr	r3, [r3, #24]
 8005258:	613b      	str	r3, [r7, #16]
 800525a:	693b      	ldr	r3, [r7, #16]

    while (hi2c->XferSize > 0U)
 800525c:	e066      	b.n	800532c <HAL_I2C_Master_Transmit+0x1b4>
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800525e:	697a      	ldr	r2, [r7, #20]
 8005260:	6a39      	ldr	r1, [r7, #32]
 8005262:	68f8      	ldr	r0, [r7, #12]
 8005264:	f000 f9de 	bl	8005624 <I2C_WaitOnTXEFlagUntilTimeout>
 8005268:	4603      	mov	r3, r0
 800526a:	2b00      	cmp	r3, #0
 800526c:	d00d      	beq.n	800528a <HAL_I2C_Master_Transmit+0x112>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 800526e:	68fb      	ldr	r3, [r7, #12]
 8005270:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005272:	2b04      	cmp	r3, #4
 8005274:	d107      	bne.n	8005286 <HAL_I2C_Master_Transmit+0x10e>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8005276:	68fb      	ldr	r3, [r7, #12]
 8005278:	681b      	ldr	r3, [r3, #0]
 800527a:	681a      	ldr	r2, [r3, #0]
 800527c:	68fb      	ldr	r3, [r7, #12]
 800527e:	681b      	ldr	r3, [r3, #0]
 8005280:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8005284:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 8005286:	2301      	movs	r3, #1
 8005288:	e06b      	b.n	8005362 <HAL_I2C_Master_Transmit+0x1ea>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 800528a:	68fb      	ldr	r3, [r7, #12]
 800528c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800528e:	781a      	ldrb	r2, [r3, #0]
 8005290:	68fb      	ldr	r3, [r7, #12]
 8005292:	681b      	ldr	r3, [r3, #0]
 8005294:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8005296:	68fb      	ldr	r3, [r7, #12]
 8005298:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800529a:	1c5a      	adds	r2, r3, #1
 800529c:	68fb      	ldr	r3, [r7, #12]
 800529e:	625a      	str	r2, [r3, #36]	; 0x24

      /* Update counter */
      hi2c->XferCount--;
 80052a0:	68fb      	ldr	r3, [r7, #12]
 80052a2:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80052a4:	b29b      	uxth	r3, r3
 80052a6:	3b01      	subs	r3, #1
 80052a8:	b29a      	uxth	r2, r3
 80052aa:	68fb      	ldr	r3, [r7, #12]
 80052ac:	855a      	strh	r2, [r3, #42]	; 0x2a
      hi2c->XferSize--;
 80052ae:	68fb      	ldr	r3, [r7, #12]
 80052b0:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80052b2:	3b01      	subs	r3, #1
 80052b4:	b29a      	uxth	r2, r3
 80052b6:	68fb      	ldr	r3, [r7, #12]
 80052b8:	851a      	strh	r2, [r3, #40]	; 0x28

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 80052ba:	68fb      	ldr	r3, [r7, #12]
 80052bc:	681b      	ldr	r3, [r3, #0]
 80052be:	695b      	ldr	r3, [r3, #20]
 80052c0:	f003 0304 	and.w	r3, r3, #4
 80052c4:	2b04      	cmp	r3, #4
 80052c6:	d11b      	bne.n	8005300 <HAL_I2C_Master_Transmit+0x188>
 80052c8:	68fb      	ldr	r3, [r7, #12]
 80052ca:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80052cc:	2b00      	cmp	r3, #0
 80052ce:	d017      	beq.n	8005300 <HAL_I2C_Master_Transmit+0x188>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 80052d0:	68fb      	ldr	r3, [r7, #12]
 80052d2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80052d4:	781a      	ldrb	r2, [r3, #0]
 80052d6:	68fb      	ldr	r3, [r7, #12]
 80052d8:	681b      	ldr	r3, [r3, #0]
 80052da:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 80052dc:	68fb      	ldr	r3, [r7, #12]
 80052de:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80052e0:	1c5a      	adds	r2, r3, #1
 80052e2:	68fb      	ldr	r3, [r7, #12]
 80052e4:	625a      	str	r2, [r3, #36]	; 0x24

        /* Update counter */
        hi2c->XferCount--;
 80052e6:	68fb      	ldr	r3, [r7, #12]
 80052e8:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80052ea:	b29b      	uxth	r3, r3
 80052ec:	3b01      	subs	r3, #1
 80052ee:	b29a      	uxth	r2, r3
 80052f0:	68fb      	ldr	r3, [r7, #12]
 80052f2:	855a      	strh	r2, [r3, #42]	; 0x2a
        hi2c->XferSize--;
 80052f4:	68fb      	ldr	r3, [r7, #12]
 80052f6:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80052f8:	3b01      	subs	r3, #1
 80052fa:	b29a      	uxth	r2, r3
 80052fc:	68fb      	ldr	r3, [r7, #12]
 80052fe:	851a      	strh	r2, [r3, #40]	; 0x28
      }

      /* Wait until BTF flag is set */
      if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8005300:	697a      	ldr	r2, [r7, #20]
 8005302:	6a39      	ldr	r1, [r7, #32]
 8005304:	68f8      	ldr	r0, [r7, #12]
 8005306:	f000 f9ce 	bl	80056a6 <I2C_WaitOnBTFFlagUntilTimeout>
 800530a:	4603      	mov	r3, r0
 800530c:	2b00      	cmp	r3, #0
 800530e:	d00d      	beq.n	800532c <HAL_I2C_Master_Transmit+0x1b4>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8005310:	68fb      	ldr	r3, [r7, #12]
 8005312:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005314:	2b04      	cmp	r3, #4
 8005316:	d107      	bne.n	8005328 <HAL_I2C_Master_Transmit+0x1b0>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8005318:	68fb      	ldr	r3, [r7, #12]
 800531a:	681b      	ldr	r3, [r3, #0]
 800531c:	681a      	ldr	r2, [r3, #0]
 800531e:	68fb      	ldr	r3, [r7, #12]
 8005320:	681b      	ldr	r3, [r3, #0]
 8005322:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8005326:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 8005328:	2301      	movs	r3, #1
 800532a:	e01a      	b.n	8005362 <HAL_I2C_Master_Transmit+0x1ea>
    while (hi2c->XferSize > 0U)
 800532c:	68fb      	ldr	r3, [r7, #12]
 800532e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8005330:	2b00      	cmp	r3, #0
 8005332:	d194      	bne.n	800525e <HAL_I2C_Master_Transmit+0xe6>
      }
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8005334:	68fb      	ldr	r3, [r7, #12]
 8005336:	681b      	ldr	r3, [r3, #0]
 8005338:	681a      	ldr	r2, [r3, #0]
 800533a:	68fb      	ldr	r3, [r7, #12]
 800533c:	681b      	ldr	r3, [r3, #0]
 800533e:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8005342:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8005344:	68fb      	ldr	r3, [r7, #12]
 8005346:	2220      	movs	r2, #32
 8005348:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 800534c:	68fb      	ldr	r3, [r7, #12]
 800534e:	2200      	movs	r2, #0
 8005350:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8005354:	68fb      	ldr	r3, [r7, #12]
 8005356:	2200      	movs	r2, #0
 8005358:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_OK;
 800535c:	2300      	movs	r3, #0
 800535e:	e000      	b.n	8005362 <HAL_I2C_Master_Transmit+0x1ea>
  }
  else
  {
    return HAL_BUSY;
 8005360:	2302      	movs	r3, #2
  }
}
 8005362:	4618      	mov	r0, r3
 8005364:	3718      	adds	r7, #24
 8005366:	46bd      	mov	sp, r7
 8005368:	bd80      	pop	{r7, pc}
 800536a:	bf00      	nop
 800536c:	00100002 	.word	0x00100002
 8005370:	ffff0000 	.word	0xffff0000

08005374 <I2C_MasterRequestWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_MasterRequestWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Timeout, uint32_t Tickstart)
{
 8005374:	b580      	push	{r7, lr}
 8005376:	b088      	sub	sp, #32
 8005378:	af02      	add	r7, sp, #8
 800537a:	60f8      	str	r0, [r7, #12]
 800537c:	607a      	str	r2, [r7, #4]
 800537e:	603b      	str	r3, [r7, #0]
 8005380:	460b      	mov	r3, r1
 8005382:	817b      	strh	r3, [r7, #10]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 8005384:	68fb      	ldr	r3, [r7, #12]
 8005386:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005388:	617b      	str	r3, [r7, #20]

  /* Generate Start condition if first transfer */
  if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_NO_OPTION_FRAME))
 800538a:	697b      	ldr	r3, [r7, #20]
 800538c:	2b08      	cmp	r3, #8
 800538e:	d006      	beq.n	800539e <I2C_MasterRequestWrite+0x2a>
 8005390:	697b      	ldr	r3, [r7, #20]
 8005392:	2b01      	cmp	r3, #1
 8005394:	d003      	beq.n	800539e <I2C_MasterRequestWrite+0x2a>
 8005396:	697b      	ldr	r3, [r7, #20]
 8005398:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 800539c:	d108      	bne.n	80053b0 <I2C_MasterRequestWrite+0x3c>
  {
    /* Generate Start */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 800539e:	68fb      	ldr	r3, [r7, #12]
 80053a0:	681b      	ldr	r3, [r3, #0]
 80053a2:	681a      	ldr	r2, [r3, #0]
 80053a4:	68fb      	ldr	r3, [r7, #12]
 80053a6:	681b      	ldr	r3, [r3, #0]
 80053a8:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 80053ac:	601a      	str	r2, [r3, #0]
 80053ae:	e00b      	b.n	80053c8 <I2C_MasterRequestWrite+0x54>
  }
  else if (hi2c->PreviousState == I2C_STATE_MASTER_BUSY_RX)
 80053b0:	68fb      	ldr	r3, [r7, #12]
 80053b2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80053b4:	2b12      	cmp	r3, #18
 80053b6:	d107      	bne.n	80053c8 <I2C_MasterRequestWrite+0x54>
  {
    /* Generate ReStart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 80053b8:	68fb      	ldr	r3, [r7, #12]
 80053ba:	681b      	ldr	r3, [r3, #0]
 80053bc:	681a      	ldr	r2, [r3, #0]
 80053be:	68fb      	ldr	r3, [r7, #12]
 80053c0:	681b      	ldr	r3, [r3, #0]
 80053c2:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 80053c6:	601a      	str	r2, [r3, #0]
  {
    /* Do nothing */
  }

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 80053c8:	683b      	ldr	r3, [r7, #0]
 80053ca:	9300      	str	r3, [sp, #0]
 80053cc:	687b      	ldr	r3, [r7, #4]
 80053ce:	2200      	movs	r2, #0
 80053d0:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 80053d4:	68f8      	ldr	r0, [r7, #12]
 80053d6:	f000 f84f 	bl	8005478 <I2C_WaitOnFlagUntilTimeout>
 80053da:	4603      	mov	r3, r0
 80053dc:	2b00      	cmp	r3, #0
 80053de:	d00d      	beq.n	80053fc <I2C_MasterRequestWrite+0x88>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 80053e0:	68fb      	ldr	r3, [r7, #12]
 80053e2:	681b      	ldr	r3, [r3, #0]
 80053e4:	681b      	ldr	r3, [r3, #0]
 80053e6:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80053ea:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80053ee:	d103      	bne.n	80053f8 <I2C_MasterRequestWrite+0x84>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 80053f0:	68fb      	ldr	r3, [r7, #12]
 80053f2:	f44f 7200 	mov.w	r2, #512	; 0x200
 80053f6:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 80053f8:	2303      	movs	r3, #3
 80053fa:	e035      	b.n	8005468 <I2C_MasterRequestWrite+0xf4>
  }

  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 80053fc:	68fb      	ldr	r3, [r7, #12]
 80053fe:	691b      	ldr	r3, [r3, #16]
 8005400:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8005404:	d108      	bne.n	8005418 <I2C_MasterRequestWrite+0xa4>
  {
    /* Send slave address */
    hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8005406:	897b      	ldrh	r3, [r7, #10]
 8005408:	b2db      	uxtb	r3, r3
 800540a:	461a      	mov	r2, r3
 800540c:	68fb      	ldr	r3, [r7, #12]
 800540e:	681b      	ldr	r3, [r3, #0]
 8005410:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 8005414:	611a      	str	r2, [r3, #16]
 8005416:	e01b      	b.n	8005450 <I2C_MasterRequestWrite+0xdc>
  }
  else
  {
    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(DevAddress);
 8005418:	897b      	ldrh	r3, [r7, #10]
 800541a:	11db      	asrs	r3, r3, #7
 800541c:	b2db      	uxtb	r3, r3
 800541e:	f003 0306 	and.w	r3, r3, #6
 8005422:	b2db      	uxtb	r3, r3
 8005424:	f063 030f 	orn	r3, r3, #15
 8005428:	b2da      	uxtb	r2, r3
 800542a:	68fb      	ldr	r3, [r7, #12]
 800542c:	681b      	ldr	r3, [r3, #0]
 800542e:	611a      	str	r2, [r3, #16]

    /* Wait until ADD10 flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADD10, Timeout, Tickstart) != HAL_OK)
 8005430:	683b      	ldr	r3, [r7, #0]
 8005432:	687a      	ldr	r2, [r7, #4]
 8005434:	490e      	ldr	r1, [pc, #56]	; (8005470 <I2C_MasterRequestWrite+0xfc>)
 8005436:	68f8      	ldr	r0, [r7, #12]
 8005438:	f000 f875 	bl	8005526 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 800543c:	4603      	mov	r3, r0
 800543e:	2b00      	cmp	r3, #0
 8005440:	d001      	beq.n	8005446 <I2C_MasterRequestWrite+0xd2>
    {
      return HAL_ERROR;
 8005442:	2301      	movs	r3, #1
 8005444:	e010      	b.n	8005468 <I2C_MasterRequestWrite+0xf4>
    }

    /* Send slave address */
    hi2c->Instance->DR = I2C_10BIT_ADDRESS(DevAddress);
 8005446:	897b      	ldrh	r3, [r7, #10]
 8005448:	b2da      	uxtb	r2, r3
 800544a:	68fb      	ldr	r3, [r7, #12]
 800544c:	681b      	ldr	r3, [r3, #0]
 800544e:	611a      	str	r2, [r3, #16]
  }

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8005450:	683b      	ldr	r3, [r7, #0]
 8005452:	687a      	ldr	r2, [r7, #4]
 8005454:	4907      	ldr	r1, [pc, #28]	; (8005474 <I2C_MasterRequestWrite+0x100>)
 8005456:	68f8      	ldr	r0, [r7, #12]
 8005458:	f000 f865 	bl	8005526 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 800545c:	4603      	mov	r3, r0
 800545e:	2b00      	cmp	r3, #0
 8005460:	d001      	beq.n	8005466 <I2C_MasterRequestWrite+0xf2>
  {
    return HAL_ERROR;
 8005462:	2301      	movs	r3, #1
 8005464:	e000      	b.n	8005468 <I2C_MasterRequestWrite+0xf4>
  }

  return HAL_OK;
 8005466:	2300      	movs	r3, #0
}
 8005468:	4618      	mov	r0, r3
 800546a:	3718      	adds	r7, #24
 800546c:	46bd      	mov	sp, r7
 800546e:	bd80      	pop	{r7, pc}
 8005470:	00010008 	.word	0x00010008
 8005474:	00010002 	.word	0x00010002

08005478 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 8005478:	b580      	push	{r7, lr}
 800547a:	b084      	sub	sp, #16
 800547c:	af00      	add	r7, sp, #0
 800547e:	60f8      	str	r0, [r7, #12]
 8005480:	60b9      	str	r1, [r7, #8]
 8005482:	603b      	str	r3, [r7, #0]
 8005484:	4613      	mov	r3, r2
 8005486:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8005488:	e025      	b.n	80054d6 <I2C_WaitOnFlagUntilTimeout+0x5e>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800548a:	683b      	ldr	r3, [r7, #0]
 800548c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005490:	d021      	beq.n	80054d6 <I2C_WaitOnFlagUntilTimeout+0x5e>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8005492:	f7fe fe53 	bl	800413c <HAL_GetTick>
 8005496:	4602      	mov	r2, r0
 8005498:	69bb      	ldr	r3, [r7, #24]
 800549a:	1ad3      	subs	r3, r2, r3
 800549c:	683a      	ldr	r2, [r7, #0]
 800549e:	429a      	cmp	r2, r3
 80054a0:	d302      	bcc.n	80054a8 <I2C_WaitOnFlagUntilTimeout+0x30>
 80054a2:	683b      	ldr	r3, [r7, #0]
 80054a4:	2b00      	cmp	r3, #0
 80054a6:	d116      	bne.n	80054d6 <I2C_WaitOnFlagUntilTimeout+0x5e>
      {
        hi2c->PreviousState     = I2C_STATE_NONE;
 80054a8:	68fb      	ldr	r3, [r7, #12]
 80054aa:	2200      	movs	r2, #0
 80054ac:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State             = HAL_I2C_STATE_READY;
 80054ae:	68fb      	ldr	r3, [r7, #12]
 80054b0:	2220      	movs	r2, #32
 80054b2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode              = HAL_I2C_MODE_NONE;
 80054b6:	68fb      	ldr	r3, [r7, #12]
 80054b8:	2200      	movs	r2, #0
 80054ba:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 80054be:	68fb      	ldr	r3, [r7, #12]
 80054c0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80054c2:	f043 0220 	orr.w	r2, r3, #32
 80054c6:	68fb      	ldr	r3, [r7, #12]
 80054c8:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 80054ca:	68fb      	ldr	r3, [r7, #12]
 80054cc:	2200      	movs	r2, #0
 80054ce:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 80054d2:	2301      	movs	r3, #1
 80054d4:	e023      	b.n	800551e <I2C_WaitOnFlagUntilTimeout+0xa6>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 80054d6:	68bb      	ldr	r3, [r7, #8]
 80054d8:	0c1b      	lsrs	r3, r3, #16
 80054da:	b2db      	uxtb	r3, r3
 80054dc:	2b01      	cmp	r3, #1
 80054de:	d10d      	bne.n	80054fc <I2C_WaitOnFlagUntilTimeout+0x84>
 80054e0:	68fb      	ldr	r3, [r7, #12]
 80054e2:	681b      	ldr	r3, [r3, #0]
 80054e4:	695b      	ldr	r3, [r3, #20]
 80054e6:	43da      	mvns	r2, r3
 80054e8:	68bb      	ldr	r3, [r7, #8]
 80054ea:	4013      	ands	r3, r2
 80054ec:	b29b      	uxth	r3, r3
 80054ee:	2b00      	cmp	r3, #0
 80054f0:	bf0c      	ite	eq
 80054f2:	2301      	moveq	r3, #1
 80054f4:	2300      	movne	r3, #0
 80054f6:	b2db      	uxtb	r3, r3
 80054f8:	461a      	mov	r2, r3
 80054fa:	e00c      	b.n	8005516 <I2C_WaitOnFlagUntilTimeout+0x9e>
 80054fc:	68fb      	ldr	r3, [r7, #12]
 80054fe:	681b      	ldr	r3, [r3, #0]
 8005500:	699b      	ldr	r3, [r3, #24]
 8005502:	43da      	mvns	r2, r3
 8005504:	68bb      	ldr	r3, [r7, #8]
 8005506:	4013      	ands	r3, r2
 8005508:	b29b      	uxth	r3, r3
 800550a:	2b00      	cmp	r3, #0
 800550c:	bf0c      	ite	eq
 800550e:	2301      	moveq	r3, #1
 8005510:	2300      	movne	r3, #0
 8005512:	b2db      	uxtb	r3, r3
 8005514:	461a      	mov	r2, r3
 8005516:	79fb      	ldrb	r3, [r7, #7]
 8005518:	429a      	cmp	r2, r3
 800551a:	d0b6      	beq.n	800548a <I2C_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 800551c:	2300      	movs	r3, #0
}
 800551e:	4618      	mov	r0, r3
 8005520:	3710      	adds	r7, #16
 8005522:	46bd      	mov	sp, r7
 8005524:	bd80      	pop	{r7, pc}

08005526 <I2C_WaitOnMasterAddressFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
{
 8005526:	b580      	push	{r7, lr}
 8005528:	b084      	sub	sp, #16
 800552a:	af00      	add	r7, sp, #0
 800552c:	60f8      	str	r0, [r7, #12]
 800552e:	60b9      	str	r1, [r7, #8]
 8005530:	607a      	str	r2, [r7, #4]
 8005532:	603b      	str	r3, [r7, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8005534:	e051      	b.n	80055da <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8005536:	68fb      	ldr	r3, [r7, #12]
 8005538:	681b      	ldr	r3, [r3, #0]
 800553a:	695b      	ldr	r3, [r3, #20]
 800553c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8005540:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8005544:	d123      	bne.n	800558e <I2C_WaitOnMasterAddressFlagUntilTimeout+0x68>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8005546:	68fb      	ldr	r3, [r7, #12]
 8005548:	681b      	ldr	r3, [r3, #0]
 800554a:	681a      	ldr	r2, [r3, #0]
 800554c:	68fb      	ldr	r3, [r7, #12]
 800554e:	681b      	ldr	r3, [r3, #0]
 8005550:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8005554:	601a      	str	r2, [r3, #0]

      /* Clear AF Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8005556:	68fb      	ldr	r3, [r7, #12]
 8005558:	681b      	ldr	r3, [r3, #0]
 800555a:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 800555e:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 8005560:	68fb      	ldr	r3, [r7, #12]
 8005562:	2200      	movs	r2, #0
 8005564:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8005566:	68fb      	ldr	r3, [r7, #12]
 8005568:	2220      	movs	r2, #32
 800556a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 800556e:	68fb      	ldr	r3, [r7, #12]
 8005570:	2200      	movs	r2, #0
 8005572:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8005576:	68fb      	ldr	r3, [r7, #12]
 8005578:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800557a:	f043 0204 	orr.w	r2, r3, #4
 800557e:	68fb      	ldr	r3, [r7, #12]
 8005580:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8005582:	68fb      	ldr	r3, [r7, #12]
 8005584:	2200      	movs	r2, #0
 8005586:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 800558a:	2301      	movs	r3, #1
 800558c:	e046      	b.n	800561c <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf6>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800558e:	687b      	ldr	r3, [r7, #4]
 8005590:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005594:	d021      	beq.n	80055da <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8005596:	f7fe fdd1 	bl	800413c <HAL_GetTick>
 800559a:	4602      	mov	r2, r0
 800559c:	683b      	ldr	r3, [r7, #0]
 800559e:	1ad3      	subs	r3, r2, r3
 80055a0:	687a      	ldr	r2, [r7, #4]
 80055a2:	429a      	cmp	r2, r3
 80055a4:	d302      	bcc.n	80055ac <I2C_WaitOnMasterAddressFlagUntilTimeout+0x86>
 80055a6:	687b      	ldr	r3, [r7, #4]
 80055a8:	2b00      	cmp	r3, #0
 80055aa:	d116      	bne.n	80055da <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 80055ac:	68fb      	ldr	r3, [r7, #12]
 80055ae:	2200      	movs	r2, #0
 80055b0:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 80055b2:	68fb      	ldr	r3, [r7, #12]
 80055b4:	2220      	movs	r2, #32
 80055b6:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 80055ba:	68fb      	ldr	r3, [r7, #12]
 80055bc:	2200      	movs	r2, #0
 80055be:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 80055c2:	68fb      	ldr	r3, [r7, #12]
 80055c4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80055c6:	f043 0220 	orr.w	r2, r3, #32
 80055ca:	68fb      	ldr	r3, [r7, #12]
 80055cc:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 80055ce:	68fb      	ldr	r3, [r7, #12]
 80055d0:	2200      	movs	r2, #0
 80055d2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 80055d6:	2301      	movs	r3, #1
 80055d8:	e020      	b.n	800561c <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf6>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 80055da:	68bb      	ldr	r3, [r7, #8]
 80055dc:	0c1b      	lsrs	r3, r3, #16
 80055de:	b2db      	uxtb	r3, r3
 80055e0:	2b01      	cmp	r3, #1
 80055e2:	d10c      	bne.n	80055fe <I2C_WaitOnMasterAddressFlagUntilTimeout+0xd8>
 80055e4:	68fb      	ldr	r3, [r7, #12]
 80055e6:	681b      	ldr	r3, [r3, #0]
 80055e8:	695b      	ldr	r3, [r3, #20]
 80055ea:	43da      	mvns	r2, r3
 80055ec:	68bb      	ldr	r3, [r7, #8]
 80055ee:	4013      	ands	r3, r2
 80055f0:	b29b      	uxth	r3, r3
 80055f2:	2b00      	cmp	r3, #0
 80055f4:	bf14      	ite	ne
 80055f6:	2301      	movne	r3, #1
 80055f8:	2300      	moveq	r3, #0
 80055fa:	b2db      	uxtb	r3, r3
 80055fc:	e00b      	b.n	8005616 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf0>
 80055fe:	68fb      	ldr	r3, [r7, #12]
 8005600:	681b      	ldr	r3, [r3, #0]
 8005602:	699b      	ldr	r3, [r3, #24]
 8005604:	43da      	mvns	r2, r3
 8005606:	68bb      	ldr	r3, [r7, #8]
 8005608:	4013      	ands	r3, r2
 800560a:	b29b      	uxth	r3, r3
 800560c:	2b00      	cmp	r3, #0
 800560e:	bf14      	ite	ne
 8005610:	2301      	movne	r3, #1
 8005612:	2300      	moveq	r3, #0
 8005614:	b2db      	uxtb	r3, r3
 8005616:	2b00      	cmp	r3, #0
 8005618:	d18d      	bne.n	8005536 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
      }
    }
  }
  return HAL_OK;
 800561a:	2300      	movs	r3, #0
}
 800561c:	4618      	mov	r0, r3
 800561e:	3710      	adds	r7, #16
 8005620:	46bd      	mov	sp, r7
 8005622:	bd80      	pop	{r7, pc}

08005624 <I2C_WaitOnTXEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8005624:	b580      	push	{r7, lr}
 8005626:	b084      	sub	sp, #16
 8005628:	af00      	add	r7, sp, #0
 800562a:	60f8      	str	r0, [r7, #12]
 800562c:	60b9      	str	r1, [r7, #8]
 800562e:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8005630:	e02d      	b.n	800568e <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8005632:	68f8      	ldr	r0, [r7, #12]
 8005634:	f000 f878 	bl	8005728 <I2C_IsAcknowledgeFailed>
 8005638:	4603      	mov	r3, r0
 800563a:	2b00      	cmp	r3, #0
 800563c:	d001      	beq.n	8005642 <I2C_WaitOnTXEFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 800563e:	2301      	movs	r3, #1
 8005640:	e02d      	b.n	800569e <I2C_WaitOnTXEFlagUntilTimeout+0x7a>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8005642:	68bb      	ldr	r3, [r7, #8]
 8005644:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005648:	d021      	beq.n	800568e <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800564a:	f7fe fd77 	bl	800413c <HAL_GetTick>
 800564e:	4602      	mov	r2, r0
 8005650:	687b      	ldr	r3, [r7, #4]
 8005652:	1ad3      	subs	r3, r2, r3
 8005654:	68ba      	ldr	r2, [r7, #8]
 8005656:	429a      	cmp	r2, r3
 8005658:	d302      	bcc.n	8005660 <I2C_WaitOnTXEFlagUntilTimeout+0x3c>
 800565a:	68bb      	ldr	r3, [r7, #8]
 800565c:	2b00      	cmp	r3, #0
 800565e:	d116      	bne.n	800568e <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8005660:	68fb      	ldr	r3, [r7, #12]
 8005662:	2200      	movs	r2, #0
 8005664:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8005666:	68fb      	ldr	r3, [r7, #12]
 8005668:	2220      	movs	r2, #32
 800566a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 800566e:	68fb      	ldr	r3, [r7, #12]
 8005670:	2200      	movs	r2, #0
 8005672:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8005676:	68fb      	ldr	r3, [r7, #12]
 8005678:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800567a:	f043 0220 	orr.w	r2, r3, #32
 800567e:	68fb      	ldr	r3, [r7, #12]
 8005680:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8005682:	68fb      	ldr	r3, [r7, #12]
 8005684:	2200      	movs	r2, #0
 8005686:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 800568a:	2301      	movs	r3, #1
 800568c:	e007      	b.n	800569e <I2C_WaitOnTXEFlagUntilTimeout+0x7a>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 800568e:	68fb      	ldr	r3, [r7, #12]
 8005690:	681b      	ldr	r3, [r3, #0]
 8005692:	695b      	ldr	r3, [r3, #20]
 8005694:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005698:	2b80      	cmp	r3, #128	; 0x80
 800569a:	d1ca      	bne.n	8005632 <I2C_WaitOnTXEFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 800569c:	2300      	movs	r3, #0
}
 800569e:	4618      	mov	r0, r3
 80056a0:	3710      	adds	r7, #16
 80056a2:	46bd      	mov	sp, r7
 80056a4:	bd80      	pop	{r7, pc}

080056a6 <I2C_WaitOnBTFFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnBTFFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 80056a6:	b580      	push	{r7, lr}
 80056a8:	b084      	sub	sp, #16
 80056aa:	af00      	add	r7, sp, #0
 80056ac:	60f8      	str	r0, [r7, #12]
 80056ae:	60b9      	str	r1, [r7, #8]
 80056b0:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 80056b2:	e02d      	b.n	8005710 <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 80056b4:	68f8      	ldr	r0, [r7, #12]
 80056b6:	f000 f837 	bl	8005728 <I2C_IsAcknowledgeFailed>
 80056ba:	4603      	mov	r3, r0
 80056bc:	2b00      	cmp	r3, #0
 80056be:	d001      	beq.n	80056c4 <I2C_WaitOnBTFFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 80056c0:	2301      	movs	r3, #1
 80056c2:	e02d      	b.n	8005720 <I2C_WaitOnBTFFlagUntilTimeout+0x7a>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80056c4:	68bb      	ldr	r3, [r7, #8]
 80056c6:	f1b3 3fff 	cmp.w	r3, #4294967295
 80056ca:	d021      	beq.n	8005710 <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80056cc:	f7fe fd36 	bl	800413c <HAL_GetTick>
 80056d0:	4602      	mov	r2, r0
 80056d2:	687b      	ldr	r3, [r7, #4]
 80056d4:	1ad3      	subs	r3, r2, r3
 80056d6:	68ba      	ldr	r2, [r7, #8]
 80056d8:	429a      	cmp	r2, r3
 80056da:	d302      	bcc.n	80056e2 <I2C_WaitOnBTFFlagUntilTimeout+0x3c>
 80056dc:	68bb      	ldr	r3, [r7, #8]
 80056de:	2b00      	cmp	r3, #0
 80056e0:	d116      	bne.n	8005710 <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 80056e2:	68fb      	ldr	r3, [r7, #12]
 80056e4:	2200      	movs	r2, #0
 80056e6:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 80056e8:	68fb      	ldr	r3, [r7, #12]
 80056ea:	2220      	movs	r2, #32
 80056ec:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 80056f0:	68fb      	ldr	r3, [r7, #12]
 80056f2:	2200      	movs	r2, #0
 80056f4:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 80056f8:	68fb      	ldr	r3, [r7, #12]
 80056fa:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80056fc:	f043 0220 	orr.w	r2, r3, #32
 8005700:	68fb      	ldr	r3, [r7, #12]
 8005702:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8005704:	68fb      	ldr	r3, [r7, #12]
 8005706:	2200      	movs	r2, #0
 8005708:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 800570c:	2301      	movs	r3, #1
 800570e:	e007      	b.n	8005720 <I2C_WaitOnBTFFlagUntilTimeout+0x7a>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8005710:	68fb      	ldr	r3, [r7, #12]
 8005712:	681b      	ldr	r3, [r3, #0]
 8005714:	695b      	ldr	r3, [r3, #20]
 8005716:	f003 0304 	and.w	r3, r3, #4
 800571a:	2b04      	cmp	r3, #4
 800571c:	d1ca      	bne.n	80056b4 <I2C_WaitOnBTFFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 800571e:	2300      	movs	r3, #0
}
 8005720:	4618      	mov	r0, r3
 8005722:	3710      	adds	r7, #16
 8005724:	46bd      	mov	sp, r7
 8005726:	bd80      	pop	{r7, pc}

08005728 <I2C_IsAcknowledgeFailed>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
 8005728:	b480      	push	{r7}
 800572a:	b083      	sub	sp, #12
 800572c:	af00      	add	r7, sp, #0
 800572e:	6078      	str	r0, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8005730:	687b      	ldr	r3, [r7, #4]
 8005732:	681b      	ldr	r3, [r3, #0]
 8005734:	695b      	ldr	r3, [r3, #20]
 8005736:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800573a:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800573e:	d11b      	bne.n	8005778 <I2C_IsAcknowledgeFailed+0x50>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8005740:	687b      	ldr	r3, [r7, #4]
 8005742:	681b      	ldr	r3, [r3, #0]
 8005744:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 8005748:	615a      	str	r2, [r3, #20]

    hi2c->PreviousState       = I2C_STATE_NONE;
 800574a:	687b      	ldr	r3, [r7, #4]
 800574c:	2200      	movs	r2, #0
 800574e:	631a      	str	r2, [r3, #48]	; 0x30
    hi2c->State               = HAL_I2C_STATE_READY;
 8005750:	687b      	ldr	r3, [r7, #4]
 8005752:	2220      	movs	r2, #32
 8005754:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode                = HAL_I2C_MODE_NONE;
 8005758:	687b      	ldr	r3, [r7, #4]
 800575a:	2200      	movs	r2, #0
 800575c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8005760:	687b      	ldr	r3, [r7, #4]
 8005762:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005764:	f043 0204 	orr.w	r2, r3, #4
 8005768:	687b      	ldr	r3, [r7, #4]
 800576a:	641a      	str	r2, [r3, #64]	; 0x40

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800576c:	687b      	ldr	r3, [r7, #4]
 800576e:	2200      	movs	r2, #0
 8005770:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_ERROR;
 8005774:	2301      	movs	r3, #1
 8005776:	e000      	b.n	800577a <I2C_IsAcknowledgeFailed+0x52>
  }
  return HAL_OK;
 8005778:	2300      	movs	r3, #0
}
 800577a:	4618      	mov	r0, r3
 800577c:	370c      	adds	r7, #12
 800577e:	46bd      	mov	sp, r7
 8005780:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005784:	4770      	bx	lr

08005786 <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter new state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 8005786:	b480      	push	{r7}
 8005788:	b083      	sub	sp, #12
 800578a:	af00      	add	r7, sp, #0
 800578c:	6078      	str	r0, [r7, #4]
 800578e:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8005790:	687b      	ldr	r3, [r7, #4]
 8005792:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8005796:	b2db      	uxtb	r3, r3
 8005798:	2b20      	cmp	r3, #32
 800579a:	d129      	bne.n	80057f0 <HAL_I2CEx_ConfigAnalogFilter+0x6a>
  {
    hi2c->State = HAL_I2C_STATE_BUSY;
 800579c:	687b      	ldr	r3, [r7, #4]
 800579e:	2224      	movs	r2, #36	; 0x24
 80057a0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 80057a4:	687b      	ldr	r3, [r7, #4]
 80057a6:	681b      	ldr	r3, [r3, #0]
 80057a8:	681a      	ldr	r2, [r3, #0]
 80057aa:	687b      	ldr	r3, [r7, #4]
 80057ac:	681b      	ldr	r3, [r3, #0]
 80057ae:	f022 0201 	bic.w	r2, r2, #1
 80057b2:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->FLTR &= ~(I2C_FLTR_ANOFF);
 80057b4:	687b      	ldr	r3, [r7, #4]
 80057b6:	681b      	ldr	r3, [r3, #0]
 80057b8:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 80057ba:	687b      	ldr	r3, [r7, #4]
 80057bc:	681b      	ldr	r3, [r3, #0]
 80057be:	f022 0210 	bic.w	r2, r2, #16
 80057c2:	625a      	str	r2, [r3, #36]	; 0x24

    /* Disable the analog filter */
    hi2c->Instance->FLTR |= AnalogFilter;
 80057c4:	687b      	ldr	r3, [r7, #4]
 80057c6:	681b      	ldr	r3, [r3, #0]
 80057c8:	6a59      	ldr	r1, [r3, #36]	; 0x24
 80057ca:	687b      	ldr	r3, [r7, #4]
 80057cc:	681b      	ldr	r3, [r3, #0]
 80057ce:	683a      	ldr	r2, [r7, #0]
 80057d0:	430a      	orrs	r2, r1
 80057d2:	625a      	str	r2, [r3, #36]	; 0x24

    __HAL_I2C_ENABLE(hi2c);
 80057d4:	687b      	ldr	r3, [r7, #4]
 80057d6:	681b      	ldr	r3, [r3, #0]
 80057d8:	681a      	ldr	r2, [r3, #0]
 80057da:	687b      	ldr	r3, [r7, #4]
 80057dc:	681b      	ldr	r3, [r3, #0]
 80057de:	f042 0201 	orr.w	r2, r2, #1
 80057e2:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 80057e4:	687b      	ldr	r3, [r7, #4]
 80057e6:	2220      	movs	r2, #32
 80057e8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    return HAL_OK;
 80057ec:	2300      	movs	r3, #0
 80057ee:	e000      	b.n	80057f2 <HAL_I2CEx_ConfigAnalogFilter+0x6c>
  }
  else
  {
    return HAL_BUSY;
 80057f0:	2302      	movs	r3, #2
  }
}
 80057f2:	4618      	mov	r0, r3
 80057f4:	370c      	adds	r7, #12
 80057f6:	46bd      	mov	sp, r7
 80057f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80057fc:	4770      	bx	lr

080057fe <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between 0x00 and 0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 80057fe:	b480      	push	{r7}
 8005800:	b085      	sub	sp, #20
 8005802:	af00      	add	r7, sp, #0
 8005804:	6078      	str	r0, [r7, #4]
 8005806:	6039      	str	r1, [r7, #0]
  uint16_t tmpreg = 0;
 8005808:	2300      	movs	r3, #0
 800580a:	81fb      	strh	r3, [r7, #14]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 800580c:	687b      	ldr	r3, [r7, #4]
 800580e:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8005812:	b2db      	uxtb	r3, r3
 8005814:	2b20      	cmp	r3, #32
 8005816:	d12a      	bne.n	800586e <HAL_I2CEx_ConfigDigitalFilter+0x70>
  {
    hi2c->State = HAL_I2C_STATE_BUSY;
 8005818:	687b      	ldr	r3, [r7, #4]
 800581a:	2224      	movs	r2, #36	; 0x24
 800581c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8005820:	687b      	ldr	r3, [r7, #4]
 8005822:	681b      	ldr	r3, [r3, #0]
 8005824:	681a      	ldr	r2, [r3, #0]
 8005826:	687b      	ldr	r3, [r7, #4]
 8005828:	681b      	ldr	r3, [r3, #0]
 800582a:	f022 0201 	bic.w	r2, r2, #1
 800582e:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->FLTR;
 8005830:	687b      	ldr	r3, [r7, #4]
 8005832:	681b      	ldr	r3, [r3, #0]
 8005834:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005836:	81fb      	strh	r3, [r7, #14]

    /* Reset I2Cx DNF bit [3:0] */
    tmpreg &= ~(I2C_FLTR_DNF);
 8005838:	89fb      	ldrh	r3, [r7, #14]
 800583a:	f023 030f 	bic.w	r3, r3, #15
 800583e:	81fb      	strh	r3, [r7, #14]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter;
 8005840:	683b      	ldr	r3, [r7, #0]
 8005842:	b29a      	uxth	r2, r3
 8005844:	89fb      	ldrh	r3, [r7, #14]
 8005846:	4313      	orrs	r3, r2
 8005848:	81fb      	strh	r3, [r7, #14]

    /* Store the new register value */
    hi2c->Instance->FLTR = tmpreg;
 800584a:	687b      	ldr	r3, [r7, #4]
 800584c:	681b      	ldr	r3, [r3, #0]
 800584e:	89fa      	ldrh	r2, [r7, #14]
 8005850:	625a      	str	r2, [r3, #36]	; 0x24

    __HAL_I2C_ENABLE(hi2c);
 8005852:	687b      	ldr	r3, [r7, #4]
 8005854:	681b      	ldr	r3, [r3, #0]
 8005856:	681a      	ldr	r2, [r3, #0]
 8005858:	687b      	ldr	r3, [r7, #4]
 800585a:	681b      	ldr	r3, [r3, #0]
 800585c:	f042 0201 	orr.w	r2, r2, #1
 8005860:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8005862:	687b      	ldr	r3, [r7, #4]
 8005864:	2220      	movs	r2, #32
 8005866:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    return HAL_OK;
 800586a:	2300      	movs	r3, #0
 800586c:	e000      	b.n	8005870 <HAL_I2CEx_ConfigDigitalFilter+0x72>
  }
  else
  {
    return HAL_BUSY;
 800586e:	2302      	movs	r3, #2
  }
}
 8005870:	4618      	mov	r0, r3
 8005872:	3714      	adds	r7, #20
 8005874:	46bd      	mov	sp, r7
 8005876:	f85d 7b04 	ldr.w	r7, [sp], #4
 800587a:	4770      	bx	lr

0800587c <HAL_PCD_Init>:
  *         parameters in the PCD_InitTypeDef and initialize the associated handle.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Init(PCD_HandleTypeDef *hpcd)
{
 800587c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800587e:	b08f      	sub	sp, #60	; 0x3c
 8005880:	af0a      	add	r7, sp, #40	; 0x28
 8005882:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx;
  uint8_t i;

  /* Check the PCD handle allocation */
  if (hpcd == NULL)
 8005884:	687b      	ldr	r3, [r7, #4]
 8005886:	2b00      	cmp	r3, #0
 8005888:	d101      	bne.n	800588e <HAL_PCD_Init+0x12>
  {
    return HAL_ERROR;
 800588a:	2301      	movs	r3, #1
 800588c:	e10f      	b.n	8005aae <HAL_PCD_Init+0x232>
  }

  /* Check the parameters */
  assert_param(IS_PCD_ALL_INSTANCE(hpcd->Instance));

  USBx = hpcd->Instance;
 800588e:	687b      	ldr	r3, [r7, #4]
 8005890:	681b      	ldr	r3, [r3, #0]
 8005892:	60bb      	str	r3, [r7, #8]

  if (hpcd->State == HAL_PCD_STATE_RESET)
 8005894:	687b      	ldr	r3, [r7, #4]
 8005896:	f893 34bd 	ldrb.w	r3, [r3, #1213]	; 0x4bd
 800589a:	b2db      	uxtb	r3, r3
 800589c:	2b00      	cmp	r3, #0
 800589e:	d106      	bne.n	80058ae <HAL_PCD_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hpcd->Lock = HAL_UNLOCKED;
 80058a0:	687b      	ldr	r3, [r7, #4]
 80058a2:	2200      	movs	r2, #0
 80058a4:	f883 24bc 	strb.w	r2, [r3, #1212]	; 0x4bc

    /* Init the low level hardware */
    hpcd->MspInitCallback(hpcd);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_PCD_MspInit(hpcd);
 80058a8:	6878      	ldr	r0, [r7, #4]
 80058aa:	f7fd f84b 	bl	8002944 <HAL_PCD_MspInit>
#endif /* (USE_HAL_PCD_REGISTER_CALLBACKS) */
  }

  hpcd->State = HAL_PCD_STATE_BUSY;
 80058ae:	687b      	ldr	r3, [r7, #4]
 80058b0:	2203      	movs	r2, #3
 80058b2:	f883 24bd 	strb.w	r2, [r3, #1213]	; 0x4bd

  /* Disable DMA mode for FS instance */
  if ((USBx->CID & (0x1U << 8)) == 0U)
 80058b6:	68bb      	ldr	r3, [r7, #8]
 80058b8:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80058ba:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80058be:	2b00      	cmp	r3, #0
 80058c0:	d102      	bne.n	80058c8 <HAL_PCD_Init+0x4c>
  {
    hpcd->Init.dma_enable = 0U;
 80058c2:	687b      	ldr	r3, [r7, #4]
 80058c4:	2200      	movs	r2, #0
 80058c6:	611a      	str	r2, [r3, #16]
  }

  /* Disable the Interrupts */
  __HAL_PCD_DISABLE(hpcd);
 80058c8:	687b      	ldr	r3, [r7, #4]
 80058ca:	681b      	ldr	r3, [r3, #0]
 80058cc:	4618      	mov	r0, r3
 80058ce:	f003 ffe2 	bl	8009896 <USB_DisableGlobalInt>

  /*Init the Core (common init.) */
  if (USB_CoreInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 80058d2:	687b      	ldr	r3, [r7, #4]
 80058d4:	681b      	ldr	r3, [r3, #0]
 80058d6:	603b      	str	r3, [r7, #0]
 80058d8:	687e      	ldr	r6, [r7, #4]
 80058da:	466d      	mov	r5, sp
 80058dc:	f106 0410 	add.w	r4, r6, #16
 80058e0:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 80058e2:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 80058e4:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 80058e6:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 80058e8:	e894 0003 	ldmia.w	r4, {r0, r1}
 80058ec:	e885 0003 	stmia.w	r5, {r0, r1}
 80058f0:	1d33      	adds	r3, r6, #4
 80058f2:	cb0e      	ldmia	r3, {r1, r2, r3}
 80058f4:	6838      	ldr	r0, [r7, #0]
 80058f6:	f003 ff6d 	bl	80097d4 <USB_CoreInit>
 80058fa:	4603      	mov	r3, r0
 80058fc:	2b00      	cmp	r3, #0
 80058fe:	d005      	beq.n	800590c <HAL_PCD_Init+0x90>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 8005900:	687b      	ldr	r3, [r7, #4]
 8005902:	2202      	movs	r2, #2
 8005904:	f883 24bd 	strb.w	r2, [r3, #1213]	; 0x4bd
    return HAL_ERROR;
 8005908:	2301      	movs	r3, #1
 800590a:	e0d0      	b.n	8005aae <HAL_PCD_Init+0x232>
  }

  /* Force Device Mode*/
  (void)USB_SetCurrentMode(hpcd->Instance, USB_DEVICE_MODE);
 800590c:	687b      	ldr	r3, [r7, #4]
 800590e:	681b      	ldr	r3, [r3, #0]
 8005910:	2100      	movs	r1, #0
 8005912:	4618      	mov	r0, r3
 8005914:	f003 ffd0 	bl	80098b8 <USB_SetCurrentMode>

  /* Init endpoints structures */
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8005918:	2300      	movs	r3, #0
 800591a:	73fb      	strb	r3, [r7, #15]
 800591c:	e04a      	b.n	80059b4 <HAL_PCD_Init+0x138>
  {
    /* Init ep structure */
    hpcd->IN_ep[i].is_in = 1U;
 800591e:	7bfa      	ldrb	r2, [r7, #15]
 8005920:	6879      	ldr	r1, [r7, #4]
 8005922:	4613      	mov	r3, r2
 8005924:	00db      	lsls	r3, r3, #3
 8005926:	4413      	add	r3, r2
 8005928:	009b      	lsls	r3, r3, #2
 800592a:	440b      	add	r3, r1
 800592c:	333d      	adds	r3, #61	; 0x3d
 800592e:	2201      	movs	r2, #1
 8005930:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].num = i;
 8005932:	7bfa      	ldrb	r2, [r7, #15]
 8005934:	6879      	ldr	r1, [r7, #4]
 8005936:	4613      	mov	r3, r2
 8005938:	00db      	lsls	r3, r3, #3
 800593a:	4413      	add	r3, r2
 800593c:	009b      	lsls	r3, r3, #2
 800593e:	440b      	add	r3, r1
 8005940:	333c      	adds	r3, #60	; 0x3c
 8005942:	7bfa      	ldrb	r2, [r7, #15]
 8005944:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].tx_fifo_num = i;
 8005946:	7bfa      	ldrb	r2, [r7, #15]
 8005948:	7bfb      	ldrb	r3, [r7, #15]
 800594a:	b298      	uxth	r0, r3
 800594c:	6879      	ldr	r1, [r7, #4]
 800594e:	4613      	mov	r3, r2
 8005950:	00db      	lsls	r3, r3, #3
 8005952:	4413      	add	r3, r2
 8005954:	009b      	lsls	r3, r3, #2
 8005956:	440b      	add	r3, r1
 8005958:	3344      	adds	r3, #68	; 0x44
 800595a:	4602      	mov	r2, r0
 800595c:	801a      	strh	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->IN_ep[i].type = EP_TYPE_CTRL;
 800595e:	7bfa      	ldrb	r2, [r7, #15]
 8005960:	6879      	ldr	r1, [r7, #4]
 8005962:	4613      	mov	r3, r2
 8005964:	00db      	lsls	r3, r3, #3
 8005966:	4413      	add	r3, r2
 8005968:	009b      	lsls	r3, r3, #2
 800596a:	440b      	add	r3, r1
 800596c:	3340      	adds	r3, #64	; 0x40
 800596e:	2200      	movs	r2, #0
 8005970:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].maxpacket = 0U;
 8005972:	7bfa      	ldrb	r2, [r7, #15]
 8005974:	6879      	ldr	r1, [r7, #4]
 8005976:	4613      	mov	r3, r2
 8005978:	00db      	lsls	r3, r3, #3
 800597a:	4413      	add	r3, r2
 800597c:	009b      	lsls	r3, r3, #2
 800597e:	440b      	add	r3, r1
 8005980:	3348      	adds	r3, #72	; 0x48
 8005982:	2200      	movs	r2, #0
 8005984:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_buff = 0U;
 8005986:	7bfa      	ldrb	r2, [r7, #15]
 8005988:	6879      	ldr	r1, [r7, #4]
 800598a:	4613      	mov	r3, r2
 800598c:	00db      	lsls	r3, r3, #3
 800598e:	4413      	add	r3, r2
 8005990:	009b      	lsls	r3, r3, #2
 8005992:	440b      	add	r3, r1
 8005994:	334c      	adds	r3, #76	; 0x4c
 8005996:	2200      	movs	r2, #0
 8005998:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_len = 0U;
 800599a:	7bfa      	ldrb	r2, [r7, #15]
 800599c:	6879      	ldr	r1, [r7, #4]
 800599e:	4613      	mov	r3, r2
 80059a0:	00db      	lsls	r3, r3, #3
 80059a2:	4413      	add	r3, r2
 80059a4:	009b      	lsls	r3, r3, #2
 80059a6:	440b      	add	r3, r1
 80059a8:	3354      	adds	r3, #84	; 0x54
 80059aa:	2200      	movs	r2, #0
 80059ac:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 80059ae:	7bfb      	ldrb	r3, [r7, #15]
 80059b0:	3301      	adds	r3, #1
 80059b2:	73fb      	strb	r3, [r7, #15]
 80059b4:	7bfa      	ldrb	r2, [r7, #15]
 80059b6:	687b      	ldr	r3, [r7, #4]
 80059b8:	685b      	ldr	r3, [r3, #4]
 80059ba:	429a      	cmp	r2, r3
 80059bc:	d3af      	bcc.n	800591e <HAL_PCD_Init+0xa2>
  }

  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 80059be:	2300      	movs	r3, #0
 80059c0:	73fb      	strb	r3, [r7, #15]
 80059c2:	e044      	b.n	8005a4e <HAL_PCD_Init+0x1d2>
  {
    hpcd->OUT_ep[i].is_in = 0U;
 80059c4:	7bfa      	ldrb	r2, [r7, #15]
 80059c6:	6879      	ldr	r1, [r7, #4]
 80059c8:	4613      	mov	r3, r2
 80059ca:	00db      	lsls	r3, r3, #3
 80059cc:	4413      	add	r3, r2
 80059ce:	009b      	lsls	r3, r3, #2
 80059d0:	440b      	add	r3, r1
 80059d2:	f203 237d 	addw	r3, r3, #637	; 0x27d
 80059d6:	2200      	movs	r2, #0
 80059d8:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].num = i;
 80059da:	7bfa      	ldrb	r2, [r7, #15]
 80059dc:	6879      	ldr	r1, [r7, #4]
 80059de:	4613      	mov	r3, r2
 80059e0:	00db      	lsls	r3, r3, #3
 80059e2:	4413      	add	r3, r2
 80059e4:	009b      	lsls	r3, r3, #2
 80059e6:	440b      	add	r3, r1
 80059e8:	f503 731f 	add.w	r3, r3, #636	; 0x27c
 80059ec:	7bfa      	ldrb	r2, [r7, #15]
 80059ee:	701a      	strb	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->OUT_ep[i].type = EP_TYPE_CTRL;
 80059f0:	7bfa      	ldrb	r2, [r7, #15]
 80059f2:	6879      	ldr	r1, [r7, #4]
 80059f4:	4613      	mov	r3, r2
 80059f6:	00db      	lsls	r3, r3, #3
 80059f8:	4413      	add	r3, r2
 80059fa:	009b      	lsls	r3, r3, #2
 80059fc:	440b      	add	r3, r1
 80059fe:	f503 7320 	add.w	r3, r3, #640	; 0x280
 8005a02:	2200      	movs	r2, #0
 8005a04:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].maxpacket = 0U;
 8005a06:	7bfa      	ldrb	r2, [r7, #15]
 8005a08:	6879      	ldr	r1, [r7, #4]
 8005a0a:	4613      	mov	r3, r2
 8005a0c:	00db      	lsls	r3, r3, #3
 8005a0e:	4413      	add	r3, r2
 8005a10:	009b      	lsls	r3, r3, #2
 8005a12:	440b      	add	r3, r1
 8005a14:	f503 7322 	add.w	r3, r3, #648	; 0x288
 8005a18:	2200      	movs	r2, #0
 8005a1a:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_buff = 0U;
 8005a1c:	7bfa      	ldrb	r2, [r7, #15]
 8005a1e:	6879      	ldr	r1, [r7, #4]
 8005a20:	4613      	mov	r3, r2
 8005a22:	00db      	lsls	r3, r3, #3
 8005a24:	4413      	add	r3, r2
 8005a26:	009b      	lsls	r3, r3, #2
 8005a28:	440b      	add	r3, r1
 8005a2a:	f503 7323 	add.w	r3, r3, #652	; 0x28c
 8005a2e:	2200      	movs	r2, #0
 8005a30:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_len = 0U;
 8005a32:	7bfa      	ldrb	r2, [r7, #15]
 8005a34:	6879      	ldr	r1, [r7, #4]
 8005a36:	4613      	mov	r3, r2
 8005a38:	00db      	lsls	r3, r3, #3
 8005a3a:	4413      	add	r3, r2
 8005a3c:	009b      	lsls	r3, r3, #2
 8005a3e:	440b      	add	r3, r1
 8005a40:	f503 7325 	add.w	r3, r3, #660	; 0x294
 8005a44:	2200      	movs	r2, #0
 8005a46:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8005a48:	7bfb      	ldrb	r3, [r7, #15]
 8005a4a:	3301      	adds	r3, #1
 8005a4c:	73fb      	strb	r3, [r7, #15]
 8005a4e:	7bfa      	ldrb	r2, [r7, #15]
 8005a50:	687b      	ldr	r3, [r7, #4]
 8005a52:	685b      	ldr	r3, [r3, #4]
 8005a54:	429a      	cmp	r2, r3
 8005a56:	d3b5      	bcc.n	80059c4 <HAL_PCD_Init+0x148>
  }

  /* Init Device */
  if (USB_DevInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 8005a58:	687b      	ldr	r3, [r7, #4]
 8005a5a:	681b      	ldr	r3, [r3, #0]
 8005a5c:	603b      	str	r3, [r7, #0]
 8005a5e:	687e      	ldr	r6, [r7, #4]
 8005a60:	466d      	mov	r5, sp
 8005a62:	f106 0410 	add.w	r4, r6, #16
 8005a66:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8005a68:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8005a6a:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8005a6c:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8005a6e:	e894 0003 	ldmia.w	r4, {r0, r1}
 8005a72:	e885 0003 	stmia.w	r5, {r0, r1}
 8005a76:	1d33      	adds	r3, r6, #4
 8005a78:	cb0e      	ldmia	r3, {r1, r2, r3}
 8005a7a:	6838      	ldr	r0, [r7, #0]
 8005a7c:	f003 ff68 	bl	8009950 <USB_DevInit>
 8005a80:	4603      	mov	r3, r0
 8005a82:	2b00      	cmp	r3, #0
 8005a84:	d005      	beq.n	8005a92 <HAL_PCD_Init+0x216>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 8005a86:	687b      	ldr	r3, [r7, #4]
 8005a88:	2202      	movs	r2, #2
 8005a8a:	f883 24bd 	strb.w	r2, [r3, #1213]	; 0x4bd
    return HAL_ERROR;
 8005a8e:	2301      	movs	r3, #1
 8005a90:	e00d      	b.n	8005aae <HAL_PCD_Init+0x232>
  }

  hpcd->USB_Address = 0U;
 8005a92:	687b      	ldr	r3, [r7, #4]
 8005a94:	2200      	movs	r2, #0
 8005a96:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
  hpcd->State = HAL_PCD_STATE_READY;
 8005a9a:	687b      	ldr	r3, [r7, #4]
 8005a9c:	2201      	movs	r2, #1
 8005a9e:	f883 24bd 	strb.w	r2, [r3, #1213]	; 0x4bd
  if (hpcd->Init.lpm_enable == 1U)
  {
    (void)HAL_PCDEx_ActivateLPM(hpcd);
  }
#endif /* defined(STM32F446xx) || defined(STM32F469xx) || defined(STM32F479xx) || defined(STM32F412Zx) || defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) || defined(STM32F423xx) */
  (void)USB_DevDisconnect(hpcd->Instance);
 8005aa2:	687b      	ldr	r3, [r7, #4]
 8005aa4:	681b      	ldr	r3, [r3, #0]
 8005aa6:	4618      	mov	r0, r3
 8005aa8:	f004 f933 	bl	8009d12 <USB_DevDisconnect>

  return HAL_OK;
 8005aac:	2300      	movs	r3, #0
}
 8005aae:	4618      	mov	r0, r3
 8005ab0:	3714      	adds	r7, #20
 8005ab2:	46bd      	mov	sp, r7
 8005ab4:	bdf0      	pop	{r4, r5, r6, r7, pc}
	...

08005ab8 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8005ab8:	b580      	push	{r7, lr}
 8005aba:	b086      	sub	sp, #24
 8005abc:	af00      	add	r7, sp, #0
 8005abe:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8005ac0:	687b      	ldr	r3, [r7, #4]
 8005ac2:	2b00      	cmp	r3, #0
 8005ac4:	d101      	bne.n	8005aca <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8005ac6:	2301      	movs	r3, #1
 8005ac8:	e267      	b.n	8005f9a <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8005aca:	687b      	ldr	r3, [r7, #4]
 8005acc:	681b      	ldr	r3, [r3, #0]
 8005ace:	f003 0301 	and.w	r3, r3, #1
 8005ad2:	2b00      	cmp	r3, #0
 8005ad4:	d075      	beq.n	8005bc2 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8005ad6:	4b88      	ldr	r3, [pc, #544]	; (8005cf8 <HAL_RCC_OscConfig+0x240>)
 8005ad8:	689b      	ldr	r3, [r3, #8]
 8005ada:	f003 030c 	and.w	r3, r3, #12
 8005ade:	2b04      	cmp	r3, #4
 8005ae0:	d00c      	beq.n	8005afc <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8005ae2:	4b85      	ldr	r3, [pc, #532]	; (8005cf8 <HAL_RCC_OscConfig+0x240>)
 8005ae4:	689b      	ldr	r3, [r3, #8]
 8005ae6:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8005aea:	2b08      	cmp	r3, #8
 8005aec:	d112      	bne.n	8005b14 <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8005aee:	4b82      	ldr	r3, [pc, #520]	; (8005cf8 <HAL_RCC_OscConfig+0x240>)
 8005af0:	685b      	ldr	r3, [r3, #4]
 8005af2:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8005af6:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8005afa:	d10b      	bne.n	8005b14 <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8005afc:	4b7e      	ldr	r3, [pc, #504]	; (8005cf8 <HAL_RCC_OscConfig+0x240>)
 8005afe:	681b      	ldr	r3, [r3, #0]
 8005b00:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8005b04:	2b00      	cmp	r3, #0
 8005b06:	d05b      	beq.n	8005bc0 <HAL_RCC_OscConfig+0x108>
 8005b08:	687b      	ldr	r3, [r7, #4]
 8005b0a:	685b      	ldr	r3, [r3, #4]
 8005b0c:	2b00      	cmp	r3, #0
 8005b0e:	d157      	bne.n	8005bc0 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8005b10:	2301      	movs	r3, #1
 8005b12:	e242      	b.n	8005f9a <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8005b14:	687b      	ldr	r3, [r7, #4]
 8005b16:	685b      	ldr	r3, [r3, #4]
 8005b18:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8005b1c:	d106      	bne.n	8005b2c <HAL_RCC_OscConfig+0x74>
 8005b1e:	4b76      	ldr	r3, [pc, #472]	; (8005cf8 <HAL_RCC_OscConfig+0x240>)
 8005b20:	681b      	ldr	r3, [r3, #0]
 8005b22:	4a75      	ldr	r2, [pc, #468]	; (8005cf8 <HAL_RCC_OscConfig+0x240>)
 8005b24:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8005b28:	6013      	str	r3, [r2, #0]
 8005b2a:	e01d      	b.n	8005b68 <HAL_RCC_OscConfig+0xb0>
 8005b2c:	687b      	ldr	r3, [r7, #4]
 8005b2e:	685b      	ldr	r3, [r3, #4]
 8005b30:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8005b34:	d10c      	bne.n	8005b50 <HAL_RCC_OscConfig+0x98>
 8005b36:	4b70      	ldr	r3, [pc, #448]	; (8005cf8 <HAL_RCC_OscConfig+0x240>)
 8005b38:	681b      	ldr	r3, [r3, #0]
 8005b3a:	4a6f      	ldr	r2, [pc, #444]	; (8005cf8 <HAL_RCC_OscConfig+0x240>)
 8005b3c:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8005b40:	6013      	str	r3, [r2, #0]
 8005b42:	4b6d      	ldr	r3, [pc, #436]	; (8005cf8 <HAL_RCC_OscConfig+0x240>)
 8005b44:	681b      	ldr	r3, [r3, #0]
 8005b46:	4a6c      	ldr	r2, [pc, #432]	; (8005cf8 <HAL_RCC_OscConfig+0x240>)
 8005b48:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8005b4c:	6013      	str	r3, [r2, #0]
 8005b4e:	e00b      	b.n	8005b68 <HAL_RCC_OscConfig+0xb0>
 8005b50:	4b69      	ldr	r3, [pc, #420]	; (8005cf8 <HAL_RCC_OscConfig+0x240>)
 8005b52:	681b      	ldr	r3, [r3, #0]
 8005b54:	4a68      	ldr	r2, [pc, #416]	; (8005cf8 <HAL_RCC_OscConfig+0x240>)
 8005b56:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8005b5a:	6013      	str	r3, [r2, #0]
 8005b5c:	4b66      	ldr	r3, [pc, #408]	; (8005cf8 <HAL_RCC_OscConfig+0x240>)
 8005b5e:	681b      	ldr	r3, [r3, #0]
 8005b60:	4a65      	ldr	r2, [pc, #404]	; (8005cf8 <HAL_RCC_OscConfig+0x240>)
 8005b62:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8005b66:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8005b68:	687b      	ldr	r3, [r7, #4]
 8005b6a:	685b      	ldr	r3, [r3, #4]
 8005b6c:	2b00      	cmp	r3, #0
 8005b6e:	d013      	beq.n	8005b98 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005b70:	f7fe fae4 	bl	800413c <HAL_GetTick>
 8005b74:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8005b76:	e008      	b.n	8005b8a <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8005b78:	f7fe fae0 	bl	800413c <HAL_GetTick>
 8005b7c:	4602      	mov	r2, r0
 8005b7e:	693b      	ldr	r3, [r7, #16]
 8005b80:	1ad3      	subs	r3, r2, r3
 8005b82:	2b64      	cmp	r3, #100	; 0x64
 8005b84:	d901      	bls.n	8005b8a <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8005b86:	2303      	movs	r3, #3
 8005b88:	e207      	b.n	8005f9a <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8005b8a:	4b5b      	ldr	r3, [pc, #364]	; (8005cf8 <HAL_RCC_OscConfig+0x240>)
 8005b8c:	681b      	ldr	r3, [r3, #0]
 8005b8e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8005b92:	2b00      	cmp	r3, #0
 8005b94:	d0f0      	beq.n	8005b78 <HAL_RCC_OscConfig+0xc0>
 8005b96:	e014      	b.n	8005bc2 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005b98:	f7fe fad0 	bl	800413c <HAL_GetTick>
 8005b9c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8005b9e:	e008      	b.n	8005bb2 <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8005ba0:	f7fe facc 	bl	800413c <HAL_GetTick>
 8005ba4:	4602      	mov	r2, r0
 8005ba6:	693b      	ldr	r3, [r7, #16]
 8005ba8:	1ad3      	subs	r3, r2, r3
 8005baa:	2b64      	cmp	r3, #100	; 0x64
 8005bac:	d901      	bls.n	8005bb2 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8005bae:	2303      	movs	r3, #3
 8005bb0:	e1f3      	b.n	8005f9a <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8005bb2:	4b51      	ldr	r3, [pc, #324]	; (8005cf8 <HAL_RCC_OscConfig+0x240>)
 8005bb4:	681b      	ldr	r3, [r3, #0]
 8005bb6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8005bba:	2b00      	cmp	r3, #0
 8005bbc:	d1f0      	bne.n	8005ba0 <HAL_RCC_OscConfig+0xe8>
 8005bbe:	e000      	b.n	8005bc2 <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8005bc0:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8005bc2:	687b      	ldr	r3, [r7, #4]
 8005bc4:	681b      	ldr	r3, [r3, #0]
 8005bc6:	f003 0302 	and.w	r3, r3, #2
 8005bca:	2b00      	cmp	r3, #0
 8005bcc:	d063      	beq.n	8005c96 <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8005bce:	4b4a      	ldr	r3, [pc, #296]	; (8005cf8 <HAL_RCC_OscConfig+0x240>)
 8005bd0:	689b      	ldr	r3, [r3, #8]
 8005bd2:	f003 030c 	and.w	r3, r3, #12
 8005bd6:	2b00      	cmp	r3, #0
 8005bd8:	d00b      	beq.n	8005bf2 <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8005bda:	4b47      	ldr	r3, [pc, #284]	; (8005cf8 <HAL_RCC_OscConfig+0x240>)
 8005bdc:	689b      	ldr	r3, [r3, #8]
 8005bde:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8005be2:	2b08      	cmp	r3, #8
 8005be4:	d11c      	bne.n	8005c20 <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8005be6:	4b44      	ldr	r3, [pc, #272]	; (8005cf8 <HAL_RCC_OscConfig+0x240>)
 8005be8:	685b      	ldr	r3, [r3, #4]
 8005bea:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8005bee:	2b00      	cmp	r3, #0
 8005bf0:	d116      	bne.n	8005c20 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8005bf2:	4b41      	ldr	r3, [pc, #260]	; (8005cf8 <HAL_RCC_OscConfig+0x240>)
 8005bf4:	681b      	ldr	r3, [r3, #0]
 8005bf6:	f003 0302 	and.w	r3, r3, #2
 8005bfa:	2b00      	cmp	r3, #0
 8005bfc:	d005      	beq.n	8005c0a <HAL_RCC_OscConfig+0x152>
 8005bfe:	687b      	ldr	r3, [r7, #4]
 8005c00:	68db      	ldr	r3, [r3, #12]
 8005c02:	2b01      	cmp	r3, #1
 8005c04:	d001      	beq.n	8005c0a <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 8005c06:	2301      	movs	r3, #1
 8005c08:	e1c7      	b.n	8005f9a <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8005c0a:	4b3b      	ldr	r3, [pc, #236]	; (8005cf8 <HAL_RCC_OscConfig+0x240>)
 8005c0c:	681b      	ldr	r3, [r3, #0]
 8005c0e:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8005c12:	687b      	ldr	r3, [r7, #4]
 8005c14:	691b      	ldr	r3, [r3, #16]
 8005c16:	00db      	lsls	r3, r3, #3
 8005c18:	4937      	ldr	r1, [pc, #220]	; (8005cf8 <HAL_RCC_OscConfig+0x240>)
 8005c1a:	4313      	orrs	r3, r2
 8005c1c:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8005c1e:	e03a      	b.n	8005c96 <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 8005c20:	687b      	ldr	r3, [r7, #4]
 8005c22:	68db      	ldr	r3, [r3, #12]
 8005c24:	2b00      	cmp	r3, #0
 8005c26:	d020      	beq.n	8005c6a <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8005c28:	4b34      	ldr	r3, [pc, #208]	; (8005cfc <HAL_RCC_OscConfig+0x244>)
 8005c2a:	2201      	movs	r2, #1
 8005c2c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005c2e:	f7fe fa85 	bl	800413c <HAL_GetTick>
 8005c32:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8005c34:	e008      	b.n	8005c48 <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8005c36:	f7fe fa81 	bl	800413c <HAL_GetTick>
 8005c3a:	4602      	mov	r2, r0
 8005c3c:	693b      	ldr	r3, [r7, #16]
 8005c3e:	1ad3      	subs	r3, r2, r3
 8005c40:	2b02      	cmp	r3, #2
 8005c42:	d901      	bls.n	8005c48 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8005c44:	2303      	movs	r3, #3
 8005c46:	e1a8      	b.n	8005f9a <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8005c48:	4b2b      	ldr	r3, [pc, #172]	; (8005cf8 <HAL_RCC_OscConfig+0x240>)
 8005c4a:	681b      	ldr	r3, [r3, #0]
 8005c4c:	f003 0302 	and.w	r3, r3, #2
 8005c50:	2b00      	cmp	r3, #0
 8005c52:	d0f0      	beq.n	8005c36 <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8005c54:	4b28      	ldr	r3, [pc, #160]	; (8005cf8 <HAL_RCC_OscConfig+0x240>)
 8005c56:	681b      	ldr	r3, [r3, #0]
 8005c58:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8005c5c:	687b      	ldr	r3, [r7, #4]
 8005c5e:	691b      	ldr	r3, [r3, #16]
 8005c60:	00db      	lsls	r3, r3, #3
 8005c62:	4925      	ldr	r1, [pc, #148]	; (8005cf8 <HAL_RCC_OscConfig+0x240>)
 8005c64:	4313      	orrs	r3, r2
 8005c66:	600b      	str	r3, [r1, #0]
 8005c68:	e015      	b.n	8005c96 <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8005c6a:	4b24      	ldr	r3, [pc, #144]	; (8005cfc <HAL_RCC_OscConfig+0x244>)
 8005c6c:	2200      	movs	r2, #0
 8005c6e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005c70:	f7fe fa64 	bl	800413c <HAL_GetTick>
 8005c74:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8005c76:	e008      	b.n	8005c8a <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8005c78:	f7fe fa60 	bl	800413c <HAL_GetTick>
 8005c7c:	4602      	mov	r2, r0
 8005c7e:	693b      	ldr	r3, [r7, #16]
 8005c80:	1ad3      	subs	r3, r2, r3
 8005c82:	2b02      	cmp	r3, #2
 8005c84:	d901      	bls.n	8005c8a <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 8005c86:	2303      	movs	r3, #3
 8005c88:	e187      	b.n	8005f9a <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8005c8a:	4b1b      	ldr	r3, [pc, #108]	; (8005cf8 <HAL_RCC_OscConfig+0x240>)
 8005c8c:	681b      	ldr	r3, [r3, #0]
 8005c8e:	f003 0302 	and.w	r3, r3, #2
 8005c92:	2b00      	cmp	r3, #0
 8005c94:	d1f0      	bne.n	8005c78 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8005c96:	687b      	ldr	r3, [r7, #4]
 8005c98:	681b      	ldr	r3, [r3, #0]
 8005c9a:	f003 0308 	and.w	r3, r3, #8
 8005c9e:	2b00      	cmp	r3, #0
 8005ca0:	d036      	beq.n	8005d10 <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 8005ca2:	687b      	ldr	r3, [r7, #4]
 8005ca4:	695b      	ldr	r3, [r3, #20]
 8005ca6:	2b00      	cmp	r3, #0
 8005ca8:	d016      	beq.n	8005cd8 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8005caa:	4b15      	ldr	r3, [pc, #84]	; (8005d00 <HAL_RCC_OscConfig+0x248>)
 8005cac:	2201      	movs	r2, #1
 8005cae:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005cb0:	f7fe fa44 	bl	800413c <HAL_GetTick>
 8005cb4:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8005cb6:	e008      	b.n	8005cca <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8005cb8:	f7fe fa40 	bl	800413c <HAL_GetTick>
 8005cbc:	4602      	mov	r2, r0
 8005cbe:	693b      	ldr	r3, [r7, #16]
 8005cc0:	1ad3      	subs	r3, r2, r3
 8005cc2:	2b02      	cmp	r3, #2
 8005cc4:	d901      	bls.n	8005cca <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 8005cc6:	2303      	movs	r3, #3
 8005cc8:	e167      	b.n	8005f9a <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8005cca:	4b0b      	ldr	r3, [pc, #44]	; (8005cf8 <HAL_RCC_OscConfig+0x240>)
 8005ccc:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8005cce:	f003 0302 	and.w	r3, r3, #2
 8005cd2:	2b00      	cmp	r3, #0
 8005cd4:	d0f0      	beq.n	8005cb8 <HAL_RCC_OscConfig+0x200>
 8005cd6:	e01b      	b.n	8005d10 <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8005cd8:	4b09      	ldr	r3, [pc, #36]	; (8005d00 <HAL_RCC_OscConfig+0x248>)
 8005cda:	2200      	movs	r2, #0
 8005cdc:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8005cde:	f7fe fa2d 	bl	800413c <HAL_GetTick>
 8005ce2:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8005ce4:	e00e      	b.n	8005d04 <HAL_RCC_OscConfig+0x24c>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8005ce6:	f7fe fa29 	bl	800413c <HAL_GetTick>
 8005cea:	4602      	mov	r2, r0
 8005cec:	693b      	ldr	r3, [r7, #16]
 8005cee:	1ad3      	subs	r3, r2, r3
 8005cf0:	2b02      	cmp	r3, #2
 8005cf2:	d907      	bls.n	8005d04 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 8005cf4:	2303      	movs	r3, #3
 8005cf6:	e150      	b.n	8005f9a <HAL_RCC_OscConfig+0x4e2>
 8005cf8:	40023800 	.word	0x40023800
 8005cfc:	42470000 	.word	0x42470000
 8005d00:	42470e80 	.word	0x42470e80
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8005d04:	4b88      	ldr	r3, [pc, #544]	; (8005f28 <HAL_RCC_OscConfig+0x470>)
 8005d06:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8005d08:	f003 0302 	and.w	r3, r3, #2
 8005d0c:	2b00      	cmp	r3, #0
 8005d0e:	d1ea      	bne.n	8005ce6 <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8005d10:	687b      	ldr	r3, [r7, #4]
 8005d12:	681b      	ldr	r3, [r3, #0]
 8005d14:	f003 0304 	and.w	r3, r3, #4
 8005d18:	2b00      	cmp	r3, #0
 8005d1a:	f000 8097 	beq.w	8005e4c <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 8005d1e:	2300      	movs	r3, #0
 8005d20:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8005d22:	4b81      	ldr	r3, [pc, #516]	; (8005f28 <HAL_RCC_OscConfig+0x470>)
 8005d24:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005d26:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8005d2a:	2b00      	cmp	r3, #0
 8005d2c:	d10f      	bne.n	8005d4e <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8005d2e:	2300      	movs	r3, #0
 8005d30:	60bb      	str	r3, [r7, #8]
 8005d32:	4b7d      	ldr	r3, [pc, #500]	; (8005f28 <HAL_RCC_OscConfig+0x470>)
 8005d34:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005d36:	4a7c      	ldr	r2, [pc, #496]	; (8005f28 <HAL_RCC_OscConfig+0x470>)
 8005d38:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8005d3c:	6413      	str	r3, [r2, #64]	; 0x40
 8005d3e:	4b7a      	ldr	r3, [pc, #488]	; (8005f28 <HAL_RCC_OscConfig+0x470>)
 8005d40:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005d42:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8005d46:	60bb      	str	r3, [r7, #8]
 8005d48:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8005d4a:	2301      	movs	r3, #1
 8005d4c:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8005d4e:	4b77      	ldr	r3, [pc, #476]	; (8005f2c <HAL_RCC_OscConfig+0x474>)
 8005d50:	681b      	ldr	r3, [r3, #0]
 8005d52:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005d56:	2b00      	cmp	r3, #0
 8005d58:	d118      	bne.n	8005d8c <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8005d5a:	4b74      	ldr	r3, [pc, #464]	; (8005f2c <HAL_RCC_OscConfig+0x474>)
 8005d5c:	681b      	ldr	r3, [r3, #0]
 8005d5e:	4a73      	ldr	r2, [pc, #460]	; (8005f2c <HAL_RCC_OscConfig+0x474>)
 8005d60:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8005d64:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8005d66:	f7fe f9e9 	bl	800413c <HAL_GetTick>
 8005d6a:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8005d6c:	e008      	b.n	8005d80 <HAL_RCC_OscConfig+0x2c8>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8005d6e:	f7fe f9e5 	bl	800413c <HAL_GetTick>
 8005d72:	4602      	mov	r2, r0
 8005d74:	693b      	ldr	r3, [r7, #16]
 8005d76:	1ad3      	subs	r3, r2, r3
 8005d78:	2b02      	cmp	r3, #2
 8005d7a:	d901      	bls.n	8005d80 <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 8005d7c:	2303      	movs	r3, #3
 8005d7e:	e10c      	b.n	8005f9a <HAL_RCC_OscConfig+0x4e2>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8005d80:	4b6a      	ldr	r3, [pc, #424]	; (8005f2c <HAL_RCC_OscConfig+0x474>)
 8005d82:	681b      	ldr	r3, [r3, #0]
 8005d84:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005d88:	2b00      	cmp	r3, #0
 8005d8a:	d0f0      	beq.n	8005d6e <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8005d8c:	687b      	ldr	r3, [r7, #4]
 8005d8e:	689b      	ldr	r3, [r3, #8]
 8005d90:	2b01      	cmp	r3, #1
 8005d92:	d106      	bne.n	8005da2 <HAL_RCC_OscConfig+0x2ea>
 8005d94:	4b64      	ldr	r3, [pc, #400]	; (8005f28 <HAL_RCC_OscConfig+0x470>)
 8005d96:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005d98:	4a63      	ldr	r2, [pc, #396]	; (8005f28 <HAL_RCC_OscConfig+0x470>)
 8005d9a:	f043 0301 	orr.w	r3, r3, #1
 8005d9e:	6713      	str	r3, [r2, #112]	; 0x70
 8005da0:	e01c      	b.n	8005ddc <HAL_RCC_OscConfig+0x324>
 8005da2:	687b      	ldr	r3, [r7, #4]
 8005da4:	689b      	ldr	r3, [r3, #8]
 8005da6:	2b05      	cmp	r3, #5
 8005da8:	d10c      	bne.n	8005dc4 <HAL_RCC_OscConfig+0x30c>
 8005daa:	4b5f      	ldr	r3, [pc, #380]	; (8005f28 <HAL_RCC_OscConfig+0x470>)
 8005dac:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005dae:	4a5e      	ldr	r2, [pc, #376]	; (8005f28 <HAL_RCC_OscConfig+0x470>)
 8005db0:	f043 0304 	orr.w	r3, r3, #4
 8005db4:	6713      	str	r3, [r2, #112]	; 0x70
 8005db6:	4b5c      	ldr	r3, [pc, #368]	; (8005f28 <HAL_RCC_OscConfig+0x470>)
 8005db8:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005dba:	4a5b      	ldr	r2, [pc, #364]	; (8005f28 <HAL_RCC_OscConfig+0x470>)
 8005dbc:	f043 0301 	orr.w	r3, r3, #1
 8005dc0:	6713      	str	r3, [r2, #112]	; 0x70
 8005dc2:	e00b      	b.n	8005ddc <HAL_RCC_OscConfig+0x324>
 8005dc4:	4b58      	ldr	r3, [pc, #352]	; (8005f28 <HAL_RCC_OscConfig+0x470>)
 8005dc6:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005dc8:	4a57      	ldr	r2, [pc, #348]	; (8005f28 <HAL_RCC_OscConfig+0x470>)
 8005dca:	f023 0301 	bic.w	r3, r3, #1
 8005dce:	6713      	str	r3, [r2, #112]	; 0x70
 8005dd0:	4b55      	ldr	r3, [pc, #340]	; (8005f28 <HAL_RCC_OscConfig+0x470>)
 8005dd2:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005dd4:	4a54      	ldr	r2, [pc, #336]	; (8005f28 <HAL_RCC_OscConfig+0x470>)
 8005dd6:	f023 0304 	bic.w	r3, r3, #4
 8005dda:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8005ddc:	687b      	ldr	r3, [r7, #4]
 8005dde:	689b      	ldr	r3, [r3, #8]
 8005de0:	2b00      	cmp	r3, #0
 8005de2:	d015      	beq.n	8005e10 <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005de4:	f7fe f9aa 	bl	800413c <HAL_GetTick>
 8005de8:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8005dea:	e00a      	b.n	8005e02 <HAL_RCC_OscConfig+0x34a>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8005dec:	f7fe f9a6 	bl	800413c <HAL_GetTick>
 8005df0:	4602      	mov	r2, r0
 8005df2:	693b      	ldr	r3, [r7, #16]
 8005df4:	1ad3      	subs	r3, r2, r3
 8005df6:	f241 3288 	movw	r2, #5000	; 0x1388
 8005dfa:	4293      	cmp	r3, r2
 8005dfc:	d901      	bls.n	8005e02 <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 8005dfe:	2303      	movs	r3, #3
 8005e00:	e0cb      	b.n	8005f9a <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8005e02:	4b49      	ldr	r3, [pc, #292]	; (8005f28 <HAL_RCC_OscConfig+0x470>)
 8005e04:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005e06:	f003 0302 	and.w	r3, r3, #2
 8005e0a:	2b00      	cmp	r3, #0
 8005e0c:	d0ee      	beq.n	8005dec <HAL_RCC_OscConfig+0x334>
 8005e0e:	e014      	b.n	8005e3a <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8005e10:	f7fe f994 	bl	800413c <HAL_GetTick>
 8005e14:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8005e16:	e00a      	b.n	8005e2e <HAL_RCC_OscConfig+0x376>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8005e18:	f7fe f990 	bl	800413c <HAL_GetTick>
 8005e1c:	4602      	mov	r2, r0
 8005e1e:	693b      	ldr	r3, [r7, #16]
 8005e20:	1ad3      	subs	r3, r2, r3
 8005e22:	f241 3288 	movw	r2, #5000	; 0x1388
 8005e26:	4293      	cmp	r3, r2
 8005e28:	d901      	bls.n	8005e2e <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 8005e2a:	2303      	movs	r3, #3
 8005e2c:	e0b5      	b.n	8005f9a <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8005e2e:	4b3e      	ldr	r3, [pc, #248]	; (8005f28 <HAL_RCC_OscConfig+0x470>)
 8005e30:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005e32:	f003 0302 	and.w	r3, r3, #2
 8005e36:	2b00      	cmp	r3, #0
 8005e38:	d1ee      	bne.n	8005e18 <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8005e3a:	7dfb      	ldrb	r3, [r7, #23]
 8005e3c:	2b01      	cmp	r3, #1
 8005e3e:	d105      	bne.n	8005e4c <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8005e40:	4b39      	ldr	r3, [pc, #228]	; (8005f28 <HAL_RCC_OscConfig+0x470>)
 8005e42:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005e44:	4a38      	ldr	r2, [pc, #224]	; (8005f28 <HAL_RCC_OscConfig+0x470>)
 8005e46:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8005e4a:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8005e4c:	687b      	ldr	r3, [r7, #4]
 8005e4e:	699b      	ldr	r3, [r3, #24]
 8005e50:	2b00      	cmp	r3, #0
 8005e52:	f000 80a1 	beq.w	8005f98 <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8005e56:	4b34      	ldr	r3, [pc, #208]	; (8005f28 <HAL_RCC_OscConfig+0x470>)
 8005e58:	689b      	ldr	r3, [r3, #8]
 8005e5a:	f003 030c 	and.w	r3, r3, #12
 8005e5e:	2b08      	cmp	r3, #8
 8005e60:	d05c      	beq.n	8005f1c <HAL_RCC_OscConfig+0x464>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8005e62:	687b      	ldr	r3, [r7, #4]
 8005e64:	699b      	ldr	r3, [r3, #24]
 8005e66:	2b02      	cmp	r3, #2
 8005e68:	d141      	bne.n	8005eee <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8005e6a:	4b31      	ldr	r3, [pc, #196]	; (8005f30 <HAL_RCC_OscConfig+0x478>)
 8005e6c:	2200      	movs	r2, #0
 8005e6e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005e70:	f7fe f964 	bl	800413c <HAL_GetTick>
 8005e74:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8005e76:	e008      	b.n	8005e8a <HAL_RCC_OscConfig+0x3d2>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8005e78:	f7fe f960 	bl	800413c <HAL_GetTick>
 8005e7c:	4602      	mov	r2, r0
 8005e7e:	693b      	ldr	r3, [r7, #16]
 8005e80:	1ad3      	subs	r3, r2, r3
 8005e82:	2b02      	cmp	r3, #2
 8005e84:	d901      	bls.n	8005e8a <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 8005e86:	2303      	movs	r3, #3
 8005e88:	e087      	b.n	8005f9a <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8005e8a:	4b27      	ldr	r3, [pc, #156]	; (8005f28 <HAL_RCC_OscConfig+0x470>)
 8005e8c:	681b      	ldr	r3, [r3, #0]
 8005e8e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8005e92:	2b00      	cmp	r3, #0
 8005e94:	d1f0      	bne.n	8005e78 <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8005e96:	687b      	ldr	r3, [r7, #4]
 8005e98:	69da      	ldr	r2, [r3, #28]
 8005e9a:	687b      	ldr	r3, [r7, #4]
 8005e9c:	6a1b      	ldr	r3, [r3, #32]
 8005e9e:	431a      	orrs	r2, r3
 8005ea0:	687b      	ldr	r3, [r7, #4]
 8005ea2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005ea4:	019b      	lsls	r3, r3, #6
 8005ea6:	431a      	orrs	r2, r3
 8005ea8:	687b      	ldr	r3, [r7, #4]
 8005eaa:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005eac:	085b      	lsrs	r3, r3, #1
 8005eae:	3b01      	subs	r3, #1
 8005eb0:	041b      	lsls	r3, r3, #16
 8005eb2:	431a      	orrs	r2, r3
 8005eb4:	687b      	ldr	r3, [r7, #4]
 8005eb6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005eb8:	061b      	lsls	r3, r3, #24
 8005eba:	491b      	ldr	r1, [pc, #108]	; (8005f28 <HAL_RCC_OscConfig+0x470>)
 8005ebc:	4313      	orrs	r3, r2
 8005ebe:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8005ec0:	4b1b      	ldr	r3, [pc, #108]	; (8005f30 <HAL_RCC_OscConfig+0x478>)
 8005ec2:	2201      	movs	r2, #1
 8005ec4:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005ec6:	f7fe f939 	bl	800413c <HAL_GetTick>
 8005eca:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8005ecc:	e008      	b.n	8005ee0 <HAL_RCC_OscConfig+0x428>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8005ece:	f7fe f935 	bl	800413c <HAL_GetTick>
 8005ed2:	4602      	mov	r2, r0
 8005ed4:	693b      	ldr	r3, [r7, #16]
 8005ed6:	1ad3      	subs	r3, r2, r3
 8005ed8:	2b02      	cmp	r3, #2
 8005eda:	d901      	bls.n	8005ee0 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 8005edc:	2303      	movs	r3, #3
 8005ede:	e05c      	b.n	8005f9a <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8005ee0:	4b11      	ldr	r3, [pc, #68]	; (8005f28 <HAL_RCC_OscConfig+0x470>)
 8005ee2:	681b      	ldr	r3, [r3, #0]
 8005ee4:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8005ee8:	2b00      	cmp	r3, #0
 8005eea:	d0f0      	beq.n	8005ece <HAL_RCC_OscConfig+0x416>
 8005eec:	e054      	b.n	8005f98 <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8005eee:	4b10      	ldr	r3, [pc, #64]	; (8005f30 <HAL_RCC_OscConfig+0x478>)
 8005ef0:	2200      	movs	r2, #0
 8005ef2:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005ef4:	f7fe f922 	bl	800413c <HAL_GetTick>
 8005ef8:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8005efa:	e008      	b.n	8005f0e <HAL_RCC_OscConfig+0x456>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8005efc:	f7fe f91e 	bl	800413c <HAL_GetTick>
 8005f00:	4602      	mov	r2, r0
 8005f02:	693b      	ldr	r3, [r7, #16]
 8005f04:	1ad3      	subs	r3, r2, r3
 8005f06:	2b02      	cmp	r3, #2
 8005f08:	d901      	bls.n	8005f0e <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 8005f0a:	2303      	movs	r3, #3
 8005f0c:	e045      	b.n	8005f9a <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8005f0e:	4b06      	ldr	r3, [pc, #24]	; (8005f28 <HAL_RCC_OscConfig+0x470>)
 8005f10:	681b      	ldr	r3, [r3, #0]
 8005f12:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8005f16:	2b00      	cmp	r3, #0
 8005f18:	d1f0      	bne.n	8005efc <HAL_RCC_OscConfig+0x444>
 8005f1a:	e03d      	b.n	8005f98 <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8005f1c:	687b      	ldr	r3, [r7, #4]
 8005f1e:	699b      	ldr	r3, [r3, #24]
 8005f20:	2b01      	cmp	r3, #1
 8005f22:	d107      	bne.n	8005f34 <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 8005f24:	2301      	movs	r3, #1
 8005f26:	e038      	b.n	8005f9a <HAL_RCC_OscConfig+0x4e2>
 8005f28:	40023800 	.word	0x40023800
 8005f2c:	40007000 	.word	0x40007000
 8005f30:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8005f34:	4b1b      	ldr	r3, [pc, #108]	; (8005fa4 <HAL_RCC_OscConfig+0x4ec>)
 8005f36:	685b      	ldr	r3, [r3, #4]
 8005f38:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8005f3a:	687b      	ldr	r3, [r7, #4]
 8005f3c:	699b      	ldr	r3, [r3, #24]
 8005f3e:	2b01      	cmp	r3, #1
 8005f40:	d028      	beq.n	8005f94 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8005f42:	68fb      	ldr	r3, [r7, #12]
 8005f44:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 8005f48:	687b      	ldr	r3, [r7, #4]
 8005f4a:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8005f4c:	429a      	cmp	r2, r3
 8005f4e:	d121      	bne.n	8005f94 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8005f50:	68fb      	ldr	r3, [r7, #12]
 8005f52:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 8005f56:	687b      	ldr	r3, [r7, #4]
 8005f58:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8005f5a:	429a      	cmp	r2, r3
 8005f5c:	d11a      	bne.n	8005f94 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8005f5e:	68fa      	ldr	r2, [r7, #12]
 8005f60:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 8005f64:	4013      	ands	r3, r2
 8005f66:	687a      	ldr	r2, [r7, #4]
 8005f68:	6a52      	ldr	r2, [r2, #36]	; 0x24
 8005f6a:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8005f6c:	4293      	cmp	r3, r2
 8005f6e:	d111      	bne.n	8005f94 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8005f70:	68fb      	ldr	r3, [r7, #12]
 8005f72:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 8005f76:	687b      	ldr	r3, [r7, #4]
 8005f78:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005f7a:	085b      	lsrs	r3, r3, #1
 8005f7c:	3b01      	subs	r3, #1
 8005f7e:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8005f80:	429a      	cmp	r2, r3
 8005f82:	d107      	bne.n	8005f94 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8005f84:	68fb      	ldr	r3, [r7, #12]
 8005f86:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 8005f8a:	687b      	ldr	r3, [r7, #4]
 8005f8c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005f8e:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8005f90:	429a      	cmp	r2, r3
 8005f92:	d001      	beq.n	8005f98 <HAL_RCC_OscConfig+0x4e0>
#endif
        {
          return HAL_ERROR;
 8005f94:	2301      	movs	r3, #1
 8005f96:	e000      	b.n	8005f9a <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 8005f98:	2300      	movs	r3, #0
}
 8005f9a:	4618      	mov	r0, r3
 8005f9c:	3718      	adds	r7, #24
 8005f9e:	46bd      	mov	sp, r7
 8005fa0:	bd80      	pop	{r7, pc}
 8005fa2:	bf00      	nop
 8005fa4:	40023800 	.word	0x40023800

08005fa8 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8005fa8:	b580      	push	{r7, lr}
 8005faa:	b084      	sub	sp, #16
 8005fac:	af00      	add	r7, sp, #0
 8005fae:	6078      	str	r0, [r7, #4]
 8005fb0:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8005fb2:	687b      	ldr	r3, [r7, #4]
 8005fb4:	2b00      	cmp	r3, #0
 8005fb6:	d101      	bne.n	8005fbc <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8005fb8:	2301      	movs	r3, #1
 8005fba:	e0cc      	b.n	8006156 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8005fbc:	4b68      	ldr	r3, [pc, #416]	; (8006160 <HAL_RCC_ClockConfig+0x1b8>)
 8005fbe:	681b      	ldr	r3, [r3, #0]
 8005fc0:	f003 030f 	and.w	r3, r3, #15
 8005fc4:	683a      	ldr	r2, [r7, #0]
 8005fc6:	429a      	cmp	r2, r3
 8005fc8:	d90c      	bls.n	8005fe4 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8005fca:	4b65      	ldr	r3, [pc, #404]	; (8006160 <HAL_RCC_ClockConfig+0x1b8>)
 8005fcc:	683a      	ldr	r2, [r7, #0]
 8005fce:	b2d2      	uxtb	r2, r2
 8005fd0:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8005fd2:	4b63      	ldr	r3, [pc, #396]	; (8006160 <HAL_RCC_ClockConfig+0x1b8>)
 8005fd4:	681b      	ldr	r3, [r3, #0]
 8005fd6:	f003 030f 	and.w	r3, r3, #15
 8005fda:	683a      	ldr	r2, [r7, #0]
 8005fdc:	429a      	cmp	r2, r3
 8005fde:	d001      	beq.n	8005fe4 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8005fe0:	2301      	movs	r3, #1
 8005fe2:	e0b8      	b.n	8006156 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8005fe4:	687b      	ldr	r3, [r7, #4]
 8005fe6:	681b      	ldr	r3, [r3, #0]
 8005fe8:	f003 0302 	and.w	r3, r3, #2
 8005fec:	2b00      	cmp	r3, #0
 8005fee:	d020      	beq.n	8006032 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8005ff0:	687b      	ldr	r3, [r7, #4]
 8005ff2:	681b      	ldr	r3, [r3, #0]
 8005ff4:	f003 0304 	and.w	r3, r3, #4
 8005ff8:	2b00      	cmp	r3, #0
 8005ffa:	d005      	beq.n	8006008 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8005ffc:	4b59      	ldr	r3, [pc, #356]	; (8006164 <HAL_RCC_ClockConfig+0x1bc>)
 8005ffe:	689b      	ldr	r3, [r3, #8]
 8006000:	4a58      	ldr	r2, [pc, #352]	; (8006164 <HAL_RCC_ClockConfig+0x1bc>)
 8006002:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 8006006:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8006008:	687b      	ldr	r3, [r7, #4]
 800600a:	681b      	ldr	r3, [r3, #0]
 800600c:	f003 0308 	and.w	r3, r3, #8
 8006010:	2b00      	cmp	r3, #0
 8006012:	d005      	beq.n	8006020 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8006014:	4b53      	ldr	r3, [pc, #332]	; (8006164 <HAL_RCC_ClockConfig+0x1bc>)
 8006016:	689b      	ldr	r3, [r3, #8]
 8006018:	4a52      	ldr	r2, [pc, #328]	; (8006164 <HAL_RCC_ClockConfig+0x1bc>)
 800601a:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 800601e:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8006020:	4b50      	ldr	r3, [pc, #320]	; (8006164 <HAL_RCC_ClockConfig+0x1bc>)
 8006022:	689b      	ldr	r3, [r3, #8]
 8006024:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8006028:	687b      	ldr	r3, [r7, #4]
 800602a:	689b      	ldr	r3, [r3, #8]
 800602c:	494d      	ldr	r1, [pc, #308]	; (8006164 <HAL_RCC_ClockConfig+0x1bc>)
 800602e:	4313      	orrs	r3, r2
 8006030:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8006032:	687b      	ldr	r3, [r7, #4]
 8006034:	681b      	ldr	r3, [r3, #0]
 8006036:	f003 0301 	and.w	r3, r3, #1
 800603a:	2b00      	cmp	r3, #0
 800603c:	d044      	beq.n	80060c8 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800603e:	687b      	ldr	r3, [r7, #4]
 8006040:	685b      	ldr	r3, [r3, #4]
 8006042:	2b01      	cmp	r3, #1
 8006044:	d107      	bne.n	8006056 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8006046:	4b47      	ldr	r3, [pc, #284]	; (8006164 <HAL_RCC_ClockConfig+0x1bc>)
 8006048:	681b      	ldr	r3, [r3, #0]
 800604a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800604e:	2b00      	cmp	r3, #0
 8006050:	d119      	bne.n	8006086 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8006052:	2301      	movs	r3, #1
 8006054:	e07f      	b.n	8006156 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8006056:	687b      	ldr	r3, [r7, #4]
 8006058:	685b      	ldr	r3, [r3, #4]
 800605a:	2b02      	cmp	r3, #2
 800605c:	d003      	beq.n	8006066 <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 800605e:	687b      	ldr	r3, [r7, #4]
 8006060:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8006062:	2b03      	cmp	r3, #3
 8006064:	d107      	bne.n	8006076 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8006066:	4b3f      	ldr	r3, [pc, #252]	; (8006164 <HAL_RCC_ClockConfig+0x1bc>)
 8006068:	681b      	ldr	r3, [r3, #0]
 800606a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800606e:	2b00      	cmp	r3, #0
 8006070:	d109      	bne.n	8006086 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8006072:	2301      	movs	r3, #1
 8006074:	e06f      	b.n	8006156 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8006076:	4b3b      	ldr	r3, [pc, #236]	; (8006164 <HAL_RCC_ClockConfig+0x1bc>)
 8006078:	681b      	ldr	r3, [r3, #0]
 800607a:	f003 0302 	and.w	r3, r3, #2
 800607e:	2b00      	cmp	r3, #0
 8006080:	d101      	bne.n	8006086 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8006082:	2301      	movs	r3, #1
 8006084:	e067      	b.n	8006156 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8006086:	4b37      	ldr	r3, [pc, #220]	; (8006164 <HAL_RCC_ClockConfig+0x1bc>)
 8006088:	689b      	ldr	r3, [r3, #8]
 800608a:	f023 0203 	bic.w	r2, r3, #3
 800608e:	687b      	ldr	r3, [r7, #4]
 8006090:	685b      	ldr	r3, [r3, #4]
 8006092:	4934      	ldr	r1, [pc, #208]	; (8006164 <HAL_RCC_ClockConfig+0x1bc>)
 8006094:	4313      	orrs	r3, r2
 8006096:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8006098:	f7fe f850 	bl	800413c <HAL_GetTick>
 800609c:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800609e:	e00a      	b.n	80060b6 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80060a0:	f7fe f84c 	bl	800413c <HAL_GetTick>
 80060a4:	4602      	mov	r2, r0
 80060a6:	68fb      	ldr	r3, [r7, #12]
 80060a8:	1ad3      	subs	r3, r2, r3
 80060aa:	f241 3288 	movw	r2, #5000	; 0x1388
 80060ae:	4293      	cmp	r3, r2
 80060b0:	d901      	bls.n	80060b6 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 80060b2:	2303      	movs	r3, #3
 80060b4:	e04f      	b.n	8006156 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80060b6:	4b2b      	ldr	r3, [pc, #172]	; (8006164 <HAL_RCC_ClockConfig+0x1bc>)
 80060b8:	689b      	ldr	r3, [r3, #8]
 80060ba:	f003 020c 	and.w	r2, r3, #12
 80060be:	687b      	ldr	r3, [r7, #4]
 80060c0:	685b      	ldr	r3, [r3, #4]
 80060c2:	009b      	lsls	r3, r3, #2
 80060c4:	429a      	cmp	r2, r3
 80060c6:	d1eb      	bne.n	80060a0 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 80060c8:	4b25      	ldr	r3, [pc, #148]	; (8006160 <HAL_RCC_ClockConfig+0x1b8>)
 80060ca:	681b      	ldr	r3, [r3, #0]
 80060cc:	f003 030f 	and.w	r3, r3, #15
 80060d0:	683a      	ldr	r2, [r7, #0]
 80060d2:	429a      	cmp	r2, r3
 80060d4:	d20c      	bcs.n	80060f0 <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80060d6:	4b22      	ldr	r3, [pc, #136]	; (8006160 <HAL_RCC_ClockConfig+0x1b8>)
 80060d8:	683a      	ldr	r2, [r7, #0]
 80060da:	b2d2      	uxtb	r2, r2
 80060dc:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80060de:	4b20      	ldr	r3, [pc, #128]	; (8006160 <HAL_RCC_ClockConfig+0x1b8>)
 80060e0:	681b      	ldr	r3, [r3, #0]
 80060e2:	f003 030f 	and.w	r3, r3, #15
 80060e6:	683a      	ldr	r2, [r7, #0]
 80060e8:	429a      	cmp	r2, r3
 80060ea:	d001      	beq.n	80060f0 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 80060ec:	2301      	movs	r3, #1
 80060ee:	e032      	b.n	8006156 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80060f0:	687b      	ldr	r3, [r7, #4]
 80060f2:	681b      	ldr	r3, [r3, #0]
 80060f4:	f003 0304 	and.w	r3, r3, #4
 80060f8:	2b00      	cmp	r3, #0
 80060fa:	d008      	beq.n	800610e <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80060fc:	4b19      	ldr	r3, [pc, #100]	; (8006164 <HAL_RCC_ClockConfig+0x1bc>)
 80060fe:	689b      	ldr	r3, [r3, #8]
 8006100:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 8006104:	687b      	ldr	r3, [r7, #4]
 8006106:	68db      	ldr	r3, [r3, #12]
 8006108:	4916      	ldr	r1, [pc, #88]	; (8006164 <HAL_RCC_ClockConfig+0x1bc>)
 800610a:	4313      	orrs	r3, r2
 800610c:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800610e:	687b      	ldr	r3, [r7, #4]
 8006110:	681b      	ldr	r3, [r3, #0]
 8006112:	f003 0308 	and.w	r3, r3, #8
 8006116:	2b00      	cmp	r3, #0
 8006118:	d009      	beq.n	800612e <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 800611a:	4b12      	ldr	r3, [pc, #72]	; (8006164 <HAL_RCC_ClockConfig+0x1bc>)
 800611c:	689b      	ldr	r3, [r3, #8]
 800611e:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8006122:	687b      	ldr	r3, [r7, #4]
 8006124:	691b      	ldr	r3, [r3, #16]
 8006126:	00db      	lsls	r3, r3, #3
 8006128:	490e      	ldr	r1, [pc, #56]	; (8006164 <HAL_RCC_ClockConfig+0x1bc>)
 800612a:	4313      	orrs	r3, r2
 800612c:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 800612e:	f000 f821 	bl	8006174 <HAL_RCC_GetSysClockFreq>
 8006132:	4602      	mov	r2, r0
 8006134:	4b0b      	ldr	r3, [pc, #44]	; (8006164 <HAL_RCC_ClockConfig+0x1bc>)
 8006136:	689b      	ldr	r3, [r3, #8]
 8006138:	091b      	lsrs	r3, r3, #4
 800613a:	f003 030f 	and.w	r3, r3, #15
 800613e:	490a      	ldr	r1, [pc, #40]	; (8006168 <HAL_RCC_ClockConfig+0x1c0>)
 8006140:	5ccb      	ldrb	r3, [r1, r3]
 8006142:	fa22 f303 	lsr.w	r3, r2, r3
 8006146:	4a09      	ldr	r2, [pc, #36]	; (800616c <HAL_RCC_ClockConfig+0x1c4>)
 8006148:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 800614a:	4b09      	ldr	r3, [pc, #36]	; (8006170 <HAL_RCC_ClockConfig+0x1c8>)
 800614c:	681b      	ldr	r3, [r3, #0]
 800614e:	4618      	mov	r0, r3
 8006150:	f7fd ffb0 	bl	80040b4 <HAL_InitTick>

  return HAL_OK;
 8006154:	2300      	movs	r3, #0
}
 8006156:	4618      	mov	r0, r3
 8006158:	3710      	adds	r7, #16
 800615a:	46bd      	mov	sp, r7
 800615c:	bd80      	pop	{r7, pc}
 800615e:	bf00      	nop
 8006160:	40023c00 	.word	0x40023c00
 8006164:	40023800 	.word	0x40023800
 8006168:	0800b098 	.word	0x0800b098
 800616c:	20000118 	.word	0x20000118
 8006170:	20000120 	.word	0x20000120

08006174 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8006174:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8006178:	b094      	sub	sp, #80	; 0x50
 800617a:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 800617c:	2300      	movs	r3, #0
 800617e:	647b      	str	r3, [r7, #68]	; 0x44
 8006180:	2300      	movs	r3, #0
 8006182:	64fb      	str	r3, [r7, #76]	; 0x4c
 8006184:	2300      	movs	r3, #0
 8006186:	643b      	str	r3, [r7, #64]	; 0x40
  uint32_t sysclockfreq = 0U;
 8006188:	2300      	movs	r3, #0
 800618a:	64bb      	str	r3, [r7, #72]	; 0x48

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 800618c:	4b79      	ldr	r3, [pc, #484]	; (8006374 <HAL_RCC_GetSysClockFreq+0x200>)
 800618e:	689b      	ldr	r3, [r3, #8]
 8006190:	f003 030c 	and.w	r3, r3, #12
 8006194:	2b08      	cmp	r3, #8
 8006196:	d00d      	beq.n	80061b4 <HAL_RCC_GetSysClockFreq+0x40>
 8006198:	2b08      	cmp	r3, #8
 800619a:	f200 80e1 	bhi.w	8006360 <HAL_RCC_GetSysClockFreq+0x1ec>
 800619e:	2b00      	cmp	r3, #0
 80061a0:	d002      	beq.n	80061a8 <HAL_RCC_GetSysClockFreq+0x34>
 80061a2:	2b04      	cmp	r3, #4
 80061a4:	d003      	beq.n	80061ae <HAL_RCC_GetSysClockFreq+0x3a>
 80061a6:	e0db      	b.n	8006360 <HAL_RCC_GetSysClockFreq+0x1ec>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 80061a8:	4b73      	ldr	r3, [pc, #460]	; (8006378 <HAL_RCC_GetSysClockFreq+0x204>)
 80061aa:	64bb      	str	r3, [r7, #72]	; 0x48
       break;
 80061ac:	e0db      	b.n	8006366 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 80061ae:	4b73      	ldr	r3, [pc, #460]	; (800637c <HAL_RCC_GetSysClockFreq+0x208>)
 80061b0:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 80061b2:	e0d8      	b.n	8006366 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 80061b4:	4b6f      	ldr	r3, [pc, #444]	; (8006374 <HAL_RCC_GetSysClockFreq+0x200>)
 80061b6:	685b      	ldr	r3, [r3, #4]
 80061b8:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 80061bc:	647b      	str	r3, [r7, #68]	; 0x44
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 80061be:	4b6d      	ldr	r3, [pc, #436]	; (8006374 <HAL_RCC_GetSysClockFreq+0x200>)
 80061c0:	685b      	ldr	r3, [r3, #4]
 80061c2:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80061c6:	2b00      	cmp	r3, #0
 80061c8:	d063      	beq.n	8006292 <HAL_RCC_GetSysClockFreq+0x11e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80061ca:	4b6a      	ldr	r3, [pc, #424]	; (8006374 <HAL_RCC_GetSysClockFreq+0x200>)
 80061cc:	685b      	ldr	r3, [r3, #4]
 80061ce:	099b      	lsrs	r3, r3, #6
 80061d0:	2200      	movs	r2, #0
 80061d2:	63bb      	str	r3, [r7, #56]	; 0x38
 80061d4:	63fa      	str	r2, [r7, #60]	; 0x3c
 80061d6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80061d8:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80061dc:	633b      	str	r3, [r7, #48]	; 0x30
 80061de:	2300      	movs	r3, #0
 80061e0:	637b      	str	r3, [r7, #52]	; 0x34
 80061e2:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	; 0x30
 80061e6:	4622      	mov	r2, r4
 80061e8:	462b      	mov	r3, r5
 80061ea:	f04f 0000 	mov.w	r0, #0
 80061ee:	f04f 0100 	mov.w	r1, #0
 80061f2:	0159      	lsls	r1, r3, #5
 80061f4:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 80061f8:	0150      	lsls	r0, r2, #5
 80061fa:	4602      	mov	r2, r0
 80061fc:	460b      	mov	r3, r1
 80061fe:	4621      	mov	r1, r4
 8006200:	1a51      	subs	r1, r2, r1
 8006202:	6139      	str	r1, [r7, #16]
 8006204:	4629      	mov	r1, r5
 8006206:	eb63 0301 	sbc.w	r3, r3, r1
 800620a:	617b      	str	r3, [r7, #20]
 800620c:	f04f 0200 	mov.w	r2, #0
 8006210:	f04f 0300 	mov.w	r3, #0
 8006214:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8006218:	4659      	mov	r1, fp
 800621a:	018b      	lsls	r3, r1, #6
 800621c:	4651      	mov	r1, sl
 800621e:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8006222:	4651      	mov	r1, sl
 8006224:	018a      	lsls	r2, r1, #6
 8006226:	4651      	mov	r1, sl
 8006228:	ebb2 0801 	subs.w	r8, r2, r1
 800622c:	4659      	mov	r1, fp
 800622e:	eb63 0901 	sbc.w	r9, r3, r1
 8006232:	f04f 0200 	mov.w	r2, #0
 8006236:	f04f 0300 	mov.w	r3, #0
 800623a:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 800623e:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8006242:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8006246:	4690      	mov	r8, r2
 8006248:	4699      	mov	r9, r3
 800624a:	4623      	mov	r3, r4
 800624c:	eb18 0303 	adds.w	r3, r8, r3
 8006250:	60bb      	str	r3, [r7, #8]
 8006252:	462b      	mov	r3, r5
 8006254:	eb49 0303 	adc.w	r3, r9, r3
 8006258:	60fb      	str	r3, [r7, #12]
 800625a:	f04f 0200 	mov.w	r2, #0
 800625e:	f04f 0300 	mov.w	r3, #0
 8006262:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 8006266:	4629      	mov	r1, r5
 8006268:	024b      	lsls	r3, r1, #9
 800626a:	4621      	mov	r1, r4
 800626c:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 8006270:	4621      	mov	r1, r4
 8006272:	024a      	lsls	r2, r1, #9
 8006274:	4610      	mov	r0, r2
 8006276:	4619      	mov	r1, r3
 8006278:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800627a:	2200      	movs	r2, #0
 800627c:	62bb      	str	r3, [r7, #40]	; 0x28
 800627e:	62fa      	str	r2, [r7, #44]	; 0x2c
 8006280:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 8006284:	f7fa fbfa 	bl	8000a7c <__aeabi_uldivmod>
 8006288:	4602      	mov	r2, r0
 800628a:	460b      	mov	r3, r1
 800628c:	4613      	mov	r3, r2
 800628e:	64fb      	str	r3, [r7, #76]	; 0x4c
 8006290:	e058      	b.n	8006344 <HAL_RCC_GetSysClockFreq+0x1d0>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8006292:	4b38      	ldr	r3, [pc, #224]	; (8006374 <HAL_RCC_GetSysClockFreq+0x200>)
 8006294:	685b      	ldr	r3, [r3, #4]
 8006296:	099b      	lsrs	r3, r3, #6
 8006298:	2200      	movs	r2, #0
 800629a:	4618      	mov	r0, r3
 800629c:	4611      	mov	r1, r2
 800629e:	f3c0 0308 	ubfx	r3, r0, #0, #9
 80062a2:	623b      	str	r3, [r7, #32]
 80062a4:	2300      	movs	r3, #0
 80062a6:	627b      	str	r3, [r7, #36]	; 0x24
 80062a8:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 80062ac:	4642      	mov	r2, r8
 80062ae:	464b      	mov	r3, r9
 80062b0:	f04f 0000 	mov.w	r0, #0
 80062b4:	f04f 0100 	mov.w	r1, #0
 80062b8:	0159      	lsls	r1, r3, #5
 80062ba:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 80062be:	0150      	lsls	r0, r2, #5
 80062c0:	4602      	mov	r2, r0
 80062c2:	460b      	mov	r3, r1
 80062c4:	4641      	mov	r1, r8
 80062c6:	ebb2 0a01 	subs.w	sl, r2, r1
 80062ca:	4649      	mov	r1, r9
 80062cc:	eb63 0b01 	sbc.w	fp, r3, r1
 80062d0:	f04f 0200 	mov.w	r2, #0
 80062d4:	f04f 0300 	mov.w	r3, #0
 80062d8:	ea4f 138b 	mov.w	r3, fp, lsl #6
 80062dc:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 80062e0:	ea4f 128a 	mov.w	r2, sl, lsl #6
 80062e4:	ebb2 040a 	subs.w	r4, r2, sl
 80062e8:	eb63 050b 	sbc.w	r5, r3, fp
 80062ec:	f04f 0200 	mov.w	r2, #0
 80062f0:	f04f 0300 	mov.w	r3, #0
 80062f4:	00eb      	lsls	r3, r5, #3
 80062f6:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 80062fa:	00e2      	lsls	r2, r4, #3
 80062fc:	4614      	mov	r4, r2
 80062fe:	461d      	mov	r5, r3
 8006300:	4643      	mov	r3, r8
 8006302:	18e3      	adds	r3, r4, r3
 8006304:	603b      	str	r3, [r7, #0]
 8006306:	464b      	mov	r3, r9
 8006308:	eb45 0303 	adc.w	r3, r5, r3
 800630c:	607b      	str	r3, [r7, #4]
 800630e:	f04f 0200 	mov.w	r2, #0
 8006312:	f04f 0300 	mov.w	r3, #0
 8006316:	e9d7 4500 	ldrd	r4, r5, [r7]
 800631a:	4629      	mov	r1, r5
 800631c:	028b      	lsls	r3, r1, #10
 800631e:	4621      	mov	r1, r4
 8006320:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8006324:	4621      	mov	r1, r4
 8006326:	028a      	lsls	r2, r1, #10
 8006328:	4610      	mov	r0, r2
 800632a:	4619      	mov	r1, r3
 800632c:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800632e:	2200      	movs	r2, #0
 8006330:	61bb      	str	r3, [r7, #24]
 8006332:	61fa      	str	r2, [r7, #28]
 8006334:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8006338:	f7fa fba0 	bl	8000a7c <__aeabi_uldivmod>
 800633c:	4602      	mov	r2, r0
 800633e:	460b      	mov	r3, r1
 8006340:	4613      	mov	r3, r2
 8006342:	64fb      	str	r3, [r7, #76]	; 0x4c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 8006344:	4b0b      	ldr	r3, [pc, #44]	; (8006374 <HAL_RCC_GetSysClockFreq+0x200>)
 8006346:	685b      	ldr	r3, [r3, #4]
 8006348:	0c1b      	lsrs	r3, r3, #16
 800634a:	f003 0303 	and.w	r3, r3, #3
 800634e:	3301      	adds	r3, #1
 8006350:	005b      	lsls	r3, r3, #1
 8006352:	643b      	str	r3, [r7, #64]	; 0x40

      sysclockfreq = pllvco/pllp;
 8006354:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8006356:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8006358:	fbb2 f3f3 	udiv	r3, r2, r3
 800635c:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 800635e:	e002      	b.n	8006366 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8006360:	4b05      	ldr	r3, [pc, #20]	; (8006378 <HAL_RCC_GetSysClockFreq+0x204>)
 8006362:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 8006364:	bf00      	nop
    }
  }
  return sysclockfreq;
 8006366:	6cbb      	ldr	r3, [r7, #72]	; 0x48
}
 8006368:	4618      	mov	r0, r3
 800636a:	3750      	adds	r7, #80	; 0x50
 800636c:	46bd      	mov	sp, r7
 800636e:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8006372:	bf00      	nop
 8006374:	40023800 	.word	0x40023800
 8006378:	00f42400 	.word	0x00f42400
 800637c:	007a1200 	.word	0x007a1200

08006380 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8006380:	b480      	push	{r7}
 8006382:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8006384:	4b03      	ldr	r3, [pc, #12]	; (8006394 <HAL_RCC_GetHCLKFreq+0x14>)
 8006386:	681b      	ldr	r3, [r3, #0]
}
 8006388:	4618      	mov	r0, r3
 800638a:	46bd      	mov	sp, r7
 800638c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006390:	4770      	bx	lr
 8006392:	bf00      	nop
 8006394:	20000118 	.word	0x20000118

08006398 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8006398:	b580      	push	{r7, lr}
 800639a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 800639c:	f7ff fff0 	bl	8006380 <HAL_RCC_GetHCLKFreq>
 80063a0:	4602      	mov	r2, r0
 80063a2:	4b05      	ldr	r3, [pc, #20]	; (80063b8 <HAL_RCC_GetPCLK1Freq+0x20>)
 80063a4:	689b      	ldr	r3, [r3, #8]
 80063a6:	0a9b      	lsrs	r3, r3, #10
 80063a8:	f003 0307 	and.w	r3, r3, #7
 80063ac:	4903      	ldr	r1, [pc, #12]	; (80063bc <HAL_RCC_GetPCLK1Freq+0x24>)
 80063ae:	5ccb      	ldrb	r3, [r1, r3]
 80063b0:	fa22 f303 	lsr.w	r3, r2, r3
}
 80063b4:	4618      	mov	r0, r3
 80063b6:	bd80      	pop	{r7, pc}
 80063b8:	40023800 	.word	0x40023800
 80063bc:	0800b0a8 	.word	0x0800b0a8

080063c0 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80063c0:	b580      	push	{r7, lr}
 80063c2:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 80063c4:	f7ff ffdc 	bl	8006380 <HAL_RCC_GetHCLKFreq>
 80063c8:	4602      	mov	r2, r0
 80063ca:	4b05      	ldr	r3, [pc, #20]	; (80063e0 <HAL_RCC_GetPCLK2Freq+0x20>)
 80063cc:	689b      	ldr	r3, [r3, #8]
 80063ce:	0b5b      	lsrs	r3, r3, #13
 80063d0:	f003 0307 	and.w	r3, r3, #7
 80063d4:	4903      	ldr	r1, [pc, #12]	; (80063e4 <HAL_RCC_GetPCLK2Freq+0x24>)
 80063d6:	5ccb      	ldrb	r3, [r1, r3]
 80063d8:	fa22 f303 	lsr.w	r3, r2, r3
}
 80063dc:	4618      	mov	r0, r3
 80063de:	bd80      	pop	{r7, pc}
 80063e0:	40023800 	.word	0x40023800
 80063e4:	0800b0a8 	.word	0x0800b0a8

080063e8 <HAL_RCCEx_PeriphCLKConfig>:
  *         the backup registers) and RCC_BDCR register are set to their reset values.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 80063e8:	b580      	push	{r7, lr}
 80063ea:	b086      	sub	sp, #24
 80063ec:	af00      	add	r7, sp, #0
 80063ee:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 80063f0:	2300      	movs	r3, #0
 80063f2:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg1 = 0U;
 80063f4:	2300      	movs	r3, #0
 80063f6:	613b      	str	r3, [r7, #16]

  /*----------------------- SAI/I2S Configuration (PLLI2S) -------------------*/
  /*----------------------- Common configuration SAI/I2S ---------------------*/
  /* In Case of SAI or I2S Clock Configuration through PLLI2S, PLLI2SN division
     factor is common parameters for both peripherals */
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) ||
 80063f8:	687b      	ldr	r3, [r7, #4]
 80063fa:	681b      	ldr	r3, [r3, #0]
 80063fc:	f003 0301 	and.w	r3, r3, #1
 8006400:	2b00      	cmp	r3, #0
 8006402:	d10b      	bne.n	800641c <HAL_RCCEx_PeriphCLKConfig+0x34>
     (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI_PLLI2S) == RCC_PERIPHCLK_SAI_PLLI2S) ||
 8006404:	687b      	ldr	r3, [r7, #4]
 8006406:	681b      	ldr	r3, [r3, #0]
 8006408:	f003 0302 	and.w	r3, r3, #2
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) ||
 800640c:	2b00      	cmp	r3, #0
 800640e:	d105      	bne.n	800641c <HAL_RCCEx_PeriphCLKConfig+0x34>
     (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S))
 8006410:	687b      	ldr	r3, [r7, #4]
 8006412:	681b      	ldr	r3, [r3, #0]
 8006414:	f003 0340 	and.w	r3, r3, #64	; 0x40
     (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI_PLLI2S) == RCC_PERIPHCLK_SAI_PLLI2S) ||
 8006418:	2b00      	cmp	r3, #0
 800641a:	d075      	beq.n	8006508 <HAL_RCCEx_PeriphCLKConfig+0x120>
  {
    /* check for Parameters */
    assert_param(IS_RCC_PLLI2SN_VALUE(PeriphClkInit->PLLI2S.PLLI2SN));

    /* Disable the PLLI2S */
    __HAL_RCC_PLLI2S_DISABLE();
 800641c:	4b91      	ldr	r3, [pc, #580]	; (8006664 <HAL_RCCEx_PeriphCLKConfig+0x27c>)
 800641e:	2200      	movs	r2, #0
 8006420:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 8006422:	f7fd fe8b 	bl	800413c <HAL_GetTick>
 8006426:	6178      	str	r0, [r7, #20]
    /* Wait till PLLI2S is disabled */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 8006428:	e008      	b.n	800643c <HAL_RCCEx_PeriphCLKConfig+0x54>
    {
      if((HAL_GetTick() - tickstart ) > PLLI2S_TIMEOUT_VALUE)
 800642a:	f7fd fe87 	bl	800413c <HAL_GetTick>
 800642e:	4602      	mov	r2, r0
 8006430:	697b      	ldr	r3, [r7, #20]
 8006432:	1ad3      	subs	r3, r2, r3
 8006434:	2b02      	cmp	r3, #2
 8006436:	d901      	bls.n	800643c <HAL_RCCEx_PeriphCLKConfig+0x54>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8006438:	2303      	movs	r3, #3
 800643a:	e189      	b.n	8006750 <HAL_RCCEx_PeriphCLKConfig+0x368>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 800643c:	4b8a      	ldr	r3, [pc, #552]	; (8006668 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 800643e:	681b      	ldr	r3, [r3, #0]
 8006440:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8006444:	2b00      	cmp	r3, #0
 8006446:	d1f0      	bne.n	800642a <HAL_RCCEx_PeriphCLKConfig+0x42>
    }

    /*---------------------------- I2S configuration -------------------------*/
    /* In Case of I2S Clock Configuration through PLLI2S, PLLI2SR must be added
      only for I2S configuration */
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == (RCC_PERIPHCLK_I2S))
 8006448:	687b      	ldr	r3, [r7, #4]
 800644a:	681b      	ldr	r3, [r3, #0]
 800644c:	f003 0301 	and.w	r3, r3, #1
 8006450:	2b00      	cmp	r3, #0
 8006452:	d009      	beq.n	8006468 <HAL_RCCEx_PeriphCLKConfig+0x80>
      /* check for Parameters */
      assert_param(IS_RCC_PLLI2SR_VALUE(PeriphClkInit->PLLI2S.PLLI2SR));
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) * (PLLI2SN/PLLM) */
      /* I2SCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SR */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SR);
 8006454:	687b      	ldr	r3, [r7, #4]
 8006456:	685b      	ldr	r3, [r3, #4]
 8006458:	019a      	lsls	r2, r3, #6
 800645a:	687b      	ldr	r3, [r7, #4]
 800645c:	689b      	ldr	r3, [r3, #8]
 800645e:	071b      	lsls	r3, r3, #28
 8006460:	4981      	ldr	r1, [pc, #516]	; (8006668 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8006462:	4313      	orrs	r3, r2
 8006464:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
    }

    /*---------------------------- SAI configuration -------------------------*/
    /* In Case of SAI Clock Configuration through PLLI2S, PLLI2SQ and PLLI2S_DIVQ must
       be added only for SAI configuration */
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI_PLLI2S) == (RCC_PERIPHCLK_SAI_PLLI2S))
 8006468:	687b      	ldr	r3, [r7, #4]
 800646a:	681b      	ldr	r3, [r3, #0]
 800646c:	f003 0302 	and.w	r3, r3, #2
 8006470:	2b00      	cmp	r3, #0
 8006472:	d01f      	beq.n	80064b4 <HAL_RCCEx_PeriphCLKConfig+0xcc>
      /* Check the PLLI2S division factors */
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));
      assert_param(IS_RCC_PLLI2S_DIVQ_VALUE(PeriphClkInit->PLLI2SDivQ));

      /* Read PLLI2SR value from PLLI2SCFGR register (this value is not need for SAI configuration) */
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLI2SCFGR_PLLI2SR_Pos);
 8006474:	4b7c      	ldr	r3, [pc, #496]	; (8006668 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8006476:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800647a:	0f1b      	lsrs	r3, r3, #28
 800647c:	f003 0307 	and.w	r3, r3, #7
 8006480:	613b      	str	r3, [r7, #16]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLI2S_VCO Output = PLLI2S_VCO Input * PLLI2SN */
      /* SAI_CLK(first level) = PLLI2S_VCO Output/PLLI2SQ */
      __HAL_RCC_PLLI2S_SAICLK_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SQ , tmpreg1);
 8006482:	687b      	ldr	r3, [r7, #4]
 8006484:	685b      	ldr	r3, [r3, #4]
 8006486:	019a      	lsls	r2, r3, #6
 8006488:	687b      	ldr	r3, [r7, #4]
 800648a:	68db      	ldr	r3, [r3, #12]
 800648c:	061b      	lsls	r3, r3, #24
 800648e:	431a      	orrs	r2, r3
 8006490:	693b      	ldr	r3, [r7, #16]
 8006492:	071b      	lsls	r3, r3, #28
 8006494:	4974      	ldr	r1, [pc, #464]	; (8006668 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8006496:	4313      	orrs	r3, r2
 8006498:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
      /* SAI_CLK_x = SAI_CLK(first level)/PLLI2SDIVQ */
      __HAL_RCC_PLLI2S_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLI2SDivQ);
 800649c:	4b72      	ldr	r3, [pc, #456]	; (8006668 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 800649e:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 80064a2:	f023 021f 	bic.w	r2, r3, #31
 80064a6:	687b      	ldr	r3, [r7, #4]
 80064a8:	69db      	ldr	r3, [r3, #28]
 80064aa:	3b01      	subs	r3, #1
 80064ac:	496e      	ldr	r1, [pc, #440]	; (8006668 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 80064ae:	4313      	orrs	r3, r2
 80064b0:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    }

    /*----------------- In Case of PLLI2S is just selected  -----------------*/
    if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S)
 80064b4:	687b      	ldr	r3, [r7, #4]
 80064b6:	681b      	ldr	r3, [r3, #0]
 80064b8:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80064bc:	2b00      	cmp	r3, #0
 80064be:	d00d      	beq.n	80064dc <HAL_RCCEx_PeriphCLKConfig+0xf4>
      /* Check for Parameters */
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));
      assert_param(IS_RCC_PLLI2SR_VALUE(PeriphClkInit->PLLI2S.PLLI2SR));

      /* Configure the PLLI2S multiplication and division factors */
      __HAL_RCC_PLLI2S_SAICLK_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN, PeriphClkInit->PLLI2S.PLLI2SQ, PeriphClkInit->PLLI2S.PLLI2SR);
 80064c0:	687b      	ldr	r3, [r7, #4]
 80064c2:	685b      	ldr	r3, [r3, #4]
 80064c4:	019a      	lsls	r2, r3, #6
 80064c6:	687b      	ldr	r3, [r7, #4]
 80064c8:	68db      	ldr	r3, [r3, #12]
 80064ca:	061b      	lsls	r3, r3, #24
 80064cc:	431a      	orrs	r2, r3
 80064ce:	687b      	ldr	r3, [r7, #4]
 80064d0:	689b      	ldr	r3, [r3, #8]
 80064d2:	071b      	lsls	r3, r3, #28
 80064d4:	4964      	ldr	r1, [pc, #400]	; (8006668 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 80064d6:	4313      	orrs	r3, r2
 80064d8:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
    }

    /* Enable the PLLI2S */
    __HAL_RCC_PLLI2S_ENABLE();
 80064dc:	4b61      	ldr	r3, [pc, #388]	; (8006664 <HAL_RCCEx_PeriphCLKConfig+0x27c>)
 80064de:	2201      	movs	r2, #1
 80064e0:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 80064e2:	f7fd fe2b 	bl	800413c <HAL_GetTick>
 80064e6:	6178      	str	r0, [r7, #20]
    /* Wait till PLLI2S is ready */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 80064e8:	e008      	b.n	80064fc <HAL_RCCEx_PeriphCLKConfig+0x114>
    {
      if((HAL_GetTick() - tickstart ) > PLLI2S_TIMEOUT_VALUE)
 80064ea:	f7fd fe27 	bl	800413c <HAL_GetTick>
 80064ee:	4602      	mov	r2, r0
 80064f0:	697b      	ldr	r3, [r7, #20]
 80064f2:	1ad3      	subs	r3, r2, r3
 80064f4:	2b02      	cmp	r3, #2
 80064f6:	d901      	bls.n	80064fc <HAL_RCCEx_PeriphCLKConfig+0x114>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 80064f8:	2303      	movs	r3, #3
 80064fa:	e129      	b.n	8006750 <HAL_RCCEx_PeriphCLKConfig+0x368>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 80064fc:	4b5a      	ldr	r3, [pc, #360]	; (8006668 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 80064fe:	681b      	ldr	r3, [r3, #0]
 8006500:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8006504:	2b00      	cmp	r3, #0
 8006506:	d0f0      	beq.n	80064ea <HAL_RCCEx_PeriphCLKConfig+0x102>

  /*----------------------- SAI/LTDC Configuration (PLLSAI) ------------------*/
  /*----------------------- Common configuration SAI/LTDC --------------------*/
  /* In Case of SAI or LTDC Clock Configuration through PLLSAI, PLLSAIN division
     factor is common parameters for both peripherals */
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI_PLLSAI) == RCC_PERIPHCLK_SAI_PLLSAI) ||
 8006508:	687b      	ldr	r3, [r7, #4]
 800650a:	681b      	ldr	r3, [r3, #0]
 800650c:	f003 0304 	and.w	r3, r3, #4
 8006510:	2b00      	cmp	r3, #0
 8006512:	d105      	bne.n	8006520 <HAL_RCCEx_PeriphCLKConfig+0x138>
     (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == RCC_PERIPHCLK_LTDC))
 8006514:	687b      	ldr	r3, [r7, #4]
 8006516:	681b      	ldr	r3, [r3, #0]
 8006518:	f003 0308 	and.w	r3, r3, #8
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI_PLLSAI) == RCC_PERIPHCLK_SAI_PLLSAI) ||
 800651c:	2b00      	cmp	r3, #0
 800651e:	d079      	beq.n	8006614 <HAL_RCCEx_PeriphCLKConfig+0x22c>
  {
    /* Check the PLLSAI division factors */
    assert_param(IS_RCC_PLLSAIN_VALUE(PeriphClkInit->PLLSAI.PLLSAIN));

    /* Disable PLLSAI Clock */
    __HAL_RCC_PLLSAI_DISABLE();
 8006520:	4b52      	ldr	r3, [pc, #328]	; (800666c <HAL_RCCEx_PeriphCLKConfig+0x284>)
 8006522:	2200      	movs	r2, #0
 8006524:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 8006526:	f7fd fe09 	bl	800413c <HAL_GetTick>
 800652a:	6178      	str	r0, [r7, #20]
    /* Wait till PLLSAI is disabled */
    while(__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 800652c:	e008      	b.n	8006540 <HAL_RCCEx_PeriphCLKConfig+0x158>
    {
      if((HAL_GetTick() - tickstart ) > PLLSAI_TIMEOUT_VALUE)
 800652e:	f7fd fe05 	bl	800413c <HAL_GetTick>
 8006532:	4602      	mov	r2, r0
 8006534:	697b      	ldr	r3, [r7, #20]
 8006536:	1ad3      	subs	r3, r2, r3
 8006538:	2b02      	cmp	r3, #2
 800653a:	d901      	bls.n	8006540 <HAL_RCCEx_PeriphCLKConfig+0x158>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 800653c:	2303      	movs	r3, #3
 800653e:	e107      	b.n	8006750 <HAL_RCCEx_PeriphCLKConfig+0x368>
    while(__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 8006540:	4b49      	ldr	r3, [pc, #292]	; (8006668 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8006542:	681b      	ldr	r3, [r3, #0]
 8006544:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8006548:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 800654c:	d0ef      	beq.n	800652e <HAL_RCCEx_PeriphCLKConfig+0x146>
    }

    /*---------------------------- SAI configuration -------------------------*/
    /* In Case of SAI Clock Configuration through PLLSAI, PLLSAIQ and PLLSAI_DIVQ must
       be added only for SAI configuration */
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI_PLLSAI) == (RCC_PERIPHCLK_SAI_PLLSAI))
 800654e:	687b      	ldr	r3, [r7, #4]
 8006550:	681b      	ldr	r3, [r3, #0]
 8006552:	f003 0304 	and.w	r3, r3, #4
 8006556:	2b00      	cmp	r3, #0
 8006558:	d020      	beq.n	800659c <HAL_RCCEx_PeriphCLKConfig+0x1b4>
    {
      assert_param(IS_RCC_PLLSAIQ_VALUE(PeriphClkInit->PLLSAI.PLLSAIQ));
      assert_param(IS_RCC_PLLSAI_DIVQ_VALUE(PeriphClkInit->PLLSAIDivQ));

      /* Read PLLSAIR value from PLLSAICFGR register (this value is not need for SAI configuration) */
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIR) >> RCC_PLLSAICFGR_PLLSAIR_Pos);
 800655a:	4b43      	ldr	r3, [pc, #268]	; (8006668 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 800655c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8006560:	0f1b      	lsrs	r3, r3, #28
 8006562:	f003 0307 	and.w	r3, r3, #7
 8006566:	613b      	str	r3, [r7, #16]
      /* PLLSAI_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN */
      /* SAI_CLK(first level) = PLLSAI_VCO Output/PLLSAIQ */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , PeriphClkInit->PLLSAI.PLLSAIQ, tmpreg1);
 8006568:	687b      	ldr	r3, [r7, #4]
 800656a:	691b      	ldr	r3, [r3, #16]
 800656c:	019a      	lsls	r2, r3, #6
 800656e:	687b      	ldr	r3, [r7, #4]
 8006570:	695b      	ldr	r3, [r3, #20]
 8006572:	061b      	lsls	r3, r3, #24
 8006574:	431a      	orrs	r2, r3
 8006576:	693b      	ldr	r3, [r7, #16]
 8006578:	071b      	lsls	r3, r3, #28
 800657a:	493b      	ldr	r1, [pc, #236]	; (8006668 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 800657c:	4313      	orrs	r3, r2
 800657e:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
      /* SAI_CLK_x = SAI_CLK(first level)/PLLSAIDIVQ */
      __HAL_RCC_PLLSAI_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLSAIDivQ);
 8006582:	4b39      	ldr	r3, [pc, #228]	; (8006668 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8006584:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8006588:	f423 52f8 	bic.w	r2, r3, #7936	; 0x1f00
 800658c:	687b      	ldr	r3, [r7, #4]
 800658e:	6a1b      	ldr	r3, [r3, #32]
 8006590:	3b01      	subs	r3, #1
 8006592:	021b      	lsls	r3, r3, #8
 8006594:	4934      	ldr	r1, [pc, #208]	; (8006668 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8006596:	4313      	orrs	r3, r2
 8006598:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    }

    /*---------------------------- LTDC configuration ------------------------*/
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == (RCC_PERIPHCLK_LTDC))
 800659c:	687b      	ldr	r3, [r7, #4]
 800659e:	681b      	ldr	r3, [r3, #0]
 80065a0:	f003 0308 	and.w	r3, r3, #8
 80065a4:	2b00      	cmp	r3, #0
 80065a6:	d01e      	beq.n	80065e6 <HAL_RCCEx_PeriphCLKConfig+0x1fe>
    {
      assert_param(IS_RCC_PLLSAIR_VALUE(PeriphClkInit->PLLSAI.PLLSAIR));
      assert_param(IS_RCC_PLLSAI_DIVR_VALUE(PeriphClkInit->PLLSAIDivR));

      /* Read PLLSAIR value from PLLSAICFGR register (this value is not need for SAI configuration) */
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIQ) >> RCC_PLLSAICFGR_PLLSAIQ_Pos);
 80065a8:	4b2f      	ldr	r3, [pc, #188]	; (8006668 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 80065aa:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80065ae:	0e1b      	lsrs	r3, r3, #24
 80065b0:	f003 030f 	and.w	r3, r3, #15
 80065b4:	613b      	str	r3, [r7, #16]
      /* PLLSAI_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN */
      /* LTDC_CLK(first level) = PLLSAI_VCO Output/PLLSAIR */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , tmpreg1, PeriphClkInit->PLLSAI.PLLSAIR);
 80065b6:	687b      	ldr	r3, [r7, #4]
 80065b8:	691b      	ldr	r3, [r3, #16]
 80065ba:	019a      	lsls	r2, r3, #6
 80065bc:	693b      	ldr	r3, [r7, #16]
 80065be:	061b      	lsls	r3, r3, #24
 80065c0:	431a      	orrs	r2, r3
 80065c2:	687b      	ldr	r3, [r7, #4]
 80065c4:	699b      	ldr	r3, [r3, #24]
 80065c6:	071b      	lsls	r3, r3, #28
 80065c8:	4927      	ldr	r1, [pc, #156]	; (8006668 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 80065ca:	4313      	orrs	r3, r2
 80065cc:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
      /* LTDC_CLK = LTDC_CLK(first level)/PLLSAIDIVR */
      __HAL_RCC_PLLSAI_PLLSAICLKDIVR_CONFIG(PeriphClkInit->PLLSAIDivR);
 80065d0:	4b25      	ldr	r3, [pc, #148]	; (8006668 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 80065d2:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 80065d6:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 80065da:	687b      	ldr	r3, [r7, #4]
 80065dc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80065de:	4922      	ldr	r1, [pc, #136]	; (8006668 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 80065e0:	4313      	orrs	r3, r2
 80065e2:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    }
    /* Enable PLLSAI Clock */
    __HAL_RCC_PLLSAI_ENABLE();
 80065e6:	4b21      	ldr	r3, [pc, #132]	; (800666c <HAL_RCCEx_PeriphCLKConfig+0x284>)
 80065e8:	2201      	movs	r2, #1
 80065ea:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 80065ec:	f7fd fda6 	bl	800413c <HAL_GetTick>
 80065f0:	6178      	str	r0, [r7, #20]
    /* Wait till PLLSAI is ready */
    while(__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 80065f2:	e008      	b.n	8006606 <HAL_RCCEx_PeriphCLKConfig+0x21e>
    {
      if((HAL_GetTick() - tickstart ) > PLLSAI_TIMEOUT_VALUE)
 80065f4:	f7fd fda2 	bl	800413c <HAL_GetTick>
 80065f8:	4602      	mov	r2, r0
 80065fa:	697b      	ldr	r3, [r7, #20]
 80065fc:	1ad3      	subs	r3, r2, r3
 80065fe:	2b02      	cmp	r3, #2
 8006600:	d901      	bls.n	8006606 <HAL_RCCEx_PeriphCLKConfig+0x21e>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8006602:	2303      	movs	r3, #3
 8006604:	e0a4      	b.n	8006750 <HAL_RCCEx_PeriphCLKConfig+0x368>
    while(__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 8006606:	4b18      	ldr	r3, [pc, #96]	; (8006668 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8006608:	681b      	ldr	r3, [r3, #0]
 800660a:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 800660e:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8006612:	d1ef      	bne.n	80065f4 <HAL_RCCEx_PeriphCLKConfig+0x20c>
    }
  }
  /*--------------------------------------------------------------------------*/

  /*---------------------------- RTC configuration ---------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 8006614:	687b      	ldr	r3, [r7, #4]
 8006616:	681b      	ldr	r3, [r3, #0]
 8006618:	f003 0320 	and.w	r3, r3, #32
 800661c:	2b00      	cmp	r3, #0
 800661e:	f000 808b 	beq.w	8006738 <HAL_RCCEx_PeriphCLKConfig+0x350>
  {
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock*/
    __HAL_RCC_PWR_CLK_ENABLE();
 8006622:	2300      	movs	r3, #0
 8006624:	60fb      	str	r3, [r7, #12]
 8006626:	4b10      	ldr	r3, [pc, #64]	; (8006668 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8006628:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800662a:	4a0f      	ldr	r2, [pc, #60]	; (8006668 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 800662c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8006630:	6413      	str	r3, [r2, #64]	; 0x40
 8006632:	4b0d      	ldr	r3, [pc, #52]	; (8006668 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8006634:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006636:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800663a:	60fb      	str	r3, [r7, #12]
 800663c:	68fb      	ldr	r3, [r7, #12]

    /* Enable write access to Backup domain */
    PWR->CR |= PWR_CR_DBP;
 800663e:	4b0c      	ldr	r3, [pc, #48]	; (8006670 <HAL_RCCEx_PeriphCLKConfig+0x288>)
 8006640:	681b      	ldr	r3, [r3, #0]
 8006642:	4a0b      	ldr	r2, [pc, #44]	; (8006670 <HAL_RCCEx_PeriphCLKConfig+0x288>)
 8006644:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8006648:	6013      	str	r3, [r2, #0]

    /* Get tick */
    tickstart = HAL_GetTick();
 800664a:	f7fd fd77 	bl	800413c <HAL_GetTick>
 800664e:	6178      	str	r0, [r7, #20]

    while((PWR->CR & PWR_CR_DBP) == RESET)
 8006650:	e010      	b.n	8006674 <HAL_RCCEx_PeriphCLKConfig+0x28c>
    {
      if((HAL_GetTick() - tickstart ) > RCC_DBP_TIMEOUT_VALUE)
 8006652:	f7fd fd73 	bl	800413c <HAL_GetTick>
 8006656:	4602      	mov	r2, r0
 8006658:	697b      	ldr	r3, [r7, #20]
 800665a:	1ad3      	subs	r3, r2, r3
 800665c:	2b02      	cmp	r3, #2
 800665e:	d909      	bls.n	8006674 <HAL_RCCEx_PeriphCLKConfig+0x28c>
      {
        return HAL_TIMEOUT;
 8006660:	2303      	movs	r3, #3
 8006662:	e075      	b.n	8006750 <HAL_RCCEx_PeriphCLKConfig+0x368>
 8006664:	42470068 	.word	0x42470068
 8006668:	40023800 	.word	0x40023800
 800666c:	42470070 	.word	0x42470070
 8006670:	40007000 	.word	0x40007000
    while((PWR->CR & PWR_CR_DBP) == RESET)
 8006674:	4b38      	ldr	r3, [pc, #224]	; (8006758 <HAL_RCCEx_PeriphCLKConfig+0x370>)
 8006676:	681b      	ldr	r3, [r3, #0]
 8006678:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800667c:	2b00      	cmp	r3, #0
 800667e:	d0e8      	beq.n	8006652 <HAL_RCCEx_PeriphCLKConfig+0x26a>
      }
    }
    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
    tmpreg1 = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8006680:	4b36      	ldr	r3, [pc, #216]	; (800675c <HAL_RCCEx_PeriphCLKConfig+0x374>)
 8006682:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006684:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8006688:	613b      	str	r3, [r7, #16]
    if((tmpreg1 != 0x00000000U) && ((tmpreg1) != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 800668a:	693b      	ldr	r3, [r7, #16]
 800668c:	2b00      	cmp	r3, #0
 800668e:	d02f      	beq.n	80066f0 <HAL_RCCEx_PeriphCLKConfig+0x308>
 8006690:	687b      	ldr	r3, [r7, #4]
 8006692:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006694:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8006698:	693a      	ldr	r2, [r7, #16]
 800669a:	429a      	cmp	r2, r3
 800669c:	d028      	beq.n	80066f0 <HAL_RCCEx_PeriphCLKConfig+0x308>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      tmpreg1 = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 800669e:	4b2f      	ldr	r3, [pc, #188]	; (800675c <HAL_RCCEx_PeriphCLKConfig+0x374>)
 80066a0:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80066a2:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80066a6:	613b      	str	r3, [r7, #16]
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 80066a8:	4b2d      	ldr	r3, [pc, #180]	; (8006760 <HAL_RCCEx_PeriphCLKConfig+0x378>)
 80066aa:	2201      	movs	r2, #1
 80066ac:	601a      	str	r2, [r3, #0]
      __HAL_RCC_BACKUPRESET_RELEASE();
 80066ae:	4b2c      	ldr	r3, [pc, #176]	; (8006760 <HAL_RCCEx_PeriphCLKConfig+0x378>)
 80066b0:	2200      	movs	r2, #0
 80066b2:	601a      	str	r2, [r3, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = tmpreg1;
 80066b4:	4a29      	ldr	r2, [pc, #164]	; (800675c <HAL_RCCEx_PeriphCLKConfig+0x374>)
 80066b6:	693b      	ldr	r3, [r7, #16]
 80066b8:	6713      	str	r3, [r2, #112]	; 0x70

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if(HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSEON))
 80066ba:	4b28      	ldr	r3, [pc, #160]	; (800675c <HAL_RCCEx_PeriphCLKConfig+0x374>)
 80066bc:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80066be:	f003 0301 	and.w	r3, r3, #1
 80066c2:	2b01      	cmp	r3, #1
 80066c4:	d114      	bne.n	80066f0 <HAL_RCCEx_PeriphCLKConfig+0x308>
      {
        /* Get tick */
        tickstart = HAL_GetTick();
 80066c6:	f7fd fd39 	bl	800413c <HAL_GetTick>
 80066ca:	6178      	str	r0, [r7, #20]

        /* Wait till LSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80066cc:	e00a      	b.n	80066e4 <HAL_RCCEx_PeriphCLKConfig+0x2fc>
        {
          if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80066ce:	f7fd fd35 	bl	800413c <HAL_GetTick>
 80066d2:	4602      	mov	r2, r0
 80066d4:	697b      	ldr	r3, [r7, #20]
 80066d6:	1ad3      	subs	r3, r2, r3
 80066d8:	f241 3288 	movw	r2, #5000	; 0x1388
 80066dc:	4293      	cmp	r3, r2
 80066de:	d901      	bls.n	80066e4 <HAL_RCCEx_PeriphCLKConfig+0x2fc>
          {
            return HAL_TIMEOUT;
 80066e0:	2303      	movs	r3, #3
 80066e2:	e035      	b.n	8006750 <HAL_RCCEx_PeriphCLKConfig+0x368>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80066e4:	4b1d      	ldr	r3, [pc, #116]	; (800675c <HAL_RCCEx_PeriphCLKConfig+0x374>)
 80066e6:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80066e8:	f003 0302 	and.w	r3, r3, #2
 80066ec:	2b00      	cmp	r3, #0
 80066ee:	d0ee      	beq.n	80066ce <HAL_RCCEx_PeriphCLKConfig+0x2e6>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 80066f0:	687b      	ldr	r3, [r7, #4]
 80066f2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80066f4:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80066f8:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 80066fc:	d10d      	bne.n	800671a <HAL_RCCEx_PeriphCLKConfig+0x332>
 80066fe:	4b17      	ldr	r3, [pc, #92]	; (800675c <HAL_RCCEx_PeriphCLKConfig+0x374>)
 8006700:	689b      	ldr	r3, [r3, #8]
 8006702:	f423 12f8 	bic.w	r2, r3, #2031616	; 0x1f0000
 8006706:	687b      	ldr	r3, [r7, #4]
 8006708:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800670a:	f023 4370 	bic.w	r3, r3, #4026531840	; 0xf0000000
 800670e:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8006712:	4912      	ldr	r1, [pc, #72]	; (800675c <HAL_RCCEx_PeriphCLKConfig+0x374>)
 8006714:	4313      	orrs	r3, r2
 8006716:	608b      	str	r3, [r1, #8]
 8006718:	e005      	b.n	8006726 <HAL_RCCEx_PeriphCLKConfig+0x33e>
 800671a:	4b10      	ldr	r3, [pc, #64]	; (800675c <HAL_RCCEx_PeriphCLKConfig+0x374>)
 800671c:	689b      	ldr	r3, [r3, #8]
 800671e:	4a0f      	ldr	r2, [pc, #60]	; (800675c <HAL_RCCEx_PeriphCLKConfig+0x374>)
 8006720:	f423 13f8 	bic.w	r3, r3, #2031616	; 0x1f0000
 8006724:	6093      	str	r3, [r2, #8]
 8006726:	4b0d      	ldr	r3, [pc, #52]	; (800675c <HAL_RCCEx_PeriphCLKConfig+0x374>)
 8006728:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 800672a:	687b      	ldr	r3, [r7, #4]
 800672c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800672e:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8006732:	490a      	ldr	r1, [pc, #40]	; (800675c <HAL_RCCEx_PeriphCLKConfig+0x374>)
 8006734:	4313      	orrs	r3, r2
 8006736:	670b      	str	r3, [r1, #112]	; 0x70
  }
  /*--------------------------------------------------------------------------*/

  /*---------------------------- TIM configuration ---------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == (RCC_PERIPHCLK_TIM))
 8006738:	687b      	ldr	r3, [r7, #4]
 800673a:	681b      	ldr	r3, [r3, #0]
 800673c:	f003 0310 	and.w	r3, r3, #16
 8006740:	2b00      	cmp	r3, #0
 8006742:	d004      	beq.n	800674e <HAL_RCCEx_PeriphCLKConfig+0x366>
  {
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 8006744:	687b      	ldr	r3, [r7, #4]
 8006746:	f893 202c 	ldrb.w	r2, [r3, #44]	; 0x2c
 800674a:	4b06      	ldr	r3, [pc, #24]	; (8006764 <HAL_RCCEx_PeriphCLKConfig+0x37c>)
 800674c:	601a      	str	r2, [r3, #0]
  }
  return HAL_OK;
 800674e:	2300      	movs	r3, #0
}
 8006750:	4618      	mov	r0, r3
 8006752:	3718      	adds	r7, #24
 8006754:	46bd      	mov	sp, r7
 8006756:	bd80      	pop	{r7, pc}
 8006758:	40007000 	.word	0x40007000
 800675c:	40023800 	.word	0x40023800
 8006760:	42470e40 	.word	0x42470e40
 8006764:	424711e0 	.word	0x424711e0

08006768 <HAL_RTC_Init>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_Init(RTC_HandleTypeDef *hrtc)
{
 8006768:	b580      	push	{r7, lr}
 800676a:	b084      	sub	sp, #16
 800676c:	af00      	add	r7, sp, #0
 800676e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_ERROR;
 8006770:	2301      	movs	r3, #1
 8006772:	73fb      	strb	r3, [r7, #15]

  /* Check RTC handler validity */
  if (hrtc == NULL)
 8006774:	687b      	ldr	r3, [r7, #4]
 8006776:	2b00      	cmp	r3, #0
 8006778:	d101      	bne.n	800677e <HAL_RTC_Init+0x16>
  {
    return HAL_ERROR;
 800677a:	2301      	movs	r3, #1
 800677c:	e066      	b.n	800684c <HAL_RTC_Init+0xe4>
    {
      hrtc->MspDeInitCallback = HAL_RTC_MspDeInit;
    }
  }
#else /* USE_HAL_RTC_REGISTER_CALLBACKS */
  if (hrtc->State == HAL_RTC_STATE_RESET)
 800677e:	687b      	ldr	r3, [r7, #4]
 8006780:	7f5b      	ldrb	r3, [r3, #29]
 8006782:	b2db      	uxtb	r3, r3
 8006784:	2b00      	cmp	r3, #0
 8006786:	d105      	bne.n	8006794 <HAL_RTC_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hrtc->Lock = HAL_UNLOCKED;
 8006788:	687b      	ldr	r3, [r7, #4]
 800678a:	2200      	movs	r2, #0
 800678c:	771a      	strb	r2, [r3, #28]

    /* Initialize RTC MSP */
    HAL_RTC_MspInit(hrtc);
 800678e:	6878      	ldr	r0, [r7, #4]
 8006790:	f7fb fe64 	bl	800245c <HAL_RTC_MspInit>
  }
#endif /* USE_HAL_RTC_REGISTER_CALLBACKS */

  /* Set RTC state */
  hrtc->State = HAL_RTC_STATE_BUSY;
 8006794:	687b      	ldr	r3, [r7, #4]
 8006796:	2202      	movs	r2, #2
 8006798:	775a      	strb	r2, [r3, #29]

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 800679a:	687b      	ldr	r3, [r7, #4]
 800679c:	681b      	ldr	r3, [r3, #0]
 800679e:	22ca      	movs	r2, #202	; 0xca
 80067a0:	625a      	str	r2, [r3, #36]	; 0x24
 80067a2:	687b      	ldr	r3, [r7, #4]
 80067a4:	681b      	ldr	r3, [r3, #0]
 80067a6:	2253      	movs	r2, #83	; 0x53
 80067a8:	625a      	str	r2, [r3, #36]	; 0x24

  /* Enter Initialization mode */
  status = RTC_EnterInitMode(hrtc);
 80067aa:	6878      	ldr	r0, [r7, #4]
 80067ac:	f000 fa45 	bl	8006c3a <RTC_EnterInitMode>
 80067b0:	4603      	mov	r3, r0
 80067b2:	73fb      	strb	r3, [r7, #15]

  if (status == HAL_OK)
 80067b4:	7bfb      	ldrb	r3, [r7, #15]
 80067b6:	2b00      	cmp	r3, #0
 80067b8:	d12c      	bne.n	8006814 <HAL_RTC_Init+0xac>
  {
    /* Clear RTC_CR FMT, OSEL and POL Bits */
    hrtc->Instance->CR &= ((uint32_t)~(RTC_CR_FMT | RTC_CR_OSEL | RTC_CR_POL));
 80067ba:	687b      	ldr	r3, [r7, #4]
 80067bc:	681b      	ldr	r3, [r3, #0]
 80067be:	689b      	ldr	r3, [r3, #8]
 80067c0:	687a      	ldr	r2, [r7, #4]
 80067c2:	6812      	ldr	r2, [r2, #0]
 80067c4:	f423 03e0 	bic.w	r3, r3, #7340032	; 0x700000
 80067c8:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80067cc:	6093      	str	r3, [r2, #8]
    /* Set RTC_CR register */
    hrtc->Instance->CR |= (uint32_t)(hrtc->Init.HourFormat | hrtc->Init.OutPut | hrtc->Init.OutPutPolarity);
 80067ce:	687b      	ldr	r3, [r7, #4]
 80067d0:	681b      	ldr	r3, [r3, #0]
 80067d2:	6899      	ldr	r1, [r3, #8]
 80067d4:	687b      	ldr	r3, [r7, #4]
 80067d6:	685a      	ldr	r2, [r3, #4]
 80067d8:	687b      	ldr	r3, [r7, #4]
 80067da:	691b      	ldr	r3, [r3, #16]
 80067dc:	431a      	orrs	r2, r3
 80067de:	687b      	ldr	r3, [r7, #4]
 80067e0:	695b      	ldr	r3, [r3, #20]
 80067e2:	431a      	orrs	r2, r3
 80067e4:	687b      	ldr	r3, [r7, #4]
 80067e6:	681b      	ldr	r3, [r3, #0]
 80067e8:	430a      	orrs	r2, r1
 80067ea:	609a      	str	r2, [r3, #8]

    /* Configure the RTC PRER */
    hrtc->Instance->PRER = (uint32_t)(hrtc->Init.SynchPrediv);
 80067ec:	687b      	ldr	r3, [r7, #4]
 80067ee:	681b      	ldr	r3, [r3, #0]
 80067f0:	687a      	ldr	r2, [r7, #4]
 80067f2:	68d2      	ldr	r2, [r2, #12]
 80067f4:	611a      	str	r2, [r3, #16]
    hrtc->Instance->PRER |= (uint32_t)(hrtc->Init.AsynchPrediv << RTC_PRER_PREDIV_A_Pos);
 80067f6:	687b      	ldr	r3, [r7, #4]
 80067f8:	681b      	ldr	r3, [r3, #0]
 80067fa:	6919      	ldr	r1, [r3, #16]
 80067fc:	687b      	ldr	r3, [r7, #4]
 80067fe:	689b      	ldr	r3, [r3, #8]
 8006800:	041a      	lsls	r2, r3, #16
 8006802:	687b      	ldr	r3, [r7, #4]
 8006804:	681b      	ldr	r3, [r3, #0]
 8006806:	430a      	orrs	r2, r1
 8006808:	611a      	str	r2, [r3, #16]

    /* Exit Initialization mode */
    status = RTC_ExitInitMode(hrtc);
 800680a:	6878      	ldr	r0, [r7, #4]
 800680c:	f000 fa4c 	bl	8006ca8 <RTC_ExitInitMode>
 8006810:	4603      	mov	r3, r0
 8006812:	73fb      	strb	r3, [r7, #15]
  }

  if (status == HAL_OK)
 8006814:	7bfb      	ldrb	r3, [r7, #15]
 8006816:	2b00      	cmp	r3, #0
 8006818:	d113      	bne.n	8006842 <HAL_RTC_Init+0xda>
  {
    hrtc->Instance->TAFCR &= (uint32_t)~RTC_OUTPUT_TYPE_PUSHPULL;
 800681a:	687b      	ldr	r3, [r7, #4]
 800681c:	681b      	ldr	r3, [r3, #0]
 800681e:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8006820:	687b      	ldr	r3, [r7, #4]
 8006822:	681b      	ldr	r3, [r3, #0]
 8006824:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 8006828:	641a      	str	r2, [r3, #64]	; 0x40
    hrtc->Instance->TAFCR |= (uint32_t)(hrtc->Init.OutPutType);
 800682a:	687b      	ldr	r3, [r7, #4]
 800682c:	681b      	ldr	r3, [r3, #0]
 800682e:	6c19      	ldr	r1, [r3, #64]	; 0x40
 8006830:	687b      	ldr	r3, [r7, #4]
 8006832:	699a      	ldr	r2, [r3, #24]
 8006834:	687b      	ldr	r3, [r7, #4]
 8006836:	681b      	ldr	r3, [r3, #0]
 8006838:	430a      	orrs	r2, r1
 800683a:	641a      	str	r2, [r3, #64]	; 0x40

    hrtc->State = HAL_RTC_STATE_READY;
 800683c:	687b      	ldr	r3, [r7, #4]
 800683e:	2201      	movs	r2, #1
 8006840:	775a      	strb	r2, [r3, #29]
  }

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8006842:	687b      	ldr	r3, [r7, #4]
 8006844:	681b      	ldr	r3, [r3, #0]
 8006846:	22ff      	movs	r2, #255	; 0xff
 8006848:	625a      	str	r2, [r3, #36]	; 0x24

  return status;
 800684a:	7bfb      	ldrb	r3, [r7, #15]
}
 800684c:	4618      	mov	r0, r3
 800684e:	3710      	adds	r7, #16
 8006850:	46bd      	mov	sp, r7
 8006852:	bd80      	pop	{r7, pc}

08006854 <HAL_RTC_SetTime>:
  *            @arg RTC_FORMAT_BIN: Binary data format
  *            @arg RTC_FORMAT_BCD: BCD data format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_SetTime(RTC_HandleTypeDef *hrtc, RTC_TimeTypeDef *sTime, uint32_t Format)
{
 8006854:	b590      	push	{r4, r7, lr}
 8006856:	b087      	sub	sp, #28
 8006858:	af00      	add	r7, sp, #0
 800685a:	60f8      	str	r0, [r7, #12]
 800685c:	60b9      	str	r1, [r7, #8]
 800685e:	607a      	str	r2, [r7, #4]
  uint32_t tmpreg = 0U;
 8006860:	2300      	movs	r3, #0
 8006862:	617b      	str	r3, [r7, #20]
  assert_param(IS_RTC_FORMAT(Format));
  assert_param(IS_RTC_DAYLIGHT_SAVING(sTime->DayLightSaving));
  assert_param(IS_RTC_STORE_OPERATION(sTime->StoreOperation));

  /* Process Locked */
  __HAL_LOCK(hrtc);
 8006864:	68fb      	ldr	r3, [r7, #12]
 8006866:	7f1b      	ldrb	r3, [r3, #28]
 8006868:	2b01      	cmp	r3, #1
 800686a:	d101      	bne.n	8006870 <HAL_RTC_SetTime+0x1c>
 800686c:	2302      	movs	r3, #2
 800686e:	e087      	b.n	8006980 <HAL_RTC_SetTime+0x12c>
 8006870:	68fb      	ldr	r3, [r7, #12]
 8006872:	2201      	movs	r2, #1
 8006874:	771a      	strb	r2, [r3, #28]

  hrtc->State = HAL_RTC_STATE_BUSY;
 8006876:	68fb      	ldr	r3, [r7, #12]
 8006878:	2202      	movs	r2, #2
 800687a:	775a      	strb	r2, [r3, #29]

  if (Format == RTC_FORMAT_BIN)
 800687c:	687b      	ldr	r3, [r7, #4]
 800687e:	2b00      	cmp	r3, #0
 8006880:	d126      	bne.n	80068d0 <HAL_RTC_SetTime+0x7c>
  {
    if ((hrtc->Instance->CR & RTC_CR_FMT) != 0U)
 8006882:	68fb      	ldr	r3, [r7, #12]
 8006884:	681b      	ldr	r3, [r3, #0]
 8006886:	689b      	ldr	r3, [r3, #8]
 8006888:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800688c:	2b00      	cmp	r3, #0
 800688e:	d102      	bne.n	8006896 <HAL_RTC_SetTime+0x42>
      assert_param(IS_RTC_HOUR12(sTime->Hours));
      assert_param(IS_RTC_HOURFORMAT12(sTime->TimeFormat));
    }
    else
    {
      sTime->TimeFormat = 0x00U;
 8006890:	68bb      	ldr	r3, [r7, #8]
 8006892:	2200      	movs	r2, #0
 8006894:	70da      	strb	r2, [r3, #3]
      assert_param(IS_RTC_HOUR24(sTime->Hours));
    }
    assert_param(IS_RTC_MINUTES(sTime->Minutes));
    assert_param(IS_RTC_SECONDS(sTime->Seconds));

    tmpreg = (uint32_t)(( (uint32_t)RTC_ByteToBcd2(sTime->Hours)   << RTC_TR_HU_Pos)  | \
 8006896:	68bb      	ldr	r3, [r7, #8]
 8006898:	781b      	ldrb	r3, [r3, #0]
 800689a:	4618      	mov	r0, r3
 800689c:	f000 fa29 	bl	8006cf2 <RTC_ByteToBcd2>
 80068a0:	4603      	mov	r3, r0
 80068a2:	041c      	lsls	r4, r3, #16
                        ( (uint32_t)RTC_ByteToBcd2(sTime->Minutes) << RTC_TR_MNU_Pos) | \
 80068a4:	68bb      	ldr	r3, [r7, #8]
 80068a6:	785b      	ldrb	r3, [r3, #1]
 80068a8:	4618      	mov	r0, r3
 80068aa:	f000 fa22 	bl	8006cf2 <RTC_ByteToBcd2>
 80068ae:	4603      	mov	r3, r0
 80068b0:	021b      	lsls	r3, r3, #8
    tmpreg = (uint32_t)(( (uint32_t)RTC_ByteToBcd2(sTime->Hours)   << RTC_TR_HU_Pos)  | \
 80068b2:	431c      	orrs	r4, r3
                        ( (uint32_t)RTC_ByteToBcd2(sTime->Seconds))                   | \
 80068b4:	68bb      	ldr	r3, [r7, #8]
 80068b6:	789b      	ldrb	r3, [r3, #2]
 80068b8:	4618      	mov	r0, r3
 80068ba:	f000 fa1a 	bl	8006cf2 <RTC_ByteToBcd2>
 80068be:	4603      	mov	r3, r0
                        ( (uint32_t)RTC_ByteToBcd2(sTime->Minutes) << RTC_TR_MNU_Pos) | \
 80068c0:	ea44 0203 	orr.w	r2, r4, r3
                        (((uint32_t)sTime->TimeFormat)             << RTC_TR_PM_Pos));
 80068c4:	68bb      	ldr	r3, [r7, #8]
 80068c6:	78db      	ldrb	r3, [r3, #3]
 80068c8:	059b      	lsls	r3, r3, #22
    tmpreg = (uint32_t)(( (uint32_t)RTC_ByteToBcd2(sTime->Hours)   << RTC_TR_HU_Pos)  | \
 80068ca:	4313      	orrs	r3, r2
 80068cc:	617b      	str	r3, [r7, #20]
 80068ce:	e018      	b.n	8006902 <HAL_RTC_SetTime+0xae>
  }
  else
  {
    if ((hrtc->Instance->CR & RTC_CR_FMT) != 0U)
 80068d0:	68fb      	ldr	r3, [r7, #12]
 80068d2:	681b      	ldr	r3, [r3, #0]
 80068d4:	689b      	ldr	r3, [r3, #8]
 80068d6:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80068da:	2b00      	cmp	r3, #0
 80068dc:	d102      	bne.n	80068e4 <HAL_RTC_SetTime+0x90>
      assert_param(IS_RTC_HOUR12(RTC_Bcd2ToByte(sTime->Hours)));
      assert_param(IS_RTC_HOURFORMAT12(sTime->TimeFormat));
    }
    else
    {
      sTime->TimeFormat = 0x00U;
 80068de:	68bb      	ldr	r3, [r7, #8]
 80068e0:	2200      	movs	r2, #0
 80068e2:	70da      	strb	r2, [r3, #3]
      assert_param(IS_RTC_HOUR24(RTC_Bcd2ToByte(sTime->Hours)));
    }
    assert_param(IS_RTC_MINUTES(RTC_Bcd2ToByte(sTime->Minutes)));
    assert_param(IS_RTC_SECONDS(RTC_Bcd2ToByte(sTime->Seconds)));
    tmpreg = (((uint32_t)(sTime->Hours)      << RTC_TR_HU_Pos)  | \
 80068e4:	68bb      	ldr	r3, [r7, #8]
 80068e6:	781b      	ldrb	r3, [r3, #0]
 80068e8:	041a      	lsls	r2, r3, #16
              ((uint32_t)(sTime->Minutes)    << RTC_TR_MNU_Pos) | \
 80068ea:	68bb      	ldr	r3, [r7, #8]
 80068ec:	785b      	ldrb	r3, [r3, #1]
 80068ee:	021b      	lsls	r3, r3, #8
    tmpreg = (((uint32_t)(sTime->Hours)      << RTC_TR_HU_Pos)  | \
 80068f0:	4313      	orrs	r3, r2
              ((uint32_t) sTime->Seconds)                       | \
 80068f2:	68ba      	ldr	r2, [r7, #8]
 80068f4:	7892      	ldrb	r2, [r2, #2]
              ((uint32_t)(sTime->Minutes)    << RTC_TR_MNU_Pos) | \
 80068f6:	431a      	orrs	r2, r3
              ((uint32_t)(sTime->TimeFormat) << RTC_TR_PM_Pos));
 80068f8:	68bb      	ldr	r3, [r7, #8]
 80068fa:	78db      	ldrb	r3, [r3, #3]
 80068fc:	059b      	lsls	r3, r3, #22
    tmpreg = (((uint32_t)(sTime->Hours)      << RTC_TR_HU_Pos)  | \
 80068fe:	4313      	orrs	r3, r2
 8006900:	617b      	str	r3, [r7, #20]
  }

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8006902:	68fb      	ldr	r3, [r7, #12]
 8006904:	681b      	ldr	r3, [r3, #0]
 8006906:	22ca      	movs	r2, #202	; 0xca
 8006908:	625a      	str	r2, [r3, #36]	; 0x24
 800690a:	68fb      	ldr	r3, [r7, #12]
 800690c:	681b      	ldr	r3, [r3, #0]
 800690e:	2253      	movs	r2, #83	; 0x53
 8006910:	625a      	str	r2, [r3, #36]	; 0x24

  /* Enter Initialization mode */
  status = RTC_EnterInitMode(hrtc);
 8006912:	68f8      	ldr	r0, [r7, #12]
 8006914:	f000 f991 	bl	8006c3a <RTC_EnterInitMode>
 8006918:	4603      	mov	r3, r0
 800691a:	74fb      	strb	r3, [r7, #19]

  if (status == HAL_OK)
 800691c:	7cfb      	ldrb	r3, [r7, #19]
 800691e:	2b00      	cmp	r3, #0
 8006920:	d120      	bne.n	8006964 <HAL_RTC_SetTime+0x110>
  {
    /* Set the RTC_TR register */
    hrtc->Instance->TR = (uint32_t)(tmpreg & RTC_TR_RESERVED_MASK);
 8006922:	68fb      	ldr	r3, [r7, #12]
 8006924:	681a      	ldr	r2, [r3, #0]
 8006926:	697b      	ldr	r3, [r7, #20]
 8006928:	f003 337f 	and.w	r3, r3, #2139062143	; 0x7f7f7f7f
 800692c:	f023 43fe 	bic.w	r3, r3, #2130706432	; 0x7f000000
 8006930:	6013      	str	r3, [r2, #0]

    /* Clear the bits to be configured (Deprecated. Use HAL_RTC_DST_xxx functions instead) */
    hrtc->Instance->CR &= (uint32_t)~RTC_CR_BKP;
 8006932:	68fb      	ldr	r3, [r7, #12]
 8006934:	681b      	ldr	r3, [r3, #0]
 8006936:	689a      	ldr	r2, [r3, #8]
 8006938:	68fb      	ldr	r3, [r7, #12]
 800693a:	681b      	ldr	r3, [r3, #0]
 800693c:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 8006940:	609a      	str	r2, [r3, #8]

    /* Configure the RTC_CR register (Deprecated. Use HAL_RTC_DST_xxx functions instead) */
    hrtc->Instance->CR |= (uint32_t)(sTime->DayLightSaving | sTime->StoreOperation);
 8006942:	68fb      	ldr	r3, [r7, #12]
 8006944:	681b      	ldr	r3, [r3, #0]
 8006946:	6899      	ldr	r1, [r3, #8]
 8006948:	68bb      	ldr	r3, [r7, #8]
 800694a:	68da      	ldr	r2, [r3, #12]
 800694c:	68bb      	ldr	r3, [r7, #8]
 800694e:	691b      	ldr	r3, [r3, #16]
 8006950:	431a      	orrs	r2, r3
 8006952:	68fb      	ldr	r3, [r7, #12]
 8006954:	681b      	ldr	r3, [r3, #0]
 8006956:	430a      	orrs	r2, r1
 8006958:	609a      	str	r2, [r3, #8]

    /* Exit Initialization mode */
    status = RTC_ExitInitMode(hrtc);
 800695a:	68f8      	ldr	r0, [r7, #12]
 800695c:	f000 f9a4 	bl	8006ca8 <RTC_ExitInitMode>
 8006960:	4603      	mov	r3, r0
 8006962:	74fb      	strb	r3, [r7, #19]
  }

  if (status == HAL_OK)
 8006964:	7cfb      	ldrb	r3, [r7, #19]
 8006966:	2b00      	cmp	r3, #0
 8006968:	d102      	bne.n	8006970 <HAL_RTC_SetTime+0x11c>
  {
    hrtc->State = HAL_RTC_STATE_READY;
 800696a:	68fb      	ldr	r3, [r7, #12]
 800696c:	2201      	movs	r2, #1
 800696e:	775a      	strb	r2, [r3, #29]
  }

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8006970:	68fb      	ldr	r3, [r7, #12]
 8006972:	681b      	ldr	r3, [r3, #0]
 8006974:	22ff      	movs	r2, #255	; 0xff
 8006976:	625a      	str	r2, [r3, #36]	; 0x24

  /* Process Unlocked */
  __HAL_UNLOCK(hrtc);
 8006978:	68fb      	ldr	r3, [r7, #12]
 800697a:	2200      	movs	r2, #0
 800697c:	771a      	strb	r2, [r3, #28]

  return status;
 800697e:	7cfb      	ldrb	r3, [r7, #19]
}
 8006980:	4618      	mov	r0, r3
 8006982:	371c      	adds	r7, #28
 8006984:	46bd      	mov	sp, r7
 8006986:	bd90      	pop	{r4, r7, pc}

08006988 <HAL_RTC_GetTime>:
  *        until current date is read to ensure consistency between the time and
  *        date values.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_GetTime(RTC_HandleTypeDef *hrtc, RTC_TimeTypeDef *sTime, uint32_t Format)
{
 8006988:	b580      	push	{r7, lr}
 800698a:	b086      	sub	sp, #24
 800698c:	af00      	add	r7, sp, #0
 800698e:	60f8      	str	r0, [r7, #12]
 8006990:	60b9      	str	r1, [r7, #8]
 8006992:	607a      	str	r2, [r7, #4]
  uint32_t tmpreg = 0U;
 8006994:	2300      	movs	r3, #0
 8006996:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_RTC_FORMAT(Format));

  /* Get subseconds value from the corresponding register */
  sTime->SubSeconds = (uint32_t)(hrtc->Instance->SSR);
 8006998:	68fb      	ldr	r3, [r7, #12]
 800699a:	681b      	ldr	r3, [r3, #0]
 800699c:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 800699e:	68bb      	ldr	r3, [r7, #8]
 80069a0:	605a      	str	r2, [r3, #4]

  /* Get SecondFraction structure field from the corresponding register field*/
  sTime->SecondFraction = (uint32_t)(hrtc->Instance->PRER & RTC_PRER_PREDIV_S);
 80069a2:	68fb      	ldr	r3, [r7, #12]
 80069a4:	681b      	ldr	r3, [r3, #0]
 80069a6:	691b      	ldr	r3, [r3, #16]
 80069a8:	f3c3 020e 	ubfx	r2, r3, #0, #15
 80069ac:	68bb      	ldr	r3, [r7, #8]
 80069ae:	609a      	str	r2, [r3, #8]

  /* Get the TR register */
  tmpreg = (uint32_t)(hrtc->Instance->TR & RTC_TR_RESERVED_MASK);
 80069b0:	68fb      	ldr	r3, [r7, #12]
 80069b2:	681b      	ldr	r3, [r3, #0]
 80069b4:	681b      	ldr	r3, [r3, #0]
 80069b6:	f003 337f 	and.w	r3, r3, #2139062143	; 0x7f7f7f7f
 80069ba:	f023 43fe 	bic.w	r3, r3, #2130706432	; 0x7f000000
 80069be:	617b      	str	r3, [r7, #20]

  /* Fill the structure fields with the read parameters */
  sTime->Hours      = (uint8_t)((tmpreg & (RTC_TR_HT  | RTC_TR_HU))  >> RTC_TR_HU_Pos);
 80069c0:	697b      	ldr	r3, [r7, #20]
 80069c2:	0c1b      	lsrs	r3, r3, #16
 80069c4:	b2db      	uxtb	r3, r3
 80069c6:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 80069ca:	b2da      	uxtb	r2, r3
 80069cc:	68bb      	ldr	r3, [r7, #8]
 80069ce:	701a      	strb	r2, [r3, #0]
  sTime->Minutes    = (uint8_t)((tmpreg & (RTC_TR_MNT | RTC_TR_MNU)) >> RTC_TR_MNU_Pos);
 80069d0:	697b      	ldr	r3, [r7, #20]
 80069d2:	0a1b      	lsrs	r3, r3, #8
 80069d4:	b2db      	uxtb	r3, r3
 80069d6:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 80069da:	b2da      	uxtb	r2, r3
 80069dc:	68bb      	ldr	r3, [r7, #8]
 80069de:	705a      	strb	r2, [r3, #1]
  sTime->Seconds    = (uint8_t)( tmpreg & (RTC_TR_ST  | RTC_TR_SU));
 80069e0:	697b      	ldr	r3, [r7, #20]
 80069e2:	b2db      	uxtb	r3, r3
 80069e4:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 80069e8:	b2da      	uxtb	r2, r3
 80069ea:	68bb      	ldr	r3, [r7, #8]
 80069ec:	709a      	strb	r2, [r3, #2]
  sTime->TimeFormat = (uint8_t)((tmpreg & (RTC_TR_PM))               >> RTC_TR_PM_Pos);
 80069ee:	697b      	ldr	r3, [r7, #20]
 80069f0:	0d9b      	lsrs	r3, r3, #22
 80069f2:	b2db      	uxtb	r3, r3
 80069f4:	f003 0301 	and.w	r3, r3, #1
 80069f8:	b2da      	uxtb	r2, r3
 80069fa:	68bb      	ldr	r3, [r7, #8]
 80069fc:	70da      	strb	r2, [r3, #3]

  /* Check the input parameters format */
  if (Format == RTC_FORMAT_BIN)
 80069fe:	687b      	ldr	r3, [r7, #4]
 8006a00:	2b00      	cmp	r3, #0
 8006a02:	d11a      	bne.n	8006a3a <HAL_RTC_GetTime+0xb2>
  {
    /* Convert the time structure parameters to Binary format */
    sTime->Hours = (uint8_t)RTC_Bcd2ToByte(sTime->Hours);
 8006a04:	68bb      	ldr	r3, [r7, #8]
 8006a06:	781b      	ldrb	r3, [r3, #0]
 8006a08:	4618      	mov	r0, r3
 8006a0a:	f000 f98f 	bl	8006d2c <RTC_Bcd2ToByte>
 8006a0e:	4603      	mov	r3, r0
 8006a10:	461a      	mov	r2, r3
 8006a12:	68bb      	ldr	r3, [r7, #8]
 8006a14:	701a      	strb	r2, [r3, #0]
    sTime->Minutes = (uint8_t)RTC_Bcd2ToByte(sTime->Minutes);
 8006a16:	68bb      	ldr	r3, [r7, #8]
 8006a18:	785b      	ldrb	r3, [r3, #1]
 8006a1a:	4618      	mov	r0, r3
 8006a1c:	f000 f986 	bl	8006d2c <RTC_Bcd2ToByte>
 8006a20:	4603      	mov	r3, r0
 8006a22:	461a      	mov	r2, r3
 8006a24:	68bb      	ldr	r3, [r7, #8]
 8006a26:	705a      	strb	r2, [r3, #1]
    sTime->Seconds = (uint8_t)RTC_Bcd2ToByte(sTime->Seconds);
 8006a28:	68bb      	ldr	r3, [r7, #8]
 8006a2a:	789b      	ldrb	r3, [r3, #2]
 8006a2c:	4618      	mov	r0, r3
 8006a2e:	f000 f97d 	bl	8006d2c <RTC_Bcd2ToByte>
 8006a32:	4603      	mov	r3, r0
 8006a34:	461a      	mov	r2, r3
 8006a36:	68bb      	ldr	r3, [r7, #8]
 8006a38:	709a      	strb	r2, [r3, #2]
  }

  return HAL_OK;
 8006a3a:	2300      	movs	r3, #0
}
 8006a3c:	4618      	mov	r0, r3
 8006a3e:	3718      	adds	r7, #24
 8006a40:	46bd      	mov	sp, r7
 8006a42:	bd80      	pop	{r7, pc}

08006a44 <HAL_RTC_SetDate>:
  *            @arg RTC_FORMAT_BIN: Binary data format
  *            @arg RTC_FORMAT_BCD: BCD data format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_SetDate(RTC_HandleTypeDef *hrtc, RTC_DateTypeDef *sDate, uint32_t Format)
{
 8006a44:	b590      	push	{r4, r7, lr}
 8006a46:	b087      	sub	sp, #28
 8006a48:	af00      	add	r7, sp, #0
 8006a4a:	60f8      	str	r0, [r7, #12]
 8006a4c:	60b9      	str	r1, [r7, #8]
 8006a4e:	607a      	str	r2, [r7, #4]
  uint32_t datetmpreg = 0U;
 8006a50:	2300      	movs	r3, #0
 8006a52:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_RTC_FORMAT(Format));

  /* Process Locked */
  __HAL_LOCK(hrtc);
 8006a54:	68fb      	ldr	r3, [r7, #12]
 8006a56:	7f1b      	ldrb	r3, [r3, #28]
 8006a58:	2b01      	cmp	r3, #1
 8006a5a:	d101      	bne.n	8006a60 <HAL_RTC_SetDate+0x1c>
 8006a5c:	2302      	movs	r3, #2
 8006a5e:	e071      	b.n	8006b44 <HAL_RTC_SetDate+0x100>
 8006a60:	68fb      	ldr	r3, [r7, #12]
 8006a62:	2201      	movs	r2, #1
 8006a64:	771a      	strb	r2, [r3, #28]

  hrtc->State = HAL_RTC_STATE_BUSY;
 8006a66:	68fb      	ldr	r3, [r7, #12]
 8006a68:	2202      	movs	r2, #2
 8006a6a:	775a      	strb	r2, [r3, #29]

  if ((Format == RTC_FORMAT_BIN) && ((sDate->Month & 0x10U) == 0x10U))
 8006a6c:	687b      	ldr	r3, [r7, #4]
 8006a6e:	2b00      	cmp	r3, #0
 8006a70:	d10e      	bne.n	8006a90 <HAL_RTC_SetDate+0x4c>
 8006a72:	68bb      	ldr	r3, [r7, #8]
 8006a74:	785b      	ldrb	r3, [r3, #1]
 8006a76:	f003 0310 	and.w	r3, r3, #16
 8006a7a:	2b00      	cmp	r3, #0
 8006a7c:	d008      	beq.n	8006a90 <HAL_RTC_SetDate+0x4c>
  {
    sDate->Month = (uint8_t)((sDate->Month & (uint8_t)~(0x10U)) + (uint8_t)0x0AU);
 8006a7e:	68bb      	ldr	r3, [r7, #8]
 8006a80:	785b      	ldrb	r3, [r3, #1]
 8006a82:	f023 0310 	bic.w	r3, r3, #16
 8006a86:	b2db      	uxtb	r3, r3
 8006a88:	330a      	adds	r3, #10
 8006a8a:	b2da      	uxtb	r2, r3
 8006a8c:	68bb      	ldr	r3, [r7, #8]
 8006a8e:	705a      	strb	r2, [r3, #1]
  }

  assert_param(IS_RTC_WEEKDAY(sDate->WeekDay));

  if (Format == RTC_FORMAT_BIN)
 8006a90:	687b      	ldr	r3, [r7, #4]
 8006a92:	2b00      	cmp	r3, #0
 8006a94:	d11c      	bne.n	8006ad0 <HAL_RTC_SetDate+0x8c>
  {
    assert_param(IS_RTC_YEAR(sDate->Year));
    assert_param(IS_RTC_MONTH(sDate->Month));
    assert_param(IS_RTC_DATE(sDate->Date));

    datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year)  << RTC_DR_YU_Pos) | \
 8006a96:	68bb      	ldr	r3, [r7, #8]
 8006a98:	78db      	ldrb	r3, [r3, #3]
 8006a9a:	4618      	mov	r0, r3
 8006a9c:	f000 f929 	bl	8006cf2 <RTC_ByteToBcd2>
 8006aa0:	4603      	mov	r3, r0
 8006aa2:	041c      	lsls	r4, r3, #16
                  ((uint32_t)RTC_ByteToBcd2(sDate->Month) << RTC_DR_MU_Pos) | \
 8006aa4:	68bb      	ldr	r3, [r7, #8]
 8006aa6:	785b      	ldrb	r3, [r3, #1]
 8006aa8:	4618      	mov	r0, r3
 8006aaa:	f000 f922 	bl	8006cf2 <RTC_ByteToBcd2>
 8006aae:	4603      	mov	r3, r0
 8006ab0:	021b      	lsls	r3, r3, #8
    datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year)  << RTC_DR_YU_Pos) | \
 8006ab2:	431c      	orrs	r4, r3
                  ((uint32_t)RTC_ByteToBcd2(sDate->Date))                   | \
 8006ab4:	68bb      	ldr	r3, [r7, #8]
 8006ab6:	789b      	ldrb	r3, [r3, #2]
 8006ab8:	4618      	mov	r0, r3
 8006aba:	f000 f91a 	bl	8006cf2 <RTC_ByteToBcd2>
 8006abe:	4603      	mov	r3, r0
                  ((uint32_t)RTC_ByteToBcd2(sDate->Month) << RTC_DR_MU_Pos) | \
 8006ac0:	ea44 0203 	orr.w	r2, r4, r3
                  ((uint32_t)sDate->WeekDay               << RTC_DR_WDU_Pos));
 8006ac4:	68bb      	ldr	r3, [r7, #8]
 8006ac6:	781b      	ldrb	r3, [r3, #0]
 8006ac8:	035b      	lsls	r3, r3, #13
    datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year)  << RTC_DR_YU_Pos) | \
 8006aca:	4313      	orrs	r3, r2
 8006acc:	617b      	str	r3, [r7, #20]
 8006ace:	e00e      	b.n	8006aee <HAL_RTC_SetDate+0xaa>
  {
    assert_param(IS_RTC_YEAR(RTC_Bcd2ToByte(sDate->Year)));
    assert_param(IS_RTC_MONTH(RTC_Bcd2ToByte(sDate->Month)));
    assert_param(IS_RTC_DATE(RTC_Bcd2ToByte(sDate->Date)));

    datetmpreg = ((((uint32_t)sDate->Year)    << RTC_DR_YU_Pos) | \
 8006ad0:	68bb      	ldr	r3, [r7, #8]
 8006ad2:	78db      	ldrb	r3, [r3, #3]
 8006ad4:	041a      	lsls	r2, r3, #16
                  (((uint32_t)sDate->Month)   << RTC_DR_MU_Pos) | \
 8006ad6:	68bb      	ldr	r3, [r7, #8]
 8006ad8:	785b      	ldrb	r3, [r3, #1]
 8006ada:	021b      	lsls	r3, r3, #8
    datetmpreg = ((((uint32_t)sDate->Year)    << RTC_DR_YU_Pos) | \
 8006adc:	4313      	orrs	r3, r2
                  ((uint32_t) sDate->Date)                      | \
 8006ade:	68ba      	ldr	r2, [r7, #8]
 8006ae0:	7892      	ldrb	r2, [r2, #2]
                  (((uint32_t)sDate->Month)   << RTC_DR_MU_Pos) | \
 8006ae2:	431a      	orrs	r2, r3
                  (((uint32_t)sDate->WeekDay) << RTC_DR_WDU_Pos));
 8006ae4:	68bb      	ldr	r3, [r7, #8]
 8006ae6:	781b      	ldrb	r3, [r3, #0]
 8006ae8:	035b      	lsls	r3, r3, #13
    datetmpreg = ((((uint32_t)sDate->Year)    << RTC_DR_YU_Pos) | \
 8006aea:	4313      	orrs	r3, r2
 8006aec:	617b      	str	r3, [r7, #20]
  }

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8006aee:	68fb      	ldr	r3, [r7, #12]
 8006af0:	681b      	ldr	r3, [r3, #0]
 8006af2:	22ca      	movs	r2, #202	; 0xca
 8006af4:	625a      	str	r2, [r3, #36]	; 0x24
 8006af6:	68fb      	ldr	r3, [r7, #12]
 8006af8:	681b      	ldr	r3, [r3, #0]
 8006afa:	2253      	movs	r2, #83	; 0x53
 8006afc:	625a      	str	r2, [r3, #36]	; 0x24

  /* Enter Initialization mode */
  status = RTC_EnterInitMode(hrtc);
 8006afe:	68f8      	ldr	r0, [r7, #12]
 8006b00:	f000 f89b 	bl	8006c3a <RTC_EnterInitMode>
 8006b04:	4603      	mov	r3, r0
 8006b06:	74fb      	strb	r3, [r7, #19]

  if (status == HAL_OK)
 8006b08:	7cfb      	ldrb	r3, [r7, #19]
 8006b0a:	2b00      	cmp	r3, #0
 8006b0c:	d10c      	bne.n	8006b28 <HAL_RTC_SetDate+0xe4>
  {
    /* Set the RTC_DR register */
    hrtc->Instance->DR = (uint32_t)(datetmpreg & RTC_DR_RESERVED_MASK);
 8006b0e:	68fb      	ldr	r3, [r7, #12]
 8006b10:	681a      	ldr	r2, [r3, #0]
 8006b12:	697b      	ldr	r3, [r7, #20]
 8006b14:	f023 437f 	bic.w	r3, r3, #4278190080	; 0xff000000
 8006b18:	f023 03c0 	bic.w	r3, r3, #192	; 0xc0
 8006b1c:	6053      	str	r3, [r2, #4]

    /* Exit Initialization mode */
    status = RTC_ExitInitMode(hrtc);
 8006b1e:	68f8      	ldr	r0, [r7, #12]
 8006b20:	f000 f8c2 	bl	8006ca8 <RTC_ExitInitMode>
 8006b24:	4603      	mov	r3, r0
 8006b26:	74fb      	strb	r3, [r7, #19]
  }

  if (status == HAL_OK)
 8006b28:	7cfb      	ldrb	r3, [r7, #19]
 8006b2a:	2b00      	cmp	r3, #0
 8006b2c:	d102      	bne.n	8006b34 <HAL_RTC_SetDate+0xf0>
  {
    hrtc->State = HAL_RTC_STATE_READY;
 8006b2e:	68fb      	ldr	r3, [r7, #12]
 8006b30:	2201      	movs	r2, #1
 8006b32:	775a      	strb	r2, [r3, #29]
  }

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8006b34:	68fb      	ldr	r3, [r7, #12]
 8006b36:	681b      	ldr	r3, [r3, #0]
 8006b38:	22ff      	movs	r2, #255	; 0xff
 8006b3a:	625a      	str	r2, [r3, #36]	; 0x24

  /* Process Unlocked */
  __HAL_UNLOCK(hrtc);
 8006b3c:	68fb      	ldr	r3, [r7, #12]
 8006b3e:	2200      	movs	r2, #0
 8006b40:	771a      	strb	r2, [r3, #28]

  return status;
 8006b42:	7cfb      	ldrb	r3, [r7, #19]
}
 8006b44:	4618      	mov	r0, r3
 8006b46:	371c      	adds	r7, #28
 8006b48:	46bd      	mov	sp, r7
 8006b4a:	bd90      	pop	{r4, r7, pc}

08006b4c <HAL_RTC_GetDate>:
  *        until current date is read to ensure consistency between the time and
  *        date values.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_GetDate(RTC_HandleTypeDef *hrtc, RTC_DateTypeDef *sDate, uint32_t Format)
{
 8006b4c:	b580      	push	{r7, lr}
 8006b4e:	b086      	sub	sp, #24
 8006b50:	af00      	add	r7, sp, #0
 8006b52:	60f8      	str	r0, [r7, #12]
 8006b54:	60b9      	str	r1, [r7, #8]
 8006b56:	607a      	str	r2, [r7, #4]
  uint32_t datetmpreg = 0U;
 8006b58:	2300      	movs	r3, #0
 8006b5a:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_RTC_FORMAT(Format));

  /* Get the DR register */
  datetmpreg = (uint32_t)(hrtc->Instance->DR & RTC_DR_RESERVED_MASK);
 8006b5c:	68fb      	ldr	r3, [r7, #12]
 8006b5e:	681b      	ldr	r3, [r3, #0]
 8006b60:	685b      	ldr	r3, [r3, #4]
 8006b62:	f023 437f 	bic.w	r3, r3, #4278190080	; 0xff000000
 8006b66:	f023 03c0 	bic.w	r3, r3, #192	; 0xc0
 8006b6a:	617b      	str	r3, [r7, #20]

  /* Fill the structure fields with the read parameters */
  sDate->Year    = (uint8_t)((datetmpreg & (RTC_DR_YT | RTC_DR_YU)) >> RTC_DR_YU_Pos);
 8006b6c:	697b      	ldr	r3, [r7, #20]
 8006b6e:	0c1b      	lsrs	r3, r3, #16
 8006b70:	b2da      	uxtb	r2, r3
 8006b72:	68bb      	ldr	r3, [r7, #8]
 8006b74:	70da      	strb	r2, [r3, #3]
  sDate->Month   = (uint8_t)((datetmpreg & (RTC_DR_MT | RTC_DR_MU)) >> RTC_DR_MU_Pos);
 8006b76:	697b      	ldr	r3, [r7, #20]
 8006b78:	0a1b      	lsrs	r3, r3, #8
 8006b7a:	b2db      	uxtb	r3, r3
 8006b7c:	f003 031f 	and.w	r3, r3, #31
 8006b80:	b2da      	uxtb	r2, r3
 8006b82:	68bb      	ldr	r3, [r7, #8]
 8006b84:	705a      	strb	r2, [r3, #1]
  sDate->Date    = (uint8_t) (datetmpreg & (RTC_DR_DT | RTC_DR_DU));
 8006b86:	697b      	ldr	r3, [r7, #20]
 8006b88:	b2db      	uxtb	r3, r3
 8006b8a:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8006b8e:	b2da      	uxtb	r2, r3
 8006b90:	68bb      	ldr	r3, [r7, #8]
 8006b92:	709a      	strb	r2, [r3, #2]
  sDate->WeekDay = (uint8_t)((datetmpreg & (RTC_DR_WDU))            >> RTC_DR_WDU_Pos);
 8006b94:	697b      	ldr	r3, [r7, #20]
 8006b96:	0b5b      	lsrs	r3, r3, #13
 8006b98:	b2db      	uxtb	r3, r3
 8006b9a:	f003 0307 	and.w	r3, r3, #7
 8006b9e:	b2da      	uxtb	r2, r3
 8006ba0:	68bb      	ldr	r3, [r7, #8]
 8006ba2:	701a      	strb	r2, [r3, #0]

  /* Check the input parameters format */
  if (Format == RTC_FORMAT_BIN)
 8006ba4:	687b      	ldr	r3, [r7, #4]
 8006ba6:	2b00      	cmp	r3, #0
 8006ba8:	d11a      	bne.n	8006be0 <HAL_RTC_GetDate+0x94>
  {
    /* Convert the date structure parameters to Binary format */
    sDate->Year  = (uint8_t)RTC_Bcd2ToByte(sDate->Year);
 8006baa:	68bb      	ldr	r3, [r7, #8]
 8006bac:	78db      	ldrb	r3, [r3, #3]
 8006bae:	4618      	mov	r0, r3
 8006bb0:	f000 f8bc 	bl	8006d2c <RTC_Bcd2ToByte>
 8006bb4:	4603      	mov	r3, r0
 8006bb6:	461a      	mov	r2, r3
 8006bb8:	68bb      	ldr	r3, [r7, #8]
 8006bba:	70da      	strb	r2, [r3, #3]
    sDate->Month = (uint8_t)RTC_Bcd2ToByte(sDate->Month);
 8006bbc:	68bb      	ldr	r3, [r7, #8]
 8006bbe:	785b      	ldrb	r3, [r3, #1]
 8006bc0:	4618      	mov	r0, r3
 8006bc2:	f000 f8b3 	bl	8006d2c <RTC_Bcd2ToByte>
 8006bc6:	4603      	mov	r3, r0
 8006bc8:	461a      	mov	r2, r3
 8006bca:	68bb      	ldr	r3, [r7, #8]
 8006bcc:	705a      	strb	r2, [r3, #1]
    sDate->Date  = (uint8_t)RTC_Bcd2ToByte(sDate->Date);
 8006bce:	68bb      	ldr	r3, [r7, #8]
 8006bd0:	789b      	ldrb	r3, [r3, #2]
 8006bd2:	4618      	mov	r0, r3
 8006bd4:	f000 f8aa 	bl	8006d2c <RTC_Bcd2ToByte>
 8006bd8:	4603      	mov	r3, r0
 8006bda:	461a      	mov	r2, r3
 8006bdc:	68bb      	ldr	r3, [r7, #8]
 8006bde:	709a      	strb	r2, [r3, #2]
  }
  return HAL_OK;
 8006be0:	2300      	movs	r3, #0
}
 8006be2:	4618      	mov	r0, r3
 8006be4:	3718      	adds	r7, #24
 8006be6:	46bd      	mov	sp, r7
 8006be8:	bd80      	pop	{r7, pc}

08006bea <HAL_RTC_WaitForSynchro>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_WaitForSynchro(RTC_HandleTypeDef *hrtc)
{
 8006bea:	b580      	push	{r7, lr}
 8006bec:	b084      	sub	sp, #16
 8006bee:	af00      	add	r7, sp, #0
 8006bf0:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8006bf2:	2300      	movs	r3, #0
 8006bf4:	60fb      	str	r3, [r7, #12]

  /* Clear RSF flag */
  hrtc->Instance->ISR &= (uint32_t)RTC_RSF_MASK;
 8006bf6:	687b      	ldr	r3, [r7, #4]
 8006bf8:	681b      	ldr	r3, [r3, #0]
 8006bfa:	68da      	ldr	r2, [r3, #12]
 8006bfc:	687b      	ldr	r3, [r7, #4]
 8006bfe:	681b      	ldr	r3, [r3, #0]
 8006c00:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
 8006c04:	60da      	str	r2, [r3, #12]

  /* Get tick */
  tickstart = HAL_GetTick();
 8006c06:	f7fd fa99 	bl	800413c <HAL_GetTick>
 8006c0a:	60f8      	str	r0, [r7, #12]

  /* Wait the registers to be synchronised */
  while ((hrtc->Instance->ISR & RTC_ISR_RSF) == 0U)
 8006c0c:	e009      	b.n	8006c22 <HAL_RTC_WaitForSynchro+0x38>
  {
    if ((HAL_GetTick() - tickstart) > RTC_TIMEOUT_VALUE)
 8006c0e:	f7fd fa95 	bl	800413c <HAL_GetTick>
 8006c12:	4602      	mov	r2, r0
 8006c14:	68fb      	ldr	r3, [r7, #12]
 8006c16:	1ad3      	subs	r3, r2, r3
 8006c18:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8006c1c:	d901      	bls.n	8006c22 <HAL_RTC_WaitForSynchro+0x38>
    {
      return HAL_TIMEOUT;
 8006c1e:	2303      	movs	r3, #3
 8006c20:	e007      	b.n	8006c32 <HAL_RTC_WaitForSynchro+0x48>
  while ((hrtc->Instance->ISR & RTC_ISR_RSF) == 0U)
 8006c22:	687b      	ldr	r3, [r7, #4]
 8006c24:	681b      	ldr	r3, [r3, #0]
 8006c26:	68db      	ldr	r3, [r3, #12]
 8006c28:	f003 0320 	and.w	r3, r3, #32
 8006c2c:	2b00      	cmp	r3, #0
 8006c2e:	d0ee      	beq.n	8006c0e <HAL_RTC_WaitForSynchro+0x24>
    }
  }

  return HAL_OK;
 8006c30:	2300      	movs	r3, #0
}
 8006c32:	4618      	mov	r0, r3
 8006c34:	3710      	adds	r7, #16
 8006c36:	46bd      	mov	sp, r7
 8006c38:	bd80      	pop	{r7, pc}

08006c3a <RTC_EnterInitMode>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef RTC_EnterInitMode(RTC_HandleTypeDef *hrtc)
{
 8006c3a:	b580      	push	{r7, lr}
 8006c3c:	b084      	sub	sp, #16
 8006c3e:	af00      	add	r7, sp, #0
 8006c40:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8006c42:	2300      	movs	r3, #0
 8006c44:	60bb      	str	r3, [r7, #8]
  HAL_StatusTypeDef status = HAL_OK;
 8006c46:	2300      	movs	r3, #0
 8006c48:	73fb      	strb	r3, [r7, #15]

  /* Check that Initialization mode is not already set */
  if (READ_BIT(hrtc->Instance->ISR, RTC_ISR_INITF) == 0U)
 8006c4a:	687b      	ldr	r3, [r7, #4]
 8006c4c:	681b      	ldr	r3, [r3, #0]
 8006c4e:	68db      	ldr	r3, [r3, #12]
 8006c50:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006c54:	2b00      	cmp	r3, #0
 8006c56:	d122      	bne.n	8006c9e <RTC_EnterInitMode+0x64>
  {
    /* Set INIT bit to enter Initialization mode */
    SET_BIT(hrtc->Instance->ISR, RTC_ISR_INIT);
 8006c58:	687b      	ldr	r3, [r7, #4]
 8006c5a:	681b      	ldr	r3, [r3, #0]
 8006c5c:	68da      	ldr	r2, [r3, #12]
 8006c5e:	687b      	ldr	r3, [r7, #4]
 8006c60:	681b      	ldr	r3, [r3, #0]
 8006c62:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 8006c66:	60da      	str	r2, [r3, #12]

    /* Get tick */
    tickstart = HAL_GetTick();
 8006c68:	f7fd fa68 	bl	800413c <HAL_GetTick>
 8006c6c:	60b8      	str	r0, [r7, #8]

    /* Wait till RTC is in INIT state and if timeout is reached exit */
    while ((READ_BIT(hrtc->Instance->ISR, RTC_ISR_INITF) == 0U) && (status != HAL_ERROR))
 8006c6e:	e00c      	b.n	8006c8a <RTC_EnterInitMode+0x50>
    {
      if ((HAL_GetTick() - tickstart) > RTC_TIMEOUT_VALUE)
 8006c70:	f7fd fa64 	bl	800413c <HAL_GetTick>
 8006c74:	4602      	mov	r2, r0
 8006c76:	68bb      	ldr	r3, [r7, #8]
 8006c78:	1ad3      	subs	r3, r2, r3
 8006c7a:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8006c7e:	d904      	bls.n	8006c8a <RTC_EnterInitMode+0x50>
      {
        /* Set RTC state */
        hrtc->State = HAL_RTC_STATE_ERROR;
 8006c80:	687b      	ldr	r3, [r7, #4]
 8006c82:	2204      	movs	r2, #4
 8006c84:	775a      	strb	r2, [r3, #29]
        status = HAL_ERROR;
 8006c86:	2301      	movs	r3, #1
 8006c88:	73fb      	strb	r3, [r7, #15]
    while ((READ_BIT(hrtc->Instance->ISR, RTC_ISR_INITF) == 0U) && (status != HAL_ERROR))
 8006c8a:	687b      	ldr	r3, [r7, #4]
 8006c8c:	681b      	ldr	r3, [r3, #0]
 8006c8e:	68db      	ldr	r3, [r3, #12]
 8006c90:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006c94:	2b00      	cmp	r3, #0
 8006c96:	d102      	bne.n	8006c9e <RTC_EnterInitMode+0x64>
 8006c98:	7bfb      	ldrb	r3, [r7, #15]
 8006c9a:	2b01      	cmp	r3, #1
 8006c9c:	d1e8      	bne.n	8006c70 <RTC_EnterInitMode+0x36>
      }
    }
  }

  return status;
 8006c9e:	7bfb      	ldrb	r3, [r7, #15]
}
 8006ca0:	4618      	mov	r0, r3
 8006ca2:	3710      	adds	r7, #16
 8006ca4:	46bd      	mov	sp, r7
 8006ca6:	bd80      	pop	{r7, pc}

08006ca8 <RTC_ExitInitMode>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef RTC_ExitInitMode(RTC_HandleTypeDef *hrtc)
{
 8006ca8:	b580      	push	{r7, lr}
 8006caa:	b084      	sub	sp, #16
 8006cac:	af00      	add	r7, sp, #0
 8006cae:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8006cb0:	2300      	movs	r3, #0
 8006cb2:	73fb      	strb	r3, [r7, #15]

  /* Clear INIT bit to exit Initialization mode */
  CLEAR_BIT(hrtc->Instance->ISR, RTC_ISR_INIT);
 8006cb4:	687b      	ldr	r3, [r7, #4]
 8006cb6:	681b      	ldr	r3, [r3, #0]
 8006cb8:	68da      	ldr	r2, [r3, #12]
 8006cba:	687b      	ldr	r3, [r7, #4]
 8006cbc:	681b      	ldr	r3, [r3, #0]
 8006cbe:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8006cc2:	60da      	str	r2, [r3, #12]

  /* If CR_BYPSHAD bit = 0, wait for synchro */
  if (READ_BIT(hrtc->Instance->CR, RTC_CR_BYPSHAD) == 0U)
 8006cc4:	687b      	ldr	r3, [r7, #4]
 8006cc6:	681b      	ldr	r3, [r3, #0]
 8006cc8:	689b      	ldr	r3, [r3, #8]
 8006cca:	f003 0320 	and.w	r3, r3, #32
 8006cce:	2b00      	cmp	r3, #0
 8006cd0:	d10a      	bne.n	8006ce8 <RTC_ExitInitMode+0x40>
  {
    if (HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 8006cd2:	6878      	ldr	r0, [r7, #4]
 8006cd4:	f7ff ff89 	bl	8006bea <HAL_RTC_WaitForSynchro>
 8006cd8:	4603      	mov	r3, r0
 8006cda:	2b00      	cmp	r3, #0
 8006cdc:	d004      	beq.n	8006ce8 <RTC_ExitInitMode+0x40>
    {
      /* Set RTC state */
      hrtc->State = HAL_RTC_STATE_ERROR;
 8006cde:	687b      	ldr	r3, [r7, #4]
 8006ce0:	2204      	movs	r2, #4
 8006ce2:	775a      	strb	r2, [r3, #29]
      status = HAL_ERROR;
 8006ce4:	2301      	movs	r3, #1
 8006ce6:	73fb      	strb	r3, [r7, #15]
    }
  }

  return status;
 8006ce8:	7bfb      	ldrb	r3, [r7, #15]
}
 8006cea:	4618      	mov	r0, r3
 8006cec:	3710      	adds	r7, #16
 8006cee:	46bd      	mov	sp, r7
 8006cf0:	bd80      	pop	{r7, pc}

08006cf2 <RTC_ByteToBcd2>:
  * @brief  Converts a 2-digit number from decimal to BCD format.
  * @param  number decimal-formatted number (from 0 to 99) to be converted
  * @retval Converted byte
  */
uint8_t RTC_ByteToBcd2(uint8_t number)
{
 8006cf2:	b480      	push	{r7}
 8006cf4:	b085      	sub	sp, #20
 8006cf6:	af00      	add	r7, sp, #0
 8006cf8:	4603      	mov	r3, r0
 8006cfa:	71fb      	strb	r3, [r7, #7]
  uint8_t bcdhigh = 0U;
 8006cfc:	2300      	movs	r3, #0
 8006cfe:	73fb      	strb	r3, [r7, #15]

  while (number >= 10U)
 8006d00:	e005      	b.n	8006d0e <RTC_ByteToBcd2+0x1c>
  {
    bcdhigh++;
 8006d02:	7bfb      	ldrb	r3, [r7, #15]
 8006d04:	3301      	adds	r3, #1
 8006d06:	73fb      	strb	r3, [r7, #15]
    number -= 10U;
 8006d08:	79fb      	ldrb	r3, [r7, #7]
 8006d0a:	3b0a      	subs	r3, #10
 8006d0c:	71fb      	strb	r3, [r7, #7]
  while (number >= 10U)
 8006d0e:	79fb      	ldrb	r3, [r7, #7]
 8006d10:	2b09      	cmp	r3, #9
 8006d12:	d8f6      	bhi.n	8006d02 <RTC_ByteToBcd2+0x10>
  }

  return ((uint8_t)(bcdhigh << 4U) | number);
 8006d14:	7bfb      	ldrb	r3, [r7, #15]
 8006d16:	011b      	lsls	r3, r3, #4
 8006d18:	b2da      	uxtb	r2, r3
 8006d1a:	79fb      	ldrb	r3, [r7, #7]
 8006d1c:	4313      	orrs	r3, r2
 8006d1e:	b2db      	uxtb	r3, r3
}
 8006d20:	4618      	mov	r0, r3
 8006d22:	3714      	adds	r7, #20
 8006d24:	46bd      	mov	sp, r7
 8006d26:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006d2a:	4770      	bx	lr

08006d2c <RTC_Bcd2ToByte>:
  * @brief  Converts a 2-digit number from BCD to decimal format.
  * @param  number BCD-formatted number (from 00 to 99) to be converted
  * @retval Converted word
  */
uint8_t RTC_Bcd2ToByte(uint8_t number)
{
 8006d2c:	b480      	push	{r7}
 8006d2e:	b085      	sub	sp, #20
 8006d30:	af00      	add	r7, sp, #0
 8006d32:	4603      	mov	r3, r0
 8006d34:	71fb      	strb	r3, [r7, #7]
  uint8_t tmp = 0U;
 8006d36:	2300      	movs	r3, #0
 8006d38:	73fb      	strb	r3, [r7, #15]
  tmp = ((uint8_t)(number & (uint8_t)0xF0) >> (uint8_t)0x4) * 10;
 8006d3a:	79fb      	ldrb	r3, [r7, #7]
 8006d3c:	091b      	lsrs	r3, r3, #4
 8006d3e:	b2db      	uxtb	r3, r3
 8006d40:	461a      	mov	r2, r3
 8006d42:	0092      	lsls	r2, r2, #2
 8006d44:	4413      	add	r3, r2
 8006d46:	005b      	lsls	r3, r3, #1
 8006d48:	73fb      	strb	r3, [r7, #15]
  return (tmp + (number & (uint8_t)0x0F));
 8006d4a:	79fb      	ldrb	r3, [r7, #7]
 8006d4c:	f003 030f 	and.w	r3, r3, #15
 8006d50:	b2da      	uxtb	r2, r3
 8006d52:	7bfb      	ldrb	r3, [r7, #15]
 8006d54:	4413      	add	r3, r2
 8006d56:	b2db      	uxtb	r3, r3
}
 8006d58:	4618      	mov	r0, r3
 8006d5a:	3714      	adds	r7, #20
 8006d5c:	46bd      	mov	sp, r7
 8006d5e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006d62:	4770      	bx	lr

08006d64 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8006d64:	b580      	push	{r7, lr}
 8006d66:	b082      	sub	sp, #8
 8006d68:	af00      	add	r7, sp, #0
 8006d6a:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8006d6c:	687b      	ldr	r3, [r7, #4]
 8006d6e:	2b00      	cmp	r3, #0
 8006d70:	d101      	bne.n	8006d76 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8006d72:	2301      	movs	r3, #1
 8006d74:	e041      	b.n	8006dfa <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8006d76:	687b      	ldr	r3, [r7, #4]
 8006d78:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8006d7c:	b2db      	uxtb	r3, r3
 8006d7e:	2b00      	cmp	r3, #0
 8006d80:	d106      	bne.n	8006d90 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8006d82:	687b      	ldr	r3, [r7, #4]
 8006d84:	2200      	movs	r2, #0
 8006d86:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8006d8a:	6878      	ldr	r0, [r7, #4]
 8006d8c:	f7fb fc06 	bl	800259c <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8006d90:	687b      	ldr	r3, [r7, #4]
 8006d92:	2202      	movs	r2, #2
 8006d94:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8006d98:	687b      	ldr	r3, [r7, #4]
 8006d9a:	681a      	ldr	r2, [r3, #0]
 8006d9c:	687b      	ldr	r3, [r7, #4]
 8006d9e:	3304      	adds	r3, #4
 8006da0:	4619      	mov	r1, r3
 8006da2:	4610      	mov	r0, r2
 8006da4:	f000 ffd4 	bl	8007d50 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8006da8:	687b      	ldr	r3, [r7, #4]
 8006daa:	2201      	movs	r2, #1
 8006dac:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8006db0:	687b      	ldr	r3, [r7, #4]
 8006db2:	2201      	movs	r2, #1
 8006db4:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8006db8:	687b      	ldr	r3, [r7, #4]
 8006dba:	2201      	movs	r2, #1
 8006dbc:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8006dc0:	687b      	ldr	r3, [r7, #4]
 8006dc2:	2201      	movs	r2, #1
 8006dc4:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8006dc8:	687b      	ldr	r3, [r7, #4]
 8006dca:	2201      	movs	r2, #1
 8006dcc:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8006dd0:	687b      	ldr	r3, [r7, #4]
 8006dd2:	2201      	movs	r2, #1
 8006dd4:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8006dd8:	687b      	ldr	r3, [r7, #4]
 8006dda:	2201      	movs	r2, #1
 8006ddc:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8006de0:	687b      	ldr	r3, [r7, #4]
 8006de2:	2201      	movs	r2, #1
 8006de4:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8006de8:	687b      	ldr	r3, [r7, #4]
 8006dea:	2201      	movs	r2, #1
 8006dec:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8006df0:	687b      	ldr	r3, [r7, #4]
 8006df2:	2201      	movs	r2, #1
 8006df4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8006df8:	2300      	movs	r3, #0
}
 8006dfa:	4618      	mov	r0, r3
 8006dfc:	3708      	adds	r7, #8
 8006dfe:	46bd      	mov	sp, r7
 8006e00:	bd80      	pop	{r7, pc}
	...

08006e04 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8006e04:	b480      	push	{r7}
 8006e06:	b085      	sub	sp, #20
 8006e08:	af00      	add	r7, sp, #0
 8006e0a:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8006e0c:	687b      	ldr	r3, [r7, #4]
 8006e0e:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8006e12:	b2db      	uxtb	r3, r3
 8006e14:	2b01      	cmp	r3, #1
 8006e16:	d001      	beq.n	8006e1c <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8006e18:	2301      	movs	r3, #1
 8006e1a:	e04e      	b.n	8006eba <HAL_TIM_Base_Start_IT+0xb6>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8006e1c:	687b      	ldr	r3, [r7, #4]
 8006e1e:	2202      	movs	r2, #2
 8006e20:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8006e24:	687b      	ldr	r3, [r7, #4]
 8006e26:	681b      	ldr	r3, [r3, #0]
 8006e28:	68da      	ldr	r2, [r3, #12]
 8006e2a:	687b      	ldr	r3, [r7, #4]
 8006e2c:	681b      	ldr	r3, [r3, #0]
 8006e2e:	f042 0201 	orr.w	r2, r2, #1
 8006e32:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8006e34:	687b      	ldr	r3, [r7, #4]
 8006e36:	681b      	ldr	r3, [r3, #0]
 8006e38:	4a23      	ldr	r2, [pc, #140]	; (8006ec8 <HAL_TIM_Base_Start_IT+0xc4>)
 8006e3a:	4293      	cmp	r3, r2
 8006e3c:	d022      	beq.n	8006e84 <HAL_TIM_Base_Start_IT+0x80>
 8006e3e:	687b      	ldr	r3, [r7, #4]
 8006e40:	681b      	ldr	r3, [r3, #0]
 8006e42:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8006e46:	d01d      	beq.n	8006e84 <HAL_TIM_Base_Start_IT+0x80>
 8006e48:	687b      	ldr	r3, [r7, #4]
 8006e4a:	681b      	ldr	r3, [r3, #0]
 8006e4c:	4a1f      	ldr	r2, [pc, #124]	; (8006ecc <HAL_TIM_Base_Start_IT+0xc8>)
 8006e4e:	4293      	cmp	r3, r2
 8006e50:	d018      	beq.n	8006e84 <HAL_TIM_Base_Start_IT+0x80>
 8006e52:	687b      	ldr	r3, [r7, #4]
 8006e54:	681b      	ldr	r3, [r3, #0]
 8006e56:	4a1e      	ldr	r2, [pc, #120]	; (8006ed0 <HAL_TIM_Base_Start_IT+0xcc>)
 8006e58:	4293      	cmp	r3, r2
 8006e5a:	d013      	beq.n	8006e84 <HAL_TIM_Base_Start_IT+0x80>
 8006e5c:	687b      	ldr	r3, [r7, #4]
 8006e5e:	681b      	ldr	r3, [r3, #0]
 8006e60:	4a1c      	ldr	r2, [pc, #112]	; (8006ed4 <HAL_TIM_Base_Start_IT+0xd0>)
 8006e62:	4293      	cmp	r3, r2
 8006e64:	d00e      	beq.n	8006e84 <HAL_TIM_Base_Start_IT+0x80>
 8006e66:	687b      	ldr	r3, [r7, #4]
 8006e68:	681b      	ldr	r3, [r3, #0]
 8006e6a:	4a1b      	ldr	r2, [pc, #108]	; (8006ed8 <HAL_TIM_Base_Start_IT+0xd4>)
 8006e6c:	4293      	cmp	r3, r2
 8006e6e:	d009      	beq.n	8006e84 <HAL_TIM_Base_Start_IT+0x80>
 8006e70:	687b      	ldr	r3, [r7, #4]
 8006e72:	681b      	ldr	r3, [r3, #0]
 8006e74:	4a19      	ldr	r2, [pc, #100]	; (8006edc <HAL_TIM_Base_Start_IT+0xd8>)
 8006e76:	4293      	cmp	r3, r2
 8006e78:	d004      	beq.n	8006e84 <HAL_TIM_Base_Start_IT+0x80>
 8006e7a:	687b      	ldr	r3, [r7, #4]
 8006e7c:	681b      	ldr	r3, [r3, #0]
 8006e7e:	4a18      	ldr	r2, [pc, #96]	; (8006ee0 <HAL_TIM_Base_Start_IT+0xdc>)
 8006e80:	4293      	cmp	r3, r2
 8006e82:	d111      	bne.n	8006ea8 <HAL_TIM_Base_Start_IT+0xa4>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8006e84:	687b      	ldr	r3, [r7, #4]
 8006e86:	681b      	ldr	r3, [r3, #0]
 8006e88:	689b      	ldr	r3, [r3, #8]
 8006e8a:	f003 0307 	and.w	r3, r3, #7
 8006e8e:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8006e90:	68fb      	ldr	r3, [r7, #12]
 8006e92:	2b06      	cmp	r3, #6
 8006e94:	d010      	beq.n	8006eb8 <HAL_TIM_Base_Start_IT+0xb4>
    {
      __HAL_TIM_ENABLE(htim);
 8006e96:	687b      	ldr	r3, [r7, #4]
 8006e98:	681b      	ldr	r3, [r3, #0]
 8006e9a:	681a      	ldr	r2, [r3, #0]
 8006e9c:	687b      	ldr	r3, [r7, #4]
 8006e9e:	681b      	ldr	r3, [r3, #0]
 8006ea0:	f042 0201 	orr.w	r2, r2, #1
 8006ea4:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8006ea6:	e007      	b.n	8006eb8 <HAL_TIM_Base_Start_IT+0xb4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8006ea8:	687b      	ldr	r3, [r7, #4]
 8006eaa:	681b      	ldr	r3, [r3, #0]
 8006eac:	681a      	ldr	r2, [r3, #0]
 8006eae:	687b      	ldr	r3, [r7, #4]
 8006eb0:	681b      	ldr	r3, [r3, #0]
 8006eb2:	f042 0201 	orr.w	r2, r2, #1
 8006eb6:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8006eb8:	2300      	movs	r3, #0
}
 8006eba:	4618      	mov	r0, r3
 8006ebc:	3714      	adds	r7, #20
 8006ebe:	46bd      	mov	sp, r7
 8006ec0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006ec4:	4770      	bx	lr
 8006ec6:	bf00      	nop
 8006ec8:	40010000 	.word	0x40010000
 8006ecc:	40000400 	.word	0x40000400
 8006ed0:	40000800 	.word	0x40000800
 8006ed4:	40000c00 	.word	0x40000c00
 8006ed8:	40010400 	.word	0x40010400
 8006edc:	40014000 	.word	0x40014000
 8006ee0:	40001800 	.word	0x40001800

08006ee4 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8006ee4:	b580      	push	{r7, lr}
 8006ee6:	b082      	sub	sp, #8
 8006ee8:	af00      	add	r7, sp, #0
 8006eea:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8006eec:	687b      	ldr	r3, [r7, #4]
 8006eee:	2b00      	cmp	r3, #0
 8006ef0:	d101      	bne.n	8006ef6 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8006ef2:	2301      	movs	r3, #1
 8006ef4:	e041      	b.n	8006f7a <HAL_TIM_PWM_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8006ef6:	687b      	ldr	r3, [r7, #4]
 8006ef8:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8006efc:	b2db      	uxtb	r3, r3
 8006efe:	2b00      	cmp	r3, #0
 8006f00:	d106      	bne.n	8006f10 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8006f02:	687b      	ldr	r3, [r7, #4]
 8006f04:	2200      	movs	r2, #0
 8006f06:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8006f0a:	6878      	ldr	r0, [r7, #4]
 8006f0c:	f7fb fad0 	bl	80024b0 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8006f10:	687b      	ldr	r3, [r7, #4]
 8006f12:	2202      	movs	r2, #2
 8006f14:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8006f18:	687b      	ldr	r3, [r7, #4]
 8006f1a:	681a      	ldr	r2, [r3, #0]
 8006f1c:	687b      	ldr	r3, [r7, #4]
 8006f1e:	3304      	adds	r3, #4
 8006f20:	4619      	mov	r1, r3
 8006f22:	4610      	mov	r0, r2
 8006f24:	f000 ff14 	bl	8007d50 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8006f28:	687b      	ldr	r3, [r7, #4]
 8006f2a:	2201      	movs	r2, #1
 8006f2c:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8006f30:	687b      	ldr	r3, [r7, #4]
 8006f32:	2201      	movs	r2, #1
 8006f34:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8006f38:	687b      	ldr	r3, [r7, #4]
 8006f3a:	2201      	movs	r2, #1
 8006f3c:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8006f40:	687b      	ldr	r3, [r7, #4]
 8006f42:	2201      	movs	r2, #1
 8006f44:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8006f48:	687b      	ldr	r3, [r7, #4]
 8006f4a:	2201      	movs	r2, #1
 8006f4c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8006f50:	687b      	ldr	r3, [r7, #4]
 8006f52:	2201      	movs	r2, #1
 8006f54:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8006f58:	687b      	ldr	r3, [r7, #4]
 8006f5a:	2201      	movs	r2, #1
 8006f5c:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8006f60:	687b      	ldr	r3, [r7, #4]
 8006f62:	2201      	movs	r2, #1
 8006f64:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8006f68:	687b      	ldr	r3, [r7, #4]
 8006f6a:	2201      	movs	r2, #1
 8006f6c:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8006f70:	687b      	ldr	r3, [r7, #4]
 8006f72:	2201      	movs	r2, #1
 8006f74:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8006f78:	2300      	movs	r3, #0
}
 8006f7a:	4618      	mov	r0, r3
 8006f7c:	3708      	adds	r7, #8
 8006f7e:	46bd      	mov	sp, r7
 8006f80:	bd80      	pop	{r7, pc}
	...

08006f84 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8006f84:	b580      	push	{r7, lr}
 8006f86:	b084      	sub	sp, #16
 8006f88:	af00      	add	r7, sp, #0
 8006f8a:	6078      	str	r0, [r7, #4]
 8006f8c:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 8006f8e:	683b      	ldr	r3, [r7, #0]
 8006f90:	2b00      	cmp	r3, #0
 8006f92:	d109      	bne.n	8006fa8 <HAL_TIM_PWM_Start+0x24>
 8006f94:	687b      	ldr	r3, [r7, #4]
 8006f96:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8006f9a:	b2db      	uxtb	r3, r3
 8006f9c:	2b01      	cmp	r3, #1
 8006f9e:	bf14      	ite	ne
 8006fa0:	2301      	movne	r3, #1
 8006fa2:	2300      	moveq	r3, #0
 8006fa4:	b2db      	uxtb	r3, r3
 8006fa6:	e022      	b.n	8006fee <HAL_TIM_PWM_Start+0x6a>
 8006fa8:	683b      	ldr	r3, [r7, #0]
 8006faa:	2b04      	cmp	r3, #4
 8006fac:	d109      	bne.n	8006fc2 <HAL_TIM_PWM_Start+0x3e>
 8006fae:	687b      	ldr	r3, [r7, #4]
 8006fb0:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 8006fb4:	b2db      	uxtb	r3, r3
 8006fb6:	2b01      	cmp	r3, #1
 8006fb8:	bf14      	ite	ne
 8006fba:	2301      	movne	r3, #1
 8006fbc:	2300      	moveq	r3, #0
 8006fbe:	b2db      	uxtb	r3, r3
 8006fc0:	e015      	b.n	8006fee <HAL_TIM_PWM_Start+0x6a>
 8006fc2:	683b      	ldr	r3, [r7, #0]
 8006fc4:	2b08      	cmp	r3, #8
 8006fc6:	d109      	bne.n	8006fdc <HAL_TIM_PWM_Start+0x58>
 8006fc8:	687b      	ldr	r3, [r7, #4]
 8006fca:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8006fce:	b2db      	uxtb	r3, r3
 8006fd0:	2b01      	cmp	r3, #1
 8006fd2:	bf14      	ite	ne
 8006fd4:	2301      	movne	r3, #1
 8006fd6:	2300      	moveq	r3, #0
 8006fd8:	b2db      	uxtb	r3, r3
 8006fda:	e008      	b.n	8006fee <HAL_TIM_PWM_Start+0x6a>
 8006fdc:	687b      	ldr	r3, [r7, #4]
 8006fde:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8006fe2:	b2db      	uxtb	r3, r3
 8006fe4:	2b01      	cmp	r3, #1
 8006fe6:	bf14      	ite	ne
 8006fe8:	2301      	movne	r3, #1
 8006fea:	2300      	moveq	r3, #0
 8006fec:	b2db      	uxtb	r3, r3
 8006fee:	2b00      	cmp	r3, #0
 8006ff0:	d001      	beq.n	8006ff6 <HAL_TIM_PWM_Start+0x72>
  {
    return HAL_ERROR;
 8006ff2:	2301      	movs	r3, #1
 8006ff4:	e07c      	b.n	80070f0 <HAL_TIM_PWM_Start+0x16c>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8006ff6:	683b      	ldr	r3, [r7, #0]
 8006ff8:	2b00      	cmp	r3, #0
 8006ffa:	d104      	bne.n	8007006 <HAL_TIM_PWM_Start+0x82>
 8006ffc:	687b      	ldr	r3, [r7, #4]
 8006ffe:	2202      	movs	r2, #2
 8007000:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8007004:	e013      	b.n	800702e <HAL_TIM_PWM_Start+0xaa>
 8007006:	683b      	ldr	r3, [r7, #0]
 8007008:	2b04      	cmp	r3, #4
 800700a:	d104      	bne.n	8007016 <HAL_TIM_PWM_Start+0x92>
 800700c:	687b      	ldr	r3, [r7, #4]
 800700e:	2202      	movs	r2, #2
 8007010:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8007014:	e00b      	b.n	800702e <HAL_TIM_PWM_Start+0xaa>
 8007016:	683b      	ldr	r3, [r7, #0]
 8007018:	2b08      	cmp	r3, #8
 800701a:	d104      	bne.n	8007026 <HAL_TIM_PWM_Start+0xa2>
 800701c:	687b      	ldr	r3, [r7, #4]
 800701e:	2202      	movs	r2, #2
 8007020:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8007024:	e003      	b.n	800702e <HAL_TIM_PWM_Start+0xaa>
 8007026:	687b      	ldr	r3, [r7, #4]
 8007028:	2202      	movs	r2, #2
 800702a:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 800702e:	687b      	ldr	r3, [r7, #4]
 8007030:	681b      	ldr	r3, [r3, #0]
 8007032:	2201      	movs	r2, #1
 8007034:	6839      	ldr	r1, [r7, #0]
 8007036:	4618      	mov	r0, r3
 8007038:	f001 fa9e 	bl	8008578 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 800703c:	687b      	ldr	r3, [r7, #4]
 800703e:	681b      	ldr	r3, [r3, #0]
 8007040:	4a2d      	ldr	r2, [pc, #180]	; (80070f8 <HAL_TIM_PWM_Start+0x174>)
 8007042:	4293      	cmp	r3, r2
 8007044:	d004      	beq.n	8007050 <HAL_TIM_PWM_Start+0xcc>
 8007046:	687b      	ldr	r3, [r7, #4]
 8007048:	681b      	ldr	r3, [r3, #0]
 800704a:	4a2c      	ldr	r2, [pc, #176]	; (80070fc <HAL_TIM_PWM_Start+0x178>)
 800704c:	4293      	cmp	r3, r2
 800704e:	d101      	bne.n	8007054 <HAL_TIM_PWM_Start+0xd0>
 8007050:	2301      	movs	r3, #1
 8007052:	e000      	b.n	8007056 <HAL_TIM_PWM_Start+0xd2>
 8007054:	2300      	movs	r3, #0
 8007056:	2b00      	cmp	r3, #0
 8007058:	d007      	beq.n	800706a <HAL_TIM_PWM_Start+0xe6>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 800705a:	687b      	ldr	r3, [r7, #4]
 800705c:	681b      	ldr	r3, [r3, #0]
 800705e:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8007060:	687b      	ldr	r3, [r7, #4]
 8007062:	681b      	ldr	r3, [r3, #0]
 8007064:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8007068:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800706a:	687b      	ldr	r3, [r7, #4]
 800706c:	681b      	ldr	r3, [r3, #0]
 800706e:	4a22      	ldr	r2, [pc, #136]	; (80070f8 <HAL_TIM_PWM_Start+0x174>)
 8007070:	4293      	cmp	r3, r2
 8007072:	d022      	beq.n	80070ba <HAL_TIM_PWM_Start+0x136>
 8007074:	687b      	ldr	r3, [r7, #4]
 8007076:	681b      	ldr	r3, [r3, #0]
 8007078:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800707c:	d01d      	beq.n	80070ba <HAL_TIM_PWM_Start+0x136>
 800707e:	687b      	ldr	r3, [r7, #4]
 8007080:	681b      	ldr	r3, [r3, #0]
 8007082:	4a1f      	ldr	r2, [pc, #124]	; (8007100 <HAL_TIM_PWM_Start+0x17c>)
 8007084:	4293      	cmp	r3, r2
 8007086:	d018      	beq.n	80070ba <HAL_TIM_PWM_Start+0x136>
 8007088:	687b      	ldr	r3, [r7, #4]
 800708a:	681b      	ldr	r3, [r3, #0]
 800708c:	4a1d      	ldr	r2, [pc, #116]	; (8007104 <HAL_TIM_PWM_Start+0x180>)
 800708e:	4293      	cmp	r3, r2
 8007090:	d013      	beq.n	80070ba <HAL_TIM_PWM_Start+0x136>
 8007092:	687b      	ldr	r3, [r7, #4]
 8007094:	681b      	ldr	r3, [r3, #0]
 8007096:	4a1c      	ldr	r2, [pc, #112]	; (8007108 <HAL_TIM_PWM_Start+0x184>)
 8007098:	4293      	cmp	r3, r2
 800709a:	d00e      	beq.n	80070ba <HAL_TIM_PWM_Start+0x136>
 800709c:	687b      	ldr	r3, [r7, #4]
 800709e:	681b      	ldr	r3, [r3, #0]
 80070a0:	4a16      	ldr	r2, [pc, #88]	; (80070fc <HAL_TIM_PWM_Start+0x178>)
 80070a2:	4293      	cmp	r3, r2
 80070a4:	d009      	beq.n	80070ba <HAL_TIM_PWM_Start+0x136>
 80070a6:	687b      	ldr	r3, [r7, #4]
 80070a8:	681b      	ldr	r3, [r3, #0]
 80070aa:	4a18      	ldr	r2, [pc, #96]	; (800710c <HAL_TIM_PWM_Start+0x188>)
 80070ac:	4293      	cmp	r3, r2
 80070ae:	d004      	beq.n	80070ba <HAL_TIM_PWM_Start+0x136>
 80070b0:	687b      	ldr	r3, [r7, #4]
 80070b2:	681b      	ldr	r3, [r3, #0]
 80070b4:	4a16      	ldr	r2, [pc, #88]	; (8007110 <HAL_TIM_PWM_Start+0x18c>)
 80070b6:	4293      	cmp	r3, r2
 80070b8:	d111      	bne.n	80070de <HAL_TIM_PWM_Start+0x15a>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80070ba:	687b      	ldr	r3, [r7, #4]
 80070bc:	681b      	ldr	r3, [r3, #0]
 80070be:	689b      	ldr	r3, [r3, #8]
 80070c0:	f003 0307 	and.w	r3, r3, #7
 80070c4:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80070c6:	68fb      	ldr	r3, [r7, #12]
 80070c8:	2b06      	cmp	r3, #6
 80070ca:	d010      	beq.n	80070ee <HAL_TIM_PWM_Start+0x16a>
    {
      __HAL_TIM_ENABLE(htim);
 80070cc:	687b      	ldr	r3, [r7, #4]
 80070ce:	681b      	ldr	r3, [r3, #0]
 80070d0:	681a      	ldr	r2, [r3, #0]
 80070d2:	687b      	ldr	r3, [r7, #4]
 80070d4:	681b      	ldr	r3, [r3, #0]
 80070d6:	f042 0201 	orr.w	r2, r2, #1
 80070da:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80070dc:	e007      	b.n	80070ee <HAL_TIM_PWM_Start+0x16a>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 80070de:	687b      	ldr	r3, [r7, #4]
 80070e0:	681b      	ldr	r3, [r3, #0]
 80070e2:	681a      	ldr	r2, [r3, #0]
 80070e4:	687b      	ldr	r3, [r7, #4]
 80070e6:	681b      	ldr	r3, [r3, #0]
 80070e8:	f042 0201 	orr.w	r2, r2, #1
 80070ec:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 80070ee:	2300      	movs	r3, #0
}
 80070f0:	4618      	mov	r0, r3
 80070f2:	3710      	adds	r7, #16
 80070f4:	46bd      	mov	sp, r7
 80070f6:	bd80      	pop	{r7, pc}
 80070f8:	40010000 	.word	0x40010000
 80070fc:	40010400 	.word	0x40010400
 8007100:	40000400 	.word	0x40000400
 8007104:	40000800 	.word	0x40000800
 8007108:	40000c00 	.word	0x40000c00
 800710c:	40014000 	.word	0x40014000
 8007110:	40001800 	.word	0x40001800

08007114 <HAL_TIM_PWM_Start_IT>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start_IT(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8007114:	b580      	push	{r7, lr}
 8007116:	b084      	sub	sp, #16
 8007118:	af00      	add	r7, sp, #0
 800711a:	6078      	str	r0, [r7, #4]
 800711c:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800711e:	2300      	movs	r3, #0
 8007120:	73fb      	strb	r3, [r7, #15]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 8007122:	683b      	ldr	r3, [r7, #0]
 8007124:	2b00      	cmp	r3, #0
 8007126:	d109      	bne.n	800713c <HAL_TIM_PWM_Start_IT+0x28>
 8007128:	687b      	ldr	r3, [r7, #4]
 800712a:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 800712e:	b2db      	uxtb	r3, r3
 8007130:	2b01      	cmp	r3, #1
 8007132:	bf14      	ite	ne
 8007134:	2301      	movne	r3, #1
 8007136:	2300      	moveq	r3, #0
 8007138:	b2db      	uxtb	r3, r3
 800713a:	e022      	b.n	8007182 <HAL_TIM_PWM_Start_IT+0x6e>
 800713c:	683b      	ldr	r3, [r7, #0]
 800713e:	2b04      	cmp	r3, #4
 8007140:	d109      	bne.n	8007156 <HAL_TIM_PWM_Start_IT+0x42>
 8007142:	687b      	ldr	r3, [r7, #4]
 8007144:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 8007148:	b2db      	uxtb	r3, r3
 800714a:	2b01      	cmp	r3, #1
 800714c:	bf14      	ite	ne
 800714e:	2301      	movne	r3, #1
 8007150:	2300      	moveq	r3, #0
 8007152:	b2db      	uxtb	r3, r3
 8007154:	e015      	b.n	8007182 <HAL_TIM_PWM_Start_IT+0x6e>
 8007156:	683b      	ldr	r3, [r7, #0]
 8007158:	2b08      	cmp	r3, #8
 800715a:	d109      	bne.n	8007170 <HAL_TIM_PWM_Start_IT+0x5c>
 800715c:	687b      	ldr	r3, [r7, #4]
 800715e:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8007162:	b2db      	uxtb	r3, r3
 8007164:	2b01      	cmp	r3, #1
 8007166:	bf14      	ite	ne
 8007168:	2301      	movne	r3, #1
 800716a:	2300      	moveq	r3, #0
 800716c:	b2db      	uxtb	r3, r3
 800716e:	e008      	b.n	8007182 <HAL_TIM_PWM_Start_IT+0x6e>
 8007170:	687b      	ldr	r3, [r7, #4]
 8007172:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8007176:	b2db      	uxtb	r3, r3
 8007178:	2b01      	cmp	r3, #1
 800717a:	bf14      	ite	ne
 800717c:	2301      	movne	r3, #1
 800717e:	2300      	moveq	r3, #0
 8007180:	b2db      	uxtb	r3, r3
 8007182:	2b00      	cmp	r3, #0
 8007184:	d001      	beq.n	800718a <HAL_TIM_PWM_Start_IT+0x76>
  {
    return HAL_ERROR;
 8007186:	2301      	movs	r3, #1
 8007188:	e0c7      	b.n	800731a <HAL_TIM_PWM_Start_IT+0x206>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 800718a:	683b      	ldr	r3, [r7, #0]
 800718c:	2b00      	cmp	r3, #0
 800718e:	d104      	bne.n	800719a <HAL_TIM_PWM_Start_IT+0x86>
 8007190:	687b      	ldr	r3, [r7, #4]
 8007192:	2202      	movs	r2, #2
 8007194:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8007198:	e013      	b.n	80071c2 <HAL_TIM_PWM_Start_IT+0xae>
 800719a:	683b      	ldr	r3, [r7, #0]
 800719c:	2b04      	cmp	r3, #4
 800719e:	d104      	bne.n	80071aa <HAL_TIM_PWM_Start_IT+0x96>
 80071a0:	687b      	ldr	r3, [r7, #4]
 80071a2:	2202      	movs	r2, #2
 80071a4:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 80071a8:	e00b      	b.n	80071c2 <HAL_TIM_PWM_Start_IT+0xae>
 80071aa:	683b      	ldr	r3, [r7, #0]
 80071ac:	2b08      	cmp	r3, #8
 80071ae:	d104      	bne.n	80071ba <HAL_TIM_PWM_Start_IT+0xa6>
 80071b0:	687b      	ldr	r3, [r7, #4]
 80071b2:	2202      	movs	r2, #2
 80071b4:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 80071b8:	e003      	b.n	80071c2 <HAL_TIM_PWM_Start_IT+0xae>
 80071ba:	687b      	ldr	r3, [r7, #4]
 80071bc:	2202      	movs	r2, #2
 80071be:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  switch (Channel)
 80071c2:	683b      	ldr	r3, [r7, #0]
 80071c4:	2b0c      	cmp	r3, #12
 80071c6:	d841      	bhi.n	800724c <HAL_TIM_PWM_Start_IT+0x138>
 80071c8:	a201      	add	r2, pc, #4	; (adr r2, 80071d0 <HAL_TIM_PWM_Start_IT+0xbc>)
 80071ca:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80071ce:	bf00      	nop
 80071d0:	08007205 	.word	0x08007205
 80071d4:	0800724d 	.word	0x0800724d
 80071d8:	0800724d 	.word	0x0800724d
 80071dc:	0800724d 	.word	0x0800724d
 80071e0:	08007217 	.word	0x08007217
 80071e4:	0800724d 	.word	0x0800724d
 80071e8:	0800724d 	.word	0x0800724d
 80071ec:	0800724d 	.word	0x0800724d
 80071f0:	08007229 	.word	0x08007229
 80071f4:	0800724d 	.word	0x0800724d
 80071f8:	0800724d 	.word	0x0800724d
 80071fc:	0800724d 	.word	0x0800724d
 8007200:	0800723b 	.word	0x0800723b
  {
    case TIM_CHANNEL_1:
    {
      /* Enable the TIM Capture/Compare 1 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC1);
 8007204:	687b      	ldr	r3, [r7, #4]
 8007206:	681b      	ldr	r3, [r3, #0]
 8007208:	68da      	ldr	r2, [r3, #12]
 800720a:	687b      	ldr	r3, [r7, #4]
 800720c:	681b      	ldr	r3, [r3, #0]
 800720e:	f042 0202 	orr.w	r2, r2, #2
 8007212:	60da      	str	r2, [r3, #12]
      break;
 8007214:	e01d      	b.n	8007252 <HAL_TIM_PWM_Start_IT+0x13e>
    }

    case TIM_CHANNEL_2:
    {
      /* Enable the TIM Capture/Compare 2 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC2);
 8007216:	687b      	ldr	r3, [r7, #4]
 8007218:	681b      	ldr	r3, [r3, #0]
 800721a:	68da      	ldr	r2, [r3, #12]
 800721c:	687b      	ldr	r3, [r7, #4]
 800721e:	681b      	ldr	r3, [r3, #0]
 8007220:	f042 0204 	orr.w	r2, r2, #4
 8007224:	60da      	str	r2, [r3, #12]
      break;
 8007226:	e014      	b.n	8007252 <HAL_TIM_PWM_Start_IT+0x13e>
    }

    case TIM_CHANNEL_3:
    {
      /* Enable the TIM Capture/Compare 3 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC3);
 8007228:	687b      	ldr	r3, [r7, #4]
 800722a:	681b      	ldr	r3, [r3, #0]
 800722c:	68da      	ldr	r2, [r3, #12]
 800722e:	687b      	ldr	r3, [r7, #4]
 8007230:	681b      	ldr	r3, [r3, #0]
 8007232:	f042 0208 	orr.w	r2, r2, #8
 8007236:	60da      	str	r2, [r3, #12]
      break;
 8007238:	e00b      	b.n	8007252 <HAL_TIM_PWM_Start_IT+0x13e>
    }

    case TIM_CHANNEL_4:
    {
      /* Enable the TIM Capture/Compare 4 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC4);
 800723a:	687b      	ldr	r3, [r7, #4]
 800723c:	681b      	ldr	r3, [r3, #0]
 800723e:	68da      	ldr	r2, [r3, #12]
 8007240:	687b      	ldr	r3, [r7, #4]
 8007242:	681b      	ldr	r3, [r3, #0]
 8007244:	f042 0210 	orr.w	r2, r2, #16
 8007248:	60da      	str	r2, [r3, #12]
      break;
 800724a:	e002      	b.n	8007252 <HAL_TIM_PWM_Start_IT+0x13e>
    }

    default:
      status = HAL_ERROR;
 800724c:	2301      	movs	r3, #1
 800724e:	73fb      	strb	r3, [r7, #15]
      break;
 8007250:	bf00      	nop
  }

  if (status == HAL_OK)
 8007252:	7bfb      	ldrb	r3, [r7, #15]
 8007254:	2b00      	cmp	r3, #0
 8007256:	d15f      	bne.n	8007318 <HAL_TIM_PWM_Start_IT+0x204>
  {
    /* Enable the Capture compare channel */
    TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8007258:	687b      	ldr	r3, [r7, #4]
 800725a:	681b      	ldr	r3, [r3, #0]
 800725c:	2201      	movs	r2, #1
 800725e:	6839      	ldr	r1, [r7, #0]
 8007260:	4618      	mov	r0, r3
 8007262:	f001 f989 	bl	8008578 <TIM_CCxChannelCmd>

    if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8007266:	687b      	ldr	r3, [r7, #4]
 8007268:	681b      	ldr	r3, [r3, #0]
 800726a:	4a2e      	ldr	r2, [pc, #184]	; (8007324 <HAL_TIM_PWM_Start_IT+0x210>)
 800726c:	4293      	cmp	r3, r2
 800726e:	d004      	beq.n	800727a <HAL_TIM_PWM_Start_IT+0x166>
 8007270:	687b      	ldr	r3, [r7, #4]
 8007272:	681b      	ldr	r3, [r3, #0]
 8007274:	4a2c      	ldr	r2, [pc, #176]	; (8007328 <HAL_TIM_PWM_Start_IT+0x214>)
 8007276:	4293      	cmp	r3, r2
 8007278:	d101      	bne.n	800727e <HAL_TIM_PWM_Start_IT+0x16a>
 800727a:	2301      	movs	r3, #1
 800727c:	e000      	b.n	8007280 <HAL_TIM_PWM_Start_IT+0x16c>
 800727e:	2300      	movs	r3, #0
 8007280:	2b00      	cmp	r3, #0
 8007282:	d007      	beq.n	8007294 <HAL_TIM_PWM_Start_IT+0x180>
    {
      /* Enable the main output */
      __HAL_TIM_MOE_ENABLE(htim);
 8007284:	687b      	ldr	r3, [r7, #4]
 8007286:	681b      	ldr	r3, [r3, #0]
 8007288:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800728a:	687b      	ldr	r3, [r7, #4]
 800728c:	681b      	ldr	r3, [r3, #0]
 800728e:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8007292:	645a      	str	r2, [r3, #68]	; 0x44
    }

    /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
    if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8007294:	687b      	ldr	r3, [r7, #4]
 8007296:	681b      	ldr	r3, [r3, #0]
 8007298:	4a22      	ldr	r2, [pc, #136]	; (8007324 <HAL_TIM_PWM_Start_IT+0x210>)
 800729a:	4293      	cmp	r3, r2
 800729c:	d022      	beq.n	80072e4 <HAL_TIM_PWM_Start_IT+0x1d0>
 800729e:	687b      	ldr	r3, [r7, #4]
 80072a0:	681b      	ldr	r3, [r3, #0]
 80072a2:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80072a6:	d01d      	beq.n	80072e4 <HAL_TIM_PWM_Start_IT+0x1d0>
 80072a8:	687b      	ldr	r3, [r7, #4]
 80072aa:	681b      	ldr	r3, [r3, #0]
 80072ac:	4a1f      	ldr	r2, [pc, #124]	; (800732c <HAL_TIM_PWM_Start_IT+0x218>)
 80072ae:	4293      	cmp	r3, r2
 80072b0:	d018      	beq.n	80072e4 <HAL_TIM_PWM_Start_IT+0x1d0>
 80072b2:	687b      	ldr	r3, [r7, #4]
 80072b4:	681b      	ldr	r3, [r3, #0]
 80072b6:	4a1e      	ldr	r2, [pc, #120]	; (8007330 <HAL_TIM_PWM_Start_IT+0x21c>)
 80072b8:	4293      	cmp	r3, r2
 80072ba:	d013      	beq.n	80072e4 <HAL_TIM_PWM_Start_IT+0x1d0>
 80072bc:	687b      	ldr	r3, [r7, #4]
 80072be:	681b      	ldr	r3, [r3, #0]
 80072c0:	4a1c      	ldr	r2, [pc, #112]	; (8007334 <HAL_TIM_PWM_Start_IT+0x220>)
 80072c2:	4293      	cmp	r3, r2
 80072c4:	d00e      	beq.n	80072e4 <HAL_TIM_PWM_Start_IT+0x1d0>
 80072c6:	687b      	ldr	r3, [r7, #4]
 80072c8:	681b      	ldr	r3, [r3, #0]
 80072ca:	4a17      	ldr	r2, [pc, #92]	; (8007328 <HAL_TIM_PWM_Start_IT+0x214>)
 80072cc:	4293      	cmp	r3, r2
 80072ce:	d009      	beq.n	80072e4 <HAL_TIM_PWM_Start_IT+0x1d0>
 80072d0:	687b      	ldr	r3, [r7, #4]
 80072d2:	681b      	ldr	r3, [r3, #0]
 80072d4:	4a18      	ldr	r2, [pc, #96]	; (8007338 <HAL_TIM_PWM_Start_IT+0x224>)
 80072d6:	4293      	cmp	r3, r2
 80072d8:	d004      	beq.n	80072e4 <HAL_TIM_PWM_Start_IT+0x1d0>
 80072da:	687b      	ldr	r3, [r7, #4]
 80072dc:	681b      	ldr	r3, [r3, #0]
 80072de:	4a17      	ldr	r2, [pc, #92]	; (800733c <HAL_TIM_PWM_Start_IT+0x228>)
 80072e0:	4293      	cmp	r3, r2
 80072e2:	d111      	bne.n	8007308 <HAL_TIM_PWM_Start_IT+0x1f4>
    {
      tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80072e4:	687b      	ldr	r3, [r7, #4]
 80072e6:	681b      	ldr	r3, [r3, #0]
 80072e8:	689b      	ldr	r3, [r3, #8]
 80072ea:	f003 0307 	and.w	r3, r3, #7
 80072ee:	60bb      	str	r3, [r7, #8]
      if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80072f0:	68bb      	ldr	r3, [r7, #8]
 80072f2:	2b06      	cmp	r3, #6
 80072f4:	d010      	beq.n	8007318 <HAL_TIM_PWM_Start_IT+0x204>
      {
        __HAL_TIM_ENABLE(htim);
 80072f6:	687b      	ldr	r3, [r7, #4]
 80072f8:	681b      	ldr	r3, [r3, #0]
 80072fa:	681a      	ldr	r2, [r3, #0]
 80072fc:	687b      	ldr	r3, [r7, #4]
 80072fe:	681b      	ldr	r3, [r3, #0]
 8007300:	f042 0201 	orr.w	r2, r2, #1
 8007304:	601a      	str	r2, [r3, #0]
      if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8007306:	e007      	b.n	8007318 <HAL_TIM_PWM_Start_IT+0x204>
      }
    }
    else
    {
      __HAL_TIM_ENABLE(htim);
 8007308:	687b      	ldr	r3, [r7, #4]
 800730a:	681b      	ldr	r3, [r3, #0]
 800730c:	681a      	ldr	r2, [r3, #0]
 800730e:	687b      	ldr	r3, [r7, #4]
 8007310:	681b      	ldr	r3, [r3, #0]
 8007312:	f042 0201 	orr.w	r2, r2, #1
 8007316:	601a      	str	r2, [r3, #0]
    }
  }

  /* Return function status */
  return status;
 8007318:	7bfb      	ldrb	r3, [r7, #15]
}
 800731a:	4618      	mov	r0, r3
 800731c:	3710      	adds	r7, #16
 800731e:	46bd      	mov	sp, r7
 8007320:	bd80      	pop	{r7, pc}
 8007322:	bf00      	nop
 8007324:	40010000 	.word	0x40010000
 8007328:	40010400 	.word	0x40010400
 800732c:	40000400 	.word	0x40000400
 8007330:	40000800 	.word	0x40000800
 8007334:	40000c00 	.word	0x40000c00
 8007338:	40014000 	.word	0x40014000
 800733c:	40001800 	.word	0x40001800

08007340 <HAL_TIM_IC_Init>:
  *         Ex: call @ref HAL_TIM_IC_DeInit() before HAL_TIM_IC_Init()
  * @param  htim TIM Input Capture handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_Init(TIM_HandleTypeDef *htim)
{
 8007340:	b580      	push	{r7, lr}
 8007342:	b082      	sub	sp, #8
 8007344:	af00      	add	r7, sp, #0
 8007346:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8007348:	687b      	ldr	r3, [r7, #4]
 800734a:	2b00      	cmp	r3, #0
 800734c:	d101      	bne.n	8007352 <HAL_TIM_IC_Init+0x12>
  {
    return HAL_ERROR;
 800734e:	2301      	movs	r3, #1
 8007350:	e041      	b.n	80073d6 <HAL_TIM_IC_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8007352:	687b      	ldr	r3, [r7, #4]
 8007354:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8007358:	b2db      	uxtb	r3, r3
 800735a:	2b00      	cmp	r3, #0
 800735c:	d106      	bne.n	800736c <HAL_TIM_IC_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800735e:	687b      	ldr	r3, [r7, #4]
 8007360:	2200      	movs	r2, #0
 8007362:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->IC_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_IC_MspInit(htim);
 8007366:	6878      	ldr	r0, [r7, #4]
 8007368:	f7fb f8c8 	bl	80024fc <HAL_TIM_IC_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800736c:	687b      	ldr	r3, [r7, #4]
 800736e:	2202      	movs	r2, #2
 8007370:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the input capture */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8007374:	687b      	ldr	r3, [r7, #4]
 8007376:	681a      	ldr	r2, [r3, #0]
 8007378:	687b      	ldr	r3, [r7, #4]
 800737a:	3304      	adds	r3, #4
 800737c:	4619      	mov	r1, r3
 800737e:	4610      	mov	r0, r2
 8007380:	f000 fce6 	bl	8007d50 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8007384:	687b      	ldr	r3, [r7, #4]
 8007386:	2201      	movs	r2, #1
 8007388:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800738c:	687b      	ldr	r3, [r7, #4]
 800738e:	2201      	movs	r2, #1
 8007390:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8007394:	687b      	ldr	r3, [r7, #4]
 8007396:	2201      	movs	r2, #1
 8007398:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 800739c:	687b      	ldr	r3, [r7, #4]
 800739e:	2201      	movs	r2, #1
 80073a0:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 80073a4:	687b      	ldr	r3, [r7, #4]
 80073a6:	2201      	movs	r2, #1
 80073a8:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80073ac:	687b      	ldr	r3, [r7, #4]
 80073ae:	2201      	movs	r2, #1
 80073b0:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 80073b4:	687b      	ldr	r3, [r7, #4]
 80073b6:	2201      	movs	r2, #1
 80073b8:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 80073bc:	687b      	ldr	r3, [r7, #4]
 80073be:	2201      	movs	r2, #1
 80073c0:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 80073c4:	687b      	ldr	r3, [r7, #4]
 80073c6:	2201      	movs	r2, #1
 80073c8:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80073cc:	687b      	ldr	r3, [r7, #4]
 80073ce:	2201      	movs	r2, #1
 80073d0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 80073d4:	2300      	movs	r3, #0
}
 80073d6:	4618      	mov	r0, r3
 80073d8:	3708      	adds	r7, #8
 80073da:	46bd      	mov	sp, r7
 80073dc:	bd80      	pop	{r7, pc}
	...

080073e0 <HAL_TIM_IC_Start_IT>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_Start_IT(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 80073e0:	b580      	push	{r7, lr}
 80073e2:	b084      	sub	sp, #16
 80073e4:	af00      	add	r7, sp, #0
 80073e6:	6078      	str	r0, [r7, #4]
 80073e8:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80073ea:	2300      	movs	r3, #0
 80073ec:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  HAL_TIM_ChannelStateTypeDef channel_state = TIM_CHANNEL_STATE_GET(htim, Channel);
 80073ee:	683b      	ldr	r3, [r7, #0]
 80073f0:	2b00      	cmp	r3, #0
 80073f2:	d104      	bne.n	80073fe <HAL_TIM_IC_Start_IT+0x1e>
 80073f4:	687b      	ldr	r3, [r7, #4]
 80073f6:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 80073fa:	b2db      	uxtb	r3, r3
 80073fc:	e013      	b.n	8007426 <HAL_TIM_IC_Start_IT+0x46>
 80073fe:	683b      	ldr	r3, [r7, #0]
 8007400:	2b04      	cmp	r3, #4
 8007402:	d104      	bne.n	800740e <HAL_TIM_IC_Start_IT+0x2e>
 8007404:	687b      	ldr	r3, [r7, #4]
 8007406:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 800740a:	b2db      	uxtb	r3, r3
 800740c:	e00b      	b.n	8007426 <HAL_TIM_IC_Start_IT+0x46>
 800740e:	683b      	ldr	r3, [r7, #0]
 8007410:	2b08      	cmp	r3, #8
 8007412:	d104      	bne.n	800741e <HAL_TIM_IC_Start_IT+0x3e>
 8007414:	687b      	ldr	r3, [r7, #4]
 8007416:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 800741a:	b2db      	uxtb	r3, r3
 800741c:	e003      	b.n	8007426 <HAL_TIM_IC_Start_IT+0x46>
 800741e:	687b      	ldr	r3, [r7, #4]
 8007420:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8007424:	b2db      	uxtb	r3, r3
 8007426:	73bb      	strb	r3, [r7, #14]
  HAL_TIM_ChannelStateTypeDef complementary_channel_state = TIM_CHANNEL_N_STATE_GET(htim, Channel);
 8007428:	683b      	ldr	r3, [r7, #0]
 800742a:	2b00      	cmp	r3, #0
 800742c:	d104      	bne.n	8007438 <HAL_TIM_IC_Start_IT+0x58>
 800742e:	687b      	ldr	r3, [r7, #4]
 8007430:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 8007434:	b2db      	uxtb	r3, r3
 8007436:	e013      	b.n	8007460 <HAL_TIM_IC_Start_IT+0x80>
 8007438:	683b      	ldr	r3, [r7, #0]
 800743a:	2b04      	cmp	r3, #4
 800743c:	d104      	bne.n	8007448 <HAL_TIM_IC_Start_IT+0x68>
 800743e:	687b      	ldr	r3, [r7, #4]
 8007440:	f893 3043 	ldrb.w	r3, [r3, #67]	; 0x43
 8007444:	b2db      	uxtb	r3, r3
 8007446:	e00b      	b.n	8007460 <HAL_TIM_IC_Start_IT+0x80>
 8007448:	683b      	ldr	r3, [r7, #0]
 800744a:	2b08      	cmp	r3, #8
 800744c:	d104      	bne.n	8007458 <HAL_TIM_IC_Start_IT+0x78>
 800744e:	687b      	ldr	r3, [r7, #4]
 8007450:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8007454:	b2db      	uxtb	r3, r3
 8007456:	e003      	b.n	8007460 <HAL_TIM_IC_Start_IT+0x80>
 8007458:	687b      	ldr	r3, [r7, #4]
 800745a:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 800745e:	b2db      	uxtb	r3, r3
 8007460:	737b      	strb	r3, [r7, #13]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if ((channel_state != HAL_TIM_CHANNEL_STATE_READY)
 8007462:	7bbb      	ldrb	r3, [r7, #14]
 8007464:	2b01      	cmp	r3, #1
 8007466:	d102      	bne.n	800746e <HAL_TIM_IC_Start_IT+0x8e>
      || (complementary_channel_state != HAL_TIM_CHANNEL_STATE_READY))
 8007468:	7b7b      	ldrb	r3, [r7, #13]
 800746a:	2b01      	cmp	r3, #1
 800746c:	d001      	beq.n	8007472 <HAL_TIM_IC_Start_IT+0x92>
  {
    return HAL_ERROR;
 800746e:	2301      	movs	r3, #1
 8007470:	e0cc      	b.n	800760c <HAL_TIM_IC_Start_IT+0x22c>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8007472:	683b      	ldr	r3, [r7, #0]
 8007474:	2b00      	cmp	r3, #0
 8007476:	d104      	bne.n	8007482 <HAL_TIM_IC_Start_IT+0xa2>
 8007478:	687b      	ldr	r3, [r7, #4]
 800747a:	2202      	movs	r2, #2
 800747c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8007480:	e013      	b.n	80074aa <HAL_TIM_IC_Start_IT+0xca>
 8007482:	683b      	ldr	r3, [r7, #0]
 8007484:	2b04      	cmp	r3, #4
 8007486:	d104      	bne.n	8007492 <HAL_TIM_IC_Start_IT+0xb2>
 8007488:	687b      	ldr	r3, [r7, #4]
 800748a:	2202      	movs	r2, #2
 800748c:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8007490:	e00b      	b.n	80074aa <HAL_TIM_IC_Start_IT+0xca>
 8007492:	683b      	ldr	r3, [r7, #0]
 8007494:	2b08      	cmp	r3, #8
 8007496:	d104      	bne.n	80074a2 <HAL_TIM_IC_Start_IT+0xc2>
 8007498:	687b      	ldr	r3, [r7, #4]
 800749a:	2202      	movs	r2, #2
 800749c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 80074a0:	e003      	b.n	80074aa <HAL_TIM_IC_Start_IT+0xca>
 80074a2:	687b      	ldr	r3, [r7, #4]
 80074a4:	2202      	movs	r2, #2
 80074a6:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 80074aa:	683b      	ldr	r3, [r7, #0]
 80074ac:	2b00      	cmp	r3, #0
 80074ae:	d104      	bne.n	80074ba <HAL_TIM_IC_Start_IT+0xda>
 80074b0:	687b      	ldr	r3, [r7, #4]
 80074b2:	2202      	movs	r2, #2
 80074b4:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 80074b8:	e013      	b.n	80074e2 <HAL_TIM_IC_Start_IT+0x102>
 80074ba:	683b      	ldr	r3, [r7, #0]
 80074bc:	2b04      	cmp	r3, #4
 80074be:	d104      	bne.n	80074ca <HAL_TIM_IC_Start_IT+0xea>
 80074c0:	687b      	ldr	r3, [r7, #4]
 80074c2:	2202      	movs	r2, #2
 80074c4:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 80074c8:	e00b      	b.n	80074e2 <HAL_TIM_IC_Start_IT+0x102>
 80074ca:	683b      	ldr	r3, [r7, #0]
 80074cc:	2b08      	cmp	r3, #8
 80074ce:	d104      	bne.n	80074da <HAL_TIM_IC_Start_IT+0xfa>
 80074d0:	687b      	ldr	r3, [r7, #4]
 80074d2:	2202      	movs	r2, #2
 80074d4:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 80074d8:	e003      	b.n	80074e2 <HAL_TIM_IC_Start_IT+0x102>
 80074da:	687b      	ldr	r3, [r7, #4]
 80074dc:	2202      	movs	r2, #2
 80074de:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  switch (Channel)
 80074e2:	683b      	ldr	r3, [r7, #0]
 80074e4:	2b0c      	cmp	r3, #12
 80074e6:	d841      	bhi.n	800756c <HAL_TIM_IC_Start_IT+0x18c>
 80074e8:	a201      	add	r2, pc, #4	; (adr r2, 80074f0 <HAL_TIM_IC_Start_IT+0x110>)
 80074ea:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80074ee:	bf00      	nop
 80074f0:	08007525 	.word	0x08007525
 80074f4:	0800756d 	.word	0x0800756d
 80074f8:	0800756d 	.word	0x0800756d
 80074fc:	0800756d 	.word	0x0800756d
 8007500:	08007537 	.word	0x08007537
 8007504:	0800756d 	.word	0x0800756d
 8007508:	0800756d 	.word	0x0800756d
 800750c:	0800756d 	.word	0x0800756d
 8007510:	08007549 	.word	0x08007549
 8007514:	0800756d 	.word	0x0800756d
 8007518:	0800756d 	.word	0x0800756d
 800751c:	0800756d 	.word	0x0800756d
 8007520:	0800755b 	.word	0x0800755b
  {
    case TIM_CHANNEL_1:
    {
      /* Enable the TIM Capture/Compare 1 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC1);
 8007524:	687b      	ldr	r3, [r7, #4]
 8007526:	681b      	ldr	r3, [r3, #0]
 8007528:	68da      	ldr	r2, [r3, #12]
 800752a:	687b      	ldr	r3, [r7, #4]
 800752c:	681b      	ldr	r3, [r3, #0]
 800752e:	f042 0202 	orr.w	r2, r2, #2
 8007532:	60da      	str	r2, [r3, #12]
      break;
 8007534:	e01d      	b.n	8007572 <HAL_TIM_IC_Start_IT+0x192>
    }

    case TIM_CHANNEL_2:
    {
      /* Enable the TIM Capture/Compare 2 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC2);
 8007536:	687b      	ldr	r3, [r7, #4]
 8007538:	681b      	ldr	r3, [r3, #0]
 800753a:	68da      	ldr	r2, [r3, #12]
 800753c:	687b      	ldr	r3, [r7, #4]
 800753e:	681b      	ldr	r3, [r3, #0]
 8007540:	f042 0204 	orr.w	r2, r2, #4
 8007544:	60da      	str	r2, [r3, #12]
      break;
 8007546:	e014      	b.n	8007572 <HAL_TIM_IC_Start_IT+0x192>
    }

    case TIM_CHANNEL_3:
    {
      /* Enable the TIM Capture/Compare 3 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC3);
 8007548:	687b      	ldr	r3, [r7, #4]
 800754a:	681b      	ldr	r3, [r3, #0]
 800754c:	68da      	ldr	r2, [r3, #12]
 800754e:	687b      	ldr	r3, [r7, #4]
 8007550:	681b      	ldr	r3, [r3, #0]
 8007552:	f042 0208 	orr.w	r2, r2, #8
 8007556:	60da      	str	r2, [r3, #12]
      break;
 8007558:	e00b      	b.n	8007572 <HAL_TIM_IC_Start_IT+0x192>
    }

    case TIM_CHANNEL_4:
    {
      /* Enable the TIM Capture/Compare 4 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC4);
 800755a:	687b      	ldr	r3, [r7, #4]
 800755c:	681b      	ldr	r3, [r3, #0]
 800755e:	68da      	ldr	r2, [r3, #12]
 8007560:	687b      	ldr	r3, [r7, #4]
 8007562:	681b      	ldr	r3, [r3, #0]
 8007564:	f042 0210 	orr.w	r2, r2, #16
 8007568:	60da      	str	r2, [r3, #12]
      break;
 800756a:	e002      	b.n	8007572 <HAL_TIM_IC_Start_IT+0x192>
    }

    default:
      status = HAL_ERROR;
 800756c:	2301      	movs	r3, #1
 800756e:	73fb      	strb	r3, [r7, #15]
      break;
 8007570:	bf00      	nop
  }

  if (status == HAL_OK)
 8007572:	7bfb      	ldrb	r3, [r7, #15]
 8007574:	2b00      	cmp	r3, #0
 8007576:	d148      	bne.n	800760a <HAL_TIM_IC_Start_IT+0x22a>
  {
    /* Enable the Input Capture channel */
    TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8007578:	687b      	ldr	r3, [r7, #4]
 800757a:	681b      	ldr	r3, [r3, #0]
 800757c:	2201      	movs	r2, #1
 800757e:	6839      	ldr	r1, [r7, #0]
 8007580:	4618      	mov	r0, r3
 8007582:	f000 fff9 	bl	8008578 <TIM_CCxChannelCmd>

    /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
    if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8007586:	687b      	ldr	r3, [r7, #4]
 8007588:	681b      	ldr	r3, [r3, #0]
 800758a:	4a22      	ldr	r2, [pc, #136]	; (8007614 <HAL_TIM_IC_Start_IT+0x234>)
 800758c:	4293      	cmp	r3, r2
 800758e:	d022      	beq.n	80075d6 <HAL_TIM_IC_Start_IT+0x1f6>
 8007590:	687b      	ldr	r3, [r7, #4]
 8007592:	681b      	ldr	r3, [r3, #0]
 8007594:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8007598:	d01d      	beq.n	80075d6 <HAL_TIM_IC_Start_IT+0x1f6>
 800759a:	687b      	ldr	r3, [r7, #4]
 800759c:	681b      	ldr	r3, [r3, #0]
 800759e:	4a1e      	ldr	r2, [pc, #120]	; (8007618 <HAL_TIM_IC_Start_IT+0x238>)
 80075a0:	4293      	cmp	r3, r2
 80075a2:	d018      	beq.n	80075d6 <HAL_TIM_IC_Start_IT+0x1f6>
 80075a4:	687b      	ldr	r3, [r7, #4]
 80075a6:	681b      	ldr	r3, [r3, #0]
 80075a8:	4a1c      	ldr	r2, [pc, #112]	; (800761c <HAL_TIM_IC_Start_IT+0x23c>)
 80075aa:	4293      	cmp	r3, r2
 80075ac:	d013      	beq.n	80075d6 <HAL_TIM_IC_Start_IT+0x1f6>
 80075ae:	687b      	ldr	r3, [r7, #4]
 80075b0:	681b      	ldr	r3, [r3, #0]
 80075b2:	4a1b      	ldr	r2, [pc, #108]	; (8007620 <HAL_TIM_IC_Start_IT+0x240>)
 80075b4:	4293      	cmp	r3, r2
 80075b6:	d00e      	beq.n	80075d6 <HAL_TIM_IC_Start_IT+0x1f6>
 80075b8:	687b      	ldr	r3, [r7, #4]
 80075ba:	681b      	ldr	r3, [r3, #0]
 80075bc:	4a19      	ldr	r2, [pc, #100]	; (8007624 <HAL_TIM_IC_Start_IT+0x244>)
 80075be:	4293      	cmp	r3, r2
 80075c0:	d009      	beq.n	80075d6 <HAL_TIM_IC_Start_IT+0x1f6>
 80075c2:	687b      	ldr	r3, [r7, #4]
 80075c4:	681b      	ldr	r3, [r3, #0]
 80075c6:	4a18      	ldr	r2, [pc, #96]	; (8007628 <HAL_TIM_IC_Start_IT+0x248>)
 80075c8:	4293      	cmp	r3, r2
 80075ca:	d004      	beq.n	80075d6 <HAL_TIM_IC_Start_IT+0x1f6>
 80075cc:	687b      	ldr	r3, [r7, #4]
 80075ce:	681b      	ldr	r3, [r3, #0]
 80075d0:	4a16      	ldr	r2, [pc, #88]	; (800762c <HAL_TIM_IC_Start_IT+0x24c>)
 80075d2:	4293      	cmp	r3, r2
 80075d4:	d111      	bne.n	80075fa <HAL_TIM_IC_Start_IT+0x21a>
    {
      tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80075d6:	687b      	ldr	r3, [r7, #4]
 80075d8:	681b      	ldr	r3, [r3, #0]
 80075da:	689b      	ldr	r3, [r3, #8]
 80075dc:	f003 0307 	and.w	r3, r3, #7
 80075e0:	60bb      	str	r3, [r7, #8]
      if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80075e2:	68bb      	ldr	r3, [r7, #8]
 80075e4:	2b06      	cmp	r3, #6
 80075e6:	d010      	beq.n	800760a <HAL_TIM_IC_Start_IT+0x22a>
      {
        __HAL_TIM_ENABLE(htim);
 80075e8:	687b      	ldr	r3, [r7, #4]
 80075ea:	681b      	ldr	r3, [r3, #0]
 80075ec:	681a      	ldr	r2, [r3, #0]
 80075ee:	687b      	ldr	r3, [r7, #4]
 80075f0:	681b      	ldr	r3, [r3, #0]
 80075f2:	f042 0201 	orr.w	r2, r2, #1
 80075f6:	601a      	str	r2, [r3, #0]
      if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80075f8:	e007      	b.n	800760a <HAL_TIM_IC_Start_IT+0x22a>
      }
    }
    else
    {
      __HAL_TIM_ENABLE(htim);
 80075fa:	687b      	ldr	r3, [r7, #4]
 80075fc:	681b      	ldr	r3, [r3, #0]
 80075fe:	681a      	ldr	r2, [r3, #0]
 8007600:	687b      	ldr	r3, [r7, #4]
 8007602:	681b      	ldr	r3, [r3, #0]
 8007604:	f042 0201 	orr.w	r2, r2, #1
 8007608:	601a      	str	r2, [r3, #0]
    }
  }

  /* Return function status */
  return status;
 800760a:	7bfb      	ldrb	r3, [r7, #15]
}
 800760c:	4618      	mov	r0, r3
 800760e:	3710      	adds	r7, #16
 8007610:	46bd      	mov	sp, r7
 8007612:	bd80      	pop	{r7, pc}
 8007614:	40010000 	.word	0x40010000
 8007618:	40000400 	.word	0x40000400
 800761c:	40000800 	.word	0x40000800
 8007620:	40000c00 	.word	0x40000c00
 8007624:	40010400 	.word	0x40010400
 8007628:	40014000 	.word	0x40014000
 800762c:	40001800 	.word	0x40001800

08007630 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8007630:	b580      	push	{r7, lr}
 8007632:	b082      	sub	sp, #8
 8007634:	af00      	add	r7, sp, #0
 8007636:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8007638:	687b      	ldr	r3, [r7, #4]
 800763a:	681b      	ldr	r3, [r3, #0]
 800763c:	691b      	ldr	r3, [r3, #16]
 800763e:	f003 0302 	and.w	r3, r3, #2
 8007642:	2b02      	cmp	r3, #2
 8007644:	d122      	bne.n	800768c <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 8007646:	687b      	ldr	r3, [r7, #4]
 8007648:	681b      	ldr	r3, [r3, #0]
 800764a:	68db      	ldr	r3, [r3, #12]
 800764c:	f003 0302 	and.w	r3, r3, #2
 8007650:	2b02      	cmp	r3, #2
 8007652:	d11b      	bne.n	800768c <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8007654:	687b      	ldr	r3, [r7, #4]
 8007656:	681b      	ldr	r3, [r3, #0]
 8007658:	f06f 0202 	mvn.w	r2, #2
 800765c:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 800765e:	687b      	ldr	r3, [r7, #4]
 8007660:	2201      	movs	r2, #1
 8007662:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8007664:	687b      	ldr	r3, [r7, #4]
 8007666:	681b      	ldr	r3, [r3, #0]
 8007668:	699b      	ldr	r3, [r3, #24]
 800766a:	f003 0303 	and.w	r3, r3, #3
 800766e:	2b00      	cmp	r3, #0
 8007670:	d003      	beq.n	800767a <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8007672:	6878      	ldr	r0, [r7, #4]
 8007674:	f7fb fb68 	bl	8002d48 <HAL_TIM_IC_CaptureCallback>
 8007678:	e005      	b.n	8007686 <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 800767a:	6878      	ldr	r0, [r7, #4]
 800767c:	f000 fb4a 	bl	8007d14 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8007680:	6878      	ldr	r0, [r7, #4]
 8007682:	f000 fb51 	bl	8007d28 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8007686:	687b      	ldr	r3, [r7, #4]
 8007688:	2200      	movs	r2, #0
 800768a:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 800768c:	687b      	ldr	r3, [r7, #4]
 800768e:	681b      	ldr	r3, [r3, #0]
 8007690:	691b      	ldr	r3, [r3, #16]
 8007692:	f003 0304 	and.w	r3, r3, #4
 8007696:	2b04      	cmp	r3, #4
 8007698:	d122      	bne.n	80076e0 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 800769a:	687b      	ldr	r3, [r7, #4]
 800769c:	681b      	ldr	r3, [r3, #0]
 800769e:	68db      	ldr	r3, [r3, #12]
 80076a0:	f003 0304 	and.w	r3, r3, #4
 80076a4:	2b04      	cmp	r3, #4
 80076a6:	d11b      	bne.n	80076e0 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 80076a8:	687b      	ldr	r3, [r7, #4]
 80076aa:	681b      	ldr	r3, [r3, #0]
 80076ac:	f06f 0204 	mvn.w	r2, #4
 80076b0:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 80076b2:	687b      	ldr	r3, [r7, #4]
 80076b4:	2202      	movs	r2, #2
 80076b6:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 80076b8:	687b      	ldr	r3, [r7, #4]
 80076ba:	681b      	ldr	r3, [r3, #0]
 80076bc:	699b      	ldr	r3, [r3, #24]
 80076be:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80076c2:	2b00      	cmp	r3, #0
 80076c4:	d003      	beq.n	80076ce <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80076c6:	6878      	ldr	r0, [r7, #4]
 80076c8:	f7fb fb3e 	bl	8002d48 <HAL_TIM_IC_CaptureCallback>
 80076cc:	e005      	b.n	80076da <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80076ce:	6878      	ldr	r0, [r7, #4]
 80076d0:	f000 fb20 	bl	8007d14 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80076d4:	6878      	ldr	r0, [r7, #4]
 80076d6:	f000 fb27 	bl	8007d28 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80076da:	687b      	ldr	r3, [r7, #4]
 80076dc:	2200      	movs	r2, #0
 80076de:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 80076e0:	687b      	ldr	r3, [r7, #4]
 80076e2:	681b      	ldr	r3, [r3, #0]
 80076e4:	691b      	ldr	r3, [r3, #16]
 80076e6:	f003 0308 	and.w	r3, r3, #8
 80076ea:	2b08      	cmp	r3, #8
 80076ec:	d122      	bne.n	8007734 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 80076ee:	687b      	ldr	r3, [r7, #4]
 80076f0:	681b      	ldr	r3, [r3, #0]
 80076f2:	68db      	ldr	r3, [r3, #12]
 80076f4:	f003 0308 	and.w	r3, r3, #8
 80076f8:	2b08      	cmp	r3, #8
 80076fa:	d11b      	bne.n	8007734 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 80076fc:	687b      	ldr	r3, [r7, #4]
 80076fe:	681b      	ldr	r3, [r3, #0]
 8007700:	f06f 0208 	mvn.w	r2, #8
 8007704:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8007706:	687b      	ldr	r3, [r7, #4]
 8007708:	2204      	movs	r2, #4
 800770a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 800770c:	687b      	ldr	r3, [r7, #4]
 800770e:	681b      	ldr	r3, [r3, #0]
 8007710:	69db      	ldr	r3, [r3, #28]
 8007712:	f003 0303 	and.w	r3, r3, #3
 8007716:	2b00      	cmp	r3, #0
 8007718:	d003      	beq.n	8007722 <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800771a:	6878      	ldr	r0, [r7, #4]
 800771c:	f7fb fb14 	bl	8002d48 <HAL_TIM_IC_CaptureCallback>
 8007720:	e005      	b.n	800772e <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8007722:	6878      	ldr	r0, [r7, #4]
 8007724:	f000 faf6 	bl	8007d14 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8007728:	6878      	ldr	r0, [r7, #4]
 800772a:	f000 fafd 	bl	8007d28 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800772e:	687b      	ldr	r3, [r7, #4]
 8007730:	2200      	movs	r2, #0
 8007732:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8007734:	687b      	ldr	r3, [r7, #4]
 8007736:	681b      	ldr	r3, [r3, #0]
 8007738:	691b      	ldr	r3, [r3, #16]
 800773a:	f003 0310 	and.w	r3, r3, #16
 800773e:	2b10      	cmp	r3, #16
 8007740:	d122      	bne.n	8007788 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 8007742:	687b      	ldr	r3, [r7, #4]
 8007744:	681b      	ldr	r3, [r3, #0]
 8007746:	68db      	ldr	r3, [r3, #12]
 8007748:	f003 0310 	and.w	r3, r3, #16
 800774c:	2b10      	cmp	r3, #16
 800774e:	d11b      	bne.n	8007788 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8007750:	687b      	ldr	r3, [r7, #4]
 8007752:	681b      	ldr	r3, [r3, #0]
 8007754:	f06f 0210 	mvn.w	r2, #16
 8007758:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 800775a:	687b      	ldr	r3, [r7, #4]
 800775c:	2208      	movs	r2, #8
 800775e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8007760:	687b      	ldr	r3, [r7, #4]
 8007762:	681b      	ldr	r3, [r3, #0]
 8007764:	69db      	ldr	r3, [r3, #28]
 8007766:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800776a:	2b00      	cmp	r3, #0
 800776c:	d003      	beq.n	8007776 <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800776e:	6878      	ldr	r0, [r7, #4]
 8007770:	f7fb faea 	bl	8002d48 <HAL_TIM_IC_CaptureCallback>
 8007774:	e005      	b.n	8007782 <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8007776:	6878      	ldr	r0, [r7, #4]
 8007778:	f000 facc 	bl	8007d14 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800777c:	6878      	ldr	r0, [r7, #4]
 800777e:	f000 fad3 	bl	8007d28 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8007782:	687b      	ldr	r3, [r7, #4]
 8007784:	2200      	movs	r2, #0
 8007786:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8007788:	687b      	ldr	r3, [r7, #4]
 800778a:	681b      	ldr	r3, [r3, #0]
 800778c:	691b      	ldr	r3, [r3, #16]
 800778e:	f003 0301 	and.w	r3, r3, #1
 8007792:	2b01      	cmp	r3, #1
 8007794:	d10e      	bne.n	80077b4 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 8007796:	687b      	ldr	r3, [r7, #4]
 8007798:	681b      	ldr	r3, [r3, #0]
 800779a:	68db      	ldr	r3, [r3, #12]
 800779c:	f003 0301 	and.w	r3, r3, #1
 80077a0:	2b01      	cmp	r3, #1
 80077a2:	d107      	bne.n	80077b4 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 80077a4:	687b      	ldr	r3, [r7, #4]
 80077a6:	681b      	ldr	r3, [r3, #0]
 80077a8:	f06f 0201 	mvn.w	r2, #1
 80077ac:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 80077ae:	6878      	ldr	r0, [r7, #4]
 80077b0:	f7fb fa54 	bl	8002c5c <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 80077b4:	687b      	ldr	r3, [r7, #4]
 80077b6:	681b      	ldr	r3, [r3, #0]
 80077b8:	691b      	ldr	r3, [r3, #16]
 80077ba:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80077be:	2b80      	cmp	r3, #128	; 0x80
 80077c0:	d10e      	bne.n	80077e0 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 80077c2:	687b      	ldr	r3, [r7, #4]
 80077c4:	681b      	ldr	r3, [r3, #0]
 80077c6:	68db      	ldr	r3, [r3, #12]
 80077c8:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80077cc:	2b80      	cmp	r3, #128	; 0x80
 80077ce:	d107      	bne.n	80077e0 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 80077d0:	687b      	ldr	r3, [r7, #4]
 80077d2:	681b      	ldr	r3, [r3, #0]
 80077d4:	f06f 0280 	mvn.w	r2, #128	; 0x80
 80077d8:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 80077da:	6878      	ldr	r0, [r7, #4]
 80077dc:	f000 ff78 	bl	80086d0 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 80077e0:	687b      	ldr	r3, [r7, #4]
 80077e2:	681b      	ldr	r3, [r3, #0]
 80077e4:	691b      	ldr	r3, [r3, #16]
 80077e6:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80077ea:	2b40      	cmp	r3, #64	; 0x40
 80077ec:	d10e      	bne.n	800780c <HAL_TIM_IRQHandler+0x1dc>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 80077ee:	687b      	ldr	r3, [r7, #4]
 80077f0:	681b      	ldr	r3, [r3, #0]
 80077f2:	68db      	ldr	r3, [r3, #12]
 80077f4:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80077f8:	2b40      	cmp	r3, #64	; 0x40
 80077fa:	d107      	bne.n	800780c <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 80077fc:	687b      	ldr	r3, [r7, #4]
 80077fe:	681b      	ldr	r3, [r3, #0]
 8007800:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8007804:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8007806:	6878      	ldr	r0, [r7, #4]
 8007808:	f000 fa98 	bl	8007d3c <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 800780c:	687b      	ldr	r3, [r7, #4]
 800780e:	681b      	ldr	r3, [r3, #0]
 8007810:	691b      	ldr	r3, [r3, #16]
 8007812:	f003 0320 	and.w	r3, r3, #32
 8007816:	2b20      	cmp	r3, #32
 8007818:	d10e      	bne.n	8007838 <HAL_TIM_IRQHandler+0x208>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 800781a:	687b      	ldr	r3, [r7, #4]
 800781c:	681b      	ldr	r3, [r3, #0]
 800781e:	68db      	ldr	r3, [r3, #12]
 8007820:	f003 0320 	and.w	r3, r3, #32
 8007824:	2b20      	cmp	r3, #32
 8007826:	d107      	bne.n	8007838 <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8007828:	687b      	ldr	r3, [r7, #4]
 800782a:	681b      	ldr	r3, [r3, #0]
 800782c:	f06f 0220 	mvn.w	r2, #32
 8007830:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8007832:	6878      	ldr	r0, [r7, #4]
 8007834:	f000 ff42 	bl	80086bc <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8007838:	bf00      	nop
 800783a:	3708      	adds	r7, #8
 800783c:	46bd      	mov	sp, r7
 800783e:	bd80      	pop	{r7, pc}

08007840 <HAL_TIM_IC_ConfigChannel>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_ConfigChannel(TIM_HandleTypeDef *htim, TIM_IC_InitTypeDef *sConfig, uint32_t Channel)
{
 8007840:	b580      	push	{r7, lr}
 8007842:	b086      	sub	sp, #24
 8007844:	af00      	add	r7, sp, #0
 8007846:	60f8      	str	r0, [r7, #12]
 8007848:	60b9      	str	r1, [r7, #8]
 800784a:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800784c:	2300      	movs	r3, #0
 800784e:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_IC_SELECTION(sConfig->ICSelection));
  assert_param(IS_TIM_IC_PRESCALER(sConfig->ICPrescaler));
  assert_param(IS_TIM_IC_FILTER(sConfig->ICFilter));

  /* Process Locked */
  __HAL_LOCK(htim);
 8007850:	68fb      	ldr	r3, [r7, #12]
 8007852:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8007856:	2b01      	cmp	r3, #1
 8007858:	d101      	bne.n	800785e <HAL_TIM_IC_ConfigChannel+0x1e>
 800785a:	2302      	movs	r3, #2
 800785c:	e088      	b.n	8007970 <HAL_TIM_IC_ConfigChannel+0x130>
 800785e:	68fb      	ldr	r3, [r7, #12]
 8007860:	2201      	movs	r2, #1
 8007862:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  if (Channel == TIM_CHANNEL_1)
 8007866:	687b      	ldr	r3, [r7, #4]
 8007868:	2b00      	cmp	r3, #0
 800786a:	d11b      	bne.n	80078a4 <HAL_TIM_IC_ConfigChannel+0x64>
  {
    /* TI1 Configuration */
    TIM_TI1_SetConfig(htim->Instance,
 800786c:	68fb      	ldr	r3, [r7, #12]
 800786e:	6818      	ldr	r0, [r3, #0]
 8007870:	68bb      	ldr	r3, [r7, #8]
 8007872:	6819      	ldr	r1, [r3, #0]
 8007874:	68bb      	ldr	r3, [r7, #8]
 8007876:	685a      	ldr	r2, [r3, #4]
 8007878:	68bb      	ldr	r3, [r7, #8]
 800787a:	68db      	ldr	r3, [r3, #12]
 800787c:	f000 fcb8 	bl	80081f0 <TIM_TI1_SetConfig>
                      sConfig->ICPolarity,
                      sConfig->ICSelection,
                      sConfig->ICFilter);

    /* Reset the IC1PSC Bits */
    htim->Instance->CCMR1 &= ~TIM_CCMR1_IC1PSC;
 8007880:	68fb      	ldr	r3, [r7, #12]
 8007882:	681b      	ldr	r3, [r3, #0]
 8007884:	699a      	ldr	r2, [r3, #24]
 8007886:	68fb      	ldr	r3, [r7, #12]
 8007888:	681b      	ldr	r3, [r3, #0]
 800788a:	f022 020c 	bic.w	r2, r2, #12
 800788e:	619a      	str	r2, [r3, #24]

    /* Set the IC1PSC value */
    htim->Instance->CCMR1 |= sConfig->ICPrescaler;
 8007890:	68fb      	ldr	r3, [r7, #12]
 8007892:	681b      	ldr	r3, [r3, #0]
 8007894:	6999      	ldr	r1, [r3, #24]
 8007896:	68bb      	ldr	r3, [r7, #8]
 8007898:	689a      	ldr	r2, [r3, #8]
 800789a:	68fb      	ldr	r3, [r7, #12]
 800789c:	681b      	ldr	r3, [r3, #0]
 800789e:	430a      	orrs	r2, r1
 80078a0:	619a      	str	r2, [r3, #24]
 80078a2:	e060      	b.n	8007966 <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else if (Channel == TIM_CHANNEL_2)
 80078a4:	687b      	ldr	r3, [r7, #4]
 80078a6:	2b04      	cmp	r3, #4
 80078a8:	d11c      	bne.n	80078e4 <HAL_TIM_IC_ConfigChannel+0xa4>
  {
    /* TI2 Configuration */
    assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

    TIM_TI2_SetConfig(htim->Instance,
 80078aa:	68fb      	ldr	r3, [r7, #12]
 80078ac:	6818      	ldr	r0, [r3, #0]
 80078ae:	68bb      	ldr	r3, [r7, #8]
 80078b0:	6819      	ldr	r1, [r3, #0]
 80078b2:	68bb      	ldr	r3, [r7, #8]
 80078b4:	685a      	ldr	r2, [r3, #4]
 80078b6:	68bb      	ldr	r3, [r7, #8]
 80078b8:	68db      	ldr	r3, [r3, #12]
 80078ba:	f000 fd3c 	bl	8008336 <TIM_TI2_SetConfig>
                      sConfig->ICPolarity,
                      sConfig->ICSelection,
                      sConfig->ICFilter);

    /* Reset the IC2PSC Bits */
    htim->Instance->CCMR1 &= ~TIM_CCMR1_IC2PSC;
 80078be:	68fb      	ldr	r3, [r7, #12]
 80078c0:	681b      	ldr	r3, [r3, #0]
 80078c2:	699a      	ldr	r2, [r3, #24]
 80078c4:	68fb      	ldr	r3, [r7, #12]
 80078c6:	681b      	ldr	r3, [r3, #0]
 80078c8:	f422 6240 	bic.w	r2, r2, #3072	; 0xc00
 80078cc:	619a      	str	r2, [r3, #24]

    /* Set the IC2PSC value */
    htim->Instance->CCMR1 |= (sConfig->ICPrescaler << 8U);
 80078ce:	68fb      	ldr	r3, [r7, #12]
 80078d0:	681b      	ldr	r3, [r3, #0]
 80078d2:	6999      	ldr	r1, [r3, #24]
 80078d4:	68bb      	ldr	r3, [r7, #8]
 80078d6:	689b      	ldr	r3, [r3, #8]
 80078d8:	021a      	lsls	r2, r3, #8
 80078da:	68fb      	ldr	r3, [r7, #12]
 80078dc:	681b      	ldr	r3, [r3, #0]
 80078de:	430a      	orrs	r2, r1
 80078e0:	619a      	str	r2, [r3, #24]
 80078e2:	e040      	b.n	8007966 <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else if (Channel == TIM_CHANNEL_3)
 80078e4:	687b      	ldr	r3, [r7, #4]
 80078e6:	2b08      	cmp	r3, #8
 80078e8:	d11b      	bne.n	8007922 <HAL_TIM_IC_ConfigChannel+0xe2>
  {
    /* TI3 Configuration */
    assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

    TIM_TI3_SetConfig(htim->Instance,
 80078ea:	68fb      	ldr	r3, [r7, #12]
 80078ec:	6818      	ldr	r0, [r3, #0]
 80078ee:	68bb      	ldr	r3, [r7, #8]
 80078f0:	6819      	ldr	r1, [r3, #0]
 80078f2:	68bb      	ldr	r3, [r7, #8]
 80078f4:	685a      	ldr	r2, [r3, #4]
 80078f6:	68bb      	ldr	r3, [r7, #8]
 80078f8:	68db      	ldr	r3, [r3, #12]
 80078fa:	f000 fd89 	bl	8008410 <TIM_TI3_SetConfig>
                      sConfig->ICPolarity,
                      sConfig->ICSelection,
                      sConfig->ICFilter);

    /* Reset the IC3PSC Bits */
    htim->Instance->CCMR2 &= ~TIM_CCMR2_IC3PSC;
 80078fe:	68fb      	ldr	r3, [r7, #12]
 8007900:	681b      	ldr	r3, [r3, #0]
 8007902:	69da      	ldr	r2, [r3, #28]
 8007904:	68fb      	ldr	r3, [r7, #12]
 8007906:	681b      	ldr	r3, [r3, #0]
 8007908:	f022 020c 	bic.w	r2, r2, #12
 800790c:	61da      	str	r2, [r3, #28]

    /* Set the IC3PSC value */
    htim->Instance->CCMR2 |= sConfig->ICPrescaler;
 800790e:	68fb      	ldr	r3, [r7, #12]
 8007910:	681b      	ldr	r3, [r3, #0]
 8007912:	69d9      	ldr	r1, [r3, #28]
 8007914:	68bb      	ldr	r3, [r7, #8]
 8007916:	689a      	ldr	r2, [r3, #8]
 8007918:	68fb      	ldr	r3, [r7, #12]
 800791a:	681b      	ldr	r3, [r3, #0]
 800791c:	430a      	orrs	r2, r1
 800791e:	61da      	str	r2, [r3, #28]
 8007920:	e021      	b.n	8007966 <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else if (Channel == TIM_CHANNEL_4)
 8007922:	687b      	ldr	r3, [r7, #4]
 8007924:	2b0c      	cmp	r3, #12
 8007926:	d11c      	bne.n	8007962 <HAL_TIM_IC_ConfigChannel+0x122>
  {
    /* TI4 Configuration */
    assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

    TIM_TI4_SetConfig(htim->Instance,
 8007928:	68fb      	ldr	r3, [r7, #12]
 800792a:	6818      	ldr	r0, [r3, #0]
 800792c:	68bb      	ldr	r3, [r7, #8]
 800792e:	6819      	ldr	r1, [r3, #0]
 8007930:	68bb      	ldr	r3, [r7, #8]
 8007932:	685a      	ldr	r2, [r3, #4]
 8007934:	68bb      	ldr	r3, [r7, #8]
 8007936:	68db      	ldr	r3, [r3, #12]
 8007938:	f000 fda6 	bl	8008488 <TIM_TI4_SetConfig>
                      sConfig->ICPolarity,
                      sConfig->ICSelection,
                      sConfig->ICFilter);

    /* Reset the IC4PSC Bits */
    htim->Instance->CCMR2 &= ~TIM_CCMR2_IC4PSC;
 800793c:	68fb      	ldr	r3, [r7, #12]
 800793e:	681b      	ldr	r3, [r3, #0]
 8007940:	69da      	ldr	r2, [r3, #28]
 8007942:	68fb      	ldr	r3, [r7, #12]
 8007944:	681b      	ldr	r3, [r3, #0]
 8007946:	f422 6240 	bic.w	r2, r2, #3072	; 0xc00
 800794a:	61da      	str	r2, [r3, #28]

    /* Set the IC4PSC value */
    htim->Instance->CCMR2 |= (sConfig->ICPrescaler << 8U);
 800794c:	68fb      	ldr	r3, [r7, #12]
 800794e:	681b      	ldr	r3, [r3, #0]
 8007950:	69d9      	ldr	r1, [r3, #28]
 8007952:	68bb      	ldr	r3, [r7, #8]
 8007954:	689b      	ldr	r3, [r3, #8]
 8007956:	021a      	lsls	r2, r3, #8
 8007958:	68fb      	ldr	r3, [r7, #12]
 800795a:	681b      	ldr	r3, [r3, #0]
 800795c:	430a      	orrs	r2, r1
 800795e:	61da      	str	r2, [r3, #28]
 8007960:	e001      	b.n	8007966 <HAL_TIM_IC_ConfigChannel+0x126>
  }
  else
  {
    status = HAL_ERROR;
 8007962:	2301      	movs	r3, #1
 8007964:	75fb      	strb	r3, [r7, #23]
  }

  __HAL_UNLOCK(htim);
 8007966:	68fb      	ldr	r3, [r7, #12]
 8007968:	2200      	movs	r2, #0
 800796a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 800796e:	7dfb      	ldrb	r3, [r7, #23]
}
 8007970:	4618      	mov	r0, r3
 8007972:	3718      	adds	r7, #24
 8007974:	46bd      	mov	sp, r7
 8007976:	bd80      	pop	{r7, pc}

08007978 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8007978:	b580      	push	{r7, lr}
 800797a:	b086      	sub	sp, #24
 800797c:	af00      	add	r7, sp, #0
 800797e:	60f8      	str	r0, [r7, #12]
 8007980:	60b9      	str	r1, [r7, #8]
 8007982:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8007984:	2300      	movs	r3, #0
 8007986:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8007988:	68fb      	ldr	r3, [r7, #12]
 800798a:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800798e:	2b01      	cmp	r3, #1
 8007990:	d101      	bne.n	8007996 <HAL_TIM_PWM_ConfigChannel+0x1e>
 8007992:	2302      	movs	r3, #2
 8007994:	e0ae      	b.n	8007af4 <HAL_TIM_PWM_ConfigChannel+0x17c>
 8007996:	68fb      	ldr	r3, [r7, #12]
 8007998:	2201      	movs	r2, #1
 800799a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  switch (Channel)
 800799e:	687b      	ldr	r3, [r7, #4]
 80079a0:	2b0c      	cmp	r3, #12
 80079a2:	f200 809f 	bhi.w	8007ae4 <HAL_TIM_PWM_ConfigChannel+0x16c>
 80079a6:	a201      	add	r2, pc, #4	; (adr r2, 80079ac <HAL_TIM_PWM_ConfigChannel+0x34>)
 80079a8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80079ac:	080079e1 	.word	0x080079e1
 80079b0:	08007ae5 	.word	0x08007ae5
 80079b4:	08007ae5 	.word	0x08007ae5
 80079b8:	08007ae5 	.word	0x08007ae5
 80079bc:	08007a21 	.word	0x08007a21
 80079c0:	08007ae5 	.word	0x08007ae5
 80079c4:	08007ae5 	.word	0x08007ae5
 80079c8:	08007ae5 	.word	0x08007ae5
 80079cc:	08007a63 	.word	0x08007a63
 80079d0:	08007ae5 	.word	0x08007ae5
 80079d4:	08007ae5 	.word	0x08007ae5
 80079d8:	08007ae5 	.word	0x08007ae5
 80079dc:	08007aa3 	.word	0x08007aa3
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 80079e0:	68fb      	ldr	r3, [r7, #12]
 80079e2:	681b      	ldr	r3, [r3, #0]
 80079e4:	68b9      	ldr	r1, [r7, #8]
 80079e6:	4618      	mov	r0, r3
 80079e8:	f000 fa52 	bl	8007e90 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 80079ec:	68fb      	ldr	r3, [r7, #12]
 80079ee:	681b      	ldr	r3, [r3, #0]
 80079f0:	699a      	ldr	r2, [r3, #24]
 80079f2:	68fb      	ldr	r3, [r7, #12]
 80079f4:	681b      	ldr	r3, [r3, #0]
 80079f6:	f042 0208 	orr.w	r2, r2, #8
 80079fa:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 80079fc:	68fb      	ldr	r3, [r7, #12]
 80079fe:	681b      	ldr	r3, [r3, #0]
 8007a00:	699a      	ldr	r2, [r3, #24]
 8007a02:	68fb      	ldr	r3, [r7, #12]
 8007a04:	681b      	ldr	r3, [r3, #0]
 8007a06:	f022 0204 	bic.w	r2, r2, #4
 8007a0a:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8007a0c:	68fb      	ldr	r3, [r7, #12]
 8007a0e:	681b      	ldr	r3, [r3, #0]
 8007a10:	6999      	ldr	r1, [r3, #24]
 8007a12:	68bb      	ldr	r3, [r7, #8]
 8007a14:	691a      	ldr	r2, [r3, #16]
 8007a16:	68fb      	ldr	r3, [r7, #12]
 8007a18:	681b      	ldr	r3, [r3, #0]
 8007a1a:	430a      	orrs	r2, r1
 8007a1c:	619a      	str	r2, [r3, #24]
      break;
 8007a1e:	e064      	b.n	8007aea <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8007a20:	68fb      	ldr	r3, [r7, #12]
 8007a22:	681b      	ldr	r3, [r3, #0]
 8007a24:	68b9      	ldr	r1, [r7, #8]
 8007a26:	4618      	mov	r0, r3
 8007a28:	f000 faa2 	bl	8007f70 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8007a2c:	68fb      	ldr	r3, [r7, #12]
 8007a2e:	681b      	ldr	r3, [r3, #0]
 8007a30:	699a      	ldr	r2, [r3, #24]
 8007a32:	68fb      	ldr	r3, [r7, #12]
 8007a34:	681b      	ldr	r3, [r3, #0]
 8007a36:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8007a3a:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8007a3c:	68fb      	ldr	r3, [r7, #12]
 8007a3e:	681b      	ldr	r3, [r3, #0]
 8007a40:	699a      	ldr	r2, [r3, #24]
 8007a42:	68fb      	ldr	r3, [r7, #12]
 8007a44:	681b      	ldr	r3, [r3, #0]
 8007a46:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8007a4a:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8007a4c:	68fb      	ldr	r3, [r7, #12]
 8007a4e:	681b      	ldr	r3, [r3, #0]
 8007a50:	6999      	ldr	r1, [r3, #24]
 8007a52:	68bb      	ldr	r3, [r7, #8]
 8007a54:	691b      	ldr	r3, [r3, #16]
 8007a56:	021a      	lsls	r2, r3, #8
 8007a58:	68fb      	ldr	r3, [r7, #12]
 8007a5a:	681b      	ldr	r3, [r3, #0]
 8007a5c:	430a      	orrs	r2, r1
 8007a5e:	619a      	str	r2, [r3, #24]
      break;
 8007a60:	e043      	b.n	8007aea <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8007a62:	68fb      	ldr	r3, [r7, #12]
 8007a64:	681b      	ldr	r3, [r3, #0]
 8007a66:	68b9      	ldr	r1, [r7, #8]
 8007a68:	4618      	mov	r0, r3
 8007a6a:	f000 faf7 	bl	800805c <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8007a6e:	68fb      	ldr	r3, [r7, #12]
 8007a70:	681b      	ldr	r3, [r3, #0]
 8007a72:	69da      	ldr	r2, [r3, #28]
 8007a74:	68fb      	ldr	r3, [r7, #12]
 8007a76:	681b      	ldr	r3, [r3, #0]
 8007a78:	f042 0208 	orr.w	r2, r2, #8
 8007a7c:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8007a7e:	68fb      	ldr	r3, [r7, #12]
 8007a80:	681b      	ldr	r3, [r3, #0]
 8007a82:	69da      	ldr	r2, [r3, #28]
 8007a84:	68fb      	ldr	r3, [r7, #12]
 8007a86:	681b      	ldr	r3, [r3, #0]
 8007a88:	f022 0204 	bic.w	r2, r2, #4
 8007a8c:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8007a8e:	68fb      	ldr	r3, [r7, #12]
 8007a90:	681b      	ldr	r3, [r3, #0]
 8007a92:	69d9      	ldr	r1, [r3, #28]
 8007a94:	68bb      	ldr	r3, [r7, #8]
 8007a96:	691a      	ldr	r2, [r3, #16]
 8007a98:	68fb      	ldr	r3, [r7, #12]
 8007a9a:	681b      	ldr	r3, [r3, #0]
 8007a9c:	430a      	orrs	r2, r1
 8007a9e:	61da      	str	r2, [r3, #28]
      break;
 8007aa0:	e023      	b.n	8007aea <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8007aa2:	68fb      	ldr	r3, [r7, #12]
 8007aa4:	681b      	ldr	r3, [r3, #0]
 8007aa6:	68b9      	ldr	r1, [r7, #8]
 8007aa8:	4618      	mov	r0, r3
 8007aaa:	f000 fb4b 	bl	8008144 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8007aae:	68fb      	ldr	r3, [r7, #12]
 8007ab0:	681b      	ldr	r3, [r3, #0]
 8007ab2:	69da      	ldr	r2, [r3, #28]
 8007ab4:	68fb      	ldr	r3, [r7, #12]
 8007ab6:	681b      	ldr	r3, [r3, #0]
 8007ab8:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8007abc:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8007abe:	68fb      	ldr	r3, [r7, #12]
 8007ac0:	681b      	ldr	r3, [r3, #0]
 8007ac2:	69da      	ldr	r2, [r3, #28]
 8007ac4:	68fb      	ldr	r3, [r7, #12]
 8007ac6:	681b      	ldr	r3, [r3, #0]
 8007ac8:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8007acc:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8007ace:	68fb      	ldr	r3, [r7, #12]
 8007ad0:	681b      	ldr	r3, [r3, #0]
 8007ad2:	69d9      	ldr	r1, [r3, #28]
 8007ad4:	68bb      	ldr	r3, [r7, #8]
 8007ad6:	691b      	ldr	r3, [r3, #16]
 8007ad8:	021a      	lsls	r2, r3, #8
 8007ada:	68fb      	ldr	r3, [r7, #12]
 8007adc:	681b      	ldr	r3, [r3, #0]
 8007ade:	430a      	orrs	r2, r1
 8007ae0:	61da      	str	r2, [r3, #28]
      break;
 8007ae2:	e002      	b.n	8007aea <HAL_TIM_PWM_ConfigChannel+0x172>
    }

    default:
      status = HAL_ERROR;
 8007ae4:	2301      	movs	r3, #1
 8007ae6:	75fb      	strb	r3, [r7, #23]
      break;
 8007ae8:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 8007aea:	68fb      	ldr	r3, [r7, #12]
 8007aec:	2200      	movs	r2, #0
 8007aee:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 8007af2:	7dfb      	ldrb	r3, [r7, #23]
}
 8007af4:	4618      	mov	r0, r3
 8007af6:	3718      	adds	r7, #24
 8007af8:	46bd      	mov	sp, r7
 8007afa:	bd80      	pop	{r7, pc}

08007afc <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8007afc:	b580      	push	{r7, lr}
 8007afe:	b084      	sub	sp, #16
 8007b00:	af00      	add	r7, sp, #0
 8007b02:	6078      	str	r0, [r7, #4]
 8007b04:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8007b06:	2300      	movs	r3, #0
 8007b08:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8007b0a:	687b      	ldr	r3, [r7, #4]
 8007b0c:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8007b10:	2b01      	cmp	r3, #1
 8007b12:	d101      	bne.n	8007b18 <HAL_TIM_ConfigClockSource+0x1c>
 8007b14:	2302      	movs	r3, #2
 8007b16:	e0b4      	b.n	8007c82 <HAL_TIM_ConfigClockSource+0x186>
 8007b18:	687b      	ldr	r3, [r7, #4]
 8007b1a:	2201      	movs	r2, #1
 8007b1c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8007b20:	687b      	ldr	r3, [r7, #4]
 8007b22:	2202      	movs	r2, #2
 8007b24:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8007b28:	687b      	ldr	r3, [r7, #4]
 8007b2a:	681b      	ldr	r3, [r3, #0]
 8007b2c:	689b      	ldr	r3, [r3, #8]
 8007b2e:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8007b30:	68bb      	ldr	r3, [r7, #8]
 8007b32:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 8007b36:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8007b38:	68bb      	ldr	r3, [r7, #8]
 8007b3a:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8007b3e:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8007b40:	687b      	ldr	r3, [r7, #4]
 8007b42:	681b      	ldr	r3, [r3, #0]
 8007b44:	68ba      	ldr	r2, [r7, #8]
 8007b46:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8007b48:	683b      	ldr	r3, [r7, #0]
 8007b4a:	681b      	ldr	r3, [r3, #0]
 8007b4c:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8007b50:	d03e      	beq.n	8007bd0 <HAL_TIM_ConfigClockSource+0xd4>
 8007b52:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8007b56:	f200 8087 	bhi.w	8007c68 <HAL_TIM_ConfigClockSource+0x16c>
 8007b5a:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8007b5e:	f000 8086 	beq.w	8007c6e <HAL_TIM_ConfigClockSource+0x172>
 8007b62:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8007b66:	d87f      	bhi.n	8007c68 <HAL_TIM_ConfigClockSource+0x16c>
 8007b68:	2b70      	cmp	r3, #112	; 0x70
 8007b6a:	d01a      	beq.n	8007ba2 <HAL_TIM_ConfigClockSource+0xa6>
 8007b6c:	2b70      	cmp	r3, #112	; 0x70
 8007b6e:	d87b      	bhi.n	8007c68 <HAL_TIM_ConfigClockSource+0x16c>
 8007b70:	2b60      	cmp	r3, #96	; 0x60
 8007b72:	d050      	beq.n	8007c16 <HAL_TIM_ConfigClockSource+0x11a>
 8007b74:	2b60      	cmp	r3, #96	; 0x60
 8007b76:	d877      	bhi.n	8007c68 <HAL_TIM_ConfigClockSource+0x16c>
 8007b78:	2b50      	cmp	r3, #80	; 0x50
 8007b7a:	d03c      	beq.n	8007bf6 <HAL_TIM_ConfigClockSource+0xfa>
 8007b7c:	2b50      	cmp	r3, #80	; 0x50
 8007b7e:	d873      	bhi.n	8007c68 <HAL_TIM_ConfigClockSource+0x16c>
 8007b80:	2b40      	cmp	r3, #64	; 0x40
 8007b82:	d058      	beq.n	8007c36 <HAL_TIM_ConfigClockSource+0x13a>
 8007b84:	2b40      	cmp	r3, #64	; 0x40
 8007b86:	d86f      	bhi.n	8007c68 <HAL_TIM_ConfigClockSource+0x16c>
 8007b88:	2b30      	cmp	r3, #48	; 0x30
 8007b8a:	d064      	beq.n	8007c56 <HAL_TIM_ConfigClockSource+0x15a>
 8007b8c:	2b30      	cmp	r3, #48	; 0x30
 8007b8e:	d86b      	bhi.n	8007c68 <HAL_TIM_ConfigClockSource+0x16c>
 8007b90:	2b20      	cmp	r3, #32
 8007b92:	d060      	beq.n	8007c56 <HAL_TIM_ConfigClockSource+0x15a>
 8007b94:	2b20      	cmp	r3, #32
 8007b96:	d867      	bhi.n	8007c68 <HAL_TIM_ConfigClockSource+0x16c>
 8007b98:	2b00      	cmp	r3, #0
 8007b9a:	d05c      	beq.n	8007c56 <HAL_TIM_ConfigClockSource+0x15a>
 8007b9c:	2b10      	cmp	r3, #16
 8007b9e:	d05a      	beq.n	8007c56 <HAL_TIM_ConfigClockSource+0x15a>
 8007ba0:	e062      	b.n	8007c68 <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8007ba2:	687b      	ldr	r3, [r7, #4]
 8007ba4:	6818      	ldr	r0, [r3, #0]
 8007ba6:	683b      	ldr	r3, [r7, #0]
 8007ba8:	6899      	ldr	r1, [r3, #8]
 8007baa:	683b      	ldr	r3, [r7, #0]
 8007bac:	685a      	ldr	r2, [r3, #4]
 8007bae:	683b      	ldr	r3, [r7, #0]
 8007bb0:	68db      	ldr	r3, [r3, #12]
 8007bb2:	f000 fcc1 	bl	8008538 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8007bb6:	687b      	ldr	r3, [r7, #4]
 8007bb8:	681b      	ldr	r3, [r3, #0]
 8007bba:	689b      	ldr	r3, [r3, #8]
 8007bbc:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8007bbe:	68bb      	ldr	r3, [r7, #8]
 8007bc0:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 8007bc4:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8007bc6:	687b      	ldr	r3, [r7, #4]
 8007bc8:	681b      	ldr	r3, [r3, #0]
 8007bca:	68ba      	ldr	r2, [r7, #8]
 8007bcc:	609a      	str	r2, [r3, #8]
      break;
 8007bce:	e04f      	b.n	8007c70 <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8007bd0:	687b      	ldr	r3, [r7, #4]
 8007bd2:	6818      	ldr	r0, [r3, #0]
 8007bd4:	683b      	ldr	r3, [r7, #0]
 8007bd6:	6899      	ldr	r1, [r3, #8]
 8007bd8:	683b      	ldr	r3, [r7, #0]
 8007bda:	685a      	ldr	r2, [r3, #4]
 8007bdc:	683b      	ldr	r3, [r7, #0]
 8007bde:	68db      	ldr	r3, [r3, #12]
 8007be0:	f000 fcaa 	bl	8008538 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8007be4:	687b      	ldr	r3, [r7, #4]
 8007be6:	681b      	ldr	r3, [r3, #0]
 8007be8:	689a      	ldr	r2, [r3, #8]
 8007bea:	687b      	ldr	r3, [r7, #4]
 8007bec:	681b      	ldr	r3, [r3, #0]
 8007bee:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8007bf2:	609a      	str	r2, [r3, #8]
      break;
 8007bf4:	e03c      	b.n	8007c70 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8007bf6:	687b      	ldr	r3, [r7, #4]
 8007bf8:	6818      	ldr	r0, [r3, #0]
 8007bfa:	683b      	ldr	r3, [r7, #0]
 8007bfc:	6859      	ldr	r1, [r3, #4]
 8007bfe:	683b      	ldr	r3, [r7, #0]
 8007c00:	68db      	ldr	r3, [r3, #12]
 8007c02:	461a      	mov	r2, r3
 8007c04:	f000 fb68 	bl	80082d8 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8007c08:	687b      	ldr	r3, [r7, #4]
 8007c0a:	681b      	ldr	r3, [r3, #0]
 8007c0c:	2150      	movs	r1, #80	; 0x50
 8007c0e:	4618      	mov	r0, r3
 8007c10:	f000 fc77 	bl	8008502 <TIM_ITRx_SetConfig>
      break;
 8007c14:	e02c      	b.n	8007c70 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8007c16:	687b      	ldr	r3, [r7, #4]
 8007c18:	6818      	ldr	r0, [r3, #0]
 8007c1a:	683b      	ldr	r3, [r7, #0]
 8007c1c:	6859      	ldr	r1, [r3, #4]
 8007c1e:	683b      	ldr	r3, [r7, #0]
 8007c20:	68db      	ldr	r3, [r3, #12]
 8007c22:	461a      	mov	r2, r3
 8007c24:	f000 fbc4 	bl	80083b0 <TIM_TI2_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8007c28:	687b      	ldr	r3, [r7, #4]
 8007c2a:	681b      	ldr	r3, [r3, #0]
 8007c2c:	2160      	movs	r1, #96	; 0x60
 8007c2e:	4618      	mov	r0, r3
 8007c30:	f000 fc67 	bl	8008502 <TIM_ITRx_SetConfig>
      break;
 8007c34:	e01c      	b.n	8007c70 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8007c36:	687b      	ldr	r3, [r7, #4]
 8007c38:	6818      	ldr	r0, [r3, #0]
 8007c3a:	683b      	ldr	r3, [r7, #0]
 8007c3c:	6859      	ldr	r1, [r3, #4]
 8007c3e:	683b      	ldr	r3, [r7, #0]
 8007c40:	68db      	ldr	r3, [r3, #12]
 8007c42:	461a      	mov	r2, r3
 8007c44:	f000 fb48 	bl	80082d8 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8007c48:	687b      	ldr	r3, [r7, #4]
 8007c4a:	681b      	ldr	r3, [r3, #0]
 8007c4c:	2140      	movs	r1, #64	; 0x40
 8007c4e:	4618      	mov	r0, r3
 8007c50:	f000 fc57 	bl	8008502 <TIM_ITRx_SetConfig>
      break;
 8007c54:	e00c      	b.n	8007c70 <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8007c56:	687b      	ldr	r3, [r7, #4]
 8007c58:	681a      	ldr	r2, [r3, #0]
 8007c5a:	683b      	ldr	r3, [r7, #0]
 8007c5c:	681b      	ldr	r3, [r3, #0]
 8007c5e:	4619      	mov	r1, r3
 8007c60:	4610      	mov	r0, r2
 8007c62:	f000 fc4e 	bl	8008502 <TIM_ITRx_SetConfig>
      break;
 8007c66:	e003      	b.n	8007c70 <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 8007c68:	2301      	movs	r3, #1
 8007c6a:	73fb      	strb	r3, [r7, #15]
      break;
 8007c6c:	e000      	b.n	8007c70 <HAL_TIM_ConfigClockSource+0x174>
      break;
 8007c6e:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8007c70:	687b      	ldr	r3, [r7, #4]
 8007c72:	2201      	movs	r2, #1
 8007c74:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8007c78:	687b      	ldr	r3, [r7, #4]
 8007c7a:	2200      	movs	r2, #0
 8007c7c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 8007c80:	7bfb      	ldrb	r3, [r7, #15]
}
 8007c82:	4618      	mov	r0, r3
 8007c84:	3710      	adds	r7, #16
 8007c86:	46bd      	mov	sp, r7
 8007c88:	bd80      	pop	{r7, pc}
	...

08007c8c <HAL_TIM_ReadCapturedValue>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval Captured value
  */
uint32_t HAL_TIM_ReadCapturedValue(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8007c8c:	b480      	push	{r7}
 8007c8e:	b085      	sub	sp, #20
 8007c90:	af00      	add	r7, sp, #0
 8007c92:	6078      	str	r0, [r7, #4]
 8007c94:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg = 0U;
 8007c96:	2300      	movs	r3, #0
 8007c98:	60fb      	str	r3, [r7, #12]

  switch (Channel)
 8007c9a:	683b      	ldr	r3, [r7, #0]
 8007c9c:	2b0c      	cmp	r3, #12
 8007c9e:	d831      	bhi.n	8007d04 <HAL_TIM_ReadCapturedValue+0x78>
 8007ca0:	a201      	add	r2, pc, #4	; (adr r2, 8007ca8 <HAL_TIM_ReadCapturedValue+0x1c>)
 8007ca2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007ca6:	bf00      	nop
 8007ca8:	08007cdd 	.word	0x08007cdd
 8007cac:	08007d05 	.word	0x08007d05
 8007cb0:	08007d05 	.word	0x08007d05
 8007cb4:	08007d05 	.word	0x08007d05
 8007cb8:	08007ce7 	.word	0x08007ce7
 8007cbc:	08007d05 	.word	0x08007d05
 8007cc0:	08007d05 	.word	0x08007d05
 8007cc4:	08007d05 	.word	0x08007d05
 8007cc8:	08007cf1 	.word	0x08007cf1
 8007ccc:	08007d05 	.word	0x08007d05
 8007cd0:	08007d05 	.word	0x08007d05
 8007cd4:	08007d05 	.word	0x08007d05
 8007cd8:	08007cfb 	.word	0x08007cfb
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Return the capture 1 value */
      tmpreg =  htim->Instance->CCR1;
 8007cdc:	687b      	ldr	r3, [r7, #4]
 8007cde:	681b      	ldr	r3, [r3, #0]
 8007ce0:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8007ce2:	60fb      	str	r3, [r7, #12]

      break;
 8007ce4:	e00f      	b.n	8007d06 <HAL_TIM_ReadCapturedValue+0x7a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Return the capture 2 value */
      tmpreg =   htim->Instance->CCR2;
 8007ce6:	687b      	ldr	r3, [r7, #4]
 8007ce8:	681b      	ldr	r3, [r3, #0]
 8007cea:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007cec:	60fb      	str	r3, [r7, #12]

      break;
 8007cee:	e00a      	b.n	8007d06 <HAL_TIM_ReadCapturedValue+0x7a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Return the capture 3 value */
      tmpreg =   htim->Instance->CCR3;
 8007cf0:	687b      	ldr	r3, [r7, #4]
 8007cf2:	681b      	ldr	r3, [r3, #0]
 8007cf4:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8007cf6:	60fb      	str	r3, [r7, #12]

      break;
 8007cf8:	e005      	b.n	8007d06 <HAL_TIM_ReadCapturedValue+0x7a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Return the capture 4 value */
      tmpreg =   htim->Instance->CCR4;
 8007cfa:	687b      	ldr	r3, [r7, #4]
 8007cfc:	681b      	ldr	r3, [r3, #0]
 8007cfe:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007d00:	60fb      	str	r3, [r7, #12]

      break;
 8007d02:	e000      	b.n	8007d06 <HAL_TIM_ReadCapturedValue+0x7a>
    }

    default:
      break;
 8007d04:	bf00      	nop
  }

  return tmpreg;
 8007d06:	68fb      	ldr	r3, [r7, #12]
}
 8007d08:	4618      	mov	r0, r3
 8007d0a:	3714      	adds	r7, #20
 8007d0c:	46bd      	mov	sp, r7
 8007d0e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007d12:	4770      	bx	lr

08007d14 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8007d14:	b480      	push	{r7}
 8007d16:	b083      	sub	sp, #12
 8007d18:	af00      	add	r7, sp, #0
 8007d1a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8007d1c:	bf00      	nop
 8007d1e:	370c      	adds	r7, #12
 8007d20:	46bd      	mov	sp, r7
 8007d22:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007d26:	4770      	bx	lr

08007d28 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8007d28:	b480      	push	{r7}
 8007d2a:	b083      	sub	sp, #12
 8007d2c:	af00      	add	r7, sp, #0
 8007d2e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8007d30:	bf00      	nop
 8007d32:	370c      	adds	r7, #12
 8007d34:	46bd      	mov	sp, r7
 8007d36:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007d3a:	4770      	bx	lr

08007d3c <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8007d3c:	b480      	push	{r7}
 8007d3e:	b083      	sub	sp, #12
 8007d40:	af00      	add	r7, sp, #0
 8007d42:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8007d44:	bf00      	nop
 8007d46:	370c      	adds	r7, #12
 8007d48:	46bd      	mov	sp, r7
 8007d4a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007d4e:	4770      	bx	lr

08007d50 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8007d50:	b480      	push	{r7}
 8007d52:	b085      	sub	sp, #20
 8007d54:	af00      	add	r7, sp, #0
 8007d56:	6078      	str	r0, [r7, #4]
 8007d58:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8007d5a:	687b      	ldr	r3, [r7, #4]
 8007d5c:	681b      	ldr	r3, [r3, #0]
 8007d5e:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8007d60:	687b      	ldr	r3, [r7, #4]
 8007d62:	4a40      	ldr	r2, [pc, #256]	; (8007e64 <TIM_Base_SetConfig+0x114>)
 8007d64:	4293      	cmp	r3, r2
 8007d66:	d013      	beq.n	8007d90 <TIM_Base_SetConfig+0x40>
 8007d68:	687b      	ldr	r3, [r7, #4]
 8007d6a:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8007d6e:	d00f      	beq.n	8007d90 <TIM_Base_SetConfig+0x40>
 8007d70:	687b      	ldr	r3, [r7, #4]
 8007d72:	4a3d      	ldr	r2, [pc, #244]	; (8007e68 <TIM_Base_SetConfig+0x118>)
 8007d74:	4293      	cmp	r3, r2
 8007d76:	d00b      	beq.n	8007d90 <TIM_Base_SetConfig+0x40>
 8007d78:	687b      	ldr	r3, [r7, #4]
 8007d7a:	4a3c      	ldr	r2, [pc, #240]	; (8007e6c <TIM_Base_SetConfig+0x11c>)
 8007d7c:	4293      	cmp	r3, r2
 8007d7e:	d007      	beq.n	8007d90 <TIM_Base_SetConfig+0x40>
 8007d80:	687b      	ldr	r3, [r7, #4]
 8007d82:	4a3b      	ldr	r2, [pc, #236]	; (8007e70 <TIM_Base_SetConfig+0x120>)
 8007d84:	4293      	cmp	r3, r2
 8007d86:	d003      	beq.n	8007d90 <TIM_Base_SetConfig+0x40>
 8007d88:	687b      	ldr	r3, [r7, #4]
 8007d8a:	4a3a      	ldr	r2, [pc, #232]	; (8007e74 <TIM_Base_SetConfig+0x124>)
 8007d8c:	4293      	cmp	r3, r2
 8007d8e:	d108      	bne.n	8007da2 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8007d90:	68fb      	ldr	r3, [r7, #12]
 8007d92:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8007d96:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8007d98:	683b      	ldr	r3, [r7, #0]
 8007d9a:	685b      	ldr	r3, [r3, #4]
 8007d9c:	68fa      	ldr	r2, [r7, #12]
 8007d9e:	4313      	orrs	r3, r2
 8007da0:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8007da2:	687b      	ldr	r3, [r7, #4]
 8007da4:	4a2f      	ldr	r2, [pc, #188]	; (8007e64 <TIM_Base_SetConfig+0x114>)
 8007da6:	4293      	cmp	r3, r2
 8007da8:	d02b      	beq.n	8007e02 <TIM_Base_SetConfig+0xb2>
 8007daa:	687b      	ldr	r3, [r7, #4]
 8007dac:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8007db0:	d027      	beq.n	8007e02 <TIM_Base_SetConfig+0xb2>
 8007db2:	687b      	ldr	r3, [r7, #4]
 8007db4:	4a2c      	ldr	r2, [pc, #176]	; (8007e68 <TIM_Base_SetConfig+0x118>)
 8007db6:	4293      	cmp	r3, r2
 8007db8:	d023      	beq.n	8007e02 <TIM_Base_SetConfig+0xb2>
 8007dba:	687b      	ldr	r3, [r7, #4]
 8007dbc:	4a2b      	ldr	r2, [pc, #172]	; (8007e6c <TIM_Base_SetConfig+0x11c>)
 8007dbe:	4293      	cmp	r3, r2
 8007dc0:	d01f      	beq.n	8007e02 <TIM_Base_SetConfig+0xb2>
 8007dc2:	687b      	ldr	r3, [r7, #4]
 8007dc4:	4a2a      	ldr	r2, [pc, #168]	; (8007e70 <TIM_Base_SetConfig+0x120>)
 8007dc6:	4293      	cmp	r3, r2
 8007dc8:	d01b      	beq.n	8007e02 <TIM_Base_SetConfig+0xb2>
 8007dca:	687b      	ldr	r3, [r7, #4]
 8007dcc:	4a29      	ldr	r2, [pc, #164]	; (8007e74 <TIM_Base_SetConfig+0x124>)
 8007dce:	4293      	cmp	r3, r2
 8007dd0:	d017      	beq.n	8007e02 <TIM_Base_SetConfig+0xb2>
 8007dd2:	687b      	ldr	r3, [r7, #4]
 8007dd4:	4a28      	ldr	r2, [pc, #160]	; (8007e78 <TIM_Base_SetConfig+0x128>)
 8007dd6:	4293      	cmp	r3, r2
 8007dd8:	d013      	beq.n	8007e02 <TIM_Base_SetConfig+0xb2>
 8007dda:	687b      	ldr	r3, [r7, #4]
 8007ddc:	4a27      	ldr	r2, [pc, #156]	; (8007e7c <TIM_Base_SetConfig+0x12c>)
 8007dde:	4293      	cmp	r3, r2
 8007de0:	d00f      	beq.n	8007e02 <TIM_Base_SetConfig+0xb2>
 8007de2:	687b      	ldr	r3, [r7, #4]
 8007de4:	4a26      	ldr	r2, [pc, #152]	; (8007e80 <TIM_Base_SetConfig+0x130>)
 8007de6:	4293      	cmp	r3, r2
 8007de8:	d00b      	beq.n	8007e02 <TIM_Base_SetConfig+0xb2>
 8007dea:	687b      	ldr	r3, [r7, #4]
 8007dec:	4a25      	ldr	r2, [pc, #148]	; (8007e84 <TIM_Base_SetConfig+0x134>)
 8007dee:	4293      	cmp	r3, r2
 8007df0:	d007      	beq.n	8007e02 <TIM_Base_SetConfig+0xb2>
 8007df2:	687b      	ldr	r3, [r7, #4]
 8007df4:	4a24      	ldr	r2, [pc, #144]	; (8007e88 <TIM_Base_SetConfig+0x138>)
 8007df6:	4293      	cmp	r3, r2
 8007df8:	d003      	beq.n	8007e02 <TIM_Base_SetConfig+0xb2>
 8007dfa:	687b      	ldr	r3, [r7, #4]
 8007dfc:	4a23      	ldr	r2, [pc, #140]	; (8007e8c <TIM_Base_SetConfig+0x13c>)
 8007dfe:	4293      	cmp	r3, r2
 8007e00:	d108      	bne.n	8007e14 <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8007e02:	68fb      	ldr	r3, [r7, #12]
 8007e04:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8007e08:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8007e0a:	683b      	ldr	r3, [r7, #0]
 8007e0c:	68db      	ldr	r3, [r3, #12]
 8007e0e:	68fa      	ldr	r2, [r7, #12]
 8007e10:	4313      	orrs	r3, r2
 8007e12:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8007e14:	68fb      	ldr	r3, [r7, #12]
 8007e16:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8007e1a:	683b      	ldr	r3, [r7, #0]
 8007e1c:	695b      	ldr	r3, [r3, #20]
 8007e1e:	4313      	orrs	r3, r2
 8007e20:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8007e22:	687b      	ldr	r3, [r7, #4]
 8007e24:	68fa      	ldr	r2, [r7, #12]
 8007e26:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8007e28:	683b      	ldr	r3, [r7, #0]
 8007e2a:	689a      	ldr	r2, [r3, #8]
 8007e2c:	687b      	ldr	r3, [r7, #4]
 8007e2e:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8007e30:	683b      	ldr	r3, [r7, #0]
 8007e32:	681a      	ldr	r2, [r3, #0]
 8007e34:	687b      	ldr	r3, [r7, #4]
 8007e36:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8007e38:	687b      	ldr	r3, [r7, #4]
 8007e3a:	4a0a      	ldr	r2, [pc, #40]	; (8007e64 <TIM_Base_SetConfig+0x114>)
 8007e3c:	4293      	cmp	r3, r2
 8007e3e:	d003      	beq.n	8007e48 <TIM_Base_SetConfig+0xf8>
 8007e40:	687b      	ldr	r3, [r7, #4]
 8007e42:	4a0c      	ldr	r2, [pc, #48]	; (8007e74 <TIM_Base_SetConfig+0x124>)
 8007e44:	4293      	cmp	r3, r2
 8007e46:	d103      	bne.n	8007e50 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8007e48:	683b      	ldr	r3, [r7, #0]
 8007e4a:	691a      	ldr	r2, [r3, #16]
 8007e4c:	687b      	ldr	r3, [r7, #4]
 8007e4e:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8007e50:	687b      	ldr	r3, [r7, #4]
 8007e52:	2201      	movs	r2, #1
 8007e54:	615a      	str	r2, [r3, #20]
}
 8007e56:	bf00      	nop
 8007e58:	3714      	adds	r7, #20
 8007e5a:	46bd      	mov	sp, r7
 8007e5c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007e60:	4770      	bx	lr
 8007e62:	bf00      	nop
 8007e64:	40010000 	.word	0x40010000
 8007e68:	40000400 	.word	0x40000400
 8007e6c:	40000800 	.word	0x40000800
 8007e70:	40000c00 	.word	0x40000c00
 8007e74:	40010400 	.word	0x40010400
 8007e78:	40014000 	.word	0x40014000
 8007e7c:	40014400 	.word	0x40014400
 8007e80:	40014800 	.word	0x40014800
 8007e84:	40001800 	.word	0x40001800
 8007e88:	40001c00 	.word	0x40001c00
 8007e8c:	40002000 	.word	0x40002000

08007e90 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8007e90:	b480      	push	{r7}
 8007e92:	b087      	sub	sp, #28
 8007e94:	af00      	add	r7, sp, #0
 8007e96:	6078      	str	r0, [r7, #4]
 8007e98:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8007e9a:	687b      	ldr	r3, [r7, #4]
 8007e9c:	6a1b      	ldr	r3, [r3, #32]
 8007e9e:	f023 0201 	bic.w	r2, r3, #1
 8007ea2:	687b      	ldr	r3, [r7, #4]
 8007ea4:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8007ea6:	687b      	ldr	r3, [r7, #4]
 8007ea8:	6a1b      	ldr	r3, [r3, #32]
 8007eaa:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8007eac:	687b      	ldr	r3, [r7, #4]
 8007eae:	685b      	ldr	r3, [r3, #4]
 8007eb0:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8007eb2:	687b      	ldr	r3, [r7, #4]
 8007eb4:	699b      	ldr	r3, [r3, #24]
 8007eb6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8007eb8:	68fb      	ldr	r3, [r7, #12]
 8007eba:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8007ebe:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8007ec0:	68fb      	ldr	r3, [r7, #12]
 8007ec2:	f023 0303 	bic.w	r3, r3, #3
 8007ec6:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8007ec8:	683b      	ldr	r3, [r7, #0]
 8007eca:	681b      	ldr	r3, [r3, #0]
 8007ecc:	68fa      	ldr	r2, [r7, #12]
 8007ece:	4313      	orrs	r3, r2
 8007ed0:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8007ed2:	697b      	ldr	r3, [r7, #20]
 8007ed4:	f023 0302 	bic.w	r3, r3, #2
 8007ed8:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8007eda:	683b      	ldr	r3, [r7, #0]
 8007edc:	689b      	ldr	r3, [r3, #8]
 8007ede:	697a      	ldr	r2, [r7, #20]
 8007ee0:	4313      	orrs	r3, r2
 8007ee2:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8007ee4:	687b      	ldr	r3, [r7, #4]
 8007ee6:	4a20      	ldr	r2, [pc, #128]	; (8007f68 <TIM_OC1_SetConfig+0xd8>)
 8007ee8:	4293      	cmp	r3, r2
 8007eea:	d003      	beq.n	8007ef4 <TIM_OC1_SetConfig+0x64>
 8007eec:	687b      	ldr	r3, [r7, #4]
 8007eee:	4a1f      	ldr	r2, [pc, #124]	; (8007f6c <TIM_OC1_SetConfig+0xdc>)
 8007ef0:	4293      	cmp	r3, r2
 8007ef2:	d10c      	bne.n	8007f0e <TIM_OC1_SetConfig+0x7e>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8007ef4:	697b      	ldr	r3, [r7, #20]
 8007ef6:	f023 0308 	bic.w	r3, r3, #8
 8007efa:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8007efc:	683b      	ldr	r3, [r7, #0]
 8007efe:	68db      	ldr	r3, [r3, #12]
 8007f00:	697a      	ldr	r2, [r7, #20]
 8007f02:	4313      	orrs	r3, r2
 8007f04:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8007f06:	697b      	ldr	r3, [r7, #20]
 8007f08:	f023 0304 	bic.w	r3, r3, #4
 8007f0c:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8007f0e:	687b      	ldr	r3, [r7, #4]
 8007f10:	4a15      	ldr	r2, [pc, #84]	; (8007f68 <TIM_OC1_SetConfig+0xd8>)
 8007f12:	4293      	cmp	r3, r2
 8007f14:	d003      	beq.n	8007f1e <TIM_OC1_SetConfig+0x8e>
 8007f16:	687b      	ldr	r3, [r7, #4]
 8007f18:	4a14      	ldr	r2, [pc, #80]	; (8007f6c <TIM_OC1_SetConfig+0xdc>)
 8007f1a:	4293      	cmp	r3, r2
 8007f1c:	d111      	bne.n	8007f42 <TIM_OC1_SetConfig+0xb2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8007f1e:	693b      	ldr	r3, [r7, #16]
 8007f20:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8007f24:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8007f26:	693b      	ldr	r3, [r7, #16]
 8007f28:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8007f2c:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8007f2e:	683b      	ldr	r3, [r7, #0]
 8007f30:	695b      	ldr	r3, [r3, #20]
 8007f32:	693a      	ldr	r2, [r7, #16]
 8007f34:	4313      	orrs	r3, r2
 8007f36:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8007f38:	683b      	ldr	r3, [r7, #0]
 8007f3a:	699b      	ldr	r3, [r3, #24]
 8007f3c:	693a      	ldr	r2, [r7, #16]
 8007f3e:	4313      	orrs	r3, r2
 8007f40:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8007f42:	687b      	ldr	r3, [r7, #4]
 8007f44:	693a      	ldr	r2, [r7, #16]
 8007f46:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8007f48:	687b      	ldr	r3, [r7, #4]
 8007f4a:	68fa      	ldr	r2, [r7, #12]
 8007f4c:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8007f4e:	683b      	ldr	r3, [r7, #0]
 8007f50:	685a      	ldr	r2, [r3, #4]
 8007f52:	687b      	ldr	r3, [r7, #4]
 8007f54:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8007f56:	687b      	ldr	r3, [r7, #4]
 8007f58:	697a      	ldr	r2, [r7, #20]
 8007f5a:	621a      	str	r2, [r3, #32]
}
 8007f5c:	bf00      	nop
 8007f5e:	371c      	adds	r7, #28
 8007f60:	46bd      	mov	sp, r7
 8007f62:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007f66:	4770      	bx	lr
 8007f68:	40010000 	.word	0x40010000
 8007f6c:	40010400 	.word	0x40010400

08007f70 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8007f70:	b480      	push	{r7}
 8007f72:	b087      	sub	sp, #28
 8007f74:	af00      	add	r7, sp, #0
 8007f76:	6078      	str	r0, [r7, #4]
 8007f78:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8007f7a:	687b      	ldr	r3, [r7, #4]
 8007f7c:	6a1b      	ldr	r3, [r3, #32]
 8007f7e:	f023 0210 	bic.w	r2, r3, #16
 8007f82:	687b      	ldr	r3, [r7, #4]
 8007f84:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8007f86:	687b      	ldr	r3, [r7, #4]
 8007f88:	6a1b      	ldr	r3, [r3, #32]
 8007f8a:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8007f8c:	687b      	ldr	r3, [r7, #4]
 8007f8e:	685b      	ldr	r3, [r3, #4]
 8007f90:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8007f92:	687b      	ldr	r3, [r7, #4]
 8007f94:	699b      	ldr	r3, [r3, #24]
 8007f96:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8007f98:	68fb      	ldr	r3, [r7, #12]
 8007f9a:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8007f9e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8007fa0:	68fb      	ldr	r3, [r7, #12]
 8007fa2:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8007fa6:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8007fa8:	683b      	ldr	r3, [r7, #0]
 8007faa:	681b      	ldr	r3, [r3, #0]
 8007fac:	021b      	lsls	r3, r3, #8
 8007fae:	68fa      	ldr	r2, [r7, #12]
 8007fb0:	4313      	orrs	r3, r2
 8007fb2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8007fb4:	697b      	ldr	r3, [r7, #20]
 8007fb6:	f023 0320 	bic.w	r3, r3, #32
 8007fba:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8007fbc:	683b      	ldr	r3, [r7, #0]
 8007fbe:	689b      	ldr	r3, [r3, #8]
 8007fc0:	011b      	lsls	r3, r3, #4
 8007fc2:	697a      	ldr	r2, [r7, #20]
 8007fc4:	4313      	orrs	r3, r2
 8007fc6:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8007fc8:	687b      	ldr	r3, [r7, #4]
 8007fca:	4a22      	ldr	r2, [pc, #136]	; (8008054 <TIM_OC2_SetConfig+0xe4>)
 8007fcc:	4293      	cmp	r3, r2
 8007fce:	d003      	beq.n	8007fd8 <TIM_OC2_SetConfig+0x68>
 8007fd0:	687b      	ldr	r3, [r7, #4]
 8007fd2:	4a21      	ldr	r2, [pc, #132]	; (8008058 <TIM_OC2_SetConfig+0xe8>)
 8007fd4:	4293      	cmp	r3, r2
 8007fd6:	d10d      	bne.n	8007ff4 <TIM_OC2_SetConfig+0x84>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8007fd8:	697b      	ldr	r3, [r7, #20]
 8007fda:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8007fde:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8007fe0:	683b      	ldr	r3, [r7, #0]
 8007fe2:	68db      	ldr	r3, [r3, #12]
 8007fe4:	011b      	lsls	r3, r3, #4
 8007fe6:	697a      	ldr	r2, [r7, #20]
 8007fe8:	4313      	orrs	r3, r2
 8007fea:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8007fec:	697b      	ldr	r3, [r7, #20]
 8007fee:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8007ff2:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8007ff4:	687b      	ldr	r3, [r7, #4]
 8007ff6:	4a17      	ldr	r2, [pc, #92]	; (8008054 <TIM_OC2_SetConfig+0xe4>)
 8007ff8:	4293      	cmp	r3, r2
 8007ffa:	d003      	beq.n	8008004 <TIM_OC2_SetConfig+0x94>
 8007ffc:	687b      	ldr	r3, [r7, #4]
 8007ffe:	4a16      	ldr	r2, [pc, #88]	; (8008058 <TIM_OC2_SetConfig+0xe8>)
 8008000:	4293      	cmp	r3, r2
 8008002:	d113      	bne.n	800802c <TIM_OC2_SetConfig+0xbc>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8008004:	693b      	ldr	r3, [r7, #16]
 8008006:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 800800a:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 800800c:	693b      	ldr	r3, [r7, #16]
 800800e:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8008012:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8008014:	683b      	ldr	r3, [r7, #0]
 8008016:	695b      	ldr	r3, [r3, #20]
 8008018:	009b      	lsls	r3, r3, #2
 800801a:	693a      	ldr	r2, [r7, #16]
 800801c:	4313      	orrs	r3, r2
 800801e:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8008020:	683b      	ldr	r3, [r7, #0]
 8008022:	699b      	ldr	r3, [r3, #24]
 8008024:	009b      	lsls	r3, r3, #2
 8008026:	693a      	ldr	r2, [r7, #16]
 8008028:	4313      	orrs	r3, r2
 800802a:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800802c:	687b      	ldr	r3, [r7, #4]
 800802e:	693a      	ldr	r2, [r7, #16]
 8008030:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8008032:	687b      	ldr	r3, [r7, #4]
 8008034:	68fa      	ldr	r2, [r7, #12]
 8008036:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8008038:	683b      	ldr	r3, [r7, #0]
 800803a:	685a      	ldr	r2, [r3, #4]
 800803c:	687b      	ldr	r3, [r7, #4]
 800803e:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8008040:	687b      	ldr	r3, [r7, #4]
 8008042:	697a      	ldr	r2, [r7, #20]
 8008044:	621a      	str	r2, [r3, #32]
}
 8008046:	bf00      	nop
 8008048:	371c      	adds	r7, #28
 800804a:	46bd      	mov	sp, r7
 800804c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008050:	4770      	bx	lr
 8008052:	bf00      	nop
 8008054:	40010000 	.word	0x40010000
 8008058:	40010400 	.word	0x40010400

0800805c <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 800805c:	b480      	push	{r7}
 800805e:	b087      	sub	sp, #28
 8008060:	af00      	add	r7, sp, #0
 8008062:	6078      	str	r0, [r7, #4]
 8008064:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8008066:	687b      	ldr	r3, [r7, #4]
 8008068:	6a1b      	ldr	r3, [r3, #32]
 800806a:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 800806e:	687b      	ldr	r3, [r7, #4]
 8008070:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8008072:	687b      	ldr	r3, [r7, #4]
 8008074:	6a1b      	ldr	r3, [r3, #32]
 8008076:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8008078:	687b      	ldr	r3, [r7, #4]
 800807a:	685b      	ldr	r3, [r3, #4]
 800807c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800807e:	687b      	ldr	r3, [r7, #4]
 8008080:	69db      	ldr	r3, [r3, #28]
 8008082:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8008084:	68fb      	ldr	r3, [r7, #12]
 8008086:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800808a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 800808c:	68fb      	ldr	r3, [r7, #12]
 800808e:	f023 0303 	bic.w	r3, r3, #3
 8008092:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8008094:	683b      	ldr	r3, [r7, #0]
 8008096:	681b      	ldr	r3, [r3, #0]
 8008098:	68fa      	ldr	r2, [r7, #12]
 800809a:	4313      	orrs	r3, r2
 800809c:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 800809e:	697b      	ldr	r3, [r7, #20]
 80080a0:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 80080a4:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 80080a6:	683b      	ldr	r3, [r7, #0]
 80080a8:	689b      	ldr	r3, [r3, #8]
 80080aa:	021b      	lsls	r3, r3, #8
 80080ac:	697a      	ldr	r2, [r7, #20]
 80080ae:	4313      	orrs	r3, r2
 80080b0:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 80080b2:	687b      	ldr	r3, [r7, #4]
 80080b4:	4a21      	ldr	r2, [pc, #132]	; (800813c <TIM_OC3_SetConfig+0xe0>)
 80080b6:	4293      	cmp	r3, r2
 80080b8:	d003      	beq.n	80080c2 <TIM_OC3_SetConfig+0x66>
 80080ba:	687b      	ldr	r3, [r7, #4]
 80080bc:	4a20      	ldr	r2, [pc, #128]	; (8008140 <TIM_OC3_SetConfig+0xe4>)
 80080be:	4293      	cmp	r3, r2
 80080c0:	d10d      	bne.n	80080de <TIM_OC3_SetConfig+0x82>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 80080c2:	697b      	ldr	r3, [r7, #20]
 80080c4:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 80080c8:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 80080ca:	683b      	ldr	r3, [r7, #0]
 80080cc:	68db      	ldr	r3, [r3, #12]
 80080ce:	021b      	lsls	r3, r3, #8
 80080d0:	697a      	ldr	r2, [r7, #20]
 80080d2:	4313      	orrs	r3, r2
 80080d4:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 80080d6:	697b      	ldr	r3, [r7, #20]
 80080d8:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 80080dc:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80080de:	687b      	ldr	r3, [r7, #4]
 80080e0:	4a16      	ldr	r2, [pc, #88]	; (800813c <TIM_OC3_SetConfig+0xe0>)
 80080e2:	4293      	cmp	r3, r2
 80080e4:	d003      	beq.n	80080ee <TIM_OC3_SetConfig+0x92>
 80080e6:	687b      	ldr	r3, [r7, #4]
 80080e8:	4a15      	ldr	r2, [pc, #84]	; (8008140 <TIM_OC3_SetConfig+0xe4>)
 80080ea:	4293      	cmp	r3, r2
 80080ec:	d113      	bne.n	8008116 <TIM_OC3_SetConfig+0xba>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 80080ee:	693b      	ldr	r3, [r7, #16]
 80080f0:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 80080f4:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 80080f6:	693b      	ldr	r3, [r7, #16]
 80080f8:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 80080fc:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 80080fe:	683b      	ldr	r3, [r7, #0]
 8008100:	695b      	ldr	r3, [r3, #20]
 8008102:	011b      	lsls	r3, r3, #4
 8008104:	693a      	ldr	r2, [r7, #16]
 8008106:	4313      	orrs	r3, r2
 8008108:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 800810a:	683b      	ldr	r3, [r7, #0]
 800810c:	699b      	ldr	r3, [r3, #24]
 800810e:	011b      	lsls	r3, r3, #4
 8008110:	693a      	ldr	r2, [r7, #16]
 8008112:	4313      	orrs	r3, r2
 8008114:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8008116:	687b      	ldr	r3, [r7, #4]
 8008118:	693a      	ldr	r2, [r7, #16]
 800811a:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800811c:	687b      	ldr	r3, [r7, #4]
 800811e:	68fa      	ldr	r2, [r7, #12]
 8008120:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8008122:	683b      	ldr	r3, [r7, #0]
 8008124:	685a      	ldr	r2, [r3, #4]
 8008126:	687b      	ldr	r3, [r7, #4]
 8008128:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800812a:	687b      	ldr	r3, [r7, #4]
 800812c:	697a      	ldr	r2, [r7, #20]
 800812e:	621a      	str	r2, [r3, #32]
}
 8008130:	bf00      	nop
 8008132:	371c      	adds	r7, #28
 8008134:	46bd      	mov	sp, r7
 8008136:	f85d 7b04 	ldr.w	r7, [sp], #4
 800813a:	4770      	bx	lr
 800813c:	40010000 	.word	0x40010000
 8008140:	40010400 	.word	0x40010400

08008144 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8008144:	b480      	push	{r7}
 8008146:	b087      	sub	sp, #28
 8008148:	af00      	add	r7, sp, #0
 800814a:	6078      	str	r0, [r7, #4]
 800814c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 800814e:	687b      	ldr	r3, [r7, #4]
 8008150:	6a1b      	ldr	r3, [r3, #32]
 8008152:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8008156:	687b      	ldr	r3, [r7, #4]
 8008158:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800815a:	687b      	ldr	r3, [r7, #4]
 800815c:	6a1b      	ldr	r3, [r3, #32]
 800815e:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8008160:	687b      	ldr	r3, [r7, #4]
 8008162:	685b      	ldr	r3, [r3, #4]
 8008164:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8008166:	687b      	ldr	r3, [r7, #4]
 8008168:	69db      	ldr	r3, [r3, #28]
 800816a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 800816c:	68fb      	ldr	r3, [r7, #12]
 800816e:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8008172:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8008174:	68fb      	ldr	r3, [r7, #12]
 8008176:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800817a:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800817c:	683b      	ldr	r3, [r7, #0]
 800817e:	681b      	ldr	r3, [r3, #0]
 8008180:	021b      	lsls	r3, r3, #8
 8008182:	68fa      	ldr	r2, [r7, #12]
 8008184:	4313      	orrs	r3, r2
 8008186:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8008188:	693b      	ldr	r3, [r7, #16]
 800818a:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 800818e:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8008190:	683b      	ldr	r3, [r7, #0]
 8008192:	689b      	ldr	r3, [r3, #8]
 8008194:	031b      	lsls	r3, r3, #12
 8008196:	693a      	ldr	r2, [r7, #16]
 8008198:	4313      	orrs	r3, r2
 800819a:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800819c:	687b      	ldr	r3, [r7, #4]
 800819e:	4a12      	ldr	r2, [pc, #72]	; (80081e8 <TIM_OC4_SetConfig+0xa4>)
 80081a0:	4293      	cmp	r3, r2
 80081a2:	d003      	beq.n	80081ac <TIM_OC4_SetConfig+0x68>
 80081a4:	687b      	ldr	r3, [r7, #4]
 80081a6:	4a11      	ldr	r2, [pc, #68]	; (80081ec <TIM_OC4_SetConfig+0xa8>)
 80081a8:	4293      	cmp	r3, r2
 80081aa:	d109      	bne.n	80081c0 <TIM_OC4_SetConfig+0x7c>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 80081ac:	697b      	ldr	r3, [r7, #20]
 80081ae:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 80081b2:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 80081b4:	683b      	ldr	r3, [r7, #0]
 80081b6:	695b      	ldr	r3, [r3, #20]
 80081b8:	019b      	lsls	r3, r3, #6
 80081ba:	697a      	ldr	r2, [r7, #20]
 80081bc:	4313      	orrs	r3, r2
 80081be:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80081c0:	687b      	ldr	r3, [r7, #4]
 80081c2:	697a      	ldr	r2, [r7, #20]
 80081c4:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 80081c6:	687b      	ldr	r3, [r7, #4]
 80081c8:	68fa      	ldr	r2, [r7, #12]
 80081ca:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 80081cc:	683b      	ldr	r3, [r7, #0]
 80081ce:	685a      	ldr	r2, [r3, #4]
 80081d0:	687b      	ldr	r3, [r7, #4]
 80081d2:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80081d4:	687b      	ldr	r3, [r7, #4]
 80081d6:	693a      	ldr	r2, [r7, #16]
 80081d8:	621a      	str	r2, [r3, #32]
}
 80081da:	bf00      	nop
 80081dc:	371c      	adds	r7, #28
 80081de:	46bd      	mov	sp, r7
 80081e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80081e4:	4770      	bx	lr
 80081e6:	bf00      	nop
 80081e8:	40010000 	.word	0x40010000
 80081ec:	40010400 	.word	0x40010400

080081f0 <TIM_TI1_SetConfig>:
  *       (on channel2 path) is used as the input signal. Therefore CCMR1 must be
  *        protected against un-initialized filter and polarity values.
  */
void TIM_TI1_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                       uint32_t TIM_ICFilter)
{
 80081f0:	b480      	push	{r7}
 80081f2:	b087      	sub	sp, #28
 80081f4:	af00      	add	r7, sp, #0
 80081f6:	60f8      	str	r0, [r7, #12]
 80081f8:	60b9      	str	r1, [r7, #8]
 80081fa:	607a      	str	r2, [r7, #4]
 80081fc:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80081fe:	68fb      	ldr	r3, [r7, #12]
 8008200:	6a1b      	ldr	r3, [r3, #32]
 8008202:	f023 0201 	bic.w	r2, r3, #1
 8008206:	68fb      	ldr	r3, [r7, #12]
 8008208:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800820a:	68fb      	ldr	r3, [r7, #12]
 800820c:	699b      	ldr	r3, [r3, #24]
 800820e:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8008210:	68fb      	ldr	r3, [r7, #12]
 8008212:	6a1b      	ldr	r3, [r3, #32]
 8008214:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  if (IS_TIM_CC2_INSTANCE(TIMx) != RESET)
 8008216:	68fb      	ldr	r3, [r7, #12]
 8008218:	4a28      	ldr	r2, [pc, #160]	; (80082bc <TIM_TI1_SetConfig+0xcc>)
 800821a:	4293      	cmp	r3, r2
 800821c:	d01b      	beq.n	8008256 <TIM_TI1_SetConfig+0x66>
 800821e:	68fb      	ldr	r3, [r7, #12]
 8008220:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8008224:	d017      	beq.n	8008256 <TIM_TI1_SetConfig+0x66>
 8008226:	68fb      	ldr	r3, [r7, #12]
 8008228:	4a25      	ldr	r2, [pc, #148]	; (80082c0 <TIM_TI1_SetConfig+0xd0>)
 800822a:	4293      	cmp	r3, r2
 800822c:	d013      	beq.n	8008256 <TIM_TI1_SetConfig+0x66>
 800822e:	68fb      	ldr	r3, [r7, #12]
 8008230:	4a24      	ldr	r2, [pc, #144]	; (80082c4 <TIM_TI1_SetConfig+0xd4>)
 8008232:	4293      	cmp	r3, r2
 8008234:	d00f      	beq.n	8008256 <TIM_TI1_SetConfig+0x66>
 8008236:	68fb      	ldr	r3, [r7, #12]
 8008238:	4a23      	ldr	r2, [pc, #140]	; (80082c8 <TIM_TI1_SetConfig+0xd8>)
 800823a:	4293      	cmp	r3, r2
 800823c:	d00b      	beq.n	8008256 <TIM_TI1_SetConfig+0x66>
 800823e:	68fb      	ldr	r3, [r7, #12]
 8008240:	4a22      	ldr	r2, [pc, #136]	; (80082cc <TIM_TI1_SetConfig+0xdc>)
 8008242:	4293      	cmp	r3, r2
 8008244:	d007      	beq.n	8008256 <TIM_TI1_SetConfig+0x66>
 8008246:	68fb      	ldr	r3, [r7, #12]
 8008248:	4a21      	ldr	r2, [pc, #132]	; (80082d0 <TIM_TI1_SetConfig+0xe0>)
 800824a:	4293      	cmp	r3, r2
 800824c:	d003      	beq.n	8008256 <TIM_TI1_SetConfig+0x66>
 800824e:	68fb      	ldr	r3, [r7, #12]
 8008250:	4a20      	ldr	r2, [pc, #128]	; (80082d4 <TIM_TI1_SetConfig+0xe4>)
 8008252:	4293      	cmp	r3, r2
 8008254:	d101      	bne.n	800825a <TIM_TI1_SetConfig+0x6a>
 8008256:	2301      	movs	r3, #1
 8008258:	e000      	b.n	800825c <TIM_TI1_SetConfig+0x6c>
 800825a:	2300      	movs	r3, #0
 800825c:	2b00      	cmp	r3, #0
 800825e:	d008      	beq.n	8008272 <TIM_TI1_SetConfig+0x82>
  {
    tmpccmr1 &= ~TIM_CCMR1_CC1S;
 8008260:	697b      	ldr	r3, [r7, #20]
 8008262:	f023 0303 	bic.w	r3, r3, #3
 8008266:	617b      	str	r3, [r7, #20]
    tmpccmr1 |= TIM_ICSelection;
 8008268:	697a      	ldr	r2, [r7, #20]
 800826a:	687b      	ldr	r3, [r7, #4]
 800826c:	4313      	orrs	r3, r2
 800826e:	617b      	str	r3, [r7, #20]
 8008270:	e003      	b.n	800827a <TIM_TI1_SetConfig+0x8a>
  }
  else
  {
    tmpccmr1 |= TIM_CCMR1_CC1S_0;
 8008272:	697b      	ldr	r3, [r7, #20]
 8008274:	f043 0301 	orr.w	r3, r3, #1
 8008278:	617b      	str	r3, [r7, #20]
  }

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 800827a:	697b      	ldr	r3, [r7, #20]
 800827c:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8008280:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= ((TIM_ICFilter << 4U) & TIM_CCMR1_IC1F);
 8008282:	683b      	ldr	r3, [r7, #0]
 8008284:	011b      	lsls	r3, r3, #4
 8008286:	b2db      	uxtb	r3, r3
 8008288:	697a      	ldr	r2, [r7, #20]
 800828a:	4313      	orrs	r3, r2
 800828c:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 800828e:	693b      	ldr	r3, [r7, #16]
 8008290:	f023 030a 	bic.w	r3, r3, #10
 8008294:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity & (TIM_CCER_CC1P | TIM_CCER_CC1NP));
 8008296:	68bb      	ldr	r3, [r7, #8]
 8008298:	f003 030a 	and.w	r3, r3, #10
 800829c:	693a      	ldr	r2, [r7, #16]
 800829e:	4313      	orrs	r3, r2
 80082a0:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 80082a2:	68fb      	ldr	r3, [r7, #12]
 80082a4:	697a      	ldr	r2, [r7, #20]
 80082a6:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80082a8:	68fb      	ldr	r3, [r7, #12]
 80082aa:	693a      	ldr	r2, [r7, #16]
 80082ac:	621a      	str	r2, [r3, #32]
}
 80082ae:	bf00      	nop
 80082b0:	371c      	adds	r7, #28
 80082b2:	46bd      	mov	sp, r7
 80082b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80082b8:	4770      	bx	lr
 80082ba:	bf00      	nop
 80082bc:	40010000 	.word	0x40010000
 80082c0:	40000400 	.word	0x40000400
 80082c4:	40000800 	.word	0x40000800
 80082c8:	40000c00 	.word	0x40000c00
 80082cc:	40010400 	.word	0x40010400
 80082d0:	40014000 	.word	0x40014000
 80082d4:	40001800 	.word	0x40001800

080082d8 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80082d8:	b480      	push	{r7}
 80082da:	b087      	sub	sp, #28
 80082dc:	af00      	add	r7, sp, #0
 80082de:	60f8      	str	r0, [r7, #12]
 80082e0:	60b9      	str	r1, [r7, #8]
 80082e2:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 80082e4:	68fb      	ldr	r3, [r7, #12]
 80082e6:	6a1b      	ldr	r3, [r3, #32]
 80082e8:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80082ea:	68fb      	ldr	r3, [r7, #12]
 80082ec:	6a1b      	ldr	r3, [r3, #32]
 80082ee:	f023 0201 	bic.w	r2, r3, #1
 80082f2:	68fb      	ldr	r3, [r7, #12]
 80082f4:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80082f6:	68fb      	ldr	r3, [r7, #12]
 80082f8:	699b      	ldr	r3, [r3, #24]
 80082fa:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 80082fc:	693b      	ldr	r3, [r7, #16]
 80082fe:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8008302:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8008304:	687b      	ldr	r3, [r7, #4]
 8008306:	011b      	lsls	r3, r3, #4
 8008308:	693a      	ldr	r2, [r7, #16]
 800830a:	4313      	orrs	r3, r2
 800830c:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 800830e:	697b      	ldr	r3, [r7, #20]
 8008310:	f023 030a 	bic.w	r3, r3, #10
 8008314:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8008316:	697a      	ldr	r2, [r7, #20]
 8008318:	68bb      	ldr	r3, [r7, #8]
 800831a:	4313      	orrs	r3, r2
 800831c:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 800831e:	68fb      	ldr	r3, [r7, #12]
 8008320:	693a      	ldr	r2, [r7, #16]
 8008322:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8008324:	68fb      	ldr	r3, [r7, #12]
 8008326:	697a      	ldr	r2, [r7, #20]
 8008328:	621a      	str	r2, [r3, #32]
}
 800832a:	bf00      	nop
 800832c:	371c      	adds	r7, #28
 800832e:	46bd      	mov	sp, r7
 8008330:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008334:	4770      	bx	lr

08008336 <TIM_TI2_SetConfig>:
  *       (on channel1 path) is used as the input signal. Therefore CCMR1 must be
  *        protected against un-initialized filter and polarity values.
  */
static void TIM_TI2_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 8008336:	b480      	push	{r7}
 8008338:	b087      	sub	sp, #28
 800833a:	af00      	add	r7, sp, #0
 800833c:	60f8      	str	r0, [r7, #12]
 800833e:	60b9      	str	r1, [r7, #8]
 8008340:	607a      	str	r2, [r7, #4]
 8008342:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8008344:	68fb      	ldr	r3, [r7, #12]
 8008346:	6a1b      	ldr	r3, [r3, #32]
 8008348:	f023 0210 	bic.w	r2, r3, #16
 800834c:	68fb      	ldr	r3, [r7, #12]
 800834e:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8008350:	68fb      	ldr	r3, [r7, #12]
 8008352:	699b      	ldr	r3, [r3, #24]
 8008354:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8008356:	68fb      	ldr	r3, [r7, #12]
 8008358:	6a1b      	ldr	r3, [r3, #32]
 800835a:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr1 &= ~TIM_CCMR1_CC2S;
 800835c:	697b      	ldr	r3, [r7, #20]
 800835e:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8008362:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICSelection << 8U);
 8008364:	687b      	ldr	r3, [r7, #4]
 8008366:	021b      	lsls	r3, r3, #8
 8008368:	697a      	ldr	r2, [r7, #20]
 800836a:	4313      	orrs	r3, r2
 800836c:	617b      	str	r3, [r7, #20]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 800836e:	697b      	ldr	r3, [r7, #20]
 8008370:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8008374:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= ((TIM_ICFilter << 12U) & TIM_CCMR1_IC2F);
 8008376:	683b      	ldr	r3, [r7, #0]
 8008378:	031b      	lsls	r3, r3, #12
 800837a:	b29b      	uxth	r3, r3
 800837c:	697a      	ldr	r2, [r7, #20]
 800837e:	4313      	orrs	r3, r2
 8008380:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8008382:	693b      	ldr	r3, [r7, #16]
 8008384:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 8008388:	613b      	str	r3, [r7, #16]
  tmpccer |= ((TIM_ICPolarity << 4U) & (TIM_CCER_CC2P | TIM_CCER_CC2NP));
 800838a:	68bb      	ldr	r3, [r7, #8]
 800838c:	011b      	lsls	r3, r3, #4
 800838e:	f003 03a0 	and.w	r3, r3, #160	; 0xa0
 8008392:	693a      	ldr	r2, [r7, #16]
 8008394:	4313      	orrs	r3, r2
 8008396:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8008398:	68fb      	ldr	r3, [r7, #12]
 800839a:	697a      	ldr	r2, [r7, #20]
 800839c:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800839e:	68fb      	ldr	r3, [r7, #12]
 80083a0:	693a      	ldr	r2, [r7, #16]
 80083a2:	621a      	str	r2, [r3, #32]
}
 80083a4:	bf00      	nop
 80083a6:	371c      	adds	r7, #28
 80083a8:	46bd      	mov	sp, r7
 80083aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80083ae:	4770      	bx	lr

080083b0 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80083b0:	b480      	push	{r7}
 80083b2:	b087      	sub	sp, #28
 80083b4:	af00      	add	r7, sp, #0
 80083b6:	60f8      	str	r0, [r7, #12]
 80083b8:	60b9      	str	r1, [r7, #8]
 80083ba:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80083bc:	68fb      	ldr	r3, [r7, #12]
 80083be:	6a1b      	ldr	r3, [r3, #32]
 80083c0:	f023 0210 	bic.w	r2, r3, #16
 80083c4:	68fb      	ldr	r3, [r7, #12]
 80083c6:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80083c8:	68fb      	ldr	r3, [r7, #12]
 80083ca:	699b      	ldr	r3, [r3, #24]
 80083cc:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 80083ce:	68fb      	ldr	r3, [r7, #12]
 80083d0:	6a1b      	ldr	r3, [r3, #32]
 80083d2:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 80083d4:	697b      	ldr	r3, [r7, #20]
 80083d6:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 80083da:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 80083dc:	687b      	ldr	r3, [r7, #4]
 80083de:	031b      	lsls	r3, r3, #12
 80083e0:	697a      	ldr	r2, [r7, #20]
 80083e2:	4313      	orrs	r3, r2
 80083e4:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 80083e6:	693b      	ldr	r3, [r7, #16]
 80083e8:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 80083ec:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 80083ee:	68bb      	ldr	r3, [r7, #8]
 80083f0:	011b      	lsls	r3, r3, #4
 80083f2:	693a      	ldr	r2, [r7, #16]
 80083f4:	4313      	orrs	r3, r2
 80083f6:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 80083f8:	68fb      	ldr	r3, [r7, #12]
 80083fa:	697a      	ldr	r2, [r7, #20]
 80083fc:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80083fe:	68fb      	ldr	r3, [r7, #12]
 8008400:	693a      	ldr	r2, [r7, #16]
 8008402:	621a      	str	r2, [r3, #32]
}
 8008404:	bf00      	nop
 8008406:	371c      	adds	r7, #28
 8008408:	46bd      	mov	sp, r7
 800840a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800840e:	4770      	bx	lr

08008410 <TIM_TI3_SetConfig>:
  *       (on channel1 path) is used as the input signal. Therefore CCMR2 must be
  *        protected against un-initialized filter and polarity values.
  */
static void TIM_TI3_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 8008410:	b480      	push	{r7}
 8008412:	b087      	sub	sp, #28
 8008414:	af00      	add	r7, sp, #0
 8008416:	60f8      	str	r0, [r7, #12]
 8008418:	60b9      	str	r1, [r7, #8]
 800841a:	607a      	str	r2, [r7, #4]
 800841c:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr2;
  uint32_t tmpccer;

  /* Disable the Channel 3: Reset the CC3E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 800841e:	68fb      	ldr	r3, [r7, #12]
 8008420:	6a1b      	ldr	r3, [r3, #32]
 8008422:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8008426:	68fb      	ldr	r3, [r7, #12]
 8008428:	621a      	str	r2, [r3, #32]
  tmpccmr2 = TIMx->CCMR2;
 800842a:	68fb      	ldr	r3, [r7, #12]
 800842c:	69db      	ldr	r3, [r3, #28]
 800842e:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8008430:	68fb      	ldr	r3, [r7, #12]
 8008432:	6a1b      	ldr	r3, [r3, #32]
 8008434:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr2 &= ~TIM_CCMR2_CC3S;
 8008436:	697b      	ldr	r3, [r7, #20]
 8008438:	f023 0303 	bic.w	r3, r3, #3
 800843c:	617b      	str	r3, [r7, #20]
  tmpccmr2 |= TIM_ICSelection;
 800843e:	697a      	ldr	r2, [r7, #20]
 8008440:	687b      	ldr	r3, [r7, #4]
 8008442:	4313      	orrs	r3, r2
 8008444:	617b      	str	r3, [r7, #20]

  /* Set the filter */
  tmpccmr2 &= ~TIM_CCMR2_IC3F;
 8008446:	697b      	ldr	r3, [r7, #20]
 8008448:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 800844c:	617b      	str	r3, [r7, #20]
  tmpccmr2 |= ((TIM_ICFilter << 4U) & TIM_CCMR2_IC3F);
 800844e:	683b      	ldr	r3, [r7, #0]
 8008450:	011b      	lsls	r3, r3, #4
 8008452:	b2db      	uxtb	r3, r3
 8008454:	697a      	ldr	r2, [r7, #20]
 8008456:	4313      	orrs	r3, r2
 8008458:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC3E Bit */
  tmpccer &= ~(TIM_CCER_CC3P | TIM_CCER_CC3NP);
 800845a:	693b      	ldr	r3, [r7, #16]
 800845c:	f423 6320 	bic.w	r3, r3, #2560	; 0xa00
 8008460:	613b      	str	r3, [r7, #16]
  tmpccer |= ((TIM_ICPolarity << 8U) & (TIM_CCER_CC3P | TIM_CCER_CC3NP));
 8008462:	68bb      	ldr	r3, [r7, #8]
 8008464:	021b      	lsls	r3, r3, #8
 8008466:	f403 6320 	and.w	r3, r3, #2560	; 0xa00
 800846a:	693a      	ldr	r2, [r7, #16]
 800846c:	4313      	orrs	r3, r2
 800846e:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR2 and CCER registers */
  TIMx->CCMR2 = tmpccmr2;
 8008470:	68fb      	ldr	r3, [r7, #12]
 8008472:	697a      	ldr	r2, [r7, #20]
 8008474:	61da      	str	r2, [r3, #28]
  TIMx->CCER = tmpccer;
 8008476:	68fb      	ldr	r3, [r7, #12]
 8008478:	693a      	ldr	r2, [r7, #16]
 800847a:	621a      	str	r2, [r3, #32]
}
 800847c:	bf00      	nop
 800847e:	371c      	adds	r7, #28
 8008480:	46bd      	mov	sp, r7
 8008482:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008486:	4770      	bx	lr

08008488 <TIM_TI4_SetConfig>:
  *        protected against un-initialized filter and polarity values.
  * @retval None
  */
static void TIM_TI4_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICSelection,
                              uint32_t TIM_ICFilter)
{
 8008488:	b480      	push	{r7}
 800848a:	b087      	sub	sp, #28
 800848c:	af00      	add	r7, sp, #0
 800848e:	60f8      	str	r0, [r7, #12]
 8008490:	60b9      	str	r1, [r7, #8]
 8008492:	607a      	str	r2, [r7, #4]
 8008494:	603b      	str	r3, [r7, #0]
  uint32_t tmpccmr2;
  uint32_t tmpccer;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8008496:	68fb      	ldr	r3, [r7, #12]
 8008498:	6a1b      	ldr	r3, [r3, #32]
 800849a:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 800849e:	68fb      	ldr	r3, [r7, #12]
 80084a0:	621a      	str	r2, [r3, #32]
  tmpccmr2 = TIMx->CCMR2;
 80084a2:	68fb      	ldr	r3, [r7, #12]
 80084a4:	69db      	ldr	r3, [r3, #28]
 80084a6:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 80084a8:	68fb      	ldr	r3, [r7, #12]
 80084aa:	6a1b      	ldr	r3, [r3, #32]
 80084ac:	613b      	str	r3, [r7, #16]

  /* Select the Input */
  tmpccmr2 &= ~TIM_CCMR2_CC4S;
 80084ae:	697b      	ldr	r3, [r7, #20]
 80084b0:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80084b4:	617b      	str	r3, [r7, #20]
  tmpccmr2 |= (TIM_ICSelection << 8U);
 80084b6:	687b      	ldr	r3, [r7, #4]
 80084b8:	021b      	lsls	r3, r3, #8
 80084ba:	697a      	ldr	r2, [r7, #20]
 80084bc:	4313      	orrs	r3, r2
 80084be:	617b      	str	r3, [r7, #20]

  /* Set the filter */
  tmpccmr2 &= ~TIM_CCMR2_IC4F;
 80084c0:	697b      	ldr	r3, [r7, #20]
 80084c2:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 80084c6:	617b      	str	r3, [r7, #20]
  tmpccmr2 |= ((TIM_ICFilter << 12U) & TIM_CCMR2_IC4F);
 80084c8:	683b      	ldr	r3, [r7, #0]
 80084ca:	031b      	lsls	r3, r3, #12
 80084cc:	b29b      	uxth	r3, r3
 80084ce:	697a      	ldr	r2, [r7, #20]
 80084d0:	4313      	orrs	r3, r2
 80084d2:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC4E Bit */
  tmpccer &= ~(TIM_CCER_CC4P | TIM_CCER_CC4NP);
 80084d4:	693b      	ldr	r3, [r7, #16]
 80084d6:	f423 4320 	bic.w	r3, r3, #40960	; 0xa000
 80084da:	613b      	str	r3, [r7, #16]
  tmpccer |= ((TIM_ICPolarity << 12U) & (TIM_CCER_CC4P | TIM_CCER_CC4NP));
 80084dc:	68bb      	ldr	r3, [r7, #8]
 80084de:	031b      	lsls	r3, r3, #12
 80084e0:	f403 4320 	and.w	r3, r3, #40960	; 0xa000
 80084e4:	693a      	ldr	r2, [r7, #16]
 80084e6:	4313      	orrs	r3, r2
 80084e8:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR2 and CCER registers */
  TIMx->CCMR2 = tmpccmr2;
 80084ea:	68fb      	ldr	r3, [r7, #12]
 80084ec:	697a      	ldr	r2, [r7, #20]
 80084ee:	61da      	str	r2, [r3, #28]
  TIMx->CCER = tmpccer ;
 80084f0:	68fb      	ldr	r3, [r7, #12]
 80084f2:	693a      	ldr	r2, [r7, #16]
 80084f4:	621a      	str	r2, [r3, #32]
}
 80084f6:	bf00      	nop
 80084f8:	371c      	adds	r7, #28
 80084fa:	46bd      	mov	sp, r7
 80084fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008500:	4770      	bx	lr

08008502 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8008502:	b480      	push	{r7}
 8008504:	b085      	sub	sp, #20
 8008506:	af00      	add	r7, sp, #0
 8008508:	6078      	str	r0, [r7, #4]
 800850a:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 800850c:	687b      	ldr	r3, [r7, #4]
 800850e:	689b      	ldr	r3, [r3, #8]
 8008510:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8008512:	68fb      	ldr	r3, [r7, #12]
 8008514:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8008518:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 800851a:	683a      	ldr	r2, [r7, #0]
 800851c:	68fb      	ldr	r3, [r7, #12]
 800851e:	4313      	orrs	r3, r2
 8008520:	f043 0307 	orr.w	r3, r3, #7
 8008524:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8008526:	687b      	ldr	r3, [r7, #4]
 8008528:	68fa      	ldr	r2, [r7, #12]
 800852a:	609a      	str	r2, [r3, #8]
}
 800852c:	bf00      	nop
 800852e:	3714      	adds	r7, #20
 8008530:	46bd      	mov	sp, r7
 8008532:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008536:	4770      	bx	lr

08008538 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8008538:	b480      	push	{r7}
 800853a:	b087      	sub	sp, #28
 800853c:	af00      	add	r7, sp, #0
 800853e:	60f8      	str	r0, [r7, #12]
 8008540:	60b9      	str	r1, [r7, #8]
 8008542:	607a      	str	r2, [r7, #4]
 8008544:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8008546:	68fb      	ldr	r3, [r7, #12]
 8008548:	689b      	ldr	r3, [r3, #8]
 800854a:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800854c:	697b      	ldr	r3, [r7, #20]
 800854e:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8008552:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8008554:	683b      	ldr	r3, [r7, #0]
 8008556:	021a      	lsls	r2, r3, #8
 8008558:	687b      	ldr	r3, [r7, #4]
 800855a:	431a      	orrs	r2, r3
 800855c:	68bb      	ldr	r3, [r7, #8]
 800855e:	4313      	orrs	r3, r2
 8008560:	697a      	ldr	r2, [r7, #20]
 8008562:	4313      	orrs	r3, r2
 8008564:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8008566:	68fb      	ldr	r3, [r7, #12]
 8008568:	697a      	ldr	r2, [r7, #20]
 800856a:	609a      	str	r2, [r3, #8]
}
 800856c:	bf00      	nop
 800856e:	371c      	adds	r7, #28
 8008570:	46bd      	mov	sp, r7
 8008572:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008576:	4770      	bx	lr

08008578 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8008578:	b480      	push	{r7}
 800857a:	b087      	sub	sp, #28
 800857c:	af00      	add	r7, sp, #0
 800857e:	60f8      	str	r0, [r7, #12]
 8008580:	60b9      	str	r1, [r7, #8]
 8008582:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8008584:	68bb      	ldr	r3, [r7, #8]
 8008586:	f003 031f 	and.w	r3, r3, #31
 800858a:	2201      	movs	r2, #1
 800858c:	fa02 f303 	lsl.w	r3, r2, r3
 8008590:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8008592:	68fb      	ldr	r3, [r7, #12]
 8008594:	6a1a      	ldr	r2, [r3, #32]
 8008596:	697b      	ldr	r3, [r7, #20]
 8008598:	43db      	mvns	r3, r3
 800859a:	401a      	ands	r2, r3
 800859c:	68fb      	ldr	r3, [r7, #12]
 800859e:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 80085a0:	68fb      	ldr	r3, [r7, #12]
 80085a2:	6a1a      	ldr	r2, [r3, #32]
 80085a4:	68bb      	ldr	r3, [r7, #8]
 80085a6:	f003 031f 	and.w	r3, r3, #31
 80085aa:	6879      	ldr	r1, [r7, #4]
 80085ac:	fa01 f303 	lsl.w	r3, r1, r3
 80085b0:	431a      	orrs	r2, r3
 80085b2:	68fb      	ldr	r3, [r7, #12]
 80085b4:	621a      	str	r2, [r3, #32]
}
 80085b6:	bf00      	nop
 80085b8:	371c      	adds	r7, #28
 80085ba:	46bd      	mov	sp, r7
 80085bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80085c0:	4770      	bx	lr
	...

080085c4 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 80085c4:	b480      	push	{r7}
 80085c6:	b085      	sub	sp, #20
 80085c8:	af00      	add	r7, sp, #0
 80085ca:	6078      	str	r0, [r7, #4]
 80085cc:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 80085ce:	687b      	ldr	r3, [r7, #4]
 80085d0:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80085d4:	2b01      	cmp	r3, #1
 80085d6:	d101      	bne.n	80085dc <HAL_TIMEx_MasterConfigSynchronization+0x18>
 80085d8:	2302      	movs	r3, #2
 80085da:	e05a      	b.n	8008692 <HAL_TIMEx_MasterConfigSynchronization+0xce>
 80085dc:	687b      	ldr	r3, [r7, #4]
 80085de:	2201      	movs	r2, #1
 80085e0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 80085e4:	687b      	ldr	r3, [r7, #4]
 80085e6:	2202      	movs	r2, #2
 80085e8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 80085ec:	687b      	ldr	r3, [r7, #4]
 80085ee:	681b      	ldr	r3, [r3, #0]
 80085f0:	685b      	ldr	r3, [r3, #4]
 80085f2:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 80085f4:	687b      	ldr	r3, [r7, #4]
 80085f6:	681b      	ldr	r3, [r3, #0]
 80085f8:	689b      	ldr	r3, [r3, #8]
 80085fa:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 80085fc:	68fb      	ldr	r3, [r7, #12]
 80085fe:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8008602:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8008604:	683b      	ldr	r3, [r7, #0]
 8008606:	681b      	ldr	r3, [r3, #0]
 8008608:	68fa      	ldr	r2, [r7, #12]
 800860a:	4313      	orrs	r3, r2
 800860c:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 800860e:	687b      	ldr	r3, [r7, #4]
 8008610:	681b      	ldr	r3, [r3, #0]
 8008612:	68fa      	ldr	r2, [r7, #12]
 8008614:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8008616:	687b      	ldr	r3, [r7, #4]
 8008618:	681b      	ldr	r3, [r3, #0]
 800861a:	4a21      	ldr	r2, [pc, #132]	; (80086a0 <HAL_TIMEx_MasterConfigSynchronization+0xdc>)
 800861c:	4293      	cmp	r3, r2
 800861e:	d022      	beq.n	8008666 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8008620:	687b      	ldr	r3, [r7, #4]
 8008622:	681b      	ldr	r3, [r3, #0]
 8008624:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8008628:	d01d      	beq.n	8008666 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800862a:	687b      	ldr	r3, [r7, #4]
 800862c:	681b      	ldr	r3, [r3, #0]
 800862e:	4a1d      	ldr	r2, [pc, #116]	; (80086a4 <HAL_TIMEx_MasterConfigSynchronization+0xe0>)
 8008630:	4293      	cmp	r3, r2
 8008632:	d018      	beq.n	8008666 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8008634:	687b      	ldr	r3, [r7, #4]
 8008636:	681b      	ldr	r3, [r3, #0]
 8008638:	4a1b      	ldr	r2, [pc, #108]	; (80086a8 <HAL_TIMEx_MasterConfigSynchronization+0xe4>)
 800863a:	4293      	cmp	r3, r2
 800863c:	d013      	beq.n	8008666 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800863e:	687b      	ldr	r3, [r7, #4]
 8008640:	681b      	ldr	r3, [r3, #0]
 8008642:	4a1a      	ldr	r2, [pc, #104]	; (80086ac <HAL_TIMEx_MasterConfigSynchronization+0xe8>)
 8008644:	4293      	cmp	r3, r2
 8008646:	d00e      	beq.n	8008666 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8008648:	687b      	ldr	r3, [r7, #4]
 800864a:	681b      	ldr	r3, [r3, #0]
 800864c:	4a18      	ldr	r2, [pc, #96]	; (80086b0 <HAL_TIMEx_MasterConfigSynchronization+0xec>)
 800864e:	4293      	cmp	r3, r2
 8008650:	d009      	beq.n	8008666 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8008652:	687b      	ldr	r3, [r7, #4]
 8008654:	681b      	ldr	r3, [r3, #0]
 8008656:	4a17      	ldr	r2, [pc, #92]	; (80086b4 <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 8008658:	4293      	cmp	r3, r2
 800865a:	d004      	beq.n	8008666 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800865c:	687b      	ldr	r3, [r7, #4]
 800865e:	681b      	ldr	r3, [r3, #0]
 8008660:	4a15      	ldr	r2, [pc, #84]	; (80086b8 <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 8008662:	4293      	cmp	r3, r2
 8008664:	d10c      	bne.n	8008680 <HAL_TIMEx_MasterConfigSynchronization+0xbc>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8008666:	68bb      	ldr	r3, [r7, #8]
 8008668:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800866c:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 800866e:	683b      	ldr	r3, [r7, #0]
 8008670:	685b      	ldr	r3, [r3, #4]
 8008672:	68ba      	ldr	r2, [r7, #8]
 8008674:	4313      	orrs	r3, r2
 8008676:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8008678:	687b      	ldr	r3, [r7, #4]
 800867a:	681b      	ldr	r3, [r3, #0]
 800867c:	68ba      	ldr	r2, [r7, #8]
 800867e:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8008680:	687b      	ldr	r3, [r7, #4]
 8008682:	2201      	movs	r2, #1
 8008684:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8008688:	687b      	ldr	r3, [r7, #4]
 800868a:	2200      	movs	r2, #0
 800868c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8008690:	2300      	movs	r3, #0
}
 8008692:	4618      	mov	r0, r3
 8008694:	3714      	adds	r7, #20
 8008696:	46bd      	mov	sp, r7
 8008698:	f85d 7b04 	ldr.w	r7, [sp], #4
 800869c:	4770      	bx	lr
 800869e:	bf00      	nop
 80086a0:	40010000 	.word	0x40010000
 80086a4:	40000400 	.word	0x40000400
 80086a8:	40000800 	.word	0x40000800
 80086ac:	40000c00 	.word	0x40000c00
 80086b0:	40010400 	.word	0x40010400
 80086b4:	40014000 	.word	0x40014000
 80086b8:	40001800 	.word	0x40001800

080086bc <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 80086bc:	b480      	push	{r7}
 80086be:	b083      	sub	sp, #12
 80086c0:	af00      	add	r7, sp, #0
 80086c2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 80086c4:	bf00      	nop
 80086c6:	370c      	adds	r7, #12
 80086c8:	46bd      	mov	sp, r7
 80086ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80086ce:	4770      	bx	lr

080086d0 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 80086d0:	b480      	push	{r7}
 80086d2:	b083      	sub	sp, #12
 80086d4:	af00      	add	r7, sp, #0
 80086d6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 80086d8:	bf00      	nop
 80086da:	370c      	adds	r7, #12
 80086dc:	46bd      	mov	sp, r7
 80086de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80086e2:	4770      	bx	lr

080086e4 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 80086e4:	b580      	push	{r7, lr}
 80086e6:	b082      	sub	sp, #8
 80086e8:	af00      	add	r7, sp, #0
 80086ea:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 80086ec:	687b      	ldr	r3, [r7, #4]
 80086ee:	2b00      	cmp	r3, #0
 80086f0:	d101      	bne.n	80086f6 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 80086f2:	2301      	movs	r3, #1
 80086f4:	e03f      	b.n	8008776 <HAL_UART_Init+0x92>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 80086f6:	687b      	ldr	r3, [r7, #4]
 80086f8:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80086fc:	b2db      	uxtb	r3, r3
 80086fe:	2b00      	cmp	r3, #0
 8008700:	d106      	bne.n	8008710 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8008702:	687b      	ldr	r3, [r7, #4]
 8008704:	2200      	movs	r2, #0
 8008706:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800870a:	6878      	ldr	r0, [r7, #4]
 800870c:	f7fa f88c 	bl	8002828 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8008710:	687b      	ldr	r3, [r7, #4]
 8008712:	2224      	movs	r2, #36	; 0x24
 8008714:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8008718:	687b      	ldr	r3, [r7, #4]
 800871a:	681b      	ldr	r3, [r3, #0]
 800871c:	68da      	ldr	r2, [r3, #12]
 800871e:	687b      	ldr	r3, [r7, #4]
 8008720:	681b      	ldr	r3, [r3, #0]
 8008722:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8008726:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8008728:	6878      	ldr	r0, [r7, #4]
 800872a:	f000 fddf 	bl	80092ec <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800872e:	687b      	ldr	r3, [r7, #4]
 8008730:	681b      	ldr	r3, [r3, #0]
 8008732:	691a      	ldr	r2, [r3, #16]
 8008734:	687b      	ldr	r3, [r7, #4]
 8008736:	681b      	ldr	r3, [r3, #0]
 8008738:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 800873c:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800873e:	687b      	ldr	r3, [r7, #4]
 8008740:	681b      	ldr	r3, [r3, #0]
 8008742:	695a      	ldr	r2, [r3, #20]
 8008744:	687b      	ldr	r3, [r7, #4]
 8008746:	681b      	ldr	r3, [r3, #0]
 8008748:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 800874c:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 800874e:	687b      	ldr	r3, [r7, #4]
 8008750:	681b      	ldr	r3, [r3, #0]
 8008752:	68da      	ldr	r2, [r3, #12]
 8008754:	687b      	ldr	r3, [r7, #4]
 8008756:	681b      	ldr	r3, [r3, #0]
 8008758:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 800875c:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800875e:	687b      	ldr	r3, [r7, #4]
 8008760:	2200      	movs	r2, #0
 8008762:	641a      	str	r2, [r3, #64]	; 0x40
  huart->gState = HAL_UART_STATE_READY;
 8008764:	687b      	ldr	r3, [r7, #4]
 8008766:	2220      	movs	r2, #32
 8008768:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  huart->RxState = HAL_UART_STATE_READY;
 800876c:	687b      	ldr	r3, [r7, #4]
 800876e:	2220      	movs	r2, #32
 8008770:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 8008774:	2300      	movs	r3, #0
}
 8008776:	4618      	mov	r0, r3
 8008778:	3708      	adds	r7, #8
 800877a:	46bd      	mov	sp, r7
 800877c:	bd80      	pop	{r7, pc}

0800877e <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800877e:	b580      	push	{r7, lr}
 8008780:	b08a      	sub	sp, #40	; 0x28
 8008782:	af02      	add	r7, sp, #8
 8008784:	60f8      	str	r0, [r7, #12]
 8008786:	60b9      	str	r1, [r7, #8]
 8008788:	603b      	str	r3, [r7, #0]
 800878a:	4613      	mov	r3, r2
 800878c:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 800878e:	2300      	movs	r3, #0
 8008790:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8008792:	68fb      	ldr	r3, [r7, #12]
 8008794:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8008798:	b2db      	uxtb	r3, r3
 800879a:	2b20      	cmp	r3, #32
 800879c:	d17c      	bne.n	8008898 <HAL_UART_Transmit+0x11a>
  {
    if ((pData == NULL) || (Size == 0U))
 800879e:	68bb      	ldr	r3, [r7, #8]
 80087a0:	2b00      	cmp	r3, #0
 80087a2:	d002      	beq.n	80087aa <HAL_UART_Transmit+0x2c>
 80087a4:	88fb      	ldrh	r3, [r7, #6]
 80087a6:	2b00      	cmp	r3, #0
 80087a8:	d101      	bne.n	80087ae <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 80087aa:	2301      	movs	r3, #1
 80087ac:	e075      	b.n	800889a <HAL_UART_Transmit+0x11c>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 80087ae:	68fb      	ldr	r3, [r7, #12]
 80087b0:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80087b4:	2b01      	cmp	r3, #1
 80087b6:	d101      	bne.n	80087bc <HAL_UART_Transmit+0x3e>
 80087b8:	2302      	movs	r3, #2
 80087ba:	e06e      	b.n	800889a <HAL_UART_Transmit+0x11c>
 80087bc:	68fb      	ldr	r3, [r7, #12]
 80087be:	2201      	movs	r2, #1
 80087c0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80087c4:	68fb      	ldr	r3, [r7, #12]
 80087c6:	2200      	movs	r2, #0
 80087c8:	641a      	str	r2, [r3, #64]	; 0x40
    huart->gState = HAL_UART_STATE_BUSY_TX;
 80087ca:	68fb      	ldr	r3, [r7, #12]
 80087cc:	2221      	movs	r2, #33	; 0x21
 80087ce:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 80087d2:	f7fb fcb3 	bl	800413c <HAL_GetTick>
 80087d6:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 80087d8:	68fb      	ldr	r3, [r7, #12]
 80087da:	88fa      	ldrh	r2, [r7, #6]
 80087dc:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 80087de:	68fb      	ldr	r3, [r7, #12]
 80087e0:	88fa      	ldrh	r2, [r7, #6]
 80087e2:	84da      	strh	r2, [r3, #38]	; 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80087e4:	68fb      	ldr	r3, [r7, #12]
 80087e6:	689b      	ldr	r3, [r3, #8]
 80087e8:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80087ec:	d108      	bne.n	8008800 <HAL_UART_Transmit+0x82>
 80087ee:	68fb      	ldr	r3, [r7, #12]
 80087f0:	691b      	ldr	r3, [r3, #16]
 80087f2:	2b00      	cmp	r3, #0
 80087f4:	d104      	bne.n	8008800 <HAL_UART_Transmit+0x82>
    {
      pdata8bits  = NULL;
 80087f6:	2300      	movs	r3, #0
 80087f8:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 80087fa:	68bb      	ldr	r3, [r7, #8]
 80087fc:	61bb      	str	r3, [r7, #24]
 80087fe:	e003      	b.n	8008808 <HAL_UART_Transmit+0x8a>
    }
    else
    {
      pdata8bits  = pData;
 8008800:	68bb      	ldr	r3, [r7, #8]
 8008802:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8008804:	2300      	movs	r3, #0
 8008806:	61bb      	str	r3, [r7, #24]
    }

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 8008808:	68fb      	ldr	r3, [r7, #12]
 800880a:	2200      	movs	r2, #0
 800880c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    while (huart->TxXferCount > 0U)
 8008810:	e02a      	b.n	8008868 <HAL_UART_Transmit+0xea>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8008812:	683b      	ldr	r3, [r7, #0]
 8008814:	9300      	str	r3, [sp, #0]
 8008816:	697b      	ldr	r3, [r7, #20]
 8008818:	2200      	movs	r2, #0
 800881a:	2180      	movs	r1, #128	; 0x80
 800881c:	68f8      	ldr	r0, [r7, #12]
 800881e:	f000 fb1f 	bl	8008e60 <UART_WaitOnFlagUntilTimeout>
 8008822:	4603      	mov	r3, r0
 8008824:	2b00      	cmp	r3, #0
 8008826:	d001      	beq.n	800882c <HAL_UART_Transmit+0xae>
      {
        return HAL_TIMEOUT;
 8008828:	2303      	movs	r3, #3
 800882a:	e036      	b.n	800889a <HAL_UART_Transmit+0x11c>
      }
      if (pdata8bits == NULL)
 800882c:	69fb      	ldr	r3, [r7, #28]
 800882e:	2b00      	cmp	r3, #0
 8008830:	d10b      	bne.n	800884a <HAL_UART_Transmit+0xcc>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 8008832:	69bb      	ldr	r3, [r7, #24]
 8008834:	881b      	ldrh	r3, [r3, #0]
 8008836:	461a      	mov	r2, r3
 8008838:	68fb      	ldr	r3, [r7, #12]
 800883a:	681b      	ldr	r3, [r3, #0]
 800883c:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8008840:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 8008842:	69bb      	ldr	r3, [r7, #24]
 8008844:	3302      	adds	r3, #2
 8008846:	61bb      	str	r3, [r7, #24]
 8008848:	e007      	b.n	800885a <HAL_UART_Transmit+0xdc>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 800884a:	69fb      	ldr	r3, [r7, #28]
 800884c:	781a      	ldrb	r2, [r3, #0]
 800884e:	68fb      	ldr	r3, [r7, #12]
 8008850:	681b      	ldr	r3, [r3, #0]
 8008852:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 8008854:	69fb      	ldr	r3, [r7, #28]
 8008856:	3301      	adds	r3, #1
 8008858:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 800885a:	68fb      	ldr	r3, [r7, #12]
 800885c:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 800885e:	b29b      	uxth	r3, r3
 8008860:	3b01      	subs	r3, #1
 8008862:	b29a      	uxth	r2, r3
 8008864:	68fb      	ldr	r3, [r7, #12]
 8008866:	84da      	strh	r2, [r3, #38]	; 0x26
    while (huart->TxXferCount > 0U)
 8008868:	68fb      	ldr	r3, [r7, #12]
 800886a:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 800886c:	b29b      	uxth	r3, r3
 800886e:	2b00      	cmp	r3, #0
 8008870:	d1cf      	bne.n	8008812 <HAL_UART_Transmit+0x94>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8008872:	683b      	ldr	r3, [r7, #0]
 8008874:	9300      	str	r3, [sp, #0]
 8008876:	697b      	ldr	r3, [r7, #20]
 8008878:	2200      	movs	r2, #0
 800887a:	2140      	movs	r1, #64	; 0x40
 800887c:	68f8      	ldr	r0, [r7, #12]
 800887e:	f000 faef 	bl	8008e60 <UART_WaitOnFlagUntilTimeout>
 8008882:	4603      	mov	r3, r0
 8008884:	2b00      	cmp	r3, #0
 8008886:	d001      	beq.n	800888c <HAL_UART_Transmit+0x10e>
    {
      return HAL_TIMEOUT;
 8008888:	2303      	movs	r3, #3
 800888a:	e006      	b.n	800889a <HAL_UART_Transmit+0x11c>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 800888c:	68fb      	ldr	r3, [r7, #12]
 800888e:	2220      	movs	r2, #32
 8008890:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    return HAL_OK;
 8008894:	2300      	movs	r3, #0
 8008896:	e000      	b.n	800889a <HAL_UART_Transmit+0x11c>
  }
  else
  {
    return HAL_BUSY;
 8008898:	2302      	movs	r3, #2
  }
}
 800889a:	4618      	mov	r0, r3
 800889c:	3720      	adds	r7, #32
 800889e:	46bd      	mov	sp, r7
 80088a0:	bd80      	pop	{r7, pc}

080088a2 <HAL_UART_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 80088a2:	b580      	push	{r7, lr}
 80088a4:	b084      	sub	sp, #16
 80088a6:	af00      	add	r7, sp, #0
 80088a8:	60f8      	str	r0, [r7, #12]
 80088aa:	60b9      	str	r1, [r7, #8]
 80088ac:	4613      	mov	r3, r2
 80088ae:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 80088b0:	68fb      	ldr	r3, [r7, #12]
 80088b2:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 80088b6:	b2db      	uxtb	r3, r3
 80088b8:	2b20      	cmp	r3, #32
 80088ba:	d11d      	bne.n	80088f8 <HAL_UART_Receive_IT+0x56>
  {
    if ((pData == NULL) || (Size == 0U))
 80088bc:	68bb      	ldr	r3, [r7, #8]
 80088be:	2b00      	cmp	r3, #0
 80088c0:	d002      	beq.n	80088c8 <HAL_UART_Receive_IT+0x26>
 80088c2:	88fb      	ldrh	r3, [r7, #6]
 80088c4:	2b00      	cmp	r3, #0
 80088c6:	d101      	bne.n	80088cc <HAL_UART_Receive_IT+0x2a>
    {
      return HAL_ERROR;
 80088c8:	2301      	movs	r3, #1
 80088ca:	e016      	b.n	80088fa <HAL_UART_Receive_IT+0x58>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 80088cc:	68fb      	ldr	r3, [r7, #12]
 80088ce:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80088d2:	2b01      	cmp	r3, #1
 80088d4:	d101      	bne.n	80088da <HAL_UART_Receive_IT+0x38>
 80088d6:	2302      	movs	r3, #2
 80088d8:	e00f      	b.n	80088fa <HAL_UART_Receive_IT+0x58>
 80088da:	68fb      	ldr	r3, [r7, #12]
 80088dc:	2201      	movs	r2, #1
 80088de:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80088e2:	68fb      	ldr	r3, [r7, #12]
 80088e4:	2200      	movs	r2, #0
 80088e6:	631a      	str	r2, [r3, #48]	; 0x30

    return (UART_Start_Receive_IT(huart, pData, Size));
 80088e8:	88fb      	ldrh	r3, [r7, #6]
 80088ea:	461a      	mov	r2, r3
 80088ec:	68b9      	ldr	r1, [r7, #8]
 80088ee:	68f8      	ldr	r0, [r7, #12]
 80088f0:	f000 fb24 	bl	8008f3c <UART_Start_Receive_IT>
 80088f4:	4603      	mov	r3, r0
 80088f6:	e000      	b.n	80088fa <HAL_UART_Receive_IT+0x58>
  }
  else
  {
    return HAL_BUSY;
 80088f8:	2302      	movs	r3, #2
  }
}
 80088fa:	4618      	mov	r0, r3
 80088fc:	3710      	adds	r7, #16
 80088fe:	46bd      	mov	sp, r7
 8008900:	bd80      	pop	{r7, pc}
	...

08008904 <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8008904:	b580      	push	{r7, lr}
 8008906:	b0ba      	sub	sp, #232	; 0xe8
 8008908:	af00      	add	r7, sp, #0
 800890a:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 800890c:	687b      	ldr	r3, [r7, #4]
 800890e:	681b      	ldr	r3, [r3, #0]
 8008910:	681b      	ldr	r3, [r3, #0]
 8008912:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8008916:	687b      	ldr	r3, [r7, #4]
 8008918:	681b      	ldr	r3, [r3, #0]
 800891a:	68db      	ldr	r3, [r3, #12]
 800891c:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8008920:	687b      	ldr	r3, [r7, #4]
 8008922:	681b      	ldr	r3, [r3, #0]
 8008924:	695b      	ldr	r3, [r3, #20]
 8008926:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
  uint32_t errorflags = 0x00U;
 800892a:	2300      	movs	r3, #0
 800892c:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  uint32_t dmarequest = 0x00U;
 8008930:	2300      	movs	r3, #0
 8008932:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 8008936:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800893a:	f003 030f 	and.w	r3, r3, #15
 800893e:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  if (errorflags == RESET)
 8008942:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 8008946:	2b00      	cmp	r3, #0
 8008948:	d10f      	bne.n	800896a <HAL_UART_IRQHandler+0x66>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 800894a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800894e:	f003 0320 	and.w	r3, r3, #32
 8008952:	2b00      	cmp	r3, #0
 8008954:	d009      	beq.n	800896a <HAL_UART_IRQHandler+0x66>
 8008956:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800895a:	f003 0320 	and.w	r3, r3, #32
 800895e:	2b00      	cmp	r3, #0
 8008960:	d003      	beq.n	800896a <HAL_UART_IRQHandler+0x66>
    {
      UART_Receive_IT(huart);
 8008962:	6878      	ldr	r0, [r7, #4]
 8008964:	f000 fc07 	bl	8009176 <UART_Receive_IT>
      return;
 8008968:	e256      	b.n	8008e18 <HAL_UART_IRQHandler+0x514>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET)
 800896a:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 800896e:	2b00      	cmp	r3, #0
 8008970:	f000 80de 	beq.w	8008b30 <HAL_UART_IRQHandler+0x22c>
 8008974:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8008978:	f003 0301 	and.w	r3, r3, #1
 800897c:	2b00      	cmp	r3, #0
 800897e:	d106      	bne.n	800898e <HAL_UART_IRQHandler+0x8a>
                                || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 8008980:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8008984:	f403 7390 	and.w	r3, r3, #288	; 0x120
 8008988:	2b00      	cmp	r3, #0
 800898a:	f000 80d1 	beq.w	8008b30 <HAL_UART_IRQHandler+0x22c>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 800898e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8008992:	f003 0301 	and.w	r3, r3, #1
 8008996:	2b00      	cmp	r3, #0
 8008998:	d00b      	beq.n	80089b2 <HAL_UART_IRQHandler+0xae>
 800899a:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800899e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80089a2:	2b00      	cmp	r3, #0
 80089a4:	d005      	beq.n	80089b2 <HAL_UART_IRQHandler+0xae>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 80089a6:	687b      	ldr	r3, [r7, #4]
 80089a8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80089aa:	f043 0201 	orr.w	r2, r3, #1
 80089ae:	687b      	ldr	r3, [r7, #4]
 80089b0:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 80089b2:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80089b6:	f003 0304 	and.w	r3, r3, #4
 80089ba:	2b00      	cmp	r3, #0
 80089bc:	d00b      	beq.n	80089d6 <HAL_UART_IRQHandler+0xd2>
 80089be:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 80089c2:	f003 0301 	and.w	r3, r3, #1
 80089c6:	2b00      	cmp	r3, #0
 80089c8:	d005      	beq.n	80089d6 <HAL_UART_IRQHandler+0xd2>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 80089ca:	687b      	ldr	r3, [r7, #4]
 80089cc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80089ce:	f043 0202 	orr.w	r2, r3, #2
 80089d2:	687b      	ldr	r3, [r7, #4]
 80089d4:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 80089d6:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80089da:	f003 0302 	and.w	r3, r3, #2
 80089de:	2b00      	cmp	r3, #0
 80089e0:	d00b      	beq.n	80089fa <HAL_UART_IRQHandler+0xf6>
 80089e2:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 80089e6:	f003 0301 	and.w	r3, r3, #1
 80089ea:	2b00      	cmp	r3, #0
 80089ec:	d005      	beq.n	80089fa <HAL_UART_IRQHandler+0xf6>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 80089ee:	687b      	ldr	r3, [r7, #4]
 80089f0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80089f2:	f043 0204 	orr.w	r2, r3, #4
 80089f6:	687b      	ldr	r3, [r7, #4]
 80089f8:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET)
 80089fa:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80089fe:	f003 0308 	and.w	r3, r3, #8
 8008a02:	2b00      	cmp	r3, #0
 8008a04:	d011      	beq.n	8008a2a <HAL_UART_IRQHandler+0x126>
 8008a06:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8008a0a:	f003 0320 	and.w	r3, r3, #32
 8008a0e:	2b00      	cmp	r3, #0
 8008a10:	d105      	bne.n	8008a1e <HAL_UART_IRQHandler+0x11a>
                                                 || ((cr3its & USART_CR3_EIE) != RESET)))
 8008a12:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8008a16:	f003 0301 	and.w	r3, r3, #1
 8008a1a:	2b00      	cmp	r3, #0
 8008a1c:	d005      	beq.n	8008a2a <HAL_UART_IRQHandler+0x126>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8008a1e:	687b      	ldr	r3, [r7, #4]
 8008a20:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008a22:	f043 0208 	orr.w	r2, r3, #8
 8008a26:	687b      	ldr	r3, [r7, #4]
 8008a28:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8008a2a:	687b      	ldr	r3, [r7, #4]
 8008a2c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008a2e:	2b00      	cmp	r3, #0
 8008a30:	f000 81ed 	beq.w	8008e0e <HAL_UART_IRQHandler+0x50a>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8008a34:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8008a38:	f003 0320 	and.w	r3, r3, #32
 8008a3c:	2b00      	cmp	r3, #0
 8008a3e:	d008      	beq.n	8008a52 <HAL_UART_IRQHandler+0x14e>
 8008a40:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8008a44:	f003 0320 	and.w	r3, r3, #32
 8008a48:	2b00      	cmp	r3, #0
 8008a4a:	d002      	beq.n	8008a52 <HAL_UART_IRQHandler+0x14e>
      {
        UART_Receive_IT(huart);
 8008a4c:	6878      	ldr	r0, [r7, #4]
 8008a4e:	f000 fb92 	bl	8009176 <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8008a52:	687b      	ldr	r3, [r7, #4]
 8008a54:	681b      	ldr	r3, [r3, #0]
 8008a56:	695b      	ldr	r3, [r3, #20]
 8008a58:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8008a5c:	2b40      	cmp	r3, #64	; 0x40
 8008a5e:	bf0c      	ite	eq
 8008a60:	2301      	moveq	r3, #1
 8008a62:	2300      	movne	r3, #0
 8008a64:	b2db      	uxtb	r3, r3
 8008a66:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 8008a6a:	687b      	ldr	r3, [r7, #4]
 8008a6c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008a6e:	f003 0308 	and.w	r3, r3, #8
 8008a72:	2b00      	cmp	r3, #0
 8008a74:	d103      	bne.n	8008a7e <HAL_UART_IRQHandler+0x17a>
 8008a76:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 8008a7a:	2b00      	cmp	r3, #0
 8008a7c:	d04f      	beq.n	8008b1e <HAL_UART_IRQHandler+0x21a>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8008a7e:	6878      	ldr	r0, [r7, #4]
 8008a80:	f000 fa9a 	bl	8008fb8 <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8008a84:	687b      	ldr	r3, [r7, #4]
 8008a86:	681b      	ldr	r3, [r3, #0]
 8008a88:	695b      	ldr	r3, [r3, #20]
 8008a8a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8008a8e:	2b40      	cmp	r3, #64	; 0x40
 8008a90:	d141      	bne.n	8008b16 <HAL_UART_IRQHandler+0x212>
        {
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8008a92:	687b      	ldr	r3, [r7, #4]
 8008a94:	681b      	ldr	r3, [r3, #0]
 8008a96:	3314      	adds	r3, #20
 8008a98:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008a9c:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 8008aa0:	e853 3f00 	ldrex	r3, [r3]
 8008aa4:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
   return(result);
 8008aa8:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 8008aac:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8008ab0:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 8008ab4:	687b      	ldr	r3, [r7, #4]
 8008ab6:	681b      	ldr	r3, [r3, #0]
 8008ab8:	3314      	adds	r3, #20
 8008aba:	f8d7 20d0 	ldr.w	r2, [r7, #208]	; 0xd0
 8008abe:	f8c7 20a8 	str.w	r2, [r7, #168]	; 0xa8
 8008ac2:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008ac6:	f8d7 10a4 	ldr.w	r1, [r7, #164]	; 0xa4
 8008aca:	f8d7 20a8 	ldr.w	r2, [r7, #168]	; 0xa8
 8008ace:	e841 2300 	strex	r3, r2, [r1]
 8008ad2:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
   return(result);
 8008ad6:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 8008ada:	2b00      	cmp	r3, #0
 8008adc:	d1d9      	bne.n	8008a92 <HAL_UART_IRQHandler+0x18e>

          /* Abort the UART DMA Rx stream */
          if (huart->hdmarx != NULL)
 8008ade:	687b      	ldr	r3, [r7, #4]
 8008ae0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008ae2:	2b00      	cmp	r3, #0
 8008ae4:	d013      	beq.n	8008b0e <HAL_UART_IRQHandler+0x20a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8008ae6:	687b      	ldr	r3, [r7, #4]
 8008ae8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008aea:	4a7d      	ldr	r2, [pc, #500]	; (8008ce0 <HAL_UART_IRQHandler+0x3dc>)
 8008aec:	651a      	str	r2, [r3, #80]	; 0x50
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8008aee:	687b      	ldr	r3, [r7, #4]
 8008af0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008af2:	4618      	mov	r0, r3
 8008af4:	f7fb fcd3 	bl	800449e <HAL_DMA_Abort_IT>
 8008af8:	4603      	mov	r3, r0
 8008afa:	2b00      	cmp	r3, #0
 8008afc:	d016      	beq.n	8008b2c <HAL_UART_IRQHandler+0x228>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8008afe:	687b      	ldr	r3, [r7, #4]
 8008b00:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008b02:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8008b04:	687a      	ldr	r2, [r7, #4]
 8008b06:	6b92      	ldr	r2, [r2, #56]	; 0x38
 8008b08:	4610      	mov	r0, r2
 8008b0a:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8008b0c:	e00e      	b.n	8008b2c <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8008b0e:	6878      	ldr	r0, [r7, #4]
 8008b10:	f000 f990 	bl	8008e34 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8008b14:	e00a      	b.n	8008b2c <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8008b16:	6878      	ldr	r0, [r7, #4]
 8008b18:	f000 f98c 	bl	8008e34 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8008b1c:	e006      	b.n	8008b2c <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8008b1e:	6878      	ldr	r0, [r7, #4]
 8008b20:	f000 f988 	bl	8008e34 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8008b24:	687b      	ldr	r3, [r7, #4]
 8008b26:	2200      	movs	r2, #0
 8008b28:	641a      	str	r2, [r3, #64]	; 0x40
      }
    }
    return;
 8008b2a:	e170      	b.n	8008e0e <HAL_UART_IRQHandler+0x50a>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8008b2c:	bf00      	nop
    return;
 8008b2e:	e16e      	b.n	8008e0e <HAL_UART_IRQHandler+0x50a>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8008b30:	687b      	ldr	r3, [r7, #4]
 8008b32:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8008b34:	2b01      	cmp	r3, #1
 8008b36:	f040 814a 	bne.w	8008dce <HAL_UART_IRQHandler+0x4ca>
      && ((isrflags & USART_SR_IDLE) != 0U)
 8008b3a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8008b3e:	f003 0310 	and.w	r3, r3, #16
 8008b42:	2b00      	cmp	r3, #0
 8008b44:	f000 8143 	beq.w	8008dce <HAL_UART_IRQHandler+0x4ca>
      && ((cr1its & USART_SR_IDLE) != 0U))
 8008b48:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8008b4c:	f003 0310 	and.w	r3, r3, #16
 8008b50:	2b00      	cmp	r3, #0
 8008b52:	f000 813c 	beq.w	8008dce <HAL_UART_IRQHandler+0x4ca>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 8008b56:	2300      	movs	r3, #0
 8008b58:	60bb      	str	r3, [r7, #8]
 8008b5a:	687b      	ldr	r3, [r7, #4]
 8008b5c:	681b      	ldr	r3, [r3, #0]
 8008b5e:	681b      	ldr	r3, [r3, #0]
 8008b60:	60bb      	str	r3, [r7, #8]
 8008b62:	687b      	ldr	r3, [r7, #4]
 8008b64:	681b      	ldr	r3, [r3, #0]
 8008b66:	685b      	ldr	r3, [r3, #4]
 8008b68:	60bb      	str	r3, [r7, #8]
 8008b6a:	68bb      	ldr	r3, [r7, #8]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8008b6c:	687b      	ldr	r3, [r7, #4]
 8008b6e:	681b      	ldr	r3, [r3, #0]
 8008b70:	695b      	ldr	r3, [r3, #20]
 8008b72:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8008b76:	2b40      	cmp	r3, #64	; 0x40
 8008b78:	f040 80b4 	bne.w	8008ce4 <HAL_UART_IRQHandler+0x3e0>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8008b7c:	687b      	ldr	r3, [r7, #4]
 8008b7e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008b80:	681b      	ldr	r3, [r3, #0]
 8008b82:	685b      	ldr	r3, [r3, #4]
 8008b84:	f8a7 30be 	strh.w	r3, [r7, #190]	; 0xbe
      if ((nb_remaining_rx_data > 0U)
 8008b88:	f8b7 30be 	ldrh.w	r3, [r7, #190]	; 0xbe
 8008b8c:	2b00      	cmp	r3, #0
 8008b8e:	f000 8140 	beq.w	8008e12 <HAL_UART_IRQHandler+0x50e>
          && (nb_remaining_rx_data < huart->RxXferSize))
 8008b92:	687b      	ldr	r3, [r7, #4]
 8008b94:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 8008b96:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 8008b9a:	429a      	cmp	r2, r3
 8008b9c:	f080 8139 	bcs.w	8008e12 <HAL_UART_IRQHandler+0x50e>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8008ba0:	687b      	ldr	r3, [r7, #4]
 8008ba2:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 8008ba6:	85da      	strh	r2, [r3, #46]	; 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 8008ba8:	687b      	ldr	r3, [r7, #4]
 8008baa:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008bac:	69db      	ldr	r3, [r3, #28]
 8008bae:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8008bb2:	f000 8088 	beq.w	8008cc6 <HAL_UART_IRQHandler+0x3c2>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8008bb6:	687b      	ldr	r3, [r7, #4]
 8008bb8:	681b      	ldr	r3, [r3, #0]
 8008bba:	330c      	adds	r3, #12
 8008bbc:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008bc0:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 8008bc4:	e853 3f00 	ldrex	r3, [r3]
 8008bc8:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
   return(result);
 8008bcc:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8008bd0:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8008bd4:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 8008bd8:	687b      	ldr	r3, [r7, #4]
 8008bda:	681b      	ldr	r3, [r3, #0]
 8008bdc:	330c      	adds	r3, #12
 8008bde:	f8d7 20b8 	ldr.w	r2, [r7, #184]	; 0xb8
 8008be2:	f8c7 2094 	str.w	r2, [r7, #148]	; 0x94
 8008be6:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008bea:	f8d7 1090 	ldr.w	r1, [r7, #144]	; 0x90
 8008bee:	f8d7 2094 	ldr.w	r2, [r7, #148]	; 0x94
 8008bf2:	e841 2300 	strex	r3, r2, [r1]
 8008bf6:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
   return(result);
 8008bfa:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8008bfe:	2b00      	cmp	r3, #0
 8008c00:	d1d9      	bne.n	8008bb6 <HAL_UART_IRQHandler+0x2b2>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8008c02:	687b      	ldr	r3, [r7, #4]
 8008c04:	681b      	ldr	r3, [r3, #0]
 8008c06:	3314      	adds	r3, #20
 8008c08:	677b      	str	r3, [r7, #116]	; 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008c0a:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8008c0c:	e853 3f00 	ldrex	r3, [r3]
 8008c10:	673b      	str	r3, [r7, #112]	; 0x70
   return(result);
 8008c12:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8008c14:	f023 0301 	bic.w	r3, r3, #1
 8008c18:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 8008c1c:	687b      	ldr	r3, [r7, #4]
 8008c1e:	681b      	ldr	r3, [r3, #0]
 8008c20:	3314      	adds	r3, #20
 8008c22:	f8d7 20b4 	ldr.w	r2, [r7, #180]	; 0xb4
 8008c26:	f8c7 2080 	str.w	r2, [r7, #128]	; 0x80
 8008c2a:	67fb      	str	r3, [r7, #124]	; 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008c2c:	6ff9      	ldr	r1, [r7, #124]	; 0x7c
 8008c2e:	f8d7 2080 	ldr.w	r2, [r7, #128]	; 0x80
 8008c32:	e841 2300 	strex	r3, r2, [r1]
 8008c36:	67bb      	str	r3, [r7, #120]	; 0x78
   return(result);
 8008c38:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8008c3a:	2b00      	cmp	r3, #0
 8008c3c:	d1e1      	bne.n	8008c02 <HAL_UART_IRQHandler+0x2fe>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8008c3e:	687b      	ldr	r3, [r7, #4]
 8008c40:	681b      	ldr	r3, [r3, #0]
 8008c42:	3314      	adds	r3, #20
 8008c44:	663b      	str	r3, [r7, #96]	; 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008c46:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8008c48:	e853 3f00 	ldrex	r3, [r3]
 8008c4c:	65fb      	str	r3, [r7, #92]	; 0x5c
   return(result);
 8008c4e:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8008c50:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8008c54:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 8008c58:	687b      	ldr	r3, [r7, #4]
 8008c5a:	681b      	ldr	r3, [r3, #0]
 8008c5c:	3314      	adds	r3, #20
 8008c5e:	f8d7 20b0 	ldr.w	r2, [r7, #176]	; 0xb0
 8008c62:	66fa      	str	r2, [r7, #108]	; 0x6c
 8008c64:	66bb      	str	r3, [r7, #104]	; 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008c66:	6eb9      	ldr	r1, [r7, #104]	; 0x68
 8008c68:	6efa      	ldr	r2, [r7, #108]	; 0x6c
 8008c6a:	e841 2300 	strex	r3, r2, [r1]
 8008c6e:	667b      	str	r3, [r7, #100]	; 0x64
   return(result);
 8008c70:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8008c72:	2b00      	cmp	r3, #0
 8008c74:	d1e3      	bne.n	8008c3e <HAL_UART_IRQHandler+0x33a>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 8008c76:	687b      	ldr	r3, [r7, #4]
 8008c78:	2220      	movs	r2, #32
 8008c7a:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8008c7e:	687b      	ldr	r3, [r7, #4]
 8008c80:	2200      	movs	r2, #0
 8008c82:	631a      	str	r2, [r3, #48]	; 0x30

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8008c84:	687b      	ldr	r3, [r7, #4]
 8008c86:	681b      	ldr	r3, [r3, #0]
 8008c88:	330c      	adds	r3, #12
 8008c8a:	64fb      	str	r3, [r7, #76]	; 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008c8c:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8008c8e:	e853 3f00 	ldrex	r3, [r3]
 8008c92:	64bb      	str	r3, [r7, #72]	; 0x48
   return(result);
 8008c94:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8008c96:	f023 0310 	bic.w	r3, r3, #16
 8008c9a:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
 8008c9e:	687b      	ldr	r3, [r7, #4]
 8008ca0:	681b      	ldr	r3, [r3, #0]
 8008ca2:	330c      	adds	r3, #12
 8008ca4:	f8d7 20ac 	ldr.w	r2, [r7, #172]	; 0xac
 8008ca8:	65ba      	str	r2, [r7, #88]	; 0x58
 8008caa:	657b      	str	r3, [r7, #84]	; 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008cac:	6d79      	ldr	r1, [r7, #84]	; 0x54
 8008cae:	6dba      	ldr	r2, [r7, #88]	; 0x58
 8008cb0:	e841 2300 	strex	r3, r2, [r1]
 8008cb4:	653b      	str	r3, [r7, #80]	; 0x50
   return(result);
 8008cb6:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8008cb8:	2b00      	cmp	r3, #0
 8008cba:	d1e3      	bne.n	8008c84 <HAL_UART_IRQHandler+0x380>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8008cbc:	687b      	ldr	r3, [r7, #4]
 8008cbe:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008cc0:	4618      	mov	r0, r3
 8008cc2:	f7fb fb7c 	bl	80043be <HAL_DMA_Abort>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8008cc6:	687b      	ldr	r3, [r7, #4]
 8008cc8:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 8008cca:	687b      	ldr	r3, [r7, #4]
 8008ccc:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8008cce:	b29b      	uxth	r3, r3
 8008cd0:	1ad3      	subs	r3, r2, r3
 8008cd2:	b29b      	uxth	r3, r3
 8008cd4:	4619      	mov	r1, r3
 8008cd6:	6878      	ldr	r0, [r7, #4]
 8008cd8:	f000 f8b6 	bl	8008e48 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 8008cdc:	e099      	b.n	8008e12 <HAL_UART_IRQHandler+0x50e>
 8008cde:	bf00      	nop
 8008ce0:	0800907f 	.word	0x0800907f
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8008ce4:	687b      	ldr	r3, [r7, #4]
 8008ce6:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 8008ce8:	687b      	ldr	r3, [r7, #4]
 8008cea:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8008cec:	b29b      	uxth	r3, r3
 8008cee:	1ad3      	subs	r3, r2, r3
 8008cf0:	f8a7 30ce 	strh.w	r3, [r7, #206]	; 0xce
      if ((huart->RxXferCount > 0U)
 8008cf4:	687b      	ldr	r3, [r7, #4]
 8008cf6:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8008cf8:	b29b      	uxth	r3, r3
 8008cfa:	2b00      	cmp	r3, #0
 8008cfc:	f000 808b 	beq.w	8008e16 <HAL_UART_IRQHandler+0x512>
          && (nb_rx_data > 0U))
 8008d00:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 8008d04:	2b00      	cmp	r3, #0
 8008d06:	f000 8086 	beq.w	8008e16 <HAL_UART_IRQHandler+0x512>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8008d0a:	687b      	ldr	r3, [r7, #4]
 8008d0c:	681b      	ldr	r3, [r3, #0]
 8008d0e:	330c      	adds	r3, #12
 8008d10:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008d12:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008d14:	e853 3f00 	ldrex	r3, [r3]
 8008d18:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 8008d1a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8008d1c:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8008d20:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 8008d24:	687b      	ldr	r3, [r7, #4]
 8008d26:	681b      	ldr	r3, [r3, #0]
 8008d28:	330c      	adds	r3, #12
 8008d2a:	f8d7 20c8 	ldr.w	r2, [r7, #200]	; 0xc8
 8008d2e:	647a      	str	r2, [r7, #68]	; 0x44
 8008d30:	643b      	str	r3, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008d32:	6c39      	ldr	r1, [r7, #64]	; 0x40
 8008d34:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8008d36:	e841 2300 	strex	r3, r2, [r1]
 8008d3a:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 8008d3c:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8008d3e:	2b00      	cmp	r3, #0
 8008d40:	d1e3      	bne.n	8008d0a <HAL_UART_IRQHandler+0x406>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8008d42:	687b      	ldr	r3, [r7, #4]
 8008d44:	681b      	ldr	r3, [r3, #0]
 8008d46:	3314      	adds	r3, #20
 8008d48:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008d4a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008d4c:	e853 3f00 	ldrex	r3, [r3]
 8008d50:	623b      	str	r3, [r7, #32]
   return(result);
 8008d52:	6a3b      	ldr	r3, [r7, #32]
 8008d54:	f023 0301 	bic.w	r3, r3, #1
 8008d58:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
 8008d5c:	687b      	ldr	r3, [r7, #4]
 8008d5e:	681b      	ldr	r3, [r3, #0]
 8008d60:	3314      	adds	r3, #20
 8008d62:	f8d7 20c4 	ldr.w	r2, [r7, #196]	; 0xc4
 8008d66:	633a      	str	r2, [r7, #48]	; 0x30
 8008d68:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008d6a:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8008d6c:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8008d6e:	e841 2300 	strex	r3, r2, [r1]
 8008d72:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 8008d74:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008d76:	2b00      	cmp	r3, #0
 8008d78:	d1e3      	bne.n	8008d42 <HAL_UART_IRQHandler+0x43e>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8008d7a:	687b      	ldr	r3, [r7, #4]
 8008d7c:	2220      	movs	r2, #32
 8008d7e:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8008d82:	687b      	ldr	r3, [r7, #4]
 8008d84:	2200      	movs	r2, #0
 8008d86:	631a      	str	r2, [r3, #48]	; 0x30

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8008d88:	687b      	ldr	r3, [r7, #4]
 8008d8a:	681b      	ldr	r3, [r3, #0]
 8008d8c:	330c      	adds	r3, #12
 8008d8e:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008d90:	693b      	ldr	r3, [r7, #16]
 8008d92:	e853 3f00 	ldrex	r3, [r3]
 8008d96:	60fb      	str	r3, [r7, #12]
   return(result);
 8008d98:	68fb      	ldr	r3, [r7, #12]
 8008d9a:	f023 0310 	bic.w	r3, r3, #16
 8008d9e:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 8008da2:	687b      	ldr	r3, [r7, #4]
 8008da4:	681b      	ldr	r3, [r3, #0]
 8008da6:	330c      	adds	r3, #12
 8008da8:	f8d7 20c0 	ldr.w	r2, [r7, #192]	; 0xc0
 8008dac:	61fa      	str	r2, [r7, #28]
 8008dae:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008db0:	69b9      	ldr	r1, [r7, #24]
 8008db2:	69fa      	ldr	r2, [r7, #28]
 8008db4:	e841 2300 	strex	r3, r2, [r1]
 8008db8:	617b      	str	r3, [r7, #20]
   return(result);
 8008dba:	697b      	ldr	r3, [r7, #20]
 8008dbc:	2b00      	cmp	r3, #0
 8008dbe:	d1e3      	bne.n	8008d88 <HAL_UART_IRQHandler+0x484>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8008dc0:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 8008dc4:	4619      	mov	r1, r3
 8008dc6:	6878      	ldr	r0, [r7, #4]
 8008dc8:	f000 f83e 	bl	8008e48 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 8008dcc:	e023      	b.n	8008e16 <HAL_UART_IRQHandler+0x512>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 8008dce:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8008dd2:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8008dd6:	2b00      	cmp	r3, #0
 8008dd8:	d009      	beq.n	8008dee <HAL_UART_IRQHandler+0x4ea>
 8008dda:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8008dde:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8008de2:	2b00      	cmp	r3, #0
 8008de4:	d003      	beq.n	8008dee <HAL_UART_IRQHandler+0x4ea>
  {
    UART_Transmit_IT(huart);
 8008de6:	6878      	ldr	r0, [r7, #4]
 8008de8:	f000 f95d 	bl	80090a6 <UART_Transmit_IT>
    return;
 8008dec:	e014      	b.n	8008e18 <HAL_UART_IRQHandler+0x514>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 8008dee:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8008df2:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8008df6:	2b00      	cmp	r3, #0
 8008df8:	d00e      	beq.n	8008e18 <HAL_UART_IRQHandler+0x514>
 8008dfa:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8008dfe:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8008e02:	2b00      	cmp	r3, #0
 8008e04:	d008      	beq.n	8008e18 <HAL_UART_IRQHandler+0x514>
  {
    UART_EndTransmit_IT(huart);
 8008e06:	6878      	ldr	r0, [r7, #4]
 8008e08:	f000 f99d 	bl	8009146 <UART_EndTransmit_IT>
    return;
 8008e0c:	e004      	b.n	8008e18 <HAL_UART_IRQHandler+0x514>
    return;
 8008e0e:	bf00      	nop
 8008e10:	e002      	b.n	8008e18 <HAL_UART_IRQHandler+0x514>
      return;
 8008e12:	bf00      	nop
 8008e14:	e000      	b.n	8008e18 <HAL_UART_IRQHandler+0x514>
      return;
 8008e16:	bf00      	nop
  }
}
 8008e18:	37e8      	adds	r7, #232	; 0xe8
 8008e1a:	46bd      	mov	sp, r7
 8008e1c:	bd80      	pop	{r7, pc}
 8008e1e:	bf00      	nop

08008e20 <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8008e20:	b480      	push	{r7}
 8008e22:	b083      	sub	sp, #12
 8008e24:	af00      	add	r7, sp, #0
 8008e26:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 8008e28:	bf00      	nop
 8008e2a:	370c      	adds	r7, #12
 8008e2c:	46bd      	mov	sp, r7
 8008e2e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008e32:	4770      	bx	lr

08008e34 <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8008e34:	b480      	push	{r7}
 8008e36:	b083      	sub	sp, #12
 8008e38:	af00      	add	r7, sp, #0
 8008e3a:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 8008e3c:	bf00      	nop
 8008e3e:	370c      	adds	r7, #12
 8008e40:	46bd      	mov	sp, r7
 8008e42:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008e46:	4770      	bx	lr

08008e48 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8008e48:	b480      	push	{r7}
 8008e4a:	b083      	sub	sp, #12
 8008e4c:	af00      	add	r7, sp, #0
 8008e4e:	6078      	str	r0, [r7, #4]
 8008e50:	460b      	mov	r3, r1
 8008e52:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 8008e54:	bf00      	nop
 8008e56:	370c      	adds	r7, #12
 8008e58:	46bd      	mov	sp, r7
 8008e5a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008e5e:	4770      	bx	lr

08008e60 <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 8008e60:	b580      	push	{r7, lr}
 8008e62:	b090      	sub	sp, #64	; 0x40
 8008e64:	af00      	add	r7, sp, #0
 8008e66:	60f8      	str	r0, [r7, #12]
 8008e68:	60b9      	str	r1, [r7, #8]
 8008e6a:	603b      	str	r3, [r7, #0]
 8008e6c:	4613      	mov	r3, r2
 8008e6e:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8008e70:	e050      	b.n	8008f14 <UART_WaitOnFlagUntilTimeout+0xb4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8008e72:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8008e74:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008e78:	d04c      	beq.n	8008f14 <UART_WaitOnFlagUntilTimeout+0xb4>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 8008e7a:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8008e7c:	2b00      	cmp	r3, #0
 8008e7e:	d007      	beq.n	8008e90 <UART_WaitOnFlagUntilTimeout+0x30>
 8008e80:	f7fb f95c 	bl	800413c <HAL_GetTick>
 8008e84:	4602      	mov	r2, r0
 8008e86:	683b      	ldr	r3, [r7, #0]
 8008e88:	1ad3      	subs	r3, r2, r3
 8008e8a:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8008e8c:	429a      	cmp	r2, r3
 8008e8e:	d241      	bcs.n	8008f14 <UART_WaitOnFlagUntilTimeout+0xb4>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8008e90:	68fb      	ldr	r3, [r7, #12]
 8008e92:	681b      	ldr	r3, [r3, #0]
 8008e94:	330c      	adds	r3, #12
 8008e96:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008e98:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008e9a:	e853 3f00 	ldrex	r3, [r3]
 8008e9e:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8008ea0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008ea2:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 8008ea6:	63fb      	str	r3, [r7, #60]	; 0x3c
 8008ea8:	68fb      	ldr	r3, [r7, #12]
 8008eaa:	681b      	ldr	r3, [r3, #0]
 8008eac:	330c      	adds	r3, #12
 8008eae:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 8008eb0:	637a      	str	r2, [r7, #52]	; 0x34
 8008eb2:	633b      	str	r3, [r7, #48]	; 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008eb4:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8008eb6:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8008eb8:	e841 2300 	strex	r3, r2, [r1]
 8008ebc:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 8008ebe:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8008ec0:	2b00      	cmp	r3, #0
 8008ec2:	d1e5      	bne.n	8008e90 <UART_WaitOnFlagUntilTimeout+0x30>
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8008ec4:	68fb      	ldr	r3, [r7, #12]
 8008ec6:	681b      	ldr	r3, [r3, #0]
 8008ec8:	3314      	adds	r3, #20
 8008eca:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008ecc:	697b      	ldr	r3, [r7, #20]
 8008ece:	e853 3f00 	ldrex	r3, [r3]
 8008ed2:	613b      	str	r3, [r7, #16]
   return(result);
 8008ed4:	693b      	ldr	r3, [r7, #16]
 8008ed6:	f023 0301 	bic.w	r3, r3, #1
 8008eda:	63bb      	str	r3, [r7, #56]	; 0x38
 8008edc:	68fb      	ldr	r3, [r7, #12]
 8008ede:	681b      	ldr	r3, [r3, #0]
 8008ee0:	3314      	adds	r3, #20
 8008ee2:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8008ee4:	623a      	str	r2, [r7, #32]
 8008ee6:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008ee8:	69f9      	ldr	r1, [r7, #28]
 8008eea:	6a3a      	ldr	r2, [r7, #32]
 8008eec:	e841 2300 	strex	r3, r2, [r1]
 8008ef0:	61bb      	str	r3, [r7, #24]
   return(result);
 8008ef2:	69bb      	ldr	r3, [r7, #24]
 8008ef4:	2b00      	cmp	r3, #0
 8008ef6:	d1e5      	bne.n	8008ec4 <UART_WaitOnFlagUntilTimeout+0x64>

        huart->gState  = HAL_UART_STATE_READY;
 8008ef8:	68fb      	ldr	r3, [r7, #12]
 8008efa:	2220      	movs	r2, #32
 8008efc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        huart->RxState = HAL_UART_STATE_READY;
 8008f00:	68fb      	ldr	r3, [r7, #12]
 8008f02:	2220      	movs	r2, #32
 8008f04:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

        /* Process Unlocked */
        __HAL_UNLOCK(huart);
 8008f08:	68fb      	ldr	r3, [r7, #12]
 8008f0a:	2200      	movs	r2, #0
 8008f0c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_TIMEOUT;
 8008f10:	2303      	movs	r3, #3
 8008f12:	e00f      	b.n	8008f34 <UART_WaitOnFlagUntilTimeout+0xd4>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8008f14:	68fb      	ldr	r3, [r7, #12]
 8008f16:	681b      	ldr	r3, [r3, #0]
 8008f18:	681a      	ldr	r2, [r3, #0]
 8008f1a:	68bb      	ldr	r3, [r7, #8]
 8008f1c:	4013      	ands	r3, r2
 8008f1e:	68ba      	ldr	r2, [r7, #8]
 8008f20:	429a      	cmp	r2, r3
 8008f22:	bf0c      	ite	eq
 8008f24:	2301      	moveq	r3, #1
 8008f26:	2300      	movne	r3, #0
 8008f28:	b2db      	uxtb	r3, r3
 8008f2a:	461a      	mov	r2, r3
 8008f2c:	79fb      	ldrb	r3, [r7, #7]
 8008f2e:	429a      	cmp	r2, r3
 8008f30:	d09f      	beq.n	8008e72 <UART_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8008f32:	2300      	movs	r3, #0
}
 8008f34:	4618      	mov	r0, r3
 8008f36:	3740      	adds	r7, #64	; 0x40
 8008f38:	46bd      	mov	sp, r7
 8008f3a:	bd80      	pop	{r7, pc}

08008f3c <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8008f3c:	b480      	push	{r7}
 8008f3e:	b085      	sub	sp, #20
 8008f40:	af00      	add	r7, sp, #0
 8008f42:	60f8      	str	r0, [r7, #12]
 8008f44:	60b9      	str	r1, [r7, #8]
 8008f46:	4613      	mov	r3, r2
 8008f48:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr = pData;
 8008f4a:	68fb      	ldr	r3, [r7, #12]
 8008f4c:	68ba      	ldr	r2, [r7, #8]
 8008f4e:	629a      	str	r2, [r3, #40]	; 0x28
  huart->RxXferSize = Size;
 8008f50:	68fb      	ldr	r3, [r7, #12]
 8008f52:	88fa      	ldrh	r2, [r7, #6]
 8008f54:	859a      	strh	r2, [r3, #44]	; 0x2c
  huart->RxXferCount = Size;
 8008f56:	68fb      	ldr	r3, [r7, #12]
 8008f58:	88fa      	ldrh	r2, [r7, #6]
 8008f5a:	85da      	strh	r2, [r3, #46]	; 0x2e

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8008f5c:	68fb      	ldr	r3, [r7, #12]
 8008f5e:	2200      	movs	r2, #0
 8008f60:	641a      	str	r2, [r3, #64]	; 0x40
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 8008f62:	68fb      	ldr	r3, [r7, #12]
 8008f64:	2222      	movs	r2, #34	; 0x22
 8008f66:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8008f6a:	68fb      	ldr	r3, [r7, #12]
 8008f6c:	2200      	movs	r2, #0
 8008f6e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  if (huart->Init.Parity != UART_PARITY_NONE)
 8008f72:	68fb      	ldr	r3, [r7, #12]
 8008f74:	691b      	ldr	r3, [r3, #16]
 8008f76:	2b00      	cmp	r3, #0
 8008f78:	d007      	beq.n	8008f8a <UART_Start_Receive_IT+0x4e>
  {
    /* Enable the UART Parity Error Interrupt */
    __HAL_UART_ENABLE_IT(huart, UART_IT_PE);
 8008f7a:	68fb      	ldr	r3, [r7, #12]
 8008f7c:	681b      	ldr	r3, [r3, #0]
 8008f7e:	68da      	ldr	r2, [r3, #12]
 8008f80:	68fb      	ldr	r3, [r7, #12]
 8008f82:	681b      	ldr	r3, [r3, #0]
 8008f84:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8008f88:	60da      	str	r2, [r3, #12]
  }

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  __HAL_UART_ENABLE_IT(huart, UART_IT_ERR);
 8008f8a:	68fb      	ldr	r3, [r7, #12]
 8008f8c:	681b      	ldr	r3, [r3, #0]
 8008f8e:	695a      	ldr	r2, [r3, #20]
 8008f90:	68fb      	ldr	r3, [r7, #12]
 8008f92:	681b      	ldr	r3, [r3, #0]
 8008f94:	f042 0201 	orr.w	r2, r2, #1
 8008f98:	615a      	str	r2, [r3, #20]

  /* Enable the UART Data Register not empty Interrupt */
  __HAL_UART_ENABLE_IT(huart, UART_IT_RXNE);
 8008f9a:	68fb      	ldr	r3, [r7, #12]
 8008f9c:	681b      	ldr	r3, [r3, #0]
 8008f9e:	68da      	ldr	r2, [r3, #12]
 8008fa0:	68fb      	ldr	r3, [r7, #12]
 8008fa2:	681b      	ldr	r3, [r3, #0]
 8008fa4:	f042 0220 	orr.w	r2, r2, #32
 8008fa8:	60da      	str	r2, [r3, #12]

  return HAL_OK;
 8008faa:	2300      	movs	r3, #0
}
 8008fac:	4618      	mov	r0, r3
 8008fae:	3714      	adds	r7, #20
 8008fb0:	46bd      	mov	sp, r7
 8008fb2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008fb6:	4770      	bx	lr

08008fb8 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8008fb8:	b480      	push	{r7}
 8008fba:	b095      	sub	sp, #84	; 0x54
 8008fbc:	af00      	add	r7, sp, #0
 8008fbe:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8008fc0:	687b      	ldr	r3, [r7, #4]
 8008fc2:	681b      	ldr	r3, [r3, #0]
 8008fc4:	330c      	adds	r3, #12
 8008fc6:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008fc8:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8008fca:	e853 3f00 	ldrex	r3, [r3]
 8008fce:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 8008fd0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008fd2:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8008fd6:	64fb      	str	r3, [r7, #76]	; 0x4c
 8008fd8:	687b      	ldr	r3, [r7, #4]
 8008fda:	681b      	ldr	r3, [r3, #0]
 8008fdc:	330c      	adds	r3, #12
 8008fde:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8008fe0:	643a      	str	r2, [r7, #64]	; 0x40
 8008fe2:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008fe4:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 8008fe6:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 8008fe8:	e841 2300 	strex	r3, r2, [r1]
 8008fec:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 8008fee:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008ff0:	2b00      	cmp	r3, #0
 8008ff2:	d1e5      	bne.n	8008fc0 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8008ff4:	687b      	ldr	r3, [r7, #4]
 8008ff6:	681b      	ldr	r3, [r3, #0]
 8008ff8:	3314      	adds	r3, #20
 8008ffa:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008ffc:	6a3b      	ldr	r3, [r7, #32]
 8008ffe:	e853 3f00 	ldrex	r3, [r3]
 8009002:	61fb      	str	r3, [r7, #28]
   return(result);
 8009004:	69fb      	ldr	r3, [r7, #28]
 8009006:	f023 0301 	bic.w	r3, r3, #1
 800900a:	64bb      	str	r3, [r7, #72]	; 0x48
 800900c:	687b      	ldr	r3, [r7, #4]
 800900e:	681b      	ldr	r3, [r3, #0]
 8009010:	3314      	adds	r3, #20
 8009012:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8009014:	62fa      	str	r2, [r7, #44]	; 0x2c
 8009016:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009018:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 800901a:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800901c:	e841 2300 	strex	r3, r2, [r1]
 8009020:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8009022:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009024:	2b00      	cmp	r3, #0
 8009026:	d1e5      	bne.n	8008ff4 <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8009028:	687b      	ldr	r3, [r7, #4]
 800902a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800902c:	2b01      	cmp	r3, #1
 800902e:	d119      	bne.n	8009064 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8009030:	687b      	ldr	r3, [r7, #4]
 8009032:	681b      	ldr	r3, [r3, #0]
 8009034:	330c      	adds	r3, #12
 8009036:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009038:	68fb      	ldr	r3, [r7, #12]
 800903a:	e853 3f00 	ldrex	r3, [r3]
 800903e:	60bb      	str	r3, [r7, #8]
   return(result);
 8009040:	68bb      	ldr	r3, [r7, #8]
 8009042:	f023 0310 	bic.w	r3, r3, #16
 8009046:	647b      	str	r3, [r7, #68]	; 0x44
 8009048:	687b      	ldr	r3, [r7, #4]
 800904a:	681b      	ldr	r3, [r3, #0]
 800904c:	330c      	adds	r3, #12
 800904e:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8009050:	61ba      	str	r2, [r7, #24]
 8009052:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009054:	6979      	ldr	r1, [r7, #20]
 8009056:	69ba      	ldr	r2, [r7, #24]
 8009058:	e841 2300 	strex	r3, r2, [r1]
 800905c:	613b      	str	r3, [r7, #16]
   return(result);
 800905e:	693b      	ldr	r3, [r7, #16]
 8009060:	2b00      	cmp	r3, #0
 8009062:	d1e5      	bne.n	8009030 <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8009064:	687b      	ldr	r3, [r7, #4]
 8009066:	2220      	movs	r2, #32
 8009068:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800906c:	687b      	ldr	r3, [r7, #4]
 800906e:	2200      	movs	r2, #0
 8009070:	631a      	str	r2, [r3, #48]	; 0x30
}
 8009072:	bf00      	nop
 8009074:	3754      	adds	r7, #84	; 0x54
 8009076:	46bd      	mov	sp, r7
 8009078:	f85d 7b04 	ldr.w	r7, [sp], #4
 800907c:	4770      	bx	lr

0800907e <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 800907e:	b580      	push	{r7, lr}
 8009080:	b084      	sub	sp, #16
 8009082:	af00      	add	r7, sp, #0
 8009084:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8009086:	687b      	ldr	r3, [r7, #4]
 8009088:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800908a:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 800908c:	68fb      	ldr	r3, [r7, #12]
 800908e:	2200      	movs	r2, #0
 8009090:	85da      	strh	r2, [r3, #46]	; 0x2e
  huart->TxXferCount = 0x00U;
 8009092:	68fb      	ldr	r3, [r7, #12]
 8009094:	2200      	movs	r2, #0
 8009096:	84da      	strh	r2, [r3, #38]	; 0x26
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8009098:	68f8      	ldr	r0, [r7, #12]
 800909a:	f7ff fecb 	bl	8008e34 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800909e:	bf00      	nop
 80090a0:	3710      	adds	r7, #16
 80090a2:	46bd      	mov	sp, r7
 80090a4:	bd80      	pop	{r7, pc}

080090a6 <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 80090a6:	b480      	push	{r7}
 80090a8:	b085      	sub	sp, #20
 80090aa:	af00      	add	r7, sp, #0
 80090ac:	6078      	str	r0, [r7, #4]
  const uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 80090ae:	687b      	ldr	r3, [r7, #4]
 80090b0:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80090b4:	b2db      	uxtb	r3, r3
 80090b6:	2b21      	cmp	r3, #33	; 0x21
 80090b8:	d13e      	bne.n	8009138 <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80090ba:	687b      	ldr	r3, [r7, #4]
 80090bc:	689b      	ldr	r3, [r3, #8]
 80090be:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80090c2:	d114      	bne.n	80090ee <UART_Transmit_IT+0x48>
 80090c4:	687b      	ldr	r3, [r7, #4]
 80090c6:	691b      	ldr	r3, [r3, #16]
 80090c8:	2b00      	cmp	r3, #0
 80090ca:	d110      	bne.n	80090ee <UART_Transmit_IT+0x48>
    {
      tmp = (const uint16_t *) huart->pTxBuffPtr;
 80090cc:	687b      	ldr	r3, [r7, #4]
 80090ce:	6a1b      	ldr	r3, [r3, #32]
 80090d0:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 80090d2:	68fb      	ldr	r3, [r7, #12]
 80090d4:	881b      	ldrh	r3, [r3, #0]
 80090d6:	461a      	mov	r2, r3
 80090d8:	687b      	ldr	r3, [r7, #4]
 80090da:	681b      	ldr	r3, [r3, #0]
 80090dc:	f3c2 0208 	ubfx	r2, r2, #0, #9
 80090e0:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 80090e2:	687b      	ldr	r3, [r7, #4]
 80090e4:	6a1b      	ldr	r3, [r3, #32]
 80090e6:	1c9a      	adds	r2, r3, #2
 80090e8:	687b      	ldr	r3, [r7, #4]
 80090ea:	621a      	str	r2, [r3, #32]
 80090ec:	e008      	b.n	8009100 <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 80090ee:	687b      	ldr	r3, [r7, #4]
 80090f0:	6a1b      	ldr	r3, [r3, #32]
 80090f2:	1c59      	adds	r1, r3, #1
 80090f4:	687a      	ldr	r2, [r7, #4]
 80090f6:	6211      	str	r1, [r2, #32]
 80090f8:	781a      	ldrb	r2, [r3, #0]
 80090fa:	687b      	ldr	r3, [r7, #4]
 80090fc:	681b      	ldr	r3, [r3, #0]
 80090fe:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 8009100:	687b      	ldr	r3, [r7, #4]
 8009102:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8009104:	b29b      	uxth	r3, r3
 8009106:	3b01      	subs	r3, #1
 8009108:	b29b      	uxth	r3, r3
 800910a:	687a      	ldr	r2, [r7, #4]
 800910c:	4619      	mov	r1, r3
 800910e:	84d1      	strh	r1, [r2, #38]	; 0x26
 8009110:	2b00      	cmp	r3, #0
 8009112:	d10f      	bne.n	8009134 <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 8009114:	687b      	ldr	r3, [r7, #4]
 8009116:	681b      	ldr	r3, [r3, #0]
 8009118:	68da      	ldr	r2, [r3, #12]
 800911a:	687b      	ldr	r3, [r7, #4]
 800911c:	681b      	ldr	r3, [r3, #0]
 800911e:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8009122:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 8009124:	687b      	ldr	r3, [r7, #4]
 8009126:	681b      	ldr	r3, [r3, #0]
 8009128:	68da      	ldr	r2, [r3, #12]
 800912a:	687b      	ldr	r3, [r7, #4]
 800912c:	681b      	ldr	r3, [r3, #0]
 800912e:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8009132:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 8009134:	2300      	movs	r3, #0
 8009136:	e000      	b.n	800913a <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 8009138:	2302      	movs	r3, #2
  }
}
 800913a:	4618      	mov	r0, r3
 800913c:	3714      	adds	r7, #20
 800913e:	46bd      	mov	sp, r7
 8009140:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009144:	4770      	bx	lr

08009146 <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8009146:	b580      	push	{r7, lr}
 8009148:	b082      	sub	sp, #8
 800914a:	af00      	add	r7, sp, #0
 800914c:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 800914e:	687b      	ldr	r3, [r7, #4]
 8009150:	681b      	ldr	r3, [r3, #0]
 8009152:	68da      	ldr	r2, [r3, #12]
 8009154:	687b      	ldr	r3, [r7, #4]
 8009156:	681b      	ldr	r3, [r3, #0]
 8009158:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800915c:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 800915e:	687b      	ldr	r3, [r7, #4]
 8009160:	2220      	movs	r2, #32
 8009162:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8009166:	6878      	ldr	r0, [r7, #4]
 8009168:	f7ff fe5a 	bl	8008e20 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 800916c:	2300      	movs	r3, #0
}
 800916e:	4618      	mov	r0, r3
 8009170:	3708      	adds	r7, #8
 8009172:	46bd      	mov	sp, r7
 8009174:	bd80      	pop	{r7, pc}

08009176 <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 8009176:	b580      	push	{r7, lr}
 8009178:	b08c      	sub	sp, #48	; 0x30
 800917a:	af00      	add	r7, sp, #0
 800917c:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 800917e:	687b      	ldr	r3, [r7, #4]
 8009180:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8009184:	b2db      	uxtb	r3, r3
 8009186:	2b22      	cmp	r3, #34	; 0x22
 8009188:	f040 80ab 	bne.w	80092e2 <UART_Receive_IT+0x16c>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800918c:	687b      	ldr	r3, [r7, #4]
 800918e:	689b      	ldr	r3, [r3, #8]
 8009190:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8009194:	d117      	bne.n	80091c6 <UART_Receive_IT+0x50>
 8009196:	687b      	ldr	r3, [r7, #4]
 8009198:	691b      	ldr	r3, [r3, #16]
 800919a:	2b00      	cmp	r3, #0
 800919c:	d113      	bne.n	80091c6 <UART_Receive_IT+0x50>
    {
      pdata8bits  = NULL;
 800919e:	2300      	movs	r3, #0
 80091a0:	62fb      	str	r3, [r7, #44]	; 0x2c
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 80091a2:	687b      	ldr	r3, [r7, #4]
 80091a4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80091a6:	62bb      	str	r3, [r7, #40]	; 0x28
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 80091a8:	687b      	ldr	r3, [r7, #4]
 80091aa:	681b      	ldr	r3, [r3, #0]
 80091ac:	685b      	ldr	r3, [r3, #4]
 80091ae:	b29b      	uxth	r3, r3
 80091b0:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80091b4:	b29a      	uxth	r2, r3
 80091b6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80091b8:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 80091ba:	687b      	ldr	r3, [r7, #4]
 80091bc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80091be:	1c9a      	adds	r2, r3, #2
 80091c0:	687b      	ldr	r3, [r7, #4]
 80091c2:	629a      	str	r2, [r3, #40]	; 0x28
 80091c4:	e026      	b.n	8009214 <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 80091c6:	687b      	ldr	r3, [r7, #4]
 80091c8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80091ca:	62fb      	str	r3, [r7, #44]	; 0x2c
      pdata16bits  = NULL;
 80091cc:	2300      	movs	r3, #0
 80091ce:	62bb      	str	r3, [r7, #40]	; 0x28

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 80091d0:	687b      	ldr	r3, [r7, #4]
 80091d2:	689b      	ldr	r3, [r3, #8]
 80091d4:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80091d8:	d007      	beq.n	80091ea <UART_Receive_IT+0x74>
 80091da:	687b      	ldr	r3, [r7, #4]
 80091dc:	689b      	ldr	r3, [r3, #8]
 80091de:	2b00      	cmp	r3, #0
 80091e0:	d10a      	bne.n	80091f8 <UART_Receive_IT+0x82>
 80091e2:	687b      	ldr	r3, [r7, #4]
 80091e4:	691b      	ldr	r3, [r3, #16]
 80091e6:	2b00      	cmp	r3, #0
 80091e8:	d106      	bne.n	80091f8 <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 80091ea:	687b      	ldr	r3, [r7, #4]
 80091ec:	681b      	ldr	r3, [r3, #0]
 80091ee:	685b      	ldr	r3, [r3, #4]
 80091f0:	b2da      	uxtb	r2, r3
 80091f2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80091f4:	701a      	strb	r2, [r3, #0]
 80091f6:	e008      	b.n	800920a <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 80091f8:	687b      	ldr	r3, [r7, #4]
 80091fa:	681b      	ldr	r3, [r3, #0]
 80091fc:	685b      	ldr	r3, [r3, #4]
 80091fe:	b2db      	uxtb	r3, r3
 8009200:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8009204:	b2da      	uxtb	r2, r3
 8009206:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8009208:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 800920a:	687b      	ldr	r3, [r7, #4]
 800920c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800920e:	1c5a      	adds	r2, r3, #1
 8009210:	687b      	ldr	r3, [r7, #4]
 8009212:	629a      	str	r2, [r3, #40]	; 0x28
    }

    if (--huart->RxXferCount == 0U)
 8009214:	687b      	ldr	r3, [r7, #4]
 8009216:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8009218:	b29b      	uxth	r3, r3
 800921a:	3b01      	subs	r3, #1
 800921c:	b29b      	uxth	r3, r3
 800921e:	687a      	ldr	r2, [r7, #4]
 8009220:	4619      	mov	r1, r3
 8009222:	85d1      	strh	r1, [r2, #46]	; 0x2e
 8009224:	2b00      	cmp	r3, #0
 8009226:	d15a      	bne.n	80092de <UART_Receive_IT+0x168>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 8009228:	687b      	ldr	r3, [r7, #4]
 800922a:	681b      	ldr	r3, [r3, #0]
 800922c:	68da      	ldr	r2, [r3, #12]
 800922e:	687b      	ldr	r3, [r7, #4]
 8009230:	681b      	ldr	r3, [r3, #0]
 8009232:	f022 0220 	bic.w	r2, r2, #32
 8009236:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 8009238:	687b      	ldr	r3, [r7, #4]
 800923a:	681b      	ldr	r3, [r3, #0]
 800923c:	68da      	ldr	r2, [r3, #12]
 800923e:	687b      	ldr	r3, [r7, #4]
 8009240:	681b      	ldr	r3, [r3, #0]
 8009242:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8009246:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 8009248:	687b      	ldr	r3, [r7, #4]
 800924a:	681b      	ldr	r3, [r3, #0]
 800924c:	695a      	ldr	r2, [r3, #20]
 800924e:	687b      	ldr	r3, [r7, #4]
 8009250:	681b      	ldr	r3, [r3, #0]
 8009252:	f022 0201 	bic.w	r2, r2, #1
 8009256:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8009258:	687b      	ldr	r3, [r7, #4]
 800925a:	2220      	movs	r2, #32
 800925c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8009260:	687b      	ldr	r3, [r7, #4]
 8009262:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8009264:	2b01      	cmp	r3, #1
 8009266:	d135      	bne.n	80092d4 <UART_Receive_IT+0x15e>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8009268:	687b      	ldr	r3, [r7, #4]
 800926a:	2200      	movs	r2, #0
 800926c:	631a      	str	r2, [r3, #48]	; 0x30

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800926e:	687b      	ldr	r3, [r7, #4]
 8009270:	681b      	ldr	r3, [r3, #0]
 8009272:	330c      	adds	r3, #12
 8009274:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009276:	697b      	ldr	r3, [r7, #20]
 8009278:	e853 3f00 	ldrex	r3, [r3]
 800927c:	613b      	str	r3, [r7, #16]
   return(result);
 800927e:	693b      	ldr	r3, [r7, #16]
 8009280:	f023 0310 	bic.w	r3, r3, #16
 8009284:	627b      	str	r3, [r7, #36]	; 0x24
 8009286:	687b      	ldr	r3, [r7, #4]
 8009288:	681b      	ldr	r3, [r3, #0]
 800928a:	330c      	adds	r3, #12
 800928c:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800928e:	623a      	str	r2, [r7, #32]
 8009290:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009292:	69f9      	ldr	r1, [r7, #28]
 8009294:	6a3a      	ldr	r2, [r7, #32]
 8009296:	e841 2300 	strex	r3, r2, [r1]
 800929a:	61bb      	str	r3, [r7, #24]
   return(result);
 800929c:	69bb      	ldr	r3, [r7, #24]
 800929e:	2b00      	cmp	r3, #0
 80092a0:	d1e5      	bne.n	800926e <UART_Receive_IT+0xf8>

        /* Check if IDLE flag is set */
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 80092a2:	687b      	ldr	r3, [r7, #4]
 80092a4:	681b      	ldr	r3, [r3, #0]
 80092a6:	681b      	ldr	r3, [r3, #0]
 80092a8:	f003 0310 	and.w	r3, r3, #16
 80092ac:	2b10      	cmp	r3, #16
 80092ae:	d10a      	bne.n	80092c6 <UART_Receive_IT+0x150>
        {
          /* Clear IDLE flag in ISR */
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 80092b0:	2300      	movs	r3, #0
 80092b2:	60fb      	str	r3, [r7, #12]
 80092b4:	687b      	ldr	r3, [r7, #4]
 80092b6:	681b      	ldr	r3, [r3, #0]
 80092b8:	681b      	ldr	r3, [r3, #0]
 80092ba:	60fb      	str	r3, [r7, #12]
 80092bc:	687b      	ldr	r3, [r7, #4]
 80092be:	681b      	ldr	r3, [r3, #0]
 80092c0:	685b      	ldr	r3, [r3, #4]
 80092c2:	60fb      	str	r3, [r7, #12]
 80092c4:	68fb      	ldr	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 80092c6:	687b      	ldr	r3, [r7, #4]
 80092c8:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 80092ca:	4619      	mov	r1, r3
 80092cc:	6878      	ldr	r0, [r7, #4]
 80092ce:	f7ff fdbb 	bl	8008e48 <HAL_UARTEx_RxEventCallback>
 80092d2:	e002      	b.n	80092da <UART_Receive_IT+0x164>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxCpltCallback(huart);
#else
        /*Call legacy weak Rx complete callback*/
        HAL_UART_RxCpltCallback(huart);
 80092d4:	6878      	ldr	r0, [r7, #4]
 80092d6:	f7f9 fd6d 	bl	8002db4 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }

      return HAL_OK;
 80092da:	2300      	movs	r3, #0
 80092dc:	e002      	b.n	80092e4 <UART_Receive_IT+0x16e>
    }
    return HAL_OK;
 80092de:	2300      	movs	r3, #0
 80092e0:	e000      	b.n	80092e4 <UART_Receive_IT+0x16e>
  }
  else
  {
    return HAL_BUSY;
 80092e2:	2302      	movs	r3, #2
  }
}
 80092e4:	4618      	mov	r0, r3
 80092e6:	3730      	adds	r7, #48	; 0x30
 80092e8:	46bd      	mov	sp, r7
 80092ea:	bd80      	pop	{r7, pc}

080092ec <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 80092ec:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80092f0:	b0c0      	sub	sp, #256	; 0x100
 80092f2:	af00      	add	r7, sp, #0
 80092f4:	f8c7 00f4 	str.w	r0, [r7, #244]	; 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80092f8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80092fc:	681b      	ldr	r3, [r3, #0]
 80092fe:	691b      	ldr	r3, [r3, #16]
 8009300:	f423 5040 	bic.w	r0, r3, #12288	; 0x3000
 8009304:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8009308:	68d9      	ldr	r1, [r3, #12]
 800930a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800930e:	681a      	ldr	r2, [r3, #0]
 8009310:	ea40 0301 	orr.w	r3, r0, r1
 8009314:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8009316:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800931a:	689a      	ldr	r2, [r3, #8]
 800931c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8009320:	691b      	ldr	r3, [r3, #16]
 8009322:	431a      	orrs	r2, r3
 8009324:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8009328:	695b      	ldr	r3, [r3, #20]
 800932a:	431a      	orrs	r2, r3
 800932c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8009330:	69db      	ldr	r3, [r3, #28]
 8009332:	4313      	orrs	r3, r2
 8009334:	f8c7 30f8 	str.w	r3, [r7, #248]	; 0xf8
  MODIFY_REG(huart->Instance->CR1,
 8009338:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800933c:	681b      	ldr	r3, [r3, #0]
 800933e:	68db      	ldr	r3, [r3, #12]
 8009340:	f423 4116 	bic.w	r1, r3, #38400	; 0x9600
 8009344:	f021 010c 	bic.w	r1, r1, #12
 8009348:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800934c:	681a      	ldr	r2, [r3, #0]
 800934e:	f8d7 30f8 	ldr.w	r3, [r7, #248]	; 0xf8
 8009352:	430b      	orrs	r3, r1
 8009354:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8009356:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800935a:	681b      	ldr	r3, [r3, #0]
 800935c:	695b      	ldr	r3, [r3, #20]
 800935e:	f423 7040 	bic.w	r0, r3, #768	; 0x300
 8009362:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8009366:	6999      	ldr	r1, [r3, #24]
 8009368:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800936c:	681a      	ldr	r2, [r3, #0]
 800936e:	ea40 0301 	orr.w	r3, r0, r1
 8009372:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8009374:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8009378:	681a      	ldr	r2, [r3, #0]
 800937a:	4b8f      	ldr	r3, [pc, #572]	; (80095b8 <UART_SetConfig+0x2cc>)
 800937c:	429a      	cmp	r2, r3
 800937e:	d005      	beq.n	800938c <UART_SetConfig+0xa0>
 8009380:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8009384:	681a      	ldr	r2, [r3, #0]
 8009386:	4b8d      	ldr	r3, [pc, #564]	; (80095bc <UART_SetConfig+0x2d0>)
 8009388:	429a      	cmp	r2, r3
 800938a:	d104      	bne.n	8009396 <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 800938c:	f7fd f818 	bl	80063c0 <HAL_RCC_GetPCLK2Freq>
 8009390:	f8c7 00fc 	str.w	r0, [r7, #252]	; 0xfc
 8009394:	e003      	b.n	800939e <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 8009396:	f7fc ffff 	bl	8006398 <HAL_RCC_GetPCLK1Freq>
 800939a:	f8c7 00fc 	str.w	r0, [r7, #252]	; 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800939e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80093a2:	69db      	ldr	r3, [r3, #28]
 80093a4:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80093a8:	f040 810c 	bne.w	80095c4 <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 80093ac:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 80093b0:	2200      	movs	r2, #0
 80093b2:	f8c7 30e8 	str.w	r3, [r7, #232]	; 0xe8
 80093b6:	f8c7 20ec 	str.w	r2, [r7, #236]	; 0xec
 80093ba:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	; 0xe8
 80093be:	4622      	mov	r2, r4
 80093c0:	462b      	mov	r3, r5
 80093c2:	1891      	adds	r1, r2, r2
 80093c4:	65b9      	str	r1, [r7, #88]	; 0x58
 80093c6:	415b      	adcs	r3, r3
 80093c8:	65fb      	str	r3, [r7, #92]	; 0x5c
 80093ca:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	; 0x58
 80093ce:	4621      	mov	r1, r4
 80093d0:	eb12 0801 	adds.w	r8, r2, r1
 80093d4:	4629      	mov	r1, r5
 80093d6:	eb43 0901 	adc.w	r9, r3, r1
 80093da:	f04f 0200 	mov.w	r2, #0
 80093de:	f04f 0300 	mov.w	r3, #0
 80093e2:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 80093e6:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 80093ea:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 80093ee:	4690      	mov	r8, r2
 80093f0:	4699      	mov	r9, r3
 80093f2:	4623      	mov	r3, r4
 80093f4:	eb18 0303 	adds.w	r3, r8, r3
 80093f8:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
 80093fc:	462b      	mov	r3, r5
 80093fe:	eb49 0303 	adc.w	r3, r9, r3
 8009402:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
 8009406:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800940a:	685b      	ldr	r3, [r3, #4]
 800940c:	2200      	movs	r2, #0
 800940e:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
 8009412:	f8c7 20dc 	str.w	r2, [r7, #220]	; 0xdc
 8009416:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	; 0xd8
 800941a:	460b      	mov	r3, r1
 800941c:	18db      	adds	r3, r3, r3
 800941e:	653b      	str	r3, [r7, #80]	; 0x50
 8009420:	4613      	mov	r3, r2
 8009422:	eb42 0303 	adc.w	r3, r2, r3
 8009426:	657b      	str	r3, [r7, #84]	; 0x54
 8009428:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	; 0x50
 800942c:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	; 0xe0
 8009430:	f7f7 fb24 	bl	8000a7c <__aeabi_uldivmod>
 8009434:	4602      	mov	r2, r0
 8009436:	460b      	mov	r3, r1
 8009438:	4b61      	ldr	r3, [pc, #388]	; (80095c0 <UART_SetConfig+0x2d4>)
 800943a:	fba3 2302 	umull	r2, r3, r3, r2
 800943e:	095b      	lsrs	r3, r3, #5
 8009440:	011c      	lsls	r4, r3, #4
 8009442:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8009446:	2200      	movs	r2, #0
 8009448:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 800944c:	f8c7 20d4 	str.w	r2, [r7, #212]	; 0xd4
 8009450:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	; 0xd0
 8009454:	4642      	mov	r2, r8
 8009456:	464b      	mov	r3, r9
 8009458:	1891      	adds	r1, r2, r2
 800945a:	64b9      	str	r1, [r7, #72]	; 0x48
 800945c:	415b      	adcs	r3, r3
 800945e:	64fb      	str	r3, [r7, #76]	; 0x4c
 8009460:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	; 0x48
 8009464:	4641      	mov	r1, r8
 8009466:	eb12 0a01 	adds.w	sl, r2, r1
 800946a:	4649      	mov	r1, r9
 800946c:	eb43 0b01 	adc.w	fp, r3, r1
 8009470:	f04f 0200 	mov.w	r2, #0
 8009474:	f04f 0300 	mov.w	r3, #0
 8009478:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 800947c:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 8009480:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8009484:	4692      	mov	sl, r2
 8009486:	469b      	mov	fp, r3
 8009488:	4643      	mov	r3, r8
 800948a:	eb1a 0303 	adds.w	r3, sl, r3
 800948e:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 8009492:	464b      	mov	r3, r9
 8009494:	eb4b 0303 	adc.w	r3, fp, r3
 8009498:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
 800949c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80094a0:	685b      	ldr	r3, [r3, #4]
 80094a2:	2200      	movs	r2, #0
 80094a4:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 80094a8:	f8c7 20c4 	str.w	r2, [r7, #196]	; 0xc4
 80094ac:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	; 0xc0
 80094b0:	460b      	mov	r3, r1
 80094b2:	18db      	adds	r3, r3, r3
 80094b4:	643b      	str	r3, [r7, #64]	; 0x40
 80094b6:	4613      	mov	r3, r2
 80094b8:	eb42 0303 	adc.w	r3, r2, r3
 80094bc:	647b      	str	r3, [r7, #68]	; 0x44
 80094be:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	; 0x40
 80094c2:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	; 0xc8
 80094c6:	f7f7 fad9 	bl	8000a7c <__aeabi_uldivmod>
 80094ca:	4602      	mov	r2, r0
 80094cc:	460b      	mov	r3, r1
 80094ce:	4611      	mov	r1, r2
 80094d0:	4b3b      	ldr	r3, [pc, #236]	; (80095c0 <UART_SetConfig+0x2d4>)
 80094d2:	fba3 2301 	umull	r2, r3, r3, r1
 80094d6:	095b      	lsrs	r3, r3, #5
 80094d8:	2264      	movs	r2, #100	; 0x64
 80094da:	fb02 f303 	mul.w	r3, r2, r3
 80094de:	1acb      	subs	r3, r1, r3
 80094e0:	00db      	lsls	r3, r3, #3
 80094e2:	f103 0232 	add.w	r2, r3, #50	; 0x32
 80094e6:	4b36      	ldr	r3, [pc, #216]	; (80095c0 <UART_SetConfig+0x2d4>)
 80094e8:	fba3 2302 	umull	r2, r3, r3, r2
 80094ec:	095b      	lsrs	r3, r3, #5
 80094ee:	005b      	lsls	r3, r3, #1
 80094f0:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 80094f4:	441c      	add	r4, r3
 80094f6:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 80094fa:	2200      	movs	r2, #0
 80094fc:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 8009500:	f8c7 20bc 	str.w	r2, [r7, #188]	; 0xbc
 8009504:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	; 0xb8
 8009508:	4642      	mov	r2, r8
 800950a:	464b      	mov	r3, r9
 800950c:	1891      	adds	r1, r2, r2
 800950e:	63b9      	str	r1, [r7, #56]	; 0x38
 8009510:	415b      	adcs	r3, r3
 8009512:	63fb      	str	r3, [r7, #60]	; 0x3c
 8009514:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	; 0x38
 8009518:	4641      	mov	r1, r8
 800951a:	1851      	adds	r1, r2, r1
 800951c:	6339      	str	r1, [r7, #48]	; 0x30
 800951e:	4649      	mov	r1, r9
 8009520:	414b      	adcs	r3, r1
 8009522:	637b      	str	r3, [r7, #52]	; 0x34
 8009524:	f04f 0200 	mov.w	r2, #0
 8009528:	f04f 0300 	mov.w	r3, #0
 800952c:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	; 0x30
 8009530:	4659      	mov	r1, fp
 8009532:	00cb      	lsls	r3, r1, #3
 8009534:	4651      	mov	r1, sl
 8009536:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800953a:	4651      	mov	r1, sl
 800953c:	00ca      	lsls	r2, r1, #3
 800953e:	4610      	mov	r0, r2
 8009540:	4619      	mov	r1, r3
 8009542:	4603      	mov	r3, r0
 8009544:	4642      	mov	r2, r8
 8009546:	189b      	adds	r3, r3, r2
 8009548:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 800954c:	464b      	mov	r3, r9
 800954e:	460a      	mov	r2, r1
 8009550:	eb42 0303 	adc.w	r3, r2, r3
 8009554:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 8009558:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800955c:	685b      	ldr	r3, [r3, #4]
 800955e:	2200      	movs	r2, #0
 8009560:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
 8009564:	f8c7 20ac 	str.w	r2, [r7, #172]	; 0xac
 8009568:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	; 0xa8
 800956c:	460b      	mov	r3, r1
 800956e:	18db      	adds	r3, r3, r3
 8009570:	62bb      	str	r3, [r7, #40]	; 0x28
 8009572:	4613      	mov	r3, r2
 8009574:	eb42 0303 	adc.w	r3, r2, r3
 8009578:	62fb      	str	r3, [r7, #44]	; 0x2c
 800957a:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 800957e:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	; 0xb0
 8009582:	f7f7 fa7b 	bl	8000a7c <__aeabi_uldivmod>
 8009586:	4602      	mov	r2, r0
 8009588:	460b      	mov	r3, r1
 800958a:	4b0d      	ldr	r3, [pc, #52]	; (80095c0 <UART_SetConfig+0x2d4>)
 800958c:	fba3 1302 	umull	r1, r3, r3, r2
 8009590:	095b      	lsrs	r3, r3, #5
 8009592:	2164      	movs	r1, #100	; 0x64
 8009594:	fb01 f303 	mul.w	r3, r1, r3
 8009598:	1ad3      	subs	r3, r2, r3
 800959a:	00db      	lsls	r3, r3, #3
 800959c:	3332      	adds	r3, #50	; 0x32
 800959e:	4a08      	ldr	r2, [pc, #32]	; (80095c0 <UART_SetConfig+0x2d4>)
 80095a0:	fba2 2303 	umull	r2, r3, r2, r3
 80095a4:	095b      	lsrs	r3, r3, #5
 80095a6:	f003 0207 	and.w	r2, r3, #7
 80095aa:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80095ae:	681b      	ldr	r3, [r3, #0]
 80095b0:	4422      	add	r2, r4
 80095b2:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 80095b4:	e105      	b.n	80097c2 <UART_SetConfig+0x4d6>
 80095b6:	bf00      	nop
 80095b8:	40011000 	.word	0x40011000
 80095bc:	40011400 	.word	0x40011400
 80095c0:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 80095c4:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 80095c8:	2200      	movs	r2, #0
 80095ca:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
 80095ce:	f8c7 20a4 	str.w	r2, [r7, #164]	; 0xa4
 80095d2:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	; 0xa0
 80095d6:	4642      	mov	r2, r8
 80095d8:	464b      	mov	r3, r9
 80095da:	1891      	adds	r1, r2, r2
 80095dc:	6239      	str	r1, [r7, #32]
 80095de:	415b      	adcs	r3, r3
 80095e0:	627b      	str	r3, [r7, #36]	; 0x24
 80095e2:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 80095e6:	4641      	mov	r1, r8
 80095e8:	1854      	adds	r4, r2, r1
 80095ea:	4649      	mov	r1, r9
 80095ec:	eb43 0501 	adc.w	r5, r3, r1
 80095f0:	f04f 0200 	mov.w	r2, #0
 80095f4:	f04f 0300 	mov.w	r3, #0
 80095f8:	00eb      	lsls	r3, r5, #3
 80095fa:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 80095fe:	00e2      	lsls	r2, r4, #3
 8009600:	4614      	mov	r4, r2
 8009602:	461d      	mov	r5, r3
 8009604:	4643      	mov	r3, r8
 8009606:	18e3      	adds	r3, r4, r3
 8009608:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
 800960c:	464b      	mov	r3, r9
 800960e:	eb45 0303 	adc.w	r3, r5, r3
 8009612:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 8009616:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800961a:	685b      	ldr	r3, [r3, #4]
 800961c:	2200      	movs	r2, #0
 800961e:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
 8009622:	f8c7 2094 	str.w	r2, [r7, #148]	; 0x94
 8009626:	f04f 0200 	mov.w	r2, #0
 800962a:	f04f 0300 	mov.w	r3, #0
 800962e:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	; 0x90
 8009632:	4629      	mov	r1, r5
 8009634:	008b      	lsls	r3, r1, #2
 8009636:	4621      	mov	r1, r4
 8009638:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 800963c:	4621      	mov	r1, r4
 800963e:	008a      	lsls	r2, r1, #2
 8009640:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	; 0x98
 8009644:	f7f7 fa1a 	bl	8000a7c <__aeabi_uldivmod>
 8009648:	4602      	mov	r2, r0
 800964a:	460b      	mov	r3, r1
 800964c:	4b60      	ldr	r3, [pc, #384]	; (80097d0 <UART_SetConfig+0x4e4>)
 800964e:	fba3 2302 	umull	r2, r3, r3, r2
 8009652:	095b      	lsrs	r3, r3, #5
 8009654:	011c      	lsls	r4, r3, #4
 8009656:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 800965a:	2200      	movs	r2, #0
 800965c:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
 8009660:	f8c7 208c 	str.w	r2, [r7, #140]	; 0x8c
 8009664:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	; 0x88
 8009668:	4642      	mov	r2, r8
 800966a:	464b      	mov	r3, r9
 800966c:	1891      	adds	r1, r2, r2
 800966e:	61b9      	str	r1, [r7, #24]
 8009670:	415b      	adcs	r3, r3
 8009672:	61fb      	str	r3, [r7, #28]
 8009674:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8009678:	4641      	mov	r1, r8
 800967a:	1851      	adds	r1, r2, r1
 800967c:	6139      	str	r1, [r7, #16]
 800967e:	4649      	mov	r1, r9
 8009680:	414b      	adcs	r3, r1
 8009682:	617b      	str	r3, [r7, #20]
 8009684:	f04f 0200 	mov.w	r2, #0
 8009688:	f04f 0300 	mov.w	r3, #0
 800968c:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8009690:	4659      	mov	r1, fp
 8009692:	00cb      	lsls	r3, r1, #3
 8009694:	4651      	mov	r1, sl
 8009696:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800969a:	4651      	mov	r1, sl
 800969c:	00ca      	lsls	r2, r1, #3
 800969e:	4610      	mov	r0, r2
 80096a0:	4619      	mov	r1, r3
 80096a2:	4603      	mov	r3, r0
 80096a4:	4642      	mov	r2, r8
 80096a6:	189b      	adds	r3, r3, r2
 80096a8:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 80096ac:	464b      	mov	r3, r9
 80096ae:	460a      	mov	r2, r1
 80096b0:	eb42 0303 	adc.w	r3, r2, r3
 80096b4:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
 80096b8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80096bc:	685b      	ldr	r3, [r3, #4]
 80096be:	2200      	movs	r2, #0
 80096c0:	67bb      	str	r3, [r7, #120]	; 0x78
 80096c2:	67fa      	str	r2, [r7, #124]	; 0x7c
 80096c4:	f04f 0200 	mov.w	r2, #0
 80096c8:	f04f 0300 	mov.w	r3, #0
 80096cc:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	; 0x78
 80096d0:	4649      	mov	r1, r9
 80096d2:	008b      	lsls	r3, r1, #2
 80096d4:	4641      	mov	r1, r8
 80096d6:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 80096da:	4641      	mov	r1, r8
 80096dc:	008a      	lsls	r2, r1, #2
 80096de:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	; 0x80
 80096e2:	f7f7 f9cb 	bl	8000a7c <__aeabi_uldivmod>
 80096e6:	4602      	mov	r2, r0
 80096e8:	460b      	mov	r3, r1
 80096ea:	4b39      	ldr	r3, [pc, #228]	; (80097d0 <UART_SetConfig+0x4e4>)
 80096ec:	fba3 1302 	umull	r1, r3, r3, r2
 80096f0:	095b      	lsrs	r3, r3, #5
 80096f2:	2164      	movs	r1, #100	; 0x64
 80096f4:	fb01 f303 	mul.w	r3, r1, r3
 80096f8:	1ad3      	subs	r3, r2, r3
 80096fa:	011b      	lsls	r3, r3, #4
 80096fc:	3332      	adds	r3, #50	; 0x32
 80096fe:	4a34      	ldr	r2, [pc, #208]	; (80097d0 <UART_SetConfig+0x4e4>)
 8009700:	fba2 2303 	umull	r2, r3, r2, r3
 8009704:	095b      	lsrs	r3, r3, #5
 8009706:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 800970a:	441c      	add	r4, r3
 800970c:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8009710:	2200      	movs	r2, #0
 8009712:	673b      	str	r3, [r7, #112]	; 0x70
 8009714:	677a      	str	r2, [r7, #116]	; 0x74
 8009716:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	; 0x70
 800971a:	4642      	mov	r2, r8
 800971c:	464b      	mov	r3, r9
 800971e:	1891      	adds	r1, r2, r2
 8009720:	60b9      	str	r1, [r7, #8]
 8009722:	415b      	adcs	r3, r3
 8009724:	60fb      	str	r3, [r7, #12]
 8009726:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 800972a:	4641      	mov	r1, r8
 800972c:	1851      	adds	r1, r2, r1
 800972e:	6039      	str	r1, [r7, #0]
 8009730:	4649      	mov	r1, r9
 8009732:	414b      	adcs	r3, r1
 8009734:	607b      	str	r3, [r7, #4]
 8009736:	f04f 0200 	mov.w	r2, #0
 800973a:	f04f 0300 	mov.w	r3, #0
 800973e:	e9d7 ab00 	ldrd	sl, fp, [r7]
 8009742:	4659      	mov	r1, fp
 8009744:	00cb      	lsls	r3, r1, #3
 8009746:	4651      	mov	r1, sl
 8009748:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800974c:	4651      	mov	r1, sl
 800974e:	00ca      	lsls	r2, r1, #3
 8009750:	4610      	mov	r0, r2
 8009752:	4619      	mov	r1, r3
 8009754:	4603      	mov	r3, r0
 8009756:	4642      	mov	r2, r8
 8009758:	189b      	adds	r3, r3, r2
 800975a:	66bb      	str	r3, [r7, #104]	; 0x68
 800975c:	464b      	mov	r3, r9
 800975e:	460a      	mov	r2, r1
 8009760:	eb42 0303 	adc.w	r3, r2, r3
 8009764:	66fb      	str	r3, [r7, #108]	; 0x6c
 8009766:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800976a:	685b      	ldr	r3, [r3, #4]
 800976c:	2200      	movs	r2, #0
 800976e:	663b      	str	r3, [r7, #96]	; 0x60
 8009770:	667a      	str	r2, [r7, #100]	; 0x64
 8009772:	f04f 0200 	mov.w	r2, #0
 8009776:	f04f 0300 	mov.w	r3, #0
 800977a:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	; 0x60
 800977e:	4649      	mov	r1, r9
 8009780:	008b      	lsls	r3, r1, #2
 8009782:	4641      	mov	r1, r8
 8009784:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8009788:	4641      	mov	r1, r8
 800978a:	008a      	lsls	r2, r1, #2
 800978c:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	; 0x68
 8009790:	f7f7 f974 	bl	8000a7c <__aeabi_uldivmod>
 8009794:	4602      	mov	r2, r0
 8009796:	460b      	mov	r3, r1
 8009798:	4b0d      	ldr	r3, [pc, #52]	; (80097d0 <UART_SetConfig+0x4e4>)
 800979a:	fba3 1302 	umull	r1, r3, r3, r2
 800979e:	095b      	lsrs	r3, r3, #5
 80097a0:	2164      	movs	r1, #100	; 0x64
 80097a2:	fb01 f303 	mul.w	r3, r1, r3
 80097a6:	1ad3      	subs	r3, r2, r3
 80097a8:	011b      	lsls	r3, r3, #4
 80097aa:	3332      	adds	r3, #50	; 0x32
 80097ac:	4a08      	ldr	r2, [pc, #32]	; (80097d0 <UART_SetConfig+0x4e4>)
 80097ae:	fba2 2303 	umull	r2, r3, r2, r3
 80097b2:	095b      	lsrs	r3, r3, #5
 80097b4:	f003 020f 	and.w	r2, r3, #15
 80097b8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80097bc:	681b      	ldr	r3, [r3, #0]
 80097be:	4422      	add	r2, r4
 80097c0:	609a      	str	r2, [r3, #8]
}
 80097c2:	bf00      	nop
 80097c4:	f507 7780 	add.w	r7, r7, #256	; 0x100
 80097c8:	46bd      	mov	sp, r7
 80097ca:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80097ce:	bf00      	nop
 80097d0:	51eb851f 	.word	0x51eb851f

080097d4 <USB_CoreInit>:
  * @param  cfg pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_CoreInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 80097d4:	b084      	sub	sp, #16
 80097d6:	b580      	push	{r7, lr}
 80097d8:	b084      	sub	sp, #16
 80097da:	af00      	add	r7, sp, #0
 80097dc:	6078      	str	r0, [r7, #4]
 80097de:	f107 001c 	add.w	r0, r7, #28
 80097e2:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret;
  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 80097e6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80097e8:	2b01      	cmp	r3, #1
 80097ea:	d122      	bne.n	8009832 <USB_CoreInit+0x5e>
  {
    USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 80097ec:	687b      	ldr	r3, [r7, #4]
 80097ee:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80097f0:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 80097f4:	687b      	ldr	r3, [r7, #4]
 80097f6:	639a      	str	r2, [r3, #56]	; 0x38

    /* Init The ULPI Interface */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_TSDPS | USB_OTG_GUSBCFG_ULPIFSLS | USB_OTG_GUSBCFG_PHYSEL);
 80097f8:	687b      	ldr	r3, [r7, #4]
 80097fa:	68db      	ldr	r3, [r3, #12]
 80097fc:	f423 0384 	bic.w	r3, r3, #4325376	; 0x420000
 8009800:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8009804:	687a      	ldr	r2, [r7, #4]
 8009806:	60d3      	str	r3, [r2, #12]

    /* Select vbus source */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_ULPIEVBUSD | USB_OTG_GUSBCFG_ULPIEVBUSI);
 8009808:	687b      	ldr	r3, [r7, #4]
 800980a:	68db      	ldr	r3, [r3, #12]
 800980c:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 8009810:	687b      	ldr	r3, [r7, #4]
 8009812:	60da      	str	r2, [r3, #12]
    if (cfg.use_external_vbus == 1U)
 8009814:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8009816:	2b01      	cmp	r3, #1
 8009818:	d105      	bne.n	8009826 <USB_CoreInit+0x52>
    {
      USBx->GUSBCFG |= USB_OTG_GUSBCFG_ULPIEVBUSD;
 800981a:	687b      	ldr	r3, [r7, #4]
 800981c:	68db      	ldr	r3, [r3, #12]
 800981e:	f443 1280 	orr.w	r2, r3, #1048576	; 0x100000
 8009822:	687b      	ldr	r3, [r7, #4]
 8009824:	60da      	str	r2, [r3, #12]
    }

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 8009826:	6878      	ldr	r0, [r7, #4]
 8009828:	f000 faa2 	bl	8009d70 <USB_CoreReset>
 800982c:	4603      	mov	r3, r0
 800982e:	73fb      	strb	r3, [r7, #15]
 8009830:	e01a      	b.n	8009868 <USB_CoreInit+0x94>
  }
  else /* FS interface (embedded Phy) */
  {
    /* Select FS Embedded PHY */
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_PHYSEL;
 8009832:	687b      	ldr	r3, [r7, #4]
 8009834:	68db      	ldr	r3, [r3, #12]
 8009836:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 800983a:	687b      	ldr	r3, [r7, #4]
 800983c:	60da      	str	r2, [r3, #12]

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 800983e:	6878      	ldr	r0, [r7, #4]
 8009840:	f000 fa96 	bl	8009d70 <USB_CoreReset>
 8009844:	4603      	mov	r3, r0
 8009846:	73fb      	strb	r3, [r7, #15]

    if (cfg.battery_charging_enable == 0U)
 8009848:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800984a:	2b00      	cmp	r3, #0
 800984c:	d106      	bne.n	800985c <USB_CoreInit+0x88>
    {
      /* Activate the USB Transceiver */
      USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 800984e:	687b      	ldr	r3, [r7, #4]
 8009850:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8009852:	f443 3280 	orr.w	r2, r3, #65536	; 0x10000
 8009856:	687b      	ldr	r3, [r7, #4]
 8009858:	639a      	str	r2, [r3, #56]	; 0x38
 800985a:	e005      	b.n	8009868 <USB_CoreInit+0x94>
    }
    else
    {
      /* Deactivate the USB Transceiver */
      USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 800985c:	687b      	ldr	r3, [r7, #4]
 800985e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8009860:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 8009864:	687b      	ldr	r3, [r7, #4]
 8009866:	639a      	str	r2, [r3, #56]	; 0x38
    }
  }

  if (cfg.dma_enable == 1U)
 8009868:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800986a:	2b01      	cmp	r3, #1
 800986c:	d10b      	bne.n	8009886 <USB_CoreInit+0xb2>
  {
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_HBSTLEN_2;
 800986e:	687b      	ldr	r3, [r7, #4]
 8009870:	689b      	ldr	r3, [r3, #8]
 8009872:	f043 0206 	orr.w	r2, r3, #6
 8009876:	687b      	ldr	r3, [r7, #4]
 8009878:	609a      	str	r2, [r3, #8]
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_DMAEN;
 800987a:	687b      	ldr	r3, [r7, #4]
 800987c:	689b      	ldr	r3, [r3, #8]
 800987e:	f043 0220 	orr.w	r2, r3, #32
 8009882:	687b      	ldr	r3, [r7, #4]
 8009884:	609a      	str	r2, [r3, #8]
  }

  return ret;
 8009886:	7bfb      	ldrb	r3, [r7, #15]
}
 8009888:	4618      	mov	r0, r3
 800988a:	3710      	adds	r7, #16
 800988c:	46bd      	mov	sp, r7
 800988e:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8009892:	b004      	add	sp, #16
 8009894:	4770      	bx	lr

08009896 <USB_DisableGlobalInt>:
  *         Disable the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DisableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 8009896:	b480      	push	{r7}
 8009898:	b083      	sub	sp, #12
 800989a:	af00      	add	r7, sp, #0
 800989c:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG &= ~USB_OTG_GAHBCFG_GINT;
 800989e:	687b      	ldr	r3, [r7, #4]
 80098a0:	689b      	ldr	r3, [r3, #8]
 80098a2:	f023 0201 	bic.w	r2, r3, #1
 80098a6:	687b      	ldr	r3, [r7, #4]
 80098a8:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 80098aa:	2300      	movs	r3, #0
}
 80098ac:	4618      	mov	r0, r3
 80098ae:	370c      	adds	r7, #12
 80098b0:	46bd      	mov	sp, r7
 80098b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80098b6:	4770      	bx	lr

080098b8 <USB_SetCurrentMode>:
  *            @arg USB_DEVICE_MODE Peripheral mode
  *            @arg USB_HOST_MODE Host mode
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetCurrentMode(USB_OTG_GlobalTypeDef *USBx, USB_OTG_ModeTypeDef mode)
{
 80098b8:	b580      	push	{r7, lr}
 80098ba:	b084      	sub	sp, #16
 80098bc:	af00      	add	r7, sp, #0
 80098be:	6078      	str	r0, [r7, #4]
 80098c0:	460b      	mov	r3, r1
 80098c2:	70fb      	strb	r3, [r7, #3]
  uint32_t ms = 0U;
 80098c4:	2300      	movs	r3, #0
 80098c6:	60fb      	str	r3, [r7, #12]

  USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_FHMOD | USB_OTG_GUSBCFG_FDMOD);
 80098c8:	687b      	ldr	r3, [r7, #4]
 80098ca:	68db      	ldr	r3, [r3, #12]
 80098cc:	f023 42c0 	bic.w	r2, r3, #1610612736	; 0x60000000
 80098d0:	687b      	ldr	r3, [r7, #4]
 80098d2:	60da      	str	r2, [r3, #12]

  if (mode == USB_HOST_MODE)
 80098d4:	78fb      	ldrb	r3, [r7, #3]
 80098d6:	2b01      	cmp	r3, #1
 80098d8:	d115      	bne.n	8009906 <USB_SetCurrentMode+0x4e>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FHMOD;
 80098da:	687b      	ldr	r3, [r7, #4]
 80098dc:	68db      	ldr	r3, [r3, #12]
 80098de:	f043 5200 	orr.w	r2, r3, #536870912	; 0x20000000
 80098e2:	687b      	ldr	r3, [r7, #4]
 80098e4:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(1U);
 80098e6:	2001      	movs	r0, #1
 80098e8:	f7fa fc34 	bl	8004154 <HAL_Delay>
      ms++;
 80098ec:	68fb      	ldr	r3, [r7, #12]
 80098ee:	3301      	adds	r3, #1
 80098f0:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_HOST_MODE) && (ms < 50U));
 80098f2:	6878      	ldr	r0, [r7, #4]
 80098f4:	f000 fa2e 	bl	8009d54 <USB_GetMode>
 80098f8:	4603      	mov	r3, r0
 80098fa:	2b01      	cmp	r3, #1
 80098fc:	d01e      	beq.n	800993c <USB_SetCurrentMode+0x84>
 80098fe:	68fb      	ldr	r3, [r7, #12]
 8009900:	2b31      	cmp	r3, #49	; 0x31
 8009902:	d9f0      	bls.n	80098e6 <USB_SetCurrentMode+0x2e>
 8009904:	e01a      	b.n	800993c <USB_SetCurrentMode+0x84>
  }
  else if (mode == USB_DEVICE_MODE)
 8009906:	78fb      	ldrb	r3, [r7, #3]
 8009908:	2b00      	cmp	r3, #0
 800990a:	d115      	bne.n	8009938 <USB_SetCurrentMode+0x80>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FDMOD;
 800990c:	687b      	ldr	r3, [r7, #4]
 800990e:	68db      	ldr	r3, [r3, #12]
 8009910:	f043 4280 	orr.w	r2, r3, #1073741824	; 0x40000000
 8009914:	687b      	ldr	r3, [r7, #4]
 8009916:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(1U);
 8009918:	2001      	movs	r0, #1
 800991a:	f7fa fc1b 	bl	8004154 <HAL_Delay>
      ms++;
 800991e:	68fb      	ldr	r3, [r7, #12]
 8009920:	3301      	adds	r3, #1
 8009922:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_DEVICE_MODE) && (ms < 50U));
 8009924:	6878      	ldr	r0, [r7, #4]
 8009926:	f000 fa15 	bl	8009d54 <USB_GetMode>
 800992a:	4603      	mov	r3, r0
 800992c:	2b00      	cmp	r3, #0
 800992e:	d005      	beq.n	800993c <USB_SetCurrentMode+0x84>
 8009930:	68fb      	ldr	r3, [r7, #12]
 8009932:	2b31      	cmp	r3, #49	; 0x31
 8009934:	d9f0      	bls.n	8009918 <USB_SetCurrentMode+0x60>
 8009936:	e001      	b.n	800993c <USB_SetCurrentMode+0x84>
  }
  else
  {
    return HAL_ERROR;
 8009938:	2301      	movs	r3, #1
 800993a:	e005      	b.n	8009948 <USB_SetCurrentMode+0x90>
  }

  if (ms == 50U)
 800993c:	68fb      	ldr	r3, [r7, #12]
 800993e:	2b32      	cmp	r3, #50	; 0x32
 8009940:	d101      	bne.n	8009946 <USB_SetCurrentMode+0x8e>
  {
    return HAL_ERROR;
 8009942:	2301      	movs	r3, #1
 8009944:	e000      	b.n	8009948 <USB_SetCurrentMode+0x90>
  }

  return HAL_OK;
 8009946:	2300      	movs	r3, #0
}
 8009948:	4618      	mov	r0, r3
 800994a:	3710      	adds	r7, #16
 800994c:	46bd      	mov	sp, r7
 800994e:	bd80      	pop	{r7, pc}

08009950 <USB_DevInit>:
  * @param  cfg   pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 8009950:	b084      	sub	sp, #16
 8009952:	b580      	push	{r7, lr}
 8009954:	b086      	sub	sp, #24
 8009956:	af00      	add	r7, sp, #0
 8009958:	6078      	str	r0, [r7, #4]
 800995a:	f107 0024 	add.w	r0, r7, #36	; 0x24
 800995e:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret = HAL_OK;
 8009962:	2300      	movs	r3, #0
 8009964:	75fb      	strb	r3, [r7, #23]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8009966:	687b      	ldr	r3, [r7, #4]
 8009968:	60fb      	str	r3, [r7, #12]
  uint32_t i;

  for (i = 0U; i < 15U; i++)
 800996a:	2300      	movs	r3, #0
 800996c:	613b      	str	r3, [r7, #16]
 800996e:	e009      	b.n	8009984 <USB_DevInit+0x34>
  {
    USBx->DIEPTXF[i] = 0U;
 8009970:	687a      	ldr	r2, [r7, #4]
 8009972:	693b      	ldr	r3, [r7, #16]
 8009974:	3340      	adds	r3, #64	; 0x40
 8009976:	009b      	lsls	r3, r3, #2
 8009978:	4413      	add	r3, r2
 800997a:	2200      	movs	r2, #0
 800997c:	605a      	str	r2, [r3, #4]
  for (i = 0U; i < 15U; i++)
 800997e:	693b      	ldr	r3, [r7, #16]
 8009980:	3301      	adds	r3, #1
 8009982:	613b      	str	r3, [r7, #16]
 8009984:	693b      	ldr	r3, [r7, #16]
 8009986:	2b0e      	cmp	r3, #14
 8009988:	d9f2      	bls.n	8009970 <USB_DevInit+0x20>
    /* Enable HW VBUS sensing */
    USBx->GCCFG |= USB_OTG_GCCFG_VBDEN;
  }
#else
  /* VBUS Sensing setup */
  if (cfg.vbus_sensing_enable == 0U)
 800998a:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800998c:	2b00      	cmp	r3, #0
 800998e:	d11c      	bne.n	80099ca <USB_DevInit+0x7a>
  {
    /*
     * Disable HW VBUS sensing. VBUS is internally considered to be always
     * at VBUS-Valid level (5V).
     */
    USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 8009990:	68fb      	ldr	r3, [r7, #12]
 8009992:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8009996:	685b      	ldr	r3, [r3, #4]
 8009998:	68fa      	ldr	r2, [r7, #12]
 800999a:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 800999e:	f043 0302 	orr.w	r3, r3, #2
 80099a2:	6053      	str	r3, [r2, #4]
    USBx->GCCFG |= USB_OTG_GCCFG_NOVBUSSENS;
 80099a4:	687b      	ldr	r3, [r7, #4]
 80099a6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80099a8:	f443 1200 	orr.w	r2, r3, #2097152	; 0x200000
 80099ac:	687b      	ldr	r3, [r7, #4]
 80099ae:	639a      	str	r2, [r3, #56]	; 0x38
    USBx->GCCFG &= ~USB_OTG_GCCFG_VBUSBSEN;
 80099b0:	687b      	ldr	r3, [r7, #4]
 80099b2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80099b4:	f423 2200 	bic.w	r2, r3, #524288	; 0x80000
 80099b8:	687b      	ldr	r3, [r7, #4]
 80099ba:	639a      	str	r2, [r3, #56]	; 0x38
    USBx->GCCFG &= ~USB_OTG_GCCFG_VBUSASEN;
 80099bc:	687b      	ldr	r3, [r7, #4]
 80099be:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80099c0:	f423 2280 	bic.w	r2, r3, #262144	; 0x40000
 80099c4:	687b      	ldr	r3, [r7, #4]
 80099c6:	639a      	str	r2, [r3, #56]	; 0x38
 80099c8:	e00b      	b.n	80099e2 <USB_DevInit+0x92>
  }
  else
  {
    /* Enable HW VBUS sensing */
    USBx->GCCFG &= ~USB_OTG_GCCFG_NOVBUSSENS;
 80099ca:	687b      	ldr	r3, [r7, #4]
 80099cc:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80099ce:	f423 1200 	bic.w	r2, r3, #2097152	; 0x200000
 80099d2:	687b      	ldr	r3, [r7, #4]
 80099d4:	639a      	str	r2, [r3, #56]	; 0x38
    USBx->GCCFG |= USB_OTG_GCCFG_VBUSBSEN;
 80099d6:	687b      	ldr	r3, [r7, #4]
 80099d8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80099da:	f443 2200 	orr.w	r2, r3, #524288	; 0x80000
 80099de:	687b      	ldr	r3, [r7, #4]
 80099e0:	639a      	str	r2, [r3, #56]	; 0x38
  }
#endif /* defined(STM32F446xx) || defined(STM32F469xx) || defined(STM32F479xx) || defined(STM32F412Zx) || defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) || defined(STM32F423xx) */

  /* Restart the Phy Clock */
  USBx_PCGCCTL = 0U;
 80099e2:	68fb      	ldr	r3, [r7, #12]
 80099e4:	f503 6360 	add.w	r3, r3, #3584	; 0xe00
 80099e8:	461a      	mov	r2, r3
 80099ea:	2300      	movs	r3, #0
 80099ec:	6013      	str	r3, [r2, #0]

  /* Device mode configuration */
  USBx_DEVICE->DCFG |= DCFG_FRAME_INTERVAL_80;
 80099ee:	68fb      	ldr	r3, [r7, #12]
 80099f0:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80099f4:	4619      	mov	r1, r3
 80099f6:	68fb      	ldr	r3, [r7, #12]
 80099f8:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80099fc:	461a      	mov	r2, r3
 80099fe:	680b      	ldr	r3, [r1, #0]
 8009a00:	6013      	str	r3, [r2, #0]

  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 8009a02:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009a04:	2b01      	cmp	r3, #1
 8009a06:	d10c      	bne.n	8009a22 <USB_DevInit+0xd2>
  {
    if (cfg.speed == USBD_HS_SPEED)
 8009a08:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8009a0a:	2b00      	cmp	r3, #0
 8009a0c:	d104      	bne.n	8009a18 <USB_DevInit+0xc8>
    {
      /* Set Core speed to High speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH);
 8009a0e:	2100      	movs	r1, #0
 8009a10:	6878      	ldr	r0, [r7, #4]
 8009a12:	f000 f965 	bl	8009ce0 <USB_SetDevSpeed>
 8009a16:	e008      	b.n	8009a2a <USB_DevInit+0xda>
    }
    else
    {
      /* Set Core speed to Full speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH_IN_FULL);
 8009a18:	2101      	movs	r1, #1
 8009a1a:	6878      	ldr	r0, [r7, #4]
 8009a1c:	f000 f960 	bl	8009ce0 <USB_SetDevSpeed>
 8009a20:	e003      	b.n	8009a2a <USB_DevInit+0xda>
    }
  }
  else
  {
    /* Set Core speed to Full speed mode */
    (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_FULL);
 8009a22:	2103      	movs	r1, #3
 8009a24:	6878      	ldr	r0, [r7, #4]
 8009a26:	f000 f95b 	bl	8009ce0 <USB_SetDevSpeed>
  }

  /* Flush the FIFOs */
  if (USB_FlushTxFifo(USBx, 0x10U) != HAL_OK) /* all Tx FIFOs */
 8009a2a:	2110      	movs	r1, #16
 8009a2c:	6878      	ldr	r0, [r7, #4]
 8009a2e:	f000 f8f3 	bl	8009c18 <USB_FlushTxFifo>
 8009a32:	4603      	mov	r3, r0
 8009a34:	2b00      	cmp	r3, #0
 8009a36:	d001      	beq.n	8009a3c <USB_DevInit+0xec>
  {
    ret = HAL_ERROR;
 8009a38:	2301      	movs	r3, #1
 8009a3a:	75fb      	strb	r3, [r7, #23]
  }

  if (USB_FlushRxFifo(USBx) != HAL_OK)
 8009a3c:	6878      	ldr	r0, [r7, #4]
 8009a3e:	f000 f91f 	bl	8009c80 <USB_FlushRxFifo>
 8009a42:	4603      	mov	r3, r0
 8009a44:	2b00      	cmp	r3, #0
 8009a46:	d001      	beq.n	8009a4c <USB_DevInit+0xfc>
  {
    ret = HAL_ERROR;
 8009a48:	2301      	movs	r3, #1
 8009a4a:	75fb      	strb	r3, [r7, #23]
  }

  /* Clear all pending Device Interrupts */
  USBx_DEVICE->DIEPMSK = 0U;
 8009a4c:	68fb      	ldr	r3, [r7, #12]
 8009a4e:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8009a52:	461a      	mov	r2, r3
 8009a54:	2300      	movs	r3, #0
 8009a56:	6113      	str	r3, [r2, #16]
  USBx_DEVICE->DOEPMSK = 0U;
 8009a58:	68fb      	ldr	r3, [r7, #12]
 8009a5a:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8009a5e:	461a      	mov	r2, r3
 8009a60:	2300      	movs	r3, #0
 8009a62:	6153      	str	r3, [r2, #20]
  USBx_DEVICE->DAINTMSK = 0U;
 8009a64:	68fb      	ldr	r3, [r7, #12]
 8009a66:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8009a6a:	461a      	mov	r2, r3
 8009a6c:	2300      	movs	r3, #0
 8009a6e:	61d3      	str	r3, [r2, #28]

  for (i = 0U; i < cfg.dev_endpoints; i++)
 8009a70:	2300      	movs	r3, #0
 8009a72:	613b      	str	r3, [r7, #16]
 8009a74:	e043      	b.n	8009afe <USB_DevInit+0x1ae>
  {
    if ((USBx_INEP(i)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 8009a76:	693b      	ldr	r3, [r7, #16]
 8009a78:	015a      	lsls	r2, r3, #5
 8009a7a:	68fb      	ldr	r3, [r7, #12]
 8009a7c:	4413      	add	r3, r2
 8009a7e:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8009a82:	681b      	ldr	r3, [r3, #0]
 8009a84:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 8009a88:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8009a8c:	d118      	bne.n	8009ac0 <USB_DevInit+0x170>
    {
      if (i == 0U)
 8009a8e:	693b      	ldr	r3, [r7, #16]
 8009a90:	2b00      	cmp	r3, #0
 8009a92:	d10a      	bne.n	8009aaa <USB_DevInit+0x15a>
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_SNAK;
 8009a94:	693b      	ldr	r3, [r7, #16]
 8009a96:	015a      	lsls	r2, r3, #5
 8009a98:	68fb      	ldr	r3, [r7, #12]
 8009a9a:	4413      	add	r3, r2
 8009a9c:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8009aa0:	461a      	mov	r2, r3
 8009aa2:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 8009aa6:	6013      	str	r3, [r2, #0]
 8009aa8:	e013      	b.n	8009ad2 <USB_DevInit+0x182>
      }
      else
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_EPDIS | USB_OTG_DIEPCTL_SNAK;
 8009aaa:	693b      	ldr	r3, [r7, #16]
 8009aac:	015a      	lsls	r2, r3, #5
 8009aae:	68fb      	ldr	r3, [r7, #12]
 8009ab0:	4413      	add	r3, r2
 8009ab2:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8009ab6:	461a      	mov	r2, r3
 8009ab8:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 8009abc:	6013      	str	r3, [r2, #0]
 8009abe:	e008      	b.n	8009ad2 <USB_DevInit+0x182>
      }
    }
    else
    {
      USBx_INEP(i)->DIEPCTL = 0U;
 8009ac0:	693b      	ldr	r3, [r7, #16]
 8009ac2:	015a      	lsls	r2, r3, #5
 8009ac4:	68fb      	ldr	r3, [r7, #12]
 8009ac6:	4413      	add	r3, r2
 8009ac8:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8009acc:	461a      	mov	r2, r3
 8009ace:	2300      	movs	r3, #0
 8009ad0:	6013      	str	r3, [r2, #0]
    }

    USBx_INEP(i)->DIEPTSIZ = 0U;
 8009ad2:	693b      	ldr	r3, [r7, #16]
 8009ad4:	015a      	lsls	r2, r3, #5
 8009ad6:	68fb      	ldr	r3, [r7, #12]
 8009ad8:	4413      	add	r3, r2
 8009ada:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8009ade:	461a      	mov	r2, r3
 8009ae0:	2300      	movs	r3, #0
 8009ae2:	6113      	str	r3, [r2, #16]
    USBx_INEP(i)->DIEPINT  = 0xFB7FU;
 8009ae4:	693b      	ldr	r3, [r7, #16]
 8009ae6:	015a      	lsls	r2, r3, #5
 8009ae8:	68fb      	ldr	r3, [r7, #12]
 8009aea:	4413      	add	r3, r2
 8009aec:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8009af0:	461a      	mov	r2, r3
 8009af2:	f64f 337f 	movw	r3, #64383	; 0xfb7f
 8009af6:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 8009af8:	693b      	ldr	r3, [r7, #16]
 8009afa:	3301      	adds	r3, #1
 8009afc:	613b      	str	r3, [r7, #16]
 8009afe:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009b00:	693a      	ldr	r2, [r7, #16]
 8009b02:	429a      	cmp	r2, r3
 8009b04:	d3b7      	bcc.n	8009a76 <USB_DevInit+0x126>
  }

  for (i = 0U; i < cfg.dev_endpoints; i++)
 8009b06:	2300      	movs	r3, #0
 8009b08:	613b      	str	r3, [r7, #16]
 8009b0a:	e043      	b.n	8009b94 <USB_DevInit+0x244>
  {
    if ((USBx_OUTEP(i)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 8009b0c:	693b      	ldr	r3, [r7, #16]
 8009b0e:	015a      	lsls	r2, r3, #5
 8009b10:	68fb      	ldr	r3, [r7, #12]
 8009b12:	4413      	add	r3, r2
 8009b14:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8009b18:	681b      	ldr	r3, [r3, #0]
 8009b1a:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 8009b1e:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8009b22:	d118      	bne.n	8009b56 <USB_DevInit+0x206>
    {
      if (i == 0U)
 8009b24:	693b      	ldr	r3, [r7, #16]
 8009b26:	2b00      	cmp	r3, #0
 8009b28:	d10a      	bne.n	8009b40 <USB_DevInit+0x1f0>
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_SNAK;
 8009b2a:	693b      	ldr	r3, [r7, #16]
 8009b2c:	015a      	lsls	r2, r3, #5
 8009b2e:	68fb      	ldr	r3, [r7, #12]
 8009b30:	4413      	add	r3, r2
 8009b32:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8009b36:	461a      	mov	r2, r3
 8009b38:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 8009b3c:	6013      	str	r3, [r2, #0]
 8009b3e:	e013      	b.n	8009b68 <USB_DevInit+0x218>
      }
      else
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_EPDIS | USB_OTG_DOEPCTL_SNAK;
 8009b40:	693b      	ldr	r3, [r7, #16]
 8009b42:	015a      	lsls	r2, r3, #5
 8009b44:	68fb      	ldr	r3, [r7, #12]
 8009b46:	4413      	add	r3, r2
 8009b48:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8009b4c:	461a      	mov	r2, r3
 8009b4e:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 8009b52:	6013      	str	r3, [r2, #0]
 8009b54:	e008      	b.n	8009b68 <USB_DevInit+0x218>
      }
    }
    else
    {
      USBx_OUTEP(i)->DOEPCTL = 0U;
 8009b56:	693b      	ldr	r3, [r7, #16]
 8009b58:	015a      	lsls	r2, r3, #5
 8009b5a:	68fb      	ldr	r3, [r7, #12]
 8009b5c:	4413      	add	r3, r2
 8009b5e:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8009b62:	461a      	mov	r2, r3
 8009b64:	2300      	movs	r3, #0
 8009b66:	6013      	str	r3, [r2, #0]
    }

    USBx_OUTEP(i)->DOEPTSIZ = 0U;
 8009b68:	693b      	ldr	r3, [r7, #16]
 8009b6a:	015a      	lsls	r2, r3, #5
 8009b6c:	68fb      	ldr	r3, [r7, #12]
 8009b6e:	4413      	add	r3, r2
 8009b70:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8009b74:	461a      	mov	r2, r3
 8009b76:	2300      	movs	r3, #0
 8009b78:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(i)->DOEPINT  = 0xFB7FU;
 8009b7a:	693b      	ldr	r3, [r7, #16]
 8009b7c:	015a      	lsls	r2, r3, #5
 8009b7e:	68fb      	ldr	r3, [r7, #12]
 8009b80:	4413      	add	r3, r2
 8009b82:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8009b86:	461a      	mov	r2, r3
 8009b88:	f64f 337f 	movw	r3, #64383	; 0xfb7f
 8009b8c:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 8009b8e:	693b      	ldr	r3, [r7, #16]
 8009b90:	3301      	adds	r3, #1
 8009b92:	613b      	str	r3, [r7, #16]
 8009b94:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009b96:	693a      	ldr	r2, [r7, #16]
 8009b98:	429a      	cmp	r2, r3
 8009b9a:	d3b7      	bcc.n	8009b0c <USB_DevInit+0x1bc>
  }

  USBx_DEVICE->DIEPMSK &= ~(USB_OTG_DIEPMSK_TXFURM);
 8009b9c:	68fb      	ldr	r3, [r7, #12]
 8009b9e:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8009ba2:	691b      	ldr	r3, [r3, #16]
 8009ba4:	68fa      	ldr	r2, [r7, #12]
 8009ba6:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8009baa:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8009bae:	6113      	str	r3, [r2, #16]

  /* Disable all interrupts. */
  USBx->GINTMSK = 0U;
 8009bb0:	687b      	ldr	r3, [r7, #4]
 8009bb2:	2200      	movs	r2, #0
 8009bb4:	619a      	str	r2, [r3, #24]

  /* Clear any pending interrupts */
  USBx->GINTSTS = 0xBFFFFFFFU;
 8009bb6:	687b      	ldr	r3, [r7, #4]
 8009bb8:	f06f 4280 	mvn.w	r2, #1073741824	; 0x40000000
 8009bbc:	615a      	str	r2, [r3, #20]

  /* Enable the common interrupts */
  if (cfg.dma_enable == 0U)
 8009bbe:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009bc0:	2b00      	cmp	r3, #0
 8009bc2:	d105      	bne.n	8009bd0 <USB_DevInit+0x280>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_RXFLVLM;
 8009bc4:	687b      	ldr	r3, [r7, #4]
 8009bc6:	699b      	ldr	r3, [r3, #24]
 8009bc8:	f043 0210 	orr.w	r2, r3, #16
 8009bcc:	687b      	ldr	r3, [r7, #4]
 8009bce:	619a      	str	r2, [r3, #24]
  }

  /* Enable interrupts matching to the Device mode ONLY */
  USBx->GINTMSK |= USB_OTG_GINTMSK_USBSUSPM | USB_OTG_GINTMSK_USBRST |
 8009bd0:	687b      	ldr	r3, [r7, #4]
 8009bd2:	699a      	ldr	r2, [r3, #24]
 8009bd4:	4b0f      	ldr	r3, [pc, #60]	; (8009c14 <USB_DevInit+0x2c4>)
 8009bd6:	4313      	orrs	r3, r2
 8009bd8:	687a      	ldr	r2, [r7, #4]
 8009bda:	6193      	str	r3, [r2, #24]
                   USB_OTG_GINTMSK_ENUMDNEM | USB_OTG_GINTMSK_IEPINT |
                   USB_OTG_GINTMSK_OEPINT   | USB_OTG_GINTMSK_IISOIXFRM |
                   USB_OTG_GINTMSK_PXFRM_IISOOXFRM | USB_OTG_GINTMSK_WUIM;

  if (cfg.Sof_enable != 0U)
 8009bdc:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8009bde:	2b00      	cmp	r3, #0
 8009be0:	d005      	beq.n	8009bee <USB_DevInit+0x29e>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_SOFM;
 8009be2:	687b      	ldr	r3, [r7, #4]
 8009be4:	699b      	ldr	r3, [r3, #24]
 8009be6:	f043 0208 	orr.w	r2, r3, #8
 8009bea:	687b      	ldr	r3, [r7, #4]
 8009bec:	619a      	str	r2, [r3, #24]
  }

  if (cfg.vbus_sensing_enable == 1U)
 8009bee:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8009bf0:	2b01      	cmp	r3, #1
 8009bf2:	d107      	bne.n	8009c04 <USB_DevInit+0x2b4>
  {
    USBx->GINTMSK |= (USB_OTG_GINTMSK_SRQIM | USB_OTG_GINTMSK_OTGINT);
 8009bf4:	687b      	ldr	r3, [r7, #4]
 8009bf6:	699b      	ldr	r3, [r3, #24]
 8009bf8:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 8009bfc:	f043 0304 	orr.w	r3, r3, #4
 8009c00:	687a      	ldr	r2, [r7, #4]
 8009c02:	6193      	str	r3, [r2, #24]
  }

  return ret;
 8009c04:	7dfb      	ldrb	r3, [r7, #23]
}
 8009c06:	4618      	mov	r0, r3
 8009c08:	3718      	adds	r7, #24
 8009c0a:	46bd      	mov	sp, r7
 8009c0c:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8009c10:	b004      	add	sp, #16
 8009c12:	4770      	bx	lr
 8009c14:	803c3800 	.word	0x803c3800

08009c18 <USB_FlushTxFifo>:
  *         This parameter can be a value from 1 to 15
            15 means Flush all Tx FIFOs
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushTxFifo(USB_OTG_GlobalTypeDef *USBx, uint32_t num)
{
 8009c18:	b480      	push	{r7}
 8009c1a:	b085      	sub	sp, #20
 8009c1c:	af00      	add	r7, sp, #0
 8009c1e:	6078      	str	r0, [r7, #4]
 8009c20:	6039      	str	r1, [r7, #0]
  __IO uint32_t count = 0U;
 8009c22:	2300      	movs	r3, #0
 8009c24:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 8009c26:	68fb      	ldr	r3, [r7, #12]
 8009c28:	3301      	adds	r3, #1
 8009c2a:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 8009c2c:	68fb      	ldr	r3, [r7, #12]
 8009c2e:	4a13      	ldr	r2, [pc, #76]	; (8009c7c <USB_FlushTxFifo+0x64>)
 8009c30:	4293      	cmp	r3, r2
 8009c32:	d901      	bls.n	8009c38 <USB_FlushTxFifo+0x20>
    {
      return HAL_TIMEOUT;
 8009c34:	2303      	movs	r3, #3
 8009c36:	e01b      	b.n	8009c70 <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 8009c38:	687b      	ldr	r3, [r7, #4]
 8009c3a:	691b      	ldr	r3, [r3, #16]
 8009c3c:	2b00      	cmp	r3, #0
 8009c3e:	daf2      	bge.n	8009c26 <USB_FlushTxFifo+0xe>

  /* Flush TX Fifo */
  count = 0U;
 8009c40:	2300      	movs	r3, #0
 8009c42:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = (USB_OTG_GRSTCTL_TXFFLSH | (num << 6));
 8009c44:	683b      	ldr	r3, [r7, #0]
 8009c46:	019b      	lsls	r3, r3, #6
 8009c48:	f043 0220 	orr.w	r2, r3, #32
 8009c4c:	687b      	ldr	r3, [r7, #4]
 8009c4e:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 8009c50:	68fb      	ldr	r3, [r7, #12]
 8009c52:	3301      	adds	r3, #1
 8009c54:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 8009c56:	68fb      	ldr	r3, [r7, #12]
 8009c58:	4a08      	ldr	r2, [pc, #32]	; (8009c7c <USB_FlushTxFifo+0x64>)
 8009c5a:	4293      	cmp	r3, r2
 8009c5c:	d901      	bls.n	8009c62 <USB_FlushTxFifo+0x4a>
    {
      return HAL_TIMEOUT;
 8009c5e:	2303      	movs	r3, #3
 8009c60:	e006      	b.n	8009c70 <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_TXFFLSH) == USB_OTG_GRSTCTL_TXFFLSH);
 8009c62:	687b      	ldr	r3, [r7, #4]
 8009c64:	691b      	ldr	r3, [r3, #16]
 8009c66:	f003 0320 	and.w	r3, r3, #32
 8009c6a:	2b20      	cmp	r3, #32
 8009c6c:	d0f0      	beq.n	8009c50 <USB_FlushTxFifo+0x38>

  return HAL_OK;
 8009c6e:	2300      	movs	r3, #0
}
 8009c70:	4618      	mov	r0, r3
 8009c72:	3714      	adds	r7, #20
 8009c74:	46bd      	mov	sp, r7
 8009c76:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009c7a:	4770      	bx	lr
 8009c7c:	00030d40 	.word	0x00030d40

08009c80 <USB_FlushRxFifo>:
  * @brief  USB_FlushRxFifo  Flush Rx FIFO
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushRxFifo(USB_OTG_GlobalTypeDef *USBx)
{
 8009c80:	b480      	push	{r7}
 8009c82:	b085      	sub	sp, #20
 8009c84:	af00      	add	r7, sp, #0
 8009c86:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 8009c88:	2300      	movs	r3, #0
 8009c8a:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 8009c8c:	68fb      	ldr	r3, [r7, #12]
 8009c8e:	3301      	adds	r3, #1
 8009c90:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 8009c92:	68fb      	ldr	r3, [r7, #12]
 8009c94:	4a11      	ldr	r2, [pc, #68]	; (8009cdc <USB_FlushRxFifo+0x5c>)
 8009c96:	4293      	cmp	r3, r2
 8009c98:	d901      	bls.n	8009c9e <USB_FlushRxFifo+0x1e>
    {
      return HAL_TIMEOUT;
 8009c9a:	2303      	movs	r3, #3
 8009c9c:	e018      	b.n	8009cd0 <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 8009c9e:	687b      	ldr	r3, [r7, #4]
 8009ca0:	691b      	ldr	r3, [r3, #16]
 8009ca2:	2b00      	cmp	r3, #0
 8009ca4:	daf2      	bge.n	8009c8c <USB_FlushRxFifo+0xc>

  /* Flush RX Fifo */
  count = 0U;
 8009ca6:	2300      	movs	r3, #0
 8009ca8:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = USB_OTG_GRSTCTL_RXFFLSH;
 8009caa:	687b      	ldr	r3, [r7, #4]
 8009cac:	2210      	movs	r2, #16
 8009cae:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 8009cb0:	68fb      	ldr	r3, [r7, #12]
 8009cb2:	3301      	adds	r3, #1
 8009cb4:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 8009cb6:	68fb      	ldr	r3, [r7, #12]
 8009cb8:	4a08      	ldr	r2, [pc, #32]	; (8009cdc <USB_FlushRxFifo+0x5c>)
 8009cba:	4293      	cmp	r3, r2
 8009cbc:	d901      	bls.n	8009cc2 <USB_FlushRxFifo+0x42>
    {
      return HAL_TIMEOUT;
 8009cbe:	2303      	movs	r3, #3
 8009cc0:	e006      	b.n	8009cd0 <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_RXFFLSH) == USB_OTG_GRSTCTL_RXFFLSH);
 8009cc2:	687b      	ldr	r3, [r7, #4]
 8009cc4:	691b      	ldr	r3, [r3, #16]
 8009cc6:	f003 0310 	and.w	r3, r3, #16
 8009cca:	2b10      	cmp	r3, #16
 8009ccc:	d0f0      	beq.n	8009cb0 <USB_FlushRxFifo+0x30>

  return HAL_OK;
 8009cce:	2300      	movs	r3, #0
}
 8009cd0:	4618      	mov	r0, r3
 8009cd2:	3714      	adds	r7, #20
 8009cd4:	46bd      	mov	sp, r7
 8009cd6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009cda:	4770      	bx	lr
 8009cdc:	00030d40 	.word	0x00030d40

08009ce0 <USB_SetDevSpeed>:
  *            @arg USB_OTG_SPEED_HIGH_IN_FULL: High speed core in Full Speed mode
  *            @arg USB_OTG_SPEED_FULL: Full speed mode
  * @retval  Hal status
  */
HAL_StatusTypeDef USB_SetDevSpeed(USB_OTG_GlobalTypeDef *USBx, uint8_t speed)
{
 8009ce0:	b480      	push	{r7}
 8009ce2:	b085      	sub	sp, #20
 8009ce4:	af00      	add	r7, sp, #0
 8009ce6:	6078      	str	r0, [r7, #4]
 8009ce8:	460b      	mov	r3, r1
 8009cea:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8009cec:	687b      	ldr	r3, [r7, #4]
 8009cee:	60fb      	str	r3, [r7, #12]

  USBx_DEVICE->DCFG |= speed;
 8009cf0:	68fb      	ldr	r3, [r7, #12]
 8009cf2:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8009cf6:	681a      	ldr	r2, [r3, #0]
 8009cf8:	78fb      	ldrb	r3, [r7, #3]
 8009cfa:	68f9      	ldr	r1, [r7, #12]
 8009cfc:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 8009d00:	4313      	orrs	r3, r2
 8009d02:	600b      	str	r3, [r1, #0]
  return HAL_OK;
 8009d04:	2300      	movs	r3, #0
}
 8009d06:	4618      	mov	r0, r3
 8009d08:	3714      	adds	r7, #20
 8009d0a:	46bd      	mov	sp, r7
 8009d0c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009d10:	4770      	bx	lr

08009d12 <USB_DevDisconnect>:
  * @brief  USB_DevDisconnect : Disconnect the USB device by disabling Rpu
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_DevDisconnect(USB_OTG_GlobalTypeDef *USBx)
{
 8009d12:	b480      	push	{r7}
 8009d14:	b085      	sub	sp, #20
 8009d16:	af00      	add	r7, sp, #0
 8009d18:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8009d1a:	687b      	ldr	r3, [r7, #4]
 8009d1c:	60fb      	str	r3, [r7, #12]

  /* In case phy is stopped, ensure to ungate and restore the phy CLK */
  USBx_PCGCCTL &= ~(USB_OTG_PCGCCTL_STOPCLK | USB_OTG_PCGCCTL_GATECLK);
 8009d1e:	68fb      	ldr	r3, [r7, #12]
 8009d20:	f503 6360 	add.w	r3, r3, #3584	; 0xe00
 8009d24:	681b      	ldr	r3, [r3, #0]
 8009d26:	68fa      	ldr	r2, [r7, #12]
 8009d28:	f502 6260 	add.w	r2, r2, #3584	; 0xe00
 8009d2c:	f023 0303 	bic.w	r3, r3, #3
 8009d30:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 8009d32:	68fb      	ldr	r3, [r7, #12]
 8009d34:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8009d38:	685b      	ldr	r3, [r3, #4]
 8009d3a:	68fa      	ldr	r2, [r7, #12]
 8009d3c:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8009d40:	f043 0302 	orr.w	r3, r3, #2
 8009d44:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 8009d46:	2300      	movs	r3, #0
}
 8009d48:	4618      	mov	r0, r3
 8009d4a:	3714      	adds	r7, #20
 8009d4c:	46bd      	mov	sp, r7
 8009d4e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009d52:	4770      	bx	lr

08009d54 <USB_GetMode>:
  *          This parameter can be one of these values:
  *           0 : Host
  *           1 : Device
  */
uint32_t USB_GetMode(USB_OTG_GlobalTypeDef *USBx)
{
 8009d54:	b480      	push	{r7}
 8009d56:	b083      	sub	sp, #12
 8009d58:	af00      	add	r7, sp, #0
 8009d5a:	6078      	str	r0, [r7, #4]
  return ((USBx->GINTSTS) & 0x1U);
 8009d5c:	687b      	ldr	r3, [r7, #4]
 8009d5e:	695b      	ldr	r3, [r3, #20]
 8009d60:	f003 0301 	and.w	r3, r3, #1
}
 8009d64:	4618      	mov	r0, r3
 8009d66:	370c      	adds	r7, #12
 8009d68:	46bd      	mov	sp, r7
 8009d6a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009d6e:	4770      	bx	lr

08009d70 <USB_CoreReset>:
  * @brief  Reset the USB Core (needed after USB clock settings change)
  * @param  USBx  Selected device
  * @retval HAL status
  */
static HAL_StatusTypeDef USB_CoreReset(USB_OTG_GlobalTypeDef *USBx)
{
 8009d70:	b480      	push	{r7}
 8009d72:	b085      	sub	sp, #20
 8009d74:	af00      	add	r7, sp, #0
 8009d76:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 8009d78:	2300      	movs	r3, #0
 8009d7a:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 8009d7c:	68fb      	ldr	r3, [r7, #12]
 8009d7e:	3301      	adds	r3, #1
 8009d80:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 8009d82:	68fb      	ldr	r3, [r7, #12]
 8009d84:	4a13      	ldr	r2, [pc, #76]	; (8009dd4 <USB_CoreReset+0x64>)
 8009d86:	4293      	cmp	r3, r2
 8009d88:	d901      	bls.n	8009d8e <USB_CoreReset+0x1e>
    {
      return HAL_TIMEOUT;
 8009d8a:	2303      	movs	r3, #3
 8009d8c:	e01b      	b.n	8009dc6 <USB_CoreReset+0x56>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 8009d8e:	687b      	ldr	r3, [r7, #4]
 8009d90:	691b      	ldr	r3, [r3, #16]
 8009d92:	2b00      	cmp	r3, #0
 8009d94:	daf2      	bge.n	8009d7c <USB_CoreReset+0xc>

  /* Core Soft Reset */
  count = 0U;
 8009d96:	2300      	movs	r3, #0
 8009d98:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL |= USB_OTG_GRSTCTL_CSRST;
 8009d9a:	687b      	ldr	r3, [r7, #4]
 8009d9c:	691b      	ldr	r3, [r3, #16]
 8009d9e:	f043 0201 	orr.w	r2, r3, #1
 8009da2:	687b      	ldr	r3, [r7, #4]
 8009da4:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 8009da6:	68fb      	ldr	r3, [r7, #12]
 8009da8:	3301      	adds	r3, #1
 8009daa:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 8009dac:	68fb      	ldr	r3, [r7, #12]
 8009dae:	4a09      	ldr	r2, [pc, #36]	; (8009dd4 <USB_CoreReset+0x64>)
 8009db0:	4293      	cmp	r3, r2
 8009db2:	d901      	bls.n	8009db8 <USB_CoreReset+0x48>
    {
      return HAL_TIMEOUT;
 8009db4:	2303      	movs	r3, #3
 8009db6:	e006      	b.n	8009dc6 <USB_CoreReset+0x56>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_CSRST) == USB_OTG_GRSTCTL_CSRST);
 8009db8:	687b      	ldr	r3, [r7, #4]
 8009dba:	691b      	ldr	r3, [r3, #16]
 8009dbc:	f003 0301 	and.w	r3, r3, #1
 8009dc0:	2b01      	cmp	r3, #1
 8009dc2:	d0f0      	beq.n	8009da6 <USB_CoreReset+0x36>

  return HAL_OK;
 8009dc4:	2300      	movs	r3, #0
}
 8009dc6:	4618      	mov	r0, r3
 8009dc8:	3714      	adds	r7, #20
 8009dca:	46bd      	mov	sp, r7
 8009dcc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009dd0:	4770      	bx	lr
 8009dd2:	bf00      	nop
 8009dd4:	00030d40 	.word	0x00030d40

08009dd8 <__errno>:
 8009dd8:	4b01      	ldr	r3, [pc, #4]	; (8009de0 <__errno+0x8>)
 8009dda:	6818      	ldr	r0, [r3, #0]
 8009ddc:	4770      	bx	lr
 8009dde:	bf00      	nop
 8009de0:	20000128 	.word	0x20000128

08009de4 <__libc_init_array>:
 8009de4:	b570      	push	{r4, r5, r6, lr}
 8009de6:	4d0d      	ldr	r5, [pc, #52]	; (8009e1c <__libc_init_array+0x38>)
 8009de8:	4c0d      	ldr	r4, [pc, #52]	; (8009e20 <__libc_init_array+0x3c>)
 8009dea:	1b64      	subs	r4, r4, r5
 8009dec:	10a4      	asrs	r4, r4, #2
 8009dee:	2600      	movs	r6, #0
 8009df0:	42a6      	cmp	r6, r4
 8009df2:	d109      	bne.n	8009e08 <__libc_init_array+0x24>
 8009df4:	4d0b      	ldr	r5, [pc, #44]	; (8009e24 <__libc_init_array+0x40>)
 8009df6:	4c0c      	ldr	r4, [pc, #48]	; (8009e28 <__libc_init_array+0x44>)
 8009df8:	f001 f88e 	bl	800af18 <_init>
 8009dfc:	1b64      	subs	r4, r4, r5
 8009dfe:	10a4      	asrs	r4, r4, #2
 8009e00:	2600      	movs	r6, #0
 8009e02:	42a6      	cmp	r6, r4
 8009e04:	d105      	bne.n	8009e12 <__libc_init_array+0x2e>
 8009e06:	bd70      	pop	{r4, r5, r6, pc}
 8009e08:	f855 3b04 	ldr.w	r3, [r5], #4
 8009e0c:	4798      	blx	r3
 8009e0e:	3601      	adds	r6, #1
 8009e10:	e7ee      	b.n	8009df0 <__libc_init_array+0xc>
 8009e12:	f855 3b04 	ldr.w	r3, [r5], #4
 8009e16:	4798      	blx	r3
 8009e18:	3601      	adds	r6, #1
 8009e1a:	e7f2      	b.n	8009e02 <__libc_init_array+0x1e>
 8009e1c:	0800b150 	.word	0x0800b150
 8009e20:	0800b150 	.word	0x0800b150
 8009e24:	0800b150 	.word	0x0800b150
 8009e28:	0800b154 	.word	0x0800b154

08009e2c <memset>:
 8009e2c:	4402      	add	r2, r0
 8009e2e:	4603      	mov	r3, r0
 8009e30:	4293      	cmp	r3, r2
 8009e32:	d100      	bne.n	8009e36 <memset+0xa>
 8009e34:	4770      	bx	lr
 8009e36:	f803 1b01 	strb.w	r1, [r3], #1
 8009e3a:	e7f9      	b.n	8009e30 <memset+0x4>

08009e3c <_puts_r>:
 8009e3c:	b570      	push	{r4, r5, r6, lr}
 8009e3e:	460e      	mov	r6, r1
 8009e40:	4605      	mov	r5, r0
 8009e42:	b118      	cbz	r0, 8009e4c <_puts_r+0x10>
 8009e44:	6983      	ldr	r3, [r0, #24]
 8009e46:	b90b      	cbnz	r3, 8009e4c <_puts_r+0x10>
 8009e48:	f000 fa68 	bl	800a31c <__sinit>
 8009e4c:	69ab      	ldr	r3, [r5, #24]
 8009e4e:	68ac      	ldr	r4, [r5, #8]
 8009e50:	b913      	cbnz	r3, 8009e58 <_puts_r+0x1c>
 8009e52:	4628      	mov	r0, r5
 8009e54:	f000 fa62 	bl	800a31c <__sinit>
 8009e58:	4b2c      	ldr	r3, [pc, #176]	; (8009f0c <_puts_r+0xd0>)
 8009e5a:	429c      	cmp	r4, r3
 8009e5c:	d120      	bne.n	8009ea0 <_puts_r+0x64>
 8009e5e:	686c      	ldr	r4, [r5, #4]
 8009e60:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8009e62:	07db      	lsls	r3, r3, #31
 8009e64:	d405      	bmi.n	8009e72 <_puts_r+0x36>
 8009e66:	89a3      	ldrh	r3, [r4, #12]
 8009e68:	0598      	lsls	r0, r3, #22
 8009e6a:	d402      	bmi.n	8009e72 <_puts_r+0x36>
 8009e6c:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8009e6e:	f000 faf3 	bl	800a458 <__retarget_lock_acquire_recursive>
 8009e72:	89a3      	ldrh	r3, [r4, #12]
 8009e74:	0719      	lsls	r1, r3, #28
 8009e76:	d51d      	bpl.n	8009eb4 <_puts_r+0x78>
 8009e78:	6923      	ldr	r3, [r4, #16]
 8009e7a:	b1db      	cbz	r3, 8009eb4 <_puts_r+0x78>
 8009e7c:	3e01      	subs	r6, #1
 8009e7e:	68a3      	ldr	r3, [r4, #8]
 8009e80:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 8009e84:	3b01      	subs	r3, #1
 8009e86:	60a3      	str	r3, [r4, #8]
 8009e88:	bb39      	cbnz	r1, 8009eda <_puts_r+0x9e>
 8009e8a:	2b00      	cmp	r3, #0
 8009e8c:	da38      	bge.n	8009f00 <_puts_r+0xc4>
 8009e8e:	4622      	mov	r2, r4
 8009e90:	210a      	movs	r1, #10
 8009e92:	4628      	mov	r0, r5
 8009e94:	f000 f868 	bl	8009f68 <__swbuf_r>
 8009e98:	3001      	adds	r0, #1
 8009e9a:	d011      	beq.n	8009ec0 <_puts_r+0x84>
 8009e9c:	250a      	movs	r5, #10
 8009e9e:	e011      	b.n	8009ec4 <_puts_r+0x88>
 8009ea0:	4b1b      	ldr	r3, [pc, #108]	; (8009f10 <_puts_r+0xd4>)
 8009ea2:	429c      	cmp	r4, r3
 8009ea4:	d101      	bne.n	8009eaa <_puts_r+0x6e>
 8009ea6:	68ac      	ldr	r4, [r5, #8]
 8009ea8:	e7da      	b.n	8009e60 <_puts_r+0x24>
 8009eaa:	4b1a      	ldr	r3, [pc, #104]	; (8009f14 <_puts_r+0xd8>)
 8009eac:	429c      	cmp	r4, r3
 8009eae:	bf08      	it	eq
 8009eb0:	68ec      	ldreq	r4, [r5, #12]
 8009eb2:	e7d5      	b.n	8009e60 <_puts_r+0x24>
 8009eb4:	4621      	mov	r1, r4
 8009eb6:	4628      	mov	r0, r5
 8009eb8:	f000 f8a8 	bl	800a00c <__swsetup_r>
 8009ebc:	2800      	cmp	r0, #0
 8009ebe:	d0dd      	beq.n	8009e7c <_puts_r+0x40>
 8009ec0:	f04f 35ff 	mov.w	r5, #4294967295
 8009ec4:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8009ec6:	07da      	lsls	r2, r3, #31
 8009ec8:	d405      	bmi.n	8009ed6 <_puts_r+0x9a>
 8009eca:	89a3      	ldrh	r3, [r4, #12]
 8009ecc:	059b      	lsls	r3, r3, #22
 8009ece:	d402      	bmi.n	8009ed6 <_puts_r+0x9a>
 8009ed0:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8009ed2:	f000 fac2 	bl	800a45a <__retarget_lock_release_recursive>
 8009ed6:	4628      	mov	r0, r5
 8009ed8:	bd70      	pop	{r4, r5, r6, pc}
 8009eda:	2b00      	cmp	r3, #0
 8009edc:	da04      	bge.n	8009ee8 <_puts_r+0xac>
 8009ede:	69a2      	ldr	r2, [r4, #24]
 8009ee0:	429a      	cmp	r2, r3
 8009ee2:	dc06      	bgt.n	8009ef2 <_puts_r+0xb6>
 8009ee4:	290a      	cmp	r1, #10
 8009ee6:	d004      	beq.n	8009ef2 <_puts_r+0xb6>
 8009ee8:	6823      	ldr	r3, [r4, #0]
 8009eea:	1c5a      	adds	r2, r3, #1
 8009eec:	6022      	str	r2, [r4, #0]
 8009eee:	7019      	strb	r1, [r3, #0]
 8009ef0:	e7c5      	b.n	8009e7e <_puts_r+0x42>
 8009ef2:	4622      	mov	r2, r4
 8009ef4:	4628      	mov	r0, r5
 8009ef6:	f000 f837 	bl	8009f68 <__swbuf_r>
 8009efa:	3001      	adds	r0, #1
 8009efc:	d1bf      	bne.n	8009e7e <_puts_r+0x42>
 8009efe:	e7df      	b.n	8009ec0 <_puts_r+0x84>
 8009f00:	6823      	ldr	r3, [r4, #0]
 8009f02:	250a      	movs	r5, #10
 8009f04:	1c5a      	adds	r2, r3, #1
 8009f06:	6022      	str	r2, [r4, #0]
 8009f08:	701d      	strb	r5, [r3, #0]
 8009f0a:	e7db      	b.n	8009ec4 <_puts_r+0x88>
 8009f0c:	0800b0d4 	.word	0x0800b0d4
 8009f10:	0800b0f4 	.word	0x0800b0f4
 8009f14:	0800b0b4 	.word	0x0800b0b4

08009f18 <puts>:
 8009f18:	4b02      	ldr	r3, [pc, #8]	; (8009f24 <puts+0xc>)
 8009f1a:	4601      	mov	r1, r0
 8009f1c:	6818      	ldr	r0, [r3, #0]
 8009f1e:	f7ff bf8d 	b.w	8009e3c <_puts_r>
 8009f22:	bf00      	nop
 8009f24:	20000128 	.word	0x20000128

08009f28 <siprintf>:
 8009f28:	b40e      	push	{r1, r2, r3}
 8009f2a:	b500      	push	{lr}
 8009f2c:	b09c      	sub	sp, #112	; 0x70
 8009f2e:	ab1d      	add	r3, sp, #116	; 0x74
 8009f30:	9002      	str	r0, [sp, #8]
 8009f32:	9006      	str	r0, [sp, #24]
 8009f34:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 8009f38:	4809      	ldr	r0, [pc, #36]	; (8009f60 <siprintf+0x38>)
 8009f3a:	9107      	str	r1, [sp, #28]
 8009f3c:	9104      	str	r1, [sp, #16]
 8009f3e:	4909      	ldr	r1, [pc, #36]	; (8009f64 <siprintf+0x3c>)
 8009f40:	f853 2b04 	ldr.w	r2, [r3], #4
 8009f44:	9105      	str	r1, [sp, #20]
 8009f46:	6800      	ldr	r0, [r0, #0]
 8009f48:	9301      	str	r3, [sp, #4]
 8009f4a:	a902      	add	r1, sp, #8
 8009f4c:	f000 fc28 	bl	800a7a0 <_svfiprintf_r>
 8009f50:	9b02      	ldr	r3, [sp, #8]
 8009f52:	2200      	movs	r2, #0
 8009f54:	701a      	strb	r2, [r3, #0]
 8009f56:	b01c      	add	sp, #112	; 0x70
 8009f58:	f85d eb04 	ldr.w	lr, [sp], #4
 8009f5c:	b003      	add	sp, #12
 8009f5e:	4770      	bx	lr
 8009f60:	20000128 	.word	0x20000128
 8009f64:	ffff0208 	.word	0xffff0208

08009f68 <__swbuf_r>:
 8009f68:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009f6a:	460e      	mov	r6, r1
 8009f6c:	4614      	mov	r4, r2
 8009f6e:	4605      	mov	r5, r0
 8009f70:	b118      	cbz	r0, 8009f7a <__swbuf_r+0x12>
 8009f72:	6983      	ldr	r3, [r0, #24]
 8009f74:	b90b      	cbnz	r3, 8009f7a <__swbuf_r+0x12>
 8009f76:	f000 f9d1 	bl	800a31c <__sinit>
 8009f7a:	4b21      	ldr	r3, [pc, #132]	; (800a000 <__swbuf_r+0x98>)
 8009f7c:	429c      	cmp	r4, r3
 8009f7e:	d12b      	bne.n	8009fd8 <__swbuf_r+0x70>
 8009f80:	686c      	ldr	r4, [r5, #4]
 8009f82:	69a3      	ldr	r3, [r4, #24]
 8009f84:	60a3      	str	r3, [r4, #8]
 8009f86:	89a3      	ldrh	r3, [r4, #12]
 8009f88:	071a      	lsls	r2, r3, #28
 8009f8a:	d52f      	bpl.n	8009fec <__swbuf_r+0x84>
 8009f8c:	6923      	ldr	r3, [r4, #16]
 8009f8e:	b36b      	cbz	r3, 8009fec <__swbuf_r+0x84>
 8009f90:	6923      	ldr	r3, [r4, #16]
 8009f92:	6820      	ldr	r0, [r4, #0]
 8009f94:	1ac0      	subs	r0, r0, r3
 8009f96:	6963      	ldr	r3, [r4, #20]
 8009f98:	b2f6      	uxtb	r6, r6
 8009f9a:	4283      	cmp	r3, r0
 8009f9c:	4637      	mov	r7, r6
 8009f9e:	dc04      	bgt.n	8009faa <__swbuf_r+0x42>
 8009fa0:	4621      	mov	r1, r4
 8009fa2:	4628      	mov	r0, r5
 8009fa4:	f000 f926 	bl	800a1f4 <_fflush_r>
 8009fa8:	bb30      	cbnz	r0, 8009ff8 <__swbuf_r+0x90>
 8009faa:	68a3      	ldr	r3, [r4, #8]
 8009fac:	3b01      	subs	r3, #1
 8009fae:	60a3      	str	r3, [r4, #8]
 8009fb0:	6823      	ldr	r3, [r4, #0]
 8009fb2:	1c5a      	adds	r2, r3, #1
 8009fb4:	6022      	str	r2, [r4, #0]
 8009fb6:	701e      	strb	r6, [r3, #0]
 8009fb8:	6963      	ldr	r3, [r4, #20]
 8009fba:	3001      	adds	r0, #1
 8009fbc:	4283      	cmp	r3, r0
 8009fbe:	d004      	beq.n	8009fca <__swbuf_r+0x62>
 8009fc0:	89a3      	ldrh	r3, [r4, #12]
 8009fc2:	07db      	lsls	r3, r3, #31
 8009fc4:	d506      	bpl.n	8009fd4 <__swbuf_r+0x6c>
 8009fc6:	2e0a      	cmp	r6, #10
 8009fc8:	d104      	bne.n	8009fd4 <__swbuf_r+0x6c>
 8009fca:	4621      	mov	r1, r4
 8009fcc:	4628      	mov	r0, r5
 8009fce:	f000 f911 	bl	800a1f4 <_fflush_r>
 8009fd2:	b988      	cbnz	r0, 8009ff8 <__swbuf_r+0x90>
 8009fd4:	4638      	mov	r0, r7
 8009fd6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8009fd8:	4b0a      	ldr	r3, [pc, #40]	; (800a004 <__swbuf_r+0x9c>)
 8009fda:	429c      	cmp	r4, r3
 8009fdc:	d101      	bne.n	8009fe2 <__swbuf_r+0x7a>
 8009fde:	68ac      	ldr	r4, [r5, #8]
 8009fe0:	e7cf      	b.n	8009f82 <__swbuf_r+0x1a>
 8009fe2:	4b09      	ldr	r3, [pc, #36]	; (800a008 <__swbuf_r+0xa0>)
 8009fe4:	429c      	cmp	r4, r3
 8009fe6:	bf08      	it	eq
 8009fe8:	68ec      	ldreq	r4, [r5, #12]
 8009fea:	e7ca      	b.n	8009f82 <__swbuf_r+0x1a>
 8009fec:	4621      	mov	r1, r4
 8009fee:	4628      	mov	r0, r5
 8009ff0:	f000 f80c 	bl	800a00c <__swsetup_r>
 8009ff4:	2800      	cmp	r0, #0
 8009ff6:	d0cb      	beq.n	8009f90 <__swbuf_r+0x28>
 8009ff8:	f04f 37ff 	mov.w	r7, #4294967295
 8009ffc:	e7ea      	b.n	8009fd4 <__swbuf_r+0x6c>
 8009ffe:	bf00      	nop
 800a000:	0800b0d4 	.word	0x0800b0d4
 800a004:	0800b0f4 	.word	0x0800b0f4
 800a008:	0800b0b4 	.word	0x0800b0b4

0800a00c <__swsetup_r>:
 800a00c:	4b32      	ldr	r3, [pc, #200]	; (800a0d8 <__swsetup_r+0xcc>)
 800a00e:	b570      	push	{r4, r5, r6, lr}
 800a010:	681d      	ldr	r5, [r3, #0]
 800a012:	4606      	mov	r6, r0
 800a014:	460c      	mov	r4, r1
 800a016:	b125      	cbz	r5, 800a022 <__swsetup_r+0x16>
 800a018:	69ab      	ldr	r3, [r5, #24]
 800a01a:	b913      	cbnz	r3, 800a022 <__swsetup_r+0x16>
 800a01c:	4628      	mov	r0, r5
 800a01e:	f000 f97d 	bl	800a31c <__sinit>
 800a022:	4b2e      	ldr	r3, [pc, #184]	; (800a0dc <__swsetup_r+0xd0>)
 800a024:	429c      	cmp	r4, r3
 800a026:	d10f      	bne.n	800a048 <__swsetup_r+0x3c>
 800a028:	686c      	ldr	r4, [r5, #4]
 800a02a:	89a3      	ldrh	r3, [r4, #12]
 800a02c:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 800a030:	0719      	lsls	r1, r3, #28
 800a032:	d42c      	bmi.n	800a08e <__swsetup_r+0x82>
 800a034:	06dd      	lsls	r5, r3, #27
 800a036:	d411      	bmi.n	800a05c <__swsetup_r+0x50>
 800a038:	2309      	movs	r3, #9
 800a03a:	6033      	str	r3, [r6, #0]
 800a03c:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 800a040:	81a3      	strh	r3, [r4, #12]
 800a042:	f04f 30ff 	mov.w	r0, #4294967295
 800a046:	e03e      	b.n	800a0c6 <__swsetup_r+0xba>
 800a048:	4b25      	ldr	r3, [pc, #148]	; (800a0e0 <__swsetup_r+0xd4>)
 800a04a:	429c      	cmp	r4, r3
 800a04c:	d101      	bne.n	800a052 <__swsetup_r+0x46>
 800a04e:	68ac      	ldr	r4, [r5, #8]
 800a050:	e7eb      	b.n	800a02a <__swsetup_r+0x1e>
 800a052:	4b24      	ldr	r3, [pc, #144]	; (800a0e4 <__swsetup_r+0xd8>)
 800a054:	429c      	cmp	r4, r3
 800a056:	bf08      	it	eq
 800a058:	68ec      	ldreq	r4, [r5, #12]
 800a05a:	e7e6      	b.n	800a02a <__swsetup_r+0x1e>
 800a05c:	0758      	lsls	r0, r3, #29
 800a05e:	d512      	bpl.n	800a086 <__swsetup_r+0x7a>
 800a060:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800a062:	b141      	cbz	r1, 800a076 <__swsetup_r+0x6a>
 800a064:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800a068:	4299      	cmp	r1, r3
 800a06a:	d002      	beq.n	800a072 <__swsetup_r+0x66>
 800a06c:	4630      	mov	r0, r6
 800a06e:	f000 fa5b 	bl	800a528 <_free_r>
 800a072:	2300      	movs	r3, #0
 800a074:	6363      	str	r3, [r4, #52]	; 0x34
 800a076:	89a3      	ldrh	r3, [r4, #12]
 800a078:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 800a07c:	81a3      	strh	r3, [r4, #12]
 800a07e:	2300      	movs	r3, #0
 800a080:	6063      	str	r3, [r4, #4]
 800a082:	6923      	ldr	r3, [r4, #16]
 800a084:	6023      	str	r3, [r4, #0]
 800a086:	89a3      	ldrh	r3, [r4, #12]
 800a088:	f043 0308 	orr.w	r3, r3, #8
 800a08c:	81a3      	strh	r3, [r4, #12]
 800a08e:	6923      	ldr	r3, [r4, #16]
 800a090:	b94b      	cbnz	r3, 800a0a6 <__swsetup_r+0x9a>
 800a092:	89a3      	ldrh	r3, [r4, #12]
 800a094:	f403 7320 	and.w	r3, r3, #640	; 0x280
 800a098:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800a09c:	d003      	beq.n	800a0a6 <__swsetup_r+0x9a>
 800a09e:	4621      	mov	r1, r4
 800a0a0:	4630      	mov	r0, r6
 800a0a2:	f000 fa01 	bl	800a4a8 <__smakebuf_r>
 800a0a6:	89a0      	ldrh	r0, [r4, #12]
 800a0a8:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 800a0ac:	f010 0301 	ands.w	r3, r0, #1
 800a0b0:	d00a      	beq.n	800a0c8 <__swsetup_r+0xbc>
 800a0b2:	2300      	movs	r3, #0
 800a0b4:	60a3      	str	r3, [r4, #8]
 800a0b6:	6963      	ldr	r3, [r4, #20]
 800a0b8:	425b      	negs	r3, r3
 800a0ba:	61a3      	str	r3, [r4, #24]
 800a0bc:	6923      	ldr	r3, [r4, #16]
 800a0be:	b943      	cbnz	r3, 800a0d2 <__swsetup_r+0xc6>
 800a0c0:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 800a0c4:	d1ba      	bne.n	800a03c <__swsetup_r+0x30>
 800a0c6:	bd70      	pop	{r4, r5, r6, pc}
 800a0c8:	0781      	lsls	r1, r0, #30
 800a0ca:	bf58      	it	pl
 800a0cc:	6963      	ldrpl	r3, [r4, #20]
 800a0ce:	60a3      	str	r3, [r4, #8]
 800a0d0:	e7f4      	b.n	800a0bc <__swsetup_r+0xb0>
 800a0d2:	2000      	movs	r0, #0
 800a0d4:	e7f7      	b.n	800a0c6 <__swsetup_r+0xba>
 800a0d6:	bf00      	nop
 800a0d8:	20000128 	.word	0x20000128
 800a0dc:	0800b0d4 	.word	0x0800b0d4
 800a0e0:	0800b0f4 	.word	0x0800b0f4
 800a0e4:	0800b0b4 	.word	0x0800b0b4

0800a0e8 <__sflush_r>:
 800a0e8:	898a      	ldrh	r2, [r1, #12]
 800a0ea:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800a0ee:	4605      	mov	r5, r0
 800a0f0:	0710      	lsls	r0, r2, #28
 800a0f2:	460c      	mov	r4, r1
 800a0f4:	d458      	bmi.n	800a1a8 <__sflush_r+0xc0>
 800a0f6:	684b      	ldr	r3, [r1, #4]
 800a0f8:	2b00      	cmp	r3, #0
 800a0fa:	dc05      	bgt.n	800a108 <__sflush_r+0x20>
 800a0fc:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 800a0fe:	2b00      	cmp	r3, #0
 800a100:	dc02      	bgt.n	800a108 <__sflush_r+0x20>
 800a102:	2000      	movs	r0, #0
 800a104:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800a108:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800a10a:	2e00      	cmp	r6, #0
 800a10c:	d0f9      	beq.n	800a102 <__sflush_r+0x1a>
 800a10e:	2300      	movs	r3, #0
 800a110:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 800a114:	682f      	ldr	r7, [r5, #0]
 800a116:	602b      	str	r3, [r5, #0]
 800a118:	d032      	beq.n	800a180 <__sflush_r+0x98>
 800a11a:	6d60      	ldr	r0, [r4, #84]	; 0x54
 800a11c:	89a3      	ldrh	r3, [r4, #12]
 800a11e:	075a      	lsls	r2, r3, #29
 800a120:	d505      	bpl.n	800a12e <__sflush_r+0x46>
 800a122:	6863      	ldr	r3, [r4, #4]
 800a124:	1ac0      	subs	r0, r0, r3
 800a126:	6b63      	ldr	r3, [r4, #52]	; 0x34
 800a128:	b10b      	cbz	r3, 800a12e <__sflush_r+0x46>
 800a12a:	6c23      	ldr	r3, [r4, #64]	; 0x40
 800a12c:	1ac0      	subs	r0, r0, r3
 800a12e:	2300      	movs	r3, #0
 800a130:	4602      	mov	r2, r0
 800a132:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800a134:	6a21      	ldr	r1, [r4, #32]
 800a136:	4628      	mov	r0, r5
 800a138:	47b0      	blx	r6
 800a13a:	1c43      	adds	r3, r0, #1
 800a13c:	89a3      	ldrh	r3, [r4, #12]
 800a13e:	d106      	bne.n	800a14e <__sflush_r+0x66>
 800a140:	6829      	ldr	r1, [r5, #0]
 800a142:	291d      	cmp	r1, #29
 800a144:	d82c      	bhi.n	800a1a0 <__sflush_r+0xb8>
 800a146:	4a2a      	ldr	r2, [pc, #168]	; (800a1f0 <__sflush_r+0x108>)
 800a148:	40ca      	lsrs	r2, r1
 800a14a:	07d6      	lsls	r6, r2, #31
 800a14c:	d528      	bpl.n	800a1a0 <__sflush_r+0xb8>
 800a14e:	2200      	movs	r2, #0
 800a150:	6062      	str	r2, [r4, #4]
 800a152:	04d9      	lsls	r1, r3, #19
 800a154:	6922      	ldr	r2, [r4, #16]
 800a156:	6022      	str	r2, [r4, #0]
 800a158:	d504      	bpl.n	800a164 <__sflush_r+0x7c>
 800a15a:	1c42      	adds	r2, r0, #1
 800a15c:	d101      	bne.n	800a162 <__sflush_r+0x7a>
 800a15e:	682b      	ldr	r3, [r5, #0]
 800a160:	b903      	cbnz	r3, 800a164 <__sflush_r+0x7c>
 800a162:	6560      	str	r0, [r4, #84]	; 0x54
 800a164:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800a166:	602f      	str	r7, [r5, #0]
 800a168:	2900      	cmp	r1, #0
 800a16a:	d0ca      	beq.n	800a102 <__sflush_r+0x1a>
 800a16c:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800a170:	4299      	cmp	r1, r3
 800a172:	d002      	beq.n	800a17a <__sflush_r+0x92>
 800a174:	4628      	mov	r0, r5
 800a176:	f000 f9d7 	bl	800a528 <_free_r>
 800a17a:	2000      	movs	r0, #0
 800a17c:	6360      	str	r0, [r4, #52]	; 0x34
 800a17e:	e7c1      	b.n	800a104 <__sflush_r+0x1c>
 800a180:	6a21      	ldr	r1, [r4, #32]
 800a182:	2301      	movs	r3, #1
 800a184:	4628      	mov	r0, r5
 800a186:	47b0      	blx	r6
 800a188:	1c41      	adds	r1, r0, #1
 800a18a:	d1c7      	bne.n	800a11c <__sflush_r+0x34>
 800a18c:	682b      	ldr	r3, [r5, #0]
 800a18e:	2b00      	cmp	r3, #0
 800a190:	d0c4      	beq.n	800a11c <__sflush_r+0x34>
 800a192:	2b1d      	cmp	r3, #29
 800a194:	d001      	beq.n	800a19a <__sflush_r+0xb2>
 800a196:	2b16      	cmp	r3, #22
 800a198:	d101      	bne.n	800a19e <__sflush_r+0xb6>
 800a19a:	602f      	str	r7, [r5, #0]
 800a19c:	e7b1      	b.n	800a102 <__sflush_r+0x1a>
 800a19e:	89a3      	ldrh	r3, [r4, #12]
 800a1a0:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800a1a4:	81a3      	strh	r3, [r4, #12]
 800a1a6:	e7ad      	b.n	800a104 <__sflush_r+0x1c>
 800a1a8:	690f      	ldr	r7, [r1, #16]
 800a1aa:	2f00      	cmp	r7, #0
 800a1ac:	d0a9      	beq.n	800a102 <__sflush_r+0x1a>
 800a1ae:	0793      	lsls	r3, r2, #30
 800a1b0:	680e      	ldr	r6, [r1, #0]
 800a1b2:	bf08      	it	eq
 800a1b4:	694b      	ldreq	r3, [r1, #20]
 800a1b6:	600f      	str	r7, [r1, #0]
 800a1b8:	bf18      	it	ne
 800a1ba:	2300      	movne	r3, #0
 800a1bc:	eba6 0807 	sub.w	r8, r6, r7
 800a1c0:	608b      	str	r3, [r1, #8]
 800a1c2:	f1b8 0f00 	cmp.w	r8, #0
 800a1c6:	dd9c      	ble.n	800a102 <__sflush_r+0x1a>
 800a1c8:	6a21      	ldr	r1, [r4, #32]
 800a1ca:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 800a1cc:	4643      	mov	r3, r8
 800a1ce:	463a      	mov	r2, r7
 800a1d0:	4628      	mov	r0, r5
 800a1d2:	47b0      	blx	r6
 800a1d4:	2800      	cmp	r0, #0
 800a1d6:	dc06      	bgt.n	800a1e6 <__sflush_r+0xfe>
 800a1d8:	89a3      	ldrh	r3, [r4, #12]
 800a1da:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800a1de:	81a3      	strh	r3, [r4, #12]
 800a1e0:	f04f 30ff 	mov.w	r0, #4294967295
 800a1e4:	e78e      	b.n	800a104 <__sflush_r+0x1c>
 800a1e6:	4407      	add	r7, r0
 800a1e8:	eba8 0800 	sub.w	r8, r8, r0
 800a1ec:	e7e9      	b.n	800a1c2 <__sflush_r+0xda>
 800a1ee:	bf00      	nop
 800a1f0:	20400001 	.word	0x20400001

0800a1f4 <_fflush_r>:
 800a1f4:	b538      	push	{r3, r4, r5, lr}
 800a1f6:	690b      	ldr	r3, [r1, #16]
 800a1f8:	4605      	mov	r5, r0
 800a1fa:	460c      	mov	r4, r1
 800a1fc:	b913      	cbnz	r3, 800a204 <_fflush_r+0x10>
 800a1fe:	2500      	movs	r5, #0
 800a200:	4628      	mov	r0, r5
 800a202:	bd38      	pop	{r3, r4, r5, pc}
 800a204:	b118      	cbz	r0, 800a20e <_fflush_r+0x1a>
 800a206:	6983      	ldr	r3, [r0, #24]
 800a208:	b90b      	cbnz	r3, 800a20e <_fflush_r+0x1a>
 800a20a:	f000 f887 	bl	800a31c <__sinit>
 800a20e:	4b14      	ldr	r3, [pc, #80]	; (800a260 <_fflush_r+0x6c>)
 800a210:	429c      	cmp	r4, r3
 800a212:	d11b      	bne.n	800a24c <_fflush_r+0x58>
 800a214:	686c      	ldr	r4, [r5, #4]
 800a216:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800a21a:	2b00      	cmp	r3, #0
 800a21c:	d0ef      	beq.n	800a1fe <_fflush_r+0xa>
 800a21e:	6e62      	ldr	r2, [r4, #100]	; 0x64
 800a220:	07d0      	lsls	r0, r2, #31
 800a222:	d404      	bmi.n	800a22e <_fflush_r+0x3a>
 800a224:	0599      	lsls	r1, r3, #22
 800a226:	d402      	bmi.n	800a22e <_fflush_r+0x3a>
 800a228:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800a22a:	f000 f915 	bl	800a458 <__retarget_lock_acquire_recursive>
 800a22e:	4628      	mov	r0, r5
 800a230:	4621      	mov	r1, r4
 800a232:	f7ff ff59 	bl	800a0e8 <__sflush_r>
 800a236:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800a238:	07da      	lsls	r2, r3, #31
 800a23a:	4605      	mov	r5, r0
 800a23c:	d4e0      	bmi.n	800a200 <_fflush_r+0xc>
 800a23e:	89a3      	ldrh	r3, [r4, #12]
 800a240:	059b      	lsls	r3, r3, #22
 800a242:	d4dd      	bmi.n	800a200 <_fflush_r+0xc>
 800a244:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800a246:	f000 f908 	bl	800a45a <__retarget_lock_release_recursive>
 800a24a:	e7d9      	b.n	800a200 <_fflush_r+0xc>
 800a24c:	4b05      	ldr	r3, [pc, #20]	; (800a264 <_fflush_r+0x70>)
 800a24e:	429c      	cmp	r4, r3
 800a250:	d101      	bne.n	800a256 <_fflush_r+0x62>
 800a252:	68ac      	ldr	r4, [r5, #8]
 800a254:	e7df      	b.n	800a216 <_fflush_r+0x22>
 800a256:	4b04      	ldr	r3, [pc, #16]	; (800a268 <_fflush_r+0x74>)
 800a258:	429c      	cmp	r4, r3
 800a25a:	bf08      	it	eq
 800a25c:	68ec      	ldreq	r4, [r5, #12]
 800a25e:	e7da      	b.n	800a216 <_fflush_r+0x22>
 800a260:	0800b0d4 	.word	0x0800b0d4
 800a264:	0800b0f4 	.word	0x0800b0f4
 800a268:	0800b0b4 	.word	0x0800b0b4

0800a26c <std>:
 800a26c:	2300      	movs	r3, #0
 800a26e:	b510      	push	{r4, lr}
 800a270:	4604      	mov	r4, r0
 800a272:	e9c0 3300 	strd	r3, r3, [r0]
 800a276:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800a27a:	6083      	str	r3, [r0, #8]
 800a27c:	8181      	strh	r1, [r0, #12]
 800a27e:	6643      	str	r3, [r0, #100]	; 0x64
 800a280:	81c2      	strh	r2, [r0, #14]
 800a282:	6183      	str	r3, [r0, #24]
 800a284:	4619      	mov	r1, r3
 800a286:	2208      	movs	r2, #8
 800a288:	305c      	adds	r0, #92	; 0x5c
 800a28a:	f7ff fdcf 	bl	8009e2c <memset>
 800a28e:	4b05      	ldr	r3, [pc, #20]	; (800a2a4 <std+0x38>)
 800a290:	6263      	str	r3, [r4, #36]	; 0x24
 800a292:	4b05      	ldr	r3, [pc, #20]	; (800a2a8 <std+0x3c>)
 800a294:	62a3      	str	r3, [r4, #40]	; 0x28
 800a296:	4b05      	ldr	r3, [pc, #20]	; (800a2ac <std+0x40>)
 800a298:	62e3      	str	r3, [r4, #44]	; 0x2c
 800a29a:	4b05      	ldr	r3, [pc, #20]	; (800a2b0 <std+0x44>)
 800a29c:	6224      	str	r4, [r4, #32]
 800a29e:	6323      	str	r3, [r4, #48]	; 0x30
 800a2a0:	bd10      	pop	{r4, pc}
 800a2a2:	bf00      	nop
 800a2a4:	0800ace9 	.word	0x0800ace9
 800a2a8:	0800ad0b 	.word	0x0800ad0b
 800a2ac:	0800ad43 	.word	0x0800ad43
 800a2b0:	0800ad67 	.word	0x0800ad67

0800a2b4 <_cleanup_r>:
 800a2b4:	4901      	ldr	r1, [pc, #4]	; (800a2bc <_cleanup_r+0x8>)
 800a2b6:	f000 b8af 	b.w	800a418 <_fwalk_reent>
 800a2ba:	bf00      	nop
 800a2bc:	0800a1f5 	.word	0x0800a1f5

0800a2c0 <__sfmoreglue>:
 800a2c0:	b570      	push	{r4, r5, r6, lr}
 800a2c2:	2268      	movs	r2, #104	; 0x68
 800a2c4:	1e4d      	subs	r5, r1, #1
 800a2c6:	4355      	muls	r5, r2
 800a2c8:	460e      	mov	r6, r1
 800a2ca:	f105 0174 	add.w	r1, r5, #116	; 0x74
 800a2ce:	f000 f997 	bl	800a600 <_malloc_r>
 800a2d2:	4604      	mov	r4, r0
 800a2d4:	b140      	cbz	r0, 800a2e8 <__sfmoreglue+0x28>
 800a2d6:	2100      	movs	r1, #0
 800a2d8:	e9c0 1600 	strd	r1, r6, [r0]
 800a2dc:	300c      	adds	r0, #12
 800a2de:	60a0      	str	r0, [r4, #8]
 800a2e0:	f105 0268 	add.w	r2, r5, #104	; 0x68
 800a2e4:	f7ff fda2 	bl	8009e2c <memset>
 800a2e8:	4620      	mov	r0, r4
 800a2ea:	bd70      	pop	{r4, r5, r6, pc}

0800a2ec <__sfp_lock_acquire>:
 800a2ec:	4801      	ldr	r0, [pc, #4]	; (800a2f4 <__sfp_lock_acquire+0x8>)
 800a2ee:	f000 b8b3 	b.w	800a458 <__retarget_lock_acquire_recursive>
 800a2f2:	bf00      	nop
 800a2f4:	20001011 	.word	0x20001011

0800a2f8 <__sfp_lock_release>:
 800a2f8:	4801      	ldr	r0, [pc, #4]	; (800a300 <__sfp_lock_release+0x8>)
 800a2fa:	f000 b8ae 	b.w	800a45a <__retarget_lock_release_recursive>
 800a2fe:	bf00      	nop
 800a300:	20001011 	.word	0x20001011

0800a304 <__sinit_lock_acquire>:
 800a304:	4801      	ldr	r0, [pc, #4]	; (800a30c <__sinit_lock_acquire+0x8>)
 800a306:	f000 b8a7 	b.w	800a458 <__retarget_lock_acquire_recursive>
 800a30a:	bf00      	nop
 800a30c:	20001012 	.word	0x20001012

0800a310 <__sinit_lock_release>:
 800a310:	4801      	ldr	r0, [pc, #4]	; (800a318 <__sinit_lock_release+0x8>)
 800a312:	f000 b8a2 	b.w	800a45a <__retarget_lock_release_recursive>
 800a316:	bf00      	nop
 800a318:	20001012 	.word	0x20001012

0800a31c <__sinit>:
 800a31c:	b510      	push	{r4, lr}
 800a31e:	4604      	mov	r4, r0
 800a320:	f7ff fff0 	bl	800a304 <__sinit_lock_acquire>
 800a324:	69a3      	ldr	r3, [r4, #24]
 800a326:	b11b      	cbz	r3, 800a330 <__sinit+0x14>
 800a328:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800a32c:	f7ff bff0 	b.w	800a310 <__sinit_lock_release>
 800a330:	e9c4 3312 	strd	r3, r3, [r4, #72]	; 0x48
 800a334:	6523      	str	r3, [r4, #80]	; 0x50
 800a336:	4b13      	ldr	r3, [pc, #76]	; (800a384 <__sinit+0x68>)
 800a338:	4a13      	ldr	r2, [pc, #76]	; (800a388 <__sinit+0x6c>)
 800a33a:	681b      	ldr	r3, [r3, #0]
 800a33c:	62a2      	str	r2, [r4, #40]	; 0x28
 800a33e:	42a3      	cmp	r3, r4
 800a340:	bf04      	itt	eq
 800a342:	2301      	moveq	r3, #1
 800a344:	61a3      	streq	r3, [r4, #24]
 800a346:	4620      	mov	r0, r4
 800a348:	f000 f820 	bl	800a38c <__sfp>
 800a34c:	6060      	str	r0, [r4, #4]
 800a34e:	4620      	mov	r0, r4
 800a350:	f000 f81c 	bl	800a38c <__sfp>
 800a354:	60a0      	str	r0, [r4, #8]
 800a356:	4620      	mov	r0, r4
 800a358:	f000 f818 	bl	800a38c <__sfp>
 800a35c:	2200      	movs	r2, #0
 800a35e:	60e0      	str	r0, [r4, #12]
 800a360:	2104      	movs	r1, #4
 800a362:	6860      	ldr	r0, [r4, #4]
 800a364:	f7ff ff82 	bl	800a26c <std>
 800a368:	68a0      	ldr	r0, [r4, #8]
 800a36a:	2201      	movs	r2, #1
 800a36c:	2109      	movs	r1, #9
 800a36e:	f7ff ff7d 	bl	800a26c <std>
 800a372:	68e0      	ldr	r0, [r4, #12]
 800a374:	2202      	movs	r2, #2
 800a376:	2112      	movs	r1, #18
 800a378:	f7ff ff78 	bl	800a26c <std>
 800a37c:	2301      	movs	r3, #1
 800a37e:	61a3      	str	r3, [r4, #24]
 800a380:	e7d2      	b.n	800a328 <__sinit+0xc>
 800a382:	bf00      	nop
 800a384:	0800b0b0 	.word	0x0800b0b0
 800a388:	0800a2b5 	.word	0x0800a2b5

0800a38c <__sfp>:
 800a38c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a38e:	4607      	mov	r7, r0
 800a390:	f7ff ffac 	bl	800a2ec <__sfp_lock_acquire>
 800a394:	4b1e      	ldr	r3, [pc, #120]	; (800a410 <__sfp+0x84>)
 800a396:	681e      	ldr	r6, [r3, #0]
 800a398:	69b3      	ldr	r3, [r6, #24]
 800a39a:	b913      	cbnz	r3, 800a3a2 <__sfp+0x16>
 800a39c:	4630      	mov	r0, r6
 800a39e:	f7ff ffbd 	bl	800a31c <__sinit>
 800a3a2:	3648      	adds	r6, #72	; 0x48
 800a3a4:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 800a3a8:	3b01      	subs	r3, #1
 800a3aa:	d503      	bpl.n	800a3b4 <__sfp+0x28>
 800a3ac:	6833      	ldr	r3, [r6, #0]
 800a3ae:	b30b      	cbz	r3, 800a3f4 <__sfp+0x68>
 800a3b0:	6836      	ldr	r6, [r6, #0]
 800a3b2:	e7f7      	b.n	800a3a4 <__sfp+0x18>
 800a3b4:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 800a3b8:	b9d5      	cbnz	r5, 800a3f0 <__sfp+0x64>
 800a3ba:	4b16      	ldr	r3, [pc, #88]	; (800a414 <__sfp+0x88>)
 800a3bc:	60e3      	str	r3, [r4, #12]
 800a3be:	f104 0058 	add.w	r0, r4, #88	; 0x58
 800a3c2:	6665      	str	r5, [r4, #100]	; 0x64
 800a3c4:	f000 f847 	bl	800a456 <__retarget_lock_init_recursive>
 800a3c8:	f7ff ff96 	bl	800a2f8 <__sfp_lock_release>
 800a3cc:	e9c4 5501 	strd	r5, r5, [r4, #4]
 800a3d0:	e9c4 5504 	strd	r5, r5, [r4, #16]
 800a3d4:	6025      	str	r5, [r4, #0]
 800a3d6:	61a5      	str	r5, [r4, #24]
 800a3d8:	2208      	movs	r2, #8
 800a3da:	4629      	mov	r1, r5
 800a3dc:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 800a3e0:	f7ff fd24 	bl	8009e2c <memset>
 800a3e4:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 800a3e8:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 800a3ec:	4620      	mov	r0, r4
 800a3ee:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800a3f0:	3468      	adds	r4, #104	; 0x68
 800a3f2:	e7d9      	b.n	800a3a8 <__sfp+0x1c>
 800a3f4:	2104      	movs	r1, #4
 800a3f6:	4638      	mov	r0, r7
 800a3f8:	f7ff ff62 	bl	800a2c0 <__sfmoreglue>
 800a3fc:	4604      	mov	r4, r0
 800a3fe:	6030      	str	r0, [r6, #0]
 800a400:	2800      	cmp	r0, #0
 800a402:	d1d5      	bne.n	800a3b0 <__sfp+0x24>
 800a404:	f7ff ff78 	bl	800a2f8 <__sfp_lock_release>
 800a408:	230c      	movs	r3, #12
 800a40a:	603b      	str	r3, [r7, #0]
 800a40c:	e7ee      	b.n	800a3ec <__sfp+0x60>
 800a40e:	bf00      	nop
 800a410:	0800b0b0 	.word	0x0800b0b0
 800a414:	ffff0001 	.word	0xffff0001

0800a418 <_fwalk_reent>:
 800a418:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800a41c:	4606      	mov	r6, r0
 800a41e:	4688      	mov	r8, r1
 800a420:	f100 0448 	add.w	r4, r0, #72	; 0x48
 800a424:	2700      	movs	r7, #0
 800a426:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 800a42a:	f1b9 0901 	subs.w	r9, r9, #1
 800a42e:	d505      	bpl.n	800a43c <_fwalk_reent+0x24>
 800a430:	6824      	ldr	r4, [r4, #0]
 800a432:	2c00      	cmp	r4, #0
 800a434:	d1f7      	bne.n	800a426 <_fwalk_reent+0xe>
 800a436:	4638      	mov	r0, r7
 800a438:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800a43c:	89ab      	ldrh	r3, [r5, #12]
 800a43e:	2b01      	cmp	r3, #1
 800a440:	d907      	bls.n	800a452 <_fwalk_reent+0x3a>
 800a442:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800a446:	3301      	adds	r3, #1
 800a448:	d003      	beq.n	800a452 <_fwalk_reent+0x3a>
 800a44a:	4629      	mov	r1, r5
 800a44c:	4630      	mov	r0, r6
 800a44e:	47c0      	blx	r8
 800a450:	4307      	orrs	r7, r0
 800a452:	3568      	adds	r5, #104	; 0x68
 800a454:	e7e9      	b.n	800a42a <_fwalk_reent+0x12>

0800a456 <__retarget_lock_init_recursive>:
 800a456:	4770      	bx	lr

0800a458 <__retarget_lock_acquire_recursive>:
 800a458:	4770      	bx	lr

0800a45a <__retarget_lock_release_recursive>:
 800a45a:	4770      	bx	lr

0800a45c <__swhatbuf_r>:
 800a45c:	b570      	push	{r4, r5, r6, lr}
 800a45e:	460e      	mov	r6, r1
 800a460:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800a464:	2900      	cmp	r1, #0
 800a466:	b096      	sub	sp, #88	; 0x58
 800a468:	4614      	mov	r4, r2
 800a46a:	461d      	mov	r5, r3
 800a46c:	da08      	bge.n	800a480 <__swhatbuf_r+0x24>
 800a46e:	f9b6 300c 	ldrsh.w	r3, [r6, #12]
 800a472:	2200      	movs	r2, #0
 800a474:	602a      	str	r2, [r5, #0]
 800a476:	061a      	lsls	r2, r3, #24
 800a478:	d410      	bmi.n	800a49c <__swhatbuf_r+0x40>
 800a47a:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800a47e:	e00e      	b.n	800a49e <__swhatbuf_r+0x42>
 800a480:	466a      	mov	r2, sp
 800a482:	f000 fc97 	bl	800adb4 <_fstat_r>
 800a486:	2800      	cmp	r0, #0
 800a488:	dbf1      	blt.n	800a46e <__swhatbuf_r+0x12>
 800a48a:	9a01      	ldr	r2, [sp, #4]
 800a48c:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 800a490:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 800a494:	425a      	negs	r2, r3
 800a496:	415a      	adcs	r2, r3
 800a498:	602a      	str	r2, [r5, #0]
 800a49a:	e7ee      	b.n	800a47a <__swhatbuf_r+0x1e>
 800a49c:	2340      	movs	r3, #64	; 0x40
 800a49e:	2000      	movs	r0, #0
 800a4a0:	6023      	str	r3, [r4, #0]
 800a4a2:	b016      	add	sp, #88	; 0x58
 800a4a4:	bd70      	pop	{r4, r5, r6, pc}
	...

0800a4a8 <__smakebuf_r>:
 800a4a8:	898b      	ldrh	r3, [r1, #12]
 800a4aa:	b573      	push	{r0, r1, r4, r5, r6, lr}
 800a4ac:	079d      	lsls	r5, r3, #30
 800a4ae:	4606      	mov	r6, r0
 800a4b0:	460c      	mov	r4, r1
 800a4b2:	d507      	bpl.n	800a4c4 <__smakebuf_r+0x1c>
 800a4b4:	f104 0347 	add.w	r3, r4, #71	; 0x47
 800a4b8:	6023      	str	r3, [r4, #0]
 800a4ba:	6123      	str	r3, [r4, #16]
 800a4bc:	2301      	movs	r3, #1
 800a4be:	6163      	str	r3, [r4, #20]
 800a4c0:	b002      	add	sp, #8
 800a4c2:	bd70      	pop	{r4, r5, r6, pc}
 800a4c4:	ab01      	add	r3, sp, #4
 800a4c6:	466a      	mov	r2, sp
 800a4c8:	f7ff ffc8 	bl	800a45c <__swhatbuf_r>
 800a4cc:	9900      	ldr	r1, [sp, #0]
 800a4ce:	4605      	mov	r5, r0
 800a4d0:	4630      	mov	r0, r6
 800a4d2:	f000 f895 	bl	800a600 <_malloc_r>
 800a4d6:	b948      	cbnz	r0, 800a4ec <__smakebuf_r+0x44>
 800a4d8:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800a4dc:	059a      	lsls	r2, r3, #22
 800a4de:	d4ef      	bmi.n	800a4c0 <__smakebuf_r+0x18>
 800a4e0:	f023 0303 	bic.w	r3, r3, #3
 800a4e4:	f043 0302 	orr.w	r3, r3, #2
 800a4e8:	81a3      	strh	r3, [r4, #12]
 800a4ea:	e7e3      	b.n	800a4b4 <__smakebuf_r+0xc>
 800a4ec:	4b0d      	ldr	r3, [pc, #52]	; (800a524 <__smakebuf_r+0x7c>)
 800a4ee:	62b3      	str	r3, [r6, #40]	; 0x28
 800a4f0:	89a3      	ldrh	r3, [r4, #12]
 800a4f2:	6020      	str	r0, [r4, #0]
 800a4f4:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800a4f8:	81a3      	strh	r3, [r4, #12]
 800a4fa:	9b00      	ldr	r3, [sp, #0]
 800a4fc:	6163      	str	r3, [r4, #20]
 800a4fe:	9b01      	ldr	r3, [sp, #4]
 800a500:	6120      	str	r0, [r4, #16]
 800a502:	b15b      	cbz	r3, 800a51c <__smakebuf_r+0x74>
 800a504:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800a508:	4630      	mov	r0, r6
 800a50a:	f000 fc65 	bl	800add8 <_isatty_r>
 800a50e:	b128      	cbz	r0, 800a51c <__smakebuf_r+0x74>
 800a510:	89a3      	ldrh	r3, [r4, #12]
 800a512:	f023 0303 	bic.w	r3, r3, #3
 800a516:	f043 0301 	orr.w	r3, r3, #1
 800a51a:	81a3      	strh	r3, [r4, #12]
 800a51c:	89a0      	ldrh	r0, [r4, #12]
 800a51e:	4305      	orrs	r5, r0
 800a520:	81a5      	strh	r5, [r4, #12]
 800a522:	e7cd      	b.n	800a4c0 <__smakebuf_r+0x18>
 800a524:	0800a2b5 	.word	0x0800a2b5

0800a528 <_free_r>:
 800a528:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800a52a:	2900      	cmp	r1, #0
 800a52c:	d044      	beq.n	800a5b8 <_free_r+0x90>
 800a52e:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800a532:	9001      	str	r0, [sp, #4]
 800a534:	2b00      	cmp	r3, #0
 800a536:	f1a1 0404 	sub.w	r4, r1, #4
 800a53a:	bfb8      	it	lt
 800a53c:	18e4      	addlt	r4, r4, r3
 800a53e:	f000 fc95 	bl	800ae6c <__malloc_lock>
 800a542:	4a1e      	ldr	r2, [pc, #120]	; (800a5bc <_free_r+0x94>)
 800a544:	9801      	ldr	r0, [sp, #4]
 800a546:	6813      	ldr	r3, [r2, #0]
 800a548:	b933      	cbnz	r3, 800a558 <_free_r+0x30>
 800a54a:	6063      	str	r3, [r4, #4]
 800a54c:	6014      	str	r4, [r2, #0]
 800a54e:	b003      	add	sp, #12
 800a550:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 800a554:	f000 bc90 	b.w	800ae78 <__malloc_unlock>
 800a558:	42a3      	cmp	r3, r4
 800a55a:	d908      	bls.n	800a56e <_free_r+0x46>
 800a55c:	6825      	ldr	r5, [r4, #0]
 800a55e:	1961      	adds	r1, r4, r5
 800a560:	428b      	cmp	r3, r1
 800a562:	bf01      	itttt	eq
 800a564:	6819      	ldreq	r1, [r3, #0]
 800a566:	685b      	ldreq	r3, [r3, #4]
 800a568:	1949      	addeq	r1, r1, r5
 800a56a:	6021      	streq	r1, [r4, #0]
 800a56c:	e7ed      	b.n	800a54a <_free_r+0x22>
 800a56e:	461a      	mov	r2, r3
 800a570:	685b      	ldr	r3, [r3, #4]
 800a572:	b10b      	cbz	r3, 800a578 <_free_r+0x50>
 800a574:	42a3      	cmp	r3, r4
 800a576:	d9fa      	bls.n	800a56e <_free_r+0x46>
 800a578:	6811      	ldr	r1, [r2, #0]
 800a57a:	1855      	adds	r5, r2, r1
 800a57c:	42a5      	cmp	r5, r4
 800a57e:	d10b      	bne.n	800a598 <_free_r+0x70>
 800a580:	6824      	ldr	r4, [r4, #0]
 800a582:	4421      	add	r1, r4
 800a584:	1854      	adds	r4, r2, r1
 800a586:	42a3      	cmp	r3, r4
 800a588:	6011      	str	r1, [r2, #0]
 800a58a:	d1e0      	bne.n	800a54e <_free_r+0x26>
 800a58c:	681c      	ldr	r4, [r3, #0]
 800a58e:	685b      	ldr	r3, [r3, #4]
 800a590:	6053      	str	r3, [r2, #4]
 800a592:	4421      	add	r1, r4
 800a594:	6011      	str	r1, [r2, #0]
 800a596:	e7da      	b.n	800a54e <_free_r+0x26>
 800a598:	d902      	bls.n	800a5a0 <_free_r+0x78>
 800a59a:	230c      	movs	r3, #12
 800a59c:	6003      	str	r3, [r0, #0]
 800a59e:	e7d6      	b.n	800a54e <_free_r+0x26>
 800a5a0:	6825      	ldr	r5, [r4, #0]
 800a5a2:	1961      	adds	r1, r4, r5
 800a5a4:	428b      	cmp	r3, r1
 800a5a6:	bf04      	itt	eq
 800a5a8:	6819      	ldreq	r1, [r3, #0]
 800a5aa:	685b      	ldreq	r3, [r3, #4]
 800a5ac:	6063      	str	r3, [r4, #4]
 800a5ae:	bf04      	itt	eq
 800a5b0:	1949      	addeq	r1, r1, r5
 800a5b2:	6021      	streq	r1, [r4, #0]
 800a5b4:	6054      	str	r4, [r2, #4]
 800a5b6:	e7ca      	b.n	800a54e <_free_r+0x26>
 800a5b8:	b003      	add	sp, #12
 800a5ba:	bd30      	pop	{r4, r5, pc}
 800a5bc:	20001014 	.word	0x20001014

0800a5c0 <sbrk_aligned>:
 800a5c0:	b570      	push	{r4, r5, r6, lr}
 800a5c2:	4e0e      	ldr	r6, [pc, #56]	; (800a5fc <sbrk_aligned+0x3c>)
 800a5c4:	460c      	mov	r4, r1
 800a5c6:	6831      	ldr	r1, [r6, #0]
 800a5c8:	4605      	mov	r5, r0
 800a5ca:	b911      	cbnz	r1, 800a5d2 <sbrk_aligned+0x12>
 800a5cc:	f000 fb7c 	bl	800acc8 <_sbrk_r>
 800a5d0:	6030      	str	r0, [r6, #0]
 800a5d2:	4621      	mov	r1, r4
 800a5d4:	4628      	mov	r0, r5
 800a5d6:	f000 fb77 	bl	800acc8 <_sbrk_r>
 800a5da:	1c43      	adds	r3, r0, #1
 800a5dc:	d00a      	beq.n	800a5f4 <sbrk_aligned+0x34>
 800a5de:	1cc4      	adds	r4, r0, #3
 800a5e0:	f024 0403 	bic.w	r4, r4, #3
 800a5e4:	42a0      	cmp	r0, r4
 800a5e6:	d007      	beq.n	800a5f8 <sbrk_aligned+0x38>
 800a5e8:	1a21      	subs	r1, r4, r0
 800a5ea:	4628      	mov	r0, r5
 800a5ec:	f000 fb6c 	bl	800acc8 <_sbrk_r>
 800a5f0:	3001      	adds	r0, #1
 800a5f2:	d101      	bne.n	800a5f8 <sbrk_aligned+0x38>
 800a5f4:	f04f 34ff 	mov.w	r4, #4294967295
 800a5f8:	4620      	mov	r0, r4
 800a5fa:	bd70      	pop	{r4, r5, r6, pc}
 800a5fc:	20001018 	.word	0x20001018

0800a600 <_malloc_r>:
 800a600:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800a604:	1ccd      	adds	r5, r1, #3
 800a606:	f025 0503 	bic.w	r5, r5, #3
 800a60a:	3508      	adds	r5, #8
 800a60c:	2d0c      	cmp	r5, #12
 800a60e:	bf38      	it	cc
 800a610:	250c      	movcc	r5, #12
 800a612:	2d00      	cmp	r5, #0
 800a614:	4607      	mov	r7, r0
 800a616:	db01      	blt.n	800a61c <_malloc_r+0x1c>
 800a618:	42a9      	cmp	r1, r5
 800a61a:	d905      	bls.n	800a628 <_malloc_r+0x28>
 800a61c:	230c      	movs	r3, #12
 800a61e:	603b      	str	r3, [r7, #0]
 800a620:	2600      	movs	r6, #0
 800a622:	4630      	mov	r0, r6
 800a624:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800a628:	4e2e      	ldr	r6, [pc, #184]	; (800a6e4 <_malloc_r+0xe4>)
 800a62a:	f000 fc1f 	bl	800ae6c <__malloc_lock>
 800a62e:	6833      	ldr	r3, [r6, #0]
 800a630:	461c      	mov	r4, r3
 800a632:	bb34      	cbnz	r4, 800a682 <_malloc_r+0x82>
 800a634:	4629      	mov	r1, r5
 800a636:	4638      	mov	r0, r7
 800a638:	f7ff ffc2 	bl	800a5c0 <sbrk_aligned>
 800a63c:	1c43      	adds	r3, r0, #1
 800a63e:	4604      	mov	r4, r0
 800a640:	d14d      	bne.n	800a6de <_malloc_r+0xde>
 800a642:	6834      	ldr	r4, [r6, #0]
 800a644:	4626      	mov	r6, r4
 800a646:	2e00      	cmp	r6, #0
 800a648:	d140      	bne.n	800a6cc <_malloc_r+0xcc>
 800a64a:	6823      	ldr	r3, [r4, #0]
 800a64c:	4631      	mov	r1, r6
 800a64e:	4638      	mov	r0, r7
 800a650:	eb04 0803 	add.w	r8, r4, r3
 800a654:	f000 fb38 	bl	800acc8 <_sbrk_r>
 800a658:	4580      	cmp	r8, r0
 800a65a:	d13a      	bne.n	800a6d2 <_malloc_r+0xd2>
 800a65c:	6821      	ldr	r1, [r4, #0]
 800a65e:	3503      	adds	r5, #3
 800a660:	1a6d      	subs	r5, r5, r1
 800a662:	f025 0503 	bic.w	r5, r5, #3
 800a666:	3508      	adds	r5, #8
 800a668:	2d0c      	cmp	r5, #12
 800a66a:	bf38      	it	cc
 800a66c:	250c      	movcc	r5, #12
 800a66e:	4629      	mov	r1, r5
 800a670:	4638      	mov	r0, r7
 800a672:	f7ff ffa5 	bl	800a5c0 <sbrk_aligned>
 800a676:	3001      	adds	r0, #1
 800a678:	d02b      	beq.n	800a6d2 <_malloc_r+0xd2>
 800a67a:	6823      	ldr	r3, [r4, #0]
 800a67c:	442b      	add	r3, r5
 800a67e:	6023      	str	r3, [r4, #0]
 800a680:	e00e      	b.n	800a6a0 <_malloc_r+0xa0>
 800a682:	6822      	ldr	r2, [r4, #0]
 800a684:	1b52      	subs	r2, r2, r5
 800a686:	d41e      	bmi.n	800a6c6 <_malloc_r+0xc6>
 800a688:	2a0b      	cmp	r2, #11
 800a68a:	d916      	bls.n	800a6ba <_malloc_r+0xba>
 800a68c:	1961      	adds	r1, r4, r5
 800a68e:	42a3      	cmp	r3, r4
 800a690:	6025      	str	r5, [r4, #0]
 800a692:	bf18      	it	ne
 800a694:	6059      	strne	r1, [r3, #4]
 800a696:	6863      	ldr	r3, [r4, #4]
 800a698:	bf08      	it	eq
 800a69a:	6031      	streq	r1, [r6, #0]
 800a69c:	5162      	str	r2, [r4, r5]
 800a69e:	604b      	str	r3, [r1, #4]
 800a6a0:	4638      	mov	r0, r7
 800a6a2:	f104 060b 	add.w	r6, r4, #11
 800a6a6:	f000 fbe7 	bl	800ae78 <__malloc_unlock>
 800a6aa:	f026 0607 	bic.w	r6, r6, #7
 800a6ae:	1d23      	adds	r3, r4, #4
 800a6b0:	1af2      	subs	r2, r6, r3
 800a6b2:	d0b6      	beq.n	800a622 <_malloc_r+0x22>
 800a6b4:	1b9b      	subs	r3, r3, r6
 800a6b6:	50a3      	str	r3, [r4, r2]
 800a6b8:	e7b3      	b.n	800a622 <_malloc_r+0x22>
 800a6ba:	6862      	ldr	r2, [r4, #4]
 800a6bc:	42a3      	cmp	r3, r4
 800a6be:	bf0c      	ite	eq
 800a6c0:	6032      	streq	r2, [r6, #0]
 800a6c2:	605a      	strne	r2, [r3, #4]
 800a6c4:	e7ec      	b.n	800a6a0 <_malloc_r+0xa0>
 800a6c6:	4623      	mov	r3, r4
 800a6c8:	6864      	ldr	r4, [r4, #4]
 800a6ca:	e7b2      	b.n	800a632 <_malloc_r+0x32>
 800a6cc:	4634      	mov	r4, r6
 800a6ce:	6876      	ldr	r6, [r6, #4]
 800a6d0:	e7b9      	b.n	800a646 <_malloc_r+0x46>
 800a6d2:	230c      	movs	r3, #12
 800a6d4:	603b      	str	r3, [r7, #0]
 800a6d6:	4638      	mov	r0, r7
 800a6d8:	f000 fbce 	bl	800ae78 <__malloc_unlock>
 800a6dc:	e7a1      	b.n	800a622 <_malloc_r+0x22>
 800a6de:	6025      	str	r5, [r4, #0]
 800a6e0:	e7de      	b.n	800a6a0 <_malloc_r+0xa0>
 800a6e2:	bf00      	nop
 800a6e4:	20001014 	.word	0x20001014

0800a6e8 <__ssputs_r>:
 800a6e8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800a6ec:	688e      	ldr	r6, [r1, #8]
 800a6ee:	429e      	cmp	r6, r3
 800a6f0:	4682      	mov	sl, r0
 800a6f2:	460c      	mov	r4, r1
 800a6f4:	4690      	mov	r8, r2
 800a6f6:	461f      	mov	r7, r3
 800a6f8:	d838      	bhi.n	800a76c <__ssputs_r+0x84>
 800a6fa:	898a      	ldrh	r2, [r1, #12]
 800a6fc:	f412 6f90 	tst.w	r2, #1152	; 0x480
 800a700:	d032      	beq.n	800a768 <__ssputs_r+0x80>
 800a702:	6825      	ldr	r5, [r4, #0]
 800a704:	6909      	ldr	r1, [r1, #16]
 800a706:	eba5 0901 	sub.w	r9, r5, r1
 800a70a:	6965      	ldr	r5, [r4, #20]
 800a70c:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800a710:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 800a714:	3301      	adds	r3, #1
 800a716:	444b      	add	r3, r9
 800a718:	106d      	asrs	r5, r5, #1
 800a71a:	429d      	cmp	r5, r3
 800a71c:	bf38      	it	cc
 800a71e:	461d      	movcc	r5, r3
 800a720:	0553      	lsls	r3, r2, #21
 800a722:	d531      	bpl.n	800a788 <__ssputs_r+0xa0>
 800a724:	4629      	mov	r1, r5
 800a726:	f7ff ff6b 	bl	800a600 <_malloc_r>
 800a72a:	4606      	mov	r6, r0
 800a72c:	b950      	cbnz	r0, 800a744 <__ssputs_r+0x5c>
 800a72e:	230c      	movs	r3, #12
 800a730:	f8ca 3000 	str.w	r3, [sl]
 800a734:	89a3      	ldrh	r3, [r4, #12]
 800a736:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800a73a:	81a3      	strh	r3, [r4, #12]
 800a73c:	f04f 30ff 	mov.w	r0, #4294967295
 800a740:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800a744:	6921      	ldr	r1, [r4, #16]
 800a746:	464a      	mov	r2, r9
 800a748:	f000 fb68 	bl	800ae1c <memcpy>
 800a74c:	89a3      	ldrh	r3, [r4, #12]
 800a74e:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 800a752:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800a756:	81a3      	strh	r3, [r4, #12]
 800a758:	6126      	str	r6, [r4, #16]
 800a75a:	6165      	str	r5, [r4, #20]
 800a75c:	444e      	add	r6, r9
 800a75e:	eba5 0509 	sub.w	r5, r5, r9
 800a762:	6026      	str	r6, [r4, #0]
 800a764:	60a5      	str	r5, [r4, #8]
 800a766:	463e      	mov	r6, r7
 800a768:	42be      	cmp	r6, r7
 800a76a:	d900      	bls.n	800a76e <__ssputs_r+0x86>
 800a76c:	463e      	mov	r6, r7
 800a76e:	6820      	ldr	r0, [r4, #0]
 800a770:	4632      	mov	r2, r6
 800a772:	4641      	mov	r1, r8
 800a774:	f000 fb60 	bl	800ae38 <memmove>
 800a778:	68a3      	ldr	r3, [r4, #8]
 800a77a:	1b9b      	subs	r3, r3, r6
 800a77c:	60a3      	str	r3, [r4, #8]
 800a77e:	6823      	ldr	r3, [r4, #0]
 800a780:	4433      	add	r3, r6
 800a782:	6023      	str	r3, [r4, #0]
 800a784:	2000      	movs	r0, #0
 800a786:	e7db      	b.n	800a740 <__ssputs_r+0x58>
 800a788:	462a      	mov	r2, r5
 800a78a:	f000 fb7b 	bl	800ae84 <_realloc_r>
 800a78e:	4606      	mov	r6, r0
 800a790:	2800      	cmp	r0, #0
 800a792:	d1e1      	bne.n	800a758 <__ssputs_r+0x70>
 800a794:	6921      	ldr	r1, [r4, #16]
 800a796:	4650      	mov	r0, sl
 800a798:	f7ff fec6 	bl	800a528 <_free_r>
 800a79c:	e7c7      	b.n	800a72e <__ssputs_r+0x46>
	...

0800a7a0 <_svfiprintf_r>:
 800a7a0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a7a4:	4698      	mov	r8, r3
 800a7a6:	898b      	ldrh	r3, [r1, #12]
 800a7a8:	061b      	lsls	r3, r3, #24
 800a7aa:	b09d      	sub	sp, #116	; 0x74
 800a7ac:	4607      	mov	r7, r0
 800a7ae:	460d      	mov	r5, r1
 800a7b0:	4614      	mov	r4, r2
 800a7b2:	d50e      	bpl.n	800a7d2 <_svfiprintf_r+0x32>
 800a7b4:	690b      	ldr	r3, [r1, #16]
 800a7b6:	b963      	cbnz	r3, 800a7d2 <_svfiprintf_r+0x32>
 800a7b8:	2140      	movs	r1, #64	; 0x40
 800a7ba:	f7ff ff21 	bl	800a600 <_malloc_r>
 800a7be:	6028      	str	r0, [r5, #0]
 800a7c0:	6128      	str	r0, [r5, #16]
 800a7c2:	b920      	cbnz	r0, 800a7ce <_svfiprintf_r+0x2e>
 800a7c4:	230c      	movs	r3, #12
 800a7c6:	603b      	str	r3, [r7, #0]
 800a7c8:	f04f 30ff 	mov.w	r0, #4294967295
 800a7cc:	e0d1      	b.n	800a972 <_svfiprintf_r+0x1d2>
 800a7ce:	2340      	movs	r3, #64	; 0x40
 800a7d0:	616b      	str	r3, [r5, #20]
 800a7d2:	2300      	movs	r3, #0
 800a7d4:	9309      	str	r3, [sp, #36]	; 0x24
 800a7d6:	2320      	movs	r3, #32
 800a7d8:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800a7dc:	f8cd 800c 	str.w	r8, [sp, #12]
 800a7e0:	2330      	movs	r3, #48	; 0x30
 800a7e2:	f8df 81a8 	ldr.w	r8, [pc, #424]	; 800a98c <_svfiprintf_r+0x1ec>
 800a7e6:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800a7ea:	f04f 0901 	mov.w	r9, #1
 800a7ee:	4623      	mov	r3, r4
 800a7f0:	469a      	mov	sl, r3
 800a7f2:	f813 2b01 	ldrb.w	r2, [r3], #1
 800a7f6:	b10a      	cbz	r2, 800a7fc <_svfiprintf_r+0x5c>
 800a7f8:	2a25      	cmp	r2, #37	; 0x25
 800a7fa:	d1f9      	bne.n	800a7f0 <_svfiprintf_r+0x50>
 800a7fc:	ebba 0b04 	subs.w	fp, sl, r4
 800a800:	d00b      	beq.n	800a81a <_svfiprintf_r+0x7a>
 800a802:	465b      	mov	r3, fp
 800a804:	4622      	mov	r2, r4
 800a806:	4629      	mov	r1, r5
 800a808:	4638      	mov	r0, r7
 800a80a:	f7ff ff6d 	bl	800a6e8 <__ssputs_r>
 800a80e:	3001      	adds	r0, #1
 800a810:	f000 80aa 	beq.w	800a968 <_svfiprintf_r+0x1c8>
 800a814:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800a816:	445a      	add	r2, fp
 800a818:	9209      	str	r2, [sp, #36]	; 0x24
 800a81a:	f89a 3000 	ldrb.w	r3, [sl]
 800a81e:	2b00      	cmp	r3, #0
 800a820:	f000 80a2 	beq.w	800a968 <_svfiprintf_r+0x1c8>
 800a824:	2300      	movs	r3, #0
 800a826:	f04f 32ff 	mov.w	r2, #4294967295
 800a82a:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800a82e:	f10a 0a01 	add.w	sl, sl, #1
 800a832:	9304      	str	r3, [sp, #16]
 800a834:	9307      	str	r3, [sp, #28]
 800a836:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800a83a:	931a      	str	r3, [sp, #104]	; 0x68
 800a83c:	4654      	mov	r4, sl
 800a83e:	2205      	movs	r2, #5
 800a840:	f814 1b01 	ldrb.w	r1, [r4], #1
 800a844:	4851      	ldr	r0, [pc, #324]	; (800a98c <_svfiprintf_r+0x1ec>)
 800a846:	f7f5 fcd3 	bl	80001f0 <memchr>
 800a84a:	9a04      	ldr	r2, [sp, #16]
 800a84c:	b9d8      	cbnz	r0, 800a886 <_svfiprintf_r+0xe6>
 800a84e:	06d0      	lsls	r0, r2, #27
 800a850:	bf44      	itt	mi
 800a852:	2320      	movmi	r3, #32
 800a854:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800a858:	0711      	lsls	r1, r2, #28
 800a85a:	bf44      	itt	mi
 800a85c:	232b      	movmi	r3, #43	; 0x2b
 800a85e:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800a862:	f89a 3000 	ldrb.w	r3, [sl]
 800a866:	2b2a      	cmp	r3, #42	; 0x2a
 800a868:	d015      	beq.n	800a896 <_svfiprintf_r+0xf6>
 800a86a:	9a07      	ldr	r2, [sp, #28]
 800a86c:	4654      	mov	r4, sl
 800a86e:	2000      	movs	r0, #0
 800a870:	f04f 0c0a 	mov.w	ip, #10
 800a874:	4621      	mov	r1, r4
 800a876:	f811 3b01 	ldrb.w	r3, [r1], #1
 800a87a:	3b30      	subs	r3, #48	; 0x30
 800a87c:	2b09      	cmp	r3, #9
 800a87e:	d94e      	bls.n	800a91e <_svfiprintf_r+0x17e>
 800a880:	b1b0      	cbz	r0, 800a8b0 <_svfiprintf_r+0x110>
 800a882:	9207      	str	r2, [sp, #28]
 800a884:	e014      	b.n	800a8b0 <_svfiprintf_r+0x110>
 800a886:	eba0 0308 	sub.w	r3, r0, r8
 800a88a:	fa09 f303 	lsl.w	r3, r9, r3
 800a88e:	4313      	orrs	r3, r2
 800a890:	9304      	str	r3, [sp, #16]
 800a892:	46a2      	mov	sl, r4
 800a894:	e7d2      	b.n	800a83c <_svfiprintf_r+0x9c>
 800a896:	9b03      	ldr	r3, [sp, #12]
 800a898:	1d19      	adds	r1, r3, #4
 800a89a:	681b      	ldr	r3, [r3, #0]
 800a89c:	9103      	str	r1, [sp, #12]
 800a89e:	2b00      	cmp	r3, #0
 800a8a0:	bfbb      	ittet	lt
 800a8a2:	425b      	neglt	r3, r3
 800a8a4:	f042 0202 	orrlt.w	r2, r2, #2
 800a8a8:	9307      	strge	r3, [sp, #28]
 800a8aa:	9307      	strlt	r3, [sp, #28]
 800a8ac:	bfb8      	it	lt
 800a8ae:	9204      	strlt	r2, [sp, #16]
 800a8b0:	7823      	ldrb	r3, [r4, #0]
 800a8b2:	2b2e      	cmp	r3, #46	; 0x2e
 800a8b4:	d10c      	bne.n	800a8d0 <_svfiprintf_r+0x130>
 800a8b6:	7863      	ldrb	r3, [r4, #1]
 800a8b8:	2b2a      	cmp	r3, #42	; 0x2a
 800a8ba:	d135      	bne.n	800a928 <_svfiprintf_r+0x188>
 800a8bc:	9b03      	ldr	r3, [sp, #12]
 800a8be:	1d1a      	adds	r2, r3, #4
 800a8c0:	681b      	ldr	r3, [r3, #0]
 800a8c2:	9203      	str	r2, [sp, #12]
 800a8c4:	2b00      	cmp	r3, #0
 800a8c6:	bfb8      	it	lt
 800a8c8:	f04f 33ff 	movlt.w	r3, #4294967295
 800a8cc:	3402      	adds	r4, #2
 800a8ce:	9305      	str	r3, [sp, #20]
 800a8d0:	f8df a0c8 	ldr.w	sl, [pc, #200]	; 800a99c <_svfiprintf_r+0x1fc>
 800a8d4:	7821      	ldrb	r1, [r4, #0]
 800a8d6:	2203      	movs	r2, #3
 800a8d8:	4650      	mov	r0, sl
 800a8da:	f7f5 fc89 	bl	80001f0 <memchr>
 800a8de:	b140      	cbz	r0, 800a8f2 <_svfiprintf_r+0x152>
 800a8e0:	2340      	movs	r3, #64	; 0x40
 800a8e2:	eba0 000a 	sub.w	r0, r0, sl
 800a8e6:	fa03 f000 	lsl.w	r0, r3, r0
 800a8ea:	9b04      	ldr	r3, [sp, #16]
 800a8ec:	4303      	orrs	r3, r0
 800a8ee:	3401      	adds	r4, #1
 800a8f0:	9304      	str	r3, [sp, #16]
 800a8f2:	f814 1b01 	ldrb.w	r1, [r4], #1
 800a8f6:	4826      	ldr	r0, [pc, #152]	; (800a990 <_svfiprintf_r+0x1f0>)
 800a8f8:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800a8fc:	2206      	movs	r2, #6
 800a8fe:	f7f5 fc77 	bl	80001f0 <memchr>
 800a902:	2800      	cmp	r0, #0
 800a904:	d038      	beq.n	800a978 <_svfiprintf_r+0x1d8>
 800a906:	4b23      	ldr	r3, [pc, #140]	; (800a994 <_svfiprintf_r+0x1f4>)
 800a908:	bb1b      	cbnz	r3, 800a952 <_svfiprintf_r+0x1b2>
 800a90a:	9b03      	ldr	r3, [sp, #12]
 800a90c:	3307      	adds	r3, #7
 800a90e:	f023 0307 	bic.w	r3, r3, #7
 800a912:	3308      	adds	r3, #8
 800a914:	9303      	str	r3, [sp, #12]
 800a916:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800a918:	4433      	add	r3, r6
 800a91a:	9309      	str	r3, [sp, #36]	; 0x24
 800a91c:	e767      	b.n	800a7ee <_svfiprintf_r+0x4e>
 800a91e:	fb0c 3202 	mla	r2, ip, r2, r3
 800a922:	460c      	mov	r4, r1
 800a924:	2001      	movs	r0, #1
 800a926:	e7a5      	b.n	800a874 <_svfiprintf_r+0xd4>
 800a928:	2300      	movs	r3, #0
 800a92a:	3401      	adds	r4, #1
 800a92c:	9305      	str	r3, [sp, #20]
 800a92e:	4619      	mov	r1, r3
 800a930:	f04f 0c0a 	mov.w	ip, #10
 800a934:	4620      	mov	r0, r4
 800a936:	f810 2b01 	ldrb.w	r2, [r0], #1
 800a93a:	3a30      	subs	r2, #48	; 0x30
 800a93c:	2a09      	cmp	r2, #9
 800a93e:	d903      	bls.n	800a948 <_svfiprintf_r+0x1a8>
 800a940:	2b00      	cmp	r3, #0
 800a942:	d0c5      	beq.n	800a8d0 <_svfiprintf_r+0x130>
 800a944:	9105      	str	r1, [sp, #20]
 800a946:	e7c3      	b.n	800a8d0 <_svfiprintf_r+0x130>
 800a948:	fb0c 2101 	mla	r1, ip, r1, r2
 800a94c:	4604      	mov	r4, r0
 800a94e:	2301      	movs	r3, #1
 800a950:	e7f0      	b.n	800a934 <_svfiprintf_r+0x194>
 800a952:	ab03      	add	r3, sp, #12
 800a954:	9300      	str	r3, [sp, #0]
 800a956:	462a      	mov	r2, r5
 800a958:	4b0f      	ldr	r3, [pc, #60]	; (800a998 <_svfiprintf_r+0x1f8>)
 800a95a:	a904      	add	r1, sp, #16
 800a95c:	4638      	mov	r0, r7
 800a95e:	f3af 8000 	nop.w
 800a962:	1c42      	adds	r2, r0, #1
 800a964:	4606      	mov	r6, r0
 800a966:	d1d6      	bne.n	800a916 <_svfiprintf_r+0x176>
 800a968:	89ab      	ldrh	r3, [r5, #12]
 800a96a:	065b      	lsls	r3, r3, #25
 800a96c:	f53f af2c 	bmi.w	800a7c8 <_svfiprintf_r+0x28>
 800a970:	9809      	ldr	r0, [sp, #36]	; 0x24
 800a972:	b01d      	add	sp, #116	; 0x74
 800a974:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a978:	ab03      	add	r3, sp, #12
 800a97a:	9300      	str	r3, [sp, #0]
 800a97c:	462a      	mov	r2, r5
 800a97e:	4b06      	ldr	r3, [pc, #24]	; (800a998 <_svfiprintf_r+0x1f8>)
 800a980:	a904      	add	r1, sp, #16
 800a982:	4638      	mov	r0, r7
 800a984:	f000 f87a 	bl	800aa7c <_printf_i>
 800a988:	e7eb      	b.n	800a962 <_svfiprintf_r+0x1c2>
 800a98a:	bf00      	nop
 800a98c:	0800b114 	.word	0x0800b114
 800a990:	0800b11e 	.word	0x0800b11e
 800a994:	00000000 	.word	0x00000000
 800a998:	0800a6e9 	.word	0x0800a6e9
 800a99c:	0800b11a 	.word	0x0800b11a

0800a9a0 <_printf_common>:
 800a9a0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800a9a4:	4616      	mov	r6, r2
 800a9a6:	4699      	mov	r9, r3
 800a9a8:	688a      	ldr	r2, [r1, #8]
 800a9aa:	690b      	ldr	r3, [r1, #16]
 800a9ac:	f8dd 8020 	ldr.w	r8, [sp, #32]
 800a9b0:	4293      	cmp	r3, r2
 800a9b2:	bfb8      	it	lt
 800a9b4:	4613      	movlt	r3, r2
 800a9b6:	6033      	str	r3, [r6, #0]
 800a9b8:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 800a9bc:	4607      	mov	r7, r0
 800a9be:	460c      	mov	r4, r1
 800a9c0:	b10a      	cbz	r2, 800a9c6 <_printf_common+0x26>
 800a9c2:	3301      	adds	r3, #1
 800a9c4:	6033      	str	r3, [r6, #0]
 800a9c6:	6823      	ldr	r3, [r4, #0]
 800a9c8:	0699      	lsls	r1, r3, #26
 800a9ca:	bf42      	ittt	mi
 800a9cc:	6833      	ldrmi	r3, [r6, #0]
 800a9ce:	3302      	addmi	r3, #2
 800a9d0:	6033      	strmi	r3, [r6, #0]
 800a9d2:	6825      	ldr	r5, [r4, #0]
 800a9d4:	f015 0506 	ands.w	r5, r5, #6
 800a9d8:	d106      	bne.n	800a9e8 <_printf_common+0x48>
 800a9da:	f104 0a19 	add.w	sl, r4, #25
 800a9de:	68e3      	ldr	r3, [r4, #12]
 800a9e0:	6832      	ldr	r2, [r6, #0]
 800a9e2:	1a9b      	subs	r3, r3, r2
 800a9e4:	42ab      	cmp	r3, r5
 800a9e6:	dc26      	bgt.n	800aa36 <_printf_common+0x96>
 800a9e8:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 800a9ec:	1e13      	subs	r3, r2, #0
 800a9ee:	6822      	ldr	r2, [r4, #0]
 800a9f0:	bf18      	it	ne
 800a9f2:	2301      	movne	r3, #1
 800a9f4:	0692      	lsls	r2, r2, #26
 800a9f6:	d42b      	bmi.n	800aa50 <_printf_common+0xb0>
 800a9f8:	f104 0243 	add.w	r2, r4, #67	; 0x43
 800a9fc:	4649      	mov	r1, r9
 800a9fe:	4638      	mov	r0, r7
 800aa00:	47c0      	blx	r8
 800aa02:	3001      	adds	r0, #1
 800aa04:	d01e      	beq.n	800aa44 <_printf_common+0xa4>
 800aa06:	6823      	ldr	r3, [r4, #0]
 800aa08:	68e5      	ldr	r5, [r4, #12]
 800aa0a:	6832      	ldr	r2, [r6, #0]
 800aa0c:	f003 0306 	and.w	r3, r3, #6
 800aa10:	2b04      	cmp	r3, #4
 800aa12:	bf08      	it	eq
 800aa14:	1aad      	subeq	r5, r5, r2
 800aa16:	68a3      	ldr	r3, [r4, #8]
 800aa18:	6922      	ldr	r2, [r4, #16]
 800aa1a:	bf0c      	ite	eq
 800aa1c:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800aa20:	2500      	movne	r5, #0
 800aa22:	4293      	cmp	r3, r2
 800aa24:	bfc4      	itt	gt
 800aa26:	1a9b      	subgt	r3, r3, r2
 800aa28:	18ed      	addgt	r5, r5, r3
 800aa2a:	2600      	movs	r6, #0
 800aa2c:	341a      	adds	r4, #26
 800aa2e:	42b5      	cmp	r5, r6
 800aa30:	d11a      	bne.n	800aa68 <_printf_common+0xc8>
 800aa32:	2000      	movs	r0, #0
 800aa34:	e008      	b.n	800aa48 <_printf_common+0xa8>
 800aa36:	2301      	movs	r3, #1
 800aa38:	4652      	mov	r2, sl
 800aa3a:	4649      	mov	r1, r9
 800aa3c:	4638      	mov	r0, r7
 800aa3e:	47c0      	blx	r8
 800aa40:	3001      	adds	r0, #1
 800aa42:	d103      	bne.n	800aa4c <_printf_common+0xac>
 800aa44:	f04f 30ff 	mov.w	r0, #4294967295
 800aa48:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800aa4c:	3501      	adds	r5, #1
 800aa4e:	e7c6      	b.n	800a9de <_printf_common+0x3e>
 800aa50:	18e1      	adds	r1, r4, r3
 800aa52:	1c5a      	adds	r2, r3, #1
 800aa54:	2030      	movs	r0, #48	; 0x30
 800aa56:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 800aa5a:	4422      	add	r2, r4
 800aa5c:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 800aa60:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 800aa64:	3302      	adds	r3, #2
 800aa66:	e7c7      	b.n	800a9f8 <_printf_common+0x58>
 800aa68:	2301      	movs	r3, #1
 800aa6a:	4622      	mov	r2, r4
 800aa6c:	4649      	mov	r1, r9
 800aa6e:	4638      	mov	r0, r7
 800aa70:	47c0      	blx	r8
 800aa72:	3001      	adds	r0, #1
 800aa74:	d0e6      	beq.n	800aa44 <_printf_common+0xa4>
 800aa76:	3601      	adds	r6, #1
 800aa78:	e7d9      	b.n	800aa2e <_printf_common+0x8e>
	...

0800aa7c <_printf_i>:
 800aa7c:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800aa80:	7e0f      	ldrb	r7, [r1, #24]
 800aa82:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 800aa84:	2f78      	cmp	r7, #120	; 0x78
 800aa86:	4691      	mov	r9, r2
 800aa88:	4680      	mov	r8, r0
 800aa8a:	460c      	mov	r4, r1
 800aa8c:	469a      	mov	sl, r3
 800aa8e:	f101 0243 	add.w	r2, r1, #67	; 0x43
 800aa92:	d807      	bhi.n	800aaa4 <_printf_i+0x28>
 800aa94:	2f62      	cmp	r7, #98	; 0x62
 800aa96:	d80a      	bhi.n	800aaae <_printf_i+0x32>
 800aa98:	2f00      	cmp	r7, #0
 800aa9a:	f000 80d8 	beq.w	800ac4e <_printf_i+0x1d2>
 800aa9e:	2f58      	cmp	r7, #88	; 0x58
 800aaa0:	f000 80a3 	beq.w	800abea <_printf_i+0x16e>
 800aaa4:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800aaa8:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 800aaac:	e03a      	b.n	800ab24 <_printf_i+0xa8>
 800aaae:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 800aab2:	2b15      	cmp	r3, #21
 800aab4:	d8f6      	bhi.n	800aaa4 <_printf_i+0x28>
 800aab6:	a101      	add	r1, pc, #4	; (adr r1, 800aabc <_printf_i+0x40>)
 800aab8:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 800aabc:	0800ab15 	.word	0x0800ab15
 800aac0:	0800ab29 	.word	0x0800ab29
 800aac4:	0800aaa5 	.word	0x0800aaa5
 800aac8:	0800aaa5 	.word	0x0800aaa5
 800aacc:	0800aaa5 	.word	0x0800aaa5
 800aad0:	0800aaa5 	.word	0x0800aaa5
 800aad4:	0800ab29 	.word	0x0800ab29
 800aad8:	0800aaa5 	.word	0x0800aaa5
 800aadc:	0800aaa5 	.word	0x0800aaa5
 800aae0:	0800aaa5 	.word	0x0800aaa5
 800aae4:	0800aaa5 	.word	0x0800aaa5
 800aae8:	0800ac35 	.word	0x0800ac35
 800aaec:	0800ab59 	.word	0x0800ab59
 800aaf0:	0800ac17 	.word	0x0800ac17
 800aaf4:	0800aaa5 	.word	0x0800aaa5
 800aaf8:	0800aaa5 	.word	0x0800aaa5
 800aafc:	0800ac57 	.word	0x0800ac57
 800ab00:	0800aaa5 	.word	0x0800aaa5
 800ab04:	0800ab59 	.word	0x0800ab59
 800ab08:	0800aaa5 	.word	0x0800aaa5
 800ab0c:	0800aaa5 	.word	0x0800aaa5
 800ab10:	0800ac1f 	.word	0x0800ac1f
 800ab14:	682b      	ldr	r3, [r5, #0]
 800ab16:	1d1a      	adds	r2, r3, #4
 800ab18:	681b      	ldr	r3, [r3, #0]
 800ab1a:	602a      	str	r2, [r5, #0]
 800ab1c:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800ab20:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 800ab24:	2301      	movs	r3, #1
 800ab26:	e0a3      	b.n	800ac70 <_printf_i+0x1f4>
 800ab28:	6820      	ldr	r0, [r4, #0]
 800ab2a:	6829      	ldr	r1, [r5, #0]
 800ab2c:	0606      	lsls	r6, r0, #24
 800ab2e:	f101 0304 	add.w	r3, r1, #4
 800ab32:	d50a      	bpl.n	800ab4a <_printf_i+0xce>
 800ab34:	680e      	ldr	r6, [r1, #0]
 800ab36:	602b      	str	r3, [r5, #0]
 800ab38:	2e00      	cmp	r6, #0
 800ab3a:	da03      	bge.n	800ab44 <_printf_i+0xc8>
 800ab3c:	232d      	movs	r3, #45	; 0x2d
 800ab3e:	4276      	negs	r6, r6
 800ab40:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800ab44:	485e      	ldr	r0, [pc, #376]	; (800acc0 <_printf_i+0x244>)
 800ab46:	230a      	movs	r3, #10
 800ab48:	e019      	b.n	800ab7e <_printf_i+0x102>
 800ab4a:	680e      	ldr	r6, [r1, #0]
 800ab4c:	602b      	str	r3, [r5, #0]
 800ab4e:	f010 0f40 	tst.w	r0, #64	; 0x40
 800ab52:	bf18      	it	ne
 800ab54:	b236      	sxthne	r6, r6
 800ab56:	e7ef      	b.n	800ab38 <_printf_i+0xbc>
 800ab58:	682b      	ldr	r3, [r5, #0]
 800ab5a:	6820      	ldr	r0, [r4, #0]
 800ab5c:	1d19      	adds	r1, r3, #4
 800ab5e:	6029      	str	r1, [r5, #0]
 800ab60:	0601      	lsls	r1, r0, #24
 800ab62:	d501      	bpl.n	800ab68 <_printf_i+0xec>
 800ab64:	681e      	ldr	r6, [r3, #0]
 800ab66:	e002      	b.n	800ab6e <_printf_i+0xf2>
 800ab68:	0646      	lsls	r6, r0, #25
 800ab6a:	d5fb      	bpl.n	800ab64 <_printf_i+0xe8>
 800ab6c:	881e      	ldrh	r6, [r3, #0]
 800ab6e:	4854      	ldr	r0, [pc, #336]	; (800acc0 <_printf_i+0x244>)
 800ab70:	2f6f      	cmp	r7, #111	; 0x6f
 800ab72:	bf0c      	ite	eq
 800ab74:	2308      	moveq	r3, #8
 800ab76:	230a      	movne	r3, #10
 800ab78:	2100      	movs	r1, #0
 800ab7a:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 800ab7e:	6865      	ldr	r5, [r4, #4]
 800ab80:	60a5      	str	r5, [r4, #8]
 800ab82:	2d00      	cmp	r5, #0
 800ab84:	bfa2      	ittt	ge
 800ab86:	6821      	ldrge	r1, [r4, #0]
 800ab88:	f021 0104 	bicge.w	r1, r1, #4
 800ab8c:	6021      	strge	r1, [r4, #0]
 800ab8e:	b90e      	cbnz	r6, 800ab94 <_printf_i+0x118>
 800ab90:	2d00      	cmp	r5, #0
 800ab92:	d04d      	beq.n	800ac30 <_printf_i+0x1b4>
 800ab94:	4615      	mov	r5, r2
 800ab96:	fbb6 f1f3 	udiv	r1, r6, r3
 800ab9a:	fb03 6711 	mls	r7, r3, r1, r6
 800ab9e:	5dc7      	ldrb	r7, [r0, r7]
 800aba0:	f805 7d01 	strb.w	r7, [r5, #-1]!
 800aba4:	4637      	mov	r7, r6
 800aba6:	42bb      	cmp	r3, r7
 800aba8:	460e      	mov	r6, r1
 800abaa:	d9f4      	bls.n	800ab96 <_printf_i+0x11a>
 800abac:	2b08      	cmp	r3, #8
 800abae:	d10b      	bne.n	800abc8 <_printf_i+0x14c>
 800abb0:	6823      	ldr	r3, [r4, #0]
 800abb2:	07de      	lsls	r6, r3, #31
 800abb4:	d508      	bpl.n	800abc8 <_printf_i+0x14c>
 800abb6:	6923      	ldr	r3, [r4, #16]
 800abb8:	6861      	ldr	r1, [r4, #4]
 800abba:	4299      	cmp	r1, r3
 800abbc:	bfde      	ittt	le
 800abbe:	2330      	movle	r3, #48	; 0x30
 800abc0:	f805 3c01 	strble.w	r3, [r5, #-1]
 800abc4:	f105 35ff 	addle.w	r5, r5, #4294967295
 800abc8:	1b52      	subs	r2, r2, r5
 800abca:	6122      	str	r2, [r4, #16]
 800abcc:	f8cd a000 	str.w	sl, [sp]
 800abd0:	464b      	mov	r3, r9
 800abd2:	aa03      	add	r2, sp, #12
 800abd4:	4621      	mov	r1, r4
 800abd6:	4640      	mov	r0, r8
 800abd8:	f7ff fee2 	bl	800a9a0 <_printf_common>
 800abdc:	3001      	adds	r0, #1
 800abde:	d14c      	bne.n	800ac7a <_printf_i+0x1fe>
 800abe0:	f04f 30ff 	mov.w	r0, #4294967295
 800abe4:	b004      	add	sp, #16
 800abe6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800abea:	4835      	ldr	r0, [pc, #212]	; (800acc0 <_printf_i+0x244>)
 800abec:	f881 7045 	strb.w	r7, [r1, #69]	; 0x45
 800abf0:	6829      	ldr	r1, [r5, #0]
 800abf2:	6823      	ldr	r3, [r4, #0]
 800abf4:	f851 6b04 	ldr.w	r6, [r1], #4
 800abf8:	6029      	str	r1, [r5, #0]
 800abfa:	061d      	lsls	r5, r3, #24
 800abfc:	d514      	bpl.n	800ac28 <_printf_i+0x1ac>
 800abfe:	07df      	lsls	r7, r3, #31
 800ac00:	bf44      	itt	mi
 800ac02:	f043 0320 	orrmi.w	r3, r3, #32
 800ac06:	6023      	strmi	r3, [r4, #0]
 800ac08:	b91e      	cbnz	r6, 800ac12 <_printf_i+0x196>
 800ac0a:	6823      	ldr	r3, [r4, #0]
 800ac0c:	f023 0320 	bic.w	r3, r3, #32
 800ac10:	6023      	str	r3, [r4, #0]
 800ac12:	2310      	movs	r3, #16
 800ac14:	e7b0      	b.n	800ab78 <_printf_i+0xfc>
 800ac16:	6823      	ldr	r3, [r4, #0]
 800ac18:	f043 0320 	orr.w	r3, r3, #32
 800ac1c:	6023      	str	r3, [r4, #0]
 800ac1e:	2378      	movs	r3, #120	; 0x78
 800ac20:	4828      	ldr	r0, [pc, #160]	; (800acc4 <_printf_i+0x248>)
 800ac22:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 800ac26:	e7e3      	b.n	800abf0 <_printf_i+0x174>
 800ac28:	0659      	lsls	r1, r3, #25
 800ac2a:	bf48      	it	mi
 800ac2c:	b2b6      	uxthmi	r6, r6
 800ac2e:	e7e6      	b.n	800abfe <_printf_i+0x182>
 800ac30:	4615      	mov	r5, r2
 800ac32:	e7bb      	b.n	800abac <_printf_i+0x130>
 800ac34:	682b      	ldr	r3, [r5, #0]
 800ac36:	6826      	ldr	r6, [r4, #0]
 800ac38:	6961      	ldr	r1, [r4, #20]
 800ac3a:	1d18      	adds	r0, r3, #4
 800ac3c:	6028      	str	r0, [r5, #0]
 800ac3e:	0635      	lsls	r5, r6, #24
 800ac40:	681b      	ldr	r3, [r3, #0]
 800ac42:	d501      	bpl.n	800ac48 <_printf_i+0x1cc>
 800ac44:	6019      	str	r1, [r3, #0]
 800ac46:	e002      	b.n	800ac4e <_printf_i+0x1d2>
 800ac48:	0670      	lsls	r0, r6, #25
 800ac4a:	d5fb      	bpl.n	800ac44 <_printf_i+0x1c8>
 800ac4c:	8019      	strh	r1, [r3, #0]
 800ac4e:	2300      	movs	r3, #0
 800ac50:	6123      	str	r3, [r4, #16]
 800ac52:	4615      	mov	r5, r2
 800ac54:	e7ba      	b.n	800abcc <_printf_i+0x150>
 800ac56:	682b      	ldr	r3, [r5, #0]
 800ac58:	1d1a      	adds	r2, r3, #4
 800ac5a:	602a      	str	r2, [r5, #0]
 800ac5c:	681d      	ldr	r5, [r3, #0]
 800ac5e:	6862      	ldr	r2, [r4, #4]
 800ac60:	2100      	movs	r1, #0
 800ac62:	4628      	mov	r0, r5
 800ac64:	f7f5 fac4 	bl	80001f0 <memchr>
 800ac68:	b108      	cbz	r0, 800ac6e <_printf_i+0x1f2>
 800ac6a:	1b40      	subs	r0, r0, r5
 800ac6c:	6060      	str	r0, [r4, #4]
 800ac6e:	6863      	ldr	r3, [r4, #4]
 800ac70:	6123      	str	r3, [r4, #16]
 800ac72:	2300      	movs	r3, #0
 800ac74:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800ac78:	e7a8      	b.n	800abcc <_printf_i+0x150>
 800ac7a:	6923      	ldr	r3, [r4, #16]
 800ac7c:	462a      	mov	r2, r5
 800ac7e:	4649      	mov	r1, r9
 800ac80:	4640      	mov	r0, r8
 800ac82:	47d0      	blx	sl
 800ac84:	3001      	adds	r0, #1
 800ac86:	d0ab      	beq.n	800abe0 <_printf_i+0x164>
 800ac88:	6823      	ldr	r3, [r4, #0]
 800ac8a:	079b      	lsls	r3, r3, #30
 800ac8c:	d413      	bmi.n	800acb6 <_printf_i+0x23a>
 800ac8e:	68e0      	ldr	r0, [r4, #12]
 800ac90:	9b03      	ldr	r3, [sp, #12]
 800ac92:	4298      	cmp	r0, r3
 800ac94:	bfb8      	it	lt
 800ac96:	4618      	movlt	r0, r3
 800ac98:	e7a4      	b.n	800abe4 <_printf_i+0x168>
 800ac9a:	2301      	movs	r3, #1
 800ac9c:	4632      	mov	r2, r6
 800ac9e:	4649      	mov	r1, r9
 800aca0:	4640      	mov	r0, r8
 800aca2:	47d0      	blx	sl
 800aca4:	3001      	adds	r0, #1
 800aca6:	d09b      	beq.n	800abe0 <_printf_i+0x164>
 800aca8:	3501      	adds	r5, #1
 800acaa:	68e3      	ldr	r3, [r4, #12]
 800acac:	9903      	ldr	r1, [sp, #12]
 800acae:	1a5b      	subs	r3, r3, r1
 800acb0:	42ab      	cmp	r3, r5
 800acb2:	dcf2      	bgt.n	800ac9a <_printf_i+0x21e>
 800acb4:	e7eb      	b.n	800ac8e <_printf_i+0x212>
 800acb6:	2500      	movs	r5, #0
 800acb8:	f104 0619 	add.w	r6, r4, #25
 800acbc:	e7f5      	b.n	800acaa <_printf_i+0x22e>
 800acbe:	bf00      	nop
 800acc0:	0800b125 	.word	0x0800b125
 800acc4:	0800b136 	.word	0x0800b136

0800acc8 <_sbrk_r>:
 800acc8:	b538      	push	{r3, r4, r5, lr}
 800acca:	4d06      	ldr	r5, [pc, #24]	; (800ace4 <_sbrk_r+0x1c>)
 800accc:	2300      	movs	r3, #0
 800acce:	4604      	mov	r4, r0
 800acd0:	4608      	mov	r0, r1
 800acd2:	602b      	str	r3, [r5, #0]
 800acd4:	f7f7 ff7a 	bl	8002bcc <_sbrk>
 800acd8:	1c43      	adds	r3, r0, #1
 800acda:	d102      	bne.n	800ace2 <_sbrk_r+0x1a>
 800acdc:	682b      	ldr	r3, [r5, #0]
 800acde:	b103      	cbz	r3, 800ace2 <_sbrk_r+0x1a>
 800ace0:	6023      	str	r3, [r4, #0]
 800ace2:	bd38      	pop	{r3, r4, r5, pc}
 800ace4:	2000101c 	.word	0x2000101c

0800ace8 <__sread>:
 800ace8:	b510      	push	{r4, lr}
 800acea:	460c      	mov	r4, r1
 800acec:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800acf0:	f000 f8f8 	bl	800aee4 <_read_r>
 800acf4:	2800      	cmp	r0, #0
 800acf6:	bfab      	itete	ge
 800acf8:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 800acfa:	89a3      	ldrhlt	r3, [r4, #12]
 800acfc:	181b      	addge	r3, r3, r0
 800acfe:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 800ad02:	bfac      	ite	ge
 800ad04:	6563      	strge	r3, [r4, #84]	; 0x54
 800ad06:	81a3      	strhlt	r3, [r4, #12]
 800ad08:	bd10      	pop	{r4, pc}

0800ad0a <__swrite>:
 800ad0a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800ad0e:	461f      	mov	r7, r3
 800ad10:	898b      	ldrh	r3, [r1, #12]
 800ad12:	05db      	lsls	r3, r3, #23
 800ad14:	4605      	mov	r5, r0
 800ad16:	460c      	mov	r4, r1
 800ad18:	4616      	mov	r6, r2
 800ad1a:	d505      	bpl.n	800ad28 <__swrite+0x1e>
 800ad1c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800ad20:	2302      	movs	r3, #2
 800ad22:	2200      	movs	r2, #0
 800ad24:	f000 f868 	bl	800adf8 <_lseek_r>
 800ad28:	89a3      	ldrh	r3, [r4, #12]
 800ad2a:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800ad2e:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800ad32:	81a3      	strh	r3, [r4, #12]
 800ad34:	4632      	mov	r2, r6
 800ad36:	463b      	mov	r3, r7
 800ad38:	4628      	mov	r0, r5
 800ad3a:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800ad3e:	f000 b817 	b.w	800ad70 <_write_r>

0800ad42 <__sseek>:
 800ad42:	b510      	push	{r4, lr}
 800ad44:	460c      	mov	r4, r1
 800ad46:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800ad4a:	f000 f855 	bl	800adf8 <_lseek_r>
 800ad4e:	1c43      	adds	r3, r0, #1
 800ad50:	89a3      	ldrh	r3, [r4, #12]
 800ad52:	bf15      	itete	ne
 800ad54:	6560      	strne	r0, [r4, #84]	; 0x54
 800ad56:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 800ad5a:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 800ad5e:	81a3      	strheq	r3, [r4, #12]
 800ad60:	bf18      	it	ne
 800ad62:	81a3      	strhne	r3, [r4, #12]
 800ad64:	bd10      	pop	{r4, pc}

0800ad66 <__sclose>:
 800ad66:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800ad6a:	f000 b813 	b.w	800ad94 <_close_r>
	...

0800ad70 <_write_r>:
 800ad70:	b538      	push	{r3, r4, r5, lr}
 800ad72:	4d07      	ldr	r5, [pc, #28]	; (800ad90 <_write_r+0x20>)
 800ad74:	4604      	mov	r4, r0
 800ad76:	4608      	mov	r0, r1
 800ad78:	4611      	mov	r1, r2
 800ad7a:	2200      	movs	r2, #0
 800ad7c:	602a      	str	r2, [r5, #0]
 800ad7e:	461a      	mov	r2, r3
 800ad80:	f7f7 fed3 	bl	8002b2a <_write>
 800ad84:	1c43      	adds	r3, r0, #1
 800ad86:	d102      	bne.n	800ad8e <_write_r+0x1e>
 800ad88:	682b      	ldr	r3, [r5, #0]
 800ad8a:	b103      	cbz	r3, 800ad8e <_write_r+0x1e>
 800ad8c:	6023      	str	r3, [r4, #0]
 800ad8e:	bd38      	pop	{r3, r4, r5, pc}
 800ad90:	2000101c 	.word	0x2000101c

0800ad94 <_close_r>:
 800ad94:	b538      	push	{r3, r4, r5, lr}
 800ad96:	4d06      	ldr	r5, [pc, #24]	; (800adb0 <_close_r+0x1c>)
 800ad98:	2300      	movs	r3, #0
 800ad9a:	4604      	mov	r4, r0
 800ad9c:	4608      	mov	r0, r1
 800ad9e:	602b      	str	r3, [r5, #0]
 800ada0:	f7f7 fedf 	bl	8002b62 <_close>
 800ada4:	1c43      	adds	r3, r0, #1
 800ada6:	d102      	bne.n	800adae <_close_r+0x1a>
 800ada8:	682b      	ldr	r3, [r5, #0]
 800adaa:	b103      	cbz	r3, 800adae <_close_r+0x1a>
 800adac:	6023      	str	r3, [r4, #0]
 800adae:	bd38      	pop	{r3, r4, r5, pc}
 800adb0:	2000101c 	.word	0x2000101c

0800adb4 <_fstat_r>:
 800adb4:	b538      	push	{r3, r4, r5, lr}
 800adb6:	4d07      	ldr	r5, [pc, #28]	; (800add4 <_fstat_r+0x20>)
 800adb8:	2300      	movs	r3, #0
 800adba:	4604      	mov	r4, r0
 800adbc:	4608      	mov	r0, r1
 800adbe:	4611      	mov	r1, r2
 800adc0:	602b      	str	r3, [r5, #0]
 800adc2:	f7f7 feda 	bl	8002b7a <_fstat>
 800adc6:	1c43      	adds	r3, r0, #1
 800adc8:	d102      	bne.n	800add0 <_fstat_r+0x1c>
 800adca:	682b      	ldr	r3, [r5, #0]
 800adcc:	b103      	cbz	r3, 800add0 <_fstat_r+0x1c>
 800adce:	6023      	str	r3, [r4, #0]
 800add0:	bd38      	pop	{r3, r4, r5, pc}
 800add2:	bf00      	nop
 800add4:	2000101c 	.word	0x2000101c

0800add8 <_isatty_r>:
 800add8:	b538      	push	{r3, r4, r5, lr}
 800adda:	4d06      	ldr	r5, [pc, #24]	; (800adf4 <_isatty_r+0x1c>)
 800addc:	2300      	movs	r3, #0
 800adde:	4604      	mov	r4, r0
 800ade0:	4608      	mov	r0, r1
 800ade2:	602b      	str	r3, [r5, #0]
 800ade4:	f7f7 fed9 	bl	8002b9a <_isatty>
 800ade8:	1c43      	adds	r3, r0, #1
 800adea:	d102      	bne.n	800adf2 <_isatty_r+0x1a>
 800adec:	682b      	ldr	r3, [r5, #0]
 800adee:	b103      	cbz	r3, 800adf2 <_isatty_r+0x1a>
 800adf0:	6023      	str	r3, [r4, #0]
 800adf2:	bd38      	pop	{r3, r4, r5, pc}
 800adf4:	2000101c 	.word	0x2000101c

0800adf8 <_lseek_r>:
 800adf8:	b538      	push	{r3, r4, r5, lr}
 800adfa:	4d07      	ldr	r5, [pc, #28]	; (800ae18 <_lseek_r+0x20>)
 800adfc:	4604      	mov	r4, r0
 800adfe:	4608      	mov	r0, r1
 800ae00:	4611      	mov	r1, r2
 800ae02:	2200      	movs	r2, #0
 800ae04:	602a      	str	r2, [r5, #0]
 800ae06:	461a      	mov	r2, r3
 800ae08:	f7f7 fed2 	bl	8002bb0 <_lseek>
 800ae0c:	1c43      	adds	r3, r0, #1
 800ae0e:	d102      	bne.n	800ae16 <_lseek_r+0x1e>
 800ae10:	682b      	ldr	r3, [r5, #0]
 800ae12:	b103      	cbz	r3, 800ae16 <_lseek_r+0x1e>
 800ae14:	6023      	str	r3, [r4, #0]
 800ae16:	bd38      	pop	{r3, r4, r5, pc}
 800ae18:	2000101c 	.word	0x2000101c

0800ae1c <memcpy>:
 800ae1c:	440a      	add	r2, r1
 800ae1e:	4291      	cmp	r1, r2
 800ae20:	f100 33ff 	add.w	r3, r0, #4294967295
 800ae24:	d100      	bne.n	800ae28 <memcpy+0xc>
 800ae26:	4770      	bx	lr
 800ae28:	b510      	push	{r4, lr}
 800ae2a:	f811 4b01 	ldrb.w	r4, [r1], #1
 800ae2e:	f803 4f01 	strb.w	r4, [r3, #1]!
 800ae32:	4291      	cmp	r1, r2
 800ae34:	d1f9      	bne.n	800ae2a <memcpy+0xe>
 800ae36:	bd10      	pop	{r4, pc}

0800ae38 <memmove>:
 800ae38:	4288      	cmp	r0, r1
 800ae3a:	b510      	push	{r4, lr}
 800ae3c:	eb01 0402 	add.w	r4, r1, r2
 800ae40:	d902      	bls.n	800ae48 <memmove+0x10>
 800ae42:	4284      	cmp	r4, r0
 800ae44:	4623      	mov	r3, r4
 800ae46:	d807      	bhi.n	800ae58 <memmove+0x20>
 800ae48:	1e43      	subs	r3, r0, #1
 800ae4a:	42a1      	cmp	r1, r4
 800ae4c:	d008      	beq.n	800ae60 <memmove+0x28>
 800ae4e:	f811 2b01 	ldrb.w	r2, [r1], #1
 800ae52:	f803 2f01 	strb.w	r2, [r3, #1]!
 800ae56:	e7f8      	b.n	800ae4a <memmove+0x12>
 800ae58:	4402      	add	r2, r0
 800ae5a:	4601      	mov	r1, r0
 800ae5c:	428a      	cmp	r2, r1
 800ae5e:	d100      	bne.n	800ae62 <memmove+0x2a>
 800ae60:	bd10      	pop	{r4, pc}
 800ae62:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800ae66:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800ae6a:	e7f7      	b.n	800ae5c <memmove+0x24>

0800ae6c <__malloc_lock>:
 800ae6c:	4801      	ldr	r0, [pc, #4]	; (800ae74 <__malloc_lock+0x8>)
 800ae6e:	f7ff baf3 	b.w	800a458 <__retarget_lock_acquire_recursive>
 800ae72:	bf00      	nop
 800ae74:	20001010 	.word	0x20001010

0800ae78 <__malloc_unlock>:
 800ae78:	4801      	ldr	r0, [pc, #4]	; (800ae80 <__malloc_unlock+0x8>)
 800ae7a:	f7ff baee 	b.w	800a45a <__retarget_lock_release_recursive>
 800ae7e:	bf00      	nop
 800ae80:	20001010 	.word	0x20001010

0800ae84 <_realloc_r>:
 800ae84:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800ae88:	4680      	mov	r8, r0
 800ae8a:	4614      	mov	r4, r2
 800ae8c:	460e      	mov	r6, r1
 800ae8e:	b921      	cbnz	r1, 800ae9a <_realloc_r+0x16>
 800ae90:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800ae94:	4611      	mov	r1, r2
 800ae96:	f7ff bbb3 	b.w	800a600 <_malloc_r>
 800ae9a:	b92a      	cbnz	r2, 800aea8 <_realloc_r+0x24>
 800ae9c:	f7ff fb44 	bl	800a528 <_free_r>
 800aea0:	4625      	mov	r5, r4
 800aea2:	4628      	mov	r0, r5
 800aea4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800aea8:	f000 f82e 	bl	800af08 <_malloc_usable_size_r>
 800aeac:	4284      	cmp	r4, r0
 800aeae:	4607      	mov	r7, r0
 800aeb0:	d802      	bhi.n	800aeb8 <_realloc_r+0x34>
 800aeb2:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 800aeb6:	d812      	bhi.n	800aede <_realloc_r+0x5a>
 800aeb8:	4621      	mov	r1, r4
 800aeba:	4640      	mov	r0, r8
 800aebc:	f7ff fba0 	bl	800a600 <_malloc_r>
 800aec0:	4605      	mov	r5, r0
 800aec2:	2800      	cmp	r0, #0
 800aec4:	d0ed      	beq.n	800aea2 <_realloc_r+0x1e>
 800aec6:	42bc      	cmp	r4, r7
 800aec8:	4622      	mov	r2, r4
 800aeca:	4631      	mov	r1, r6
 800aecc:	bf28      	it	cs
 800aece:	463a      	movcs	r2, r7
 800aed0:	f7ff ffa4 	bl	800ae1c <memcpy>
 800aed4:	4631      	mov	r1, r6
 800aed6:	4640      	mov	r0, r8
 800aed8:	f7ff fb26 	bl	800a528 <_free_r>
 800aedc:	e7e1      	b.n	800aea2 <_realloc_r+0x1e>
 800aede:	4635      	mov	r5, r6
 800aee0:	e7df      	b.n	800aea2 <_realloc_r+0x1e>
	...

0800aee4 <_read_r>:
 800aee4:	b538      	push	{r3, r4, r5, lr}
 800aee6:	4d07      	ldr	r5, [pc, #28]	; (800af04 <_read_r+0x20>)
 800aee8:	4604      	mov	r4, r0
 800aeea:	4608      	mov	r0, r1
 800aeec:	4611      	mov	r1, r2
 800aeee:	2200      	movs	r2, #0
 800aef0:	602a      	str	r2, [r5, #0]
 800aef2:	461a      	mov	r2, r3
 800aef4:	f7f7 fdfc 	bl	8002af0 <_read>
 800aef8:	1c43      	adds	r3, r0, #1
 800aefa:	d102      	bne.n	800af02 <_read_r+0x1e>
 800aefc:	682b      	ldr	r3, [r5, #0]
 800aefe:	b103      	cbz	r3, 800af02 <_read_r+0x1e>
 800af00:	6023      	str	r3, [r4, #0]
 800af02:	bd38      	pop	{r3, r4, r5, pc}
 800af04:	2000101c 	.word	0x2000101c

0800af08 <_malloc_usable_size_r>:
 800af08:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800af0c:	1f18      	subs	r0, r3, #4
 800af0e:	2b00      	cmp	r3, #0
 800af10:	bfbc      	itt	lt
 800af12:	580b      	ldrlt	r3, [r1, r0]
 800af14:	18c0      	addlt	r0, r0, r3
 800af16:	4770      	bx	lr

0800af18 <_init>:
 800af18:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800af1a:	bf00      	nop
 800af1c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800af1e:	bc08      	pop	{r3}
 800af20:	469e      	mov	lr, r3
 800af22:	4770      	bx	lr

0800af24 <_fini>:
 800af24:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800af26:	bf00      	nop
 800af28:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800af2a:	bc08      	pop	{r3}
 800af2c:	469e      	mov	lr, r3
 800af2e:	4770      	bx	lr
