// ==============================================================
// Generated by Vitis HLS v2024.2
// Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
// ==============================================================

`timescale 1 ns / 1 ps 

(* CORE_GENERATION_INFO="filter_kernel_filter_kernel,hls_ip_2024_2,{HLS_INPUT_TYPE=cxx,HLS_INPUT_FLOAT=1,HLS_INPUT_FIXED=0,HLS_INPUT_PART=xc7z020-clg400-3,HLS_INPUT_CLOCK=10.000000,HLS_INPUT_ARCH=others,HLS_SYN_CLOCK=7.300000,HLS_SYN_LAT=-1,HLS_SYN_TPT=none,HLS_SYN_MEM=47,HLS_SYN_DSP=0,HLS_SYN_FF=15527,HLS_SYN_LUT=28141,HLS_VERSION=2024_2}" *)

module filter_kernel (
        ap_clk,
        ap_rst_n,
        m_axi_gmem0_AWVALID,
        m_axi_gmem0_AWREADY,
        m_axi_gmem0_AWADDR,
        m_axi_gmem0_AWID,
        m_axi_gmem0_AWLEN,
        m_axi_gmem0_AWSIZE,
        m_axi_gmem0_AWBURST,
        m_axi_gmem0_AWLOCK,
        m_axi_gmem0_AWCACHE,
        m_axi_gmem0_AWPROT,
        m_axi_gmem0_AWQOS,
        m_axi_gmem0_AWREGION,
        m_axi_gmem0_AWUSER,
        m_axi_gmem0_WVALID,
        m_axi_gmem0_WREADY,
        m_axi_gmem0_WDATA,
        m_axi_gmem0_WSTRB,
        m_axi_gmem0_WLAST,
        m_axi_gmem0_WID,
        m_axi_gmem0_WUSER,
        m_axi_gmem0_ARVALID,
        m_axi_gmem0_ARREADY,
        m_axi_gmem0_ARADDR,
        m_axi_gmem0_ARID,
        m_axi_gmem0_ARLEN,
        m_axi_gmem0_ARSIZE,
        m_axi_gmem0_ARBURST,
        m_axi_gmem0_ARLOCK,
        m_axi_gmem0_ARCACHE,
        m_axi_gmem0_ARPROT,
        m_axi_gmem0_ARQOS,
        m_axi_gmem0_ARREGION,
        m_axi_gmem0_ARUSER,
        m_axi_gmem0_RVALID,
        m_axi_gmem0_RREADY,
        m_axi_gmem0_RDATA,
        m_axi_gmem0_RLAST,
        m_axi_gmem0_RID,
        m_axi_gmem0_RUSER,
        m_axi_gmem0_RRESP,
        m_axi_gmem0_BVALID,
        m_axi_gmem0_BREADY,
        m_axi_gmem0_BRESP,
        m_axi_gmem0_BID,
        m_axi_gmem0_BUSER,
        m_axi_gmem1_AWVALID,
        m_axi_gmem1_AWREADY,
        m_axi_gmem1_AWADDR,
        m_axi_gmem1_AWID,
        m_axi_gmem1_AWLEN,
        m_axi_gmem1_AWSIZE,
        m_axi_gmem1_AWBURST,
        m_axi_gmem1_AWLOCK,
        m_axi_gmem1_AWCACHE,
        m_axi_gmem1_AWPROT,
        m_axi_gmem1_AWQOS,
        m_axi_gmem1_AWREGION,
        m_axi_gmem1_AWUSER,
        m_axi_gmem1_WVALID,
        m_axi_gmem1_WREADY,
        m_axi_gmem1_WDATA,
        m_axi_gmem1_WSTRB,
        m_axi_gmem1_WLAST,
        m_axi_gmem1_WID,
        m_axi_gmem1_WUSER,
        m_axi_gmem1_ARVALID,
        m_axi_gmem1_ARREADY,
        m_axi_gmem1_ARADDR,
        m_axi_gmem1_ARID,
        m_axi_gmem1_ARLEN,
        m_axi_gmem1_ARSIZE,
        m_axi_gmem1_ARBURST,
        m_axi_gmem1_ARLOCK,
        m_axi_gmem1_ARCACHE,
        m_axi_gmem1_ARPROT,
        m_axi_gmem1_ARQOS,
        m_axi_gmem1_ARREGION,
        m_axi_gmem1_ARUSER,
        m_axi_gmem1_RVALID,
        m_axi_gmem1_RREADY,
        m_axi_gmem1_RDATA,
        m_axi_gmem1_RLAST,
        m_axi_gmem1_RID,
        m_axi_gmem1_RUSER,
        m_axi_gmem1_RRESP,
        m_axi_gmem1_BVALID,
        m_axi_gmem1_BREADY,
        m_axi_gmem1_BRESP,
        m_axi_gmem1_BID,
        m_axi_gmem1_BUSER,
        s_axi_control_AWVALID,
        s_axi_control_AWREADY,
        s_axi_control_AWADDR,
        s_axi_control_WVALID,
        s_axi_control_WREADY,
        s_axi_control_WDATA,
        s_axi_control_WSTRB,
        s_axi_control_ARVALID,
        s_axi_control_ARREADY,
        s_axi_control_ARADDR,
        s_axi_control_RVALID,
        s_axi_control_RREADY,
        s_axi_control_RDATA,
        s_axi_control_RRESP,
        s_axi_control_BVALID,
        s_axi_control_BREADY,
        s_axi_control_BRESP,
        interrupt,
        s_axi_control_r_AWVALID,
        s_axi_control_r_AWREADY,
        s_axi_control_r_AWADDR,
        s_axi_control_r_WVALID,
        s_axi_control_r_WREADY,
        s_axi_control_r_WDATA,
        s_axi_control_r_WSTRB,
        s_axi_control_r_ARVALID,
        s_axi_control_r_ARREADY,
        s_axi_control_r_ARADDR,
        s_axi_control_r_RVALID,
        s_axi_control_r_RREADY,
        s_axi_control_r_RDATA,
        s_axi_control_r_RRESP,
        s_axi_control_r_BVALID,
        s_axi_control_r_BREADY,
        s_axi_control_r_BRESP
);

parameter    ap_ST_fsm_state1 = 106'd1;
parameter    ap_ST_fsm_state2 = 106'd2;
parameter    ap_ST_fsm_state3 = 106'd4;
parameter    ap_ST_fsm_state4 = 106'd8;
parameter    ap_ST_fsm_state5 = 106'd16;
parameter    ap_ST_fsm_state6 = 106'd32;
parameter    ap_ST_fsm_state7 = 106'd64;
parameter    ap_ST_fsm_state8 = 106'd128;
parameter    ap_ST_fsm_state9 = 106'd256;
parameter    ap_ST_fsm_state10 = 106'd512;
parameter    ap_ST_fsm_state11 = 106'd1024;
parameter    ap_ST_fsm_state12 = 106'd2048;
parameter    ap_ST_fsm_state13 = 106'd4096;
parameter    ap_ST_fsm_state14 = 106'd8192;
parameter    ap_ST_fsm_state15 = 106'd16384;
parameter    ap_ST_fsm_state16 = 106'd32768;
parameter    ap_ST_fsm_state17 = 106'd65536;
parameter    ap_ST_fsm_state18 = 106'd131072;
parameter    ap_ST_fsm_state19 = 106'd262144;
parameter    ap_ST_fsm_state20 = 106'd524288;
parameter    ap_ST_fsm_state21 = 106'd1048576;
parameter    ap_ST_fsm_state22 = 106'd2097152;
parameter    ap_ST_fsm_state23 = 106'd4194304;
parameter    ap_ST_fsm_state24 = 106'd8388608;
parameter    ap_ST_fsm_state25 = 106'd16777216;
parameter    ap_ST_fsm_state26 = 106'd33554432;
parameter    ap_ST_fsm_state27 = 106'd67108864;
parameter    ap_ST_fsm_state28 = 106'd134217728;
parameter    ap_ST_fsm_state29 = 106'd268435456;
parameter    ap_ST_fsm_state30 = 106'd536870912;
parameter    ap_ST_fsm_state31 = 106'd1073741824;
parameter    ap_ST_fsm_state32 = 106'd2147483648;
parameter    ap_ST_fsm_state33 = 106'd4294967296;
parameter    ap_ST_fsm_state34 = 106'd8589934592;
parameter    ap_ST_fsm_state35 = 106'd17179869184;
parameter    ap_ST_fsm_state36 = 106'd34359738368;
parameter    ap_ST_fsm_state37 = 106'd68719476736;
parameter    ap_ST_fsm_state38 = 106'd137438953472;
parameter    ap_ST_fsm_state39 = 106'd274877906944;
parameter    ap_ST_fsm_state40 = 106'd549755813888;
parameter    ap_ST_fsm_state41 = 106'd1099511627776;
parameter    ap_ST_fsm_state42 = 106'd2199023255552;
parameter    ap_ST_fsm_state43 = 106'd4398046511104;
parameter    ap_ST_fsm_state44 = 106'd8796093022208;
parameter    ap_ST_fsm_state45 = 106'd17592186044416;
parameter    ap_ST_fsm_state46 = 106'd35184372088832;
parameter    ap_ST_fsm_state47 = 106'd70368744177664;
parameter    ap_ST_fsm_state48 = 106'd140737488355328;
parameter    ap_ST_fsm_state49 = 106'd281474976710656;
parameter    ap_ST_fsm_state50 = 106'd562949953421312;
parameter    ap_ST_fsm_state51 = 106'd1125899906842624;
parameter    ap_ST_fsm_state52 = 106'd2251799813685248;
parameter    ap_ST_fsm_state53 = 106'd4503599627370496;
parameter    ap_ST_fsm_state54 = 106'd9007199254740992;
parameter    ap_ST_fsm_state55 = 106'd18014398509481984;
parameter    ap_ST_fsm_state56 = 106'd36028797018963968;
parameter    ap_ST_fsm_state57 = 106'd72057594037927936;
parameter    ap_ST_fsm_state58 = 106'd144115188075855872;
parameter    ap_ST_fsm_state59 = 106'd288230376151711744;
parameter    ap_ST_fsm_state60 = 106'd576460752303423488;
parameter    ap_ST_fsm_state61 = 106'd1152921504606846976;
parameter    ap_ST_fsm_state62 = 106'd2305843009213693952;
parameter    ap_ST_fsm_state63 = 106'd4611686018427387904;
parameter    ap_ST_fsm_state64 = 106'd9223372036854775808;
parameter    ap_ST_fsm_state65 = 106'd18446744073709551616;
parameter    ap_ST_fsm_state66 = 106'd36893488147419103232;
parameter    ap_ST_fsm_state67 = 106'd73786976294838206464;
parameter    ap_ST_fsm_state68 = 106'd147573952589676412928;
parameter    ap_ST_fsm_state69 = 106'd295147905179352825856;
parameter    ap_ST_fsm_state70 = 106'd590295810358705651712;
parameter    ap_ST_fsm_state71 = 106'd1180591620717411303424;
parameter    ap_ST_fsm_state72 = 106'd2361183241434822606848;
parameter    ap_ST_fsm_state73 = 106'd4722366482869645213696;
parameter    ap_ST_fsm_state74 = 106'd9444732965739290427392;
parameter    ap_ST_fsm_state75 = 106'd18889465931478580854784;
parameter    ap_ST_fsm_state76 = 106'd37778931862957161709568;
parameter    ap_ST_fsm_state77 = 106'd75557863725914323419136;
parameter    ap_ST_fsm_state78 = 106'd151115727451828646838272;
parameter    ap_ST_fsm_state79 = 106'd302231454903657293676544;
parameter    ap_ST_fsm_state80 = 106'd604462909807314587353088;
parameter    ap_ST_fsm_state81 = 106'd1208925819614629174706176;
parameter    ap_ST_fsm_state82 = 106'd2417851639229258349412352;
parameter    ap_ST_fsm_state83 = 106'd4835703278458516698824704;
parameter    ap_ST_fsm_state84 = 106'd9671406556917033397649408;
parameter    ap_ST_fsm_state85 = 106'd19342813113834066795298816;
parameter    ap_ST_fsm_state86 = 106'd38685626227668133590597632;
parameter    ap_ST_fsm_state87 = 106'd77371252455336267181195264;
parameter    ap_ST_fsm_state88 = 106'd154742504910672534362390528;
parameter    ap_ST_fsm_state89 = 106'd309485009821345068724781056;
parameter    ap_ST_fsm_state90 = 106'd618970019642690137449562112;
parameter    ap_ST_fsm_state91 = 106'd1237940039285380274899124224;
parameter    ap_ST_fsm_state92 = 106'd2475880078570760549798248448;
parameter    ap_ST_fsm_state93 = 106'd4951760157141521099596496896;
parameter    ap_ST_fsm_state94 = 106'd9903520314283042199192993792;
parameter    ap_ST_fsm_state95 = 106'd19807040628566084398385987584;
parameter    ap_ST_fsm_state96 = 106'd39614081257132168796771975168;
parameter    ap_ST_fsm_state97 = 106'd79228162514264337593543950336;
parameter    ap_ST_fsm_state98 = 106'd158456325028528675187087900672;
parameter    ap_ST_fsm_state99 = 106'd316912650057057350374175801344;
parameter    ap_ST_fsm_state100 = 106'd633825300114114700748351602688;
parameter    ap_ST_fsm_state101 = 106'd1267650600228229401496703205376;
parameter    ap_ST_fsm_state102 = 106'd2535301200456458802993406410752;
parameter    ap_ST_fsm_state103 = 106'd5070602400912917605986812821504;
parameter    ap_ST_fsm_state104 = 106'd10141204801825835211973625643008;
parameter    ap_ST_fsm_state105 = 106'd20282409603651670423947251286016;
parameter    ap_ST_fsm_state106 = 106'd40564819207303340847894502572032;
parameter    C_S_AXI_CONTROL_DATA_WIDTH = 32;
parameter    C_S_AXI_CONTROL_ADDR_WIDTH = 7;
parameter    C_S_AXI_DATA_WIDTH = 32;
parameter    C_S_AXI_CONTROL_R_DATA_WIDTH = 32;
parameter    C_S_AXI_CONTROL_R_ADDR_WIDTH = 6;
parameter    C_M_AXI_GMEM0_ID_WIDTH = 1;
parameter    C_M_AXI_GMEM0_ADDR_WIDTH = 64;
parameter    C_M_AXI_GMEM0_DATA_WIDTH = 128;
parameter    C_M_AXI_GMEM0_AWUSER_WIDTH = 1;
parameter    C_M_AXI_GMEM0_ARUSER_WIDTH = 1;
parameter    C_M_AXI_GMEM0_WUSER_WIDTH = 1;
parameter    C_M_AXI_GMEM0_RUSER_WIDTH = 1;
parameter    C_M_AXI_GMEM0_BUSER_WIDTH = 1;
parameter    C_M_AXI_GMEM0_USER_VALUE = 0;
parameter    C_M_AXI_GMEM0_PROT_VALUE = 0;
parameter    C_M_AXI_GMEM0_CACHE_VALUE = 3;
parameter    C_M_AXI_DATA_WIDTH = 32;
parameter    C_M_AXI_GMEM1_ID_WIDTH = 1;
parameter    C_M_AXI_GMEM1_ADDR_WIDTH = 64;
parameter    C_M_AXI_GMEM1_DATA_WIDTH = 128;
parameter    C_M_AXI_GMEM1_AWUSER_WIDTH = 1;
parameter    C_M_AXI_GMEM1_ARUSER_WIDTH = 1;
parameter    C_M_AXI_GMEM1_WUSER_WIDTH = 1;
parameter    C_M_AXI_GMEM1_RUSER_WIDTH = 1;
parameter    C_M_AXI_GMEM1_BUSER_WIDTH = 1;
parameter    C_M_AXI_GMEM1_USER_VALUE = 0;
parameter    C_M_AXI_GMEM1_PROT_VALUE = 0;
parameter    C_M_AXI_GMEM1_CACHE_VALUE = 3;

parameter C_S_AXI_CONTROL_WSTRB_WIDTH = (32 / 8);
parameter C_S_AXI_WSTRB_WIDTH = (32 / 8);
parameter C_S_AXI_CONTROL_R_WSTRB_WIDTH = (32 / 8);
parameter C_M_AXI_GMEM0_WSTRB_WIDTH = (128 / 8);
parameter C_M_AXI_WSTRB_WIDTH = (32 / 8);
parameter C_M_AXI_GMEM1_WSTRB_WIDTH = (128 / 8);

input   ap_clk;
input   ap_rst_n;
output   m_axi_gmem0_AWVALID;
input   m_axi_gmem0_AWREADY;
output  [C_M_AXI_GMEM0_ADDR_WIDTH - 1:0] m_axi_gmem0_AWADDR;
output  [C_M_AXI_GMEM0_ID_WIDTH - 1:0] m_axi_gmem0_AWID;
output  [7:0] m_axi_gmem0_AWLEN;
output  [2:0] m_axi_gmem0_AWSIZE;
output  [1:0] m_axi_gmem0_AWBURST;
output  [1:0] m_axi_gmem0_AWLOCK;
output  [3:0] m_axi_gmem0_AWCACHE;
output  [2:0] m_axi_gmem0_AWPROT;
output  [3:0] m_axi_gmem0_AWQOS;
output  [3:0] m_axi_gmem0_AWREGION;
output  [C_M_AXI_GMEM0_AWUSER_WIDTH - 1:0] m_axi_gmem0_AWUSER;
output   m_axi_gmem0_WVALID;
input   m_axi_gmem0_WREADY;
output  [C_M_AXI_GMEM0_DATA_WIDTH - 1:0] m_axi_gmem0_WDATA;
output  [C_M_AXI_GMEM0_WSTRB_WIDTH - 1:0] m_axi_gmem0_WSTRB;
output   m_axi_gmem0_WLAST;
output  [C_M_AXI_GMEM0_ID_WIDTH - 1:0] m_axi_gmem0_WID;
output  [C_M_AXI_GMEM0_WUSER_WIDTH - 1:0] m_axi_gmem0_WUSER;
output   m_axi_gmem0_ARVALID;
input   m_axi_gmem0_ARREADY;
output  [C_M_AXI_GMEM0_ADDR_WIDTH - 1:0] m_axi_gmem0_ARADDR;
output  [C_M_AXI_GMEM0_ID_WIDTH - 1:0] m_axi_gmem0_ARID;
output  [7:0] m_axi_gmem0_ARLEN;
output  [2:0] m_axi_gmem0_ARSIZE;
output  [1:0] m_axi_gmem0_ARBURST;
output  [1:0] m_axi_gmem0_ARLOCK;
output  [3:0] m_axi_gmem0_ARCACHE;
output  [2:0] m_axi_gmem0_ARPROT;
output  [3:0] m_axi_gmem0_ARQOS;
output  [3:0] m_axi_gmem0_ARREGION;
output  [C_M_AXI_GMEM0_ARUSER_WIDTH - 1:0] m_axi_gmem0_ARUSER;
input   m_axi_gmem0_RVALID;
output   m_axi_gmem0_RREADY;
input  [C_M_AXI_GMEM0_DATA_WIDTH - 1:0] m_axi_gmem0_RDATA;
input   m_axi_gmem0_RLAST;
input  [C_M_AXI_GMEM0_ID_WIDTH - 1:0] m_axi_gmem0_RID;
input  [C_M_AXI_GMEM0_RUSER_WIDTH - 1:0] m_axi_gmem0_RUSER;
input  [1:0] m_axi_gmem0_RRESP;
input   m_axi_gmem0_BVALID;
output   m_axi_gmem0_BREADY;
input  [1:0] m_axi_gmem0_BRESP;
input  [C_M_AXI_GMEM0_ID_WIDTH - 1:0] m_axi_gmem0_BID;
input  [C_M_AXI_GMEM0_BUSER_WIDTH - 1:0] m_axi_gmem0_BUSER;
output   m_axi_gmem1_AWVALID;
input   m_axi_gmem1_AWREADY;
output  [C_M_AXI_GMEM1_ADDR_WIDTH - 1:0] m_axi_gmem1_AWADDR;
output  [C_M_AXI_GMEM1_ID_WIDTH - 1:0] m_axi_gmem1_AWID;
output  [7:0] m_axi_gmem1_AWLEN;
output  [2:0] m_axi_gmem1_AWSIZE;
output  [1:0] m_axi_gmem1_AWBURST;
output  [1:0] m_axi_gmem1_AWLOCK;
output  [3:0] m_axi_gmem1_AWCACHE;
output  [2:0] m_axi_gmem1_AWPROT;
output  [3:0] m_axi_gmem1_AWQOS;
output  [3:0] m_axi_gmem1_AWREGION;
output  [C_M_AXI_GMEM1_AWUSER_WIDTH - 1:0] m_axi_gmem1_AWUSER;
output   m_axi_gmem1_WVALID;
input   m_axi_gmem1_WREADY;
output  [C_M_AXI_GMEM1_DATA_WIDTH - 1:0] m_axi_gmem1_WDATA;
output  [C_M_AXI_GMEM1_WSTRB_WIDTH - 1:0] m_axi_gmem1_WSTRB;
output   m_axi_gmem1_WLAST;
output  [C_M_AXI_GMEM1_ID_WIDTH - 1:0] m_axi_gmem1_WID;
output  [C_M_AXI_GMEM1_WUSER_WIDTH - 1:0] m_axi_gmem1_WUSER;
output   m_axi_gmem1_ARVALID;
input   m_axi_gmem1_ARREADY;
output  [C_M_AXI_GMEM1_ADDR_WIDTH - 1:0] m_axi_gmem1_ARADDR;
output  [C_M_AXI_GMEM1_ID_WIDTH - 1:0] m_axi_gmem1_ARID;
output  [7:0] m_axi_gmem1_ARLEN;
output  [2:0] m_axi_gmem1_ARSIZE;
output  [1:0] m_axi_gmem1_ARBURST;
output  [1:0] m_axi_gmem1_ARLOCK;
output  [3:0] m_axi_gmem1_ARCACHE;
output  [2:0] m_axi_gmem1_ARPROT;
output  [3:0] m_axi_gmem1_ARQOS;
output  [3:0] m_axi_gmem1_ARREGION;
output  [C_M_AXI_GMEM1_ARUSER_WIDTH - 1:0] m_axi_gmem1_ARUSER;
input   m_axi_gmem1_RVALID;
output   m_axi_gmem1_RREADY;
input  [C_M_AXI_GMEM1_DATA_WIDTH - 1:0] m_axi_gmem1_RDATA;
input   m_axi_gmem1_RLAST;
input  [C_M_AXI_GMEM1_ID_WIDTH - 1:0] m_axi_gmem1_RID;
input  [C_M_AXI_GMEM1_RUSER_WIDTH - 1:0] m_axi_gmem1_RUSER;
input  [1:0] m_axi_gmem1_RRESP;
input   m_axi_gmem1_BVALID;
output   m_axi_gmem1_BREADY;
input  [1:0] m_axi_gmem1_BRESP;
input  [C_M_AXI_GMEM1_ID_WIDTH - 1:0] m_axi_gmem1_BID;
input  [C_M_AXI_GMEM1_BUSER_WIDTH - 1:0] m_axi_gmem1_BUSER;
input   s_axi_control_AWVALID;
output   s_axi_control_AWREADY;
input  [C_S_AXI_CONTROL_ADDR_WIDTH - 1:0] s_axi_control_AWADDR;
input   s_axi_control_WVALID;
output   s_axi_control_WREADY;
input  [C_S_AXI_CONTROL_DATA_WIDTH - 1:0] s_axi_control_WDATA;
input  [C_S_AXI_CONTROL_WSTRB_WIDTH - 1:0] s_axi_control_WSTRB;
input   s_axi_control_ARVALID;
output   s_axi_control_ARREADY;
input  [C_S_AXI_CONTROL_ADDR_WIDTH - 1:0] s_axi_control_ARADDR;
output   s_axi_control_RVALID;
input   s_axi_control_RREADY;
output  [C_S_AXI_CONTROL_DATA_WIDTH - 1:0] s_axi_control_RDATA;
output  [1:0] s_axi_control_RRESP;
output   s_axi_control_BVALID;
input   s_axi_control_BREADY;
output  [1:0] s_axi_control_BRESP;
output   interrupt;
input   s_axi_control_r_AWVALID;
output   s_axi_control_r_AWREADY;
input  [C_S_AXI_CONTROL_R_ADDR_WIDTH - 1:0] s_axi_control_r_AWADDR;
input   s_axi_control_r_WVALID;
output   s_axi_control_r_WREADY;
input  [C_S_AXI_CONTROL_R_DATA_WIDTH - 1:0] s_axi_control_r_WDATA;
input  [C_S_AXI_CONTROL_R_WSTRB_WIDTH - 1:0] s_axi_control_r_WSTRB;
input   s_axi_control_r_ARVALID;
output   s_axi_control_r_ARREADY;
input  [C_S_AXI_CONTROL_R_ADDR_WIDTH - 1:0] s_axi_control_r_ARADDR;
output   s_axi_control_r_RVALID;
input   s_axi_control_r_RREADY;
output  [C_S_AXI_CONTROL_R_DATA_WIDTH - 1:0] s_axi_control_r_RDATA;
output  [1:0] s_axi_control_r_RRESP;
output   s_axi_control_r_BVALID;
input   s_axi_control_r_BREADY;
output  [1:0] s_axi_control_r_BRESP;

 reg    ap_rst_n_inv;
wire    ap_start;
reg    ap_done;
reg    ap_idle;
(* fsm_encoding = "none" *) reg   [105:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
reg    ap_ready;
wire   [63:0] input_image;
wire   [63:0] output_image;
wire   [31:0] filter_q0;
wire   [31:0] filter_divisor;
wire   [31:0] width;
wire   [31:0] height;
wire   [31:0] channels;
reg    gmem0_blk_n_AR;
wire    ap_CS_fsm_state14;
reg    gmem0_blk_n_R;
wire    ap_CS_fsm_state22;
wire    ap_CS_fsm_state32;
wire    ap_CS_fsm_state40;
wire    ap_CS_fsm_state51;
wire    ap_CS_fsm_state59;
reg    gmem1_blk_n_AR;
wire    ap_CS_fsm_state71;
reg    gmem1_blk_n_R;
wire    ap_CS_fsm_state79;
reg    gmem1_blk_n_AW;
wire    ap_CS_fsm_state83;
reg    gmem1_blk_n_W;
wire    ap_CS_fsm_state84;
reg    gmem1_blk_n_B;
wire    ap_CS_fsm_state89;
wire    ap_CS_fsm_state90;
wire    ap_CS_fsm_state98;
wire    ap_CS_fsm_state101;
wire    ap_CS_fsm_state102;
wire    ap_CS_fsm_state68;
reg   [0:0] and_ln155_1_reg_3814;
reg   [0:0] icmp_ln200_reg_4116;
wire    ap_CS_fsm_state44;
wire    ap_CS_fsm_state45;
wire    ap_CS_fsm_state50;
wire    ap_CS_fsm_state62;
wire    ap_CS_fsm_state63;
reg   [0:0] icmp_ln232_reg_4000;
wire   [31:0] grp_fu_1078_p2;
reg   [31:0] reg_1183;
wire    ap_CS_fsm_state12;
wire    ap_CS_fsm_state30;
wire    ap_CS_fsm_state69;
reg   [7:0] reg_1187;
wire    ap_CS_fsm_state24;
wire    ap_CS_fsm_state27;
reg   [7:0] reg_1192;
reg   [7:0] reg_1197;
reg   [7:0] grp_load_fu_1139_p1;
reg   [7:0] reg_1202;
wire    ap_CS_fsm_state29;
reg   [7:0] grp_load_fu_1134_p1;
reg   [7:0] reg_1208;
reg   [7:0] grp_load_fu_1144_p1;
reg   [7:0] reg_1214;
wire  signed [31:0] grp_fu_1161_p2;
reg  signed [31:0] reg_1220;
wire   [0:0] and_ln155_1_fu_2529_p2;
reg   [27:0] reg_1225;
reg  signed [31:0] channels_read_reg_3067;
reg   [31:0] height_read_reg_3086;
reg  signed [31:0] width_read_reg_3092;
reg   [31:0] filter_divisor_read_reg_3101;
reg   [63:0] output_image_read_reg_3106;
reg   [63:0] input_image_read_reg_3114;
wire   [30:0] empty_49_fu_1255_p1;
reg   [30:0] empty_49_reg_3121;
wire   [0:0] cmp2538_fu_1259_p2;
reg   [0:0] cmp2538_reg_3353;
wire   [0:0] empty_50_fu_1265_p2;
reg   [0:0] empty_50_reg_3359;
wire   [30:0] smax26_fu_1271_p3;
reg   [30:0] smax26_reg_3364;
wire   [61:0] mul_ln58_fu_1070_p2;
reg   [61:0] mul_ln58_reg_3370;
wire    ap_CS_fsm_state2;
wire   [63:0] sub_ln58_fu_1314_p2;
reg   [63:0] sub_ln58_reg_3377;
wire    ap_CS_fsm_state3;
wire  signed [32:0] sext_ln75_1_fu_1351_p1;
reg  signed [32:0] sext_ln75_1_reg_3409;
wire    ap_CS_fsm_state5;
wire   [31:0] sub_fu_1358_p2;
reg   [31:0] sub_reg_3415;
wire   [31:0] sub192_fu_1363_p2;
reg   [31:0] sub192_reg_3420;
wire   [31:0] sub_ln85_fu_1368_p2;
reg   [31:0] sub_ln85_reg_3425;
wire   [4:0] trunc_ln85_fu_1373_p1;
reg   [4:0] trunc_ln85_reg_3430;
wire   [32:0] sub_ln85_1_fu_1377_p2;
reg   [32:0] sub_ln85_1_reg_3435;
wire   [4:0] trunc_ln85_1_fu_1383_p1;
reg   [4:0] trunc_ln85_1_reg_3440;
wire  signed [63:0] sext_ln85_fu_1394_p1;
reg  signed [63:0] sext_ln85_reg_3445;
wire  signed [62:0] sext_ln85_1_fu_1398_p1;
reg  signed [62:0] sext_ln85_1_reg_3450;
wire  signed [63:0] sext_ln85_2_fu_1414_p1;
reg  signed [63:0] sext_ln85_2_reg_3455;
wire   [62:0] bound67_fu_1074_p2;
reg   [62:0] bound67_reg_3461;
wire   [63:0] tmp_s_fu_1422_p3;
reg   [63:0] tmp_s_reg_3466;
wire  signed [63:0] sub_ln85_3_cast_fu_1457_p1;
reg  signed [63:0] sub_ln85_3_cast_reg_3471;
reg   [31:0] phi_mul_load_reg_3477;
wire    ap_CS_fsm_state6;
wire   [31:0] add_ln85_1_fu_1467_p2;
reg   [31:0] add_ln85_1_reg_3483;
wire   [30:0] add_ln85_fu_1481_p2;
reg   [30:0] add_ln85_reg_3491;
wire   [0:0] cmp155_fu_1487_p2;
reg   [0:0] cmp155_reg_3496;
wire   [0:0] and_ln155_fu_1498_p2;
reg   [0:0] and_ln155_reg_3501;
wire   [31:0] zext_ln87_1_fu_1504_p1;
reg   [31:0] zext_ln87_1_reg_3506;
wire    ap_CS_fsm_state7;
wire   [30:0] indvars_iv_next122_fu_1513_p2;
reg   [30:0] indvars_iv_next122_reg_3515;
wire   [63:0] zext_ln87_fu_1519_p1;
reg   [63:0] zext_ln87_reg_3521;
wire   [2:0] add_ln89_1_fu_1537_p2;
reg   [2:0] add_ln89_1_reg_3531;
wire    ap_CS_fsm_state8;
wire   [0:0] and_ln89_fu_1565_p2;
reg   [0:0] and_ln89_reg_3536;
wire   [1:0] select_ln89_1_fu_1571_p3;
reg   [1:0] select_ln89_1_reg_3543;
wire   [1:0] indvars_iv_next62_fu_1579_p3;
reg   [1:0] indvars_iv_next62_reg_3549;
wire   [0:0] cond292_fu_1593_p2;
reg   [0:0] cond292_reg_3554;
wire   [0:0] icmp_ln99_fu_1599_p2;
reg   [0:0] icmp_ln99_reg_3558;
wire   [1:0] add_ln91_fu_1614_p2;
wire    ap_CS_fsm_state9;
wire  signed [32:0] sext_ln114_fu_1870_p1;
reg  signed [32:0] sext_ln114_reg_3570;
wire    ap_CS_fsm_state11;
wire   [30:0] trunc_ln114_fu_1883_p1;
reg   [30:0] trunc_ln114_reg_3578;
wire   [30:0] select_ln114_fu_1896_p3;
reg   [30:0] select_ln114_reg_3583;
wire   [63:0] sub_ln114_fu_1925_p2;
reg   [63:0] sub_ln114_reg_3588;
wire  signed [31:0] add_ln115_fu_1931_p2;
reg  signed [31:0] add_ln115_reg_3596;
wire   [31:0] add_ln119_fu_1936_p2;
reg   [31:0] add_ln119_reg_3601;
wire   [31:0] add_ln114_fu_1942_p2;
reg   [31:0] add_ln114_reg_3607;
wire   [63:0] add_ln114_1_fu_1948_p2;
reg   [63:0] add_ln114_1_reg_3612;
wire   [62:0] add_ln114_2_fu_1953_p2;
reg   [62:0] add_ln114_2_reg_3617;
wire   [31:0] add_ln114_3_fu_1958_p2;
reg   [31:0] add_ln114_3_reg_3622;
wire   [31:0] add_ln114_4_fu_1964_p2;
reg   [31:0] add_ln114_4_reg_3627;
wire   [0:0] cmp193_fu_1970_p2;
reg   [0:0] cmp193_reg_3632;
wire   [63:0] xor_ln114_fu_1999_p2;
reg   [63:0] xor_ln114_reg_3683;
wire   [32:0] sub_ln119_fu_2026_p2;
reg   [32:0] sub_ln119_reg_3688;
wire   [63:0] xor_ln119_fu_2042_p2;
reg   [63:0] xor_ln119_reg_3693;
reg   [59:0] trunc_ln3_reg_3698;
wire    ap_CS_fsm_state13;
wire    ap_CS_fsm_state19;
wire   [127:0] grp_fu_1082_p2;
reg   [127:0] mul_ln114_reg_3719;
wire    ap_CS_fsm_state21;
reg   [127:0] axie4_data_reg_3724;
reg   [7:0] line_buffer_load_reg_3729;
reg   [7:0] line_buffer_1_load_reg_3734;
reg   [7:0] line_buffer_2_load_reg_3739;
reg   [7:0] line_buffer_6_load_reg_3744;
reg   [7:0] line_buffer_7_load_reg_3749;
reg   [7:0] line_buffer_8_load_reg_3754;
wire   [1:0] add_ln135_fu_2129_p2;
reg   [1:0] add_ln135_reg_3762;
wire    ap_CS_fsm_state25;
wire   [0:0] sel_tmp_fu_2135_p2;
reg   [0:0] sel_tmp_reg_3767;
wire   [0:0] sel_tmp1_fu_2141_p2;
reg   [0:0] sel_tmp1_reg_3773;
wire   [0:0] tmp60_fu_2147_p2;
reg   [0:0] tmp60_reg_3780;
wire   [0:0] sel_tmp13_fu_2165_p2;
reg   [0:0] sel_tmp13_reg_3785;
wire   [30:0] add_ln136_fu_2180_p2;
wire    ap_CS_fsm_state26;
reg   [7:0] window_6_0125_load_1_reg_3818;
reg   [7:0] window_7_0126_load_1_reg_3823;
reg   [7:0] window_8_0127_load_1_reg_3828;
reg   [7:0] window_15_0128_load_1_reg_3833;
reg   [7:0] window_16_0129_load_1_reg_3838;
reg   [7:0] window_17_0130_load_1_reg_3843;
reg   [7:0] window_24_0131_load_1_reg_3848;
reg   [7:0] window_25_0132_load_1_reg_3853;
reg   [7:0] window_26_0133_load_1_reg_3858;
reg   [7:0] window_3_load_1_reg_3890;
reg   [7:0] window_4_load_1_reg_3895;
reg   [7:0] window_5_load_1_reg_3900;
reg   [7:0] window_15_load_1_reg_3905;
reg   [7:0] window_16_load_1_reg_3910;
reg   [7:0] window_17_load_1_reg_3915;
reg   [0:0] tmp_19_reg_3920;
wire   [3:0] trunc_ln217_fu_2570_p1;
reg   [3:0] trunc_ln217_reg_3926;
wire  signed [27:0] axie4_idx_fu_2574_p3;
reg  signed [27:0] axie4_idx_reg_3931;
wire    ap_CS_fsm_state31;
wire  signed [4:0] byte_offset_fu_2598_p3;
reg   [4:0] byte_offset_reg_3936;
reg   [59:0] trunc_ln9_reg_3943;
reg   [59:0] trunc_ln1_reg_3948;
reg   [63:0] gmem1_addr_reg_3959;
reg   [127:0] input_axie4_data_reg_3966;
reg   [127:0] output_axie4_data_reg_3971;
wire  signed [28:0] sext_ln216_fu_2667_p1;
reg  signed [28:0] sext_ln216_reg_3977;
wire    ap_CS_fsm_state41;
wire  signed [31:0] sext_ln217_fu_2670_p1;
reg  signed [31:0] sext_ln217_reg_3982;
wire   [4:0] sub_ln222_fu_2702_p2;
reg   [4:0] sub_ln222_reg_3987;
wire   [30:0] trunc_ln232_fu_2715_p1;
reg   [30:0] trunc_ln232_reg_3995;
wire   [0:0] icmp_ln232_fu_2719_p2;
reg   [59:0] trunc_ln4_reg_4004;
reg   [59:0] trunc_ln5_reg_4009;
reg   [63:0] gmem1_addr_2_reg_4020;
reg   [127:0] next_input_axie4_data_reg_4027;
reg   [127:0] next_output_axie4_data_reg_4032;
wire   [30:0] remaining_channels_fu_2792_p2;
reg   [30:0] remaining_channels_reg_4037;
wire    ap_CS_fsm_state60;
reg   [0:0] tmp_16_reg_4042;
wire   [3:0] trunc_ln183_fu_2802_p1;
reg   [3:0] trunc_ln183_reg_4048;
wire  signed [27:0] axie4_idx_1_fu_2806_p3;
reg  signed [27:0] axie4_idx_1_reg_4053;
wire    ap_CS_fsm_state70;
wire  signed [4:0] byte_offset_1_fu_2830_p3;
reg   [4:0] byte_offset_1_reg_4058;
reg   [59:0] trunc_ln_reg_4066;
reg   [63:0] gmem1_addr_1_reg_4071;
reg   [127:0] axie4_data_4_reg_4078;
wire  signed [28:0] sext_ln182_fu_2883_p1;
reg  signed [28:0] sext_ln182_reg_4093;
wire    ap_CS_fsm_state80;
wire  signed [31:0] sext_ln183_fu_2886_p1;
reg  signed [31:0] sext_ln183_reg_4098;
wire   [4:0] sub_ln188_fu_2918_p2;
reg   [4:0] sub_ln188_reg_4103;
wire   [30:0] trunc_ln200_fu_2931_p1;
reg   [30:0] trunc_ln200_reg_4111;
wire   [0:0] icmp_ln200_fu_2935_p2;
reg   [59:0] trunc_ln2_reg_4120;
reg   [63:0] gmem1_addr_3_reg_4125;
reg   [127:0] next_axie4_data_reg_4132;
wire   [30:0] remaining_channels_1_fu_2983_p2;
reg   [30:0] remaining_channels_1_reg_4137;
wire    ap_CS_fsm_state99;
wire   [4:0] sub342_fu_2989_p2;
reg   [4:0] sub342_reg_4142;
reg   [10:0] line_buffer_address0;
reg    line_buffer_ce0;
reg    line_buffer_we0;
reg   [7:0] line_buffer_d0;
wire   [7:0] line_buffer_q0;
reg   [10:0] line_buffer_1_address0;
reg    line_buffer_1_ce0;
reg    line_buffer_1_we0;
reg   [7:0] line_buffer_1_d0;
wire   [7:0] line_buffer_1_q0;
reg   [10:0] line_buffer_2_address0;
reg    line_buffer_2_ce0;
reg    line_buffer_2_we0;
reg   [7:0] line_buffer_2_d0;
wire   [7:0] line_buffer_2_q0;
reg   [10:0] line_buffer_3_address0;
reg    line_buffer_3_ce0;
reg    line_buffer_3_we0;
reg   [7:0] line_buffer_3_d0;
wire   [7:0] line_buffer_3_q0;
reg   [10:0] line_buffer_4_address0;
reg    line_buffer_4_ce0;
reg    line_buffer_4_we0;
reg   [7:0] line_buffer_4_d0;
wire   [7:0] line_buffer_4_q0;
reg   [10:0] line_buffer_5_address0;
reg    line_buffer_5_ce0;
reg    line_buffer_5_we0;
reg   [7:0] line_buffer_5_d0;
wire   [7:0] line_buffer_5_q0;
reg   [10:0] line_buffer_6_address0;
reg    line_buffer_6_ce0;
reg    line_buffer_6_we0;
reg   [7:0] line_buffer_6_d0;
wire   [7:0] line_buffer_6_q0;
reg   [10:0] line_buffer_7_address0;
reg    line_buffer_7_ce0;
reg    line_buffer_7_we0;
reg   [7:0] line_buffer_7_d0;
wire   [7:0] line_buffer_7_q0;
reg   [10:0] line_buffer_8_address0;
reg    line_buffer_8_ce0;
reg    line_buffer_8_we0;
reg   [7:0] line_buffer_8_d0;
wire   [7:0] line_buffer_8_q0;
wire    grp_filter_kernel_Pipeline_VITIS_LOOP_48_1_fu_907_ap_start;
wire    grp_filter_kernel_Pipeline_VITIS_LOOP_48_1_fu_907_ap_done;
wire    grp_filter_kernel_Pipeline_VITIS_LOOP_48_1_fu_907_ap_idle;
wire    grp_filter_kernel_Pipeline_VITIS_LOOP_48_1_fu_907_ap_ready;
wire   [3:0] grp_filter_kernel_Pipeline_VITIS_LOOP_48_1_fu_907_filter_address0;
wire    grp_filter_kernel_Pipeline_VITIS_LOOP_48_1_fu_907_filter_ce0;
wire   [31:0] grp_filter_kernel_Pipeline_VITIS_LOOP_48_1_fu_907_mux_case_2101288_out;
wire    grp_filter_kernel_Pipeline_VITIS_LOOP_48_1_fu_907_mux_case_2101288_out_ap_vld;
wire   [31:0] grp_filter_kernel_Pipeline_VITIS_LOOP_48_1_fu_907_mux_case_199279_out;
wire    grp_filter_kernel_Pipeline_VITIS_LOOP_48_1_fu_907_mux_case_199279_out_ap_vld;
wire   [31:0] grp_filter_kernel_Pipeline_VITIS_LOOP_48_1_fu_907_mux_case_097270_out;
wire    grp_filter_kernel_Pipeline_VITIS_LOOP_48_1_fu_907_mux_case_097270_out_ap_vld;
wire   [31:0] grp_filter_kernel_Pipeline_VITIS_LOOP_48_1_fu_907_mux_case_236261_out;
wire    grp_filter_kernel_Pipeline_VITIS_LOOP_48_1_fu_907_mux_case_236261_out_ap_vld;
wire   [31:0] grp_filter_kernel_Pipeline_VITIS_LOOP_48_1_fu_907_mux_case_134252_out;
wire    grp_filter_kernel_Pipeline_VITIS_LOOP_48_1_fu_907_mux_case_134252_out_ap_vld;
wire   [31:0] grp_filter_kernel_Pipeline_VITIS_LOOP_48_1_fu_907_mux_case_032243_out;
wire    grp_filter_kernel_Pipeline_VITIS_LOOP_48_1_fu_907_mux_case_032243_out_ap_vld;
wire   [31:0] grp_filter_kernel_Pipeline_VITIS_LOOP_48_1_fu_907_mux_case_218234_out;
wire    grp_filter_kernel_Pipeline_VITIS_LOOP_48_1_fu_907_mux_case_218234_out_ap_vld;
wire   [31:0] grp_filter_kernel_Pipeline_VITIS_LOOP_48_1_fu_907_mux_case_116225_out;
wire    grp_filter_kernel_Pipeline_VITIS_LOOP_48_1_fu_907_mux_case_116225_out_ap_vld;
wire   [31:0] grp_filter_kernel_Pipeline_VITIS_LOOP_48_1_fu_907_mux_case_014216_out;
wire    grp_filter_kernel_Pipeline_VITIS_LOOP_48_1_fu_907_mux_case_014216_out_ap_vld;
wire    grp_filter_kernel_Pipeline_init_line_buffer_VITIS_LOOP_76_3_VITIS_LOOP_77_4_fu_922_ap_start;
wire    grp_filter_kernel_Pipeline_init_line_buffer_VITIS_LOOP_76_3_VITIS_LOOP_77_4_fu_922_ap_done;
wire    grp_filter_kernel_Pipeline_init_line_buffer_VITIS_LOOP_76_3_VITIS_LOOP_77_4_fu_922_ap_idle;
wire    grp_filter_kernel_Pipeline_init_line_buffer_VITIS_LOOP_76_3_VITIS_LOOP_77_4_fu_922_ap_ready;
wire   [10:0] grp_filter_kernel_Pipeline_init_line_buffer_VITIS_LOOP_76_3_VITIS_LOOP_77_4_fu_922_line_buffer_address0;
wire    grp_filter_kernel_Pipeline_init_line_buffer_VITIS_LOOP_76_3_VITIS_LOOP_77_4_fu_922_line_buffer_ce0;
wire    grp_filter_kernel_Pipeline_init_line_buffer_VITIS_LOOP_76_3_VITIS_LOOP_77_4_fu_922_line_buffer_we0;
wire   [7:0] grp_filter_kernel_Pipeline_init_line_buffer_VITIS_LOOP_76_3_VITIS_LOOP_77_4_fu_922_line_buffer_d0;
wire   [10:0] grp_filter_kernel_Pipeline_init_line_buffer_VITIS_LOOP_76_3_VITIS_LOOP_77_4_fu_922_line_buffer_1_address0;
wire    grp_filter_kernel_Pipeline_init_line_buffer_VITIS_LOOP_76_3_VITIS_LOOP_77_4_fu_922_line_buffer_1_ce0;
wire    grp_filter_kernel_Pipeline_init_line_buffer_VITIS_LOOP_76_3_VITIS_LOOP_77_4_fu_922_line_buffer_1_we0;
wire   [7:0] grp_filter_kernel_Pipeline_init_line_buffer_VITIS_LOOP_76_3_VITIS_LOOP_77_4_fu_922_line_buffer_1_d0;
wire   [10:0] grp_filter_kernel_Pipeline_init_line_buffer_VITIS_LOOP_76_3_VITIS_LOOP_77_4_fu_922_line_buffer_2_address0;
wire    grp_filter_kernel_Pipeline_init_line_buffer_VITIS_LOOP_76_3_VITIS_LOOP_77_4_fu_922_line_buffer_2_ce0;
wire    grp_filter_kernel_Pipeline_init_line_buffer_VITIS_LOOP_76_3_VITIS_LOOP_77_4_fu_922_line_buffer_2_we0;
wire   [7:0] grp_filter_kernel_Pipeline_init_line_buffer_VITIS_LOOP_76_3_VITIS_LOOP_77_4_fu_922_line_buffer_2_d0;
wire   [10:0] grp_filter_kernel_Pipeline_init_line_buffer_VITIS_LOOP_76_3_VITIS_LOOP_77_4_fu_922_line_buffer_3_address0;
wire    grp_filter_kernel_Pipeline_init_line_buffer_VITIS_LOOP_76_3_VITIS_LOOP_77_4_fu_922_line_buffer_3_ce0;
wire    grp_filter_kernel_Pipeline_init_line_buffer_VITIS_LOOP_76_3_VITIS_LOOP_77_4_fu_922_line_buffer_3_we0;
wire   [7:0] grp_filter_kernel_Pipeline_init_line_buffer_VITIS_LOOP_76_3_VITIS_LOOP_77_4_fu_922_line_buffer_3_d0;
wire   [10:0] grp_filter_kernel_Pipeline_init_line_buffer_VITIS_LOOP_76_3_VITIS_LOOP_77_4_fu_922_line_buffer_4_address0;
wire    grp_filter_kernel_Pipeline_init_line_buffer_VITIS_LOOP_76_3_VITIS_LOOP_77_4_fu_922_line_buffer_4_ce0;
wire    grp_filter_kernel_Pipeline_init_line_buffer_VITIS_LOOP_76_3_VITIS_LOOP_77_4_fu_922_line_buffer_4_we0;
wire   [7:0] grp_filter_kernel_Pipeline_init_line_buffer_VITIS_LOOP_76_3_VITIS_LOOP_77_4_fu_922_line_buffer_4_d0;
wire   [10:0] grp_filter_kernel_Pipeline_init_line_buffer_VITIS_LOOP_76_3_VITIS_LOOP_77_4_fu_922_line_buffer_5_address0;
wire    grp_filter_kernel_Pipeline_init_line_buffer_VITIS_LOOP_76_3_VITIS_LOOP_77_4_fu_922_line_buffer_5_ce0;
wire    grp_filter_kernel_Pipeline_init_line_buffer_VITIS_LOOP_76_3_VITIS_LOOP_77_4_fu_922_line_buffer_5_we0;
wire   [7:0] grp_filter_kernel_Pipeline_init_line_buffer_VITIS_LOOP_76_3_VITIS_LOOP_77_4_fu_922_line_buffer_5_d0;
wire   [10:0] grp_filter_kernel_Pipeline_init_line_buffer_VITIS_LOOP_76_3_VITIS_LOOP_77_4_fu_922_line_buffer_6_address0;
wire    grp_filter_kernel_Pipeline_init_line_buffer_VITIS_LOOP_76_3_VITIS_LOOP_77_4_fu_922_line_buffer_6_ce0;
wire    grp_filter_kernel_Pipeline_init_line_buffer_VITIS_LOOP_76_3_VITIS_LOOP_77_4_fu_922_line_buffer_6_we0;
wire   [7:0] grp_filter_kernel_Pipeline_init_line_buffer_VITIS_LOOP_76_3_VITIS_LOOP_77_4_fu_922_line_buffer_6_d0;
wire   [10:0] grp_filter_kernel_Pipeline_init_line_buffer_VITIS_LOOP_76_3_VITIS_LOOP_77_4_fu_922_line_buffer_7_address0;
wire    grp_filter_kernel_Pipeline_init_line_buffer_VITIS_LOOP_76_3_VITIS_LOOP_77_4_fu_922_line_buffer_7_ce0;
wire    grp_filter_kernel_Pipeline_init_line_buffer_VITIS_LOOP_76_3_VITIS_LOOP_77_4_fu_922_line_buffer_7_we0;
wire   [7:0] grp_filter_kernel_Pipeline_init_line_buffer_VITIS_LOOP_76_3_VITIS_LOOP_77_4_fu_922_line_buffer_7_d0;
wire   [10:0] grp_filter_kernel_Pipeline_init_line_buffer_VITIS_LOOP_76_3_VITIS_LOOP_77_4_fu_922_line_buffer_8_address0;
wire    grp_filter_kernel_Pipeline_init_line_buffer_VITIS_LOOP_76_3_VITIS_LOOP_77_4_fu_922_line_buffer_8_ce0;
wire    grp_filter_kernel_Pipeline_init_line_buffer_VITIS_LOOP_76_3_VITIS_LOOP_77_4_fu_922_line_buffer_8_we0;
wire   [7:0] grp_filter_kernel_Pipeline_init_line_buffer_VITIS_LOOP_76_3_VITIS_LOOP_77_4_fu_922_line_buffer_8_d0;
wire    grp_filter_kernel_Pipeline_shift_lines_VITIS_LOOP_102_8_VITIS_LOOP_103_9_fu_939_ap_start;
wire    grp_filter_kernel_Pipeline_shift_lines_VITIS_LOOP_102_8_VITIS_LOOP_103_9_fu_939_ap_done;
wire    grp_filter_kernel_Pipeline_shift_lines_VITIS_LOOP_102_8_VITIS_LOOP_103_9_fu_939_ap_idle;
wire    grp_filter_kernel_Pipeline_shift_lines_VITIS_LOOP_102_8_VITIS_LOOP_103_9_fu_939_ap_ready;
wire   [10:0] grp_filter_kernel_Pipeline_shift_lines_VITIS_LOOP_102_8_VITIS_LOOP_103_9_fu_939_line_buffer_6_address0;
wire    grp_filter_kernel_Pipeline_shift_lines_VITIS_LOOP_102_8_VITIS_LOOP_103_9_fu_939_line_buffer_6_ce0;
wire   [10:0] grp_filter_kernel_Pipeline_shift_lines_VITIS_LOOP_102_8_VITIS_LOOP_103_9_fu_939_line_buffer_7_address0;
wire    grp_filter_kernel_Pipeline_shift_lines_VITIS_LOOP_102_8_VITIS_LOOP_103_9_fu_939_line_buffer_7_ce0;
wire   [10:0] grp_filter_kernel_Pipeline_shift_lines_VITIS_LOOP_102_8_VITIS_LOOP_103_9_fu_939_line_buffer_8_address0;
wire    grp_filter_kernel_Pipeline_shift_lines_VITIS_LOOP_102_8_VITIS_LOOP_103_9_fu_939_line_buffer_8_ce0;
wire   [10:0] grp_filter_kernel_Pipeline_shift_lines_VITIS_LOOP_102_8_VITIS_LOOP_103_9_fu_939_line_buffer_address0;
wire    grp_filter_kernel_Pipeline_shift_lines_VITIS_LOOP_102_8_VITIS_LOOP_103_9_fu_939_line_buffer_ce0;
wire    grp_filter_kernel_Pipeline_shift_lines_VITIS_LOOP_102_8_VITIS_LOOP_103_9_fu_939_line_buffer_we0;
wire   [7:0] grp_filter_kernel_Pipeline_shift_lines_VITIS_LOOP_102_8_VITIS_LOOP_103_9_fu_939_line_buffer_d0;
wire   [10:0] grp_filter_kernel_Pipeline_shift_lines_VITIS_LOOP_102_8_VITIS_LOOP_103_9_fu_939_line_buffer_1_address0;
wire    grp_filter_kernel_Pipeline_shift_lines_VITIS_LOOP_102_8_VITIS_LOOP_103_9_fu_939_line_buffer_1_ce0;
wire    grp_filter_kernel_Pipeline_shift_lines_VITIS_LOOP_102_8_VITIS_LOOP_103_9_fu_939_line_buffer_1_we0;
wire   [7:0] grp_filter_kernel_Pipeline_shift_lines_VITIS_LOOP_102_8_VITIS_LOOP_103_9_fu_939_line_buffer_1_d0;
wire   [10:0] grp_filter_kernel_Pipeline_shift_lines_VITIS_LOOP_102_8_VITIS_LOOP_103_9_fu_939_line_buffer_2_address0;
wire    grp_filter_kernel_Pipeline_shift_lines_VITIS_LOOP_102_8_VITIS_LOOP_103_9_fu_939_line_buffer_2_ce0;
wire    grp_filter_kernel_Pipeline_shift_lines_VITIS_LOOP_102_8_VITIS_LOOP_103_9_fu_939_line_buffer_2_we0;
wire   [7:0] grp_filter_kernel_Pipeline_shift_lines_VITIS_LOOP_102_8_VITIS_LOOP_103_9_fu_939_line_buffer_2_d0;
wire   [10:0] grp_filter_kernel_Pipeline_shift_lines_VITIS_LOOP_102_8_VITIS_LOOP_103_9_fu_939_line_buffer_3_address0;
wire    grp_filter_kernel_Pipeline_shift_lines_VITIS_LOOP_102_8_VITIS_LOOP_103_9_fu_939_line_buffer_3_ce0;
wire    grp_filter_kernel_Pipeline_shift_lines_VITIS_LOOP_102_8_VITIS_LOOP_103_9_fu_939_line_buffer_3_we0;
wire   [7:0] grp_filter_kernel_Pipeline_shift_lines_VITIS_LOOP_102_8_VITIS_LOOP_103_9_fu_939_line_buffer_3_d0;
wire   [10:0] grp_filter_kernel_Pipeline_shift_lines_VITIS_LOOP_102_8_VITIS_LOOP_103_9_fu_939_line_buffer_4_address0;
wire    grp_filter_kernel_Pipeline_shift_lines_VITIS_LOOP_102_8_VITIS_LOOP_103_9_fu_939_line_buffer_4_ce0;
wire    grp_filter_kernel_Pipeline_shift_lines_VITIS_LOOP_102_8_VITIS_LOOP_103_9_fu_939_line_buffer_4_we0;
wire   [7:0] grp_filter_kernel_Pipeline_shift_lines_VITIS_LOOP_102_8_VITIS_LOOP_103_9_fu_939_line_buffer_4_d0;
wire   [10:0] grp_filter_kernel_Pipeline_shift_lines_VITIS_LOOP_102_8_VITIS_LOOP_103_9_fu_939_line_buffer_5_address0;
wire    grp_filter_kernel_Pipeline_shift_lines_VITIS_LOOP_102_8_VITIS_LOOP_103_9_fu_939_line_buffer_5_ce0;
wire    grp_filter_kernel_Pipeline_shift_lines_VITIS_LOOP_102_8_VITIS_LOOP_103_9_fu_939_line_buffer_5_we0;
wire   [7:0] grp_filter_kernel_Pipeline_shift_lines_VITIS_LOOP_102_8_VITIS_LOOP_103_9_fu_939_line_buffer_5_d0;
wire    grp_filter_kernel_Pipeline_VITIS_LOOP_119_10_VITIS_LOOP_120_11_fu_955_ap_start;
wire    grp_filter_kernel_Pipeline_VITIS_LOOP_119_10_VITIS_LOOP_120_11_fu_955_ap_done;
wire    grp_filter_kernel_Pipeline_VITIS_LOOP_119_10_VITIS_LOOP_120_11_fu_955_ap_idle;
wire    grp_filter_kernel_Pipeline_VITIS_LOOP_119_10_VITIS_LOOP_120_11_fu_955_ap_ready;
wire   [10:0] grp_filter_kernel_Pipeline_VITIS_LOOP_119_10_VITIS_LOOP_120_11_fu_955_line_buffer_8_address0;
wire    grp_filter_kernel_Pipeline_VITIS_LOOP_119_10_VITIS_LOOP_120_11_fu_955_line_buffer_8_ce0;
wire    grp_filter_kernel_Pipeline_VITIS_LOOP_119_10_VITIS_LOOP_120_11_fu_955_line_buffer_8_we0;
wire   [7:0] grp_filter_kernel_Pipeline_VITIS_LOOP_119_10_VITIS_LOOP_120_11_fu_955_line_buffer_8_d0;
wire   [10:0] grp_filter_kernel_Pipeline_VITIS_LOOP_119_10_VITIS_LOOP_120_11_fu_955_line_buffer_7_address0;
wire    grp_filter_kernel_Pipeline_VITIS_LOOP_119_10_VITIS_LOOP_120_11_fu_955_line_buffer_7_ce0;
wire    grp_filter_kernel_Pipeline_VITIS_LOOP_119_10_VITIS_LOOP_120_11_fu_955_line_buffer_7_we0;
wire   [7:0] grp_filter_kernel_Pipeline_VITIS_LOOP_119_10_VITIS_LOOP_120_11_fu_955_line_buffer_7_d0;
wire   [10:0] grp_filter_kernel_Pipeline_VITIS_LOOP_119_10_VITIS_LOOP_120_11_fu_955_line_buffer_6_address0;
wire    grp_filter_kernel_Pipeline_VITIS_LOOP_119_10_VITIS_LOOP_120_11_fu_955_line_buffer_6_ce0;
wire    grp_filter_kernel_Pipeline_VITIS_LOOP_119_10_VITIS_LOOP_120_11_fu_955_line_buffer_6_we0;
wire   [7:0] grp_filter_kernel_Pipeline_VITIS_LOOP_119_10_VITIS_LOOP_120_11_fu_955_line_buffer_6_d0;
wire    grp_filter_kernel_Pipeline_VITIS_LOOP_147_14_fu_970_ap_start;
wire    grp_filter_kernel_Pipeline_VITIS_LOOP_147_14_fu_970_ap_done;
wire    grp_filter_kernel_Pipeline_VITIS_LOOP_147_14_fu_970_ap_idle;
wire    grp_filter_kernel_Pipeline_VITIS_LOOP_147_14_fu_970_ap_ready;
wire   [7:0] grp_filter_kernel_Pipeline_VITIS_LOOP_147_14_fu_970_window_39_out;
wire    grp_filter_kernel_Pipeline_VITIS_LOOP_147_14_fu_970_window_39_out_ap_vld;
wire   [7:0] grp_filter_kernel_Pipeline_VITIS_LOOP_147_14_fu_970_window_38_out;
wire    grp_filter_kernel_Pipeline_VITIS_LOOP_147_14_fu_970_window_38_out_ap_vld;
wire   [7:0] grp_filter_kernel_Pipeline_VITIS_LOOP_147_14_fu_970_window_37_out;
wire    grp_filter_kernel_Pipeline_VITIS_LOOP_147_14_fu_970_window_37_out_ap_vld;
wire    grp_filter_kernel_Pipeline_VITIS_LOOP_160_15_fu_987_ap_start;
wire    grp_filter_kernel_Pipeline_VITIS_LOOP_160_15_fu_987_ap_done;
wire    grp_filter_kernel_Pipeline_VITIS_LOOP_160_15_fu_987_ap_idle;
wire    grp_filter_kernel_Pipeline_VITIS_LOOP_160_15_fu_987_ap_ready;
wire   [7:0] grp_filter_kernel_Pipeline_VITIS_LOOP_160_15_fu_987_output_pixel_2_out;
wire    grp_filter_kernel_Pipeline_VITIS_LOOP_160_15_fu_987_output_pixel_2_out_ap_vld;
wire   [7:0] grp_filter_kernel_Pipeline_VITIS_LOOP_160_15_fu_987_output_pixel_1_out;
wire    grp_filter_kernel_Pipeline_VITIS_LOOP_160_15_fu_987_output_pixel_1_out_ap_vld;
wire   [7:0] grp_filter_kernel_Pipeline_VITIS_LOOP_160_15_fu_987_output_pixel_out;
wire    grp_filter_kernel_Pipeline_VITIS_LOOP_160_15_fu_987_output_pixel_out_ap_vld;
wire    grp_filter_kernel_Pipeline_VITIS_LOOP_222_20_fu_1032_ap_start;
wire    grp_filter_kernel_Pipeline_VITIS_LOOP_222_20_fu_1032_ap_done;
wire    grp_filter_kernel_Pipeline_VITIS_LOOP_222_20_fu_1032_ap_idle;
wire    grp_filter_kernel_Pipeline_VITIS_LOOP_222_20_fu_1032_ap_ready;
wire   [127:0] grp_filter_kernel_Pipeline_VITIS_LOOP_222_20_fu_1032_output_axie4_data_2_out;
wire    grp_filter_kernel_Pipeline_VITIS_LOOP_222_20_fu_1032_output_axie4_data_2_out_ap_vld;
wire    grp_filter_kernel_Pipeline_VITIS_LOOP_237_21_fu_1041_ap_start;
wire    grp_filter_kernel_Pipeline_VITIS_LOOP_237_21_fu_1041_ap_done;
wire    grp_filter_kernel_Pipeline_VITIS_LOOP_237_21_fu_1041_ap_idle;
wire    grp_filter_kernel_Pipeline_VITIS_LOOP_237_21_fu_1041_ap_ready;
wire   [127:0] grp_filter_kernel_Pipeline_VITIS_LOOP_237_21_fu_1041_next_output_axie4_data_1_out;
wire    grp_filter_kernel_Pipeline_VITIS_LOOP_237_21_fu_1041_next_output_axie4_data_1_out_ap_vld;
wire    grp_filter_kernel_Pipeline_VITIS_LOOP_188_18_fu_1049_ap_start;
wire    grp_filter_kernel_Pipeline_VITIS_LOOP_188_18_fu_1049_ap_done;
wire    grp_filter_kernel_Pipeline_VITIS_LOOP_188_18_fu_1049_ap_idle;
wire    grp_filter_kernel_Pipeline_VITIS_LOOP_188_18_fu_1049_ap_ready;
wire   [127:0] grp_filter_kernel_Pipeline_VITIS_LOOP_188_18_fu_1049_axie4_data_3_out;
wire    grp_filter_kernel_Pipeline_VITIS_LOOP_188_18_fu_1049_axie4_data_3_out_ap_vld;
wire    grp_filter_kernel_Pipeline_VITIS_LOOP_204_19_fu_1060_ap_start;
wire    grp_filter_kernel_Pipeline_VITIS_LOOP_204_19_fu_1060_ap_done;
wire    grp_filter_kernel_Pipeline_VITIS_LOOP_204_19_fu_1060_ap_idle;
wire    grp_filter_kernel_Pipeline_VITIS_LOOP_204_19_fu_1060_ap_ready;
wire   [127:0] grp_filter_kernel_Pipeline_VITIS_LOOP_204_19_fu_1060_next_axie4_data_1_out;
wire    grp_filter_kernel_Pipeline_VITIS_LOOP_204_19_fu_1060_next_axie4_data_1_out_ap_vld;
wire    gmem0_0_AWREADY;
wire    gmem0_0_WREADY;
reg    gmem0_0_ARVALID;
wire    gmem0_0_ARREADY;
reg   [63:0] gmem0_0_ARADDR;
wire   [31:0] gmem0_0_ARLEN;
wire    gmem0_0_RVALID;
reg    gmem0_0_RREADY;
wire   [127:0] gmem0_0_RDATA;
wire   [11:0] gmem0_0_RFIFONUM;
wire    gmem0_0_BVALID;
reg    gmem1_0_AWVALID;
wire    gmem1_0_AWREADY;
reg   [63:0] gmem1_0_AWADDR;
wire   [31:0] gmem1_0_AWLEN;
reg    gmem1_0_WVALID;
wire    gmem1_0_WREADY;
reg   [127:0] gmem1_0_WDATA;
reg    gmem1_0_ARVALID;
wire    gmem1_0_ARREADY;
reg   [63:0] gmem1_0_ARADDR;
wire   [31:0] gmem1_0_ARLEN;
wire    gmem1_0_RVALID;
reg    gmem1_0_RREADY;
wire   [127:0] gmem1_0_RDATA;
wire   [11:0] gmem1_0_RFIFONUM;
wire    gmem1_0_BVALID;
reg    gmem1_0_BREADY;
reg   [30:0] col_reg_753;
wire   [0:0] icmp_ln85_fu_1476_p2;
reg    ap_predicate_op722_writeresp_state68;
reg    ap_predicate_op725_writeresp_state68;
reg    ap_block_state68;
reg   [2:0] indvar_flatten55_reg_765;
wire   [0:0] icmp_ln87_fu_1508_p2;
wire   [0:0] icmp_ln91_fu_1609_p2;
reg   [1:0] i_reg_776;
reg   [1:0] j_reg_787;
wire   [1:0] ap_phi_mux_k_1_phi_fu_802_p4;
reg   [1:0] k_1_reg_798;
wire   [0:0] icmp_ln89_fu_1531_p2;
reg   [31:0] phi_ln114_reg_809;
wire    ap_CS_fsm_state23;
wire    ap_CS_fsm_state10;
reg    ap_block_state10_on_subcall_done;
reg  signed [31:0] tripcount_iv_reg_820;
reg   [31:0] j_1_reg_831;
reg   [62:0] phi_ln114_1_reg_842;
reg   [63:0] indvars_iv5_reg_853;
reg   [1:0] i_2_reg_864;
wire   [0:0] icmp_ln136_fu_2175_p2;
reg   [30:0] k_5_reg_876;
wire   [0:0] icmp_ln135_fu_2123_p2;
reg   [127:0] output_axie4_data_0_lcssa_reg_887;
reg   [127:0] axie4_data300_0_lcssa_reg_897;
reg    grp_filter_kernel_Pipeline_VITIS_LOOP_48_1_fu_907_ap_start_reg;
wire    ap_CS_fsm_state4;
reg    grp_filter_kernel_Pipeline_init_line_buffer_VITIS_LOOP_76_3_VITIS_LOOP_77_4_fu_922_ap_start_reg;
reg    grp_filter_kernel_Pipeline_shift_lines_VITIS_LOOP_102_8_VITIS_LOOP_103_9_fu_939_ap_start_reg;
reg    grp_filter_kernel_Pipeline_VITIS_LOOP_119_10_VITIS_LOOP_120_11_fu_955_ap_start_reg;
reg    grp_filter_kernel_Pipeline_VITIS_LOOP_147_14_fu_970_ap_start_reg;
wire    ap_CS_fsm_state28;
reg    grp_filter_kernel_Pipeline_VITIS_LOOP_160_15_fu_987_ap_start_reg;
reg    grp_filter_kernel_Pipeline_VITIS_LOOP_222_20_fu_1032_ap_start_reg;
wire    ap_CS_fsm_state42;
wire    ap_CS_fsm_state43;
reg   [127:0] output_axie4_data_2_loc_fu_284;
reg    grp_filter_kernel_Pipeline_VITIS_LOOP_237_21_fu_1041_ap_start_reg;
wire    ap_CS_fsm_state61;
reg    grp_filter_kernel_Pipeline_VITIS_LOOP_188_18_fu_1049_ap_start_reg;
wire    ap_CS_fsm_state81;
wire    ap_CS_fsm_state82;
reg   [127:0] axie4_data_3_loc_fu_292;
reg    grp_filter_kernel_Pipeline_VITIS_LOOP_204_19_fu_1060_ap_start_reg;
wire    ap_CS_fsm_state100;
wire   [63:0] indvars_iv_next122_cast_fu_1974_p1;
wire   [0:0] icmp_ln114_1_fu_1878_p2;
wire  signed [63:0] sext_ln116_1_fu_2101_p1;
wire  signed [63:0] sext_ln219_1_fu_2647_p1;
wire  signed [63:0] sext_ln220_fu_2657_p1;
wire  signed [63:0] sext_ln234_1_fu_2772_p1;
wire  signed [63:0] sext_ln235_fu_2782_p1;
wire  signed [63:0] sext_ln186_1_fu_2864_p1;
wire  signed [63:0] sext_ln202_1_fu_2973_p1;
reg    ap_block_state32_io;
reg    ap_block_state40;
reg    ap_block_state51_io;
reg    ap_block_state59;
reg   [31:0] phi_mul_fu_236;
reg   [30:0] row_fu_240;
reg   [7:0] window_6_0125_fu_244;
wire   [7:0] storemerge338_fu_2389_p3;
reg   [7:0] window_7_0126_fu_248;
wire   [7:0] storemerge335_fu_2402_p3;
reg   [7:0] window_8_0127_fu_252;
wire   [7:0] storemerge341_fu_2351_p3;
reg   [7:0] window_15_0128_fu_256;
wire   [7:0] storemerge328_fu_2428_p3;
reg   [7:0] window_16_0129_fu_260;
wire   [7:0] storemerge325_fu_2441_p3;
reg   [7:0] window_17_0130_fu_264;
wire   [7:0] storemerge331_fu_2415_p3;
reg   [7:0] window_24_0131_fu_268;
wire   [7:0] storemerge346_fu_2307_p3;
reg   [7:0] window_25_0132_fu_272;
wire   [7:0] storemerge343_fu_2320_p3;
reg   [7:0] window_26_0133_fu_276;
wire   [7:0] storemerge349_fu_2294_p3;
reg   [7:0] window_fu_392;
wire   [7:0] window_18_fu_1761_p9;
reg   [7:0] window_1_fu_396;
reg   [7:0] window_2_fu_400;
reg   [7:0] window_3_fu_404;
reg   [7:0] window_4_fu_408;
reg   [7:0] window_5_fu_412;
reg   [7:0] window_6_fu_416;
reg   [7:0] window_7_fu_420;
reg   [7:0] window_8_fu_424;
reg   [7:0] window_9_fu_428;
reg   [7:0] ap_sig_allocacmp_window_9_load;
reg   [7:0] window_10_fu_432;
reg   [7:0] ap_sig_allocacmp_window_10_load;
reg   [7:0] window_11_fu_436;
reg   [7:0] ap_sig_allocacmp_window_11_load;
reg   [7:0] window_12_fu_440;
reg   [7:0] window_13_fu_444;
reg   [7:0] window_14_fu_448;
reg   [7:0] window_15_fu_452;
reg   [7:0] window_16_fu_456;
reg   [7:0] window_17_fu_460;
reg    line_buffer_ce0_local;
reg    line_buffer_1_ce0_local;
reg    line_buffer_2_ce0_local;
reg    line_buffer_3_ce0_local;
reg   [10:0] line_buffer_3_address0_local;
reg    line_buffer_4_ce0_local;
reg   [10:0] line_buffer_4_address0_local;
reg    line_buffer_5_ce0_local;
reg   [10:0] line_buffer_5_address0_local;
reg    line_buffer_6_ce0_local;
reg    line_buffer_7_ce0_local;
reg    line_buffer_8_ce0_local;
wire   [30:0] mul_ln58_fu_1070_p0;
wire   [30:0] mul_ln58_fu_1070_p1;
wire   [31:0] bound67_fu_1074_p0;
wire   [30:0] bound67_fu_1074_p1;
reg  signed [31:0] grp_fu_1078_p0;
wire   [63:0] grp_fu_1082_p0;
wire   [63:0] grp_fu_1082_p1;
wire   [31:0] grp_fu_1229_p2;
wire   [27:0] grp_fu_1235_p4;
wire  signed [31:0] empty_fu_1251_p0;
wire  signed [31:0] empty_49_fu_1255_p0;
wire  signed [31:0] cmp2538_fu_1259_p0;
wire  signed [31:0] empty_50_fu_1265_p0;
wire   [30:0] empty_fu_1251_p1;
wire   [30:0] smax_fu_1289_p3;
wire   [63:0] p_shl_fu_1307_p3;
wire   [63:0] zext_ln58_3_fu_1304_p1;
wire  signed [32:0] sext_ln75_fu_1348_p1;
wire  signed [35:0] shl_ln_fu_1387_p3;
wire   [31:0] xor_ln85_fu_1402_p2;
wire   [31:0] select_ln85_fu_1407_p3;
wire   [0:0] tmp_13_fu_1435_p3;
wire   [31:0] sub_ln85_2_fu_1430_p2;
wire   [31:0] smax105_fu_1443_p3;
wire   [31:0] sub_ln85_3_fu_1451_p2;
wire   [31:0] zext_ln85_fu_1472_p1;
wire   [0:0] cmp237_fu_1492_p2;
wire   [0:0] icmp_ln90_fu_1553_p2;
wire   [0:0] trunc_ln89_fu_1543_p1;
wire   [0:0] xor_ln89_fu_1559_p2;
wire   [1:0] add_ln89_fu_1547_p2;
wire   [0:0] j_1_cast_not_fu_1587_p2;
wire   [31:0] zext_ln91_fu_1605_p1;
wire   [7:0] tmp_fu_1620_p7;
wire   [7:0] tmp_1_fu_1640_p7;
wire   [7:0] tmp_1_fu_1640_p9;
wire   [7:0] tmp_fu_1620_p9;
wire   [7:0] tmp_3_fu_1667_p7;
wire   [7:0] tmp_4_fu_1687_p7;
wire   [7:0] tmp_4_fu_1687_p9;
wire   [7:0] tmp_3_fu_1667_p9;
wire   [7:0] tmp_6_fu_1714_p7;
wire   [7:0] tmp_7_fu_1734_p7;
wire   [7:0] tmp_7_fu_1734_p9;
wire   [7:0] tmp_6_fu_1714_p9;
wire   [7:0] window_18_fu_1761_p2;
wire   [7:0] window_18_fu_1761_p4;
wire   [7:0] window_18_fu_1761_p6;
wire   [7:0] window_18_fu_1761_p7;
wire   [32:0] zext_ln114_fu_1874_p1;
wire   [0:0] icmp_ln114_fu_1891_p2;
wire   [0:0] icmp_ln114_2_fu_1907_p2;
wire   [61:0] trunc_ln114_1_fu_1887_p1;
wire   [61:0] select_ln114_1_fu_1913_p3;
wire   [63:0] zext_ln114_3_fu_1921_p1;
wire   [31:0] zext_ln114_2_fu_1903_p1;
wire   [0:0] icmp_ln114_3_fu_1989_p2;
wire   [63:0] select_ln114_2_fu_1993_p3;
wire   [32:0] zext_ln114_1_fu_1986_p1;
wire   [0:0] icmp_ln114_4_fu_2010_p2;
wire   [31:0] select_ln114_3_fu_2015_p3;
wire   [32:0] add_ln119_2_fu_2005_p2;
wire  signed [32:0] sext_ln119_fu_2022_p1;
wire   [0:0] empty_52_fu_2032_p2;
wire   [63:0] umax106_fu_2036_p3;
wire   [0:0] tmp_14_fu_2048_p3;
wire   [27:0] grp_fu_1245_p2;
wire   [27:0] tmp_15_fu_2056_p4;
wire   [27:0] select_ln115_fu_2066_p3;
wire   [31:0] shl_ln1_fu_2074_p3;
wire  signed [63:0] sext_ln116_fu_2082_p1;
wire   [63:0] add_ln116_fu_2086_p2;
wire  signed [63:0] sext_ln114_1_fu_2111_p1;
wire   [0:0] sel_tmp11_fu_2153_p2;
wire   [0:0] sel_tmp12_fu_2159_p2;
wire   [31:0] zext_ln136_fu_2171_p1;
wire   [7:0] tmp_5_fu_2190_p7;
wire   [1:0] trunc_ln136_fu_2186_p1;
wire   [7:0] tmp_8_fu_2207_p7;
wire   [7:0] tmp_10_fu_2227_p7;
wire   [7:0] tmp_5_fu_2190_p9;
wire   [7:0] tmp_8_fu_2207_p9;
wire   [7:0] tmp_10_fu_2227_p9;
wire   [7:0] tmp_11_fu_2244_p7;
wire   [7:0] tmp_11_fu_2244_p9;
wire   [0:0] sel_tmp2_fu_2271_p2;
wire   [0:0] sel_tmp3_fu_2277_p2;
wire   [0:0] tmp61_fu_2283_p2;
wire   [0:0] sel_tmp6_fu_2289_p2;
wire   [7:0] storemerge_fu_2264_p3;
wire   [0:0] sel_tmp14_fu_2302_p2;
wire   [0:0] sel_tmp22_fu_2315_p2;
wire   [0:0] sel_tmp27_fu_2328_p2;
wire   [0:0] sel_tmp29_fu_2334_p2;
wire   [0:0] tmp62_fu_2340_p2;
wire   [0:0] sel_tmp30_fu_2346_p2;
wire   [28:0] tmp_22_fu_2365_p4;
wire   [1:0] empty_53_fu_2359_p2;
wire   [30:0] tmp_23_fu_2375_p3;
wire   [0:0] empty_54_fu_2383_p2;
wire   [0:0] sel_tmp38_fu_2397_p2;
wire   [0:0] sel_tmp46_fu_2410_p2;
wire   [0:0] sel_tmp50_fu_2423_p2;
wire   [0:0] sel_tmp54_fu_2436_p2;
wire   [0:0] icmp_ln155_fu_2518_p2;
wire   [0:0] and_ln155_2_fu_2524_p2;
wire   [3:0] trunc_ln217_1_fu_2584_p1;
wire   [4:0] zext_ln217_1_fu_2588_p1;
wire   [4:0] sub_ln217_fu_2592_p2;
wire   [4:0] zext_ln217_fu_2581_p1;
wire   [31:0] shl_ln3_fu_2605_p3;
wire  signed [63:0] sext_ln219_fu_2613_p1;
wire   [63:0] add_ln219_fu_2617_p2;
wire   [63:0] add_ln220_fu_2632_p2;
wire  signed [5:0] sext_ln217_1_fu_2673_p1;
wire  signed [5:0] add_ln222_fu_2676_p2;
wire  signed [31:0] add_ln222_cast80_fu_2682_p1;
wire   [0:0] empty_58_fu_2690_p2;
wire   [4:0] empty_57_fu_2686_p1;
wire   [4:0] umax_fu_2695_p3;
wire   [31:0] add_ln232_fu_2711_p2;
wire   [28:0] add_ln234_fu_2725_p2;
wire   [32:0] shl_ln7_fu_2730_p3;
wire  signed [63:0] sext_ln234_fu_2738_p1;
wire   [63:0] add_ln234_1_fu_2742_p2;
wire   [63:0] add_ln235_fu_2757_p2;
wire   [3:0] trunc_ln183_1_fu_2816_p1;
wire   [4:0] zext_ln183_1_fu_2820_p1;
wire   [4:0] sub_ln183_fu_2824_p2;
wire   [4:0] zext_ln183_fu_2813_p1;
wire   [31:0] shl_ln4_fu_2837_p3;
wire  signed [63:0] sext_ln186_fu_2845_p1;
wire   [63:0] add_ln186_fu_2849_p2;
wire  signed [5:0] sext_ln188_fu_2889_p1;
wire  signed [5:0] add_ln188_fu_2892_p2;
wire  signed [32:0] add_ln188_cast_fu_2902_p1;
wire   [0:0] empty_56_fu_2906_p2;
wire   [4:0] empty_55_fu_2898_p1;
wire   [4:0] umax1_fu_2911_p3;
wire   [31:0] add_ln200_fu_2927_p2;
wire   [28:0] add_ln202_fu_2941_p2;
wire   [32:0] shl_ln8_fu_2946_p3;
wire  signed [63:0] sext_ln202_fu_2954_p1;
wire   [63:0] add_ln202_1_fu_2958_p2;
reg   [105:0] ap_NS_fsm;
reg    ap_ST_fsm_state1_blk;
wire    ap_ST_fsm_state2_blk;
wire    ap_ST_fsm_state3_blk;
reg    ap_block_state4_on_subcall_done;
reg    ap_ST_fsm_state4_blk;
wire    ap_ST_fsm_state5_blk;
wire    ap_ST_fsm_state6_blk;
wire    ap_ST_fsm_state7_blk;
wire    ap_ST_fsm_state8_blk;
wire    ap_ST_fsm_state9_blk;
reg    ap_ST_fsm_state10_blk;
wire    ap_ST_fsm_state11_blk;
wire    ap_ST_fsm_state12_blk;
wire    ap_ST_fsm_state13_blk;
reg    ap_ST_fsm_state14_blk;
wire    ap_ST_fsm_state15_blk;
wire    ap_ST_fsm_state16_blk;
wire    ap_ST_fsm_state17_blk;
wire    ap_ST_fsm_state18_blk;
wire    ap_ST_fsm_state19_blk;
wire    ap_ST_fsm_state20_blk;
wire    ap_ST_fsm_state21_blk;
reg    ap_ST_fsm_state22_blk;
reg    ap_ST_fsm_state23_blk;
wire    ap_ST_fsm_state24_blk;
wire    ap_ST_fsm_state25_blk;
wire    ap_ST_fsm_state26_blk;
wire    ap_ST_fsm_state27_blk;
reg    ap_ST_fsm_state28_blk;
wire    ap_ST_fsm_state29_blk;
wire    ap_ST_fsm_state30_blk;
wire    ap_ST_fsm_state31_blk;
reg    ap_ST_fsm_state32_blk;
wire    ap_ST_fsm_state33_blk;
wire    ap_ST_fsm_state34_blk;
wire    ap_ST_fsm_state35_blk;
wire    ap_ST_fsm_state36_blk;
wire    ap_ST_fsm_state37_blk;
wire    ap_ST_fsm_state38_blk;
wire    ap_ST_fsm_state39_blk;
reg    ap_ST_fsm_state40_blk;
wire    ap_ST_fsm_state41_blk;
wire    ap_ST_fsm_state42_blk;
reg    ap_ST_fsm_state43_blk;
reg    ap_ST_fsm_state44_blk;
reg    ap_ST_fsm_state45_blk;
wire    ap_ST_fsm_state46_blk;
wire    ap_ST_fsm_state47_blk;
wire    ap_ST_fsm_state48_blk;
wire    ap_ST_fsm_state49_blk;
reg    ap_ST_fsm_state50_blk;
reg    ap_ST_fsm_state51_blk;
wire    ap_ST_fsm_state52_blk;
wire    ap_ST_fsm_state53_blk;
wire    ap_ST_fsm_state54_blk;
wire    ap_ST_fsm_state55_blk;
wire    ap_ST_fsm_state56_blk;
wire    ap_ST_fsm_state57_blk;
wire    ap_ST_fsm_state58_blk;
reg    ap_ST_fsm_state59_blk;
wire    ap_ST_fsm_state60_blk;
reg    ap_ST_fsm_state61_blk;
reg    ap_ST_fsm_state62_blk;
reg    ap_ST_fsm_state63_blk;
wire    ap_ST_fsm_state64_blk;
wire    ap_ST_fsm_state65_blk;
wire    ap_ST_fsm_state66_blk;
wire    ap_ST_fsm_state67_blk;
reg    ap_ST_fsm_state68_blk;
reg    ap_ST_fsm_state69_blk;
wire    ap_ST_fsm_state70_blk;
reg    ap_ST_fsm_state71_blk;
wire    ap_ST_fsm_state72_blk;
wire    ap_ST_fsm_state73_blk;
wire    ap_ST_fsm_state74_blk;
wire    ap_ST_fsm_state75_blk;
wire    ap_ST_fsm_state76_blk;
wire    ap_ST_fsm_state77_blk;
wire    ap_ST_fsm_state78_blk;
reg    ap_ST_fsm_state79_blk;
wire    ap_ST_fsm_state80_blk;
wire    ap_ST_fsm_state81_blk;
reg    ap_ST_fsm_state82_blk;
reg    ap_ST_fsm_state83_blk;
reg    ap_ST_fsm_state84_blk;
wire    ap_ST_fsm_state85_blk;
wire    ap_ST_fsm_state86_blk;
wire    ap_ST_fsm_state87_blk;
wire    ap_ST_fsm_state88_blk;
reg    ap_ST_fsm_state89_blk;
reg    ap_ST_fsm_state90_blk;
wire    ap_ST_fsm_state91_blk;
wire    ap_ST_fsm_state92_blk;
wire    ap_ST_fsm_state93_blk;
wire    ap_ST_fsm_state94_blk;
wire    ap_ST_fsm_state95_blk;
wire    ap_ST_fsm_state96_blk;
wire    ap_ST_fsm_state97_blk;
reg    ap_ST_fsm_state98_blk;
wire    ap_ST_fsm_state99_blk;
reg    ap_ST_fsm_state100_blk;
reg    ap_ST_fsm_state101_blk;
reg    ap_ST_fsm_state102_blk;
wire    ap_ST_fsm_state103_blk;
wire    ap_ST_fsm_state104_blk;
wire    ap_ST_fsm_state105_blk;
wire    ap_ST_fsm_state106_blk;
wire   [62:0] bound67_fu_1074_p00;
wire   [62:0] bound67_fu_1074_p10;
wire   [127:0] grp_fu_1082_p00;
wire   [127:0] grp_fu_1082_p10;
wire   [61:0] mul_ln58_fu_1070_p00;
wire   [61:0] mul_ln58_fu_1070_p10;
wire   [1:0] tmp_fu_1620_p1;
wire   [1:0] tmp_fu_1620_p3;
wire  signed [1:0] tmp_fu_1620_p5;
wire   [1:0] tmp_1_fu_1640_p1;
wire   [1:0] tmp_1_fu_1640_p3;
wire  signed [1:0] tmp_1_fu_1640_p5;
wire   [1:0] tmp_3_fu_1667_p1;
wire   [1:0] tmp_3_fu_1667_p3;
wire  signed [1:0] tmp_3_fu_1667_p5;
wire   [1:0] tmp_4_fu_1687_p1;
wire   [1:0] tmp_4_fu_1687_p3;
wire  signed [1:0] tmp_4_fu_1687_p5;
wire   [1:0] tmp_6_fu_1714_p1;
wire   [1:0] tmp_6_fu_1714_p3;
wire  signed [1:0] tmp_6_fu_1714_p5;
wire   [1:0] tmp_7_fu_1734_p1;
wire   [1:0] tmp_7_fu_1734_p3;
wire  signed [1:0] tmp_7_fu_1734_p5;
wire   [1:0] window_18_fu_1761_p1;
wire   [1:0] window_18_fu_1761_p3;
wire  signed [1:0] window_18_fu_1761_p5;
wire   [1:0] tmp_5_fu_2190_p1;
wire   [1:0] tmp_5_fu_2190_p3;
wire  signed [1:0] tmp_5_fu_2190_p5;
wire   [1:0] tmp_8_fu_2207_p1;
wire   [1:0] tmp_8_fu_2207_p3;
wire  signed [1:0] tmp_8_fu_2207_p5;
wire   [1:0] tmp_10_fu_2227_p1;
wire   [1:0] tmp_10_fu_2227_p3;
wire  signed [1:0] tmp_10_fu_2227_p5;
wire   [1:0] tmp_11_fu_2244_p1;
wire   [1:0] tmp_11_fu_2244_p3;
wire  signed [1:0] tmp_11_fu_2244_p5;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_CS_fsm = 106'd1;
#0 grp_filter_kernel_Pipeline_VITIS_LOOP_48_1_fu_907_ap_start_reg = 1'b0;
#0 grp_filter_kernel_Pipeline_init_line_buffer_VITIS_LOOP_76_3_VITIS_LOOP_77_4_fu_922_ap_start_reg = 1'b0;
#0 grp_filter_kernel_Pipeline_shift_lines_VITIS_LOOP_102_8_VITIS_LOOP_103_9_fu_939_ap_start_reg = 1'b0;
#0 grp_filter_kernel_Pipeline_VITIS_LOOP_119_10_VITIS_LOOP_120_11_fu_955_ap_start_reg = 1'b0;
#0 grp_filter_kernel_Pipeline_VITIS_LOOP_147_14_fu_970_ap_start_reg = 1'b0;
#0 grp_filter_kernel_Pipeline_VITIS_LOOP_160_15_fu_987_ap_start_reg = 1'b0;
#0 grp_filter_kernel_Pipeline_VITIS_LOOP_222_20_fu_1032_ap_start_reg = 1'b0;
#0 grp_filter_kernel_Pipeline_VITIS_LOOP_237_21_fu_1041_ap_start_reg = 1'b0;
#0 grp_filter_kernel_Pipeline_VITIS_LOOP_188_18_fu_1049_ap_start_reg = 1'b0;
#0 grp_filter_kernel_Pipeline_VITIS_LOOP_204_19_fu_1060_ap_start_reg = 1'b0;
#0 phi_mul_fu_236 = 32'd0;
#0 row_fu_240 = 31'd0;
#0 window_6_0125_fu_244 = 8'd0;
#0 window_7_0126_fu_248 = 8'd0;
#0 window_8_0127_fu_252 = 8'd0;
#0 window_15_0128_fu_256 = 8'd0;
#0 window_16_0129_fu_260 = 8'd0;
#0 window_17_0130_fu_264 = 8'd0;
#0 window_24_0131_fu_268 = 8'd0;
#0 window_25_0132_fu_272 = 8'd0;
#0 window_26_0133_fu_276 = 8'd0;
#0 window_fu_392 = 8'd0;
#0 window_1_fu_396 = 8'd0;
#0 window_2_fu_400 = 8'd0;
#0 window_3_fu_404 = 8'd0;
#0 window_4_fu_408 = 8'd0;
#0 window_5_fu_412 = 8'd0;
#0 window_6_fu_416 = 8'd0;
#0 window_7_fu_420 = 8'd0;
#0 window_8_fu_424 = 8'd0;
#0 window_9_fu_428 = 8'd0;
#0 window_10_fu_432 = 8'd0;
#0 window_11_fu_436 = 8'd0;
#0 window_12_fu_440 = 8'd0;
#0 window_13_fu_444 = 8'd0;
#0 window_14_fu_448 = 8'd0;
#0 window_15_fu_452 = 8'd0;
#0 window_16_fu_456 = 8'd0;
#0 window_17_fu_460 = 8'd0;
end

filter_kernel_line_buffer_RAM_AUTO_1R1W #(
    .DataWidth( 8 ),
    .AddressRange( 1920 ),
    .AddressWidth( 11 ))
line_buffer_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(line_buffer_address0),
    .ce0(line_buffer_ce0),
    .we0(line_buffer_we0),
    .d0(line_buffer_d0),
    .q0(line_buffer_q0)
);

filter_kernel_line_buffer_RAM_AUTO_1R1W #(
    .DataWidth( 8 ),
    .AddressRange( 1920 ),
    .AddressWidth( 11 ))
line_buffer_1_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(line_buffer_1_address0),
    .ce0(line_buffer_1_ce0),
    .we0(line_buffer_1_we0),
    .d0(line_buffer_1_d0),
    .q0(line_buffer_1_q0)
);

filter_kernel_line_buffer_RAM_AUTO_1R1W #(
    .DataWidth( 8 ),
    .AddressRange( 1920 ),
    .AddressWidth( 11 ))
line_buffer_2_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(line_buffer_2_address0),
    .ce0(line_buffer_2_ce0),
    .we0(line_buffer_2_we0),
    .d0(line_buffer_2_d0),
    .q0(line_buffer_2_q0)
);

filter_kernel_line_buffer_RAM_AUTO_1R1W #(
    .DataWidth( 8 ),
    .AddressRange( 1920 ),
    .AddressWidth( 11 ))
line_buffer_3_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(line_buffer_3_address0),
    .ce0(line_buffer_3_ce0),
    .we0(line_buffer_3_we0),
    .d0(line_buffer_3_d0),
    .q0(line_buffer_3_q0)
);

filter_kernel_line_buffer_RAM_AUTO_1R1W #(
    .DataWidth( 8 ),
    .AddressRange( 1920 ),
    .AddressWidth( 11 ))
line_buffer_4_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(line_buffer_4_address0),
    .ce0(line_buffer_4_ce0),
    .we0(line_buffer_4_we0),
    .d0(line_buffer_4_d0),
    .q0(line_buffer_4_q0)
);

filter_kernel_line_buffer_RAM_AUTO_1R1W #(
    .DataWidth( 8 ),
    .AddressRange( 1920 ),
    .AddressWidth( 11 ))
line_buffer_5_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(line_buffer_5_address0),
    .ce0(line_buffer_5_ce0),
    .we0(line_buffer_5_we0),
    .d0(line_buffer_5_d0),
    .q0(line_buffer_5_q0)
);

filter_kernel_line_buffer_RAM_AUTO_1R1W #(
    .DataWidth( 8 ),
    .AddressRange( 1920 ),
    .AddressWidth( 11 ))
line_buffer_6_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(line_buffer_6_address0),
    .ce0(line_buffer_6_ce0),
    .we0(line_buffer_6_we0),
    .d0(line_buffer_6_d0),
    .q0(line_buffer_6_q0)
);

filter_kernel_line_buffer_RAM_AUTO_1R1W #(
    .DataWidth( 8 ),
    .AddressRange( 1920 ),
    .AddressWidth( 11 ))
line_buffer_7_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(line_buffer_7_address0),
    .ce0(line_buffer_7_ce0),
    .we0(line_buffer_7_we0),
    .d0(line_buffer_7_d0),
    .q0(line_buffer_7_q0)
);

filter_kernel_line_buffer_RAM_AUTO_1R1W #(
    .DataWidth( 8 ),
    .AddressRange( 1920 ),
    .AddressWidth( 11 ))
line_buffer_8_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .address0(line_buffer_8_address0),
    .ce0(line_buffer_8_ce0),
    .we0(line_buffer_8_we0),
    .d0(line_buffer_8_d0),
    .q0(line_buffer_8_q0)
);

filter_kernel_filter_kernel_Pipeline_VITIS_LOOP_48_1 grp_filter_kernel_Pipeline_VITIS_LOOP_48_1_fu_907(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(grp_filter_kernel_Pipeline_VITIS_LOOP_48_1_fu_907_ap_start),
    .ap_done(grp_filter_kernel_Pipeline_VITIS_LOOP_48_1_fu_907_ap_done),
    .ap_idle(grp_filter_kernel_Pipeline_VITIS_LOOP_48_1_fu_907_ap_idle),
    .ap_ready(grp_filter_kernel_Pipeline_VITIS_LOOP_48_1_fu_907_ap_ready),
    .filter_address0(grp_filter_kernel_Pipeline_VITIS_LOOP_48_1_fu_907_filter_address0),
    .filter_ce0(grp_filter_kernel_Pipeline_VITIS_LOOP_48_1_fu_907_filter_ce0),
    .filter_q0(filter_q0),
    .mux_case_2101288_out(grp_filter_kernel_Pipeline_VITIS_LOOP_48_1_fu_907_mux_case_2101288_out),
    .mux_case_2101288_out_ap_vld(grp_filter_kernel_Pipeline_VITIS_LOOP_48_1_fu_907_mux_case_2101288_out_ap_vld),
    .mux_case_199279_out(grp_filter_kernel_Pipeline_VITIS_LOOP_48_1_fu_907_mux_case_199279_out),
    .mux_case_199279_out_ap_vld(grp_filter_kernel_Pipeline_VITIS_LOOP_48_1_fu_907_mux_case_199279_out_ap_vld),
    .mux_case_097270_out(grp_filter_kernel_Pipeline_VITIS_LOOP_48_1_fu_907_mux_case_097270_out),
    .mux_case_097270_out_ap_vld(grp_filter_kernel_Pipeline_VITIS_LOOP_48_1_fu_907_mux_case_097270_out_ap_vld),
    .mux_case_236261_out(grp_filter_kernel_Pipeline_VITIS_LOOP_48_1_fu_907_mux_case_236261_out),
    .mux_case_236261_out_ap_vld(grp_filter_kernel_Pipeline_VITIS_LOOP_48_1_fu_907_mux_case_236261_out_ap_vld),
    .mux_case_134252_out(grp_filter_kernel_Pipeline_VITIS_LOOP_48_1_fu_907_mux_case_134252_out),
    .mux_case_134252_out_ap_vld(grp_filter_kernel_Pipeline_VITIS_LOOP_48_1_fu_907_mux_case_134252_out_ap_vld),
    .mux_case_032243_out(grp_filter_kernel_Pipeline_VITIS_LOOP_48_1_fu_907_mux_case_032243_out),
    .mux_case_032243_out_ap_vld(grp_filter_kernel_Pipeline_VITIS_LOOP_48_1_fu_907_mux_case_032243_out_ap_vld),
    .mux_case_218234_out(grp_filter_kernel_Pipeline_VITIS_LOOP_48_1_fu_907_mux_case_218234_out),
    .mux_case_218234_out_ap_vld(grp_filter_kernel_Pipeline_VITIS_LOOP_48_1_fu_907_mux_case_218234_out_ap_vld),
    .mux_case_116225_out(grp_filter_kernel_Pipeline_VITIS_LOOP_48_1_fu_907_mux_case_116225_out),
    .mux_case_116225_out_ap_vld(grp_filter_kernel_Pipeline_VITIS_LOOP_48_1_fu_907_mux_case_116225_out_ap_vld),
    .mux_case_014216_out(grp_filter_kernel_Pipeline_VITIS_LOOP_48_1_fu_907_mux_case_014216_out),
    .mux_case_014216_out_ap_vld(grp_filter_kernel_Pipeline_VITIS_LOOP_48_1_fu_907_mux_case_014216_out_ap_vld)
);

filter_kernel_filter_kernel_Pipeline_init_line_buffer_VITIS_LOOP_76_3_VITIS_LOOP_77_4 grp_filter_kernel_Pipeline_init_line_buffer_VITIS_LOOP_76_3_VITIS_LOOP_77_4_fu_922(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(grp_filter_kernel_Pipeline_init_line_buffer_VITIS_LOOP_76_3_VITIS_LOOP_77_4_fu_922_ap_start),
    .ap_done(grp_filter_kernel_Pipeline_init_line_buffer_VITIS_LOOP_76_3_VITIS_LOOP_77_4_fu_922_ap_done),
    .ap_idle(grp_filter_kernel_Pipeline_init_line_buffer_VITIS_LOOP_76_3_VITIS_LOOP_77_4_fu_922_ap_idle),
    .ap_ready(grp_filter_kernel_Pipeline_init_line_buffer_VITIS_LOOP_76_3_VITIS_LOOP_77_4_fu_922_ap_ready),
    .channels(channels_read_reg_3067),
    .mul_ln58_1(sub_ln58_reg_3377),
    .mul_ln58(mul_ln58_reg_3370),
    .cmp2538(cmp2538_reg_3353),
    .line_buffer_address0(grp_filter_kernel_Pipeline_init_line_buffer_VITIS_LOOP_76_3_VITIS_LOOP_77_4_fu_922_line_buffer_address0),
    .line_buffer_ce0(grp_filter_kernel_Pipeline_init_line_buffer_VITIS_LOOP_76_3_VITIS_LOOP_77_4_fu_922_line_buffer_ce0),
    .line_buffer_we0(grp_filter_kernel_Pipeline_init_line_buffer_VITIS_LOOP_76_3_VITIS_LOOP_77_4_fu_922_line_buffer_we0),
    .line_buffer_d0(grp_filter_kernel_Pipeline_init_line_buffer_VITIS_LOOP_76_3_VITIS_LOOP_77_4_fu_922_line_buffer_d0),
    .line_buffer_1_address0(grp_filter_kernel_Pipeline_init_line_buffer_VITIS_LOOP_76_3_VITIS_LOOP_77_4_fu_922_line_buffer_1_address0),
    .line_buffer_1_ce0(grp_filter_kernel_Pipeline_init_line_buffer_VITIS_LOOP_76_3_VITIS_LOOP_77_4_fu_922_line_buffer_1_ce0),
    .line_buffer_1_we0(grp_filter_kernel_Pipeline_init_line_buffer_VITIS_LOOP_76_3_VITIS_LOOP_77_4_fu_922_line_buffer_1_we0),
    .line_buffer_1_d0(grp_filter_kernel_Pipeline_init_line_buffer_VITIS_LOOP_76_3_VITIS_LOOP_77_4_fu_922_line_buffer_1_d0),
    .line_buffer_2_address0(grp_filter_kernel_Pipeline_init_line_buffer_VITIS_LOOP_76_3_VITIS_LOOP_77_4_fu_922_line_buffer_2_address0),
    .line_buffer_2_ce0(grp_filter_kernel_Pipeline_init_line_buffer_VITIS_LOOP_76_3_VITIS_LOOP_77_4_fu_922_line_buffer_2_ce0),
    .line_buffer_2_we0(grp_filter_kernel_Pipeline_init_line_buffer_VITIS_LOOP_76_3_VITIS_LOOP_77_4_fu_922_line_buffer_2_we0),
    .line_buffer_2_d0(grp_filter_kernel_Pipeline_init_line_buffer_VITIS_LOOP_76_3_VITIS_LOOP_77_4_fu_922_line_buffer_2_d0),
    .line_buffer_3_address0(grp_filter_kernel_Pipeline_init_line_buffer_VITIS_LOOP_76_3_VITIS_LOOP_77_4_fu_922_line_buffer_3_address0),
    .line_buffer_3_ce0(grp_filter_kernel_Pipeline_init_line_buffer_VITIS_LOOP_76_3_VITIS_LOOP_77_4_fu_922_line_buffer_3_ce0),
    .line_buffer_3_we0(grp_filter_kernel_Pipeline_init_line_buffer_VITIS_LOOP_76_3_VITIS_LOOP_77_4_fu_922_line_buffer_3_we0),
    .line_buffer_3_d0(grp_filter_kernel_Pipeline_init_line_buffer_VITIS_LOOP_76_3_VITIS_LOOP_77_4_fu_922_line_buffer_3_d0),
    .line_buffer_4_address0(grp_filter_kernel_Pipeline_init_line_buffer_VITIS_LOOP_76_3_VITIS_LOOP_77_4_fu_922_line_buffer_4_address0),
    .line_buffer_4_ce0(grp_filter_kernel_Pipeline_init_line_buffer_VITIS_LOOP_76_3_VITIS_LOOP_77_4_fu_922_line_buffer_4_ce0),
    .line_buffer_4_we0(grp_filter_kernel_Pipeline_init_line_buffer_VITIS_LOOP_76_3_VITIS_LOOP_77_4_fu_922_line_buffer_4_we0),
    .line_buffer_4_d0(grp_filter_kernel_Pipeline_init_line_buffer_VITIS_LOOP_76_3_VITIS_LOOP_77_4_fu_922_line_buffer_4_d0),
    .line_buffer_5_address0(grp_filter_kernel_Pipeline_init_line_buffer_VITIS_LOOP_76_3_VITIS_LOOP_77_4_fu_922_line_buffer_5_address0),
    .line_buffer_5_ce0(grp_filter_kernel_Pipeline_init_line_buffer_VITIS_LOOP_76_3_VITIS_LOOP_77_4_fu_922_line_buffer_5_ce0),
    .line_buffer_5_we0(grp_filter_kernel_Pipeline_init_line_buffer_VITIS_LOOP_76_3_VITIS_LOOP_77_4_fu_922_line_buffer_5_we0),
    .line_buffer_5_d0(grp_filter_kernel_Pipeline_init_line_buffer_VITIS_LOOP_76_3_VITIS_LOOP_77_4_fu_922_line_buffer_5_d0),
    .line_buffer_6_address0(grp_filter_kernel_Pipeline_init_line_buffer_VITIS_LOOP_76_3_VITIS_LOOP_77_4_fu_922_line_buffer_6_address0),
    .line_buffer_6_ce0(grp_filter_kernel_Pipeline_init_line_buffer_VITIS_LOOP_76_3_VITIS_LOOP_77_4_fu_922_line_buffer_6_ce0),
    .line_buffer_6_we0(grp_filter_kernel_Pipeline_init_line_buffer_VITIS_LOOP_76_3_VITIS_LOOP_77_4_fu_922_line_buffer_6_we0),
    .line_buffer_6_d0(grp_filter_kernel_Pipeline_init_line_buffer_VITIS_LOOP_76_3_VITIS_LOOP_77_4_fu_922_line_buffer_6_d0),
    .line_buffer_7_address0(grp_filter_kernel_Pipeline_init_line_buffer_VITIS_LOOP_76_3_VITIS_LOOP_77_4_fu_922_line_buffer_7_address0),
    .line_buffer_7_ce0(grp_filter_kernel_Pipeline_init_line_buffer_VITIS_LOOP_76_3_VITIS_LOOP_77_4_fu_922_line_buffer_7_ce0),
    .line_buffer_7_we0(grp_filter_kernel_Pipeline_init_line_buffer_VITIS_LOOP_76_3_VITIS_LOOP_77_4_fu_922_line_buffer_7_we0),
    .line_buffer_7_d0(grp_filter_kernel_Pipeline_init_line_buffer_VITIS_LOOP_76_3_VITIS_LOOP_77_4_fu_922_line_buffer_7_d0),
    .line_buffer_8_address0(grp_filter_kernel_Pipeline_init_line_buffer_VITIS_LOOP_76_3_VITIS_LOOP_77_4_fu_922_line_buffer_8_address0),
    .line_buffer_8_ce0(grp_filter_kernel_Pipeline_init_line_buffer_VITIS_LOOP_76_3_VITIS_LOOP_77_4_fu_922_line_buffer_8_ce0),
    .line_buffer_8_we0(grp_filter_kernel_Pipeline_init_line_buffer_VITIS_LOOP_76_3_VITIS_LOOP_77_4_fu_922_line_buffer_8_we0),
    .line_buffer_8_d0(grp_filter_kernel_Pipeline_init_line_buffer_VITIS_LOOP_76_3_VITIS_LOOP_77_4_fu_922_line_buffer_8_d0)
);

filter_kernel_filter_kernel_Pipeline_shift_lines_VITIS_LOOP_102_8_VITIS_LOOP_103_9 grp_filter_kernel_Pipeline_shift_lines_VITIS_LOOP_102_8_VITIS_LOOP_103_9_fu_939(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(grp_filter_kernel_Pipeline_shift_lines_VITIS_LOOP_102_8_VITIS_LOOP_103_9_fu_939_ap_start),
    .ap_done(grp_filter_kernel_Pipeline_shift_lines_VITIS_LOOP_102_8_VITIS_LOOP_103_9_fu_939_ap_done),
    .ap_idle(grp_filter_kernel_Pipeline_shift_lines_VITIS_LOOP_102_8_VITIS_LOOP_103_9_fu_939_ap_idle),
    .ap_ready(grp_filter_kernel_Pipeline_shift_lines_VITIS_LOOP_102_8_VITIS_LOOP_103_9_fu_939_ap_ready),
    .channels(channels_read_reg_3067),
    .bound81(tmp_s_reg_3466),
    .line_buffer_6_address0(grp_filter_kernel_Pipeline_shift_lines_VITIS_LOOP_102_8_VITIS_LOOP_103_9_fu_939_line_buffer_6_address0),
    .line_buffer_6_ce0(grp_filter_kernel_Pipeline_shift_lines_VITIS_LOOP_102_8_VITIS_LOOP_103_9_fu_939_line_buffer_6_ce0),
    .line_buffer_6_q0(line_buffer_6_q0),
    .line_buffer_7_address0(grp_filter_kernel_Pipeline_shift_lines_VITIS_LOOP_102_8_VITIS_LOOP_103_9_fu_939_line_buffer_7_address0),
    .line_buffer_7_ce0(grp_filter_kernel_Pipeline_shift_lines_VITIS_LOOP_102_8_VITIS_LOOP_103_9_fu_939_line_buffer_7_ce0),
    .line_buffer_7_q0(line_buffer_7_q0),
    .line_buffer_8_address0(grp_filter_kernel_Pipeline_shift_lines_VITIS_LOOP_102_8_VITIS_LOOP_103_9_fu_939_line_buffer_8_address0),
    .line_buffer_8_ce0(grp_filter_kernel_Pipeline_shift_lines_VITIS_LOOP_102_8_VITIS_LOOP_103_9_fu_939_line_buffer_8_ce0),
    .line_buffer_8_q0(line_buffer_8_q0),
    .line_buffer_address0(grp_filter_kernel_Pipeline_shift_lines_VITIS_LOOP_102_8_VITIS_LOOP_103_9_fu_939_line_buffer_address0),
    .line_buffer_ce0(grp_filter_kernel_Pipeline_shift_lines_VITIS_LOOP_102_8_VITIS_LOOP_103_9_fu_939_line_buffer_ce0),
    .line_buffer_we0(grp_filter_kernel_Pipeline_shift_lines_VITIS_LOOP_102_8_VITIS_LOOP_103_9_fu_939_line_buffer_we0),
    .line_buffer_d0(grp_filter_kernel_Pipeline_shift_lines_VITIS_LOOP_102_8_VITIS_LOOP_103_9_fu_939_line_buffer_d0),
    .line_buffer_1_address0(grp_filter_kernel_Pipeline_shift_lines_VITIS_LOOP_102_8_VITIS_LOOP_103_9_fu_939_line_buffer_1_address0),
    .line_buffer_1_ce0(grp_filter_kernel_Pipeline_shift_lines_VITIS_LOOP_102_8_VITIS_LOOP_103_9_fu_939_line_buffer_1_ce0),
    .line_buffer_1_we0(grp_filter_kernel_Pipeline_shift_lines_VITIS_LOOP_102_8_VITIS_LOOP_103_9_fu_939_line_buffer_1_we0),
    .line_buffer_1_d0(grp_filter_kernel_Pipeline_shift_lines_VITIS_LOOP_102_8_VITIS_LOOP_103_9_fu_939_line_buffer_1_d0),
    .line_buffer_2_address0(grp_filter_kernel_Pipeline_shift_lines_VITIS_LOOP_102_8_VITIS_LOOP_103_9_fu_939_line_buffer_2_address0),
    .line_buffer_2_ce0(grp_filter_kernel_Pipeline_shift_lines_VITIS_LOOP_102_8_VITIS_LOOP_103_9_fu_939_line_buffer_2_ce0),
    .line_buffer_2_we0(grp_filter_kernel_Pipeline_shift_lines_VITIS_LOOP_102_8_VITIS_LOOP_103_9_fu_939_line_buffer_2_we0),
    .line_buffer_2_d0(grp_filter_kernel_Pipeline_shift_lines_VITIS_LOOP_102_8_VITIS_LOOP_103_9_fu_939_line_buffer_2_d0),
    .bound67(bound67_reg_3461),
    .line_buffer_3_address0(grp_filter_kernel_Pipeline_shift_lines_VITIS_LOOP_102_8_VITIS_LOOP_103_9_fu_939_line_buffer_3_address0),
    .line_buffer_3_ce0(grp_filter_kernel_Pipeline_shift_lines_VITIS_LOOP_102_8_VITIS_LOOP_103_9_fu_939_line_buffer_3_ce0),
    .line_buffer_3_we0(grp_filter_kernel_Pipeline_shift_lines_VITIS_LOOP_102_8_VITIS_LOOP_103_9_fu_939_line_buffer_3_we0),
    .line_buffer_3_d0(grp_filter_kernel_Pipeline_shift_lines_VITIS_LOOP_102_8_VITIS_LOOP_103_9_fu_939_line_buffer_3_d0),
    .line_buffer_3_q0(line_buffer_3_q0),
    .line_buffer_4_address0(grp_filter_kernel_Pipeline_shift_lines_VITIS_LOOP_102_8_VITIS_LOOP_103_9_fu_939_line_buffer_4_address0),
    .line_buffer_4_ce0(grp_filter_kernel_Pipeline_shift_lines_VITIS_LOOP_102_8_VITIS_LOOP_103_9_fu_939_line_buffer_4_ce0),
    .line_buffer_4_we0(grp_filter_kernel_Pipeline_shift_lines_VITIS_LOOP_102_8_VITIS_LOOP_103_9_fu_939_line_buffer_4_we0),
    .line_buffer_4_d0(grp_filter_kernel_Pipeline_shift_lines_VITIS_LOOP_102_8_VITIS_LOOP_103_9_fu_939_line_buffer_4_d0),
    .line_buffer_4_q0(line_buffer_4_q0),
    .line_buffer_5_address0(grp_filter_kernel_Pipeline_shift_lines_VITIS_LOOP_102_8_VITIS_LOOP_103_9_fu_939_line_buffer_5_address0),
    .line_buffer_5_ce0(grp_filter_kernel_Pipeline_shift_lines_VITIS_LOOP_102_8_VITIS_LOOP_103_9_fu_939_line_buffer_5_ce0),
    .line_buffer_5_we0(grp_filter_kernel_Pipeline_shift_lines_VITIS_LOOP_102_8_VITIS_LOOP_103_9_fu_939_line_buffer_5_we0),
    .line_buffer_5_d0(grp_filter_kernel_Pipeline_shift_lines_VITIS_LOOP_102_8_VITIS_LOOP_103_9_fu_939_line_buffer_5_d0),
    .line_buffer_5_q0(line_buffer_5_q0)
);

filter_kernel_filter_kernel_Pipeline_VITIS_LOOP_119_10_VITIS_LOOP_120_11 grp_filter_kernel_Pipeline_VITIS_LOOP_119_10_VITIS_LOOP_120_11_fu_955(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(grp_filter_kernel_Pipeline_VITIS_LOOP_119_10_VITIS_LOOP_120_11_fu_955_ap_start),
    .ap_done(grp_filter_kernel_Pipeline_VITIS_LOOP_119_10_VITIS_LOOP_120_11_fu_955_ap_done),
    .ap_idle(grp_filter_kernel_Pipeline_VITIS_LOOP_119_10_VITIS_LOOP_120_11_fu_955_ap_idle),
    .ap_ready(grp_filter_kernel_Pipeline_VITIS_LOOP_119_10_VITIS_LOOP_120_11_fu_955_ap_ready),
    .line_buffer_8_address0(grp_filter_kernel_Pipeline_VITIS_LOOP_119_10_VITIS_LOOP_120_11_fu_955_line_buffer_8_address0),
    .line_buffer_8_ce0(grp_filter_kernel_Pipeline_VITIS_LOOP_119_10_VITIS_LOOP_120_11_fu_955_line_buffer_8_ce0),
    .line_buffer_8_we0(grp_filter_kernel_Pipeline_VITIS_LOOP_119_10_VITIS_LOOP_120_11_fu_955_line_buffer_8_we0),
    .line_buffer_8_d0(grp_filter_kernel_Pipeline_VITIS_LOOP_119_10_VITIS_LOOP_120_11_fu_955_line_buffer_8_d0),
    .line_buffer_7_address0(grp_filter_kernel_Pipeline_VITIS_LOOP_119_10_VITIS_LOOP_120_11_fu_955_line_buffer_7_address0),
    .line_buffer_7_ce0(grp_filter_kernel_Pipeline_VITIS_LOOP_119_10_VITIS_LOOP_120_11_fu_955_line_buffer_7_ce0),
    .line_buffer_7_we0(grp_filter_kernel_Pipeline_VITIS_LOOP_119_10_VITIS_LOOP_120_11_fu_955_line_buffer_7_we0),
    .line_buffer_7_d0(grp_filter_kernel_Pipeline_VITIS_LOOP_119_10_VITIS_LOOP_120_11_fu_955_line_buffer_7_d0),
    .line_buffer_6_address0(grp_filter_kernel_Pipeline_VITIS_LOOP_119_10_VITIS_LOOP_120_11_fu_955_line_buffer_6_address0),
    .line_buffer_6_ce0(grp_filter_kernel_Pipeline_VITIS_LOOP_119_10_VITIS_LOOP_120_11_fu_955_line_buffer_6_ce0),
    .line_buffer_6_we0(grp_filter_kernel_Pipeline_VITIS_LOOP_119_10_VITIS_LOOP_120_11_fu_955_line_buffer_6_we0),
    .line_buffer_6_d0(grp_filter_kernel_Pipeline_VITIS_LOOP_119_10_VITIS_LOOP_120_11_fu_955_line_buffer_6_d0),
    .xor_ln114(xor_ln114_reg_3683),
    .mul_ln114(mul_ln114_reg_3719),
    .zext_ln114(trunc_ln114_reg_3578),
    .sext_ln75_1(empty_49_reg_3121),
    .sext_ln75(channels_read_reg_3067),
    .cmp155(cmp155_reg_3496),
    .axie4_data(axie4_data_reg_3724)
);

filter_kernel_filter_kernel_Pipeline_VITIS_LOOP_147_14 grp_filter_kernel_Pipeline_VITIS_LOOP_147_14_fu_970(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(grp_filter_kernel_Pipeline_VITIS_LOOP_147_14_fu_970_ap_start),
    .ap_done(grp_filter_kernel_Pipeline_VITIS_LOOP_147_14_fu_970_ap_done),
    .ap_idle(grp_filter_kernel_Pipeline_VITIS_LOOP_147_14_fu_970_ap_idle),
    .ap_ready(grp_filter_kernel_Pipeline_VITIS_LOOP_147_14_fu_970_ap_ready),
    .window_14_load_1(reg_1214),
    .window_12_load_1(reg_1208),
    .window_13_load_1(reg_1202),
    .channels(channels_read_reg_3067),
    .line_buffer_3_load_1(reg_1187),
    .line_buffer_4_load_1(reg_1192),
    .line_buffer_5_load_1(reg_1197),
    .window_39_out(grp_filter_kernel_Pipeline_VITIS_LOOP_147_14_fu_970_window_39_out),
    .window_39_out_ap_vld(grp_filter_kernel_Pipeline_VITIS_LOOP_147_14_fu_970_window_39_out_ap_vld),
    .window_38_out(grp_filter_kernel_Pipeline_VITIS_LOOP_147_14_fu_970_window_38_out),
    .window_38_out_ap_vld(grp_filter_kernel_Pipeline_VITIS_LOOP_147_14_fu_970_window_38_out_ap_vld),
    .window_37_out(grp_filter_kernel_Pipeline_VITIS_LOOP_147_14_fu_970_window_37_out),
    .window_37_out_ap_vld(grp_filter_kernel_Pipeline_VITIS_LOOP_147_14_fu_970_window_37_out_ap_vld)
);

filter_kernel_filter_kernel_Pipeline_VITIS_LOOP_160_15 grp_filter_kernel_Pipeline_VITIS_LOOP_160_15_fu_987(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(grp_filter_kernel_Pipeline_VITIS_LOOP_160_15_fu_987_ap_start),
    .ap_done(grp_filter_kernel_Pipeline_VITIS_LOOP_160_15_fu_987_ap_done),
    .ap_idle(grp_filter_kernel_Pipeline_VITIS_LOOP_160_15_fu_987_ap_idle),
    .ap_ready(grp_filter_kernel_Pipeline_VITIS_LOOP_160_15_fu_987_ap_ready),
    .channels(channels_read_reg_3067),
    .window_load(window_fu_392),
    .window_1_load(window_1_fu_396),
    .window_2_load(window_2_fu_400),
    .window_9_load(window_6_fu_416),
    .window_10_load(window_7_fu_420),
    .window_11_load(window_8_fu_424),
    .window_18_load(window_12_fu_440),
    .window_19_load(window_13_fu_444),
    .window_20_load(window_14_fu_448),
    .window_3_load_1(window_3_load_1_reg_3890),
    .window_4_load_1(window_4_load_1_reg_3895),
    .window_5_load_1(window_5_load_1_reg_3900),
    .window_12_load_2(reg_1208),
    .window_13_load_2(reg_1202),
    .window_14_load_2(reg_1214),
    .window_21_load_1(window_15_load_1_reg_3905),
    .window_22_load_1(window_16_load_1_reg_3910),
    .window_23_load_1(window_17_load_1_reg_3915),
    .window_6_load_1(window_6_0125_load_1_reg_3818),
    .window_7_load_1(window_7_0126_load_1_reg_3823),
    .window_8_load_1(window_8_0127_load_1_reg_3828),
    .window_15_load_1(window_15_0128_load_1_reg_3833),
    .window_16_load_1(window_16_0129_load_1_reg_3838),
    .window_17_load_1(window_17_0130_load_1_reg_3843),
    .window_24_load_1(window_24_0131_load_1_reg_3848),
    .window_25_load_1(window_25_0132_load_1_reg_3853),
    .window_26_load_1(window_26_0133_load_1_reg_3858),
    .mux_case_014216_reload(grp_filter_kernel_Pipeline_VITIS_LOOP_48_1_fu_907_mux_case_014216_out),
    .mux_case_032243_reload(grp_filter_kernel_Pipeline_VITIS_LOOP_48_1_fu_907_mux_case_032243_out),
    .mux_case_097270_reload(grp_filter_kernel_Pipeline_VITIS_LOOP_48_1_fu_907_mux_case_097270_out),
    .mux_case_116225_reload(grp_filter_kernel_Pipeline_VITIS_LOOP_48_1_fu_907_mux_case_116225_out),
    .mux_case_134252_reload(grp_filter_kernel_Pipeline_VITIS_LOOP_48_1_fu_907_mux_case_134252_out),
    .mux_case_199279_reload(grp_filter_kernel_Pipeline_VITIS_LOOP_48_1_fu_907_mux_case_199279_out),
    .mux_case_218234_reload(grp_filter_kernel_Pipeline_VITIS_LOOP_48_1_fu_907_mux_case_218234_out),
    .mux_case_236261_reload(grp_filter_kernel_Pipeline_VITIS_LOOP_48_1_fu_907_mux_case_236261_out),
    .mux_case_2101288_reload(grp_filter_kernel_Pipeline_VITIS_LOOP_48_1_fu_907_mux_case_2101288_out),
    .filter_divisor(filter_divisor_read_reg_3101),
    .output_pixel_2_out(grp_filter_kernel_Pipeline_VITIS_LOOP_160_15_fu_987_output_pixel_2_out),
    .output_pixel_2_out_ap_vld(grp_filter_kernel_Pipeline_VITIS_LOOP_160_15_fu_987_output_pixel_2_out_ap_vld),
    .output_pixel_1_out(grp_filter_kernel_Pipeline_VITIS_LOOP_160_15_fu_987_output_pixel_1_out),
    .output_pixel_1_out_ap_vld(grp_filter_kernel_Pipeline_VITIS_LOOP_160_15_fu_987_output_pixel_1_out_ap_vld),
    .output_pixel_out(grp_filter_kernel_Pipeline_VITIS_LOOP_160_15_fu_987_output_pixel_out),
    .output_pixel_out_ap_vld(grp_filter_kernel_Pipeline_VITIS_LOOP_160_15_fu_987_output_pixel_out_ap_vld)
);

filter_kernel_filter_kernel_Pipeline_VITIS_LOOP_222_20 grp_filter_kernel_Pipeline_VITIS_LOOP_222_20_fu_1032(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(grp_filter_kernel_Pipeline_VITIS_LOOP_222_20_fu_1032_ap_start),
    .ap_done(grp_filter_kernel_Pipeline_VITIS_LOOP_222_20_fu_1032_ap_done),
    .ap_idle(grp_filter_kernel_Pipeline_VITIS_LOOP_222_20_fu_1032_ap_idle),
    .ap_ready(grp_filter_kernel_Pipeline_VITIS_LOOP_222_20_fu_1032_ap_ready),
    .empty(byte_offset_reg_3936),
    .output_axie4_data(output_axie4_data_reg_3971),
    .input_axie4_data(input_axie4_data_reg_3966),
    .sub_ln222(sub_ln222_reg_3987),
    .output_axie4_data_2_out(grp_filter_kernel_Pipeline_VITIS_LOOP_222_20_fu_1032_output_axie4_data_2_out),
    .output_axie4_data_2_out_ap_vld(grp_filter_kernel_Pipeline_VITIS_LOOP_222_20_fu_1032_output_axie4_data_2_out_ap_vld)
);

filter_kernel_filter_kernel_Pipeline_VITIS_LOOP_237_21 grp_filter_kernel_Pipeline_VITIS_LOOP_237_21_fu_1041(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(grp_filter_kernel_Pipeline_VITIS_LOOP_237_21_fu_1041_ap_start),
    .ap_done(grp_filter_kernel_Pipeline_VITIS_LOOP_237_21_fu_1041_ap_done),
    .ap_idle(grp_filter_kernel_Pipeline_VITIS_LOOP_237_21_fu_1041_ap_idle),
    .ap_ready(grp_filter_kernel_Pipeline_VITIS_LOOP_237_21_fu_1041_ap_ready),
    .next_output_axie4_data(next_output_axie4_data_reg_4032),
    .remaining_channels(remaining_channels_reg_4037),
    .next_input_axie4_data(next_input_axie4_data_reg_4027),
    .next_output_axie4_data_1_out(grp_filter_kernel_Pipeline_VITIS_LOOP_237_21_fu_1041_next_output_axie4_data_1_out),
    .next_output_axie4_data_1_out_ap_vld(grp_filter_kernel_Pipeline_VITIS_LOOP_237_21_fu_1041_next_output_axie4_data_1_out_ap_vld)
);

filter_kernel_filter_kernel_Pipeline_VITIS_LOOP_188_18 grp_filter_kernel_Pipeline_VITIS_LOOP_188_18_fu_1049(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(grp_filter_kernel_Pipeline_VITIS_LOOP_188_18_fu_1049_ap_start),
    .ap_done(grp_filter_kernel_Pipeline_VITIS_LOOP_188_18_fu_1049_ap_done),
    .ap_idle(grp_filter_kernel_Pipeline_VITIS_LOOP_188_18_fu_1049_ap_idle),
    .ap_ready(grp_filter_kernel_Pipeline_VITIS_LOOP_188_18_fu_1049_ap_ready),
    .empty(byte_offset_1_reg_4058),
    .axie4_data_1(axie4_data_4_reg_4078),
    .output_pixel_reload(grp_filter_kernel_Pipeline_VITIS_LOOP_160_15_fu_987_output_pixel_out),
    .output_pixel_1_reload(grp_filter_kernel_Pipeline_VITIS_LOOP_160_15_fu_987_output_pixel_1_out),
    .output_pixel_2_reload(grp_filter_kernel_Pipeline_VITIS_LOOP_160_15_fu_987_output_pixel_2_out),
    .sub_ln188(sub_ln188_reg_4103),
    .axie4_data_3_out(grp_filter_kernel_Pipeline_VITIS_LOOP_188_18_fu_1049_axie4_data_3_out),
    .axie4_data_3_out_ap_vld(grp_filter_kernel_Pipeline_VITIS_LOOP_188_18_fu_1049_axie4_data_3_out_ap_vld)
);

filter_kernel_filter_kernel_Pipeline_VITIS_LOOP_204_19 grp_filter_kernel_Pipeline_VITIS_LOOP_204_19_fu_1060(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(grp_filter_kernel_Pipeline_VITIS_LOOP_204_19_fu_1060_ap_start),
    .ap_done(grp_filter_kernel_Pipeline_VITIS_LOOP_204_19_fu_1060_ap_done),
    .ap_idle(grp_filter_kernel_Pipeline_VITIS_LOOP_204_19_fu_1060_ap_idle),
    .ap_ready(grp_filter_kernel_Pipeline_VITIS_LOOP_204_19_fu_1060_ap_ready),
    .next_axie4_data(next_axie4_data_reg_4132),
    .remaining_channels_1(remaining_channels_1_reg_4137),
    .sub342_cast(sub342_reg_4142),
    .output_pixel_2_reload(grp_filter_kernel_Pipeline_VITIS_LOOP_160_15_fu_987_output_pixel_2_out),
    .output_pixel_1_reload(grp_filter_kernel_Pipeline_VITIS_LOOP_160_15_fu_987_output_pixel_1_out),
    .next_axie4_data_1_out(grp_filter_kernel_Pipeline_VITIS_LOOP_204_19_fu_1060_next_axie4_data_1_out),
    .next_axie4_data_1_out_ap_vld(grp_filter_kernel_Pipeline_VITIS_LOOP_204_19_fu_1060_next_axie4_data_1_out_ap_vld)
);

filter_kernel_control_s_axi #(
    .C_S_AXI_ADDR_WIDTH( C_S_AXI_CONTROL_ADDR_WIDTH ),
    .C_S_AXI_DATA_WIDTH( C_S_AXI_CONTROL_DATA_WIDTH ))
control_s_axi_U(
    .AWVALID(s_axi_control_AWVALID),
    .AWREADY(s_axi_control_AWREADY),
    .AWADDR(s_axi_control_AWADDR),
    .WVALID(s_axi_control_WVALID),
    .WREADY(s_axi_control_WREADY),
    .WDATA(s_axi_control_WDATA),
    .WSTRB(s_axi_control_WSTRB),
    .ARVALID(s_axi_control_ARVALID),
    .ARREADY(s_axi_control_ARREADY),
    .ARADDR(s_axi_control_ARADDR),
    .RVALID(s_axi_control_RVALID),
    .RREADY(s_axi_control_RREADY),
    .RDATA(s_axi_control_RDATA),
    .RRESP(s_axi_control_RRESP),
    .BVALID(s_axi_control_BVALID),
    .BREADY(s_axi_control_BREADY),
    .BRESP(s_axi_control_BRESP),
    .ACLK(ap_clk),
    .ARESET(ap_rst_n_inv),
    .ACLK_EN(1'b1),
    .filter_divisor(filter_divisor),
    .width(width),
    .height(height),
    .channels(channels),
    .filter_address0(grp_filter_kernel_Pipeline_VITIS_LOOP_48_1_fu_907_filter_address0),
    .filter_ce0(grp_filter_kernel_Pipeline_VITIS_LOOP_48_1_fu_907_filter_ce0),
    .filter_q0(filter_q0),
    .ap_start(ap_start),
    .interrupt(interrupt),
    .ap_ready(ap_ready),
    .ap_done(ap_done),
    .ap_idle(ap_idle)
);

filter_kernel_control_r_s_axi #(
    .C_S_AXI_ADDR_WIDTH( C_S_AXI_CONTROL_R_ADDR_WIDTH ),
    .C_S_AXI_DATA_WIDTH( C_S_AXI_CONTROL_R_DATA_WIDTH ))
control_r_s_axi_U(
    .AWVALID(s_axi_control_r_AWVALID),
    .AWREADY(s_axi_control_r_AWREADY),
    .AWADDR(s_axi_control_r_AWADDR),
    .WVALID(s_axi_control_r_WVALID),
    .WREADY(s_axi_control_r_WREADY),
    .WDATA(s_axi_control_r_WDATA),
    .WSTRB(s_axi_control_r_WSTRB),
    .ARVALID(s_axi_control_r_ARVALID),
    .ARREADY(s_axi_control_r_ARREADY),
    .ARADDR(s_axi_control_r_ARADDR),
    .RVALID(s_axi_control_r_RVALID),
    .RREADY(s_axi_control_r_RREADY),
    .RDATA(s_axi_control_r_RDATA),
    .RRESP(s_axi_control_r_RRESP),
    .BVALID(s_axi_control_r_BVALID),
    .BREADY(s_axi_control_r_BREADY),
    .BRESP(s_axi_control_r_BRESP),
    .ACLK(ap_clk),
    .ARESET(ap_rst_n_inv),
    .ACLK_EN(1'b1),
    .input_image(input_image),
    .output_image(output_image)
);

filter_kernel_gmem0_m_axi #(
    .CONSERVATIVE( 1 ),
    .USER_MAXREQS( 7 ),
    .MAX_READ_BURST_LENGTH( 256 ),
    .MAX_WRITE_BURST_LENGTH( 256 ),
    .C_M_AXI_ID_WIDTH( C_M_AXI_GMEM0_ID_WIDTH ),
    .C_M_AXI_ADDR_WIDTH( C_M_AXI_GMEM0_ADDR_WIDTH ),
    .C_M_AXI_DATA_WIDTH( C_M_AXI_GMEM0_DATA_WIDTH ),
    .C_M_AXI_AWUSER_WIDTH( C_M_AXI_GMEM0_AWUSER_WIDTH ),
    .C_M_AXI_ARUSER_WIDTH( C_M_AXI_GMEM0_ARUSER_WIDTH ),
    .C_M_AXI_WUSER_WIDTH( C_M_AXI_GMEM0_WUSER_WIDTH ),
    .C_M_AXI_RUSER_WIDTH( C_M_AXI_GMEM0_RUSER_WIDTH ),
    .C_M_AXI_BUSER_WIDTH( C_M_AXI_GMEM0_BUSER_WIDTH ),
    .C_USER_VALUE( C_M_AXI_GMEM0_USER_VALUE ),
    .C_PROT_VALUE( C_M_AXI_GMEM0_PROT_VALUE ),
    .C_CACHE_VALUE( C_M_AXI_GMEM0_CACHE_VALUE ),
    .CH0_USER_RFIFONUM_WIDTH( 12 ),
    .CH0_USER_DW( 128 ),
    .CH0_USER_AW( 64 ),
    .NUM_READ_OUTSTANDING( 8 ),
    .NUM_WRITE_OUTSTANDING( 0 ))
gmem0_m_axi_U(
    .AWVALID(m_axi_gmem0_AWVALID),
    .AWREADY(m_axi_gmem0_AWREADY),
    .AWADDR(m_axi_gmem0_AWADDR),
    .AWID(m_axi_gmem0_AWID),
    .AWLEN(m_axi_gmem0_AWLEN),
    .AWSIZE(m_axi_gmem0_AWSIZE),
    .AWBURST(m_axi_gmem0_AWBURST),
    .AWLOCK(m_axi_gmem0_AWLOCK),
    .AWCACHE(m_axi_gmem0_AWCACHE),
    .AWPROT(m_axi_gmem0_AWPROT),
    .AWQOS(m_axi_gmem0_AWQOS),
    .AWREGION(m_axi_gmem0_AWREGION),
    .AWUSER(m_axi_gmem0_AWUSER),
    .WVALID(m_axi_gmem0_WVALID),
    .WREADY(m_axi_gmem0_WREADY),
    .WDATA(m_axi_gmem0_WDATA),
    .WSTRB(m_axi_gmem0_WSTRB),
    .WLAST(m_axi_gmem0_WLAST),
    .WID(m_axi_gmem0_WID),
    .WUSER(m_axi_gmem0_WUSER),
    .ARVALID(m_axi_gmem0_ARVALID),
    .ARREADY(m_axi_gmem0_ARREADY),
    .ARADDR(m_axi_gmem0_ARADDR),
    .ARID(m_axi_gmem0_ARID),
    .ARLEN(m_axi_gmem0_ARLEN),
    .ARSIZE(m_axi_gmem0_ARSIZE),
    .ARBURST(m_axi_gmem0_ARBURST),
    .ARLOCK(m_axi_gmem0_ARLOCK),
    .ARCACHE(m_axi_gmem0_ARCACHE),
    .ARPROT(m_axi_gmem0_ARPROT),
    .ARQOS(m_axi_gmem0_ARQOS),
    .ARREGION(m_axi_gmem0_ARREGION),
    .ARUSER(m_axi_gmem0_ARUSER),
    .RVALID(m_axi_gmem0_RVALID),
    .RREADY(m_axi_gmem0_RREADY),
    .RDATA(m_axi_gmem0_RDATA),
    .RLAST(m_axi_gmem0_RLAST),
    .RID(m_axi_gmem0_RID),
    .RUSER(m_axi_gmem0_RUSER),
    .RRESP(m_axi_gmem0_RRESP),
    .BVALID(m_axi_gmem0_BVALID),
    .BREADY(m_axi_gmem0_BREADY),
    .BRESP(m_axi_gmem0_BRESP),
    .BID(m_axi_gmem0_BID),
    .BUSER(m_axi_gmem0_BUSER),
    .ACLK(ap_clk),
    .ARESET(ap_rst_n_inv),
    .ACLK_EN(1'b1),
    .I_CH0_ARVALID(gmem0_0_ARVALID),
    .I_CH0_ARREADY(gmem0_0_ARREADY),
    .I_CH0_ARADDR(gmem0_0_ARADDR),
    .I_CH0_ARLEN(gmem0_0_ARLEN),
    .I_CH0_RVALID(gmem0_0_RVALID),
    .I_CH0_RREADY(gmem0_0_RREADY),
    .I_CH0_RDATA(gmem0_0_RDATA),
    .I_CH0_RFIFONUM(gmem0_0_RFIFONUM),
    .I_CH0_AWVALID(1'b0),
    .I_CH0_AWREADY(gmem0_0_AWREADY),
    .I_CH0_AWADDR(64'd0),
    .I_CH0_AWLEN(32'd0),
    .I_CH0_WVALID(1'b0),
    .I_CH0_WREADY(gmem0_0_WREADY),
    .I_CH0_WDATA(128'd0),
    .I_CH0_WSTRB(16'd0),
    .I_CH0_BVALID(gmem0_0_BVALID),
    .I_CH0_BREADY(1'b0)
);

filter_kernel_gmem1_m_axi #(
    .CONSERVATIVE( 1 ),
    .USER_MAXREQS( 7 ),
    .MAX_READ_BURST_LENGTH( 256 ),
    .MAX_WRITE_BURST_LENGTH( 256 ),
    .C_M_AXI_ID_WIDTH( C_M_AXI_GMEM1_ID_WIDTH ),
    .C_M_AXI_ADDR_WIDTH( C_M_AXI_GMEM1_ADDR_WIDTH ),
    .C_M_AXI_DATA_WIDTH( C_M_AXI_GMEM1_DATA_WIDTH ),
    .C_M_AXI_AWUSER_WIDTH( C_M_AXI_GMEM1_AWUSER_WIDTH ),
    .C_M_AXI_ARUSER_WIDTH( C_M_AXI_GMEM1_ARUSER_WIDTH ),
    .C_M_AXI_WUSER_WIDTH( C_M_AXI_GMEM1_WUSER_WIDTH ),
    .C_M_AXI_RUSER_WIDTH( C_M_AXI_GMEM1_RUSER_WIDTH ),
    .C_M_AXI_BUSER_WIDTH( C_M_AXI_GMEM1_BUSER_WIDTH ),
    .C_USER_VALUE( C_M_AXI_GMEM1_USER_VALUE ),
    .C_PROT_VALUE( C_M_AXI_GMEM1_PROT_VALUE ),
    .C_CACHE_VALUE( C_M_AXI_GMEM1_CACHE_VALUE ),
    .CH0_USER_RFIFONUM_WIDTH( 12 ),
    .CH0_USER_DW( 128 ),
    .CH0_USER_AW( 64 ),
    .NUM_READ_OUTSTANDING( 8 ),
    .NUM_WRITE_OUTSTANDING( 8 ))
gmem1_m_axi_U(
    .AWVALID(m_axi_gmem1_AWVALID),
    .AWREADY(m_axi_gmem1_AWREADY),
    .AWADDR(m_axi_gmem1_AWADDR),
    .AWID(m_axi_gmem1_AWID),
    .AWLEN(m_axi_gmem1_AWLEN),
    .AWSIZE(m_axi_gmem1_AWSIZE),
    .AWBURST(m_axi_gmem1_AWBURST),
    .AWLOCK(m_axi_gmem1_AWLOCK),
    .AWCACHE(m_axi_gmem1_AWCACHE),
    .AWPROT(m_axi_gmem1_AWPROT),
    .AWQOS(m_axi_gmem1_AWQOS),
    .AWREGION(m_axi_gmem1_AWREGION),
    .AWUSER(m_axi_gmem1_AWUSER),
    .WVALID(m_axi_gmem1_WVALID),
    .WREADY(m_axi_gmem1_WREADY),
    .WDATA(m_axi_gmem1_WDATA),
    .WSTRB(m_axi_gmem1_WSTRB),
    .WLAST(m_axi_gmem1_WLAST),
    .WID(m_axi_gmem1_WID),
    .WUSER(m_axi_gmem1_WUSER),
    .ARVALID(m_axi_gmem1_ARVALID),
    .ARREADY(m_axi_gmem1_ARREADY),
    .ARADDR(m_axi_gmem1_ARADDR),
    .ARID(m_axi_gmem1_ARID),
    .ARLEN(m_axi_gmem1_ARLEN),
    .ARSIZE(m_axi_gmem1_ARSIZE),
    .ARBURST(m_axi_gmem1_ARBURST),
    .ARLOCK(m_axi_gmem1_ARLOCK),
    .ARCACHE(m_axi_gmem1_ARCACHE),
    .ARPROT(m_axi_gmem1_ARPROT),
    .ARQOS(m_axi_gmem1_ARQOS),
    .ARREGION(m_axi_gmem1_ARREGION),
    .ARUSER(m_axi_gmem1_ARUSER),
    .RVALID(m_axi_gmem1_RVALID),
    .RREADY(m_axi_gmem1_RREADY),
    .RDATA(m_axi_gmem1_RDATA),
    .RLAST(m_axi_gmem1_RLAST),
    .RID(m_axi_gmem1_RID),
    .RUSER(m_axi_gmem1_RUSER),
    .RRESP(m_axi_gmem1_RRESP),
    .BVALID(m_axi_gmem1_BVALID),
    .BREADY(m_axi_gmem1_BREADY),
    .BRESP(m_axi_gmem1_BRESP),
    .BID(m_axi_gmem1_BID),
    .BUSER(m_axi_gmem1_BUSER),
    .ACLK(ap_clk),
    .ARESET(ap_rst_n_inv),
    .ACLK_EN(1'b1),
    .I_CH0_ARVALID(gmem1_0_ARVALID),
    .I_CH0_ARREADY(gmem1_0_ARREADY),
    .I_CH0_ARADDR(gmem1_0_ARADDR),
    .I_CH0_ARLEN(gmem1_0_ARLEN),
    .I_CH0_RVALID(gmem1_0_RVALID),
    .I_CH0_RREADY(gmem1_0_RREADY),
    .I_CH0_RDATA(gmem1_0_RDATA),
    .I_CH0_RFIFONUM(gmem1_0_RFIFONUM),
    .I_CH0_AWVALID(gmem1_0_AWVALID),
    .I_CH0_AWREADY(gmem1_0_AWREADY),
    .I_CH0_AWADDR(gmem1_0_AWADDR),
    .I_CH0_AWLEN(gmem1_0_AWLEN),
    .I_CH0_WVALID(gmem1_0_WVALID),
    .I_CH0_WREADY(gmem1_0_WREADY),
    .I_CH0_WDATA(gmem1_0_WDATA),
    .I_CH0_WSTRB(16'd65535),
    .I_CH0_BVALID(gmem1_0_BVALID),
    .I_CH0_BREADY(gmem1_0_BREADY)
);

filter_kernel_mul_31ns_31ns_62_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 31 ),
    .din1_WIDTH( 31 ),
    .dout_WIDTH( 62 ))
mul_31ns_31ns_62_1_1_U167(
    .din0(mul_ln58_fu_1070_p0),
    .din1(mul_ln58_fu_1070_p1),
    .dout(mul_ln58_fu_1070_p2)
);

filter_kernel_mul_32ns_31ns_63_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 31 ),
    .dout_WIDTH( 63 ))
mul_32ns_31ns_63_1_1_U168(
    .din0(bound67_fu_1074_p0),
    .din1(bound67_fu_1074_p1),
    .dout(bound67_fu_1074_p2)
);

filter_kernel_mul_32s_32s_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
mul_32s_32s_32_1_1_U169(
    .din0(grp_fu_1078_p0),
    .din1(channels_read_reg_3067),
    .dout(grp_fu_1078_p2)
);

filter_kernel_mul_64ns_64ns_128_3_1 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 64 ),
    .din1_WIDTH( 64 ),
    .dout_WIDTH( 128 ))
mul_64ns_64ns_128_3_1_U170(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(grp_fu_1082_p0),
    .din1(grp_fu_1082_p1),
    .ce(1'b1),
    .dout(grp_fu_1082_p2)
);

(* dissolve_hierarchy = "yes" *) filter_kernel_sparsemux_7_2_8_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .CASE0( 2'h0 ),
    .din0_WIDTH( 8 ),
    .CASE1( 2'h1 ),
    .din1_WIDTH( 8 ),
    .CASE2( 2'h2 ),
    .din2_WIDTH( 8 ),
    .def_WIDTH( 8 ),
    .sel_WIDTH( 2 ),
    .dout_WIDTH( 8 ))
sparsemux_7_2_8_1_1_U171(
    .din0(window_3_fu_404),
    .din1(window_4_fu_408),
    .din2(window_5_fu_412),
    .def(tmp_fu_1620_p7),
    .sel(k_1_reg_798),
    .dout(tmp_fu_1620_p9)
);

(* dissolve_hierarchy = "yes" *) filter_kernel_sparsemux_7_2_8_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .CASE0( 2'h0 ),
    .din0_WIDTH( 8 ),
    .CASE1( 2'h1 ),
    .din1_WIDTH( 8 ),
    .CASE2( 2'h2 ),
    .din2_WIDTH( 8 ),
    .def_WIDTH( 8 ),
    .sel_WIDTH( 2 ),
    .dout_WIDTH( 8 ))
sparsemux_7_2_8_1_1_U172(
    .din0(window_6_0125_fu_244),
    .din1(window_7_0126_fu_248),
    .din2(window_8_0127_fu_252),
    .def(tmp_1_fu_1640_p7),
    .sel(k_1_reg_798),
    .dout(tmp_1_fu_1640_p9)
);

(* dissolve_hierarchy = "yes" *) filter_kernel_sparsemux_7_2_8_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .CASE0( 2'h0 ),
    .din0_WIDTH( 8 ),
    .CASE1( 2'h1 ),
    .din1_WIDTH( 8 ),
    .CASE2( 2'h2 ),
    .din2_WIDTH( 8 ),
    .def_WIDTH( 8 ),
    .sel_WIDTH( 2 ),
    .dout_WIDTH( 8 ))
sparsemux_7_2_8_1_1_U173(
    .din0(grp_load_fu_1134_p1),
    .din1(grp_load_fu_1139_p1),
    .din2(grp_load_fu_1144_p1),
    .def(tmp_3_fu_1667_p7),
    .sel(k_1_reg_798),
    .dout(tmp_3_fu_1667_p9)
);

(* dissolve_hierarchy = "yes" *) filter_kernel_sparsemux_7_2_8_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .CASE0( 2'h0 ),
    .din0_WIDTH( 8 ),
    .CASE1( 2'h1 ),
    .din1_WIDTH( 8 ),
    .CASE2( 2'h2 ),
    .din2_WIDTH( 8 ),
    .def_WIDTH( 8 ),
    .sel_WIDTH( 2 ),
    .dout_WIDTH( 8 ))
sparsemux_7_2_8_1_1_U174(
    .din0(window_15_0128_fu_256),
    .din1(window_16_0129_fu_260),
    .din2(window_17_0130_fu_264),
    .def(tmp_4_fu_1687_p7),
    .sel(k_1_reg_798),
    .dout(tmp_4_fu_1687_p9)
);

(* dissolve_hierarchy = "yes" *) filter_kernel_sparsemux_7_2_8_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .CASE0( 2'h0 ),
    .din0_WIDTH( 8 ),
    .CASE1( 2'h1 ),
    .din1_WIDTH( 8 ),
    .CASE2( 2'h2 ),
    .din2_WIDTH( 8 ),
    .def_WIDTH( 8 ),
    .sel_WIDTH( 2 ),
    .dout_WIDTH( 8 ))
sparsemux_7_2_8_1_1_U175(
    .din0(window_15_fu_452),
    .din1(window_16_fu_456),
    .din2(window_17_fu_460),
    .def(tmp_6_fu_1714_p7),
    .sel(k_1_reg_798),
    .dout(tmp_6_fu_1714_p9)
);

(* dissolve_hierarchy = "yes" *) filter_kernel_sparsemux_7_2_8_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .CASE0( 2'h0 ),
    .din0_WIDTH( 8 ),
    .CASE1( 2'h1 ),
    .din1_WIDTH( 8 ),
    .CASE2( 2'h2 ),
    .din2_WIDTH( 8 ),
    .def_WIDTH( 8 ),
    .sel_WIDTH( 2 ),
    .dout_WIDTH( 8 ))
sparsemux_7_2_8_1_1_U176(
    .din0(window_24_0131_fu_268),
    .din1(window_25_0132_fu_272),
    .din2(window_26_0133_fu_276),
    .def(tmp_7_fu_1734_p7),
    .sel(k_1_reg_798),
    .dout(tmp_7_fu_1734_p9)
);

(* dissolve_hierarchy = "yes" *) filter_kernel_sparsemux_7_2_8_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .CASE0( 2'h0 ),
    .din0_WIDTH( 8 ),
    .CASE1( 2'h1 ),
    .din1_WIDTH( 8 ),
    .CASE2( 2'h2 ),
    .din2_WIDTH( 8 ),
    .def_WIDTH( 8 ),
    .sel_WIDTH( 2 ),
    .dout_WIDTH( 8 ))
sparsemux_7_2_8_1_1_U177(
    .din0(window_18_fu_1761_p2),
    .din1(window_18_fu_1761_p4),
    .din2(window_18_fu_1761_p6),
    .def(window_18_fu_1761_p7),
    .sel(select_ln89_1_reg_3543),
    .dout(window_18_fu_1761_p9)
);

(* dissolve_hierarchy = "yes" *) filter_kernel_sparsemux_7_2_8_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .CASE0( 2'h0 ),
    .din0_WIDTH( 8 ),
    .CASE1( 2'h1 ),
    .din1_WIDTH( 8 ),
    .CASE2( 2'h2 ),
    .din2_WIDTH( 8 ),
    .def_WIDTH( 8 ),
    .sel_WIDTH( 2 ),
    .dout_WIDTH( 8 ))
sparsemux_7_2_8_1_1_U178(
    .din0(line_buffer_load_reg_3729),
    .din1(line_buffer_1_load_reg_3734),
    .din2(line_buffer_2_load_reg_3739),
    .def(tmp_5_fu_2190_p7),
    .sel(trunc_ln136_fu_2186_p1),
    .dout(tmp_5_fu_2190_p9)
);

(* dissolve_hierarchy = "yes" *) filter_kernel_sparsemux_7_2_8_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .CASE0( 2'h0 ),
    .din0_WIDTH( 8 ),
    .CASE1( 2'h1 ),
    .din1_WIDTH( 8 ),
    .CASE2( 2'h2 ),
    .din2_WIDTH( 8 ),
    .def_WIDTH( 8 ),
    .sel_WIDTH( 2 ),
    .dout_WIDTH( 8 ))
sparsemux_7_2_8_1_1_U179(
    .din0(reg_1187),
    .din1(reg_1192),
    .din2(reg_1197),
    .def(tmp_8_fu_2207_p7),
    .sel(trunc_ln136_fu_2186_p1),
    .dout(tmp_8_fu_2207_p9)
);

(* dissolve_hierarchy = "yes" *) filter_kernel_sparsemux_7_2_8_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .CASE0( 2'h0 ),
    .din0_WIDTH( 8 ),
    .CASE1( 2'h1 ),
    .din1_WIDTH( 8 ),
    .CASE2( 2'h2 ),
    .din2_WIDTH( 8 ),
    .def_WIDTH( 8 ),
    .sel_WIDTH( 2 ),
    .dout_WIDTH( 8 ))
sparsemux_7_2_8_1_1_U180(
    .din0(line_buffer_6_load_reg_3744),
    .din1(line_buffer_7_load_reg_3749),
    .din2(line_buffer_8_load_reg_3754),
    .def(tmp_10_fu_2227_p7),
    .sel(trunc_ln136_fu_2186_p1),
    .dout(tmp_10_fu_2227_p9)
);

(* dissolve_hierarchy = "yes" *) filter_kernel_sparsemux_7_2_8_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .CASE0( 2'h0 ),
    .din0_WIDTH( 8 ),
    .CASE1( 2'h1 ),
    .din1_WIDTH( 8 ),
    .CASE2( 2'h2 ),
    .din2_WIDTH( 8 ),
    .def_WIDTH( 8 ),
    .sel_WIDTH( 2 ),
    .dout_WIDTH( 8 ))
sparsemux_7_2_8_1_1_U181(
    .din0(tmp_5_fu_2190_p9),
    .din1(tmp_8_fu_2207_p9),
    .din2(tmp_10_fu_2227_p9),
    .def(tmp_11_fu_2244_p7),
    .sel(i_2_reg_864),
    .dout(tmp_11_fu_2244_p9)
);

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        grp_filter_kernel_Pipeline_VITIS_LOOP_119_10_VITIS_LOOP_120_11_fu_955_ap_start_reg <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_state22) & (gmem0_0_RVALID == 1'b1))) begin
            grp_filter_kernel_Pipeline_VITIS_LOOP_119_10_VITIS_LOOP_120_11_fu_955_ap_start_reg <= 1'b1;
        end else if ((grp_filter_kernel_Pipeline_VITIS_LOOP_119_10_VITIS_LOOP_120_11_fu_955_ap_ready == 1'b1)) begin
            grp_filter_kernel_Pipeline_VITIS_LOOP_119_10_VITIS_LOOP_120_11_fu_955_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        grp_filter_kernel_Pipeline_VITIS_LOOP_147_14_fu_970_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state27)) begin
            grp_filter_kernel_Pipeline_VITIS_LOOP_147_14_fu_970_ap_start_reg <= 1'b1;
        end else if ((grp_filter_kernel_Pipeline_VITIS_LOOP_147_14_fu_970_ap_ready == 1'b1)) begin
            grp_filter_kernel_Pipeline_VITIS_LOOP_147_14_fu_970_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        grp_filter_kernel_Pipeline_VITIS_LOOP_160_15_fu_987_ap_start_reg <= 1'b0;
    end else begin
        if (((1'd1 == and_ln155_1_fu_2529_p2) & (1'b1 == ap_CS_fsm_state29))) begin
            grp_filter_kernel_Pipeline_VITIS_LOOP_160_15_fu_987_ap_start_reg <= 1'b1;
        end else if ((grp_filter_kernel_Pipeline_VITIS_LOOP_160_15_fu_987_ap_ready == 1'b1)) begin
            grp_filter_kernel_Pipeline_VITIS_LOOP_160_15_fu_987_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        grp_filter_kernel_Pipeline_VITIS_LOOP_188_18_fu_1049_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state81)) begin
            grp_filter_kernel_Pipeline_VITIS_LOOP_188_18_fu_1049_ap_start_reg <= 1'b1;
        end else if ((grp_filter_kernel_Pipeline_VITIS_LOOP_188_18_fu_1049_ap_ready == 1'b1)) begin
            grp_filter_kernel_Pipeline_VITIS_LOOP_188_18_fu_1049_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        grp_filter_kernel_Pipeline_VITIS_LOOP_204_19_fu_1060_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state99)) begin
            grp_filter_kernel_Pipeline_VITIS_LOOP_204_19_fu_1060_ap_start_reg <= 1'b1;
        end else if ((grp_filter_kernel_Pipeline_VITIS_LOOP_204_19_fu_1060_ap_ready == 1'b1)) begin
            grp_filter_kernel_Pipeline_VITIS_LOOP_204_19_fu_1060_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        grp_filter_kernel_Pipeline_VITIS_LOOP_222_20_fu_1032_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state42)) begin
            grp_filter_kernel_Pipeline_VITIS_LOOP_222_20_fu_1032_ap_start_reg <= 1'b1;
        end else if ((grp_filter_kernel_Pipeline_VITIS_LOOP_222_20_fu_1032_ap_ready == 1'b1)) begin
            grp_filter_kernel_Pipeline_VITIS_LOOP_222_20_fu_1032_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        grp_filter_kernel_Pipeline_VITIS_LOOP_237_21_fu_1041_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state60)) begin
            grp_filter_kernel_Pipeline_VITIS_LOOP_237_21_fu_1041_ap_start_reg <= 1'b1;
        end else if ((grp_filter_kernel_Pipeline_VITIS_LOOP_237_21_fu_1041_ap_ready == 1'b1)) begin
            grp_filter_kernel_Pipeline_VITIS_LOOP_237_21_fu_1041_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        grp_filter_kernel_Pipeline_VITIS_LOOP_48_1_fu_907_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state3)) begin
            grp_filter_kernel_Pipeline_VITIS_LOOP_48_1_fu_907_ap_start_reg <= 1'b1;
        end else if ((grp_filter_kernel_Pipeline_VITIS_LOOP_48_1_fu_907_ap_ready == 1'b1)) begin
            grp_filter_kernel_Pipeline_VITIS_LOOP_48_1_fu_907_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        grp_filter_kernel_Pipeline_init_line_buffer_VITIS_LOOP_76_3_VITIS_LOOP_77_4_fu_922_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state3)) begin
            grp_filter_kernel_Pipeline_init_line_buffer_VITIS_LOOP_76_3_VITIS_LOOP_77_4_fu_922_ap_start_reg <= 1'b1;
        end else if ((grp_filter_kernel_Pipeline_init_line_buffer_VITIS_LOOP_76_3_VITIS_LOOP_77_4_fu_922_ap_ready == 1'b1)) begin
            grp_filter_kernel_Pipeline_init_line_buffer_VITIS_LOOP_76_3_VITIS_LOOP_77_4_fu_922_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        grp_filter_kernel_Pipeline_shift_lines_VITIS_LOOP_102_8_VITIS_LOOP_103_9_fu_939_ap_start_reg <= 1'b0;
    end else begin
        if (((icmp_ln99_fu_1599_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state8) & (icmp_ln89_fu_1531_p2 == 1'd1))) begin
            grp_filter_kernel_Pipeline_shift_lines_VITIS_LOOP_102_8_VITIS_LOOP_103_9_fu_939_ap_start_reg <= 1'b1;
        end else if ((grp_filter_kernel_Pipeline_shift_lines_VITIS_LOOP_102_8_VITIS_LOOP_103_9_fu_939_ap_ready == 1'b1)) begin
            grp_filter_kernel_Pipeline_shift_lines_VITIS_LOOP_102_8_VITIS_LOOP_103_9_fu_939_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((cmp2538_reg_3353 == 1'd1) & (1'b1 == ap_CS_fsm_state83) & (gmem1_0_AWREADY == 1'b1))) begin
        axie4_data300_0_lcssa_reg_897 <= axie4_data_3_loc_fu_292;
    end else if (((cmp2538_reg_3353 == 1'd0) & (1'b1 == ap_CS_fsm_state80))) begin
        axie4_data300_0_lcssa_reg_897 <= axie4_data_4_reg_4078;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state68) & (1'b0 == ap_block_state68))) begin
        col_reg_753 <= indvars_iv_next122_reg_3515;
    end else if (((1'b1 == ap_CS_fsm_state6) & (icmp_ln85_fu_1476_p2 == 1'd1))) begin
        col_reg_753 <= 31'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state26) & (icmp_ln136_fu_2175_p2 == 1'd0))) begin
        i_2_reg_864 <= add_ln135_reg_3762;
    end else if ((1'b1 == ap_CS_fsm_state24)) begin
        i_2_reg_864 <= 2'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state9) & (icmp_ln91_fu_1609_p2 == 1'd0))) begin
        i_reg_776 <= select_ln89_1_reg_3543;
    end else if (((1'b1 == ap_CS_fsm_state7) & (icmp_ln87_fu_1508_p2 == 1'd1))) begin
        i_reg_776 <= 2'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state9) & (icmp_ln91_fu_1609_p2 == 1'd0))) begin
        indvar_flatten55_reg_765 <= add_ln89_1_reg_3531;
    end else if (((1'b1 == ap_CS_fsm_state7) & (icmp_ln87_fu_1508_p2 == 1'd1))) begin
        indvar_flatten55_reg_765 <= 3'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state10) & (1'b0 == ap_block_state10_on_subcall_done))) begin
        indvars_iv5_reg_853 <= 64'd18446744073709551615;
    end else if (((1'b1 == ap_CS_fsm_state23) & (grp_filter_kernel_Pipeline_VITIS_LOOP_119_10_VITIS_LOOP_120_11_fu_955_ap_done == 1'b1))) begin
        indvars_iv5_reg_853 <= add_ln114_1_reg_3612;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state10) & (1'b0 == ap_block_state10_on_subcall_done))) begin
        j_1_reg_831 <= 32'd0;
    end else if (((1'b1 == ap_CS_fsm_state23) & (grp_filter_kernel_Pipeline_VITIS_LOOP_119_10_VITIS_LOOP_120_11_fu_955_ap_done == 1'b1))) begin
        j_1_reg_831 <= add_ln114_reg_3607;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state9) & (icmp_ln91_fu_1609_p2 == 1'd0))) begin
        j_reg_787 <= indvars_iv_next62_reg_3549;
    end else if (((1'b1 == ap_CS_fsm_state7) & (icmp_ln87_fu_1508_p2 == 1'd1))) begin
        j_reg_787 <= 2'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state9) & (icmp_ln91_fu_1609_p2 == 1'd1))) begin
        k_1_reg_798 <= add_ln91_fu_1614_p2;
    end else if (((1'b1 == ap_CS_fsm_state8) & (icmp_ln89_fu_1531_p2 == 1'd0))) begin
        k_1_reg_798 <= 2'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state26) & (icmp_ln136_fu_2175_p2 == 1'd1))) begin
        k_5_reg_876 <= add_ln136_fu_2180_p2;
    end else if (((1'b1 == ap_CS_fsm_state25) & (icmp_ln135_fu_2123_p2 == 1'd0))) begin
        k_5_reg_876 <= 31'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((cmp2538_reg_3353 == 1'd1) & (1'b1 == ap_CS_fsm_state44) & (gmem1_0_AWREADY == 1'b1))) begin
        output_axie4_data_0_lcssa_reg_887 <= output_axie4_data_2_loc_fu_284;
    end else if (((cmp2538_reg_3353 == 1'd0) & (1'b1 == ap_CS_fsm_state41))) begin
        output_axie4_data_0_lcssa_reg_887 <= output_axie4_data_reg_3971;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state10) & (1'b0 == ap_block_state10_on_subcall_done))) begin
        phi_ln114_1_reg_842 <= 63'd0;
    end else if (((1'b1 == ap_CS_fsm_state23) & (grp_filter_kernel_Pipeline_VITIS_LOOP_119_10_VITIS_LOOP_120_11_fu_955_ap_done == 1'b1))) begin
        phi_ln114_1_reg_842 <= add_ln114_2_reg_3617;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state10) & (1'b0 == ap_block_state10_on_subcall_done))) begin
        phi_ln114_reg_809 <= 32'd0;
    end else if (((1'b1 == ap_CS_fsm_state23) & (grp_filter_kernel_Pipeline_VITIS_LOOP_119_10_VITIS_LOOP_120_11_fu_955_ap_done == 1'b1))) begin
        phi_ln114_reg_809 <= add_ln114_4_reg_3627;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
        phi_mul_fu_236 <= 32'd0;
    end else if (((1'b1 == ap_CS_fsm_state7) & (icmp_ln87_fu_1508_p2 == 1'd0))) begin
        phi_mul_fu_236 <= add_ln85_1_reg_3483;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
        row_fu_240 <= 31'd0;
    end else if (((1'b1 == ap_CS_fsm_state7) & (icmp_ln87_fu_1508_p2 == 1'd0))) begin
        row_fu_240 <= add_ln85_reg_3491;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state10) & (1'b0 == ap_block_state10_on_subcall_done))) begin
        tripcount_iv_reg_820 <= 32'd16;
    end else if (((1'b1 == ap_CS_fsm_state23) & (grp_filter_kernel_Pipeline_VITIS_LOOP_119_10_VITIS_LOOP_120_11_fu_955_ap_done == 1'b1))) begin
        tripcount_iv_reg_820 <= add_ln114_3_reg_3622;
    end
end

always @ (posedge ap_clk) begin
    if (((cond292_reg_3554 == 1'd0) & (select_ln89_1_reg_3543 == 2'd1) & (1'b1 == ap_CS_fsm_state9) & (ap_phi_mux_k_1_phi_fu_802_p4 == 2'd1) & (icmp_ln91_fu_1609_p2 == 1'd1))) begin
        window_10_fu_432 <= window_18_fu_1761_p9;
    end else if (((cmp2538_reg_3353 == 1'd1) & (1'b1 == ap_CS_fsm_state29))) begin
        window_10_fu_432 <= grp_filter_kernel_Pipeline_VITIS_LOOP_147_14_fu_970_window_37_out;
    end
end

always @ (posedge ap_clk) begin
    if ((~(ap_phi_mux_k_1_phi_fu_802_p4 == 2'd1) & ~(ap_phi_mux_k_1_phi_fu_802_p4 == 2'd0) & (cond292_reg_3554 == 1'd0) & (select_ln89_1_reg_3543 == 2'd1) & (1'b1 == ap_CS_fsm_state9) & (icmp_ln91_fu_1609_p2 == 1'd1))) begin
        window_11_fu_436 <= window_18_fu_1761_p9;
    end else if (((cmp2538_reg_3353 == 1'd1) & (1'b1 == ap_CS_fsm_state29))) begin
        window_11_fu_436 <= grp_filter_kernel_Pipeline_VITIS_LOOP_147_14_fu_970_window_39_out;
    end
end

always @ (posedge ap_clk) begin
    if (((cond292_reg_3554 == 1'd0) & (select_ln89_1_reg_3543 == 2'd1) & (1'b1 == ap_CS_fsm_state9) & (ap_phi_mux_k_1_phi_fu_802_p4 == 2'd0) & (icmp_ln91_fu_1609_p2 == 1'd1))) begin
        window_9_fu_428 <= window_18_fu_1761_p9;
    end else if (((cmp2538_reg_3353 == 1'd1) & (1'b1 == ap_CS_fsm_state29))) begin
        window_9_fu_428 <= grp_filter_kernel_Pipeline_VITIS_LOOP_147_14_fu_970_window_38_out;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state11)) begin
        add_ln114_1_reg_3612 <= add_ln114_1_fu_1948_p2;
        add_ln114_2_reg_3617 <= add_ln114_2_fu_1953_p2;
        add_ln114_3_reg_3622 <= add_ln114_3_fu_1958_p2;
        add_ln114_4_reg_3627 <= add_ln114_4_fu_1964_p2;
        add_ln114_reg_3607 <= add_ln114_fu_1942_p2;
        add_ln115_reg_3596 <= add_ln115_fu_1931_p2;
        add_ln119_reg_3601 <= add_ln119_fu_1936_p2;
        cmp193_reg_3632 <= cmp193_fu_1970_p2;
        select_ln114_reg_3583 <= select_ln114_fu_1896_p3;
        sext_ln114_reg_3570 <= sext_ln114_fu_1870_p1;
        sub_ln114_reg_3588 <= sub_ln114_fu_1925_p2;
        trunc_ln114_reg_3578 <= trunc_ln114_fu_1883_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state25)) begin
        add_ln135_reg_3762 <= add_ln135_fu_2129_p2;
        sel_tmp13_reg_3785 <= sel_tmp13_fu_2165_p2;
        sel_tmp1_reg_3773 <= sel_tmp1_fu_2141_p2;
        sel_tmp_reg_3767 <= sel_tmp_fu_2135_p2;
        tmp60_reg_3780 <= tmp60_fu_2147_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        add_ln85_1_reg_3483 <= add_ln85_1_fu_1467_p2;
        add_ln85_reg_3491 <= add_ln85_fu_1481_p2;
        and_ln155_reg_3501 <= and_ln155_fu_1498_p2;
        cmp155_reg_3496 <= cmp155_fu_1487_p2;
        phi_mul_load_reg_3477 <= phi_mul_fu_236;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        add_ln89_1_reg_3531 <= add_ln89_1_fu_1537_p2;
        and_ln89_reg_3536 <= and_ln89_fu_1565_p2;
        cond292_reg_3554 <= cond292_fu_1593_p2;
        icmp_ln99_reg_3558 <= icmp_ln99_fu_1599_p2;
        indvars_iv_next62_reg_3549 <= indvars_iv_next62_fu_1579_p3;
        select_ln89_1_reg_3543 <= select_ln89_1_fu_1571_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state29)) begin
        and_ln155_1_reg_3814 <= and_ln155_1_fu_2529_p2;
        window_15_0128_load_1_reg_3833 <= window_15_0128_fu_256;
        window_15_load_1_reg_3905 <= window_15_fu_452;
        window_16_0129_load_1_reg_3838 <= window_16_0129_fu_260;
        window_16_load_1_reg_3910 <= window_16_fu_456;
        window_17_0130_load_1_reg_3843 <= window_17_0130_fu_264;
        window_17_load_1_reg_3915 <= window_17_fu_460;
        window_24_0131_load_1_reg_3848 <= window_24_0131_fu_268;
        window_25_0132_load_1_reg_3853 <= window_25_0132_fu_272;
        window_26_0133_load_1_reg_3858 <= window_26_0133_fu_276;
        window_3_load_1_reg_3890 <= window_3_fu_404;
        window_4_load_1_reg_3895 <= window_4_fu_408;
        window_5_load_1_reg_3900 <= window_5_fu_412;
        window_6_0125_load_1_reg_3818 <= window_6_0125_fu_244;
        window_7_0126_load_1_reg_3823 <= window_7_0126_fu_248;
        window_8_0127_load_1_reg_3828 <= window_8_0127_fu_252;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state82) & (grp_filter_kernel_Pipeline_VITIS_LOOP_188_18_fu_1049_axie4_data_3_out_ap_vld == 1'b1))) begin
        axie4_data_3_loc_fu_292 <= grp_filter_kernel_Pipeline_VITIS_LOOP_188_18_fu_1049_axie4_data_3_out;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state79)) begin
        axie4_data_4_reg_4078 <= gmem1_0_RDATA;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state22)) begin
        axie4_data_reg_3724 <= gmem0_0_RDATA;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state70)) begin
        axie4_idx_1_reg_4053 <= axie4_idx_1_fu_2806_p3;
        byte_offset_1_reg_4058 <= byte_offset_1_fu_2830_p3;
        trunc_ln_reg_4066 <= {{add_ln186_fu_2849_p2[63:4]}};
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state31)) begin
        axie4_idx_reg_3931 <= axie4_idx_fu_2574_p3;
        byte_offset_reg_3936 <= byte_offset_fu_2598_p3;
        trunc_ln1_reg_3948 <= {{add_ln220_fu_2632_p2[63:4]}};
        trunc_ln9_reg_3943 <= {{add_ln219_fu_2617_p2[63:4]}};
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        bound67_reg_3461 <= bound67_fu_1074_p2;
        sext_ln75_1_reg_3409 <= sext_ln75_1_fu_1351_p1;
        sext_ln85_1_reg_3450[62 : 4] <= sext_ln85_1_fu_1398_p1[62 : 4];
        sext_ln85_2_reg_3455 <= sext_ln85_2_fu_1414_p1;
        sext_ln85_reg_3445[63 : 4] <= sext_ln85_fu_1394_p1[63 : 4];
        sub192_reg_3420 <= sub192_fu_1363_p2;
        sub_ln85_1_reg_3435 <= sub_ln85_1_fu_1377_p2;
        sub_ln85_3_cast_reg_3471 <= sub_ln85_3_cast_fu_1457_p1;
        sub_ln85_reg_3425 <= sub_ln85_fu_1368_p2;
        sub_reg_3415 <= sub_fu_1358_p2;
        tmp_s_reg_3466[63 : 1] <= tmp_s_fu_1422_p3[63 : 1];
        trunc_ln85_1_reg_3440 <= trunc_ln85_1_fu_1383_p1;
        trunc_ln85_reg_3430 <= trunc_ln85_fu_1373_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state1)) begin
        channels_read_reg_3067 <= channels;
        cmp2538_reg_3353 <= cmp2538_fu_1259_p2;
        empty_49_reg_3121 <= empty_49_fu_1255_p1;
        empty_50_reg_3359 <= empty_50_fu_1265_p2;
        filter_divisor_read_reg_3101 <= filter_divisor;
        height_read_reg_3086 <= height;
        input_image_read_reg_3114 <= input_image;
        output_image_read_reg_3106 <= output_image;
        smax26_reg_3364 <= smax26_fu_1271_p3;
        width_read_reg_3092 <= width;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state71)) begin
        gmem1_addr_1_reg_4071 <= sext_ln186_1_fu_2864_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state51)) begin
        gmem1_addr_2_reg_4020 <= sext_ln235_fu_2782_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state90)) begin
        gmem1_addr_3_reg_4125 <= sext_ln202_1_fu_2973_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state32)) begin
        gmem1_addr_reg_3959 <= sext_ln220_fu_2657_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state83)) begin
        icmp_ln200_reg_4116 <= icmp_ln200_fu_2935_p2;
        trunc_ln200_reg_4111 <= trunc_ln200_fu_2931_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state44)) begin
        icmp_ln232_reg_4000 <= icmp_ln232_fu_2719_p2;
        trunc_ln232_reg_3995 <= trunc_ln232_fu_2715_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state7)) begin
        indvars_iv_next122_reg_3515 <= indvars_iv_next122_fu_1513_p2;
        zext_ln87_1_reg_3506[30 : 0] <= zext_ln87_1_fu_1504_p1[30 : 0];
        zext_ln87_reg_3521[30 : 0] <= zext_ln87_fu_1519_p1[30 : 0];
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state40)) begin
        input_axie4_data_reg_3966 <= gmem0_0_RDATA;
        output_axie4_data_reg_3971 <= gmem1_0_RDATA;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state24)) begin
        line_buffer_1_load_reg_3734 <= line_buffer_1_q0;
        line_buffer_2_load_reg_3739 <= line_buffer_2_q0;
        line_buffer_6_load_reg_3744 <= line_buffer_6_q0;
        line_buffer_7_load_reg_3749 <= line_buffer_7_q0;
        line_buffer_8_load_reg_3754 <= line_buffer_8_q0;
        line_buffer_load_reg_3729 <= line_buffer_q0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state21)) begin
        mul_ln114_reg_3719 <= grp_fu_1082_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        mul_ln58_reg_3370 <= mul_ln58_fu_1070_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state98)) begin
        next_axie4_data_reg_4132 <= gmem1_0_RDATA;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state59)) begin
        next_input_axie4_data_reg_4027 <= gmem0_0_RDATA;
        next_output_axie4_data_reg_4032 <= gmem1_0_RDATA;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state43) & (grp_filter_kernel_Pipeline_VITIS_LOOP_222_20_fu_1032_output_axie4_data_2_out_ap_vld == 1'b1))) begin
        output_axie4_data_2_loc_fu_284 <= grp_filter_kernel_Pipeline_VITIS_LOOP_222_20_fu_1032_output_axie4_data_2_out;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state69) | (1'b1 == ap_CS_fsm_state30) | (1'b1 == ap_CS_fsm_state12))) begin
        reg_1183 <= grp_fu_1078_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state27) | (1'b1 == ap_CS_fsm_state24))) begin
        reg_1187 <= line_buffer_3_q0;
        reg_1192 <= line_buffer_4_q0;
        reg_1197 <= line_buffer_5_q0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state29) | (1'b1 == ap_CS_fsm_state27))) begin
        reg_1202 <= grp_load_fu_1139_p1;
        reg_1208 <= grp_load_fu_1134_p1;
        reg_1214 <= grp_load_fu_1144_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((((1'd1 == and_ln155_1_fu_2529_p2) & (1'b1 == ap_CS_fsm_state29)) | ((1'd0 == and_ln155_1_fu_2529_p2) & (1'b1 == ap_CS_fsm_state29)))) begin
        reg_1220 <= grp_fu_1161_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state69) | (1'b1 == ap_CS_fsm_state30))) begin
        reg_1225 <= {{grp_fu_1078_p2[31:4]}};
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state99)) begin
        remaining_channels_1_reg_4137 <= remaining_channels_1_fu_2983_p2;
        sub342_reg_4142 <= sub342_fu_2989_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state60)) begin
        remaining_channels_reg_4037 <= remaining_channels_fu_2792_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state80)) begin
        sext_ln182_reg_4093 <= sext_ln182_fu_2883_p1;
        sext_ln183_reg_4098 <= sext_ln183_fu_2886_p1;
        sub_ln188_reg_4103 <= sub_ln188_fu_2918_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state41)) begin
        sext_ln216_reg_3977 <= sext_ln216_fu_2667_p1;
        sext_ln217_reg_3982 <= sext_ln217_fu_2670_p1;
        sub_ln222_reg_3987 <= sub_ln222_fu_2702_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state12)) begin
        sub_ln119_reg_3688 <= sub_ln119_fu_2026_p2;
        xor_ln114_reg_3683 <= xor_ln114_fu_1999_p2;
        xor_ln119_reg_3693 <= xor_ln119_fu_2042_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        sub_ln58_reg_3377 <= sub_ln58_fu_1314_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state69)) begin
        tmp_16_reg_4042 <= grp_fu_1078_p2[32'd31];
        trunc_ln183_reg_4048 <= trunc_ln183_fu_2802_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state30)) begin
        tmp_19_reg_3920 <= grp_fu_1078_p2[32'd31];
        trunc_ln217_reg_3926 <= trunc_ln217_fu_2570_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state89)) begin
        trunc_ln2_reg_4120 <= {{add_ln202_1_fu_2958_p2[63:4]}};
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state13)) begin
        trunc_ln3_reg_3698 <= {{add_ln116_fu_2086_p2[63:4]}};
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state50)) begin
        trunc_ln4_reg_4004 <= {{add_ln234_1_fu_2742_p2[63:4]}};
        trunc_ln5_reg_4009 <= {{add_ln235_fu_2757_p2[63:4]}};
    end
end

always @ (posedge ap_clk) begin
    if ((~(select_ln89_1_reg_3543 == 2'd1) & ~(select_ln89_1_reg_3543 == 2'd0) & (cond292_reg_3554 == 1'd1) & (1'b1 == ap_CS_fsm_state9) & (ap_phi_mux_k_1_phi_fu_802_p4 == 2'd0) & (icmp_ln91_fu_1609_p2 == 1'd1))) begin
        window_12_fu_440 <= window_18_fu_1761_p9;
    end
end

always @ (posedge ap_clk) begin
    if ((~(select_ln89_1_reg_3543 == 2'd1) & ~(select_ln89_1_reg_3543 == 2'd0) & (cond292_reg_3554 == 1'd1) & (1'b1 == ap_CS_fsm_state9) & (ap_phi_mux_k_1_phi_fu_802_p4 == 2'd1) & (icmp_ln91_fu_1609_p2 == 1'd1))) begin
        window_13_fu_444 <= window_18_fu_1761_p9;
    end
end

always @ (posedge ap_clk) begin
    if ((~(ap_phi_mux_k_1_phi_fu_802_p4 == 2'd1) & ~(ap_phi_mux_k_1_phi_fu_802_p4 == 2'd0) & ~(select_ln89_1_reg_3543 == 2'd1) & ~(select_ln89_1_reg_3543 == 2'd0) & (cond292_reg_3554 == 1'd1) & (1'b1 == ap_CS_fsm_state9) & (icmp_ln91_fu_1609_p2 == 1'd1))) begin
        window_14_fu_448 <= window_18_fu_1761_p9;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state26) & (icmp_ln136_fu_2175_p2 == 1'd1))) begin
        window_15_0128_fu_256 <= storemerge328_fu_2428_p3;
        window_16_0129_fu_260 <= storemerge325_fu_2441_p3;
        window_17_0130_fu_264 <= storemerge331_fu_2415_p3;
        window_24_0131_fu_268 <= storemerge346_fu_2307_p3;
        window_25_0132_fu_272 <= storemerge343_fu_2320_p3;
        window_26_0133_fu_276 <= storemerge349_fu_2294_p3;
        window_6_0125_fu_244 <= storemerge338_fu_2389_p3;
        window_7_0126_fu_248 <= storemerge335_fu_2402_p3;
        window_8_0127_fu_252 <= storemerge341_fu_2351_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((~(select_ln89_1_reg_3543 == 2'd1) & ~(select_ln89_1_reg_3543 == 2'd0) & (cond292_reg_3554 == 1'd0) & (1'b1 == ap_CS_fsm_state9) & (ap_phi_mux_k_1_phi_fu_802_p4 == 2'd0) & (icmp_ln91_fu_1609_p2 == 1'd1))) begin
        window_15_fu_452 <= window_18_fu_1761_p9;
    end
end

always @ (posedge ap_clk) begin
    if ((~(select_ln89_1_reg_3543 == 2'd1) & ~(select_ln89_1_reg_3543 == 2'd0) & (cond292_reg_3554 == 1'd0) & (1'b1 == ap_CS_fsm_state9) & (ap_phi_mux_k_1_phi_fu_802_p4 == 2'd1) & (icmp_ln91_fu_1609_p2 == 1'd1))) begin
        window_16_fu_456 <= window_18_fu_1761_p9;
    end
end

always @ (posedge ap_clk) begin
    if ((~(ap_phi_mux_k_1_phi_fu_802_p4 == 2'd1) & ~(ap_phi_mux_k_1_phi_fu_802_p4 == 2'd0) & ~(select_ln89_1_reg_3543 == 2'd1) & ~(select_ln89_1_reg_3543 == 2'd0) & (cond292_reg_3554 == 1'd0) & (1'b1 == ap_CS_fsm_state9) & (icmp_ln91_fu_1609_p2 == 1'd1))) begin
        window_17_fu_460 <= window_18_fu_1761_p9;
    end
end

always @ (posedge ap_clk) begin
    if (((cond292_reg_3554 == 1'd1) & (select_ln89_1_reg_3543 == 2'd0) & (1'b1 == ap_CS_fsm_state9) & (ap_phi_mux_k_1_phi_fu_802_p4 == 2'd1) & (icmp_ln91_fu_1609_p2 == 1'd1))) begin
        window_1_fu_396 <= window_18_fu_1761_p9;
    end
end

always @ (posedge ap_clk) begin
    if ((~(ap_phi_mux_k_1_phi_fu_802_p4 == 2'd1) & ~(ap_phi_mux_k_1_phi_fu_802_p4 == 2'd0) & (cond292_reg_3554 == 1'd1) & (select_ln89_1_reg_3543 == 2'd0) & (1'b1 == ap_CS_fsm_state9) & (icmp_ln91_fu_1609_p2 == 1'd1))) begin
        window_2_fu_400 <= window_18_fu_1761_p9;
    end
end

always @ (posedge ap_clk) begin
    if (((cond292_reg_3554 == 1'd0) & (select_ln89_1_reg_3543 == 2'd0) & (1'b1 == ap_CS_fsm_state9) & (ap_phi_mux_k_1_phi_fu_802_p4 == 2'd0) & (icmp_ln91_fu_1609_p2 == 1'd1))) begin
        window_3_fu_404 <= window_18_fu_1761_p9;
    end
end

always @ (posedge ap_clk) begin
    if (((cond292_reg_3554 == 1'd0) & (select_ln89_1_reg_3543 == 2'd0) & (1'b1 == ap_CS_fsm_state9) & (ap_phi_mux_k_1_phi_fu_802_p4 == 2'd1) & (icmp_ln91_fu_1609_p2 == 1'd1))) begin
        window_4_fu_408 <= window_18_fu_1761_p9;
    end
end

always @ (posedge ap_clk) begin
    if ((~(ap_phi_mux_k_1_phi_fu_802_p4 == 2'd1) & ~(ap_phi_mux_k_1_phi_fu_802_p4 == 2'd0) & (cond292_reg_3554 == 1'd0) & (select_ln89_1_reg_3543 == 2'd0) & (1'b1 == ap_CS_fsm_state9) & (icmp_ln91_fu_1609_p2 == 1'd1))) begin
        window_5_fu_412 <= window_18_fu_1761_p9;
    end
end

always @ (posedge ap_clk) begin
    if (((cond292_reg_3554 == 1'd1) & (select_ln89_1_reg_3543 == 2'd1) & (1'b1 == ap_CS_fsm_state9) & (ap_phi_mux_k_1_phi_fu_802_p4 == 2'd0) & (icmp_ln91_fu_1609_p2 == 1'd1))) begin
        window_6_fu_416 <= window_18_fu_1761_p9;
    end
end

always @ (posedge ap_clk) begin
    if (((cond292_reg_3554 == 1'd1) & (select_ln89_1_reg_3543 == 2'd1) & (1'b1 == ap_CS_fsm_state9) & (ap_phi_mux_k_1_phi_fu_802_p4 == 2'd1) & (icmp_ln91_fu_1609_p2 == 1'd1))) begin
        window_7_fu_420 <= window_18_fu_1761_p9;
    end
end

always @ (posedge ap_clk) begin
    if ((~(ap_phi_mux_k_1_phi_fu_802_p4 == 2'd1) & ~(ap_phi_mux_k_1_phi_fu_802_p4 == 2'd0) & (cond292_reg_3554 == 1'd1) & (select_ln89_1_reg_3543 == 2'd1) & (1'b1 == ap_CS_fsm_state9) & (icmp_ln91_fu_1609_p2 == 1'd1))) begin
        window_8_fu_424 <= window_18_fu_1761_p9;
    end
end

always @ (posedge ap_clk) begin
    if (((cond292_reg_3554 == 1'd1) & (select_ln89_1_reg_3543 == 2'd0) & (1'b1 == ap_CS_fsm_state9) & (ap_phi_mux_k_1_phi_fu_802_p4 == 2'd0) & (icmp_ln91_fu_1609_p2 == 1'd1))) begin
        window_fu_392 <= window_18_fu_1761_p9;
    end
end

always @ (*) begin
    if ((grp_filter_kernel_Pipeline_VITIS_LOOP_204_19_fu_1060_ap_done == 1'b0)) begin
        ap_ST_fsm_state100_blk = 1'b1;
    end else begin
        ap_ST_fsm_state100_blk = 1'b0;
    end
end

always @ (*) begin
    if ((gmem1_0_AWREADY == 1'b0)) begin
        ap_ST_fsm_state101_blk = 1'b1;
    end else begin
        ap_ST_fsm_state101_blk = 1'b0;
    end
end

always @ (*) begin
    if ((gmem1_0_WREADY == 1'b0)) begin
        ap_ST_fsm_state102_blk = 1'b1;
    end else begin
        ap_ST_fsm_state102_blk = 1'b0;
    end
end

assign ap_ST_fsm_state103_blk = 1'b0;

assign ap_ST_fsm_state104_blk = 1'b0;

assign ap_ST_fsm_state105_blk = 1'b0;

assign ap_ST_fsm_state106_blk = 1'b0;

always @ (*) begin
    if ((1'b1 == ap_block_state10_on_subcall_done)) begin
        ap_ST_fsm_state10_blk = 1'b1;
    end else begin
        ap_ST_fsm_state10_blk = 1'b0;
    end
end

assign ap_ST_fsm_state11_blk = 1'b0;

assign ap_ST_fsm_state12_blk = 1'b0;

assign ap_ST_fsm_state13_blk = 1'b0;

always @ (*) begin
    if ((gmem0_0_ARREADY == 1'b0)) begin
        ap_ST_fsm_state14_blk = 1'b1;
    end else begin
        ap_ST_fsm_state14_blk = 1'b0;
    end
end

assign ap_ST_fsm_state15_blk = 1'b0;

assign ap_ST_fsm_state16_blk = 1'b0;

assign ap_ST_fsm_state17_blk = 1'b0;

assign ap_ST_fsm_state18_blk = 1'b0;

assign ap_ST_fsm_state19_blk = 1'b0;

always @ (*) begin
    if ((ap_start == 1'b0)) begin
        ap_ST_fsm_state1_blk = 1'b1;
    end else begin
        ap_ST_fsm_state1_blk = 1'b0;
    end
end

assign ap_ST_fsm_state20_blk = 1'b0;

assign ap_ST_fsm_state21_blk = 1'b0;

always @ (*) begin
    if ((gmem0_0_RVALID == 1'b0)) begin
        ap_ST_fsm_state22_blk = 1'b1;
    end else begin
        ap_ST_fsm_state22_blk = 1'b0;
    end
end

always @ (*) begin
    if ((grp_filter_kernel_Pipeline_VITIS_LOOP_119_10_VITIS_LOOP_120_11_fu_955_ap_done == 1'b0)) begin
        ap_ST_fsm_state23_blk = 1'b1;
    end else begin
        ap_ST_fsm_state23_blk = 1'b0;
    end
end

assign ap_ST_fsm_state24_blk = 1'b0;

assign ap_ST_fsm_state25_blk = 1'b0;

assign ap_ST_fsm_state26_blk = 1'b0;

assign ap_ST_fsm_state27_blk = 1'b0;

always @ (*) begin
    if ((grp_filter_kernel_Pipeline_VITIS_LOOP_147_14_fu_970_ap_done == 1'b0)) begin
        ap_ST_fsm_state28_blk = 1'b1;
    end else begin
        ap_ST_fsm_state28_blk = 1'b0;
    end
end

assign ap_ST_fsm_state29_blk = 1'b0;

assign ap_ST_fsm_state2_blk = 1'b0;

assign ap_ST_fsm_state30_blk = 1'b0;

assign ap_ST_fsm_state31_blk = 1'b0;

always @ (*) begin
    if ((1'b1 == ap_block_state32_io)) begin
        ap_ST_fsm_state32_blk = 1'b1;
    end else begin
        ap_ST_fsm_state32_blk = 1'b0;
    end
end

assign ap_ST_fsm_state33_blk = 1'b0;

assign ap_ST_fsm_state34_blk = 1'b0;

assign ap_ST_fsm_state35_blk = 1'b0;

assign ap_ST_fsm_state36_blk = 1'b0;

assign ap_ST_fsm_state37_blk = 1'b0;

assign ap_ST_fsm_state38_blk = 1'b0;

assign ap_ST_fsm_state39_blk = 1'b0;

assign ap_ST_fsm_state3_blk = 1'b0;

always @ (*) begin
    if ((1'b1 == ap_block_state40)) begin
        ap_ST_fsm_state40_blk = 1'b1;
    end else begin
        ap_ST_fsm_state40_blk = 1'b0;
    end
end

assign ap_ST_fsm_state41_blk = 1'b0;

assign ap_ST_fsm_state42_blk = 1'b0;

always @ (*) begin
    if ((grp_filter_kernel_Pipeline_VITIS_LOOP_222_20_fu_1032_ap_done == 1'b0)) begin
        ap_ST_fsm_state43_blk = 1'b1;
    end else begin
        ap_ST_fsm_state43_blk = 1'b0;
    end
end

always @ (*) begin
    if ((gmem1_0_AWREADY == 1'b0)) begin
        ap_ST_fsm_state44_blk = 1'b1;
    end else begin
        ap_ST_fsm_state44_blk = 1'b0;
    end
end

always @ (*) begin
    if ((gmem1_0_WREADY == 1'b0)) begin
        ap_ST_fsm_state45_blk = 1'b1;
    end else begin
        ap_ST_fsm_state45_blk = 1'b0;
    end
end

assign ap_ST_fsm_state46_blk = 1'b0;

assign ap_ST_fsm_state47_blk = 1'b0;

assign ap_ST_fsm_state48_blk = 1'b0;

assign ap_ST_fsm_state49_blk = 1'b0;

always @ (*) begin
    if ((1'b1 == ap_block_state4_on_subcall_done)) begin
        ap_ST_fsm_state4_blk = 1'b1;
    end else begin
        ap_ST_fsm_state4_blk = 1'b0;
    end
end

always @ (*) begin
    if ((gmem1_0_BVALID == 1'b0)) begin
        ap_ST_fsm_state50_blk = 1'b1;
    end else begin
        ap_ST_fsm_state50_blk = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_block_state51_io)) begin
        ap_ST_fsm_state51_blk = 1'b1;
    end else begin
        ap_ST_fsm_state51_blk = 1'b0;
    end
end

assign ap_ST_fsm_state52_blk = 1'b0;

assign ap_ST_fsm_state53_blk = 1'b0;

assign ap_ST_fsm_state54_blk = 1'b0;

assign ap_ST_fsm_state55_blk = 1'b0;

assign ap_ST_fsm_state56_blk = 1'b0;

assign ap_ST_fsm_state57_blk = 1'b0;

assign ap_ST_fsm_state58_blk = 1'b0;

always @ (*) begin
    if ((1'b1 == ap_block_state59)) begin
        ap_ST_fsm_state59_blk = 1'b1;
    end else begin
        ap_ST_fsm_state59_blk = 1'b0;
    end
end

assign ap_ST_fsm_state5_blk = 1'b0;

assign ap_ST_fsm_state60_blk = 1'b0;

always @ (*) begin
    if ((grp_filter_kernel_Pipeline_VITIS_LOOP_237_21_fu_1041_ap_done == 1'b0)) begin
        ap_ST_fsm_state61_blk = 1'b1;
    end else begin
        ap_ST_fsm_state61_blk = 1'b0;
    end
end

always @ (*) begin
    if ((gmem1_0_AWREADY == 1'b0)) begin
        ap_ST_fsm_state62_blk = 1'b1;
    end else begin
        ap_ST_fsm_state62_blk = 1'b0;
    end
end

always @ (*) begin
    if ((gmem1_0_WREADY == 1'b0)) begin
        ap_ST_fsm_state63_blk = 1'b1;
    end else begin
        ap_ST_fsm_state63_blk = 1'b0;
    end
end

assign ap_ST_fsm_state64_blk = 1'b0;

assign ap_ST_fsm_state65_blk = 1'b0;

assign ap_ST_fsm_state66_blk = 1'b0;

assign ap_ST_fsm_state67_blk = 1'b0;

always @ (*) begin
    if ((1'b1 == ap_block_state68)) begin
        ap_ST_fsm_state68_blk = 1'b1;
    end else begin
        ap_ST_fsm_state68_blk = 1'b0;
    end
end

always @ (*) begin
    if ((grp_filter_kernel_Pipeline_VITIS_LOOP_160_15_fu_987_ap_done == 1'b0)) begin
        ap_ST_fsm_state69_blk = 1'b1;
    end else begin
        ap_ST_fsm_state69_blk = 1'b0;
    end
end

assign ap_ST_fsm_state6_blk = 1'b0;

assign ap_ST_fsm_state70_blk = 1'b0;

always @ (*) begin
    if ((gmem1_0_ARREADY == 1'b0)) begin
        ap_ST_fsm_state71_blk = 1'b1;
    end else begin
        ap_ST_fsm_state71_blk = 1'b0;
    end
end

assign ap_ST_fsm_state72_blk = 1'b0;

assign ap_ST_fsm_state73_blk = 1'b0;

assign ap_ST_fsm_state74_blk = 1'b0;

assign ap_ST_fsm_state75_blk = 1'b0;

assign ap_ST_fsm_state76_blk = 1'b0;

assign ap_ST_fsm_state77_blk = 1'b0;

assign ap_ST_fsm_state78_blk = 1'b0;

always @ (*) begin
    if ((gmem1_0_RVALID == 1'b0)) begin
        ap_ST_fsm_state79_blk = 1'b1;
    end else begin
        ap_ST_fsm_state79_blk = 1'b0;
    end
end

assign ap_ST_fsm_state7_blk = 1'b0;

assign ap_ST_fsm_state80_blk = 1'b0;

assign ap_ST_fsm_state81_blk = 1'b0;

always @ (*) begin
    if ((grp_filter_kernel_Pipeline_VITIS_LOOP_188_18_fu_1049_ap_done == 1'b0)) begin
        ap_ST_fsm_state82_blk = 1'b1;
    end else begin
        ap_ST_fsm_state82_blk = 1'b0;
    end
end

always @ (*) begin
    if ((gmem1_0_AWREADY == 1'b0)) begin
        ap_ST_fsm_state83_blk = 1'b1;
    end else begin
        ap_ST_fsm_state83_blk = 1'b0;
    end
end

always @ (*) begin
    if ((gmem1_0_WREADY == 1'b0)) begin
        ap_ST_fsm_state84_blk = 1'b1;
    end else begin
        ap_ST_fsm_state84_blk = 1'b0;
    end
end

assign ap_ST_fsm_state85_blk = 1'b0;

assign ap_ST_fsm_state86_blk = 1'b0;

assign ap_ST_fsm_state87_blk = 1'b0;

assign ap_ST_fsm_state88_blk = 1'b0;

always @ (*) begin
    if ((gmem1_0_BVALID == 1'b0)) begin
        ap_ST_fsm_state89_blk = 1'b1;
    end else begin
        ap_ST_fsm_state89_blk = 1'b0;
    end
end

assign ap_ST_fsm_state8_blk = 1'b0;

always @ (*) begin
    if ((gmem1_0_ARREADY == 1'b0)) begin
        ap_ST_fsm_state90_blk = 1'b1;
    end else begin
        ap_ST_fsm_state90_blk = 1'b0;
    end
end

assign ap_ST_fsm_state91_blk = 1'b0;

assign ap_ST_fsm_state92_blk = 1'b0;

assign ap_ST_fsm_state93_blk = 1'b0;

assign ap_ST_fsm_state94_blk = 1'b0;

assign ap_ST_fsm_state95_blk = 1'b0;

assign ap_ST_fsm_state96_blk = 1'b0;

assign ap_ST_fsm_state97_blk = 1'b0;

always @ (*) begin
    if ((gmem1_0_RVALID == 1'b0)) begin
        ap_ST_fsm_state98_blk = 1'b1;
    end else begin
        ap_ST_fsm_state98_blk = 1'b0;
    end
end

assign ap_ST_fsm_state99_blk = 1'b0;

assign ap_ST_fsm_state9_blk = 1'b0;

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state6) & (icmp_ln85_fu_1476_p2 == 1'd0))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b0))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state6) & (icmp_ln85_fu_1476_p2 == 1'd0))) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if (((cmp2538_reg_3353 == 1'd1) & (1'b1 == ap_CS_fsm_state29))) begin
        ap_sig_allocacmp_window_10_load = grp_filter_kernel_Pipeline_VITIS_LOOP_147_14_fu_970_window_37_out;
    end else begin
        ap_sig_allocacmp_window_10_load = window_10_fu_432;
    end
end

always @ (*) begin
    if (((cmp2538_reg_3353 == 1'd1) & (1'b1 == ap_CS_fsm_state29))) begin
        ap_sig_allocacmp_window_11_load = grp_filter_kernel_Pipeline_VITIS_LOOP_147_14_fu_970_window_39_out;
    end else begin
        ap_sig_allocacmp_window_11_load = window_11_fu_436;
    end
end

always @ (*) begin
    if (((cmp2538_reg_3353 == 1'd1) & (1'b1 == ap_CS_fsm_state29))) begin
        ap_sig_allocacmp_window_9_load = grp_filter_kernel_Pipeline_VITIS_LOOP_147_14_fu_970_window_38_out;
    end else begin
        ap_sig_allocacmp_window_9_load = window_9_fu_428;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state51) & (1'b0 == ap_block_state51_io))) begin
        gmem0_0_ARADDR = sext_ln234_1_fu_2772_p1;
    end else if (((1'b1 == ap_CS_fsm_state32) & (1'b0 == ap_block_state32_io))) begin
        gmem0_0_ARADDR = sext_ln219_1_fu_2647_p1;
    end else if (((1'b1 == ap_CS_fsm_state14) & (gmem0_0_ARREADY == 1'b1))) begin
        gmem0_0_ARADDR = sext_ln116_1_fu_2101_p1;
    end else begin
        gmem0_0_ARADDR = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_state51) & (1'b0 == ap_block_state51_io)) | ((1'b1 == ap_CS_fsm_state32) & (1'b0 == ap_block_state32_io)) | ((1'b1 == ap_CS_fsm_state14) & (gmem0_0_ARREADY == 1'b1)))) begin
        gmem0_0_ARVALID = 1'b1;
    end else begin
        gmem0_0_ARVALID = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_state59) & (1'b0 == ap_block_state59)) | ((1'b1 == ap_CS_fsm_state40) & (1'b0 == ap_block_state40)) | ((1'b1 == ap_CS_fsm_state22) & (gmem0_0_RVALID == 1'b1)))) begin
        gmem0_0_RREADY = 1'b1;
    end else begin
        gmem0_0_RREADY = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state51) | (1'b1 == ap_CS_fsm_state32) | (1'b1 == ap_CS_fsm_state14))) begin
        gmem0_blk_n_AR = m_axi_gmem0_ARREADY;
    end else begin
        gmem0_blk_n_AR = 1'b1;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state59) | (1'b1 == ap_CS_fsm_state40) | (1'b1 == ap_CS_fsm_state22))) begin
        gmem0_blk_n_R = m_axi_gmem0_RVALID;
    end else begin
        gmem0_blk_n_R = 1'b1;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state90) & (gmem1_0_ARREADY == 1'b1))) begin
        gmem1_0_ARADDR = sext_ln202_1_fu_2973_p1;
    end else if (((1'b1 == ap_CS_fsm_state71) & (gmem1_0_ARREADY == 1'b1))) begin
        gmem1_0_ARADDR = sext_ln186_1_fu_2864_p1;
    end else if (((1'b1 == ap_CS_fsm_state51) & (1'b0 == ap_block_state51_io))) begin
        gmem1_0_ARADDR = sext_ln235_fu_2782_p1;
    end else if (((1'b1 == ap_CS_fsm_state32) & (1'b0 == ap_block_state32_io))) begin
        gmem1_0_ARADDR = sext_ln220_fu_2657_p1;
    end else begin
        gmem1_0_ARADDR = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_state90) & (gmem1_0_ARREADY == 1'b1)) | ((1'b1 == ap_CS_fsm_state71) & (gmem1_0_ARREADY == 1'b1)) | ((1'b1 == ap_CS_fsm_state51) & (1'b0 == ap_block_state51_io)) | ((1'b1 == ap_CS_fsm_state32) & (1'b0 == ap_block_state32_io)))) begin
        gmem1_0_ARVALID = 1'b1;
    end else begin
        gmem1_0_ARVALID = 1'b0;
    end
end

always @ (*) begin
    if ((gmem1_0_AWREADY == 1'b1)) begin
        if ((1'b1 == ap_CS_fsm_state101)) begin
            gmem1_0_AWADDR = gmem1_addr_3_reg_4125;
        end else if ((1'b1 == ap_CS_fsm_state83)) begin
            gmem1_0_AWADDR = gmem1_addr_1_reg_4071;
        end else if ((1'b1 == ap_CS_fsm_state62)) begin
            gmem1_0_AWADDR = gmem1_addr_2_reg_4020;
        end else if ((1'b1 == ap_CS_fsm_state44)) begin
            gmem1_0_AWADDR = gmem1_addr_reg_3959;
        end else begin
            gmem1_0_AWADDR = 'bx;
        end
    end else begin
        gmem1_0_AWADDR = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_state62) & (gmem1_0_AWREADY == 1'b1)) | ((1'b1 == ap_CS_fsm_state44) & (gmem1_0_AWREADY == 1'b1)) | ((1'b1 == ap_CS_fsm_state101) & (gmem1_0_AWREADY == 1'b1)) | ((1'b1 == ap_CS_fsm_state83) & (gmem1_0_AWREADY == 1'b1)))) begin
        gmem1_0_AWVALID = 1'b1;
    end else begin
        gmem1_0_AWVALID = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_state50) & (gmem1_0_BVALID == 1'b1)) | ((1'b1 == ap_CS_fsm_state68) & (1'b0 == ap_block_state68) & (ap_predicate_op725_writeresp_state68 == 1'b1)) | ((1'b1 == ap_CS_fsm_state68) & (1'b0 == ap_block_state68) & (ap_predicate_op722_writeresp_state68 == 1'b1)) | ((1'b1 == ap_CS_fsm_state89) & (gmem1_0_BVALID == 1'b1)))) begin
        gmem1_0_BREADY = 1'b1;
    end else begin
        gmem1_0_BREADY = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_state98) & (gmem1_0_RVALID == 1'b1)) | ((1'b1 == ap_CS_fsm_state79) & (gmem1_0_RVALID == 1'b1)) | ((1'b1 == ap_CS_fsm_state59) & (1'b0 == ap_block_state59)) | ((1'b1 == ap_CS_fsm_state40) & (1'b0 == ap_block_state40)))) begin
        gmem1_0_RREADY = 1'b1;
    end else begin
        gmem1_0_RREADY = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state102)) begin
        gmem1_0_WDATA = grp_filter_kernel_Pipeline_VITIS_LOOP_204_19_fu_1060_next_axie4_data_1_out;
    end else if ((1'b1 == ap_CS_fsm_state84)) begin
        gmem1_0_WDATA = axie4_data300_0_lcssa_reg_897;
    end else if ((1'b1 == ap_CS_fsm_state63)) begin
        gmem1_0_WDATA = grp_filter_kernel_Pipeline_VITIS_LOOP_237_21_fu_1041_next_output_axie4_data_1_out;
    end else if ((1'b1 == ap_CS_fsm_state45)) begin
        gmem1_0_WDATA = output_axie4_data_0_lcssa_reg_887;
    end else begin
        gmem1_0_WDATA = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_state63) & (gmem1_0_WREADY == 1'b1)) | ((1'b1 == ap_CS_fsm_state45) & (gmem1_0_WREADY == 1'b1)) | ((1'b1 == ap_CS_fsm_state102) & (gmem1_0_WREADY == 1'b1)) | ((1'b1 == ap_CS_fsm_state84) & (gmem1_0_WREADY == 1'b1)))) begin
        gmem1_0_WVALID = 1'b1;
    end else begin
        gmem1_0_WVALID = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state90) | (1'b1 == ap_CS_fsm_state71) | (1'b1 == ap_CS_fsm_state51) | (1'b1 == ap_CS_fsm_state32))) begin
        gmem1_blk_n_AR = m_axi_gmem1_ARREADY;
    end else begin
        gmem1_blk_n_AR = 1'b1;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state62) | (1'b1 == ap_CS_fsm_state44) | (1'b1 == ap_CS_fsm_state101) | (1'b1 == ap_CS_fsm_state83))) begin
        gmem1_blk_n_AW = m_axi_gmem1_AWREADY;
    end else begin
        gmem1_blk_n_AW = 1'b1;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state50) | (1'b1 == ap_CS_fsm_state89) | ((icmp_ln232_reg_4000 == 1'd1) & (1'd0 == and_ln155_1_reg_3814) & (1'b1 == ap_CS_fsm_state68)) | ((icmp_ln200_reg_4116 == 1'd1) & (1'd1 == and_ln155_1_reg_3814) & (1'b1 == ap_CS_fsm_state68)))) begin
        gmem1_blk_n_B = m_axi_gmem1_BVALID;
    end else begin
        gmem1_blk_n_B = 1'b1;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state98) | (1'b1 == ap_CS_fsm_state79) | (1'b1 == ap_CS_fsm_state59) | (1'b1 == ap_CS_fsm_state40))) begin
        gmem1_blk_n_R = m_axi_gmem1_RVALID;
    end else begin
        gmem1_blk_n_R = 1'b1;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state63) | (1'b1 == ap_CS_fsm_state45) | (1'b1 == ap_CS_fsm_state102) | (1'b1 == ap_CS_fsm_state84))) begin
        gmem1_blk_n_W = m_axi_gmem1_WREADY;
    end else begin
        gmem1_blk_n_W = 1'b1;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state69) | (1'b1 == ap_CS_fsm_state30))) begin
        grp_fu_1078_p0 = reg_1220;
    end else if ((1'b1 == ap_CS_fsm_state12)) begin
        grp_fu_1078_p0 = add_ln115_reg_3596;
    end else begin
        grp_fu_1078_p0 = 'bx;
    end
end

always @ (*) begin
    if (((1'd1 == and_ln155_1_fu_2529_p2) & (1'b1 == ap_CS_fsm_state29))) begin
        grp_load_fu_1134_p1 = ap_sig_allocacmp_window_9_load;
    end else if (((1'b1 == ap_CS_fsm_state27) | ((select_ln89_1_reg_3543 == 2'd1) & (1'd0 == and_ln89_reg_3536) & (1'b1 == ap_CS_fsm_state9) & (icmp_ln91_fu_1609_p2 == 1'd1)))) begin
        grp_load_fu_1134_p1 = window_9_fu_428;
    end else begin
        grp_load_fu_1134_p1 = 'bx;
    end
end

always @ (*) begin
    if (((1'd1 == and_ln155_1_fu_2529_p2) & (1'b1 == ap_CS_fsm_state29))) begin
        grp_load_fu_1139_p1 = ap_sig_allocacmp_window_10_load;
    end else if (((1'b1 == ap_CS_fsm_state27) | ((select_ln89_1_reg_3543 == 2'd1) & (1'd0 == and_ln89_reg_3536) & (1'b1 == ap_CS_fsm_state9) & (icmp_ln91_fu_1609_p2 == 1'd1)))) begin
        grp_load_fu_1139_p1 = window_10_fu_432;
    end else begin
        grp_load_fu_1139_p1 = 'bx;
    end
end

always @ (*) begin
    if (((1'd1 == and_ln155_1_fu_2529_p2) & (1'b1 == ap_CS_fsm_state29))) begin
        grp_load_fu_1144_p1 = ap_sig_allocacmp_window_11_load;
    end else if (((1'b1 == ap_CS_fsm_state27) | ((select_ln89_1_reg_3543 == 2'd1) & (1'd0 == and_ln89_reg_3536) & (1'b1 == ap_CS_fsm_state9) & (icmp_ln91_fu_1609_p2 == 1'd1)))) begin
        grp_load_fu_1144_p1 = window_11_fu_436;
    end else begin
        grp_load_fu_1144_p1 = 'bx;
    end
end

always @ (*) begin
    if (((icmp_ln99_reg_3558 == 1'd1) & (1'b1 == ap_CS_fsm_state10))) begin
        line_buffer_1_address0 = grp_filter_kernel_Pipeline_shift_lines_VITIS_LOOP_102_8_VITIS_LOOP_103_9_fu_939_line_buffer_1_address0;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        line_buffer_1_address0 = grp_filter_kernel_Pipeline_init_line_buffer_VITIS_LOOP_76_3_VITIS_LOOP_77_4_fu_922_line_buffer_1_address0;
    end else begin
        line_buffer_1_address0 = indvars_iv_next122_cast_fu_1974_p1;
    end
end

always @ (*) begin
    if (((icmp_ln99_reg_3558 == 1'd1) & (1'b1 == ap_CS_fsm_state10))) begin
        line_buffer_1_ce0 = grp_filter_kernel_Pipeline_shift_lines_VITIS_LOOP_102_8_VITIS_LOOP_103_9_fu_939_line_buffer_1_ce0;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        line_buffer_1_ce0 = grp_filter_kernel_Pipeline_init_line_buffer_VITIS_LOOP_76_3_VITIS_LOOP_77_4_fu_922_line_buffer_1_ce0;
    end else begin
        line_buffer_1_ce0 = line_buffer_1_ce0_local;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state11)) begin
        line_buffer_1_ce0_local = 1'b1;
    end else begin
        line_buffer_1_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln99_reg_3558 == 1'd1) & (1'b1 == ap_CS_fsm_state10))) begin
        line_buffer_1_d0 = grp_filter_kernel_Pipeline_shift_lines_VITIS_LOOP_102_8_VITIS_LOOP_103_9_fu_939_line_buffer_1_d0;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        line_buffer_1_d0 = grp_filter_kernel_Pipeline_init_line_buffer_VITIS_LOOP_76_3_VITIS_LOOP_77_4_fu_922_line_buffer_1_d0;
    end else begin
        line_buffer_1_d0 = 'bx;
    end
end

always @ (*) begin
    if (((icmp_ln99_reg_3558 == 1'd1) & (1'b1 == ap_CS_fsm_state10))) begin
        line_buffer_1_we0 = grp_filter_kernel_Pipeline_shift_lines_VITIS_LOOP_102_8_VITIS_LOOP_103_9_fu_939_line_buffer_1_we0;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        line_buffer_1_we0 = grp_filter_kernel_Pipeline_init_line_buffer_VITIS_LOOP_76_3_VITIS_LOOP_77_4_fu_922_line_buffer_1_we0;
    end else begin
        line_buffer_1_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln99_reg_3558 == 1'd1) & (1'b1 == ap_CS_fsm_state10))) begin
        line_buffer_2_address0 = grp_filter_kernel_Pipeline_shift_lines_VITIS_LOOP_102_8_VITIS_LOOP_103_9_fu_939_line_buffer_2_address0;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        line_buffer_2_address0 = grp_filter_kernel_Pipeline_init_line_buffer_VITIS_LOOP_76_3_VITIS_LOOP_77_4_fu_922_line_buffer_2_address0;
    end else begin
        line_buffer_2_address0 = indvars_iv_next122_cast_fu_1974_p1;
    end
end

always @ (*) begin
    if (((icmp_ln99_reg_3558 == 1'd1) & (1'b1 == ap_CS_fsm_state10))) begin
        line_buffer_2_ce0 = grp_filter_kernel_Pipeline_shift_lines_VITIS_LOOP_102_8_VITIS_LOOP_103_9_fu_939_line_buffer_2_ce0;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        line_buffer_2_ce0 = grp_filter_kernel_Pipeline_init_line_buffer_VITIS_LOOP_76_3_VITIS_LOOP_77_4_fu_922_line_buffer_2_ce0;
    end else begin
        line_buffer_2_ce0 = line_buffer_2_ce0_local;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state11)) begin
        line_buffer_2_ce0_local = 1'b1;
    end else begin
        line_buffer_2_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln99_reg_3558 == 1'd1) & (1'b1 == ap_CS_fsm_state10))) begin
        line_buffer_2_d0 = grp_filter_kernel_Pipeline_shift_lines_VITIS_LOOP_102_8_VITIS_LOOP_103_9_fu_939_line_buffer_2_d0;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        line_buffer_2_d0 = grp_filter_kernel_Pipeline_init_line_buffer_VITIS_LOOP_76_3_VITIS_LOOP_77_4_fu_922_line_buffer_2_d0;
    end else begin
        line_buffer_2_d0 = 'bx;
    end
end

always @ (*) begin
    if (((icmp_ln99_reg_3558 == 1'd1) & (1'b1 == ap_CS_fsm_state10))) begin
        line_buffer_2_we0 = grp_filter_kernel_Pipeline_shift_lines_VITIS_LOOP_102_8_VITIS_LOOP_103_9_fu_939_line_buffer_2_we0;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        line_buffer_2_we0 = grp_filter_kernel_Pipeline_init_line_buffer_VITIS_LOOP_76_3_VITIS_LOOP_77_4_fu_922_line_buffer_2_we0;
    end else begin
        line_buffer_2_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln99_reg_3558 == 1'd1) & (1'b1 == ap_CS_fsm_state10))) begin
        line_buffer_3_address0 = grp_filter_kernel_Pipeline_shift_lines_VITIS_LOOP_102_8_VITIS_LOOP_103_9_fu_939_line_buffer_3_address0;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        line_buffer_3_address0 = grp_filter_kernel_Pipeline_init_line_buffer_VITIS_LOOP_76_3_VITIS_LOOP_77_4_fu_922_line_buffer_3_address0;
    end else begin
        line_buffer_3_address0 = line_buffer_3_address0_local;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state25)) begin
        line_buffer_3_address0_local = zext_ln87_reg_3521;
    end else if ((1'b1 == ap_CS_fsm_state11)) begin
        line_buffer_3_address0_local = indvars_iv_next122_cast_fu_1974_p1;
    end else begin
        line_buffer_3_address0_local = 'bx;
    end
end

always @ (*) begin
    if (((icmp_ln99_reg_3558 == 1'd1) & (1'b1 == ap_CS_fsm_state10))) begin
        line_buffer_3_ce0 = grp_filter_kernel_Pipeline_shift_lines_VITIS_LOOP_102_8_VITIS_LOOP_103_9_fu_939_line_buffer_3_ce0;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        line_buffer_3_ce0 = grp_filter_kernel_Pipeline_init_line_buffer_VITIS_LOOP_76_3_VITIS_LOOP_77_4_fu_922_line_buffer_3_ce0;
    end else begin
        line_buffer_3_ce0 = line_buffer_3_ce0_local;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state25) | (1'b1 == ap_CS_fsm_state11))) begin
        line_buffer_3_ce0_local = 1'b1;
    end else begin
        line_buffer_3_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln99_reg_3558 == 1'd1) & (1'b1 == ap_CS_fsm_state10))) begin
        line_buffer_3_d0 = grp_filter_kernel_Pipeline_shift_lines_VITIS_LOOP_102_8_VITIS_LOOP_103_9_fu_939_line_buffer_3_d0;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        line_buffer_3_d0 = grp_filter_kernel_Pipeline_init_line_buffer_VITIS_LOOP_76_3_VITIS_LOOP_77_4_fu_922_line_buffer_3_d0;
    end else begin
        line_buffer_3_d0 = 'bx;
    end
end

always @ (*) begin
    if (((icmp_ln99_reg_3558 == 1'd1) & (1'b1 == ap_CS_fsm_state10))) begin
        line_buffer_3_we0 = grp_filter_kernel_Pipeline_shift_lines_VITIS_LOOP_102_8_VITIS_LOOP_103_9_fu_939_line_buffer_3_we0;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        line_buffer_3_we0 = grp_filter_kernel_Pipeline_init_line_buffer_VITIS_LOOP_76_3_VITIS_LOOP_77_4_fu_922_line_buffer_3_we0;
    end else begin
        line_buffer_3_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln99_reg_3558 == 1'd1) & (1'b1 == ap_CS_fsm_state10))) begin
        line_buffer_4_address0 = grp_filter_kernel_Pipeline_shift_lines_VITIS_LOOP_102_8_VITIS_LOOP_103_9_fu_939_line_buffer_4_address0;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        line_buffer_4_address0 = grp_filter_kernel_Pipeline_init_line_buffer_VITIS_LOOP_76_3_VITIS_LOOP_77_4_fu_922_line_buffer_4_address0;
    end else begin
        line_buffer_4_address0 = line_buffer_4_address0_local;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state25)) begin
        line_buffer_4_address0_local = zext_ln87_reg_3521;
    end else if ((1'b1 == ap_CS_fsm_state11)) begin
        line_buffer_4_address0_local = indvars_iv_next122_cast_fu_1974_p1;
    end else begin
        line_buffer_4_address0_local = 'bx;
    end
end

always @ (*) begin
    if (((icmp_ln99_reg_3558 == 1'd1) & (1'b1 == ap_CS_fsm_state10))) begin
        line_buffer_4_ce0 = grp_filter_kernel_Pipeline_shift_lines_VITIS_LOOP_102_8_VITIS_LOOP_103_9_fu_939_line_buffer_4_ce0;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        line_buffer_4_ce0 = grp_filter_kernel_Pipeline_init_line_buffer_VITIS_LOOP_76_3_VITIS_LOOP_77_4_fu_922_line_buffer_4_ce0;
    end else begin
        line_buffer_4_ce0 = line_buffer_4_ce0_local;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state25) | (1'b1 == ap_CS_fsm_state11))) begin
        line_buffer_4_ce0_local = 1'b1;
    end else begin
        line_buffer_4_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln99_reg_3558 == 1'd1) & (1'b1 == ap_CS_fsm_state10))) begin
        line_buffer_4_d0 = grp_filter_kernel_Pipeline_shift_lines_VITIS_LOOP_102_8_VITIS_LOOP_103_9_fu_939_line_buffer_4_d0;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        line_buffer_4_d0 = grp_filter_kernel_Pipeline_init_line_buffer_VITIS_LOOP_76_3_VITIS_LOOP_77_4_fu_922_line_buffer_4_d0;
    end else begin
        line_buffer_4_d0 = 'bx;
    end
end

always @ (*) begin
    if (((icmp_ln99_reg_3558 == 1'd1) & (1'b1 == ap_CS_fsm_state10))) begin
        line_buffer_4_we0 = grp_filter_kernel_Pipeline_shift_lines_VITIS_LOOP_102_8_VITIS_LOOP_103_9_fu_939_line_buffer_4_we0;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        line_buffer_4_we0 = grp_filter_kernel_Pipeline_init_line_buffer_VITIS_LOOP_76_3_VITIS_LOOP_77_4_fu_922_line_buffer_4_we0;
    end else begin
        line_buffer_4_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln99_reg_3558 == 1'd1) & (1'b1 == ap_CS_fsm_state10))) begin
        line_buffer_5_address0 = grp_filter_kernel_Pipeline_shift_lines_VITIS_LOOP_102_8_VITIS_LOOP_103_9_fu_939_line_buffer_5_address0;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        line_buffer_5_address0 = grp_filter_kernel_Pipeline_init_line_buffer_VITIS_LOOP_76_3_VITIS_LOOP_77_4_fu_922_line_buffer_5_address0;
    end else begin
        line_buffer_5_address0 = line_buffer_5_address0_local;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state25)) begin
        line_buffer_5_address0_local = zext_ln87_reg_3521;
    end else if ((1'b1 == ap_CS_fsm_state11)) begin
        line_buffer_5_address0_local = indvars_iv_next122_cast_fu_1974_p1;
    end else begin
        line_buffer_5_address0_local = 'bx;
    end
end

always @ (*) begin
    if (((icmp_ln99_reg_3558 == 1'd1) & (1'b1 == ap_CS_fsm_state10))) begin
        line_buffer_5_ce0 = grp_filter_kernel_Pipeline_shift_lines_VITIS_LOOP_102_8_VITIS_LOOP_103_9_fu_939_line_buffer_5_ce0;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        line_buffer_5_ce0 = grp_filter_kernel_Pipeline_init_line_buffer_VITIS_LOOP_76_3_VITIS_LOOP_77_4_fu_922_line_buffer_5_ce0;
    end else begin
        line_buffer_5_ce0 = line_buffer_5_ce0_local;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state25) | (1'b1 == ap_CS_fsm_state11))) begin
        line_buffer_5_ce0_local = 1'b1;
    end else begin
        line_buffer_5_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln99_reg_3558 == 1'd1) & (1'b1 == ap_CS_fsm_state10))) begin
        line_buffer_5_d0 = grp_filter_kernel_Pipeline_shift_lines_VITIS_LOOP_102_8_VITIS_LOOP_103_9_fu_939_line_buffer_5_d0;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        line_buffer_5_d0 = grp_filter_kernel_Pipeline_init_line_buffer_VITIS_LOOP_76_3_VITIS_LOOP_77_4_fu_922_line_buffer_5_d0;
    end else begin
        line_buffer_5_d0 = 'bx;
    end
end

always @ (*) begin
    if (((icmp_ln99_reg_3558 == 1'd1) & (1'b1 == ap_CS_fsm_state10))) begin
        line_buffer_5_we0 = grp_filter_kernel_Pipeline_shift_lines_VITIS_LOOP_102_8_VITIS_LOOP_103_9_fu_939_line_buffer_5_we0;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        line_buffer_5_we0 = grp_filter_kernel_Pipeline_init_line_buffer_VITIS_LOOP_76_3_VITIS_LOOP_77_4_fu_922_line_buffer_5_we0;
    end else begin
        line_buffer_5_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state23)) begin
        line_buffer_6_address0 = grp_filter_kernel_Pipeline_VITIS_LOOP_119_10_VITIS_LOOP_120_11_fu_955_line_buffer_6_address0;
    end else if (((icmp_ln99_reg_3558 == 1'd1) & (1'b1 == ap_CS_fsm_state10))) begin
        line_buffer_6_address0 = grp_filter_kernel_Pipeline_shift_lines_VITIS_LOOP_102_8_VITIS_LOOP_103_9_fu_939_line_buffer_6_address0;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        line_buffer_6_address0 = grp_filter_kernel_Pipeline_init_line_buffer_VITIS_LOOP_76_3_VITIS_LOOP_77_4_fu_922_line_buffer_6_address0;
    end else begin
        line_buffer_6_address0 = indvars_iv_next122_cast_fu_1974_p1;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state23)) begin
        line_buffer_6_ce0 = grp_filter_kernel_Pipeline_VITIS_LOOP_119_10_VITIS_LOOP_120_11_fu_955_line_buffer_6_ce0;
    end else if (((icmp_ln99_reg_3558 == 1'd1) & (1'b1 == ap_CS_fsm_state10))) begin
        line_buffer_6_ce0 = grp_filter_kernel_Pipeline_shift_lines_VITIS_LOOP_102_8_VITIS_LOOP_103_9_fu_939_line_buffer_6_ce0;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        line_buffer_6_ce0 = grp_filter_kernel_Pipeline_init_line_buffer_VITIS_LOOP_76_3_VITIS_LOOP_77_4_fu_922_line_buffer_6_ce0;
    end else begin
        line_buffer_6_ce0 = line_buffer_6_ce0_local;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state11)) begin
        line_buffer_6_ce0_local = 1'b1;
    end else begin
        line_buffer_6_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state23)) begin
        line_buffer_6_d0 = grp_filter_kernel_Pipeline_VITIS_LOOP_119_10_VITIS_LOOP_120_11_fu_955_line_buffer_6_d0;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        line_buffer_6_d0 = grp_filter_kernel_Pipeline_init_line_buffer_VITIS_LOOP_76_3_VITIS_LOOP_77_4_fu_922_line_buffer_6_d0;
    end else begin
        line_buffer_6_d0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state23)) begin
        line_buffer_6_we0 = grp_filter_kernel_Pipeline_VITIS_LOOP_119_10_VITIS_LOOP_120_11_fu_955_line_buffer_6_we0;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        line_buffer_6_we0 = grp_filter_kernel_Pipeline_init_line_buffer_VITIS_LOOP_76_3_VITIS_LOOP_77_4_fu_922_line_buffer_6_we0;
    end else begin
        line_buffer_6_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state23)) begin
        line_buffer_7_address0 = grp_filter_kernel_Pipeline_VITIS_LOOP_119_10_VITIS_LOOP_120_11_fu_955_line_buffer_7_address0;
    end else if (((icmp_ln99_reg_3558 == 1'd1) & (1'b1 == ap_CS_fsm_state10))) begin
        line_buffer_7_address0 = grp_filter_kernel_Pipeline_shift_lines_VITIS_LOOP_102_8_VITIS_LOOP_103_9_fu_939_line_buffer_7_address0;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        line_buffer_7_address0 = grp_filter_kernel_Pipeline_init_line_buffer_VITIS_LOOP_76_3_VITIS_LOOP_77_4_fu_922_line_buffer_7_address0;
    end else begin
        line_buffer_7_address0 = indvars_iv_next122_cast_fu_1974_p1;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state23)) begin
        line_buffer_7_ce0 = grp_filter_kernel_Pipeline_VITIS_LOOP_119_10_VITIS_LOOP_120_11_fu_955_line_buffer_7_ce0;
    end else if (((icmp_ln99_reg_3558 == 1'd1) & (1'b1 == ap_CS_fsm_state10))) begin
        line_buffer_7_ce0 = grp_filter_kernel_Pipeline_shift_lines_VITIS_LOOP_102_8_VITIS_LOOP_103_9_fu_939_line_buffer_7_ce0;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        line_buffer_7_ce0 = grp_filter_kernel_Pipeline_init_line_buffer_VITIS_LOOP_76_3_VITIS_LOOP_77_4_fu_922_line_buffer_7_ce0;
    end else begin
        line_buffer_7_ce0 = line_buffer_7_ce0_local;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state11)) begin
        line_buffer_7_ce0_local = 1'b1;
    end else begin
        line_buffer_7_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state23)) begin
        line_buffer_7_d0 = grp_filter_kernel_Pipeline_VITIS_LOOP_119_10_VITIS_LOOP_120_11_fu_955_line_buffer_7_d0;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        line_buffer_7_d0 = grp_filter_kernel_Pipeline_init_line_buffer_VITIS_LOOP_76_3_VITIS_LOOP_77_4_fu_922_line_buffer_7_d0;
    end else begin
        line_buffer_7_d0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state23)) begin
        line_buffer_7_we0 = grp_filter_kernel_Pipeline_VITIS_LOOP_119_10_VITIS_LOOP_120_11_fu_955_line_buffer_7_we0;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        line_buffer_7_we0 = grp_filter_kernel_Pipeline_init_line_buffer_VITIS_LOOP_76_3_VITIS_LOOP_77_4_fu_922_line_buffer_7_we0;
    end else begin
        line_buffer_7_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state23)) begin
        line_buffer_8_address0 = grp_filter_kernel_Pipeline_VITIS_LOOP_119_10_VITIS_LOOP_120_11_fu_955_line_buffer_8_address0;
    end else if (((icmp_ln99_reg_3558 == 1'd1) & (1'b1 == ap_CS_fsm_state10))) begin
        line_buffer_8_address0 = grp_filter_kernel_Pipeline_shift_lines_VITIS_LOOP_102_8_VITIS_LOOP_103_9_fu_939_line_buffer_8_address0;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        line_buffer_8_address0 = grp_filter_kernel_Pipeline_init_line_buffer_VITIS_LOOP_76_3_VITIS_LOOP_77_4_fu_922_line_buffer_8_address0;
    end else begin
        line_buffer_8_address0 = indvars_iv_next122_cast_fu_1974_p1;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state23)) begin
        line_buffer_8_ce0 = grp_filter_kernel_Pipeline_VITIS_LOOP_119_10_VITIS_LOOP_120_11_fu_955_line_buffer_8_ce0;
    end else if (((icmp_ln99_reg_3558 == 1'd1) & (1'b1 == ap_CS_fsm_state10))) begin
        line_buffer_8_ce0 = grp_filter_kernel_Pipeline_shift_lines_VITIS_LOOP_102_8_VITIS_LOOP_103_9_fu_939_line_buffer_8_ce0;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        line_buffer_8_ce0 = grp_filter_kernel_Pipeline_init_line_buffer_VITIS_LOOP_76_3_VITIS_LOOP_77_4_fu_922_line_buffer_8_ce0;
    end else begin
        line_buffer_8_ce0 = line_buffer_8_ce0_local;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state11)) begin
        line_buffer_8_ce0_local = 1'b1;
    end else begin
        line_buffer_8_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state23)) begin
        line_buffer_8_d0 = grp_filter_kernel_Pipeline_VITIS_LOOP_119_10_VITIS_LOOP_120_11_fu_955_line_buffer_8_d0;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        line_buffer_8_d0 = grp_filter_kernel_Pipeline_init_line_buffer_VITIS_LOOP_76_3_VITIS_LOOP_77_4_fu_922_line_buffer_8_d0;
    end else begin
        line_buffer_8_d0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state23)) begin
        line_buffer_8_we0 = grp_filter_kernel_Pipeline_VITIS_LOOP_119_10_VITIS_LOOP_120_11_fu_955_line_buffer_8_we0;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        line_buffer_8_we0 = grp_filter_kernel_Pipeline_init_line_buffer_VITIS_LOOP_76_3_VITIS_LOOP_77_4_fu_922_line_buffer_8_we0;
    end else begin
        line_buffer_8_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln99_reg_3558 == 1'd1) & (1'b1 == ap_CS_fsm_state10))) begin
        line_buffer_address0 = grp_filter_kernel_Pipeline_shift_lines_VITIS_LOOP_102_8_VITIS_LOOP_103_9_fu_939_line_buffer_address0;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        line_buffer_address0 = grp_filter_kernel_Pipeline_init_line_buffer_VITIS_LOOP_76_3_VITIS_LOOP_77_4_fu_922_line_buffer_address0;
    end else begin
        line_buffer_address0 = indvars_iv_next122_cast_fu_1974_p1;
    end
end

always @ (*) begin
    if (((icmp_ln99_reg_3558 == 1'd1) & (1'b1 == ap_CS_fsm_state10))) begin
        line_buffer_ce0 = grp_filter_kernel_Pipeline_shift_lines_VITIS_LOOP_102_8_VITIS_LOOP_103_9_fu_939_line_buffer_ce0;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        line_buffer_ce0 = grp_filter_kernel_Pipeline_init_line_buffer_VITIS_LOOP_76_3_VITIS_LOOP_77_4_fu_922_line_buffer_ce0;
    end else begin
        line_buffer_ce0 = line_buffer_ce0_local;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state11)) begin
        line_buffer_ce0_local = 1'b1;
    end else begin
        line_buffer_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln99_reg_3558 == 1'd1) & (1'b1 == ap_CS_fsm_state10))) begin
        line_buffer_d0 = grp_filter_kernel_Pipeline_shift_lines_VITIS_LOOP_102_8_VITIS_LOOP_103_9_fu_939_line_buffer_d0;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        line_buffer_d0 = grp_filter_kernel_Pipeline_init_line_buffer_VITIS_LOOP_76_3_VITIS_LOOP_77_4_fu_922_line_buffer_d0;
    end else begin
        line_buffer_d0 = 'bx;
    end
end

always @ (*) begin
    if (((icmp_ln99_reg_3558 == 1'd1) & (1'b1 == ap_CS_fsm_state10))) begin
        line_buffer_we0 = grp_filter_kernel_Pipeline_shift_lines_VITIS_LOOP_102_8_VITIS_LOOP_103_9_fu_939_line_buffer_we0;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        line_buffer_we0 = grp_filter_kernel_Pipeline_init_line_buffer_VITIS_LOOP_76_3_VITIS_LOOP_77_4_fu_922_line_buffer_we0;
    end else begin
        line_buffer_we0 = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_state2 : begin
            ap_NS_fsm = ap_ST_fsm_state3;
        end
        ap_ST_fsm_state3 : begin
            ap_NS_fsm = ap_ST_fsm_state4;
        end
        ap_ST_fsm_state4 : begin
            if (((1'b1 == ap_CS_fsm_state4) & (1'b0 == ap_block_state4_on_subcall_done))) begin
                ap_NS_fsm = ap_ST_fsm_state5;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state4;
            end
        end
        ap_ST_fsm_state5 : begin
            ap_NS_fsm = ap_ST_fsm_state6;
        end
        ap_ST_fsm_state6 : begin
            if (((1'b1 == ap_CS_fsm_state6) & (icmp_ln85_fu_1476_p2 == 1'd0))) begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state7;
            end
        end
        ap_ST_fsm_state7 : begin
            if (((1'b1 == ap_CS_fsm_state7) & (icmp_ln87_fu_1508_p2 == 1'd0))) begin
                ap_NS_fsm = ap_ST_fsm_state6;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state8;
            end
        end
        ap_ST_fsm_state8 : begin
            if (((1'b1 == ap_CS_fsm_state8) & (icmp_ln89_fu_1531_p2 == 1'd1))) begin
                ap_NS_fsm = ap_ST_fsm_state10;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state9;
            end
        end
        ap_ST_fsm_state9 : begin
            if (((1'b1 == ap_CS_fsm_state9) & (icmp_ln91_fu_1609_p2 == 1'd0))) begin
                ap_NS_fsm = ap_ST_fsm_state8;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state9;
            end
        end
        ap_ST_fsm_state10 : begin
            if (((1'b1 == ap_CS_fsm_state10) & (1'b0 == ap_block_state10_on_subcall_done))) begin
                ap_NS_fsm = ap_ST_fsm_state11;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state10;
            end
        end
        ap_ST_fsm_state11 : begin
            if (((1'b1 == ap_CS_fsm_state11) & (icmp_ln114_1_fu_1878_p2 == 1'd0))) begin
                ap_NS_fsm = ap_ST_fsm_state24;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state12;
            end
        end
        ap_ST_fsm_state12 : begin
            ap_NS_fsm = ap_ST_fsm_state13;
        end
        ap_ST_fsm_state13 : begin
            ap_NS_fsm = ap_ST_fsm_state14;
        end
        ap_ST_fsm_state14 : begin
            if (((1'b1 == ap_CS_fsm_state14) & (gmem0_0_ARREADY == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state15;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state14;
            end
        end
        ap_ST_fsm_state15 : begin
            ap_NS_fsm = ap_ST_fsm_state16;
        end
        ap_ST_fsm_state16 : begin
            ap_NS_fsm = ap_ST_fsm_state17;
        end
        ap_ST_fsm_state17 : begin
            ap_NS_fsm = ap_ST_fsm_state18;
        end
        ap_ST_fsm_state18 : begin
            ap_NS_fsm = ap_ST_fsm_state19;
        end
        ap_ST_fsm_state19 : begin
            ap_NS_fsm = ap_ST_fsm_state20;
        end
        ap_ST_fsm_state20 : begin
            ap_NS_fsm = ap_ST_fsm_state21;
        end
        ap_ST_fsm_state21 : begin
            ap_NS_fsm = ap_ST_fsm_state22;
        end
        ap_ST_fsm_state22 : begin
            if (((1'b1 == ap_CS_fsm_state22) & (gmem0_0_RVALID == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state23;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state22;
            end
        end
        ap_ST_fsm_state23 : begin
            if (((1'b1 == ap_CS_fsm_state23) & (grp_filter_kernel_Pipeline_VITIS_LOOP_119_10_VITIS_LOOP_120_11_fu_955_ap_done == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state11;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state23;
            end
        end
        ap_ST_fsm_state24 : begin
            ap_NS_fsm = ap_ST_fsm_state25;
        end
        ap_ST_fsm_state25 : begin
            if (((1'b1 == ap_CS_fsm_state25) & (icmp_ln135_fu_2123_p2 == 1'd0))) begin
                ap_NS_fsm = ap_ST_fsm_state26;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state27;
            end
        end
        ap_ST_fsm_state26 : begin
            if (((1'b1 == ap_CS_fsm_state26) & (icmp_ln136_fu_2175_p2 == 1'd0))) begin
                ap_NS_fsm = ap_ST_fsm_state25;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state26;
            end
        end
        ap_ST_fsm_state27 : begin
            ap_NS_fsm = ap_ST_fsm_state28;
        end
        ap_ST_fsm_state28 : begin
            if (((1'b1 == ap_CS_fsm_state28) & (grp_filter_kernel_Pipeline_VITIS_LOOP_147_14_fu_970_ap_done == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state29;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state28;
            end
        end
        ap_ST_fsm_state29 : begin
            if (((1'd1 == and_ln155_1_fu_2529_p2) & (1'b1 == ap_CS_fsm_state29))) begin
                ap_NS_fsm = ap_ST_fsm_state69;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state30;
            end
        end
        ap_ST_fsm_state30 : begin
            ap_NS_fsm = ap_ST_fsm_state31;
        end
        ap_ST_fsm_state31 : begin
            ap_NS_fsm = ap_ST_fsm_state32;
        end
        ap_ST_fsm_state32 : begin
            if (((1'b1 == ap_CS_fsm_state32) & (1'b0 == ap_block_state32_io))) begin
                ap_NS_fsm = ap_ST_fsm_state33;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state32;
            end
        end
        ap_ST_fsm_state33 : begin
            ap_NS_fsm = ap_ST_fsm_state34;
        end
        ap_ST_fsm_state34 : begin
            ap_NS_fsm = ap_ST_fsm_state35;
        end
        ap_ST_fsm_state35 : begin
            ap_NS_fsm = ap_ST_fsm_state36;
        end
        ap_ST_fsm_state36 : begin
            ap_NS_fsm = ap_ST_fsm_state37;
        end
        ap_ST_fsm_state37 : begin
            ap_NS_fsm = ap_ST_fsm_state38;
        end
        ap_ST_fsm_state38 : begin
            ap_NS_fsm = ap_ST_fsm_state39;
        end
        ap_ST_fsm_state39 : begin
            ap_NS_fsm = ap_ST_fsm_state40;
        end
        ap_ST_fsm_state40 : begin
            if (((1'b1 == ap_CS_fsm_state40) & (1'b0 == ap_block_state40))) begin
                ap_NS_fsm = ap_ST_fsm_state41;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state40;
            end
        end
        ap_ST_fsm_state41 : begin
            if (((cmp2538_reg_3353 == 1'd0) & (1'b1 == ap_CS_fsm_state41))) begin
                ap_NS_fsm = ap_ST_fsm_state44;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state42;
            end
        end
        ap_ST_fsm_state42 : begin
            ap_NS_fsm = ap_ST_fsm_state43;
        end
        ap_ST_fsm_state43 : begin
            if (((1'b1 == ap_CS_fsm_state43) & (grp_filter_kernel_Pipeline_VITIS_LOOP_222_20_fu_1032_ap_done == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state44;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state43;
            end
        end
        ap_ST_fsm_state44 : begin
            if (((1'b1 == ap_CS_fsm_state44) & (gmem1_0_AWREADY == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state45;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state44;
            end
        end
        ap_ST_fsm_state45 : begin
            if (((1'b1 == ap_CS_fsm_state45) & (gmem1_0_WREADY == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state46;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state45;
            end
        end
        ap_ST_fsm_state46 : begin
            ap_NS_fsm = ap_ST_fsm_state47;
        end
        ap_ST_fsm_state47 : begin
            ap_NS_fsm = ap_ST_fsm_state48;
        end
        ap_ST_fsm_state48 : begin
            ap_NS_fsm = ap_ST_fsm_state49;
        end
        ap_ST_fsm_state49 : begin
            ap_NS_fsm = ap_ST_fsm_state50;
        end
        ap_ST_fsm_state50 : begin
            if (((icmp_ln232_reg_4000 == 1'd0) & (1'b1 == ap_CS_fsm_state50) & (gmem1_0_BVALID == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state68;
            end else if (((icmp_ln232_reg_4000 == 1'd1) & (1'b1 == ap_CS_fsm_state50) & (gmem1_0_BVALID == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state51;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state50;
            end
        end
        ap_ST_fsm_state51 : begin
            if (((1'b1 == ap_CS_fsm_state51) & (1'b0 == ap_block_state51_io))) begin
                ap_NS_fsm = ap_ST_fsm_state52;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state51;
            end
        end
        ap_ST_fsm_state52 : begin
            ap_NS_fsm = ap_ST_fsm_state53;
        end
        ap_ST_fsm_state53 : begin
            ap_NS_fsm = ap_ST_fsm_state54;
        end
        ap_ST_fsm_state54 : begin
            ap_NS_fsm = ap_ST_fsm_state55;
        end
        ap_ST_fsm_state55 : begin
            ap_NS_fsm = ap_ST_fsm_state56;
        end
        ap_ST_fsm_state56 : begin
            ap_NS_fsm = ap_ST_fsm_state57;
        end
        ap_ST_fsm_state57 : begin
            ap_NS_fsm = ap_ST_fsm_state58;
        end
        ap_ST_fsm_state58 : begin
            ap_NS_fsm = ap_ST_fsm_state59;
        end
        ap_ST_fsm_state59 : begin
            if (((1'b1 == ap_CS_fsm_state59) & (1'b0 == ap_block_state59))) begin
                ap_NS_fsm = ap_ST_fsm_state60;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state59;
            end
        end
        ap_ST_fsm_state60 : begin
            ap_NS_fsm = ap_ST_fsm_state61;
        end
        ap_ST_fsm_state61 : begin
            if (((1'b1 == ap_CS_fsm_state61) & (grp_filter_kernel_Pipeline_VITIS_LOOP_237_21_fu_1041_ap_done == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state62;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state61;
            end
        end
        ap_ST_fsm_state62 : begin
            if (((1'b1 == ap_CS_fsm_state62) & (gmem1_0_AWREADY == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state63;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state62;
            end
        end
        ap_ST_fsm_state63 : begin
            if (((1'b1 == ap_CS_fsm_state63) & (gmem1_0_WREADY == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state64;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state63;
            end
        end
        ap_ST_fsm_state64 : begin
            ap_NS_fsm = ap_ST_fsm_state65;
        end
        ap_ST_fsm_state65 : begin
            ap_NS_fsm = ap_ST_fsm_state66;
        end
        ap_ST_fsm_state66 : begin
            ap_NS_fsm = ap_ST_fsm_state67;
        end
        ap_ST_fsm_state67 : begin
            ap_NS_fsm = ap_ST_fsm_state68;
        end
        ap_ST_fsm_state68 : begin
            if (((1'b1 == ap_CS_fsm_state68) & (1'b0 == ap_block_state68))) begin
                ap_NS_fsm = ap_ST_fsm_state7;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state68;
            end
        end
        ap_ST_fsm_state69 : begin
            if (((1'b1 == ap_CS_fsm_state69) & (grp_filter_kernel_Pipeline_VITIS_LOOP_160_15_fu_987_ap_done == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state70;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state69;
            end
        end
        ap_ST_fsm_state70 : begin
            ap_NS_fsm = ap_ST_fsm_state71;
        end
        ap_ST_fsm_state71 : begin
            if (((1'b1 == ap_CS_fsm_state71) & (gmem1_0_ARREADY == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state72;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state71;
            end
        end
        ap_ST_fsm_state72 : begin
            ap_NS_fsm = ap_ST_fsm_state73;
        end
        ap_ST_fsm_state73 : begin
            ap_NS_fsm = ap_ST_fsm_state74;
        end
        ap_ST_fsm_state74 : begin
            ap_NS_fsm = ap_ST_fsm_state75;
        end
        ap_ST_fsm_state75 : begin
            ap_NS_fsm = ap_ST_fsm_state76;
        end
        ap_ST_fsm_state76 : begin
            ap_NS_fsm = ap_ST_fsm_state77;
        end
        ap_ST_fsm_state77 : begin
            ap_NS_fsm = ap_ST_fsm_state78;
        end
        ap_ST_fsm_state78 : begin
            ap_NS_fsm = ap_ST_fsm_state79;
        end
        ap_ST_fsm_state79 : begin
            if (((1'b1 == ap_CS_fsm_state79) & (gmem1_0_RVALID == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state80;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state79;
            end
        end
        ap_ST_fsm_state80 : begin
            if (((cmp2538_reg_3353 == 1'd0) & (1'b1 == ap_CS_fsm_state80))) begin
                ap_NS_fsm = ap_ST_fsm_state83;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state81;
            end
        end
        ap_ST_fsm_state81 : begin
            ap_NS_fsm = ap_ST_fsm_state82;
        end
        ap_ST_fsm_state82 : begin
            if (((1'b1 == ap_CS_fsm_state82) & (grp_filter_kernel_Pipeline_VITIS_LOOP_188_18_fu_1049_ap_done == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state83;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state82;
            end
        end
        ap_ST_fsm_state83 : begin
            if (((1'b1 == ap_CS_fsm_state83) & (gmem1_0_AWREADY == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state84;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state83;
            end
        end
        ap_ST_fsm_state84 : begin
            if (((1'b1 == ap_CS_fsm_state84) & (gmem1_0_WREADY == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state85;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state84;
            end
        end
        ap_ST_fsm_state85 : begin
            ap_NS_fsm = ap_ST_fsm_state86;
        end
        ap_ST_fsm_state86 : begin
            ap_NS_fsm = ap_ST_fsm_state87;
        end
        ap_ST_fsm_state87 : begin
            ap_NS_fsm = ap_ST_fsm_state88;
        end
        ap_ST_fsm_state88 : begin
            ap_NS_fsm = ap_ST_fsm_state89;
        end
        ap_ST_fsm_state89 : begin
            if (((icmp_ln200_reg_4116 == 1'd1) & (1'b1 == ap_CS_fsm_state89) & (gmem1_0_BVALID == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state90;
            end else if (((icmp_ln200_reg_4116 == 1'd0) & (1'b1 == ap_CS_fsm_state89) & (gmem1_0_BVALID == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state68;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state89;
            end
        end
        ap_ST_fsm_state90 : begin
            if (((1'b1 == ap_CS_fsm_state90) & (gmem1_0_ARREADY == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state91;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state90;
            end
        end
        ap_ST_fsm_state91 : begin
            ap_NS_fsm = ap_ST_fsm_state92;
        end
        ap_ST_fsm_state92 : begin
            ap_NS_fsm = ap_ST_fsm_state93;
        end
        ap_ST_fsm_state93 : begin
            ap_NS_fsm = ap_ST_fsm_state94;
        end
        ap_ST_fsm_state94 : begin
            ap_NS_fsm = ap_ST_fsm_state95;
        end
        ap_ST_fsm_state95 : begin
            ap_NS_fsm = ap_ST_fsm_state96;
        end
        ap_ST_fsm_state96 : begin
            ap_NS_fsm = ap_ST_fsm_state97;
        end
        ap_ST_fsm_state97 : begin
            ap_NS_fsm = ap_ST_fsm_state98;
        end
        ap_ST_fsm_state98 : begin
            if (((1'b1 == ap_CS_fsm_state98) & (gmem1_0_RVALID == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state99;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state98;
            end
        end
        ap_ST_fsm_state99 : begin
            ap_NS_fsm = ap_ST_fsm_state100;
        end
        ap_ST_fsm_state100 : begin
            if (((1'b1 == ap_CS_fsm_state100) & (grp_filter_kernel_Pipeline_VITIS_LOOP_204_19_fu_1060_ap_done == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state101;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state100;
            end
        end
        ap_ST_fsm_state101 : begin
            if (((1'b1 == ap_CS_fsm_state101) & (gmem1_0_AWREADY == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state102;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state101;
            end
        end
        ap_ST_fsm_state102 : begin
            if (((1'b1 == ap_CS_fsm_state102) & (gmem1_0_WREADY == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state103;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state102;
            end
        end
        ap_ST_fsm_state103 : begin
            ap_NS_fsm = ap_ST_fsm_state104;
        end
        ap_ST_fsm_state104 : begin
            ap_NS_fsm = ap_ST_fsm_state105;
        end
        ap_ST_fsm_state105 : begin
            ap_NS_fsm = ap_ST_fsm_state106;
        end
        ap_ST_fsm_state106 : begin
            ap_NS_fsm = ap_ST_fsm_state68;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign add_ln114_1_fu_1948_p2 = ($signed(sext_ln85_reg_3445) + $signed(indvars_iv5_reg_853));

assign add_ln114_2_fu_1953_p2 = ($signed(sext_ln85_1_reg_3450) + $signed(phi_ln114_1_reg_842));

assign add_ln114_3_fu_1958_p2 = ($signed(tripcount_iv_reg_820) + $signed(32'd4294967280));

assign add_ln114_4_fu_1964_p2 = ($signed(phi_ln114_reg_809) + $signed(32'd4294967280));

assign add_ln114_fu_1942_p2 = (j_1_reg_831 + 32'd16);

assign add_ln115_fu_1931_p2 = (j_1_reg_831 + phi_mul_load_reg_3477);

assign add_ln116_fu_2086_p2 = ($signed(sext_ln116_fu_2082_p1) + $signed(input_image_read_reg_3114));

assign add_ln119_2_fu_2005_p2 = ($signed(sext_ln114_reg_3570) + $signed(zext_ln114_1_fu_1986_p1));

assign add_ln119_fu_1936_p2 = (phi_ln114_reg_809 + zext_ln114_2_fu_1903_p1);

assign add_ln135_fu_2129_p2 = (i_2_reg_864 + 2'd1);

assign add_ln136_fu_2180_p2 = (k_5_reg_876 + 31'd1);

assign add_ln186_fu_2849_p2 = ($signed(sext_ln186_fu_2845_p1) + $signed(output_image_read_reg_3106));

assign add_ln188_cast_fu_2902_p1 = add_ln188_fu_2892_p2;

assign add_ln188_fu_2892_p2 = ($signed(sext_ln188_fu_2889_p1) + $signed(6'd48));

assign add_ln200_fu_2927_p2 = ($signed(sext_ln183_reg_4098) + $signed(channels_read_reg_3067));

assign add_ln202_1_fu_2958_p2 = ($signed(sext_ln202_fu_2954_p1) + $signed(output_image_read_reg_3106));

assign add_ln202_fu_2941_p2 = ($signed(sext_ln182_reg_4093) + $signed(29'd1));

assign add_ln219_fu_2617_p2 = ($signed(sext_ln219_fu_2613_p1) + $signed(input_image_read_reg_3114));

assign add_ln220_fu_2632_p2 = ($signed(sext_ln219_fu_2613_p1) + $signed(output_image_read_reg_3106));

assign add_ln222_cast80_fu_2682_p1 = add_ln222_fu_2676_p2;

assign add_ln222_fu_2676_p2 = ($signed(sext_ln217_1_fu_2673_p1) + $signed(6'd48));

assign add_ln232_fu_2711_p2 = ($signed(sext_ln217_reg_3982) + $signed(channels_read_reg_3067));

assign add_ln234_1_fu_2742_p2 = ($signed(sext_ln234_fu_2738_p1) + $signed(input_image_read_reg_3114));

assign add_ln234_fu_2725_p2 = ($signed(sext_ln216_reg_3977) + $signed(29'd1));

assign add_ln235_fu_2757_p2 = ($signed(sext_ln234_fu_2738_p1) + $signed(output_image_read_reg_3106));

assign add_ln85_1_fu_1467_p2 = ($signed(phi_mul_fu_236) + $signed(width_read_reg_3092));

assign add_ln85_fu_1481_p2 = (row_fu_240 + 31'd1);

assign add_ln89_1_fu_1537_p2 = (indvar_flatten55_reg_765 + 3'd1);

assign add_ln89_fu_1547_p2 = (i_reg_776 + 2'd1);

assign add_ln91_fu_1614_p2 = (k_1_reg_798 + 2'd1);

assign and_ln155_1_fu_2529_p2 = (and_ln155_reg_3501 & and_ln155_2_fu_2524_p2);

assign and_ln155_2_fu_2524_p2 = (icmp_ln155_fu_2518_p2 & cmp193_reg_3632);

assign and_ln155_fu_1498_p2 = (cmp237_fu_1492_p2 & cmp155_fu_1487_p2);

assign and_ln89_fu_1565_p2 = (xor_ln89_fu_1559_p2 & trunc_ln89_fu_1543_p1);

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_state10 = ap_CS_fsm[32'd9];

assign ap_CS_fsm_state100 = ap_CS_fsm[32'd99];

assign ap_CS_fsm_state101 = ap_CS_fsm[32'd100];

assign ap_CS_fsm_state102 = ap_CS_fsm[32'd101];

assign ap_CS_fsm_state11 = ap_CS_fsm[32'd10];

assign ap_CS_fsm_state12 = ap_CS_fsm[32'd11];

assign ap_CS_fsm_state13 = ap_CS_fsm[32'd12];

assign ap_CS_fsm_state14 = ap_CS_fsm[32'd13];

assign ap_CS_fsm_state19 = ap_CS_fsm[32'd18];

assign ap_CS_fsm_state2 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_state21 = ap_CS_fsm[32'd20];

assign ap_CS_fsm_state22 = ap_CS_fsm[32'd21];

assign ap_CS_fsm_state23 = ap_CS_fsm[32'd22];

assign ap_CS_fsm_state24 = ap_CS_fsm[32'd23];

assign ap_CS_fsm_state25 = ap_CS_fsm[32'd24];

assign ap_CS_fsm_state26 = ap_CS_fsm[32'd25];

assign ap_CS_fsm_state27 = ap_CS_fsm[32'd26];

assign ap_CS_fsm_state28 = ap_CS_fsm[32'd27];

assign ap_CS_fsm_state29 = ap_CS_fsm[32'd28];

assign ap_CS_fsm_state3 = ap_CS_fsm[32'd2];

assign ap_CS_fsm_state30 = ap_CS_fsm[32'd29];

assign ap_CS_fsm_state31 = ap_CS_fsm[32'd30];

assign ap_CS_fsm_state32 = ap_CS_fsm[32'd31];

assign ap_CS_fsm_state4 = ap_CS_fsm[32'd3];

assign ap_CS_fsm_state40 = ap_CS_fsm[32'd39];

assign ap_CS_fsm_state41 = ap_CS_fsm[32'd40];

assign ap_CS_fsm_state42 = ap_CS_fsm[32'd41];

assign ap_CS_fsm_state43 = ap_CS_fsm[32'd42];

assign ap_CS_fsm_state44 = ap_CS_fsm[32'd43];

assign ap_CS_fsm_state45 = ap_CS_fsm[32'd44];

assign ap_CS_fsm_state5 = ap_CS_fsm[32'd4];

assign ap_CS_fsm_state50 = ap_CS_fsm[32'd49];

assign ap_CS_fsm_state51 = ap_CS_fsm[32'd50];

assign ap_CS_fsm_state59 = ap_CS_fsm[32'd58];

assign ap_CS_fsm_state6 = ap_CS_fsm[32'd5];

assign ap_CS_fsm_state60 = ap_CS_fsm[32'd59];

assign ap_CS_fsm_state61 = ap_CS_fsm[32'd60];

assign ap_CS_fsm_state62 = ap_CS_fsm[32'd61];

assign ap_CS_fsm_state63 = ap_CS_fsm[32'd62];

assign ap_CS_fsm_state68 = ap_CS_fsm[32'd67];

assign ap_CS_fsm_state69 = ap_CS_fsm[32'd68];

assign ap_CS_fsm_state7 = ap_CS_fsm[32'd6];

assign ap_CS_fsm_state70 = ap_CS_fsm[32'd69];

assign ap_CS_fsm_state71 = ap_CS_fsm[32'd70];

assign ap_CS_fsm_state79 = ap_CS_fsm[32'd78];

assign ap_CS_fsm_state8 = ap_CS_fsm[32'd7];

assign ap_CS_fsm_state80 = ap_CS_fsm[32'd79];

assign ap_CS_fsm_state81 = ap_CS_fsm[32'd80];

assign ap_CS_fsm_state82 = ap_CS_fsm[32'd81];

assign ap_CS_fsm_state83 = ap_CS_fsm[32'd82];

assign ap_CS_fsm_state84 = ap_CS_fsm[32'd83];

assign ap_CS_fsm_state89 = ap_CS_fsm[32'd88];

assign ap_CS_fsm_state9 = ap_CS_fsm[32'd8];

assign ap_CS_fsm_state90 = ap_CS_fsm[32'd89];

assign ap_CS_fsm_state98 = ap_CS_fsm[32'd97];

assign ap_CS_fsm_state99 = ap_CS_fsm[32'd98];

always @ (*) begin
    ap_block_state10_on_subcall_done = ((grp_filter_kernel_Pipeline_shift_lines_VITIS_LOOP_102_8_VITIS_LOOP_103_9_fu_939_ap_done == 1'b0) & (icmp_ln99_reg_3558 == 1'd1));
end

always @ (*) begin
    ap_block_state32_io = ((gmem1_0_ARREADY == 1'b0) | (gmem0_0_ARREADY == 1'b0));
end

always @ (*) begin
    ap_block_state40 = ((gmem1_0_RVALID == 1'b0) | (gmem0_0_RVALID == 1'b0));
end

always @ (*) begin
    ap_block_state4_on_subcall_done = ((grp_filter_kernel_Pipeline_init_line_buffer_VITIS_LOOP_76_3_VITIS_LOOP_77_4_fu_922_ap_done == 1'b0) | (grp_filter_kernel_Pipeline_VITIS_LOOP_48_1_fu_907_ap_done == 1'b0));
end

always @ (*) begin
    ap_block_state51_io = ((gmem1_0_ARREADY == 1'b0) | (gmem0_0_ARREADY == 1'b0));
end

always @ (*) begin
    ap_block_state59 = ((gmem1_0_RVALID == 1'b0) | (gmem0_0_RVALID == 1'b0));
end

always @ (*) begin
    ap_block_state68 = (((ap_predicate_op725_writeresp_state68 == 1'b1) & (gmem1_0_BVALID == 1'b0)) | ((ap_predicate_op722_writeresp_state68 == 1'b1) & (gmem1_0_BVALID == 1'b0)));
end

assign ap_phi_mux_k_1_phi_fu_802_p4 = k_1_reg_798;

always @ (*) begin
    ap_predicate_op722_writeresp_state68 = ((icmp_ln232_reg_4000 == 1'd1) & (1'd0 == and_ln155_1_reg_3814));
end

always @ (*) begin
    ap_predicate_op725_writeresp_state68 = ((icmp_ln200_reg_4116 == 1'd1) & (1'd1 == and_ln155_1_reg_3814));
end

always @ (*) begin
    ap_rst_n_inv = ~ap_rst_n;
end

assign axie4_idx_1_fu_2806_p3 = ((tmp_16_reg_4042[0:0] == 1'b1) ? grp_fu_1245_p2 : reg_1225);

assign axie4_idx_fu_2574_p3 = ((tmp_19_reg_3920[0:0] == 1'b1) ? grp_fu_1245_p2 : reg_1225);

assign bound67_fu_1074_p0 = bound67_fu_1074_p00;

assign bound67_fu_1074_p00 = $unsigned(width_read_reg_3092);

assign bound67_fu_1074_p1 = bound67_fu_1074_p10;

assign bound67_fu_1074_p10 = smax26_reg_3364;

assign byte_offset_1_fu_2830_p3 = ((tmp_16_reg_4042[0:0] == 1'b1) ? sub_ln183_fu_2824_p2 : zext_ln183_fu_2813_p1);

assign byte_offset_fu_2598_p3 = ((tmp_19_reg_3920[0:0] == 1'b1) ? sub_ln217_fu_2592_p2 : zext_ln217_fu_2581_p1);

assign cmp155_fu_1487_p2 = (($signed(zext_ln85_fu_1472_p1) < $signed(sub_reg_3415)) ? 1'b1 : 1'b0);

assign cmp193_fu_1970_p2 = (($signed(zext_ln87_1_reg_3506) < $signed(sub192_reg_3420)) ? 1'b1 : 1'b0);

assign cmp237_fu_1492_p2 = ((row_fu_240 != 31'd0) ? 1'b1 : 1'b0);

assign cmp2538_fu_1259_p0 = channels;

assign cmp2538_fu_1259_p2 = (($signed(cmp2538_fu_1259_p0) > $signed(32'd0)) ? 1'b1 : 1'b0);

assign cond292_fu_1593_p2 = (j_1_cast_not_fu_1587_p2 | icmp_ln90_fu_1553_p2);

assign empty_49_fu_1255_p0 = width;

assign empty_49_fu_1255_p1 = empty_49_fu_1255_p0[30:0];

assign empty_50_fu_1265_p0 = width;

assign empty_50_fu_1265_p2 = (($signed(empty_50_fu_1265_p0) > $signed(32'd0)) ? 1'b1 : 1'b0);

assign empty_52_fu_2032_p2 = ((sub_ln114_reg_3588 > sub_ln85_3_cast_reg_3471) ? 1'b1 : 1'b0);

assign empty_53_fu_2359_p2 = (trunc_ln136_fu_2186_p1 | i_2_reg_864);

assign empty_54_fu_2383_p2 = ((tmp_23_fu_2375_p3 == 31'd0) ? 1'b1 : 1'b0);

assign empty_55_fu_2898_p1 = add_ln188_fu_2892_p2[4:0];

assign empty_56_fu_2906_p2 = ((add_ln188_cast_fu_2902_p1 < sub_ln85_1_reg_3435) ? 1'b1 : 1'b0);

assign empty_57_fu_2686_p1 = add_ln222_fu_2676_p2[4:0];

assign empty_58_fu_2690_p2 = ((add_ln222_cast80_fu_2682_p1 < sub_ln85_reg_3425) ? 1'b1 : 1'b0);

assign empty_fu_1251_p0 = channels;

assign empty_fu_1251_p1 = empty_fu_1251_p0[30:0];

assign gmem0_0_ARLEN = 64'd1;

assign gmem1_0_ARLEN = 64'd1;

assign gmem1_0_AWLEN = 64'd1;

assign grp_filter_kernel_Pipeline_VITIS_LOOP_119_10_VITIS_LOOP_120_11_fu_955_ap_start = grp_filter_kernel_Pipeline_VITIS_LOOP_119_10_VITIS_LOOP_120_11_fu_955_ap_start_reg;

assign grp_filter_kernel_Pipeline_VITIS_LOOP_147_14_fu_970_ap_start = grp_filter_kernel_Pipeline_VITIS_LOOP_147_14_fu_970_ap_start_reg;

assign grp_filter_kernel_Pipeline_VITIS_LOOP_160_15_fu_987_ap_start = grp_filter_kernel_Pipeline_VITIS_LOOP_160_15_fu_987_ap_start_reg;

assign grp_filter_kernel_Pipeline_VITIS_LOOP_188_18_fu_1049_ap_start = grp_filter_kernel_Pipeline_VITIS_LOOP_188_18_fu_1049_ap_start_reg;

assign grp_filter_kernel_Pipeline_VITIS_LOOP_204_19_fu_1060_ap_start = grp_filter_kernel_Pipeline_VITIS_LOOP_204_19_fu_1060_ap_start_reg;

assign grp_filter_kernel_Pipeline_VITIS_LOOP_222_20_fu_1032_ap_start = grp_filter_kernel_Pipeline_VITIS_LOOP_222_20_fu_1032_ap_start_reg;

assign grp_filter_kernel_Pipeline_VITIS_LOOP_237_21_fu_1041_ap_start = grp_filter_kernel_Pipeline_VITIS_LOOP_237_21_fu_1041_ap_start_reg;

assign grp_filter_kernel_Pipeline_VITIS_LOOP_48_1_fu_907_ap_start = grp_filter_kernel_Pipeline_VITIS_LOOP_48_1_fu_907_ap_start_reg;

assign grp_filter_kernel_Pipeline_init_line_buffer_VITIS_LOOP_76_3_VITIS_LOOP_77_4_fu_922_ap_start = grp_filter_kernel_Pipeline_init_line_buffer_VITIS_LOOP_76_3_VITIS_LOOP_77_4_fu_922_ap_start_reg;

assign grp_filter_kernel_Pipeline_shift_lines_VITIS_LOOP_102_8_VITIS_LOOP_103_9_fu_939_ap_start = grp_filter_kernel_Pipeline_shift_lines_VITIS_LOOP_102_8_VITIS_LOOP_103_9_fu_939_ap_start_reg;

assign grp_fu_1082_p0 = grp_fu_1082_p00;

assign grp_fu_1082_p00 = $unsigned(sext_ln114_1_fu_2111_p1);

assign grp_fu_1082_p1 = grp_fu_1082_p10;

assign grp_fu_1082_p10 = xor_ln119_reg_3693;

assign grp_fu_1161_p2 = (zext_ln87_1_reg_3506 + phi_mul_load_reg_3477);

assign grp_fu_1229_p2 = (32'd0 - reg_1183);

assign grp_fu_1235_p4 = {{grp_fu_1229_p2[31:4]}};

assign grp_fu_1245_p2 = (28'd0 - grp_fu_1235_p4);

assign icmp_ln114_1_fu_1878_p2 = (($signed(zext_ln114_fu_1874_p1) < $signed(sext_ln75_1_reg_3409)) ? 1'b1 : 1'b0);

assign icmp_ln114_2_fu_1907_p2 = (($signed(phi_ln114_1_reg_842) > $signed(63'd16)) ? 1'b1 : 1'b0);

assign icmp_ln114_3_fu_1989_p2 = ((sub_ln114_reg_3588 > sext_ln85_2_reg_3455) ? 1'b1 : 1'b0);

assign icmp_ln114_4_fu_2010_p2 = ((add_ln119_reg_3601 > 32'd16) ? 1'b1 : 1'b0);

assign icmp_ln114_fu_1891_p2 = (($signed(zext_ln114_fu_1874_p1) > $signed(sext_ln75_1_reg_3409)) ? 1'b1 : 1'b0);

assign icmp_ln135_fu_2123_p2 = ((i_2_reg_864 == 2'd3) ? 1'b1 : 1'b0);

assign icmp_ln136_fu_2175_p2 = (($signed(zext_ln136_fu_2171_p1) < $signed(channels_read_reg_3067)) ? 1'b1 : 1'b0);

assign icmp_ln155_fu_2518_p2 = ((col_reg_753 != 31'd0) ? 1'b1 : 1'b0);

assign icmp_ln200_fu_2935_p2 = (($signed(add_ln200_fu_2927_p2) > $signed(32'd16)) ? 1'b1 : 1'b0);

assign icmp_ln232_fu_2719_p2 = (($signed(add_ln232_fu_2711_p2) > $signed(32'd16)) ? 1'b1 : 1'b0);

assign icmp_ln85_fu_1476_p2 = (($signed(zext_ln85_fu_1472_p1) < $signed(height_read_reg_3086)) ? 1'b1 : 1'b0);

assign icmp_ln87_fu_1508_p2 = (($signed(zext_ln87_1_fu_1504_p1) < $signed(width_read_reg_3092)) ? 1'b1 : 1'b0);

assign icmp_ln89_fu_1531_p2 = ((indvar_flatten55_reg_765 == 3'd6) ? 1'b1 : 1'b0);

assign icmp_ln90_fu_1553_p2 = ((j_reg_787 == 2'd2) ? 1'b1 : 1'b0);

assign icmp_ln91_fu_1609_p2 = (($signed(zext_ln91_fu_1605_p1) < $signed(channels_read_reg_3067)) ? 1'b1 : 1'b0);

assign icmp_ln99_fu_1599_p2 = ((col_reg_753 == 31'd0) ? 1'b1 : 1'b0);

assign indvars_iv_next122_cast_fu_1974_p1 = indvars_iv_next122_reg_3515;

assign indvars_iv_next122_fu_1513_p2 = (col_reg_753 + 31'd1);

assign indvars_iv_next62_fu_1579_p3 = ((and_ln89_fu_1565_p2[0:0] == 1'b1) ? 2'd2 : 2'd1);

assign j_1_cast_not_fu_1587_p2 = (trunc_ln89_fu_1543_p1 ^ 1'd1);

assign mul_ln58_fu_1070_p0 = mul_ln58_fu_1070_p00;

assign mul_ln58_fu_1070_p00 = smax_fu_1289_p3;

assign mul_ln58_fu_1070_p1 = mul_ln58_fu_1070_p10;

assign mul_ln58_fu_1070_p10 = smax26_reg_3364;

assign p_shl_fu_1307_p3 = {{mul_ln58_reg_3370}, {2'd0}};

assign remaining_channels_1_fu_2983_p2 = ($signed(trunc_ln200_reg_4111) + $signed(31'd2147483632));

assign remaining_channels_fu_2792_p2 = ($signed(trunc_ln232_reg_3995) + $signed(31'd2147483632));

assign sel_tmp11_fu_2153_p2 = ((i_2_reg_864 != 2'd0) ? 1'b1 : 1'b0);

assign sel_tmp12_fu_2159_p2 = ((i_2_reg_864 != 2'd1) ? 1'b1 : 1'b0);

assign sel_tmp13_fu_2165_p2 = (sel_tmp12_fu_2159_p2 & sel_tmp11_fu_2153_p2);

assign sel_tmp14_fu_2302_p2 = (sel_tmp2_fu_2271_p2 & sel_tmp13_reg_3785);

assign sel_tmp1_fu_2141_p2 = ((i_2_reg_864 == 2'd1) ? 1'b1 : 1'b0);

assign sel_tmp22_fu_2315_p2 = (sel_tmp3_fu_2277_p2 & sel_tmp13_reg_3785);

assign sel_tmp27_fu_2328_p2 = ((k_5_reg_876 != 31'd0) ? 1'b1 : 1'b0);

assign sel_tmp29_fu_2334_p2 = ((k_5_reg_876 != 31'd1) ? 1'b1 : 1'b0);

assign sel_tmp2_fu_2271_p2 = ((k_5_reg_876 == 31'd0) ? 1'b1 : 1'b0);

assign sel_tmp30_fu_2346_p2 = (tmp62_fu_2340_p2 & sel_tmp_reg_3767);

assign sel_tmp38_fu_2397_p2 = (sel_tmp_reg_3767 & sel_tmp3_fu_2277_p2);

assign sel_tmp3_fu_2277_p2 = ((k_5_reg_876 == 31'd1) ? 1'b1 : 1'b0);

assign sel_tmp46_fu_2410_p2 = (tmp62_fu_2340_p2 & sel_tmp1_reg_3773);

assign sel_tmp50_fu_2423_p2 = (sel_tmp2_fu_2271_p2 & sel_tmp1_reg_3773);

assign sel_tmp54_fu_2436_p2 = (sel_tmp3_fu_2277_p2 & sel_tmp1_reg_3773);

assign sel_tmp6_fu_2289_p2 = (tmp61_fu_2283_p2 | tmp60_reg_3780);

assign sel_tmp_fu_2135_p2 = ((i_2_reg_864 == 2'd0) ? 1'b1 : 1'b0);

assign select_ln114_1_fu_1913_p3 = ((icmp_ln114_2_fu_1907_p2[0:0] == 1'b1) ? trunc_ln114_1_fu_1887_p1 : 62'd16);

assign select_ln114_2_fu_1993_p3 = ((icmp_ln114_3_fu_1989_p2[0:0] == 1'b1) ? sub_ln114_reg_3588 : sext_ln85_2_reg_3455);

assign select_ln114_3_fu_2015_p3 = ((icmp_ln114_4_fu_2010_p2[0:0] == 1'b1) ? add_ln119_reg_3601 : 32'd16);

assign select_ln114_fu_1896_p3 = ((icmp_ln114_fu_1891_p2[0:0] == 1'b1) ? trunc_ln114_fu_1883_p1 : empty_49_reg_3121);

assign select_ln115_fu_2066_p3 = ((tmp_14_fu_2048_p3[0:0] == 1'b1) ? grp_fu_1245_p2 : tmp_15_fu_2056_p4);

assign select_ln85_fu_1407_p3 = ((cmp2538_reg_3353[0:0] == 1'b1) ? xor_ln85_fu_1402_p2 : 32'd4294967295);

assign select_ln89_1_fu_1571_p3 = ((icmp_ln90_fu_1553_p2[0:0] == 1'b1) ? add_ln89_fu_1547_p2 : i_reg_776);

assign sext_ln114_1_fu_2111_p1 = $signed(sub_ln119_reg_3688);

assign sext_ln114_fu_1870_p1 = tripcount_iv_reg_820;

assign sext_ln116_1_fu_2101_p1 = $signed(trunc_ln3_reg_3698);

assign sext_ln116_fu_2082_p1 = $signed(shl_ln1_fu_2074_p3);

assign sext_ln119_fu_2022_p1 = $signed(select_ln114_3_fu_2015_p3);

assign sext_ln182_fu_2883_p1 = axie4_idx_1_reg_4053;

assign sext_ln183_fu_2886_p1 = $signed(byte_offset_1_reg_4058);

assign sext_ln186_1_fu_2864_p1 = $signed(trunc_ln_reg_4066);

assign sext_ln186_fu_2845_p1 = $signed(shl_ln4_fu_2837_p3);

assign sext_ln188_fu_2889_p1 = $signed(byte_offset_1_reg_4058);

assign sext_ln202_1_fu_2973_p1 = $signed(trunc_ln2_reg_4120);

assign sext_ln202_fu_2954_p1 = $signed(shl_ln8_fu_2946_p3);

assign sext_ln216_fu_2667_p1 = axie4_idx_reg_3931;

assign sext_ln217_1_fu_2673_p1 = $signed(byte_offset_reg_3936);

assign sext_ln217_fu_2670_p1 = $signed(byte_offset_reg_3936);

assign sext_ln219_1_fu_2647_p1 = $signed(trunc_ln9_reg_3943);

assign sext_ln219_fu_2613_p1 = $signed(shl_ln3_fu_2605_p3);

assign sext_ln220_fu_2657_p1 = $signed(trunc_ln1_reg_3948);

assign sext_ln234_1_fu_2772_p1 = $signed(trunc_ln4_reg_4004);

assign sext_ln234_fu_2738_p1 = $signed(shl_ln7_fu_2730_p3);

assign sext_ln235_fu_2782_p1 = $signed(trunc_ln5_reg_4009);

assign sext_ln75_1_fu_1351_p1 = width_read_reg_3092;

assign sext_ln75_fu_1348_p1 = channels_read_reg_3067;

assign sext_ln85_1_fu_1398_p1 = shl_ln_fu_1387_p3;

assign sext_ln85_2_fu_1414_p1 = $signed(select_ln85_fu_1407_p3);

assign sext_ln85_fu_1394_p1 = shl_ln_fu_1387_p3;

assign shl_ln1_fu_2074_p3 = {{select_ln115_fu_2066_p3}, {4'd0}};

assign shl_ln3_fu_2605_p3 = {{axie4_idx_fu_2574_p3}, {4'd0}};

assign shl_ln4_fu_2837_p3 = {{axie4_idx_1_fu_2806_p3}, {4'd0}};

assign shl_ln7_fu_2730_p3 = {{add_ln234_fu_2725_p2}, {4'd0}};

assign shl_ln8_fu_2946_p3 = {{add_ln202_fu_2941_p2}, {4'd0}};

assign shl_ln_fu_1387_p3 = {{channels_read_reg_3067}, {4'd0}};

assign smax105_fu_1443_p3 = ((tmp_13_fu_1435_p3[0:0] == 1'b1) ? 32'd4294967295 : xor_ln85_fu_1402_p2);

assign smax26_fu_1271_p3 = ((cmp2538_fu_1259_p2[0:0] == 1'b1) ? empty_fu_1251_p1 : 31'd0);

assign smax_fu_1289_p3 = ((empty_50_reg_3359[0:0] == 1'b1) ? empty_49_reg_3121 : 31'd0);

assign storemerge325_fu_2441_p3 = ((sel_tmp54_fu_2436_p2[0:0] == 1'b1) ? storemerge_fu_2264_p3 : window_16_0129_fu_260);

assign storemerge328_fu_2428_p3 = ((sel_tmp50_fu_2423_p2[0:0] == 1'b1) ? storemerge_fu_2264_p3 : window_15_0128_fu_256);

assign storemerge331_fu_2415_p3 = ((sel_tmp46_fu_2410_p2[0:0] == 1'b1) ? storemerge_fu_2264_p3 : window_17_0130_fu_264);

assign storemerge335_fu_2402_p3 = ((sel_tmp38_fu_2397_p2[0:0] == 1'b1) ? storemerge_fu_2264_p3 : window_7_0126_fu_248);

assign storemerge338_fu_2389_p3 = ((empty_54_fu_2383_p2[0:0] == 1'b1) ? storemerge_fu_2264_p3 : window_6_0125_fu_244);

assign storemerge341_fu_2351_p3 = ((sel_tmp30_fu_2346_p2[0:0] == 1'b1) ? storemerge_fu_2264_p3 : window_8_0127_fu_252);

assign storemerge343_fu_2320_p3 = ((sel_tmp22_fu_2315_p2[0:0] == 1'b1) ? storemerge_fu_2264_p3 : window_25_0132_fu_272);

assign storemerge346_fu_2307_p3 = ((sel_tmp14_fu_2302_p2[0:0] == 1'b1) ? storemerge_fu_2264_p3 : window_24_0131_fu_268);

assign storemerge349_fu_2294_p3 = ((sel_tmp6_fu_2289_p2[0:0] == 1'b1) ? window_26_0133_fu_276 : storemerge_fu_2264_p3);

assign storemerge_fu_2264_p3 = ((cmp193_reg_3632[0:0] == 1'b1) ? tmp_11_fu_2244_p9 : 8'd0);

assign sub192_fu_1363_p2 = ($signed(width_read_reg_3092) + $signed(32'd4294967295));

assign sub342_fu_2989_p2 = ($signed(5'd16) - $signed(byte_offset_1_reg_4058));

assign sub_fu_1358_p2 = ($signed(height_read_reg_3086) + $signed(32'd4294967295));

assign sub_ln114_fu_1925_p2 = (indvars_iv5_reg_853 - zext_ln114_3_fu_1921_p1);

assign sub_ln119_fu_2026_p2 = ($signed(add_ln119_2_fu_2005_p2) - $signed(sext_ln119_fu_2022_p1));

assign sub_ln183_fu_2824_p2 = (5'd0 - zext_ln183_1_fu_2820_p1);

assign sub_ln188_fu_2918_p2 = (5'd0 - umax1_fu_2911_p3);

assign sub_ln217_fu_2592_p2 = (5'd0 - zext_ln217_1_fu_2588_p1);

assign sub_ln222_fu_2702_p2 = (5'd0 - umax_fu_2695_p3);

assign sub_ln58_fu_1314_p2 = (p_shl_fu_1307_p3 - zext_ln58_3_fu_1304_p1);

assign sub_ln85_1_fu_1377_p2 = ($signed(33'd0) - $signed(sext_ln75_fu_1348_p1));

assign sub_ln85_2_fu_1430_p2 = ($signed(32'd4294967294) - $signed(channels_read_reg_3067));

assign sub_ln85_3_cast_fu_1457_p1 = $signed(sub_ln85_3_fu_1451_p2);

assign sub_ln85_3_fu_1451_p2 = (sub_ln85_2_fu_1430_p2 - smax105_fu_1443_p3);

assign sub_ln85_fu_1368_p2 = ($signed(32'd0) - $signed(channels_read_reg_3067));

assign tmp60_fu_2147_p2 = (sel_tmp_fu_2135_p2 | sel_tmp1_fu_2141_p2);

assign tmp61_fu_2283_p2 = (sel_tmp3_fu_2277_p2 | sel_tmp2_fu_2271_p2);

assign tmp62_fu_2340_p2 = (sel_tmp29_fu_2334_p2 & sel_tmp27_fu_2328_p2);

assign tmp_10_fu_2227_p7 = 'bx;

assign tmp_11_fu_2244_p7 = 'bx;

assign tmp_13_fu_1435_p3 = xor_ln85_fu_1402_p2[32'd31];

assign tmp_14_fu_2048_p3 = reg_1183[32'd31];

assign tmp_15_fu_2056_p4 = {{reg_1183[31:4]}};

assign tmp_1_fu_1640_p7 = 'bx;

assign tmp_22_fu_2365_p4 = {{k_5_reg_876[30:2]}};

assign tmp_23_fu_2375_p3 = {{tmp_22_fu_2365_p4}, {empty_53_fu_2359_p2}};

assign tmp_3_fu_1667_p7 = 'bx;

assign tmp_4_fu_1687_p7 = 'bx;

assign tmp_5_fu_2190_p7 = 'bx;

assign tmp_6_fu_1714_p7 = 'bx;

assign tmp_7_fu_1734_p7 = 'bx;

assign tmp_8_fu_2207_p7 = 'bx;

assign tmp_fu_1620_p7 = 'bx;

assign tmp_s_fu_1422_p3 = {{bound67_fu_1074_p2}, {1'd0}};

assign trunc_ln114_1_fu_1887_p1 = phi_ln114_1_reg_842[61:0];

assign trunc_ln114_fu_1883_p1 = j_1_reg_831[30:0];

assign trunc_ln136_fu_2186_p1 = k_5_reg_876[1:0];

assign trunc_ln183_1_fu_2816_p1 = grp_fu_1229_p2[3:0];

assign trunc_ln183_fu_2802_p1 = grp_fu_1078_p2[3:0];

assign trunc_ln200_fu_2931_p1 = add_ln200_fu_2927_p2[30:0];

assign trunc_ln217_1_fu_2584_p1 = grp_fu_1229_p2[3:0];

assign trunc_ln217_fu_2570_p1 = grp_fu_1078_p2[3:0];

assign trunc_ln232_fu_2715_p1 = add_ln232_fu_2711_p2[30:0];

assign trunc_ln85_1_fu_1383_p1 = sub_ln85_1_fu_1377_p2[4:0];

assign trunc_ln85_fu_1373_p1 = sub_ln85_fu_1368_p2[4:0];

assign trunc_ln89_fu_1543_p1 = j_reg_787[0:0];

assign umax106_fu_2036_p3 = ((empty_52_fu_2032_p2[0:0] == 1'b1) ? sub_ln114_reg_3588 : sub_ln85_3_cast_reg_3471);

assign umax1_fu_2911_p3 = ((empty_56_fu_2906_p2[0:0] == 1'b1) ? trunc_ln85_1_reg_3440 : empty_55_fu_2898_p1);

assign umax_fu_2695_p3 = ((empty_58_fu_2690_p2[0:0] == 1'b1) ? trunc_ln85_reg_3430 : empty_57_fu_2686_p1);

assign window_18_fu_1761_p2 = ((and_ln89_reg_3536[0:0] == 1'b1) ? tmp_1_fu_1640_p9 : tmp_fu_1620_p9);

assign window_18_fu_1761_p4 = ((and_ln89_reg_3536[0:0] == 1'b1) ? tmp_4_fu_1687_p9 : tmp_3_fu_1667_p9);

assign window_18_fu_1761_p6 = ((and_ln89_reg_3536[0:0] == 1'b1) ? tmp_7_fu_1734_p9 : tmp_6_fu_1714_p9);

assign window_18_fu_1761_p7 = 'bx;

assign xor_ln114_fu_1999_p2 = (select_ln114_2_fu_1993_p3 ^ 64'd18446744073709551615);

assign xor_ln119_fu_2042_p2 = (umax106_fu_2036_p3 ^ 64'd18446744073709551615);

assign xor_ln85_fu_1402_p2 = (channels_read_reg_3067 ^ 32'd4294967295);

assign xor_ln89_fu_1559_p2 = (icmp_ln90_fu_1553_p2 ^ 1'd1);

assign zext_ln114_1_fu_1986_p1 = select_ln114_reg_3583;

assign zext_ln114_2_fu_1903_p1 = select_ln114_fu_1896_p3;

assign zext_ln114_3_fu_1921_p1 = select_ln114_1_fu_1913_p3;

assign zext_ln114_fu_1874_p1 = j_1_reg_831;

assign zext_ln136_fu_2171_p1 = k_5_reg_876;

assign zext_ln183_1_fu_2820_p1 = trunc_ln183_1_fu_2816_p1;

assign zext_ln183_fu_2813_p1 = trunc_ln183_reg_4048;

assign zext_ln217_1_fu_2588_p1 = trunc_ln217_1_fu_2584_p1;

assign zext_ln217_fu_2581_p1 = trunc_ln217_reg_3926;

assign zext_ln58_3_fu_1304_p1 = mul_ln58_reg_3370;

assign zext_ln85_fu_1472_p1 = row_fu_240;

assign zext_ln87_1_fu_1504_p1 = col_reg_753;

assign zext_ln87_fu_1519_p1 = col_reg_753;

assign zext_ln91_fu_1605_p1 = k_1_reg_798;

always @ (posedge ap_clk) begin
    sext_ln85_reg_3445[3:0] <= 4'b0000;
    sext_ln85_1_reg_3450[3:0] <= 4'b0000;
    tmp_s_reg_3466[0] <= 1'b0;
    zext_ln87_1_reg_3506[31] <= 1'b0;
    zext_ln87_reg_3521[63:31] <= 33'b000000000000000000000000000000000;
end

endmodule //filter_kernel
