# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../Ethernet_test.ip_user_files/bd/design_1/sim/design_1.vhd" \
"../../../../Ethernet_test.srcs/sources_1/new/Ethernet_to_parallel.vhd" \

# Do not sort compile order
nosort
