// Seed: 2248586400
module module_0;
  uwire id_2;
  reg   id_3 = id_2 - id_3;
  assign {1, 1, id_2, $display() == (id_1)} = 1'h0;
  reg id_4 = 1;
  task id_5(input id_6, input int id_7, input int id_8, input id_9);
    begin : LABEL_0
      if (1)
        if (1 ** 1) begin : LABEL_0
          #1 id_6 <= 1;
        end
    end
  endtask
  assign id_3 = id_8;
  assign id_4 = id_5;
  assign id_4 = 1;
  logic [7:0] id_10;
  assign id_10[1] = id_4;
  assign id_8 = id_4;
endmodule
module module_1 (
    output supply1 id_0,
    output tri0 id_1,
    input tri0 id_2,
    input supply1 id_3,
    input wire id_4,
    input logic id_5,
    input supply0 id_6,
    input supply0 id_7,
    input tri0 id_8,
    output logic id_9,
    output tri id_10,
    input supply0 id_11,
    input wor id_12,
    output wor id_13
);
  always @(posedge id_2) begin : LABEL_0
    id_9 <= id_5;
  end
  module_0 modCall_1 ();
  assign modCall_1.id_8 = 0;
endmodule
