<def f='llvm/llvm/include/llvm/MC/MCRegisterInfo.h' l='472' ll='474' type='bool llvm::MCRegisterInfo::isSuperOrSubRegisterEq(unsigned int RegA, unsigned int RegB) const'/>
<doc f='llvm/llvm/include/llvm/MC/MCRegisterInfo.h' l='470'>/// Returns true if RegB is a super-register or sub-register of RegA
  /// or if RegB == RegA.</doc>
<use f='llvm/llvm/lib/Target/Mips/AsmParser/MipsAsmParser.cpp' l='2990' u='c' c='_ZN12_GLOBAL__N_113MipsAsmParser13loadImmediateEljjbbN4llvm5SMLocERNS1_10MCStreamerEPKNS1_15MCSubtargetInfoE'/>
<use f='llvm/llvm/lib/Target/Mips/AsmParser/MipsAsmParser.cpp' l='3244' u='c' c='_ZN12_GLOBAL__N_113MipsAsmParser23loadAndAddSymbolAddressEPKN4llvm6MCExprEjjbNS1_5SMLocERNS1_10MCStreamerEPKNS1_15MCSubtargetInfoE'/>
<use f='llvm/llvm/lib/Target/Mips/AsmParser/MipsAsmParser.cpp' l='3325' u='c' c='_ZN12_GLOBAL__N_113MipsAsmParser23loadAndAddSymbolAddressEPKN4llvm6MCExprEjjbNS1_5SMLocERNS1_10MCStreamerEPKNS1_15MCSubtargetInfoE'/>
<use f='llvm/llvm/lib/Target/Mips/AsmParser/MipsAsmParser.cpp' l='3369' u='c' c='_ZN12_GLOBAL__N_113MipsAsmParser23loadAndAddSymbolAddressEPKN4llvm6MCExprEjjbNS1_5SMLocERNS1_10MCStreamerEPKNS1_15MCSubtargetInfoE'/>
<use f='llvm/llvm/lib/Target/Mips/AsmParser/MipsAsmParser.cpp' l='3467' u='c' c='_ZN12_GLOBAL__N_113MipsAsmParser23loadAndAddSymbolAddressEPKN4llvm6MCExprEjjbNS1_5SMLocERNS1_10MCStreamerEPKNS1_15MCSubtargetInfoE'/>
<use f='llvm/llvm/lib/Target/Mips/AsmParser/MipsAsmParser.cpp' l='3484' u='c' c='_ZN12_GLOBAL__N_113MipsAsmParser23loadAndAddSymbolAddressEPKN4llvm6MCExprEjjbNS1_5SMLocERNS1_10MCStreamerEPKNS1_15MCSubtargetInfoE'/>
