
==========================================================================
resizer report_tns
--------------------------------------------------------------------------
tns 0.00

==========================================================================
resizer report_wns
--------------------------------------------------------------------------
wns 0.00

==========================================================================
resizer report_worst_slack
--------------------------------------------------------------------------
worst slack 3.72

==========================================================================
resizer report_checks -path_delay min
--------------------------------------------------------------------------
Startpoint: sync_rst (input port clocked by core_clock)
Endpoint: counter_reg[2]$_SDFFE_PP0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.20    0.20 ^ input external delay
     1    0.01    0.00    0.00    0.20 ^ sync_rst (in)
                                         sync_rst (net)
                  0.00    0.00    0.20 ^ _34_/A (sky130_fd_sc_hd__clkbuf_2)
     8    0.03    0.15    0.16    0.36 ^ _34_/X (sky130_fd_sc_hd__clkbuf_2)
                                         _08_ (net)
                  0.15    0.00    0.36 ^ _45_/A (sky130_fd_sc_hd__nor2_1)
     1    0.00    0.03    0.06    0.43 v _45_/Y (sky130_fd_sc_hd__nor2_1)
                                         _02_ (net)
                  0.03    0.00    0.43 v counter_reg[2]$_SDFFE_PP0P_/D (sky130_fd_sc_hd__dfxtp_2)
                                  0.43   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ counter_reg[2]$_SDFFE_PP0P_/CLK (sky130_fd_sc_hd__dfxtp_2)
                         -0.05   -0.05   library hold time
                                 -0.05   data required time
-----------------------------------------------------------------------------
                                 -0.05   data required time
                                 -0.43   data arrival time
-----------------------------------------------------------------------------
                                  0.48   slack (MET)



==========================================================================
resizer report_checks -path_delay max
--------------------------------------------------------------------------
Startpoint: counter_reg[0]$_SDFFE_PP0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: counter_reg[6]$_SDFFE_PP0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ counter_reg[0]$_SDFFE_PP0P_/CLK (sky130_fd_sc_hd__dfxtp_1)
     6    0.02    0.18    0.38    0.38 ^ counter_reg[0]$_SDFFE_PP0P_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         net1 (net)
                  0.18    0.00    0.38 ^ _67_/A (sky130_fd_sc_hd__ha_1)
     5    0.01    0.13    0.24    0.62 ^ _67_/COUT (sky130_fd_sc_hd__ha_1)
                                         _32_ (net)
                  0.13    0.00    0.62 ^ _60_/B (sky130_fd_sc_hd__nand3_1)
     3    0.01    0.10    0.13    0.75 v _60_/Y (sky130_fd_sc_hd__nand3_1)
                                         _27_ (net)
                  0.10    0.00    0.75 v _62_/C (sky130_fd_sc_hd__or3_1)
     1    0.00    0.07    0.32    1.07 v _62_/X (sky130_fd_sc_hd__or3_1)
                                         _29_ (net)
                  0.07    0.00    1.07 v _63_/A2 (sky130_fd_sc_hd__a21oi_1)
     1    0.00    0.10    0.14    1.20 ^ _63_/Y (sky130_fd_sc_hd__a21oi_1)
                                         _06_ (net)
                  0.10    0.00    1.20 ^ counter_reg[6]$_SDFFE_PP0P_/D (sky130_fd_sc_hd__dfxtp_1)
                                  1.20   data arrival time

                  0.00    5.00    5.00   clock core_clock (rise edge)
                          0.00    5.00   clock network delay (ideal)
                          0.00    5.00   clock reconvergence pessimism
                                  5.00 ^ counter_reg[6]$_SDFFE_PP0P_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.07    4.93   library setup time
                                  4.93   data required time
-----------------------------------------------------------------------------
                                  4.93   data required time
                                 -1.20   data arrival time
-----------------------------------------------------------------------------
                                  3.72   slack (MET)



==========================================================================
resizer report_checks -unconstrained
--------------------------------------------------------------------------
Startpoint: counter_reg[0]$_SDFFE_PP0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: counter_reg[6]$_SDFFE_PP0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ counter_reg[0]$_SDFFE_PP0P_/CLK (sky130_fd_sc_hd__dfxtp_1)
     6    0.02    0.18    0.38    0.38 ^ counter_reg[0]$_SDFFE_PP0P_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         net1 (net)
                  0.18    0.00    0.38 ^ _67_/A (sky130_fd_sc_hd__ha_1)
     5    0.01    0.13    0.24    0.62 ^ _67_/COUT (sky130_fd_sc_hd__ha_1)
                                         _32_ (net)
                  0.13    0.00    0.62 ^ _60_/B (sky130_fd_sc_hd__nand3_1)
     3    0.01    0.10    0.13    0.75 v _60_/Y (sky130_fd_sc_hd__nand3_1)
                                         _27_ (net)
                  0.10    0.00    0.75 v _62_/C (sky130_fd_sc_hd__or3_1)
     1    0.00    0.07    0.32    1.07 v _62_/X (sky130_fd_sc_hd__or3_1)
                                         _29_ (net)
                  0.07    0.00    1.07 v _63_/A2 (sky130_fd_sc_hd__a21oi_1)
     1    0.00    0.10    0.14    1.20 ^ _63_/Y (sky130_fd_sc_hd__a21oi_1)
                                         _06_ (net)
                  0.10    0.00    1.20 ^ counter_reg[6]$_SDFFE_PP0P_/D (sky130_fd_sc_hd__dfxtp_1)
                                  1.20   data arrival time

                  0.00    5.00    5.00   clock core_clock (rise edge)
                          0.00    5.00   clock network delay (ideal)
                          0.00    5.00   clock reconvergence pessimism
                                  5.00 ^ counter_reg[6]$_SDFFE_PP0P_/CLK (sky130_fd_sc_hd__dfxtp_1)
                         -0.07    4.93   library setup time
                                  4.93   data required time
-----------------------------------------------------------------------------
                                  4.93   data required time
                                 -1.20   data arrival time
-----------------------------------------------------------------------------
                                  3.72   slack (MET)



==========================================================================
resizer report_check_types -max_slew -max_cap -max_fanout -violators
--------------------------------------------------------------------------

==========================================================================
resizer max_slew_check_slack
--------------------------------------------------------------------------
1.2877693176269531

==========================================================================
resizer max_slew_check_limit
--------------------------------------------------------------------------
1.4979510307312012

==========================================================================
resizer max_slew_check_slack_limit
--------------------------------------------------------------------------
0.8597

==========================================================================
resizer max_fanout_check_slack
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
resizer max_fanout_check_limit
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
resizer max_capacitance_check_slack
--------------------------------------------------------------------------
0.041804105043411255

==========================================================================
resizer max_capacitance_check_limit
--------------------------------------------------------------------------
0.043954998254776

==========================================================================
resizer max_capacitance_check_slack_limit
--------------------------------------------------------------------------
0.9511

==========================================================================
resizer max_slew_violation_count
--------------------------------------------------------------------------
max slew violation count 0

==========================================================================
resizer max_fanout_violation_count
--------------------------------------------------------------------------
max fanout violation count 0

==========================================================================
resizer max_cap_violation_count
--------------------------------------------------------------------------
max cap violation count 0

==========================================================================
resizer setup_violation_count
--------------------------------------------------------------------------
setup violation count 0

==========================================================================
resizer hold_violation_count
--------------------------------------------------------------------------
hold violation count 0

==========================================================================
resizer report_checks -path_delay max reg to reg
--------------------------------------------------------------------------
Startpoint: counter_reg[0]$_SDFFE_PP0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: counter_reg[6]$_SDFFE_PP0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.00    0.00 ^ counter_reg[0]$_SDFFE_PP0P_/CLK (sky130_fd_sc_hd__dfxtp_1)
   0.38    0.38 ^ counter_reg[0]$_SDFFE_PP0P_/Q (sky130_fd_sc_hd__dfxtp_1)
   0.24    0.62 ^ _67_/COUT (sky130_fd_sc_hd__ha_1)
   0.13    0.75 v _60_/Y (sky130_fd_sc_hd__nand3_1)
   0.32    1.07 v _62_/X (sky130_fd_sc_hd__or3_1)
   0.14    1.20 ^ _63_/Y (sky130_fd_sc_hd__a21oi_1)
   0.00    1.20 ^ counter_reg[6]$_SDFFE_PP0P_/D (sky130_fd_sc_hd__dfxtp_1)
           1.20   data arrival time

   5.00    5.00   clock core_clock (rise edge)
   0.00    5.00   clock network delay (ideal)
   0.00    5.00   clock reconvergence pessimism
           5.00 ^ counter_reg[6]$_SDFFE_PP0P_/CLK (sky130_fd_sc_hd__dfxtp_1)
  -0.07    4.93   library setup time
           4.93   data required time
---------------------------------------------------------
           4.93   data required time
          -1.20   data arrival time
---------------------------------------------------------
           3.72   slack (MET)



==========================================================================
resizer report_checks -path_delay min reg to reg
--------------------------------------------------------------------------
Startpoint: counter_reg[6]$_SDFFE_PP0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: counter_reg[6]$_SDFFE_PP0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.00    0.00 ^ counter_reg[6]$_SDFFE_PP0P_/CLK (sky130_fd_sc_hd__dfxtp_1)
   0.31    0.31 v counter_reg[6]$_SDFFE_PP0P_/Q (sky130_fd_sc_hd__dfxtp_1)
   0.07    0.38 ^ _61_/Y (sky130_fd_sc_hd__o21ai_0)
   0.06    0.44 v _63_/Y (sky130_fd_sc_hd__a21oi_1)
   0.00    0.44 v counter_reg[6]$_SDFFE_PP0P_/D (sky130_fd_sc_hd__dfxtp_1)
           0.44   data arrival time

   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.00    0.00   clock reconvergence pessimism
           0.00 ^ counter_reg[6]$_SDFFE_PP0P_/CLK (sky130_fd_sc_hd__dfxtp_1)
  -0.06   -0.06   library hold time
          -0.06   data required time
---------------------------------------------------------
          -0.06   data required time
          -0.44   data arrival time
---------------------------------------------------------
           0.50   slack (MET)



==========================================================================
resizer critical path target clock latency max path
--------------------------------------------------------------------------
0.0000

==========================================================================
resizer critical path target clock latency min path
--------------------------------------------------------------------------
0.0000

==========================================================================
resizer critical path source clock latency min path
--------------------------------------------------------------------------
0.0000

==========================================================================
resizer critical path delay
--------------------------------------------------------------------------
1.2031

==========================================================================
resizer critical path slack
--------------------------------------------------------------------------
3.7243

==========================================================================
resizer slack div critical path delay
--------------------------------------------------------------------------
309.558640

==========================================================================
resizer report_power
--------------------------------------------------------------------------
Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             6.67e-05   1.98e-06   6.53e-11   6.87e-05  91.1%
Combinational          3.53e-06   3.17e-06   8.92e-11   6.70e-06   8.9%
Clock                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  7.02e-05   5.15e-06   1.55e-10   7.54e-05 100.0%
                          93.2%       6.8%       0.0%
