
Klever.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001e4  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00009bc0  080001e8  080001e8  000101e8  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000e00  08009da8  08009da8  00019da8  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM          00000008  0800aba8  0800aba8  0001aba8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  4 .init_array   00000004  0800abb0  0800abb0  0001abb0  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  5 .fini_array   00000004  0800abb4  0800abb4  0001abb4  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  6 .data         000001ac  20000000  0800abb8  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .bss          00004994  200001ac  0800ad64  000201ac  2**2
                  ALLOC
  8 ._user_heap_stack 00000200  20004b40  0800ad64  00024b40  2**0
                  ALLOC
  9 .ARM.attributes 00000029  00000000  00000000  000201ac  2**0
                  CONTENTS, READONLY
 10 .debug_info   0000b04c  00000000  00000000  000201d5  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_abbrev 00002448  00000000  00000000  0002b221  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_aranges 000009a8  00000000  00000000  0002d670  2**3
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_ranges 00000870  00000000  00000000  0002e018  2**3
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_line   000043d3  00000000  00000000  0002e888  2**0
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_str    00002bd3  00000000  00000000  00032c5b  2**0
                  CONTENTS, READONLY, DEBUGGING
 16 .comment      0000007c  00000000  00000000  0003582e  2**0
                  CONTENTS, READONLY
 17 .debug_frame  00002b34  00000000  00000000  000358ac  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

080001e8 <__do_global_dtors_aux>:
 80001e8:	b510      	push	{r4, lr}
 80001ea:	4c05      	ldr	r4, [pc, #20]	; (8000200 <__do_global_dtors_aux+0x18>)
 80001ec:	7823      	ldrb	r3, [r4, #0]
 80001ee:	b933      	cbnz	r3, 80001fe <__do_global_dtors_aux+0x16>
 80001f0:	4b04      	ldr	r3, [pc, #16]	; (8000204 <__do_global_dtors_aux+0x1c>)
 80001f2:	b113      	cbz	r3, 80001fa <__do_global_dtors_aux+0x12>
 80001f4:	4804      	ldr	r0, [pc, #16]	; (8000208 <__do_global_dtors_aux+0x20>)
 80001f6:	f3af 8000 	nop.w
 80001fa:	2301      	movs	r3, #1
 80001fc:	7023      	strb	r3, [r4, #0]
 80001fe:	bd10      	pop	{r4, pc}
 8000200:	200001ac 	.word	0x200001ac
 8000204:	00000000 	.word	0x00000000
 8000208:	08009d90 	.word	0x08009d90

0800020c <frame_dummy>:
 800020c:	b508      	push	{r3, lr}
 800020e:	4b03      	ldr	r3, [pc, #12]	; (800021c <frame_dummy+0x10>)
 8000210:	b11b      	cbz	r3, 800021a <frame_dummy+0xe>
 8000212:	4903      	ldr	r1, [pc, #12]	; (8000220 <frame_dummy+0x14>)
 8000214:	4803      	ldr	r0, [pc, #12]	; (8000224 <frame_dummy+0x18>)
 8000216:	f3af 8000 	nop.w
 800021a:	bd08      	pop	{r3, pc}
 800021c:	00000000 	.word	0x00000000
 8000220:	200001b0 	.word	0x200001b0
 8000224:	08009d90 	.word	0x08009d90

08000228 <__aeabi_drsub>:
 8000228:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 800022c:	e002      	b.n	8000234 <__adddf3>
 800022e:	bf00      	nop

08000230 <__aeabi_dsub>:
 8000230:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

08000234 <__adddf3>:
 8000234:	b530      	push	{r4, r5, lr}
 8000236:	ea4f 0441 	mov.w	r4, r1, lsl #1
 800023a:	ea4f 0543 	mov.w	r5, r3, lsl #1
 800023e:	ea94 0f05 	teq	r4, r5
 8000242:	bf08      	it	eq
 8000244:	ea90 0f02 	teqeq	r0, r2
 8000248:	bf1f      	itttt	ne
 800024a:	ea54 0c00 	orrsne.w	ip, r4, r0
 800024e:	ea55 0c02 	orrsne.w	ip, r5, r2
 8000252:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 8000256:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 800025a:	f000 80e2 	beq.w	8000422 <__adddf3+0x1ee>
 800025e:	ea4f 5454 	mov.w	r4, r4, lsr #21
 8000262:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 8000266:	bfb8      	it	lt
 8000268:	426d      	neglt	r5, r5
 800026a:	dd0c      	ble.n	8000286 <__adddf3+0x52>
 800026c:	442c      	add	r4, r5
 800026e:	ea80 0202 	eor.w	r2, r0, r2
 8000272:	ea81 0303 	eor.w	r3, r1, r3
 8000276:	ea82 0000 	eor.w	r0, r2, r0
 800027a:	ea83 0101 	eor.w	r1, r3, r1
 800027e:	ea80 0202 	eor.w	r2, r0, r2
 8000282:	ea81 0303 	eor.w	r3, r1, r3
 8000286:	2d36      	cmp	r5, #54	; 0x36
 8000288:	bf88      	it	hi
 800028a:	bd30      	pophi	{r4, r5, pc}
 800028c:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000290:	ea4f 3101 	mov.w	r1, r1, lsl #12
 8000294:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 8000298:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 800029c:	d002      	beq.n	80002a4 <__adddf3+0x70>
 800029e:	4240      	negs	r0, r0
 80002a0:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80002a4:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 80002a8:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80002ac:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 80002b0:	d002      	beq.n	80002b8 <__adddf3+0x84>
 80002b2:	4252      	negs	r2, r2
 80002b4:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 80002b8:	ea94 0f05 	teq	r4, r5
 80002bc:	f000 80a7 	beq.w	800040e <__adddf3+0x1da>
 80002c0:	f1a4 0401 	sub.w	r4, r4, #1
 80002c4:	f1d5 0e20 	rsbs	lr, r5, #32
 80002c8:	db0d      	blt.n	80002e6 <__adddf3+0xb2>
 80002ca:	fa02 fc0e 	lsl.w	ip, r2, lr
 80002ce:	fa22 f205 	lsr.w	r2, r2, r5
 80002d2:	1880      	adds	r0, r0, r2
 80002d4:	f141 0100 	adc.w	r1, r1, #0
 80002d8:	fa03 f20e 	lsl.w	r2, r3, lr
 80002dc:	1880      	adds	r0, r0, r2
 80002de:	fa43 f305 	asr.w	r3, r3, r5
 80002e2:	4159      	adcs	r1, r3
 80002e4:	e00e      	b.n	8000304 <__adddf3+0xd0>
 80002e6:	f1a5 0520 	sub.w	r5, r5, #32
 80002ea:	f10e 0e20 	add.w	lr, lr, #32
 80002ee:	2a01      	cmp	r2, #1
 80002f0:	fa03 fc0e 	lsl.w	ip, r3, lr
 80002f4:	bf28      	it	cs
 80002f6:	f04c 0c02 	orrcs.w	ip, ip, #2
 80002fa:	fa43 f305 	asr.w	r3, r3, r5
 80002fe:	18c0      	adds	r0, r0, r3
 8000300:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 8000304:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000308:	d507      	bpl.n	800031a <__adddf3+0xe6>
 800030a:	f04f 0e00 	mov.w	lr, #0
 800030e:	f1dc 0c00 	rsbs	ip, ip, #0
 8000312:	eb7e 0000 	sbcs.w	r0, lr, r0
 8000316:	eb6e 0101 	sbc.w	r1, lr, r1
 800031a:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 800031e:	d31b      	bcc.n	8000358 <__adddf3+0x124>
 8000320:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 8000324:	d30c      	bcc.n	8000340 <__adddf3+0x10c>
 8000326:	0849      	lsrs	r1, r1, #1
 8000328:	ea5f 0030 	movs.w	r0, r0, rrx
 800032c:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000330:	f104 0401 	add.w	r4, r4, #1
 8000334:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000338:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 800033c:	f080 809a 	bcs.w	8000474 <__adddf3+0x240>
 8000340:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 8000344:	bf08      	it	eq
 8000346:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 800034a:	f150 0000 	adcs.w	r0, r0, #0
 800034e:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000352:	ea41 0105 	orr.w	r1, r1, r5
 8000356:	bd30      	pop	{r4, r5, pc}
 8000358:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 800035c:	4140      	adcs	r0, r0
 800035e:	eb41 0101 	adc.w	r1, r1, r1
 8000362:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000366:	f1a4 0401 	sub.w	r4, r4, #1
 800036a:	d1e9      	bne.n	8000340 <__adddf3+0x10c>
 800036c:	f091 0f00 	teq	r1, #0
 8000370:	bf04      	itt	eq
 8000372:	4601      	moveq	r1, r0
 8000374:	2000      	moveq	r0, #0
 8000376:	fab1 f381 	clz	r3, r1
 800037a:	bf08      	it	eq
 800037c:	3320      	addeq	r3, #32
 800037e:	f1a3 030b 	sub.w	r3, r3, #11
 8000382:	f1b3 0220 	subs.w	r2, r3, #32
 8000386:	da0c      	bge.n	80003a2 <__adddf3+0x16e>
 8000388:	320c      	adds	r2, #12
 800038a:	dd08      	ble.n	800039e <__adddf3+0x16a>
 800038c:	f102 0c14 	add.w	ip, r2, #20
 8000390:	f1c2 020c 	rsb	r2, r2, #12
 8000394:	fa01 f00c 	lsl.w	r0, r1, ip
 8000398:	fa21 f102 	lsr.w	r1, r1, r2
 800039c:	e00c      	b.n	80003b8 <__adddf3+0x184>
 800039e:	f102 0214 	add.w	r2, r2, #20
 80003a2:	bfd8      	it	le
 80003a4:	f1c2 0c20 	rsble	ip, r2, #32
 80003a8:	fa01 f102 	lsl.w	r1, r1, r2
 80003ac:	fa20 fc0c 	lsr.w	ip, r0, ip
 80003b0:	bfdc      	itt	le
 80003b2:	ea41 010c 	orrle.w	r1, r1, ip
 80003b6:	4090      	lslle	r0, r2
 80003b8:	1ae4      	subs	r4, r4, r3
 80003ba:	bfa2      	ittt	ge
 80003bc:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 80003c0:	4329      	orrge	r1, r5
 80003c2:	bd30      	popge	{r4, r5, pc}
 80003c4:	ea6f 0404 	mvn.w	r4, r4
 80003c8:	3c1f      	subs	r4, #31
 80003ca:	da1c      	bge.n	8000406 <__adddf3+0x1d2>
 80003cc:	340c      	adds	r4, #12
 80003ce:	dc0e      	bgt.n	80003ee <__adddf3+0x1ba>
 80003d0:	f104 0414 	add.w	r4, r4, #20
 80003d4:	f1c4 0220 	rsb	r2, r4, #32
 80003d8:	fa20 f004 	lsr.w	r0, r0, r4
 80003dc:	fa01 f302 	lsl.w	r3, r1, r2
 80003e0:	ea40 0003 	orr.w	r0, r0, r3
 80003e4:	fa21 f304 	lsr.w	r3, r1, r4
 80003e8:	ea45 0103 	orr.w	r1, r5, r3
 80003ec:	bd30      	pop	{r4, r5, pc}
 80003ee:	f1c4 040c 	rsb	r4, r4, #12
 80003f2:	f1c4 0220 	rsb	r2, r4, #32
 80003f6:	fa20 f002 	lsr.w	r0, r0, r2
 80003fa:	fa01 f304 	lsl.w	r3, r1, r4
 80003fe:	ea40 0003 	orr.w	r0, r0, r3
 8000402:	4629      	mov	r1, r5
 8000404:	bd30      	pop	{r4, r5, pc}
 8000406:	fa21 f004 	lsr.w	r0, r1, r4
 800040a:	4629      	mov	r1, r5
 800040c:	bd30      	pop	{r4, r5, pc}
 800040e:	f094 0f00 	teq	r4, #0
 8000412:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 8000416:	bf06      	itte	eq
 8000418:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 800041c:	3401      	addeq	r4, #1
 800041e:	3d01      	subne	r5, #1
 8000420:	e74e      	b.n	80002c0 <__adddf3+0x8c>
 8000422:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 8000426:	bf18      	it	ne
 8000428:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 800042c:	d029      	beq.n	8000482 <__adddf3+0x24e>
 800042e:	ea94 0f05 	teq	r4, r5
 8000432:	bf08      	it	eq
 8000434:	ea90 0f02 	teqeq	r0, r2
 8000438:	d005      	beq.n	8000446 <__adddf3+0x212>
 800043a:	ea54 0c00 	orrs.w	ip, r4, r0
 800043e:	bf04      	itt	eq
 8000440:	4619      	moveq	r1, r3
 8000442:	4610      	moveq	r0, r2
 8000444:	bd30      	pop	{r4, r5, pc}
 8000446:	ea91 0f03 	teq	r1, r3
 800044a:	bf1e      	ittt	ne
 800044c:	2100      	movne	r1, #0
 800044e:	2000      	movne	r0, #0
 8000450:	bd30      	popne	{r4, r5, pc}
 8000452:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 8000456:	d105      	bne.n	8000464 <__adddf3+0x230>
 8000458:	0040      	lsls	r0, r0, #1
 800045a:	4149      	adcs	r1, r1
 800045c:	bf28      	it	cs
 800045e:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 8000462:	bd30      	pop	{r4, r5, pc}
 8000464:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 8000468:	bf3c      	itt	cc
 800046a:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 800046e:	bd30      	popcc	{r4, r5, pc}
 8000470:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000474:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 8000478:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800047c:	f04f 0000 	mov.w	r0, #0
 8000480:	bd30      	pop	{r4, r5, pc}
 8000482:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 8000486:	bf1a      	itte	ne
 8000488:	4619      	movne	r1, r3
 800048a:	4610      	movne	r0, r2
 800048c:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000490:	bf1c      	itt	ne
 8000492:	460b      	movne	r3, r1
 8000494:	4602      	movne	r2, r0
 8000496:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 800049a:	bf06      	itte	eq
 800049c:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80004a0:	ea91 0f03 	teqeq	r1, r3
 80004a4:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 80004a8:	bd30      	pop	{r4, r5, pc}
 80004aa:	bf00      	nop

080004ac <__aeabi_ui2d>:
 80004ac:	f090 0f00 	teq	r0, #0
 80004b0:	bf04      	itt	eq
 80004b2:	2100      	moveq	r1, #0
 80004b4:	4770      	bxeq	lr
 80004b6:	b530      	push	{r4, r5, lr}
 80004b8:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80004bc:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80004c0:	f04f 0500 	mov.w	r5, #0
 80004c4:	f04f 0100 	mov.w	r1, #0
 80004c8:	e750      	b.n	800036c <__adddf3+0x138>
 80004ca:	bf00      	nop

080004cc <__aeabi_i2d>:
 80004cc:	f090 0f00 	teq	r0, #0
 80004d0:	bf04      	itt	eq
 80004d2:	2100      	moveq	r1, #0
 80004d4:	4770      	bxeq	lr
 80004d6:	b530      	push	{r4, r5, lr}
 80004d8:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80004dc:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80004e0:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 80004e4:	bf48      	it	mi
 80004e6:	4240      	negmi	r0, r0
 80004e8:	f04f 0100 	mov.w	r1, #0
 80004ec:	e73e      	b.n	800036c <__adddf3+0x138>
 80004ee:	bf00      	nop

080004f0 <__aeabi_f2d>:
 80004f0:	0042      	lsls	r2, r0, #1
 80004f2:	ea4f 01e2 	mov.w	r1, r2, asr #3
 80004f6:	ea4f 0131 	mov.w	r1, r1, rrx
 80004fa:	ea4f 7002 	mov.w	r0, r2, lsl #28
 80004fe:	bf1f      	itttt	ne
 8000500:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 8000504:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000508:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 800050c:	4770      	bxne	lr
 800050e:	f092 0f00 	teq	r2, #0
 8000512:	bf14      	ite	ne
 8000514:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000518:	4770      	bxeq	lr
 800051a:	b530      	push	{r4, r5, lr}
 800051c:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000520:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000524:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000528:	e720      	b.n	800036c <__adddf3+0x138>
 800052a:	bf00      	nop

0800052c <__aeabi_ul2d>:
 800052c:	ea50 0201 	orrs.w	r2, r0, r1
 8000530:	bf08      	it	eq
 8000532:	4770      	bxeq	lr
 8000534:	b530      	push	{r4, r5, lr}
 8000536:	f04f 0500 	mov.w	r5, #0
 800053a:	e00a      	b.n	8000552 <__aeabi_l2d+0x16>

0800053c <__aeabi_l2d>:
 800053c:	ea50 0201 	orrs.w	r2, r0, r1
 8000540:	bf08      	it	eq
 8000542:	4770      	bxeq	lr
 8000544:	b530      	push	{r4, r5, lr}
 8000546:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 800054a:	d502      	bpl.n	8000552 <__aeabi_l2d+0x16>
 800054c:	4240      	negs	r0, r0
 800054e:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000552:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000556:	f104 0432 	add.w	r4, r4, #50	; 0x32
 800055a:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 800055e:	f43f aedc 	beq.w	800031a <__adddf3+0xe6>
 8000562:	f04f 0203 	mov.w	r2, #3
 8000566:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800056a:	bf18      	it	ne
 800056c:	3203      	addne	r2, #3
 800056e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000572:	bf18      	it	ne
 8000574:	3203      	addne	r2, #3
 8000576:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 800057a:	f1c2 0320 	rsb	r3, r2, #32
 800057e:	fa00 fc03 	lsl.w	ip, r0, r3
 8000582:	fa20 f002 	lsr.w	r0, r0, r2
 8000586:	fa01 fe03 	lsl.w	lr, r1, r3
 800058a:	ea40 000e 	orr.w	r0, r0, lr
 800058e:	fa21 f102 	lsr.w	r1, r1, r2
 8000592:	4414      	add	r4, r2
 8000594:	e6c1      	b.n	800031a <__adddf3+0xe6>
 8000596:	bf00      	nop

08000598 <__aeabi_dmul>:
 8000598:	b570      	push	{r4, r5, r6, lr}
 800059a:	f04f 0cff 	mov.w	ip, #255	; 0xff
 800059e:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 80005a2:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80005a6:	bf1d      	ittte	ne
 80005a8:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80005ac:	ea94 0f0c 	teqne	r4, ip
 80005b0:	ea95 0f0c 	teqne	r5, ip
 80005b4:	f000 f8de 	bleq	8000774 <__aeabi_dmul+0x1dc>
 80005b8:	442c      	add	r4, r5
 80005ba:	ea81 0603 	eor.w	r6, r1, r3
 80005be:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 80005c2:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 80005c6:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 80005ca:	bf18      	it	ne
 80005cc:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 80005d0:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80005d4:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 80005d8:	d038      	beq.n	800064c <__aeabi_dmul+0xb4>
 80005da:	fba0 ce02 	umull	ip, lr, r0, r2
 80005de:	f04f 0500 	mov.w	r5, #0
 80005e2:	fbe1 e502 	umlal	lr, r5, r1, r2
 80005e6:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 80005ea:	fbe0 e503 	umlal	lr, r5, r0, r3
 80005ee:	f04f 0600 	mov.w	r6, #0
 80005f2:	fbe1 5603 	umlal	r5, r6, r1, r3
 80005f6:	f09c 0f00 	teq	ip, #0
 80005fa:	bf18      	it	ne
 80005fc:	f04e 0e01 	orrne.w	lr, lr, #1
 8000600:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000604:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000608:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 800060c:	d204      	bcs.n	8000618 <__aeabi_dmul+0x80>
 800060e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000612:	416d      	adcs	r5, r5
 8000614:	eb46 0606 	adc.w	r6, r6, r6
 8000618:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800061c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000620:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000624:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000628:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800062c:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000630:	bf88      	it	hi
 8000632:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000636:	d81e      	bhi.n	8000676 <__aeabi_dmul+0xde>
 8000638:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 800063c:	bf08      	it	eq
 800063e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 8000642:	f150 0000 	adcs.w	r0, r0, #0
 8000646:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800064a:	bd70      	pop	{r4, r5, r6, pc}
 800064c:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 8000650:	ea46 0101 	orr.w	r1, r6, r1
 8000654:	ea40 0002 	orr.w	r0, r0, r2
 8000658:	ea81 0103 	eor.w	r1, r1, r3
 800065c:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000660:	bfc2      	ittt	gt
 8000662:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000666:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800066a:	bd70      	popgt	{r4, r5, r6, pc}
 800066c:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000670:	f04f 0e00 	mov.w	lr, #0
 8000674:	3c01      	subs	r4, #1
 8000676:	f300 80ab 	bgt.w	80007d0 <__aeabi_dmul+0x238>
 800067a:	f114 0f36 	cmn.w	r4, #54	; 0x36
 800067e:	bfde      	ittt	le
 8000680:	2000      	movle	r0, #0
 8000682:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 8000686:	bd70      	pople	{r4, r5, r6, pc}
 8000688:	f1c4 0400 	rsb	r4, r4, #0
 800068c:	3c20      	subs	r4, #32
 800068e:	da35      	bge.n	80006fc <__aeabi_dmul+0x164>
 8000690:	340c      	adds	r4, #12
 8000692:	dc1b      	bgt.n	80006cc <__aeabi_dmul+0x134>
 8000694:	f104 0414 	add.w	r4, r4, #20
 8000698:	f1c4 0520 	rsb	r5, r4, #32
 800069c:	fa00 f305 	lsl.w	r3, r0, r5
 80006a0:	fa20 f004 	lsr.w	r0, r0, r4
 80006a4:	fa01 f205 	lsl.w	r2, r1, r5
 80006a8:	ea40 0002 	orr.w	r0, r0, r2
 80006ac:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 80006b0:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80006b4:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80006b8:	fa21 f604 	lsr.w	r6, r1, r4
 80006bc:	eb42 0106 	adc.w	r1, r2, r6
 80006c0:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80006c4:	bf08      	it	eq
 80006c6:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80006ca:	bd70      	pop	{r4, r5, r6, pc}
 80006cc:	f1c4 040c 	rsb	r4, r4, #12
 80006d0:	f1c4 0520 	rsb	r5, r4, #32
 80006d4:	fa00 f304 	lsl.w	r3, r0, r4
 80006d8:	fa20 f005 	lsr.w	r0, r0, r5
 80006dc:	fa01 f204 	lsl.w	r2, r1, r4
 80006e0:	ea40 0002 	orr.w	r0, r0, r2
 80006e4:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80006e8:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80006ec:	f141 0100 	adc.w	r1, r1, #0
 80006f0:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80006f4:	bf08      	it	eq
 80006f6:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80006fa:	bd70      	pop	{r4, r5, r6, pc}
 80006fc:	f1c4 0520 	rsb	r5, r4, #32
 8000700:	fa00 f205 	lsl.w	r2, r0, r5
 8000704:	ea4e 0e02 	orr.w	lr, lr, r2
 8000708:	fa20 f304 	lsr.w	r3, r0, r4
 800070c:	fa01 f205 	lsl.w	r2, r1, r5
 8000710:	ea43 0302 	orr.w	r3, r3, r2
 8000714:	fa21 f004 	lsr.w	r0, r1, r4
 8000718:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800071c:	fa21 f204 	lsr.w	r2, r1, r4
 8000720:	ea20 0002 	bic.w	r0, r0, r2
 8000724:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000728:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800072c:	bf08      	it	eq
 800072e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000732:	bd70      	pop	{r4, r5, r6, pc}
 8000734:	f094 0f00 	teq	r4, #0
 8000738:	d10f      	bne.n	800075a <__aeabi_dmul+0x1c2>
 800073a:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 800073e:	0040      	lsls	r0, r0, #1
 8000740:	eb41 0101 	adc.w	r1, r1, r1
 8000744:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000748:	bf08      	it	eq
 800074a:	3c01      	subeq	r4, #1
 800074c:	d0f7      	beq.n	800073e <__aeabi_dmul+0x1a6>
 800074e:	ea41 0106 	orr.w	r1, r1, r6
 8000752:	f095 0f00 	teq	r5, #0
 8000756:	bf18      	it	ne
 8000758:	4770      	bxne	lr
 800075a:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 800075e:	0052      	lsls	r2, r2, #1
 8000760:	eb43 0303 	adc.w	r3, r3, r3
 8000764:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 8000768:	bf08      	it	eq
 800076a:	3d01      	subeq	r5, #1
 800076c:	d0f7      	beq.n	800075e <__aeabi_dmul+0x1c6>
 800076e:	ea43 0306 	orr.w	r3, r3, r6
 8000772:	4770      	bx	lr
 8000774:	ea94 0f0c 	teq	r4, ip
 8000778:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800077c:	bf18      	it	ne
 800077e:	ea95 0f0c 	teqne	r5, ip
 8000782:	d00c      	beq.n	800079e <__aeabi_dmul+0x206>
 8000784:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000788:	bf18      	it	ne
 800078a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800078e:	d1d1      	bne.n	8000734 <__aeabi_dmul+0x19c>
 8000790:	ea81 0103 	eor.w	r1, r1, r3
 8000794:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000798:	f04f 0000 	mov.w	r0, #0
 800079c:	bd70      	pop	{r4, r5, r6, pc}
 800079e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007a2:	bf06      	itte	eq
 80007a4:	4610      	moveq	r0, r2
 80007a6:	4619      	moveq	r1, r3
 80007a8:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007ac:	d019      	beq.n	80007e2 <__aeabi_dmul+0x24a>
 80007ae:	ea94 0f0c 	teq	r4, ip
 80007b2:	d102      	bne.n	80007ba <__aeabi_dmul+0x222>
 80007b4:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 80007b8:	d113      	bne.n	80007e2 <__aeabi_dmul+0x24a>
 80007ba:	ea95 0f0c 	teq	r5, ip
 80007be:	d105      	bne.n	80007cc <__aeabi_dmul+0x234>
 80007c0:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 80007c4:	bf1c      	itt	ne
 80007c6:	4610      	movne	r0, r2
 80007c8:	4619      	movne	r1, r3
 80007ca:	d10a      	bne.n	80007e2 <__aeabi_dmul+0x24a>
 80007cc:	ea81 0103 	eor.w	r1, r1, r3
 80007d0:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80007d4:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 80007d8:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80007dc:	f04f 0000 	mov.w	r0, #0
 80007e0:	bd70      	pop	{r4, r5, r6, pc}
 80007e2:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 80007e6:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 80007ea:	bd70      	pop	{r4, r5, r6, pc}

080007ec <__aeabi_ddiv>:
 80007ec:	b570      	push	{r4, r5, r6, lr}
 80007ee:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80007f2:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 80007f6:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80007fa:	bf1d      	ittte	ne
 80007fc:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000800:	ea94 0f0c 	teqne	r4, ip
 8000804:	ea95 0f0c 	teqne	r5, ip
 8000808:	f000 f8a7 	bleq	800095a <__aeabi_ddiv+0x16e>
 800080c:	eba4 0405 	sub.w	r4, r4, r5
 8000810:	ea81 0e03 	eor.w	lr, r1, r3
 8000814:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000818:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800081c:	f000 8088 	beq.w	8000930 <__aeabi_ddiv+0x144>
 8000820:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000824:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8000828:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800082c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000830:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000834:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000838:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800083c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 8000840:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 8000844:	429d      	cmp	r5, r3
 8000846:	bf08      	it	eq
 8000848:	4296      	cmpeq	r6, r2
 800084a:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 800084e:	f504 7440 	add.w	r4, r4, #768	; 0x300
 8000852:	d202      	bcs.n	800085a <__aeabi_ddiv+0x6e>
 8000854:	085b      	lsrs	r3, r3, #1
 8000856:	ea4f 0232 	mov.w	r2, r2, rrx
 800085a:	1ab6      	subs	r6, r6, r2
 800085c:	eb65 0503 	sbc.w	r5, r5, r3
 8000860:	085b      	lsrs	r3, r3, #1
 8000862:	ea4f 0232 	mov.w	r2, r2, rrx
 8000866:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 800086a:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 800086e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000872:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000876:	bf22      	ittt	cs
 8000878:	1ab6      	subcs	r6, r6, r2
 800087a:	4675      	movcs	r5, lr
 800087c:	ea40 000c 	orrcs.w	r0, r0, ip
 8000880:	085b      	lsrs	r3, r3, #1
 8000882:	ea4f 0232 	mov.w	r2, r2, rrx
 8000886:	ebb6 0e02 	subs.w	lr, r6, r2
 800088a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800088e:	bf22      	ittt	cs
 8000890:	1ab6      	subcs	r6, r6, r2
 8000892:	4675      	movcs	r5, lr
 8000894:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000898:	085b      	lsrs	r3, r3, #1
 800089a:	ea4f 0232 	mov.w	r2, r2, rrx
 800089e:	ebb6 0e02 	subs.w	lr, r6, r2
 80008a2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008a6:	bf22      	ittt	cs
 80008a8:	1ab6      	subcs	r6, r6, r2
 80008aa:	4675      	movcs	r5, lr
 80008ac:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 80008b0:	085b      	lsrs	r3, r3, #1
 80008b2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008b6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008ba:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008be:	bf22      	ittt	cs
 80008c0:	1ab6      	subcs	r6, r6, r2
 80008c2:	4675      	movcs	r5, lr
 80008c4:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 80008c8:	ea55 0e06 	orrs.w	lr, r5, r6
 80008cc:	d018      	beq.n	8000900 <__aeabi_ddiv+0x114>
 80008ce:	ea4f 1505 	mov.w	r5, r5, lsl #4
 80008d2:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 80008d6:	ea4f 1606 	mov.w	r6, r6, lsl #4
 80008da:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 80008de:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 80008e2:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 80008e6:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 80008ea:	d1c0      	bne.n	800086e <__aeabi_ddiv+0x82>
 80008ec:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80008f0:	d10b      	bne.n	800090a <__aeabi_ddiv+0x11e>
 80008f2:	ea41 0100 	orr.w	r1, r1, r0
 80008f6:	f04f 0000 	mov.w	r0, #0
 80008fa:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 80008fe:	e7b6      	b.n	800086e <__aeabi_ddiv+0x82>
 8000900:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000904:	bf04      	itt	eq
 8000906:	4301      	orreq	r1, r0
 8000908:	2000      	moveq	r0, #0
 800090a:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 800090e:	bf88      	it	hi
 8000910:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000914:	f63f aeaf 	bhi.w	8000676 <__aeabi_dmul+0xde>
 8000918:	ebb5 0c03 	subs.w	ip, r5, r3
 800091c:	bf04      	itt	eq
 800091e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000922:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000926:	f150 0000 	adcs.w	r0, r0, #0
 800092a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800092e:	bd70      	pop	{r4, r5, r6, pc}
 8000930:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 8000934:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000938:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800093c:	bfc2      	ittt	gt
 800093e:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000942:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000946:	bd70      	popgt	{r4, r5, r6, pc}
 8000948:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 800094c:	f04f 0e00 	mov.w	lr, #0
 8000950:	3c01      	subs	r4, #1
 8000952:	e690      	b.n	8000676 <__aeabi_dmul+0xde>
 8000954:	ea45 0e06 	orr.w	lr, r5, r6
 8000958:	e68d      	b.n	8000676 <__aeabi_dmul+0xde>
 800095a:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800095e:	ea94 0f0c 	teq	r4, ip
 8000962:	bf08      	it	eq
 8000964:	ea95 0f0c 	teqeq	r5, ip
 8000968:	f43f af3b 	beq.w	80007e2 <__aeabi_dmul+0x24a>
 800096c:	ea94 0f0c 	teq	r4, ip
 8000970:	d10a      	bne.n	8000988 <__aeabi_ddiv+0x19c>
 8000972:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000976:	f47f af34 	bne.w	80007e2 <__aeabi_dmul+0x24a>
 800097a:	ea95 0f0c 	teq	r5, ip
 800097e:	f47f af25 	bne.w	80007cc <__aeabi_dmul+0x234>
 8000982:	4610      	mov	r0, r2
 8000984:	4619      	mov	r1, r3
 8000986:	e72c      	b.n	80007e2 <__aeabi_dmul+0x24a>
 8000988:	ea95 0f0c 	teq	r5, ip
 800098c:	d106      	bne.n	800099c <__aeabi_ddiv+0x1b0>
 800098e:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000992:	f43f aefd 	beq.w	8000790 <__aeabi_dmul+0x1f8>
 8000996:	4610      	mov	r0, r2
 8000998:	4619      	mov	r1, r3
 800099a:	e722      	b.n	80007e2 <__aeabi_dmul+0x24a>
 800099c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80009a0:	bf18      	it	ne
 80009a2:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80009a6:	f47f aec5 	bne.w	8000734 <__aeabi_dmul+0x19c>
 80009aa:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 80009ae:	f47f af0d 	bne.w	80007cc <__aeabi_dmul+0x234>
 80009b2:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 80009b6:	f47f aeeb 	bne.w	8000790 <__aeabi_dmul+0x1f8>
 80009ba:	e712      	b.n	80007e2 <__aeabi_dmul+0x24a>

080009bc <__gedf2>:
 80009bc:	f04f 3cff 	mov.w	ip, #4294967295
 80009c0:	e006      	b.n	80009d0 <__cmpdf2+0x4>
 80009c2:	bf00      	nop

080009c4 <__ledf2>:
 80009c4:	f04f 0c01 	mov.w	ip, #1
 80009c8:	e002      	b.n	80009d0 <__cmpdf2+0x4>
 80009ca:	bf00      	nop

080009cc <__cmpdf2>:
 80009cc:	f04f 0c01 	mov.w	ip, #1
 80009d0:	f84d cd04 	str.w	ip, [sp, #-4]!
 80009d4:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 80009d8:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 80009dc:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 80009e0:	bf18      	it	ne
 80009e2:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 80009e6:	d01b      	beq.n	8000a20 <__cmpdf2+0x54>
 80009e8:	b001      	add	sp, #4
 80009ea:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 80009ee:	bf0c      	ite	eq
 80009f0:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 80009f4:	ea91 0f03 	teqne	r1, r3
 80009f8:	bf02      	ittt	eq
 80009fa:	ea90 0f02 	teqeq	r0, r2
 80009fe:	2000      	moveq	r0, #0
 8000a00:	4770      	bxeq	lr
 8000a02:	f110 0f00 	cmn.w	r0, #0
 8000a06:	ea91 0f03 	teq	r1, r3
 8000a0a:	bf58      	it	pl
 8000a0c:	4299      	cmppl	r1, r3
 8000a0e:	bf08      	it	eq
 8000a10:	4290      	cmpeq	r0, r2
 8000a12:	bf2c      	ite	cs
 8000a14:	17d8      	asrcs	r0, r3, #31
 8000a16:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a1a:	f040 0001 	orr.w	r0, r0, #1
 8000a1e:	4770      	bx	lr
 8000a20:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a24:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a28:	d102      	bne.n	8000a30 <__cmpdf2+0x64>
 8000a2a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a2e:	d107      	bne.n	8000a40 <__cmpdf2+0x74>
 8000a30:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a34:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a38:	d1d6      	bne.n	80009e8 <__cmpdf2+0x1c>
 8000a3a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a3e:	d0d3      	beq.n	80009e8 <__cmpdf2+0x1c>
 8000a40:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000a44:	4770      	bx	lr
 8000a46:	bf00      	nop

08000a48 <__aeabi_cdrcmple>:
 8000a48:	4684      	mov	ip, r0
 8000a4a:	4610      	mov	r0, r2
 8000a4c:	4662      	mov	r2, ip
 8000a4e:	468c      	mov	ip, r1
 8000a50:	4619      	mov	r1, r3
 8000a52:	4663      	mov	r3, ip
 8000a54:	e000      	b.n	8000a58 <__aeabi_cdcmpeq>
 8000a56:	bf00      	nop

08000a58 <__aeabi_cdcmpeq>:
 8000a58:	b501      	push	{r0, lr}
 8000a5a:	f7ff ffb7 	bl	80009cc <__cmpdf2>
 8000a5e:	2800      	cmp	r0, #0
 8000a60:	bf48      	it	mi
 8000a62:	f110 0f00 	cmnmi.w	r0, #0
 8000a66:	bd01      	pop	{r0, pc}

08000a68 <__aeabi_dcmpeq>:
 8000a68:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a6c:	f7ff fff4 	bl	8000a58 <__aeabi_cdcmpeq>
 8000a70:	bf0c      	ite	eq
 8000a72:	2001      	moveq	r0, #1
 8000a74:	2000      	movne	r0, #0
 8000a76:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a7a:	bf00      	nop

08000a7c <__aeabi_dcmplt>:
 8000a7c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a80:	f7ff ffea 	bl	8000a58 <__aeabi_cdcmpeq>
 8000a84:	bf34      	ite	cc
 8000a86:	2001      	movcc	r0, #1
 8000a88:	2000      	movcs	r0, #0
 8000a8a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a8e:	bf00      	nop

08000a90 <__aeabi_dcmple>:
 8000a90:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a94:	f7ff ffe0 	bl	8000a58 <__aeabi_cdcmpeq>
 8000a98:	bf94      	ite	ls
 8000a9a:	2001      	movls	r0, #1
 8000a9c:	2000      	movhi	r0, #0
 8000a9e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000aa2:	bf00      	nop

08000aa4 <__aeabi_dcmpge>:
 8000aa4:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000aa8:	f7ff ffce 	bl	8000a48 <__aeabi_cdrcmple>
 8000aac:	bf94      	ite	ls
 8000aae:	2001      	movls	r0, #1
 8000ab0:	2000      	movhi	r0, #0
 8000ab2:	f85d fb08 	ldr.w	pc, [sp], #8
 8000ab6:	bf00      	nop

08000ab8 <__aeabi_dcmpgt>:
 8000ab8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000abc:	f7ff ffc4 	bl	8000a48 <__aeabi_cdrcmple>
 8000ac0:	bf34      	ite	cc
 8000ac2:	2001      	movcc	r0, #1
 8000ac4:	2000      	movcs	r0, #0
 8000ac6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000aca:	bf00      	nop

08000acc <__aeabi_d2iz>:
 8000acc:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000ad0:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000ad4:	d215      	bcs.n	8000b02 <__aeabi_d2iz+0x36>
 8000ad6:	d511      	bpl.n	8000afc <__aeabi_d2iz+0x30>
 8000ad8:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000adc:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000ae0:	d912      	bls.n	8000b08 <__aeabi_d2iz+0x3c>
 8000ae2:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000ae6:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000aea:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000aee:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000af2:	fa23 f002 	lsr.w	r0, r3, r2
 8000af6:	bf18      	it	ne
 8000af8:	4240      	negne	r0, r0
 8000afa:	4770      	bx	lr
 8000afc:	f04f 0000 	mov.w	r0, #0
 8000b00:	4770      	bx	lr
 8000b02:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000b06:	d105      	bne.n	8000b14 <__aeabi_d2iz+0x48>
 8000b08:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000b0c:	bf08      	it	eq
 8000b0e:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000b12:	4770      	bx	lr
 8000b14:	f04f 0000 	mov.w	r0, #0
 8000b18:	4770      	bx	lr
 8000b1a:	bf00      	nop

08000b1c <__aeabi_d2f>:
 8000b1c:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b20:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 8000b24:	bf24      	itt	cs
 8000b26:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 8000b2a:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 8000b2e:	d90d      	bls.n	8000b4c <__aeabi_d2f+0x30>
 8000b30:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000b34:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000b38:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000b3c:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8000b40:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000b44:	bf08      	it	eq
 8000b46:	f020 0001 	biceq.w	r0, r0, #1
 8000b4a:	4770      	bx	lr
 8000b4c:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 8000b50:	d121      	bne.n	8000b96 <__aeabi_d2f+0x7a>
 8000b52:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 8000b56:	bfbc      	itt	lt
 8000b58:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 8000b5c:	4770      	bxlt	lr
 8000b5e:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000b62:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000b66:	f1c2 0218 	rsb	r2, r2, #24
 8000b6a:	f1c2 0c20 	rsb	ip, r2, #32
 8000b6e:	fa10 f30c 	lsls.w	r3, r0, ip
 8000b72:	fa20 f002 	lsr.w	r0, r0, r2
 8000b76:	bf18      	it	ne
 8000b78:	f040 0001 	orrne.w	r0, r0, #1
 8000b7c:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b80:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000b84:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000b88:	ea40 000c 	orr.w	r0, r0, ip
 8000b8c:	fa23 f302 	lsr.w	r3, r3, r2
 8000b90:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000b94:	e7cc      	b.n	8000b30 <__aeabi_d2f+0x14>
 8000b96:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000b9a:	d107      	bne.n	8000bac <__aeabi_d2f+0x90>
 8000b9c:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000ba0:	bf1e      	ittt	ne
 8000ba2:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 8000ba6:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 8000baa:	4770      	bxne	lr
 8000bac:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8000bb0:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000bb4:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000bb8:	4770      	bx	lr
 8000bba:	bf00      	nop

08000bbc <__aeabi_frsub>:
 8000bbc:	f080 4000 	eor.w	r0, r0, #2147483648	; 0x80000000
 8000bc0:	e002      	b.n	8000bc8 <__addsf3>
 8000bc2:	bf00      	nop

08000bc4 <__aeabi_fsub>:
 8000bc4:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000

08000bc8 <__addsf3>:
 8000bc8:	0042      	lsls	r2, r0, #1
 8000bca:	bf1f      	itttt	ne
 8000bcc:	ea5f 0341 	movsne.w	r3, r1, lsl #1
 8000bd0:	ea92 0f03 	teqne	r2, r3
 8000bd4:	ea7f 6c22 	mvnsne.w	ip, r2, asr #24
 8000bd8:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000bdc:	d06a      	beq.n	8000cb4 <__addsf3+0xec>
 8000bde:	ea4f 6212 	mov.w	r2, r2, lsr #24
 8000be2:	ebd2 6313 	rsbs	r3, r2, r3, lsr #24
 8000be6:	bfc1      	itttt	gt
 8000be8:	18d2      	addgt	r2, r2, r3
 8000bea:	4041      	eorgt	r1, r0
 8000bec:	4048      	eorgt	r0, r1
 8000bee:	4041      	eorgt	r1, r0
 8000bf0:	bfb8      	it	lt
 8000bf2:	425b      	neglt	r3, r3
 8000bf4:	2b19      	cmp	r3, #25
 8000bf6:	bf88      	it	hi
 8000bf8:	4770      	bxhi	lr
 8000bfa:	f010 4f00 	tst.w	r0, #2147483648	; 0x80000000
 8000bfe:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000c02:	f020 407f 	bic.w	r0, r0, #4278190080	; 0xff000000
 8000c06:	bf18      	it	ne
 8000c08:	4240      	negne	r0, r0
 8000c0a:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000c0e:	f441 0100 	orr.w	r1, r1, #8388608	; 0x800000
 8000c12:	f021 417f 	bic.w	r1, r1, #4278190080	; 0xff000000
 8000c16:	bf18      	it	ne
 8000c18:	4249      	negne	r1, r1
 8000c1a:	ea92 0f03 	teq	r2, r3
 8000c1e:	d03f      	beq.n	8000ca0 <__addsf3+0xd8>
 8000c20:	f1a2 0201 	sub.w	r2, r2, #1
 8000c24:	fa41 fc03 	asr.w	ip, r1, r3
 8000c28:	eb10 000c 	adds.w	r0, r0, ip
 8000c2c:	f1c3 0320 	rsb	r3, r3, #32
 8000c30:	fa01 f103 	lsl.w	r1, r1, r3
 8000c34:	f000 4300 	and.w	r3, r0, #2147483648	; 0x80000000
 8000c38:	d502      	bpl.n	8000c40 <__addsf3+0x78>
 8000c3a:	4249      	negs	r1, r1
 8000c3c:	eb60 0040 	sbc.w	r0, r0, r0, lsl #1
 8000c40:	f5b0 0f00 	cmp.w	r0, #8388608	; 0x800000
 8000c44:	d313      	bcc.n	8000c6e <__addsf3+0xa6>
 8000c46:	f1b0 7f80 	cmp.w	r0, #16777216	; 0x1000000
 8000c4a:	d306      	bcc.n	8000c5a <__addsf3+0x92>
 8000c4c:	0840      	lsrs	r0, r0, #1
 8000c4e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000c52:	f102 0201 	add.w	r2, r2, #1
 8000c56:	2afe      	cmp	r2, #254	; 0xfe
 8000c58:	d251      	bcs.n	8000cfe <__addsf3+0x136>
 8000c5a:	f1b1 4f00 	cmp.w	r1, #2147483648	; 0x80000000
 8000c5e:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000c62:	bf08      	it	eq
 8000c64:	f020 0001 	biceq.w	r0, r0, #1
 8000c68:	ea40 0003 	orr.w	r0, r0, r3
 8000c6c:	4770      	bx	lr
 8000c6e:	0049      	lsls	r1, r1, #1
 8000c70:	eb40 0000 	adc.w	r0, r0, r0
 8000c74:	f410 0f00 	tst.w	r0, #8388608	; 0x800000
 8000c78:	f1a2 0201 	sub.w	r2, r2, #1
 8000c7c:	d1ed      	bne.n	8000c5a <__addsf3+0x92>
 8000c7e:	fab0 fc80 	clz	ip, r0
 8000c82:	f1ac 0c08 	sub.w	ip, ip, #8
 8000c86:	ebb2 020c 	subs.w	r2, r2, ip
 8000c8a:	fa00 f00c 	lsl.w	r0, r0, ip
 8000c8e:	bfaa      	itet	ge
 8000c90:	eb00 50c2 	addge.w	r0, r0, r2, lsl #23
 8000c94:	4252      	neglt	r2, r2
 8000c96:	4318      	orrge	r0, r3
 8000c98:	bfbc      	itt	lt
 8000c9a:	40d0      	lsrlt	r0, r2
 8000c9c:	4318      	orrlt	r0, r3
 8000c9e:	4770      	bx	lr
 8000ca0:	f092 0f00 	teq	r2, #0
 8000ca4:	f481 0100 	eor.w	r1, r1, #8388608	; 0x800000
 8000ca8:	bf06      	itte	eq
 8000caa:	f480 0000 	eoreq.w	r0, r0, #8388608	; 0x800000
 8000cae:	3201      	addeq	r2, #1
 8000cb0:	3b01      	subne	r3, #1
 8000cb2:	e7b5      	b.n	8000c20 <__addsf3+0x58>
 8000cb4:	ea4f 0341 	mov.w	r3, r1, lsl #1
 8000cb8:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8000cbc:	bf18      	it	ne
 8000cbe:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000cc2:	d021      	beq.n	8000d08 <__addsf3+0x140>
 8000cc4:	ea92 0f03 	teq	r2, r3
 8000cc8:	d004      	beq.n	8000cd4 <__addsf3+0x10c>
 8000cca:	f092 0f00 	teq	r2, #0
 8000cce:	bf08      	it	eq
 8000cd0:	4608      	moveq	r0, r1
 8000cd2:	4770      	bx	lr
 8000cd4:	ea90 0f01 	teq	r0, r1
 8000cd8:	bf1c      	itt	ne
 8000cda:	2000      	movne	r0, #0
 8000cdc:	4770      	bxne	lr
 8000cde:	f012 4f7f 	tst.w	r2, #4278190080	; 0xff000000
 8000ce2:	d104      	bne.n	8000cee <__addsf3+0x126>
 8000ce4:	0040      	lsls	r0, r0, #1
 8000ce6:	bf28      	it	cs
 8000ce8:	f040 4000 	orrcs.w	r0, r0, #2147483648	; 0x80000000
 8000cec:	4770      	bx	lr
 8000cee:	f112 7200 	adds.w	r2, r2, #33554432	; 0x2000000
 8000cf2:	bf3c      	itt	cc
 8000cf4:	f500 0000 	addcc.w	r0, r0, #8388608	; 0x800000
 8000cf8:	4770      	bxcc	lr
 8000cfa:	f000 4300 	and.w	r3, r0, #2147483648	; 0x80000000
 8000cfe:	f043 40fe 	orr.w	r0, r3, #2130706432	; 0x7f000000
 8000d02:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000d06:	4770      	bx	lr
 8000d08:	ea7f 6222 	mvns.w	r2, r2, asr #24
 8000d0c:	bf16      	itet	ne
 8000d0e:	4608      	movne	r0, r1
 8000d10:	ea7f 6323 	mvnseq.w	r3, r3, asr #24
 8000d14:	4601      	movne	r1, r0
 8000d16:	0242      	lsls	r2, r0, #9
 8000d18:	bf06      	itte	eq
 8000d1a:	ea5f 2341 	movseq.w	r3, r1, lsl #9
 8000d1e:	ea90 0f01 	teqeq	r0, r1
 8000d22:	f440 0080 	orrne.w	r0, r0, #4194304	; 0x400000
 8000d26:	4770      	bx	lr

08000d28 <__aeabi_ui2f>:
 8000d28:	f04f 0300 	mov.w	r3, #0
 8000d2c:	e004      	b.n	8000d38 <__aeabi_i2f+0x8>
 8000d2e:	bf00      	nop

08000d30 <__aeabi_i2f>:
 8000d30:	f010 4300 	ands.w	r3, r0, #2147483648	; 0x80000000
 8000d34:	bf48      	it	mi
 8000d36:	4240      	negmi	r0, r0
 8000d38:	ea5f 0c00 	movs.w	ip, r0
 8000d3c:	bf08      	it	eq
 8000d3e:	4770      	bxeq	lr
 8000d40:	f043 4396 	orr.w	r3, r3, #1258291200	; 0x4b000000
 8000d44:	4601      	mov	r1, r0
 8000d46:	f04f 0000 	mov.w	r0, #0
 8000d4a:	e01c      	b.n	8000d86 <__aeabi_l2f+0x2a>

08000d4c <__aeabi_ul2f>:
 8000d4c:	ea50 0201 	orrs.w	r2, r0, r1
 8000d50:	bf08      	it	eq
 8000d52:	4770      	bxeq	lr
 8000d54:	f04f 0300 	mov.w	r3, #0
 8000d58:	e00a      	b.n	8000d70 <__aeabi_l2f+0x14>
 8000d5a:	bf00      	nop

08000d5c <__aeabi_l2f>:
 8000d5c:	ea50 0201 	orrs.w	r2, r0, r1
 8000d60:	bf08      	it	eq
 8000d62:	4770      	bxeq	lr
 8000d64:	f011 4300 	ands.w	r3, r1, #2147483648	; 0x80000000
 8000d68:	d502      	bpl.n	8000d70 <__aeabi_l2f+0x14>
 8000d6a:	4240      	negs	r0, r0
 8000d6c:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000d70:	ea5f 0c01 	movs.w	ip, r1
 8000d74:	bf02      	ittt	eq
 8000d76:	4684      	moveq	ip, r0
 8000d78:	4601      	moveq	r1, r0
 8000d7a:	2000      	moveq	r0, #0
 8000d7c:	f043 43b6 	orr.w	r3, r3, #1526726656	; 0x5b000000
 8000d80:	bf08      	it	eq
 8000d82:	f1a3 5380 	subeq.w	r3, r3, #268435456	; 0x10000000
 8000d86:	f5a3 0300 	sub.w	r3, r3, #8388608	; 0x800000
 8000d8a:	fabc f28c 	clz	r2, ip
 8000d8e:	3a08      	subs	r2, #8
 8000d90:	eba3 53c2 	sub.w	r3, r3, r2, lsl #23
 8000d94:	db10      	blt.n	8000db8 <__aeabi_l2f+0x5c>
 8000d96:	fa01 fc02 	lsl.w	ip, r1, r2
 8000d9a:	4463      	add	r3, ip
 8000d9c:	fa00 fc02 	lsl.w	ip, r0, r2
 8000da0:	f1c2 0220 	rsb	r2, r2, #32
 8000da4:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 8000da8:	fa20 f202 	lsr.w	r2, r0, r2
 8000dac:	eb43 0002 	adc.w	r0, r3, r2
 8000db0:	bf08      	it	eq
 8000db2:	f020 0001 	biceq.w	r0, r0, #1
 8000db6:	4770      	bx	lr
 8000db8:	f102 0220 	add.w	r2, r2, #32
 8000dbc:	fa01 fc02 	lsl.w	ip, r1, r2
 8000dc0:	f1c2 0220 	rsb	r2, r2, #32
 8000dc4:	ea50 004c 	orrs.w	r0, r0, ip, lsl #1
 8000dc8:	fa21 f202 	lsr.w	r2, r1, r2
 8000dcc:	eb43 0002 	adc.w	r0, r3, r2
 8000dd0:	bf08      	it	eq
 8000dd2:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 8000dd6:	4770      	bx	lr

08000dd8 <__aeabi_fmul>:
 8000dd8:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000ddc:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
 8000de0:	bf1e      	ittt	ne
 8000de2:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
 8000de6:	ea92 0f0c 	teqne	r2, ip
 8000dea:	ea93 0f0c 	teqne	r3, ip
 8000dee:	d06f      	beq.n	8000ed0 <__aeabi_fmul+0xf8>
 8000df0:	441a      	add	r2, r3
 8000df2:	ea80 0c01 	eor.w	ip, r0, r1
 8000df6:	0240      	lsls	r0, r0, #9
 8000df8:	bf18      	it	ne
 8000dfa:	ea5f 2141 	movsne.w	r1, r1, lsl #9
 8000dfe:	d01e      	beq.n	8000e3e <__aeabi_fmul+0x66>
 8000e00:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 8000e04:	ea43 1050 	orr.w	r0, r3, r0, lsr #5
 8000e08:	ea43 1151 	orr.w	r1, r3, r1, lsr #5
 8000e0c:	fba0 3101 	umull	r3, r1, r0, r1
 8000e10:	f00c 4000 	and.w	r0, ip, #2147483648	; 0x80000000
 8000e14:	f5b1 0f00 	cmp.w	r1, #8388608	; 0x800000
 8000e18:	bf3e      	ittt	cc
 8000e1a:	0049      	lslcc	r1, r1, #1
 8000e1c:	ea41 71d3 	orrcc.w	r1, r1, r3, lsr #31
 8000e20:	005b      	lslcc	r3, r3, #1
 8000e22:	ea40 0001 	orr.w	r0, r0, r1
 8000e26:	f162 027f 	sbc.w	r2, r2, #127	; 0x7f
 8000e2a:	2afd      	cmp	r2, #253	; 0xfd
 8000e2c:	d81d      	bhi.n	8000e6a <__aeabi_fmul+0x92>
 8000e2e:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8000e32:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000e36:	bf08      	it	eq
 8000e38:	f020 0001 	biceq.w	r0, r0, #1
 8000e3c:	4770      	bx	lr
 8000e3e:	f090 0f00 	teq	r0, #0
 8000e42:	f00c 4c00 	and.w	ip, ip, #2147483648	; 0x80000000
 8000e46:	bf08      	it	eq
 8000e48:	0249      	lsleq	r1, r1, #9
 8000e4a:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
 8000e4e:	ea40 2051 	orr.w	r0, r0, r1, lsr #9
 8000e52:	3a7f      	subs	r2, #127	; 0x7f
 8000e54:	bfc2      	ittt	gt
 8000e56:	f1d2 03ff 	rsbsgt	r3, r2, #255	; 0xff
 8000e5a:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
 8000e5e:	4770      	bxgt	lr
 8000e60:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000e64:	f04f 0300 	mov.w	r3, #0
 8000e68:	3a01      	subs	r2, #1
 8000e6a:	dc5d      	bgt.n	8000f28 <__aeabi_fmul+0x150>
 8000e6c:	f112 0f19 	cmn.w	r2, #25
 8000e70:	bfdc      	itt	le
 8000e72:	f000 4000 	andle.w	r0, r0, #2147483648	; 0x80000000
 8000e76:	4770      	bxle	lr
 8000e78:	f1c2 0200 	rsb	r2, r2, #0
 8000e7c:	0041      	lsls	r1, r0, #1
 8000e7e:	fa21 f102 	lsr.w	r1, r1, r2
 8000e82:	f1c2 0220 	rsb	r2, r2, #32
 8000e86:	fa00 fc02 	lsl.w	ip, r0, r2
 8000e8a:	ea5f 0031 	movs.w	r0, r1, rrx
 8000e8e:	f140 0000 	adc.w	r0, r0, #0
 8000e92:	ea53 034c 	orrs.w	r3, r3, ip, lsl #1
 8000e96:	bf08      	it	eq
 8000e98:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 8000e9c:	4770      	bx	lr
 8000e9e:	f092 0f00 	teq	r2, #0
 8000ea2:	f000 4c00 	and.w	ip, r0, #2147483648	; 0x80000000
 8000ea6:	bf02      	ittt	eq
 8000ea8:	0040      	lsleq	r0, r0, #1
 8000eaa:	f410 0f00 	tsteq.w	r0, #8388608	; 0x800000
 8000eae:	3a01      	subeq	r2, #1
 8000eb0:	d0f9      	beq.n	8000ea6 <__aeabi_fmul+0xce>
 8000eb2:	ea40 000c 	orr.w	r0, r0, ip
 8000eb6:	f093 0f00 	teq	r3, #0
 8000eba:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000ebe:	bf02      	ittt	eq
 8000ec0:	0049      	lsleq	r1, r1, #1
 8000ec2:	f411 0f00 	tsteq.w	r1, #8388608	; 0x800000
 8000ec6:	3b01      	subeq	r3, #1
 8000ec8:	d0f9      	beq.n	8000ebe <__aeabi_fmul+0xe6>
 8000eca:	ea41 010c 	orr.w	r1, r1, ip
 8000ece:	e78f      	b.n	8000df0 <__aeabi_fmul+0x18>
 8000ed0:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
 8000ed4:	ea92 0f0c 	teq	r2, ip
 8000ed8:	bf18      	it	ne
 8000eda:	ea93 0f0c 	teqne	r3, ip
 8000ede:	d00a      	beq.n	8000ef6 <__aeabi_fmul+0x11e>
 8000ee0:	f030 4c00 	bics.w	ip, r0, #2147483648	; 0x80000000
 8000ee4:	bf18      	it	ne
 8000ee6:	f031 4c00 	bicsne.w	ip, r1, #2147483648	; 0x80000000
 8000eea:	d1d8      	bne.n	8000e9e <__aeabi_fmul+0xc6>
 8000eec:	ea80 0001 	eor.w	r0, r0, r1
 8000ef0:	f000 4000 	and.w	r0, r0, #2147483648	; 0x80000000
 8000ef4:	4770      	bx	lr
 8000ef6:	f090 0f00 	teq	r0, #0
 8000efa:	bf17      	itett	ne
 8000efc:	f090 4f00 	teqne	r0, #2147483648	; 0x80000000
 8000f00:	4608      	moveq	r0, r1
 8000f02:	f091 0f00 	teqne	r1, #0
 8000f06:	f091 4f00 	teqne	r1, #2147483648	; 0x80000000
 8000f0a:	d014      	beq.n	8000f36 <__aeabi_fmul+0x15e>
 8000f0c:	ea92 0f0c 	teq	r2, ip
 8000f10:	d101      	bne.n	8000f16 <__aeabi_fmul+0x13e>
 8000f12:	0242      	lsls	r2, r0, #9
 8000f14:	d10f      	bne.n	8000f36 <__aeabi_fmul+0x15e>
 8000f16:	ea93 0f0c 	teq	r3, ip
 8000f1a:	d103      	bne.n	8000f24 <__aeabi_fmul+0x14c>
 8000f1c:	024b      	lsls	r3, r1, #9
 8000f1e:	bf18      	it	ne
 8000f20:	4608      	movne	r0, r1
 8000f22:	d108      	bne.n	8000f36 <__aeabi_fmul+0x15e>
 8000f24:	ea80 0001 	eor.w	r0, r0, r1
 8000f28:	f000 4000 	and.w	r0, r0, #2147483648	; 0x80000000
 8000f2c:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000f30:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000f34:	4770      	bx	lr
 8000f36:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000f3a:	f440 0040 	orr.w	r0, r0, #12582912	; 0xc00000
 8000f3e:	4770      	bx	lr

08000f40 <__aeabi_fdiv>:
 8000f40:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000f44:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
 8000f48:	bf1e      	ittt	ne
 8000f4a:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
 8000f4e:	ea92 0f0c 	teqne	r2, ip
 8000f52:	ea93 0f0c 	teqne	r3, ip
 8000f56:	d069      	beq.n	800102c <__aeabi_fdiv+0xec>
 8000f58:	eba2 0203 	sub.w	r2, r2, r3
 8000f5c:	ea80 0c01 	eor.w	ip, r0, r1
 8000f60:	0249      	lsls	r1, r1, #9
 8000f62:	ea4f 2040 	mov.w	r0, r0, lsl #9
 8000f66:	d037      	beq.n	8000fd8 <__aeabi_fdiv+0x98>
 8000f68:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
 8000f6c:	ea43 1111 	orr.w	r1, r3, r1, lsr #4
 8000f70:	ea43 1310 	orr.w	r3, r3, r0, lsr #4
 8000f74:	f00c 4000 	and.w	r0, ip, #2147483648	; 0x80000000
 8000f78:	428b      	cmp	r3, r1
 8000f7a:	bf38      	it	cc
 8000f7c:	005b      	lslcc	r3, r3, #1
 8000f7e:	f142 027d 	adc.w	r2, r2, #125	; 0x7d
 8000f82:	f44f 0c00 	mov.w	ip, #8388608	; 0x800000
 8000f86:	428b      	cmp	r3, r1
 8000f88:	bf24      	itt	cs
 8000f8a:	1a5b      	subcs	r3, r3, r1
 8000f8c:	ea40 000c 	orrcs.w	r0, r0, ip
 8000f90:	ebb3 0f51 	cmp.w	r3, r1, lsr #1
 8000f94:	bf24      	itt	cs
 8000f96:	eba3 0351 	subcs.w	r3, r3, r1, lsr #1
 8000f9a:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000f9e:	ebb3 0f91 	cmp.w	r3, r1, lsr #2
 8000fa2:	bf24      	itt	cs
 8000fa4:	eba3 0391 	subcs.w	r3, r3, r1, lsr #2
 8000fa8:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000fac:	ebb3 0fd1 	cmp.w	r3, r1, lsr #3
 8000fb0:	bf24      	itt	cs
 8000fb2:	eba3 03d1 	subcs.w	r3, r3, r1, lsr #3
 8000fb6:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000fba:	011b      	lsls	r3, r3, #4
 8000fbc:	bf18      	it	ne
 8000fbe:	ea5f 1c1c 	movsne.w	ip, ip, lsr #4
 8000fc2:	d1e0      	bne.n	8000f86 <__aeabi_fdiv+0x46>
 8000fc4:	2afd      	cmp	r2, #253	; 0xfd
 8000fc6:	f63f af50 	bhi.w	8000e6a <__aeabi_fmul+0x92>
 8000fca:	428b      	cmp	r3, r1
 8000fcc:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000fd0:	bf08      	it	eq
 8000fd2:	f020 0001 	biceq.w	r0, r0, #1
 8000fd6:	4770      	bx	lr
 8000fd8:	f00c 4c00 	and.w	ip, ip, #2147483648	; 0x80000000
 8000fdc:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
 8000fe0:	327f      	adds	r2, #127	; 0x7f
 8000fe2:	bfc2      	ittt	gt
 8000fe4:	f1d2 03ff 	rsbsgt	r3, r2, #255	; 0xff
 8000fe8:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
 8000fec:	4770      	bxgt	lr
 8000fee:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000ff2:	f04f 0300 	mov.w	r3, #0
 8000ff6:	3a01      	subs	r2, #1
 8000ff8:	e737      	b.n	8000e6a <__aeabi_fmul+0x92>
 8000ffa:	f092 0f00 	teq	r2, #0
 8000ffe:	f000 4c00 	and.w	ip, r0, #2147483648	; 0x80000000
 8001002:	bf02      	ittt	eq
 8001004:	0040      	lsleq	r0, r0, #1
 8001006:	f410 0f00 	tsteq.w	r0, #8388608	; 0x800000
 800100a:	3a01      	subeq	r2, #1
 800100c:	d0f9      	beq.n	8001002 <__aeabi_fdiv+0xc2>
 800100e:	ea40 000c 	orr.w	r0, r0, ip
 8001012:	f093 0f00 	teq	r3, #0
 8001016:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 800101a:	bf02      	ittt	eq
 800101c:	0049      	lsleq	r1, r1, #1
 800101e:	f411 0f00 	tsteq.w	r1, #8388608	; 0x800000
 8001022:	3b01      	subeq	r3, #1
 8001024:	d0f9      	beq.n	800101a <__aeabi_fdiv+0xda>
 8001026:	ea41 010c 	orr.w	r1, r1, ip
 800102a:	e795      	b.n	8000f58 <__aeabi_fdiv+0x18>
 800102c:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
 8001030:	ea92 0f0c 	teq	r2, ip
 8001034:	d108      	bne.n	8001048 <__aeabi_fdiv+0x108>
 8001036:	0242      	lsls	r2, r0, #9
 8001038:	f47f af7d 	bne.w	8000f36 <__aeabi_fmul+0x15e>
 800103c:	ea93 0f0c 	teq	r3, ip
 8001040:	f47f af70 	bne.w	8000f24 <__aeabi_fmul+0x14c>
 8001044:	4608      	mov	r0, r1
 8001046:	e776      	b.n	8000f36 <__aeabi_fmul+0x15e>
 8001048:	ea93 0f0c 	teq	r3, ip
 800104c:	d104      	bne.n	8001058 <__aeabi_fdiv+0x118>
 800104e:	024b      	lsls	r3, r1, #9
 8001050:	f43f af4c 	beq.w	8000eec <__aeabi_fmul+0x114>
 8001054:	4608      	mov	r0, r1
 8001056:	e76e      	b.n	8000f36 <__aeabi_fmul+0x15e>
 8001058:	f030 4c00 	bics.w	ip, r0, #2147483648	; 0x80000000
 800105c:	bf18      	it	ne
 800105e:	f031 4c00 	bicsne.w	ip, r1, #2147483648	; 0x80000000
 8001062:	d1ca      	bne.n	8000ffa <__aeabi_fdiv+0xba>
 8001064:	f030 4200 	bics.w	r2, r0, #2147483648	; 0x80000000
 8001068:	f47f af5c 	bne.w	8000f24 <__aeabi_fmul+0x14c>
 800106c:	f031 4300 	bics.w	r3, r1, #2147483648	; 0x80000000
 8001070:	f47f af3c 	bne.w	8000eec <__aeabi_fmul+0x114>
 8001074:	e75f      	b.n	8000f36 <__aeabi_fmul+0x15e>
 8001076:	bf00      	nop

08001078 <__gesf2>:
 8001078:	f04f 3cff 	mov.w	ip, #4294967295
 800107c:	e006      	b.n	800108c <__cmpsf2+0x4>
 800107e:	bf00      	nop

08001080 <__lesf2>:
 8001080:	f04f 0c01 	mov.w	ip, #1
 8001084:	e002      	b.n	800108c <__cmpsf2+0x4>
 8001086:	bf00      	nop

08001088 <__cmpsf2>:
 8001088:	f04f 0c01 	mov.w	ip, #1
 800108c:	f84d cd04 	str.w	ip, [sp, #-4]!
 8001090:	ea4f 0240 	mov.w	r2, r0, lsl #1
 8001094:	ea4f 0341 	mov.w	r3, r1, lsl #1
 8001098:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 800109c:	bf18      	it	ne
 800109e:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 80010a2:	d011      	beq.n	80010c8 <__cmpsf2+0x40>
 80010a4:	b001      	add	sp, #4
 80010a6:	ea52 0c53 	orrs.w	ip, r2, r3, lsr #1
 80010aa:	bf18      	it	ne
 80010ac:	ea90 0f01 	teqne	r0, r1
 80010b0:	bf58      	it	pl
 80010b2:	ebb2 0003 	subspl.w	r0, r2, r3
 80010b6:	bf88      	it	hi
 80010b8:	17c8      	asrhi	r0, r1, #31
 80010ba:	bf38      	it	cc
 80010bc:	ea6f 70e1 	mvncc.w	r0, r1, asr #31
 80010c0:	bf18      	it	ne
 80010c2:	f040 0001 	orrne.w	r0, r0, #1
 80010c6:	4770      	bx	lr
 80010c8:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 80010cc:	d102      	bne.n	80010d4 <__cmpsf2+0x4c>
 80010ce:	ea5f 2c40 	movs.w	ip, r0, lsl #9
 80010d2:	d105      	bne.n	80010e0 <__cmpsf2+0x58>
 80010d4:	ea7f 6c23 	mvns.w	ip, r3, asr #24
 80010d8:	d1e4      	bne.n	80010a4 <__cmpsf2+0x1c>
 80010da:	ea5f 2c41 	movs.w	ip, r1, lsl #9
 80010de:	d0e1      	beq.n	80010a4 <__cmpsf2+0x1c>
 80010e0:	f85d 0b04 	ldr.w	r0, [sp], #4
 80010e4:	4770      	bx	lr
 80010e6:	bf00      	nop

080010e8 <__aeabi_cfrcmple>:
 80010e8:	4684      	mov	ip, r0
 80010ea:	4608      	mov	r0, r1
 80010ec:	4661      	mov	r1, ip
 80010ee:	e7ff      	b.n	80010f0 <__aeabi_cfcmpeq>

080010f0 <__aeabi_cfcmpeq>:
 80010f0:	b50f      	push	{r0, r1, r2, r3, lr}
 80010f2:	f7ff ffc9 	bl	8001088 <__cmpsf2>
 80010f6:	2800      	cmp	r0, #0
 80010f8:	bf48      	it	mi
 80010fa:	f110 0f00 	cmnmi.w	r0, #0
 80010fe:	bd0f      	pop	{r0, r1, r2, r3, pc}

08001100 <__aeabi_fcmpeq>:
 8001100:	f84d ed08 	str.w	lr, [sp, #-8]!
 8001104:	f7ff fff4 	bl	80010f0 <__aeabi_cfcmpeq>
 8001108:	bf0c      	ite	eq
 800110a:	2001      	moveq	r0, #1
 800110c:	2000      	movne	r0, #0
 800110e:	f85d fb08 	ldr.w	pc, [sp], #8
 8001112:	bf00      	nop

08001114 <__aeabi_fcmplt>:
 8001114:	f84d ed08 	str.w	lr, [sp, #-8]!
 8001118:	f7ff ffea 	bl	80010f0 <__aeabi_cfcmpeq>
 800111c:	bf34      	ite	cc
 800111e:	2001      	movcc	r0, #1
 8001120:	2000      	movcs	r0, #0
 8001122:	f85d fb08 	ldr.w	pc, [sp], #8
 8001126:	bf00      	nop

08001128 <__aeabi_fcmple>:
 8001128:	f84d ed08 	str.w	lr, [sp, #-8]!
 800112c:	f7ff ffe0 	bl	80010f0 <__aeabi_cfcmpeq>
 8001130:	bf94      	ite	ls
 8001132:	2001      	movls	r0, #1
 8001134:	2000      	movhi	r0, #0
 8001136:	f85d fb08 	ldr.w	pc, [sp], #8
 800113a:	bf00      	nop

0800113c <__aeabi_fcmpge>:
 800113c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8001140:	f7ff ffd2 	bl	80010e8 <__aeabi_cfrcmple>
 8001144:	bf94      	ite	ls
 8001146:	2001      	movls	r0, #1
 8001148:	2000      	movhi	r0, #0
 800114a:	f85d fb08 	ldr.w	pc, [sp], #8
 800114e:	bf00      	nop

08001150 <__aeabi_fcmpgt>:
 8001150:	f84d ed08 	str.w	lr, [sp, #-8]!
 8001154:	f7ff ffc8 	bl	80010e8 <__aeabi_cfrcmple>
 8001158:	bf34      	ite	cc
 800115a:	2001      	movcc	r0, #1
 800115c:	2000      	movcs	r0, #0
 800115e:	f85d fb08 	ldr.w	pc, [sp], #8
 8001162:	bf00      	nop

08001164 <__aeabi_f2iz>:
 8001164:	ea4f 0240 	mov.w	r2, r0, lsl #1
 8001168:	f1b2 4ffe 	cmp.w	r2, #2130706432	; 0x7f000000
 800116c:	d30f      	bcc.n	800118e <__aeabi_f2iz+0x2a>
 800116e:	f04f 039e 	mov.w	r3, #158	; 0x9e
 8001172:	ebb3 6212 	subs.w	r2, r3, r2, lsr #24
 8001176:	d90d      	bls.n	8001194 <__aeabi_f2iz+0x30>
 8001178:	ea4f 2300 	mov.w	r3, r0, lsl #8
 800117c:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8001180:	f010 4f00 	tst.w	r0, #2147483648	; 0x80000000
 8001184:	fa23 f002 	lsr.w	r0, r3, r2
 8001188:	bf18      	it	ne
 800118a:	4240      	negne	r0, r0
 800118c:	4770      	bx	lr
 800118e:	f04f 0000 	mov.w	r0, #0
 8001192:	4770      	bx	lr
 8001194:	f112 0f61 	cmn.w	r2, #97	; 0x61
 8001198:	d101      	bne.n	800119e <__aeabi_f2iz+0x3a>
 800119a:	0242      	lsls	r2, r0, #9
 800119c:	d105      	bne.n	80011aa <__aeabi_f2iz+0x46>
 800119e:	f010 4000 	ands.w	r0, r0, #2147483648	; 0x80000000
 80011a2:	bf08      	it	eq
 80011a4:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 80011a8:	4770      	bx	lr
 80011aa:	f04f 0000 	mov.w	r0, #0
 80011ae:	4770      	bx	lr

080011b0 <__aeabi_uldivmod>:
 80011b0:	b953      	cbnz	r3, 80011c8 <__aeabi_uldivmod+0x18>
 80011b2:	b94a      	cbnz	r2, 80011c8 <__aeabi_uldivmod+0x18>
 80011b4:	2900      	cmp	r1, #0
 80011b6:	bf08      	it	eq
 80011b8:	2800      	cmpeq	r0, #0
 80011ba:	bf1c      	itt	ne
 80011bc:	f04f 31ff 	movne.w	r1, #4294967295
 80011c0:	f04f 30ff 	movne.w	r0, #4294967295
 80011c4:	f000 b97a 	b.w	80014bc <__aeabi_idiv0>
 80011c8:	f1ad 0c08 	sub.w	ip, sp, #8
 80011cc:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80011d0:	f000 f806 	bl	80011e0 <__udivmoddi4>
 80011d4:	f8dd e004 	ldr.w	lr, [sp, #4]
 80011d8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80011dc:	b004      	add	sp, #16
 80011de:	4770      	bx	lr

080011e0 <__udivmoddi4>:
 80011e0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80011e4:	468c      	mov	ip, r1
 80011e6:	460e      	mov	r6, r1
 80011e8:	4604      	mov	r4, r0
 80011ea:	9d08      	ldr	r5, [sp, #32]
 80011ec:	2b00      	cmp	r3, #0
 80011ee:	d150      	bne.n	8001292 <__udivmoddi4+0xb2>
 80011f0:	428a      	cmp	r2, r1
 80011f2:	4617      	mov	r7, r2
 80011f4:	d96c      	bls.n	80012d0 <__udivmoddi4+0xf0>
 80011f6:	fab2 fe82 	clz	lr, r2
 80011fa:	f1be 0f00 	cmp.w	lr, #0
 80011fe:	d00b      	beq.n	8001218 <__udivmoddi4+0x38>
 8001200:	f1ce 0c20 	rsb	ip, lr, #32
 8001204:	fa01 f60e 	lsl.w	r6, r1, lr
 8001208:	fa20 fc0c 	lsr.w	ip, r0, ip
 800120c:	fa02 f70e 	lsl.w	r7, r2, lr
 8001210:	ea4c 0c06 	orr.w	ip, ip, r6
 8001214:	fa00 f40e 	lsl.w	r4, r0, lr
 8001218:	0c3a      	lsrs	r2, r7, #16
 800121a:	fbbc f9f2 	udiv	r9, ip, r2
 800121e:	b2bb      	uxth	r3, r7
 8001220:	fb02 cc19 	mls	ip, r2, r9, ip
 8001224:	fb09 fa03 	mul.w	sl, r9, r3
 8001228:	ea4f 4814 	mov.w	r8, r4, lsr #16
 800122c:	ea48 460c 	orr.w	r6, r8, ip, lsl #16
 8001230:	45b2      	cmp	sl, r6
 8001232:	d90a      	bls.n	800124a <__udivmoddi4+0x6a>
 8001234:	19f6      	adds	r6, r6, r7
 8001236:	f109 31ff 	add.w	r1, r9, #4294967295
 800123a:	f080 8125 	bcs.w	8001488 <__udivmoddi4+0x2a8>
 800123e:	45b2      	cmp	sl, r6
 8001240:	f240 8122 	bls.w	8001488 <__udivmoddi4+0x2a8>
 8001244:	f1a9 0902 	sub.w	r9, r9, #2
 8001248:	443e      	add	r6, r7
 800124a:	eba6 060a 	sub.w	r6, r6, sl
 800124e:	fbb6 f0f2 	udiv	r0, r6, r2
 8001252:	fb02 6610 	mls	r6, r2, r0, r6
 8001256:	fb00 f303 	mul.w	r3, r0, r3
 800125a:	b2a4      	uxth	r4, r4
 800125c:	ea44 4406 	orr.w	r4, r4, r6, lsl #16
 8001260:	42a3      	cmp	r3, r4
 8001262:	d909      	bls.n	8001278 <__udivmoddi4+0x98>
 8001264:	19e4      	adds	r4, r4, r7
 8001266:	f100 32ff 	add.w	r2, r0, #4294967295
 800126a:	f080 810b 	bcs.w	8001484 <__udivmoddi4+0x2a4>
 800126e:	42a3      	cmp	r3, r4
 8001270:	f240 8108 	bls.w	8001484 <__udivmoddi4+0x2a4>
 8001274:	3802      	subs	r0, #2
 8001276:	443c      	add	r4, r7
 8001278:	2100      	movs	r1, #0
 800127a:	1ae4      	subs	r4, r4, r3
 800127c:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 8001280:	2d00      	cmp	r5, #0
 8001282:	d062      	beq.n	800134a <__udivmoddi4+0x16a>
 8001284:	2300      	movs	r3, #0
 8001286:	fa24 f40e 	lsr.w	r4, r4, lr
 800128a:	602c      	str	r4, [r5, #0]
 800128c:	606b      	str	r3, [r5, #4]
 800128e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8001292:	428b      	cmp	r3, r1
 8001294:	d907      	bls.n	80012a6 <__udivmoddi4+0xc6>
 8001296:	2d00      	cmp	r5, #0
 8001298:	d055      	beq.n	8001346 <__udivmoddi4+0x166>
 800129a:	2100      	movs	r1, #0
 800129c:	e885 0041 	stmia.w	r5, {r0, r6}
 80012a0:	4608      	mov	r0, r1
 80012a2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80012a6:	fab3 f183 	clz	r1, r3
 80012aa:	2900      	cmp	r1, #0
 80012ac:	f040 808f 	bne.w	80013ce <__udivmoddi4+0x1ee>
 80012b0:	42b3      	cmp	r3, r6
 80012b2:	d302      	bcc.n	80012ba <__udivmoddi4+0xda>
 80012b4:	4282      	cmp	r2, r0
 80012b6:	f200 80fc 	bhi.w	80014b2 <__udivmoddi4+0x2d2>
 80012ba:	1a84      	subs	r4, r0, r2
 80012bc:	eb66 0603 	sbc.w	r6, r6, r3
 80012c0:	2001      	movs	r0, #1
 80012c2:	46b4      	mov	ip, r6
 80012c4:	2d00      	cmp	r5, #0
 80012c6:	d040      	beq.n	800134a <__udivmoddi4+0x16a>
 80012c8:	e885 1010 	stmia.w	r5, {r4, ip}
 80012cc:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80012d0:	b912      	cbnz	r2, 80012d8 <__udivmoddi4+0xf8>
 80012d2:	2701      	movs	r7, #1
 80012d4:	fbb7 f7f2 	udiv	r7, r7, r2
 80012d8:	fab7 fe87 	clz	lr, r7
 80012dc:	f1be 0f00 	cmp.w	lr, #0
 80012e0:	d135      	bne.n	800134e <__udivmoddi4+0x16e>
 80012e2:	2101      	movs	r1, #1
 80012e4:	1bf6      	subs	r6, r6, r7
 80012e6:	ea4f 4c17 	mov.w	ip, r7, lsr #16
 80012ea:	fa1f f887 	uxth.w	r8, r7
 80012ee:	fbb6 f2fc 	udiv	r2, r6, ip
 80012f2:	fb0c 6612 	mls	r6, ip, r2, r6
 80012f6:	fb08 f002 	mul.w	r0, r8, r2
 80012fa:	0c23      	lsrs	r3, r4, #16
 80012fc:	ea43 4606 	orr.w	r6, r3, r6, lsl #16
 8001300:	42b0      	cmp	r0, r6
 8001302:	d907      	bls.n	8001314 <__udivmoddi4+0x134>
 8001304:	19f6      	adds	r6, r6, r7
 8001306:	f102 33ff 	add.w	r3, r2, #4294967295
 800130a:	d202      	bcs.n	8001312 <__udivmoddi4+0x132>
 800130c:	42b0      	cmp	r0, r6
 800130e:	f200 80d2 	bhi.w	80014b6 <__udivmoddi4+0x2d6>
 8001312:	461a      	mov	r2, r3
 8001314:	1a36      	subs	r6, r6, r0
 8001316:	fbb6 f0fc 	udiv	r0, r6, ip
 800131a:	fb0c 6610 	mls	r6, ip, r0, r6
 800131e:	fb08 f800 	mul.w	r8, r8, r0
 8001322:	b2a3      	uxth	r3, r4
 8001324:	ea43 4406 	orr.w	r4, r3, r6, lsl #16
 8001328:	45a0      	cmp	r8, r4
 800132a:	d907      	bls.n	800133c <__udivmoddi4+0x15c>
 800132c:	19e4      	adds	r4, r4, r7
 800132e:	f100 33ff 	add.w	r3, r0, #4294967295
 8001332:	d202      	bcs.n	800133a <__udivmoddi4+0x15a>
 8001334:	45a0      	cmp	r8, r4
 8001336:	f200 80b9 	bhi.w	80014ac <__udivmoddi4+0x2cc>
 800133a:	4618      	mov	r0, r3
 800133c:	eba4 0408 	sub.w	r4, r4, r8
 8001340:	ea40 4002 	orr.w	r0, r0, r2, lsl #16
 8001344:	e79c      	b.n	8001280 <__udivmoddi4+0xa0>
 8001346:	4629      	mov	r1, r5
 8001348:	4628      	mov	r0, r5
 800134a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800134e:	fa07 f70e 	lsl.w	r7, r7, lr
 8001352:	f1ce 0320 	rsb	r3, lr, #32
 8001356:	fa26 f203 	lsr.w	r2, r6, r3
 800135a:	ea4f 4c17 	mov.w	ip, r7, lsr #16
 800135e:	fbb2 f1fc 	udiv	r1, r2, ip
 8001362:	fa1f f887 	uxth.w	r8, r7
 8001366:	fb0c 2211 	mls	r2, ip, r1, r2
 800136a:	fa06 f60e 	lsl.w	r6, r6, lr
 800136e:	fa20 f303 	lsr.w	r3, r0, r3
 8001372:	fb01 f908 	mul.w	r9, r1, r8
 8001376:	4333      	orrs	r3, r6
 8001378:	0c1e      	lsrs	r6, r3, #16
 800137a:	ea46 4602 	orr.w	r6, r6, r2, lsl #16
 800137e:	45b1      	cmp	r9, r6
 8001380:	fa00 f40e 	lsl.w	r4, r0, lr
 8001384:	d909      	bls.n	800139a <__udivmoddi4+0x1ba>
 8001386:	19f6      	adds	r6, r6, r7
 8001388:	f101 32ff 	add.w	r2, r1, #4294967295
 800138c:	f080 808c 	bcs.w	80014a8 <__udivmoddi4+0x2c8>
 8001390:	45b1      	cmp	r9, r6
 8001392:	f240 8089 	bls.w	80014a8 <__udivmoddi4+0x2c8>
 8001396:	3902      	subs	r1, #2
 8001398:	443e      	add	r6, r7
 800139a:	eba6 0609 	sub.w	r6, r6, r9
 800139e:	fbb6 f0fc 	udiv	r0, r6, ip
 80013a2:	fb0c 6210 	mls	r2, ip, r0, r6
 80013a6:	fb00 f908 	mul.w	r9, r0, r8
 80013aa:	b29e      	uxth	r6, r3
 80013ac:	ea46 4602 	orr.w	r6, r6, r2, lsl #16
 80013b0:	45b1      	cmp	r9, r6
 80013b2:	d907      	bls.n	80013c4 <__udivmoddi4+0x1e4>
 80013b4:	19f6      	adds	r6, r6, r7
 80013b6:	f100 33ff 	add.w	r3, r0, #4294967295
 80013ba:	d271      	bcs.n	80014a0 <__udivmoddi4+0x2c0>
 80013bc:	45b1      	cmp	r9, r6
 80013be:	d96f      	bls.n	80014a0 <__udivmoddi4+0x2c0>
 80013c0:	3802      	subs	r0, #2
 80013c2:	443e      	add	r6, r7
 80013c4:	eba6 0609 	sub.w	r6, r6, r9
 80013c8:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 80013cc:	e78f      	b.n	80012ee <__udivmoddi4+0x10e>
 80013ce:	f1c1 0720 	rsb	r7, r1, #32
 80013d2:	fa22 f807 	lsr.w	r8, r2, r7
 80013d6:	408b      	lsls	r3, r1
 80013d8:	ea48 0303 	orr.w	r3, r8, r3
 80013dc:	fa26 f407 	lsr.w	r4, r6, r7
 80013e0:	ea4f 4e13 	mov.w	lr, r3, lsr #16
 80013e4:	fbb4 f9fe 	udiv	r9, r4, lr
 80013e8:	fa1f fc83 	uxth.w	ip, r3
 80013ec:	fb0e 4419 	mls	r4, lr, r9, r4
 80013f0:	408e      	lsls	r6, r1
 80013f2:	fa20 f807 	lsr.w	r8, r0, r7
 80013f6:	fb09 fa0c 	mul.w	sl, r9, ip
 80013fa:	ea48 0806 	orr.w	r8, r8, r6
 80013fe:	ea4f 4618 	mov.w	r6, r8, lsr #16
 8001402:	ea46 4404 	orr.w	r4, r6, r4, lsl #16
 8001406:	45a2      	cmp	sl, r4
 8001408:	fa02 f201 	lsl.w	r2, r2, r1
 800140c:	fa00 f601 	lsl.w	r6, r0, r1
 8001410:	d908      	bls.n	8001424 <__udivmoddi4+0x244>
 8001412:	18e4      	adds	r4, r4, r3
 8001414:	f109 30ff 	add.w	r0, r9, #4294967295
 8001418:	d244      	bcs.n	80014a4 <__udivmoddi4+0x2c4>
 800141a:	45a2      	cmp	sl, r4
 800141c:	d942      	bls.n	80014a4 <__udivmoddi4+0x2c4>
 800141e:	f1a9 0902 	sub.w	r9, r9, #2
 8001422:	441c      	add	r4, r3
 8001424:	eba4 040a 	sub.w	r4, r4, sl
 8001428:	fbb4 f0fe 	udiv	r0, r4, lr
 800142c:	fb0e 4410 	mls	r4, lr, r0, r4
 8001430:	fb00 fc0c 	mul.w	ip, r0, ip
 8001434:	fa1f f888 	uxth.w	r8, r8
 8001438:	ea48 4404 	orr.w	r4, r8, r4, lsl #16
 800143c:	45a4      	cmp	ip, r4
 800143e:	d907      	bls.n	8001450 <__udivmoddi4+0x270>
 8001440:	18e4      	adds	r4, r4, r3
 8001442:	f100 3eff 	add.w	lr, r0, #4294967295
 8001446:	d229      	bcs.n	800149c <__udivmoddi4+0x2bc>
 8001448:	45a4      	cmp	ip, r4
 800144a:	d927      	bls.n	800149c <__udivmoddi4+0x2bc>
 800144c:	3802      	subs	r0, #2
 800144e:	441c      	add	r4, r3
 8001450:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 8001454:	fba0 8902 	umull	r8, r9, r0, r2
 8001458:	eba4 0c0c 	sub.w	ip, r4, ip
 800145c:	45cc      	cmp	ip, r9
 800145e:	46c2      	mov	sl, r8
 8001460:	46ce      	mov	lr, r9
 8001462:	d315      	bcc.n	8001490 <__udivmoddi4+0x2b0>
 8001464:	d012      	beq.n	800148c <__udivmoddi4+0x2ac>
 8001466:	b155      	cbz	r5, 800147e <__udivmoddi4+0x29e>
 8001468:	ebb6 030a 	subs.w	r3, r6, sl
 800146c:	eb6c 060e 	sbc.w	r6, ip, lr
 8001470:	fa06 f707 	lsl.w	r7, r6, r7
 8001474:	40cb      	lsrs	r3, r1
 8001476:	431f      	orrs	r7, r3
 8001478:	40ce      	lsrs	r6, r1
 800147a:	602f      	str	r7, [r5, #0]
 800147c:	606e      	str	r6, [r5, #4]
 800147e:	2100      	movs	r1, #0
 8001480:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8001484:	4610      	mov	r0, r2
 8001486:	e6f7      	b.n	8001278 <__udivmoddi4+0x98>
 8001488:	4689      	mov	r9, r1
 800148a:	e6de      	b.n	800124a <__udivmoddi4+0x6a>
 800148c:	4546      	cmp	r6, r8
 800148e:	d2ea      	bcs.n	8001466 <__udivmoddi4+0x286>
 8001490:	ebb8 0a02 	subs.w	sl, r8, r2
 8001494:	eb69 0e03 	sbc.w	lr, r9, r3
 8001498:	3801      	subs	r0, #1
 800149a:	e7e4      	b.n	8001466 <__udivmoddi4+0x286>
 800149c:	4670      	mov	r0, lr
 800149e:	e7d7      	b.n	8001450 <__udivmoddi4+0x270>
 80014a0:	4618      	mov	r0, r3
 80014a2:	e78f      	b.n	80013c4 <__udivmoddi4+0x1e4>
 80014a4:	4681      	mov	r9, r0
 80014a6:	e7bd      	b.n	8001424 <__udivmoddi4+0x244>
 80014a8:	4611      	mov	r1, r2
 80014aa:	e776      	b.n	800139a <__udivmoddi4+0x1ba>
 80014ac:	3802      	subs	r0, #2
 80014ae:	443c      	add	r4, r7
 80014b0:	e744      	b.n	800133c <__udivmoddi4+0x15c>
 80014b2:	4608      	mov	r0, r1
 80014b4:	e706      	b.n	80012c4 <__udivmoddi4+0xe4>
 80014b6:	3a02      	subs	r2, #2
 80014b8:	443e      	add	r6, r7
 80014ba:	e72b      	b.n	8001314 <__udivmoddi4+0x134>

080014bc <__aeabi_idiv0>:
 80014bc:	4770      	bx	lr
 80014be:	bf00      	nop

080014c0 <ADC_Init>:
}
//

//    ( -  )
void ADC_Init(void)
{
 80014c0:	b480      	push	{r7}
 80014c2:	af00      	add	r7, sp, #0
	//     
	RCC->CFGR &= ~RCC_CFGR_ADCPRE;
 80014c4:	4a3e      	ldr	r2, [pc, #248]	; (80015c0 <ADC_Init+0x100>)
 80014c6:	4b3e      	ldr	r3, [pc, #248]	; (80015c0 <ADC_Init+0x100>)
 80014c8:	685b      	ldr	r3, [r3, #4]
 80014ca:	f423 4340 	bic.w	r3, r3, #49152	; 0xc000
 80014ce:	6053      	str	r3, [r2, #4]
	RCC->CFGR |= RCC_CFGR_ADCPRE_DIV2;
 80014d0:	4a3b      	ldr	r2, [pc, #236]	; (80015c0 <ADC_Init+0x100>)
 80014d2:	4b3b      	ldr	r3, [pc, #236]	; (80015c0 <ADC_Init+0x100>)
 80014d4:	685b      	ldr	r3, [r3, #4]
 80014d6:	6053      	str	r3, [r2, #4]
	
	//    
	RCC->APB2ENR |= RCC_APB2ENR_ADC1EN;
 80014d8:	4a39      	ldr	r2, [pc, #228]	; (80015c0 <ADC_Init+0x100>)
 80014da:	4b39      	ldr	r3, [pc, #228]	; (80015c0 <ADC_Init+0x100>)
 80014dc:	699b      	ldr	r3, [r3, #24]
 80014de:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 80014e2:	6193      	str	r3, [r2, #24]
  
	//     
	ADC1->SR = 0;
 80014e4:	4b37      	ldr	r3, [pc, #220]	; (80015c4 <ADC_Init+0x104>)
 80014e6:	2200      	movs	r2, #0
 80014e8:	601a      	str	r2, [r3, #0]
	
	ADC1->CR1 = 0;
 80014ea:	4b36      	ldr	r3, [pc, #216]	; (80015c4 <ADC_Init+0x104>)
 80014ec:	2200      	movs	r2, #0
 80014ee:	605a      	str	r2, [r3, #4]
	ADC1->CR2 = 0;
 80014f0:	4b34      	ldr	r3, [pc, #208]	; (80015c4 <ADC_Init+0x104>)
 80014f2:	2200      	movs	r2, #0
 80014f4:	609a      	str	r2, [r3, #8]
	
	ADC1->SMPR1 = 0;
 80014f6:	4b33      	ldr	r3, [pc, #204]	; (80015c4 <ADC_Init+0x104>)
 80014f8:	2200      	movs	r2, #0
 80014fa:	60da      	str	r2, [r3, #12]
	ADC1->SMPR2 = 0;
 80014fc:	4b31      	ldr	r3, [pc, #196]	; (80015c4 <ADC_Init+0x104>)
 80014fe:	2200      	movs	r2, #0
 8001500:	611a      	str	r2, [r3, #16]
	
	ADC1->JOFR1 = 0;
 8001502:	4b30      	ldr	r3, [pc, #192]	; (80015c4 <ADC_Init+0x104>)
 8001504:	2200      	movs	r2, #0
 8001506:	615a      	str	r2, [r3, #20]
	ADC1->JOFR2 = 0;
 8001508:	4b2e      	ldr	r3, [pc, #184]	; (80015c4 <ADC_Init+0x104>)
 800150a:	2200      	movs	r2, #0
 800150c:	619a      	str	r2, [r3, #24]
	ADC1->JOFR3 = 0;
 800150e:	4b2d      	ldr	r3, [pc, #180]	; (80015c4 <ADC_Init+0x104>)
 8001510:	2200      	movs	r2, #0
 8001512:	61da      	str	r2, [r3, #28]
	ADC1->JOFR4 = 0;
 8001514:	4b2b      	ldr	r3, [pc, #172]	; (80015c4 <ADC_Init+0x104>)
 8001516:	2200      	movs	r2, #0
 8001518:	621a      	str	r2, [r3, #32]
	
	ADC1->HTR = 0;
 800151a:	4b2a      	ldr	r3, [pc, #168]	; (80015c4 <ADC_Init+0x104>)
 800151c:	2200      	movs	r2, #0
 800151e:	625a      	str	r2, [r3, #36]	; 0x24
	ADC1->LTR = 0;
 8001520:	4b28      	ldr	r3, [pc, #160]	; (80015c4 <ADC_Init+0x104>)
 8001522:	2200      	movs	r2, #0
 8001524:	629a      	str	r2, [r3, #40]	; 0x28
	
	ADC1->SQR1 = 0;
 8001526:	4b27      	ldr	r3, [pc, #156]	; (80015c4 <ADC_Init+0x104>)
 8001528:	2200      	movs	r2, #0
 800152a:	62da      	str	r2, [r3, #44]	; 0x2c
	ADC1->SQR2 = 0;
 800152c:	4b25      	ldr	r3, [pc, #148]	; (80015c4 <ADC_Init+0x104>)
 800152e:	2200      	movs	r2, #0
 8001530:	631a      	str	r2, [r3, #48]	; 0x30
	ADC1->SQR3 = 0;
 8001532:	4b24      	ldr	r3, [pc, #144]	; (80015c4 <ADC_Init+0x104>)
 8001534:	2200      	movs	r2, #0
 8001536:	635a      	str	r2, [r3, #52]	; 0x34
	
	ADC1->JSQR = 0;
 8001538:	4b22      	ldr	r3, [pc, #136]	; (80015c4 <ADC_Init+0x104>)
 800153a:	2200      	movs	r2, #0
 800153c:	639a      	str	r2, [r3, #56]	; 0x38
	
	ADC1->JDR1 = 0;
 800153e:	4b21      	ldr	r3, [pc, #132]	; (80015c4 <ADC_Init+0x104>)
 8001540:	2200      	movs	r2, #0
 8001542:	63da      	str	r2, [r3, #60]	; 0x3c
	ADC1->JDR2 = 0;
 8001544:	4b1f      	ldr	r3, [pc, #124]	; (80015c4 <ADC_Init+0x104>)
 8001546:	2200      	movs	r2, #0
 8001548:	641a      	str	r2, [r3, #64]	; 0x40
	ADC1->JDR3 = 0;
 800154a:	4b1e      	ldr	r3, [pc, #120]	; (80015c4 <ADC_Init+0x104>)
 800154c:	2200      	movs	r2, #0
 800154e:	645a      	str	r2, [r3, #68]	; 0x44
	ADC1->JDR4 = 0;
 8001550:	4b1c      	ldr	r3, [pc, #112]	; (80015c4 <ADC_Init+0x104>)
 8001552:	2200      	movs	r2, #0
 8001554:	649a      	str	r2, [r3, #72]	; 0x48
	
	ADC1->DR = 0;
 8001556:	4b1b      	ldr	r3, [pc, #108]	; (80015c4 <ADC_Init+0x104>)
 8001558:	2200      	movs	r2, #0
 800155a:	64da      	str	r2, [r3, #76]	; 0x4c
	
	//    (   )
	ADC1->CR2 |= ADC_CR2_ADON;
 800155c:	4a19      	ldr	r2, [pc, #100]	; (80015c4 <ADC_Init+0x104>)
 800155e:	4b19      	ldr	r3, [pc, #100]	; (80015c4 <ADC_Init+0x104>)
 8001560:	689b      	ldr	r3, [r3, #8]
 8001562:	f043 0301 	orr.w	r3, r3, #1
 8001566:	6093      	str	r3, [r2, #8]
	
	//    
	ADC1->CR2 |= ADC_CR2_RSTCAL;
 8001568:	4a16      	ldr	r2, [pc, #88]	; (80015c4 <ADC_Init+0x104>)
 800156a:	4b16      	ldr	r3, [pc, #88]	; (80015c4 <ADC_Init+0x104>)
 800156c:	689b      	ldr	r3, [r3, #8]
 800156e:	f043 0308 	orr.w	r3, r3, #8
 8001572:	6093      	str	r3, [r2, #8]
	
	//      
	while (ADC1->CR2 & ADC_CR2_RSTCAL) {}  //     ADC_CR2_RSTCAL
 8001574:	bf00      	nop
 8001576:	4b13      	ldr	r3, [pc, #76]	; (80015c4 <ADC_Init+0x104>)
 8001578:	689b      	ldr	r3, [r3, #8]
 800157a:	f003 0308 	and.w	r3, r3, #8
 800157e:	2b00      	cmp	r3, #0
 8001580:	d1f9      	bne.n	8001576 <ADC_Init+0xb6>
	
	//    (        )
	ADC1->CR2 |= ADC_CR2_CAL;
 8001582:	4a10      	ldr	r2, [pc, #64]	; (80015c4 <ADC_Init+0x104>)
 8001584:	4b0f      	ldr	r3, [pc, #60]	; (80015c4 <ADC_Init+0x104>)
 8001586:	689b      	ldr	r3, [r3, #8]
 8001588:	f043 0304 	orr.w	r3, r3, #4
 800158c:	6093      	str	r3, [r2, #8]
	
	//    
	while (ADC1->CR2 & ADC_CR2_CAL) {}  //     ADC_CR2_CAL 
 800158e:	bf00      	nop
 8001590:	4b0c      	ldr	r3, [pc, #48]	; (80015c4 <ADC_Init+0x104>)
 8001592:	689b      	ldr	r3, [r3, #8]
 8001594:	f003 0304 	and.w	r3, r3, #4
 8001598:	2b00      	cmp	r3, #0
 800159a:	d1f9      	bne.n	8001590 <ADC_Init+0xd0>
	
	//      ,    SWSTART   ADC1->CR2 ADC_CR2_ALIGN | 
	ADC1->CR2 |= ( ADC_CR2_EXTSEL_2 | ADC_CR2_EXTSEL_1 | ADC_CR2_EXTSEL_0 | ADC_CR2_EXTTRIG );
 800159c:	4a09      	ldr	r2, [pc, #36]	; (80015c4 <ADC_Init+0x104>)
 800159e:	4b09      	ldr	r3, [pc, #36]	; (80015c4 <ADC_Init+0x104>)
 80015a0:	689b      	ldr	r3, [r3, #8]
 80015a2:	f443 13f0 	orr.w	r3, r3, #1966080	; 0x1e0000
 80015a6:	6093      	str	r3, [r2, #8]
	
	//        [ 41.5 + 12.5 = 53 ADC ]  10, 11, 12, 13 
	ADC1->SMPR1 |= ( ADC_SMPR1_SMP10_2 | ADC_SMPR1_SMP11_2 | ADC_SMPR1_SMP12_2 | ADC_SMPR1_SMP13_2 );
 80015a8:	4a06      	ldr	r2, [pc, #24]	; (80015c4 <ADC_Init+0x104>)
 80015aa:	4b06      	ldr	r3, [pc, #24]	; (80015c4 <ADC_Init+0x104>)
 80015ac:	68db      	ldr	r3, [r3, #12]
 80015ae:	f443 6312 	orr.w	r3, r3, #2336	; 0x920
 80015b2:	f043 0304 	orr.w	r3, r3, #4
 80015b6:	60d3      	str	r3, [r2, #12]
	
}
 80015b8:	bf00      	nop
 80015ba:	46bd      	mov	sp, r7
 80015bc:	bc80      	pop	{r7}
 80015be:	4770      	bx	lr
 80015c0:	40021000 	.word	0x40021000
 80015c4:	40012400 	.word	0x40012400

080015c8 <SPI_Init>:

//::::::::::::::::::::::::::::::::::::::::::::::::::::::::::::::::::::::::::::::::::::::::::::

//   SPI
void SPI_Init(void)
{
 80015c8:	b480      	push	{r7}
 80015ca:	af00      	add	r7, sp, #0

	//    SPI1   
	RCC->APB2ENR |= RCC_APB2ENR_SPI1EN;
 80015cc:	4a0f      	ldr	r2, [pc, #60]	; (800160c <SPI_Init+0x44>)
 80015ce:	4b0f      	ldr	r3, [pc, #60]	; (800160c <SPI_Init+0x44>)
 80015d0:	699b      	ldr	r3, [r3, #24]
 80015d2:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 80015d6:	6193      	str	r3, [r2, #24]
	
	//  SPI2. 
	//    SPI ,    ( "")
	SPI1->CR1 = 0;
 80015d8:	4b0d      	ldr	r3, [pc, #52]	; (8001610 <SPI_Init+0x48>)
 80015da:	2200      	movs	r2, #0
 80015dc:	801a      	strh	r2, [r3, #0]
	SPI1->CR2 = 0;
 80015de:	4b0c      	ldr	r3, [pc, #48]	; (8001610 <SPI_Init+0x48>)
 80015e0:	2200      	movs	r2, #0
 80015e2:	809a      	strh	r2, [r3, #4]
	SPI1->DR = 0;
 80015e4:	4b0a      	ldr	r3, [pc, #40]	; (8001610 <SPI_Init+0x48>)
 80015e6:	2200      	movs	r2, #0
 80015e8:	819a      	strh	r2, [r3, #12]
	// BR[2:0] = 011    16
	// BR[2:0] = 100    32
	// BR[2:0] = 101    64
	// BR[2:0] = 110    128
	// BR[2:0] = 111    256 = SPI_CR1_BR_2 | SPI_CR1_BR_1 | SPI_CR1_BR_0 |
	SPI1->CR1 = SPI_CR1_SSM | SPI_CR1_SSI | SPI_CR1_MSTR | SPI_CR1_BR | SPI_CR1_CPHA | SPI_CR1_CPOL; // SPI_CR1_DFF | 
 80015ea:	4b09      	ldr	r3, [pc, #36]	; (8001610 <SPI_Init+0x48>)
 80015ec:	f240 323f 	movw	r2, #831	; 0x33f
 80015f0:	801a      	strh	r2, [r3, #0]
	
	//   SPI
  SPI1->CR1 |= SPI_CR1_SPE;
 80015f2:	4a07      	ldr	r2, [pc, #28]	; (8001610 <SPI_Init+0x48>)
 80015f4:	4b06      	ldr	r3, [pc, #24]	; (8001610 <SPI_Init+0x48>)
 80015f6:	881b      	ldrh	r3, [r3, #0]
 80015f8:	b29b      	uxth	r3, r3
 80015fa:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80015fe:	b29b      	uxth	r3, r3
 8001600:	8013      	strh	r3, [r2, #0]

}
 8001602:	bf00      	nop
 8001604:	46bd      	mov	sp, r7
 8001606:	bc80      	pop	{r7}
 8001608:	4770      	bx	lr
 800160a:	bf00      	nop
 800160c:	40021000 	.word	0x40021000
 8001610:	40013000 	.word	0x40013000

08001614 <spi_Send>:
//

//     SPI
char spi_Send(uint8_t raw)
{
 8001614:	b480      	push	{r7}
 8001616:	b085      	sub	sp, #20
 8001618:	af00      	add	r7, sp, #0
 800161a:	4603      	mov	r3, r0
 800161c:	71fb      	strb	r3, [r7, #7]
	SPI1->DR = raw;
 800161e:	4b0f      	ldr	r3, [pc, #60]	; (800165c <spi_Send+0x48>)
 8001620:	79fa      	ldrb	r2, [r7, #7]
 8001622:	b292      	uxth	r2, r2
 8001624:	819a      	strh	r2, [r3, #12]
	uint32_t err_cnt = 100000000;
 8001626:	4b0e      	ldr	r3, [pc, #56]	; (8001660 <spi_Send+0x4c>)
 8001628:	60fb      	str	r3, [r7, #12]
	while(SPI1->SR & SPI_SR_BSY && --err_cnt)
 800162a:	bf00      	nop
 800162c:	4b0b      	ldr	r3, [pc, #44]	; (800165c <spi_Send+0x48>)
 800162e:	891b      	ldrh	r3, [r3, #8]
 8001630:	b29b      	uxth	r3, r3
 8001632:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8001636:	2b00      	cmp	r3, #0
 8001638:	d005      	beq.n	8001646 <spi_Send+0x32>
 800163a:	68fb      	ldr	r3, [r7, #12]
 800163c:	3b01      	subs	r3, #1
 800163e:	60fb      	str	r3, [r7, #12]
 8001640:	68fb      	ldr	r3, [r7, #12]
 8001642:	2b00      	cmp	r3, #0
 8001644:	d1f2      	bne.n	800162c <spi_Send+0x18>
	{
			 //       (   )
	}
	if (!err_cnt)
 8001646:	68fb      	ldr	r3, [r7, #12]
 8001648:	2b00      	cmp	r3, #0
 800164a:	d101      	bne.n	8001650 <spi_Send+0x3c>
		return 1;
 800164c:	2301      	movs	r3, #1
 800164e:	e000      	b.n	8001652 <spi_Send+0x3e>
	return 0;
 8001650:	2300      	movs	r3, #0
	
}
 8001652:	4618      	mov	r0, r3
 8001654:	3714      	adds	r7, #20
 8001656:	46bd      	mov	sp, r7
 8001658:	bc80      	pop	{r7}
 800165a:	4770      	bx	lr
 800165c:	40013000 	.word	0x40013000
 8001660:	05f5e100 	.word	0x05f5e100

08001664 <glcd_Send>:
//

//  /  GLCD ST7920
char glcd_Send(uint8_t raw, uint8_t cmd)
{
 8001664:	b580      	push	{r7, lr}
 8001666:	b084      	sub	sp, #16
 8001668:	af00      	add	r7, sp, #0
 800166a:	4603      	mov	r3, r0
 800166c:	460a      	mov	r2, r1
 800166e:	71fb      	strb	r3, [r7, #7]
 8001670:	4613      	mov	r3, r2
 8001672:	71bb      	strb	r3, [r7, #6]
	uint8_t StartByte = 0;
 8001674:	2300      	movs	r3, #0
 8001676:	73fb      	strb	r3, [r7, #15]
	char err_cnt = 0;
 8001678:	2300      	movs	r3, #0
 800167a:	73bb      	strb	r3, [r7, #14]
	
	//  CS  1 (  /)
	GPIOA->BSRR = GPIO_BSRR_BS4;
 800167c:	4b19      	ldr	r3, [pc, #100]	; (80016e4 <glcd_Send+0x80>)
 800167e:	2210      	movs	r2, #16
 8001680:	611a      	str	r2, [r3, #16]
  
	if (!cmd) { StartByte = 0xF8; } else { StartByte = 0xFA; }
 8001682:	79bb      	ldrb	r3, [r7, #6]
 8001684:	2b00      	cmp	r3, #0
 8001686:	d102      	bne.n	800168e <glcd_Send+0x2a>
 8001688:	23f8      	movs	r3, #248	; 0xf8
 800168a:	73fb      	strb	r3, [r7, #15]
 800168c:	e001      	b.n	8001692 <glcd_Send+0x2e>
 800168e:	23fa      	movs	r3, #250	; 0xfa
 8001690:	73fb      	strb	r3, [r7, #15]
  
	//   
	err_cnt += spi_Send(StartByte);
 8001692:	7bfb      	ldrb	r3, [r7, #15]
 8001694:	4618      	mov	r0, r3
 8001696:	f7ff ffbd 	bl	8001614 <spi_Send>
 800169a:	4603      	mov	r3, r0
 800169c:	461a      	mov	r2, r3
 800169e:	7bbb      	ldrb	r3, [r7, #14]
 80016a0:	4413      	add	r3, r2
 80016a2:	73bb      	strb	r3, [r7, #14]
	
	//    
	err_cnt += spi_Send(raw & 0xF0);
 80016a4:	79fb      	ldrb	r3, [r7, #7]
 80016a6:	f023 030f 	bic.w	r3, r3, #15
 80016aa:	b2db      	uxtb	r3, r3
 80016ac:	4618      	mov	r0, r3
 80016ae:	f7ff ffb1 	bl	8001614 <spi_Send>
 80016b2:	4603      	mov	r3, r0
 80016b4:	461a      	mov	r2, r3
 80016b6:	7bbb      	ldrb	r3, [r7, #14]
 80016b8:	4413      	add	r3, r2
 80016ba:	73bb      	strb	r3, [r7, #14]
	
	//    
	err_cnt += spi_Send((raw & 0x0F) << 4);
 80016bc:	79fb      	ldrb	r3, [r7, #7]
 80016be:	011b      	lsls	r3, r3, #4
 80016c0:	b2db      	uxtb	r3, r3
 80016c2:	4618      	mov	r0, r3
 80016c4:	f7ff ffa6 	bl	8001614 <spi_Send>
 80016c8:	4603      	mov	r3, r0
 80016ca:	461a      	mov	r2, r3
 80016cc:	7bbb      	ldrb	r3, [r7, #14]
 80016ce:	4413      	add	r3, r2
 80016d0:	73bb      	strb	r3, [r7, #14]
	 
	//  CS  0 (  /)
	GPIOA->BRR = GPIO_BRR_BR4;
 80016d2:	4b04      	ldr	r3, [pc, #16]	; (80016e4 <glcd_Send+0x80>)
 80016d4:	2210      	movs	r2, #16
 80016d6:	615a      	str	r2, [r3, #20]
	return err_cnt;
 80016d8:	7bbb      	ldrb	r3, [r7, #14]
}
 80016da:	4618      	mov	r0, r3
 80016dc:	3710      	adds	r7, #16
 80016de:	46bd      	mov	sp, r7
 80016e0:	bd80      	pop	{r7, pc}
 80016e2:	bf00      	nop
 80016e4:	40010800 	.word	0x40010800

080016e8 <glcd_Delay>:
//

//  "-"
void glcd_Delay(uint32_t tick)
{ 
 80016e8:	b480      	push	{r7}
 80016ea:	b085      	sub	sp, #20
 80016ec:	af00      	add	r7, sp, #0
 80016ee:	6078      	str	r0, [r7, #4]
	uint32_t wait = 0;
 80016f0:	2300      	movs	r3, #0
 80016f2:	60fb      	str	r3, [r7, #12]
 	tick = tick * 8000;
 80016f4:	687b      	ldr	r3, [r7, #4]
 80016f6:	f44f 52fa 	mov.w	r2, #8000	; 0x1f40
 80016fa:	fb02 f303 	mul.w	r3, r2, r3
 80016fe:	607b      	str	r3, [r7, #4]
	
	while(tick) 
 8001700:	e006      	b.n	8001710 <glcd_Delay+0x28>
 {
  __ASM("NOP"); 
 8001702:	bf00      	nop
	wait +=1; 
 8001704:	68fb      	ldr	r3, [r7, #12]
 8001706:	3301      	adds	r3, #1
 8001708:	60fb      	str	r3, [r7, #12]
  tick--;
 800170a:	687b      	ldr	r3, [r7, #4]
 800170c:	3b01      	subs	r3, #1
 800170e:	607b      	str	r3, [r7, #4]
	while(tick) 
 8001710:	687b      	ldr	r3, [r7, #4]
 8001712:	2b00      	cmp	r3, #0
 8001714:	d1f5      	bne.n	8001702 <glcd_Delay+0x1a>
 } 
}
 8001716:	bf00      	nop
 8001718:	3714      	adds	r7, #20
 800171a:	46bd      	mov	sp, r7
 800171c:	bc80      	pop	{r7}
 800171e:	4770      	bx	lr

08001720 <GLCD_Init>:
//

//   
void GLCD_Init(void)
{
 8001720:	b580      	push	{r7, lr}
 8001722:	af00      	add	r7, sp, #0
	// LED       -  PA10 -    
	// MOSI (RW) -  PA7 -  
	// Reset     -  PA0 -    
	// CLK (E)   -  PA5 -  
	// CS (RS)   -  PA4 -    
	SPI_Init();
 8001724:	f7ff ff50 	bl	80015c8 <SPI_Init>
	glcd_Delay(50);
 8001728:	2032      	movs	r0, #50	; 0x32
 800172a:	f7ff ffdd 	bl	80016e8 <glcd_Delay>
	
	//         (  :))
	GPIOA->BRR = ( GPIO_BRR_BR0 | GPIO_BRR_BR10 );
 800172e:	4b0f      	ldr	r3, [pc, #60]	; (800176c <GLCD_Init+0x4c>)
 8001730:	f240 4201 	movw	r2, #1025	; 0x401
 8001734:	615a      	str	r2, [r3, #20]
	glcd_Delay(50);
 8001736:	2032      	movs	r0, #50	; 0x32
 8001738:	f7ff ffd6 	bl	80016e8 <glcd_Delay>
	GPIOA->BSRR = ( GPIO_BSRR_BS0 );
 800173c:	4b0b      	ldr	r3, [pc, #44]	; (800176c <GLCD_Init+0x4c>)
 800173e:	2201      	movs	r2, #1
 8001740:	611a      	str	r2, [r3, #16]
	glcd_Delay(2);
 8001742:	2002      	movs	r0, #2
 8001744:	f7ff ffd0 	bl	80016e8 <glcd_Delay>
	
  glcd_Send(0x30, Command);    //8 ,   .
 8001748:	2100      	movs	r1, #0
 800174a:	2030      	movs	r0, #48	; 0x30
 800174c:	f7ff ff8a 	bl	8001664 <glcd_Send>
	glcd_Send(0x36, Command);    //. ,  ,  . 
 8001750:	2100      	movs	r1, #0
 8001752:	2036      	movs	r0, #54	; 0x36
 8001754:	f7ff ff86 	bl	8001664 <glcd_Send>
  glcd_Send(0x01, Command);    //  . 
 8001758:	2100      	movs	r1, #0
 800175a:	2001      	movs	r0, #1
 800175c:	f7ff ff82 	bl	8001664 <glcd_Send>
	
	glcd_Delay(150);
 8001760:	2096      	movs	r0, #150	; 0x96
 8001762:	f7ff ffc1 	bl	80016e8 <glcd_Delay>
}
 8001766:	bf00      	nop
 8001768:	bd80      	pop	{r7, pc}
 800176a:	bf00      	nop
 800176c:	40010800 	.word	0x40010800

08001770 <glcd_Buffer_Clear>:
}
//

//    
void glcd_Buffer_Clear(void)
{
 8001770:	b480      	push	{r7}
 8001772:	b083      	sub	sp, #12
 8001774:	af00      	add	r7, sp, #0
  for (int Loop = 0; Loop<1024; Loop++)
 8001776:	2300      	movs	r3, #0
 8001778:	607b      	str	r3, [r7, #4]
 800177a:	e007      	b.n	800178c <glcd_Buffer_Clear+0x1c>
  {
    glcd_buff[Loop]=0;
 800177c:	4a08      	ldr	r2, [pc, #32]	; (80017a0 <glcd_Buffer_Clear+0x30>)
 800177e:	687b      	ldr	r3, [r7, #4]
 8001780:	4413      	add	r3, r2
 8001782:	2200      	movs	r2, #0
 8001784:	701a      	strb	r2, [r3, #0]
  for (int Loop = 0; Loop<1024; Loop++)
 8001786:	687b      	ldr	r3, [r7, #4]
 8001788:	3301      	adds	r3, #1
 800178a:	607b      	str	r3, [r7, #4]
 800178c:	687b      	ldr	r3, [r7, #4]
 800178e:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8001792:	dbf3      	blt.n	800177c <glcd_Buffer_Clear+0xc>
  }
}
 8001794:	bf00      	nop
 8001796:	370c      	adds	r7, #12
 8001798:	46bd      	mov	sp, r7
 800179a:	bc80      	pop	{r7}
 800179c:	4770      	bx	lr
 800179e:	bf00      	nop
 80017a0:	20000e38 	.word	0x20000e38

080017a4 <glcd_Show>:
//

//      
char glcd_Show(void)
{
 80017a4:	b580      	push	{r7, lr}
 80017a6:	b084      	sub	sp, #16
 80017a8:	af00      	add	r7, sp, #0
	char err_cnt = 0;
 80017aa:	2300      	movs	r3, #0
 80017ac:	73fb      	strb	r3, [r7, #15]
  int LoopDataLCD = 0;                       //     .  0  1024).
 80017ae:	2300      	movs	r3, #0
 80017b0:	60bb      	str	r3, [r7, #8]
  for (char Stroki = 0; Stroki<64; Stroki++) //    .
 80017b2:	2300      	movs	r3, #0
 80017b4:	71fb      	strb	r3, [r7, #7]
 80017b6:	e053      	b.n	8001860 <glcd_Show+0xbc>
  {
    if (Stroki<32)                          //     32- ().
 80017b8:	79fb      	ldrb	r3, [r7, #7]
 80017ba:	2b1f      	cmp	r3, #31
 80017bc:	d816      	bhi.n	80017ec <glcd_Show+0x48>
    { 
    	err_cnt += glcd_Send(0x80|Stroki, Command);      //      0..31.
 80017be:	79fb      	ldrb	r3, [r7, #7]
 80017c0:	f063 037f 	orn	r3, r3, #127	; 0x7f
 80017c4:	b2db      	uxtb	r3, r3
 80017c6:	2100      	movs	r1, #0
 80017c8:	4618      	mov	r0, r3
 80017ca:	f7ff ff4b 	bl	8001664 <glcd_Send>
 80017ce:	4603      	mov	r3, r0
 80017d0:	461a      	mov	r2, r3
 80017d2:	7bfb      	ldrb	r3, [r7, #15]
 80017d4:	4413      	add	r3, r2
 80017d6:	73fb      	strb	r3, [r7, #15]
    	err_cnt += glcd_Send(0x80, Command);
 80017d8:	2100      	movs	r1, #0
 80017da:	2080      	movs	r0, #128	; 0x80
 80017dc:	f7ff ff42 	bl	8001664 <glcd_Send>
 80017e0:	4603      	mov	r3, r0
 80017e2:	461a      	mov	r2, r3
 80017e4:	7bfb      	ldrb	r3, [r7, #15]
 80017e6:	4413      	add	r3, r2
 80017e8:	73fb      	strb	r3, [r7, #15]
 80017ea:	e017      	b.n	800181c <glcd_Show+0x78>
    }
    else 
    {
    	err_cnt += glcd_Send((0x80|Stroki)-32, Command);     //  2-   ( 31..63.)
 80017ec:	79fb      	ldrb	r3, [r7, #7]
 80017ee:	f063 037f 	orn	r3, r3, #127	; 0x7f
 80017f2:	b2db      	uxtb	r3, r3
 80017f4:	3b20      	subs	r3, #32
 80017f6:	b2db      	uxtb	r3, r3
 80017f8:	2100      	movs	r1, #0
 80017fa:	4618      	mov	r0, r3
 80017fc:	f7ff ff32 	bl	8001664 <glcd_Send>
 8001800:	4603      	mov	r3, r0
 8001802:	461a      	mov	r2, r3
 8001804:	7bfb      	ldrb	r3, [r7, #15]
 8001806:	4413      	add	r3, r2
 8001808:	73fb      	strb	r3, [r7, #15]
    	err_cnt += glcd_Send(0x80+8, Command);            //    8-  .
 800180a:	2100      	movs	r1, #0
 800180c:	2088      	movs	r0, #136	; 0x88
 800180e:	f7ff ff29 	bl	8001664 <glcd_Send>
 8001812:	4603      	mov	r3, r0
 8001814:	461a      	mov	r2, r3
 8001816:	7bfb      	ldrb	r3, [r7, #15]
 8001818:	4413      	add	r3, r2
 800181a:	73fb      	strb	r3, [r7, #15]
    }                                        //     -32. ..      32,     .
    for (char Stolb = 0; Stolb<16; Stolb++)  //      16 . 
 800181c:	2300      	movs	r3, #0
 800181e:	71bb      	strb	r3, [r7, #6]
 8001820:	e013      	b.n	800184a <glcd_Show+0xa6>
    {      
    	err_cnt += glcd_Send(glcd_buff[LoopDataLCD], Data);
 8001822:	4a13      	ldr	r2, [pc, #76]	; (8001870 <glcd_Show+0xcc>)
 8001824:	68bb      	ldr	r3, [r7, #8]
 8001826:	4413      	add	r3, r2
 8001828:	781b      	ldrb	r3, [r3, #0]
 800182a:	b2db      	uxtb	r3, r3
 800182c:	2101      	movs	r1, #1
 800182e:	4618      	mov	r0, r3
 8001830:	f7ff ff18 	bl	8001664 <glcd_Send>
 8001834:	4603      	mov	r3, r0
 8001836:	461a      	mov	r2, r3
 8001838:	7bfb      	ldrb	r3, [r7, #15]
 800183a:	4413      	add	r3, r2
 800183c:	73fb      	strb	r3, [r7, #15]
    	LoopDataLCD++;
 800183e:	68bb      	ldr	r3, [r7, #8]
 8001840:	3301      	adds	r3, #1
 8001842:	60bb      	str	r3, [r7, #8]
    for (char Stolb = 0; Stolb<16; Stolb++)  //      16 . 
 8001844:	79bb      	ldrb	r3, [r7, #6]
 8001846:	3301      	adds	r3, #1
 8001848:	71bb      	strb	r3, [r7, #6]
 800184a:	79bb      	ldrb	r3, [r7, #6]
 800184c:	2b0f      	cmp	r3, #15
 800184e:	d9e8      	bls.n	8001822 <glcd_Show+0x7e>
    }
    if(err_cnt) return 1;
 8001850:	7bfb      	ldrb	r3, [r7, #15]
 8001852:	2b00      	cmp	r3, #0
 8001854:	d001      	beq.n	800185a <glcd_Show+0xb6>
 8001856:	2301      	movs	r3, #1
 8001858:	e006      	b.n	8001868 <glcd_Show+0xc4>
  for (char Stroki = 0; Stroki<64; Stroki++) //    .
 800185a:	79fb      	ldrb	r3, [r7, #7]
 800185c:	3301      	adds	r3, #1
 800185e:	71fb      	strb	r3, [r7, #7]
 8001860:	79fb      	ldrb	r3, [r7, #7]
 8001862:	2b3f      	cmp	r3, #63	; 0x3f
 8001864:	d9a8      	bls.n	80017b8 <glcd_Show+0x14>
  };  
  return 0;
 8001866:	2300      	movs	r3, #0
}
 8001868:	4618      	mov	r0, r3
 800186a:	3710      	adds	r7, #16
 800186c:	46bd      	mov	sp, r7
 800186e:	bd80      	pop	{r7, pc}
 8001870:	20000e38 	.word	0x20000e38

08001874 <glcd_Char>:
//

//     ()  Y(),  
void glcd_Char(uint8_t Symbol, uint8_t X, uint8_t Y, uint8_t type_font)
{
 8001874:	b490      	push	{r4, r7}
 8001876:	b084      	sub	sp, #16
 8001878:	af00      	add	r7, sp, #0
 800187a:	4604      	mov	r4, r0
 800187c:	4608      	mov	r0, r1
 800187e:	4611      	mov	r1, r2
 8001880:	461a      	mov	r2, r3
 8001882:	4623      	mov	r3, r4
 8001884:	71fb      	strb	r3, [r7, #7]
 8001886:	4603      	mov	r3, r0
 8001888:	71bb      	strb	r3, [r7, #6]
 800188a:	460b      	mov	r3, r1
 800188c:	717b      	strb	r3, [r7, #5]
 800188e:	4613      	mov	r3, r2
 8001890:	713b      	strb	r3, [r7, #4]
  for (unsigned char Strok_Loop = 0; Strok_Loop < 8; Strok_Loop++)
 8001892:	2300      	movs	r3, #0
 8001894:	73fb      	strb	r3, [r7, #15]
 8001896:	e08d      	b.n	80019b4 <glcd_Char+0x140>
  { 
    for (unsigned char Stilb = 0; Stilb < 8; Stilb++)
 8001898:	2300      	movs	r3, #0
 800189a:	73bb      	strb	r3, [r7, #14]
 800189c:	e083      	b.n	80019a6 <glcd_Char+0x132>
    {
      switch  (type_font) //   ?  define  .
 800189e:	793b      	ldrb	r3, [r7, #4]
 80018a0:	2b03      	cmp	r3, #3
 80018a2:	d87d      	bhi.n	80019a0 <glcd_Char+0x12c>
 80018a4:	a201      	add	r2, pc, #4	; (adr r2, 80018ac <glcd_Char+0x38>)
 80018a6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80018aa:	bf00      	nop
 80018ac:	080018bd 	.word	0x080018bd
 80018b0:	080018f7 	.word	0x080018f7
 80018b4:	0800193b 	.word	0x0800193b
 80018b8:	0800195d 	.word	0x0800195d
      {
        case FonOFF_InversOFF: glcd_buff[X+16*Stilb+(Y*16*8)] |=   Font8x8Table[Symbol] [Stilb];  break;
 80018bc:	79ba      	ldrb	r2, [r7, #6]
 80018be:	7bbb      	ldrb	r3, [r7, #14]
 80018c0:	011b      	lsls	r3, r3, #4
 80018c2:	441a      	add	r2, r3
 80018c4:	797b      	ldrb	r3, [r7, #5]
 80018c6:	01db      	lsls	r3, r3, #7
 80018c8:	4413      	add	r3, r2
 80018ca:	79b9      	ldrb	r1, [r7, #6]
 80018cc:	7bba      	ldrb	r2, [r7, #14]
 80018ce:	0112      	lsls	r2, r2, #4
 80018d0:	4411      	add	r1, r2
 80018d2:	797a      	ldrb	r2, [r7, #5]
 80018d4:	01d2      	lsls	r2, r2, #7
 80018d6:	440a      	add	r2, r1
 80018d8:	493b      	ldr	r1, [pc, #236]	; (80019c8 <glcd_Char+0x154>)
 80018da:	5c8a      	ldrb	r2, [r1, r2]
 80018dc:	b2d1      	uxtb	r1, r2
 80018de:	79f8      	ldrb	r0, [r7, #7]
 80018e0:	7bba      	ldrb	r2, [r7, #14]
 80018e2:	4c3a      	ldr	r4, [pc, #232]	; (80019cc <glcd_Char+0x158>)
 80018e4:	00c0      	lsls	r0, r0, #3
 80018e6:	4420      	add	r0, r4
 80018e8:	4402      	add	r2, r0
 80018ea:	7812      	ldrb	r2, [r2, #0]
 80018ec:	430a      	orrs	r2, r1
 80018ee:	b2d1      	uxtb	r1, r2
 80018f0:	4a35      	ldr	r2, [pc, #212]	; (80019c8 <glcd_Char+0x154>)
 80018f2:	54d1      	strb	r1, [r2, r3]
 80018f4:	e054      	b.n	80019a0 <glcd_Char+0x12c>
        case FonOFF_InversON:  glcd_buff[X+16*Stilb+(Y*16*8)] &= ~(Font8x8Table[Symbol] [Stilb]); break;
 80018f6:	79ba      	ldrb	r2, [r7, #6]
 80018f8:	7bbb      	ldrb	r3, [r7, #14]
 80018fa:	011b      	lsls	r3, r3, #4
 80018fc:	441a      	add	r2, r3
 80018fe:	797b      	ldrb	r3, [r7, #5]
 8001900:	01db      	lsls	r3, r3, #7
 8001902:	4413      	add	r3, r2
 8001904:	79b9      	ldrb	r1, [r7, #6]
 8001906:	7bba      	ldrb	r2, [r7, #14]
 8001908:	0112      	lsls	r2, r2, #4
 800190a:	4411      	add	r1, r2
 800190c:	797a      	ldrb	r2, [r7, #5]
 800190e:	01d2      	lsls	r2, r2, #7
 8001910:	440a      	add	r2, r1
 8001912:	492d      	ldr	r1, [pc, #180]	; (80019c8 <glcd_Char+0x154>)
 8001914:	5c8a      	ldrb	r2, [r1, r2]
 8001916:	b2d2      	uxtb	r2, r2
 8001918:	b251      	sxtb	r1, r2
 800191a:	79f8      	ldrb	r0, [r7, #7]
 800191c:	7bba      	ldrb	r2, [r7, #14]
 800191e:	4c2b      	ldr	r4, [pc, #172]	; (80019cc <glcd_Char+0x158>)
 8001920:	00c0      	lsls	r0, r0, #3
 8001922:	4420      	add	r0, r4
 8001924:	4402      	add	r2, r0
 8001926:	7812      	ldrb	r2, [r2, #0]
 8001928:	b252      	sxtb	r2, r2
 800192a:	43d2      	mvns	r2, r2
 800192c:	b252      	sxtb	r2, r2
 800192e:	400a      	ands	r2, r1
 8001930:	b252      	sxtb	r2, r2
 8001932:	b2d1      	uxtb	r1, r2
 8001934:	4a24      	ldr	r2, [pc, #144]	; (80019c8 <glcd_Char+0x154>)
 8001936:	54d1      	strb	r1, [r2, r3]
 8001938:	e032      	b.n	80019a0 <glcd_Char+0x12c>
        case FonON_InversOFF:  glcd_buff[X+16*Stilb+(Y*16*8)] =    Font8x8Table[Symbol] [Stilb];  break;
 800193a:	79ba      	ldrb	r2, [r7, #6]
 800193c:	7bbb      	ldrb	r3, [r7, #14]
 800193e:	011b      	lsls	r3, r3, #4
 8001940:	441a      	add	r2, r3
 8001942:	797b      	ldrb	r3, [r7, #5]
 8001944:	01db      	lsls	r3, r3, #7
 8001946:	4413      	add	r3, r2
 8001948:	79f9      	ldrb	r1, [r7, #7]
 800194a:	7bba      	ldrb	r2, [r7, #14]
 800194c:	481f      	ldr	r0, [pc, #124]	; (80019cc <glcd_Char+0x158>)
 800194e:	00c9      	lsls	r1, r1, #3
 8001950:	4401      	add	r1, r0
 8001952:	440a      	add	r2, r1
 8001954:	7811      	ldrb	r1, [r2, #0]
 8001956:	4a1c      	ldr	r2, [pc, #112]	; (80019c8 <glcd_Char+0x154>)
 8001958:	54d1      	strb	r1, [r2, r3]
 800195a:	e021      	b.n	80019a0 <glcd_Char+0x12c>
        case FonON_InversON:   glcd_buff[X+16*Stilb+(Y*16*8)] |= ~(Font8x8Table[Symbol] [Stilb]); break;
 800195c:	79ba      	ldrb	r2, [r7, #6]
 800195e:	7bbb      	ldrb	r3, [r7, #14]
 8001960:	011b      	lsls	r3, r3, #4
 8001962:	441a      	add	r2, r3
 8001964:	797b      	ldrb	r3, [r7, #5]
 8001966:	01db      	lsls	r3, r3, #7
 8001968:	4413      	add	r3, r2
 800196a:	79b9      	ldrb	r1, [r7, #6]
 800196c:	7bba      	ldrb	r2, [r7, #14]
 800196e:	0112      	lsls	r2, r2, #4
 8001970:	4411      	add	r1, r2
 8001972:	797a      	ldrb	r2, [r7, #5]
 8001974:	01d2      	lsls	r2, r2, #7
 8001976:	440a      	add	r2, r1
 8001978:	4913      	ldr	r1, [pc, #76]	; (80019c8 <glcd_Char+0x154>)
 800197a:	5c8a      	ldrb	r2, [r1, r2]
 800197c:	b2d2      	uxtb	r2, r2
 800197e:	b251      	sxtb	r1, r2
 8001980:	79f8      	ldrb	r0, [r7, #7]
 8001982:	7bba      	ldrb	r2, [r7, #14]
 8001984:	4c11      	ldr	r4, [pc, #68]	; (80019cc <glcd_Char+0x158>)
 8001986:	00c0      	lsls	r0, r0, #3
 8001988:	4420      	add	r0, r4
 800198a:	4402      	add	r2, r0
 800198c:	7812      	ldrb	r2, [r2, #0]
 800198e:	b252      	sxtb	r2, r2
 8001990:	43d2      	mvns	r2, r2
 8001992:	b252      	sxtb	r2, r2
 8001994:	430a      	orrs	r2, r1
 8001996:	b252      	sxtb	r2, r2
 8001998:	b2d1      	uxtb	r1, r2
 800199a:	4a0b      	ldr	r2, [pc, #44]	; (80019c8 <glcd_Char+0x154>)
 800199c:	54d1      	strb	r1, [r2, r3]
 800199e:	bf00      	nop
    for (unsigned char Stilb = 0; Stilb < 8; Stilb++)
 80019a0:	7bbb      	ldrb	r3, [r7, #14]
 80019a2:	3301      	adds	r3, #1
 80019a4:	73bb      	strb	r3, [r7, #14]
 80019a6:	7bbb      	ldrb	r3, [r7, #14]
 80019a8:	2b07      	cmp	r3, #7
 80019aa:	f67f af78 	bls.w	800189e <glcd_Char+0x2a>
  for (unsigned char Strok_Loop = 0; Strok_Loop < 8; Strok_Loop++)
 80019ae:	7bfb      	ldrb	r3, [r7, #15]
 80019b0:	3301      	adds	r3, #1
 80019b2:	73fb      	strb	r3, [r7, #15]
 80019b4:	7bfb      	ldrb	r3, [r7, #15]
 80019b6:	2b07      	cmp	r3, #7
 80019b8:	f67f af6e 	bls.w	8001898 <glcd_Char+0x24>
      }
    }    
  }
}
 80019bc:	bf00      	nop
 80019be:	3710      	adds	r7, #16
 80019c0:	46bd      	mov	sp, r7
 80019c2:	bc90      	pop	{r4, r7}
 80019c4:	4770      	bx	lr
 80019c6:	bf00      	nop
 80019c8:	20000e38 	.word	0x20000e38
 80019cc:	0800a198 	.word	0x0800a198

080019d0 <glcd_String>:
//

//        .
void glcd_String(char String[], uint8_t X, uint8_t Y, uint8_t type_font)
{
 80019d0:	b580      	push	{r7, lr}
 80019d2:	b084      	sub	sp, #16
 80019d4:	af00      	add	r7, sp, #0
 80019d6:	6078      	str	r0, [r7, #4]
 80019d8:	4608      	mov	r0, r1
 80019da:	4611      	mov	r1, r2
 80019dc:	461a      	mov	r2, r3
 80019de:	4603      	mov	r3, r0
 80019e0:	70fb      	strb	r3, [r7, #3]
 80019e2:	460b      	mov	r3, r1
 80019e4:	70bb      	strb	r3, [r7, #2]
 80019e6:	4613      	mov	r3, r2
 80019e8:	707b      	strb	r3, [r7, #1]
  unsigned char Loop_SM = 0;                         // .
 80019ea:	2300      	movs	r3, #0
 80019ec:	73fb      	strb	r3, [r7, #15]
  while (String[Loop_SM] != 0x00)           //   .
 80019ee:	e048      	b.n	8001a82 <glcd_String+0xb2>
  {   
    switch  (type_font) //   ?  define  .
 80019f0:	787b      	ldrb	r3, [r7, #1]
 80019f2:	2b03      	cmp	r3, #3
 80019f4:	d832      	bhi.n	8001a5c <glcd_String+0x8c>
 80019f6:	a201      	add	r2, pc, #4	; (adr r2, 80019fc <glcd_String+0x2c>)
 80019f8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80019fc:	08001a0d 	.word	0x08001a0d
 8001a00:	08001a21 	.word	0x08001a21
 8001a04:	08001a35 	.word	0x08001a35
 8001a08:	08001a49 	.word	0x08001a49
    {
      case FonOFF_InversOFF: glcd_Char( String[Loop_SM], X, Y, FonOFF_InversOFF ); break;
 8001a0c:	7bfb      	ldrb	r3, [r7, #15]
 8001a0e:	687a      	ldr	r2, [r7, #4]
 8001a10:	4413      	add	r3, r2
 8001a12:	7818      	ldrb	r0, [r3, #0]
 8001a14:	78ba      	ldrb	r2, [r7, #2]
 8001a16:	78f9      	ldrb	r1, [r7, #3]
 8001a18:	2300      	movs	r3, #0
 8001a1a:	f7ff ff2b 	bl	8001874 <glcd_Char>
 8001a1e:	e01d      	b.n	8001a5c <glcd_String+0x8c>
      case FonOFF_InversON:  glcd_Char( String[Loop_SM], X, Y, FonOFF_InversON ); break;
 8001a20:	7bfb      	ldrb	r3, [r7, #15]
 8001a22:	687a      	ldr	r2, [r7, #4]
 8001a24:	4413      	add	r3, r2
 8001a26:	7818      	ldrb	r0, [r3, #0]
 8001a28:	78ba      	ldrb	r2, [r7, #2]
 8001a2a:	78f9      	ldrb	r1, [r7, #3]
 8001a2c:	2301      	movs	r3, #1
 8001a2e:	f7ff ff21 	bl	8001874 <glcd_Char>
 8001a32:	e013      	b.n	8001a5c <glcd_String+0x8c>
      case FonON_InversOFF:  glcd_Char( String[Loop_SM], X, Y, FonON_InversOFF ); break;
 8001a34:	7bfb      	ldrb	r3, [r7, #15]
 8001a36:	687a      	ldr	r2, [r7, #4]
 8001a38:	4413      	add	r3, r2
 8001a3a:	7818      	ldrb	r0, [r3, #0]
 8001a3c:	78ba      	ldrb	r2, [r7, #2]
 8001a3e:	78f9      	ldrb	r1, [r7, #3]
 8001a40:	2302      	movs	r3, #2
 8001a42:	f7ff ff17 	bl	8001874 <glcd_Char>
 8001a46:	e009      	b.n	8001a5c <glcd_String+0x8c>
      case FonON_InversON:   glcd_Char( String[Loop_SM], X, Y, FonON_InversON ); break;
 8001a48:	7bfb      	ldrb	r3, [r7, #15]
 8001a4a:	687a      	ldr	r2, [r7, #4]
 8001a4c:	4413      	add	r3, r2
 8001a4e:	7818      	ldrb	r0, [r3, #0]
 8001a50:	78ba      	ldrb	r2, [r7, #2]
 8001a52:	78f9      	ldrb	r1, [r7, #3]
 8001a54:	2303      	movs	r3, #3
 8001a56:	f7ff ff0d 	bl	8001874 <glcd_Char>
 8001a5a:	bf00      	nop
    }
    
    X++;                        //    .
 8001a5c:	78fb      	ldrb	r3, [r7, #3]
 8001a5e:	3301      	adds	r3, #1
 8001a60:	70fb      	strb	r3, [r7, #3]
    if (X > 15)                 //     -   .
 8001a62:	78fb      	ldrb	r3, [r7, #3]
 8001a64:	2b0f      	cmp	r3, #15
 8001a66:	d909      	bls.n	8001a7c <glcd_String+0xac>
    {
      X = 0; Y++;
 8001a68:	2300      	movs	r3, #0
 8001a6a:	70fb      	strb	r3, [r7, #3]
 8001a6c:	78bb      	ldrb	r3, [r7, #2]
 8001a6e:	3301      	adds	r3, #1
 8001a70:	70bb      	strb	r3, [r7, #2]
      if (Y == 9) {Y=0;};       //    -  0-.
 8001a72:	78bb      	ldrb	r3, [r7, #2]
 8001a74:	2b09      	cmp	r3, #9
 8001a76:	d101      	bne.n	8001a7c <glcd_String+0xac>
 8001a78:	2300      	movs	r3, #0
 8001a7a:	70bb      	strb	r3, [r7, #2]
    }
    Loop_SM++;                  // .
 8001a7c:	7bfb      	ldrb	r3, [r7, #15]
 8001a7e:	3301      	adds	r3, #1
 8001a80:	73fb      	strb	r3, [r7, #15]
  while (String[Loop_SM] != 0x00)           //   .
 8001a82:	7bfb      	ldrb	r3, [r7, #15]
 8001a84:	687a      	ldr	r2, [r7, #4]
 8001a86:	4413      	add	r3, r2
 8001a88:	781b      	ldrb	r3, [r3, #0]
 8001a8a:	2b00      	cmp	r3, #0
 8001a8c:	d1b0      	bne.n	80019f0 <glcd_String+0x20>
  }
}
 8001a8e:	bf00      	nop
 8001a90:	3710      	adds	r7, #16
 8001a92:	46bd      	mov	sp, r7
 8001a94:	bd80      	pop	{r7, pc}
 8001a96:	bf00      	nop

08001a98 <GPIO_delay>:

//::::::::::::::::::::::::::::::::::::::::::::::::::::::::::::::::::::::::::::::::::::::::::::

//  "-"
void GPIO_delay(uint32_t tick)
{ 
 8001a98:	b480      	push	{r7}
 8001a9a:	b083      	sub	sp, #12
 8001a9c:	af00      	add	r7, sp, #0
 8001a9e:	6078      	str	r0, [r7, #4]
// {
//  __ASM("NOP"); 
//	wait +=1; 
//  tick--;
// } 
__ASM("NOP"); __ASM("NOP"); __ASM("NOP"); __ASM("NOP"); __ASM("NOP"); 	
 8001aa0:	bf00      	nop
 8001aa2:	bf00      	nop
 8001aa4:	bf00      	nop
 8001aa6:	bf00      	nop
 8001aa8:	bf00      	nop
}
 8001aaa:	bf00      	nop
 8001aac:	370c      	adds	r7, #12
 8001aae:	46bd      	mov	sp, r7
 8001ab0:	bc80      	pop	{r7}
 8001ab2:	4770      	bx	lr

08001ab4 <GPIO_Init>:
//

//   /
void GPIO_Init(void)
{
 8001ab4:	b480      	push	{r7}
 8001ab6:	af00      	add	r7, sp, #0
	//    GPIO   
	//      GPIO   
	RCC->APB2ENR |= RCC_APB2ENR_IOPAEN | RCC_APB2ENR_IOPBEN | RCC_APB2ENR_IOPCEN | RCC_APB2ENR_AFIOEN;
 8001ab8:	4a50      	ldr	r2, [pc, #320]	; (8001bfc <GPIO_Init+0x148>)
 8001aba:	4b50      	ldr	r3, [pc, #320]	; (8001bfc <GPIO_Init+0x148>)
 8001abc:	699b      	ldr	r3, [r3, #24]
 8001abe:	f043 031d 	orr.w	r3, r3, #29
 8001ac2:	6193      	str	r3, [r2, #24]
	
	//    JTAG  PB3  PB4 (     PB3  PB4)
	AFIO->MAPR |= AFIO_MAPR_SWJ_CFG_JTAGDISABLE;
 8001ac4:	4a4e      	ldr	r2, [pc, #312]	; (8001c00 <GPIO_Init+0x14c>)
 8001ac6:	4b4e      	ldr	r3, [pc, #312]	; (8001c00 <GPIO_Init+0x14c>)
 8001ac8:	685b      	ldr	r3, [r3, #4]
 8001aca:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 8001ace:	6053      	str	r3, [r2, #4]
	//    -3 :
	// PC6 -  3  1 
	// PC7 -  3  2 
	// PC8 -  3  3 
	// PC9 -  3  4 
	AFIO->MAPR |= AFIO_MAPR_TIM3_REMAP;
 8001ad0:	4a4b      	ldr	r2, [pc, #300]	; (8001c00 <GPIO_Init+0x14c>)
 8001ad2:	4b4b      	ldr	r3, [pc, #300]	; (8001c00 <GPIO_Init+0x14c>)
 8001ad4:	685b      	ldr	r3, [r3, #4]
 8001ad6:	f443 6340 	orr.w	r3, r3, #3072	; 0xc00
 8001ada:	6053      	str	r3, [r2, #4]
	
	// LED  GLCD -  PA10 -    
	GPIOA->CRH &= ~( GPIO_CRH_MODE10 | GPIO_CRH_CNF10);
 8001adc:	4a49      	ldr	r2, [pc, #292]	; (8001c04 <GPIO_Init+0x150>)
 8001ade:	4b49      	ldr	r3, [pc, #292]	; (8001c04 <GPIO_Init+0x150>)
 8001ae0:	685b      	ldr	r3, [r3, #4]
 8001ae2:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00
 8001ae6:	6053      	str	r3, [r2, #4]
	GPIOA->CRH |= ( GPIO_CRH_MODE10_0 );
 8001ae8:	4a46      	ldr	r2, [pc, #280]	; (8001c04 <GPIO_Init+0x150>)
 8001aea:	4b46      	ldr	r3, [pc, #280]	; (8001c04 <GPIO_Init+0x150>)
 8001aec:	685b      	ldr	r3, [r3, #4]
 8001aee:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001af2:	6053      	str	r3, [r2, #4]
	// GLCD    SPI1
	// MOSI (RW) -  PA7 -  
	// Reset     -  PA0 -    
	// CLK (E)   -  PA5 -  
	// CS (RS)   -  PA4 -    
	GPIOA->CRL &= ~( GPIO_CRL_MODE0 | GPIO_CRL_MODE4 | GPIO_CRL_MODE5 | GPIO_CRL_MODE7 | GPIO_CRL_CNF0 | GPIO_CRL_CNF4 | GPIO_CRL_CNF5 | GPIO_CRL_CNF7 );
 8001af4:	4943      	ldr	r1, [pc, #268]	; (8001c04 <GPIO_Init+0x150>)
 8001af6:	4b43      	ldr	r3, [pc, #268]	; (8001c04 <GPIO_Init+0x150>)
 8001af8:	681a      	ldr	r2, [r3, #0]
 8001afa:	4b43      	ldr	r3, [pc, #268]	; (8001c08 <GPIO_Init+0x154>)
 8001afc:	4013      	ands	r3, r2
 8001afe:	600b      	str	r3, [r1, #0]
	GPIOA->CRL |= ( GPIO_CRL_MODE0_0 | GPIO_CRL_MODE4_0 | GPIO_CRL_MODE5_1 | GPIO_CRL_CNF5_1 | GPIO_CRL_MODE7_1 | GPIO_CRL_CNF7_1 );
 8001b00:	4940      	ldr	r1, [pc, #256]	; (8001c04 <GPIO_Init+0x150>)
 8001b02:	4b40      	ldr	r3, [pc, #256]	; (8001c04 <GPIO_Init+0x150>)
 8001b04:	681a      	ldr	r2, [r3, #0]
 8001b06:	4b41      	ldr	r3, [pc, #260]	; (8001c0c <GPIO_Init+0x158>)
 8001b08:	4313      	orrs	r3, r2
 8001b0a:	600b      	str	r3, [r1, #0]
	
	//   0..5 (PB0 - PB5)    Vcc = 6  
	// PB6 - I2C SCL -  , "open drain" , 50MHz
	// PB7 - I2C SDA -  , "open drain" , 50MHz
	GPIOB->CRL &= ~( GPIO_CRL_MODE0 | GPIO_CRL_MODE1 | GPIO_CRL_MODE2 | GPIO_CRL_MODE3 | GPIO_CRL_MODE4 | GPIO_CRL_MODE5 | GPIO_CRL_MODE6 | GPIO_CRL_MODE7 );
 8001b0c:	4a40      	ldr	r2, [pc, #256]	; (8001c10 <GPIO_Init+0x15c>)
 8001b0e:	4b40      	ldr	r3, [pc, #256]	; (8001c10 <GPIO_Init+0x15c>)
 8001b10:	681b      	ldr	r3, [r3, #0]
 8001b12:	f003 33cc 	and.w	r3, r3, #3435973836	; 0xcccccccc
 8001b16:	6013      	str	r3, [r2, #0]
	GPIOB->CRL &= ~( GPIO_CRL_CNF0 | GPIO_CRL_CNF1 | GPIO_CRL_CNF2 | GPIO_CRL_CNF3 | GPIO_CRL_CNF4 | GPIO_CRL_CNF5 | GPIO_CRL_CNF6 | GPIO_CRL_CNF7 );
 8001b18:	4a3d      	ldr	r2, [pc, #244]	; (8001c10 <GPIO_Init+0x15c>)
 8001b1a:	4b3d      	ldr	r3, [pc, #244]	; (8001c10 <GPIO_Init+0x15c>)
 8001b1c:	681b      	ldr	r3, [r3, #0]
 8001b1e:	f003 3333 	and.w	r3, r3, #858993459	; 0x33333333
 8001b22:	6013      	str	r3, [r2, #0]
	GPIOB->CRL |= ( GPIO_CRL_CNF0_1 | GPIO_CRL_CNF1_1 | GPIO_CRL_CNF2_1 | GPIO_CRL_CNF3_1 | GPIO_CRL_CNF4_1 | GPIO_CRL_CNF5_1 | GPIO_CRL_MODE6 | GPIO_CRL_CNF6 | GPIO_CRL_MODE7 | GPIO_CRL_CNF7 );
 8001b24:	4a3a      	ldr	r2, [pc, #232]	; (8001c10 <GPIO_Init+0x15c>)
 8001b26:	4b3a      	ldr	r3, [pc, #232]	; (8001c10 <GPIO_Init+0x15c>)
 8001b28:	681b      	ldr	r3, [r3, #0]
 8001b2a:	f043 3388 	orr.w	r3, r3, #2290649224	; 0x88888888
 8001b2e:	f043 43ee 	orr.w	r3, r3, #1996488704	; 0x77000000
 8001b32:	6013      	str	r3, [r2, #0]
	GPIOB->ODR |= ( GPIO_ODR_ODR0 | GPIO_ODR_ODR1 | GPIO_ODR_ODR2 | GPIO_ODR_ODR3 | GPIO_ODR_ODR4 | GPIO_ODR_ODR5 );
 8001b34:	4a36      	ldr	r2, [pc, #216]	; (8001c10 <GPIO_Init+0x15c>)
 8001b36:	4b36      	ldr	r3, [pc, #216]	; (8001c10 <GPIO_Init+0x15c>)
 8001b38:	68db      	ldr	r3, [r3, #12]
 8001b3a:	f043 033f 	orr.w	r3, r3, #63	; 0x3f
 8001b3e:	60d3      	str	r3, [r2, #12]
	
	//   (PB8, PB9, PB12, PB13) = 4 
	GPIOB->CRH &= ~( GPIO_CRH_MODE8 | GPIO_CRH_MODE9 | GPIO_CRH_MODE12 | GPIO_CRH_MODE13 );
 8001b40:	4a33      	ldr	r2, [pc, #204]	; (8001c10 <GPIO_Init+0x15c>)
 8001b42:	4b33      	ldr	r3, [pc, #204]	; (8001c10 <GPIO_Init+0x15c>)
 8001b44:	685b      	ldr	r3, [r3, #4]
 8001b46:	f023 1333 	bic.w	r3, r3, #3342387	; 0x330033
 8001b4a:	6053      	str	r3, [r2, #4]
	GPIOB->CRH &= ~( GPIO_CRH_CNF8 | GPIO_CRH_CNF9 | GPIO_CRH_CNF12 | GPIO_CRH_CNF13 );
 8001b4c:	4a30      	ldr	r2, [pc, #192]	; (8001c10 <GPIO_Init+0x15c>)
 8001b4e:	4b30      	ldr	r3, [pc, #192]	; (8001c10 <GPIO_Init+0x15c>)
 8001b50:	685b      	ldr	r3, [r3, #4]
 8001b52:	f023 13cc 	bic.w	r3, r3, #13369548	; 0xcc00cc
 8001b56:	6053      	str	r3, [r2, #4]
	GPIOB->CRH |= ( GPIO_CRH_MODE8_0 | GPIO_CRH_MODE9_0 | GPIO_CRH_MODE12_0 | GPIO_CRH_MODE13_0 );
 8001b58:	4a2d      	ldr	r2, [pc, #180]	; (8001c10 <GPIO_Init+0x15c>)
 8001b5a:	4b2d      	ldr	r3, [pc, #180]	; (8001c10 <GPIO_Init+0x15c>)
 8001b5c:	685b      	ldr	r3, [r3, #4]
 8001b5e:	f043 1311 	orr.w	r3, r3, #1114129	; 0x110011
 8001b62:	6053      	str	r3, [r2, #4]
	//     
	// KI0 = PB14 -     c   Gnd
	// KI1 = PB15 -     c   Gnd
	// KB0 = PC11 -    
	// KB1 = PC12 -    
	GPIOB->CRH &= ~( GPIO_CRH_MODE14 | GPIO_CRH_MODE15 | GPIO_CRH_CNF14 | GPIO_CRH_CNF15 );
 8001b64:	4a2a      	ldr	r2, [pc, #168]	; (8001c10 <GPIO_Init+0x15c>)
 8001b66:	4b2a      	ldr	r3, [pc, #168]	; (8001c10 <GPIO_Init+0x15c>)
 8001b68:	685b      	ldr	r3, [r3, #4]
 8001b6a:	f023 437f 	bic.w	r3, r3, #4278190080	; 0xff000000
 8001b6e:	6053      	str	r3, [r2, #4]
	GPIOB->CRH |= ( GPIO_CRH_CNF14_1 | GPIO_CRH_CNF15_1 );
 8001b70:	4a27      	ldr	r2, [pc, #156]	; (8001c10 <GPIO_Init+0x15c>)
 8001b72:	4b27      	ldr	r3, [pc, #156]	; (8001c10 <GPIO_Init+0x15c>)
 8001b74:	685b      	ldr	r3, [r3, #4]
 8001b76:	f043 4308 	orr.w	r3, r3, #2281701376	; 0x88000000
 8001b7a:	6053      	str	r3, [r2, #4]
	GPIOB->ODR &= ~( GPIO_ODR_ODR14 | GPIO_ODR_ODR15 );
 8001b7c:	4a24      	ldr	r2, [pc, #144]	; (8001c10 <GPIO_Init+0x15c>)
 8001b7e:	4b24      	ldr	r3, [pc, #144]	; (8001c10 <GPIO_Init+0x15c>)
 8001b80:	68db      	ldr	r3, [r3, #12]
 8001b82:	f423 4340 	bic.w	r3, r3, #49152	; 0xc000
 8001b86:	60d3      	str	r3, [r2, #12]
	GPIOC->CRH &= ~( GPIO_CRH_MODE11 | GPIO_CRH_MODE12 | GPIO_CRH_CNF11 | GPIO_CRH_CNF12 );
 8001b88:	4a22      	ldr	r2, [pc, #136]	; (8001c14 <GPIO_Init+0x160>)
 8001b8a:	4b22      	ldr	r3, [pc, #136]	; (8001c14 <GPIO_Init+0x160>)
 8001b8c:	685b      	ldr	r3, [r3, #4]
 8001b8e:	f423 237f 	bic.w	r3, r3, #1044480	; 0xff000
 8001b92:	6053      	str	r3, [r2, #4]
	GPIOC->CRH |= ( GPIO_CRH_MODE11_0 | GPIO_CRH_MODE12_0 );
 8001b94:	4a1f      	ldr	r2, [pc, #124]	; (8001c14 <GPIO_Init+0x160>)
 8001b96:	4b1f      	ldr	r3, [pc, #124]	; (8001c14 <GPIO_Init+0x160>)
 8001b98:	685b      	ldr	r3, [r3, #4]
 8001b9a:	f443 3388 	orr.w	r3, r3, #69632	; 0x11000
 8001b9e:	6053      	str	r3, [r2, #4]
	//      :
	// PC0 - 1-  ,    AIN_10
	// PC1 - 2-  ,    AIN_11
	// PC2 - 3-  ,    AIN_12
	// PC3 - 4-  ,    AIN_13
	GPIOC->CRL &= ~( GPIO_CRL_MODE0 | GPIO_CRL_MODE1 | GPIO_CRL_MODE2 | GPIO_CRL_MODE3 | GPIO_CRL_CNF0 | GPIO_CRL_CNF1 | GPIO_CRL_CNF2 | GPIO_CRL_CNF3 );
 8001ba0:	4a1c      	ldr	r2, [pc, #112]	; (8001c14 <GPIO_Init+0x160>)
 8001ba2:	4b1c      	ldr	r3, [pc, #112]	; (8001c14 <GPIO_Init+0x160>)
 8001ba4:	681b      	ldr	r3, [r3, #0]
 8001ba6:	0c1b      	lsrs	r3, r3, #16
 8001ba8:	041b      	lsls	r3, r3, #16
 8001baa:	6013      	str	r3, [r2, #0]
		
	// PC4 -    
	// PC5 -    
	GPIOC->CRL &= ~( GPIO_CRL_MODE4 | GPIO_CRL_MODE5 | GPIO_CRL_CNF4 | GPIO_CRL_CNF5 );
 8001bac:	4a19      	ldr	r2, [pc, #100]	; (8001c14 <GPIO_Init+0x160>)
 8001bae:	4b19      	ldr	r3, [pc, #100]	; (8001c14 <GPIO_Init+0x160>)
 8001bb0:	681b      	ldr	r3, [r3, #0]
 8001bb2:	f423 037f 	bic.w	r3, r3, #16711680	; 0xff0000
 8001bb6:	6013      	str	r3, [r2, #0]
	GPIOC->CRL |= ( GPIO_CRL_MODE4_0 | GPIO_CRL_MODE5_0 );
 8001bb8:	4a16      	ldr	r2, [pc, #88]	; (8001c14 <GPIO_Init+0x160>)
 8001bba:	4b16      	ldr	r3, [pc, #88]	; (8001c14 <GPIO_Init+0x160>)
 8001bbc:	681b      	ldr	r3, [r3, #0]
 8001bbe:	f443 1388 	orr.w	r3, r3, #1114112	; 0x110000
 8001bc2:	6013      	str	r3, [r2, #0]
	//       (  ):
	// PC6 -  PWM  ( ),  
	// PC7 -  PWM  ( ),  
	// PC8 -  PWM  ( ),  
	// PC9 -  PWM  ( ),  
	GPIOC->CRL &= ~( GPIO_CRL_CNF6 | GPIO_CRL_MODE6 | GPIO_CRL_CNF7 | GPIO_CRL_MODE7 );
 8001bc4:	4a13      	ldr	r2, [pc, #76]	; (8001c14 <GPIO_Init+0x160>)
 8001bc6:	4b13      	ldr	r3, [pc, #76]	; (8001c14 <GPIO_Init+0x160>)
 8001bc8:	681b      	ldr	r3, [r3, #0]
 8001bca:	f023 437f 	bic.w	r3, r3, #4278190080	; 0xff000000
 8001bce:	6013      	str	r3, [r2, #0]
	GPIOC->CRL |= ( GPIO_CRL_CNF6_1 | GPIO_CRL_MODE6 | GPIO_CRL_CNF7_1  | GPIO_CRL_MODE7 );
 8001bd0:	4a10      	ldr	r2, [pc, #64]	; (8001c14 <GPIO_Init+0x160>)
 8001bd2:	4b10      	ldr	r3, [pc, #64]	; (8001c14 <GPIO_Init+0x160>)
 8001bd4:	681b      	ldr	r3, [r3, #0]
 8001bd6:	f043 433b 	orr.w	r3, r3, #3137339392	; 0xbb000000
 8001bda:	6013      	str	r3, [r2, #0]
	GPIOC->CRH &= ~( GPIO_CRH_CNF8 | GPIO_CRH_MODE8 | GPIO_CRH_CNF9 | GPIO_CRH_MODE9 );
 8001bdc:	4a0d      	ldr	r2, [pc, #52]	; (8001c14 <GPIO_Init+0x160>)
 8001bde:	4b0d      	ldr	r3, [pc, #52]	; (8001c14 <GPIO_Init+0x160>)
 8001be0:	685b      	ldr	r3, [r3, #4]
 8001be2:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 8001be6:	6053      	str	r3, [r2, #4]
	GPIOC->CRH |= ( GPIO_CRH_CNF8_1 | GPIO_CRH_MODE8 | GPIO_CRH_CNF9_1  | GPIO_CRH_MODE9 );
 8001be8:	4a0a      	ldr	r2, [pc, #40]	; (8001c14 <GPIO_Init+0x160>)
 8001bea:	4b0a      	ldr	r3, [pc, #40]	; (8001c14 <GPIO_Init+0x160>)
 8001bec:	685b      	ldr	r3, [r3, #4]
 8001bee:	f043 03bb 	orr.w	r3, r3, #187	; 0xbb
 8001bf2:	6053      	str	r3, [r2, #4]
		
}
 8001bf4:	bf00      	nop
 8001bf6:	46bd      	mov	sp, r7
 8001bf8:	bc80      	pop	{r7}
 8001bfa:	4770      	bx	lr
 8001bfc:	40021000 	.word	0x40021000
 8001c00:	40010000 	.word	0x40010000
 8001c04:	40010800 	.word	0x40010800
 8001c08:	0f00fff0 	.word	0x0f00fff0
 8001c0c:	a0a10001 	.word	0xa0a10001
 8001c10:	40010c00 	.word	0x40010c00
 8001c14:	40011000 	.word	0x40011000

08001c18 <FC_rotate_Fwd>:
//

//  
void FC_rotate_Fwd(void)
{
 8001c18:	b580      	push	{r7, lr}
 8001c1a:	af00      	add	r7, sp, #0
D0_out_OFF;
 8001c1c:	4b06      	ldr	r3, [pc, #24]	; (8001c38 <FC_rotate_Fwd+0x20>)
 8001c1e:	f44f 7200 	mov.w	r2, #512	; 0x200
 8001c22:	611a      	str	r2, [r3, #16]
GPIO_delay(5);	
 8001c24:	2005      	movs	r0, #5
 8001c26:	f7ff ff37 	bl	8001a98 <GPIO_delay>
D1_out_ON;
 8001c2a:	4b03      	ldr	r3, [pc, #12]	; (8001c38 <FC_rotate_Fwd+0x20>)
 8001c2c:	f44f 7280 	mov.w	r2, #256	; 0x100
 8001c30:	615a      	str	r2, [r3, #20]
}
 8001c32:	bf00      	nop
 8001c34:	bd80      	pop	{r7, pc}
 8001c36:	bf00      	nop
 8001c38:	40010c00 	.word	0x40010c00

08001c3c <FC_rotate_Stop>:
D0_out_ON;	
}

//  
void FC_rotate_Stop(void)
{
 8001c3c:	b580      	push	{r7, lr}
 8001c3e:	af00      	add	r7, sp, #0
D0_out_OFF;
 8001c40:	4b06      	ldr	r3, [pc, #24]	; (8001c5c <FC_rotate_Stop+0x20>)
 8001c42:	f44f 7200 	mov.w	r2, #512	; 0x200
 8001c46:	611a      	str	r2, [r3, #16]
D1_out_OFF;
 8001c48:	4b04      	ldr	r3, [pc, #16]	; (8001c5c <FC_rotate_Stop+0x20>)
 8001c4a:	f44f 7280 	mov.w	r2, #256	; 0x100
 8001c4e:	611a      	str	r2, [r3, #16]
GPIO_delay(5);
 8001c50:	2005      	movs	r0, #5
 8001c52:	f7ff ff21 	bl	8001a98 <GPIO_delay>
}	
 8001c56:	bf00      	nop
 8001c58:	bd80      	pop	{r7, pc}
 8001c5a:	bf00      	nop
 8001c5c:	40010c00 	.word	0x40010c00

08001c60 <FC_tension_Up>:

//  
void FC_tension_Up(void)
{
 8001c60:	b580      	push	{r7, lr}
 8001c62:	af00      	add	r7, sp, #0
D2_out_OFF;
 8001c64:	4b06      	ldr	r3, [pc, #24]	; (8001c80 <FC_tension_Up+0x20>)
 8001c66:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8001c6a:	611a      	str	r2, [r3, #16]
GPIO_delay(5);	
 8001c6c:	2005      	movs	r0, #5
 8001c6e:	f7ff ff13 	bl	8001a98 <GPIO_delay>
D3_out_ON;
 8001c72:	4b03      	ldr	r3, [pc, #12]	; (8001c80 <FC_tension_Up+0x20>)
 8001c74:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8001c78:	615a      	str	r2, [r3, #20]
}
 8001c7a:	bf00      	nop
 8001c7c:	bd80      	pop	{r7, pc}
 8001c7e:	bf00      	nop
 8001c80:	40010c00 	.word	0x40010c00

08001c84 <FC_tension_Down>:

//  
void FC_tension_Down(void)
{
 8001c84:	b580      	push	{r7, lr}
 8001c86:	af00      	add	r7, sp, #0
D3_out_OFF;
 8001c88:	4b06      	ldr	r3, [pc, #24]	; (8001ca4 <FC_tension_Down+0x20>)
 8001c8a:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8001c8e:	611a      	str	r2, [r3, #16]
GPIO_delay(5);	
 8001c90:	2005      	movs	r0, #5
 8001c92:	f7ff ff01 	bl	8001a98 <GPIO_delay>
D2_out_ON;
 8001c96:	4b03      	ldr	r3, [pc, #12]	; (8001ca4 <FC_tension_Down+0x20>)
 8001c98:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8001c9c:	615a      	str	r2, [r3, #20]
}
 8001c9e:	bf00      	nop
 8001ca0:	bd80      	pop	{r7, pc}
 8001ca2:	bf00      	nop
 8001ca4:	40010c00 	.word	0x40010c00

08001ca8 <FC_tension_Hold>:

//  
void FC_tension_Hold(void)
{
 8001ca8:	b580      	push	{r7, lr}
 8001caa:	af00      	add	r7, sp, #0
D2_out_OFF;
 8001cac:	4b06      	ldr	r3, [pc, #24]	; (8001cc8 <FC_tension_Hold+0x20>)
 8001cae:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8001cb2:	611a      	str	r2, [r3, #16]
D3_out_OFF;
 8001cb4:	4b04      	ldr	r3, [pc, #16]	; (8001cc8 <FC_tension_Hold+0x20>)
 8001cb6:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8001cba:	611a      	str	r2, [r3, #16]
GPIO_delay(5);
 8001cbc:	2005      	movs	r0, #5
 8001cbe:	f7ff feeb 	bl	8001a98 <GPIO_delay>
}
 8001cc2:	bf00      	nop
 8001cc4:	bd80      	pop	{r7, pc}
 8001cc6:	bf00      	nop
 8001cc8:	40010c00 	.word	0x40010c00

08001ccc <I2C_delay>:

//::::::::::::::::::::::::::::::::::::::::::::::::::::::::::::::::::::::::::::::::::::::::::::

//   
void I2C_delay(uint32_t tick)
{ 
 8001ccc:	b480      	push	{r7}
 8001cce:	b085      	sub	sp, #20
 8001cd0:	af00      	add	r7, sp, #0
 8001cd2:	6078      	str	r0, [r7, #4]
	uint32_t wait = 0;
 8001cd4:	2300      	movs	r3, #0
 8001cd6:	60fb      	str	r3, [r7, #12]
	
	while(tick) 
 8001cd8:	e006      	b.n	8001ce8 <I2C_delay+0x1c>
 {
  __ASM("NOP"); 
 8001cda:	bf00      	nop
	wait +=1; 
 8001cdc:	68fb      	ldr	r3, [r7, #12]
 8001cde:	3301      	adds	r3, #1
 8001ce0:	60fb      	str	r3, [r7, #12]
  tick--;
 8001ce2:	687b      	ldr	r3, [r7, #4]
 8001ce4:	3b01      	subs	r3, #1
 8001ce6:	607b      	str	r3, [r7, #4]
	while(tick) 
 8001ce8:	687b      	ldr	r3, [r7, #4]
 8001cea:	2b00      	cmp	r3, #0
 8001cec:	d1f5      	bne.n	8001cda <I2C_delay+0xe>
 } 
}
 8001cee:	bf00      	nop
 8001cf0:	3714      	adds	r7, #20
 8001cf2:	46bd      	mov	sp, r7
 8001cf4:	bc80      	pop	{r7}
 8001cf6:	4770      	bx	lr

08001cf8 <I2C_GPIO_conf_with_Errata>:
//

//    SDA  SCL  I2C ( Errata .26)
void I2C_GPIO_conf_with_Errata(void)
{
 8001cf8:	b480      	push	{r7}
 8001cfa:	af00      	add	r7, sp, #0
	// PB6 - I2C SCL
	// PB7 - I2C SDA
	GPIOB->CRL &= ~( GPIO_CRL_MODE6 | GPIO_CRL_MODE7 );
 8001cfc:	4a45      	ldr	r2, [pc, #276]	; (8001e14 <I2C_GPIO_conf_with_Errata+0x11c>)
 8001cfe:	4b45      	ldr	r3, [pc, #276]	; (8001e14 <I2C_GPIO_conf_with_Errata+0x11c>)
 8001d00:	681b      	ldr	r3, [r3, #0]
 8001d02:	f023 534c 	bic.w	r3, r3, #855638016	; 0x33000000
 8001d06:	6013      	str	r3, [r2, #0]
	GPIOB->CRL &= ~( GPIO_CRL_CNF6 | GPIO_CRL_CNF7 );
 8001d08:	4a42      	ldr	r2, [pc, #264]	; (8001e14 <I2C_GPIO_conf_with_Errata+0x11c>)
 8001d0a:	4b42      	ldr	r3, [pc, #264]	; (8001e14 <I2C_GPIO_conf_with_Errata+0x11c>)
 8001d0c:	681b      	ldr	r3, [r3, #0]
 8001d0e:	f023 434c 	bic.w	r3, r3, #3422552064	; 0xcc000000
 8001d12:	6013      	str	r3, [r2, #0]
	
	// General Output Open-Drain High Level
	// High Level
	GPIOB->CRL |= ( GPIO_CRL_MODE6 | GPIO_CRL_CNF6_0 | GPIO_CRL_MODE7 | GPIO_CRL_CNF7_0 );
 8001d14:	4a3f      	ldr	r2, [pc, #252]	; (8001e14 <I2C_GPIO_conf_with_Errata+0x11c>)
 8001d16:	4b3f      	ldr	r3, [pc, #252]	; (8001e14 <I2C_GPIO_conf_with_Errata+0x11c>)
 8001d18:	681b      	ldr	r3, [r3, #0]
 8001d1a:	f043 43ee 	orr.w	r3, r3, #1996488704	; 0x77000000
 8001d1e:	6013      	str	r3, [r2, #0]
	GPIOB->ODR |= ( GPIO_ODR_ODR6 | GPIO_ODR_ODR7 );
 8001d20:	4a3c      	ldr	r2, [pc, #240]	; (8001e14 <I2C_GPIO_conf_with_Errata+0x11c>)
 8001d22:	4b3c      	ldr	r3, [pc, #240]	; (8001e14 <I2C_GPIO_conf_with_Errata+0x11c>)
 8001d24:	68db      	ldr	r3, [r3, #12]
 8001d26:	f043 03c0 	orr.w	r3, r3, #192	; 0xc0
 8001d2a:	60d3      	str	r3, [r2, #12]
	
	// Control SDA SCL High Level
	while(!(GPIOB->IDR & (GPIO_IDR_IDR7 | GPIO_IDR_IDR6))) { GPIOC->BSRR = GPIO_BSRR_BS4; }
 8001d2c:	e002      	b.n	8001d34 <I2C_GPIO_conf_with_Errata+0x3c>
 8001d2e:	4b3a      	ldr	r3, [pc, #232]	; (8001e18 <I2C_GPIO_conf_with_Errata+0x120>)
 8001d30:	2210      	movs	r2, #16
 8001d32:	611a      	str	r2, [r3, #16]
 8001d34:	4b37      	ldr	r3, [pc, #220]	; (8001e14 <I2C_GPIO_conf_with_Errata+0x11c>)
 8001d36:	689b      	ldr	r3, [r3, #8]
 8001d38:	f003 03c0 	and.w	r3, r3, #192	; 0xc0
 8001d3c:	2b00      	cmp	r3, #0
 8001d3e:	d0f6      	beq.n	8001d2e <I2C_GPIO_conf_with_Errata+0x36>
	GPIOC->BSRR = GPIO_BSRR_BR4;
 8001d40:	4b35      	ldr	r3, [pc, #212]	; (8001e18 <I2C_GPIO_conf_with_Errata+0x120>)
 8001d42:	f44f 1280 	mov.w	r2, #1048576	; 0x100000
 8001d46:	611a      	str	r2, [r3, #16]
	
	// SDA Low Level
	GPIOB->ODR &= ~( GPIO_ODR_ODR7 );
 8001d48:	4a32      	ldr	r2, [pc, #200]	; (8001e14 <I2C_GPIO_conf_with_Errata+0x11c>)
 8001d4a:	4b32      	ldr	r3, [pc, #200]	; (8001e14 <I2C_GPIO_conf_with_Errata+0x11c>)
 8001d4c:	68db      	ldr	r3, [r3, #12]
 8001d4e:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8001d52:	60d3      	str	r3, [r2, #12]
	
	// Control SDA Low Level
	while(GPIOB->IDR & GPIO_IDR_IDR7) { GPIOC->BSRR = GPIO_BSRR_BS4; }
 8001d54:	e002      	b.n	8001d5c <I2C_GPIO_conf_with_Errata+0x64>
 8001d56:	4b30      	ldr	r3, [pc, #192]	; (8001e18 <I2C_GPIO_conf_with_Errata+0x120>)
 8001d58:	2210      	movs	r2, #16
 8001d5a:	611a      	str	r2, [r3, #16]
 8001d5c:	4b2d      	ldr	r3, [pc, #180]	; (8001e14 <I2C_GPIO_conf_with_Errata+0x11c>)
 8001d5e:	689b      	ldr	r3, [r3, #8]
 8001d60:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8001d64:	2b00      	cmp	r3, #0
 8001d66:	d1f6      	bne.n	8001d56 <I2C_GPIO_conf_with_Errata+0x5e>
	GPIOC->BSRR = GPIO_BSRR_BR4;	
 8001d68:	4b2b      	ldr	r3, [pc, #172]	; (8001e18 <I2C_GPIO_conf_with_Errata+0x120>)
 8001d6a:	f44f 1280 	mov.w	r2, #1048576	; 0x100000
 8001d6e:	611a      	str	r2, [r3, #16]
	
	// SCL Low Level
	GPIOB->ODR &= ~( GPIO_ODR_ODR6 );
 8001d70:	4a28      	ldr	r2, [pc, #160]	; (8001e14 <I2C_GPIO_conf_with_Errata+0x11c>)
 8001d72:	4b28      	ldr	r3, [pc, #160]	; (8001e14 <I2C_GPIO_conf_with_Errata+0x11c>)
 8001d74:	68db      	ldr	r3, [r3, #12]
 8001d76:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8001d7a:	60d3      	str	r3, [r2, #12]
	
	// Control SCL Low Level
	while(GPIOB->IDR & GPIO_IDR_IDR6) { GPIOC->BSRR = GPIO_BSRR_BS4; }
 8001d7c:	e002      	b.n	8001d84 <I2C_GPIO_conf_with_Errata+0x8c>
 8001d7e:	4b26      	ldr	r3, [pc, #152]	; (8001e18 <I2C_GPIO_conf_with_Errata+0x120>)
 8001d80:	2210      	movs	r2, #16
 8001d82:	611a      	str	r2, [r3, #16]
 8001d84:	4b23      	ldr	r3, [pc, #140]	; (8001e14 <I2C_GPIO_conf_with_Errata+0x11c>)
 8001d86:	689b      	ldr	r3, [r3, #8]
 8001d88:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8001d8c:	2b00      	cmp	r3, #0
 8001d8e:	d1f6      	bne.n	8001d7e <I2C_GPIO_conf_with_Errata+0x86>
	GPIOC->BSRR = GPIO_BSRR_BR4;
 8001d90:	4b21      	ldr	r3, [pc, #132]	; (8001e18 <I2C_GPIO_conf_with_Errata+0x120>)
 8001d92:	f44f 1280 	mov.w	r2, #1048576	; 0x100000
 8001d96:	611a      	str	r2, [r3, #16]
	
		// SCL High Level
	GPIOB->ODR |= GPIO_ODR_ODR6;
 8001d98:	4a1e      	ldr	r2, [pc, #120]	; (8001e14 <I2C_GPIO_conf_with_Errata+0x11c>)
 8001d9a:	4b1e      	ldr	r3, [pc, #120]	; (8001e14 <I2C_GPIO_conf_with_Errata+0x11c>)
 8001d9c:	68db      	ldr	r3, [r3, #12]
 8001d9e:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8001da2:	60d3      	str	r3, [r2, #12]
	
	// Control SCL Low Level
	while(!(GPIOB->IDR & GPIO_IDR_IDR6)) { GPIOC->BSRR = GPIO_BSRR_BS4; }
 8001da4:	e002      	b.n	8001dac <I2C_GPIO_conf_with_Errata+0xb4>
 8001da6:	4b1c      	ldr	r3, [pc, #112]	; (8001e18 <I2C_GPIO_conf_with_Errata+0x120>)
 8001da8:	2210      	movs	r2, #16
 8001daa:	611a      	str	r2, [r3, #16]
 8001dac:	4b19      	ldr	r3, [pc, #100]	; (8001e14 <I2C_GPIO_conf_with_Errata+0x11c>)
 8001dae:	689b      	ldr	r3, [r3, #8]
 8001db0:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8001db4:	2b00      	cmp	r3, #0
 8001db6:	d0f6      	beq.n	8001da6 <I2C_GPIO_conf_with_Errata+0xae>
	GPIOC->BSRR = GPIO_BSRR_BR4;
 8001db8:	4b17      	ldr	r3, [pc, #92]	; (8001e18 <I2C_GPIO_conf_with_Errata+0x120>)
 8001dba:	f44f 1280 	mov.w	r2, #1048576	; 0x100000
 8001dbe:	611a      	str	r2, [r3, #16]
	
	// SDA High Level
	GPIOB->ODR |= GPIO_ODR_ODR7;
 8001dc0:	4a14      	ldr	r2, [pc, #80]	; (8001e14 <I2C_GPIO_conf_with_Errata+0x11c>)
 8001dc2:	4b14      	ldr	r3, [pc, #80]	; (8001e14 <I2C_GPIO_conf_with_Errata+0x11c>)
 8001dc4:	68db      	ldr	r3, [r3, #12]
 8001dc6:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8001dca:	60d3      	str	r3, [r2, #12]
	
	// Control SDA High Level
	while(!(GPIOB->IDR & GPIO_IDR_IDR7)) { GPIOC->BSRR = GPIO_BSRR_BS4; }
 8001dcc:	e002      	b.n	8001dd4 <I2C_GPIO_conf_with_Errata+0xdc>
 8001dce:	4b12      	ldr	r3, [pc, #72]	; (8001e18 <I2C_GPIO_conf_with_Errata+0x120>)
 8001dd0:	2210      	movs	r2, #16
 8001dd2:	611a      	str	r2, [r3, #16]
 8001dd4:	4b0f      	ldr	r3, [pc, #60]	; (8001e14 <I2C_GPIO_conf_with_Errata+0x11c>)
 8001dd6:	689b      	ldr	r3, [r3, #8]
 8001dd8:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8001ddc:	2b00      	cmp	r3, #0
 8001dde:	d0f6      	beq.n	8001dce <I2C_GPIO_conf_with_Errata+0xd6>
	GPIOC->BSRR = GPIO_BSRR_BR4;
 8001de0:	4b0d      	ldr	r3, [pc, #52]	; (8001e18 <I2C_GPIO_conf_with_Errata+0x120>)
 8001de2:	f44f 1280 	mov.w	r2, #1048576	; 0x100000
 8001de6:	611a      	str	r2, [r3, #16]
	
	// PB6 - I2C SCL -  , "open drain" , 50MHz
	// PB7 - I2C SDA -  , "open drain" , 50MHz
	GPIOB->CRL &= ~( GPIO_CRL_MODE6 | GPIO_CRL_MODE7 );
 8001de8:	4a0a      	ldr	r2, [pc, #40]	; (8001e14 <I2C_GPIO_conf_with_Errata+0x11c>)
 8001dea:	4b0a      	ldr	r3, [pc, #40]	; (8001e14 <I2C_GPIO_conf_with_Errata+0x11c>)
 8001dec:	681b      	ldr	r3, [r3, #0]
 8001dee:	f023 534c 	bic.w	r3, r3, #855638016	; 0x33000000
 8001df2:	6013      	str	r3, [r2, #0]
	GPIOB->CRL &= ~( GPIO_CRL_CNF6 | GPIO_CRL_CNF7 );
 8001df4:	4a07      	ldr	r2, [pc, #28]	; (8001e14 <I2C_GPIO_conf_with_Errata+0x11c>)
 8001df6:	4b07      	ldr	r3, [pc, #28]	; (8001e14 <I2C_GPIO_conf_with_Errata+0x11c>)
 8001df8:	681b      	ldr	r3, [r3, #0]
 8001dfa:	f023 434c 	bic.w	r3, r3, #3422552064	; 0xcc000000
 8001dfe:	6013      	str	r3, [r2, #0]
	GPIOB->CRL |= ( GPIO_CRL_MODE6 | GPIO_CRL_CNF6 | GPIO_CRL_MODE7 | GPIO_CRL_CNF7 );	
 8001e00:	4a04      	ldr	r2, [pc, #16]	; (8001e14 <I2C_GPIO_conf_with_Errata+0x11c>)
 8001e02:	4b04      	ldr	r3, [pc, #16]	; (8001e14 <I2C_GPIO_conf_with_Errata+0x11c>)
 8001e04:	681b      	ldr	r3, [r3, #0]
 8001e06:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8001e0a:	6013      	str	r3, [r2, #0]
}
 8001e0c:	bf00      	nop
 8001e0e:	46bd      	mov	sp, r7
 8001e10:	bc80      	pop	{r7}
 8001e12:	4770      	bx	lr
 8001e14:	40010c00 	.word	0x40010c00
 8001e18:	40011000 	.word	0x40011000

08001e1c <I2C_Init>:
//

//  I2C ( I2C2)
void I2C_Init(void)
{
 8001e1c:	b580      	push	{r7, lr}
 8001e1e:	af00      	add	r7, sp, #0
	
//    I2C
RCC->APB1ENR |= RCC_APB1ENR_I2C1EN;	
 8001e20:	4a26      	ldr	r2, [pc, #152]	; (8001ebc <I2C_Init+0xa0>)
 8001e22:	4b26      	ldr	r3, [pc, #152]	; (8001ebc <I2C_Init+0xa0>)
 8001e24:	69db      	ldr	r3, [r3, #28]
 8001e26:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8001e2a:	61d3      	str	r3, [r2, #28]
	
//  I2C
I2C1->CR1 &= ~I2C_CR1_PE;
 8001e2c:	4a24      	ldr	r2, [pc, #144]	; (8001ec0 <I2C_Init+0xa4>)
 8001e2e:	4b24      	ldr	r3, [pc, #144]	; (8001ec0 <I2C_Init+0xa4>)
 8001e30:	881b      	ldrh	r3, [r3, #0]
 8001e32:	b29b      	uxth	r3, r3
 8001e34:	f023 0301 	bic.w	r3, r3, #1
 8001e38:	b29b      	uxth	r3, r3
 8001e3a:	8013      	strh	r3, [r2, #0]
	
//   
while (I2C1->CR1 & I2C_CR1_PE) {};	
 8001e3c:	bf00      	nop
 8001e3e:	4b20      	ldr	r3, [pc, #128]	; (8001ec0 <I2C_Init+0xa4>)
 8001e40:	881b      	ldrh	r3, [r3, #0]
 8001e42:	b29b      	uxth	r3, r3
 8001e44:	f003 0301 	and.w	r3, r3, #1
 8001e48:	2b00      	cmp	r3, #0
 8001e4a:	d1f8      	bne.n	8001e3e <I2C_Init+0x22>

//    SDA  SCL  I2C ( Errata .26)	
I2C_GPIO_conf_with_Errata();
 8001e4c:	f7ff ff54 	bl	8001cf8 <I2C_GPIO_conf_with_Errata>

//   I2C
I2C1->CR1 |= I2C_CR1_SWRST;
 8001e50:	4a1b      	ldr	r2, [pc, #108]	; (8001ec0 <I2C_Init+0xa4>)
 8001e52:	4b1b      	ldr	r3, [pc, #108]	; (8001ec0 <I2C_Init+0xa4>)
 8001e54:	881b      	ldrh	r3, [r3, #0]
 8001e56:	b29b      	uxth	r3, r3
 8001e58:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8001e5c:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8001e60:	b29b      	uxth	r3, r3
 8001e62:	8013      	strh	r3, [r2, #0]
	
//    I2C
I2C1->CR1 &= ~I2C_CR1_SWRST;
 8001e64:	4a16      	ldr	r2, [pc, #88]	; (8001ec0 <I2C_Init+0xa4>)
 8001e66:	4b16      	ldr	r3, [pc, #88]	; (8001ec0 <I2C_Init+0xa4>)
 8001e68:	881b      	ldrh	r3, [r3, #0]
 8001e6a:	b29b      	uxth	r3, r3
 8001e6c:	f3c3 030e 	ubfx	r3, r3, #0, #15
 8001e70:	b29b      	uxth	r3, r3
 8001e72:	8013      	strh	r3, [r2, #0]
	
// !!!!!!!!!    I2C
	
//    I2C = 8 , 1/Fc = 1/8000000 = 125ns
// Standart Mode, 100 kHz = 100 000, 1000ns
I2C1->CCR = 80; //(SystemCoreClock / 100000UL);	
 8001e74:	4b12      	ldr	r3, [pc, #72]	; (8001ec0 <I2C_Init+0xa4>)
 8001e76:	2250      	movs	r2, #80	; 0x50
 8001e78:	839a      	strh	r2, [r3, #28]
I2C1->TRISE = 9; // ( 1000ns / 125ns ) + 1
 8001e7a:	4b11      	ldr	r3, [pc, #68]	; (8001ec0 <I2C_Init+0xa4>)
 8001e7c:	2209      	movs	r2, #9
 8001e7e:	841a      	strh	r2, [r3, #32]
	
//     I2C => FREQ[5:0] = 8 (MHz)
//        I2C
I2C1->CR2 = 8;
 8001e80:	4b0f      	ldr	r3, [pc, #60]	; (8001ec0 <I2C_Init+0xa4>)
 8001e82:	2208      	movs	r2, #8
 8001e84:	809a      	strh	r2, [r3, #4]
I2C1->CR2 |= I2C_CR2_ITBUFEN;	// I2C_CR2_ITEVTEN | I2C_CR2_ITERREN | 
 8001e86:	4a0e      	ldr	r2, [pc, #56]	; (8001ec0 <I2C_Init+0xa4>)
 8001e88:	4b0d      	ldr	r3, [pc, #52]	; (8001ec0 <I2C_Init+0xa4>)
 8001e8a:	889b      	ldrh	r3, [r3, #4]
 8001e8c:	b29b      	uxth	r3, r3
 8001e8e:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8001e92:	b29b      	uxth	r3, r3
 8001e94:	8093      	strh	r3, [r2, #4]
	
//    I2C	
I2C1->CR1 |= I2C_CR1_PE;
 8001e96:	4a0a      	ldr	r2, [pc, #40]	; (8001ec0 <I2C_Init+0xa4>)
 8001e98:	4b09      	ldr	r3, [pc, #36]	; (8001ec0 <I2C_Init+0xa4>)
 8001e9a:	881b      	ldrh	r3, [r3, #0]
 8001e9c:	b29b      	uxth	r3, r3
 8001e9e:	f043 0301 	orr.w	r3, r3, #1
 8001ea2:	b29b      	uxth	r3, r3
 8001ea4:	8013      	strh	r3, [r2, #0]

//   
while (!(I2C1->CR1 & I2C_CR1_PE)) {};
 8001ea6:	bf00      	nop
 8001ea8:	4b05      	ldr	r3, [pc, #20]	; (8001ec0 <I2C_Init+0xa4>)
 8001eaa:	881b      	ldrh	r3, [r3, #0]
 8001eac:	b29b      	uxth	r3, r3
 8001eae:	f003 0301 	and.w	r3, r3, #1
 8001eb2:	2b00      	cmp	r3, #0
 8001eb4:	d0f8      	beq.n	8001ea8 <I2C_Init+0x8c>
// NVIC_EnableIRQ(I2C1_EV_IRQn);
// NVIC_EnableIRQ(I2C1_ER_IRQn);	

// NVIC_SetPriority(I2C1_EV_IRQn, 0);
// NVIC_SetPriority(I2C1_ER_IRQn, 1); // 7
}
 8001eb6:	bf00      	nop
 8001eb8:	bd80      	pop	{r7, pc}
 8001eba:	bf00      	nop
 8001ebc:	40021000 	.word	0x40021000
 8001ec0:	40005400 	.word	0x40005400

08001ec4 <EEPROM_write_DWord>:
}
//

//     (  , 16, WORD)  EEPROM   I2C
char EEPROM_write_DWord(uint8_t device,  uint8_t cell, uint32_t raw)
{
 8001ec4:	b580      	push	{r7, lr}
 8001ec6:	b086      	sub	sp, #24
 8001ec8:	af00      	add	r7, sp, #0
 8001eca:	4603      	mov	r3, r0
 8001ecc:	603a      	str	r2, [r7, #0]
 8001ece:	71fb      	strb	r3, [r7, #7]
 8001ed0:	460b      	mov	r3, r1
 8001ed2:	71bb      	strb	r3, [r7, #6]
	uint16_t MSB_h = 0, MSB_l = 0;
 8001ed4:	2300      	movs	r3, #0
 8001ed6:	827b      	strh	r3, [r7, #18]
 8001ed8:	2300      	movs	r3, #0
 8001eda:	823b      	strh	r3, [r7, #16]
	uint16_t LSB_h = 0, LSB_l = 0;
 8001edc:	2300      	movs	r3, #0
 8001ede:	81fb      	strh	r3, [r7, #14]
 8001ee0:	2300      	movs	r3, #0
 8001ee2:	81bb      	strh	r3, [r7, #12]
	
  uint16_t MSB = ( (raw & 0xFFFF0000) >> 16);
 8001ee4:	683b      	ldr	r3, [r7, #0]
 8001ee6:	0c1b      	lsrs	r3, r3, #16
 8001ee8:	817b      	strh	r3, [r7, #10]
  uint16_t LSB = (raw & 0x0000FFFF);
 8001eea:	683b      	ldr	r3, [r7, #0]
 8001eec:	813b      	strh	r3, [r7, #8]
	
	MSB_h = ( (MSB & 0xFF00) >> 8 );
 8001eee:	897b      	ldrh	r3, [r7, #10]
 8001ef0:	0a1b      	lsrs	r3, r3, #8
 8001ef2:	827b      	strh	r3, [r7, #18]
	MSB_l = ( MSB & 0x00FF );
 8001ef4:	897b      	ldrh	r3, [r7, #10]
 8001ef6:	b2db      	uxtb	r3, r3
 8001ef8:	823b      	strh	r3, [r7, #16]
	LSB_h = ( (LSB & 0xFF00) >> 8 );
 8001efa:	893b      	ldrh	r3, [r7, #8]
 8001efc:	0a1b      	lsrs	r3, r3, #8
 8001efe:	81fb      	strh	r3, [r7, #14]
	LSB_l = ( LSB & 0x00FF );
 8001f00:	893b      	ldrh	r3, [r7, #8]
 8001f02:	b2db      	uxtb	r3, r3
 8001f04:	81bb      	strh	r3, [r7, #12]

	//   :)	
	I2C1->CR1 |= I2C_CR1_START;	
 8001f06:	4a6e      	ldr	r2, [pc, #440]	; (80020c0 <EEPROM_write_DWord+0x1fc>)
 8001f08:	4b6d      	ldr	r3, [pc, #436]	; (80020c0 <EEPROM_write_DWord+0x1fc>)
 8001f0a:	881b      	ldrh	r3, [r3, #0]
 8001f0c:	b29b      	uxth	r3, r3
 8001f0e:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001f12:	b29b      	uxth	r3, r3
 8001f14:	8013      	strh	r3, [r2, #0]
	
	uint32_t err_cnt;

  //  EV5
  //    START BYTE
	err_cnt = ERR_CNT_LIM;
 8001f16:	4b6b      	ldr	r3, [pc, #428]	; (80020c4 <EEPROM_write_DWord+0x200>)
 8001f18:	617b      	str	r3, [r7, #20]
	while(!( I2C1->SR1 & I2C_SR1_SB ) && --err_cnt) {};
 8001f1a:	bf00      	nop
 8001f1c:	4b68      	ldr	r3, [pc, #416]	; (80020c0 <EEPROM_write_DWord+0x1fc>)
 8001f1e:	8a9b      	ldrh	r3, [r3, #20]
 8001f20:	b29b      	uxth	r3, r3
 8001f22:	f003 0301 	and.w	r3, r3, #1
 8001f26:	2b00      	cmp	r3, #0
 8001f28:	d105      	bne.n	8001f36 <EEPROM_write_DWord+0x72>
 8001f2a:	697b      	ldr	r3, [r7, #20]
 8001f2c:	3b01      	subs	r3, #1
 8001f2e:	617b      	str	r3, [r7, #20]
 8001f30:	697b      	ldr	r3, [r7, #20]
 8001f32:	2b00      	cmp	r3, #0
 8001f34:	d1f2      	bne.n	8001f1c <EEPROM_write_DWord+0x58>
	if(!err_cnt) return 1;
 8001f36:	697b      	ldr	r3, [r7, #20]
 8001f38:	2b00      	cmp	r3, #0
 8001f3a:	d101      	bne.n	8001f40 <EEPROM_write_DWord+0x7c>
 8001f3c:	2301      	movs	r3, #1
 8001f3e:	e0bb      	b.n	80020b8 <EEPROM_write_DWord+0x1f4>
	
	//     SR1
	(void) I2C1->SR1;
 8001f40:	4b5f      	ldr	r3, [pc, #380]	; (80020c0 <EEPROM_write_DWord+0x1fc>)
 8001f42:	8a9b      	ldrh	r3, [r3, #20]
	
	//       0   ( )
	I2C1->DR = I2C_Set_Address(device, I2C_MODE_WRITE); 
 8001f44:	4a5e      	ldr	r2, [pc, #376]	; (80020c0 <EEPROM_write_DWord+0x1fc>)
 8001f46:	79fb      	ldrb	r3, [r7, #7]
 8001f48:	b29b      	uxth	r3, r3
 8001f4a:	005b      	lsls	r3, r3, #1
 8001f4c:	b29b      	uxth	r3, r3
 8001f4e:	8213      	strh	r3, [r2, #16]

	//    ADDR (    )
	err_cnt = ERR_CNT_LIM;
 8001f50:	4b5c      	ldr	r3, [pc, #368]	; (80020c4 <EEPROM_write_DWord+0x200>)
 8001f52:	617b      	str	r3, [r7, #20]
	while(!( I2C1->SR1 & I2C_SR1_ADDR ) && --err_cnt) {};
 8001f54:	bf00      	nop
 8001f56:	4b5a      	ldr	r3, [pc, #360]	; (80020c0 <EEPROM_write_DWord+0x1fc>)
 8001f58:	8a9b      	ldrh	r3, [r3, #20]
 8001f5a:	b29b      	uxth	r3, r3
 8001f5c:	f003 0302 	and.w	r3, r3, #2
 8001f60:	2b00      	cmp	r3, #0
 8001f62:	d105      	bne.n	8001f70 <EEPROM_write_DWord+0xac>
 8001f64:	697b      	ldr	r3, [r7, #20]
 8001f66:	3b01      	subs	r3, #1
 8001f68:	617b      	str	r3, [r7, #20]
 8001f6a:	697b      	ldr	r3, [r7, #20]
 8001f6c:	2b00      	cmp	r3, #0
 8001f6e:	d1f2      	bne.n	8001f56 <EEPROM_write_DWord+0x92>
	if(!err_cnt) return 2;
 8001f70:	697b      	ldr	r3, [r7, #20]
 8001f72:	2b00      	cmp	r3, #0
 8001f74:	d101      	bne.n	8001f7a <EEPROM_write_DWord+0xb6>
 8001f76:	2302      	movs	r3, #2
 8001f78:	e09e      	b.n	80020b8 <EEPROM_write_DWord+0x1f4>
		
	//     SR1  SR2
	(void) I2C1->SR1;
 8001f7a:	4b51      	ldr	r3, [pc, #324]	; (80020c0 <EEPROM_write_DWord+0x1fc>)
 8001f7c:	8a9b      	ldrh	r3, [r3, #20]
	(void) I2C1->SR2;
 8001f7e:	4b50      	ldr	r3, [pc, #320]	; (80020c0 <EEPROM_write_DWord+0x1fc>)
 8001f80:	8b1b      	ldrh	r3, [r3, #24]
		
	//  EV8
	//     
	err_cnt = ERR_CNT_LIM;
 8001f82:	4b50      	ldr	r3, [pc, #320]	; (80020c4 <EEPROM_write_DWord+0x200>)
 8001f84:	617b      	str	r3, [r7, #20]
	while(!(I2C1->SR1 & I2C_SR1_TXE) && --err_cnt){};
 8001f86:	bf00      	nop
 8001f88:	4b4d      	ldr	r3, [pc, #308]	; (80020c0 <EEPROM_write_DWord+0x1fc>)
 8001f8a:	8a9b      	ldrh	r3, [r3, #20]
 8001f8c:	b29b      	uxth	r3, r3
 8001f8e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8001f92:	2b00      	cmp	r3, #0
 8001f94:	d105      	bne.n	8001fa2 <EEPROM_write_DWord+0xde>
 8001f96:	697b      	ldr	r3, [r7, #20]
 8001f98:	3b01      	subs	r3, #1
 8001f9a:	617b      	str	r3, [r7, #20]
 8001f9c:	697b      	ldr	r3, [r7, #20]
 8001f9e:	2b00      	cmp	r3, #0
 8001fa0:	d1f2      	bne.n	8001f88 <EEPROM_write_DWord+0xc4>
	if(!err_cnt) return 3;
 8001fa2:	697b      	ldr	r3, [r7, #20]
 8001fa4:	2b00      	cmp	r3, #0
 8001fa6:	d101      	bne.n	8001fac <EEPROM_write_DWord+0xe8>
 8001fa8:	2303      	movs	r3, #3
 8001faa:	e085      	b.n	80020b8 <EEPROM_write_DWord+0x1f4>
		
	//    	
	I2C1->DR = cell; 
 8001fac:	4b44      	ldr	r3, [pc, #272]	; (80020c0 <EEPROM_write_DWord+0x1fc>)
 8001fae:	79ba      	ldrb	r2, [r7, #6]
 8001fb0:	b292      	uxth	r2, r2
 8001fb2:	821a      	strh	r2, [r3, #16]
	
	//  EV8
	//     
	err_cnt = ERR_CNT_LIM;
 8001fb4:	4b43      	ldr	r3, [pc, #268]	; (80020c4 <EEPROM_write_DWord+0x200>)
 8001fb6:	617b      	str	r3, [r7, #20]
	while(!(I2C1->SR1 & I2C_SR1_TXE) && --err_cnt){};
 8001fb8:	bf00      	nop
 8001fba:	4b41      	ldr	r3, [pc, #260]	; (80020c0 <EEPROM_write_DWord+0x1fc>)
 8001fbc:	8a9b      	ldrh	r3, [r3, #20]
 8001fbe:	b29b      	uxth	r3, r3
 8001fc0:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8001fc4:	2b00      	cmp	r3, #0
 8001fc6:	d105      	bne.n	8001fd4 <EEPROM_write_DWord+0x110>
 8001fc8:	697b      	ldr	r3, [r7, #20]
 8001fca:	3b01      	subs	r3, #1
 8001fcc:	617b      	str	r3, [r7, #20]
 8001fce:	697b      	ldr	r3, [r7, #20]
 8001fd0:	2b00      	cmp	r3, #0
 8001fd2:	d1f2      	bne.n	8001fba <EEPROM_write_DWord+0xf6>
	if(!err_cnt) return 4;
 8001fd4:	697b      	ldr	r3, [r7, #20]
 8001fd6:	2b00      	cmp	r3, #0
 8001fd8:	d101      	bne.n	8001fde <EEPROM_write_DWord+0x11a>
 8001fda:	2304      	movs	r3, #4
 8001fdc:	e06c      	b.n	80020b8 <EEPROM_write_DWord+0x1f4>
		
	//     MSB
	I2C1->DR = MSB_h;	
 8001fde:	4a38      	ldr	r2, [pc, #224]	; (80020c0 <EEPROM_write_DWord+0x1fc>)
 8001fe0:	8a7b      	ldrh	r3, [r7, #18]
 8001fe2:	8213      	strh	r3, [r2, #16]

	//  EV8
	//     
	err_cnt = ERR_CNT_LIM;
 8001fe4:	4b37      	ldr	r3, [pc, #220]	; (80020c4 <EEPROM_write_DWord+0x200>)
 8001fe6:	617b      	str	r3, [r7, #20]
	while(!(I2C1->SR1 & I2C_SR1_TXE) && --err_cnt){};
 8001fe8:	bf00      	nop
 8001fea:	4b35      	ldr	r3, [pc, #212]	; (80020c0 <EEPROM_write_DWord+0x1fc>)
 8001fec:	8a9b      	ldrh	r3, [r3, #20]
 8001fee:	b29b      	uxth	r3, r3
 8001ff0:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8001ff4:	2b00      	cmp	r3, #0
 8001ff6:	d105      	bne.n	8002004 <EEPROM_write_DWord+0x140>
 8001ff8:	697b      	ldr	r3, [r7, #20]
 8001ffa:	3b01      	subs	r3, #1
 8001ffc:	617b      	str	r3, [r7, #20]
 8001ffe:	697b      	ldr	r3, [r7, #20]
 8002000:	2b00      	cmp	r3, #0
 8002002:	d1f2      	bne.n	8001fea <EEPROM_write_DWord+0x126>
	if(!err_cnt) return 5;
 8002004:	697b      	ldr	r3, [r7, #20]
 8002006:	2b00      	cmp	r3, #0
 8002008:	d101      	bne.n	800200e <EEPROM_write_DWord+0x14a>
 800200a:	2305      	movs	r3, #5
 800200c:	e054      	b.n	80020b8 <EEPROM_write_DWord+0x1f4>
		
	//     MSB
	I2C1->DR = MSB_l;	
 800200e:	4a2c      	ldr	r2, [pc, #176]	; (80020c0 <EEPROM_write_DWord+0x1fc>)
 8002010:	8a3b      	ldrh	r3, [r7, #16]
 8002012:	8213      	strh	r3, [r2, #16]
		
	//  EV8
	//     
	err_cnt = ERR_CNT_LIM;
 8002014:	4b2b      	ldr	r3, [pc, #172]	; (80020c4 <EEPROM_write_DWord+0x200>)
 8002016:	617b      	str	r3, [r7, #20]
	while(!(I2C1->SR1 & I2C_SR1_TXE) && --err_cnt){};
 8002018:	bf00      	nop
 800201a:	4b29      	ldr	r3, [pc, #164]	; (80020c0 <EEPROM_write_DWord+0x1fc>)
 800201c:	8a9b      	ldrh	r3, [r3, #20]
 800201e:	b29b      	uxth	r3, r3
 8002020:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002024:	2b00      	cmp	r3, #0
 8002026:	d105      	bne.n	8002034 <EEPROM_write_DWord+0x170>
 8002028:	697b      	ldr	r3, [r7, #20]
 800202a:	3b01      	subs	r3, #1
 800202c:	617b      	str	r3, [r7, #20]
 800202e:	697b      	ldr	r3, [r7, #20]
 8002030:	2b00      	cmp	r3, #0
 8002032:	d1f2      	bne.n	800201a <EEPROM_write_DWord+0x156>
	if(!err_cnt) return 6;
 8002034:	697b      	ldr	r3, [r7, #20]
 8002036:	2b00      	cmp	r3, #0
 8002038:	d101      	bne.n	800203e <EEPROM_write_DWord+0x17a>
 800203a:	2306      	movs	r3, #6
 800203c:	e03c      	b.n	80020b8 <EEPROM_write_DWord+0x1f4>
		
	//     LSB
	I2C1->DR = LSB_h;	
 800203e:	4a20      	ldr	r2, [pc, #128]	; (80020c0 <EEPROM_write_DWord+0x1fc>)
 8002040:	89fb      	ldrh	r3, [r7, #14]
 8002042:	8213      	strh	r3, [r2, #16]

	//  EV8
	//     
	err_cnt = ERR_CNT_LIM;
 8002044:	4b1f      	ldr	r3, [pc, #124]	; (80020c4 <EEPROM_write_DWord+0x200>)
 8002046:	617b      	str	r3, [r7, #20]
	while(!(I2C1->SR1 & I2C_SR1_TXE) && --err_cnt){};
 8002048:	bf00      	nop
 800204a:	4b1d      	ldr	r3, [pc, #116]	; (80020c0 <EEPROM_write_DWord+0x1fc>)
 800204c:	8a9b      	ldrh	r3, [r3, #20]
 800204e:	b29b      	uxth	r3, r3
 8002050:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002054:	2b00      	cmp	r3, #0
 8002056:	d105      	bne.n	8002064 <EEPROM_write_DWord+0x1a0>
 8002058:	697b      	ldr	r3, [r7, #20]
 800205a:	3b01      	subs	r3, #1
 800205c:	617b      	str	r3, [r7, #20]
 800205e:	697b      	ldr	r3, [r7, #20]
 8002060:	2b00      	cmp	r3, #0
 8002062:	d1f2      	bne.n	800204a <EEPROM_write_DWord+0x186>
	if(!err_cnt) return 7;
 8002064:	697b      	ldr	r3, [r7, #20]
 8002066:	2b00      	cmp	r3, #0
 8002068:	d101      	bne.n	800206e <EEPROM_write_DWord+0x1aa>
 800206a:	2307      	movs	r3, #7
 800206c:	e024      	b.n	80020b8 <EEPROM_write_DWord+0x1f4>
		
	//     LSB
	I2C1->DR = LSB_l;			
 800206e:	4a14      	ldr	r2, [pc, #80]	; (80020c0 <EEPROM_write_DWord+0x1fc>)
 8002070:	89bb      	ldrh	r3, [r7, #12]
 8002072:	8213      	strh	r3, [r2, #16]

	//     
	err_cnt = ERR_CNT_LIM;
 8002074:	4b13      	ldr	r3, [pc, #76]	; (80020c4 <EEPROM_write_DWord+0x200>)
 8002076:	617b      	str	r3, [r7, #20]
	while(!(I2C1->SR1 & I2C_SR1_TXE) && --err_cnt){};
 8002078:	bf00      	nop
 800207a:	4b11      	ldr	r3, [pc, #68]	; (80020c0 <EEPROM_write_DWord+0x1fc>)
 800207c:	8a9b      	ldrh	r3, [r3, #20]
 800207e:	b29b      	uxth	r3, r3
 8002080:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002084:	2b00      	cmp	r3, #0
 8002086:	d105      	bne.n	8002094 <EEPROM_write_DWord+0x1d0>
 8002088:	697b      	ldr	r3, [r7, #20]
 800208a:	3b01      	subs	r3, #1
 800208c:	617b      	str	r3, [r7, #20]
 800208e:	697b      	ldr	r3, [r7, #20]
 8002090:	2b00      	cmp	r3, #0
 8002092:	d1f2      	bne.n	800207a <EEPROM_write_DWord+0x1b6>
	if(!err_cnt) return 8;
 8002094:	697b      	ldr	r3, [r7, #20]
 8002096:	2b00      	cmp	r3, #0
 8002098:	d101      	bne.n	800209e <EEPROM_write_DWord+0x1da>
 800209a:	2308      	movs	r3, #8
 800209c:	e00c      	b.n	80020b8 <EEPROM_write_DWord+0x1f4>
		
	//  	
	I2C1->CR1 |= I2C_CR1_STOP;	
 800209e:	4a08      	ldr	r2, [pc, #32]	; (80020c0 <EEPROM_write_DWord+0x1fc>)
 80020a0:	4b07      	ldr	r3, [pc, #28]	; (80020c0 <EEPROM_write_DWord+0x1fc>)
 80020a2:	881b      	ldrh	r3, [r3, #0]
 80020a4:	b29b      	uxth	r3, r3
 80020a6:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 80020aa:	b29b      	uxth	r3, r3
 80020ac:	8013      	strh	r3, [r2, #0]
		
	//   	
	I2C_delay(25000);	
 80020ae:	f246 10a8 	movw	r0, #25000	; 0x61a8
 80020b2:	f7ff fe0b 	bl	8001ccc <I2C_delay>

	return 0;
 80020b6:	2300      	movs	r3, #0
}
 80020b8:	4618      	mov	r0, r3
 80020ba:	3718      	adds	r7, #24
 80020bc:	46bd      	mov	sp, r7
 80020be:	bd80      	pop	{r7, pc}
 80020c0:	40005400 	.word	0x40005400
 80020c4:	000186a0 	.word	0x000186a0

080020c8 <EEPROM_read_word>:
//

//     (s , 16, WORD)  EEPROM   I2C
uint16_t EEPROM_read_word(uint8_t device,  uint8_t cell)
{
 80020c8:	b480      	push	{r7}
 80020ca:	b085      	sub	sp, #20
 80020cc:	af00      	add	r7, sp, #0
 80020ce:	4603      	mov	r3, r0
 80020d0:	460a      	mov	r2, r1
 80020d2:	71fb      	strb	r3, [r7, #7]
 80020d4:	4613      	mov	r3, r2
 80020d6:	71bb      	strb	r3, [r7, #6]
	uint16_t data_raw = 0;
 80020d8:	2300      	movs	r3, #0
 80020da:	81fb      	strh	r3, [r7, #14]
	uint8_t data_raw_low = 0;
 80020dc:	2300      	movs	r3, #0
 80020de:	737b      	strb	r3, [r7, #13]
	uint8_t data_raw_high = 0;
 80020e0:	2300      	movs	r3, #0
 80020e2:	733b      	strb	r3, [r7, #12]
	
	//   :)	
	I2C1->CR1 |= I2C_CR1_START;	
 80020e4:	4a4e      	ldr	r2, [pc, #312]	; (8002220 <EEPROM_read_word+0x158>)
 80020e6:	4b4e      	ldr	r3, [pc, #312]	; (8002220 <EEPROM_read_word+0x158>)
 80020e8:	881b      	ldrh	r3, [r3, #0]
 80020ea:	b29b      	uxth	r3, r3
 80020ec:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80020f0:	b29b      	uxth	r3, r3
 80020f2:	8013      	strh	r3, [r2, #0]
	
  //  EV5
  //    START BYTE
	while(!( I2C1->SR1 & I2C_SR1_SB )) {}; 
 80020f4:	bf00      	nop
 80020f6:	4b4a      	ldr	r3, [pc, #296]	; (8002220 <EEPROM_read_word+0x158>)
 80020f8:	8a9b      	ldrh	r3, [r3, #20]
 80020fa:	b29b      	uxth	r3, r3
 80020fc:	f003 0301 	and.w	r3, r3, #1
 8002100:	2b00      	cmp	r3, #0
 8002102:	d0f8      	beq.n	80020f6 <EEPROM_read_word+0x2e>
	
	//     SR1
	(void) I2C1->SR1;
 8002104:	4b46      	ldr	r3, [pc, #280]	; (8002220 <EEPROM_read_word+0x158>)
 8002106:	8a9b      	ldrh	r3, [r3, #20]
	
	//       0   ( )
	I2C1->DR = I2C_Set_Address(device, I2C_MODE_WRITE);
 8002108:	4a45      	ldr	r2, [pc, #276]	; (8002220 <EEPROM_read_word+0x158>)
 800210a:	79fb      	ldrb	r3, [r7, #7]
 800210c:	b29b      	uxth	r3, r3
 800210e:	005b      	lsls	r3, r3, #1
 8002110:	b29b      	uxth	r3, r3
 8002112:	8213      	strh	r3, [r2, #16]
		
	//    ADDR (    )
	while(!( I2C1->SR1 & I2C_SR1_ADDR )) {}; 
 8002114:	bf00      	nop
 8002116:	4b42      	ldr	r3, [pc, #264]	; (8002220 <EEPROM_read_word+0x158>)
 8002118:	8a9b      	ldrh	r3, [r3, #20]
 800211a:	b29b      	uxth	r3, r3
 800211c:	f003 0302 	and.w	r3, r3, #2
 8002120:	2b00      	cmp	r3, #0
 8002122:	d0f8      	beq.n	8002116 <EEPROM_read_word+0x4e>
		
	//     SR1  SR2
	(void) I2C1->SR1;
 8002124:	4b3e      	ldr	r3, [pc, #248]	; (8002220 <EEPROM_read_word+0x158>)
 8002126:	8a9b      	ldrh	r3, [r3, #20]
	(void) I2C1->SR2;	
 8002128:	4b3d      	ldr	r3, [pc, #244]	; (8002220 <EEPROM_read_word+0x158>)
 800212a:	8b1b      	ldrh	r3, [r3, #24]
		
	//  EV8
	//     
  while(!(I2C1->SR1 & I2C_SR1_TXE)){};	
 800212c:	bf00      	nop
 800212e:	4b3c      	ldr	r3, [pc, #240]	; (8002220 <EEPROM_read_word+0x158>)
 8002130:	8a9b      	ldrh	r3, [r3, #20]
 8002132:	b29b      	uxth	r3, r3
 8002134:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002138:	2b00      	cmp	r3, #0
 800213a:	d0f8      	beq.n	800212e <EEPROM_read_word+0x66>
	I2C1->DR = cell;
 800213c:	4b38      	ldr	r3, [pc, #224]	; (8002220 <EEPROM_read_word+0x158>)
 800213e:	79ba      	ldrb	r2, [r7, #6]
 8002140:	b292      	uxth	r2, r2
 8002142:	821a      	strh	r2, [r3, #16]

	//  EV8
	//     
  while(!(I2C1->SR1 & I2C_SR1_TXE)){};
 8002144:	bf00      	nop
 8002146:	4b36      	ldr	r3, [pc, #216]	; (8002220 <EEPROM_read_word+0x158>)
 8002148:	8a9b      	ldrh	r3, [r3, #20]
 800214a:	b29b      	uxth	r3, r3
 800214c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002150:	2b00      	cmp	r3, #0
 8002152:	d0f8      	beq.n	8002146 <EEPROM_read_word+0x7e>

	//    :)	
	I2C1->CR1 |= I2C_CR1_START;	
 8002154:	4a32      	ldr	r2, [pc, #200]	; (8002220 <EEPROM_read_word+0x158>)
 8002156:	4b32      	ldr	r3, [pc, #200]	; (8002220 <EEPROM_read_word+0x158>)
 8002158:	881b      	ldrh	r3, [r3, #0]
 800215a:	b29b      	uxth	r3, r3
 800215c:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002160:	b29b      	uxth	r3, r3
 8002162:	8013      	strh	r3, [r2, #0]
	
  //  EV5
  //    START BYTE
	while(!( I2C1->SR1 & I2C_SR1_SB )) {}; 
 8002164:	bf00      	nop
 8002166:	4b2e      	ldr	r3, [pc, #184]	; (8002220 <EEPROM_read_word+0x158>)
 8002168:	8a9b      	ldrh	r3, [r3, #20]
 800216a:	b29b      	uxth	r3, r3
 800216c:	f003 0301 	and.w	r3, r3, #1
 8002170:	2b00      	cmp	r3, #0
 8002172:	d0f8      	beq.n	8002166 <EEPROM_read_word+0x9e>
	
	//     SR1
	(void) I2C1->SR1;
 8002174:	4b2a      	ldr	r3, [pc, #168]	; (8002220 <EEPROM_read_word+0x158>)
 8002176:	8a9b      	ldrh	r3, [r3, #20]
	
	//       0   ( )
	I2C1->DR = I2C_Set_Address(device, I2C_MODE_READ);
 8002178:	4a29      	ldr	r2, [pc, #164]	; (8002220 <EEPROM_read_word+0x158>)
 800217a:	79fb      	ldrb	r3, [r7, #7]
 800217c:	005b      	lsls	r3, r3, #1
 800217e:	b21b      	sxth	r3, r3
 8002180:	f043 0301 	orr.w	r3, r3, #1
 8002184:	b21b      	sxth	r3, r3
 8002186:	b29b      	uxth	r3, r3
 8002188:	8213      	strh	r3, [r2, #16]
		
	// 	
  I2C1->CR1 |= I2C_CR1_ACK | I2C_CR1_POS;		// 1
 800218a:	4a25      	ldr	r2, [pc, #148]	; (8002220 <EEPROM_read_word+0x158>)
 800218c:	4b24      	ldr	r3, [pc, #144]	; (8002220 <EEPROM_read_word+0x158>)
 800218e:	881b      	ldrh	r3, [r3, #0]
 8002190:	b29b      	uxth	r3, r3
 8002192:	f443 6340 	orr.w	r3, r3, #3072	; 0xc00
 8002196:	b29b      	uxth	r3, r3
 8002198:	8013      	strh	r3, [r2, #0]
		
	//    ADDR (    )
	while(!( I2C1->SR1 & I2C_SR1_ADDR )) {}; 
 800219a:	bf00      	nop
 800219c:	4b20      	ldr	r3, [pc, #128]	; (8002220 <EEPROM_read_word+0x158>)
 800219e:	8a9b      	ldrh	r3, [r3, #20]
 80021a0:	b29b      	uxth	r3, r3
 80021a2:	f003 0302 	and.w	r3, r3, #2
 80021a6:	2b00      	cmp	r3, #0
 80021a8:	d0f8      	beq.n	800219c <EEPROM_read_word+0xd4>
		
	//     SR1  SR2
	(void) I2C1->SR1;
 80021aa:	4b1d      	ldr	r3, [pc, #116]	; (8002220 <EEPROM_read_word+0x158>)
 80021ac:	8a9b      	ldrh	r3, [r3, #20]
	(void) I2C1->SR2;		
 80021ae:	4b1c      	ldr	r3, [pc, #112]	; (8002220 <EEPROM_read_word+0x158>)
 80021b0:	8b1b      	ldrh	r3, [r3, #24]
		
	I2C1->CR1 &= ~I2C_CR1_ACK;	 // 2
 80021b2:	4a1b      	ldr	r2, [pc, #108]	; (8002220 <EEPROM_read_word+0x158>)
 80021b4:	4b1a      	ldr	r3, [pc, #104]	; (8002220 <EEPROM_read_word+0x158>)
 80021b6:	881b      	ldrh	r3, [r3, #0]
 80021b8:	b29b      	uxth	r3, r3
 80021ba:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 80021be:	b29b      	uxth	r3, r3
 80021c0:	8013      	strh	r3, [r2, #0]
		
	while(!(I2C1->SR1 & I2C_SR1_BTF)){};
 80021c2:	bf00      	nop
 80021c4:	4b16      	ldr	r3, [pc, #88]	; (8002220 <EEPROM_read_word+0x158>)
 80021c6:	8a9b      	ldrh	r3, [r3, #20]
 80021c8:	b29b      	uxth	r3, r3
 80021ca:	f003 0304 	and.w	r3, r3, #4
 80021ce:	2b00      	cmp	r3, #0
 80021d0:	d0f8      	beq.n	80021c4 <EEPROM_read_word+0xfc>

  I2C1->CR1 |= I2C_CR1_STOP;
 80021d2:	4a13      	ldr	r2, [pc, #76]	; (8002220 <EEPROM_read_word+0x158>)
 80021d4:	4b12      	ldr	r3, [pc, #72]	; (8002220 <EEPROM_read_word+0x158>)
 80021d6:	881b      	ldrh	r3, [r3, #0]
 80021d8:	b29b      	uxth	r3, r3
 80021da:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 80021de:	b29b      	uxth	r3, r3
 80021e0:	8013      	strh	r3, [r2, #0]

	data_raw_high = I2C1->DR;
 80021e2:	4b0f      	ldr	r3, [pc, #60]	; (8002220 <EEPROM_read_word+0x158>)
 80021e4:	8a1b      	ldrh	r3, [r3, #16]
 80021e6:	b29b      	uxth	r3, r3
 80021e8:	733b      	strb	r3, [r7, #12]
	data_raw_low = I2C1->DR;	
 80021ea:	4b0d      	ldr	r3, [pc, #52]	; (8002220 <EEPROM_read_word+0x158>)
 80021ec:	8a1b      	ldrh	r3, [r3, #16]
 80021ee:	b29b      	uxth	r3, r3
 80021f0:	737b      	strb	r3, [r7, #13]

	data_raw = ( (data_raw_high <<8 ) | data_raw_low );	
 80021f2:	7b3b      	ldrb	r3, [r7, #12]
 80021f4:	021b      	lsls	r3, r3, #8
 80021f6:	b21a      	sxth	r2, r3
 80021f8:	7b7b      	ldrb	r3, [r7, #13]
 80021fa:	b21b      	sxth	r3, r3
 80021fc:	4313      	orrs	r3, r2
 80021fe:	b21b      	sxth	r3, r3
 8002200:	81fb      	strh	r3, [r7, #14]
		
	I2C1->CR1 &= ~( I2C_CR1_ACK | I2C_CR1_POS );	
 8002202:	4a07      	ldr	r2, [pc, #28]	; (8002220 <EEPROM_read_word+0x158>)
 8002204:	4b06      	ldr	r3, [pc, #24]	; (8002220 <EEPROM_read_word+0x158>)
 8002206:	881b      	ldrh	r3, [r3, #0]
 8002208:	b29b      	uxth	r3, r3
 800220a:	f423 6340 	bic.w	r3, r3, #3072	; 0xc00
 800220e:	b29b      	uxth	r3, r3
 8002210:	8013      	strh	r3, [r2, #0]

	return data_raw;
 8002212:	89fb      	ldrh	r3, [r7, #14]
}
 8002214:	4618      	mov	r0, r3
 8002216:	3714      	adds	r7, #20
 8002218:	46bd      	mov	sp, r7
 800221a:	bc80      	pop	{r7}
 800221c:	4770      	bx	lr
 800221e:	bf00      	nop
 8002220:	40005400 	.word	0x40005400

08002224 <EEPROM_read_DWord>:
//

//  32 (Double Word)   EEPROM   I2C
uint32_t EEPROM_read_DWord(uint8_t device, uint8_t cell)
{
 8002224:	b580      	push	{r7, lr}
 8002226:	b084      	sub	sp, #16
 8002228:	af00      	add	r7, sp, #0
 800222a:	4603      	mov	r3, r0
 800222c:	460a      	mov	r2, r1
 800222e:	71fb      	strb	r3, [r7, #7]
 8002230:	4613      	mov	r3, r2
 8002232:	71bb      	strb	r3, [r7, #6]
uint16_t LW = 0, HW = 0;
 8002234:	2300      	movs	r3, #0
 8002236:	81fb      	strh	r3, [r7, #14]
 8002238:	2300      	movs	r3, #0
 800223a:	81bb      	strh	r3, [r7, #12]
uint32_t raw_out = 0;
 800223c:	2300      	movs	r3, #0
 800223e:	60bb      	str	r3, [r7, #8]
	
HW = EEPROM_read_word(device, cell);
 8002240:	79ba      	ldrb	r2, [r7, #6]
 8002242:	79fb      	ldrb	r3, [r7, #7]
 8002244:	4611      	mov	r1, r2
 8002246:	4618      	mov	r0, r3
 8002248:	f7ff ff3e 	bl	80020c8 <EEPROM_read_word>
 800224c:	4603      	mov	r3, r0
 800224e:	81bb      	strh	r3, [r7, #12]
//I2C_delay(3000);
	
LW = EEPROM_read_word(device, cell + 2);
 8002250:	79bb      	ldrb	r3, [r7, #6]
 8002252:	3302      	adds	r3, #2
 8002254:	b2da      	uxtb	r2, r3
 8002256:	79fb      	ldrb	r3, [r7, #7]
 8002258:	4611      	mov	r1, r2
 800225a:	4618      	mov	r0, r3
 800225c:	f7ff ff34 	bl	80020c8 <EEPROM_read_word>
 8002260:	4603      	mov	r3, r0
 8002262:	81fb      	strh	r3, [r7, #14]
//I2C_delay(7500);
	
raw_out = (uint32_t)( (HW << 16) | LW );	
 8002264:	89bb      	ldrh	r3, [r7, #12]
 8002266:	041a      	lsls	r2, r3, #16
 8002268:	89fb      	ldrh	r3, [r7, #14]
 800226a:	4313      	orrs	r3, r2
 800226c:	60bb      	str	r3, [r7, #8]
	
return raw_out;
 800226e:	68bb      	ldr	r3, [r7, #8]
}
 8002270:	4618      	mov	r0, r3
 8002272:	3710      	adds	r7, #16
 8002274:	46bd      	mov	sp, r7
 8002276:	bd80      	pop	{r7, pc}

08002278 <K_updatePeriphFreq>:

uint32_t volatile K_EXT_OSC_FREQ = K_STURTUP_EXT_OSC_FREQ; //10MHz
uint32_t volatile K_INT_OSC_FREQ = K_STURTUP_INT_OSC_FREQ; //8MHz
K_CLOC_CONTROL volatile K_CLOCK_CONTROL_STRUCT;

void K_updatePeriphFreq(void){
 8002278:	b480      	push	{r7}
 800227a:	af00      	add	r7, sp, #0

	K_CLOCK_CONTROL_STRUCT.K_AHB_FREQ = K_CLOCK_CONTROL_STRUCT.K_SYSCLK_FREQ;
 800227c:	4b76      	ldr	r3, [pc, #472]	; (8002458 <K_updatePeriphFreq+0x1e0>)
 800227e:	681b      	ldr	r3, [r3, #0]
 8002280:	4a75      	ldr	r2, [pc, #468]	; (8002458 <K_updatePeriphFreq+0x1e0>)
 8002282:	6053      	str	r3, [r2, #4]

	if(!(RCC->CFGR & RCC_CFGR_HPRE_3)){
 8002284:	4b75      	ldr	r3, [pc, #468]	; (800245c <K_updatePeriphFreq+0x1e4>)
 8002286:	685b      	ldr	r3, [r3, #4]
 8002288:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800228c:	2b00      	cmp	r3, #0
 800228e:	d104      	bne.n	800229a <K_updatePeriphFreq+0x22>
		K_CLOCK_CONTROL_STRUCT.K_AHB_FREQ /= 1;
 8002290:	4b71      	ldr	r3, [pc, #452]	; (8002458 <K_updatePeriphFreq+0x1e0>)
 8002292:	685b      	ldr	r3, [r3, #4]
 8002294:	4a70      	ldr	r2, [pc, #448]	; (8002458 <K_updatePeriphFreq+0x1e0>)
 8002296:	6053      	str	r3, [r2, #4]
 8002298:	e05e      	b.n	8002358 <K_updatePeriphFreq+0xe0>
	}else if(!(RCC->CFGR & RCC_CFGR_HPRE_DIV512)){
 800229a:	4b70      	ldr	r3, [pc, #448]	; (800245c <K_updatePeriphFreq+0x1e4>)
 800229c:	685b      	ldr	r3, [r3, #4]
 800229e:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 80022a2:	2b00      	cmp	r3, #0
 80022a4:	d105      	bne.n	80022b2 <K_updatePeriphFreq+0x3a>
		K_CLOCK_CONTROL_STRUCT.K_AHB_FREQ /= 512;
 80022a6:	4b6c      	ldr	r3, [pc, #432]	; (8002458 <K_updatePeriphFreq+0x1e0>)
 80022a8:	685b      	ldr	r3, [r3, #4]
 80022aa:	0a5b      	lsrs	r3, r3, #9
 80022ac:	4a6a      	ldr	r2, [pc, #424]	; (8002458 <K_updatePeriphFreq+0x1e0>)
 80022ae:	6053      	str	r3, [r2, #4]
 80022b0:	e052      	b.n	8002358 <K_updatePeriphFreq+0xe0>
	}else if(!(RCC->CFGR & RCC_CFGR_HPRE_DIV256)){
 80022b2:	4b6a      	ldr	r3, [pc, #424]	; (800245c <K_updatePeriphFreq+0x1e4>)
 80022b4:	685b      	ldr	r3, [r3, #4]
 80022b6:	f003 03e0 	and.w	r3, r3, #224	; 0xe0
 80022ba:	2b00      	cmp	r3, #0
 80022bc:	d105      	bne.n	80022ca <K_updatePeriphFreq+0x52>
		K_CLOCK_CONTROL_STRUCT.K_AHB_FREQ /= 256;
 80022be:	4b66      	ldr	r3, [pc, #408]	; (8002458 <K_updatePeriphFreq+0x1e0>)
 80022c0:	685b      	ldr	r3, [r3, #4]
 80022c2:	0a1b      	lsrs	r3, r3, #8
 80022c4:	4a64      	ldr	r2, [pc, #400]	; (8002458 <K_updatePeriphFreq+0x1e0>)
 80022c6:	6053      	str	r3, [r2, #4]
 80022c8:	e046      	b.n	8002358 <K_updatePeriphFreq+0xe0>
	}else if(!(RCC->CFGR & RCC_CFGR_HPRE_DIV128)){
 80022ca:	4b64      	ldr	r3, [pc, #400]	; (800245c <K_updatePeriphFreq+0x1e4>)
 80022cc:	685b      	ldr	r3, [r3, #4]
 80022ce:	f003 03d0 	and.w	r3, r3, #208	; 0xd0
 80022d2:	2b00      	cmp	r3, #0
 80022d4:	d105      	bne.n	80022e2 <K_updatePeriphFreq+0x6a>
		K_CLOCK_CONTROL_STRUCT.K_AHB_FREQ /= 128;
 80022d6:	4b60      	ldr	r3, [pc, #384]	; (8002458 <K_updatePeriphFreq+0x1e0>)
 80022d8:	685b      	ldr	r3, [r3, #4]
 80022da:	09db      	lsrs	r3, r3, #7
 80022dc:	4a5e      	ldr	r2, [pc, #376]	; (8002458 <K_updatePeriphFreq+0x1e0>)
 80022de:	6053      	str	r3, [r2, #4]
 80022e0:	e03a      	b.n	8002358 <K_updatePeriphFreq+0xe0>
	}else if(!(RCC->CFGR & RCC_CFGR_HPRE_DIV64)){
 80022e2:	4b5e      	ldr	r3, [pc, #376]	; (800245c <K_updatePeriphFreq+0x1e4>)
 80022e4:	685b      	ldr	r3, [r3, #4]
 80022e6:	f003 03c0 	and.w	r3, r3, #192	; 0xc0
 80022ea:	2b00      	cmp	r3, #0
 80022ec:	d105      	bne.n	80022fa <K_updatePeriphFreq+0x82>
		K_CLOCK_CONTROL_STRUCT.K_AHB_FREQ /= 64;
 80022ee:	4b5a      	ldr	r3, [pc, #360]	; (8002458 <K_updatePeriphFreq+0x1e0>)
 80022f0:	685b      	ldr	r3, [r3, #4]
 80022f2:	099b      	lsrs	r3, r3, #6
 80022f4:	4a58      	ldr	r2, [pc, #352]	; (8002458 <K_updatePeriphFreq+0x1e0>)
 80022f6:	6053      	str	r3, [r2, #4]
 80022f8:	e02e      	b.n	8002358 <K_updatePeriphFreq+0xe0>
	}else if(!(RCC->CFGR & RCC_CFGR_HPRE_DIV16)){
 80022fa:	4b58      	ldr	r3, [pc, #352]	; (800245c <K_updatePeriphFreq+0x1e4>)
 80022fc:	685b      	ldr	r3, [r3, #4]
 80022fe:	f003 03b0 	and.w	r3, r3, #176	; 0xb0
 8002302:	2b00      	cmp	r3, #0
 8002304:	d105      	bne.n	8002312 <K_updatePeriphFreq+0x9a>
		K_CLOCK_CONTROL_STRUCT.K_AHB_FREQ /= 16;
 8002306:	4b54      	ldr	r3, [pc, #336]	; (8002458 <K_updatePeriphFreq+0x1e0>)
 8002308:	685b      	ldr	r3, [r3, #4]
 800230a:	091b      	lsrs	r3, r3, #4
 800230c:	4a52      	ldr	r2, [pc, #328]	; (8002458 <K_updatePeriphFreq+0x1e0>)
 800230e:	6053      	str	r3, [r2, #4]
 8002310:	e022      	b.n	8002358 <K_updatePeriphFreq+0xe0>
	}else if(!(RCC->CFGR & RCC_CFGR_HPRE_DIV8)){
 8002312:	4b52      	ldr	r3, [pc, #328]	; (800245c <K_updatePeriphFreq+0x1e4>)
 8002314:	685b      	ldr	r3, [r3, #4]
 8002316:	f003 03a0 	and.w	r3, r3, #160	; 0xa0
 800231a:	2b00      	cmp	r3, #0
 800231c:	d105      	bne.n	800232a <K_updatePeriphFreq+0xb2>
		K_CLOCK_CONTROL_STRUCT.K_AHB_FREQ /= 8;
 800231e:	4b4e      	ldr	r3, [pc, #312]	; (8002458 <K_updatePeriphFreq+0x1e0>)
 8002320:	685b      	ldr	r3, [r3, #4]
 8002322:	08db      	lsrs	r3, r3, #3
 8002324:	4a4c      	ldr	r2, [pc, #304]	; (8002458 <K_updatePeriphFreq+0x1e0>)
 8002326:	6053      	str	r3, [r2, #4]
 8002328:	e016      	b.n	8002358 <K_updatePeriphFreq+0xe0>
	}else if(!(RCC->CFGR & RCC_CFGR_HPRE_DIV4)){
 800232a:	4b4c      	ldr	r3, [pc, #304]	; (800245c <K_updatePeriphFreq+0x1e4>)
 800232c:	685b      	ldr	r3, [r3, #4]
 800232e:	f003 0390 	and.w	r3, r3, #144	; 0x90
 8002332:	2b00      	cmp	r3, #0
 8002334:	d105      	bne.n	8002342 <K_updatePeriphFreq+0xca>
		K_CLOCK_CONTROL_STRUCT.K_AHB_FREQ /= 4;
 8002336:	4b48      	ldr	r3, [pc, #288]	; (8002458 <K_updatePeriphFreq+0x1e0>)
 8002338:	685b      	ldr	r3, [r3, #4]
 800233a:	089b      	lsrs	r3, r3, #2
 800233c:	4a46      	ldr	r2, [pc, #280]	; (8002458 <K_updatePeriphFreq+0x1e0>)
 800233e:	6053      	str	r3, [r2, #4]
 8002340:	e00a      	b.n	8002358 <K_updatePeriphFreq+0xe0>
	}else if(!(RCC->CFGR & RCC_CFGR_HPRE_DIV2)){
 8002342:	4b46      	ldr	r3, [pc, #280]	; (800245c <K_updatePeriphFreq+0x1e4>)
 8002344:	685b      	ldr	r3, [r3, #4]
 8002346:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800234a:	2b00      	cmp	r3, #0
 800234c:	d104      	bne.n	8002358 <K_updatePeriphFreq+0xe0>
		K_CLOCK_CONTROL_STRUCT.K_AHB_FREQ /= 2;
 800234e:	4b42      	ldr	r3, [pc, #264]	; (8002458 <K_updatePeriphFreq+0x1e0>)
 8002350:	685b      	ldr	r3, [r3, #4]
 8002352:	085b      	lsrs	r3, r3, #1
 8002354:	4a40      	ldr	r2, [pc, #256]	; (8002458 <K_updatePeriphFreq+0x1e0>)
 8002356:	6053      	str	r3, [r2, #4]
	}
	
	K_CLOCK_CONTROL_STRUCT.K_APB1_FREQ = K_CLOCK_CONTROL_STRUCT.K_AHB_FREQ;
 8002358:	4b3f      	ldr	r3, [pc, #252]	; (8002458 <K_updatePeriphFreq+0x1e0>)
 800235a:	685b      	ldr	r3, [r3, #4]
 800235c:	4a3e      	ldr	r2, [pc, #248]	; (8002458 <K_updatePeriphFreq+0x1e0>)
 800235e:	6093      	str	r3, [r2, #8]
	
	if(!(RCC->CFGR & RCC_CFGR_PPRE1_2)){
 8002360:	4b3e      	ldr	r3, [pc, #248]	; (800245c <K_updatePeriphFreq+0x1e4>)
 8002362:	685b      	ldr	r3, [r3, #4]
 8002364:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002368:	2b00      	cmp	r3, #0
 800236a:	d104      	bne.n	8002376 <K_updatePeriphFreq+0xfe>
		K_CLOCK_CONTROL_STRUCT.K_APB1_FREQ /= 1;
 800236c:	4b3a      	ldr	r3, [pc, #232]	; (8002458 <K_updatePeriphFreq+0x1e0>)
 800236e:	689b      	ldr	r3, [r3, #8]
 8002370:	4a39      	ldr	r2, [pc, #228]	; (8002458 <K_updatePeriphFreq+0x1e0>)
 8002372:	6093      	str	r3, [r2, #8]
 8002374:	e02e      	b.n	80023d4 <K_updatePeriphFreq+0x15c>
	}else if(!(RCC->CFGR & RCC_CFGR_PPRE1_DIV16)){
 8002376:	4b39      	ldr	r3, [pc, #228]	; (800245c <K_updatePeriphFreq+0x1e4>)
 8002378:	685b      	ldr	r3, [r3, #4]
 800237a:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 800237e:	2b00      	cmp	r3, #0
 8002380:	d105      	bne.n	800238e <K_updatePeriphFreq+0x116>
		K_CLOCK_CONTROL_STRUCT.K_APB1_FREQ /= 16;
 8002382:	4b35      	ldr	r3, [pc, #212]	; (8002458 <K_updatePeriphFreq+0x1e0>)
 8002384:	689b      	ldr	r3, [r3, #8]
 8002386:	091b      	lsrs	r3, r3, #4
 8002388:	4a33      	ldr	r2, [pc, #204]	; (8002458 <K_updatePeriphFreq+0x1e0>)
 800238a:	6093      	str	r3, [r2, #8]
 800238c:	e022      	b.n	80023d4 <K_updatePeriphFreq+0x15c>
	}else if(!(RCC->CFGR & RCC_CFGR_PPRE1_DIV8)){
 800238e:	4b33      	ldr	r3, [pc, #204]	; (800245c <K_updatePeriphFreq+0x1e4>)
 8002390:	685b      	ldr	r3, [r3, #4]
 8002392:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 8002396:	2b00      	cmp	r3, #0
 8002398:	d105      	bne.n	80023a6 <K_updatePeriphFreq+0x12e>
		K_CLOCK_CONTROL_STRUCT.K_APB1_FREQ /= 8;
 800239a:	4b2f      	ldr	r3, [pc, #188]	; (8002458 <K_updatePeriphFreq+0x1e0>)
 800239c:	689b      	ldr	r3, [r3, #8]
 800239e:	08db      	lsrs	r3, r3, #3
 80023a0:	4a2d      	ldr	r2, [pc, #180]	; (8002458 <K_updatePeriphFreq+0x1e0>)
 80023a2:	6093      	str	r3, [r2, #8]
 80023a4:	e016      	b.n	80023d4 <K_updatePeriphFreq+0x15c>
	}else if(!(RCC->CFGR & RCC_CFGR_PPRE1_DIV4)){
 80023a6:	4b2d      	ldr	r3, [pc, #180]	; (800245c <K_updatePeriphFreq+0x1e4>)
 80023a8:	685b      	ldr	r3, [r3, #4]
 80023aa:	f403 63a0 	and.w	r3, r3, #1280	; 0x500
 80023ae:	2b00      	cmp	r3, #0
 80023b0:	d105      	bne.n	80023be <K_updatePeriphFreq+0x146>
		K_CLOCK_CONTROL_STRUCT.K_APB1_FREQ /= 4;
 80023b2:	4b29      	ldr	r3, [pc, #164]	; (8002458 <K_updatePeriphFreq+0x1e0>)
 80023b4:	689b      	ldr	r3, [r3, #8]
 80023b6:	089b      	lsrs	r3, r3, #2
 80023b8:	4a27      	ldr	r2, [pc, #156]	; (8002458 <K_updatePeriphFreq+0x1e0>)
 80023ba:	6093      	str	r3, [r2, #8]
 80023bc:	e00a      	b.n	80023d4 <K_updatePeriphFreq+0x15c>
	}else if(!(RCC->CFGR & RCC_CFGR_PPRE1_DIV2)){
 80023be:	4b27      	ldr	r3, [pc, #156]	; (800245c <K_updatePeriphFreq+0x1e4>)
 80023c0:	685b      	ldr	r3, [r3, #4]
 80023c2:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80023c6:	2b00      	cmp	r3, #0
 80023c8:	d104      	bne.n	80023d4 <K_updatePeriphFreq+0x15c>
		K_CLOCK_CONTROL_STRUCT.K_APB1_FREQ /= 2;
 80023ca:	4b23      	ldr	r3, [pc, #140]	; (8002458 <K_updatePeriphFreq+0x1e0>)
 80023cc:	689b      	ldr	r3, [r3, #8]
 80023ce:	085b      	lsrs	r3, r3, #1
 80023d0:	4a21      	ldr	r2, [pc, #132]	; (8002458 <K_updatePeriphFreq+0x1e0>)
 80023d2:	6093      	str	r3, [r2, #8]
	}
	
	K_CLOCK_CONTROL_STRUCT.K_APB2_FREQ = K_CLOCK_CONTROL_STRUCT.K_AHB_FREQ;
 80023d4:	4b20      	ldr	r3, [pc, #128]	; (8002458 <K_updatePeriphFreq+0x1e0>)
 80023d6:	685b      	ldr	r3, [r3, #4]
 80023d8:	4a1f      	ldr	r2, [pc, #124]	; (8002458 <K_updatePeriphFreq+0x1e0>)
 80023da:	60d3      	str	r3, [r2, #12]
	
	if(!(RCC->CFGR & RCC_CFGR_PPRE2_2)){
 80023dc:	4b1f      	ldr	r3, [pc, #124]	; (800245c <K_updatePeriphFreq+0x1e4>)
 80023de:	685b      	ldr	r3, [r3, #4]
 80023e0:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 80023e4:	2b00      	cmp	r3, #0
 80023e6:	d104      	bne.n	80023f2 <K_updatePeriphFreq+0x17a>
		K_CLOCK_CONTROL_STRUCT.K_APB2_FREQ /= 1;
 80023e8:	4b1b      	ldr	r3, [pc, #108]	; (8002458 <K_updatePeriphFreq+0x1e0>)
 80023ea:	68db      	ldr	r3, [r3, #12]
 80023ec:	4a1a      	ldr	r2, [pc, #104]	; (8002458 <K_updatePeriphFreq+0x1e0>)
 80023ee:	60d3      	str	r3, [r2, #12]
		K_CLOCK_CONTROL_STRUCT.K_APB2_FREQ /= 2;
	}


	
}
 80023f0:	e02e      	b.n	8002450 <K_updatePeriphFreq+0x1d8>
	}else if(!(RCC->CFGR & RCC_CFGR_PPRE2_DIV16)){
 80023f2:	4b1a      	ldr	r3, [pc, #104]	; (800245c <K_updatePeriphFreq+0x1e4>)
 80023f4:	685b      	ldr	r3, [r3, #4]
 80023f6:	f403 5360 	and.w	r3, r3, #14336	; 0x3800
 80023fa:	2b00      	cmp	r3, #0
 80023fc:	d105      	bne.n	800240a <K_updatePeriphFreq+0x192>
		K_CLOCK_CONTROL_STRUCT.K_APB2_FREQ /= 16;
 80023fe:	4b16      	ldr	r3, [pc, #88]	; (8002458 <K_updatePeriphFreq+0x1e0>)
 8002400:	68db      	ldr	r3, [r3, #12]
 8002402:	091b      	lsrs	r3, r3, #4
 8002404:	4a14      	ldr	r2, [pc, #80]	; (8002458 <K_updatePeriphFreq+0x1e0>)
 8002406:	60d3      	str	r3, [r2, #12]
}
 8002408:	e022      	b.n	8002450 <K_updatePeriphFreq+0x1d8>
	}else if(!(RCC->CFGR & RCC_CFGR_PPRE2_DIV8)){
 800240a:	4b14      	ldr	r3, [pc, #80]	; (800245c <K_updatePeriphFreq+0x1e4>)
 800240c:	685b      	ldr	r3, [r3, #4]
 800240e:	f403 5340 	and.w	r3, r3, #12288	; 0x3000
 8002412:	2b00      	cmp	r3, #0
 8002414:	d105      	bne.n	8002422 <K_updatePeriphFreq+0x1aa>
		K_CLOCK_CONTROL_STRUCT.K_APB2_FREQ /= 8;
 8002416:	4b10      	ldr	r3, [pc, #64]	; (8002458 <K_updatePeriphFreq+0x1e0>)
 8002418:	68db      	ldr	r3, [r3, #12]
 800241a:	08db      	lsrs	r3, r3, #3
 800241c:	4a0e      	ldr	r2, [pc, #56]	; (8002458 <K_updatePeriphFreq+0x1e0>)
 800241e:	60d3      	str	r3, [r2, #12]
}
 8002420:	e016      	b.n	8002450 <K_updatePeriphFreq+0x1d8>
	}else if(!(RCC->CFGR & RCC_CFGR_PPRE2_DIV4)){
 8002422:	4b0e      	ldr	r3, [pc, #56]	; (800245c <K_updatePeriphFreq+0x1e4>)
 8002424:	685b      	ldr	r3, [r3, #4]
 8002426:	f403 5320 	and.w	r3, r3, #10240	; 0x2800
 800242a:	2b00      	cmp	r3, #0
 800242c:	d105      	bne.n	800243a <K_updatePeriphFreq+0x1c2>
		K_CLOCK_CONTROL_STRUCT.K_APB2_FREQ /= 4;
 800242e:	4b0a      	ldr	r3, [pc, #40]	; (8002458 <K_updatePeriphFreq+0x1e0>)
 8002430:	68db      	ldr	r3, [r3, #12]
 8002432:	089b      	lsrs	r3, r3, #2
 8002434:	4a08      	ldr	r2, [pc, #32]	; (8002458 <K_updatePeriphFreq+0x1e0>)
 8002436:	60d3      	str	r3, [r2, #12]
}
 8002438:	e00a      	b.n	8002450 <K_updatePeriphFreq+0x1d8>
	}else if(!(RCC->CFGR & RCC_CFGR_PPRE2_DIV2)){
 800243a:	4b08      	ldr	r3, [pc, #32]	; (800245c <K_updatePeriphFreq+0x1e4>)
 800243c:	685b      	ldr	r3, [r3, #4]
 800243e:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8002442:	2b00      	cmp	r3, #0
 8002444:	d104      	bne.n	8002450 <K_updatePeriphFreq+0x1d8>
		K_CLOCK_CONTROL_STRUCT.K_APB2_FREQ /= 2;
 8002446:	4b04      	ldr	r3, [pc, #16]	; (8002458 <K_updatePeriphFreq+0x1e0>)
 8002448:	68db      	ldr	r3, [r3, #12]
 800244a:	085b      	lsrs	r3, r3, #1
 800244c:	4a02      	ldr	r2, [pc, #8]	; (8002458 <K_updatePeriphFreq+0x1e0>)
 800244e:	60d3      	str	r3, [r2, #12]
}
 8002450:	bf00      	nop
 8002452:	46bd      	mov	sp, r7
 8002454:	bc80      	pop	{r7}
 8002456:	4770      	bx	lr
 8002458:	20001238 	.word	0x20001238
 800245c:	40021000 	.word	0x40021000

08002460 <K_SetExtClockPLL>:

void K_SetExtClockPLL(char mult,	//mult - 4, 5, 6, 7, 8, 9, 65 as 6.5 
	char prediv1, // 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16
	char prediv2, // 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16
	char mult2)										//8, 9, 10, 11, 12, 13, 14, (not 15) 16, 20; if mult2 == 1 (not used) --> prediv2=1
{ 
 8002460:	b490      	push	{r4, r7}
 8002462:	b082      	sub	sp, #8
 8002464:	af00      	add	r7, sp, #0
 8002466:	4604      	mov	r4, r0
 8002468:	4608      	mov	r0, r1
 800246a:	4611      	mov	r1, r2
 800246c:	461a      	mov	r2, r3
 800246e:	4623      	mov	r3, r4
 8002470:	71fb      	strb	r3, [r7, #7]
 8002472:	4603      	mov	r3, r0
 8002474:	71bb      	strb	r3, [r7, #6]
 8002476:	460b      	mov	r3, r1
 8002478:	717b      	strb	r3, [r7, #5]
 800247a:	4613      	mov	r3, r2
 800247c:	713b      	strb	r3, [r7, #4]
	
	K_CLOCK_CONTROL_STRUCT.K_SYSCLK_FREQ = K_EXT_OSC_FREQ;
 800247e:	4b98      	ldr	r3, [pc, #608]	; (80026e0 <K_SetExtClockPLL+0x280>)
 8002480:	681b      	ldr	r3, [r3, #0]
 8002482:	4a98      	ldr	r2, [pc, #608]	; (80026e4 <K_SetExtClockPLL+0x284>)
 8002484:	6013      	str	r3, [r2, #0]
	
	RCC->CR |= RCC_CR_HSEON; //  
 8002486:	4a98      	ldr	r2, [pc, #608]	; (80026e8 <K_SetExtClockPLL+0x288>)
 8002488:	4b97      	ldr	r3, [pc, #604]	; (80026e8 <K_SetExtClockPLL+0x288>)
 800248a:	681b      	ldr	r3, [r3, #0]
 800248c:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002490:	6013      	str	r3, [r2, #0]
	while (!(RCC->CR & RCC_CR_HSERDY));// ,       
 8002492:	bf00      	nop
 8002494:	4b94      	ldr	r3, [pc, #592]	; (80026e8 <K_SetExtClockPLL+0x288>)
 8002496:	681b      	ldr	r3, [r3, #0]
 8002498:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800249c:	2b00      	cmp	r3, #0
 800249e:	d0f9      	beq.n	8002494 <K_SetExtClockPLL+0x34>
	
	RCC->CR |= RCC_CR_HSION; //  
 80024a0:	4a91      	ldr	r2, [pc, #580]	; (80026e8 <K_SetExtClockPLL+0x288>)
 80024a2:	4b91      	ldr	r3, [pc, #580]	; (80026e8 <K_SetExtClockPLL+0x288>)
 80024a4:	681b      	ldr	r3, [r3, #0]
 80024a6:	f043 0301 	orr.w	r3, r3, #1
 80024aa:	6013      	str	r3, [r2, #0]
	while (!(RCC->CR & RCC_CR_HSIRDY));// ,       
 80024ac:	bf00      	nop
 80024ae:	4b8e      	ldr	r3, [pc, #568]	; (80026e8 <K_SetExtClockPLL+0x288>)
 80024b0:	681b      	ldr	r3, [r3, #0]
 80024b2:	f003 0302 	and.w	r3, r3, #2
 80024b6:	2b00      	cmp	r3, #0
 80024b8:	d0f9      	beq.n	80024ae <K_SetExtClockPLL+0x4e>

	RCC->CFGR &= ~RCC_CFGR_SW;//     (  ),       
 80024ba:	4a8b      	ldr	r2, [pc, #556]	; (80026e8 <K_SetExtClockPLL+0x288>)
 80024bc:	4b8a      	ldr	r3, [pc, #552]	; (80026e8 <K_SetExtClockPLL+0x288>)
 80024be:	685b      	ldr	r3, [r3, #4]
 80024c0:	f023 0303 	bic.w	r3, r3, #3
 80024c4:	6053      	str	r3, [r2, #4]
	
	RCC->CR &= ~(RCC_CR_PLLON | RCC_CR_PLL2ON | RCC_CR_PLL3ON);//     ,    
 80024c6:	4a88      	ldr	r2, [pc, #544]	; (80026e8 <K_SetExtClockPLL+0x288>)
 80024c8:	4b87      	ldr	r3, [pc, #540]	; (80026e8 <K_SetExtClockPLL+0x288>)
 80024ca:	681b      	ldr	r3, [r3, #0]
 80024cc:	f023 53a8 	bic.w	r3, r3, #352321536	; 0x15000000
 80024d0:	6013      	str	r3, [r2, #0]
	
	RCC->CFGR &= ~RCC_CFGR_PLLMULL;// 
 80024d2:	4a85      	ldr	r2, [pc, #532]	; (80026e8 <K_SetExtClockPLL+0x288>)
 80024d4:	4b84      	ldr	r3, [pc, #528]	; (80026e8 <K_SetExtClockPLL+0x288>)
 80024d6:	685b      	ldr	r3, [r3, #4]
 80024d8:	f423 1370 	bic.w	r3, r3, #3932160	; 0x3c0000
 80024dc:	6053      	str	r3, [r2, #4]
	if(mult == 4){
 80024de:	79fb      	ldrb	r3, [r7, #7]
 80024e0:	2b04      	cmp	r3, #4
 80024e2:	d10b      	bne.n	80024fc <K_SetExtClockPLL+0x9c>
		RCC->CFGR |= RCC_CFGR_PLLMULL4;
 80024e4:	4a80      	ldr	r2, [pc, #512]	; (80026e8 <K_SetExtClockPLL+0x288>)
 80024e6:	4b80      	ldr	r3, [pc, #512]	; (80026e8 <K_SetExtClockPLL+0x288>)
 80024e8:	685b      	ldr	r3, [r3, #4]
 80024ea:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 80024ee:	6053      	str	r3, [r2, #4]
		K_CLOCK_CONTROL_STRUCT.K_SYSCLK_FREQ *= 4;
 80024f0:	4b7c      	ldr	r3, [pc, #496]	; (80026e4 <K_SetExtClockPLL+0x284>)
 80024f2:	681b      	ldr	r3, [r3, #0]
 80024f4:	009b      	lsls	r3, r3, #2
 80024f6:	4a7b      	ldr	r2, [pc, #492]	; (80026e4 <K_SetExtClockPLL+0x284>)
 80024f8:	6013      	str	r3, [r2, #0]
 80024fa:	e06c      	b.n	80025d6 <K_SetExtClockPLL+0x176>
	}else if(mult == 5){
 80024fc:	79fb      	ldrb	r3, [r7, #7]
 80024fe:	2b05      	cmp	r3, #5
 8002500:	d10d      	bne.n	800251e <K_SetExtClockPLL+0xbe>
		RCC->CFGR |= RCC_CFGR_PLLMULL5;
 8002502:	4a79      	ldr	r2, [pc, #484]	; (80026e8 <K_SetExtClockPLL+0x288>)
 8002504:	4b78      	ldr	r3, [pc, #480]	; (80026e8 <K_SetExtClockPLL+0x288>)
 8002506:	685b      	ldr	r3, [r3, #4]
 8002508:	f443 2340 	orr.w	r3, r3, #786432	; 0xc0000
 800250c:	6053      	str	r3, [r2, #4]
		K_CLOCK_CONTROL_STRUCT.K_SYSCLK_FREQ *= 5;
 800250e:	4b75      	ldr	r3, [pc, #468]	; (80026e4 <K_SetExtClockPLL+0x284>)
 8002510:	681a      	ldr	r2, [r3, #0]
 8002512:	4613      	mov	r3, r2
 8002514:	009b      	lsls	r3, r3, #2
 8002516:	4413      	add	r3, r2
 8002518:	4a72      	ldr	r2, [pc, #456]	; (80026e4 <K_SetExtClockPLL+0x284>)
 800251a:	6013      	str	r3, [r2, #0]
 800251c:	e05b      	b.n	80025d6 <K_SetExtClockPLL+0x176>
	}else if(mult == 6){
 800251e:	79fb      	ldrb	r3, [r7, #7]
 8002520:	2b06      	cmp	r3, #6
 8002522:	d10f      	bne.n	8002544 <K_SetExtClockPLL+0xe4>
		RCC->CFGR |= RCC_CFGR_PLLMULL6;
 8002524:	4a70      	ldr	r2, [pc, #448]	; (80026e8 <K_SetExtClockPLL+0x288>)
 8002526:	4b70      	ldr	r3, [pc, #448]	; (80026e8 <K_SetExtClockPLL+0x288>)
 8002528:	685b      	ldr	r3, [r3, #4]
 800252a:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800252e:	6053      	str	r3, [r2, #4]
		K_CLOCK_CONTROL_STRUCT.K_SYSCLK_FREQ *= 6;
 8002530:	4b6c      	ldr	r3, [pc, #432]	; (80026e4 <K_SetExtClockPLL+0x284>)
 8002532:	681a      	ldr	r2, [r3, #0]
 8002534:	4613      	mov	r3, r2
 8002536:	005b      	lsls	r3, r3, #1
 8002538:	4413      	add	r3, r2
 800253a:	005b      	lsls	r3, r3, #1
 800253c:	461a      	mov	r2, r3
 800253e:	4b69      	ldr	r3, [pc, #420]	; (80026e4 <K_SetExtClockPLL+0x284>)
 8002540:	601a      	str	r2, [r3, #0]
 8002542:	e048      	b.n	80025d6 <K_SetExtClockPLL+0x176>
	}else if(mult == 7){
 8002544:	79fb      	ldrb	r3, [r7, #7]
 8002546:	2b07      	cmp	r3, #7
 8002548:	d10d      	bne.n	8002566 <K_SetExtClockPLL+0x106>
		RCC->CFGR |= RCC_CFGR_PLLMULL7;
 800254a:	4a67      	ldr	r2, [pc, #412]	; (80026e8 <K_SetExtClockPLL+0x288>)
 800254c:	4b66      	ldr	r3, [pc, #408]	; (80026e8 <K_SetExtClockPLL+0x288>)
 800254e:	685b      	ldr	r3, [r3, #4]
 8002550:	f443 13a0 	orr.w	r3, r3, #1310720	; 0x140000
 8002554:	6053      	str	r3, [r2, #4]
		K_CLOCK_CONTROL_STRUCT.K_SYSCLK_FREQ *= 7;
 8002556:	4b63      	ldr	r3, [pc, #396]	; (80026e4 <K_SetExtClockPLL+0x284>)
 8002558:	681a      	ldr	r2, [r3, #0]
 800255a:	4613      	mov	r3, r2
 800255c:	00db      	lsls	r3, r3, #3
 800255e:	1a9b      	subs	r3, r3, r2
 8002560:	4a60      	ldr	r2, [pc, #384]	; (80026e4 <K_SetExtClockPLL+0x284>)
 8002562:	6013      	str	r3, [r2, #0]
 8002564:	e037      	b.n	80025d6 <K_SetExtClockPLL+0x176>
	}else if(mult == 8){
 8002566:	79fb      	ldrb	r3, [r7, #7]
 8002568:	2b08      	cmp	r3, #8
 800256a:	d10b      	bne.n	8002584 <K_SetExtClockPLL+0x124>
		RCC->CFGR |= RCC_CFGR_PLLMULL8;
 800256c:	4a5e      	ldr	r2, [pc, #376]	; (80026e8 <K_SetExtClockPLL+0x288>)
 800256e:	4b5e      	ldr	r3, [pc, #376]	; (80026e8 <K_SetExtClockPLL+0x288>)
 8002570:	685b      	ldr	r3, [r3, #4]
 8002572:	f443 13c0 	orr.w	r3, r3, #1572864	; 0x180000
 8002576:	6053      	str	r3, [r2, #4]
		K_CLOCK_CONTROL_STRUCT.K_SYSCLK_FREQ *= 8;
 8002578:	4b5a      	ldr	r3, [pc, #360]	; (80026e4 <K_SetExtClockPLL+0x284>)
 800257a:	681b      	ldr	r3, [r3, #0]
 800257c:	00db      	lsls	r3, r3, #3
 800257e:	4a59      	ldr	r2, [pc, #356]	; (80026e4 <K_SetExtClockPLL+0x284>)
 8002580:	6013      	str	r3, [r2, #0]
 8002582:	e028      	b.n	80025d6 <K_SetExtClockPLL+0x176>
	}else if(mult == 9){
 8002584:	79fb      	ldrb	r3, [r7, #7]
 8002586:	2b09      	cmp	r3, #9
 8002588:	d10d      	bne.n	80025a6 <K_SetExtClockPLL+0x146>
		RCC->CFGR |= RCC_CFGR_PLLMULL9;
 800258a:	4a57      	ldr	r2, [pc, #348]	; (80026e8 <K_SetExtClockPLL+0x288>)
 800258c:	4b56      	ldr	r3, [pc, #344]	; (80026e8 <K_SetExtClockPLL+0x288>)
 800258e:	685b      	ldr	r3, [r3, #4]
 8002590:	f443 13e0 	orr.w	r3, r3, #1835008	; 0x1c0000
 8002594:	6053      	str	r3, [r2, #4]
		K_CLOCK_CONTROL_STRUCT.K_SYSCLK_FREQ *= 9;
 8002596:	4b53      	ldr	r3, [pc, #332]	; (80026e4 <K_SetExtClockPLL+0x284>)
 8002598:	681a      	ldr	r2, [r3, #0]
 800259a:	4613      	mov	r3, r2
 800259c:	00db      	lsls	r3, r3, #3
 800259e:	4413      	add	r3, r2
 80025a0:	4a50      	ldr	r2, [pc, #320]	; (80026e4 <K_SetExtClockPLL+0x284>)
 80025a2:	6013      	str	r3, [r2, #0]
 80025a4:	e017      	b.n	80025d6 <K_SetExtClockPLL+0x176>
	}else if(mult == 65){
 80025a6:	79fb      	ldrb	r3, [r7, #7]
 80025a8:	2b41      	cmp	r3, #65	; 0x41
 80025aa:	d114      	bne.n	80025d6 <K_SetExtClockPLL+0x176>
		RCC->CFGR |= RCC_CFGR_PLLMULL6_5;
 80025ac:	4a4e      	ldr	r2, [pc, #312]	; (80026e8 <K_SetExtClockPLL+0x288>)
 80025ae:	4b4e      	ldr	r3, [pc, #312]	; (80026e8 <K_SetExtClockPLL+0x288>)
 80025b0:	685b      	ldr	r3, [r3, #4]
 80025b2:	f443 1350 	orr.w	r3, r3, #3407872	; 0x340000
 80025b6:	6053      	str	r3, [r2, #4]
		K_CLOCK_CONTROL_STRUCT.K_SYSCLK_FREQ *= 65;
 80025b8:	4b4a      	ldr	r3, [pc, #296]	; (80026e4 <K_SetExtClockPLL+0x284>)
 80025ba:	681a      	ldr	r2, [r3, #0]
 80025bc:	4613      	mov	r3, r2
 80025be:	019b      	lsls	r3, r3, #6
 80025c0:	4413      	add	r3, r2
 80025c2:	4a48      	ldr	r2, [pc, #288]	; (80026e4 <K_SetExtClockPLL+0x284>)
 80025c4:	6013      	str	r3, [r2, #0]
		K_CLOCK_CONTROL_STRUCT.K_SYSCLK_FREQ /= 10;
 80025c6:	4b47      	ldr	r3, [pc, #284]	; (80026e4 <K_SetExtClockPLL+0x284>)
 80025c8:	681b      	ldr	r3, [r3, #0]
 80025ca:	4a48      	ldr	r2, [pc, #288]	; (80026ec <K_SetExtClockPLL+0x28c>)
 80025cc:	fba2 2303 	umull	r2, r3, r2, r3
 80025d0:	08db      	lsrs	r3, r3, #3
 80025d2:	4a44      	ldr	r2, [pc, #272]	; (80026e4 <K_SetExtClockPLL+0x284>)
 80025d4:	6013      	str	r3, [r2, #0]
	}
	


	
	RCC->CFGR &= ~RCC_CFGR_PLLSRC;
 80025d6:	4a44      	ldr	r2, [pc, #272]	; (80026e8 <K_SetExtClockPLL+0x288>)
 80025d8:	4b43      	ldr	r3, [pc, #268]	; (80026e8 <K_SetExtClockPLL+0x288>)
 80025da:	685b      	ldr	r3, [r3, #4]
 80025dc:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80025e0:	6053      	str	r3, [r2, #4]
	RCC->CFGR |= RCC_CFGR_PLLSRC_PREDIV1; //     
 80025e2:	4a41      	ldr	r2, [pc, #260]	; (80026e8 <K_SetExtClockPLL+0x288>)
 80025e4:	4b40      	ldr	r3, [pc, #256]	; (80026e8 <K_SetExtClockPLL+0x288>)
 80025e6:	685b      	ldr	r3, [r3, #4]
 80025e8:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80025ec:	6053      	str	r3, [r2, #4]

	RCC->CFGR2 &= ~(RCC_CFGR2_PREDIV1 | RCC_CFGR2_PREDIV2);//  prediv1, prediv2
 80025ee:	4a3e      	ldr	r2, [pc, #248]	; (80026e8 <K_SetExtClockPLL+0x288>)
 80025f0:	4b3d      	ldr	r3, [pc, #244]	; (80026e8 <K_SetExtClockPLL+0x288>)
 80025f2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80025f4:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 80025f8:	62d3      	str	r3, [r2, #44]	; 0x2c


	RCC->CFGR2 &= ~RCC_CFGR2_PREDIV1SRC; //  prediv1src
 80025fa:	4a3b      	ldr	r2, [pc, #236]	; (80026e8 <K_SetExtClockPLL+0x288>)
 80025fc:	4b3a      	ldr	r3, [pc, #232]	; (80026e8 <K_SetExtClockPLL+0x288>)
 80025fe:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002600:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8002604:	62d3      	str	r3, [r2, #44]	; 0x2c
	if(mult2 == 1){
 8002606:	793b      	ldrb	r3, [r7, #4]
 8002608:	2b01      	cmp	r3, #1
 800260a:	d104      	bne.n	8002616 <K_SetExtClockPLL+0x1b6>
		RCC->CFGR2 |= RCC_CFGR2_PREDIV1SRC_HSE; //  mult2 == 1, ..  ,     
 800260c:	4a36      	ldr	r2, [pc, #216]	; (80026e8 <K_SetExtClockPLL+0x288>)
 800260e:	4b36      	ldr	r3, [pc, #216]	; (80026e8 <K_SetExtClockPLL+0x288>)
 8002610:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002612:	62d3      	str	r3, [r2, #44]	; 0x2c
 8002614:	e1d5      	b.n	80029c2 <K_SetExtClockPLL+0x562>
	}else{
		RCC->CFGR2 |= RCC_CFGR2_PREDIV1SRC_PLL2; //      
 8002616:	4a34      	ldr	r2, [pc, #208]	; (80026e8 <K_SetExtClockPLL+0x288>)
 8002618:	4b33      	ldr	r3, [pc, #204]	; (80026e8 <K_SetExtClockPLL+0x288>)
 800261a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800261c:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002620:	62d3      	str	r3, [r2, #44]	; 0x2c
		
		RCC->CFGR2 &= ~RCC_CFGR2_PLL2MUL; //  pll2
 8002622:	4a31      	ldr	r2, [pc, #196]	; (80026e8 <K_SetExtClockPLL+0x288>)
 8002624:	4b30      	ldr	r3, [pc, #192]	; (80026e8 <K_SetExtClockPLL+0x288>)
 8002626:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002628:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00
 800262c:	62d3      	str	r3, [r2, #44]	; 0x2c
		if(mult2 == 8){
 800262e:	793b      	ldrb	r3, [r7, #4]
 8002630:	2b08      	cmp	r3, #8
 8002632:	d10b      	bne.n	800264c <K_SetExtClockPLL+0x1ec>
			RCC->CFGR2 |= RCC_CFGR2_PLL2MUL8;
 8002634:	4a2c      	ldr	r2, [pc, #176]	; (80026e8 <K_SetExtClockPLL+0x288>)
 8002636:	4b2c      	ldr	r3, [pc, #176]	; (80026e8 <K_SetExtClockPLL+0x288>)
 8002638:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800263a:	f443 63c0 	orr.w	r3, r3, #1536	; 0x600
 800263e:	62d3      	str	r3, [r2, #44]	; 0x2c
			K_CLOCK_CONTROL_STRUCT.K_SYSCLK_FREQ *= 8;
 8002640:	4b28      	ldr	r3, [pc, #160]	; (80026e4 <K_SetExtClockPLL+0x284>)
 8002642:	681b      	ldr	r3, [r3, #0]
 8002644:	00db      	lsls	r3, r3, #3
 8002646:	4a27      	ldr	r2, [pc, #156]	; (80026e4 <K_SetExtClockPLL+0x284>)
 8002648:	6013      	str	r3, [r2, #0]
 800264a:	e098      	b.n	800277e <K_SetExtClockPLL+0x31e>
		}else if(mult2 == 9){
 800264c:	793b      	ldrb	r3, [r7, #4]
 800264e:	2b09      	cmp	r3, #9
 8002650:	d10d      	bne.n	800266e <K_SetExtClockPLL+0x20e>
			RCC->CFGR2 |= RCC_CFGR2_PLL2MUL9;
 8002652:	4a25      	ldr	r2, [pc, #148]	; (80026e8 <K_SetExtClockPLL+0x288>)
 8002654:	4b24      	ldr	r3, [pc, #144]	; (80026e8 <K_SetExtClockPLL+0x288>)
 8002656:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002658:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 800265c:	62d3      	str	r3, [r2, #44]	; 0x2c
			K_CLOCK_CONTROL_STRUCT.K_SYSCLK_FREQ *= 9;
 800265e:	4b21      	ldr	r3, [pc, #132]	; (80026e4 <K_SetExtClockPLL+0x284>)
 8002660:	681a      	ldr	r2, [r3, #0]
 8002662:	4613      	mov	r3, r2
 8002664:	00db      	lsls	r3, r3, #3
 8002666:	4413      	add	r3, r2
 8002668:	4a1e      	ldr	r2, [pc, #120]	; (80026e4 <K_SetExtClockPLL+0x284>)
 800266a:	6013      	str	r3, [r2, #0]
 800266c:	e087      	b.n	800277e <K_SetExtClockPLL+0x31e>
		}else if(mult2 == 10){
 800266e:	793b      	ldrb	r3, [r7, #4]
 8002670:	2b0a      	cmp	r3, #10
 8002672:	d10f      	bne.n	8002694 <K_SetExtClockPLL+0x234>
			RCC->CFGR2 |= RCC_CFGR2_PLL2MUL10;
 8002674:	4a1c      	ldr	r2, [pc, #112]	; (80026e8 <K_SetExtClockPLL+0x288>)
 8002676:	4b1c      	ldr	r3, [pc, #112]	; (80026e8 <K_SetExtClockPLL+0x288>)
 8002678:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800267a:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 800267e:	62d3      	str	r3, [r2, #44]	; 0x2c
			K_CLOCK_CONTROL_STRUCT.K_SYSCLK_FREQ *= 10;
 8002680:	4b18      	ldr	r3, [pc, #96]	; (80026e4 <K_SetExtClockPLL+0x284>)
 8002682:	681a      	ldr	r2, [r3, #0]
 8002684:	4613      	mov	r3, r2
 8002686:	009b      	lsls	r3, r3, #2
 8002688:	4413      	add	r3, r2
 800268a:	005b      	lsls	r3, r3, #1
 800268c:	461a      	mov	r2, r3
 800268e:	4b15      	ldr	r3, [pc, #84]	; (80026e4 <K_SetExtClockPLL+0x284>)
 8002690:	601a      	str	r2, [r3, #0]
 8002692:	e074      	b.n	800277e <K_SetExtClockPLL+0x31e>
		}else if(mult2 == 11){
 8002694:	793b      	ldrb	r3, [r7, #4]
 8002696:	2b0b      	cmp	r3, #11
 8002698:	d10f      	bne.n	80026ba <K_SetExtClockPLL+0x25a>
			RCC->CFGR2 |= RCC_CFGR2_PLL2MUL11;
 800269a:	4a13      	ldr	r2, [pc, #76]	; (80026e8 <K_SetExtClockPLL+0x288>)
 800269c:	4b12      	ldr	r3, [pc, #72]	; (80026e8 <K_SetExtClockPLL+0x288>)
 800269e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80026a0:	f443 6310 	orr.w	r3, r3, #2304	; 0x900
 80026a4:	62d3      	str	r3, [r2, #44]	; 0x2c
			K_CLOCK_CONTROL_STRUCT.K_SYSCLK_FREQ *= 11;
 80026a6:	4b0f      	ldr	r3, [pc, #60]	; (80026e4 <K_SetExtClockPLL+0x284>)
 80026a8:	681a      	ldr	r2, [r3, #0]
 80026aa:	4613      	mov	r3, r2
 80026ac:	009b      	lsls	r3, r3, #2
 80026ae:	4413      	add	r3, r2
 80026b0:	005b      	lsls	r3, r3, #1
 80026b2:	4413      	add	r3, r2
 80026b4:	4a0b      	ldr	r2, [pc, #44]	; (80026e4 <K_SetExtClockPLL+0x284>)
 80026b6:	6013      	str	r3, [r2, #0]
 80026b8:	e061      	b.n	800277e <K_SetExtClockPLL+0x31e>
		}else if(mult2 == 12){
 80026ba:	793b      	ldrb	r3, [r7, #4]
 80026bc:	2b0c      	cmp	r3, #12
 80026be:	d117      	bne.n	80026f0 <K_SetExtClockPLL+0x290>
			RCC->CFGR2 |= RCC_CFGR2_PLL2MUL12;
 80026c0:	4a09      	ldr	r2, [pc, #36]	; (80026e8 <K_SetExtClockPLL+0x288>)
 80026c2:	4b09      	ldr	r3, [pc, #36]	; (80026e8 <K_SetExtClockPLL+0x288>)
 80026c4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80026c6:	f443 6320 	orr.w	r3, r3, #2560	; 0xa00
 80026ca:	62d3      	str	r3, [r2, #44]	; 0x2c
			K_CLOCK_CONTROL_STRUCT.K_SYSCLK_FREQ *= 12;
 80026cc:	4b05      	ldr	r3, [pc, #20]	; (80026e4 <K_SetExtClockPLL+0x284>)
 80026ce:	681a      	ldr	r2, [r3, #0]
 80026d0:	4613      	mov	r3, r2
 80026d2:	005b      	lsls	r3, r3, #1
 80026d4:	4413      	add	r3, r2
 80026d6:	009b      	lsls	r3, r3, #2
 80026d8:	461a      	mov	r2, r3
 80026da:	4b02      	ldr	r3, [pc, #8]	; (80026e4 <K_SetExtClockPLL+0x284>)
 80026dc:	601a      	str	r2, [r3, #0]
 80026de:	e04e      	b.n	800277e <K_SetExtClockPLL+0x31e>
 80026e0:	20000000 	.word	0x20000000
 80026e4:	20001238 	.word	0x20001238
 80026e8:	40021000 	.word	0x40021000
 80026ec:	cccccccd 	.word	0xcccccccd
		}else if(mult2 == 13){
 80026f0:	793b      	ldrb	r3, [r7, #4]
 80026f2:	2b0d      	cmp	r3, #13
 80026f4:	d10f      	bne.n	8002716 <K_SetExtClockPLL+0x2b6>
			RCC->CFGR2 |= RCC_CFGR2_PLL2MUL13;
 80026f6:	4a91      	ldr	r2, [pc, #580]	; (800293c <K_SetExtClockPLL+0x4dc>)
 80026f8:	4b90      	ldr	r3, [pc, #576]	; (800293c <K_SetExtClockPLL+0x4dc>)
 80026fa:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80026fc:	f443 6330 	orr.w	r3, r3, #2816	; 0xb00
 8002700:	62d3      	str	r3, [r2, #44]	; 0x2c
			K_CLOCK_CONTROL_STRUCT.K_SYSCLK_FREQ *= 13;
 8002702:	4b8f      	ldr	r3, [pc, #572]	; (8002940 <K_SetExtClockPLL+0x4e0>)
 8002704:	681a      	ldr	r2, [r3, #0]
 8002706:	4613      	mov	r3, r2
 8002708:	005b      	lsls	r3, r3, #1
 800270a:	4413      	add	r3, r2
 800270c:	009b      	lsls	r3, r3, #2
 800270e:	4413      	add	r3, r2
 8002710:	4a8b      	ldr	r2, [pc, #556]	; (8002940 <K_SetExtClockPLL+0x4e0>)
 8002712:	6013      	str	r3, [r2, #0]
 8002714:	e033      	b.n	800277e <K_SetExtClockPLL+0x31e>
		}else if(mult2 == 14){
 8002716:	793b      	ldrb	r3, [r7, #4]
 8002718:	2b0e      	cmp	r3, #14
 800271a:	d10f      	bne.n	800273c <K_SetExtClockPLL+0x2dc>
			RCC->CFGR2 |= RCC_CFGR2_PLL2MUL14;
 800271c:	4a87      	ldr	r2, [pc, #540]	; (800293c <K_SetExtClockPLL+0x4dc>)
 800271e:	4b87      	ldr	r3, [pc, #540]	; (800293c <K_SetExtClockPLL+0x4dc>)
 8002720:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002722:	f443 6340 	orr.w	r3, r3, #3072	; 0xc00
 8002726:	62d3      	str	r3, [r2, #44]	; 0x2c
			K_CLOCK_CONTROL_STRUCT.K_SYSCLK_FREQ *= 14;
 8002728:	4b85      	ldr	r3, [pc, #532]	; (8002940 <K_SetExtClockPLL+0x4e0>)
 800272a:	681a      	ldr	r2, [r3, #0]
 800272c:	4613      	mov	r3, r2
 800272e:	00db      	lsls	r3, r3, #3
 8002730:	1a9b      	subs	r3, r3, r2
 8002732:	005b      	lsls	r3, r3, #1
 8002734:	461a      	mov	r2, r3
 8002736:	4b82      	ldr	r3, [pc, #520]	; (8002940 <K_SetExtClockPLL+0x4e0>)
 8002738:	601a      	str	r2, [r3, #0]
 800273a:	e020      	b.n	800277e <K_SetExtClockPLL+0x31e>
		}else if(mult2 == 16){
 800273c:	793b      	ldrb	r3, [r7, #4]
 800273e:	2b10      	cmp	r3, #16
 8002740:	d10b      	bne.n	800275a <K_SetExtClockPLL+0x2fa>
			RCC->CFGR2 |= RCC_CFGR2_PLL2MUL16;
 8002742:	4a7e      	ldr	r2, [pc, #504]	; (800293c <K_SetExtClockPLL+0x4dc>)
 8002744:	4b7d      	ldr	r3, [pc, #500]	; (800293c <K_SetExtClockPLL+0x4dc>)
 8002746:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002748:	f443 6360 	orr.w	r3, r3, #3584	; 0xe00
 800274c:	62d3      	str	r3, [r2, #44]	; 0x2c
			K_CLOCK_CONTROL_STRUCT.K_SYSCLK_FREQ *= 16;
 800274e:	4b7c      	ldr	r3, [pc, #496]	; (8002940 <K_SetExtClockPLL+0x4e0>)
 8002750:	681b      	ldr	r3, [r3, #0]
 8002752:	011b      	lsls	r3, r3, #4
 8002754:	4a7a      	ldr	r2, [pc, #488]	; (8002940 <K_SetExtClockPLL+0x4e0>)
 8002756:	6013      	str	r3, [r2, #0]
 8002758:	e011      	b.n	800277e <K_SetExtClockPLL+0x31e>
		}else if(mult2 == 20){
 800275a:	793b      	ldrb	r3, [r7, #4]
 800275c:	2b14      	cmp	r3, #20
 800275e:	d10e      	bne.n	800277e <K_SetExtClockPLL+0x31e>
			RCC->CFGR2 |= RCC_CFGR2_PLL2MUL20;
 8002760:	4a76      	ldr	r2, [pc, #472]	; (800293c <K_SetExtClockPLL+0x4dc>)
 8002762:	4b76      	ldr	r3, [pc, #472]	; (800293c <K_SetExtClockPLL+0x4dc>)
 8002764:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002766:	f443 6370 	orr.w	r3, r3, #3840	; 0xf00
 800276a:	62d3      	str	r3, [r2, #44]	; 0x2c
			K_CLOCK_CONTROL_STRUCT.K_SYSCLK_FREQ *= 20;
 800276c:	4b74      	ldr	r3, [pc, #464]	; (8002940 <K_SetExtClockPLL+0x4e0>)
 800276e:	681a      	ldr	r2, [r3, #0]
 8002770:	4613      	mov	r3, r2
 8002772:	009b      	lsls	r3, r3, #2
 8002774:	4413      	add	r3, r2
 8002776:	009b      	lsls	r3, r3, #2
 8002778:	461a      	mov	r2, r3
 800277a:	4b71      	ldr	r3, [pc, #452]	; (8002940 <K_SetExtClockPLL+0x4e0>)
 800277c:	601a      	str	r2, [r3, #0]
		}	
		
		if (prediv2 == 1){ //  2
 800277e:	797b      	ldrb	r3, [r7, #5]
 8002780:	2b01      	cmp	r3, #1
 8002782:	d108      	bne.n	8002796 <K_SetExtClockPLL+0x336>
			RCC->CFGR2 |= RCC_CFGR2_PREDIV2_DIV1;
 8002784:	4a6d      	ldr	r2, [pc, #436]	; (800293c <K_SetExtClockPLL+0x4dc>)
 8002786:	4b6d      	ldr	r3, [pc, #436]	; (800293c <K_SetExtClockPLL+0x4dc>)
 8002788:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800278a:	62d3      	str	r3, [r2, #44]	; 0x2c
			K_CLOCK_CONTROL_STRUCT.K_SYSCLK_FREQ /= 1;
 800278c:	4b6c      	ldr	r3, [pc, #432]	; (8002940 <K_SetExtClockPLL+0x4e0>)
 800278e:	681b      	ldr	r3, [r3, #0]
 8002790:	4a6b      	ldr	r2, [pc, #428]	; (8002940 <K_SetExtClockPLL+0x4e0>)
 8002792:	6013      	str	r3, [r2, #0]
 8002794:	e115      	b.n	80029c2 <K_SetExtClockPLL+0x562>
		}else if (prediv2 == 2){
 8002796:	797b      	ldrb	r3, [r7, #5]
 8002798:	2b02      	cmp	r3, #2
 800279a:	d10b      	bne.n	80027b4 <K_SetExtClockPLL+0x354>
			RCC->CFGR2 |= RCC_CFGR2_PREDIV2_DIV2;
 800279c:	4a67      	ldr	r2, [pc, #412]	; (800293c <K_SetExtClockPLL+0x4dc>)
 800279e:	4b67      	ldr	r3, [pc, #412]	; (800293c <K_SetExtClockPLL+0x4dc>)
 80027a0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80027a2:	f043 0310 	orr.w	r3, r3, #16
 80027a6:	62d3      	str	r3, [r2, #44]	; 0x2c
			K_CLOCK_CONTROL_STRUCT.K_SYSCLK_FREQ /= 2;
 80027a8:	4b65      	ldr	r3, [pc, #404]	; (8002940 <K_SetExtClockPLL+0x4e0>)
 80027aa:	681b      	ldr	r3, [r3, #0]
 80027ac:	085b      	lsrs	r3, r3, #1
 80027ae:	4a64      	ldr	r2, [pc, #400]	; (8002940 <K_SetExtClockPLL+0x4e0>)
 80027b0:	6013      	str	r3, [r2, #0]
 80027b2:	e106      	b.n	80029c2 <K_SetExtClockPLL+0x562>
		}else if (prediv2 == 3){
 80027b4:	797b      	ldrb	r3, [r7, #5]
 80027b6:	2b03      	cmp	r3, #3
 80027b8:	d10e      	bne.n	80027d8 <K_SetExtClockPLL+0x378>
			RCC->CFGR2 |= RCC_CFGR2_PREDIV2_DIV3;
 80027ba:	4a60      	ldr	r2, [pc, #384]	; (800293c <K_SetExtClockPLL+0x4dc>)
 80027bc:	4b5f      	ldr	r3, [pc, #380]	; (800293c <K_SetExtClockPLL+0x4dc>)
 80027be:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80027c0:	f043 0320 	orr.w	r3, r3, #32
 80027c4:	62d3      	str	r3, [r2, #44]	; 0x2c
			K_CLOCK_CONTROL_STRUCT.K_SYSCLK_FREQ /= 3;
 80027c6:	4b5e      	ldr	r3, [pc, #376]	; (8002940 <K_SetExtClockPLL+0x4e0>)
 80027c8:	681b      	ldr	r3, [r3, #0]
 80027ca:	4a5e      	ldr	r2, [pc, #376]	; (8002944 <K_SetExtClockPLL+0x4e4>)
 80027cc:	fba2 2303 	umull	r2, r3, r2, r3
 80027d0:	085b      	lsrs	r3, r3, #1
 80027d2:	4a5b      	ldr	r2, [pc, #364]	; (8002940 <K_SetExtClockPLL+0x4e0>)
 80027d4:	6013      	str	r3, [r2, #0]
 80027d6:	e0f4      	b.n	80029c2 <K_SetExtClockPLL+0x562>
		}else if (prediv2 == 4){
 80027d8:	797b      	ldrb	r3, [r7, #5]
 80027da:	2b04      	cmp	r3, #4
 80027dc:	d10b      	bne.n	80027f6 <K_SetExtClockPLL+0x396>
			RCC->CFGR2 |= RCC_CFGR2_PREDIV2_DIV4;
 80027de:	4a57      	ldr	r2, [pc, #348]	; (800293c <K_SetExtClockPLL+0x4dc>)
 80027e0:	4b56      	ldr	r3, [pc, #344]	; (800293c <K_SetExtClockPLL+0x4dc>)
 80027e2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80027e4:	f043 0330 	orr.w	r3, r3, #48	; 0x30
 80027e8:	62d3      	str	r3, [r2, #44]	; 0x2c
			K_CLOCK_CONTROL_STRUCT.K_SYSCLK_FREQ /= 4;
 80027ea:	4b55      	ldr	r3, [pc, #340]	; (8002940 <K_SetExtClockPLL+0x4e0>)
 80027ec:	681b      	ldr	r3, [r3, #0]
 80027ee:	089b      	lsrs	r3, r3, #2
 80027f0:	4a53      	ldr	r2, [pc, #332]	; (8002940 <K_SetExtClockPLL+0x4e0>)
 80027f2:	6013      	str	r3, [r2, #0]
 80027f4:	e0e5      	b.n	80029c2 <K_SetExtClockPLL+0x562>
		}else if (prediv2 == 5){
 80027f6:	797b      	ldrb	r3, [r7, #5]
 80027f8:	2b05      	cmp	r3, #5
 80027fa:	d10e      	bne.n	800281a <K_SetExtClockPLL+0x3ba>
			RCC->CFGR2 |= RCC_CFGR2_PREDIV2_DIV5;
 80027fc:	4a4f      	ldr	r2, [pc, #316]	; (800293c <K_SetExtClockPLL+0x4dc>)
 80027fe:	4b4f      	ldr	r3, [pc, #316]	; (800293c <K_SetExtClockPLL+0x4dc>)
 8002800:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002802:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8002806:	62d3      	str	r3, [r2, #44]	; 0x2c
			K_CLOCK_CONTROL_STRUCT.K_SYSCLK_FREQ /= 5;
 8002808:	4b4d      	ldr	r3, [pc, #308]	; (8002940 <K_SetExtClockPLL+0x4e0>)
 800280a:	681b      	ldr	r3, [r3, #0]
 800280c:	4a4e      	ldr	r2, [pc, #312]	; (8002948 <K_SetExtClockPLL+0x4e8>)
 800280e:	fba2 2303 	umull	r2, r3, r2, r3
 8002812:	089b      	lsrs	r3, r3, #2
 8002814:	4a4a      	ldr	r2, [pc, #296]	; (8002940 <K_SetExtClockPLL+0x4e0>)
 8002816:	6013      	str	r3, [r2, #0]
 8002818:	e0d3      	b.n	80029c2 <K_SetExtClockPLL+0x562>
		}else if (prediv2 == 6){
 800281a:	797b      	ldrb	r3, [r7, #5]
 800281c:	2b06      	cmp	r3, #6
 800281e:	d10e      	bne.n	800283e <K_SetExtClockPLL+0x3de>
			RCC->CFGR2 |= RCC_CFGR2_PREDIV2_DIV6;
 8002820:	4a46      	ldr	r2, [pc, #280]	; (800293c <K_SetExtClockPLL+0x4dc>)
 8002822:	4b46      	ldr	r3, [pc, #280]	; (800293c <K_SetExtClockPLL+0x4dc>)
 8002824:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002826:	f043 0350 	orr.w	r3, r3, #80	; 0x50
 800282a:	62d3      	str	r3, [r2, #44]	; 0x2c
			K_CLOCK_CONTROL_STRUCT.K_SYSCLK_FREQ /= 6;
 800282c:	4b44      	ldr	r3, [pc, #272]	; (8002940 <K_SetExtClockPLL+0x4e0>)
 800282e:	681b      	ldr	r3, [r3, #0]
 8002830:	4a44      	ldr	r2, [pc, #272]	; (8002944 <K_SetExtClockPLL+0x4e4>)
 8002832:	fba2 2303 	umull	r2, r3, r2, r3
 8002836:	089b      	lsrs	r3, r3, #2
 8002838:	4a41      	ldr	r2, [pc, #260]	; (8002940 <K_SetExtClockPLL+0x4e0>)
 800283a:	6013      	str	r3, [r2, #0]
 800283c:	e0c1      	b.n	80029c2 <K_SetExtClockPLL+0x562>
		}else if (prediv2 == 7){
 800283e:	797b      	ldrb	r3, [r7, #5]
 8002840:	2b07      	cmp	r3, #7
 8002842:	d111      	bne.n	8002868 <K_SetExtClockPLL+0x408>
			RCC->CFGR2 |= RCC_CFGR2_PREDIV2_DIV7;
 8002844:	4a3d      	ldr	r2, [pc, #244]	; (800293c <K_SetExtClockPLL+0x4dc>)
 8002846:	4b3d      	ldr	r3, [pc, #244]	; (800293c <K_SetExtClockPLL+0x4dc>)
 8002848:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800284a:	f043 0360 	orr.w	r3, r3, #96	; 0x60
 800284e:	62d3      	str	r3, [r2, #44]	; 0x2c
			K_CLOCK_CONTROL_STRUCT.K_SYSCLK_FREQ /= 7;
 8002850:	4b3b      	ldr	r3, [pc, #236]	; (8002940 <K_SetExtClockPLL+0x4e0>)
 8002852:	681a      	ldr	r2, [r3, #0]
 8002854:	4b3d      	ldr	r3, [pc, #244]	; (800294c <K_SetExtClockPLL+0x4ec>)
 8002856:	fba3 1302 	umull	r1, r3, r3, r2
 800285a:	1ad2      	subs	r2, r2, r3
 800285c:	0852      	lsrs	r2, r2, #1
 800285e:	4413      	add	r3, r2
 8002860:	089b      	lsrs	r3, r3, #2
 8002862:	4a37      	ldr	r2, [pc, #220]	; (8002940 <K_SetExtClockPLL+0x4e0>)
 8002864:	6013      	str	r3, [r2, #0]
 8002866:	e0ac      	b.n	80029c2 <K_SetExtClockPLL+0x562>
		}else if (prediv2 == 8){
 8002868:	797b      	ldrb	r3, [r7, #5]
 800286a:	2b08      	cmp	r3, #8
 800286c:	d10b      	bne.n	8002886 <K_SetExtClockPLL+0x426>
			RCC->CFGR2 |= RCC_CFGR2_PREDIV2_DIV8;
 800286e:	4a33      	ldr	r2, [pc, #204]	; (800293c <K_SetExtClockPLL+0x4dc>)
 8002870:	4b32      	ldr	r3, [pc, #200]	; (800293c <K_SetExtClockPLL+0x4dc>)
 8002872:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002874:	f043 0370 	orr.w	r3, r3, #112	; 0x70
 8002878:	62d3      	str	r3, [r2, #44]	; 0x2c
			K_CLOCK_CONTROL_STRUCT.K_SYSCLK_FREQ /= 8;
 800287a:	4b31      	ldr	r3, [pc, #196]	; (8002940 <K_SetExtClockPLL+0x4e0>)
 800287c:	681b      	ldr	r3, [r3, #0]
 800287e:	08db      	lsrs	r3, r3, #3
 8002880:	4a2f      	ldr	r2, [pc, #188]	; (8002940 <K_SetExtClockPLL+0x4e0>)
 8002882:	6013      	str	r3, [r2, #0]
 8002884:	e09d      	b.n	80029c2 <K_SetExtClockPLL+0x562>
		}else if (prediv2 == 9){
 8002886:	797b      	ldrb	r3, [r7, #5]
 8002888:	2b09      	cmp	r3, #9
 800288a:	d10e      	bne.n	80028aa <K_SetExtClockPLL+0x44a>
			RCC->CFGR2 |= RCC_CFGR2_PREDIV2_DIV9;
 800288c:	4a2b      	ldr	r2, [pc, #172]	; (800293c <K_SetExtClockPLL+0x4dc>)
 800288e:	4b2b      	ldr	r3, [pc, #172]	; (800293c <K_SetExtClockPLL+0x4dc>)
 8002890:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002892:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8002896:	62d3      	str	r3, [r2, #44]	; 0x2c
			K_CLOCK_CONTROL_STRUCT.K_SYSCLK_FREQ /= 9;
 8002898:	4b29      	ldr	r3, [pc, #164]	; (8002940 <K_SetExtClockPLL+0x4e0>)
 800289a:	681b      	ldr	r3, [r3, #0]
 800289c:	4a2c      	ldr	r2, [pc, #176]	; (8002950 <K_SetExtClockPLL+0x4f0>)
 800289e:	fba2 2303 	umull	r2, r3, r2, r3
 80028a2:	085b      	lsrs	r3, r3, #1
 80028a4:	4a26      	ldr	r2, [pc, #152]	; (8002940 <K_SetExtClockPLL+0x4e0>)
 80028a6:	6013      	str	r3, [r2, #0]
 80028a8:	e08b      	b.n	80029c2 <K_SetExtClockPLL+0x562>
		}else if (prediv2 == 10){
 80028aa:	797b      	ldrb	r3, [r7, #5]
 80028ac:	2b0a      	cmp	r3, #10
 80028ae:	d10e      	bne.n	80028ce <K_SetExtClockPLL+0x46e>
			RCC->CFGR2 |= RCC_CFGR2_PREDIV2_DIV10;
 80028b0:	4a22      	ldr	r2, [pc, #136]	; (800293c <K_SetExtClockPLL+0x4dc>)
 80028b2:	4b22      	ldr	r3, [pc, #136]	; (800293c <K_SetExtClockPLL+0x4dc>)
 80028b4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80028b6:	f043 0390 	orr.w	r3, r3, #144	; 0x90
 80028ba:	62d3      	str	r3, [r2, #44]	; 0x2c
			K_CLOCK_CONTROL_STRUCT.K_SYSCLK_FREQ /= 10;
 80028bc:	4b20      	ldr	r3, [pc, #128]	; (8002940 <K_SetExtClockPLL+0x4e0>)
 80028be:	681b      	ldr	r3, [r3, #0]
 80028c0:	4a21      	ldr	r2, [pc, #132]	; (8002948 <K_SetExtClockPLL+0x4e8>)
 80028c2:	fba2 2303 	umull	r2, r3, r2, r3
 80028c6:	08db      	lsrs	r3, r3, #3
 80028c8:	4a1d      	ldr	r2, [pc, #116]	; (8002940 <K_SetExtClockPLL+0x4e0>)
 80028ca:	6013      	str	r3, [r2, #0]
 80028cc:	e079      	b.n	80029c2 <K_SetExtClockPLL+0x562>
		}else if (prediv2 == 11){
 80028ce:	797b      	ldrb	r3, [r7, #5]
 80028d0:	2b0b      	cmp	r3, #11
 80028d2:	d10e      	bne.n	80028f2 <K_SetExtClockPLL+0x492>
			RCC->CFGR2 |= RCC_CFGR2_PREDIV2_DIV11;
 80028d4:	4a19      	ldr	r2, [pc, #100]	; (800293c <K_SetExtClockPLL+0x4dc>)
 80028d6:	4b19      	ldr	r3, [pc, #100]	; (800293c <K_SetExtClockPLL+0x4dc>)
 80028d8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80028da:	f043 03a0 	orr.w	r3, r3, #160	; 0xa0
 80028de:	62d3      	str	r3, [r2, #44]	; 0x2c
			K_CLOCK_CONTROL_STRUCT.K_SYSCLK_FREQ /= 11;
 80028e0:	4b17      	ldr	r3, [pc, #92]	; (8002940 <K_SetExtClockPLL+0x4e0>)
 80028e2:	681b      	ldr	r3, [r3, #0]
 80028e4:	4a1b      	ldr	r2, [pc, #108]	; (8002954 <K_SetExtClockPLL+0x4f4>)
 80028e6:	fba2 2303 	umull	r2, r3, r2, r3
 80028ea:	08db      	lsrs	r3, r3, #3
 80028ec:	4a14      	ldr	r2, [pc, #80]	; (8002940 <K_SetExtClockPLL+0x4e0>)
 80028ee:	6013      	str	r3, [r2, #0]
 80028f0:	e067      	b.n	80029c2 <K_SetExtClockPLL+0x562>
		}else if (prediv2 == 12){
 80028f2:	797b      	ldrb	r3, [r7, #5]
 80028f4:	2b0c      	cmp	r3, #12
 80028f6:	d10e      	bne.n	8002916 <K_SetExtClockPLL+0x4b6>
			RCC->CFGR2 |= RCC_CFGR2_PREDIV2_DIV12;
 80028f8:	4a10      	ldr	r2, [pc, #64]	; (800293c <K_SetExtClockPLL+0x4dc>)
 80028fa:	4b10      	ldr	r3, [pc, #64]	; (800293c <K_SetExtClockPLL+0x4dc>)
 80028fc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80028fe:	f043 03b0 	orr.w	r3, r3, #176	; 0xb0
 8002902:	62d3      	str	r3, [r2, #44]	; 0x2c
			K_CLOCK_CONTROL_STRUCT.K_SYSCLK_FREQ /= 12;
 8002904:	4b0e      	ldr	r3, [pc, #56]	; (8002940 <K_SetExtClockPLL+0x4e0>)
 8002906:	681b      	ldr	r3, [r3, #0]
 8002908:	4a0e      	ldr	r2, [pc, #56]	; (8002944 <K_SetExtClockPLL+0x4e4>)
 800290a:	fba2 2303 	umull	r2, r3, r2, r3
 800290e:	08db      	lsrs	r3, r3, #3
 8002910:	4a0b      	ldr	r2, [pc, #44]	; (8002940 <K_SetExtClockPLL+0x4e0>)
 8002912:	6013      	str	r3, [r2, #0]
 8002914:	e055      	b.n	80029c2 <K_SetExtClockPLL+0x562>
		}else if (prediv2 == 13){
 8002916:	797b      	ldrb	r3, [r7, #5]
 8002918:	2b0d      	cmp	r3, #13
 800291a:	d11f      	bne.n	800295c <K_SetExtClockPLL+0x4fc>
			RCC->CFGR2 |= RCC_CFGR2_PREDIV2_DIV13;
 800291c:	4a07      	ldr	r2, [pc, #28]	; (800293c <K_SetExtClockPLL+0x4dc>)
 800291e:	4b07      	ldr	r3, [pc, #28]	; (800293c <K_SetExtClockPLL+0x4dc>)
 8002920:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002922:	f043 03c0 	orr.w	r3, r3, #192	; 0xc0
 8002926:	62d3      	str	r3, [r2, #44]	; 0x2c
			K_CLOCK_CONTROL_STRUCT.K_SYSCLK_FREQ /= 13;
 8002928:	4b05      	ldr	r3, [pc, #20]	; (8002940 <K_SetExtClockPLL+0x4e0>)
 800292a:	681b      	ldr	r3, [r3, #0]
 800292c:	4a0a      	ldr	r2, [pc, #40]	; (8002958 <K_SetExtClockPLL+0x4f8>)
 800292e:	fba2 2303 	umull	r2, r3, r2, r3
 8002932:	089b      	lsrs	r3, r3, #2
 8002934:	4a02      	ldr	r2, [pc, #8]	; (8002940 <K_SetExtClockPLL+0x4e0>)
 8002936:	6013      	str	r3, [r2, #0]
 8002938:	e043      	b.n	80029c2 <K_SetExtClockPLL+0x562>
 800293a:	bf00      	nop
 800293c:	40021000 	.word	0x40021000
 8002940:	20001238 	.word	0x20001238
 8002944:	aaaaaaab 	.word	0xaaaaaaab
 8002948:	cccccccd 	.word	0xcccccccd
 800294c:	24924925 	.word	0x24924925
 8002950:	38e38e39 	.word	0x38e38e39
 8002954:	ba2e8ba3 	.word	0xba2e8ba3
 8002958:	4ec4ec4f 	.word	0x4ec4ec4f
		}else if (prediv2 == 14){
 800295c:	797b      	ldrb	r3, [r7, #5]
 800295e:	2b0e      	cmp	r3, #14
 8002960:	d10f      	bne.n	8002982 <K_SetExtClockPLL+0x522>
			RCC->CFGR2 |= RCC_CFGR2_PREDIV2_DIV14;
 8002962:	4a90      	ldr	r2, [pc, #576]	; (8002ba4 <K_SetExtClockPLL+0x744>)
 8002964:	4b8f      	ldr	r3, [pc, #572]	; (8002ba4 <K_SetExtClockPLL+0x744>)
 8002966:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002968:	f043 03d0 	orr.w	r3, r3, #208	; 0xd0
 800296c:	62d3      	str	r3, [r2, #44]	; 0x2c
			K_CLOCK_CONTROL_STRUCT.K_SYSCLK_FREQ /= 14;
 800296e:	4b8e      	ldr	r3, [pc, #568]	; (8002ba8 <K_SetExtClockPLL+0x748>)
 8002970:	681b      	ldr	r3, [r3, #0]
 8002972:	085b      	lsrs	r3, r3, #1
 8002974:	4a8d      	ldr	r2, [pc, #564]	; (8002bac <K_SetExtClockPLL+0x74c>)
 8002976:	fba2 2303 	umull	r2, r3, r2, r3
 800297a:	089b      	lsrs	r3, r3, #2
 800297c:	4a8a      	ldr	r2, [pc, #552]	; (8002ba8 <K_SetExtClockPLL+0x748>)
 800297e:	6013      	str	r3, [r2, #0]
 8002980:	e01f      	b.n	80029c2 <K_SetExtClockPLL+0x562>
		}else if (prediv2 == 15){
 8002982:	797b      	ldrb	r3, [r7, #5]
 8002984:	2b0f      	cmp	r3, #15
 8002986:	d10e      	bne.n	80029a6 <K_SetExtClockPLL+0x546>
			RCC->CFGR2 |= RCC_CFGR2_PREDIV2_DIV15;
 8002988:	4a86      	ldr	r2, [pc, #536]	; (8002ba4 <K_SetExtClockPLL+0x744>)
 800298a:	4b86      	ldr	r3, [pc, #536]	; (8002ba4 <K_SetExtClockPLL+0x744>)
 800298c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800298e:	f043 03e0 	orr.w	r3, r3, #224	; 0xe0
 8002992:	62d3      	str	r3, [r2, #44]	; 0x2c
			K_CLOCK_CONTROL_STRUCT.K_SYSCLK_FREQ /= 15;
 8002994:	4b84      	ldr	r3, [pc, #528]	; (8002ba8 <K_SetExtClockPLL+0x748>)
 8002996:	681b      	ldr	r3, [r3, #0]
 8002998:	4a85      	ldr	r2, [pc, #532]	; (8002bb0 <K_SetExtClockPLL+0x750>)
 800299a:	fba2 2303 	umull	r2, r3, r2, r3
 800299e:	08db      	lsrs	r3, r3, #3
 80029a0:	4a81      	ldr	r2, [pc, #516]	; (8002ba8 <K_SetExtClockPLL+0x748>)
 80029a2:	6013      	str	r3, [r2, #0]
 80029a4:	e00d      	b.n	80029c2 <K_SetExtClockPLL+0x562>
		}else if (prediv2 == 16){
 80029a6:	797b      	ldrb	r3, [r7, #5]
 80029a8:	2b10      	cmp	r3, #16
 80029aa:	d10a      	bne.n	80029c2 <K_SetExtClockPLL+0x562>
			RCC->CFGR2 |= RCC_CFGR2_PREDIV2_DIV16;
 80029ac:	4a7d      	ldr	r2, [pc, #500]	; (8002ba4 <K_SetExtClockPLL+0x744>)
 80029ae:	4b7d      	ldr	r3, [pc, #500]	; (8002ba4 <K_SetExtClockPLL+0x744>)
 80029b0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80029b2:	f043 03f0 	orr.w	r3, r3, #240	; 0xf0
 80029b6:	62d3      	str	r3, [r2, #44]	; 0x2c
			K_CLOCK_CONTROL_STRUCT.K_SYSCLK_FREQ /= 16;
 80029b8:	4b7b      	ldr	r3, [pc, #492]	; (8002ba8 <K_SetExtClockPLL+0x748>)
 80029ba:	681b      	ldr	r3, [r3, #0]
 80029bc:	091b      	lsrs	r3, r3, #4
 80029be:	4a7a      	ldr	r2, [pc, #488]	; (8002ba8 <K_SetExtClockPLL+0x748>)
 80029c0:	6013      	str	r3, [r2, #0]
		
		

	}
	
		if (prediv1 == 1){ 
 80029c2:	79bb      	ldrb	r3, [r7, #6]
 80029c4:	2b01      	cmp	r3, #1
 80029c6:	d108      	bne.n	80029da <K_SetExtClockPLL+0x57a>
		RCC->CFGR2 |= RCC_CFGR2_PREDIV1_DIV1;
 80029c8:	4a76      	ldr	r2, [pc, #472]	; (8002ba4 <K_SetExtClockPLL+0x744>)
 80029ca:	4b76      	ldr	r3, [pc, #472]	; (8002ba4 <K_SetExtClockPLL+0x744>)
 80029cc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80029ce:	62d3      	str	r3, [r2, #44]	; 0x2c
		K_CLOCK_CONTROL_STRUCT.K_SYSCLK_FREQ /= 1;
 80029d0:	4b75      	ldr	r3, [pc, #468]	; (8002ba8 <K_SetExtClockPLL+0x748>)
 80029d2:	681b      	ldr	r3, [r3, #0]
 80029d4:	4a74      	ldr	r2, [pc, #464]	; (8002ba8 <K_SetExtClockPLL+0x748>)
 80029d6:	6013      	str	r3, [r2, #0]
 80029d8:	e11c      	b.n	8002c14 <K_SetExtClockPLL+0x7b4>
	}else if (prediv1 == 2){
 80029da:	79bb      	ldrb	r3, [r7, #6]
 80029dc:	2b02      	cmp	r3, #2
 80029de:	d10b      	bne.n	80029f8 <K_SetExtClockPLL+0x598>
		RCC->CFGR2 |= RCC_CFGR2_PREDIV1_DIV2;
 80029e0:	4a70      	ldr	r2, [pc, #448]	; (8002ba4 <K_SetExtClockPLL+0x744>)
 80029e2:	4b70      	ldr	r3, [pc, #448]	; (8002ba4 <K_SetExtClockPLL+0x744>)
 80029e4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80029e6:	f043 0301 	orr.w	r3, r3, #1
 80029ea:	62d3      	str	r3, [r2, #44]	; 0x2c
		K_CLOCK_CONTROL_STRUCT.K_SYSCLK_FREQ /= 2;
 80029ec:	4b6e      	ldr	r3, [pc, #440]	; (8002ba8 <K_SetExtClockPLL+0x748>)
 80029ee:	681b      	ldr	r3, [r3, #0]
 80029f0:	085b      	lsrs	r3, r3, #1
 80029f2:	4a6d      	ldr	r2, [pc, #436]	; (8002ba8 <K_SetExtClockPLL+0x748>)
 80029f4:	6013      	str	r3, [r2, #0]
 80029f6:	e10d      	b.n	8002c14 <K_SetExtClockPLL+0x7b4>
	}else if (prediv1 == 3){
 80029f8:	79bb      	ldrb	r3, [r7, #6]
 80029fa:	2b03      	cmp	r3, #3
 80029fc:	d10e      	bne.n	8002a1c <K_SetExtClockPLL+0x5bc>
		RCC->CFGR2 |= RCC_CFGR2_PREDIV1_DIV3;
 80029fe:	4a69      	ldr	r2, [pc, #420]	; (8002ba4 <K_SetExtClockPLL+0x744>)
 8002a00:	4b68      	ldr	r3, [pc, #416]	; (8002ba4 <K_SetExtClockPLL+0x744>)
 8002a02:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002a04:	f043 0302 	orr.w	r3, r3, #2
 8002a08:	62d3      	str	r3, [r2, #44]	; 0x2c
		K_CLOCK_CONTROL_STRUCT.K_SYSCLK_FREQ /= 3;
 8002a0a:	4b67      	ldr	r3, [pc, #412]	; (8002ba8 <K_SetExtClockPLL+0x748>)
 8002a0c:	681b      	ldr	r3, [r3, #0]
 8002a0e:	4a69      	ldr	r2, [pc, #420]	; (8002bb4 <K_SetExtClockPLL+0x754>)
 8002a10:	fba2 2303 	umull	r2, r3, r2, r3
 8002a14:	085b      	lsrs	r3, r3, #1
 8002a16:	4a64      	ldr	r2, [pc, #400]	; (8002ba8 <K_SetExtClockPLL+0x748>)
 8002a18:	6013      	str	r3, [r2, #0]
 8002a1a:	e0fb      	b.n	8002c14 <K_SetExtClockPLL+0x7b4>
	}else if (prediv1 == 4){
 8002a1c:	79bb      	ldrb	r3, [r7, #6]
 8002a1e:	2b04      	cmp	r3, #4
 8002a20:	d10b      	bne.n	8002a3a <K_SetExtClockPLL+0x5da>
		RCC->CFGR2 |= RCC_CFGR2_PREDIV1_DIV4;
 8002a22:	4a60      	ldr	r2, [pc, #384]	; (8002ba4 <K_SetExtClockPLL+0x744>)
 8002a24:	4b5f      	ldr	r3, [pc, #380]	; (8002ba4 <K_SetExtClockPLL+0x744>)
 8002a26:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002a28:	f043 0303 	orr.w	r3, r3, #3
 8002a2c:	62d3      	str	r3, [r2, #44]	; 0x2c
		K_CLOCK_CONTROL_STRUCT.K_SYSCLK_FREQ /= 4;
 8002a2e:	4b5e      	ldr	r3, [pc, #376]	; (8002ba8 <K_SetExtClockPLL+0x748>)
 8002a30:	681b      	ldr	r3, [r3, #0]
 8002a32:	089b      	lsrs	r3, r3, #2
 8002a34:	4a5c      	ldr	r2, [pc, #368]	; (8002ba8 <K_SetExtClockPLL+0x748>)
 8002a36:	6013      	str	r3, [r2, #0]
 8002a38:	e0ec      	b.n	8002c14 <K_SetExtClockPLL+0x7b4>
	}else if (prediv1 == 5){
 8002a3a:	79bb      	ldrb	r3, [r7, #6]
 8002a3c:	2b05      	cmp	r3, #5
 8002a3e:	d10e      	bne.n	8002a5e <K_SetExtClockPLL+0x5fe>
		RCC->CFGR2 |= RCC_CFGR2_PREDIV1_DIV5; 
 8002a40:	4a58      	ldr	r2, [pc, #352]	; (8002ba4 <K_SetExtClockPLL+0x744>)
 8002a42:	4b58      	ldr	r3, [pc, #352]	; (8002ba4 <K_SetExtClockPLL+0x744>)
 8002a44:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002a46:	f043 0304 	orr.w	r3, r3, #4
 8002a4a:	62d3      	str	r3, [r2, #44]	; 0x2c
		K_CLOCK_CONTROL_STRUCT.K_SYSCLK_FREQ /= 5;
 8002a4c:	4b56      	ldr	r3, [pc, #344]	; (8002ba8 <K_SetExtClockPLL+0x748>)
 8002a4e:	681b      	ldr	r3, [r3, #0]
 8002a50:	4a59      	ldr	r2, [pc, #356]	; (8002bb8 <K_SetExtClockPLL+0x758>)
 8002a52:	fba2 2303 	umull	r2, r3, r2, r3
 8002a56:	089b      	lsrs	r3, r3, #2
 8002a58:	4a53      	ldr	r2, [pc, #332]	; (8002ba8 <K_SetExtClockPLL+0x748>)
 8002a5a:	6013      	str	r3, [r2, #0]
 8002a5c:	e0da      	b.n	8002c14 <K_SetExtClockPLL+0x7b4>
	}else if (prediv1 == 6){
 8002a5e:	79bb      	ldrb	r3, [r7, #6]
 8002a60:	2b06      	cmp	r3, #6
 8002a62:	d10e      	bne.n	8002a82 <K_SetExtClockPLL+0x622>
		RCC->CFGR2 |= RCC_CFGR2_PREDIV1_DIV6;
 8002a64:	4a4f      	ldr	r2, [pc, #316]	; (8002ba4 <K_SetExtClockPLL+0x744>)
 8002a66:	4b4f      	ldr	r3, [pc, #316]	; (8002ba4 <K_SetExtClockPLL+0x744>)
 8002a68:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002a6a:	f043 0305 	orr.w	r3, r3, #5
 8002a6e:	62d3      	str	r3, [r2, #44]	; 0x2c
		K_CLOCK_CONTROL_STRUCT.K_SYSCLK_FREQ /= 6;
 8002a70:	4b4d      	ldr	r3, [pc, #308]	; (8002ba8 <K_SetExtClockPLL+0x748>)
 8002a72:	681b      	ldr	r3, [r3, #0]
 8002a74:	4a4f      	ldr	r2, [pc, #316]	; (8002bb4 <K_SetExtClockPLL+0x754>)
 8002a76:	fba2 2303 	umull	r2, r3, r2, r3
 8002a7a:	089b      	lsrs	r3, r3, #2
 8002a7c:	4a4a      	ldr	r2, [pc, #296]	; (8002ba8 <K_SetExtClockPLL+0x748>)
 8002a7e:	6013      	str	r3, [r2, #0]
 8002a80:	e0c8      	b.n	8002c14 <K_SetExtClockPLL+0x7b4>
	}else if (prediv1 == 7){
 8002a82:	79bb      	ldrb	r3, [r7, #6]
 8002a84:	2b07      	cmp	r3, #7
 8002a86:	d111      	bne.n	8002aac <K_SetExtClockPLL+0x64c>
		RCC->CFGR2 |= RCC_CFGR2_PREDIV1_DIV7;
 8002a88:	4a46      	ldr	r2, [pc, #280]	; (8002ba4 <K_SetExtClockPLL+0x744>)
 8002a8a:	4b46      	ldr	r3, [pc, #280]	; (8002ba4 <K_SetExtClockPLL+0x744>)
 8002a8c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002a8e:	f043 0306 	orr.w	r3, r3, #6
 8002a92:	62d3      	str	r3, [r2, #44]	; 0x2c
		K_CLOCK_CONTROL_STRUCT.K_SYSCLK_FREQ /= 7;
 8002a94:	4b44      	ldr	r3, [pc, #272]	; (8002ba8 <K_SetExtClockPLL+0x748>)
 8002a96:	681a      	ldr	r2, [r3, #0]
 8002a98:	4b48      	ldr	r3, [pc, #288]	; (8002bbc <K_SetExtClockPLL+0x75c>)
 8002a9a:	fba3 1302 	umull	r1, r3, r3, r2
 8002a9e:	1ad2      	subs	r2, r2, r3
 8002aa0:	0852      	lsrs	r2, r2, #1
 8002aa2:	4413      	add	r3, r2
 8002aa4:	089b      	lsrs	r3, r3, #2
 8002aa6:	4a40      	ldr	r2, [pc, #256]	; (8002ba8 <K_SetExtClockPLL+0x748>)
 8002aa8:	6013      	str	r3, [r2, #0]
 8002aaa:	e0b3      	b.n	8002c14 <K_SetExtClockPLL+0x7b4>
	}else if (prediv1 == 8){
 8002aac:	79bb      	ldrb	r3, [r7, #6]
 8002aae:	2b08      	cmp	r3, #8
 8002ab0:	d10b      	bne.n	8002aca <K_SetExtClockPLL+0x66a>
		RCC->CFGR2 |= RCC_CFGR2_PREDIV1_DIV8;
 8002ab2:	4a3c      	ldr	r2, [pc, #240]	; (8002ba4 <K_SetExtClockPLL+0x744>)
 8002ab4:	4b3b      	ldr	r3, [pc, #236]	; (8002ba4 <K_SetExtClockPLL+0x744>)
 8002ab6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002ab8:	f043 0307 	orr.w	r3, r3, #7
 8002abc:	62d3      	str	r3, [r2, #44]	; 0x2c
		K_CLOCK_CONTROL_STRUCT.K_SYSCLK_FREQ /= 8;
 8002abe:	4b3a      	ldr	r3, [pc, #232]	; (8002ba8 <K_SetExtClockPLL+0x748>)
 8002ac0:	681b      	ldr	r3, [r3, #0]
 8002ac2:	08db      	lsrs	r3, r3, #3
 8002ac4:	4a38      	ldr	r2, [pc, #224]	; (8002ba8 <K_SetExtClockPLL+0x748>)
 8002ac6:	6013      	str	r3, [r2, #0]
 8002ac8:	e0a4      	b.n	8002c14 <K_SetExtClockPLL+0x7b4>
	}else if (prediv1 == 9){
 8002aca:	79bb      	ldrb	r3, [r7, #6]
 8002acc:	2b09      	cmp	r3, #9
 8002ace:	d10e      	bne.n	8002aee <K_SetExtClockPLL+0x68e>
		RCC->CFGR2 |= RCC_CFGR2_PREDIV1_DIV9;
 8002ad0:	4a34      	ldr	r2, [pc, #208]	; (8002ba4 <K_SetExtClockPLL+0x744>)
 8002ad2:	4b34      	ldr	r3, [pc, #208]	; (8002ba4 <K_SetExtClockPLL+0x744>)
 8002ad4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002ad6:	f043 0308 	orr.w	r3, r3, #8
 8002ada:	62d3      	str	r3, [r2, #44]	; 0x2c
		K_CLOCK_CONTROL_STRUCT.K_SYSCLK_FREQ /= 9;
 8002adc:	4b32      	ldr	r3, [pc, #200]	; (8002ba8 <K_SetExtClockPLL+0x748>)
 8002ade:	681b      	ldr	r3, [r3, #0]
 8002ae0:	4a37      	ldr	r2, [pc, #220]	; (8002bc0 <K_SetExtClockPLL+0x760>)
 8002ae2:	fba2 2303 	umull	r2, r3, r2, r3
 8002ae6:	085b      	lsrs	r3, r3, #1
 8002ae8:	4a2f      	ldr	r2, [pc, #188]	; (8002ba8 <K_SetExtClockPLL+0x748>)
 8002aea:	6013      	str	r3, [r2, #0]
 8002aec:	e092      	b.n	8002c14 <K_SetExtClockPLL+0x7b4>
	}else if (prediv1 == 10){
 8002aee:	79bb      	ldrb	r3, [r7, #6]
 8002af0:	2b0a      	cmp	r3, #10
 8002af2:	d10e      	bne.n	8002b12 <K_SetExtClockPLL+0x6b2>
		RCC->CFGR2 |= RCC_CFGR2_PREDIV1_DIV10;
 8002af4:	4a2b      	ldr	r2, [pc, #172]	; (8002ba4 <K_SetExtClockPLL+0x744>)
 8002af6:	4b2b      	ldr	r3, [pc, #172]	; (8002ba4 <K_SetExtClockPLL+0x744>)
 8002af8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002afa:	f043 0309 	orr.w	r3, r3, #9
 8002afe:	62d3      	str	r3, [r2, #44]	; 0x2c
		K_CLOCK_CONTROL_STRUCT.K_SYSCLK_FREQ /= 10;
 8002b00:	4b29      	ldr	r3, [pc, #164]	; (8002ba8 <K_SetExtClockPLL+0x748>)
 8002b02:	681b      	ldr	r3, [r3, #0]
 8002b04:	4a2c      	ldr	r2, [pc, #176]	; (8002bb8 <K_SetExtClockPLL+0x758>)
 8002b06:	fba2 2303 	umull	r2, r3, r2, r3
 8002b0a:	08db      	lsrs	r3, r3, #3
 8002b0c:	4a26      	ldr	r2, [pc, #152]	; (8002ba8 <K_SetExtClockPLL+0x748>)
 8002b0e:	6013      	str	r3, [r2, #0]
 8002b10:	e080      	b.n	8002c14 <K_SetExtClockPLL+0x7b4>
	}else if (prediv1 == 11){
 8002b12:	79bb      	ldrb	r3, [r7, #6]
 8002b14:	2b0b      	cmp	r3, #11
 8002b16:	d10e      	bne.n	8002b36 <K_SetExtClockPLL+0x6d6>
		RCC->CFGR2 |= RCC_CFGR2_PREDIV1_DIV11; 
 8002b18:	4a22      	ldr	r2, [pc, #136]	; (8002ba4 <K_SetExtClockPLL+0x744>)
 8002b1a:	4b22      	ldr	r3, [pc, #136]	; (8002ba4 <K_SetExtClockPLL+0x744>)
 8002b1c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002b1e:	f043 030a 	orr.w	r3, r3, #10
 8002b22:	62d3      	str	r3, [r2, #44]	; 0x2c
		K_CLOCK_CONTROL_STRUCT.K_SYSCLK_FREQ /= 11;
 8002b24:	4b20      	ldr	r3, [pc, #128]	; (8002ba8 <K_SetExtClockPLL+0x748>)
 8002b26:	681b      	ldr	r3, [r3, #0]
 8002b28:	4a26      	ldr	r2, [pc, #152]	; (8002bc4 <K_SetExtClockPLL+0x764>)
 8002b2a:	fba2 2303 	umull	r2, r3, r2, r3
 8002b2e:	08db      	lsrs	r3, r3, #3
 8002b30:	4a1d      	ldr	r2, [pc, #116]	; (8002ba8 <K_SetExtClockPLL+0x748>)
 8002b32:	6013      	str	r3, [r2, #0]
 8002b34:	e06e      	b.n	8002c14 <K_SetExtClockPLL+0x7b4>
	}else if (prediv1 == 12){
 8002b36:	79bb      	ldrb	r3, [r7, #6]
 8002b38:	2b0c      	cmp	r3, #12
 8002b3a:	d10e      	bne.n	8002b5a <K_SetExtClockPLL+0x6fa>
		RCC->CFGR2 |= RCC_CFGR2_PREDIV1_DIV12;
 8002b3c:	4a19      	ldr	r2, [pc, #100]	; (8002ba4 <K_SetExtClockPLL+0x744>)
 8002b3e:	4b19      	ldr	r3, [pc, #100]	; (8002ba4 <K_SetExtClockPLL+0x744>)
 8002b40:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002b42:	f043 030b 	orr.w	r3, r3, #11
 8002b46:	62d3      	str	r3, [r2, #44]	; 0x2c
		K_CLOCK_CONTROL_STRUCT.K_SYSCLK_FREQ /= 12;
 8002b48:	4b17      	ldr	r3, [pc, #92]	; (8002ba8 <K_SetExtClockPLL+0x748>)
 8002b4a:	681b      	ldr	r3, [r3, #0]
 8002b4c:	4a19      	ldr	r2, [pc, #100]	; (8002bb4 <K_SetExtClockPLL+0x754>)
 8002b4e:	fba2 2303 	umull	r2, r3, r2, r3
 8002b52:	08db      	lsrs	r3, r3, #3
 8002b54:	4a14      	ldr	r2, [pc, #80]	; (8002ba8 <K_SetExtClockPLL+0x748>)
 8002b56:	6013      	str	r3, [r2, #0]
 8002b58:	e05c      	b.n	8002c14 <K_SetExtClockPLL+0x7b4>
	}else if (prediv1 == 13){
 8002b5a:	79bb      	ldrb	r3, [r7, #6]
 8002b5c:	2b0d      	cmp	r3, #13
 8002b5e:	d10e      	bne.n	8002b7e <K_SetExtClockPLL+0x71e>
		RCC->CFGR2 |= RCC_CFGR2_PREDIV1_DIV13;
 8002b60:	4a10      	ldr	r2, [pc, #64]	; (8002ba4 <K_SetExtClockPLL+0x744>)
 8002b62:	4b10      	ldr	r3, [pc, #64]	; (8002ba4 <K_SetExtClockPLL+0x744>)
 8002b64:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002b66:	f043 030c 	orr.w	r3, r3, #12
 8002b6a:	62d3      	str	r3, [r2, #44]	; 0x2c
		K_CLOCK_CONTROL_STRUCT.K_SYSCLK_FREQ /= 13;
 8002b6c:	4b0e      	ldr	r3, [pc, #56]	; (8002ba8 <K_SetExtClockPLL+0x748>)
 8002b6e:	681b      	ldr	r3, [r3, #0]
 8002b70:	4a15      	ldr	r2, [pc, #84]	; (8002bc8 <K_SetExtClockPLL+0x768>)
 8002b72:	fba2 2303 	umull	r2, r3, r2, r3
 8002b76:	089b      	lsrs	r3, r3, #2
 8002b78:	4a0b      	ldr	r2, [pc, #44]	; (8002ba8 <K_SetExtClockPLL+0x748>)
 8002b7a:	6013      	str	r3, [r2, #0]
 8002b7c:	e04a      	b.n	8002c14 <K_SetExtClockPLL+0x7b4>
	}else if (prediv1 == 14){
 8002b7e:	79bb      	ldrb	r3, [r7, #6]
 8002b80:	2b0e      	cmp	r3, #14
 8002b82:	d123      	bne.n	8002bcc <K_SetExtClockPLL+0x76c>
		RCC->CFGR2 |= RCC_CFGR2_PREDIV1_DIV14;
 8002b84:	4a07      	ldr	r2, [pc, #28]	; (8002ba4 <K_SetExtClockPLL+0x744>)
 8002b86:	4b07      	ldr	r3, [pc, #28]	; (8002ba4 <K_SetExtClockPLL+0x744>)
 8002b88:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002b8a:	f043 030d 	orr.w	r3, r3, #13
 8002b8e:	62d3      	str	r3, [r2, #44]	; 0x2c
		K_CLOCK_CONTROL_STRUCT.K_SYSCLK_FREQ /= 14;
 8002b90:	4b05      	ldr	r3, [pc, #20]	; (8002ba8 <K_SetExtClockPLL+0x748>)
 8002b92:	681b      	ldr	r3, [r3, #0]
 8002b94:	085b      	lsrs	r3, r3, #1
 8002b96:	4a05      	ldr	r2, [pc, #20]	; (8002bac <K_SetExtClockPLL+0x74c>)
 8002b98:	fba2 2303 	umull	r2, r3, r2, r3
 8002b9c:	089b      	lsrs	r3, r3, #2
 8002b9e:	4a02      	ldr	r2, [pc, #8]	; (8002ba8 <K_SetExtClockPLL+0x748>)
 8002ba0:	6013      	str	r3, [r2, #0]
 8002ba2:	e037      	b.n	8002c14 <K_SetExtClockPLL+0x7b4>
 8002ba4:	40021000 	.word	0x40021000
 8002ba8:	20001238 	.word	0x20001238
 8002bac:	92492493 	.word	0x92492493
 8002bb0:	88888889 	.word	0x88888889
 8002bb4:	aaaaaaab 	.word	0xaaaaaaab
 8002bb8:	cccccccd 	.word	0xcccccccd
 8002bbc:	24924925 	.word	0x24924925
 8002bc0:	38e38e39 	.word	0x38e38e39
 8002bc4:	ba2e8ba3 	.word	0xba2e8ba3
 8002bc8:	4ec4ec4f 	.word	0x4ec4ec4f
	}else if (prediv1 == 15){
 8002bcc:	79bb      	ldrb	r3, [r7, #6]
 8002bce:	2b0f      	cmp	r3, #15
 8002bd0:	d10e      	bne.n	8002bf0 <K_SetExtClockPLL+0x790>
		RCC->CFGR2 |= RCC_CFGR2_PREDIV1_DIV15;
 8002bd2:	4a23      	ldr	r2, [pc, #140]	; (8002c60 <K_SetExtClockPLL+0x800>)
 8002bd4:	4b22      	ldr	r3, [pc, #136]	; (8002c60 <K_SetExtClockPLL+0x800>)
 8002bd6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002bd8:	f043 030e 	orr.w	r3, r3, #14
 8002bdc:	62d3      	str	r3, [r2, #44]	; 0x2c
		K_CLOCK_CONTROL_STRUCT.K_SYSCLK_FREQ /= 15;
 8002bde:	4b21      	ldr	r3, [pc, #132]	; (8002c64 <K_SetExtClockPLL+0x804>)
 8002be0:	681b      	ldr	r3, [r3, #0]
 8002be2:	4a21      	ldr	r2, [pc, #132]	; (8002c68 <K_SetExtClockPLL+0x808>)
 8002be4:	fba2 2303 	umull	r2, r3, r2, r3
 8002be8:	08db      	lsrs	r3, r3, #3
 8002bea:	4a1e      	ldr	r2, [pc, #120]	; (8002c64 <K_SetExtClockPLL+0x804>)
 8002bec:	6013      	str	r3, [r2, #0]
 8002bee:	e011      	b.n	8002c14 <K_SetExtClockPLL+0x7b4>
	}else if (prediv1 == 16){
 8002bf0:	79bb      	ldrb	r3, [r7, #6]
 8002bf2:	2b10      	cmp	r3, #16
 8002bf4:	d10b      	bne.n	8002c0e <K_SetExtClockPLL+0x7ae>
		RCC->CFGR2 |= RCC_CFGR2_PREDIV1_DIV16;
 8002bf6:	4a1a      	ldr	r2, [pc, #104]	; (8002c60 <K_SetExtClockPLL+0x800>)
 8002bf8:	4b19      	ldr	r3, [pc, #100]	; (8002c60 <K_SetExtClockPLL+0x800>)
 8002bfa:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002bfc:	f043 030f 	orr.w	r3, r3, #15
 8002c00:	62d3      	str	r3, [r2, #44]	; 0x2c
		K_CLOCK_CONTROL_STRUCT.K_SYSCLK_FREQ /= 16;
 8002c02:	4b18      	ldr	r3, [pc, #96]	; (8002c64 <K_SetExtClockPLL+0x804>)
 8002c04:	681b      	ldr	r3, [r3, #0]
 8002c06:	091b      	lsrs	r3, r3, #4
 8002c08:	4a16      	ldr	r2, [pc, #88]	; (8002c64 <K_SetExtClockPLL+0x804>)
 8002c0a:	6013      	str	r3, [r2, #0]
 8002c0c:	e002      	b.n	8002c14 <K_SetExtClockPLL+0x7b4>
	}else{
		K_CLOCK_CONTROL_STRUCT.K_SYSCLK_FREQ = 0;
 8002c0e:	4b15      	ldr	r3, [pc, #84]	; (8002c64 <K_SetExtClockPLL+0x804>)
 8002c10:	2200      	movs	r2, #0
 8002c12:	601a      	str	r2, [r3, #0]
	}


	RCC->CR |= RCC_CR_PLL2ON;//  pll2
 8002c14:	4a12      	ldr	r2, [pc, #72]	; (8002c60 <K_SetExtClockPLL+0x800>)
 8002c16:	4b12      	ldr	r3, [pc, #72]	; (8002c60 <K_SetExtClockPLL+0x800>)
 8002c18:	681b      	ldr	r3, [r3, #0]
 8002c1a:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 8002c1e:	6013      	str	r3, [r2, #0]
	while(!(RCC->CR & RCC_CR_PLL2RDY));//    
 8002c20:	bf00      	nop
 8002c22:	4b0f      	ldr	r3, [pc, #60]	; (8002c60 <K_SetExtClockPLL+0x800>)
 8002c24:	681b      	ldr	r3, [r3, #0]
 8002c26:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8002c2a:	2b00      	cmp	r3, #0
 8002c2c:	d0f9      	beq.n	8002c22 <K_SetExtClockPLL+0x7c2>

	
	RCC->CR |= RCC_CR_PLLON;//  pll
 8002c2e:	4a0c      	ldr	r2, [pc, #48]	; (8002c60 <K_SetExtClockPLL+0x800>)
 8002c30:	4b0b      	ldr	r3, [pc, #44]	; (8002c60 <K_SetExtClockPLL+0x800>)
 8002c32:	681b      	ldr	r3, [r3, #0]
 8002c34:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8002c38:	6013      	str	r3, [r2, #0]
	while(!(RCC->CR & RCC_CR_PLLRDY));//    
 8002c3a:	bf00      	nop
 8002c3c:	4b08      	ldr	r3, [pc, #32]	; (8002c60 <K_SetExtClockPLL+0x800>)
 8002c3e:	681b      	ldr	r3, [r3, #0]
 8002c40:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002c44:	2b00      	cmp	r3, #0
 8002c46:	d0f9      	beq.n	8002c3c <K_SetExtClockPLL+0x7dc>

	
	
	RCC->CFGR |= RCC_CFGR_SW_PLL;//      
 8002c48:	4a05      	ldr	r2, [pc, #20]	; (8002c60 <K_SetExtClockPLL+0x800>)
 8002c4a:	4b05      	ldr	r3, [pc, #20]	; (8002c60 <K_SetExtClockPLL+0x800>)
 8002c4c:	685b      	ldr	r3, [r3, #4]
 8002c4e:	f043 0302 	orr.w	r3, r3, #2
 8002c52:	6053      	str	r3, [r2, #4]

	
}
 8002c54:	bf00      	nop
 8002c56:	3708      	adds	r7, #8
 8002c58:	46bd      	mov	sp, r7
 8002c5a:	bc90      	pop	{r4, r7}
 8002c5c:	4770      	bx	lr
 8002c5e:	bf00      	nop
 8002c60:	40021000 	.word	0x40021000
 8002c64:	20001238 	.word	0x20001238
 8002c68:	88888889 	.word	0x88888889

08002c6c <K_SetExtClockDirect>:


void K_SetExtClockDirect(void)
{ 
 8002c6c:	b480      	push	{r7}
 8002c6e:	af00      	add	r7, sp, #0
	RCC->CR |= RCC_CR_HSEON; //  
 8002c70:	4a10      	ldr	r2, [pc, #64]	; (8002cb4 <K_SetExtClockDirect+0x48>)
 8002c72:	4b10      	ldr	r3, [pc, #64]	; (8002cb4 <K_SetExtClockDirect+0x48>)
 8002c74:	681b      	ldr	r3, [r3, #0]
 8002c76:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002c7a:	6013      	str	r3, [r2, #0]
	while (!(RCC->CR & RCC_CR_HSERDY));// ,       
 8002c7c:	bf00      	nop
 8002c7e:	4b0d      	ldr	r3, [pc, #52]	; (8002cb4 <K_SetExtClockDirect+0x48>)
 8002c80:	681b      	ldr	r3, [r3, #0]
 8002c82:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002c86:	2b00      	cmp	r3, #0
 8002c88:	d0f9      	beq.n	8002c7e <K_SetExtClockDirect+0x12>
	
	RCC->CFGR &= ~RCC_CFGR_SW;//     (  )
 8002c8a:	4a0a      	ldr	r2, [pc, #40]	; (8002cb4 <K_SetExtClockDirect+0x48>)
 8002c8c:	4b09      	ldr	r3, [pc, #36]	; (8002cb4 <K_SetExtClockDirect+0x48>)
 8002c8e:	685b      	ldr	r3, [r3, #4]
 8002c90:	f023 0303 	bic.w	r3, r3, #3
 8002c94:	6053      	str	r3, [r2, #4]
	RCC->CFGR |= RCC_CFGR_SW_HSE;//  
 8002c96:	4a07      	ldr	r2, [pc, #28]	; (8002cb4 <K_SetExtClockDirect+0x48>)
 8002c98:	4b06      	ldr	r3, [pc, #24]	; (8002cb4 <K_SetExtClockDirect+0x48>)
 8002c9a:	685b      	ldr	r3, [r3, #4]
 8002c9c:	f043 0301 	orr.w	r3, r3, #1
 8002ca0:	6053      	str	r3, [r2, #4]

	K_CLOCK_CONTROL_STRUCT.K_SYSCLK_FREQ = K_EXT_OSC_FREQ;
 8002ca2:	4b05      	ldr	r3, [pc, #20]	; (8002cb8 <K_SetExtClockDirect+0x4c>)
 8002ca4:	681b      	ldr	r3, [r3, #0]
 8002ca6:	4a05      	ldr	r2, [pc, #20]	; (8002cbc <K_SetExtClockDirect+0x50>)
 8002ca8:	6013      	str	r3, [r2, #0]

}
 8002caa:	bf00      	nop
 8002cac:	46bd      	mov	sp, r7
 8002cae:	bc80      	pop	{r7}
 8002cb0:	4770      	bx	lr
 8002cb2:	bf00      	nop
 8002cb4:	40021000 	.word	0x40021000
 8002cb8:	20000000 	.word	0x20000000
 8002cbc:	20001238 	.word	0x20001238

08002cc0 <K_SetIntClockDirect>:


void K_SetIntClockDirect(void){
 8002cc0:	b480      	push	{r7}
 8002cc2:	af00      	add	r7, sp, #0
	RCC->CR |= RCC_CR_HSION; //  
 8002cc4:	4a0f      	ldr	r2, [pc, #60]	; (8002d04 <K_SetIntClockDirect+0x44>)
 8002cc6:	4b0f      	ldr	r3, [pc, #60]	; (8002d04 <K_SetIntClockDirect+0x44>)
 8002cc8:	681b      	ldr	r3, [r3, #0]
 8002cca:	f043 0301 	orr.w	r3, r3, #1
 8002cce:	6013      	str	r3, [r2, #0]
	while (!(RCC->CR & RCC_CR_HSIRDY));// ,       
 8002cd0:	bf00      	nop
 8002cd2:	4b0c      	ldr	r3, [pc, #48]	; (8002d04 <K_SetIntClockDirect+0x44>)
 8002cd4:	681b      	ldr	r3, [r3, #0]
 8002cd6:	f003 0302 	and.w	r3, r3, #2
 8002cda:	2b00      	cmp	r3, #0
 8002cdc:	d0f9      	beq.n	8002cd2 <K_SetIntClockDirect+0x12>
	
	RCC->CFGR &= ~RCC_CFGR_SW;//     (  )
 8002cde:	4a09      	ldr	r2, [pc, #36]	; (8002d04 <K_SetIntClockDirect+0x44>)
 8002ce0:	4b08      	ldr	r3, [pc, #32]	; (8002d04 <K_SetIntClockDirect+0x44>)
 8002ce2:	685b      	ldr	r3, [r3, #4]
 8002ce4:	f023 0303 	bic.w	r3, r3, #3
 8002ce8:	6053      	str	r3, [r2, #4]
	RCC->CFGR |= RCC_CFGR_SWS_HSI;//  
 8002cea:	4a06      	ldr	r2, [pc, #24]	; (8002d04 <K_SetIntClockDirect+0x44>)
 8002cec:	4b05      	ldr	r3, [pc, #20]	; (8002d04 <K_SetIntClockDirect+0x44>)
 8002cee:	685b      	ldr	r3, [r3, #4]
 8002cf0:	6053      	str	r3, [r2, #4]

	K_CLOCK_CONTROL_STRUCT.K_SYSCLK_FREQ = K_INT_OSC_FREQ;
 8002cf2:	4b05      	ldr	r3, [pc, #20]	; (8002d08 <K_SetIntClockDirect+0x48>)
 8002cf4:	681b      	ldr	r3, [r3, #0]
 8002cf6:	4a05      	ldr	r2, [pc, #20]	; (8002d0c <K_SetIntClockDirect+0x4c>)
 8002cf8:	6013      	str	r3, [r2, #0]

}
 8002cfa:	bf00      	nop
 8002cfc:	46bd      	mov	sp, r7
 8002cfe:	bc80      	pop	{r7}
 8002d00:	4770      	bx	lr
 8002d02:	bf00      	nop
 8002d04:	40021000 	.word	0x40021000
 8002d08:	20000004 	.word	0x20000004
 8002d0c:	20001238 	.word	0x20001238

08002d10 <K_SetIntClockPLL>:


void K_SetIntClockPLL(char freq)	//freq - 16, 20, 24, 28, 32, 36, 26 MHz
{ 
 8002d10:	b480      	push	{r7}
 8002d12:	b083      	sub	sp, #12
 8002d14:	af00      	add	r7, sp, #0
 8002d16:	4603      	mov	r3, r0
 8002d18:	71fb      	strb	r3, [r7, #7]
	RCC->CR |= RCC_CR_HSION; //  
 8002d1a:	4a46      	ldr	r2, [pc, #280]	; (8002e34 <K_SetIntClockPLL+0x124>)
 8002d1c:	4b45      	ldr	r3, [pc, #276]	; (8002e34 <K_SetIntClockPLL+0x124>)
 8002d1e:	681b      	ldr	r3, [r3, #0]
 8002d20:	f043 0301 	orr.w	r3, r3, #1
 8002d24:	6013      	str	r3, [r2, #0]
	while (!(RCC->CR & RCC_CR_HSIRDY));// ,       
 8002d26:	bf00      	nop
 8002d28:	4b42      	ldr	r3, [pc, #264]	; (8002e34 <K_SetIntClockPLL+0x124>)
 8002d2a:	681b      	ldr	r3, [r3, #0]
 8002d2c:	f003 0302 	and.w	r3, r3, #2
 8002d30:	2b00      	cmp	r3, #0
 8002d32:	d0f9      	beq.n	8002d28 <K_SetIntClockPLL+0x18>
	
	RCC->CFGR &= ~RCC_CFGR_SW;//     (  ),       
 8002d34:	4a3f      	ldr	r2, [pc, #252]	; (8002e34 <K_SetIntClockPLL+0x124>)
 8002d36:	4b3f      	ldr	r3, [pc, #252]	; (8002e34 <K_SetIntClockPLL+0x124>)
 8002d38:	685b      	ldr	r3, [r3, #4]
 8002d3a:	f023 0303 	bic.w	r3, r3, #3
 8002d3e:	6053      	str	r3, [r2, #4]
	
	RCC->CR &= ~RCC_CR_PLLON;//   ,     
 8002d40:	4a3c      	ldr	r2, [pc, #240]	; (8002e34 <K_SetIntClockPLL+0x124>)
 8002d42:	4b3c      	ldr	r3, [pc, #240]	; (8002e34 <K_SetIntClockPLL+0x124>)
 8002d44:	681b      	ldr	r3, [r3, #0]
 8002d46:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8002d4a:	6013      	str	r3, [r2, #0]
	
	RCC->CFGR &= ~RCC_CFGR_PLLSRC;
 8002d4c:	4a39      	ldr	r2, [pc, #228]	; (8002e34 <K_SetIntClockPLL+0x124>)
 8002d4e:	4b39      	ldr	r3, [pc, #228]	; (8002e34 <K_SetIntClockPLL+0x124>)
 8002d50:	685b      	ldr	r3, [r3, #4]
 8002d52:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8002d56:	6053      	str	r3, [r2, #4]
	RCC->CFGR |= RCC_CFGR_PLLSRC_HSI_Div2; //    
 8002d58:	4a36      	ldr	r2, [pc, #216]	; (8002e34 <K_SetIntClockPLL+0x124>)
 8002d5a:	4b36      	ldr	r3, [pc, #216]	; (8002e34 <K_SetIntClockPLL+0x124>)
 8002d5c:	685b      	ldr	r3, [r3, #4]
 8002d5e:	6053      	str	r3, [r2, #4]


	RCC->CFGR &= ~RCC_CFGR_PLLMULL;// 
 8002d60:	4a34      	ldr	r2, [pc, #208]	; (8002e34 <K_SetIntClockPLL+0x124>)
 8002d62:	4b34      	ldr	r3, [pc, #208]	; (8002e34 <K_SetIntClockPLL+0x124>)
 8002d64:	685b      	ldr	r3, [r3, #4]
 8002d66:	f423 1370 	bic.w	r3, r3, #3932160	; 0x3c0000
 8002d6a:	6053      	str	r3, [r2, #4]
	
	if(freq == 16){
 8002d6c:	79fb      	ldrb	r3, [r7, #7]
 8002d6e:	2b10      	cmp	r3, #16
 8002d70:	d106      	bne.n	8002d80 <K_SetIntClockPLL+0x70>
		RCC->CFGR |= RCC_CFGR_PLLMULL4;
 8002d72:	4a30      	ldr	r2, [pc, #192]	; (8002e34 <K_SetIntClockPLL+0x124>)
 8002d74:	4b2f      	ldr	r3, [pc, #188]	; (8002e34 <K_SetIntClockPLL+0x124>)
 8002d76:	685b      	ldr	r3, [r3, #4]
 8002d78:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 8002d7c:	6053      	str	r3, [r2, #4]
 8002d7e:	e03a      	b.n	8002df6 <K_SetIntClockPLL+0xe6>
	}else if(freq == 20){
 8002d80:	79fb      	ldrb	r3, [r7, #7]
 8002d82:	2b14      	cmp	r3, #20
 8002d84:	d106      	bne.n	8002d94 <K_SetIntClockPLL+0x84>
		RCC->CFGR |= RCC_CFGR_PLLMULL5;
 8002d86:	4a2b      	ldr	r2, [pc, #172]	; (8002e34 <K_SetIntClockPLL+0x124>)
 8002d88:	4b2a      	ldr	r3, [pc, #168]	; (8002e34 <K_SetIntClockPLL+0x124>)
 8002d8a:	685b      	ldr	r3, [r3, #4]
 8002d8c:	f443 2340 	orr.w	r3, r3, #786432	; 0xc0000
 8002d90:	6053      	str	r3, [r2, #4]
 8002d92:	e030      	b.n	8002df6 <K_SetIntClockPLL+0xe6>
	}else if(freq == 24){
 8002d94:	79fb      	ldrb	r3, [r7, #7]
 8002d96:	2b18      	cmp	r3, #24
 8002d98:	d106      	bne.n	8002da8 <K_SetIntClockPLL+0x98>
		RCC->CFGR |= RCC_CFGR_PLLMULL6;
 8002d9a:	4a26      	ldr	r2, [pc, #152]	; (8002e34 <K_SetIntClockPLL+0x124>)
 8002d9c:	4b25      	ldr	r3, [pc, #148]	; (8002e34 <K_SetIntClockPLL+0x124>)
 8002d9e:	685b      	ldr	r3, [r3, #4]
 8002da0:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8002da4:	6053      	str	r3, [r2, #4]
 8002da6:	e026      	b.n	8002df6 <K_SetIntClockPLL+0xe6>
	}else if(freq == 28){
 8002da8:	79fb      	ldrb	r3, [r7, #7]
 8002daa:	2b1c      	cmp	r3, #28
 8002dac:	d106      	bne.n	8002dbc <K_SetIntClockPLL+0xac>
		RCC->CFGR |= RCC_CFGR_PLLMULL7;
 8002dae:	4a21      	ldr	r2, [pc, #132]	; (8002e34 <K_SetIntClockPLL+0x124>)
 8002db0:	4b20      	ldr	r3, [pc, #128]	; (8002e34 <K_SetIntClockPLL+0x124>)
 8002db2:	685b      	ldr	r3, [r3, #4]
 8002db4:	f443 13a0 	orr.w	r3, r3, #1310720	; 0x140000
 8002db8:	6053      	str	r3, [r2, #4]
 8002dba:	e01c      	b.n	8002df6 <K_SetIntClockPLL+0xe6>
	}else if(freq == 32){
 8002dbc:	79fb      	ldrb	r3, [r7, #7]
 8002dbe:	2b20      	cmp	r3, #32
 8002dc0:	d106      	bne.n	8002dd0 <K_SetIntClockPLL+0xc0>
		RCC->CFGR |= RCC_CFGR_PLLMULL8;
 8002dc2:	4a1c      	ldr	r2, [pc, #112]	; (8002e34 <K_SetIntClockPLL+0x124>)
 8002dc4:	4b1b      	ldr	r3, [pc, #108]	; (8002e34 <K_SetIntClockPLL+0x124>)
 8002dc6:	685b      	ldr	r3, [r3, #4]
 8002dc8:	f443 13c0 	orr.w	r3, r3, #1572864	; 0x180000
 8002dcc:	6053      	str	r3, [r2, #4]
 8002dce:	e012      	b.n	8002df6 <K_SetIntClockPLL+0xe6>
	}else if(freq == 36){
 8002dd0:	79fb      	ldrb	r3, [r7, #7]
 8002dd2:	2b24      	cmp	r3, #36	; 0x24
 8002dd4:	d106      	bne.n	8002de4 <K_SetIntClockPLL+0xd4>
		RCC->CFGR |= RCC_CFGR_PLLMULL9;
 8002dd6:	4a17      	ldr	r2, [pc, #92]	; (8002e34 <K_SetIntClockPLL+0x124>)
 8002dd8:	4b16      	ldr	r3, [pc, #88]	; (8002e34 <K_SetIntClockPLL+0x124>)
 8002dda:	685b      	ldr	r3, [r3, #4]
 8002ddc:	f443 13e0 	orr.w	r3, r3, #1835008	; 0x1c0000
 8002de0:	6053      	str	r3, [r2, #4]
 8002de2:	e008      	b.n	8002df6 <K_SetIntClockPLL+0xe6>
	}else if(freq == 26){
 8002de4:	79fb      	ldrb	r3, [r7, #7]
 8002de6:	2b1a      	cmp	r3, #26
 8002de8:	d105      	bne.n	8002df6 <K_SetIntClockPLL+0xe6>
		RCC->CFGR |= RCC_CFGR_PLLMULL6_5;
 8002dea:	4a12      	ldr	r2, [pc, #72]	; (8002e34 <K_SetIntClockPLL+0x124>)
 8002dec:	4b11      	ldr	r3, [pc, #68]	; (8002e34 <K_SetIntClockPLL+0x124>)
 8002dee:	685b      	ldr	r3, [r3, #4]
 8002df0:	f443 1350 	orr.w	r3, r3, #3407872	; 0x340000
 8002df4:	6053      	str	r3, [r2, #4]
	}
	
	RCC->CR |= RCC_CR_PLLON;// 
 8002df6:	4a0f      	ldr	r2, [pc, #60]	; (8002e34 <K_SetIntClockPLL+0x124>)
 8002df8:	4b0e      	ldr	r3, [pc, #56]	; (8002e34 <K_SetIntClockPLL+0x124>)
 8002dfa:	681b      	ldr	r3, [r3, #0]
 8002dfc:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8002e00:	6013      	str	r3, [r2, #0]
	while(!(RCC->CR & RCC_CR_PLLRDY));//    
 8002e02:	bf00      	nop
 8002e04:	4b0b      	ldr	r3, [pc, #44]	; (8002e34 <K_SetIntClockPLL+0x124>)
 8002e06:	681b      	ldr	r3, [r3, #0]
 8002e08:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002e0c:	2b00      	cmp	r3, #0
 8002e0e:	d0f9      	beq.n	8002e04 <K_SetIntClockPLL+0xf4>
	RCC->CFGR |= RCC_CFGR_SW_PLL;//      
 8002e10:	4a08      	ldr	r2, [pc, #32]	; (8002e34 <K_SetIntClockPLL+0x124>)
 8002e12:	4b08      	ldr	r3, [pc, #32]	; (8002e34 <K_SetIntClockPLL+0x124>)
 8002e14:	685b      	ldr	r3, [r3, #4]
 8002e16:	f043 0302 	orr.w	r3, r3, #2
 8002e1a:	6053      	str	r3, [r2, #4]
	
	K_CLOCK_CONTROL_STRUCT.K_SYSCLK_FREQ = freq * 1000000;
 8002e1c:	79fb      	ldrb	r3, [r7, #7]
 8002e1e:	4a06      	ldr	r2, [pc, #24]	; (8002e38 <K_SetIntClockPLL+0x128>)
 8002e20:	fb02 f303 	mul.w	r3, r2, r3
 8002e24:	461a      	mov	r2, r3
 8002e26:	4b05      	ldr	r3, [pc, #20]	; (8002e3c <K_SetIntClockPLL+0x12c>)
 8002e28:	601a      	str	r2, [r3, #0]

}
 8002e2a:	bf00      	nop
 8002e2c:	370c      	adds	r7, #12
 8002e2e:	46bd      	mov	sp, r7
 8002e30:	bc80      	pop	{r7}
 8002e32:	4770      	bx	lr
 8002e34:	40021000 	.word	0x40021000
 8002e38:	000f4240 	.word	0x000f4240
 8002e3c:	20001238 	.word	0x20001238

08002e40 <K_initMCOoutput>:




void K_initMCOoutput(K_MCOSource source){
 8002e40:	b480      	push	{r7}
 8002e42:	b083      	sub	sp, #12
 8002e44:	af00      	add	r7, sp, #0
 8002e46:	4603      	mov	r3, r0
 8002e48:	71fb      	strb	r3, [r7, #7]

	RCC->APB2ENR |= RCC_APB2ENR_IOPAEN; //   gpioa,    MCO (PA8)
 8002e4a:	4a1d      	ldr	r2, [pc, #116]	; (8002ec0 <K_initMCOoutput+0x80>)
 8002e4c:	4b1c      	ldr	r3, [pc, #112]	; (8002ec0 <K_initMCOoutput+0x80>)
 8002e4e:	699b      	ldr	r3, [r3, #24]
 8002e50:	f043 0304 	orr.w	r3, r3, #4
 8002e54:	6193      	str	r3, [r2, #24]
	GPIOA->CRH &= ~(GPIO_CRH_CNF8 | GPIO_CRH_MODE8); //    PA8
 8002e56:	4a1b      	ldr	r2, [pc, #108]	; (8002ec4 <K_initMCOoutput+0x84>)
 8002e58:	4b1a      	ldr	r3, [pc, #104]	; (8002ec4 <K_initMCOoutput+0x84>)
 8002e5a:	685b      	ldr	r3, [r3, #4]
 8002e5c:	f023 030f 	bic.w	r3, r3, #15
 8002e60:	6053      	str	r3, [r2, #4]
	GPIOA->CRH |= GPIO_CRH_MODE8 | GPIO_CRH_CNF8_1; //output 50MHz, alternate furction (MCO) push-pull
 8002e62:	4a18      	ldr	r2, [pc, #96]	; (8002ec4 <K_initMCOoutput+0x84>)
 8002e64:	4b17      	ldr	r3, [pc, #92]	; (8002ec4 <K_initMCOoutput+0x84>)
 8002e66:	685b      	ldr	r3, [r3, #4]
 8002e68:	f043 030b 	orr.w	r3, r3, #11
 8002e6c:	6053      	str	r3, [r2, #4]

	RCC->CFGR &= ~RCC_CFGR_MCO;
 8002e6e:	4a14      	ldr	r2, [pc, #80]	; (8002ec0 <K_initMCOoutput+0x80>)
 8002e70:	4b13      	ldr	r3, [pc, #76]	; (8002ec0 <K_initMCOoutput+0x80>)
 8002e72:	685b      	ldr	r3, [r3, #4]
 8002e74:	f023 6370 	bic.w	r3, r3, #251658240	; 0xf000000
 8002e78:	6053      	str	r3, [r2, #4]
	if(source == mcoHSI){
 8002e7a:	79fb      	ldrb	r3, [r7, #7]
 8002e7c:	2b00      	cmp	r3, #0
 8002e7e:	d106      	bne.n	8002e8e <K_initMCOoutput+0x4e>
		RCC->CFGR |= RCC_CFGR_MCO_HSI;//0b100
 8002e80:	4a0f      	ldr	r2, [pc, #60]	; (8002ec0 <K_initMCOoutput+0x80>)
 8002e82:	4b0f      	ldr	r3, [pc, #60]	; (8002ec0 <K_initMCOoutput+0x80>)
 8002e84:	685b      	ldr	r3, [r3, #4]
 8002e86:	f043 63a0 	orr.w	r3, r3, #83886080	; 0x5000000
 8002e8a:	6053      	str	r3, [r2, #4]
		RCC->CFGR |= RCC_CFGR_MCO_HSE;//0b100
	}else if(source == mcoSYS){
		RCC->CFGR |= RCC_CFGR_MCO_SYSCLK;//0b100
	}

}	
 8002e8c:	e012      	b.n	8002eb4 <K_initMCOoutput+0x74>
	}else if(source == mcoHSE){
 8002e8e:	79fb      	ldrb	r3, [r7, #7]
 8002e90:	2b01      	cmp	r3, #1
 8002e92:	d106      	bne.n	8002ea2 <K_initMCOoutput+0x62>
		RCC->CFGR |= RCC_CFGR_MCO_HSE;//0b100
 8002e94:	4a0a      	ldr	r2, [pc, #40]	; (8002ec0 <K_initMCOoutput+0x80>)
 8002e96:	4b0a      	ldr	r3, [pc, #40]	; (8002ec0 <K_initMCOoutput+0x80>)
 8002e98:	685b      	ldr	r3, [r3, #4]
 8002e9a:	f043 63c0 	orr.w	r3, r3, #100663296	; 0x6000000
 8002e9e:	6053      	str	r3, [r2, #4]
}	
 8002ea0:	e008      	b.n	8002eb4 <K_initMCOoutput+0x74>
	}else if(source == mcoSYS){
 8002ea2:	79fb      	ldrb	r3, [r7, #7]
 8002ea4:	2b02      	cmp	r3, #2
 8002ea6:	d105      	bne.n	8002eb4 <K_initMCOoutput+0x74>
		RCC->CFGR |= RCC_CFGR_MCO_SYSCLK;//0b100
 8002ea8:	4a05      	ldr	r2, [pc, #20]	; (8002ec0 <K_initMCOoutput+0x80>)
 8002eaa:	4b05      	ldr	r3, [pc, #20]	; (8002ec0 <K_initMCOoutput+0x80>)
 8002eac:	685b      	ldr	r3, [r3, #4]
 8002eae:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 8002eb2:	6053      	str	r3, [r2, #4]
}	
 8002eb4:	bf00      	nop
 8002eb6:	370c      	adds	r7, #12
 8002eb8:	46bd      	mov	sp, r7
 8002eba:	bc80      	pop	{r7}
 8002ebc:	4770      	bx	lr
 8002ebe:	bf00      	nop
 8002ec0:	40021000 	.word	0x40021000
 8002ec4:	40010800 	.word	0x40010800

08002ec8 <K_setClock>:
	char kPLL2, //1, 8-14, 16, 20 ( kPLL2==1,   PLL2  ,  presc2  )
	char ahbpresc, // 1, 2, 4, 8, 16, (not 32) 64, 128, 256, 512
	char apb1presc, // 1, 2, 4, 8, 16
	char apb2presc, // 1, 2, 4, 8, 16
	char enable_mco) //0 - disable, !0 - enable (sysclock)
{
 8002ec8:	b590      	push	{r4, r7, lr}
 8002eca:	b083      	sub	sp, #12
 8002ecc:	af00      	add	r7, sp, #0
 8002ece:	4604      	mov	r4, r0
 8002ed0:	4608      	mov	r0, r1
 8002ed2:	4611      	mov	r1, r2
 8002ed4:	461a      	mov	r2, r3
 8002ed6:	4623      	mov	r3, r4
 8002ed8:	71fb      	strb	r3, [r7, #7]
 8002eda:	4603      	mov	r3, r0
 8002edc:	71bb      	strb	r3, [r7, #6]
 8002ede:	460b      	mov	r3, r1
 8002ee0:	717b      	strb	r3, [r7, #5]
 8002ee2:	4613      	mov	r3, r2
 8002ee4:	713b      	strb	r3, [r7, #4]
	
	if(enable_mco){
 8002ee6:	f897 3028 	ldrb.w	r3, [r7, #40]	; 0x28
 8002eea:	2b00      	cmp	r3, #0
 8002eec:	d002      	beq.n	8002ef4 <K_setClock+0x2c>
		K_initMCOoutput(mcoSYS);
 8002eee:	2002      	movs	r0, #2
 8002ef0:	f7ff ffa6 	bl	8002e40 <K_initMCOoutput>
	}
	
	if(kPLL == 1){
 8002ef4:	793b      	ldrb	r3, [r7, #4]
 8002ef6:	2b01      	cmp	r3, #1
 8002ef8:	d108      	bne.n	8002f0c <K_setClock+0x44>
		if(source == cHSI)
 8002efa:	79fb      	ldrb	r3, [r7, #7]
 8002efc:	2b00      	cmp	r3, #0
 8002efe:	d102      	bne.n	8002f06 <K_setClock+0x3e>
			K_SetIntClockDirect();
 8002f00:	f7ff fede 	bl	8002cc0 <K_SetIntClockDirect>
 8002f04:	e01c      	b.n	8002f40 <K_setClock+0x78>
		else
			K_SetExtClockDirect();
 8002f06:	f7ff feb1 	bl	8002c6c <K_SetExtClockDirect>
 8002f0a:	e019      	b.n	8002f40 <K_setClock+0x78>
	}else	if(source == cHSI){
 8002f0c:	79fb      	ldrb	r3, [r7, #7]
 8002f0e:	2b00      	cmp	r3, #0
 8002f10:	d10d      	bne.n	8002f2e <K_setClock+0x66>
		if(kPLL == 65) 
 8002f12:	793b      	ldrb	r3, [r7, #4]
 8002f14:	2b41      	cmp	r3, #65	; 0x41
 8002f16:	d103      	bne.n	8002f20 <K_setClock+0x58>
			K_SetIntClockPLL(4*6.5);
 8002f18:	201a      	movs	r0, #26
 8002f1a:	f7ff fef9 	bl	8002d10 <K_SetIntClockPLL>
 8002f1e:	e00f      	b.n	8002f40 <K_setClock+0x78>
		else
			K_SetIntClockPLL(4*kPLL);
 8002f20:	793b      	ldrb	r3, [r7, #4]
 8002f22:	009b      	lsls	r3, r3, #2
 8002f24:	b2db      	uxtb	r3, r3
 8002f26:	4618      	mov	r0, r3
 8002f28:	f7ff fef2 	bl	8002d10 <K_SetIntClockPLL>
 8002f2c:	e008      	b.n	8002f40 <K_setClock+0x78>
	}else if(source == cHSE){
 8002f2e:	79fb      	ldrb	r3, [r7, #7]
 8002f30:	2b01      	cmp	r3, #1
 8002f32:	d105      	bne.n	8002f40 <K_setClock+0x78>
		K_SetExtClockPLL(kPLL, presc1, presc2, kPLL2);
 8002f34:	7e3b      	ldrb	r3, [r7, #24]
 8002f36:	797a      	ldrb	r2, [r7, #5]
 8002f38:	79b9      	ldrb	r1, [r7, #6]
 8002f3a:	7938      	ldrb	r0, [r7, #4]
 8002f3c:	f7ff fa90 	bl	8002460 <K_SetExtClockPLL>
	}
	
	RCC->CFGR &= ~RCC_CFGR_HPRE;
 8002f40:	4a61      	ldr	r2, [pc, #388]	; (80030c8 <K_setClock+0x200>)
 8002f42:	4b61      	ldr	r3, [pc, #388]	; (80030c8 <K_setClock+0x200>)
 8002f44:	685b      	ldr	r3, [r3, #4]
 8002f46:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8002f4a:	6053      	str	r3, [r2, #4]
	if(ahbpresc == 1){
 8002f4c:	7f3b      	ldrb	r3, [r7, #28]
 8002f4e:	2b01      	cmp	r3, #1
 8002f50:	d104      	bne.n	8002f5c <K_setClock+0x94>
		RCC->CFGR |= RCC_CFGR_HPRE_DIV1;
 8002f52:	4a5d      	ldr	r2, [pc, #372]	; (80030c8 <K_setClock+0x200>)
 8002f54:	4b5c      	ldr	r3, [pc, #368]	; (80030c8 <K_setClock+0x200>)
 8002f56:	685b      	ldr	r3, [r3, #4]
 8002f58:	6053      	str	r3, [r2, #4]
 8002f5a:	e03a      	b.n	8002fd2 <K_setClock+0x10a>
	}else if(ahbpresc == 2){
 8002f5c:	7f3b      	ldrb	r3, [r7, #28]
 8002f5e:	2b02      	cmp	r3, #2
 8002f60:	d106      	bne.n	8002f70 <K_setClock+0xa8>
		RCC->CFGR |= RCC_CFGR_HPRE_DIV2;
 8002f62:	4a59      	ldr	r2, [pc, #356]	; (80030c8 <K_setClock+0x200>)
 8002f64:	4b58      	ldr	r3, [pc, #352]	; (80030c8 <K_setClock+0x200>)
 8002f66:	685b      	ldr	r3, [r3, #4]
 8002f68:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8002f6c:	6053      	str	r3, [r2, #4]
 8002f6e:	e030      	b.n	8002fd2 <K_setClock+0x10a>
	}else if(ahbpresc == 4){
 8002f70:	7f3b      	ldrb	r3, [r7, #28]
 8002f72:	2b04      	cmp	r3, #4
 8002f74:	d106      	bne.n	8002f84 <K_setClock+0xbc>
		RCC->CFGR |= RCC_CFGR_HPRE_DIV4;
 8002f76:	4a54      	ldr	r2, [pc, #336]	; (80030c8 <K_setClock+0x200>)
 8002f78:	4b53      	ldr	r3, [pc, #332]	; (80030c8 <K_setClock+0x200>)
 8002f7a:	685b      	ldr	r3, [r3, #4]
 8002f7c:	f043 0390 	orr.w	r3, r3, #144	; 0x90
 8002f80:	6053      	str	r3, [r2, #4]
 8002f82:	e026      	b.n	8002fd2 <K_setClock+0x10a>
	}else if(ahbpresc == 8){
 8002f84:	7f3b      	ldrb	r3, [r7, #28]
 8002f86:	2b08      	cmp	r3, #8
 8002f88:	d106      	bne.n	8002f98 <K_setClock+0xd0>
		RCC->CFGR |= RCC_CFGR_HPRE_DIV8;
 8002f8a:	4a4f      	ldr	r2, [pc, #316]	; (80030c8 <K_setClock+0x200>)
 8002f8c:	4b4e      	ldr	r3, [pc, #312]	; (80030c8 <K_setClock+0x200>)
 8002f8e:	685b      	ldr	r3, [r3, #4]
 8002f90:	f043 03a0 	orr.w	r3, r3, #160	; 0xa0
 8002f94:	6053      	str	r3, [r2, #4]
 8002f96:	e01c      	b.n	8002fd2 <K_setClock+0x10a>
	}else if(ahbpresc == 16){
 8002f98:	7f3b      	ldrb	r3, [r7, #28]
 8002f9a:	2b10      	cmp	r3, #16
 8002f9c:	d106      	bne.n	8002fac <K_setClock+0xe4>
		RCC->CFGR |= RCC_CFGR_HPRE_DIV16;
 8002f9e:	4a4a      	ldr	r2, [pc, #296]	; (80030c8 <K_setClock+0x200>)
 8002fa0:	4b49      	ldr	r3, [pc, #292]	; (80030c8 <K_setClock+0x200>)
 8002fa2:	685b      	ldr	r3, [r3, #4]
 8002fa4:	f043 03b0 	orr.w	r3, r3, #176	; 0xb0
 8002fa8:	6053      	str	r3, [r2, #4]
 8002faa:	e012      	b.n	8002fd2 <K_setClock+0x10a>
	}else if(ahbpresc == 64){
 8002fac:	7f3b      	ldrb	r3, [r7, #28]
 8002fae:	2b40      	cmp	r3, #64	; 0x40
 8002fb0:	d106      	bne.n	8002fc0 <K_setClock+0xf8>
		RCC->CFGR |= RCC_CFGR_HPRE_DIV64;
 8002fb2:	4a45      	ldr	r2, [pc, #276]	; (80030c8 <K_setClock+0x200>)
 8002fb4:	4b44      	ldr	r3, [pc, #272]	; (80030c8 <K_setClock+0x200>)
 8002fb6:	685b      	ldr	r3, [r3, #4]
 8002fb8:	f043 03c0 	orr.w	r3, r3, #192	; 0xc0
 8002fbc:	6053      	str	r3, [r2, #4]
 8002fbe:	e008      	b.n	8002fd2 <K_setClock+0x10a>
	}else if(ahbpresc == 128){
 8002fc0:	7f3b      	ldrb	r3, [r7, #28]
 8002fc2:	2b80      	cmp	r3, #128	; 0x80
 8002fc4:	d105      	bne.n	8002fd2 <K_setClock+0x10a>
		RCC->CFGR |= RCC_CFGR_HPRE_DIV128;
 8002fc6:	4a40      	ldr	r2, [pc, #256]	; (80030c8 <K_setClock+0x200>)
 8002fc8:	4b3f      	ldr	r3, [pc, #252]	; (80030c8 <K_setClock+0x200>)
 8002fca:	685b      	ldr	r3, [r3, #4]
 8002fcc:	f043 03d0 	orr.w	r3, r3, #208	; 0xd0
 8002fd0:	6053      	str	r3, [r2, #4]
		RCC->CFGR |= RCC_CFGR_HPRE_DIV256;
	}else if(ahbpresc == 512){
		RCC->CFGR |= RCC_CFGR_HPRE_DIV512;
	}	

	RCC->CFGR &= ~RCC_CFGR_PPRE1;
 8002fd2:	4a3d      	ldr	r2, [pc, #244]	; (80030c8 <K_setClock+0x200>)
 8002fd4:	4b3c      	ldr	r3, [pc, #240]	; (80030c8 <K_setClock+0x200>)
 8002fd6:	685b      	ldr	r3, [r3, #4]
 8002fd8:	f423 63e0 	bic.w	r3, r3, #1792	; 0x700
 8002fdc:	6053      	str	r3, [r2, #4]
	if(apb1presc == 1){
 8002fde:	f897 3020 	ldrb.w	r3, [r7, #32]
 8002fe2:	2b01      	cmp	r3, #1
 8002fe4:	d104      	bne.n	8002ff0 <K_setClock+0x128>
		RCC->CFGR |= RCC_CFGR_PPRE1_DIV1;
 8002fe6:	4a38      	ldr	r2, [pc, #224]	; (80030c8 <K_setClock+0x200>)
 8002fe8:	4b37      	ldr	r3, [pc, #220]	; (80030c8 <K_setClock+0x200>)
 8002fea:	685b      	ldr	r3, [r3, #4]
 8002fec:	6053      	str	r3, [r2, #4]
 8002fee:	e02a      	b.n	8003046 <K_setClock+0x17e>
	}else if(apb1presc == 2){
 8002ff0:	f897 3020 	ldrb.w	r3, [r7, #32]
 8002ff4:	2b02      	cmp	r3, #2
 8002ff6:	d106      	bne.n	8003006 <K_setClock+0x13e>
		RCC->CFGR |= RCC_CFGR_PPRE1_DIV2;
 8002ff8:	4a33      	ldr	r2, [pc, #204]	; (80030c8 <K_setClock+0x200>)
 8002ffa:	4b33      	ldr	r3, [pc, #204]	; (80030c8 <K_setClock+0x200>)
 8002ffc:	685b      	ldr	r3, [r3, #4]
 8002ffe:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8003002:	6053      	str	r3, [r2, #4]
 8003004:	e01f      	b.n	8003046 <K_setClock+0x17e>
	}else if(apb1presc == 4){
 8003006:	f897 3020 	ldrb.w	r3, [r7, #32]
 800300a:	2b04      	cmp	r3, #4
 800300c:	d106      	bne.n	800301c <K_setClock+0x154>
		RCC->CFGR |= RCC_CFGR_PPRE1_DIV4;
 800300e:	4a2e      	ldr	r2, [pc, #184]	; (80030c8 <K_setClock+0x200>)
 8003010:	4b2d      	ldr	r3, [pc, #180]	; (80030c8 <K_setClock+0x200>)
 8003012:	685b      	ldr	r3, [r3, #4]
 8003014:	f443 63a0 	orr.w	r3, r3, #1280	; 0x500
 8003018:	6053      	str	r3, [r2, #4]
 800301a:	e014      	b.n	8003046 <K_setClock+0x17e>
	}else if(apb1presc == 8){
 800301c:	f897 3020 	ldrb.w	r3, [r7, #32]
 8003020:	2b08      	cmp	r3, #8
 8003022:	d106      	bne.n	8003032 <K_setClock+0x16a>
		RCC->CFGR |= RCC_CFGR_PPRE1_DIV8;
 8003024:	4a28      	ldr	r2, [pc, #160]	; (80030c8 <K_setClock+0x200>)
 8003026:	4b28      	ldr	r3, [pc, #160]	; (80030c8 <K_setClock+0x200>)
 8003028:	685b      	ldr	r3, [r3, #4]
 800302a:	f443 63c0 	orr.w	r3, r3, #1536	; 0x600
 800302e:	6053      	str	r3, [r2, #4]
 8003030:	e009      	b.n	8003046 <K_setClock+0x17e>
	}else if(apb1presc == 16){
 8003032:	f897 3020 	ldrb.w	r3, [r7, #32]
 8003036:	2b10      	cmp	r3, #16
 8003038:	d105      	bne.n	8003046 <K_setClock+0x17e>
		RCC->CFGR |= RCC_CFGR_PPRE1_DIV16;
 800303a:	4a23      	ldr	r2, [pc, #140]	; (80030c8 <K_setClock+0x200>)
 800303c:	4b22      	ldr	r3, [pc, #136]	; (80030c8 <K_setClock+0x200>)
 800303e:	685b      	ldr	r3, [r3, #4]
 8003040:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 8003044:	6053      	str	r3, [r2, #4]
	}
	
	RCC->CFGR &= ~RCC_CFGR_PPRE2;
 8003046:	4a20      	ldr	r2, [pc, #128]	; (80030c8 <K_setClock+0x200>)
 8003048:	4b1f      	ldr	r3, [pc, #124]	; (80030c8 <K_setClock+0x200>)
 800304a:	685b      	ldr	r3, [r3, #4]
 800304c:	f423 5360 	bic.w	r3, r3, #14336	; 0x3800
 8003050:	6053      	str	r3, [r2, #4]
	if(apb2presc == 1){
 8003052:	f897 3024 	ldrb.w	r3, [r7, #36]	; 0x24
 8003056:	2b01      	cmp	r3, #1
 8003058:	d104      	bne.n	8003064 <K_setClock+0x19c>
		RCC->CFGR |= RCC_CFGR_PPRE2_DIV1;
 800305a:	4a1b      	ldr	r2, [pc, #108]	; (80030c8 <K_setClock+0x200>)
 800305c:	4b1a      	ldr	r3, [pc, #104]	; (80030c8 <K_setClock+0x200>)
 800305e:	685b      	ldr	r3, [r3, #4]
 8003060:	6053      	str	r3, [r2, #4]
 8003062:	e02a      	b.n	80030ba <K_setClock+0x1f2>
	}else if(apb2presc == 2){
 8003064:	f897 3024 	ldrb.w	r3, [r7, #36]	; 0x24
 8003068:	2b02      	cmp	r3, #2
 800306a:	d106      	bne.n	800307a <K_setClock+0x1b2>
		RCC->CFGR |= RCC_CFGR_PPRE2_DIV2;
 800306c:	4a16      	ldr	r2, [pc, #88]	; (80030c8 <K_setClock+0x200>)
 800306e:	4b16      	ldr	r3, [pc, #88]	; (80030c8 <K_setClock+0x200>)
 8003070:	685b      	ldr	r3, [r3, #4]
 8003072:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 8003076:	6053      	str	r3, [r2, #4]
 8003078:	e01f      	b.n	80030ba <K_setClock+0x1f2>
	}else if(apb2presc == 4){
 800307a:	f897 3024 	ldrb.w	r3, [r7, #36]	; 0x24
 800307e:	2b04      	cmp	r3, #4
 8003080:	d106      	bne.n	8003090 <K_setClock+0x1c8>
		RCC->CFGR |= RCC_CFGR_PPRE2_DIV4;
 8003082:	4a11      	ldr	r2, [pc, #68]	; (80030c8 <K_setClock+0x200>)
 8003084:	4b10      	ldr	r3, [pc, #64]	; (80030c8 <K_setClock+0x200>)
 8003086:	685b      	ldr	r3, [r3, #4]
 8003088:	f443 5320 	orr.w	r3, r3, #10240	; 0x2800
 800308c:	6053      	str	r3, [r2, #4]
 800308e:	e014      	b.n	80030ba <K_setClock+0x1f2>
	}else if(apb2presc == 8){
 8003090:	f897 3024 	ldrb.w	r3, [r7, #36]	; 0x24
 8003094:	2b08      	cmp	r3, #8
 8003096:	d106      	bne.n	80030a6 <K_setClock+0x1de>
		RCC->CFGR |= RCC_CFGR_PPRE2_DIV8;
 8003098:	4a0b      	ldr	r2, [pc, #44]	; (80030c8 <K_setClock+0x200>)
 800309a:	4b0b      	ldr	r3, [pc, #44]	; (80030c8 <K_setClock+0x200>)
 800309c:	685b      	ldr	r3, [r3, #4]
 800309e:	f443 5340 	orr.w	r3, r3, #12288	; 0x3000
 80030a2:	6053      	str	r3, [r2, #4]
 80030a4:	e009      	b.n	80030ba <K_setClock+0x1f2>
	}else if(apb2presc == 16){
 80030a6:	f897 3024 	ldrb.w	r3, [r7, #36]	; 0x24
 80030aa:	2b10      	cmp	r3, #16
 80030ac:	d105      	bne.n	80030ba <K_setClock+0x1f2>
		RCC->CFGR |= RCC_CFGR_PPRE2_DIV16;
 80030ae:	4a06      	ldr	r2, [pc, #24]	; (80030c8 <K_setClock+0x200>)
 80030b0:	4b05      	ldr	r3, [pc, #20]	; (80030c8 <K_setClock+0x200>)
 80030b2:	685b      	ldr	r3, [r3, #4]
 80030b4:	f443 5360 	orr.w	r3, r3, #14336	; 0x3800
 80030b8:	6053      	str	r3, [r2, #4]
	}
	
	
	K_updatePeriphFreq();
 80030ba:	f7ff f8dd 	bl	8002278 <K_updatePeriphFreq>
	
}
 80030be:	bf00      	nop
 80030c0:	370c      	adds	r7, #12
 80030c2:	46bd      	mov	sp, r7
 80030c4:	bd90      	pop	{r4, r7, pc}
 80030c6:	bf00      	nop
 80030c8:	40021000 	.word	0x40021000

080030cc <K_setClockHSE_2param>:

void K_setClockHSE_2param(char freq, char mco_en) //freq - 1, 2, 4, 8, 10, 48, 72 [MHz]
{
 80030cc:	b580      	push	{r7, lr}
 80030ce:	b088      	sub	sp, #32
 80030d0:	af06      	add	r7, sp, #24
 80030d2:	4603      	mov	r3, r0
 80030d4:	460a      	mov	r2, r1
 80030d6:	71fb      	strb	r3, [r7, #7]
 80030d8:	4613      	mov	r3, r2
 80030da:	71bb      	strb	r3, [r7, #6]
	if(freq == 1){
 80030dc:	79fb      	ldrb	r3, [r7, #7]
 80030de:	2b01      	cmp	r3, #1
 80030e0:	d110      	bne.n	8003104 <K_setClockHSE_2param+0x38>
		K_setClock(cHSE, 0, 0, 1, 0, 8, 1, 1, mco_en);
 80030e2:	79bb      	ldrb	r3, [r7, #6]
 80030e4:	9304      	str	r3, [sp, #16]
 80030e6:	2301      	movs	r3, #1
 80030e8:	9303      	str	r3, [sp, #12]
 80030ea:	2301      	movs	r3, #1
 80030ec:	9302      	str	r3, [sp, #8]
 80030ee:	2308      	movs	r3, #8
 80030f0:	9301      	str	r3, [sp, #4]
 80030f2:	2300      	movs	r3, #0
 80030f4:	9300      	str	r3, [sp, #0]
 80030f6:	2301      	movs	r3, #1
 80030f8:	2200      	movs	r2, #0
 80030fa:	2100      	movs	r1, #0
 80030fc:	2001      	movs	r0, #1
 80030fe:	f7ff fee3 	bl	8002ec8 <K_setClock>
		K_setClock(cHSE, 1, 1, 6, 1, 1, 2, 1, mco_en);
	}else if(freq == 72){
		K_setClock(cHSE, 4, 2, 6, 12, 1, 2, 1, mco_en);
	}		
		
}
 8003102:	e076      	b.n	80031f2 <K_setClockHSE_2param+0x126>
	}else if(freq == 2){
 8003104:	79fb      	ldrb	r3, [r7, #7]
 8003106:	2b02      	cmp	r3, #2
 8003108:	d110      	bne.n	800312c <K_setClockHSE_2param+0x60>
		K_setClock(cHSE, 0, 0, 1, 0, 4, 1, 1, mco_en);
 800310a:	79bb      	ldrb	r3, [r7, #6]
 800310c:	9304      	str	r3, [sp, #16]
 800310e:	2301      	movs	r3, #1
 8003110:	9303      	str	r3, [sp, #12]
 8003112:	2301      	movs	r3, #1
 8003114:	9302      	str	r3, [sp, #8]
 8003116:	2304      	movs	r3, #4
 8003118:	9301      	str	r3, [sp, #4]
 800311a:	2300      	movs	r3, #0
 800311c:	9300      	str	r3, [sp, #0]
 800311e:	2301      	movs	r3, #1
 8003120:	2200      	movs	r2, #0
 8003122:	2100      	movs	r1, #0
 8003124:	2001      	movs	r0, #1
 8003126:	f7ff fecf 	bl	8002ec8 <K_setClock>
}
 800312a:	e062      	b.n	80031f2 <K_setClockHSE_2param+0x126>
	}else if(freq == 4){
 800312c:	79fb      	ldrb	r3, [r7, #7]
 800312e:	2b04      	cmp	r3, #4
 8003130:	d110      	bne.n	8003154 <K_setClockHSE_2param+0x88>
		K_setClock(cHSE, 0, 0, 1, 0, 2, 1, 1, mco_en);
 8003132:	79bb      	ldrb	r3, [r7, #6]
 8003134:	9304      	str	r3, [sp, #16]
 8003136:	2301      	movs	r3, #1
 8003138:	9303      	str	r3, [sp, #12]
 800313a:	2301      	movs	r3, #1
 800313c:	9302      	str	r3, [sp, #8]
 800313e:	2302      	movs	r3, #2
 8003140:	9301      	str	r3, [sp, #4]
 8003142:	2300      	movs	r3, #0
 8003144:	9300      	str	r3, [sp, #0]
 8003146:	2301      	movs	r3, #1
 8003148:	2200      	movs	r2, #0
 800314a:	2100      	movs	r1, #0
 800314c:	2001      	movs	r0, #1
 800314e:	f7ff febb 	bl	8002ec8 <K_setClock>
}
 8003152:	e04e      	b.n	80031f2 <K_setClockHSE_2param+0x126>
	}else if(freq == 8){
 8003154:	79fb      	ldrb	r3, [r7, #7]
 8003156:	2b08      	cmp	r3, #8
 8003158:	d110      	bne.n	800317c <K_setClockHSE_2param+0xb0>
		K_setClock(cHSE, 0, 0, 1, 0, 1, 1, 1, mco_en);
 800315a:	79bb      	ldrb	r3, [r7, #6]
 800315c:	9304      	str	r3, [sp, #16]
 800315e:	2301      	movs	r3, #1
 8003160:	9303      	str	r3, [sp, #12]
 8003162:	2301      	movs	r3, #1
 8003164:	9302      	str	r3, [sp, #8]
 8003166:	2301      	movs	r3, #1
 8003168:	9301      	str	r3, [sp, #4]
 800316a:	2300      	movs	r3, #0
 800316c:	9300      	str	r3, [sp, #0]
 800316e:	2301      	movs	r3, #1
 8003170:	2200      	movs	r2, #0
 8003172:	2100      	movs	r1, #0
 8003174:	2001      	movs	r0, #1
 8003176:	f7ff fea7 	bl	8002ec8 <K_setClock>
}
 800317a:	e03a      	b.n	80031f2 <K_setClockHSE_2param+0x126>
	}else if(freq == 10){
 800317c:	79fb      	ldrb	r3, [r7, #7]
 800317e:	2b0a      	cmp	r3, #10
 8003180:	d110      	bne.n	80031a4 <K_setClockHSE_2param+0xd8>
		K_setClock(cHSE, 4, 2, 4, 10, 4, 1, 1, mco_en);
 8003182:	79bb      	ldrb	r3, [r7, #6]
 8003184:	9304      	str	r3, [sp, #16]
 8003186:	2301      	movs	r3, #1
 8003188:	9303      	str	r3, [sp, #12]
 800318a:	2301      	movs	r3, #1
 800318c:	9302      	str	r3, [sp, #8]
 800318e:	2304      	movs	r3, #4
 8003190:	9301      	str	r3, [sp, #4]
 8003192:	230a      	movs	r3, #10
 8003194:	9300      	str	r3, [sp, #0]
 8003196:	2304      	movs	r3, #4
 8003198:	2202      	movs	r2, #2
 800319a:	2104      	movs	r1, #4
 800319c:	2001      	movs	r0, #1
 800319e:	f7ff fe93 	bl	8002ec8 <K_setClock>
}
 80031a2:	e026      	b.n	80031f2 <K_setClockHSE_2param+0x126>
	}else if(freq == 48){
 80031a4:	79fb      	ldrb	r3, [r7, #7]
 80031a6:	2b30      	cmp	r3, #48	; 0x30
 80031a8:	d110      	bne.n	80031cc <K_setClockHSE_2param+0x100>
		K_setClock(cHSE, 1, 1, 6, 1, 1, 2, 1, mco_en);
 80031aa:	79bb      	ldrb	r3, [r7, #6]
 80031ac:	9304      	str	r3, [sp, #16]
 80031ae:	2301      	movs	r3, #1
 80031b0:	9303      	str	r3, [sp, #12]
 80031b2:	2302      	movs	r3, #2
 80031b4:	9302      	str	r3, [sp, #8]
 80031b6:	2301      	movs	r3, #1
 80031b8:	9301      	str	r3, [sp, #4]
 80031ba:	2301      	movs	r3, #1
 80031bc:	9300      	str	r3, [sp, #0]
 80031be:	2306      	movs	r3, #6
 80031c0:	2201      	movs	r2, #1
 80031c2:	2101      	movs	r1, #1
 80031c4:	2001      	movs	r0, #1
 80031c6:	f7ff fe7f 	bl	8002ec8 <K_setClock>
}
 80031ca:	e012      	b.n	80031f2 <K_setClockHSE_2param+0x126>
	}else if(freq == 72){
 80031cc:	79fb      	ldrb	r3, [r7, #7]
 80031ce:	2b48      	cmp	r3, #72	; 0x48
 80031d0:	d10f      	bne.n	80031f2 <K_setClockHSE_2param+0x126>
		K_setClock(cHSE, 4, 2, 6, 12, 1, 2, 1, mco_en);
 80031d2:	79bb      	ldrb	r3, [r7, #6]
 80031d4:	9304      	str	r3, [sp, #16]
 80031d6:	2301      	movs	r3, #1
 80031d8:	9303      	str	r3, [sp, #12]
 80031da:	2302      	movs	r3, #2
 80031dc:	9302      	str	r3, [sp, #8]
 80031de:	2301      	movs	r3, #1
 80031e0:	9301      	str	r3, [sp, #4]
 80031e2:	230c      	movs	r3, #12
 80031e4:	9300      	str	r3, [sp, #0]
 80031e6:	2306      	movs	r3, #6
 80031e8:	2202      	movs	r2, #2
 80031ea:	2104      	movs	r1, #4
 80031ec:	2001      	movs	r0, #1
 80031ee:	f7ff fe6b 	bl	8002ec8 <K_setClock>
}
 80031f2:	bf00      	nop
 80031f4:	3708      	adds	r7, #8
 80031f6:	46bd      	mov	sp, r7
 80031f8:	bd80      	pop	{r7, pc}

080031fa <K_setClockHSE>:
void K_setClockHSE(char freq)	//freq - 1, 2, 4, 8, 10, 48, 72 [MHz]
{
 80031fa:	b580      	push	{r7, lr}
 80031fc:	b082      	sub	sp, #8
 80031fe:	af00      	add	r7, sp, #0
 8003200:	4603      	mov	r3, r0
 8003202:	71fb      	strb	r3, [r7, #7]
	K_setClockHSE_2param(freq, 0);
 8003204:	79fb      	ldrb	r3, [r7, #7]
 8003206:	2100      	movs	r1, #0
 8003208:	4618      	mov	r0, r3
 800320a:	f7ff ff5f 	bl	80030cc <K_setClockHSE_2param>
}
 800320e:	bf00      	nop
 8003210:	3708      	adds	r7, #8
 8003212:	46bd      	mov	sp, r7
 8003214:	bd80      	pop	{r7, pc}
	...

08003218 <BDCR_Lock>:

//     

//::::::::::::::::::::::::::::::::::::::::::::::::::::::::::::::::::::::::::::::::::::::::::::

void BDCR_Lock(void){
 8003218:	b480      	push	{r7}
 800321a:	af00      	add	r7, sp, #0
	PWR->CR &= ~PWR_CR_DBP;
 800321c:	4a04      	ldr	r2, [pc, #16]	; (8003230 <BDCR_Lock+0x18>)
 800321e:	4b04      	ldr	r3, [pc, #16]	; (8003230 <BDCR_Lock+0x18>)
 8003220:	681b      	ldr	r3, [r3, #0]
 8003222:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8003226:	6013      	str	r3, [r2, #0]
}
 8003228:	bf00      	nop
 800322a:	46bd      	mov	sp, r7
 800322c:	bc80      	pop	{r7}
 800322e:	4770      	bx	lr
 8003230:	40007000 	.word	0x40007000

08003234 <BDCR_UnLock>:
void BDCR_UnLock(void){
 8003234:	b480      	push	{r7}
 8003236:	af00      	add	r7, sp, #0
	PWR->CR |= PWR_CR_DBP;
 8003238:	4a04      	ldr	r2, [pc, #16]	; (800324c <BDCR_UnLock+0x18>)
 800323a:	4b04      	ldr	r3, [pc, #16]	; (800324c <BDCR_UnLock+0x18>)
 800323c:	681b      	ldr	r3, [r3, #0]
 800323e:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8003242:	6013      	str	r3, [r2, #0]
}
 8003244:	bf00      	nop
 8003246:	46bd      	mov	sp, r7
 8003248:	bc80      	pop	{r7}
 800324a:	4770      	bx	lr
 800324c:	40007000 	.word	0x40007000

08003250 <BDCR_Init>:

//  Backup Domain Control Registers (BDCR)
void BDCR_Init(void)
{
 8003250:	b480      	push	{r7}
 8003252:	af00      	add	r7, sp, #0
	//RCC->APB1RSTR &= ~( RCC_APB1RSTR_BKPRST | RCC_APB1RSTR_PWRRST );
	RCC->APB1ENR |= ( RCC_APB1ENR_BKPEN | RCC_APB1ENR_PWREN );
 8003254:	4a04      	ldr	r2, [pc, #16]	; (8003268 <BDCR_Init+0x18>)
 8003256:	4b04      	ldr	r3, [pc, #16]	; (8003268 <BDCR_Init+0x18>)
 8003258:	69db      	ldr	r3, [r3, #28]
 800325a:	f043 53c0 	orr.w	r3, r3, #402653184	; 0x18000000
 800325e:	61d3      	str	r3, [r2, #28]
	//PWR->CR &= ~PWR_CR_DBP;
}
 8003260:	bf00      	nop
 8003262:	46bd      	mov	sp, r7
 8003264:	bc80      	pop	{r7}
 8003266:	4770      	bx	lr
 8003268:	40021000 	.word	0x40021000

0800326c <BDCR_Write_Word>:
}
//

//     Backup Domain Control Registers (BDCR)
void BDCR_Write_Word(uint16_t BKP_DR, uint16_t raw)
{
 800326c:	b480      	push	{r7}
 800326e:	b085      	sub	sp, #20
 8003270:	af00      	add	r7, sp, #0
 8003272:	4603      	mov	r3, r0
 8003274:	460a      	mov	r2, r1
 8003276:	80fb      	strh	r3, [r7, #6]
 8003278:	4613      	mov	r3, r2
 800327a:	80bb      	strh	r3, [r7, #4]
__IO uint32_t tmp = 0;
 800327c:	2300      	movs	r3, #0
 800327e:	60fb      	str	r3, [r7, #12]
tmp = (uint32_t)BKP_BASE; 
 8003280:	4b07      	ldr	r3, [pc, #28]	; (80032a0 <BDCR_Write_Word+0x34>)
 8003282:	60fb      	str	r3, [r7, #12]
tmp += BKP_DR;
 8003284:	88fa      	ldrh	r2, [r7, #6]
 8003286:	68fb      	ldr	r3, [r7, #12]
 8003288:	4413      	add	r3, r2
 800328a:	60fb      	str	r3, [r7, #12]
*(__IO uint32_t *) tmp = raw;
 800328c:	68fb      	ldr	r3, [r7, #12]
 800328e:	461a      	mov	r2, r3
 8003290:	88bb      	ldrh	r3, [r7, #4]
 8003292:	6013      	str	r3, [r2, #0]
}
 8003294:	bf00      	nop
 8003296:	3714      	adds	r7, #20
 8003298:	46bd      	mov	sp, r7
 800329a:	bc80      	pop	{r7}
 800329c:	4770      	bx	lr
 800329e:	bf00      	nop
 80032a0:	40006c00 	.word	0x40006c00

080032a4 <BDCR_Read_Word>:
//

//     Backup Domain Control Registers (BDCR)
uint16_t BDCR_Read_Word(uint16_t BKP_DR)
{
 80032a4:	b480      	push	{r7}
 80032a6:	b085      	sub	sp, #20
 80032a8:	af00      	add	r7, sp, #0
 80032aa:	4603      	mov	r3, r0
 80032ac:	80fb      	strh	r3, [r7, #6]
__IO uint32_t tmp = 0;
 80032ae:	2300      	movs	r3, #0
 80032b0:	60fb      	str	r3, [r7, #12]
tmp = (uint32_t)BKP_BASE;
 80032b2:	4b07      	ldr	r3, [pc, #28]	; (80032d0 <BDCR_Read_Word+0x2c>)
 80032b4:	60fb      	str	r3, [r7, #12]
tmp += BKP_DR;
 80032b6:	88fa      	ldrh	r2, [r7, #6]
 80032b8:	68fb      	ldr	r3, [r7, #12]
 80032ba:	4413      	add	r3, r2
 80032bc:	60fb      	str	r3, [r7, #12]
return (*(__IO uint16_t *) tmp);
 80032be:	68fb      	ldr	r3, [r7, #12]
 80032c0:	881b      	ldrh	r3, [r3, #0]
 80032c2:	b29b      	uxth	r3, r3
}
 80032c4:	4618      	mov	r0, r3
 80032c6:	3714      	adds	r7, #20
 80032c8:	46bd      	mov	sp, r7
 80032ca:	bc80      	pop	{r7}
 80032cc:	4770      	bx	lr
 80032ce:	bf00      	nop
 80032d0:	40006c00 	.word	0x40006c00

080032d4 <NVIC_EnableIRQ>:
    The interrupt number cannot be a negative value.

    \param [in]      IRQn  Number of the external interrupt to enable
 */
static __INLINE void NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80032d4:	b480      	push	{r7}
 80032d6:	b083      	sub	sp, #12
 80032d8:	af00      	add	r7, sp, #0
 80032da:	4603      	mov	r3, r0
 80032dc:	71fb      	strb	r3, [r7, #7]
  NVIC->ISER[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* enable interrupt */
 80032de:	4908      	ldr	r1, [pc, #32]	; (8003300 <NVIC_EnableIRQ+0x2c>)
 80032e0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80032e4:	095b      	lsrs	r3, r3, #5
 80032e6:	79fa      	ldrb	r2, [r7, #7]
 80032e8:	f002 021f 	and.w	r2, r2, #31
 80032ec:	2001      	movs	r0, #1
 80032ee:	fa00 f202 	lsl.w	r2, r0, r2
 80032f2:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 80032f6:	bf00      	nop
 80032f8:	370c      	adds	r7, #12
 80032fa:	46bd      	mov	sp, r7
 80032fc:	bc80      	pop	{r7}
 80032fe:	4770      	bx	lr
 8003300:	e000e100 	.word	0xe000e100

08003304 <PWM_Init>:

//::::::::::::::::::::::::::::::::::::::::::::::::::::::::::::::::::::::::::::::::::::::::::::

//  
void PWM_Init(void)
{
 8003304:	b580      	push	{r7, lr}
 8003306:	af00      	add	r7, sp, #0
	//    GPIO   
	//      GPIO   
	RCC->APB2ENR |= RCC_APB2ENR_IOPCEN | RCC_APB2ENR_AFIOEN;
 8003308:	4a41      	ldr	r2, [pc, #260]	; (8003410 <PWM_Init+0x10c>)
 800330a:	4b41      	ldr	r3, [pc, #260]	; (8003410 <PWM_Init+0x10c>)
 800330c:	699b      	ldr	r3, [r3, #24]
 800330e:	f043 0311 	orr.w	r3, r3, #17
 8003312:	6193      	str	r3, [r2, #24]
	
	//  -3   
	RCC->APB1ENR |= RCC_APB1ENR_TIM3EN;	
 8003314:	4a3e      	ldr	r2, [pc, #248]	; (8003410 <PWM_Init+0x10c>)
 8003316:	4b3e      	ldr	r3, [pc, #248]	; (8003410 <PWM_Init+0x10c>)
 8003318:	69db      	ldr	r3, [r3, #28]
 800331a:	f043 0302 	orr.w	r3, r3, #2
 800331e:	61d3      	str	r3, [r2, #28]

	//  3  -    Ch1, Ch2, Ch3, Ch4
	TIM3->CR1 = 0;
 8003320:	4b3c      	ldr	r3, [pc, #240]	; (8003414 <PWM_Init+0x110>)
 8003322:	2200      	movs	r2, #0
 8003324:	801a      	strh	r2, [r3, #0]
	TIM3->CR2 = 0;
 8003326:	4b3b      	ldr	r3, [pc, #236]	; (8003414 <PWM_Init+0x110>)
 8003328:	2200      	movs	r2, #0
 800332a:	809a      	strh	r2, [r3, #4]
	TIM3->SR = 0;
 800332c:	4b39      	ldr	r3, [pc, #228]	; (8003414 <PWM_Init+0x110>)
 800332e:	2200      	movs	r2, #0
 8003330:	821a      	strh	r2, [r3, #16]
	TIM3->CCER = 0;
 8003332:	4b38      	ldr	r3, [pc, #224]	; (8003414 <PWM_Init+0x110>)
 8003334:	2200      	movs	r2, #0
 8003336:	841a      	strh	r2, [r3, #32]
	TIM3->BDTR = 0;
 8003338:	4b36      	ldr	r3, [pc, #216]	; (8003414 <PWM_Init+0x110>)
 800333a:	2200      	movs	r2, #0
 800333c:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44
	TIM3->EGR = 0;
 8003340:	4b34      	ldr	r3, [pc, #208]	; (8003414 <PWM_Init+0x110>)
 8003342:	2200      	movs	r2, #0
 8003344:	829a      	strh	r2, [r3, #20]
	TIM3->CCMR1 = 0;
 8003346:	4b33      	ldr	r3, [pc, #204]	; (8003414 <PWM_Init+0x110>)
 8003348:	2200      	movs	r2, #0
 800334a:	831a      	strh	r2, [r3, #24]
	TIM3->CCMR2 = 0;
 800334c:	4b31      	ldr	r3, [pc, #196]	; (8003414 <PWM_Init+0x110>)
 800334e:	2200      	movs	r2, #0
 8003350:	839a      	strh	r2, [r3, #28]
	TIM3->DIER = 0;
 8003352:	4b30      	ldr	r3, [pc, #192]	; (8003414 <PWM_Init+0x110>)
 8003354:	2200      	movs	r2, #0
 8003356:	819a      	strh	r2, [r3, #12]
	
	TIM3->PSC = (SystemCoreClock/1000000L) - 1;
 8003358:	4a2e      	ldr	r2, [pc, #184]	; (8003414 <PWM_Init+0x110>)
 800335a:	4b2f      	ldr	r3, [pc, #188]	; (8003418 <PWM_Init+0x114>)
 800335c:	681b      	ldr	r3, [r3, #0]
 800335e:	492f      	ldr	r1, [pc, #188]	; (800341c <PWM_Init+0x118>)
 8003360:	fba1 1303 	umull	r1, r3, r1, r3
 8003364:	0c9b      	lsrs	r3, r3, #18
 8003366:	b29b      	uxth	r3, r3
 8003368:	3b01      	subs	r3, #1
 800336a:	b29b      	uxth	r3, r3
 800336c:	8513      	strh	r3, [r2, #40]	; 0x28
	//  3       1000 ,      =10
	TIM3->ARR = 1181;
 800336e:	4b29      	ldr	r3, [pc, #164]	; (8003414 <PWM_Init+0x110>)
 8003370:	f240 429d 	movw	r2, #1181	; 0x49d
 8003374:	859a      	strh	r2, [r3, #44]	; 0x2c
	
	// CH1 - PWM Mode 1 
	// CH2 - PWM Mode 1 
	// CH3 - PWM Mode 1 
	// CH4 - PWM Mode 1 
	TIM3->CCMR1 |= ( TIM_CCMR1_OC2M_2 | TIM_CCMR1_OC2M_1 | TIM_CCMR1_OC1M_2 | TIM_CCMR1_OC1M_1 );
 8003376:	4a27      	ldr	r2, [pc, #156]	; (8003414 <PWM_Init+0x110>)
 8003378:	4b26      	ldr	r3, [pc, #152]	; (8003414 <PWM_Init+0x110>)
 800337a:	8b1b      	ldrh	r3, [r3, #24]
 800337c:	b29b      	uxth	r3, r3
 800337e:	f443 43c0 	orr.w	r3, r3, #24576	; 0x6000
 8003382:	f043 0360 	orr.w	r3, r3, #96	; 0x60
 8003386:	b29b      	uxth	r3, r3
 8003388:	8313      	strh	r3, [r2, #24]
	TIM3->CCMR2 |= ( TIM_CCMR2_OC3M_2 | TIM_CCMR2_OC3M_1 | TIM_CCMR2_OC4M_2 | TIM_CCMR2_OC4M_1 );
 800338a:	4a22      	ldr	r2, [pc, #136]	; (8003414 <PWM_Init+0x110>)
 800338c:	4b21      	ldr	r3, [pc, #132]	; (8003414 <PWM_Init+0x110>)
 800338e:	8b9b      	ldrh	r3, [r3, #28]
 8003390:	b29b      	uxth	r3, r3
 8003392:	f443 43c0 	orr.w	r3, r3, #24576	; 0x6000
 8003396:	f043 0360 	orr.w	r3, r3, #96	; 0x60
 800339a:	b29b      	uxth	r3, r3
 800339c:	8393      	strh	r3, [r2, #28]

//      	(     )
//	TIM3->CCER |= TIM_CCER_CC1P;
	
	TIM3->CCER |= ( TIM_CCER_CC4E | TIM_CCER_CC3E | TIM_CCER_CC2E | TIM_CCER_CC1E );
 800339e:	4a1d      	ldr	r2, [pc, #116]	; (8003414 <PWM_Init+0x110>)
 80033a0:	4b1c      	ldr	r3, [pc, #112]	; (8003414 <PWM_Init+0x110>)
 80033a2:	8c1b      	ldrh	r3, [r3, #32]
 80033a4:	b29b      	uxth	r3, r3
 80033a6:	f443 5388 	orr.w	r3, r3, #4352	; 0x1100
 80033aa:	f043 0311 	orr.w	r3, r3, #17
 80033ae:	b29b      	uxth	r3, r3
 80033b0:	8413      	strh	r3, [r2, #32]
	TIM3->BDTR |= TIM_BDTR_MOE;
 80033b2:	4a18      	ldr	r2, [pc, #96]	; (8003414 <PWM_Init+0x110>)
 80033b4:	4b17      	ldr	r3, [pc, #92]	; (8003414 <PWM_Init+0x110>)
 80033b6:	f8b3 3044 	ldrh.w	r3, [r3, #68]	; 0x44
 80033ba:	b29b      	uxth	r3, r3
 80033bc:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 80033c0:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 80033c4:	b29b      	uxth	r3, r3
 80033c6:	f8a2 3044 	strh.w	r3, [r2, #68]	; 0x44
	TIM3->DIER |= TIM_DIER_UIE;
 80033ca:	4a12      	ldr	r2, [pc, #72]	; (8003414 <PWM_Init+0x110>)
 80033cc:	4b11      	ldr	r3, [pc, #68]	; (8003414 <PWM_Init+0x110>)
 80033ce:	899b      	ldrh	r3, [r3, #12]
 80033d0:	b29b      	uxth	r3, r3
 80033d2:	f043 0301 	orr.w	r3, r3, #1
 80033d6:	b29b      	uxth	r3, r3
 80033d8:	8193      	strh	r3, [r2, #12]
	TIM3->EGR |= TIM_EGR_UG;
 80033da:	4a0e      	ldr	r2, [pc, #56]	; (8003414 <PWM_Init+0x110>)
 80033dc:	4b0d      	ldr	r3, [pc, #52]	; (8003414 <PWM_Init+0x110>)
 80033de:	8a9b      	ldrh	r3, [r3, #20]
 80033e0:	b29b      	uxth	r3, r3
 80033e2:	f043 0301 	orr.w	r3, r3, #1
 80033e6:	b29b      	uxth	r3, r3
 80033e8:	8293      	strh	r3, [r2, #20]
	
	TIM3->CCR1 = 0;
 80033ea:	4b0a      	ldr	r3, [pc, #40]	; (8003414 <PWM_Init+0x110>)
 80033ec:	2200      	movs	r2, #0
 80033ee:	869a      	strh	r2, [r3, #52]	; 0x34
	TIM3->CCR2 = 0;
 80033f0:	4b08      	ldr	r3, [pc, #32]	; (8003414 <PWM_Init+0x110>)
 80033f2:	2200      	movs	r2, #0
 80033f4:	871a      	strh	r2, [r3, #56]	; 0x38
	TIM3->CCR3 = 0;
 80033f6:	4b07      	ldr	r3, [pc, #28]	; (8003414 <PWM_Init+0x110>)
 80033f8:	2200      	movs	r2, #0
 80033fa:	879a      	strh	r2, [r3, #60]	; 0x3c
	TIM3->CCR4 = 0;
 80033fc:	4b05      	ldr	r3, [pc, #20]	; (8003414 <PWM_Init+0x110>)
 80033fe:	2200      	movs	r2, #0
 8003400:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40
	
	//     -3
	NVIC_EnableIRQ(TIM3_IRQn);	
 8003404:	201d      	movs	r0, #29
 8003406:	f7ff ff65 	bl	80032d4 <NVIC_EnableIRQ>
}
 800340a:	bf00      	nop
 800340c:	bd80      	pop	{r7, pc}
 800340e:	bf00      	nop
 8003410:	40021000 	.word	0x40021000
 8003414:	40000400 	.word	0x40000400
 8003418:	20000144 	.word	0x20000144
 800341c:	431bde83 	.word	0x431bde83

08003420 <PWM_Enable>:
//

//  PWM
void PWM_Enable(void)
{
 8003420:	b480      	push	{r7}
 8003422:	af00      	add	r7, sp, #0
  TIM3->SR &= ~TIM_SR_UIF;
 8003424:	4a0d      	ldr	r2, [pc, #52]	; (800345c <PWM_Enable+0x3c>)
 8003426:	4b0d      	ldr	r3, [pc, #52]	; (800345c <PWM_Enable+0x3c>)
 8003428:	8a1b      	ldrh	r3, [r3, #16]
 800342a:	b29b      	uxth	r3, r3
 800342c:	f023 0301 	bic.w	r3, r3, #1
 8003430:	b29b      	uxth	r3, r3
 8003432:	8213      	strh	r3, [r2, #16]
	TIM3->DIER |= TIM_DIER_UIE;
 8003434:	4a09      	ldr	r2, [pc, #36]	; (800345c <PWM_Enable+0x3c>)
 8003436:	4b09      	ldr	r3, [pc, #36]	; (800345c <PWM_Enable+0x3c>)
 8003438:	899b      	ldrh	r3, [r3, #12]
 800343a:	b29b      	uxth	r3, r3
 800343c:	f043 0301 	orr.w	r3, r3, #1
 8003440:	b29b      	uxth	r3, r3
 8003442:	8193      	strh	r3, [r2, #12]
	TIM3->CR1 |= TIM_CR1_CEN;
 8003444:	4a05      	ldr	r2, [pc, #20]	; (800345c <PWM_Enable+0x3c>)
 8003446:	4b05      	ldr	r3, [pc, #20]	; (800345c <PWM_Enable+0x3c>)
 8003448:	881b      	ldrh	r3, [r3, #0]
 800344a:	b29b      	uxth	r3, r3
 800344c:	f043 0301 	orr.w	r3, r3, #1
 8003450:	b29b      	uxth	r3, r3
 8003452:	8013      	strh	r3, [r2, #0]
}
 8003454:	bf00      	nop
 8003456:	46bd      	mov	sp, r7
 8003458:	bc80      	pop	{r7}
 800345a:	4770      	bx	lr
 800345c:	40000400 	.word	0x40000400

08003460 <PWM_Update>:
}
//

//  - PWM
void PWM_Update(uint8_t Ch, uint16_t CCR)
{
 8003460:	b480      	push	{r7}
 8003462:	b083      	sub	sp, #12
 8003464:	af00      	add	r7, sp, #0
 8003466:	4603      	mov	r3, r0
 8003468:	460a      	mov	r2, r1
 800346a:	71fb      	strb	r3, [r7, #7]
 800346c:	4613      	mov	r3, r2
 800346e:	80bb      	strh	r3, [r7, #4]
	switch(Ch)
 8003470:	79fb      	ldrb	r3, [r7, #7]
 8003472:	3b01      	subs	r3, #1
 8003474:	2b03      	cmp	r3, #3
 8003476:	d81c      	bhi.n	80034b2 <PWM_Update+0x52>
 8003478:	a201      	add	r2, pc, #4	; (adr r2, 8003480 <PWM_Update+0x20>)
 800347a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800347e:	bf00      	nop
 8003480:	08003491 	.word	0x08003491
 8003484:	08003499 	.word	0x08003499
 8003488:	080034a1 	.word	0x080034a1
 800348c:	080034a9 	.word	0x080034a9
  {
	 case 1: { TIM3->CCR1 = CCR; break; }
 8003490:	4a0f      	ldr	r2, [pc, #60]	; (80034d0 <PWM_Update+0x70>)
 8003492:	88bb      	ldrh	r3, [r7, #4]
 8003494:	8693      	strh	r3, [r2, #52]	; 0x34
 8003496:	e00d      	b.n	80034b4 <PWM_Update+0x54>
	 case 2: { TIM3->CCR2 = CCR; break; }
 8003498:	4a0d      	ldr	r2, [pc, #52]	; (80034d0 <PWM_Update+0x70>)
 800349a:	88bb      	ldrh	r3, [r7, #4]
 800349c:	8713      	strh	r3, [r2, #56]	; 0x38
 800349e:	e009      	b.n	80034b4 <PWM_Update+0x54>
	 case 3: { TIM3->CCR3 = CCR; break; }
 80034a0:	4a0b      	ldr	r2, [pc, #44]	; (80034d0 <PWM_Update+0x70>)
 80034a2:	88bb      	ldrh	r3, [r7, #4]
 80034a4:	8793      	strh	r3, [r2, #60]	; 0x3c
 80034a6:	e005      	b.n	80034b4 <PWM_Update+0x54>
	 case 4: { TIM3->CCR4 = CCR; break; }
 80034a8:	4a09      	ldr	r2, [pc, #36]	; (80034d0 <PWM_Update+0x70>)
 80034aa:	88bb      	ldrh	r3, [r7, #4]
 80034ac:	f8a2 3040 	strh.w	r3, [r2, #64]	; 0x40
 80034b0:	e000      	b.n	80034b4 <PWM_Update+0x54>
	 default: break;
 80034b2:	bf00      	nop
  }
	TIM3->SR &= ~TIM_SR_UIF;
 80034b4:	4a06      	ldr	r2, [pc, #24]	; (80034d0 <PWM_Update+0x70>)
 80034b6:	4b06      	ldr	r3, [pc, #24]	; (80034d0 <PWM_Update+0x70>)
 80034b8:	8a1b      	ldrh	r3, [r3, #16]
 80034ba:	b29b      	uxth	r3, r3
 80034bc:	f023 0301 	bic.w	r3, r3, #1
 80034c0:	b29b      	uxth	r3, r3
 80034c2:	8213      	strh	r3, [r2, #16]
}
 80034c4:	bf00      	nop
 80034c6:	370c      	adds	r7, #12
 80034c8:	46bd      	mov	sp, r7
 80034ca:	bc80      	pop	{r7}
 80034cc:	4770      	bx	lr
 80034ce:	bf00      	nop
 80034d0:	40000400 	.word	0x40000400

080034d4 <__nop>:
#include "stm32f10x.h"
#include "RTC.h"

void __nop(void){
 80034d4:	b480      	push	{r7}
 80034d6:	af00      	add	r7, sp, #0

}
 80034d8:	bf00      	nop
 80034da:	46bd      	mov	sp, r7
 80034dc:	bc80      	pop	{r7}
 80034de:	4770      	bx	lr

080034e0 <RCC_LSE_Config>:

//::::::::::::::::::::::::::::::::::::::::::::::::::::::::::::::::::::::::::::::::::::::::::::

//   BDCR (backup domain control registers)
void RCC_LSE_Config(uint8_t RCC_LSE)
{
 80034e0:	b580      	push	{r7, lr}
 80034e2:	b082      	sub	sp, #8
 80034e4:	af00      	add	r7, sp, #0
 80034e6:	4603      	mov	r3, r0
 80034e8:	71fb      	strb	r3, [r7, #7]
  
  RCC->BDCR = RCC_LSE_OFF;
 80034ea:	4b15      	ldr	r3, [pc, #84]	; (8003540 <RCC_LSE_Config+0x60>)
 80034ec:	2200      	movs	r2, #0
 80034ee:	621a      	str	r2, [r3, #32]
	__nop();__nop();__nop();
 80034f0:	f7ff fff0 	bl	80034d4 <__nop>
 80034f4:	f7ff ffee 	bl	80034d4 <__nop>
 80034f8:	f7ff ffec 	bl	80034d4 <__nop>
	
  RCC->BDCR = RCC_LSE_OFF;
 80034fc:	4b10      	ldr	r3, [pc, #64]	; (8003540 <RCC_LSE_Config+0x60>)
 80034fe:	2200      	movs	r2, #0
 8003500:	621a      	str	r2, [r3, #32]
	__nop();__nop();__nop();
 8003502:	f7ff ffe7 	bl	80034d4 <__nop>
 8003506:	f7ff ffe5 	bl	80034d4 <__nop>
 800350a:	f7ff ffe3 	bl	80034d4 <__nop>
	
  switch(RCC_LSE)
 800350e:	79fb      	ldrb	r3, [r7, #7]
 8003510:	2b01      	cmp	r3, #1
 8003512:	d002      	beq.n	800351a <RCC_LSE_Config+0x3a>
 8003514:	2b04      	cmp	r3, #4
 8003516:	d004      	beq.n	8003522 <RCC_LSE_Config+0x42>
			{  
				RCC->BDCR = ( RCC_BDCR_LSEON | RCC_BDCR_LSEBYP ); 
				break;
			}			
      
    default: break;      
 8003518:	e007      	b.n	800352a <RCC_LSE_Config+0x4a>
				RCC->BDCR = RCC_BDCR_LSEON;
 800351a:	4b09      	ldr	r3, [pc, #36]	; (8003540 <RCC_LSE_Config+0x60>)
 800351c:	2201      	movs	r2, #1
 800351e:	621a      	str	r2, [r3, #32]
				break;
 8003520:	e003      	b.n	800352a <RCC_LSE_Config+0x4a>
				RCC->BDCR = ( RCC_BDCR_LSEON | RCC_BDCR_LSEBYP ); 
 8003522:	4b07      	ldr	r3, [pc, #28]	; (8003540 <RCC_LSE_Config+0x60>)
 8003524:	2205      	movs	r2, #5
 8003526:	621a      	str	r2, [r3, #32]
				break;
 8003528:	bf00      	nop
  }
	
	__nop();__nop();__nop();
 800352a:	f7ff ffd3 	bl	80034d4 <__nop>
 800352e:	f7ff ffd1 	bl	80034d4 <__nop>
 8003532:	f7ff ffcf 	bl	80034d4 <__nop>
}
 8003536:	bf00      	nop
 8003538:	3708      	adds	r7, #8
 800353a:	46bd      	mov	sp, r7
 800353c:	bd80      	pop	{r7, pc}
 800353e:	bf00      	nop
 8003540:	40021000 	.word	0x40021000

08003544 <RTC_SetPrescaler>:
//

//      RTC
void RTC_SetPrescaler(uint32_t PrescalerValue)
{
 8003544:	b480      	push	{r7}
 8003546:	b083      	sub	sp, #12
 8003548:	af00      	add	r7, sp, #0
 800354a:	6078      	str	r0, [r7, #4]
  RTC->CRL |= RTC_CRL_CNF;
 800354c:	4a10      	ldr	r2, [pc, #64]	; (8003590 <RTC_SetPrescaler+0x4c>)
 800354e:	4b10      	ldr	r3, [pc, #64]	; (8003590 <RTC_SetPrescaler+0x4c>)
 8003550:	889b      	ldrh	r3, [r3, #4]
 8003552:	b29b      	uxth	r3, r3
 8003554:	f043 0310 	orr.w	r3, r3, #16
 8003558:	b29b      	uxth	r3, r3
 800355a:	8093      	strh	r3, [r2, #4]
	
  /* Set RTC PRESCALER MSB word */
  RTC->PRLH = (PrescalerValue & PRLH_MSB_MASK) >> 16;
 800355c:	4a0c      	ldr	r2, [pc, #48]	; (8003590 <RTC_SetPrescaler+0x4c>)
 800355e:	687b      	ldr	r3, [r7, #4]
 8003560:	0c1b      	lsrs	r3, r3, #16
 8003562:	b29b      	uxth	r3, r3
 8003564:	f003 030f 	and.w	r3, r3, #15
 8003568:	b29b      	uxth	r3, r3
 800356a:	8113      	strh	r3, [r2, #8]
	
  /* Set RTC PRESCALER LSB word */
  RTC->PRLL = (PrescalerValue & RTC_LSB_MASK);
 800356c:	4b08      	ldr	r3, [pc, #32]	; (8003590 <RTC_SetPrescaler+0x4c>)
 800356e:	687a      	ldr	r2, [r7, #4]
 8003570:	b292      	uxth	r2, r2
 8003572:	819a      	strh	r2, [r3, #12]
	
  RTC->CRL &= (uint16_t)~((uint16_t)RTC_CRL_CNF);
 8003574:	4a06      	ldr	r2, [pc, #24]	; (8003590 <RTC_SetPrescaler+0x4c>)
 8003576:	4b06      	ldr	r3, [pc, #24]	; (8003590 <RTC_SetPrescaler+0x4c>)
 8003578:	889b      	ldrh	r3, [r3, #4]
 800357a:	b29b      	uxth	r3, r3
 800357c:	f023 0310 	bic.w	r3, r3, #16
 8003580:	b29b      	uxth	r3, r3
 8003582:	8093      	strh	r3, [r2, #4]
}
 8003584:	bf00      	nop
 8003586:	370c      	adds	r7, #12
 8003588:	46bd      	mov	sp, r7
 800358a:	bc80      	pop	{r7}
 800358c:	4770      	bx	lr
 800358e:	bf00      	nop
 8003590:	40002800 	.word	0x40002800

08003594 <RTC_Init>:
//

//  RTC
uint8_t RTC_Init(void)
{
 8003594:	b580      	push	{r7, lr}
 8003596:	af00      	add	r7, sp, #0
	//         
	RCC->APB1ENR |= ( RCC_APB1ENR_BKPEN | RCC_APB1ENR_PWREN );
 8003598:	4a29      	ldr	r2, [pc, #164]	; (8003640 <RTC_Init+0xac>)
 800359a:	4b29      	ldr	r3, [pc, #164]	; (8003640 <RTC_Init+0xac>)
 800359c:	69db      	ldr	r3, [r3, #28]
 800359e:	f043 53c0 	orr.w	r3, r3, #402653184	; 0x18000000
 80035a2:	61d3      	str	r3, [r2, #28]
	
	//      
	PWR->CR |= PWR_CR_DBP;
 80035a4:	4a27      	ldr	r2, [pc, #156]	; (8003644 <RTC_Init+0xb0>)
 80035a6:	4b27      	ldr	r3, [pc, #156]	; (8003644 <RTC_Init+0xb0>)
 80035a8:	681b      	ldr	r3, [r3, #0]
 80035aa:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80035ae:	6013      	str	r3, [r2, #0]
	
	//  RTC  - 
	if ((RCC->BDCR & RCC_BDCR_RTCEN) != RCC_BDCR_RTCEN)
 80035b0:	4b23      	ldr	r3, [pc, #140]	; (8003640 <RTC_Init+0xac>)
 80035b2:	6a1b      	ldr	r3, [r3, #32]
 80035b4:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 80035b8:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80035bc:	d03d      	beq.n	800363a <RTC_Init+0xa6>
	{
		//     
		RCC->BDCR |= RCC_BDCR_BDRST;
 80035be:	4a20      	ldr	r2, [pc, #128]	; (8003640 <RTC_Init+0xac>)
 80035c0:	4b1f      	ldr	r3, [pc, #124]	; (8003640 <RTC_Init+0xac>)
 80035c2:	6a1b      	ldr	r3, [r3, #32]
 80035c4:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80035c8:	6213      	str	r3, [r2, #32]
		__nop();__nop();__nop();
 80035ca:	f7ff ff83 	bl	80034d4 <__nop>
 80035ce:	f7ff ff81 	bl	80034d4 <__nop>
 80035d2:	f7ff ff7f 	bl	80034d4 <__nop>
		RCC->BDCR &= ~RCC_BDCR_BDRST;
 80035d6:	4a1a      	ldr	r2, [pc, #104]	; (8003640 <RTC_Init+0xac>)
 80035d8:	4b19      	ldr	r3, [pc, #100]	; (8003640 <RTC_Init+0xac>)
 80035da:	6a1b      	ldr	r3, [r3, #32]
 80035dc:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80035e0:	6213      	str	r3, [r2, #32]
 
		//     32768
		RCC_LSE_Config(RCC_LSE_ON);
 80035e2:	2001      	movs	r0, #1
 80035e4:	f7ff ff7c 	bl	80034e0 <RCC_LSE_Config>
		
		while ((RCC->BDCR & RCC_BDCR_LSERDY) != RCC_BDCR_LSERDY) {}
 80035e8:	bf00      	nop
 80035ea:	4b15      	ldr	r3, [pc, #84]	; (8003640 <RTC_Init+0xac>)
 80035ec:	6a1b      	ldr	r3, [r3, #32]
 80035ee:	f003 0302 	and.w	r3, r3, #2
 80035f2:	2b02      	cmp	r3, #2
 80035f4:	d1f9      	bne.n	80035ea <RTC_Init+0x56>
		RCC->BDCR |= RCC_RTCCLKSource_LSE;
 80035f6:	4a12      	ldr	r2, [pc, #72]	; (8003640 <RTC_Init+0xac>)
 80035f8:	4b11      	ldr	r3, [pc, #68]	; (8003640 <RTC_Init+0xac>)
 80035fa:	6a1b      	ldr	r3, [r3, #32]
 80035fc:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8003600:	6213      	str	r3, [r2, #32]
			
		//  ,    
		RTC_SetPrescaler(0x7FFF); 
 8003602:	f647 70ff 	movw	r0, #32767	; 0x7fff
 8003606:	f7ff ff9d 	bl	8003544 <RTC_SetPrescaler>
 
		//  RTC
		RCC->BDCR |= RCC_BDCR_RTCEN;
 800360a:	4a0d      	ldr	r2, [pc, #52]	; (8003640 <RTC_Init+0xac>)
 800360c:	4b0c      	ldr	r3, [pc, #48]	; (8003640 <RTC_Init+0xac>)
 800360e:	6a1b      	ldr	r3, [r3, #32]
 8003610:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8003614:	6213      	str	r3, [r2, #32]
 
		//  
		RTC->CRL &= ~RTC_CRL_RSF;
 8003616:	4a0c      	ldr	r2, [pc, #48]	; (8003648 <RTC_Init+0xb4>)
 8003618:	4b0b      	ldr	r3, [pc, #44]	; (8003648 <RTC_Init+0xb4>)
 800361a:	889b      	ldrh	r3, [r3, #4]
 800361c:	b29b      	uxth	r3, r3
 800361e:	f023 0308 	bic.w	r3, r3, #8
 8003622:	b29b      	uxth	r3, r3
 8003624:	8093      	strh	r3, [r2, #4]
    while ( (RTC->CRL & RTC_CRL_RSF) == (uint16_t)RESET) {}
 8003626:	bf00      	nop
 8003628:	4b07      	ldr	r3, [pc, #28]	; (8003648 <RTC_Init+0xb4>)
 800362a:	889b      	ldrh	r3, [r3, #4]
 800362c:	b29b      	uxth	r3, r3
 800362e:	f003 0308 	and.w	r3, r3, #8
 8003632:	2b00      	cmp	r3, #0
 8003634:	d0f8      	beq.n	8003628 <RTC_Init+0x94>
			
		return 1;	
 8003636:	2301      	movs	r3, #1
 8003638:	e000      	b.n	800363c <RTC_Init+0xa8>
	}
return 0;	
 800363a:	2300      	movs	r3, #0
}
 800363c:	4618      	mov	r0, r3
 800363e:	bd80      	pop	{r7, pc}
 8003640:	40021000 	.word	0x40021000
 8003644:	40007000 	.word	0x40007000
 8003648:	40002800 	.word	0x40002800

0800364c <RTC_GetDateTime>:

//

//     RTC   / (  00:00:00 01.01.1970, .. JD0 = 2440588)
void RTC_GetDateTime(uint32_t RTC_Counter, RTC_Type* RTC_DateTimeStruct) 
{
 800364c:	b590      	push	{r4, r7, lr}
 800364e:	b097      	sub	sp, #92	; 0x5c
 8003650:	af00      	add	r7, sp, #0
 8003652:	6078      	str	r0, [r7, #4]
 8003654:	6039      	str	r1, [r7, #0]
    unsigned long time;
    unsigned long t1, a, b, c, d, e, m;
    int year = 0;
 8003656:	2300      	movs	r3, #0
 8003658:	657b      	str	r3, [r7, #84]	; 0x54
    int mon = 0;
 800365a:	2300      	movs	r3, #0
 800365c:	653b      	str	r3, [r7, #80]	; 0x50
    int wday = 0;
 800365e:	2300      	movs	r3, #0
 8003660:	64fb      	str	r3, [r7, #76]	; 0x4c
    int mday = 0;
 8003662:	2300      	movs	r3, #0
 8003664:	64bb      	str	r3, [r7, #72]	; 0x48
    int hour = 0;
 8003666:	2300      	movs	r3, #0
 8003668:	647b      	str	r3, [r7, #68]	; 0x44
    int min = 0;
 800366a:	2300      	movs	r3, #0
 800366c:	643b      	str	r3, [r7, #64]	; 0x40
    int sec = 0;
 800366e:	2300      	movs	r3, #0
 8003670:	63fb      	str	r3, [r7, #60]	; 0x3c
    uint64_t jd = 0;;
 8003672:	f04f 0300 	mov.w	r3, #0
 8003676:	f04f 0400 	mov.w	r4, #0
 800367a:	e9c7 340c 	strd	r3, r4, [r7, #48]	; 0x30
    uint64_t jdn = 0;
 800367e:	f04f 0300 	mov.w	r3, #0
 8003682:	f04f 0400 	mov.w	r4, #0
 8003686:	e9c7 340a 	strd	r3, r4, [r7, #40]	; 0x28
 
    jd = ((RTC_Counter+43200)/(86400>>1)) + (2440587<<1) + 1;
 800368a:	687b      	ldr	r3, [r7, #4]
 800368c:	f503 4328 	add.w	r3, r3, #43008	; 0xa800
 8003690:	33c0      	adds	r3, #192	; 0xc0
 8003692:	4a65      	ldr	r2, [pc, #404]	; (8003828 <RTC_GetDateTime+0x1dc>)
 8003694:	fba2 2303 	umull	r2, r3, r2, r3
 8003698:	0bda      	lsrs	r2, r3, #15
 800369a:	4b64      	ldr	r3, [pc, #400]	; (800382c <RTC_GetDateTime+0x1e0>)
 800369c:	4413      	add	r3, r2
 800369e:	f04f 0400 	mov.w	r4, #0
 80036a2:	e9c7 340c 	strd	r3, r4, [r7, #48]	; 0x30
    jdn = jd>>1;
 80036a6:	e9d7 340c 	ldrd	r3, r4, [r7, #48]	; 0x30
 80036aa:	0864      	lsrs	r4, r4, #1
 80036ac:	ea4f 0333 	mov.w	r3, r3, rrx
 80036b0:	e9c7 340a 	strd	r3, r4, [r7, #40]	; 0x28
 
    time = RTC_Counter;
 80036b4:	687b      	ldr	r3, [r7, #4]
 80036b6:	627b      	str	r3, [r7, #36]	; 0x24
    t1 = time/60;
 80036b8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80036ba:	4a5d      	ldr	r2, [pc, #372]	; (8003830 <RTC_GetDateTime+0x1e4>)
 80036bc:	fba2 2303 	umull	r2, r3, r2, r3
 80036c0:	095b      	lsrs	r3, r3, #5
 80036c2:	623b      	str	r3, [r7, #32]
    sec = time - t1*60;
 80036c4:	6a3a      	ldr	r2, [r7, #32]
 80036c6:	4613      	mov	r3, r2
 80036c8:	011b      	lsls	r3, r3, #4
 80036ca:	1a9b      	subs	r3, r3, r2
 80036cc:	009b      	lsls	r3, r3, #2
 80036ce:	461a      	mov	r2, r3
 80036d0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80036d2:	1a9b      	subs	r3, r3, r2
 80036d4:	63fb      	str	r3, [r7, #60]	; 0x3c
 
    time = t1;
 80036d6:	6a3b      	ldr	r3, [r7, #32]
 80036d8:	627b      	str	r3, [r7, #36]	; 0x24
    t1 = time/60;
 80036da:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80036dc:	4a54      	ldr	r2, [pc, #336]	; (8003830 <RTC_GetDateTime+0x1e4>)
 80036de:	fba2 2303 	umull	r2, r3, r2, r3
 80036e2:	095b      	lsrs	r3, r3, #5
 80036e4:	623b      	str	r3, [r7, #32]
    min = time - t1*60;
 80036e6:	6a3a      	ldr	r2, [r7, #32]
 80036e8:	4613      	mov	r3, r2
 80036ea:	011b      	lsls	r3, r3, #4
 80036ec:	1a9b      	subs	r3, r3, r2
 80036ee:	009b      	lsls	r3, r3, #2
 80036f0:	461a      	mov	r2, r3
 80036f2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80036f4:	1a9b      	subs	r3, r3, r2
 80036f6:	643b      	str	r3, [r7, #64]	; 0x40
 
    time = t1;
 80036f8:	6a3b      	ldr	r3, [r7, #32]
 80036fa:	627b      	str	r3, [r7, #36]	; 0x24
    t1 = time/24;
 80036fc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80036fe:	4a4d      	ldr	r2, [pc, #308]	; (8003834 <RTC_GetDateTime+0x1e8>)
 8003700:	fba2 2303 	umull	r2, r3, r2, r3
 8003704:	091b      	lsrs	r3, r3, #4
 8003706:	623b      	str	r3, [r7, #32]
    hour = time - t1*24;
 8003708:	6a3a      	ldr	r2, [r7, #32]
 800370a:	4613      	mov	r3, r2
 800370c:	005b      	lsls	r3, r3, #1
 800370e:	4413      	add	r3, r2
 8003710:	00db      	lsls	r3, r3, #3
 8003712:	461a      	mov	r2, r3
 8003714:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003716:	1a9b      	subs	r3, r3, r2
 8003718:	647b      	str	r3, [r7, #68]	; 0x44
 
    wday = jdn%7;
 800371a:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	; 0x28
 800371e:	f04f 0207 	mov.w	r2, #7
 8003722:	f04f 0300 	mov.w	r3, #0
 8003726:	f7fd fd43 	bl	80011b0 <__aeabi_uldivmod>
 800372a:	461c      	mov	r4, r3
 800372c:	4613      	mov	r3, r2
 800372e:	64fb      	str	r3, [r7, #76]	; 0x4c
 
    a = jdn + 32044;
 8003730:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003732:	f503 43fa 	add.w	r3, r3, #32000	; 0x7d00
 8003736:	332c      	adds	r3, #44	; 0x2c
 8003738:	61fb      	str	r3, [r7, #28]
    b = (4*a+3)/146097;
 800373a:	69fb      	ldr	r3, [r7, #28]
 800373c:	009b      	lsls	r3, r3, #2
 800373e:	3303      	adds	r3, #3
 8003740:	4a3d      	ldr	r2, [pc, #244]	; (8003838 <RTC_GetDateTime+0x1ec>)
 8003742:	fba2 2303 	umull	r2, r3, r2, r3
 8003746:	0bdb      	lsrs	r3, r3, #15
 8003748:	61bb      	str	r3, [r7, #24]
    c = a - (146097*b)/4;
 800374a:	69bb      	ldr	r3, [r7, #24]
 800374c:	4a3b      	ldr	r2, [pc, #236]	; (800383c <RTC_GetDateTime+0x1f0>)
 800374e:	fb02 f303 	mul.w	r3, r2, r3
 8003752:	089b      	lsrs	r3, r3, #2
 8003754:	69fa      	ldr	r2, [r7, #28]
 8003756:	1ad3      	subs	r3, r2, r3
 8003758:	617b      	str	r3, [r7, #20]
    d = (4*c+3)/1461;
 800375a:	697b      	ldr	r3, [r7, #20]
 800375c:	009b      	lsls	r3, r3, #2
 800375e:	3303      	adds	r3, #3
 8003760:	4a37      	ldr	r2, [pc, #220]	; (8003840 <RTC_GetDateTime+0x1f4>)
 8003762:	fba2 2303 	umull	r2, r3, r2, r3
 8003766:	09db      	lsrs	r3, r3, #7
 8003768:	613b      	str	r3, [r7, #16]
    e = c - (1461*d)/4;
 800376a:	693b      	ldr	r3, [r7, #16]
 800376c:	f240 52b5 	movw	r2, #1461	; 0x5b5
 8003770:	fb02 f303 	mul.w	r3, r2, r3
 8003774:	089b      	lsrs	r3, r3, #2
 8003776:	697a      	ldr	r2, [r7, #20]
 8003778:	1ad3      	subs	r3, r2, r3
 800377a:	60fb      	str	r3, [r7, #12]
    m = (5*e+2)/153;
 800377c:	68fa      	ldr	r2, [r7, #12]
 800377e:	4613      	mov	r3, r2
 8003780:	009b      	lsls	r3, r3, #2
 8003782:	4413      	add	r3, r2
 8003784:	3302      	adds	r3, #2
 8003786:	4a2f      	ldr	r2, [pc, #188]	; (8003844 <RTC_GetDateTime+0x1f8>)
 8003788:	fba2 2303 	umull	r2, r3, r2, r3
 800378c:	09db      	lsrs	r3, r3, #7
 800378e:	60bb      	str	r3, [r7, #8]
    mday = e - (153*m+2)/5 + 1;
 8003790:	68ba      	ldr	r2, [r7, #8]
 8003792:	4613      	mov	r3, r2
 8003794:	00db      	lsls	r3, r3, #3
 8003796:	4413      	add	r3, r2
 8003798:	011a      	lsls	r2, r3, #4
 800379a:	4413      	add	r3, r2
 800379c:	3302      	adds	r3, #2
 800379e:	4a2a      	ldr	r2, [pc, #168]	; (8003848 <RTC_GetDateTime+0x1fc>)
 80037a0:	fba2 2303 	umull	r2, r3, r2, r3
 80037a4:	089b      	lsrs	r3, r3, #2
 80037a6:	68fa      	ldr	r2, [r7, #12]
 80037a8:	1ad3      	subs	r3, r2, r3
 80037aa:	3301      	adds	r3, #1
 80037ac:	64bb      	str	r3, [r7, #72]	; 0x48
    mon = m + 3 - 12*(m/10);
 80037ae:	68bb      	ldr	r3, [r7, #8]
 80037b0:	4a25      	ldr	r2, [pc, #148]	; (8003848 <RTC_GetDateTime+0x1fc>)
 80037b2:	fba2 2303 	umull	r2, r3, r2, r3
 80037b6:	08da      	lsrs	r2, r3, #3
 80037b8:	4613      	mov	r3, r2
 80037ba:	005b      	lsls	r3, r3, #1
 80037bc:	4413      	add	r3, r2
 80037be:	009b      	lsls	r3, r3, #2
 80037c0:	461a      	mov	r2, r3
 80037c2:	68bb      	ldr	r3, [r7, #8]
 80037c4:	1a9b      	subs	r3, r3, r2
 80037c6:	3303      	adds	r3, #3
 80037c8:	653b      	str	r3, [r7, #80]	; 0x50
    year = 100*b + d - 4800 + (m/10);
 80037ca:	69bb      	ldr	r3, [r7, #24]
 80037cc:	2264      	movs	r2, #100	; 0x64
 80037ce:	fb02 f203 	mul.w	r2, r2, r3
 80037d2:	693b      	ldr	r3, [r7, #16]
 80037d4:	441a      	add	r2, r3
 80037d6:	68bb      	ldr	r3, [r7, #8]
 80037d8:	491b      	ldr	r1, [pc, #108]	; (8003848 <RTC_GetDateTime+0x1fc>)
 80037da:	fba1 1303 	umull	r1, r3, r1, r3
 80037de:	08db      	lsrs	r3, r3, #3
 80037e0:	4413      	add	r3, r2
 80037e2:	f5a3 5396 	sub.w	r3, r3, #4800	; 0x12c0
 80037e6:	657b      	str	r3, [r7, #84]	; 0x54
 
    RTC_DateTimeStruct->RTC_year = year;
 80037e8:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 80037ea:	b29a      	uxth	r2, r3
 80037ec:	683b      	ldr	r3, [r7, #0]
 80037ee:	80da      	strh	r2, [r3, #6]
    RTC_DateTimeStruct->RTC_month = mon;
 80037f0:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80037f2:	b2da      	uxtb	r2, r3
 80037f4:	683b      	ldr	r3, [r7, #0]
 80037f6:	715a      	strb	r2, [r3, #5]
    RTC_DateTimeStruct->RTC_date = mday;
 80037f8:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80037fa:	b2da      	uxtb	r2, r3
 80037fc:	683b      	ldr	r3, [r7, #0]
 80037fe:	70da      	strb	r2, [r3, #3]
    RTC_DateTimeStruct->RTC_hours = hour;
 8003800:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8003802:	b2da      	uxtb	r2, r3
 8003804:	683b      	ldr	r3, [r7, #0]
 8003806:	701a      	strb	r2, [r3, #0]
    RTC_DateTimeStruct->RTC_minutes = min;
 8003808:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800380a:	b2da      	uxtb	r2, r3
 800380c:	683b      	ldr	r3, [r7, #0]
 800380e:	705a      	strb	r2, [r3, #1]
    RTC_DateTimeStruct->RTC_seconds = sec;
 8003810:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8003812:	b2da      	uxtb	r2, r3
 8003814:	683b      	ldr	r3, [r7, #0]
 8003816:	709a      	strb	r2, [r3, #2]
    RTC_DateTimeStruct->RTC_wday = wday;
 8003818:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800381a:	b2da      	uxtb	r2, r3
 800381c:	683b      	ldr	r3, [r7, #0]
 800381e:	711a      	strb	r2, [r3, #4]
}
 8003820:	bf00      	nop
 8003822:	375c      	adds	r7, #92	; 0x5c
 8003824:	46bd      	mov	sp, r7
 8003826:	bd90      	pop	{r4, r7, pc}
 8003828:	c22e4507 	.word	0xc22e4507
 800382c:	004a7b17 	.word	0x004a7b17
 8003830:	88888889 	.word	0x88888889
 8003834:	aaaaaaab 	.word	0xaaaaaaab
 8003838:	396b06bd 	.word	0x396b06bd
 800383c:	00023ab1 	.word	0x00023ab1
 8003840:	166db073 	.word	0x166db073
 8003844:	d62b80d7 	.word	0xd62b80d7
 8003848:	cccccccd 	.word	0xcccccccd

0800384c <RTC_GetCounter>:
}
//

//     RTC
uint32_t RTC_GetCounter(void)
{
 800384c:	b480      	push	{r7}
 800384e:	b083      	sub	sp, #12
 8003850:	af00      	add	r7, sp, #0
  uint16_t tmp = 0;
 8003852:	2300      	movs	r3, #0
 8003854:	80fb      	strh	r3, [r7, #6]
  tmp = RTC->CNTL;
 8003856:	4b07      	ldr	r3, [pc, #28]	; (8003874 <RTC_GetCounter+0x28>)
 8003858:	8b9b      	ldrh	r3, [r3, #28]
 800385a:	80fb      	strh	r3, [r7, #6]
  return (((uint32_t)RTC->CNTH << 16 ) | tmp) ;
 800385c:	4b05      	ldr	r3, [pc, #20]	; (8003874 <RTC_GetCounter+0x28>)
 800385e:	8b1b      	ldrh	r3, [r3, #24]
 8003860:	b29b      	uxth	r3, r3
 8003862:	041a      	lsls	r2, r3, #16
 8003864:	88fb      	ldrh	r3, [r7, #6]
 8003866:	4313      	orrs	r3, r2
}
 8003868:	4618      	mov	r0, r3
 800386a:	370c      	adds	r7, #12
 800386c:	46bd      	mov	sp, r7
 800386e:	bc80      	pop	{r7}
 8003870:	4770      	bx	lr
 8003872:	bf00      	nop
 8003874:	40002800 	.word	0x40002800

08003878 <SysTick_Init>:

//::::::::::::::::::::::::::::::::::::::::::::::::::::::::::::::::::::::::::::::::::::::::::::

//    ( 1)
void SysTick_Init(void)
{
 8003878:	b480      	push	{r7}
 800387a:	af00      	add	r7, sp, #0
	SysTick->VAL = 0;
 800387c:	4b06      	ldr	r3, [pc, #24]	; (8003898 <SysTick_Init+0x20>)
 800387e:	2200      	movs	r2, #0
 8003880:	609a      	str	r2, [r3, #8]
//	SysTick->LOAD = (SystemCoreClock/6250);//50000); // 6250
// SysTick->CTRL = SysTick_CTRL_TICKINT_Msk | SysTick_CTRL_ENABLE_Msk;
	
	SysTick->LOAD = (72000000/1000)-1;
 8003882:	4b05      	ldr	r3, [pc, #20]	; (8003898 <SysTick_Init+0x20>)
 8003884:	4a05      	ldr	r2, [pc, #20]	; (800389c <SysTick_Init+0x24>)
 8003886:	605a      	str	r2, [r3, #4]
//	SysTick->LOAD = (10000000/1000)-1;
  SysTick->CTRL = SysTick_CTRL_CLKSOURCE_Msk | SysTick_CTRL_TICKINT_Msk | SysTick_CTRL_ENABLE_Msk;
 8003888:	4b03      	ldr	r3, [pc, #12]	; (8003898 <SysTick_Init+0x20>)
 800388a:	2207      	movs	r2, #7
 800388c:	601a      	str	r2, [r3, #0]

//
}
 800388e:	bf00      	nop
 8003890:	46bd      	mov	sp, r7
 8003892:	bc80      	pop	{r7}
 8003894:	4770      	bx	lr
 8003896:	bf00      	nop
 8003898:	e000e010 	.word	0xe000e010
 800389c:	0001193f 	.word	0x0001193f

080038a0 <initKeyboard>:
	wait +=1; 
  tick--;
 } 
}

void initKeyboard(void){
 80038a0:	b480      	push	{r7}
 80038a2:	af00      	add	r7, sp, #0
	keys_state_now = 0;
 80038a4:	4b0a      	ldr	r3, [pc, #40]	; (80038d0 <initKeyboard+0x30>)
 80038a6:	2200      	movs	r2, #0
 80038a8:	701a      	strb	r2, [r3, #0]
	keys_state_backward = 0;
 80038aa:	4b0a      	ldr	r3, [pc, #40]	; (80038d4 <initKeyboard+0x34>)
 80038ac:	2200      	movs	r2, #0
 80038ae:	701a      	strb	r2, [r3, #0]
	red_b_sm.state = yellow_b_sm.state = green_b_sm.state = blue_b_sm.state = NO_PRESS;
 80038b0:	2200      	movs	r2, #0
 80038b2:	4b09      	ldr	r3, [pc, #36]	; (80038d8 <initKeyboard+0x38>)
 80038b4:	4611      	mov	r1, r2
 80038b6:	7019      	strb	r1, [r3, #0]
 80038b8:	4b08      	ldr	r3, [pc, #32]	; (80038dc <initKeyboard+0x3c>)
 80038ba:	4611      	mov	r1, r2
 80038bc:	7019      	strb	r1, [r3, #0]
 80038be:	4b08      	ldr	r3, [pc, #32]	; (80038e0 <initKeyboard+0x40>)
 80038c0:	4611      	mov	r1, r2
 80038c2:	7019      	strb	r1, [r3, #0]
 80038c4:	4b07      	ldr	r3, [pc, #28]	; (80038e4 <initKeyboard+0x44>)
 80038c6:	701a      	strb	r2, [r3, #0]
}
 80038c8:	bf00      	nop
 80038ca:	46bd      	mov	sp, r7
 80038cc:	bc80      	pop	{r7}
 80038ce:	4770      	bx	lr
 80038d0:	20001250 	.word	0x20001250
 80038d4:	20001251 	.word	0x20001251
 80038d8:	2000125c 	.word	0x2000125c
 80038dc:	20001264 	.word	0x20001264
 80038e0:	20001248 	.word	0x20001248
 80038e4:	20001254 	.word	0x20001254

080038e8 <scanKey>:



char scanKey(char * ret_value){
 80038e8:	b480      	push	{r7}
 80038ea:	b083      	sub	sp, #12
 80038ec:	af00      	add	r7, sp, #0
 80038ee:	6078      	str	r0, [r7, #4]
	static char bt_state_high, bt_state_low, sm = 0;
	if(sm == 0){
 80038f0:	4b21      	ldr	r3, [pc, #132]	; (8003978 <scanKey+0x90>)
 80038f2:	781b      	ldrb	r3, [r3, #0]
 80038f4:	2b00      	cmp	r3, #0
 80038f6:	d103      	bne.n	8003900 <scanKey+0x18>
		GPIOC->BSRR = GPIO_BSRR_BR11 | GPIO_BSRR_BS12;
 80038f8:	4b20      	ldr	r3, [pc, #128]	; (800397c <scanKey+0x94>)
 80038fa:	4a21      	ldr	r2, [pc, #132]	; (8003980 <scanKey+0x98>)
 80038fc:	611a      	str	r2, [r3, #16]
 80038fe:	e02f      	b.n	8003960 <scanKey+0x78>
	}else if(sm == 2){
 8003900:	4b1d      	ldr	r3, [pc, #116]	; (8003978 <scanKey+0x90>)
 8003902:	781b      	ldrb	r3, [r3, #0]
 8003904:	2b02      	cmp	r3, #2
 8003906:	d10c      	bne.n	8003922 <scanKey+0x3a>
		bt_state_low = ((GPIOB->IDR >> 14) & 0x03);
 8003908:	4b1e      	ldr	r3, [pc, #120]	; (8003984 <scanKey+0x9c>)
 800390a:	689b      	ldr	r3, [r3, #8]
 800390c:	0b9b      	lsrs	r3, r3, #14
 800390e:	b2db      	uxtb	r3, r3
 8003910:	f003 0303 	and.w	r3, r3, #3
 8003914:	b2da      	uxtb	r2, r3
 8003916:	4b1c      	ldr	r3, [pc, #112]	; (8003988 <scanKey+0xa0>)
 8003918:	701a      	strb	r2, [r3, #0]
		GPIOC->BSRR = GPIO_BSRR_BS11 | GPIO_BSRR_BR12;
 800391a:	4b18      	ldr	r3, [pc, #96]	; (800397c <scanKey+0x94>)
 800391c:	4a1b      	ldr	r2, [pc, #108]	; (800398c <scanKey+0xa4>)
 800391e:	611a      	str	r2, [r3, #16]
 8003920:	e01e      	b.n	8003960 <scanKey+0x78>
	}else if(sm == 4){		
 8003922:	4b15      	ldr	r3, [pc, #84]	; (8003978 <scanKey+0x90>)
 8003924:	781b      	ldrb	r3, [r3, #0]
 8003926:	2b04      	cmp	r3, #4
 8003928:	d11a      	bne.n	8003960 <scanKey+0x78>
		bt_state_high = ((GPIOB->IDR >> 14) & 0x03)<<2;
 800392a:	4b16      	ldr	r3, [pc, #88]	; (8003984 <scanKey+0x9c>)
 800392c:	689b      	ldr	r3, [r3, #8]
 800392e:	0b9b      	lsrs	r3, r3, #14
 8003930:	b2db      	uxtb	r3, r3
 8003932:	009b      	lsls	r3, r3, #2
 8003934:	b2db      	uxtb	r3, r3
 8003936:	f003 030c 	and.w	r3, r3, #12
 800393a:	b2da      	uxtb	r2, r3
 800393c:	4b14      	ldr	r3, [pc, #80]	; (8003990 <scanKey+0xa8>)
 800393e:	701a      	strb	r2, [r3, #0]
		GPIOC->BSRR = GPIO_BSRR_BR11 | GPIO_BSRR_BS12;
 8003940:	4b0e      	ldr	r3, [pc, #56]	; (800397c <scanKey+0x94>)
 8003942:	4a0f      	ldr	r2, [pc, #60]	; (8003980 <scanKey+0x98>)
 8003944:	611a      	str	r2, [r3, #16]
		*ret_value = bt_state_high | bt_state_low;
 8003946:	4b12      	ldr	r3, [pc, #72]	; (8003990 <scanKey+0xa8>)
 8003948:	781a      	ldrb	r2, [r3, #0]
 800394a:	4b0f      	ldr	r3, [pc, #60]	; (8003988 <scanKey+0xa0>)
 800394c:	781b      	ldrb	r3, [r3, #0]
 800394e:	4313      	orrs	r3, r2
 8003950:	b2da      	uxtb	r2, r3
 8003952:	687b      	ldr	r3, [r7, #4]
 8003954:	701a      	strb	r2, [r3, #0]
		sm = 0;
 8003956:	4b08      	ldr	r3, [pc, #32]	; (8003978 <scanKey+0x90>)
 8003958:	2200      	movs	r2, #0
 800395a:	701a      	strb	r2, [r3, #0]
		return 1;
 800395c:	2301      	movs	r3, #1
 800395e:	e006      	b.n	800396e <scanKey+0x86>
	}
	sm++;
 8003960:	4b05      	ldr	r3, [pc, #20]	; (8003978 <scanKey+0x90>)
 8003962:	781b      	ldrb	r3, [r3, #0]
 8003964:	3301      	adds	r3, #1
 8003966:	b2da      	uxtb	r2, r3
 8003968:	4b03      	ldr	r3, [pc, #12]	; (8003978 <scanKey+0x90>)
 800396a:	701a      	strb	r2, [r3, #0]
	return 0;
 800396c:	2300      	movs	r3, #0
}
 800396e:	4618      	mov	r0, r3
 8003970:	370c      	adds	r7, #12
 8003972:	46bd      	mov	sp, r7
 8003974:	bc80      	pop	{r7}
 8003976:	4770      	bx	lr
 8003978:	200001c8 	.word	0x200001c8
 800397c:	40011000 	.word	0x40011000
 8003980:	08001000 	.word	0x08001000
 8003984:	40010c00 	.word	0x40010c00
 8003988:	200001c9 	.word	0x200001c9
 800398c:	10000800 	.word	0x10000800
 8003990:	200001ca 	.word	0x200001ca

08003994 <stMachineWork>:

EVENT_TYPE stMachineWork(volatile BUTTON_SM *button, char key_value, char key_mask, volatile char *keys_state_backward, volatile  char *keys_state_now){
 8003994:	b480      	push	{r7}
 8003996:	b085      	sub	sp, #20
 8003998:	af00      	add	r7, sp, #0
 800399a:	60f8      	str	r0, [r7, #12]
 800399c:	607b      	str	r3, [r7, #4]
 800399e:	460b      	mov	r3, r1
 80039a0:	72fb      	strb	r3, [r7, #11]
 80039a2:	4613      	mov	r3, r2
 80039a4:	72bb      	strb	r3, [r7, #10]
	if(button->state == NO_PRESS){
 80039a6:	68fb      	ldr	r3, [r7, #12]
 80039a8:	781b      	ldrb	r3, [r3, #0]
 80039aa:	b2db      	uxtb	r3, r3
 80039ac:	2b00      	cmp	r3, #0
 80039ae:	d122      	bne.n	80039f6 <stMachineWork+0x62>
		if(key_value){
 80039b0:	7afb      	ldrb	r3, [r7, #11]
 80039b2:	2b00      	cmp	r3, #0
 80039b4:	d01b      	beq.n	80039ee <stMachineWork+0x5a>
			if(button->t++ > T_CLICK){
 80039b6:	68fb      	ldr	r3, [r7, #12]
 80039b8:	685b      	ldr	r3, [r3, #4]
 80039ba:	1c59      	adds	r1, r3, #1
 80039bc:	68fa      	ldr	r2, [r7, #12]
 80039be:	6051      	str	r1, [r2, #4]
 80039c0:	2b06      	cmp	r3, #6
 80039c2:	f240 8087 	bls.w	8003ad4 <stMachineWork+0x140>
				button->state = CLICK;
 80039c6:	68fb      	ldr	r3, [r7, #12]
 80039c8:	2201      	movs	r2, #1
 80039ca:	701a      	strb	r2, [r3, #0]
				*keys_state_backward |= *keys_state_now |= key_mask;
 80039cc:	69bb      	ldr	r3, [r7, #24]
 80039ce:	781b      	ldrb	r3, [r3, #0]
 80039d0:	b2da      	uxtb	r2, r3
 80039d2:	7abb      	ldrb	r3, [r7, #10]
 80039d4:	4313      	orrs	r3, r2
 80039d6:	b2db      	uxtb	r3, r3
 80039d8:	69ba      	ldr	r2, [r7, #24]
 80039da:	4619      	mov	r1, r3
 80039dc:	7011      	strb	r1, [r2, #0]
 80039de:	687a      	ldr	r2, [r7, #4]
 80039e0:	7812      	ldrb	r2, [r2, #0]
 80039e2:	b2d2      	uxtb	r2, r2
 80039e4:	4313      	orrs	r3, r2
 80039e6:	b2da      	uxtb	r2, r3
 80039e8:	687b      	ldr	r3, [r7, #4]
 80039ea:	701a      	strb	r2, [r3, #0]
 80039ec:	e072      	b.n	8003ad4 <stMachineWork+0x140>
			}
		}else{
			button->t = 0;
 80039ee:	68fb      	ldr	r3, [r7, #12]
 80039f0:	2200      	movs	r2, #0
 80039f2:	605a      	str	r2, [r3, #4]
 80039f4:	e06e      	b.n	8003ad4 <stMachineWork+0x140>
		}
	}else if(button->state == CLICK){
 80039f6:	68fb      	ldr	r3, [r7, #12]
 80039f8:	781b      	ldrb	r3, [r3, #0]
 80039fa:	b2db      	uxtb	r3, r3
 80039fc:	2b01      	cmp	r3, #1
 80039fe:	d12f      	bne.n	8003a60 <stMachineWork+0xcc>
		if(key_value){
 8003a00:	7afb      	ldrb	r3, [r7, #11]
 8003a02:	2b00      	cmp	r3, #0
 8003a04:	d00a      	beq.n	8003a1c <stMachineWork+0x88>
			if(button->t++ > T_PRESS)
 8003a06:	68fb      	ldr	r3, [r7, #12]
 8003a08:	685b      	ldr	r3, [r3, #4]
 8003a0a:	1c59      	adds	r1, r3, #1
 8003a0c:	68fa      	ldr	r2, [r7, #12]
 8003a0e:	6051      	str	r1, [r2, #4]
 8003a10:	2b97      	cmp	r3, #151	; 0x97
 8003a12:	d95f      	bls.n	8003ad4 <stMachineWork+0x140>
				button->state = PRESS;
 8003a14:	68fb      	ldr	r3, [r7, #12]
 8003a16:	2202      	movs	r2, #2
 8003a18:	701a      	strb	r2, [r3, #0]
 8003a1a:	e05b      	b.n	8003ad4 <stMachineWork+0x140>
		}else{
			button->state = NO_PRESS;
 8003a1c:	68fb      	ldr	r3, [r7, #12]
 8003a1e:	2200      	movs	r2, #0
 8003a20:	701a      	strb	r2, [r3, #0]
			*keys_state_now &= ~key_mask;
 8003a22:	69bb      	ldr	r3, [r7, #24]
 8003a24:	781b      	ldrb	r3, [r3, #0]
 8003a26:	b2db      	uxtb	r3, r3
 8003a28:	b25a      	sxtb	r2, r3
 8003a2a:	f997 300a 	ldrsb.w	r3, [r7, #10]
 8003a2e:	43db      	mvns	r3, r3
 8003a30:	b25b      	sxtb	r3, r3
 8003a32:	4013      	ands	r3, r2
 8003a34:	b25b      	sxtb	r3, r3
 8003a36:	b2da      	uxtb	r2, r3
 8003a38:	69bb      	ldr	r3, [r7, #24]
 8003a3a:	701a      	strb	r2, [r3, #0]
			if(*keys_state_backward ^ key_mask){					//   -  
 8003a3c:	687b      	ldr	r3, [r7, #4]
 8003a3e:	781b      	ldrb	r3, [r3, #0]
 8003a40:	b2db      	uxtb	r3, r3
 8003a42:	7aba      	ldrb	r2, [r7, #10]
 8003a44:	429a      	cmp	r2, r3
 8003a46:	d006      	beq.n	8003a56 <stMachineWork+0xc2>
				if(!(*keys_state_now))
 8003a48:	69bb      	ldr	r3, [r7, #24]
 8003a4a:	781b      	ldrb	r3, [r3, #0]
 8003a4c:	b2db      	uxtb	r3, r3
 8003a4e:	2b00      	cmp	r3, #0
 8003a50:	d140      	bne.n	8003ad4 <stMachineWork+0x140>
					return EVENT_CLICK_SET_OF_BUTTONS;
 8003a52:	2300      	movs	r3, #0
 8003a54:	e03f      	b.n	8003ad6 <stMachineWork+0x142>
			}else{
				*keys_state_backward = 0;
 8003a56:	687b      	ldr	r3, [r7, #4]
 8003a58:	2200      	movs	r2, #0
 8003a5a:	701a      	strb	r2, [r3, #0]
				return EVENT_CLICK_BUTTON;
 8003a5c:	2302      	movs	r3, #2
 8003a5e:	e03a      	b.n	8003ad6 <stMachineWork+0x142>
			}
		}
	}else if(button->state == PRESS){
 8003a60:	68fb      	ldr	r3, [r7, #12]
 8003a62:	781b      	ldrb	r3, [r3, #0]
 8003a64:	b2db      	uxtb	r3, r3
 8003a66:	2b02      	cmp	r3, #2
 8003a68:	d134      	bne.n	8003ad4 <stMachineWork+0x140>
		if(key_value){
 8003a6a:	7afb      	ldrb	r3, [r7, #11]
 8003a6c:	2b00      	cmp	r3, #0
 8003a6e:	d011      	beq.n	8003a94 <stMachineWork+0x100>
			if(button->t++ > T_PRESS_INT){
 8003a70:	68fb      	ldr	r3, [r7, #12]
 8003a72:	685b      	ldr	r3, [r3, #4]
 8003a74:	1c59      	adds	r1, r3, #1
 8003a76:	68fa      	ldr	r2, [r7, #12]
 8003a78:	6051      	str	r1, [r2, #4]
 8003a7a:	2ba1      	cmp	r3, #161	; 0xa1
 8003a7c:	d92a      	bls.n	8003ad4 <stMachineWork+0x140>
				button->t = T_PRESS;
 8003a7e:	68fb      	ldr	r3, [r7, #12]
 8003a80:	2297      	movs	r2, #151	; 0x97
 8003a82:	605a      	str	r2, [r3, #4]
				if(!(*keys_state_backward ^ key_mask)){
 8003a84:	687b      	ldr	r3, [r7, #4]
 8003a86:	781b      	ldrb	r3, [r3, #0]
 8003a88:	b2db      	uxtb	r3, r3
 8003a8a:	7aba      	ldrb	r2, [r7, #10]
 8003a8c:	429a      	cmp	r2, r3
 8003a8e:	d121      	bne.n	8003ad4 <stMachineWork+0x140>
					return EVENT_PRESS_BUTTON;
 8003a90:	2301      	movs	r3, #1
 8003a92:	e020      	b.n	8003ad6 <stMachineWork+0x142>
				}
			}
		}else{
			button->state = NO_PRESS;
 8003a94:	68fb      	ldr	r3, [r7, #12]
 8003a96:	2200      	movs	r2, #0
 8003a98:	701a      	strb	r2, [r3, #0]
			*keys_state_now &= ~key_mask;
 8003a9a:	69bb      	ldr	r3, [r7, #24]
 8003a9c:	781b      	ldrb	r3, [r3, #0]
 8003a9e:	b2db      	uxtb	r3, r3
 8003aa0:	b25a      	sxtb	r2, r3
 8003aa2:	f997 300a 	ldrsb.w	r3, [r7, #10]
 8003aa6:	43db      	mvns	r3, r3
 8003aa8:	b25b      	sxtb	r3, r3
 8003aaa:	4013      	ands	r3, r2
 8003aac:	b25b      	sxtb	r3, r3
 8003aae:	b2da      	uxtb	r2, r3
 8003ab0:	69bb      	ldr	r3, [r7, #24]
 8003ab2:	701a      	strb	r2, [r3, #0]
			if(*keys_state_backward ^ key_mask){					//   -  
 8003ab4:	687b      	ldr	r3, [r7, #4]
 8003ab6:	781b      	ldrb	r3, [r3, #0]
 8003ab8:	b2db      	uxtb	r3, r3
 8003aba:	7aba      	ldrb	r2, [r7, #10]
 8003abc:	429a      	cmp	r2, r3
 8003abe:	d006      	beq.n	8003ace <stMachineWork+0x13a>
				if(!(*keys_state_now))
 8003ac0:	69bb      	ldr	r3, [r7, #24]
 8003ac2:	781b      	ldrb	r3, [r3, #0]
 8003ac4:	b2db      	uxtb	r3, r3
 8003ac6:	2b00      	cmp	r3, #0
 8003ac8:	d104      	bne.n	8003ad4 <stMachineWork+0x140>
					return EVENT_CLICK_SET_OF_BUTTONS;
 8003aca:	2300      	movs	r3, #0
 8003acc:	e003      	b.n	8003ad6 <stMachineWork+0x142>
			}else{
				*keys_state_backward = 0;
 8003ace:	687b      	ldr	r3, [r7, #4]
 8003ad0:	2200      	movs	r2, #0
 8003ad2:	701a      	strb	r2, [r3, #0]
			}
		}
	}
	return NO_EVENT;
 8003ad4:	2303      	movs	r3, #3
}
 8003ad6:	4618      	mov	r0, r3
 8003ad8:	3714      	adds	r7, #20
 8003ada:	46bd      	mov	sp, r7
 8003adc:	bc80      	pop	{r7}
 8003ade:	4770      	bx	lr

08003ae0 <clickSetOfButtons>:


void clickSetOfButtons(volatile char *keys_state_backward){
 8003ae0:	b580      	push	{r7, lr}
 8003ae2:	b082      	sub	sp, #8
 8003ae4:	af00      	add	r7, sp, #0
 8003ae6:	6078      	str	r0, [r7, #4]
	if(*keys_state_backward == (RED_BUTTON_MASK | GREEN_BUTTON_MASK)){
 8003ae8:	687b      	ldr	r3, [r7, #4]
 8003aea:	781b      	ldrb	r3, [r3, #0]
 8003aec:	b2db      	uxtb	r3, r3
 8003aee:	2b0c      	cmp	r3, #12
 8003af0:	d102      	bne.n	8003af8 <clickSetOfButtons+0x18>
		redGreenButtonClickHandler();
 8003af2:	f000 f965 	bl	8003dc0 <redGreenButtonClickHandler>
	}else if(*keys_state_backward == (GREEN_BUTTON_MASK | BLUE_BUTTON_MASK | RED_BUTTON_MASK)){
		threeButtonClickHandler();
	}else if(*keys_state_backward == (YELLOW_BUTTON_MASK | GREEN_BUTTON_MASK | BLUE_BUTTON_MASK | RED_BUTTON_MASK)){
		threeButtonClickHandler();
	}
}
 8003af6:	e046      	b.n	8003b86 <clickSetOfButtons+0xa6>
	}else if(*keys_state_backward == (RED_BUTTON_MASK | YELLOW_BUTTON_MASK)){
 8003af8:	687b      	ldr	r3, [r7, #4]
 8003afa:	781b      	ldrb	r3, [r3, #0]
 8003afc:	b2db      	uxtb	r3, r3
 8003afe:	2b06      	cmp	r3, #6
 8003b00:	d102      	bne.n	8003b08 <clickSetOfButtons+0x28>
		redYellowButtonClickHandler();
 8003b02:	f001 f9e9 	bl	8004ed8 <redYellowButtonClickHandler>
}
 8003b06:	e03e      	b.n	8003b86 <clickSetOfButtons+0xa6>
	}else if(*keys_state_backward == (RED_BUTTON_MASK | BLUE_BUTTON_MASK)){
 8003b08:	687b      	ldr	r3, [r7, #4]
 8003b0a:	781b      	ldrb	r3, [r3, #0]
 8003b0c:	b2db      	uxtb	r3, r3
 8003b0e:	2b05      	cmp	r3, #5
 8003b10:	d102      	bne.n	8003b18 <clickSetOfButtons+0x38>
		redBlueButtonClickHandler();
 8003b12:	f001 fa11 	bl	8004f38 <redBlueButtonClickHandler>
}
 8003b16:	e036      	b.n	8003b86 <clickSetOfButtons+0xa6>
	}else if(*keys_state_backward == (YELLOW_BUTTON_MASK | GREEN_BUTTON_MASK)){
 8003b18:	687b      	ldr	r3, [r7, #4]
 8003b1a:	781b      	ldrb	r3, [r3, #0]
 8003b1c:	b2db      	uxtb	r3, r3
 8003b1e:	2b0a      	cmp	r3, #10
 8003b20:	d102      	bne.n	8003b28 <clickSetOfButtons+0x48>
		yellowGreenButtonClickHandler();
 8003b22:	f000 f953 	bl	8003dcc <yellowGreenButtonClickHandler>
}
 8003b26:	e02e      	b.n	8003b86 <clickSetOfButtons+0xa6>
	}else if(*keys_state_backward == (YELLOW_BUTTON_MASK | BLUE_BUTTON_MASK)){
 8003b28:	687b      	ldr	r3, [r7, #4]
 8003b2a:	781b      	ldrb	r3, [r3, #0]
 8003b2c:	b2db      	uxtb	r3, r3
 8003b2e:	2b03      	cmp	r3, #3
 8003b30:	d102      	bne.n	8003b38 <clickSetOfButtons+0x58>
		yellowBlueButtonClickHandler();
 8003b32:	f001 f9a7 	bl	8004e84 <yellowBlueButtonClickHandler>
}
 8003b36:	e026      	b.n	8003b86 <clickSetOfButtons+0xa6>
	}else if(*keys_state_backward == (GREEN_BUTTON_MASK | BLUE_BUTTON_MASK)){
 8003b38:	687b      	ldr	r3, [r7, #4]
 8003b3a:	781b      	ldrb	r3, [r3, #0]
 8003b3c:	b2db      	uxtb	r3, r3
 8003b3e:	2b09      	cmp	r3, #9
 8003b40:	d102      	bne.n	8003b48 <clickSetOfButtons+0x68>
		greenBlueButtonClickHandler();
 8003b42:	f000 f949 	bl	8003dd8 <greenBlueButtonClickHandler>
}
 8003b46:	e01e      	b.n	8003b86 <clickSetOfButtons+0xa6>
	}else if(*keys_state_backward == (YELLOW_BUTTON_MASK | GREEN_BUTTON_MASK | RED_BUTTON_MASK)){
 8003b48:	687b      	ldr	r3, [r7, #4]
 8003b4a:	781b      	ldrb	r3, [r3, #0]
 8003b4c:	b2db      	uxtb	r3, r3
 8003b4e:	2b0e      	cmp	r3, #14
 8003b50:	d102      	bne.n	8003b58 <clickSetOfButtons+0x78>
		threeButtonClickHandler();
 8003b52:	f001 f9f7 	bl	8004f44 <threeButtonClickHandler>
}
 8003b56:	e016      	b.n	8003b86 <clickSetOfButtons+0xa6>
	}else if(*keys_state_backward == (YELLOW_BUTTON_MASK | BLUE_BUTTON_MASK | RED_BUTTON_MASK)){
 8003b58:	687b      	ldr	r3, [r7, #4]
 8003b5a:	781b      	ldrb	r3, [r3, #0]
 8003b5c:	b2db      	uxtb	r3, r3
 8003b5e:	2b07      	cmp	r3, #7
 8003b60:	d102      	bne.n	8003b68 <clickSetOfButtons+0x88>
		threeButtonClickHandler();
 8003b62:	f001 f9ef 	bl	8004f44 <threeButtonClickHandler>
}
 8003b66:	e00e      	b.n	8003b86 <clickSetOfButtons+0xa6>
	}else if(*keys_state_backward == (GREEN_BUTTON_MASK | BLUE_BUTTON_MASK | RED_BUTTON_MASK)){
 8003b68:	687b      	ldr	r3, [r7, #4]
 8003b6a:	781b      	ldrb	r3, [r3, #0]
 8003b6c:	b2db      	uxtb	r3, r3
 8003b6e:	2b0d      	cmp	r3, #13
 8003b70:	d102      	bne.n	8003b78 <clickSetOfButtons+0x98>
		threeButtonClickHandler();
 8003b72:	f001 f9e7 	bl	8004f44 <threeButtonClickHandler>
}
 8003b76:	e006      	b.n	8003b86 <clickSetOfButtons+0xa6>
	}else if(*keys_state_backward == (YELLOW_BUTTON_MASK | GREEN_BUTTON_MASK | BLUE_BUTTON_MASK | RED_BUTTON_MASK)){
 8003b78:	687b      	ldr	r3, [r7, #4]
 8003b7a:	781b      	ldrb	r3, [r3, #0]
 8003b7c:	b2db      	uxtb	r3, r3
 8003b7e:	2b0f      	cmp	r3, #15
 8003b80:	d101      	bne.n	8003b86 <clickSetOfButtons+0xa6>
		threeButtonClickHandler();
 8003b82:	f001 f9df 	bl	8004f44 <threeButtonClickHandler>
}
 8003b86:	bf00      	nop
 8003b88:	3708      	adds	r7, #8
 8003b8a:	46bd      	mov	sp, r7
 8003b8c:	bd80      	pop	{r7, pc}
	...

08003b90 <keyboadrWork>:

void keyboadrWork(void){
 8003b90:	b580      	push	{r7, lr}
 8003b92:	b084      	sub	sp, #16
 8003b94:	af02      	add	r7, sp, #8

	char b_st;
	if(!scanKey(&b_st))
 8003b96:	1dbb      	adds	r3, r7, #6
 8003b98:	4618      	mov	r0, r3
 8003b9a:	f7ff fea5 	bl	80038e8 <scanKey>
 8003b9e:	4603      	mov	r3, r0
 8003ba0:	2b00      	cmp	r3, #0
 8003ba2:	f000 8087 	beq.w	8003cb4 <keyboadrWork+0x124>
		return;

	EVENT_TYPE event = NO_EVENT;
 8003ba6:	2303      	movs	r3, #3
 8003ba8:	71fb      	strb	r3, [r7, #7]
	event = stMachineWork(&red_b_sm, b_st & RED_BUTTON_MASK, RED_BUTTON_MASK, &keys_state_backward, &keys_state_now);
 8003baa:	79bb      	ldrb	r3, [r7, #6]
 8003bac:	f003 0304 	and.w	r3, r3, #4
 8003bb0:	b2d9      	uxtb	r1, r3
 8003bb2:	4b42      	ldr	r3, [pc, #264]	; (8003cbc <keyboadrWork+0x12c>)
 8003bb4:	9300      	str	r3, [sp, #0]
 8003bb6:	4b42      	ldr	r3, [pc, #264]	; (8003cc0 <keyboadrWork+0x130>)
 8003bb8:	2204      	movs	r2, #4
 8003bba:	4842      	ldr	r0, [pc, #264]	; (8003cc4 <keyboadrWork+0x134>)
 8003bbc:	f7ff feea 	bl	8003994 <stMachineWork>
 8003bc0:	4603      	mov	r3, r0
 8003bc2:	71fb      	strb	r3, [r7, #7]
	if(event == EVENT_CLICK_BUTTON){
 8003bc4:	79fb      	ldrb	r3, [r7, #7]
 8003bc6:	2b02      	cmp	r3, #2
 8003bc8:	d102      	bne.n	8003bd0 <keyboadrWork+0x40>
		redButtonClickHandler();
 8003bca:	f001 f90d 	bl	8004de8 <redButtonClickHandler>
 8003bce:	e00b      	b.n	8003be8 <keyboadrWork+0x58>
	}else if(event == EVENT_PRESS_BUTTON){
 8003bd0:	79fb      	ldrb	r3, [r7, #7]
 8003bd2:	2b01      	cmp	r3, #1
 8003bd4:	d102      	bne.n	8003bdc <keyboadrWork+0x4c>
		redButtonPressHandler();
 8003bd6:	f001 f948 	bl	8004e6a <redButtonPressHandler>
 8003bda:	e005      	b.n	8003be8 <keyboadrWork+0x58>
	}else if(event == EVENT_CLICK_SET_OF_BUTTONS){
 8003bdc:	79fb      	ldrb	r3, [r7, #7]
 8003bde:	2b00      	cmp	r3, #0
 8003be0:	d102      	bne.n	8003be8 <keyboadrWork+0x58>
		clickSetOfButtons(&keys_state_backward);
 8003be2:	4837      	ldr	r0, [pc, #220]	; (8003cc0 <keyboadrWork+0x130>)
 8003be4:	f7ff ff7c 	bl	8003ae0 <clickSetOfButtons>
	}
	
	event = stMachineWork(&green_b_sm, b_st & GREEN_BUTTON_MASK, GREEN_BUTTON_MASK, &keys_state_backward, &keys_state_now);
 8003be8:	79bb      	ldrb	r3, [r7, #6]
 8003bea:	f003 0308 	and.w	r3, r3, #8
 8003bee:	b2d9      	uxtb	r1, r3
 8003bf0:	4b32      	ldr	r3, [pc, #200]	; (8003cbc <keyboadrWork+0x12c>)
 8003bf2:	9300      	str	r3, [sp, #0]
 8003bf4:	4b32      	ldr	r3, [pc, #200]	; (8003cc0 <keyboadrWork+0x130>)
 8003bf6:	2208      	movs	r2, #8
 8003bf8:	4833      	ldr	r0, [pc, #204]	; (8003cc8 <keyboadrWork+0x138>)
 8003bfa:	f7ff fecb 	bl	8003994 <stMachineWork>
 8003bfe:	4603      	mov	r3, r0
 8003c00:	71fb      	strb	r3, [r7, #7]
	if(event == EVENT_CLICK_BUTTON){
 8003c02:	79fb      	ldrb	r3, [r7, #7]
 8003c04:	2b02      	cmp	r3, #2
 8003c06:	d102      	bne.n	8003c0e <keyboadrWork+0x7e>
		greenButtonClickHandler();
 8003c08:	f001 f91a 	bl	8004e40 <greenButtonClickHandler>
 8003c0c:	e00b      	b.n	8003c26 <keyboadrWork+0x96>
	}else if(event == EVENT_PRESS_BUTTON){
 8003c0e:	79fb      	ldrb	r3, [r7, #7]
 8003c10:	2b01      	cmp	r3, #1
 8003c12:	d102      	bne.n	8003c1a <keyboadrWork+0x8a>
		greenButtonPressHandler();
 8003c14:	f001 f92f 	bl	8004e76 <greenButtonPressHandler>
 8003c18:	e005      	b.n	8003c26 <keyboadrWork+0x96>
	}else if(event == EVENT_CLICK_SET_OF_BUTTONS){
 8003c1a:	79fb      	ldrb	r3, [r7, #7]
 8003c1c:	2b00      	cmp	r3, #0
 8003c1e:	d102      	bne.n	8003c26 <keyboadrWork+0x96>
		clickSetOfButtons(&keys_state_backward);		
 8003c20:	4827      	ldr	r0, [pc, #156]	; (8003cc0 <keyboadrWork+0x130>)
 8003c22:	f7ff ff5d 	bl	8003ae0 <clickSetOfButtons>
	}

	event = stMachineWork(&yellow_b_sm, b_st & YELLOW_BUTTON_MASK, YELLOW_BUTTON_MASK, &keys_state_backward, &keys_state_now);
 8003c26:	79bb      	ldrb	r3, [r7, #6]
 8003c28:	f003 0302 	and.w	r3, r3, #2
 8003c2c:	b2d9      	uxtb	r1, r3
 8003c2e:	4b23      	ldr	r3, [pc, #140]	; (8003cbc <keyboadrWork+0x12c>)
 8003c30:	9300      	str	r3, [sp, #0]
 8003c32:	4b23      	ldr	r3, [pc, #140]	; (8003cc0 <keyboadrWork+0x130>)
 8003c34:	2202      	movs	r2, #2
 8003c36:	4825      	ldr	r0, [pc, #148]	; (8003ccc <keyboadrWork+0x13c>)
 8003c38:	f7ff feac 	bl	8003994 <stMachineWork>
 8003c3c:	4603      	mov	r3, r0
 8003c3e:	71fb      	strb	r3, [r7, #7]
	if(event == EVENT_CLICK_BUTTON){
 8003c40:	79fb      	ldrb	r3, [r7, #7]
 8003c42:	2b02      	cmp	r3, #2
 8003c44:	d102      	bne.n	8003c4c <keyboadrWork+0xbc>
		yellowButtonClickHandler();
 8003c46:	f001 f8c8 	bl	8004dda <yellowButtonClickHandler>
 8003c4a:	e00b      	b.n	8003c64 <keyboadrWork+0xd4>
	}else if(event == EVENT_PRESS_BUTTON){
 8003c4c:	79fb      	ldrb	r3, [r7, #7]
 8003c4e:	2b01      	cmp	r3, #1
 8003c50:	d102      	bne.n	8003c58 <keyboadrWork+0xc8>
		yellowButtonPressHandler();
 8003c52:	f001 f903 	bl	8004e5c <yellowButtonPressHandler>
 8003c56:	e005      	b.n	8003c64 <keyboadrWork+0xd4>
	}else if(event == EVENT_CLICK_SET_OF_BUTTONS){
 8003c58:	79fb      	ldrb	r3, [r7, #7]
 8003c5a:	2b00      	cmp	r3, #0
 8003c5c:	d102      	bne.n	8003c64 <keyboadrWork+0xd4>
		clickSetOfButtons(&keys_state_backward);
 8003c5e:	4818      	ldr	r0, [pc, #96]	; (8003cc0 <keyboadrWork+0x130>)
 8003c60:	f7ff ff3e 	bl	8003ae0 <clickSetOfButtons>
	}

	event = stMachineWork(&blue_b_sm, b_st & BLUE_BUTTON_MASK, BLUE_BUTTON_MASK, &keys_state_backward, &keys_state_now);
 8003c64:	79bb      	ldrb	r3, [r7, #6]
 8003c66:	f003 0301 	and.w	r3, r3, #1
 8003c6a:	b2d9      	uxtb	r1, r3
 8003c6c:	4b13      	ldr	r3, [pc, #76]	; (8003cbc <keyboadrWork+0x12c>)
 8003c6e:	9300      	str	r3, [sp, #0]
 8003c70:	4b13      	ldr	r3, [pc, #76]	; (8003cc0 <keyboadrWork+0x130>)
 8003c72:	2201      	movs	r2, #1
 8003c74:	4816      	ldr	r0, [pc, #88]	; (8003cd0 <keyboadrWork+0x140>)
 8003c76:	f7ff fe8d 	bl	8003994 <stMachineWork>
 8003c7a:	4603      	mov	r3, r0
 8003c7c:	71fb      	strb	r3, [r7, #7]
	if(event == EVENT_CLICK_BUTTON){
 8003c7e:	79fb      	ldrb	r3, [r7, #7]
 8003c80:	2b02      	cmp	r3, #2
 8003c82:	d102      	bne.n	8003c8a <keyboadrWork+0xfa>
		blueButtonClickHandler();
 8003c84:	f001 f8a2 	bl	8004dcc <blueButtonClickHandler>
 8003c88:	e00b      	b.n	8003ca2 <keyboadrWork+0x112>
	}else if(event == EVENT_PRESS_BUTTON){
 8003c8a:	79fb      	ldrb	r3, [r7, #7]
 8003c8c:	2b01      	cmp	r3, #1
 8003c8e:	d102      	bne.n	8003c96 <keyboadrWork+0x106>
		blueButtonPressHandler();
 8003c90:	f001 f8dd 	bl	8004e4e <blueButtonPressHandler>
 8003c94:	e005      	b.n	8003ca2 <keyboadrWork+0x112>
	}else if(event == EVENT_CLICK_SET_OF_BUTTONS){
 8003c96:	79fb      	ldrb	r3, [r7, #7]
 8003c98:	2b00      	cmp	r3, #0
 8003c9a:	d102      	bne.n	8003ca2 <keyboadrWork+0x112>
		clickSetOfButtons(&keys_state_backward);
 8003c9c:	4808      	ldr	r0, [pc, #32]	; (8003cc0 <keyboadrWork+0x130>)
 8003c9e:	f7ff ff1f 	bl	8003ae0 <clickSetOfButtons>
	}	
	
	
	if(!keys_state_now) //   ,     
 8003ca2:	4b06      	ldr	r3, [pc, #24]	; (8003cbc <keyboadrWork+0x12c>)
 8003ca4:	781b      	ldrb	r3, [r3, #0]
 8003ca6:	b2db      	uxtb	r3, r3
 8003ca8:	2b00      	cmp	r3, #0
 8003caa:	d104      	bne.n	8003cb6 <keyboadrWork+0x126>
		keys_state_backward = 0;
 8003cac:	4b04      	ldr	r3, [pc, #16]	; (8003cc0 <keyboadrWork+0x130>)
 8003cae:	2200      	movs	r2, #0
 8003cb0:	701a      	strb	r2, [r3, #0]
 8003cb2:	e000      	b.n	8003cb6 <keyboadrWork+0x126>
		return;
 8003cb4:	bf00      	nop
}
 8003cb6:	3708      	adds	r7, #8
 8003cb8:	46bd      	mov	sp, r7
 8003cba:	bd80      	pop	{r7, pc}
 8003cbc:	20001250 	.word	0x20001250
 8003cc0:	20001251 	.word	0x20001251
 8003cc4:	20001254 	.word	0x20001254
 8003cc8:	20001264 	.word	0x20001264
 8003ccc:	20001248 	.word	0x20001248
 8003cd0:	2000125c 	.word	0x2000125c

08003cd4 <keyscan_work>:

void keyscan_work(uint8_t code){
 8003cd4:	b580      	push	{r7, lr}
 8003cd6:	b082      	sub	sp, #8
 8003cd8:	af00      	add	r7, sp, #0
 8003cda:	4603      	mov	r3, r0
 8003cdc:	71fb      	strb	r3, [r7, #7]
	static uint8_t last_code = 0;
	if(last_code == 0xf0){ //  ,   
 8003cde:	4b37      	ldr	r3, [pc, #220]	; (8003dbc <keyscan_work+0xe8>)
 8003ce0:	781b      	ldrb	r3, [r3, #0]
 8003ce2:	2bf0      	cmp	r3, #240	; 0xf0
 8003ce4:	d063      	beq.n	8003dae <keyscan_work+0xda>
	}else if(code == 0xE0){ //   ,   
 8003ce6:	79fb      	ldrb	r3, [r7, #7]
 8003ce8:	2be0      	cmp	r3, #224	; 0xe0
 8003cea:	d060      	beq.n	8003dae <keyscan_work+0xda>
	}else if(code == 0x70){//0
 8003cec:	79fb      	ldrb	r3, [r7, #7]
 8003cee:	2b70      	cmp	r3, #112	; 0x70
 8003cf0:	d102      	bne.n	8003cf8 <keyscan_work+0x24>
	//  
		threeButtonClickHandler();
 8003cf2:	f001 f927 	bl	8004f44 <threeButtonClickHandler>
 8003cf6:	e05a      	b.n	8003dae <keyscan_work+0xda>
	}else if(code == 0x69){//1
 8003cf8:	79fb      	ldrb	r3, [r7, #7]
 8003cfa:	2b69      	cmp	r3, #105	; 0x69
 8003cfc:	d057      	beq.n	8003dae <keyscan_work+0xda>
	}else if(code == 0x72){//2
 8003cfe:	79fb      	ldrb	r3, [r7, #7]
 8003d00:	2b72      	cmp	r3, #114	; 0x72
 8003d02:	d103      	bne.n	8003d0c <keyscan_work+0x38>
		screenSM(SCR_COMM_down);
 8003d04:	2001      	movs	r0, #1
 8003d06:	f002 fc67 	bl	80065d8 <screenSM>
 8003d0a:	e050      	b.n	8003dae <keyscan_work+0xda>
	}else if(code == 0x7A){//3
 8003d0c:	79fb      	ldrb	r3, [r7, #7]
 8003d0e:	2b7a      	cmp	r3, #122	; 0x7a
 8003d10:	d04d      	beq.n	8003dae <keyscan_work+0xda>
	}else if(code == 0x6B){//4
 8003d12:	79fb      	ldrb	r3, [r7, #7]
 8003d14:	2b6b      	cmp	r3, #107	; 0x6b
 8003d16:	d103      	bne.n	8003d20 <keyscan_work+0x4c>
		screenSM(SCR_COMM_back);
 8003d18:	2003      	movs	r0, #3
 8003d1a:	f002 fc5d 	bl	80065d8 <screenSM>
 8003d1e:	e046      	b.n	8003dae <keyscan_work+0xda>
	}else if(code == 0x73){//5
 8003d20:	79fb      	ldrb	r3, [r7, #7]
 8003d22:	2b73      	cmp	r3, #115	; 0x73
 8003d24:	d103      	bne.n	8003d2e <keyscan_work+0x5a>
		screenSM(SCR_COMM_select);
 8003d26:	2002      	movs	r0, #2
 8003d28:	f002 fc56 	bl	80065d8 <screenSM>
 8003d2c:	e03f      	b.n	8003dae <keyscan_work+0xda>
	}else if(code == 0x74){//6
 8003d2e:	79fb      	ldrb	r3, [r7, #7]
 8003d30:	2b74      	cmp	r3, #116	; 0x74
 8003d32:	d103      	bne.n	8003d3c <keyscan_work+0x68>
		screenSM(SCR_COMM_select);
 8003d34:	2002      	movs	r0, #2
 8003d36:	f002 fc4f 	bl	80065d8 <screenSM>
 8003d3a:	e038      	b.n	8003dae <keyscan_work+0xda>
	}else if(code == 0x6C){//7
 8003d3c:	79fb      	ldrb	r3, [r7, #7]
 8003d3e:	2b6c      	cmp	r3, #108	; 0x6c
 8003d40:	d035      	beq.n	8003dae <keyscan_work+0xda>
	}else if(code == 0x75){//8
 8003d42:	79fb      	ldrb	r3, [r7, #7]
 8003d44:	2b75      	cmp	r3, #117	; 0x75
 8003d46:	d103      	bne.n	8003d50 <keyscan_work+0x7c>
		screenSM(SCR_COMM_up);
 8003d48:	2000      	movs	r0, #0
 8003d4a:	f002 fc45 	bl	80065d8 <screenSM>
 8003d4e:	e02e      	b.n	8003dae <keyscan_work+0xda>
	}else if(code == 0x7D){//9
 8003d50:	79fb      	ldrb	r3, [r7, #7]
 8003d52:	2b7d      	cmp	r3, #125	; 0x7d
 8003d54:	d02b      	beq.n	8003dae <keyscan_work+0xda>
	}else if(code == 0x71){//.
 8003d56:	79fb      	ldrb	r3, [r7, #7]
 8003d58:	2b71      	cmp	r3, #113	; 0x71
 8003d5a:	d028      	beq.n	8003dae <keyscan_work+0xda>
	}else if(code == 0x79){//+
 8003d5c:	79fb      	ldrb	r3, [r7, #7]
 8003d5e:	2b79      	cmp	r3, #121	; 0x79
 8003d60:	d102      	bne.n	8003d68 <keyscan_work+0x94>
	// 
		redYellowButtonClickHandler();
 8003d62:	f001 f8b9 	bl	8004ed8 <redYellowButtonClickHandler>
 8003d66:	e022      	b.n	8003dae <keyscan_work+0xda>
	}else if(code == 0x7B){//-
 8003d68:	79fb      	ldrb	r3, [r7, #7]
 8003d6a:	2b7b      	cmp	r3, #123	; 0x7b
 8003d6c:	d102      	bne.n	8003d74 <keyscan_work+0xa0>
	//  
		yellowBlueButtonClickHandler();
 8003d6e:	f001 f889 	bl	8004e84 <yellowBlueButtonClickHandler>
 8003d72:	e01c      	b.n	8003dae <keyscan_work+0xda>
	}else if(code == 0x4A){// "/"
 8003d74:	79fb      	ldrb	r3, [r7, #7]
 8003d76:	2b4a      	cmp	r3, #74	; 0x4a
 8003d78:	d102      	bne.n	8003d80 <keyscan_work+0xac>
	//  
		switch_log_state();
 8003d7a:	f000 fa31 	bl	80041e0 <switch_log_state>
 8003d7e:	e016      	b.n	8003dae <keyscan_work+0xda>
	}else if(code == 0x7C){// *
 8003d80:	79fb      	ldrb	r3, [r7, #7]
 8003d82:	2b7c      	cmp	r3, #124	; 0x7c
 8003d84:	d102      	bne.n	8003d8c <keyscan_work+0xb8>
		// 
		redBlueButtonClickHandler();
 8003d86:	f001 f8d7 	bl	8004f38 <redBlueButtonClickHandler>
 8003d8a:	e010      	b.n	8003dae <keyscan_work+0xda>
	}else if(code == 0x77){//NumLock
 8003d8c:	79fb      	ldrb	r3, [r7, #7]
 8003d8e:	2b77      	cmp	r3, #119	; 0x77
 8003d90:	d102      	bne.n	8003d98 <keyscan_work+0xc4>
	//  
		switch_mode_puls_state();
 8003d92:	f000 fdf9 	bl	8004988 <switch_mode_puls_state>
 8003d96:	e00a      	b.n	8003dae <keyscan_work+0xda>
	}else if(code == 0x66){// BackSpace
 8003d98:	79fb      	ldrb	r3, [r7, #7]
 8003d9a:	2b66      	cmp	r3, #102	; 0x66
 8003d9c:	d102      	bne.n	8003da4 <keyscan_work+0xd0>
	//  
		switch_mode_pid_state();
 8003d9e:	f000 fc9b 	bl	80046d8 <switch_mode_pid_state>
 8003da2:	e004      	b.n	8003dae <keyscan_work+0xda>
	}else if(code == 0x5A){// Enter
 8003da4:	79fb      	ldrb	r3, [r7, #7]
 8003da6:	2b5a      	cmp	r3, #90	; 0x5a
 8003da8:	d101      	bne.n	8003dae <keyscan_work+0xda>
		// , , 
		redButtonClickHandler();
 8003daa:	f001 f81d 	bl	8004de8 <redButtonClickHandler>
	}else{
	}
	last_code = code;
 8003dae:	4a03      	ldr	r2, [pc, #12]	; (8003dbc <keyscan_work+0xe8>)
 8003db0:	79fb      	ldrb	r3, [r7, #7]
 8003db2:	7013      	strb	r3, [r2, #0]
}
 8003db4:	bf00      	nop
 8003db6:	3708      	adds	r7, #8
 8003db8:	46bd      	mov	sp, r7
 8003dba:	bd80      	pop	{r7, pc}
 8003dbc:	200001cb 	.word	0x200001cb

08003dc0 <redGreenButtonClickHandler>:
void __attribute__ ((weak)) yellowButtonClickHandler(void){
}
void __attribute__ ((weak)) yellowButtonPressHandler(void){
}

void __attribute__ ((weak)) redGreenButtonClickHandler(void){
 8003dc0:	b480      	push	{r7}
 8003dc2:	af00      	add	r7, sp, #0
}
 8003dc4:	bf00      	nop
 8003dc6:	46bd      	mov	sp, r7
 8003dc8:	bc80      	pop	{r7}
 8003dca:	4770      	bx	lr

08003dcc <yellowGreenButtonClickHandler>:
void __attribute__ ((weak)) redYellowButtonClickHandler(void){
}
void __attribute__ ((weak)) redBlueButtonClickHandler(void){
}

void __attribute__ ((weak)) yellowGreenButtonClickHandler(void){
 8003dcc:	b480      	push	{r7}
 8003dce:	af00      	add	r7, sp, #0
}
 8003dd0:	bf00      	nop
 8003dd2:	46bd      	mov	sp, r7
 8003dd4:	bc80      	pop	{r7}
 8003dd6:	4770      	bx	lr

08003dd8 <greenBlueButtonClickHandler>:
void __attribute__ ((weak)) yellowBlueButtonClickHandler(void){
}
void __attribute__ ((weak)) greenBlueButtonClickHandler(void){
 8003dd8:	b480      	push	{r7}
 8003dda:	af00      	add	r7, sp, #0
}
 8003ddc:	bf00      	nop
 8003dde:	46bd      	mov	sp, r7
 8003de0:	bc80      	pop	{r7}
 8003de2:	4770      	bx	lr

08003de4 <show_yes_no>:
extern void FC_tension_Hold(void);




void show_yes_no(char * ret, char param){
 8003de4:	b480      	push	{r7}
 8003de6:	b083      	sub	sp, #12
 8003de8:	af00      	add	r7, sp, #0
 8003dea:	6078      	str	r0, [r7, #4]
 8003dec:	460b      	mov	r3, r1
 8003dee:	70fb      	strb	r3, [r7, #3]
	if(param)
 8003df0:	78fb      	ldrb	r3, [r7, #3]
 8003df2:	2b00      	cmp	r3, #0
 8003df4:	d006      	beq.n	8003e04 <show_yes_no+0x20>
		sprintf(ret, "");
 8003df6:	687b      	ldr	r3, [r7, #4]
 8003df8:	4a07      	ldr	r2, [pc, #28]	; (8003e18 <show_yes_no+0x34>)
 8003dfa:	8811      	ldrh	r1, [r2, #0]
 8003dfc:	7892      	ldrb	r2, [r2, #2]
 8003dfe:	8019      	strh	r1, [r3, #0]
 8003e00:	709a      	strb	r2, [r3, #2]
	else
		sprintf(ret, "");
}
 8003e02:	e003      	b.n	8003e0c <show_yes_no+0x28>
		sprintf(ret, "");
 8003e04:	687b      	ldr	r3, [r7, #4]
 8003e06:	4a05      	ldr	r2, [pc, #20]	; (8003e1c <show_yes_no+0x38>)
 8003e08:	6810      	ldr	r0, [r2, #0]
 8003e0a:	6018      	str	r0, [r3, #0]
}
 8003e0c:	bf00      	nop
 8003e0e:	370c      	adds	r7, #12
 8003e10:	46bd      	mov	sp, r7
 8003e12:	bc80      	pop	{r7}
 8003e14:	4770      	bx	lr
 8003e16:	bf00      	nop
 8003e18:	08009da8 	.word	0x08009da8
 8003e1c:	08009dac 	.word	0x08009dac

08003e20 <show_status>:

void show_status(char * ret){
 8003e20:	b480      	push	{r7}
 8003e22:	b083      	sub	sp, #12
 8003e24:	af00      	add	r7, sp, #0
 8003e26:	6078      	str	r0, [r7, #4]

	if(!Now_Alarm){
 8003e28:	4b15      	ldr	r3, [pc, #84]	; (8003e80 <show_status+0x60>)
 8003e2a:	781b      	ldrb	r3, [r3, #0]
 8003e2c:	b2db      	uxtb	r3, r3
 8003e2e:	2b00      	cmp	r3, #0
 8003e30:	d117      	bne.n	8003e62 <show_status+0x42>
		if(!PWM_Speed_state)
 8003e32:	4b14      	ldr	r3, [pc, #80]	; (8003e84 <show_status+0x64>)
 8003e34:	781b      	ldrb	r3, [r3, #0]
 8003e36:	b2db      	uxtb	r3, r3
 8003e38:	2b00      	cmp	r3, #0
 8003e3a:	d109      	bne.n	8003e50 <show_status+0x30>
			sprintf(ret, "");
 8003e3c:	687b      	ldr	r3, [r7, #4]
 8003e3e:	4912      	ldr	r1, [pc, #72]	; (8003e88 <show_status+0x68>)
 8003e40:	461a      	mov	r2, r3
 8003e42:	460b      	mov	r3, r1
 8003e44:	cb03      	ldmia	r3!, {r0, r1}
 8003e46:	6010      	str	r0, [r2, #0]
 8003e48:	6051      	str	r1, [r2, #4]
 8003e4a:	781b      	ldrb	r3, [r3, #0]
 8003e4c:	7213      	strb	r3, [r2, #8]
		else
			sprintf(ret, "");
	}else{
		sprintf(ret, "!!!!");
	}
}
 8003e4e:	e011      	b.n	8003e74 <show_status+0x54>
			sprintf(ret, "");
 8003e50:	687b      	ldr	r3, [r7, #4]
 8003e52:	4a0e      	ldr	r2, [pc, #56]	; (8003e8c <show_status+0x6c>)
 8003e54:	6810      	ldr	r0, [r2, #0]
 8003e56:	6018      	str	r0, [r3, #0]
 8003e58:	8891      	ldrh	r1, [r2, #4]
 8003e5a:	7992      	ldrb	r2, [r2, #6]
 8003e5c:	8099      	strh	r1, [r3, #4]
 8003e5e:	719a      	strb	r2, [r3, #6]
}
 8003e60:	e008      	b.n	8003e74 <show_status+0x54>
		sprintf(ret, "!!!!");
 8003e62:	687b      	ldr	r3, [r7, #4]
 8003e64:	490a      	ldr	r1, [pc, #40]	; (8003e90 <show_status+0x70>)
 8003e66:	461a      	mov	r2, r3
 8003e68:	460b      	mov	r3, r1
 8003e6a:	cb03      	ldmia	r3!, {r0, r1}
 8003e6c:	6010      	str	r0, [r2, #0]
 8003e6e:	6051      	str	r1, [r2, #4]
 8003e70:	781b      	ldrb	r3, [r3, #0]
 8003e72:	7213      	strb	r3, [r2, #8]
}
 8003e74:	bf00      	nop
 8003e76:	370c      	adds	r7, #12
 8003e78:	46bd      	mov	sp, r7
 8003e7a:	bc80      	pop	{r7}
 8003e7c:	4770      	bx	lr
 8003e7e:	bf00      	nop
 8003e80:	20000da5 	.word	0x20000da5
 8003e84:	20000e1c 	.word	0x20000e1c
 8003e88:	08009db0 	.word	0x08009db0
 8003e8c:	08009dbc 	.word	0x08009dbc
 8003e90:	08009dc4 	.word	0x08009dc4

08003e94 <show_alarm>:

void show_alarm(char * ret){
 8003e94:	b580      	push	{r7, lr}
 8003e96:	b082      	sub	sp, #8
 8003e98:	af00      	add	r7, sp, #0
 8003e9a:	6078      	str	r0, [r7, #4]
	ret[0] = 0;
 8003e9c:	687b      	ldr	r3, [r7, #4]
 8003e9e:	2200      	movs	r2, #0
 8003ea0:	701a      	strb	r2, [r3, #0]
	if(Now_Alarm)
 8003ea2:	4b0a      	ldr	r3, [pc, #40]	; (8003ecc <show_alarm+0x38>)
 8003ea4:	781b      	ldrb	r3, [r3, #0]
 8003ea6:	b2db      	uxtb	r3, r3
 8003ea8:	2b00      	cmp	r3, #0
 8003eaa:	d00a      	beq.n	8003ec2 <show_alarm+0x2e>
		sprintf(ret, "%s", Global_Caption[Now_Alarm]);
 8003eac:	4b07      	ldr	r3, [pc, #28]	; (8003ecc <show_alarm+0x38>)
 8003eae:	781b      	ldrb	r3, [r3, #0]
 8003eb0:	b2db      	uxtb	r3, r3
 8003eb2:	461a      	mov	r2, r3
 8003eb4:	4b06      	ldr	r3, [pc, #24]	; (8003ed0 <show_alarm+0x3c>)
 8003eb6:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8003eba:	4619      	mov	r1, r3
 8003ebc:	6878      	ldr	r0, [r7, #4]
 8003ebe:	f004 fb31 	bl	8008524 <strcpy>
}
 8003ec2:	bf00      	nop
 8003ec4:	3708      	adds	r7, #8
 8003ec6:	46bd      	mov	sp, r7
 8003ec8:	bd80      	pop	{r7, pc}
 8003eca:	bf00      	nop
 8003ecc:	20000da5 	.word	0x20000da5
 8003ed0:	200000fc 	.word	0x200000fc

08003ed4 <show_resurs>:

void show_resurs(char * ret){
 8003ed4:	b580      	push	{r7, lr}
 8003ed6:	b082      	sub	sp, #8
 8003ed8:	af00      	add	r7, sp, #0
 8003eda:	6078      	str	r0, [r7, #4]
	sprintf(ret, "%i", (int)PNP_count);
 8003edc:	4b05      	ldr	r3, [pc, #20]	; (8003ef4 <show_resurs+0x20>)
 8003ede:	681b      	ldr	r3, [r3, #0]
 8003ee0:	461a      	mov	r2, r3
 8003ee2:	4905      	ldr	r1, [pc, #20]	; (8003ef8 <show_resurs+0x24>)
 8003ee4:	6878      	ldr	r0, [r7, #4]
 8003ee6:	f004 faf9 	bl	80084dc <siprintf>
}
 8003eea:	bf00      	nop
 8003eec:	3708      	adds	r7, #8
 8003eee:	46bd      	mov	sp, r7
 8003ef0:	bd80      	pop	{r7, pc}
 8003ef2:	bf00      	nop
 8003ef4:	20000dd0 	.word	0x20000dd0
 8003ef8:	08009dd0 	.word	0x08009dd0

08003efc <show_log_state>:
extern volatile float N;
void show_tenzo(char * ret){
	sprintf(ret, "%i", (int)N);
}

void show_log_state(char * ret){
 8003efc:	b580      	push	{r7, lr}
 8003efe:	b082      	sub	sp, #8
 8003f00:	af00      	add	r7, sp, #0
 8003f02:	6078      	str	r0, [r7, #4]
	sprintf(ret, "%1d", onthefly_log_mode);
 8003f04:	4b05      	ldr	r3, [pc, #20]	; (8003f1c <show_log_state+0x20>)
 8003f06:	781b      	ldrb	r3, [r3, #0]
 8003f08:	b2db      	uxtb	r3, r3
 8003f0a:	461a      	mov	r2, r3
 8003f0c:	4904      	ldr	r1, [pc, #16]	; (8003f20 <show_log_state+0x24>)
 8003f0e:	6878      	ldr	r0, [r7, #4]
 8003f10:	f004 fae4 	bl	80084dc <siprintf>
}
 8003f14:	bf00      	nop
 8003f16:	3708      	adds	r7, #8
 8003f18:	46bd      	mov	sp, r7
 8003f1a:	bd80      	pop	{r7, pc}
 8003f1c:	20000d90 	.word	0x20000d90
 8003f20:	08009dd4 	.word	0x08009dd4

08003f24 <show_interface_error_state>:
void show_interface_error_state(char * ret){
 8003f24:	b580      	push	{r7, lr}
 8003f26:	b082      	sub	sp, #8
 8003f28:	af00      	add	r7, sp, #0
 8003f2a:	6078      	str	r0, [r7, #4]
	static uint8_t cnt = 0;
	if(soft_error){
 8003f2c:	4b10      	ldr	r3, [pc, #64]	; (8003f70 <show_interface_error_state+0x4c>)
 8003f2e:	781b      	ldrb	r3, [r3, #0]
 8003f30:	b2db      	uxtb	r3, r3
 8003f32:	2b00      	cmp	r3, #0
 8003f34:	d011      	beq.n	8003f5a <show_interface_error_state+0x36>
		if(cnt < 99) cnt++;
 8003f36:	4b0f      	ldr	r3, [pc, #60]	; (8003f74 <show_interface_error_state+0x50>)
 8003f38:	781b      	ldrb	r3, [r3, #0]
 8003f3a:	2b62      	cmp	r3, #98	; 0x62
 8003f3c:	d805      	bhi.n	8003f4a <show_interface_error_state+0x26>
 8003f3e:	4b0d      	ldr	r3, [pc, #52]	; (8003f74 <show_interface_error_state+0x50>)
 8003f40:	781b      	ldrb	r3, [r3, #0]
 8003f42:	3301      	adds	r3, #1
 8003f44:	b2da      	uxtb	r2, r3
 8003f46:	4b0b      	ldr	r3, [pc, #44]	; (8003f74 <show_interface_error_state+0x50>)
 8003f48:	701a      	strb	r2, [r3, #0]
		sprintf(ret, "%2d*", cnt);
 8003f4a:	4b0a      	ldr	r3, [pc, #40]	; (8003f74 <show_interface_error_state+0x50>)
 8003f4c:	781b      	ldrb	r3, [r3, #0]
 8003f4e:	461a      	mov	r2, r3
 8003f50:	4909      	ldr	r1, [pc, #36]	; (8003f78 <show_interface_error_state+0x54>)
 8003f52:	6878      	ldr	r0, [r7, #4]
 8003f54:	f004 fac2 	bl	80084dc <siprintf>
	}else{
		sprintf(ret, "%2d ", cnt);
	}
}
 8003f58:	e006      	b.n	8003f68 <show_interface_error_state+0x44>
		sprintf(ret, "%2d ", cnt);
 8003f5a:	4b06      	ldr	r3, [pc, #24]	; (8003f74 <show_interface_error_state+0x50>)
 8003f5c:	781b      	ldrb	r3, [r3, #0]
 8003f5e:	461a      	mov	r2, r3
 8003f60:	4906      	ldr	r1, [pc, #24]	; (8003f7c <show_interface_error_state+0x58>)
 8003f62:	6878      	ldr	r0, [r7, #4]
 8003f64:	f004 faba 	bl	80084dc <siprintf>
}
 8003f68:	bf00      	nop
 8003f6a:	3708      	adds	r7, #8
 8003f6c:	46bd      	mov	sp, r7
 8003f6e:	bd80      	pop	{r7, pc}
 8003f70:	20000da6 	.word	0x20000da6
 8003f74:	200001cc 	.word	0x200001cc
 8003f78:	08009dd8 	.word	0x08009dd8
 8003f7c:	08009de0 	.word	0x08009de0

08003f80 <isSaved>:

uint16_t isSaved(){
 8003f80:	b480      	push	{r7}
 8003f82:	af00      	add	r7, sp, #0
	if (
			(previous_angle_left 				!=  angle_left) 			||
 8003f84:	4b18      	ldr	r3, [pc, #96]	; (8003fe8 <isSaved+0x68>)
 8003f86:	881b      	ldrh	r3, [r3, #0]
 8003f88:	b29a      	uxth	r2, r3
 8003f8a:	4b18      	ldr	r3, [pc, #96]	; (8003fec <isSaved+0x6c>)
 8003f8c:	881b      	ldrh	r3, [r3, #0]
 8003f8e:	b29b      	uxth	r3, r3
	if (
 8003f90:	429a      	cmp	r2, r3
 8003f92:	d121      	bne.n	8003fd8 <isSaved+0x58>
			(previous_angle_right 				!=  angle_right) 			||
 8003f94:	4b16      	ldr	r3, [pc, #88]	; (8003ff0 <isSaved+0x70>)
 8003f96:	881b      	ldrh	r3, [r3, #0]
 8003f98:	b29a      	uxth	r2, r3
 8003f9a:	4b16      	ldr	r3, [pc, #88]	; (8003ff4 <isSaved+0x74>)
 8003f9c:	881b      	ldrh	r3, [r3, #0]
 8003f9e:	b29b      	uxth	r3, r3
			(previous_angle_left 				!=  angle_left) 			||
 8003fa0:	429a      	cmp	r2, r3
 8003fa2:	d119      	bne.n	8003fd8 <isSaved+0x58>
			(previous_rope_tention_target 		!= rope_tention_target) 	||
 8003fa4:	4b14      	ldr	r3, [pc, #80]	; (8003ff8 <isSaved+0x78>)
 8003fa6:	681a      	ldr	r2, [r3, #0]
 8003fa8:	4b14      	ldr	r3, [pc, #80]	; (8003ffc <isSaved+0x7c>)
 8003faa:	681b      	ldr	r3, [r3, #0]
			(previous_angle_right 				!=  angle_right) 			||
 8003fac:	429a      	cmp	r2, r3
 8003fae:	d113      	bne.n	8003fd8 <isSaved+0x58>
			(previous_PWM_Speed 				!= PWM_Speed_Backup) 		||
 8003fb0:	4b13      	ldr	r3, [pc, #76]	; (8004000 <isSaved+0x80>)
 8003fb2:	881b      	ldrh	r3, [r3, #0]
 8003fb4:	b29a      	uxth	r2, r3
 8003fb6:	4b13      	ldr	r3, [pc, #76]	; (8004004 <isSaved+0x84>)
 8003fb8:	881b      	ldrh	r3, [r3, #0]
 8003fba:	b29b      	uxth	r3, r3
			(previous_rope_tention_target 		!= rope_tention_target) 	||
 8003fbc:	429a      	cmp	r2, r3
 8003fbe:	d10b      	bne.n	8003fd8 <isSaved+0x58>
			(previous_rope_tension_up_limit 	!= rope_tension_up_limit)	||
 8003fc0:	4b11      	ldr	r3, [pc, #68]	; (8004008 <isSaved+0x88>)
 8003fc2:	681a      	ldr	r2, [r3, #0]
 8003fc4:	4b11      	ldr	r3, [pc, #68]	; (800400c <isSaved+0x8c>)
 8003fc6:	681b      	ldr	r3, [r3, #0]
			(previous_PWM_Speed 				!= PWM_Speed_Backup) 		||
 8003fc8:	429a      	cmp	r2, r3
 8003fca:	d105      	bne.n	8003fd8 <isSaved+0x58>
			(previous_rope_tension_bottom_limit != rope_tension_bottom_limit)	)
 8003fcc:	4b10      	ldr	r3, [pc, #64]	; (8004010 <isSaved+0x90>)
 8003fce:	681a      	ldr	r2, [r3, #0]
 8003fd0:	4b10      	ldr	r3, [pc, #64]	; (8004014 <isSaved+0x94>)
 8003fd2:	681b      	ldr	r3, [r3, #0]
			(previous_rope_tension_up_limit 	!= rope_tension_up_limit)	||
 8003fd4:	429a      	cmp	r2, r3
 8003fd6:	d001      	beq.n	8003fdc <isSaved+0x5c>

		return 1;
 8003fd8:	2301      	movs	r3, #1
 8003fda:	e000      	b.n	8003fde <isSaved+0x5e>
	else
		return 0;
 8003fdc:	2300      	movs	r3, #0
}
 8003fde:	4618      	mov	r0, r3
 8003fe0:	46bd      	mov	sp, r7
 8003fe2:	bc80      	pop	{r7}
 8003fe4:	4770      	bx	lr
 8003fe6:	bf00      	nop
 8003fe8:	20004b30 	.word	0x20004b30
 8003fec:	200000f2 	.word	0x200000f2
 8003ff0:	20004b2e 	.word	0x20004b2e
 8003ff4:	200000f4 	.word	0x200000f4
 8003ff8:	20000138 	.word	0x20000138
 8003ffc:	20000130 	.word	0x20000130
 8004000:	20000e22 	.word	0x20000e22
 8004004:	20000e20 	.word	0x20000e20
 8004008:	20000dd8 	.word	0x20000dd8
 800400c:	2000013c 	.word	0x2000013c
 8004010:	20000dd4 	.word	0x20000dd4
 8004014:	20000134 	.word	0x20000134

08004018 <show_save_state>:
void show_save_state(char * ret){
 8004018:	b580      	push	{r7, lr}
 800401a:	b082      	sub	sp, #8
 800401c:	af00      	add	r7, sp, #0
 800401e:	6078      	str	r0, [r7, #4]
	if (isSaved())
 8004020:	f7ff ffae 	bl	8003f80 <isSaved>
 8004024:	4603      	mov	r3, r0
 8004026:	2b00      	cmp	r3, #0
 8004028:	d006      	beq.n	8004038 <show_save_state+0x20>
	{
		sprintf(ret, "0");
 800402a:	687b      	ldr	r3, [r7, #4]
 800402c:	4907      	ldr	r1, [pc, #28]	; (800404c <show_save_state+0x34>)
 800402e:	461a      	mov	r2, r3
 8004030:	460b      	mov	r3, r1
 8004032:	881b      	ldrh	r3, [r3, #0]
 8004034:	8013      	strh	r3, [r2, #0]
	}else{
		sprintf(ret, "1");
	}
}
 8004036:	e005      	b.n	8004044 <show_save_state+0x2c>
		sprintf(ret, "1");
 8004038:	687b      	ldr	r3, [r7, #4]
 800403a:	4905      	ldr	r1, [pc, #20]	; (8004050 <show_save_state+0x38>)
 800403c:	461a      	mov	r2, r3
 800403e:	460b      	mov	r3, r1
 8004040:	881b      	ldrh	r3, [r3, #0]
 8004042:	8013      	strh	r3, [r2, #0]
}
 8004044:	bf00      	nop
 8004046:	3708      	adds	r7, #8
 8004048:	46bd      	mov	sp, r7
 800404a:	bd80      	pop	{r7, pc}
 800404c:	08009de8 	.word	0x08009de8
 8004050:	08009dec 	.word	0x08009dec

08004054 <show_cur_sensor>:


void show_cur_sensor(char * ret){
 8004054:	b590      	push	{r4, r7, lr}
 8004056:	b083      	sub	sp, #12
 8004058:	af00      	add	r7, sp, #0
 800405a:	6078      	str	r0, [r7, #4]
//	sprintf(ret, "[%.02f]", N);
	sprintf(ret, "%3d.%1d", ((int)(N*100))/100, ((int)(N*10))%10);
 800405c:	4b18      	ldr	r3, [pc, #96]	; (80040c0 <show_cur_sensor+0x6c>)
 800405e:	681b      	ldr	r3, [r3, #0]
 8004060:	4918      	ldr	r1, [pc, #96]	; (80040c4 <show_cur_sensor+0x70>)
 8004062:	4618      	mov	r0, r3
 8004064:	f7fc feb8 	bl	8000dd8 <__aeabi_fmul>
 8004068:	4603      	mov	r3, r0
 800406a:	4618      	mov	r0, r3
 800406c:	f7fd f87a 	bl	8001164 <__aeabi_f2iz>
 8004070:	4603      	mov	r3, r0
 8004072:	4a15      	ldr	r2, [pc, #84]	; (80040c8 <show_cur_sensor+0x74>)
 8004074:	fb82 1203 	smull	r1, r2, r2, r3
 8004078:	1152      	asrs	r2, r2, #5
 800407a:	17db      	asrs	r3, r3, #31
 800407c:	1ad4      	subs	r4, r2, r3
 800407e:	4b10      	ldr	r3, [pc, #64]	; (80040c0 <show_cur_sensor+0x6c>)
 8004080:	681b      	ldr	r3, [r3, #0]
 8004082:	4912      	ldr	r1, [pc, #72]	; (80040cc <show_cur_sensor+0x78>)
 8004084:	4618      	mov	r0, r3
 8004086:	f7fc fea7 	bl	8000dd8 <__aeabi_fmul>
 800408a:	4603      	mov	r3, r0
 800408c:	4618      	mov	r0, r3
 800408e:	f7fd f869 	bl	8001164 <__aeabi_f2iz>
 8004092:	4601      	mov	r1, r0
 8004094:	4b0e      	ldr	r3, [pc, #56]	; (80040d0 <show_cur_sensor+0x7c>)
 8004096:	fb83 2301 	smull	r2, r3, r3, r1
 800409a:	109a      	asrs	r2, r3, #2
 800409c:	17cb      	asrs	r3, r1, #31
 800409e:	1ad2      	subs	r2, r2, r3
 80040a0:	4613      	mov	r3, r2
 80040a2:	009b      	lsls	r3, r3, #2
 80040a4:	4413      	add	r3, r2
 80040a6:	005b      	lsls	r3, r3, #1
 80040a8:	1aca      	subs	r2, r1, r3
 80040aa:	4613      	mov	r3, r2
 80040ac:	4622      	mov	r2, r4
 80040ae:	4909      	ldr	r1, [pc, #36]	; (80040d4 <show_cur_sensor+0x80>)
 80040b0:	6878      	ldr	r0, [r7, #4]
 80040b2:	f004 fa13 	bl	80084dc <siprintf>
//	sprintf(ret, "%3d.%1d", ((int)(N*100))/100, ((int)(N*10))%10);
}
 80040b6:	bf00      	nop
 80040b8:	370c      	adds	r7, #12
 80040ba:	46bd      	mov	sp, r7
 80040bc:	bd90      	pop	{r4, r7, pc}
 80040be:	bf00      	nop
 80040c0:	20000e14 	.word	0x20000e14
 80040c4:	42c80000 	.word	0x42c80000
 80040c8:	51eb851f 	.word	0x51eb851f
 80040cc:	41200000 	.word	0x41200000
 80040d0:	66666667 	.word	0x66666667
 80040d4:	08009df0 	.word	0x08009df0

080040d8 <show_cur_tension>:
void show_cur_tension(char * ret){
 80040d8:	b590      	push	{r4, r7, lr}
 80040da:	b083      	sub	sp, #12
 80040dc:	af00      	add	r7, sp, #0
 80040de:	6078      	str	r0, [r7, #4]
//	sprintf(ret, "[%.02f]", N);
	sprintf(ret, "%3d.%1d", ((int)(T*100))/100, ((int)(T*10))%10);
 80040e0:	4b18      	ldr	r3, [pc, #96]	; (8004144 <show_cur_tension+0x6c>)
 80040e2:	681b      	ldr	r3, [r3, #0]
 80040e4:	4918      	ldr	r1, [pc, #96]	; (8004148 <show_cur_tension+0x70>)
 80040e6:	4618      	mov	r0, r3
 80040e8:	f7fc fe76 	bl	8000dd8 <__aeabi_fmul>
 80040ec:	4603      	mov	r3, r0
 80040ee:	4618      	mov	r0, r3
 80040f0:	f7fd f838 	bl	8001164 <__aeabi_f2iz>
 80040f4:	4603      	mov	r3, r0
 80040f6:	4a15      	ldr	r2, [pc, #84]	; (800414c <show_cur_tension+0x74>)
 80040f8:	fb82 1203 	smull	r1, r2, r2, r3
 80040fc:	1152      	asrs	r2, r2, #5
 80040fe:	17db      	asrs	r3, r3, #31
 8004100:	1ad4      	subs	r4, r2, r3
 8004102:	4b10      	ldr	r3, [pc, #64]	; (8004144 <show_cur_tension+0x6c>)
 8004104:	681b      	ldr	r3, [r3, #0]
 8004106:	4912      	ldr	r1, [pc, #72]	; (8004150 <show_cur_tension+0x78>)
 8004108:	4618      	mov	r0, r3
 800410a:	f7fc fe65 	bl	8000dd8 <__aeabi_fmul>
 800410e:	4603      	mov	r3, r0
 8004110:	4618      	mov	r0, r3
 8004112:	f7fd f827 	bl	8001164 <__aeabi_f2iz>
 8004116:	4601      	mov	r1, r0
 8004118:	4b0e      	ldr	r3, [pc, #56]	; (8004154 <show_cur_tension+0x7c>)
 800411a:	fb83 2301 	smull	r2, r3, r3, r1
 800411e:	109a      	asrs	r2, r3, #2
 8004120:	17cb      	asrs	r3, r1, #31
 8004122:	1ad2      	subs	r2, r2, r3
 8004124:	4613      	mov	r3, r2
 8004126:	009b      	lsls	r3, r3, #2
 8004128:	4413      	add	r3, r2
 800412a:	005b      	lsls	r3, r3, #1
 800412c:	1aca      	subs	r2, r1, r3
 800412e:	4613      	mov	r3, r2
 8004130:	4622      	mov	r2, r4
 8004132:	4909      	ldr	r1, [pc, #36]	; (8004158 <show_cur_tension+0x80>)
 8004134:	6878      	ldr	r0, [r7, #4]
 8004136:	f004 f9d1 	bl	80084dc <siprintf>
//	sprintf(ret, "%3d.%1d", ((int)(N*100))/100, ((int)(N*10))%10);
}
 800413a:	bf00      	nop
 800413c:	370c      	adds	r7, #12
 800413e:	46bd      	mov	sp, r7
 8004140:	bd90      	pop	{r4, r7, pc}
 8004142:	bf00      	nop
 8004144:	20000e18 	.word	0x20000e18
 8004148:	42c80000 	.word	0x42c80000
 800414c:	51eb851f 	.word	0x51eb851f
 8004150:	41200000 	.word	0x41200000
 8004154:	66666667 	.word	0x66666667
 8004158:	08009df0 	.word	0x08009df0

0800415c <show_mode>:
void show_mode(char * ret){
 800415c:	b480      	push	{r7}
 800415e:	b083      	sub	sp, #12
 8004160:	af00      	add	r7, sp, #0
 8004162:	6078      	str	r0, [r7, #4]
	if(CURRENT_REG_MODE == PID_REG){
 8004164:	4b19      	ldr	r3, [pc, #100]	; (80041cc <show_mode+0x70>)
 8004166:	781b      	ldrb	r3, [r3, #0]
 8004168:	b2db      	uxtb	r3, r3
 800416a:	2b01      	cmp	r3, #1
 800416c:	d106      	bne.n	800417c <show_mode+0x20>
		sprintf(ret, "[]");
 800416e:	687b      	ldr	r3, [r7, #4]
 8004170:	4a17      	ldr	r2, [pc, #92]	; (80041d0 <show_mode+0x74>)
 8004172:	6810      	ldr	r0, [r2, #0]
 8004174:	6018      	str	r0, [r3, #0]
 8004176:	8892      	ldrh	r2, [r2, #4]
 8004178:	809a      	strh	r2, [r3, #4]
	}else if(CURRENT_REG_MODE == PULS_REG){
		sprintf(ret, "[]");
	}else if(CURRENT_REG_MODE == LAZY_PID_REG){
		sprintf(ret, "[]");
	}
}
 800417a:	e022      	b.n	80041c2 <show_mode+0x66>
	}else if(CURRENT_REG_MODE == NO_REG){
 800417c:	4b13      	ldr	r3, [pc, #76]	; (80041cc <show_mode+0x70>)
 800417e:	781b      	ldrb	r3, [r3, #0]
 8004180:	b2db      	uxtb	r3, r3
 8004182:	2b00      	cmp	r3, #0
 8004184:	d106      	bne.n	8004194 <show_mode+0x38>
		sprintf(ret, "[OFF]");
 8004186:	687b      	ldr	r3, [r7, #4]
 8004188:	4a12      	ldr	r2, [pc, #72]	; (80041d4 <show_mode+0x78>)
 800418a:	6810      	ldr	r0, [r2, #0]
 800418c:	6018      	str	r0, [r3, #0]
 800418e:	8892      	ldrh	r2, [r2, #4]
 8004190:	809a      	strh	r2, [r3, #4]
}
 8004192:	e016      	b.n	80041c2 <show_mode+0x66>
	}else if(CURRENT_REG_MODE == PULS_REG){
 8004194:	4b0d      	ldr	r3, [pc, #52]	; (80041cc <show_mode+0x70>)
 8004196:	781b      	ldrb	r3, [r3, #0]
 8004198:	b2db      	uxtb	r3, r3
 800419a:	2b03      	cmp	r3, #3
 800419c:	d106      	bne.n	80041ac <show_mode+0x50>
		sprintf(ret, "[]");
 800419e:	687b      	ldr	r3, [r7, #4]
 80041a0:	4a0d      	ldr	r2, [pc, #52]	; (80041d8 <show_mode+0x7c>)
 80041a2:	6810      	ldr	r0, [r2, #0]
 80041a4:	6018      	str	r0, [r3, #0]
 80041a6:	8892      	ldrh	r2, [r2, #4]
 80041a8:	809a      	strh	r2, [r3, #4]
}
 80041aa:	e00a      	b.n	80041c2 <show_mode+0x66>
	}else if(CURRENT_REG_MODE == LAZY_PID_REG){
 80041ac:	4b07      	ldr	r3, [pc, #28]	; (80041cc <show_mode+0x70>)
 80041ae:	781b      	ldrb	r3, [r3, #0]
 80041b0:	b2db      	uxtb	r3, r3
 80041b2:	2b02      	cmp	r3, #2
 80041b4:	d105      	bne.n	80041c2 <show_mode+0x66>
		sprintf(ret, "[]");
 80041b6:	687b      	ldr	r3, [r7, #4]
 80041b8:	4a08      	ldr	r2, [pc, #32]	; (80041dc <show_mode+0x80>)
 80041ba:	6810      	ldr	r0, [r2, #0]
 80041bc:	6018      	str	r0, [r3, #0]
 80041be:	8892      	ldrh	r2, [r2, #4]
 80041c0:	809a      	strh	r2, [r3, #4]
}
 80041c2:	bf00      	nop
 80041c4:	370c      	adds	r7, #12
 80041c6:	46bd      	mov	sp, r7
 80041c8:	bc80      	pop	{r7}
 80041ca:	4770      	bx	lr
 80041cc:	20000d91 	.word	0x20000d91
 80041d0:	08009df8 	.word	0x08009df8
 80041d4:	08009e00 	.word	0x08009e00
 80041d8:	08009e08 	.word	0x08009e08
 80041dc:	08009e10 	.word	0x08009e10

080041e0 <switch_log_state>:


void switch_log_state(void){
 80041e0:	b580      	push	{r7, lr}
 80041e2:	af00      	add	r7, sp, #0
	if(!onthefly_log_mode){
 80041e4:	4b0a      	ldr	r3, [pc, #40]	; (8004210 <switch_log_state+0x30>)
 80041e6:	781b      	ldrb	r3, [r3, #0]
 80041e8:	b2db      	uxtb	r3, r3
 80041ea:	2b00      	cmp	r3, #0
 80041ec:	d10b      	bne.n	8004206 <switch_log_state+0x26>
		onthefly_log_mode = 1; //  
 80041ee:	4b08      	ldr	r3, [pc, #32]	; (8004210 <switch_log_state+0x30>)
 80041f0:	2201      	movs	r2, #1
 80041f2:	701a      	strb	r2, [r3, #0]
		usart_buff = "N\n";//    
 80041f4:	4b07      	ldr	r3, [pc, #28]	; (8004214 <switch_log_state+0x34>)
 80041f6:	4a08      	ldr	r2, [pc, #32]	; (8004218 <switch_log_state+0x38>)
 80041f8:	601a      	str	r2, [r3, #0]
		LOG_PROCESS_ON_FLAG = 1;
 80041fa:	4b08      	ldr	r3, [pc, #32]	; (800421c <switch_log_state+0x3c>)
 80041fc:	2201      	movs	r2, #1
 80041fe:	701a      	strb	r2, [r3, #0]
		sendNextByte();
 8004200:	f003 f8e0 	bl	80073c4 <sendNextByte>
	}else{
		onthefly_log_mode = 0; //  
	}
	
}
 8004204:	e002      	b.n	800420c <switch_log_state+0x2c>
		onthefly_log_mode = 0; //  
 8004206:	4b02      	ldr	r3, [pc, #8]	; (8004210 <switch_log_state+0x30>)
 8004208:	2200      	movs	r2, #0
 800420a:	701a      	strb	r2, [r3, #0]
}
 800420c:	bf00      	nop
 800420e:	bd80      	pop	{r7, pc}
 8004210:	20000d90 	.word	0x20000d90
 8004214:	20004b38 	.word	0x20004b38
 8004218:	08009e18 	.word	0x08009e18
 800421c:	20000008 	.word	0x20000008

08004220 <show_log_state_yes_no>:
void show_log_state_yes_no(char * ret){
 8004220:	b580      	push	{r7, lr}
 8004222:	b082      	sub	sp, #8
 8004224:	af00      	add	r7, sp, #0
 8004226:	6078      	str	r0, [r7, #4]
	show_yes_no(ret, onthefly_log_mode);
 8004228:	4b05      	ldr	r3, [pc, #20]	; (8004240 <show_log_state_yes_no+0x20>)
 800422a:	781b      	ldrb	r3, [r3, #0]
 800422c:	b2db      	uxtb	r3, r3
 800422e:	4619      	mov	r1, r3
 8004230:	6878      	ldr	r0, [r7, #4]
 8004232:	f7ff fdd7 	bl	8003de4 <show_yes_no>
}
 8004236:	bf00      	nop
 8004238:	3708      	adds	r7, #8
 800423a:	46bd      	mov	sp, r7
 800423c:	bd80      	pop	{r7, pc}
 800423e:	bf00      	nop
 8004240:	20000d90 	.word	0x20000d90

08004244 <switch_save_state>:

void switch_save_state(void){
 8004244:	b580      	push	{r7, lr}
 8004246:	af00      	add	r7, sp, #0
	previous_rope_tention_target = rope_tention_target;
 8004248:	4b25      	ldr	r3, [pc, #148]	; (80042e0 <switch_save_state+0x9c>)
 800424a:	681b      	ldr	r3, [r3, #0]
 800424c:	4a25      	ldr	r2, [pc, #148]	; (80042e4 <switch_save_state+0xa0>)
 800424e:	6013      	str	r3, [r2, #0]
	previous_PWM_Speed = PWM_Speed_Backup;
 8004250:	4b25      	ldr	r3, [pc, #148]	; (80042e8 <switch_save_state+0xa4>)
 8004252:	881b      	ldrh	r3, [r3, #0]
 8004254:	b29a      	uxth	r2, r3
 8004256:	4b25      	ldr	r3, [pc, #148]	; (80042ec <switch_save_state+0xa8>)
 8004258:	801a      	strh	r2, [r3, #0]
	previous_rope_tension_up_limit = rope_tension_up_limit;
 800425a:	4b25      	ldr	r3, [pc, #148]	; (80042f0 <switch_save_state+0xac>)
 800425c:	681b      	ldr	r3, [r3, #0]
 800425e:	4a25      	ldr	r2, [pc, #148]	; (80042f4 <switch_save_state+0xb0>)
 8004260:	6013      	str	r3, [r2, #0]
	previous_rope_tension_bottom_limit = rope_tension_bottom_limit;
 8004262:	4b25      	ldr	r3, [pc, #148]	; (80042f8 <switch_save_state+0xb4>)
 8004264:	681b      	ldr	r3, [r3, #0]
 8004266:	4a25      	ldr	r2, [pc, #148]	; (80042fc <switch_save_state+0xb8>)
 8004268:	6013      	str	r3, [r2, #0]
	previous_angle_left = angle_left;
 800426a:	4b25      	ldr	r3, [pc, #148]	; (8004300 <switch_save_state+0xbc>)
 800426c:	881b      	ldrh	r3, [r3, #0]
 800426e:	b29a      	uxth	r2, r3
 8004270:	4b24      	ldr	r3, [pc, #144]	; (8004304 <switch_save_state+0xc0>)
 8004272:	801a      	strh	r2, [r3, #0]
	previous_angle_right = angle_right;
 8004274:	4b24      	ldr	r3, [pc, #144]	; (8004308 <switch_save_state+0xc4>)
 8004276:	881b      	ldrh	r3, [r3, #0]
 8004278:	b29a      	uxth	r2, r3
 800427a:	4b24      	ldr	r3, [pc, #144]	; (800430c <switch_save_state+0xc8>)
 800427c:	801a      	strh	r2, [r3, #0]
	
	BDCR_UnLock();
 800427e:	f7fe ffd9 	bl	8003234 <BDCR_UnLock>
	BDCR_Write_Word(BKP_DR4, previous_rope_tention_target);
 8004282:	4b18      	ldr	r3, [pc, #96]	; (80042e4 <switch_save_state+0xa0>)
 8004284:	681b      	ldr	r3, [r3, #0]
 8004286:	b29b      	uxth	r3, r3
 8004288:	4619      	mov	r1, r3
 800428a:	2010      	movs	r0, #16
 800428c:	f7fe ffee 	bl	800326c <BDCR_Write_Word>
	BDCR_Write_Word(BKP_DR5, previous_PWM_Speed);
 8004290:	4b16      	ldr	r3, [pc, #88]	; (80042ec <switch_save_state+0xa8>)
 8004292:	881b      	ldrh	r3, [r3, #0]
 8004294:	b29b      	uxth	r3, r3
 8004296:	4619      	mov	r1, r3
 8004298:	2014      	movs	r0, #20
 800429a:	f7fe ffe7 	bl	800326c <BDCR_Write_Word>
	BDCR_Write_Word(BKP_DR6, previous_rope_tension_up_limit);		
 800429e:	4b15      	ldr	r3, [pc, #84]	; (80042f4 <switch_save_state+0xb0>)
 80042a0:	681b      	ldr	r3, [r3, #0]
 80042a2:	b29b      	uxth	r3, r3
 80042a4:	4619      	mov	r1, r3
 80042a6:	2018      	movs	r0, #24
 80042a8:	f7fe ffe0 	bl	800326c <BDCR_Write_Word>
	BDCR_Write_Word(BKP_DR7, previous_rope_tension_bottom_limit);		
 80042ac:	4b13      	ldr	r3, [pc, #76]	; (80042fc <switch_save_state+0xb8>)
 80042ae:	681b      	ldr	r3, [r3, #0]
 80042b0:	b29b      	uxth	r3, r3
 80042b2:	4619      	mov	r1, r3
 80042b4:	201c      	movs	r0, #28
 80042b6:	f7fe ffd9 	bl	800326c <BDCR_Write_Word>
	BDCR_Write_Word(BKP_DR8, previous_angle_left);
 80042ba:	4b12      	ldr	r3, [pc, #72]	; (8004304 <switch_save_state+0xc0>)
 80042bc:	881b      	ldrh	r3, [r3, #0]
 80042be:	b29b      	uxth	r3, r3
 80042c0:	4619      	mov	r1, r3
 80042c2:	2020      	movs	r0, #32
 80042c4:	f7fe ffd2 	bl	800326c <BDCR_Write_Word>
	BDCR_Write_Word(BKP_DR9, previous_angle_right);
 80042c8:	4b10      	ldr	r3, [pc, #64]	; (800430c <switch_save_state+0xc8>)
 80042ca:	881b      	ldrh	r3, [r3, #0]
 80042cc:	b29b      	uxth	r3, r3
 80042ce:	4619      	mov	r1, r3
 80042d0:	2024      	movs	r0, #36	; 0x24
 80042d2:	f7fe ffcb 	bl	800326c <BDCR_Write_Word>
	BDCR_Lock();
 80042d6:	f7fe ff9f 	bl	8003218 <BDCR_Lock>
}
 80042da:	bf00      	nop
 80042dc:	bd80      	pop	{r7, pc}
 80042de:	bf00      	nop
 80042e0:	20000130 	.word	0x20000130
 80042e4:	20000138 	.word	0x20000138
 80042e8:	20000e20 	.word	0x20000e20
 80042ec:	20000e22 	.word	0x20000e22
 80042f0:	2000013c 	.word	0x2000013c
 80042f4:	20000dd8 	.word	0x20000dd8
 80042f8:	20000134 	.word	0x20000134
 80042fc:	20000dd4 	.word	0x20000dd4
 8004300:	200000f2 	.word	0x200000f2
 8004304:	20004b30 	.word	0x20004b30
 8004308:	200000f4 	.word	0x200000f4
 800430c:	20004b2e 	.word	0x20004b2e

08004310 <show_save_state_yes_no>:


void show_save_state_yes_no(char * ret){
 8004310:	b580      	push	{r7, lr}
 8004312:	b082      	sub	sp, #8
 8004314:	af00      	add	r7, sp, #0
 8004316:	6078      	str	r0, [r7, #4]
	if (isSaved())
 8004318:	f7ff fe32 	bl	8003f80 <isSaved>
 800431c:	4603      	mov	r3, r0
 800431e:	2b00      	cmp	r3, #0
 8004320:	d004      	beq.n	800432c <show_save_state_yes_no+0x1c>
	{
		sprintf(ret, "");
 8004322:	687b      	ldr	r3, [r7, #4]
 8004324:	4a06      	ldr	r2, [pc, #24]	; (8004340 <show_save_state_yes_no+0x30>)
 8004326:	6810      	ldr	r0, [r2, #0]
 8004328:	6018      	str	r0, [r3, #0]
	}else{
		sprintf(ret, "");
	}
}	
 800432a:	e005      	b.n	8004338 <show_save_state_yes_no+0x28>
		sprintf(ret, "");
 800432c:	687b      	ldr	r3, [r7, #4]
 800432e:	4a05      	ldr	r2, [pc, #20]	; (8004344 <show_save_state_yes_no+0x34>)
 8004330:	8811      	ldrh	r1, [r2, #0]
 8004332:	7892      	ldrb	r2, [r2, #2]
 8004334:	8019      	strh	r1, [r3, #0]
 8004336:	709a      	strb	r2, [r3, #2]
}	
 8004338:	bf00      	nop
 800433a:	3708      	adds	r7, #8
 800433c:	46bd      	mov	sp, r7
 800433e:	bd80      	pop	{r7, pc}
 8004340:	08009dac 	.word	0x08009dac
 8004344:	08009da8 	.word	0x08009da8

08004348 <switch_default_state>:

void switch_default_state(void){
 8004348:	b580      	push	{r7, lr}
 800434a:	af00      	add	r7, sp, #0
	PNP_count = 0;
 800434c:	4b19      	ldr	r3, [pc, #100]	; (80043b4 <switch_default_state+0x6c>)
 800434e:	2200      	movs	r2, #0
 8004350:	601a      	str	r2, [r3, #0]

	previous_rope_tention_target = rope_tention_target = DEF_TENSION_LIMIT; //14000
 8004352:	f243 63b0 	movw	r3, #14000	; 0x36b0
 8004356:	4a18      	ldr	r2, [pc, #96]	; (80043b8 <switch_default_state+0x70>)
 8004358:	6013      	str	r3, [r2, #0]
 800435a:	4a18      	ldr	r2, [pc, #96]	; (80043bc <switch_default_state+0x74>)
 800435c:	6013      	str	r3, [r2, #0]
	previous_PWM_Speed = PWM_Speed_Backup = DEF_PWM_SPEED; //50 
 800435e:	2132      	movs	r1, #50	; 0x32
 8004360:	4b17      	ldr	r3, [pc, #92]	; (80043c0 <switch_default_state+0x78>)
 8004362:	460a      	mov	r2, r1
 8004364:	801a      	strh	r2, [r3, #0]
 8004366:	4b17      	ldr	r3, [pc, #92]	; (80043c4 <switch_default_state+0x7c>)
 8004368:	460a      	mov	r2, r1
 800436a:	801a      	strh	r2, [r3, #0]
	previous_rope_tension_up_limit = rope_tension_up_limit = DEF_MAX_TENSION_VALUE;//150;
 800436c:	2396      	movs	r3, #150	; 0x96
 800436e:	4a16      	ldr	r2, [pc, #88]	; (80043c8 <switch_default_state+0x80>)
 8004370:	6013      	str	r3, [r2, #0]
 8004372:	4a16      	ldr	r2, [pc, #88]	; (80043cc <switch_default_state+0x84>)
 8004374:	6013      	str	r3, [r2, #0]
	
	I2C_update = 1;
 8004376:	4b16      	ldr	r3, [pc, #88]	; (80043d0 <switch_default_state+0x88>)
 8004378:	2201      	movs	r2, #1
 800437a:	701a      	strb	r2, [r3, #0]
	
	BDCR_UnLock();
 800437c:	f7fe ff5a 	bl	8003234 <BDCR_UnLock>
	BDCR_Write_Word(BKP_DR4, previous_rope_tention_target);
 8004380:	4b0e      	ldr	r3, [pc, #56]	; (80043bc <switch_default_state+0x74>)
 8004382:	681b      	ldr	r3, [r3, #0]
 8004384:	b29b      	uxth	r3, r3
 8004386:	4619      	mov	r1, r3
 8004388:	2010      	movs	r0, #16
 800438a:	f7fe ff6f 	bl	800326c <BDCR_Write_Word>
	BDCR_Write_Word(BKP_DR5, previous_PWM_Speed);
 800438e:	4b0d      	ldr	r3, [pc, #52]	; (80043c4 <switch_default_state+0x7c>)
 8004390:	881b      	ldrh	r3, [r3, #0]
 8004392:	b29b      	uxth	r3, r3
 8004394:	4619      	mov	r1, r3
 8004396:	2014      	movs	r0, #20
 8004398:	f7fe ff68 	bl	800326c <BDCR_Write_Word>
	BDCR_Write_Word(BKP_DR6, previous_rope_tension_up_limit);
 800439c:	4b0b      	ldr	r3, [pc, #44]	; (80043cc <switch_default_state+0x84>)
 800439e:	681b      	ldr	r3, [r3, #0]
 80043a0:	b29b      	uxth	r3, r3
 80043a2:	4619      	mov	r1, r3
 80043a4:	2018      	movs	r0, #24
 80043a6:	f7fe ff61 	bl	800326c <BDCR_Write_Word>

	BDCR_Lock();
 80043aa:	f7fe ff35 	bl	8003218 <BDCR_Lock>
}
 80043ae:	bf00      	nop
 80043b0:	bd80      	pop	{r7, pc}
 80043b2:	bf00      	nop
 80043b4:	20000dd0 	.word	0x20000dd0
 80043b8:	20000130 	.word	0x20000130
 80043bc:	20000138 	.word	0x20000138
 80043c0:	20000e20 	.word	0x20000e20
 80043c4:	20000e22 	.word	0x20000e22
 80043c8:	2000013c 	.word	0x2000013c
 80043cc:	20000dd8 	.word	0x20000dd8
 80043d0:	20000daa 	.word	0x20000daa

080043d4 <show_default_state>:
void show_default_state(char * ret){
 80043d4:	b480      	push	{r7}
 80043d6:	b083      	sub	sp, #12
 80043d8:	af00      	add	r7, sp, #0
 80043da:	6078      	str	r0, [r7, #4]
	if ((rope_tention_target 	!= DEF_TENSION_LIMIT) 	||
 80043dc:	4b0f      	ldr	r3, [pc, #60]	; (800441c <show_default_state+0x48>)
 80043de:	681b      	ldr	r3, [r3, #0]
 80043e0:	f243 62b0 	movw	r2, #14000	; 0x36b0
 80043e4:	4293      	cmp	r3, r2
 80043e6:	d108      	bne.n	80043fa <show_default_state+0x26>
			(PWM_Speed_Backup 						!= DEF_PWM_SPEED) 			||
 80043e8:	4b0d      	ldr	r3, [pc, #52]	; (8004420 <show_default_state+0x4c>)
 80043ea:	881b      	ldrh	r3, [r3, #0]
 80043ec:	b29b      	uxth	r3, r3
	if ((rope_tention_target 	!= DEF_TENSION_LIMIT) 	||
 80043ee:	2b32      	cmp	r3, #50	; 0x32
 80043f0:	d103      	bne.n	80043fa <show_default_state+0x26>
			(rope_tension_up_limit != DEF_MAX_TENSION_VALUE)		)
 80043f2:	4b0c      	ldr	r3, [pc, #48]	; (8004424 <show_default_state+0x50>)
 80043f4:	681b      	ldr	r3, [r3, #0]
			(PWM_Speed_Backup 						!= DEF_PWM_SPEED) 			||
 80043f6:	2b96      	cmp	r3, #150	; 0x96
 80043f8:	d004      	beq.n	8004404 <show_default_state+0x30>
	{
		sprintf(ret, "");
 80043fa:	687b      	ldr	r3, [r7, #4]
 80043fc:	4a0a      	ldr	r2, [pc, #40]	; (8004428 <show_default_state+0x54>)
 80043fe:	6810      	ldr	r0, [r2, #0]
 8004400:	6018      	str	r0, [r3, #0]
 8004402:	e005      	b.n	8004410 <show_default_state+0x3c>
	}else{
		sprintf(ret, "");
 8004404:	687b      	ldr	r3, [r7, #4]
 8004406:	4a09      	ldr	r2, [pc, #36]	; (800442c <show_default_state+0x58>)
 8004408:	8811      	ldrh	r1, [r2, #0]
 800440a:	7892      	ldrb	r2, [r2, #2]
 800440c:	8019      	strh	r1, [r3, #0]
 800440e:	709a      	strb	r2, [r3, #2]
	}
}
 8004410:	bf00      	nop
 8004412:	370c      	adds	r7, #12
 8004414:	46bd      	mov	sp, r7
 8004416:	bc80      	pop	{r7}
 8004418:	4770      	bx	lr
 800441a:	bf00      	nop
 800441c:	20000130 	.word	0x20000130
 8004420:	20000e20 	.word	0x20000e20
 8004424:	2000013c 	.word	0x2000013c
 8004428:	08009dac 	.word	0x08009dac
 800442c:	08009da8 	.word	0x08009da8

08004430 <switch_mode_not_reg_state>:

void switch_mode_not_reg_state(void){
 8004430:	b580      	push	{r7, lr}
 8004432:	af00      	add	r7, sp, #0
	CURRENT_REG_MODE = NO_REG;
 8004434:	4b04      	ldr	r3, [pc, #16]	; (8004448 <switch_mode_not_reg_state+0x18>)
 8004436:	2200      	movs	r2, #0
 8004438:	701a      	strb	r2, [r3, #0]
	PWM_tension = 0;
 800443a:	4b04      	ldr	r3, [pc, #16]	; (800444c <switch_mode_not_reg_state+0x1c>)
 800443c:	2200      	movs	r2, #0
 800443e:	801a      	strh	r2, [r3, #0]
	FC_tension_Hold();
 8004440:	f7fd fc32 	bl	8001ca8 <FC_tension_Hold>
}
 8004444:	bf00      	nop
 8004446:	bd80      	pop	{r7, pc}
 8004448:	20000d91 	.word	0x20000d91
 800444c:	20000e24 	.word	0x20000e24

08004450 <show_mode_not_reg_state>:
void show_mode_not_reg_state(char * ret){
 8004450:	b480      	push	{r7}
 8004452:	b083      	sub	sp, #12
 8004454:	af00      	add	r7, sp, #0
 8004456:	6078      	str	r0, [r7, #4]
	if(CURRENT_REG_MODE == NO_REG){
 8004458:	4b0a      	ldr	r3, [pc, #40]	; (8004484 <show_mode_not_reg_state+0x34>)
 800445a:	781b      	ldrb	r3, [r3, #0]
 800445c:	b2db      	uxtb	r3, r3
 800445e:	2b00      	cmp	r3, #0
 8004460:	d106      	bne.n	8004470 <show_mode_not_reg_state+0x20>
		sprintf(ret, "");
 8004462:	687b      	ldr	r3, [r7, #4]
 8004464:	4a08      	ldr	r2, [pc, #32]	; (8004488 <show_mode_not_reg_state+0x38>)
 8004466:	8811      	ldrh	r1, [r2, #0]
 8004468:	7892      	ldrb	r2, [r2, #2]
 800446a:	8019      	strh	r1, [r3, #0]
 800446c:	709a      	strb	r2, [r3, #2]
	}else{
		sprintf(ret, "");
	}
}
 800446e:	e003      	b.n	8004478 <show_mode_not_reg_state+0x28>
		sprintf(ret, "");
 8004470:	687b      	ldr	r3, [r7, #4]
 8004472:	4a06      	ldr	r2, [pc, #24]	; (800448c <show_mode_not_reg_state+0x3c>)
 8004474:	6810      	ldr	r0, [r2, #0]
 8004476:	6018      	str	r0, [r3, #0]
}
 8004478:	bf00      	nop
 800447a:	370c      	adds	r7, #12
 800447c:	46bd      	mov	sp, r7
 800447e:	bc80      	pop	{r7}
 8004480:	4770      	bx	lr
 8004482:	bf00      	nop
 8004484:	20000d91 	.word	0x20000d91
 8004488:	08009da8 	.word	0x08009da8
 800448c:	08009dac 	.word	0x08009dac

08004490 <switch_mode_lazy_pid_state>:
}
void show_mode_lazy_pid_value(char * ret){
	sprintf(ret, "%3d", mode_lazy_pid_struct.mode_lazy_pid_value.current);
}
*/
void switch_mode_lazy_pid_state(void){
 8004490:	b580      	push	{r7, lr}
 8004492:	af00      	add	r7, sp, #0
		if(CURRENT_REG_MODE == LAZY_PID_REG){
 8004494:	4b07      	ldr	r3, [pc, #28]	; (80044b4 <switch_mode_lazy_pid_state+0x24>)
 8004496:	781b      	ldrb	r3, [r3, #0]
 8004498:	b2db      	uxtb	r3, r3
 800449a:	2b02      	cmp	r3, #2
 800449c:	d102      	bne.n	80044a4 <switch_mode_lazy_pid_state+0x14>
			switch_mode_not_reg_state();
 800449e:	f7ff ffc7 	bl	8004430 <switch_mode_not_reg_state>
		}else{
			CURRENT_REG_MODE = LAZY_PID_REG;
			K_PWM_tension = 1;
		}
}
 80044a2:	e005      	b.n	80044b0 <switch_mode_lazy_pid_state+0x20>
			CURRENT_REG_MODE = LAZY_PID_REG;
 80044a4:	4b03      	ldr	r3, [pc, #12]	; (80044b4 <switch_mode_lazy_pid_state+0x24>)
 80044a6:	2202      	movs	r2, #2
 80044a8:	701a      	strb	r2, [r3, #0]
			K_PWM_tension = 1;
 80044aa:	4b03      	ldr	r3, [pc, #12]	; (80044b8 <switch_mode_lazy_pid_state+0x28>)
 80044ac:	2201      	movs	r2, #1
 80044ae:	801a      	strh	r2, [r3, #0]
}
 80044b0:	bf00      	nop
 80044b2:	bd80      	pop	{r7, pc}
 80044b4:	20000d91 	.word	0x20000d91
 80044b8:	20000142 	.word	0x20000142

080044bc <show_mode_lazy_pid_state>:
void show_mode_lazy_pid_state(char * ret){
 80044bc:	b480      	push	{r7}
 80044be:	b083      	sub	sp, #12
 80044c0:	af00      	add	r7, sp, #0
 80044c2:	6078      	str	r0, [r7, #4]
	if(CURRENT_REG_MODE == LAZY_PID_REG){
 80044c4:	4b0a      	ldr	r3, [pc, #40]	; (80044f0 <show_mode_lazy_pid_state+0x34>)
 80044c6:	781b      	ldrb	r3, [r3, #0]
 80044c8:	b2db      	uxtb	r3, r3
 80044ca:	2b02      	cmp	r3, #2
 80044cc:	d106      	bne.n	80044dc <show_mode_lazy_pid_state+0x20>
		sprintf(ret, "");
 80044ce:	687b      	ldr	r3, [r7, #4]
 80044d0:	4a08      	ldr	r2, [pc, #32]	; (80044f4 <show_mode_lazy_pid_state+0x38>)
 80044d2:	8811      	ldrh	r1, [r2, #0]
 80044d4:	7892      	ldrb	r2, [r2, #2]
 80044d6:	8019      	strh	r1, [r3, #0]
 80044d8:	709a      	strb	r2, [r3, #2]
	}else{
		sprintf(ret, "");
	}
}
 80044da:	e003      	b.n	80044e4 <show_mode_lazy_pid_state+0x28>
		sprintf(ret, "");
 80044dc:	687b      	ldr	r3, [r7, #4]
 80044de:	4a06      	ldr	r2, [pc, #24]	; (80044f8 <show_mode_lazy_pid_state+0x3c>)
 80044e0:	6810      	ldr	r0, [r2, #0]
 80044e2:	6018      	str	r0, [r3, #0]
}
 80044e4:	bf00      	nop
 80044e6:	370c      	adds	r7, #12
 80044e8:	46bd      	mov	sp, r7
 80044ea:	bc80      	pop	{r7}
 80044ec:	4770      	bx	lr
 80044ee:	bf00      	nop
 80044f0:	20000d91 	.word	0x20000d91
 80044f4:	08009da8 	.word	0x08009da8
 80044f8:	08009dac 	.word	0x08009dac

080044fc <validate_mode_lazy_pid_period>:
void validate_mode_lazy_pid_period(void){
 80044fc:	b480      	push	{r7}
 80044fe:	af00      	add	r7, sp, #0
	if(mode_lazy_pid_struct.mode_lazy_pid_period.current > 100) {
 8004500:	4b08      	ldr	r3, [pc, #32]	; (8004524 <validate_mode_lazy_pid_period+0x28>)
 8004502:	689b      	ldr	r3, [r3, #8]
 8004504:	2b64      	cmp	r3, #100	; 0x64
 8004506:	d902      	bls.n	800450e <validate_mode_lazy_pid_period+0x12>
		mode_lazy_pid_struct.mode_lazy_pid_period.current = 100;
 8004508:	4b06      	ldr	r3, [pc, #24]	; (8004524 <validate_mode_lazy_pid_period+0x28>)
 800450a:	2264      	movs	r2, #100	; 0x64
 800450c:	609a      	str	r2, [r3, #8]
	}
	if(mode_lazy_pid_struct.mode_lazy_pid_period.current < 2) {
 800450e:	4b05      	ldr	r3, [pc, #20]	; (8004524 <validate_mode_lazy_pid_period+0x28>)
 8004510:	689b      	ldr	r3, [r3, #8]
 8004512:	2b01      	cmp	r3, #1
 8004514:	d802      	bhi.n	800451c <validate_mode_lazy_pid_period+0x20>
		mode_lazy_pid_struct.mode_lazy_pid_period.current = 2;
 8004516:	4b03      	ldr	r3, [pc, #12]	; (8004524 <validate_mode_lazy_pid_period+0x28>)
 8004518:	2202      	movs	r2, #2
 800451a:	609a      	str	r2, [r3, #8]
	}
}
 800451c:	bf00      	nop
 800451e:	46bd      	mov	sp, r7
 8004520:	bc80      	pop	{r7}
 8004522:	4770      	bx	lr
 8004524:	20004ac4 	.word	0x20004ac4

08004528 <inc_mode_lazy_pid_period>:
void inc_mode_lazy_pid_period(void){
 8004528:	b580      	push	{r7, lr}
 800452a:	af00      	add	r7, sp, #0
	mode_lazy_pid_struct.mode_lazy_pid_period.current++;
 800452c:	4b04      	ldr	r3, [pc, #16]	; (8004540 <inc_mode_lazy_pid_period+0x18>)
 800452e:	689b      	ldr	r3, [r3, #8]
 8004530:	3301      	adds	r3, #1
 8004532:	4a03      	ldr	r2, [pc, #12]	; (8004540 <inc_mode_lazy_pid_period+0x18>)
 8004534:	6093      	str	r3, [r2, #8]
	validate_mode_lazy_pid_period();
 8004536:	f7ff ffe1 	bl	80044fc <validate_mode_lazy_pid_period>
}
 800453a:	bf00      	nop
 800453c:	bd80      	pop	{r7, pc}
 800453e:	bf00      	nop
 8004540:	20004ac4 	.word	0x20004ac4

08004544 <dec_mode_lazy_pid_period>:
void dec_mode_lazy_pid_period(void){
 8004544:	b580      	push	{r7, lr}
 8004546:	af00      	add	r7, sp, #0
	mode_lazy_pid_struct.mode_lazy_pid_period.current--;
 8004548:	4b04      	ldr	r3, [pc, #16]	; (800455c <dec_mode_lazy_pid_period+0x18>)
 800454a:	689b      	ldr	r3, [r3, #8]
 800454c:	3b01      	subs	r3, #1
 800454e:	4a03      	ldr	r2, [pc, #12]	; (800455c <dec_mode_lazy_pid_period+0x18>)
 8004550:	6093      	str	r3, [r2, #8]
	validate_mode_lazy_pid_period();
 8004552:	f7ff ffd3 	bl	80044fc <validate_mode_lazy_pid_period>
}
 8004556:	bf00      	nop
 8004558:	bd80      	pop	{r7, pc}
 800455a:	bf00      	nop
 800455c:	20004ac4 	.word	0x20004ac4

08004560 <show_mode_lazy_pid_period>:
void show_mode_lazy_pid_period(char * ret){
 8004560:	b580      	push	{r7, lr}
 8004562:	b082      	sub	sp, #8
 8004564:	af00      	add	r7, sp, #0
 8004566:	6078      	str	r0, [r7, #4]
	sprintf(ret, "%3d", (int)(mode_lazy_pid_struct.mode_lazy_pid_period.current));
 8004568:	4b05      	ldr	r3, [pc, #20]	; (8004580 <show_mode_lazy_pid_period+0x20>)
 800456a:	689b      	ldr	r3, [r3, #8]
 800456c:	461a      	mov	r2, r3
 800456e:	4905      	ldr	r1, [pc, #20]	; (8004584 <show_mode_lazy_pid_period+0x24>)
 8004570:	6878      	ldr	r0, [r7, #4]
 8004572:	f003 ffb3 	bl	80084dc <siprintf>
}
 8004576:	bf00      	nop
 8004578:	3708      	adds	r7, #8
 800457a:	46bd      	mov	sp, r7
 800457c:	bd80      	pop	{r7, pc}
 800457e:	bf00      	nop
 8004580:	20004ac4 	.word	0x20004ac4
 8004584:	08009e1c 	.word	0x08009e1c

08004588 <validate_mode_lazy_pid_value>:
void validate_mode_lazy_pid_value(void){
 8004588:	b480      	push	{r7}
 800458a:	af00      	add	r7, sp, #0
	if(mode_lazy_pid_struct.mode_lazy_pid_value.current >rope_tension_up_limit*100) {
 800458c:	4b11      	ldr	r3, [pc, #68]	; (80045d4 <validate_mode_lazy_pid_value+0x4c>)
 800458e:	681a      	ldr	r2, [r3, #0]
 8004590:	4b11      	ldr	r3, [pc, #68]	; (80045d8 <validate_mode_lazy_pid_value+0x50>)
 8004592:	681b      	ldr	r3, [r3, #0]
 8004594:	2164      	movs	r1, #100	; 0x64
 8004596:	fb01 f303 	mul.w	r3, r1, r3
 800459a:	429a      	cmp	r2, r3
 800459c:	d906      	bls.n	80045ac <validate_mode_lazy_pid_value+0x24>
		mode_lazy_pid_struct.mode_lazy_pid_value.current = rope_tension_up_limit*100;
 800459e:	4b0e      	ldr	r3, [pc, #56]	; (80045d8 <validate_mode_lazy_pid_value+0x50>)
 80045a0:	681b      	ldr	r3, [r3, #0]
 80045a2:	2264      	movs	r2, #100	; 0x64
 80045a4:	fb02 f303 	mul.w	r3, r2, r3
 80045a8:	4a0a      	ldr	r2, [pc, #40]	; (80045d4 <validate_mode_lazy_pid_value+0x4c>)
 80045aa:	6013      	str	r3, [r2, #0]
	}
	if(mode_lazy_pid_struct.mode_lazy_pid_value.current < rope_tension_bottom_limit*100) {
 80045ac:	4b09      	ldr	r3, [pc, #36]	; (80045d4 <validate_mode_lazy_pid_value+0x4c>)
 80045ae:	681a      	ldr	r2, [r3, #0]
 80045b0:	4b0a      	ldr	r3, [pc, #40]	; (80045dc <validate_mode_lazy_pid_value+0x54>)
 80045b2:	681b      	ldr	r3, [r3, #0]
 80045b4:	2164      	movs	r1, #100	; 0x64
 80045b6:	fb01 f303 	mul.w	r3, r1, r3
 80045ba:	429a      	cmp	r2, r3
 80045bc:	d206      	bcs.n	80045cc <validate_mode_lazy_pid_value+0x44>
		mode_lazy_pid_struct.mode_lazy_pid_value.current = rope_tension_bottom_limit*100;
 80045be:	4b07      	ldr	r3, [pc, #28]	; (80045dc <validate_mode_lazy_pid_value+0x54>)
 80045c0:	681b      	ldr	r3, [r3, #0]
 80045c2:	2264      	movs	r2, #100	; 0x64
 80045c4:	fb02 f303 	mul.w	r3, r2, r3
 80045c8:	4a02      	ldr	r2, [pc, #8]	; (80045d4 <validate_mode_lazy_pid_value+0x4c>)
 80045ca:	6013      	str	r3, [r2, #0]
	}
}
 80045cc:	bf00      	nop
 80045ce:	46bd      	mov	sp, r7
 80045d0:	bc80      	pop	{r7}
 80045d2:	4770      	bx	lr
 80045d4:	20004ac4 	.word	0x20004ac4
 80045d8:	2000013c 	.word	0x2000013c
 80045dc:	20000134 	.word	0x20000134

080045e0 <inc_mode_lazy_pid_value>:
void inc_mode_lazy_pid_value(void){
 80045e0:	b580      	push	{r7, lr}
 80045e2:	af00      	add	r7, sp, #0
	mode_lazy_pid_struct.mode_lazy_pid_value.current += 100;
 80045e4:	4b04      	ldr	r3, [pc, #16]	; (80045f8 <inc_mode_lazy_pid_value+0x18>)
 80045e6:	681b      	ldr	r3, [r3, #0]
 80045e8:	3364      	adds	r3, #100	; 0x64
 80045ea:	4a03      	ldr	r2, [pc, #12]	; (80045f8 <inc_mode_lazy_pid_value+0x18>)
 80045ec:	6013      	str	r3, [r2, #0]
	validate_mode_lazy_pid_value();
 80045ee:	f7ff ffcb 	bl	8004588 <validate_mode_lazy_pid_value>
}
 80045f2:	bf00      	nop
 80045f4:	bd80      	pop	{r7, pc}
 80045f6:	bf00      	nop
 80045f8:	20004ac4 	.word	0x20004ac4

080045fc <dec_mode_lazy_pid_value>:
void dec_mode_lazy_pid_value(void){
 80045fc:	b580      	push	{r7, lr}
 80045fe:	af00      	add	r7, sp, #0
	mode_lazy_pid_struct.mode_lazy_pid_value.current -= 100;
 8004600:	4b04      	ldr	r3, [pc, #16]	; (8004614 <dec_mode_lazy_pid_value+0x18>)
 8004602:	681b      	ldr	r3, [r3, #0]
 8004604:	3b64      	subs	r3, #100	; 0x64
 8004606:	4a03      	ldr	r2, [pc, #12]	; (8004614 <dec_mode_lazy_pid_value+0x18>)
 8004608:	6013      	str	r3, [r2, #0]
	validate_mode_lazy_pid_value();
 800460a:	f7ff ffbd 	bl	8004588 <validate_mode_lazy_pid_value>
}
 800460e:	bf00      	nop
 8004610:	bd80      	pop	{r7, pc}
 8004612:	bf00      	nop
 8004614:	20004ac4 	.word	0x20004ac4

08004618 <show_mode_lazy_pid_value>:
void show_mode_lazy_pid_value(char * ret){
 8004618:	b580      	push	{r7, lr}
 800461a:	b082      	sub	sp, #8
 800461c:	af00      	add	r7, sp, #0
 800461e:	6078      	str	r0, [r7, #4]
	sprintf(ret, "%3d", (int)(mode_lazy_pid_struct.mode_lazy_pid_value.current/100));
 8004620:	4b07      	ldr	r3, [pc, #28]	; (8004640 <show_mode_lazy_pid_value+0x28>)
 8004622:	681b      	ldr	r3, [r3, #0]
 8004624:	4a07      	ldr	r2, [pc, #28]	; (8004644 <show_mode_lazy_pid_value+0x2c>)
 8004626:	fba2 2303 	umull	r2, r3, r2, r3
 800462a:	095b      	lsrs	r3, r3, #5
 800462c:	461a      	mov	r2, r3
 800462e:	4906      	ldr	r1, [pc, #24]	; (8004648 <show_mode_lazy_pid_value+0x30>)
 8004630:	6878      	ldr	r0, [r7, #4]
 8004632:	f003 ff53 	bl	80084dc <siprintf>
}
 8004636:	bf00      	nop
 8004638:	3708      	adds	r7, #8
 800463a:	46bd      	mov	sp, r7
 800463c:	bd80      	pop	{r7, pc}
 800463e:	bf00      	nop
 8004640:	20004ac4 	.word	0x20004ac4
 8004644:	51eb851f 	.word	0x51eb851f
 8004648:	08009e1c 	.word	0x08009e1c

0800464c <validate_mode_lazy_pid_err>:

void validate_mode_lazy_pid_err(void){
 800464c:	b480      	push	{r7}
 800464e:	af00      	add	r7, sp, #0
	if(mode_lazy_pid_struct.mode_lazy_pid_err.current > 20) {
 8004650:	4b08      	ldr	r3, [pc, #32]	; (8004674 <validate_mode_lazy_pid_err+0x28>)
 8004652:	691b      	ldr	r3, [r3, #16]
 8004654:	2b14      	cmp	r3, #20
 8004656:	d902      	bls.n	800465e <validate_mode_lazy_pid_err+0x12>
		mode_lazy_pid_struct.mode_lazy_pid_err.current = 20;
 8004658:	4b06      	ldr	r3, [pc, #24]	; (8004674 <validate_mode_lazy_pid_err+0x28>)
 800465a:	2214      	movs	r2, #20
 800465c:	611a      	str	r2, [r3, #16]
	}
	if(mode_lazy_pid_struct.mode_lazy_pid_err.current < 1) {
 800465e:	4b05      	ldr	r3, [pc, #20]	; (8004674 <validate_mode_lazy_pid_err+0x28>)
 8004660:	691b      	ldr	r3, [r3, #16]
 8004662:	2b00      	cmp	r3, #0
 8004664:	d102      	bne.n	800466c <validate_mode_lazy_pid_err+0x20>
		mode_lazy_pid_struct.mode_lazy_pid_err.current = 1;
 8004666:	4b03      	ldr	r3, [pc, #12]	; (8004674 <validate_mode_lazy_pid_err+0x28>)
 8004668:	2201      	movs	r2, #1
 800466a:	611a      	str	r2, [r3, #16]
	}
}
 800466c:	bf00      	nop
 800466e:	46bd      	mov	sp, r7
 8004670:	bc80      	pop	{r7}
 8004672:	4770      	bx	lr
 8004674:	20004ac4 	.word	0x20004ac4

08004678 <inc_mode_lazy_pid_err>:
void inc_mode_lazy_pid_err(void){
 8004678:	b580      	push	{r7, lr}
 800467a:	af00      	add	r7, sp, #0
	mode_lazy_pid_struct.mode_lazy_pid_err.current += 1;
 800467c:	4b04      	ldr	r3, [pc, #16]	; (8004690 <inc_mode_lazy_pid_err+0x18>)
 800467e:	691b      	ldr	r3, [r3, #16]
 8004680:	3301      	adds	r3, #1
 8004682:	4a03      	ldr	r2, [pc, #12]	; (8004690 <inc_mode_lazy_pid_err+0x18>)
 8004684:	6113      	str	r3, [r2, #16]
	validate_mode_lazy_pid_err();
 8004686:	f7ff ffe1 	bl	800464c <validate_mode_lazy_pid_err>
}
 800468a:	bf00      	nop
 800468c:	bd80      	pop	{r7, pc}
 800468e:	bf00      	nop
 8004690:	20004ac4 	.word	0x20004ac4

08004694 <dec_mode_lazy_pid_err>:
void dec_mode_lazy_pid_err(void){
 8004694:	b580      	push	{r7, lr}
 8004696:	af00      	add	r7, sp, #0
	mode_lazy_pid_struct.mode_lazy_pid_err.current -= 1;
 8004698:	4b04      	ldr	r3, [pc, #16]	; (80046ac <dec_mode_lazy_pid_err+0x18>)
 800469a:	691b      	ldr	r3, [r3, #16]
 800469c:	3b01      	subs	r3, #1
 800469e:	4a03      	ldr	r2, [pc, #12]	; (80046ac <dec_mode_lazy_pid_err+0x18>)
 80046a0:	6113      	str	r3, [r2, #16]
	validate_mode_lazy_pid_err();
 80046a2:	f7ff ffd3 	bl	800464c <validate_mode_lazy_pid_err>
}
 80046a6:	bf00      	nop
 80046a8:	bd80      	pop	{r7, pc}
 80046aa:	bf00      	nop
 80046ac:	20004ac4 	.word	0x20004ac4

080046b0 <show_mode_lazy_pid_err>:
void show_mode_lazy_pid_err(char * ret){
 80046b0:	b580      	push	{r7, lr}
 80046b2:	b082      	sub	sp, #8
 80046b4:	af00      	add	r7, sp, #0
 80046b6:	6078      	str	r0, [r7, #4]
	sprintf(ret, "%3d", (int)(mode_lazy_pid_struct.mode_lazy_pid_err.current));
 80046b8:	4b05      	ldr	r3, [pc, #20]	; (80046d0 <show_mode_lazy_pid_err+0x20>)
 80046ba:	691b      	ldr	r3, [r3, #16]
 80046bc:	461a      	mov	r2, r3
 80046be:	4905      	ldr	r1, [pc, #20]	; (80046d4 <show_mode_lazy_pid_err+0x24>)
 80046c0:	6878      	ldr	r0, [r7, #4]
 80046c2:	f003 ff0b 	bl	80084dc <siprintf>
}
 80046c6:	bf00      	nop
 80046c8:	3708      	adds	r7, #8
 80046ca:	46bd      	mov	sp, r7
 80046cc:	bd80      	pop	{r7, pc}
 80046ce:	bf00      	nop
 80046d0:	20004ac4 	.word	0x20004ac4
 80046d4:	08009e1c 	.word	0x08009e1c

080046d8 <switch_mode_pid_state>:

void switch_mode_pid_state(void){
 80046d8:	b580      	push	{r7, lr}
 80046da:	af00      	add	r7, sp, #0
		if(CURRENT_REG_MODE == PID_REG){
 80046dc:	4b07      	ldr	r3, [pc, #28]	; (80046fc <switch_mode_pid_state+0x24>)
 80046de:	781b      	ldrb	r3, [r3, #0]
 80046e0:	b2db      	uxtb	r3, r3
 80046e2:	2b01      	cmp	r3, #1
 80046e4:	d102      	bne.n	80046ec <switch_mode_pid_state+0x14>
			switch_mode_not_reg_state();
 80046e6:	f7ff fea3 	bl	8004430 <switch_mode_not_reg_state>
		}else{
			CURRENT_REG_MODE = PID_REG;
			K_PWM_tension = 1;
		}
}
 80046ea:	e005      	b.n	80046f8 <switch_mode_pid_state+0x20>
			CURRENT_REG_MODE = PID_REG;
 80046ec:	4b03      	ldr	r3, [pc, #12]	; (80046fc <switch_mode_pid_state+0x24>)
 80046ee:	2201      	movs	r2, #1
 80046f0:	701a      	strb	r2, [r3, #0]
			K_PWM_tension = 1;
 80046f2:	4b03      	ldr	r3, [pc, #12]	; (8004700 <switch_mode_pid_state+0x28>)
 80046f4:	2201      	movs	r2, #1
 80046f6:	801a      	strh	r2, [r3, #0]
}
 80046f8:	bf00      	nop
 80046fa:	bd80      	pop	{r7, pc}
 80046fc:	20000d91 	.word	0x20000d91
 8004700:	20000142 	.word	0x20000142

08004704 <show_mode_pid_state>:
void show_mode_pid_state(char * ret){
 8004704:	b480      	push	{r7}
 8004706:	b083      	sub	sp, #12
 8004708:	af00      	add	r7, sp, #0
 800470a:	6078      	str	r0, [r7, #4]
	if(CURRENT_REG_MODE == PID_REG){
 800470c:	4b0a      	ldr	r3, [pc, #40]	; (8004738 <show_mode_pid_state+0x34>)
 800470e:	781b      	ldrb	r3, [r3, #0]
 8004710:	b2db      	uxtb	r3, r3
 8004712:	2b01      	cmp	r3, #1
 8004714:	d106      	bne.n	8004724 <show_mode_pid_state+0x20>
		sprintf(ret, "");
 8004716:	687b      	ldr	r3, [r7, #4]
 8004718:	4a08      	ldr	r2, [pc, #32]	; (800473c <show_mode_pid_state+0x38>)
 800471a:	8811      	ldrh	r1, [r2, #0]
 800471c:	7892      	ldrb	r2, [r2, #2]
 800471e:	8019      	strh	r1, [r3, #0]
 8004720:	709a      	strb	r2, [r3, #2]
	}else{
		sprintf(ret, "");
	}
}
 8004722:	e003      	b.n	800472c <show_mode_pid_state+0x28>
		sprintf(ret, "");
 8004724:	687b      	ldr	r3, [r7, #4]
 8004726:	4a06      	ldr	r2, [pc, #24]	; (8004740 <show_mode_pid_state+0x3c>)
 8004728:	6810      	ldr	r0, [r2, #0]
 800472a:	6018      	str	r0, [r3, #0]
}
 800472c:	bf00      	nop
 800472e:	370c      	adds	r7, #12
 8004730:	46bd      	mov	sp, r7
 8004732:	bc80      	pop	{r7}
 8004734:	4770      	bx	lr
 8004736:	bf00      	nop
 8004738:	20000d91 	.word	0x20000d91
 800473c:	08009da8 	.word	0x08009da8
 8004740:	08009dac 	.word	0x08009dac

08004744 <inc_mode_pid_value>:
void inc_mode_pid_value(void){
 8004744:	b480      	push	{r7}
 8004746:	af00      	add	r7, sp, #0
	rope_tention_target += 100; 
 8004748:	4b0c      	ldr	r3, [pc, #48]	; (800477c <inc_mode_pid_value+0x38>)
 800474a:	681b      	ldr	r3, [r3, #0]
 800474c:	3364      	adds	r3, #100	; 0x64
 800474e:	4a0b      	ldr	r2, [pc, #44]	; (800477c <inc_mode_pid_value+0x38>)
 8004750:	6013      	str	r3, [r2, #0]
	if(rope_tention_target >rope_tension_up_limit*100) { rope_tention_target = rope_tension_up_limit*100; } 
 8004752:	4b0b      	ldr	r3, [pc, #44]	; (8004780 <inc_mode_pid_value+0x3c>)
 8004754:	681b      	ldr	r3, [r3, #0]
 8004756:	2264      	movs	r2, #100	; 0x64
 8004758:	fb02 f203 	mul.w	r2, r2, r3
 800475c:	4b07      	ldr	r3, [pc, #28]	; (800477c <inc_mode_pid_value+0x38>)
 800475e:	681b      	ldr	r3, [r3, #0]
 8004760:	429a      	cmp	r2, r3
 8004762:	d206      	bcs.n	8004772 <inc_mode_pid_value+0x2e>
 8004764:	4b06      	ldr	r3, [pc, #24]	; (8004780 <inc_mode_pid_value+0x3c>)
 8004766:	681b      	ldr	r3, [r3, #0]
 8004768:	2264      	movs	r2, #100	; 0x64
 800476a:	fb02 f303 	mul.w	r3, r2, r3
 800476e:	4a03      	ldr	r2, [pc, #12]	; (800477c <inc_mode_pid_value+0x38>)
 8004770:	6013      	str	r3, [r2, #0]
}
 8004772:	bf00      	nop
 8004774:	46bd      	mov	sp, r7
 8004776:	bc80      	pop	{r7}
 8004778:	4770      	bx	lr
 800477a:	bf00      	nop
 800477c:	20000130 	.word	0x20000130
 8004780:	2000013c 	.word	0x2000013c

08004784 <dec_mode_pid_value>:
void dec_mode_pid_value(void){
 8004784:	b480      	push	{r7}
 8004786:	af00      	add	r7, sp, #0
	if( rope_tention_target > 100 ) rope_tention_target -= 100; 
 8004788:	4b0e      	ldr	r3, [pc, #56]	; (80047c4 <dec_mode_pid_value+0x40>)
 800478a:	681b      	ldr	r3, [r3, #0]
 800478c:	2b64      	cmp	r3, #100	; 0x64
 800478e:	d904      	bls.n	800479a <dec_mode_pid_value+0x16>
 8004790:	4b0c      	ldr	r3, [pc, #48]	; (80047c4 <dec_mode_pid_value+0x40>)
 8004792:	681b      	ldr	r3, [r3, #0]
 8004794:	3b64      	subs	r3, #100	; 0x64
 8004796:	4a0b      	ldr	r2, [pc, #44]	; (80047c4 <dec_mode_pid_value+0x40>)
 8004798:	6013      	str	r3, [r2, #0]
	if(rope_tention_target < rope_tension_bottom_limit*100) { rope_tention_target = rope_tension_bottom_limit*100; }
 800479a:	4b0b      	ldr	r3, [pc, #44]	; (80047c8 <dec_mode_pid_value+0x44>)
 800479c:	681b      	ldr	r3, [r3, #0]
 800479e:	2264      	movs	r2, #100	; 0x64
 80047a0:	fb02 f203 	mul.w	r2, r2, r3
 80047a4:	4b07      	ldr	r3, [pc, #28]	; (80047c4 <dec_mode_pid_value+0x40>)
 80047a6:	681b      	ldr	r3, [r3, #0]
 80047a8:	429a      	cmp	r2, r3
 80047aa:	d906      	bls.n	80047ba <dec_mode_pid_value+0x36>
 80047ac:	4b06      	ldr	r3, [pc, #24]	; (80047c8 <dec_mode_pid_value+0x44>)
 80047ae:	681b      	ldr	r3, [r3, #0]
 80047b0:	2264      	movs	r2, #100	; 0x64
 80047b2:	fb02 f303 	mul.w	r3, r2, r3
 80047b6:	4a03      	ldr	r2, [pc, #12]	; (80047c4 <dec_mode_pid_value+0x40>)
 80047b8:	6013      	str	r3, [r2, #0]
}
 80047ba:	bf00      	nop
 80047bc:	46bd      	mov	sp, r7
 80047be:	bc80      	pop	{r7}
 80047c0:	4770      	bx	lr
 80047c2:	bf00      	nop
 80047c4:	20000130 	.word	0x20000130
 80047c8:	20000134 	.word	0x20000134

080047cc <show_mode_pid_value>:
void show_mode_pid_value(char * ret){
 80047cc:	b580      	push	{r7, lr}
 80047ce:	b082      	sub	sp, #8
 80047d0:	af00      	add	r7, sp, #0
 80047d2:	6078      	str	r0, [r7, #4]
	sprintf(ret, "%3d", (int)(rope_tention_target/100));
 80047d4:	4b07      	ldr	r3, [pc, #28]	; (80047f4 <show_mode_pid_value+0x28>)
 80047d6:	681b      	ldr	r3, [r3, #0]
 80047d8:	4a07      	ldr	r2, [pc, #28]	; (80047f8 <show_mode_pid_value+0x2c>)
 80047da:	fba2 2303 	umull	r2, r3, r2, r3
 80047de:	095b      	lsrs	r3, r3, #5
 80047e0:	461a      	mov	r2, r3
 80047e2:	4906      	ldr	r1, [pc, #24]	; (80047fc <show_mode_pid_value+0x30>)
 80047e4:	6878      	ldr	r0, [r7, #4]
 80047e6:	f003 fe79 	bl	80084dc <siprintf>
}
 80047ea:	bf00      	nop
 80047ec:	3708      	adds	r7, #8
 80047ee:	46bd      	mov	sp, r7
 80047f0:	bd80      	pop	{r7, pc}
 80047f2:	bf00      	nop
 80047f4:	20000130 	.word	0x20000130
 80047f8:	51eb851f 	.word	0x51eb851f
 80047fc:	08009e1c 	.word	0x08009e1c

08004800 <inc_angle_left>:


void inc_angle_left(void){
 8004800:	b480      	push	{r7}
 8004802:	af00      	add	r7, sp, #0
	angle_left++;
 8004804:	4b0e      	ldr	r3, [pc, #56]	; (8004840 <inc_angle_left+0x40>)
 8004806:	881b      	ldrh	r3, [r3, #0]
 8004808:	b29b      	uxth	r3, r3
 800480a:	3301      	adds	r3, #1
 800480c:	b29a      	uxth	r2, r3
 800480e:	4b0c      	ldr	r3, [pc, #48]	; (8004840 <inc_angle_left+0x40>)
 8004810:	801a      	strh	r2, [r3, #0]
	if(angle_left + angle_right>= 1800)
 8004812:	4b0b      	ldr	r3, [pc, #44]	; (8004840 <inc_angle_left+0x40>)
 8004814:	881b      	ldrh	r3, [r3, #0]
 8004816:	b29b      	uxth	r3, r3
 8004818:	461a      	mov	r2, r3
 800481a:	4b0a      	ldr	r3, [pc, #40]	; (8004844 <inc_angle_left+0x44>)
 800481c:	881b      	ldrh	r3, [r3, #0]
 800481e:	b29b      	uxth	r3, r3
 8004820:	4413      	add	r3, r2
 8004822:	f5b3 6fe1 	cmp.w	r3, #1800	; 0x708
 8004826:	db06      	blt.n	8004836 <inc_angle_left+0x36>
		angle_left--;
 8004828:	4b05      	ldr	r3, [pc, #20]	; (8004840 <inc_angle_left+0x40>)
 800482a:	881b      	ldrh	r3, [r3, #0]
 800482c:	b29b      	uxth	r3, r3
 800482e:	3b01      	subs	r3, #1
 8004830:	b29a      	uxth	r2, r3
 8004832:	4b03      	ldr	r3, [pc, #12]	; (8004840 <inc_angle_left+0x40>)
 8004834:	801a      	strh	r2, [r3, #0]
}
 8004836:	bf00      	nop
 8004838:	46bd      	mov	sp, r7
 800483a:	bc80      	pop	{r7}
 800483c:	4770      	bx	lr
 800483e:	bf00      	nop
 8004840:	200000f2 	.word	0x200000f2
 8004844:	200000f4 	.word	0x200000f4

08004848 <dec_angle_left>:
void dec_angle_left(void){
 8004848:	b480      	push	{r7}
 800484a:	af00      	add	r7, sp, #0
	if(angle_left>1)
 800484c:	4b07      	ldr	r3, [pc, #28]	; (800486c <dec_angle_left+0x24>)
 800484e:	881b      	ldrh	r3, [r3, #0]
 8004850:	b29b      	uxth	r3, r3
 8004852:	2b01      	cmp	r3, #1
 8004854:	d906      	bls.n	8004864 <dec_angle_left+0x1c>
		angle_left--;
 8004856:	4b05      	ldr	r3, [pc, #20]	; (800486c <dec_angle_left+0x24>)
 8004858:	881b      	ldrh	r3, [r3, #0]
 800485a:	b29b      	uxth	r3, r3
 800485c:	3b01      	subs	r3, #1
 800485e:	b29a      	uxth	r2, r3
 8004860:	4b02      	ldr	r3, [pc, #8]	; (800486c <dec_angle_left+0x24>)
 8004862:	801a      	strh	r2, [r3, #0]
}
 8004864:	bf00      	nop
 8004866:	46bd      	mov	sp, r7
 8004868:	bc80      	pop	{r7}
 800486a:	4770      	bx	lr
 800486c:	200000f2 	.word	0x200000f2

08004870 <show_angle_left>:
void show_angle_left(char * ret){
 8004870:	b580      	push	{r7, lr}
 8004872:	b082      	sub	sp, #8
 8004874:	af00      	add	r7, sp, #0
 8004876:	6078      	str	r0, [r7, #4]
	sprintf(ret, "%2d.%1d", angle_left/10, angle_left%10);
 8004878:	4b0f      	ldr	r3, [pc, #60]	; (80048b8 <show_angle_left+0x48>)
 800487a:	881b      	ldrh	r3, [r3, #0]
 800487c:	b29b      	uxth	r3, r3
 800487e:	4a0f      	ldr	r2, [pc, #60]	; (80048bc <show_angle_left+0x4c>)
 8004880:	fba2 2303 	umull	r2, r3, r2, r3
 8004884:	08db      	lsrs	r3, r3, #3
 8004886:	b29b      	uxth	r3, r3
 8004888:	4618      	mov	r0, r3
 800488a:	4b0b      	ldr	r3, [pc, #44]	; (80048b8 <show_angle_left+0x48>)
 800488c:	881b      	ldrh	r3, [r3, #0]
 800488e:	b29a      	uxth	r2, r3
 8004890:	4b0a      	ldr	r3, [pc, #40]	; (80048bc <show_angle_left+0x4c>)
 8004892:	fba3 1302 	umull	r1, r3, r3, r2
 8004896:	08d9      	lsrs	r1, r3, #3
 8004898:	460b      	mov	r3, r1
 800489a:	009b      	lsls	r3, r3, #2
 800489c:	440b      	add	r3, r1
 800489e:	005b      	lsls	r3, r3, #1
 80048a0:	1ad3      	subs	r3, r2, r3
 80048a2:	b29b      	uxth	r3, r3
 80048a4:	4602      	mov	r2, r0
 80048a6:	4906      	ldr	r1, [pc, #24]	; (80048c0 <show_angle_left+0x50>)
 80048a8:	6878      	ldr	r0, [r7, #4]
 80048aa:	f003 fe17 	bl	80084dc <siprintf>
}
 80048ae:	bf00      	nop
 80048b0:	3708      	adds	r7, #8
 80048b2:	46bd      	mov	sp, r7
 80048b4:	bd80      	pop	{r7, pc}
 80048b6:	bf00      	nop
 80048b8:	200000f2 	.word	0x200000f2
 80048bc:	cccccccd 	.word	0xcccccccd
 80048c0:	08009e20 	.word	0x08009e20

080048c4 <inc_angle_right>:
void inc_angle_right(void){
 80048c4:	b480      	push	{r7}
 80048c6:	af00      	add	r7, sp, #0
	angle_right++;
 80048c8:	4b0e      	ldr	r3, [pc, #56]	; (8004904 <inc_angle_right+0x40>)
 80048ca:	881b      	ldrh	r3, [r3, #0]
 80048cc:	b29b      	uxth	r3, r3
 80048ce:	3301      	adds	r3, #1
 80048d0:	b29a      	uxth	r2, r3
 80048d2:	4b0c      	ldr	r3, [pc, #48]	; (8004904 <inc_angle_right+0x40>)
 80048d4:	801a      	strh	r2, [r3, #0]
	if(angle_left + angle_right>= 1800)
 80048d6:	4b0c      	ldr	r3, [pc, #48]	; (8004908 <inc_angle_right+0x44>)
 80048d8:	881b      	ldrh	r3, [r3, #0]
 80048da:	b29b      	uxth	r3, r3
 80048dc:	461a      	mov	r2, r3
 80048de:	4b09      	ldr	r3, [pc, #36]	; (8004904 <inc_angle_right+0x40>)
 80048e0:	881b      	ldrh	r3, [r3, #0]
 80048e2:	b29b      	uxth	r3, r3
 80048e4:	4413      	add	r3, r2
 80048e6:	f5b3 6fe1 	cmp.w	r3, #1800	; 0x708
 80048ea:	db06      	blt.n	80048fa <inc_angle_right+0x36>
		angle_right--;
 80048ec:	4b05      	ldr	r3, [pc, #20]	; (8004904 <inc_angle_right+0x40>)
 80048ee:	881b      	ldrh	r3, [r3, #0]
 80048f0:	b29b      	uxth	r3, r3
 80048f2:	3b01      	subs	r3, #1
 80048f4:	b29a      	uxth	r2, r3
 80048f6:	4b03      	ldr	r3, [pc, #12]	; (8004904 <inc_angle_right+0x40>)
 80048f8:	801a      	strh	r2, [r3, #0]
}
 80048fa:	bf00      	nop
 80048fc:	46bd      	mov	sp, r7
 80048fe:	bc80      	pop	{r7}
 8004900:	4770      	bx	lr
 8004902:	bf00      	nop
 8004904:	200000f4 	.word	0x200000f4
 8004908:	200000f2 	.word	0x200000f2

0800490c <dec_angle_right>:
void dec_angle_right(void){
 800490c:	b480      	push	{r7}
 800490e:	af00      	add	r7, sp, #0
	if(angle_right>1)
 8004910:	4b07      	ldr	r3, [pc, #28]	; (8004930 <dec_angle_right+0x24>)
 8004912:	881b      	ldrh	r3, [r3, #0]
 8004914:	b29b      	uxth	r3, r3
 8004916:	2b01      	cmp	r3, #1
 8004918:	d906      	bls.n	8004928 <dec_angle_right+0x1c>
		angle_right--;
 800491a:	4b05      	ldr	r3, [pc, #20]	; (8004930 <dec_angle_right+0x24>)
 800491c:	881b      	ldrh	r3, [r3, #0]
 800491e:	b29b      	uxth	r3, r3
 8004920:	3b01      	subs	r3, #1
 8004922:	b29a      	uxth	r2, r3
 8004924:	4b02      	ldr	r3, [pc, #8]	; (8004930 <dec_angle_right+0x24>)
 8004926:	801a      	strh	r2, [r3, #0]
}
 8004928:	bf00      	nop
 800492a:	46bd      	mov	sp, r7
 800492c:	bc80      	pop	{r7}
 800492e:	4770      	bx	lr
 8004930:	200000f4 	.word	0x200000f4

08004934 <show_angle_right>:
void show_angle_right(char * ret){
 8004934:	b580      	push	{r7, lr}
 8004936:	b082      	sub	sp, #8
 8004938:	af00      	add	r7, sp, #0
 800493a:	6078      	str	r0, [r7, #4]
	sprintf(ret, "%2d.%1d", angle_right/10, angle_right%10);
 800493c:	4b0f      	ldr	r3, [pc, #60]	; (800497c <show_angle_right+0x48>)
 800493e:	881b      	ldrh	r3, [r3, #0]
 8004940:	b29b      	uxth	r3, r3
 8004942:	4a0f      	ldr	r2, [pc, #60]	; (8004980 <show_angle_right+0x4c>)
 8004944:	fba2 2303 	umull	r2, r3, r2, r3
 8004948:	08db      	lsrs	r3, r3, #3
 800494a:	b29b      	uxth	r3, r3
 800494c:	4618      	mov	r0, r3
 800494e:	4b0b      	ldr	r3, [pc, #44]	; (800497c <show_angle_right+0x48>)
 8004950:	881b      	ldrh	r3, [r3, #0]
 8004952:	b29a      	uxth	r2, r3
 8004954:	4b0a      	ldr	r3, [pc, #40]	; (8004980 <show_angle_right+0x4c>)
 8004956:	fba3 1302 	umull	r1, r3, r3, r2
 800495a:	08d9      	lsrs	r1, r3, #3
 800495c:	460b      	mov	r3, r1
 800495e:	009b      	lsls	r3, r3, #2
 8004960:	440b      	add	r3, r1
 8004962:	005b      	lsls	r3, r3, #1
 8004964:	1ad3      	subs	r3, r2, r3
 8004966:	b29b      	uxth	r3, r3
 8004968:	4602      	mov	r2, r0
 800496a:	4906      	ldr	r1, [pc, #24]	; (8004984 <show_angle_right+0x50>)
 800496c:	6878      	ldr	r0, [r7, #4]
 800496e:	f003 fdb5 	bl	80084dc <siprintf>
}
 8004972:	bf00      	nop
 8004974:	3708      	adds	r7, #8
 8004976:	46bd      	mov	sp, r7
 8004978:	bd80      	pop	{r7, pc}
 800497a:	bf00      	nop
 800497c:	200000f4 	.word	0x200000f4
 8004980:	cccccccd 	.word	0xcccccccd
 8004984:	08009e20 	.word	0x08009e20

08004988 <switch_mode_puls_state>:

void switch_mode_puls_state(void){
 8004988:	b580      	push	{r7, lr}
 800498a:	af00      	add	r7, sp, #0
		if(CURRENT_REG_MODE == PULS_REG){
 800498c:	4b07      	ldr	r3, [pc, #28]	; (80049ac <switch_mode_puls_state+0x24>)
 800498e:	781b      	ldrb	r3, [r3, #0]
 8004990:	b2db      	uxtb	r3, r3
 8004992:	2b03      	cmp	r3, #3
 8004994:	d102      	bne.n	800499c <switch_mode_puls_state+0x14>
			switch_mode_not_reg_state();
 8004996:	f7ff fd4b 	bl	8004430 <switch_mode_not_reg_state>
		}else{
			CURRENT_REG_MODE = PULS_REG;
			K_PWM_tension = 10;
		}
}
 800499a:	e005      	b.n	80049a8 <switch_mode_puls_state+0x20>
			CURRENT_REG_MODE = PULS_REG;
 800499c:	4b03      	ldr	r3, [pc, #12]	; (80049ac <switch_mode_puls_state+0x24>)
 800499e:	2203      	movs	r2, #3
 80049a0:	701a      	strb	r2, [r3, #0]
			K_PWM_tension = 10;
 80049a2:	4b03      	ldr	r3, [pc, #12]	; (80049b0 <switch_mode_puls_state+0x28>)
 80049a4:	220a      	movs	r2, #10
 80049a6:	801a      	strh	r2, [r3, #0]
}
 80049a8:	bf00      	nop
 80049aa:	bd80      	pop	{r7, pc}
 80049ac:	20000d91 	.word	0x20000d91
 80049b0:	20000142 	.word	0x20000142

080049b4 <show_mode_puls_state>:
void show_mode_puls_state(char * ret){
 80049b4:	b480      	push	{r7}
 80049b6:	b083      	sub	sp, #12
 80049b8:	af00      	add	r7, sp, #0
 80049ba:	6078      	str	r0, [r7, #4]
	if(CURRENT_REG_MODE == PULS_REG){
 80049bc:	4b0a      	ldr	r3, [pc, #40]	; (80049e8 <show_mode_puls_state+0x34>)
 80049be:	781b      	ldrb	r3, [r3, #0]
 80049c0:	b2db      	uxtb	r3, r3
 80049c2:	2b03      	cmp	r3, #3
 80049c4:	d106      	bne.n	80049d4 <show_mode_puls_state+0x20>
		sprintf(ret, "");
 80049c6:	687b      	ldr	r3, [r7, #4]
 80049c8:	4a08      	ldr	r2, [pc, #32]	; (80049ec <show_mode_puls_state+0x38>)
 80049ca:	8811      	ldrh	r1, [r2, #0]
 80049cc:	7892      	ldrb	r2, [r2, #2]
 80049ce:	8019      	strh	r1, [r3, #0]
 80049d0:	709a      	strb	r2, [r3, #2]
	}else{
		sprintf(ret, "");
	}
}
 80049d2:	e003      	b.n	80049dc <show_mode_puls_state+0x28>
		sprintf(ret, "");
 80049d4:	687b      	ldr	r3, [r7, #4]
 80049d6:	4a06      	ldr	r2, [pc, #24]	; (80049f0 <show_mode_puls_state+0x3c>)
 80049d8:	6810      	ldr	r0, [r2, #0]
 80049da:	6018      	str	r0, [r3, #0]
}
 80049dc:	bf00      	nop
 80049de:	370c      	adds	r7, #12
 80049e0:	46bd      	mov	sp, r7
 80049e2:	bc80      	pop	{r7}
 80049e4:	4770      	bx	lr
 80049e6:	bf00      	nop
 80049e8:	20000d91 	.word	0x20000d91
 80049ec:	08009da8 	.word	0x08009da8
 80049f0:	08009dac 	.word	0x08009dac

080049f4 <inc_mode_puls_from_value>:

void inc_mode_puls_from_value(void){
 80049f4:	b480      	push	{r7}
 80049f6:	af00      	add	r7, sp, #0
	mode_puls_struct.mode_puls_from_value.current++;
 80049f8:	4b09      	ldr	r3, [pc, #36]	; (8004a20 <inc_mode_puls_from_value+0x2c>)
 80049fa:	681b      	ldr	r3, [r3, #0]
 80049fc:	3301      	adds	r3, #1
 80049fe:	4a08      	ldr	r2, [pc, #32]	; (8004a20 <inc_mode_puls_from_value+0x2c>)
 8004a00:	6013      	str	r3, [r2, #0]
	if(mode_puls_struct.mode_puls_from_value.current >= mode_puls_struct.mode_puls_to_value.current) 
 8004a02:	4b07      	ldr	r3, [pc, #28]	; (8004a20 <inc_mode_puls_from_value+0x2c>)
 8004a04:	681a      	ldr	r2, [r3, #0]
 8004a06:	4b06      	ldr	r3, [pc, #24]	; (8004a20 <inc_mode_puls_from_value+0x2c>)
 8004a08:	689b      	ldr	r3, [r3, #8]
 8004a0a:	429a      	cmp	r2, r3
 8004a0c:	d304      	bcc.n	8004a18 <inc_mode_puls_from_value+0x24>
		mode_puls_struct.mode_puls_from_value.current = mode_puls_struct.mode_puls_to_value.current - 1;	
 8004a0e:	4b04      	ldr	r3, [pc, #16]	; (8004a20 <inc_mode_puls_from_value+0x2c>)
 8004a10:	689b      	ldr	r3, [r3, #8]
 8004a12:	3b01      	subs	r3, #1
 8004a14:	4a02      	ldr	r2, [pc, #8]	; (8004a20 <inc_mode_puls_from_value+0x2c>)
 8004a16:	6013      	str	r3, [r2, #0]
}
 8004a18:	bf00      	nop
 8004a1a:	46bd      	mov	sp, r7
 8004a1c:	bc80      	pop	{r7}
 8004a1e:	4770      	bx	lr
 8004a20:	20004ae4 	.word	0x20004ae4

08004a24 <dec_mode_puls_from_value>:
void dec_mode_puls_from_value(void){
 8004a24:	b480      	push	{r7}
 8004a26:	af00      	add	r7, sp, #0
	mode_puls_struct.mode_puls_from_value.current--;
 8004a28:	4b09      	ldr	r3, [pc, #36]	; (8004a50 <dec_mode_puls_from_value+0x2c>)
 8004a2a:	681b      	ldr	r3, [r3, #0]
 8004a2c:	3b01      	subs	r3, #1
 8004a2e:	4a08      	ldr	r2, [pc, #32]	; (8004a50 <dec_mode_puls_from_value+0x2c>)
 8004a30:	6013      	str	r3, [r2, #0]
	if(mode_puls_struct.mode_puls_from_value.current <= rope_tension_bottom_limit) 
 8004a32:	4b07      	ldr	r3, [pc, #28]	; (8004a50 <dec_mode_puls_from_value+0x2c>)
 8004a34:	681a      	ldr	r2, [r3, #0]
 8004a36:	4b07      	ldr	r3, [pc, #28]	; (8004a54 <dec_mode_puls_from_value+0x30>)
 8004a38:	681b      	ldr	r3, [r3, #0]
 8004a3a:	429a      	cmp	r2, r3
 8004a3c:	d803      	bhi.n	8004a46 <dec_mode_puls_from_value+0x22>
		mode_puls_struct.mode_puls_from_value.current = rope_tension_bottom_limit;	
 8004a3e:	4b05      	ldr	r3, [pc, #20]	; (8004a54 <dec_mode_puls_from_value+0x30>)
 8004a40:	681b      	ldr	r3, [r3, #0]
 8004a42:	4a03      	ldr	r2, [pc, #12]	; (8004a50 <dec_mode_puls_from_value+0x2c>)
 8004a44:	6013      	str	r3, [r2, #0]
}
 8004a46:	bf00      	nop
 8004a48:	46bd      	mov	sp, r7
 8004a4a:	bc80      	pop	{r7}
 8004a4c:	4770      	bx	lr
 8004a4e:	bf00      	nop
 8004a50:	20004ae4 	.word	0x20004ae4
 8004a54:	20000134 	.word	0x20000134

08004a58 <show_mode_puls_from_value>:
void show_mode_puls_from_value(char * ret){
 8004a58:	b580      	push	{r7, lr}
 8004a5a:	b082      	sub	sp, #8
 8004a5c:	af00      	add	r7, sp, #0
 8004a5e:	6078      	str	r0, [r7, #4]
	sprintf(ret, "%3d", (int)(mode_puls_struct.mode_puls_from_value.current));
 8004a60:	4b05      	ldr	r3, [pc, #20]	; (8004a78 <show_mode_puls_from_value+0x20>)
 8004a62:	681b      	ldr	r3, [r3, #0]
 8004a64:	461a      	mov	r2, r3
 8004a66:	4905      	ldr	r1, [pc, #20]	; (8004a7c <show_mode_puls_from_value+0x24>)
 8004a68:	6878      	ldr	r0, [r7, #4]
 8004a6a:	f003 fd37 	bl	80084dc <siprintf>
}
 8004a6e:	bf00      	nop
 8004a70:	3708      	adds	r7, #8
 8004a72:	46bd      	mov	sp, r7
 8004a74:	bd80      	pop	{r7, pc}
 8004a76:	bf00      	nop
 8004a78:	20004ae4 	.word	0x20004ae4
 8004a7c:	08009e1c 	.word	0x08009e1c

08004a80 <inc_mode_puls_to_value>:
void inc_mode_puls_to_value(void){
 8004a80:	b480      	push	{r7}
 8004a82:	af00      	add	r7, sp, #0
	mode_puls_struct.mode_puls_to_value.current++;
 8004a84:	4b09      	ldr	r3, [pc, #36]	; (8004aac <inc_mode_puls_to_value+0x2c>)
 8004a86:	689b      	ldr	r3, [r3, #8]
 8004a88:	3301      	adds	r3, #1
 8004a8a:	4a08      	ldr	r2, [pc, #32]	; (8004aac <inc_mode_puls_to_value+0x2c>)
 8004a8c:	6093      	str	r3, [r2, #8]
	if(mode_puls_struct.mode_puls_to_value.current >= rope_tension_up_limit) 
 8004a8e:	4b07      	ldr	r3, [pc, #28]	; (8004aac <inc_mode_puls_to_value+0x2c>)
 8004a90:	689a      	ldr	r2, [r3, #8]
 8004a92:	4b07      	ldr	r3, [pc, #28]	; (8004ab0 <inc_mode_puls_to_value+0x30>)
 8004a94:	681b      	ldr	r3, [r3, #0]
 8004a96:	429a      	cmp	r2, r3
 8004a98:	d303      	bcc.n	8004aa2 <inc_mode_puls_to_value+0x22>
		mode_puls_struct.mode_puls_to_value.current = rope_tension_up_limit;	
 8004a9a:	4b05      	ldr	r3, [pc, #20]	; (8004ab0 <inc_mode_puls_to_value+0x30>)
 8004a9c:	681b      	ldr	r3, [r3, #0]
 8004a9e:	4a03      	ldr	r2, [pc, #12]	; (8004aac <inc_mode_puls_to_value+0x2c>)
 8004aa0:	6093      	str	r3, [r2, #8]
}
 8004aa2:	bf00      	nop
 8004aa4:	46bd      	mov	sp, r7
 8004aa6:	bc80      	pop	{r7}
 8004aa8:	4770      	bx	lr
 8004aaa:	bf00      	nop
 8004aac:	20004ae4 	.word	0x20004ae4
 8004ab0:	2000013c 	.word	0x2000013c

08004ab4 <dec_mode_puls_to_value>:
void dec_mode_puls_to_value(void){
 8004ab4:	b480      	push	{r7}
 8004ab6:	af00      	add	r7, sp, #0
	mode_puls_struct.mode_puls_to_value.current--;
 8004ab8:	4b09      	ldr	r3, [pc, #36]	; (8004ae0 <dec_mode_puls_to_value+0x2c>)
 8004aba:	689b      	ldr	r3, [r3, #8]
 8004abc:	3b01      	subs	r3, #1
 8004abe:	4a08      	ldr	r2, [pc, #32]	; (8004ae0 <dec_mode_puls_to_value+0x2c>)
 8004ac0:	6093      	str	r3, [r2, #8]
	if(mode_puls_struct.mode_puls_to_value.current <= mode_puls_struct.mode_puls_from_value.current) 
 8004ac2:	4b07      	ldr	r3, [pc, #28]	; (8004ae0 <dec_mode_puls_to_value+0x2c>)
 8004ac4:	689a      	ldr	r2, [r3, #8]
 8004ac6:	4b06      	ldr	r3, [pc, #24]	; (8004ae0 <dec_mode_puls_to_value+0x2c>)
 8004ac8:	681b      	ldr	r3, [r3, #0]
 8004aca:	429a      	cmp	r2, r3
 8004acc:	d804      	bhi.n	8004ad8 <dec_mode_puls_to_value+0x24>
		mode_puls_struct.mode_puls_to_value.current = mode_puls_struct.mode_puls_from_value.current+1;	
 8004ace:	4b04      	ldr	r3, [pc, #16]	; (8004ae0 <dec_mode_puls_to_value+0x2c>)
 8004ad0:	681b      	ldr	r3, [r3, #0]
 8004ad2:	3301      	adds	r3, #1
 8004ad4:	4a02      	ldr	r2, [pc, #8]	; (8004ae0 <dec_mode_puls_to_value+0x2c>)
 8004ad6:	6093      	str	r3, [r2, #8]
}
 8004ad8:	bf00      	nop
 8004ada:	46bd      	mov	sp, r7
 8004adc:	bc80      	pop	{r7}
 8004ade:	4770      	bx	lr
 8004ae0:	20004ae4 	.word	0x20004ae4

08004ae4 <show_mode_puls_to_value>:
void show_mode_puls_to_value(char * ret){
 8004ae4:	b580      	push	{r7, lr}
 8004ae6:	b082      	sub	sp, #8
 8004ae8:	af00      	add	r7, sp, #0
 8004aea:	6078      	str	r0, [r7, #4]
	sprintf(ret, "%3d", (int)(mode_puls_struct.mode_puls_to_value.current));
 8004aec:	4b05      	ldr	r3, [pc, #20]	; (8004b04 <show_mode_puls_to_value+0x20>)
 8004aee:	689b      	ldr	r3, [r3, #8]
 8004af0:	461a      	mov	r2, r3
 8004af2:	4905      	ldr	r1, [pc, #20]	; (8004b08 <show_mode_puls_to_value+0x24>)
 8004af4:	6878      	ldr	r0, [r7, #4]
 8004af6:	f003 fcf1 	bl	80084dc <siprintf>
}
 8004afa:	bf00      	nop
 8004afc:	3708      	adds	r7, #8
 8004afe:	46bd      	mov	sp, r7
 8004b00:	bd80      	pop	{r7, pc}
 8004b02:	bf00      	nop
 8004b04:	20004ae4 	.word	0x20004ae4
 8004b08:	08009e1c 	.word	0x08009e1c

08004b0c <inc_mode_puls_period_value>:
void inc_mode_puls_period_value(void){
 8004b0c:	b480      	push	{r7}
 8004b0e:	af00      	add	r7, sp, #0
	mode_puls_struct.mode_puls_period_value.current++;
 8004b10:	4b08      	ldr	r3, [pc, #32]	; (8004b34 <inc_mode_puls_period_value+0x28>)
 8004b12:	691b      	ldr	r3, [r3, #16]
 8004b14:	3301      	adds	r3, #1
 8004b16:	4a07      	ldr	r2, [pc, #28]	; (8004b34 <inc_mode_puls_period_value+0x28>)
 8004b18:	6113      	str	r3, [r2, #16]
	if (mode_puls_struct.mode_puls_period_value.current > 300)
 8004b1a:	4b06      	ldr	r3, [pc, #24]	; (8004b34 <inc_mode_puls_period_value+0x28>)
 8004b1c:	691b      	ldr	r3, [r3, #16]
 8004b1e:	f5b3 7f96 	cmp.w	r3, #300	; 0x12c
 8004b22:	d903      	bls.n	8004b2c <inc_mode_puls_period_value+0x20>
		mode_puls_struct.mode_puls_period_value.current = 300;
 8004b24:	4b03      	ldr	r3, [pc, #12]	; (8004b34 <inc_mode_puls_period_value+0x28>)
 8004b26:	f44f 7296 	mov.w	r2, #300	; 0x12c
 8004b2a:	611a      	str	r2, [r3, #16]
}
 8004b2c:	bf00      	nop
 8004b2e:	46bd      	mov	sp, r7
 8004b30:	bc80      	pop	{r7}
 8004b32:	4770      	bx	lr
 8004b34:	20004ae4 	.word	0x20004ae4

08004b38 <dec_mode_puls_period_value>:
void dec_mode_puls_period_value(void){
 8004b38:	b480      	push	{r7}
 8004b3a:	af00      	add	r7, sp, #0
	mode_puls_struct.mode_puls_period_value.current--;
 8004b3c:	4b07      	ldr	r3, [pc, #28]	; (8004b5c <dec_mode_puls_period_value+0x24>)
 8004b3e:	691b      	ldr	r3, [r3, #16]
 8004b40:	3b01      	subs	r3, #1
 8004b42:	4a06      	ldr	r2, [pc, #24]	; (8004b5c <dec_mode_puls_period_value+0x24>)
 8004b44:	6113      	str	r3, [r2, #16]
	if (mode_puls_struct.mode_puls_period_value.current<=1)
 8004b46:	4b05      	ldr	r3, [pc, #20]	; (8004b5c <dec_mode_puls_period_value+0x24>)
 8004b48:	691b      	ldr	r3, [r3, #16]
 8004b4a:	2b01      	cmp	r3, #1
 8004b4c:	d802      	bhi.n	8004b54 <dec_mode_puls_period_value+0x1c>
		mode_puls_struct.mode_puls_period_value.current = 1;
 8004b4e:	4b03      	ldr	r3, [pc, #12]	; (8004b5c <dec_mode_puls_period_value+0x24>)
 8004b50:	2201      	movs	r2, #1
 8004b52:	611a      	str	r2, [r3, #16]
}
 8004b54:	bf00      	nop
 8004b56:	46bd      	mov	sp, r7
 8004b58:	bc80      	pop	{r7}
 8004b5a:	4770      	bx	lr
 8004b5c:	20004ae4 	.word	0x20004ae4

08004b60 <show_mode_puls_period_value>:
void show_mode_puls_period_value(char * ret){
 8004b60:	b580      	push	{r7, lr}
 8004b62:	b082      	sub	sp, #8
 8004b64:	af00      	add	r7, sp, #0
 8004b66:	6078      	str	r0, [r7, #4]
	sprintf(ret, "%3d", (int)(mode_puls_struct.mode_puls_period_value.current));
 8004b68:	4b05      	ldr	r3, [pc, #20]	; (8004b80 <show_mode_puls_period_value+0x20>)
 8004b6a:	691b      	ldr	r3, [r3, #16]
 8004b6c:	461a      	mov	r2, r3
 8004b6e:	4905      	ldr	r1, [pc, #20]	; (8004b84 <show_mode_puls_period_value+0x24>)
 8004b70:	6878      	ldr	r0, [r7, #4]
 8004b72:	f003 fcb3 	bl	80084dc <siprintf>
}
 8004b76:	bf00      	nop
 8004b78:	3708      	adds	r7, #8
 8004b7a:	46bd      	mov	sp, r7
 8004b7c:	bd80      	pop	{r7, pc}
 8004b7e:	bf00      	nop
 8004b80:	20004ae4 	.word	0x20004ae4
 8004b84:	08009e28 	.word	0x08009e28

08004b88 <inc_freq>:

void inc_freq(void){
 8004b88:	b580      	push	{r7, lr}
 8004b8a:	af00      	add	r7, sp, #0
	PWM_Speed_Backup += 1; 
 8004b8c:	4b0f      	ldr	r3, [pc, #60]	; (8004bcc <inc_freq+0x44>)
 8004b8e:	881b      	ldrh	r3, [r3, #0]
 8004b90:	b29b      	uxth	r3, r3
 8004b92:	3301      	adds	r3, #1
 8004b94:	b29a      	uxth	r2, r3
 8004b96:	4b0d      	ldr	r3, [pc, #52]	; (8004bcc <inc_freq+0x44>)
 8004b98:	801a      	strh	r2, [r3, #0]
	if(PWM_Speed_Backup>MAX_ROTATION_SPEED) { PWM_Speed_Backup = MAX_ROTATION_SPEED; }
 8004b9a:	4b0c      	ldr	r3, [pc, #48]	; (8004bcc <inc_freq+0x44>)
 8004b9c:	881b      	ldrh	r3, [r3, #0]
 8004b9e:	b29b      	uxth	r3, r3
 8004ba0:	f5b3 7ffa 	cmp.w	r3, #500	; 0x1f4
 8004ba4:	d903      	bls.n	8004bae <inc_freq+0x26>
 8004ba6:	4b09      	ldr	r3, [pc, #36]	; (8004bcc <inc_freq+0x44>)
 8004ba8:	f44f 72fa 	mov.w	r2, #500	; 0x1f4
 8004bac:	801a      	strh	r2, [r3, #0]
	setFreqAtv12(PWM_Speed_Backup);
 8004bae:	4b07      	ldr	r3, [pc, #28]	; (8004bcc <inc_freq+0x44>)
 8004bb0:	881b      	ldrh	r3, [r3, #0]
 8004bb2:	b29b      	uxth	r3, r3
 8004bb4:	4618      	mov	r0, r3
 8004bb6:	f002 f867 	bl	8006c88 <setFreqAtv12>
	if(PWM_Speed_state == 1) enableRotation();// ,      
 8004bba:	4b05      	ldr	r3, [pc, #20]	; (8004bd0 <inc_freq+0x48>)
 8004bbc:	781b      	ldrb	r3, [r3, #0]
 8004bbe:	b2db      	uxtb	r3, r3
 8004bc0:	2b01      	cmp	r3, #1
 8004bc2:	d101      	bne.n	8004bc8 <inc_freq+0x40>
 8004bc4:	f002 fe10 	bl	80077e8 <enableRotation>
}
 8004bc8:	bf00      	nop
 8004bca:	bd80      	pop	{r7, pc}
 8004bcc:	20000e20 	.word	0x20000e20
 8004bd0:	20000e1c 	.word	0x20000e1c

08004bd4 <dec_freq>:
void dec_freq(void){
 8004bd4:	b580      	push	{r7, lr}
 8004bd6:	af00      	add	r7, sp, #0
	PWM_Speed_Backup -= 1;  if(PWM_Speed_Backup<1) { PWM_Speed_Backup = 1; }
 8004bd8:	4b0e      	ldr	r3, [pc, #56]	; (8004c14 <dec_freq+0x40>)
 8004bda:	881b      	ldrh	r3, [r3, #0]
 8004bdc:	b29b      	uxth	r3, r3
 8004bde:	3b01      	subs	r3, #1
 8004be0:	b29a      	uxth	r2, r3
 8004be2:	4b0c      	ldr	r3, [pc, #48]	; (8004c14 <dec_freq+0x40>)
 8004be4:	801a      	strh	r2, [r3, #0]
 8004be6:	4b0b      	ldr	r3, [pc, #44]	; (8004c14 <dec_freq+0x40>)
 8004be8:	881b      	ldrh	r3, [r3, #0]
 8004bea:	b29b      	uxth	r3, r3
 8004bec:	2b00      	cmp	r3, #0
 8004bee:	d102      	bne.n	8004bf6 <dec_freq+0x22>
 8004bf0:	4b08      	ldr	r3, [pc, #32]	; (8004c14 <dec_freq+0x40>)
 8004bf2:	2201      	movs	r2, #1
 8004bf4:	801a      	strh	r2, [r3, #0]
	setFreqAtv12(PWM_Speed_Backup);
 8004bf6:	4b07      	ldr	r3, [pc, #28]	; (8004c14 <dec_freq+0x40>)
 8004bf8:	881b      	ldrh	r3, [r3, #0]
 8004bfa:	b29b      	uxth	r3, r3
 8004bfc:	4618      	mov	r0, r3
 8004bfe:	f002 f843 	bl	8006c88 <setFreqAtv12>
	if(PWM_Speed_state == 1) enableRotation();// ,      
 8004c02:	4b05      	ldr	r3, [pc, #20]	; (8004c18 <dec_freq+0x44>)
 8004c04:	781b      	ldrb	r3, [r3, #0]
 8004c06:	b2db      	uxtb	r3, r3
 8004c08:	2b01      	cmp	r3, #1
 8004c0a:	d101      	bne.n	8004c10 <dec_freq+0x3c>
 8004c0c:	f002 fdec 	bl	80077e8 <enableRotation>
}
 8004c10:	bf00      	nop
 8004c12:	bd80      	pop	{r7, pc}
 8004c14:	20000e20 	.word	0x20000e20
 8004c18:	20000e1c 	.word	0x20000e1c

08004c1c <show_freq>:
void show_freq(char * ret){
 8004c1c:	b580      	push	{r7, lr}
 8004c1e:	b082      	sub	sp, #8
 8004c20:	af00      	add	r7, sp, #0
 8004c22:	6078      	str	r0, [r7, #4]
	sprintf(ret, "%2d.%1d", PWM_Speed_Backup/10, PWM_Speed_Backup%10);
 8004c24:	4b0f      	ldr	r3, [pc, #60]	; (8004c64 <show_freq+0x48>)
 8004c26:	881b      	ldrh	r3, [r3, #0]
 8004c28:	b29b      	uxth	r3, r3
 8004c2a:	4a0f      	ldr	r2, [pc, #60]	; (8004c68 <show_freq+0x4c>)
 8004c2c:	fba2 2303 	umull	r2, r3, r2, r3
 8004c30:	08db      	lsrs	r3, r3, #3
 8004c32:	b29b      	uxth	r3, r3
 8004c34:	4618      	mov	r0, r3
 8004c36:	4b0b      	ldr	r3, [pc, #44]	; (8004c64 <show_freq+0x48>)
 8004c38:	881b      	ldrh	r3, [r3, #0]
 8004c3a:	b29a      	uxth	r2, r3
 8004c3c:	4b0a      	ldr	r3, [pc, #40]	; (8004c68 <show_freq+0x4c>)
 8004c3e:	fba3 1302 	umull	r1, r3, r3, r2
 8004c42:	08d9      	lsrs	r1, r3, #3
 8004c44:	460b      	mov	r3, r1
 8004c46:	009b      	lsls	r3, r3, #2
 8004c48:	440b      	add	r3, r1
 8004c4a:	005b      	lsls	r3, r3, #1
 8004c4c:	1ad3      	subs	r3, r2, r3
 8004c4e:	b29b      	uxth	r3, r3
 8004c50:	4602      	mov	r2, r0
 8004c52:	4906      	ldr	r1, [pc, #24]	; (8004c6c <show_freq+0x50>)
 8004c54:	6878      	ldr	r0, [r7, #4]
 8004c56:	f003 fc41 	bl	80084dc <siprintf>
}
 8004c5a:	bf00      	nop
 8004c5c:	3708      	adds	r7, #8
 8004c5e:	46bd      	mov	sp, r7
 8004c60:	bd80      	pop	{r7, pc}
 8004c62:	bf00      	nop
 8004c64:	20000e20 	.word	0x20000e20
 8004c68:	cccccccd 	.word	0xcccccccd
 8004c6c:	08009e20 	.word	0x08009e20

08004c70 <inc_rope_tension_bottom_limit>:



void inc_rope_tension_bottom_limit(void){
 8004c70:	b480      	push	{r7}
 8004c72:	af00      	add	r7, sp, #0
	rope_tension_bottom_limit+=1;
 8004c74:	4b0a      	ldr	r3, [pc, #40]	; (8004ca0 <inc_rope_tension_bottom_limit+0x30>)
 8004c76:	681b      	ldr	r3, [r3, #0]
 8004c78:	3301      	adds	r3, #1
 8004c7a:	4a09      	ldr	r2, [pc, #36]	; (8004ca0 <inc_rope_tension_bottom_limit+0x30>)
 8004c7c:	6013      	str	r3, [r2, #0]
	rope_tension_bottom_limit = rope_tension_bottom_limit>rope_tension_up_limit?rope_tension_up_limit:rope_tension_bottom_limit;
 8004c7e:	4b08      	ldr	r3, [pc, #32]	; (8004ca0 <inc_rope_tension_bottom_limit+0x30>)
 8004c80:	681a      	ldr	r2, [r3, #0]
 8004c82:	4b08      	ldr	r3, [pc, #32]	; (8004ca4 <inc_rope_tension_bottom_limit+0x34>)
 8004c84:	681b      	ldr	r3, [r3, #0]
 8004c86:	429a      	cmp	r2, r3
 8004c88:	d902      	bls.n	8004c90 <inc_rope_tension_bottom_limit+0x20>
 8004c8a:	4b06      	ldr	r3, [pc, #24]	; (8004ca4 <inc_rope_tension_bottom_limit+0x34>)
 8004c8c:	681b      	ldr	r3, [r3, #0]
 8004c8e:	e001      	b.n	8004c94 <inc_rope_tension_bottom_limit+0x24>
 8004c90:	4b03      	ldr	r3, [pc, #12]	; (8004ca0 <inc_rope_tension_bottom_limit+0x30>)
 8004c92:	681b      	ldr	r3, [r3, #0]
 8004c94:	4a02      	ldr	r2, [pc, #8]	; (8004ca0 <inc_rope_tension_bottom_limit+0x30>)
 8004c96:	6013      	str	r3, [r2, #0]
} 
 8004c98:	bf00      	nop
 8004c9a:	46bd      	mov	sp, r7
 8004c9c:	bc80      	pop	{r7}
 8004c9e:	4770      	bx	lr
 8004ca0:	20000134 	.word	0x20000134
 8004ca4:	2000013c 	.word	0x2000013c

08004ca8 <dec_rope_tension_bottom_limit>:
void dec_rope_tension_bottom_limit(void){
 8004ca8:	b480      	push	{r7}
 8004caa:	af00      	add	r7, sp, #0
	if(rope_tension_bottom_limit > 1 ) rope_tension_bottom_limit-=1;
 8004cac:	4b0b      	ldr	r3, [pc, #44]	; (8004cdc <dec_rope_tension_bottom_limit+0x34>)
 8004cae:	681b      	ldr	r3, [r3, #0]
 8004cb0:	2b01      	cmp	r3, #1
 8004cb2:	d904      	bls.n	8004cbe <dec_rope_tension_bottom_limit+0x16>
 8004cb4:	4b09      	ldr	r3, [pc, #36]	; (8004cdc <dec_rope_tension_bottom_limit+0x34>)
 8004cb6:	681b      	ldr	r3, [r3, #0]
 8004cb8:	3b01      	subs	r3, #1
 8004cba:	4a08      	ldr	r2, [pc, #32]	; (8004cdc <dec_rope_tension_bottom_limit+0x34>)
 8004cbc:	6013      	str	r3, [r2, #0]
	rope_tension_bottom_limit = rope_tension_bottom_limit<5?5:rope_tension_bottom_limit;
 8004cbe:	4b07      	ldr	r3, [pc, #28]	; (8004cdc <dec_rope_tension_bottom_limit+0x34>)
 8004cc0:	681b      	ldr	r3, [r3, #0]
 8004cc2:	2b04      	cmp	r3, #4
 8004cc4:	d902      	bls.n	8004ccc <dec_rope_tension_bottom_limit+0x24>
 8004cc6:	4b05      	ldr	r3, [pc, #20]	; (8004cdc <dec_rope_tension_bottom_limit+0x34>)
 8004cc8:	681b      	ldr	r3, [r3, #0]
 8004cca:	e000      	b.n	8004cce <dec_rope_tension_bottom_limit+0x26>
 8004ccc:	2305      	movs	r3, #5
 8004cce:	4a03      	ldr	r2, [pc, #12]	; (8004cdc <dec_rope_tension_bottom_limit+0x34>)
 8004cd0:	6013      	str	r3, [r2, #0]
}
 8004cd2:	bf00      	nop
 8004cd4:	46bd      	mov	sp, r7
 8004cd6:	bc80      	pop	{r7}
 8004cd8:	4770      	bx	lr
 8004cda:	bf00      	nop
 8004cdc:	20000134 	.word	0x20000134

08004ce0 <show_rope_tension_bottom_limit>:

void show_rope_tension_bottom_limit(char * ret){
 8004ce0:	b580      	push	{r7, lr}
 8004ce2:	b082      	sub	sp, #8
 8004ce4:	af00      	add	r7, sp, #0
 8004ce6:	6078      	str	r0, [r7, #4]
	sprintf(ret, "%3d", (int)(rope_tension_bottom_limit/1));
 8004ce8:	4b05      	ldr	r3, [pc, #20]	; (8004d00 <show_rope_tension_bottom_limit+0x20>)
 8004cea:	681b      	ldr	r3, [r3, #0]
 8004cec:	461a      	mov	r2, r3
 8004cee:	4905      	ldr	r1, [pc, #20]	; (8004d04 <show_rope_tension_bottom_limit+0x24>)
 8004cf0:	6878      	ldr	r0, [r7, #4]
 8004cf2:	f003 fbf3 	bl	80084dc <siprintf>
}	
 8004cf6:	bf00      	nop
 8004cf8:	3708      	adds	r7, #8
 8004cfa:	46bd      	mov	sp, r7
 8004cfc:	bd80      	pop	{r7, pc}
 8004cfe:	bf00      	nop
 8004d00:	20000134 	.word	0x20000134
 8004d04:	08009e1c 	.word	0x08009e1c

08004d08 <inc_rope_tension_up_limit>:

void inc_rope_tension_up_limit(void){
 8004d08:	b480      	push	{r7}
 8004d0a:	af00      	add	r7, sp, #0
	rope_tension_up_limit+=1;
 8004d0c:	4b0a      	ldr	r3, [pc, #40]	; (8004d38 <inc_rope_tension_up_limit+0x30>)
 8004d0e:	681b      	ldr	r3, [r3, #0]
 8004d10:	3301      	adds	r3, #1
 8004d12:	4a09      	ldr	r2, [pc, #36]	; (8004d38 <inc_rope_tension_up_limit+0x30>)
 8004d14:	6013      	str	r3, [r2, #0]
	rope_tension_up_limit = rope_tension_up_limit>300?300:rope_tension_up_limit;
 8004d16:	4b08      	ldr	r3, [pc, #32]	; (8004d38 <inc_rope_tension_up_limit+0x30>)
 8004d18:	681b      	ldr	r3, [r3, #0]
 8004d1a:	f5b3 7f96 	cmp.w	r3, #300	; 0x12c
 8004d1e:	d802      	bhi.n	8004d26 <inc_rope_tension_up_limit+0x1e>
 8004d20:	4b05      	ldr	r3, [pc, #20]	; (8004d38 <inc_rope_tension_up_limit+0x30>)
 8004d22:	681b      	ldr	r3, [r3, #0]
 8004d24:	e001      	b.n	8004d2a <inc_rope_tension_up_limit+0x22>
 8004d26:	f44f 7396 	mov.w	r3, #300	; 0x12c
 8004d2a:	4a03      	ldr	r2, [pc, #12]	; (8004d38 <inc_rope_tension_up_limit+0x30>)
 8004d2c:	6013      	str	r3, [r2, #0]
} 
 8004d2e:	bf00      	nop
 8004d30:	46bd      	mov	sp, r7
 8004d32:	bc80      	pop	{r7}
 8004d34:	4770      	bx	lr
 8004d36:	bf00      	nop
 8004d38:	2000013c 	.word	0x2000013c

08004d3c <dec_rope_tension_up_limit>:
void dec_rope_tension_up_limit(void){
 8004d3c:	b480      	push	{r7}
 8004d3e:	af00      	add	r7, sp, #0
	if(rope_tension_up_limit>1) rope_tension_up_limit-=1;
 8004d40:	4b0c      	ldr	r3, [pc, #48]	; (8004d74 <dec_rope_tension_up_limit+0x38>)
 8004d42:	681b      	ldr	r3, [r3, #0]
 8004d44:	2b01      	cmp	r3, #1
 8004d46:	d904      	bls.n	8004d52 <dec_rope_tension_up_limit+0x16>
 8004d48:	4b0a      	ldr	r3, [pc, #40]	; (8004d74 <dec_rope_tension_up_limit+0x38>)
 8004d4a:	681b      	ldr	r3, [r3, #0]
 8004d4c:	3b01      	subs	r3, #1
 8004d4e:	4a09      	ldr	r2, [pc, #36]	; (8004d74 <dec_rope_tension_up_limit+0x38>)
 8004d50:	6013      	str	r3, [r2, #0]
	rope_tension_up_limit = rope_tension_up_limit<rope_tension_bottom_limit ? rope_tension_bottom_limit : rope_tension_up_limit;
 8004d52:	4b08      	ldr	r3, [pc, #32]	; (8004d74 <dec_rope_tension_up_limit+0x38>)
 8004d54:	681a      	ldr	r2, [r3, #0]
 8004d56:	4b08      	ldr	r3, [pc, #32]	; (8004d78 <dec_rope_tension_up_limit+0x3c>)
 8004d58:	681b      	ldr	r3, [r3, #0]
 8004d5a:	429a      	cmp	r2, r3
 8004d5c:	d202      	bcs.n	8004d64 <dec_rope_tension_up_limit+0x28>
 8004d5e:	4b06      	ldr	r3, [pc, #24]	; (8004d78 <dec_rope_tension_up_limit+0x3c>)
 8004d60:	681b      	ldr	r3, [r3, #0]
 8004d62:	e001      	b.n	8004d68 <dec_rope_tension_up_limit+0x2c>
 8004d64:	4b03      	ldr	r3, [pc, #12]	; (8004d74 <dec_rope_tension_up_limit+0x38>)
 8004d66:	681b      	ldr	r3, [r3, #0]
 8004d68:	4a02      	ldr	r2, [pc, #8]	; (8004d74 <dec_rope_tension_up_limit+0x38>)
 8004d6a:	6013      	str	r3, [r2, #0]
}
 8004d6c:	bf00      	nop
 8004d6e:	46bd      	mov	sp, r7
 8004d70:	bc80      	pop	{r7}
 8004d72:	4770      	bx	lr
 8004d74:	2000013c 	.word	0x2000013c
 8004d78:	20000134 	.word	0x20000134

08004d7c <show_rope_tension_up_limit>:

void show_rope_tension_up_limit(char * ret){
 8004d7c:	b580      	push	{r7, lr}
 8004d7e:	b082      	sub	sp, #8
 8004d80:	af00      	add	r7, sp, #0
 8004d82:	6078      	str	r0, [r7, #4]
	sprintf(ret, "%3d", (int)(rope_tension_up_limit/1));
 8004d84:	4b05      	ldr	r3, [pc, #20]	; (8004d9c <show_rope_tension_up_limit+0x20>)
 8004d86:	681b      	ldr	r3, [r3, #0]
 8004d88:	461a      	mov	r2, r3
 8004d8a:	4905      	ldr	r1, [pc, #20]	; (8004da0 <show_rope_tension_up_limit+0x24>)
 8004d8c:	6878      	ldr	r0, [r7, #4]
 8004d8e:	f003 fba5 	bl	80084dc <siprintf>
}	
 8004d92:	bf00      	nop
 8004d94:	3708      	adds	r7, #8
 8004d96:	46bd      	mov	sp, r7
 8004d98:	bd80      	pop	{r7, pc}
 8004d9a:	bf00      	nop
 8004d9c:	2000013c 	.word	0x2000013c
 8004da0:	08009e1c 	.word	0x08009e1c

08004da4 <show_up_limit_brackets>:
void show_up_limit_brackets(char * ret){
 8004da4:	b580      	push	{r7, lr}
 8004da6:	b082      	sub	sp, #8
 8004da8:	af00      	add	r7, sp, #0
 8004daa:	6078      	str	r0, [r7, #4]
	sprintf(ret, "[%3d]", (int)(rope_tension_up_limit/1));
 8004dac:	4b05      	ldr	r3, [pc, #20]	; (8004dc4 <show_up_limit_brackets+0x20>)
 8004dae:	681b      	ldr	r3, [r3, #0]
 8004db0:	461a      	mov	r2, r3
 8004db2:	4905      	ldr	r1, [pc, #20]	; (8004dc8 <show_up_limit_brackets+0x24>)
 8004db4:	6878      	ldr	r0, [r7, #4]
 8004db6:	f003 fb91 	bl	80084dc <siprintf>
}
 8004dba:	bf00      	nop
 8004dbc:	3708      	adds	r7, #8
 8004dbe:	46bd      	mov	sp, r7
 8004dc0:	bd80      	pop	{r7, pc}
 8004dc2:	bf00      	nop
 8004dc4:	2000013c 	.word	0x2000013c
 8004dc8:	08009e30 	.word	0x08009e30

08004dcc <blueButtonClickHandler>:


/*   <----KEY CALLBACKS---->   */

void blueButtonClickHandler(void){
 8004dcc:	b580      	push	{r7, lr}
 8004dce:	af00      	add	r7, sp, #0
	screenSM(SCR_COMM_up);
 8004dd0:	2000      	movs	r0, #0
 8004dd2:	f001 fc01 	bl	80065d8 <screenSM>
}
 8004dd6:	bf00      	nop
 8004dd8:	bd80      	pop	{r7, pc}

08004dda <yellowButtonClickHandler>:

void yellowButtonClickHandler(void){
 8004dda:	b580      	push	{r7, lr}
 8004ddc:	af00      	add	r7, sp, #0
	screenSM(SCR_COMM_down);
 8004dde:	2001      	movs	r0, #1
 8004de0:	f001 fbfa 	bl	80065d8 <screenSM>
}
 8004de4:	bf00      	nop
 8004de6:	bd80      	pop	{r7, pc}

08004de8 <redButtonClickHandler>:



void redButtonClickHandler(void){
 8004de8:	b580      	push	{r7, lr}
 8004dea:	af00      	add	r7, sp, #0
	if(Now_Alarm){
 8004dec:	4b10      	ldr	r3, [pc, #64]	; (8004e30 <redButtonClickHandler+0x48>)
 8004dee:	781b      	ldrb	r3, [r3, #0]
 8004df0:	b2db      	uxtb	r3, r3
 8004df2:	2b00      	cmp	r3, #0
 8004df4:	d003      	beq.n	8004dfe <redButtonClickHandler+0x16>
		Now_Alarm = 0;
 8004df6:	4b0e      	ldr	r3, [pc, #56]	; (8004e30 <redButtonClickHandler+0x48>)
 8004df8:	2200      	movs	r2, #0
 8004dfa:	701a      	strb	r2, [r3, #0]
		return;
 8004dfc:	e016      	b.n	8004e2c <redButtonClickHandler+0x44>
	}
	if((!PWM_Speed_state)&&(!PWM_Tension_state)) {
 8004dfe:	4b0d      	ldr	r3, [pc, #52]	; (8004e34 <redButtonClickHandler+0x4c>)
 8004e00:	781b      	ldrb	r3, [r3, #0]
 8004e02:	b2db      	uxtb	r3, r3
 8004e04:	2b00      	cmp	r3, #0
 8004e06:	d10d      	bne.n	8004e24 <redButtonClickHandler+0x3c>
 8004e08:	4b0b      	ldr	r3, [pc, #44]	; (8004e38 <redButtonClickHandler+0x50>)
 8004e0a:	781b      	ldrb	r3, [r3, #0]
 8004e0c:	b2db      	uxtb	r3, r3
 8004e0e:	2b00      	cmp	r3, #0
 8004e10:	d108      	bne.n	8004e24 <redButtonClickHandler+0x3c>
		enableRotation();
 8004e12:	f002 fce9 	bl	80077e8 <enableRotation>
		motor_foult_counter = MOTOR_FOULT_COUNTER_START_VALUE_START;
 8004e16:	4b09      	ldr	r3, [pc, #36]	; (8004e3c <redButtonClickHandler+0x54>)
 8004e18:	f44f 627a 	mov.w	r2, #4000	; 0xfa0
 8004e1c:	601a      	str	r2, [r3, #0]
		runAtv12();
 8004e1e:	f001 ff9f 	bl	8006d60 <runAtv12>
 8004e22:	e003      	b.n	8004e2c <redButtonClickHandler+0x44>
	}else{
		disableRotation();
 8004e24:	f002 fd04 	bl	8007830 <disableRotation>
		stopAtv12();
 8004e28:	f001 ff6a 	bl	8006d00 <stopAtv12>
	}
}
 8004e2c:	bd80      	pop	{r7, pc}
 8004e2e:	bf00      	nop
 8004e30:	20000da5 	.word	0x20000da5
 8004e34:	20000e1c 	.word	0x20000e1c
 8004e38:	20000e1d 	.word	0x20000e1d
 8004e3c:	20000dc0 	.word	0x20000dc0

08004e40 <greenButtonClickHandler>:
void greenButtonClickHandler(void){
 8004e40:	b580      	push	{r7, lr}
 8004e42:	af00      	add	r7, sp, #0
	screenSM(SCR_COMM_select);
 8004e44:	2002      	movs	r0, #2
 8004e46:	f001 fbc7 	bl	80065d8 <screenSM>
}
 8004e4a:	bf00      	nop
 8004e4c:	bd80      	pop	{r7, pc}

08004e4e <blueButtonPressHandler>:

void blueButtonPressHandler(void){
 8004e4e:	b580      	push	{r7, lr}
 8004e50:	af00      	add	r7, sp, #0
	screenSM(SCR_COMM_up);
 8004e52:	2000      	movs	r0, #0
 8004e54:	f001 fbc0 	bl	80065d8 <screenSM>
}
 8004e58:	bf00      	nop
 8004e5a:	bd80      	pop	{r7, pc}

08004e5c <yellowButtonPressHandler>:

void yellowButtonPressHandler(void){
 8004e5c:	b580      	push	{r7, lr}
 8004e5e:	af00      	add	r7, sp, #0
	screenSM(SCR_COMM_down);
 8004e60:	2001      	movs	r0, #1
 8004e62:	f001 fbb9 	bl	80065d8 <screenSM>
}
 8004e66:	bf00      	nop
 8004e68:	bd80      	pop	{r7, pc}

08004e6a <redButtonPressHandler>:

void redButtonPressHandler(void){
 8004e6a:	b580      	push	{r7, lr}
 8004e6c:	af00      	add	r7, sp, #0
	redButtonClickHandler();
 8004e6e:	f7ff ffbb 	bl	8004de8 <redButtonClickHandler>
}
 8004e72:	bf00      	nop
 8004e74:	bd80      	pop	{r7, pc}

08004e76 <greenButtonPressHandler>:

void greenButtonPressHandler(void){
 8004e76:	b580      	push	{r7, lr}
 8004e78:	af00      	add	r7, sp, #0
	screenSM(SCR_COMM_select);
 8004e7a:	2002      	movs	r0, #2
 8004e7c:	f001 fbac 	bl	80065d8 <screenSM>
}
 8004e80:	bf00      	nop
 8004e82:	bd80      	pop	{r7, pc}

08004e84 <yellowBlueButtonClickHandler>:


void yellowBlueButtonClickHandler(void){
 8004e84:	b580      	push	{r7, lr}
 8004e86:	af00      	add	r7, sp, #0
	if(!PWM_Tension_state) { 
 8004e88:	4b10      	ldr	r3, [pc, #64]	; (8004ecc <yellowBlueButtonClickHandler+0x48>)
 8004e8a:	781b      	ldrb	r3, [r3, #0]
 8004e8c:	b2db      	uxtb	r3, r3
 8004e8e:	2b00      	cmp	r3, #0
 8004e90:	d112      	bne.n	8004eb8 <yellowBlueButtonClickHandler+0x34>
		switch_mode_not_reg_state();
 8004e92:	f7ff facd 	bl	8004430 <switch_mode_not_reg_state>
		PWM_tension = 4*200/K_PWM_tension; 
 8004e96:	4b0e      	ldr	r3, [pc, #56]	; (8004ed0 <yellowBlueButtonClickHandler+0x4c>)
 8004e98:	881b      	ldrh	r3, [r3, #0]
 8004e9a:	b29b      	uxth	r3, r3
 8004e9c:	461a      	mov	r2, r3
 8004e9e:	f44f 7348 	mov.w	r3, #800	; 0x320
 8004ea2:	fb93 f3f2 	sdiv	r3, r3, r2
 8004ea6:	b29a      	uxth	r2, r3
 8004ea8:	4b0a      	ldr	r3, [pc, #40]	; (8004ed4 <yellowBlueButtonClickHandler+0x50>)
 8004eaa:	801a      	strh	r2, [r3, #0]
		PWM_Tension_state = 1; 
 8004eac:	4b07      	ldr	r3, [pc, #28]	; (8004ecc <yellowBlueButtonClickHandler+0x48>)
 8004eae:	2201      	movs	r2, #1
 8004eb0:	701a      	strb	r2, [r3, #0]
		FC_tension_Down(); 
 8004eb2:	f7fc fee7 	bl	8001c84 <FC_tension_Down>
	} else {
		PWM_tension = 0;  
		PWM_Tension_state = 0; 
		FC_tension_Hold(); 
	}
}
 8004eb6:	e007      	b.n	8004ec8 <yellowBlueButtonClickHandler+0x44>
		PWM_tension = 0;  
 8004eb8:	4b06      	ldr	r3, [pc, #24]	; (8004ed4 <yellowBlueButtonClickHandler+0x50>)
 8004eba:	2200      	movs	r2, #0
 8004ebc:	801a      	strh	r2, [r3, #0]
		PWM_Tension_state = 0; 
 8004ebe:	4b03      	ldr	r3, [pc, #12]	; (8004ecc <yellowBlueButtonClickHandler+0x48>)
 8004ec0:	2200      	movs	r2, #0
 8004ec2:	701a      	strb	r2, [r3, #0]
		FC_tension_Hold(); 
 8004ec4:	f7fc fef0 	bl	8001ca8 <FC_tension_Hold>
}
 8004ec8:	bf00      	nop
 8004eca:	bd80      	pop	{r7, pc}
 8004ecc:	20000e1d 	.word	0x20000e1d
 8004ed0:	20000142 	.word	0x20000142
 8004ed4:	20000e24 	.word	0x20000e24

08004ed8 <redYellowButtonClickHandler>:

void redYellowButtonClickHandler(void){
 8004ed8:	b580      	push	{r7, lr}
 8004eda:	af00      	add	r7, sp, #0
	if(!PWM_Tension_state) { 
 8004edc:	4b12      	ldr	r3, [pc, #72]	; (8004f28 <redYellowButtonClickHandler+0x50>)
 8004ede:	781b      	ldrb	r3, [r3, #0]
 8004ee0:	b2db      	uxtb	r3, r3
 8004ee2:	2b00      	cmp	r3, #0
 8004ee4:	d116      	bne.n	8004f14 <redYellowButtonClickHandler+0x3c>
		if (Now_Alarm!=8){ 
 8004ee6:	4b11      	ldr	r3, [pc, #68]	; (8004f2c <redYellowButtonClickHandler+0x54>)
 8004ee8:	781b      	ldrb	r3, [r3, #0]
 8004eea:	b2db      	uxtb	r3, r3
 8004eec:	2b08      	cmp	r3, #8
 8004eee:	d019      	beq.n	8004f24 <redYellowButtonClickHandler+0x4c>
			switch_mode_not_reg_state();
 8004ef0:	f7ff fa9e 	bl	8004430 <switch_mode_not_reg_state>
			PWM_tension = 200/K_PWM_tension; 
 8004ef4:	4b0e      	ldr	r3, [pc, #56]	; (8004f30 <redYellowButtonClickHandler+0x58>)
 8004ef6:	881b      	ldrh	r3, [r3, #0]
 8004ef8:	b29b      	uxth	r3, r3
 8004efa:	461a      	mov	r2, r3
 8004efc:	23c8      	movs	r3, #200	; 0xc8
 8004efe:	fb93 f3f2 	sdiv	r3, r3, r2
 8004f02:	b29a      	uxth	r2, r3
 8004f04:	4b0b      	ldr	r3, [pc, #44]	; (8004f34 <redYellowButtonClickHandler+0x5c>)
 8004f06:	801a      	strh	r2, [r3, #0]
			PWM_Tension_state = 1; 
 8004f08:	4b07      	ldr	r3, [pc, #28]	; (8004f28 <redYellowButtonClickHandler+0x50>)
 8004f0a:	2201      	movs	r2, #1
 8004f0c:	701a      	strb	r2, [r3, #0]
			FC_tension_Up(); 
 8004f0e:	f7fc fea7 	bl	8001c60 <FC_tension_Up>
	}else{ 
		PWM_tension = 0;
		PWM_Tension_state = 0;
		FC_tension_Hold();
	}
}
 8004f12:	e007      	b.n	8004f24 <redYellowButtonClickHandler+0x4c>
		PWM_tension = 0;
 8004f14:	4b07      	ldr	r3, [pc, #28]	; (8004f34 <redYellowButtonClickHandler+0x5c>)
 8004f16:	2200      	movs	r2, #0
 8004f18:	801a      	strh	r2, [r3, #0]
		PWM_Tension_state = 0;
 8004f1a:	4b03      	ldr	r3, [pc, #12]	; (8004f28 <redYellowButtonClickHandler+0x50>)
 8004f1c:	2200      	movs	r2, #0
 8004f1e:	701a      	strb	r2, [r3, #0]
		FC_tension_Hold();
 8004f20:	f7fc fec2 	bl	8001ca8 <FC_tension_Hold>
}
 8004f24:	bf00      	nop
 8004f26:	bd80      	pop	{r7, pc}
 8004f28:	20000e1d 	.word	0x20000e1d
 8004f2c:	20000da5 	.word	0x20000da5
 8004f30:	20000142 	.word	0x20000142
 8004f34:	20000e24 	.word	0x20000e24

08004f38 <redBlueButtonClickHandler>:

void redBlueButtonClickHandler(void){ //    
 8004f38:	b580      	push	{r7, lr}
 8004f3a:	af00      	add	r7, sp, #0
	switch_save_state();
 8004f3c:	f7ff f982 	bl	8004244 <switch_save_state>
}
 8004f40:	bf00      	nop
 8004f42:	bd80      	pop	{r7, pc}

08004f44 <threeButtonClickHandler>:

void threeButtonClickHandler(void){
 8004f44:	b580      	push	{r7, lr}
 8004f46:	af00      	add	r7, sp, #0
	switch_default_state();
 8004f48:	f7ff f9fe 	bl	8004348 <switch_default_state>
}
 8004f4c:	bf00      	nop
 8004f4e:	bd80      	pop	{r7, pc}

08004f50 <menuInit>:
#include "screen.h"

void menuInit(void){
 8004f50:	b590      	push	{r4, r7, lr}
 8004f52:	b085      	sub	sp, #20
 8004f54:	af04      	add	r7, sp, #16
	static WINDOW_TYPE menu_window[20];
	static ITEM_TYPE item[55];
	static uint32_t item_index = 0;
	static uint32_t obj_index = 0;
	
		initWindow(W(MAIN), "", 0);
 8004f56:	2200      	movs	r2, #0
 8004f58:	49b1      	ldr	r1, [pc, #708]	; (8005220 <menuInit+0x2d0>)
 8004f5a:	48b2      	ldr	r0, [pc, #712]	; (8005224 <menuInit+0x2d4>)
 8004f5c:	f001 f862 	bl	8006024 <initWindow>
		initWindow(W(DATA_MANAGE), " ", W(MAIN));
 8004f60:	4ab0      	ldr	r2, [pc, #704]	; (8005224 <menuInit+0x2d4>)
 8004f62:	49b1      	ldr	r1, [pc, #708]	; (8005228 <menuInit+0x2d8>)
 8004f64:	48b1      	ldr	r0, [pc, #708]	; (800522c <menuInit+0x2dc>)
 8004f66:	f001 f85d 	bl	8006024 <initWindow>
		initWindow(W(LIMITS), " ", W(MAIN));
 8004f6a:	4aae      	ldr	r2, [pc, #696]	; (8005224 <menuInit+0x2d4>)
 8004f6c:	49b0      	ldr	r1, [pc, #704]	; (8005230 <menuInit+0x2e0>)
 8004f6e:	48b1      	ldr	r0, [pc, #708]	; (8005234 <menuInit+0x2e4>)
 8004f70:	f001 f858 	bl	8006024 <initWindow>
		initWindow(W(MODE), " ", W(MAIN));	
 8004f74:	4aab      	ldr	r2, [pc, #684]	; (8005224 <menuInit+0x2d4>)
 8004f76:	49b0      	ldr	r1, [pc, #704]	; (8005238 <menuInit+0x2e8>)
 8004f78:	48b0      	ldr	r0, [pc, #704]	; (800523c <menuInit+0x2ec>)
 8004f7a:	f001 f853 	bl	8006024 <initWindow>
			initWindow(W(FORMULAS), "", W(MODE));
 8004f7e:	4aaf      	ldr	r2, [pc, #700]	; (800523c <menuInit+0x2ec>)
 8004f80:	49af      	ldr	r1, [pc, #700]	; (8005240 <menuInit+0x2f0>)
 8004f82:	48b0      	ldr	r0, [pc, #704]	; (8005244 <menuInit+0x2f4>)
 8004f84:	f001 f84e 	bl	8006024 <initWindow>
			initWindow(W(PID_MODE), " ", W(MODE));
 8004f88:	4aac      	ldr	r2, [pc, #688]	; (800523c <menuInit+0x2ec>)
 8004f8a:	49af      	ldr	r1, [pc, #700]	; (8005248 <menuInit+0x2f8>)
 8004f8c:	48af      	ldr	r0, [pc, #700]	; (800524c <menuInit+0x2fc>)
 8004f8e:	f001 f849 	bl	8006024 <initWindow>
			initWindow(W(PULS_MODE), " ", W(MODE));
 8004f92:	4aaa      	ldr	r2, [pc, #680]	; (800523c <menuInit+0x2ec>)
 8004f94:	49ae      	ldr	r1, [pc, #696]	; (8005250 <menuInit+0x300>)
 8004f96:	48af      	ldr	r0, [pc, #700]	; (8005254 <menuInit+0x304>)
 8004f98:	f001 f844 	bl	8006024 <initWindow>
			initWindow(W(LAZY_PID_MODE), "  ", W(MODE));
 8004f9c:	4aa7      	ldr	r2, [pc, #668]	; (800523c <menuInit+0x2ec>)
 8004f9e:	49ae      	ldr	r1, [pc, #696]	; (8005258 <menuInit+0x308>)
 8004fa0:	48ae      	ldr	r0, [pc, #696]	; (800525c <menuInit+0x30c>)
 8004fa2:	f001 f83f 	bl	8006024 <initWindow>


	initItemParameter(&(item[item_index++]), "**", W(MAIN), initObjNotchangeable(&(obj[obj_index++]), show_status), 0, 0, unvisible_name);
 8004fa6:	4bae      	ldr	r3, [pc, #696]	; (8005260 <menuInit+0x310>)
 8004fa8:	681a      	ldr	r2, [r3, #0]
 8004faa:	1c53      	adds	r3, r2, #1
 8004fac:	49ac      	ldr	r1, [pc, #688]	; (8005260 <menuInit+0x310>)
 8004fae:	600b      	str	r3, [r1, #0]
 8004fb0:	4613      	mov	r3, r2
 8004fb2:	00db      	lsls	r3, r3, #3
 8004fb4:	4413      	add	r3, r2
 8004fb6:	009b      	lsls	r3, r3, #2
 8004fb8:	4aaa      	ldr	r2, [pc, #680]	; (8005264 <menuInit+0x314>)
 8004fba:	189c      	adds	r4, r3, r2
 8004fbc:	4baa      	ldr	r3, [pc, #680]	; (8005268 <menuInit+0x318>)
 8004fbe:	681a      	ldr	r2, [r3, #0]
 8004fc0:	1c53      	adds	r3, r2, #1
 8004fc2:	49a9      	ldr	r1, [pc, #676]	; (8005268 <menuInit+0x318>)
 8004fc4:	600b      	str	r3, [r1, #0]
 8004fc6:	4613      	mov	r3, r2
 8004fc8:	009b      	lsls	r3, r3, #2
 8004fca:	4413      	add	r3, r2
 8004fcc:	009b      	lsls	r3, r3, #2
 8004fce:	4aa7      	ldr	r2, [pc, #668]	; (800526c <menuInit+0x31c>)
 8004fd0:	4413      	add	r3, r2
 8004fd2:	49a7      	ldr	r1, [pc, #668]	; (8005270 <menuInit+0x320>)
 8004fd4:	4618      	mov	r0, r3
 8004fd6:	f001 f94b 	bl	8006270 <initObjNotchangeable>
 8004fda:	4602      	mov	r2, r0
 8004fdc:	2303      	movs	r3, #3
 8004fde:	9302      	str	r3, [sp, #8]
 8004fe0:	2300      	movs	r3, #0
 8004fe2:	9301      	str	r3, [sp, #4]
 8004fe4:	2300      	movs	r3, #0
 8004fe6:	9300      	str	r3, [sp, #0]
 8004fe8:	4613      	mov	r3, r2
 8004fea:	4a8e      	ldr	r2, [pc, #568]	; (8005224 <menuInit+0x2d4>)
 8004fec:	49a1      	ldr	r1, [pc, #644]	; (8005274 <menuInit+0x324>)
 8004fee:	4620      	mov	r0, r4
 8004ff0:	f001 f8a2 	bl	8006138 <initItemParameter>
	initItemParameter(&(item[item_index++]), "* *", W(MAIN), initObjNotchangeable(&(obj[obj_index++]), show_interface_error_state), 8, 0, unvisible_name);
 8004ff4:	4b9a      	ldr	r3, [pc, #616]	; (8005260 <menuInit+0x310>)
 8004ff6:	681a      	ldr	r2, [r3, #0]
 8004ff8:	1c53      	adds	r3, r2, #1
 8004ffa:	4999      	ldr	r1, [pc, #612]	; (8005260 <menuInit+0x310>)
 8004ffc:	600b      	str	r3, [r1, #0]
 8004ffe:	4613      	mov	r3, r2
 8005000:	00db      	lsls	r3, r3, #3
 8005002:	4413      	add	r3, r2
 8005004:	009b      	lsls	r3, r3, #2
 8005006:	4a97      	ldr	r2, [pc, #604]	; (8005264 <menuInit+0x314>)
 8005008:	189c      	adds	r4, r3, r2
 800500a:	4b97      	ldr	r3, [pc, #604]	; (8005268 <menuInit+0x318>)
 800500c:	681a      	ldr	r2, [r3, #0]
 800500e:	1c53      	adds	r3, r2, #1
 8005010:	4995      	ldr	r1, [pc, #596]	; (8005268 <menuInit+0x318>)
 8005012:	600b      	str	r3, [r1, #0]
 8005014:	4613      	mov	r3, r2
 8005016:	009b      	lsls	r3, r3, #2
 8005018:	4413      	add	r3, r2
 800501a:	009b      	lsls	r3, r3, #2
 800501c:	4a93      	ldr	r2, [pc, #588]	; (800526c <menuInit+0x31c>)
 800501e:	4413      	add	r3, r2
 8005020:	4995      	ldr	r1, [pc, #596]	; (8005278 <menuInit+0x328>)
 8005022:	4618      	mov	r0, r3
 8005024:	f001 f924 	bl	8006270 <initObjNotchangeable>
 8005028:	4602      	mov	r2, r0
 800502a:	2303      	movs	r3, #3
 800502c:	9302      	str	r3, [sp, #8]
 800502e:	2300      	movs	r3, #0
 8005030:	9301      	str	r3, [sp, #4]
 8005032:	2308      	movs	r3, #8
 8005034:	9300      	str	r3, [sp, #0]
 8005036:	4613      	mov	r3, r2
 8005038:	4a7a      	ldr	r2, [pc, #488]	; (8005224 <menuInit+0x2d4>)
 800503a:	4990      	ldr	r1, [pc, #576]	; (800527c <menuInit+0x32c>)
 800503c:	4620      	mov	r0, r4
 800503e:	f001 f87b 	bl	8006138 <initItemParameter>
	initItemParameter(&(item[item_index++]), "*alarm*", W(MAIN), initObjNotchangeable(&(obj[obj_index++]), show_alarm), 0, 1, unvisible_name);  
 8005042:	4b87      	ldr	r3, [pc, #540]	; (8005260 <menuInit+0x310>)
 8005044:	681a      	ldr	r2, [r3, #0]
 8005046:	1c53      	adds	r3, r2, #1
 8005048:	4985      	ldr	r1, [pc, #532]	; (8005260 <menuInit+0x310>)
 800504a:	600b      	str	r3, [r1, #0]
 800504c:	4613      	mov	r3, r2
 800504e:	00db      	lsls	r3, r3, #3
 8005050:	4413      	add	r3, r2
 8005052:	009b      	lsls	r3, r3, #2
 8005054:	4a83      	ldr	r2, [pc, #524]	; (8005264 <menuInit+0x314>)
 8005056:	189c      	adds	r4, r3, r2
 8005058:	4b83      	ldr	r3, [pc, #524]	; (8005268 <menuInit+0x318>)
 800505a:	681a      	ldr	r2, [r3, #0]
 800505c:	1c53      	adds	r3, r2, #1
 800505e:	4982      	ldr	r1, [pc, #520]	; (8005268 <menuInit+0x318>)
 8005060:	600b      	str	r3, [r1, #0]
 8005062:	4613      	mov	r3, r2
 8005064:	009b      	lsls	r3, r3, #2
 8005066:	4413      	add	r3, r2
 8005068:	009b      	lsls	r3, r3, #2
 800506a:	4a80      	ldr	r2, [pc, #512]	; (800526c <menuInit+0x31c>)
 800506c:	4413      	add	r3, r2
 800506e:	4984      	ldr	r1, [pc, #528]	; (8005280 <menuInit+0x330>)
 8005070:	4618      	mov	r0, r3
 8005072:	f001 f8fd 	bl	8006270 <initObjNotchangeable>
 8005076:	4602      	mov	r2, r0
 8005078:	2303      	movs	r3, #3
 800507a:	9302      	str	r3, [sp, #8]
 800507c:	2301      	movs	r3, #1
 800507e:	9301      	str	r3, [sp, #4]
 8005080:	2300      	movs	r3, #0
 8005082:	9300      	str	r3, [sp, #0]
 8005084:	4613      	mov	r3, r2
 8005086:	4a67      	ldr	r2, [pc, #412]	; (8005224 <menuInit+0x2d4>)
 8005088:	497e      	ldr	r1, [pc, #504]	; (8005284 <menuInit+0x334>)
 800508a:	4620      	mov	r0, r4
 800508c:	f001 f854 	bl	8006138 <initItemParameter>
	initItemParameter(&(item[item_index++]), "", W(MAIN), initObjNotchangeable(&(obj[obj_index++]), show_resurs), 0, 6, column);  
 8005090:	4b73      	ldr	r3, [pc, #460]	; (8005260 <menuInit+0x310>)
 8005092:	681a      	ldr	r2, [r3, #0]
 8005094:	1c53      	adds	r3, r2, #1
 8005096:	4972      	ldr	r1, [pc, #456]	; (8005260 <menuInit+0x310>)
 8005098:	600b      	str	r3, [r1, #0]
 800509a:	4613      	mov	r3, r2
 800509c:	00db      	lsls	r3, r3, #3
 800509e:	4413      	add	r3, r2
 80050a0:	009b      	lsls	r3, r3, #2
 80050a2:	4a70      	ldr	r2, [pc, #448]	; (8005264 <menuInit+0x314>)
 80050a4:	189c      	adds	r4, r3, r2
 80050a6:	4b70      	ldr	r3, [pc, #448]	; (8005268 <menuInit+0x318>)
 80050a8:	681a      	ldr	r2, [r3, #0]
 80050aa:	1c53      	adds	r3, r2, #1
 80050ac:	496e      	ldr	r1, [pc, #440]	; (8005268 <menuInit+0x318>)
 80050ae:	600b      	str	r3, [r1, #0]
 80050b0:	4613      	mov	r3, r2
 80050b2:	009b      	lsls	r3, r3, #2
 80050b4:	4413      	add	r3, r2
 80050b6:	009b      	lsls	r3, r3, #2
 80050b8:	4a6c      	ldr	r2, [pc, #432]	; (800526c <menuInit+0x31c>)
 80050ba:	4413      	add	r3, r2
 80050bc:	4972      	ldr	r1, [pc, #456]	; (8005288 <menuInit+0x338>)
 80050be:	4618      	mov	r0, r3
 80050c0:	f001 f8d6 	bl	8006270 <initObjNotchangeable>
 80050c4:	4602      	mov	r2, r0
 80050c6:	2301      	movs	r3, #1
 80050c8:	9302      	str	r3, [sp, #8]
 80050ca:	2306      	movs	r3, #6
 80050cc:	9301      	str	r3, [sp, #4]
 80050ce:	2300      	movs	r3, #0
 80050d0:	9300      	str	r3, [sp, #0]
 80050d2:	4613      	mov	r3, r2
 80050d4:	4a53      	ldr	r2, [pc, #332]	; (8005224 <menuInit+0x2d4>)
 80050d6:	496d      	ldr	r1, [pc, #436]	; (800528c <menuInit+0x33c>)
 80050d8:	4620      	mov	r0, r4
 80050da:	f001 f82d 	bl	8006138 <initItemParameter>
//	initItemParameter(&(item[item_index++]), "", W(MAIN), initObjNotchangeable(&(obj[obj_index++]), show_tenzo), 0, 6, column);  
	
	initItemParameter(&(item[item_index++]), " ", W(MAIN), initObjNotchangeable(&(obj[obj_index++]), show_log_state), 11, 0, line);  
 80050de:	4b60      	ldr	r3, [pc, #384]	; (8005260 <menuInit+0x310>)
 80050e0:	681a      	ldr	r2, [r3, #0]
 80050e2:	1c53      	adds	r3, r2, #1
 80050e4:	495e      	ldr	r1, [pc, #376]	; (8005260 <menuInit+0x310>)
 80050e6:	600b      	str	r3, [r1, #0]
 80050e8:	4613      	mov	r3, r2
 80050ea:	00db      	lsls	r3, r3, #3
 80050ec:	4413      	add	r3, r2
 80050ee:	009b      	lsls	r3, r3, #2
 80050f0:	4a5c      	ldr	r2, [pc, #368]	; (8005264 <menuInit+0x314>)
 80050f2:	189c      	adds	r4, r3, r2
 80050f4:	4b5c      	ldr	r3, [pc, #368]	; (8005268 <menuInit+0x318>)
 80050f6:	681a      	ldr	r2, [r3, #0]
 80050f8:	1c53      	adds	r3, r2, #1
 80050fa:	495b      	ldr	r1, [pc, #364]	; (8005268 <menuInit+0x318>)
 80050fc:	600b      	str	r3, [r1, #0]
 80050fe:	4613      	mov	r3, r2
 8005100:	009b      	lsls	r3, r3, #2
 8005102:	4413      	add	r3, r2
 8005104:	009b      	lsls	r3, r3, #2
 8005106:	4a59      	ldr	r2, [pc, #356]	; (800526c <menuInit+0x31c>)
 8005108:	4413      	add	r3, r2
 800510a:	4961      	ldr	r1, [pc, #388]	; (8005290 <menuInit+0x340>)
 800510c:	4618      	mov	r0, r3
 800510e:	f001 f8af 	bl	8006270 <initObjNotchangeable>
 8005112:	4602      	mov	r2, r0
 8005114:	2300      	movs	r3, #0
 8005116:	9302      	str	r3, [sp, #8]
 8005118:	2300      	movs	r3, #0
 800511a:	9301      	str	r3, [sp, #4]
 800511c:	230b      	movs	r3, #11
 800511e:	9300      	str	r3, [sp, #0]
 8005120:	4613      	mov	r3, r2
 8005122:	4a40      	ldr	r2, [pc, #256]	; (8005224 <menuInit+0x2d4>)
 8005124:	495b      	ldr	r1, [pc, #364]	; (8005294 <menuInit+0x344>)
 8005126:	4620      	mov	r0, r4
 8005128:	f001 f806 	bl	8006138 <initItemParameter>
	initItemParameter(&(item[item_index++]), " ", W(MAIN), initObjNotchangeable(&(obj[obj_index++]), show_save_state), 11, 1, line);  
 800512c:	4b4c      	ldr	r3, [pc, #304]	; (8005260 <menuInit+0x310>)
 800512e:	681a      	ldr	r2, [r3, #0]
 8005130:	1c53      	adds	r3, r2, #1
 8005132:	494b      	ldr	r1, [pc, #300]	; (8005260 <menuInit+0x310>)
 8005134:	600b      	str	r3, [r1, #0]
 8005136:	4613      	mov	r3, r2
 8005138:	00db      	lsls	r3, r3, #3
 800513a:	4413      	add	r3, r2
 800513c:	009b      	lsls	r3, r3, #2
 800513e:	4a49      	ldr	r2, [pc, #292]	; (8005264 <menuInit+0x314>)
 8005140:	189c      	adds	r4, r3, r2
 8005142:	4b49      	ldr	r3, [pc, #292]	; (8005268 <menuInit+0x318>)
 8005144:	681a      	ldr	r2, [r3, #0]
 8005146:	1c53      	adds	r3, r2, #1
 8005148:	4947      	ldr	r1, [pc, #284]	; (8005268 <menuInit+0x318>)
 800514a:	600b      	str	r3, [r1, #0]
 800514c:	4613      	mov	r3, r2
 800514e:	009b      	lsls	r3, r3, #2
 8005150:	4413      	add	r3, r2
 8005152:	009b      	lsls	r3, r3, #2
 8005154:	4a45      	ldr	r2, [pc, #276]	; (800526c <menuInit+0x31c>)
 8005156:	4413      	add	r3, r2
 8005158:	494f      	ldr	r1, [pc, #316]	; (8005298 <menuInit+0x348>)
 800515a:	4618      	mov	r0, r3
 800515c:	f001 f888 	bl	8006270 <initObjNotchangeable>
 8005160:	4602      	mov	r2, r0
 8005162:	2300      	movs	r3, #0
 8005164:	9302      	str	r3, [sp, #8]
 8005166:	2301      	movs	r3, #1
 8005168:	9301      	str	r3, [sp, #4]
 800516a:	230b      	movs	r3, #11
 800516c:	9300      	str	r3, [sp, #0]
 800516e:	4613      	mov	r3, r2
 8005170:	4a2c      	ldr	r2, [pc, #176]	; (8005224 <menuInit+0x2d4>)
 8005172:	494a      	ldr	r1, [pc, #296]	; (800529c <menuInit+0x34c>)
 8005174:	4620      	mov	r0, r4
 8005176:	f000 ffdf 	bl	8006138 <initItemParameter>

	initItemParameter(&(item[item_index++]), "", W(MAIN), initObjNotchangeable(&(obj[obj_index++]), show_mode), 11, 2, column);  
 800517a:	4b39      	ldr	r3, [pc, #228]	; (8005260 <menuInit+0x310>)
 800517c:	681a      	ldr	r2, [r3, #0]
 800517e:	1c53      	adds	r3, r2, #1
 8005180:	4937      	ldr	r1, [pc, #220]	; (8005260 <menuInit+0x310>)
 8005182:	600b      	str	r3, [r1, #0]
 8005184:	4613      	mov	r3, r2
 8005186:	00db      	lsls	r3, r3, #3
 8005188:	4413      	add	r3, r2
 800518a:	009b      	lsls	r3, r3, #2
 800518c:	4a35      	ldr	r2, [pc, #212]	; (8005264 <menuInit+0x314>)
 800518e:	189c      	adds	r4, r3, r2
 8005190:	4b35      	ldr	r3, [pc, #212]	; (8005268 <menuInit+0x318>)
 8005192:	681a      	ldr	r2, [r3, #0]
 8005194:	1c53      	adds	r3, r2, #1
 8005196:	4934      	ldr	r1, [pc, #208]	; (8005268 <menuInit+0x318>)
 8005198:	600b      	str	r3, [r1, #0]
 800519a:	4613      	mov	r3, r2
 800519c:	009b      	lsls	r3, r3, #2
 800519e:	4413      	add	r3, r2
 80051a0:	009b      	lsls	r3, r3, #2
 80051a2:	4a32      	ldr	r2, [pc, #200]	; (800526c <menuInit+0x31c>)
 80051a4:	4413      	add	r3, r2
 80051a6:	493e      	ldr	r1, [pc, #248]	; (80052a0 <menuInit+0x350>)
 80051a8:	4618      	mov	r0, r3
 80051aa:	f001 f861 	bl	8006270 <initObjNotchangeable>
 80051ae:	4602      	mov	r2, r0
 80051b0:	2301      	movs	r3, #1
 80051b2:	9302      	str	r3, [sp, #8]
 80051b4:	2302      	movs	r3, #2
 80051b6:	9301      	str	r3, [sp, #4]
 80051b8:	230b      	movs	r3, #11
 80051ba:	9300      	str	r3, [sp, #0]
 80051bc:	4613      	mov	r3, r2
 80051be:	4a19      	ldr	r2, [pc, #100]	; (8005224 <menuInit+0x2d4>)
 80051c0:	4938      	ldr	r1, [pc, #224]	; (80052a4 <menuInit+0x354>)
 80051c2:	4620      	mov	r0, r4
 80051c4:	f000 ffb8 	bl	8006138 <initItemParameter>
	initItemParameter(&(item[item_index++]), "", W(MAIN), initObjNotchangeable(&(obj[obj_index++]), show_up_limit_brackets), 11, 4, column);  
 80051c8:	4b25      	ldr	r3, [pc, #148]	; (8005260 <menuInit+0x310>)
 80051ca:	681a      	ldr	r2, [r3, #0]
 80051cc:	1c53      	adds	r3, r2, #1
 80051ce:	4924      	ldr	r1, [pc, #144]	; (8005260 <menuInit+0x310>)
 80051d0:	600b      	str	r3, [r1, #0]
 80051d2:	4613      	mov	r3, r2
 80051d4:	00db      	lsls	r3, r3, #3
 80051d6:	4413      	add	r3, r2
 80051d8:	009b      	lsls	r3, r3, #2
 80051da:	4a22      	ldr	r2, [pc, #136]	; (8005264 <menuInit+0x314>)
 80051dc:	189c      	adds	r4, r3, r2
 80051de:	4b22      	ldr	r3, [pc, #136]	; (8005268 <menuInit+0x318>)
 80051e0:	681a      	ldr	r2, [r3, #0]
 80051e2:	1c53      	adds	r3, r2, #1
 80051e4:	4920      	ldr	r1, [pc, #128]	; (8005268 <menuInit+0x318>)
 80051e6:	600b      	str	r3, [r1, #0]
 80051e8:	4613      	mov	r3, r2
 80051ea:	009b      	lsls	r3, r3, #2
 80051ec:	4413      	add	r3, r2
 80051ee:	009b      	lsls	r3, r3, #2
 80051f0:	4a1e      	ldr	r2, [pc, #120]	; (800526c <menuInit+0x31c>)
 80051f2:	4413      	add	r3, r2
 80051f4:	492c      	ldr	r1, [pc, #176]	; (80052a8 <menuInit+0x358>)
 80051f6:	4618      	mov	r0, r3
 80051f8:	f001 f83a 	bl	8006270 <initObjNotchangeable>
 80051fc:	4602      	mov	r2, r0
 80051fe:	2301      	movs	r3, #1
 8005200:	9302      	str	r3, [sp, #8]
 8005202:	2304      	movs	r3, #4
 8005204:	9301      	str	r3, [sp, #4]
 8005206:	230b      	movs	r3, #11
 8005208:	9300      	str	r3, [sp, #0]
 800520a:	4613      	mov	r3, r2
 800520c:	4a05      	ldr	r2, [pc, #20]	; (8005224 <menuInit+0x2d4>)
 800520e:	4927      	ldr	r1, [pc, #156]	; (80052ac <menuInit+0x35c>)
 8005210:	4620      	mov	r0, r4
 8005212:	f000 ff91 	bl	8006138 <initItemParameter>
	initItemParameter(&(item[item_index++]), "", W(MAIN), initObjNotchangeable(&(obj[obj_index++]), show_cur_tension), 11, 6, column);  
 8005216:	4b12      	ldr	r3, [pc, #72]	; (8005260 <menuInit+0x310>)
 8005218:	681a      	ldr	r2, [r3, #0]
 800521a:	1c53      	adds	r3, r2, #1
 800521c:	e048      	b.n	80052b0 <menuInit+0x360>
 800521e:	bf00      	nop
 8005220:	08009e38 	.word	0x08009e38
 8005224:	200001d0 	.word	0x200001d0
 8005228:	08009e40 	.word	0x08009e40
 800522c:	20000230 	.word	0x20000230
 8005230:	08009e4c 	.word	0x08009e4c
 8005234:	20000220 	.word	0x20000220
 8005238:	08009e5c 	.word	0x08009e5c
 800523c:	200001e0 	.word	0x200001e0
 8005240:	08009e6c 	.word	0x08009e6c
 8005244:	20000240 	.word	0x20000240
 8005248:	08009e74 	.word	0x08009e74
 800524c:	20000200 	.word	0x20000200
 8005250:	08009e80 	.word	0x08009e80
 8005254:	200001f0 	.word	0x200001f0
 8005258:	08009e90 	.word	0x08009e90
 800525c:	20000210 	.word	0x20000210
 8005260:	20000310 	.word	0x20000310
 8005264:	20000314 	.word	0x20000314
 8005268:	20000ad0 	.word	0x20000ad0
 800526c:	20000ad4 	.word	0x20000ad4
 8005270:	08003e21 	.word	0x08003e21
 8005274:	08009ea4 	.word	0x08009ea4
 8005278:	08003f25 	.word	0x08003f25
 800527c:	08009eb0 	.word	0x08009eb0
 8005280:	08003e95 	.word	0x08003e95
 8005284:	08009ec0 	.word	0x08009ec0
 8005288:	08003ed5 	.word	0x08003ed5
 800528c:	08009ec8 	.word	0x08009ec8
 8005290:	08003efd 	.word	0x08003efd
 8005294:	08009ed0 	.word	0x08009ed0
 8005298:	08004019 	.word	0x08004019
 800529c:	08009ed8 	.word	0x08009ed8
 80052a0:	0800415d 	.word	0x0800415d
 80052a4:	08009ee0 	.word	0x08009ee0
 80052a8:	08004da5 	.word	0x08004da5
 80052ac:	08009ee8 	.word	0x08009ee8
 80052b0:	49ae      	ldr	r1, [pc, #696]	; (800556c <menuInit+0x61c>)
 80052b2:	600b      	str	r3, [r1, #0]
 80052b4:	4613      	mov	r3, r2
 80052b6:	00db      	lsls	r3, r3, #3
 80052b8:	4413      	add	r3, r2
 80052ba:	009b      	lsls	r3, r3, #2
 80052bc:	4aac      	ldr	r2, [pc, #688]	; (8005570 <menuInit+0x620>)
 80052be:	189c      	adds	r4, r3, r2
 80052c0:	4bac      	ldr	r3, [pc, #688]	; (8005574 <menuInit+0x624>)
 80052c2:	681a      	ldr	r2, [r3, #0]
 80052c4:	1c53      	adds	r3, r2, #1
 80052c6:	49ab      	ldr	r1, [pc, #684]	; (8005574 <menuInit+0x624>)
 80052c8:	600b      	str	r3, [r1, #0]
 80052ca:	4613      	mov	r3, r2
 80052cc:	009b      	lsls	r3, r3, #2
 80052ce:	4413      	add	r3, r2
 80052d0:	009b      	lsls	r3, r3, #2
 80052d2:	4aa9      	ldr	r2, [pc, #676]	; (8005578 <menuInit+0x628>)
 80052d4:	4413      	add	r3, r2
 80052d6:	49a9      	ldr	r1, [pc, #676]	; (800557c <menuInit+0x62c>)
 80052d8:	4618      	mov	r0, r3
 80052da:	f000 ffc9 	bl	8006270 <initObjNotchangeable>
 80052de:	4602      	mov	r2, r0
 80052e0:	2301      	movs	r3, #1
 80052e2:	9302      	str	r3, [sp, #8]
 80052e4:	2306      	movs	r3, #6
 80052e6:	9301      	str	r3, [sp, #4]
 80052e8:	230b      	movs	r3, #11
 80052ea:	9300      	str	r3, [sp, #0]
 80052ec:	4613      	mov	r3, r2
 80052ee:	4aa4      	ldr	r2, [pc, #656]	; (8005580 <menuInit+0x630>)
 80052f0:	49a4      	ldr	r1, [pc, #656]	; (8005584 <menuInit+0x634>)
 80052f2:	4620      	mov	r0, r4
 80052f4:	f000 ff20 	bl	8006138 <initItemParameter>

	initItemSubmenu(&(item[item_index++]), "  ", W(MAIN), W(DATA_MANAGE), 0, 2);  
 80052f8:	4b9c      	ldr	r3, [pc, #624]	; (800556c <menuInit+0x61c>)
 80052fa:	681a      	ldr	r2, [r3, #0]
 80052fc:	1c53      	adds	r3, r2, #1
 80052fe:	499b      	ldr	r1, [pc, #620]	; (800556c <menuInit+0x61c>)
 8005300:	600b      	str	r3, [r1, #0]
 8005302:	4613      	mov	r3, r2
 8005304:	00db      	lsls	r3, r3, #3
 8005306:	4413      	add	r3, r2
 8005308:	009b      	lsls	r3, r3, #2
 800530a:	4a99      	ldr	r2, [pc, #612]	; (8005570 <menuInit+0x620>)
 800530c:	1898      	adds	r0, r3, r2
 800530e:	2302      	movs	r3, #2
 8005310:	9301      	str	r3, [sp, #4]
 8005312:	2300      	movs	r3, #0
 8005314:	9300      	str	r3, [sp, #0]
 8005316:	4b9c      	ldr	r3, [pc, #624]	; (8005588 <menuInit+0x638>)
 8005318:	4a99      	ldr	r2, [pc, #612]	; (8005580 <menuInit+0x630>)
 800531a:	499c      	ldr	r1, [pc, #624]	; (800558c <menuInit+0x63c>)
 800531c:	f000 fed6 	bl	80060cc <initItemSubmenu>
		initItemLabel(&(item[item_index++]), " ", W(DATA_MANAGE), 0, 0);
 8005320:	4b92      	ldr	r3, [pc, #584]	; (800556c <menuInit+0x61c>)
 8005322:	681a      	ldr	r2, [r3, #0]
 8005324:	1c53      	adds	r3, r2, #1
 8005326:	4991      	ldr	r1, [pc, #580]	; (800556c <menuInit+0x61c>)
 8005328:	600b      	str	r3, [r1, #0]
 800532a:	4613      	mov	r3, r2
 800532c:	00db      	lsls	r3, r3, #3
 800532e:	4413      	add	r3, r2
 8005330:	009b      	lsls	r3, r3, #2
 8005332:	4a8f      	ldr	r2, [pc, #572]	; (8005570 <menuInit+0x620>)
 8005334:	1898      	adds	r0, r3, r2
 8005336:	2300      	movs	r3, #0
 8005338:	9300      	str	r3, [sp, #0]
 800533a:	2300      	movs	r3, #0
 800533c:	4a92      	ldr	r2, [pc, #584]	; (8005588 <menuInit+0x638>)
 800533e:	4994      	ldr	r1, [pc, #592]	; (8005590 <menuInit+0x640>)
 8005340:	f000 ff31 	bl	80061a6 <initItemLabel>
		initItemParameter(&(item[item_index++]), 	" ", W(DATA_MANAGE), initObjChangeable(&(obj[obj_index++]), switch_log_state, switch_log_state, show_log_state_yes_no), 1, 2, line);  
 8005344:	4b89      	ldr	r3, [pc, #548]	; (800556c <menuInit+0x61c>)
 8005346:	681a      	ldr	r2, [r3, #0]
 8005348:	1c53      	adds	r3, r2, #1
 800534a:	4988      	ldr	r1, [pc, #544]	; (800556c <menuInit+0x61c>)
 800534c:	600b      	str	r3, [r1, #0]
 800534e:	4613      	mov	r3, r2
 8005350:	00db      	lsls	r3, r3, #3
 8005352:	4413      	add	r3, r2
 8005354:	009b      	lsls	r3, r3, #2
 8005356:	4a86      	ldr	r2, [pc, #536]	; (8005570 <menuInit+0x620>)
 8005358:	189c      	adds	r4, r3, r2
 800535a:	4b86      	ldr	r3, [pc, #536]	; (8005574 <menuInit+0x624>)
 800535c:	681a      	ldr	r2, [r3, #0]
 800535e:	1c53      	adds	r3, r2, #1
 8005360:	4984      	ldr	r1, [pc, #528]	; (8005574 <menuInit+0x624>)
 8005362:	600b      	str	r3, [r1, #0]
 8005364:	4613      	mov	r3, r2
 8005366:	009b      	lsls	r3, r3, #2
 8005368:	4413      	add	r3, r2
 800536a:	009b      	lsls	r3, r3, #2
 800536c:	4a82      	ldr	r2, [pc, #520]	; (8005578 <menuInit+0x628>)
 800536e:	1898      	adds	r0, r3, r2
 8005370:	4b88      	ldr	r3, [pc, #544]	; (8005594 <menuInit+0x644>)
 8005372:	4a89      	ldr	r2, [pc, #548]	; (8005598 <menuInit+0x648>)
 8005374:	4988      	ldr	r1, [pc, #544]	; (8005598 <menuInit+0x648>)
 8005376:	f000 ff67 	bl	8006248 <initObjChangeable>
 800537a:	4602      	mov	r2, r0
 800537c:	2300      	movs	r3, #0
 800537e:	9302      	str	r3, [sp, #8]
 8005380:	2302      	movs	r3, #2
 8005382:	9301      	str	r3, [sp, #4]
 8005384:	2301      	movs	r3, #1
 8005386:	9300      	str	r3, [sp, #0]
 8005388:	4613      	mov	r3, r2
 800538a:	4a7f      	ldr	r2, [pc, #508]	; (8005588 <menuInit+0x638>)
 800538c:	4983      	ldr	r1, [pc, #524]	; (800559c <menuInit+0x64c>)
 800538e:	4620      	mov	r0, r4
 8005390:	f000 fed2 	bl	8006138 <initItemParameter>
		initItemParameter(&(item[item_index++]), 	"   ", W(DATA_MANAGE), initObjChangeable(&(obj[obj_index++]), switch_save_state, switch_save_state, show_save_state_yes_no), 1, 3, line);  
 8005394:	4b75      	ldr	r3, [pc, #468]	; (800556c <menuInit+0x61c>)
 8005396:	681a      	ldr	r2, [r3, #0]
 8005398:	1c53      	adds	r3, r2, #1
 800539a:	4974      	ldr	r1, [pc, #464]	; (800556c <menuInit+0x61c>)
 800539c:	600b      	str	r3, [r1, #0]
 800539e:	4613      	mov	r3, r2
 80053a0:	00db      	lsls	r3, r3, #3
 80053a2:	4413      	add	r3, r2
 80053a4:	009b      	lsls	r3, r3, #2
 80053a6:	4a72      	ldr	r2, [pc, #456]	; (8005570 <menuInit+0x620>)
 80053a8:	189c      	adds	r4, r3, r2
 80053aa:	4b72      	ldr	r3, [pc, #456]	; (8005574 <menuInit+0x624>)
 80053ac:	681a      	ldr	r2, [r3, #0]
 80053ae:	1c53      	adds	r3, r2, #1
 80053b0:	4970      	ldr	r1, [pc, #448]	; (8005574 <menuInit+0x624>)
 80053b2:	600b      	str	r3, [r1, #0]
 80053b4:	4613      	mov	r3, r2
 80053b6:	009b      	lsls	r3, r3, #2
 80053b8:	4413      	add	r3, r2
 80053ba:	009b      	lsls	r3, r3, #2
 80053bc:	4a6e      	ldr	r2, [pc, #440]	; (8005578 <menuInit+0x628>)
 80053be:	1898      	adds	r0, r3, r2
 80053c0:	4b77      	ldr	r3, [pc, #476]	; (80055a0 <menuInit+0x650>)
 80053c2:	4a78      	ldr	r2, [pc, #480]	; (80055a4 <menuInit+0x654>)
 80053c4:	4977      	ldr	r1, [pc, #476]	; (80055a4 <menuInit+0x654>)
 80053c6:	f000 ff3f 	bl	8006248 <initObjChangeable>
 80053ca:	4602      	mov	r2, r0
 80053cc:	2300      	movs	r3, #0
 80053ce:	9302      	str	r3, [sp, #8]
 80053d0:	2303      	movs	r3, #3
 80053d2:	9301      	str	r3, [sp, #4]
 80053d4:	2301      	movs	r3, #1
 80053d6:	9300      	str	r3, [sp, #0]
 80053d8:	4613      	mov	r3, r2
 80053da:	4a6b      	ldr	r2, [pc, #428]	; (8005588 <menuInit+0x638>)
 80053dc:	4972      	ldr	r1, [pc, #456]	; (80055a8 <menuInit+0x658>)
 80053de:	4620      	mov	r0, r4
 80053e0:	f000 feaa 	bl	8006138 <initItemParameter>
		initItemParameter(&(item[item_index++]), 	"       ", W(DATA_MANAGE), initObjChangeable(&(obj[obj_index++]), switch_default_state, switch_default_state, show_default_state), 1, 4, line);  
 80053e4:	4b61      	ldr	r3, [pc, #388]	; (800556c <menuInit+0x61c>)
 80053e6:	681a      	ldr	r2, [r3, #0]
 80053e8:	1c53      	adds	r3, r2, #1
 80053ea:	4960      	ldr	r1, [pc, #384]	; (800556c <menuInit+0x61c>)
 80053ec:	600b      	str	r3, [r1, #0]
 80053ee:	4613      	mov	r3, r2
 80053f0:	00db      	lsls	r3, r3, #3
 80053f2:	4413      	add	r3, r2
 80053f4:	009b      	lsls	r3, r3, #2
 80053f6:	4a5e      	ldr	r2, [pc, #376]	; (8005570 <menuInit+0x620>)
 80053f8:	189c      	adds	r4, r3, r2
 80053fa:	4b5e      	ldr	r3, [pc, #376]	; (8005574 <menuInit+0x624>)
 80053fc:	681a      	ldr	r2, [r3, #0]
 80053fe:	1c53      	adds	r3, r2, #1
 8005400:	495c      	ldr	r1, [pc, #368]	; (8005574 <menuInit+0x624>)
 8005402:	600b      	str	r3, [r1, #0]
 8005404:	4613      	mov	r3, r2
 8005406:	009b      	lsls	r3, r3, #2
 8005408:	4413      	add	r3, r2
 800540a:	009b      	lsls	r3, r3, #2
 800540c:	4a5a      	ldr	r2, [pc, #360]	; (8005578 <menuInit+0x628>)
 800540e:	1898      	adds	r0, r3, r2
 8005410:	4b66      	ldr	r3, [pc, #408]	; (80055ac <menuInit+0x65c>)
 8005412:	4a67      	ldr	r2, [pc, #412]	; (80055b0 <menuInit+0x660>)
 8005414:	4966      	ldr	r1, [pc, #408]	; (80055b0 <menuInit+0x660>)
 8005416:	f000 ff17 	bl	8006248 <initObjChangeable>
 800541a:	4602      	mov	r2, r0
 800541c:	2300      	movs	r3, #0
 800541e:	9302      	str	r3, [sp, #8]
 8005420:	2304      	movs	r3, #4
 8005422:	9301      	str	r3, [sp, #4]
 8005424:	2301      	movs	r3, #1
 8005426:	9300      	str	r3, [sp, #0]
 8005428:	4613      	mov	r3, r2
 800542a:	4a57      	ldr	r2, [pc, #348]	; (8005588 <menuInit+0x638>)
 800542c:	4961      	ldr	r1, [pc, #388]	; (80055b4 <menuInit+0x664>)
 800542e:	4620      	mov	r0, r4
 8005430:	f000 fe82 	bl	8006138 <initItemParameter>
		initItemSubmenu(&(item[item_index++]), "<", W(DATA_MANAGE), W(MAIN), 0, 7);  
 8005434:	4b4d      	ldr	r3, [pc, #308]	; (800556c <menuInit+0x61c>)
 8005436:	681a      	ldr	r2, [r3, #0]
 8005438:	1c53      	adds	r3, r2, #1
 800543a:	494c      	ldr	r1, [pc, #304]	; (800556c <menuInit+0x61c>)
 800543c:	600b      	str	r3, [r1, #0]
 800543e:	4613      	mov	r3, r2
 8005440:	00db      	lsls	r3, r3, #3
 8005442:	4413      	add	r3, r2
 8005444:	009b      	lsls	r3, r3, #2
 8005446:	4a4a      	ldr	r2, [pc, #296]	; (8005570 <menuInit+0x620>)
 8005448:	1898      	adds	r0, r3, r2
 800544a:	2307      	movs	r3, #7
 800544c:	9301      	str	r3, [sp, #4]
 800544e:	2300      	movs	r3, #0
 8005450:	9300      	str	r3, [sp, #0]
 8005452:	4b4b      	ldr	r3, [pc, #300]	; (8005580 <menuInit+0x630>)
 8005454:	4a4c      	ldr	r2, [pc, #304]	; (8005588 <menuInit+0x638>)
 8005456:	4958      	ldr	r1, [pc, #352]	; (80055b8 <menuInit+0x668>)
 8005458:	f000 fe38 	bl	80060cc <initItemSubmenu>
	initItemSubmenu(&(item[item_index++]), "  ", W(MAIN), W(LIMITS), 0, 3);  
 800545c:	4b43      	ldr	r3, [pc, #268]	; (800556c <menuInit+0x61c>)
 800545e:	681a      	ldr	r2, [r3, #0]
 8005460:	1c53      	adds	r3, r2, #1
 8005462:	4942      	ldr	r1, [pc, #264]	; (800556c <menuInit+0x61c>)
 8005464:	600b      	str	r3, [r1, #0]
 8005466:	4613      	mov	r3, r2
 8005468:	00db      	lsls	r3, r3, #3
 800546a:	4413      	add	r3, r2
 800546c:	009b      	lsls	r3, r3, #2
 800546e:	4a40      	ldr	r2, [pc, #256]	; (8005570 <menuInit+0x620>)
 8005470:	1898      	adds	r0, r3, r2
 8005472:	2303      	movs	r3, #3
 8005474:	9301      	str	r3, [sp, #4]
 8005476:	2300      	movs	r3, #0
 8005478:	9300      	str	r3, [sp, #0]
 800547a:	4b50      	ldr	r3, [pc, #320]	; (80055bc <menuInit+0x66c>)
 800547c:	4a40      	ldr	r2, [pc, #256]	; (8005580 <menuInit+0x630>)
 800547e:	4950      	ldr	r1, [pc, #320]	; (80055c0 <menuInit+0x670>)
 8005480:	f000 fe24 	bl	80060cc <initItemSubmenu>
		initItemLabel(&(item[item_index++]), " ", W(LIMITS), 0, 0);
 8005484:	4b39      	ldr	r3, [pc, #228]	; (800556c <menuInit+0x61c>)
 8005486:	681a      	ldr	r2, [r3, #0]
 8005488:	1c53      	adds	r3, r2, #1
 800548a:	4938      	ldr	r1, [pc, #224]	; (800556c <menuInit+0x61c>)
 800548c:	600b      	str	r3, [r1, #0]
 800548e:	4613      	mov	r3, r2
 8005490:	00db      	lsls	r3, r3, #3
 8005492:	4413      	add	r3, r2
 8005494:	009b      	lsls	r3, r3, #2
 8005496:	4a36      	ldr	r2, [pc, #216]	; (8005570 <menuInit+0x620>)
 8005498:	1898      	adds	r0, r3, r2
 800549a:	2300      	movs	r3, #0
 800549c:	9300      	str	r3, [sp, #0]
 800549e:	2300      	movs	r3, #0
 80054a0:	4a46      	ldr	r2, [pc, #280]	; (80055bc <menuInit+0x66c>)
 80054a2:	4948      	ldr	r1, [pc, #288]	; (80055c4 <menuInit+0x674>)
 80054a4:	f000 fe7f 	bl	80061a6 <initItemLabel>
		initItemParameter(&(item[item_index++]), 	"  ", W(LIMITS), initObjChangeable(&(obj[obj_index++]), inc_rope_tension_up_limit, dec_rope_tension_up_limit, show_rope_tension_up_limit), 1, 2, line);  
 80054a8:	4b30      	ldr	r3, [pc, #192]	; (800556c <menuInit+0x61c>)
 80054aa:	681a      	ldr	r2, [r3, #0]
 80054ac:	1c53      	adds	r3, r2, #1
 80054ae:	492f      	ldr	r1, [pc, #188]	; (800556c <menuInit+0x61c>)
 80054b0:	600b      	str	r3, [r1, #0]
 80054b2:	4613      	mov	r3, r2
 80054b4:	00db      	lsls	r3, r3, #3
 80054b6:	4413      	add	r3, r2
 80054b8:	009b      	lsls	r3, r3, #2
 80054ba:	4a2d      	ldr	r2, [pc, #180]	; (8005570 <menuInit+0x620>)
 80054bc:	189c      	adds	r4, r3, r2
 80054be:	4b2d      	ldr	r3, [pc, #180]	; (8005574 <menuInit+0x624>)
 80054c0:	681a      	ldr	r2, [r3, #0]
 80054c2:	1c53      	adds	r3, r2, #1
 80054c4:	492b      	ldr	r1, [pc, #172]	; (8005574 <menuInit+0x624>)
 80054c6:	600b      	str	r3, [r1, #0]
 80054c8:	4613      	mov	r3, r2
 80054ca:	009b      	lsls	r3, r3, #2
 80054cc:	4413      	add	r3, r2
 80054ce:	009b      	lsls	r3, r3, #2
 80054d0:	4a29      	ldr	r2, [pc, #164]	; (8005578 <menuInit+0x628>)
 80054d2:	1898      	adds	r0, r3, r2
 80054d4:	4b3c      	ldr	r3, [pc, #240]	; (80055c8 <menuInit+0x678>)
 80054d6:	4a3d      	ldr	r2, [pc, #244]	; (80055cc <menuInit+0x67c>)
 80054d8:	493d      	ldr	r1, [pc, #244]	; (80055d0 <menuInit+0x680>)
 80054da:	f000 feb5 	bl	8006248 <initObjChangeable>
 80054de:	4602      	mov	r2, r0
 80054e0:	2300      	movs	r3, #0
 80054e2:	9302      	str	r3, [sp, #8]
 80054e4:	2302      	movs	r3, #2
 80054e6:	9301      	str	r3, [sp, #4]
 80054e8:	2301      	movs	r3, #1
 80054ea:	9300      	str	r3, [sp, #0]
 80054ec:	4613      	mov	r3, r2
 80054ee:	4a33      	ldr	r2, [pc, #204]	; (80055bc <menuInit+0x66c>)
 80054f0:	4938      	ldr	r1, [pc, #224]	; (80055d4 <menuInit+0x684>)
 80054f2:	4620      	mov	r0, r4
 80054f4:	f000 fe20 	bl	8006138 <initItemParameter>
		initItemParameter(&(item[item_index++]), 	"   ", W(LIMITS), initObjChangeable(&(obj[obj_index++]), inc_rope_tension_bottom_limit, dec_rope_tension_bottom_limit, show_rope_tension_bottom_limit), 1, 4, line);  
 80054f8:	4b1c      	ldr	r3, [pc, #112]	; (800556c <menuInit+0x61c>)
 80054fa:	681a      	ldr	r2, [r3, #0]
 80054fc:	1c53      	adds	r3, r2, #1
 80054fe:	491b      	ldr	r1, [pc, #108]	; (800556c <menuInit+0x61c>)
 8005500:	600b      	str	r3, [r1, #0]
 8005502:	4613      	mov	r3, r2
 8005504:	00db      	lsls	r3, r3, #3
 8005506:	4413      	add	r3, r2
 8005508:	009b      	lsls	r3, r3, #2
 800550a:	4a19      	ldr	r2, [pc, #100]	; (8005570 <menuInit+0x620>)
 800550c:	189c      	adds	r4, r3, r2
 800550e:	4b19      	ldr	r3, [pc, #100]	; (8005574 <menuInit+0x624>)
 8005510:	681a      	ldr	r2, [r3, #0]
 8005512:	1c53      	adds	r3, r2, #1
 8005514:	4917      	ldr	r1, [pc, #92]	; (8005574 <menuInit+0x624>)
 8005516:	600b      	str	r3, [r1, #0]
 8005518:	4613      	mov	r3, r2
 800551a:	009b      	lsls	r3, r3, #2
 800551c:	4413      	add	r3, r2
 800551e:	009b      	lsls	r3, r3, #2
 8005520:	4a15      	ldr	r2, [pc, #84]	; (8005578 <menuInit+0x628>)
 8005522:	1898      	adds	r0, r3, r2
 8005524:	4b2c      	ldr	r3, [pc, #176]	; (80055d8 <menuInit+0x688>)
 8005526:	4a2d      	ldr	r2, [pc, #180]	; (80055dc <menuInit+0x68c>)
 8005528:	492d      	ldr	r1, [pc, #180]	; (80055e0 <menuInit+0x690>)
 800552a:	f000 fe8d 	bl	8006248 <initObjChangeable>
 800552e:	4602      	mov	r2, r0
 8005530:	2300      	movs	r3, #0
 8005532:	9302      	str	r3, [sp, #8]
 8005534:	2304      	movs	r3, #4
 8005536:	9301      	str	r3, [sp, #4]
 8005538:	2301      	movs	r3, #1
 800553a:	9300      	str	r3, [sp, #0]
 800553c:	4613      	mov	r3, r2
 800553e:	4a1f      	ldr	r2, [pc, #124]	; (80055bc <menuInit+0x66c>)
 8005540:	4928      	ldr	r1, [pc, #160]	; (80055e4 <menuInit+0x694>)
 8005542:	4620      	mov	r0, r4
 8005544:	f000 fdf8 	bl	8006138 <initItemParameter>
		initItemSubmenu(&(item[item_index++]), "<", W(LIMITS), W(MAIN), 0, 7);  
 8005548:	4b08      	ldr	r3, [pc, #32]	; (800556c <menuInit+0x61c>)
 800554a:	681a      	ldr	r2, [r3, #0]
 800554c:	1c53      	adds	r3, r2, #1
 800554e:	4907      	ldr	r1, [pc, #28]	; (800556c <menuInit+0x61c>)
 8005550:	600b      	str	r3, [r1, #0]
 8005552:	4613      	mov	r3, r2
 8005554:	00db      	lsls	r3, r3, #3
 8005556:	4413      	add	r3, r2
 8005558:	009b      	lsls	r3, r3, #2
 800555a:	4a05      	ldr	r2, [pc, #20]	; (8005570 <menuInit+0x620>)
 800555c:	1898      	adds	r0, r3, r2
 800555e:	2307      	movs	r3, #7
 8005560:	9301      	str	r3, [sp, #4]
 8005562:	2300      	movs	r3, #0
 8005564:	9300      	str	r3, [sp, #0]
 8005566:	4b06      	ldr	r3, [pc, #24]	; (8005580 <menuInit+0x630>)
 8005568:	e03e      	b.n	80055e8 <menuInit+0x698>
 800556a:	bf00      	nop
 800556c:	20000310 	.word	0x20000310
 8005570:	20000314 	.word	0x20000314
 8005574:	20000ad0 	.word	0x20000ad0
 8005578:	20000ad4 	.word	0x20000ad4
 800557c:	080040d9 	.word	0x080040d9
 8005580:	200001d0 	.word	0x200001d0
 8005584:	08009ef0 	.word	0x08009ef0
 8005588:	20000230 	.word	0x20000230
 800558c:	08009ef8 	.word	0x08009ef8
 8005590:	08009f04 	.word	0x08009f04
 8005594:	08004221 	.word	0x08004221
 8005598:	080041e1 	.word	0x080041e1
 800559c:	08009f10 	.word	0x08009f10
 80055a0:	08004311 	.word	0x08004311
 80055a4:	08004245 	.word	0x08004245
 80055a8:	08009f20 	.word	0x08009f20
 80055ac:	080043d5 	.word	0x080043d5
 80055b0:	08004349 	.word	0x08004349
 80055b4:	08009f30 	.word	0x08009f30
 80055b8:	08009f40 	.word	0x08009f40
 80055bc:	20000220 	.word	0x20000220
 80055c0:	08009f48 	.word	0x08009f48
 80055c4:	08009f54 	.word	0x08009f54
 80055c8:	08004d7d 	.word	0x08004d7d
 80055cc:	08004d3d 	.word	0x08004d3d
 80055d0:	08004d09 	.word	0x08004d09
 80055d4:	08009f64 	.word	0x08009f64
 80055d8:	08004ce1 	.word	0x08004ce1
 80055dc:	08004ca9 	.word	0x08004ca9
 80055e0:	08004c71 	.word	0x08004c71
 80055e4:	08009f70 	.word	0x08009f70
 80055e8:	4aae      	ldr	r2, [pc, #696]	; (80058a4 <menuInit+0x954>)
 80055ea:	49af      	ldr	r1, [pc, #700]	; (80058a8 <menuInit+0x958>)
 80055ec:	f000 fd6e 	bl	80060cc <initItemSubmenu>
	
	initItemSubmenu(&(item[item_index++]), 		"  ", W(MAIN), W(MODE), 0, 4);  
 80055f0:	4bae      	ldr	r3, [pc, #696]	; (80058ac <menuInit+0x95c>)
 80055f2:	681a      	ldr	r2, [r3, #0]
 80055f4:	1c53      	adds	r3, r2, #1
 80055f6:	49ad      	ldr	r1, [pc, #692]	; (80058ac <menuInit+0x95c>)
 80055f8:	600b      	str	r3, [r1, #0]
 80055fa:	4613      	mov	r3, r2
 80055fc:	00db      	lsls	r3, r3, #3
 80055fe:	4413      	add	r3, r2
 8005600:	009b      	lsls	r3, r3, #2
 8005602:	4aab      	ldr	r2, [pc, #684]	; (80058b0 <menuInit+0x960>)
 8005604:	1898      	adds	r0, r3, r2
 8005606:	2304      	movs	r3, #4
 8005608:	9301      	str	r3, [sp, #4]
 800560a:	2300      	movs	r3, #0
 800560c:	9300      	str	r3, [sp, #0]
 800560e:	4ba9      	ldr	r3, [pc, #676]	; (80058b4 <menuInit+0x964>)
 8005610:	4aa9      	ldr	r2, [pc, #676]	; (80058b8 <menuInit+0x968>)
 8005612:	49aa      	ldr	r1, [pc, #680]	; (80058bc <menuInit+0x96c>)
 8005614:	f000 fd5a 	bl	80060cc <initItemSubmenu>
		initItemLabel(&(item[item_index++]), " ", W(MODE), 0, 0);
 8005618:	4ba4      	ldr	r3, [pc, #656]	; (80058ac <menuInit+0x95c>)
 800561a:	681a      	ldr	r2, [r3, #0]
 800561c:	1c53      	adds	r3, r2, #1
 800561e:	49a3      	ldr	r1, [pc, #652]	; (80058ac <menuInit+0x95c>)
 8005620:	600b      	str	r3, [r1, #0]
 8005622:	4613      	mov	r3, r2
 8005624:	00db      	lsls	r3, r3, #3
 8005626:	4413      	add	r3, r2
 8005628:	009b      	lsls	r3, r3, #2
 800562a:	4aa1      	ldr	r2, [pc, #644]	; (80058b0 <menuInit+0x960>)
 800562c:	1898      	adds	r0, r3, r2
 800562e:	2300      	movs	r3, #0
 8005630:	9300      	str	r3, [sp, #0]
 8005632:	2300      	movs	r3, #0
 8005634:	4a9f      	ldr	r2, [pc, #636]	; (80058b4 <menuInit+0x964>)
 8005636:	49a2      	ldr	r1, [pc, #648]	; (80058c0 <menuInit+0x970>)
 8005638:	f000 fdb5 	bl	80061a6 <initItemLabel>
		initItemSubmenu(&(item[item_index++]), 		"  ", W(MODE), W(FORMULAS), 1, 1);
 800563c:	4b9b      	ldr	r3, [pc, #620]	; (80058ac <menuInit+0x95c>)
 800563e:	681a      	ldr	r2, [r3, #0]
 8005640:	1c53      	adds	r3, r2, #1
 8005642:	499a      	ldr	r1, [pc, #616]	; (80058ac <menuInit+0x95c>)
 8005644:	600b      	str	r3, [r1, #0]
 8005646:	4613      	mov	r3, r2
 8005648:	00db      	lsls	r3, r3, #3
 800564a:	4413      	add	r3, r2
 800564c:	009b      	lsls	r3, r3, #2
 800564e:	4a98      	ldr	r2, [pc, #608]	; (80058b0 <menuInit+0x960>)
 8005650:	1898      	adds	r0, r3, r2
 8005652:	2301      	movs	r3, #1
 8005654:	9301      	str	r3, [sp, #4]
 8005656:	2301      	movs	r3, #1
 8005658:	9300      	str	r3, [sp, #0]
 800565a:	4b9a      	ldr	r3, [pc, #616]	; (80058c4 <menuInit+0x974>)
 800565c:	4a95      	ldr	r2, [pc, #596]	; (80058b4 <menuInit+0x964>)
 800565e:	499a      	ldr	r1, [pc, #616]	; (80058c8 <menuInit+0x978>)
 8005660:	f000 fd34 	bl	80060cc <initItemSubmenu>
			initItemLabel(&(item[item_index++]), "", W(FORMULAS), 0, 0);
 8005664:	4b91      	ldr	r3, [pc, #580]	; (80058ac <menuInit+0x95c>)
 8005666:	681a      	ldr	r2, [r3, #0]
 8005668:	1c53      	adds	r3, r2, #1
 800566a:	4990      	ldr	r1, [pc, #576]	; (80058ac <menuInit+0x95c>)
 800566c:	600b      	str	r3, [r1, #0]
 800566e:	4613      	mov	r3, r2
 8005670:	00db      	lsls	r3, r3, #3
 8005672:	4413      	add	r3, r2
 8005674:	009b      	lsls	r3, r3, #2
 8005676:	4a8e      	ldr	r2, [pc, #568]	; (80058b0 <menuInit+0x960>)
 8005678:	1898      	adds	r0, r3, r2
 800567a:	2300      	movs	r3, #0
 800567c:	9300      	str	r3, [sp, #0]
 800567e:	2300      	movs	r3, #0
 8005680:	4a90      	ldr	r2, [pc, #576]	; (80058c4 <menuInit+0x974>)
 8005682:	4992      	ldr	r1, [pc, #584]	; (80058cc <menuInit+0x97c>)
 8005684:	f000 fd8f 	bl	80061a6 <initItemLabel>
			initItemParameter(&(item[item_index++]),"a .   ", W(FORMULAS), initObjChangeable(&(obj[obj_index++]), inc_angle_left, dec_angle_left, show_angle_left), 1, 2, line);
 8005688:	4b88      	ldr	r3, [pc, #544]	; (80058ac <menuInit+0x95c>)
 800568a:	681a      	ldr	r2, [r3, #0]
 800568c:	1c53      	adds	r3, r2, #1
 800568e:	4987      	ldr	r1, [pc, #540]	; (80058ac <menuInit+0x95c>)
 8005690:	600b      	str	r3, [r1, #0]
 8005692:	4613      	mov	r3, r2
 8005694:	00db      	lsls	r3, r3, #3
 8005696:	4413      	add	r3, r2
 8005698:	009b      	lsls	r3, r3, #2
 800569a:	4a85      	ldr	r2, [pc, #532]	; (80058b0 <menuInit+0x960>)
 800569c:	189c      	adds	r4, r3, r2
 800569e:	4b8c      	ldr	r3, [pc, #560]	; (80058d0 <menuInit+0x980>)
 80056a0:	681a      	ldr	r2, [r3, #0]
 80056a2:	1c53      	adds	r3, r2, #1
 80056a4:	498a      	ldr	r1, [pc, #552]	; (80058d0 <menuInit+0x980>)
 80056a6:	600b      	str	r3, [r1, #0]
 80056a8:	4613      	mov	r3, r2
 80056aa:	009b      	lsls	r3, r3, #2
 80056ac:	4413      	add	r3, r2
 80056ae:	009b      	lsls	r3, r3, #2
 80056b0:	4a88      	ldr	r2, [pc, #544]	; (80058d4 <menuInit+0x984>)
 80056b2:	1898      	adds	r0, r3, r2
 80056b4:	4b88      	ldr	r3, [pc, #544]	; (80058d8 <menuInit+0x988>)
 80056b6:	4a89      	ldr	r2, [pc, #548]	; (80058dc <menuInit+0x98c>)
 80056b8:	4989      	ldr	r1, [pc, #548]	; (80058e0 <menuInit+0x990>)
 80056ba:	f000 fdc5 	bl	8006248 <initObjChangeable>
 80056be:	4602      	mov	r2, r0
 80056c0:	2300      	movs	r3, #0
 80056c2:	9302      	str	r3, [sp, #8]
 80056c4:	2302      	movs	r3, #2
 80056c6:	9301      	str	r3, [sp, #4]
 80056c8:	2301      	movs	r3, #1
 80056ca:	9300      	str	r3, [sp, #0]
 80056cc:	4613      	mov	r3, r2
 80056ce:	4a7d      	ldr	r2, [pc, #500]	; (80058c4 <menuInit+0x974>)
 80056d0:	4984      	ldr	r1, [pc, #528]	; (80058e4 <menuInit+0x994>)
 80056d2:	4620      	mov	r0, r4
 80056d4:	f000 fd30 	bl	8006138 <initItemParameter>
			initItemParameter(&(item[item_index++]),"a .  ", W(FORMULAS), initObjChangeable(&(obj[obj_index++]), inc_angle_right, dec_angle_right, show_angle_right), 1, 3, line);
 80056d8:	4b74      	ldr	r3, [pc, #464]	; (80058ac <menuInit+0x95c>)
 80056da:	681a      	ldr	r2, [r3, #0]
 80056dc:	1c53      	adds	r3, r2, #1
 80056de:	4973      	ldr	r1, [pc, #460]	; (80058ac <menuInit+0x95c>)
 80056e0:	600b      	str	r3, [r1, #0]
 80056e2:	4613      	mov	r3, r2
 80056e4:	00db      	lsls	r3, r3, #3
 80056e6:	4413      	add	r3, r2
 80056e8:	009b      	lsls	r3, r3, #2
 80056ea:	4a71      	ldr	r2, [pc, #452]	; (80058b0 <menuInit+0x960>)
 80056ec:	189c      	adds	r4, r3, r2
 80056ee:	4b78      	ldr	r3, [pc, #480]	; (80058d0 <menuInit+0x980>)
 80056f0:	681a      	ldr	r2, [r3, #0]
 80056f2:	1c53      	adds	r3, r2, #1
 80056f4:	4976      	ldr	r1, [pc, #472]	; (80058d0 <menuInit+0x980>)
 80056f6:	600b      	str	r3, [r1, #0]
 80056f8:	4613      	mov	r3, r2
 80056fa:	009b      	lsls	r3, r3, #2
 80056fc:	4413      	add	r3, r2
 80056fe:	009b      	lsls	r3, r3, #2
 8005700:	4a74      	ldr	r2, [pc, #464]	; (80058d4 <menuInit+0x984>)
 8005702:	1898      	adds	r0, r3, r2
 8005704:	4b78      	ldr	r3, [pc, #480]	; (80058e8 <menuInit+0x998>)
 8005706:	4a79      	ldr	r2, [pc, #484]	; (80058ec <menuInit+0x99c>)
 8005708:	4979      	ldr	r1, [pc, #484]	; (80058f0 <menuInit+0x9a0>)
 800570a:	f000 fd9d 	bl	8006248 <initObjChangeable>
 800570e:	4602      	mov	r2, r0
 8005710:	2300      	movs	r3, #0
 8005712:	9302      	str	r3, [sp, #8]
 8005714:	2303      	movs	r3, #3
 8005716:	9301      	str	r3, [sp, #4]
 8005718:	2301      	movs	r3, #1
 800571a:	9300      	str	r3, [sp, #0]
 800571c:	4613      	mov	r3, r2
 800571e:	4a69      	ldr	r2, [pc, #420]	; (80058c4 <menuInit+0x974>)
 8005720:	4974      	ldr	r1, [pc, #464]	; (80058f4 <menuInit+0x9a4>)
 8005722:	4620      	mov	r0, r4
 8005724:	f000 fd08 	bl	8006138 <initItemParameter>
			initItemSubmenu(&(item[item_index++]), "<", W(FORMULAS), W(MODE), 0, 7);
 8005728:	4b60      	ldr	r3, [pc, #384]	; (80058ac <menuInit+0x95c>)
 800572a:	681a      	ldr	r2, [r3, #0]
 800572c:	1c53      	adds	r3, r2, #1
 800572e:	495f      	ldr	r1, [pc, #380]	; (80058ac <menuInit+0x95c>)
 8005730:	600b      	str	r3, [r1, #0]
 8005732:	4613      	mov	r3, r2
 8005734:	00db      	lsls	r3, r3, #3
 8005736:	4413      	add	r3, r2
 8005738:	009b      	lsls	r3, r3, #2
 800573a:	4a5d      	ldr	r2, [pc, #372]	; (80058b0 <menuInit+0x960>)
 800573c:	1898      	adds	r0, r3, r2
 800573e:	2307      	movs	r3, #7
 8005740:	9301      	str	r3, [sp, #4]
 8005742:	2300      	movs	r3, #0
 8005744:	9300      	str	r3, [sp, #0]
 8005746:	4b5b      	ldr	r3, [pc, #364]	; (80058b4 <menuInit+0x964>)
 8005748:	4a5e      	ldr	r2, [pc, #376]	; (80058c4 <menuInit+0x974>)
 800574a:	4957      	ldr	r1, [pc, #348]	; (80058a8 <menuInit+0x958>)
 800574c:	f000 fcbe 	bl	80060cc <initItemSubmenu>
			initItemParameter(&(item[item_index++]), ".", W(FORMULAS), initObjNotchangeable(&(obj[obj_index++]), show_cur_sensor), 11, 4, column);
 8005750:	4b56      	ldr	r3, [pc, #344]	; (80058ac <menuInit+0x95c>)
 8005752:	681a      	ldr	r2, [r3, #0]
 8005754:	1c53      	adds	r3, r2, #1
 8005756:	4955      	ldr	r1, [pc, #340]	; (80058ac <menuInit+0x95c>)
 8005758:	600b      	str	r3, [r1, #0]
 800575a:	4613      	mov	r3, r2
 800575c:	00db      	lsls	r3, r3, #3
 800575e:	4413      	add	r3, r2
 8005760:	009b      	lsls	r3, r3, #2
 8005762:	4a53      	ldr	r2, [pc, #332]	; (80058b0 <menuInit+0x960>)
 8005764:	189c      	adds	r4, r3, r2
 8005766:	4b5a      	ldr	r3, [pc, #360]	; (80058d0 <menuInit+0x980>)
 8005768:	681a      	ldr	r2, [r3, #0]
 800576a:	1c53      	adds	r3, r2, #1
 800576c:	4958      	ldr	r1, [pc, #352]	; (80058d0 <menuInit+0x980>)
 800576e:	600b      	str	r3, [r1, #0]
 8005770:	4613      	mov	r3, r2
 8005772:	009b      	lsls	r3, r3, #2
 8005774:	4413      	add	r3, r2
 8005776:	009b      	lsls	r3, r3, #2
 8005778:	4a56      	ldr	r2, [pc, #344]	; (80058d4 <menuInit+0x984>)
 800577a:	4413      	add	r3, r2
 800577c:	495e      	ldr	r1, [pc, #376]	; (80058f8 <menuInit+0x9a8>)
 800577e:	4618      	mov	r0, r3
 8005780:	f000 fd76 	bl	8006270 <initObjNotchangeable>
 8005784:	4602      	mov	r2, r0
 8005786:	2301      	movs	r3, #1
 8005788:	9302      	str	r3, [sp, #8]
 800578a:	2304      	movs	r3, #4
 800578c:	9301      	str	r3, [sp, #4]
 800578e:	230b      	movs	r3, #11
 8005790:	9300      	str	r3, [sp, #0]
 8005792:	4613      	mov	r3, r2
 8005794:	4a4b      	ldr	r2, [pc, #300]	; (80058c4 <menuInit+0x974>)
 8005796:	4959      	ldr	r1, [pc, #356]	; (80058fc <menuInit+0x9ac>)
 8005798:	4620      	mov	r0, r4
 800579a:	f000 fccd 	bl	8006138 <initItemParameter>
			initItemParameter(&(item[item_index++]), "", W(FORMULAS), initObjNotchangeable(&(obj[obj_index++]), show_cur_tension), 11, 6, column);
 800579e:	4b43      	ldr	r3, [pc, #268]	; (80058ac <menuInit+0x95c>)
 80057a0:	681a      	ldr	r2, [r3, #0]
 80057a2:	1c53      	adds	r3, r2, #1
 80057a4:	4941      	ldr	r1, [pc, #260]	; (80058ac <menuInit+0x95c>)
 80057a6:	600b      	str	r3, [r1, #0]
 80057a8:	4613      	mov	r3, r2
 80057aa:	00db      	lsls	r3, r3, #3
 80057ac:	4413      	add	r3, r2
 80057ae:	009b      	lsls	r3, r3, #2
 80057b0:	4a3f      	ldr	r2, [pc, #252]	; (80058b0 <menuInit+0x960>)
 80057b2:	189c      	adds	r4, r3, r2
 80057b4:	4b46      	ldr	r3, [pc, #280]	; (80058d0 <menuInit+0x980>)
 80057b6:	681a      	ldr	r2, [r3, #0]
 80057b8:	1c53      	adds	r3, r2, #1
 80057ba:	4945      	ldr	r1, [pc, #276]	; (80058d0 <menuInit+0x980>)
 80057bc:	600b      	str	r3, [r1, #0]
 80057be:	4613      	mov	r3, r2
 80057c0:	009b      	lsls	r3, r3, #2
 80057c2:	4413      	add	r3, r2
 80057c4:	009b      	lsls	r3, r3, #2
 80057c6:	4a43      	ldr	r2, [pc, #268]	; (80058d4 <menuInit+0x984>)
 80057c8:	4413      	add	r3, r2
 80057ca:	494d      	ldr	r1, [pc, #308]	; (8005900 <menuInit+0x9b0>)
 80057cc:	4618      	mov	r0, r3
 80057ce:	f000 fd4f 	bl	8006270 <initObjNotchangeable>
 80057d2:	4602      	mov	r2, r0
 80057d4:	2301      	movs	r3, #1
 80057d6:	9302      	str	r3, [sp, #8]
 80057d8:	2306      	movs	r3, #6
 80057da:	9301      	str	r3, [sp, #4]
 80057dc:	230b      	movs	r3, #11
 80057de:	9300      	str	r3, [sp, #0]
 80057e0:	4613      	mov	r3, r2
 80057e2:	4a38      	ldr	r2, [pc, #224]	; (80058c4 <menuInit+0x974>)
 80057e4:	4947      	ldr	r1, [pc, #284]	; (8005904 <menuInit+0x9b4>)
 80057e6:	4620      	mov	r0, r4
 80057e8:	f000 fca6 	bl	8006138 <initItemParameter>

		initItemParameter(&(item[item_index++]), 	"   ", W(MODE), initObjChangeable(&(obj[obj_index++]), switch_mode_not_reg_state, switch_mode_not_reg_state, show_mode_not_reg_state), 1, 2, line);  
 80057ec:	4b2f      	ldr	r3, [pc, #188]	; (80058ac <menuInit+0x95c>)
 80057ee:	681a      	ldr	r2, [r3, #0]
 80057f0:	1c53      	adds	r3, r2, #1
 80057f2:	492e      	ldr	r1, [pc, #184]	; (80058ac <menuInit+0x95c>)
 80057f4:	600b      	str	r3, [r1, #0]
 80057f6:	4613      	mov	r3, r2
 80057f8:	00db      	lsls	r3, r3, #3
 80057fa:	4413      	add	r3, r2
 80057fc:	009b      	lsls	r3, r3, #2
 80057fe:	4a2c      	ldr	r2, [pc, #176]	; (80058b0 <menuInit+0x960>)
 8005800:	189c      	adds	r4, r3, r2
 8005802:	4b33      	ldr	r3, [pc, #204]	; (80058d0 <menuInit+0x980>)
 8005804:	681a      	ldr	r2, [r3, #0]
 8005806:	1c53      	adds	r3, r2, #1
 8005808:	4931      	ldr	r1, [pc, #196]	; (80058d0 <menuInit+0x980>)
 800580a:	600b      	str	r3, [r1, #0]
 800580c:	4613      	mov	r3, r2
 800580e:	009b      	lsls	r3, r3, #2
 8005810:	4413      	add	r3, r2
 8005812:	009b      	lsls	r3, r3, #2
 8005814:	4a2f      	ldr	r2, [pc, #188]	; (80058d4 <menuInit+0x984>)
 8005816:	1898      	adds	r0, r3, r2
 8005818:	4b3b      	ldr	r3, [pc, #236]	; (8005908 <menuInit+0x9b8>)
 800581a:	4a3c      	ldr	r2, [pc, #240]	; (800590c <menuInit+0x9bc>)
 800581c:	493b      	ldr	r1, [pc, #236]	; (800590c <menuInit+0x9bc>)
 800581e:	f000 fd13 	bl	8006248 <initObjChangeable>
 8005822:	4602      	mov	r2, r0
 8005824:	2300      	movs	r3, #0
 8005826:	9302      	str	r3, [sp, #8]
 8005828:	2302      	movs	r3, #2
 800582a:	9301      	str	r3, [sp, #4]
 800582c:	2301      	movs	r3, #1
 800582e:	9300      	str	r3, [sp, #0]
 8005830:	4613      	mov	r3, r2
 8005832:	4a20      	ldr	r2, [pc, #128]	; (80058b4 <menuInit+0x964>)
 8005834:	4936      	ldr	r1, [pc, #216]	; (8005910 <menuInit+0x9c0>)
 8005836:	4620      	mov	r0, r4
 8005838:	f000 fc7e 	bl	8006138 <initItemParameter>
		initItemSubmenu(&(item[item_index++]), 		"  ", W(MODE), W(PID_MODE), 1, 3);  
 800583c:	4b1b      	ldr	r3, [pc, #108]	; (80058ac <menuInit+0x95c>)
 800583e:	681a      	ldr	r2, [r3, #0]
 8005840:	1c53      	adds	r3, r2, #1
 8005842:	491a      	ldr	r1, [pc, #104]	; (80058ac <menuInit+0x95c>)
 8005844:	600b      	str	r3, [r1, #0]
 8005846:	4613      	mov	r3, r2
 8005848:	00db      	lsls	r3, r3, #3
 800584a:	4413      	add	r3, r2
 800584c:	009b      	lsls	r3, r3, #2
 800584e:	4a18      	ldr	r2, [pc, #96]	; (80058b0 <menuInit+0x960>)
 8005850:	1898      	adds	r0, r3, r2
 8005852:	2303      	movs	r3, #3
 8005854:	9301      	str	r3, [sp, #4]
 8005856:	2301      	movs	r3, #1
 8005858:	9300      	str	r3, [sp, #0]
 800585a:	4b2e      	ldr	r3, [pc, #184]	; (8005914 <menuInit+0x9c4>)
 800585c:	4a15      	ldr	r2, [pc, #84]	; (80058b4 <menuInit+0x964>)
 800585e:	492e      	ldr	r1, [pc, #184]	; (8005918 <menuInit+0x9c8>)
 8005860:	f000 fc34 	bl	80060cc <initItemSubmenu>
			initItemLabel(&(item[item_index++]), " ", W(PID_MODE), 0, 0);
 8005864:	4b11      	ldr	r3, [pc, #68]	; (80058ac <menuInit+0x95c>)
 8005866:	681a      	ldr	r2, [r3, #0]
 8005868:	1c53      	adds	r3, r2, #1
 800586a:	4910      	ldr	r1, [pc, #64]	; (80058ac <menuInit+0x95c>)
 800586c:	600b      	str	r3, [r1, #0]
 800586e:	4613      	mov	r3, r2
 8005870:	00db      	lsls	r3, r3, #3
 8005872:	4413      	add	r3, r2
 8005874:	009b      	lsls	r3, r3, #2
 8005876:	4a0e      	ldr	r2, [pc, #56]	; (80058b0 <menuInit+0x960>)
 8005878:	1898      	adds	r0, r3, r2
 800587a:	2300      	movs	r3, #0
 800587c:	9300      	str	r3, [sp, #0]
 800587e:	2300      	movs	r3, #0
 8005880:	4a24      	ldr	r2, [pc, #144]	; (8005914 <menuInit+0x9c4>)
 8005882:	4926      	ldr	r1, [pc, #152]	; (800591c <menuInit+0x9cc>)
 8005884:	f000 fc8f 	bl	80061a6 <initItemLabel>
			initItemParameter(&(item[item_index++]), 	"     ", W(PID_MODE), initObjChangeable(&(obj[obj_index++]), switch_mode_pid_state, switch_mode_pid_state, show_mode_pid_state), 1, 2, line);  
 8005888:	4b08      	ldr	r3, [pc, #32]	; (80058ac <menuInit+0x95c>)
 800588a:	681a      	ldr	r2, [r3, #0]
 800588c:	1c53      	adds	r3, r2, #1
 800588e:	4907      	ldr	r1, [pc, #28]	; (80058ac <menuInit+0x95c>)
 8005890:	600b      	str	r3, [r1, #0]
 8005892:	4613      	mov	r3, r2
 8005894:	00db      	lsls	r3, r3, #3
 8005896:	4413      	add	r3, r2
 8005898:	009b      	lsls	r3, r3, #2
 800589a:	4a05      	ldr	r2, [pc, #20]	; (80058b0 <menuInit+0x960>)
 800589c:	189c      	adds	r4, r3, r2
 800589e:	4b0c      	ldr	r3, [pc, #48]	; (80058d0 <menuInit+0x980>)
 80058a0:	681a      	ldr	r2, [r3, #0]
 80058a2:	e03d      	b.n	8005920 <menuInit+0x9d0>
 80058a4:	20000220 	.word	0x20000220
 80058a8:	08009f40 	.word	0x08009f40
 80058ac:	20000310 	.word	0x20000310
 80058b0:	20000314 	.word	0x20000314
 80058b4:	200001e0 	.word	0x200001e0
 80058b8:	200001d0 	.word	0x200001d0
 80058bc:	08009f7c 	.word	0x08009f7c
 80058c0:	08009f88 	.word	0x08009f88
 80058c4:	20000240 	.word	0x20000240
 80058c8:	08009f98 	.word	0x08009f98
 80058cc:	08009fa4 	.word	0x08009fa4
 80058d0:	20000ad0 	.word	0x20000ad0
 80058d4:	20000ad4 	.word	0x20000ad4
 80058d8:	08004871 	.word	0x08004871
 80058dc:	08004849 	.word	0x08004849
 80058e0:	08004801 	.word	0x08004801
 80058e4:	08009fac 	.word	0x08009fac
 80058e8:	08004935 	.word	0x08004935
 80058ec:	0800490d 	.word	0x0800490d
 80058f0:	080048c5 	.word	0x080048c5
 80058f4:	08009fb8 	.word	0x08009fb8
 80058f8:	08004055 	.word	0x08004055
 80058fc:	08009fc4 	.word	0x08009fc4
 8005900:	080040d9 	.word	0x080040d9
 8005904:	08009ef0 	.word	0x08009ef0
 8005908:	08004451 	.word	0x08004451
 800590c:	08004431 	.word	0x08004431
 8005910:	08009fcc 	.word	0x08009fcc
 8005914:	20000200 	.word	0x20000200
 8005918:	08009fd8 	.word	0x08009fd8
 800591c:	08009fe4 	.word	0x08009fe4
 8005920:	1c53      	adds	r3, r2, #1
 8005922:	49af      	ldr	r1, [pc, #700]	; (8005be0 <menuInit+0xc90>)
 8005924:	600b      	str	r3, [r1, #0]
 8005926:	4613      	mov	r3, r2
 8005928:	009b      	lsls	r3, r3, #2
 800592a:	4413      	add	r3, r2
 800592c:	009b      	lsls	r3, r3, #2
 800592e:	4aad      	ldr	r2, [pc, #692]	; (8005be4 <menuInit+0xc94>)
 8005930:	1898      	adds	r0, r3, r2
 8005932:	4bad      	ldr	r3, [pc, #692]	; (8005be8 <menuInit+0xc98>)
 8005934:	4aad      	ldr	r2, [pc, #692]	; (8005bec <menuInit+0xc9c>)
 8005936:	49ad      	ldr	r1, [pc, #692]	; (8005bec <menuInit+0xc9c>)
 8005938:	f000 fc86 	bl	8006248 <initObjChangeable>
 800593c:	4602      	mov	r2, r0
 800593e:	2300      	movs	r3, #0
 8005940:	9302      	str	r3, [sp, #8]
 8005942:	2302      	movs	r3, #2
 8005944:	9301      	str	r3, [sp, #4]
 8005946:	2301      	movs	r3, #1
 8005948:	9300      	str	r3, [sp, #0]
 800594a:	4613      	mov	r3, r2
 800594c:	4aa8      	ldr	r2, [pc, #672]	; (8005bf0 <menuInit+0xca0>)
 800594e:	49a9      	ldr	r1, [pc, #676]	; (8005bf4 <menuInit+0xca4>)
 8005950:	4620      	mov	r0, r4
 8005952:	f000 fbf1 	bl	8006138 <initItemParameter>
			initItemParameter(&(item[item_index++]), 	"  ", W(PID_MODE), initObjChangeable(&(obj[obj_index++]), inc_mode_pid_value, dec_mode_pid_value, show_mode_pid_value), 1, 3, line);  
 8005956:	4ba8      	ldr	r3, [pc, #672]	; (8005bf8 <menuInit+0xca8>)
 8005958:	681a      	ldr	r2, [r3, #0]
 800595a:	1c53      	adds	r3, r2, #1
 800595c:	49a6      	ldr	r1, [pc, #664]	; (8005bf8 <menuInit+0xca8>)
 800595e:	600b      	str	r3, [r1, #0]
 8005960:	4613      	mov	r3, r2
 8005962:	00db      	lsls	r3, r3, #3
 8005964:	4413      	add	r3, r2
 8005966:	009b      	lsls	r3, r3, #2
 8005968:	4aa4      	ldr	r2, [pc, #656]	; (8005bfc <menuInit+0xcac>)
 800596a:	189c      	adds	r4, r3, r2
 800596c:	4b9c      	ldr	r3, [pc, #624]	; (8005be0 <menuInit+0xc90>)
 800596e:	681a      	ldr	r2, [r3, #0]
 8005970:	1c53      	adds	r3, r2, #1
 8005972:	499b      	ldr	r1, [pc, #620]	; (8005be0 <menuInit+0xc90>)
 8005974:	600b      	str	r3, [r1, #0]
 8005976:	4613      	mov	r3, r2
 8005978:	009b      	lsls	r3, r3, #2
 800597a:	4413      	add	r3, r2
 800597c:	009b      	lsls	r3, r3, #2
 800597e:	4a99      	ldr	r2, [pc, #612]	; (8005be4 <menuInit+0xc94>)
 8005980:	1898      	adds	r0, r3, r2
 8005982:	4b9f      	ldr	r3, [pc, #636]	; (8005c00 <menuInit+0xcb0>)
 8005984:	4a9f      	ldr	r2, [pc, #636]	; (8005c04 <menuInit+0xcb4>)
 8005986:	49a0      	ldr	r1, [pc, #640]	; (8005c08 <menuInit+0xcb8>)
 8005988:	f000 fc5e 	bl	8006248 <initObjChangeable>
 800598c:	4602      	mov	r2, r0
 800598e:	2300      	movs	r3, #0
 8005990:	9302      	str	r3, [sp, #8]
 8005992:	2303      	movs	r3, #3
 8005994:	9301      	str	r3, [sp, #4]
 8005996:	2301      	movs	r3, #1
 8005998:	9300      	str	r3, [sp, #0]
 800599a:	4613      	mov	r3, r2
 800599c:	4a94      	ldr	r2, [pc, #592]	; (8005bf0 <menuInit+0xca0>)
 800599e:	499b      	ldr	r1, [pc, #620]	; (8005c0c <menuInit+0xcbc>)
 80059a0:	4620      	mov	r0, r4
 80059a2:	f000 fbc9 	bl	8006138 <initItemParameter>
			initItemSubmenu(&(item[item_index++]), "<", W(PID_MODE), W(MODE), 0, 7);  
 80059a6:	4b94      	ldr	r3, [pc, #592]	; (8005bf8 <menuInit+0xca8>)
 80059a8:	681a      	ldr	r2, [r3, #0]
 80059aa:	1c53      	adds	r3, r2, #1
 80059ac:	4992      	ldr	r1, [pc, #584]	; (8005bf8 <menuInit+0xca8>)
 80059ae:	600b      	str	r3, [r1, #0]
 80059b0:	4613      	mov	r3, r2
 80059b2:	00db      	lsls	r3, r3, #3
 80059b4:	4413      	add	r3, r2
 80059b6:	009b      	lsls	r3, r3, #2
 80059b8:	4a90      	ldr	r2, [pc, #576]	; (8005bfc <menuInit+0xcac>)
 80059ba:	1898      	adds	r0, r3, r2
 80059bc:	2307      	movs	r3, #7
 80059be:	9301      	str	r3, [sp, #4]
 80059c0:	2300      	movs	r3, #0
 80059c2:	9300      	str	r3, [sp, #0]
 80059c4:	4b92      	ldr	r3, [pc, #584]	; (8005c10 <menuInit+0xcc0>)
 80059c6:	4a8a      	ldr	r2, [pc, #552]	; (8005bf0 <menuInit+0xca0>)
 80059c8:	4992      	ldr	r1, [pc, #584]	; (8005c14 <menuInit+0xcc4>)
 80059ca:	f000 fb7f 	bl	80060cc <initItemSubmenu>
			initItemParameter(&(item[item_index++]), "", W(PID_MODE), initObjNotchangeable(&(obj[obj_index++]), show_cur_tension), 11, 6, column);  
 80059ce:	4b8a      	ldr	r3, [pc, #552]	; (8005bf8 <menuInit+0xca8>)
 80059d0:	681a      	ldr	r2, [r3, #0]
 80059d2:	1c53      	adds	r3, r2, #1
 80059d4:	4988      	ldr	r1, [pc, #544]	; (8005bf8 <menuInit+0xca8>)
 80059d6:	600b      	str	r3, [r1, #0]
 80059d8:	4613      	mov	r3, r2
 80059da:	00db      	lsls	r3, r3, #3
 80059dc:	4413      	add	r3, r2
 80059de:	009b      	lsls	r3, r3, #2
 80059e0:	4a86      	ldr	r2, [pc, #536]	; (8005bfc <menuInit+0xcac>)
 80059e2:	189c      	adds	r4, r3, r2
 80059e4:	4b7e      	ldr	r3, [pc, #504]	; (8005be0 <menuInit+0xc90>)
 80059e6:	681a      	ldr	r2, [r3, #0]
 80059e8:	1c53      	adds	r3, r2, #1
 80059ea:	497d      	ldr	r1, [pc, #500]	; (8005be0 <menuInit+0xc90>)
 80059ec:	600b      	str	r3, [r1, #0]
 80059ee:	4613      	mov	r3, r2
 80059f0:	009b      	lsls	r3, r3, #2
 80059f2:	4413      	add	r3, r2
 80059f4:	009b      	lsls	r3, r3, #2
 80059f6:	4a7b      	ldr	r2, [pc, #492]	; (8005be4 <menuInit+0xc94>)
 80059f8:	4413      	add	r3, r2
 80059fa:	4987      	ldr	r1, [pc, #540]	; (8005c18 <menuInit+0xcc8>)
 80059fc:	4618      	mov	r0, r3
 80059fe:	f000 fc37 	bl	8006270 <initObjNotchangeable>
 8005a02:	4602      	mov	r2, r0
 8005a04:	2301      	movs	r3, #1
 8005a06:	9302      	str	r3, [sp, #8]
 8005a08:	2306      	movs	r3, #6
 8005a0a:	9301      	str	r3, [sp, #4]
 8005a0c:	230b      	movs	r3, #11
 8005a0e:	9300      	str	r3, [sp, #0]
 8005a10:	4613      	mov	r3, r2
 8005a12:	4a77      	ldr	r2, [pc, #476]	; (8005bf0 <menuInit+0xca0>)
 8005a14:	4981      	ldr	r1, [pc, #516]	; (8005c1c <menuInit+0xccc>)
 8005a16:	4620      	mov	r0, r4
 8005a18:	f000 fb8e 	bl	8006138 <initItemParameter>
		initItemSubmenu(&(item[item_index++]), 		" .", W(MODE), W(LAZY_PID_MODE), 1, 4);  
 8005a1c:	4b76      	ldr	r3, [pc, #472]	; (8005bf8 <menuInit+0xca8>)
 8005a1e:	681a      	ldr	r2, [r3, #0]
 8005a20:	1c53      	adds	r3, r2, #1
 8005a22:	4975      	ldr	r1, [pc, #468]	; (8005bf8 <menuInit+0xca8>)
 8005a24:	600b      	str	r3, [r1, #0]
 8005a26:	4613      	mov	r3, r2
 8005a28:	00db      	lsls	r3, r3, #3
 8005a2a:	4413      	add	r3, r2
 8005a2c:	009b      	lsls	r3, r3, #2
 8005a2e:	4a73      	ldr	r2, [pc, #460]	; (8005bfc <menuInit+0xcac>)
 8005a30:	1898      	adds	r0, r3, r2
 8005a32:	2304      	movs	r3, #4
 8005a34:	9301      	str	r3, [sp, #4]
 8005a36:	2301      	movs	r3, #1
 8005a38:	9300      	str	r3, [sp, #0]
 8005a3a:	4b79      	ldr	r3, [pc, #484]	; (8005c20 <menuInit+0xcd0>)
 8005a3c:	4a74      	ldr	r2, [pc, #464]	; (8005c10 <menuInit+0xcc0>)
 8005a3e:	4979      	ldr	r1, [pc, #484]	; (8005c24 <menuInit+0xcd4>)
 8005a40:	f000 fb44 	bl	80060cc <initItemSubmenu>
			initItemLabel(&(item[item_index++]), "  .", W(LAZY_PID_MODE), 0, 0);
 8005a44:	4b6c      	ldr	r3, [pc, #432]	; (8005bf8 <menuInit+0xca8>)
 8005a46:	681a      	ldr	r2, [r3, #0]
 8005a48:	1c53      	adds	r3, r2, #1
 8005a4a:	496b      	ldr	r1, [pc, #428]	; (8005bf8 <menuInit+0xca8>)
 8005a4c:	600b      	str	r3, [r1, #0]
 8005a4e:	4613      	mov	r3, r2
 8005a50:	00db      	lsls	r3, r3, #3
 8005a52:	4413      	add	r3, r2
 8005a54:	009b      	lsls	r3, r3, #2
 8005a56:	4a69      	ldr	r2, [pc, #420]	; (8005bfc <menuInit+0xcac>)
 8005a58:	1898      	adds	r0, r3, r2
 8005a5a:	2300      	movs	r3, #0
 8005a5c:	9300      	str	r3, [sp, #0]
 8005a5e:	2300      	movs	r3, #0
 8005a60:	4a6f      	ldr	r2, [pc, #444]	; (8005c20 <menuInit+0xcd0>)
 8005a62:	4971      	ldr	r1, [pc, #452]	; (8005c28 <menuInit+0xcd8>)
 8005a64:	f000 fb9f 	bl	80061a6 <initItemLabel>
			initItemParameter(&(item[item_index++]), 	"     ", W(LAZY_PID_MODE), initObjChangeable(&(obj[obj_index++]), switch_mode_lazy_pid_state, switch_mode_lazy_pid_state, show_mode_lazy_pid_state), 1, 2, line);  
 8005a68:	4b63      	ldr	r3, [pc, #396]	; (8005bf8 <menuInit+0xca8>)
 8005a6a:	681a      	ldr	r2, [r3, #0]
 8005a6c:	1c53      	adds	r3, r2, #1
 8005a6e:	4962      	ldr	r1, [pc, #392]	; (8005bf8 <menuInit+0xca8>)
 8005a70:	600b      	str	r3, [r1, #0]
 8005a72:	4613      	mov	r3, r2
 8005a74:	00db      	lsls	r3, r3, #3
 8005a76:	4413      	add	r3, r2
 8005a78:	009b      	lsls	r3, r3, #2
 8005a7a:	4a60      	ldr	r2, [pc, #384]	; (8005bfc <menuInit+0xcac>)
 8005a7c:	189c      	adds	r4, r3, r2
 8005a7e:	4b58      	ldr	r3, [pc, #352]	; (8005be0 <menuInit+0xc90>)
 8005a80:	681a      	ldr	r2, [r3, #0]
 8005a82:	1c53      	adds	r3, r2, #1
 8005a84:	4956      	ldr	r1, [pc, #344]	; (8005be0 <menuInit+0xc90>)
 8005a86:	600b      	str	r3, [r1, #0]
 8005a88:	4613      	mov	r3, r2
 8005a8a:	009b      	lsls	r3, r3, #2
 8005a8c:	4413      	add	r3, r2
 8005a8e:	009b      	lsls	r3, r3, #2
 8005a90:	4a54      	ldr	r2, [pc, #336]	; (8005be4 <menuInit+0xc94>)
 8005a92:	1898      	adds	r0, r3, r2
 8005a94:	4b65      	ldr	r3, [pc, #404]	; (8005c2c <menuInit+0xcdc>)
 8005a96:	4a66      	ldr	r2, [pc, #408]	; (8005c30 <menuInit+0xce0>)
 8005a98:	4965      	ldr	r1, [pc, #404]	; (8005c30 <menuInit+0xce0>)
 8005a9a:	f000 fbd5 	bl	8006248 <initObjChangeable>
 8005a9e:	4602      	mov	r2, r0
 8005aa0:	2300      	movs	r3, #0
 8005aa2:	9302      	str	r3, [sp, #8]
 8005aa4:	2302      	movs	r3, #2
 8005aa6:	9301      	str	r3, [sp, #4]
 8005aa8:	2301      	movs	r3, #1
 8005aaa:	9300      	str	r3, [sp, #0]
 8005aac:	4613      	mov	r3, r2
 8005aae:	4a5c      	ldr	r2, [pc, #368]	; (8005c20 <menuInit+0xcd0>)
 8005ab0:	4950      	ldr	r1, [pc, #320]	; (8005bf4 <menuInit+0xca4>)
 8005ab2:	4620      	mov	r0, r4
 8005ab4:	f000 fb40 	bl	8006138 <initItemParameter>
			initItemParameter(&(item[item_index++]), 	"   ", W(LAZY_PID_MODE), initObjChangeable(&(obj[obj_index++]), inc_mode_lazy_pid_value, dec_mode_lazy_pid_value, show_mode_lazy_pid_value), 1, 3, line);  
 8005ab8:	4b4f      	ldr	r3, [pc, #316]	; (8005bf8 <menuInit+0xca8>)
 8005aba:	681a      	ldr	r2, [r3, #0]
 8005abc:	1c53      	adds	r3, r2, #1
 8005abe:	494e      	ldr	r1, [pc, #312]	; (8005bf8 <menuInit+0xca8>)
 8005ac0:	600b      	str	r3, [r1, #0]
 8005ac2:	4613      	mov	r3, r2
 8005ac4:	00db      	lsls	r3, r3, #3
 8005ac6:	4413      	add	r3, r2
 8005ac8:	009b      	lsls	r3, r3, #2
 8005aca:	4a4c      	ldr	r2, [pc, #304]	; (8005bfc <menuInit+0xcac>)
 8005acc:	189c      	adds	r4, r3, r2
 8005ace:	4b44      	ldr	r3, [pc, #272]	; (8005be0 <menuInit+0xc90>)
 8005ad0:	681a      	ldr	r2, [r3, #0]
 8005ad2:	1c53      	adds	r3, r2, #1
 8005ad4:	4942      	ldr	r1, [pc, #264]	; (8005be0 <menuInit+0xc90>)
 8005ad6:	600b      	str	r3, [r1, #0]
 8005ad8:	4613      	mov	r3, r2
 8005ada:	009b      	lsls	r3, r3, #2
 8005adc:	4413      	add	r3, r2
 8005ade:	009b      	lsls	r3, r3, #2
 8005ae0:	4a40      	ldr	r2, [pc, #256]	; (8005be4 <menuInit+0xc94>)
 8005ae2:	1898      	adds	r0, r3, r2
 8005ae4:	4b53      	ldr	r3, [pc, #332]	; (8005c34 <menuInit+0xce4>)
 8005ae6:	4a54      	ldr	r2, [pc, #336]	; (8005c38 <menuInit+0xce8>)
 8005ae8:	4954      	ldr	r1, [pc, #336]	; (8005c3c <menuInit+0xcec>)
 8005aea:	f000 fbad 	bl	8006248 <initObjChangeable>
 8005aee:	4602      	mov	r2, r0
 8005af0:	2300      	movs	r3, #0
 8005af2:	9302      	str	r3, [sp, #8]
 8005af4:	2303      	movs	r3, #3
 8005af6:	9301      	str	r3, [sp, #4]
 8005af8:	2301      	movs	r3, #1
 8005afa:	9300      	str	r3, [sp, #0]
 8005afc:	4613      	mov	r3, r2
 8005afe:	4a48      	ldr	r2, [pc, #288]	; (8005c20 <menuInit+0xcd0>)
 8005b00:	494f      	ldr	r1, [pc, #316]	; (8005c40 <menuInit+0xcf0>)
 8005b02:	4620      	mov	r0, r4
 8005b04:	f000 fb18 	bl	8006138 <initItemParameter>
			initItemParameter(&(item[item_index++]), 	"      ", W(LAZY_PID_MODE), initObjChangeable(&(obj[obj_index++]), inc_mode_lazy_pid_err, dec_mode_lazy_pid_err, show_mode_lazy_pid_err), 1, 4, line);
 8005b08:	4b3b      	ldr	r3, [pc, #236]	; (8005bf8 <menuInit+0xca8>)
 8005b0a:	681a      	ldr	r2, [r3, #0]
 8005b0c:	1c53      	adds	r3, r2, #1
 8005b0e:	493a      	ldr	r1, [pc, #232]	; (8005bf8 <menuInit+0xca8>)
 8005b10:	600b      	str	r3, [r1, #0]
 8005b12:	4613      	mov	r3, r2
 8005b14:	00db      	lsls	r3, r3, #3
 8005b16:	4413      	add	r3, r2
 8005b18:	009b      	lsls	r3, r3, #2
 8005b1a:	4a38      	ldr	r2, [pc, #224]	; (8005bfc <menuInit+0xcac>)
 8005b1c:	189c      	adds	r4, r3, r2
 8005b1e:	4b30      	ldr	r3, [pc, #192]	; (8005be0 <menuInit+0xc90>)
 8005b20:	681a      	ldr	r2, [r3, #0]
 8005b22:	1c53      	adds	r3, r2, #1
 8005b24:	492e      	ldr	r1, [pc, #184]	; (8005be0 <menuInit+0xc90>)
 8005b26:	600b      	str	r3, [r1, #0]
 8005b28:	4613      	mov	r3, r2
 8005b2a:	009b      	lsls	r3, r3, #2
 8005b2c:	4413      	add	r3, r2
 8005b2e:	009b      	lsls	r3, r3, #2
 8005b30:	4a2c      	ldr	r2, [pc, #176]	; (8005be4 <menuInit+0xc94>)
 8005b32:	1898      	adds	r0, r3, r2
 8005b34:	4b43      	ldr	r3, [pc, #268]	; (8005c44 <menuInit+0xcf4>)
 8005b36:	4a44      	ldr	r2, [pc, #272]	; (8005c48 <menuInit+0xcf8>)
 8005b38:	4944      	ldr	r1, [pc, #272]	; (8005c4c <menuInit+0xcfc>)
 8005b3a:	f000 fb85 	bl	8006248 <initObjChangeable>
 8005b3e:	4602      	mov	r2, r0
 8005b40:	2300      	movs	r3, #0
 8005b42:	9302      	str	r3, [sp, #8]
 8005b44:	2304      	movs	r3, #4
 8005b46:	9301      	str	r3, [sp, #4]
 8005b48:	2301      	movs	r3, #1
 8005b4a:	9300      	str	r3, [sp, #0]
 8005b4c:	4613      	mov	r3, r2
 8005b4e:	4a34      	ldr	r2, [pc, #208]	; (8005c20 <menuInit+0xcd0>)
 8005b50:	493f      	ldr	r1, [pc, #252]	; (8005c50 <menuInit+0xd00>)
 8005b52:	4620      	mov	r0, r4
 8005b54:	f000 faf0 	bl	8006138 <initItemParameter>
			initItemParameter(&(item[item_index++]), 	"    ", W(LAZY_PID_MODE), initObjChangeable(&(obj[obj_index++]), inc_mode_lazy_pid_period, dec_mode_lazy_pid_period, show_mode_lazy_pid_period), 1, 5, line);
 8005b58:	4b27      	ldr	r3, [pc, #156]	; (8005bf8 <menuInit+0xca8>)
 8005b5a:	681a      	ldr	r2, [r3, #0]
 8005b5c:	1c53      	adds	r3, r2, #1
 8005b5e:	4926      	ldr	r1, [pc, #152]	; (8005bf8 <menuInit+0xca8>)
 8005b60:	600b      	str	r3, [r1, #0]
 8005b62:	4613      	mov	r3, r2
 8005b64:	00db      	lsls	r3, r3, #3
 8005b66:	4413      	add	r3, r2
 8005b68:	009b      	lsls	r3, r3, #2
 8005b6a:	4a24      	ldr	r2, [pc, #144]	; (8005bfc <menuInit+0xcac>)
 8005b6c:	189c      	adds	r4, r3, r2
 8005b6e:	4b1c      	ldr	r3, [pc, #112]	; (8005be0 <menuInit+0xc90>)
 8005b70:	681a      	ldr	r2, [r3, #0]
 8005b72:	1c53      	adds	r3, r2, #1
 8005b74:	491a      	ldr	r1, [pc, #104]	; (8005be0 <menuInit+0xc90>)
 8005b76:	600b      	str	r3, [r1, #0]
 8005b78:	4613      	mov	r3, r2
 8005b7a:	009b      	lsls	r3, r3, #2
 8005b7c:	4413      	add	r3, r2
 8005b7e:	009b      	lsls	r3, r3, #2
 8005b80:	4a18      	ldr	r2, [pc, #96]	; (8005be4 <menuInit+0xc94>)
 8005b82:	1898      	adds	r0, r3, r2
 8005b84:	4b33      	ldr	r3, [pc, #204]	; (8005c54 <menuInit+0xd04>)
 8005b86:	4a34      	ldr	r2, [pc, #208]	; (8005c58 <menuInit+0xd08>)
 8005b88:	4934      	ldr	r1, [pc, #208]	; (8005c5c <menuInit+0xd0c>)
 8005b8a:	f000 fb5d 	bl	8006248 <initObjChangeable>
 8005b8e:	4602      	mov	r2, r0
 8005b90:	2300      	movs	r3, #0
 8005b92:	9302      	str	r3, [sp, #8]
 8005b94:	2305      	movs	r3, #5
 8005b96:	9301      	str	r3, [sp, #4]
 8005b98:	2301      	movs	r3, #1
 8005b9a:	9300      	str	r3, [sp, #0]
 8005b9c:	4613      	mov	r3, r2
 8005b9e:	4a20      	ldr	r2, [pc, #128]	; (8005c20 <menuInit+0xcd0>)
 8005ba0:	492f      	ldr	r1, [pc, #188]	; (8005c60 <menuInit+0xd10>)
 8005ba2:	4620      	mov	r0, r4
 8005ba4:	f000 fac8 	bl	8006138 <initItemParameter>
			initItemSubmenu(&(item[item_index++]), "<", W(LAZY_PID_MODE), W(MODE), 0, 7);  
 8005ba8:	4b13      	ldr	r3, [pc, #76]	; (8005bf8 <menuInit+0xca8>)
 8005baa:	681a      	ldr	r2, [r3, #0]
 8005bac:	1c53      	adds	r3, r2, #1
 8005bae:	4912      	ldr	r1, [pc, #72]	; (8005bf8 <menuInit+0xca8>)
 8005bb0:	600b      	str	r3, [r1, #0]
 8005bb2:	4613      	mov	r3, r2
 8005bb4:	00db      	lsls	r3, r3, #3
 8005bb6:	4413      	add	r3, r2
 8005bb8:	009b      	lsls	r3, r3, #2
 8005bba:	4a10      	ldr	r2, [pc, #64]	; (8005bfc <menuInit+0xcac>)
 8005bbc:	1898      	adds	r0, r3, r2
 8005bbe:	2307      	movs	r3, #7
 8005bc0:	9301      	str	r3, [sp, #4]
 8005bc2:	2300      	movs	r3, #0
 8005bc4:	9300      	str	r3, [sp, #0]
 8005bc6:	4b12      	ldr	r3, [pc, #72]	; (8005c10 <menuInit+0xcc0>)
 8005bc8:	4a15      	ldr	r2, [pc, #84]	; (8005c20 <menuInit+0xcd0>)
 8005bca:	4912      	ldr	r1, [pc, #72]	; (8005c14 <menuInit+0xcc4>)
 8005bcc:	f000 fa7e 	bl	80060cc <initItemSubmenu>
			initItemParameter(&(item[item_index++]), "", W(LAZY_PID_MODE), initObjNotchangeable(&(obj[obj_index++]), show_cur_tension), 11, 6, column);  
 8005bd0:	4b09      	ldr	r3, [pc, #36]	; (8005bf8 <menuInit+0xca8>)
 8005bd2:	681a      	ldr	r2, [r3, #0]
 8005bd4:	1c53      	adds	r3, r2, #1
 8005bd6:	4908      	ldr	r1, [pc, #32]	; (8005bf8 <menuInit+0xca8>)
 8005bd8:	600b      	str	r3, [r1, #0]
 8005bda:	4613      	mov	r3, r2
 8005bdc:	e042      	b.n	8005c64 <menuInit+0xd14>
 8005bde:	bf00      	nop
 8005be0:	20000ad0 	.word	0x20000ad0
 8005be4:	20000ad4 	.word	0x20000ad4
 8005be8:	08004705 	.word	0x08004705
 8005bec:	080046d9 	.word	0x080046d9
 8005bf0:	20000200 	.word	0x20000200
 8005bf4:	08009ff0 	.word	0x08009ff0
 8005bf8:	20000310 	.word	0x20000310
 8005bfc:	20000314 	.word	0x20000314
 8005c00:	080047cd 	.word	0x080047cd
 8005c04:	08004785 	.word	0x08004785
 8005c08:	08004745 	.word	0x08004745
 8005c0c:	08009ffc 	.word	0x08009ffc
 8005c10:	200001e0 	.word	0x200001e0
 8005c14:	08009f40 	.word	0x08009f40
 8005c18:	080040d9 	.word	0x080040d9
 8005c1c:	08009ef0 	.word	0x08009ef0
 8005c20:	20000210 	.word	0x20000210
 8005c24:	0800a008 	.word	0x0800a008
 8005c28:	0800a014 	.word	0x0800a014
 8005c2c:	080044bd 	.word	0x080044bd
 8005c30:	08004491 	.word	0x08004491
 8005c34:	08004619 	.word	0x08004619
 8005c38:	080045fd 	.word	0x080045fd
 8005c3c:	080045e1 	.word	0x080045e1
 8005c40:	0800a028 	.word	0x0800a028
 8005c44:	080046b1 	.word	0x080046b1
 8005c48:	08004695 	.word	0x08004695
 8005c4c:	08004679 	.word	0x08004679
 8005c50:	0800a034 	.word	0x0800a034
 8005c54:	08004561 	.word	0x08004561
 8005c58:	08004545 	.word	0x08004545
 8005c5c:	08004529 	.word	0x08004529
 8005c60:	0800a040 	.word	0x0800a040
 8005c64:	00db      	lsls	r3, r3, #3
 8005c66:	4413      	add	r3, r2
 8005c68:	009b      	lsls	r3, r3, #2
 8005c6a:	4aaf      	ldr	r2, [pc, #700]	; (8005f28 <menuInit+0xfd8>)
 8005c6c:	189c      	adds	r4, r3, r2
 8005c6e:	4baf      	ldr	r3, [pc, #700]	; (8005f2c <menuInit+0xfdc>)
 8005c70:	681a      	ldr	r2, [r3, #0]
 8005c72:	1c53      	adds	r3, r2, #1
 8005c74:	49ad      	ldr	r1, [pc, #692]	; (8005f2c <menuInit+0xfdc>)
 8005c76:	600b      	str	r3, [r1, #0]
 8005c78:	4613      	mov	r3, r2
 8005c7a:	009b      	lsls	r3, r3, #2
 8005c7c:	4413      	add	r3, r2
 8005c7e:	009b      	lsls	r3, r3, #2
 8005c80:	4aab      	ldr	r2, [pc, #684]	; (8005f30 <menuInit+0xfe0>)
 8005c82:	4413      	add	r3, r2
 8005c84:	49ab      	ldr	r1, [pc, #684]	; (8005f34 <menuInit+0xfe4>)
 8005c86:	4618      	mov	r0, r3
 8005c88:	f000 faf2 	bl	8006270 <initObjNotchangeable>
 8005c8c:	4602      	mov	r2, r0
 8005c8e:	2301      	movs	r3, #1
 8005c90:	9302      	str	r3, [sp, #8]
 8005c92:	2306      	movs	r3, #6
 8005c94:	9301      	str	r3, [sp, #4]
 8005c96:	230b      	movs	r3, #11
 8005c98:	9300      	str	r3, [sp, #0]
 8005c9a:	4613      	mov	r3, r2
 8005c9c:	4aa6      	ldr	r2, [pc, #664]	; (8005f38 <menuInit+0xfe8>)
 8005c9e:	49a7      	ldr	r1, [pc, #668]	; (8005f3c <menuInit+0xfec>)
 8005ca0:	4620      	mov	r0, r4
 8005ca2:	f000 fa49 	bl	8006138 <initItemParameter>
		initItemSubmenu(&(item[item_index++]), 		" ", W(MODE), W(PULS_MODE), 1, 5);  
 8005ca6:	4ba6      	ldr	r3, [pc, #664]	; (8005f40 <menuInit+0xff0>)
 8005ca8:	681a      	ldr	r2, [r3, #0]
 8005caa:	1c53      	adds	r3, r2, #1
 8005cac:	49a4      	ldr	r1, [pc, #656]	; (8005f40 <menuInit+0xff0>)
 8005cae:	600b      	str	r3, [r1, #0]
 8005cb0:	4613      	mov	r3, r2
 8005cb2:	00db      	lsls	r3, r3, #3
 8005cb4:	4413      	add	r3, r2
 8005cb6:	009b      	lsls	r3, r3, #2
 8005cb8:	4a9b      	ldr	r2, [pc, #620]	; (8005f28 <menuInit+0xfd8>)
 8005cba:	1898      	adds	r0, r3, r2
 8005cbc:	2305      	movs	r3, #5
 8005cbe:	9301      	str	r3, [sp, #4]
 8005cc0:	2301      	movs	r3, #1
 8005cc2:	9300      	str	r3, [sp, #0]
 8005cc4:	4b9f      	ldr	r3, [pc, #636]	; (8005f44 <menuInit+0xff4>)
 8005cc6:	4aa0      	ldr	r2, [pc, #640]	; (8005f48 <menuInit+0xff8>)
 8005cc8:	49a0      	ldr	r1, [pc, #640]	; (8005f4c <menuInit+0xffc>)
 8005cca:	f000 f9ff 	bl	80060cc <initItemSubmenu>
			initItemLabel(&(item[item_index++]), " ", W(PULS_MODE), 0, 0);
 8005cce:	4b9c      	ldr	r3, [pc, #624]	; (8005f40 <menuInit+0xff0>)
 8005cd0:	681a      	ldr	r2, [r3, #0]
 8005cd2:	1c53      	adds	r3, r2, #1
 8005cd4:	499a      	ldr	r1, [pc, #616]	; (8005f40 <menuInit+0xff0>)
 8005cd6:	600b      	str	r3, [r1, #0]
 8005cd8:	4613      	mov	r3, r2
 8005cda:	00db      	lsls	r3, r3, #3
 8005cdc:	4413      	add	r3, r2
 8005cde:	009b      	lsls	r3, r3, #2
 8005ce0:	4a91      	ldr	r2, [pc, #580]	; (8005f28 <menuInit+0xfd8>)
 8005ce2:	1898      	adds	r0, r3, r2
 8005ce4:	2300      	movs	r3, #0
 8005ce6:	9300      	str	r3, [sp, #0]
 8005ce8:	2300      	movs	r3, #0
 8005cea:	4a96      	ldr	r2, [pc, #600]	; (8005f44 <menuInit+0xff4>)
 8005cec:	4998      	ldr	r1, [pc, #608]	; (8005f50 <menuInit+0x1000>)
 8005cee:	f000 fa5a 	bl	80061a6 <initItemLabel>
			initItemParameter(&(item[item_index++]), 	"     ", W(PULS_MODE), initObjChangeable(&(obj[obj_index++]), switch_mode_puls_state, switch_mode_puls_state, show_mode_puls_state), 1, 2, line);  
 8005cf2:	4b93      	ldr	r3, [pc, #588]	; (8005f40 <menuInit+0xff0>)
 8005cf4:	681a      	ldr	r2, [r3, #0]
 8005cf6:	1c53      	adds	r3, r2, #1
 8005cf8:	4991      	ldr	r1, [pc, #580]	; (8005f40 <menuInit+0xff0>)
 8005cfa:	600b      	str	r3, [r1, #0]
 8005cfc:	4613      	mov	r3, r2
 8005cfe:	00db      	lsls	r3, r3, #3
 8005d00:	4413      	add	r3, r2
 8005d02:	009b      	lsls	r3, r3, #2
 8005d04:	4a88      	ldr	r2, [pc, #544]	; (8005f28 <menuInit+0xfd8>)
 8005d06:	189c      	adds	r4, r3, r2
 8005d08:	4b88      	ldr	r3, [pc, #544]	; (8005f2c <menuInit+0xfdc>)
 8005d0a:	681a      	ldr	r2, [r3, #0]
 8005d0c:	1c53      	adds	r3, r2, #1
 8005d0e:	4987      	ldr	r1, [pc, #540]	; (8005f2c <menuInit+0xfdc>)
 8005d10:	600b      	str	r3, [r1, #0]
 8005d12:	4613      	mov	r3, r2
 8005d14:	009b      	lsls	r3, r3, #2
 8005d16:	4413      	add	r3, r2
 8005d18:	009b      	lsls	r3, r3, #2
 8005d1a:	4a85      	ldr	r2, [pc, #532]	; (8005f30 <menuInit+0xfe0>)
 8005d1c:	1898      	adds	r0, r3, r2
 8005d1e:	4b8d      	ldr	r3, [pc, #564]	; (8005f54 <menuInit+0x1004>)
 8005d20:	4a8d      	ldr	r2, [pc, #564]	; (8005f58 <menuInit+0x1008>)
 8005d22:	498d      	ldr	r1, [pc, #564]	; (8005f58 <menuInit+0x1008>)
 8005d24:	f000 fa90 	bl	8006248 <initObjChangeable>
 8005d28:	4602      	mov	r2, r0
 8005d2a:	2300      	movs	r3, #0
 8005d2c:	9302      	str	r3, [sp, #8]
 8005d2e:	2302      	movs	r3, #2
 8005d30:	9301      	str	r3, [sp, #4]
 8005d32:	2301      	movs	r3, #1
 8005d34:	9300      	str	r3, [sp, #0]
 8005d36:	4613      	mov	r3, r2
 8005d38:	4a82      	ldr	r2, [pc, #520]	; (8005f44 <menuInit+0xff4>)
 8005d3a:	4988      	ldr	r1, [pc, #544]	; (8005f5c <menuInit+0x100c>)
 8005d3c:	4620      	mov	r0, r4
 8005d3e:	f000 f9fb 	bl	8006138 <initItemParameter>
			initItemParameter(&(item[item_index++]), 	"        ", W(PULS_MODE), initObjChangeable(&(obj[obj_index++]), inc_mode_puls_from_value, dec_mode_puls_from_value, show_mode_puls_from_value), 1, 3, line);  
 8005d42:	4b7f      	ldr	r3, [pc, #508]	; (8005f40 <menuInit+0xff0>)
 8005d44:	681a      	ldr	r2, [r3, #0]
 8005d46:	1c53      	adds	r3, r2, #1
 8005d48:	497d      	ldr	r1, [pc, #500]	; (8005f40 <menuInit+0xff0>)
 8005d4a:	600b      	str	r3, [r1, #0]
 8005d4c:	4613      	mov	r3, r2
 8005d4e:	00db      	lsls	r3, r3, #3
 8005d50:	4413      	add	r3, r2
 8005d52:	009b      	lsls	r3, r3, #2
 8005d54:	4a74      	ldr	r2, [pc, #464]	; (8005f28 <menuInit+0xfd8>)
 8005d56:	189c      	adds	r4, r3, r2
 8005d58:	4b74      	ldr	r3, [pc, #464]	; (8005f2c <menuInit+0xfdc>)
 8005d5a:	681a      	ldr	r2, [r3, #0]
 8005d5c:	1c53      	adds	r3, r2, #1
 8005d5e:	4973      	ldr	r1, [pc, #460]	; (8005f2c <menuInit+0xfdc>)
 8005d60:	600b      	str	r3, [r1, #0]
 8005d62:	4613      	mov	r3, r2
 8005d64:	009b      	lsls	r3, r3, #2
 8005d66:	4413      	add	r3, r2
 8005d68:	009b      	lsls	r3, r3, #2
 8005d6a:	4a71      	ldr	r2, [pc, #452]	; (8005f30 <menuInit+0xfe0>)
 8005d6c:	1898      	adds	r0, r3, r2
 8005d6e:	4b7c      	ldr	r3, [pc, #496]	; (8005f60 <menuInit+0x1010>)
 8005d70:	4a7c      	ldr	r2, [pc, #496]	; (8005f64 <menuInit+0x1014>)
 8005d72:	497d      	ldr	r1, [pc, #500]	; (8005f68 <menuInit+0x1018>)
 8005d74:	f000 fa68 	bl	8006248 <initObjChangeable>
 8005d78:	4602      	mov	r2, r0
 8005d7a:	2300      	movs	r3, #0
 8005d7c:	9302      	str	r3, [sp, #8]
 8005d7e:	2303      	movs	r3, #3
 8005d80:	9301      	str	r3, [sp, #4]
 8005d82:	2301      	movs	r3, #1
 8005d84:	9300      	str	r3, [sp, #0]
 8005d86:	4613      	mov	r3, r2
 8005d88:	4a6e      	ldr	r2, [pc, #440]	; (8005f44 <menuInit+0xff4>)
 8005d8a:	4978      	ldr	r1, [pc, #480]	; (8005f6c <menuInit+0x101c>)
 8005d8c:	4620      	mov	r0, r4
 8005d8e:	f000 f9d3 	bl	8006138 <initItemParameter>
			initItemParameter(&(item[item_index++]), 	"        ", W(PULS_MODE), initObjChangeable(&(obj[obj_index++]), inc_mode_puls_to_value, dec_mode_puls_to_value, show_mode_puls_to_value), 1, 4, line);  
 8005d92:	4b6b      	ldr	r3, [pc, #428]	; (8005f40 <menuInit+0xff0>)
 8005d94:	681a      	ldr	r2, [r3, #0]
 8005d96:	1c53      	adds	r3, r2, #1
 8005d98:	4969      	ldr	r1, [pc, #420]	; (8005f40 <menuInit+0xff0>)
 8005d9a:	600b      	str	r3, [r1, #0]
 8005d9c:	4613      	mov	r3, r2
 8005d9e:	00db      	lsls	r3, r3, #3
 8005da0:	4413      	add	r3, r2
 8005da2:	009b      	lsls	r3, r3, #2
 8005da4:	4a60      	ldr	r2, [pc, #384]	; (8005f28 <menuInit+0xfd8>)
 8005da6:	189c      	adds	r4, r3, r2
 8005da8:	4b60      	ldr	r3, [pc, #384]	; (8005f2c <menuInit+0xfdc>)
 8005daa:	681a      	ldr	r2, [r3, #0]
 8005dac:	1c53      	adds	r3, r2, #1
 8005dae:	495f      	ldr	r1, [pc, #380]	; (8005f2c <menuInit+0xfdc>)
 8005db0:	600b      	str	r3, [r1, #0]
 8005db2:	4613      	mov	r3, r2
 8005db4:	009b      	lsls	r3, r3, #2
 8005db6:	4413      	add	r3, r2
 8005db8:	009b      	lsls	r3, r3, #2
 8005dba:	4a5d      	ldr	r2, [pc, #372]	; (8005f30 <menuInit+0xfe0>)
 8005dbc:	1898      	adds	r0, r3, r2
 8005dbe:	4b6c      	ldr	r3, [pc, #432]	; (8005f70 <menuInit+0x1020>)
 8005dc0:	4a6c      	ldr	r2, [pc, #432]	; (8005f74 <menuInit+0x1024>)
 8005dc2:	496d      	ldr	r1, [pc, #436]	; (8005f78 <menuInit+0x1028>)
 8005dc4:	f000 fa40 	bl	8006248 <initObjChangeable>
 8005dc8:	4602      	mov	r2, r0
 8005dca:	2300      	movs	r3, #0
 8005dcc:	9302      	str	r3, [sp, #8]
 8005dce:	2304      	movs	r3, #4
 8005dd0:	9301      	str	r3, [sp, #4]
 8005dd2:	2301      	movs	r3, #1
 8005dd4:	9300      	str	r3, [sp, #0]
 8005dd6:	4613      	mov	r3, r2
 8005dd8:	4a5a      	ldr	r2, [pc, #360]	; (8005f44 <menuInit+0xff4>)
 8005dda:	4968      	ldr	r1, [pc, #416]	; (8005f7c <menuInit+0x102c>)
 8005ddc:	4620      	mov	r0, r4
 8005dde:	f000 f9ab 	bl	8006138 <initItemParameter>
			initItemParameter(&(item[item_index++]), 	"    ", W(PULS_MODE), initObjChangeable(&(obj[obj_index++]), inc_mode_puls_period_value, dec_mode_puls_period_value, show_mode_puls_period_value), 1, 5, line);  
 8005de2:	4b57      	ldr	r3, [pc, #348]	; (8005f40 <menuInit+0xff0>)
 8005de4:	681a      	ldr	r2, [r3, #0]
 8005de6:	1c53      	adds	r3, r2, #1
 8005de8:	4955      	ldr	r1, [pc, #340]	; (8005f40 <menuInit+0xff0>)
 8005dea:	600b      	str	r3, [r1, #0]
 8005dec:	4613      	mov	r3, r2
 8005dee:	00db      	lsls	r3, r3, #3
 8005df0:	4413      	add	r3, r2
 8005df2:	009b      	lsls	r3, r3, #2
 8005df4:	4a4c      	ldr	r2, [pc, #304]	; (8005f28 <menuInit+0xfd8>)
 8005df6:	189c      	adds	r4, r3, r2
 8005df8:	4b4c      	ldr	r3, [pc, #304]	; (8005f2c <menuInit+0xfdc>)
 8005dfa:	681a      	ldr	r2, [r3, #0]
 8005dfc:	1c53      	adds	r3, r2, #1
 8005dfe:	494b      	ldr	r1, [pc, #300]	; (8005f2c <menuInit+0xfdc>)
 8005e00:	600b      	str	r3, [r1, #0]
 8005e02:	4613      	mov	r3, r2
 8005e04:	009b      	lsls	r3, r3, #2
 8005e06:	4413      	add	r3, r2
 8005e08:	009b      	lsls	r3, r3, #2
 8005e0a:	4a49      	ldr	r2, [pc, #292]	; (8005f30 <menuInit+0xfe0>)
 8005e0c:	1898      	adds	r0, r3, r2
 8005e0e:	4b5c      	ldr	r3, [pc, #368]	; (8005f80 <menuInit+0x1030>)
 8005e10:	4a5c      	ldr	r2, [pc, #368]	; (8005f84 <menuInit+0x1034>)
 8005e12:	495d      	ldr	r1, [pc, #372]	; (8005f88 <menuInit+0x1038>)
 8005e14:	f000 fa18 	bl	8006248 <initObjChangeable>
 8005e18:	4602      	mov	r2, r0
 8005e1a:	2300      	movs	r3, #0
 8005e1c:	9302      	str	r3, [sp, #8]
 8005e1e:	2305      	movs	r3, #5
 8005e20:	9301      	str	r3, [sp, #4]
 8005e22:	2301      	movs	r3, #1
 8005e24:	9300      	str	r3, [sp, #0]
 8005e26:	4613      	mov	r3, r2
 8005e28:	4a46      	ldr	r2, [pc, #280]	; (8005f44 <menuInit+0xff4>)
 8005e2a:	4958      	ldr	r1, [pc, #352]	; (8005f8c <menuInit+0x103c>)
 8005e2c:	4620      	mov	r0, r4
 8005e2e:	f000 f983 	bl	8006138 <initItemParameter>
			initItemSubmenu(&(item[item_index++]), "<", W(PULS_MODE), W(MODE), 0, 7);  
 8005e32:	4b43      	ldr	r3, [pc, #268]	; (8005f40 <menuInit+0xff0>)
 8005e34:	681a      	ldr	r2, [r3, #0]
 8005e36:	1c53      	adds	r3, r2, #1
 8005e38:	4941      	ldr	r1, [pc, #260]	; (8005f40 <menuInit+0xff0>)
 8005e3a:	600b      	str	r3, [r1, #0]
 8005e3c:	4613      	mov	r3, r2
 8005e3e:	00db      	lsls	r3, r3, #3
 8005e40:	4413      	add	r3, r2
 8005e42:	009b      	lsls	r3, r3, #2
 8005e44:	4a38      	ldr	r2, [pc, #224]	; (8005f28 <menuInit+0xfd8>)
 8005e46:	1898      	adds	r0, r3, r2
 8005e48:	2307      	movs	r3, #7
 8005e4a:	9301      	str	r3, [sp, #4]
 8005e4c:	2300      	movs	r3, #0
 8005e4e:	9300      	str	r3, [sp, #0]
 8005e50:	4b3d      	ldr	r3, [pc, #244]	; (8005f48 <menuInit+0xff8>)
 8005e52:	4a3c      	ldr	r2, [pc, #240]	; (8005f44 <menuInit+0xff4>)
 8005e54:	494e      	ldr	r1, [pc, #312]	; (8005f90 <menuInit+0x1040>)
 8005e56:	f000 f939 	bl	80060cc <initItemSubmenu>
			initItemParameter(&(item[item_index++]), "", W(PULS_MODE), initObjNotchangeable(&(obj[obj_index++]), show_cur_tension), 11, 6, column);  
 8005e5a:	4b39      	ldr	r3, [pc, #228]	; (8005f40 <menuInit+0xff0>)
 8005e5c:	681a      	ldr	r2, [r3, #0]
 8005e5e:	1c53      	adds	r3, r2, #1
 8005e60:	4937      	ldr	r1, [pc, #220]	; (8005f40 <menuInit+0xff0>)
 8005e62:	600b      	str	r3, [r1, #0]
 8005e64:	4613      	mov	r3, r2
 8005e66:	00db      	lsls	r3, r3, #3
 8005e68:	4413      	add	r3, r2
 8005e6a:	009b      	lsls	r3, r3, #2
 8005e6c:	4a2e      	ldr	r2, [pc, #184]	; (8005f28 <menuInit+0xfd8>)
 8005e6e:	189c      	adds	r4, r3, r2
 8005e70:	4b2e      	ldr	r3, [pc, #184]	; (8005f2c <menuInit+0xfdc>)
 8005e72:	681a      	ldr	r2, [r3, #0]
 8005e74:	1c53      	adds	r3, r2, #1
 8005e76:	492d      	ldr	r1, [pc, #180]	; (8005f2c <menuInit+0xfdc>)
 8005e78:	600b      	str	r3, [r1, #0]
 8005e7a:	4613      	mov	r3, r2
 8005e7c:	009b      	lsls	r3, r3, #2
 8005e7e:	4413      	add	r3, r2
 8005e80:	009b      	lsls	r3, r3, #2
 8005e82:	4a2b      	ldr	r2, [pc, #172]	; (8005f30 <menuInit+0xfe0>)
 8005e84:	4413      	add	r3, r2
 8005e86:	492b      	ldr	r1, [pc, #172]	; (8005f34 <menuInit+0xfe4>)
 8005e88:	4618      	mov	r0, r3
 8005e8a:	f000 f9f1 	bl	8006270 <initObjNotchangeable>
 8005e8e:	4602      	mov	r2, r0
 8005e90:	2301      	movs	r3, #1
 8005e92:	9302      	str	r3, [sp, #8]
 8005e94:	2306      	movs	r3, #6
 8005e96:	9301      	str	r3, [sp, #4]
 8005e98:	230b      	movs	r3, #11
 8005e9a:	9300      	str	r3, [sp, #0]
 8005e9c:	4613      	mov	r3, r2
 8005e9e:	4a29      	ldr	r2, [pc, #164]	; (8005f44 <menuInit+0xff4>)
 8005ea0:	4926      	ldr	r1, [pc, #152]	; (8005f3c <menuInit+0xfec>)
 8005ea2:	4620      	mov	r0, r4
 8005ea4:	f000 f948 	bl	8006138 <initItemParameter>
		initItemSubmenu(&(item[item_index++]), "<", W(MODE), W(MAIN), 0, 7);  
 8005ea8:	4b25      	ldr	r3, [pc, #148]	; (8005f40 <menuInit+0xff0>)
 8005eaa:	681a      	ldr	r2, [r3, #0]
 8005eac:	1c53      	adds	r3, r2, #1
 8005eae:	4924      	ldr	r1, [pc, #144]	; (8005f40 <menuInit+0xff0>)
 8005eb0:	600b      	str	r3, [r1, #0]
 8005eb2:	4613      	mov	r3, r2
 8005eb4:	00db      	lsls	r3, r3, #3
 8005eb6:	4413      	add	r3, r2
 8005eb8:	009b      	lsls	r3, r3, #2
 8005eba:	4a1b      	ldr	r2, [pc, #108]	; (8005f28 <menuInit+0xfd8>)
 8005ebc:	1898      	adds	r0, r3, r2
 8005ebe:	2307      	movs	r3, #7
 8005ec0:	9301      	str	r3, [sp, #4]
 8005ec2:	2300      	movs	r3, #0
 8005ec4:	9300      	str	r3, [sp, #0]
 8005ec6:	4b33      	ldr	r3, [pc, #204]	; (8005f94 <menuInit+0x1044>)
 8005ec8:	4a1f      	ldr	r2, [pc, #124]	; (8005f48 <menuInit+0xff8>)
 8005eca:	4931      	ldr	r1, [pc, #196]	; (8005f90 <menuInit+0x1040>)
 8005ecc:	f000 f8fe 	bl	80060cc <initItemSubmenu>
		initItemParameter(&(item[item_index++]), "", W(MODE), initObjNotchangeable(&(obj[obj_index++]), show_cur_tension), 11, 6, column);  
 8005ed0:	4b1b      	ldr	r3, [pc, #108]	; (8005f40 <menuInit+0xff0>)
 8005ed2:	681a      	ldr	r2, [r3, #0]
 8005ed4:	1c53      	adds	r3, r2, #1
 8005ed6:	491a      	ldr	r1, [pc, #104]	; (8005f40 <menuInit+0xff0>)
 8005ed8:	600b      	str	r3, [r1, #0]
 8005eda:	4613      	mov	r3, r2
 8005edc:	00db      	lsls	r3, r3, #3
 8005ede:	4413      	add	r3, r2
 8005ee0:	009b      	lsls	r3, r3, #2
 8005ee2:	4a11      	ldr	r2, [pc, #68]	; (8005f28 <menuInit+0xfd8>)
 8005ee4:	189c      	adds	r4, r3, r2
 8005ee6:	4b11      	ldr	r3, [pc, #68]	; (8005f2c <menuInit+0xfdc>)
 8005ee8:	681a      	ldr	r2, [r3, #0]
 8005eea:	1c53      	adds	r3, r2, #1
 8005eec:	490f      	ldr	r1, [pc, #60]	; (8005f2c <menuInit+0xfdc>)
 8005eee:	600b      	str	r3, [r1, #0]
 8005ef0:	4613      	mov	r3, r2
 8005ef2:	009b      	lsls	r3, r3, #2
 8005ef4:	4413      	add	r3, r2
 8005ef6:	009b      	lsls	r3, r3, #2
 8005ef8:	4a0d      	ldr	r2, [pc, #52]	; (8005f30 <menuInit+0xfe0>)
 8005efa:	4413      	add	r3, r2
 8005efc:	490d      	ldr	r1, [pc, #52]	; (8005f34 <menuInit+0xfe4>)
 8005efe:	4618      	mov	r0, r3
 8005f00:	f000 f9b6 	bl	8006270 <initObjNotchangeable>
 8005f04:	4602      	mov	r2, r0
 8005f06:	2301      	movs	r3, #1
 8005f08:	9302      	str	r3, [sp, #8]
 8005f0a:	2306      	movs	r3, #6
 8005f0c:	9301      	str	r3, [sp, #4]
 8005f0e:	230b      	movs	r3, #11
 8005f10:	9300      	str	r3, [sp, #0]
 8005f12:	4613      	mov	r3, r2
 8005f14:	4a0c      	ldr	r2, [pc, #48]	; (8005f48 <menuInit+0xff8>)
 8005f16:	4909      	ldr	r1, [pc, #36]	; (8005f3c <menuInit+0xfec>)
 8005f18:	4620      	mov	r0, r4
 8005f1a:	f000 f90d 	bl	8006138 <initItemParameter>

	initItemParameter(&(item[item_index++]), 	". ", W(MAIN), initObjChangeable(&(obj[obj_index++]), inc_freq, dec_freq, show_freq), 0, 5, line);  
 8005f1e:	4b08      	ldr	r3, [pc, #32]	; (8005f40 <menuInit+0xff0>)
 8005f20:	681a      	ldr	r2, [r3, #0]
 8005f22:	1c53      	adds	r3, r2, #1
 8005f24:	e038      	b.n	8005f98 <menuInit+0x1048>
 8005f26:	bf00      	nop
 8005f28:	20000314 	.word	0x20000314
 8005f2c:	20000ad0 	.word	0x20000ad0
 8005f30:	20000ad4 	.word	0x20000ad4
 8005f34:	080040d9 	.word	0x080040d9
 8005f38:	20000210 	.word	0x20000210
 8005f3c:	08009ef0 	.word	0x08009ef0
 8005f40:	20000310 	.word	0x20000310
 8005f44:	200001f0 	.word	0x200001f0
 8005f48:	200001e0 	.word	0x200001e0
 8005f4c:	0800a04c 	.word	0x0800a04c
 8005f50:	0800a058 	.word	0x0800a058
 8005f54:	080049b5 	.word	0x080049b5
 8005f58:	08004989 	.word	0x08004989
 8005f5c:	08009ff0 	.word	0x08009ff0
 8005f60:	08004a59 	.word	0x08004a59
 8005f64:	08004a25 	.word	0x08004a25
 8005f68:	080049f5 	.word	0x080049f5
 8005f6c:	0800a068 	.word	0x0800a068
 8005f70:	08004ae5 	.word	0x08004ae5
 8005f74:	08004ab5 	.word	0x08004ab5
 8005f78:	08004a81 	.word	0x08004a81
 8005f7c:	0800a074 	.word	0x0800a074
 8005f80:	08004b61 	.word	0x08004b61
 8005f84:	08004b39 	.word	0x08004b39
 8005f88:	08004b0d 	.word	0x08004b0d
 8005f8c:	0800a040 	.word	0x0800a040
 8005f90:	08009f40 	.word	0x08009f40
 8005f94:	200001d0 	.word	0x200001d0
 8005f98:	4916      	ldr	r1, [pc, #88]	; (8005ff4 <menuInit+0x10a4>)
 8005f9a:	600b      	str	r3, [r1, #0]
 8005f9c:	4613      	mov	r3, r2
 8005f9e:	00db      	lsls	r3, r3, #3
 8005fa0:	4413      	add	r3, r2
 8005fa2:	009b      	lsls	r3, r3, #2
 8005fa4:	4a14      	ldr	r2, [pc, #80]	; (8005ff8 <menuInit+0x10a8>)
 8005fa6:	189c      	adds	r4, r3, r2
 8005fa8:	4b14      	ldr	r3, [pc, #80]	; (8005ffc <menuInit+0x10ac>)
 8005faa:	681a      	ldr	r2, [r3, #0]
 8005fac:	1c53      	adds	r3, r2, #1
 8005fae:	4913      	ldr	r1, [pc, #76]	; (8005ffc <menuInit+0x10ac>)
 8005fb0:	600b      	str	r3, [r1, #0]
 8005fb2:	4613      	mov	r3, r2
 8005fb4:	009b      	lsls	r3, r3, #2
 8005fb6:	4413      	add	r3, r2
 8005fb8:	009b      	lsls	r3, r3, #2
 8005fba:	4a11      	ldr	r2, [pc, #68]	; (8006000 <menuInit+0x10b0>)
 8005fbc:	1898      	adds	r0, r3, r2
 8005fbe:	4b11      	ldr	r3, [pc, #68]	; (8006004 <menuInit+0x10b4>)
 8005fc0:	4a11      	ldr	r2, [pc, #68]	; (8006008 <menuInit+0x10b8>)
 8005fc2:	4912      	ldr	r1, [pc, #72]	; (800600c <menuInit+0x10bc>)
 8005fc4:	f000 f940 	bl	8006248 <initObjChangeable>
 8005fc8:	4602      	mov	r2, r0
 8005fca:	2300      	movs	r3, #0
 8005fcc:	9302      	str	r3, [sp, #8]
 8005fce:	2305      	movs	r3, #5
 8005fd0:	9301      	str	r3, [sp, #4]
 8005fd2:	2300      	movs	r3, #0
 8005fd4:	9300      	str	r3, [sp, #0]
 8005fd6:	4613      	mov	r3, r2
 8005fd8:	4a0d      	ldr	r2, [pc, #52]	; (8006010 <menuInit+0x10c0>)
 8005fda:	490e      	ldr	r1, [pc, #56]	; (8006014 <menuInit+0x10c4>)
 8005fdc:	4620      	mov	r0, r4
 8005fde:	f000 f8ab 	bl	8006138 <initItemParameter>

	initScreen(200, &(item[0]));
 8005fe2:	4905      	ldr	r1, [pc, #20]	; (8005ff8 <menuInit+0x10a8>)
 8005fe4:	20c8      	movs	r0, #200	; 0xc8
 8005fe6:	f000 f957 	bl	8006298 <initScreen>

}
 8005fea:	bf00      	nop
 8005fec:	3704      	adds	r7, #4
 8005fee:	46bd      	mov	sp, r7
 8005ff0:	bd90      	pop	{r4, r7, pc}
 8005ff2:	bf00      	nop
 8005ff4:	20000310 	.word	0x20000310
 8005ff8:	20000314 	.word	0x20000314
 8005ffc:	20000ad0 	.word	0x20000ad0
 8006000:	20000ad4 	.word	0x20000ad4
 8006004:	08004c1d 	.word	0x08004c1d
 8006008:	08004bd5 	.word	0x08004bd5
 800600c:	08004b89 	.word	0x08004b89
 8006010:	200001d0 	.word	0x200001d0
 8006014:	0800a080 	.word	0x0800a080

08006018 <voidFunct>:
volatile ITEM_TYPE * findNextSelectableItem(volatile ITEM_TYPE * item);
volatile ITEM_TYPE * findPrewSelectableItem(volatile ITEM_TYPE * item);
char isSelectableItem(volatile ITEM_TYPE * item);
void screenSM(SCREEN_COMMAND_TYPE cmd);

void voidFunct(void){
 8006018:	b480      	push	{r7}
 800601a:	af00      	add	r7, sp, #0
}
 800601c:	bf00      	nop
 800601e:	46bd      	mov	sp, r7
 8006020:	bc80      	pop	{r7}
 8006022:	4770      	bx	lr

08006024 <initWindow>:

volatile ITEM_TYPE *CURRENT_ITEM;

volatile SCREEN_STATE_TYPE screen_state;

void initWindow(volatile WINDOW_TYPE * window, char *name, volatile WINDOW_TYPE * par_window){
 8006024:	b480      	push	{r7}
 8006026:	b085      	sub	sp, #20
 8006028:	af00      	add	r7, sp, #0
 800602a:	60f8      	str	r0, [r7, #12]
 800602c:	60b9      	str	r1, [r7, #8]
 800602e:	607a      	str	r2, [r7, #4]
	window->firs_item_ptr = 0;
 8006030:	68fb      	ldr	r3, [r7, #12]
 8006032:	2200      	movs	r2, #0
 8006034:	605a      	str	r2, [r3, #4]
	window->selected_item_ptr = 0;
 8006036:	68fb      	ldr	r3, [r7, #12]
 8006038:	2200      	movs	r2, #0
 800603a:	609a      	str	r2, [r3, #8]
	window->name = name;
 800603c:	68fb      	ldr	r3, [r7, #12]
 800603e:	68ba      	ldr	r2, [r7, #8]
 8006040:	601a      	str	r2, [r3, #0]
	window->parent_window = par_window;
 8006042:	68fb      	ldr	r3, [r7, #12]
 8006044:	687a      	ldr	r2, [r7, #4]
 8006046:	60da      	str	r2, [r3, #12]
}
 8006048:	bf00      	nop
 800604a:	3714      	adds	r7, #20
 800604c:	46bd      	mov	sp, r7
 800604e:	bc80      	pop	{r7}
 8006050:	4770      	bx	lr

08006052 <insertItemToList>:

void insertItemToList(volatile WINDOW_TYPE * par_window, volatile ITEM_TYPE * item){
 8006052:	b580      	push	{r7, lr}
 8006054:	b084      	sub	sp, #16
 8006056:	af00      	add	r7, sp, #0
 8006058:	6078      	str	r0, [r7, #4]
 800605a:	6039      	str	r1, [r7, #0]
	volatile ITEM_TYPE * 		item_ptr = par_window->firs_item_ptr;
 800605c:	687b      	ldr	r3, [r7, #4]
 800605e:	685b      	ldr	r3, [r3, #4]
 8006060:	60fb      	str	r3, [r7, #12]
	if(item_ptr){
 8006062:	68fb      	ldr	r3, [r7, #12]
 8006064:	2b00      	cmp	r3, #0
 8006066:	d021      	beq.n	80060ac <insertItemToList+0x5a>
		item->prew_item = item_ptr->prew_item;
 8006068:	68fb      	ldr	r3, [r7, #12]
 800606a:	695a      	ldr	r2, [r3, #20]
 800606c:	683b      	ldr	r3, [r7, #0]
 800606e:	615a      	str	r2, [r3, #20]
		item->next_item = item_ptr;
 8006070:	683b      	ldr	r3, [r7, #0]
 8006072:	68fa      	ldr	r2, [r7, #12]
 8006074:	611a      	str	r2, [r3, #16]
		item_ptr->prew_item->next_item = item;
 8006076:	68fb      	ldr	r3, [r7, #12]
 8006078:	695b      	ldr	r3, [r3, #20]
 800607a:	683a      	ldr	r2, [r7, #0]
 800607c:	611a      	str	r2, [r3, #16]
		item_ptr->prew_item = item;
 800607e:	68fb      	ldr	r3, [r7, #12]
 8006080:	683a      	ldr	r2, [r7, #0]
 8006082:	615a      	str	r2, [r3, #20]
		if(!isSelectableItem(item->parent_window->selected_item_ptr))
 8006084:	683b      	ldr	r3, [r7, #0]
 8006086:	699b      	ldr	r3, [r3, #24]
 8006088:	689b      	ldr	r3, [r3, #8]
 800608a:	4618      	mov	r0, r3
 800608c:	f000 fa4a 	bl	8006524 <isSelectableItem>
 8006090:	4603      	mov	r3, r0
 8006092:	2b00      	cmp	r3, #0
 8006094:	d116      	bne.n	80060c4 <insertItemToList+0x72>
			if (isSelectableItem(item))
 8006096:	6838      	ldr	r0, [r7, #0]
 8006098:	f000 fa44 	bl	8006524 <isSelectableItem>
 800609c:	4603      	mov	r3, r0
 800609e:	2b00      	cmp	r3, #0
 80060a0:	d010      	beq.n	80060c4 <insertItemToList+0x72>
				item->parent_window->selected_item_ptr = item;
 80060a2:	683b      	ldr	r3, [r7, #0]
 80060a4:	699b      	ldr	r3, [r3, #24]
 80060a6:	683a      	ldr	r2, [r7, #0]
 80060a8:	609a      	str	r2, [r3, #8]
		par_window->selected_item_ptr = item;
		item->prew_item = item;
		item->next_item = item;		
	}

}
 80060aa:	e00b      	b.n	80060c4 <insertItemToList+0x72>
		par_window->firs_item_ptr = item;
 80060ac:	687b      	ldr	r3, [r7, #4]
 80060ae:	683a      	ldr	r2, [r7, #0]
 80060b0:	605a      	str	r2, [r3, #4]
		par_window->selected_item_ptr = item;
 80060b2:	687b      	ldr	r3, [r7, #4]
 80060b4:	683a      	ldr	r2, [r7, #0]
 80060b6:	609a      	str	r2, [r3, #8]
		item->prew_item = item;
 80060b8:	683b      	ldr	r3, [r7, #0]
 80060ba:	683a      	ldr	r2, [r7, #0]
 80060bc:	615a      	str	r2, [r3, #20]
		item->next_item = item;		
 80060be:	683b      	ldr	r3, [r7, #0]
 80060c0:	683a      	ldr	r2, [r7, #0]
 80060c2:	611a      	str	r2, [r3, #16]
}
 80060c4:	bf00      	nop
 80060c6:	3710      	adds	r7, #16
 80060c8:	46bd      	mov	sp, r7
 80060ca:	bd80      	pop	{r7, pc}

080060cc <initItemSubmenu>:
							char *									name, 
							volatile WINDOW_TYPE * 	par_window, 
							volatile WINDOW_TYPE * 	chld_window, 
							char 										x_pos, 
							char 										y_pos)
{
 80060cc:	b580      	push	{r7, lr}
 80060ce:	b084      	sub	sp, #16
 80060d0:	af00      	add	r7, sp, #0
 80060d2:	60f8      	str	r0, [r7, #12]
 80060d4:	60b9      	str	r1, [r7, #8]
 80060d6:	607a      	str	r2, [r7, #4]
 80060d8:	603b      	str	r3, [r7, #0]
	if(!item) return;
 80060da:	68fb      	ldr	r3, [r7, #12]
 80060dc:	2b00      	cmp	r3, #0
 80060de:	d025      	beq.n	800612c <initItemSubmenu+0x60>
	if(!par_window) return;		
 80060e0:	687b      	ldr	r3, [r7, #4]
 80060e2:	2b00      	cmp	r3, #0
 80060e4:	d024      	beq.n	8006130 <initItemSubmenu+0x64>
	item->view_mode = line;	
 80060e6:	68fb      	ldr	r3, [r7, #12]
 80060e8:	2200      	movs	r2, #0
 80060ea:	f883 2022 	strb.w	r2, [r3, #34]	; 0x22
	item->name = name;
 80060ee:	68fb      	ldr	r3, [r7, #12]
 80060f0:	68ba      	ldr	r2, [r7, #8]
 80060f2:	601a      	str	r2, [r3, #0]
	item->next_item = 0;
 80060f4:	68fb      	ldr	r3, [r7, #12]
 80060f6:	2200      	movs	r2, #0
 80060f8:	611a      	str	r2, [r3, #16]
	item->parent_window = par_window;
 80060fa:	68fb      	ldr	r3, [r7, #12]
 80060fc:	687a      	ldr	r2, [r7, #4]
 80060fe:	619a      	str	r2, [r3, #24]



	item->child_window = chld_window;
 8006100:	68fb      	ldr	r3, [r7, #12]
 8006102:	683a      	ldr	r2, [r7, #0]
 8006104:	61da      	str	r2, [r3, #28]
//	if(chld_window)
//		chld_window->parent_window = par_window;
	item->x_pos = x_pos;
 8006106:	68fb      	ldr	r3, [r7, #12]
 8006108:	7e3a      	ldrb	r2, [r7, #24]
 800610a:	f883 2020 	strb.w	r2, [r3, #32]
	item->y_pos = y_pos;
 800610e:	68fb      	ldr	r3, [r7, #12]
 8006110:	7f3a      	ldrb	r2, [r7, #28]
 8006112:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
	
	item->item_type = submenu;
 8006116:	68fb      	ldr	r3, [r7, #12]
 8006118:	2201      	movs	r2, #1
 800611a:	711a      	strb	r2, [r3, #4]
	item->obj = 0;
 800611c:	68fb      	ldr	r3, [r7, #12]
 800611e:	2200      	movs	r2, #0
 8006120:	609a      	str	r2, [r3, #8]
	insertItemToList(par_window, item);
 8006122:	68f9      	ldr	r1, [r7, #12]
 8006124:	6878      	ldr	r0, [r7, #4]
 8006126:	f7ff ff94 	bl	8006052 <insertItemToList>
 800612a:	e002      	b.n	8006132 <initItemSubmenu+0x66>
	if(!item) return;
 800612c:	bf00      	nop
 800612e:	e000      	b.n	8006132 <initItemSubmenu+0x66>
	if(!par_window) return;		
 8006130:	bf00      	nop
}
 8006132:	3710      	adds	r7, #16
 8006134:	46bd      	mov	sp, r7
 8006136:	bd80      	pop	{r7, pc}

08006138 <initItemParameter>:
							char *									name, 
							volatile WINDOW_TYPE * 	par_window, 
							ITEM_OBJ * 							obj,
							char 										x_pos, 
							char 										y_pos,
							PARAM_VIEW_ENUM_TYPE 		view_mode){
 8006138:	b580      	push	{r7, lr}
 800613a:	b084      	sub	sp, #16
 800613c:	af00      	add	r7, sp, #0
 800613e:	60f8      	str	r0, [r7, #12]
 8006140:	60b9      	str	r1, [r7, #8]
 8006142:	607a      	str	r2, [r7, #4]
 8006144:	603b      	str	r3, [r7, #0]
	if(!item) return;
 8006146:	68fb      	ldr	r3, [r7, #12]
 8006148:	2b00      	cmp	r3, #0
 800614a:	d026      	beq.n	800619a <initItemParameter+0x62>
	if(!par_window) return;							
 800614c:	687b      	ldr	r3, [r7, #4]
 800614e:	2b00      	cmp	r3, #0
 8006150:	d025      	beq.n	800619e <initItemParameter+0x66>
	item->view_mode = view_mode;
 8006152:	68fb      	ldr	r3, [r7, #12]
 8006154:	f897 2020 	ldrb.w	r2, [r7, #32]
 8006158:	f883 2022 	strb.w	r2, [r3, #34]	; 0x22
	item->name = name;
 800615c:	68fb      	ldr	r3, [r7, #12]
 800615e:	68ba      	ldr	r2, [r7, #8]
 8006160:	601a      	str	r2, [r3, #0]
	item->next_item = 0;
 8006162:	68fb      	ldr	r3, [r7, #12]
 8006164:	2200      	movs	r2, #0
 8006166:	611a      	str	r2, [r3, #16]
	item->parent_window = par_window;
 8006168:	68fb      	ldr	r3, [r7, #12]
 800616a:	687a      	ldr	r2, [r7, #4]
 800616c:	619a      	str	r2, [r3, #24]



	item->child_window = 0;
 800616e:	68fb      	ldr	r3, [r7, #12]
 8006170:	2200      	movs	r2, #0
 8006172:	61da      	str	r2, [r3, #28]

	item->x_pos = x_pos;
 8006174:	68fb      	ldr	r3, [r7, #12]
 8006176:	7e3a      	ldrb	r2, [r7, #24]
 8006178:	f883 2020 	strb.w	r2, [r3, #32]
	item->y_pos = y_pos;
 800617c:	68fb      	ldr	r3, [r7, #12]
 800617e:	7f3a      	ldrb	r2, [r7, #28]
 8006180:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
	
	item->item_type = parameter;
 8006184:	68fb      	ldr	r3, [r7, #12]
 8006186:	2200      	movs	r2, #0
 8006188:	711a      	strb	r2, [r3, #4]
	item->obj = obj;
 800618a:	68fb      	ldr	r3, [r7, #12]
 800618c:	683a      	ldr	r2, [r7, #0]
 800618e:	609a      	str	r2, [r3, #8]
								
	insertItemToList(par_window, item);
 8006190:	68f9      	ldr	r1, [r7, #12]
 8006192:	6878      	ldr	r0, [r7, #4]
 8006194:	f7ff ff5d 	bl	8006052 <insertItemToList>
 8006198:	e002      	b.n	80061a0 <initItemParameter+0x68>
	if(!item) return;
 800619a:	bf00      	nop
 800619c:	e000      	b.n	80061a0 <initItemParameter+0x68>
	if(!par_window) return;							
 800619e:	bf00      	nop
}
 80061a0:	3710      	adds	r7, #16
 80061a2:	46bd      	mov	sp, r7
 80061a4:	bd80      	pop	{r7, pc}

080061a6 <initItemLabel>:
void initItemLabel(volatile ITEM_TYPE * 		item, 
							char *									name, 
							volatile WINDOW_TYPE * 	par_window, 
							char 										x_pos, 
							char 										y_pos)
{
 80061a6:	b580      	push	{r7, lr}
 80061a8:	b084      	sub	sp, #16
 80061aa:	af00      	add	r7, sp, #0
 80061ac:	60f8      	str	r0, [r7, #12]
 80061ae:	60b9      	str	r1, [r7, #8]
 80061b0:	607a      	str	r2, [r7, #4]
 80061b2:	70fb      	strb	r3, [r7, #3]
	if(!item) return;
 80061b4:	68fb      	ldr	r3, [r7, #12]
 80061b6:	2b00      	cmp	r3, #0
 80061b8:	d021      	beq.n	80061fe <initItemLabel+0x58>
	if(!par_window) return;							
 80061ba:	687b      	ldr	r3, [r7, #4]
 80061bc:	2b00      	cmp	r3, #0
 80061be:	d020      	beq.n	8006202 <initItemLabel+0x5c>
	item->name = name;
 80061c0:	68fb      	ldr	r3, [r7, #12]
 80061c2:	68ba      	ldr	r2, [r7, #8]
 80061c4:	601a      	str	r2, [r3, #0]
	item->next_item = 0;
 80061c6:	68fb      	ldr	r3, [r7, #12]
 80061c8:	2200      	movs	r2, #0
 80061ca:	611a      	str	r2, [r3, #16]
	item->parent_window = par_window;
 80061cc:	68fb      	ldr	r3, [r7, #12]
 80061ce:	687a      	ldr	r2, [r7, #4]
 80061d0:	619a      	str	r2, [r3, #24]



	item->child_window = 0;
 80061d2:	68fb      	ldr	r3, [r7, #12]
 80061d4:	2200      	movs	r2, #0
 80061d6:	61da      	str	r2, [r3, #28]

	item->x_pos = x_pos;
 80061d8:	68fb      	ldr	r3, [r7, #12]
 80061da:	78fa      	ldrb	r2, [r7, #3]
 80061dc:	f883 2020 	strb.w	r2, [r3, #32]
	item->y_pos = y_pos;
 80061e0:	68fb      	ldr	r3, [r7, #12]
 80061e2:	7e3a      	ldrb	r2, [r7, #24]
 80061e4:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
	
	item->item_type = labelitem;
 80061e8:	68fb      	ldr	r3, [r7, #12]
 80061ea:	2202      	movs	r2, #2
 80061ec:	711a      	strb	r2, [r3, #4]
	item->obj = 0;	
 80061ee:	68fb      	ldr	r3, [r7, #12]
 80061f0:	2200      	movs	r2, #0
 80061f2:	609a      	str	r2, [r3, #8]
	
	insertItemToList(par_window, item);
 80061f4:	68f9      	ldr	r1, [r7, #12]
 80061f6:	6878      	ldr	r0, [r7, #4]
 80061f8:	f7ff ff2b 	bl	8006052 <insertItemToList>
 80061fc:	e002      	b.n	8006204 <initItemLabel+0x5e>
	if(!item) return;
 80061fe:	bf00      	nop
 8006200:	e000      	b.n	8006204 <initItemLabel+0x5e>
	if(!par_window) return;							
 8006202:	bf00      	nop
}
 8006204:	3710      	adds	r7, #16
 8006206:	46bd      	mov	sp, r7
 8006208:	bd80      	pop	{r7, pc}
	...

0800620c <initObj>:

ITEM_OBJ * initObj(ITEM_OBJ * obj, void (*dec) (void), void (*inc) (void), void (*show) (char *), OBJ_TYPE_ENUM type){
 800620c:	b480      	push	{r7}
 800620e:	b085      	sub	sp, #20
 8006210:	af00      	add	r7, sp, #0
 8006212:	60f8      	str	r0, [r7, #12]
 8006214:	60b9      	str	r1, [r7, #8]
 8006216:	607a      	str	r2, [r7, #4]
 8006218:	603b      	str	r3, [r7, #0]
	obj->dec = dec;
 800621a:	68fb      	ldr	r3, [r7, #12]
 800621c:	68ba      	ldr	r2, [r7, #8]
 800621e:	601a      	str	r2, [r3, #0]
	obj->inc = inc;
 8006220:	68fb      	ldr	r3, [r7, #12]
 8006222:	687a      	ldr	r2, [r7, #4]
 8006224:	605a      	str	r2, [r3, #4]
	obj->show = show;
 8006226:	68fb      	ldr	r3, [r7, #12]
 8006228:	683a      	ldr	r2, [r7, #0]
 800622a:	609a      	str	r2, [r3, #8]
	obj->type = type;
 800622c:	68fb      	ldr	r3, [r7, #12]
 800622e:	7e3a      	ldrb	r2, [r7, #24]
 8006230:	741a      	strb	r2, [r3, #16]
	obj->set = voidFunct;
 8006232:	68fb      	ldr	r3, [r7, #12]
 8006234:	4a03      	ldr	r2, [pc, #12]	; (8006244 <initObj+0x38>)
 8006236:	60da      	str	r2, [r3, #12]
	return obj;
 8006238:	68fb      	ldr	r3, [r7, #12]
}
 800623a:	4618      	mov	r0, r3
 800623c:	3714      	adds	r7, #20
 800623e:	46bd      	mov	sp, r7
 8006240:	bc80      	pop	{r7}
 8006242:	4770      	bx	lr
 8006244:	08006019 	.word	0x08006019

08006248 <initObjChangeable>:

ITEM_OBJ * initObjChangeable(ITEM_OBJ * obj, void (*inc) (void), void (*dec) (void), void (*show) (char *)){
 8006248:	b580      	push	{r7, lr}
 800624a:	b086      	sub	sp, #24
 800624c:	af02      	add	r7, sp, #8
 800624e:	60f8      	str	r0, [r7, #12]
 8006250:	60b9      	str	r1, [r7, #8]
 8006252:	607a      	str	r2, [r7, #4]
 8006254:	603b      	str	r3, [r7, #0]
	return initObj(obj, dec, inc, show, changeable);
 8006256:	2300      	movs	r3, #0
 8006258:	9300      	str	r3, [sp, #0]
 800625a:	683b      	ldr	r3, [r7, #0]
 800625c:	68ba      	ldr	r2, [r7, #8]
 800625e:	6879      	ldr	r1, [r7, #4]
 8006260:	68f8      	ldr	r0, [r7, #12]
 8006262:	f7ff ffd3 	bl	800620c <initObj>
 8006266:	4603      	mov	r3, r0
}
 8006268:	4618      	mov	r0, r3
 800626a:	3710      	adds	r7, #16
 800626c:	46bd      	mov	sp, r7
 800626e:	bd80      	pop	{r7, pc}

08006270 <initObjNotchangeable>:

ITEM_OBJ * initObjNotchangeable(ITEM_OBJ * obj, void (*show) (char *)){
 8006270:	b580      	push	{r7, lr}
 8006272:	b084      	sub	sp, #16
 8006274:	af02      	add	r7, sp, #8
 8006276:	6078      	str	r0, [r7, #4]
 8006278:	6039      	str	r1, [r7, #0]
	return initObj(obj, voidFunct, voidFunct, show, notchangeable);
 800627a:	2301      	movs	r3, #1
 800627c:	9300      	str	r3, [sp, #0]
 800627e:	683b      	ldr	r3, [r7, #0]
 8006280:	4a04      	ldr	r2, [pc, #16]	; (8006294 <initObjNotchangeable+0x24>)
 8006282:	4904      	ldr	r1, [pc, #16]	; (8006294 <initObjNotchangeable+0x24>)
 8006284:	6878      	ldr	r0, [r7, #4]
 8006286:	f7ff ffc1 	bl	800620c <initObj>
 800628a:	4603      	mov	r3, r0
}
 800628c:	4618      	mov	r0, r3
 800628e:	3708      	adds	r7, #8
 8006290:	46bd      	mov	sp, r7
 8006292:	bd80      	pop	{r7, pc}
 8006294:	08006019 	.word	0x08006019

08006298 <initScreen>:



void initScreen(uint32_t interval, volatile ITEM_TYPE * curr_item){
 8006298:	b580      	push	{r7, lr}
 800629a:	b082      	sub	sp, #8
 800629c:	af00      	add	r7, sp, #0
 800629e:	6078      	str	r0, [r7, #4]
 80062a0:	6039      	str	r1, [r7, #0]
	upd_interval = interval;
 80062a2:	4a16      	ldr	r2, [pc, #88]	; (80062fc <initScreen+0x64>)
 80062a4:	687b      	ldr	r3, [r7, #4]
 80062a6:	6013      	str	r3, [r2, #0]
	upd_counter = upd_interval;
 80062a8:	4b14      	ldr	r3, [pc, #80]	; (80062fc <initScreen+0x64>)
 80062aa:	681b      	ldr	r3, [r3, #0]
 80062ac:	4a14      	ldr	r2, [pc, #80]	; (8006300 <initScreen+0x68>)
 80062ae:	6013      	str	r3, [r2, #0]
	screen_state = SELECT_ITEM;
 80062b0:	4b14      	ldr	r3, [pc, #80]	; (8006304 <initScreen+0x6c>)
 80062b2:	2200      	movs	r2, #0
 80062b4:	701a      	strb	r2, [r3, #0]
	
	if(isSelectableItem(curr_item)){
 80062b6:	6838      	ldr	r0, [r7, #0]
 80062b8:	f000 f934 	bl	8006524 <isSelectableItem>
 80062bc:	4603      	mov	r3, r0
 80062be:	2b00      	cmp	r3, #0
 80062c0:	d003      	beq.n	80062ca <initScreen+0x32>
		CURRENT_ITEM = curr_item;
 80062c2:	4a11      	ldr	r2, [pc, #68]	; (8006308 <initScreen+0x70>)
 80062c4:	683b      	ldr	r3, [r7, #0]
 80062c6:	6013      	str	r3, [r2, #0]
		CURRENT_ITEM = findNextSelectableItem(curr_item);
		if(CURRENT_ITEM)
			if(CURRENT_ITEM->parent_window)
				CURRENT_ITEM->parent_window->selected_item_ptr = CURRENT_ITEM;
	}
}
 80062c8:	e014      	b.n	80062f4 <initScreen+0x5c>
		CURRENT_ITEM = findNextSelectableItem(curr_item);
 80062ca:	6838      	ldr	r0, [r7, #0]
 80062cc:	f000 f94e 	bl	800656c <findNextSelectableItem>
 80062d0:	4602      	mov	r2, r0
 80062d2:	4b0d      	ldr	r3, [pc, #52]	; (8006308 <initScreen+0x70>)
 80062d4:	601a      	str	r2, [r3, #0]
		if(CURRENT_ITEM)
 80062d6:	4b0c      	ldr	r3, [pc, #48]	; (8006308 <initScreen+0x70>)
 80062d8:	681b      	ldr	r3, [r3, #0]
 80062da:	2b00      	cmp	r3, #0
 80062dc:	d00a      	beq.n	80062f4 <initScreen+0x5c>
			if(CURRENT_ITEM->parent_window)
 80062de:	4b0a      	ldr	r3, [pc, #40]	; (8006308 <initScreen+0x70>)
 80062e0:	681b      	ldr	r3, [r3, #0]
 80062e2:	699b      	ldr	r3, [r3, #24]
 80062e4:	2b00      	cmp	r3, #0
 80062e6:	d005      	beq.n	80062f4 <initScreen+0x5c>
				CURRENT_ITEM->parent_window->selected_item_ptr = CURRENT_ITEM;
 80062e8:	4b07      	ldr	r3, [pc, #28]	; (8006308 <initScreen+0x70>)
 80062ea:	681b      	ldr	r3, [r3, #0]
 80062ec:	699b      	ldr	r3, [r3, #24]
 80062ee:	4a06      	ldr	r2, [pc, #24]	; (8006308 <initScreen+0x70>)
 80062f0:	6812      	ldr	r2, [r2, #0]
 80062f2:	609a      	str	r2, [r3, #8]
}
 80062f4:	bf00      	nop
 80062f6:	3708      	adds	r7, #8
 80062f8:	46bd      	mov	sp, r7
 80062fa:	bd80      	pop	{r7, pc}
 80062fc:	20001274 	.word	0x20001274
 8006300:	20001270 	.word	0x20001270
 8006304:	2000126c 	.word	0x2000126c
 8006308:	20001278 	.word	0x20001278

0800630c <screenWork>:

void screenWork(void){
 800630c:	b480      	push	{r7}
 800630e:	af00      	add	r7, sp, #0
	if(upd_counter > 0){
 8006310:	4b06      	ldr	r3, [pc, #24]	; (800632c <screenWork+0x20>)
 8006312:	681b      	ldr	r3, [r3, #0]
 8006314:	2b00      	cmp	r3, #0
 8006316:	d004      	beq.n	8006322 <screenWork+0x16>
		upd_counter--;
 8006318:	4b04      	ldr	r3, [pc, #16]	; (800632c <screenWork+0x20>)
 800631a:	681b      	ldr	r3, [r3, #0]
 800631c:	3b01      	subs	r3, #1
 800631e:	4a03      	ldr	r2, [pc, #12]	; (800632c <screenWork+0x20>)
 8006320:	6013      	str	r3, [r2, #0]
	}
}
 8006322:	bf00      	nop
 8006324:	46bd      	mov	sp, r7
 8006326:	bc80      	pop	{r7}
 8006328:	4770      	bx	lr
 800632a:	bf00      	nop
 800632c:	20001270 	.word	0x20001270

08006330 <strLength>:
char strLength(char *str){
 8006330:	b480      	push	{r7}
 8006332:	b085      	sub	sp, #20
 8006334:	af00      	add	r7, sp, #0
 8006336:	6078      	str	r0, [r7, #4]
	unsigned char ret = 0;
 8006338:	2300      	movs	r3, #0
 800633a:	73fb      	strb	r3, [r7, #15]
	while(str[ret++]);
 800633c:	bf00      	nop
 800633e:	7bfb      	ldrb	r3, [r7, #15]
 8006340:	1c5a      	adds	r2, r3, #1
 8006342:	73fa      	strb	r2, [r7, #15]
 8006344:	461a      	mov	r2, r3
 8006346:	687b      	ldr	r3, [r7, #4]
 8006348:	4413      	add	r3, r2
 800634a:	781b      	ldrb	r3, [r3, #0]
 800634c:	2b00      	cmp	r3, #0
 800634e:	d1f6      	bne.n	800633e <strLength+0xe>
	return ret-1;
 8006350:	7bfb      	ldrb	r3, [r7, #15]
 8006352:	3b01      	subs	r3, #1
 8006354:	b2db      	uxtb	r3, r3
}
 8006356:	4618      	mov	r0, r3
 8006358:	3714      	adds	r7, #20
 800635a:	46bd      	mov	sp, r7
 800635c:	bc80      	pop	{r7}
 800635e:	4770      	bx	lr

08006360 <updateScreen>:
char updateScreen(void){
 8006360:	b590      	push	{r4, r7, lr}
 8006362:	b089      	sub	sp, #36	; 0x24
 8006364:	af00      	add	r7, sp, #0
	if(upd_counter > 0)
 8006366:	4b6a      	ldr	r3, [pc, #424]	; (8006510 <updateScreen+0x1b0>)
 8006368:	681b      	ldr	r3, [r3, #0]
 800636a:	2b00      	cmp	r3, #0
 800636c:	d001      	beq.n	8006372 <updateScreen+0x12>
		return 0;
 800636e:	2300      	movs	r3, #0
 8006370:	e0ca      	b.n	8006508 <updateScreen+0x1a8>
	upd_counter = upd_interval;
 8006372:	4b68      	ldr	r3, [pc, #416]	; (8006514 <updateScreen+0x1b4>)
 8006374:	681b      	ldr	r3, [r3, #0]
 8006376:	4a66      	ldr	r2, [pc, #408]	; (8006510 <updateScreen+0x1b0>)
 8006378:	6013      	str	r3, [r2, #0]

	glcd_Buffer_Clear();
 800637a:	f7fb f9f9 	bl	8001770 <glcd_Buffer_Clear>

	volatile WINDOW_TYPE * curr_window = CURRENT_ITEM->parent_window;
 800637e:	4b66      	ldr	r3, [pc, #408]	; (8006518 <updateScreen+0x1b8>)
 8006380:	681b      	ldr	r3, [r3, #0]
 8006382:	699b      	ldr	r3, [r3, #24]
 8006384:	617b      	str	r3, [r7, #20]
	volatile ITEM_TYPE * curr_item = curr_window->firs_item_ptr->prew_item;
 8006386:	697b      	ldr	r3, [r7, #20]
 8006388:	685b      	ldr	r3, [r3, #4]
 800638a:	695b      	ldr	r3, [r3, #20]
 800638c:	61fb      	str	r3, [r7, #28]
//	glcd_String(curr_window->name, 2, 0, FonON_InversOFF); //  
	do{ 
		curr_item = curr_item->next_item;
 800638e:	69fb      	ldr	r3, [r7, #28]
 8006390:	691b      	ldr	r3, [r3, #16]
 8006392:	61fb      	str	r3, [r7, #28]
		char *temp;
		char temp_str[10] = "00";
 8006394:	f243 0330 	movw	r3, #12336	; 0x3030
 8006398:	607b      	str	r3, [r7, #4]
 800639a:	f107 0308 	add.w	r3, r7, #8
 800639e:	2200      	movs	r2, #0
 80063a0:	601a      	str	r2, [r3, #0]
 80063a2:	809a      	strh	r2, [r3, #4]
		temp = temp_str;
 80063a4:	1d3b      	adds	r3, r7, #4
 80063a6:	613b      	str	r3, [r7, #16]
		if(curr_item->item_type == parameter){
 80063a8:	69fb      	ldr	r3, [r7, #28]
 80063aa:	791b      	ldrb	r3, [r3, #4]
 80063ac:	b2db      	uxtb	r3, r3
 80063ae:	2b00      	cmp	r3, #0
 80063b0:	d105      	bne.n	80063be <updateScreen+0x5e>
			curr_item->obj->show(temp);
 80063b2:	69fb      	ldr	r3, [r7, #28]
 80063b4:	689b      	ldr	r3, [r3, #8]
 80063b6:	689b      	ldr	r3, [r3, #8]
 80063b8:	6938      	ldr	r0, [r7, #16]
 80063ba:	4798      	blx	r3
 80063bc:	e012      	b.n	80063e4 <updateScreen+0x84>
		}else if(curr_item->item_type == submenu){
 80063be:	69fb      	ldr	r3, [r7, #28]
 80063c0:	791b      	ldrb	r3, [r3, #4]
 80063c2:	b2db      	uxtb	r3, r3
 80063c4:	2b01      	cmp	r3, #1
 80063c6:	d106      	bne.n	80063d6 <updateScreen+0x76>
			sprintf(temp, ">");
 80063c8:	693b      	ldr	r3, [r7, #16]
 80063ca:	4954      	ldr	r1, [pc, #336]	; (800651c <updateScreen+0x1bc>)
 80063cc:	461a      	mov	r2, r3
 80063ce:	460b      	mov	r3, r1
 80063d0:	881b      	ldrh	r3, [r3, #0]
 80063d2:	8013      	strh	r3, [r2, #0]
 80063d4:	e006      	b.n	80063e4 <updateScreen+0x84>
		}else if(curr_item->item_type == labelitem){
 80063d6:	69fb      	ldr	r3, [r7, #28]
 80063d8:	791b      	ldrb	r3, [r3, #4]
 80063da:	b2db      	uxtb	r3, r3
 80063dc:	2b02      	cmp	r3, #2
 80063de:	d101      	bne.n	80063e4 <updateScreen+0x84>
			temp_str[0] = 0;
 80063e0:	2300      	movs	r3, #0
 80063e2:	713b      	strb	r3, [r7, #4]
		}
		char item_fon = FonOFF_InversOFF;
 80063e4:	2300      	movs	r3, #0
 80063e6:	76fb      	strb	r3, [r7, #27]
		char value_fon = FonOFF_InversOFF;
 80063e8:	2300      	movs	r3, #0
 80063ea:	76bb      	strb	r3, [r7, #26]
		if(curr_item == CURRENT_ITEM ){
 80063ec:	4b4a      	ldr	r3, [pc, #296]	; (8006518 <updateScreen+0x1b8>)
 80063ee:	681b      	ldr	r3, [r3, #0]
 80063f0:	69fa      	ldr	r2, [r7, #28]
 80063f2:	429a      	cmp	r2, r3
 80063f4:	d10e      	bne.n	8006414 <updateScreen+0xb4>
			if(screen_state == SELECT_ITEM){
 80063f6:	4b4a      	ldr	r3, [pc, #296]	; (8006520 <updateScreen+0x1c0>)
 80063f8:	781b      	ldrb	r3, [r3, #0]
 80063fa:	b2db      	uxtb	r3, r3
 80063fc:	2b00      	cmp	r3, #0
 80063fe:	d102      	bne.n	8006406 <updateScreen+0xa6>
				item_fon = FonON_InversON;
 8006400:	2303      	movs	r3, #3
 8006402:	76fb      	strb	r3, [r7, #27]
 8006404:	e006      	b.n	8006414 <updateScreen+0xb4>
			}else if(screen_state == MODIFY_VALUE){
 8006406:	4b46      	ldr	r3, [pc, #280]	; (8006520 <updateScreen+0x1c0>)
 8006408:	781b      	ldrb	r3, [r3, #0]
 800640a:	b2db      	uxtb	r3, r3
 800640c:	2b01      	cmp	r3, #1
 800640e:	d101      	bne.n	8006414 <updateScreen+0xb4>
				value_fon = FonON_InversON;
 8006410:	2303      	movs	r3, #3
 8006412:	76bb      	strb	r3, [r7, #26]
			}
		}
		if(curr_item->view_mode == line){
 8006414:	69fb      	ldr	r3, [r7, #28]
 8006416:	f893 3022 	ldrb.w	r3, [r3, #34]	; 0x22
 800641a:	b2db      	uxtb	r3, r3
 800641c:	2b00      	cmp	r3, #0
 800641e:	d121      	bne.n	8006464 <updateScreen+0x104>
			glcd_String(curr_item->name, curr_item->x_pos, curr_item->y_pos, item_fon);
 8006420:	69fb      	ldr	r3, [r7, #28]
 8006422:	6818      	ldr	r0, [r3, #0]
 8006424:	69fb      	ldr	r3, [r7, #28]
 8006426:	f893 3020 	ldrb.w	r3, [r3, #32]
 800642a:	b2d9      	uxtb	r1, r3
 800642c:	69fb      	ldr	r3, [r7, #28]
 800642e:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 8006432:	b2da      	uxtb	r2, r3
 8006434:	7efb      	ldrb	r3, [r7, #27]
 8006436:	f7fb facb 	bl	80019d0 <glcd_String>
			glcd_String (temp, curr_item->x_pos+strLength(curr_item->name), curr_item->y_pos, value_fon);
 800643a:	69fb      	ldr	r3, [r7, #28]
 800643c:	f893 3020 	ldrb.w	r3, [r3, #32]
 8006440:	b2dc      	uxtb	r4, r3
 8006442:	69fb      	ldr	r3, [r7, #28]
 8006444:	681b      	ldr	r3, [r3, #0]
 8006446:	4618      	mov	r0, r3
 8006448:	f7ff ff72 	bl	8006330 <strLength>
 800644c:	4603      	mov	r3, r0
 800644e:	4423      	add	r3, r4
 8006450:	b2d9      	uxtb	r1, r3
 8006452:	69fb      	ldr	r3, [r7, #28]
 8006454:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 8006458:	b2da      	uxtb	r2, r3
 800645a:	7ebb      	ldrb	r3, [r7, #26]
 800645c:	6938      	ldr	r0, [r7, #16]
 800645e:	f7fb fab7 	bl	80019d0 <glcd_String>
 8006462:	e047      	b.n	80064f4 <updateScreen+0x194>
		}else if(curr_item->view_mode == column){
 8006464:	69fb      	ldr	r3, [r7, #28]
 8006466:	f893 3022 	ldrb.w	r3, [r3, #34]	; 0x22
 800646a:	b2db      	uxtb	r3, r3
 800646c:	2b01      	cmp	r3, #1
 800646e:	d11b      	bne.n	80064a8 <updateScreen+0x148>
			glcd_String(curr_item->name, curr_item->x_pos, curr_item->y_pos, item_fon);
 8006470:	69fb      	ldr	r3, [r7, #28]
 8006472:	6818      	ldr	r0, [r3, #0]
 8006474:	69fb      	ldr	r3, [r7, #28]
 8006476:	f893 3020 	ldrb.w	r3, [r3, #32]
 800647a:	b2d9      	uxtb	r1, r3
 800647c:	69fb      	ldr	r3, [r7, #28]
 800647e:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 8006482:	b2da      	uxtb	r2, r3
 8006484:	7efb      	ldrb	r3, [r7, #27]
 8006486:	f7fb faa3 	bl	80019d0 <glcd_String>
			glcd_String (temp, curr_item->x_pos, curr_item->y_pos+1, value_fon);
 800648a:	69fb      	ldr	r3, [r7, #28]
 800648c:	f893 3020 	ldrb.w	r3, [r3, #32]
 8006490:	b2d9      	uxtb	r1, r3
 8006492:	69fb      	ldr	r3, [r7, #28]
 8006494:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 8006498:	b2db      	uxtb	r3, r3
 800649a:	3301      	adds	r3, #1
 800649c:	b2da      	uxtb	r2, r3
 800649e:	7ebb      	ldrb	r3, [r7, #26]
 80064a0:	6938      	ldr	r0, [r7, #16]
 80064a2:	f7fb fa95 	bl	80019d0 <glcd_String>
 80064a6:	e025      	b.n	80064f4 <updateScreen+0x194>
		}else if(curr_item->view_mode == unvisible_value){
 80064a8:	69fb      	ldr	r3, [r7, #28]
 80064aa:	f893 3022 	ldrb.w	r3, [r3, #34]	; 0x22
 80064ae:	b2db      	uxtb	r3, r3
 80064b0:	2b02      	cmp	r3, #2
 80064b2:	d10d      	bne.n	80064d0 <updateScreen+0x170>
			glcd_String(curr_item->name, curr_item->x_pos, curr_item->y_pos, item_fon);
 80064b4:	69fb      	ldr	r3, [r7, #28]
 80064b6:	6818      	ldr	r0, [r3, #0]
 80064b8:	69fb      	ldr	r3, [r7, #28]
 80064ba:	f893 3020 	ldrb.w	r3, [r3, #32]
 80064be:	b2d9      	uxtb	r1, r3
 80064c0:	69fb      	ldr	r3, [r7, #28]
 80064c2:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 80064c6:	b2da      	uxtb	r2, r3
 80064c8:	7efb      	ldrb	r3, [r7, #27]
 80064ca:	f7fb fa81 	bl	80019d0 <glcd_String>
 80064ce:	e011      	b.n	80064f4 <updateScreen+0x194>
		}else if(curr_item->view_mode == unvisible_name){
 80064d0:	69fb      	ldr	r3, [r7, #28]
 80064d2:	f893 3022 	ldrb.w	r3, [r3, #34]	; 0x22
 80064d6:	b2db      	uxtb	r3, r3
 80064d8:	2b03      	cmp	r3, #3
 80064da:	d10b      	bne.n	80064f4 <updateScreen+0x194>
			glcd_String (temp, curr_item->x_pos, curr_item->y_pos, value_fon);
 80064dc:	69fb      	ldr	r3, [r7, #28]
 80064de:	f893 3020 	ldrb.w	r3, [r3, #32]
 80064e2:	b2d9      	uxtb	r1, r3
 80064e4:	69fb      	ldr	r3, [r7, #28]
 80064e6:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 80064ea:	b2da      	uxtb	r2, r3
 80064ec:	7ebb      	ldrb	r3, [r7, #26]
 80064ee:	6938      	ldr	r0, [r7, #16]
 80064f0:	f7fb fa6e 	bl	80019d0 <glcd_String>
		}

	}while(curr_item != curr_window->firs_item_ptr->prew_item);
 80064f4:	697b      	ldr	r3, [r7, #20]
 80064f6:	685b      	ldr	r3, [r3, #4]
 80064f8:	695a      	ldr	r2, [r3, #20]
 80064fa:	69fb      	ldr	r3, [r7, #28]
 80064fc:	429a      	cmp	r2, r3
 80064fe:	f47f af46 	bne.w	800638e <updateScreen+0x2e>

	return glcd_Show();
 8006502:	f7fb f94f 	bl	80017a4 <glcd_Show>
 8006506:	4603      	mov	r3, r0
}
 8006508:	4618      	mov	r0, r3
 800650a:	3724      	adds	r7, #36	; 0x24
 800650c:	46bd      	mov	sp, r7
 800650e:	bd90      	pop	{r4, r7, pc}
 8006510:	20001270 	.word	0x20001270
 8006514:	20001274 	.word	0x20001274
 8006518:	20001278 	.word	0x20001278
 800651c:	0800a088 	.word	0x0800a088
 8006520:	2000126c 	.word	0x2000126c

08006524 <isSelectableItem>:

char isSelectableItem(volatile ITEM_TYPE * item){
 8006524:	b480      	push	{r7}
 8006526:	b083      	sub	sp, #12
 8006528:	af00      	add	r7, sp, #0
 800652a:	6078      	str	r0, [r7, #4]
		if(!item){
 800652c:	687b      	ldr	r3, [r7, #4]
 800652e:	2b00      	cmp	r3, #0
 8006530:	d016      	beq.n	8006560 <isSelectableItem+0x3c>
		}else if(item->item_type == submenu){
 8006532:	687b      	ldr	r3, [r7, #4]
 8006534:	791b      	ldrb	r3, [r3, #4]
 8006536:	b2db      	uxtb	r3, r3
 8006538:	2b01      	cmp	r3, #1
 800653a:	d101      	bne.n	8006540 <isSelectableItem+0x1c>
			return 1;
 800653c:	2301      	movs	r3, #1
 800653e:	e010      	b.n	8006562 <isSelectableItem+0x3e>
		}else if(item->item_type == parameter){
 8006540:	687b      	ldr	r3, [r7, #4]
 8006542:	791b      	ldrb	r3, [r3, #4]
 8006544:	b2db      	uxtb	r3, r3
 8006546:	2b00      	cmp	r3, #0
 8006548:	d10a      	bne.n	8006560 <isSelectableItem+0x3c>
			if(item->obj)
 800654a:	687b      	ldr	r3, [r7, #4]
 800654c:	689b      	ldr	r3, [r3, #8]
 800654e:	2b00      	cmp	r3, #0
 8006550:	d006      	beq.n	8006560 <isSelectableItem+0x3c>
				if(item->obj->type == changeable)
 8006552:	687b      	ldr	r3, [r7, #4]
 8006554:	689b      	ldr	r3, [r3, #8]
 8006556:	7c1b      	ldrb	r3, [r3, #16]
 8006558:	2b00      	cmp	r3, #0
 800655a:	d101      	bne.n	8006560 <isSelectableItem+0x3c>
					return 1;
 800655c:	2301      	movs	r3, #1
 800655e:	e000      	b.n	8006562 <isSelectableItem+0x3e>
		}
		return 0;
 8006560:	2300      	movs	r3, #0
}
 8006562:	4618      	mov	r0, r3
 8006564:	370c      	adds	r7, #12
 8006566:	46bd      	mov	sp, r7
 8006568:	bc80      	pop	{r7}
 800656a:	4770      	bx	lr

0800656c <findNextSelectableItem>:
volatile ITEM_TYPE * findNextSelectableItem(volatile ITEM_TYPE * item){
 800656c:	b580      	push	{r7, lr}
 800656e:	b084      	sub	sp, #16
 8006570:	af00      	add	r7, sp, #0
 8006572:	6078      	str	r0, [r7, #4]
	volatile ITEM_TYPE * tmp_item = item->next_item;
 8006574:	687b      	ldr	r3, [r7, #4]
 8006576:	691b      	ldr	r3, [r3, #16]
 8006578:	60fb      	str	r3, [r7, #12]
	for(; tmp_item; tmp_item = tmp_item->next_item){
 800657a:	e00a      	b.n	8006592 <findNextSelectableItem+0x26>
		if(isSelectableItem(tmp_item))
 800657c:	68f8      	ldr	r0, [r7, #12]
 800657e:	f7ff ffd1 	bl	8006524 <isSelectableItem>
 8006582:	4603      	mov	r3, r0
 8006584:	2b00      	cmp	r3, #0
 8006586:	d001      	beq.n	800658c <findNextSelectableItem+0x20>
			return tmp_item;
 8006588:	68fb      	ldr	r3, [r7, #12]
 800658a:	e006      	b.n	800659a <findNextSelectableItem+0x2e>
	for(; tmp_item; tmp_item = tmp_item->next_item){
 800658c:	68fb      	ldr	r3, [r7, #12]
 800658e:	691b      	ldr	r3, [r3, #16]
 8006590:	60fb      	str	r3, [r7, #12]
 8006592:	68fb      	ldr	r3, [r7, #12]
 8006594:	2b00      	cmp	r3, #0
 8006596:	d1f1      	bne.n	800657c <findNextSelectableItem+0x10>
	}
	return item;
 8006598:	687b      	ldr	r3, [r7, #4]
}
 800659a:	4618      	mov	r0, r3
 800659c:	3710      	adds	r7, #16
 800659e:	46bd      	mov	sp, r7
 80065a0:	bd80      	pop	{r7, pc}

080065a2 <findPrewSelectableItem>:

volatile ITEM_TYPE * findPrewSelectableItem(volatile ITEM_TYPE * item){
 80065a2:	b580      	push	{r7, lr}
 80065a4:	b084      	sub	sp, #16
 80065a6:	af00      	add	r7, sp, #0
 80065a8:	6078      	str	r0, [r7, #4]
	volatile ITEM_TYPE * tmp_item = item->prew_item;
 80065aa:	687b      	ldr	r3, [r7, #4]
 80065ac:	695b      	ldr	r3, [r3, #20]
 80065ae:	60fb      	str	r3, [r7, #12]
	for(; tmp_item; tmp_item = tmp_item->prew_item){
 80065b0:	e00a      	b.n	80065c8 <findPrewSelectableItem+0x26>
		if(isSelectableItem(tmp_item))
 80065b2:	68f8      	ldr	r0, [r7, #12]
 80065b4:	f7ff ffb6 	bl	8006524 <isSelectableItem>
 80065b8:	4603      	mov	r3, r0
 80065ba:	2b00      	cmp	r3, #0
 80065bc:	d001      	beq.n	80065c2 <findPrewSelectableItem+0x20>
			return tmp_item;
 80065be:	68fb      	ldr	r3, [r7, #12]
 80065c0:	e006      	b.n	80065d0 <findPrewSelectableItem+0x2e>
	for(; tmp_item; tmp_item = tmp_item->prew_item){
 80065c2:	68fb      	ldr	r3, [r7, #12]
 80065c4:	695b      	ldr	r3, [r3, #20]
 80065c6:	60fb      	str	r3, [r7, #12]
 80065c8:	68fb      	ldr	r3, [r7, #12]
 80065ca:	2b00      	cmp	r3, #0
 80065cc:	d1f1      	bne.n	80065b2 <findPrewSelectableItem+0x10>
	}
	
	return item;
 80065ce:	687b      	ldr	r3, [r7, #4]
}
 80065d0:	4618      	mov	r0, r3
 80065d2:	3710      	adds	r7, #16
 80065d4:	46bd      	mov	sp, r7
 80065d6:	bd80      	pop	{r7, pc}

080065d8 <screenSM>:

void screenSM(SCREEN_COMMAND_TYPE cmd){
 80065d8:	b580      	push	{r7, lr}
 80065da:	b082      	sub	sp, #8
 80065dc:	af00      	add	r7, sp, #0
 80065de:	4603      	mov	r3, r0
 80065e0:	71fb      	strb	r3, [r7, #7]
	if(screen_state == SELECT_ITEM){
 80065e2:	4b56      	ldr	r3, [pc, #344]	; (800673c <screenSM+0x164>)
 80065e4:	781b      	ldrb	r3, [r3, #0]
 80065e6:	b2db      	uxtb	r3, r3
 80065e8:	2b00      	cmp	r3, #0
 80065ea:	d16a      	bne.n	80066c2 <screenSM+0xea>
		if(cmd == SCR_COMM_select){
 80065ec:	79fb      	ldrb	r3, [r7, #7]
 80065ee:	2b02      	cmp	r3, #2
 80065f0:	d12e      	bne.n	8006650 <screenSM+0x78>
			if(CURRENT_ITEM->item_type == parameter){
 80065f2:	4b53      	ldr	r3, [pc, #332]	; (8006740 <screenSM+0x168>)
 80065f4:	681b      	ldr	r3, [r3, #0]
 80065f6:	791b      	ldrb	r3, [r3, #4]
 80065f8:	b2db      	uxtb	r3, r3
 80065fa:	2b00      	cmp	r3, #0
 80065fc:	d10d      	bne.n	800661a <screenSM+0x42>
				if(CURRENT_ITEM->obj->type == changeable){
 80065fe:	4b50      	ldr	r3, [pc, #320]	; (8006740 <screenSM+0x168>)
 8006600:	681b      	ldr	r3, [r3, #0]
 8006602:	689b      	ldr	r3, [r3, #8]
 8006604:	7c1b      	ldrb	r3, [r3, #16]
 8006606:	2b00      	cmp	r3, #0
 8006608:	d103      	bne.n	8006612 <screenSM+0x3a>
					screen_state = MODIFY_VALUE;
 800660a:	4b4c      	ldr	r3, [pc, #304]	; (800673c <screenSM+0x164>)
 800660c:	2201      	movs	r2, #1
 800660e:	701a      	strb	r2, [r3, #0]
 8006610:	e050      	b.n	80066b4 <screenSM+0xdc>
				}else if(CURRENT_ITEM->obj->type == notchangeable){
 8006612:	4b4b      	ldr	r3, [pc, #300]	; (8006740 <screenSM+0x168>)
 8006614:	681b      	ldr	r3, [r3, #0]
 8006616:	689b      	ldr	r3, [r3, #8]
 8006618:	e04c      	b.n	80066b4 <screenSM+0xdc>
				}
			}else if(CURRENT_ITEM->item_type == submenu){
 800661a:	4b49      	ldr	r3, [pc, #292]	; (8006740 <screenSM+0x168>)
 800661c:	681b      	ldr	r3, [r3, #0]
 800661e:	791b      	ldrb	r3, [r3, #4]
 8006620:	b2db      	uxtb	r3, r3
 8006622:	2b01      	cmp	r3, #1
 8006624:	d146      	bne.n	80066b4 <screenSM+0xdc>
				if(CURRENT_ITEM->child_window)
 8006626:	4b46      	ldr	r3, [pc, #280]	; (8006740 <screenSM+0x168>)
 8006628:	681b      	ldr	r3, [r3, #0]
 800662a:	69db      	ldr	r3, [r3, #28]
 800662c:	2b00      	cmp	r3, #0
 800662e:	d041      	beq.n	80066b4 <screenSM+0xdc>
					if(CURRENT_ITEM->child_window->firs_item_ptr){
 8006630:	4b43      	ldr	r3, [pc, #268]	; (8006740 <screenSM+0x168>)
 8006632:	681b      	ldr	r3, [r3, #0]
 8006634:	69db      	ldr	r3, [r3, #28]
 8006636:	685b      	ldr	r3, [r3, #4]
 8006638:	2b00      	cmp	r3, #0
 800663a:	d03b      	beq.n	80066b4 <screenSM+0xdc>
						CURRENT_ITEM = CURRENT_ITEM->child_window->selected_item_ptr;
 800663c:	4b40      	ldr	r3, [pc, #256]	; (8006740 <screenSM+0x168>)
 800663e:	681b      	ldr	r3, [r3, #0]
 8006640:	69db      	ldr	r3, [r3, #28]
 8006642:	689b      	ldr	r3, [r3, #8]
 8006644:	4a3e      	ldr	r2, [pc, #248]	; (8006740 <screenSM+0x168>)
 8006646:	6013      	str	r3, [r2, #0]
						screen_state = SELECT_ITEM;
 8006648:	4b3c      	ldr	r3, [pc, #240]	; (800673c <screenSM+0x164>)
 800664a:	2200      	movs	r2, #0
 800664c:	701a      	strb	r2, [r3, #0]
 800664e:	e031      	b.n	80066b4 <screenSM+0xdc>
					}				
			}
		}else if(cmd == SCR_COMM_up){
 8006650:	79fb      	ldrb	r3, [r7, #7]
 8006652:	2b00      	cmp	r3, #0
 8006654:	d108      	bne.n	8006668 <screenSM+0x90>
			CURRENT_ITEM = findPrewSelectableItem(CURRENT_ITEM);
 8006656:	4b3a      	ldr	r3, [pc, #232]	; (8006740 <screenSM+0x168>)
 8006658:	681b      	ldr	r3, [r3, #0]
 800665a:	4618      	mov	r0, r3
 800665c:	f7ff ffa1 	bl	80065a2 <findPrewSelectableItem>
 8006660:	4602      	mov	r2, r0
 8006662:	4b37      	ldr	r3, [pc, #220]	; (8006740 <screenSM+0x168>)
 8006664:	601a      	str	r2, [r3, #0]
 8006666:	e025      	b.n	80066b4 <screenSM+0xdc>
		}else if(cmd == SCR_COMM_down){
 8006668:	79fb      	ldrb	r3, [r7, #7]
 800666a:	2b01      	cmp	r3, #1
 800666c:	d108      	bne.n	8006680 <screenSM+0xa8>
			CURRENT_ITEM = findNextSelectableItem(CURRENT_ITEM);
 800666e:	4b34      	ldr	r3, [pc, #208]	; (8006740 <screenSM+0x168>)
 8006670:	681b      	ldr	r3, [r3, #0]
 8006672:	4618      	mov	r0, r3
 8006674:	f7ff ff7a 	bl	800656c <findNextSelectableItem>
 8006678:	4602      	mov	r2, r0
 800667a:	4b31      	ldr	r3, [pc, #196]	; (8006740 <screenSM+0x168>)
 800667c:	601a      	str	r2, [r3, #0]
 800667e:	e019      	b.n	80066b4 <screenSM+0xdc>
		}else if(cmd == SCR_COMM_back){
 8006680:	79fb      	ldrb	r3, [r7, #7]
 8006682:	2b03      	cmp	r3, #3
 8006684:	d116      	bne.n	80066b4 <screenSM+0xdc>
			if(CURRENT_ITEM->parent_window->parent_window){
 8006686:	4b2e      	ldr	r3, [pc, #184]	; (8006740 <screenSM+0x168>)
 8006688:	681b      	ldr	r3, [r3, #0]
 800668a:	699b      	ldr	r3, [r3, #24]
 800668c:	68db      	ldr	r3, [r3, #12]
 800668e:	2b00      	cmp	r3, #0
 8006690:	d010      	beq.n	80066b4 <screenSM+0xdc>
				if(CURRENT_ITEM->obj)
 8006692:	4b2b      	ldr	r3, [pc, #172]	; (8006740 <screenSM+0x168>)
 8006694:	681b      	ldr	r3, [r3, #0]
 8006696:	689b      	ldr	r3, [r3, #8]
 8006698:	2b00      	cmp	r3, #0
 800669a:	d004      	beq.n	80066a6 <screenSM+0xce>
					CURRENT_ITEM->obj->set();///////
 800669c:	4b28      	ldr	r3, [pc, #160]	; (8006740 <screenSM+0x168>)
 800669e:	681b      	ldr	r3, [r3, #0]
 80066a0:	689b      	ldr	r3, [r3, #8]
 80066a2:	68db      	ldr	r3, [r3, #12]
 80066a4:	4798      	blx	r3
				CURRENT_ITEM = CURRENT_ITEM->parent_window->parent_window->selected_item_ptr;
 80066a6:	4b26      	ldr	r3, [pc, #152]	; (8006740 <screenSM+0x168>)
 80066a8:	681b      	ldr	r3, [r3, #0]
 80066aa:	699b      	ldr	r3, [r3, #24]
 80066ac:	68db      	ldr	r3, [r3, #12]
 80066ae:	689b      	ldr	r3, [r3, #8]
 80066b0:	4a23      	ldr	r2, [pc, #140]	; (8006740 <screenSM+0x168>)
 80066b2:	6013      	str	r3, [r2, #0]
			}
		}else if(cmd == SCR_COMM_defoult){
		}
		CURRENT_ITEM->parent_window->selected_item_ptr = CURRENT_ITEM;
 80066b4:	4b22      	ldr	r3, [pc, #136]	; (8006740 <screenSM+0x168>)
 80066b6:	681b      	ldr	r3, [r3, #0]
 80066b8:	699b      	ldr	r3, [r3, #24]
 80066ba:	4a21      	ldr	r2, [pc, #132]	; (8006740 <screenSM+0x168>)
 80066bc:	6812      	ldr	r2, [r2, #0]
 80066be:	609a      	str	r2, [r3, #8]
		}else if(cmd == SCR_COMM_back){
			screen_state = SELECT_ITEM;
		}else if(cmd == SCR_COMM_defoult){
		}
	}
}
 80066c0:	e037      	b.n	8006732 <screenSM+0x15a>
	}else if(screen_state == MODIFY_VALUE){
 80066c2:	4b1e      	ldr	r3, [pc, #120]	; (800673c <screenSM+0x164>)
 80066c4:	781b      	ldrb	r3, [r3, #0]
 80066c6:	b2db      	uxtb	r3, r3
 80066c8:	2b01      	cmp	r3, #1
 80066ca:	d132      	bne.n	8006732 <screenSM+0x15a>
		if(cmd == SCR_COMM_select){
 80066cc:	79fb      	ldrb	r3, [r7, #7]
 80066ce:	2b02      	cmp	r3, #2
 80066d0:	d103      	bne.n	80066da <screenSM+0x102>
				screen_state = SELECT_ITEM;
 80066d2:	4b1a      	ldr	r3, [pc, #104]	; (800673c <screenSM+0x164>)
 80066d4:	2200      	movs	r2, #0
 80066d6:	701a      	strb	r2, [r3, #0]
}
 80066d8:	e02b      	b.n	8006732 <screenSM+0x15a>
		}else if(cmd == SCR_COMM_up){
 80066da:	79fb      	ldrb	r3, [r7, #7]
 80066dc:	2b00      	cmp	r3, #0
 80066de:	d10f      	bne.n	8006700 <screenSM+0x128>
			if(CURRENT_ITEM->item_type == parameter){
 80066e0:	4b17      	ldr	r3, [pc, #92]	; (8006740 <screenSM+0x168>)
 80066e2:	681b      	ldr	r3, [r3, #0]
 80066e4:	791b      	ldrb	r3, [r3, #4]
 80066e6:	b2db      	uxtb	r3, r3
 80066e8:	2b00      	cmp	r3, #0
 80066ea:	d105      	bne.n	80066f8 <screenSM+0x120>
				CURRENT_ITEM->obj->inc();
 80066ec:	4b14      	ldr	r3, [pc, #80]	; (8006740 <screenSM+0x168>)
 80066ee:	681b      	ldr	r3, [r3, #0]
 80066f0:	689b      	ldr	r3, [r3, #8]
 80066f2:	685b      	ldr	r3, [r3, #4]
 80066f4:	4798      	blx	r3
}
 80066f6:	e01c      	b.n	8006732 <screenSM+0x15a>
			}else if(CURRENT_ITEM->item_type == submenu){
 80066f8:	4b11      	ldr	r3, [pc, #68]	; (8006740 <screenSM+0x168>)
 80066fa:	681b      	ldr	r3, [r3, #0]
 80066fc:	791b      	ldrb	r3, [r3, #4]
}
 80066fe:	e018      	b.n	8006732 <screenSM+0x15a>
		}else if(cmd == SCR_COMM_down){
 8006700:	79fb      	ldrb	r3, [r7, #7]
 8006702:	2b01      	cmp	r3, #1
 8006704:	d10f      	bne.n	8006726 <screenSM+0x14e>
			if(CURRENT_ITEM->item_type == parameter){
 8006706:	4b0e      	ldr	r3, [pc, #56]	; (8006740 <screenSM+0x168>)
 8006708:	681b      	ldr	r3, [r3, #0]
 800670a:	791b      	ldrb	r3, [r3, #4]
 800670c:	b2db      	uxtb	r3, r3
 800670e:	2b00      	cmp	r3, #0
 8006710:	d105      	bne.n	800671e <screenSM+0x146>
				CURRENT_ITEM->obj->dec();
 8006712:	4b0b      	ldr	r3, [pc, #44]	; (8006740 <screenSM+0x168>)
 8006714:	681b      	ldr	r3, [r3, #0]
 8006716:	689b      	ldr	r3, [r3, #8]
 8006718:	681b      	ldr	r3, [r3, #0]
 800671a:	4798      	blx	r3
}
 800671c:	e009      	b.n	8006732 <screenSM+0x15a>
			}else if(CURRENT_ITEM->item_type == submenu){
 800671e:	4b08      	ldr	r3, [pc, #32]	; (8006740 <screenSM+0x168>)
 8006720:	681b      	ldr	r3, [r3, #0]
 8006722:	791b      	ldrb	r3, [r3, #4]
}
 8006724:	e005      	b.n	8006732 <screenSM+0x15a>
		}else if(cmd == SCR_COMM_back){
 8006726:	79fb      	ldrb	r3, [r7, #7]
 8006728:	2b03      	cmp	r3, #3
 800672a:	d102      	bne.n	8006732 <screenSM+0x15a>
			screen_state = SELECT_ITEM;
 800672c:	4b03      	ldr	r3, [pc, #12]	; (800673c <screenSM+0x164>)
 800672e:	2200      	movs	r2, #0
 8006730:	701a      	strb	r2, [r3, #0]
}
 8006732:	bf00      	nop
 8006734:	3708      	adds	r7, #8
 8006736:	46bd      	mov	sp, r7
 8006738:	bd80      	pop	{r7, pc}
 800673a:	bf00      	nop
 800673c:	2000126c 	.word	0x2000126c
 8006740:	20001278 	.word	0x20001278

08006744 <pushValueToBuffer>:

volatile char line_to_uart_send[USART_BUFF_SIZE] = "Hello uart!";
volatile uint16_t log_buf_send_cnt = LOG_BUFFER_SIZE;
volatile uint16_t curr_send_cnt = LOG_BUFFER_SIZE;

void pushValueToBuffer(LogTermStruct value){
 8006744:	b490      	push	{r4, r7}
 8006746:	b084      	sub	sp, #16
 8006748:	af00      	add	r7, sp, #0
 800674a:	463c      	mov	r4, r7
 800674c:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
	if(log_array_index>=LOG_BUFFER_SIZE/2){
 8006750:	4b18      	ldr	r3, [pc, #96]	; (80067b4 <pushValueToBuffer+0x70>)
 8006752:	681b      	ldr	r3, [r3, #0]
 8006754:	f5b3 7fe1 	cmp.w	r3, #450	; 0x1c2
 8006758:	d30e      	bcc.n	8006778 <pushValueToBuffer+0x34>
		log_array_index = 0;
 800675a:	4b16      	ldr	r3, [pc, #88]	; (80067b4 <pushValueToBuffer+0x70>)
 800675c:	2200      	movs	r2, #0
 800675e:	601a      	str	r2, [r3, #0]
		if(log_array_ptr == 0)
 8006760:	4b15      	ldr	r3, [pc, #84]	; (80067b8 <pushValueToBuffer+0x74>)
 8006762:	781b      	ldrb	r3, [r3, #0]
 8006764:	b2db      	uxtb	r3, r3
 8006766:	2b00      	cmp	r3, #0
 8006768:	d103      	bne.n	8006772 <pushValueToBuffer+0x2e>
			log_array_ptr =1;
 800676a:	4b13      	ldr	r3, [pc, #76]	; (80067b8 <pushValueToBuffer+0x74>)
 800676c:	2201      	movs	r2, #1
 800676e:	701a      	strb	r2, [r3, #0]
 8006770:	e002      	b.n	8006778 <pushValueToBuffer+0x34>
		else
			log_array_ptr = 0;
 8006772:	4b11      	ldr	r3, [pc, #68]	; (80067b8 <pushValueToBuffer+0x74>)
 8006774:	2200      	movs	r2, #0
 8006776:	701a      	strb	r2, [r3, #0]
	}
	log_array[log_array_ptr][log_array_index] = value;
 8006778:	4b0f      	ldr	r3, [pc, #60]	; (80067b8 <pushValueToBuffer+0x74>)
 800677a:	781b      	ldrb	r3, [r3, #0]
 800677c:	b2db      	uxtb	r3, r3
 800677e:	4618      	mov	r0, r3
 8006780:	4b0c      	ldr	r3, [pc, #48]	; (80067b4 <pushValueToBuffer+0x70>)
 8006782:	681b      	ldr	r3, [r3, #0]
 8006784:	490d      	ldr	r1, [pc, #52]	; (80067bc <pushValueToBuffer+0x78>)
 8006786:	f44f 72e1 	mov.w	r2, #450	; 0x1c2
 800678a:	fb02 f200 	mul.w	r2, r2, r0
 800678e:	4413      	add	r3, r2
 8006790:	011b      	lsls	r3, r3, #4
 8006792:	440b      	add	r3, r1
 8006794:	461c      	mov	r4, r3
 8006796:	463b      	mov	r3, r7
 8006798:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 800679a:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
	

	log_array_index++;
 800679e:	4b05      	ldr	r3, [pc, #20]	; (80067b4 <pushValueToBuffer+0x70>)
 80067a0:	681b      	ldr	r3, [r3, #0]
 80067a2:	3301      	adds	r3, #1
 80067a4:	4a03      	ldr	r2, [pc, #12]	; (80067b4 <pushValueToBuffer+0x70>)
 80067a6:	6013      	str	r3, [r2, #0]
}
 80067a8:	bf00      	nop
 80067aa:	3710      	adds	r7, #16
 80067ac:	46bd      	mov	sp, r7
 80067ae:	bc90      	pop	{r4, r7}
 80067b0:	4770      	bx	lr
 80067b2:	bf00      	nop
 80067b4:	20004abc 	.word	0x20004abc
 80067b8:	20004ac0 	.word	0x20004ac0
 80067bc:	2000127c 	.word	0x2000127c

080067c0 <initLog>:

void initLog(void){
 80067c0:	b4f0      	push	{r4, r5, r6, r7}
 80067c2:	b08a      	sub	sp, #40	; 0x28
 80067c4:	af00      	add	r7, sp, #0
	log_buf_send_cnt = LOG_BUFFER_SIZE+1;
 80067c6:	4b21      	ldr	r3, [pc, #132]	; (800684c <initLog+0x8c>)
 80067c8:	f240 3285 	movw	r2, #901	; 0x385
 80067cc:	801a      	strh	r2, [r3, #0]
	curr_send_cnt = LOG_BUFFER_SIZE+1;
 80067ce:	4b20      	ldr	r3, [pc, #128]	; (8006850 <initLog+0x90>)
 80067d0:	f240 3285 	movw	r2, #901	; 0x385
 80067d4:	801a      	strh	r2, [r3, #0]

	log_array_ptr = 0;
 80067d6:	4b1f      	ldr	r3, [pc, #124]	; (8006854 <initLog+0x94>)
 80067d8:	2200      	movs	r2, #0
 80067da:	701a      	strb	r2, [r3, #0]
	log_array_index = 0;
 80067dc:	4b1e      	ldr	r3, [pc, #120]	; (8006858 <initLog+0x98>)
 80067de:	2200      	movs	r2, #0
 80067e0:	601a      	str	r2, [r3, #0]
	LogTermStruct value;
	value.regulation_cmd = 0;
 80067e2:	2300      	movs	r3, #0
 80067e4:	60bb      	str	r3, [r7, #8]
	value.tension = 0;
 80067e6:	f04f 0300 	mov.w	r3, #0
 80067ea:	60fb      	str	r3, [r7, #12]
	value.time_stamp = 0;
 80067ec:	2300      	movs	r3, #0
 80067ee:	607b      	str	r3, [r7, #4]

	value.cycle_cnt = 0;
 80067f0:	2300      	movs	r3, #0
 80067f2:	613b      	str	r3, [r7, #16]

	uint16_t i;
	for(i=0; i<LOG_BUFFER_SIZE/2; i++){
 80067f4:	2300      	movs	r3, #0
 80067f6:	84fb      	strh	r3, [r7, #38]	; 0x26
 80067f8:	e01e      	b.n	8006838 <initLog+0x78>
			log_array[1][i] = log_array[0][i] = value;
 80067fa:	8cfd      	ldrh	r5, [r7, #38]	; 0x26
 80067fc:	8cfe      	ldrh	r6, [r7, #38]	; 0x26
 80067fe:	f107 0414 	add.w	r4, r7, #20
 8006802:	1d3b      	adds	r3, r7, #4
 8006804:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8006806:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
 800680a:	4a14      	ldr	r2, [pc, #80]	; (800685c <initLog+0x9c>)
 800680c:	0133      	lsls	r3, r6, #4
 800680e:	4413      	add	r3, r2
 8006810:	461c      	mov	r4, r3
 8006812:	f107 0314 	add.w	r3, r7, #20
 8006816:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8006818:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
 800681c:	4a0f      	ldr	r2, [pc, #60]	; (800685c <initLog+0x9c>)
 800681e:	f505 73e1 	add.w	r3, r5, #450	; 0x1c2
 8006822:	011b      	lsls	r3, r3, #4
 8006824:	4413      	add	r3, r2
 8006826:	461c      	mov	r4, r3
 8006828:	f107 0314 	add.w	r3, r7, #20
 800682c:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 800682e:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
	for(i=0; i<LOG_BUFFER_SIZE/2; i++){
 8006832:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 8006834:	3301      	adds	r3, #1
 8006836:	84fb      	strh	r3, [r7, #38]	; 0x26
 8006838:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 800683a:	f5b3 7fe1 	cmp.w	r3, #450	; 0x1c2
 800683e:	d3dc      	bcc.n	80067fa <initLog+0x3a>
	}
}
 8006840:	bf00      	nop
 8006842:	3728      	adds	r7, #40	; 0x28
 8006844:	46bd      	mov	sp, r7
 8006846:	bcf0      	pop	{r4, r5, r6, r7}
 8006848:	4770      	bx	lr
 800684a:	bf00      	nop
 800684c:	200000d4 	.word	0x200000d4
 8006850:	200000d6 	.word	0x200000d6
 8006854:	20004ac0 	.word	0x20004ac0
 8006858:	20004abc 	.word	0x20004abc
 800685c:	2000127c 	.word	0x2000127c

08006860 <getValueFromBuffer>:
	log_array_index--;
	return log_array[log_array_ptr][log_array_index];
}
	

LogTermStruct getValueFromBuffer(void){
 8006860:	b490      	push	{r4, r7}
 8006862:	b082      	sub	sp, #8
 8006864:	af00      	add	r7, sp, #0
 8006866:	6078      	str	r0, [r7, #4]
	if(log_array_index>=LOG_BUFFER_SIZE/2){
 8006868:	4b17      	ldr	r3, [pc, #92]	; (80068c8 <getValueFromBuffer+0x68>)
 800686a:	681b      	ldr	r3, [r3, #0]
 800686c:	f5b3 7fe1 	cmp.w	r3, #450	; 0x1c2
 8006870:	d30e      	bcc.n	8006890 <getValueFromBuffer+0x30>
		log_array_index = 0;
 8006872:	4b15      	ldr	r3, [pc, #84]	; (80068c8 <getValueFromBuffer+0x68>)
 8006874:	2200      	movs	r2, #0
 8006876:	601a      	str	r2, [r3, #0]
		if(log_array_ptr == 0)
 8006878:	4b14      	ldr	r3, [pc, #80]	; (80068cc <getValueFromBuffer+0x6c>)
 800687a:	781b      	ldrb	r3, [r3, #0]
 800687c:	b2db      	uxtb	r3, r3
 800687e:	2b00      	cmp	r3, #0
 8006880:	d103      	bne.n	800688a <getValueFromBuffer+0x2a>
			log_array_ptr = 1;
 8006882:	4b12      	ldr	r3, [pc, #72]	; (80068cc <getValueFromBuffer+0x6c>)
 8006884:	2201      	movs	r2, #1
 8006886:	701a      	strb	r2, [r3, #0]
 8006888:	e002      	b.n	8006890 <getValueFromBuffer+0x30>
		else
			log_array_ptr = 0;
 800688a:	4b10      	ldr	r3, [pc, #64]	; (80068cc <getValueFromBuffer+0x6c>)
 800688c:	2200      	movs	r2, #0
 800688e:	701a      	strb	r2, [r3, #0]
	}

	return log_array[log_array_ptr][log_array_index++];
 8006890:	4b0e      	ldr	r3, [pc, #56]	; (80068cc <getValueFromBuffer+0x6c>)
 8006892:	781b      	ldrb	r3, [r3, #0]
 8006894:	b2db      	uxtb	r3, r3
 8006896:	461c      	mov	r4, r3
 8006898:	4b0b      	ldr	r3, [pc, #44]	; (80068c8 <getValueFromBuffer+0x68>)
 800689a:	681b      	ldr	r3, [r3, #0]
 800689c:	1c5a      	adds	r2, r3, #1
 800689e:	490a      	ldr	r1, [pc, #40]	; (80068c8 <getValueFromBuffer+0x68>)
 80068a0:	600a      	str	r2, [r1, #0]
 80068a2:	6878      	ldr	r0, [r7, #4]
 80068a4:	490a      	ldr	r1, [pc, #40]	; (80068d0 <getValueFromBuffer+0x70>)
 80068a6:	f44f 72e1 	mov.w	r2, #450	; 0x1c2
 80068aa:	fb02 f204 	mul.w	r2, r2, r4
 80068ae:	4413      	add	r3, r2
 80068b0:	011b      	lsls	r3, r3, #4
 80068b2:	440b      	add	r3, r1
 80068b4:	4604      	mov	r4, r0
 80068b6:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 80068b8:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}

}
 80068bc:	6878      	ldr	r0, [r7, #4]
 80068be:	3708      	adds	r7, #8
 80068c0:	46bd      	mov	sp, r7
 80068c2:	bc90      	pop	{r4, r7}
 80068c4:	4770      	bx	lr
 80068c6:	bf00      	nop
 80068c8:	20004abc 	.word	0x20004abc
 80068cc:	20004ac0 	.word	0x20004ac0
 80068d0:	2000127c 	.word	0x2000127c

080068d4 <LogTermToStr>:


void LogTermToStr(LogTermStruct * term, char * str){
 80068d4:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 80068d8:	b08f      	sub	sp, #60	; 0x3c
 80068da:	af08      	add	r7, sp, #32
 80068dc:	60f8      	str	r0, [r7, #12]
 80068de:	60b9      	str	r1, [r7, #8]

	RTC_Type RTC_DateTime;
	RTC_GetDateTime(term->time_stamp, &RTC_DateTime);
 80068e0:	68fb      	ldr	r3, [r7, #12]
 80068e2:	681b      	ldr	r3, [r3, #0]
 80068e4:	f107 0210 	add.w	r2, r7, #16
 80068e8:	4611      	mov	r1, r2
 80068ea:	4618      	mov	r0, r3
 80068ec:	f7fc feae 	bl	800364c <RTC_GetDateTime>
//	sprintf(str, "%02d.%02d.%04d_%02d.%02d.%02d - time | %lf - tension | %li - cmd || %i - test\n", (uint8_t)0, (uint8_t)0, (uint16_t)0, (uint8_t)0, (uint8_t)0, (uint8_t)0, (float)0, (int32_t)0, (int32_t) 0);
	
//	sprintf(str, "%02d.%02d.%04d_%02d.%02d.%02d - time | %i - tension | %i - cmd || %i - test\n", (int)0, (int)0, (int)0, (int)0, (int)0, (int)0, (int)((float)1.3*100),  (int)0, (int) 0);

	  sprintf(str, "%02d.%02d.%04d_%02d.%02d.%02d - time | %5i - tension | %4i - cmd | %8i - cycles\n",
									RTC_DateTime.RTC_date, 
 80068f0:	7cfb      	ldrb	r3, [r7, #19]
	  sprintf(str, "%02d.%02d.%04d_%02d.%02d.%02d - time | %5i - tension | %4i - cmd | %8i - cycles\n",
 80068f2:	4698      	mov	r8, r3
												RTC_DateTime.RTC_month, 
 80068f4:	7d7b      	ldrb	r3, [r7, #21]
	  sprintf(str, "%02d.%02d.%04d_%02d.%02d.%02d - time | %5i - tension | %4i - cmd | %8i - cycles\n",
 80068f6:	4699      	mov	r9, r3
														RTC_DateTime.RTC_year, 
 80068f8:	8afb      	ldrh	r3, [r7, #22]
	  sprintf(str, "%02d.%02d.%04d_%02d.%02d.%02d - time | %5i - tension | %4i - cmd | %8i - cycles\n",
 80068fa:	461c      	mov	r4, r3
																	RTC_DateTime.RTC_hours, 
 80068fc:	7c3b      	ldrb	r3, [r7, #16]
	  sprintf(str, "%02d.%02d.%04d_%02d.%02d.%02d - time | %5i - tension | %4i - cmd | %8i - cycles\n",
 80068fe:	461d      	mov	r5, r3
																				RTC_DateTime.RTC_minutes, 
 8006900:	7c7b      	ldrb	r3, [r7, #17]
	  sprintf(str, "%02d.%02d.%04d_%02d.%02d.%02d - time | %5i - tension | %4i - cmd | %8i - cycles\n",
 8006902:	461e      	mov	r6, r3
																							RTC_DateTime.RTC_seconds, 
 8006904:	7cbb      	ldrb	r3, [r7, #18]
	  sprintf(str, "%02d.%02d.%04d_%02d.%02d.%02d - time | %5i - tension | %4i - cmd | %8i - cycles\n",
 8006906:	607b      	str	r3, [r7, #4]
																													(int)(term->tension*100), 
 8006908:	68fb      	ldr	r3, [r7, #12]
 800690a:	689b      	ldr	r3, [r3, #8]
 800690c:	490f      	ldr	r1, [pc, #60]	; (800694c <LogTermToStr+0x78>)
 800690e:	4618      	mov	r0, r3
 8006910:	f7fa fa62 	bl	8000dd8 <__aeabi_fmul>
 8006914:	4603      	mov	r3, r0
	  sprintf(str, "%02d.%02d.%04d_%02d.%02d.%02d - time | %5i - tension | %4i - cmd | %8i - cycles\n",
 8006916:	4618      	mov	r0, r3
 8006918:	f7fa fc24 	bl	8001164 <__aeabi_f2iz>
 800691c:	4601      	mov	r1, r0
																																					(int)term->regulation_cmd, (int)term->cycle_cnt);
 800691e:	68fb      	ldr	r3, [r7, #12]
 8006920:	685b      	ldr	r3, [r3, #4]
 8006922:	68fa      	ldr	r2, [r7, #12]
 8006924:	68d2      	ldr	r2, [r2, #12]
	  sprintf(str, "%02d.%02d.%04d_%02d.%02d.%02d - time | %5i - tension | %4i - cmd | %8i - cycles\n",
 8006926:	9206      	str	r2, [sp, #24]
 8006928:	9305      	str	r3, [sp, #20]
 800692a:	9104      	str	r1, [sp, #16]
 800692c:	687b      	ldr	r3, [r7, #4]
 800692e:	9303      	str	r3, [sp, #12]
 8006930:	9602      	str	r6, [sp, #8]
 8006932:	9501      	str	r5, [sp, #4]
 8006934:	9400      	str	r4, [sp, #0]
 8006936:	464b      	mov	r3, r9
 8006938:	4642      	mov	r2, r8
 800693a:	4905      	ldr	r1, [pc, #20]	; (8006950 <LogTermToStr+0x7c>)
 800693c:	68b8      	ldr	r0, [r7, #8]
 800693e:	f001 fdcd 	bl	80084dc <siprintf>
//  sprintf(str, "%02d.%02d.%04d_%02d.%02d.%02d - time | %i - ptr | %i - index\n", RTC_DateTime.RTC_date, RTC_DateTime.RTC_month, RTC_DateTime.RTC_year, RTC_DateTime.RTC_hours, RTC_DateTime.RTC_minutes, RTC_DateTime.RTC_seconds, term->ptr, term->index);

}
 8006942:	bf00      	nop
 8006944:	371c      	adds	r7, #28
 8006946:	46bd      	mov	sp, r7
 8006948:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800694c:	42c80000 	.word	0x42c80000
 8006950:	0800a08c 	.word	0x0800a08c

08006954 <mainSMInit>:
volatile MAIN_SM_ENUM_TYPE CURRENT_REG_MODE = NO_REG;

volatile PULS_MODE_STRUCT mode_puls_struct;
volatile LAZY_PID_MODE_STRUCT mode_lazy_pid_struct; 

void mainSMInit(void){
 8006954:	b480      	push	{r7}
 8006956:	af00      	add	r7, sp, #0
	mode_puls_struct.mode_puls_from_value.current = 20;
 8006958:	4b0e      	ldr	r3, [pc, #56]	; (8006994 <mainSMInit+0x40>)
 800695a:	2214      	movs	r2, #20
 800695c:	601a      	str	r2, [r3, #0]
	mode_puls_struct.mode_puls_to_value.current = 90;
 800695e:	4b0d      	ldr	r3, [pc, #52]	; (8006994 <mainSMInit+0x40>)
 8006960:	225a      	movs	r2, #90	; 0x5a
 8006962:	609a      	str	r2, [r3, #8]
	mode_puls_struct.mode_puls_period_value.current = 20;
 8006964:	4b0b      	ldr	r3, [pc, #44]	; (8006994 <mainSMInit+0x40>)
 8006966:	2214      	movs	r2, #20
 8006968:	611a      	str	r2, [r3, #16]
	mode_puls_struct.time = 0;
 800696a:	4b0a      	ldr	r3, [pc, #40]	; (8006994 <mainSMInit+0x40>)
 800696c:	2200      	movs	r2, #0
 800696e:	619a      	str	r2, [r3, #24]
	
	mode_lazy_pid_struct.mode_lazy_pid_value.current = 10400;
 8006970:	4b09      	ldr	r3, [pc, #36]	; (8006998 <mainSMInit+0x44>)
 8006972:	f642 02a0 	movw	r2, #10400	; 0x28a0
 8006976:	601a      	str	r2, [r3, #0]
	mode_lazy_pid_struct.mode_lazy_pid_period.current = 5;
 8006978:	4b07      	ldr	r3, [pc, #28]	; (8006998 <mainSMInit+0x44>)
 800697a:	2205      	movs	r2, #5
 800697c:	609a      	str	r2, [r3, #8]
	mode_lazy_pid_struct.mode_lazy_pid_err.current = 10;
 800697e:	4b06      	ldr	r3, [pc, #24]	; (8006998 <mainSMInit+0x44>)
 8006980:	220a      	movs	r2, #10
 8006982:	611a      	str	r2, [r3, #16]
	mode_lazy_pid_struct.time = 0;
 8006984:	4b04      	ldr	r3, [pc, #16]	; (8006998 <mainSMInit+0x44>)
 8006986:	2200      	movs	r2, #0
 8006988:	619a      	str	r2, [r3, #24]
	
}
 800698a:	bf00      	nop
 800698c:	46bd      	mov	sp, r7
 800698e:	bc80      	pop	{r7}
 8006990:	4770      	bx	lr
 8006992:	bf00      	nop
 8006994:	20004ae4 	.word	0x20004ae4
 8006998:	20004ac4 	.word	0x20004ac4

0800699c <pulsModeWork>:


void pulsModeWork(void){ //every 1ms must calls
 800699c:	b480      	push	{r7}
 800699e:	b085      	sub	sp, #20
 80069a0:	af00      	add	r7, sp, #0
	if(CURRENT_REG_MODE != PULS_REG){
 80069a2:	4b29      	ldr	r3, [pc, #164]	; (8006a48 <pulsModeWork+0xac>)
 80069a4:	781b      	ldrb	r3, [r3, #0]
 80069a6:	b2db      	uxtb	r3, r3
 80069a8:	2b03      	cmp	r3, #3
 80069aa:	d148      	bne.n	8006a3e <pulsModeWork+0xa2>
		return;
	}
	static uint32_t time = 0;
	uint32_t to_v = mode_puls_struct.mode_puls_to_value.current;
 80069ac:	4b27      	ldr	r3, [pc, #156]	; (8006a4c <pulsModeWork+0xb0>)
 80069ae:	689b      	ldr	r3, [r3, #8]
 80069b0:	60fb      	str	r3, [r7, #12]
	uint32_t from_v = mode_puls_struct.mode_puls_from_value.current;
 80069b2:	4b26      	ldr	r3, [pc, #152]	; (8006a4c <pulsModeWork+0xb0>)
 80069b4:	681b      	ldr	r3, [r3, #0]
 80069b6:	60bb      	str	r3, [r7, #8]
	uint32_t per_v = mode_puls_struct.mode_puls_period_value.current*1000;
 80069b8:	4b24      	ldr	r3, [pc, #144]	; (8006a4c <pulsModeWork+0xb0>)
 80069ba:	691b      	ldr	r3, [r3, #16]
 80069bc:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 80069c0:	fb02 f303 	mul.w	r3, r2, r3
 80069c4:	607b      	str	r3, [r7, #4]
	time++;
 80069c6:	4b22      	ldr	r3, [pc, #136]	; (8006a50 <pulsModeWork+0xb4>)
 80069c8:	681b      	ldr	r3, [r3, #0]
 80069ca:	3301      	adds	r3, #1
 80069cc:	4a20      	ldr	r2, [pc, #128]	; (8006a50 <pulsModeWork+0xb4>)
 80069ce:	6013      	str	r3, [r2, #0]
	if(time > per_v)
 80069d0:	4b1f      	ldr	r3, [pc, #124]	; (8006a50 <pulsModeWork+0xb4>)
 80069d2:	681a      	ldr	r2, [r3, #0]
 80069d4:	687b      	ldr	r3, [r7, #4]
 80069d6:	429a      	cmp	r2, r3
 80069d8:	d902      	bls.n	80069e0 <pulsModeWork+0x44>
		time = 0;
 80069da:	4b1d      	ldr	r3, [pc, #116]	; (8006a50 <pulsModeWork+0xb4>)
 80069dc:	2200      	movs	r2, #0
 80069de:	601a      	str	r2, [r3, #0]
	if(time <= per_v/2 ){
 80069e0:	687b      	ldr	r3, [r7, #4]
 80069e2:	085a      	lsrs	r2, r3, #1
 80069e4:	4b1a      	ldr	r3, [pc, #104]	; (8006a50 <pulsModeWork+0xb4>)
 80069e6:	681b      	ldr	r3, [r3, #0]
 80069e8:	429a      	cmp	r2, r3
 80069ea:	d312      	bcc.n	8006a12 <pulsModeWork+0x76>
		rope_tention_target = 100 * (from_v + ( ( to_v - from_v ) * time ) / (per_v/2));
 80069ec:	68fa      	ldr	r2, [r7, #12]
 80069ee:	68bb      	ldr	r3, [r7, #8]
 80069f0:	1ad3      	subs	r3, r2, r3
 80069f2:	4a17      	ldr	r2, [pc, #92]	; (8006a50 <pulsModeWork+0xb4>)
 80069f4:	6812      	ldr	r2, [r2, #0]
 80069f6:	fb02 f203 	mul.w	r2, r2, r3
 80069fa:	687b      	ldr	r3, [r7, #4]
 80069fc:	085b      	lsrs	r3, r3, #1
 80069fe:	fbb2 f2f3 	udiv	r2, r2, r3
 8006a02:	68bb      	ldr	r3, [r7, #8]
 8006a04:	4413      	add	r3, r2
 8006a06:	2264      	movs	r2, #100	; 0x64
 8006a08:	fb02 f303 	mul.w	r3, r2, r3
 8006a0c:	4a11      	ldr	r2, [pc, #68]	; (8006a54 <pulsModeWork+0xb8>)
 8006a0e:	6013      	str	r3, [r2, #0]
 8006a10:	e016      	b.n	8006a40 <pulsModeWork+0xa4>
	}else{
		rope_tention_target = 100 * (to_v - ( ( to_v - from_v ) * ( time - (per_v/2) ) ) / (per_v/2));
 8006a12:	68fa      	ldr	r2, [r7, #12]
 8006a14:	68bb      	ldr	r3, [r7, #8]
 8006a16:	1ad3      	subs	r3, r2, r3
 8006a18:	4a0d      	ldr	r2, [pc, #52]	; (8006a50 <pulsModeWork+0xb4>)
 8006a1a:	6811      	ldr	r1, [r2, #0]
 8006a1c:	687a      	ldr	r2, [r7, #4]
 8006a1e:	0852      	lsrs	r2, r2, #1
 8006a20:	1a8a      	subs	r2, r1, r2
 8006a22:	fb02 f203 	mul.w	r2, r2, r3
 8006a26:	687b      	ldr	r3, [r7, #4]
 8006a28:	085b      	lsrs	r3, r3, #1
 8006a2a:	fbb2 f3f3 	udiv	r3, r2, r3
 8006a2e:	68fa      	ldr	r2, [r7, #12]
 8006a30:	1ad3      	subs	r3, r2, r3
 8006a32:	2264      	movs	r2, #100	; 0x64
 8006a34:	fb02 f303 	mul.w	r3, r2, r3
 8006a38:	4a06      	ldr	r2, [pc, #24]	; (8006a54 <pulsModeWork+0xb8>)
 8006a3a:	6013      	str	r3, [r2, #0]
 8006a3c:	e000      	b.n	8006a40 <pulsModeWork+0xa4>
		return;
 8006a3e:	bf00      	nop
	}
}
 8006a40:	3714      	adds	r7, #20
 8006a42:	46bd      	mov	sp, r7
 8006a44:	bc80      	pop	{r7}
 8006a46:	4770      	bx	lr
 8006a48:	20000d91 	.word	0x20000d91
 8006a4c:	20004ae4 	.word	0x20004ae4
 8006a50:	20000d94 	.word	0x20000d94
 8006a54:	20000130 	.word	0x20000130

08006a58 <isRegulatingLazyPidMode>:


uint8_t isRegulatingLazyPidMode(void){
 8006a58:	b480      	push	{r7}
 8006a5a:	b083      	sub	sp, #12
 8006a5c:	af00      	add	r7, sp, #0
	int32_t pid_err = rope_tension_error;
 8006a5e:	4b10      	ldr	r3, [pc, #64]	; (8006aa0 <isRegulatingLazyPidMode+0x48>)
 8006a60:	681b      	ldr	r3, [r3, #0]
 8006a62:	607b      	str	r3, [r7, #4]
	if(pid_err < 0)
 8006a64:	687b      	ldr	r3, [r7, #4]
 8006a66:	2b00      	cmp	r3, #0
 8006a68:	da02      	bge.n	8006a70 <isRegulatingLazyPidMode+0x18>
		pid_err = -pid_err;
 8006a6a:	687b      	ldr	r3, [r7, #4]
 8006a6c:	425b      	negs	r3, r3
 8006a6e:	607b      	str	r3, [r7, #4]
	if(mode_lazy_pid_struct.no_reg) //      
 8006a70:	4b0c      	ldr	r3, [pc, #48]	; (8006aa4 <isRegulatingLazyPidMode+0x4c>)
 8006a72:	69db      	ldr	r3, [r3, #28]
 8006a74:	2b00      	cmp	r3, #0
 8006a76:	d001      	beq.n	8006a7c <isRegulatingLazyPidMode+0x24>
		return 0;
 8006a78:	2300      	movs	r3, #0
 8006a7a:	e00c      	b.n	8006a96 <isRegulatingLazyPidMode+0x3e>
	else{
		if(pid_err < mode_lazy_pid_struct.mode_lazy_pid_err.current * 100/2){//     
 8006a7c:	4b09      	ldr	r3, [pc, #36]	; (8006aa4 <isRegulatingLazyPidMode+0x4c>)
 8006a7e:	691b      	ldr	r3, [r3, #16]
 8006a80:	2264      	movs	r2, #100	; 0x64
 8006a82:	fb02 f303 	mul.w	r3, r2, r3
 8006a86:	085a      	lsrs	r2, r3, #1
 8006a88:	687b      	ldr	r3, [r7, #4]
 8006a8a:	429a      	cmp	r2, r3
 8006a8c:	d902      	bls.n	8006a94 <isRegulatingLazyPidMode+0x3c>
			mode_lazy_pid_struct.no_reg = 1; // 
 8006a8e:	4b05      	ldr	r3, [pc, #20]	; (8006aa4 <isRegulatingLazyPidMode+0x4c>)
 8006a90:	2201      	movs	r2, #1
 8006a92:	61da      	str	r2, [r3, #28]
		}
		return 1;
 8006a94:	2301      	movs	r3, #1
	}
}
 8006a96:	4618      	mov	r0, r3
 8006a98:	370c      	adds	r7, #12
 8006a9a:	46bd      	mov	sp, r7
 8006a9c:	bc80      	pop	{r7}
 8006a9e:	4770      	bx	lr
 8006aa0:	20000ddc 	.word	0x20000ddc
 8006aa4:	20004ac4 	.word	0x20004ac4

08006aa8 <lazyPIDModeWork>:

void lazyPIDModeWork(void){ //every 1ms must calls
 8006aa8:	b480      	push	{r7}
 8006aaa:	af00      	add	r7, sp, #0
	if(CURRENT_REG_MODE != LAZY_PID_REG){
 8006aac:	4b36      	ldr	r3, [pc, #216]	; (8006b88 <lazyPIDModeWork+0xe0>)
 8006aae:	781b      	ldrb	r3, [r3, #0]
 8006ab0:	b2db      	uxtb	r3, r3
 8006ab2:	2b02      	cmp	r3, #2
 8006ab4:	d163      	bne.n	8006b7e <lazyPIDModeWork+0xd6>
		return;
	}
	rope_tention_target = mode_lazy_pid_struct.mode_lazy_pid_value.current;
 8006ab6:	4b35      	ldr	r3, [pc, #212]	; (8006b8c <lazyPIDModeWork+0xe4>)
 8006ab8:	681b      	ldr	r3, [r3, #0]
 8006aba:	4a35      	ldr	r2, [pc, #212]	; (8006b90 <lazyPIDModeWork+0xe8>)
 8006abc:	6013      	str	r3, [r2, #0]
	mode_lazy_pid_struct.time++;
 8006abe:	4b33      	ldr	r3, [pc, #204]	; (8006b8c <lazyPIDModeWork+0xe4>)
 8006ac0:	699b      	ldr	r3, [r3, #24]
 8006ac2:	3301      	adds	r3, #1
 8006ac4:	4a31      	ldr	r2, [pc, #196]	; (8006b8c <lazyPIDModeWork+0xe4>)
 8006ac6:	6193      	str	r3, [r2, #24]
	static int32_t avg_err= 0;
	avg_err += rope_tension_error;
 8006ac8:	4b32      	ldr	r3, [pc, #200]	; (8006b94 <lazyPIDModeWork+0xec>)
 8006aca:	681a      	ldr	r2, [r3, #0]
 8006acc:	4b32      	ldr	r3, [pc, #200]	; (8006b98 <lazyPIDModeWork+0xf0>)
 8006ace:	681b      	ldr	r3, [r3, #0]
 8006ad0:	4413      	add	r3, r2
 8006ad2:	4a31      	ldr	r2, [pc, #196]	; (8006b98 <lazyPIDModeWork+0xf0>)
 8006ad4:	6013      	str	r3, [r2, #0]
	if(avg_err > 0x40000000){ //  
 8006ad6:	4b30      	ldr	r3, [pc, #192]	; (8006b98 <lazyPIDModeWork+0xf0>)
 8006ad8:	681b      	ldr	r3, [r3, #0]
 8006ada:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8006ade:	dd05      	ble.n	8006aec <lazyPIDModeWork+0x44>
		mode_lazy_pid_struct.no_reg = 0;
 8006ae0:	4b2a      	ldr	r3, [pc, #168]	; (8006b8c <lazyPIDModeWork+0xe4>)
 8006ae2:	2200      	movs	r2, #0
 8006ae4:	61da      	str	r2, [r3, #28]
		mode_lazy_pid_struct.time = 0;
 8006ae6:	4b29      	ldr	r3, [pc, #164]	; (8006b8c <lazyPIDModeWork+0xe4>)
 8006ae8:	2200      	movs	r2, #0
 8006aea:	619a      	str	r2, [r3, #24]
	}
	if(mode_lazy_pid_struct.time >= mode_lazy_pid_struct.mode_lazy_pid_period.current * 1000){
 8006aec:	4b27      	ldr	r3, [pc, #156]	; (8006b8c <lazyPIDModeWork+0xe4>)
 8006aee:	699a      	ldr	r2, [r3, #24]
 8006af0:	4b26      	ldr	r3, [pc, #152]	; (8006b8c <lazyPIDModeWork+0xe4>)
 8006af2:	689b      	ldr	r3, [r3, #8]
 8006af4:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
 8006af8:	fb01 f303 	mul.w	r3, r1, r3
 8006afc:	429a      	cmp	r2, r3
 8006afe:	d33f      	bcc.n	8006b80 <lazyPIDModeWork+0xd8>
		mode_lazy_pid_struct.time = 0;
 8006b00:	4b22      	ldr	r3, [pc, #136]	; (8006b8c <lazyPIDModeWork+0xe4>)
 8006b02:	2200      	movs	r2, #0
 8006b04:	619a      	str	r2, [r3, #24]
		avg_err /= mode_lazy_pid_struct.mode_lazy_pid_period.current * 1000;
 8006b06:	4b21      	ldr	r3, [pc, #132]	; (8006b8c <lazyPIDModeWork+0xe4>)
 8006b08:	689b      	ldr	r3, [r3, #8]
 8006b0a:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8006b0e:	fb02 f303 	mul.w	r3, r2, r3
 8006b12:	4a21      	ldr	r2, [pc, #132]	; (8006b98 <lazyPIDModeWork+0xf0>)
 8006b14:	6812      	ldr	r2, [r2, #0]
 8006b16:	fbb2 f3f3 	udiv	r3, r2, r3
 8006b1a:	461a      	mov	r2, r3
 8006b1c:	4b1e      	ldr	r3, [pc, #120]	; (8006b98 <lazyPIDModeWork+0xf0>)
 8006b1e:	601a      	str	r2, [r3, #0]
		if(avg_err<0){
 8006b20:	4b1d      	ldr	r3, [pc, #116]	; (8006b98 <lazyPIDModeWork+0xf0>)
 8006b22:	681b      	ldr	r3, [r3, #0]
 8006b24:	2b00      	cmp	r3, #0
 8006b26:	da04      	bge.n	8006b32 <lazyPIDModeWork+0x8a>
			avg_err = -avg_err;
 8006b28:	4b1b      	ldr	r3, [pc, #108]	; (8006b98 <lazyPIDModeWork+0xf0>)
 8006b2a:	681b      	ldr	r3, [r3, #0]
 8006b2c:	425b      	negs	r3, r3
 8006b2e:	4a1a      	ldr	r2, [pc, #104]	; (8006b98 <lazyPIDModeWork+0xf0>)
 8006b30:	6013      	str	r3, [r2, #0]
		}
		if(avg_err > mode_lazy_pid_struct.mode_lazy_pid_err.current * 100){//    
 8006b32:	4b16      	ldr	r3, [pc, #88]	; (8006b8c <lazyPIDModeWork+0xe4>)
 8006b34:	691b      	ldr	r3, [r3, #16]
 8006b36:	2264      	movs	r2, #100	; 0x64
 8006b38:	fb02 f303 	mul.w	r3, r2, r3
 8006b3c:	4a16      	ldr	r2, [pc, #88]	; (8006b98 <lazyPIDModeWork+0xf0>)
 8006b3e:	6812      	ldr	r2, [r2, #0]
 8006b40:	4293      	cmp	r3, r2
 8006b42:	d203      	bcs.n	8006b4c <lazyPIDModeWork+0xa4>
			mode_lazy_pid_struct.no_reg = 0; // 
 8006b44:	4b11      	ldr	r3, [pc, #68]	; (8006b8c <lazyPIDModeWork+0xe4>)
 8006b46:	2200      	movs	r2, #0
 8006b48:	61da      	str	r2, [r3, #28]
 8006b4a:	e014      	b.n	8006b76 <lazyPIDModeWork+0xce>
		}else{
			if(mode_lazy_pid_struct.no_reg == 0){ //    ,     
 8006b4c:	4b0f      	ldr	r3, [pc, #60]	; (8006b8c <lazyPIDModeWork+0xe4>)
 8006b4e:	69db      	ldr	r3, [r3, #28]
 8006b50:	2b00      	cmp	r3, #0
 8006b52:	d110      	bne.n	8006b76 <lazyPIDModeWork+0xce>
				if(avg_err < mode_lazy_pid_struct.mode_lazy_pid_err.current * 100/2){//     
 8006b54:	4b0d      	ldr	r3, [pc, #52]	; (8006b8c <lazyPIDModeWork+0xe4>)
 8006b56:	691b      	ldr	r3, [r3, #16]
 8006b58:	2264      	movs	r2, #100	; 0x64
 8006b5a:	fb02 f303 	mul.w	r3, r2, r3
 8006b5e:	085b      	lsrs	r3, r3, #1
 8006b60:	4a0d      	ldr	r2, [pc, #52]	; (8006b98 <lazyPIDModeWork+0xf0>)
 8006b62:	6812      	ldr	r2, [r2, #0]
 8006b64:	4293      	cmp	r3, r2
 8006b66:	d903      	bls.n	8006b70 <lazyPIDModeWork+0xc8>
					mode_lazy_pid_struct.no_reg = 1; // 
 8006b68:	4b08      	ldr	r3, [pc, #32]	; (8006b8c <lazyPIDModeWork+0xe4>)
 8006b6a:	2201      	movs	r2, #1
 8006b6c:	61da      	str	r2, [r3, #28]
 8006b6e:	e002      	b.n	8006b76 <lazyPIDModeWork+0xce>
				}else{
					mode_lazy_pid_struct.no_reg = 0; //  
 8006b70:	4b06      	ldr	r3, [pc, #24]	; (8006b8c <lazyPIDModeWork+0xe4>)
 8006b72:	2200      	movs	r2, #0
 8006b74:	61da      	str	r2, [r3, #28]
				}
			}
		}
		avg_err = 0;
 8006b76:	4b08      	ldr	r3, [pc, #32]	; (8006b98 <lazyPIDModeWork+0xf0>)
 8006b78:	2200      	movs	r2, #0
 8006b7a:	601a      	str	r2, [r3, #0]
 8006b7c:	e000      	b.n	8006b80 <lazyPIDModeWork+0xd8>
		return;
 8006b7e:	bf00      	nop
		rope_tention_target = 100 * (from_v + ( ( to_v - from_v ) * time ) / (per_v/2));
	}else{
		rope_tention_target = 100 * (to_v - ( ( to_v - from_v ) * ( time - (per_v/2) ) ) / (per_v/2));
	}
*/
}
 8006b80:	46bd      	mov	sp, r7
 8006b82:	bc80      	pop	{r7}
 8006b84:	4770      	bx	lr
 8006b86:	bf00      	nop
 8006b88:	20000d91 	.word	0x20000d91
 8006b8c:	20004ac4 	.word	0x20004ac4
 8006b90:	20000130 	.word	0x20000130
 8006b94:	20000ddc 	.word	0x20000ddc
 8006b98:	20000d98 	.word	0x20000d98

08006b9c <calculateCRC>:

volatile char modbus_command[] = {0x0b, 0x06, 0x21, 0x36, 0x00, 0x0a, 0x00, 0x00};
volatile uint16_t crc_res = 0;


uint16_t calculateCRC(char *str, uint8_t size){
 8006b9c:	b480      	push	{r7}
 8006b9e:	b085      	sub	sp, #20
 8006ba0:	af00      	add	r7, sp, #0
 8006ba2:	6078      	str	r0, [r7, #4]
 8006ba4:	460b      	mov	r3, r1
 8006ba6:	70fb      	strb	r3, [r7, #3]
	uint16_t CRC = 0xffff;
 8006ba8:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8006bac:	81fb      	strh	r3, [r7, #14]
	uint8_t i, j;
	for(i = 0; i<size; i++){
 8006bae:	2300      	movs	r3, #0
 8006bb0:	737b      	strb	r3, [r7, #13]
 8006bb2:	e026      	b.n	8006c02 <calculateCRC+0x66>
		CRC ^= str[i];
 8006bb4:	7b7b      	ldrb	r3, [r7, #13]
 8006bb6:	687a      	ldr	r2, [r7, #4]
 8006bb8:	4413      	add	r3, r2
 8006bba:	781b      	ldrb	r3, [r3, #0]
 8006bbc:	b29a      	uxth	r2, r3
 8006bbe:	89fb      	ldrh	r3, [r7, #14]
 8006bc0:	4053      	eors	r3, r2
 8006bc2:	81fb      	strh	r3, [r7, #14]
		for(j = 0; j < 8; j++){
 8006bc4:	2300      	movs	r3, #0
 8006bc6:	733b      	strb	r3, [r7, #12]
 8006bc8:	e015      	b.n	8006bf6 <calculateCRC+0x5a>
			if(CRC & 0x0001){
 8006bca:	89fb      	ldrh	r3, [r7, #14]
 8006bcc:	f003 0301 	and.w	r3, r3, #1
 8006bd0:	2b00      	cmp	r3, #0
 8006bd2:	d00a      	beq.n	8006bea <calculateCRC+0x4e>
				CRC >>= 1;
 8006bd4:	89fb      	ldrh	r3, [r7, #14]
 8006bd6:	085b      	lsrs	r3, r3, #1
 8006bd8:	81fb      	strh	r3, [r7, #14]
				CRC ^= 0xa001;
 8006bda:	89fb      	ldrh	r3, [r7, #14]
 8006bdc:	f483 43bf 	eor.w	r3, r3, #24448	; 0x5f80
 8006be0:	f083 037e 	eor.w	r3, r3, #126	; 0x7e
 8006be4:	43db      	mvns	r3, r3
 8006be6:	81fb      	strh	r3, [r7, #14]
 8006be8:	e002      	b.n	8006bf0 <calculateCRC+0x54>
			}else{
				CRC >>= 1;
 8006bea:	89fb      	ldrh	r3, [r7, #14]
 8006bec:	085b      	lsrs	r3, r3, #1
 8006bee:	81fb      	strh	r3, [r7, #14]
		for(j = 0; j < 8; j++){
 8006bf0:	7b3b      	ldrb	r3, [r7, #12]
 8006bf2:	3301      	adds	r3, #1
 8006bf4:	733b      	strb	r3, [r7, #12]
 8006bf6:	7b3b      	ldrb	r3, [r7, #12]
 8006bf8:	2b07      	cmp	r3, #7
 8006bfa:	d9e6      	bls.n	8006bca <calculateCRC+0x2e>
	for(i = 0; i<size; i++){
 8006bfc:	7b7b      	ldrb	r3, [r7, #13]
 8006bfe:	3301      	adds	r3, #1
 8006c00:	737b      	strb	r3, [r7, #13]
 8006c02:	7b7a      	ldrb	r2, [r7, #13]
 8006c04:	78fb      	ldrb	r3, [r7, #3]
 8006c06:	429a      	cmp	r2, r3
 8006c08:	d3d4      	bcc.n	8006bb4 <calculateCRC+0x18>
			}
		}
	}
	return CRC;
 8006c0a:	89fb      	ldrh	r3, [r7, #14]
}
 8006c0c:	4618      	mov	r0, r3
 8006c0e:	3714      	adds	r7, #20
 8006c10:	46bd      	mov	sp, r7
 8006c12:	bc80      	pop	{r7}
 8006c14:	4770      	bx	lr
	...

08006c18 <initAtv12>:
uint16_t calculateCRCBSw(char *str, uint8_t size){
	return byteSwap(calculateCRC(str, size));
}

void delay_ms(uint32_t tick);
void initAtv12(uint16_t freq){
 8006c18:	b580      	push	{r7, lr}
 8006c1a:	b084      	sub	sp, #16
 8006c1c:	af00      	add	r7, sp, #0
 8006c1e:	4603      	mov	r3, r0
 8006c20:	80fb      	strh	r3, [r7, #6]
	modbus_command[0] = FC1_DEV_ADDR;
 8006c22:	4b18      	ldr	r3, [pc, #96]	; (8006c84 <initAtv12+0x6c>)
 8006c24:	220b      	movs	r2, #11
 8006c26:	701a      	strb	r2, [r3, #0]
	modbus_command[1] = WRITE_MODBUS_FUNCT;
 8006c28:	4b16      	ldr	r3, [pc, #88]	; (8006c84 <initAtv12+0x6c>)
 8006c2a:	2206      	movs	r2, #6
 8006c2c:	705a      	strb	r2, [r3, #1]
	modbus_command[2] = CONTROL_WORD_ADDR >> 8;
 8006c2e:	4b15      	ldr	r3, [pc, #84]	; (8006c84 <initAtv12+0x6c>)
 8006c30:	2221      	movs	r2, #33	; 0x21
 8006c32:	709a      	strb	r2, [r3, #2]
	modbus_command[3] = CONTROL_WORD_ADDR & 0x00ff;
 8006c34:	4b13      	ldr	r3, [pc, #76]	; (8006c84 <initAtv12+0x6c>)
 8006c36:	2235      	movs	r2, #53	; 0x35
 8006c38:	70da      	strb	r2, [r3, #3]
	modbus_command[4] = 0x00;
 8006c3a:	4b12      	ldr	r3, [pc, #72]	; (8006c84 <initAtv12+0x6c>)
 8006c3c:	2200      	movs	r2, #0
 8006c3e:	711a      	strb	r2, [r3, #4]
	modbus_command[5] = 0x06;
 8006c40:	4b10      	ldr	r3, [pc, #64]	; (8006c84 <initAtv12+0x6c>)
 8006c42:	2206      	movs	r2, #6
 8006c44:	715a      	strb	r2, [r3, #5]
	uint16_t crc = calculateCRC((char*)modbus_command, 6);
 8006c46:	2106      	movs	r1, #6
 8006c48:	480e      	ldr	r0, [pc, #56]	; (8006c84 <initAtv12+0x6c>)
 8006c4a:	f7ff ffa7 	bl	8006b9c <calculateCRC>
 8006c4e:	4603      	mov	r3, r0
 8006c50:	81fb      	strh	r3, [r7, #14]
	modbus_command[6] = crc & 0x00ff;
 8006c52:	89fb      	ldrh	r3, [r7, #14]
 8006c54:	b2da      	uxtb	r2, r3
 8006c56:	4b0b      	ldr	r3, [pc, #44]	; (8006c84 <initAtv12+0x6c>)
 8006c58:	719a      	strb	r2, [r3, #6]
	modbus_command[7] = crc >> 8;
 8006c5a:	89fb      	ldrh	r3, [r7, #14]
 8006c5c:	0a1b      	lsrs	r3, r3, #8
 8006c5e:	b29b      	uxth	r3, r3
 8006c60:	b2da      	uxtb	r2, r3
 8006c62:	4b08      	ldr	r3, [pc, #32]	; (8006c84 <initAtv12+0x6c>)
 8006c64:	71da      	strb	r2, [r3, #7]
	
	sendStrToUart2((char*)modbus_command, 8);
 8006c66:	2108      	movs	r1, #8
 8006c68:	4806      	ldr	r0, [pc, #24]	; (8006c84 <initAtv12+0x6c>)
 8006c6a:	f000 fcc9 	bl	8007600 <sendStrToUart2>
	delay_ms(200);
 8006c6e:	20c8      	movs	r0, #200	; 0xc8
 8006c70:	f000 fd4a 	bl	8007708 <delay_ms>
	setFreqAtv12(freq);//0.1Hz
 8006c74:	88fb      	ldrh	r3, [r7, #6]
 8006c76:	4618      	mov	r0, r3
 8006c78:	f000 f806 	bl	8006c88 <setFreqAtv12>
}
 8006c7c:	bf00      	nop
 8006c7e:	3710      	adds	r7, #16
 8006c80:	46bd      	mov	sp, r7
 8006c82:	bd80      	pop	{r7, pc}
 8006c84:	200000d8 	.word	0x200000d8

08006c88 <setFreqAtv12>:


void setFreqAtv12(uint16_t freq){
 8006c88:	b580      	push	{r7, lr}
 8006c8a:	b084      	sub	sp, #16
 8006c8c:	af00      	add	r7, sp, #0
 8006c8e:	4603      	mov	r3, r0
 8006c90:	80fb      	strh	r3, [r7, #6]
	if(freq>500)
 8006c92:	88fb      	ldrh	r3, [r7, #6]
 8006c94:	f5b3 7ffa 	cmp.w	r3, #500	; 0x1f4
 8006c98:	d902      	bls.n	8006ca0 <setFreqAtv12+0x18>
		freq = 500;
 8006c9a:	f44f 73fa 	mov.w	r3, #500	; 0x1f4
 8006c9e:	80fb      	strh	r3, [r7, #6]
	modbus_command[0] = FC1_DEV_ADDR;
 8006ca0:	4b16      	ldr	r3, [pc, #88]	; (8006cfc <setFreqAtv12+0x74>)
 8006ca2:	220b      	movs	r2, #11
 8006ca4:	701a      	strb	r2, [r3, #0]
	modbus_command[1] = WRITE_MODBUS_FUNCT;
 8006ca6:	4b15      	ldr	r3, [pc, #84]	; (8006cfc <setFreqAtv12+0x74>)
 8006ca8:	2206      	movs	r2, #6
 8006caa:	705a      	strb	r2, [r3, #1]
	modbus_command[2] = FREQUENCY_SETPOINT_ADDR >> 8;
 8006cac:	4b13      	ldr	r3, [pc, #76]	; (8006cfc <setFreqAtv12+0x74>)
 8006cae:	2221      	movs	r2, #33	; 0x21
 8006cb0:	709a      	strb	r2, [r3, #2]
	modbus_command[3] = FREQUENCY_SETPOINT_ADDR & 0x00ff;
 8006cb2:	4b12      	ldr	r3, [pc, #72]	; (8006cfc <setFreqAtv12+0x74>)
 8006cb4:	2236      	movs	r2, #54	; 0x36
 8006cb6:	70da      	strb	r2, [r3, #3]
	modbus_command[4] = freq >> 8;
 8006cb8:	88fb      	ldrh	r3, [r7, #6]
 8006cba:	0a1b      	lsrs	r3, r3, #8
 8006cbc:	b29b      	uxth	r3, r3
 8006cbe:	b2da      	uxtb	r2, r3
 8006cc0:	4b0e      	ldr	r3, [pc, #56]	; (8006cfc <setFreqAtv12+0x74>)
 8006cc2:	711a      	strb	r2, [r3, #4]
	modbus_command[5] = freq & 0x00ff;
 8006cc4:	88fb      	ldrh	r3, [r7, #6]
 8006cc6:	b2da      	uxtb	r2, r3
 8006cc8:	4b0c      	ldr	r3, [pc, #48]	; (8006cfc <setFreqAtv12+0x74>)
 8006cca:	715a      	strb	r2, [r3, #5]
	uint16_t crc = calculateCRC((char*)modbus_command, 6);
 8006ccc:	2106      	movs	r1, #6
 8006cce:	480b      	ldr	r0, [pc, #44]	; (8006cfc <setFreqAtv12+0x74>)
 8006cd0:	f7ff ff64 	bl	8006b9c <calculateCRC>
 8006cd4:	4603      	mov	r3, r0
 8006cd6:	81fb      	strh	r3, [r7, #14]
	modbus_command[6] = crc & 0x00ff;
 8006cd8:	89fb      	ldrh	r3, [r7, #14]
 8006cda:	b2da      	uxtb	r2, r3
 8006cdc:	4b07      	ldr	r3, [pc, #28]	; (8006cfc <setFreqAtv12+0x74>)
 8006cde:	719a      	strb	r2, [r3, #6]
	modbus_command[7] = crc >> 8;
 8006ce0:	89fb      	ldrh	r3, [r7, #14]
 8006ce2:	0a1b      	lsrs	r3, r3, #8
 8006ce4:	b29b      	uxth	r3, r3
 8006ce6:	b2da      	uxtb	r2, r3
 8006ce8:	4b04      	ldr	r3, [pc, #16]	; (8006cfc <setFreqAtv12+0x74>)
 8006cea:	71da      	strb	r2, [r3, #7]
	
	sendStrToUart2((char*)modbus_command, 8);
 8006cec:	2108      	movs	r1, #8
 8006cee:	4803      	ldr	r0, [pc, #12]	; (8006cfc <setFreqAtv12+0x74>)
 8006cf0:	f000 fc86 	bl	8007600 <sendStrToUart2>
}
 8006cf4:	bf00      	nop
 8006cf6:	3710      	adds	r7, #16
 8006cf8:	46bd      	mov	sp, r7
 8006cfa:	bd80      	pop	{r7, pc}
 8006cfc:	200000d8 	.word	0x200000d8

08006d00 <stopAtv12>:
void stopAtv12(void){
 8006d00:	b580      	push	{r7, lr}
 8006d02:	b082      	sub	sp, #8
 8006d04:	af00      	add	r7, sp, #0
	modbus_command[0] = FC1_DEV_ADDR;
 8006d06:	4b15      	ldr	r3, [pc, #84]	; (8006d5c <stopAtv12+0x5c>)
 8006d08:	220b      	movs	r2, #11
 8006d0a:	701a      	strb	r2, [r3, #0]
	modbus_command[1] = WRITE_MODBUS_FUNCT;
 8006d0c:	4b13      	ldr	r3, [pc, #76]	; (8006d5c <stopAtv12+0x5c>)
 8006d0e:	2206      	movs	r2, #6
 8006d10:	705a      	strb	r2, [r3, #1]
	modbus_command[2] = CONTROL_WORD_ADDR >> 8;
 8006d12:	4b12      	ldr	r3, [pc, #72]	; (8006d5c <stopAtv12+0x5c>)
 8006d14:	2221      	movs	r2, #33	; 0x21
 8006d16:	709a      	strb	r2, [r3, #2]
	modbus_command[3] = CONTROL_WORD_ADDR & 0x00ff;
 8006d18:	4b10      	ldr	r3, [pc, #64]	; (8006d5c <stopAtv12+0x5c>)
 8006d1a:	2235      	movs	r2, #53	; 0x35
 8006d1c:	70da      	strb	r2, [r3, #3]
	modbus_command[4] = 0x00;
 8006d1e:	4b0f      	ldr	r3, [pc, #60]	; (8006d5c <stopAtv12+0x5c>)
 8006d20:	2200      	movs	r2, #0
 8006d22:	711a      	strb	r2, [r3, #4]
	modbus_command[5] = 0x07;
 8006d24:	4b0d      	ldr	r3, [pc, #52]	; (8006d5c <stopAtv12+0x5c>)
 8006d26:	2207      	movs	r2, #7
 8006d28:	715a      	strb	r2, [r3, #5]
	uint16_t crc = calculateCRC((char*)modbus_command, 6);
 8006d2a:	2106      	movs	r1, #6
 8006d2c:	480b      	ldr	r0, [pc, #44]	; (8006d5c <stopAtv12+0x5c>)
 8006d2e:	f7ff ff35 	bl	8006b9c <calculateCRC>
 8006d32:	4603      	mov	r3, r0
 8006d34:	80fb      	strh	r3, [r7, #6]
	modbus_command[6] = crc & 0x00ff;
 8006d36:	88fb      	ldrh	r3, [r7, #6]
 8006d38:	b2da      	uxtb	r2, r3
 8006d3a:	4b08      	ldr	r3, [pc, #32]	; (8006d5c <stopAtv12+0x5c>)
 8006d3c:	719a      	strb	r2, [r3, #6]
	modbus_command[7] = crc >> 8;
 8006d3e:	88fb      	ldrh	r3, [r7, #6]
 8006d40:	0a1b      	lsrs	r3, r3, #8
 8006d42:	b29b      	uxth	r3, r3
 8006d44:	b2da      	uxtb	r2, r3
 8006d46:	4b05      	ldr	r3, [pc, #20]	; (8006d5c <stopAtv12+0x5c>)
 8006d48:	71da      	strb	r2, [r3, #7]
	
	sendStrToUart2((char*)modbus_command, 8);
 8006d4a:	2108      	movs	r1, #8
 8006d4c:	4803      	ldr	r0, [pc, #12]	; (8006d5c <stopAtv12+0x5c>)
 8006d4e:	f000 fc57 	bl	8007600 <sendStrToUart2>
}
 8006d52:	bf00      	nop
 8006d54:	3708      	adds	r7, #8
 8006d56:	46bd      	mov	sp, r7
 8006d58:	bd80      	pop	{r7, pc}
 8006d5a:	bf00      	nop
 8006d5c:	200000d8 	.word	0x200000d8

08006d60 <runAtv12>:
void runAtv12(void){
 8006d60:	b580      	push	{r7, lr}
 8006d62:	b082      	sub	sp, #8
 8006d64:	af00      	add	r7, sp, #0
		modbus_command[0] = FC1_DEV_ADDR;
 8006d66:	4b15      	ldr	r3, [pc, #84]	; (8006dbc <runAtv12+0x5c>)
 8006d68:	220b      	movs	r2, #11
 8006d6a:	701a      	strb	r2, [r3, #0]
	modbus_command[1] = WRITE_MODBUS_FUNCT;
 8006d6c:	4b13      	ldr	r3, [pc, #76]	; (8006dbc <runAtv12+0x5c>)
 8006d6e:	2206      	movs	r2, #6
 8006d70:	705a      	strb	r2, [r3, #1]
	modbus_command[2] = CONTROL_WORD_ADDR >> 8;
 8006d72:	4b12      	ldr	r3, [pc, #72]	; (8006dbc <runAtv12+0x5c>)
 8006d74:	2221      	movs	r2, #33	; 0x21
 8006d76:	709a      	strb	r2, [r3, #2]
	modbus_command[3] = CONTROL_WORD_ADDR & 0x00ff;
 8006d78:	4b10      	ldr	r3, [pc, #64]	; (8006dbc <runAtv12+0x5c>)
 8006d7a:	2235      	movs	r2, #53	; 0x35
 8006d7c:	70da      	strb	r2, [r3, #3]
	modbus_command[4] = 0x00;
 8006d7e:	4b0f      	ldr	r3, [pc, #60]	; (8006dbc <runAtv12+0x5c>)
 8006d80:	2200      	movs	r2, #0
 8006d82:	711a      	strb	r2, [r3, #4]
	modbus_command[5] = 0x0f;
 8006d84:	4b0d      	ldr	r3, [pc, #52]	; (8006dbc <runAtv12+0x5c>)
 8006d86:	220f      	movs	r2, #15
 8006d88:	715a      	strb	r2, [r3, #5]
	uint16_t crc = calculateCRC((char*)modbus_command, 6);
 8006d8a:	2106      	movs	r1, #6
 8006d8c:	480b      	ldr	r0, [pc, #44]	; (8006dbc <runAtv12+0x5c>)
 8006d8e:	f7ff ff05 	bl	8006b9c <calculateCRC>
 8006d92:	4603      	mov	r3, r0
 8006d94:	80fb      	strh	r3, [r7, #6]
	modbus_command[6] = crc & 0x00ff;
 8006d96:	88fb      	ldrh	r3, [r7, #6]
 8006d98:	b2da      	uxtb	r2, r3
 8006d9a:	4b08      	ldr	r3, [pc, #32]	; (8006dbc <runAtv12+0x5c>)
 8006d9c:	719a      	strb	r2, [r3, #6]
	modbus_command[7] = crc >> 8;
 8006d9e:	88fb      	ldrh	r3, [r7, #6]
 8006da0:	0a1b      	lsrs	r3, r3, #8
 8006da2:	b29b      	uxth	r3, r3
 8006da4:	b2da      	uxtb	r2, r3
 8006da6:	4b05      	ldr	r3, [pc, #20]	; (8006dbc <runAtv12+0x5c>)
 8006da8:	71da      	strb	r2, [r3, #7]
	
	sendStrToUart2((char*)modbus_command, 8);
 8006daa:	2108      	movs	r1, #8
 8006dac:	4803      	ldr	r0, [pc, #12]	; (8006dbc <runAtv12+0x5c>)
 8006dae:	f000 fc27 	bl	8007600 <sendStrToUart2>
}
 8006db2:	bf00      	nop
 8006db4:	3708      	adds	r7, #8
 8006db6:	46bd      	mov	sp, r7
 8006db8:	bd80      	pop	{r7, pc}
 8006dba:	bf00      	nop
 8006dbc:	200000d8 	.word	0x200000d8

08006dc0 <setTime>:
#include "pid.h"

void setTime(volatile Timer * time_var, volatile Timer * time_val){
 8006dc0:	b480      	push	{r7}
 8006dc2:	b083      	sub	sp, #12
 8006dc4:	af00      	add	r7, sp, #0
 8006dc6:	6078      	str	r0, [r7, #4]
 8006dc8:	6039      	str	r1, [r7, #0]
	if(!time_val){
 8006dca:	683b      	ldr	r3, [r7, #0]
 8006dcc:	2b00      	cmp	r3, #0
 8006dce:	d103      	bne.n	8006dd8 <setTime+0x18>
		time_var->time_value = 0;
 8006dd0:	687b      	ldr	r3, [r7, #4]
 8006dd2:	2200      	movs	r2, #0
 8006dd4:	601a      	str	r2, [r3, #0]
		return;
 8006dd6:	e003      	b.n	8006de0 <setTime+0x20>
	}
	time_var->time_value = time_val->time_value;
 8006dd8:	683b      	ldr	r3, [r7, #0]
 8006dda:	681a      	ldr	r2, [r3, #0]
 8006ddc:	687b      	ldr	r3, [r7, #4]
 8006dde:	601a      	str	r2, [r3, #0]
}
 8006de0:	370c      	adds	r7, #12
 8006de2:	46bd      	mov	sp, r7
 8006de4:	bc80      	pop	{r7}
 8006de6:	4770      	bx	lr

08006de8 <setTimeByValue>:

void setTimeByValue(volatile Timer * time_var, volatile uint32_t time_val){
 8006de8:	b480      	push	{r7}
 8006dea:	b083      	sub	sp, #12
 8006dec:	af00      	add	r7, sp, #0
 8006dee:	6078      	str	r0, [r7, #4]
 8006df0:	6039      	str	r1, [r7, #0]
	time_var->time_value = time_val;
 8006df2:	683a      	ldr	r2, [r7, #0]
 8006df4:	687b      	ldr	r3, [r7, #4]
 8006df6:	601a      	str	r2, [r3, #0]
}
 8006df8:	bf00      	nop
 8006dfa:	370c      	adds	r7, #12
 8006dfc:	46bd      	mov	sp, r7
 8006dfe:	bc80      	pop	{r7}
 8006e00:	4770      	bx	lr

08006e02 <timeIsLower>:


char timeIsLower(volatile Timer * time_var1, volatile Timer * time_var2){
 8006e02:	b480      	push	{r7}
 8006e04:	b083      	sub	sp, #12
 8006e06:	af00      	add	r7, sp, #0
 8006e08:	6078      	str	r0, [r7, #4]
 8006e0a:	6039      	str	r1, [r7, #0]
	if(time_var1->time_value > time_var2->time_value)
 8006e0c:	687b      	ldr	r3, [r7, #4]
 8006e0e:	681a      	ldr	r2, [r3, #0]
 8006e10:	683b      	ldr	r3, [r7, #0]
 8006e12:	681b      	ldr	r3, [r3, #0]
 8006e14:	429a      	cmp	r2, r3
 8006e16:	d901      	bls.n	8006e1c <timeIsLower+0x1a>
		return 0;
 8006e18:	2300      	movs	r3, #0
 8006e1a:	e000      	b.n	8006e1e <timeIsLower+0x1c>
	return 1;
 8006e1c:	2301      	movs	r3, #1
}
 8006e1e:	4618      	mov	r0, r3
 8006e20:	370c      	adds	r7, #12
 8006e22:	46bd      	mov	sp, r7
 8006e24:	bc80      	pop	{r7}
 8006e26:	4770      	bx	lr

08006e28 <addTime>:

char addTime(volatile Timer * time_var, volatile Timer * time_val){
 8006e28:	b480      	push	{r7}
 8006e2a:	b083      	sub	sp, #12
 8006e2c:	af00      	add	r7, sp, #0
 8006e2e:	6078      	str	r0, [r7, #4]
 8006e30:	6039      	str	r1, [r7, #0]
	if((time_var->time_value += time_val->time_value) > PID_TIMER_UP_LIMIT)
 8006e32:	683b      	ldr	r3, [r7, #0]
 8006e34:	681b      	ldr	r3, [r3, #0]
 8006e36:	687a      	ldr	r2, [r7, #4]
 8006e38:	6812      	ldr	r2, [r2, #0]
 8006e3a:	4413      	add	r3, r2
 8006e3c:	687a      	ldr	r2, [r7, #4]
 8006e3e:	6013      	str	r3, [r2, #0]
 8006e40:	f242 7210 	movw	r2, #10000	; 0x2710
 8006e44:	4293      	cmp	r3, r2
 8006e46:	d901      	bls.n	8006e4c <addTime+0x24>
		return 1;
 8006e48:	2301      	movs	r3, #1
 8006e4a:	e000      	b.n	8006e4e <addTime+0x26>
	return 0;
 8006e4c:	2300      	movs	r3, #0
}
 8006e4e:	4618      	mov	r0, r3
 8006e50:	370c      	adds	r7, #12
 8006e52:	46bd      	mov	sp, r7
 8006e54:	bc80      	pop	{r7}
 8006e56:	4770      	bx	lr

08006e58 <incremTime>:

char incremTime(volatile Timer * time_var){
 8006e58:	b480      	push	{r7}
 8006e5a:	b083      	sub	sp, #12
 8006e5c:	af00      	add	r7, sp, #0
 8006e5e:	6078      	str	r0, [r7, #4]
	if(++(time_var->time_value) > PID_TIMER_UP_LIMIT)
 8006e60:	687b      	ldr	r3, [r7, #4]
 8006e62:	681b      	ldr	r3, [r3, #0]
 8006e64:	3301      	adds	r3, #1
 8006e66:	687a      	ldr	r2, [r7, #4]
 8006e68:	6013      	str	r3, [r2, #0]
 8006e6a:	f242 7210 	movw	r2, #10000	; 0x2710
 8006e6e:	4293      	cmp	r3, r2
 8006e70:	d901      	bls.n	8006e76 <incremTime+0x1e>
		return 1;
 8006e72:	2301      	movs	r3, #1
 8006e74:	e000      	b.n	8006e78 <incremTime+0x20>
	return 0;
 8006e76:	2300      	movs	r3, #0
}
 8006e78:	4618      	mov	r0, r3
 8006e7a:	370c      	adds	r7, #12
 8006e7c:	46bd      	mov	sp, r7
 8006e7e:	bc80      	pop	{r7}
 8006e80:	4770      	bx	lr

08006e82 <fixOverflowIssue>:

void fixOverflowIssue(volatile Timer * main_var, volatile Timer * var1, volatile Timer * var2){
 8006e82:	b480      	push	{r7}
 8006e84:	b085      	sub	sp, #20
 8006e86:	af00      	add	r7, sp, #0
 8006e88:	60f8      	str	r0, [r7, #12]
 8006e8a:	60b9      	str	r1, [r7, #8]
 8006e8c:	607a      	str	r2, [r7, #4]
	if(var1->time_value > var2->time_value){
 8006e8e:	68bb      	ldr	r3, [r7, #8]
 8006e90:	681a      	ldr	r2, [r3, #0]
 8006e92:	687b      	ldr	r3, [r7, #4]
 8006e94:	681b      	ldr	r3, [r3, #0]
 8006e96:	429a      	cmp	r2, r3
 8006e98:	d911      	bls.n	8006ebe <fixOverflowIssue+0x3c>
		var1->time_value -= var2->time_value;
 8006e9a:	687b      	ldr	r3, [r7, #4]
 8006e9c:	681b      	ldr	r3, [r3, #0]
 8006e9e:	68ba      	ldr	r2, [r7, #8]
 8006ea0:	6812      	ldr	r2, [r2, #0]
 8006ea2:	1ad2      	subs	r2, r2, r3
 8006ea4:	68bb      	ldr	r3, [r7, #8]
 8006ea6:	601a      	str	r2, [r3, #0]
		main_var->time_value -= var2->time_value;;
 8006ea8:	687b      	ldr	r3, [r7, #4]
 8006eaa:	681b      	ldr	r3, [r3, #0]
 8006eac:	68fa      	ldr	r2, [r7, #12]
 8006eae:	6812      	ldr	r2, [r2, #0]
 8006eb0:	1ad2      	subs	r2, r2, r3
 8006eb2:	68fb      	ldr	r3, [r7, #12]
 8006eb4:	601a      	str	r2, [r3, #0]
		var2->time_value = 0;
 8006eb6:	687b      	ldr	r3, [r7, #4]
 8006eb8:	2200      	movs	r2, #0
 8006eba:	601a      	str	r2, [r3, #0]
	}else{
		var2->time_value -= var1->time_value;
		main_var->time_value -= var1->time_value;;
		var1->time_value = 0;
	}		
}
 8006ebc:	e010      	b.n	8006ee0 <fixOverflowIssue+0x5e>
		var2->time_value -= var1->time_value;
 8006ebe:	68bb      	ldr	r3, [r7, #8]
 8006ec0:	681b      	ldr	r3, [r3, #0]
 8006ec2:	687a      	ldr	r2, [r7, #4]
 8006ec4:	6812      	ldr	r2, [r2, #0]
 8006ec6:	1ad2      	subs	r2, r2, r3
 8006ec8:	687b      	ldr	r3, [r7, #4]
 8006eca:	601a      	str	r2, [r3, #0]
		main_var->time_value -= var1->time_value;;
 8006ecc:	68bb      	ldr	r3, [r7, #8]
 8006ece:	681b      	ldr	r3, [r3, #0]
 8006ed0:	68fa      	ldr	r2, [r7, #12]
 8006ed2:	6812      	ldr	r2, [r2, #0]
 8006ed4:	1ad2      	subs	r2, r2, r3
 8006ed6:	68fb      	ldr	r3, [r7, #12]
 8006ed8:	601a      	str	r2, [r3, #0]
		var1->time_value = 0;
 8006eda:	68bb      	ldr	r3, [r7, #8]
 8006edc:	2200      	movs	r2, #0
 8006ede:	601a      	str	r2, [r3, #0]
}
 8006ee0:	bf00      	nop
 8006ee2:	3714      	adds	r7, #20
 8006ee4:	46bd      	mov	sp, r7
 8006ee6:	bc80      	pop	{r7}
 8006ee8:	4770      	bx	lr

08006eea <checkU>:


void makeAction(volatile int32_t u){
}

void checkU(volatile int32_t *u){
 8006eea:	b480      	push	{r7}
 8006eec:	b083      	sub	sp, #12
 8006eee:	af00      	add	r7, sp, #0
 8006ef0:	6078      	str	r0, [r7, #4]
//	if ((*u)>1000) (*u) = 0;
	return;
 8006ef2:	bf00      	nop
}
 8006ef4:	370c      	adds	r7, #12
 8006ef6:	46bd      	mov	sp, r7
 8006ef8:	bc80      	pop	{r7}
 8006efa:	4770      	bx	lr

08006efc <PIDreset>:
  volatile int32_t _Kp = 150, _Ki = 20, _Kd = 0;

	volatile int32_t max_I = 50000;


void PIDreset(){
 8006efc:	b480      	push	{r7}
 8006efe:	af00      	add	r7, sp, #0
	is_first_call = 1;
 8006f00:	4b03      	ldr	r3, [pc, #12]	; (8006f10 <PIDreset+0x14>)
 8006f02:	2201      	movs	r2, #1
 8006f04:	701a      	strb	r2, [r3, #0]
}
 8006f06:	bf00      	nop
 8006f08:	46bd      	mov	sp, r7
 8006f0a:	bc80      	pop	{r7}
 8006f0c:	4770      	bx	lr
 8006f0e:	bf00      	nop
 8006f10:	200000e0 	.word	0x200000e0

08006f14 <PIDregulating>:


void PIDregulating (int32_t err, volatile int32_t *U_res)
{
 8006f14:	b580      	push	{r7, lr}
 8006f16:	b082      	sub	sp, #8
 8006f18:	af00      	add	r7, sp, #0
 8006f1a:	6078      	str	r0, [r7, #4]
 8006f1c:	6039      	str	r1, [r7, #0]

	
  // . 
  if (is_first_call)
 8006f1e:	4b7f      	ldr	r3, [pc, #508]	; (800711c <PIDregulating+0x208>)
 8006f20:	781b      	ldrb	r3, [r3, #0]
 8006f22:	b2db      	uxtb	r3, r3
 8006f24:	2b00      	cmp	r3, #0
 8006f26:	d027      	beq.n	8006f78 <PIDregulating+0x64>
  {
    is_first_call = 0;
 8006f28:	4b7c      	ldr	r3, [pc, #496]	; (800711c <PIDregulating+0x208>)
 8006f2a:	2200      	movs	r2, #0
 8006f2c:	701a      	strb	r2, [r3, #0]
    I = 0;
 8006f2e:	4b7c      	ldr	r3, [pc, #496]	; (8007120 <PIDregulating+0x20c>)
 8006f30:	2200      	movs	r2, #0
 8006f32:	601a      	str	r2, [r3, #0]
    Eprev = 0;
 8006f34:	4b7b      	ldr	r3, [pc, #492]	; (8007124 <PIDregulating+0x210>)
 8006f36:	2200      	movs	r2, #0
 8006f38:	601a      	str	r2, [r3, #0]
    PID_step = ReceivingE;
 8006f3a:	4b7b      	ldr	r3, [pc, #492]	; (8007128 <PIDregulating+0x214>)
 8006f3c:	2200      	movs	r2, #0
 8006f3e:	701a      	strb	r2, [r3, #0]
    // ...   Kp, Ki, Kd
		Kp = _Kp;// 0  
 8006f40:	4b7a      	ldr	r3, [pc, #488]	; (800712c <PIDregulating+0x218>)
 8006f42:	681b      	ldr	r3, [r3, #0]
 8006f44:	4a7a      	ldr	r2, [pc, #488]	; (8007130 <PIDregulating+0x21c>)
 8006f46:	6013      	str	r3, [r2, #0]
		Ki = _Ki;//100;
 8006f48:	4b7a      	ldr	r3, [pc, #488]	; (8007134 <PIDregulating+0x220>)
 8006f4a:	681b      	ldr	r3, [r3, #0]
 8006f4c:	4a7a      	ldr	r2, [pc, #488]	; (8007138 <PIDregulating+0x224>)
 8006f4e:	6013      	str	r3, [r2, #0]
		Kd = _Kd;//100;
 8006f50:	4b7a      	ldr	r3, [pc, #488]	; (800713c <PIDregulating+0x228>)
 8006f52:	681b      	ldr	r3, [r3, #0]
 8006f54:	4a7a      	ldr	r2, [pc, #488]	; (8007140 <PIDregulating+0x22c>)
 8006f56:	6013      	str	r3, [r2, #0]
		setTime(&current_time, 0);
 8006f58:	2100      	movs	r1, #0
 8006f5a:	487a      	ldr	r0, [pc, #488]	; (8007144 <PIDregulating+0x230>)
 8006f5c:	f7ff ff30 	bl	8006dc0 <setTime>
		setTime(&next_measuring, &current_time);
 8006f60:	4978      	ldr	r1, [pc, #480]	; (8007144 <PIDregulating+0x230>)
 8006f62:	4879      	ldr	r0, [pc, #484]	; (8007148 <PIDregulating+0x234>)
 8006f64:	f7ff ff2c 	bl	8006dc0 <setTime>
		setTime(&next_action, &current_time);
 8006f68:	4976      	ldr	r1, [pc, #472]	; (8007144 <PIDregulating+0x230>)
 8006f6a:	4878      	ldr	r0, [pc, #480]	; (800714c <PIDregulating+0x238>)
 8006f6c:	f7ff ff28 	bl	8006dc0 <setTime>
    // ...   next_PID_step
		setTimeByValue(&next_PID_step, 5);
 8006f70:	2105      	movs	r1, #5
 8006f72:	4877      	ldr	r0, [pc, #476]	; (8007150 <PIDregulating+0x23c>)
 8006f74:	f7ff ff38 	bl	8006de8 <setTimeByValue>
		
  }

  switch (PID_step)
 8006f78:	4b6b      	ldr	r3, [pc, #428]	; (8007128 <PIDregulating+0x214>)
 8006f7a:	781b      	ldrb	r3, [r3, #0]
 8006f7c:	b2db      	uxtb	r3, r3
 8006f7e:	2b04      	cmp	r3, #4
 8006f80:	f200 80bd 	bhi.w	80070fe <PIDregulating+0x1ea>
 8006f84:	a201      	add	r2, pc, #4	; (adr r2, 8006f8c <PIDregulating+0x78>)
 8006f86:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006f8a:	bf00      	nop
 8006f8c:	08006fa1 	.word	0x08006fa1
 8006f90:	08007053 	.word	0x08007053
 8006f94:	08006fdd 	.word	0x08006fdd
 8006f98:	08007079 	.word	0x08007079
 8006f9c:	080070ad 	.word	0x080070ad
  {
  case ReceivingE:   //   
    if (!timeIsLower (&next_measuring, &current_time))
 8006fa0:	4968      	ldr	r1, [pc, #416]	; (8007144 <PIDregulating+0x230>)
 8006fa2:	4869      	ldr	r0, [pc, #420]	; (8007148 <PIDregulating+0x234>)
 8006fa4:	f7ff ff2d 	bl	8006e02 <timeIsLower>
 8006fa8:	4603      	mov	r3, r0
 8006faa:	2b00      	cmp	r3, #0
 8006fac:	f000 80a2 	beq.w	80070f4 <PIDregulating+0x1e0>
      break;         //     
    if(addTime(&next_measuring, &next_PID_step))
 8006fb0:	4967      	ldr	r1, [pc, #412]	; (8007150 <PIDregulating+0x23c>)
 8006fb2:	4865      	ldr	r0, [pc, #404]	; (8007148 <PIDregulating+0x234>)
 8006fb4:	f7ff ff38 	bl	8006e28 <addTime>
 8006fb8:	4603      	mov	r3, r0
 8006fba:	2b00      	cmp	r3, #0
 8006fbc:	d004      	beq.n	8006fc8 <PIDregulating+0xb4>
				fixOverflowIssue(&next_measuring, &current_time, &next_action);
 8006fbe:	4a63      	ldr	r2, [pc, #396]	; (800714c <PIDregulating+0x238>)
 8006fc0:	4960      	ldr	r1, [pc, #384]	; (8007144 <PIDregulating+0x230>)
 8006fc2:	4861      	ldr	r0, [pc, #388]	; (8007148 <PIDregulating+0x234>)
 8006fc4:	f7ff ff5d 	bl	8006e82 <fixOverflowIssue>
    E = err;
 8006fc8:	4a62      	ldr	r2, [pc, #392]	; (8007154 <PIDregulating+0x240>)
 8006fca:	687b      	ldr	r3, [r7, #4]
 8006fcc:	6013      	str	r3, [r2, #0]
    U = 0;
 8006fce:	4b62      	ldr	r3, [pc, #392]	; (8007158 <PIDregulating+0x244>)
 8006fd0:	2200      	movs	r2, #0
 8006fd2:	601a      	str	r2, [r3, #0]
		PID_step = ComputeI;
 8006fd4:	4b54      	ldr	r3, [pc, #336]	; (8007128 <PIDregulating+0x214>)
 8006fd6:	2202      	movs	r2, #2
 8006fd8:	701a      	strb	r2, [r3, #0]
	break;
 8006fda:	e090      	b.n	80070fe <PIDregulating+0x1ea>
		

  case ComputeI:    //   .
    PID_step = ComputeP;
 8006fdc:	4b52      	ldr	r3, [pc, #328]	; (8007128 <PIDregulating+0x214>)
 8006fde:	2201      	movs	r2, #1
 8006fe0:	701a      	strb	r2, [r3, #0]
    if (Ki)
 8006fe2:	4b55      	ldr	r3, [pc, #340]	; (8007138 <PIDregulating+0x224>)
 8006fe4:	681b      	ldr	r3, [r3, #0]
 8006fe6:	2b00      	cmp	r3, #0
 8006fe8:	d033      	beq.n	8007052 <PIDregulating+0x13e>
    {
			
      U = I + (Ki * E)/10;// -   (,  , ..  u      ,      )
 8006fea:	4b53      	ldr	r3, [pc, #332]	; (8007138 <PIDregulating+0x224>)
 8006fec:	681b      	ldr	r3, [r3, #0]
 8006fee:	4a59      	ldr	r2, [pc, #356]	; (8007154 <PIDregulating+0x240>)
 8006ff0:	6812      	ldr	r2, [r2, #0]
 8006ff2:	fb02 f303 	mul.w	r3, r2, r3
 8006ff6:	4a59      	ldr	r2, [pc, #356]	; (800715c <PIDregulating+0x248>)
 8006ff8:	fb82 1203 	smull	r1, r2, r2, r3
 8006ffc:	1092      	asrs	r2, r2, #2
 8006ffe:	17db      	asrs	r3, r3, #31
 8007000:	1ad2      	subs	r2, r2, r3
 8007002:	4b47      	ldr	r3, [pc, #284]	; (8007120 <PIDregulating+0x20c>)
 8007004:	681b      	ldr	r3, [r3, #0]
 8007006:	4413      	add	r3, r2
 8007008:	4a53      	ldr	r2, [pc, #332]	; (8007158 <PIDregulating+0x244>)
 800700a:	6013      	str	r3, [r2, #0]
      I = U;
 800700c:	4b52      	ldr	r3, [pc, #328]	; (8007158 <PIDregulating+0x244>)
 800700e:	681b      	ldr	r3, [r3, #0]
 8007010:	4a43      	ldr	r2, [pc, #268]	; (8007120 <PIDregulating+0x20c>)
 8007012:	6013      	str	r3, [r2, #0]
			if(I>max_I) I = max_I; //2000;
 8007014:	4b42      	ldr	r3, [pc, #264]	; (8007120 <PIDregulating+0x20c>)
 8007016:	681a      	ldr	r2, [r3, #0]
 8007018:	4b51      	ldr	r3, [pc, #324]	; (8007160 <PIDregulating+0x24c>)
 800701a:	681b      	ldr	r3, [r3, #0]
 800701c:	429a      	cmp	r2, r3
 800701e:	dd03      	ble.n	8007028 <PIDregulating+0x114>
 8007020:	4b4f      	ldr	r3, [pc, #316]	; (8007160 <PIDregulating+0x24c>)
 8007022:	681b      	ldr	r3, [r3, #0]
 8007024:	4a3e      	ldr	r2, [pc, #248]	; (8007120 <PIDregulating+0x20c>)
 8007026:	6013      	str	r3, [r2, #0]
			if(I<-max_I/2) I = -max_I/2; //-2000;
 8007028:	4b4d      	ldr	r3, [pc, #308]	; (8007160 <PIDregulating+0x24c>)
 800702a:	681b      	ldr	r3, [r3, #0]
 800702c:	425b      	negs	r3, r3
 800702e:	0fda      	lsrs	r2, r3, #31
 8007030:	4413      	add	r3, r2
 8007032:	105b      	asrs	r3, r3, #1
 8007034:	461a      	mov	r2, r3
 8007036:	4b3a      	ldr	r3, [pc, #232]	; (8007120 <PIDregulating+0x20c>)
 8007038:	681b      	ldr	r3, [r3, #0]
 800703a:	429a      	cmp	r2, r3
 800703c:	dd5c      	ble.n	80070f8 <PIDregulating+0x1e4>
 800703e:	4b48      	ldr	r3, [pc, #288]	; (8007160 <PIDregulating+0x24c>)
 8007040:	681b      	ldr	r3, [r3, #0]
 8007042:	425b      	negs	r3, r3
 8007044:	0fda      	lsrs	r2, r3, #31
 8007046:	4413      	add	r3, r2
 8007048:	105b      	asrs	r3, r3, #1
 800704a:	461a      	mov	r2, r3
 800704c:	4b34      	ldr	r3, [pc, #208]	; (8007120 <PIDregulating+0x20c>)
 800704e:	601a      	str	r2, [r3, #0]
      break;
 8007050:	e052      	b.n	80070f8 <PIDregulating+0x1e4>
    }

  case ComputeP:    //   .
    PID_step = ComputeD;
 8007052:	4b35      	ldr	r3, [pc, #212]	; (8007128 <PIDregulating+0x214>)
 8007054:	2203      	movs	r2, #3
 8007056:	701a      	strb	r2, [r3, #0]
    if (Kp)
 8007058:	4b35      	ldr	r3, [pc, #212]	; (8007130 <PIDregulating+0x21c>)
 800705a:	681b      	ldr	r3, [r3, #0]
 800705c:	2b00      	cmp	r3, #0
 800705e:	d00b      	beq.n	8007078 <PIDregulating+0x164>
    {
      U += Kp * E;
 8007060:	4b33      	ldr	r3, [pc, #204]	; (8007130 <PIDregulating+0x21c>)
 8007062:	681b      	ldr	r3, [r3, #0]
 8007064:	4a3b      	ldr	r2, [pc, #236]	; (8007154 <PIDregulating+0x240>)
 8007066:	6812      	ldr	r2, [r2, #0]
 8007068:	fb02 f203 	mul.w	r2, r2, r3
 800706c:	4b3a      	ldr	r3, [pc, #232]	; (8007158 <PIDregulating+0x244>)
 800706e:	681b      	ldr	r3, [r3, #0]
 8007070:	4413      	add	r3, r2
 8007072:	4a39      	ldr	r2, [pc, #228]	; (8007158 <PIDregulating+0x244>)
 8007074:	6013      	str	r3, [r2, #0]
      break;
 8007076:	e042      	b.n	80070fe <PIDregulating+0x1ea>
    }

  case ComputeD:    //   .
    PID_step = MakeAction;
 8007078:	4b2b      	ldr	r3, [pc, #172]	; (8007128 <PIDregulating+0x214>)
 800707a:	2204      	movs	r2, #4
 800707c:	701a      	strb	r2, [r3, #0]
    if (Kd)
 800707e:	4b30      	ldr	r3, [pc, #192]	; (8007140 <PIDregulating+0x22c>)
 8007080:	681b      	ldr	r3, [r3, #0]
 8007082:	2b00      	cmp	r3, #0
 8007084:	d012      	beq.n	80070ac <PIDregulating+0x198>
    {
      U += Kd * (E - Eprev);
 8007086:	4b33      	ldr	r3, [pc, #204]	; (8007154 <PIDregulating+0x240>)
 8007088:	681a      	ldr	r2, [r3, #0]
 800708a:	4b26      	ldr	r3, [pc, #152]	; (8007124 <PIDregulating+0x210>)
 800708c:	681b      	ldr	r3, [r3, #0]
 800708e:	1ad3      	subs	r3, r2, r3
 8007090:	4a2b      	ldr	r2, [pc, #172]	; (8007140 <PIDregulating+0x22c>)
 8007092:	6812      	ldr	r2, [r2, #0]
 8007094:	fb02 f203 	mul.w	r2, r2, r3
 8007098:	4b2f      	ldr	r3, [pc, #188]	; (8007158 <PIDregulating+0x244>)
 800709a:	681b      	ldr	r3, [r3, #0]
 800709c:	4413      	add	r3, r2
 800709e:	4a2e      	ldr	r2, [pc, #184]	; (8007158 <PIDregulating+0x244>)
 80070a0:	6013      	str	r3, [r2, #0]
      Eprev = E;
 80070a2:	4b2c      	ldr	r3, [pc, #176]	; (8007154 <PIDregulating+0x240>)
 80070a4:	681b      	ldr	r3, [r3, #0]
 80070a6:	4a1f      	ldr	r2, [pc, #124]	; (8007124 <PIDregulating+0x210>)
 80070a8:	6013      	str	r3, [r2, #0]
      break;
 80070aa:	e028      	b.n	80070fe <PIDregulating+0x1ea>
    }

  case MakeAction:  // 
    checkU (&U);    //   U
 80070ac:	482a      	ldr	r0, [pc, #168]	; (8007158 <PIDregulating+0x244>)
 80070ae:	f7ff ff1c 	bl	8006eea <checkU>
    if (!timeIsLower (&next_action, &current_time))
 80070b2:	4924      	ldr	r1, [pc, #144]	; (8007144 <PIDregulating+0x230>)
 80070b4:	4825      	ldr	r0, [pc, #148]	; (800714c <PIDregulating+0x238>)
 80070b6:	f7ff fea4 	bl	8006e02 <timeIsLower>
 80070ba:	4603      	mov	r3, r0
 80070bc:	2b00      	cmp	r3, #0
 80070be:	d01d      	beq.n	80070fc <PIDregulating+0x1e8>
      break;         //     
    if(addTime (&next_action, &next_PID_step))
 80070c0:	4923      	ldr	r1, [pc, #140]	; (8007150 <PIDregulating+0x23c>)
 80070c2:	4822      	ldr	r0, [pc, #136]	; (800714c <PIDregulating+0x238>)
 80070c4:	f7ff feb0 	bl	8006e28 <addTime>
 80070c8:	4603      	mov	r3, r0
 80070ca:	2b00      	cmp	r3, #0
 80070cc:	d004      	beq.n	80070d8 <PIDregulating+0x1c4>
			fixOverflowIssue(&next_action, &current_time, &next_measuring);
 80070ce:	4a1e      	ldr	r2, [pc, #120]	; (8007148 <PIDregulating+0x234>)
 80070d0:	491c      	ldr	r1, [pc, #112]	; (8007144 <PIDregulating+0x230>)
 80070d2:	481e      	ldr	r0, [pc, #120]	; (800714c <PIDregulating+0x238>)
 80070d4:	f7ff fed5 	bl	8006e82 <fixOverflowIssue>
    *U_res = U/10000; //  U
 80070d8:	4b1f      	ldr	r3, [pc, #124]	; (8007158 <PIDregulating+0x244>)
 80070da:	681b      	ldr	r3, [r3, #0]
 80070dc:	4a21      	ldr	r2, [pc, #132]	; (8007164 <PIDregulating+0x250>)
 80070de:	fb82 1203 	smull	r1, r2, r2, r3
 80070e2:	1312      	asrs	r2, r2, #12
 80070e4:	17db      	asrs	r3, r3, #31
 80070e6:	1ad2      	subs	r2, r2, r3
 80070e8:	683b      	ldr	r3, [r7, #0]
 80070ea:	601a      	str	r2, [r3, #0]
    PID_step = ReceivingE;
 80070ec:	4b0e      	ldr	r3, [pc, #56]	; (8007128 <PIDregulating+0x214>)
 80070ee:	2200      	movs	r2, #0
 80070f0:	701a      	strb	r2, [r3, #0]
    break;
 80070f2:	e004      	b.n	80070fe <PIDregulating+0x1ea>
      break;         //     
 80070f4:	bf00      	nop
 80070f6:	e002      	b.n	80070fe <PIDregulating+0x1ea>
      break;
 80070f8:	bf00      	nop
 80070fa:	e000      	b.n	80070fe <PIDregulating+0x1ea>
      break;         //     
 80070fc:	bf00      	nop
  }
	if(incremTime(&current_time)) fixOverflowIssue(&current_time, &next_action, &next_measuring);
 80070fe:	4811      	ldr	r0, [pc, #68]	; (8007144 <PIDregulating+0x230>)
 8007100:	f7ff feaa 	bl	8006e58 <incremTime>
 8007104:	4603      	mov	r3, r0
 8007106:	2b00      	cmp	r3, #0
 8007108:	d004      	beq.n	8007114 <PIDregulating+0x200>
 800710a:	4a0f      	ldr	r2, [pc, #60]	; (8007148 <PIDregulating+0x234>)
 800710c:	490f      	ldr	r1, [pc, #60]	; (800714c <PIDregulating+0x238>)
 800710e:	480d      	ldr	r0, [pc, #52]	; (8007144 <PIDregulating+0x230>)
 8007110:	f7ff feb7 	bl	8006e82 <fixOverflowIssue>
}
 8007114:	bf00      	nop
 8007116:	3708      	adds	r7, #8
 8007118:	46bd      	mov	sp, r7
 800711a:	bd80      	pop	{r7, pc}
 800711c:	200000e0 	.word	0x200000e0
 8007120:	20004b20 	.word	0x20004b20
 8007124:	20004b0c 	.word	0x20004b0c
 8007128:	20004b2c 	.word	0x20004b2c
 800712c:	200000e4 	.word	0x200000e4
 8007130:	20004b24 	.word	0x20004b24
 8007134:	200000e8 	.word	0x200000e8
 8007138:	20004b00 	.word	0x20004b00
 800713c:	20000d9c 	.word	0x20000d9c
 8007140:	20004b18 	.word	0x20004b18
 8007144:	20004b04 	.word	0x20004b04
 8007148:	20004b10 	.word	0x20004b10
 800714c:	20004b14 	.word	0x20004b14
 8007150:	20004b08 	.word	0x20004b08
 8007154:	20004b1c 	.word	0x20004b1c
 8007158:	20004b28 	.word	0x20004b28
 800715c:	66666667 	.word	0x66666667
 8007160:	200000ec 	.word	0x200000ec
 8007164:	68db8bad 	.word	0x68db8bad

08007168 <calculateTension>:
volatile uint16_t angle_left = 200;
volatile uint16_t angle_right = 200;
volatile uint16_t previous_angle_left;
volatile uint16_t previous_angle_right;

void calculateTension(uint16_t A0_raw, uint16_t a_l, uint16_t a_r){ //A0_raw -   (0-4095), a_l_degr, a_r_degr -    * 10
 8007168:	b5b0      	push	{r4, r5, r7, lr}
 800716a:	b084      	sub	sp, #16
 800716c:	af00      	add	r7, sp, #0
 800716e:	4603      	mov	r3, r0
 8007170:	80fb      	strh	r3, [r7, #6]
 8007172:	460b      	mov	r3, r1
 8007174:	80bb      	strh	r3, [r7, #4]
 8007176:	4613      	mov	r3, r2
 8007178:	807b      	strh	r3, [r7, #2]
	N = (K_a0 * 3.3 * A0_raw * 3.7243053 ) / 4095; //
 800717a:	4b7f      	ldr	r3, [pc, #508]	; (8007378 <calculateTension+0x210>)
 800717c:	781b      	ldrb	r3, [r3, #0]
 800717e:	b2db      	uxtb	r3, r3
 8007180:	4618      	mov	r0, r3
 8007182:	f7f9 f9a3 	bl	80004cc <__aeabi_i2d>
 8007186:	a370      	add	r3, pc, #448	; (adr r3, 8007348 <calculateTension+0x1e0>)
 8007188:	e9d3 2300 	ldrd	r2, r3, [r3]
 800718c:	f7f9 fa04 	bl	8000598 <__aeabi_dmul>
 8007190:	4603      	mov	r3, r0
 8007192:	460c      	mov	r4, r1
 8007194:	4625      	mov	r5, r4
 8007196:	461c      	mov	r4, r3
 8007198:	88fb      	ldrh	r3, [r7, #6]
 800719a:	4618      	mov	r0, r3
 800719c:	f7f9 f996 	bl	80004cc <__aeabi_i2d>
 80071a0:	4602      	mov	r2, r0
 80071a2:	460b      	mov	r3, r1
 80071a4:	4620      	mov	r0, r4
 80071a6:	4629      	mov	r1, r5
 80071a8:	f7f9 f9f6 	bl	8000598 <__aeabi_dmul>
 80071ac:	4603      	mov	r3, r0
 80071ae:	460c      	mov	r4, r1
 80071b0:	4618      	mov	r0, r3
 80071b2:	4621      	mov	r1, r4
 80071b4:	a366      	add	r3, pc, #408	; (adr r3, 8007350 <calculateTension+0x1e8>)
 80071b6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80071ba:	f7f9 f9ed 	bl	8000598 <__aeabi_dmul>
 80071be:	4603      	mov	r3, r0
 80071c0:	460c      	mov	r4, r1
 80071c2:	4618      	mov	r0, r3
 80071c4:	4621      	mov	r1, r4
 80071c6:	a364      	add	r3, pc, #400	; (adr r3, 8007358 <calculateTension+0x1f0>)
 80071c8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80071cc:	f7f9 fb0e 	bl	80007ec <__aeabi_ddiv>
 80071d0:	4603      	mov	r3, r0
 80071d2:	460c      	mov	r4, r1
 80071d4:	4618      	mov	r0, r3
 80071d6:	4621      	mov	r1, r4
 80071d8:	f7f9 fca0 	bl	8000b1c <__aeabi_d2f>
 80071dc:	4602      	mov	r2, r0
 80071de:	4b67      	ldr	r3, [pc, #412]	; (800737c <calculateTension+0x214>)
 80071e0:	601a      	str	r2, [r3, #0]

#ifdef TABLE_TEST
	N = 15;
#endif

	if (N<0) { N = 0; }
 80071e2:	4b66      	ldr	r3, [pc, #408]	; (800737c <calculateTension+0x214>)
 80071e4:	681b      	ldr	r3, [r3, #0]
 80071e6:	f04f 0100 	mov.w	r1, #0
 80071ea:	4618      	mov	r0, r3
 80071ec:	f7f9 ff92 	bl	8001114 <__aeabi_fcmplt>
 80071f0:	4603      	mov	r3, r0
 80071f2:	2b00      	cmp	r3, #0
 80071f4:	d003      	beq.n	80071fe <calculateTension+0x96>
 80071f6:	4b61      	ldr	r3, [pc, #388]	; (800737c <calculateTension+0x214>)
 80071f8:	f04f 0200 	mov.w	r2, #0
 80071fc:	601a      	str	r2, [r3, #0]
//	if (T<0) { T = 0; }

	static uint16_t a_l_local = 0;
	static uint16_t a_r_local = 0;
	static float denom = 1;
	if((a_l != a_l_local) || (a_r != a_r_local)){
 80071fe:	4b60      	ldr	r3, [pc, #384]	; (8007380 <calculateTension+0x218>)
 8007200:	881b      	ldrh	r3, [r3, #0]
 8007202:	88ba      	ldrh	r2, [r7, #4]
 8007204:	429a      	cmp	r2, r3
 8007206:	d104      	bne.n	8007212 <calculateTension+0xaa>
 8007208:	4b5e      	ldr	r3, [pc, #376]	; (8007384 <calculateTension+0x21c>)
 800720a:	881b      	ldrh	r3, [r3, #0]
 800720c:	887a      	ldrh	r2, [r7, #2]
 800720e:	429a      	cmp	r2, r3
 8007210:	d05c      	beq.n	80072cc <calculateTension+0x164>
		a_l_local = a_l;
 8007212:	4a5b      	ldr	r2, [pc, #364]	; (8007380 <calculateTension+0x218>)
 8007214:	88bb      	ldrh	r3, [r7, #4]
 8007216:	8013      	strh	r3, [r2, #0]
		a_r_local = a_r;
 8007218:	4a5a      	ldr	r2, [pc, #360]	; (8007384 <calculateTension+0x21c>)
 800721a:	887b      	ldrh	r3, [r7, #2]
 800721c:	8013      	strh	r3, [r2, #0]
		float a_l_f = a_l*M_PI/1800;
 800721e:	88bb      	ldrh	r3, [r7, #4]
 8007220:	4618      	mov	r0, r3
 8007222:	f7f9 f953 	bl	80004cc <__aeabi_i2d>
 8007226:	a34e      	add	r3, pc, #312	; (adr r3, 8007360 <calculateTension+0x1f8>)
 8007228:	e9d3 2300 	ldrd	r2, r3, [r3]
 800722c:	f7f9 f9b4 	bl	8000598 <__aeabi_dmul>
 8007230:	4603      	mov	r3, r0
 8007232:	460c      	mov	r4, r1
 8007234:	4618      	mov	r0, r3
 8007236:	4621      	mov	r1, r4
 8007238:	f04f 0200 	mov.w	r2, #0
 800723c:	4b52      	ldr	r3, [pc, #328]	; (8007388 <calculateTension+0x220>)
 800723e:	f7f9 fad5 	bl	80007ec <__aeabi_ddiv>
 8007242:	4603      	mov	r3, r0
 8007244:	460c      	mov	r4, r1
 8007246:	4618      	mov	r0, r3
 8007248:	4621      	mov	r1, r4
 800724a:	f7f9 fc67 	bl	8000b1c <__aeabi_d2f>
 800724e:	4603      	mov	r3, r0
 8007250:	60fb      	str	r3, [r7, #12]
		float a_r_f = a_r*M_PI/1800;
 8007252:	887b      	ldrh	r3, [r7, #2]
 8007254:	4618      	mov	r0, r3
 8007256:	f7f9 f939 	bl	80004cc <__aeabi_i2d>
 800725a:	a341      	add	r3, pc, #260	; (adr r3, 8007360 <calculateTension+0x1f8>)
 800725c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007260:	f7f9 f99a 	bl	8000598 <__aeabi_dmul>
 8007264:	4603      	mov	r3, r0
 8007266:	460c      	mov	r4, r1
 8007268:	4618      	mov	r0, r3
 800726a:	4621      	mov	r1, r4
 800726c:	f04f 0200 	mov.w	r2, #0
 8007270:	4b45      	ldr	r3, [pc, #276]	; (8007388 <calculateTension+0x220>)
 8007272:	f7f9 fabb 	bl	80007ec <__aeabi_ddiv>
 8007276:	4603      	mov	r3, r0
 8007278:	460c      	mov	r4, r1
 800727a:	4618      	mov	r0, r3
 800727c:	4621      	mov	r1, r4
 800727e:	f7f9 fc4d 	bl	8000b1c <__aeabi_d2f>
 8007282:	4603      	mov	r3, r0
 8007284:	60bb      	str	r3, [r7, #8]
//		denom = (cos(a_r_f - a_l_f) * sin((a_l_f+a_r_f)/2)); //  ( 1)
		denom = (sin(a_r_f) + sin(a_l_f)); //     08.08.2019 ( 2)( 3)
 8007286:	68b8      	ldr	r0, [r7, #8]
 8007288:	f7f9 f932 	bl	80004f0 <__aeabi_f2d>
 800728c:	4603      	mov	r3, r0
 800728e:	460c      	mov	r4, r1
 8007290:	4618      	mov	r0, r3
 8007292:	4621      	mov	r1, r4
 8007294:	f001 fd56 	bl	8008d44 <sin>
 8007298:	4604      	mov	r4, r0
 800729a:	460d      	mov	r5, r1
 800729c:	68f8      	ldr	r0, [r7, #12]
 800729e:	f7f9 f927 	bl	80004f0 <__aeabi_f2d>
 80072a2:	4602      	mov	r2, r0
 80072a4:	460b      	mov	r3, r1
 80072a6:	4610      	mov	r0, r2
 80072a8:	4619      	mov	r1, r3
 80072aa:	f001 fd4b 	bl	8008d44 <sin>
 80072ae:	4602      	mov	r2, r0
 80072b0:	460b      	mov	r3, r1
 80072b2:	4620      	mov	r0, r4
 80072b4:	4629      	mov	r1, r5
 80072b6:	f7f8 ffbd 	bl	8000234 <__adddf3>
 80072ba:	4603      	mov	r3, r0
 80072bc:	460c      	mov	r4, r1
 80072be:	4618      	mov	r0, r3
 80072c0:	4621      	mov	r1, r4
 80072c2:	f7f9 fc2b 	bl	8000b1c <__aeabi_d2f>
 80072c6:	4602      	mov	r2, r0
 80072c8:	4b30      	ldr	r3, [pc, #192]	; (800738c <calculateTension+0x224>)
 80072ca:	601a      	str	r2, [r3, #0]
	}
//	T = (2.1244 * N - 12.6) / denom; //  ( 1)
//	T = (3.736 * N - 23.450) / denom; //     08.08.2019 ( 2)
	T = (3.9214 * N - 27.147) / denom; //     13.08.2019 ( 3)
 80072cc:	4b2b      	ldr	r3, [pc, #172]	; (800737c <calculateTension+0x214>)
 80072ce:	681b      	ldr	r3, [r3, #0]
 80072d0:	4618      	mov	r0, r3
 80072d2:	f7f9 f90d 	bl	80004f0 <__aeabi_f2d>
 80072d6:	a324      	add	r3, pc, #144	; (adr r3, 8007368 <calculateTension+0x200>)
 80072d8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80072dc:	f7f9 f95c 	bl	8000598 <__aeabi_dmul>
 80072e0:	4603      	mov	r3, r0
 80072e2:	460c      	mov	r4, r1
 80072e4:	4618      	mov	r0, r3
 80072e6:	4621      	mov	r1, r4
 80072e8:	a321      	add	r3, pc, #132	; (adr r3, 8007370 <calculateTension+0x208>)
 80072ea:	e9d3 2300 	ldrd	r2, r3, [r3]
 80072ee:	f7f8 ff9f 	bl	8000230 <__aeabi_dsub>
 80072f2:	4603      	mov	r3, r0
 80072f4:	460c      	mov	r4, r1
 80072f6:	4625      	mov	r5, r4
 80072f8:	461c      	mov	r4, r3
 80072fa:	4b24      	ldr	r3, [pc, #144]	; (800738c <calculateTension+0x224>)
 80072fc:	681b      	ldr	r3, [r3, #0]
 80072fe:	4618      	mov	r0, r3
 8007300:	f7f9 f8f6 	bl	80004f0 <__aeabi_f2d>
 8007304:	4602      	mov	r2, r0
 8007306:	460b      	mov	r3, r1
 8007308:	4620      	mov	r0, r4
 800730a:	4629      	mov	r1, r5
 800730c:	f7f9 fa6e 	bl	80007ec <__aeabi_ddiv>
 8007310:	4603      	mov	r3, r0
 8007312:	460c      	mov	r4, r1
 8007314:	4618      	mov	r0, r3
 8007316:	4621      	mov	r1, r4
 8007318:	f7f9 fc00 	bl	8000b1c <__aeabi_d2f>
 800731c:	4602      	mov	r2, r0
 800731e:	4b1c      	ldr	r3, [pc, #112]	; (8007390 <calculateTension+0x228>)
 8007320:	601a      	str	r2, [r3, #0]
//	T = (2.1244 * N - 14) / denom; //  ,   
	if(T < 0) T = 0;
 8007322:	4b1b      	ldr	r3, [pc, #108]	; (8007390 <calculateTension+0x228>)
 8007324:	681b      	ldr	r3, [r3, #0]
 8007326:	f04f 0100 	mov.w	r1, #0
 800732a:	4618      	mov	r0, r3
 800732c:	f7f9 fef2 	bl	8001114 <__aeabi_fcmplt>
 8007330:	4603      	mov	r3, r0
 8007332:	2b00      	cmp	r3, #0
 8007334:	d100      	bne.n	8007338 <calculateTension+0x1d0>

}
 8007336:	e003      	b.n	8007340 <calculateTension+0x1d8>
	if(T < 0) T = 0;
 8007338:	4b15      	ldr	r3, [pc, #84]	; (8007390 <calculateTension+0x228>)
 800733a:	f04f 0200 	mov.w	r2, #0
 800733e:	601a      	str	r2, [r3, #0]
}
 8007340:	bf00      	nop
 8007342:	3710      	adds	r7, #16
 8007344:	46bd      	mov	sp, r7
 8007346:	bdb0      	pop	{r4, r5, r7, pc}
 8007348:	66666666 	.word	0x66666666
 800734c:	400a6666 	.word	0x400a6666
 8007350:	93be8e46 	.word	0x93be8e46
 8007354:	400dcb60 	.word	0x400dcb60
 8007358:	00000000 	.word	0x00000000
 800735c:	40affe00 	.word	0x40affe00
 8007360:	54442d18 	.word	0x54442d18
 8007364:	400921fb 	.word	0x400921fb
 8007368:	f6944674 	.word	0xf6944674
 800736c:	400f5f06 	.word	0x400f5f06
 8007370:	cac08312 	.word	0xcac08312
 8007374:	403b25a1 	.word	0x403b25a1
 8007378:	200000f0 	.word	0x200000f0
 800737c:	20000e14 	.word	0x20000e14
 8007380:	20000da0 	.word	0x20000da0
 8007384:	20000da2 	.word	0x20000da2
 8007388:	409c2000 	.word	0x409c2000
 800738c:	200000f8 	.word	0x200000f8
 8007390:	20000e18 	.word	0x20000e18

08007394 <NVIC_EnableIRQ>:
{
 8007394:	b480      	push	{r7}
 8007396:	b083      	sub	sp, #12
 8007398:	af00      	add	r7, sp, #0
 800739a:	4603      	mov	r3, r0
 800739c:	71fb      	strb	r3, [r7, #7]
  NVIC->ISER[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* enable interrupt */
 800739e:	4908      	ldr	r1, [pc, #32]	; (80073c0 <NVIC_EnableIRQ+0x2c>)
 80073a0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80073a4:	095b      	lsrs	r3, r3, #5
 80073a6:	79fa      	ldrb	r2, [r7, #7]
 80073a8:	f002 021f 	and.w	r2, r2, #31
 80073ac:	2001      	movs	r0, #1
 80073ae:	fa00 f202 	lsl.w	r2, r0, r2
 80073b2:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 80073b6:	bf00      	nop
 80073b8:	370c      	adds	r7, #12
 80073ba:	46bd      	mov	sp, r7
 80073bc:	bc80      	pop	{r7}
 80073be:	4770      	bx	lr
 80073c0:	e000e100 	.word	0xe000e100

080073c4 <sendNextByte>:

void keyscan_work(uint8_t code); //Keyboadr.c file contains definition of this function



void sendNextByte(void){ // 
 80073c4:	b490      	push	{r4, r7}
 80073c6:	af00      	add	r7, sp, #0
	
	if (!usart_buff)
 80073c8:	4b16      	ldr	r3, [pc, #88]	; (8007424 <sendNextByte+0x60>)
 80073ca:	681b      	ldr	r3, [r3, #0]
 80073cc:	2b00      	cmp	r3, #0
 80073ce:	d025      	beq.n	800741c <sendNextByte+0x58>
			return;
		if(usart_buff_index<USART_BUFF_SIZE) //      
 80073d0:	4b15      	ldr	r3, [pc, #84]	; (8007428 <sendNextByte+0x64>)
 80073d2:	881b      	ldrh	r3, [r3, #0]
 80073d4:	b29b      	uxth	r3, r3
 80073d6:	2bc7      	cmp	r3, #199	; 0xc7
 80073d8:	d819      	bhi.n	800740e <sendNextByte+0x4a>
			if(usart_buff[usart_buff_index]){  //    0
 80073da:	4b12      	ldr	r3, [pc, #72]	; (8007424 <sendNextByte+0x60>)
 80073dc:	681b      	ldr	r3, [r3, #0]
 80073de:	4a12      	ldr	r2, [pc, #72]	; (8007428 <sendNextByte+0x64>)
 80073e0:	8812      	ldrh	r2, [r2, #0]
 80073e2:	b292      	uxth	r2, r2
 80073e4:	4413      	add	r3, r2
 80073e6:	781b      	ldrb	r3, [r3, #0]
 80073e8:	b2db      	uxtb	r3, r3
 80073ea:	2b00      	cmp	r3, #0
 80073ec:	d00f      	beq.n	800740e <sendNextByte+0x4a>
					USART3->DR = usart_buff[usart_buff_index++]; //       
 80073ee:	490f      	ldr	r1, [pc, #60]	; (800742c <sendNextByte+0x68>)
 80073f0:	4b0c      	ldr	r3, [pc, #48]	; (8007424 <sendNextByte+0x60>)
 80073f2:	681a      	ldr	r2, [r3, #0]
 80073f4:	4b0c      	ldr	r3, [pc, #48]	; (8007428 <sendNextByte+0x64>)
 80073f6:	881b      	ldrh	r3, [r3, #0]
 80073f8:	b29b      	uxth	r3, r3
 80073fa:	1c58      	adds	r0, r3, #1
 80073fc:	b284      	uxth	r4, r0
 80073fe:	480a      	ldr	r0, [pc, #40]	; (8007428 <sendNextByte+0x64>)
 8007400:	8004      	strh	r4, [r0, #0]
 8007402:	4413      	add	r3, r2
 8007404:	781b      	ldrb	r3, [r3, #0]
 8007406:	b2db      	uxtb	r3, r3
 8007408:	b29b      	uxth	r3, r3
 800740a:	808b      	strh	r3, [r1, #4]
					return; //
 800740c:	e007      	b.n	800741e <sendNextByte+0x5a>
			}
		usart_buff_index = 0; //      , ..   
 800740e:	4b06      	ldr	r3, [pc, #24]	; (8007428 <sendNextByte+0x64>)
 8007410:	2200      	movs	r2, #0
 8007412:	801a      	strh	r2, [r3, #0]
		usart_buff = 0;
 8007414:	4b03      	ldr	r3, [pc, #12]	; (8007424 <sendNextByte+0x60>)
 8007416:	2200      	movs	r2, #0
 8007418:	601a      	str	r2, [r3, #0]
 800741a:	e000      	b.n	800741e <sendNextByte+0x5a>
			return;
 800741c:	bf00      	nop
}
 800741e:	46bd      	mov	sp, r7
 8007420:	bc90      	pop	{r4, r7}
 8007422:	4770      	bx	lr
 8007424:	20004b38 	.word	0x20004b38
 8007428:	20004b34 	.word	0x20004b34
 800742c:	40004800 	.word	0x40004800

08007430 <USART3_IRQHandler>:
	
void USART3_IRQHandler(void) //      
{
 8007430:	b580      	push	{r7, lr}
 8007432:	af00      	add	r7, sp, #0

	if (USART3->SR & USART_SR_RXNE ){ //    
 8007434:	4b10      	ldr	r3, [pc, #64]	; (8007478 <USART3_IRQHandler+0x48>)
 8007436:	881b      	ldrh	r3, [r3, #0]
 8007438:	b29b      	uxth	r3, r3
 800743a:	f003 0320 	and.w	r3, r3, #32
 800743e:	2b00      	cmp	r3, #0
 8007440:	d006      	beq.n	8007450 <USART3_IRQHandler+0x20>
		keyscan_work(USART3->DR);
 8007442:	4b0d      	ldr	r3, [pc, #52]	; (8007478 <USART3_IRQHandler+0x48>)
 8007444:	889b      	ldrh	r3, [r3, #4]
 8007446:	b29b      	uxth	r3, r3
 8007448:	b2db      	uxtb	r3, r3
 800744a:	4618      	mov	r0, r3
 800744c:	f7fc fc42 	bl	8003cd4 <keyscan_work>
	}
	if (USART3->SR & USART_SR_TC){ //    (transmit complite)
 8007450:	4b09      	ldr	r3, [pc, #36]	; (8007478 <USART3_IRQHandler+0x48>)
 8007452:	881b      	ldrh	r3, [r3, #0]
 8007454:	b29b      	uxth	r3, r3
 8007456:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800745a:	2b00      	cmp	r3, #0
 800745c:	d009      	beq.n	8007472 <USART3_IRQHandler+0x42>
		sendNextByte();
 800745e:	f7ff ffb1 	bl	80073c4 <sendNextByte>
		USART3->SR &= ~USART_SR_TC;
 8007462:	4a05      	ldr	r2, [pc, #20]	; (8007478 <USART3_IRQHandler+0x48>)
 8007464:	4b04      	ldr	r3, [pc, #16]	; (8007478 <USART3_IRQHandler+0x48>)
 8007466:	881b      	ldrh	r3, [r3, #0]
 8007468:	b29b      	uxth	r3, r3
 800746a:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800746e:	b29b      	uxth	r3, r3
 8007470:	8013      	strh	r3, [r2, #0]
	}
}
 8007472:	bf00      	nop
 8007474:	bd80      	pop	{r7, pc}
 8007476:	bf00      	nop
 8007478:	40004800 	.word	0x40004800

0800747c <DMA1_Channel7_IRQHandler>:
		USART2->SR &= ~USART_SR_TC;
	}
}
*/

void DMA1_Channel7_IRQHandler(void){
 800747c:	b480      	push	{r7}
 800747e:	af00      	add	r7, sp, #0
	if(DMA1->ISR & DMA_ISR_TCIF7){ // A transfer complete (TC) event occurred on channel 7
 8007480:	4b0a      	ldr	r3, [pc, #40]	; (80074ac <DMA1_Channel7_IRQHandler+0x30>)
 8007482:	681b      	ldr	r3, [r3, #0]
 8007484:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8007488:	2b00      	cmp	r3, #0
 800748a:	d005      	beq.n	8007498 <DMA1_Channel7_IRQHandler+0x1c>
		DMA1->IFCR |= DMA_IFCR_CTCIF7; //Clears the corresponding TCIF flag in the DMA_ISR register
 800748c:	4a07      	ldr	r2, [pc, #28]	; (80074ac <DMA1_Channel7_IRQHandler+0x30>)
 800748e:	4b07      	ldr	r3, [pc, #28]	; (80074ac <DMA1_Channel7_IRQHandler+0x30>)
 8007490:	685b      	ldr	r3, [r3, #4]
 8007492:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 8007496:	6053      	str	r3, [r2, #4]
//		GPIOA->BSRR = GPIO_BSRR_BS1; //    max485
	//GPIOA->BSRR = GPIO_BSRR_BR1; //    max485
	}
	DMA1->IFCR |= 0x0fffffff; //    (  , )
 8007498:	4a04      	ldr	r2, [pc, #16]	; (80074ac <DMA1_Channel7_IRQHandler+0x30>)
 800749a:	4b04      	ldr	r3, [pc, #16]	; (80074ac <DMA1_Channel7_IRQHandler+0x30>)
 800749c:	685b      	ldr	r3, [r3, #4]
 800749e:	f063 4370 	orn	r3, r3, #4026531840	; 0xf0000000
 80074a2:	6053      	str	r3, [r2, #4]
	
}
 80074a4:	bf00      	nop
 80074a6:	46bd      	mov	sp, r7
 80074a8:	bc80      	pop	{r7}
 80074aa:	4770      	bx	lr
 80074ac:	40020000 	.word	0x40020000

080074b0 <USART2_IRQHandler>:
volatile char i = 0;
void USART2_IRQHandler(void) //      
{
 80074b0:	b480      	push	{r7}
 80074b2:	af00      	add	r7, sp, #0

	if (USART2->SR & USART_SR_TC){ //    (transmit complite)
 80074b4:	4b14      	ldr	r3, [pc, #80]	; (8007508 <USART2_IRQHandler+0x58>)
 80074b6:	881b      	ldrh	r3, [r3, #0]
 80074b8:	b29b      	uxth	r3, r3
 80074ba:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80074be:	2b00      	cmp	r3, #0
 80074c0:	d01e      	beq.n	8007500 <USART2_IRQHandler+0x50>
		i++;
 80074c2:	4b12      	ldr	r3, [pc, #72]	; (800750c <USART2_IRQHandler+0x5c>)
 80074c4:	781b      	ldrb	r3, [r3, #0]
 80074c6:	b2db      	uxtb	r3, r3
 80074c8:	3301      	adds	r3, #1
 80074ca:	b2da      	uxtb	r2, r3
 80074cc:	4b0f      	ldr	r3, [pc, #60]	; (800750c <USART2_IRQHandler+0x5c>)
 80074ce:	701a      	strb	r2, [r3, #0]
		USART2->SR &= ~USART_SR_TC;
 80074d0:	4a0d      	ldr	r2, [pc, #52]	; (8007508 <USART2_IRQHandler+0x58>)
 80074d2:	4b0d      	ldr	r3, [pc, #52]	; (8007508 <USART2_IRQHandler+0x58>)
 80074d4:	881b      	ldrh	r3, [r3, #0]
 80074d6:	b29b      	uxth	r3, r3
 80074d8:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80074dc:	b29b      	uxth	r3, r3
 80074de:	8013      	strh	r3, [r2, #0]
		if(DMA1->ISR & DMA_ISR_TCIF7){
 80074e0:	4b0b      	ldr	r3, [pc, #44]	; (8007510 <USART2_IRQHandler+0x60>)
 80074e2:	681b      	ldr	r3, [r3, #0]
 80074e4:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80074e8:	2b00      	cmp	r3, #0
 80074ea:	d009      	beq.n	8007500 <USART2_IRQHandler+0x50>
			DMA1->IFCR |= DMA_IFCR_CTCIF7;
 80074ec:	4a08      	ldr	r2, [pc, #32]	; (8007510 <USART2_IRQHandler+0x60>)
 80074ee:	4b08      	ldr	r3, [pc, #32]	; (8007510 <USART2_IRQHandler+0x60>)
 80074f0:	685b      	ldr	r3, [r3, #4]
 80074f2:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 80074f6:	6053      	str	r3, [r2, #4]
			GPIOA->BSRR = GPIO_BSRR_BR1; //    max485
 80074f8:	4b06      	ldr	r3, [pc, #24]	; (8007514 <USART2_IRQHandler+0x64>)
 80074fa:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 80074fe:	611a      	str	r2, [r3, #16]
		}
	}
}
 8007500:	bf00      	nop
 8007502:	46bd      	mov	sp, r7
 8007504:	bc80      	pop	{r7}
 8007506:	4770      	bx	lr
 8007508:	40004400 	.word	0x40004400
 800750c:	20000da4 	.word	0x20000da4
 8007510:	40020000 	.word	0x40020000
 8007514:	40010800 	.word	0x40010800

08007518 <usart2_init>:

void usart2_init(void) /*RS485*/
{
 8007518:	b580      	push	{r7, lr}
 800751a:	af00      	add	r7, sp, #0


		RCC->APB2ENR |= RCC_APB2ENR_IOPAEN | RCC_APB2ENR_AFIOEN; // PA2-Tx PA3-Rx (gpioa   ,     )
 800751c:	4a33      	ldr	r2, [pc, #204]	; (80075ec <usart2_init+0xd4>)
 800751e:	4b33      	ldr	r3, [pc, #204]	; (80075ec <usart2_init+0xd4>)
 8007520:	699b      	ldr	r3, [r3, #24]
 8007522:	f043 0305 	orr.w	r3, r3, #5
 8007526:	6193      	str	r3, [r2, #24]
		RCC->APB1ENR |= RCC_APB1ENR_USART2EN; //USART2 - PA2-Tx PA3-Rx ,   APB1 (36MHz   )
 8007528:	4a30      	ldr	r2, [pc, #192]	; (80075ec <usart2_init+0xd4>)
 800752a:	4b30      	ldr	r3, [pc, #192]	; (80075ec <usart2_init+0xd4>)
 800752c:	69db      	ldr	r3, [r3, #28]
 800752e:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8007532:	61d3      	str	r3, [r2, #28]

	
		GPIOA->CRL &= ~(GPIO_CRL_MODE1 | GPIO_CRL_CNF1);
 8007534:	4a2e      	ldr	r2, [pc, #184]	; (80075f0 <usart2_init+0xd8>)
 8007536:	4b2e      	ldr	r3, [pc, #184]	; (80075f0 <usart2_init+0xd8>)
 8007538:	681b      	ldr	r3, [r3, #0]
 800753a:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 800753e:	6013      	str	r3, [r2, #0]
		GPIOA->CRL |= GPIO_CRL_MODE1; //output 50MHz, General purpose output push-pull
 8007540:	4a2b      	ldr	r2, [pc, #172]	; (80075f0 <usart2_init+0xd8>)
 8007542:	4b2b      	ldr	r3, [pc, #172]	; (80075f0 <usart2_init+0xd8>)
 8007544:	681b      	ldr	r3, [r3, #0]
 8007546:	f043 0330 	orr.w	r3, r3, #48	; 0x30
 800754a:	6013      	str	r3, [r2, #0]
		GPIOA->BSRR = GPIO_BSRR_BR1; //    max485
 800754c:	4b28      	ldr	r3, [pc, #160]	; (80075f0 <usart2_init+0xd8>)
 800754e:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 8007552:	611a      	str	r2, [r3, #16]
//		GPIOA->BSRR = GPIO_BSRR_BS1; //    max485


	
//Tx PA2 (no remap, usart2)
		GPIOA->CRL	&= ~GPIO_CRL_CNF2 & ~GPIO_CRL_MODE2;
 8007554:	4a26      	ldr	r2, [pc, #152]	; (80075f0 <usart2_init+0xd8>)
 8007556:	4b26      	ldr	r3, [pc, #152]	; (80075f0 <usart2_init+0xd8>)
 8007558:	681b      	ldr	r3, [r3, #0]
 800755a:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00
 800755e:	6013      	str	r3, [r2, #0]
		GPIOA->CRL |= GPIO_CRL_CNF2_1 | GPIO_CRL_MODE2; //CNF2 0b10 PP alt, MODE2 0b11 Output mode max speed 50 MHz
 8007560:	4a23      	ldr	r2, [pc, #140]	; (80075f0 <usart2_init+0xd8>)
 8007562:	4b23      	ldr	r3, [pc, #140]	; (80075f0 <usart2_init+0xd8>)
 8007564:	681b      	ldr	r3, [r3, #0]
 8007566:	f443 6330 	orr.w	r3, r3, #2816	; 0xb00
 800756a:	6013      	str	r3, [r2, #0]
/**
//Rx PA3
		GPIOA->CRL &= ~GPIO_CRL_CNF3 & ~GPIO_CRL_MODE3;
		GPIOA->CRL |= GPIO_CRL_CNF3_0 ; //input
**/
		USART2->BRR =  0x753; //(36 000 000/19200)/16 = 117.18 ; //    ,     (  ,   )
 800756c:	4b21      	ldr	r3, [pc, #132]	; (80075f4 <usart2_init+0xdc>)
 800756e:	f240 7253 	movw	r2, #1875	; 0x753
 8007572:	811a      	strh	r2, [r3, #8]
	
		USART2->CR1 = 0;
 8007574:	4b1f      	ldr	r3, [pc, #124]	; (80075f4 <usart2_init+0xdc>)
 8007576:	2200      	movs	r2, #0
 8007578:	819a      	strh	r2, [r3, #12]
		USART2->CR1 |= 	USART_CR1_TCIE	| //tr_compl interr
 800757a:	4a1e      	ldr	r2, [pc, #120]	; (80075f4 <usart2_init+0xdc>)
 800757c:	4b1d      	ldr	r3, [pc, #116]	; (80075f4 <usart2_init+0xdc>)
 800757e:	899b      	ldrh	r3, [r3, #12]
 8007580:	b29b      	uxth	r3, r3
 8007582:	f443 53a2 	orr.w	r3, r3, #5184	; 0x1440
 8007586:	f043 0308 	orr.w	r3, r3, #8
 800758a:	b29b      	uxth	r3, r3
 800758c:	8193      	strh	r3, [r2, #12]
								//USART_CR1_PS			| // odd parity 
								USART_CR1_TE 			|	//Transmitter enable 
								//USART_CR1_RE 			; //Receiver enable
									0;
		
		USART2->CR2 = 0;
 800758e:	4b19      	ldr	r3, [pc, #100]	; (80075f4 <usart2_init+0xdc>)
 8007590:	2200      	movs	r2, #0
 8007592:	821a      	strh	r2, [r3, #16]

		USART2->CR3 |= USART_CR3_DMAT;
 8007594:	4a17      	ldr	r2, [pc, #92]	; (80075f4 <usart2_init+0xdc>)
 8007596:	4b17      	ldr	r3, [pc, #92]	; (80075f4 <usart2_init+0xdc>)
 8007598:	8a9b      	ldrh	r3, [r3, #20]
 800759a:	b29b      	uxth	r3, r3
 800759c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80075a0:	b29b      	uxth	r3, r3
 80075a2:	8293      	strh	r3, [r2, #20]

		USART2->CR1 |= USART_CR1_UE; // UART2
 80075a4:	4a13      	ldr	r2, [pc, #76]	; (80075f4 <usart2_init+0xdc>)
 80075a6:	4b13      	ldr	r3, [pc, #76]	; (80075f4 <usart2_init+0xdc>)
 80075a8:	899b      	ldrh	r3, [r3, #12]
 80075aa:	b29b      	uxth	r3, r3
 80075ac:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 80075b0:	b29b      	uxth	r3, r3
 80075b2:	8193      	strh	r3, [r2, #12]
		USART2->SR &= ~USART_SR_TC;
 80075b4:	4a0f      	ldr	r2, [pc, #60]	; (80075f4 <usart2_init+0xdc>)
 80075b6:	4b0f      	ldr	r3, [pc, #60]	; (80075f4 <usart2_init+0xdc>)
 80075b8:	881b      	ldrh	r3, [r3, #0]
 80075ba:	b29b      	uxth	r3, r3
 80075bc:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80075c0:	b29b      	uxth	r3, r3
 80075c2:	8013      	strh	r3, [r2, #0]
		
		RCC->AHBENR |= RCC_AHBENR_DMA1EN;
 80075c4:	4a09      	ldr	r2, [pc, #36]	; (80075ec <usart2_init+0xd4>)
 80075c6:	4b09      	ldr	r3, [pc, #36]	; (80075ec <usart2_init+0xd4>)
 80075c8:	695b      	ldr	r3, [r3, #20]
 80075ca:	f043 0301 	orr.w	r3, r3, #1
 80075ce:	6153      	str	r3, [r2, #20]
		DMA1_Channel7->CCR |= DMA_CCR1_MINC | DMA_CCR1_DIR ;//| DMA_CCR1_TCIE;//| DMA_CCR1_PL_1;// | DMA_CCR1_TCIE ;
 80075d0:	4a09      	ldr	r2, [pc, #36]	; (80075f8 <usart2_init+0xe0>)
 80075d2:	4b09      	ldr	r3, [pc, #36]	; (80075f8 <usart2_init+0xe0>)
 80075d4:	681b      	ldr	r3, [r3, #0]
 80075d6:	f043 0390 	orr.w	r3, r3, #144	; 0x90
 80075da:	6013      	str	r3, [r2, #0]
		DMA1_Channel7->CPAR = (uint32_t)(&(USART2->DR));
 80075dc:	4b06      	ldr	r3, [pc, #24]	; (80075f8 <usart2_init+0xe0>)
 80075de:	4a07      	ldr	r2, [pc, #28]	; (80075fc <usart2_init+0xe4>)
 80075e0:	609a      	str	r2, [r3, #8]
//		DMA1_Channel7->CMAR = (uint32_t)(arr_to_transfer);
//		DMA1_Channel7->CNDTR = 4*4 ; // 4 times by 4 byte
//		DMA1_Channel7->CCR |= DMA_CCR1_EN ;
//		NVIC_EnableIRQ (DMA1_Channel7_IRQn); 
		NVIC_EnableIRQ (USART2_IRQn);
 80075e2:	2026      	movs	r0, #38	; 0x26
 80075e4:	f7ff fed6 	bl	8007394 <NVIC_EnableIRQ>
}
 80075e8:	bf00      	nop
 80075ea:	bd80      	pop	{r7, pc}
 80075ec:	40021000 	.word	0x40021000
 80075f0:	40010800 	.word	0x40010800
 80075f4:	40004400 	.word	0x40004400
 80075f8:	40020080 	.word	0x40020080
 80075fc:	40004404 	.word	0x40004404

08007600 <sendStrToUart2>:

void sendStrToUart2(char *str, char size){
 8007600:	b480      	push	{r7}
 8007602:	b083      	sub	sp, #12
 8007604:	af00      	add	r7, sp, #0
 8007606:	6078      	str	r0, [r7, #4]
 8007608:	460b      	mov	r3, r1
 800760a:	70fb      	strb	r3, [r7, #3]
	while(DMA1_Channel7->CNDTR);
 800760c:	bf00      	nop
 800760e:	4b0f      	ldr	r3, [pc, #60]	; (800764c <sendStrToUart2+0x4c>)
 8007610:	685b      	ldr	r3, [r3, #4]
 8007612:	2b00      	cmp	r3, #0
 8007614:	d1fb      	bne.n	800760e <sendStrToUart2+0xe>
	//		GPIOA->BSRR = GPIO_BSRR_BR1; //    max485
	GPIOA->BSRR = GPIO_BSRR_BS1; //    max485
 8007616:	4b0e      	ldr	r3, [pc, #56]	; (8007650 <sendStrToUart2+0x50>)
 8007618:	2202      	movs	r2, #2
 800761a:	611a      	str	r2, [r3, #16]
	DMA1_Channel7->CCR &= ~DMA_CCR1_EN ;
 800761c:	4a0b      	ldr	r2, [pc, #44]	; (800764c <sendStrToUart2+0x4c>)
 800761e:	4b0b      	ldr	r3, [pc, #44]	; (800764c <sendStrToUart2+0x4c>)
 8007620:	681b      	ldr	r3, [r3, #0]
 8007622:	f023 0301 	bic.w	r3, r3, #1
 8007626:	6013      	str	r3, [r2, #0]
	DMA1_Channel7->CMAR = (uint32_t)(str);
 8007628:	4a08      	ldr	r2, [pc, #32]	; (800764c <sendStrToUart2+0x4c>)
 800762a:	687b      	ldr	r3, [r7, #4]
 800762c:	60d3      	str	r3, [r2, #12]
	DMA1_Channel7->CNDTR = size ; // 
 800762e:	4a07      	ldr	r2, [pc, #28]	; (800764c <sendStrToUart2+0x4c>)
 8007630:	78fb      	ldrb	r3, [r7, #3]
 8007632:	6053      	str	r3, [r2, #4]
	DMA1_Channel7->CCR |= DMA_CCR1_EN ;
 8007634:	4a05      	ldr	r2, [pc, #20]	; (800764c <sendStrToUart2+0x4c>)
 8007636:	4b05      	ldr	r3, [pc, #20]	; (800764c <sendStrToUart2+0x4c>)
 8007638:	681b      	ldr	r3, [r3, #0]
 800763a:	f043 0301 	orr.w	r3, r3, #1
 800763e:	6013      	str	r3, [r2, #0]
}
 8007640:	bf00      	nop
 8007642:	370c      	adds	r7, #12
 8007644:	46bd      	mov	sp, r7
 8007646:	bc80      	pop	{r7}
 8007648:	4770      	bx	lr
 800764a:	bf00      	nop
 800764c:	40020080 	.word	0x40020080
 8007650:	40010800 	.word	0x40010800

08007654 <usart3_init_keyboard>:

void usart3_init_keyboard(void)
{
 8007654:	b580      	push	{r7, lr}
 8007656:	af00      	add	r7, sp, #0
		usart_buff_index = 0;
 8007658:	4b26      	ldr	r3, [pc, #152]	; (80076f4 <usart3_init_keyboard+0xa0>)
 800765a:	2200      	movs	r2, #0
 800765c:	801a      	strh	r2, [r3, #0]
		usart_buff = 0;
 800765e:	4b26      	ldr	r3, [pc, #152]	; (80076f8 <usart3_init_keyboard+0xa4>)
 8007660:	2200      	movs	r2, #0
 8007662:	601a      	str	r2, [r3, #0]
	
		RCC->APB2ENR |= RCC_APB2ENR_IOPBEN | RCC_APB2ENR_AFIOEN; // PB10-Tx PB11-Rx (gpioa   ,     )
 8007664:	4a25      	ldr	r2, [pc, #148]	; (80076fc <usart3_init_keyboard+0xa8>)
 8007666:	4b25      	ldr	r3, [pc, #148]	; (80076fc <usart3_init_keyboard+0xa8>)
 8007668:	699b      	ldr	r3, [r3, #24]
 800766a:	f043 0309 	orr.w	r3, r3, #9
 800766e:	6193      	str	r3, [r2, #24]
		RCC->APB1ENR |= RCC_APB1ENR_USART3EN; //USART3 - PB10-Tx PB11-Rx ,   APB1 (36MHz   )
 8007670:	4a22      	ldr	r2, [pc, #136]	; (80076fc <usart3_init_keyboard+0xa8>)
 8007672:	4b22      	ldr	r3, [pc, #136]	; (80076fc <usart3_init_keyboard+0xa8>)
 8007674:	69db      	ldr	r3, [r3, #28]
 8007676:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 800767a:	61d3      	str	r3, [r2, #28]

//Tx PB10 (no remap, usart2)
		GPIOB->CRH	&= ~GPIO_CRH_CNF10 & ~GPIO_CRH_MODE10;
 800767c:	4a20      	ldr	r2, [pc, #128]	; (8007700 <usart3_init_keyboard+0xac>)
 800767e:	4b20      	ldr	r3, [pc, #128]	; (8007700 <usart3_init_keyboard+0xac>)
 8007680:	685b      	ldr	r3, [r3, #4]
 8007682:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00
 8007686:	6053      	str	r3, [r2, #4]
		GPIOB->CRH |= GPIO_CRH_CNF10_1 | GPIO_CRH_MODE10; //CNF2 0b10 PP alt, MODE2 0b11 Output mode max speed 50 MHz
 8007688:	4a1d      	ldr	r2, [pc, #116]	; (8007700 <usart3_init_keyboard+0xac>)
 800768a:	4b1d      	ldr	r3, [pc, #116]	; (8007700 <usart3_init_keyboard+0xac>)
 800768c:	685b      	ldr	r3, [r3, #4]
 800768e:	f443 6330 	orr.w	r3, r3, #2816	; 0xb00
 8007692:	6053      	str	r3, [r2, #4]

//Rx PB11
		GPIOB->CRH &= ~GPIO_CRH_CNF11 & ~GPIO_CRH_MODE11;
 8007694:	4a1a      	ldr	r2, [pc, #104]	; (8007700 <usart3_init_keyboard+0xac>)
 8007696:	4b1a      	ldr	r3, [pc, #104]	; (8007700 <usart3_init_keyboard+0xac>)
 8007698:	685b      	ldr	r3, [r3, #4]
 800769a:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 800769e:	6053      	str	r3, [r2, #4]
		GPIOB->CRH |= GPIO_CRH_CNF11_0 ; //input
 80076a0:	4a17      	ldr	r2, [pc, #92]	; (8007700 <usart3_init_keyboard+0xac>)
 80076a2:	4b17      	ldr	r3, [pc, #92]	; (8007700 <usart3_init_keyboard+0xac>)
 80076a4:	685b      	ldr	r3, [r3, #4]
 80076a6:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80076aa:	6053      	str	r3, [r2, #4]
		USART3->BRR =  0xA93; //13.300Hz //    ,     
 80076ac:	4b15      	ldr	r3, [pc, #84]	; (8007704 <usart3_init_keyboard+0xb0>)
 80076ae:	f640 2293 	movw	r2, #2707	; 0xa93
 80076b2:	811a      	strh	r2, [r3, #8]
		USART3->CR1 = 0;
 80076b4:	4b13      	ldr	r3, [pc, #76]	; (8007704 <usart3_init_keyboard+0xb0>)
 80076b6:	2200      	movs	r2, #0
 80076b8:	819a      	strh	r2, [r3, #12]
		USART3->CR1 |= 	USART_CR1_RXNEIE 	| //   ,
 80076ba:	4a12      	ldr	r2, [pc, #72]	; (8007704 <usart3_init_keyboard+0xb0>)
 80076bc:	4b11      	ldr	r3, [pc, #68]	; (8007704 <usart3_init_keyboard+0xb0>)
 80076be:	899b      	ldrh	r3, [r3, #12]
 80076c0:	b29b      	uxth	r3, r3
 80076c2:	f443 53b3 	orr.w	r3, r3, #5728	; 0x1660
 80076c6:	f043 030c 	orr.w	r3, r3, #12
 80076ca:	b29b      	uxth	r3, r3
 80076cc:	8193      	strh	r3, [r2, #12]
										USART_CR1_PCE 		| // parity  
										USART_CR1_PS			| // odd parity 
										USART_CR1_TE 			|	//Transmitter enable 
										USART_CR1_RE 			; //Receiver enable
											
		USART3->CR2 = 0;
 80076ce:	4b0d      	ldr	r3, [pc, #52]	; (8007704 <usart3_init_keyboard+0xb0>)
 80076d0:	2200      	movs	r2, #0
 80076d2:	821a      	strh	r2, [r3, #16]
		USART3->CR3 = 0;
 80076d4:	4b0b      	ldr	r3, [pc, #44]	; (8007704 <usart3_init_keyboard+0xb0>)
 80076d6:	2200      	movs	r2, #0
 80076d8:	829a      	strh	r2, [r3, #20]
		USART3->CR1 |= USART_CR1_UE; // UART3
 80076da:	4a0a      	ldr	r2, [pc, #40]	; (8007704 <usart3_init_keyboard+0xb0>)
 80076dc:	4b09      	ldr	r3, [pc, #36]	; (8007704 <usart3_init_keyboard+0xb0>)
 80076de:	899b      	ldrh	r3, [r3, #12]
 80076e0:	b29b      	uxth	r3, r3
 80076e2:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 80076e6:	b29b      	uxth	r3, r3
 80076e8:	8193      	strh	r3, [r2, #12]
		NVIC_EnableIRQ (USART3_IRQn); //  
 80076ea:	2027      	movs	r0, #39	; 0x27
 80076ec:	f7ff fe52 	bl	8007394 <NVIC_EnableIRQ>
}
 80076f0:	bf00      	nop
 80076f2:	bd80      	pop	{r7, pc}
 80076f4:	20004b34 	.word	0x20004b34
 80076f8:	20004b38 	.word	0x20004b38
 80076fc:	40021000 	.word	0x40021000
 8007700:	40010c00 	.word	0x40010c00
 8007704:	40004800 	.word	0x40004800

08007708 <delay_ms>:
}
//

//   
void delay_ms(uint32_t tick)
{
 8007708:	b480      	push	{r7}
 800770a:	b083      	sub	sp, #12
 800770c:	af00      	add	r7, sp, #0
 800770e:	6078      	str	r0, [r7, #4]
	sys_delay = tick;
 8007710:	4a06      	ldr	r2, [pc, #24]	; (800772c <delay_ms+0x24>)
 8007712:	687b      	ldr	r3, [r7, #4]
 8007714:	6013      	str	r3, [r2, #0]
  while(sys_delay)
 8007716:	bf00      	nop
 8007718:	4b04      	ldr	r3, [pc, #16]	; (800772c <delay_ms+0x24>)
 800771a:	681b      	ldr	r3, [r3, #0]
 800771c:	2b00      	cmp	r3, #0
 800771e:	d1fb      	bne.n	8007718 <delay_ms+0x10>
 {
 // 
 }
}
 8007720:	bf00      	nop
 8007722:	370c      	adds	r7, #12
 8007724:	46bd      	mov	sp, r7
 8007726:	bc80      	pop	{r7}
 8007728:	4770      	bx	lr
 800772a:	bf00      	nop
 800772c:	20000db0 	.word	0x20000db0

08007730 <ADC_work>:
//

//       (  0  3)
void ADC_work(void)
{
 8007730:	b480      	push	{r7}
 8007732:	af00      	add	r7, sp, #0

	//   ( ,   ,  , )
		switch(ADC_state)
 8007734:	4b27      	ldr	r3, [pc, #156]	; (80077d4 <ADC_work+0xa4>)
 8007736:	781b      	ldrb	r3, [r3, #0]
 8007738:	b2db      	uxtb	r3, r3
 800773a:	2b01      	cmp	r3, #1
 800773c:	d01b      	beq.n	8007776 <ADC_work+0x46>
 800773e:	2b02      	cmp	r3, #2
 8007740:	d027      	beq.n	8007792 <ADC_work+0x62>
 8007742:	2b00      	cmp	r3, #0
 8007744:	d000      	beq.n	8007748 <ADC_work+0x18>
								ADC_state= 0;
			//					adc_delay = 25;
			         }
					     break;
				      }
			 default: break;
 8007746:	e040      	b.n	80077ca <ADC_work+0x9a>
								if(!adc_delay)
 8007748:	4b23      	ldr	r3, [pc, #140]	; (80077d8 <ADC_work+0xa8>)
 800774a:	681b      	ldr	r3, [r3, #0]
 800774c:	2b00      	cmp	r3, #0
 800774e:	d112      	bne.n	8007776 <ADC_work+0x46>
									ADC1->SQR1 = 0;
 8007750:	4b22      	ldr	r3, [pc, #136]	; (80077dc <ADC_work+0xac>)
 8007752:	2200      	movs	r2, #0
 8007754:	62da      	str	r2, [r3, #44]	; 0x2c
									ADC1->SQR2 = 0;
 8007756:	4b21      	ldr	r3, [pc, #132]	; (80077dc <ADC_work+0xac>)
 8007758:	2200      	movs	r2, #0
 800775a:	631a      	str	r2, [r3, #48]	; 0x30
									ADC1->SQR3 = 0;
 800775c:	4b1f      	ldr	r3, [pc, #124]	; (80077dc <ADC_work+0xac>)
 800775e:	2200      	movs	r2, #0
 8007760:	635a      	str	r2, [r3, #52]	; 0x34
									ADC1->SQR3 = ADC_ch + 10;
 8007762:	4b1e      	ldr	r3, [pc, #120]	; (80077dc <ADC_work+0xac>)
 8007764:	4a1e      	ldr	r2, [pc, #120]	; (80077e0 <ADC_work+0xb0>)
 8007766:	7812      	ldrb	r2, [r2, #0]
 8007768:	b2d2      	uxtb	r2, r2
 800776a:	320a      	adds	r2, #10
 800776c:	635a      	str	r2, [r3, #52]	; 0x34
									ADC_state = 1;
 800776e:	4b19      	ldr	r3, [pc, #100]	; (80077d4 <ADC_work+0xa4>)
 8007770:	2201      	movs	r2, #1
 8007772:	701a      	strb	r2, [r3, #0]
									break;
 8007774:	e029      	b.n	80077ca <ADC_work+0x9a>
								if(!adc_delay)
 8007776:	4b18      	ldr	r3, [pc, #96]	; (80077d8 <ADC_work+0xa8>)
 8007778:	681b      	ldr	r3, [r3, #0]
 800777a:	2b00      	cmp	r3, #0
 800777c:	d109      	bne.n	8007792 <ADC_work+0x62>
								ADC1->CR2 |= ADC_CR2_SWSTART;
 800777e:	4a17      	ldr	r2, [pc, #92]	; (80077dc <ADC_work+0xac>)
 8007780:	4b16      	ldr	r3, [pc, #88]	; (80077dc <ADC_work+0xac>)
 8007782:	689b      	ldr	r3, [r3, #8]
 8007784:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 8007788:	6093      	str	r3, [r2, #8]
								ADC_state = 2;
 800778a:	4b12      	ldr	r3, [pc, #72]	; (80077d4 <ADC_work+0xa4>)
 800778c:	2202      	movs	r2, #2
 800778e:	701a      	strb	r2, [r3, #0]
								break;
 8007790:	e01b      	b.n	80077ca <ADC_work+0x9a>
			         if(ADC1->SR & ADC_SR_EOC)
 8007792:	4b12      	ldr	r3, [pc, #72]	; (80077dc <ADC_work+0xac>)
 8007794:	681b      	ldr	r3, [r3, #0]
 8007796:	f003 0302 	and.w	r3, r3, #2
 800779a:	2b00      	cmp	r3, #0
 800779c:	d014      	beq.n	80077c8 <ADC_work+0x98>
								switch(ADC_ch)
 800779e:	4b10      	ldr	r3, [pc, #64]	; (80077e0 <ADC_work+0xb0>)
 80077a0:	781b      	ldrb	r3, [r3, #0]
 80077a2:	b2db      	uxtb	r3, r3
 80077a4:	2b00      	cmp	r3, #0
 80077a6:	d108      	bne.n	80077ba <ADC_work+0x8a>
									case 0: A0_raw = ADC1->DR; ADC_ch = 0; break;
 80077a8:	4b0c      	ldr	r3, [pc, #48]	; (80077dc <ADC_work+0xac>)
 80077aa:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80077ac:	b29a      	uxth	r2, r3
 80077ae:	4b0d      	ldr	r3, [pc, #52]	; (80077e4 <ADC_work+0xb4>)
 80077b0:	801a      	strh	r2, [r3, #0]
 80077b2:	4b0b      	ldr	r3, [pc, #44]	; (80077e0 <ADC_work+0xb0>)
 80077b4:	2200      	movs	r2, #0
 80077b6:	701a      	strb	r2, [r3, #0]
 80077b8:	e003      	b.n	80077c2 <ADC_work+0x92>
										ADC_ch = 0;
 80077ba:	4b09      	ldr	r3, [pc, #36]	; (80077e0 <ADC_work+0xb0>)
 80077bc:	2200      	movs	r2, #0
 80077be:	701a      	strb	r2, [r3, #0]
									break;
 80077c0:	bf00      	nop
								ADC_state= 0;
 80077c2:	4b04      	ldr	r3, [pc, #16]	; (80077d4 <ADC_work+0xa4>)
 80077c4:	2200      	movs	r2, #0
 80077c6:	701a      	strb	r2, [r3, #0]
					     break;
 80077c8:	bf00      	nop
		 }
}
 80077ca:	bf00      	nop
 80077cc:	46bd      	mov	sp, r7
 80077ce:	bc80      	pop	{r7}
 80077d0:	4770      	bx	lr
 80077d2:	bf00      	nop
 80077d4:	20000e0d 	.word	0x20000e0d
 80077d8:	20000db4 	.word	0x20000db4
 80077dc:	40012400 	.word	0x40012400
 80077e0:	20000e0e 	.word	0x20000e0e
 80077e4:	20000e10 	.word	0x20000e10

080077e8 <enableRotation>:
//

void enableRotation(void){
 80077e8:	b580      	push	{r7, lr}
 80077ea:	af00      	add	r7, sp, #0
//  ,      
	PWM_Speed = PWM_Speed_Backup; //
 80077ec:	4b0c      	ldr	r3, [pc, #48]	; (8007820 <enableRotation+0x38>)
 80077ee:	881b      	ldrh	r3, [r3, #0]
 80077f0:	b29a      	uxth	r2, r3
 80077f2:	4b0c      	ldr	r3, [pc, #48]	; (8007824 <enableRotation+0x3c>)
 80077f4:	801a      	strh	r2, [r3, #0]
	PWM_Speed_state = 1;
 80077f6:	4b0c      	ldr	r3, [pc, #48]	; (8007828 <enableRotation+0x40>)
 80077f8:	2201      	movs	r2, #1
 80077fa:	701a      	strb	r2, [r3, #0]
	FC_rotate_Fwd();
 80077fc:	f7fa fa0c 	bl	8001c18 <FC_rotate_Fwd>
	PWM_Update(1, PWM_Speed * K_PWM_Speed);
 8007800:	4b08      	ldr	r3, [pc, #32]	; (8007824 <enableRotation+0x3c>)
 8007802:	881b      	ldrh	r3, [r3, #0]
 8007804:	b29b      	uxth	r3, r3
 8007806:	4a09      	ldr	r2, [pc, #36]	; (800782c <enableRotation+0x44>)
 8007808:	8812      	ldrh	r2, [r2, #0]
 800780a:	b292      	uxth	r2, r2
 800780c:	fb02 f303 	mul.w	r3, r2, r3
 8007810:	b29b      	uxth	r3, r3
 8007812:	4619      	mov	r1, r3
 8007814:	2001      	movs	r0, #1
 8007816:	f7fb fe23 	bl	8003460 <PWM_Update>
}
 800781a:	bf00      	nop
 800781c:	bd80      	pop	{r7, pc}
 800781e:	bf00      	nop
 8007820:	20000e20 	.word	0x20000e20
 8007824:	20000e1e 	.word	0x20000e1e
 8007828:	20000e1c 	.word	0x20000e1c
 800782c:	20000140 	.word	0x20000140

08007830 <disableRotation>:

volatile static int32_t tension_cmd=0;

void disableRotation(void){
 8007830:	b580      	push	{r7, lr}
 8007832:	af00      	add	r7, sp, #0
//  ,      
	PWM_Speed = 0;
 8007834:	4b0f      	ldr	r3, [pc, #60]	; (8007874 <disableRotation+0x44>)
 8007836:	2200      	movs	r2, #0
 8007838:	801a      	strh	r2, [r3, #0]
	PWM_tension = 0;
 800783a:	4b0f      	ldr	r3, [pc, #60]	; (8007878 <disableRotation+0x48>)
 800783c:	2200      	movs	r2, #0
 800783e:	801a      	strh	r2, [r3, #0]
	PWM_Speed_state = 0;
 8007840:	4b0e      	ldr	r3, [pc, #56]	; (800787c <disableRotation+0x4c>)
 8007842:	2200      	movs	r2, #0
 8007844:	701a      	strb	r2, [r3, #0]
	PWM_Tension_state = 0;
 8007846:	4b0e      	ldr	r3, [pc, #56]	; (8007880 <disableRotation+0x50>)
 8007848:	2200      	movs	r2, #0
 800784a:	701a      	strb	r2, [r3, #0]
	FC_rotate_Stop();
 800784c:	f7fa f9f6 	bl	8001c3c <FC_rotate_Stop>
	FC_tension_Hold();
 8007850:	f7fa fa2a 	bl	8001ca8 <FC_tension_Hold>
	PWM_Update(1, PWM_Speed * K_PWM_Speed);
 8007854:	4b07      	ldr	r3, [pc, #28]	; (8007874 <disableRotation+0x44>)
 8007856:	881b      	ldrh	r3, [r3, #0]
 8007858:	b29b      	uxth	r3, r3
 800785a:	4a0a      	ldr	r2, [pc, #40]	; (8007884 <disableRotation+0x54>)
 800785c:	8812      	ldrh	r2, [r2, #0]
 800785e:	b292      	uxth	r2, r2
 8007860:	fb02 f303 	mul.w	r3, r2, r3
 8007864:	b29b      	uxth	r3, r3
 8007866:	4619      	mov	r1, r3
 8007868:	2001      	movs	r0, #1
 800786a:	f7fb fdf9 	bl	8003460 <PWM_Update>
}
 800786e:	bf00      	nop
 8007870:	bd80      	pop	{r7, pc}
 8007872:	bf00      	nop
 8007874:	20000e1e 	.word	0x20000e1e
 8007878:	20000e24 	.word	0x20000e24
 800787c:	20000e1c 	.word	0x20000e1c
 8007880:	20000e1d 	.word	0x20000e1d
 8007884:	20000140 	.word	0x20000140

08007888 <generateError>:

void generateError(){
 8007888:	b580      	push	{r7, lr}
 800788a:	af00      	add	r7, sp, #0


	disableRotation();
 800788c:	f7ff ffd0 	bl	8007830 <disableRotation>
	stopAtv12();
 8007890:	f7ff fa36 	bl	8006d00 <stopAtv12>
	PWM_Tension_state = 0;
 8007894:	4b05      	ldr	r3, [pc, #20]	; (80078ac <generateError+0x24>)
 8007896:	2200      	movs	r2, #0
 8007898:	701a      	strb	r2, [r3, #0]
	FC_rotate_Stop();
 800789a:	f7fa f9cf 	bl	8001c3c <FC_rotate_Stop>
	FC_tension_Hold();
 800789e:	f7fa fa03 	bl	8001ca8 <FC_tension_Hold>

	PIDreset();
 80078a2:	f7ff fb2b 	bl	8006efc <PIDreset>
}
 80078a6:	bf00      	nop
 80078a8:	bd80      	pop	{r7, pc}
 80078aa:	bf00      	nop
 80078ac:	20000e1d 	.word	0x20000e1d

080078b0 <generateErrorOfMotor>:

void generateErrorOfMotor(){
 80078b0:	b580      	push	{r7, lr}
 80078b2:	af00      	add	r7, sp, #0
	Now_Alarm = 6;
 80078b4:	4b03      	ldr	r3, [pc, #12]	; (80078c4 <generateErrorOfMotor+0x14>)
 80078b6:	2206      	movs	r2, #6
 80078b8:	701a      	strb	r2, [r3, #0]
	generateError();
 80078ba:	f7ff ffe5 	bl	8007888 <generateError>
}
 80078be:	bf00      	nop
 80078c0:	bd80      	pop	{r7, pc}
 80078c2:	bf00      	nop
 80078c4:	20000da5 	.word	0x20000da5

080078c8 <generateErrorOfLowTension>:

void generateErrorOfLowTension(){
 80078c8:	b580      	push	{r7, lr}
 80078ca:	af00      	add	r7, sp, #0
	if(Now_Alarm != 7)
 80078cc:	4b0a      	ldr	r3, [pc, #40]	; (80078f8 <generateErrorOfLowTension+0x30>)
 80078ce:	781b      	ldrb	r3, [r3, #0]
 80078d0:	b2db      	uxtb	r3, r3
 80078d2:	2b07      	cmp	r3, #7
 80078d4:	d00e      	beq.n	80078f4 <generateErrorOfLowTension+0x2c>
		if(Now_Alarm != 9)
 80078d6:	4b08      	ldr	r3, [pc, #32]	; (80078f8 <generateErrorOfLowTension+0x30>)
 80078d8:	781b      	ldrb	r3, [r3, #0]
 80078da:	b2db      	uxtb	r3, r3
 80078dc:	2b09      	cmp	r3, #9
 80078de:	d009      	beq.n	80078f4 <generateErrorOfLowTension+0x2c>
			if(Now_Alarm != 10){
 80078e0:	4b05      	ldr	r3, [pc, #20]	; (80078f8 <generateErrorOfLowTension+0x30>)
 80078e2:	781b      	ldrb	r3, [r3, #0]
 80078e4:	b2db      	uxtb	r3, r3
 80078e6:	2b0a      	cmp	r3, #10
 80078e8:	d004      	beq.n	80078f4 <generateErrorOfLowTension+0x2c>
				Now_Alarm = 7;
 80078ea:	4b03      	ldr	r3, [pc, #12]	; (80078f8 <generateErrorOfLowTension+0x30>)
 80078ec:	2207      	movs	r2, #7
 80078ee:	701a      	strb	r2, [r3, #0]
				generateError();
 80078f0:	f7ff ffca 	bl	8007888 <generateError>
			}
}
 80078f4:	bf00      	nop
 80078f6:	bd80      	pop	{r7, pc}
 80078f8:	20000da5 	.word	0x20000da5

080078fc <generateErrorOfHighTension>:

void generateErrorOfHighTension(){
 80078fc:	b580      	push	{r7, lr}
 80078fe:	b084      	sub	sp, #16
 8007900:	af00      	add	r7, sp, #0



	if(Now_Alarm != 8)
 8007902:	4b13      	ldr	r3, [pc, #76]	; (8007950 <generateErrorOfHighTension+0x54>)
 8007904:	781b      	ldrb	r3, [r3, #0]
 8007906:	b2db      	uxtb	r3, r3
 8007908:	2b08      	cmp	r3, #8
 800790a:	d01d      	beq.n	8007948 <generateErrorOfHighTension+0x4c>
		if(Now_Alarm != 9){
 800790c:	4b10      	ldr	r3, [pc, #64]	; (8007950 <generateErrorOfHighTension+0x54>)
 800790e:	781b      	ldrb	r3, [r3, #0]
 8007910:	b2db      	uxtb	r3, r3
 8007912:	2b09      	cmp	r3, #9
 8007914:	d018      	beq.n	8007948 <generateErrorOfHighTension+0x4c>
			Now_Alarm = 8;
 8007916:	4b0e      	ldr	r3, [pc, #56]	; (8007950 <generateErrorOfHighTension+0x54>)
 8007918:	2208      	movs	r2, #8
 800791a:	701a      	strb	r2, [r3, #0]

			LOG_PROCESS_ON_FLAG = 0;
 800791c:	4b0d      	ldr	r3, [pc, #52]	; (8007954 <generateErrorOfHighTension+0x58>)
 800791e:	2200      	movs	r2, #0
 8007920:	701a      	strb	r2, [r3, #0]

			LogTermStruct log_term;
			log_term.regulation_cmd = tension_cmd;
 8007922:	4b0d      	ldr	r3, [pc, #52]	; (8007958 <generateErrorOfHighTension+0x5c>)
 8007924:	681b      	ldr	r3, [r3, #0]
 8007926:	607b      	str	r3, [r7, #4]

			log_term.tension = T;
 8007928:	4b0c      	ldr	r3, [pc, #48]	; (800795c <generateErrorOfHighTension+0x60>)
 800792a:	681b      	ldr	r3, [r3, #0]
 800792c:	60bb      	str	r3, [r7, #8]
			log_term.time_stamp = RTC_GetCounter();
 800792e:	f7fb ff8d 	bl	800384c <RTC_GetCounter>
 8007932:	4603      	mov	r3, r0
 8007934:	603b      	str	r3, [r7, #0]
			log_term.cycle_cnt = PNP_count;
 8007936:	4b0a      	ldr	r3, [pc, #40]	; (8007960 <generateErrorOfHighTension+0x64>)
 8007938:	681b      	ldr	r3, [r3, #0]
 800793a:	60fb      	str	r3, [r7, #12]

			pushValueToBuffer(log_term);
 800793c:	463b      	mov	r3, r7
 800793e:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8007940:	f7fe ff00 	bl	8006744 <pushValueToBuffer>

			generateError();
 8007944:	f7ff ffa0 	bl	8007888 <generateError>
		}
}
 8007948:	bf00      	nop
 800794a:	3710      	adds	r7, #16
 800794c:	46bd      	mov	sp, r7
 800794e:	bd80      	pop	{r7, pc}
 8007950:	20000da5 	.word	0x20000da5
 8007954:	20000008 	.word	0x20000008
 8007958:	20000e28 	.word	0x20000e28
 800795c:	20000e18 	.word	0x20000e18
 8007960:	20000dd0 	.word	0x20000dd0

08007964 <generateErrorOfUpLimit>:

void generateErrorOfUpLimit(){
 8007964:	b580      	push	{r7, lr}
 8007966:	af00      	add	r7, sp, #0
	if(Now_Alarm == 9)
 8007968:	4b06      	ldr	r3, [pc, #24]	; (8007984 <generateErrorOfUpLimit+0x20>)
 800796a:	781b      	ldrb	r3, [r3, #0]
 800796c:	b2db      	uxtb	r3, r3
 800796e:	2b09      	cmp	r3, #9
 8007970:	d005      	beq.n	800797e <generateErrorOfUpLimit+0x1a>
		return;
	Now_Alarm = 9;
 8007972:	4b04      	ldr	r3, [pc, #16]	; (8007984 <generateErrorOfUpLimit+0x20>)
 8007974:	2209      	movs	r2, #9
 8007976:	701a      	strb	r2, [r3, #0]
	generateError();
 8007978:	f7ff ff86 	bl	8007888 <generateError>
 800797c:	e000      	b.n	8007980 <generateErrorOfUpLimit+0x1c>
		return;
 800797e:	bf00      	nop
}
 8007980:	bd80      	pop	{r7, pc}
 8007982:	bf00      	nop
 8007984:	20000da5 	.word	0x20000da5

08007988 <generateErrorOfBottomLimit>:

void generateErrorOfBottomLimit(){
 8007988:	b580      	push	{r7, lr}
 800798a:	af00      	add	r7, sp, #0
	if(Now_Alarm == 10)
 800798c:	4b06      	ldr	r3, [pc, #24]	; (80079a8 <generateErrorOfBottomLimit+0x20>)
 800798e:	781b      	ldrb	r3, [r3, #0]
 8007990:	b2db      	uxtb	r3, r3
 8007992:	2b0a      	cmp	r3, #10
 8007994:	d005      	beq.n	80079a2 <generateErrorOfBottomLimit+0x1a>
		return;
	Now_Alarm = 10;
 8007996:	4b04      	ldr	r3, [pc, #16]	; (80079a8 <generateErrorOfBottomLimit+0x20>)
 8007998:	220a      	movs	r2, #10
 800799a:	701a      	strb	r2, [r3, #0]
	generateError();
 800799c:	f7ff ff74 	bl	8007888 <generateError>
 80079a0:	e000      	b.n	80079a4 <generateErrorOfBottomLimit+0x1c>
		return;
 80079a2:	bf00      	nop
}
 80079a4:	bd80      	pop	{r7, pc}
 80079a6:	bf00      	nop
 80079a8:	20000da5 	.word	0x20000da5

080079ac <shutdownErrorOfBottomLimit>:

void shutdownErrorOfBottomLimit(){
 80079ac:	b480      	push	{r7}
 80079ae:	af00      	add	r7, sp, #0
	if(Now_Alarm == 10)
 80079b0:	4b05      	ldr	r3, [pc, #20]	; (80079c8 <shutdownErrorOfBottomLimit+0x1c>)
 80079b2:	781b      	ldrb	r3, [r3, #0]
 80079b4:	b2db      	uxtb	r3, r3
 80079b6:	2b0a      	cmp	r3, #10
 80079b8:	d102      	bne.n	80079c0 <shutdownErrorOfBottomLimit+0x14>
		Now_Alarm = 0;
 80079ba:	4b03      	ldr	r3, [pc, #12]	; (80079c8 <shutdownErrorOfBottomLimit+0x1c>)
 80079bc:	2200      	movs	r2, #0
 80079be:	701a      	strb	r2, [r3, #0]
}
 80079c0:	bf00      	nop
 80079c2:	46bd      	mov	sp, r7
 80079c4:	bc80      	pop	{r7}
 80079c6:	4770      	bx	lr
 80079c8:	20000da5 	.word	0x20000da5

080079cc <shutdownErrorOfUpLimit>:
void shutdownErrorOfUpLimit(){
 80079cc:	b480      	push	{r7}
 80079ce:	af00      	add	r7, sp, #0
	if(Now_Alarm == 9)
 80079d0:	4b05      	ldr	r3, [pc, #20]	; (80079e8 <shutdownErrorOfUpLimit+0x1c>)
 80079d2:	781b      	ldrb	r3, [r3, #0]
 80079d4:	b2db      	uxtb	r3, r3
 80079d6:	2b09      	cmp	r3, #9
 80079d8:	d102      	bne.n	80079e0 <shutdownErrorOfUpLimit+0x14>
		Now_Alarm = 0;
 80079da:	4b03      	ldr	r3, [pc, #12]	; (80079e8 <shutdownErrorOfUpLimit+0x1c>)
 80079dc:	2200      	movs	r2, #0
 80079de:	701a      	strb	r2, [r3, #0]
}
 80079e0:	bf00      	nop
 80079e2:	46bd      	mov	sp, r7
 80079e4:	bc80      	pop	{r7}
 80079e6:	4770      	bx	lr
 80079e8:	20000da5 	.word	0x20000da5

080079ec <SysTick_Handler>:



//     SysTick
void SysTick_Handler(void)
{
 80079ec:	b590      	push	{r4, r7, lr}
 80079ee:	b093      	sub	sp, #76	; 0x4c
 80079f0:	af00      	add	r7, sp, #0
	Green_LED_Toggle;
 80079f2:	4a95      	ldr	r2, [pc, #596]	; (8007c48 <SysTick_Handler+0x25c>)
 80079f4:	4b94      	ldr	r3, [pc, #592]	; (8007c48 <SysTick_Handler+0x25c>)
 80079f6:	68db      	ldr	r3, [r3, #12]
 80079f8:	f083 0320 	eor.w	r3, r3, #32
 80079fc:	60d3      	str	r3, [r2, #12]

	keyboadrWork();
 80079fe:	f7fc f8c7 	bl	8003b90 <keyboadrWork>
	screenWork();
 8007a02:	f7fe fc83 	bl	800630c <screenWork>
	pulsModeWork();
 8007a06:	f7fe ffc9 	bl	800699c <pulsModeWork>
	lazyPIDModeWork();
 8007a0a:	f7ff f84d 	bl	8006aa8 <lazyPIDModeWork>
	//   
	{
		PNP_current_state = D0_in_state;
 8007a0e:	4b8f      	ldr	r3, [pc, #572]	; (8007c4c <SysTick_Handler+0x260>)
 8007a10:	689b      	ldr	r3, [r3, #8]
 8007a12:	b2db      	uxtb	r3, r3
 8007a14:	f003 0301 	and.w	r3, r3, #1
 8007a18:	b2db      	uxtb	r3, r3
 8007a1a:	2b00      	cmp	r3, #0
 8007a1c:	bf0c      	ite	eq
 8007a1e:	2301      	moveq	r3, #1
 8007a20:	2300      	movne	r3, #0
 8007a22:	b2db      	uxtb	r3, r3
 8007a24:	461a      	mov	r2, r3
 8007a26:	4b8a      	ldr	r3, [pc, #552]	; (8007c50 <SysTick_Handler+0x264>)
 8007a28:	701a      	strb	r2, [r3, #0]
		FC_motion_state = D1_in_state;
 8007a2a:	4b88      	ldr	r3, [pc, #544]	; (8007c4c <SysTick_Handler+0x260>)
 8007a2c:	689b      	ldr	r3, [r3, #8]
 8007a2e:	085b      	lsrs	r3, r3, #1
 8007a30:	b2db      	uxtb	r3, r3
 8007a32:	f003 0301 	and.w	r3, r3, #1
 8007a36:	b2db      	uxtb	r3, r3
 8007a38:	2b00      	cmp	r3, #0
 8007a3a:	bf0c      	ite	eq
 8007a3c:	2301      	moveq	r3, #1
 8007a3e:	2300      	movne	r3, #0
 8007a40:	b2db      	uxtb	r3, r3
 8007a42:	461a      	mov	r2, r3
 8007a44:	4b83      	ldr	r3, [pc, #524]	; (8007c54 <SysTick_Handler+0x268>)
 8007a46:	701a      	strb	r2, [r3, #0]
		FC_tension_state = D2_in_state;
 8007a48:	4b80      	ldr	r3, [pc, #512]	; (8007c4c <SysTick_Handler+0x260>)
 8007a4a:	689b      	ldr	r3, [r3, #8]
 8007a4c:	089b      	lsrs	r3, r3, #2
 8007a4e:	b2db      	uxtb	r3, r3
 8007a50:	f003 0301 	and.w	r3, r3, #1
 8007a54:	b2db      	uxtb	r3, r3
 8007a56:	2b00      	cmp	r3, #0
 8007a58:	bf0c      	ite	eq
 8007a5a:	2301      	moveq	r3, #1
 8007a5c:	2300      	movne	r3, #0
 8007a5e:	b2db      	uxtb	r3, r3
 8007a60:	461a      	mov	r2, r3
 8007a62:	4b7d      	ldr	r3, [pc, #500]	; (8007c58 <SysTick_Handler+0x26c>)
 8007a64:	701a      	strb	r2, [r3, #0]

		Frame_up_limit_state = D5_in_state;
 8007a66:	4b79      	ldr	r3, [pc, #484]	; (8007c4c <SysTick_Handler+0x260>)
 8007a68:	689b      	ldr	r3, [r3, #8]
 8007a6a:	095b      	lsrs	r3, r3, #5
 8007a6c:	b2db      	uxtb	r3, r3
 8007a6e:	f003 0301 	and.w	r3, r3, #1
 8007a72:	b2db      	uxtb	r3, r3
 8007a74:	2b00      	cmp	r3, #0
 8007a76:	bf0c      	ite	eq
 8007a78:	2301      	moveq	r3, #1
 8007a7a:	2300      	movne	r3, #0
 8007a7c:	b2db      	uxtb	r3, r3
 8007a7e:	461a      	mov	r2, r3
 8007a80:	4b76      	ldr	r3, [pc, #472]	; (8007c5c <SysTick_Handler+0x270>)
 8007a82:	701a      	strb	r2, [r3, #0]
		Frame_rope_tension_bottom_limit_state = D4_in_state;
 8007a84:	4b71      	ldr	r3, [pc, #452]	; (8007c4c <SysTick_Handler+0x260>)
 8007a86:	689b      	ldr	r3, [r3, #8]
 8007a88:	091b      	lsrs	r3, r3, #4
 8007a8a:	b2db      	uxtb	r3, r3
 8007a8c:	f003 0301 	and.w	r3, r3, #1
 8007a90:	b2db      	uxtb	r3, r3
 8007a92:	2b00      	cmp	r3, #0
 8007a94:	bf0c      	ite	eq
 8007a96:	2301      	moveq	r3, #1
 8007a98:	2300      	movne	r3, #0
 8007a9a:	b2db      	uxtb	r3, r3
 8007a9c:	461a      	mov	r2, r3
 8007a9e:	4b70      	ldr	r3, [pc, #448]	; (8007c60 <SysTick_Handler+0x274>)
 8007aa0:	701a      	strb	r2, [r3, #0]

	//

	//    (   )
	{
		if(PNP_prev_state != PNP_current_state)
 8007aa2:	4b70      	ldr	r3, [pc, #448]	; (8007c64 <SysTick_Handler+0x278>)
 8007aa4:	781b      	ldrb	r3, [r3, #0]
 8007aa6:	b2da      	uxtb	r2, r3
 8007aa8:	4b69      	ldr	r3, [pc, #420]	; (8007c50 <SysTick_Handler+0x264>)
 8007aaa:	781b      	ldrb	r3, [r3, #0]
 8007aac:	b2db      	uxtb	r3, r3
 8007aae:	429a      	cmp	r2, r3
 8007ab0:	d030      	beq.n	8007b14 <SysTick_Handler+0x128>
		{
			 //      1  0
			 if((PNP_prev_state) && (!PNP_current_state)) { PNP_F_trigger = 1; PNP_R_trigger = 0; PNP_count++; I2C_update = 1;  }
 8007ab2:	4b6c      	ldr	r3, [pc, #432]	; (8007c64 <SysTick_Handler+0x278>)
 8007ab4:	781b      	ldrb	r3, [r3, #0]
 8007ab6:	b2db      	uxtb	r3, r3
 8007ab8:	2b00      	cmp	r3, #0
 8007aba:	d012      	beq.n	8007ae2 <SysTick_Handler+0xf6>
 8007abc:	4b64      	ldr	r3, [pc, #400]	; (8007c50 <SysTick_Handler+0x264>)
 8007abe:	781b      	ldrb	r3, [r3, #0]
 8007ac0:	b2db      	uxtb	r3, r3
 8007ac2:	2b00      	cmp	r3, #0
 8007ac4:	d10d      	bne.n	8007ae2 <SysTick_Handler+0xf6>
 8007ac6:	4b68      	ldr	r3, [pc, #416]	; (8007c68 <SysTick_Handler+0x27c>)
 8007ac8:	2201      	movs	r2, #1
 8007aca:	701a      	strb	r2, [r3, #0]
 8007acc:	4b67      	ldr	r3, [pc, #412]	; (8007c6c <SysTick_Handler+0x280>)
 8007ace:	2200      	movs	r2, #0
 8007ad0:	701a      	strb	r2, [r3, #0]
 8007ad2:	4b67      	ldr	r3, [pc, #412]	; (8007c70 <SysTick_Handler+0x284>)
 8007ad4:	681b      	ldr	r3, [r3, #0]
 8007ad6:	3301      	adds	r3, #1
 8007ad8:	4a65      	ldr	r2, [pc, #404]	; (8007c70 <SysTick_Handler+0x284>)
 8007ada:	6013      	str	r3, [r2, #0]
 8007adc:	4b65      	ldr	r3, [pc, #404]	; (8007c74 <SysTick_Handler+0x288>)
 8007ade:	2201      	movs	r2, #1
 8007ae0:	701a      	strb	r2, [r3, #0]

			 //      0  1
			 if((!PNP_prev_state) && (PNP_current_state)) { PNP_F_trigger = 0; PNP_R_trigger = 1; }
 8007ae2:	4b60      	ldr	r3, [pc, #384]	; (8007c64 <SysTick_Handler+0x278>)
 8007ae4:	781b      	ldrb	r3, [r3, #0]
 8007ae6:	b2db      	uxtb	r3, r3
 8007ae8:	2b00      	cmp	r3, #0
 8007aea:	d10a      	bne.n	8007b02 <SysTick_Handler+0x116>
 8007aec:	4b58      	ldr	r3, [pc, #352]	; (8007c50 <SysTick_Handler+0x264>)
 8007aee:	781b      	ldrb	r3, [r3, #0]
 8007af0:	b2db      	uxtb	r3, r3
 8007af2:	2b00      	cmp	r3, #0
 8007af4:	d005      	beq.n	8007b02 <SysTick_Handler+0x116>
 8007af6:	4b5c      	ldr	r3, [pc, #368]	; (8007c68 <SysTick_Handler+0x27c>)
 8007af8:	2200      	movs	r2, #0
 8007afa:	701a      	strb	r2, [r3, #0]
 8007afc:	4b5b      	ldr	r3, [pc, #364]	; (8007c6c <SysTick_Handler+0x280>)
 8007afe:	2201      	movs	r2, #1
 8007b00:	701a      	strb	r2, [r3, #0]

			 //        
			 PNP_prev_state = PNP_current_state;
 8007b02:	4b53      	ldr	r3, [pc, #332]	; (8007c50 <SysTick_Handler+0x264>)
 8007b04:	781b      	ldrb	r3, [r3, #0]
 8007b06:	b2da      	uxtb	r2, r3
 8007b08:	4b56      	ldr	r3, [pc, #344]	; (8007c64 <SysTick_Handler+0x278>)
 8007b0a:	701a      	strb	r2, [r3, #0]

			 //     
			 PNP_stay_trigger = 0;
 8007b0c:	4b5a      	ldr	r3, [pc, #360]	; (8007c78 <SysTick_Handler+0x28c>)
 8007b0e:	2200      	movs	r2, #0
 8007b10:	701a      	strb	r2, [r3, #0]
 8007b12:	e002      	b.n	8007b1a <SysTick_Handler+0x12e>

		} else { PNP_stay_trigger = 1; }
 8007b14:	4b58      	ldr	r3, [pc, #352]	; (8007c78 <SysTick_Handler+0x28c>)
 8007b16:	2201      	movs	r2, #1
 8007b18:	701a      	strb	r2, [r3, #0]
	}

	if(!PNP_stay_trigger){ //     ,     
 8007b1a:	4b57      	ldr	r3, [pc, #348]	; (8007c78 <SysTick_Handler+0x28c>)
 8007b1c:	781b      	ldrb	r3, [r3, #0]
 8007b1e:	b2db      	uxtb	r3, r3
 8007b20:	2b00      	cmp	r3, #0
 8007b22:	d103      	bne.n	8007b2c <SysTick_Handler+0x140>
		motor_foult_counter = MOTOR_FOULT_COUNTER_START_VALUE;// 5 
 8007b24:	4b55      	ldr	r3, [pc, #340]	; (8007c7c <SysTick_Handler+0x290>)
 8007b26:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8007b2a:	601a      	str	r2, [r3, #0]
	}
#ifndef TABLE_TEST
	if ((PWM_Speed_state == 1) && (!motor_foult_counter)){ //  ,      0,   
 8007b2c:	4b54      	ldr	r3, [pc, #336]	; (8007c80 <SysTick_Handler+0x294>)
 8007b2e:	781b      	ldrb	r3, [r3, #0]
 8007b30:	b2db      	uxtb	r3, r3
 8007b32:	2b01      	cmp	r3, #1
 8007b34:	d105      	bne.n	8007b42 <SysTick_Handler+0x156>
 8007b36:	4b51      	ldr	r3, [pc, #324]	; (8007c7c <SysTick_Handler+0x290>)
 8007b38:	681b      	ldr	r3, [r3, #0]
 8007b3a:	2b00      	cmp	r3, #0
 8007b3c:	d101      	bne.n	8007b42 <SysTick_Handler+0x156>
		// 
		generateErrorOfMotor();
 8007b3e:	f7ff feb7 	bl	80078b0 <generateErrorOfMotor>
#define COUNT_ELEMENT_AVERAGE 10




	if(r_t_i>=COUNT_ELEMENT_AVERAGE){
 8007b42:	4b50      	ldr	r3, [pc, #320]	; (8007c84 <SysTick_Handler+0x298>)
 8007b44:	781b      	ldrb	r3, [r3, #0]
 8007b46:	b2db      	uxtb	r3, r3
 8007b48:	2b09      	cmp	r3, #9
 8007b4a:	d922      	bls.n	8007b92 <SysTick_Handler+0x1a6>
		r_t_i = 0;
 8007b4c:	4b4d      	ldr	r3, [pc, #308]	; (8007c84 <SysTick_Handler+0x298>)
 8007b4e:	2200      	movs	r2, #0
 8007b50:	701a      	strb	r2, [r3, #0]
		int32_t tmp_r_t = 0;
 8007b52:	2300      	movs	r3, #0
 8007b54:	647b      	str	r3, [r7, #68]	; 0x44
		for(unsigned char j=0; j<COUNT_ELEMENT_AVERAGE; j++)
 8007b56:	2300      	movs	r3, #0
 8007b58:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8007b5c:	e00c      	b.n	8007b78 <SysTick_Handler+0x18c>
			tmp_r_t +=rope_tension_avg_arr[j];
 8007b5e:	f897 3043 	ldrb.w	r3, [r7, #67]	; 0x43
 8007b62:	4a49      	ldr	r2, [pc, #292]	; (8007c88 <SysTick_Handler+0x29c>)
 8007b64:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8007b68:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8007b6a:	4413      	add	r3, r2
 8007b6c:	647b      	str	r3, [r7, #68]	; 0x44
		for(unsigned char j=0; j<COUNT_ELEMENT_AVERAGE; j++)
 8007b6e:	f897 3043 	ldrb.w	r3, [r7, #67]	; 0x43
 8007b72:	3301      	adds	r3, #1
 8007b74:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8007b78:	f897 3043 	ldrb.w	r3, [r7, #67]	; 0x43
 8007b7c:	2b09      	cmp	r3, #9
 8007b7e:	d9ee      	bls.n	8007b5e <SysTick_Handler+0x172>
		rope_tension_avg = (tmp_r_t/COUNT_ELEMENT_AVERAGE);
 8007b80:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8007b82:	4a42      	ldr	r2, [pc, #264]	; (8007c8c <SysTick_Handler+0x2a0>)
 8007b84:	fb82 1203 	smull	r1, r2, r2, r3
 8007b88:	1092      	asrs	r2, r2, #2
 8007b8a:	17db      	asrs	r3, r3, #31
 8007b8c:	1ad3      	subs	r3, r2, r3
 8007b8e:	4a40      	ldr	r2, [pc, #256]	; (8007c90 <SysTick_Handler+0x2a4>)
 8007b90:	6013      	str	r3, [r2, #0]
	}

	rope_tension_avg_arr[r_t_i++] = T*100;
 8007b92:	4b3c      	ldr	r3, [pc, #240]	; (8007c84 <SysTick_Handler+0x298>)
 8007b94:	781b      	ldrb	r3, [r3, #0]
 8007b96:	b2db      	uxtb	r3, r3
 8007b98:	1c5a      	adds	r2, r3, #1
 8007b9a:	b2d1      	uxtb	r1, r2
 8007b9c:	4a39      	ldr	r2, [pc, #228]	; (8007c84 <SysTick_Handler+0x298>)
 8007b9e:	7011      	strb	r1, [r2, #0]
 8007ba0:	461c      	mov	r4, r3
 8007ba2:	4b3c      	ldr	r3, [pc, #240]	; (8007c94 <SysTick_Handler+0x2a8>)
 8007ba4:	681b      	ldr	r3, [r3, #0]
 8007ba6:	493c      	ldr	r1, [pc, #240]	; (8007c98 <SysTick_Handler+0x2ac>)
 8007ba8:	4618      	mov	r0, r3
 8007baa:	f7f9 f915 	bl	8000dd8 <__aeabi_fmul>
 8007bae:	4603      	mov	r3, r0
 8007bb0:	4618      	mov	r0, r3
 8007bb2:	f7f9 fad7 	bl	8001164 <__aeabi_f2iz>
 8007bb6:	4602      	mov	r2, r0
 8007bb8:	4b33      	ldr	r3, [pc, #204]	; (8007c88 <SysTick_Handler+0x29c>)
 8007bba:	f843 2024 	str.w	r2, [r3, r4, lsl #2]

	rope_tension_error = (rope_tention_target) - rope_tension_avg; //T*100;//
 8007bbe:	4b37      	ldr	r3, [pc, #220]	; (8007c9c <SysTick_Handler+0x2b0>)
 8007bc0:	681b      	ldr	r3, [r3, #0]
 8007bc2:	4a33      	ldr	r2, [pc, #204]	; (8007c90 <SysTick_Handler+0x2a4>)
 8007bc4:	6812      	ldr	r2, [r2, #0]
 8007bc6:	1a9b      	subs	r3, r3, r2
 8007bc8:	461a      	mov	r2, r3
 8007bca:	4b35      	ldr	r3, [pc, #212]	; (8007ca0 <SysTick_Handler+0x2b4>)
 8007bcc:	601a      	str	r2, [r3, #0]

	if(	(!Now_Alarm) &&
 8007bce:	4b35      	ldr	r3, [pc, #212]	; (8007ca4 <SysTick_Handler+0x2b8>)
 8007bd0:	781b      	ldrb	r3, [r3, #0]
 8007bd2:	b2db      	uxtb	r3, r3
 8007bd4:	2b00      	cmp	r3, #0
 8007bd6:	d16f      	bne.n	8007cb8 <SysTick_Handler+0x2cc>
			(!PWM_Tension_state) &&
 8007bd8:	4b33      	ldr	r3, [pc, #204]	; (8007ca8 <SysTick_Handler+0x2bc>)
 8007bda:	781b      	ldrb	r3, [r3, #0]
 8007bdc:	b2db      	uxtb	r3, r3
	if(	(!Now_Alarm) &&
 8007bde:	2b00      	cmp	r3, #0
 8007be0:	d16a      	bne.n	8007cb8 <SysTick_Handler+0x2cc>
			(CURRENT_REG_MODE != NO_REG) &&
 8007be2:	4b32      	ldr	r3, [pc, #200]	; (8007cac <SysTick_Handler+0x2c0>)
 8007be4:	781b      	ldrb	r3, [r3, #0]
 8007be6:	b2db      	uxtb	r3, r3
			(!PWM_Tension_state) &&
 8007be8:	2b00      	cmp	r3, #0
 8007bea:	d065      	beq.n	8007cb8 <SysTick_Handler+0x2cc>
			((CURRENT_REG_MODE != LAZY_PID_REG) || (isRegulatingLazyPidMode()) )
 8007bec:	4b2f      	ldr	r3, [pc, #188]	; (8007cac <SysTick_Handler+0x2c0>)
 8007bee:	781b      	ldrb	r3, [r3, #0]
 8007bf0:	b2db      	uxtb	r3, r3
			(CURRENT_REG_MODE != NO_REG) &&
 8007bf2:	2b02      	cmp	r3, #2
 8007bf4:	d104      	bne.n	8007c00 <SysTick_Handler+0x214>
			((CURRENT_REG_MODE != LAZY_PID_REG) || (isRegulatingLazyPidMode()) )
 8007bf6:	f7fe ff2f 	bl	8006a58 <isRegulatingLazyPidMode>
 8007bfa:	4603      	mov	r3, r0
 8007bfc:	2b00      	cmp	r3, #0
 8007bfe:	d05b      	beq.n	8007cb8 <SysTick_Handler+0x2cc>
		)
	{
		PIDregulating(rope_tension_error, &tension_cmd);
 8007c00:	4b27      	ldr	r3, [pc, #156]	; (8007ca0 <SysTick_Handler+0x2b4>)
 8007c02:	681b      	ldr	r3, [r3, #0]
 8007c04:	492a      	ldr	r1, [pc, #168]	; (8007cb0 <SysTick_Handler+0x2c4>)
 8007c06:	4618      	mov	r0, r3
 8007c08:	f7ff f984 	bl	8006f14 <PIDregulating>
		if(tension_cmd<0){
 8007c0c:	4b28      	ldr	r3, [pc, #160]	; (8007cb0 <SysTick_Handler+0x2c4>)
 8007c0e:	681b      	ldr	r3, [r3, #0]
 8007c10:	2b00      	cmp	r3, #0
 8007c12:	da09      	bge.n	8007c28 <SysTick_Handler+0x23c>
	//		if(tension_cmd>-3) tension_cmd = -3;
			PWM_tension = -tension_cmd; FC_tension_Down();
 8007c14:	4b26      	ldr	r3, [pc, #152]	; (8007cb0 <SysTick_Handler+0x2c4>)
 8007c16:	681b      	ldr	r3, [r3, #0]
 8007c18:	b29b      	uxth	r3, r3
 8007c1a:	425b      	negs	r3, r3
 8007c1c:	b29a      	uxth	r2, r3
 8007c1e:	4b25      	ldr	r3, [pc, #148]	; (8007cb4 <SysTick_Handler+0x2c8>)
 8007c20:	801a      	strh	r2, [r3, #0]
 8007c22:	f7fa f82f 	bl	8001c84 <FC_tension_Down>
		if(tension_cmd<0){
 8007c26:	e055      	b.n	8007cd4 <SysTick_Handler+0x2e8>
		}else if(tension_cmd>0){
 8007c28:	4b21      	ldr	r3, [pc, #132]	; (8007cb0 <SysTick_Handler+0x2c4>)
 8007c2a:	681b      	ldr	r3, [r3, #0]
 8007c2c:	2b00      	cmp	r3, #0
 8007c2e:	dd07      	ble.n	8007c40 <SysTick_Handler+0x254>
	//		if(tension_cmd<3) tension_cmd = 3;
			PWM_tension = tension_cmd; FC_tension_Up();
 8007c30:	4b1f      	ldr	r3, [pc, #124]	; (8007cb0 <SysTick_Handler+0x2c4>)
 8007c32:	681b      	ldr	r3, [r3, #0]
 8007c34:	b29a      	uxth	r2, r3
 8007c36:	4b1f      	ldr	r3, [pc, #124]	; (8007cb4 <SysTick_Handler+0x2c8>)
 8007c38:	801a      	strh	r2, [r3, #0]
 8007c3a:	f7fa f811 	bl	8001c60 <FC_tension_Up>
		if(tension_cmd<0){
 8007c3e:	e049      	b.n	8007cd4 <SysTick_Handler+0x2e8>
		}else{
			PWM_tension = 0;
 8007c40:	4b1c      	ldr	r3, [pc, #112]	; (8007cb4 <SysTick_Handler+0x2c8>)
 8007c42:	2200      	movs	r2, #0
 8007c44:	801a      	strh	r2, [r3, #0]
		if(tension_cmd<0){
 8007c46:	e045      	b.n	8007cd4 <SysTick_Handler+0x2e8>
 8007c48:	40011000 	.word	0x40011000
 8007c4c:	40010c00 	.word	0x40010c00
 8007c50:	20000dca 	.word	0x20000dca
 8007c54:	20000da8 	.word	0x20000da8
 8007c58:	20000da9 	.word	0x20000da9
 8007c5c:	20000dc8 	.word	0x20000dc8
 8007c60:	20000dc9 	.word	0x20000dc9
 8007c64:	20000dcb 	.word	0x20000dcb
 8007c68:	20000dcd 	.word	0x20000dcd
 8007c6c:	20000dcc 	.word	0x20000dcc
 8007c70:	20000dd0 	.word	0x20000dd0
 8007c74:	20000daa 	.word	0x20000daa
 8007c78:	2000012e 	.word	0x2000012e
 8007c7c:	20000dc0 	.word	0x20000dc0
 8007c80:	20000e1c 	.word	0x20000e1c
 8007c84:	20000e0c 	.word	0x20000e0c
 8007c88:	20000de4 	.word	0x20000de4
 8007c8c:	66666667 	.word	0x66666667
 8007c90:	20000de0 	.word	0x20000de0
 8007c94:	20000e18 	.word	0x20000e18
 8007c98:	42c80000 	.word	0x42c80000
 8007c9c:	20000130 	.word	0x20000130
 8007ca0:	20000ddc 	.word	0x20000ddc
 8007ca4:	20000da5 	.word	0x20000da5
 8007ca8:	20000e1d 	.word	0x20000e1d
 8007cac:	20000d91 	.word	0x20000d91
 8007cb0:	20000e28 	.word	0x20000e28
 8007cb4:	20000e24 	.word	0x20000e24
//			FC_tension_Hold();
		}
	}else{
		if(tension_cmd != 0){//,      
 8007cb8:	4b78      	ldr	r3, [pc, #480]	; (8007e9c <SysTick_Handler+0x4b0>)
 8007cba:	681b      	ldr	r3, [r3, #0]
 8007cbc:	2b00      	cmp	r3, #0
 8007cbe:	d007      	beq.n	8007cd0 <SysTick_Handler+0x2e4>
			tension_cmd = 0;
 8007cc0:	4b76      	ldr	r3, [pc, #472]	; (8007e9c <SysTick_Handler+0x4b0>)
 8007cc2:	2200      	movs	r2, #0
 8007cc4:	601a      	str	r2, [r3, #0]
			PWM_tension = 0;
 8007cc6:	4b76      	ldr	r3, [pc, #472]	; (8007ea0 <SysTick_Handler+0x4b4>)
 8007cc8:	2200      	movs	r2, #0
 8007cca:	801a      	strh	r2, [r3, #0]
			FC_tension_Hold();
 8007ccc:	f7f9 ffec 	bl	8001ca8 <FC_tension_Hold>
		}
		PIDreset();
 8007cd0:	f7ff f914 	bl	8006efc <PIDreset>


/*--------------------    -------------------*/

	////////////////////////////////
	if (!log_buff_delay) {
 8007cd4:	4b73      	ldr	r3, [pc, #460]	; (8007ea4 <SysTick_Handler+0x4b8>)
 8007cd6:	681b      	ldr	r3, [r3, #0]
 8007cd8:	2b00      	cmp	r3, #0
 8007cda:	f040 809c 	bne.w	8007e16 <SysTick_Handler+0x42a>
		log_buff_delay = 20;
 8007cde:	4b71      	ldr	r3, [pc, #452]	; (8007ea4 <SysTick_Handler+0x4b8>)
 8007ce0:	2214      	movs	r2, #20
 8007ce2:	601a      	str	r2, [r3, #0]

		if(LOG_PROCESS_ON_FLAG){ //   
 8007ce4:	4b70      	ldr	r3, [pc, #448]	; (8007ea8 <SysTick_Handler+0x4bc>)
 8007ce6:	781b      	ldrb	r3, [r3, #0]
 8007ce8:	b2db      	uxtb	r3, r3
 8007cea:	2b00      	cmp	r3, #0
 8007cec:	d026      	beq.n	8007d3c <SysTick_Handler+0x350>
			LogTermStruct log_term;
			log_term.regulation_cmd = tension_cmd;
 8007cee:	4b6b      	ldr	r3, [pc, #428]	; (8007e9c <SysTick_Handler+0x4b0>)
 8007cf0:	681b      	ldr	r3, [r3, #0]
 8007cf2:	637b      	str	r3, [r7, #52]	; 0x34

			log_term.tension = T;
 8007cf4:	4b6d      	ldr	r3, [pc, #436]	; (8007eac <SysTick_Handler+0x4c0>)
 8007cf6:	681b      	ldr	r3, [r3, #0]
 8007cf8:	63bb      	str	r3, [r7, #56]	; 0x38
			log_term.time_stamp = RTC_GetCounter();
 8007cfa:	f7fb fda7 	bl	800384c <RTC_GetCounter>
 8007cfe:	4603      	mov	r3, r0
 8007d00:	633b      	str	r3, [r7, #48]	; 0x30
			log_term.cycle_cnt = PNP_count;
 8007d02:	4b6b      	ldr	r3, [pc, #428]	; (8007eb0 <SysTick_Handler+0x4c4>)
 8007d04:	681b      	ldr	r3, [r3, #0]
 8007d06:	63fb      	str	r3, [r7, #60]	; 0x3c

			pushValueToBuffer(log_term);
 8007d08:	f107 0330 	add.w	r3, r7, #48	; 0x30
 8007d0c:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8007d0e:	f7fe fd19 	bl	8006744 <pushValueToBuffer>

			if(!usart_buff){
 8007d12:	4b68      	ldr	r3, [pc, #416]	; (8007eb4 <SysTick_Handler+0x4c8>)
 8007d14:	681b      	ldr	r3, [r3, #0]
 8007d16:	2b00      	cmp	r3, #0
 8007d18:	d17d      	bne.n	8007e16 <SysTick_Handler+0x42a>
				if(onthefly_log_mode){
 8007d1a:	4b67      	ldr	r3, [pc, #412]	; (8007eb8 <SysTick_Handler+0x4cc>)
 8007d1c:	781b      	ldrb	r3, [r3, #0]
 8007d1e:	b2db      	uxtb	r3, r3
 8007d20:	2b00      	cmp	r3, #0
 8007d22:	d078      	beq.n	8007e16 <SysTick_Handler+0x42a>
					LogTermToStr(&log_term, (char *)line_to_uart_send);
 8007d24:	f107 0330 	add.w	r3, r7, #48	; 0x30
 8007d28:	4964      	ldr	r1, [pc, #400]	; (8007ebc <SysTick_Handler+0x4d0>)
 8007d2a:	4618      	mov	r0, r3
 8007d2c:	f7fe fdd2 	bl	80068d4 <LogTermToStr>
					usart_buff = line_to_uart_send;
 8007d30:	4b60      	ldr	r3, [pc, #384]	; (8007eb4 <SysTick_Handler+0x4c8>)
 8007d32:	4a62      	ldr	r2, [pc, #392]	; (8007ebc <SysTick_Handler+0x4d0>)
 8007d34:	601a      	str	r2, [r3, #0]
					sendNextByte();
 8007d36:	f7ff fb45 	bl	80073c4 <sendNextByte>
 8007d3a:	e06c      	b.n	8007e16 <SysTick_Handler+0x42a>
				}
			}
		}else{
			onthefly_log_mode = 0;
 8007d3c:	4b5e      	ldr	r3, [pc, #376]	; (8007eb8 <SysTick_Handler+0x4cc>)
 8007d3e:	2200      	movs	r2, #0
 8007d40:	701a      	strb	r2, [r3, #0]
			if(!usart_buff)
 8007d42:	4b5c      	ldr	r3, [pc, #368]	; (8007eb4 <SysTick_Handler+0x4c8>)
 8007d44:	681b      	ldr	r3, [r3, #0]
 8007d46:	2b00      	cmp	r3, #0
 8007d48:	d165      	bne.n	8007e16 <SysTick_Handler+0x42a>
			{
				//  ,    1000 ,    
				if(curr_send_cnt == LOG_BUFFER_SIZE+1){//    
 8007d4a:	4b5d      	ldr	r3, [pc, #372]	; (8007ec0 <SysTick_Handler+0x4d4>)
 8007d4c:	881b      	ldrh	r3, [r3, #0]
 8007d4e:	b29b      	uxth	r3, r3
 8007d50:	f240 3285 	movw	r2, #901	; 0x385
 8007d54:	4293      	cmp	r3, r2
 8007d56:	d10c      	bne.n	8007d72 <SysTick_Handler+0x386>
					usart_buff = "N\n";
 8007d58:	4b56      	ldr	r3, [pc, #344]	; (8007eb4 <SysTick_Handler+0x4c8>)
 8007d5a:	4a5a      	ldr	r2, [pc, #360]	; (8007ec4 <SysTick_Handler+0x4d8>)
 8007d5c:	601a      	str	r2, [r3, #0]
					sendNextByte();
 8007d5e:	f7ff fb31 	bl	80073c4 <sendNextByte>
					curr_send_cnt--;
 8007d62:	4b57      	ldr	r3, [pc, #348]	; (8007ec0 <SysTick_Handler+0x4d4>)
 8007d64:	881b      	ldrh	r3, [r3, #0]
 8007d66:	b29b      	uxth	r3, r3
 8007d68:	3b01      	subs	r3, #1
 8007d6a:	b29a      	uxth	r2, r3
 8007d6c:	4b54      	ldr	r3, [pc, #336]	; (8007ec0 <SysTick_Handler+0x4d4>)
 8007d6e:	801a      	strh	r2, [r3, #0]
 8007d70:	e051      	b.n	8007e16 <SysTick_Handler+0x42a>
				}else	if(curr_send_cnt){//       
 8007d72:	4b53      	ldr	r3, [pc, #332]	; (8007ec0 <SysTick_Handler+0x4d4>)
 8007d74:	881b      	ldrh	r3, [r3, #0]
 8007d76:	b29b      	uxth	r3, r3
 8007d78:	2b00      	cmp	r3, #0
 8007d7a:	d01c      	beq.n	8007db6 <SysTick_Handler+0x3ca>
					curr_send_cnt--;
 8007d7c:	4b50      	ldr	r3, [pc, #320]	; (8007ec0 <SysTick_Handler+0x4d4>)
 8007d7e:	881b      	ldrh	r3, [r3, #0]
 8007d80:	b29b      	uxth	r3, r3
 8007d82:	3b01      	subs	r3, #1
 8007d84:	b29a      	uxth	r2, r3
 8007d86:	4b4e      	ldr	r3, [pc, #312]	; (8007ec0 <SysTick_Handler+0x4d4>)
 8007d88:	801a      	strh	r2, [r3, #0]

					LogTermStruct log_term;
					log_term.regulation_cmd = tension_cmd;
 8007d8a:	4b44      	ldr	r3, [pc, #272]	; (8007e9c <SysTick_Handler+0x4b0>)
 8007d8c:	681b      	ldr	r3, [r3, #0]
 8007d8e:	627b      	str	r3, [r7, #36]	; 0x24

					log_term.tension = T;
 8007d90:	4b46      	ldr	r3, [pc, #280]	; (8007eac <SysTick_Handler+0x4c0>)
 8007d92:	681b      	ldr	r3, [r3, #0]
 8007d94:	62bb      	str	r3, [r7, #40]	; 0x28
					log_term.time_stamp = RTC_GetCounter();
 8007d96:	f7fb fd59 	bl	800384c <RTC_GetCounter>
 8007d9a:	4603      	mov	r3, r0
 8007d9c:	623b      	str	r3, [r7, #32]

					LogTermToStr(&log_term, (char *)line_to_uart_send);
 8007d9e:	f107 0320 	add.w	r3, r7, #32
 8007da2:	4946      	ldr	r1, [pc, #280]	; (8007ebc <SysTick_Handler+0x4d0>)
 8007da4:	4618      	mov	r0, r3
 8007da6:	f7fe fd95 	bl	80068d4 <LogTermToStr>
					usart_buff = line_to_uart_send;
 8007daa:	4b42      	ldr	r3, [pc, #264]	; (8007eb4 <SysTick_Handler+0x4c8>)
 8007dac:	4a43      	ldr	r2, [pc, #268]	; (8007ebc <SysTick_Handler+0x4d0>)
 8007dae:	601a      	str	r2, [r3, #0]
					sendNextByte();
 8007db0:	f7ff fb08 	bl	80073c4 <sendNextByte>
 8007db4:	e02f      	b.n	8007e16 <SysTick_Handler+0x42a>

				}else if(log_buf_send_cnt--){
 8007db6:	4b44      	ldr	r3, [pc, #272]	; (8007ec8 <SysTick_Handler+0x4dc>)
 8007db8:	881b      	ldrh	r3, [r3, #0]
 8007dba:	b29b      	uxth	r3, r3
 8007dbc:	1e5a      	subs	r2, r3, #1
 8007dbe:	b291      	uxth	r1, r2
 8007dc0:	4a41      	ldr	r2, [pc, #260]	; (8007ec8 <SysTick_Handler+0x4dc>)
 8007dc2:	8011      	strh	r1, [r2, #0]
 8007dc4:	2b00      	cmp	r3, #0
 8007dc6:	d021      	beq.n	8007e0c <SysTick_Handler+0x420>

					if(log_buf_send_cnt == LOG_BUFFER_SIZE){
 8007dc8:	4b3f      	ldr	r3, [pc, #252]	; (8007ec8 <SysTick_Handler+0x4dc>)
 8007dca:	881b      	ldrh	r3, [r3, #0]
 8007dcc:	b29b      	uxth	r3, r3
 8007dce:	f5b3 7f61 	cmp.w	r3, #900	; 0x384
 8007dd2:	d105      	bne.n	8007de0 <SysTick_Handler+0x3f4>
						usart_buff = "N\n";
 8007dd4:	4b37      	ldr	r3, [pc, #220]	; (8007eb4 <SysTick_Handler+0x4c8>)
 8007dd6:	4a3b      	ldr	r2, [pc, #236]	; (8007ec4 <SysTick_Handler+0x4d8>)
 8007dd8:	601a      	str	r2, [r3, #0]
						sendNextByte();
 8007dda:	f7ff faf3 	bl	80073c4 <sendNextByte>
 8007dde:	e01a      	b.n	8007e16 <SysTick_Handler+0x42a>
					}else{
						LogTermStruct log_term;

						log_term = getValueFromBuffer();
 8007de0:	463b      	mov	r3, r7
 8007de2:	4618      	mov	r0, r3
 8007de4:	f7fe fd3c 	bl	8006860 <getValueFromBuffer>
 8007de8:	f107 0410 	add.w	r4, r7, #16
 8007dec:	463b      	mov	r3, r7
 8007dee:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8007df0:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
						LogTermToStr(&log_term, (char *)line_to_uart_send);
 8007df4:	f107 0310 	add.w	r3, r7, #16
 8007df8:	4930      	ldr	r1, [pc, #192]	; (8007ebc <SysTick_Handler+0x4d0>)
 8007dfa:	4618      	mov	r0, r3
 8007dfc:	f7fe fd6a 	bl	80068d4 <LogTermToStr>
						usart_buff = line_to_uart_send;
 8007e00:	4b2c      	ldr	r3, [pc, #176]	; (8007eb4 <SysTick_Handler+0x4c8>)
 8007e02:	4a2e      	ldr	r2, [pc, #184]	; (8007ebc <SysTick_Handler+0x4d0>)
 8007e04:	601a      	str	r2, [r3, #0]
						sendNextByte();
 8007e06:	f7ff fadd 	bl	80073c4 <sendNextByte>
 8007e0a:	e004      	b.n	8007e16 <SysTick_Handler+0x42a>
					}
				}else{//   ,   
					initLog();
 8007e0c:	f7fe fcd8 	bl	80067c0 <initLog>
					LOG_PROCESS_ON_FLAG = 1;
 8007e10:	4b25      	ldr	r3, [pc, #148]	; (8007ea8 <SysTick_Handler+0x4bc>)
 8007e12:	2201      	movs	r2, #1
 8007e14:	701a      	strb	r2, [r3, #0]


	//++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

	//          (  0 ->  3)
	ADC_work();
 8007e16:	f7ff fc8b 	bl	8007730 <ADC_work>

	//++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

	calculateTension(A0_raw, angle_left, angle_right);
 8007e1a:	4b2c      	ldr	r3, [pc, #176]	; (8007ecc <SysTick_Handler+0x4e0>)
 8007e1c:	881b      	ldrh	r3, [r3, #0]
 8007e1e:	b298      	uxth	r0, r3
 8007e20:	4b2b      	ldr	r3, [pc, #172]	; (8007ed0 <SysTick_Handler+0x4e4>)
 8007e22:	881b      	ldrh	r3, [r3, #0]
 8007e24:	b299      	uxth	r1, r3
 8007e26:	4b2b      	ldr	r3, [pc, #172]	; (8007ed4 <SysTick_Handler+0x4e8>)
 8007e28:	881b      	ldrh	r3, [r3, #0]
 8007e2a:	b29b      	uxth	r3, r3
 8007e2c:	461a      	mov	r2, r3
 8007e2e:	f7ff f99b 	bl	8007168 <calculateTension>


	if (T<rope_tension_bottom_limit) { generateErrorOfLowTension(); } //  
 8007e32:	4b29      	ldr	r3, [pc, #164]	; (8007ed8 <SysTick_Handler+0x4ec>)
 8007e34:	681b      	ldr	r3, [r3, #0]
 8007e36:	4618      	mov	r0, r3
 8007e38:	f7f8 ff76 	bl	8000d28 <__aeabi_ui2f>
 8007e3c:	4602      	mov	r2, r0
 8007e3e:	4b1b      	ldr	r3, [pc, #108]	; (8007eac <SysTick_Handler+0x4c0>)
 8007e40:	681b      	ldr	r3, [r3, #0]
 8007e42:	4619      	mov	r1, r3
 8007e44:	4610      	mov	r0, r2
 8007e46:	f7f9 f983 	bl	8001150 <__aeabi_fcmpgt>
 8007e4a:	4603      	mov	r3, r0
 8007e4c:	2b00      	cmp	r3, #0
 8007e4e:	d001      	beq.n	8007e54 <SysTick_Handler+0x468>
 8007e50:	f7ff fd3a 	bl	80078c8 <generateErrorOfLowTension>
	if (T>rope_tension_up_limit) { generateErrorOfHighTension(); }
 8007e54:	4b21      	ldr	r3, [pc, #132]	; (8007edc <SysTick_Handler+0x4f0>)
 8007e56:	681b      	ldr	r3, [r3, #0]
 8007e58:	4618      	mov	r0, r3
 8007e5a:	f7f8 ff65 	bl	8000d28 <__aeabi_ui2f>
 8007e5e:	4602      	mov	r2, r0
 8007e60:	4b12      	ldr	r3, [pc, #72]	; (8007eac <SysTick_Handler+0x4c0>)
 8007e62:	681b      	ldr	r3, [r3, #0]
 8007e64:	4619      	mov	r1, r3
 8007e66:	4610      	mov	r0, r2
 8007e68:	f7f9 f954 	bl	8001114 <__aeabi_fcmplt>
 8007e6c:	4603      	mov	r3, r0
 8007e6e:	2b00      	cmp	r3, #0
 8007e70:	d001      	beq.n	8007e76 <SysTick_Handler+0x48a>
 8007e72:	f7ff fd43 	bl	80078fc <generateErrorOfHighTension>



	if(Frame_rope_tension_bottom_limit_state == 1){
 8007e76:	4b1a      	ldr	r3, [pc, #104]	; (8007ee0 <SysTick_Handler+0x4f4>)
 8007e78:	781b      	ldrb	r3, [r3, #0]
 8007e7a:	b2db      	uxtb	r3, r3
 8007e7c:	2b01      	cmp	r3, #1
 8007e7e:	d102      	bne.n	8007e86 <SysTick_Handler+0x49a>
		generateErrorOfUpLimit();
 8007e80:	f7ff fd70 	bl	8007964 <generateErrorOfUpLimit>
 8007e84:	e001      	b.n	8007e8a <SysTick_Handler+0x49e>
	}else{
		shutdownErrorOfUpLimit();
 8007e86:	f7ff fda1 	bl	80079cc <shutdownErrorOfUpLimit>
	}
	if(Frame_up_limit_state == 1){
 8007e8a:	4b16      	ldr	r3, [pc, #88]	; (8007ee4 <SysTick_Handler+0x4f8>)
 8007e8c:	781b      	ldrb	r3, [r3, #0]
 8007e8e:	b2db      	uxtb	r3, r3
 8007e90:	2b01      	cmp	r3, #1
 8007e92:	d129      	bne.n	8007ee8 <SysTick_Handler+0x4fc>
		generateErrorOfBottomLimit();
 8007e94:	f7ff fd78 	bl	8007988 <generateErrorOfBottomLimit>
 8007e98:	e028      	b.n	8007eec <SysTick_Handler+0x500>
 8007e9a:	bf00      	nop
 8007e9c:	20000e28 	.word	0x20000e28
 8007ea0:	20000e24 	.word	0x20000e24
 8007ea4:	20000dc4 	.word	0x20000dc4
 8007ea8:	20000008 	.word	0x20000008
 8007eac:	20000e18 	.word	0x20000e18
 8007eb0:	20000dd0 	.word	0x20000dd0
 8007eb4:	20004b38 	.word	0x20004b38
 8007eb8:	20000d90 	.word	0x20000d90
 8007ebc:	2000000c 	.word	0x2000000c
 8007ec0:	200000d6 	.word	0x200000d6
 8007ec4:	0800a158 	.word	0x0800a158
 8007ec8:	200000d4 	.word	0x200000d4
 8007ecc:	20000e10 	.word	0x20000e10
 8007ed0:	200000f2 	.word	0x200000f2
 8007ed4:	200000f4 	.word	0x200000f4
 8007ed8:	20000134 	.word	0x20000134
 8007edc:	2000013c 	.word	0x2000013c
 8007ee0:	20000dc9 	.word	0x20000dc9
 8007ee4:	20000dc8 	.word	0x20000dc8
	}else{
		shutdownErrorOfBottomLimit();
 8007ee8:	f7ff fd60 	bl	80079ac <shutdownErrorOfBottomLimit>
	// -   (    )
//	if (!leds_delay) { Green_LED_Toggle; leds_delay = 200; } //1 
//	if (!leds_delay) { USART3->DR = 0xaa; leds_delay = 200; }
	//++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

	if(sys_delay>0) { sys_delay--; }
 8007eec:	4b2e      	ldr	r3, [pc, #184]	; (8007fa8 <SysTick_Handler+0x5bc>)
 8007eee:	681b      	ldr	r3, [r3, #0]
 8007ef0:	2b00      	cmp	r3, #0
 8007ef2:	d004      	beq.n	8007efe <SysTick_Handler+0x512>
 8007ef4:	4b2c      	ldr	r3, [pc, #176]	; (8007fa8 <SysTick_Handler+0x5bc>)
 8007ef6:	681b      	ldr	r3, [r3, #0]
 8007ef8:	3b01      	subs	r3, #1
 8007efa:	4a2b      	ldr	r2, [pc, #172]	; (8007fa8 <SysTick_Handler+0x5bc>)
 8007efc:	6013      	str	r3, [r2, #0]
	if(leds_delay>0) { leds_delay--; }
 8007efe:	4b2b      	ldr	r3, [pc, #172]	; (8007fac <SysTick_Handler+0x5c0>)
 8007f00:	681b      	ldr	r3, [r3, #0]
 8007f02:	2b00      	cmp	r3, #0
 8007f04:	d004      	beq.n	8007f10 <SysTick_Handler+0x524>
 8007f06:	4b29      	ldr	r3, [pc, #164]	; (8007fac <SysTick_Handler+0x5c0>)
 8007f08:	681b      	ldr	r3, [r3, #0]
 8007f0a:	3b01      	subs	r3, #1
 8007f0c:	4a27      	ldr	r2, [pc, #156]	; (8007fac <SysTick_Handler+0x5c0>)
 8007f0e:	6013      	str	r3, [r2, #0]
	if(adc_delay>0) { adc_delay--; }
 8007f10:	4b27      	ldr	r3, [pc, #156]	; (8007fb0 <SysTick_Handler+0x5c4>)
 8007f12:	681b      	ldr	r3, [r3, #0]
 8007f14:	2b00      	cmp	r3, #0
 8007f16:	d004      	beq.n	8007f22 <SysTick_Handler+0x536>
 8007f18:	4b25      	ldr	r3, [pc, #148]	; (8007fb0 <SysTick_Handler+0x5c4>)
 8007f1a:	681b      	ldr	r3, [r3, #0]
 8007f1c:	3b01      	subs	r3, #1
 8007f1e:	4a24      	ldr	r2, [pc, #144]	; (8007fb0 <SysTick_Handler+0x5c4>)
 8007f20:	6013      	str	r3, [r2, #0]
	if(glcd_refresh_delay>0) { glcd_refresh_delay--; }
 8007f22:	4b24      	ldr	r3, [pc, #144]	; (8007fb4 <SysTick_Handler+0x5c8>)
 8007f24:	681b      	ldr	r3, [r3, #0]
 8007f26:	2b00      	cmp	r3, #0
 8007f28:	d004      	beq.n	8007f34 <SysTick_Handler+0x548>
 8007f2a:	4b22      	ldr	r3, [pc, #136]	; (8007fb4 <SysTick_Handler+0x5c8>)
 8007f2c:	681b      	ldr	r3, [r3, #0]
 8007f2e:	3b01      	subs	r3, #1
 8007f30:	4a20      	ldr	r2, [pc, #128]	; (8007fb4 <SysTick_Handler+0x5c8>)
 8007f32:	6013      	str	r3, [r2, #0]
	if(I2C_update_delay>0) { I2C_update_delay--; }
 8007f34:	4b20      	ldr	r3, [pc, #128]	; (8007fb8 <SysTick_Handler+0x5cc>)
 8007f36:	881b      	ldrh	r3, [r3, #0]
 8007f38:	b29b      	uxth	r3, r3
 8007f3a:	2b00      	cmp	r3, #0
 8007f3c:	d006      	beq.n	8007f4c <SysTick_Handler+0x560>
 8007f3e:	4b1e      	ldr	r3, [pc, #120]	; (8007fb8 <SysTick_Handler+0x5cc>)
 8007f40:	881b      	ldrh	r3, [r3, #0]
 8007f42:	b29b      	uxth	r3, r3
 8007f44:	3b01      	subs	r3, #1
 8007f46:	b29a      	uxth	r2, r3
 8007f48:	4b1b      	ldr	r3, [pc, #108]	; (8007fb8 <SysTick_Handler+0x5cc>)
 8007f4a:	801a      	strh	r2, [r3, #0]
	if(bt_delay>0) { bt_delay--; }
 8007f4c:	4b1b      	ldr	r3, [pc, #108]	; (8007fbc <SysTick_Handler+0x5d0>)
 8007f4e:	881b      	ldrh	r3, [r3, #0]
 8007f50:	b29b      	uxth	r3, r3
 8007f52:	2b00      	cmp	r3, #0
 8007f54:	d006      	beq.n	8007f64 <SysTick_Handler+0x578>
 8007f56:	4b19      	ldr	r3, [pc, #100]	; (8007fbc <SysTick_Handler+0x5d0>)
 8007f58:	881b      	ldrh	r3, [r3, #0]
 8007f5a:	b29b      	uxth	r3, r3
 8007f5c:	3b01      	subs	r3, #1
 8007f5e:	b29a      	uxth	r2, r3
 8007f60:	4b16      	ldr	r3, [pc, #88]	; (8007fbc <SysTick_Handler+0x5d0>)
 8007f62:	801a      	strh	r2, [r3, #0]
	if(log_buff_delay>0) log_buff_delay--;
 8007f64:	4b16      	ldr	r3, [pc, #88]	; (8007fc0 <SysTick_Handler+0x5d4>)
 8007f66:	681b      	ldr	r3, [r3, #0]
 8007f68:	2b00      	cmp	r3, #0
 8007f6a:	d004      	beq.n	8007f76 <SysTick_Handler+0x58a>
 8007f6c:	4b14      	ldr	r3, [pc, #80]	; (8007fc0 <SysTick_Handler+0x5d4>)
 8007f6e:	681b      	ldr	r3, [r3, #0]
 8007f70:	3b01      	subs	r3, #1
 8007f72:	4a13      	ldr	r2, [pc, #76]	; (8007fc0 <SysTick_Handler+0x5d4>)
 8007f74:	6013      	str	r3, [r2, #0]
	if((PWM_Speed_state == 1) && (motor_foult_counter>0)) {motor_foult_counter--;}
 8007f76:	4b13      	ldr	r3, [pc, #76]	; (8007fc4 <SysTick_Handler+0x5d8>)
 8007f78:	781b      	ldrb	r3, [r3, #0]
 8007f7a:	b2db      	uxtb	r3, r3
 8007f7c:	2b01      	cmp	r3, #1
 8007f7e:	d108      	bne.n	8007f92 <SysTick_Handler+0x5a6>
 8007f80:	4b11      	ldr	r3, [pc, #68]	; (8007fc8 <SysTick_Handler+0x5dc>)
 8007f82:	681b      	ldr	r3, [r3, #0]
 8007f84:	2b00      	cmp	r3, #0
 8007f86:	d004      	beq.n	8007f92 <SysTick_Handler+0x5a6>
 8007f88:	4b0f      	ldr	r3, [pc, #60]	; (8007fc8 <SysTick_Handler+0x5dc>)
 8007f8a:	681b      	ldr	r3, [r3, #0]
 8007f8c:	3b01      	subs	r3, #1
 8007f8e:	4a0e      	ldr	r2, [pc, #56]	; (8007fc8 <SysTick_Handler+0x5dc>)
 8007f90:	6013      	str	r3, [r2, #0]

	Green_LED_Toggle;
 8007f92:	4a0e      	ldr	r2, [pc, #56]	; (8007fcc <SysTick_Handler+0x5e0>)
 8007f94:	4b0d      	ldr	r3, [pc, #52]	; (8007fcc <SysTick_Handler+0x5e0>)
 8007f96:	68db      	ldr	r3, [r3, #12]
 8007f98:	f083 0320 	eor.w	r3, r3, #32
 8007f9c:	60d3      	str	r3, [r2, #12]




}
 8007f9e:	bf00      	nop
 8007fa0:	374c      	adds	r7, #76	; 0x4c
 8007fa2:	46bd      	mov	sp, r7
 8007fa4:	bd90      	pop	{r4, r7, pc}
 8007fa6:	bf00      	nop
 8007fa8:	20000db0 	.word	0x20000db0
 8007fac:	20000dbc 	.word	0x20000dbc
 8007fb0:	20000db4 	.word	0x20000db4
 8007fb4:	20000db8 	.word	0x20000db8
 8007fb8:	20000dac 	.word	0x20000dac
 8007fbc:	2000012c 	.word	0x2000012c
 8007fc0:	20000dc4 	.word	0x20000dc4
 8007fc4:	20000e1c 	.word	0x20000e1c
 8007fc8:	20000dc0 	.word	0x20000dc0
 8007fcc:	40011000 	.word	0x40011000

08007fd0 <Read_BDCR>:
//

//        
void Read_BDCR(void)
{
 8007fd0:	b580      	push	{r7, lr}
 8007fd2:	af00      	add	r7, sp, #0
	BDCR_UnLock();
 8007fd4:	f7fb f92e 	bl	8003234 <BDCR_UnLock>

	previous_rope_tention_target = BDCR_Read_Word(BKP_DR4);
 8007fd8:	2010      	movs	r0, #16
 8007fda:	f7fb f963 	bl	80032a4 <BDCR_Read_Word>
 8007fde:	4603      	mov	r3, r0
 8007fe0:	461a      	mov	r2, r3
 8007fe2:	4b22      	ldr	r3, [pc, #136]	; (800806c <Read_BDCR+0x9c>)
 8007fe4:	601a      	str	r2, [r3, #0]
	rope_tention_target = previous_rope_tention_target;
 8007fe6:	4b21      	ldr	r3, [pc, #132]	; (800806c <Read_BDCR+0x9c>)
 8007fe8:	681b      	ldr	r3, [r3, #0]
 8007fea:	4a21      	ldr	r2, [pc, #132]	; (8008070 <Read_BDCR+0xa0>)
 8007fec:	6013      	str	r3, [r2, #0]

	previous_rope_tension_up_limit = BDCR_Read_Word(BKP_DR6);
 8007fee:	2018      	movs	r0, #24
 8007ff0:	f7fb f958 	bl	80032a4 <BDCR_Read_Word>
 8007ff4:	4603      	mov	r3, r0
 8007ff6:	461a      	mov	r2, r3
 8007ff8:	4b1e      	ldr	r3, [pc, #120]	; (8008074 <Read_BDCR+0xa4>)
 8007ffa:	601a      	str	r2, [r3, #0]
	rope_tension_up_limit = previous_rope_tension_up_limit;
 8007ffc:	4b1d      	ldr	r3, [pc, #116]	; (8008074 <Read_BDCR+0xa4>)
 8007ffe:	681b      	ldr	r3, [r3, #0]
 8008000:	4a1d      	ldr	r2, [pc, #116]	; (8008078 <Read_BDCR+0xa8>)
 8008002:	6013      	str	r3, [r2, #0]

	previous_rope_tension_bottom_limit = BDCR_Read_Word(BKP_DR7);
 8008004:	201c      	movs	r0, #28
 8008006:	f7fb f94d 	bl	80032a4 <BDCR_Read_Word>
 800800a:	4603      	mov	r3, r0
 800800c:	461a      	mov	r2, r3
 800800e:	4b1b      	ldr	r3, [pc, #108]	; (800807c <Read_BDCR+0xac>)
 8008010:	601a      	str	r2, [r3, #0]
	rope_tension_bottom_limit = previous_rope_tension_bottom_limit;
 8008012:	4b1a      	ldr	r3, [pc, #104]	; (800807c <Read_BDCR+0xac>)
 8008014:	681b      	ldr	r3, [r3, #0]
 8008016:	4a1a      	ldr	r2, [pc, #104]	; (8008080 <Read_BDCR+0xb0>)
 8008018:	6013      	str	r3, [r2, #0]

	previous_PWM_Speed = BDCR_Read_Word(BKP_DR5);
 800801a:	2014      	movs	r0, #20
 800801c:	f7fb f942 	bl	80032a4 <BDCR_Read_Word>
 8008020:	4603      	mov	r3, r0
 8008022:	461a      	mov	r2, r3
 8008024:	4b17      	ldr	r3, [pc, #92]	; (8008084 <Read_BDCR+0xb4>)
 8008026:	801a      	strh	r2, [r3, #0]
	PWM_Speed_Backup = previous_PWM_Speed;
 8008028:	4b16      	ldr	r3, [pc, #88]	; (8008084 <Read_BDCR+0xb4>)
 800802a:	881b      	ldrh	r3, [r3, #0]
 800802c:	b29a      	uxth	r2, r3
 800802e:	4b16      	ldr	r3, [pc, #88]	; (8008088 <Read_BDCR+0xb8>)
 8008030:	801a      	strh	r2, [r3, #0]

	previous_angle_left = BDCR_Read_Word(BKP_DR8);
 8008032:	2020      	movs	r0, #32
 8008034:	f7fb f936 	bl	80032a4 <BDCR_Read_Word>
 8008038:	4603      	mov	r3, r0
 800803a:	461a      	mov	r2, r3
 800803c:	4b13      	ldr	r3, [pc, #76]	; (800808c <Read_BDCR+0xbc>)
 800803e:	801a      	strh	r2, [r3, #0]
	angle_left = previous_angle_left;
 8008040:	4b12      	ldr	r3, [pc, #72]	; (800808c <Read_BDCR+0xbc>)
 8008042:	881b      	ldrh	r3, [r3, #0]
 8008044:	b29a      	uxth	r2, r3
 8008046:	4b12      	ldr	r3, [pc, #72]	; (8008090 <Read_BDCR+0xc0>)
 8008048:	801a      	strh	r2, [r3, #0]
	previous_angle_right = BDCR_Read_Word(BKP_DR9);
 800804a:	2024      	movs	r0, #36	; 0x24
 800804c:	f7fb f92a 	bl	80032a4 <BDCR_Read_Word>
 8008050:	4603      	mov	r3, r0
 8008052:	461a      	mov	r2, r3
 8008054:	4b0f      	ldr	r3, [pc, #60]	; (8008094 <Read_BDCR+0xc4>)
 8008056:	801a      	strh	r2, [r3, #0]
	angle_right = previous_angle_right;
 8008058:	4b0e      	ldr	r3, [pc, #56]	; (8008094 <Read_BDCR+0xc4>)
 800805a:	881b      	ldrh	r3, [r3, #0]
 800805c:	b29a      	uxth	r2, r3
 800805e:	4b0e      	ldr	r3, [pc, #56]	; (8008098 <Read_BDCR+0xc8>)
 8008060:	801a      	strh	r2, [r3, #0]

	BDCR_Lock();
 8008062:	f7fb f8d9 	bl	8003218 <BDCR_Lock>
}
 8008066:	bf00      	nop
 8008068:	bd80      	pop	{r7, pc}
 800806a:	bf00      	nop
 800806c:	20000138 	.word	0x20000138
 8008070:	20000130 	.word	0x20000130
 8008074:	20000dd8 	.word	0x20000dd8
 8008078:	2000013c 	.word	0x2000013c
 800807c:	20000dd4 	.word	0x20000dd4
 8008080:	20000134 	.word	0x20000134
 8008084:	20000e22 	.word	0x20000e22
 8008088:	20000e20 	.word	0x20000e20
 800808c:	20004b30 	.word	0x20004b30
 8008090:	200000f2 	.word	0x200000f2
 8008094:	20004b2e 	.word	0x20004b2e
 8008098:	200000f4 	.word	0x200000f4

0800809c <TIM3_IRQHandler>:
//

//   -3 (   =>        0.10   c  STM)
void TIM3_IRQHandler(void)
{
 800809c:	b580      	push	{r7, lr}
 800809e:	af00      	add	r7, sp, #0
  TIM2->SR &= ~(TIM_SR_UIF);
 80080a0:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 80080a4:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 80080a8:	8a1b      	ldrh	r3, [r3, #16]
 80080aa:	b29b      	uxth	r3, r3
 80080ac:	f023 0301 	bic.w	r3, r3, #1
 80080b0:	b29b      	uxth	r3, r3
 80080b2:	8213      	strh	r3, [r2, #16]

	PWM_Update(1, PWM_Speed * K_PWM_Speed);
 80080b4:	4b0d      	ldr	r3, [pc, #52]	; (80080ec <TIM3_IRQHandler+0x50>)
 80080b6:	881b      	ldrh	r3, [r3, #0]
 80080b8:	b29b      	uxth	r3, r3
 80080ba:	4a0d      	ldr	r2, [pc, #52]	; (80080f0 <TIM3_IRQHandler+0x54>)
 80080bc:	8812      	ldrh	r2, [r2, #0]
 80080be:	b292      	uxth	r2, r2
 80080c0:	fb02 f303 	mul.w	r3, r2, r3
 80080c4:	b29b      	uxth	r3, r3
 80080c6:	4619      	mov	r1, r3
 80080c8:	2001      	movs	r0, #1
 80080ca:	f7fb f9c9 	bl	8003460 <PWM_Update>
	PWM_Update(2, PWM_tension * K_PWM_tension);
 80080ce:	4b09      	ldr	r3, [pc, #36]	; (80080f4 <TIM3_IRQHandler+0x58>)
 80080d0:	881b      	ldrh	r3, [r3, #0]
 80080d2:	b29b      	uxth	r3, r3
 80080d4:	4a08      	ldr	r2, [pc, #32]	; (80080f8 <TIM3_IRQHandler+0x5c>)
 80080d6:	8812      	ldrh	r2, [r2, #0]
 80080d8:	b292      	uxth	r2, r2
 80080da:	fb02 f303 	mul.w	r3, r2, r3
 80080de:	b29b      	uxth	r3, r3
 80080e0:	4619      	mov	r1, r3
 80080e2:	2002      	movs	r0, #2
 80080e4:	f7fb f9bc 	bl	8003460 <PWM_Update>
}
 80080e8:	bf00      	nop
 80080ea:	bd80      	pop	{r7, pc}
 80080ec:	20000e1e 	.word	0x20000e1e
 80080f0:	20000140 	.word	0x20000140
 80080f4:	20000e24 	.word	0x20000e24
 80080f8:	20000142 	.word	0x20000142

080080fc <main>:




int main(void)
{
 80080fc:	b580      	push	{r7, lr}
 80080fe:	af00      	add	r7, sp, #0

	K_setClockHSE(72); //freq - 1, 2, 4, 8, 10, 48, 72 [MHz]
 8008100:	2048      	movs	r0, #72	; 0x48
 8008102:	f7fb f87a 	bl	80031fa <K_setClockHSE>

	SysTick_Init();
 8008106:	f7fb fbb7 	bl	8003878 <SysTick_Init>

	GPIO_Init();
 800810a:	f7f9 fcd3 	bl	8001ab4 <GPIO_Init>

 // RTC_init_flag = RTC_Init();
	RTC_Init();
 800810e:	f7fb fa41 	bl	8003594 <RTC_Init>
	BDCR_Init();
 8008112:	f7fb f89d 	bl	8003250 <BDCR_Init>
	I2C_Init();
 8008116:	f7f9 fe81 	bl	8001e1c <I2C_Init>
	ADC_Init();
 800811a:	f7f9 f9d1 	bl	80014c0 <ADC_Init>
	PWM_Init();
 800811e:	f7fb f8f1 	bl	8003304 <PWM_Init>
	GLCD_Init();
 8008122:	f7f9 fafd 	bl	8001720 <GLCD_Init>
	RTC_DateTime.RTC_minutes = 33;
	RTC_DateTime.RTC_seconds = 00;
	RTC_SetCounter(RTC_GetRTC_Counter(&RTC_DateTime));
*/

	initKeyboard();
 8008126:	f7fb fbbb 	bl	80038a0 <initKeyboard>

	menuInit();
 800812a:	f7fc ff11 	bl	8004f50 <menuInit>

	glcd_Buffer_Clear();
 800812e:	f7f9 fb1f 	bl	8001770 <glcd_Buffer_Clear>
	glcd_String("**  *", 0, 0, FonON_InversOFF);
 8008132:	2302      	movs	r3, #2
 8008134:	2200      	movs	r2, #0
 8008136:	2100      	movs	r1, #0
 8008138:	4844      	ldr	r0, [pc, #272]	; (800824c <main+0x150>)
 800813a:	f7f9 fc49 	bl	80019d0 <glcd_String>
	glcd_String("*   *", 0, 3, FonON_InversOFF);
 800813e:	2302      	movs	r3, #2
 8008140:	2203      	movs	r2, #3
 8008142:	2100      	movs	r1, #0
 8008144:	4842      	ldr	r0, [pc, #264]	; (8008250 <main+0x154>)
 8008146:	f7f9 fc43 	bl	80019d0 <glcd_String>
	glcd_String("*   FW.12a18   *", 0, 7, FonON_InversOFF);
 800814a:	2302      	movs	r3, #2
 800814c:	2207      	movs	r2, #7
 800814e:	2100      	movs	r1, #0
 8008150:	4840      	ldr	r0, [pc, #256]	; (8008254 <main+0x158>)
 8008152:	f7f9 fc3d 	bl	80019d0 <glcd_String>
	glcd_Show();
 8008156:	f7f9 fb25 	bl	80017a4 <glcd_Show>
	glcd_Backlight_On();
 800815a:	4b3f      	ldr	r3, [pc, #252]	; (8008258 <main+0x15c>)
 800815c:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8008160:	611a      	str	r2, [r3, #16]

	delay_ms(200);
 8008162:	20c8      	movs	r0, #200	; 0xc8
 8008164:	f7ff fad0 	bl	8007708 <delay_ms>

	PWM_Enable();
 8008168:	f7fb f95a 	bl	8003420 <PWM_Enable>


//  //
	FC_rotate_Stop(); FC_tension_Hold();
 800816c:	f7f9 fd66 	bl	8001c3c <FC_rotate_Stop>
 8008170:	f7f9 fd9a 	bl	8001ca8 <FC_tension_Hold>
	delay_ms(100);
 8008174:	2064      	movs	r0, #100	; 0x64
 8008176:	f7ff fac7 	bl	8007708 <delay_ms>
	D1_out_ON;
 800817a:	4b38      	ldr	r3, [pc, #224]	; (800825c <main+0x160>)
 800817c:	f44f 7280 	mov.w	r2, #256	; 0x100
 8008180:	615a      	str	r2, [r3, #20]
	D0_out_ON;
 8008182:	4b36      	ldr	r3, [pc, #216]	; (800825c <main+0x160>)
 8008184:	f44f 7200 	mov.w	r2, #512	; 0x200
 8008188:	615a      	str	r2, [r3, #20]
	D2_out_ON;
 800818a:	4b34      	ldr	r3, [pc, #208]	; (800825c <main+0x160>)
 800818c:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8008190:	615a      	str	r2, [r3, #20]
	D3_out_ON;
 8008192:	4b32      	ldr	r3, [pc, #200]	; (800825c <main+0x160>)
 8008194:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8008198:	615a      	str	r2, [r3, #20]
	delay_ms(100);
 800819a:	2064      	movs	r0, #100	; 0x64
 800819c:	f7ff fab4 	bl	8007708 <delay_ms>
	FC_rotate_Stop(); FC_tension_Hold();
 80081a0:	f7f9 fd4c 	bl	8001c3c <FC_rotate_Stop>
 80081a4:	f7f9 fd80 	bl	8001ca8 <FC_tension_Hold>

	delay_ms(200);
 80081a8:	20c8      	movs	r0, #200	; 0xc8
 80081aa:	f7ff faad 	bl	8007708 <delay_ms>

	PNP_count = EEPROM_read_DWord(EEPROM_I2C_24Cxx,0);
 80081ae:	2100      	movs	r1, #0
 80081b0:	2050      	movs	r0, #80	; 0x50
 80081b2:	f7fa f837 	bl	8002224 <EEPROM_read_DWord>
 80081b6:	4602      	mov	r2, r0
 80081b8:	4b29      	ldr	r3, [pc, #164]	; (8008260 <main+0x164>)
 80081ba:	601a      	str	r2, [r3, #0]

	mainSMInit();
 80081bc:	f7fe fbca 	bl	8006954 <mainSMInit>
	Read_BDCR();
 80081c0:	f7ff ff06 	bl	8007fd0 <Read_BDCR>

//	calculateTension();

	initLog();
 80081c4:	f7fe fafc 	bl	80067c0 <initLog>
	usart2_init();
 80081c8:	f7ff f9a6 	bl	8007518 <usart2_init>


	usart3_init_keyboard();
 80081cc:	f7ff fa42 	bl	8007654 <usart3_init_keyboard>

	initAtv12(PWM_Speed_Backup);
 80081d0:	4b24      	ldr	r3, [pc, #144]	; (8008264 <main+0x168>)
 80081d2:	881b      	ldrh	r3, [r3, #0]
 80081d4:	b29b      	uxth	r3, r3
 80081d6:	4618      	mov	r0, r3
 80081d8:	f7fe fd1e 	bl	8006c18 <initAtv12>
	Now_Alarm = 11;//
 80081dc:	4b22      	ldr	r3, [pc, #136]	; (8008268 <main+0x16c>)
 80081de:	220b      	movs	r2, #11
 80081e0:	701a      	strb	r2, [r3, #0]
	while(1)
	{

		display_error = updateScreen();
 80081e2:	f7fe f8bd 	bl	8006360 <updateScreen>
 80081e6:	4603      	mov	r3, r0
 80081e8:	461a      	mov	r2, r3
 80081ea:	4b20      	ldr	r3, [pc, #128]	; (800826c <main+0x170>)
 80081ec:	701a      	strb	r2, [r3, #0]


		if(I2C_update==1)
 80081ee:	4b20      	ldr	r3, [pc, #128]	; (8008270 <main+0x174>)
 80081f0:	781b      	ldrb	r3, [r3, #0]
 80081f2:	b2db      	uxtb	r3, r3
 80081f4:	2b01      	cmp	r3, #1
 80081f6:	d11b      	bne.n	8008230 <main+0x134>
		{
		  if(!I2C_update_delay)
 80081f8:	4b1e      	ldr	r3, [pc, #120]	; (8008274 <main+0x178>)
 80081fa:	881b      	ldrh	r3, [r3, #0]
 80081fc:	b29b      	uxth	r3, r3
 80081fe:	2b00      	cmp	r3, #0
 8008200:	d116      	bne.n	8008230 <main+0x134>
				{
			  	  	soft_error = EEPROM_write_DWord(EEPROM_I2C_24Cxx,0,PNP_count);
 8008202:	4b17      	ldr	r3, [pc, #92]	; (8008260 <main+0x164>)
 8008204:	681b      	ldr	r3, [r3, #0]
 8008206:	461a      	mov	r2, r3
 8008208:	2100      	movs	r1, #0
 800820a:	2050      	movs	r0, #80	; 0x50
 800820c:	f7f9 fe5a 	bl	8001ec4 <EEPROM_write_DWord>
 8008210:	4603      	mov	r3, r0
 8008212:	461a      	mov	r2, r3
 8008214:	4b18      	ldr	r3, [pc, #96]	; (8008278 <main+0x17c>)
 8008216:	701a      	strb	r2, [r3, #0]
					if(!soft_error)
 8008218:	4b17      	ldr	r3, [pc, #92]	; (8008278 <main+0x17c>)
 800821a:	781b      	ldrb	r3, [r3, #0]
 800821c:	b2db      	uxtb	r3, r3
 800821e:	2b00      	cmp	r3, #0
 8008220:	d102      	bne.n	8008228 <main+0x12c>
						I2C_update = 0;
 8008222:	4b13      	ldr	r3, [pc, #76]	; (8008270 <main+0x174>)
 8008224:	2200      	movs	r2, #0
 8008226:	701a      	strb	r2, [r3, #0]
					I2C_update_delay = 3000;
 8008228:	4b12      	ldr	r3, [pc, #72]	; (8008274 <main+0x178>)
 800822a:	f640 32b8 	movw	r2, #3000	; 0xbb8
 800822e:	801a      	strh	r2, [r3, #0]
				}
		}
#ifndef TABLE_TEST
//		if (!FC_motion_state) { Now_Alarm = 1; generateError();}
		if (!FC_tension_state) { Now_Alarm = 2; generateError();}
 8008230:	4b12      	ldr	r3, [pc, #72]	; (800827c <main+0x180>)
 8008232:	781b      	ldrb	r3, [r3, #0]
 8008234:	b2db      	uxtb	r3, r3
 8008236:	2b00      	cmp	r3, #0
 8008238:	d104      	bne.n	8008244 <main+0x148>
 800823a:	4b0b      	ldr	r3, [pc, #44]	; (8008268 <main+0x16c>)
 800823c:	2202      	movs	r2, #2
 800823e:	701a      	strb	r2, [r3, #0]
 8008240:	f7ff fb22 	bl	8007888 <generateError>
#endif
		if(Now_Alarm) {   }
 8008244:	4b08      	ldr	r3, [pc, #32]	; (8008268 <main+0x16c>)
 8008246:	781b      	ldrb	r3, [r3, #0]
		display_error = updateScreen();
 8008248:	e7cb      	b.n	80081e2 <main+0xe6>
 800824a:	bf00      	nop
 800824c:	0800a15c 	.word	0x0800a15c
 8008250:	0800a170 	.word	0x0800a170
 8008254:	0800a184 	.word	0x0800a184
 8008258:	40010800 	.word	0x40010800
 800825c:	40010c00 	.word	0x40010c00
 8008260:	20000dd0 	.word	0x20000dd0
 8008264:	20000e20 	.word	0x20000e20
 8008268:	20000da5 	.word	0x20000da5
 800826c:	20000da7 	.word	0x20000da7
 8008270:	20000daa 	.word	0x20000daa
 8008274:	20000dac 	.word	0x20000dac
 8008278:	20000da6 	.word	0x20000da6
 800827c:	20000da9 	.word	0x20000da9

08008280 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 8008280:	f8df d034 	ldr.w	sp, [pc, #52]	; 80082b8 <LoopFillZerobss+0x14>

/* Copy the data segment initializers from flash to SRAM */
  movs	r1, #0
 8008284:	2100      	movs	r1, #0
  b	LoopCopyDataInit
 8008286:	e003      	b.n	8008290 <LoopCopyDataInit>

08008288 <CopyDataInit>:

CopyDataInit:
	ldr	r3, =_sidata
 8008288:	4b0c      	ldr	r3, [pc, #48]	; (80082bc <LoopFillZerobss+0x18>)
	ldr	r3, [r3, r1]
 800828a:	585b      	ldr	r3, [r3, r1]
	str	r3, [r0, r1]
 800828c:	5043      	str	r3, [r0, r1]
	adds	r1, r1, #4
 800828e:	3104      	adds	r1, #4

08008290 <LoopCopyDataInit>:

LoopCopyDataInit:
	ldr	r0, =_sdata
 8008290:	480b      	ldr	r0, [pc, #44]	; (80082c0 <LoopFillZerobss+0x1c>)
	ldr	r3, =_edata
 8008292:	4b0c      	ldr	r3, [pc, #48]	; (80082c4 <LoopFillZerobss+0x20>)
	adds	r2, r0, r1
 8008294:	1842      	adds	r2, r0, r1
	cmp	r2, r3
 8008296:	429a      	cmp	r2, r3
	bcc	CopyDataInit
 8008298:	d3f6      	bcc.n	8008288 <CopyDataInit>
	ldr	r2, =_sbss
 800829a:	4a0b      	ldr	r2, [pc, #44]	; (80082c8 <LoopFillZerobss+0x24>)
	b	LoopFillZerobss
 800829c:	e002      	b.n	80082a4 <LoopFillZerobss>

0800829e <FillZerobss>:

/* Zero fill the bss segment. */
FillZerobss:
	movs	r3, #0
 800829e:	2300      	movs	r3, #0
	str	r3, [r2], #4
 80082a0:	f842 3b04 	str.w	r3, [r2], #4

080082a4 <LoopFillZerobss>:

LoopFillZerobss:
	ldr	r3, = _ebss
 80082a4:	4b09      	ldr	r3, [pc, #36]	; (80082cc <LoopFillZerobss+0x28>)
	cmp	r2, r3
 80082a6:	429a      	cmp	r2, r3
	bcc	FillZerobss
 80082a8:	d3f9      	bcc.n	800829e <FillZerobss>

/* Call the clock system intitialization function.*/
  	bl  SystemInit
 80082aa:	f000 f813 	bl	80082d4 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 80082ae:	f000 f8f1 	bl	8008494 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 80082b2:	f7ff ff23 	bl	80080fc <main>
	bx	lr
 80082b6:	4770      	bx	lr
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 80082b8:	20010000 	.word	0x20010000
	ldr	r3, =_sidata
 80082bc:	0800abb8 	.word	0x0800abb8
	ldr	r0, =_sdata
 80082c0:	20000000 	.word	0x20000000
	ldr	r3, =_edata
 80082c4:	200001ac 	.word	0x200001ac
	ldr	r2, =_sbss
 80082c8:	200001ac 	.word	0x200001ac
	ldr	r3, = _ebss
 80082cc:	20004b40 	.word	0x20004b40

080082d0 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 80082d0:	e7fe      	b.n	80082d0 <ADC1_2_IRQHandler>
	...

080082d4 <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 80082d4:	b580      	push	{r7, lr}
 80082d6:	af00      	add	r7, sp, #0
  /* Reset the RCC clock configuration to the default reset state(for debug purpose) */
  /* Set HSION bit */
  RCC->CR |= (uint32_t)0x00000001;
 80082d8:	4a1a      	ldr	r2, [pc, #104]	; (8008344 <SystemInit+0x70>)
 80082da:	4b1a      	ldr	r3, [pc, #104]	; (8008344 <SystemInit+0x70>)
 80082dc:	681b      	ldr	r3, [r3, #0]
 80082de:	f043 0301 	orr.w	r3, r3, #1
 80082e2:	6013      	str	r3, [r2, #0]

  /* Reset SW, HPRE, PPRE1, PPRE2, ADCPRE and MCO bits */
#ifndef STM32F10X_CL
  RCC->CFGR &= (uint32_t)0xF8FF0000;
#else
  RCC->CFGR &= (uint32_t)0xF0FF0000;
 80082e4:	4917      	ldr	r1, [pc, #92]	; (8008344 <SystemInit+0x70>)
 80082e6:	4b17      	ldr	r3, [pc, #92]	; (8008344 <SystemInit+0x70>)
 80082e8:	685a      	ldr	r2, [r3, #4]
 80082ea:	4b17      	ldr	r3, [pc, #92]	; (8008348 <SystemInit+0x74>)
 80082ec:	4013      	ands	r3, r2
 80082ee:	604b      	str	r3, [r1, #4]
#endif /* STM32F10X_CL */   
  
  /* Reset HSEON, CSSON and PLLON bits */
  RCC->CR &= (uint32_t)0xFEF6FFFF;
 80082f0:	4a14      	ldr	r2, [pc, #80]	; (8008344 <SystemInit+0x70>)
 80082f2:	4b14      	ldr	r3, [pc, #80]	; (8008344 <SystemInit+0x70>)
 80082f4:	681b      	ldr	r3, [r3, #0]
 80082f6:	f023 7384 	bic.w	r3, r3, #17301504	; 0x1080000
 80082fa:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80082fe:	6013      	str	r3, [r2, #0]

  /* Reset HSEBYP bit */
  RCC->CR &= (uint32_t)0xFFFBFFFF;
 8008300:	4a10      	ldr	r2, [pc, #64]	; (8008344 <SystemInit+0x70>)
 8008302:	4b10      	ldr	r3, [pc, #64]	; (8008344 <SystemInit+0x70>)
 8008304:	681b      	ldr	r3, [r3, #0]
 8008306:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800830a:	6013      	str	r3, [r2, #0]

  /* Reset PLLSRC, PLLXTPRE, PLLMUL and USBPRE/OTGFSPRE bits */
  RCC->CFGR &= (uint32_t)0xFF80FFFF;
 800830c:	4a0d      	ldr	r2, [pc, #52]	; (8008344 <SystemInit+0x70>)
 800830e:	4b0d      	ldr	r3, [pc, #52]	; (8008344 <SystemInit+0x70>)
 8008310:	685b      	ldr	r3, [r3, #4]
 8008312:	f423 03fe 	bic.w	r3, r3, #8323072	; 0x7f0000
 8008316:	6053      	str	r3, [r2, #4]

#ifdef STM32F10X_CL
  /* Reset PLL2ON and PLL3ON bits */
  RCC->CR &= (uint32_t)0xEBFFFFFF;
 8008318:	4a0a      	ldr	r2, [pc, #40]	; (8008344 <SystemInit+0x70>)
 800831a:	4b0a      	ldr	r3, [pc, #40]	; (8008344 <SystemInit+0x70>)
 800831c:	681b      	ldr	r3, [r3, #0]
 800831e:	f023 53a0 	bic.w	r3, r3, #335544320	; 0x14000000
 8008322:	6013      	str	r3, [r2, #0]

  /* Disable all interrupts and clear pending bits  */
  RCC->CIR = 0x00FF0000;
 8008324:	4b07      	ldr	r3, [pc, #28]	; (8008344 <SystemInit+0x70>)
 8008326:	f44f 027f 	mov.w	r2, #16711680	; 0xff0000
 800832a:	609a      	str	r2, [r3, #8]

  /* Reset CFGR2 register */
  RCC->CFGR2 = 0x00000000;
 800832c:	4b05      	ldr	r3, [pc, #20]	; (8008344 <SystemInit+0x70>)
 800832e:	2200      	movs	r2, #0
 8008330:	62da      	str	r2, [r3, #44]	; 0x2c
  #endif /* DATA_IN_ExtSRAM */
#endif 

  /* Configure the System clock frequency, HCLK, PCLK2 and PCLK1 prescalers */
  /* Configure the Flash Latency cycles and enable prefetch buffer */
  SetSysClock();
 8008332:	f000 f80d 	bl	8008350 <SetSysClock>

#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH. */
 8008336:	4b05      	ldr	r3, [pc, #20]	; (800834c <SystemInit+0x78>)
 8008338:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 800833c:	609a      	str	r2, [r3, #8]
#endif 
}
 800833e:	bf00      	nop
 8008340:	bd80      	pop	{r7, pc}
 8008342:	bf00      	nop
 8008344:	40021000 	.word	0x40021000
 8008348:	f0ff0000 	.word	0xf0ff0000
 800834c:	e000ed00 	.word	0xe000ed00

08008350 <SetSysClock>:
  * @brief  Configures the System clock frequency, HCLK, PCLK2 and PCLK1 prescalers.
  * @param  None
  * @retval None
  */
static void SetSysClock(void)
{
 8008350:	b580      	push	{r7, lr}
 8008352:	af00      	add	r7, sp, #0
#elif defined SYSCLK_FREQ_48MHz
  SetSysClockTo48();
#elif defined SYSCLK_FREQ_56MHz
  SetSysClockTo56();  
#elif defined SYSCLK_FREQ_72MHz
  SetSysClockTo72();
 8008354:	f000 f802 	bl	800835c <SetSysClockTo72>
#endif
 
 /* If none of the define above is enabled, the HSI is used as System clock
    source (default after reset) */ 
}
 8008358:	bf00      	nop
 800835a:	bd80      	pop	{r7, pc}

0800835c <SetSysClockTo72>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
static void SetSysClockTo72(void)
{
 800835c:	b480      	push	{r7}
 800835e:	b083      	sub	sp, #12
 8008360:	af00      	add	r7, sp, #0
  __IO uint32_t StartUpCounter = 0, HSEStatus = 0;
 8008362:	2300      	movs	r3, #0
 8008364:	607b      	str	r3, [r7, #4]
 8008366:	2300      	movs	r3, #0
 8008368:	603b      	str	r3, [r7, #0]
  
  /* SYSCLK, HCLK, PCLK2 and PCLK1 configuration ---------------------------*/    
  /* Enable HSE */    
  RCC->CR |= ((uint32_t)RCC_CR_HSEON);
 800836a:	4a47      	ldr	r2, [pc, #284]	; (8008488 <SetSysClockTo72+0x12c>)
 800836c:	4b46      	ldr	r3, [pc, #280]	; (8008488 <SetSysClockTo72+0x12c>)
 800836e:	681b      	ldr	r3, [r3, #0]
 8008370:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8008374:	6013      	str	r3, [r2, #0]
 
  /* Wait till HSE is ready and if Time out is reached exit */
  do
  {
    HSEStatus = RCC->CR & RCC_CR_HSERDY;
 8008376:	4b44      	ldr	r3, [pc, #272]	; (8008488 <SetSysClockTo72+0x12c>)
 8008378:	681b      	ldr	r3, [r3, #0]
 800837a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800837e:	603b      	str	r3, [r7, #0]
    StartUpCounter++;  
 8008380:	687b      	ldr	r3, [r7, #4]
 8008382:	3301      	adds	r3, #1
 8008384:	607b      	str	r3, [r7, #4]
  } while((HSEStatus == 0) && (StartUpCounter != HSE_STARTUP_TIMEOUT));
 8008386:	683b      	ldr	r3, [r7, #0]
 8008388:	2b00      	cmp	r3, #0
 800838a:	d103      	bne.n	8008394 <SetSysClockTo72+0x38>
 800838c:	687b      	ldr	r3, [r7, #4]
 800838e:	f5b3 6fa0 	cmp.w	r3, #1280	; 0x500
 8008392:	d1f0      	bne.n	8008376 <SetSysClockTo72+0x1a>

  if ((RCC->CR & RCC_CR_HSERDY) != RESET)
 8008394:	4b3c      	ldr	r3, [pc, #240]	; (8008488 <SetSysClockTo72+0x12c>)
 8008396:	681b      	ldr	r3, [r3, #0]
 8008398:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800839c:	2b00      	cmp	r3, #0
 800839e:	d002      	beq.n	80083a6 <SetSysClockTo72+0x4a>
  {
    HSEStatus = (uint32_t)0x01;
 80083a0:	2301      	movs	r3, #1
 80083a2:	603b      	str	r3, [r7, #0]
 80083a4:	e001      	b.n	80083aa <SetSysClockTo72+0x4e>
  }
  else
  {
    HSEStatus = (uint32_t)0x00;
 80083a6:	2300      	movs	r3, #0
 80083a8:	603b      	str	r3, [r7, #0]
  }  

  if (HSEStatus == (uint32_t)0x01)
 80083aa:	683b      	ldr	r3, [r7, #0]
 80083ac:	2b01      	cmp	r3, #1
 80083ae:	d166      	bne.n	800847e <SetSysClockTo72+0x122>
  {
    /* Enable Prefetch Buffer */
    FLASH->ACR |= FLASH_ACR_PRFTBE;
 80083b0:	4a36      	ldr	r2, [pc, #216]	; (800848c <SetSysClockTo72+0x130>)
 80083b2:	4b36      	ldr	r3, [pc, #216]	; (800848c <SetSysClockTo72+0x130>)
 80083b4:	681b      	ldr	r3, [r3, #0]
 80083b6:	f043 0310 	orr.w	r3, r3, #16
 80083ba:	6013      	str	r3, [r2, #0]

    /* Flash 2 wait state */
    FLASH->ACR &= (uint32_t)((uint32_t)~FLASH_ACR_LATENCY);
 80083bc:	4a33      	ldr	r2, [pc, #204]	; (800848c <SetSysClockTo72+0x130>)
 80083be:	4b33      	ldr	r3, [pc, #204]	; (800848c <SetSysClockTo72+0x130>)
 80083c0:	681b      	ldr	r3, [r3, #0]
 80083c2:	f023 0303 	bic.w	r3, r3, #3
 80083c6:	6013      	str	r3, [r2, #0]
    FLASH->ACR |= (uint32_t)FLASH_ACR_LATENCY_2;    
 80083c8:	4a30      	ldr	r2, [pc, #192]	; (800848c <SetSysClockTo72+0x130>)
 80083ca:	4b30      	ldr	r3, [pc, #192]	; (800848c <SetSysClockTo72+0x130>)
 80083cc:	681b      	ldr	r3, [r3, #0]
 80083ce:	f043 0302 	orr.w	r3, r3, #2
 80083d2:	6013      	str	r3, [r2, #0]

 
    /* HCLK = SYSCLK */
    RCC->CFGR |= (uint32_t)RCC_CFGR_HPRE_DIV1;
 80083d4:	4a2c      	ldr	r2, [pc, #176]	; (8008488 <SetSysClockTo72+0x12c>)
 80083d6:	4b2c      	ldr	r3, [pc, #176]	; (8008488 <SetSysClockTo72+0x12c>)
 80083d8:	685b      	ldr	r3, [r3, #4]
 80083da:	6053      	str	r3, [r2, #4]
      
    /* PCLK2 = HCLK */
    RCC->CFGR |= (uint32_t)RCC_CFGR_PPRE2_DIV1;
 80083dc:	4a2a      	ldr	r2, [pc, #168]	; (8008488 <SetSysClockTo72+0x12c>)
 80083de:	4b2a      	ldr	r3, [pc, #168]	; (8008488 <SetSysClockTo72+0x12c>)
 80083e0:	685b      	ldr	r3, [r3, #4]
 80083e2:	6053      	str	r3, [r2, #4]
    
    /* PCLK1 = HCLK */
    RCC->CFGR |= (uint32_t)RCC_CFGR_PPRE1_DIV2;
 80083e4:	4a28      	ldr	r2, [pc, #160]	; (8008488 <SetSysClockTo72+0x12c>)
 80083e6:	4b28      	ldr	r3, [pc, #160]	; (8008488 <SetSysClockTo72+0x12c>)
 80083e8:	685b      	ldr	r3, [r3, #4]
 80083ea:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 80083ee:	6053      	str	r3, [r2, #4]
#ifdef STM32F10X_CL
    /* Configure PLLs ------------------------------------------------------*/
    /* PLL2 configuration: PLL2CLK = (HSE / 5) * 8 = 40 MHz */
    /* PREDIV1 configuration: PREDIV1CLK = PLL2 / 5 = 8 MHz */
        
    RCC->CFGR2 &= (uint32_t)~(RCC_CFGR2_PREDIV2 | RCC_CFGR2_PLL2MUL |
 80083f0:	4925      	ldr	r1, [pc, #148]	; (8008488 <SetSysClockTo72+0x12c>)
 80083f2:	4b25      	ldr	r3, [pc, #148]	; (8008488 <SetSysClockTo72+0x12c>)
 80083f4:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80083f6:	4b26      	ldr	r3, [pc, #152]	; (8008490 <SetSysClockTo72+0x134>)
 80083f8:	4013      	ands	r3, r2
 80083fa:	62cb      	str	r3, [r1, #44]	; 0x2c
                              RCC_CFGR2_PREDIV1 | RCC_CFGR2_PREDIV1SRC);
    RCC->CFGR2 |= (uint32_t)(RCC_CFGR2_PREDIV2_DIV5 | RCC_CFGR2_PLL2MUL8 |
 80083fc:	4a22      	ldr	r2, [pc, #136]	; (8008488 <SetSysClockTo72+0x12c>)
 80083fe:	4b22      	ldr	r3, [pc, #136]	; (8008488 <SetSysClockTo72+0x12c>)
 8008400:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008402:	f443 3383 	orr.w	r3, r3, #67072	; 0x10600
 8008406:	f043 0344 	orr.w	r3, r3, #68	; 0x44
 800840a:	62d3      	str	r3, [r2, #44]	; 0x2c
                             RCC_CFGR2_PREDIV1SRC_PLL2 | RCC_CFGR2_PREDIV1_DIV5);
  
    /* Enable PLL2 */
    RCC->CR |= RCC_CR_PLL2ON;
 800840c:	4a1e      	ldr	r2, [pc, #120]	; (8008488 <SetSysClockTo72+0x12c>)
 800840e:	4b1e      	ldr	r3, [pc, #120]	; (8008488 <SetSysClockTo72+0x12c>)
 8008410:	681b      	ldr	r3, [r3, #0]
 8008412:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 8008416:	6013      	str	r3, [r2, #0]
    /* Wait till PLL2 is ready */
    while((RCC->CR & RCC_CR_PLL2RDY) == 0)
 8008418:	bf00      	nop
 800841a:	4b1b      	ldr	r3, [pc, #108]	; (8008488 <SetSysClockTo72+0x12c>)
 800841c:	681b      	ldr	r3, [r3, #0]
 800841e:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8008422:	2b00      	cmp	r3, #0
 8008424:	d0f9      	beq.n	800841a <SetSysClockTo72+0xbe>
    {
    }
    
   
    /* PLL configuration: PLLCLK = PREDIV1 * 9 = 72 MHz */ 
    RCC->CFGR &= (uint32_t)~(RCC_CFGR_PLLXTPRE | RCC_CFGR_PLLSRC | RCC_CFGR_PLLMULL);
 8008426:	4a18      	ldr	r2, [pc, #96]	; (8008488 <SetSysClockTo72+0x12c>)
 8008428:	4b17      	ldr	r3, [pc, #92]	; (8008488 <SetSysClockTo72+0x12c>)
 800842a:	685b      	ldr	r3, [r3, #4]
 800842c:	f423 137c 	bic.w	r3, r3, #4128768	; 0x3f0000
 8008430:	6053      	str	r3, [r2, #4]
    RCC->CFGR |= (uint32_t)(RCC_CFGR_PLLXTPRE_PREDIV1 | RCC_CFGR_PLLSRC_PREDIV1 | 
 8008432:	4a15      	ldr	r2, [pc, #84]	; (8008488 <SetSysClockTo72+0x12c>)
 8008434:	4b14      	ldr	r3, [pc, #80]	; (8008488 <SetSysClockTo72+0x12c>)
 8008436:	685b      	ldr	r3, [r3, #4]
 8008438:	f443 13e8 	orr.w	r3, r3, #1900544	; 0x1d0000
 800843c:	6053      	str	r3, [r2, #4]
                                        RCC_CFGR_PLLMULL));
    RCC->CFGR |= (uint32_t)(RCC_CFGR_PLLSRC_HSE | RCC_CFGR_PLLMULL9);
#endif /* STM32F10X_CL */

    /* Enable PLL */
    RCC->CR |= RCC_CR_PLLON;
 800843e:	4a12      	ldr	r2, [pc, #72]	; (8008488 <SetSysClockTo72+0x12c>)
 8008440:	4b11      	ldr	r3, [pc, #68]	; (8008488 <SetSysClockTo72+0x12c>)
 8008442:	681b      	ldr	r3, [r3, #0]
 8008444:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8008448:	6013      	str	r3, [r2, #0]

    /* Wait till PLL is ready */
    while((RCC->CR & RCC_CR_PLLRDY) == 0)
 800844a:	bf00      	nop
 800844c:	4b0e      	ldr	r3, [pc, #56]	; (8008488 <SetSysClockTo72+0x12c>)
 800844e:	681b      	ldr	r3, [r3, #0]
 8008450:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8008454:	2b00      	cmp	r3, #0
 8008456:	d0f9      	beq.n	800844c <SetSysClockTo72+0xf0>
    {
    }
    
    /* Select PLL as system clock source */
    RCC->CFGR &= (uint32_t)((uint32_t)~(RCC_CFGR_SW));
 8008458:	4a0b      	ldr	r2, [pc, #44]	; (8008488 <SetSysClockTo72+0x12c>)
 800845a:	4b0b      	ldr	r3, [pc, #44]	; (8008488 <SetSysClockTo72+0x12c>)
 800845c:	685b      	ldr	r3, [r3, #4]
 800845e:	f023 0303 	bic.w	r3, r3, #3
 8008462:	6053      	str	r3, [r2, #4]
    RCC->CFGR |= (uint32_t)RCC_CFGR_SW_PLL;    
 8008464:	4a08      	ldr	r2, [pc, #32]	; (8008488 <SetSysClockTo72+0x12c>)
 8008466:	4b08      	ldr	r3, [pc, #32]	; (8008488 <SetSysClockTo72+0x12c>)
 8008468:	685b      	ldr	r3, [r3, #4]
 800846a:	f043 0302 	orr.w	r3, r3, #2
 800846e:	6053      	str	r3, [r2, #4]

    /* Wait till PLL is used as system clock source */
    while ((RCC->CFGR & (uint32_t)RCC_CFGR_SWS) != (uint32_t)0x08)
 8008470:	bf00      	nop
 8008472:	4b05      	ldr	r3, [pc, #20]	; (8008488 <SetSysClockTo72+0x12c>)
 8008474:	685b      	ldr	r3, [r3, #4]
 8008476:	f003 030c 	and.w	r3, r3, #12
 800847a:	2b08      	cmp	r3, #8
 800847c:	d1f9      	bne.n	8008472 <SetSysClockTo72+0x116>
  }
  else
  { /* If HSE fails to start-up, the application will have wrong clock 
         configuration. User can add here some code to deal with this error */
  }
}
 800847e:	bf00      	nop
 8008480:	370c      	adds	r7, #12
 8008482:	46bd      	mov	sp, r7
 8008484:	bc80      	pop	{r7}
 8008486:	4770      	bx	lr
 8008488:	40021000 	.word	0x40021000
 800848c:	40022000 	.word	0x40022000
 8008490:	fffef000 	.word	0xfffef000

08008494 <__libc_init_array>:
 8008494:	b570      	push	{r4, r5, r6, lr}
 8008496:	2500      	movs	r5, #0
 8008498:	4e0c      	ldr	r6, [pc, #48]	; (80084cc <__libc_init_array+0x38>)
 800849a:	4c0d      	ldr	r4, [pc, #52]	; (80084d0 <__libc_init_array+0x3c>)
 800849c:	1ba4      	subs	r4, r4, r6
 800849e:	10a4      	asrs	r4, r4, #2
 80084a0:	42a5      	cmp	r5, r4
 80084a2:	d109      	bne.n	80084b8 <__libc_init_array+0x24>
 80084a4:	f001 fc74 	bl	8009d90 <_init>
 80084a8:	2500      	movs	r5, #0
 80084aa:	4e0a      	ldr	r6, [pc, #40]	; (80084d4 <__libc_init_array+0x40>)
 80084ac:	4c0a      	ldr	r4, [pc, #40]	; (80084d8 <__libc_init_array+0x44>)
 80084ae:	1ba4      	subs	r4, r4, r6
 80084b0:	10a4      	asrs	r4, r4, #2
 80084b2:	42a5      	cmp	r5, r4
 80084b4:	d105      	bne.n	80084c2 <__libc_init_array+0x2e>
 80084b6:	bd70      	pop	{r4, r5, r6, pc}
 80084b8:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 80084bc:	4798      	blx	r3
 80084be:	3501      	adds	r5, #1
 80084c0:	e7ee      	b.n	80084a0 <__libc_init_array+0xc>
 80084c2:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 80084c6:	4798      	blx	r3
 80084c8:	3501      	adds	r5, #1
 80084ca:	e7f2      	b.n	80084b2 <__libc_init_array+0x1e>
 80084cc:	0800abb0 	.word	0x0800abb0
 80084d0:	0800abb0 	.word	0x0800abb0
 80084d4:	0800abb0 	.word	0x0800abb0
 80084d8:	0800abb4 	.word	0x0800abb4

080084dc <siprintf>:
 80084dc:	b40e      	push	{r1, r2, r3}
 80084de:	f44f 7102 	mov.w	r1, #520	; 0x208
 80084e2:	b500      	push	{lr}
 80084e4:	b09c      	sub	sp, #112	; 0x70
 80084e6:	f8ad 1014 	strh.w	r1, [sp, #20]
 80084ea:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 80084ee:	9104      	str	r1, [sp, #16]
 80084f0:	9107      	str	r1, [sp, #28]
 80084f2:	f64f 71ff 	movw	r1, #65535	; 0xffff
 80084f6:	ab1d      	add	r3, sp, #116	; 0x74
 80084f8:	9002      	str	r0, [sp, #8]
 80084fa:	9006      	str	r0, [sp, #24]
 80084fc:	4808      	ldr	r0, [pc, #32]	; (8008520 <siprintf+0x44>)
 80084fe:	f853 2b04 	ldr.w	r2, [r3], #4
 8008502:	f8ad 1016 	strh.w	r1, [sp, #22]
 8008506:	6800      	ldr	r0, [r0, #0]
 8008508:	a902      	add	r1, sp, #8
 800850a:	9301      	str	r3, [sp, #4]
 800850c:	f000 f86e 	bl	80085ec <_svfiprintf_r>
 8008510:	2200      	movs	r2, #0
 8008512:	9b02      	ldr	r3, [sp, #8]
 8008514:	701a      	strb	r2, [r3, #0]
 8008516:	b01c      	add	sp, #112	; 0x70
 8008518:	f85d eb04 	ldr.w	lr, [sp], #4
 800851c:	b003      	add	sp, #12
 800851e:	4770      	bx	lr
 8008520:	20000148 	.word	0x20000148

08008524 <strcpy>:
 8008524:	4603      	mov	r3, r0
 8008526:	f811 2b01 	ldrb.w	r2, [r1], #1
 800852a:	f803 2b01 	strb.w	r2, [r3], #1
 800852e:	2a00      	cmp	r2, #0
 8008530:	d1f9      	bne.n	8008526 <strcpy+0x2>
 8008532:	4770      	bx	lr

08008534 <__ssputs_r>:
 8008534:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8008538:	688e      	ldr	r6, [r1, #8]
 800853a:	4682      	mov	sl, r0
 800853c:	429e      	cmp	r6, r3
 800853e:	460c      	mov	r4, r1
 8008540:	4691      	mov	r9, r2
 8008542:	4698      	mov	r8, r3
 8008544:	d835      	bhi.n	80085b2 <__ssputs_r+0x7e>
 8008546:	898a      	ldrh	r2, [r1, #12]
 8008548:	f412 6f90 	tst.w	r2, #1152	; 0x480
 800854c:	d031      	beq.n	80085b2 <__ssputs_r+0x7e>
 800854e:	2302      	movs	r3, #2
 8008550:	6825      	ldr	r5, [r4, #0]
 8008552:	6909      	ldr	r1, [r1, #16]
 8008554:	1a6f      	subs	r7, r5, r1
 8008556:	6965      	ldr	r5, [r4, #20]
 8008558:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800855c:	fb95 f5f3 	sdiv	r5, r5, r3
 8008560:	f108 0301 	add.w	r3, r8, #1
 8008564:	443b      	add	r3, r7
 8008566:	429d      	cmp	r5, r3
 8008568:	bf38      	it	cc
 800856a:	461d      	movcc	r5, r3
 800856c:	0553      	lsls	r3, r2, #21
 800856e:	d531      	bpl.n	80085d4 <__ssputs_r+0xa0>
 8008570:	4629      	mov	r1, r5
 8008572:	f000 fb47 	bl	8008c04 <_malloc_r>
 8008576:	4606      	mov	r6, r0
 8008578:	b950      	cbnz	r0, 8008590 <__ssputs_r+0x5c>
 800857a:	230c      	movs	r3, #12
 800857c:	f8ca 3000 	str.w	r3, [sl]
 8008580:	89a3      	ldrh	r3, [r4, #12]
 8008582:	f04f 30ff 	mov.w	r0, #4294967295
 8008586:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800858a:	81a3      	strh	r3, [r4, #12]
 800858c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8008590:	463a      	mov	r2, r7
 8008592:	6921      	ldr	r1, [r4, #16]
 8008594:	f000 fac4 	bl	8008b20 <memcpy>
 8008598:	89a3      	ldrh	r3, [r4, #12]
 800859a:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 800859e:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80085a2:	81a3      	strh	r3, [r4, #12]
 80085a4:	6126      	str	r6, [r4, #16]
 80085a6:	443e      	add	r6, r7
 80085a8:	6026      	str	r6, [r4, #0]
 80085aa:	4646      	mov	r6, r8
 80085ac:	6165      	str	r5, [r4, #20]
 80085ae:	1bed      	subs	r5, r5, r7
 80085b0:	60a5      	str	r5, [r4, #8]
 80085b2:	4546      	cmp	r6, r8
 80085b4:	bf28      	it	cs
 80085b6:	4646      	movcs	r6, r8
 80085b8:	4649      	mov	r1, r9
 80085ba:	4632      	mov	r2, r6
 80085bc:	6820      	ldr	r0, [r4, #0]
 80085be:	f000 faba 	bl	8008b36 <memmove>
 80085c2:	68a3      	ldr	r3, [r4, #8]
 80085c4:	2000      	movs	r0, #0
 80085c6:	1b9b      	subs	r3, r3, r6
 80085c8:	60a3      	str	r3, [r4, #8]
 80085ca:	6823      	ldr	r3, [r4, #0]
 80085cc:	441e      	add	r6, r3
 80085ce:	6026      	str	r6, [r4, #0]
 80085d0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80085d4:	462a      	mov	r2, r5
 80085d6:	f000 fb73 	bl	8008cc0 <_realloc_r>
 80085da:	4606      	mov	r6, r0
 80085dc:	2800      	cmp	r0, #0
 80085de:	d1e1      	bne.n	80085a4 <__ssputs_r+0x70>
 80085e0:	6921      	ldr	r1, [r4, #16]
 80085e2:	4650      	mov	r0, sl
 80085e4:	f000 fac2 	bl	8008b6c <_free_r>
 80085e8:	e7c7      	b.n	800857a <__ssputs_r+0x46>
	...

080085ec <_svfiprintf_r>:
 80085ec:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80085f0:	b09d      	sub	sp, #116	; 0x74
 80085f2:	9303      	str	r3, [sp, #12]
 80085f4:	898b      	ldrh	r3, [r1, #12]
 80085f6:	4680      	mov	r8, r0
 80085f8:	061c      	lsls	r4, r3, #24
 80085fa:	460d      	mov	r5, r1
 80085fc:	4616      	mov	r6, r2
 80085fe:	d50f      	bpl.n	8008620 <_svfiprintf_r+0x34>
 8008600:	690b      	ldr	r3, [r1, #16]
 8008602:	b96b      	cbnz	r3, 8008620 <_svfiprintf_r+0x34>
 8008604:	2140      	movs	r1, #64	; 0x40
 8008606:	f000 fafd 	bl	8008c04 <_malloc_r>
 800860a:	6028      	str	r0, [r5, #0]
 800860c:	6128      	str	r0, [r5, #16]
 800860e:	b928      	cbnz	r0, 800861c <_svfiprintf_r+0x30>
 8008610:	230c      	movs	r3, #12
 8008612:	f8c8 3000 	str.w	r3, [r8]
 8008616:	f04f 30ff 	mov.w	r0, #4294967295
 800861a:	e0c4      	b.n	80087a6 <_svfiprintf_r+0x1ba>
 800861c:	2340      	movs	r3, #64	; 0x40
 800861e:	616b      	str	r3, [r5, #20]
 8008620:	2300      	movs	r3, #0
 8008622:	9309      	str	r3, [sp, #36]	; 0x24
 8008624:	2320      	movs	r3, #32
 8008626:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800862a:	2330      	movs	r3, #48	; 0x30
 800862c:	f04f 0b01 	mov.w	fp, #1
 8008630:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8008634:	4637      	mov	r7, r6
 8008636:	463c      	mov	r4, r7
 8008638:	f814 3b01 	ldrb.w	r3, [r4], #1
 800863c:	2b00      	cmp	r3, #0
 800863e:	d13c      	bne.n	80086ba <_svfiprintf_r+0xce>
 8008640:	ebb7 0a06 	subs.w	sl, r7, r6
 8008644:	d00b      	beq.n	800865e <_svfiprintf_r+0x72>
 8008646:	4653      	mov	r3, sl
 8008648:	4632      	mov	r2, r6
 800864a:	4629      	mov	r1, r5
 800864c:	4640      	mov	r0, r8
 800864e:	f7ff ff71 	bl	8008534 <__ssputs_r>
 8008652:	3001      	adds	r0, #1
 8008654:	f000 80a2 	beq.w	800879c <_svfiprintf_r+0x1b0>
 8008658:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800865a:	4453      	add	r3, sl
 800865c:	9309      	str	r3, [sp, #36]	; 0x24
 800865e:	783b      	ldrb	r3, [r7, #0]
 8008660:	2b00      	cmp	r3, #0
 8008662:	f000 809b 	beq.w	800879c <_svfiprintf_r+0x1b0>
 8008666:	2300      	movs	r3, #0
 8008668:	f04f 32ff 	mov.w	r2, #4294967295
 800866c:	9304      	str	r3, [sp, #16]
 800866e:	9307      	str	r3, [sp, #28]
 8008670:	9205      	str	r2, [sp, #20]
 8008672:	9306      	str	r3, [sp, #24]
 8008674:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8008678:	931a      	str	r3, [sp, #104]	; 0x68
 800867a:	2205      	movs	r2, #5
 800867c:	7821      	ldrb	r1, [r4, #0]
 800867e:	4850      	ldr	r0, [pc, #320]	; (80087c0 <_svfiprintf_r+0x1d4>)
 8008680:	f000 fa40 	bl	8008b04 <memchr>
 8008684:	1c67      	adds	r7, r4, #1
 8008686:	9b04      	ldr	r3, [sp, #16]
 8008688:	b9d8      	cbnz	r0, 80086c2 <_svfiprintf_r+0xd6>
 800868a:	06d9      	lsls	r1, r3, #27
 800868c:	bf44      	itt	mi
 800868e:	2220      	movmi	r2, #32
 8008690:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 8008694:	071a      	lsls	r2, r3, #28
 8008696:	bf44      	itt	mi
 8008698:	222b      	movmi	r2, #43	; 0x2b
 800869a:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 800869e:	7822      	ldrb	r2, [r4, #0]
 80086a0:	2a2a      	cmp	r2, #42	; 0x2a
 80086a2:	d016      	beq.n	80086d2 <_svfiprintf_r+0xe6>
 80086a4:	2100      	movs	r1, #0
 80086a6:	200a      	movs	r0, #10
 80086a8:	9a07      	ldr	r2, [sp, #28]
 80086aa:	4627      	mov	r7, r4
 80086ac:	783b      	ldrb	r3, [r7, #0]
 80086ae:	3401      	adds	r4, #1
 80086b0:	3b30      	subs	r3, #48	; 0x30
 80086b2:	2b09      	cmp	r3, #9
 80086b4:	d950      	bls.n	8008758 <_svfiprintf_r+0x16c>
 80086b6:	b1c9      	cbz	r1, 80086ec <_svfiprintf_r+0x100>
 80086b8:	e011      	b.n	80086de <_svfiprintf_r+0xf2>
 80086ba:	2b25      	cmp	r3, #37	; 0x25
 80086bc:	d0c0      	beq.n	8008640 <_svfiprintf_r+0x54>
 80086be:	4627      	mov	r7, r4
 80086c0:	e7b9      	b.n	8008636 <_svfiprintf_r+0x4a>
 80086c2:	4a3f      	ldr	r2, [pc, #252]	; (80087c0 <_svfiprintf_r+0x1d4>)
 80086c4:	463c      	mov	r4, r7
 80086c6:	1a80      	subs	r0, r0, r2
 80086c8:	fa0b f000 	lsl.w	r0, fp, r0
 80086cc:	4318      	orrs	r0, r3
 80086ce:	9004      	str	r0, [sp, #16]
 80086d0:	e7d3      	b.n	800867a <_svfiprintf_r+0x8e>
 80086d2:	9a03      	ldr	r2, [sp, #12]
 80086d4:	1d11      	adds	r1, r2, #4
 80086d6:	6812      	ldr	r2, [r2, #0]
 80086d8:	9103      	str	r1, [sp, #12]
 80086da:	2a00      	cmp	r2, #0
 80086dc:	db01      	blt.n	80086e2 <_svfiprintf_r+0xf6>
 80086de:	9207      	str	r2, [sp, #28]
 80086e0:	e004      	b.n	80086ec <_svfiprintf_r+0x100>
 80086e2:	4252      	negs	r2, r2
 80086e4:	f043 0302 	orr.w	r3, r3, #2
 80086e8:	9207      	str	r2, [sp, #28]
 80086ea:	9304      	str	r3, [sp, #16]
 80086ec:	783b      	ldrb	r3, [r7, #0]
 80086ee:	2b2e      	cmp	r3, #46	; 0x2e
 80086f0:	d10d      	bne.n	800870e <_svfiprintf_r+0x122>
 80086f2:	787b      	ldrb	r3, [r7, #1]
 80086f4:	1c79      	adds	r1, r7, #1
 80086f6:	2b2a      	cmp	r3, #42	; 0x2a
 80086f8:	d132      	bne.n	8008760 <_svfiprintf_r+0x174>
 80086fa:	9b03      	ldr	r3, [sp, #12]
 80086fc:	3702      	adds	r7, #2
 80086fe:	1d1a      	adds	r2, r3, #4
 8008700:	681b      	ldr	r3, [r3, #0]
 8008702:	9203      	str	r2, [sp, #12]
 8008704:	2b00      	cmp	r3, #0
 8008706:	bfb8      	it	lt
 8008708:	f04f 33ff 	movlt.w	r3, #4294967295
 800870c:	9305      	str	r3, [sp, #20]
 800870e:	4c2d      	ldr	r4, [pc, #180]	; (80087c4 <_svfiprintf_r+0x1d8>)
 8008710:	2203      	movs	r2, #3
 8008712:	7839      	ldrb	r1, [r7, #0]
 8008714:	4620      	mov	r0, r4
 8008716:	f000 f9f5 	bl	8008b04 <memchr>
 800871a:	b138      	cbz	r0, 800872c <_svfiprintf_r+0x140>
 800871c:	2340      	movs	r3, #64	; 0x40
 800871e:	1b00      	subs	r0, r0, r4
 8008720:	fa03 f000 	lsl.w	r0, r3, r0
 8008724:	9b04      	ldr	r3, [sp, #16]
 8008726:	3701      	adds	r7, #1
 8008728:	4303      	orrs	r3, r0
 800872a:	9304      	str	r3, [sp, #16]
 800872c:	7839      	ldrb	r1, [r7, #0]
 800872e:	2206      	movs	r2, #6
 8008730:	4825      	ldr	r0, [pc, #148]	; (80087c8 <_svfiprintf_r+0x1dc>)
 8008732:	1c7e      	adds	r6, r7, #1
 8008734:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8008738:	f000 f9e4 	bl	8008b04 <memchr>
 800873c:	2800      	cmp	r0, #0
 800873e:	d035      	beq.n	80087ac <_svfiprintf_r+0x1c0>
 8008740:	4b22      	ldr	r3, [pc, #136]	; (80087cc <_svfiprintf_r+0x1e0>)
 8008742:	b9fb      	cbnz	r3, 8008784 <_svfiprintf_r+0x198>
 8008744:	9b03      	ldr	r3, [sp, #12]
 8008746:	3307      	adds	r3, #7
 8008748:	f023 0307 	bic.w	r3, r3, #7
 800874c:	3308      	adds	r3, #8
 800874e:	9303      	str	r3, [sp, #12]
 8008750:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8008752:	444b      	add	r3, r9
 8008754:	9309      	str	r3, [sp, #36]	; 0x24
 8008756:	e76d      	b.n	8008634 <_svfiprintf_r+0x48>
 8008758:	fb00 3202 	mla	r2, r0, r2, r3
 800875c:	2101      	movs	r1, #1
 800875e:	e7a4      	b.n	80086aa <_svfiprintf_r+0xbe>
 8008760:	2300      	movs	r3, #0
 8008762:	240a      	movs	r4, #10
 8008764:	4618      	mov	r0, r3
 8008766:	9305      	str	r3, [sp, #20]
 8008768:	460f      	mov	r7, r1
 800876a:	783a      	ldrb	r2, [r7, #0]
 800876c:	3101      	adds	r1, #1
 800876e:	3a30      	subs	r2, #48	; 0x30
 8008770:	2a09      	cmp	r2, #9
 8008772:	d903      	bls.n	800877c <_svfiprintf_r+0x190>
 8008774:	2b00      	cmp	r3, #0
 8008776:	d0ca      	beq.n	800870e <_svfiprintf_r+0x122>
 8008778:	9005      	str	r0, [sp, #20]
 800877a:	e7c8      	b.n	800870e <_svfiprintf_r+0x122>
 800877c:	fb04 2000 	mla	r0, r4, r0, r2
 8008780:	2301      	movs	r3, #1
 8008782:	e7f1      	b.n	8008768 <_svfiprintf_r+0x17c>
 8008784:	ab03      	add	r3, sp, #12
 8008786:	9300      	str	r3, [sp, #0]
 8008788:	462a      	mov	r2, r5
 800878a:	4b11      	ldr	r3, [pc, #68]	; (80087d0 <_svfiprintf_r+0x1e4>)
 800878c:	a904      	add	r1, sp, #16
 800878e:	4640      	mov	r0, r8
 8008790:	f3af 8000 	nop.w
 8008794:	f1b0 3fff 	cmp.w	r0, #4294967295
 8008798:	4681      	mov	r9, r0
 800879a:	d1d9      	bne.n	8008750 <_svfiprintf_r+0x164>
 800879c:	89ab      	ldrh	r3, [r5, #12]
 800879e:	065b      	lsls	r3, r3, #25
 80087a0:	f53f af39 	bmi.w	8008616 <_svfiprintf_r+0x2a>
 80087a4:	9809      	ldr	r0, [sp, #36]	; 0x24
 80087a6:	b01d      	add	sp, #116	; 0x74
 80087a8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80087ac:	ab03      	add	r3, sp, #12
 80087ae:	9300      	str	r3, [sp, #0]
 80087b0:	462a      	mov	r2, r5
 80087b2:	4b07      	ldr	r3, [pc, #28]	; (80087d0 <_svfiprintf_r+0x1e4>)
 80087b4:	a904      	add	r1, sp, #16
 80087b6:	4640      	mov	r0, r8
 80087b8:	f000 f884 	bl	80088c4 <_printf_i>
 80087bc:	e7ea      	b.n	8008794 <_svfiprintf_r+0x1a8>
 80087be:	bf00      	nop
 80087c0:	0800a998 	.word	0x0800a998
 80087c4:	0800a99e 	.word	0x0800a99e
 80087c8:	0800a9a2 	.word	0x0800a9a2
 80087cc:	00000000 	.word	0x00000000
 80087d0:	08008535 	.word	0x08008535

080087d4 <_printf_common>:
 80087d4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80087d8:	4691      	mov	r9, r2
 80087da:	461f      	mov	r7, r3
 80087dc:	688a      	ldr	r2, [r1, #8]
 80087de:	690b      	ldr	r3, [r1, #16]
 80087e0:	4606      	mov	r6, r0
 80087e2:	4293      	cmp	r3, r2
 80087e4:	bfb8      	it	lt
 80087e6:	4613      	movlt	r3, r2
 80087e8:	f8c9 3000 	str.w	r3, [r9]
 80087ec:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 80087f0:	460c      	mov	r4, r1
 80087f2:	f8dd 8020 	ldr.w	r8, [sp, #32]
 80087f6:	b112      	cbz	r2, 80087fe <_printf_common+0x2a>
 80087f8:	3301      	adds	r3, #1
 80087fa:	f8c9 3000 	str.w	r3, [r9]
 80087fe:	6823      	ldr	r3, [r4, #0]
 8008800:	0699      	lsls	r1, r3, #26
 8008802:	bf42      	ittt	mi
 8008804:	f8d9 3000 	ldrmi.w	r3, [r9]
 8008808:	3302      	addmi	r3, #2
 800880a:	f8c9 3000 	strmi.w	r3, [r9]
 800880e:	6825      	ldr	r5, [r4, #0]
 8008810:	f015 0506 	ands.w	r5, r5, #6
 8008814:	d107      	bne.n	8008826 <_printf_common+0x52>
 8008816:	f104 0a19 	add.w	sl, r4, #25
 800881a:	68e3      	ldr	r3, [r4, #12]
 800881c:	f8d9 2000 	ldr.w	r2, [r9]
 8008820:	1a9b      	subs	r3, r3, r2
 8008822:	429d      	cmp	r5, r3
 8008824:	db2a      	blt.n	800887c <_printf_common+0xa8>
 8008826:	f894 3043 	ldrb.w	r3, [r4, #67]	; 0x43
 800882a:	6822      	ldr	r2, [r4, #0]
 800882c:	3300      	adds	r3, #0
 800882e:	bf18      	it	ne
 8008830:	2301      	movne	r3, #1
 8008832:	0692      	lsls	r2, r2, #26
 8008834:	d42f      	bmi.n	8008896 <_printf_common+0xc2>
 8008836:	f104 0243 	add.w	r2, r4, #67	; 0x43
 800883a:	4639      	mov	r1, r7
 800883c:	4630      	mov	r0, r6
 800883e:	47c0      	blx	r8
 8008840:	3001      	adds	r0, #1
 8008842:	d022      	beq.n	800888a <_printf_common+0xb6>
 8008844:	6823      	ldr	r3, [r4, #0]
 8008846:	68e5      	ldr	r5, [r4, #12]
 8008848:	f003 0306 	and.w	r3, r3, #6
 800884c:	2b04      	cmp	r3, #4
 800884e:	bf18      	it	ne
 8008850:	2500      	movne	r5, #0
 8008852:	f8d9 2000 	ldr.w	r2, [r9]
 8008856:	f04f 0900 	mov.w	r9, #0
 800885a:	bf08      	it	eq
 800885c:	1aad      	subeq	r5, r5, r2
 800885e:	68a3      	ldr	r3, [r4, #8]
 8008860:	6922      	ldr	r2, [r4, #16]
 8008862:	bf08      	it	eq
 8008864:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8008868:	4293      	cmp	r3, r2
 800886a:	bfc4      	itt	gt
 800886c:	1a9b      	subgt	r3, r3, r2
 800886e:	18ed      	addgt	r5, r5, r3
 8008870:	341a      	adds	r4, #26
 8008872:	454d      	cmp	r5, r9
 8008874:	d11b      	bne.n	80088ae <_printf_common+0xda>
 8008876:	2000      	movs	r0, #0
 8008878:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800887c:	2301      	movs	r3, #1
 800887e:	4652      	mov	r2, sl
 8008880:	4639      	mov	r1, r7
 8008882:	4630      	mov	r0, r6
 8008884:	47c0      	blx	r8
 8008886:	3001      	adds	r0, #1
 8008888:	d103      	bne.n	8008892 <_printf_common+0xbe>
 800888a:	f04f 30ff 	mov.w	r0, #4294967295
 800888e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8008892:	3501      	adds	r5, #1
 8008894:	e7c1      	b.n	800881a <_printf_common+0x46>
 8008896:	2030      	movs	r0, #48	; 0x30
 8008898:	18e1      	adds	r1, r4, r3
 800889a:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 800889e:	1c5a      	adds	r2, r3, #1
 80088a0:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 80088a4:	4422      	add	r2, r4
 80088a6:	3302      	adds	r3, #2
 80088a8:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 80088ac:	e7c3      	b.n	8008836 <_printf_common+0x62>
 80088ae:	2301      	movs	r3, #1
 80088b0:	4622      	mov	r2, r4
 80088b2:	4639      	mov	r1, r7
 80088b4:	4630      	mov	r0, r6
 80088b6:	47c0      	blx	r8
 80088b8:	3001      	adds	r0, #1
 80088ba:	d0e6      	beq.n	800888a <_printf_common+0xb6>
 80088bc:	f109 0901 	add.w	r9, r9, #1
 80088c0:	e7d7      	b.n	8008872 <_printf_common+0x9e>
	...

080088c4 <_printf_i>:
 80088c4:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 80088c8:	4617      	mov	r7, r2
 80088ca:	7e0a      	ldrb	r2, [r1, #24]
 80088cc:	b085      	sub	sp, #20
 80088ce:	2a6e      	cmp	r2, #110	; 0x6e
 80088d0:	4698      	mov	r8, r3
 80088d2:	4606      	mov	r6, r0
 80088d4:	460c      	mov	r4, r1
 80088d6:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 80088d8:	f101 0e43 	add.w	lr, r1, #67	; 0x43
 80088dc:	f000 80bc 	beq.w	8008a58 <_printf_i+0x194>
 80088e0:	d81a      	bhi.n	8008918 <_printf_i+0x54>
 80088e2:	2a63      	cmp	r2, #99	; 0x63
 80088e4:	d02e      	beq.n	8008944 <_printf_i+0x80>
 80088e6:	d80a      	bhi.n	80088fe <_printf_i+0x3a>
 80088e8:	2a00      	cmp	r2, #0
 80088ea:	f000 80c8 	beq.w	8008a7e <_printf_i+0x1ba>
 80088ee:	2a58      	cmp	r2, #88	; 0x58
 80088f0:	f000 808a 	beq.w	8008a08 <_printf_i+0x144>
 80088f4:	f104 0542 	add.w	r5, r4, #66	; 0x42
 80088f8:	f884 2042 	strb.w	r2, [r4, #66]	; 0x42
 80088fc:	e02a      	b.n	8008954 <_printf_i+0x90>
 80088fe:	2a64      	cmp	r2, #100	; 0x64
 8008900:	d001      	beq.n	8008906 <_printf_i+0x42>
 8008902:	2a69      	cmp	r2, #105	; 0x69
 8008904:	d1f6      	bne.n	80088f4 <_printf_i+0x30>
 8008906:	6821      	ldr	r1, [r4, #0]
 8008908:	681a      	ldr	r2, [r3, #0]
 800890a:	f011 0f80 	tst.w	r1, #128	; 0x80
 800890e:	d023      	beq.n	8008958 <_printf_i+0x94>
 8008910:	1d11      	adds	r1, r2, #4
 8008912:	6019      	str	r1, [r3, #0]
 8008914:	6813      	ldr	r3, [r2, #0]
 8008916:	e027      	b.n	8008968 <_printf_i+0xa4>
 8008918:	2a73      	cmp	r2, #115	; 0x73
 800891a:	f000 80b4 	beq.w	8008a86 <_printf_i+0x1c2>
 800891e:	d808      	bhi.n	8008932 <_printf_i+0x6e>
 8008920:	2a6f      	cmp	r2, #111	; 0x6f
 8008922:	d02a      	beq.n	800897a <_printf_i+0xb6>
 8008924:	2a70      	cmp	r2, #112	; 0x70
 8008926:	d1e5      	bne.n	80088f4 <_printf_i+0x30>
 8008928:	680a      	ldr	r2, [r1, #0]
 800892a:	f042 0220 	orr.w	r2, r2, #32
 800892e:	600a      	str	r2, [r1, #0]
 8008930:	e003      	b.n	800893a <_printf_i+0x76>
 8008932:	2a75      	cmp	r2, #117	; 0x75
 8008934:	d021      	beq.n	800897a <_printf_i+0xb6>
 8008936:	2a78      	cmp	r2, #120	; 0x78
 8008938:	d1dc      	bne.n	80088f4 <_printf_i+0x30>
 800893a:	2278      	movs	r2, #120	; 0x78
 800893c:	496f      	ldr	r1, [pc, #444]	; (8008afc <_printf_i+0x238>)
 800893e:	f884 2045 	strb.w	r2, [r4, #69]	; 0x45
 8008942:	e064      	b.n	8008a0e <_printf_i+0x14a>
 8008944:	681a      	ldr	r2, [r3, #0]
 8008946:	f101 0542 	add.w	r5, r1, #66	; 0x42
 800894a:	1d11      	adds	r1, r2, #4
 800894c:	6019      	str	r1, [r3, #0]
 800894e:	6813      	ldr	r3, [r2, #0]
 8008950:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8008954:	2301      	movs	r3, #1
 8008956:	e0a3      	b.n	8008aa0 <_printf_i+0x1dc>
 8008958:	f011 0f40 	tst.w	r1, #64	; 0x40
 800895c:	f102 0104 	add.w	r1, r2, #4
 8008960:	6019      	str	r1, [r3, #0]
 8008962:	d0d7      	beq.n	8008914 <_printf_i+0x50>
 8008964:	f9b2 3000 	ldrsh.w	r3, [r2]
 8008968:	2b00      	cmp	r3, #0
 800896a:	da03      	bge.n	8008974 <_printf_i+0xb0>
 800896c:	222d      	movs	r2, #45	; 0x2d
 800896e:	425b      	negs	r3, r3
 8008970:	f884 2043 	strb.w	r2, [r4, #67]	; 0x43
 8008974:	4962      	ldr	r1, [pc, #392]	; (8008b00 <_printf_i+0x23c>)
 8008976:	220a      	movs	r2, #10
 8008978:	e017      	b.n	80089aa <_printf_i+0xe6>
 800897a:	6820      	ldr	r0, [r4, #0]
 800897c:	6819      	ldr	r1, [r3, #0]
 800897e:	f010 0f80 	tst.w	r0, #128	; 0x80
 8008982:	d003      	beq.n	800898c <_printf_i+0xc8>
 8008984:	1d08      	adds	r0, r1, #4
 8008986:	6018      	str	r0, [r3, #0]
 8008988:	680b      	ldr	r3, [r1, #0]
 800898a:	e006      	b.n	800899a <_printf_i+0xd6>
 800898c:	f010 0f40 	tst.w	r0, #64	; 0x40
 8008990:	f101 0004 	add.w	r0, r1, #4
 8008994:	6018      	str	r0, [r3, #0]
 8008996:	d0f7      	beq.n	8008988 <_printf_i+0xc4>
 8008998:	880b      	ldrh	r3, [r1, #0]
 800899a:	2a6f      	cmp	r2, #111	; 0x6f
 800899c:	bf14      	ite	ne
 800899e:	220a      	movne	r2, #10
 80089a0:	2208      	moveq	r2, #8
 80089a2:	4957      	ldr	r1, [pc, #348]	; (8008b00 <_printf_i+0x23c>)
 80089a4:	2000      	movs	r0, #0
 80089a6:	f884 0043 	strb.w	r0, [r4, #67]	; 0x43
 80089aa:	6865      	ldr	r5, [r4, #4]
 80089ac:	2d00      	cmp	r5, #0
 80089ae:	60a5      	str	r5, [r4, #8]
 80089b0:	f2c0 809c 	blt.w	8008aec <_printf_i+0x228>
 80089b4:	6820      	ldr	r0, [r4, #0]
 80089b6:	f020 0004 	bic.w	r0, r0, #4
 80089ba:	6020      	str	r0, [r4, #0]
 80089bc:	2b00      	cmp	r3, #0
 80089be:	d13f      	bne.n	8008a40 <_printf_i+0x17c>
 80089c0:	2d00      	cmp	r5, #0
 80089c2:	f040 8095 	bne.w	8008af0 <_printf_i+0x22c>
 80089c6:	4675      	mov	r5, lr
 80089c8:	2a08      	cmp	r2, #8
 80089ca:	d10b      	bne.n	80089e4 <_printf_i+0x120>
 80089cc:	6823      	ldr	r3, [r4, #0]
 80089ce:	07da      	lsls	r2, r3, #31
 80089d0:	d508      	bpl.n	80089e4 <_printf_i+0x120>
 80089d2:	6923      	ldr	r3, [r4, #16]
 80089d4:	6862      	ldr	r2, [r4, #4]
 80089d6:	429a      	cmp	r2, r3
 80089d8:	bfde      	ittt	le
 80089da:	2330      	movle	r3, #48	; 0x30
 80089dc:	f805 3c01 	strble.w	r3, [r5, #-1]
 80089e0:	f105 35ff 	addle.w	r5, r5, #4294967295
 80089e4:	ebae 0305 	sub.w	r3, lr, r5
 80089e8:	6123      	str	r3, [r4, #16]
 80089ea:	f8cd 8000 	str.w	r8, [sp]
 80089ee:	463b      	mov	r3, r7
 80089f0:	aa03      	add	r2, sp, #12
 80089f2:	4621      	mov	r1, r4
 80089f4:	4630      	mov	r0, r6
 80089f6:	f7ff feed 	bl	80087d4 <_printf_common>
 80089fa:	3001      	adds	r0, #1
 80089fc:	d155      	bne.n	8008aaa <_printf_i+0x1e6>
 80089fe:	f04f 30ff 	mov.w	r0, #4294967295
 8008a02:	b005      	add	sp, #20
 8008a04:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8008a08:	f881 2045 	strb.w	r2, [r1, #69]	; 0x45
 8008a0c:	493c      	ldr	r1, [pc, #240]	; (8008b00 <_printf_i+0x23c>)
 8008a0e:	6822      	ldr	r2, [r4, #0]
 8008a10:	6818      	ldr	r0, [r3, #0]
 8008a12:	f012 0f80 	tst.w	r2, #128	; 0x80
 8008a16:	f100 0504 	add.w	r5, r0, #4
 8008a1a:	601d      	str	r5, [r3, #0]
 8008a1c:	d001      	beq.n	8008a22 <_printf_i+0x15e>
 8008a1e:	6803      	ldr	r3, [r0, #0]
 8008a20:	e002      	b.n	8008a28 <_printf_i+0x164>
 8008a22:	0655      	lsls	r5, r2, #25
 8008a24:	d5fb      	bpl.n	8008a1e <_printf_i+0x15a>
 8008a26:	8803      	ldrh	r3, [r0, #0]
 8008a28:	07d0      	lsls	r0, r2, #31
 8008a2a:	bf44      	itt	mi
 8008a2c:	f042 0220 	orrmi.w	r2, r2, #32
 8008a30:	6022      	strmi	r2, [r4, #0]
 8008a32:	b91b      	cbnz	r3, 8008a3c <_printf_i+0x178>
 8008a34:	6822      	ldr	r2, [r4, #0]
 8008a36:	f022 0220 	bic.w	r2, r2, #32
 8008a3a:	6022      	str	r2, [r4, #0]
 8008a3c:	2210      	movs	r2, #16
 8008a3e:	e7b1      	b.n	80089a4 <_printf_i+0xe0>
 8008a40:	4675      	mov	r5, lr
 8008a42:	fbb3 f0f2 	udiv	r0, r3, r2
 8008a46:	fb02 3310 	mls	r3, r2, r0, r3
 8008a4a:	5ccb      	ldrb	r3, [r1, r3]
 8008a4c:	f805 3d01 	strb.w	r3, [r5, #-1]!
 8008a50:	4603      	mov	r3, r0
 8008a52:	2800      	cmp	r0, #0
 8008a54:	d1f5      	bne.n	8008a42 <_printf_i+0x17e>
 8008a56:	e7b7      	b.n	80089c8 <_printf_i+0x104>
 8008a58:	6808      	ldr	r0, [r1, #0]
 8008a5a:	681a      	ldr	r2, [r3, #0]
 8008a5c:	f010 0f80 	tst.w	r0, #128	; 0x80
 8008a60:	6949      	ldr	r1, [r1, #20]
 8008a62:	d004      	beq.n	8008a6e <_printf_i+0x1aa>
 8008a64:	1d10      	adds	r0, r2, #4
 8008a66:	6018      	str	r0, [r3, #0]
 8008a68:	6813      	ldr	r3, [r2, #0]
 8008a6a:	6019      	str	r1, [r3, #0]
 8008a6c:	e007      	b.n	8008a7e <_printf_i+0x1ba>
 8008a6e:	f010 0f40 	tst.w	r0, #64	; 0x40
 8008a72:	f102 0004 	add.w	r0, r2, #4
 8008a76:	6018      	str	r0, [r3, #0]
 8008a78:	6813      	ldr	r3, [r2, #0]
 8008a7a:	d0f6      	beq.n	8008a6a <_printf_i+0x1a6>
 8008a7c:	8019      	strh	r1, [r3, #0]
 8008a7e:	2300      	movs	r3, #0
 8008a80:	4675      	mov	r5, lr
 8008a82:	6123      	str	r3, [r4, #16]
 8008a84:	e7b1      	b.n	80089ea <_printf_i+0x126>
 8008a86:	681a      	ldr	r2, [r3, #0]
 8008a88:	1d11      	adds	r1, r2, #4
 8008a8a:	6019      	str	r1, [r3, #0]
 8008a8c:	6815      	ldr	r5, [r2, #0]
 8008a8e:	2100      	movs	r1, #0
 8008a90:	6862      	ldr	r2, [r4, #4]
 8008a92:	4628      	mov	r0, r5
 8008a94:	f000 f836 	bl	8008b04 <memchr>
 8008a98:	b108      	cbz	r0, 8008a9e <_printf_i+0x1da>
 8008a9a:	1b40      	subs	r0, r0, r5
 8008a9c:	6060      	str	r0, [r4, #4]
 8008a9e:	6863      	ldr	r3, [r4, #4]
 8008aa0:	6123      	str	r3, [r4, #16]
 8008aa2:	2300      	movs	r3, #0
 8008aa4:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8008aa8:	e79f      	b.n	80089ea <_printf_i+0x126>
 8008aaa:	6923      	ldr	r3, [r4, #16]
 8008aac:	462a      	mov	r2, r5
 8008aae:	4639      	mov	r1, r7
 8008ab0:	4630      	mov	r0, r6
 8008ab2:	47c0      	blx	r8
 8008ab4:	3001      	adds	r0, #1
 8008ab6:	d0a2      	beq.n	80089fe <_printf_i+0x13a>
 8008ab8:	6823      	ldr	r3, [r4, #0]
 8008aba:	079b      	lsls	r3, r3, #30
 8008abc:	d507      	bpl.n	8008ace <_printf_i+0x20a>
 8008abe:	2500      	movs	r5, #0
 8008ac0:	f104 0919 	add.w	r9, r4, #25
 8008ac4:	68e3      	ldr	r3, [r4, #12]
 8008ac6:	9a03      	ldr	r2, [sp, #12]
 8008ac8:	1a9b      	subs	r3, r3, r2
 8008aca:	429d      	cmp	r5, r3
 8008acc:	db05      	blt.n	8008ada <_printf_i+0x216>
 8008ace:	68e0      	ldr	r0, [r4, #12]
 8008ad0:	9b03      	ldr	r3, [sp, #12]
 8008ad2:	4298      	cmp	r0, r3
 8008ad4:	bfb8      	it	lt
 8008ad6:	4618      	movlt	r0, r3
 8008ad8:	e793      	b.n	8008a02 <_printf_i+0x13e>
 8008ada:	2301      	movs	r3, #1
 8008adc:	464a      	mov	r2, r9
 8008ade:	4639      	mov	r1, r7
 8008ae0:	4630      	mov	r0, r6
 8008ae2:	47c0      	blx	r8
 8008ae4:	3001      	adds	r0, #1
 8008ae6:	d08a      	beq.n	80089fe <_printf_i+0x13a>
 8008ae8:	3501      	adds	r5, #1
 8008aea:	e7eb      	b.n	8008ac4 <_printf_i+0x200>
 8008aec:	2b00      	cmp	r3, #0
 8008aee:	d1a7      	bne.n	8008a40 <_printf_i+0x17c>
 8008af0:	780b      	ldrb	r3, [r1, #0]
 8008af2:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8008af6:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8008afa:	e765      	b.n	80089c8 <_printf_i+0x104>
 8008afc:	0800a9ba 	.word	0x0800a9ba
 8008b00:	0800a9a9 	.word	0x0800a9a9

08008b04 <memchr>:
 8008b04:	b510      	push	{r4, lr}
 8008b06:	b2c9      	uxtb	r1, r1
 8008b08:	4402      	add	r2, r0
 8008b0a:	4290      	cmp	r0, r2
 8008b0c:	4603      	mov	r3, r0
 8008b0e:	d101      	bne.n	8008b14 <memchr+0x10>
 8008b10:	2000      	movs	r0, #0
 8008b12:	bd10      	pop	{r4, pc}
 8008b14:	781c      	ldrb	r4, [r3, #0]
 8008b16:	3001      	adds	r0, #1
 8008b18:	428c      	cmp	r4, r1
 8008b1a:	d1f6      	bne.n	8008b0a <memchr+0x6>
 8008b1c:	4618      	mov	r0, r3
 8008b1e:	bd10      	pop	{r4, pc}

08008b20 <memcpy>:
 8008b20:	b510      	push	{r4, lr}
 8008b22:	1e43      	subs	r3, r0, #1
 8008b24:	440a      	add	r2, r1
 8008b26:	4291      	cmp	r1, r2
 8008b28:	d100      	bne.n	8008b2c <memcpy+0xc>
 8008b2a:	bd10      	pop	{r4, pc}
 8008b2c:	f811 4b01 	ldrb.w	r4, [r1], #1
 8008b30:	f803 4f01 	strb.w	r4, [r3, #1]!
 8008b34:	e7f7      	b.n	8008b26 <memcpy+0x6>

08008b36 <memmove>:
 8008b36:	4288      	cmp	r0, r1
 8008b38:	b510      	push	{r4, lr}
 8008b3a:	eb01 0302 	add.w	r3, r1, r2
 8008b3e:	d803      	bhi.n	8008b48 <memmove+0x12>
 8008b40:	1e42      	subs	r2, r0, #1
 8008b42:	4299      	cmp	r1, r3
 8008b44:	d10c      	bne.n	8008b60 <memmove+0x2a>
 8008b46:	bd10      	pop	{r4, pc}
 8008b48:	4298      	cmp	r0, r3
 8008b4a:	d2f9      	bcs.n	8008b40 <memmove+0xa>
 8008b4c:	1881      	adds	r1, r0, r2
 8008b4e:	1ad2      	subs	r2, r2, r3
 8008b50:	42d3      	cmn	r3, r2
 8008b52:	d100      	bne.n	8008b56 <memmove+0x20>
 8008b54:	bd10      	pop	{r4, pc}
 8008b56:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8008b5a:	f801 4d01 	strb.w	r4, [r1, #-1]!
 8008b5e:	e7f7      	b.n	8008b50 <memmove+0x1a>
 8008b60:	f811 4b01 	ldrb.w	r4, [r1], #1
 8008b64:	f802 4f01 	strb.w	r4, [r2, #1]!
 8008b68:	e7eb      	b.n	8008b42 <memmove+0xc>
	...

08008b6c <_free_r>:
 8008b6c:	b538      	push	{r3, r4, r5, lr}
 8008b6e:	4605      	mov	r5, r0
 8008b70:	2900      	cmp	r1, #0
 8008b72:	d043      	beq.n	8008bfc <_free_r+0x90>
 8008b74:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8008b78:	1f0c      	subs	r4, r1, #4
 8008b7a:	2b00      	cmp	r3, #0
 8008b7c:	bfb8      	it	lt
 8008b7e:	18e4      	addlt	r4, r4, r3
 8008b80:	f000 f8d4 	bl	8008d2c <__malloc_lock>
 8008b84:	4a1e      	ldr	r2, [pc, #120]	; (8008c00 <_free_r+0x94>)
 8008b86:	6813      	ldr	r3, [r2, #0]
 8008b88:	4610      	mov	r0, r2
 8008b8a:	b933      	cbnz	r3, 8008b9a <_free_r+0x2e>
 8008b8c:	6063      	str	r3, [r4, #4]
 8008b8e:	6014      	str	r4, [r2, #0]
 8008b90:	4628      	mov	r0, r5
 8008b92:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8008b96:	f000 b8ca 	b.w	8008d2e <__malloc_unlock>
 8008b9a:	42a3      	cmp	r3, r4
 8008b9c:	d90b      	bls.n	8008bb6 <_free_r+0x4a>
 8008b9e:	6821      	ldr	r1, [r4, #0]
 8008ba0:	1862      	adds	r2, r4, r1
 8008ba2:	4293      	cmp	r3, r2
 8008ba4:	bf01      	itttt	eq
 8008ba6:	681a      	ldreq	r2, [r3, #0]
 8008ba8:	685b      	ldreq	r3, [r3, #4]
 8008baa:	1852      	addeq	r2, r2, r1
 8008bac:	6022      	streq	r2, [r4, #0]
 8008bae:	6063      	str	r3, [r4, #4]
 8008bb0:	6004      	str	r4, [r0, #0]
 8008bb2:	e7ed      	b.n	8008b90 <_free_r+0x24>
 8008bb4:	4613      	mov	r3, r2
 8008bb6:	685a      	ldr	r2, [r3, #4]
 8008bb8:	b10a      	cbz	r2, 8008bbe <_free_r+0x52>
 8008bba:	42a2      	cmp	r2, r4
 8008bbc:	d9fa      	bls.n	8008bb4 <_free_r+0x48>
 8008bbe:	6819      	ldr	r1, [r3, #0]
 8008bc0:	1858      	adds	r0, r3, r1
 8008bc2:	42a0      	cmp	r0, r4
 8008bc4:	d10b      	bne.n	8008bde <_free_r+0x72>
 8008bc6:	6820      	ldr	r0, [r4, #0]
 8008bc8:	4401      	add	r1, r0
 8008bca:	1858      	adds	r0, r3, r1
 8008bcc:	4282      	cmp	r2, r0
 8008bce:	6019      	str	r1, [r3, #0]
 8008bd0:	d1de      	bne.n	8008b90 <_free_r+0x24>
 8008bd2:	6810      	ldr	r0, [r2, #0]
 8008bd4:	6852      	ldr	r2, [r2, #4]
 8008bd6:	4401      	add	r1, r0
 8008bd8:	6019      	str	r1, [r3, #0]
 8008bda:	605a      	str	r2, [r3, #4]
 8008bdc:	e7d8      	b.n	8008b90 <_free_r+0x24>
 8008bde:	d902      	bls.n	8008be6 <_free_r+0x7a>
 8008be0:	230c      	movs	r3, #12
 8008be2:	602b      	str	r3, [r5, #0]
 8008be4:	e7d4      	b.n	8008b90 <_free_r+0x24>
 8008be6:	6820      	ldr	r0, [r4, #0]
 8008be8:	1821      	adds	r1, r4, r0
 8008bea:	428a      	cmp	r2, r1
 8008bec:	bf01      	itttt	eq
 8008bee:	6811      	ldreq	r1, [r2, #0]
 8008bf0:	6852      	ldreq	r2, [r2, #4]
 8008bf2:	1809      	addeq	r1, r1, r0
 8008bf4:	6021      	streq	r1, [r4, #0]
 8008bf6:	6062      	str	r2, [r4, #4]
 8008bf8:	605c      	str	r4, [r3, #4]
 8008bfa:	e7c9      	b.n	8008b90 <_free_r+0x24>
 8008bfc:	bd38      	pop	{r3, r4, r5, pc}
 8008bfe:	bf00      	nop
 8008c00:	20000e2c 	.word	0x20000e2c

08008c04 <_malloc_r>:
 8008c04:	b570      	push	{r4, r5, r6, lr}
 8008c06:	1ccd      	adds	r5, r1, #3
 8008c08:	f025 0503 	bic.w	r5, r5, #3
 8008c0c:	3508      	adds	r5, #8
 8008c0e:	2d0c      	cmp	r5, #12
 8008c10:	bf38      	it	cc
 8008c12:	250c      	movcc	r5, #12
 8008c14:	2d00      	cmp	r5, #0
 8008c16:	4606      	mov	r6, r0
 8008c18:	db01      	blt.n	8008c1e <_malloc_r+0x1a>
 8008c1a:	42a9      	cmp	r1, r5
 8008c1c:	d903      	bls.n	8008c26 <_malloc_r+0x22>
 8008c1e:	230c      	movs	r3, #12
 8008c20:	6033      	str	r3, [r6, #0]
 8008c22:	2000      	movs	r0, #0
 8008c24:	bd70      	pop	{r4, r5, r6, pc}
 8008c26:	f000 f881 	bl	8008d2c <__malloc_lock>
 8008c2a:	4a23      	ldr	r2, [pc, #140]	; (8008cb8 <_malloc_r+0xb4>)
 8008c2c:	6814      	ldr	r4, [r2, #0]
 8008c2e:	4621      	mov	r1, r4
 8008c30:	b991      	cbnz	r1, 8008c58 <_malloc_r+0x54>
 8008c32:	4c22      	ldr	r4, [pc, #136]	; (8008cbc <_malloc_r+0xb8>)
 8008c34:	6823      	ldr	r3, [r4, #0]
 8008c36:	b91b      	cbnz	r3, 8008c40 <_malloc_r+0x3c>
 8008c38:	4630      	mov	r0, r6
 8008c3a:	f000 f867 	bl	8008d0c <_sbrk_r>
 8008c3e:	6020      	str	r0, [r4, #0]
 8008c40:	4629      	mov	r1, r5
 8008c42:	4630      	mov	r0, r6
 8008c44:	f000 f862 	bl	8008d0c <_sbrk_r>
 8008c48:	1c43      	adds	r3, r0, #1
 8008c4a:	d126      	bne.n	8008c9a <_malloc_r+0x96>
 8008c4c:	230c      	movs	r3, #12
 8008c4e:	4630      	mov	r0, r6
 8008c50:	6033      	str	r3, [r6, #0]
 8008c52:	f000 f86c 	bl	8008d2e <__malloc_unlock>
 8008c56:	e7e4      	b.n	8008c22 <_malloc_r+0x1e>
 8008c58:	680b      	ldr	r3, [r1, #0]
 8008c5a:	1b5b      	subs	r3, r3, r5
 8008c5c:	d41a      	bmi.n	8008c94 <_malloc_r+0x90>
 8008c5e:	2b0b      	cmp	r3, #11
 8008c60:	d90f      	bls.n	8008c82 <_malloc_r+0x7e>
 8008c62:	600b      	str	r3, [r1, #0]
 8008c64:	18cc      	adds	r4, r1, r3
 8008c66:	50cd      	str	r5, [r1, r3]
 8008c68:	4630      	mov	r0, r6
 8008c6a:	f000 f860 	bl	8008d2e <__malloc_unlock>
 8008c6e:	f104 000b 	add.w	r0, r4, #11
 8008c72:	1d23      	adds	r3, r4, #4
 8008c74:	f020 0007 	bic.w	r0, r0, #7
 8008c78:	1ac3      	subs	r3, r0, r3
 8008c7a:	d01b      	beq.n	8008cb4 <_malloc_r+0xb0>
 8008c7c:	425a      	negs	r2, r3
 8008c7e:	50e2      	str	r2, [r4, r3]
 8008c80:	bd70      	pop	{r4, r5, r6, pc}
 8008c82:	428c      	cmp	r4, r1
 8008c84:	bf0b      	itete	eq
 8008c86:	6863      	ldreq	r3, [r4, #4]
 8008c88:	684b      	ldrne	r3, [r1, #4]
 8008c8a:	6013      	streq	r3, [r2, #0]
 8008c8c:	6063      	strne	r3, [r4, #4]
 8008c8e:	bf18      	it	ne
 8008c90:	460c      	movne	r4, r1
 8008c92:	e7e9      	b.n	8008c68 <_malloc_r+0x64>
 8008c94:	460c      	mov	r4, r1
 8008c96:	6849      	ldr	r1, [r1, #4]
 8008c98:	e7ca      	b.n	8008c30 <_malloc_r+0x2c>
 8008c9a:	1cc4      	adds	r4, r0, #3
 8008c9c:	f024 0403 	bic.w	r4, r4, #3
 8008ca0:	42a0      	cmp	r0, r4
 8008ca2:	d005      	beq.n	8008cb0 <_malloc_r+0xac>
 8008ca4:	1a21      	subs	r1, r4, r0
 8008ca6:	4630      	mov	r0, r6
 8008ca8:	f000 f830 	bl	8008d0c <_sbrk_r>
 8008cac:	3001      	adds	r0, #1
 8008cae:	d0cd      	beq.n	8008c4c <_malloc_r+0x48>
 8008cb0:	6025      	str	r5, [r4, #0]
 8008cb2:	e7d9      	b.n	8008c68 <_malloc_r+0x64>
 8008cb4:	bd70      	pop	{r4, r5, r6, pc}
 8008cb6:	bf00      	nop
 8008cb8:	20000e2c 	.word	0x20000e2c
 8008cbc:	20000e30 	.word	0x20000e30

08008cc0 <_realloc_r>:
 8008cc0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008cc2:	4607      	mov	r7, r0
 8008cc4:	4614      	mov	r4, r2
 8008cc6:	460e      	mov	r6, r1
 8008cc8:	b921      	cbnz	r1, 8008cd4 <_realloc_r+0x14>
 8008cca:	4611      	mov	r1, r2
 8008ccc:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
 8008cd0:	f7ff bf98 	b.w	8008c04 <_malloc_r>
 8008cd4:	b922      	cbnz	r2, 8008ce0 <_realloc_r+0x20>
 8008cd6:	f7ff ff49 	bl	8008b6c <_free_r>
 8008cda:	4625      	mov	r5, r4
 8008cdc:	4628      	mov	r0, r5
 8008cde:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8008ce0:	f000 f826 	bl	8008d30 <_malloc_usable_size_r>
 8008ce4:	4284      	cmp	r4, r0
 8008ce6:	d90f      	bls.n	8008d08 <_realloc_r+0x48>
 8008ce8:	4621      	mov	r1, r4
 8008cea:	4638      	mov	r0, r7
 8008cec:	f7ff ff8a 	bl	8008c04 <_malloc_r>
 8008cf0:	4605      	mov	r5, r0
 8008cf2:	2800      	cmp	r0, #0
 8008cf4:	d0f2      	beq.n	8008cdc <_realloc_r+0x1c>
 8008cf6:	4631      	mov	r1, r6
 8008cf8:	4622      	mov	r2, r4
 8008cfa:	f7ff ff11 	bl	8008b20 <memcpy>
 8008cfe:	4631      	mov	r1, r6
 8008d00:	4638      	mov	r0, r7
 8008d02:	f7ff ff33 	bl	8008b6c <_free_r>
 8008d06:	e7e9      	b.n	8008cdc <_realloc_r+0x1c>
 8008d08:	4635      	mov	r5, r6
 8008d0a:	e7e7      	b.n	8008cdc <_realloc_r+0x1c>

08008d0c <_sbrk_r>:
 8008d0c:	b538      	push	{r3, r4, r5, lr}
 8008d0e:	2300      	movs	r3, #0
 8008d10:	4c05      	ldr	r4, [pc, #20]	; (8008d28 <_sbrk_r+0x1c>)
 8008d12:	4605      	mov	r5, r0
 8008d14:	4608      	mov	r0, r1
 8008d16:	6023      	str	r3, [r4, #0]
 8008d18:	f001 f82c 	bl	8009d74 <_sbrk>
 8008d1c:	1c43      	adds	r3, r0, #1
 8008d1e:	d102      	bne.n	8008d26 <_sbrk_r+0x1a>
 8008d20:	6823      	ldr	r3, [r4, #0]
 8008d22:	b103      	cbz	r3, 8008d26 <_sbrk_r+0x1a>
 8008d24:	602b      	str	r3, [r5, #0]
 8008d26:	bd38      	pop	{r3, r4, r5, pc}
 8008d28:	20004b3c 	.word	0x20004b3c

08008d2c <__malloc_lock>:
 8008d2c:	4770      	bx	lr

08008d2e <__malloc_unlock>:
 8008d2e:	4770      	bx	lr

08008d30 <_malloc_usable_size_r>:
 8008d30:	f851 0c04 	ldr.w	r0, [r1, #-4]
 8008d34:	2800      	cmp	r0, #0
 8008d36:	f1a0 0004 	sub.w	r0, r0, #4
 8008d3a:	bfbc      	itt	lt
 8008d3c:	580b      	ldrlt	r3, [r1, r0]
 8008d3e:	18c0      	addlt	r0, r0, r3
 8008d40:	4770      	bx	lr
	...

08008d44 <sin>:
 8008d44:	b530      	push	{r4, r5, lr}
 8008d46:	4a1a      	ldr	r2, [pc, #104]	; (8008db0 <sin+0x6c>)
 8008d48:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
 8008d4c:	4293      	cmp	r3, r2
 8008d4e:	b087      	sub	sp, #28
 8008d50:	dc06      	bgt.n	8008d60 <sin+0x1c>
 8008d52:	2300      	movs	r3, #0
 8008d54:	2200      	movs	r2, #0
 8008d56:	9300      	str	r3, [sp, #0]
 8008d58:	2300      	movs	r3, #0
 8008d5a:	f000 fe55 	bl	8009a08 <__kernel_sin>
 8008d5e:	e006      	b.n	8008d6e <sin+0x2a>
 8008d60:	4a14      	ldr	r2, [pc, #80]	; (8008db4 <sin+0x70>)
 8008d62:	4293      	cmp	r3, r2
 8008d64:	dd05      	ble.n	8008d72 <sin+0x2e>
 8008d66:	4602      	mov	r2, r0
 8008d68:	460b      	mov	r3, r1
 8008d6a:	f7f7 fa61 	bl	8000230 <__aeabi_dsub>
 8008d6e:	b007      	add	sp, #28
 8008d70:	bd30      	pop	{r4, r5, pc}
 8008d72:	aa02      	add	r2, sp, #8
 8008d74:	f000 f820 	bl	8008db8 <__ieee754_rem_pio2>
 8008d78:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8008d7c:	f000 0403 	and.w	r4, r0, #3
 8008d80:	2c01      	cmp	r4, #1
 8008d82:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8008d86:	d005      	beq.n	8008d94 <sin+0x50>
 8008d88:	2c02      	cmp	r4, #2
 8008d8a:	d006      	beq.n	8008d9a <sin+0x56>
 8008d8c:	b964      	cbnz	r4, 8008da8 <sin+0x64>
 8008d8e:	2401      	movs	r4, #1
 8008d90:	9400      	str	r4, [sp, #0]
 8008d92:	e7e2      	b.n	8008d5a <sin+0x16>
 8008d94:	f000 fa04 	bl	80091a0 <__kernel_cos>
 8008d98:	e7e9      	b.n	8008d6e <sin+0x2a>
 8008d9a:	2401      	movs	r4, #1
 8008d9c:	9400      	str	r4, [sp, #0]
 8008d9e:	f000 fe33 	bl	8009a08 <__kernel_sin>
 8008da2:	f101 4100 	add.w	r1, r1, #2147483648	; 0x80000000
 8008da6:	e7e2      	b.n	8008d6e <sin+0x2a>
 8008da8:	f000 f9fa 	bl	80091a0 <__kernel_cos>
 8008dac:	e7f9      	b.n	8008da2 <sin+0x5e>
 8008dae:	bf00      	nop
 8008db0:	3fe921fb 	.word	0x3fe921fb
 8008db4:	7fefffff 	.word	0x7fefffff

08008db8 <__ieee754_rem_pio2>:
 8008db8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008dbc:	4614      	mov	r4, r2
 8008dbe:	4ac4      	ldr	r2, [pc, #784]	; (80090d0 <__ieee754_rem_pio2+0x318>)
 8008dc0:	f021 4a00 	bic.w	sl, r1, #2147483648	; 0x80000000
 8008dc4:	4592      	cmp	sl, r2
 8008dc6:	b08d      	sub	sp, #52	; 0x34
 8008dc8:	468b      	mov	fp, r1
 8008dca:	dc07      	bgt.n	8008ddc <__ieee754_rem_pio2+0x24>
 8008dcc:	2200      	movs	r2, #0
 8008dce:	2300      	movs	r3, #0
 8008dd0:	e9c4 0100 	strd	r0, r1, [r4]
 8008dd4:	e9c4 2302 	strd	r2, r3, [r4, #8]
 8008dd8:	2500      	movs	r5, #0
 8008dda:	e023      	b.n	8008e24 <__ieee754_rem_pio2+0x6c>
 8008ddc:	4abd      	ldr	r2, [pc, #756]	; (80090d4 <__ieee754_rem_pio2+0x31c>)
 8008dde:	4592      	cmp	sl, r2
 8008de0:	dc71      	bgt.n	8008ec6 <__ieee754_rem_pio2+0x10e>
 8008de2:	a3ad      	add	r3, pc, #692	; (adr r3, 8009098 <__ieee754_rem_pio2+0x2e0>)
 8008de4:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008de8:	2900      	cmp	r1, #0
 8008dea:	4dbb      	ldr	r5, [pc, #748]	; (80090d8 <__ieee754_rem_pio2+0x320>)
 8008dec:	dd36      	ble.n	8008e5c <__ieee754_rem_pio2+0xa4>
 8008dee:	f7f7 fa1f 	bl	8000230 <__aeabi_dsub>
 8008df2:	45aa      	cmp	sl, r5
 8008df4:	4606      	mov	r6, r0
 8008df6:	460f      	mov	r7, r1
 8008df8:	d018      	beq.n	8008e2c <__ieee754_rem_pio2+0x74>
 8008dfa:	a3a9      	add	r3, pc, #676	; (adr r3, 80090a0 <__ieee754_rem_pio2+0x2e8>)
 8008dfc:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008e00:	f7f7 fa16 	bl	8000230 <__aeabi_dsub>
 8008e04:	4602      	mov	r2, r0
 8008e06:	460b      	mov	r3, r1
 8008e08:	4630      	mov	r0, r6
 8008e0a:	e9c4 2300 	strd	r2, r3, [r4]
 8008e0e:	4639      	mov	r1, r7
 8008e10:	f7f7 fa0e 	bl	8000230 <__aeabi_dsub>
 8008e14:	a3a2      	add	r3, pc, #648	; (adr r3, 80090a0 <__ieee754_rem_pio2+0x2e8>)
 8008e16:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008e1a:	f7f7 fa09 	bl	8000230 <__aeabi_dsub>
 8008e1e:	2501      	movs	r5, #1
 8008e20:	e9c4 0102 	strd	r0, r1, [r4, #8]
 8008e24:	4628      	mov	r0, r5
 8008e26:	b00d      	add	sp, #52	; 0x34
 8008e28:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008e2c:	a39e      	add	r3, pc, #632	; (adr r3, 80090a8 <__ieee754_rem_pio2+0x2f0>)
 8008e2e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008e32:	f7f7 f9fd 	bl	8000230 <__aeabi_dsub>
 8008e36:	a39e      	add	r3, pc, #632	; (adr r3, 80090b0 <__ieee754_rem_pio2+0x2f8>)
 8008e38:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008e3c:	4606      	mov	r6, r0
 8008e3e:	460f      	mov	r7, r1
 8008e40:	f7f7 f9f6 	bl	8000230 <__aeabi_dsub>
 8008e44:	4602      	mov	r2, r0
 8008e46:	460b      	mov	r3, r1
 8008e48:	4630      	mov	r0, r6
 8008e4a:	e9c4 2300 	strd	r2, r3, [r4]
 8008e4e:	4639      	mov	r1, r7
 8008e50:	f7f7 f9ee 	bl	8000230 <__aeabi_dsub>
 8008e54:	a396      	add	r3, pc, #600	; (adr r3, 80090b0 <__ieee754_rem_pio2+0x2f8>)
 8008e56:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008e5a:	e7de      	b.n	8008e1a <__ieee754_rem_pio2+0x62>
 8008e5c:	f7f7 f9ea 	bl	8000234 <__adddf3>
 8008e60:	45aa      	cmp	sl, r5
 8008e62:	4606      	mov	r6, r0
 8008e64:	460f      	mov	r7, r1
 8008e66:	d016      	beq.n	8008e96 <__ieee754_rem_pio2+0xde>
 8008e68:	a38d      	add	r3, pc, #564	; (adr r3, 80090a0 <__ieee754_rem_pio2+0x2e8>)
 8008e6a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008e6e:	f7f7 f9e1 	bl	8000234 <__adddf3>
 8008e72:	4602      	mov	r2, r0
 8008e74:	460b      	mov	r3, r1
 8008e76:	4630      	mov	r0, r6
 8008e78:	e9c4 2300 	strd	r2, r3, [r4]
 8008e7c:	4639      	mov	r1, r7
 8008e7e:	f7f7 f9d7 	bl	8000230 <__aeabi_dsub>
 8008e82:	a387      	add	r3, pc, #540	; (adr r3, 80090a0 <__ieee754_rem_pio2+0x2e8>)
 8008e84:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008e88:	f7f7 f9d4 	bl	8000234 <__adddf3>
 8008e8c:	f04f 35ff 	mov.w	r5, #4294967295
 8008e90:	e9c4 0102 	strd	r0, r1, [r4, #8]
 8008e94:	e7c6      	b.n	8008e24 <__ieee754_rem_pio2+0x6c>
 8008e96:	a384      	add	r3, pc, #528	; (adr r3, 80090a8 <__ieee754_rem_pio2+0x2f0>)
 8008e98:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008e9c:	f7f7 f9ca 	bl	8000234 <__adddf3>
 8008ea0:	a383      	add	r3, pc, #524	; (adr r3, 80090b0 <__ieee754_rem_pio2+0x2f8>)
 8008ea2:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008ea6:	4606      	mov	r6, r0
 8008ea8:	460f      	mov	r7, r1
 8008eaa:	f7f7 f9c3 	bl	8000234 <__adddf3>
 8008eae:	4602      	mov	r2, r0
 8008eb0:	460b      	mov	r3, r1
 8008eb2:	4630      	mov	r0, r6
 8008eb4:	e9c4 2300 	strd	r2, r3, [r4]
 8008eb8:	4639      	mov	r1, r7
 8008eba:	f7f7 f9b9 	bl	8000230 <__aeabi_dsub>
 8008ebe:	a37c      	add	r3, pc, #496	; (adr r3, 80090b0 <__ieee754_rem_pio2+0x2f8>)
 8008ec0:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008ec4:	e7e0      	b.n	8008e88 <__ieee754_rem_pio2+0xd0>
 8008ec6:	4a85      	ldr	r2, [pc, #532]	; (80090dc <__ieee754_rem_pio2+0x324>)
 8008ec8:	4592      	cmp	sl, r2
 8008eca:	f300 80d6 	bgt.w	800907a <__ieee754_rem_pio2+0x2c2>
 8008ece:	f000 fe51 	bl	8009b74 <fabs>
 8008ed2:	a379      	add	r3, pc, #484	; (adr r3, 80090b8 <__ieee754_rem_pio2+0x300>)
 8008ed4:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008ed8:	4606      	mov	r6, r0
 8008eda:	460f      	mov	r7, r1
 8008edc:	f7f7 fb5c 	bl	8000598 <__aeabi_dmul>
 8008ee0:	2200      	movs	r2, #0
 8008ee2:	4b7f      	ldr	r3, [pc, #508]	; (80090e0 <__ieee754_rem_pio2+0x328>)
 8008ee4:	f7f7 f9a6 	bl	8000234 <__adddf3>
 8008ee8:	f7f7 fdf0 	bl	8000acc <__aeabi_d2iz>
 8008eec:	4605      	mov	r5, r0
 8008eee:	f7f7 faed 	bl	80004cc <__aeabi_i2d>
 8008ef2:	a369      	add	r3, pc, #420	; (adr r3, 8009098 <__ieee754_rem_pio2+0x2e0>)
 8008ef4:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008ef8:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8008efc:	f7f7 fb4c 	bl	8000598 <__aeabi_dmul>
 8008f00:	4602      	mov	r2, r0
 8008f02:	460b      	mov	r3, r1
 8008f04:	4630      	mov	r0, r6
 8008f06:	4639      	mov	r1, r7
 8008f08:	f7f7 f992 	bl	8000230 <__aeabi_dsub>
 8008f0c:	a364      	add	r3, pc, #400	; (adr r3, 80090a0 <__ieee754_rem_pio2+0x2e8>)
 8008f0e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008f12:	4606      	mov	r6, r0
 8008f14:	460f      	mov	r7, r1
 8008f16:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8008f1a:	f7f7 fb3d 	bl	8000598 <__aeabi_dmul>
 8008f1e:	2d1f      	cmp	r5, #31
 8008f20:	4680      	mov	r8, r0
 8008f22:	4689      	mov	r9, r1
 8008f24:	dc2e      	bgt.n	8008f84 <__ieee754_rem_pio2+0x1cc>
 8008f26:	4b6f      	ldr	r3, [pc, #444]	; (80090e4 <__ieee754_rem_pio2+0x32c>)
 8008f28:	1e6a      	subs	r2, r5, #1
 8008f2a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8008f2e:	459a      	cmp	sl, r3
 8008f30:	d028      	beq.n	8008f84 <__ieee754_rem_pio2+0x1cc>
 8008f32:	4642      	mov	r2, r8
 8008f34:	464b      	mov	r3, r9
 8008f36:	4630      	mov	r0, r6
 8008f38:	4639      	mov	r1, r7
 8008f3a:	f7f7 f979 	bl	8000230 <__aeabi_dsub>
 8008f3e:	e9c4 0100 	strd	r0, r1, [r4]
 8008f42:	6823      	ldr	r3, [r4, #0]
 8008f44:	f8d4 a004 	ldr.w	sl, [r4, #4]
 8008f48:	9302      	str	r3, [sp, #8]
 8008f4a:	9a02      	ldr	r2, [sp, #8]
 8008f4c:	4653      	mov	r3, sl
 8008f4e:	4630      	mov	r0, r6
 8008f50:	4639      	mov	r1, r7
 8008f52:	f7f7 f96d 	bl	8000230 <__aeabi_dsub>
 8008f56:	4642      	mov	r2, r8
 8008f58:	464b      	mov	r3, r9
 8008f5a:	f7f7 f969 	bl	8000230 <__aeabi_dsub>
 8008f5e:	4602      	mov	r2, r0
 8008f60:	460b      	mov	r3, r1
 8008f62:	f1bb 0f00 	cmp.w	fp, #0
 8008f66:	e9c4 2302 	strd	r2, r3, [r4, #8]
 8008f6a:	f6bf af5b 	bge.w	8008e24 <__ieee754_rem_pio2+0x6c>
 8008f6e:	9b02      	ldr	r3, [sp, #8]
 8008f70:	f101 4100 	add.w	r1, r1, #2147483648	; 0x80000000
 8008f74:	6023      	str	r3, [r4, #0]
 8008f76:	f10a 4300 	add.w	r3, sl, #2147483648	; 0x80000000
 8008f7a:	6063      	str	r3, [r4, #4]
 8008f7c:	60a0      	str	r0, [r4, #8]
 8008f7e:	60e1      	str	r1, [r4, #12]
 8008f80:	426d      	negs	r5, r5
 8008f82:	e74f      	b.n	8008e24 <__ieee754_rem_pio2+0x6c>
 8008f84:	4642      	mov	r2, r8
 8008f86:	464b      	mov	r3, r9
 8008f88:	4630      	mov	r0, r6
 8008f8a:	4639      	mov	r1, r7
 8008f8c:	f7f7 f950 	bl	8000230 <__aeabi_dsub>
 8008f90:	460b      	mov	r3, r1
 8008f92:	4602      	mov	r2, r0
 8008f94:	ea4f 5a2a 	mov.w	sl, sl, asr #20
 8008f98:	f3c1 510a 	ubfx	r1, r1, #20, #11
 8008f9c:	ebaa 0101 	sub.w	r1, sl, r1
 8008fa0:	2910      	cmp	r1, #16
 8008fa2:	e9c4 2300 	strd	r2, r3, [r4]
 8008fa6:	ddcc      	ble.n	8008f42 <__ieee754_rem_pio2+0x18a>
 8008fa8:	a33f      	add	r3, pc, #252	; (adr r3, 80090a8 <__ieee754_rem_pio2+0x2f0>)
 8008faa:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008fae:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8008fb2:	f7f7 faf1 	bl	8000598 <__aeabi_dmul>
 8008fb6:	4680      	mov	r8, r0
 8008fb8:	4689      	mov	r9, r1
 8008fba:	4602      	mov	r2, r0
 8008fbc:	460b      	mov	r3, r1
 8008fbe:	4630      	mov	r0, r6
 8008fc0:	4639      	mov	r1, r7
 8008fc2:	f7f7 f935 	bl	8000230 <__aeabi_dsub>
 8008fc6:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8008fca:	4602      	mov	r2, r0
 8008fcc:	460b      	mov	r3, r1
 8008fce:	4630      	mov	r0, r6
 8008fd0:	4639      	mov	r1, r7
 8008fd2:	f7f7 f92d 	bl	8000230 <__aeabi_dsub>
 8008fd6:	4642      	mov	r2, r8
 8008fd8:	464b      	mov	r3, r9
 8008fda:	f7f7 f929 	bl	8000230 <__aeabi_dsub>
 8008fde:	a334      	add	r3, pc, #208	; (adr r3, 80090b0 <__ieee754_rem_pio2+0x2f8>)
 8008fe0:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008fe4:	4606      	mov	r6, r0
 8008fe6:	460f      	mov	r7, r1
 8008fe8:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8008fec:	f7f7 fad4 	bl	8000598 <__aeabi_dmul>
 8008ff0:	4632      	mov	r2, r6
 8008ff2:	463b      	mov	r3, r7
 8008ff4:	f7f7 f91c 	bl	8000230 <__aeabi_dsub>
 8008ff8:	4602      	mov	r2, r0
 8008ffa:	460b      	mov	r3, r1
 8008ffc:	4680      	mov	r8, r0
 8008ffe:	4689      	mov	r9, r1
 8009000:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8009004:	f7f7 f914 	bl	8000230 <__aeabi_dsub>
 8009008:	460b      	mov	r3, r1
 800900a:	4602      	mov	r2, r0
 800900c:	f3c1 510a 	ubfx	r1, r1, #20, #11
 8009010:	ebaa 0a01 	sub.w	sl, sl, r1
 8009014:	f1ba 0f31 	cmp.w	sl, #49	; 0x31
 8009018:	e9c4 2300 	strd	r2, r3, [r4]
 800901c:	dd2a      	ble.n	8009074 <__ieee754_rem_pio2+0x2bc>
 800901e:	a328      	add	r3, pc, #160	; (adr r3, 80090c0 <__ieee754_rem_pio2+0x308>)
 8009020:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009024:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8009028:	f7f7 fab6 	bl	8000598 <__aeabi_dmul>
 800902c:	4680      	mov	r8, r0
 800902e:	4689      	mov	r9, r1
 8009030:	4602      	mov	r2, r0
 8009032:	460b      	mov	r3, r1
 8009034:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8009038:	f7f7 f8fa 	bl	8000230 <__aeabi_dsub>
 800903c:	4602      	mov	r2, r0
 800903e:	460b      	mov	r3, r1
 8009040:	4606      	mov	r6, r0
 8009042:	460f      	mov	r7, r1
 8009044:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8009048:	f7f7 f8f2 	bl	8000230 <__aeabi_dsub>
 800904c:	4642      	mov	r2, r8
 800904e:	464b      	mov	r3, r9
 8009050:	f7f7 f8ee 	bl	8000230 <__aeabi_dsub>
 8009054:	a31c      	add	r3, pc, #112	; (adr r3, 80090c8 <__ieee754_rem_pio2+0x310>)
 8009056:	e9d3 2300 	ldrd	r2, r3, [r3]
 800905a:	4680      	mov	r8, r0
 800905c:	4689      	mov	r9, r1
 800905e:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8009062:	f7f7 fa99 	bl	8000598 <__aeabi_dmul>
 8009066:	4642      	mov	r2, r8
 8009068:	464b      	mov	r3, r9
 800906a:	f7f7 f8e1 	bl	8000230 <__aeabi_dsub>
 800906e:	4680      	mov	r8, r0
 8009070:	4689      	mov	r9, r1
 8009072:	e75e      	b.n	8008f32 <__ieee754_rem_pio2+0x17a>
 8009074:	e9dd 6704 	ldrd	r6, r7, [sp, #16]
 8009078:	e763      	b.n	8008f42 <__ieee754_rem_pio2+0x18a>
 800907a:	4a1b      	ldr	r2, [pc, #108]	; (80090e8 <__ieee754_rem_pio2+0x330>)
 800907c:	4592      	cmp	sl, r2
 800907e:	dd35      	ble.n	80090ec <__ieee754_rem_pio2+0x334>
 8009080:	4602      	mov	r2, r0
 8009082:	460b      	mov	r3, r1
 8009084:	f7f7 f8d4 	bl	8000230 <__aeabi_dsub>
 8009088:	e9c4 0102 	strd	r0, r1, [r4, #8]
 800908c:	e9c4 0100 	strd	r0, r1, [r4]
 8009090:	e6a2      	b.n	8008dd8 <__ieee754_rem_pio2+0x20>
 8009092:	bf00      	nop
 8009094:	f3af 8000 	nop.w
 8009098:	54400000 	.word	0x54400000
 800909c:	3ff921fb 	.word	0x3ff921fb
 80090a0:	1a626331 	.word	0x1a626331
 80090a4:	3dd0b461 	.word	0x3dd0b461
 80090a8:	1a600000 	.word	0x1a600000
 80090ac:	3dd0b461 	.word	0x3dd0b461
 80090b0:	2e037073 	.word	0x2e037073
 80090b4:	3ba3198a 	.word	0x3ba3198a
 80090b8:	6dc9c883 	.word	0x6dc9c883
 80090bc:	3fe45f30 	.word	0x3fe45f30
 80090c0:	2e000000 	.word	0x2e000000
 80090c4:	3ba3198a 	.word	0x3ba3198a
 80090c8:	252049c1 	.word	0x252049c1
 80090cc:	397b839a 	.word	0x397b839a
 80090d0:	3fe921fb 	.word	0x3fe921fb
 80090d4:	4002d97b 	.word	0x4002d97b
 80090d8:	3ff921fb 	.word	0x3ff921fb
 80090dc:	413921fb 	.word	0x413921fb
 80090e0:	3fe00000 	.word	0x3fe00000
 80090e4:	0800a9cc 	.word	0x0800a9cc
 80090e8:	7fefffff 	.word	0x7fefffff
 80090ec:	ea4f 552a 	mov.w	r5, sl, asr #20
 80090f0:	f2a5 4516 	subw	r5, r5, #1046	; 0x416
 80090f4:	ebaa 5105 	sub.w	r1, sl, r5, lsl #20
 80090f8:	460f      	mov	r7, r1
 80090fa:	4606      	mov	r6, r0
 80090fc:	f7f7 fce6 	bl	8000acc <__aeabi_d2iz>
 8009100:	f7f7 f9e4 	bl	80004cc <__aeabi_i2d>
 8009104:	4602      	mov	r2, r0
 8009106:	460b      	mov	r3, r1
 8009108:	4630      	mov	r0, r6
 800910a:	4639      	mov	r1, r7
 800910c:	e9cd 2306 	strd	r2, r3, [sp, #24]
 8009110:	f7f7 f88e 	bl	8000230 <__aeabi_dsub>
 8009114:	2200      	movs	r2, #0
 8009116:	4b20      	ldr	r3, [pc, #128]	; (8009198 <__ieee754_rem_pio2+0x3e0>)
 8009118:	f7f7 fa3e 	bl	8000598 <__aeabi_dmul>
 800911c:	460f      	mov	r7, r1
 800911e:	4606      	mov	r6, r0
 8009120:	f7f7 fcd4 	bl	8000acc <__aeabi_d2iz>
 8009124:	f7f7 f9d2 	bl	80004cc <__aeabi_i2d>
 8009128:	4602      	mov	r2, r0
 800912a:	460b      	mov	r3, r1
 800912c:	4630      	mov	r0, r6
 800912e:	4639      	mov	r1, r7
 8009130:	e9cd 2308 	strd	r2, r3, [sp, #32]
 8009134:	f7f7 f87c 	bl	8000230 <__aeabi_dsub>
 8009138:	2200      	movs	r2, #0
 800913a:	4b17      	ldr	r3, [pc, #92]	; (8009198 <__ieee754_rem_pio2+0x3e0>)
 800913c:	f7f7 fa2c 	bl	8000598 <__aeabi_dmul>
 8009140:	f04f 0803 	mov.w	r8, #3
 8009144:	2600      	movs	r6, #0
 8009146:	2700      	movs	r7, #0
 8009148:	e9cd 010a 	strd	r0, r1, [sp, #40]	; 0x28
 800914c:	f10d 0930 	add.w	r9, sp, #48	; 0x30
 8009150:	4632      	mov	r2, r6
 8009152:	e979 0102 	ldrd	r0, r1, [r9, #-8]!
 8009156:	463b      	mov	r3, r7
 8009158:	f108 3aff 	add.w	sl, r8, #4294967295
 800915c:	f7f7 fc84 	bl	8000a68 <__aeabi_dcmpeq>
 8009160:	b9b8      	cbnz	r0, 8009192 <__ieee754_rem_pio2+0x3da>
 8009162:	4b0e      	ldr	r3, [pc, #56]	; (800919c <__ieee754_rem_pio2+0x3e4>)
 8009164:	462a      	mov	r2, r5
 8009166:	9301      	str	r3, [sp, #4]
 8009168:	2302      	movs	r3, #2
 800916a:	4621      	mov	r1, r4
 800916c:	9300      	str	r3, [sp, #0]
 800916e:	a806      	add	r0, sp, #24
 8009170:	4643      	mov	r3, r8
 8009172:	f000 f8f3 	bl	800935c <__kernel_rem_pio2>
 8009176:	f1bb 0f00 	cmp.w	fp, #0
 800917a:	4605      	mov	r5, r0
 800917c:	f6bf ae52 	bge.w	8008e24 <__ieee754_rem_pio2+0x6c>
 8009180:	6863      	ldr	r3, [r4, #4]
 8009182:	f103 4300 	add.w	r3, r3, #2147483648	; 0x80000000
 8009186:	6063      	str	r3, [r4, #4]
 8009188:	68e3      	ldr	r3, [r4, #12]
 800918a:	f103 4300 	add.w	r3, r3, #2147483648	; 0x80000000
 800918e:	60e3      	str	r3, [r4, #12]
 8009190:	e6f6      	b.n	8008f80 <__ieee754_rem_pio2+0x1c8>
 8009192:	46d0      	mov	r8, sl
 8009194:	e7dc      	b.n	8009150 <__ieee754_rem_pio2+0x398>
 8009196:	bf00      	nop
 8009198:	41700000 	.word	0x41700000
 800919c:	0800aa4c 	.word	0x0800aa4c

080091a0 <__kernel_cos>:
 80091a0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80091a4:	f021 4700 	bic.w	r7, r1, #2147483648	; 0x80000000
 80091a8:	f1b7 5f79 	cmp.w	r7, #1044381696	; 0x3e400000
 80091ac:	b085      	sub	sp, #20
 80091ae:	4605      	mov	r5, r0
 80091b0:	460c      	mov	r4, r1
 80091b2:	4692      	mov	sl, r2
 80091b4:	469b      	mov	fp, r3
 80091b6:	da04      	bge.n	80091c2 <__kernel_cos+0x22>
 80091b8:	f7f7 fc88 	bl	8000acc <__aeabi_d2iz>
 80091bc:	2800      	cmp	r0, #0
 80091be:	f000 80a8 	beq.w	8009312 <__kernel_cos+0x172>
 80091c2:	462a      	mov	r2, r5
 80091c4:	4623      	mov	r3, r4
 80091c6:	4628      	mov	r0, r5
 80091c8:	4621      	mov	r1, r4
 80091ca:	f7f7 f9e5 	bl	8000598 <__aeabi_dmul>
 80091ce:	a352      	add	r3, pc, #328	; (adr r3, 8009318 <__kernel_cos+0x178>)
 80091d0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80091d4:	4680      	mov	r8, r0
 80091d6:	4689      	mov	r9, r1
 80091d8:	f7f7 f9de 	bl	8000598 <__aeabi_dmul>
 80091dc:	a350      	add	r3, pc, #320	; (adr r3, 8009320 <__kernel_cos+0x180>)
 80091de:	e9d3 2300 	ldrd	r2, r3, [r3]
 80091e2:	f7f7 f827 	bl	8000234 <__adddf3>
 80091e6:	4642      	mov	r2, r8
 80091e8:	464b      	mov	r3, r9
 80091ea:	f7f7 f9d5 	bl	8000598 <__aeabi_dmul>
 80091ee:	a34e      	add	r3, pc, #312	; (adr r3, 8009328 <__kernel_cos+0x188>)
 80091f0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80091f4:	f7f7 f81c 	bl	8000230 <__aeabi_dsub>
 80091f8:	4642      	mov	r2, r8
 80091fa:	464b      	mov	r3, r9
 80091fc:	f7f7 f9cc 	bl	8000598 <__aeabi_dmul>
 8009200:	a34b      	add	r3, pc, #300	; (adr r3, 8009330 <__kernel_cos+0x190>)
 8009202:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009206:	f7f7 f815 	bl	8000234 <__adddf3>
 800920a:	4642      	mov	r2, r8
 800920c:	464b      	mov	r3, r9
 800920e:	f7f7 f9c3 	bl	8000598 <__aeabi_dmul>
 8009212:	a349      	add	r3, pc, #292	; (adr r3, 8009338 <__kernel_cos+0x198>)
 8009214:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009218:	f7f7 f80a 	bl	8000230 <__aeabi_dsub>
 800921c:	4642      	mov	r2, r8
 800921e:	464b      	mov	r3, r9
 8009220:	f7f7 f9ba 	bl	8000598 <__aeabi_dmul>
 8009224:	a346      	add	r3, pc, #280	; (adr r3, 8009340 <__kernel_cos+0x1a0>)
 8009226:	e9d3 2300 	ldrd	r2, r3, [r3]
 800922a:	f7f7 f803 	bl	8000234 <__adddf3>
 800922e:	464b      	mov	r3, r9
 8009230:	4642      	mov	r2, r8
 8009232:	f7f7 f9b1 	bl	8000598 <__aeabi_dmul>
 8009236:	4b44      	ldr	r3, [pc, #272]	; (8009348 <__kernel_cos+0x1a8>)
 8009238:	e9cd 0100 	strd	r0, r1, [sp]
 800923c:	429f      	cmp	r7, r3
 800923e:	dc2a      	bgt.n	8009296 <__kernel_cos+0xf6>
 8009240:	2200      	movs	r2, #0
 8009242:	4b42      	ldr	r3, [pc, #264]	; (800934c <__kernel_cos+0x1ac>)
 8009244:	4640      	mov	r0, r8
 8009246:	4649      	mov	r1, r9
 8009248:	f7f7 f9a6 	bl	8000598 <__aeabi_dmul>
 800924c:	e9dd 2300 	ldrd	r2, r3, [sp]
 8009250:	4606      	mov	r6, r0
 8009252:	460f      	mov	r7, r1
 8009254:	4640      	mov	r0, r8
 8009256:	4649      	mov	r1, r9
 8009258:	f7f7 f99e 	bl	8000598 <__aeabi_dmul>
 800925c:	4652      	mov	r2, sl
 800925e:	4680      	mov	r8, r0
 8009260:	4689      	mov	r9, r1
 8009262:	465b      	mov	r3, fp
 8009264:	4628      	mov	r0, r5
 8009266:	4621      	mov	r1, r4
 8009268:	f7f7 f996 	bl	8000598 <__aeabi_dmul>
 800926c:	4602      	mov	r2, r0
 800926e:	460b      	mov	r3, r1
 8009270:	4640      	mov	r0, r8
 8009272:	4649      	mov	r1, r9
 8009274:	f7f6 ffdc 	bl	8000230 <__aeabi_dsub>
 8009278:	4602      	mov	r2, r0
 800927a:	460b      	mov	r3, r1
 800927c:	4630      	mov	r0, r6
 800927e:	4639      	mov	r1, r7
 8009280:	f7f6 ffd6 	bl	8000230 <__aeabi_dsub>
 8009284:	4602      	mov	r2, r0
 8009286:	2000      	movs	r0, #0
 8009288:	460b      	mov	r3, r1
 800928a:	4931      	ldr	r1, [pc, #196]	; (8009350 <__kernel_cos+0x1b0>)
 800928c:	f7f6 ffd0 	bl	8000230 <__aeabi_dsub>
 8009290:	b005      	add	sp, #20
 8009292:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009296:	4b2f      	ldr	r3, [pc, #188]	; (8009354 <__kernel_cos+0x1b4>)
 8009298:	2000      	movs	r0, #0
 800929a:	429f      	cmp	r7, r3
 800929c:	bfdf      	itttt	le
 800929e:	2200      	movle	r2, #0
 80092a0:	f5a7 1300 	suble.w	r3, r7, #2097152	; 0x200000
 80092a4:	4616      	movle	r6, r2
 80092a6:	461f      	movle	r7, r3
 80092a8:	bfc4      	itt	gt
 80092aa:	2600      	movgt	r6, #0
 80092ac:	4f2a      	ldrgt	r7, [pc, #168]	; (8009358 <__kernel_cos+0x1b8>)
 80092ae:	4632      	mov	r2, r6
 80092b0:	463b      	mov	r3, r7
 80092b2:	4927      	ldr	r1, [pc, #156]	; (8009350 <__kernel_cos+0x1b0>)
 80092b4:	f7f6 ffbc 	bl	8000230 <__aeabi_dsub>
 80092b8:	2200      	movs	r2, #0
 80092ba:	e9cd 0102 	strd	r0, r1, [sp, #8]
 80092be:	4b23      	ldr	r3, [pc, #140]	; (800934c <__kernel_cos+0x1ac>)
 80092c0:	4640      	mov	r0, r8
 80092c2:	4649      	mov	r1, r9
 80092c4:	f7f7 f968 	bl	8000598 <__aeabi_dmul>
 80092c8:	4632      	mov	r2, r6
 80092ca:	463b      	mov	r3, r7
 80092cc:	f7f6 ffb0 	bl	8000230 <__aeabi_dsub>
 80092d0:	e9dd 2300 	ldrd	r2, r3, [sp]
 80092d4:	4606      	mov	r6, r0
 80092d6:	460f      	mov	r7, r1
 80092d8:	4640      	mov	r0, r8
 80092da:	4649      	mov	r1, r9
 80092dc:	f7f7 f95c 	bl	8000598 <__aeabi_dmul>
 80092e0:	4652      	mov	r2, sl
 80092e2:	4680      	mov	r8, r0
 80092e4:	4689      	mov	r9, r1
 80092e6:	465b      	mov	r3, fp
 80092e8:	4628      	mov	r0, r5
 80092ea:	4621      	mov	r1, r4
 80092ec:	f7f7 f954 	bl	8000598 <__aeabi_dmul>
 80092f0:	4602      	mov	r2, r0
 80092f2:	460b      	mov	r3, r1
 80092f4:	4640      	mov	r0, r8
 80092f6:	4649      	mov	r1, r9
 80092f8:	f7f6 ff9a 	bl	8000230 <__aeabi_dsub>
 80092fc:	4602      	mov	r2, r0
 80092fe:	460b      	mov	r3, r1
 8009300:	4630      	mov	r0, r6
 8009302:	4639      	mov	r1, r7
 8009304:	f7f6 ff94 	bl	8000230 <__aeabi_dsub>
 8009308:	4602      	mov	r2, r0
 800930a:	460b      	mov	r3, r1
 800930c:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8009310:	e7bc      	b.n	800928c <__kernel_cos+0xec>
 8009312:	2000      	movs	r0, #0
 8009314:	490e      	ldr	r1, [pc, #56]	; (8009350 <__kernel_cos+0x1b0>)
 8009316:	e7bb      	b.n	8009290 <__kernel_cos+0xf0>
 8009318:	be8838d4 	.word	0xbe8838d4
 800931c:	bda8fae9 	.word	0xbda8fae9
 8009320:	bdb4b1c4 	.word	0xbdb4b1c4
 8009324:	3e21ee9e 	.word	0x3e21ee9e
 8009328:	809c52ad 	.word	0x809c52ad
 800932c:	3e927e4f 	.word	0x3e927e4f
 8009330:	19cb1590 	.word	0x19cb1590
 8009334:	3efa01a0 	.word	0x3efa01a0
 8009338:	16c15177 	.word	0x16c15177
 800933c:	3f56c16c 	.word	0x3f56c16c
 8009340:	5555554c 	.word	0x5555554c
 8009344:	3fa55555 	.word	0x3fa55555
 8009348:	3fd33332 	.word	0x3fd33332
 800934c:	3fe00000 	.word	0x3fe00000
 8009350:	3ff00000 	.word	0x3ff00000
 8009354:	3fe90000 	.word	0x3fe90000
 8009358:	3fd20000 	.word	0x3fd20000

0800935c <__kernel_rem_pio2>:
 800935c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009360:	f5ad 7d1b 	sub.w	sp, sp, #620	; 0x26c
 8009364:	9306      	str	r3, [sp, #24]
 8009366:	9101      	str	r1, [sp, #4]
 8009368:	4bc0      	ldr	r3, [pc, #768]	; (800966c <__kernel_rem_pio2+0x310>)
 800936a:	99a4      	ldr	r1, [sp, #656]	; 0x290
 800936c:	1ed4      	subs	r4, r2, #3
 800936e:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 8009372:	2500      	movs	r5, #0
 8009374:	9302      	str	r3, [sp, #8]
 8009376:	9b06      	ldr	r3, [sp, #24]
 8009378:	900a      	str	r0, [sp, #40]	; 0x28
 800937a:	3b01      	subs	r3, #1
 800937c:	9308      	str	r3, [sp, #32]
 800937e:	2318      	movs	r3, #24
 8009380:	fb94 f4f3 	sdiv	r4, r4, r3
 8009384:	f06f 0317 	mvn.w	r3, #23
 8009388:	ea24 74e4 	bic.w	r4, r4, r4, asr #31
 800938c:	fb04 3303 	mla	r3, r4, r3, r3
 8009390:	eb03 0a02 	add.w	sl, r3, r2
 8009394:	9a08      	ldr	r2, [sp, #32]
 8009396:	9b02      	ldr	r3, [sp, #8]
 8009398:	1aa7      	subs	r7, r4, r2
 800939a:	eb03 0802 	add.w	r8, r3, r2
 800939e:	9ba5      	ldr	r3, [sp, #660]	; 0x294
 80093a0:	2200      	movs	r2, #0
 80093a2:	eb03 0987 	add.w	r9, r3, r7, lsl #2
 80093a6:	2300      	movs	r3, #0
 80093a8:	ae20      	add	r6, sp, #128	; 0x80
 80093aa:	4545      	cmp	r5, r8
 80093ac:	dd14      	ble.n	80093d8 <__kernel_rem_pio2+0x7c>
 80093ae:	2600      	movs	r6, #0
 80093b0:	f50d 7be0 	add.w	fp, sp, #448	; 0x1c0
 80093b4:	9b02      	ldr	r3, [sp, #8]
 80093b6:	429e      	cmp	r6, r3
 80093b8:	dc39      	bgt.n	800942e <__kernel_rem_pio2+0xd2>
 80093ba:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80093bc:	f04f 0800 	mov.w	r8, #0
 80093c0:	3b08      	subs	r3, #8
 80093c2:	9304      	str	r3, [sp, #16]
 80093c4:	9b06      	ldr	r3, [sp, #24]
 80093c6:	f04f 0900 	mov.w	r9, #0
 80093ca:	199d      	adds	r5, r3, r6
 80093cc:	ab22      	add	r3, sp, #136	; 0x88
 80093ce:	eb03 03c5 	add.w	r3, r3, r5, lsl #3
 80093d2:	9309      	str	r3, [sp, #36]	; 0x24
 80093d4:	2700      	movs	r7, #0
 80093d6:	e023      	b.n	8009420 <__kernel_rem_pio2+0xc4>
 80093d8:	42ef      	cmn	r7, r5
 80093da:	d40b      	bmi.n	80093f4 <__kernel_rem_pio2+0x98>
 80093dc:	f859 0025 	ldr.w	r0, [r9, r5, lsl #2]
 80093e0:	e9cd 2304 	strd	r2, r3, [sp, #16]
 80093e4:	f7f7 f872 	bl	80004cc <__aeabi_i2d>
 80093e8:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80093ec:	e9e6 0102 	strd	r0, r1, [r6, #8]!
 80093f0:	3501      	adds	r5, #1
 80093f2:	e7da      	b.n	80093aa <__kernel_rem_pio2+0x4e>
 80093f4:	4610      	mov	r0, r2
 80093f6:	4619      	mov	r1, r3
 80093f8:	e7f8      	b.n	80093ec <__kernel_rem_pio2+0x90>
 80093fa:	9909      	ldr	r1, [sp, #36]	; 0x24
 80093fc:	9d04      	ldr	r5, [sp, #16]
 80093fe:	e971 2302 	ldrd	r2, r3, [r1, #-8]!
 8009402:	9109      	str	r1, [sp, #36]	; 0x24
 8009404:	e9f5 0102 	ldrd	r0, r1, [r5, #8]!
 8009408:	9504      	str	r5, [sp, #16]
 800940a:	f7f7 f8c5 	bl	8000598 <__aeabi_dmul>
 800940e:	4602      	mov	r2, r0
 8009410:	460b      	mov	r3, r1
 8009412:	4640      	mov	r0, r8
 8009414:	4649      	mov	r1, r9
 8009416:	f7f6 ff0d 	bl	8000234 <__adddf3>
 800941a:	4680      	mov	r8, r0
 800941c:	4689      	mov	r9, r1
 800941e:	3701      	adds	r7, #1
 8009420:	9b08      	ldr	r3, [sp, #32]
 8009422:	429f      	cmp	r7, r3
 8009424:	dde9      	ble.n	80093fa <__kernel_rem_pio2+0x9e>
 8009426:	e9eb 8902 	strd	r8, r9, [fp, #8]!
 800942a:	3601      	adds	r6, #1
 800942c:	e7c2      	b.n	80093b4 <__kernel_rem_pio2+0x58>
 800942e:	9b02      	ldr	r3, [sp, #8]
 8009430:	aa0e      	add	r2, sp, #56	; 0x38
 8009432:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 8009436:	930d      	str	r3, [sp, #52]	; 0x34
 8009438:	9ba5      	ldr	r3, [sp, #660]	; 0x294
 800943a:	9f02      	ldr	r7, [sp, #8]
 800943c:	eb03 0384 	add.w	r3, r3, r4, lsl #2
 8009440:	930c      	str	r3, [sp, #48]	; 0x30
 8009442:	2600      	movs	r6, #0
 8009444:	ab9a      	add	r3, sp, #616	; 0x268
 8009446:	f107 5b00 	add.w	fp, r7, #536870912	; 0x20000000
 800944a:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 800944e:	f10b 3bff 	add.w	fp, fp, #4294967295
 8009452:	e953 8928 	ldrd	r8, r9, [r3, #-160]	; 0xa0
 8009456:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 800945a:	9309      	str	r3, [sp, #36]	; 0x24
 800945c:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800945e:	ab9a      	add	r3, sp, #616	; 0x268
 8009460:	4413      	add	r3, r2
 8009462:	f1a3 0b98 	sub.w	fp, r3, #152	; 0x98
 8009466:	1bbb      	subs	r3, r7, r6
 8009468:	2b00      	cmp	r3, #0
 800946a:	dc70      	bgt.n	800954e <__kernel_rem_pio2+0x1f2>
 800946c:	4652      	mov	r2, sl
 800946e:	4640      	mov	r0, r8
 8009470:	4649      	mov	r1, r9
 8009472:	f000 fc09 	bl	8009c88 <scalbn>
 8009476:	2200      	movs	r2, #0
 8009478:	f04f 537f 	mov.w	r3, #1069547520	; 0x3fc00000
 800947c:	4604      	mov	r4, r0
 800947e:	460d      	mov	r5, r1
 8009480:	f7f7 f88a 	bl	8000598 <__aeabi_dmul>
 8009484:	f000 fb7c 	bl	8009b80 <floor>
 8009488:	2200      	movs	r2, #0
 800948a:	4b79      	ldr	r3, [pc, #484]	; (8009670 <__kernel_rem_pio2+0x314>)
 800948c:	f7f7 f884 	bl	8000598 <__aeabi_dmul>
 8009490:	4602      	mov	r2, r0
 8009492:	460b      	mov	r3, r1
 8009494:	4620      	mov	r0, r4
 8009496:	4629      	mov	r1, r5
 8009498:	f7f6 feca 	bl	8000230 <__aeabi_dsub>
 800949c:	460d      	mov	r5, r1
 800949e:	4604      	mov	r4, r0
 80094a0:	f7f7 fb14 	bl	8000acc <__aeabi_d2iz>
 80094a4:	9004      	str	r0, [sp, #16]
 80094a6:	f7f7 f811 	bl	80004cc <__aeabi_i2d>
 80094aa:	4602      	mov	r2, r0
 80094ac:	460b      	mov	r3, r1
 80094ae:	4620      	mov	r0, r4
 80094b0:	4629      	mov	r1, r5
 80094b2:	f7f6 febd 	bl	8000230 <__aeabi_dsub>
 80094b6:	f1ba 0f00 	cmp.w	sl, #0
 80094ba:	4680      	mov	r8, r0
 80094bc:	4689      	mov	r9, r1
 80094be:	dd6b      	ble.n	8009598 <__kernel_rem_pio2+0x23c>
 80094c0:	1e7a      	subs	r2, r7, #1
 80094c2:	ab0e      	add	r3, sp, #56	; 0x38
 80094c4:	f853 0022 	ldr.w	r0, [r3, r2, lsl #2]
 80094c8:	f1ca 0118 	rsb	r1, sl, #24
 80094cc:	9c04      	ldr	r4, [sp, #16]
 80094ce:	fa40 f301 	asr.w	r3, r0, r1
 80094d2:	441c      	add	r4, r3
 80094d4:	408b      	lsls	r3, r1
 80094d6:	1ac0      	subs	r0, r0, r3
 80094d8:	ab0e      	add	r3, sp, #56	; 0x38
 80094da:	f843 0022 	str.w	r0, [r3, r2, lsl #2]
 80094de:	f1ca 0317 	rsb	r3, sl, #23
 80094e2:	9404      	str	r4, [sp, #16]
 80094e4:	fa40 fb03 	asr.w	fp, r0, r3
 80094e8:	f1bb 0f00 	cmp.w	fp, #0
 80094ec:	dd62      	ble.n	80095b4 <__kernel_rem_pio2+0x258>
 80094ee:	2200      	movs	r2, #0
 80094f0:	f06f 417f 	mvn.w	r1, #4278190080	; 0xff000000
 80094f4:	4614      	mov	r4, r2
 80094f6:	9b04      	ldr	r3, [sp, #16]
 80094f8:	3301      	adds	r3, #1
 80094fa:	9304      	str	r3, [sp, #16]
 80094fc:	4297      	cmp	r7, r2
 80094fe:	f300 8088 	bgt.w	8009612 <__kernel_rem_pio2+0x2b6>
 8009502:	f1ba 0f00 	cmp.w	sl, #0
 8009506:	dd07      	ble.n	8009518 <__kernel_rem_pio2+0x1bc>
 8009508:	f1ba 0f01 	cmp.w	sl, #1
 800950c:	f000 8095 	beq.w	800963a <__kernel_rem_pio2+0x2de>
 8009510:	f1ba 0f02 	cmp.w	sl, #2
 8009514:	f000 809b 	beq.w	800964e <__kernel_rem_pio2+0x2f2>
 8009518:	f1bb 0f02 	cmp.w	fp, #2
 800951c:	d14a      	bne.n	80095b4 <__kernel_rem_pio2+0x258>
 800951e:	4642      	mov	r2, r8
 8009520:	464b      	mov	r3, r9
 8009522:	2000      	movs	r0, #0
 8009524:	4953      	ldr	r1, [pc, #332]	; (8009674 <__kernel_rem_pio2+0x318>)
 8009526:	f7f6 fe83 	bl	8000230 <__aeabi_dsub>
 800952a:	4680      	mov	r8, r0
 800952c:	4689      	mov	r9, r1
 800952e:	2c00      	cmp	r4, #0
 8009530:	d040      	beq.n	80095b4 <__kernel_rem_pio2+0x258>
 8009532:	4652      	mov	r2, sl
 8009534:	2000      	movs	r0, #0
 8009536:	494f      	ldr	r1, [pc, #316]	; (8009674 <__kernel_rem_pio2+0x318>)
 8009538:	f000 fba6 	bl	8009c88 <scalbn>
 800953c:	4602      	mov	r2, r0
 800953e:	460b      	mov	r3, r1
 8009540:	4640      	mov	r0, r8
 8009542:	4649      	mov	r1, r9
 8009544:	f7f6 fe74 	bl	8000230 <__aeabi_dsub>
 8009548:	4680      	mov	r8, r0
 800954a:	4689      	mov	r9, r1
 800954c:	e032      	b.n	80095b4 <__kernel_rem_pio2+0x258>
 800954e:	2200      	movs	r2, #0
 8009550:	4b49      	ldr	r3, [pc, #292]	; (8009678 <__kernel_rem_pio2+0x31c>)
 8009552:	4640      	mov	r0, r8
 8009554:	4649      	mov	r1, r9
 8009556:	f7f7 f81f 	bl	8000598 <__aeabi_dmul>
 800955a:	f7f7 fab7 	bl	8000acc <__aeabi_d2iz>
 800955e:	f7f6 ffb5 	bl	80004cc <__aeabi_i2d>
 8009562:	2200      	movs	r2, #0
 8009564:	4b45      	ldr	r3, [pc, #276]	; (800967c <__kernel_rem_pio2+0x320>)
 8009566:	4604      	mov	r4, r0
 8009568:	460d      	mov	r5, r1
 800956a:	f7f7 f815 	bl	8000598 <__aeabi_dmul>
 800956e:	4602      	mov	r2, r0
 8009570:	460b      	mov	r3, r1
 8009572:	4640      	mov	r0, r8
 8009574:	4649      	mov	r1, r9
 8009576:	f7f6 fe5b 	bl	8000230 <__aeabi_dsub>
 800957a:	f7f7 faa7 	bl	8000acc <__aeabi_d2iz>
 800957e:	ab0e      	add	r3, sp, #56	; 0x38
 8009580:	f843 0026 	str.w	r0, [r3, r6, lsl #2]
 8009584:	4629      	mov	r1, r5
 8009586:	e97b 2302 	ldrd	r2, r3, [fp, #-8]!
 800958a:	4620      	mov	r0, r4
 800958c:	f7f6 fe52 	bl	8000234 <__adddf3>
 8009590:	3601      	adds	r6, #1
 8009592:	4680      	mov	r8, r0
 8009594:	4689      	mov	r9, r1
 8009596:	e766      	b.n	8009466 <__kernel_rem_pio2+0x10a>
 8009598:	d106      	bne.n	80095a8 <__kernel_rem_pio2+0x24c>
 800959a:	1e7b      	subs	r3, r7, #1
 800959c:	aa0e      	add	r2, sp, #56	; 0x38
 800959e:	f852 0023 	ldr.w	r0, [r2, r3, lsl #2]
 80095a2:	ea4f 5be0 	mov.w	fp, r0, asr #23
 80095a6:	e79f      	b.n	80094e8 <__kernel_rem_pio2+0x18c>
 80095a8:	2200      	movs	r2, #0
 80095aa:	4b35      	ldr	r3, [pc, #212]	; (8009680 <__kernel_rem_pio2+0x324>)
 80095ac:	f7f7 fa7a 	bl	8000aa4 <__aeabi_dcmpge>
 80095b0:	bb60      	cbnz	r0, 800960c <__kernel_rem_pio2+0x2b0>
 80095b2:	4683      	mov	fp, r0
 80095b4:	2200      	movs	r2, #0
 80095b6:	2300      	movs	r3, #0
 80095b8:	4640      	mov	r0, r8
 80095ba:	4649      	mov	r1, r9
 80095bc:	f7f7 fa54 	bl	8000a68 <__aeabi_dcmpeq>
 80095c0:	2800      	cmp	r0, #0
 80095c2:	f000 80c4 	beq.w	800974e <__kernel_rem_pio2+0x3f2>
 80095c6:	1e7c      	subs	r4, r7, #1
 80095c8:	4623      	mov	r3, r4
 80095ca:	2200      	movs	r2, #0
 80095cc:	9902      	ldr	r1, [sp, #8]
 80095ce:	428b      	cmp	r3, r1
 80095d0:	da44      	bge.n	800965c <__kernel_rem_pio2+0x300>
 80095d2:	2a00      	cmp	r2, #0
 80095d4:	f040 8088 	bne.w	80096e8 <__kernel_rem_pio2+0x38c>
 80095d8:	2401      	movs	r4, #1
 80095da:	f06f 0203 	mvn.w	r2, #3
 80095de:	fb02 f304 	mul.w	r3, r2, r4
 80095e2:	990d      	ldr	r1, [sp, #52]	; 0x34
 80095e4:	58cb      	ldr	r3, [r1, r3]
 80095e6:	2b00      	cmp	r3, #0
 80095e8:	d03e      	beq.n	8009668 <__kernel_rem_pio2+0x30c>
 80095ea:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80095ec:	aa9a      	add	r2, sp, #616	; 0x268
 80095ee:	4413      	add	r3, r2
 80095f0:	f1a3 0b98 	sub.w	fp, r3, #152	; 0x98
 80095f4:	9b06      	ldr	r3, [sp, #24]
 80095f6:	1c7e      	adds	r6, r7, #1
 80095f8:	19dd      	adds	r5, r3, r7
 80095fa:	eb02 05c5 	add.w	r5, r2, r5, lsl #3
 80095fe:	f5a5 75f4 	sub.w	r5, r5, #488	; 0x1e8
 8009602:	443c      	add	r4, r7
 8009604:	42a6      	cmp	r6, r4
 8009606:	dd3d      	ble.n	8009684 <__kernel_rem_pio2+0x328>
 8009608:	4627      	mov	r7, r4
 800960a:	e71a      	b.n	8009442 <__kernel_rem_pio2+0xe6>
 800960c:	f04f 0b02 	mov.w	fp, #2
 8009610:	e76d      	b.n	80094ee <__kernel_rem_pio2+0x192>
 8009612:	ab0e      	add	r3, sp, #56	; 0x38
 8009614:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8009618:	b94c      	cbnz	r4, 800962e <__kernel_rem_pio2+0x2d2>
 800961a:	b12b      	cbz	r3, 8009628 <__kernel_rem_pio2+0x2cc>
 800961c:	f1c3 7380 	rsb	r3, r3, #16777216	; 0x1000000
 8009620:	a80e      	add	r0, sp, #56	; 0x38
 8009622:	f840 3022 	str.w	r3, [r0, r2, lsl #2]
 8009626:	2301      	movs	r3, #1
 8009628:	3201      	adds	r2, #1
 800962a:	461c      	mov	r4, r3
 800962c:	e766      	b.n	80094fc <__kernel_rem_pio2+0x1a0>
 800962e:	1acb      	subs	r3, r1, r3
 8009630:	a80e      	add	r0, sp, #56	; 0x38
 8009632:	f840 3022 	str.w	r3, [r0, r2, lsl #2]
 8009636:	4623      	mov	r3, r4
 8009638:	e7f6      	b.n	8009628 <__kernel_rem_pio2+0x2cc>
 800963a:	1e7a      	subs	r2, r7, #1
 800963c:	ab0e      	add	r3, sp, #56	; 0x38
 800963e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8009642:	f3c3 0316 	ubfx	r3, r3, #0, #23
 8009646:	a90e      	add	r1, sp, #56	; 0x38
 8009648:	f841 3022 	str.w	r3, [r1, r2, lsl #2]
 800964c:	e764      	b.n	8009518 <__kernel_rem_pio2+0x1bc>
 800964e:	1e7a      	subs	r2, r7, #1
 8009650:	ab0e      	add	r3, sp, #56	; 0x38
 8009652:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8009656:	f3c3 0315 	ubfx	r3, r3, #0, #22
 800965a:	e7f4      	b.n	8009646 <__kernel_rem_pio2+0x2ea>
 800965c:	a90e      	add	r1, sp, #56	; 0x38
 800965e:	f851 1023 	ldr.w	r1, [r1, r3, lsl #2]
 8009662:	3b01      	subs	r3, #1
 8009664:	430a      	orrs	r2, r1
 8009666:	e7b1      	b.n	80095cc <__kernel_rem_pio2+0x270>
 8009668:	3401      	adds	r4, #1
 800966a:	e7b8      	b.n	80095de <__kernel_rem_pio2+0x282>
 800966c:	0800ab98 	.word	0x0800ab98
 8009670:	40200000 	.word	0x40200000
 8009674:	3ff00000 	.word	0x3ff00000
 8009678:	3e700000 	.word	0x3e700000
 800967c:	41700000 	.word	0x41700000
 8009680:	3fe00000 	.word	0x3fe00000
 8009684:	f105 0308 	add.w	r3, r5, #8
 8009688:	930b      	str	r3, [sp, #44]	; 0x2c
 800968a:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800968c:	2700      	movs	r7, #0
 800968e:	f853 0026 	ldr.w	r0, [r3, r6, lsl #2]
 8009692:	f7f6 ff1b 	bl	80004cc <__aeabi_i2d>
 8009696:	f04f 0800 	mov.w	r8, #0
 800969a:	f04f 0900 	mov.w	r9, #0
 800969e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80096a0:	e9c5 0102 	strd	r0, r1, [r5, #8]
 80096a4:	3b08      	subs	r3, #8
 80096a6:	9304      	str	r3, [sp, #16]
 80096a8:	f105 0310 	add.w	r3, r5, #16
 80096ac:	9309      	str	r3, [sp, #36]	; 0x24
 80096ae:	9b08      	ldr	r3, [sp, #32]
 80096b0:	429f      	cmp	r7, r3
 80096b2:	dd04      	ble.n	80096be <__kernel_rem_pio2+0x362>
 80096b4:	e9eb 8902 	strd	r8, r9, [fp, #8]!
 80096b8:	3601      	adds	r6, #1
 80096ba:	9d0b      	ldr	r5, [sp, #44]	; 0x2c
 80096bc:	e7a2      	b.n	8009604 <__kernel_rem_pio2+0x2a8>
 80096be:	9909      	ldr	r1, [sp, #36]	; 0x24
 80096c0:	9d04      	ldr	r5, [sp, #16]
 80096c2:	e971 2302 	ldrd	r2, r3, [r1, #-8]!
 80096c6:	9109      	str	r1, [sp, #36]	; 0x24
 80096c8:	e9f5 0102 	ldrd	r0, r1, [r5, #8]!
 80096cc:	9504      	str	r5, [sp, #16]
 80096ce:	f7f6 ff63 	bl	8000598 <__aeabi_dmul>
 80096d2:	4602      	mov	r2, r0
 80096d4:	460b      	mov	r3, r1
 80096d6:	4640      	mov	r0, r8
 80096d8:	4649      	mov	r1, r9
 80096da:	f7f6 fdab 	bl	8000234 <__adddf3>
 80096de:	3701      	adds	r7, #1
 80096e0:	4680      	mov	r8, r0
 80096e2:	4689      	mov	r9, r1
 80096e4:	e7e3      	b.n	80096ae <__kernel_rem_pio2+0x352>
 80096e6:	3c01      	subs	r4, #1
 80096e8:	ab0e      	add	r3, sp, #56	; 0x38
 80096ea:	f853 3024 	ldr.w	r3, [r3, r4, lsl #2]
 80096ee:	f1aa 0a18 	sub.w	sl, sl, #24
 80096f2:	2b00      	cmp	r3, #0
 80096f4:	d0f7      	beq.n	80096e6 <__kernel_rem_pio2+0x38a>
 80096f6:	4652      	mov	r2, sl
 80096f8:	2000      	movs	r0, #0
 80096fa:	49b5      	ldr	r1, [pc, #724]	; (80099d0 <__kernel_rem_pio2+0x674>)
 80096fc:	f000 fac4 	bl	8009c88 <scalbn>
 8009700:	4625      	mov	r5, r4
 8009702:	4606      	mov	r6, r0
 8009704:	460f      	mov	r7, r1
 8009706:	f04f 0900 	mov.w	r9, #0
 800970a:	00e3      	lsls	r3, r4, #3
 800970c:	aa9a      	add	r2, sp, #616	; 0x268
 800970e:	eb02 0803 	add.w	r8, r2, r3
 8009712:	f8df a2c4 	ldr.w	sl, [pc, #708]	; 80099d8 <__kernel_rem_pio2+0x67c>
 8009716:	9308      	str	r3, [sp, #32]
 8009718:	f1a8 0898 	sub.w	r8, r8, #152	; 0x98
 800971c:	2d00      	cmp	r5, #0
 800971e:	da4c      	bge.n	80097ba <__kernel_rem_pio2+0x45e>
 8009720:	2500      	movs	r5, #0
 8009722:	f104 5800 	add.w	r8, r4, #536870912	; 0x20000000
 8009726:	f50d 7a90 	add.w	sl, sp, #288	; 0x120
 800972a:	f108 38ff 	add.w	r8, r8, #4294967295
 800972e:	1b63      	subs	r3, r4, r5
 8009730:	2b00      	cmp	r3, #0
 8009732:	db71      	blt.n	8009818 <__kernel_rem_pio2+0x4bc>
 8009734:	ab72      	add	r3, sp, #456	; 0x1c8
 8009736:	eba8 0705 	sub.w	r7, r8, r5
 800973a:	eb03 07c7 	add.w	r7, r3, r7, lsl #3
 800973e:	2200      	movs	r2, #0
 8009740:	2300      	movs	r3, #0
 8009742:	f8df 9298 	ldr.w	r9, [pc, #664]	; 80099dc <__kernel_rem_pio2+0x680>
 8009746:	e9cd 2306 	strd	r2, r3, [sp, #24]
 800974a:	2600      	movs	r6, #0
 800974c:	e059      	b.n	8009802 <__kernel_rem_pio2+0x4a6>
 800974e:	f1ca 0200 	rsb	r2, sl, #0
 8009752:	4640      	mov	r0, r8
 8009754:	4649      	mov	r1, r9
 8009756:	f000 fa97 	bl	8009c88 <scalbn>
 800975a:	2200      	movs	r2, #0
 800975c:	4b9d      	ldr	r3, [pc, #628]	; (80099d4 <__kernel_rem_pio2+0x678>)
 800975e:	4604      	mov	r4, r0
 8009760:	460d      	mov	r5, r1
 8009762:	f7f7 f99f 	bl	8000aa4 <__aeabi_dcmpge>
 8009766:	b1f8      	cbz	r0, 80097a8 <__kernel_rem_pio2+0x44c>
 8009768:	2200      	movs	r2, #0
 800976a:	4b9b      	ldr	r3, [pc, #620]	; (80099d8 <__kernel_rem_pio2+0x67c>)
 800976c:	4620      	mov	r0, r4
 800976e:	4629      	mov	r1, r5
 8009770:	f7f6 ff12 	bl	8000598 <__aeabi_dmul>
 8009774:	f7f7 f9aa 	bl	8000acc <__aeabi_d2iz>
 8009778:	4606      	mov	r6, r0
 800977a:	f7f6 fea7 	bl	80004cc <__aeabi_i2d>
 800977e:	2200      	movs	r2, #0
 8009780:	4b94      	ldr	r3, [pc, #592]	; (80099d4 <__kernel_rem_pio2+0x678>)
 8009782:	f7f6 ff09 	bl	8000598 <__aeabi_dmul>
 8009786:	460b      	mov	r3, r1
 8009788:	4602      	mov	r2, r0
 800978a:	4629      	mov	r1, r5
 800978c:	4620      	mov	r0, r4
 800978e:	f7f6 fd4f 	bl	8000230 <__aeabi_dsub>
 8009792:	f7f7 f99b 	bl	8000acc <__aeabi_d2iz>
 8009796:	1c7c      	adds	r4, r7, #1
 8009798:	ab0e      	add	r3, sp, #56	; 0x38
 800979a:	f843 0027 	str.w	r0, [r3, r7, lsl #2]
 800979e:	f10a 0a18 	add.w	sl, sl, #24
 80097a2:	f843 6024 	str.w	r6, [r3, r4, lsl #2]
 80097a6:	e7a6      	b.n	80096f6 <__kernel_rem_pio2+0x39a>
 80097a8:	4620      	mov	r0, r4
 80097aa:	4629      	mov	r1, r5
 80097ac:	f7f7 f98e 	bl	8000acc <__aeabi_d2iz>
 80097b0:	ab0e      	add	r3, sp, #56	; 0x38
 80097b2:	f843 0027 	str.w	r0, [r3, r7, lsl #2]
 80097b6:	463c      	mov	r4, r7
 80097b8:	e79d      	b.n	80096f6 <__kernel_rem_pio2+0x39a>
 80097ba:	ab0e      	add	r3, sp, #56	; 0x38
 80097bc:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 80097c0:	f7f6 fe84 	bl	80004cc <__aeabi_i2d>
 80097c4:	4632      	mov	r2, r6
 80097c6:	463b      	mov	r3, r7
 80097c8:	f7f6 fee6 	bl	8000598 <__aeabi_dmul>
 80097cc:	464a      	mov	r2, r9
 80097ce:	e968 0102 	strd	r0, r1, [r8, #-8]!
 80097d2:	4653      	mov	r3, sl
 80097d4:	4630      	mov	r0, r6
 80097d6:	4639      	mov	r1, r7
 80097d8:	f7f6 fede 	bl	8000598 <__aeabi_dmul>
 80097dc:	3d01      	subs	r5, #1
 80097de:	4606      	mov	r6, r0
 80097e0:	460f      	mov	r7, r1
 80097e2:	e79b      	b.n	800971c <__kernel_rem_pio2+0x3c0>
 80097e4:	e9f7 2302 	ldrd	r2, r3, [r7, #8]!
 80097e8:	e9f9 0102 	ldrd	r0, r1, [r9, #8]!
 80097ec:	f7f6 fed4 	bl	8000598 <__aeabi_dmul>
 80097f0:	4602      	mov	r2, r0
 80097f2:	460b      	mov	r3, r1
 80097f4:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 80097f8:	f7f6 fd1c 	bl	8000234 <__adddf3>
 80097fc:	e9cd 0106 	strd	r0, r1, [sp, #24]
 8009800:	3601      	adds	r6, #1
 8009802:	9b02      	ldr	r3, [sp, #8]
 8009804:	429e      	cmp	r6, r3
 8009806:	dc01      	bgt.n	800980c <__kernel_rem_pio2+0x4b0>
 8009808:	42ae      	cmp	r6, r5
 800980a:	ddeb      	ble.n	80097e4 <__kernel_rem_pio2+0x488>
 800980c:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8009810:	3501      	adds	r5, #1
 8009812:	e9ea 2302 	strd	r2, r3, [sl, #8]!
 8009816:	e78a      	b.n	800972e <__kernel_rem_pio2+0x3d2>
 8009818:	9ba4      	ldr	r3, [sp, #656]	; 0x290
 800981a:	2b03      	cmp	r3, #3
 800981c:	d86c      	bhi.n	80098f8 <__kernel_rem_pio2+0x59c>
 800981e:	e8df f003 	tbb	[pc, r3]
 8009822:	2c58      	.short	0x2c58
 8009824:	022c      	.short	0x022c
 8009826:	9a08      	ldr	r2, [sp, #32]
 8009828:	ab4a      	add	r3, sp, #296	; 0x128
 800982a:	189d      	adds	r5, r3, r2
 800982c:	46aa      	mov	sl, r5
 800982e:	4626      	mov	r6, r4
 8009830:	2e00      	cmp	r6, #0
 8009832:	f300 8088 	bgt.w	8009946 <__kernel_rem_pio2+0x5ea>
 8009836:	46a2      	mov	sl, r4
 8009838:	f1ba 0f01 	cmp.w	sl, #1
 800983c:	f300 80a1 	bgt.w	8009982 <__kernel_rem_pio2+0x626>
 8009840:	2700      	movs	r7, #0
 8009842:	463e      	mov	r6, r7
 8009844:	9d08      	ldr	r5, [sp, #32]
 8009846:	ab4a      	add	r3, sp, #296	; 0x128
 8009848:	3508      	adds	r5, #8
 800984a:	441d      	add	r5, r3
 800984c:	2c01      	cmp	r4, #1
 800984e:	f300 80b5 	bgt.w	80099bc <__kernel_rem_pio2+0x660>
 8009852:	f1bb 0f00 	cmp.w	fp, #0
 8009856:	f040 80c3 	bne.w	80099e0 <__kernel_rem_pio2+0x684>
 800985a:	9901      	ldr	r1, [sp, #4]
 800985c:	ab4a      	add	r3, sp, #296	; 0x128
 800985e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009862:	e9c1 2300 	strd	r2, r3, [r1]
 8009866:	ab4c      	add	r3, sp, #304	; 0x130
 8009868:	e9d3 2300 	ldrd	r2, r3, [r3]
 800986c:	e9c1 2302 	strd	r2, r3, [r1, #8]
 8009870:	463a      	mov	r2, r7
 8009872:	4633      	mov	r3, r6
 8009874:	e9c1 2304 	strd	r2, r3, [r1, #16]
 8009878:	e03e      	b.n	80098f8 <__kernel_rem_pio2+0x59c>
 800987a:	f04f 0e00 	mov.w	lr, #0
 800987e:	4626      	mov	r6, r4
 8009880:	4677      	mov	r7, lr
 8009882:	9d08      	ldr	r5, [sp, #32]
 8009884:	ab4a      	add	r3, sp, #296	; 0x128
 8009886:	3508      	adds	r5, #8
 8009888:	441d      	add	r5, r3
 800988a:	2e00      	cmp	r6, #0
 800988c:	da45      	bge.n	800991a <__kernel_rem_pio2+0x5be>
 800988e:	f1bb 0f00 	cmp.w	fp, #0
 8009892:	d04c      	beq.n	800992e <__kernel_rem_pio2+0x5d2>
 8009894:	f107 4100 	add.w	r1, r7, #2147483648	; 0x80000000
 8009898:	4672      	mov	r2, lr
 800989a:	460b      	mov	r3, r1
 800989c:	9901      	ldr	r1, [sp, #4]
 800989e:	2601      	movs	r6, #1
 80098a0:	e9c1 2300 	strd	r2, r3, [r1]
 80098a4:	a94a      	add	r1, sp, #296	; 0x128
 80098a6:	4672      	mov	r2, lr
 80098a8:	e9d1 0100 	ldrd	r0, r1, [r1]
 80098ac:	463b      	mov	r3, r7
 80098ae:	f7f6 fcbf 	bl	8000230 <__aeabi_dsub>
 80098b2:	4686      	mov	lr, r0
 80098b4:	460f      	mov	r7, r1
 80098b6:	ad4a      	add	r5, sp, #296	; 0x128
 80098b8:	42b4      	cmp	r4, r6
 80098ba:	da3a      	bge.n	8009932 <__kernel_rem_pio2+0x5d6>
 80098bc:	f1bb 0f00 	cmp.w	fp, #0
 80098c0:	d001      	beq.n	80098c6 <__kernel_rem_pio2+0x56a>
 80098c2:	f107 4700 	add.w	r7, r7, #2147483648	; 0x80000000
 80098c6:	4672      	mov	r2, lr
 80098c8:	463b      	mov	r3, r7
 80098ca:	9901      	ldr	r1, [sp, #4]
 80098cc:	e9c1 2302 	strd	r2, r3, [r1, #8]
 80098d0:	e012      	b.n	80098f8 <__kernel_rem_pio2+0x59c>
 80098d2:	2700      	movs	r7, #0
 80098d4:	463d      	mov	r5, r7
 80098d6:	9b08      	ldr	r3, [sp, #32]
 80098d8:	aa9a      	add	r2, sp, #616	; 0x268
 80098da:	4413      	add	r3, r2
 80098dc:	f5a3 769c 	sub.w	r6, r3, #312	; 0x138
 80098e0:	2c00      	cmp	r4, #0
 80098e2:	da10      	bge.n	8009906 <__kernel_rem_pio2+0x5aa>
 80098e4:	f1bb 0f00 	cmp.w	fp, #0
 80098e8:	d001      	beq.n	80098ee <__kernel_rem_pio2+0x592>
 80098ea:	f105 4500 	add.w	r5, r5, #2147483648	; 0x80000000
 80098ee:	463a      	mov	r2, r7
 80098f0:	462b      	mov	r3, r5
 80098f2:	9901      	ldr	r1, [sp, #4]
 80098f4:	e9c1 2300 	strd	r2, r3, [r1]
 80098f8:	9b04      	ldr	r3, [sp, #16]
 80098fa:	f003 0007 	and.w	r0, r3, #7
 80098fe:	f50d 7d1b 	add.w	sp, sp, #620	; 0x26c
 8009902:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009906:	4638      	mov	r0, r7
 8009908:	e976 2302 	ldrd	r2, r3, [r6, #-8]!
 800990c:	4629      	mov	r1, r5
 800990e:	f7f6 fc91 	bl	8000234 <__adddf3>
 8009912:	3c01      	subs	r4, #1
 8009914:	4607      	mov	r7, r0
 8009916:	460d      	mov	r5, r1
 8009918:	e7e2      	b.n	80098e0 <__kernel_rem_pio2+0x584>
 800991a:	4670      	mov	r0, lr
 800991c:	e975 2302 	ldrd	r2, r3, [r5, #-8]!
 8009920:	4639      	mov	r1, r7
 8009922:	f7f6 fc87 	bl	8000234 <__adddf3>
 8009926:	3e01      	subs	r6, #1
 8009928:	4686      	mov	lr, r0
 800992a:	460f      	mov	r7, r1
 800992c:	e7ad      	b.n	800988a <__kernel_rem_pio2+0x52e>
 800992e:	4639      	mov	r1, r7
 8009930:	e7b2      	b.n	8009898 <__kernel_rem_pio2+0x53c>
 8009932:	4670      	mov	r0, lr
 8009934:	e9f5 2302 	ldrd	r2, r3, [r5, #8]!
 8009938:	4639      	mov	r1, r7
 800993a:	f7f6 fc7b 	bl	8000234 <__adddf3>
 800993e:	3601      	adds	r6, #1
 8009940:	4686      	mov	lr, r0
 8009942:	460f      	mov	r7, r1
 8009944:	e7b8      	b.n	80098b8 <__kernel_rem_pio2+0x55c>
 8009946:	e9da 2300 	ldrd	r2, r3, [sl]
 800994a:	e95a 8902 	ldrd	r8, r9, [sl, #-8]
 800994e:	4640      	mov	r0, r8
 8009950:	4649      	mov	r1, r9
 8009952:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8009956:	f7f6 fc6d 	bl	8000234 <__adddf3>
 800995a:	e9cd 0106 	strd	r0, r1, [sp, #24]
 800995e:	4602      	mov	r2, r0
 8009960:	460b      	mov	r3, r1
 8009962:	4640      	mov	r0, r8
 8009964:	4649      	mov	r1, r9
 8009966:	f7f6 fc63 	bl	8000230 <__aeabi_dsub>
 800996a:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800996e:	f7f6 fc61 	bl	8000234 <__adddf3>
 8009972:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8009976:	e9ca 0100 	strd	r0, r1, [sl]
 800997a:	3e01      	subs	r6, #1
 800997c:	e96a 2302 	strd	r2, r3, [sl, #-8]!
 8009980:	e756      	b.n	8009830 <__kernel_rem_pio2+0x4d4>
 8009982:	e9d5 2300 	ldrd	r2, r3, [r5]
 8009986:	e955 6702 	ldrd	r6, r7, [r5, #-8]
 800998a:	4630      	mov	r0, r6
 800998c:	4639      	mov	r1, r7
 800998e:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8009992:	f7f6 fc4f 	bl	8000234 <__adddf3>
 8009996:	4602      	mov	r2, r0
 8009998:	460b      	mov	r3, r1
 800999a:	4680      	mov	r8, r0
 800999c:	4689      	mov	r9, r1
 800999e:	4630      	mov	r0, r6
 80099a0:	4639      	mov	r1, r7
 80099a2:	f7f6 fc45 	bl	8000230 <__aeabi_dsub>
 80099a6:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80099aa:	f7f6 fc43 	bl	8000234 <__adddf3>
 80099ae:	f10a 3aff 	add.w	sl, sl, #4294967295
 80099b2:	e9c5 0100 	strd	r0, r1, [r5]
 80099b6:	e965 8902 	strd	r8, r9, [r5, #-8]!
 80099ba:	e73d      	b.n	8009838 <__kernel_rem_pio2+0x4dc>
 80099bc:	4638      	mov	r0, r7
 80099be:	e975 2302 	ldrd	r2, r3, [r5, #-8]!
 80099c2:	4631      	mov	r1, r6
 80099c4:	f7f6 fc36 	bl	8000234 <__adddf3>
 80099c8:	3c01      	subs	r4, #1
 80099ca:	4607      	mov	r7, r0
 80099cc:	460e      	mov	r6, r1
 80099ce:	e73d      	b.n	800984c <__kernel_rem_pio2+0x4f0>
 80099d0:	3ff00000 	.word	0x3ff00000
 80099d4:	41700000 	.word	0x41700000
 80099d8:	3e700000 	.word	0x3e700000
 80099dc:	0800ab50 	.word	0x0800ab50
 80099e0:	9a01      	ldr	r2, [sp, #4]
 80099e2:	9b4a      	ldr	r3, [sp, #296]	; 0x128
 80099e4:	f106 4600 	add.w	r6, r6, #2147483648	; 0x80000000
 80099e8:	6013      	str	r3, [r2, #0]
 80099ea:	9b4b      	ldr	r3, [sp, #300]	; 0x12c
 80099ec:	6117      	str	r7, [r2, #16]
 80099ee:	f103 4300 	add.w	r3, r3, #2147483648	; 0x80000000
 80099f2:	6053      	str	r3, [r2, #4]
 80099f4:	9b4c      	ldr	r3, [sp, #304]	; 0x130
 80099f6:	6156      	str	r6, [r2, #20]
 80099f8:	6093      	str	r3, [r2, #8]
 80099fa:	9b4d      	ldr	r3, [sp, #308]	; 0x134
 80099fc:	f103 4300 	add.w	r3, r3, #2147483648	; 0x80000000
 8009a00:	60d3      	str	r3, [r2, #12]
 8009a02:	e779      	b.n	80098f8 <__kernel_rem_pio2+0x59c>
 8009a04:	0000      	movs	r0, r0
	...

08009a08 <__kernel_sin>:
 8009a08:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8009a0c:	b086      	sub	sp, #24
 8009a0e:	e9cd 2300 	strd	r2, r3, [sp]
 8009a12:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
 8009a16:	f1b3 5f79 	cmp.w	r3, #1044381696	; 0x3e400000
 8009a1a:	4682      	mov	sl, r0
 8009a1c:	460c      	mov	r4, r1
 8009a1e:	9d0e      	ldr	r5, [sp, #56]	; 0x38
 8009a20:	da03      	bge.n	8009a2a <__kernel_sin+0x22>
 8009a22:	f7f7 f853 	bl	8000acc <__aeabi_d2iz>
 8009a26:	2800      	cmp	r0, #0
 8009a28:	d050      	beq.n	8009acc <__kernel_sin+0xc4>
 8009a2a:	4652      	mov	r2, sl
 8009a2c:	4623      	mov	r3, r4
 8009a2e:	4650      	mov	r0, sl
 8009a30:	4621      	mov	r1, r4
 8009a32:	f7f6 fdb1 	bl	8000598 <__aeabi_dmul>
 8009a36:	4606      	mov	r6, r0
 8009a38:	460f      	mov	r7, r1
 8009a3a:	4602      	mov	r2, r0
 8009a3c:	460b      	mov	r3, r1
 8009a3e:	4650      	mov	r0, sl
 8009a40:	4621      	mov	r1, r4
 8009a42:	f7f6 fda9 	bl	8000598 <__aeabi_dmul>
 8009a46:	a33e      	add	r3, pc, #248	; (adr r3, 8009b40 <__kernel_sin+0x138>)
 8009a48:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009a4c:	4680      	mov	r8, r0
 8009a4e:	4689      	mov	r9, r1
 8009a50:	4630      	mov	r0, r6
 8009a52:	4639      	mov	r1, r7
 8009a54:	f7f6 fda0 	bl	8000598 <__aeabi_dmul>
 8009a58:	a33b      	add	r3, pc, #236	; (adr r3, 8009b48 <__kernel_sin+0x140>)
 8009a5a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009a5e:	f7f6 fbe7 	bl	8000230 <__aeabi_dsub>
 8009a62:	4632      	mov	r2, r6
 8009a64:	463b      	mov	r3, r7
 8009a66:	f7f6 fd97 	bl	8000598 <__aeabi_dmul>
 8009a6a:	a339      	add	r3, pc, #228	; (adr r3, 8009b50 <__kernel_sin+0x148>)
 8009a6c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009a70:	f7f6 fbe0 	bl	8000234 <__adddf3>
 8009a74:	4632      	mov	r2, r6
 8009a76:	463b      	mov	r3, r7
 8009a78:	f7f6 fd8e 	bl	8000598 <__aeabi_dmul>
 8009a7c:	a336      	add	r3, pc, #216	; (adr r3, 8009b58 <__kernel_sin+0x150>)
 8009a7e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009a82:	f7f6 fbd5 	bl	8000230 <__aeabi_dsub>
 8009a86:	4632      	mov	r2, r6
 8009a88:	463b      	mov	r3, r7
 8009a8a:	f7f6 fd85 	bl	8000598 <__aeabi_dmul>
 8009a8e:	a334      	add	r3, pc, #208	; (adr r3, 8009b60 <__kernel_sin+0x158>)
 8009a90:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009a94:	f7f6 fbce 	bl	8000234 <__adddf3>
 8009a98:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8009a9c:	b9dd      	cbnz	r5, 8009ad6 <__kernel_sin+0xce>
 8009a9e:	4602      	mov	r2, r0
 8009aa0:	460b      	mov	r3, r1
 8009aa2:	4630      	mov	r0, r6
 8009aa4:	4639      	mov	r1, r7
 8009aa6:	f7f6 fd77 	bl	8000598 <__aeabi_dmul>
 8009aaa:	a32f      	add	r3, pc, #188	; (adr r3, 8009b68 <__kernel_sin+0x160>)
 8009aac:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009ab0:	f7f6 fbbe 	bl	8000230 <__aeabi_dsub>
 8009ab4:	4642      	mov	r2, r8
 8009ab6:	464b      	mov	r3, r9
 8009ab8:	f7f6 fd6e 	bl	8000598 <__aeabi_dmul>
 8009abc:	4602      	mov	r2, r0
 8009abe:	460b      	mov	r3, r1
 8009ac0:	4650      	mov	r0, sl
 8009ac2:	4621      	mov	r1, r4
 8009ac4:	f7f6 fbb6 	bl	8000234 <__adddf3>
 8009ac8:	4682      	mov	sl, r0
 8009aca:	460c      	mov	r4, r1
 8009acc:	4650      	mov	r0, sl
 8009ace:	4621      	mov	r1, r4
 8009ad0:	b006      	add	sp, #24
 8009ad2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8009ad6:	2200      	movs	r2, #0
 8009ad8:	e9dd 0100 	ldrd	r0, r1, [sp]
 8009adc:	4b24      	ldr	r3, [pc, #144]	; (8009b70 <__kernel_sin+0x168>)
 8009ade:	f7f6 fd5b 	bl	8000598 <__aeabi_dmul>
 8009ae2:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8009ae6:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8009aea:	4640      	mov	r0, r8
 8009aec:	4649      	mov	r1, r9
 8009aee:	f7f6 fd53 	bl	8000598 <__aeabi_dmul>
 8009af2:	4602      	mov	r2, r0
 8009af4:	460b      	mov	r3, r1
 8009af6:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8009afa:	f7f6 fb99 	bl	8000230 <__aeabi_dsub>
 8009afe:	4632      	mov	r2, r6
 8009b00:	463b      	mov	r3, r7
 8009b02:	f7f6 fd49 	bl	8000598 <__aeabi_dmul>
 8009b06:	e9dd 2300 	ldrd	r2, r3, [sp]
 8009b0a:	f7f6 fb91 	bl	8000230 <__aeabi_dsub>
 8009b0e:	a316      	add	r3, pc, #88	; (adr r3, 8009b68 <__kernel_sin+0x160>)
 8009b10:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009b14:	4606      	mov	r6, r0
 8009b16:	460f      	mov	r7, r1
 8009b18:	4640      	mov	r0, r8
 8009b1a:	4649      	mov	r1, r9
 8009b1c:	f7f6 fd3c 	bl	8000598 <__aeabi_dmul>
 8009b20:	4602      	mov	r2, r0
 8009b22:	460b      	mov	r3, r1
 8009b24:	4630      	mov	r0, r6
 8009b26:	4639      	mov	r1, r7
 8009b28:	f7f6 fb84 	bl	8000234 <__adddf3>
 8009b2c:	4602      	mov	r2, r0
 8009b2e:	460b      	mov	r3, r1
 8009b30:	4650      	mov	r0, sl
 8009b32:	4621      	mov	r1, r4
 8009b34:	f7f6 fb7c 	bl	8000230 <__aeabi_dsub>
 8009b38:	e7c6      	b.n	8009ac8 <__kernel_sin+0xc0>
 8009b3a:	bf00      	nop
 8009b3c:	f3af 8000 	nop.w
 8009b40:	5acfd57c 	.word	0x5acfd57c
 8009b44:	3de5d93a 	.word	0x3de5d93a
 8009b48:	8a2b9ceb 	.word	0x8a2b9ceb
 8009b4c:	3e5ae5e6 	.word	0x3e5ae5e6
 8009b50:	57b1fe7d 	.word	0x57b1fe7d
 8009b54:	3ec71de3 	.word	0x3ec71de3
 8009b58:	19c161d5 	.word	0x19c161d5
 8009b5c:	3f2a01a0 	.word	0x3f2a01a0
 8009b60:	1110f8a6 	.word	0x1110f8a6
 8009b64:	3f811111 	.word	0x3f811111
 8009b68:	55555549 	.word	0x55555549
 8009b6c:	3fc55555 	.word	0x3fc55555
 8009b70:	3fe00000 	.word	0x3fe00000

08009b74 <fabs>:
 8009b74:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8009b78:	4770      	bx	lr
 8009b7a:	0000      	movs	r0, r0
 8009b7c:	0000      	movs	r0, r0
	...

08009b80 <floor>:
 8009b80:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8009b84:	f3c1 580a 	ubfx	r8, r1, #20, #11
 8009b88:	f2a8 36ff 	subw	r6, r8, #1023	; 0x3ff
 8009b8c:	2e13      	cmp	r6, #19
 8009b8e:	4607      	mov	r7, r0
 8009b90:	460b      	mov	r3, r1
 8009b92:	460c      	mov	r4, r1
 8009b94:	4605      	mov	r5, r0
 8009b96:	dc35      	bgt.n	8009c04 <floor+0x84>
 8009b98:	2e00      	cmp	r6, #0
 8009b9a:	da16      	bge.n	8009bca <floor+0x4a>
 8009b9c:	a336      	add	r3, pc, #216	; (adr r3, 8009c78 <floor+0xf8>)
 8009b9e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009ba2:	f7f6 fb47 	bl	8000234 <__adddf3>
 8009ba6:	2200      	movs	r2, #0
 8009ba8:	2300      	movs	r3, #0
 8009baa:	f7f6 ff85 	bl	8000ab8 <__aeabi_dcmpgt>
 8009bae:	b148      	cbz	r0, 8009bc4 <floor+0x44>
 8009bb0:	2c00      	cmp	r4, #0
 8009bb2:	da5c      	bge.n	8009c6e <floor+0xee>
 8009bb4:	f024 4300 	bic.w	r3, r4, #2147483648	; 0x80000000
 8009bb8:	433b      	orrs	r3, r7
 8009bba:	4b31      	ldr	r3, [pc, #196]	; (8009c80 <floor+0x100>)
 8009bbc:	f04f 0500 	mov.w	r5, #0
 8009bc0:	bf18      	it	ne
 8009bc2:	461c      	movne	r4, r3
 8009bc4:	4623      	mov	r3, r4
 8009bc6:	462f      	mov	r7, r5
 8009bc8:	e027      	b.n	8009c1a <floor+0x9a>
 8009bca:	4a2e      	ldr	r2, [pc, #184]	; (8009c84 <floor+0x104>)
 8009bcc:	fa42 f806 	asr.w	r8, r2, r6
 8009bd0:	ea01 0208 	and.w	r2, r1, r8
 8009bd4:	4302      	orrs	r2, r0
 8009bd6:	d020      	beq.n	8009c1a <floor+0x9a>
 8009bd8:	a327      	add	r3, pc, #156	; (adr r3, 8009c78 <floor+0xf8>)
 8009bda:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009bde:	f7f6 fb29 	bl	8000234 <__adddf3>
 8009be2:	2200      	movs	r2, #0
 8009be4:	2300      	movs	r3, #0
 8009be6:	f7f6 ff67 	bl	8000ab8 <__aeabi_dcmpgt>
 8009bea:	2800      	cmp	r0, #0
 8009bec:	d0ea      	beq.n	8009bc4 <floor+0x44>
 8009bee:	2c00      	cmp	r4, #0
 8009bf0:	bfbe      	ittt	lt
 8009bf2:	f44f 1380 	movlt.w	r3, #1048576	; 0x100000
 8009bf6:	fa43 f606 	asrlt.w	r6, r3, r6
 8009bfa:	19a4      	addlt	r4, r4, r6
 8009bfc:	ea24 0408 	bic.w	r4, r4, r8
 8009c00:	2500      	movs	r5, #0
 8009c02:	e7df      	b.n	8009bc4 <floor+0x44>
 8009c04:	2e33      	cmp	r6, #51	; 0x33
 8009c06:	dd0c      	ble.n	8009c22 <floor+0xa2>
 8009c08:	f5b6 6f80 	cmp.w	r6, #1024	; 0x400
 8009c0c:	d105      	bne.n	8009c1a <floor+0x9a>
 8009c0e:	460b      	mov	r3, r1
 8009c10:	4602      	mov	r2, r0
 8009c12:	f7f6 fb0f 	bl	8000234 <__adddf3>
 8009c16:	4607      	mov	r7, r0
 8009c18:	460b      	mov	r3, r1
 8009c1a:	4638      	mov	r0, r7
 8009c1c:	4619      	mov	r1, r3
 8009c1e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8009c22:	f04f 32ff 	mov.w	r2, #4294967295
 8009c26:	f2a8 4813 	subw	r8, r8, #1043	; 0x413
 8009c2a:	fa22 f808 	lsr.w	r8, r2, r8
 8009c2e:	ea10 0f08 	tst.w	r0, r8
 8009c32:	d0f2      	beq.n	8009c1a <floor+0x9a>
 8009c34:	a310      	add	r3, pc, #64	; (adr r3, 8009c78 <floor+0xf8>)
 8009c36:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009c3a:	f7f6 fafb 	bl	8000234 <__adddf3>
 8009c3e:	2200      	movs	r2, #0
 8009c40:	2300      	movs	r3, #0
 8009c42:	f7f6 ff39 	bl	8000ab8 <__aeabi_dcmpgt>
 8009c46:	2800      	cmp	r0, #0
 8009c48:	d0bc      	beq.n	8009bc4 <floor+0x44>
 8009c4a:	2c00      	cmp	r4, #0
 8009c4c:	da02      	bge.n	8009c54 <floor+0xd4>
 8009c4e:	2e14      	cmp	r6, #20
 8009c50:	d103      	bne.n	8009c5a <floor+0xda>
 8009c52:	3401      	adds	r4, #1
 8009c54:	ea25 0508 	bic.w	r5, r5, r8
 8009c58:	e7b4      	b.n	8009bc4 <floor+0x44>
 8009c5a:	2301      	movs	r3, #1
 8009c5c:	f1c6 0634 	rsb	r6, r6, #52	; 0x34
 8009c60:	fa03 f606 	lsl.w	r6, r3, r6
 8009c64:	4435      	add	r5, r6
 8009c66:	42af      	cmp	r7, r5
 8009c68:	bf88      	it	hi
 8009c6a:	18e4      	addhi	r4, r4, r3
 8009c6c:	e7f2      	b.n	8009c54 <floor+0xd4>
 8009c6e:	2500      	movs	r5, #0
 8009c70:	462c      	mov	r4, r5
 8009c72:	e7a7      	b.n	8009bc4 <floor+0x44>
 8009c74:	f3af 8000 	nop.w
 8009c78:	8800759c 	.word	0x8800759c
 8009c7c:	7e37e43c 	.word	0x7e37e43c
 8009c80:	bff00000 	.word	0xbff00000
 8009c84:	000fffff 	.word	0x000fffff

08009c88 <scalbn>:
 8009c88:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009c8a:	4616      	mov	r6, r2
 8009c8c:	f3c1 520a 	ubfx	r2, r1, #20, #11
 8009c90:	4604      	mov	r4, r0
 8009c92:	460d      	mov	r5, r1
 8009c94:	460b      	mov	r3, r1
 8009c96:	b98a      	cbnz	r2, 8009cbc <scalbn+0x34>
 8009c98:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
 8009c9c:	4303      	orrs	r3, r0
 8009c9e:	d035      	beq.n	8009d0c <scalbn+0x84>
 8009ca0:	2200      	movs	r2, #0
 8009ca2:	4b2d      	ldr	r3, [pc, #180]	; (8009d58 <scalbn+0xd0>)
 8009ca4:	f7f6 fc78 	bl	8000598 <__aeabi_dmul>
 8009ca8:	4a2c      	ldr	r2, [pc, #176]	; (8009d5c <scalbn+0xd4>)
 8009caa:	4604      	mov	r4, r0
 8009cac:	4296      	cmp	r6, r2
 8009cae:	460d      	mov	r5, r1
 8009cb0:	460b      	mov	r3, r1
 8009cb2:	da0e      	bge.n	8009cd2 <scalbn+0x4a>
 8009cb4:	a324      	add	r3, pc, #144	; (adr r3, 8009d48 <scalbn+0xc0>)
 8009cb6:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009cba:	e01c      	b.n	8009cf6 <scalbn+0x6e>
 8009cbc:	f240 77ff 	movw	r7, #2047	; 0x7ff
 8009cc0:	42ba      	cmp	r2, r7
 8009cc2:	d109      	bne.n	8009cd8 <scalbn+0x50>
 8009cc4:	4602      	mov	r2, r0
 8009cc6:	460b      	mov	r3, r1
 8009cc8:	f7f6 fab4 	bl	8000234 <__adddf3>
 8009ccc:	4604      	mov	r4, r0
 8009cce:	460d      	mov	r5, r1
 8009cd0:	e01c      	b.n	8009d0c <scalbn+0x84>
 8009cd2:	f3c1 520a 	ubfx	r2, r1, #20, #11
 8009cd6:	3a36      	subs	r2, #54	; 0x36
 8009cd8:	f240 71fe 	movw	r1, #2046	; 0x7fe
 8009cdc:	4432      	add	r2, r6
 8009cde:	428a      	cmp	r2, r1
 8009ce0:	dd0c      	ble.n	8009cfc <scalbn+0x74>
 8009ce2:	4622      	mov	r2, r4
 8009ce4:	462b      	mov	r3, r5
 8009ce6:	a11a      	add	r1, pc, #104	; (adr r1, 8009d50 <scalbn+0xc8>)
 8009ce8:	e9d1 0100 	ldrd	r0, r1, [r1]
 8009cec:	f000 f83a 	bl	8009d64 <copysign>
 8009cf0:	a317      	add	r3, pc, #92	; (adr r3, 8009d50 <scalbn+0xc8>)
 8009cf2:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009cf6:	f7f6 fc4f 	bl	8000598 <__aeabi_dmul>
 8009cfa:	e7e7      	b.n	8009ccc <scalbn+0x44>
 8009cfc:	2a00      	cmp	r2, #0
 8009cfe:	dd08      	ble.n	8009d12 <scalbn+0x8a>
 8009d00:	f023 43ff 	bic.w	r3, r3, #2139095040	; 0x7f800000
 8009d04:	f423 03e0 	bic.w	r3, r3, #7340032	; 0x700000
 8009d08:	ea43 5502 	orr.w	r5, r3, r2, lsl #20
 8009d0c:	4620      	mov	r0, r4
 8009d0e:	4629      	mov	r1, r5
 8009d10:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8009d12:	f112 0f35 	cmn.w	r2, #53	; 0x35
 8009d16:	da0b      	bge.n	8009d30 <scalbn+0xa8>
 8009d18:	f24c 3350 	movw	r3, #50000	; 0xc350
 8009d1c:	429e      	cmp	r6, r3
 8009d1e:	4622      	mov	r2, r4
 8009d20:	462b      	mov	r3, r5
 8009d22:	dce0      	bgt.n	8009ce6 <scalbn+0x5e>
 8009d24:	a108      	add	r1, pc, #32	; (adr r1, 8009d48 <scalbn+0xc0>)
 8009d26:	e9d1 0100 	ldrd	r0, r1, [r1]
 8009d2a:	f000 f81b 	bl	8009d64 <copysign>
 8009d2e:	e7c1      	b.n	8009cb4 <scalbn+0x2c>
 8009d30:	f023 43ff 	bic.w	r3, r3, #2139095040	; 0x7f800000
 8009d34:	3236      	adds	r2, #54	; 0x36
 8009d36:	f423 03e0 	bic.w	r3, r3, #7340032	; 0x700000
 8009d3a:	ea43 5502 	orr.w	r5, r3, r2, lsl #20
 8009d3e:	4620      	mov	r0, r4
 8009d40:	4629      	mov	r1, r5
 8009d42:	2200      	movs	r2, #0
 8009d44:	4b06      	ldr	r3, [pc, #24]	; (8009d60 <scalbn+0xd8>)
 8009d46:	e7d6      	b.n	8009cf6 <scalbn+0x6e>
 8009d48:	c2f8f359 	.word	0xc2f8f359
 8009d4c:	01a56e1f 	.word	0x01a56e1f
 8009d50:	8800759c 	.word	0x8800759c
 8009d54:	7e37e43c 	.word	0x7e37e43c
 8009d58:	43500000 	.word	0x43500000
 8009d5c:	ffff3cb0 	.word	0xffff3cb0
 8009d60:	3c900000 	.word	0x3c900000

08009d64 <copysign>:
 8009d64:	f021 4200 	bic.w	r2, r1, #2147483648	; 0x80000000
 8009d68:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 8009d6c:	ea42 0103 	orr.w	r1, r2, r3
 8009d70:	4770      	bx	lr
	...

08009d74 <_sbrk>:
 8009d74:	4b04      	ldr	r3, [pc, #16]	; (8009d88 <_sbrk+0x14>)
 8009d76:	4602      	mov	r2, r0
 8009d78:	6819      	ldr	r1, [r3, #0]
 8009d7a:	b909      	cbnz	r1, 8009d80 <_sbrk+0xc>
 8009d7c:	4903      	ldr	r1, [pc, #12]	; (8009d8c <_sbrk+0x18>)
 8009d7e:	6019      	str	r1, [r3, #0]
 8009d80:	6818      	ldr	r0, [r3, #0]
 8009d82:	4402      	add	r2, r0
 8009d84:	601a      	str	r2, [r3, #0]
 8009d86:	4770      	bx	lr
 8009d88:	20000e34 	.word	0x20000e34
 8009d8c:	20004b40 	.word	0x20004b40

08009d90 <_init>:
 8009d90:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009d92:	bf00      	nop
 8009d94:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8009d96:	bc08      	pop	{r3}
 8009d98:	469e      	mov	lr, r3
 8009d9a:	4770      	bx	lr

08009d9c <_fini>:
 8009d9c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009d9e:	bf00      	nop
 8009da0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8009da2:	bc08      	pop	{r3}
 8009da4:	469e      	mov	lr, r3
 8009da6:	4770      	bx	lr
