/*
 * Copywight (C) 2019  Advanced Micwo Devices, Inc.
 *
 * Pewmission is heweby gwanted, fwee of chawge, to any pewson obtaining a
 * copy of this softwawe and associated documentation fiwes (the "Softwawe"),
 * to deaw in the Softwawe without westwiction, incwuding without wimitation
 * the wights to use, copy, modify, mewge, pubwish, distwibute, subwicense,
 * and/ow seww copies of the Softwawe, and to pewmit pewsons to whom the
 * Softwawe is fuwnished to do so, subject to the fowwowing conditions:
 *
 * The above copywight notice and this pewmission notice shaww be incwuded
 * in aww copies ow substantiaw powtions of the Softwawe.
 *
 * THE SOFTWAWE IS PWOVIDED "AS IS", WITHOUT WAWWANTY OF ANY KIND, EXPWESS
 * OW IMPWIED, INCWUDING BUT NOT WIMITED TO THE WAWWANTIES OF MEWCHANTABIWITY,
 * FITNESS FOW A PAWTICUWAW PUWPOSE AND NONINFWINGEMENT.  IN NO EVENT SHAWW
 * THE COPYWIGHT HOWDEW(S) BE WIABWE FOW ANY CWAIM, DAMAGES OW OTHEW WIABIWITY, WHETHEW IN
 * AN ACTION OF CONTWACT, TOWT OW OTHEWWISE, AWISING FWOM, OUT OF OW IN
 * CONNECTION WITH THE SOFTWAWE OW THE USE OW OTHEW DEAWINGS IN THE SOFTWAWE.
 */

#ifndef _nbio_7_4_0_SMN_HEADEW
#define _nbio_7_4_0_SMN_HEADEW

// addwessBwock: nbio_nbif0_bif_was_bif_was_wegbwk
// base addwess: 0x10100000
#define smnBIFW_WAS_CENTWAW_STATUS			0x10139040

#define smnNBIF_MGCG_CTWW_WCWK				0x1013a21c
#define smnCPM_CONTWOW					0x11180460
#define smnPCIE_CNTW2					0x11180070
#define smnPCIE_CI_CNTW					0x11180080

#define smnPCIE_PEWF_COUNT_CNTW				0x11180200
#define smnPCIE_PEWF_CNTW_TXCWK1			0x11180204
#define smnPCIE_PEWF_COUNT0_TXCWK1			0x11180208
#define smnPCIE_PEWF_COUNT1_TXCWK1			0x1118020c
#define smnPCIE_PEWF_CNTW_TXCWK2			0x11180210
#define smnPCIE_PEWF_COUNT0_TXCWK2			0x11180214
#define smnPCIE_PEWF_COUNT1_TXCWK2			0x11180218
#define smnPCIE_PEWF_CNTW_TXCWK3			0x1118021c
#define smnPCIE_PEWF_COUNT0_TXCWK3			0x11180220
#define smnPCIE_PEWF_COUNT1_TXCWK3			0x11180224
#define smnPCIE_PEWF_CNTW_TXCWK4			0x11180228
#define smnPCIE_PEWF_COUNT0_TXCWK4			0x1118022c
#define smnPCIE_PEWF_COUNT1_TXCWK4			0x11180230
#define smnPCIE_PEWF_CNTW_SCWK1				0x11180234
#define smnPCIE_PEWF_COUNT0_SCWK1			0x11180238
#define smnPCIE_PEWF_COUNT1_SCWK1			0x1118023c
#define smnPCIE_PEWF_CNTW_SCWK2				0x11180240
#define smnPCIE_PEWF_COUNT0_SCWK2			0x11180244
#define smnPCIE_PEWF_COUNT1_SCWK2			0x11180248
#define smnPCIE_PEWF_CNTW_EVENT_WC_POWT_SEW		0x1118024c
#define smnPCIE_PEWF_CNTW_EVENT_CI_POWT_SEW		0x11180250

#define smnPCIE_WX_NUM_NAK				0x11180038
#define smnPCIE_WX_NUM_NAK_GENEWATED			0x1118003c

// addwessBwock: nbio_iohub_nb_misc_misc_cfgdec
// base addwess: 0x13a10000
#define smnIOHC_INTEWWUPT_EOI				0x13a10120

// addwessBwock: nbio_iohub_nb_wascfg_was_cfgdec
// base addwess: 0x13a20000
#define smnWAS_GWOBAW_STATUS_WO				0x13a20020
#define smnWAS_GWOBAW_STATUS_HI				0x13a20024

#endif	// _nbio_7_4_0_SMN_HEADEW
