# SPIM_Example01_DMA
# 2020-08-23 18:30:59Z

# IO_0@[IOP=(1)][IoId=(0)] is reserved: SWDDebugEnabled
dont_use_io iocell 1 0
# IO_1@[IOP=(1)][IoId=(1)] is reserved: SWDDebugEnabled
dont_use_io iocell 1 1
# IO_3@[IOP=(1)][IoId=(3)] is reserved: SWDDebugEnabled
dont_use_io iocell 1 3
set_location "ClockBlock" clockblockcell -1 -1 0
set_io "\LCD:LCDPort(0)\" iocell 2 0
set_io "\LCD:LCDPort(1)\" iocell 2 1
set_io "\LCD:LCDPort(2)\" iocell 2 2
set_io "\LCD:LCDPort(3)\" iocell 2 3
set_io "\LCD:LCDPort(4)\" iocell 2 4
set_io "\LCD:LCDPort(5)\" iocell 2 5
set_io "\LCD:LCDPort(6)\" iocell 2 6
set_io "ss(0)" iocell 0 3
set_io "sclk(0)" iocell 0 2
set_io "mosi(0)" iocell 0 1
set_io "miso(0)" iocell 0 0
set_location "\SPIM:BSPIM:load_rx_data\" 3 5 0 1
set_location "\SPIM:BSPIM:tx_status_0\" 2 4 0 3
set_location "\SPIM:BSPIM:tx_status_4\" 3 4 0 3
set_location "\SPIM:BSPIM:rx_status_6\" 3 4 0 2
set_location "DMA_RX" drqcell -1 -1 0
set_location "\SPIM:BSPIM:BitCounter\" 3 5 7
set_location "\SPIM:BSPIM:TxStsReg\" 2 4 4
set_location "\SPIM:BSPIM:RxStsReg\" 3 4 4
set_location "\SPIM:BSPIM:sR8:Dp:u0\" 3 5 2
set_location "DMA_TX" drqcell -1 -1 1
set_location "Net_15" 3 5 1 1
set_location "Net_30" 3 5 0 0
set_location "\SPIM:BSPIM:state_2\" 3 4 1 1
set_location "\SPIM:BSPIM:state_1\" 3 4 1 0
set_location "\SPIM:BSPIM:state_0\" 2 4 0 0
set_location "\SPIM:BSPIM:load_cond\" 3 4 0 0
set_location "\SPIM:BSPIM:ld_ident\" 3 4 1 2
set_location "\SPIM:BSPIM:cnt_enable\" 3 5 1 0
set_location "Net_31" 3 4 0 1
