Classic Timing Analyzer report for yiweiqi
Mon Mar 25 19:02:34 2019
Quartus II Version 8.1 Build 163 10/28/2008 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Analyzer Settings
  4. tpd
  5. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2008 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+-----------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                               ;
+------------------------------+-------+---------------+-------------+------+----+------------+----------+--------------+
; Type                         ; Slack ; Required Time ; Actual Time ; From ; To ; From Clock ; To Clock ; Failed Paths ;
+------------------------------+-------+---------------+-------------+------+----+------------+----------+--------------+
; Worst-case tpd               ; N/A   ; None          ; 15.250 ns   ; A1   ; Y1 ; --         ; --       ; 0            ;
; Total number of failed paths ;       ;               ;             ;      ;    ;            ;          ; 0            ;
+------------------------------+-------+---------------+-------------+------+----+------------+----------+--------------+


+--------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                                           ;
+---------------------------------------------------------------------+--------------------+------+----+-------------+
; Option                                                              ; Setting            ; From ; To ; Entity Name ;
+---------------------------------------------------------------------+--------------------+------+----+-------------+
; Device Name                                                         ; EP2C8Q208C8        ;      ;    ;             ;
; Timing Models                                                       ; Final              ;      ;    ;             ;
; Default hold multicycle                                             ; Same as Multicycle ;      ;    ;             ;
; Cut paths between unrelated clock domains                           ; On                 ;      ;    ;             ;
; Cut off read during write signal paths                              ; On                 ;      ;    ;             ;
; Cut off feedback from I/O pins                                      ; On                 ;      ;    ;             ;
; Report Combined Fast/Slow Timing                                    ; Off                ;      ;    ;             ;
; Ignore Clock Settings                                               ; Off                ;      ;    ;             ;
; Analyze latches as synchronous elements                             ; On                 ;      ;    ;             ;
; Enable Recovery/Removal analysis                                    ; Off                ;      ;    ;             ;
; Enable Clock Latency                                                ; Off                ;      ;    ;             ;
; Use TimeQuest Timing Analyzer                                       ; Off                ;      ;    ;             ;
; Minimum Core Junction Temperature                                   ; 0                  ;      ;    ;             ;
; Maximum Core Junction Temperature                                   ; 85                 ;      ;    ;             ;
; Number of source nodes to report per destination node               ; 10                 ;      ;    ;             ;
; Number of destination nodes to report                               ; 10                 ;      ;    ;             ;
; Number of paths to report                                           ; 200                ;      ;    ;             ;
; Report Minimum Timing Checks                                        ; Off                ;      ;    ;             ;
; Use Fast Timing Models                                              ; Off                ;      ;    ;             ;
; Report IO Paths Separately                                          ; Off                ;      ;    ;             ;
; Perform Multicorner Analysis                                        ; On                 ;      ;    ;             ;
; Reports the worst-case path for each clock domain and analysis      ; Off                ;      ;    ;             ;
; Removes common clock path pessimism (CCPP) during slack computation ; Off                ;      ;    ;             ;
; Output I/O Timing Endpoint                                          ; Near End           ;      ;    ;             ;
+---------------------------------------------------------------------+--------------------+------+----+-------------+


+---------------------------------------------------------+
; tpd                                                     ;
+-------+-------------------+-----------------+------+----+
; Slack ; Required P2P Time ; Actual P2P Time ; From ; To ;
+-------+-------------------+-----------------+------+----+
; N/A   ; None              ; 15.250 ns       ; A1   ; Y1 ;
; N/A   ; None              ; 14.970 ns       ; A1   ; Y2 ;
; N/A   ; None              ; 14.859 ns       ; A0   ; Y1 ;
; N/A   ; None              ; 14.825 ns       ; A3   ; Y4 ;
; N/A   ; None              ; 14.818 ns       ; A5   ; Y5 ;
; N/A   ; None              ; 14.775 ns       ; A4   ; Y4 ;
; N/A   ; None              ; 14.739 ns       ; A3   ; Y3 ;
; N/A   ; None              ; 14.676 ns       ; A2   ; Y3 ;
; N/A   ; None              ; 14.643 ns       ; A4   ; Y5 ;
; N/A   ; None              ; 14.622 ns       ; A2   ; Y2 ;
; N/A   ; None              ; 14.575 ns       ; A7   ; Y7 ;
; N/A   ; None              ; 14.539 ns       ; LM   ; Y4 ;
; N/A   ; None              ; 14.467 ns       ; A5   ; Y6 ;
; N/A   ; None              ; 14.451 ns       ; LM   ; Y3 ;
; N/A   ; None              ; 14.405 ns       ; LM   ; Y0 ;
; N/A   ; None              ; 14.401 ns       ; LM   ; Y5 ;
; N/A   ; None              ; 14.397 ns       ; LM   ; Y2 ;
; N/A   ; None              ; 14.300 ns       ; A1   ; Y0 ;
; N/A   ; None              ; 14.292 ns       ; A0   ; Y0 ;
; N/A   ; None              ; 14.231 ns       ; DM   ; Y1 ;
; N/A   ; None              ; 14.225 ns       ; A6   ; Y6 ;
; N/A   ; None              ; 14.220 ns       ; A6   ; Y7 ;
; N/A   ; None              ; 14.184 ns       ; LM   ; Y1 ;
; N/A   ; None              ; 14.149 ns       ; A5   ; Y4 ;
; N/A   ; None              ; 14.086 ns       ; DM   ; Y4 ;
; N/A   ; None              ; 14.057 ns       ; LM   ; Y7 ;
; N/A   ; None              ; 14.055 ns       ; LM   ; Y6 ;
; N/A   ; None              ; 14.001 ns       ; DM   ; Y3 ;
; N/A   ; None              ; 13.963 ns       ; DM   ; Y5 ;
; N/A   ; None              ; 13.949 ns       ; DM   ; Y2 ;
; N/A   ; None              ; 13.915 ns       ; A2   ; Y1 ;
; N/A   ; None              ; 13.913 ns       ; GND  ; Y0 ;
; N/A   ; None              ; 13.703 ns       ; A3   ; Y2 ;
; N/A   ; None              ; 13.642 ns       ; A4   ; Y3 ;
; N/A   ; None              ; 13.619 ns       ; DM   ; Y7 ;
; N/A   ; None              ; 13.611 ns       ; DM   ; Y6 ;
; N/A   ; None              ; 13.588 ns       ; A6   ; Y5 ;
; N/A   ; None              ; 13.546 ns       ; DM   ; Y0 ;
; N/A   ; None              ; 13.121 ns       ; A7   ; Y6 ;
; N/A   ; None              ; 13.040 ns       ; RM   ; Y2 ;
; N/A   ; None              ; 13.009 ns       ; RM   ; Y1 ;
; N/A   ; None              ; 12.809 ns       ; RM   ; Y4 ;
; N/A   ; None              ; 12.740 ns       ; RM   ; Y5 ;
; N/A   ; None              ; 12.738 ns       ; RM   ; Y0 ;
; N/A   ; None              ; 12.718 ns       ; RM   ; Y3 ;
; N/A   ; None              ; 12.511 ns       ; GND  ; Y7 ;
; N/A   ; None              ; 12.342 ns       ; RM   ; Y6 ;
; N/A   ; None              ; 12.320 ns       ; RM   ; Y7 ;
+-------+-------------------+-----------------+------+----+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II Classic Timing Analyzer
    Info: Version 8.1 Build 163 10/28/2008 SJ Web Edition
    Info: Processing started: Mon Mar 25 19:02:34 2019
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off yiweiqi -c yiweiqi --timing_analysis_only
Info: Longest tpd from source pin "A1" to destination pin "Y1" is 15.250 ns
    Info: 1: + IC(0.000 ns) + CELL(0.984 ns) = 0.984 ns; Loc. = PIN_80; Fanout = 3; PIN Node = 'A1'
    Info: 2: + IC(7.098 ns) + CELL(0.370 ns) = 8.452 ns; Loc. = LCCOMB_X14_Y3_N0; Fanout = 1; COMB Node = 'Selector_3:inst8|inst8~6'
    Info: 3: + IC(0.359 ns) + CELL(0.624 ns) = 9.435 ns; Loc. = LCCOMB_X14_Y3_N10; Fanout = 1; COMB Node = 'Selector_3:inst8|inst8'
    Info: 4: + IC(2.719 ns) + CELL(3.096 ns) = 15.250 ns; Loc. = PIN_35; Fanout = 0; PIN Node = 'Y1'
    Info: Total cell delay = 5.074 ns ( 33.27 % )
    Info: Total interconnect delay = 10.176 ns ( 66.73 % )
Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 0 warnings
    Info: Peak virtual memory: 199 megabytes
    Info: Processing ended: Mon Mar 25 19:02:34 2019
    Info: Elapsed time: 00:00:00
    Info: Total CPU time (on all processors): 00:00:00


