git clone --depth 1 --no-tags https://github.com/jakefreeman/AD7476A_fpga_intf.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/398730345
git clone --depth 1 --no-tags https://github.com/zieglershai/space_invaders.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/402078635
git clone --depth 1 --no-tags https://github.com/ArsicAntonijo/procesor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/397337737
git clone --depth 1 --no-tags https://github.com/bmegyesi/swegram-v2.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/438652006
git clone --depth 1 --no-tags https://github.com/DivyeshMakwana12599/SystemVerilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/399373855
git clone --depth 1 --no-tags https://github.com/egeroglu/BilkentCS223Project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/400215084
git clone --depth 1 --no-tags https://github.com/linh97abc/uC-OS.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/402678109
git clone --depth 1 --no-tags https://github.com/TapiwaFaith/EEE3096S-.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/398570480
git clone --depth 1 --no-tags https://github.com/waynarbocangel/cse141LProcessor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/397895346
git clone --depth 1 --no-tags https://github.com/sltm-14/MIPS.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/397454384
git clone --depth 1 --no-tags https://github.com/raja-aadhithan/UVM.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/403065315
git clone --depth 1 --no-tags https://github.com/kallmi28/1CPU_Tester.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/411320411
git clone --depth 1 --no-tags https://github.com/zumahun/ARMV4S.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/411587176
git clone --depth 1 --no-tags https://github.com/GCET231/fpga_labs_21_1.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/409757165
git clone --depth 1 --no-tags https://github.com/Liuxingyan-verify/TEST.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/409813124
git clone --depth 1 --no-tags https://github.com/Celtyee/ECE385.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/409420537
git clone --depth 1 --no-tags https://github.com/za1nrkhan/riscv-core.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/409345276
git clone --depth 1 --no-tags https://github.com/jtalbert123/AXIS-I2C-Bridge.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/405706055
git clone --depth 1 --no-tags https://github.com/kanungoramakrishna/branch_predictors.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/405746471
git clone --depth 1 --no-tags https://github.com/marwanibrahim546/AES_MONITOR.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/404819223
git clone --depth 1 --no-tags https://github.com/snowtothemax/ece554_miniproject.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/404862943
git clone --depth 1 --no-tags https://github.com/dwiti9494/Verilog_SystemVerilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/407967449
git clone --depth 1 --no-tags https://github.com/hopnets/vertigo_scheduler_fpga_implementation.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/408203815
git clone --depth 1 --no-tags https://github.com/BerthaBrenesB/Taller-de-Dise-oDigital.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/396186129
git clone --depth 1 --no-tags https://github.com/lampn0/riscv_pipeline.github.io.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/400735827
git clone --depth 1 --no-tags https://github.com/fmodesto/nand2tetris_fpga.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/417971503
git clone --depth 1 --no-tags https://github.com/ptapa1/VDIC_ptapa.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/417839117
git clone --depth 1 --no-tags https://github.com/valmyr/Solutions-HDLBits-Verilog-Practice.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/419121571
git clone --depth 1 --no-tags https://github.com/ruofan-he/redpitaya_fpga.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/415559091
git clone --depth 1 --no-tags https://github.com/lukhanyoVena808/prac6_final_destination_vnxluk001_kzwvuy001.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/423158247
git clone --depth 1 --no-tags https://github.com/shpegun60/open_std_fpga.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/423203760
git clone --depth 1 --no-tags https://github.com/PrajaktaPsu/PrajaktaPsu.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/426476564
git clone --depth 1 --no-tags https://github.com/testeous-co/mpsis_2021.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/433393109
git clone --depth 1 --no-tags https://github.com/Shr3yash/VerilogHDL.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/431349456
git clone --depth 1 --no-tags https://github.com/nextDesignd/fpga-programming.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/432760765
git clone --depth 1 --no-tags https://github.com/Quantumlyy/fpga-learning.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/439472321
git clone --depth 1 --no-tags https://github.com/MoisesPerez2305/LAB4_calvar_mperz.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/439727115
git clone --depth 1 --no-tags https://github.com/prajwalp98/bubblesort.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/425408099
git clone --depth 1 --no-tags https://github.com/Josem9718/aFIFO_Verification_Alba_Castro-Miguel_Benavides.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/436820793
git clone --depth 1 --no-tags https://github.com/stultusverus/SystemVerilog-Practices.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/432951425
git clone --depth 1 --no-tags https://github.com/tem-str/Lab1_nov2021.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/433079089
git clone --depth 1 --no-tags https://github.com/asinghani/ice40-wearable.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/441028770
git clone --depth 1 --no-tags https://github.com/danigarzon268/risc-v-arch.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/428072758
git clone --depth 1 --no-tags https://github.com/knyuchen/fir_accelerator.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/430861288
git clone --depth 1 --no-tags https://github.com/kbotteon/fpga.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/438863605
git clone --depth 1 --no-tags https://github.com/kleberfsobrinho/loac.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/417603294
git clone --depth 1 --no-tags https://github.com/JoashCWK/fir-filter.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/418127436
git clone --depth 1 --no-tags https://github.com/Verdvana/AXI_Lite_FIFO.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/416745712
git clone --depth 1 --no-tags https://github.com/tyee2/ta_ece551project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/418212034
git clone --depth 1 --no-tags https://github.com/Lim-Calculus/System-Verilog-Testbench.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/409106596
git clone --depth 1 --no-tags https://github.com/phuong27102000/NTRU_HRSS_KEM_SV.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/410319713
git clone --depth 1 --no-tags https://github.com/ducall/FixAmul_8_redix16.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/423408548
git clone --depth 1 --no-tags https://github.com/sumanth102/design_compiler.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/419006499
git clone --depth 1 --no-tags https://github.com/joaniwan/VDIC-2021.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/419050456
git clone --depth 1 --no-tags https://github.com/jschj/ice40-graphics.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/419889934
git clone --depth 1 --no-tags https://github.com/Waxpple/open_hardware_repo.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/406274081
git clone --depth 1 --no-tags https://github.com/thequantizer/fpga_quickstart_pynq_z1.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/405885560
git clone --depth 1 --no-tags https://github.com/Dvorak17/ece554_miniproject.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/404874190
git clone --depth 1 --no-tags https://github.com/akseltorgerson/ECE554-MP2-TPU-MAC.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/406517417
git clone --depth 1 --no-tags https://github.com/NisaMercan/single-cycle-processor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/415368478
git clone --depth 1 --no-tags https://github.com/CWerberger/viterbi.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/414132757
git clone --depth 1 --no-tags https://github.com/jyoshnalakshmi/JYO.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/421335103
git clone --depth 1 --no-tags https://github.com/TheNikitaD/test.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/421865106
git clone --depth 1 --no-tags https://github.com/oz-ben-zaken/arbiter.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/421969923
git clone --depth 1 --no-tags https://github.com/zchen665/ece554_miniproject.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/404868589
git clone --depth 1 --no-tags https://github.com/vtkhatri/hamming_code.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/420179860
git clone --depth 1 --no-tags https://github.com/zedianzhang/Simple-9-bit-Processor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/398485474
git clone --depth 1 --no-tags https://github.com/MrWonder323/8bit_Counter-UVM.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/397582167
git clone --depth 1 --no-tags https://github.com/lalfredoaa/Morse_Code_FPGA.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/401934375
git clone --depth 1 --no-tags https://github.com/NawafSwe/verilog-full-adder.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/439706342
git clone --depth 1 --no-tags https://github.com/wzf2000/MazeDigitalDesign.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/439850060
git clone --depth 1 --no-tags https://github.com/786ammar/Barrel-Shifter.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/426479746
git clone --depth 1 --no-tags https://github.com/myreliavilla/1-bit-ALU-to-4-bit-ALU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/430461411
git clone --depth 1 --no-tags https://github.com/chrisl212/mips.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/435092270
git clone --depth 1 --no-tags https://github.com/Arima9/Task3_FIFO_Veri.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/435269785
git clone --depth 1 --no-tags https://github.com/riser44/ECE751_Embedded_Computing_Systems.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/441605381
git clone --depth 1 --no-tags https://github.com/Evgeny17387/DigitalSystems.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/432181935
git clone --depth 1 --no-tags https://github.com/tim433/Logic-Design.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/432759796
git clone --depth 1 --no-tags https://github.com/miezekatzendompteur/pong.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/427367620
git clone --depth 1 --no-tags https://github.com/tomsmolin/Digital_Systems_and_Computer_Structure_Course.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/423986597
git clone --depth 1 --no-tags https://github.com/butter9scotch/SoC-MNIST.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/432278198
git clone --depth 1 --no-tags https://github.com/gnosthas/CVA6-Contest.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/433054612
git clone --depth 1 --no-tags https://github.com/esromneb/ovp-ip.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/428480303
git clone --depth 1 --no-tags https://github.com/luiseduardo8899/SVMiniParser.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/414339831
git clone --depth 1 --no-tags https://github.com/miguel100398/UART.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/413635740
git clone --depth 1 --no-tags https://github.com/ee19m047/systemVerilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/414619238
git clone --depth 1 --no-tags https://github.com/eAlmonte21/clase_verificacion.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/426436609
git clone --depth 1 --no-tags https://github.com/alextkoch/385-Final-Project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/428818060
git clone --depth 1 --no-tags https://github.com/jwadehyun/SystemVerilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/395497518
git clone --depth 1 --no-tags https://github.com/Skanda-Prasad/BareBones.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/417420317
git clone --depth 1 --no-tags https://github.com/MukulTomar1/avip_p1.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/417461979
git clone --depth 1 --no-tags https://github.com/HasnaaMahmoud/Asic.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/411767905
git clone --depth 1 --no-tags https://github.com/efebeydogan01/CS223.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/413097830
git clone --depth 1 --no-tags https://github.com/YosysHQ-Docs/Blog-Async-Load-FFs.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/414673639
git clone --depth 1 --no-tags https://github.com/wengmaochi/FPGA_Random_Num_Generator.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/414282576
git clone --depth 1 --no-tags https://github.com/rooged/611-Labs.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/416897151
git clone --depth 1 --no-tags https://github.com/tslotboom/cme435-prelab_2.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/411342580
git clone --depth 1 --no-tags https://github.com/funnybr0ther/LELEC2531-Labs.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/409721306
git clone --depth 1 --no-tags https://github.com/jintaos2/sword4.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/411733959
