// Seed: 3842786387
module module_0 (
    input wor id_0,
    input tri0 id_1,
    input wand id_2,
    output wire id_3,
    output supply0 id_4
);
  wire id_6;
  wire  id_7  ,  id_8  ,  id_9  ,  id_10  ,  id_11  ,  id_12  ,  id_13  ,  id_14  ,  id_15  ,  id_16  ,  id_17  ,  id_18  ,  id_19  ,  id_20  ,  id_21  ,  id_22  ,  id_23  ,  id_24  ,  id_25  ;
  wire id_26;
endmodule
module module_1 (
    input supply0 id_0,
    input wor id_1,
    input wire id_2,
    output logic id_3,
    input supply0 id_4,
    input wor id_5,
    input tri0 id_6,
    input supply1 id_7
);
  initial id_3 = #1 1;
  nor (id_3, id_0, id_7, id_10, id_6, id_2);
  tri id_9 = 1;
  assign id_9 = 1;
  supply1 id_10 = {id_7{id_9 == id_5}};
  module_0(
      id_10, id_5, id_4, id_10, id_10
  );
endmodule
