

================================================================
== Vitis HLS Report for 'top_Pipeline_VITIS_LOOP_30_5_VITIS_LOOP_33_6_VITIS_LOOP_36_7'
================================================================
* Date:           Tue Feb 25 14:23:53 2025

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        SDA
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplusHBM
* Target device:  xcvu35p_CIV-fsvh2892-3-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.300 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max    |  min |  max |   Type  |
    +---------+---------+-----------+-----------+------+------+---------+
    |     1035|     1035|  10.350 us|  10.350 us|  1035|  1035|       no|
    +---------+---------+-----------+-----------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |                     Loop Name                     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_30_5_VITIS_LOOP_33_6_VITIS_LOOP_36_7  |     1033|     1033|        11|          1|          1|  1024|       yes|
        +---------------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+--------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT  | URAM|
+---------------------+---------+------+---------+--------+-----+
|DSP                  |        -|     -|        -|       -|    -|
|Expression           |        -|     -|        0|     685|    -|
|FIFO                 |        -|     -|        -|       -|    -|
|Instance             |        -|     3|        0|      20|    -|
|Memory               |        -|     -|        -|       -|    -|
|Multiplexer          |        -|     -|        -|      99|    -|
|Register             |        -|     -|      485|      32|    -|
+---------------------+---------+------+---------+--------+-----+
|Total                |        0|     3|      485|     836|    0|
+---------------------+---------+------+---------+--------+-----+
|Available SLR        |     1344|  2976|   871680|  435840|  320|
+---------------------+---------+------+---------+--------+-----+
|Utilization SLR (%)  |        0|    ~0|       ~0|      ~0|    0|
+---------------------+---------+------+---------+--------+-----+
|Available            |     2688|  5952|  1743360|  871680|  640|
+---------------------+---------+------+---------+--------+-----+
|Utilization (%)      |        0|    ~0|       ~0|      ~0|    0|
+---------------------+---------+------+---------+--------+-----+

+ Detail: 
    * Instance: 
    +------------------------+---------------------+---------+----+---+----+-----+
    |        Instance        |        Module       | BRAM_18K| DSP| FF| LUT| URAM|
    +------------------------+---------------------+---------+----+---+----+-----+
    |mul_28ns_32s_32_1_1_U1  |mul_28ns_32s_32_1_1  |        0|   3|  0|  20|    0|
    +------------------------+---------------------+---------+----+---+----+-----+
    |Total                   |                     |        0|   3|  0|  20|    0|
    +------------------------+---------------------+---------+----+---+----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +------------------------------------+----------+----+---+----+------------+------------+
    |            Variable Name           | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +------------------------------------+----------+----+---+----+------------+------------+
    |add_ln30_1_fu_194_p2                |         +|   0|  0|  95|          88|           1|
    |add_ln30_fu_203_p2                  |         +|   0|  0|  35|          28|           1|
    |add_ln33_fu_304_p2                  |         +|   0|  0|  67|          60|           1|
    |add_ln36_fu_284_p2                  |         +|   0|  0|  39|          32|           1|
    |empty_42_fu_269_p2                  |         +|   0|  0|  71|          64|          64|
    |ap_block_state11_pp0_stage0_iter10  |       and|   0|  0|   2|           1|           1|
    |ap_block_state12_pp0_stage0_iter11  |       and|   0|  0|   2|           1|           1|
    |ap_block_state3_io                  |       and|   0|  0|   2|           1|           1|
    |icmp_ln30_fu_189_p2                 |      icmp|   0|  0|  95|          88|          88|
    |icmp_ln33_fu_209_p2                 |      icmp|   0|  0|  67|          60|          60|
    |icmp_ln36_1_fu_225_p2               |      icmp|   0|  0|  39|          32|          32|
    |icmp_ln36_fu_220_p2                 |      icmp|   0|  0|  39|          32|           1|
    |ap_block_pp0_stage0_01001           |        or|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage0_11001           |        or|   0|  0|   2|           1|           1|
    |or_ln30_fu_214_p2                   |        or|   0|  0|   2|           1|           1|
    |or_ln33_fu_246_p2                   |        or|   0|  0|   2|           1|           1|
    |or_ln36_fu_290_p2                   |        or|   0|  0|   2|           1|           1|
    |select_ln30_1_fu_238_p3             |    select|   0|  0|  28|           1|          28|
    |select_ln30_fu_230_p3               |    select|   0|  0|   2|           1|           1|
    |select_ln33_fu_310_p3               |    select|   0|  0|  58|           1|           1|
    |select_ln36_fu_296_p3               |    select|   0|  0|  32|           1|           1|
    |ap_enable_pp0                       |       xor|   0|  0|   2|           1|           2|
    +------------------------------------+----------+----+---+----+------------+------------+
    |Total                               |          |   0|  0| 685|         497|         290|
    +------------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +---------------------------------------+----+-----------+-----+-----------+
    |                  Name                 | LUT| Input Size| Bits| Total Bits|
    +---------------------------------------+----+-----------+-----+-----------+
    |A_BUS_blk_n_AR                         |   9|          2|    1|          2|
    |A_BUS_blk_n_R                          |   9|          2|    1|          2|
    |ap_done_int                            |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1                |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter2                |   9|          2|    1|          2|
    |ap_phi_mux_first_iter_2_phi_fu_148_p4  |   9|          2|    1|          2|
    |indvar_flatten40_fu_90                 |   9|          2|   60|        120|
    |indvar_flatten53_fu_98                 |   9|          2|   88|        176|
    |mm_a_blk_n                             |   9|          2|    1|          2|
    |n_fu_86                                |   9|          2|   32|         64|
    |r_fu_94                                |   9|          2|   28|         56|
    +---------------------------------------+----+-----------+-----+-----------+
    |Total                                  |  99|         22|  215|        430|
    +---------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------------+-----+----+-----+-----------+
    |                Name               |  FF | LUT| Bits| Const Bits|
    +-----------------------------------+-----+----+-----+-----------+
    |A_BUS_addr_read_reg_418            |  128|   0|  128|          0|
    |ap_CS_fsm                          |    1|   0|    1|          0|
    |ap_done_reg                        |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1            |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter10           |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter11           |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2            |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3            |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4            |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5            |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter6            |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter7            |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter8            |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter9            |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter10_reg  |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter2_reg   |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter3_reg   |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter4_reg   |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter5_reg   |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter6_reg   |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter7_reg   |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter8_reg   |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter9_reg   |    1|   0|    1|          0|
    |first_iter_2_reg_144               |    1|   0|    1|          0|
    |icmp_ln30_reg_399                  |    1|   0|    1|          0|
    |indvar_flatten40_fu_90             |   60|   0|   60|          0|
    |indvar_flatten53_fu_98             |   88|   0|   88|          0|
    |n_fu_86                            |   32|   0|   32|          0|
    |or_ln33_reg_403                    |    1|   0|    1|          0|
    |r_fu_94                            |   28|   0|   28|          0|
    |trunc_ln3_reg_407                  |   60|   0|   60|          0|
    |icmp_ln30_reg_399                  |   64|  32|    1|          0|
    +-----------------------------------+-----+----+-----+-----------+
    |Total                              |  485|  32|  422|          0|
    +-----------------------------------+-----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------------+-----+-----+------------+--------------------------------------------------------------+--------------+
|       RTL Ports      | Dir | Bits|  Protocol  |                         Source Object                        |    C Type    |
+----------------------+-----+-----+------------+--------------------------------------------------------------+--------------+
|ap_clk                |   in|    1|  ap_ctrl_hs|  top_Pipeline_VITIS_LOOP_30_5_VITIS_LOOP_33_6_VITIS_LOOP_36_7|  return value|
|ap_rst                |   in|    1|  ap_ctrl_hs|  top_Pipeline_VITIS_LOOP_30_5_VITIS_LOOP_33_6_VITIS_LOOP_36_7|  return value|
|ap_start              |   in|    1|  ap_ctrl_hs|  top_Pipeline_VITIS_LOOP_30_5_VITIS_LOOP_33_6_VITIS_LOOP_36_7|  return value|
|ap_done               |  out|    1|  ap_ctrl_hs|  top_Pipeline_VITIS_LOOP_30_5_VITIS_LOOP_33_6_VITIS_LOOP_36_7|  return value|
|ap_idle               |  out|    1|  ap_ctrl_hs|  top_Pipeline_VITIS_LOOP_30_5_VITIS_LOOP_33_6_VITIS_LOOP_36_7|  return value|
|ap_ready              |  out|    1|  ap_ctrl_hs|  top_Pipeline_VITIS_LOOP_30_5_VITIS_LOOP_33_6_VITIS_LOOP_36_7|  return value|
|m_axi_A_BUS_AWVALID   |  out|    1|       m_axi|                                                         A_BUS|       pointer|
|m_axi_A_BUS_AWREADY   |   in|    1|       m_axi|                                                         A_BUS|       pointer|
|m_axi_A_BUS_AWADDR    |  out|   64|       m_axi|                                                         A_BUS|       pointer|
|m_axi_A_BUS_AWID      |  out|    1|       m_axi|                                                         A_BUS|       pointer|
|m_axi_A_BUS_AWLEN     |  out|   32|       m_axi|                                                         A_BUS|       pointer|
|m_axi_A_BUS_AWSIZE    |  out|    3|       m_axi|                                                         A_BUS|       pointer|
|m_axi_A_BUS_AWBURST   |  out|    2|       m_axi|                                                         A_BUS|       pointer|
|m_axi_A_BUS_AWLOCK    |  out|    2|       m_axi|                                                         A_BUS|       pointer|
|m_axi_A_BUS_AWCACHE   |  out|    4|       m_axi|                                                         A_BUS|       pointer|
|m_axi_A_BUS_AWPROT    |  out|    3|       m_axi|                                                         A_BUS|       pointer|
|m_axi_A_BUS_AWQOS     |  out|    4|       m_axi|                                                         A_BUS|       pointer|
|m_axi_A_BUS_AWREGION  |  out|    4|       m_axi|                                                         A_BUS|       pointer|
|m_axi_A_BUS_AWUSER    |  out|    1|       m_axi|                                                         A_BUS|       pointer|
|m_axi_A_BUS_WVALID    |  out|    1|       m_axi|                                                         A_BUS|       pointer|
|m_axi_A_BUS_WREADY    |   in|    1|       m_axi|                                                         A_BUS|       pointer|
|m_axi_A_BUS_WDATA     |  out|  128|       m_axi|                                                         A_BUS|       pointer|
|m_axi_A_BUS_WSTRB     |  out|   16|       m_axi|                                                         A_BUS|       pointer|
|m_axi_A_BUS_WLAST     |  out|    1|       m_axi|                                                         A_BUS|       pointer|
|m_axi_A_BUS_WID       |  out|    1|       m_axi|                                                         A_BUS|       pointer|
|m_axi_A_BUS_WUSER     |  out|    1|       m_axi|                                                         A_BUS|       pointer|
|m_axi_A_BUS_ARVALID   |  out|    1|       m_axi|                                                         A_BUS|       pointer|
|m_axi_A_BUS_ARREADY   |   in|    1|       m_axi|                                                         A_BUS|       pointer|
|m_axi_A_BUS_ARADDR    |  out|   64|       m_axi|                                                         A_BUS|       pointer|
|m_axi_A_BUS_ARID      |  out|    1|       m_axi|                                                         A_BUS|       pointer|
|m_axi_A_BUS_ARLEN     |  out|   32|       m_axi|                                                         A_BUS|       pointer|
|m_axi_A_BUS_ARSIZE    |  out|    3|       m_axi|                                                         A_BUS|       pointer|
|m_axi_A_BUS_ARBURST   |  out|    2|       m_axi|                                                         A_BUS|       pointer|
|m_axi_A_BUS_ARLOCK    |  out|    2|       m_axi|                                                         A_BUS|       pointer|
|m_axi_A_BUS_ARCACHE   |  out|    4|       m_axi|                                                         A_BUS|       pointer|
|m_axi_A_BUS_ARPROT    |  out|    3|       m_axi|                                                         A_BUS|       pointer|
|m_axi_A_BUS_ARQOS     |  out|    4|       m_axi|                                                         A_BUS|       pointer|
|m_axi_A_BUS_ARREGION  |  out|    4|       m_axi|                                                         A_BUS|       pointer|
|m_axi_A_BUS_ARUSER    |  out|    1|       m_axi|                                                         A_BUS|       pointer|
|m_axi_A_BUS_RVALID    |   in|    1|       m_axi|                                                         A_BUS|       pointer|
|m_axi_A_BUS_RREADY    |  out|    1|       m_axi|                                                         A_BUS|       pointer|
|m_axi_A_BUS_RDATA     |   in|  128|       m_axi|                                                         A_BUS|       pointer|
|m_axi_A_BUS_RLAST     |   in|    1|       m_axi|                                                         A_BUS|       pointer|
|m_axi_A_BUS_RID       |   in|    1|       m_axi|                                                         A_BUS|       pointer|
|m_axi_A_BUS_RFIFONUM  |   in|    9|       m_axi|                                                         A_BUS|       pointer|
|m_axi_A_BUS_RUSER     |   in|    1|       m_axi|                                                         A_BUS|       pointer|
|m_axi_A_BUS_RRESP     |   in|    2|       m_axi|                                                         A_BUS|       pointer|
|m_axi_A_BUS_BVALID    |   in|    1|       m_axi|                                                         A_BUS|       pointer|
|m_axi_A_BUS_BREADY    |  out|    1|       m_axi|                                                         A_BUS|       pointer|
|m_axi_A_BUS_BRESP     |   in|    2|       m_axi|                                                         A_BUS|       pointer|
|m_axi_A_BUS_BID       |   in|    1|       m_axi|                                                         A_BUS|       pointer|
|m_axi_A_BUS_BUSER     |   in|    1|       m_axi|                                                         A_BUS|       pointer|
|mm_a_din              |  out|  128|     ap_fifo|                                                          mm_a|       pointer|
|mm_a_full_n           |   in|    1|     ap_fifo|                                                          mm_a|       pointer|
|mm_a_write            |  out|    1|     ap_fifo|                                                          mm_a|       pointer|
|mul_ln32_3            |   in|   88|     ap_none|                                                    mul_ln32_3|        scalar|
|N                     |   in|   32|     ap_none|                                                             N|        scalar|
|mul_ln32_2            |   in|   60|     ap_none|                                                    mul_ln32_2|        scalar|
|Conv_MM_A             |   in|   64|     ap_none|                                                     Conv_MM_A|        scalar|
+----------------------+-----+-----+------------+--------------------------------------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 12


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 12
* Pipeline : 1
  Pipeline-0 : II = 1, D = 12, States = { 1 2 3 4 5 6 7 8 9 10 11 12 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.36>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%n = alloca i32 1" [tools.cpp:36->top.cpp:42]   --->   Operation 14 'alloca' 'n' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%indvar_flatten40 = alloca i32 1"   --->   Operation 15 'alloca' 'indvar_flatten40' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%r = alloca i32 1" [tools.cpp:30->top.cpp:42]   --->   Operation 16 'alloca' 'r' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%indvar_flatten53 = alloca i32 1"   --->   Operation 17 'alloca' 'indvar_flatten53' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %mm_a, void @empty_21, i32 0, i32 0, void @empty_12, i32 0, i32 0, void @empty_12, void @empty_12, void @empty_12, i32 0, i32 0, i32 0, i32 0, void @empty_12, void @empty_12, i32 4294967295, i32 0"   --->   Operation 18 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %A_BUS, void @empty_20, i32 0, i32 0, void @empty_12, i32 0, i32 5000, void @empty_11, void @empty_10, void @empty_12, i32 16, i32 16, i32 16, i32 16, void @empty_12, void @empty_12, i32 4294967295, i32 0"   --->   Operation 19 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%Conv_MM_A_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %Conv_MM_A"   --->   Operation 20 'read' 'Conv_MM_A_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%mul_ln32_2_read = read i60 @_ssdm_op_Read.ap_auto.i60, i60 %mul_ln32_2"   --->   Operation 21 'read' 'mul_ln32_2_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%N_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %N"   --->   Operation 22 'read' 'N_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%mul_ln32_3_read = read i88 @_ssdm_op_Read.ap_auto.i88, i88 %mul_ln32_3"   --->   Operation 23 'read' 'mul_ln32_3_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.36ns)   --->   "%store_ln0 = store i88 0, i88 %indvar_flatten53"   --->   Operation 24 'store' 'store_ln0' <Predicate = true> <Delay = 0.36>
ST_1 : Operation 25 [1/1] (0.36ns)   --->   "%store_ln30 = store i28 0, i28 %r" [tools.cpp:30->top.cpp:42]   --->   Operation 25 'store' 'store_ln30' <Predicate = true> <Delay = 0.36>
ST_1 : Operation 26 [1/1] (0.36ns)   --->   "%store_ln0 = store i60 0, i60 %indvar_flatten40"   --->   Operation 26 'store' 'store_ln0' <Predicate = true> <Delay = 0.36>
ST_1 : Operation 27 [1/1] (0.36ns)   --->   "%store_ln36 = store i32 0, i32 %n" [tools.cpp:36->top.cpp:42]   --->   Operation 27 'store' 'store_ln36' <Predicate = true> <Delay = 0.36>
ST_1 : Operation 28 [1/1] (0.36ns)   --->   "%br_ln0 = br void %for.inc49.i"   --->   Operation 28 'br' 'br_ln0' <Predicate = true> <Delay = 0.36>

State 2 <SV = 1> <Delay = 4.93>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "%first_iter_2 = phi i1 1, void %newFuncRoot, i1 0, void %for.inc49.i.split"   --->   Operation 29 'phi' 'first_iter_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "%n_2 = load i32 %n" [tools.cpp:36->top.cpp:42]   --->   Operation 30 'load' 'n_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "%indvar_flatten40_load = load i60 %indvar_flatten40" [tools.cpp:33->top.cpp:42]   --->   Operation 31 'load' 'indvar_flatten40_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 32 [1/1] (0.00ns)   --->   "%indvar_flatten53_load = load i88 %indvar_flatten53" [tools.cpp:30->top.cpp:42]   --->   Operation 32 'load' 'indvar_flatten53_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 33 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i128 %A_BUS"   --->   Operation 33 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 34 [1/1] (1.09ns)   --->   "%icmp_ln30 = icmp_eq  i88 %indvar_flatten53_load, i88 %mul_ln32_3_read" [tools.cpp:30->top.cpp:42]   --->   Operation 34 'icmp' 'icmp_ln30' <Predicate = true> <Delay = 1.09> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.09> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 35 [1/1] (1.09ns)   --->   "%add_ln30_1 = add i88 %indvar_flatten53_load, i88 1" [tools.cpp:30->top.cpp:42]   --->   Operation 35 'add' 'add_ln30_1' <Predicate = true> <Delay = 1.09> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.09> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 36 [1/1] (0.00ns)   --->   "%br_ln30 = br i1 %icmp_ln30, void %for.inc55.i.loopexit, void %_Z20ConvertInputToStreamP7ap_uintILi128EERN3hls6streamIS0_Li0EEES5_bjjjj.exit.loopexit.exitStub" [tools.cpp:30->top.cpp:42]   --->   Operation 36 'br' 'br_ln30' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 37 [1/1] (0.00ns)   --->   "%r_load = load i28 %r" [tools.cpp:30->top.cpp:42]   --->   Operation 37 'load' 'r_load' <Predicate = (!icmp_ln30)> <Delay = 0.00>
ST_2 : Operation 38 [1/1] (0.77ns)   --->   "%add_ln30 = add i28 %r_load, i28 1" [tools.cpp:30->top.cpp:42]   --->   Operation 38 'add' 'add_ln30' <Predicate = (!icmp_ln30)> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 39 [1/1] (0.94ns)   --->   "%icmp_ln33 = icmp_eq  i60 %indvar_flatten40_load, i60 %mul_ln32_2_read" [tools.cpp:33->top.cpp:42]   --->   Operation 39 'icmp' 'icmp_ln33' <Predicate = (!icmp_ln30)> <Delay = 0.94> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 40 [1/1] (0.00ns) (grouped into LUT with out node or_ln33)   --->   "%or_ln30 = or i1 %icmp_ln33, i1 %first_iter_2" [tools.cpp:30->top.cpp:42]   --->   Operation 40 'or' 'or_ln30' <Predicate = (!icmp_ln30)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.11> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 41 [1/1] (0.79ns)   --->   "%icmp_ln36 = icmp_eq  i32 %N_read, i32 0" [tools.cpp:36->top.cpp:42]   --->   Operation 41 'icmp' 'icmp_ln36' <Predicate = (!icmp_ln30)> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 42 [1/1] (0.79ns)   --->   "%icmp_ln36_1 = icmp_eq  i32 %n_2, i32 %N_read" [tools.cpp:36->top.cpp:42]   --->   Operation 42 'icmp' 'icmp_ln36_1' <Predicate = (!icmp_ln30)> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 43 [1/1] (0.25ns)   --->   "%select_ln30 = select i1 %icmp_ln33, i1 %icmp_ln36, i1 %icmp_ln36_1" [tools.cpp:30->top.cpp:42]   --->   Operation 43 'select' 'select_ln30' <Predicate = (!icmp_ln30)> <Delay = 0.25> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.25> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 44 [1/1] (0.30ns)   --->   "%select_ln30_1 = select i1 %icmp_ln33, i28 %add_ln30, i28 %r_load" [tools.cpp:30->top.cpp:42]   --->   Operation 44 'select' 'select_ln30_1' <Predicate = (!icmp_ln30)> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 45 [1/1] (0.11ns) (out node of the LUT)   --->   "%or_ln33 = or i1 %select_ln30, i1 %or_ln30" [tools.cpp:33->top.cpp:42]   --->   Operation 45 'or' 'or_ln33' <Predicate = (!icmp_ln30)> <Delay = 0.11> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.11> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 46 [1/1] (0.00ns)   --->   "%r_cast = zext i28 %select_ln30_1" [tools.cpp:30->top.cpp:42]   --->   Operation 46 'zext' 'r_cast' <Predicate = (!icmp_ln30)> <Delay = 0.00>
ST_2 : Operation 47 [1/1] (2.73ns)   --->   "%empty_41 = mul i32 %r_cast, i32 %N_read" [tools.cpp:30->top.cpp:42]   --->   Operation 47 'mul' 'empty_41' <Predicate = (!icmp_ln30)> <Delay = 2.73> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.73> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 48 [1/1] (0.00ns)   --->   "%tmp_s = bitconcatenate i36 @_ssdm_op_BitConcatenate.i36.i32.i4, i32 %empty_41, i4 0" [tools.cpp:30->top.cpp:42]   --->   Operation 48 'bitconcatenate' 'tmp_s' <Predicate = (!icmp_ln30)> <Delay = 0.00>
ST_2 : Operation 49 [1/1] (0.00ns)   --->   "%p_cast14 = zext i36 %tmp_s" [tools.cpp:30->top.cpp:42]   --->   Operation 49 'zext' 'p_cast14' <Predicate = (!icmp_ln30)> <Delay = 0.00>
ST_2 : Operation 50 [1/1] (0.96ns)   --->   "%empty_42 = add i64 %p_cast14, i64 %Conv_MM_A_read" [tools.cpp:30->top.cpp:42]   --->   Operation 50 'add' 'empty_42' <Predicate = (!icmp_ln30)> <Delay = 0.96> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 51 [1/1] (0.00ns)   --->   "%trunc_ln3 = partselect i60 @_ssdm_op_PartSelect.i60.i64.i32.i32, i64 %empty_42, i32 4, i32 63" [tools.cpp:36->top.cpp:42]   --->   Operation 51 'partselect' 'trunc_ln3' <Predicate = (!icmp_ln30)> <Delay = 0.00>
ST_2 : Operation 52 [1/1] (0.00ns)   --->   "%br_ln36 = br i1 %or_ln33, void %for.inc49.i.split, void %new.body.VITIS_LOOP_36_7.i" [tools.cpp:36->top.cpp:42]   --->   Operation 52 'br' 'br_ln36' <Predicate = (!icmp_ln30)> <Delay = 0.00>
ST_2 : Operation 53 [1/1] (0.79ns)   --->   "%add_ln36 = add i32 %n_2, i32 1" [tools.cpp:36->top.cpp:42]   --->   Operation 53 'add' 'add_ln36' <Predicate = (!icmp_ln30)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 54 [1/1] (0.00ns) (grouped into LUT with out node select_ln36)   --->   "%or_ln36 = or i1 %select_ln30, i1 %icmp_ln33" [tools.cpp:36->top.cpp:42]   --->   Operation 54 'or' 'or_ln36' <Predicate = (!icmp_ln30)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.11> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 55 [1/1] (0.21ns) (out node of the LUT)   --->   "%select_ln36 = select i1 %or_ln36, i32 1, i32 %add_ln36" [tools.cpp:36->top.cpp:42]   --->   Operation 55 'select' 'select_ln36' <Predicate = (!icmp_ln30)> <Delay = 0.21> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 56 [1/1] (0.94ns)   --->   "%add_ln33 = add i60 %indvar_flatten40_load, i60 1" [tools.cpp:33->top.cpp:42]   --->   Operation 56 'add' 'add_ln33' <Predicate = (!icmp_ln30)> <Delay = 0.94> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 57 [1/1] (0.27ns)   --->   "%select_ln33 = select i1 %icmp_ln33, i60 1, i60 %add_ln33" [tools.cpp:33->top.cpp:42]   --->   Operation 57 'select' 'select_ln33' <Predicate = (!icmp_ln30)> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 58 [1/1] (0.36ns)   --->   "%store_ln30 = store i88 %add_ln30_1, i88 %indvar_flatten53" [tools.cpp:30->top.cpp:42]   --->   Operation 58 'store' 'store_ln30' <Predicate = (!icmp_ln30)> <Delay = 0.36>
ST_2 : Operation 59 [1/1] (0.36ns)   --->   "%store_ln30 = store i28 %select_ln30_1, i28 %r" [tools.cpp:30->top.cpp:42]   --->   Operation 59 'store' 'store_ln30' <Predicate = (!icmp_ln30)> <Delay = 0.36>
ST_2 : Operation 60 [1/1] (0.36ns)   --->   "%store_ln33 = store i60 %select_ln33, i60 %indvar_flatten40" [tools.cpp:33->top.cpp:42]   --->   Operation 60 'store' 'store_ln33' <Predicate = (!icmp_ln30)> <Delay = 0.36>
ST_2 : Operation 61 [1/1] (0.36ns)   --->   "%store_ln36 = store i32 %select_ln36, i32 %n" [tools.cpp:36->top.cpp:42]   --->   Operation 61 'store' 'store_ln36' <Predicate = (!icmp_ln30)> <Delay = 0.36>
ST_2 : Operation 62 [1/1] (0.00ns)   --->   "%br_ln36 = br void %for.inc49.i" [tools.cpp:36->top.cpp:42]   --->   Operation 62 'br' 'br_ln36' <Predicate = (!icmp_ln30)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 7.30>
ST_3 : Operation 63 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_30_5_VITIS_LOOP_33_6_VITIS_LOOP_36_7_str"   --->   Operation 63 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 64 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 1024, i64 1024, i64 1024"   --->   Operation 64 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 65 [1/1] (0.00ns)   --->   "%sext_ln36 = sext i60 %trunc_ln3" [tools.cpp:36->top.cpp:42]   --->   Operation 65 'sext' 'sext_ln36' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 66 [1/1] (0.00ns)   --->   "%A_BUS_addr = getelementptr i128 %A_BUS, i64 %sext_ln36" [tools.cpp:36->top.cpp:42]   --->   Operation 66 'getelementptr' 'A_BUS_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 67 [8/8] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i128, i64 %A_BUS_addr, i32 %N_read" [tools.cpp:36->top.cpp:42]   --->   Operation 67 'readreq' 'empty' <Predicate = (or_ln33)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 4 <SV = 3> <Delay = 7.30>
ST_4 : Operation 68 [7/8] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i128, i64 %A_BUS_addr, i32 %N_read" [tools.cpp:36->top.cpp:42]   --->   Operation 68 'readreq' 'empty' <Predicate = (or_ln33)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 5 <SV = 4> <Delay = 7.30>
ST_5 : Operation 69 [6/8] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i128, i64 %A_BUS_addr, i32 %N_read" [tools.cpp:36->top.cpp:42]   --->   Operation 69 'readreq' 'empty' <Predicate = (or_ln33)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 6 <SV = 5> <Delay = 7.30>
ST_6 : Operation 70 [5/8] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i128, i64 %A_BUS_addr, i32 %N_read" [tools.cpp:36->top.cpp:42]   --->   Operation 70 'readreq' 'empty' <Predicate = (or_ln33)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 7 <SV = 6> <Delay = 7.30>
ST_7 : Operation 71 [4/8] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i128, i64 %A_BUS_addr, i32 %N_read" [tools.cpp:36->top.cpp:42]   --->   Operation 71 'readreq' 'empty' <Predicate = (or_ln33)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 8 <SV = 7> <Delay = 7.30>
ST_8 : Operation 72 [3/8] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i128, i64 %A_BUS_addr, i32 %N_read" [tools.cpp:36->top.cpp:42]   --->   Operation 72 'readreq' 'empty' <Predicate = (or_ln33)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 9 <SV = 8> <Delay = 7.30>
ST_9 : Operation 73 [2/8] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i128, i64 %A_BUS_addr, i32 %N_read" [tools.cpp:36->top.cpp:42]   --->   Operation 73 'readreq' 'empty' <Predicate = (or_ln33)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 10 <SV = 9> <Delay = 7.30>
ST_10 : Operation 74 [1/8] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i128, i64 %A_BUS_addr, i32 %N_read" [tools.cpp:36->top.cpp:42]   --->   Operation 74 'readreq' 'empty' <Predicate = (or_ln33)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_10 : Operation 75 [1/1] (0.00ns)   --->   "%br_ln36 = br void %for.inc49.i.split" [tools.cpp:36->top.cpp:42]   --->   Operation 75 'br' 'br_ln36' <Predicate = (or_ln33)> <Delay = 0.00>

State 11 <SV = 10> <Delay = 7.30>
ST_11 : Operation 76 [1/1] (7.30ns)   --->   "%A_BUS_addr_read = read i128 @_ssdm_op_Read.m_axi.p1i128, i64 %A_BUS_addr" [tools.cpp:40->top.cpp:42]   --->   Operation 76 'read' 'A_BUS_addr_read' <Predicate = (!icmp_ln30)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_11 : Operation 79 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 79 'ret' 'ret_ln0' <Predicate = (icmp_ln30)> <Delay = 0.00>

State 12 <SV = 11> <Delay = 1.46>
ST_12 : Operation 77 [1/1] (0.00ns)   --->   "%specpipeline_ln38 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_12" [tools.cpp:38->top.cpp:42]   --->   Operation 77 'specpipeline' 'specpipeline_ln38' <Predicate = (!icmp_ln30)> <Delay = 0.00>
ST_12 : Operation 78 [1/1] (1.46ns)   --->   "%write_ln41 = write void @_ssdm_op_Write.ap_fifo.volatile.i128P0A, i128 %mm_a, i128 %A_BUS_addr_read" [tools.cpp:41->top.cpp:42]   --->   Operation 78 'write' 'write_ln41' <Predicate = (!icmp_ln30)> <Delay = 1.46> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.46> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 128> <Depth = 128> <FIFO>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ A_BUS]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ mul_ln32_3]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ mm_a]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ N]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ mul_ln32_2]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ Conv_MM_A]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
n                     (alloca           ) [ 0110000000000]
indvar_flatten40      (alloca           ) [ 0110000000000]
r                     (alloca           ) [ 0110000000000]
indvar_flatten53      (alloca           ) [ 0110000000000]
specinterface_ln0     (specinterface    ) [ 0000000000000]
specinterface_ln0     (specinterface    ) [ 0000000000000]
Conv_MM_A_read        (read             ) [ 0110000000000]
mul_ln32_2_read       (read             ) [ 0110000000000]
N_read                (read             ) [ 0111111111100]
mul_ln32_3_read       (read             ) [ 0110000000000]
store_ln0             (store            ) [ 0000000000000]
store_ln30            (store            ) [ 0000000000000]
store_ln0             (store            ) [ 0000000000000]
store_ln36            (store            ) [ 0000000000000]
br_ln0                (br               ) [ 0110000000000]
first_iter_2          (phi              ) [ 0110000000000]
n_2                   (load             ) [ 0000000000000]
indvar_flatten40_load (load             ) [ 0000000000000]
indvar_flatten53_load (load             ) [ 0000000000000]
specbitsmap_ln0       (specbitsmap      ) [ 0000000000000]
icmp_ln30             (icmp             ) [ 0111111111111]
add_ln30_1            (add              ) [ 0000000000000]
br_ln30               (br               ) [ 0000000000000]
r_load                (load             ) [ 0000000000000]
add_ln30              (add              ) [ 0000000000000]
icmp_ln33             (icmp             ) [ 0000000000000]
or_ln30               (or               ) [ 0000000000000]
icmp_ln36             (icmp             ) [ 0000000000000]
icmp_ln36_1           (icmp             ) [ 0000000000000]
select_ln30           (select           ) [ 0000000000000]
select_ln30_1         (select           ) [ 0000000000000]
or_ln33               (or               ) [ 0101111111100]
r_cast                (zext             ) [ 0000000000000]
empty_41              (mul              ) [ 0000000000000]
tmp_s                 (bitconcatenate   ) [ 0000000000000]
p_cast14              (zext             ) [ 0000000000000]
empty_42              (add              ) [ 0000000000000]
trunc_ln3             (partselect       ) [ 0101000000000]
br_ln36               (br               ) [ 0000000000000]
add_ln36              (add              ) [ 0000000000000]
or_ln36               (or               ) [ 0000000000000]
select_ln36           (select           ) [ 0000000000000]
add_ln33              (add              ) [ 0000000000000]
select_ln33           (select           ) [ 0000000000000]
store_ln30            (store            ) [ 0000000000000]
store_ln30            (store            ) [ 0000000000000]
store_ln33            (store            ) [ 0000000000000]
store_ln36            (store            ) [ 0000000000000]
br_ln36               (br               ) [ 0110000000000]
specloopname_ln0      (specloopname     ) [ 0000000000000]
speclooptripcount_ln0 (speclooptripcount) [ 0000000000000]
sext_ln36             (sext             ) [ 0000000000000]
A_BUS_addr            (getelementptr    ) [ 0100111111110]
empty                 (readreq          ) [ 0000000000000]
br_ln36               (br               ) [ 0000000000000]
A_BUS_addr_read       (read             ) [ 0100000000001]
specpipeline_ln38     (specpipeline     ) [ 0000000000000]
write_ln41            (write            ) [ 0000000000000]
ret_ln0               (ret              ) [ 0000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="A_BUS">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="A_BUS"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="mul_ln32_3">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="mul_ln32_3"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="mm_a">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="mm_a"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="N">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="N"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="mul_ln32_2">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="mul_ln32_2"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="Conv_MM_A">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Conv_MM_A"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_21"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_12"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_20"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_11"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_10"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i64"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i60"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i32"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i88"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i36.i32.i4"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i60.i64.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="VITIS_LOOP_30_5_VITIS_LOOP_33_6_VITIS_LOOP_36_7_str"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_ReadReq.m_axi.p1i128"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.m_axi.p1i128"/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.volatile.i128P0A"/></StgValue>
</bind>
</comp>

<comp id="86" class="1004" name="n_fu_86">
<pin_list>
<pin id="87" dir="0" index="0" bw="1" slack="0"/>
<pin id="88" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="n/1 "/>
</bind>
</comp>

<comp id="90" class="1004" name="indvar_flatten40_fu_90">
<pin_list>
<pin id="91" dir="0" index="0" bw="1" slack="0"/>
<pin id="92" dir="1" index="1" bw="60" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="indvar_flatten40/1 "/>
</bind>
</comp>

<comp id="94" class="1004" name="r_fu_94">
<pin_list>
<pin id="95" dir="0" index="0" bw="1" slack="0"/>
<pin id="96" dir="1" index="1" bw="28" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="r/1 "/>
</bind>
</comp>

<comp id="98" class="1004" name="indvar_flatten53_fu_98">
<pin_list>
<pin id="99" dir="0" index="0" bw="1" slack="0"/>
<pin id="100" dir="1" index="1" bw="88" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="indvar_flatten53/1 "/>
</bind>
</comp>

<comp id="102" class="1004" name="Conv_MM_A_read_read_fu_102">
<pin_list>
<pin id="103" dir="0" index="0" bw="64" slack="0"/>
<pin id="104" dir="0" index="1" bw="64" slack="0"/>
<pin id="105" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="Conv_MM_A_read/1 "/>
</bind>
</comp>

<comp id="108" class="1004" name="mul_ln32_2_read_read_fu_108">
<pin_list>
<pin id="109" dir="0" index="0" bw="60" slack="0"/>
<pin id="110" dir="0" index="1" bw="60" slack="0"/>
<pin id="111" dir="1" index="2" bw="60" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="mul_ln32_2_read/1 "/>
</bind>
</comp>

<comp id="114" class="1004" name="N_read_read_fu_114">
<pin_list>
<pin id="115" dir="0" index="0" bw="32" slack="0"/>
<pin id="116" dir="0" index="1" bw="32" slack="0"/>
<pin id="117" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="N_read/1 "/>
</bind>
</comp>

<comp id="120" class="1004" name="mul_ln32_3_read_read_fu_120">
<pin_list>
<pin id="121" dir="0" index="0" bw="88" slack="0"/>
<pin id="122" dir="0" index="1" bw="88" slack="0"/>
<pin id="123" dir="1" index="2" bw="88" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="mul_ln32_3_read/1 "/>
</bind>
</comp>

<comp id="126" class="1004" name="grp_readreq_fu_126">
<pin_list>
<pin id="127" dir="0" index="0" bw="1" slack="0"/>
<pin id="128" dir="0" index="1" bw="128" slack="0"/>
<pin id="129" dir="0" index="2" bw="32" slack="2"/>
<pin id="130" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="readreq(1154) " fcode="readreq"/>
<opset="empty/3 "/>
</bind>
</comp>

<comp id="132" class="1004" name="A_BUS_addr_read_read_fu_132">
<pin_list>
<pin id="133" dir="0" index="0" bw="128" slack="0"/>
<pin id="134" dir="0" index="1" bw="128" slack="8"/>
<pin id="135" dir="1" index="2" bw="128" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="A_BUS_addr_read/11 "/>
</bind>
</comp>

<comp id="137" class="1004" name="write_ln41_write_fu_137">
<pin_list>
<pin id="138" dir="0" index="0" bw="0" slack="0"/>
<pin id="139" dir="0" index="1" bw="128" slack="0"/>
<pin id="140" dir="0" index="2" bw="128" slack="1"/>
<pin id="141" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln41/12 "/>
</bind>
</comp>

<comp id="144" class="1005" name="first_iter_2_reg_144">
<pin_list>
<pin id="145" dir="0" index="0" bw="1" slack="1"/>
<pin id="146" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="first_iter_2 (phireg) "/>
</bind>
</comp>

<comp id="148" class="1004" name="first_iter_2_phi_fu_148">
<pin_list>
<pin id="149" dir="0" index="0" bw="1" slack="1"/>
<pin id="150" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="151" dir="0" index="2" bw="1" slack="0"/>
<pin id="152" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="153" dir="1" index="4" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="first_iter_2/2 "/>
</bind>
</comp>

<comp id="156" class="1004" name="empty_41_fu_156">
<pin_list>
<pin id="157" dir="0" index="0" bw="28" slack="0"/>
<pin id="158" dir="0" index="1" bw="32" slack="1"/>
<pin id="159" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="empty_41/2 "/>
</bind>
</comp>

<comp id="160" class="1004" name="store_ln0_store_fu_160">
<pin_list>
<pin id="161" dir="0" index="0" bw="1" slack="0"/>
<pin id="162" dir="0" index="1" bw="88" slack="0"/>
<pin id="163" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="165" class="1004" name="store_ln30_store_fu_165">
<pin_list>
<pin id="166" dir="0" index="0" bw="1" slack="0"/>
<pin id="167" dir="0" index="1" bw="28" slack="0"/>
<pin id="168" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln30/1 "/>
</bind>
</comp>

<comp id="170" class="1004" name="store_ln0_store_fu_170">
<pin_list>
<pin id="171" dir="0" index="0" bw="1" slack="0"/>
<pin id="172" dir="0" index="1" bw="60" slack="0"/>
<pin id="173" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="175" class="1004" name="store_ln36_store_fu_175">
<pin_list>
<pin id="176" dir="0" index="0" bw="1" slack="0"/>
<pin id="177" dir="0" index="1" bw="32" slack="0"/>
<pin id="178" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln36/1 "/>
</bind>
</comp>

<comp id="180" class="1004" name="n_2_load_fu_180">
<pin_list>
<pin id="181" dir="0" index="0" bw="32" slack="1"/>
<pin id="182" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="n_2/2 "/>
</bind>
</comp>

<comp id="183" class="1004" name="indvar_flatten40_load_load_fu_183">
<pin_list>
<pin id="184" dir="0" index="0" bw="60" slack="1"/>
<pin id="185" dir="1" index="1" bw="60" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="indvar_flatten40_load/2 "/>
</bind>
</comp>

<comp id="186" class="1004" name="indvar_flatten53_load_load_fu_186">
<pin_list>
<pin id="187" dir="0" index="0" bw="88" slack="1"/>
<pin id="188" dir="1" index="1" bw="88" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="indvar_flatten53_load/2 "/>
</bind>
</comp>

<comp id="189" class="1004" name="icmp_ln30_fu_189">
<pin_list>
<pin id="190" dir="0" index="0" bw="88" slack="0"/>
<pin id="191" dir="0" index="1" bw="88" slack="1"/>
<pin id="192" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln30/2 "/>
</bind>
</comp>

<comp id="194" class="1004" name="add_ln30_1_fu_194">
<pin_list>
<pin id="195" dir="0" index="0" bw="88" slack="0"/>
<pin id="196" dir="0" index="1" bw="1" slack="0"/>
<pin id="197" dir="1" index="2" bw="88" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln30_1/2 "/>
</bind>
</comp>

<comp id="200" class="1004" name="r_load_load_fu_200">
<pin_list>
<pin id="201" dir="0" index="0" bw="28" slack="1"/>
<pin id="202" dir="1" index="1" bw="28" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="r_load/2 "/>
</bind>
</comp>

<comp id="203" class="1004" name="add_ln30_fu_203">
<pin_list>
<pin id="204" dir="0" index="0" bw="28" slack="0"/>
<pin id="205" dir="0" index="1" bw="1" slack="0"/>
<pin id="206" dir="1" index="2" bw="28" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln30/2 "/>
</bind>
</comp>

<comp id="209" class="1004" name="icmp_ln33_fu_209">
<pin_list>
<pin id="210" dir="0" index="0" bw="60" slack="0"/>
<pin id="211" dir="0" index="1" bw="60" slack="1"/>
<pin id="212" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln33/2 "/>
</bind>
</comp>

<comp id="214" class="1004" name="or_ln30_fu_214">
<pin_list>
<pin id="215" dir="0" index="0" bw="1" slack="0"/>
<pin id="216" dir="0" index="1" bw="1" slack="0"/>
<pin id="217" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln30/2 "/>
</bind>
</comp>

<comp id="220" class="1004" name="icmp_ln36_fu_220">
<pin_list>
<pin id="221" dir="0" index="0" bw="32" slack="1"/>
<pin id="222" dir="0" index="1" bw="32" slack="0"/>
<pin id="223" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln36/2 "/>
</bind>
</comp>

<comp id="225" class="1004" name="icmp_ln36_1_fu_225">
<pin_list>
<pin id="226" dir="0" index="0" bw="32" slack="0"/>
<pin id="227" dir="0" index="1" bw="32" slack="1"/>
<pin id="228" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln36_1/2 "/>
</bind>
</comp>

<comp id="230" class="1004" name="select_ln30_fu_230">
<pin_list>
<pin id="231" dir="0" index="0" bw="1" slack="0"/>
<pin id="232" dir="0" index="1" bw="1" slack="0"/>
<pin id="233" dir="0" index="2" bw="1" slack="0"/>
<pin id="234" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln30/2 "/>
</bind>
</comp>

<comp id="238" class="1004" name="select_ln30_1_fu_238">
<pin_list>
<pin id="239" dir="0" index="0" bw="1" slack="0"/>
<pin id="240" dir="0" index="1" bw="28" slack="0"/>
<pin id="241" dir="0" index="2" bw="28" slack="0"/>
<pin id="242" dir="1" index="3" bw="28" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln30_1/2 "/>
</bind>
</comp>

<comp id="246" class="1004" name="or_ln33_fu_246">
<pin_list>
<pin id="247" dir="0" index="0" bw="1" slack="0"/>
<pin id="248" dir="0" index="1" bw="1" slack="0"/>
<pin id="249" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln33/2 "/>
</bind>
</comp>

<comp id="252" class="1004" name="r_cast_fu_252">
<pin_list>
<pin id="253" dir="0" index="0" bw="28" slack="0"/>
<pin id="254" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="r_cast/2 "/>
</bind>
</comp>

<comp id="257" class="1004" name="tmp_s_fu_257">
<pin_list>
<pin id="258" dir="0" index="0" bw="36" slack="0"/>
<pin id="259" dir="0" index="1" bw="32" slack="0"/>
<pin id="260" dir="0" index="2" bw="1" slack="0"/>
<pin id="261" dir="1" index="3" bw="36" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_s/2 "/>
</bind>
</comp>

<comp id="265" class="1004" name="p_cast14_fu_265">
<pin_list>
<pin id="266" dir="0" index="0" bw="36" slack="0"/>
<pin id="267" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_cast14/2 "/>
</bind>
</comp>

<comp id="269" class="1004" name="empty_42_fu_269">
<pin_list>
<pin id="270" dir="0" index="0" bw="36" slack="0"/>
<pin id="271" dir="0" index="1" bw="64" slack="1"/>
<pin id="272" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="empty_42/2 "/>
</bind>
</comp>

<comp id="274" class="1004" name="trunc_ln3_fu_274">
<pin_list>
<pin id="275" dir="0" index="0" bw="60" slack="0"/>
<pin id="276" dir="0" index="1" bw="64" slack="0"/>
<pin id="277" dir="0" index="2" bw="4" slack="0"/>
<pin id="278" dir="0" index="3" bw="7" slack="0"/>
<pin id="279" dir="1" index="4" bw="60" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln3/2 "/>
</bind>
</comp>

<comp id="284" class="1004" name="add_ln36_fu_284">
<pin_list>
<pin id="285" dir="0" index="0" bw="32" slack="0"/>
<pin id="286" dir="0" index="1" bw="1" slack="0"/>
<pin id="287" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln36/2 "/>
</bind>
</comp>

<comp id="290" class="1004" name="or_ln36_fu_290">
<pin_list>
<pin id="291" dir="0" index="0" bw="1" slack="0"/>
<pin id="292" dir="0" index="1" bw="1" slack="0"/>
<pin id="293" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln36/2 "/>
</bind>
</comp>

<comp id="296" class="1004" name="select_ln36_fu_296">
<pin_list>
<pin id="297" dir="0" index="0" bw="1" slack="0"/>
<pin id="298" dir="0" index="1" bw="32" slack="0"/>
<pin id="299" dir="0" index="2" bw="32" slack="0"/>
<pin id="300" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln36/2 "/>
</bind>
</comp>

<comp id="304" class="1004" name="add_ln33_fu_304">
<pin_list>
<pin id="305" dir="0" index="0" bw="60" slack="0"/>
<pin id="306" dir="0" index="1" bw="1" slack="0"/>
<pin id="307" dir="1" index="2" bw="60" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln33/2 "/>
</bind>
</comp>

<comp id="310" class="1004" name="select_ln33_fu_310">
<pin_list>
<pin id="311" dir="0" index="0" bw="1" slack="0"/>
<pin id="312" dir="0" index="1" bw="60" slack="0"/>
<pin id="313" dir="0" index="2" bw="60" slack="0"/>
<pin id="314" dir="1" index="3" bw="60" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln33/2 "/>
</bind>
</comp>

<comp id="318" class="1004" name="store_ln30_store_fu_318">
<pin_list>
<pin id="319" dir="0" index="0" bw="88" slack="0"/>
<pin id="320" dir="0" index="1" bw="88" slack="1"/>
<pin id="321" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln30/2 "/>
</bind>
</comp>

<comp id="323" class="1004" name="store_ln30_store_fu_323">
<pin_list>
<pin id="324" dir="0" index="0" bw="28" slack="0"/>
<pin id="325" dir="0" index="1" bw="28" slack="1"/>
<pin id="326" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln30/2 "/>
</bind>
</comp>

<comp id="328" class="1004" name="store_ln33_store_fu_328">
<pin_list>
<pin id="329" dir="0" index="0" bw="60" slack="0"/>
<pin id="330" dir="0" index="1" bw="60" slack="1"/>
<pin id="331" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln33/2 "/>
</bind>
</comp>

<comp id="333" class="1004" name="store_ln36_store_fu_333">
<pin_list>
<pin id="334" dir="0" index="0" bw="32" slack="0"/>
<pin id="335" dir="0" index="1" bw="32" slack="1"/>
<pin id="336" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln36/2 "/>
</bind>
</comp>

<comp id="338" class="1004" name="sext_ln36_fu_338">
<pin_list>
<pin id="339" dir="0" index="0" bw="60" slack="1"/>
<pin id="340" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln36/3 "/>
</bind>
</comp>

<comp id="341" class="1004" name="A_BUS_addr_fu_341">
<pin_list>
<pin id="342" dir="0" index="0" bw="64" slack="0"/>
<pin id="343" dir="0" index="1" bw="64" slack="0"/>
<pin id="344" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="A_BUS_addr/3 "/>
</bind>
</comp>

<comp id="348" class="1005" name="n_reg_348">
<pin_list>
<pin id="349" dir="0" index="0" bw="32" slack="0"/>
<pin id="350" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="n "/>
</bind>
</comp>

<comp id="355" class="1005" name="indvar_flatten40_reg_355">
<pin_list>
<pin id="356" dir="0" index="0" bw="60" slack="0"/>
<pin id="357" dir="1" index="1" bw="60" slack="0"/>
</pin_list>
<bind>
<opset="indvar_flatten40 "/>
</bind>
</comp>

<comp id="362" class="1005" name="r_reg_362">
<pin_list>
<pin id="363" dir="0" index="0" bw="28" slack="0"/>
<pin id="364" dir="1" index="1" bw="28" slack="0"/>
</pin_list>
<bind>
<opset="r "/>
</bind>
</comp>

<comp id="369" class="1005" name="indvar_flatten53_reg_369">
<pin_list>
<pin id="370" dir="0" index="0" bw="88" slack="0"/>
<pin id="371" dir="1" index="1" bw="88" slack="0"/>
</pin_list>
<bind>
<opset="indvar_flatten53 "/>
</bind>
</comp>

<comp id="376" class="1005" name="Conv_MM_A_read_reg_376">
<pin_list>
<pin id="377" dir="0" index="0" bw="64" slack="1"/>
<pin id="378" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="Conv_MM_A_read "/>
</bind>
</comp>

<comp id="381" class="1005" name="mul_ln32_2_read_reg_381">
<pin_list>
<pin id="382" dir="0" index="0" bw="60" slack="1"/>
<pin id="383" dir="1" index="1" bw="60" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln32_2_read "/>
</bind>
</comp>

<comp id="386" class="1005" name="N_read_reg_386">
<pin_list>
<pin id="387" dir="0" index="0" bw="32" slack="1"/>
<pin id="388" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="N_read "/>
</bind>
</comp>

<comp id="394" class="1005" name="mul_ln32_3_read_reg_394">
<pin_list>
<pin id="395" dir="0" index="0" bw="88" slack="1"/>
<pin id="396" dir="1" index="1" bw="88" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln32_3_read "/>
</bind>
</comp>

<comp id="399" class="1005" name="icmp_ln30_reg_399">
<pin_list>
<pin id="400" dir="0" index="0" bw="1" slack="1"/>
<pin id="401" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln30 "/>
</bind>
</comp>

<comp id="403" class="1005" name="or_ln33_reg_403">
<pin_list>
<pin id="404" dir="0" index="0" bw="1" slack="1"/>
<pin id="405" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="or_ln33 "/>
</bind>
</comp>

<comp id="407" class="1005" name="trunc_ln3_reg_407">
<pin_list>
<pin id="408" dir="0" index="0" bw="60" slack="1"/>
<pin id="409" dir="1" index="1" bw="60" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln3 "/>
</bind>
</comp>

<comp id="412" class="1005" name="A_BUS_addr_reg_412">
<pin_list>
<pin id="413" dir="0" index="0" bw="128" slack="1"/>
<pin id="414" dir="1" index="1" bw="128" slack="1"/>
</pin_list>
<bind>
<opset="A_BUS_addr "/>
</bind>
</comp>

<comp id="418" class="1005" name="A_BUS_addr_read_reg_418">
<pin_list>
<pin id="419" dir="0" index="0" bw="128" slack="1"/>
<pin id="420" dir="1" index="1" bw="128" slack="1"/>
</pin_list>
<bind>
<opset="A_BUS_addr_read "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="89"><net_src comp="12" pin="0"/><net_sink comp="86" pin=0"/></net>

<net id="93"><net_src comp="12" pin="0"/><net_sink comp="90" pin=0"/></net>

<net id="97"><net_src comp="12" pin="0"/><net_sink comp="94" pin=0"/></net>

<net id="101"><net_src comp="12" pin="0"/><net_sink comp="98" pin=0"/></net>

<net id="106"><net_src comp="34" pin="0"/><net_sink comp="102" pin=0"/></net>

<net id="107"><net_src comp="10" pin="0"/><net_sink comp="102" pin=1"/></net>

<net id="112"><net_src comp="36" pin="0"/><net_sink comp="108" pin=0"/></net>

<net id="113"><net_src comp="8" pin="0"/><net_sink comp="108" pin=1"/></net>

<net id="118"><net_src comp="38" pin="0"/><net_sink comp="114" pin=0"/></net>

<net id="119"><net_src comp="6" pin="0"/><net_sink comp="114" pin=1"/></net>

<net id="124"><net_src comp="40" pin="0"/><net_sink comp="120" pin=0"/></net>

<net id="125"><net_src comp="2" pin="0"/><net_sink comp="120" pin=1"/></net>

<net id="131"><net_src comp="78" pin="0"/><net_sink comp="126" pin=0"/></net>

<net id="136"><net_src comp="80" pin="0"/><net_sink comp="132" pin=0"/></net>

<net id="142"><net_src comp="84" pin="0"/><net_sink comp="137" pin=0"/></net>

<net id="143"><net_src comp="4" pin="0"/><net_sink comp="137" pin=1"/></net>

<net id="147"><net_src comp="48" pin="0"/><net_sink comp="144" pin=0"/></net>

<net id="154"><net_src comp="144" pin="1"/><net_sink comp="148" pin=0"/></net>

<net id="155"><net_src comp="50" pin="0"/><net_sink comp="148" pin=2"/></net>

<net id="164"><net_src comp="42" pin="0"/><net_sink comp="160" pin=0"/></net>

<net id="169"><net_src comp="44" pin="0"/><net_sink comp="165" pin=0"/></net>

<net id="174"><net_src comp="46" pin="0"/><net_sink comp="170" pin=0"/></net>

<net id="179"><net_src comp="18" pin="0"/><net_sink comp="175" pin=0"/></net>

<net id="193"><net_src comp="186" pin="1"/><net_sink comp="189" pin=0"/></net>

<net id="198"><net_src comp="186" pin="1"/><net_sink comp="194" pin=0"/></net>

<net id="199"><net_src comp="54" pin="0"/><net_sink comp="194" pin=1"/></net>

<net id="207"><net_src comp="200" pin="1"/><net_sink comp="203" pin=0"/></net>

<net id="208"><net_src comp="56" pin="0"/><net_sink comp="203" pin=1"/></net>

<net id="213"><net_src comp="183" pin="1"/><net_sink comp="209" pin=0"/></net>

<net id="218"><net_src comp="209" pin="2"/><net_sink comp="214" pin=0"/></net>

<net id="219"><net_src comp="148" pin="4"/><net_sink comp="214" pin=1"/></net>

<net id="224"><net_src comp="18" pin="0"/><net_sink comp="220" pin=1"/></net>

<net id="229"><net_src comp="180" pin="1"/><net_sink comp="225" pin=0"/></net>

<net id="235"><net_src comp="209" pin="2"/><net_sink comp="230" pin=0"/></net>

<net id="236"><net_src comp="220" pin="2"/><net_sink comp="230" pin=1"/></net>

<net id="237"><net_src comp="225" pin="2"/><net_sink comp="230" pin=2"/></net>

<net id="243"><net_src comp="209" pin="2"/><net_sink comp="238" pin=0"/></net>

<net id="244"><net_src comp="203" pin="2"/><net_sink comp="238" pin=1"/></net>

<net id="245"><net_src comp="200" pin="1"/><net_sink comp="238" pin=2"/></net>

<net id="250"><net_src comp="230" pin="3"/><net_sink comp="246" pin=0"/></net>

<net id="251"><net_src comp="214" pin="2"/><net_sink comp="246" pin=1"/></net>

<net id="255"><net_src comp="238" pin="3"/><net_sink comp="252" pin=0"/></net>

<net id="256"><net_src comp="252" pin="1"/><net_sink comp="156" pin=0"/></net>

<net id="262"><net_src comp="58" pin="0"/><net_sink comp="257" pin=0"/></net>

<net id="263"><net_src comp="156" pin="2"/><net_sink comp="257" pin=1"/></net>

<net id="264"><net_src comp="60" pin="0"/><net_sink comp="257" pin=2"/></net>

<net id="268"><net_src comp="257" pin="3"/><net_sink comp="265" pin=0"/></net>

<net id="273"><net_src comp="265" pin="1"/><net_sink comp="269" pin=0"/></net>

<net id="280"><net_src comp="62" pin="0"/><net_sink comp="274" pin=0"/></net>

<net id="281"><net_src comp="269" pin="2"/><net_sink comp="274" pin=1"/></net>

<net id="282"><net_src comp="64" pin="0"/><net_sink comp="274" pin=2"/></net>

<net id="283"><net_src comp="66" pin="0"/><net_sink comp="274" pin=3"/></net>

<net id="288"><net_src comp="180" pin="1"/><net_sink comp="284" pin=0"/></net>

<net id="289"><net_src comp="12" pin="0"/><net_sink comp="284" pin=1"/></net>

<net id="294"><net_src comp="230" pin="3"/><net_sink comp="290" pin=0"/></net>

<net id="295"><net_src comp="209" pin="2"/><net_sink comp="290" pin=1"/></net>

<net id="301"><net_src comp="290" pin="2"/><net_sink comp="296" pin=0"/></net>

<net id="302"><net_src comp="12" pin="0"/><net_sink comp="296" pin=1"/></net>

<net id="303"><net_src comp="284" pin="2"/><net_sink comp="296" pin=2"/></net>

<net id="308"><net_src comp="183" pin="1"/><net_sink comp="304" pin=0"/></net>

<net id="309"><net_src comp="68" pin="0"/><net_sink comp="304" pin=1"/></net>

<net id="315"><net_src comp="209" pin="2"/><net_sink comp="310" pin=0"/></net>

<net id="316"><net_src comp="68" pin="0"/><net_sink comp="310" pin=1"/></net>

<net id="317"><net_src comp="304" pin="2"/><net_sink comp="310" pin=2"/></net>

<net id="322"><net_src comp="194" pin="2"/><net_sink comp="318" pin=0"/></net>

<net id="327"><net_src comp="238" pin="3"/><net_sink comp="323" pin=0"/></net>

<net id="332"><net_src comp="310" pin="3"/><net_sink comp="328" pin=0"/></net>

<net id="337"><net_src comp="296" pin="3"/><net_sink comp="333" pin=0"/></net>

<net id="345"><net_src comp="0" pin="0"/><net_sink comp="341" pin=0"/></net>

<net id="346"><net_src comp="338" pin="1"/><net_sink comp="341" pin=1"/></net>

<net id="347"><net_src comp="341" pin="2"/><net_sink comp="126" pin=1"/></net>

<net id="351"><net_src comp="86" pin="1"/><net_sink comp="348" pin=0"/></net>

<net id="352"><net_src comp="348" pin="1"/><net_sink comp="175" pin=1"/></net>

<net id="353"><net_src comp="348" pin="1"/><net_sink comp="180" pin=0"/></net>

<net id="354"><net_src comp="348" pin="1"/><net_sink comp="333" pin=1"/></net>

<net id="358"><net_src comp="90" pin="1"/><net_sink comp="355" pin=0"/></net>

<net id="359"><net_src comp="355" pin="1"/><net_sink comp="170" pin=1"/></net>

<net id="360"><net_src comp="355" pin="1"/><net_sink comp="183" pin=0"/></net>

<net id="361"><net_src comp="355" pin="1"/><net_sink comp="328" pin=1"/></net>

<net id="365"><net_src comp="94" pin="1"/><net_sink comp="362" pin=0"/></net>

<net id="366"><net_src comp="362" pin="1"/><net_sink comp="165" pin=1"/></net>

<net id="367"><net_src comp="362" pin="1"/><net_sink comp="200" pin=0"/></net>

<net id="368"><net_src comp="362" pin="1"/><net_sink comp="323" pin=1"/></net>

<net id="372"><net_src comp="98" pin="1"/><net_sink comp="369" pin=0"/></net>

<net id="373"><net_src comp="369" pin="1"/><net_sink comp="160" pin=1"/></net>

<net id="374"><net_src comp="369" pin="1"/><net_sink comp="186" pin=0"/></net>

<net id="375"><net_src comp="369" pin="1"/><net_sink comp="318" pin=1"/></net>

<net id="379"><net_src comp="102" pin="2"/><net_sink comp="376" pin=0"/></net>

<net id="380"><net_src comp="376" pin="1"/><net_sink comp="269" pin=1"/></net>

<net id="384"><net_src comp="108" pin="2"/><net_sink comp="381" pin=0"/></net>

<net id="385"><net_src comp="381" pin="1"/><net_sink comp="209" pin=1"/></net>

<net id="389"><net_src comp="114" pin="2"/><net_sink comp="386" pin=0"/></net>

<net id="390"><net_src comp="386" pin="1"/><net_sink comp="220" pin=0"/></net>

<net id="391"><net_src comp="386" pin="1"/><net_sink comp="225" pin=1"/></net>

<net id="392"><net_src comp="386" pin="1"/><net_sink comp="156" pin=1"/></net>

<net id="393"><net_src comp="386" pin="1"/><net_sink comp="126" pin=2"/></net>

<net id="397"><net_src comp="120" pin="2"/><net_sink comp="394" pin=0"/></net>

<net id="398"><net_src comp="394" pin="1"/><net_sink comp="189" pin=1"/></net>

<net id="402"><net_src comp="189" pin="2"/><net_sink comp="399" pin=0"/></net>

<net id="406"><net_src comp="246" pin="2"/><net_sink comp="403" pin=0"/></net>

<net id="410"><net_src comp="274" pin="4"/><net_sink comp="407" pin=0"/></net>

<net id="411"><net_src comp="407" pin="1"/><net_sink comp="338" pin=0"/></net>

<net id="415"><net_src comp="341" pin="2"/><net_sink comp="412" pin=0"/></net>

<net id="416"><net_src comp="412" pin="1"/><net_sink comp="126" pin=1"/></net>

<net id="417"><net_src comp="412" pin="1"/><net_sink comp="132" pin=1"/></net>

<net id="421"><net_src comp="132" pin="2"/><net_sink comp="418" pin=0"/></net>

<net id="422"><net_src comp="418" pin="1"/><net_sink comp="137" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: A_BUS | {}
	Port: mm_a | {12 }
 - Input state : 
	Port: top_Pipeline_VITIS_LOOP_30_5_VITIS_LOOP_33_6_VITIS_LOOP_36_7 : A_BUS | {3 4 5 6 7 8 9 10 11 }
	Port: top_Pipeline_VITIS_LOOP_30_5_VITIS_LOOP_33_6_VITIS_LOOP_36_7 : mul_ln32_3 | {1 }
	Port: top_Pipeline_VITIS_LOOP_30_5_VITIS_LOOP_33_6_VITIS_LOOP_36_7 : N | {1 }
	Port: top_Pipeline_VITIS_LOOP_30_5_VITIS_LOOP_33_6_VITIS_LOOP_36_7 : mul_ln32_2 | {1 }
	Port: top_Pipeline_VITIS_LOOP_30_5_VITIS_LOOP_33_6_VITIS_LOOP_36_7 : Conv_MM_A | {1 }
  - Chain level:
	State 1
		store_ln0 : 1
		store_ln30 : 1
		store_ln0 : 1
		store_ln36 : 1
	State 2
		icmp_ln30 : 1
		add_ln30_1 : 1
		br_ln30 : 2
		add_ln30 : 1
		icmp_ln33 : 1
		or_ln30 : 2
		icmp_ln36_1 : 1
		select_ln30 : 2
		select_ln30_1 : 2
		or_ln33 : 3
		r_cast : 3
		empty_41 : 4
		tmp_s : 5
		p_cast14 : 6
		empty_42 : 7
		trunc_ln3 : 8
		br_ln36 : 3
		add_ln36 : 1
		or_ln36 : 3
		select_ln36 : 3
		add_ln33 : 1
		select_ln33 : 2
		store_ln30 : 2
		store_ln30 : 3
		store_ln33 : 3
		store_ln36 : 4
	State 3
		A_BUS_addr : 1
		empty : 2
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-----------------------------|---------|---------|---------|
| Operation|       Functional Unit       |   DSP   |    FF   |   LUT   |
|----------|-----------------------------|---------|---------|---------|
|          |      add_ln30_1_fu_194      |    0    |    0    |    95   |
|          |       add_ln30_fu_203       |    0    |    0    |    35   |
|    add   |       empty_42_fu_269       |    0    |    0    |    71   |
|          |       add_ln36_fu_284       |    0    |    0    |    39   |
|          |       add_ln33_fu_304       |    0    |    0    |    67   |
|----------|-----------------------------|---------|---------|---------|
|          |       icmp_ln30_fu_189      |    0    |    0    |    95   |
|   icmp   |       icmp_ln33_fu_209      |    0    |    0    |    67   |
|          |       icmp_ln36_fu_220      |    0    |    0    |    39   |
|          |      icmp_ln36_1_fu_225     |    0    |    0    |    39   |
|----------|-----------------------------|---------|---------|---------|
|          |      select_ln30_fu_230     |    0    |    0    |    2    |
|  select  |     select_ln30_1_fu_238    |    0    |    0    |    28   |
|          |      select_ln36_fu_296     |    0    |    0    |    32   |
|          |      select_ln33_fu_310     |    0    |    0    |    58   |
|----------|-----------------------------|---------|---------|---------|
|    mul   |       empty_41_fu_156       |    3    |    0    |    20   |
|----------|-----------------------------|---------|---------|---------|
|          |        or_ln30_fu_214       |    0    |    0    |    2    |
|    or    |        or_ln33_fu_246       |    0    |    0    |    2    |
|          |        or_ln36_fu_290       |    0    |    0    |    2    |
|----------|-----------------------------|---------|---------|---------|
|          |  Conv_MM_A_read_read_fu_102 |    0    |    0    |    0    |
|          | mul_ln32_2_read_read_fu_108 |    0    |    0    |    0    |
|   read   |      N_read_read_fu_114     |    0    |    0    |    0    |
|          | mul_ln32_3_read_read_fu_120 |    0    |    0    |    0    |
|          | A_BUS_addr_read_read_fu_132 |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|  readreq |      grp_readreq_fu_126     |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|   write  |   write_ln41_write_fu_137   |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|   zext   |        r_cast_fu_252        |    0    |    0    |    0    |
|          |       p_cast14_fu_265       |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|bitconcatenate|         tmp_s_fu_257        |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|partselect|       trunc_ln3_fu_274      |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|   sext   |       sext_ln36_fu_338      |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|   Total  |                             |    3    |    0    |   693   |
|----------|-----------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+------------------------+--------+
|                        |   FF   |
+------------------------+--------+
| A_BUS_addr_read_reg_418|   128  |
|   A_BUS_addr_reg_412   |   128  |
| Conv_MM_A_read_reg_376 |   64   |
|     N_read_reg_386     |   32   |
|  first_iter_2_reg_144  |    1   |
|    icmp_ln30_reg_399   |    1   |
|indvar_flatten40_reg_355|   60   |
|indvar_flatten53_reg_369|   88   |
| mul_ln32_2_read_reg_381|   60   |
| mul_ln32_3_read_reg_394|   88   |
|        n_reg_348       |   32   |
|     or_ln33_reg_403    |    1   |
|        r_reg_362       |   28   |
|    trunc_ln3_reg_407   |   60   |
+------------------------+--------+
|          Total         |   771  |
+------------------------+--------+

* Multiplexer (MUX) list: 
|--------------------|------|------|------|--------||---------||---------|
|        Comp        |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|--------------------|------|------|------|--------||---------||---------|
| grp_readreq_fu_126 |  p1  |   2  |  128 |   256  ||    9    |
|--------------------|------|------|------|--------||---------||---------|
|        Total       |      |      |      |   256  ||  0.362  ||    9    |
|--------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    3   |    -   |    0   |   693  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    0   |    -   |    9   |
|  Register |    -   |    -   |   771  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    3   |    0   |   771  |   702  |
+-----------+--------+--------+--------+--------+
