
/home/anony/Documents/anonymous--anonymous/pizzolotto-binaries//tput_gcc_-Os:     file format elf64-littleaarch64


Disassembly of section .init:

0000000000401128 <.init>:
  401128:	stp	x29, x30, [sp, #-16]!
  40112c:	mov	x29, sp
  401130:	bl	4017ac <tigetstr@plt+0x35c>
  401134:	ldp	x29, x30, [sp], #16
  401138:	ret

Disassembly of section .plt:

0000000000401140 <memcpy@plt-0x20>:
  401140:	stp	x16, x30, [sp, #-16]!
  401144:	adrp	x16, 413000 <tigetstr@plt+0x11bb0>
  401148:	ldr	x17, [x16, #4088]
  40114c:	add	x16, x16, #0xff8
  401150:	br	x17
  401154:	nop
  401158:	nop
  40115c:	nop

0000000000401160 <memcpy@plt>:
  401160:	adrp	x16, 414000 <tigetstr@plt+0x12bb0>
  401164:	ldr	x17, [x16]
  401168:	add	x16, x16, #0x0
  40116c:	br	x17

0000000000401170 <strlen@plt>:
  401170:	adrp	x16, 414000 <tigetstr@plt+0x12bb0>
  401174:	ldr	x17, [x16, #8]
  401178:	add	x16, x16, #0x8
  40117c:	br	x17

0000000000401180 <fputs@plt>:
  401180:	adrp	x16, 414000 <tigetstr@plt+0x12bb0>
  401184:	ldr	x17, [x16, #16]
  401188:	add	x16, x16, #0x10
  40118c:	br	x17

0000000000401190 <exit@plt>:
  401190:	adrp	x16, 414000 <tigetstr@plt+0x12bb0>
  401194:	ldr	x17, [x16, #24]
  401198:	add	x16, x16, #0x18
  40119c:	br	x17

00000000004011a0 <setupterm@plt>:
  4011a0:	adrp	x16, 414000 <tigetstr@plt+0x12bb0>
  4011a4:	ldr	x17, [x16, #32]
  4011a8:	add	x16, x16, #0x20
  4011ac:	br	x17

00000000004011b0 <tputs@plt>:
  4011b0:	adrp	x16, 414000 <tigetstr@plt+0x12bb0>
  4011b4:	ldr	x17, [x16, #40]
  4011b8:	add	x16, x16, #0x28
  4011bc:	br	x17

00000000004011c0 <putp@plt>:
  4011c0:	adrp	x16, 414000 <tigetstr@plt+0x12bb0>
  4011c4:	ldr	x17, [x16, #48]
  4011c8:	add	x16, x16, #0x30
  4011cc:	br	x17

00000000004011d0 <putc@plt>:
  4011d0:	adrp	x16, 414000 <tigetstr@plt+0x12bb0>
  4011d4:	ldr	x17, [x16, #56]
  4011d8:	add	x16, x16, #0x38
  4011dc:	br	x17

00000000004011e0 <fputc@plt>:
  4011e0:	adrp	x16, 414000 <tigetstr@plt+0x12bb0>
  4011e4:	ldr	x17, [x16, #64]
  4011e8:	add	x16, x16, #0x40
  4011ec:	br	x17

00000000004011f0 <curses_version@plt>:
  4011f0:	adrp	x16, 414000 <tigetstr@plt+0x12bb0>
  4011f4:	ldr	x17, [x16, #72]
  4011f8:	add	x16, x16, #0x48
  4011fc:	br	x17

0000000000401200 <tcgetattr@plt>:
  401200:	adrp	x16, 414000 <tigetstr@plt+0x12bb0>
  401204:	ldr	x17, [x16, #80]
  401208:	add	x16, x16, #0x50
  40120c:	br	x17

0000000000401210 <fileno@plt>:
  401210:	adrp	x16, 414000 <tigetstr@plt+0x12bb0>
  401214:	ldr	x17, [x16, #88]
  401218:	add	x16, x16, #0x58
  40121c:	br	x17

0000000000401220 <fclose@plt>:
  401220:	adrp	x16, 414000 <tigetstr@plt+0x12bb0>
  401224:	ldr	x17, [x16, #96]
  401228:	add	x16, x16, #0x60
  40122c:	br	x17

0000000000401230 <fopen@plt>:
  401230:	adrp	x16, 414000 <tigetstr@plt+0x12bb0>
  401234:	ldr	x17, [x16, #104]
  401238:	add	x16, x16, #0x68
  40123c:	br	x17

0000000000401240 <open@plt>:
  401240:	adrp	x16, 414000 <tigetstr@plt+0x12bb0>
  401244:	ldr	x17, [x16, #112]
  401248:	add	x16, x16, #0x70
  40124c:	br	x17

0000000000401250 <tparm@plt>:
  401250:	adrp	x16, 414000 <tigetstr@plt+0x12bb0>
  401254:	ldr	x17, [x16, #120]
  401258:	add	x16, x16, #0x78
  40125c:	br	x17

0000000000401260 <strncmp@plt>:
  401260:	adrp	x16, 414000 <tigetstr@plt+0x12bb0>
  401264:	ldr	x17, [x16, #128]
  401268:	add	x16, x16, #0x80
  40126c:	br	x17

0000000000401270 <__libc_start_main@plt>:
  401270:	adrp	x16, 414000 <tigetstr@plt+0x12bb0>
  401274:	ldr	x17, [x16, #136]
  401278:	add	x16, x16, #0x88
  40127c:	br	x17

0000000000401280 <tigetflag@plt>:
  401280:	adrp	x16, 414000 <tigetstr@plt+0x12bb0>
  401284:	ldr	x17, [x16, #144]
  401288:	add	x16, x16, #0x90
  40128c:	br	x17

0000000000401290 <_nc_tparm_analyze@plt>:
  401290:	adrp	x16, 414000 <tigetstr@plt+0x12bb0>
  401294:	ldr	x17, [x16, #152]
  401298:	add	x16, x16, #0x98
  40129c:	br	x17

00000000004012a0 <getopt@plt>:
  4012a0:	adrp	x16, 414000 <tigetstr@plt+0x12bb0>
  4012a4:	ldr	x17, [x16, #160]
  4012a8:	add	x16, x16, #0xa0
  4012ac:	br	x17

00000000004012b0 <use_tioctl@plt>:
  4012b0:	adrp	x16, 414000 <tigetstr@plt+0x12bb0>
  4012b4:	ldr	x17, [x16, #168]
  4012b8:	add	x16, x16, #0xa8
  4012bc:	br	x17

00000000004012c0 <system@plt>:
  4012c0:	adrp	x16, 414000 <tigetstr@plt+0x12bb0>
  4012c4:	ldr	x17, [x16, #176]
  4012c8:	add	x16, x16, #0xb0
  4012cc:	br	x17

00000000004012d0 <strerror@plt>:
  4012d0:	adrp	x16, 414000 <tigetstr@plt+0x12bb0>
  4012d4:	ldr	x17, [x16, #184]
  4012d8:	add	x16, x16, #0xb8
  4012dc:	br	x17

00000000004012e0 <__gmon_start__@plt>:
  4012e0:	adrp	x16, 414000 <tigetstr@plt+0x12bb0>
  4012e4:	ldr	x17, [x16, #192]
  4012e8:	add	x16, x16, #0xc0
  4012ec:	br	x17

00000000004012f0 <abort@plt>:
  4012f0:	adrp	x16, 414000 <tigetstr@plt+0x12bb0>
  4012f4:	ldr	x17, [x16, #200]
  4012f8:	add	x16, x16, #0xc8
  4012fc:	br	x17

0000000000401300 <puts@plt>:
  401300:	adrp	x16, 414000 <tigetstr@plt+0x12bb0>
  401304:	ldr	x17, [x16, #208]
  401308:	add	x16, x16, #0xd0
  40130c:	br	x17

0000000000401310 <memcmp@plt>:
  401310:	adrp	x16, 414000 <tigetstr@plt+0x12bb0>
  401314:	ldr	x17, [x16, #216]
  401318:	add	x16, x16, #0xd8
  40131c:	br	x17

0000000000401320 <strcmp@plt>:
  401320:	adrp	x16, 414000 <tigetstr@plt+0x12bb0>
  401324:	ldr	x17, [x16, #224]
  401328:	add	x16, x16, #0xe0
  40132c:	br	x17

0000000000401330 <__ctype_b_loc@plt>:
  401330:	adrp	x16, 414000 <tigetstr@plt+0x12bb0>
  401334:	ldr	x17, [x16, #232]
  401338:	add	x16, x16, #0xe8
  40133c:	br	x17

0000000000401340 <strtol@plt>:
  401340:	adrp	x16, 414000 <tigetstr@plt+0x12bb0>
  401344:	ldr	x17, [x16, #240]
  401348:	add	x16, x16, #0xf0
  40134c:	br	x17

0000000000401350 <fread@plt>:
  401350:	adrp	x16, 414000 <tigetstr@plt+0x12bb0>
  401354:	ldr	x17, [x16, #248]
  401358:	add	x16, x16, #0xf8
  40135c:	br	x17

0000000000401360 <longname@plt>:
  401360:	adrp	x16, 414000 <tigetstr@plt+0x12bb0>
  401364:	ldr	x17, [x16, #256]
  401368:	add	x16, x16, #0x100
  40136c:	br	x17

0000000000401370 <_nc_rootname@plt>:
  401370:	adrp	x16, 414000 <tigetstr@plt+0x12bb0>
  401374:	ldr	x17, [x16, #264]
  401378:	add	x16, x16, #0x108
  40137c:	br	x17

0000000000401380 <fwrite@plt>:
  401380:	adrp	x16, 414000 <tigetstr@plt+0x12bb0>
  401384:	ldr	x17, [x16, #272]
  401388:	add	x16, x16, #0x110
  40138c:	br	x17

0000000000401390 <fflush@plt>:
  401390:	adrp	x16, 414000 <tigetstr@plt+0x12bb0>
  401394:	ldr	x17, [x16, #280]
  401398:	add	x16, x16, #0x118
  40139c:	br	x17

00000000004013a0 <tcsetattr@plt>:
  4013a0:	adrp	x16, 414000 <tigetstr@plt+0x12bb0>
  4013a4:	ldr	x17, [x16, #288]
  4013a8:	add	x16, x16, #0x120
  4013ac:	br	x17

00000000004013b0 <use_env@plt>:
  4013b0:	adrp	x16, 414000 <tigetstr@plt+0x12bb0>
  4013b4:	ldr	x17, [x16, #296]
  4013b8:	add	x16, x16, #0x128
  4013bc:	br	x17

00000000004013c0 <vfprintf@plt>:
  4013c0:	adrp	x16, 414000 <tigetstr@plt+0x12bb0>
  4013c4:	ldr	x17, [x16, #304]
  4013c8:	add	x16, x16, #0x130
  4013cc:	br	x17

00000000004013d0 <printf@plt>:
  4013d0:	adrp	x16, 414000 <tigetstr@plt+0x12bb0>
  4013d4:	ldr	x17, [x16, #312]
  4013d8:	add	x16, x16, #0x138
  4013dc:	br	x17

00000000004013e0 <__errno_location@plt>:
  4013e0:	adrp	x16, 414000 <tigetstr@plt+0x12bb0>
  4013e4:	ldr	x17, [x16, #320]
  4013e8:	add	x16, x16, #0x140
  4013ec:	br	x17

00000000004013f0 <getenv@plt>:
  4013f0:	adrp	x16, 414000 <tigetstr@plt+0x12bb0>
  4013f4:	ldr	x17, [x16, #328]
  4013f8:	add	x16, x16, #0x148
  4013fc:	br	x17

0000000000401400 <putchar@plt>:
  401400:	adrp	x16, 414000 <tigetstr@plt+0x12bb0>
  401404:	ldr	x17, [x16, #336]
  401408:	add	x16, x16, #0x150
  40140c:	br	x17

0000000000401410 <tigetnum@plt>:
  401410:	adrp	x16, 414000 <tigetstr@plt+0x12bb0>
  401414:	ldr	x17, [x16, #344]
  401418:	add	x16, x16, #0x158
  40141c:	br	x17

0000000000401420 <fprintf@plt>:
  401420:	adrp	x16, 414000 <tigetstr@plt+0x12bb0>
  401424:	ldr	x17, [x16, #352]
  401428:	add	x16, x16, #0x160
  40142c:	br	x17

0000000000401430 <fgets@plt>:
  401430:	adrp	x16, 414000 <tigetstr@plt+0x12bb0>
  401434:	ldr	x17, [x16, #360]
  401438:	add	x16, x16, #0x168
  40143c:	br	x17

0000000000401440 <ioctl@plt>:
  401440:	adrp	x16, 414000 <tigetstr@plt+0x12bb0>
  401444:	ldr	x17, [x16, #368]
  401448:	add	x16, x16, #0x170
  40144c:	br	x17

0000000000401450 <tigetstr@plt>:
  401450:	adrp	x16, 414000 <tigetstr@plt+0x12bb0>
  401454:	ldr	x17, [x16, #376]
  401458:	add	x16, x16, #0x178
  40145c:	br	x17

Disassembly of section .text:

0000000000401460 <.text>:
  401460:	mov	x12, #0x2130                	// #8496
  401464:	sub	sp, sp, x12
  401468:	stp	x29, x30, [sp]
  40146c:	mov	x29, sp
  401470:	stp	x19, x20, [sp, #16]
  401474:	mov	w19, w0
  401478:	mov	x20, x1
  40147c:	ldr	x0, [x1]
  401480:	stp	x21, x22, [sp, #32]
  401484:	adrp	x22, 414000 <tigetstr@plt+0x12bb0>
  401488:	stp	x23, x24, [sp, #48]
  40148c:	adrp	x21, 402000 <tigetstr@plt+0xbb0>
  401490:	add	x21, x21, #0xce8
  401494:	stp	x25, x26, [sp, #64]
  401498:	adrp	x25, 413000 <tigetstr@plt+0x11bb0>
  40149c:	mov	w24, #0x0                   	// #0
  4014a0:	stp	x27, x28, [sp, #80]
  4014a4:	bl	401370 <_nc_rootname@plt>
  4014a8:	mov	w1, #0x1                   	// #1
  4014ac:	bl	401888 <tigetstr@plt+0x438>
  4014b0:	mov	w26, #0x1                   	// #1
  4014b4:	add	x1, x22, #0x1b8
  4014b8:	str	x0, [x1, #8]
  4014bc:	adrp	x0, 402000 <tigetstr@plt+0xbb0>
  4014c0:	add	x0, x0, #0xce3
  4014c4:	bl	4013f0 <getenv@plt>
  4014c8:	ldr	x25, [x25, #4016]
  4014cc:	mov	x23, x0
  4014d0:	mov	x2, x21
  4014d4:	mov	x1, x20
  4014d8:	mov	w0, w19
  4014dc:	bl	4012a0 <getopt@plt>
  4014e0:	cmn	w0, #0x1
  4014e4:	b.ne	40159c <tigetstr@plt+0x14c>  // b.any
  4014e8:	add	x1, x22, #0x1b8
  4014ec:	ldrb	w0, [x1, #1]
  4014f0:	ldrb	w1, [x1, #2]
  4014f4:	cbnz	w1, 4015fc <tigetstr@plt+0x1ac>
  4014f8:	ldrb	w21, [x22, #440]
  4014fc:	cmp	w0, #0x0
  401500:	csinc	w21, w21, wzr, eq  // eq = none
  401504:	adrp	x27, 413000 <tigetstr@plt+0x11bb0>
  401508:	ldr	x1, [x27, #4024]
  40150c:	ldr	w25, [x1]
  401510:	cbnz	w0, 40160c <tigetstr@plt+0x1bc>
  401514:	ldrb	w0, [x22, #440]
  401518:	cbnz	w0, 40160c <tigetstr@plt+0x1bc>
  40151c:	cmp	w19, w25
  401520:	b.le	401604 <tigetstr@plt+0x1b4>
  401524:	ldr	x28, [x20, w25, sxtw #3]
  401528:	adrp	x1, 402000 <tigetstr@plt+0xbb0>
  40152c:	add	x1, x1, #0xc85
  401530:	mov	x0, x28
  401534:	bl	401320 <strcmp@plt>
  401538:	cbz	w0, 40160c <tigetstr@plt+0x1bc>
  40153c:	mov	x0, x28
  401540:	adrp	x1, 402000 <tigetstr@plt+0xbb0>
  401544:	add	x1, x1, #0xc80
  401548:	bl	401320 <strcmp@plt>
  40154c:	cmp	w0, #0x0
  401550:	cset	w1, eq  // eq = none
  401554:	cbz	w21, 401614 <tigetstr@plt+0x1c4>
  401558:	ldr	x27, [x27, #4024]
  40155c:	sub	w0, w25, #0x1
  401560:	cmp	w19, w25
  401564:	str	w0, [x27]
  401568:	b.le	401574 <tigetstr@plt+0x124>
  40156c:	sub	w19, w19, w0
  401570:	add	x20, x20, w0, sxtw #3
  401574:	add	x22, x22, #0x1b8
  401578:	ldr	x0, [x22, #8]
  40157c:	str	x0, [x20]
  401580:	cbz	x23, 40158c <tigetstr@plt+0x13c>
  401584:	ldrb	w0, [x23]
  401588:	cbnz	w0, 401620 <tigetstr@plt+0x1d0>
  40158c:	adrp	x1, 402000 <tigetstr@plt+0xbb0>
  401590:	mov	w0, #0x2                   	// #2
  401594:	add	x1, x1, #0xcee
  401598:	bl	40194c <tigetstr@plt+0x4fc>
  40159c:	cmp	w0, #0x56
  4015a0:	b.eq	4015e4 <tigetstr@plt+0x194>  // b.none
  4015a4:	b.gt	4015bc <tigetstr@plt+0x16c>
  4015a8:	cmp	w0, #0x53
  4015ac:	b.eq	4015f4 <tigetstr@plt+0x1a4>  // b.none
  4015b0:	cmp	w0, #0x54
  4015b4:	b.eq	4015cc <tigetstr@plt+0x17c>  // b.none
  4015b8:	bl	401a04 <tigetstr@plt+0x5b4>
  4015bc:	cmp	w0, #0x78
  4015c0:	b.ne	4015b8 <tigetstr@plt+0x168>  // b.any
  4015c4:	mov	w24, #0x1                   	// #1
  4015c8:	b	4014d0 <tigetstr@plt+0x80>
  4015cc:	mov	w0, #0x0                   	// #0
  4015d0:	bl	4013b0 <use_env@plt>
  4015d4:	mov	w0, #0x1                   	// #1
  4015d8:	bl	4012b0 <use_tioctl@plt>
  4015dc:	ldr	x23, [x25]
  4015e0:	b	4014d0 <tigetstr@plt+0x80>
  4015e4:	bl	4011f0 <curses_version@plt>
  4015e8:	bl	401300 <puts@plt>
  4015ec:	mov	w0, #0x0                   	// #0
  4015f0:	bl	401190 <exit@plt>
  4015f4:	mov	w26, #0x0                   	// #0
  4015f8:	b	4014d0 <tigetstr@plt+0x80>
  4015fc:	mov	w21, #0x1                   	// #1
  401600:	b	401504 <tigetstr@plt+0xb4>
  401604:	mov	w1, #0x0                   	// #0
  401608:	b	401554 <tigetstr@plt+0x104>
  40160c:	mov	w1, #0x1                   	// #1
  401610:	b	401554 <tigetstr@plt+0x104>
  401614:	sub	w19, w19, w25
  401618:	add	x20, x20, w25, sxtw #3
  40161c:	b	401580 <tigetstr@plt+0x130>
  401620:	add	x25, sp, #0x70
  401624:	mov	x0, x25
  401628:	bl	402a40 <tigetstr@plt+0x15f0>
  40162c:	add	x2, sp, #0x6c
  401630:	mov	w22, w0
  401634:	mov	w1, w0
  401638:	mov	x0, x23
  40163c:	bl	4011a0 <setupterm@plt>
  401640:	cbz	w0, 401664 <tigetstr@plt+0x214>
  401644:	ldr	w0, [sp, #108]
  401648:	cmp	w0, #0x0
  40164c:	b.gt	401664 <tigetstr@plt+0x214>
  401650:	adrp	x1, 402000 <tigetstr@plt+0xbb0>
  401654:	mov	x2, x23
  401658:	add	x1, x1, #0xd15
  40165c:	mov	w0, #0x3                   	// #3
  401660:	bl	40194c <tigetstr@plt+0x4fc>
  401664:	cbz	w26, 401744 <tigetstr@plt+0x2f4>
  401668:	cmp	w19, #0x0
  40166c:	and	w21, w21, #0x1
  401670:	cset	w0, le
  401674:	eor	w21, w21, #0x1
  401678:	tst	w0, w21
  40167c:	b.ne	4015b8 <tigetstr@plt+0x168>  // b.any
  401680:	mov	x4, x20
  401684:	mov	w3, w19
  401688:	mov	w2, w24
  40168c:	mov	x1, x25
  401690:	mov	w0, w22
  401694:	bl	401a48 <tigetstr@plt+0x5f8>
  401698:	b	4015f0 <tigetstr@plt+0x1a0>
  40169c:	bl	401330 <__ctype_b_loc@plt>
  4016a0:	ubfiz	x28, x28, #1, #8
  4016a4:	ldr	x0, [x0]
  4016a8:	ldrh	w0, [x0, x28]
  4016ac:	tbz	w0, #13, 401710 <tigetstr@plt+0x2c0>
  4016b0:	strb	wzr, [x19]
  4016b4:	add	x19, x19, #0x1
  4016b8:	ldrb	w28, [x19]
  4016bc:	cbnz	w28, 40169c <tigetstr@plt+0x24c>
  4016c0:	mov	w3, w21
  4016c4:	str	xzr, [x27, w3, sxtw #3]
  4016c8:	cbz	w3, 4016f4 <tigetstr@plt+0x2a4>
  4016cc:	mov	x4, x27
  4016d0:	mov	w2, w24
  4016d4:	mov	x1, x25
  4016d8:	mov	w0, w22
  4016dc:	bl	401a48 <tigetstr@plt+0x5f8>
  4016e0:	cbz	w0, 4016f4 <tigetstr@plt+0x2a4>
  4016e4:	cmp	w20, #0x0
  4016e8:	mov	w0, #0x4                   	// #4
  4016ec:	csel	w20, w20, w0, ne  // ne = any
  4016f0:	add	w20, w20, #0x1
  4016f4:	ldr	x2, [x26]
  4016f8:	mov	x0, x23
  4016fc:	mov	w1, #0x2000                	// #8192
  401700:	bl	401430 <fgets@plt>
  401704:	cbnz	x0, 401738 <tigetstr@plt+0x2e8>
  401708:	mov	w0, w20
  40170c:	b	4015f0 <tigetstr@plt+0x1a0>
  401710:	cmp	x19, x23
  401714:	b.eq	401720 <tigetstr@plt+0x2d0>  // b.none
  401718:	ldurb	w0, [x19, #-1]
  40171c:	cbnz	w0, 4016b4 <tigetstr@plt+0x264>
  401720:	str	x19, [x27, w21, sxtw #3]
  401724:	add	w3, w21, #0x1
  401728:	cmp	w3, #0xe
  40172c:	b.gt	4016c4 <tigetstr@plt+0x274>
  401730:	mov	w21, w3
  401734:	b	4016b4 <tigetstr@plt+0x264>
  401738:	mov	x19, x23
  40173c:	mov	w21, #0x0                   	// #0
  401740:	b	4016b8 <tigetstr@plt+0x268>
  401744:	adrp	x26, 413000 <tigetstr@plt+0x11bb0>
  401748:	add	x23, sp, #0x130
  40174c:	add	x27, sp, #0xb0
  401750:	mov	w20, #0x0                   	// #0
  401754:	ldr	x26, [x26, #4040]
  401758:	b	4016f4 <tigetstr@plt+0x2a4>
  40175c:	mov	x29, #0x0                   	// #0
  401760:	mov	x30, #0x0                   	// #0
  401764:	mov	x5, x0
  401768:	ldr	x1, [sp]
  40176c:	add	x2, sp, #0x8
  401770:	mov	x6, sp
  401774:	movz	x0, #0x0, lsl #48
  401778:	movk	x0, #0x0, lsl #32
  40177c:	movk	x0, #0x40, lsl #16
  401780:	movk	x0, #0x1460
  401784:	movz	x3, #0x0, lsl #48
  401788:	movk	x3, #0x0, lsl #32
  40178c:	movk	x3, #0x40, lsl #16
  401790:	movk	x3, #0x2bd0
  401794:	movz	x4, #0x0, lsl #48
  401798:	movk	x4, #0x0, lsl #32
  40179c:	movk	x4, #0x40, lsl #16
  4017a0:	movk	x4, #0x2c50
  4017a4:	bl	401270 <__libc_start_main@plt>
  4017a8:	bl	4012f0 <abort@plt>
  4017ac:	adrp	x0, 413000 <tigetstr@plt+0x11bb0>
  4017b0:	ldr	x0, [x0, #4048]
  4017b4:	cbz	x0, 4017bc <tigetstr@plt+0x36c>
  4017b8:	b	4012e0 <__gmon_start__@plt>
  4017bc:	ret
  4017c0:	adrp	x0, 414000 <tigetstr@plt+0x12bb0>
  4017c4:	add	x1, x0, #0x1b0
  4017c8:	adrp	x0, 414000 <tigetstr@plt+0x12bb0>
  4017cc:	add	x0, x0, #0x1b0
  4017d0:	cmp	x1, x0
  4017d4:	b.eq	401800 <tigetstr@plt+0x3b0>  // b.none
  4017d8:	sub	sp, sp, #0x10
  4017dc:	adrp	x1, 402000 <tigetstr@plt+0xbb0>
  4017e0:	ldr	x1, [x1, #3184]
  4017e4:	str	x1, [sp, #8]
  4017e8:	cbz	x1, 4017f8 <tigetstr@plt+0x3a8>
  4017ec:	mov	x16, x1
  4017f0:	add	sp, sp, #0x10
  4017f4:	br	x16
  4017f8:	add	sp, sp, #0x10
  4017fc:	ret
  401800:	ret
  401804:	adrp	x0, 414000 <tigetstr@plt+0x12bb0>
  401808:	add	x1, x0, #0x1b0
  40180c:	adrp	x0, 414000 <tigetstr@plt+0x12bb0>
  401810:	add	x0, x0, #0x1b0
  401814:	sub	x1, x1, x0
  401818:	mov	x2, #0x2                   	// #2
  40181c:	asr	x1, x1, #3
  401820:	sdiv	x1, x1, x2
  401824:	cbz	x1, 401850 <tigetstr@plt+0x400>
  401828:	sub	sp, sp, #0x10
  40182c:	adrp	x2, 402000 <tigetstr@plt+0xbb0>
  401830:	ldr	x2, [x2, #3192]
  401834:	str	x2, [sp, #8]
  401838:	cbz	x2, 401848 <tigetstr@plt+0x3f8>
  40183c:	mov	x16, x2
  401840:	add	sp, sp, #0x10
  401844:	br	x16
  401848:	add	sp, sp, #0x10
  40184c:	ret
  401850:	ret
  401854:	stp	x29, x30, [sp, #-32]!
  401858:	mov	x29, sp
  40185c:	str	x19, [sp, #16]
  401860:	adrp	x19, 414000 <tigetstr@plt+0x12bb0>
  401864:	ldrb	w0, [x19, #432]
  401868:	cbnz	w0, 401878 <tigetstr@plt+0x428>
  40186c:	bl	4017c0 <tigetstr@plt+0x370>
  401870:	mov	w0, #0x1                   	// #1
  401874:	strb	w0, [x19, #432]
  401878:	ldr	x19, [sp, #16]
  40187c:	ldp	x29, x30, [sp], #32
  401880:	ret
  401884:	b	401804 <tigetstr@plt+0x3b4>
  401888:	stp	x29, x30, [sp, #-64]!
  40188c:	adrp	x2, 402000 <tigetstr@plt+0xbb0>
  401890:	mov	x29, sp
  401894:	stp	x21, x22, [sp, #32]
  401898:	ands	w21, w1, #0xff
  40189c:	add	x1, x2, #0xc80
  4018a0:	stp	x19, x20, [sp, #16]
  4018a4:	adrp	x19, 414000 <tigetstr@plt+0x12bb0>
  4018a8:	add	x19, x19, #0x190
  4018ac:	csel	x1, x1, x19, ne  // ne = any
  4018b0:	str	x23, [sp, #48]
  4018b4:	mov	x23, x0
  4018b8:	bl	4029bc <tigetstr@plt+0x156c>
  4018bc:	tst	w0, #0xff
  4018c0:	adrp	x20, 414000 <tigetstr@plt+0x12bb0>
  4018c4:	csel	x22, x19, x23, ne  // ne = any
  4018c8:	cmp	w21, #0x0
  4018cc:	add	x19, x19, #0x5
  4018d0:	adrp	x1, 402000 <tigetstr@plt+0xbb0>
  4018d4:	add	x1, x1, #0xc85
  4018d8:	strb	w0, [x20, #440]
  4018dc:	csel	x1, x1, x19, ne  // ne = any
  4018e0:	mov	x0, x23
  4018e4:	bl	4029bc <tigetstr@plt+0x156c>
  4018e8:	add	x1, x20, #0x1b8
  4018ec:	add	x20, x20, #0x1b8
  4018f0:	strb	w0, [x1, #1]
  4018f4:	sxtb	w0, w0
  4018f8:	cmp	w0, #0x0
  4018fc:	adrp	x1, 402000 <tigetstr@plt+0xbb0>
  401900:	csel	x22, x22, x19, eq  // eq = none
  401904:	cmp	w21, #0x0
  401908:	adrp	x19, 414000 <tigetstr@plt+0x12bb0>
  40190c:	add	x19, x19, #0x190
  401910:	add	x19, x19, #0xb
  401914:	add	x1, x1, #0xc8b
  401918:	csel	x1, x1, x19, ne  // ne = any
  40191c:	mov	x0, x23
  401920:	bl	4029bc <tigetstr@plt+0x156c>
  401924:	strb	w0, [x20, #2]
  401928:	sxtb	w0, w0
  40192c:	cmp	w0, #0x0
  401930:	csel	x22, x22, x19, eq  // eq = none
  401934:	mov	x0, x22
  401938:	ldp	x19, x20, [sp, #16]
  40193c:	ldp	x21, x22, [sp, #32]
  401940:	ldr	x23, [sp, #48]
  401944:	ldp	x29, x30, [sp], #64
  401948:	ret
  40194c:	stp	x29, x30, [sp, #-288]!
  401950:	mov	x29, sp
  401954:	stp	x19, x20, [sp, #16]
  401958:	mov	w20, w0
  40195c:	adrp	x19, 413000 <tigetstr@plt+0x11bb0>
  401960:	add	x0, sp, #0x120
  401964:	stp	x0, x0, [sp, #80]
  401968:	add	x0, sp, #0xf0
  40196c:	ldr	x19, [x19, #4008]
  401970:	str	x0, [sp, #96]
  401974:	mov	w0, #0xffffffd0            	// #-48
  401978:	str	w0, [sp, #104]
  40197c:	mov	w0, #0xffffff80            	// #-128
  401980:	str	w0, [sp, #108]
  401984:	adrp	x0, 414000 <tigetstr@plt+0x12bb0>
  401988:	str	q0, [sp, #112]
  40198c:	str	q1, [sp, #128]
  401990:	str	q2, [sp, #144]
  401994:	str	q3, [sp, #160]
  401998:	str	q4, [sp, #176]
  40199c:	str	q5, [sp, #192]
  4019a0:	str	q6, [sp, #208]
  4019a4:	str	q7, [sp, #224]
  4019a8:	stp	x2, x3, [sp, #240]
  4019ac:	stp	x4, x5, [sp, #256]
  4019b0:	stp	x6, x7, [sp, #272]
  4019b4:	ldr	x2, [x0, #448]
  4019b8:	str	x21, [sp, #32]
  4019bc:	ldr	x0, [x19]
  4019c0:	mov	x21, x1
  4019c4:	adrp	x1, 402000 <tigetstr@plt+0xbb0>
  4019c8:	add	x1, x1, #0xc91
  4019cc:	bl	401420 <fprintf@plt>
  4019d0:	ldp	x0, x1, [sp, #80]
  4019d4:	stp	x0, x1, [sp, #48]
  4019d8:	add	x2, sp, #0x30
  4019dc:	ldp	x0, x1, [sp, #96]
  4019e0:	stp	x0, x1, [sp, #64]
  4019e4:	ldr	x0, [x19]
  4019e8:	mov	x1, x21
  4019ec:	bl	4013c0 <vfprintf@plt>
  4019f0:	ldr	x1, [x19]
  4019f4:	mov	w0, #0xa                   	// #10
  4019f8:	bl	4011e0 <fputc@plt>
  4019fc:	mov	w0, w20
  401a00:	bl	401190 <exit@plt>
  401a04:	stp	x29, x30, [sp, #-32]!
  401a08:	adrp	x0, 414000 <tigetstr@plt+0x12bb0>
  401a0c:	adrp	x1, 402000 <tigetstr@plt+0xbb0>
  401a10:	mov	x29, sp
  401a14:	str	x19, [sp, #16]
  401a18:	adrp	x19, 413000 <tigetstr@plt+0x11bb0>
  401a1c:	ldr	x2, [x0, #448]
  401a20:	add	x1, x1, #0xc96
  401a24:	ldr	x19, [x19, #4008]
  401a28:	ldr	x0, [x19]
  401a2c:	bl	401420 <fprintf@plt>
  401a30:	ldr	x1, [x19]
  401a34:	adrp	x0, 402000 <tigetstr@plt+0xbb0>
  401a38:	add	x0, x0, #0xd30
  401a3c:	bl	401180 <fputs@plt>
  401a40:	mov	w0, #0x2                   	// #2
  401a44:	bl	401190 <exit@plt>
  401a48:	sub	sp, sp, #0x160
  401a4c:	stp	x29, x30, [sp, #16]
  401a50:	add	x29, sp, #0x10
  401a54:	stp	x21, x22, [sp, #48]
  401a58:	mov	w22, w0
  401a5c:	ldr	x0, [x4]
  401a60:	stp	x19, x20, [sp, #32]
  401a64:	mov	x19, x1
  401a68:	mov	w20, w3
  401a6c:	mov	w1, #0x0                   	// #0
  401a70:	stp	x23, x24, [sp, #64]
  401a74:	and	w23, w2, #0xff
  401a78:	mov	x24, x4
  401a7c:	stp	x25, x26, [sp, #80]
  401a80:	str	x27, [sp, #96]
  401a84:	bl	401888 <tigetstr@plt+0x438>
  401a88:	adrp	x1, 414000 <tigetstr@plt+0x12bb0>
  401a8c:	add	x2, x1, #0x1b8
  401a90:	ldrb	w2, [x2, #1]
  401a94:	cbnz	w2, 401abc <tigetstr@plt+0x66c>
  401a98:	ldrb	w1, [x1, #440]
  401a9c:	cbz	w1, 401b48 <tigetstr@plt+0x6f8>
  401aa0:	adrp	x0, 413000 <tigetstr@plt+0x11bb0>
  401aa4:	mov	w2, #0x1                   	// #1
  401aa8:	mov	w1, #0x0                   	// #0
  401aac:	ldr	x0, [x0, #4032]
  401ab0:	ldr	x0, [x0]
  401ab4:	bl	402830 <tigetstr@plt+0x13e0>
  401ab8:	b	401ae0 <tigetstr@plt+0x690>
  401abc:	adrp	x0, 413000 <tigetstr@plt+0x11bb0>
  401ac0:	mov	w2, #0x0                   	// #0
  401ac4:	mov	w1, #0x1                   	// #1
  401ac8:	ldr	x0, [x0, #4032]
  401acc:	ldr	x0, [x0]
  401ad0:	bl	402830 <tigetstr@plt+0x13e0>
  401ad4:	mov	x1, x19
  401ad8:	mov	w0, w22
  401adc:	bl	40214c <tigetstr@plt+0xcfc>
  401ae0:	adrp	x0, 413000 <tigetstr@plt+0x11bb0>
  401ae4:	add	x20, sp, #0x110
  401ae8:	ldr	x0, [x0, #4064]
  401aec:	ldr	x0, [x0]
  401af0:	ldr	x2, [x0, #24]
  401af4:	mov	w0, w22
  401af8:	add	x1, x2, #0x4
  401afc:	bl	4028c4 <tigetstr@plt+0x1474>
  401b00:	mov	w3, #0xffffffff            	// #-1
  401b04:	mov	w1, w3
  401b08:	mov	w2, w3
  401b0c:	mov	x0, x19
  401b10:	bl	4022cc <tigetstr@plt+0xe7c>
  401b14:	mov	x0, x19
  401b18:	bl	4023a0 <tigetstr@plt+0xf50>
  401b1c:	mov	x1, x20
  401b20:	mov	w0, w22
  401b24:	bl	402410 <tigetstr@plt+0xfc0>
  401b28:	tst	w0, #0xff
  401b2c:	b.eq	401b34 <tigetstr@plt+0x6e4>  // b.none
  401b30:	bl	402848 <tigetstr@plt+0x13f8>
  401b34:	mov	x1, x19
  401b38:	mov	x0, x20
  401b3c:	bl	402b80 <tigetstr@plt+0x1730>
  401b40:	mov	w19, #0x0                   	// #0
  401b44:	b	401b74 <tigetstr@plt+0x724>
  401b48:	mov	x21, x0
  401b4c:	adrp	x1, 402000 <tigetstr@plt+0xbb0>
  401b50:	add	x1, x1, #0xcb5
  401b54:	bl	401320 <strcmp@plt>
  401b58:	mov	w19, w0
  401b5c:	cbnz	w0, 401b98 <tigetstr@plt+0x748>
  401b60:	bl	401360 <longname@plt>
  401b64:	adrp	x1, 413000 <tigetstr@plt+0x11bb0>
  401b68:	ldr	x1, [x1, #4032]
  401b6c:	ldr	x1, [x1]
  401b70:	bl	401180 <fputs@plt>
  401b74:	mov	w0, w19
  401b78:	ldp	x29, x30, [sp, #16]
  401b7c:	ldp	x19, x20, [sp, #32]
  401b80:	ldp	x21, x22, [sp, #48]
  401b84:	ldp	x23, x24, [sp, #64]
  401b88:	ldp	x25, x26, [sp, #80]
  401b8c:	ldr	x27, [sp, #96]
  401b90:	add	sp, sp, #0x160
  401b94:	ret
  401b98:	adrp	x1, 402000 <tigetstr@plt+0xbb0>
  401b9c:	mov	x0, x21
  401ba0:	add	x1, x1, #0xc8b
  401ba4:	bl	401320 <strcmp@plt>
  401ba8:	cbnz	w0, 401bc4 <tigetstr@plt+0x774>
  401bac:	mov	w0, w23
  401bb0:	bl	401dd4 <tigetstr@plt+0x984>
  401bb4:	cmn	w0, #0x1
  401bb8:	mov	w19, #0x2                   	// #2
  401bbc:	csel	w19, wzr, w19, ne  // ne = any
  401bc0:	b	401b74 <tigetstr@plt+0x724>
  401bc4:	mov	x0, x21
  401bc8:	bl	401280 <tigetflag@plt>
  401bcc:	cmn	w0, #0x1
  401bd0:	b.eq	401be0 <tigetstr@plt+0x790>  // b.none
  401bd4:	cmp	w0, #0x0
  401bd8:	cset	w19, eq  // eq = none
  401bdc:	b	401b74 <tigetstr@plt+0x724>
  401be0:	mov	x0, x21
  401be4:	bl	401410 <tigetnum@plt>
  401be8:	mov	w1, w0
  401bec:	cmn	w0, #0x2
  401bf0:	b.eq	401c04 <tigetstr@plt+0x7b4>  // b.none
  401bf4:	adrp	x0, 402000 <tigetstr@plt+0xbb0>
  401bf8:	add	x0, x0, #0xcbe
  401bfc:	bl	4013d0 <printf@plt>
  401c00:	b	401b40 <tigetstr@plt+0x6f0>
  401c04:	mov	x0, x21
  401c08:	bl	401450 <tigetstr@plt>
  401c0c:	mov	x19, x0
  401c10:	cmn	x0, #0x1
  401c14:	b.ne	401c2c <tigetstr@plt+0x7dc>  // b.any
  401c18:	adrp	x1, 402000 <tigetstr@plt+0xbb0>
  401c1c:	mov	x2, x21
  401c20:	add	x1, x1, #0xcc2
  401c24:	mov	w0, #0x4                   	// #4
  401c28:	bl	40194c <tigetstr@plt+0x4fc>
  401c2c:	sub	x0, x0, #0x1
  401c30:	cmn	x0, #0x3
  401c34:	b.hi	401dc8 <tigetstr@plt+0x978>  // b.pmore
  401c38:	cmp	w20, #0x1
  401c3c:	b.le	401da8 <tigetstr@plt+0x958>
  401c40:	add	x23, sp, #0xc0
  401c44:	add	x26, sp, #0x110
  401c48:	mov	x27, x23
  401c4c:	add	x25, sp, #0x78
  401c50:	mov	x22, #0x1                   	// #1
  401c54:	ldr	x0, [x24, x22, lsl #3]
  401c58:	mov	x1, x25
  401c5c:	mov	w2, #0x0                   	// #0
  401c60:	str	x0, [x26, x22, lsl #3]
  401c64:	str	xzr, [sp, #120]
  401c68:	bl	401340 <strtol@plt>
  401c6c:	str	x0, [x23, #8]
  401c70:	ldr	x0, [sp, #120]
  401c74:	cbz	x0, 401c80 <tigetstr@plt+0x830>
  401c78:	ldrb	w0, [x0]
  401c7c:	cbz	w0, 401c84 <tigetstr@plt+0x834>
  401c80:	str	xzr, [x23, #8]
  401c84:	add	w0, w22, #0x1
  401c88:	add	x23, x23, #0x8
  401c8c:	cmp	w0, w20
  401c90:	add	x22, x22, #0x1
  401c94:	ccmp	w0, #0x8, #0x0, lt  // lt = tstop
  401c98:	b.le	401c54 <tigetstr@plt+0x804>
  401c9c:	sxtw	x3, w20
  401ca0:	cmp	w3, #0x9
  401ca4:	b.le	401d84 <tigetstr@plt+0x934>
  401ca8:	mov	x0, x21
  401cac:	bl	402950 <tigetstr@plt+0x1500>
  401cb0:	cmp	w0, #0x1
  401cb4:	b.eq	401d94 <tigetstr@plt+0x944>  // b.none
  401cb8:	cmp	w0, #0x2
  401cbc:	b.eq	401db4 <tigetstr@plt+0x964>  // b.none
  401cc0:	add	x2, sp, #0x74
  401cc4:	mov	x1, x25
  401cc8:	mov	x0, x19
  401ccc:	bl	401290 <_nc_tparm_analyze@plt>
  401cd0:	ldr	x0, [sp, #120]
  401cd4:	ldp	x1, x2, [sp, #200]
  401cd8:	cmp	x0, #0x0
  401cdc:	ldr	x0, [sp, #280]
  401ce0:	ldr	x3, [sp, #216]
  401ce4:	csel	x1, x0, x1, ne  // ne = any
  401ce8:	ldr	x0, [sp, #128]
  401cec:	ldp	x4, x5, [sp, #304]
  401cf0:	cmp	x0, #0x0
  401cf4:	ldr	x0, [sp, #288]
  401cf8:	ldp	x6, x7, [sp, #320]
  401cfc:	csel	x2, x0, x2, ne  // ne = any
  401d00:	ldr	x0, [sp, #136]
  401d04:	ldp	x8, x9, [sp, #256]
  401d08:	cmp	x0, #0x0
  401d0c:	ldr	x0, [sp, #296]
  401d10:	csel	x3, x0, x3, ne  // ne = any
  401d14:	ldr	x0, [sp, #144]
  401d18:	cmp	x0, #0x0
  401d1c:	ldr	x0, [sp, #224]
  401d20:	csel	x4, x4, x0, ne  // ne = any
  401d24:	ldr	x0, [sp, #152]
  401d28:	cmp	x0, #0x0
  401d2c:	ldr	x0, [sp, #232]
  401d30:	csel	x5, x5, x0, ne  // ne = any
  401d34:	ldr	x0, [sp, #160]
  401d38:	cmp	x0, #0x0
  401d3c:	ldr	x0, [sp, #240]
  401d40:	csel	x6, x6, x0, ne  // ne = any
  401d44:	ldr	x0, [sp, #168]
  401d48:	cmp	x0, #0x0
  401d4c:	ldr	x0, [sp, #248]
  401d50:	csel	x7, x7, x0, ne  // ne = any
  401d54:	ldr	x0, [sp, #176]
  401d58:	cmp	x0, #0x0
  401d5c:	ldr	x0, [sp, #336]
  401d60:	csel	x0, x0, x8, ne  // ne = any
  401d64:	ldr	x8, [sp, #184]
  401d68:	cmp	x8, #0x0
  401d6c:	ldr	x8, [sp, #344]
  401d70:	csel	x8, x8, x9, ne  // ne = any
  401d74:	stp	x0, x8, [sp]
  401d78:	mov	x0, x19
  401d7c:	bl	401250 <tparm@plt>
  401d80:	b	401da4 <tigetstr@plt+0x954>
  401d84:	str	xzr, [x27, x3, lsl #3]
  401d88:	str	xzr, [x26, x3, lsl #3]
  401d8c:	add	x3, x3, #0x1
  401d90:	b	401ca0 <tigetstr@plt+0x850>
  401d94:	ldr	x1, [sp, #200]
  401d98:	mov	x0, x19
  401d9c:	ldr	x2, [sp, #288]
  401da0:	bl	401250 <tparm@plt>
  401da4:	mov	x19, x0
  401da8:	mov	x0, x19
  401dac:	bl	4011c0 <putp@plt>
  401db0:	b	401b40 <tigetstr@plt+0x6f0>
  401db4:	ldp	x2, x3, [sp, #288]
  401db8:	mov	x0, x19
  401dbc:	ldr	x1, [sp, #200]
  401dc0:	bl	401250 <tparm@plt>
  401dc4:	b	401da4 <tigetstr@plt+0x954>
  401dc8:	mov	w19, #0x1                   	// #1
  401dcc:	b	401b74 <tigetstr@plt+0x724>
  401dd0:	b	401400 <putchar@plt>
  401dd4:	stp	x29, x30, [sp, #-64]!
  401dd8:	mov	x29, sp
  401ddc:	stp	x19, x20, [sp, #16]
  401de0:	adrp	x20, 413000 <tigetstr@plt+0x11bb0>
  401de4:	adrp	x19, 401000 <memcpy@plt-0x160>
  401de8:	ldr	x20, [x20, #4064]
  401dec:	str	x23, [sp, #48]
  401df0:	and	w23, w0, #0xff
  401df4:	stp	x21, x22, [sp, #32]
  401df8:	mov	w22, #0x1                   	// #1
  401dfc:	ldr	x0, [x20]
  401e00:	add	x19, x19, #0xdd0
  401e04:	ldp	x1, x0, [x0, #24]
  401e08:	ldrsh	w2, [x1, #4]
  401e0c:	ldrh	w1, [x1, #4]
  401e10:	ldr	x0, [x0, #40]
  401e14:	cmp	w2, #0x0
  401e18:	csel	w1, w1, w22, gt
  401e1c:	mov	x2, x19
  401e20:	sxth	w1, w1
  401e24:	bl	4011b0 <tputs@plt>
  401e28:	mov	w21, w0
  401e2c:	cbnz	w23, 401e64 <tigetstr@plt+0xa14>
  401e30:	adrp	x0, 402000 <tigetstr@plt+0xbb0>
  401e34:	add	x0, x0, #0xea7
  401e38:	bl	401450 <tigetstr@plt>
  401e3c:	cbz	x0, 401e64 <tigetstr@plt+0xa14>
  401e40:	ldr	x1, [x20]
  401e44:	ldr	x1, [x1, #24]
  401e48:	ldrsh	w2, [x1, #4]
  401e4c:	ldrh	w1, [x1, #4]
  401e50:	cmp	w2, #0x0
  401e54:	mov	x2, x19
  401e58:	csel	w1, w1, w22, gt
  401e5c:	sxth	w1, w1
  401e60:	bl	4011b0 <tputs@plt>
  401e64:	mov	w0, w21
  401e68:	ldp	x19, x20, [sp, #16]
  401e6c:	ldp	x21, x22, [sp, #32]
  401e70:	ldr	x23, [sp, #48]
  401e74:	ldp	x29, x30, [sp], #64
  401e78:	ret
  401e7c:	adrp	x1, 414000 <tigetstr@plt+0x12bb0>
  401e80:	ldr	x1, [x1, #456]
  401e84:	b	4011d0 <putc@plt>
  401e88:	stp	x29, x30, [sp, #-48]!
  401e8c:	mov	x29, sp
  401e90:	stp	x19, x20, [sp, #16]
  401e94:	mov	x19, x0
  401e98:	stp	x21, x22, [sp, #32]
  401e9c:	bl	4013e0 <__errno_location@plt>
  401ea0:	ldr	w20, [x0]
  401ea4:	adrp	x0, 413000 <tigetstr@plt+0x11bb0>
  401ea8:	ldr	x0, [x0, #4008]
  401eac:	ldr	x21, [x0]
  401eb0:	adrp	x0, 413000 <tigetstr@plt+0x11bb0>
  401eb4:	ldr	x0, [x0, #4056]
  401eb8:	ldr	x22, [x0]
  401ebc:	mov	w0, w20
  401ec0:	bl	4012d0 <strerror@plt>
  401ec4:	mov	x4, x0
  401ec8:	mov	x3, x19
  401ecc:	mov	x2, x22
  401ed0:	adrp	x1, 402000 <tigetstr@plt+0xbb0>
  401ed4:	add	x1, x1, #0xeaa
  401ed8:	adrp	x19, 414000 <tigetstr@plt+0x12bb0>
  401edc:	mov	x0, x21
  401ee0:	bl	401420 <fprintf@plt>
  401ee4:	bl	402a1c <tigetstr@plt+0x15cc>
  401ee8:	ldr	x1, [x19, #456]
  401eec:	mov	w0, #0xa                   	// #10
  401ef0:	bl	4011e0 <fputc@plt>
  401ef4:	ldr	x0, [x19, #456]
  401ef8:	bl	401390 <fflush@plt>
  401efc:	add	w0, w20, #0x4
  401f00:	bl	401190 <exit@plt>
  401f04:	mov	x12, #0x2040                	// #8256
  401f08:	sub	sp, sp, x12
  401f0c:	stp	x29, x30, [sp]
  401f10:	mov	x29, sp
  401f14:	stp	x19, x20, [sp, #16]
  401f18:	stp	x21, x22, [sp, #32]
  401f1c:	stp	x23, x24, [sp, #48]
  401f20:	cbz	x0, 401fb4 <tigetstr@plt+0xb64>
  401f24:	mov	x21, x0
  401f28:	adrp	x1, 402000 <tigetstr@plt+0xbb0>
  401f2c:	mov	w22, #0x0                   	// #0
  401f30:	add	x1, x1, #0xc8f
  401f34:	bl	401230 <fopen@plt>
  401f38:	mov	x19, x0
  401f3c:	cbz	x0, 401fac <tigetstr@plt+0xb5c>
  401f40:	add	x23, sp, #0x40
  401f44:	adrp	x24, 414000 <tigetstr@plt+0x12bb0>
  401f48:	mov	x3, x19
  401f4c:	mov	x0, x23
  401f50:	mov	x2, #0x2000                	// #8192
  401f54:	mov	x1, #0x1                   	// #1
  401f58:	bl	401350 <fread@plt>
  401f5c:	mov	x20, x0
  401f60:	cbnz	x0, 401f8c <tigetstr@plt+0xb3c>
  401f64:	mov	x0, x19
  401f68:	bl	401220 <fclose@plt>
  401f6c:	mov	w0, w22
  401f70:	mov	x12, #0x2040                	// #8256
  401f74:	ldp	x29, x30, [sp]
  401f78:	ldp	x19, x20, [sp, #16]
  401f7c:	ldp	x21, x22, [sp, #32]
  401f80:	ldp	x23, x24, [sp, #48]
  401f84:	add	sp, sp, x12
  401f88:	ret
  401f8c:	ldr	x3, [x24, #456]
  401f90:	mov	x2, x20
  401f94:	mov	x0, x23
  401f98:	mov	x1, #0x1                   	// #1
  401f9c:	mov	w22, #0x1                   	// #1
  401fa0:	bl	401380 <fwrite@plt>
  401fa4:	cmp	x0, x20
  401fa8:	b.eq	401f48 <tigetstr@plt+0xaf8>  // b.none
  401fac:	mov	x0, x21
  401fb0:	bl	401e88 <tigetstr@plt+0xa38>
  401fb4:	mov	w22, #0x0                   	// #0
  401fb8:	b	401f6c <tigetstr@plt+0xb1c>
  401fbc:	stp	x29, x30, [sp, #-32]!
  401fc0:	add	x1, x1, w3, sxtw
  401fc4:	add	x3, x0, w3, sxtw
  401fc8:	mov	x29, sp
  401fcc:	stp	x19, x20, [sp, #16]
  401fd0:	ldrb	w19, [x1, #17]
  401fd4:	ldrb	w1, [x3, #17]
  401fd8:	cmp	w19, w1
  401fdc:	ccmp	w1, w4, #0x0, eq  // eq = none
  401fe0:	b.eq	4020c4 <tigetstr@plt+0xc74>  // b.none
  401fe4:	adrp	x20, 413000 <tigetstr@plt+0x11bb0>
  401fe8:	cmp	w19, w1
  401fec:	adrp	x0, 402000 <tigetstr@plt+0xbb0>
  401ff0:	adrp	x3, 402000 <tigetstr@plt+0xbb0>
  401ff4:	ldr	x20, [x20, #4008]
  401ff8:	add	x0, x0, #0xebd
  401ffc:	add	x3, x3, #0xeb6
  402000:	adrp	x1, 402000 <tigetstr@plt+0xbb0>
  402004:	csel	x3, x3, x0, ne  // ne = any
  402008:	add	x1, x1, #0xec0
  40200c:	ldr	x0, [x20]
  402010:	bl	401420 <fprintf@plt>
  402014:	cbnz	w19, 402030 <tigetstr@plt+0xbe0>
  402018:	ldr	x1, [x20]
  40201c:	adrp	x0, 402000 <tigetstr@plt+0xbb0>
  402020:	add	x0, x0, #0xec7
  402024:	ldp	x19, x20, [sp, #16]
  402028:	ldp	x29, x30, [sp], #32
  40202c:	b	401180 <fputs@plt>
  402030:	cmp	w19, #0x7f
  402034:	ldr	x0, [x20]
  402038:	b.ne	40204c <tigetstr@plt+0xbfc>  // b.any
  40203c:	mov	x1, x0
  402040:	adrp	x0, 402000 <tigetstr@plt+0xbb0>
  402044:	add	x0, x0, #0xecf
  402048:	b	402024 <tigetstr@plt+0xbd4>
  40204c:	adrp	x1, 413000 <tigetstr@plt+0x11bb0>
  402050:	ldr	x1, [x1, #4064]
  402054:	ldr	x1, [x1]
  402058:	ldr	x1, [x1, #32]
  40205c:	ldr	x1, [x1, #440]
  402060:	cbz	x1, 402088 <tigetstr@plt+0xc38>
  402064:	ldrb	w2, [x1]
  402068:	cmp	w2, w19
  40206c:	b.ne	402088 <tigetstr@plt+0xc38>  // b.any
  402070:	ldrb	w1, [x1, #1]
  402074:	cbnz	w1, 402088 <tigetstr@plt+0xc38>
  402078:	mov	x1, x0
  40207c:	adrp	x0, 402000 <tigetstr@plt+0xbb0>
  402080:	add	x0, x0, #0xed8
  402084:	b	402024 <tigetstr@plt+0xbd4>
  402088:	cmp	w19, #0x1f
  40208c:	b.hi	4020ac <tigetstr@plt+0xc5c>  // b.pmore
  402090:	eor	w3, w19, #0x40
  402094:	adrp	x1, 402000 <tigetstr@plt+0xbb0>
  402098:	ldp	x19, x20, [sp, #16]
  40209c:	mov	w2, w3
  4020a0:	ldp	x29, x30, [sp], #32
  4020a4:	add	x1, x1, #0xee4
  4020a8:	b	401420 <fprintf@plt>
  4020ac:	mov	w2, w19
  4020b0:	adrp	x1, 402000 <tigetstr@plt+0xbb0>
  4020b4:	ldp	x19, x20, [sp, #16]
  4020b8:	add	x1, x1, #0xef7
  4020bc:	ldp	x29, x30, [sp], #32
  4020c0:	b	401420 <fprintf@plt>
  4020c4:	ldp	x19, x20, [sp, #16]
  4020c8:	ldp	x29, x30, [sp], #32
  4020cc:	ret
  4020d0:	sub	x1, x0, #0x1
  4020d4:	cmn	x1, #0x3
  4020d8:	b.hi	402100 <tigetstr@plt+0xcb0>  // b.pmore
  4020dc:	stp	x29, x30, [sp, #-16]!
  4020e0:	mov	w1, #0x0                   	// #0
  4020e4:	adrp	x2, 401000 <memcpy@plt-0x160>
  4020e8:	mov	x29, sp
  4020ec:	add	x2, x2, #0xe7c
  4020f0:	bl	4011b0 <tputs@plt>
  4020f4:	mov	w0, #0x1                   	// #1
  4020f8:	ldp	x29, x30, [sp], #16
  4020fc:	ret
  402100:	mov	w0, #0x0                   	// #0
  402104:	ret
  402108:	stp	x29, x30, [sp, #-16]!
  40210c:	adrp	x0, 413000 <tigetstr@plt+0x11bb0>
  402110:	mov	x29, sp
  402114:	ldr	x0, [x0, #4064]
  402118:	ldr	x0, [x0]
  40211c:	ldr	x0, [x0, #32]
  402120:	ldr	x0, [x0, #16]
  402124:	sub	x1, x0, #0x1
  402128:	cmn	x1, #0x3
  40212c:	b.hi	402140 <tigetstr@plt+0xcf0>  // b.pmore
  402130:	bl	4020d0 <tigetstr@plt+0xc80>
  402134:	mov	w0, #0x1                   	// #1
  402138:	ldp	x29, x30, [sp], #16
  40213c:	ret
  402140:	mov	w0, #0xd                   	// #13
  402144:	bl	401e7c <tigetstr@plt+0xa2c>
  402148:	b	402134 <tigetstr@plt+0xce4>
  40214c:	stp	x29, x30, [sp, #-32]!
  402150:	mov	x29, sp
  402154:	stp	x19, x20, [sp, #16]
  402158:	mov	x19, x1
  40215c:	mov	w20, w0
  402160:	bl	401200 <tcgetattr@plt>
  402164:	ldrb	w0, [x19, #30]
  402168:	mov	w1, #0xf                   	// #15
  40216c:	mov	x2, x19
  402170:	cmp	w0, #0x0
  402174:	csel	w0, w0, w1, ne  // ne = any
  402178:	strb	w0, [x19, #30]
  40217c:	ldrb	w0, [x19, #21]
  402180:	mov	w1, #0x4                   	// #4
  402184:	cmp	w0, #0x0
  402188:	csel	w0, w0, w1, ne  // ne = any
  40218c:	ldrb	w1, [x19, #19]
  402190:	strb	w0, [x19, #21]
  402194:	mov	w0, #0x7f                  	// #127
  402198:	cmp	w1, #0x0
  40219c:	csel	w1, w1, w0, ne  // ne = any
  4021a0:	strb	w1, [x19, #19]
  4021a4:	ldrb	w1, [x19, #17]
  4021a8:	mov	w0, #0x3                   	// #3
  4021ac:	cmp	w1, #0x0
  4021b0:	csel	w1, w1, w0, ne  // ne = any
  4021b4:	strb	w1, [x19, #17]
  4021b8:	ldrb	w1, [x19, #20]
  4021bc:	mov	w0, #0x15                  	// #21
  4021c0:	cmp	w1, #0x0
  4021c4:	csel	w1, w1, w0, ne  // ne = any
  4021c8:	strb	w1, [x19, #20]
  4021cc:	ldrb	w1, [x19, #32]
  4021d0:	mov	w0, #0x16                  	// #22
  4021d4:	cmp	w1, #0x0
  4021d8:	csel	w1, w1, w0, ne  // ne = any
  4021dc:	strb	w1, [x19, #32]
  4021e0:	ldrb	w1, [x19, #18]
  4021e4:	mov	w0, #0x1c                  	// #28
  4021e8:	cmp	w1, #0x0
  4021ec:	csel	w1, w1, w0, ne  // ne = any
  4021f0:	strb	w1, [x19, #18]
  4021f4:	ldrb	w1, [x19, #29]
  4021f8:	mov	w0, #0x12                  	// #18
  4021fc:	cmp	w1, #0x0
  402200:	csel	w1, w1, w0, ne  // ne = any
  402204:	strb	w1, [x19, #29]
  402208:	ldrb	w1, [x19, #25]
  40220c:	mov	w0, #0x11                  	// #17
  402210:	cmp	w1, #0x0
  402214:	csel	w1, w1, w0, ne  // ne = any
  402218:	strb	w1, [x19, #25]
  40221c:	ldrb	w1, [x19, #26]
  402220:	mov	w0, #0x13                  	// #19
  402224:	cmp	w1, #0x0
  402228:	csel	w1, w1, w0, ne  // ne = any
  40222c:	strb	w1, [x19, #26]
  402230:	ldrb	w1, [x19, #27]
  402234:	mov	w0, #0x1a                  	// #26
  402238:	cmp	w1, #0x0
  40223c:	csel	w1, w1, w0, ne  // ne = any
  402240:	strb	w1, [x19, #27]
  402244:	ldrb	w1, [x19, #31]
  402248:	mov	w0, #0x17                  	// #23
  40224c:	cmp	w1, #0x0
  402250:	csel	w1, w1, w0, ne  // ne = any
  402254:	strb	w1, [x19, #31]
  402258:	ldr	w1, [x19]
  40225c:	mov	w0, #0xffffe506            	// #-6906
  402260:	and	w1, w1, w0
  402264:	mov	w0, #0x2506                	// #9478
  402268:	orr	w1, w1, w0
  40226c:	str	w1, [x19]
  402270:	ldr	w1, [x19, #4]
  402274:	mov	w0, #0xffff0005            	// #-65531
  402278:	and	w1, w1, w0
  40227c:	mov	w0, #0x5                   	// #5
  402280:	orr	w1, w1, w0
  402284:	str	w1, [x19, #4]
  402288:	ldr	w1, [x19, #8]
  40228c:	mov	w0, #0xfffff48f            	// #-2929
  402290:	and	w1, w1, w0
  402294:	mov	w0, #0xb0                  	// #176
  402298:	orr	w1, w1, w0
  40229c:	str	w1, [x19, #8]
  4022a0:	ldr	w1, [x19, #12]
  4022a4:	mov	w0, #0xfffffe3b            	// #-453
  4022a8:	and	w1, w1, w0
  4022ac:	mov	w0, #0xa3b                 	// #2619
  4022b0:	orr	w1, w1, w0
  4022b4:	mov	w0, w20
  4022b8:	str	w1, [x19, #12]
  4022bc:	mov	w1, #0x1                   	// #1
  4022c0:	ldp	x19, x20, [sp, #16]
  4022c4:	ldp	x29, x30, [sp], #32
  4022c8:	b	4013a0 <tcsetattr@plt>
  4022cc:	stp	x29, x30, [sp, #-48]!
  4022d0:	mov	x29, sp
  4022d4:	stp	x19, x20, [sp, #16]
  4022d8:	mov	x19, x0
  4022dc:	mov	w20, w3
  4022e0:	stp	x21, x22, [sp, #32]
  4022e4:	mov	w21, w2
  4022e8:	ldrb	w0, [x0, #19]
  4022ec:	cbz	w0, 40231c <tigetstr@plt+0xecc>
  4022f0:	tbz	w1, #31, 402320 <tigetstr@plt+0xed0>
  4022f4:	ldrb	w0, [x19, #17]
  4022f8:	cbz	w0, 402378 <tigetstr@plt+0xf28>
  4022fc:	tbz	w21, #31, 402384 <tigetstr@plt+0xf34>
  402300:	ldrb	w0, [x19, #20]
  402304:	cbz	w0, 40238c <tigetstr@plt+0xf3c>
  402308:	tbz	w20, #31, 402398 <tigetstr@plt+0xf48>
  40230c:	ldp	x19, x20, [sp, #16]
  402310:	ldp	x21, x22, [sp, #32]
  402314:	ldp	x29, x30, [sp], #48
  402318:	ret
  40231c:	tbnz	w1, #31, 40232c <tigetstr@plt+0xedc>
  402320:	and	w1, w1, #0xff
  402324:	strb	w1, [x19, #19]
  402328:	b	4022f4 <tigetstr@plt+0xea4>
  40232c:	adrp	x0, 413000 <tigetstr@plt+0x11bb0>
  402330:	ldr	x0, [x0, #4064]
  402334:	ldr	x0, [x0]
  402338:	ldr	x1, [x0, #16]
  40233c:	ldrb	w1, [x1, #15]
  402340:	cbz	w1, 402370 <tigetstr@plt+0xf20>
  402344:	ldr	x0, [x0, #32]
  402348:	ldr	x22, [x0, #440]
  40234c:	sub	x0, x22, #0x1
  402350:	cmn	x0, #0x3
  402354:	b.hi	402370 <tigetstr@plt+0xf20>  // b.pmore
  402358:	mov	x0, x22
  40235c:	bl	401170 <strlen@plt>
  402360:	cmp	x0, #0x1
  402364:	b.ne	402370 <tigetstr@plt+0xf20>  // b.any
  402368:	ldrb	w1, [x22]
  40236c:	b	402320 <tigetstr@plt+0xed0>
  402370:	mov	w1, #0x7f                  	// #127
  402374:	b	402320 <tigetstr@plt+0xed0>
  402378:	cmp	w21, #0x0
  40237c:	mov	w0, #0x3                   	// #3
  402380:	csel	w21, w21, w0, ge  // ge = tcont
  402384:	strb	w21, [x19, #17]
  402388:	b	402300 <tigetstr@plt+0xeb0>
  40238c:	cmp	w20, #0x0
  402390:	mov	w0, #0x15                  	// #21
  402394:	csel	w20, w20, w0, ge  // ge = tcont
  402398:	strb	w20, [x19, #20]
  40239c:	b	40230c <tigetstr@plt+0xebc>
  4023a0:	ldr	x1, [x0]
  4023a4:	mov	x2, #0xfffffffffffffeff    	// #-257
  4023a8:	mov	x3, #0x100                 	// #256
  4023ac:	movk	x2, #0xfffb, lsl #32
  4023b0:	movk	x3, #0x4, lsl #32
  4023b4:	and	x2, x1, x2
  4023b8:	orr	x1, x1, x3
  4023bc:	str	x1, [x0]
  4023c0:	ldr	w1, [x0, #12]
  4023c4:	orr	w3, w1, #0x8
  4023c8:	str	w3, [x0, #12]
  4023cc:	adrp	x3, 413000 <tigetstr@plt+0x11bb0>
  4023d0:	ldr	x3, [x3, #4064]
  4023d4:	ldr	x3, [x3]
  4023d8:	ldr	x3, [x3, #32]
  4023dc:	ldr	x3, [x3, #824]
  4023e0:	sub	x4, x3, #0x1
  4023e4:	cmn	x4, #0x3
  4023e8:	b.hi	402404 <tigetstr@plt+0xfb4>  // b.pmore
  4023ec:	ldrb	w4, [x3]
  4023f0:	cmp	w4, #0xa
  4023f4:	b.ne	402404 <tigetstr@plt+0xfb4>  // b.any
  4023f8:	ldrb	w3, [x3, #1]
  4023fc:	cbnz	w3, 402404 <tigetstr@plt+0xfb4>
  402400:	str	x2, [x0]
  402404:	orr	w1, w1, #0x38
  402408:	str	w1, [x0, #12]
  40240c:	ret
  402410:	stp	x29, x30, [sp, #-96]!
  402414:	mov	x29, sp
  402418:	stp	x19, x20, [sp, #16]
  40241c:	stp	x21, x22, [sp, #32]
  402420:	stp	x23, x24, [sp, #48]
  402424:	stp	x25, x26, [sp, #64]
  402428:	stp	x27, x28, [sp, #80]
  40242c:	cbz	x1, 402450 <tigetstr@plt+0x1000>
  402430:	mov	x2, x1
  402434:	ldr	w1, [x1, #4]
  402438:	mov	w3, #0x182c                	// #6188
  40243c:	ands	w1, w1, w3
  402440:	b.eq	402450 <tigetstr@plt+0x1000>  // b.none
  402444:	str	w1, [x2, #4]
  402448:	mov	w1, #0x1                   	// #1
  40244c:	bl	4013a0 <tcsetattr@plt>
  402450:	adrp	x2, 414000 <tigetstr@plt+0x12bb0>
  402454:	add	x0, x2, #0x1c8
  402458:	mov	x21, x2
  40245c:	ldrb	w1, [x0, #8]
  402460:	cbnz	w1, 40246c <tigetstr@plt+0x101c>
  402464:	ldrb	w0, [x0, #9]
  402468:	cbz	w0, 40264c <tigetstr@plt+0x11fc>
  40246c:	adrp	x1, 413000 <tigetstr@plt+0x11bb0>
  402470:	mov	x20, x1
  402474:	ldr	x0, [x1, #4064]
  402478:	ldr	x0, [x0]
  40247c:	ldr	x0, [x0, #32]
  402480:	ldr	x0, [x0, #1104]
  402484:	sub	x2, x0, #0x1
  402488:	cmn	x2, #0x3
  40248c:	b.hi	402494 <tigetstr@plt+0x1044>  // b.pmore
  402490:	bl	4012c0 <system@plt>
  402494:	ldr	x0, [x20, #4064]
  402498:	ldr	x0, [x0]
  40249c:	ldr	x1, [x0, #32]
  4024a0:	add	x0, x21, #0x1c8
  4024a4:	ldrb	w0, [x0, #8]
  4024a8:	cbz	w0, 4024b4 <tigetstr@plt+0x1064>
  4024ac:	ldr	x0, [x1, #976]
  4024b0:	cbnz	x0, 4024b8 <tigetstr@plt+0x1068>
  4024b4:	ldr	x0, [x1, #384]
  4024b8:	bl	4020d0 <tigetstr@plt+0xc80>
  4024bc:	and	w22, w0, #0xff
  4024c0:	add	x0, x21, #0x1c8
  4024c4:	ldrb	w0, [x0, #8]
  4024c8:	cbz	w0, 4024e0 <tigetstr@plt+0x1090>
  4024cc:	ldr	x0, [x20, #4064]
  4024d0:	ldr	x0, [x0]
  4024d4:	ldr	x0, [x0, #32]
  4024d8:	ldr	x0, [x0, #984]
  4024dc:	cbnz	x0, 4024f0 <tigetstr@plt+0x10a0>
  4024e0:	ldr	x0, [x20, #4064]
  4024e4:	ldr	x0, [x0]
  4024e8:	ldr	x0, [x0, #32]
  4024ec:	ldr	x0, [x0, #392]
  4024f0:	bl	4020d0 <tigetstr@plt+0xc80>
  4024f4:	ldr	x23, [x20, #4064]
  4024f8:	and	w0, w0, #0xff
  4024fc:	orr	w22, w22, w0
  402500:	ldr	x2, [x23]
  402504:	ldr	x1, [x2, #32]
  402508:	ldr	x0, [x1, #2160]
  40250c:	sub	x3, x0, #0x1
  402510:	cmn	x3, #0x3
  402514:	b.hi	402668 <tigetstr@plt+0x1218>  // b.pmore
  402518:	bl	4020d0 <tigetstr@plt+0xc80>
  40251c:	and	w0, w0, #0xff
  402520:	orr	w22, w22, w0
  402524:	ldr	x24, [x20, #4064]
  402528:	ldr	x0, [x24]
  40252c:	ldr	x1, [x0, #24]
  402530:	ldrsh	w3, [x1, #2]
  402534:	cmp	w3, #0x8
  402538:	mvn	w3, w3
  40253c:	lsr	w3, w3, #31
  402540:	csel	w19, w3, wzr, ne  // ne = any
  402544:	cbz	w19, 4025d4 <tigetstr@plt+0x1184>
  402548:	ldr	x2, [x0, #32]
  40254c:	ldr	x0, [x2, #1056]
  402550:	sub	x0, x0, #0x1
  402554:	cmn	x0, #0x3
  402558:	b.hi	402828 <tigetstr@plt+0x13d8>  // b.pmore
  40255c:	ldr	x0, [x2, #32]
  402560:	sub	x0, x0, #0x1
  402564:	cmn	x0, #0x3
  402568:	b.hi	402828 <tigetstr@plt+0x13d8>  // b.pmore
  40256c:	ldrsh	w25, [x1]
  402570:	bl	402108 <tigetstr@plt+0xcb8>
  402574:	ldr	x0, [x24]
  402578:	mov	w1, #0x0                   	// #0
  40257c:	adrp	x23, 401000 <memcpy@plt-0x160>
  402580:	add	x2, x23, #0xe7c
  402584:	ldr	x0, [x0, #32]
  402588:	ldr	x0, [x0, #32]
  40258c:	bl	4011b0 <tputs@plt>
  402590:	ldr	x0, [x24]
  402594:	ldr	x0, [x0, #24]
  402598:	ldrsh	w1, [x0, #2]
  40259c:	cmp	w1, #0x1
  4025a0:	b.le	4025d4 <tigetstr@plt+0x1184>
  4025a4:	cmp	w25, w1
  4025a8:	b.ge	4025b0 <tigetstr@plt+0x1160>  // b.tcont
  4025ac:	strh	w25, [x0, #2]
  4025b0:	ldrsh	w24, [x0, #2]
  4025b4:	adrp	x26, 402000 <tigetstr@plt+0xbb0>
  4025b8:	ldr	x27, [x20, #4064]
  4025bc:	adrp	x28, 402000 <tigetstr@plt+0xbb0>
  4025c0:	add	x26, x26, #0xc94
  4025c4:	add	x28, x28, #0xefc
  4025c8:	cmp	w25, w24
  4025cc:	b.gt	4027e0 <tigetstr@plt+0x1390>
  4025d0:	bl	402108 <tigetstr@plt+0xcb8>
  4025d4:	ldr	x0, [x20, #4064]
  4025d8:	orr	w19, w22, w19
  4025dc:	ldr	x0, [x0]
  4025e0:	ldr	x1, [x0, #32]
  4025e4:	add	x0, x21, #0x1c8
  4025e8:	ldrb	w0, [x0, #8]
  4025ec:	cbz	w0, 4025f8 <tigetstr@plt+0x11a8>
  4025f0:	ldr	x0, [x1, #1000]
  4025f4:	cbnz	x0, 4025fc <tigetstr@plt+0x11ac>
  4025f8:	ldr	x0, [x1, #408]
  4025fc:	bl	401f04 <tigetstr@plt+0xab4>
  402600:	add	x2, x21, #0x1c8
  402604:	and	w22, w0, #0xff
  402608:	ldrb	w0, [x2, #8]
  40260c:	cbz	w0, 402624 <tigetstr@plt+0x11d4>
  402610:	ldr	x0, [x20, #4064]
  402614:	ldr	x0, [x0]
  402618:	ldr	x0, [x0, #32]
  40261c:	ldr	x0, [x0, #992]
  402620:	cbnz	x0, 402634 <tigetstr@plt+0x11e4>
  402624:	ldr	x1, [x20, #4064]
  402628:	ldr	x0, [x1]
  40262c:	ldr	x0, [x0, #32]
  402630:	ldr	x0, [x0, #400]
  402634:	bl	4020d0 <tigetstr@plt+0xc80>
  402638:	cmp	w22, #0x0
  40263c:	and	w0, w0, #0xff
  402640:	ccmp	w0, #0x0, #0x0, eq  // eq = none
  402644:	cset	w0, ne  // ne = any
  402648:	orr	w0, w19, w0
  40264c:	ldp	x19, x20, [sp, #16]
  402650:	ldp	x21, x22, [sp, #32]
  402654:	ldp	x23, x24, [sp, #48]
  402658:	ldp	x25, x26, [sp, #64]
  40265c:	ldp	x27, x28, [sp, #80]
  402660:	ldp	x29, x30, [sp], #96
  402664:	ret
  402668:	ldr	x0, [x1, #2944]
  40266c:	sub	x3, x0, #0x1
  402670:	cmn	x3, #0x3
  402674:	b.hi	402694 <tigetstr@plt+0x1244>  // b.pmore
  402678:	ldr	x1, [x2, #24]
  40267c:	ldrsh	w2, [x1]
  402680:	mov	x1, #0x0                   	// #0
  402684:	sub	w2, w2, #0x1
  402688:	sxtw	x2, w2
  40268c:	bl	401250 <tparm@plt>
  402690:	b	402518 <tigetstr@plt+0x10c8>
  402694:	ldr	x0, [x1, #2736]
  402698:	sub	x2, x0, #0x1
  40269c:	cmn	x2, #0x3
  4026a0:	b.hi	4026f8 <tigetstr@plt+0x12a8>  // b.pmore
  4026a4:	ldr	x2, [x1, #2744]
  4026a8:	sub	x2, x2, #0x1
  4026ac:	cmn	x2, #0x3
  4026b0:	b.hi	4026f8 <tigetstr@plt+0x12a8>  // b.pmore
  4026b4:	mov	x1, #0x0                   	// #0
  4026b8:	bl	401250 <tparm@plt>
  4026bc:	bl	4020d0 <tigetstr@plt+0xc80>
  4026c0:	and	w19, w0, #0xff
  4026c4:	ldr	x0, [x23]
  4026c8:	ldp	x1, x0, [x0, #24]
  4026cc:	ldrsh	w1, [x1]
  4026d0:	ldr	x0, [x0, #2744]
  4026d4:	sub	w1, w1, #0x1
  4026d8:	sxtw	x1, w1
  4026dc:	bl	401250 <tparm@plt>
  4026e0:	bl	4020d0 <tigetstr@plt+0xc80>
  4026e4:	and	w0, w0, #0xff
  4026e8:	cmp	w19, #0x0
  4026ec:	ccmp	w0, #0x0, #0x0, eq  // eq = none
  4026f0:	cset	w0, ne  // ne = any
  4026f4:	b	402520 <tigetstr@plt+0x10d0>
  4026f8:	ldr	x0, [x1, #2168]
  4026fc:	sub	x0, x0, #0x1
  402700:	cmn	x0, #0x3
  402704:	b.hi	402524 <tigetstr@plt+0x10d4>  // b.pmore
  402708:	ldr	x0, [x1, #2176]
  40270c:	sub	x0, x0, #0x1
  402710:	cmn	x0, #0x3
  402714:	b.hi	402524 <tigetstr@plt+0x10d4>  // b.pmore
  402718:	bl	402108 <tigetstr@plt+0xcb8>
  40271c:	and	w19, w0, #0xff
  402720:	ldr	x23, [x20, #4064]
  402724:	ldr	x0, [x23]
  402728:	ldr	x0, [x0, #32]
  40272c:	ldr	x0, [x0, #2168]
  402730:	bl	4020d0 <tigetstr@plt+0xc80>
  402734:	and	w0, w0, #0xff
  402738:	ldr	x1, [x23]
  40273c:	cmp	w19, #0x0
  402740:	ccmp	w0, #0x0, #0x0, eq  // eq = none
  402744:	cset	w19, ne  // ne = any
  402748:	ldr	x0, [x1, #32]
  40274c:	orr	w19, w22, w19
  402750:	ldr	x0, [x0, #896]
  402754:	sub	x2, x0, #0x1
  402758:	cmn	x2, #0x3
  40275c:	b.hi	4027d8 <tigetstr@plt+0x1388>  // b.pmore
  402760:	ldr	x1, [x1, #24]
  402764:	ldrsh	w1, [x1]
  402768:	sub	w1, w1, #0x1
  40276c:	sxtw	x1, w1
  402770:	bl	401250 <tparm@plt>
  402774:	bl	4020d0 <tigetstr@plt+0xc80>
  402778:	orr	w19, w19, w0
  40277c:	and	w19, w19, #0xff
  402780:	ldr	x0, [x20, #4064]
  402784:	ldr	x0, [x0]
  402788:	ldr	x0, [x0, #32]
  40278c:	ldr	x0, [x0, #2176]
  402790:	bl	4020d0 <tigetstr@plt+0xc80>
  402794:	and	w0, w0, #0xff
  402798:	orr	w19, w19, w0
  40279c:	bl	402108 <tigetstr@plt+0xcb8>
  4027a0:	and	w0, w0, #0xff
  4027a4:	orr	w22, w19, w0
  4027a8:	b	402524 <tigetstr@plt+0x10d4>
  4027ac:	add	w22, w22, #0x1
  4027b0:	mov	w19, #0x1                   	// #1
  4027b4:	mov	w0, #0x20                  	// #32
  4027b8:	bl	401e7c <tigetstr@plt+0xa2c>
  4027bc:	ldr	x0, [x23]
  4027c0:	ldr	x0, [x0, #24]
  4027c4:	ldrsh	w0, [x0]
  4027c8:	sub	w0, w0, #0x1
  4027cc:	cmp	w0, w22
  4027d0:	b.gt	4027ac <tigetstr@plt+0x135c>
  4027d4:	b	402780 <tigetstr@plt+0x1330>
  4027d8:	mov	w22, #0x0                   	// #0
  4027dc:	b	4027bc <tigetstr@plt+0x136c>
  4027e0:	ldr	x0, [x27]
  4027e4:	mov	x3, x26
  4027e8:	mov	x1, x28
  4027ec:	ldr	x0, [x0, #24]
  4027f0:	ldrsh	w2, [x0, #2]
  4027f4:	ldr	x0, [x21, #456]
  4027f8:	bl	401420 <fprintf@plt>
  4027fc:	ldr	x0, [x27]
  402800:	add	x2, x23, #0xe7c
  402804:	mov	w1, #0x0                   	// #0
  402808:	ldr	x0, [x0, #32]
  40280c:	ldr	x0, [x0, #1056]
  402810:	bl	4011b0 <tputs@plt>
  402814:	ldr	x0, [x27]
  402818:	ldr	x0, [x0, #24]
  40281c:	ldrsh	w0, [x0, #2]
  402820:	add	w24, w24, w0
  402824:	b	4025c8 <tigetstr@plt+0x1178>
  402828:	mov	w19, #0x0                   	// #0
  40282c:	b	4025d4 <tigetstr@plt+0x1184>
  402830:	adrp	x4, 414000 <tigetstr@plt+0x12bb0>
  402834:	add	x3, x4, #0x1c8
  402838:	str	x0, [x4, #456]
  40283c:	strb	w1, [x3, #8]
  402840:	strb	w2, [x3, #9]
  402844:	ret
  402848:	adrp	x0, 414000 <tigetstr@plt+0x12bb0>
  40284c:	ldr	x0, [x0, #456]
  402850:	cbz	x0, 402858 <tigetstr@plt+0x1408>
  402854:	b	401390 <fflush@plt>
  402858:	ret
  40285c:	stp	x29, x30, [sp, #-32]!
  402860:	mov	w4, #0x7f                  	// #127
  402864:	mov	w3, #0x2                   	// #2
  402868:	mov	x29, sp
  40286c:	adrp	x2, 402000 <tigetstr@plt+0xbb0>
  402870:	add	x2, x2, #0xf00
  402874:	stp	x19, x20, [sp, #16]
  402878:	mov	x19, x0
  40287c:	mov	x20, x1
  402880:	bl	401fbc <tigetstr@plt+0xb6c>
  402884:	mov	x1, x20
  402888:	mov	x0, x19
  40288c:	mov	w4, #0x15                  	// #21
  402890:	mov	w3, #0x3                   	// #3
  402894:	adrp	x2, 402000 <tigetstr@plt+0xbb0>
  402898:	add	x2, x2, #0xf06
  40289c:	bl	401fbc <tigetstr@plt+0xb6c>
  4028a0:	mov	x1, x20
  4028a4:	mov	x0, x19
  4028a8:	ldp	x19, x20, [sp, #16]
  4028ac:	mov	w4, #0x3                   	// #3
  4028b0:	ldp	x29, x30, [sp], #32
  4028b4:	mov	w3, #0x0                   	// #0
  4028b8:	adrp	x2, 402000 <tigetstr@plt+0xbb0>
  4028bc:	add	x2, x2, #0xf0b
  4028c0:	b	401fbc <tigetstr@plt+0xb6c>
  4028c4:	stp	x29, x30, [sp, #-64]!
  4028c8:	mov	x29, sp
  4028cc:	stp	x21, x22, [sp, #32]
  4028d0:	add	x22, sp, #0x38
  4028d4:	mov	w21, w0
  4028d8:	stp	x19, x20, [sp, #16]
  4028dc:	mov	x20, x1
  4028e0:	mov	x19, x2
  4028e4:	mov	x1, #0x5413                	// #21523
  4028e8:	mov	x2, x22
  4028ec:	bl	401440 <ioctl@plt>
  4028f0:	ldrh	w0, [sp, #56]
  4028f4:	ldrh	w1, [sp, #58]
  4028f8:	cbnz	w0, 402940 <tigetstr@plt+0x14f0>
  4028fc:	cbnz	w1, 402930 <tigetstr@plt+0x14e0>
  402900:	ldrsh	w1, [x20]
  402904:	cmp	w1, #0x0
  402908:	b.le	402930 <tigetstr@plt+0x14e0>
  40290c:	ldrsh	w0, [x19]
  402910:	cmp	w0, #0x0
  402914:	b.le	402930 <tigetstr@plt+0x14e0>
  402918:	mov	x2, x22
  40291c:	strh	w1, [sp, #56]
  402920:	mov	x1, #0x5414                	// #21524
  402924:	strh	w0, [sp, #58]
  402928:	mov	w0, w21
  40292c:	bl	401440 <ioctl@plt>
  402930:	ldp	x19, x20, [sp, #16]
  402934:	ldp	x21, x22, [sp, #32]
  402938:	ldp	x29, x30, [sp], #64
  40293c:	ret
  402940:	cbz	w1, 402930 <tigetstr@plt+0x14e0>
  402944:	strh	w0, [x20]
  402948:	strh	w1, [x19]
  40294c:	b	402930 <tigetstr@plt+0x14e0>
  402950:	stp	x29, x30, [sp, #-48]!
  402954:	adrp	x2, 402000 <tigetstr@plt+0xbb0>
  402958:	mov	x29, sp
  40295c:	stp	x21, x22, [sp, #32]
  402960:	add	x21, x2, #0xf18
  402964:	mov	x22, x0
  402968:	add	x21, x21, #0x4
  40296c:	stp	x19, x20, [sp, #16]
  402970:	mov	x20, x2
  402974:	mov	w19, #0x0                   	// #0
  402978:	mov	x1, x21
  40297c:	mov	x0, x22
  402980:	bl	401320 <strcmp@plt>
  402984:	cbnz	w0, 4029a4 <tigetstr@plt+0x1554>
  402988:	add	x2, x20, #0xf18
  40298c:	ubfiz	x19, x19, #4, #32
  402990:	ldr	w0, [x2, x19]
  402994:	ldp	x19, x20, [sp, #16]
  402998:	ldp	x21, x22, [sp, #32]
  40299c:	ldp	x29, x30, [sp], #48
  4029a0:	ret
  4029a4:	add	w19, w19, #0x1
  4029a8:	add	x21, x21, #0x10
  4029ac:	cmp	w19, #0xf
  4029b0:	b.ne	402978 <tigetstr@plt+0x1528>  // b.any
  4029b4:	mov	w0, #0x0                   	// #0
  4029b8:	b	402994 <tigetstr@plt+0x1544>
  4029bc:	stp	x29, x30, [sp, #-48]!
  4029c0:	mov	x29, sp
  4029c4:	stp	x19, x20, [sp, #16]
  4029c8:	mov	x19, x1
  4029cc:	str	x21, [sp, #32]
  4029d0:	mov	x21, x0
  4029d4:	bl	401170 <strlen@plt>
  4029d8:	mov	x20, x0
  4029dc:	mov	x0, x19
  4029e0:	bl	401170 <strlen@plt>
  4029e4:	cmp	x20, x0
  4029e8:	b.ne	402a14 <tigetstr@plt+0x15c4>  // b.any
  4029ec:	mov	x2, x20
  4029f0:	mov	x1, x19
  4029f4:	mov	x0, x21
  4029f8:	bl	401260 <strncmp@plt>
  4029fc:	cmp	w0, #0x0
  402a00:	cset	w0, eq  // eq = none
  402a04:	ldp	x19, x20, [sp, #16]
  402a08:	ldr	x21, [sp, #32]
  402a0c:	ldp	x29, x30, [sp], #48
  402a10:	ret
  402a14:	mov	w0, #0x0                   	// #0
  402a18:	b	402a04 <tigetstr@plt+0x15b4>
  402a1c:	adrp	x1, 414000 <tigetstr@plt+0x12bb0>
  402a20:	add	x0, x1, #0x1d4
  402a24:	ldrb	w1, [x1, #468]
  402a28:	cbz	w1, 402a3c <tigetstr@plt+0x15ec>
  402a2c:	add	x2, x0, #0x4
  402a30:	ldr	w0, [x0, #64]
  402a34:	mov	w1, #0x1                   	// #1
  402a38:	b	4013a0 <tcsetattr@plt>
  402a3c:	ret
  402a40:	stp	x29, x30, [sp, #-64]!
  402a44:	mov	x29, sp
  402a48:	stp	x19, x20, [sp, #16]
  402a4c:	adrp	x19, 414000 <tigetstr@plt+0x12bb0>
  402a50:	mov	x20, x0
  402a54:	stp	x21, x22, [sp, #32]
  402a58:	add	x21, x19, #0x1d4
  402a5c:	mov	w22, #0x2                   	// #2
  402a60:	str	x23, [sp, #48]
  402a64:	and	w23, w1, #0xff
  402a68:	mov	x1, x0
  402a6c:	mov	w0, w22
  402a70:	str	w22, [x21, #64]
  402a74:	bl	401200 <tcgetattr@plt>
  402a78:	tbz	w0, #31, 402b2c <tigetstr@plt+0x16dc>
  402a7c:	mov	w0, #0x1                   	// #1
  402a80:	mov	x1, x20
  402a84:	str	w0, [x21, #64]
  402a88:	bl	401200 <tcgetattr@plt>
  402a8c:	tbz	w0, #31, 402b2c <tigetstr@plt+0x16dc>
  402a90:	mov	x1, x20
  402a94:	mov	w0, #0x0                   	// #0
  402a98:	str	wzr, [x21, #64]
  402a9c:	bl	401200 <tcgetattr@plt>
  402aa0:	tbz	w0, #31, 402b2c <tigetstr@plt+0x16dc>
  402aa4:	mov	w1, w22
  402aa8:	adrp	x0, 403000 <tigetstr@plt+0x1bb0>
  402aac:	add	x0, x0, #0x8
  402ab0:	bl	401240 <open@plt>
  402ab4:	str	w0, [x21, #64]
  402ab8:	tbz	w0, #31, 402b20 <tigetstr@plt+0x16d0>
  402abc:	cbz	w23, 402b4c <tigetstr@plt+0x16fc>
  402ac0:	bl	4013e0 <__errno_location@plt>
  402ac4:	ldr	w20, [x0]
  402ac8:	adrp	x0, 413000 <tigetstr@plt+0x11bb0>
  402acc:	adrp	x19, 413000 <tigetstr@plt+0x11bb0>
  402ad0:	ldr	x0, [x0, #4056]
  402ad4:	ldr	x19, [x19, #4008]
  402ad8:	ldr	x22, [x0]
  402adc:	mov	w0, w20
  402ae0:	ldr	x21, [x19]
  402ae4:	bl	4012d0 <strerror@plt>
  402ae8:	mov	x2, x22
  402aec:	mov	x4, x0
  402af0:	adrp	x3, 403000 <tigetstr@plt+0x1bb0>
  402af4:	adrp	x1, 402000 <tigetstr@plt+0xbb0>
  402af8:	add	x3, x3, #0x11
  402afc:	add	x1, x1, #0xeaa
  402b00:	mov	x0, x21
  402b04:	bl	401420 <fprintf@plt>
  402b08:	bl	402a1c <tigetstr@plt+0x15cc>
  402b0c:	ldr	x1, [x19]
  402b10:	mov	w0, #0xa                   	// #10
  402b14:	bl	4011e0 <fputc@plt>
  402b18:	add	w0, w20, #0x4
  402b1c:	bl	401190 <exit@plt>
  402b20:	mov	x1, x20
  402b24:	bl	401200 <tcgetattr@plt>
  402b28:	tbnz	w0, #31, 402abc <tigetstr@plt+0x166c>
  402b2c:	add	x0, x19, #0x1d4
  402b30:	mov	w1, #0x1                   	// #1
  402b34:	mov	x2, #0x3c                  	// #60
  402b38:	strb	w1, [x19, #468]
  402b3c:	add	x0, x0, #0x4
  402b40:	mov	x1, x20
  402b44:	bl	401160 <memcpy@plt>
  402b48:	b	402b64 <tigetstr@plt+0x1714>
  402b4c:	adrp	x0, 413000 <tigetstr@plt+0x11bb0>
  402b50:	ldr	x0, [x0, #4032]
  402b54:	ldr	x0, [x0]
  402b58:	bl	401210 <fileno@plt>
  402b5c:	add	x1, x19, #0x1d4
  402b60:	str	w0, [x1, #64]
  402b64:	add	x19, x19, #0x1d4
  402b68:	ldp	x21, x22, [sp, #32]
  402b6c:	ldr	w0, [x19, #64]
  402b70:	ldp	x19, x20, [sp, #16]
  402b74:	ldr	x23, [sp, #48]
  402b78:	ldp	x29, x30, [sp], #64
  402b7c:	ret
  402b80:	stp	x29, x30, [sp, #-32]!
  402b84:	mov	x2, #0x3c                  	// #60
  402b88:	mov	x29, sp
  402b8c:	str	x19, [sp, #16]
  402b90:	mov	x19, x1
  402b94:	mov	x1, x0
  402b98:	mov	x0, x19
  402b9c:	bl	401310 <memcmp@plt>
  402ba0:	cbz	w0, 402bc0 <tigetstr@plt+0x1770>
  402ba4:	mov	x2, x19
  402ba8:	adrp	x0, 414000 <tigetstr@plt+0x12bb0>
  402bac:	ldr	x19, [sp, #16]
  402bb0:	mov	w1, #0x1                   	// #1
  402bb4:	ldp	x29, x30, [sp], #32
  402bb8:	ldr	w0, [x0, #532]
  402bbc:	b	4013a0 <tcsetattr@plt>
  402bc0:	ldr	x19, [sp, #16]
  402bc4:	ldp	x29, x30, [sp], #32
  402bc8:	ret
  402bcc:	nop
  402bd0:	stp	x29, x30, [sp, #-64]!
  402bd4:	mov	x29, sp
  402bd8:	stp	x19, x20, [sp, #16]
  402bdc:	adrp	x20, 413000 <tigetstr@plt+0x11bb0>
  402be0:	add	x20, x20, #0xda8
  402be4:	stp	x21, x22, [sp, #32]
  402be8:	adrp	x21, 413000 <tigetstr@plt+0x11bb0>
  402bec:	add	x21, x21, #0xda0
  402bf0:	sub	x20, x20, x21
  402bf4:	mov	w22, w0
  402bf8:	stp	x23, x24, [sp, #48]
  402bfc:	mov	x23, x1
  402c00:	mov	x24, x2
  402c04:	bl	401128 <memcpy@plt-0x38>
  402c08:	cmp	xzr, x20, asr #3
  402c0c:	b.eq	402c38 <tigetstr@plt+0x17e8>  // b.none
  402c10:	asr	x20, x20, #3
  402c14:	mov	x19, #0x0                   	// #0
  402c18:	ldr	x3, [x21, x19, lsl #3]
  402c1c:	mov	x2, x24
  402c20:	add	x19, x19, #0x1
  402c24:	mov	x1, x23
  402c28:	mov	w0, w22
  402c2c:	blr	x3
  402c30:	cmp	x20, x19
  402c34:	b.ne	402c18 <tigetstr@plt+0x17c8>  // b.any
  402c38:	ldp	x19, x20, [sp, #16]
  402c3c:	ldp	x21, x22, [sp, #32]
  402c40:	ldp	x23, x24, [sp, #48]
  402c44:	ldp	x29, x30, [sp], #64
  402c48:	ret
  402c4c:	nop
  402c50:	ret

Disassembly of section .fini:

0000000000402c54 <.fini>:
  402c54:	stp	x29, x30, [sp, #-16]!
  402c58:	mov	x29, sp
  402c5c:	ldp	x29, x30, [sp], #16
  402c60:	ret
