 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : aes_cipher_top
Version: V-2023.12-SP1
Date   : Tue Mar 25 16:18:50 2025
****************************************

Operating Conditions: nom_1.20V_25C   Library: CORE65LPSVT
Wire Load Model Mode: enclosed

  Startpoint: clk_r_REG135_S4
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: clk_r_REG10_S4
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  aes_cipher_top     area_12Kto18K         CORE65LPSVT

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.05       0.05
  clk_r_REG135_S4/CP (HS65_LS_DFPQX4)      0.00       0.05 r
  clk_r_REG135_S4/Q (HS65_LS_DFPQX4)       0.11       0.16 f
  U4133/Z (HS65_LS_NAND4ABX3)              0.18       0.34 f
  U4097/Z (HS65_LSS_XOR2X3)                0.18       0.52 r
  U3661/Z (HS65_LS_IVX2)                   0.09       0.62 f
  U3660/Z (HS65_LSS_XOR3X2)                0.12       0.74 r
  U3659/Z (HS65_LSS_XNOR3X2)               0.15       0.89 f
  U3658/Z (HS65_LS_OAI22X1)                0.28       1.17 r
  U5037/Z (HS65_LS_IVX2)                   0.27       1.43 f
  U9282/Z (HS65_LS_NAND3X2)                0.27       1.71 r
  U8916/Z (HS65_LS_IVX2)                   0.28       1.99 f
  U4483/Z (HS65_LS_AOI22X1)                0.19       2.18 r
  U4477/Z (HS65_LS_NOR4ABX2)               0.16       2.34 r
  U4002/Z (HS65_LS_NOR4ABX2)               0.13       2.47 r
  U3993/Z (HS65_LS_NOR4ABX2)               0.14       2.61 r
  U3910/Z (HS65_LS_NAND4ABX3)              0.08       2.69 f
  U3909/Z (HS65_LS_NOR4ABX2)               0.08       2.78 r
  clk_r_REG10_S4/D (HS65_LS_DFPQX4)        0.00       2.78 r
  data arrival time                                   2.78

  clock clk (rise edge)                    5.00       5.00
  clock network delay (ideal)              0.05       5.05
  clock uncertainty                       -0.05       5.00
  clk_r_REG10_S4/CP (HS65_LS_DFPQX4)       0.00       5.00 r
  library setup time                      -0.07       4.93
  data required time                                  4.93
  -----------------------------------------------------------
  data required time                                  4.93
  data arrival time                                  -2.78
  -----------------------------------------------------------
  slack (MET)                                         2.16


1
