<!DOCTYPE HTML PUBLIC "-//W3C//DTD HTML 4.01 Transitional//EN">
<HTML>
 <HEAD>
   <TITLE> [PATCH v2] sja1000: Add support for the new 4 channel EMS CPC-PCI	cards
   </TITLE>
   <LINK REL="Index" HREF="http://lists.berlios.de/pipermail/socketcan-core/2009-June/index.html" >
   <LINK REL="made" HREF="mailto:socketcan-core%40lists.berlios.de?Subject=Re%3A%20%5BPATCH%20v2%5D%20sja1000%3A%20Add%20support%20for%20the%20new%204%20channel%20EMS%20CPC-PCI%0A%09cards&In-Reply-To=%3C4A2F5BE0.5050700%40grandegger.com%3E">
   <META NAME="robots" CONTENT="index,nofollow">
   <style type="text/css">
       pre {
           white-space: pre-wrap;       /* css-2.1, curent FF, Opera, Safari */
           }
   </style>
   <META http-equiv="Content-Type" content="text/html; charset=us-ascii">
   <LINK REL="Previous"  HREF="002598.html">
   <LINK REL="Next"  HREF="002642.html">
 </HEAD>
 <BODY BGCOLOR="#ffffff">
   <H1>[PATCH v2] sja1000: Add support for the new 4 channel EMS CPC-PCI	cards</H1>
    <B>Wolfgang Grandegger</B> 
    <A HREF="mailto:socketcan-core%40lists.berlios.de?Subject=Re%3A%20%5BPATCH%20v2%5D%20sja1000%3A%20Add%20support%20for%20the%20new%204%20channel%20EMS%20CPC-PCI%0A%09cards&In-Reply-To=%3C4A2F5BE0.5050700%40grandegger.com%3E"
       TITLE="[PATCH v2] sja1000: Add support for the new 4 channel EMS CPC-PCI	cards">wg at grandegger.com
       </A><BR>
    <I>Wed Jun 10 09:08:16 CEST 2009</I>
    <P><UL>
        <LI>Previous message: <A HREF="002598.html">latest ems_pcmcia freezes system on unplug
</A></li>
        <LI>Next message: <A HREF="002642.html">[PATCH v2] sja1000: Add support for the new 4 channel EMS CPC-PCI	cards
</A></li>
         <LI> <B>Messages sorted by:</B> 
              <a href="date.html#2609">[ date ]</a>
              <a href="thread.html#2609">[ thread ]</a>
              <a href="subject.html#2609">[ subject ]</a>
              <a href="author.html#2609">[ author ]</a>
         </LI>
       </UL>
    <HR>  
<!--beginarticle-->
<PRE>This patch adds support to the ems_pci driver for the new, v2,
4 channel CPC-PCI cards from EMS.

Signed-off-by: Sebastian Haas &lt;<A HREF="https://lists.berlios.de/mailman/listinfo/socketcan-core">haas at ems-wuensche.com</A>&gt;
Signed-off-by: Wolfgang Grandegger &lt;<A HREF="https://lists.berlios.de/mailman/listinfo/socketcan-core">wg at grandegger.com</A>&gt;
---
 kernel/2.6/drivers/net/can/sja1000/ems_pci.c |  155 ++++++++++++++++++---------
 1 file changed, 108 insertions(+), 47 deletions(-)

Index: netlink/kernel/2.6/drivers/net/can/sja1000/ems_pci.c
===================================================================
--- netlink.orig/kernel/2.6/drivers/net/can/sja1000/ems_pci.c
+++ netlink/kernel/2.6/drivers/net/can/sja1000/ems_pci.c
@@ -45,9 +45,12 @@ MODULE_DESCRIPTION(&quot;Socket-CAN driver fo
 MODULE_SUPPORTED_DEVICE(&quot;EMS CPC-PCI/PCIe CAN card&quot;);
 MODULE_LICENSE(&quot;GPL v2&quot;);
 
-#define EMS_PCI_MAX_CHAN 2
+#define EMS_PCI_V1_MAX_CHAN 2
+#define EMS_PCI_V2_MAX_CHAN 4
+#define EMS_PCI_MAX_CHAN    EMS_PCI_V2_MAX_CHAN
 
 struct ems_pci_card {
+	int version;
 	int channels;
 
 	struct pci_dev *pci_dev;
@@ -72,12 +75,22 @@ struct ems_pci_card {
 #define PITA2_MISC_CONFIG   0x04000000	/* Multiplexed parallel interface */
 
 /*
+ * Register definitions for the PLX 9030
+ */
+#define PLX_ICSR            0x4c   /* Interrupt Control/Status register */
+#define PLX_ICSR_LINTI1_ENA 0x0001 /* LINTi1 Enable */
+#define PLX_ICSR_PCIINT_ENA 0x0040 /* PCI Interrupt Enable */
+#define PLX_ICSR_LINTI1_CLR 0x0400 /* Local Edge Triggerable Interrupt Clear */
+#define PLX_ICSR_ENA_CLR    (PLX_ICSR_LINTI1_ENA | PLX_ICSR_PCIINT_ENA | \
+			     PLX_ICSR_LINTI1_CLR)
+
+/*
  * The board configuration is probably following:
  * RX1 is connected to ground.
  * TX1 is not connected.
  * CLKO is not connected.
  * Setting the OCR register to 0xDA is a good idea.
- * This means  normal output mode , push-pull and the correct polarity.
+ * This means normal output mode, push-pull and the correct polarity.
  */
 #define EMS_PCI_OCR         (OCR_TX0_PUSHPULL | OCR_TX1_PUSHPULL)
 
@@ -88,17 +101,21 @@ struct ems_pci_card {
  * is driven by the first one CLKOUT output.
  */
 #define EMS_PCI_CDR             (CDR_CBP | CDR_CLKOUT_MASK)
-#define EMS_PCI_MEM_SIZE        4096  /* Size of the remapped io-memory */
+
+#define EMS_PCI_V1_BASE_BAR     1
+#define EMS_PCI_V1_MEM_SIZE     4096
+#define EMS_PCI_V2_BASE_BAR     2
+#define EMS_PCI_V2_MEM_SIZE     128
 #define EMS_PCI_CAN_BASE_OFFSET 0x400 /* offset where the controllers starts */
 #define EMS_PCI_CAN_CTRL_SIZE   0x200 /* memory size for each controller */
 
-#define EMS_PCI_PORT_BYTES  0x4     /* Each register occupies 4 bytes */
-
-#define EMS_PCI_VENDOR_ID   0x110a  /* PCI device and vendor ID */
-#define EMS_PCI_DEVICE_ID   0x2104
-
 static struct pci_device_id ems_pci_tbl[] = {
-	{EMS_PCI_VENDOR_ID, EMS_PCI_DEVICE_ID, PCI_ANY_ID, PCI_ANY_ID,},
+	/* CPC-PCI v1 */
+	{PCI_VENDOR_ID_SIEMENS, 0x2104, PCI_ANY_ID, PCI_ANY_ID,},
+	/* CPC-PCI v2 */
+	{PCI_VENDOR_ID_PLX, PCI_DEVICE_ID_PLX_9030, PCI_VENDOR_ID_PLX, 0x4000},
+	/* CPC-104P v2 */
+	{PCI_VENDOR_ID_PLX, PCI_DEVICE_ID_PLX_9030, PCI_VENDOR_ID_PLX, 0x4002},
 	{0,}
 };
 MODULE_DEVICE_TABLE(pci, ems_pci_tbl);
@@ -106,28 +123,47 @@ MODULE_DEVICE_TABLE(pci, ems_pci_tbl);
 /*
  * Helper to read internal registers from card logic (not CAN)
  */
-static u8 ems_pci_readb(struct ems_pci_card *card, unsigned int port)
+static u8 ems_pci_v1_readb(struct ems_pci_card *card, unsigned int port)
 {
-	return readb(card-&gt;base_addr + (port * EMS_PCI_PORT_BYTES));
+	return readb(card-&gt;base_addr + (port * 4));
 }
 
-static u8 ems_pci_read_reg(const struct sja1000_priv *priv, int port)
+static u8 ems_pci_v1_read_reg(const struct sja1000_priv *priv, int port)
 {
-	return readb(priv-&gt;reg_base + (port * EMS_PCI_PORT_BYTES));
+	return readb(priv-&gt;reg_base + (port * 4));
 }
 
-static void ems_pci_write_reg(const struct sja1000_priv *priv, int port, u8 val)
+static void ems_pci_v1_write_reg(const struct sja1000_priv *priv,
+				 int port, u8 val)
 {
-	writeb(val, priv-&gt;reg_base + (port * EMS_PCI_PORT_BYTES));
+	writeb(val, priv-&gt;reg_base + (port * 4));
 }
 
-static void ems_pci_post_irq(const struct sja1000_priv *priv)
+static void ems_pci_v1_post_irq(const struct sja1000_priv *priv)
 {
 	struct ems_pci_card *card = (struct ems_pci_card *)priv-&gt;priv;
 
 	/* reset int flag of pita */
-	writel(PITA2_ICR_INT0_EN | PITA2_ICR_INT0, card-&gt;conf_addr
-		+ PITA2_ICR);
+	writel(PITA2_ICR_INT0_EN | PITA2_ICR_INT0,
+	       card-&gt;conf_addr + PITA2_ICR);
+}
+
+static u8 ems_pci_v2_read_reg(const struct sja1000_priv *priv, int port)
+{
+	return readb(priv-&gt;reg_base + port);
+}
+
+static void ems_pci_v2_write_reg(const struct sja1000_priv *priv,
+				 int port, u8 val)
+{
+	writeb(val, priv-&gt;reg_base + port);
+}
+
+static void ems_pci_v2_post_irq(const struct sja1000_priv *priv)
+{
+	struct ems_pci_card *card = (struct ems_pci_card *)priv-&gt;priv;
+
+	writel(PLX_ICSR_ENA_CLR, card-&gt;conf_addr + PLX_ICSR);
 }
 
 /*
@@ -139,12 +175,12 @@ static inline int ems_pci_check_chan(con
 	unsigned char res;
 
 	/* Make sure SJA1000 is in reset mode */
-	ems_pci_write_reg(priv, REG_MOD, 1);
+	priv-&gt;write_reg(priv, REG_MOD, 1);
 
-	ems_pci_write_reg(priv, REG_CDR, CDR_PELICAN);
+	priv-&gt;write_reg(priv, REG_CDR, CDR_PELICAN);
 
 	/* read reset-values */
-	res = ems_pci_read_reg(priv, REG_CDR);
+	res = priv-&gt;read_reg(priv, REG_CDR);
 
 	if (res == CDR_PELICAN)
 		return 1;
@@ -197,6 +233,7 @@ static int __devinit ems_pci_add_card(st
 	struct sja1000_priv *priv;
 	struct net_device *dev;
 	struct ems_pci_card *card;
+	int max_chan, mem_size, base_bar;
 	int err, i;
 
 	/* Enabling PCI device */
@@ -219,40 +256,52 @@ static int __devinit ems_pci_add_card(st
 
 	card-&gt;channels = 0;
 
-	/* Remap PITA configuration space, and controller memory area */
-	card-&gt;conf_addr = pci_iomap(pdev, 0, EMS_PCI_MEM_SIZE);
+	if (pdev-&gt;vendor == PCI_VENDOR_ID_PLX) {
+		card-&gt;version = 2; /* CPC-PCI v2 */
+		max_chan = EMS_PCI_V2_MAX_CHAN;
+		base_bar = EMS_PCI_V2_BASE_BAR;
+		mem_size = EMS_PCI_V2_MEM_SIZE;
+	} else {
+		card-&gt;version = 1; /* CPC-PCI v1 */
+		max_chan = EMS_PCI_V1_MAX_CHAN;
+		base_bar = EMS_PCI_V1_BASE_BAR;
+		mem_size = EMS_PCI_V1_MEM_SIZE;
+	}
+
+	/* Remap configuration space and controller memory area */
+	card-&gt;conf_addr = pci_iomap(pdev, 0, mem_size);
 	if (card-&gt;conf_addr == NULL) {
 		err = -ENOMEM;
-
 		goto failure_cleanup;
 	}
 
-	card-&gt;base_addr = pci_iomap(pdev, 1, EMS_PCI_MEM_SIZE);
+	card-&gt;base_addr = pci_iomap(pdev, base_bar, mem_size);
 	if (card-&gt;base_addr == NULL) {
 		err = -ENOMEM;
-
 		goto failure_cleanup;
 	}
 
-	/* Configure PITA-2 parallel interface (enable MUX) */
-	writel(PITA2_MISC_CONFIG, card-&gt;conf_addr + PITA2_MISC);
-
-	/* Check for unique EMS CAN signature */
-	if (ems_pci_readb(card, 0) != 0x55 ||
-	    ems_pci_readb(card, 1) != 0xAA ||
-	    ems_pci_readb(card, 2) != 0x01 ||
-	    ems_pci_readb(card, 3) != 0xCB ||
-	    ems_pci_readb(card, 4) != 0x11) {
-		dev_err(&amp;pdev-&gt;dev, &quot;Not EMS Dr. Thomas Wuensche interface\n&quot;);
-
-		err = -ENODEV;
-		goto failure_cleanup;
-	}
+	if (card-&gt;version == 1) {
+		/* Configure PITA-2 parallel interface (enable MUX) */
+		writel(PITA2_MISC_CONFIG, card-&gt;conf_addr + PITA2_MISC);
+
+		/* Check for unique EMS CAN signature */
+		if (ems_pci_v1_readb(card, 0) != 0x55 ||
+		    ems_pci_v1_readb(card, 1) != 0xAA ||
+		    ems_pci_v1_readb(card, 2) != 0x01 ||
+		    ems_pci_v1_readb(card, 3) != 0xCB ||
+		    ems_pci_v1_readb(card, 4) != 0x11) {
+			dev_err(&amp;pdev-&gt;dev,
+				&quot;Not EMS Dr. Thomas Wuensche interface\n&quot;);
+			err = -ENODEV;
+			goto failure_cleanup;
+		}
+  	}
 
 	ems_pci_card_reset(card);
 
 	/* Detect available channels */
-	for (i = 0; i &lt; EMS_PCI_MAX_CHAN; i++) {
+	for (i = 0; i &lt; max_chan; i++) {
 		dev = alloc_sja1000dev(0);
 		if (dev == NULL) {
 			err = -ENOMEM;
@@ -271,20 +320,32 @@ static int __devinit ems_pci_add_card(st
 		dev-&gt;irq = pdev-&gt;irq;
 		priv-&gt;reg_base = card-&gt;base_addr + EMS_PCI_CAN_BASE_OFFSET
 					+ (i * EMS_PCI_CAN_CTRL_SIZE);
+		if (card-&gt;version == 1) {
+			priv-&gt;read_reg  = ems_pci_v1_read_reg;
+			priv-&gt;write_reg = ems_pci_v1_write_reg;
+			priv-&gt;post_irq  = ems_pci_v1_post_irq;
+		} else {
+			priv-&gt;read_reg  = ems_pci_v2_read_reg;
+			priv-&gt;write_reg = ems_pci_v2_write_reg;
+			priv-&gt;post_irq  = ems_pci_v2_post_irq;
+		}
 
 		/* Check if channel is present */
 		if (ems_pci_check_chan(priv)) {
-			priv-&gt;read_reg  = ems_pci_read_reg;
-			priv-&gt;write_reg = ems_pci_write_reg;
-			priv-&gt;post_irq  = ems_pci_post_irq;
 			priv-&gt;can.clock.freq = EMS_PCI_CAN_CLOCK;
 			priv-&gt;ocr = EMS_PCI_OCR;
 			priv-&gt;cdr = EMS_PCI_CDR;
 
 			SET_NETDEV_DEV(dev, &amp;pdev-&gt;dev);
 
-			/* Enable interrupts from card */
-			writel(PITA2_ICR_INT0_EN, card-&gt;conf_addr + PITA2_ICR);
+			if (card-&gt;version == 1)
+				/* reset int flag of pita */
+				writel(PITA2_ICR_INT0_EN | PITA2_ICR_INT0,
+				       card-&gt;conf_addr + PITA2_ICR);
+			else
+				/* enable IRQ in PLX 9030 */
+				writel(PLX_ICSR_ENA_CLR,
+				       card-&gt;conf_addr + PLX_ICSR);
 
 			/* Register SJA1000 device */
 			err = register_sja1000dev(dev);
@@ -298,7 +359,7 @@ static int __devinit ems_pci_add_card(st
 			card-&gt;channels++;
 
 			dev_info(&amp;pdev-&gt;dev, &quot;Channel #%d at 0x%p, irq %d\n&quot;,
-					i + 1, priv-&gt;reg_base, dev-&gt;irq);
+				 i + 1, priv-&gt;reg_base, dev-&gt;irq);
 		} else {
 			free_sja1000dev(dev);
 		}

</PRE>

<!--endarticle-->
    <HR>
    <P><UL>
        <!--threads-->
	<LI>Previous message: <A HREF="002598.html">latest ems_pcmcia freezes system on unplug
</A></li>
	<LI>Next message: <A HREF="002642.html">[PATCH v2] sja1000: Add support for the new 4 channel EMS CPC-PCI	cards
</A></li>
         <LI> <B>Messages sorted by:</B> 
              <a href="date.html#2609">[ date ]</a>
              <a href="thread.html#2609">[ thread ]</a>
              <a href="subject.html#2609">[ subject ]</a>
              <a href="author.html#2609">[ author ]</a>
         </LI>
       </UL>

<hr>
<a href="https://lists.berlios.de/mailman/listinfo/socketcan-core">More information about the Socketcan-core
mailing list</a><br>
</body></html>
