# Simple_Interconnect_Peripheral
Models a simple interconnect protocol using Verilog. 

<img width="1398" alt="Screenshot 2024-10-01 at 8 47 21â€¯PM" src="https://github.com/user-attachments/assets/d39526cb-edef-43c0-8cf2-b5541f6eb021">
