#-----------------------------------------------------------
# Vivado v2016.4 (64-bit)
# SW Build 1733598 on Wed Dec 14 22:35:39 MST 2016
# IP Build 1731160 on Wed Dec 14 23:47:21 MST 2016
# Start of session at: Thu Mar 09 19:40:40 2017
# Process ID: 5092
# Current directory: K:/CRExamples2017/AT5/Repository/FirstBlockDes2017
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent696 K:\CRExamples2017\AT5\Repository\FirstBlockDes2017\FirstBlockDes2017.xpr
# Log file: K:/CRExamples2017/AT5/Repository/FirstBlockDes2017/vivado.log
# Journal file: K:/CRExamples2017/AT5/Repository/FirstBlockDes2017\vivado.jou
#-----------------------------------------------------------
start_gui
open_project K:/CRExamples2017/AT5/Repository/FirstBlockDes2017/FirstBlockDes2017.xpr
ipx::package_project -root_dir k:/crexamples2017/at5/repository/firstblockdes2017/firstblockdes2017.srcs -vendor ua.pt -library user -taxonomy /UserIP
set_property core_revision 2 [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
set_property  ip_repo_paths  {k:/crexamples2017/at5/repository/firstblockdes2017/firstblockdes2017.srcs k:/CRExamples2017/AT5/Repository/Repository} [current_project]
update_ip_catalog
open_bd_design {K:/CRExamples2017/AT5/Repository/FirstBlockDes2017/FirstBlockDes2017.srcs/sources_1/bd/FirstBlock/FirstBlock.bd}
reset_run impl_1 -prev_step 
launch_runs impl_1 -to_step write_bitstream -jobs 4
wait_on_run impl_1
reset_run synth_1
launch_runs synth_1 -jobs 4
wait_on_run synth_1
launch_runs impl_1 -jobs 4
wait_on_run impl_1
open_bd_design {K:/CRExamples2017/AT5/Repository/FirstBlockDes2017/FirstBlockDes2017.srcs/sources_1/bd/FirstBlock/FirstBlock.bd}
set_property  ip_repo_paths  k:/CRExamples2017/AT5/Repository/Repository [current_project]
update_ip_catalog
set_property  ip_repo_paths  {k:/CRExamples2017/AT5/Repository/Repository K:/CRExamples2017/AT5/Repository} [current_project]
update_ip_catalog
set_property  ip_repo_paths  k:/CRExamples2017/AT5/Repository [current_project]
update_ip_catalog
reset_run impl_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
wait_on_run impl_1
ipx::package_project -root_dir k:/crexamples2017/at5/repository/firstblockdes2017/firstblockdes2017.srcs -vendor ua.pt -library user -taxonomy /UserIP -force
set_property core_revision 2 [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
set_property  ip_repo_paths  {k:/crexamples2017/at5/repository/firstblockdes2017/firstblockdes2017.srcs k:/CRExamples2017/AT5/Repository} [current_project]
update_ip_catalog
close_project
create_project MemoryDisp2017 K:/CRExamples2017/AT5/Repository/MemoryDisp2017 -part xc7a100tcsg324-1
set_property target_language VHDL [current_project]
create_bd_design "memdis"
set_property  ip_repo_paths  K:/CRExamples2017/AT5/Repository [current_project]
update_ip_catalog
startgroup
create_bd_cell -type ip -vlnv ua.pt:user:FirstBlock_wrapper:1.0 FirstBlock_wrapper_0
endgroup
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:blk_mem_gen:8.3 blk_mem_gen_0
endgroup
startgroup
set_property -dict [list CONFIG.Memory_Type {Single_Port_ROM} CONFIG.Write_Width_A {16} CONFIG.Write_Depth_A {16384} CONFIG.Enable_A {Always_Enabled} CONFIG.Register_PortA_Output_of_Memory_Primitives {false} CONFIG.use_bram_block {Stand_Alone} CONFIG.Enable_32bit_Address {false} CONFIG.Use_Byte_Write_Enable {false} CONFIG.Byte_Size {9} CONFIG.Read_Width_A {16} CONFIG.Write_Width_B {16} CONFIG.Read_Width_B {16} CONFIG.Use_RSTA_Pin {false} CONFIG.Port_A_Write_Rate {0}] [get_bd_cells blk_mem_gen_0]
endgroup
set_property location {1 110 -403} [get_bd_cells blk_mem_gen_0]
connect_bd_net [get_bd_pins blk_mem_gen_0/douta] [get_bd_pins FirstBlock_wrapper_0/sw]
startgroup
set_property -dict [list CONFIG.Write_Depth_A {65536}] [get_bd_cells blk_mem_gen_0]
endgroup
create_bd_port -dir I -from 15 -to 0 sw
connect_bd_net [get_bd_ports sw] [get_bd_pins blk_mem_gen_0/addra]
create_bd_port -dir I clk
connect_bd_net [get_bd_ports clk] [get_bd_pins blk_mem_gen_0/clka]
connect_bd_net [get_bd_ports clk] [get_bd_pins FirstBlock_wrapper_0/clk]
create_bd_port -dir I btnC
connect_bd_net [get_bd_ports btnC] [get_bd_pins FirstBlock_wrapper_0/btnC]
create_bd_port -dir O -from 7 -to 0 an
startgroup
connect_bd_net [get_bd_ports an] [get_bd_pins FirstBlock_wrapper_0/an]
endgroup
create_bd_port -dir O -from 6 -to 0 seg
set_property location {492 -152} [get_bd_ports seg]
startgroup
connect_bd_net [get_bd_ports seg] [get_bd_pins FirstBlock_wrapper_0/seg]
endgroup
save_bd_design
add_files -fileset constrs_1 -norecurse K:/CRExamples2017/AT5/Repository/FirstBlockDes2017/FirstBlockDes2017.srcs/constrs_1/imports/Aula1_2017/Nexys4_Master.xdc
import_files -fileset constrs_1 K:/CRExamples2017/AT5/Repository/FirstBlockDes2017/FirstBlockDes2017.srcs/constrs_1/imports/Aula1_2017/Nexys4_Master.xdc
open_bd_design {K:/CRExamples2017/AT5/Repository/MemoryDisp2017/MemoryDisp2017.srcs/sources_1/bd/memdis/memdis.bd}
make_wrapper -files [get_files K:/CRExamples2017/AT5/Repository/MemoryDisp2017/MemoryDisp2017.srcs/sources_1/bd/memdis/memdis.bd] -top
add_files -norecurse K:/CRExamples2017/AT5/Repository/MemoryDisp2017/MemoryDisp2017.srcs/sources_1/bd/memdis/hdl/memdis_wrapper.vhd
update_compile_order -fileset sources_1
update_compile_order -fileset sim_1
generate_target all [get_files  K:/CRExamples2017/AT5/Repository/MemoryDisp2017/MemoryDisp2017.srcs/sources_1/bd/memdis/memdis.bd]
export_ip_user_files -of_objects [get_files K:/CRExamples2017/AT5/Repository/MemoryDisp2017/MemoryDisp2017.srcs/sources_1/bd/memdis/memdis.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] K:/CRExamples2017/AT5/Repository/MemoryDisp2017/MemoryDisp2017.srcs/sources_1/bd/memdis/memdis.bd]
launch_runs -jobs 4 {memdis_FirstBlock_wrapper_0_0_synth_1 memdis_blk_mem_gen_0_0_synth_1}
export_simulation -of_objects [get_files K:/CRExamples2017/AT5/Repository/MemoryDisp2017/MemoryDisp2017.srcs/sources_1/bd/memdis/memdis.bd] -directory K:/CRExamples2017/AT5/Repository/MemoryDisp2017/MemoryDisp2017.ip_user_files/sim_scripts -ip_user_files_dir K:/CRExamples2017/AT5/Repository/MemoryDisp2017/MemoryDisp2017.ip_user_files -ipstatic_source_dir K:/CRExamples2017/AT5/Repository/MemoryDisp2017/MemoryDisp2017.ip_user_files/ipstatic -lib_map_path [list {modelsim=K:/CRExamples2017/AT5/Repository/MemoryDisp2017/MemoryDisp2017.cache/compile_simlib/modelsim} {questa=K:/CRExamples2017/AT5/Repository/MemoryDisp2017/MemoryDisp2017.cache/compile_simlib/questa} {riviera=K:/CRExamples2017/AT5/Repository/MemoryDisp2017/MemoryDisp2017.cache/compile_simlib/riviera} {activehdl=K:/CRExamples2017/AT5/Repository/MemoryDisp2017/MemoryDisp2017.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
open_bd_design {K:/CRExamples2017/AT5/Repository/MemoryDisp2017/MemoryDisp2017.srcs/sources_1/bd/memdis/memdis.bd}
startgroup
set_property -dict [list CONFIG.Load_Init_File {true} CONFIG.Coe_File {K:/CRExamples2017/AT5/JAVA/mul.coe}] [get_bd_cells blk_mem_gen_0]
endgroup
save_bd_design
reset_run memdis_blk_mem_gen_0_0_synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
wait_on_run impl_1
open_hw
connect_hw_server
open_hw_target
set_property PROGRAM.FILE {K:/CRExamples2017/AT5/Repository/MemoryDisp2017/MemoryDisp2017.runs/impl_1/memdis_wrapper.bit} [lindex [get_hw_devices xc7a100t_0] 0]
current_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a100t_0] 0]
set_property PROBES.FILE {} [lindex [get_hw_devices xc7a100t_0] 0]
set_property PROGRAM.FILE {K:/CRExamples2017/AT5/Repository/MemoryDisp2017/MemoryDisp2017.runs/impl_1/memdis_wrapper.bit} [lindex [get_hw_devices xc7a100t_0] 0]
program_hw_devices [lindex [get_hw_devices xc7a100t_0] 0]
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
set_property PROBES.FILE {} [lindex [get_hw_devices xc7a100t_0] 0]
set_property PROGRAM.FILE {K:/CRExamples2017/AT5/Repository/MemoryDisp2017/MemoryDisp2017.runs/impl_1/memdis_wrapper.bit} [lindex [get_hw_devices xc7a100t_0] 0]
program_hw_devices [lindex [get_hw_devices xc7a100t_0] 0]
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
open_bd_design {K:/CRExamples2017/AT5/Repository/MemoryDisp2017/MemoryDisp2017.srcs/sources_1/bd/memdis/memdis.bd}
startgroup
set_property -dict [list CONFIG.Coe_File {K:/CRExamples2017/AT5/JAVA/mul.coe}] [get_bd_cells blk_mem_gen_0]
endgroup
save_bd_design
reset_run synth_1
reset_run memdis_blk_mem_gen_0_0_synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
wait_on_run impl_1
set_property PROBES.FILE {} [lindex [get_hw_devices xc7a100t_0] 0]
set_property PROGRAM.FILE {K:/CRExamples2017/AT5/Repository/MemoryDisp2017/MemoryDisp2017.runs/impl_1/memdis_wrapper.bit} [lindex [get_hw_devices xc7a100t_0] 0]
program_hw_devices [lindex [get_hw_devices xc7a100t_0] 0]
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
open_bd_design {K:/CRExamples2017/AT5/Repository/MemoryDisp2017/MemoryDisp2017.srcs/sources_1/bd/memdis/memdis.bd}
startgroup
set_property -dict [list CONFIG.Coe_File {K:/CRExamples2017/AT5/JAVA/mul.coe}] [get_bd_cells blk_mem_gen_0]
endgroup
save_bd_design
reset_run synth_1
reset_run memdis_blk_mem_gen_0_0_synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
wait_on_run impl_1
set_property PROBES.FILE {} [lindex [get_hw_devices xc7a100t_0] 0]
set_property PROGRAM.FILE {K:/CRExamples2017/AT5/Repository/MemoryDisp2017/MemoryDisp2017.runs/impl_1/memdis_wrapper.bit} [lindex [get_hw_devices xc7a100t_0] 0]
program_hw_devices [lindex [get_hw_devices xc7a100t_0] 0]
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
