<?xml version="1.0" encoding="UTF-8"?>
<!--
 Copyright (C) [2020] Futurewei Technologies, Inc.

 FORCE-RISCV is licensed under the Apache License, Version 2.0 (the "License");
  you may not use this file except in compliance with the License.
  You may obtain a copy of the License at

  http://www.apache.org/licenses/LICENSE-2.0

 THIS SOFTWARE IS PROVIDED ON AN "AS IS" BASIS, WITHOUT WARRANTIES OF ANY KIND, EITHER
 EXPRESS OR IMPLIED, INCLUDING BUT NOT LIMITED TO NON-INFRINGEMENT, MERCHANTABILITY OR
 FIT FOR A PARTICULAR PURPOSE.
 See the License for the specific language governing permissions and
 limitations under the License.
 -->
<instruction_file>
<I name="ADDIW" isa="RISCV" group="General" extension="RV64I">
    <O name="const_bits" type="Constant" bits="14-12,6-0" value="0000011011"/>
    <O name="imm[11:0]" type="Immediate" bits="31-20"/>
    <O name="rs1" type="Register" bits="19-15"/>
    <O name="rd" type="Register" bits="11-7"/>
    <asm format="ADDIW"/>
  </I>
  
<I name="ADDW" isa="RISCV" group="General" extension="RV64I">
    <O name="const_bits" type="Constant" bits="31-25,14-12,6-0" value="00000000000111011"/>
    <O name="rs2" type="Register" bits="24-20"/>
    <O name="rs1" type="Register" bits="19-15"/>
    <O name="rd" type="Register" bits="11-7"/>
    <asm format="ADDW"/>
  </I>
  
<I name="AMOADD.D" isa="RISCV" group="General" extension="RV64A">
    <O name="const_bits" type="Constant" bits="31-27,14-12,6-0" value="000000110101111"/>
    <O name="aq" type="Immediate" bits="26-26"/>
    <O name="rl" type="Immediate" bits="25-25"/>
    <O name="rs2" type="Register" bits="24-20"/>
    <O name="rs1" type="Register" bits="19-15"/>
    <O name="rd" type="Register" bits="11-7"/>
    <asm format="AMOADD.D"/>
  </I>

<I name="AMOAND.D" isa="RISCV" group="General" extension="RV64A">
    <O name="const_bits" type="Constant" bits="31-27,14-12,6-0" value="011000110101111"/>
    <O name="aq" type="Immediate" bits="26-26"/>
    <O name="rl" type="Immediate" bits="25-25"/>
    <O name="rs2" type="Register" bits="24-20"/>
    <O name="rs1" type="Register" bits="19-15"/>
    <O name="rd" type="Register" bits="11-7"/>
    <asm format="AMOAND.D"/>
  </I>

<I name="AMOMAX.D" isa="RISCV" group="General" extension="RV64A">
    <O name="const_bits" type="Constant" bits="31-27,14-12,6-0" value="101000110101111"/>
    <O name="aq" type="Immediate" bits="26-26"/>
    <O name="rl" type="Immediate" bits="25-25"/>
    <O name="rs2" type="Register" bits="24-20"/>
    <O name="rs1" type="Register" bits="19-15"/>
    <O name="rd" type="Register" bits="11-7"/>
    <asm format="AMOMAX.D"/>
  </I>

<I name="AMOMAXU.D" isa="RISCV" group="General" extension="RV64A">
    <O name="const_bits" type="Constant" bits="31-27,14-12,6-0" value="111000110101111"/>
    <O name="aq" type="Immediate" bits="26-26"/>
    <O name="rl" type="Immediate" bits="25-25"/>
    <O name="rs2" type="Register" bits="24-20"/>
    <O name="rs1" type="Register" bits="19-15"/>
    <O name="rd" type="Register" bits="11-7"/>
    <asm format="AMOMAXU.D"/>
  </I>

<I name="AMOMIN.D" isa="RISCV" group="General" extension="RV64A">
    <O name="const_bits" type="Constant" bits="31-27,14-12,6-0" value="100000110101111"/>
    <O name="aq" type="Immediate" bits="26-26"/>
    <O name="rl" type="Immediate" bits="25-25"/>
    <O name="rs2" type="Register" bits="24-20"/>
    <O name="rs1" type="Register" bits="19-15"/>
    <O name="rd" type="Register" bits="11-7"/>
    <asm format="AMOMIN.D"/>
  </I>

<I name="AMOMINU.D" isa="RISCV" group="General" extension="RV64A">
    <O name="const_bits" type="Constant" bits="31-27,14-12,6-0" value="110000110101111"/>
    <O name="aq" type="Immediate" bits="26-26"/>
    <O name="rl" type="Immediate" bits="25-25"/>
    <O name="rs2" type="Register" bits="24-20"/>
    <O name="rs1" type="Register" bits="19-15"/>
    <O name="rd" type="Register" bits="11-7"/>
    <asm format="AMOMINU.D"/>
  </I>

<I name="AMOOR.D" isa="RISCV" group="General" extension="RV64A">
    <O name="const_bits" type="Constant" bits="31-27,14-12,6-0" value="010000110101111"/>
    <O name="aq" type="Immediate" bits="26-26"/>
    <O name="rl" type="Immediate" bits="25-25"/>
    <O name="rs2" type="Register" bits="24-20"/>
    <O name="rs1" type="Register" bits="19-15"/>
    <O name="rd" type="Register" bits="11-7"/>
    <asm format="AMOOR.D"/>
  </I>

<I name="AMOSWAP.D" isa="RISCV" group="General" extension="RV64A">
    <O name="const_bits" type="Constant" bits="31-27,14-12,6-0" value="000010110101111"/>
    <O name="aq" type="Immediate" bits="26-26"/>
    <O name="rl" type="Immediate" bits="25-25"/>
    <O name="rs2" type="Register" bits="24-20"/>
    <O name="rs1" type="Register" bits="19-15"/>
    <O name="rd" type="Register" bits="11-7"/>
    <asm format="AMOSWAP.D"/>
  </I>

<I name="AMOXOR.D" isa="RISCV" group="General" extension="RV64A">
    <O name="const_bits" type="Constant" bits="31-27,14-12,6-0" value="001000110101111"/>
    <O name="aq" type="Immediate" bits="26-26"/>
    <O name="rl" type="Immediate" bits="25-25"/>
    <O name="rs2" type="Register" bits="24-20"/>
    <O name="rs1" type="Register" bits="19-15"/>
    <O name="rd" type="Register" bits="11-7"/>
    <asm format="AMOXOR.D"/>
  </I>

<I name="DIVUW" isa="RISCV" group="General" extension="RV64M">
    <O name="const_bits" type="Constant" bits="31-25,14-12,6-0" value="00000011010111011"/>
    <O name="rs2" type="Register" bits="24-20"/>
    <O name="rs1" type="Register" bits="19-15"/>
    <O name="rd" type="Register" bits="11-7"/>
    <asm format="DIVUW"/>
  </I>
  
<I name="DIVW" isa="RISCV" group="General" extension="RV64M">
    <O name="const_bits" type="Constant" bits="31-25,14-12,6-0" value="00000011000111011"/>
    <O name="rs2" type="Register" bits="24-20"/>
    <O name="rs1" type="Register" bits="19-15"/>
    <O name="rd" type="Register" bits="11-7"/>
    <asm format="DIVW"/>
  </I>
  
<I name="FCVT.D.L" isa="RISCV" group="General" extension="RV64D">
    <O name="const_bits" type="Constant" bits="31-25,24-20,6-0" value="1101001000101010011"/>
    <O name="rs1" type="Register" bits="19-15"/>
    <O name="rm" type="Register" bits="14-12"/>
    <O name="rd" type="Register" bits="11-7"/>
    <asm format="FCVT.D.L"/>
  </I>

<I name="FCVT.D.LU" isa="RISCV" group="General" extension="RV64D">
    <O name="const_bits" type="Constant" bits="31-25,24-20,6-0" value="1101001000111010011"/>
    <O name="rs1" type="Register" bits="19-15"/>
    <O name="rm" type="Register" bits="14-12"/>
    <O name="rd" type="Register" bits="11-7"/>
    <asm format="FCVT.D.LU"/>
  </I>

<I name="FCVT.L.D" isa="RISCV" group="General" extension="RV64D">
    <O name="const_bits" type="Constant" bits="31-25,24-20,6-0" value="1100001000101010011"/>
    <O name="rs1" type="Register" bits="19-15"/>
    <O name="rm" type="Register" bits="14-12"/>
    <O name="rd" type="Register" bits="11-7"/>
    <asm format="FCVT.L.D"/>
  </I>

<I name="FCVT.L.S" isa="RISCV" group="General" extension="RV64F">
    <O name="const_bits" type="Constant" bits="31-25,24-20,6-0" value="1100000000101010011"/>
    <O name="rs1" type="Register" bits="19-15"/>
    <O name="rm" type="Register" bits="14-12"/>
    <O name="rd" type="Register" bits="11-7"/>
    <asm format="FCVT.L.S"/>
  </I>

<I name="FCVT.LU.D" isa="RISCV" group="General" extension="RV64D">
    <O name="const_bits" type="Constant" bits="31-25,24-20,6-0" value="1100001000111010011"/>
    <O name="rs1" type="Register" bits="19-15"/>
    <O name="rm" type="Register" bits="14-12"/>
    <O name="rd" type="Register" bits="11-7"/>
    <asm format="FCVT.LU.D"/>
  </I>

<I name="FCVT.LU.S" isa="RISCV" group="General" extension="RV64F">
    <O name="const_bits" type="Constant" bits="31-25,24-20,6-0" value="1100000000111010011"/>
    <O name="rs1" type="Register" bits="19-15"/>
    <O name="rm" type="Register" bits="14-12"/>
    <O name="rd" type="Register" bits="11-7"/>
    <asm format="FCVT.LU.S"/>
  </I>

<I name="FCVT.S.L" isa="RISCV" group="General" extension="RV64F">
    <O name="const_bits" type="Constant" bits="31-25,24-20,6-0" value="1101000000101010011"/>
    <O name="rs1" type="Register" bits="19-15"/>
    <O name="rm" type="Register" bits="14-12"/>
    <O name="rd" type="Register" bits="11-7"/>
    <asm format="FCVT.S.L"/>
  </I>

<I name="FCVT.S.LU" isa="RISCV" group="General" extension="RV64F">
    <O name="const_bits" type="Constant" bits="31-25,24-20,6-0" value="1101000000111010011"/>
    <O name="rs1" type="Register" bits="19-15"/>
    <O name="rm" type="Register" bits="14-12"/>
    <O name="rd" type="Register" bits="11-7"/>
    <asm format="FCVT.S.LU"/>
  </I>

<I name="FMV.D.X" isa="RISCV" group="General" extension="RV64D">
    <O name="const_bits" type="Constant" bits="31-25,24-20,14-12,6-0" value="1111001000000001010011"/>
    <O name="rs1" type="Register" bits="19-15"/>
    <O name="rd" type="Register" bits="11-7"/>
    <asm format="FMV.D.X"/>
  </I>

<I name="FMV.X.D" isa="RISCV" group="General" extension="RV64D">
    <O name="const_bits" type="Constant" bits="31-25,24-20,14-12,6-0" value="1110001000000001010011"/>
    <O name="rs1" type="Register" bits="19-15"/>
    <O name="rd" type="Register" bits="11-7"/>
    <asm format="FMV.X.D"/>
  </I>

<I name="LD" isa="RISCV" group="General" extension="RV64I">
    <O name="const_bits" type="Constant" bits="14-12,6-0" value="0110000011"/>
    <O name="imm[11:0]" type="Immediate" bits="31-20"/>
    <O name="rs1" type="Register" bits="19-15"/>
    <O name="rd" type="Register" bits="11-7"/>
    <asm format="LD"/>
  </I>
  
<I name="LR.D" isa="RISCV" group="General" extension="RV64A">
    <O name="const_bits" type="Constant" bits="31-27,24-20,14-12,6-0" value="00010000000110101111"/>
    <O name="aq" type="Immediate" bits="26-26"/>
    <O name="rl" type="Immediate" bits="25-25"/>
    <O name="rs1" type="Register" bits="19-15"/>
    <O name="rd" type="Register" bits="11-7"/>
    <asm format="LR.D"/>
  </I>

<I name="LWU" isa="RISCV" group="General" extension="RV64I">
    <O name="const_bits" type="Constant" bits="14-12,6-0" value="1100000011"/>
    <O name="imm[11:0]" type="Immediate" bits="31-20"/>
    <O name="rs1" type="Register" bits="19-15"/>
    <O name="rd" type="Register" bits="11-7"/>
    <asm format="LWU"/>
  </I>
  
<I name="MULW" isa="RISCV" group="General" extension="RV64M">
    <O name="const_bits" type="Constant" bits="31-25,14-12,6-0" value="00000010000111011"/>
    <O name="rs2" type="Register" bits="24-20"/>
    <O name="rs1" type="Register" bits="19-15"/>
    <O name="rd" type="Register" bits="11-7"/>
    <asm format="MULW"/>
  </I>
  
<I name="REMUW" isa="RISCV" group="General" extension="RV64M">
    <O name="const_bits" type="Constant" bits="31-25,14-12,6-0" value="00000011110111011"/>
    <O name="rs2" type="Register" bits="24-20"/>
    <O name="rs1" type="Register" bits="19-15"/>
    <O name="rd" type="Register" bits="11-7"/>
    <asm format="REMUW"/>
  </I>
  
<I name="REMW" isa="RISCV" group="General" extension="RV64M">
    <O name="const_bits" type="Constant" bits="31-25,14-12,6-0" value="00000011100111011"/>
    <O name="rs2" type="Register" bits="24-20"/>
    <O name="rs1" type="Register" bits="19-15"/>
    <O name="rd" type="Register" bits="11-7"/>
    <asm format="REMW"/>
  </I>
  
<I name="SC.D" isa="RISCV" group="General" extension="RV64A">
    <O name="const_bits" type="Constant" bits="31-27,14-12,6-0" value="000110110101111"/>
    <O name="aq" type="Immediate" bits="26-26"/>
    <O name="rl" type="Immediate" bits="25-25"/>
    <O name="rs2" type="Register" bits="24-20"/>
    <O name="rs1" type="Register" bits="19-15"/>
    <O name="rd" type="Register" bits="11-7"/>
    <asm format="SC.D"/>
  </I>

<I name="SD" isa="RISCV" group="General" extension="RV64I">
    <O name="const_bits" type="Constant" bits="14-12,6-0" value="0110100011"/>
    <O name="imm[11:5]" type="Immediate" bits="31-25"/>
    <O name="rs2" type="Register" bits="24-20"/>
    <O name="rs1" type="Register" bits="19-15"/>
    <O name="imm[4:0]" type="Immediate" bits="11-7"/>
    <asm format="SD"/>
  </I>
  
<I name="SLLI" isa="RISCV" group="General" extension="RV64I">
    <O name="const_bits" type="Constant" bits="31-26,14-12,6-0" value="0000000010010011"/>
    <O name="shamt" type="Immediate" bits="25-20"/>
    <O name="rs1" type="Register" bits="19-15"/>
    <O name="rd" type="Register" bits="11-7"/>
    <asm format="SLLI"/>
  </I>
  
<I name="SLLIW" isa="RISCV" group="General" extension="RV64I">
    <O name="const_bits" type="Constant" bits="31-25,14-12,6-0" value="00000000010011011"/>
    <O name="shamt" type="Immediate" bits="24-20"/>
    <O name="rs1" type="Register" bits="19-15"/>
    <O name="rd" type="Register" bits="11-7"/>
    <asm format="SLLIW"/>
  </I>
  
<I name="SLLW" isa="RISCV" group="General" extension="RV64I">
    <O name="const_bits" type="Constant" bits="31-25,14-12,6-0" value="00000000010111011"/>
    <O name="rs2" type="Register" bits="24-20"/>
    <O name="rs1" type="Register" bits="19-15"/>
    <O name="rd" type="Register" bits="11-7"/>
    <asm format="SLLW"/>
  </I>
  
<I name="SRAI" isa="RISCV" group="General" extension="RV64I">
    <O name="const_bits" type="Constant" bits="31-26,14-12,6-0" value="0100001010010011"/>
    <O name="shamt" type="Immediate" bits="25-20"/>
    <O name="rs1" type="Register" bits="19-15"/>
    <O name="rd" type="Register" bits="11-7"/>
    <asm format="SRAI"/>
  </I>
  
<I name="SRAIW" isa="RISCV" group="General" extension="RV64I">
    <O name="const_bits" type="Constant" bits="31-25,14-12,6-0" value="01000001010011011"/>
    <O name="shamt" type="Immediate" bits="24-20"/>
    <O name="rs1" type="Register" bits="19-15"/>
    <O name="rd" type="Register" bits="11-7"/>
    <asm format="SRAIW"/>
  </I>
  
<I name="SRAW" isa="RISCV" group="General" extension="RV64I">
    <O name="const_bits" type="Constant" bits="31-25,14-12,6-0" value="01000001010111011"/>
    <O name="rs2" type="Register" bits="24-20"/>
    <O name="rs1" type="Register" bits="19-15"/>
    <O name="rd" type="Register" bits="11-7"/>
    <asm format="SRAW"/>
  </I>
  
<I name="SRLI" isa="RISCV" group="General" extension="RV64I">
    <O name="const_bits" type="Constant" bits="31-26,14-12,6-0" value="0000001010010011"/>
    <O name="shamt" type="Immediate" bits="25-20"/>
    <O name="rs1" type="Register" bits="19-15"/>
    <O name="rd" type="Register" bits="11-7"/>
    <asm format="SRLI"/>
  </I>
  
<I name="SRLIW" isa="RISCV" group="General" extension="RV64I">
    <O name="const_bits" type="Constant" bits="31-25,14-12,6-0" value="00000001010011011"/>
    <O name="shamt" type="Immediate" bits="24-20"/>
    <O name="rs1" type="Register" bits="19-15"/>
    <O name="rd" type="Register" bits="11-7"/>
    <asm format="SRLIW"/>
  </I>
  
<I name="SRLW" isa="RISCV" group="General" extension="RV64I">
    <O name="const_bits" type="Constant" bits="31-25,14-12,6-0" value="00000001010111011"/>
    <O name="rs2" type="Register" bits="24-20"/>
    <O name="rs1" type="Register" bits="19-15"/>
    <O name="rd" type="Register" bits="11-7"/>
    <asm format="SRLW"/>
  </I>
  
<I name="SUBW" isa="RISCV" group="General" extension="RV64I">
    <O name="const_bits" type="Constant" bits="31-25,14-12,6-0" value="01000000000111011"/>
    <O name="rs2" type="Register" bits="24-20"/>
    <O name="rs1" type="Register" bits="19-15"/>
    <O name="rd" type="Register" bits="11-7"/>
    <asm format="SUBW"/>
  </I>
  
</instruction_file>
