package cuda

/*
 THIS FILE IS AUTO-GENERATED BY CUDA2GO.
 EDITING IS FUTILE.
*/

import (
	"github.com/mumax/3/cuda/cu"
	"github.com/mumax/3/timer"
	"sync"
	"unsafe"
)

// CUDA handle for LLBtorqueAFPRB054401 kernel
var LLBtorqueAFPRB054401_code cu.Function

// Stores the arguments for LLBtorqueAFPRB054401 kernel invocation
type LLBtorqueAFPRB054401_args_t struct {
	arg_t1x        unsafe.Pointer
	arg_t1y        unsafe.Pointer
	arg_t1z        unsafe.Pointer
	arg_mx1        unsafe.Pointer
	arg_my1        unsafe.Pointer
	arg_mz1        unsafe.Pointer
	arg_t2x        unsafe.Pointer
	arg_t2y        unsafe.Pointer
	arg_t2z        unsafe.Pointer
	arg_mx2        unsafe.Pointer
	arg_my2        unsafe.Pointer
	arg_mz2        unsafe.Pointer
	arg_hx1        unsafe.Pointer
	arg_hy1        unsafe.Pointer
	arg_hz1        unsafe.Pointer
	arg_hx2        unsafe.Pointer
	arg_hy2        unsafe.Pointer
	arg_hz2        unsafe.Pointer
	arg_alpha_     unsafe.Pointer
	arg_alpha_mul  float32
	arg_alpha1_    unsafe.Pointer
	arg_alpha1_mul float32
	arg_alpha2_    unsafe.Pointer
	arg_alpha2_mul float32
	arg_TCurie_    unsafe.Pointer
	arg_TCurie_mul float32
	arg_Msat_      unsafe.Pointer
	arg_Msat_mul   float32
	arg_Msat1_     unsafe.Pointer
	arg_Msat1_mul  float32
	arg_Msat2_     unsafe.Pointer
	arg_Msat2_mul  float32
	arg_hth11x     unsafe.Pointer
	arg_hth11y     unsafe.Pointer
	arg_hth11z     unsafe.Pointer
	arg_hth21x     unsafe.Pointer
	arg_hth21y     unsafe.Pointer
	arg_hth21z     unsafe.Pointer
	arg_hth12x     unsafe.Pointer
	arg_hth12y     unsafe.Pointer
	arg_hth12z     unsafe.Pointer
	arg_hth22x     unsafe.Pointer
	arg_hth22y     unsafe.Pointer
	arg_hth22z     unsafe.Pointer
	arg_temp_      unsafe.Pointer
	arg_temp_mul   float32
	arg_x_         unsafe.Pointer
	arg_x_mul      float32
	arg_nv_        unsafe.Pointer
	arg_nv_mul     float32
	arg_mua_       unsafe.Pointer
	arg_mua_mul    float32
	arg_mub_       unsafe.Pointer
	arg_mub_mul    float32
	arg_J0aa_      unsafe.Pointer
	arg_J0aa_mul   float32
	arg_J0bb_      unsafe.Pointer
	arg_J0bb_mul   float32
	arg_J0ab_      unsafe.Pointer
	arg_J0ab_mul   float32
	arg_N          int
	argptr         [61]unsafe.Pointer
	sync.Mutex
}

// Stores the arguments for LLBtorqueAFPRB054401 kernel invocation
var LLBtorqueAFPRB054401_args LLBtorqueAFPRB054401_args_t

func init() {
	// CUDA driver kernel call wants pointers to arguments, set them up once.
	LLBtorqueAFPRB054401_args.argptr[0] = unsafe.Pointer(&LLBtorqueAFPRB054401_args.arg_t1x)
	LLBtorqueAFPRB054401_args.argptr[1] = unsafe.Pointer(&LLBtorqueAFPRB054401_args.arg_t1y)
	LLBtorqueAFPRB054401_args.argptr[2] = unsafe.Pointer(&LLBtorqueAFPRB054401_args.arg_t1z)
	LLBtorqueAFPRB054401_args.argptr[3] = unsafe.Pointer(&LLBtorqueAFPRB054401_args.arg_mx1)
	LLBtorqueAFPRB054401_args.argptr[4] = unsafe.Pointer(&LLBtorqueAFPRB054401_args.arg_my1)
	LLBtorqueAFPRB054401_args.argptr[5] = unsafe.Pointer(&LLBtorqueAFPRB054401_args.arg_mz1)
	LLBtorqueAFPRB054401_args.argptr[6] = unsafe.Pointer(&LLBtorqueAFPRB054401_args.arg_t2x)
	LLBtorqueAFPRB054401_args.argptr[7] = unsafe.Pointer(&LLBtorqueAFPRB054401_args.arg_t2y)
	LLBtorqueAFPRB054401_args.argptr[8] = unsafe.Pointer(&LLBtorqueAFPRB054401_args.arg_t2z)
	LLBtorqueAFPRB054401_args.argptr[9] = unsafe.Pointer(&LLBtorqueAFPRB054401_args.arg_mx2)
	LLBtorqueAFPRB054401_args.argptr[10] = unsafe.Pointer(&LLBtorqueAFPRB054401_args.arg_my2)
	LLBtorqueAFPRB054401_args.argptr[11] = unsafe.Pointer(&LLBtorqueAFPRB054401_args.arg_mz2)
	LLBtorqueAFPRB054401_args.argptr[12] = unsafe.Pointer(&LLBtorqueAFPRB054401_args.arg_hx1)
	LLBtorqueAFPRB054401_args.argptr[13] = unsafe.Pointer(&LLBtorqueAFPRB054401_args.arg_hy1)
	LLBtorqueAFPRB054401_args.argptr[14] = unsafe.Pointer(&LLBtorqueAFPRB054401_args.arg_hz1)
	LLBtorqueAFPRB054401_args.argptr[15] = unsafe.Pointer(&LLBtorqueAFPRB054401_args.arg_hx2)
	LLBtorqueAFPRB054401_args.argptr[16] = unsafe.Pointer(&LLBtorqueAFPRB054401_args.arg_hy2)
	LLBtorqueAFPRB054401_args.argptr[17] = unsafe.Pointer(&LLBtorqueAFPRB054401_args.arg_hz2)
	LLBtorqueAFPRB054401_args.argptr[18] = unsafe.Pointer(&LLBtorqueAFPRB054401_args.arg_alpha_)
	LLBtorqueAFPRB054401_args.argptr[19] = unsafe.Pointer(&LLBtorqueAFPRB054401_args.arg_alpha_mul)
	LLBtorqueAFPRB054401_args.argptr[20] = unsafe.Pointer(&LLBtorqueAFPRB054401_args.arg_alpha1_)
	LLBtorqueAFPRB054401_args.argptr[21] = unsafe.Pointer(&LLBtorqueAFPRB054401_args.arg_alpha1_mul)
	LLBtorqueAFPRB054401_args.argptr[22] = unsafe.Pointer(&LLBtorqueAFPRB054401_args.arg_alpha2_)
	LLBtorqueAFPRB054401_args.argptr[23] = unsafe.Pointer(&LLBtorqueAFPRB054401_args.arg_alpha2_mul)
	LLBtorqueAFPRB054401_args.argptr[24] = unsafe.Pointer(&LLBtorqueAFPRB054401_args.arg_TCurie_)
	LLBtorqueAFPRB054401_args.argptr[25] = unsafe.Pointer(&LLBtorqueAFPRB054401_args.arg_TCurie_mul)
	LLBtorqueAFPRB054401_args.argptr[26] = unsafe.Pointer(&LLBtorqueAFPRB054401_args.arg_Msat_)
	LLBtorqueAFPRB054401_args.argptr[27] = unsafe.Pointer(&LLBtorqueAFPRB054401_args.arg_Msat_mul)
	LLBtorqueAFPRB054401_args.argptr[28] = unsafe.Pointer(&LLBtorqueAFPRB054401_args.arg_Msat1_)
	LLBtorqueAFPRB054401_args.argptr[29] = unsafe.Pointer(&LLBtorqueAFPRB054401_args.arg_Msat1_mul)
	LLBtorqueAFPRB054401_args.argptr[30] = unsafe.Pointer(&LLBtorqueAFPRB054401_args.arg_Msat2_)
	LLBtorqueAFPRB054401_args.argptr[31] = unsafe.Pointer(&LLBtorqueAFPRB054401_args.arg_Msat2_mul)
	LLBtorqueAFPRB054401_args.argptr[32] = unsafe.Pointer(&LLBtorqueAFPRB054401_args.arg_hth11x)
	LLBtorqueAFPRB054401_args.argptr[33] = unsafe.Pointer(&LLBtorqueAFPRB054401_args.arg_hth11y)
	LLBtorqueAFPRB054401_args.argptr[34] = unsafe.Pointer(&LLBtorqueAFPRB054401_args.arg_hth11z)
	LLBtorqueAFPRB054401_args.argptr[35] = unsafe.Pointer(&LLBtorqueAFPRB054401_args.arg_hth21x)
	LLBtorqueAFPRB054401_args.argptr[36] = unsafe.Pointer(&LLBtorqueAFPRB054401_args.arg_hth21y)
	LLBtorqueAFPRB054401_args.argptr[37] = unsafe.Pointer(&LLBtorqueAFPRB054401_args.arg_hth21z)
	LLBtorqueAFPRB054401_args.argptr[38] = unsafe.Pointer(&LLBtorqueAFPRB054401_args.arg_hth12x)
	LLBtorqueAFPRB054401_args.argptr[39] = unsafe.Pointer(&LLBtorqueAFPRB054401_args.arg_hth12y)
	LLBtorqueAFPRB054401_args.argptr[40] = unsafe.Pointer(&LLBtorqueAFPRB054401_args.arg_hth12z)
	LLBtorqueAFPRB054401_args.argptr[41] = unsafe.Pointer(&LLBtorqueAFPRB054401_args.arg_hth22x)
	LLBtorqueAFPRB054401_args.argptr[42] = unsafe.Pointer(&LLBtorqueAFPRB054401_args.arg_hth22y)
	LLBtorqueAFPRB054401_args.argptr[43] = unsafe.Pointer(&LLBtorqueAFPRB054401_args.arg_hth22z)
	LLBtorqueAFPRB054401_args.argptr[44] = unsafe.Pointer(&LLBtorqueAFPRB054401_args.arg_temp_)
	LLBtorqueAFPRB054401_args.argptr[45] = unsafe.Pointer(&LLBtorqueAFPRB054401_args.arg_temp_mul)
	LLBtorqueAFPRB054401_args.argptr[46] = unsafe.Pointer(&LLBtorqueAFPRB054401_args.arg_x_)
	LLBtorqueAFPRB054401_args.argptr[47] = unsafe.Pointer(&LLBtorqueAFPRB054401_args.arg_x_mul)
	LLBtorqueAFPRB054401_args.argptr[48] = unsafe.Pointer(&LLBtorqueAFPRB054401_args.arg_nv_)
	LLBtorqueAFPRB054401_args.argptr[49] = unsafe.Pointer(&LLBtorqueAFPRB054401_args.arg_nv_mul)
	LLBtorqueAFPRB054401_args.argptr[50] = unsafe.Pointer(&LLBtorqueAFPRB054401_args.arg_mua_)
	LLBtorqueAFPRB054401_args.argptr[51] = unsafe.Pointer(&LLBtorqueAFPRB054401_args.arg_mua_mul)
	LLBtorqueAFPRB054401_args.argptr[52] = unsafe.Pointer(&LLBtorqueAFPRB054401_args.arg_mub_)
	LLBtorqueAFPRB054401_args.argptr[53] = unsafe.Pointer(&LLBtorqueAFPRB054401_args.arg_mub_mul)
	LLBtorqueAFPRB054401_args.argptr[54] = unsafe.Pointer(&LLBtorqueAFPRB054401_args.arg_J0aa_)
	LLBtorqueAFPRB054401_args.argptr[55] = unsafe.Pointer(&LLBtorqueAFPRB054401_args.arg_J0aa_mul)
	LLBtorqueAFPRB054401_args.argptr[56] = unsafe.Pointer(&LLBtorqueAFPRB054401_args.arg_J0bb_)
	LLBtorqueAFPRB054401_args.argptr[57] = unsafe.Pointer(&LLBtorqueAFPRB054401_args.arg_J0bb_mul)
	LLBtorqueAFPRB054401_args.argptr[58] = unsafe.Pointer(&LLBtorqueAFPRB054401_args.arg_J0ab_)
	LLBtorqueAFPRB054401_args.argptr[59] = unsafe.Pointer(&LLBtorqueAFPRB054401_args.arg_J0ab_mul)
	LLBtorqueAFPRB054401_args.argptr[60] = unsafe.Pointer(&LLBtorqueAFPRB054401_args.arg_N)
}

// Wrapper for LLBtorqueAFPRB054401 CUDA kernel, asynchronous.
func k_LLBtorqueAFPRB054401_async(t1x unsafe.Pointer, t1y unsafe.Pointer, t1z unsafe.Pointer, mx1 unsafe.Pointer, my1 unsafe.Pointer, mz1 unsafe.Pointer, t2x unsafe.Pointer, t2y unsafe.Pointer, t2z unsafe.Pointer, mx2 unsafe.Pointer, my2 unsafe.Pointer, mz2 unsafe.Pointer, hx1 unsafe.Pointer, hy1 unsafe.Pointer, hz1 unsafe.Pointer, hx2 unsafe.Pointer, hy2 unsafe.Pointer, hz2 unsafe.Pointer, alpha_ unsafe.Pointer, alpha_mul float32, alpha1_ unsafe.Pointer, alpha1_mul float32, alpha2_ unsafe.Pointer, alpha2_mul float32, TCurie_ unsafe.Pointer, TCurie_mul float32, Msat_ unsafe.Pointer, Msat_mul float32, Msat1_ unsafe.Pointer, Msat1_mul float32, Msat2_ unsafe.Pointer, Msat2_mul float32, hth11x unsafe.Pointer, hth11y unsafe.Pointer, hth11z unsafe.Pointer, hth21x unsafe.Pointer, hth21y unsafe.Pointer, hth21z unsafe.Pointer, hth12x unsafe.Pointer, hth12y unsafe.Pointer, hth12z unsafe.Pointer, hth22x unsafe.Pointer, hth22y unsafe.Pointer, hth22z unsafe.Pointer, temp_ unsafe.Pointer, temp_mul float32, x_ unsafe.Pointer, x_mul float32, nv_ unsafe.Pointer, nv_mul float32, mua_ unsafe.Pointer, mua_mul float32, mub_ unsafe.Pointer, mub_mul float32, J0aa_ unsafe.Pointer, J0aa_mul float32, J0bb_ unsafe.Pointer, J0bb_mul float32, J0ab_ unsafe.Pointer, J0ab_mul float32, N int, cfg *config) {
	if Synchronous { // debug
		Sync()
		timer.Start("LLBtorqueAFPRB054401")
	}

	LLBtorqueAFPRB054401_args.Lock()
	defer LLBtorqueAFPRB054401_args.Unlock()

	if LLBtorqueAFPRB054401_code == 0 {
		LLBtorqueAFPRB054401_code = fatbinLoad(LLBtorqueAFPRB054401_map, "LLBtorqueAFPRB054401")
	}

	LLBtorqueAFPRB054401_args.arg_t1x = t1x
	LLBtorqueAFPRB054401_args.arg_t1y = t1y
	LLBtorqueAFPRB054401_args.arg_t1z = t1z
	LLBtorqueAFPRB054401_args.arg_mx1 = mx1
	LLBtorqueAFPRB054401_args.arg_my1 = my1
	LLBtorqueAFPRB054401_args.arg_mz1 = mz1
	LLBtorqueAFPRB054401_args.arg_t2x = t2x
	LLBtorqueAFPRB054401_args.arg_t2y = t2y
	LLBtorqueAFPRB054401_args.arg_t2z = t2z
	LLBtorqueAFPRB054401_args.arg_mx2 = mx2
	LLBtorqueAFPRB054401_args.arg_my2 = my2
	LLBtorqueAFPRB054401_args.arg_mz2 = mz2
	LLBtorqueAFPRB054401_args.arg_hx1 = hx1
	LLBtorqueAFPRB054401_args.arg_hy1 = hy1
	LLBtorqueAFPRB054401_args.arg_hz1 = hz1
	LLBtorqueAFPRB054401_args.arg_hx2 = hx2
	LLBtorqueAFPRB054401_args.arg_hy2 = hy2
	LLBtorqueAFPRB054401_args.arg_hz2 = hz2
	LLBtorqueAFPRB054401_args.arg_alpha_ = alpha_
	LLBtorqueAFPRB054401_args.arg_alpha_mul = alpha_mul
	LLBtorqueAFPRB054401_args.arg_alpha1_ = alpha1_
	LLBtorqueAFPRB054401_args.arg_alpha1_mul = alpha1_mul
	LLBtorqueAFPRB054401_args.arg_alpha2_ = alpha2_
	LLBtorqueAFPRB054401_args.arg_alpha2_mul = alpha2_mul
	LLBtorqueAFPRB054401_args.arg_TCurie_ = TCurie_
	LLBtorqueAFPRB054401_args.arg_TCurie_mul = TCurie_mul
	LLBtorqueAFPRB054401_args.arg_Msat_ = Msat_
	LLBtorqueAFPRB054401_args.arg_Msat_mul = Msat_mul
	LLBtorqueAFPRB054401_args.arg_Msat1_ = Msat1_
	LLBtorqueAFPRB054401_args.arg_Msat1_mul = Msat1_mul
	LLBtorqueAFPRB054401_args.arg_Msat2_ = Msat2_
	LLBtorqueAFPRB054401_args.arg_Msat2_mul = Msat2_mul
	LLBtorqueAFPRB054401_args.arg_hth11x = hth11x
	LLBtorqueAFPRB054401_args.arg_hth11y = hth11y
	LLBtorqueAFPRB054401_args.arg_hth11z = hth11z
	LLBtorqueAFPRB054401_args.arg_hth21x = hth21x
	LLBtorqueAFPRB054401_args.arg_hth21y = hth21y
	LLBtorqueAFPRB054401_args.arg_hth21z = hth21z
	LLBtorqueAFPRB054401_args.arg_hth12x = hth12x
	LLBtorqueAFPRB054401_args.arg_hth12y = hth12y
	LLBtorqueAFPRB054401_args.arg_hth12z = hth12z
	LLBtorqueAFPRB054401_args.arg_hth22x = hth22x
	LLBtorqueAFPRB054401_args.arg_hth22y = hth22y
	LLBtorqueAFPRB054401_args.arg_hth22z = hth22z
	LLBtorqueAFPRB054401_args.arg_temp_ = temp_
	LLBtorqueAFPRB054401_args.arg_temp_mul = temp_mul
	LLBtorqueAFPRB054401_args.arg_x_ = x_
	LLBtorqueAFPRB054401_args.arg_x_mul = x_mul
	LLBtorqueAFPRB054401_args.arg_nv_ = nv_
	LLBtorqueAFPRB054401_args.arg_nv_mul = nv_mul
	LLBtorqueAFPRB054401_args.arg_mua_ = mua_
	LLBtorqueAFPRB054401_args.arg_mua_mul = mua_mul
	LLBtorqueAFPRB054401_args.arg_mub_ = mub_
	LLBtorqueAFPRB054401_args.arg_mub_mul = mub_mul
	LLBtorqueAFPRB054401_args.arg_J0aa_ = J0aa_
	LLBtorqueAFPRB054401_args.arg_J0aa_mul = J0aa_mul
	LLBtorqueAFPRB054401_args.arg_J0bb_ = J0bb_
	LLBtorqueAFPRB054401_args.arg_J0bb_mul = J0bb_mul
	LLBtorqueAFPRB054401_args.arg_J0ab_ = J0ab_
	LLBtorqueAFPRB054401_args.arg_J0ab_mul = J0ab_mul
	LLBtorqueAFPRB054401_args.arg_N = N

	args := LLBtorqueAFPRB054401_args.argptr[:]
	cu.LaunchKernel(LLBtorqueAFPRB054401_code, cfg.Grid.X, cfg.Grid.Y, cfg.Grid.Z, cfg.Block.X, cfg.Block.Y, cfg.Block.Z, 0, stream0, args)

	if Synchronous { // debug
		Sync()
		timer.Stop("LLBtorqueAFPRB054401")
	}
}

// maps compute capability on PTX code for LLBtorqueAFPRB054401 kernel.
var LLBtorqueAFPRB054401_map = map[int]string{0: "",
	30: LLBtorqueAFPRB054401_ptx_30}

// LLBtorqueAFPRB054401 PTX code for various compute capabilities.
const (
	LLBtorqueAFPRB054401_ptx_30 = `
.version 6.5
.target sm_30
.address_size 64

	// .globl	LLBtorqueAFPRB054401

.visible .entry LLBtorqueAFPRB054401(
	.param .u64 LLBtorqueAFPRB054401_param_0,
	.param .u64 LLBtorqueAFPRB054401_param_1,
	.param .u64 LLBtorqueAFPRB054401_param_2,
	.param .u64 LLBtorqueAFPRB054401_param_3,
	.param .u64 LLBtorqueAFPRB054401_param_4,
	.param .u64 LLBtorqueAFPRB054401_param_5,
	.param .u64 LLBtorqueAFPRB054401_param_6,
	.param .u64 LLBtorqueAFPRB054401_param_7,
	.param .u64 LLBtorqueAFPRB054401_param_8,
	.param .u64 LLBtorqueAFPRB054401_param_9,
	.param .u64 LLBtorqueAFPRB054401_param_10,
	.param .u64 LLBtorqueAFPRB054401_param_11,
	.param .u64 LLBtorqueAFPRB054401_param_12,
	.param .u64 LLBtorqueAFPRB054401_param_13,
	.param .u64 LLBtorqueAFPRB054401_param_14,
	.param .u64 LLBtorqueAFPRB054401_param_15,
	.param .u64 LLBtorqueAFPRB054401_param_16,
	.param .u64 LLBtorqueAFPRB054401_param_17,
	.param .u64 LLBtorqueAFPRB054401_param_18,
	.param .f32 LLBtorqueAFPRB054401_param_19,
	.param .u64 LLBtorqueAFPRB054401_param_20,
	.param .f32 LLBtorqueAFPRB054401_param_21,
	.param .u64 LLBtorqueAFPRB054401_param_22,
	.param .f32 LLBtorqueAFPRB054401_param_23,
	.param .u64 LLBtorqueAFPRB054401_param_24,
	.param .f32 LLBtorqueAFPRB054401_param_25,
	.param .u64 LLBtorqueAFPRB054401_param_26,
	.param .f32 LLBtorqueAFPRB054401_param_27,
	.param .u64 LLBtorqueAFPRB054401_param_28,
	.param .f32 LLBtorqueAFPRB054401_param_29,
	.param .u64 LLBtorqueAFPRB054401_param_30,
	.param .f32 LLBtorqueAFPRB054401_param_31,
	.param .u64 LLBtorqueAFPRB054401_param_32,
	.param .u64 LLBtorqueAFPRB054401_param_33,
	.param .u64 LLBtorqueAFPRB054401_param_34,
	.param .u64 LLBtorqueAFPRB054401_param_35,
	.param .u64 LLBtorqueAFPRB054401_param_36,
	.param .u64 LLBtorqueAFPRB054401_param_37,
	.param .u64 LLBtorqueAFPRB054401_param_38,
	.param .u64 LLBtorqueAFPRB054401_param_39,
	.param .u64 LLBtorqueAFPRB054401_param_40,
	.param .u64 LLBtorqueAFPRB054401_param_41,
	.param .u64 LLBtorqueAFPRB054401_param_42,
	.param .u64 LLBtorqueAFPRB054401_param_43,
	.param .u64 LLBtorqueAFPRB054401_param_44,
	.param .f32 LLBtorqueAFPRB054401_param_45,
	.param .u64 LLBtorqueAFPRB054401_param_46,
	.param .f32 LLBtorqueAFPRB054401_param_47,
	.param .u64 LLBtorqueAFPRB054401_param_48,
	.param .f32 LLBtorqueAFPRB054401_param_49,
	.param .u64 LLBtorqueAFPRB054401_param_50,
	.param .f32 LLBtorqueAFPRB054401_param_51,
	.param .u64 LLBtorqueAFPRB054401_param_52,
	.param .f32 LLBtorqueAFPRB054401_param_53,
	.param .u64 LLBtorqueAFPRB054401_param_54,
	.param .f32 LLBtorqueAFPRB054401_param_55,
	.param .u64 LLBtorqueAFPRB054401_param_56,
	.param .f32 LLBtorqueAFPRB054401_param_57,
	.param .u64 LLBtorqueAFPRB054401_param_58,
	.param .f32 LLBtorqueAFPRB054401_param_59,
	.param .u32 LLBtorqueAFPRB054401_param_60
)
{
	.reg .pred 	%p<139>;
	.reg .f32 	%f<1309>;
	.reg .b32 	%r<83>;
	.reg .f64 	%fd<30>;
	.reg .b64 	%rd<191>;


	ld.param.u64 	%rd21, [LLBtorqueAFPRB054401_param_18];
	ld.param.u64 	%rd22, [LLBtorqueAFPRB054401_param_20];
	ld.param.u64 	%rd25, [LLBtorqueAFPRB054401_param_26];
	ld.param.u64 	%rd26, [LLBtorqueAFPRB054401_param_28];
	ld.param.u64 	%rd27, [LLBtorqueAFPRB054401_param_30];
	ld.param.u64 	%rd40, [LLBtorqueAFPRB054401_param_44];
	ld.param.u64 	%rd41, [LLBtorqueAFPRB054401_param_46];
	ld.param.u64 	%rd42, [LLBtorqueAFPRB054401_param_48];
	ld.param.u64 	%rd43, [LLBtorqueAFPRB054401_param_50];
	ld.param.u64 	%rd44, [LLBtorqueAFPRB054401_param_52];
	ld.param.u64 	%rd45, [LLBtorqueAFPRB054401_param_54];
	ld.param.u64 	%rd46, [LLBtorqueAFPRB054401_param_56];
	ld.param.f32 	%f1256, [LLBtorqueAFPRB054401_param_59];
	ld.param.u32 	%r3, [LLBtorqueAFPRB054401_param_60];
	mov.u32 	%r4, %nctaid.x;
	mov.u32 	%r5, %ctaid.y;
	mov.u32 	%r6, %ctaid.x;
	mad.lo.s32 	%r7, %r4, %r5, %r6;
	mov.u32 	%r8, %ntid.x;
	mov.u32 	%r9, %tid.x;
	mad.lo.s32 	%r1, %r7, %r8, %r9;
	setp.ge.s32	%p5, %r1, %r3;
	@%p5 bra 	BB0_134;

	ld.param.f32 	%f1242, [LLBtorqueAFPRB054401_param_19];
	ld.param.u64 	%rd172, [LLBtorqueAFPRB054401_param_17];
	ld.param.u64 	%rd171, [LLBtorqueAFPRB054401_param_16];
	ld.param.u64 	%rd170, [LLBtorqueAFPRB054401_param_15];
	ld.param.u64 	%rd169, [LLBtorqueAFPRB054401_param_14];
	ld.param.u64 	%rd168, [LLBtorqueAFPRB054401_param_13];
	ld.param.u64 	%rd167, [LLBtorqueAFPRB054401_param_12];
	ld.param.u64 	%rd166, [LLBtorqueAFPRB054401_param_11];
	ld.param.u64 	%rd165, [LLBtorqueAFPRB054401_param_10];
	ld.param.u64 	%rd164, [LLBtorqueAFPRB054401_param_9];
	ld.param.u64 	%rd163, [LLBtorqueAFPRB054401_param_5];
	ld.param.u64 	%rd162, [LLBtorqueAFPRB054401_param_4];
	ld.param.u64 	%rd161, [LLBtorqueAFPRB054401_param_3];
	cvta.to.global.u64 	%rd48, %rd161;
	mul.wide.s32 	%rd49, %r1, 4;
	add.s64 	%rd50, %rd48, %rd49;
	ld.global.f32 	%f1, [%rd50];
	cvta.to.global.u64 	%rd51, %rd162;
	add.s64 	%rd52, %rd51, %rd49;
	ld.global.f32 	%f2, [%rd52];
	cvta.to.global.u64 	%rd53, %rd163;
	add.s64 	%rd54, %rd53, %rd49;
	ld.global.f32 	%f3, [%rd54];
	cvta.to.global.u64 	%rd55, %rd164;
	add.s64 	%rd56, %rd55, %rd49;
	ld.global.f32 	%f4, [%rd56];
	cvta.to.global.u64 	%rd57, %rd165;
	add.s64 	%rd58, %rd57, %rd49;
	ld.global.f32 	%f5, [%rd58];
	cvta.to.global.u64 	%rd59, %rd166;
	add.s64 	%rd60, %rd59, %rd49;
	ld.global.f32 	%f6, [%rd60];
	cvta.to.global.u64 	%rd61, %rd167;
	add.s64 	%rd62, %rd61, %rd49;
	ld.global.f32 	%f7, [%rd62];
	cvta.to.global.u64 	%rd63, %rd168;
	add.s64 	%rd64, %rd63, %rd49;
	ld.global.f32 	%f8, [%rd64];
	cvta.to.global.u64 	%rd65, %rd169;
	add.s64 	%rd66, %rd65, %rd49;
	ld.global.f32 	%f9, [%rd66];
	cvta.to.global.u64 	%rd67, %rd170;
	add.s64 	%rd68, %rd67, %rd49;
	ld.global.f32 	%f10, [%rd68];
	cvta.to.global.u64 	%rd69, %rd171;
	add.s64 	%rd70, %rd69, %rd49;
	ld.global.f32 	%f11, [%rd70];
	cvta.to.global.u64 	%rd71, %rd172;
	add.s64 	%rd72, %rd71, %rd49;
	ld.global.f32 	%f12, [%rd72];
	setp.eq.s64	%p6, %rd21, 0;
	@%p6 bra 	BB0_3;

	ld.param.f32 	%f1198, [LLBtorqueAFPRB054401_param_19];
	cvta.to.global.u64 	%rd73, %rd21;
	add.s64 	%rd75, %rd73, %rd49;
	ld.global.f32 	%f290, [%rd75];
	mul.f32 	%f1242, %f290, %f1198;

BB0_3:
	ld.param.f32 	%f1243, [LLBtorqueAFPRB054401_param_21];
	setp.eq.s64	%p7, %rd22, 0;
	@%p7 bra 	BB0_5;

	ld.param.u64 	%rd186, [LLBtorqueAFPRB054401_param_20];
	ld.param.f32 	%f1200, [LLBtorqueAFPRB054401_param_21];
	cvta.to.global.u64 	%rd76, %rd186;
	add.s64 	%rd78, %rd76, %rd49;
	ld.global.f32 	%f291, [%rd78];
	mul.f32 	%f1243, %f291, %f1200;

BB0_5:
	ld.param.u64 	%rd187, [LLBtorqueAFPRB054401_param_22];
	ld.param.f32 	%f1244, [LLBtorqueAFPRB054401_param_23];
	setp.eq.s64	%p8, %rd187, 0;
	@%p8 bra 	BB0_7;

	ld.param.u64 	%rd188, [LLBtorqueAFPRB054401_param_22];
	ld.param.f32 	%f1202, [LLBtorqueAFPRB054401_param_23];
	cvta.to.global.u64 	%rd79, %rd188;
	add.s64 	%rd81, %rd79, %rd49;
	ld.global.f32 	%f292, [%rd81];
	mul.f32 	%f1244, %f292, %f1202;

BB0_7:
	ld.param.u64 	%rd189, [LLBtorqueAFPRB054401_param_24];
	ld.param.f32 	%f1245, [LLBtorqueAFPRB054401_param_25];
	setp.eq.s64	%p9, %rd189, 0;
	@%p9 bra 	BB0_9;

	ld.param.u64 	%rd190, [LLBtorqueAFPRB054401_param_24];
	ld.param.f32 	%f1204, [LLBtorqueAFPRB054401_param_25];
	cvta.to.global.u64 	%rd82, %rd190;
	add.s64 	%rd84, %rd82, %rd49;
	ld.global.f32 	%f293, [%rd84];
	mul.f32 	%f1245, %f293, %f1204;

BB0_9:
	ld.param.f32 	%f1246, [LLBtorqueAFPRB054401_param_27];
	setp.eq.s64	%p10, %rd25, 0;
	@%p10 bra 	BB0_11;

	ld.param.f32 	%f1206, [LLBtorqueAFPRB054401_param_27];
	cvta.to.global.u64 	%rd85, %rd25;
	add.s64 	%rd87, %rd85, %rd49;
	ld.global.f32 	%f294, [%rd87];
	mul.f32 	%f1246, %f294, %f1206;

BB0_11:
	ld.param.f32 	%f1247, [LLBtorqueAFPRB054401_param_29];
	setp.eq.s64	%p11, %rd26, 0;
	@%p11 bra 	BB0_13;

	ld.param.f32 	%f1208, [LLBtorqueAFPRB054401_param_29];
	cvta.to.global.u64 	%rd88, %rd26;
	add.s64 	%rd90, %rd88, %rd49;
	ld.global.f32 	%f295, [%rd90];
	mul.f32 	%f1247, %f295, %f1208;

BB0_13:
	ld.param.f32 	%f1248, [LLBtorqueAFPRB054401_param_31];
	setp.eq.s64	%p12, %rd27, 0;
	@%p12 bra 	BB0_15;

	ld.param.f32 	%f1210, [LLBtorqueAFPRB054401_param_31];
	cvta.to.global.u64 	%rd91, %rd27;
	add.s64 	%rd93, %rd91, %rd49;
	ld.global.f32 	%f296, [%rd93];
	mul.f32 	%f1248, %f296, %f1210;

BB0_15:
	ld.param.f32 	%f1249, [LLBtorqueAFPRB054401_param_47];
	setp.eq.s64	%p13, %rd41, 0;
	@%p13 bra 	BB0_17;

	ld.param.f32 	%f1212, [LLBtorqueAFPRB054401_param_47];
	cvta.to.global.u64 	%rd94, %rd41;
	add.s64 	%rd96, %rd94, %rd49;
	ld.global.f32 	%f297, [%rd96];
	mul.f32 	%f1249, %f297, %f1212;

BB0_17:
	ld.param.f32 	%f1250, [LLBtorqueAFPRB054401_param_49];
	setp.eq.s64	%p14, %rd42, 0;
	@%p14 bra 	BB0_19;

	ld.param.f32 	%f1214, [LLBtorqueAFPRB054401_param_49];
	cvta.to.global.u64 	%rd97, %rd42;
	add.s64 	%rd99, %rd97, %rd49;
	ld.global.f32 	%f298, [%rd99];
	mul.f32 	%f1250, %f298, %f1214;

BB0_19:
	ld.param.f32 	%f1251, [LLBtorqueAFPRB054401_param_51];
	setp.eq.s64	%p15, %rd43, 0;
	@%p15 bra 	BB0_21;

	ld.param.f32 	%f1216, [LLBtorqueAFPRB054401_param_51];
	cvta.to.global.u64 	%rd100, %rd43;
	add.s64 	%rd102, %rd100, %rd49;
	ld.global.f32 	%f299, [%rd102];
	mul.f32 	%f1251, %f299, %f1216;

BB0_21:
	ld.param.f32 	%f1252, [LLBtorqueAFPRB054401_param_53];
	setp.eq.s64	%p16, %rd44, 0;
	@%p16 bra 	BB0_23;

	ld.param.f32 	%f1218, [LLBtorqueAFPRB054401_param_53];
	cvta.to.global.u64 	%rd103, %rd44;
	add.s64 	%rd105, %rd103, %rd49;
	ld.global.f32 	%f300, [%rd105];
	mul.f32 	%f1252, %f300, %f1218;

BB0_23:
	ld.param.f32 	%f1253, [LLBtorqueAFPRB054401_param_55];
	setp.eq.s64	%p17, %rd45, 0;
	@%p17 bra 	BB0_25;

	ld.param.f32 	%f1220, [LLBtorqueAFPRB054401_param_55];
	cvta.to.global.u64 	%rd106, %rd45;
	add.s64 	%rd108, %rd106, %rd49;
	ld.global.f32 	%f301, [%rd108];
	mul.f32 	%f1253, %f301, %f1220;

BB0_25:
	ld.param.f32 	%f1254, [LLBtorqueAFPRB054401_param_57];
	mul.f32 	%f302, %f1250, %f1253;
	mul.f32 	%f37, %f1249, %f302;
	setp.eq.s64	%p18, %rd46, 0;
	@%p18 bra 	BB0_27;

	ld.param.f32 	%f1222, [LLBtorqueAFPRB054401_param_57];
	cvta.to.global.u64 	%rd109, %rd46;
	add.s64 	%rd111, %rd109, %rd49;
	ld.global.f32 	%f303, [%rd111];
	mul.f32 	%f1254, %f303, %f1222;

BB0_27:
	ld.param.u64 	%rd173, [LLBtorqueAFPRB054401_param_58];
	cvta.to.global.u64 	%rd112, %rd173;
	mov.f32 	%f304, 0f3F800000;
	sub.f32 	%f40, %f304, %f1249;
	mul.f32 	%f305, %f1250, %f1254;
	mul.f32 	%f41, %f40, %f305;
	add.s64 	%rd1, %rd112, %rd49;
	setp.eq.s64	%p19, %rd173, 0;
	mov.f32 	%f1255, %f1256;
	@%p19 bra 	BB0_29;

	ld.global.f32 	%f306, [%rd1];
	mul.f32 	%f1255, %f306, %f1256;

BB0_29:
	mul.f32 	%f307, %f40, %f1255;
	mul.f32 	%f44, %f1250, %f307;
	@%p19 bra 	BB0_31;

	ld.global.f32 	%f308, [%rd1];
	mul.f32 	%f1256, %f308, %f1256;

BB0_31:
	ld.param.f32 	%f1257, [LLBtorqueAFPRB054401_param_45];
	mul.f32 	%f309, %f1249, %f1256;
	mul.f32 	%f47, %f1250, %f309;
	setp.eq.s64	%p21, %rd40, 0;
	@%p21 bra 	BB0_33;

	ld.param.f32 	%f1224, [LLBtorqueAFPRB054401_param_45];
	cvta.to.global.u64 	%rd114, %rd40;
	add.s64 	%rd116, %rd114, %rd49;
	ld.global.f32 	%f310, [%rd116];
	mul.f32 	%f1257, %f310, %f1224;

BB0_33:
	setp.eq.f32	%p22, %f1257, 0f00000000;
	selp.f32	%f311, 0f38D1B717, %f1257, %p22;
	cvt.f64.f32	%fd4, %f311;
	cvt.f64.f32	%fd1, %f1245;
	add.f64 	%fd5, %fd1, %fd1;
	setp.gt.f64	%p23, %fd4, %fd5;
	add.f32 	%f312, %f1245, %f1245;
	selp.f32	%f1258, %f312, %f311, %p23;
	setp.neu.f32	%p24, %f1258, %f1245;
	@%p24 bra 	BB0_35;

	add.f64 	%fd6, %fd1, 0dBFB999999999999A;
	cvt.rn.f32.f64	%f1258, %fd6;

BB0_35:
	ld.param.u64 	%rd185, [LLBtorqueAFPRB054401_param_32];
	ld.param.u64 	%rd184, [LLBtorqueAFPRB054401_param_33];
	ld.param.u64 	%rd183, [LLBtorqueAFPRB054401_param_34];
	ld.param.u64 	%rd182, [LLBtorqueAFPRB054401_param_35];
	ld.param.u64 	%rd181, [LLBtorqueAFPRB054401_param_36];
	ld.param.u64 	%rd180, [LLBtorqueAFPRB054401_param_37];
	ld.param.u64 	%rd179, [LLBtorqueAFPRB054401_param_38];
	ld.param.u64 	%rd178, [LLBtorqueAFPRB054401_param_39];
	ld.param.u64 	%rd177, [LLBtorqueAFPRB054401_param_40];
	ld.param.u64 	%rd176, [LLBtorqueAFPRB054401_param_41];
	ld.param.u64 	%rd175, [LLBtorqueAFPRB054401_param_42];
	ld.param.u64 	%rd174, [LLBtorqueAFPRB054401_param_43];
	cvta.to.global.u64 	%rd117, %rd174;
	cvta.to.global.u64 	%rd118, %rd175;
	cvta.to.global.u64 	%rd119, %rd176;
	cvta.to.global.u64 	%rd120, %rd177;
	cvta.to.global.u64 	%rd121, %rd178;
	cvta.to.global.u64 	%rd122, %rd179;
	cvta.to.global.u64 	%rd123, %rd180;
	cvta.to.global.u64 	%rd124, %rd181;
	cvta.to.global.u64 	%rd125, %rd182;
	cvta.to.global.u64 	%rd126, %rd183;
	cvta.to.global.u64 	%rd127, %rd184;
	cvta.to.global.u64 	%rd128, %rd185;
	add.s64 	%rd130, %rd128, %rd49;
	ld.global.f32 	%f53, [%rd130];
	add.s64 	%rd131, %rd127, %rd49;
	ld.global.f32 	%f54, [%rd131];
	add.s64 	%rd132, %rd126, %rd49;
	ld.global.f32 	%f55, [%rd132];
	add.s64 	%rd133, %rd125, %rd49;
	ld.global.f32 	%f56, [%rd133];
	add.s64 	%rd134, %rd124, %rd49;
	ld.global.f32 	%f57, [%rd134];
	add.s64 	%rd135, %rd123, %rd49;
	ld.global.f32 	%f58, [%rd135];
	add.s64 	%rd136, %rd122, %rd49;
	ld.global.f32 	%f59, [%rd136];
	add.s64 	%rd137, %rd121, %rd49;
	ld.global.f32 	%f60, [%rd137];
	add.s64 	%rd138, %rd120, %rd49;
	ld.global.f32 	%f61, [%rd138];
	add.s64 	%rd139, %rd119, %rd49;
	ld.global.f32 	%f62, [%rd139];
	add.s64 	%rd140, %rd118, %rd49;
	ld.global.f32 	%f63, [%rd140];
	add.s64 	%rd2, %rd117, %rd49;
	mul.f32 	%f313, %f2, %f2;
	fma.rn.f32 	%f314, %f1, %f1, %f313;
	fma.rn.f32 	%f315, %f3, %f3, %f314;
	sqrt.rn.f32 	%f64, %f315;
	mul.f32 	%f316, %f5, %f5;
	fma.rn.f32 	%f317, %f4, %f4, %f316;
	fma.rn.f32 	%f318, %f6, %f6, %f317;
	sqrt.rn.f32 	%f65, %f318;
	setp.eq.f32	%p25, %f64, 0f00000000;
	setp.eq.f32	%p26, %f65, 0f00000000;
	or.pred  	%p27, %p25, %p26;
	@%p27 bra 	BB0_132;
	bra.uni 	BB0_36;

BB0_132:
	mul.f32 	%f1306, %f1, 0f00000000;
	mul.f32 	%f1307, %f2, 0f00000000;
	mul.f32 	%f1308, %f3, 0f00000000;
	mul.f32 	%f1303, %f4, 0f00000000;
	mul.f32 	%f1304, %f5, 0f00000000;
	mul.f32 	%f1305, %f6, 0f00000000;
	bra.uni 	BB0_133;

BB0_36:
	ld.global.f32 	%f66, [%rd2];
	mov.f32 	%f324, 0f40000000;
	sub.f32 	%f69, %f37, %f41;
	abs.f32 	%f70, %f69;
	setp.lt.f32	%p28, %f70, 0f00800000;
	mul.f32 	%f326, %f70, 0f4B800000;
	selp.f32	%f327, 0fC3170000, 0fC2FE0000, %p28;
	selp.f32	%f328, %f326, %f70, %p28;
	mov.b32 	 %r10, %f328;
	and.b32  	%r11, %r10, 8388607;
	or.b32  	%r12, %r11, 1065353216;
	mov.b32 	 %f329, %r12;
	shr.u32 	%r13, %r10, 23;
	cvt.rn.f32.u32	%f330, %r13;
	add.f32 	%f331, %f327, %f330;
	setp.gt.f32	%p29, %f329, 0f3FB504F3;
	mul.f32 	%f332, %f329, 0f3F000000;
	add.f32 	%f333, %f331, 0f3F800000;
	selp.f32	%f334, %f332, %f329, %p29;
	selp.f32	%f335, %f333, %f331, %p29;
	add.f32 	%f336, %f334, 0fBF800000;
	add.f32 	%f320, %f334, 0f3F800000;
	// inline asm
	rcp.approx.ftz.f32 %f319,%f320;
	// inline asm
	add.f32 	%f337, %f336, %f336;
	mul.f32 	%f338, %f319, %f337;
	mul.f32 	%f339, %f338, %f338;
	mov.f32 	%f340, 0f3C4CAF63;
	mov.f32 	%f341, 0f3B18F0FE;
	fma.rn.f32 	%f342, %f341, %f339, %f340;
	mov.f32 	%f343, 0f3DAAAABD;
	fma.rn.f32 	%f344, %f342, %f339, %f343;
	mul.rn.f32 	%f345, %f344, %f339;
	mul.rn.f32 	%f346, %f345, %f338;
	sub.f32 	%f347, %f336, %f338;
	neg.f32 	%f348, %f338;
	add.f32 	%f349, %f347, %f347;
	fma.rn.f32 	%f350, %f348, %f336, %f349;
	mul.rn.f32 	%f351, %f319, %f350;
	add.f32 	%f352, %f346, %f338;
	sub.f32 	%f353, %f338, %f352;
	add.f32 	%f354, %f346, %f353;
	add.f32 	%f355, %f351, %f354;
	add.f32 	%f356, %f352, %f355;
	sub.f32 	%f357, %f352, %f356;
	add.f32 	%f358, %f355, %f357;
	mov.f32 	%f359, 0f3F317200;
	mul.rn.f32 	%f360, %f335, %f359;
	mov.f32 	%f361, 0f35BFBE8E;
	mul.rn.f32 	%f362, %f335, %f361;
	add.f32 	%f363, %f360, %f356;
	sub.f32 	%f364, %f360, %f363;
	add.f32 	%f365, %f356, %f364;
	add.f32 	%f366, %f358, %f365;
	add.f32 	%f367, %f362, %f366;
	add.f32 	%f368, %f363, %f367;
	sub.f32 	%f369, %f363, %f368;
	add.f32 	%f370, %f367, %f369;
	mul.rn.f32 	%f371, %f324, %f368;
	neg.f32 	%f372, %f371;
	fma.rn.f32 	%f373, %f324, %f368, %f372;
	fma.rn.f32 	%f374, %f324, %f370, %f373;
	mov.f32 	%f375, 0f00000000;
	fma.rn.f32 	%f376, %f375, %f368, %f374;
	add.rn.f32 	%f377, %f371, %f376;
	neg.f32 	%f378, %f377;
	add.rn.f32 	%f379, %f371, %f378;
	add.rn.f32 	%f380, %f379, %f376;
	mov.b32 	 %r14, %f377;
	setp.eq.s32	%p30, %r14, 1118925336;
	add.s32 	%r15, %r14, -1;
	mov.b32 	 %f381, %r15;
	add.f32 	%f382, %f380, 0f37000000;
	selp.f32	%f383, %f381, %f377, %p30;
	selp.f32	%f71, %f382, %f380, %p30;
	mul.f32 	%f384, %f383, 0f3FB8AA3B;
	cvt.rzi.f32.f32	%f385, %f384;
	mov.f32 	%f386, 0fBF317200;
	fma.rn.f32 	%f387, %f385, %f386, %f383;
	mov.f32 	%f388, 0fB5BFBE8E;
	fma.rn.f32 	%f389, %f385, %f388, %f387;
	mul.f32 	%f390, %f389, 0f3FB8AA3B;
	ex2.approx.ftz.f32 	%f391, %f390;
	add.f32 	%f392, %f385, 0f00000000;
	ex2.approx.f32 	%f393, %f392;
	mul.f32 	%f394, %f391, %f393;
	setp.lt.f32	%p31, %f383, 0fC2D20000;
	selp.f32	%f395, 0f00000000, %f394, %p31;
	setp.gt.f32	%p32, %f383, 0f42D20000;
	selp.f32	%f1259, 0f7F800000, %f395, %p32;
	setp.eq.f32	%p33, %f1259, 0f7F800000;
	@%p33 bra 	BB0_38;

	fma.rn.f32 	%f1259, %f1259, %f71, %f1259;

BB0_38:
	mov.f32 	%f1231, 0f3F800000;
	cvt.rzi.f32.f32	%f1230, %f1231;
	add.f32 	%f1229, %f1230, %f1230;
	mov.f32 	%f1228, 0f40000000;
	sub.f32 	%f1227, %f1228, %f1229;
	abs.f32 	%f1226, %f1227;
	sub.f32 	%f1225, %f37, %f41;
	setp.lt.f32	%p34, %f1225, 0f00000000;
	setp.eq.f32	%p35, %f1226, 0f3F800000;
	and.pred  	%p1, %p34, %p35;
	mov.b32 	 %r16, %f1259;
	xor.b32  	%r17, %r16, -2147483648;
	mov.b32 	 %f396, %r17;
	selp.f32	%f1261, %f396, %f1259, %p1;
	setp.eq.f32	%p36, %f1225, 0f00000000;
	@%p36 bra 	BB0_41;
	bra.uni 	BB0_39;

BB0_41:
	sub.f32 	%f1241, %f37, %f41;
	add.f32 	%f399, %f1241, %f1241;
	selp.f32	%f1261, %f399, 0f00000000, %p35;
	bra.uni 	BB0_42;

BB0_39:
	sub.f32 	%f1232, %f37, %f41;
	setp.geu.f32	%p37, %f1232, 0f00000000;
	@%p37 bra 	BB0_42;

	cvt.rzi.f32.f32	%f398, %f324;
	setp.neu.f32	%p38, %f398, 0f40000000;
	selp.f32	%f1261, 0f7FFFFFFF, %f1261, %p38;

BB0_42:
	sub.f32 	%f1234, %f37, %f41;
	abs.f32 	%f1233, %f1234;
	add.f32 	%f400, %f1233, 0f40000000;
	mov.b32 	 %r18, %f400;
	setp.lt.s32	%p40, %r18, 2139095040;
	@%p40 bra 	BB0_47;

	sub.f32 	%f1237, %f37, %f41;
	abs.f32 	%f1236, %f1237;
	setp.gtu.f32	%p41, %f1236, 0f7F800000;
	@%p41 bra 	BB0_46;
	bra.uni 	BB0_44;

BB0_46:
	sub.f32 	%f1240, %f37, %f41;
	add.f32 	%f1261, %f1240, 0f40000000;
	bra.uni 	BB0_47;

BB0_44:
	sub.f32 	%f1239, %f37, %f41;
	abs.f32 	%f1238, %f1239;
	setp.neu.f32	%p42, %f1238, 0f7F800000;
	@%p42 bra 	BB0_47;

	selp.f32	%f1261, 0fFF800000, 0f7F800000, %p1;

BB0_47:
	sub.f32 	%f1235, %f37, %f41;
	mov.f32 	%f1167, 0f00000000;
	mov.f32 	%f1166, 0f35BFBE8E;
	mov.f32 	%f1165, 0f3F317200;
	mov.f32 	%f1164, 0f3DAAAABD;
	mov.f32 	%f1163, 0f3C4CAF63;
	mov.f32 	%f1162, 0f3B18F0FE;
	setp.eq.f32	%p43, %f1235, 0f3F800000;
	selp.f32	%f403, 0f3F800000, %f1261, %p43;
	mul.f32 	%f404, %f44, 0f40800000;
	fma.rn.f32 	%f82, %f404, %f47, %f403;
	abs.f32 	%f84, %f82;
	setp.lt.f32	%p44, %f84, 0f00800000;
	mul.f32 	%f408, %f84, 0f4B800000;
	selp.f32	%f409, 0fC3170000, 0fC2FE0000, %p44;
	selp.f32	%f410, %f408, %f84, %p44;
	mov.b32 	 %r19, %f410;
	and.b32  	%r20, %r19, 8388607;
	or.b32  	%r21, %r20, 1065353216;
	mov.b32 	 %f411, %r21;
	shr.u32 	%r22, %r19, 23;
	cvt.rn.f32.u32	%f412, %r22;
	add.f32 	%f413, %f409, %f412;
	setp.gt.f32	%p45, %f411, 0f3FB504F3;
	mul.f32 	%f414, %f411, 0f3F000000;
	add.f32 	%f415, %f413, 0f3F800000;
	selp.f32	%f416, %f414, %f411, %p45;
	selp.f32	%f417, %f415, %f413, %p45;
	add.f32 	%f418, %f416, 0fBF800000;
	add.f32 	%f402, %f416, 0f3F800000;
	// inline asm
	rcp.approx.ftz.f32 %f401,%f402;
	// inline asm
	add.f32 	%f419, %f418, %f418;
	mul.f32 	%f420, %f401, %f419;
	mul.f32 	%f421, %f420, %f420;
	fma.rn.f32 	%f424, %f1162, %f421, %f1163;
	fma.rn.f32 	%f426, %f424, %f421, %f1164;
	mul.rn.f32 	%f427, %f426, %f421;
	mul.rn.f32 	%f428, %f427, %f420;
	sub.f32 	%f429, %f418, %f420;
	neg.f32 	%f430, %f420;
	add.f32 	%f431, %f429, %f429;
	fma.rn.f32 	%f432, %f430, %f418, %f431;
	mul.rn.f32 	%f433, %f401, %f432;
	add.f32 	%f434, %f428, %f420;
	sub.f32 	%f435, %f420, %f434;
	add.f32 	%f436, %f428, %f435;
	add.f32 	%f437, %f433, %f436;
	add.f32 	%f438, %f434, %f437;
	sub.f32 	%f439, %f434, %f438;
	add.f32 	%f440, %f437, %f439;
	mul.rn.f32 	%f442, %f417, %f1165;
	mul.rn.f32 	%f444, %f417, %f1166;
	add.f32 	%f445, %f442, %f438;
	sub.f32 	%f446, %f442, %f445;
	add.f32 	%f447, %f438, %f446;
	add.f32 	%f448, %f440, %f447;
	add.f32 	%f449, %f444, %f448;
	add.f32 	%f450, %f445, %f449;
	sub.f32 	%f451, %f445, %f450;
	add.f32 	%f452, %f449, %f451;
	mov.f32 	%f453, 0f3F000000;
	mul.rn.f32 	%f454, %f453, %f450;
	neg.f32 	%f455, %f454;
	fma.rn.f32 	%f456, %f453, %f450, %f455;
	fma.rn.f32 	%f457, %f453, %f452, %f456;
	fma.rn.f32 	%f459, %f1167, %f450, %f457;
	add.rn.f32 	%f460, %f454, %f459;
	neg.f32 	%f461, %f460;
	add.rn.f32 	%f462, %f454, %f461;
	add.rn.f32 	%f463, %f462, %f459;
	mov.b32 	 %r23, %f460;
	setp.eq.s32	%p46, %r23, 1118925336;
	add.s32 	%r24, %r23, -1;
	mov.b32 	 %f464, %r24;
	add.f32 	%f465, %f463, 0f37000000;
	selp.f32	%f466, %f464, %f460, %p46;
	selp.f32	%f85, %f465, %f463, %p46;
	mul.f32 	%f467, %f466, 0f3FB8AA3B;
	cvt.rzi.f32.f32	%f468, %f467;
	fma.rn.f32 	%f470, %f468, %f386, %f466;
	fma.rn.f32 	%f472, %f468, %f388, %f470;
	mul.f32 	%f473, %f472, 0f3FB8AA3B;
	ex2.approx.ftz.f32 	%f474, %f473;
	add.f32 	%f475, %f468, 0f00000000;
	ex2.approx.f32 	%f476, %f475;
	mul.f32 	%f477, %f474, %f476;
	setp.lt.f32	%p47, %f466, 0fC2D20000;
	selp.f32	%f478, 0f00000000, %f477, %p47;
	setp.gt.f32	%p48, %f466, 0f42D20000;
	selp.f32	%f1262, 0f7F800000, %f478, %p48;
	setp.eq.f32	%p49, %f1262, 0f7F800000;
	@%p49 bra 	BB0_49;

	fma.rn.f32 	%f1262, %f1262, %f85, %f1262;

BB0_49:
	mov.f32 	%f1179, 0f3E800000;
	cvt.rzi.f32.f32	%f1178, %f1179;
	fma.rn.f32 	%f1177, %f1178, 0fC0000000, 0f3F000000;
	abs.f32 	%f1176, %f1177;
	setp.lt.f32	%p50, %f82, 0f00000000;
	setp.eq.f32	%p51, %f1176, 0f3F800000;
	and.pred  	%p2, %p50, %p51;
	mov.b32 	 %r25, %f1262;
	xor.b32  	%r26, %r25, -2147483648;
	mov.b32 	 %f479, %r26;
	selp.f32	%f1264, %f479, %f1262, %p2;
	setp.eq.f32	%p52, %f82, 0f00000000;
	@%p52 bra 	BB0_52;
	bra.uni 	BB0_50;

BB0_52:
	add.f32 	%f482, %f82, %f82;
	selp.f32	%f1264, %f482, 0f00000000, %p51;
	bra.uni 	BB0_53;

BB0_50:
	setp.geu.f32	%p53, %f82, 0f00000000;
	@%p53 bra 	BB0_53;

	mov.f32 	%f1180, 0f3F000000;
	cvt.rzi.f32.f32	%f481, %f1180;
	setp.neu.f32	%p54, %f481, 0f3F000000;
	selp.f32	%f1264, 0f7FFFFFFF, %f1264, %p54;

BB0_53:
	add.f32 	%f483, %f84, 0f3F000000;
	mov.b32 	 %r27, %f483;
	setp.lt.s32	%p56, %r27, 2139095040;
	@%p56 bra 	BB0_58;

	setp.gtu.f32	%p57, %f84, 0f7F800000;
	@%p57 bra 	BB0_57;
	bra.uni 	BB0_55;

BB0_57:
	add.f32 	%f1264, %f82, 0f3F000000;
	bra.uni 	BB0_58;

BB0_55:
	setp.neu.f32	%p58, %f84, 0f7F800000;
	@%p58 bra 	BB0_58;

	selp.f32	%f1264, 0fFF800000, 0f7F800000, %p2;

BB0_58:
	add.f32 	%f1168, %f37, %f41;
	setp.eq.f32	%p59, %f82, 0f3F800000;
	selp.f32	%f484, 0f3F800000, %f1264, %p59;
	add.f32 	%f485, %f1168, %f484;
	div.rn.f32 	%f96, %f485, 0f1AC84ACE;
	sub.f32 	%f486, %f1258, %f96;
	abs.f32 	%f487, %f486;
	cvt.f64.f32	%fd7, %f487;
	cvt.f64.f32	%fd2, %f96;
	mul.f64 	%fd8, %fd2, 0d3F7CAC083126E979;
	setp.lt.f64	%p60, %fd7, %fd8;
	setp.lt.f32	%p61, %f1258, %f96;
	and.pred  	%p62, %p60, %p61;
	mul.f32 	%f488, %f96, 0f3F7E353F;
	selp.f32	%f1286, %f488, %f1258, %p62;
	setp.lt.f32	%p63, %f1286, %f96;
	@%p63 bra 	BB0_60;
	bra.uni 	BB0_59;

BB0_60:
	div.rn.f32 	%f100, %f96, 0f41200000;
	setp.lt.f32	%p64, %f1286, %f100;
	selp.f32	%f1266, %f100, %f1286, %p64;
	cvt.f64.f32	%fd9, %f1266;
	mul.f64 	%fd3, %fd2, 0d3FEFD70A3D70A3D7;
	mov.u32 	%r82, 0;
	setp.leu.f64	%p65, %fd9, %fd3;
	@%p65 bra 	BB0_61;

	cvt.rn.f32.f64	%f1265, %fd3;
	mov.u32 	%r82, 1;
	bra.uni 	BB0_63;

BB0_59:
	abs.f32 	%f1285, %f44;
	abs.f32 	%f1284, %f47;
	mov.f32 	%f1287, 0f3C23D70A;
	mov.f32 	%f1288, %f1287;
	bra.uni 	BB0_97;

BB0_61:
	mov.f32 	%f1265, %f1266;
	mov.f32 	%f1266, %f1286;

BB0_63:
	mul.f32 	%f491, %f1265, 0f19858734;
	rcp.rn.f32 	%f492, %f491;
	mul.f32 	%f105, %f37, %f492;
	abs.f32 	%f1285, %f44;
	mul.f32 	%f107, %f492, %f1285;
	abs.f32 	%f1284, %f47;
	mul.f32 	%f109, %f492, %f1284;
	mul.f32 	%f110, %f41, %f492;
	mul.f32 	%f493, %f107, 0f3F666666;
	fma.rn.f32 	%f111, %f105, 0f3F666666, %f493;
	add.f32 	%f494, %f111, %f111;
	mul.f32 	%f495, %f494, 0f3FB8AA3B;
	cvt.rzi.f32.f32	%f496, %f495;
	fma.rn.f32 	%f498, %f496, %f386, %f494;
	fma.rn.f32 	%f500, %f496, %f388, %f498;
	mul.f32 	%f501, %f500, 0f3FB8AA3B;
	ex2.approx.ftz.f32 	%f502, %f501;
	add.f32 	%f503, %f496, 0f00000000;
	ex2.approx.f32 	%f504, %f503;
	setp.lt.f32	%p66, %f494, 0fC2D20000;
	setp.gt.f32	%p67, %f494, 0f42D20000;
	fma.rn.f32 	%f505, %f502, %f504, 0f3F800000;
	selp.f32	%f506, 0f3F800000, %f505, %p66;
	selp.f32	%f112, 0f7F800000, %f506, %p67;
	abs.f32 	%f507, %f112;
	cvt.f64.f32	%fd10, %f507;
	setp.gt.f64	%p68, %fd10, 0d6974E718D7D7625A;
	@%p68 bra 	BB0_65;
	bra.uni 	BB0_64;

BB0_65:
	setp.gt.f32	%p69, %f111, 0f00000000;
	selp.f32	%f1267, 0f3F800000, 0fBF800000, %p69;
	bra.uni 	BB0_66;

BB0_64:
	add.f32 	%f508, %f112, 0fC0000000;
	div.rn.f32 	%f509, %f112, %f508;
	mov.f32 	%f510, 0fBF800000;
	div.rn.f32 	%f511, %f510, %f111;
	add.f32 	%f1267, %f509, %f511;

BB0_66:
	mul.f32 	%f512, %f109, 0f3F666666;
	fma.rn.f32 	%f116, %f110, 0f3F666666, %f512;
	add.f32 	%f513, %f116, %f116;
	mul.f32 	%f514, %f513, 0f3FB8AA3B;
	cvt.rzi.f32.f32	%f515, %f514;
	fma.rn.f32 	%f517, %f515, %f386, %f513;
	fma.rn.f32 	%f519, %f515, %f388, %f517;
	mul.f32 	%f520, %f519, 0f3FB8AA3B;
	ex2.approx.ftz.f32 	%f521, %f520;
	add.f32 	%f522, %f515, 0f00000000;
	ex2.approx.f32 	%f523, %f522;
	setp.lt.f32	%p70, %f513, 0fC2D20000;
	setp.gt.f32	%p71, %f513, 0f42D20000;
	fma.rn.f32 	%f524, %f521, %f523, 0f3F800000;
	selp.f32	%f525, 0f3F800000, %f524, %p70;
	selp.f32	%f117, 0f7F800000, %f525, %p71;
	abs.f32 	%f526, %f117;
	cvt.f64.f32	%fd11, %f526;
	setp.gt.f64	%p72, %fd11, 0d6974E718D7D7625A;
	@%p72 bra 	BB0_68;
	bra.uni 	BB0_67;

BB0_68:
	setp.gt.f32	%p73, %f116, 0f00000000;
	selp.f32	%f1268, 0f3F800000, 0fBF800000, %p73;
	bra.uni 	BB0_69;

BB0_67:
	add.f32 	%f527, %f117, 0fC0000000;
	div.rn.f32 	%f528, %f117, %f527;
	mov.f32 	%f529, 0fBF800000;
	div.rn.f32 	%f530, %f529, %f116;
	add.f32 	%f1268, %f528, %f530;

BB0_69:
	add.f32 	%f1272, %f1268, 0fBF666666;
	add.f32 	%f1271, %f1267, 0fBF666666;
	mov.f32 	%f1269, 0f3F666666;
	mov.f32 	%f1270, %f1269;

BB0_70:
	mul.f32 	%f534, %f107, %f1270;
	fma.rn.f32 	%f127, %f105, %f1269, %f534;
	abs.f32 	%f128, %f127;
	cvt.f64.f32	%fd12, %f128;
	setp.lt.f64	%p74, %fd12, 0d39B4484BFEEBC2A0;
	mov.f32 	%f1276, 0f3EAAAAAB;
	mov.f32 	%f1274, %f1276;
	@%p74 bra 	BB0_77;

	setp.ltu.f32	%p75, %f128, 0f3F800000;
	mul.f32 	%f129, %f127, %f127;
	@%p75 bra 	BB0_73;
	bra.uni 	BB0_72;

BB0_73:
	mov.f32 	%f551, 0f394FFF49;
	mov.f32 	%f552, 0f363D0ADA;
	fma.rn.f32 	%f553, %f552, %f129, %f551;
	mov.f32 	%f554, 0f3C08889A;
	fma.rn.f32 	%f555, %f553, %f129, %f554;
	mov.f32 	%f556, 0f3E2AAAAB;
	fma.rn.f32 	%f557, %f555, %f129, %f556;
	mul.f32 	%f558, %f129, %f557;
	fma.rn.f32 	%f1273, %f558, %f127, %f127;
	bra.uni 	BB0_74;

BB0_72:
	mul.f32 	%f535, %f128, 0f3FB8AA3B;
	cvt.rzi.f32.f32	%f536, %f535;
	fma.rn.f32 	%f538, %f536, %f386, %f128;
	fma.rn.f32 	%f540, %f536, %f388, %f538;
	mul.f32 	%f541, %f540, 0f3FB8AA3B;
	ex2.approx.ftz.f32 	%f542, %f541;
	add.f32 	%f543, %f536, 0fC0000000;
	ex2.approx.f32 	%f544, %f543;
	mul.f32 	%f545, %f542, %f544;
	mov.f32 	%f546, 0f3E000000;
	div.approx.f32 	%f547, %f546, %f545;
	neg.f32 	%f548, %f547;
	fma.rn.f32 	%f550, %f324, %f545, %f548;
	mov.b32 	 %r30, %f550;
	setp.ltu.f32	%p76, %f128, 0f42B40000;
	selp.b32	%r31, %r30, 2139095040, %p76;
	mov.b32 	 %r32, %f127;
	and.b32  	%r33, %r32, -2147483648;
	or.b32  	%r34, %r31, %r33;
	mov.b32 	 %f1273, %r34;

BB0_74:
	abs.f32 	%f559, %f1273;
	cvt.f64.f32	%fd13, %f559;
	setp.gt.f64	%p77, %fd13, 0d6974E718D7D7625A;
	@%p77 bra 	BB0_76;
	bra.uni 	BB0_75;

BB0_76:
	rcp.rn.f32 	%f1274, %f129;
	bra.uni 	BB0_77;

BB0_75:
	mul.f32 	%f560, %f1273, %f1273;
	cvt.f64.f32	%fd14, %f560;
	mov.f64 	%fd15, 0dBFF0000000000000;
	div.rn.f64 	%fd16, %fd15, %fd14;
	cvt.f64.f32	%fd17, %f129;
	rcp.rn.f64 	%fd18, %fd17;
	add.f64 	%fd19, %fd16, %fd18;
	cvt.rn.f32.f64	%f1274, %fd19;

BB0_77:
	mul.f32 	%f562, %f110, %f1270;
	fma.rn.f32 	%f136, %f109, %f1269, %f562;
	abs.f32 	%f137, %f136;
	cvt.f64.f32	%fd20, %f137;
	setp.lt.f64	%p78, %fd20, 0d39B4484BFEEBC2A0;
	@%p78 bra 	BB0_84;

	setp.ltu.f32	%p79, %f137, 0f3F800000;
	mul.f32 	%f138, %f136, %f136;
	@%p79 bra 	BB0_80;
	bra.uni 	BB0_79;

BB0_80:
	mov.f32 	%f579, 0f394FFF49;
	mov.f32 	%f580, 0f363D0ADA;
	fma.rn.f32 	%f581, %f580, %f138, %f579;
	mov.f32 	%f582, 0f3C08889A;
	fma.rn.f32 	%f583, %f581, %f138, %f582;
	mov.f32 	%f584, 0f3E2AAAAB;
	fma.rn.f32 	%f585, %f583, %f138, %f584;
	mul.f32 	%f586, %f138, %f585;
	fma.rn.f32 	%f1275, %f586, %f136, %f136;
	bra.uni 	BB0_81;

BB0_79:
	mul.f32 	%f563, %f137, 0f3FB8AA3B;
	cvt.rzi.f32.f32	%f564, %f563;
	fma.rn.f32 	%f566, %f564, %f386, %f137;
	fma.rn.f32 	%f568, %f564, %f388, %f566;
	mul.f32 	%f569, %f568, 0f3FB8AA3B;
	ex2.approx.ftz.f32 	%f570, %f569;
	add.f32 	%f571, %f564, 0fC0000000;
	ex2.approx.f32 	%f572, %f571;
	mul.f32 	%f573, %f570, %f572;
	mov.f32 	%f574, 0f3E000000;
	div.approx.f32 	%f575, %f574, %f573;
	neg.f32 	%f576, %f575;
	fma.rn.f32 	%f578, %f324, %f573, %f576;
	mov.b32 	 %r35, %f578;
	setp.ltu.f32	%p80, %f137, 0f42B40000;
	selp.b32	%r36, %r35, 2139095040, %p80;
	mov.b32 	 %r37, %f136;
	and.b32  	%r38, %r37, -2147483648;
	or.b32  	%r39, %r36, %r38;
	mov.b32 	 %f1275, %r39;

BB0_81:
	abs.f32 	%f587, %f1275;
	cvt.f64.f32	%fd21, %f587;
	setp.gt.f64	%p81, %fd21, 0d6974E718D7D7625A;
	@%p81 bra 	BB0_83;
	bra.uni 	BB0_82;

BB0_83:
	rcp.rn.f32 	%f1276, %f138;
	bra.uni 	BB0_84;

BB0_82:
	mul.f32 	%f588, %f1275, %f1275;
	cvt.f64.f32	%fd22, %f588;
	mov.f64 	%fd23, 0dBFF0000000000000;
	div.rn.f64 	%fd24, %fd23, %fd22;
	cvt.f64.f32	%fd25, %f138;
	rcp.rn.f64 	%fd26, %fd25;
	add.f64 	%fd27, %fd24, %fd26;
	cvt.rn.f32.f64	%f1276, %fd27;

BB0_84:
	fma.rn.f32 	%f145, %f105, %f1274, 0fBF800000;
	fma.rn.f32 	%f146, %f110, %f1276, 0fBF800000;
	mul.f32 	%f589, %f145, %f146;
	mul.f32 	%f147, %f109, %f1276;
	mul.f32 	%f148, %f107, %f1274;
	mul.f32 	%f590, %f148, %f147;
	sub.f32 	%f149, %f589, %f590;
	setp.eq.f32	%p82, %f149, 0f00000000;
	@%p82 bra 	BB0_92;

	rcp.rn.f32 	%f591, %f149;
	mul.f32 	%f592, %f1272, %f148;
	mul.f32 	%f593, %f1271, %f146;
	sub.f32 	%f594, %f593, %f592;
	mul.f32 	%f150, %f594, %f591;
	mul.f32 	%f595, %f1272, %f145;
	mul.f32 	%f596, %f1271, %f147;
	sub.f32 	%f597, %f595, %f596;
	mul.f32 	%f151, %f597, %f591;
	sub.f32 	%f1269, %f1269, %f150;
	sub.f32 	%f1270, %f1270, %f151;
	mul.f32 	%f598, %f107, %f1270;
	fma.rn.f32 	%f154, %f105, %f1269, %f598;
	add.f32 	%f599, %f154, %f154;
	mul.f32 	%f600, %f599, 0f3FB8AA3B;
	cvt.rzi.f32.f32	%f601, %f600;
	fma.rn.f32 	%f603, %f601, %f386, %f599;
	fma.rn.f32 	%f605, %f601, %f388, %f603;
	mul.f32 	%f606, %f605, 0f3FB8AA3B;
	ex2.approx.ftz.f32 	%f607, %f606;
	add.f32 	%f608, %f601, 0f00000000;
	ex2.approx.f32 	%f609, %f608;
	setp.lt.f32	%p83, %f599, 0fC2D20000;
	setp.gt.f32	%p84, %f599, 0f42D20000;
	fma.rn.f32 	%f610, %f607, %f609, 0f3F800000;
	selp.f32	%f611, 0f3F800000, %f610, %p83;
	selp.f32	%f155, 0f7F800000, %f611, %p84;
	abs.f32 	%f612, %f155;
	cvt.f64.f32	%fd28, %f612;
	setp.gt.f64	%p85, %fd28, 0d6974E718D7D7625A;
	@%p85 bra 	BB0_87;
	bra.uni 	BB0_86;

BB0_87:
	setp.gt.f32	%p86, %f154, 0f00000000;
	selp.f32	%f1277, 0f3F800000, 0fBF800000, %p86;
	bra.uni 	BB0_88;

BB0_86:
	add.f32 	%f613, %f155, 0fC0000000;
	div.rn.f32 	%f614, %f155, %f613;
	mov.f32 	%f615, 0fBF800000;
	div.rn.f32 	%f616, %f615, %f154;
	add.f32 	%f1277, %f614, %f616;

BB0_88:
	mul.f32 	%f617, %f110, %f1270;
	fma.rn.f32 	%f159, %f109, %f1269, %f617;
	add.f32 	%f618, %f159, %f159;
	mul.f32 	%f619, %f618, 0f3FB8AA3B;
	cvt.rzi.f32.f32	%f620, %f619;
	fma.rn.f32 	%f622, %f620, %f386, %f618;
	fma.rn.f32 	%f624, %f620, %f388, %f622;
	mul.f32 	%f625, %f624, 0f3FB8AA3B;
	ex2.approx.ftz.f32 	%f626, %f625;
	add.f32 	%f627, %f620, 0f00000000;
	ex2.approx.f32 	%f628, %f627;
	setp.lt.f32	%p87, %f618, 0fC2D20000;
	setp.gt.f32	%p88, %f618, 0f42D20000;
	fma.rn.f32 	%f629, %f626, %f628, 0f3F800000;
	selp.f32	%f630, 0f3F800000, %f629, %p87;
	selp.f32	%f160, 0f7F800000, %f630, %p88;
	abs.f32 	%f631, %f160;
	cvt.f64.f32	%fd29, %f631;
	setp.gt.f64	%p89, %fd29, 0d6974E718D7D7625A;
	@%p89 bra 	BB0_90;
	bra.uni 	BB0_89;

BB0_90:
	setp.gt.f32	%p90, %f159, 0f00000000;
	selp.f32	%f1278, 0f3F800000, 0fBF800000, %p90;
	bra.uni 	BB0_91;

BB0_89:
	add.f32 	%f632, %f160, 0fC0000000;
	div.rn.f32 	%f633, %f160, %f632;
	mov.f32 	%f634, 0fBF800000;
	div.rn.f32 	%f635, %f634, %f159;
	add.f32 	%f1278, %f633, %f635;

BB0_91:
	sub.f32 	%f1272, %f1278, %f1270;
	mul.f32 	%f636, %f150, %f150;
	setp.gt.f32	%p91, %f636, 0f38D1B717;
	mul.f32 	%f637, %f151, %f151;
	setp.gt.f32	%p92, %f637, 0f38D1B717;
	or.pred  	%p93, %p91, %p92;
	sub.f32 	%f1271, %f1277, %f1269;
	@%p93 bra 	BB0_70;

BB0_92:
	setp.gt.f32	%p94, %f1269, 0f38D1B717;
	selp.f32	%f1287, %f1269, 0f3A83126F, %p94;
	setp.gt.f32	%p95, %f1270, 0f38D1B717;
	selp.f32	%f1288, %f1270, 0f3A83126F, %p95;
	setp.geu.f32	%p96, %f1286, %f100;
	@%p96 bra 	BB0_94;

	add.f32 	%f638, %f1287, 0fBF800000;
	div.rn.f32 	%f639, %f638, %f1265;
	fma.rn.f32 	%f1287, %f1266, %f639, 0f3F800000;
	add.f32 	%f640, %f1288, 0fBF800000;
	div.rn.f32 	%f641, %f640, %f1265;
	fma.rn.f32 	%f1288, %f1266, %f641, 0f3F800000;
	mov.f32 	%f1265, %f1266;

BB0_94:
	setp.eq.s32	%p97, %r82, 0;
	@%p97 bra 	BB0_95;

	sub.f32 	%f642, %f96, %f1266;
	mul.f32 	%f643, %f642, %f1287;
	mul.f32 	%f644, %f96, 0f3BA3D70A;
	div.rn.f32 	%f1287, %f643, %f644;
	mul.f32 	%f645, %f642, %f1288;
	div.rn.f32 	%f1288, %f645, %f644;
	mov.f32 	%f1286, %f1266;
	bra.uni 	BB0_97;

BB0_95:
	mov.f32 	%f1286, %f1265;

BB0_97:
	setp.lt.f32	%p98, %f1287, 0f3C23D70A;
	selp.f32	%f182, 0f3C23D70A, %f1287, %p98;
	setp.lt.f32	%p99, %f1288, 0f3C23D70A;
	selp.f32	%f183, 0f3C23D70A, %f1288, %p99;
	mul.f32 	%f646, %f1285, %f183;
	fma.rn.f32 	%f184, %f37, %f182, %f646;
	mul.f32 	%f185, %f1286, 0f19858734;
	div.rn.f32 	%f186, %f184, %f185;
	mul.f32 	%f647, %f41, %f183;
	fma.rn.f32 	%f187, %f1284, %f182, %f647;
	div.rn.f32 	%f188, %f187, %f185;
	div.rn.f32 	%f189, %f1252, %f185;
	div.rn.f32 	%f190, %f1251, %f185;
	div.rn.f32 	%f191, %f41, %f185;
	div.rn.f32 	%f192, %f37, %f185;
	div.rn.f32 	%f193, %f1284, %f185;
	div.rn.f32 	%f194, %f1285, %f185;
	setp.lt.f32	%p100, %f1286, %f96;
	@%p100 bra 	BB0_99;
	bra.uni 	BB0_98;

BB0_99:
	mul.f32 	%f197, %f186, %f186;
	abs.f32 	%f198, %f186;
	setp.ltu.f32	%p101, %f198, 0f3F800000;
	@%p101 bra 	BB0_101;
	bra.uni 	BB0_100;

BB0_101:
	mov.f32 	%f690, 0f394FFF49;
	mov.f32 	%f691, 0f363D0ADA;
	fma.rn.f32 	%f692, %f691, %f197, %f690;
	mov.f32 	%f693, 0f3C08889A;
	fma.rn.f32 	%f694, %f692, %f197, %f693;
	mov.f32 	%f695, 0f3E2AAAAB;
	fma.rn.f32 	%f696, %f694, %f197, %f695;
	mul.f32 	%f697, %f197, %f696;
	fma.rn.f32 	%f1289, %f697, %f186, %f186;
	bra.uni 	BB0_102;

BB0_98:
	mov.f32 	%f1169, 0f3F800000;
	div.rn.f32 	%f648, %f189, 0f40400000;
	mul.f32 	%f649, %f1285, %f648;
	div.rn.f32 	%f650, %f649, %f185;
	div.rn.f32 	%f651, %f650, 0f40400000;
	div.rn.f32 	%f652, %f191, 0f40400000;
	sub.f32 	%f654, %f1169, %f652;
	div.rn.f32 	%f655, %f190, 0f40400000;
	fma.rn.f32 	%f656, %f655, %f654, %f651;
	div.rn.f32 	%f657, %f192, 0f40400000;
	sub.f32 	%f658, %f1169, %f657;
	mul.f32 	%f659, %f654, %f658;
	div.rn.f32 	%f660, %f193, 0f40400000;
	mul.f32 	%f661, %f1285, %f660;
	div.rn.f32 	%f662, %f661, %f185;
	div.rn.f32 	%f663, %f662, 0f40400000;
	sub.f32 	%f664, %f659, %f663;
	div.rn.f32 	%f1297, %f656, %f664;
	mul.f32 	%f665, %f1284, %f655;
	div.rn.f32 	%f666, %f665, %f185;
	div.rn.f32 	%f667, %f666, 0f40400000;
	div.rn.f32 	%f668, %f194, 0f40400000;
	mul.f32 	%f669, %f1284, %f668;
	div.rn.f32 	%f670, %f669, %f185;
	div.rn.f32 	%f671, %f670, 0f40400000;
	fma.rn.f32 	%f672, %f648, %f658, %f667;
	sub.f32 	%f673, %f659, %f671;
	div.rn.f32 	%f1298, %f672, %f673;
	bra.uni 	BB0_128;

BB0_100:
	mul.f32 	%f674, %f198, 0f3FB8AA3B;
	cvt.rzi.f32.f32	%f675, %f674;
	fma.rn.f32 	%f677, %f675, %f386, %f198;
	fma.rn.f32 	%f679, %f675, %f388, %f677;
	mul.f32 	%f680, %f679, 0f3FB8AA3B;
	ex2.approx.ftz.f32 	%f681, %f680;
	add.f32 	%f682, %f675, 0fC0000000;
	ex2.approx.f32 	%f683, %f682;
	mul.f32 	%f684, %f681, %f683;
	mov.f32 	%f685, 0f3E000000;
	div.approx.f32 	%f686, %f685, %f684;
	neg.f32 	%f687, %f686;
	fma.rn.f32 	%f689, %f324, %f684, %f687;
	mov.b32 	 %r40, %f689;
	setp.ltu.f32	%p102, %f198, 0f42B40000;
	selp.b32	%r41, %r40, 2139095040, %p102;
	mov.b32 	 %r42, %f186;
	and.b32  	%r43, %r42, -2147483648;
	or.b32  	%r44, %r41, %r43;
	mov.b32 	 %f1289, %r44;

BB0_102:
	mov.f32 	%f1175, 0f00000000;
	mov.f32 	%f1174, 0f35BFBE8E;
	mov.f32 	%f1173, 0f3F317200;
	mov.f32 	%f1172, 0f3DAAAABD;
	mov.f32 	%f1171, 0f3C4CAF63;
	mov.f32 	%f1170, 0f3B18F0FE;
	rcp.rn.f32 	%f202, %f1289;
	abs.f32 	%f203, %f202;
	setp.lt.f32	%p103, %f203, 0f00800000;
	mul.f32 	%f700, %f203, 0f4B800000;
	selp.f32	%f701, 0fC3170000, 0fC2FE0000, %p103;
	selp.f32	%f702, %f700, %f203, %p103;
	mov.b32 	 %r45, %f702;
	and.b32  	%r46, %r45, 8388607;
	or.b32  	%r47, %r46, 1065353216;
	mov.b32 	 %f703, %r47;
	shr.u32 	%r48, %r45, 23;
	cvt.rn.f32.u32	%f704, %r48;
	add.f32 	%f705, %f701, %f704;
	setp.gt.f32	%p104, %f703, 0f3FB504F3;
	mul.f32 	%f706, %f703, 0f3F000000;
	add.f32 	%f707, %f705, 0f3F800000;
	selp.f32	%f708, %f706, %f703, %p104;
	selp.f32	%f709, %f707, %f705, %p104;
	add.f32 	%f710, %f708, 0fBF800000;
	add.f32 	%f699, %f708, 0f3F800000;
	// inline asm
	rcp.approx.ftz.f32 %f698,%f699;
	// inline asm
	add.f32 	%f711, %f710, %f710;
	mul.f32 	%f712, %f698, %f711;
	mul.f32 	%f713, %f712, %f712;
	fma.rn.f32 	%f716, %f1170, %f713, %f1171;
	fma.rn.f32 	%f718, %f716, %f713, %f1172;
	mul.rn.f32 	%f719, %f718, %f713;
	mul.rn.f32 	%f720, %f719, %f712;
	sub.f32 	%f721, %f710, %f712;
	neg.f32 	%f722, %f712;
	add.f32 	%f723, %f721, %f721;
	fma.rn.f32 	%f724, %f722, %f710, %f723;
	mul.rn.f32 	%f725, %f698, %f724;
	add.f32 	%f726, %f720, %f712;
	sub.f32 	%f727, %f712, %f726;
	add.f32 	%f728, %f720, %f727;
	add.f32 	%f729, %f725, %f728;
	add.f32 	%f730, %f726, %f729;
	sub.f32 	%f731, %f726, %f730;
	add.f32 	%f732, %f729, %f731;
	mul.rn.f32 	%f734, %f709, %f1173;
	mul.rn.f32 	%f736, %f709, %f1174;
	add.f32 	%f737, %f734, %f730;
	sub.f32 	%f738, %f734, %f737;
	add.f32 	%f739, %f730, %f738;
	add.f32 	%f740, %f732, %f739;
	add.f32 	%f741, %f736, %f740;
	add.f32 	%f742, %f737, %f741;
	sub.f32 	%f743, %f737, %f742;
	add.f32 	%f744, %f741, %f743;
	mul.rn.f32 	%f746, %f324, %f742;
	neg.f32 	%f747, %f746;
	fma.rn.f32 	%f748, %f324, %f742, %f747;
	fma.rn.f32 	%f749, %f324, %f744, %f748;
	fma.rn.f32 	%f751, %f1175, %f742, %f749;
	add.rn.f32 	%f752, %f746, %f751;
	neg.f32 	%f753, %f752;
	add.rn.f32 	%f754, %f746, %f753;
	add.rn.f32 	%f755, %f754, %f751;
	mov.b32 	 %r49, %f752;
	setp.eq.s32	%p105, %r49, 1118925336;
	add.s32 	%r50, %r49, -1;
	mov.b32 	 %f756, %r50;
	add.f32 	%f757, %f755, 0f37000000;
	selp.f32	%f758, %f756, %f752, %p105;
	selp.f32	%f204, %f757, %f755, %p105;
	mul.f32 	%f759, %f758, 0f3FB8AA3B;
	cvt.rzi.f32.f32	%f760, %f759;
	fma.rn.f32 	%f762, %f760, %f386, %f758;
	fma.rn.f32 	%f764, %f760, %f388, %f762;
	mul.f32 	%f765, %f764, 0f3FB8AA3B;
	ex2.approx.ftz.f32 	%f766, %f765;
	add.f32 	%f767, %f760, 0f00000000;
	ex2.approx.f32 	%f768, %f767;
	mul.f32 	%f769, %f766, %f768;
	setp.lt.f32	%p106, %f758, 0fC2D20000;
	selp.f32	%f770, 0f00000000, %f769, %p106;
	setp.gt.f32	%p107, %f758, 0f42D20000;
	selp.f32	%f1290, 0f7F800000, %f770, %p107;
	setp.eq.f32	%p108, %f1290, 0f7F800000;
	@%p108 bra 	BB0_104;

	fma.rn.f32 	%f1290, %f1290, %f204, %f1290;

BB0_104:
	setp.lt.f32	%p109, %f202, 0f00000000;
	and.pred  	%p3, %p109, %p35;
	mov.b32 	 %r51, %f1290;
	xor.b32  	%r52, %r51, -2147483648;
	mov.b32 	 %f771, %r52;
	selp.f32	%f1292, %f771, %f1290, %p3;
	setp.eq.f32	%p111, %f202, 0f00000000;
	@%p111 bra 	BB0_107;
	bra.uni 	BB0_105;

BB0_107:
	add.f32 	%f774, %f202, %f202;
	selp.f32	%f1292, %f774, 0f00000000, %p35;
	bra.uni 	BB0_108;

BB0_105:
	setp.geu.f32	%p112, %f202, 0f00000000;
	@%p112 bra 	BB0_108;

	mov.f32 	%f1196, 0f40000000;
	cvt.rzi.f32.f32	%f773, %f1196;
	setp.neu.f32	%p113, %f773, 0f40000000;
	selp.f32	%f1292, 0f7FFFFFFF, %f1292, %p113;

BB0_108:
	abs.f32 	%f1187, %f202;
	add.f32 	%f775, %f1187, 0f40000000;
	mov.b32 	 %r53, %f775;
	setp.lt.s32	%p115, %r53, 2139095040;
	@%p115 bra 	BB0_113;

	abs.f32 	%f1194, %f202;
	setp.gtu.f32	%p116, %f1194, 0f7F800000;
	@%p116 bra 	BB0_112;
	bra.uni 	BB0_110;

BB0_112:
	add.f32 	%f1292, %f202, 0f40000000;
	bra.uni 	BB0_113;

BB0_110:
	abs.f32 	%f1195, %f202;
	setp.neu.f32	%p117, %f1195, 0f7F800000;
	@%p117 bra 	BB0_113;

	selp.f32	%f1292, 0fFF800000, 0f7F800000, %p3;

BB0_113:
	setp.eq.f32	%p118, %f202, 0f3F800000;
	selp.f32	%f776, 0f3F800000, %f1292, %p118;
	rcp.rn.f32 	%f777, %f197;
	sub.f32 	%f215, %f777, %f776;
	mul.f32 	%f216, %f188, %f188;
	abs.f32 	%f217, %f188;
	setp.ltu.f32	%p119, %f217, 0f3F800000;
	@%p119 bra 	BB0_115;
	bra.uni 	BB0_114;

BB0_115:
	mov.f32 	%f794, 0f394FFF49;
	mov.f32 	%f795, 0f363D0ADA;
	fma.rn.f32 	%f796, %f795, %f216, %f794;
	mov.f32 	%f797, 0f3C08889A;
	fma.rn.f32 	%f798, %f796, %f216, %f797;
	mov.f32 	%f799, 0f3E2AAAAB;
	fma.rn.f32 	%f800, %f798, %f216, %f799;
	mul.f32 	%f801, %f216, %f800;
	fma.rn.f32 	%f1293, %f801, %f188, %f188;
	bra.uni 	BB0_116;

BB0_114:
	mov.f32 	%f1190, 0fB5BFBE8E;
	mov.f32 	%f1189, 0fBF317200;
	mov.f32 	%f1188, 0f40000000;
	mul.f32 	%f778, %f217, 0f3FB8AA3B;
	cvt.rzi.f32.f32	%f779, %f778;
	fma.rn.f32 	%f781, %f779, %f1189, %f217;
	fma.rn.f32 	%f783, %f779, %f1190, %f781;
	mul.f32 	%f784, %f783, 0f3FB8AA3B;
	ex2.approx.ftz.f32 	%f785, %f784;
	add.f32 	%f786, %f779, 0fC0000000;
	ex2.approx.f32 	%f787, %f786;
	mul.f32 	%f788, %f785, %f787;
	mov.f32 	%f789, 0f3E000000;
	div.approx.f32 	%f790, %f789, %f788;
	neg.f32 	%f791, %f790;
	fma.rn.f32 	%f793, %f1188, %f788, %f791;
	mov.b32 	 %r54, %f793;
	setp.ltu.f32	%p120, %f217, 0f42B40000;
	selp.b32	%r55, %r54, 2139095040, %p120;
	mov.b32 	 %r56, %f188;
	and.b32  	%r57, %r56, -2147483648;
	or.b32  	%r58, %r55, %r57;
	mov.b32 	 %f1293, %r58;

BB0_116:
	mov.f32 	%f1193, 0fB5BFBE8E;
	mov.f32 	%f1192, 0fBF317200;
	mov.f32 	%f1191, 0f40000000;
	mov.f32 	%f1159, 0f00000000;
	mov.f32 	%f1158, 0f35BFBE8E;
	mov.f32 	%f1157, 0f3F317200;
	mov.f32 	%f1156, 0f3DAAAABD;
	mov.f32 	%f1155, 0f3C4CAF63;
	mov.f32 	%f1154, 0f3B18F0FE;
	rcp.rn.f32 	%f221, %f1293;
	abs.f32 	%f222, %f221;
	setp.lt.f32	%p121, %f222, 0f00800000;
	mul.f32 	%f804, %f222, 0f4B800000;
	selp.f32	%f805, 0fC3170000, 0fC2FE0000, %p121;
	selp.f32	%f806, %f804, %f222, %p121;
	mov.b32 	 %r59, %f806;
	and.b32  	%r60, %r59, 8388607;
	or.b32  	%r61, %r60, 1065353216;
	mov.b32 	 %f807, %r61;
	shr.u32 	%r62, %r59, 23;
	cvt.rn.f32.u32	%f808, %r62;
	add.f32 	%f809, %f805, %f808;
	setp.gt.f32	%p122, %f807, 0f3FB504F3;
	mul.f32 	%f810, %f807, 0f3F000000;
	add.f32 	%f811, %f809, 0f3F800000;
	selp.f32	%f812, %f810, %f807, %p122;
	selp.f32	%f813, %f811, %f809, %p122;
	add.f32 	%f814, %f812, 0fBF800000;
	add.f32 	%f803, %f812, 0f3F800000;
	// inline asm
	rcp.approx.ftz.f32 %f802,%f803;
	// inline asm
	add.f32 	%f815, %f814, %f814;
	mul.f32 	%f816, %f802, %f815;
	mul.f32 	%f817, %f816, %f816;
	fma.rn.f32 	%f820, %f1154, %f817, %f1155;
	fma.rn.f32 	%f822, %f820, %f817, %f1156;
	mul.rn.f32 	%f823, %f822, %f817;
	mul.rn.f32 	%f824, %f823, %f816;
	sub.f32 	%f825, %f814, %f816;
	neg.f32 	%f826, %f816;
	add.f32 	%f827, %f825, %f825;
	fma.rn.f32 	%f828, %f826, %f814, %f827;
	mul.rn.f32 	%f829, %f802, %f828;
	add.f32 	%f830, %f824, %f816;
	sub.f32 	%f831, %f816, %f830;
	add.f32 	%f832, %f824, %f831;
	add.f32 	%f833, %f829, %f832;
	add.f32 	%f834, %f830, %f833;
	sub.f32 	%f835, %f830, %f834;
	add.f32 	%f836, %f833, %f835;
	mul.rn.f32 	%f838, %f813, %f1157;
	mul.rn.f32 	%f840, %f813, %f1158;
	add.f32 	%f841, %f838, %f834;
	sub.f32 	%f842, %f838, %f841;
	add.f32 	%f843, %f834, %f842;
	add.f32 	%f844, %f836, %f843;
	add.f32 	%f845, %f840, %f844;
	add.f32 	%f846, %f841, %f845;
	sub.f32 	%f847, %f841, %f846;
	add.f32 	%f848, %f845, %f847;
	mul.rn.f32 	%f850, %f1191, %f846;
	neg.f32 	%f851, %f850;
	fma.rn.f32 	%f852, %f1191, %f846, %f851;
	fma.rn.f32 	%f853, %f1191, %f848, %f852;
	fma.rn.f32 	%f855, %f1159, %f846, %f853;
	add.rn.f32 	%f856, %f850, %f855;
	neg.f32 	%f857, %f856;
	add.rn.f32 	%f858, %f850, %f857;
	add.rn.f32 	%f859, %f858, %f855;
	mov.b32 	 %r63, %f856;
	setp.eq.s32	%p123, %r63, 1118925336;
	add.s32 	%r64, %r63, -1;
	mov.b32 	 %f860, %r64;
	add.f32 	%f861, %f859, 0f37000000;
	selp.f32	%f862, %f860, %f856, %p123;
	selp.f32	%f223, %f861, %f859, %p123;
	mul.f32 	%f863, %f862, 0f3FB8AA3B;
	cvt.rzi.f32.f32	%f864, %f863;
	fma.rn.f32 	%f866, %f864, %f1192, %f862;
	fma.rn.f32 	%f868, %f864, %f1193, %f866;
	mul.f32 	%f869, %f868, 0f3FB8AA3B;
	ex2.approx.ftz.f32 	%f870, %f869;
	add.f32 	%f871, %f864, 0f00000000;
	ex2.approx.f32 	%f872, %f871;
	mul.f32 	%f873, %f870, %f872;
	setp.lt.f32	%p124, %f862, 0fC2D20000;
	selp.f32	%f874, 0f00000000, %f873, %p124;
	setp.gt.f32	%p125, %f862, 0f42D20000;
	selp.f32	%f1294, 0f7F800000, %f874, %p125;
	setp.eq.f32	%p126, %f1294, 0f7F800000;
	@%p126 bra 	BB0_118;

	fma.rn.f32 	%f1294, %f1294, %f223, %f1294;

BB0_118:
	setp.lt.f32	%p127, %f221, 0f00000000;
	and.pred  	%p4, %p127, %p35;
	mov.b32 	 %r65, %f1294;
	xor.b32  	%r66, %r65, -2147483648;
	mov.b32 	 %f875, %r66;
	selp.f32	%f1296, %f875, %f1294, %p4;
	setp.eq.f32	%p129, %f221, 0f00000000;
	@%p129 bra 	BB0_121;
	bra.uni 	BB0_119;

BB0_121:
	add.f32 	%f878, %f221, %f221;
	selp.f32	%f1296, %f878, 0f00000000, %p35;
	bra.uni 	BB0_122;

BB0_119:
	setp.geu.f32	%p130, %f221, 0f00000000;
	@%p130 bra 	BB0_122;

	mov.f32 	%f1186, 0f40000000;
	cvt.rzi.f32.f32	%f877, %f1186;
	setp.neu.f32	%p131, %f877, 0f40000000;
	selp.f32	%f1296, 0f7FFFFFFF, %f1296, %p131;

BB0_122:
	abs.f32 	%f1181, %f221;
	add.f32 	%f879, %f1181, 0f40000000;
	mov.b32 	 %r67, %f879;
	setp.lt.s32	%p133, %r67, 2139095040;
	@%p133 bra 	BB0_127;

	abs.f32 	%f1184, %f221;
	setp.gtu.f32	%p134, %f1184, 0f7F800000;
	@%p134 bra 	BB0_126;
	bra.uni 	BB0_124;

BB0_126:
	add.f32 	%f1296, %f221, 0f40000000;
	bra.uni 	BB0_127;

BB0_124:
	abs.f32 	%f1185, %f221;
	setp.neu.f32	%p135, %f1185, 0f7F800000;
	@%p135 bra 	BB0_127;

	selp.f32	%f1296, 0fFF800000, 0f7F800000, %p4;

BB0_127:
	mul.f32 	%f1182, %f1286, 0f19858734;
	mov.f32 	%f1160, 0f3F800000;
	setp.eq.f32	%p136, %f221, 0f3F800000;
	selp.f32	%f880, 0f3F800000, %f1296, %p136;
	rcp.rn.f32 	%f881, %f216;
	sub.f32 	%f882, %f881, %f880;
	mul.f32 	%f883, %f189, %f215;
	mul.f32 	%f884, %f1285, %f883;
	div.rn.f32 	%f885, %f884, %f1182;
	mul.f32 	%f886, %f191, %f882;
	sub.f32 	%f888, %f1160, %f886;
	mul.f32 	%f889, %f190, %f215;
	mul.f32 	%f890, %f889, %f888;
	fma.rn.f32 	%f891, %f885, %f882, %f890;
	mul.f32 	%f892, %f192, %f215;
	sub.f32 	%f893, %f1160, %f892;
	mul.f32 	%f894, %f893, %f888;
	mul.f32 	%f895, %f193, %f215;
	mul.f32 	%f896, %f1285, %f895;
	div.rn.f32 	%f897, %f896, %f1182;
	mul.f32 	%f898, %f897, %f882;
	sub.f32 	%f899, %f894, %f898;
	div.rn.f32 	%f1297, %f891, %f899;
	mul.f32 	%f900, %f190, %f882;
	mul.f32 	%f901, %f1284, %f900;
	div.rn.f32 	%f902, %f901, %f1182;
	mul.f32 	%f903, %f189, %f882;
	mul.f32 	%f904, %f194, %f882;
	mul.f32 	%f905, %f1284, %f904;
	div.rn.f32 	%f906, %f905, %f1182;
	mul.f32 	%f907, %f215, %f906;
	mul.f32 	%f908, %f893, %f903;
	fma.rn.f32 	%f909, %f215, %f902, %f908;
	sub.f32 	%f910, %f894, %f907;
	div.rn.f32 	%f1298, %f909, %f910;

BB0_128:
	setp.lt.f32	%p138, %f1286, %f96;
	mul.f32 	%f911, %f1251, %f64;
	mul.f32 	%f912, %f64, %f911;
	neg.f32 	%f913, %f44;
	div.rn.f32 	%f238, %f913, %f912;
	mul.f32 	%f914, %f2, %f5;
	fma.rn.f32 	%f915, %f1, %f4, %f914;
	fma.rn.f32 	%f916, %f3, %f6, %f915;
	abs.f32 	%f917, %f916;
	div.rn.f32 	%f918, %f917, %f65;
	div.rn.f32 	%f919, %f917, %f64;
	mul.f32 	%f920, %f182, %f918;
	div.rn.f32 	%f921, %f920, %f64;
	mul.f32 	%f922, %f183, %f919;
	div.rn.f32 	%f923, %f922, %f65;
	div.rn.f32 	%f924, %f1285, %f1251;
	mul.f32 	%f925, %f1298, %f924;
	div.rn.f32 	%f926, %f925, %f1297;
	rcp.rn.f32 	%f927, %f1297;
	add.f32 	%f928, %f927, %f926;
	div.rn.f32 	%f929, %f1284, %f1252;
	mul.f32 	%f930, %f1297, %f929;
	div.rn.f32 	%f931, %f930, %f1298;
	rcp.rn.f32 	%f932, %f1298;
	add.f32 	%f933, %f932, %f931;
	sub.f32 	%f934, %f64, %f182;
	div.rn.f32 	%f935, %f934, %f182;
	mul.f32 	%f936, %f928, %f935;
	mul.f32 	%f937, %f1, %f936;
	mul.f32 	%f938, %f2, %f936;
	mul.f32 	%f939, %f3, %f936;
	sub.f32 	%f940, %f919, %f923;
	mul.f32 	%f941, %f940, %f924;
	div.rn.f32 	%f942, %f941, %f182;
	mul.f32 	%f943, %f1, %f942;
	mul.f32 	%f944, %f2, %f942;
	mul.f32 	%f945, %f3, %f942;
	sub.f32 	%f239, %f943, %f937;
	sub.f32 	%f240, %f944, %f938;
	sub.f32 	%f241, %f945, %f939;
	sub.f32 	%f946, %f65, %f183;
	div.rn.f32 	%f947, %f946, %f183;
	mul.f32 	%f948, %f933, %f947;
	mul.f32 	%f949, %f4, %f948;
	mul.f32 	%f950, %f5, %f948;
	mul.f32 	%f951, %f6, %f948;
	sub.f32 	%f952, %f918, %f921;
	mul.f32 	%f953, %f952, %f929;
	div.rn.f32 	%f954, %f953, %f183;
	mul.f32 	%f955, %f4, %f954;
	mul.f32 	%f956, %f5, %f954;
	mul.f32 	%f957, %f6, %f954;
	sub.f32 	%f242, %f955, %f949;
	sub.f32 	%f243, %f956, %f950;
	sub.f32 	%f244, %f957, %f951;
	add.f32 	%f245, %f1243, %f1243;
	add.f32 	%f246, %f1244, %f1244;
	@%p138 bra 	BB0_130;
	bra.uni 	BB0_129;

BB0_130:
	mul.f32 	%f1183, %f1286, 0f19858734;
	mov.f32 	%f1161, 0f3F800000;
	mul.f32 	%f961, %f245, 0f19858734;
	mul.f32 	%f962, %f961, %f1286;
	mul.f32 	%f963, %f962, %f182;
	div.rn.f32 	%f1299, %f963, %f184;
	mul.f32 	%f964, %f246, 0f19858734;
	mul.f32 	%f965, %f964, %f1286;
	mul.f32 	%f966, %f965, %f183;
	div.rn.f32 	%f1300, %f966, %f187;
	mul.f32 	%f967, %f1183, %f182;
	div.rn.f32 	%f968, %f967, %f184;
	sub.f32 	%f970, %f1161, %f968;
	mul.f32 	%f1301, %f1243, %f970;
	mul.f32 	%f971, %f1183, %f183;
	div.rn.f32 	%f972, %f971, %f187;
	sub.f32 	%f973, %f1161, %f972;
	mul.f32 	%f1302, %f1244, %f973;
	bra.uni 	BB0_131;

BB0_129:
	mul.f32 	%f958, %f245, %f1286;
	mul.f32 	%f959, %f96, 0f40400000;
	div.rn.f32 	%f1299, %f958, %f959;
	mul.f32 	%f960, %f246, %f1286;
	div.rn.f32 	%f1300, %f960, %f959;
	mov.f32 	%f1301, %f1299;
	mov.f32 	%f1302, %f1300;

BB0_131:
	mul.f32 	%f974, %f3, %f5;
	mul.f32 	%f975, %f2, %f6;
	sub.f32 	%f976, %f975, %f974;
	mul.f32 	%f977, %f1, %f6;
	mul.f32 	%f978, %f3, %f4;
	sub.f32 	%f979, %f978, %f977;
	mul.f32 	%f980, %f2, %f4;
	mul.f32 	%f981, %f1, %f5;
	sub.f32 	%f982, %f981, %f980;
	neg.f32 	%f983, %f47;
	mul.f32 	%f984, %f1252, %f65;
	mul.f32 	%f985, %f65, %f984;
	div.rn.f32 	%f986, %f983, %f985;
	sub.f32 	%f987, %f974, %f975;
	sub.f32 	%f988, %f977, %f978;
	sub.f32 	%f989, %f980, %f981;
	sub.f32 	%f990, %f1301, %f1299;
	div.rn.f32 	%f991, %f1246, %f1247;
	mul.f32 	%f992, %f990, %f991;
	mul.f32 	%f993, %f1242, %f1301;
	mul.f32 	%f994, %f1301, %f993;
	div.rn.f32 	%f995, %f992, %f994;
	sqrt.rn.f32 	%f996, %f995;
	sub.f32 	%f997, %f1302, %f1300;
	div.rn.f32 	%f998, %f1246, %f1248;
	mul.f32 	%f999, %f997, %f998;
	mul.f32 	%f1000, %f1242, %f1302;
	mul.f32 	%f1001, %f1302, %f1000;
	div.rn.f32 	%f1002, %f999, %f1001;
	sqrt.rn.f32 	%f1003, %f1002;
	mul.f32 	%f1004, %f1299, %f991;
	div.rn.f32 	%f1005, %f1004, %f1242;
	sqrt.rn.f32 	%f1006, %f1005;
	mul.f32 	%f1007, %f1300, %f998;
	div.rn.f32 	%f1008, %f1007, %f1242;
	sqrt.rn.f32 	%f1009, %f1008;
	add.f32 	%f1010, %f7, %f239;
	mul.f32 	%f1011, %f3, %f979;
	mul.f32 	%f1012, %f2, %f982;
	sub.f32 	%f1013, %f1012, %f1011;
	fma.rn.f32 	%f1014, %f1013, %f238, %f1010;
	add.f32 	%f1015, %f8, %f240;
	mul.f32 	%f1016, %f1, %f982;
	mul.f32 	%f1017, %f3, %f976;
	sub.f32 	%f1018, %f1017, %f1016;
	fma.rn.f32 	%f1019, %f1018, %f238, %f1015;
	add.f32 	%f1020, %f9, %f241;
	mul.f32 	%f1021, %f2, %f976;
	mul.f32 	%f1022, %f1, %f979;
	sub.f32 	%f1023, %f1022, %f1021;
	fma.rn.f32 	%f1024, %f1023, %f238, %f1020;
	add.f32 	%f1025, %f10, %f242;
	mul.f32 	%f1026, %f6, %f988;
	mul.f32 	%f1027, %f5, %f989;
	sub.f32 	%f1028, %f1027, %f1026;
	fma.rn.f32 	%f1029, %f1028, %f986, %f1025;
	add.f32 	%f1030, %f11, %f243;
	mul.f32 	%f1031, %f4, %f989;
	mul.f32 	%f1032, %f6, %f987;
	sub.f32 	%f1033, %f1032, %f1031;
	fma.rn.f32 	%f1034, %f1033, %f986, %f1030;
	add.f32 	%f1035, %f12, %f244;
	mul.f32 	%f1036, %f5, %f987;
	mul.f32 	%f1037, %f4, %f988;
	sub.f32 	%f1038, %f1037, %f1036;
	fma.rn.f32 	%f1039, %f1038, %f986, %f1035;
	fma.rn.f32 	%f1040, %f53, %f996, %f1014;
	fma.rn.f32 	%f1041, %f54, %f996, %f1019;
	fma.rn.f32 	%f1042, %f55, %f996, %f1024;
	fma.rn.f32 	%f1043, %f59, %f1003, %f1029;
	fma.rn.f32 	%f1044, %f60, %f1003, %f1034;
	fma.rn.f32 	%f1045, %f61, %f1003, %f1039;
	mul.f32 	%f1046, %f2, %f1024;
	mul.f32 	%f1047, %f3, %f1019;
	sub.f32 	%f1048, %f1046, %f1047;
	mul.f32 	%f1049, %f3, %f1014;
	mul.f32 	%f1050, %f1, %f1024;
	sub.f32 	%f1051, %f1049, %f1050;
	mul.f32 	%f1052, %f1, %f1019;
	mul.f32 	%f1053, %f2, %f1014;
	sub.f32 	%f1054, %f1052, %f1053;
	mul.f32 	%f1055, %f5, %f1039;
	mul.f32 	%f1056, %f6, %f1034;
	sub.f32 	%f1057, %f1055, %f1056;
	mul.f32 	%f1058, %f6, %f1029;
	mul.f32 	%f1059, %f4, %f1039;
	sub.f32 	%f1060, %f1058, %f1059;
	mul.f32 	%f1061, %f4, %f1034;
	mul.f32 	%f1062, %f5, %f1029;
	sub.f32 	%f1063, %f1061, %f1062;
	mul.f32 	%f1064, %f2, %f1019;
	fma.rn.f32 	%f1065, %f1, %f1014, %f1064;
	fma.rn.f32 	%f1066, %f3, %f1024, %f1065;
	mul.f32 	%f1067, %f5, %f1034;
	fma.rn.f32 	%f1068, %f4, %f1029, %f1067;
	fma.rn.f32 	%f1069, %f6, %f1039, %f1068;
	mul.f32 	%f1070, %f2, %f1042;
	mul.f32 	%f1071, %f3, %f1041;
	sub.f32 	%f1072, %f1070, %f1071;
	mul.f32 	%f1073, %f3, %f1040;
	mul.f32 	%f1074, %f1, %f1042;
	sub.f32 	%f1075, %f1073, %f1074;
	mul.f32 	%f1076, %f1, %f1041;
	mul.f32 	%f1077, %f2, %f1040;
	sub.f32 	%f1078, %f1076, %f1077;
	mul.f32 	%f1079, %f5, %f1045;
	mul.f32 	%f1080, %f6, %f1044;
	sub.f32 	%f1081, %f1079, %f1080;
	mul.f32 	%f1082, %f6, %f1043;
	mul.f32 	%f1083, %f4, %f1045;
	sub.f32 	%f1084, %f1082, %f1083;
	mul.f32 	%f1085, %f4, %f1044;
	mul.f32 	%f1086, %f5, %f1043;
	sub.f32 	%f1087, %f1085, %f1086;
	mul.f32 	%f1088, %f2, %f1078;
	mul.f32 	%f1089, %f3, %f1075;
	sub.f32 	%f1090, %f1088, %f1089;
	mul.f32 	%f1091, %f3, %f1072;
	mul.f32 	%f1092, %f1, %f1078;
	sub.f32 	%f1093, %f1091, %f1092;
	mul.f32 	%f1094, %f1, %f1075;
	mul.f32 	%f1095, %f2, %f1072;
	sub.f32 	%f1096, %f1094, %f1095;
	mul.f32 	%f1097, %f5, %f1087;
	mul.f32 	%f1098, %f6, %f1084;
	sub.f32 	%f1099, %f1097, %f1098;
	mul.f32 	%f1100, %f6, %f1081;
	mul.f32 	%f1101, %f4, %f1087;
	sub.f32 	%f1102, %f1100, %f1101;
	mul.f32 	%f1103, %f4, %f1084;
	mul.f32 	%f1104, %f5, %f1081;
	sub.f32 	%f1105, %f1103, %f1104;
	fma.rn.f32 	%f1106, %f1243, %f1243, 0f3F800000;
	rcp.rn.f32 	%f1107, %f1106;
	fma.rn.f32 	%f1108, %f1244, %f1244, 0f3F800000;
	rcp.rn.f32 	%f1109, %f1108;
	mul.f32 	%f1110, %f1048, %f1107;
	mul.f32 	%f1111, %f1051, %f1107;
	mul.f32 	%f1112, %f1054, %f1107;
	mul.f32 	%f1113, %f1299, %f1107;
	div.rn.f32 	%f1114, %f1113, %f64;
	div.rn.f32 	%f1115, %f1114, %f64;
	mul.f32 	%f1116, %f1066, %f1115;
	mul.f32 	%f1117, %f1, %f1116;
	mul.f32 	%f1118, %f2, %f1116;
	mul.f32 	%f1119, %f3, %f1116;
	sub.f32 	%f1120, %f1117, %f1110;
	sub.f32 	%f1121, %f1118, %f1111;
	sub.f32 	%f1122, %f1119, %f1112;
	mul.f32 	%f1123, %f1301, %f1107;
	div.rn.f32 	%f1124, %f1123, %f64;
	div.rn.f32 	%f1125, %f1124, %f64;
	mul.f32 	%f1126, %f1090, %f1125;
	mul.f32 	%f1127, %f1093, %f1125;
	mul.f32 	%f1128, %f1096, %f1125;
	sub.f32 	%f1129, %f1120, %f1126;
	sub.f32 	%f1130, %f1121, %f1127;
	sub.f32 	%f1131, %f1122, %f1128;
	fma.rn.f32 	%f1306, %f56, %f1006, %f1129;
	fma.rn.f32 	%f1307, %f57, %f1006, %f1130;
	fma.rn.f32 	%f1308, %f58, %f1006, %f1131;
	mul.f32 	%f1132, %f1057, %f1109;
	mul.f32 	%f1133, %f1060, %f1109;
	mul.f32 	%f1134, %f1063, %f1109;
	mul.f32 	%f1135, %f1300, %f1109;
	div.rn.f32 	%f1136, %f1135, %f65;
	div.rn.f32 	%f1137, %f1136, %f65;
	mul.f32 	%f1138, %f1069, %f1137;
	mul.f32 	%f1139, %f4, %f1138;
	mul.f32 	%f1140, %f5, %f1138;
	mul.f32 	%f1141, %f6, %f1138;
	sub.f32 	%f1142, %f1139, %f1132;
	sub.f32 	%f1143, %f1140, %f1133;
	sub.f32 	%f1144, %f1141, %f1134;
	mul.f32 	%f1145, %f1302, %f1109;
	div.rn.f32 	%f1146, %f1145, %f65;
	div.rn.f32 	%f1147, %f1146, %f65;
	mul.f32 	%f1148, %f1099, %f1147;
	mul.f32 	%f1149, %f1102, %f1147;
	mul.f32 	%f1150, %f1105, %f1147;
	sub.f32 	%f1151, %f1142, %f1148;
	sub.f32 	%f1152, %f1143, %f1149;
	sub.f32 	%f1153, %f1144, %f1150;
	fma.rn.f32 	%f1303, %f62, %f1009, %f1151;
	fma.rn.f32 	%f1304, %f63, %f1009, %f1152;
	fma.rn.f32 	%f1305, %f66, %f1009, %f1153;

BB0_133:
	ld.param.u64 	%rd160, [LLBtorqueAFPRB054401_param_8];
	ld.param.u64 	%rd159, [LLBtorqueAFPRB054401_param_7];
	ld.param.u64 	%rd158, [LLBtorqueAFPRB054401_param_6];
	ld.param.u64 	%rd157, [LLBtorqueAFPRB054401_param_2];
	ld.param.u64 	%rd156, [LLBtorqueAFPRB054401_param_1];
	ld.param.u64 	%rd155, [LLBtorqueAFPRB054401_param_0];
	mov.u32 	%r81, %ctaid.x;
	mov.u32 	%r80, %ctaid.y;
	mov.u32 	%r79, %nctaid.x;
	mov.u32 	%r78, %tid.x;
	mov.u32 	%r77, %ntid.x;
	mad.lo.s32 	%r76, %r79, %r80, %r81;
	mad.lo.s32 	%r75, %r76, %r77, %r78;
	mul.wide.s32 	%rd154, %r75, 4;
	cvta.to.global.u64 	%rd141, %rd155;
	add.s64 	%rd143, %rd141, %rd154;
	st.global.f32 	[%rd143], %f1306;
	cvta.to.global.u64 	%rd144, %rd156;
	add.s64 	%rd145, %rd144, %rd154;
	st.global.f32 	[%rd145], %f1307;
	cvta.to.global.u64 	%rd146, %rd157;
	add.s64 	%rd147, %rd146, %rd154;
	st.global.f32 	[%rd147], %f1308;
	cvta.to.global.u64 	%rd148, %rd158;
	add.s64 	%rd149, %rd148, %rd154;
	st.global.f32 	[%rd149], %f1303;
	cvta.to.global.u64 	%rd150, %rd159;
	add.s64 	%rd151, %rd150, %rd154;
	st.global.f32 	[%rd151], %f1304;
	cvta.to.global.u64 	%rd152, %rd160;
	add.s64 	%rd153, %rd152, %rd154;
	st.global.f32 	[%rd153], %f1305;

BB0_134:
	ret;
}


`
)
