[
    {
        "age": null,
        "album": "",
        "author": "/u/LivingLinux",
        "bookmarked": false,
        "comments": [],
        "date_created": "2025-07-09T22:47:00.321979+00:00",
        "date_dead_since": null,
        "date_published": "2025-07-09T22:06:51+00:00",
        "description": "<!-- SC_OFF --><div class=\"md\"><p>I saw posts with new Irradium images for RISC-V boards with new kernels, so now I took the jump. It&#39;s a source based Linux distro, so not really for the casual user.</p> <p><a href=\"https://dl.irradium.org/irradium/images/\">https://dl.irradium.org/irradium/images/</a></p> <p>And if you want to try it on a VF2, you have to load a different dtb for the older 1.2A version, and you might have to flash a new firmware (see further down the thread).</p> <p><a href=\"http://forum.rvspace.org/t/irradium-based-on-crux-linux-riscv64-aarch64/3791/69\">http://forum.rvspace.org/t/irradium-based-on-crux-linux-riscv64-aarch64/3791/69</a></p> <p>At first boot you have to set the password for root.</p> <p>After that it is advised to create a regular user.</p> <pre><code>useradd -m -s /bin/bash -G audio,lp,video,wheel,scanner -U new_username passwd new_username </code></pre> <p><a href=\"https://sudaraka.org/note-to-self/crux-installation-guide/\">https://sudaraka.org/n",
        "id": 3127113,
        "language": "en",
        "link": "https://www.reddit.com/r/RISCV/comments/1lvvtyf/my_first_attempt_at_irradium_linux_crux_based_on",
        "manual_status_code": 0,
        "page_rating": 27,
        "page_rating_contents": 85,
        "page_rating_visits": 0,
        "page_rating_votes": 0,
        "permanent": false,
        "source__id": 471,
        "source_url": "https://www.reddit.com/r/RISCV/.rss",
        "status_code": 0,
        "tags": [],
        "thumbnail": null,
        "title": "My first attempt at Irradium Linux (Crux based) on RISC-V",
        "vote": 0
    },
    {
        "age": null,
        "album": "",
        "author": "/u/GroundHelpful7138",
        "bookmarked": false,
        "comments": [],
        "date_created": "2025-07-09T16:17:01.247070+00:00",
        "date_dead_since": null,
        "date_published": "2025-07-09T15:47:48+00:00",
        "description": "<!-- SC_OFF --><div class=\"md\"><p><strong>First Q&amp;A Session</strong></p> <p><strong>Hi</strong> <a href=\"/r/RISCV\">r/RISCV</a> <strong>Community,</strong></p> <p>Over the past month, we\u2019ve received your invaluable feedback, suggestions, and insights, which will be instrumental in shaping our journey ahead. We\u2019re deeply grateful for your ongoing engagement and enthusiasm!</p> <p>The moment you\u2019ve been waiting for is here: Our dedicated Q&amp;A Session is now live! We\u2019ll address your most pressing questions and dive into the technical depths you\u2019ve highlighted.</p> <p>Your voice continues to drive us forward\u2014keep sharing questions, suggestions, or ideas anytime. Let\u2019s build the future of RISC-V together!</p> <p><strong>Is SG2044 genuinely a server-class processor?</strong></p> <p>Yes. SG2044 is architected as a high-performance server-grade SoC, featuring:</p> <p>l 64 RISC-V CPU cores (up to 2.6 GHz) with RV64GCV + RVV 1.0 support</p> <p>l 64 MB shared L3 cache and robust L1/L2 hier",
        "id": 3123906,
        "language": "en",
        "link": "https://www.reddit.com/r/RISCV/comments/1lvm7j7/sophgo_technology_newsletter_20250709",
        "manual_status_code": 0,
        "page_rating": 27,
        "page_rating_contents": 85,
        "page_rating_visits": 0,
        "page_rating_votes": 0,
        "permanent": false,
        "source__id": 471,
        "source_url": "https://www.reddit.com/r/RISCV/.rss",
        "status_code": 0,
        "tags": [],
        "thumbnail": null,
        "title": "SOPHGO TECHNOLOGY NEWSLETTER (20250709)",
        "vote": 0
    },
    {
        "age": null,
        "album": "",
        "author": "/u/Standard_Method_4604",
        "bookmarked": false,
        "comments": [],
        "date_created": "2025-07-09T14:07:00.254477+00:00",
        "date_dead_since": null,
        "date_published": "2025-07-09T14:05:10+00:00",
        "description": "<!-- SC_OFF --><div class=\"md\"><p>I\u2019m working with a Banana Pi F3 and need a GNU toolchain that:</p> <ul> <li>Includes RVV 1.0 support</li> <li>Runs natively on the board, not on x86</li> <li>Must be cross-built on x86, then copied over (board can\u2019t build due to overheating)</li> </ul> <p>I cloned the official riscv-collab/riscv-gnu-toolchain, configured using --enable-linux, specified --with-arch=rv64gcv and --with-abi=lp64d, then ran make -j$(nproc) linux. After that I checked the produced compiler using file riscv64-unknown-linux-gnu-gcc and it reported an x86-64 ELF executable with interpreter /lib64/ld-linux-x86-64.so.2, which immediately gives an \u201cExec format error\u201d on the board.</p> <p>All the riscv compiler i found was all cross compilers , are there any native compiler availabe, can anyone of you help me out. I recently got the board and Right now im using armbian OS which had riscv-linux-gnu-gcc &amp;&amp; g++ inbuilt in it but it has march=rv64gc i need to work with RVV so ",
        "id": 3122494,
        "language": "en",
        "link": "https://www.reddit.com/r/RISCV/comments/1lvjnfe/building_riscv_gnu_toolchain_with_rvv_10_on_x86",
        "manual_status_code": 0,
        "page_rating": 27,
        "page_rating_contents": 85,
        "page_rating_visits": 0,
        "page_rating_votes": 0,
        "permanent": false,
        "source__id": 471,
        "source_url": "https://www.reddit.com/r/RISCV/.rss",
        "status_code": 0,
        "tags": [],
        "thumbnail": null,
        "title": "Building riscv GNU Toolchain with RVV 1.0 on x86 and Deploying to a RISC\u2011V Board",
        "vote": 0
    },
    {
        "age": null,
        "album": "",
        "author": "/u/ACECUBING12",
        "bookmarked": false,
        "comments": [],
        "date_created": "2025-07-09T11:57:15.326546+00:00",
        "date_dead_since": null,
        "date_published": "2025-07-09T11:56:22+00:00",
        "description": "<!-- SC_OFF --><div class=\"md\"><p>Looking for cheap ICs (Under 10 US$), for now, I only got the K210 on my radar for now. Other K--- chips look promising, but I can&#39;t find any supply on LCSC / Aliexpress / Mouser / Digikey. </p> <p>Suggestions for Matrix Mult tasks primarily. Would prefer hand-solderable chips, but with the current landscape, probably not happening . </p> <p>Anything from names to supplier links would be appreciated!!</p> </div><!-- SC_ON --> &#32; submitted by &#32; <a href=\"https://www.reddit.com/user/ACECUBING12\"> /u/ACECUBING12 </a> <br/> <span><a href=\"https://www.reddit.com/r/RISCV/comments/1lvgv5z/suggestions_on_cheap_riscv_based_ics/\">[link]</a></span> &#32; <span><a href=\"https://www.reddit.com/r/RISCV/comments/1lvgv5z/suggestions_on_cheap_riscv_based_ics/\">[comments]</a></span>",
        "id": 3121475,
        "language": "en",
        "link": "https://www.reddit.com/r/RISCV/comments/1lvgv5z/suggestions_on_cheap_riscv_based_ics",
        "manual_status_code": 0,
        "page_rating": 27,
        "page_rating_contents": 85,
        "page_rating_visits": 0,
        "page_rating_votes": 0,
        "permanent": false,
        "source__id": 471,
        "source_url": "https://www.reddit.com/r/RISCV/.rss",
        "status_code": 0,
        "tags": [],
        "thumbnail": null,
        "title": "Suggestions on cheap RISCV based IC's",
        "vote": 0
    },
    {
        "age": null,
        "album": "",
        "author": "/u/ehraja",
        "bookmarked": false,
        "comments": [],
        "date_created": "2025-07-09T08:40:36.086733+00:00",
        "date_dead_since": null,
        "date_published": "2025-07-09T08:20:12+00:00",
        "description": "<!-- SC_OFF --><div class=\"md\"><p>Are you aware of a company which wants to manufacture a riscv computer able to run fully on free software or open source software? Thank you.</p> </div><!-- SC_ON --> &#32; submitted by &#32; <a href=\"https://www.reddit.com/user/ehraja\"> /u/ehraja </a> <br/> <span><a href=\"https://www.reddit.com/r/RISCV/comments/1lvdcxi/are_there_any_attempts_to_manufacturing_a_fully/\">[link]</a></span> &#32; <span><a href=\"https://www.reddit.com/r/RISCV/comments/1lvdcxi/are_there_any_attempts_to_manufacturing_a_fully/\">[comments]</a></span>",
        "id": 3120085,
        "language": "en",
        "link": "https://www.reddit.com/r/RISCV/comments/1lvdcxi/are_there_any_attempts_to_manufacturing_a_fully",
        "manual_status_code": 0,
        "page_rating": 27,
        "page_rating_contents": 85,
        "page_rating_visits": 0,
        "page_rating_votes": 0,
        "permanent": false,
        "source__id": 471,
        "source_url": "https://www.reddit.com/r/RISCV/.rss",
        "status_code": 0,
        "tags": [],
        "thumbnail": null,
        "title": "are there any attempts to manufacturing a fully free software or open source riscv computer?",
        "vote": 0
    },
    {
        "age": null,
        "album": "",
        "author": "/u/Dave__Fenner",
        "bookmarked": false,
        "comments": [],
        "date_created": "2025-07-09T02:10:17.069556+00:00",
        "date_dead_since": null,
        "date_published": "2025-07-09T01:35:01+00:00",
        "description": "<!-- SC_OFF --><div class=\"md\"><p>I am doing an internship, where I am supposed to design a high-speed bus interface - TileLink Uncached Heavyweight. Here is the <a href=\"https://static.dev.sifive.com/docs/tilelink/tilelink-spec-1.7-draft.pdf\">documentation</a>.</p> <p>The interface is a means of communication between a cache controller (L1/L2) and a memory controller (communicates with DDR/HBM). The memory controller (and the DDR/HBM) specifications have not been decided yet. How should I expect the memory controller to respond to atomic operations? I am facing issues specifically in burst transactions.</p> <p>I am expected to come up with a solution even though the specifications of the memory controller are not defined yet.</p> <p>I understand that the question might come off as having no grounds due to lack of specs, but I am in the dark here. The memory controller team isn&#39;t making much progress, but I am expected to bring some results.</p> </div><!-- SC_ON --> &#32; submitte",
        "id": 3118421,
        "language": "en",
        "link": "https://www.reddit.com/r/RISCV/comments/1lv6dmv/how_would_my_tilelink_uh_bus_be_designed_to",
        "manual_status_code": 0,
        "page_rating": 27,
        "page_rating_contents": 85,
        "page_rating_visits": 0,
        "page_rating_votes": 0,
        "permanent": false,
        "source__id": 471,
        "source_url": "https://www.reddit.com/r/RISCV/.rss",
        "status_code": 0,
        "tags": [],
        "thumbnail": null,
        "title": "How would my TileLink (UH) bus be designed to communicate with a memory controller in a RISC-V CPU?",
        "vote": 0
    }
]