Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (lin64) Build 2405991 Thu Dec  6 23:36:41 MST 2018
| Date         : Wed Feb 13 12:16:59 2019
| Host         : offersen-S550CB running 64-bit Ubuntu 18.04.1 LTS
| Command      : report_timing_summary -max_paths 10 -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7z010-clg400
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 4 register/latch pins with no clock driven by root clock pin: debounce_down/shift_register_reg[0]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: debounce_down/shift_register_reg[1]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: debounce_down/shift_register_reg[2]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: debounce_down/shift_register_reg[3]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: debounce_up/shift_register_reg[0]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: debounce_up/shift_register_reg[1]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: debounce_up/shift_register_reg[2]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: debounce_up/shift_register_reg[3]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: level_shift0/counter_down_reg[0]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: level_shift0/counter_down_reg[1]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: level_shift0/counter_down_reg[2]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: level_shift0/counter_down_reg[3]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: level_shift0/counter_up_reg[0]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: level_shift0/counter_up_reg[1]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: level_shift0/counter_up_reg[2]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: level_shift0/counter_up_reg[3]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: running_leds0/prescaler_reg[10]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: running_leds0/prescaler_reg[11]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: running_leds0/prescaler_reg[12]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: running_leds0/prescaler_reg[13]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: running_leds0/prescaler_reg[14]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: running_leds0/prescaler_reg[15]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: running_leds0/prescaler_reg[16]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: running_leds0/prescaler_reg[17]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: running_leds0/prescaler_reg[18]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: running_leds0/prescaler_reg[19]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: running_leds0/prescaler_reg[20]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: running_leds0/prescaler_reg[21]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: running_leds0/prescaler_reg[22]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: running_leds0/prescaler_reg[23]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: running_leds0/prescaler_reg[24]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: running_leds0/prescaler_reg[9]/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 15 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 4 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      3.282        0.000                      0                  164        0.214        0.000                      0                  164        3.500        0.000                       0                   101  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)         Period(ns)      Frequency(MHz)
-----        ------------         ----------      --------------
sys_clk_pin  {0.000 4.000}        8.000           125.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         3.282        0.000                      0                  164        0.214        0.000                      0                  164        3.500        0.000                       0                   101  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        3.282ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.214ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.282ns  (required time - arrival time)
  Source:                 debounce_up/prescaler_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            debounce_up/prescaler_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.135ns  (logic 0.890ns (21.523%)  route 3.245ns (78.476%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.954ns = ( 12.954 - 8.000 ) 
    Source Clock Delay      (SCD):    5.406ns
    Clock Pessimism Removal (CPR):    0.428ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clock_125M (IN)
                         net (fo=0)                   0.000     0.000    clock_125M
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clock_125M_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    clock_125M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  clock_125M_IBUF_BUFG_inst/O
                         net (fo=100, routed)         1.738     5.406    debounce_up/CLK
    SLICE_X38Y53         FDRE                                         r  debounce_up/prescaler_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y53         FDRE (Prop_fdre_C_Q)         0.518     5.924 r  debounce_up/prescaler_reg[5]/Q
                         net (fo=2, routed)           1.120     7.045    debounce_up/prescaler_reg[5]
    SLICE_X39Y53         LUT4 (Prop_lut4_I0_O)        0.124     7.169 f  debounce_up/shift_register[3]_i_4__0/O
                         net (fo=3, routed)           0.724     7.893    debounce_up/shift_register[3]_i_4__0_n_0
    SLICE_X39Y55         LUT6 (Prop_lut6_I4_O)        0.124     8.017 r  debounce_up/prescaler[0]_i_3__0/O
                         net (fo=1, routed)           0.575     8.592    debounce_up/prescaler[0]_i_3__0_n_0
    SLICE_X39Y57         LUT6 (Prop_lut6_I0_O)        0.124     8.716 r  debounce_up/prescaler[0]_i_1__0/O
                         net (fo=32, routed)          0.826     9.541    debounce_up/clear
    SLICE_X38Y52         FDRE                                         r  debounce_up/prescaler_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    L16                                               0.000     8.000 r  clock_125M (IN)
                         net (fo=0)                   0.000     8.000    clock_125M
    L16                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clock_125M_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clock_125M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clock_125M_IBUF_BUFG_inst/O
                         net (fo=100, routed)         1.563    12.954    debounce_up/CLK
    SLICE_X38Y52         FDRE                                         r  debounce_up/prescaler_reg[0]/C
                         clock pessimism              0.428    13.382    
                         clock uncertainty           -0.035    13.347    
    SLICE_X38Y52         FDRE (Setup_fdre_C_R)       -0.524    12.823    debounce_up/prescaler_reg[0]
  -------------------------------------------------------------------
                         required time                         12.823    
                         arrival time                          -9.541    
  -------------------------------------------------------------------
                         slack                                  3.282    

Slack (MET) :             3.282ns  (required time - arrival time)
  Source:                 debounce_up/prescaler_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            debounce_up/prescaler_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.135ns  (logic 0.890ns (21.523%)  route 3.245ns (78.476%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.954ns = ( 12.954 - 8.000 ) 
    Source Clock Delay      (SCD):    5.406ns
    Clock Pessimism Removal (CPR):    0.428ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clock_125M (IN)
                         net (fo=0)                   0.000     0.000    clock_125M
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clock_125M_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    clock_125M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  clock_125M_IBUF_BUFG_inst/O
                         net (fo=100, routed)         1.738     5.406    debounce_up/CLK
    SLICE_X38Y53         FDRE                                         r  debounce_up/prescaler_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y53         FDRE (Prop_fdre_C_Q)         0.518     5.924 r  debounce_up/prescaler_reg[5]/Q
                         net (fo=2, routed)           1.120     7.045    debounce_up/prescaler_reg[5]
    SLICE_X39Y53         LUT4 (Prop_lut4_I0_O)        0.124     7.169 f  debounce_up/shift_register[3]_i_4__0/O
                         net (fo=3, routed)           0.724     7.893    debounce_up/shift_register[3]_i_4__0_n_0
    SLICE_X39Y55         LUT6 (Prop_lut6_I4_O)        0.124     8.017 r  debounce_up/prescaler[0]_i_3__0/O
                         net (fo=1, routed)           0.575     8.592    debounce_up/prescaler[0]_i_3__0_n_0
    SLICE_X39Y57         LUT6 (Prop_lut6_I0_O)        0.124     8.716 r  debounce_up/prescaler[0]_i_1__0/O
                         net (fo=32, routed)          0.826     9.541    debounce_up/clear
    SLICE_X38Y52         FDRE                                         r  debounce_up/prescaler_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    L16                                               0.000     8.000 r  clock_125M (IN)
                         net (fo=0)                   0.000     8.000    clock_125M
    L16                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clock_125M_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clock_125M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clock_125M_IBUF_BUFG_inst/O
                         net (fo=100, routed)         1.563    12.954    debounce_up/CLK
    SLICE_X38Y52         FDRE                                         r  debounce_up/prescaler_reg[1]/C
                         clock pessimism              0.428    13.382    
                         clock uncertainty           -0.035    13.347    
    SLICE_X38Y52         FDRE (Setup_fdre_C_R)       -0.524    12.823    debounce_up/prescaler_reg[1]
  -------------------------------------------------------------------
                         required time                         12.823    
                         arrival time                          -9.541    
  -------------------------------------------------------------------
                         slack                                  3.282    

Slack (MET) :             3.282ns  (required time - arrival time)
  Source:                 debounce_up/prescaler_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            debounce_up/prescaler_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.135ns  (logic 0.890ns (21.523%)  route 3.245ns (78.476%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.954ns = ( 12.954 - 8.000 ) 
    Source Clock Delay      (SCD):    5.406ns
    Clock Pessimism Removal (CPR):    0.428ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clock_125M (IN)
                         net (fo=0)                   0.000     0.000    clock_125M
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clock_125M_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    clock_125M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  clock_125M_IBUF_BUFG_inst/O
                         net (fo=100, routed)         1.738     5.406    debounce_up/CLK
    SLICE_X38Y53         FDRE                                         r  debounce_up/prescaler_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y53         FDRE (Prop_fdre_C_Q)         0.518     5.924 r  debounce_up/prescaler_reg[5]/Q
                         net (fo=2, routed)           1.120     7.045    debounce_up/prescaler_reg[5]
    SLICE_X39Y53         LUT4 (Prop_lut4_I0_O)        0.124     7.169 f  debounce_up/shift_register[3]_i_4__0/O
                         net (fo=3, routed)           0.724     7.893    debounce_up/shift_register[3]_i_4__0_n_0
    SLICE_X39Y55         LUT6 (Prop_lut6_I4_O)        0.124     8.017 r  debounce_up/prescaler[0]_i_3__0/O
                         net (fo=1, routed)           0.575     8.592    debounce_up/prescaler[0]_i_3__0_n_0
    SLICE_X39Y57         LUT6 (Prop_lut6_I0_O)        0.124     8.716 r  debounce_up/prescaler[0]_i_1__0/O
                         net (fo=32, routed)          0.826     9.541    debounce_up/clear
    SLICE_X38Y52         FDRE                                         r  debounce_up/prescaler_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    L16                                               0.000     8.000 r  clock_125M (IN)
                         net (fo=0)                   0.000     8.000    clock_125M
    L16                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clock_125M_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clock_125M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clock_125M_IBUF_BUFG_inst/O
                         net (fo=100, routed)         1.563    12.954    debounce_up/CLK
    SLICE_X38Y52         FDRE                                         r  debounce_up/prescaler_reg[2]/C
                         clock pessimism              0.428    13.382    
                         clock uncertainty           -0.035    13.347    
    SLICE_X38Y52         FDRE (Setup_fdre_C_R)       -0.524    12.823    debounce_up/prescaler_reg[2]
  -------------------------------------------------------------------
                         required time                         12.823    
                         arrival time                          -9.541    
  -------------------------------------------------------------------
                         slack                                  3.282    

Slack (MET) :             3.282ns  (required time - arrival time)
  Source:                 debounce_up/prescaler_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            debounce_up/prescaler_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.135ns  (logic 0.890ns (21.523%)  route 3.245ns (78.476%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.954ns = ( 12.954 - 8.000 ) 
    Source Clock Delay      (SCD):    5.406ns
    Clock Pessimism Removal (CPR):    0.428ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clock_125M (IN)
                         net (fo=0)                   0.000     0.000    clock_125M
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clock_125M_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    clock_125M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  clock_125M_IBUF_BUFG_inst/O
                         net (fo=100, routed)         1.738     5.406    debounce_up/CLK
    SLICE_X38Y53         FDRE                                         r  debounce_up/prescaler_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y53         FDRE (Prop_fdre_C_Q)         0.518     5.924 r  debounce_up/prescaler_reg[5]/Q
                         net (fo=2, routed)           1.120     7.045    debounce_up/prescaler_reg[5]
    SLICE_X39Y53         LUT4 (Prop_lut4_I0_O)        0.124     7.169 f  debounce_up/shift_register[3]_i_4__0/O
                         net (fo=3, routed)           0.724     7.893    debounce_up/shift_register[3]_i_4__0_n_0
    SLICE_X39Y55         LUT6 (Prop_lut6_I4_O)        0.124     8.017 r  debounce_up/prescaler[0]_i_3__0/O
                         net (fo=1, routed)           0.575     8.592    debounce_up/prescaler[0]_i_3__0_n_0
    SLICE_X39Y57         LUT6 (Prop_lut6_I0_O)        0.124     8.716 r  debounce_up/prescaler[0]_i_1__0/O
                         net (fo=32, routed)          0.826     9.541    debounce_up/clear
    SLICE_X38Y52         FDRE                                         r  debounce_up/prescaler_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    L16                                               0.000     8.000 r  clock_125M (IN)
                         net (fo=0)                   0.000     8.000    clock_125M
    L16                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clock_125M_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clock_125M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clock_125M_IBUF_BUFG_inst/O
                         net (fo=100, routed)         1.563    12.954    debounce_up/CLK
    SLICE_X38Y52         FDRE                                         r  debounce_up/prescaler_reg[3]/C
                         clock pessimism              0.428    13.382    
                         clock uncertainty           -0.035    13.347    
    SLICE_X38Y52         FDRE (Setup_fdre_C_R)       -0.524    12.823    debounce_up/prescaler_reg[3]
  -------------------------------------------------------------------
                         required time                         12.823    
                         arrival time                          -9.541    
  -------------------------------------------------------------------
                         slack                                  3.282    

Slack (MET) :             3.301ns  (required time - arrival time)
  Source:                 debounce_down/prescaler_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            debounce_down/prescaler_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.234ns  (logic 1.058ns (24.985%)  route 3.176ns (75.015%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.954ns = ( 12.954 - 8.000 ) 
    Source Clock Delay      (SCD):    5.407ns
    Clock Pessimism Removal (CPR):    0.453ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clock_125M (IN)
                         net (fo=0)                   0.000     0.000    clock_125M
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clock_125M_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    clock_125M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  clock_125M_IBUF_BUFG_inst/O
                         net (fo=100, routed)         1.739     5.407    debounce_down/CLK
    SLICE_X36Y52         FDRE                                         r  debounce_down/prescaler_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y52         FDRE (Prop_fdre_C_Q)         0.456     5.863 r  debounce_down/prescaler_reg[2]/Q
                         net (fo=4, routed)           0.813     6.676    debounce_down/prescaler_reg[2]
    SLICE_X39Y52         LUT3 (Prop_lut3_I2_O)        0.152     6.828 r  debounce_down/prescaler[0]_i_7/O
                         net (fo=1, routed)           0.860     7.688    debounce_down/prescaler[0]_i_7_n_0
    SLICE_X39Y55         LUT6 (Prop_lut6_I5_O)        0.326     8.014 r  debounce_down/prescaler[0]_i_4/O
                         net (fo=1, routed)           0.536     8.550    debounce_down/prescaler[0]_i_4_n_0
    SLICE_X37Y57         LUT6 (Prop_lut6_I2_O)        0.124     8.674 r  debounce_down/prescaler[0]_i_1/O
                         net (fo=32, routed)          0.968     9.642    debounce_down/prescaler[0]_i_1_n_0
    SLICE_X36Y52         FDRE                                         r  debounce_down/prescaler_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    L16                                               0.000     8.000 r  clock_125M (IN)
                         net (fo=0)                   0.000     8.000    clock_125M
    L16                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clock_125M_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clock_125M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clock_125M_IBUF_BUFG_inst/O
                         net (fo=100, routed)         1.563    12.954    debounce_down/CLK
    SLICE_X36Y52         FDRE                                         r  debounce_down/prescaler_reg[0]/C
                         clock pessimism              0.453    13.407    
                         clock uncertainty           -0.035    13.372    
    SLICE_X36Y52         FDRE (Setup_fdre_C_R)       -0.429    12.943    debounce_down/prescaler_reg[0]
  -------------------------------------------------------------------
                         required time                         12.943    
                         arrival time                          -9.642    
  -------------------------------------------------------------------
                         slack                                  3.301    

Slack (MET) :             3.301ns  (required time - arrival time)
  Source:                 debounce_down/prescaler_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            debounce_down/prescaler_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.234ns  (logic 1.058ns (24.985%)  route 3.176ns (75.015%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.954ns = ( 12.954 - 8.000 ) 
    Source Clock Delay      (SCD):    5.407ns
    Clock Pessimism Removal (CPR):    0.453ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clock_125M (IN)
                         net (fo=0)                   0.000     0.000    clock_125M
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clock_125M_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    clock_125M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  clock_125M_IBUF_BUFG_inst/O
                         net (fo=100, routed)         1.739     5.407    debounce_down/CLK
    SLICE_X36Y52         FDRE                                         r  debounce_down/prescaler_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y52         FDRE (Prop_fdre_C_Q)         0.456     5.863 r  debounce_down/prescaler_reg[2]/Q
                         net (fo=4, routed)           0.813     6.676    debounce_down/prescaler_reg[2]
    SLICE_X39Y52         LUT3 (Prop_lut3_I2_O)        0.152     6.828 r  debounce_down/prescaler[0]_i_7/O
                         net (fo=1, routed)           0.860     7.688    debounce_down/prescaler[0]_i_7_n_0
    SLICE_X39Y55         LUT6 (Prop_lut6_I5_O)        0.326     8.014 r  debounce_down/prescaler[0]_i_4/O
                         net (fo=1, routed)           0.536     8.550    debounce_down/prescaler[0]_i_4_n_0
    SLICE_X37Y57         LUT6 (Prop_lut6_I2_O)        0.124     8.674 r  debounce_down/prescaler[0]_i_1/O
                         net (fo=32, routed)          0.968     9.642    debounce_down/prescaler[0]_i_1_n_0
    SLICE_X36Y52         FDRE                                         r  debounce_down/prescaler_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    L16                                               0.000     8.000 r  clock_125M (IN)
                         net (fo=0)                   0.000     8.000    clock_125M
    L16                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clock_125M_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clock_125M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clock_125M_IBUF_BUFG_inst/O
                         net (fo=100, routed)         1.563    12.954    debounce_down/CLK
    SLICE_X36Y52         FDRE                                         r  debounce_down/prescaler_reg[1]/C
                         clock pessimism              0.453    13.407    
                         clock uncertainty           -0.035    13.372    
    SLICE_X36Y52         FDRE (Setup_fdre_C_R)       -0.429    12.943    debounce_down/prescaler_reg[1]
  -------------------------------------------------------------------
                         required time                         12.943    
                         arrival time                          -9.642    
  -------------------------------------------------------------------
                         slack                                  3.301    

Slack (MET) :             3.301ns  (required time - arrival time)
  Source:                 debounce_down/prescaler_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            debounce_down/prescaler_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.234ns  (logic 1.058ns (24.985%)  route 3.176ns (75.015%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.954ns = ( 12.954 - 8.000 ) 
    Source Clock Delay      (SCD):    5.407ns
    Clock Pessimism Removal (CPR):    0.453ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clock_125M (IN)
                         net (fo=0)                   0.000     0.000    clock_125M
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clock_125M_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    clock_125M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  clock_125M_IBUF_BUFG_inst/O
                         net (fo=100, routed)         1.739     5.407    debounce_down/CLK
    SLICE_X36Y52         FDRE                                         r  debounce_down/prescaler_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y52         FDRE (Prop_fdre_C_Q)         0.456     5.863 r  debounce_down/prescaler_reg[2]/Q
                         net (fo=4, routed)           0.813     6.676    debounce_down/prescaler_reg[2]
    SLICE_X39Y52         LUT3 (Prop_lut3_I2_O)        0.152     6.828 r  debounce_down/prescaler[0]_i_7/O
                         net (fo=1, routed)           0.860     7.688    debounce_down/prescaler[0]_i_7_n_0
    SLICE_X39Y55         LUT6 (Prop_lut6_I5_O)        0.326     8.014 r  debounce_down/prescaler[0]_i_4/O
                         net (fo=1, routed)           0.536     8.550    debounce_down/prescaler[0]_i_4_n_0
    SLICE_X37Y57         LUT6 (Prop_lut6_I2_O)        0.124     8.674 r  debounce_down/prescaler[0]_i_1/O
                         net (fo=32, routed)          0.968     9.642    debounce_down/prescaler[0]_i_1_n_0
    SLICE_X36Y52         FDRE                                         r  debounce_down/prescaler_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    L16                                               0.000     8.000 r  clock_125M (IN)
                         net (fo=0)                   0.000     8.000    clock_125M
    L16                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clock_125M_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clock_125M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clock_125M_IBUF_BUFG_inst/O
                         net (fo=100, routed)         1.563    12.954    debounce_down/CLK
    SLICE_X36Y52         FDRE                                         r  debounce_down/prescaler_reg[2]/C
                         clock pessimism              0.453    13.407    
                         clock uncertainty           -0.035    13.372    
    SLICE_X36Y52         FDRE (Setup_fdre_C_R)       -0.429    12.943    debounce_down/prescaler_reg[2]
  -------------------------------------------------------------------
                         required time                         12.943    
                         arrival time                          -9.642    
  -------------------------------------------------------------------
                         slack                                  3.301    

Slack (MET) :             3.301ns  (required time - arrival time)
  Source:                 debounce_down/prescaler_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            debounce_down/prescaler_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.234ns  (logic 1.058ns (24.985%)  route 3.176ns (75.015%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.954ns = ( 12.954 - 8.000 ) 
    Source Clock Delay      (SCD):    5.407ns
    Clock Pessimism Removal (CPR):    0.453ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clock_125M (IN)
                         net (fo=0)                   0.000     0.000    clock_125M
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clock_125M_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    clock_125M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  clock_125M_IBUF_BUFG_inst/O
                         net (fo=100, routed)         1.739     5.407    debounce_down/CLK
    SLICE_X36Y52         FDRE                                         r  debounce_down/prescaler_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y52         FDRE (Prop_fdre_C_Q)         0.456     5.863 r  debounce_down/prescaler_reg[2]/Q
                         net (fo=4, routed)           0.813     6.676    debounce_down/prescaler_reg[2]
    SLICE_X39Y52         LUT3 (Prop_lut3_I2_O)        0.152     6.828 r  debounce_down/prescaler[0]_i_7/O
                         net (fo=1, routed)           0.860     7.688    debounce_down/prescaler[0]_i_7_n_0
    SLICE_X39Y55         LUT6 (Prop_lut6_I5_O)        0.326     8.014 r  debounce_down/prescaler[0]_i_4/O
                         net (fo=1, routed)           0.536     8.550    debounce_down/prescaler[0]_i_4_n_0
    SLICE_X37Y57         LUT6 (Prop_lut6_I2_O)        0.124     8.674 r  debounce_down/prescaler[0]_i_1/O
                         net (fo=32, routed)          0.968     9.642    debounce_down/prescaler[0]_i_1_n_0
    SLICE_X36Y52         FDRE                                         r  debounce_down/prescaler_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    L16                                               0.000     8.000 r  clock_125M (IN)
                         net (fo=0)                   0.000     8.000    clock_125M
    L16                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clock_125M_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clock_125M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clock_125M_IBUF_BUFG_inst/O
                         net (fo=100, routed)         1.563    12.954    debounce_down/CLK
    SLICE_X36Y52         FDRE                                         r  debounce_down/prescaler_reg[3]/C
                         clock pessimism              0.453    13.407    
                         clock uncertainty           -0.035    13.372    
    SLICE_X36Y52         FDRE (Setup_fdre_C_R)       -0.429    12.943    debounce_down/prescaler_reg[3]
  -------------------------------------------------------------------
                         required time                         12.943    
                         arrival time                          -9.642    
  -------------------------------------------------------------------
                         slack                                  3.301    

Slack (MET) :             3.309ns  (required time - arrival time)
  Source:                 debounce_up/prescaler_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            debounce_up/prescaler_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.132ns  (logic 0.890ns (21.540%)  route 3.242ns (78.460%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.953ns = ( 12.953 - 8.000 ) 
    Source Clock Delay      (SCD):    5.406ns
    Clock Pessimism Removal (CPR):    0.453ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clock_125M (IN)
                         net (fo=0)                   0.000     0.000    clock_125M
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clock_125M_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    clock_125M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  clock_125M_IBUF_BUFG_inst/O
                         net (fo=100, routed)         1.738     5.406    debounce_up/CLK
    SLICE_X38Y53         FDRE                                         r  debounce_up/prescaler_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y53         FDRE (Prop_fdre_C_Q)         0.518     5.924 r  debounce_up/prescaler_reg[5]/Q
                         net (fo=2, routed)           1.120     7.045    debounce_up/prescaler_reg[5]
    SLICE_X39Y53         LUT4 (Prop_lut4_I0_O)        0.124     7.169 f  debounce_up/shift_register[3]_i_4__0/O
                         net (fo=3, routed)           0.724     7.893    debounce_up/shift_register[3]_i_4__0_n_0
    SLICE_X39Y55         LUT6 (Prop_lut6_I4_O)        0.124     8.017 r  debounce_up/prescaler[0]_i_3__0/O
                         net (fo=1, routed)           0.575     8.592    debounce_up/prescaler[0]_i_3__0_n_0
    SLICE_X39Y57         LUT6 (Prop_lut6_I0_O)        0.124     8.716 r  debounce_up/prescaler[0]_i_1__0/O
                         net (fo=32, routed)          0.822     9.538    debounce_up/clear
    SLICE_X38Y53         FDRE                                         r  debounce_up/prescaler_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    L16                                               0.000     8.000 r  clock_125M (IN)
                         net (fo=0)                   0.000     8.000    clock_125M
    L16                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clock_125M_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clock_125M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clock_125M_IBUF_BUFG_inst/O
                         net (fo=100, routed)         1.562    12.953    debounce_up/CLK
    SLICE_X38Y53         FDRE                                         r  debounce_up/prescaler_reg[4]/C
                         clock pessimism              0.453    13.406    
                         clock uncertainty           -0.035    13.371    
    SLICE_X38Y53         FDRE (Setup_fdre_C_R)       -0.524    12.847    debounce_up/prescaler_reg[4]
  -------------------------------------------------------------------
                         required time                         12.847    
                         arrival time                          -9.538    
  -------------------------------------------------------------------
                         slack                                  3.309    

Slack (MET) :             3.309ns  (required time - arrival time)
  Source:                 debounce_up/prescaler_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            debounce_up/prescaler_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.132ns  (logic 0.890ns (21.540%)  route 3.242ns (78.460%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.953ns = ( 12.953 - 8.000 ) 
    Source Clock Delay      (SCD):    5.406ns
    Clock Pessimism Removal (CPR):    0.453ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clock_125M (IN)
                         net (fo=0)                   0.000     0.000    clock_125M
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clock_125M_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    clock_125M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  clock_125M_IBUF_BUFG_inst/O
                         net (fo=100, routed)         1.738     5.406    debounce_up/CLK
    SLICE_X38Y53         FDRE                                         r  debounce_up/prescaler_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y53         FDRE (Prop_fdre_C_Q)         0.518     5.924 r  debounce_up/prescaler_reg[5]/Q
                         net (fo=2, routed)           1.120     7.045    debounce_up/prescaler_reg[5]
    SLICE_X39Y53         LUT4 (Prop_lut4_I0_O)        0.124     7.169 f  debounce_up/shift_register[3]_i_4__0/O
                         net (fo=3, routed)           0.724     7.893    debounce_up/shift_register[3]_i_4__0_n_0
    SLICE_X39Y55         LUT6 (Prop_lut6_I4_O)        0.124     8.017 r  debounce_up/prescaler[0]_i_3__0/O
                         net (fo=1, routed)           0.575     8.592    debounce_up/prescaler[0]_i_3__0_n_0
    SLICE_X39Y57         LUT6 (Prop_lut6_I0_O)        0.124     8.716 r  debounce_up/prescaler[0]_i_1__0/O
                         net (fo=32, routed)          0.822     9.538    debounce_up/clear
    SLICE_X38Y53         FDRE                                         r  debounce_up/prescaler_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    L16                                               0.000     8.000 r  clock_125M (IN)
                         net (fo=0)                   0.000     8.000    clock_125M
    L16                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clock_125M_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clock_125M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clock_125M_IBUF_BUFG_inst/O
                         net (fo=100, routed)         1.562    12.953    debounce_up/CLK
    SLICE_X38Y53         FDRE                                         r  debounce_up/prescaler_reg[5]/C
                         clock pessimism              0.453    13.406    
                         clock uncertainty           -0.035    13.371    
    SLICE_X38Y53         FDRE (Setup_fdre_C_R)       -0.524    12.847    debounce_up/prescaler_reg[5]
  -------------------------------------------------------------------
                         required time                         12.847    
                         arrival time                          -9.538    
  -------------------------------------------------------------------
                         slack                                  3.309    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.214ns  (arrival time - required time)
  Source:                 debounce_down/shift_register_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            debounce_down/shift_register_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.306ns  (logic 0.186ns (60.688%)  route 0.120ns (39.312%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns
    Source Clock Delay      (SCD):    1.471ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clock_125M (IN)
                         net (fo=0)                   0.000     0.000    clock_125M
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clock_125M_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    clock_125M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clock_125M_IBUF_BUFG_inst/O
                         net (fo=100, routed)         0.559     1.471    debounce_down/CLK
    SLICE_X35Y54         FDRE                                         r  debounce_down/shift_register_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y54         FDRE (Prop_fdre_C_Q)         0.141     1.612 r  debounce_down/shift_register_reg[0]/Q
                         net (fo=2, routed)           0.120     1.732    debounce_down/shift_register_reg_n_0_[0]
    SLICE_X35Y54         LUT5 (Prop_lut5_I4_O)        0.045     1.777 r  debounce_down/shift_register[0]_i_1/O
                         net (fo=1, routed)           0.000     1.777    debounce_down/shift_register[0]_i_1_n_0
    SLICE_X35Y54         FDRE                                         r  debounce_down/shift_register_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clock_125M (IN)
                         net (fo=0)                   0.000     0.000    clock_125M
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clock_125M_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clock_125M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clock_125M_IBUF_BUFG_inst/O
                         net (fo=100, routed)         0.829     1.988    debounce_down/CLK
    SLICE_X35Y54         FDRE                                         r  debounce_down/shift_register_reg[0]/C
                         clock pessimism             -0.517     1.471    
    SLICE_X35Y54         FDRE (Hold_fdre_C_D)         0.092     1.563    debounce_down/shift_register_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.563    
                         arrival time                           1.777    
  -------------------------------------------------------------------
                         slack                                  0.214    

Slack (MET) :             0.227ns  (arrival time - required time)
  Source:                 debounce_down/shift_register_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            debounce_down/shift_register_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.319ns  (logic 0.186ns (58.245%)  route 0.133ns (41.755%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns
    Source Clock Delay      (SCD):    1.471ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clock_125M (IN)
                         net (fo=0)                   0.000     0.000    clock_125M
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clock_125M_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    clock_125M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clock_125M_IBUF_BUFG_inst/O
                         net (fo=100, routed)         0.559     1.471    debounce_down/CLK
    SLICE_X35Y54         FDRE                                         r  debounce_down/shift_register_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y54         FDRE (Prop_fdre_C_Q)         0.141     1.612 r  debounce_down/shift_register_reg[2]/Q
                         net (fo=3, routed)           0.133     1.745    debounce_down/shift_register_reg_n_0_[2]
    SLICE_X35Y54         LUT5 (Prop_lut5_I4_O)        0.045     1.790 r  debounce_down/shift_register[2]_i_1/O
                         net (fo=1, routed)           0.000     1.790    debounce_down/shift_register[2]_i_1_n_0
    SLICE_X35Y54         FDRE                                         r  debounce_down/shift_register_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clock_125M (IN)
                         net (fo=0)                   0.000     0.000    clock_125M
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clock_125M_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clock_125M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clock_125M_IBUF_BUFG_inst/O
                         net (fo=100, routed)         0.829     1.988    debounce_down/CLK
    SLICE_X35Y54         FDRE                                         r  debounce_down/shift_register_reg[2]/C
                         clock pessimism             -0.517     1.471    
    SLICE_X35Y54         FDRE (Hold_fdre_C_D)         0.092     1.563    debounce_down/shift_register_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.563    
                         arrival time                           1.790    
  -------------------------------------------------------------------
                         slack                                  0.227    

Slack (MET) :             0.229ns  (arrival time - required time)
  Source:                 debounce_down/shift_register_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            debounce_down/shift_register_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.320ns  (logic 0.186ns (58.063%)  route 0.134ns (41.937%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns
    Source Clock Delay      (SCD):    1.471ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clock_125M (IN)
                         net (fo=0)                   0.000     0.000    clock_125M
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clock_125M_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    clock_125M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clock_125M_IBUF_BUFG_inst/O
                         net (fo=100, routed)         0.559     1.471    debounce_down/CLK
    SLICE_X35Y54         FDRE                                         r  debounce_down/shift_register_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y54         FDRE (Prop_fdre_C_Q)         0.141     1.612 r  debounce_down/shift_register_reg[2]/Q
                         net (fo=3, routed)           0.134     1.746    debounce_down/shift_register_reg_n_0_[2]
    SLICE_X35Y54         LUT5 (Prop_lut5_I0_O)        0.045     1.791 r  debounce_down/shift_register[1]_i_1/O
                         net (fo=1, routed)           0.000     1.791    debounce_down/shift_register[1]_i_1_n_0
    SLICE_X35Y54         FDRE                                         r  debounce_down/shift_register_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clock_125M (IN)
                         net (fo=0)                   0.000     0.000    clock_125M
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clock_125M_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clock_125M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clock_125M_IBUF_BUFG_inst/O
                         net (fo=100, routed)         0.829     1.988    debounce_down/CLK
    SLICE_X35Y54         FDRE                                         r  debounce_down/shift_register_reg[1]/C
                         clock pessimism             -0.517     1.471    
    SLICE_X35Y54         FDRE (Hold_fdre_C_D)         0.091     1.562    debounce_down/shift_register_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.562    
                         arrival time                           1.791    
  -------------------------------------------------------------------
                         slack                                  0.229    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 running_leds0/prescaler_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            running_leds0/prescaler_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.016ns
    Source Clock Delay      (SCD):    1.499ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clock_125M (IN)
                         net (fo=0)                   0.000     0.000    clock_125M
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clock_125M_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    clock_125M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clock_125M_IBUF_BUFG_inst/O
                         net (fo=100, routed)         0.587     1.499    running_leds0/CLK
    SLICE_X37Y50         FDRE                                         r  running_leds0/prescaler_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y50         FDRE (Prop_fdre_C_Q)         0.141     1.640 r  running_leds0/prescaler_reg[3]/Q
                         net (fo=1, routed)           0.108     1.748    running_leds0/prescaler_reg_n_0_[3]
    SLICE_X37Y50         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.856 r  running_leds0/prescaler_reg[0]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.856    running_leds0/prescaler_reg[0]_i_1_n_4
    SLICE_X37Y50         FDRE                                         r  running_leds0/prescaler_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clock_125M (IN)
                         net (fo=0)                   0.000     0.000    clock_125M
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clock_125M_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clock_125M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clock_125M_IBUF_BUFG_inst/O
                         net (fo=100, routed)         0.857     2.016    running_leds0/CLK
    SLICE_X37Y50         FDRE                                         r  running_leds0/prescaler_reg[3]/C
                         clock pessimism             -0.517     1.499    
    SLICE_X37Y50         FDRE (Hold_fdre_C_D)         0.105     1.604    running_leds0/prescaler_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.604    
                         arrival time                           1.856    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 running_leds0/prescaler_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            running_leds0/prescaler_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.016ns
    Source Clock Delay      (SCD):    1.499ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clock_125M (IN)
                         net (fo=0)                   0.000     0.000    clock_125M
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clock_125M_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    clock_125M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clock_125M_IBUF_BUFG_inst/O
                         net (fo=100, routed)         0.587     1.499    running_leds0/CLK
    SLICE_X37Y51         FDRE                                         r  running_leds0/prescaler_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y51         FDRE (Prop_fdre_C_Q)         0.141     1.640 r  running_leds0/prescaler_reg[7]/Q
                         net (fo=1, routed)           0.108     1.748    running_leds0/prescaler_reg_n_0_[7]
    SLICE_X37Y51         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.856 r  running_leds0/prescaler_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.856    running_leds0/prescaler_reg[4]_i_1_n_4
    SLICE_X37Y51         FDRE                                         r  running_leds0/prescaler_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clock_125M (IN)
                         net (fo=0)                   0.000     0.000    clock_125M
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clock_125M_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clock_125M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clock_125M_IBUF_BUFG_inst/O
                         net (fo=100, routed)         0.857     2.016    running_leds0/CLK
    SLICE_X37Y51         FDRE                                         r  running_leds0/prescaler_reg[7]/C
                         clock pessimism             -0.517     1.499    
    SLICE_X37Y51         FDRE (Hold_fdre_C_D)         0.105     1.604    running_leds0/prescaler_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.604    
                         arrival time                           1.856    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 running_leds0/prescaler_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            running_leds0/prescaler_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.256ns (70.880%)  route 0.105ns (29.120%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.016ns
    Source Clock Delay      (SCD):    1.499ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clock_125M (IN)
                         net (fo=0)                   0.000     0.000    clock_125M
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clock_125M_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    clock_125M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clock_125M_IBUF_BUFG_inst/O
                         net (fo=100, routed)         0.587     1.499    running_leds0/CLK
    SLICE_X37Y51         FDRE                                         r  running_leds0/prescaler_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y51         FDRE (Prop_fdre_C_Q)         0.141     1.640 r  running_leds0/prescaler_reg[4]/Q
                         net (fo=1, routed)           0.105     1.745    running_leds0/prescaler_reg_n_0_[4]
    SLICE_X37Y51         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.860 r  running_leds0/prescaler_reg[4]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.860    running_leds0/prescaler_reg[4]_i_1_n_7
    SLICE_X37Y51         FDRE                                         r  running_leds0/prescaler_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clock_125M (IN)
                         net (fo=0)                   0.000     0.000    clock_125M
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clock_125M_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clock_125M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clock_125M_IBUF_BUFG_inst/O
                         net (fo=100, routed)         0.857     2.016    running_leds0/CLK
    SLICE_X37Y51         FDRE                                         r  running_leds0/prescaler_reg[4]/C
                         clock pessimism             -0.517     1.499    
    SLICE_X37Y51         FDRE (Hold_fdre_C_D)         0.105     1.604    running_leds0/prescaler_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.604    
                         arrival time                           1.860    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 running_leds0/prescaler_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            running_leds0/prescaler_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.256ns (70.880%)  route 0.105ns (29.120%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.016ns
    Source Clock Delay      (SCD):    1.499ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clock_125M (IN)
                         net (fo=0)                   0.000     0.000    clock_125M
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clock_125M_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    clock_125M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clock_125M_IBUF_BUFG_inst/O
                         net (fo=100, routed)         0.587     1.499    running_leds0/CLK
    SLICE_X37Y52         FDRE                                         r  running_leds0/prescaler_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y52         FDRE (Prop_fdre_C_Q)         0.141     1.640 r  running_leds0/prescaler_reg[8]/Q
                         net (fo=1, routed)           0.105     1.745    running_leds0/prescaler_reg_n_0_[8]
    SLICE_X37Y52         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.860 r  running_leds0/prescaler_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.860    running_leds0/prescaler_reg[8]_i_1_n_7
    SLICE_X37Y52         FDRE                                         r  running_leds0/prescaler_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clock_125M (IN)
                         net (fo=0)                   0.000     0.000    clock_125M
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clock_125M_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clock_125M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clock_125M_IBUF_BUFG_inst/O
                         net (fo=100, routed)         0.857     2.016    running_leds0/CLK
    SLICE_X37Y52         FDRE                                         r  running_leds0/prescaler_reg[8]/C
                         clock pessimism             -0.517     1.499    
    SLICE_X37Y52         FDRE (Hold_fdre_C_D)         0.105     1.604    running_leds0/prescaler_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.604    
                         arrival time                           1.860    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 running_leds0/prescaler_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            running_leds0/prescaler_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.252ns (69.733%)  route 0.109ns (30.267%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.016ns
    Source Clock Delay      (SCD):    1.499ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clock_125M (IN)
                         net (fo=0)                   0.000     0.000    clock_125M
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clock_125M_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    clock_125M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clock_125M_IBUF_BUFG_inst/O
                         net (fo=100, routed)         0.587     1.499    running_leds0/CLK
    SLICE_X37Y50         FDRE                                         r  running_leds0/prescaler_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y50         FDRE (Prop_fdre_C_Q)         0.141     1.640 r  running_leds0/prescaler_reg[2]/Q
                         net (fo=1, routed)           0.109     1.749    running_leds0/prescaler_reg_n_0_[2]
    SLICE_X37Y50         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.860 r  running_leds0/prescaler_reg[0]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.860    running_leds0/prescaler_reg[0]_i_1_n_5
    SLICE_X37Y50         FDRE                                         r  running_leds0/prescaler_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clock_125M (IN)
                         net (fo=0)                   0.000     0.000    clock_125M
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clock_125M_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clock_125M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clock_125M_IBUF_BUFG_inst/O
                         net (fo=100, routed)         0.857     2.016    running_leds0/CLK
    SLICE_X37Y50         FDRE                                         r  running_leds0/prescaler_reg[2]/C
                         clock pessimism             -0.517     1.499    
    SLICE_X37Y50         FDRE (Hold_fdre_C_D)         0.105     1.604    running_leds0/prescaler_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.604    
                         arrival time                           1.860    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 running_leds0/prescaler_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            running_leds0/prescaler_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.252ns (69.733%)  route 0.109ns (30.267%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.016ns
    Source Clock Delay      (SCD):    1.499ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clock_125M (IN)
                         net (fo=0)                   0.000     0.000    clock_125M
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clock_125M_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    clock_125M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clock_125M_IBUF_BUFG_inst/O
                         net (fo=100, routed)         0.587     1.499    running_leds0/CLK
    SLICE_X37Y51         FDRE                                         r  running_leds0/prescaler_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y51         FDRE (Prop_fdre_C_Q)         0.141     1.640 r  running_leds0/prescaler_reg[6]/Q
                         net (fo=1, routed)           0.109     1.749    running_leds0/prescaler_reg_n_0_[6]
    SLICE_X37Y51         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.860 r  running_leds0/prescaler_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.860    running_leds0/prescaler_reg[4]_i_1_n_5
    SLICE_X37Y51         FDRE                                         r  running_leds0/prescaler_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clock_125M (IN)
                         net (fo=0)                   0.000     0.000    clock_125M
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clock_125M_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clock_125M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clock_125M_IBUF_BUFG_inst/O
                         net (fo=100, routed)         0.857     2.016    running_leds0/CLK
    SLICE_X37Y51         FDRE                                         r  running_leds0/prescaler_reg[6]/C
                         clock pessimism             -0.517     1.499    
    SLICE_X37Y51         FDRE (Hold_fdre_C_D)         0.105     1.604    running_leds0/prescaler_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.604    
                         arrival time                           1.860    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.259ns  (arrival time - required time)
  Source:                 debounce_up/shift_register_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            debounce_up/shift_register_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.351ns  (logic 0.186ns (52.940%)  route 0.165ns (47.060%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.017ns
    Source Clock Delay      (SCD):    1.500ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clock_125M (IN)
                         net (fo=0)                   0.000     0.000    clock_125M
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clock_125M_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    clock_125M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clock_125M_IBUF_BUFG_inst/O
                         net (fo=100, routed)         0.588     1.500    debounce_up/CLK
    SLICE_X41Y53         FDRE                                         r  debounce_up/shift_register_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y53         FDRE (Prop_fdre_C_Q)         0.141     1.641 r  debounce_up/shift_register_reg[2]/Q
                         net (fo=3, routed)           0.165     1.806    debounce_up/shift_register[2]
    SLICE_X41Y53         LUT5 (Prop_lut5_I4_O)        0.045     1.851 r  debounce_up/shift_register[2]_i_1/O
                         net (fo=1, routed)           0.000     1.851    debounce_up/shift_register[2]_i_1_n_0
    SLICE_X41Y53         FDRE                                         r  debounce_up/shift_register_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clock_125M (IN)
                         net (fo=0)                   0.000     0.000    clock_125M
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clock_125M_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clock_125M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clock_125M_IBUF_BUFG_inst/O
                         net (fo=100, routed)         0.858     2.017    debounce_up/CLK
    SLICE_X41Y53         FDRE                                         r  debounce_up/shift_register_reg[2]/C
                         clock pessimism             -0.517     1.500    
    SLICE_X41Y53         FDRE (Hold_fdre_C_D)         0.092     1.592    debounce_up/shift_register_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.592    
                         arrival time                           1.851    
  -------------------------------------------------------------------
                         slack                                  0.259    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { clock_125M }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         8.000       5.845      BUFGCTRL_X0Y16  clock_125M_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X36Y52    debounce_down/prescaler_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X36Y54    debounce_down/prescaler_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X36Y54    debounce_down/prescaler_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X36Y55    debounce_down/prescaler_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X36Y55    debounce_down/prescaler_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X36Y55    debounce_down/prescaler_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X36Y55    debounce_down/prescaler_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X36Y56    debounce_down/prescaler_reg[16]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X36Y56    debounce_down/prescaler_reg[17]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X41Y53    debounce_up/shift_register_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X41Y53    debounce_up/shift_register_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X41Y53    debounce_up/shift_register_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X40Y53    debounce_up/shift_register_reg[3]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X36Y52    debounce_down/prescaler_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X36Y54    debounce_down/prescaler_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X36Y54    debounce_down/prescaler_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X36Y55    debounce_down/prescaler_reg[12]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X36Y55    debounce_down/prescaler_reg[13]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X36Y55    debounce_down/prescaler_reg[14]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X36Y52    debounce_down/prescaler_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X36Y54    debounce_down/prescaler_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X36Y54    debounce_down/prescaler_reg[11]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X36Y55    debounce_down/prescaler_reg[12]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X36Y55    debounce_down/prescaler_reg[13]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X36Y55    debounce_down/prescaler_reg[14]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X36Y55    debounce_down/prescaler_reg[15]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X36Y56    debounce_down/prescaler_reg[16]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X36Y56    debounce_down/prescaler_reg[17]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X36Y56    debounce_down/prescaler_reg[18]/C



