// memory data file (do not edit the following line - required for mem load use)
// instance=/processor/fetch_stage/instruction_memory
// format=mti addressradix=d dataradix=b version=1.0 wordsperline=1
   0: 0000000000010000
   1: 0000000000000000
   2: 0000000100000000
   16: 0000100000000000
   17: 0000000000000000
   18: 0001000000000000
   19: 0001100000100000
   20: 0010000000100000
   21: 0011100000100000
   22: 0011100001000000
   23: 0001100001000000
   24: 0010000000100000
   25: 0010100001000000
   26: 0011000000100000
   27: 0011000001000000
