{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1658476990330 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition " "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1658476990335 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Jul 22 10:03:10 2022 " "Processing started: Fri Jul 22 10:03:10 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1658476990335 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1658476990335 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off PROC-ECE_ASYNC -c PROC-ECE_ASYNC " "Command: quartus_map --read_settings_files=on --write_settings_files=off PROC-ECE_ASYNC -c PROC-ECE_ASYNC" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1658476990335 ""}
{ "Info" "IQCU_PARALLEL_SHOW_MANUAL_NUM_PROCS" "4 " "Parallel compilation is enabled and will use up to 4 processors" {  } {  } 0 20032 "Parallel compilation is enabled and will use up to %1!i! processors" 0 0 "Analysis & Synthesis" 0 -1 1658476990979 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl_files/minicache.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vhdl_files/minicache.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 miniCache-archi " "Found design unit 1: miniCache-archi" {  } { { "vhdl_files/miniCache.vhd" "" { Text "C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/vhdl_files/miniCache.vhd" 44 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1658476999707 ""} { "Info" "ISGN_ENTITY_NAME" "1 miniCache " "Found entity 1: miniCache" {  } { { "vhdl_files/miniCache.vhd" "" { Text "C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/vhdl_files/miniCache.vhd" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1658476999707 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1658476999707 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl_files/sdram_package.vhd 1 0 " "Found 1 design units, including 0 entities, in source file vhdl_files/sdram_package.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SDRAM_package " "Found design unit 1: SDRAM_package" {  } { { "vhdl_files/SDRAM_package.vhd" "" { Text "C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/vhdl_files/SDRAM_package.vhd" 5 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1658476999709 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1658476999709 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl_files/sdram_controller.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vhdl_files/sdram_controller.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SDRAM_controller-vhdl " "Found design unit 1: SDRAM_controller-vhdl" {  } { { "vhdl_files/SDRAM_controller.vhd" "" { Text "C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/vhdl_files/SDRAM_controller.vhd" 32 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1658476999709 ""} { "Info" "ISGN_ENTITY_NAME" "1 SDRAM_controller " "Found entity 1: SDRAM_controller" {  } { { "vhdl_files/SDRAM_controller.vhd" "" { Text "C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/vhdl_files/SDRAM_controller.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1658476999709 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1658476999709 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl_files/sdram_32b.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vhdl_files/sdram_32b.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SDRAM_32b-vhdl " "Found design unit 1: SDRAM_32b-vhdl" {  } { { "vhdl_files/SDRAM_32b.vhd" "" { Text "C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/vhdl_files/SDRAM_32b.vhd" 40 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1658476999709 ""} { "Info" "ISGN_ENTITY_NAME" "1 SDRAM_32b " "Found entity 1: SDRAM_32b" {  } { { "vhdl_files/SDRAM_32b.vhd" "" { Text "C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/vhdl_files/SDRAM_32b.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1658476999709 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1658476999709 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl_files/segmentdecoder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vhdl_files/segmentdecoder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SegmentDecoder-vhdl " "Found design unit 1: SegmentDecoder-vhdl" {  } { { "vhdl_files/SegmentDecoder.vhd" "" { Text "C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/vhdl_files/SegmentDecoder.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1658476999709 ""} { "Info" "ISGN_ENTITY_NAME" "1 SegmentDecoder " "Found entity 1: SegmentDecoder" {  } { { "vhdl_files/SegmentDecoder.vhd" "" { Text "C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/vhdl_files/SegmentDecoder.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1658476999709 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1658476999709 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl_files/testbench.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vhdl_files/testbench.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 TestBenchTop-VHDL " "Found design unit 1: TestBenchTop-VHDL" {  } { { "vhdl_files/TestBench.vhd" "" { Text "C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/vhdl_files/TestBench.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1658476999726 ""} { "Info" "ISGN_ENTITY_NAME" "1 TestBenchTop " "Found entity 1: TestBenchTop" {  } { { "vhdl_files/TestBench.vhd" "" { Text "C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/vhdl_files/TestBench.vhd" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1658476999726 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1658476999726 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "custom_lib/simul_var_pkg.vhd 1 0 " "Found 1 design units, including 0 entities, in source file custom_lib/simul_var_pkg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 simulPkg " "Found design unit 1: simulPkg" {  } { { "custom_lib/simul_var_pkg.vhd" "" { Text "C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/custom_lib/simul_var_pkg.vhd" 5 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1658476999728 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1658476999728 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl_files/top.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vhdl_files/top.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Top-archi " "Found design unit 1: Top-archi" {  } { { "vhdl_files/Top.vhd" "" { Text "C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/vhdl_files/Top.vhd" 38 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1658476999728 ""} { "Info" "ISGN_ENTITY_NAME" "1 Top " "Found entity 1: Top" {  } { { "vhdl_files/Top.vhd" "" { Text "C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/vhdl_files/Top.vhd" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1658476999728 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1658476999728 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl_files/registerfile.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vhdl_files/registerfile.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RegisterFile-archi " "Found design unit 1: RegisterFile-archi" {  } { { "vhdl_files/RegisterFile.vhd" "" { Text "C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/vhdl_files/RegisterFile.vhd" 29 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1658476999728 ""} { "Info" "ISGN_ENTITY_NAME" "1 RegisterFile " "Found entity 1: RegisterFile" {  } { { "vhdl_files/RegisterFile.vhd" "" { Text "C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/vhdl_files/RegisterFile.vhd" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1658476999728 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1658476999728 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl_files/programcounter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vhdl_files/programcounter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ProgramCounter-archi " "Found design unit 1: ProgramCounter-archi" {  } { { "vhdl_files/ProgramCounter.vhd" "" { Text "C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/vhdl_files/ProgramCounter.vhd" 39 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1658476999728 ""} { "Info" "ISGN_ENTITY_NAME" "1 ProgramCounter " "Found entity 1: ProgramCounter" {  } { { "vhdl_files/ProgramCounter.vhd" "" { Text "C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/vhdl_files/ProgramCounter.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1658476999728 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1658476999728 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl_files/processor.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vhdl_files/processor.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Processor-archi " "Found design unit 1: Processor-archi" {  } { { "vhdl_files/Processor.vhd" "" { Text "C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/vhdl_files/Processor.vhd" 30 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1658476999745 ""} { "Info" "ISGN_ENTITY_NAME" "1 Processor " "Found entity 1: Processor" {  } { { "vhdl_files/Processor.vhd" "" { Text "C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/vhdl_files/Processor.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1658476999745 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1658476999745 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl_files/instructionmemory.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vhdl_files/instructionmemory.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 InstructionMemory-archi " "Found design unit 1: InstructionMemory-archi" {  } { { "vhdl_files/InstructionMemory.vhd" "" { Text "C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/vhdl_files/InstructionMemory.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1658476999747 ""} { "Info" "ISGN_ENTITY_NAME" "1 InstructionMemory " "Found entity 1: InstructionMemory" {  } { { "vhdl_files/InstructionMemory.vhd" "" { Text "C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/vhdl_files/InstructionMemory.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1658476999747 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1658476999747 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl_files/instructiondecoder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vhdl_files/instructiondecoder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 InstructionDecoder-archi " "Found design unit 1: InstructionDecoder-archi" {  } { { "vhdl_files/InstructionDecoder.vhd" "" { Text "C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/vhdl_files/InstructionDecoder.vhd" 48 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1658476999747 ""} { "Info" "ISGN_ENTITY_NAME" "1 InstructionDecoder " "Found entity 1: InstructionDecoder" {  } { { "vhdl_files/InstructionDecoder.vhd" "" { Text "C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/vhdl_files/InstructionDecoder.vhd" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1658476999747 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1658476999747 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl_files/displays.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vhdl_files/displays.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Displays-archi " "Found design unit 1: Displays-archi" {  } { { "vhdl_files/Displays.vhd" "" { Text "C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/vhdl_files/Displays.vhd" 28 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1658476999747 ""} { "Info" "ISGN_ENTITY_NAME" "1 Displays " "Found entity 1: Displays" {  } { { "vhdl_files/Displays.vhd" "" { Text "C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/vhdl_files/Displays.vhd" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1658476999747 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1658476999747 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl_files/datamemory.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vhdl_files/datamemory.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DataMemory-archi " "Found design unit 1: DataMemory-archi" {  } { { "vhdl_files/DataMemory.vhd" "" { Text "C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/vhdl_files/DataMemory.vhd" 26 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1658476999747 ""} { "Info" "ISGN_ENTITY_NAME" "1 DataMemory " "Found entity 1: DataMemory" {  } { { "vhdl_files/DataMemory.vhd" "" { Text "C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/vhdl_files/DataMemory.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1658476999747 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1658476999747 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl_files/counter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vhdl_files/counter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Counter-archi " "Found design unit 1: Counter-archi" {  } { { "vhdl_files/Counter.vhd" "" { Text "C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/vhdl_files/Counter.vhd" 24 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1658476999747 ""} { "Info" "ISGN_ENTITY_NAME" "1 Counter " "Found entity 1: Counter" {  } { { "vhdl_files/Counter.vhd" "" { Text "C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/vhdl_files/Counter.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1658476999747 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1658476999747 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl_files/alu.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vhdl_files/alu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Alu-archi " "Found design unit 1: Alu-archi" {  } { { "vhdl_files/Alu.vhd" "" { Text "C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/vhdl_files/Alu.vhd" 29 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1658476999765 ""} { "Info" "ISGN_ENTITY_NAME" "1 Alu " "Found entity 1: Alu" {  } { { "vhdl_files/Alu.vhd" "" { Text "C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/vhdl_files/Alu.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1658476999765 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1658476999765 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qip_files/im/im.vhd 2 1 " "Found 2 design units, including 1 entities, in source file qip_files/im/im.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 im-SYN " "Found design unit 1: im-SYN" {  } { { "qip_files/IM/IM.vhd" "" { Text "C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/qip_files/IM/IM.vhd" 53 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1658476999766 ""} { "Info" "ISGN_ENTITY_NAME" "1 IM " "Found entity 1: IM" {  } { { "qip_files/IM/IM.vhd" "" { Text "C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/qip_files/IM/IM.vhd" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1658476999766 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1658476999766 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qip_files/pll/pll.vhd 2 1 " "Found 2 design units, including 1 entities, in source file qip_files/pll/pll.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 pll-SYN " "Found design unit 1: pll-SYN" {  } { { "qip_files/PLL/PLL.vhd" "" { Text "C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/qip_files/PLL/PLL.vhd" 55 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1658476999766 ""} { "Info" "ISGN_ENTITY_NAME" "1 PLL " "Found entity 1: PLL" {  } { { "qip_files/PLL/PLL.vhd" "" { Text "C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/qip_files/PLL/PLL.vhd" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1658476999766 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1658476999766 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ram_2port.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ram_2port.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ram_2port-SYN " "Found design unit 1: ram_2port-SYN" {  } { { "RAM_2PORT.vhd" "" { Text "C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/RAM_2PORT.vhd" 59 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1658476999766 ""} { "Info" "ISGN_ENTITY_NAME" "1 RAM_2PORT " "Found entity 1: RAM_2PORT" {  } { { "RAM_2PORT.vhd" "" { Text "C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/RAM_2PORT.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1658476999766 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1658476999766 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clock1m.vhd 2 1 " "Found 2 design units, including 1 entities, in source file clock1m.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 clock1m-SYN " "Found design unit 1: clock1m-SYN" {  } { { "clock1M.vhd" "" { Text "C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/clock1M.vhd" 53 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1658476999766 ""} { "Info" "ISGN_ENTITY_NAME" "1 clock1M " "Found entity 1: clock1M" {  } { { "clock1M.vhd" "" { Text "C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/clock1M.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1658476999766 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1658476999766 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vhdl_files/debuger.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vhdl_files/debuger.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 debuger-archi " "Found design unit 1: debuger-archi" {  } { { "vhdl_files/DEBUGER.vhd" "" { Text "C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/vhdl_files/DEBUGER.vhd" 28 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1658476999785 ""} { "Info" "ISGN_ENTITY_NAME" "1 debuger " "Found entity 1: debuger" {  } { { "vhdl_files/DEBUGER.vhd" "" { Text "C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/vhdl_files/DEBUGER.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1658476999785 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1658476999785 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Top " "Elaborating entity \"Top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1658477001454 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "PLLlock Top.vhd(214) " "Verilog HDL or VHDL warning at Top.vhd(214): object \"PLLlock\" assigned a value but never read" {  } { { "vhdl_files/Top.vhd" "" { Text "C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/vhdl_files/Top.vhd" 214 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1658477001455 "|Top"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "debugLed Top.vhd(218) " "Verilog HDL or VHDL warning at Top.vhd(218): object \"debugLed\" assigned a value but never read" {  } { { "vhdl_files/Top.vhd" "" { Text "C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/vhdl_files/Top.vhd" 218 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1658477001455 "|Top"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "debuger debuger:debug " "Elaborating entity \"debuger\" for hierarchy \"debuger:debug\"" {  } { { "vhdl_files/Top.vhd" "debug" { Text "C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/vhdl_files/Top.vhd" 303 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1658477001455 ""}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "TOPleds DEBUGER.vhd(23) " "VHDL Signal Declaration warning at DEBUGER.vhd(23): used explicit default value for signal \"TOPleds\" because signal was never assigned a value" {  } { { "vhdl_files/DEBUGER.vhd" "" { Text "C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/vhdl_files/DEBUGER.vhd" 23 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1658477001455 "|Top|debuger:debug"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SegmentDecoder debuger:debug\|SegmentDecoder:decoder1 " "Elaborating entity \"SegmentDecoder\" for hierarchy \"debuger:debug\|SegmentDecoder:decoder1\"" {  } { { "vhdl_files/DEBUGER.vhd" "decoder1" { Text "C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/vhdl_files/DEBUGER.vhd" 72 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1658477001462 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Processor Processor:instPROC " "Elaborating entity \"Processor\" for hierarchy \"Processor:instPROC\"" {  } { { "vhdl_files/Top.vhd" "instPROC" { Text "C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/vhdl_files/Top.vhd" 318 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1658477001466 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "SIGopcode Processor.vhd(137) " "Verilog HDL or VHDL warning at Processor.vhd(137): object \"SIGopcode\" assigned a value but never read" {  } { { "vhdl_files/Processor.vhd" "" { Text "C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/vhdl_files/Processor.vhd" 137 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1658477001466 "|Top|Processor:instPROC"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ProgramCounter Processor:instPROC\|ProgramCounter:instPC " "Elaborating entity \"ProgramCounter\" for hierarchy \"Processor:instPROC\|ProgramCounter:instPC\"" {  } { { "vhdl_files/Processor.vhd" "instPC" { Text "C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/vhdl_files/Processor.vhd" 297 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1658477001466 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "InstructionDecoder Processor:instPROC\|InstructionDecoder:instID " "Elaborating entity \"InstructionDecoder\" for hierarchy \"Processor:instPROC\|InstructionDecoder:instID\"" {  } { { "vhdl_files/Processor.vhd" "instID" { Text "C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/vhdl_files/Processor.vhd" 320 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1658477001475 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "currentState InstructionDecoder.vhd(52) " "VHDL Signal Declaration warning at InstructionDecoder.vhd(52): used implicit default value for signal \"currentState\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "vhdl_files/InstructionDecoder.vhd" "" { Text "C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/vhdl_files/InstructionDecoder.vhd" 52 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1658477001477 "|Top|Processor:instPROC|InstructionDecoder:instID"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "nextState InstructionDecoder.vhd(52) " "Verilog HDL or VHDL warning at InstructionDecoder.vhd(52): object \"nextState\" assigned a value but never read" {  } { { "vhdl_files/InstructionDecoder.vhd" "" { Text "C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/vhdl_files/InstructionDecoder.vhd" 52 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1658477001477 "|Top|Processor:instPROC|InstructionDecoder:instID"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "currentState InstructionDecoder.vhd(101) " "VHDL Process Statement warning at InstructionDecoder.vhd(101): signal \"currentState\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "vhdl_files/InstructionDecoder.vhd" "" { Text "C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/vhdl_files/InstructionDecoder.vhd" 101 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1658477001477 "|Top|Processor:instPROC|InstructionDecoder:instID"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RegisterFile Processor:instPROC\|RegisterFile:instRF " "Elaborating entity \"RegisterFile\" for hierarchy \"Processor:instPROC\|RegisterFile:instRF\"" {  } { { "vhdl_files/Processor.vhd" "instRF" { Text "C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/vhdl_files/Processor.vhd" 349 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1658477001487 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Alu Processor:instPROC\|Alu:instALU " "Elaborating entity \"Alu\" for hierarchy \"Processor:instPROC\|Alu:instALU\"" {  } { { "vhdl_files/Processor.vhd" "instALU" { Text "C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/vhdl_files/Processor.vhd" 362 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1658477001492 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Counter Counter:instCPT " "Elaborating entity \"Counter\" for hierarchy \"Counter:instCPT\"" {  } { { "vhdl_files/Top.vhd" "instCPT" { Text "C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/vhdl_files/Top.vhd" 334 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1658477001492 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Displays Displays:instDISP " "Elaborating entity \"Displays\" for hierarchy \"Displays:instDISP\"" {  } { { "vhdl_files/Top.vhd" "instDISP" { Text "C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/vhdl_files/Top.vhd" 344 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1658477001509 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clock1M clock1M:instPLL " "Elaborating entity \"clock1M\" for hierarchy \"clock1M:instPLL\"" {  } { { "vhdl_files/Top.vhd" "instPLL" { Text "C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/vhdl_files/Top.vhd" 358 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1658477001517 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll clock1M:instPLL\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"clock1M:instPLL\|altpll:altpll_component\"" {  } { { "clock1M.vhd" "altpll_component" { Text "C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/clock1M.vhd" 140 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1658477001559 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "clock1M:instPLL\|altpll:altpll_component " "Elaborated megafunction instantiation \"clock1M:instPLL\|altpll:altpll_component\"" {  } { { "clock1M.vhd" "" { Text "C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/clock1M.vhd" 140 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1658477001559 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "clock1M:instPLL\|altpll:altpll_component " "Instantiated megafunction \"clock1M:instPLL\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "bandwidth_type AUTO " "Parameter \"bandwidth_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1658477001564 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 50 " "Parameter \"clk0_divide_by\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1658477001564 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1658477001564 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 1 " "Parameter \"clk0_multiply_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1658477001564 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1658477001564 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1658477001564 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 20000 " "Parameter \"inclk0_input_frequency\" = \"20000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1658477001564 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family MAX 10 " "Parameter \"intended_device_family\" = \"MAX 10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1658477001564 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint CBX_MODULE_PREFIX=clock1M " "Parameter \"lpm_hint\" = \"CBX_MODULE_PREFIX=clock1M\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1658477001564 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1658477001564 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1658477001564 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type AUTO " "Parameter \"pll_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1658477001564 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1658477001564 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_USED " "Parameter \"port_areset\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1658477001564 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1658477001564 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1658477001564 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1658477001564 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1658477001564 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1658477001564 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1658477001564 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1658477001564 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1658477001564 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_USED " "Parameter \"port_locked\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1658477001564 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1658477001564 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1658477001564 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1658477001564 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1658477001564 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1658477001564 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1658477001564 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1658477001564 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1658477001564 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1658477001564 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1658477001564 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1658477001564 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1658477001564 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1658477001564 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1658477001564 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1658477001564 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_UNUSED " "Parameter \"port_clk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1658477001564 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_UNUSED " "Parameter \"port_clk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1658477001564 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1658477001564 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1658477001564 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1658477001564 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1658477001564 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1658477001564 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1658477001564 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1658477001564 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1658477001564 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1658477001564 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1658477001564 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1658477001564 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1658477001564 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1658477001564 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "self_reset_on_loss_lock OFF " "Parameter \"self_reset_on_loss_lock\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1658477001564 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_clock 5 " "Parameter \"width_clock\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1658477001564 ""}  } { { "clock1M.vhd" "" { Text "C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/clock1M.vhd" 140 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1658477001564 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/clock1m_altpll.v 1 1 " "Found 1 design units, including 1 entities, in source file db/clock1m_altpll.v" { { "Info" "ISGN_ENTITY_NAME" "1 clock1M_altpll " "Found entity 1: clock1M_altpll" {  } { { "db/clock1m_altpll.v" "" { Text "C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/db/clock1m_altpll.v" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1658477001618 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1658477001618 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clock1M_altpll clock1M:instPLL\|altpll:altpll_component\|clock1M_altpll:auto_generated " "Elaborating entity \"clock1M_altpll\" for hierarchy \"clock1M:instPLL\|altpll:altpll_component\|clock1M_altpll:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altpll.tdf" 897 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1658477001618 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SDRAM_32b SDRAM_32b:SDRAMconverter " "Elaborating entity \"SDRAM_32b\" for hierarchy \"SDRAM_32b:SDRAMconverter\"" {  } { { "vhdl_files/Top.vhd" "SDRAMconverter" { Text "C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/vhdl_files/Top.vhd" 366 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1658477001618 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SDRAM_controller SDRAM_controller:SDRAMcontroller " "Elaborating entity \"SDRAM_controller\" for hierarchy \"SDRAM_controller:SDRAMcontroller\"" {  } { { "vhdl_files/Top.vhd" "SDRAMcontroller" { Text "C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/vhdl_files/Top.vhd" 394 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1658477001660 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "PKG_simulON SDRAM_controller.vhd(170) " "VHDL Process Statement warning at SDRAM_controller.vhd(170): signal \"PKG_simulON\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "vhdl_files/SDRAM_controller.vhd" "" { Text "C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/vhdl_files/SDRAM_controller.vhd" 170 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1658477001666 "|Top|SDRAM_controller:SDRAMcontroller"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "miniCache miniCache:minicacheInst " "Elaborating entity \"miniCache\" for hierarchy \"miniCache:minicacheInst\"" {  } { { "vhdl_files/Top.vhd" "minicacheInst" { Text "C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/vhdl_files/Top.vhd" 418 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1658477001668 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "SIGdata miniCache.vhd(65) " "Verilog HDL or VHDL warning at miniCache.vhd(65): object \"SIGdata\" assigned a value but never read" {  } { { "vhdl_files/miniCache.vhd" "" { Text "C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/vhdl_files/miniCache.vhd" 65 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1658477001670 "|Top|miniCache:minicacheInst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "RegHold miniCache.vhd(77) " "Verilog HDL or VHDL warning at miniCache.vhd(77): object \"RegHold\" assigned a value but never read" {  } { { "vhdl_files/miniCache.vhd" "" { Text "C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/vhdl_files/miniCache.vhd" 77 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1658477001670 "|Top|miniCache:minicacheInst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RAM_2PORT miniCache:minicacheInst\|RAM_2PORT:Memory " "Elaborating entity \"RAM_2PORT\" for hierarchy \"miniCache:minicacheInst\|RAM_2PORT:Memory\"" {  } { { "vhdl_files/miniCache.vhd" "Memory" { Text "C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/vhdl_files/miniCache.vhd" 284 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1658477001672 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram miniCache:minicacheInst\|RAM_2PORT:Memory\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"miniCache:minicacheInst\|RAM_2PORT:Memory\|altsyncram:altsyncram_component\"" {  } { { "RAM_2PORT.vhd" "altsyncram_component" { Text "C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/RAM_2PORT.vhd" 76 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1658477001728 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "miniCache:minicacheInst\|RAM_2PORT:Memory\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"miniCache:minicacheInst\|RAM_2PORT:Memory\|altsyncram:altsyncram_component\"" {  } { { "RAM_2PORT.vhd" "" { Text "C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/RAM_2PORT.vhd" 76 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1658477001755 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "miniCache:minicacheInst\|RAM_2PORT:Memory\|altsyncram:altsyncram_component " "Instantiated megafunction \"miniCache:minicacheInst\|RAM_2PORT:Memory\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a UNUSED " "Parameter \"address_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1658477001755 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_b NONE " "Parameter \"address_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1658477001755 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1658477001755 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1658477001755 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_aclr_a UNUSED " "Parameter \"byteena_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1658477001755 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_aclr_b NONE " "Parameter \"byteena_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1658477001755 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_reg_b CLOCK1 " "Parameter \"byteena_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1658477001755 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_core_a USE_INPUT_CLKEN " "Parameter \"clock_enable_core_a\" = \"USE_INPUT_CLKEN\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1658477001755 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_core_b USE_INPUT_CLKEN " "Parameter \"clock_enable_core_b\" = \"USE_INPUT_CLKEN\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1658477001755 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a NORMAL " "Parameter \"clock_enable_input_a\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1658477001755 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b NORMAL " "Parameter \"clock_enable_input_b\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1658477001755 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1658477001755 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b BYPASS " "Parameter \"clock_enable_output_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1658477001755 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family MAX 10 " "Parameter \"intended_device_family\" = \"MAX 10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1658477001755 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ecc_pipeline_stage_enabled FALSE " "Parameter \"ecc_pipeline_stage_enabled\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1658477001755 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "enable_ecc FALSE " "Parameter \"enable_ecc\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1658477001755 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "implement_in_les OFF " "Parameter \"implement_in_les\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1658477001755 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_a UNUSED " "Parameter \"indata_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1658477001755 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_b NONE " "Parameter \"indata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1658477001755 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_reg_b CLOCK0 " "Parameter \"indata_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1658477001755 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file IMhex.hex " "Parameter \"init_file\" = \"IMhex.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1658477001755 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file_layout PORT_A " "Parameter \"init_file_layout\" = \"PORT_A\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1658477001755 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1658477001755 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 4096 " "Parameter \"numwords_a\" = \"4096\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1658477001755 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 4096 " "Parameter \"numwords_b\" = \"4096\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1658477001755 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode BIDIR_DUAL_PORT " "Parameter \"operation_mode\" = \"BIDIR_DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1658477001755 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1658477001755 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1658477001755 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1658477001755 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1658477001755 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1658477001755 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1658477001755 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_aclr_b NONE " "Parameter \"rdcontrol_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1658477001755 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK1 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1658477001755 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1658477001755 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_WITH_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_WITH_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1658477001755 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_b NEW_DATA_WITH_NBE_READ " "Parameter \"read_during_write_mode_port_b\" = \"NEW_DATA_WITH_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1658477001755 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "stratixiv_m144k_allow_dual_clocks ON " "Parameter \"stratixiv_m144k_allow_dual_clocks\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1658477001755 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1658477001755 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1658477001755 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1658477001755 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_b 1 " "Parameter \"width_byteena_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1658477001755 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_eccstatus 3 " "Parameter \"width_eccstatus\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1658477001755 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 12 " "Parameter \"widthad_a\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1658477001755 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 12 " "Parameter \"widthad_b\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1658477001755 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_a UNUSED " "Parameter \"wrcontrol_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1658477001755 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_b NONE " "Parameter \"wrcontrol_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1658477001755 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_wraddress_reg_b CLOCK0 " "Parameter \"wrcontrol_wraddress_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1658477001755 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint UNUSED " "Parameter \"lpm_hint\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1658477001755 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1658477001755 ""}  } { { "RAM_2PORT.vhd" "" { Text "C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/RAM_2PORT.vhd" 76 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1658477001755 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_gjt3.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_gjt3.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_gjt3 " "Found entity 1: altsyncram_gjt3" {  } { { "db/altsyncram_gjt3.tdf" "" { Text "C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/db/altsyncram_gjt3.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1658477001800 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1658477001800 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_gjt3 miniCache:minicacheInst\|RAM_2PORT:Memory\|altsyncram:altsyncram_component\|altsyncram_gjt3:auto_generated " "Elaborating entity \"altsyncram_gjt3\" for hierarchy \"miniCache:minicacheInst\|RAM_2PORT:Memory\|altsyncram:altsyncram_component\|altsyncram_gjt3:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1658477001800 ""}
{ "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX" "" "Clock multiplexers are found and protected" { { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "SIGclock " "Found clock multiplexer SIGclock" {  } { { "vhdl_files/Top.vhd" "" { Text "C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/vhdl_files/Top.vhd" 210 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Design Software" 0 -1 1658477002751 "|Top|SIGclock"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "SIGclock~0 " "Found clock multiplexer SIGclock~0" {  } { { "vhdl_files/Top.vhd" "" { Text "C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/vhdl_files/Top.vhd" 210 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Design Software" 0 -1 1658477002751 "|Top|SIGclock~0"}  } {  } 0 19016 "Clock multiplexers are found and protected" 0 0 "Analysis & Synthesis" 0 -1 1658477002751 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "vhdl_files/Displays.vhd" "" { Text "C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/vhdl_files/Displays.vhd" 39 -1 0 } } { "vhdl_files/Displays.vhd" "" { Text "C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/vhdl_files/Displays.vhd" 43 -1 0 } } { "vhdl_files/SDRAM_controller.vhd" "" { Text "C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/vhdl_files/SDRAM_controller.vhd" 474 -1 0 } } { "vhdl_files/Top.vhd" "" { Text "C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/vhdl_files/Top.vhd" 213 -1 0 } } { "vhdl_files/SDRAM_controller.vhd" "" { Text "C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/vhdl_files/SDRAM_controller.vhd" 487 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1658477007969 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1658477007970 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "TOPleds\[0\] GND " "Pin \"TOPleds\[0\]\" is stuck at GND" {  } { { "vhdl_files/Top.vhd" "" { Text "C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/vhdl_files/Top.vhd" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1658477009319 "|Top|TOPleds[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "TOPleds\[1\] GND " "Pin \"TOPleds\[1\]\" is stuck at GND" {  } { { "vhdl_files/Top.vhd" "" { Text "C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/vhdl_files/Top.vhd" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1658477009319 "|Top|TOPleds[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "TOPleds\[2\] GND " "Pin \"TOPleds\[2\]\" is stuck at GND" {  } { { "vhdl_files/Top.vhd" "" { Text "C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/vhdl_files/Top.vhd" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1658477009319 "|Top|TOPleds[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "TOPleds\[3\] GND " "Pin \"TOPleds\[3\]\" is stuck at GND" {  } { { "vhdl_files/Top.vhd" "" { Text "C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/vhdl_files/Top.vhd" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1658477009319 "|Top|TOPleds[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "TOPleds\[4\] GND " "Pin \"TOPleds\[4\]\" is stuck at GND" {  } { { "vhdl_files/Top.vhd" "" { Text "C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/vhdl_files/Top.vhd" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1658477009319 "|Top|TOPleds[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "TOPleds\[5\] GND " "Pin \"TOPleds\[5\]\" is stuck at GND" {  } { { "vhdl_files/Top.vhd" "" { Text "C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/vhdl_files/Top.vhd" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1658477009319 "|Top|TOPleds[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "TOPleds\[6\] GND " "Pin \"TOPleds\[6\]\" is stuck at GND" {  } { { "vhdl_files/Top.vhd" "" { Text "C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/vhdl_files/Top.vhd" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1658477009319 "|Top|TOPleds[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "TOPleds\[7\] GND " "Pin \"TOPleds\[7\]\" is stuck at GND" {  } { { "vhdl_files/Top.vhd" "" { Text "C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/vhdl_files/Top.vhd" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1658477009319 "|Top|TOPleds[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "TOPleds\[8\] GND " "Pin \"TOPleds\[8\]\" is stuck at GND" {  } { { "vhdl_files/Top.vhd" "" { Text "C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/vhdl_files/Top.vhd" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1658477009319 "|Top|TOPleds[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "TOPleds\[9\] GND " "Pin \"TOPleds\[9\]\" is stuck at GND" {  } { { "vhdl_files/Top.vhd" "" { Text "C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/vhdl_files/Top.vhd" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1658477009319 "|Top|TOPleds[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "TOPleds\[10\] GND " "Pin \"TOPleds\[10\]\" is stuck at GND" {  } { { "vhdl_files/Top.vhd" "" { Text "C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/vhdl_files/Top.vhd" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1658477009319 "|Top|TOPleds[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "TOPleds\[11\] GND " "Pin \"TOPleds\[11\]\" is stuck at GND" {  } { { "vhdl_files/Top.vhd" "" { Text "C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/vhdl_files/Top.vhd" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1658477009319 "|Top|TOPleds[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "TOPleds\[12\] GND " "Pin \"TOPleds\[12\]\" is stuck at GND" {  } { { "vhdl_files/Top.vhd" "" { Text "C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/vhdl_files/Top.vhd" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1658477009319 "|Top|TOPleds[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "TOPleds\[13\] GND " "Pin \"TOPleds\[13\]\" is stuck at GND" {  } { { "vhdl_files/Top.vhd" "" { Text "C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/vhdl_files/Top.vhd" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1658477009319 "|Top|TOPleds[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "TOPleds\[14\] GND " "Pin \"TOPleds\[14\]\" is stuck at GND" {  } { { "vhdl_files/Top.vhd" "" { Text "C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/vhdl_files/Top.vhd" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1658477009319 "|Top|TOPleds[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "TOPleds\[15\] GND " "Pin \"TOPleds\[15\]\" is stuck at GND" {  } { { "vhdl_files/Top.vhd" "" { Text "C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/vhdl_files/Top.vhd" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1658477009319 "|Top|TOPleds[15]"} { "Warning" "WMLS_MLS_STUCK_PIN" "TOPleds\[16\] GND " "Pin \"TOPleds\[16\]\" is stuck at GND" {  } { { "vhdl_files/Top.vhd" "" { Text "C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/vhdl_files/Top.vhd" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1658477009319 "|Top|TOPleds[16]"} { "Warning" "WMLS_MLS_STUCK_PIN" "TOPleds\[17\] GND " "Pin \"TOPleds\[17\]\" is stuck at GND" {  } { { "vhdl_files/Top.vhd" "" { Text "C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/vhdl_files/Top.vhd" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1658477009319 "|Top|TOPleds[17]"} { "Warning" "WMLS_MLS_STUCK_PIN" "TOPleds\[18\] GND " "Pin \"TOPleds\[18\]\" is stuck at GND" {  } { { "vhdl_files/Top.vhd" "" { Text "C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/vhdl_files/Top.vhd" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1658477009319 "|Top|TOPleds[18]"} { "Warning" "WMLS_MLS_STUCK_PIN" "TOPleds\[19\] GND " "Pin \"TOPleds\[19\]\" is stuck at GND" {  } { { "vhdl_files/Top.vhd" "" { Text "C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/vhdl_files/Top.vhd" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1658477009319 "|Top|TOPleds[19]"} { "Warning" "WMLS_MLS_STUCK_PIN" "TOPleds\[20\] GND " "Pin \"TOPleds\[20\]\" is stuck at GND" {  } { { "vhdl_files/Top.vhd" "" { Text "C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/vhdl_files/Top.vhd" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1658477009319 "|Top|TOPleds[20]"} { "Warning" "WMLS_MLS_STUCK_PIN" "TOPleds\[21\] GND " "Pin \"TOPleds\[21\]\" is stuck at GND" {  } { { "vhdl_files/Top.vhd" "" { Text "C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/vhdl_files/Top.vhd" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1658477009319 "|Top|TOPleds[21]"} { "Warning" "WMLS_MLS_STUCK_PIN" "TOPleds\[22\] GND " "Pin \"TOPleds\[22\]\" is stuck at GND" {  } { { "vhdl_files/Top.vhd" "" { Text "C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/vhdl_files/Top.vhd" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1658477009319 "|Top|TOPleds[22]"} { "Warning" "WMLS_MLS_STUCK_PIN" "TOPleds\[23\] GND " "Pin \"TOPleds\[23\]\" is stuck at GND" {  } { { "vhdl_files/Top.vhd" "" { Text "C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/vhdl_files/Top.vhd" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1658477009319 "|Top|TOPleds[23]"} { "Warning" "WMLS_MLS_STUCK_PIN" "TOPleds\[24\] GND " "Pin \"TOPleds\[24\]\" is stuck at GND" {  } { { "vhdl_files/Top.vhd" "" { Text "C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/vhdl_files/Top.vhd" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1658477009319 "|Top|TOPleds[24]"} { "Warning" "WMLS_MLS_STUCK_PIN" "TOPleds\[25\] GND " "Pin \"TOPleds\[25\]\" is stuck at GND" {  } { { "vhdl_files/Top.vhd" "" { Text "C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/vhdl_files/Top.vhd" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1658477009319 "|Top|TOPleds[25]"} { "Warning" "WMLS_MLS_STUCK_PIN" "TOPleds\[26\] GND " "Pin \"TOPleds\[26\]\" is stuck at GND" {  } { { "vhdl_files/Top.vhd" "" { Text "C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/vhdl_files/Top.vhd" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1658477009319 "|Top|TOPleds[26]"} { "Warning" "WMLS_MLS_STUCK_PIN" "TOPleds\[27\] GND " "Pin \"TOPleds\[27\]\" is stuck at GND" {  } { { "vhdl_files/Top.vhd" "" { Text "C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/vhdl_files/Top.vhd" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1658477009319 "|Top|TOPleds[27]"} { "Warning" "WMLS_MLS_STUCK_PIN" "TOPleds\[28\] GND " "Pin \"TOPleds\[28\]\" is stuck at GND" {  } { { "vhdl_files/Top.vhd" "" { Text "C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/vhdl_files/Top.vhd" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1658477009319 "|Top|TOPleds[28]"} { "Warning" "WMLS_MLS_STUCK_PIN" "TOPleds\[29\] GND " "Pin \"TOPleds\[29\]\" is stuck at GND" {  } { { "vhdl_files/Top.vhd" "" { Text "C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/vhdl_files/Top.vhd" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1658477009319 "|Top|TOPleds[29]"} { "Warning" "WMLS_MLS_STUCK_PIN" "TOPleds\[30\] GND " "Pin \"TOPleds\[30\]\" is stuck at GND" {  } { { "vhdl_files/Top.vhd" "" { Text "C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/vhdl_files/Top.vhd" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1658477009319 "|Top|TOPleds[30]"} { "Warning" "WMLS_MLS_STUCK_PIN" "TOPleds\[31\] GND " "Pin \"TOPleds\[31\]\" is stuck at GND" {  } { { "vhdl_files/Top.vhd" "" { Text "C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/vhdl_files/Top.vhd" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1658477009319 "|Top|TOPleds[31]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SDRAM_CKE VCC " "Pin \"SDRAM_CKE\" is stuck at VCC" {  } { { "vhdl_files/Top.vhd" "" { Text "C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/vhdl_files/Top.vhd" 31 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1658477009319 "|Top|SDRAM_CKE"} { "Warning" "WMLS_MLS_STUCK_PIN" "SDRAM_CS_N GND " "Pin \"SDRAM_CS_N\" is stuck at GND" {  } { { "vhdl_files/Top.vhd" "" { Text "C:/Users/quent/Desktop/RSICV code/VHDL/PROC-ECE_SYNC-GALOPE-V3/vhdl_files/Top.vhd" 31 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1658477009319 "|Top|SDRAM_CS_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "global.bp.work.simulPkg.PKG_instruction_31__gl_output GND " "Pin \"global.bp.work.simulPkg.PKG_instruction_31__gl_output\" is stuck at GND" {  } {  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1658477009319 "|Top|global.bp.work.simulPkg.PKG_instruction_31__gl_output"} { "Warning" "WMLS_MLS_STUCK_PIN" "global.bp.work.simulPkg.PKG_instruction_30__gl_output GND " "Pin \"global.bp.work.simulPkg.PKG_instruction_30__gl_output\" is stuck at GND" {  } {  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1658477009319 "|Top|global.bp.work.simulPkg.PKG_instruction_30__gl_output"} { "Warning" "WMLS_MLS_STUCK_PIN" "global.bp.work.simulPkg.PKG_instruction_29__gl_output GND " "Pin \"global.bp.work.simulPkg.PKG_instruction_29__gl_output\" is stuck at GND" {  } {  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1658477009319 "|Top|global.bp.work.simulPkg.PKG_instruction_29__gl_output"} { "Warning" "WMLS_MLS_STUCK_PIN" "global.bp.work.simulPkg.PKG_instruction_28__gl_output GND " "Pin \"global.bp.work.simulPkg.PKG_instruction_28__gl_output\" is stuck at GND" {  } {  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1658477009319 "|Top|global.bp.work.simulPkg.PKG_instruction_28__gl_output"} { "Warning" "WMLS_MLS_STUCK_PIN" "global.bp.work.simulPkg.PKG_instruction_27__gl_output GND " "Pin \"global.bp.work.simulPkg.PKG_instruction_27__gl_output\" is stuck at GND" {  } {  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1658477009319 "|Top|global.bp.work.simulPkg.PKG_instruction_27__gl_output"} { "Warning" "WMLS_MLS_STUCK_PIN" "global.bp.work.simulPkg.PKG_instruction_26__gl_output GND " "Pin \"global.bp.work.simulPkg.PKG_instruction_26__gl_output\" is stuck at GND" {  } {  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1658477009319 "|Top|global.bp.work.simulPkg.PKG_instruction_26__gl_output"} { "Warning" "WMLS_MLS_STUCK_PIN" "global.bp.work.simulPkg.PKG_instruction_25__gl_output GND " "Pin \"global.bp.work.simulPkg.PKG_instruction_25__gl_output\" is stuck at GND" {  } {  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1658477009319 "|Top|global.bp.work.simulPkg.PKG_instruction_25__gl_output"} { "Warning" "WMLS_MLS_STUCK_PIN" "global.bp.work.simulPkg.PKG_instruction_24__gl_output GND " "Pin \"global.bp.work.simulPkg.PKG_instruction_24__gl_output\" is stuck at GND" {  } {  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1658477009319 "|Top|global.bp.work.simulPkg.PKG_instruction_24__gl_output"} { "Warning" "WMLS_MLS_STUCK_PIN" "global.bp.work.simulPkg.PKG_instruction_23__gl_output GND " "Pin \"global.bp.work.simulPkg.PKG_instruction_23__gl_output\" is stuck at GND" {  } {  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1658477009319 "|Top|global.bp.work.simulPkg.PKG_instruction_23__gl_output"} { "Warning" "WMLS_MLS_STUCK_PIN" "global.bp.work.simulPkg.PKG_instruction_22__gl_output GND " "Pin \"global.bp.work.simulPkg.PKG_instruction_22__gl_output\" is stuck at GND" {  } {  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1658477009319 "|Top|global.bp.work.simulPkg.PKG_instruction_22__gl_output"} { "Warning" "WMLS_MLS_STUCK_PIN" "global.bp.work.simulPkg.PKG_instruction_21__gl_output GND " "Pin \"global.bp.work.simulPkg.PKG_instruction_21__gl_output\" is stuck at GND" {  } {  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1658477009319 "|Top|global.bp.work.simulPkg.PKG_instruction_21__gl_output"} { "Warning" "WMLS_MLS_STUCK_PIN" "global.bp.work.simulPkg.PKG_instruction_20__gl_output GND " "Pin \"global.bp.work.simulPkg.PKG_instruction_20__gl_output\" is stuck at GND" {  } {  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1658477009319 "|Top|global.bp.work.simulPkg.PKG_instruction_20__gl_output"} { "Warning" "WMLS_MLS_STUCK_PIN" "global.bp.work.simulPkg.PKG_instruction_19__gl_output GND " "Pin \"global.bp.work.simulPkg.PKG_instruction_19__gl_output\" is stuck at GND" {  } {  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1658477009319 "|Top|global.bp.work.simulPkg.PKG_instruction_19__gl_output"} { "Warning" "WMLS_MLS_STUCK_PIN" "global.bp.work.simulPkg.PKG_instruction_18__gl_output GND " "Pin \"global.bp.work.simulPkg.PKG_instruction_18__gl_output\" is stuck at GND" {  } {  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1658477009319 "|Top|global.bp.work.simulPkg.PKG_instruction_18__gl_output"} { "Warning" "WMLS_MLS_STUCK_PIN" "global.bp.work.simulPkg.PKG_instruction_17__gl_output GND " "Pin \"global.bp.work.simulPkg.PKG_instruction_17__gl_output\" is stuck at GND" {  } {  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1658477009319 "|Top|global.bp.work.simulPkg.PKG_instruction_17__gl_output"} { "Warning" "WMLS_MLS_STUCK_PIN" "global.bp.work.simulPkg.PKG_instruction_16__gl_output GND " "Pin \"global.bp.work.simulPkg.PKG_instruction_16__gl_output\" is stuck at GND" {  } {  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1658477009319 "|Top|global.bp.work.simulPkg.PKG_instruction_16__gl_output"} { "Warning" "WMLS_MLS_STUCK_PIN" "global.bp.work.simulPkg.PKG_inputDM_31__gl_output GND " "Pin \"global.bp.work.simulPkg.PKG_inputDM_31__gl_output\" is stuck at GND" {  } {  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1658477009319 "|Top|global.bp.work.simulPkg.PKG_inputDM_31__gl_output"} { "Warning" "WMLS_MLS_STUCK_PIN" "global.bp.work.simulPkg.PKG_inputDM_30__gl_output GND " "Pin \"global.bp.work.simulPkg.PKG_inputDM_30__gl_output\" is stuck at GND" {  } {  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1658477009319 "|Top|global.bp.work.simulPkg.PKG_inputDM_30__gl_output"} { "Warning" "WMLS_MLS_STUCK_PIN" "global.bp.work.simulPkg.PKG_inputDM_29__gl_output GND " "Pin \"global.bp.work.simulPkg.PKG_inputDM_29__gl_output\" is stuck at GND" {  } {  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1658477009319 "|Top|global.bp.work.simulPkg.PKG_inputDM_29__gl_output"} { "Warning" "WMLS_MLS_STUCK_PIN" "global.bp.work.simulPkg.PKG_inputDM_28__gl_output GND " "Pin \"global.bp.work.simulPkg.PKG_inputDM_28__gl_output\" is stuck at GND" {  } {  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1658477009319 "|Top|global.bp.work.simulPkg.PKG_inputDM_28__gl_output"} { "Warning" "WMLS_MLS_STUCK_PIN" "global.bp.work.simulPkg.PKG_inputDM_27__gl_output GND " "Pin \"global.bp.work.simulPkg.PKG_inputDM_27__gl_output\" is stuck at GND" {  } {  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1658477009319 "|Top|global.bp.work.simulPkg.PKG_inputDM_27__gl_output"} { "Warning" "WMLS_MLS_STUCK_PIN" "global.bp.work.simulPkg.PKG_inputDM_26__gl_output GND " "Pin \"global.bp.work.simulPkg.PKG_inputDM_26__gl_output\" is stuck at GND" {  } {  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1658477009319 "|Top|global.bp.work.simulPkg.PKG_inputDM_26__gl_output"} { "Warning" "WMLS_MLS_STUCK_PIN" "global.bp.work.simulPkg.PKG_inputDM_25__gl_output GND " "Pin \"global.bp.work.simulPkg.PKG_inputDM_25__gl_output\" is stuck at GND" {  } {  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1658477009319 "|Top|global.bp.work.simulPkg.PKG_inputDM_25__gl_output"} { "Warning" "WMLS_MLS_STUCK_PIN" "global.bp.work.simulPkg.PKG_inputDM_24__gl_output GND " "Pin \"global.bp.work.simulPkg.PKG_inputDM_24__gl_output\" is stuck at GND" {  } {  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1658477009319 "|Top|global.bp.work.simulPkg.PKG_inputDM_24__gl_output"} { "Warning" "WMLS_MLS_STUCK_PIN" "global.bp.work.simulPkg.PKG_inputDM_23__gl_output GND " "Pin \"global.bp.work.simulPkg.PKG_inputDM_23__gl_output\" is stuck at GND" {  } {  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1658477009319 "|Top|global.bp.work.simulPkg.PKG_inputDM_23__gl_output"} { "Warning" "WMLS_MLS_STUCK_PIN" "global.bp.work.simulPkg.PKG_inputDM_22__gl_output GND " "Pin \"global.bp.work.simulPkg.PKG_inputDM_22__gl_output\" is stuck at GND" {  } {  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1658477009319 "|Top|global.bp.work.simulPkg.PKG_inputDM_22__gl_output"} { "Warning" "WMLS_MLS_STUCK_PIN" "global.bp.work.simulPkg.PKG_inputDM_21__gl_output GND " "Pin \"global.bp.work.simulPkg.PKG_inputDM_21__gl_output\" is stuck at GND" {  } {  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1658477009319 "|Top|global.bp.work.simulPkg.PKG_inputDM_21__gl_output"} { "Warning" "WMLS_MLS_STUCK_PIN" "global.bp.work.simulPkg.PKG_inputDM_20__gl_output GND " "Pin \"global.bp.work.simulPkg.PKG_inputDM_20__gl_output\" is stuck at GND" {  } {  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1658477009319 "|Top|global.bp.work.simulPkg.PKG_inputDM_20__gl_output"} { "Warning" "WMLS_MLS_STUCK_PIN" "global.bp.work.simulPkg.PKG_inputDM_19__gl_output GND " "Pin \"global.bp.work.simulPkg.PKG_inputDM_19__gl_output\" is stuck at GND" {  } {  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1658477009319 "|Top|global.bp.work.simulPkg.PKG_inputDM_19__gl_output"} { "Warning" "WMLS_MLS_STUCK_PIN" "global.bp.work.simulPkg.PKG_inputDM_18__gl_output GND " "Pin \"global.bp.work.simulPkg.PKG_inputDM_18__gl_output\" is stuck at GND" {  } {  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1658477009319 "|Top|global.bp.work.simulPkg.PKG_inputDM_18__gl_output"} { "Warning" "WMLS_MLS_STUCK_PIN" "global.bp.work.simulPkg.PKG_inputDM_17__gl_output GND " "Pin \"global.bp.work.simulPkg.PKG_inputDM_17__gl_output\" is stuck at GND" {  } {  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1658477009319 "|Top|global.bp.work.simulPkg.PKG_inputDM_17__gl_output"} { "Warning" "WMLS_MLS_STUCK_PIN" "global.bp.work.simulPkg.PKG_inputDM_16__gl_output GND " "Pin \"global.bp.work.simulPkg.PKG_inputDM_16__gl_output\" is stuck at GND" {  } {  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1658477009319 "|Top|global.bp.work.simulPkg.PKG_inputDM_16__gl_output"} { "Warning" "WMLS_MLS_STUCK_PIN" "global.bp.work.simulPkg.PKG_inputDM_15__gl_output GND " "Pin \"global.bp.work.simulPkg.PKG_inputDM_15__gl_output\" is stuck at GND" {  } {  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1658477009319 "|Top|global.bp.work.simulPkg.PKG_inputDM_15__gl_output"} { "Warning" "WMLS_MLS_STUCK_PIN" "global.bp.work.simulPkg.PKG_inputDM_14__gl_output GND " "Pin \"global.bp.work.simulPkg.PKG_inputDM_14__gl_output\" is stuck at GND" {  } {  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1658477009319 "|Top|global.bp.work.simulPkg.PKG_inputDM_14__gl_output"} { "Warning" "WMLS_MLS_STUCK_PIN" "global.bp.work.simulPkg.PKG_inputDM_13__gl_output GND " "Pin \"global.bp.work.simulPkg.PKG_inputDM_13__gl_output\" is stuck at GND" {  } {  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1658477009319 "|Top|global.bp.work.simulPkg.PKG_inputDM_13__gl_output"} { "Warning" "WMLS_MLS_STUCK_PIN" "global.bp.work.simulPkg.PKG_inputDM_12__gl_output GND " "Pin \"global.bp.work.simulPkg.PKG_inputDM_12__gl_output\" is stuck at GND" {  } {  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1658477009319 "|Top|global.bp.work.simulPkg.PKG_inputDM_12__gl_output"} { "Warning" "WMLS_MLS_STUCK_PIN" "global.bp.work.simulPkg.PKG_inputDM_11__gl_output GND " "Pin \"global.bp.work.simulPkg.PKG_inputDM_11__gl_output\" is stuck at GND" {  } {  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1658477009319 "|Top|global.bp.work.simulPkg.PKG_inputDM_11__gl_output"} { "Warning" "WMLS_MLS_STUCK_PIN" "global.bp.work.simulPkg.PKG_inputDM_10__gl_output GND " "Pin \"global.bp.work.simulPkg.PKG_inputDM_10__gl_output\" is stuck at GND" {  } {  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1658477009319 "|Top|global.bp.work.simulPkg.PKG_inputDM_10__gl_output"} { "Warning" "WMLS_MLS_STUCK_PIN" "global.bp.work.simulPkg.PKG_inputDM_9__gl_output GND " "Pin \"global.bp.work.simulPkg.PKG_inputDM_9__gl_output\" is stuck at GND" {  } {  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1658477009319 "|Top|global.bp.work.simulPkg.PKG_inputDM_9__gl_output"} { "Warning" "WMLS_MLS_STUCK_PIN" "global.bp.work.simulPkg.PKG_inputDM_8__gl_output GND " "Pin \"global.bp.work.simulPkg.PKG_inputDM_8__gl_output\" is stuck at GND" {  } {  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1658477009319 "|Top|global.bp.work.simulPkg.PKG_inputDM_8__gl_output"} { "Warning" "WMLS_MLS_STUCK_PIN" "global.bp.work.simulPkg.PKG_inputDM_7__gl_output GND " "Pin \"global.bp.work.simulPkg.PKG_inputDM_7__gl_output\" is stuck at GND" {  } {  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1658477009319 "|Top|global.bp.work.simulPkg.PKG_inputDM_7__gl_output"} { "Warning" "WMLS_MLS_STUCK_PIN" "global.bp.work.simulPkg.PKG_inputDM_6__gl_output GND " "Pin \"global.bp.work.simulPkg.PKG_inputDM_6__gl_output\" is stuck at GND" {  } {  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1658477009319 "|Top|global.bp.work.simulPkg.PKG_inputDM_6__gl_output"} { "Warning" "WMLS_MLS_STUCK_PIN" "global.bp.work.simulPkg.PKG_inputDM_5__gl_output GND " "Pin \"global.bp.work.simulPkg.PKG_inputDM_5__gl_output\" is stuck at GND" {  } {  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1658477009319 "|Top|global.bp.work.simulPkg.PKG_inputDM_5__gl_output"} { "Warning" "WMLS_MLS_STUCK_PIN" "global.bp.work.simulPkg.PKG_inputDM_4__gl_output GND " "Pin \"global.bp.work.simulPkg.PKG_inputDM_4__gl_output\" is stuck at GND" {  } {  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1658477009319 "|Top|global.bp.work.simulPkg.PKG_inputDM_4__gl_output"} { "Warning" "WMLS_MLS_STUCK_PIN" "global.bp.work.simulPkg.PKG_inputDM_3__gl_output GND " "Pin \"global.bp.work.simulPkg.PKG_inputDM_3__gl_output\" is stuck at GND" {  } {  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1658477009319 "|Top|global.bp.work.simulPkg.PKG_inputDM_3__gl_output"} { "Warning" "WMLS_MLS_STUCK_PIN" "global.bp.work.simulPkg.PKG_inputDM_2__gl_output GND " "Pin \"global.bp.work.simulPkg.PKG_inputDM_2__gl_output\" is stuck at GND" {  } {  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1658477009319 "|Top|global.bp.work.simulPkg.PKG_inputDM_2__gl_output"} { "Warning" "WMLS_MLS_STUCK_PIN" "global.bp.work.simulPkg.PKG_inputDM_1__gl_output GND " "Pin \"global.bp.work.simulPkg.PKG_inputDM_1__gl_output\" is stuck at GND" {  } {  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1658477009319 "|Top|global.bp.work.simulPkg.PKG_inputDM_1__gl_output"} { "Warning" "WMLS_MLS_STUCK_PIN" "global.bp.work.simulPkg.PKG_inputDM_0__gl_output GND " "Pin \"global.bp.work.simulPkg.PKG_inputDM_0__gl_output\" is stuck at GND" {  } {  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1658477009319 "|Top|global.bp.work.simulPkg.PKG_inputDM_0__gl_output"} { "Warning" "WMLS_MLS_STUCK_PIN" "global.bp.work.simulPkg.PKG_reg00_31__gl_output GND " "Pin \"global.bp.work.simulPkg.PKG_reg00_31__gl_output\" is stuck at GND" {  } {  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1658477009319 "|Top|global.bp.work.simulPkg.PKG_reg00_31__gl_output"} { "Warning" "WMLS_MLS_STUCK_PIN" "global.bp.work.simulPkg.PKG_reg00_30__gl_output GND " "Pin \"global.bp.work.simulPkg.PKG_reg00_30__gl_output\" is stuck at GND" {  } {  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1658477009319 "|Top|global.bp.work.simulPkg.PKG_reg00_30__gl_output"} { "Warning" "WMLS_MLS_STUCK_PIN" "global.bp.work.simulPkg.PKG_reg00_29__gl_output GND " "Pin \"global.bp.work.simulPkg.PKG_reg00_29__gl_output\" is stuck at GND" {  } {  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1658477009319 "|Top|global.bp.work.simulPkg.PKG_reg00_29__gl_output"} { "Warning" "WMLS_MLS_STUCK_PIN" "global.bp.work.simulPkg.PKG_reg00_28__gl_output GND " "Pin \"global.bp.work.simulPkg.PKG_reg00_28__gl_output\" is stuck at GND" {  } {  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1658477009319 "|Top|global.bp.work.simulPkg.PKG_reg00_28__gl_output"} { "Warning" "WMLS_MLS_STUCK_PIN" "global.bp.work.simulPkg.PKG_reg00_27__gl_output GND " "Pin \"global.bp.work.simulPkg.PKG_reg00_27__gl_output\" is stuck at GND" {  } {  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1658477009319 "|Top|global.bp.work.simulPkg.PKG_reg00_27__gl_output"} { "Warning" "WMLS_MLS_STUCK_PIN" "global.bp.work.simulPkg.PKG_reg00_26__gl_output GND " "Pin \"global.bp.work.simulPkg.PKG_reg00_26__gl_output\" is stuck at GND" {  } {  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1658477009319 "|Top|global.bp.work.simulPkg.PKG_reg00_26__gl_output"} { "Warning" "WMLS_MLS_STUCK_PIN" "global.bp.work.simulPkg.PKG_reg00_25__gl_output GND " "Pin \"global.bp.work.simulPkg.PKG_reg00_25__gl_output\" is stuck at GND" {  } {  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1658477009319 "|Top|global.bp.work.simulPkg.PKG_reg00_25__gl_output"} { "Warning" "WMLS_MLS_STUCK_PIN" "global.bp.work.simulPkg.PKG_reg00_24__gl_output GND " "Pin \"global.bp.work.simulPkg.PKG_reg00_24__gl_output\" is stuck at GND" {  } {  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1658477009319 "|Top|global.bp.work.simulPkg.PKG_reg00_24__gl_output"} { "Warning" "WMLS_MLS_STUCK_PIN" "global.bp.work.simulPkg.PKG_reg00_23__gl_output GND " "Pin \"global.bp.work.simulPkg.PKG_reg00_23__gl_output\" is stuck at GND" {  } {  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1658477009319 "|Top|global.bp.work.simulPkg.PKG_reg00_23__gl_output"} { "Warning" "WMLS_MLS_STUCK_PIN" "global.bp.work.simulPkg.PKG_reg00_22__gl_output GND " "Pin \"global.bp.work.simulPkg.PKG_reg00_22__gl_output\" is stuck at GND" {  } {  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1658477009319 "|Top|global.bp.work.simulPkg.PKG_reg00_22__gl_output"} { "Warning" "WMLS_MLS_STUCK_PIN" "global.bp.work.simulPkg.PKG_reg00_21__gl_output GND " "Pin \"global.bp.work.simulPkg.PKG_reg00_21__gl_output\" is stuck at GND" {  } {  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1658477009319 "|Top|global.bp.work.simulPkg.PKG_reg00_21__gl_output"} { "Warning" "WMLS_MLS_STUCK_PIN" "global.bp.work.simulPkg.PKG_reg00_20__gl_output GND " "Pin \"global.bp.work.simulPkg.PKG_reg00_20__gl_output\" is stuck at GND" {  } {  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1658477009319 "|Top|global.bp.work.simulPkg.PKG_reg00_20__gl_output"} { "Warning" "WMLS_MLS_STUCK_PIN" "global.bp.work.simulPkg.PKG_reg00_19__gl_output GND " "Pin \"global.bp.work.simulPkg.PKG_reg00_19__gl_output\" is stuck at GND" {  } {  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1658477009319 "|Top|global.bp.work.simulPkg.PKG_reg00_19__gl_output"} { "Warning" "WMLS_MLS_STUCK_PIN" "global.bp.work.simulPkg.PKG_reg00_18__gl_output GND " "Pin \"global.bp.work.simulPkg.PKG_reg00_18__gl_output\" is stuck at GND" {  } {  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1658477009319 "|Top|global.bp.work.simulPkg.PKG_reg00_18__gl_output"} { "Warning" "WMLS_MLS_STUCK_PIN" "global.bp.work.simulPkg.PKG_reg00_17__gl_output GND " "Pin \"global.bp.work.simulPkg.PKG_reg00_17__gl_output\" is stuck at GND" {  } {  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1658477009319 "|Top|global.bp.work.simulPkg.PKG_reg00_17__gl_output"} { "Warning" "WMLS_MLS_STUCK_PIN" "global.bp.work.simulPkg.PKG_reg00_16__gl_output GND " "Pin \"global.bp.work.simulPkg.PKG_reg00_16__gl_output\" is stuck at GND" {  } {  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1658477009319 "|Top|global.bp.work.simulPkg.PKG_reg00_16__gl_output"} { "Warning" "WMLS_MLS_STUCK_PIN" "global.bp.work.simulPkg.PKG_reg00_15__gl_output GND " "Pin \"global.bp.work.simulPkg.PKG_reg00_15__gl_output\" is stuck at GND" {  } {  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1658477009319 "|Top|global.bp.work.simulPkg.PKG_reg00_15__gl_output"} { "Warning" "WMLS_MLS_STUCK_PIN" "global.bp.work.simulPkg.PKG_reg00_14__gl_output GND " "Pin \"global.bp.work.simulPkg.PKG_reg00_14__gl_output\" is stuck at GND" {  } {  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1658477009319 "|Top|global.bp.work.simulPkg.PKG_reg00_14__gl_output"} { "Warning" "WMLS_MLS_STUCK_PIN" "global.bp.work.simulPkg.PKG_reg00_13__gl_output GND " "Pin \"global.bp.work.simulPkg.PKG_reg00_13__gl_output\" is stuck at GND" {  } {  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1658477009319 "|Top|global.bp.work.simulPkg.PKG_reg00_13__gl_output"} { "Warning" "WMLS_MLS_STUCK_PIN" "global.bp.work.simulPkg.PKG_reg00_12__gl_output GND " "Pin \"global.bp.work.simulPkg.PKG_reg00_12__gl_output\" is stuck at GND" {  } {  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1658477009319 "|Top|global.bp.work.simulPkg.PKG_reg00_12__gl_output"} { "Warning" "WMLS_MLS_STUCK_PIN" "global.bp.work.simulPkg.PKG_reg00_11__gl_output GND " "Pin \"global.bp.work.simulPkg.PKG_reg00_11__gl_output\" is stuck at GND" {  } {  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1658477009319 "|Top|global.bp.work.simulPkg.PKG_reg00_11__gl_output"} { "Warning" "WMLS_MLS_STUCK_PIN" "global.bp.work.simulPkg.PKG_reg00_10__gl_output GND " "Pin \"global.bp.work.simulPkg.PKG_reg00_10__gl_output\" is stuck at GND" {  } {  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1658477009319 "|Top|global.bp.work.simulPkg.PKG_reg00_10__gl_output"} { "Warning" "WMLS_MLS_STUCK_PIN" "global.bp.work.simulPkg.PKG_reg00_9__gl_output GND " "Pin \"global.bp.work.simulPkg.PKG_reg00_9__gl_output\" is stuck at GND" {  } {  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1658477009319 "|Top|global.bp.work.simulPkg.PKG_reg00_9__gl_output"} { "Warning" "WMLS_MLS_STUCK_PIN" "global.bp.work.simulPkg.PKG_reg00_8__gl_output GND " "Pin \"global.bp.work.simulPkg.PKG_reg00_8__gl_output\" is stuck at GND" {  } {  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1658477009319 "|Top|global.bp.work.simulPkg.PKG_reg00_8__gl_output"} { "Warning" "WMLS_MLS_STUCK_PIN" "global.bp.work.simulPkg.PKG_reg00_7__gl_output GND " "Pin \"global.bp.work.simulPkg.PKG_reg00_7__gl_output\" is stuck at GND" {  } {  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1658477009319 "|Top|global.bp.work.simulPkg.PKG_reg00_7__gl_output"} { "Warning" "WMLS_MLS_STUCK_PIN" "global.bp.work.simulPkg.PKG_reg00_6__gl_output GND " "Pin \"global.bp.work.simulPkg.PKG_reg00_6__gl_output\" is stuck at GND" {  } {  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1658477009319 "|Top|global.bp.work.simulPkg.PKG_reg00_6__gl_output"} { "Warning" "WMLS_MLS_STUCK_PIN" "global.bp.work.simulPkg.PKG_reg00_5__gl_output GND " "Pin \"global.bp.work.simulPkg.PKG_reg00_5__gl_output\" is stuck at GND" {  } {  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1658477009319 "|Top|global.bp.work.simulPkg.PKG_reg00_5__gl_output"} { "Warning" "WMLS_MLS_STUCK_PIN" "global.bp.work.simulPkg.PKG_reg00_4__gl_output GND " "Pin \"global.bp.work.simulPkg.PKG_reg00_4__gl_output\" is stuck at GND" {  } {  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1658477009319 "|Top|global.bp.work.simulPkg.PKG_reg00_4__gl_output"} { "Warning" "WMLS_MLS_STUCK_PIN" "global.bp.work.simulPkg.PKG_reg00_3__gl_output GND " "Pin \"global.bp.work.simulPkg.PKG_reg00_3__gl_output\" is stuck at GND" {  } {  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1658477009319 "|Top|global.bp.work.simulPkg.PKG_reg00_3__gl_output"} { "Warning" "WMLS_MLS_STUCK_PIN" "global.bp.work.simulPkg.PKG_reg00_2__gl_output GND " "Pin \"global.bp.work.simulPkg.PKG_reg00_2__gl_output\" is stuck at GND" {  } {  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1658477009319 "|Top|global.bp.work.simulPkg.PKG_reg00_2__gl_output"} { "Warning" "WMLS_MLS_STUCK_PIN" "global.bp.work.simulPkg.PKG_reg00_1__gl_output GND " "Pin \"global.bp.work.simulPkg.PKG_reg00_1__gl_output\" is stuck at GND" {  } {  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1658477009319 "|Top|global.bp.work.simulPkg.PKG_reg00_1__gl_output"} { "Warning" "WMLS_MLS_STUCK_PIN" "global.bp.work.simulPkg.PKG_reg00_0__gl_output GND " "Pin \"global.bp.work.simulPkg.PKG_reg00_0__gl_output\" is stuck at GND" {  } {  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1658477009319 "|Top|global.bp.work.simulPkg.PKG_reg00_0__gl_output"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1658477009319 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1658477009550 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "9 " "9 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1658477011677 ""}
{ "Critical Warning" "WAMERGE_GLOBAL_NO_SOURCE_CONNECTED_TO_GND" "work.simulPkg.PKG_simulON " "Net \"work.simulPkg.PKG_simulON\" has a missing source. The net will be connected to GND and its default value will be ignored." {  } {  } 1 35046 "Net \"%1!s!\" has a missing source. The net will be connected to GND and its default value will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1658477012033 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "1 0 1 0 0 " "Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1658477012084 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1658477012084 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "3024 " "Implemented 3024 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "6 " "Implemented 6 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1658477012318 ""} { "Info" "ICUT_CUT_TM_OPINS" "119 " "Implemented 119 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1658477012318 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "16 " "Implemented 16 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1658477012318 ""} { "Info" "ICUT_CUT_TM_LCELLS" "2850 " "Implemented 2850 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1658477012318 ""} { "Info" "ICUT_CUT_TM_RAMS" "32 " "Implemented 32 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1658477012318 ""} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Implemented 1 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Design Software" 0 -1 1658477012318 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1658477012318 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 129 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 129 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4839 " "Peak virtual memory: 4839 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1658477012346 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Jul 22 10:03:32 2022 " "Processing ended: Fri Jul 22 10:03:32 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1658477012346 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:22 " "Elapsed time: 00:00:22" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1658477012346 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:33 " "Total CPU time (on all processors): 00:00:33" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1658477012346 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1658477012346 ""}
