# Generated by vmake version 2.2

# Define path to each library
LIB_STD = /opt/altera/12.1/modelsim_ase/linux/../std
LIB_IEEE = /opt/altera/12.1/modelsim_ase/linux/../ieee
LIB_WORK = my_lib
LIB_MY_LIB = my_lib

# Define path to each design unit
IEEE__std_logic_1164 = $(LIB_IEEE)/std_logic_1164/_primary.dat
STD__textio = $(LIB_STD)/textio/_primary.dat
IEEE__std_logic_arith = $(LIB_IEEE)/std_logic_arith/_primary.dat
IEEE__std_logic_unsigned = $(LIB_IEEE)/std_logic_unsigned/_primary.dat
MY_LIB__random_generators__body = $(LIB_MY_LIB)/random_generators/body.dat
MY_LIB__random_generators = $(LIB_MY_LIB)/random_generators/_primary.dat
VCOM = vcom
VLOG = vlog
VOPT = vopt
SCCOM = sccom

whole_library :     $(MY_LIB__random_generators__body) \
    $(MY_LIB__random_generators)

$(MY_LIB__random_generators) \
$(MY_LIB__random_generators__body) : vhd/random_package.vhd \
		$(IEEE__std_logic_unsigned) \
		$(IEEE__std_logic_arith) \
		$(STD__textio) \
		$(IEEE__std_logic_1164)
	$(VCOM) -2002 -work my_lib -check_synthesis \
		 -O0 vhd/random_package.vhd

