$date
	Sat Oct 22 22:09:44 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#437601
b100 !
1"
#437602
b100 &
b100 %
1$
#437603
0"
#437606
b10 &
b10 %
#437610
b1 &
b1 %
1#
#437614
b0 &
0#
b0 %
0$
#1421241
b1 !
1"
#1421242
b1 &
b1 %
1$
#1421243
0"
#1421246
1#
#1421250
b0 &
b0 %
0#
0$
#2481782
b11001 &
b11001 %
1$
b11001 !
1"
#2481783
0"
#2481786
b1001100 &
b1001100 %
#2481790
b100110 &
b100110 %
#2481794
b10011 &
b10011 %
#2481798
b111010 &
b111010 %
#2481802
b11101 &
b11101 %
#2481806
b1011000 &
b1011000 %
#2481810
b101100 &
b101100 %
#2481814
b10110 &
b10110 %
#2481818
b1011 &
b1011 %
#2481822
b100010 &
b100010 %
#2481826
b10001 &
b10001 %
#2481830
b110100 &
b110100 %
#2481834
b11010 &
b11010 %
#2481838
b1101 &
b1101 %
#2481842
b101000 &
b101000 %
#2481846
b10100 &
b10100 %
#2481850
b1010 &
b1010 %
#2481854
b101 &
b101 %
#2481858
b10000 &
b10000 %
#2481862
b1000 &
b1000 %
#2481866
b100 &
b100 %
#2481870
b10 &
b10 %
#2481874
b1 &
b1 %
1#
#2481878
b0 &
0#
b0 %
0$
#4500012
