#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_0000029ac9caf460 .scope module, "not1" "not1" 2 13;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /OUTPUT 1 "c";
o0000029ac9cc2568 .functor BUFZ 1, C4<z>; HiZ drive
L_0000029ac9cbc910 .functor NOT 1, o0000029ac9cc2568, C4<0>, C4<0>, C4<0>;
v0000029ac9cb9ed0_0 .net "a", 0 0, o0000029ac9cc2568;  0 drivers
v0000029ac9cb91b0_0 .net "c", 0 0, L_0000029ac9cbc910;  1 drivers
S_0000029ac9caf5f0 .scope module, "tb" "tb" 3 1;
 .timescale 0 0;
v0000029ac9d1af20_0 .var "a", 3 0;
v0000029ac9d1b100_0 .var "b", 3 0;
v0000029ac9d1a480_0 .var "c", 0 0;
v0000029ac9d1b1a0_0 .net "car", 3 0, L_0000029ac9d20770;  1 drivers
v0000029ac9d1a200_0 .net "d", 3 0, L_0000029ac9d20950;  1 drivers
S_0000029ac9cae610 .scope module, "a1" "bin_adder" 3 5, 4 1 0, S_0000029ac9caf5f0;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a";
    .port_info 1 /INPUT 4 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /OUTPUT 4 "d";
    .port_info 4 /OUTPUT 4 "car";
v0000029ac9d1a520_0 .net "a", 3 0, v0000029ac9d1af20_0;  1 drivers
v0000029ac9d1ab60_0 .net "b", 3 0, v0000029ac9d1b100_0;  1 drivers
v0000029ac9d1a840_0 .net "c", 0 0, v0000029ac9d1a480_0;  1 drivers
v0000029ac9d1a0c0_0 .net "car", 3 0, L_0000029ac9d20770;  alias, 1 drivers
v0000029ac9d1a160_0 .net "d", 3 0, L_0000029ac9d20950;  alias, 1 drivers
L_0000029ac9d1a340 .part v0000029ac9d1af20_0, 0, 1;
L_0000029ac9d1a660 .part v0000029ac9d1b100_0, 0, 1;
L_0000029ac9d1a700 .part v0000029ac9d1af20_0, 1, 1;
L_0000029ac9d1a7a0 .part v0000029ac9d1b100_0, 1, 1;
L_0000029ac9d1fff0 .part L_0000029ac9d20770, 0, 1;
L_0000029ac9d203b0 .part v0000029ac9d1af20_0, 2, 1;
L_0000029ac9d1f0f0 .part v0000029ac9d1b100_0, 2, 1;
L_0000029ac9d20090 .part L_0000029ac9d20770, 1, 1;
L_0000029ac9d1fb90 .part v0000029ac9d1af20_0, 3, 1;
L_0000029ac9d1f230 .part v0000029ac9d1b100_0, 3, 1;
L_0000029ac9d1faf0 .part L_0000029ac9d20770, 2, 1;
L_0000029ac9d20950 .concat8 [ 1 1 1 1], L_0000029ac9cbca60, L_0000029ac9d1c420, L_0000029ac9d1c180, L_0000029ac9d1c570;
L_0000029ac9d20770 .concat8 [ 1 1 1 1], L_0000029ac9cbcbb0, L_0000029ac9d1cb20, L_0000029ac9d1c8f0, L_0000029ac9d1c340;
S_0000029ac9cae7a0 .scope module, "a1" "fulladder" 4 6, 5 1 0, S_0000029ac9cae610;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "cy";
v0000029ac9d17120_0 .net "a", 0 0, L_0000029ac9d1a340;  1 drivers
v0000029ac9d167c0_0 .net "b", 0 0, L_0000029ac9d1a660;  1 drivers
v0000029ac9d17440_0 .net "cin", 0 0, v0000029ac9d1a480_0;  alias, 1 drivers
v0000029ac9d15fa0_0 .net "cy", 0 0, L_0000029ac9cbcbb0;  1 drivers
v0000029ac9d16040_0 .net "s", 0 0, L_0000029ac9cbca60;  1 drivers
v0000029ac9d16900_0 .net "x", 0 0, L_0000029ac9cbc980;  1 drivers
v0000029ac9d17b20_0 .net "y", 0 0, L_0000029ac9cbc9f0;  1 drivers
v0000029ac9d16ae0_0 .net "z", 0 0, L_0000029ac9cbcb40;  1 drivers
S_0000029ac9ca8ff0 .scope module, "a1" "and1" 5 7, 2 1 0, S_0000029ac9cae7a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "c";
L_0000029ac9cbc9f0 .functor AND 1, L_0000029ac9d1a340, L_0000029ac9d1a660, C4<1>, C4<1>;
v0000029ac9cb97f0_0 .net "a", 0 0, L_0000029ac9d1a340;  alias, 1 drivers
v0000029ac9cb99d0_0 .net "b", 0 0, L_0000029ac9d1a660;  alias, 1 drivers
v0000029ac9cb9cf0_0 .net "c", 0 0, L_0000029ac9cbc9f0;  alias, 1 drivers
S_0000029ac9ca9180 .scope module, "a2" "and1" 5 9, 2 1 0, S_0000029ac9cae7a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "c";
L_0000029ac9cbcb40 .functor AND 1, v0000029ac9d1a480_0, L_0000029ac9cbc980, C4<1>, C4<1>;
v0000029ac9cb92f0_0 .net "a", 0 0, v0000029ac9d1a480_0;  alias, 1 drivers
v0000029ac9cb9070_0 .net "b", 0 0, L_0000029ac9cbc980;  alias, 1 drivers
v0000029ac9cb9390_0 .net "c", 0 0, L_0000029ac9cbcb40;  alias, 1 drivers
S_0000029ac9c5d480 .scope module, "o1" "or1" 5 10, 2 7 0, S_0000029ac9cae7a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "c";
L_0000029ac9cbcbb0 .functor OR 1, L_0000029ac9cbcb40, L_0000029ac9cbc9f0, C4<0>, C4<0>;
v0000029ac9d16860_0 .net "a", 0 0, L_0000029ac9cbcb40;  alias, 1 drivers
v0000029ac9d15f00_0 .net "b", 0 0, L_0000029ac9cbc9f0;  alias, 1 drivers
v0000029ac9d17080_0 .net "c", 0 0, L_0000029ac9cbcbb0;  alias, 1 drivers
S_0000029ac9d17e20 .scope module, "x1" "xor1" 5 6, 2 19 0, S_0000029ac9cae7a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "c";
L_0000029ac9cbc980 .functor XOR 1, L_0000029ac9d1a340, L_0000029ac9d1a660, C4<0>, C4<0>;
v0000029ac9d17940_0 .net "a", 0 0, L_0000029ac9d1a340;  alias, 1 drivers
v0000029ac9d17bc0_0 .net "b", 0 0, L_0000029ac9d1a660;  alias, 1 drivers
v0000029ac9d16540_0 .net "c", 0 0, L_0000029ac9cbc980;  alias, 1 drivers
S_0000029ac9c5d610 .scope module, "x2" "xor1" 5 8, 2 19 0, S_0000029ac9cae7a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "c";
L_0000029ac9cbca60 .functor XOR 1, v0000029ac9d1a480_0, L_0000029ac9cbc980, C4<0>, C4<0>;
v0000029ac9d17260_0 .net "a", 0 0, v0000029ac9d1a480_0;  alias, 1 drivers
v0000029ac9d160e0_0 .net "b", 0 0, L_0000029ac9cbc980;  alias, 1 drivers
v0000029ac9d17760_0 .net "c", 0 0, L_0000029ac9cbca60;  alias, 1 drivers
S_0000029ac9cabf90 .scope module, "a2" "fulladder" 4 7, 5 1 0, S_0000029ac9cae610;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "cy";
v0000029ac9d16680_0 .net "a", 0 0, L_0000029ac9d1a700;  1 drivers
v0000029ac9d17620_0 .net "b", 0 0, L_0000029ac9d1a7a0;  1 drivers
v0000029ac9d173a0_0 .net "cin", 0 0, L_0000029ac9d1fff0;  1 drivers
v0000029ac9d16360_0 .net "cy", 0 0, L_0000029ac9d1cb20;  1 drivers
v0000029ac9d16720_0 .net "s", 0 0, L_0000029ac9d1c420;  1 drivers
v0000029ac9d16180_0 .net "x", 0 0, L_0000029ac9d1c880;  1 drivers
v0000029ac9d17c60_0 .net "y", 0 0, L_0000029ac9d1cea0;  1 drivers
v0000029ac9d16cc0_0 .net "z", 0 0, L_0000029ac9d1c960;  1 drivers
S_0000029ac9cac120 .scope module, "a1" "and1" 5 7, 2 1 0, S_0000029ac9cabf90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "c";
L_0000029ac9d1cea0 .functor AND 1, L_0000029ac9d1a700, L_0000029ac9d1a7a0, C4<1>, C4<1>;
v0000029ac9d178a0_0 .net "a", 0 0, L_0000029ac9d1a700;  alias, 1 drivers
v0000029ac9d16400_0 .net "b", 0 0, L_0000029ac9d1a7a0;  alias, 1 drivers
v0000029ac9d165e0_0 .net "c", 0 0, L_0000029ac9d1cea0;  alias, 1 drivers
S_0000029ac9c565b0 .scope module, "a2" "and1" 5 9, 2 1 0, S_0000029ac9cabf90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "c";
L_0000029ac9d1c960 .functor AND 1, L_0000029ac9d1fff0, L_0000029ac9d1c880, C4<1>, C4<1>;
v0000029ac9d174e0_0 .net "a", 0 0, L_0000029ac9d1fff0;  alias, 1 drivers
v0000029ac9d17580_0 .net "b", 0 0, L_0000029ac9d1c880;  alias, 1 drivers
v0000029ac9d162c0_0 .net "c", 0 0, L_0000029ac9d1c960;  alias, 1 drivers
S_0000029ac9c56740 .scope module, "o1" "or1" 5 10, 2 7 0, S_0000029ac9cabf90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "c";
L_0000029ac9d1cb20 .functor OR 1, L_0000029ac9d1c960, L_0000029ac9d1cea0, C4<0>, C4<0>;
v0000029ac9d164a0_0 .net "a", 0 0, L_0000029ac9d1c960;  alias, 1 drivers
v0000029ac9d16fe0_0 .net "b", 0 0, L_0000029ac9d1cea0;  alias, 1 drivers
v0000029ac9d16ea0_0 .net "c", 0 0, L_0000029ac9d1cb20;  alias, 1 drivers
S_0000029ac9cc0b00 .scope module, "x1" "xor1" 5 6, 2 19 0, S_0000029ac9cabf90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "c";
L_0000029ac9d1c880 .functor XOR 1, L_0000029ac9d1a700, L_0000029ac9d1a7a0, C4<0>, C4<0>;
v0000029ac9d171c0_0 .net "a", 0 0, L_0000029ac9d1a700;  alias, 1 drivers
v0000029ac9d169a0_0 .net "b", 0 0, L_0000029ac9d1a7a0;  alias, 1 drivers
v0000029ac9d16a40_0 .net "c", 0 0, L_0000029ac9d1c880;  alias, 1 drivers
S_0000029ac9cc0c90 .scope module, "x2" "xor1" 5 8, 2 19 0, S_0000029ac9cabf90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "c";
L_0000029ac9d1c420 .functor XOR 1, L_0000029ac9d1fff0, L_0000029ac9d1c880, C4<0>, C4<0>;
v0000029ac9d16b80_0 .net "a", 0 0, L_0000029ac9d1fff0;  alias, 1 drivers
v0000029ac9d16c20_0 .net "b", 0 0, L_0000029ac9d1c880;  alias, 1 drivers
v0000029ac9d17300_0 .net "c", 0 0, L_0000029ac9d1c420;  alias, 1 drivers
S_0000029ac9cc0e20 .scope module, "a3" "fulladder" 4 8, 5 1 0, S_0000029ac9cae610;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "cy";
v0000029ac9d1a980_0 .net "a", 0 0, L_0000029ac9d203b0;  1 drivers
v0000029ac9d1b600_0 .net "b", 0 0, L_0000029ac9d1f0f0;  1 drivers
v0000029ac9d1b380_0 .net "cin", 0 0, L_0000029ac9d20090;  1 drivers
v0000029ac9d1bba0_0 .net "cy", 0 0, L_0000029ac9d1c8f0;  1 drivers
v0000029ac9d1a020_0 .net "s", 0 0, L_0000029ac9d1c180;  1 drivers
v0000029ac9d1be20_0 .net "x", 0 0, L_0000029ac9d1cf10;  1 drivers
v0000029ac9d1b420_0 .net "y", 0 0, L_0000029ac9d1c490;  1 drivers
v0000029ac9d1a5c0_0 .net "z", 0 0, L_0000029ac9d1cdc0;  1 drivers
S_0000029ac9cc0fb0 .scope module, "a1" "and1" 5 7, 2 1 0, S_0000029ac9cc0e20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "c";
L_0000029ac9d1c490 .functor AND 1, L_0000029ac9d203b0, L_0000029ac9d1f0f0, C4<1>, C4<1>;
v0000029ac9d16d60_0 .net "a", 0 0, L_0000029ac9d203b0;  alias, 1 drivers
v0000029ac9d16e00_0 .net "b", 0 0, L_0000029ac9d1f0f0;  alias, 1 drivers
v0000029ac9d176c0_0 .net "c", 0 0, L_0000029ac9d1c490;  alias, 1 drivers
S_0000029ac9d18320 .scope module, "a2" "and1" 5 9, 2 1 0, S_0000029ac9cc0e20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "c";
L_0000029ac9d1cdc0 .functor AND 1, L_0000029ac9d20090, L_0000029ac9d1cf10, C4<1>, C4<1>;
v0000029ac9d16220_0 .net "a", 0 0, L_0000029ac9d20090;  alias, 1 drivers
v0000029ac9d16f40_0 .net "b", 0 0, L_0000029ac9d1cf10;  alias, 1 drivers
v0000029ac9d17800_0 .net "c", 0 0, L_0000029ac9d1cdc0;  alias, 1 drivers
S_0000029ac9d18e10 .scope module, "o1" "or1" 5 10, 2 7 0, S_0000029ac9cc0e20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "c";
L_0000029ac9d1c8f0 .functor OR 1, L_0000029ac9d1cdc0, L_0000029ac9d1c490, C4<0>, C4<0>;
v0000029ac9d179e0_0 .net "a", 0 0, L_0000029ac9d1cdc0;  alias, 1 drivers
v0000029ac9d17a80_0 .net "b", 0 0, L_0000029ac9d1c490;  alias, 1 drivers
v0000029ac9d17d00_0 .net "c", 0 0, L_0000029ac9d1c8f0;  alias, 1 drivers
S_0000029ac9d18960 .scope module, "x1" "xor1" 5 6, 2 19 0, S_0000029ac9cc0e20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "c";
L_0000029ac9d1cf10 .functor XOR 1, L_0000029ac9d203b0, L_0000029ac9d1f0f0, C4<0>, C4<0>;
v0000029ac9d15e60_0 .net "a", 0 0, L_0000029ac9d203b0;  alias, 1 drivers
v0000029ac9d1ac00_0 .net "b", 0 0, L_0000029ac9d1f0f0;  alias, 1 drivers
v0000029ac9d1afc0_0 .net "c", 0 0, L_0000029ac9d1cf10;  alias, 1 drivers
S_0000029ac9d18af0 .scope module, "x2" "xor1" 5 8, 2 19 0, S_0000029ac9cc0e20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "c";
L_0000029ac9d1c180 .functor XOR 1, L_0000029ac9d20090, L_0000029ac9d1cf10, C4<0>, C4<0>;
v0000029ac9d1a2a0_0 .net "a", 0 0, L_0000029ac9d20090;  alias, 1 drivers
v0000029ac9d1b920_0 .net "b", 0 0, L_0000029ac9d1cf10;  alias, 1 drivers
v0000029ac9d1b2e0_0 .net "c", 0 0, L_0000029ac9d1c180;  alias, 1 drivers
S_0000029ac9d187d0 .scope module, "a4" "fulladder" 4 9, 5 1 0, S_0000029ac9cae610;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "cy";
v0000029ac9d1a8e0_0 .net "a", 0 0, L_0000029ac9d1fb90;  1 drivers
v0000029ac9d1aca0_0 .net "b", 0 0, L_0000029ac9d1f230;  1 drivers
v0000029ac9d1aac0_0 .net "cin", 0 0, L_0000029ac9d1faf0;  1 drivers
v0000029ac9d1bc40_0 .net "cy", 0 0, L_0000029ac9d1c340;  1 drivers
v0000029ac9d1bd80_0 .net "s", 0 0, L_0000029ac9d1c570;  1 drivers
v0000029ac9d1bec0_0 .net "x", 0 0, L_0000029ac9d1c7a0;  1 drivers
v0000029ac9d1ad40_0 .net "y", 0 0, L_0000029ac9d1c3b0;  1 drivers
v0000029ac9d1ade0_0 .net "z", 0 0, L_0000029ac9d1cc70;  1 drivers
S_0000029ac9d18000 .scope module, "a1" "and1" 5 7, 2 1 0, S_0000029ac9d187d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "c";
L_0000029ac9d1c3b0 .functor AND 1, L_0000029ac9d1fb90, L_0000029ac9d1f230, C4<1>, C4<1>;
v0000029ac9d1b4c0_0 .net "a", 0 0, L_0000029ac9d1fb90;  alias, 1 drivers
v0000029ac9d1b9c0_0 .net "b", 0 0, L_0000029ac9d1f230;  alias, 1 drivers
v0000029ac9d1ba60_0 .net "c", 0 0, L_0000029ac9d1c3b0;  alias, 1 drivers
S_0000029ac9d184b0 .scope module, "a2" "and1" 5 9, 2 1 0, S_0000029ac9d187d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "c";
L_0000029ac9d1cc70 .functor AND 1, L_0000029ac9d1faf0, L_0000029ac9d1c7a0, C4<1>, C4<1>;
v0000029ac9d1b560_0 .net "a", 0 0, L_0000029ac9d1faf0;  alias, 1 drivers
v0000029ac9d1aa20_0 .net "b", 0 0, L_0000029ac9d1c7a0;  alias, 1 drivers
v0000029ac9d1bce0_0 .net "c", 0 0, L_0000029ac9d1cc70;  alias, 1 drivers
S_0000029ac9d18c80 .scope module, "o1" "or1" 5 10, 2 7 0, S_0000029ac9d187d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "c";
L_0000029ac9d1c340 .functor OR 1, L_0000029ac9d1cc70, L_0000029ac9d1c3b0, C4<0>, C4<0>;
v0000029ac9d1b6a0_0 .net "a", 0 0, L_0000029ac9d1cc70;  alias, 1 drivers
v0000029ac9d1b060_0 .net "b", 0 0, L_0000029ac9d1c3b0;  alias, 1 drivers
v0000029ac9d1b240_0 .net "c", 0 0, L_0000029ac9d1c340;  alias, 1 drivers
S_0000029ac9d18640 .scope module, "x1" "xor1" 5 6, 2 19 0, S_0000029ac9d187d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "c";
L_0000029ac9d1c7a0 .functor XOR 1, L_0000029ac9d1fb90, L_0000029ac9d1f230, C4<0>, C4<0>;
v0000029ac9d1a3e0_0 .net "a", 0 0, L_0000029ac9d1fb90;  alias, 1 drivers
v0000029ac9d1ae80_0 .net "b", 0 0, L_0000029ac9d1f230;  alias, 1 drivers
v0000029ac9d1b740_0 .net "c", 0 0, L_0000029ac9d1c7a0;  alias, 1 drivers
S_0000029ac9d18190 .scope module, "x2" "xor1" 5 8, 2 19 0, S_0000029ac9d187d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "c";
L_0000029ac9d1c570 .functor XOR 1, L_0000029ac9d1faf0, L_0000029ac9d1c7a0, C4<0>, C4<0>;
v0000029ac9d1b7e0_0 .net "a", 0 0, L_0000029ac9d1faf0;  alias, 1 drivers
v0000029ac9d1b880_0 .net "b", 0 0, L_0000029ac9d1c7a0;  alias, 1 drivers
v0000029ac9d1bb00_0 .net "c", 0 0, L_0000029ac9d1c570;  alias, 1 drivers
    .scope S_0000029ac9caf5f0;
T_0 ;
    %vpi_call 3 8 "$dumpfile", "dump.vcd" {0 0 0};
    %vpi_call 3 9 "$dumpvars", 32'sb00000000000000000000000000000000, S_0000029ac9caf5f0 {0 0 0};
    %end;
    .thread T_0;
    .scope S_0000029ac9caf5f0;
T_1 ;
    %vpi_call 3 12 "$monitor", &PV<v0000029ac9d1af20_0, 3, 1>, &PV<v0000029ac9d1af20_0, 2, 1>, &PV<v0000029ac9d1af20_0, 1, 1>, &PV<v0000029ac9d1af20_0, 0, 1>, " + ", &PV<v0000029ac9d1b100_0, 3, 1>, &PV<v0000029ac9d1b100_0, 2, 1>, &PV<v0000029ac9d1b100_0, 1, 1>, &PV<v0000029ac9d1b100_0, 0, 1>, " = ", &PV<v0000029ac9d1b1a0_0, 3, 1>, &PV<v0000029ac9d1a200_0, 3, 1>, &PV<v0000029ac9d1a200_0, 2, 1>, &PV<v0000029ac9d1a200_0, 1, 1>, &PV<v0000029ac9d1a200_0, 0, 1> {0 0 0};
    %pushi/vec4 11, 0, 4;
    %store/vec4 v0000029ac9d1af20_0, 0, 4;
    %pushi/vec4 3, 0, 4;
    %store/vec4 v0000029ac9d1b100_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000029ac9d1a480_0, 0, 1;
    %end;
    .thread T_1;
# The file index is used to find the file name in the following table.
:file_names 6;
    "N/A";
    "<interactive>";
    "basicgates.v";
    "test.v";
    "bin_add.v";
    "adder.v";
