strict digraph "" {
	node [label="\N"];
	"705:BL"	 [ast="<pyverilog.vparser.ast.Block object at 0x7f90abda41d0>",
		fillcolor=turquoise,
		label="705:BL",
		statements="[]",
		style=filled,
		typ=Block];
	"706:IF"	 [ast="<pyverilog.vparser.ast.IfStatement object at 0x7f90abda4190>",
		fillcolor=springgreen,
		label="706:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"705:BL" -> "706:IF"	 [cond="[]",
		lineno=None];
	"743:CA"	 [ast="<pyverilog.vparser.ast.Case object at 0x7f90abd89050>",
		fillcolor=lightcyan,
		label="743:CA",
		statements="[]",
		style=filled,
		typ=Case];
	"744:BL"	 [ast="<pyverilog.vparser.ast.Block object at 0x7f90abd89090>",
		fillcolor=turquoise,
		label="744:BL
raddr_a <= { LUT_ADDR_WIDTH{ 1'b0 } };
raddr_b <= { LUT_ADDR_WIDTH{ 1'b0 } };
raddr_c <= { LUT_ADDR_WIDTH{ 1'b0 } };",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f90abd890d0>, <pyverilog.vparser.ast.NonblockingSubstitution object \
at 0x7f90abd892d0>, <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f90abd2bed0>]",
		style=filled,
		typ=Block];
	"743:CA" -> "744:BL"	 [cond="[]",
		lineno=None];
	"704:AL"	 [ast="<pyverilog.vparser.ast.Always object at 0x7f90abe46c10>",
		clk_sens=False,
		fillcolor=gold,
		label="704:AL",
		sens="['clk', 'rst_n']",
		statements="[]",
		style=filled,
		typ=Always,
		use_var="['rst_n', 'raddr_b', 'IMG_WIDTH', 'raddr_a', 'raddr_c', 'window_line_counter', 'window_column_counter']"];
	"704:AL" -> "705:BL"	 [cond="[]",
		lineno=None];
	"713:IF"	 [ast="<pyverilog.vparser.ast.IfStatement object at 0x7f90abda4410>",
		fillcolor=springgreen,
		label="713:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"719:BL"	 [ast="<pyverilog.vparser.ast.Block object at 0x7f90abda4450>",
		fillcolor=turquoise,
		label="719:BL
window_column_counter <= 10'd0;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f90abda4290>]",
		style=filled,
		typ=Block];
	"713:IF" -> "719:BL"	 [cond="['window_column_counter', 'IMG_WIDTH']",
		label="!((window_column_counter != IMG_WIDTH / 4 - 1))",
		lineno=713];
	"713:BL"	 [ast="<pyverilog.vparser.ast.Block object at 0x7f90abd894d0>",
		fillcolor=turquoise,
		label="713:BL
window_column_counter <= window_column_counter + 1'b1;
valid <= 1'b1;
raddr_a <= raddr_a + 1'b1;
raddr_b <= raddr_b + 1'b1;
\
raddr_c <= raddr_c + 1'b1;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f90abd89510>, <pyverilog.vparser.ast.NonblockingSubstitution object \
at 0x7f90abd89750>, <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f90abd89890>, <pyverilog.vparser.ast.NonblockingSubstitution \
object at 0x7f90abd89a50>, <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f90abd89c10>]",
		style=filled,
		typ=Block];
	"713:IF" -> "713:BL"	 [cond="['window_column_counter', 'IMG_WIDTH']",
		label="(window_column_counter != IMG_WIDTH / 4 - 1)",
		lineno=713];
	"721:CS"	 [ast="<pyverilog.vparser.ast.CaseStatement object at 0x7f90abda44d0>",
		fillcolor=linen,
		label="721:CS",
		statements="[]",
		style=filled,
		typ=CaseStatement];
	"721:CS" -> "743:CA"	 [cond="['window_line_counter']",
		label=window_line_counter,
		lineno=721];
	"736:CA"	 [ast="<pyverilog.vparser.ast.Case object at 0x7f90abd85810>",
		fillcolor=lightcyan,
		label="736:CA",
		statements="[]",
		style=filled,
		typ=Case];
	"721:CS" -> "736:CA"	 [cond="['window_line_counter']",
		label=window_line_counter,
		lineno=721];
	"729:CA"	 [ast="<pyverilog.vparser.ast.Case object at 0x7f90abda4f50>",
		fillcolor=lightcyan,
		label="729:CA",
		statements="[]",
		style=filled,
		typ=Case];
	"721:CS" -> "729:CA"	 [cond="['window_line_counter']",
		label=window_line_counter,
		lineno=721];
	"722:CA"	 [ast="<pyverilog.vparser.ast.Case object at 0x7f90abda4490>",
		fillcolor=lightcyan,
		label="722:CA",
		statements="[]",
		style=filled,
		typ=Case];
	"721:CS" -> "722:CA"	 [cond="['window_line_counter']",
		label=window_line_counter,
		lineno=721];
	"Leaf_704:AL"	 [def_var="['window_line_counter', 'valid', 'raddr_a', 'raddr_c', 'raddr_b', 'window_column_counter']",
		label="Leaf_704:AL"];
	"744:BL" -> "Leaf_704:AL"	 [cond="[]",
		lineno=None];
	"706:BL"	 [ast="<pyverilog.vparser.ast.Block object at 0x7f90abe46050>",
		fillcolor=turquoise,
		label="706:BL
window_column_counter <= 10'd0;
window_line_counter <= 2'b00;
raddr_a <= { LUT_ADDR_WIDTH{ 1'b0 } };
raddr_b <= { LUT_ADDR_\
WIDTH{ 1'b0 } };
raddr_c <= { LUT_ADDR_WIDTH{ 1'b0 } };",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f90abe46090>, <pyverilog.vparser.ast.NonblockingSubstitution object \
at 0x7f90abe46210>, <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f90abe46390>, <pyverilog.vparser.ast.NonblockingSubstitution \
object at 0x7f90abe46610>, <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f90abe46890>]",
		style=filled,
		typ=Block];
	"706:BL" -> "Leaf_704:AL"	 [cond="[]",
		lineno=None];
	"737:BL"	 [ast="<pyverilog.vparser.ast.Block object at 0x7f90abd85890>",
		fillcolor=turquoise,
		label="737:BL
raddr_b <= raddr_b - window_column_counter;
raddr_a <= raddr_a - window_column_counter;
raddr_c <= raddr_c + 1'b1;
window_\
line_counter = 2'b00;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f90abd858d0>, <pyverilog.vparser.ast.NonblockingSubstitution object \
at 0x7f90abd85ad0>, <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f90abd85cd0>, <pyverilog.vparser.ast.BlockingSubstitution \
object at 0x7f90abd85e90>]",
		style=filled,
		typ=Block];
	"737:BL" -> "Leaf_704:AL"	 [cond="[]",
		lineno=None];
	"719:BL" -> "721:CS"	 [cond="[]",
		lineno=None];
	"736:CA" -> "737:BL"	 [cond="[]",
		lineno=None];
	"712:BL"	 [ast="<pyverilog.vparser.ast.Block object at 0x7f90abda4150>",
		fillcolor=turquoise,
		label="712:BL",
		statements="[]",
		style=filled,
		typ=Block];
	"712:BL" -> "713:IF"	 [cond="[]",
		lineno=None];
	"730:BL"	 [ast="<pyverilog.vparser.ast.Block object at 0x7f90abda4fd0>",
		fillcolor=turquoise,
		label="730:BL
raddr_b <= raddr_b + 1'b1;
raddr_a <= raddr_a - window_column_counter;
raddr_c <= raddr_c - window_column_counter;
window_\
line_counter = window_line_counter + 1'b1;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f90abda4690>, <pyverilog.vparser.ast.NonblockingSubstitution object \
at 0x7f90abd851d0>, <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f90abd853d0>, <pyverilog.vparser.ast.BlockingSubstitution \
object at 0x7f90abd855d0>]",
		style=filled,
		typ=Block];
	"730:BL" -> "Leaf_704:AL"	 [cond="[]",
		lineno=None];
	"723:BL"	 [ast="<pyverilog.vparser.ast.Block object at 0x7f90abda4650>",
		fillcolor=turquoise,
		label="723:BL
raddr_a <= raddr_a + 1'b1;
raddr_b <= raddr_b - window_column_counter;
raddr_c <= raddr_c - window_column_counter;
window_\
line_counter = window_line_counter + 1'b1;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f90abda46d0>, <pyverilog.vparser.ast.NonblockingSubstitution object \
at 0x7f90abda48d0>, <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f90abda4b10>, <pyverilog.vparser.ast.BlockingSubstitution \
object at 0x7f90abda4d10>]",
		style=filled,
		typ=Block];
	"723:BL" -> "Leaf_704:AL"	 [cond="[]",
		lineno=None];
	"729:CA" -> "730:BL"	 [cond="[]",
		lineno=None];
	"722:CA" -> "723:BL"	 [cond="[]",
		lineno=None];
	"706:IF" -> "706:BL"	 [cond="['rst_n']",
		label="(~rst_n)",
		lineno=706];
	"706:IF" -> "712:BL"	 [cond="['rst_n']",
		label="!((~rst_n))",
		lineno=706];
	"713:BL" -> "Leaf_704:AL"	 [cond="[]",
		lineno=None];
}
