{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1716573636004 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition " "Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1716573636005 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri May 24 19:00:35 2024 " "Processing started: Fri May 24 19:00:35 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1716573636005 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716573636005 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off AirFryer -c AirFryer " "Command: quartus_map --read_settings_files=on --write_settings_files=off AirFryer -c AirFryer" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716573636005 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1716573636258 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1716573636258 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Debouncer.vhd 2 1 " "Found 2 design units, including 1 entities, in source file Debouncer.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Debouncer-Behavioral " "Found design unit 1: Debouncer-Behavioral" {  } { { "Debouncer.vhd" "" { Text "/home/tiago/Documents/lsd-project/src/Debouncer.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716573641630 ""} { "Info" "ISGN_ENTITY_NAME" "1 Debouncer " "Found entity 1: Debouncer" {  } { { "Debouncer.vhd" "" { Text "/home/tiago/Documents/lsd-project/src/Debouncer.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716573641630 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716573641630 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "DebounceUnits.vhd 2 1 " "Found 2 design units, including 1 entities, in source file DebounceUnits.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DebounceUnits-Behavioral " "Found design unit 1: DebounceUnits-Behavioral" {  } { { "DebounceUnits.vhd" "" { Text "/home/tiago/Documents/lsd-project/src/DebounceUnits.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716573641631 ""} { "Info" "ISGN_ENTITY_NAME" "1 DebounceUnits " "Found entity 1: DebounceUnits" {  } { { "DebounceUnits.vhd" "" { Text "/home/tiago/Documents/lsd-project/src/DebounceUnits.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716573641631 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716573641631 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "DisplaysController.vhd 2 1 " "Found 2 design units, including 1 entities, in source file DisplaysController.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DisplaysController-Behavioral " "Found design unit 1: DisplaysController-Behavioral" {  } { { "DisplaysController.vhd" "" { Text "/home/tiago/Documents/lsd-project/src/DisplaysController.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716573641631 ""} { "Info" "ISGN_ENTITY_NAME" "1 DisplaysController " "Found entity 1: DisplaysController" {  } { { "DisplaysController.vhd" "" { Text "/home/tiago/Documents/lsd-project/src/DisplaysController.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716573641631 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716573641631 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Bin7SegDecoder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file Bin7SegDecoder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Bin7SegDecoder-Behavioral " "Found design unit 1: Bin7SegDecoder-Behavioral" {  } { { "Bin7SegDecoder.vhd" "" { Text "/home/tiago/Documents/lsd-project/src/Bin7SegDecoder.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716573641631 ""} { "Info" "ISGN_ENTITY_NAME" "1 Bin7SegDecoder " "Found entity 1: Bin7SegDecoder" {  } { { "Bin7SegDecoder.vhd" "" { Text "/home/tiago/Documents/lsd-project/src/Bin7SegDecoder.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716573641631 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716573641631 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "AirFryer.vhd 2 1 " "Found 2 design units, including 1 entities, in source file AirFryer.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 AirFryer-Demo " "Found design unit 1: AirFryer-Demo" {  } { { "AirFryer.vhd" "" { Text "/home/tiago/Documents/lsd-project/src/AirFryer.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716573641632 ""} { "Info" "ISGN_ENTITY_NAME" "1 AirFryer " "Found entity 1: AirFryer" {  } { { "AirFryer.vhd" "" { Text "/home/tiago/Documents/lsd-project/src/AirFryer.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716573641632 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716573641632 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "TemperatureController.vhd 2 1 " "Found 2 design units, including 1 entities, in source file TemperatureController.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 TemperatureController-Behavioral " "Found design unit 1: TemperatureController-Behavioral" {  } { { "TemperatureController.vhd" "" { Text "/home/tiago/Documents/lsd-project/src/TemperatureController.vhd" 30 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716573641632 ""} { "Info" "ISGN_ENTITY_NAME" "1 TemperatureController " "Found entity 1: TemperatureController" {  } { { "TemperatureController.vhd" "" { Text "/home/tiago/Documents/lsd-project/src/TemperatureController.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716573641632 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716573641632 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "TimeController.vhd 2 1 " "Found 2 design units, including 1 entities, in source file TimeController.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 TimeController-Behavioral " "Found design unit 1: TimeController-Behavioral" {  } { { "TimeController.vhd" "" { Text "/home/tiago/Documents/lsd-project/src/TimeController.vhd" 35 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716573641633 ""} { "Info" "ISGN_ENTITY_NAME" "1 TimeController " "Found entity 1: TimeController" {  } { { "TimeController.vhd" "" { Text "/home/tiago/Documents/lsd-project/src/TimeController.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716573641633 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716573641633 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ProgramSelector.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ProgramSelector.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ProgramSelector-Behavioral " "Found design unit 1: ProgramSelector-Behavioral" {  } { { "ProgramSelector.vhd" "" { Text "/home/tiago/Documents/lsd-project/src/ProgramSelector.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716573641633 ""} { "Info" "ISGN_ENTITY_NAME" "1 ProgramSelector " "Found entity 1: ProgramSelector" {  } { { "ProgramSelector.vhd" "" { Text "/home/tiago/Documents/lsd-project/src/ProgramSelector.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716573641633 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716573641633 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "TimerN.vhd 2 1 " "Found 2 design units, including 1 entities, in source file TimerN.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 TimerN-Behavioral " "Found design unit 1: TimerN-Behavioral" {  } { { "TimerN.vhd" "" { Text "/home/tiago/Documents/lsd-project/src/TimerN.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716573641634 ""} { "Info" "ISGN_ENTITY_NAME" "1 TimerN " "Found entity 1: TimerN" {  } { { "TimerN.vhd" "" { Text "/home/tiago/Documents/lsd-project/src/TimerN.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716573641634 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716573641634 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "PulseGen.vhd 2 1 " "Found 2 design units, including 1 entities, in source file PulseGen.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 PulseGen-Behavioral " "Found design unit 1: PulseGen-Behavioral" {  } { { "PulseGen.vhd" "" { Text "/home/tiago/Documents/lsd-project/src/PulseGen.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716573641634 ""} { "Info" "ISGN_ENTITY_NAME" "1 PulseGen " "Found entity 1: PulseGen" {  } { { "PulseGen.vhd" "" { Text "/home/tiago/Documents/lsd-project/src/PulseGen.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716573641634 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716573641634 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "AirFryerFSM.vhd 2 1 " "Found 2 design units, including 1 entities, in source file AirFryerFSM.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 AirFryerFSM-Behavioral " "Found design unit 1: AirFryerFSM-Behavioral" {  } { { "AirFryerFSM.vhd" "" { Text "/home/tiago/Documents/lsd-project/src/AirFryerFSM.vhd" 32 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716573641635 ""} { "Info" "ISGN_ENTITY_NAME" "1 AirFryerFSM " "Found entity 1: AirFryerFSM" {  } { { "AirFryerFSM.vhd" "" { Text "/home/tiago/Documents/lsd-project/src/AirFryerFSM.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716573641635 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716573641635 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "BlinkGen.vhd 2 1 " "Found 2 design units, including 1 entities, in source file BlinkGen.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 BlinkGen-Behavioral " "Found design unit 1: BlinkGen-Behavioral" {  } { { "BlinkGen.vhd" "" { Text "/home/tiago/Documents/lsd-project/src/BlinkGen.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716573641635 ""} { "Info" "ISGN_ENTITY_NAME" "1 BlinkGen " "Found entity 1: BlinkGen" {  } { { "BlinkGen.vhd" "" { Text "/home/tiago/Documents/lsd-project/src/BlinkGen.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716573641635 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716573641635 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "AirFryer " "Elaborating entity \"AirFryer\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1716573641686 ""}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "LEDR\[7..4\] AirFryer.vhd(11) " "Using initial value X (don't care) for net \"LEDR\[7..4\]\" at AirFryer.vhd(11)" {  } { { "AirFryer.vhd" "" { Text "/home/tiago/Documents/lsd-project/src/AirFryer.vhd" 11 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716573641687 "|AirFryer"}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "LEDG\[3..2\] AirFryer.vhd(12) " "Using initial value X (don't care) for net \"LEDG\[3..2\]\" at AirFryer.vhd(12)" {  } { { "AirFryer.vhd" "" { Text "/home/tiago/Documents/lsd-project/src/AirFryer.vhd" 12 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716573641687 "|AirFryer"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "DebounceUnits DebounceUnits:keys_debounce A:behavioral " "Elaborating entity \"DebounceUnits\" using architecture \"A:behavioral\" for hierarchy \"DebounceUnits:keys_debounce\"" {  } { { "AirFryer.vhd" "keys_debounce" { Text "/home/tiago/Documents/lsd-project/src/AirFryer.vhd" 53 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716573641687 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "Debouncer DebounceUnits:keys_debounce\|Debouncer:time_up_debouncer A:behavioral " "Elaborating entity \"Debouncer\" using architecture \"A:behavioral\" for hierarchy \"DebounceUnits:keys_debounce\|Debouncer:time_up_debouncer\"" {  } { { "DebounceUnits.vhd" "time_up_debouncer" { Text "/home/tiago/Documents/lsd-project/src/DebounceUnits.vhd" 24 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716573641688 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PulseGen PulseGen:pulseGen " "Elaborating entity \"PulseGen\" for hierarchy \"PulseGen:pulseGen\"" {  } { { "AirFryer.vhd" "pulseGen" { Text "/home/tiago/Documents/lsd-project/src/AirFryer.vhd" 67 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716573641689 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "ProgramSelector ProgramSelector:progamSelector A:behavioral " "Elaborating entity \"ProgramSelector\" using architecture \"A:behavioral\" for hierarchy \"ProgramSelector:progamSelector\"" {  } { { "AirFryer.vhd" "progamSelector" { Text "/home/tiago/Documents/lsd-project/src/AirFryer.vhd" 76 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716573641690 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "TemperatureController TemperatureController:TemperatureController A:behavioral " "Elaborating entity \"TemperatureController\" using architecture \"A:behavioral\" for hierarchy \"TemperatureController:TemperatureController\"" {  } { { "AirFryer.vhd" "TemperatureController" { Text "/home/tiago/Documents/lsd-project/src/AirFryer.vhd" 87 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716573641691 ""}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "tempMin TemperatureController.vhd(31) " "VHDL Signal Declaration warning at TemperatureController.vhd(31): used explicit default value for signal \"tempMin\" because signal was never assigned a value" {  } { { "TemperatureController.vhd" "" { Text "/home/tiago/Documents/lsd-project/src/TemperatureController.vhd" 31 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1716573641692 "|AirFryer|TemperatureController:TemperatureController"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "tempMax TemperatureController.vhd(32) " "VHDL Signal Declaration warning at TemperatureController.vhd(32): used explicit default value for signal \"tempMax\" because signal was never assigned a value" {  } { { "TemperatureController.vhd" "" { Text "/home/tiago/Documents/lsd-project/src/TemperatureController.vhd" 32 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1716573641692 "|AirFryer|TemperatureController:TemperatureController"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "TimerN TemperatureController:TemperatureController\|TimerN:timer A:behavioral " "Elaborating entity \"TimerN\" using architecture \"A:behavioral\" for hierarchy \"TemperatureController:TemperatureController\|TimerN:timer\"" {  } { { "TemperatureController.vhd" "timer" { Text "/home/tiago/Documents/lsd-project/src/TemperatureController.vhd" 42 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716573641709 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "TimeController TimeController:TimeController A:behavioral " "Elaborating entity \"TimeController\" using architecture \"A:behavioral\" for hierarchy \"TimeController:TimeController\"" {  } { { "AirFryer.vhd" "TimeController" { Text "/home/tiago/Documents/lsd-project/src/AirFryer.vhd" 113 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716573641710 ""}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "timeCookMin TimeController.vhd(37) " "VHDL Signal Declaration warning at TimeController.vhd(37): used explicit default value for signal \"timeCookMin\" because signal was never assigned a value" {  } { { "TimeController.vhd" "" { Text "/home/tiago/Documents/lsd-project/src/TimeController.vhd" 37 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1716573641712 "|AirFryer|TimeController:TimeController"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "timeCookMax TimeController.vhd(38) " "VHDL Signal Declaration warning at TimeController.vhd(38): used explicit default value for signal \"timeCookMax\" because signal was never assigned a value" {  } { { "TimeController.vhd" "" { Text "/home/tiago/Documents/lsd-project/src/TimeController.vhd" 38 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1716573641712 "|AirFryer|TimeController:TimeController"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "timePreHeatMin TimeController.vhd(41) " "VHDL Signal Declaration warning at TimeController.vhd(41): used explicit default value for signal \"timePreHeatMin\" because signal was never assigned a value" {  } { { "TimeController.vhd" "" { Text "/home/tiago/Documents/lsd-project/src/TimeController.vhd" 41 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1716573641712 "|AirFryer|TimeController:TimeController"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "timePreHeatMax TimeController.vhd(42) " "VHDL Signal Declaration warning at TimeController.vhd(42): used explicit default value for signal \"timePreHeatMax\" because signal was never assigned a value" {  } { { "TimeController.vhd" "" { Text "/home/tiago/Documents/lsd-project/src/TimeController.vhd" 42 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1716573641712 "|AirFryer|TimeController:TimeController"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "run TimeController.vhd(133) " "VHDL Process Statement warning at TimeController.vhd(133): signal \"run\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "TimeController.vhd" "" { Text "/home/tiago/Documents/lsd-project/src/TimeController.vhd" 133 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1716573641712 "|AirFryer|TimeController:TimeController"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "timeTotalShown TimeController.vhd(146) " "VHDL Process Statement warning at TimeController.vhd(146): signal \"timeTotalShown\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "TimeController.vhd" "" { Text "/home/tiago/Documents/lsd-project/src/TimeController.vhd" 146 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1716573641712 "|AirFryer|TimeController:TimeController"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "timeTotalShown TimeController.vhd(147) " "VHDL Process Statement warning at TimeController.vhd(147): signal \"timeTotalShown\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "TimeController.vhd" "" { Text "/home/tiago/Documents/lsd-project/src/TimeController.vhd" 147 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1716573641712 "|AirFryer|TimeController:TimeController"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "ledSignal TimeController.vhd(128) " "VHDL Process Statement warning at TimeController.vhd(128): inferring latch(es) for signal or variable \"ledSignal\", which holds its previous value in one or more paths through the process" {  } { { "TimeController.vhd" "" { Text "/home/tiago/Documents/lsd-project/src/TimeController.vhd" 128 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1716573641712 "|AirFryer|TimeController:TimeController"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ledSignal TimeController.vhd(128) " "Inferred latch for \"ledSignal\" at TimeController.vhd(128)" {  } { { "TimeController.vhd" "" { Text "/home/tiago/Documents/lsd-project/src/TimeController.vhd" 128 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716573641712 "|AirFryer|TimeController:TimeController"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "AirFryerFSM AirFryerFSM:AirFryerFSM A:behavioral " "Elaborating entity \"AirFryerFSM\" using architecture \"A:behavioral\" for hierarchy \"AirFryerFSM:AirFryerFSM\"" {  } { { "AirFryer.vhd" "AirFryerFSM" { Text "/home/tiago/Documents/lsd-project/src/AirFryer.vhd" 141 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716573641712 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "timePreHeat AirFryerFSM.vhd(76) " "VHDL Process Statement warning at AirFryerFSM.vhd(76): signal \"timePreHeat\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "AirFryerFSM.vhd" "" { Text "/home/tiago/Documents/lsd-project/src/AirFryerFSM.vhd" 76 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1716573641713 "|AirFryer|AirFryerFSM:AirFryerFSM"}
{ "Warning" "WVRFX_VHDL_COMPARING_UNEQUAL_ARRAYS" "TRUE AirFryerFSM.vhd(76) " "VHDL warning at AirFryerFSM.vhd(76): comparison between unequal length operands always returns TRUE" {  } { { "AirFryerFSM.vhd" "" { Text "/home/tiago/Documents/lsd-project/src/AirFryerFSM.vhd" 76 0 0 } }  } 0 10620 "VHDL warning at %2!s!: comparison between unequal length operands always returns %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716573641713 "|AirFryer|AirFryerFSM:AirFryerFSM"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "timeCook AirFryerFSM.vhd(91) " "VHDL Process Statement warning at AirFryerFSM.vhd(91): signal \"timeCook\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "AirFryerFSM.vhd" "" { Text "/home/tiago/Documents/lsd-project/src/AirFryerFSM.vhd" 91 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1716573641713 "|AirFryer|AirFryerFSM:AirFryerFSM"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "s_foodIn AirFryerFSM.vhd(96) " "VHDL Process Statement warning at AirFryerFSM.vhd(96): signal \"s_foodIn\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "AirFryerFSM.vhd" "" { Text "/home/tiago/Documents/lsd-project/src/AirFryerFSM.vhd" 96 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1716573641713 "|AirFryer|AirFryerFSM:AirFryerFSM"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "s_foodIn AirFryerFSM.vhd(97) " "VHDL Process Statement warning at AirFryerFSM.vhd(97): signal \"s_foodIn\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "AirFryerFSM.vhd" "" { Text "/home/tiago/Documents/lsd-project/src/AirFryerFSM.vhd" 97 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1716573641713 "|AirFryer|AirFryerFSM:AirFryerFSM"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "timeCook AirFryerFSM.vhd(110) " "VHDL Process Statement warning at AirFryerFSM.vhd(110): signal \"timeCook\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "AirFryerFSM.vhd" "" { Text "/home/tiago/Documents/lsd-project/src/AirFryerFSM.vhd" 110 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1716573641713 "|AirFryer|AirFryerFSM:AirFryerFSM"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "s_blink AirFryerFSM.vhd(111) " "VHDL Process Statement warning at AirFryerFSM.vhd(111): signal \"s_blink\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "AirFryerFSM.vhd" "" { Text "/home/tiago/Documents/lsd-project/src/AirFryerFSM.vhd" 111 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1716573641713 "|AirFryer|AirFryerFSM:AirFryerFSM"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "s_foodIn AirFryerFSM.vhd(55) " "VHDL Process Statement warning at AirFryerFSM.vhd(55): inferring latch(es) for signal or variable \"s_foodIn\", which holds its previous value in one or more paths through the process" {  } { { "AirFryerFSM.vhd" "" { Text "/home/tiago/Documents/lsd-project/src/AirFryerFSM.vhd" 55 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1716573641714 "|AirFryer|AirFryerFSM:AirFryerFSM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_foodIn AirFryerFSM.vhd(55) " "Inferred latch for \"s_foodIn\" at AirFryerFSM.vhd(55)" {  } { { "AirFryerFSM.vhd" "" { Text "/home/tiago/Documents/lsd-project/src/AirFryerFSM.vhd" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716573641714 "|AirFryer|AirFryerFSM:AirFryerFSM"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "BlinkGen AirFryerFSM:AirFryerFSM\|BlinkGen:blinkGen A:behavioral " "Elaborating entity \"BlinkGen\" using architecture \"A:behavioral\" for hierarchy \"AirFryerFSM:AirFryerFSM\|BlinkGen:blinkGen\"" {  } { { "AirFryerFSM.vhd" "blinkGen" { Text "/home/tiago/Documents/lsd-project/src/AirFryerFSM.vhd" 50 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716573641717 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "DisplaysController DisplaysController:DisplaysController A:behavioral " "Elaborating entity \"DisplaysController\" using architecture \"A:behavioral\" for hierarchy \"DisplaysController:DisplaysController\"" {  } { { "AirFryer.vhd" "DisplaysController" { Text "/home/tiago/Documents/lsd-project/src/AirFryer.vhd" 173 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716573641718 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "teste DisplaysController.vhd(21) " "Verilog HDL or VHDL warning at DisplaysController.vhd(21): object \"teste\" assigned a value but never read" {  } { { "DisplaysController.vhd" "" { Text "/home/tiago/Documents/lsd-project/src/DisplaysController.vhd" 21 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1716573641718 "|AirFryer|DisplaysController:DisplaysController"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "Bin7SegDecoder DisplaysController:DisplaysController\|Bin7SegDecoder:bin7SegTemperatura A:behavioral " "Elaborating entity \"Bin7SegDecoder\" using architecture \"A:behavioral\" for hierarchy \"DisplaysController:DisplaysController\|Bin7SegDecoder:bin7SegTemperatura\"" {  } { { "DisplaysController.vhd" "bin7SegTemperatura" { Text "/home/tiago/Documents/lsd-project/src/DisplaysController.vhd" 24 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716573641719 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "14 " "Inferred 14 megafunctions from design logic" { { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "TemperatureController:TemperatureController\|Mod2 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"TemperatureController:TemperatureController\|Mod2\"" {  } { { "TemperatureController.vhd" "Mod2" { Text "/home/tiago/Documents/lsd-project/src/TemperatureController.vhd" 117 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1716573642407 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "TemperatureController:TemperatureController\|Div1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"TemperatureController:TemperatureController\|Div1\"" {  } { { "TemperatureController.vhd" "Div1" { Text "/home/tiago/Documents/lsd-project/src/TemperatureController.vhd" 116 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1716573642407 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "TemperatureController:TemperatureController\|Mod1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"TemperatureController:TemperatureController\|Mod1\"" {  } { { "TemperatureController.vhd" "Mod1" { Text "/home/tiago/Documents/lsd-project/src/TemperatureController.vhd" 116 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1716573642407 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "TemperatureController:TemperatureController\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"TemperatureController:TemperatureController\|Div0\"" {  } { { "TemperatureController.vhd" "Div0" { Text "/home/tiago/Documents/lsd-project/src/TemperatureController.vhd" 115 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1716573642407 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "TemperatureController:TemperatureController\|Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"TemperatureController:TemperatureController\|Mod0\"" {  } { { "TemperatureController.vhd" "Mod0" { Text "/home/tiago/Documents/lsd-project/src/TemperatureController.vhd" 115 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1716573642407 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "TimeController:TimeController\|Mod3 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"TimeController:TimeController\|Mod3\"" {  } { { "TimeController.vhd" "Mod3" { Text "/home/tiago/Documents/lsd-project/src/TimeController.vhd" 143 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1716573642407 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "TimeController:TimeController\|Mod1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"TimeController:TimeController\|Mod1\"" {  } { { "TimeController.vhd" "Mod1" { Text "/home/tiago/Documents/lsd-project/src/TimeController.vhd" 138 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1716573642407 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "TimeController:TimeController\|Mod5 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"TimeController:TimeController\|Mod5\"" {  } { { "TimeController.vhd" "Mod5" { Text "/home/tiago/Documents/lsd-project/src/TimeController.vhd" 147 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1716573642407 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "TimeController:TimeController\|Div1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"TimeController:TimeController\|Div1\"" {  } { { "TimeController.vhd" "Div1" { Text "/home/tiago/Documents/lsd-project/src/TimeController.vhd" 142 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1716573642407 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "TimeController:TimeController\|Mod2 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"TimeController:TimeController\|Mod2\"" {  } { { "TimeController.vhd" "Mod2" { Text "/home/tiago/Documents/lsd-project/src/TimeController.vhd" 142 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1716573642407 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "TimeController:TimeController\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"TimeController:TimeController\|Div0\"" {  } { { "TimeController.vhd" "Div0" { Text "/home/tiago/Documents/lsd-project/src/TimeController.vhd" 137 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1716573642407 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "TimeController:TimeController\|Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"TimeController:TimeController\|Mod0\"" {  } { { "TimeController.vhd" "Mod0" { Text "/home/tiago/Documents/lsd-project/src/TimeController.vhd" 137 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1716573642407 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "TimeController:TimeController\|Div2 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"TimeController:TimeController\|Div2\"" {  } { { "TimeController.vhd" "Div2" { Text "/home/tiago/Documents/lsd-project/src/TimeController.vhd" 146 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1716573642407 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "TimeController:TimeController\|Mod4 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"TimeController:TimeController\|Mod4\"" {  } { { "TimeController.vhd" "Mod4" { Text "/home/tiago/Documents/lsd-project/src/TimeController.vhd" 146 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1716573642407 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1716573642407 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "TemperatureController:TemperatureController\|lpm_divide:Mod2 " "Elaborated megafunction instantiation \"TemperatureController:TemperatureController\|lpm_divide:Mod2\"" {  } { { "TemperatureController.vhd" "" { Text "/home/tiago/Documents/lsd-project/src/TemperatureController.vhd" 117 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716573642442 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "TemperatureController:TemperatureController\|lpm_divide:Mod2 " "Instantiated megafunction \"TemperatureController:TemperatureController\|lpm_divide:Mod2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 31 " "Parameter \"LPM_WIDTHN\" = \"31\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716573642442 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 31 " "Parameter \"LPM_WIDTHD\" = \"31\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716573642442 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716573642442 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716573642442 ""}  } { { "TemperatureController.vhd" "" { Text "/home/tiago/Documents/lsd-project/src/TemperatureController.vhd" 117 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1716573642442 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_icm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_icm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_icm " "Found entity 1: lpm_divide_icm" {  } { { "db/lpm_divide_icm.tdf" "" { Text "/home/tiago/Documents/lsd-project/src/db/lpm_divide_icm.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716573642468 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716573642468 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_7nh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_7nh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_7nh " "Found entity 1: sign_div_unsign_7nh" {  } { { "db/sign_div_unsign_7nh.tdf" "" { Text "/home/tiago/Documents/lsd-project/src/db/sign_div_unsign_7nh.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716573642471 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716573642471 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_2af.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_2af.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_2af " "Found entity 1: alt_u_div_2af" {  } { { "db/alt_u_div_2af.tdf" "" { Text "/home/tiago/Documents/lsd-project/src/db/alt_u_div_2af.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716573642512 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716573642512 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_7pc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_7pc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_7pc " "Found entity 1: add_sub_7pc" {  } { { "db/add_sub_7pc.tdf" "" { Text "/home/tiago/Documents/lsd-project/src/db/add_sub_7pc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716573642552 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716573642552 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_8pc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_8pc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_8pc " "Found entity 1: add_sub_8pc" {  } { { "db/add_sub_8pc.tdf" "" { Text "/home/tiago/Documents/lsd-project/src/db/add_sub_8pc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716573642578 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716573642578 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "TemperatureController:TemperatureController\|lpm_divide:Div1 " "Elaborated megafunction instantiation \"TemperatureController:TemperatureController\|lpm_divide:Div1\"" {  } { { "TemperatureController.vhd" "" { Text "/home/tiago/Documents/lsd-project/src/TemperatureController.vhd" 116 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716573642581 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "TemperatureController:TemperatureController\|lpm_divide:Div1 " "Instantiated megafunction \"TemperatureController:TemperatureController\|lpm_divide:Div1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 31 " "Parameter \"LPM_WIDTHN\" = \"31\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716573642581 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716573642581 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716573642581 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716573642581 ""}  } { { "TemperatureController.vhd" "" { Text "/home/tiago/Documents/lsd-project/src/TemperatureController.vhd" 116 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1716573642581 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_vim.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_vim.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_vim " "Found entity 1: lpm_divide_vim" {  } { { "db/lpm_divide_vim.tdf" "" { Text "/home/tiago/Documents/lsd-project/src/db/lpm_divide_vim.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716573642605 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716573642605 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_nlh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_nlh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_nlh " "Found entity 1: sign_div_unsign_nlh" {  } { { "db/sign_div_unsign_nlh.tdf" "" { Text "/home/tiago/Documents/lsd-project/src/db/sign_div_unsign_nlh.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716573642608 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716573642608 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_27f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_27f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_27f " "Found entity 1: alt_u_div_27f" {  } { { "db/alt_u_div_27f.tdf" "" { Text "/home/tiago/Documents/lsd-project/src/db/alt_u_div_27f.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716573642628 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716573642628 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "TemperatureController:TemperatureController\|lpm_divide:Mod1 " "Elaborated megafunction instantiation \"TemperatureController:TemperatureController\|lpm_divide:Mod1\"" {  } { { "TemperatureController.vhd" "" { Text "/home/tiago/Documents/lsd-project/src/TemperatureController.vhd" 116 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716573642638 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "TemperatureController:TemperatureController\|lpm_divide:Mod1 " "Instantiated megafunction \"TemperatureController:TemperatureController\|lpm_divide:Mod1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 31 " "Parameter \"LPM_WIDTHN\" = \"31\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716573642638 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 31 " "Parameter \"LPM_WIDTHD\" = \"31\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716573642638 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716573642638 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716573642638 ""}  } { { "TemperatureController.vhd" "" { Text "/home/tiago/Documents/lsd-project/src/TemperatureController.vhd" 116 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1716573642638 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "TemperatureController:TemperatureController\|lpm_divide:Div0 " "Elaborated megafunction instantiation \"TemperatureController:TemperatureController\|lpm_divide:Div0\"" {  } { { "TemperatureController.vhd" "" { Text "/home/tiago/Documents/lsd-project/src/TemperatureController.vhd" 115 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716573642646 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "TemperatureController:TemperatureController\|lpm_divide:Div0 " "Instantiated megafunction \"TemperatureController:TemperatureController\|lpm_divide:Div0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 31 " "Parameter \"LPM_WIDTHN\" = \"31\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716573642646 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 7 " "Parameter \"LPM_WIDTHD\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716573642646 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716573642646 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716573642646 ""}  } { { "TemperatureController.vhd" "" { Text "/home/tiago/Documents/lsd-project/src/TemperatureController.vhd" 115 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1716573642646 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_2jm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_2jm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_2jm " "Found entity 1: lpm_divide_2jm" {  } { { "db/lpm_divide_2jm.tdf" "" { Text "/home/tiago/Documents/lsd-project/src/db/lpm_divide_2jm.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716573642671 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716573642671 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_qlh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_qlh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_qlh " "Found entity 1: sign_div_unsign_qlh" {  } { { "db/sign_div_unsign_qlh.tdf" "" { Text "/home/tiago/Documents/lsd-project/src/db/sign_div_unsign_qlh.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716573642674 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716573642674 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_87f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_87f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_87f " "Found entity 1: alt_u_div_87f" {  } { { "db/alt_u_div_87f.tdf" "" { Text "/home/tiago/Documents/lsd-project/src/db/alt_u_div_87f.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716573642696 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716573642696 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "TimeController:TimeController\|lpm_divide:Mod3 " "Elaborated megafunction instantiation \"TimeController:TimeController\|lpm_divide:Mod3\"" {  } { { "TimeController.vhd" "" { Text "/home/tiago/Documents/lsd-project/src/TimeController.vhd" 143 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716573642714 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "TimeController:TimeController\|lpm_divide:Mod3 " "Instantiated megafunction \"TimeController:TimeController\|lpm_divide:Mod3\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 32 " "Parameter \"LPM_WIDTHN\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716573642714 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 32 " "Parameter \"LPM_WIDTHD\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716573642714 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION SIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716573642714 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION SIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716573642714 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT LPM_REMAINDERPOSITIVE=FALSE " "Parameter \"LPM_HINT\" = \"LPM_REMAINDERPOSITIVE=FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716573642714 ""}  } { { "TimeController.vhd" "" { Text "/home/tiago/Documents/lsd-project/src/TimeController.vhd" 143 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1716573642714 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_cqo.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_cqo.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_cqo " "Found entity 1: lpm_divide_cqo" {  } { { "db/lpm_divide_cqo.tdf" "" { Text "/home/tiago/Documents/lsd-project/src/db/lpm_divide_cqo.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716573642740 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716573642740 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/abs_divider_4dg.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/abs_divider_4dg.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 abs_divider_4dg " "Found entity 1: abs_divider_4dg" {  } { { "db/abs_divider_4dg.tdf" "" { Text "/home/tiago/Documents/lsd-project/src/db/abs_divider_4dg.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716573642743 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716573642743 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_6af.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_6af.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_6af " "Found entity 1: alt_u_div_6af" {  } { { "db/alt_u_div_6af.tdf" "" { Text "/home/tiago/Documents/lsd-project/src/db/alt_u_div_6af.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716573642790 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716573642790 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_abs_i0a.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_abs_i0a.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_abs_i0a " "Found entity 1: lpm_abs_i0a" {  } { { "db/lpm_abs_i0a.tdf" "" { Text "/home/tiago/Documents/lsd-project/src/db/lpm_abs_i0a.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716573642808 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716573642808 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "TimeController:TimeController\|lpm_divide:Div1 " "Elaborated megafunction instantiation \"TimeController:TimeController\|lpm_divide:Div1\"" {  } { { "TimeController.vhd" "" { Text "/home/tiago/Documents/lsd-project/src/TimeController.vhd" 142 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716573642830 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "TimeController:TimeController\|lpm_divide:Div1 " "Instantiated megafunction \"TimeController:TimeController\|lpm_divide:Div1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 32 " "Parameter \"LPM_WIDTHN\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716573642830 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 5 " "Parameter \"LPM_WIDTHD\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716573642830 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION SIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716573642830 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION SIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716573642830 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT LPM_REMAINDERPOSITIVE=FALSE " "Parameter \"LPM_HINT\" = \"LPM_REMAINDERPOSITIVE=FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716573642830 ""}  } { { "TimeController.vhd" "" { Text "/home/tiago/Documents/lsd-project/src/TimeController.vhd" 142 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1716573642830 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_p0p.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_p0p.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_p0p " "Found entity 1: lpm_divide_p0p" {  } { { "db/lpm_divide_p0p.tdf" "" { Text "/home/tiago/Documents/lsd-project/src/db/lpm_divide_p0p.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716573642855 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716573642855 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/abs_divider_kbg.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/abs_divider_kbg.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 abs_divider_kbg " "Found entity 1: abs_divider_kbg" {  } { { "db/abs_divider_kbg.tdf" "" { Text "/home/tiago/Documents/lsd-project/src/db/abs_divider_kbg.tdf" 29 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716573642859 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716573642859 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_67f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_67f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_67f " "Found entity 1: alt_u_div_67f" {  } { { "db/alt_u_div_67f.tdf" "" { Text "/home/tiago/Documents/lsd-project/src/db/alt_u_div_67f.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716573642880 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716573642880 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_abs_2v9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_abs_2v9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_abs_2v9 " "Found entity 1: lpm_abs_2v9" {  } { { "db/lpm_abs_2v9.tdf" "" { Text "/home/tiago/Documents/lsd-project/src/db/lpm_abs_2v9.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716573642890 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716573642890 ""}
{ "Info" "IMLS_MLS_IGNORED_SUMMARY" "279 " "Ignored 279 buffer(s)" { { "Info" "IMLS_MLS_IGNORED_CARRY_SUM" "279 " "Ignored 279 CARRY_SUM buffer(s)" {  } {  } 0 13016 "Ignored %1!d! CARRY_SUM buffer(s)" 0 0 "Design Software" 0 -1 1716573644761 ""}  } {  } 0 13014 "Ignored %1!d! buffer(s)" 0 0 "Analysis & Synthesis" 0 -1 1716573644761 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[4\] GND " "Pin \"LEDR\[4\]\" is stuck at GND" {  } { { "AirFryer.vhd" "" { Text "/home/tiago/Documents/lsd-project/src/AirFryer.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1716573654555 "|AirFryer|LEDR[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[5\] GND " "Pin \"LEDR\[5\]\" is stuck at GND" {  } { { "AirFryer.vhd" "" { Text "/home/tiago/Documents/lsd-project/src/AirFryer.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1716573654555 "|AirFryer|LEDR[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[6\] GND " "Pin \"LEDR\[6\]\" is stuck at GND" {  } { { "AirFryer.vhd" "" { Text "/home/tiago/Documents/lsd-project/src/AirFryer.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1716573654555 "|AirFryer|LEDR[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[7\] GND " "Pin \"LEDR\[7\]\" is stuck at GND" {  } { { "AirFryer.vhd" "" { Text "/home/tiago/Documents/lsd-project/src/AirFryer.vhd" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1716573654555 "|AirFryer|LEDR[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[2\] GND " "Pin \"LEDG\[2\]\" is stuck at GND" {  } { { "AirFryer.vhd" "" { Text "/home/tiago/Documents/lsd-project/src/AirFryer.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1716573654555 "|AirFryer|LEDG[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[3\] GND " "Pin \"LEDG\[3\]\" is stuck at GND" {  } { { "AirFryer.vhd" "" { Text "/home/tiago/Documents/lsd-project/src/AirFryer.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1716573654555 "|AirFryer|LEDG[3]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1716573654555 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1716573654803 ""}
{ "Info" "ISCL_SCL_WANNA_REM_USR_WIRE" "" "Found the following redundant logic cells in design" { { "Info" "ISCL_SCL_CELL_NAME" "TemperatureController:TemperatureController\|lpm_divide:Mod1\|lpm_divide_icm:auto_generated\|sign_div_unsign_7nh:divider\|alt_u_div_2af:divider\|add_sub_6_result_int\[0\]~14 " "Logic cell \"TemperatureController:TemperatureController\|lpm_divide:Mod1\|lpm_divide_icm:auto_generated\|sign_div_unsign_7nh:divider\|alt_u_div_2af:divider\|add_sub_6_result_int\[0\]~14\"" {  } { { "db/alt_u_div_2af.tdf" "add_sub_6_result_int\[0\]~14" { Text "/home/tiago/Documents/lsd-project/src/db/alt_u_div_2af.tdf" 162 22 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1716573659976 ""} { "Info" "ISCL_SCL_CELL_NAME" "TemperatureController:TemperatureController\|lpm_divide:Mod1\|lpm_divide_icm:auto_generated\|sign_div_unsign_7nh:divider\|alt_u_div_2af:divider\|add_sub_7_result_int\[0\]~16 " "Logic cell \"TemperatureController:TemperatureController\|lpm_divide:Mod1\|lpm_divide_icm:auto_generated\|sign_div_unsign_7nh:divider\|alt_u_div_2af:divider\|add_sub_7_result_int\[0\]~16\"" {  } { { "db/alt_u_div_2af.tdf" "add_sub_7_result_int\[0\]~16" { Text "/home/tiago/Documents/lsd-project/src/db/alt_u_div_2af.tdf" 167 22 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1716573659976 ""} { "Info" "ISCL_SCL_CELL_NAME" "TemperatureController:TemperatureController\|lpm_divide:Mod1\|lpm_divide_icm:auto_generated\|sign_div_unsign_7nh:divider\|alt_u_div_2af:divider\|add_sub_8_result_int\[0\]~18 " "Logic cell \"TemperatureController:TemperatureController\|lpm_divide:Mod1\|lpm_divide_icm:auto_generated\|sign_div_unsign_7nh:divider\|alt_u_div_2af:divider\|add_sub_8_result_int\[0\]~18\"" {  } { { "db/alt_u_div_2af.tdf" "add_sub_8_result_int\[0\]~18" { Text "/home/tiago/Documents/lsd-project/src/db/alt_u_div_2af.tdf" 172 22 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1716573659976 ""} { "Info" "ISCL_SCL_CELL_NAME" "TemperatureController:TemperatureController\|lpm_divide:Mod1\|lpm_divide_icm:auto_generated\|sign_div_unsign_7nh:divider\|alt_u_div_2af:divider\|add_sub_9_result_int\[0\]~20 " "Logic cell \"TemperatureController:TemperatureController\|lpm_divide:Mod1\|lpm_divide_icm:auto_generated\|sign_div_unsign_7nh:divider\|alt_u_div_2af:divider\|add_sub_9_result_int\[0\]~20\"" {  } { { "db/alt_u_div_2af.tdf" "add_sub_9_result_int\[0\]~20" { Text "/home/tiago/Documents/lsd-project/src/db/alt_u_div_2af.tdf" 177 22 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1716573659976 ""} { "Info" "ISCL_SCL_CELL_NAME" "TemperatureController:TemperatureController\|lpm_divide:Mod1\|lpm_divide_icm:auto_generated\|sign_div_unsign_7nh:divider\|alt_u_div_2af:divider\|add_sub_10_result_int\[0\]~22 " "Logic cell \"TemperatureController:TemperatureController\|lpm_divide:Mod1\|lpm_divide_icm:auto_generated\|sign_div_unsign_7nh:divider\|alt_u_div_2af:divider\|add_sub_10_result_int\[0\]~22\"" {  } { { "db/alt_u_div_2af.tdf" "add_sub_10_result_int\[0\]~22" { Text "/home/tiago/Documents/lsd-project/src/db/alt_u_div_2af.tdf" 37 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1716573659976 ""} { "Info" "ISCL_SCL_CELL_NAME" "TemperatureController:TemperatureController\|lpm_divide:Mod1\|lpm_divide_icm:auto_generated\|sign_div_unsign_7nh:divider\|alt_u_div_2af:divider\|add_sub_11_result_int\[0\]~24 " "Logic cell \"TemperatureController:TemperatureController\|lpm_divide:Mod1\|lpm_divide_icm:auto_generated\|sign_div_unsign_7nh:divider\|alt_u_div_2af:divider\|add_sub_11_result_int\[0\]~24\"" {  } { { "db/alt_u_div_2af.tdf" "add_sub_11_result_int\[0\]~24" { Text "/home/tiago/Documents/lsd-project/src/db/alt_u_div_2af.tdf" 42 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1716573659976 ""} { "Info" "ISCL_SCL_CELL_NAME" "TemperatureController:TemperatureController\|lpm_divide:Mod1\|lpm_divide_icm:auto_generated\|sign_div_unsign_7nh:divider\|alt_u_div_2af:divider\|add_sub_12_result_int\[0\]~26 " "Logic cell \"TemperatureController:TemperatureController\|lpm_divide:Mod1\|lpm_divide_icm:auto_generated\|sign_div_unsign_7nh:divider\|alt_u_div_2af:divider\|add_sub_12_result_int\[0\]~26\"" {  } { { "db/alt_u_div_2af.tdf" "add_sub_12_result_int\[0\]~26" { Text "/home/tiago/Documents/lsd-project/src/db/alt_u_div_2af.tdf" 47 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1716573659976 ""} { "Info" "ISCL_SCL_CELL_NAME" "TemperatureController:TemperatureController\|lpm_divide:Mod1\|lpm_divide_icm:auto_generated\|sign_div_unsign_7nh:divider\|alt_u_div_2af:divider\|add_sub_13_result_int\[0\]~28 " "Logic cell \"TemperatureController:TemperatureController\|lpm_divide:Mod1\|lpm_divide_icm:auto_generated\|sign_div_unsign_7nh:divider\|alt_u_div_2af:divider\|add_sub_13_result_int\[0\]~28\"" {  } { { "db/alt_u_div_2af.tdf" "add_sub_13_result_int\[0\]~28" { Text "/home/tiago/Documents/lsd-project/src/db/alt_u_div_2af.tdf" 52 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1716573659976 ""} { "Info" "ISCL_SCL_CELL_NAME" "TemperatureController:TemperatureController\|lpm_divide:Mod1\|lpm_divide_icm:auto_generated\|sign_div_unsign_7nh:divider\|alt_u_div_2af:divider\|add_sub_14_result_int\[0\]~30 " "Logic cell \"TemperatureController:TemperatureController\|lpm_divide:Mod1\|lpm_divide_icm:auto_generated\|sign_div_unsign_7nh:divider\|alt_u_div_2af:divider\|add_sub_14_result_int\[0\]~30\"" {  } { { "db/alt_u_div_2af.tdf" "add_sub_14_result_int\[0\]~30" { Text "/home/tiago/Documents/lsd-project/src/db/alt_u_div_2af.tdf" 57 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1716573659976 ""} { "Info" "ISCL_SCL_CELL_NAME" "TemperatureController:TemperatureController\|lpm_divide:Mod1\|lpm_divide_icm:auto_generated\|sign_div_unsign_7nh:divider\|alt_u_div_2af:divider\|add_sub_15_result_int\[0\]~32 " "Logic cell \"TemperatureController:TemperatureController\|lpm_divide:Mod1\|lpm_divide_icm:auto_generated\|sign_div_unsign_7nh:divider\|alt_u_div_2af:divider\|add_sub_15_result_int\[0\]~32\"" {  } { { "db/alt_u_div_2af.tdf" "add_sub_15_result_int\[0\]~32" { Text "/home/tiago/Documents/lsd-project/src/db/alt_u_div_2af.tdf" 62 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1716573659976 ""} { "Info" "ISCL_SCL_CELL_NAME" "TemperatureController:TemperatureController\|lpm_divide:Mod1\|lpm_divide_icm:auto_generated\|sign_div_unsign_7nh:divider\|alt_u_div_2af:divider\|add_sub_16_result_int\[0\]~34 " "Logic cell \"TemperatureController:TemperatureController\|lpm_divide:Mod1\|lpm_divide_icm:auto_generated\|sign_div_unsign_7nh:divider\|alt_u_div_2af:divider\|add_sub_16_result_int\[0\]~34\"" {  } { { "db/alt_u_div_2af.tdf" "add_sub_16_result_int\[0\]~34" { Text "/home/tiago/Documents/lsd-project/src/db/alt_u_div_2af.tdf" 67 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1716573659976 ""} { "Info" "ISCL_SCL_CELL_NAME" "TemperatureController:TemperatureController\|lpm_divide:Mod1\|lpm_divide_icm:auto_generated\|sign_div_unsign_7nh:divider\|alt_u_div_2af:divider\|add_sub_17_result_int\[0\]~36 " "Logic cell \"TemperatureController:TemperatureController\|lpm_divide:Mod1\|lpm_divide_icm:auto_generated\|sign_div_unsign_7nh:divider\|alt_u_div_2af:divider\|add_sub_17_result_int\[0\]~36\"" {  } { { "db/alt_u_div_2af.tdf" "add_sub_17_result_int\[0\]~36" { Text "/home/tiago/Documents/lsd-project/src/db/alt_u_div_2af.tdf" 72 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1716573659976 ""} { "Info" "ISCL_SCL_CELL_NAME" "TemperatureController:TemperatureController\|lpm_divide:Mod1\|lpm_divide_icm:auto_generated\|sign_div_unsign_7nh:divider\|alt_u_div_2af:divider\|add_sub_18_result_int\[0\]~38 " "Logic cell \"TemperatureController:TemperatureController\|lpm_divide:Mod1\|lpm_divide_icm:auto_generated\|sign_div_unsign_7nh:divider\|alt_u_div_2af:divider\|add_sub_18_result_int\[0\]~38\"" {  } { { "db/alt_u_div_2af.tdf" "add_sub_18_result_int\[0\]~38" { Text "/home/tiago/Documents/lsd-project/src/db/alt_u_div_2af.tdf" 77 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1716573659976 ""} { "Info" "ISCL_SCL_CELL_NAME" "TemperatureController:TemperatureController\|lpm_divide:Mod1\|lpm_divide_icm:auto_generated\|sign_div_unsign_7nh:divider\|alt_u_div_2af:divider\|add_sub_19_result_int\[0\]~40 " "Logic cell \"TemperatureController:TemperatureController\|lpm_divide:Mod1\|lpm_divide_icm:auto_generated\|sign_div_unsign_7nh:divider\|alt_u_div_2af:divider\|add_sub_19_result_int\[0\]~40\"" {  } { { "db/alt_u_div_2af.tdf" "add_sub_19_result_int\[0\]~40" { Text "/home/tiago/Documents/lsd-project/src/db/alt_u_div_2af.tdf" 82 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1716573659976 ""} { "Info" "ISCL_SCL_CELL_NAME" "TemperatureController:TemperatureController\|lpm_divide:Mod1\|lpm_divide_icm:auto_generated\|sign_div_unsign_7nh:divider\|alt_u_div_2af:divider\|add_sub_20_result_int\[0\]~42 " "Logic cell \"TemperatureController:TemperatureController\|lpm_divide:Mod1\|lpm_divide_icm:auto_generated\|sign_div_unsign_7nh:divider\|alt_u_div_2af:divider\|add_sub_20_result_int\[0\]~42\"" {  } { { "db/alt_u_div_2af.tdf" "add_sub_20_result_int\[0\]~42" { Text "/home/tiago/Documents/lsd-project/src/db/alt_u_div_2af.tdf" 92 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1716573659976 ""} { "Info" "ISCL_SCL_CELL_NAME" "TemperatureController:TemperatureController\|lpm_divide:Mod1\|lpm_divide_icm:auto_generated\|sign_div_unsign_7nh:divider\|alt_u_div_2af:divider\|add_sub_21_result_int\[0\]~44 " "Logic cell \"TemperatureController:TemperatureController\|lpm_divide:Mod1\|lpm_divide_icm:auto_generated\|sign_div_unsign_7nh:divider\|alt_u_div_2af:divider\|add_sub_21_result_int\[0\]~44\"" {  } { { "db/alt_u_div_2af.tdf" "add_sub_21_result_int\[0\]~44" { Text "/home/tiago/Documents/lsd-project/src/db/alt_u_div_2af.tdf" 97 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1716573659976 ""} { "Info" "ISCL_SCL_CELL_NAME" "TemperatureController:TemperatureController\|lpm_divide:Mod1\|lpm_divide_icm:auto_generated\|sign_div_unsign_7nh:divider\|alt_u_div_2af:divider\|add_sub_22_result_int\[0\]~46 " "Logic cell \"TemperatureController:TemperatureController\|lpm_divide:Mod1\|lpm_divide_icm:auto_generated\|sign_div_unsign_7nh:divider\|alt_u_div_2af:divider\|add_sub_22_result_int\[0\]~46\"" {  } { { "db/alt_u_div_2af.tdf" "add_sub_22_result_int\[0\]~46" { Text "/home/tiago/Documents/lsd-project/src/db/alt_u_div_2af.tdf" 102 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1716573659976 ""} { "Info" "ISCL_SCL_CELL_NAME" "TemperatureController:TemperatureController\|lpm_divide:Mod1\|lpm_divide_icm:auto_generated\|sign_div_unsign_7nh:divider\|alt_u_div_2af:divider\|add_sub_23_result_int\[0\]~48 " "Logic cell \"TemperatureController:TemperatureController\|lpm_divide:Mod1\|lpm_divide_icm:auto_generated\|sign_div_unsign_7nh:divider\|alt_u_div_2af:divider\|add_sub_23_result_int\[0\]~48\"" {  } { { "db/alt_u_div_2af.tdf" "add_sub_23_result_int\[0\]~48" { Text "/home/tiago/Documents/lsd-project/src/db/alt_u_div_2af.tdf" 107 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1716573659976 ""} { "Info" "ISCL_SCL_CELL_NAME" "TemperatureController:TemperatureController\|lpm_divide:Mod1\|lpm_divide_icm:auto_generated\|sign_div_unsign_7nh:divider\|alt_u_div_2af:divider\|add_sub_24_result_int\[0\]~50 " "Logic cell \"TemperatureController:TemperatureController\|lpm_divide:Mod1\|lpm_divide_icm:auto_generated\|sign_div_unsign_7nh:divider\|alt_u_div_2af:divider\|add_sub_24_result_int\[0\]~50\"" {  } { { "db/alt_u_div_2af.tdf" "add_sub_24_result_int\[0\]~50" { Text "/home/tiago/Documents/lsd-project/src/db/alt_u_div_2af.tdf" 112 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1716573659976 ""} { "Info" "ISCL_SCL_CELL_NAME" "TemperatureController:TemperatureController\|lpm_divide:Mod1\|lpm_divide_icm:auto_generated\|sign_div_unsign_7nh:divider\|alt_u_div_2af:divider\|add_sub_25_result_int\[0\]~52 " "Logic cell \"TemperatureController:TemperatureController\|lpm_divide:Mod1\|lpm_divide_icm:auto_generated\|sign_div_unsign_7nh:divider\|alt_u_div_2af:divider\|add_sub_25_result_int\[0\]~52\"" {  } { { "db/alt_u_div_2af.tdf" "add_sub_25_result_int\[0\]~52" { Text "/home/tiago/Documents/lsd-project/src/db/alt_u_div_2af.tdf" 117 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1716573659976 ""} { "Info" "ISCL_SCL_CELL_NAME" "TemperatureController:TemperatureController\|lpm_divide:Mod1\|lpm_divide_icm:auto_generated\|sign_div_unsign_7nh:divider\|alt_u_div_2af:divider\|add_sub_26_result_int\[0\]~54 " "Logic cell \"TemperatureController:TemperatureController\|lpm_divide:Mod1\|lpm_divide_icm:auto_generated\|sign_div_unsign_7nh:divider\|alt_u_div_2af:divider\|add_sub_26_result_int\[0\]~54\"" {  } { { "db/alt_u_div_2af.tdf" "add_sub_26_result_int\[0\]~54" { Text "/home/tiago/Documents/lsd-project/src/db/alt_u_div_2af.tdf" 122 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1716573659976 ""} { "Info" "ISCL_SCL_CELL_NAME" "TemperatureController:TemperatureController\|lpm_divide:Mod1\|lpm_divide_icm:auto_generated\|sign_div_unsign_7nh:divider\|alt_u_div_2af:divider\|add_sub_27_result_int\[0\]~56 " "Logic cell \"TemperatureController:TemperatureController\|lpm_divide:Mod1\|lpm_divide_icm:auto_generated\|sign_div_unsign_7nh:divider\|alt_u_div_2af:divider\|add_sub_27_result_int\[0\]~56\"" {  } { { "db/alt_u_div_2af.tdf" "add_sub_27_result_int\[0\]~56" { Text "/home/tiago/Documents/lsd-project/src/db/alt_u_div_2af.tdf" 127 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1716573659976 ""} { "Info" "ISCL_SCL_CELL_NAME" "TemperatureController:TemperatureController\|lpm_divide:Mod1\|lpm_divide_icm:auto_generated\|sign_div_unsign_7nh:divider\|alt_u_div_2af:divider\|add_sub_28_result_int\[0\]~58 " "Logic cell \"TemperatureController:TemperatureController\|lpm_divide:Mod1\|lpm_divide_icm:auto_generated\|sign_div_unsign_7nh:divider\|alt_u_div_2af:divider\|add_sub_28_result_int\[0\]~58\"" {  } { { "db/alt_u_div_2af.tdf" "add_sub_28_result_int\[0\]~58" { Text "/home/tiago/Documents/lsd-project/src/db/alt_u_div_2af.tdf" 132 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1716573659976 ""} { "Info" "ISCL_SCL_CELL_NAME" "TemperatureController:TemperatureController\|lpm_divide:Mod1\|lpm_divide_icm:auto_generated\|sign_div_unsign_7nh:divider\|alt_u_div_2af:divider\|add_sub_29_result_int\[0\]~60 " "Logic cell \"TemperatureController:TemperatureController\|lpm_divide:Mod1\|lpm_divide_icm:auto_generated\|sign_div_unsign_7nh:divider\|alt_u_div_2af:divider\|add_sub_29_result_int\[0\]~60\"" {  } { { "db/alt_u_div_2af.tdf" "add_sub_29_result_int\[0\]~60" { Text "/home/tiago/Documents/lsd-project/src/db/alt_u_div_2af.tdf" 137 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1716573659976 ""} { "Info" "ISCL_SCL_CELL_NAME" "TemperatureController:TemperatureController\|lpm_divide:Mod1\|lpm_divide_icm:auto_generated\|sign_div_unsign_7nh:divider\|alt_u_div_2af:divider\|add_sub_30_result_int\[0\]~62 " "Logic cell \"TemperatureController:TemperatureController\|lpm_divide:Mod1\|lpm_divide_icm:auto_generated\|sign_div_unsign_7nh:divider\|alt_u_div_2af:divider\|add_sub_30_result_int\[0\]~62\"" {  } { { "db/alt_u_div_2af.tdf" "add_sub_30_result_int\[0\]~62" { Text "/home/tiago/Documents/lsd-project/src/db/alt_u_div_2af.tdf" 147 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1716573659976 ""} { "Info" "ISCL_SCL_CELL_NAME" "TemperatureController:TemperatureController\|lpm_divide:Mod0\|lpm_divide_icm:auto_generated\|sign_div_unsign_7nh:divider\|alt_u_div_2af:divider\|add_sub_9_result_int\[0\]~20 " "Logic cell \"TemperatureController:TemperatureController\|lpm_divide:Mod0\|lpm_divide_icm:auto_generated\|sign_div_unsign_7nh:divider\|alt_u_div_2af:divider\|add_sub_9_result_int\[0\]~20\"" {  } { { "db/alt_u_div_2af.tdf" "add_sub_9_result_int\[0\]~20" { Text "/home/tiago/Documents/lsd-project/src/db/alt_u_div_2af.tdf" 177 22 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1716573659976 ""} { "Info" "ISCL_SCL_CELL_NAME" "TemperatureController:TemperatureController\|lpm_divide:Mod0\|lpm_divide_icm:auto_generated\|sign_div_unsign_7nh:divider\|alt_u_div_2af:divider\|add_sub_10_result_int\[0\]~22 " "Logic cell \"TemperatureController:TemperatureController\|lpm_divide:Mod0\|lpm_divide_icm:auto_generated\|sign_div_unsign_7nh:divider\|alt_u_div_2af:divider\|add_sub_10_result_int\[0\]~22\"" {  } { { "db/alt_u_div_2af.tdf" "add_sub_10_result_int\[0\]~22" { Text "/home/tiago/Documents/lsd-project/src/db/alt_u_div_2af.tdf" 37 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1716573659976 ""} { "Info" "ISCL_SCL_CELL_NAME" "TemperatureController:TemperatureController\|lpm_divide:Mod0\|lpm_divide_icm:auto_generated\|sign_div_unsign_7nh:divider\|alt_u_div_2af:divider\|add_sub_11_result_int\[0\]~24 " "Logic cell \"TemperatureController:TemperatureController\|lpm_divide:Mod0\|lpm_divide_icm:auto_generated\|sign_div_unsign_7nh:divider\|alt_u_div_2af:divider\|add_sub_11_result_int\[0\]~24\"" {  } { { "db/alt_u_div_2af.tdf" "add_sub_11_result_int\[0\]~24" { Text "/home/tiago/Documents/lsd-project/src/db/alt_u_div_2af.tdf" 42 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1716573659976 ""} { "Info" "ISCL_SCL_CELL_NAME" "TemperatureController:TemperatureController\|lpm_divide:Mod0\|lpm_divide_icm:auto_generated\|sign_div_unsign_7nh:divider\|alt_u_div_2af:divider\|add_sub_12_result_int\[0\]~26 " "Logic cell \"TemperatureController:TemperatureController\|lpm_divide:Mod0\|lpm_divide_icm:auto_generated\|sign_div_unsign_7nh:divider\|alt_u_div_2af:divider\|add_sub_12_result_int\[0\]~26\"" {  } { { "db/alt_u_div_2af.tdf" "add_sub_12_result_int\[0\]~26" { Text "/home/tiago/Documents/lsd-project/src/db/alt_u_div_2af.tdf" 47 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1716573659976 ""} { "Info" "ISCL_SCL_CELL_NAME" "TemperatureController:TemperatureController\|lpm_divide:Mod0\|lpm_divide_icm:auto_generated\|sign_div_unsign_7nh:divider\|alt_u_div_2af:divider\|add_sub_13_result_int\[0\]~28 " "Logic cell \"TemperatureController:TemperatureController\|lpm_divide:Mod0\|lpm_divide_icm:auto_generated\|sign_div_unsign_7nh:divider\|alt_u_div_2af:divider\|add_sub_13_result_int\[0\]~28\"" {  } { { "db/alt_u_div_2af.tdf" "add_sub_13_result_int\[0\]~28" { Text "/home/tiago/Documents/lsd-project/src/db/alt_u_div_2af.tdf" 52 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1716573659976 ""} { "Info" "ISCL_SCL_CELL_NAME" "TemperatureController:TemperatureController\|lpm_divide:Mod0\|lpm_divide_icm:auto_generated\|sign_div_unsign_7nh:divider\|alt_u_div_2af:divider\|add_sub_14_result_int\[0\]~30 " "Logic cell \"TemperatureController:TemperatureController\|lpm_divide:Mod0\|lpm_divide_icm:auto_generated\|sign_div_unsign_7nh:divider\|alt_u_div_2af:divider\|add_sub_14_result_int\[0\]~30\"" {  } { { "db/alt_u_div_2af.tdf" "add_sub_14_result_int\[0\]~30" { Text "/home/tiago/Documents/lsd-project/src/db/alt_u_div_2af.tdf" 57 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1716573659976 ""} { "Info" "ISCL_SCL_CELL_NAME" "TemperatureController:TemperatureController\|lpm_divide:Mod0\|lpm_divide_icm:auto_generated\|sign_div_unsign_7nh:divider\|alt_u_div_2af:divider\|add_sub_15_result_int\[0\]~32 " "Logic cell \"TemperatureController:TemperatureController\|lpm_divide:Mod0\|lpm_divide_icm:auto_generated\|sign_div_unsign_7nh:divider\|alt_u_div_2af:divider\|add_sub_15_result_int\[0\]~32\"" {  } { { "db/alt_u_div_2af.tdf" "add_sub_15_result_int\[0\]~32" { Text "/home/tiago/Documents/lsd-project/src/db/alt_u_div_2af.tdf" 62 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1716573659976 ""} { "Info" "ISCL_SCL_CELL_NAME" "TemperatureController:TemperatureController\|lpm_divide:Mod0\|lpm_divide_icm:auto_generated\|sign_div_unsign_7nh:divider\|alt_u_div_2af:divider\|add_sub_16_result_int\[0\]~34 " "Logic cell \"TemperatureController:TemperatureController\|lpm_divide:Mod0\|lpm_divide_icm:auto_generated\|sign_div_unsign_7nh:divider\|alt_u_div_2af:divider\|add_sub_16_result_int\[0\]~34\"" {  } { { "db/alt_u_div_2af.tdf" "add_sub_16_result_int\[0\]~34" { Text "/home/tiago/Documents/lsd-project/src/db/alt_u_div_2af.tdf" 67 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1716573659976 ""} { "Info" "ISCL_SCL_CELL_NAME" "TemperatureController:TemperatureController\|lpm_divide:Mod0\|lpm_divide_icm:auto_generated\|sign_div_unsign_7nh:divider\|alt_u_div_2af:divider\|add_sub_17_result_int\[0\]~36 " "Logic cell \"TemperatureController:TemperatureController\|lpm_divide:Mod0\|lpm_divide_icm:auto_generated\|sign_div_unsign_7nh:divider\|alt_u_div_2af:divider\|add_sub_17_result_int\[0\]~36\"" {  } { { "db/alt_u_div_2af.tdf" "add_sub_17_result_int\[0\]~36" { Text "/home/tiago/Documents/lsd-project/src/db/alt_u_div_2af.tdf" 72 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1716573659976 ""} { "Info" "ISCL_SCL_CELL_NAME" "TemperatureController:TemperatureController\|lpm_divide:Mod0\|lpm_divide_icm:auto_generated\|sign_div_unsign_7nh:divider\|alt_u_div_2af:divider\|add_sub_18_result_int\[0\]~38 " "Logic cell \"TemperatureController:TemperatureController\|lpm_divide:Mod0\|lpm_divide_icm:auto_generated\|sign_div_unsign_7nh:divider\|alt_u_div_2af:divider\|add_sub_18_result_int\[0\]~38\"" {  } { { "db/alt_u_div_2af.tdf" "add_sub_18_result_int\[0\]~38" { Text "/home/tiago/Documents/lsd-project/src/db/alt_u_div_2af.tdf" 77 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1716573659976 ""} { "Info" "ISCL_SCL_CELL_NAME" "TemperatureController:TemperatureController\|lpm_divide:Mod0\|lpm_divide_icm:auto_generated\|sign_div_unsign_7nh:divider\|alt_u_div_2af:divider\|add_sub_19_result_int\[0\]~40 " "Logic cell \"TemperatureController:TemperatureController\|lpm_divide:Mod0\|lpm_divide_icm:auto_generated\|sign_div_unsign_7nh:divider\|alt_u_div_2af:divider\|add_sub_19_result_int\[0\]~40\"" {  } { { "db/alt_u_div_2af.tdf" "add_sub_19_result_int\[0\]~40" { Text "/home/tiago/Documents/lsd-project/src/db/alt_u_div_2af.tdf" 82 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1716573659976 ""} { "Info" "ISCL_SCL_CELL_NAME" "TemperatureController:TemperatureController\|lpm_divide:Mod0\|lpm_divide_icm:auto_generated\|sign_div_unsign_7nh:divider\|alt_u_div_2af:divider\|add_sub_20_result_int\[0\]~42 " "Logic cell \"TemperatureController:TemperatureController\|lpm_divide:Mod0\|lpm_divide_icm:auto_generated\|sign_div_unsign_7nh:divider\|alt_u_div_2af:divider\|add_sub_20_result_int\[0\]~42\"" {  } { { "db/alt_u_div_2af.tdf" "add_sub_20_result_int\[0\]~42" { Text "/home/tiago/Documents/lsd-project/src/db/alt_u_div_2af.tdf" 92 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1716573659976 ""} { "Info" "ISCL_SCL_CELL_NAME" "TemperatureController:TemperatureController\|lpm_divide:Mod0\|lpm_divide_icm:auto_generated\|sign_div_unsign_7nh:divider\|alt_u_div_2af:divider\|add_sub_21_result_int\[0\]~44 " "Logic cell \"TemperatureController:TemperatureController\|lpm_divide:Mod0\|lpm_divide_icm:auto_generated\|sign_div_unsign_7nh:divider\|alt_u_div_2af:divider\|add_sub_21_result_int\[0\]~44\"" {  } { { "db/alt_u_div_2af.tdf" "add_sub_21_result_int\[0\]~44" { Text "/home/tiago/Documents/lsd-project/src/db/alt_u_div_2af.tdf" 97 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1716573659976 ""} { "Info" "ISCL_SCL_CELL_NAME" "TemperatureController:TemperatureController\|lpm_divide:Mod0\|lpm_divide_icm:auto_generated\|sign_div_unsign_7nh:divider\|alt_u_div_2af:divider\|add_sub_22_result_int\[0\]~46 " "Logic cell \"TemperatureController:TemperatureController\|lpm_divide:Mod0\|lpm_divide_icm:auto_generated\|sign_div_unsign_7nh:divider\|alt_u_div_2af:divider\|add_sub_22_result_int\[0\]~46\"" {  } { { "db/alt_u_div_2af.tdf" "add_sub_22_result_int\[0\]~46" { Text "/home/tiago/Documents/lsd-project/src/db/alt_u_div_2af.tdf" 102 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1716573659976 ""} { "Info" "ISCL_SCL_CELL_NAME" "TemperatureController:TemperatureController\|lpm_divide:Mod0\|lpm_divide_icm:auto_generated\|sign_div_unsign_7nh:divider\|alt_u_div_2af:divider\|add_sub_23_result_int\[0\]~48 " "Logic cell \"TemperatureController:TemperatureController\|lpm_divide:Mod0\|lpm_divide_icm:auto_generated\|sign_div_unsign_7nh:divider\|alt_u_div_2af:divider\|add_sub_23_result_int\[0\]~48\"" {  } { { "db/alt_u_div_2af.tdf" "add_sub_23_result_int\[0\]~48" { Text "/home/tiago/Documents/lsd-project/src/db/alt_u_div_2af.tdf" 107 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1716573659976 ""} { "Info" "ISCL_SCL_CELL_NAME" "TemperatureController:TemperatureController\|lpm_divide:Mod0\|lpm_divide_icm:auto_generated\|sign_div_unsign_7nh:divider\|alt_u_div_2af:divider\|add_sub_24_result_int\[0\]~50 " "Logic cell \"TemperatureController:TemperatureController\|lpm_divide:Mod0\|lpm_divide_icm:auto_generated\|sign_div_unsign_7nh:divider\|alt_u_div_2af:divider\|add_sub_24_result_int\[0\]~50\"" {  } { { "db/alt_u_div_2af.tdf" "add_sub_24_result_int\[0\]~50" { Text "/home/tiago/Documents/lsd-project/src/db/alt_u_div_2af.tdf" 112 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1716573659976 ""} { "Info" "ISCL_SCL_CELL_NAME" "TemperatureController:TemperatureController\|lpm_divide:Mod0\|lpm_divide_icm:auto_generated\|sign_div_unsign_7nh:divider\|alt_u_div_2af:divider\|add_sub_25_result_int\[0\]~52 " "Logic cell \"TemperatureController:TemperatureController\|lpm_divide:Mod0\|lpm_divide_icm:auto_generated\|sign_div_unsign_7nh:divider\|alt_u_div_2af:divider\|add_sub_25_result_int\[0\]~52\"" {  } { { "db/alt_u_div_2af.tdf" "add_sub_25_result_int\[0\]~52" { Text "/home/tiago/Documents/lsd-project/src/db/alt_u_div_2af.tdf" 117 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1716573659976 ""} { "Info" "ISCL_SCL_CELL_NAME" "TemperatureController:TemperatureController\|lpm_divide:Mod0\|lpm_divide_icm:auto_generated\|sign_div_unsign_7nh:divider\|alt_u_div_2af:divider\|add_sub_26_result_int\[0\]~54 " "Logic cell \"TemperatureController:TemperatureController\|lpm_divide:Mod0\|lpm_divide_icm:auto_generated\|sign_div_unsign_7nh:divider\|alt_u_div_2af:divider\|add_sub_26_result_int\[0\]~54\"" {  } { { "db/alt_u_div_2af.tdf" "add_sub_26_result_int\[0\]~54" { Text "/home/tiago/Documents/lsd-project/src/db/alt_u_div_2af.tdf" 122 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1716573659976 ""} { "Info" "ISCL_SCL_CELL_NAME" "TemperatureController:TemperatureController\|lpm_divide:Mod0\|lpm_divide_icm:auto_generated\|sign_div_unsign_7nh:divider\|alt_u_div_2af:divider\|add_sub_27_result_int\[0\]~56 " "Logic cell \"TemperatureController:TemperatureController\|lpm_divide:Mod0\|lpm_divide_icm:auto_generated\|sign_div_unsign_7nh:divider\|alt_u_div_2af:divider\|add_sub_27_result_int\[0\]~56\"" {  } { { "db/alt_u_div_2af.tdf" "add_sub_27_result_int\[0\]~56" { Text "/home/tiago/Documents/lsd-project/src/db/alt_u_div_2af.tdf" 127 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1716573659976 ""} { "Info" "ISCL_SCL_CELL_NAME" "TemperatureController:TemperatureController\|lpm_divide:Mod0\|lpm_divide_icm:auto_generated\|sign_div_unsign_7nh:divider\|alt_u_div_2af:divider\|add_sub_28_result_int\[0\]~58 " "Logic cell \"TemperatureController:TemperatureController\|lpm_divide:Mod0\|lpm_divide_icm:auto_generated\|sign_div_unsign_7nh:divider\|alt_u_div_2af:divider\|add_sub_28_result_int\[0\]~58\"" {  } { { "db/alt_u_div_2af.tdf" "add_sub_28_result_int\[0\]~58" { Text "/home/tiago/Documents/lsd-project/src/db/alt_u_div_2af.tdf" 132 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1716573659976 ""} { "Info" "ISCL_SCL_CELL_NAME" "TemperatureController:TemperatureController\|lpm_divide:Mod0\|lpm_divide_icm:auto_generated\|sign_div_unsign_7nh:divider\|alt_u_div_2af:divider\|add_sub_29_result_int\[0\]~60 " "Logic cell \"TemperatureController:TemperatureController\|lpm_divide:Mod0\|lpm_divide_icm:auto_generated\|sign_div_unsign_7nh:divider\|alt_u_div_2af:divider\|add_sub_29_result_int\[0\]~60\"" {  } { { "db/alt_u_div_2af.tdf" "add_sub_29_result_int\[0\]~60" { Text "/home/tiago/Documents/lsd-project/src/db/alt_u_div_2af.tdf" 137 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1716573659976 ""} { "Info" "ISCL_SCL_CELL_NAME" "TemperatureController:TemperatureController\|lpm_divide:Mod0\|lpm_divide_icm:auto_generated\|sign_div_unsign_7nh:divider\|alt_u_div_2af:divider\|add_sub_30_result_int\[0\]~62 " "Logic cell \"TemperatureController:TemperatureController\|lpm_divide:Mod0\|lpm_divide_icm:auto_generated\|sign_div_unsign_7nh:divider\|alt_u_div_2af:divider\|add_sub_30_result_int\[0\]~62\"" {  } { { "db/alt_u_div_2af.tdf" "add_sub_30_result_int\[0\]~62" { Text "/home/tiago/Documents/lsd-project/src/db/alt_u_div_2af.tdf" 147 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1716573659976 ""}  } {  } 0 17016 "Found the following redundant logic cells in design" 0 0 "Analysis & Synthesis" 0 -1 1716573659976 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1716573660756 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716573660756 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "10 " "Design contains 10 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[3\] " "No output dependent on input pin \"SW\[3\]\"" {  } { { "AirFryer.vhd" "" { Text "/home/tiago/Documents/lsd-project/src/AirFryer.vhd" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1716573661382 "|AirFryer|SW[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[9\] " "No output dependent on input pin \"SW\[9\]\"" {  } { { "AirFryer.vhd" "" { Text "/home/tiago/Documents/lsd-project/src/AirFryer.vhd" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1716573661382 "|AirFryer|SW[9]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[10\] " "No output dependent on input pin \"SW\[10\]\"" {  } { { "AirFryer.vhd" "" { Text "/home/tiago/Documents/lsd-project/src/AirFryer.vhd" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1716573661382 "|AirFryer|SW[10]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[11\] " "No output dependent on input pin \"SW\[11\]\"" {  } { { "AirFryer.vhd" "" { Text "/home/tiago/Documents/lsd-project/src/AirFryer.vhd" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1716573661382 "|AirFryer|SW[11]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[12\] " "No output dependent on input pin \"SW\[12\]\"" {  } { { "AirFryer.vhd" "" { Text "/home/tiago/Documents/lsd-project/src/AirFryer.vhd" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1716573661382 "|AirFryer|SW[12]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[13\] " "No output dependent on input pin \"SW\[13\]\"" {  } { { "AirFryer.vhd" "" { Text "/home/tiago/Documents/lsd-project/src/AirFryer.vhd" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1716573661382 "|AirFryer|SW[13]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[14\] " "No output dependent on input pin \"SW\[14\]\"" {  } { { "AirFryer.vhd" "" { Text "/home/tiago/Documents/lsd-project/src/AirFryer.vhd" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1716573661382 "|AirFryer|SW[14]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[15\] " "No output dependent on input pin \"SW\[15\]\"" {  } { { "AirFryer.vhd" "" { Text "/home/tiago/Documents/lsd-project/src/AirFryer.vhd" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1716573661382 "|AirFryer|SW[15]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[16\] " "No output dependent on input pin \"SW\[16\]\"" {  } { { "AirFryer.vhd" "" { Text "/home/tiago/Documents/lsd-project/src/AirFryer.vhd" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1716573661382 "|AirFryer|SW[16]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[17\] " "No output dependent on input pin \"SW\[17\]\"" {  } { { "AirFryer.vhd" "" { Text "/home/tiago/Documents/lsd-project/src/AirFryer.vhd" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1716573661382 "|AirFryer|SW[17]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1716573661382 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "17121 " "Implemented 17121 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "23 " "Implemented 23 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1716573661382 ""} { "Info" "ICUT_CUT_TM_OPINS" "52 " "Implemented 52 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1716573661382 ""} { "Info" "ICUT_CUT_TM_LCELLS" "17046 " "Implemented 17046 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1716573661382 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1716573661382 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 40 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 40 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "590 " "Peak virtual memory: 590 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1716573661407 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri May 24 19:01:01 2024 " "Processing ended: Fri May 24 19:01:01 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1716573661407 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:26 " "Elapsed time: 00:00:26" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1716573661407 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:34 " "Total CPU time (on all processors): 00:00:34" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1716573661407 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1716573661407 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1716573662615 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition " "Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1716573662615 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri May 24 19:01:02 2024 " "Processing started: Fri May 24 19:01:02 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1716573662615 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1716573662615 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off AirFryer -c AirFryer " "Command: quartus_fit --read_settings_files=off --write_settings_files=off AirFryer -c AirFryer" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1716573662615 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1716573662649 ""}
{ "Info" "0" "" "Project  = AirFryer" {  } {  } 0 0 "Project  = AirFryer" 0 0 "Fitter" 0 0 1716573662650 ""}
{ "Info" "0" "" "Revision = AirFryer" {  } {  } 0 0 "Revision = AirFryer" 0 0 "Fitter" 0 0 1716573662650 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1716573662829 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1716573662829 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "AirFryer EP4CE115F29C7 " "Selected device EP4CE115F29C7 for design \"AirFryer\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1716573662874 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1716573662946 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1716573662946 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1716573663385 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1716573663389 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F29C7 " "Device EP4CE40F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1716573663574 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F29I7 " "Device EP4CE40F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1716573663574 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F29C7 " "Device EP4CE30F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1716573663574 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F29I7 " "Device EP4CE30F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1716573663574 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F29C7 " "Device EP4CE55F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1716573663574 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F29I7 " "Device EP4CE55F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1716573663574 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F29C7 " "Device EP4CE75F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1716573663574 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F29I7 " "Device EP4CE75F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1716573663574 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE115F29I7 " "Device EP4CE115F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1716573663574 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1716573663574 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ F4 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location F4" {  } { { "/home/tiago/.intel_fpga_lite/22.1.2/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/tiago/.intel_fpga_lite/22.1.2/quartus/linux64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "temporary_test_loc" "" { Generic "/home/tiago/Documents/lsd-project/src/" { { 0 { 0 ""} 0 35238 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1716573663600 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ E2 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location E2" {  } { { "/home/tiago/.intel_fpga_lite/22.1.2/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/tiago/.intel_fpga_lite/22.1.2/quartus/linux64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "temporary_test_loc" "" { Generic "/home/tiago/Documents/lsd-project/src/" { { 0 { 0 ""} 0 35240 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1716573663600 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ P3 " "Pin ~ALTERA_DCLK~ is reserved at location P3" {  } { { "/home/tiago/.intel_fpga_lite/22.1.2/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/tiago/.intel_fpga_lite/22.1.2/quartus/linux64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "temporary_test_loc" "" { Generic "/home/tiago/Documents/lsd-project/src/" { { 0 { 0 ""} 0 35242 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1716573663600 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ N7 " "Pin ~ALTERA_DATA0~ is reserved at location N7" {  } { { "/home/tiago/.intel_fpga_lite/22.1.2/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/tiago/.intel_fpga_lite/22.1.2/quartus/linux64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "temporary_test_loc" "" { Generic "/home/tiago/Documents/lsd-project/src/" { { 0 { 0 ""} 0 35244 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1716573663600 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ P28 " "Pin ~ALTERA_nCEO~ is reserved at location P28" {  } { { "/home/tiago/.intel_fpga_lite/22.1.2/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/tiago/.intel_fpga_lite/22.1.2/quartus/linux64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "temporary_test_loc" "" { Generic "/home/tiago/Documents/lsd-project/src/" { { 0 { 0 ""} 0 35246 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1716573663600 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1716573663600 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1716573663603 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "1 " "The Timing Analyzer is analyzing 1 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Fitter" 0 -1 1716573667897 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "AirFryer.sdc " "Synopsys Design Constraints File file not found: 'AirFryer.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1716573667904 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1716573667904 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1716573667996 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1716573667996 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1716573667997 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "CLOCK_50~input (placed in PIN Y2 (CLK2, DIFFCLK_1p)) " "Automatically promoted node CLOCK_50~input (placed in PIN Y2 (CLK2, DIFFCLK_1p))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G4 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G4" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1716573668801 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sw1_ff_out " "Destination node sw1_ff_out" {  } { { "AirFryer.vhd" "" { Text "/home/tiago/Documents/lsd-project/src/AirFryer.vhd" 37 -1 0 } } { "temporary_test_loc" "" { Generic "/home/tiago/Documents/lsd-project/src/" { { 0 { 0 ""} 0 1045 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1716573668801 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "AirFryerFSM:AirFryerFSM\|state.FINISH " "Destination node AirFryerFSM:AirFryerFSM\|state.FINISH" {  } { { "AirFryerFSM.vhd" "" { Text "/home/tiago/Documents/lsd-project/src/AirFryerFSM.vhd" 34 -1 0 } } { "temporary_test_loc" "" { Generic "/home/tiago/Documents/lsd-project/src/" { { 0 { 0 ""} 0 735 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1716573668801 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1716573668801 ""}  } { { "AirFryer.vhd" "" { Text "/home/tiago/Documents/lsd-project/src/AirFryer.vhd" 7 0 0 } } { "temporary_test_loc" "" { Generic "/home/tiago/Documents/lsd-project/src/" { { 0 { 0 ""} 0 35221 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1716573668801 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1716573669841 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1716573669843 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1716573669843 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1716573669850 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1716573669852 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1716573669856 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1716573669856 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1716573669857 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1716573670068 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1716573670071 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1716573670071 ""}
{ "Warning" "WCUT_CUT_UNATTACHED_ASGN" "" "Ignored locations or region assignments to the following nodes" { { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "AUD_ADCDAT " "Node \"AUD_ADCDAT\" is assigned to location or region, but does not exist in design" {  } { { "/home/tiago/.intel_fpga_lite/22.1.2/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/tiago/.intel_fpga_lite/22.1.2/quartus/linux64/Assignment Editor.qase" 1 { { 0 "AUD_ADCDAT" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716573672233 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "AUD_ADCLRCK " "Node \"AUD_ADCLRCK\" is assigned to location or region, but does not exist in design" {  } { { "/home/tiago/.intel_fpga_lite/22.1.2/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/tiago/.intel_fpga_lite/22.1.2/quartus/linux64/Assignment Editor.qase" 1 { { 0 "AUD_ADCLRCK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716573672233 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "AUD_BCLK " "Node \"AUD_BCLK\" is assigned to location or region, but does not exist in design" {  } { { "/home/tiago/.intel_fpga_lite/22.1.2/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/tiago/.intel_fpga_lite/22.1.2/quartus/linux64/Assignment Editor.qase" 1 { { 0 "AUD_BCLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716573672233 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "AUD_DACDAT " "Node \"AUD_DACDAT\" is assigned to location or region, but does not exist in design" {  } { { "/home/tiago/.intel_fpga_lite/22.1.2/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/tiago/.intel_fpga_lite/22.1.2/quartus/linux64/Assignment Editor.qase" 1 { { 0 "AUD_DACDAT" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716573672233 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "AUD_DACLRCK " "Node \"AUD_DACLRCK\" is assigned to location or region, but does not exist in design" {  } { { "/home/tiago/.intel_fpga_lite/22.1.2/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/tiago/.intel_fpga_lite/22.1.2/quartus/linux64/Assignment Editor.qase" 1 { { 0 "AUD_DACLRCK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716573672233 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "AUD_XCK " "Node \"AUD_XCK\" is assigned to location or region, but does not exist in design" {  } { { "/home/tiago/.intel_fpga_lite/22.1.2/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/tiago/.intel_fpga_lite/22.1.2/quartus/linux64/Assignment Editor.qase" 1 { { 0 "AUD_XCK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716573672233 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "CLOCK2_50 " "Node \"CLOCK2_50\" is assigned to location or region, but does not exist in design" {  } { { "/home/tiago/.intel_fpga_lite/22.1.2/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/tiago/.intel_fpga_lite/22.1.2/quartus/linux64/Assignment Editor.qase" 1 { { 0 "CLOCK2_50" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716573672233 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "CLOCK3_50 " "Node \"CLOCK3_50\" is assigned to location or region, but does not exist in design" {  } { { "/home/tiago/.intel_fpga_lite/22.1.2/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/tiago/.intel_fpga_lite/22.1.2/quartus/linux64/Assignment Editor.qase" 1 { { 0 "CLOCK3_50" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716573672233 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[0\] " "Node \"DRAM_ADDR\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/tiago/.intel_fpga_lite/22.1.2/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/tiago/.intel_fpga_lite/22.1.2/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716573672233 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[10\] " "Node \"DRAM_ADDR\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/tiago/.intel_fpga_lite/22.1.2/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/tiago/.intel_fpga_lite/22.1.2/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716573672233 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[11\] " "Node \"DRAM_ADDR\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/tiago/.intel_fpga_lite/22.1.2/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/tiago/.intel_fpga_lite/22.1.2/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716573672233 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[12\] " "Node \"DRAM_ADDR\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/tiago/.intel_fpga_lite/22.1.2/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/tiago/.intel_fpga_lite/22.1.2/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716573672233 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[1\] " "Node \"DRAM_ADDR\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/tiago/.intel_fpga_lite/22.1.2/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/tiago/.intel_fpga_lite/22.1.2/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716573672233 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[2\] " "Node \"DRAM_ADDR\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/tiago/.intel_fpga_lite/22.1.2/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/tiago/.intel_fpga_lite/22.1.2/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716573672233 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[3\] " "Node \"DRAM_ADDR\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/tiago/.intel_fpga_lite/22.1.2/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/tiago/.intel_fpga_lite/22.1.2/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716573672233 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[4\] " "Node \"DRAM_ADDR\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/tiago/.intel_fpga_lite/22.1.2/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/tiago/.intel_fpga_lite/22.1.2/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716573672233 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[5\] " "Node \"DRAM_ADDR\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/tiago/.intel_fpga_lite/22.1.2/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/tiago/.intel_fpga_lite/22.1.2/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716573672233 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[6\] " "Node \"DRAM_ADDR\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/tiago/.intel_fpga_lite/22.1.2/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/tiago/.intel_fpga_lite/22.1.2/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716573672233 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[7\] " "Node \"DRAM_ADDR\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/tiago/.intel_fpga_lite/22.1.2/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/tiago/.intel_fpga_lite/22.1.2/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716573672233 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[8\] " "Node \"DRAM_ADDR\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/tiago/.intel_fpga_lite/22.1.2/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/tiago/.intel_fpga_lite/22.1.2/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716573672233 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[9\] " "Node \"DRAM_ADDR\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/tiago/.intel_fpga_lite/22.1.2/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/tiago/.intel_fpga_lite/22.1.2/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716573672233 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_BA\[0\] " "Node \"DRAM_BA\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/tiago/.intel_fpga_lite/22.1.2/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/tiago/.intel_fpga_lite/22.1.2/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_BA\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716573672233 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_BA\[1\] " "Node \"DRAM_BA\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/tiago/.intel_fpga_lite/22.1.2/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/tiago/.intel_fpga_lite/22.1.2/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_BA\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716573672233 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_CAS_N " "Node \"DRAM_CAS_N\" is assigned to location or region, but does not exist in design" {  } { { "/home/tiago/.intel_fpga_lite/22.1.2/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/tiago/.intel_fpga_lite/22.1.2/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_CAS_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716573672233 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_CKE " "Node \"DRAM_CKE\" is assigned to location or region, but does not exist in design" {  } { { "/home/tiago/.intel_fpga_lite/22.1.2/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/tiago/.intel_fpga_lite/22.1.2/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_CKE" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716573672233 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_CLK " "Node \"DRAM_CLK\" is assigned to location or region, but does not exist in design" {  } { { "/home/tiago/.intel_fpga_lite/22.1.2/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/tiago/.intel_fpga_lite/22.1.2/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_CLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716573672233 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_CS_N " "Node \"DRAM_CS_N\" is assigned to location or region, but does not exist in design" {  } { { "/home/tiago/.intel_fpga_lite/22.1.2/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/tiago/.intel_fpga_lite/22.1.2/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_CS_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716573672233 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQM\[0\] " "Node \"DRAM_DQM\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/tiago/.intel_fpga_lite/22.1.2/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/tiago/.intel_fpga_lite/22.1.2/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQM\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716573672233 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQM\[1\] " "Node \"DRAM_DQM\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/tiago/.intel_fpga_lite/22.1.2/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/tiago/.intel_fpga_lite/22.1.2/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQM\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716573672233 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQM\[2\] " "Node \"DRAM_DQM\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/tiago/.intel_fpga_lite/22.1.2/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/tiago/.intel_fpga_lite/22.1.2/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQM\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716573672233 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQM\[3\] " "Node \"DRAM_DQM\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/tiago/.intel_fpga_lite/22.1.2/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/tiago/.intel_fpga_lite/22.1.2/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQM\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716573672233 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[0\] " "Node \"DRAM_DQ\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/tiago/.intel_fpga_lite/22.1.2/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/tiago/.intel_fpga_lite/22.1.2/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716573672233 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[10\] " "Node \"DRAM_DQ\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/tiago/.intel_fpga_lite/22.1.2/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/tiago/.intel_fpga_lite/22.1.2/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716573672233 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[11\] " "Node \"DRAM_DQ\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/tiago/.intel_fpga_lite/22.1.2/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/tiago/.intel_fpga_lite/22.1.2/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716573672233 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[12\] " "Node \"DRAM_DQ\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/tiago/.intel_fpga_lite/22.1.2/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/tiago/.intel_fpga_lite/22.1.2/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716573672233 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[13\] " "Node \"DRAM_DQ\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/tiago/.intel_fpga_lite/22.1.2/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/tiago/.intel_fpga_lite/22.1.2/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[13\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716573672233 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[14\] " "Node \"DRAM_DQ\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/tiago/.intel_fpga_lite/22.1.2/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/tiago/.intel_fpga_lite/22.1.2/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[14\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716573672233 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[15\] " "Node \"DRAM_DQ\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/tiago/.intel_fpga_lite/22.1.2/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/tiago/.intel_fpga_lite/22.1.2/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[15\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716573672233 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[16\] " "Node \"DRAM_DQ\[16\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/tiago/.intel_fpga_lite/22.1.2/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/tiago/.intel_fpga_lite/22.1.2/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[16\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716573672233 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[17\] " "Node \"DRAM_DQ\[17\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/tiago/.intel_fpga_lite/22.1.2/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/tiago/.intel_fpga_lite/22.1.2/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[17\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716573672233 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[18\] " "Node \"DRAM_DQ\[18\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/tiago/.intel_fpga_lite/22.1.2/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/tiago/.intel_fpga_lite/22.1.2/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[18\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716573672233 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[19\] " "Node \"DRAM_DQ\[19\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/tiago/.intel_fpga_lite/22.1.2/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/tiago/.intel_fpga_lite/22.1.2/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[19\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716573672233 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[1\] " "Node \"DRAM_DQ\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/tiago/.intel_fpga_lite/22.1.2/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/tiago/.intel_fpga_lite/22.1.2/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716573672233 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[20\] " "Node \"DRAM_DQ\[20\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/tiago/.intel_fpga_lite/22.1.2/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/tiago/.intel_fpga_lite/22.1.2/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[20\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716573672233 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[21\] " "Node \"DRAM_DQ\[21\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/tiago/.intel_fpga_lite/22.1.2/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/tiago/.intel_fpga_lite/22.1.2/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[21\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716573672233 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[22\] " "Node \"DRAM_DQ\[22\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/tiago/.intel_fpga_lite/22.1.2/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/tiago/.intel_fpga_lite/22.1.2/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[22\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716573672233 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[23\] " "Node \"DRAM_DQ\[23\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/tiago/.intel_fpga_lite/22.1.2/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/tiago/.intel_fpga_lite/22.1.2/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[23\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716573672233 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[24\] " "Node \"DRAM_DQ\[24\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/tiago/.intel_fpga_lite/22.1.2/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/tiago/.intel_fpga_lite/22.1.2/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[24\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716573672233 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[25\] " "Node \"DRAM_DQ\[25\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/tiago/.intel_fpga_lite/22.1.2/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/tiago/.intel_fpga_lite/22.1.2/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[25\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716573672233 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[26\] " "Node \"DRAM_DQ\[26\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/tiago/.intel_fpga_lite/22.1.2/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/tiago/.intel_fpga_lite/22.1.2/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[26\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716573672233 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[27\] " "Node \"DRAM_DQ\[27\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/tiago/.intel_fpga_lite/22.1.2/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/tiago/.intel_fpga_lite/22.1.2/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[27\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716573672233 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[28\] " "Node \"DRAM_DQ\[28\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/tiago/.intel_fpga_lite/22.1.2/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/tiago/.intel_fpga_lite/22.1.2/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[28\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716573672233 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[29\] " "Node \"DRAM_DQ\[29\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/tiago/.intel_fpga_lite/22.1.2/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/tiago/.intel_fpga_lite/22.1.2/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[29\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716573672233 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[2\] " "Node \"DRAM_DQ\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/tiago/.intel_fpga_lite/22.1.2/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/tiago/.intel_fpga_lite/22.1.2/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716573672233 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[30\] " "Node \"DRAM_DQ\[30\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/tiago/.intel_fpga_lite/22.1.2/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/tiago/.intel_fpga_lite/22.1.2/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[30\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716573672233 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[31\] " "Node \"DRAM_DQ\[31\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/tiago/.intel_fpga_lite/22.1.2/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/tiago/.intel_fpga_lite/22.1.2/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[31\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716573672233 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[3\] " "Node \"DRAM_DQ\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/tiago/.intel_fpga_lite/22.1.2/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/tiago/.intel_fpga_lite/22.1.2/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716573672233 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[4\] " "Node \"DRAM_DQ\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/tiago/.intel_fpga_lite/22.1.2/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/tiago/.intel_fpga_lite/22.1.2/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716573672233 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[5\] " "Node \"DRAM_DQ\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/tiago/.intel_fpga_lite/22.1.2/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/tiago/.intel_fpga_lite/22.1.2/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716573672233 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[6\] " "Node \"DRAM_DQ\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/tiago/.intel_fpga_lite/22.1.2/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/tiago/.intel_fpga_lite/22.1.2/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716573672233 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[7\] " "Node \"DRAM_DQ\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/tiago/.intel_fpga_lite/22.1.2/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/tiago/.intel_fpga_lite/22.1.2/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716573672233 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[8\] " "Node \"DRAM_DQ\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/tiago/.intel_fpga_lite/22.1.2/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/tiago/.intel_fpga_lite/22.1.2/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716573672233 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[9\] " "Node \"DRAM_DQ\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/tiago/.intel_fpga_lite/22.1.2/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/tiago/.intel_fpga_lite/22.1.2/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716573672233 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_RAS_N " "Node \"DRAM_RAS_N\" is assigned to location or region, but does not exist in design" {  } { { "/home/tiago/.intel_fpga_lite/22.1.2/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/tiago/.intel_fpga_lite/22.1.2/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_RAS_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716573672233 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_WE_N " "Node \"DRAM_WE_N\" is assigned to location or region, but does not exist in design" {  } { { "/home/tiago/.intel_fpga_lite/22.1.2/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/tiago/.intel_fpga_lite/22.1.2/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_WE_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716573672233 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "EEP_I2C_SCLK " "Node \"EEP_I2C_SCLK\" is assigned to location or region, but does not exist in design" {  } { { "/home/tiago/.intel_fpga_lite/22.1.2/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/tiago/.intel_fpga_lite/22.1.2/quartus/linux64/Assignment Editor.qase" 1 { { 0 "EEP_I2C_SCLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716573672233 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "EEP_I2C_SDAT " "Node \"EEP_I2C_SDAT\" is assigned to location or region, but does not exist in design" {  } { { "/home/tiago/.intel_fpga_lite/22.1.2/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/tiago/.intel_fpga_lite/22.1.2/quartus/linux64/Assignment Editor.qase" 1 { { 0 "EEP_I2C_SDAT" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716573672233 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET0_GTX_CLK " "Node \"ENET0_GTX_CLK\" is assigned to location or region, but does not exist in design" {  } { { "/home/tiago/.intel_fpga_lite/22.1.2/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/tiago/.intel_fpga_lite/22.1.2/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ENET0_GTX_CLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716573672233 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET0_INT_N " "Node \"ENET0_INT_N\" is assigned to location or region, but does not exist in design" {  } { { "/home/tiago/.intel_fpga_lite/22.1.2/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/tiago/.intel_fpga_lite/22.1.2/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ENET0_INT_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716573672233 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET0_LINK100 " "Node \"ENET0_LINK100\" is assigned to location or region, but does not exist in design" {  } { { "/home/tiago/.intel_fpga_lite/22.1.2/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/tiago/.intel_fpga_lite/22.1.2/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ENET0_LINK100" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716573672233 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET0_MDC " "Node \"ENET0_MDC\" is assigned to location or region, but does not exist in design" {  } { { "/home/tiago/.intel_fpga_lite/22.1.2/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/tiago/.intel_fpga_lite/22.1.2/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ENET0_MDC" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716573672233 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET0_MDIO " "Node \"ENET0_MDIO\" is assigned to location or region, but does not exist in design" {  } { { "/home/tiago/.intel_fpga_lite/22.1.2/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/tiago/.intel_fpga_lite/22.1.2/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ENET0_MDIO" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716573672233 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET0_RST_N " "Node \"ENET0_RST_N\" is assigned to location or region, but does not exist in design" {  } { { "/home/tiago/.intel_fpga_lite/22.1.2/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/tiago/.intel_fpga_lite/22.1.2/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ENET0_RST_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716573672233 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET0_RX_CLK " "Node \"ENET0_RX_CLK\" is assigned to location or region, but does not exist in design" {  } { { "/home/tiago/.intel_fpga_lite/22.1.2/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/tiago/.intel_fpga_lite/22.1.2/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ENET0_RX_CLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716573672233 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET0_RX_COL " "Node \"ENET0_RX_COL\" is assigned to location or region, but does not exist in design" {  } { { "/home/tiago/.intel_fpga_lite/22.1.2/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/tiago/.intel_fpga_lite/22.1.2/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ENET0_RX_COL" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716573672233 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET0_RX_CRS " "Node \"ENET0_RX_CRS\" is assigned to location or region, but does not exist in design" {  } { { "/home/tiago/.intel_fpga_lite/22.1.2/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/tiago/.intel_fpga_lite/22.1.2/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ENET0_RX_CRS" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716573672233 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET0_RX_DATA\[0\] " "Node \"ENET0_RX_DATA\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/tiago/.intel_fpga_lite/22.1.2/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/tiago/.intel_fpga_lite/22.1.2/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ENET0_RX_DATA\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716573672233 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET0_RX_DATA\[1\] " "Node \"ENET0_RX_DATA\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/tiago/.intel_fpga_lite/22.1.2/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/tiago/.intel_fpga_lite/22.1.2/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ENET0_RX_DATA\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716573672233 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET0_RX_DATA\[2\] " "Node \"ENET0_RX_DATA\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/tiago/.intel_fpga_lite/22.1.2/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/tiago/.intel_fpga_lite/22.1.2/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ENET0_RX_DATA\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716573672233 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET0_RX_DATA\[3\] " "Node \"ENET0_RX_DATA\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/tiago/.intel_fpga_lite/22.1.2/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/tiago/.intel_fpga_lite/22.1.2/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ENET0_RX_DATA\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716573672233 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET0_RX_DV " "Node \"ENET0_RX_DV\" is assigned to location or region, but does not exist in design" {  } { { "/home/tiago/.intel_fpga_lite/22.1.2/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/tiago/.intel_fpga_lite/22.1.2/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ENET0_RX_DV" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716573672233 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET0_RX_ER " "Node \"ENET0_RX_ER\" is assigned to location or region, but does not exist in design" {  } { { "/home/tiago/.intel_fpga_lite/22.1.2/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/tiago/.intel_fpga_lite/22.1.2/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ENET0_RX_ER" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716573672233 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET0_TX_CLK " "Node \"ENET0_TX_CLK\" is assigned to location or region, but does not exist in design" {  } { { "/home/tiago/.intel_fpga_lite/22.1.2/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/tiago/.intel_fpga_lite/22.1.2/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ENET0_TX_CLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716573672233 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET0_TX_DATA\[0\] " "Node \"ENET0_TX_DATA\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/tiago/.intel_fpga_lite/22.1.2/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/tiago/.intel_fpga_lite/22.1.2/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ENET0_TX_DATA\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716573672233 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET0_TX_DATA\[1\] " "Node \"ENET0_TX_DATA\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/tiago/.intel_fpga_lite/22.1.2/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/tiago/.intel_fpga_lite/22.1.2/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ENET0_TX_DATA\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716573672233 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET0_TX_DATA\[2\] " "Node \"ENET0_TX_DATA\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/tiago/.intel_fpga_lite/22.1.2/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/tiago/.intel_fpga_lite/22.1.2/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ENET0_TX_DATA\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716573672233 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET0_TX_DATA\[3\] " "Node \"ENET0_TX_DATA\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/tiago/.intel_fpga_lite/22.1.2/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/tiago/.intel_fpga_lite/22.1.2/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ENET0_TX_DATA\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716573672233 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET0_TX_EN " "Node \"ENET0_TX_EN\" is assigned to location or region, but does not exist in design" {  } { { "/home/tiago/.intel_fpga_lite/22.1.2/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/tiago/.intel_fpga_lite/22.1.2/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ENET0_TX_EN" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716573672233 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET0_TX_ER " "Node \"ENET0_TX_ER\" is assigned to location or region, but does not exist in design" {  } { { "/home/tiago/.intel_fpga_lite/22.1.2/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/tiago/.intel_fpga_lite/22.1.2/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ENET0_TX_ER" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716573672233 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET1_GTX_CLK " "Node \"ENET1_GTX_CLK\" is assigned to location or region, but does not exist in design" {  } { { "/home/tiago/.intel_fpga_lite/22.1.2/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/tiago/.intel_fpga_lite/22.1.2/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ENET1_GTX_CLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716573672233 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET1_INT_N " "Node \"ENET1_INT_N\" is assigned to location or region, but does not exist in design" {  } { { "/home/tiago/.intel_fpga_lite/22.1.2/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/tiago/.intel_fpga_lite/22.1.2/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ENET1_INT_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716573672233 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET1_LINK100 " "Node \"ENET1_LINK100\" is assigned to location or region, but does not exist in design" {  } { { "/home/tiago/.intel_fpga_lite/22.1.2/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/tiago/.intel_fpga_lite/22.1.2/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ENET1_LINK100" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716573672233 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET1_MDC " "Node \"ENET1_MDC\" is assigned to location or region, but does not exist in design" {  } { { "/home/tiago/.intel_fpga_lite/22.1.2/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/tiago/.intel_fpga_lite/22.1.2/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ENET1_MDC" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716573672233 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET1_MDIO " "Node \"ENET1_MDIO\" is assigned to location or region, but does not exist in design" {  } { { "/home/tiago/.intel_fpga_lite/22.1.2/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/tiago/.intel_fpga_lite/22.1.2/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ENET1_MDIO" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716573672233 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET1_RST_N " "Node \"ENET1_RST_N\" is assigned to location or region, but does not exist in design" {  } { { "/home/tiago/.intel_fpga_lite/22.1.2/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/tiago/.intel_fpga_lite/22.1.2/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ENET1_RST_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716573672233 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET1_RX_CLK " "Node \"ENET1_RX_CLK\" is assigned to location or region, but does not exist in design" {  } { { "/home/tiago/.intel_fpga_lite/22.1.2/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/tiago/.intel_fpga_lite/22.1.2/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ENET1_RX_CLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716573672233 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET1_RX_COL " "Node \"ENET1_RX_COL\" is assigned to location or region, but does not exist in design" {  } { { "/home/tiago/.intel_fpga_lite/22.1.2/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/tiago/.intel_fpga_lite/22.1.2/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ENET1_RX_COL" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716573672233 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET1_RX_CRS " "Node \"ENET1_RX_CRS\" is assigned to location or region, but does not exist in design" {  } { { "/home/tiago/.intel_fpga_lite/22.1.2/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/tiago/.intel_fpga_lite/22.1.2/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ENET1_RX_CRS" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716573672233 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET1_RX_DATA\[0\] " "Node \"ENET1_RX_DATA\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/tiago/.intel_fpga_lite/22.1.2/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/tiago/.intel_fpga_lite/22.1.2/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ENET1_RX_DATA\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716573672233 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET1_RX_DATA\[1\] " "Node \"ENET1_RX_DATA\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/tiago/.intel_fpga_lite/22.1.2/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/tiago/.intel_fpga_lite/22.1.2/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ENET1_RX_DATA\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716573672233 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET1_RX_DATA\[2\] " "Node \"ENET1_RX_DATA\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/tiago/.intel_fpga_lite/22.1.2/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/tiago/.intel_fpga_lite/22.1.2/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ENET1_RX_DATA\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716573672233 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET1_RX_DATA\[3\] " "Node \"ENET1_RX_DATA\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/tiago/.intel_fpga_lite/22.1.2/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/tiago/.intel_fpga_lite/22.1.2/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ENET1_RX_DATA\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716573672233 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET1_RX_DV " "Node \"ENET1_RX_DV\" is assigned to location or region, but does not exist in design" {  } { { "/home/tiago/.intel_fpga_lite/22.1.2/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/tiago/.intel_fpga_lite/22.1.2/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ENET1_RX_DV" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716573672233 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET1_RX_ER " "Node \"ENET1_RX_ER\" is assigned to location or region, but does not exist in design" {  } { { "/home/tiago/.intel_fpga_lite/22.1.2/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/tiago/.intel_fpga_lite/22.1.2/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ENET1_RX_ER" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716573672233 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET1_TX_CLK " "Node \"ENET1_TX_CLK\" is assigned to location or region, but does not exist in design" {  } { { "/home/tiago/.intel_fpga_lite/22.1.2/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/tiago/.intel_fpga_lite/22.1.2/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ENET1_TX_CLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716573672233 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET1_TX_DATA\[0\] " "Node \"ENET1_TX_DATA\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/tiago/.intel_fpga_lite/22.1.2/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/tiago/.intel_fpga_lite/22.1.2/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ENET1_TX_DATA\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716573672233 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET1_TX_DATA\[1\] " "Node \"ENET1_TX_DATA\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/tiago/.intel_fpga_lite/22.1.2/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/tiago/.intel_fpga_lite/22.1.2/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ENET1_TX_DATA\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716573672233 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET1_TX_DATA\[2\] " "Node \"ENET1_TX_DATA\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/tiago/.intel_fpga_lite/22.1.2/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/tiago/.intel_fpga_lite/22.1.2/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ENET1_TX_DATA\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716573672233 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET1_TX_DATA\[3\] " "Node \"ENET1_TX_DATA\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/tiago/.intel_fpga_lite/22.1.2/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/tiago/.intel_fpga_lite/22.1.2/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ENET1_TX_DATA\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716573672233 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET1_TX_EN " "Node \"ENET1_TX_EN\" is assigned to location or region, but does not exist in design" {  } { { "/home/tiago/.intel_fpga_lite/22.1.2/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/tiago/.intel_fpga_lite/22.1.2/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ENET1_TX_EN" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716573672233 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET1_TX_ER " "Node \"ENET1_TX_ER\" is assigned to location or region, but does not exist in design" {  } { { "/home/tiago/.intel_fpga_lite/22.1.2/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/tiago/.intel_fpga_lite/22.1.2/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ENET1_TX_ER" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716573672233 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENETCLK_25 " "Node \"ENETCLK_25\" is assigned to location or region, but does not exist in design" {  } { { "/home/tiago/.intel_fpga_lite/22.1.2/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/tiago/.intel_fpga_lite/22.1.2/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ENETCLK_25" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716573672233 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "EX_IO\[0\] " "Node \"EX_IO\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/tiago/.intel_fpga_lite/22.1.2/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/tiago/.intel_fpga_lite/22.1.2/quartus/linux64/Assignment Editor.qase" 1 { { 0 "EX_IO\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716573672233 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "EX_IO\[1\] " "Node \"EX_IO\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/tiago/.intel_fpga_lite/22.1.2/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/tiago/.intel_fpga_lite/22.1.2/quartus/linux64/Assignment Editor.qase" 1 { { 0 "EX_IO\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716573672233 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "EX_IO\[2\] " "Node \"EX_IO\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/tiago/.intel_fpga_lite/22.1.2/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/tiago/.intel_fpga_lite/22.1.2/quartus/linux64/Assignment Editor.qase" 1 { { 0 "EX_IO\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716573672233 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "EX_IO\[3\] " "Node \"EX_IO\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/tiago/.intel_fpga_lite/22.1.2/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/tiago/.intel_fpga_lite/22.1.2/quartus/linux64/Assignment Editor.qase" 1 { { 0 "EX_IO\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716573672233 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "EX_IO\[4\] " "Node \"EX_IO\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/tiago/.intel_fpga_lite/22.1.2/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/tiago/.intel_fpga_lite/22.1.2/quartus/linux64/Assignment Editor.qase" 1 { { 0 "EX_IO\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716573672233 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "EX_IO\[5\] " "Node \"EX_IO\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/tiago/.intel_fpga_lite/22.1.2/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/tiago/.intel_fpga_lite/22.1.2/quartus/linux64/Assignment Editor.qase" 1 { { 0 "EX_IO\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716573672233 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "EX_IO\[6\] " "Node \"EX_IO\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/tiago/.intel_fpga_lite/22.1.2/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/tiago/.intel_fpga_lite/22.1.2/quartus/linux64/Assignment Editor.qase" 1 { { 0 "EX_IO\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716573672233 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[0\] " "Node \"FL_ADDR\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/tiago/.intel_fpga_lite/22.1.2/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/tiago/.intel_fpga_lite/22.1.2/quartus/linux64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716573672233 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[10\] " "Node \"FL_ADDR\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/tiago/.intel_fpga_lite/22.1.2/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/tiago/.intel_fpga_lite/22.1.2/quartus/linux64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716573672233 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[11\] " "Node \"FL_ADDR\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/tiago/.intel_fpga_lite/22.1.2/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/tiago/.intel_fpga_lite/22.1.2/quartus/linux64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716573672233 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[12\] " "Node \"FL_ADDR\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/tiago/.intel_fpga_lite/22.1.2/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/tiago/.intel_fpga_lite/22.1.2/quartus/linux64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716573672233 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[13\] " "Node \"FL_ADDR\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/tiago/.intel_fpga_lite/22.1.2/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/tiago/.intel_fpga_lite/22.1.2/quartus/linux64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[13\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716573672233 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[14\] " "Node \"FL_ADDR\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/tiago/.intel_fpga_lite/22.1.2/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/tiago/.intel_fpga_lite/22.1.2/quartus/linux64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[14\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716573672233 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[15\] " "Node \"FL_ADDR\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/tiago/.intel_fpga_lite/22.1.2/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/tiago/.intel_fpga_lite/22.1.2/quartus/linux64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[15\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716573672233 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[16\] " "Node \"FL_ADDR\[16\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/tiago/.intel_fpga_lite/22.1.2/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/tiago/.intel_fpga_lite/22.1.2/quartus/linux64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[16\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716573672233 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[17\] " "Node \"FL_ADDR\[17\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/tiago/.intel_fpga_lite/22.1.2/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/tiago/.intel_fpga_lite/22.1.2/quartus/linux64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[17\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716573672233 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[18\] " "Node \"FL_ADDR\[18\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/tiago/.intel_fpga_lite/22.1.2/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/tiago/.intel_fpga_lite/22.1.2/quartus/linux64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[18\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716573672233 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[19\] " "Node \"FL_ADDR\[19\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/tiago/.intel_fpga_lite/22.1.2/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/tiago/.intel_fpga_lite/22.1.2/quartus/linux64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[19\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716573672233 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[1\] " "Node \"FL_ADDR\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/tiago/.intel_fpga_lite/22.1.2/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/tiago/.intel_fpga_lite/22.1.2/quartus/linux64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716573672233 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[20\] " "Node \"FL_ADDR\[20\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/tiago/.intel_fpga_lite/22.1.2/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/tiago/.intel_fpga_lite/22.1.2/quartus/linux64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[20\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716573672233 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[21\] " "Node \"FL_ADDR\[21\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/tiago/.intel_fpga_lite/22.1.2/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/tiago/.intel_fpga_lite/22.1.2/quartus/linux64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[21\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716573672233 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[22\] " "Node \"FL_ADDR\[22\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/tiago/.intel_fpga_lite/22.1.2/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/tiago/.intel_fpga_lite/22.1.2/quartus/linux64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[22\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716573672233 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[2\] " "Node \"FL_ADDR\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/tiago/.intel_fpga_lite/22.1.2/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/tiago/.intel_fpga_lite/22.1.2/quartus/linux64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716573672233 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[3\] " "Node \"FL_ADDR\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/tiago/.intel_fpga_lite/22.1.2/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/tiago/.intel_fpga_lite/22.1.2/quartus/linux64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716573672233 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[4\] " "Node \"FL_ADDR\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/tiago/.intel_fpga_lite/22.1.2/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/tiago/.intel_fpga_lite/22.1.2/quartus/linux64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716573672233 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[5\] " "Node \"FL_ADDR\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/tiago/.intel_fpga_lite/22.1.2/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/tiago/.intel_fpga_lite/22.1.2/quartus/linux64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716573672233 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[6\] " "Node \"FL_ADDR\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/tiago/.intel_fpga_lite/22.1.2/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/tiago/.intel_fpga_lite/22.1.2/quartus/linux64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716573672233 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[7\] " "Node \"FL_ADDR\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/tiago/.intel_fpga_lite/22.1.2/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/tiago/.intel_fpga_lite/22.1.2/quartus/linux64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716573672233 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[8\] " "Node \"FL_ADDR\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/tiago/.intel_fpga_lite/22.1.2/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/tiago/.intel_fpga_lite/22.1.2/quartus/linux64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716573672233 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[9\] " "Node \"FL_ADDR\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/tiago/.intel_fpga_lite/22.1.2/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/tiago/.intel_fpga_lite/22.1.2/quartus/linux64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716573672233 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_CE_N " "Node \"FL_CE_N\" is assigned to location or region, but does not exist in design" {  } { { "/home/tiago/.intel_fpga_lite/22.1.2/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/tiago/.intel_fpga_lite/22.1.2/quartus/linux64/Assignment Editor.qase" 1 { { 0 "FL_CE_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716573672233 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_DQ\[0\] " "Node \"FL_DQ\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/tiago/.intel_fpga_lite/22.1.2/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/tiago/.intel_fpga_lite/22.1.2/quartus/linux64/Assignment Editor.qase" 1 { { 0 "FL_DQ\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716573672233 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_DQ\[1\] " "Node \"FL_DQ\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/tiago/.intel_fpga_lite/22.1.2/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/tiago/.intel_fpga_lite/22.1.2/quartus/linux64/Assignment Editor.qase" 1 { { 0 "FL_DQ\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716573672233 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_DQ\[2\] " "Node \"FL_DQ\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/tiago/.intel_fpga_lite/22.1.2/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/tiago/.intel_fpga_lite/22.1.2/quartus/linux64/Assignment Editor.qase" 1 { { 0 "FL_DQ\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716573672233 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_DQ\[3\] " "Node \"FL_DQ\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/tiago/.intel_fpga_lite/22.1.2/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/tiago/.intel_fpga_lite/22.1.2/quartus/linux64/Assignment Editor.qase" 1 { { 0 "FL_DQ\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716573672233 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_DQ\[4\] " "Node \"FL_DQ\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/tiago/.intel_fpga_lite/22.1.2/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/tiago/.intel_fpga_lite/22.1.2/quartus/linux64/Assignment Editor.qase" 1 { { 0 "FL_DQ\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716573672233 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_DQ\[5\] " "Node \"FL_DQ\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/tiago/.intel_fpga_lite/22.1.2/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/tiago/.intel_fpga_lite/22.1.2/quartus/linux64/Assignment Editor.qase" 1 { { 0 "FL_DQ\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716573672233 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_DQ\[6\] " "Node \"FL_DQ\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/tiago/.intel_fpga_lite/22.1.2/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/tiago/.intel_fpga_lite/22.1.2/quartus/linux64/Assignment Editor.qase" 1 { { 0 "FL_DQ\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716573672233 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_DQ\[7\] " "Node \"FL_DQ\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/tiago/.intel_fpga_lite/22.1.2/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/tiago/.intel_fpga_lite/22.1.2/quartus/linux64/Assignment Editor.qase" 1 { { 0 "FL_DQ\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716573672233 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_OE_N " "Node \"FL_OE_N\" is assigned to location or region, but does not exist in design" {  } { { "/home/tiago/.intel_fpga_lite/22.1.2/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/tiago/.intel_fpga_lite/22.1.2/quartus/linux64/Assignment Editor.qase" 1 { { 0 "FL_OE_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716573672233 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_RST_N " "Node \"FL_RST_N\" is assigned to location or region, but does not exist in design" {  } { { "/home/tiago/.intel_fpga_lite/22.1.2/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/tiago/.intel_fpga_lite/22.1.2/quartus/linux64/Assignment Editor.qase" 1 { { 0 "FL_RST_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716573672233 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_RY " "Node \"FL_RY\" is assigned to location or region, but does not exist in design" {  } { { "/home/tiago/.intel_fpga_lite/22.1.2/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/tiago/.intel_fpga_lite/22.1.2/quartus/linux64/Assignment Editor.qase" 1 { { 0 "FL_RY" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716573672233 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_WE_N " "Node \"FL_WE_N\" is assigned to location or region, but does not exist in design" {  } { { "/home/tiago/.intel_fpga_lite/22.1.2/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/tiago/.intel_fpga_lite/22.1.2/quartus/linux64/Assignment Editor.qase" 1 { { 0 "FL_WE_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716573672233 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_WP_N " "Node \"FL_WP_N\" is assigned to location or region, but does not exist in design" {  } { { "/home/tiago/.intel_fpga_lite/22.1.2/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/tiago/.intel_fpga_lite/22.1.2/quartus/linux64/Assignment Editor.qase" 1 { { 0 "FL_WP_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716573672233 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[0\] " "Node \"GPIO\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/tiago/.intel_fpga_lite/22.1.2/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/tiago/.intel_fpga_lite/22.1.2/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716573672233 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[10\] " "Node \"GPIO\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/tiago/.intel_fpga_lite/22.1.2/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/tiago/.intel_fpga_lite/22.1.2/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716573672233 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[11\] " "Node \"GPIO\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/tiago/.intel_fpga_lite/22.1.2/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/tiago/.intel_fpga_lite/22.1.2/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716573672233 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[12\] " "Node \"GPIO\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/tiago/.intel_fpga_lite/22.1.2/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/tiago/.intel_fpga_lite/22.1.2/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716573672233 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[13\] " "Node \"GPIO\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/tiago/.intel_fpga_lite/22.1.2/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/tiago/.intel_fpga_lite/22.1.2/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[13\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716573672233 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[14\] " "Node \"GPIO\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/tiago/.intel_fpga_lite/22.1.2/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/tiago/.intel_fpga_lite/22.1.2/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[14\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716573672233 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[15\] " "Node \"GPIO\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/tiago/.intel_fpga_lite/22.1.2/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/tiago/.intel_fpga_lite/22.1.2/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[15\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716573672233 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[16\] " "Node \"GPIO\[16\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/tiago/.intel_fpga_lite/22.1.2/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/tiago/.intel_fpga_lite/22.1.2/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[16\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716573672233 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[17\] " "Node \"GPIO\[17\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/tiago/.intel_fpga_lite/22.1.2/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/tiago/.intel_fpga_lite/22.1.2/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[17\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716573672233 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[18\] " "Node \"GPIO\[18\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/tiago/.intel_fpga_lite/22.1.2/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/tiago/.intel_fpga_lite/22.1.2/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[18\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716573672233 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[19\] " "Node \"GPIO\[19\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/tiago/.intel_fpga_lite/22.1.2/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/tiago/.intel_fpga_lite/22.1.2/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[19\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716573672233 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[1\] " "Node \"GPIO\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/tiago/.intel_fpga_lite/22.1.2/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/tiago/.intel_fpga_lite/22.1.2/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716573672233 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[20\] " "Node \"GPIO\[20\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/tiago/.intel_fpga_lite/22.1.2/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/tiago/.intel_fpga_lite/22.1.2/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[20\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716573672233 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[21\] " "Node \"GPIO\[21\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/tiago/.intel_fpga_lite/22.1.2/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/tiago/.intel_fpga_lite/22.1.2/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[21\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716573672233 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[22\] " "Node \"GPIO\[22\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/tiago/.intel_fpga_lite/22.1.2/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/tiago/.intel_fpga_lite/22.1.2/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[22\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716573672233 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[23\] " "Node \"GPIO\[23\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/tiago/.intel_fpga_lite/22.1.2/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/tiago/.intel_fpga_lite/22.1.2/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[23\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716573672233 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[24\] " "Node \"GPIO\[24\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/tiago/.intel_fpga_lite/22.1.2/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/tiago/.intel_fpga_lite/22.1.2/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[24\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716573672233 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[25\] " "Node \"GPIO\[25\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/tiago/.intel_fpga_lite/22.1.2/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/tiago/.intel_fpga_lite/22.1.2/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[25\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716573672233 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[26\] " "Node \"GPIO\[26\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/tiago/.intel_fpga_lite/22.1.2/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/tiago/.intel_fpga_lite/22.1.2/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[26\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716573672233 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[27\] " "Node \"GPIO\[27\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/tiago/.intel_fpga_lite/22.1.2/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/tiago/.intel_fpga_lite/22.1.2/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[27\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716573672233 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[28\] " "Node \"GPIO\[28\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/tiago/.intel_fpga_lite/22.1.2/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/tiago/.intel_fpga_lite/22.1.2/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[28\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716573672233 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[29\] " "Node \"GPIO\[29\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/tiago/.intel_fpga_lite/22.1.2/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/tiago/.intel_fpga_lite/22.1.2/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[29\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716573672233 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[2\] " "Node \"GPIO\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/tiago/.intel_fpga_lite/22.1.2/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/tiago/.intel_fpga_lite/22.1.2/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716573672233 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[30\] " "Node \"GPIO\[30\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/tiago/.intel_fpga_lite/22.1.2/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/tiago/.intel_fpga_lite/22.1.2/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[30\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716573672233 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[31\] " "Node \"GPIO\[31\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/tiago/.intel_fpga_lite/22.1.2/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/tiago/.intel_fpga_lite/22.1.2/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[31\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716573672233 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[32\] " "Node \"GPIO\[32\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/tiago/.intel_fpga_lite/22.1.2/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/tiago/.intel_fpga_lite/22.1.2/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[32\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716573672233 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[33\] " "Node \"GPIO\[33\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/tiago/.intel_fpga_lite/22.1.2/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/tiago/.intel_fpga_lite/22.1.2/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[33\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716573672233 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[34\] " "Node \"GPIO\[34\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/tiago/.intel_fpga_lite/22.1.2/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/tiago/.intel_fpga_lite/22.1.2/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[34\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716573672233 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[35\] " "Node \"GPIO\[35\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/tiago/.intel_fpga_lite/22.1.2/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/tiago/.intel_fpga_lite/22.1.2/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[35\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716573672233 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[3\] " "Node \"GPIO\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/tiago/.intel_fpga_lite/22.1.2/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/tiago/.intel_fpga_lite/22.1.2/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716573672233 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[4\] " "Node \"GPIO\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/tiago/.intel_fpga_lite/22.1.2/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/tiago/.intel_fpga_lite/22.1.2/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716573672233 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[5\] " "Node \"GPIO\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/tiago/.intel_fpga_lite/22.1.2/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/tiago/.intel_fpga_lite/22.1.2/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716573672233 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[6\] " "Node \"GPIO\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/tiago/.intel_fpga_lite/22.1.2/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/tiago/.intel_fpga_lite/22.1.2/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716573672233 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[7\] " "Node \"GPIO\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/tiago/.intel_fpga_lite/22.1.2/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/tiago/.intel_fpga_lite/22.1.2/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716573672233 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[8\] " "Node \"GPIO\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/tiago/.intel_fpga_lite/22.1.2/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/tiago/.intel_fpga_lite/22.1.2/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716573672233 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[9\] " "Node \"GPIO\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/tiago/.intel_fpga_lite/22.1.2/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/tiago/.intel_fpga_lite/22.1.2/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716573672233 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX3\[0\] " "Node \"HEX3\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/tiago/.intel_fpga_lite/22.1.2/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/tiago/.intel_fpga_lite/22.1.2/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HEX3\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716573672233 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX3\[1\] " "Node \"HEX3\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/tiago/.intel_fpga_lite/22.1.2/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/tiago/.intel_fpga_lite/22.1.2/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HEX3\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716573672233 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX3\[2\] " "Node \"HEX3\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/tiago/.intel_fpga_lite/22.1.2/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/tiago/.intel_fpga_lite/22.1.2/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HEX3\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716573672233 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX3\[3\] " "Node \"HEX3\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/tiago/.intel_fpga_lite/22.1.2/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/tiago/.intel_fpga_lite/22.1.2/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HEX3\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716573672233 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX3\[4\] " "Node \"HEX3\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/tiago/.intel_fpga_lite/22.1.2/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/tiago/.intel_fpga_lite/22.1.2/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HEX3\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716573672233 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX3\[5\] " "Node \"HEX3\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/tiago/.intel_fpga_lite/22.1.2/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/tiago/.intel_fpga_lite/22.1.2/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HEX3\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716573672233 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX3\[6\] " "Node \"HEX3\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/tiago/.intel_fpga_lite/22.1.2/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/tiago/.intel_fpga_lite/22.1.2/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HEX3\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716573672233 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX6\[0\] " "Node \"HEX6\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/tiago/.intel_fpga_lite/22.1.2/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/tiago/.intel_fpga_lite/22.1.2/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HEX6\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716573672233 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX6\[1\] " "Node \"HEX6\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/tiago/.intel_fpga_lite/22.1.2/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/tiago/.intel_fpga_lite/22.1.2/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HEX6\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716573672233 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX6\[2\] " "Node \"HEX6\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/tiago/.intel_fpga_lite/22.1.2/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/tiago/.intel_fpga_lite/22.1.2/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HEX6\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716573672233 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX6\[3\] " "Node \"HEX6\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/tiago/.intel_fpga_lite/22.1.2/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/tiago/.intel_fpga_lite/22.1.2/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HEX6\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716573672233 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX6\[4\] " "Node \"HEX6\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/tiago/.intel_fpga_lite/22.1.2/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/tiago/.intel_fpga_lite/22.1.2/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HEX6\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716573672233 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX6\[5\] " "Node \"HEX6\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/tiago/.intel_fpga_lite/22.1.2/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/tiago/.intel_fpga_lite/22.1.2/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HEX6\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716573672233 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX6\[6\] " "Node \"HEX6\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/tiago/.intel_fpga_lite/22.1.2/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/tiago/.intel_fpga_lite/22.1.2/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HEX6\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716573672233 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX7\[0\] " "Node \"HEX7\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/tiago/.intel_fpga_lite/22.1.2/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/tiago/.intel_fpga_lite/22.1.2/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HEX7\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716573672233 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX7\[1\] " "Node \"HEX7\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/tiago/.intel_fpga_lite/22.1.2/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/tiago/.intel_fpga_lite/22.1.2/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HEX7\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716573672233 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX7\[2\] " "Node \"HEX7\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/tiago/.intel_fpga_lite/22.1.2/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/tiago/.intel_fpga_lite/22.1.2/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HEX7\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716573672233 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX7\[3\] " "Node \"HEX7\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/tiago/.intel_fpga_lite/22.1.2/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/tiago/.intel_fpga_lite/22.1.2/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HEX7\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716573672233 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX7\[4\] " "Node \"HEX7\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/tiago/.intel_fpga_lite/22.1.2/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/tiago/.intel_fpga_lite/22.1.2/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HEX7\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716573672233 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX7\[5\] " "Node \"HEX7\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/tiago/.intel_fpga_lite/22.1.2/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/tiago/.intel_fpga_lite/22.1.2/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HEX7\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716573672233 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX7\[6\] " "Node \"HEX7\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/tiago/.intel_fpga_lite/22.1.2/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/tiago/.intel_fpga_lite/22.1.2/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HEX7\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716573672233 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_CLKIN0 " "Node \"HSMC_CLKIN0\" is assigned to location or region, but does not exist in design" {  } { { "/home/tiago/.intel_fpga_lite/22.1.2/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/tiago/.intel_fpga_lite/22.1.2/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_CLKIN0" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716573672233 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_CLKIN_N1 " "Node \"HSMC_CLKIN_N1\" is assigned to location or region, but does not exist in design" {  } { { "/home/tiago/.intel_fpga_lite/22.1.2/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/tiago/.intel_fpga_lite/22.1.2/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_CLKIN_N1" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716573672233 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_CLKIN_N2 " "Node \"HSMC_CLKIN_N2\" is assigned to location or region, but does not exist in design" {  } { { "/home/tiago/.intel_fpga_lite/22.1.2/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/tiago/.intel_fpga_lite/22.1.2/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_CLKIN_N2" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716573672233 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_CLKIN_P1 " "Node \"HSMC_CLKIN_P1\" is assigned to location or region, but does not exist in design" {  } { { "/home/tiago/.intel_fpga_lite/22.1.2/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/tiago/.intel_fpga_lite/22.1.2/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_CLKIN_P1" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716573672233 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_CLKIN_P2 " "Node \"HSMC_CLKIN_P2\" is assigned to location or region, but does not exist in design" {  } { { "/home/tiago/.intel_fpga_lite/22.1.2/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/tiago/.intel_fpga_lite/22.1.2/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_CLKIN_P2" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716573672233 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_CLKOUT0 " "Node \"HSMC_CLKOUT0\" is assigned to location or region, but does not exist in design" {  } { { "/home/tiago/.intel_fpga_lite/22.1.2/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/tiago/.intel_fpga_lite/22.1.2/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_CLKOUT0" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716573672233 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_CLKOUT_N1 " "Node \"HSMC_CLKOUT_N1\" is assigned to location or region, but does not exist in design" {  } { { "/home/tiago/.intel_fpga_lite/22.1.2/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/tiago/.intel_fpga_lite/22.1.2/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_CLKOUT_N1" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716573672233 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_CLKOUT_N2 " "Node \"HSMC_CLKOUT_N2\" is assigned to location or region, but does not exist in design" {  } { { "/home/tiago/.intel_fpga_lite/22.1.2/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/tiago/.intel_fpga_lite/22.1.2/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_CLKOUT_N2" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716573672233 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_CLKOUT_P1 " "Node \"HSMC_CLKOUT_P1\" is assigned to location or region, but does not exist in design" {  } { { "/home/tiago/.intel_fpga_lite/22.1.2/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/tiago/.intel_fpga_lite/22.1.2/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_CLKOUT_P1" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716573672233 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_CLKOUT_P2 " "Node \"HSMC_CLKOUT_P2\" is assigned to location or region, but does not exist in design" {  } { { "/home/tiago/.intel_fpga_lite/22.1.2/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/tiago/.intel_fpga_lite/22.1.2/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_CLKOUT_P2" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716573672233 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_D\[0\] " "Node \"HSMC_D\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/tiago/.intel_fpga_lite/22.1.2/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/tiago/.intel_fpga_lite/22.1.2/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_D\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716573672233 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_D\[1\] " "Node \"HSMC_D\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/tiago/.intel_fpga_lite/22.1.2/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/tiago/.intel_fpga_lite/22.1.2/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_D\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716573672233 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_D\[2\] " "Node \"HSMC_D\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/tiago/.intel_fpga_lite/22.1.2/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/tiago/.intel_fpga_lite/22.1.2/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_D\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716573672233 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_D\[3\] " "Node \"HSMC_D\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/tiago/.intel_fpga_lite/22.1.2/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/tiago/.intel_fpga_lite/22.1.2/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_D\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716573672233 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_N\[0\] " "Node \"HSMC_RX_D_N\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/tiago/.intel_fpga_lite/22.1.2/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/tiago/.intel_fpga_lite/22.1.2/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716573672233 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_N\[10\] " "Node \"HSMC_RX_D_N\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/tiago/.intel_fpga_lite/22.1.2/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/tiago/.intel_fpga_lite/22.1.2/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716573672233 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_N\[11\] " "Node \"HSMC_RX_D_N\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/tiago/.intel_fpga_lite/22.1.2/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/tiago/.intel_fpga_lite/22.1.2/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716573672233 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_N\[12\] " "Node \"HSMC_RX_D_N\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/tiago/.intel_fpga_lite/22.1.2/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/tiago/.intel_fpga_lite/22.1.2/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716573672233 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_N\[13\] " "Node \"HSMC_RX_D_N\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/tiago/.intel_fpga_lite/22.1.2/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/tiago/.intel_fpga_lite/22.1.2/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[13\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716573672233 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_N\[14\] " "Node \"HSMC_RX_D_N\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/tiago/.intel_fpga_lite/22.1.2/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/tiago/.intel_fpga_lite/22.1.2/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[14\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716573672233 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_N\[15\] " "Node \"HSMC_RX_D_N\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/tiago/.intel_fpga_lite/22.1.2/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/tiago/.intel_fpga_lite/22.1.2/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[15\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716573672233 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_N\[16\] " "Node \"HSMC_RX_D_N\[16\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/tiago/.intel_fpga_lite/22.1.2/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/tiago/.intel_fpga_lite/22.1.2/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[16\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716573672233 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_N\[1\] " "Node \"HSMC_RX_D_N\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/tiago/.intel_fpga_lite/22.1.2/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/tiago/.intel_fpga_lite/22.1.2/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716573672233 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_N\[2\] " "Node \"HSMC_RX_D_N\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/tiago/.intel_fpga_lite/22.1.2/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/tiago/.intel_fpga_lite/22.1.2/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716573672233 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_N\[3\] " "Node \"HSMC_RX_D_N\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/tiago/.intel_fpga_lite/22.1.2/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/tiago/.intel_fpga_lite/22.1.2/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716573672233 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_N\[4\] " "Node \"HSMC_RX_D_N\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/tiago/.intel_fpga_lite/22.1.2/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/tiago/.intel_fpga_lite/22.1.2/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716573672233 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_N\[5\] " "Node \"HSMC_RX_D_N\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/tiago/.intel_fpga_lite/22.1.2/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/tiago/.intel_fpga_lite/22.1.2/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716573672233 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_N\[6\] " "Node \"HSMC_RX_D_N\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/tiago/.intel_fpga_lite/22.1.2/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/tiago/.intel_fpga_lite/22.1.2/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716573672233 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_N\[7\] " "Node \"HSMC_RX_D_N\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/tiago/.intel_fpga_lite/22.1.2/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/tiago/.intel_fpga_lite/22.1.2/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716573672233 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_N\[8\] " "Node \"HSMC_RX_D_N\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/tiago/.intel_fpga_lite/22.1.2/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/tiago/.intel_fpga_lite/22.1.2/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716573672233 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_N\[9\] " "Node \"HSMC_RX_D_N\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/tiago/.intel_fpga_lite/22.1.2/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/tiago/.intel_fpga_lite/22.1.2/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716573672233 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_P\[0\] " "Node \"HSMC_RX_D_P\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/tiago/.intel_fpga_lite/22.1.2/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/tiago/.intel_fpga_lite/22.1.2/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716573672233 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_P\[10\] " "Node \"HSMC_RX_D_P\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/tiago/.intel_fpga_lite/22.1.2/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/tiago/.intel_fpga_lite/22.1.2/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716573672233 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_P\[11\] " "Node \"HSMC_RX_D_P\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/tiago/.intel_fpga_lite/22.1.2/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/tiago/.intel_fpga_lite/22.1.2/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716573672233 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_P\[12\] " "Node \"HSMC_RX_D_P\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/tiago/.intel_fpga_lite/22.1.2/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/tiago/.intel_fpga_lite/22.1.2/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716573672233 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_P\[13\] " "Node \"HSMC_RX_D_P\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/tiago/.intel_fpga_lite/22.1.2/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/tiago/.intel_fpga_lite/22.1.2/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[13\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716573672233 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_P\[14\] " "Node \"HSMC_RX_D_P\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/tiago/.intel_fpga_lite/22.1.2/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/tiago/.intel_fpga_lite/22.1.2/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[14\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716573672233 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_P\[15\] " "Node \"HSMC_RX_D_P\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/tiago/.intel_fpga_lite/22.1.2/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/tiago/.intel_fpga_lite/22.1.2/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[15\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716573672233 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_P\[16\] " "Node \"HSMC_RX_D_P\[16\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/tiago/.intel_fpga_lite/22.1.2/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/tiago/.intel_fpga_lite/22.1.2/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[16\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716573672233 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_P\[1\] " "Node \"HSMC_RX_D_P\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/tiago/.intel_fpga_lite/22.1.2/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/tiago/.intel_fpga_lite/22.1.2/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716573672233 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_P\[2\] " "Node \"HSMC_RX_D_P\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/tiago/.intel_fpga_lite/22.1.2/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/tiago/.intel_fpga_lite/22.1.2/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716573672233 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_P\[3\] " "Node \"HSMC_RX_D_P\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/tiago/.intel_fpga_lite/22.1.2/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/tiago/.intel_fpga_lite/22.1.2/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716573672233 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_P\[4\] " "Node \"HSMC_RX_D_P\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/tiago/.intel_fpga_lite/22.1.2/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/tiago/.intel_fpga_lite/22.1.2/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716573672233 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_P\[5\] " "Node \"HSMC_RX_D_P\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/tiago/.intel_fpga_lite/22.1.2/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/tiago/.intel_fpga_lite/22.1.2/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716573672233 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_P\[6\] " "Node \"HSMC_RX_D_P\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/tiago/.intel_fpga_lite/22.1.2/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/tiago/.intel_fpga_lite/22.1.2/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716573672233 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_P\[7\] " "Node \"HSMC_RX_D_P\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/tiago/.intel_fpga_lite/22.1.2/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/tiago/.intel_fpga_lite/22.1.2/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716573672233 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_P\[8\] " "Node \"HSMC_RX_D_P\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/tiago/.intel_fpga_lite/22.1.2/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/tiago/.intel_fpga_lite/22.1.2/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716573672233 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_P\[9\] " "Node \"HSMC_RX_D_P\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/tiago/.intel_fpga_lite/22.1.2/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/tiago/.intel_fpga_lite/22.1.2/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716573672233 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_N\[0\] " "Node \"HSMC_TX_D_N\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/tiago/.intel_fpga_lite/22.1.2/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/tiago/.intel_fpga_lite/22.1.2/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716573672233 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_N\[10\] " "Node \"HSMC_TX_D_N\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/tiago/.intel_fpga_lite/22.1.2/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/tiago/.intel_fpga_lite/22.1.2/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716573672233 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_N\[11\] " "Node \"HSMC_TX_D_N\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/tiago/.intel_fpga_lite/22.1.2/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/tiago/.intel_fpga_lite/22.1.2/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716573672233 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_N\[12\] " "Node \"HSMC_TX_D_N\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/tiago/.intel_fpga_lite/22.1.2/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/tiago/.intel_fpga_lite/22.1.2/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716573672233 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_N\[13\] " "Node \"HSMC_TX_D_N\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/tiago/.intel_fpga_lite/22.1.2/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/tiago/.intel_fpga_lite/22.1.2/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[13\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716573672233 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_N\[14\] " "Node \"HSMC_TX_D_N\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/tiago/.intel_fpga_lite/22.1.2/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/tiago/.intel_fpga_lite/22.1.2/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[14\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716573672233 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_N\[15\] " "Node \"HSMC_TX_D_N\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/tiago/.intel_fpga_lite/22.1.2/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/tiago/.intel_fpga_lite/22.1.2/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[15\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716573672233 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_N\[16\] " "Node \"HSMC_TX_D_N\[16\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/tiago/.intel_fpga_lite/22.1.2/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/tiago/.intel_fpga_lite/22.1.2/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[16\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716573672233 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_N\[1\] " "Node \"HSMC_TX_D_N\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/tiago/.intel_fpga_lite/22.1.2/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/tiago/.intel_fpga_lite/22.1.2/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716573672233 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_N\[2\] " "Node \"HSMC_TX_D_N\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/tiago/.intel_fpga_lite/22.1.2/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/tiago/.intel_fpga_lite/22.1.2/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716573672233 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_N\[3\] " "Node \"HSMC_TX_D_N\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/tiago/.intel_fpga_lite/22.1.2/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/tiago/.intel_fpga_lite/22.1.2/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716573672233 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_N\[4\] " "Node \"HSMC_TX_D_N\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/tiago/.intel_fpga_lite/22.1.2/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/tiago/.intel_fpga_lite/22.1.2/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716573672233 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_N\[5\] " "Node \"HSMC_TX_D_N\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/tiago/.intel_fpga_lite/22.1.2/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/tiago/.intel_fpga_lite/22.1.2/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716573672233 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_N\[6\] " "Node \"HSMC_TX_D_N\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/tiago/.intel_fpga_lite/22.1.2/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/tiago/.intel_fpga_lite/22.1.2/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716573672233 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_N\[7\] " "Node \"HSMC_TX_D_N\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/tiago/.intel_fpga_lite/22.1.2/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/tiago/.intel_fpga_lite/22.1.2/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716573672233 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_N\[8\] " "Node \"HSMC_TX_D_N\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/tiago/.intel_fpga_lite/22.1.2/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/tiago/.intel_fpga_lite/22.1.2/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716573672233 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_N\[9\] " "Node \"HSMC_TX_D_N\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/tiago/.intel_fpga_lite/22.1.2/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/tiago/.intel_fpga_lite/22.1.2/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716573672233 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_P\[0\] " "Node \"HSMC_TX_D_P\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/tiago/.intel_fpga_lite/22.1.2/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/tiago/.intel_fpga_lite/22.1.2/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716573672233 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_P\[10\] " "Node \"HSMC_TX_D_P\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/tiago/.intel_fpga_lite/22.1.2/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/tiago/.intel_fpga_lite/22.1.2/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716573672233 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_P\[11\] " "Node \"HSMC_TX_D_P\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/tiago/.intel_fpga_lite/22.1.2/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/tiago/.intel_fpga_lite/22.1.2/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716573672233 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_P\[12\] " "Node \"HSMC_TX_D_P\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/tiago/.intel_fpga_lite/22.1.2/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/tiago/.intel_fpga_lite/22.1.2/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716573672233 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_P\[13\] " "Node \"HSMC_TX_D_P\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/tiago/.intel_fpga_lite/22.1.2/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/tiago/.intel_fpga_lite/22.1.2/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[13\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716573672233 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_P\[14\] " "Node \"HSMC_TX_D_P\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/tiago/.intel_fpga_lite/22.1.2/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/tiago/.intel_fpga_lite/22.1.2/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[14\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716573672233 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_P\[15\] " "Node \"HSMC_TX_D_P\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/tiago/.intel_fpga_lite/22.1.2/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/tiago/.intel_fpga_lite/22.1.2/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[15\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716573672233 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_P\[16\] " "Node \"HSMC_TX_D_P\[16\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/tiago/.intel_fpga_lite/22.1.2/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/tiago/.intel_fpga_lite/22.1.2/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[16\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716573672233 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_P\[1\] " "Node \"HSMC_TX_D_P\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/tiago/.intel_fpga_lite/22.1.2/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/tiago/.intel_fpga_lite/22.1.2/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716573672233 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_P\[2\] " "Node \"HSMC_TX_D_P\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/tiago/.intel_fpga_lite/22.1.2/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/tiago/.intel_fpga_lite/22.1.2/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716573672233 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_P\[3\] " "Node \"HSMC_TX_D_P\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/tiago/.intel_fpga_lite/22.1.2/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/tiago/.intel_fpga_lite/22.1.2/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716573672233 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_P\[4\] " "Node \"HSMC_TX_D_P\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/tiago/.intel_fpga_lite/22.1.2/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/tiago/.intel_fpga_lite/22.1.2/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716573672233 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_P\[5\] " "Node \"HSMC_TX_D_P\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/tiago/.intel_fpga_lite/22.1.2/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/tiago/.intel_fpga_lite/22.1.2/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716573672233 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_P\[6\] " "Node \"HSMC_TX_D_P\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/tiago/.intel_fpga_lite/22.1.2/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/tiago/.intel_fpga_lite/22.1.2/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716573672233 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_P\[7\] " "Node \"HSMC_TX_D_P\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/tiago/.intel_fpga_lite/22.1.2/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/tiago/.intel_fpga_lite/22.1.2/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716573672233 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_P\[8\] " "Node \"HSMC_TX_D_P\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/tiago/.intel_fpga_lite/22.1.2/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/tiago/.intel_fpga_lite/22.1.2/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716573672233 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_P\[9\] " "Node \"HSMC_TX_D_P\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/tiago/.intel_fpga_lite/22.1.2/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/tiago/.intel_fpga_lite/22.1.2/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716573672233 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "I2C_SCLK " "Node \"I2C_SCLK\" is assigned to location or region, but does not exist in design" {  } { { "/home/tiago/.intel_fpga_lite/22.1.2/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/tiago/.intel_fpga_lite/22.1.2/quartus/linux64/Assignment Editor.qase" 1 { { 0 "I2C_SCLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716573672233 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "I2C_SDAT " "Node \"I2C_SDAT\" is assigned to location or region, but does not exist in design" {  } { { "/home/tiago/.intel_fpga_lite/22.1.2/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/tiago/.intel_fpga_lite/22.1.2/quartus/linux64/Assignment Editor.qase" 1 { { 0 "I2C_SDAT" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716573672233 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "IRDA_RXD " "Node \"IRDA_RXD\" is assigned to location or region, but does not exist in design" {  } { { "/home/tiago/.intel_fpga_lite/22.1.2/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/tiago/.intel_fpga_lite/22.1.2/quartus/linux64/Assignment Editor.qase" 1 { { 0 "IRDA_RXD" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716573672233 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LCD_BLON " "Node \"LCD_BLON\" is assigned to location or region, but does not exist in design" {  } { { "/home/tiago/.intel_fpga_lite/22.1.2/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/tiago/.intel_fpga_lite/22.1.2/quartus/linux64/Assignment Editor.qase" 1 { { 0 "LCD_BLON" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716573672233 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LCD_DATA\[0\] " "Node \"LCD_DATA\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/tiago/.intel_fpga_lite/22.1.2/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/tiago/.intel_fpga_lite/22.1.2/quartus/linux64/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716573672233 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LCD_DATA\[1\] " "Node \"LCD_DATA\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/tiago/.intel_fpga_lite/22.1.2/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/tiago/.intel_fpga_lite/22.1.2/quartus/linux64/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716573672233 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LCD_DATA\[2\] " "Node \"LCD_DATA\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/tiago/.intel_fpga_lite/22.1.2/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/tiago/.intel_fpga_lite/22.1.2/quartus/linux64/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716573672233 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LCD_DATA\[3\] " "Node \"LCD_DATA\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/tiago/.intel_fpga_lite/22.1.2/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/tiago/.intel_fpga_lite/22.1.2/quartus/linux64/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716573672233 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LCD_DATA\[4\] " "Node \"LCD_DATA\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/tiago/.intel_fpga_lite/22.1.2/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/tiago/.intel_fpga_lite/22.1.2/quartus/linux64/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716573672233 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LCD_DATA\[5\] " "Node \"LCD_DATA\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/tiago/.intel_fpga_lite/22.1.2/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/tiago/.intel_fpga_lite/22.1.2/quartus/linux64/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716573672233 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LCD_DATA\[6\] " "Node \"LCD_DATA\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/tiago/.intel_fpga_lite/22.1.2/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/tiago/.intel_fpga_lite/22.1.2/quartus/linux64/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716573672233 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LCD_DATA\[7\] " "Node \"LCD_DATA\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/tiago/.intel_fpga_lite/22.1.2/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/tiago/.intel_fpga_lite/22.1.2/quartus/linux64/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716573672233 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LCD_EN " "Node \"LCD_EN\" is assigned to location or region, but does not exist in design" {  } { { "/home/tiago/.intel_fpga_lite/22.1.2/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/tiago/.intel_fpga_lite/22.1.2/quartus/linux64/Assignment Editor.qase" 1 { { 0 "LCD_EN" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716573672233 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LCD_ON " "Node \"LCD_ON\" is assigned to location or region, but does not exist in design" {  } { { "/home/tiago/.intel_fpga_lite/22.1.2/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/tiago/.intel_fpga_lite/22.1.2/quartus/linux64/Assignment Editor.qase" 1 { { 0 "LCD_ON" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716573672233 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LCD_RS " "Node \"LCD_RS\" is assigned to location or region, but does not exist in design" {  } { { "/home/tiago/.intel_fpga_lite/22.1.2/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/tiago/.intel_fpga_lite/22.1.2/quartus/linux64/Assignment Editor.qase" 1 { { 0 "LCD_RS" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716573672233 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LCD_RW " "Node \"LCD_RW\" is assigned to location or region, but does not exist in design" {  } { { "/home/tiago/.intel_fpga_lite/22.1.2/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/tiago/.intel_fpga_lite/22.1.2/quartus/linux64/Assignment Editor.qase" 1 { { 0 "LCD_RW" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716573672233 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDG\[8\] " "Node \"LEDG\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/tiago/.intel_fpga_lite/22.1.2/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/tiago/.intel_fpga_lite/22.1.2/quartus/linux64/Assignment Editor.qase" 1 { { 0 "LEDG\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716573672233 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDR\[10\] " "Node \"LEDR\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/tiago/.intel_fpga_lite/22.1.2/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/tiago/.intel_fpga_lite/22.1.2/quartus/linux64/Assignment Editor.qase" 1 { { 0 "LEDR\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716573672233 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDR\[11\] " "Node \"LEDR\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/tiago/.intel_fpga_lite/22.1.2/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/tiago/.intel_fpga_lite/22.1.2/quartus/linux64/Assignment Editor.qase" 1 { { 0 "LEDR\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716573672233 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDR\[12\] " "Node \"LEDR\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/tiago/.intel_fpga_lite/22.1.2/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/tiago/.intel_fpga_lite/22.1.2/quartus/linux64/Assignment Editor.qase" 1 { { 0 "LEDR\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716573672233 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDR\[13\] " "Node \"LEDR\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/tiago/.intel_fpga_lite/22.1.2/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/tiago/.intel_fpga_lite/22.1.2/quartus/linux64/Assignment Editor.qase" 1 { { 0 "LEDR\[13\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716573672233 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDR\[14\] " "Node \"LEDR\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/tiago/.intel_fpga_lite/22.1.2/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/tiago/.intel_fpga_lite/22.1.2/quartus/linux64/Assignment Editor.qase" 1 { { 0 "LEDR\[14\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716573672233 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDR\[15\] " "Node \"LEDR\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/tiago/.intel_fpga_lite/22.1.2/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/tiago/.intel_fpga_lite/22.1.2/quartus/linux64/Assignment Editor.qase" 1 { { 0 "LEDR\[15\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716573672233 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDR\[16\] " "Node \"LEDR\[16\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/tiago/.intel_fpga_lite/22.1.2/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/tiago/.intel_fpga_lite/22.1.2/quartus/linux64/Assignment Editor.qase" 1 { { 0 "LEDR\[16\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716573672233 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDR\[17\] " "Node \"LEDR\[17\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/tiago/.intel_fpga_lite/22.1.2/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/tiago/.intel_fpga_lite/22.1.2/quartus/linux64/Assignment Editor.qase" 1 { { 0 "LEDR\[17\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716573672233 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDR\[9\] " "Node \"LEDR\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/tiago/.intel_fpga_lite/22.1.2/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/tiago/.intel_fpga_lite/22.1.2/quartus/linux64/Assignment Editor.qase" 1 { { 0 "LEDR\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716573672233 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_ADDR\[0\] " "Node \"OTG_ADDR\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/tiago/.intel_fpga_lite/22.1.2/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/tiago/.intel_fpga_lite/22.1.2/quartus/linux64/Assignment Editor.qase" 1 { { 0 "OTG_ADDR\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716573672233 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_ADDR\[1\] " "Node \"OTG_ADDR\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/tiago/.intel_fpga_lite/22.1.2/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/tiago/.intel_fpga_lite/22.1.2/quartus/linux64/Assignment Editor.qase" 1 { { 0 "OTG_ADDR\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716573672233 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_CS_N " "Node \"OTG_CS_N\" is assigned to location or region, but does not exist in design" {  } { { "/home/tiago/.intel_fpga_lite/22.1.2/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/tiago/.intel_fpga_lite/22.1.2/quartus/linux64/Assignment Editor.qase" 1 { { 0 "OTG_CS_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716573672233 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DATA\[0\] " "Node \"OTG_DATA\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/tiago/.intel_fpga_lite/22.1.2/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/tiago/.intel_fpga_lite/22.1.2/quartus/linux64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716573672233 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DATA\[10\] " "Node \"OTG_DATA\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/tiago/.intel_fpga_lite/22.1.2/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/tiago/.intel_fpga_lite/22.1.2/quartus/linux64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716573672233 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DATA\[11\] " "Node \"OTG_DATA\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/tiago/.intel_fpga_lite/22.1.2/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/tiago/.intel_fpga_lite/22.1.2/quartus/linux64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716573672233 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DATA\[12\] " "Node \"OTG_DATA\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/tiago/.intel_fpga_lite/22.1.2/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/tiago/.intel_fpga_lite/22.1.2/quartus/linux64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716573672233 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DATA\[13\] " "Node \"OTG_DATA\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/tiago/.intel_fpga_lite/22.1.2/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/tiago/.intel_fpga_lite/22.1.2/quartus/linux64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[13\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716573672233 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DATA\[14\] " "Node \"OTG_DATA\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/tiago/.intel_fpga_lite/22.1.2/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/tiago/.intel_fpga_lite/22.1.2/quartus/linux64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[14\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716573672233 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DATA\[15\] " "Node \"OTG_DATA\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/tiago/.intel_fpga_lite/22.1.2/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/tiago/.intel_fpga_lite/22.1.2/quartus/linux64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[15\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716573672233 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DATA\[1\] " "Node \"OTG_DATA\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/tiago/.intel_fpga_lite/22.1.2/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/tiago/.intel_fpga_lite/22.1.2/quartus/linux64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716573672233 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DATA\[2\] " "Node \"OTG_DATA\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/tiago/.intel_fpga_lite/22.1.2/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/tiago/.intel_fpga_lite/22.1.2/quartus/linux64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716573672233 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DATA\[3\] " "Node \"OTG_DATA\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/tiago/.intel_fpga_lite/22.1.2/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/tiago/.intel_fpga_lite/22.1.2/quartus/linux64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716573672233 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DATA\[4\] " "Node \"OTG_DATA\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/tiago/.intel_fpga_lite/22.1.2/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/tiago/.intel_fpga_lite/22.1.2/quartus/linux64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716573672233 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DATA\[5\] " "Node \"OTG_DATA\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/tiago/.intel_fpga_lite/22.1.2/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/tiago/.intel_fpga_lite/22.1.2/quartus/linux64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716573672233 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DATA\[6\] " "Node \"OTG_DATA\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/tiago/.intel_fpga_lite/22.1.2/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/tiago/.intel_fpga_lite/22.1.2/quartus/linux64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716573672233 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DATA\[7\] " "Node \"OTG_DATA\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/tiago/.intel_fpga_lite/22.1.2/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/tiago/.intel_fpga_lite/22.1.2/quartus/linux64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716573672233 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DATA\[8\] " "Node \"OTG_DATA\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/tiago/.intel_fpga_lite/22.1.2/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/tiago/.intel_fpga_lite/22.1.2/quartus/linux64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716573672233 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DATA\[9\] " "Node \"OTG_DATA\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/tiago/.intel_fpga_lite/22.1.2/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/tiago/.intel_fpga_lite/22.1.2/quartus/linux64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716573672233 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DREQ\[0\] " "Node \"OTG_DREQ\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/tiago/.intel_fpga_lite/22.1.2/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/tiago/.intel_fpga_lite/22.1.2/quartus/linux64/Assignment Editor.qase" 1 { { 0 "OTG_DREQ\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716573672233 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_INT " "Node \"OTG_INT\" is assigned to location or region, but does not exist in design" {  } { { "/home/tiago/.intel_fpga_lite/22.1.2/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/tiago/.intel_fpga_lite/22.1.2/quartus/linux64/Assignment Editor.qase" 1 { { 0 "OTG_INT" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716573672233 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_RD_N " "Node \"OTG_RD_N\" is assigned to location or region, but does not exist in design" {  } { { "/home/tiago/.intel_fpga_lite/22.1.2/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/tiago/.intel_fpga_lite/22.1.2/quartus/linux64/Assignment Editor.qase" 1 { { 0 "OTG_RD_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716573672233 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_RST_N " "Node \"OTG_RST_N\" is assigned to location or region, but does not exist in design" {  } { { "/home/tiago/.intel_fpga_lite/22.1.2/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/tiago/.intel_fpga_lite/22.1.2/quartus/linux64/Assignment Editor.qase" 1 { { 0 "OTG_RST_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716573672233 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_WR_N " "Node \"OTG_WR_N\" is assigned to location or region, but does not exist in design" {  } { { "/home/tiago/.intel_fpga_lite/22.1.2/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/tiago/.intel_fpga_lite/22.1.2/quartus/linux64/Assignment Editor.qase" 1 { { 0 "OTG_WR_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716573672233 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "PS2_CLK " "Node \"PS2_CLK\" is assigned to location or region, but does not exist in design" {  } { { "/home/tiago/.intel_fpga_lite/22.1.2/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/tiago/.intel_fpga_lite/22.1.2/quartus/linux64/Assignment Editor.qase" 1 { { 0 "PS2_CLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716573672233 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "PS2_CLK2 " "Node \"PS2_CLK2\" is assigned to location or region, but does not exist in design" {  } { { "/home/tiago/.intel_fpga_lite/22.1.2/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/tiago/.intel_fpga_lite/22.1.2/quartus/linux64/Assignment Editor.qase" 1 { { 0 "PS2_CLK2" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716573672233 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "PS2_DAT " "Node \"PS2_DAT\" is assigned to location or region, but does not exist in design" {  } { { "/home/tiago/.intel_fpga_lite/22.1.2/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/tiago/.intel_fpga_lite/22.1.2/quartus/linux64/Assignment Editor.qase" 1 { { 0 "PS2_DAT" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716573672233 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "PS2_DAT2 " "Node \"PS2_DAT2\" is assigned to location or region, but does not exist in design" {  } { { "/home/tiago/.intel_fpga_lite/22.1.2/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/tiago/.intel_fpga_lite/22.1.2/quartus/linux64/Assignment Editor.qase" 1 { { 0 "PS2_DAT2" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716573672233 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SD_CLK " "Node \"SD_CLK\" is assigned to location or region, but does not exist in design" {  } { { "/home/tiago/.intel_fpga_lite/22.1.2/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/tiago/.intel_fpga_lite/22.1.2/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SD_CLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716573672233 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SD_CMD " "Node \"SD_CMD\" is assigned to location or region, but does not exist in design" {  } { { "/home/tiago/.intel_fpga_lite/22.1.2/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/tiago/.intel_fpga_lite/22.1.2/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SD_CMD" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716573672233 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SD_DAT\[0\] " "Node \"SD_DAT\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/tiago/.intel_fpga_lite/22.1.2/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/tiago/.intel_fpga_lite/22.1.2/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SD_DAT\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716573672233 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SD_DAT\[1\] " "Node \"SD_DAT\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/tiago/.intel_fpga_lite/22.1.2/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/tiago/.intel_fpga_lite/22.1.2/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SD_DAT\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716573672233 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SD_DAT\[2\] " "Node \"SD_DAT\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/tiago/.intel_fpga_lite/22.1.2/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/tiago/.intel_fpga_lite/22.1.2/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SD_DAT\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716573672233 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SD_DAT\[3\] " "Node \"SD_DAT\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/tiago/.intel_fpga_lite/22.1.2/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/tiago/.intel_fpga_lite/22.1.2/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SD_DAT\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716573672233 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SD_WP_N " "Node \"SD_WP_N\" is assigned to location or region, but does not exist in design" {  } { { "/home/tiago/.intel_fpga_lite/22.1.2/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/tiago/.intel_fpga_lite/22.1.2/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SD_WP_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716573672233 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SMA_CLKIN " "Node \"SMA_CLKIN\" is assigned to location or region, but does not exist in design" {  } { { "/home/tiago/.intel_fpga_lite/22.1.2/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/tiago/.intel_fpga_lite/22.1.2/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SMA_CLKIN" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716573672233 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SMA_CLKOUT " "Node \"SMA_CLKOUT\" is assigned to location or region, but does not exist in design" {  } { { "/home/tiago/.intel_fpga_lite/22.1.2/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/tiago/.intel_fpga_lite/22.1.2/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SMA_CLKOUT" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716573672233 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[0\] " "Node \"SRAM_ADDR\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/tiago/.intel_fpga_lite/22.1.2/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/tiago/.intel_fpga_lite/22.1.2/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716573672233 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[10\] " "Node \"SRAM_ADDR\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/tiago/.intel_fpga_lite/22.1.2/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/tiago/.intel_fpga_lite/22.1.2/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716573672233 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[11\] " "Node \"SRAM_ADDR\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/tiago/.intel_fpga_lite/22.1.2/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/tiago/.intel_fpga_lite/22.1.2/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716573672233 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[12\] " "Node \"SRAM_ADDR\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/tiago/.intel_fpga_lite/22.1.2/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/tiago/.intel_fpga_lite/22.1.2/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716573672233 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[13\] " "Node \"SRAM_ADDR\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/tiago/.intel_fpga_lite/22.1.2/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/tiago/.intel_fpga_lite/22.1.2/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[13\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716573672233 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[14\] " "Node \"SRAM_ADDR\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/tiago/.intel_fpga_lite/22.1.2/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/tiago/.intel_fpga_lite/22.1.2/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[14\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716573672233 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[15\] " "Node \"SRAM_ADDR\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/tiago/.intel_fpga_lite/22.1.2/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/tiago/.intel_fpga_lite/22.1.2/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[15\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716573672233 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[16\] " "Node \"SRAM_ADDR\[16\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/tiago/.intel_fpga_lite/22.1.2/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/tiago/.intel_fpga_lite/22.1.2/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[16\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716573672233 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[17\] " "Node \"SRAM_ADDR\[17\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/tiago/.intel_fpga_lite/22.1.2/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/tiago/.intel_fpga_lite/22.1.2/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[17\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716573672233 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[18\] " "Node \"SRAM_ADDR\[18\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/tiago/.intel_fpga_lite/22.1.2/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/tiago/.intel_fpga_lite/22.1.2/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[18\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716573672233 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[19\] " "Node \"SRAM_ADDR\[19\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/tiago/.intel_fpga_lite/22.1.2/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/tiago/.intel_fpga_lite/22.1.2/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[19\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716573672233 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[1\] " "Node \"SRAM_ADDR\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/tiago/.intel_fpga_lite/22.1.2/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/tiago/.intel_fpga_lite/22.1.2/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716573672233 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[2\] " "Node \"SRAM_ADDR\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/tiago/.intel_fpga_lite/22.1.2/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/tiago/.intel_fpga_lite/22.1.2/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716573672233 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[3\] " "Node \"SRAM_ADDR\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/tiago/.intel_fpga_lite/22.1.2/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/tiago/.intel_fpga_lite/22.1.2/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716573672233 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[4\] " "Node \"SRAM_ADDR\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/tiago/.intel_fpga_lite/22.1.2/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/tiago/.intel_fpga_lite/22.1.2/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716573672233 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[5\] " "Node \"SRAM_ADDR\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/tiago/.intel_fpga_lite/22.1.2/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/tiago/.intel_fpga_lite/22.1.2/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716573672233 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[6\] " "Node \"SRAM_ADDR\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/tiago/.intel_fpga_lite/22.1.2/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/tiago/.intel_fpga_lite/22.1.2/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716573672233 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[7\] " "Node \"SRAM_ADDR\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/tiago/.intel_fpga_lite/22.1.2/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/tiago/.intel_fpga_lite/22.1.2/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716573672233 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[8\] " "Node \"SRAM_ADDR\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/tiago/.intel_fpga_lite/22.1.2/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/tiago/.intel_fpga_lite/22.1.2/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716573672233 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[9\] " "Node \"SRAM_ADDR\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/tiago/.intel_fpga_lite/22.1.2/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/tiago/.intel_fpga_lite/22.1.2/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716573672233 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_CE_N " "Node \"SRAM_CE_N\" is assigned to location or region, but does not exist in design" {  } { { "/home/tiago/.intel_fpga_lite/22.1.2/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/tiago/.intel_fpga_lite/22.1.2/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SRAM_CE_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716573672233 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[0\] " "Node \"SRAM_DQ\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/tiago/.intel_fpga_lite/22.1.2/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/tiago/.intel_fpga_lite/22.1.2/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716573672233 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[10\] " "Node \"SRAM_DQ\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/tiago/.intel_fpga_lite/22.1.2/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/tiago/.intel_fpga_lite/22.1.2/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716573672233 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[11\] " "Node \"SRAM_DQ\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/tiago/.intel_fpga_lite/22.1.2/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/tiago/.intel_fpga_lite/22.1.2/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716573672233 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[12\] " "Node \"SRAM_DQ\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/tiago/.intel_fpga_lite/22.1.2/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/tiago/.intel_fpga_lite/22.1.2/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716573672233 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[13\] " "Node \"SRAM_DQ\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/tiago/.intel_fpga_lite/22.1.2/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/tiago/.intel_fpga_lite/22.1.2/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[13\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716573672233 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[14\] " "Node \"SRAM_DQ\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/tiago/.intel_fpga_lite/22.1.2/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/tiago/.intel_fpga_lite/22.1.2/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[14\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716573672233 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[15\] " "Node \"SRAM_DQ\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/tiago/.intel_fpga_lite/22.1.2/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/tiago/.intel_fpga_lite/22.1.2/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[15\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716573672233 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[1\] " "Node \"SRAM_DQ\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/tiago/.intel_fpga_lite/22.1.2/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/tiago/.intel_fpga_lite/22.1.2/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716573672233 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[2\] " "Node \"SRAM_DQ\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/tiago/.intel_fpga_lite/22.1.2/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/tiago/.intel_fpga_lite/22.1.2/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716573672233 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[3\] " "Node \"SRAM_DQ\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/tiago/.intel_fpga_lite/22.1.2/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/tiago/.intel_fpga_lite/22.1.2/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716573672233 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[4\] " "Node \"SRAM_DQ\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/tiago/.intel_fpga_lite/22.1.2/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/tiago/.intel_fpga_lite/22.1.2/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716573672233 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[5\] " "Node \"SRAM_DQ\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/tiago/.intel_fpga_lite/22.1.2/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/tiago/.intel_fpga_lite/22.1.2/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716573672233 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[6\] " "Node \"SRAM_DQ\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/tiago/.intel_fpga_lite/22.1.2/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/tiago/.intel_fpga_lite/22.1.2/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716573672233 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[7\] " "Node \"SRAM_DQ\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/tiago/.intel_fpga_lite/22.1.2/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/tiago/.intel_fpga_lite/22.1.2/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716573672233 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[8\] " "Node \"SRAM_DQ\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/tiago/.intel_fpga_lite/22.1.2/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/tiago/.intel_fpga_lite/22.1.2/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716573672233 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[9\] " "Node \"SRAM_DQ\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/tiago/.intel_fpga_lite/22.1.2/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/tiago/.intel_fpga_lite/22.1.2/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716573672233 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_LB_N " "Node \"SRAM_LB_N\" is assigned to location or region, but does not exist in design" {  } { { "/home/tiago/.intel_fpga_lite/22.1.2/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/tiago/.intel_fpga_lite/22.1.2/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SRAM_LB_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716573672233 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_OE_N " "Node \"SRAM_OE_N\" is assigned to location or region, but does not exist in design" {  } { { "/home/tiago/.intel_fpga_lite/22.1.2/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/tiago/.intel_fpga_lite/22.1.2/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SRAM_OE_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716573672233 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_UB_N " "Node \"SRAM_UB_N\" is assigned to location or region, but does not exist in design" {  } { { "/home/tiago/.intel_fpga_lite/22.1.2/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/tiago/.intel_fpga_lite/22.1.2/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SRAM_UB_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716573672233 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_WE_N " "Node \"SRAM_WE_N\" is assigned to location or region, but does not exist in design" {  } { { "/home/tiago/.intel_fpga_lite/22.1.2/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/tiago/.intel_fpga_lite/22.1.2/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SRAM_WE_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716573672233 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_CLK27 " "Node \"TD_CLK27\" is assigned to location or region, but does not exist in design" {  } { { "/home/tiago/.intel_fpga_lite/22.1.2/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/tiago/.intel_fpga_lite/22.1.2/quartus/linux64/Assignment Editor.qase" 1 { { 0 "TD_CLK27" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716573672233 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_DATA\[0\] " "Node \"TD_DATA\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/tiago/.intel_fpga_lite/22.1.2/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/tiago/.intel_fpga_lite/22.1.2/quartus/linux64/Assignment Editor.qase" 1 { { 0 "TD_DATA\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716573672233 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_DATA\[1\] " "Node \"TD_DATA\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/tiago/.intel_fpga_lite/22.1.2/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/tiago/.intel_fpga_lite/22.1.2/quartus/linux64/Assignment Editor.qase" 1 { { 0 "TD_DATA\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716573672233 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_DATA\[2\] " "Node \"TD_DATA\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/tiago/.intel_fpga_lite/22.1.2/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/tiago/.intel_fpga_lite/22.1.2/quartus/linux64/Assignment Editor.qase" 1 { { 0 "TD_DATA\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716573672233 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_DATA\[3\] " "Node \"TD_DATA\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/tiago/.intel_fpga_lite/22.1.2/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/tiago/.intel_fpga_lite/22.1.2/quartus/linux64/Assignment Editor.qase" 1 { { 0 "TD_DATA\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716573672233 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_DATA\[4\] " "Node \"TD_DATA\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/tiago/.intel_fpga_lite/22.1.2/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/tiago/.intel_fpga_lite/22.1.2/quartus/linux64/Assignment Editor.qase" 1 { { 0 "TD_DATA\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716573672233 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_DATA\[5\] " "Node \"TD_DATA\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/tiago/.intel_fpga_lite/22.1.2/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/tiago/.intel_fpga_lite/22.1.2/quartus/linux64/Assignment Editor.qase" 1 { { 0 "TD_DATA\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716573672233 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_DATA\[6\] " "Node \"TD_DATA\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/tiago/.intel_fpga_lite/22.1.2/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/tiago/.intel_fpga_lite/22.1.2/quartus/linux64/Assignment Editor.qase" 1 { { 0 "TD_DATA\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716573672233 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_DATA\[7\] " "Node \"TD_DATA\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/tiago/.intel_fpga_lite/22.1.2/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/tiago/.intel_fpga_lite/22.1.2/quartus/linux64/Assignment Editor.qase" 1 { { 0 "TD_DATA\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716573672233 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_HS " "Node \"TD_HS\" is assigned to location or region, but does not exist in design" {  } { { "/home/tiago/.intel_fpga_lite/22.1.2/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/tiago/.intel_fpga_lite/22.1.2/quartus/linux64/Assignment Editor.qase" 1 { { 0 "TD_HS" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716573672233 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_RESET_N " "Node \"TD_RESET_N\" is assigned to location or region, but does not exist in design" {  } { { "/home/tiago/.intel_fpga_lite/22.1.2/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/tiago/.intel_fpga_lite/22.1.2/quartus/linux64/Assignment Editor.qase" 1 { { 0 "TD_RESET_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716573672233 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_VS " "Node \"TD_VS\" is assigned to location or region, but does not exist in design" {  } { { "/home/tiago/.intel_fpga_lite/22.1.2/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/tiago/.intel_fpga_lite/22.1.2/quartus/linux64/Assignment Editor.qase" 1 { { 0 "TD_VS" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716573672233 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "UART_CTS " "Node \"UART_CTS\" is assigned to location or region, but does not exist in design" {  } { { "/home/tiago/.intel_fpga_lite/22.1.2/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/tiago/.intel_fpga_lite/22.1.2/quartus/linux64/Assignment Editor.qase" 1 { { 0 "UART_CTS" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716573672233 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "UART_RTS " "Node \"UART_RTS\" is assigned to location or region, but does not exist in design" {  } { { "/home/tiago/.intel_fpga_lite/22.1.2/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/tiago/.intel_fpga_lite/22.1.2/quartus/linux64/Assignment Editor.qase" 1 { { 0 "UART_RTS" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716573672233 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "UART_RXD " "Node \"UART_RXD\" is assigned to location or region, but does not exist in design" {  } { { "/home/tiago/.intel_fpga_lite/22.1.2/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/tiago/.intel_fpga_lite/22.1.2/quartus/linux64/Assignment Editor.qase" 1 { { 0 "UART_RXD" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716573672233 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "UART_TXD " "Node \"UART_TXD\" is assigned to location or region, but does not exist in design" {  } { { "/home/tiago/.intel_fpga_lite/22.1.2/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/tiago/.intel_fpga_lite/22.1.2/quartus/linux64/Assignment Editor.qase" 1 { { 0 "UART_TXD" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716573672233 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_BLANK_N " "Node \"VGA_BLANK_N\" is assigned to location or region, but does not exist in design" {  } { { "/home/tiago/.intel_fpga_lite/22.1.2/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/tiago/.intel_fpga_lite/22.1.2/quartus/linux64/Assignment Editor.qase" 1 { { 0 "VGA_BLANK_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716573672233 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_B\[0\] " "Node \"VGA_B\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/tiago/.intel_fpga_lite/22.1.2/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/tiago/.intel_fpga_lite/22.1.2/quartus/linux64/Assignment Editor.qase" 1 { { 0 "VGA_B\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716573672233 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_B\[1\] " "Node \"VGA_B\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/tiago/.intel_fpga_lite/22.1.2/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/tiago/.intel_fpga_lite/22.1.2/quartus/linux64/Assignment Editor.qase" 1 { { 0 "VGA_B\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716573672233 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_B\[2\] " "Node \"VGA_B\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/tiago/.intel_fpga_lite/22.1.2/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/tiago/.intel_fpga_lite/22.1.2/quartus/linux64/Assignment Editor.qase" 1 { { 0 "VGA_B\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716573672233 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_B\[3\] " "Node \"VGA_B\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/tiago/.intel_fpga_lite/22.1.2/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/tiago/.intel_fpga_lite/22.1.2/quartus/linux64/Assignment Editor.qase" 1 { { 0 "VGA_B\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716573672233 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_B\[4\] " "Node \"VGA_B\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/tiago/.intel_fpga_lite/22.1.2/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/tiago/.intel_fpga_lite/22.1.2/quartus/linux64/Assignment Editor.qase" 1 { { 0 "VGA_B\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716573672233 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_B\[5\] " "Node \"VGA_B\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/tiago/.intel_fpga_lite/22.1.2/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/tiago/.intel_fpga_lite/22.1.2/quartus/linux64/Assignment Editor.qase" 1 { { 0 "VGA_B\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716573672233 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_B\[6\] " "Node \"VGA_B\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/tiago/.intel_fpga_lite/22.1.2/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/tiago/.intel_fpga_lite/22.1.2/quartus/linux64/Assignment Editor.qase" 1 { { 0 "VGA_B\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716573672233 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_B\[7\] " "Node \"VGA_B\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/tiago/.intel_fpga_lite/22.1.2/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/tiago/.intel_fpga_lite/22.1.2/quartus/linux64/Assignment Editor.qase" 1 { { 0 "VGA_B\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716573672233 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_CLK " "Node \"VGA_CLK\" is assigned to location or region, but does not exist in design" {  } { { "/home/tiago/.intel_fpga_lite/22.1.2/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/tiago/.intel_fpga_lite/22.1.2/quartus/linux64/Assignment Editor.qase" 1 { { 0 "VGA_CLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716573672233 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_G\[0\] " "Node \"VGA_G\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/tiago/.intel_fpga_lite/22.1.2/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/tiago/.intel_fpga_lite/22.1.2/quartus/linux64/Assignment Editor.qase" 1 { { 0 "VGA_G\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716573672233 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_G\[1\] " "Node \"VGA_G\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/tiago/.intel_fpga_lite/22.1.2/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/tiago/.intel_fpga_lite/22.1.2/quartus/linux64/Assignment Editor.qase" 1 { { 0 "VGA_G\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716573672233 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_G\[2\] " "Node \"VGA_G\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/tiago/.intel_fpga_lite/22.1.2/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/tiago/.intel_fpga_lite/22.1.2/quartus/linux64/Assignment Editor.qase" 1 { { 0 "VGA_G\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716573672233 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_G\[3\] " "Node \"VGA_G\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/tiago/.intel_fpga_lite/22.1.2/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/tiago/.intel_fpga_lite/22.1.2/quartus/linux64/Assignment Editor.qase" 1 { { 0 "VGA_G\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716573672233 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_G\[4\] " "Node \"VGA_G\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/tiago/.intel_fpga_lite/22.1.2/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/tiago/.intel_fpga_lite/22.1.2/quartus/linux64/Assignment Editor.qase" 1 { { 0 "VGA_G\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716573672233 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_G\[5\] " "Node \"VGA_G\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/tiago/.intel_fpga_lite/22.1.2/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/tiago/.intel_fpga_lite/22.1.2/quartus/linux64/Assignment Editor.qase" 1 { { 0 "VGA_G\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716573672233 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_G\[6\] " "Node \"VGA_G\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/tiago/.intel_fpga_lite/22.1.2/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/tiago/.intel_fpga_lite/22.1.2/quartus/linux64/Assignment Editor.qase" 1 { { 0 "VGA_G\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716573672233 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_G\[7\] " "Node \"VGA_G\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/tiago/.intel_fpga_lite/22.1.2/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/tiago/.intel_fpga_lite/22.1.2/quartus/linux64/Assignment Editor.qase" 1 { { 0 "VGA_G\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716573672233 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_HS " "Node \"VGA_HS\" is assigned to location or region, but does not exist in design" {  } { { "/home/tiago/.intel_fpga_lite/22.1.2/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/tiago/.intel_fpga_lite/22.1.2/quartus/linux64/Assignment Editor.qase" 1 { { 0 "VGA_HS" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716573672233 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_R\[0\] " "Node \"VGA_R\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/tiago/.intel_fpga_lite/22.1.2/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/tiago/.intel_fpga_lite/22.1.2/quartus/linux64/Assignment Editor.qase" 1 { { 0 "VGA_R\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716573672233 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_R\[1\] " "Node \"VGA_R\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/tiago/.intel_fpga_lite/22.1.2/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/tiago/.intel_fpga_lite/22.1.2/quartus/linux64/Assignment Editor.qase" 1 { { 0 "VGA_R\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716573672233 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_R\[2\] " "Node \"VGA_R\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/tiago/.intel_fpga_lite/22.1.2/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/tiago/.intel_fpga_lite/22.1.2/quartus/linux64/Assignment Editor.qase" 1 { { 0 "VGA_R\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716573672233 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_R\[3\] " "Node \"VGA_R\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/tiago/.intel_fpga_lite/22.1.2/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/tiago/.intel_fpga_lite/22.1.2/quartus/linux64/Assignment Editor.qase" 1 { { 0 "VGA_R\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716573672233 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_R\[4\] " "Node \"VGA_R\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/tiago/.intel_fpga_lite/22.1.2/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/tiago/.intel_fpga_lite/22.1.2/quartus/linux64/Assignment Editor.qase" 1 { { 0 "VGA_R\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716573672233 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_R\[5\] " "Node \"VGA_R\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/tiago/.intel_fpga_lite/22.1.2/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/tiago/.intel_fpga_lite/22.1.2/quartus/linux64/Assignment Editor.qase" 1 { { 0 "VGA_R\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716573672233 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_R\[6\] " "Node \"VGA_R\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/tiago/.intel_fpga_lite/22.1.2/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/tiago/.intel_fpga_lite/22.1.2/quartus/linux64/Assignment Editor.qase" 1 { { 0 "VGA_R\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716573672233 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_R\[7\] " "Node \"VGA_R\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/tiago/.intel_fpga_lite/22.1.2/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/tiago/.intel_fpga_lite/22.1.2/quartus/linux64/Assignment Editor.qase" 1 { { 0 "VGA_R\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716573672233 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_SYNC_N " "Node \"VGA_SYNC_N\" is assigned to location or region, but does not exist in design" {  } { { "/home/tiago/.intel_fpga_lite/22.1.2/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/tiago/.intel_fpga_lite/22.1.2/quartus/linux64/Assignment Editor.qase" 1 { { 0 "VGA_SYNC_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716573672233 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_VS " "Node \"VGA_VS\" is assigned to location or region, but does not exist in design" {  } { { "/home/tiago/.intel_fpga_lite/22.1.2/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/tiago/.intel_fpga_lite/22.1.2/quartus/linux64/Assignment Editor.qase" 1 { { 0 "VGA_VS" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1716573672233 ""}  } {  } 0 15705 "Ignored locations or region assignments to the following nodes" 0 0 "Fitter" 0 -1 1716573672233 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:09 " "Fitter preparation operations ending: elapsed time is 00:00:09" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1716573672241 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1716573672259 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1716573674645 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:02 " "Fitter placement preparation operations ending: elapsed time is 00:00:02" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1716573676741 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1716573676833 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1716573690624 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:14 " "Fitter placement operations ending: elapsed time is 00:00:14" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1716573690624 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1716573692308 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "3 " "Router estimated average interconnect usage is 3% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "18 X58_Y24 X68_Y36 " "Router estimated peak interconnect usage is 18% of the available device resources in the region that extends from location X58_Y24 to location X68_Y36" {  } { { "loc" "" { Generic "/home/tiago/Documents/lsd-project/src/" { { 1 { 0 "Router estimated peak interconnect usage is 18% of the available device resources in the region that extends from location X58_Y24 to location X68_Y36"} { { 12 { 0 ""} 58 24 11 13 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1716573697650 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1716573697650 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1716573704403 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1716573704403 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:09 " "Fitter routing operations ending: elapsed time is 00:00:09" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1716573704407 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 1.94 " "Total time spent on timing analysis during the Fitter is 1.94 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1716573704727 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1716573704803 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1716573705892 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1716573705897 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1716573706939 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:04 " "Fitter post-fit operations ending: elapsed time is 00:00:04" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1716573708766 ""}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1716573711234 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/home/tiago/Documents/lsd-project/src/output_files/AirFryer.fit.smsg " "Generated suppressed messages file /home/tiago/Documents/lsd-project/src/output_files/AirFryer.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1716573711934 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 451 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 451 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1495 " "Peak virtual memory: 1495 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1716573713344 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri May 24 19:01:53 2024 " "Processing ended: Fri May 24 19:01:53 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1716573713344 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:51 " "Elapsed time: 00:00:51" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1716573713344 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:51 " "Total CPU time (on all processors): 00:01:51" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1716573713344 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1716573713344 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1716573714650 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition " "Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1716573714651 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri May 24 19:01:54 2024 " "Processing started: Fri May 24 19:01:54 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1716573714651 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1716573714651 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off AirFryer -c AirFryer " "Command: quartus_asm --read_settings_files=off --write_settings_files=off AirFryer -c AirFryer" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1716573714651 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1716573714982 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1716573717181 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1716573717264 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "427 " "Peak virtual memory: 427 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1716573717425 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri May 24 19:01:57 2024 " "Processing ended: Fri May 24 19:01:57 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1716573717425 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1716573717425 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1716573717425 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1716573717425 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1716573718093 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1716573718599 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition " "Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1716573718599 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri May 24 19:01:58 2024 " "Processing started: Fri May 24 19:01:58 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1716573718599 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1716573718599 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta AirFryer -c AirFryer " "Command: quartus_sta AirFryer -c AirFryer" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1716573718599 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1716573718632 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1716573718865 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1716573718865 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1716573718938 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1716573718938 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "1 " "The Timing Analyzer is analyzing 1 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Timing Analyzer" 0 -1 1716573719611 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "AirFryer.sdc " "Synopsys Design Constraints File file not found: 'AirFryer.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Timing Analyzer" 0 -1 1716573719806 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1716573719806 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name CLOCK_50 CLOCK_50 " "create_clock -period 1.000 -name CLOCK_50 CLOCK_50" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1716573719858 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name AirFryerFSM:AirFryerFSM\|state.COOL AirFryerFSM:AirFryerFSM\|state.COOL " "create_clock -period 1.000 -name AirFryerFSM:AirFryerFSM\|state.COOL AirFryerFSM:AirFryerFSM\|state.COOL" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1716573719858 ""}  } {  } 0 332105 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1716573719858 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Timing Analyzer" 0 -1 1716573719885 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1716573719885 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1716573719887 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Timing Analyzer" 0 0 1716573719892 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1716573719932 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1716573719932 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -6.589 " "Worst-case setup slack is -6.589" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1716573719933 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1716573719933 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.589           -1110.436 CLOCK_50  " "   -6.589           -1110.436 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1716573719933 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.132              -2.132 AirFryerFSM:AirFryerFSM\|state.COOL  " "   -2.132              -2.132 AirFryerFSM:AirFryerFSM\|state.COOL " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1716573719933 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1716573719933 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.173 " "Worst-case hold slack is -0.173" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1716573719939 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1716573719939 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.173              -0.567 CLOCK_50  " "   -0.173              -0.567 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1716573719939 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.830               0.000 AirFryerFSM:AirFryerFSM\|state.COOL  " "    1.830               0.000 AirFryerFSM:AirFryerFSM\|state.COOL " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1716573719939 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1716573719939 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -1.074 " "Worst-case recovery slack is -1.074" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1716573719943 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1716573719943 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.074              -3.122 CLOCK_50  " "   -1.074              -3.122 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1716573719943 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1716573719943 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.787 " "Worst-case removal slack is 0.787" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1716573719946 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1716573719946 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.787               0.000 CLOCK_50  " "    0.787               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1716573719946 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1716573719946 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1716573719947 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1716573719947 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000            -374.365 CLOCK_50  " "   -3.000            -374.365 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1716573719947 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.450               0.000 AirFryerFSM:AirFryerFSM\|state.COOL  " "    0.450               0.000 AirFryerFSM:AirFryerFSM\|state.COOL " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1716573719947 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1716573719947 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1716573719989 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1716573720022 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1716573721162 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1716573721484 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1716573721499 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1716573721499 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -5.975 " "Worst-case setup slack is -5.975" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1716573721500 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1716573721500 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.975            -993.126 CLOCK_50  " "   -5.975            -993.126 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1716573721500 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.819              -1.819 AirFryerFSM:AirFryerFSM\|state.COOL  " "   -1.819              -1.819 AirFryerFSM:AirFryerFSM\|state.COOL " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1716573721500 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1716573721500 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.159 " "Worst-case hold slack is -0.159" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1716573721505 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1716573721505 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.159              -0.531 CLOCK_50  " "   -0.159              -0.531 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1716573721505 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.653               0.000 AirFryerFSM:AirFryerFSM\|state.COOL  " "    1.653               0.000 AirFryerFSM:AirFryerFSM\|state.COOL " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1716573721505 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1716573721505 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -0.885 " "Worst-case recovery slack is -0.885" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1716573721509 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1716573721509 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.885              -2.274 CLOCK_50  " "   -0.885              -2.274 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1716573721509 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1716573721509 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.693 " "Worst-case removal slack is 0.693" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1716573721514 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1716573721514 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.693               0.000 CLOCK_50  " "    0.693               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1716573721514 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1716573721514 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1716573721515 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1716573721515 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000            -374.365 CLOCK_50  " "   -3.000            -374.365 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1716573721515 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.457               0.000 AirFryerFSM:AirFryerFSM\|state.COOL  " "    0.457               0.000 AirFryerFSM:AirFryerFSM\|state.COOL " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1716573721515 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1716573721515 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1716573721563 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1716573721799 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1716573721805 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1716573721805 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -2.854 " "Worst-case setup slack is -2.854" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1716573721806 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1716573721806 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.854            -424.794 CLOCK_50  " "   -2.854            -424.794 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1716573721806 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.699              -0.699 AirFryerFSM:AirFryerFSM\|state.COOL  " "   -0.699              -0.699 AirFryerFSM:AirFryerFSM\|state.COOL " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1716573721806 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1716573721806 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.205 " "Worst-case hold slack is -0.205" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1716573721812 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1716573721812 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.205              -0.860 CLOCK_50  " "   -0.205              -0.860 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1716573721812 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.030               0.000 AirFryerFSM:AirFryerFSM\|state.COOL  " "    1.030               0.000 AirFryerFSM:AirFryerFSM\|state.COOL " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1716573721812 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1716573721812 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -0.072 " "Worst-case recovery slack is -0.072" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1716573721817 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1716573721817 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.072              -0.072 CLOCK_50  " "   -0.072              -0.072 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1716573721817 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1716573721817 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.354 " "Worst-case removal slack is 0.354" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1716573721822 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1716573721822 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.354               0.000 CLOCK_50  " "    0.354               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1716573721822 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1716573721822 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1716573721824 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1716573721824 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000            -309.897 CLOCK_50  " "   -3.000            -309.897 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1716573721824 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.417               0.000 AirFryerFSM:AirFryerFSM\|state.COOL  " "    0.417               0.000 AirFryerFSM:AirFryerFSM\|state.COOL " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1716573721824 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1716573721824 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1716573722263 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1716573722408 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 6 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "699 " "Peak virtual memory: 699 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1716573722532 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri May 24 19:02:02 2024 " "Processing ended: Fri May 24 19:02:02 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1716573722532 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1716573722532 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:05 " "Total CPU time (on all processors): 00:00:05" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1716573722532 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1716573722532 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Timing Analyzer" 0 -1 1716573723776 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus Prime " "Running Quartus Prime EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition " "Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1716573723776 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri May 24 19:02:03 2024 " "Processing started: Fri May 24 19:02:03 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1716573723776 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1716573723776 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off AirFryer -c AirFryer " "Command: quartus_eda --read_settings_files=off --write_settings_files=off AirFryer -c AirFryer" {  } {  } 0 0 "Command: %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1716573723776 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "EDA Netlist Writer" 0 -1 1716573724191 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "AirFryer.vho /home/tiago/Documents/lsd-project/src/simulation/modelsim/ simulation " "Generated file AirFryer.vho in folder \"/home/tiago/Documents/lsd-project/src/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1716573726194 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 1  Quartus Prime " "Quartus Prime EDA Netlist Writer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "680 " "Peak virtual memory: 680 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1716573726290 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri May 24 19:02:06 2024 " "Processing ended: Fri May 24 19:02:06 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1716573726290 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1716573726290 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1716573726290 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1716573726290 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 499 s " "Quartus Prime Full Compilation was successful. 0 errors, 499 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1716573726940 ""}
