<!doctype html>
<html>
<head>
<meta name="viewport" content="width=device-width, initial-scale=1.0"><title>Thumb2SizeReduction.cpp source code [llvm/llvm/lib/Target/ARM/Thumb2SizeReduction.cpp] - Woboq Code Browser</title>
<link rel="stylesheet" href="../../../../../../data/qtcreator.css" title="QtCreator"/>
<link rel="alternate stylesheet" href="../../../../../../data/kdevelop.css" title="KDevelop"/>
<script type="text/javascript" src="../../../../../../data/jquery/jquery.min.js"></script>
<script type="text/javascript" src="../../../../../../data/jquery/jquery-ui.min.js"></script>
<script>var file = 'llvm/llvm/lib/Target/ARM/Thumb2SizeReduction.cpp'; var root_path = '../../../../..'; var data_path = '../../../../../../data';</script>
<script src='../../../../../../data/codebrowser.js'></script>
</head>
<body><div id='header'><h1 id='breadcrumb'><span>Browse the source code of </span><a href='../../../..'>llvm</a>/<a href='../../..'>llvm</a>/<a href='../..'>lib</a>/<a href='..'>Target</a>/<a href='./'>ARM</a>/<a href='Thumb2SizeReduction.cpp.html'>Thumb2SizeReduction.cpp</a></h1></div>
<hr/><div id='content'><table class="code">
<tr><th id="1">1</th><td><i>//===-- Thumb2SizeReduction.cpp - Thumb2 code size reduction pass -*- C++ -*-=//</i></td></tr>
<tr><th id="2">2</th><td><i>//</i></td></tr>
<tr><th id="3">3</th><td><i>// Part of the LLVM Project, under the Apache License v2.0 with LLVM Exceptions.</i></td></tr>
<tr><th id="4">4</th><td><i>// See <a href="https://llvm.org/LICENSE.txt">https://llvm.org/LICENSE.txt</a> for license information.</i></td></tr>
<tr><th id="5">5</th><td><i>// SPDX-License-Identifier: Apache-2.0 WITH LLVM-exception</i></td></tr>
<tr><th id="6">6</th><td><i>//</i></td></tr>
<tr><th id="7">7</th><td><i>//===----------------------------------------------------------------------===//</i></td></tr>
<tr><th id="8">8</th><td></td></tr>
<tr><th id="9">9</th><td><u>#include <a href="ARM.h.html">"ARM.h"</a></u></td></tr>
<tr><th id="10">10</th><td><u>#include <a href="ARMBaseInstrInfo.h.html">"ARMBaseInstrInfo.h"</a></u></td></tr>
<tr><th id="11">11</th><td><u>#include <a href="ARMSubtarget.h.html">"ARMSubtarget.h"</a></u></td></tr>
<tr><th id="12">12</th><td><u>#include <a href="MCTargetDesc/ARMBaseInfo.h.html">"MCTargetDesc/ARMBaseInfo.h"</a></u></td></tr>
<tr><th id="13">13</th><td><u>#include <a href="Thumb2InstrInfo.h.html">"Thumb2InstrInfo.h"</a></u></td></tr>
<tr><th id="14">14</th><td><u>#include <a href="../../../include/llvm/ADT/DenseMap.h.html">"llvm/ADT/DenseMap.h"</a></u></td></tr>
<tr><th id="15">15</th><td><u>#include <a href="../../../include/llvm/ADT/PostOrderIterator.h.html">"llvm/ADT/PostOrderIterator.h"</a></u></td></tr>
<tr><th id="16">16</th><td><u>#include <a href="../../../include/llvm/ADT/STLExtras.h.html">"llvm/ADT/STLExtras.h"</a></u></td></tr>
<tr><th id="17">17</th><td><u>#include <a href="../../../include/llvm/ADT/SmallSet.h.html">"llvm/ADT/SmallSet.h"</a></u></td></tr>
<tr><th id="18">18</th><td><u>#include <a href="../../../include/llvm/ADT/SmallVector.h.html">"llvm/ADT/SmallVector.h"</a></u></td></tr>
<tr><th id="19">19</th><td><u>#include <a href="../../../include/llvm/ADT/Statistic.h.html">"llvm/ADT/Statistic.h"</a></u></td></tr>
<tr><th id="20">20</th><td><u>#include <a href="../../../include/llvm/ADT/StringRef.h.html">"llvm/ADT/StringRef.h"</a></u></td></tr>
<tr><th id="21">21</th><td><u>#include <a href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html">"llvm/CodeGen/MachineBasicBlock.h"</a></u></td></tr>
<tr><th id="22">22</th><td><u>#include <a href="../../../include/llvm/CodeGen/MachineFunction.h.html">"llvm/CodeGen/MachineFunction.h"</a></u></td></tr>
<tr><th id="23">23</th><td><u>#include <a href="../../../include/llvm/CodeGen/MachineFunctionPass.h.html">"llvm/CodeGen/MachineFunctionPass.h"</a></u></td></tr>
<tr><th id="24">24</th><td><u>#include <a href="../../../include/llvm/CodeGen/MachineInstr.h.html">"llvm/CodeGen/MachineInstr.h"</a></u></td></tr>
<tr><th id="25">25</th><td><u>#include <a href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html">"llvm/CodeGen/MachineInstrBuilder.h"</a></u></td></tr>
<tr><th id="26">26</th><td><u>#include <a href="../../../include/llvm/CodeGen/MachineOperand.h.html">"llvm/CodeGen/MachineOperand.h"</a></u></td></tr>
<tr><th id="27">27</th><td><u>#include <a href="../../../include/llvm/CodeGen/TargetInstrInfo.h.html">"llvm/CodeGen/TargetInstrInfo.h"</a></u></td></tr>
<tr><th id="28">28</th><td><u>#include <a href="../../../include/llvm/IR/DebugLoc.h.html">"llvm/IR/DebugLoc.h"</a></u></td></tr>
<tr><th id="29">29</th><td><u>#include <a href="../../../include/llvm/IR/Function.h.html">"llvm/IR/Function.h"</a></u></td></tr>
<tr><th id="30">30</th><td><u>#include <a href="../../../include/llvm/MC/MCInstrDesc.h.html">"llvm/MC/MCInstrDesc.h"</a></u></td></tr>
<tr><th id="31">31</th><td><u>#include <a href="../../../include/llvm/MC/MCRegisterInfo.h.html">"llvm/MC/MCRegisterInfo.h"</a></u></td></tr>
<tr><th id="32">32</th><td><u>#include <a href="../../../include/llvm/Support/CommandLine.h.html">"llvm/Support/CommandLine.h"</a></u></td></tr>
<tr><th id="33">33</th><td><u>#include <a href="../../../include/llvm/Support/Compiler.h.html">"llvm/Support/Compiler.h"</a></u></td></tr>
<tr><th id="34">34</th><td><u>#include <a href="../../../include/llvm/Support/Debug.h.html">"llvm/Support/Debug.h"</a></u></td></tr>
<tr><th id="35">35</th><td><u>#include <a href="../../../include/llvm/Support/ErrorHandling.h.html">"llvm/Support/ErrorHandling.h"</a></u></td></tr>
<tr><th id="36">36</th><td><u>#include <a href="../../../include/llvm/Support/raw_ostream.h.html">"llvm/Support/raw_ostream.h"</a></u></td></tr>
<tr><th id="37">37</th><td><u>#include <a href="../../../../../include/c++/7/algorithm.html">&lt;algorithm&gt;</a></u></td></tr>
<tr><th id="38">38</th><td><u>#include <a href="../../../../../include/c++/7/cassert.html">&lt;cassert&gt;</a></u></td></tr>
<tr><th id="39">39</th><td><u>#include <a href="../../../../../include/c++/7/cstdint.html">&lt;cstdint&gt;</a></u></td></tr>
<tr><th id="40">40</th><td><u>#include <a href="../../../../../include/c++/7/functional.html">&lt;functional&gt;</a></u></td></tr>
<tr><th id="41">41</th><td><u>#include <a href="../../../../../include/c++/7/iterator.html">&lt;iterator&gt;</a></u></td></tr>
<tr><th id="42">42</th><td><u>#include <a href="../../../../../include/c++/7/utility.html">&lt;utility&gt;</a></u></td></tr>
<tr><th id="43">43</th><td></td></tr>
<tr><th id="44">44</th><td><b>using</b> <b>namespace</b> <span class="namespace">llvm</span>;</td></tr>
<tr><th id="45">45</th><td></td></tr>
<tr><th id="46">46</th><td><u>#define <dfn class="macro" id="_M/DEBUG_TYPE" data-ref="_M/DEBUG_TYPE">DEBUG_TYPE</dfn> <a class="ref fake" href="../../../include/llvm/ADT/StringRef.h.html#_ZN4llvm9StringRefC1EPKc" title='llvm::StringRef::StringRef' data-ref="_ZN4llvm9StringRefC1EPKc"></a>"t2-reduce-size"</u></td></tr>
<tr><th id="47">47</th><td><u>#define <dfn class="macro" id="_M/THUMB2_SIZE_REDUCE_NAME" data-ref="_M/THUMB2_SIZE_REDUCE_NAME">THUMB2_SIZE_REDUCE_NAME</dfn> <a class="ref fake" href="../../../include/llvm/ADT/StringRef.h.html#_ZN4llvm9StringRefC1EPKc" title='llvm::StringRef::StringRef' data-ref="_ZN4llvm9StringRefC1EPKc"></a><a class="ref fake" href="../../../include/llvm/ADT/StringRef.h.html#_ZN4llvm9StringRefC1EPKc" title='llvm::StringRef::StringRef' data-ref="_ZN4llvm9StringRefC1EPKc"></a>"Thumb2 instruction size reduce pass"</u></td></tr>
<tr><th id="48">48</th><td></td></tr>
<tr><th id="49">49</th><td><a class="macro" href="../../../include/llvm/ADT/Statistic.h.html#168" title="static llvm::Statistic NumNarrows = {&quot;t2-reduce-size&quot;, &quot;NumNarrows&quot;, &quot;Number of 32-bit instrs reduced to 16-bit ones&quot;, {0}, {false}}" data-ref="_M/STATISTIC">STATISTIC</a>(<dfn class="decl def" id="NumNarrows" title='NumNarrows' data-ref="NumNarrows">NumNarrows</dfn>,  <q>"Number of 32-bit instrs reduced to 16-bit ones"</q>);</td></tr>
<tr><th id="50">50</th><td><a class="macro" href="../../../include/llvm/ADT/Statistic.h.html#168" title="static llvm::Statistic Num2Addrs = {&quot;t2-reduce-size&quot;, &quot;Num2Addrs&quot;, &quot;Number of 32-bit instrs reduced to 2addr 16-bit ones&quot;, {0}, {false}}" data-ref="_M/STATISTIC">STATISTIC</a>(<dfn class="decl def" id="Num2Addrs" title='Num2Addrs' data-ref="Num2Addrs">Num2Addrs</dfn>,   <q>"Number of 32-bit instrs reduced to 2addr 16-bit ones"</q>);</td></tr>
<tr><th id="51">51</th><td><a class="macro" href="../../../include/llvm/ADT/Statistic.h.html#168" title="static llvm::Statistic NumLdSts = {&quot;t2-reduce-size&quot;, &quot;NumLdSts&quot;, &quot;Number of 32-bit load / store reduced to 16-bit ones&quot;, {0}, {false}}" data-ref="_M/STATISTIC">STATISTIC</a>(<dfn class="decl def" id="NumLdSts" title='NumLdSts' data-ref="NumLdSts">NumLdSts</dfn>,    <q>"Number of 32-bit load / store reduced to 16-bit ones"</q>);</td></tr>
<tr><th id="52">52</th><td></td></tr>
<tr><th id="53">53</th><td><em>static</em> <span class="namespace">cl::</span><a class="type" href="../../../include/llvm/Support/CommandLine.h.html#llvm::cl::opt" title='llvm::cl::opt' data-ref="llvm::cl::opt">opt</a>&lt;<em>int</em>&gt; <dfn class="tu decl def" id="ReduceLimit" title='ReduceLimit' data-type='cl::opt&lt;int&gt;' data-ref="ReduceLimit">ReduceLimit</dfn><a class="ref" href="../../../include/llvm/Support/CommandLine.h.html#_ZN4llvm2cl3optC1EDpRKT_" title='llvm::cl::opt::opt&lt;DataType, ExternalStorage, ParserClass&gt;' data-ref="_ZN4llvm2cl3optC1EDpRKT_">(</a><q>"t2-reduce-limit"</q>,</td></tr>
<tr><th id="54">54</th><td>                                <span class="namespace">cl::</span><a class="ref" href="../../../include/llvm/Support/CommandLine.h.html#_ZN4llvm2cl4initERKT_" title='llvm::cl::init' data-ref="_ZN4llvm2cl4initERKT_">init</a>(-<var>1</var>), <span class="namespace">cl::</span><a class="enum" href="../../../include/llvm/Support/CommandLine.h.html#llvm::cl::OptionHidden::Hidden" title='llvm::cl::OptionHidden::Hidden' data-ref="llvm::cl::OptionHidden::Hidden">Hidden</a>);</td></tr>
<tr><th id="55">55</th><td><em>static</em> <span class="namespace">cl::</span><a class="type" href="../../../include/llvm/Support/CommandLine.h.html#llvm::cl::opt" title='llvm::cl::opt' data-ref="llvm::cl::opt">opt</a>&lt;<em>int</em>&gt; <dfn class="tu decl def" id="ReduceLimit2Addr" title='ReduceLimit2Addr' data-type='cl::opt&lt;int&gt;' data-ref="ReduceLimit2Addr">ReduceLimit2Addr</dfn><a class="ref" href="../../../include/llvm/Support/CommandLine.h.html#_ZN4llvm2cl3optC1EDpRKT_" title='llvm::cl::opt::opt&lt;DataType, ExternalStorage, ParserClass&gt;' data-ref="_ZN4llvm2cl3optC1EDpRKT_">(</a><q>"t2-reduce-limit2"</q>,</td></tr>
<tr><th id="56">56</th><td>                                     <span class="namespace">cl::</span><a class="ref" href="../../../include/llvm/Support/CommandLine.h.html#_ZN4llvm2cl4initERKT_" title='llvm::cl::init' data-ref="_ZN4llvm2cl4initERKT_">init</a>(-<var>1</var>), <span class="namespace">cl::</span><a class="enum" href="../../../include/llvm/Support/CommandLine.h.html#llvm::cl::OptionHidden::Hidden" title='llvm::cl::OptionHidden::Hidden' data-ref="llvm::cl::OptionHidden::Hidden">Hidden</a>);</td></tr>
<tr><th id="57">57</th><td><em>static</em> <span class="namespace">cl::</span><a class="type" href="../../../include/llvm/Support/CommandLine.h.html#llvm::cl::opt" title='llvm::cl::opt' data-ref="llvm::cl::opt">opt</a>&lt;<em>int</em>&gt; <dfn class="tu decl def" id="ReduceLimitLdSt" title='ReduceLimitLdSt' data-type='cl::opt&lt;int&gt;' data-ref="ReduceLimitLdSt">ReduceLimitLdSt</dfn><a class="ref" href="../../../include/llvm/Support/CommandLine.h.html#_ZN4llvm2cl3optC1EDpRKT_" title='llvm::cl::opt::opt&lt;DataType, ExternalStorage, ParserClass&gt;' data-ref="_ZN4llvm2cl3optC1EDpRKT_">(</a><q>"t2-reduce-limit3"</q>,</td></tr>
<tr><th id="58">58</th><td>                                     <span class="namespace">cl::</span><a class="ref" href="../../../include/llvm/Support/CommandLine.h.html#_ZN4llvm2cl4initERKT_" title='llvm::cl::init' data-ref="_ZN4llvm2cl4initERKT_">init</a>(-<var>1</var>), <span class="namespace">cl::</span><a class="enum" href="../../../include/llvm/Support/CommandLine.h.html#llvm::cl::OptionHidden::Hidden" title='llvm::cl::OptionHidden::Hidden' data-ref="llvm::cl::OptionHidden::Hidden">Hidden</a>);</td></tr>
<tr><th id="59">59</th><td></td></tr>
<tr><th id="60">60</th><td><b>namespace</b> {</td></tr>
<tr><th id="61">61</th><td></td></tr>
<tr><th id="62">62</th><td>  <i class="doc" data-doc="(anonymousnamespace)::ReduceEntry">/// ReduceTable - A static table with information on mapping from wide</i></td></tr>
<tr><th id="63">63</th><td><i class="doc" data-doc="(anonymousnamespace)::ReduceEntry">  /// opcodes to narrow</i></td></tr>
<tr><th id="64">64</th><td>  <b>struct</b> <dfn class="tu type def" id="(anonymousnamespace)::ReduceEntry" title='(anonymous namespace)::ReduceEntry' data-ref="(anonymousnamespace)::ReduceEntry">ReduceEntry</dfn> {</td></tr>
<tr><th id="65">65</th><td>    <a class="typedef" href="../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint16_t" title='uint16_t' data-type='__uint16_t' data-ref="uint16_t">uint16_t</a> <dfn class="tu decl" id="(anonymousnamespace)::ReduceEntry::WideOpc" title='(anonymous namespace)::ReduceEntry::WideOpc' data-type='uint16_t' data-ref="(anonymousnamespace)::ReduceEntry::WideOpc">WideOpc</dfn>;      <i  data-doc="(anonymousnamespace)::ReduceEntry::WideOpc">// Wide opcode</i></td></tr>
<tr><th id="66">66</th><td>    <a class="typedef" href="../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint16_t" title='uint16_t' data-type='__uint16_t' data-ref="uint16_t">uint16_t</a> <dfn class="tu decl" id="(anonymousnamespace)::ReduceEntry::NarrowOpc1" title='(anonymous namespace)::ReduceEntry::NarrowOpc1' data-type='uint16_t' data-ref="(anonymousnamespace)::ReduceEntry::NarrowOpc1">NarrowOpc1</dfn>;   <i  data-doc="(anonymousnamespace)::ReduceEntry::NarrowOpc1">// Narrow opcode to transform to</i></td></tr>
<tr><th id="67">67</th><td>    <a class="typedef" href="../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint16_t" title='uint16_t' data-type='__uint16_t' data-ref="uint16_t">uint16_t</a> <dfn class="tu decl" id="(anonymousnamespace)::ReduceEntry::NarrowOpc2" title='(anonymous namespace)::ReduceEntry::NarrowOpc2' data-type='uint16_t' data-ref="(anonymousnamespace)::ReduceEntry::NarrowOpc2">NarrowOpc2</dfn>;   <i  data-doc="(anonymousnamespace)::ReduceEntry::NarrowOpc2">// Narrow opcode when it's two-address</i></td></tr>
<tr><th id="68">68</th><td>    <a class="typedef" href="../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint8_t" title='uint8_t' data-type='__uint8_t' data-ref="uint8_t">uint8_t</a>  <dfn class="tu decl" id="(anonymousnamespace)::ReduceEntry::Imm1Limit" title='(anonymous namespace)::ReduceEntry::Imm1Limit' data-type='uint8_t' data-ref="(anonymousnamespace)::ReduceEntry::Imm1Limit">Imm1Limit</dfn>;    <i  data-doc="(anonymousnamespace)::ReduceEntry::Imm1Limit">// Limit of immediate field (bits)</i></td></tr>
<tr><th id="69">69</th><td>    <a class="typedef" href="../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint8_t" title='uint8_t' data-type='__uint8_t' data-ref="uint8_t">uint8_t</a>  <dfn class="tu decl" id="(anonymousnamespace)::ReduceEntry::Imm2Limit" title='(anonymous namespace)::ReduceEntry::Imm2Limit' data-type='uint8_t' data-ref="(anonymousnamespace)::ReduceEntry::Imm2Limit">Imm2Limit</dfn>;    <i  data-doc="(anonymousnamespace)::ReduceEntry::Imm2Limit">// Limit of immediate field when it's two-address</i></td></tr>
<tr><th id="70">70</th><td>    <em>unsigned</em> <dfn class="tu decl" id="(anonymousnamespace)::ReduceEntry::LowRegs1" title='(anonymous namespace)::ReduceEntry::LowRegs1' data-type='unsigned int' data-ref="(anonymousnamespace)::ReduceEntry::LowRegs1">LowRegs1</dfn> : <var>1</var>; <i  data-doc="(anonymousnamespace)::ReduceEntry::LowRegs1">// Only possible if low-registers are used</i></td></tr>
<tr><th id="71">71</th><td>    <em>unsigned</em> <dfn class="tu decl" id="(anonymousnamespace)::ReduceEntry::LowRegs2" title='(anonymous namespace)::ReduceEntry::LowRegs2' data-type='unsigned int' data-ref="(anonymousnamespace)::ReduceEntry::LowRegs2">LowRegs2</dfn> : <var>1</var>; <i  data-doc="(anonymousnamespace)::ReduceEntry::LowRegs2">// Only possible if low-registers are used (2addr)</i></td></tr>
<tr><th id="72">72</th><td>    <em>unsigned</em> <dfn class="tu decl" id="(anonymousnamespace)::ReduceEntry::PredCC1" title='(anonymous namespace)::ReduceEntry::PredCC1' data-type='unsigned int' data-ref="(anonymousnamespace)::ReduceEntry::PredCC1">PredCC1</dfn>  : <var>2</var>; <i  data-doc="(anonymousnamespace)::ReduceEntry::PredCC1">// 0 - If predicated, cc is on and vice versa.</i></td></tr>
<tr><th id="73">73</th><td>                           <i  data-doc="(anonymousnamespace)::ReduceEntry::PredCC2">// 1 - No cc field.</i></td></tr>
<tr><th id="74">74</th><td><i  data-doc="(anonymousnamespace)::ReduceEntry::PredCC2">                           // 2 - Always set CPSR.</i></td></tr>
<tr><th id="75">75</th><td>    <em>unsigned</em> <dfn class="tu decl" id="(anonymousnamespace)::ReduceEntry::PredCC2" title='(anonymous namespace)::ReduceEntry::PredCC2' data-type='unsigned int' data-ref="(anonymousnamespace)::ReduceEntry::PredCC2">PredCC2</dfn>  : <var>2</var>;</td></tr>
<tr><th id="76">76</th><td>    <em>unsigned</em> <dfn class="tu decl" id="(anonymousnamespace)::ReduceEntry::PartFlag" title='(anonymous namespace)::ReduceEntry::PartFlag' data-type='unsigned int' data-ref="(anonymousnamespace)::ReduceEntry::PartFlag">PartFlag</dfn> : <var>1</var>; <i  data-doc="(anonymousnamespace)::ReduceEntry::PartFlag">// 16-bit instruction does partial flag update</i></td></tr>
<tr><th id="77">77</th><td>    <em>unsigned</em> <dfn class="tu decl" id="(anonymousnamespace)::ReduceEntry::Special" title='(anonymous namespace)::ReduceEntry::Special' data-type='unsigned int' data-ref="(anonymousnamespace)::ReduceEntry::Special">Special</dfn>  : <var>1</var>; <i  data-doc="(anonymousnamespace)::ReduceEntry::Special">// Needs to be dealt with specially</i></td></tr>
<tr><th id="78">78</th><td>    <em>unsigned</em> <dfn class="tu decl" id="(anonymousnamespace)::ReduceEntry::AvoidMovs" title='(anonymous namespace)::ReduceEntry::AvoidMovs' data-type='unsigned int' data-ref="(anonymousnamespace)::ReduceEntry::AvoidMovs">AvoidMovs</dfn>: <var>1</var>; <i  data-doc="(anonymousnamespace)::ReduceEntry::AvoidMovs">// Avoid movs with shifter operand (for Swift)</i></td></tr>
<tr><th id="79">79</th><td>  };</td></tr>
<tr><th id="80">80</th><td></td></tr>
<tr><th id="81">81</th><td>  <em>static</em> <em>const</em> <a class="tu type" href="#(anonymousnamespace)::ReduceEntry" title='(anonymous namespace)::ReduceEntry' data-ref="(anonymousnamespace)::ReduceEntry">ReduceEntry</a> <dfn class="tu decl def" id="(anonymousnamespace)::ReduceTable" title='(anonymous namespace)::ReduceTable' data-type='const (anonymous namespace)::ReduceEntry []' data-ref="(anonymousnamespace)::ReduceTable">ReduceTable</dfn>[] = {</td></tr>
<tr><th id="82">82</th><td>  <i>// Wide,        Narrow1,      Narrow2,     imm1,imm2, lo1, lo2, P/C,PF,S,AM</i></td></tr>
<tr><th id="83">83</th><td>  { ARM::<span class='error' title="no member named &apos;t2ADCrr&apos; in namespace &apos;llvm::ARM&apos;">t2ADCrr</span>, <var>0</var>,            ARM::<span class='error' title="no member named &apos;tADC&apos; in namespace &apos;llvm::ARM&apos;">tADC</span>,     <var>0</var>,   <var>0</var>,   <var>0</var>,   <var>1</var>,  <var>0</var>,<var>0</var>, <var>0</var>,<var>0</var>,<var>0</var> },</td></tr>
<tr><th id="84">84</th><td>  { ARM::<span class='error' title="no member named &apos;t2ADDri&apos; in namespace &apos;llvm::ARM&apos;">t2ADDri</span>, ARM::<span class='error' title="no member named &apos;tADDi3&apos; in namespace &apos;llvm::ARM&apos;">tADDi3</span>,  ARM::<span class='error' title="no member named &apos;tADDi8&apos; in namespace &apos;llvm::ARM&apos;">tADDi8</span>,   <var>3</var>,   <var>8</var>,   <var>1</var>,   <var>1</var>,  <var>0</var>,<var>0</var>, <var>0</var>,<var>1</var>,<var>0</var> },</td></tr>
<tr><th id="85">85</th><td>  { ARM::<span class='error' title="no member named &apos;t2ADDrr&apos; in namespace &apos;llvm::ARM&apos;">t2ADDrr</span>, ARM::<span class='error' title="no member named &apos;tADDrr&apos; in namespace &apos;llvm::ARM&apos;">tADDrr</span>,  ARM::<span class='error' title="no member named &apos;tADDhirr&apos; in namespace &apos;llvm::ARM&apos;">tADDhirr</span>, <var>0</var>,   <var>0</var>,   <var>1</var>,   <var>0</var>,  <var>0</var>,<var>1</var>, <var>0</var>,<var>0</var>,<var>0</var> },</td></tr>
<tr><th id="86">86</th><td>  { ARM::<span class='error' title="no member named &apos;t2ADDSri&apos; in namespace &apos;llvm::ARM&apos;">t2ADDSri</span>,ARM::<span class='error' title="no member named &apos;tADDi3&apos; in namespace &apos;llvm::ARM&apos;">tADDi3</span>,  ARM::<span class='error' title="no member named &apos;tADDi8&apos; in namespace &apos;llvm::ARM&apos;">tADDi8</span>,   <var>3</var>,   <var>8</var>,   <var>1</var>,   <var>1</var>,  <var>2</var>,<var>2</var>, <var>0</var>,<var>1</var>,<var>0</var> },</td></tr>
<tr><th id="87">87</th><td>  { ARM::<span class='error' title="no member named &apos;t2ADDSrr&apos; in namespace &apos;llvm::ARM&apos;">t2ADDSrr</span>,ARM::<span class='error' title="no member named &apos;tADDrr&apos; in namespace &apos;llvm::ARM&apos;">tADDrr</span>,  <var>0</var>,             <var>0</var>,   <var>0</var>,   <var>1</var>,   <var>0</var>,  <var>2</var>,<var>0</var>, <var>0</var>,<var>1</var>,<var>0</var> },</td></tr>
<tr><th id="88">88</th><td>  { ARM::<span class='error' title="no member named &apos;t2ANDrr&apos; in namespace &apos;llvm::ARM&apos;">t2ANDrr</span>, <var>0</var>,            ARM::<span class='error' title="no member named &apos;tAND&apos; in namespace &apos;llvm::ARM&apos;">tAND</span>,     <var>0</var>,   <var>0</var>,   <var>0</var>,   <var>1</var>,  <var>0</var>,<var>0</var>, <var>1</var>,<var>0</var>,<var>0</var> },</td></tr>
<tr><th id="89">89</th><td>  { ARM::<span class='error' title="no member named &apos;t2ASRri&apos; in namespace &apos;llvm::ARM&apos;">t2ASRri</span>, ARM::<span class='error' title="no member named &apos;tASRri&apos; in namespace &apos;llvm::ARM&apos;">tASRri</span>,  <var>0</var>,             <var>5</var>,   <var>0</var>,   <var>1</var>,   <var>0</var>,  <var>0</var>,<var>0</var>, <var>1</var>,<var>0</var>,<var>1</var> },</td></tr>
<tr><th id="90">90</th><td>  { ARM::<span class='error' title="no member named &apos;t2ASRrr&apos; in namespace &apos;llvm::ARM&apos;">t2ASRrr</span>, <var>0</var>,            ARM::<span class='error' title="no member named &apos;tASRrr&apos; in namespace &apos;llvm::ARM&apos;">tASRrr</span>,   <var>0</var>,   <var>0</var>,   <var>0</var>,   <var>1</var>,  <var>0</var>,<var>0</var>, <var>1</var>,<var>0</var>,<var>1</var> },</td></tr>
<tr><th id="91">91</th><td>  { ARM::<span class='error' title="no member named &apos;t2BICrr&apos; in namespace &apos;llvm::ARM&apos;">t2BICrr</span>, <var>0</var>,            ARM::<span class='error' title="no member named &apos;tBIC&apos; in namespace &apos;llvm::ARM&apos;">tBIC</span>,     <var>0</var>,   <var>0</var>,   <var>0</var>,   <var>1</var>,  <var>0</var>,<var>0</var>, <var>1</var>,<var>0</var>,<var>0</var> },</td></tr>
<tr><th id="92">92</th><td>  <i>//FIXME: Disable CMN, as CCodes are backwards from compare expectations</i></td></tr>
<tr><th id="93">93</th><td><i>  //{ ARM::t2CMNrr, ARM::tCMN,  0,             0,   0,   1,   0,  2,0, 0,0,0 },</i></td></tr>
<tr><th id="94">94</th><td>  { ARM::<span class='error' title="no member named &apos;t2CMNzrr&apos; in namespace &apos;llvm::ARM&apos;">t2CMNzrr</span>, ARM::<span class='error' title="no member named &apos;tCMNz&apos; in namespace &apos;llvm::ARM&apos;">tCMNz</span>,  <var>0</var>,             <var>0</var>,   <var>0</var>,   <var>1</var>,   <var>0</var>,  <var>2</var>,<var>0</var>, <var>0</var>,<var>0</var>,<var>0</var> },</td></tr>
<tr><th id="95">95</th><td>  { ARM::<span class='error' title="no member named &apos;t2CMPri&apos; in namespace &apos;llvm::ARM&apos;">t2CMPri</span>, ARM::<span class='error' title="no member named &apos;tCMPi8&apos; in namespace &apos;llvm::ARM&apos;">tCMPi8</span>,  <var>0</var>,             <var>8</var>,   <var>0</var>,   <var>1</var>,   <var>0</var>,  <var>2</var>,<var>0</var>, <var>0</var>,<var>0</var>,<var>0</var> },</td></tr>
<tr><th id="96">96</th><td>  { ARM::<span class='error' title="no member named &apos;t2CMPrr&apos; in namespace &apos;llvm::ARM&apos;">t2CMPrr</span>, ARM::<span class='error' title="no member named &apos;tCMPhir&apos; in namespace &apos;llvm::ARM&apos;">tCMPhir</span>, <var>0</var>,             <var>0</var>,   <var>0</var>,   <var>0</var>,   <var>0</var>,  <var>2</var>,<var>0</var>, <var>0</var>,<var>1</var>,<var>0</var> },</td></tr>
<tr><th id="97">97</th><td>  { ARM::<span class='error' title="no member named &apos;t2EORrr&apos; in namespace &apos;llvm::ARM&apos;">t2EORrr</span>, <var>0</var>,            ARM::<span class='error' title="no member named &apos;tEOR&apos; in namespace &apos;llvm::ARM&apos;">tEOR</span>,     <var>0</var>,   <var>0</var>,   <var>0</var>,   <var>1</var>,  <var>0</var>,<var>0</var>, <var>1</var>,<var>0</var>,<var>0</var> },</td></tr>
<tr><th id="98">98</th><td>  <i>// FIXME: adr.n immediate offset must be multiple of 4.</i></td></tr>
<tr><th id="99">99</th><td><i>  //{ ARM::t2LEApcrelJT,ARM::tLEApcrelJT, 0,   0,   0,   1,   0,  1,0, 0,0,0 },</i></td></tr>
<tr><th id="100">100</th><td>  { ARM::<span class='error' title="no member named &apos;t2LSLri&apos; in namespace &apos;llvm::ARM&apos;">t2LSLri</span>, ARM::<span class='error' title="no member named &apos;tLSLri&apos; in namespace &apos;llvm::ARM&apos;">tLSLri</span>,  <var>0</var>,             <var>5</var>,   <var>0</var>,   <var>1</var>,   <var>0</var>,  <var>0</var>,<var>0</var>, <var>1</var>,<var>0</var>,<var>1</var> },</td></tr>
<tr><th id="101">101</th><td>  { ARM::<span class='error' title="no member named &apos;t2LSLrr&apos; in namespace &apos;llvm::ARM&apos;">t2LSLrr</span>, <var>0</var>,            ARM::<span class='error' title="no member named &apos;tLSLrr&apos; in namespace &apos;llvm::ARM&apos;">tLSLrr</span>,   <var>0</var>,   <var>0</var>,   <var>0</var>,   <var>1</var>,  <var>0</var>,<var>0</var>, <var>1</var>,<var>0</var>,<var>1</var> },</td></tr>
<tr><th id="102">102</th><td>  { ARM::<span class='error' title="no member named &apos;t2LSRri&apos; in namespace &apos;llvm::ARM&apos;">t2LSRri</span>, ARM::<span class='error' title="no member named &apos;tLSRri&apos; in namespace &apos;llvm::ARM&apos;">tLSRri</span>,  <var>0</var>,             <var>5</var>,   <var>0</var>,   <var>1</var>,   <var>0</var>,  <var>0</var>,<var>0</var>, <var>1</var>,<var>0</var>,<var>1</var> },</td></tr>
<tr><th id="103">103</th><td>  { ARM::<span class='error' title="no member named &apos;t2LSRrr&apos; in namespace &apos;llvm::ARM&apos;">t2LSRrr</span>, <var>0</var>,            ARM::<span class='error' title="no member named &apos;tLSRrr&apos; in namespace &apos;llvm::ARM&apos;">tLSRrr</span>,   <var>0</var>,   <var>0</var>,   <var>0</var>,   <var>1</var>,  <var>0</var>,<var>0</var>, <var>1</var>,<var>0</var>,<var>1</var> },</td></tr>
<tr><th id="104">104</th><td>  { ARM::<span class='error' title="no member named &apos;t2MOVi&apos; in namespace &apos;llvm::ARM&apos;">t2MOVi</span>,  ARM::<span class='error' title="no member named &apos;tMOVi8&apos; in namespace &apos;llvm::ARM&apos;">tMOVi8</span>,  <var>0</var>,             <var>8</var>,   <var>0</var>,   <var>1</var>,   <var>0</var>,  <var>0</var>,<var>0</var>, <var>1</var>,<var>0</var>,<var>0</var> },</td></tr>
<tr><th id="105">105</th><td>  { ARM::<span class='error' title="no member named &apos;t2MOVi16&apos; in namespace &apos;llvm::ARM&apos;">t2MOVi16</span>,ARM::<span class='error' title="no member named &apos;tMOVi8&apos; in namespace &apos;llvm::ARM&apos;">tMOVi8</span>,  <var>0</var>,             <var>8</var>,   <var>0</var>,   <var>1</var>,   <var>0</var>,  <var>0</var>,<var>0</var>, <var>1</var>,<var>1</var>,<var>0</var> },</td></tr>
<tr><th id="106">106</th><td>  <i>// FIXME: Do we need the 16-bit 'S' variant?</i></td></tr>
<tr><th id="107">107</th><td>  { ARM::<span class='error' title="no member named &apos;t2MOVr&apos; in namespace &apos;llvm::ARM&apos;">t2MOVr</span>,ARM::<span class='error' title="no member named &apos;tMOVr&apos; in namespace &apos;llvm::ARM&apos;">tMOVr</span>,     <var>0</var>,             <var>0</var>,   <var>0</var>,   <var>0</var>,   <var>0</var>,  <var>1</var>,<var>0</var>, <var>0</var>,<var>0</var>,<var>0</var> },</td></tr>
<tr><th id="108">108</th><td>  { ARM::<span class='error' title="no member named &apos;t2MUL&apos; in namespace &apos;llvm::ARM&apos;">t2MUL</span>,   <var>0</var>,            ARM::<span class='error' title="no member named &apos;tMUL&apos; in namespace &apos;llvm::ARM&apos;">tMUL</span>,     <var>0</var>,   <var>0</var>,   <var>0</var>,   <var>1</var>,  <var>0</var>,<var>0</var>, <var>1</var>,<var>0</var>,<var>0</var> },</td></tr>
<tr><th id="109">109</th><td>  { ARM::<span class='error' title="no member named &apos;t2MVNr&apos; in namespace &apos;llvm::ARM&apos;">t2MVNr</span>,  ARM::<span class='error' title="no member named &apos;tMVN&apos; in namespace &apos;llvm::ARM&apos;">tMVN</span>,    <var>0</var>,             <var>0</var>,   <var>0</var>,   <var>1</var>,   <var>0</var>,  <var>0</var>,<var>0</var>, <var>0</var>,<var>0</var>,<var>0</var> },</td></tr>
<tr><th id="110">110</th><td>  { ARM::<span class='error' title="no member named &apos;t2ORRrr&apos; in namespace &apos;llvm::ARM&apos;">t2ORRrr</span>, <var>0</var>,            ARM::<span class='error' title="no member named &apos;tORR&apos; in namespace &apos;llvm::ARM&apos;">tORR</span>,     <var>0</var>,   <var>0</var>,   <var>0</var>,   <var>1</var>,  <var>0</var>,<var>0</var>, <var>1</var>,<var>0</var>,<var>0</var> },</td></tr>
<tr><th id="111">111</th><td>  { ARM::<span class='error' title="no member named &apos;t2REV&apos; in namespace &apos;llvm::ARM&apos;">t2REV</span>,   ARM::<span class='error' title="no member named &apos;tREV&apos; in namespace &apos;llvm::ARM&apos;">tREV</span>,    <var>0</var>,             <var>0</var>,   <var>0</var>,   <var>1</var>,   <var>0</var>,  <var>1</var>,<var>0</var>, <var>0</var>,<var>0</var>,<var>0</var> },</td></tr>
<tr><th id="112">112</th><td>  { ARM::<span class='error' title="no member named &apos;t2REV16&apos; in namespace &apos;llvm::ARM&apos;">t2REV16</span>, ARM::<span class='error' title="no member named &apos;tREV16&apos; in namespace &apos;llvm::ARM&apos;">tREV16</span>,  <var>0</var>,             <var>0</var>,   <var>0</var>,   <var>1</var>,   <var>0</var>,  <var>1</var>,<var>0</var>, <var>0</var>,<var>0</var>,<var>0</var> },</td></tr>
<tr><th id="113">113</th><td>  { ARM::<span class='error' title="no member named &apos;t2REVSH&apos; in namespace &apos;llvm::ARM&apos;">t2REVSH</span>, ARM::<span class='error' title="no member named &apos;tREVSH&apos; in namespace &apos;llvm::ARM&apos;">tREVSH</span>,  <var>0</var>,             <var>0</var>,   <var>0</var>,   <var>1</var>,   <var>0</var>,  <var>1</var>,<var>0</var>, <var>0</var>,<var>0</var>,<var>0</var> },</td></tr>
<tr><th id="114">114</th><td>  { ARM::<span class='error' title="no member named &apos;t2RORrr&apos; in namespace &apos;llvm::ARM&apos;">t2RORrr</span>, <var>0</var>,            ARM::<span class='error' title="no member named &apos;tROR&apos; in namespace &apos;llvm::ARM&apos;">tROR</span>,     <var>0</var>,   <var>0</var>,   <var>0</var>,   <var>1</var>,  <var>0</var>,<var>0</var>, <var>1</var>,<var>0</var>,<var>0</var> },</td></tr>
<tr><th id="115">115</th><td>  { ARM::<span class='error' title="no member named &apos;t2RSBri&apos; in namespace &apos;llvm::ARM&apos;">t2RSBri</span>, ARM::<span class='error' title="no member named &apos;tRSB&apos; in namespace &apos;llvm::ARM&apos;">tRSB</span>,    <var>0</var>,             <var>0</var>,   <var>0</var>,   <var>1</var>,   <var>0</var>,  <var>0</var>,<var>0</var>, <var>0</var>,<var>1</var>,<var>0</var> },</td></tr>
<tr><th id="116">116</th><td>  { ARM::<span class='error' title="no member named &apos;t2RSBSri&apos; in namespace &apos;llvm::ARM&apos;">t2RSBSri</span>,ARM::<span class='error' title="no member named &apos;tRSB&apos; in namespace &apos;llvm::ARM&apos;">tRSB</span>,    <var>0</var>,             <var>0</var>,   <var>0</var>,   <var>1</var>,   <var>0</var>,  <var>2</var>,<var>0</var>, <var>0</var>,<var>1</var>,<var>0</var> },</td></tr>
<tr><th id="117">117</th><td>  { ARM::<span class='error' title="no member named &apos;t2SBCrr&apos; in namespace &apos;llvm::ARM&apos;">t2SBCrr</span>, <var>0</var>,            ARM::<span class='error' title="no member named &apos;tSBC&apos; in namespace &apos;llvm::ARM&apos;">tSBC</span>,     <var>0</var>,   <var>0</var>,   <var>0</var>,   <var>1</var>,  <var>0</var>,<var>0</var>, <var>0</var>,<var>0</var>,<var>0</var> },</td></tr>
<tr><th id="118">118</th><td>  { ARM::<span class='error' title="no member named &apos;t2SUBri&apos; in namespace &apos;llvm::ARM&apos;">t2SUBri</span>, ARM::<span class='error' title="no member named &apos;tSUBi3&apos; in namespace &apos;llvm::ARM&apos;">tSUBi3</span>,  ARM::<span class='error' title="no member named &apos;tSUBi8&apos; in namespace &apos;llvm::ARM&apos;">tSUBi8</span>,   <var>3</var>,   <var>8</var>,   <var>1</var>,   <var>1</var>,  <var>0</var>,<var>0</var>, <var>0</var>,<var>0</var>,<var>0</var> },</td></tr>
<tr><th id="119">119</th><td>  { ARM::<span class='error' title="no member named &apos;t2SUBrr&apos; in namespace &apos;llvm::ARM&apos;">t2SUBrr</span>, ARM::<span class='error' title="no member named &apos;tSUBrr&apos; in namespace &apos;llvm::ARM&apos;">tSUBrr</span>,  <var>0</var>,             <var>0</var>,   <var>0</var>,   <var>1</var>,   <var>0</var>,  <var>0</var>,<var>0</var>, <var>0</var>,<var>0</var>,<var>0</var> },</td></tr>
<tr><th id="120">120</th><td>  { ARM::<span class='error' title="no member named &apos;t2SUBSri&apos; in namespace &apos;llvm::ARM&apos;">t2SUBSri</span>,ARM::<span class='error' title="no member named &apos;tSUBi3&apos; in namespace &apos;llvm::ARM&apos;">tSUBi3</span>,  ARM::<span class='error' title="no member named &apos;tSUBi8&apos; in namespace &apos;llvm::ARM&apos;">tSUBi8</span>,   <var>3</var>,   <var>8</var>,   <var>1</var>,   <var>1</var>,  <var>2</var>,<var>2</var>, <var>0</var>,<var>0</var>,<var>0</var> },</td></tr>
<tr><th id="121">121</th><td>  { ARM::<span class='error' title="no member named &apos;t2SUBSrr&apos; in namespace &apos;llvm::ARM&apos;">t2SUBSrr</span>,ARM::<span class='error' title="no member named &apos;tSUBrr&apos; in namespace &apos;llvm::ARM&apos;">tSUBrr</span>,  <var>0</var>,             <var>0</var>,   <var>0</var>,   <var>1</var>,   <var>0</var>,  <var>2</var>,<var>0</var>, <var>0</var>,<var>0</var>,<var>0</var> },</td></tr>
<tr><th id="122">122</th><td>  { ARM::<span class='error' title="no member named &apos;t2SXTB&apos; in namespace &apos;llvm::ARM&apos;">t2SXTB</span>,  ARM::<span class='error' title="no member named &apos;tSXTB&apos; in namespace &apos;llvm::ARM&apos;">tSXTB</span>,   <var>0</var>,             <var>0</var>,   <var>0</var>,   <var>1</var>,   <var>0</var>,  <var>1</var>,<var>0</var>, <var>0</var>,<var>1</var>,<var>0</var> },</td></tr>
<tr><th id="123">123</th><td>  { ARM::<span class='error' title="no member named &apos;t2SXTH&apos; in namespace &apos;llvm::ARM&apos;">t2SXTH</span>,  ARM::<span class='error' title="no member named &apos;tSXTH&apos; in namespace &apos;llvm::ARM&apos;">tSXTH</span>,   <var>0</var>,             <var>0</var>,   <var>0</var>,   <var>1</var>,   <var>0</var>,  <var>1</var>,<var>0</var>, <var>0</var>,<var>1</var>,<var>0</var> },</td></tr>
<tr><th id="124">124</th><td>  { ARM::<span class='error' title="no member named &apos;t2TEQrr&apos; in namespace &apos;llvm::ARM&apos;">t2TEQrr</span>, ARM::<span class='error' title="no member named &apos;tEOR&apos; in namespace &apos;llvm::ARM&apos;">tEOR</span>,    <var>0</var>,             <var>0</var>,   <var>0</var>,   <var>1</var>,   <var>0</var>,  <var>2</var>,<var>0</var>, <var>0</var>,<var>1</var>,<var>0</var> },</td></tr>
<tr><th id="125">125</th><td>  { ARM::<span class='error' title="no member named &apos;t2TSTrr&apos; in namespace &apos;llvm::ARM&apos;">t2TSTrr</span>, ARM::<span class='error' title="no member named &apos;tTST&apos; in namespace &apos;llvm::ARM&apos;">tTST</span>,    <var>0</var>,             <var>0</var>,   <var>0</var>,   <var>1</var>,   <var>0</var>,  <var>2</var>,<var>0</var>, <var>0</var>,<var>0</var>,<var>0</var> },</td></tr>
<tr><th id="126">126</th><td>  { ARM::<span class='error' title="no member named &apos;t2UXTB&apos; in namespace &apos;llvm::ARM&apos;">t2UXTB</span>,  ARM::<span class='error' title="no member named &apos;tUXTB&apos; in namespace &apos;llvm::ARM&apos;">tUXTB</span>,   <var>0</var>,             <var>0</var>,   <var>0</var>,   <var>1</var>,   <var>0</var>,  <var>1</var>,<var>0</var>, <var>0</var>,<var>1</var>,<var>0</var> },</td></tr>
<tr><th id="127">127</th><td>  { ARM::<span class='error' title="no member named &apos;t2UXTH&apos; in namespace &apos;llvm::ARM&apos;">t2UXTH</span>,  ARM::<span class='error' title="no member named &apos;tUXTH&apos; in namespace &apos;llvm::ARM&apos;">tUXTH</span>,   <var>0</var>,             <var>0</var>,   <var>0</var>,   <var>1</var>,   <var>0</var>,  <var>1</var>,<var>0</var>, <var>0</var>,<var>1</var>,<var>0</var> },</td></tr>
<tr><th id="128">128</th><td></td></tr>
<tr><th id="129">129</th><td>  <i>// FIXME: Clean this up after splitting each Thumb load / store opcode</i></td></tr>
<tr><th id="130">130</th><td><i>  // into multiple ones.</i></td></tr>
<tr><th id="131">131</th><td>  { ARM::<span class='error' title="no member named &apos;t2LDRi12&apos; in namespace &apos;llvm::ARM&apos;">t2LDRi12</span>,ARM::<span class='error' title="no member named &apos;tLDRi&apos; in namespace &apos;llvm::ARM&apos;">tLDRi</span>,   ARM::<span class='error' title="no member named &apos;tLDRspi&apos; in namespace &apos;llvm::ARM&apos;">tLDRspi</span>,  <var>5</var>,   <var>8</var>,   <var>1</var>,   <var>0</var>,  <var>0</var>,<var>0</var>, <var>0</var>,<var>1</var>,<var>0</var> },</td></tr>
<tr><th id="132">132</th><td>  { ARM::<span class='error' title="no member named &apos;t2LDRs&apos; in namespace &apos;llvm::ARM&apos;">t2LDRs</span>,  ARM::<span class='error' title="no member named &apos;tLDRr&apos; in namespace &apos;llvm::ARM&apos;">tLDRr</span>,   <var>0</var>,             <var>0</var>,   <var>0</var>,   <var>1</var>,   <var>0</var>,  <var>0</var>,<var>0</var>, <var>0</var>,<var>1</var>,<var>0</var> },</td></tr>
<tr><th id="133">133</th><td>  { ARM::<span class='error' title="no member named &apos;t2LDRBi12&apos; in namespace &apos;llvm::ARM&apos;">t2LDRBi12</span>,ARM::<span class='error' title="no member named &apos;tLDRBi&apos; in namespace &apos;llvm::ARM&apos;">tLDRBi</span>, <var>0</var>,             <var>5</var>,   <var>0</var>,   <var>1</var>,   <var>0</var>,  <var>0</var>,<var>0</var>, <var>0</var>,<var>1</var>,<var>0</var> },</td></tr>
<tr><th id="134">134</th><td>  { ARM::<span class='error' title="no member named &apos;t2LDRBs&apos; in namespace &apos;llvm::ARM&apos;">t2LDRBs</span>, ARM::<span class='error' title="no member named &apos;tLDRBr&apos; in namespace &apos;llvm::ARM&apos;">tLDRBr</span>,  <var>0</var>,             <var>0</var>,   <var>0</var>,   <var>1</var>,   <var>0</var>,  <var>0</var>,<var>0</var>, <var>0</var>,<var>1</var>,<var>0</var> },</td></tr>
<tr><th id="135">135</th><td>  { ARM::<span class='error' title="no member named &apos;t2LDRHi12&apos; in namespace &apos;llvm::ARM&apos;">t2LDRHi12</span>,ARM::<span class='error' title="no member named &apos;tLDRHi&apos; in namespace &apos;llvm::ARM&apos;">tLDRHi</span>, <var>0</var>,             <var>5</var>,   <var>0</var>,   <var>1</var>,   <var>0</var>,  <var>0</var>,<var>0</var>, <var>0</var>,<var>1</var>,<var>0</var> },</td></tr>
<tr><th id="136">136</th><td>  { ARM::<span class='error' title="no member named &apos;t2LDRHs&apos; in namespace &apos;llvm::ARM&apos;">t2LDRHs</span>, ARM::<span class='error' title="no member named &apos;tLDRHr&apos; in namespace &apos;llvm::ARM&apos;">tLDRHr</span>,  <var>0</var>,             <var>0</var>,   <var>0</var>,   <var>1</var>,   <var>0</var>,  <var>0</var>,<var>0</var>, <var>0</var>,<var>1</var>,<var>0</var> },</td></tr>
<tr><th id="137">137</th><td>  { ARM::<span class='error' title="no member named &apos;t2LDRSBs&apos; in namespace &apos;llvm::ARM&apos;">t2LDRSBs</span>,ARM::<span class='error' title="no member named &apos;tLDRSB&apos; in namespace &apos;llvm::ARM&apos;">tLDRSB</span>,  <var>0</var>,             <var>0</var>,   <var>0</var>,   <var>1</var>,   <var>0</var>,  <var>0</var>,<var>0</var>, <var>0</var>,<var>1</var>,<var>0</var> },</td></tr>
<tr><th id="138">138</th><td>  { ARM::<span class='error' title="no member named &apos;t2LDRSHs&apos; in namespace &apos;llvm::ARM&apos;">t2LDRSHs</span>,ARM::<span class='error' title="no member named &apos;tLDRSH&apos; in namespace &apos;llvm::ARM&apos;">tLDRSH</span>,  <var>0</var>,             <var>0</var>,   <var>0</var>,   <var>1</var>,   <var>0</var>,  <var>0</var>,<var>0</var>, <var>0</var>,<var>1</var>,<var>0</var> },</td></tr>
<tr><th id="139">139</th><td>  { ARM::<span class='error' title="no member named &apos;t2LDR_POST&apos; in namespace &apos;llvm::ARM&apos;">t2LDR_POST</span>,ARM::<span class='error' title="no member named &apos;tLDMIA_UPD&apos; in namespace &apos;llvm::ARM&apos;">tLDMIA_UPD</span>,<var>0</var>,         <var>0</var>,   <var>0</var>,   <var>1</var>,   <var>0</var>,  <var>0</var>,<var>0</var>, <var>0</var>,<var>1</var>,<var>0</var> },</td></tr>
<tr><th id="140">140</th><td>  { ARM::<span class='error' title="no member named &apos;t2STRi12&apos; in namespace &apos;llvm::ARM&apos;">t2STRi12</span>,ARM::<span class='error' title="no member named &apos;tSTRi&apos; in namespace &apos;llvm::ARM&apos;">tSTRi</span>,   ARM::<span class='error' title="no member named &apos;tSTRspi&apos; in namespace &apos;llvm::ARM&apos;">tSTRspi</span>,  <var>5</var>,   <var>8</var>,   <var>1</var>,   <var>0</var>,  <var>0</var>,<var>0</var>, <var>0</var>,<var>1</var>,<var>0</var> },</td></tr>
<tr><th id="141">141</th><td>  { ARM::<span class='error' title="no member named &apos;t2STRs&apos; in namespace &apos;llvm::ARM&apos;">t2STRs</span>,  ARM::<span class='error' title="no member named &apos;tSTRr&apos; in namespace &apos;llvm::ARM&apos;">tSTRr</span>,   <var>0</var>,             <var>0</var>,   <var>0</var>,   <var>1</var>,   <var>0</var>,  <var>0</var>,<var>0</var>, <var>0</var>,<var>1</var>,<var>0</var> },</td></tr>
<tr><th id="142">142</th><td>  { ARM::<span class='error' title="no member named &apos;t2STRBi12&apos; in namespace &apos;llvm::ARM&apos;">t2STRBi12</span>,ARM::<span class='error' title="no member named &apos;tSTRBi&apos; in namespace &apos;llvm::ARM&apos;">tSTRBi</span>, <var>0</var>,             <var>5</var>,   <var>0</var>,   <var>1</var>,   <var>0</var>,  <var>0</var>,<var>0</var>, <var>0</var>,<var>1</var>,<var>0</var> },</td></tr>
<tr><th id="143">143</th><td>  { ARM::<span class='error' title="no member named &apos;t2STRBs&apos; in namespace &apos;llvm::ARM&apos;">t2STRBs</span>, ARM::<span class='error' title="no member named &apos;tSTRBr&apos; in namespace &apos;llvm::ARM&apos;">tSTRBr</span>,  <var>0</var>,             <var>0</var>,   <var>0</var>,   <var>1</var>,   <var>0</var>,  <var>0</var>,<var>0</var>, <var>0</var>,<var>1</var>,<var>0</var> },</td></tr>
<tr><th id="144">144</th><td>  { ARM::<span class='error' title="no member named &apos;t2STRHi12&apos; in namespace &apos;llvm::ARM&apos;">t2STRHi12</span>,ARM::<span class='error' title="no member named &apos;tSTRHi&apos; in namespace &apos;llvm::ARM&apos;">tSTRHi</span>, <var>0</var>,             <var>5</var>,   <var>0</var>,   <var>1</var>,   <var>0</var>,  <var>0</var>,<var>0</var>, <var>0</var>,<var>1</var>,<var>0</var> },</td></tr>
<tr><th id="145">145</th><td>  { ARM::<span class='error' title="no member named &apos;t2STRHs&apos; in namespace &apos;llvm::ARM&apos;">t2STRHs</span>, ARM::<span class='error' title="no member named &apos;tSTRHr&apos; in namespace &apos;llvm::ARM&apos;">tSTRHr</span>,  <var>0</var>,             <var>0</var>,   <var>0</var>,   <var>1</var>,   <var>0</var>,  <var>0</var>,<var>0</var>, <var>0</var>,<var>1</var>,<var>0</var> },</td></tr>
<tr><th id="146">146</th><td>  { ARM::<span class='error' title="no member named &apos;t2STR_POST&apos; in namespace &apos;llvm::ARM&apos;">t2STR_POST</span>,ARM::<span class='error' title="no member named &apos;tSTMIA_UPD&apos; in namespace &apos;llvm::ARM&apos;">tSTMIA_UPD</span>,<var>0</var>,         <var>0</var>,   <var>0</var>,   <var>1</var>,   <var>0</var>,  <var>0</var>,<var>0</var>, <var>0</var>,<var>1</var>,<var>0</var> },</td></tr>
<tr><th id="147">147</th><td></td></tr>
<tr><th id="148">148</th><td>  { ARM::<span class='error' title="no member named &apos;t2LDMIA&apos; in namespace &apos;llvm::ARM&apos;">t2LDMIA</span>, ARM::<span class='error' title="no member named &apos;tLDMIA&apos; in namespace &apos;llvm::ARM&apos;">tLDMIA</span>,  <var>0</var>,             <var>0</var>,   <var>0</var>,   <var>1</var>,   <var>1</var>,  <var>1</var>,<var>1</var>, <var>0</var>,<var>1</var>,<var>0</var> },</td></tr>
<tr><th id="149">149</th><td>  { ARM::<span class='error' title="no member named &apos;t2LDMIA_RET&apos; in namespace &apos;llvm::ARM&apos;">t2LDMIA_RET</span>,<var>0</var>,         ARM::<span class='error' title="no member named &apos;tPOP_RET&apos; in namespace &apos;llvm::ARM&apos;">tPOP_RET</span>, <var>0</var>,   <var>0</var>,   <var>1</var>,   <var>1</var>,  <var>1</var>,<var>1</var>, <var>0</var>,<var>1</var>,<var>0</var> },</td></tr>
<tr><th id="150">150</th><td>  { ARM::<span class='error' title="no member named &apos;t2LDMIA_UPD&apos; in namespace &apos;llvm::ARM&apos;">t2LDMIA_UPD</span>,ARM::<span class='error' title="no member named &apos;tLDMIA_UPD&apos; in namespace &apos;llvm::ARM&apos;">tLDMIA_UPD</span>,ARM::<span class='error' title="no member named &apos;tPOP&apos; in namespace &apos;llvm::ARM&apos;">tPOP</span>,<var>0</var>,   <var>0</var>,   <var>1</var>,   <var>1</var>,  <var>1</var>,<var>1</var>, <var>0</var>,<var>1</var>,<var>0</var> },</td></tr>
<tr><th id="151">151</th><td>  <i>// ARM::t2STMIA (with no basereg writeback) has no Thumb1 equivalent.</i></td></tr>
<tr><th id="152">152</th><td><i>  // tSTMIA_UPD is a change in semantics which can only be used if the base</i></td></tr>
<tr><th id="153">153</th><td><i>  // register is killed. This difference is correctly handled elsewhere.</i></td></tr>
<tr><th id="154">154</th><td>  { ARM::<span class='error' title="no member named &apos;t2STMIA&apos; in namespace &apos;llvm::ARM&apos;">t2STMIA</span>, ARM::<span class='error' title="no member named &apos;tSTMIA_UPD&apos; in namespace &apos;llvm::ARM&apos;">tSTMIA_UPD</span>, <var>0</var>,          <var>0</var>,   <var>0</var>,   <var>1</var>,   <var>1</var>,  <var>1</var>,<var>1</var>, <var>0</var>,<var>1</var>,<var>0</var> },</td></tr>
<tr><th id="155">155</th><td>  { ARM::<span class='error' title="no member named &apos;t2STMIA_UPD&apos; in namespace &apos;llvm::ARM&apos;">t2STMIA_UPD</span>,ARM::<span class='error' title="no member named &apos;tSTMIA_UPD&apos; in namespace &apos;llvm::ARM&apos;">tSTMIA_UPD</span>, <var>0</var>,       <var>0</var>,   <var>0</var>,   <var>1</var>,   <var>1</var>,  <var>1</var>,<var>1</var>, <var>0</var>,<var>1</var>,<var>0</var> },</td></tr>
<tr><th id="156">156</th><td>  { ARM::<span class='error' title="no member named &apos;t2STMDB_UPD&apos; in namespace &apos;llvm::ARM&apos;">t2STMDB_UPD</span>, <var>0</var>,        ARM::<span class='error' title="no member named &apos;tPUSH&apos; in namespace &apos;llvm::ARM&apos;">tPUSH</span>,    <var>0</var>,   <var>0</var>,   <var>1</var>,   <var>1</var>,  <var>1</var>,<var>1</var>, <var>0</var>,<var>1</var>,<var>0</var> }</td></tr>
<tr><th id="157">157</th><td>  };</td></tr>
<tr><th id="158">158</th><td></td></tr>
<tr><th id="159">159</th><td>  <b>class</b> <dfn class="tu type def" id="(anonymousnamespace)::Thumb2SizeReduce" title='(anonymous namespace)::Thumb2SizeReduce' data-ref="(anonymousnamespace)::Thumb2SizeReduce">Thumb2SizeReduce</dfn> : <b>public</b> <a class="type" href="../../../include/llvm/CodeGen/MachineFunctionPass.h.html#llvm::MachineFunctionPass" title='llvm::MachineFunctionPass' data-ref="llvm::MachineFunctionPass">MachineFunctionPass</a> {</td></tr>
<tr><th id="160">160</th><td>  <b>public</b>:</td></tr>
<tr><th id="161">161</th><td>    <em>static</em> <em>char</em> <dfn class="tu decl" id="(anonymousnamespace)::Thumb2SizeReduce::ID" title='(anonymous namespace)::Thumb2SizeReduce::ID' data-type='char' data-ref="(anonymousnamespace)::Thumb2SizeReduce::ID">ID</dfn>;</td></tr>
<tr><th id="162">162</th><td></td></tr>
<tr><th id="163">163</th><td>    <em>const</em> <a class="type" href="Thumb2InstrInfo.h.html#llvm::Thumb2InstrInfo" title='llvm::Thumb2InstrInfo' data-ref="llvm::Thumb2InstrInfo">Thumb2InstrInfo</a> *<dfn class="tu decl" id="(anonymousnamespace)::Thumb2SizeReduce::TII" title='(anonymous namespace)::Thumb2SizeReduce::TII' data-type='const llvm::Thumb2InstrInfo *' data-ref="(anonymousnamespace)::Thumb2SizeReduce::TII">TII</dfn>;</td></tr>
<tr><th id="164">164</th><td>    <em>const</em> <a class="type" href="ARMSubtarget.h.html#llvm::ARMSubtarget" title='llvm::ARMSubtarget' data-ref="llvm::ARMSubtarget">ARMSubtarget</a> *<dfn class="tu decl" id="(anonymousnamespace)::Thumb2SizeReduce::STI" title='(anonymous namespace)::Thumb2SizeReduce::STI' data-type='const llvm::ARMSubtarget *' data-ref="(anonymousnamespace)::Thumb2SizeReduce::STI">STI</dfn>;</td></tr>
<tr><th id="165">165</th><td></td></tr>
<tr><th id="166">166</th><td>    <a class="tu decl" href="#_ZN12_GLOBAL__N_116Thumb2SizeReduceC1ESt8functionIFbRKN4llvm8FunctionEEE" title='(anonymous namespace)::Thumb2SizeReduce::Thumb2SizeReduce' data-type='void (anonymous namespace)::Thumb2SizeReduce::Thumb2SizeReduce(std::function&lt;bool (const Function &amp;)&gt; Ftor = nullptr)' data-ref="_ZN12_GLOBAL__N_116Thumb2SizeReduceC1ESt8functionIFbRKN4llvm8FunctionEEE">Thumb2SizeReduce</a>(<span class="namespace">std::</span><a class="type" href="../../../../../include/c++/7/bits/std_function.h.html#std::function" title='std::function' data-ref="std::function">function</a>&lt;<em>bool</em>(<em>const</em> <a class="type" href="../../../include/llvm/IR/Function.h.html#llvm::Function" title='llvm::Function' data-ref="llvm::Function">Function</a> &amp;)&gt; <dfn class="local col1 decl" id="1Ftor" title='Ftor' data-type='std::function&lt;bool (const Function &amp;)&gt;' data-ref="1Ftor">Ftor</dfn> = <a class="ref fake" href="../../../../../include/c++/7/bits/std_function.h.html#_ZNSt8functionIFT_DpT0_EEC1EDn" title='std::function&lt;type-parameter-0-0 (type-parameter-0-1...)&gt;::function&lt;type-parameter-0-0 (type-parameter-0-1...)&gt;' data-ref="_ZNSt8functionIFT_DpT0_EEC1EDn"></a><a class="ref fake" href="../../../../../include/c++/7/bits/std_function.h.html#_ZNSt8functionIFT_DpT0_EEC1EDn" title='std::function&lt;type-parameter-0-0 (type-parameter-0-1...)&gt;::function&lt;type-parameter-0-0 (type-parameter-0-1...)&gt;' data-ref="_ZNSt8functionIFT_DpT0_EEC1EDn"></a><b>nullptr</b>);</td></tr>
<tr><th id="167">167</th><td></td></tr>
<tr><th id="168">168</th><td>    <em>bool</em> <a class="virtual tu decl" href="#_ZN12_GLOBAL__N_116Thumb2SizeReduce20runOnMachineFunctionERN4llvm15MachineFunctionE" title='(anonymous namespace)::Thumb2SizeReduce::runOnMachineFunction' data-type='bool (anonymous namespace)::Thumb2SizeReduce::runOnMachineFunction(llvm::MachineFunction &amp; MF)' data-ref="_ZN12_GLOBAL__N_116Thumb2SizeReduce20runOnMachineFunctionERN4llvm15MachineFunctionE">runOnMachineFunction</a>(<a class="type" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction">MachineFunction</a> &amp;<dfn class="local col2 decl" id="2MF" title='MF' data-type='llvm::MachineFunction &amp;' data-ref="2MF">MF</dfn>) override;</td></tr>
<tr><th id="169">169</th><td></td></tr>
<tr><th id="170">170</th><td>    <a class="type" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunctionProperties" title='llvm::MachineFunctionProperties' data-ref="llvm::MachineFunctionProperties">MachineFunctionProperties</a> <dfn class="virtual tu decl def" id="_ZNK12_GLOBAL__N_116Thumb2SizeReduce21getRequiredPropertiesEv" title='(anonymous namespace)::Thumb2SizeReduce::getRequiredProperties' data-type='llvm::MachineFunctionProperties (anonymous namespace)::Thumb2SizeReduce::getRequiredProperties() const' data-ref="_ZNK12_GLOBAL__N_116Thumb2SizeReduce21getRequiredPropertiesEv">getRequiredProperties</dfn>() <em>const</em> override {</td></tr>
<tr><th id="171">171</th><td>      <b>return</b> <a class="ref fake" href="../../../include/llvm/CodeGen/MachineFunction.h.html#109" title='llvm::MachineFunctionProperties::MachineFunctionProperties' data-ref="_ZN4llvm25MachineFunctionPropertiesC1ERKS0_"></a><a class="type" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunctionProperties" title='llvm::MachineFunctionProperties' data-ref="llvm::MachineFunctionProperties">MachineFunctionProperties</a><a class="ref" href="../../../include/llvm/CodeGen/MachineFunction.h.html#109" title='llvm::MachineFunctionProperties::MachineFunctionProperties' data-ref="_ZN4llvm25MachineFunctionPropertiesC1Ev">(</a>).<a class="ref" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZN4llvm25MachineFunctionProperties3setENS0_8PropertyE" title='llvm::MachineFunctionProperties::set' data-ref="_ZN4llvm25MachineFunctionProperties3setENS0_8PropertyE">set</a>(</td></tr>
<tr><th id="172">172</th><td>          <a class="type" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunctionProperties" title='llvm::MachineFunctionProperties' data-ref="llvm::MachineFunctionProperties">MachineFunctionProperties</a>::<a class="type" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunctionProperties::Property" title='llvm::MachineFunctionProperties::Property' data-ref="llvm::MachineFunctionProperties::Property">Property</a>::<a class="enum" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunctionProperties::Property::NoVRegs" title='llvm::MachineFunctionProperties::Property::NoVRegs' data-ref="llvm::MachineFunctionProperties::Property::NoVRegs">NoVRegs</a>);</td></tr>
<tr><th id="173">173</th><td>    }</td></tr>
<tr><th id="174">174</th><td></td></tr>
<tr><th id="175">175</th><td>    <a class="type" href="../../../include/llvm/ADT/StringRef.h.html#llvm::StringRef" title='llvm::StringRef' data-ref="llvm::StringRef">StringRef</a> <dfn class="virtual tu decl def" id="_ZNK12_GLOBAL__N_116Thumb2SizeReduce11getPassNameEv" title='(anonymous namespace)::Thumb2SizeReduce::getPassName' data-type='llvm::StringRef (anonymous namespace)::Thumb2SizeReduce::getPassName() const' data-ref="_ZNK12_GLOBAL__N_116Thumb2SizeReduce11getPassNameEv">getPassName</dfn>() <em>const</em> override {</td></tr>
<tr><th id="176">176</th><td>      <b>return</b> <a class="macro" href="#47" title="&quot;Thumb2 instruction size reduce pass&quot;" data-ref="_M/THUMB2_SIZE_REDUCE_NAME">THUMB2_SIZE_REDUCE_NAME</a>;</td></tr>
<tr><th id="177">177</th><td>    }</td></tr>
<tr><th id="178">178</th><td></td></tr>
<tr><th id="179">179</th><td>  <b>private</b>:</td></tr>
<tr><th id="180">180</th><td>    <i class="doc" data-doc="(anonymousnamespace)::Thumb2SizeReduce::ReduceOpcodeMap">/// ReduceOpcodeMap - Maps wide opcode to index of entry in ReduceTable.</i></td></tr>
<tr><th id="181">181</th><td>    <a class="type" href="../../../include/llvm/ADT/DenseMap.h.html#llvm::DenseMap" title='llvm::DenseMap' data-ref="llvm::DenseMap">DenseMap</a>&lt;<em>unsigned</em>, <em>unsigned</em>&gt; <dfn class="tu decl" id="(anonymousnamespace)::Thumb2SizeReduce::ReduceOpcodeMap" title='(anonymous namespace)::Thumb2SizeReduce::ReduceOpcodeMap' data-type='DenseMap&lt;unsigned int, unsigned int&gt;' data-ref="(anonymousnamespace)::Thumb2SizeReduce::ReduceOpcodeMap">ReduceOpcodeMap</dfn>;</td></tr>
<tr><th id="182">182</th><td></td></tr>
<tr><th id="183">183</th><td>    <em>bool</em> <a class="tu decl" href="#_ZN12_GLOBAL__N_116Thumb2SizeReduce19canAddPseudoFlagDepEPN4llvm12MachineInstrEb" title='(anonymous namespace)::Thumb2SizeReduce::canAddPseudoFlagDep' data-type='bool (anonymous namespace)::Thumb2SizeReduce::canAddPseudoFlagDep(llvm::MachineInstr * Use, bool IsSelfLoop)' data-ref="_ZN12_GLOBAL__N_116Thumb2SizeReduce19canAddPseudoFlagDepEPN4llvm12MachineInstrEb">canAddPseudoFlagDep</a>(<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *<dfn class="local col3 decl" id="3Use" title='Use' data-type='llvm::MachineInstr *' data-ref="3Use">Use</dfn>, <em>bool</em> <dfn class="local col4 decl" id="4IsSelfLoop" title='IsSelfLoop' data-type='bool' data-ref="4IsSelfLoop">IsSelfLoop</dfn>);</td></tr>
<tr><th id="184">184</th><td></td></tr>
<tr><th id="185">185</th><td>    <em>bool</em> <a class="tu decl" href="#_ZN12_GLOBAL__N_116Thumb2SizeReduce15VerifyPredAndCCEPN4llvm12MachineInstrERKNS_11ReduceEntryEbNS1_5ARMCC9CondCodesEbRbS9_" title='(anonymous namespace)::Thumb2SizeReduce::VerifyPredAndCC' data-type='bool (anonymous namespace)::Thumb2SizeReduce::VerifyPredAndCC(llvm::MachineInstr * MI, const (anonymous namespace)::ReduceEntry &amp; Entry, bool is2Addr, ARMCC::CondCodes Pred, bool LiveCPSR, bool &amp; HasCC, bool &amp; CCDead)' data-ref="_ZN12_GLOBAL__N_116Thumb2SizeReduce15VerifyPredAndCCEPN4llvm12MachineInstrERKNS_11ReduceEntryEbNS1_5ARMCC9CondCodesEbRbS9_">VerifyPredAndCC</a>(<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *<dfn class="local col5 decl" id="5MI" title='MI' data-type='llvm::MachineInstr *' data-ref="5MI">MI</dfn>, <em>const</em> <a class="tu type" href="#(anonymousnamespace)::ReduceEntry" title='(anonymous namespace)::ReduceEntry' data-ref="(anonymousnamespace)::ReduceEntry">ReduceEntry</a> &amp;<dfn class="local col6 decl" id="6Entry" title='Entry' data-type='const (anonymous namespace)::ReduceEntry &amp;' data-ref="6Entry">Entry</dfn>,</td></tr>
<tr><th id="186">186</th><td>                         <em>bool</em> <dfn class="local col7 decl" id="7is2Addr" title='is2Addr' data-type='bool' data-ref="7is2Addr">is2Addr</dfn>, <span class="namespace">ARMCC::</span><a class="type" href="Utils/ARMBaseInfo.h.html#llvm::ARMCC::CondCodes" title='llvm::ARMCC::CondCodes' data-ref="llvm::ARMCC::CondCodes">CondCodes</a> <dfn class="local col8 decl" id="8Pred" title='Pred' data-type='ARMCC::CondCodes' data-ref="8Pred">Pred</dfn>,</td></tr>
<tr><th id="187">187</th><td>                         <em>bool</em> <dfn class="local col9 decl" id="9LiveCPSR" title='LiveCPSR' data-type='bool' data-ref="9LiveCPSR">LiveCPSR</dfn>, <em>bool</em> &amp;<dfn class="local col0 decl" id="10HasCC" title='HasCC' data-type='bool &amp;' data-ref="10HasCC">HasCC</dfn>, <em>bool</em> &amp;<dfn class="local col1 decl" id="11CCDead" title='CCDead' data-type='bool &amp;' data-ref="11CCDead">CCDead</dfn>);</td></tr>
<tr><th id="188">188</th><td></td></tr>
<tr><th id="189">189</th><td>    <em>bool</em> <a class="tu decl" href="#_ZN12_GLOBAL__N_116Thumb2SizeReduce15ReduceLoadStoreERN4llvm17MachineBasicBlockEPNS1_12MachineInstrERKNS_11ReduceEntryE" title='(anonymous namespace)::Thumb2SizeReduce::ReduceLoadStore' data-type='bool (anonymous namespace)::Thumb2SizeReduce::ReduceLoadStore(llvm::MachineBasicBlock &amp; MBB, llvm::MachineInstr * MI, const (anonymous namespace)::ReduceEntry &amp; Entry)' data-ref="_ZN12_GLOBAL__N_116Thumb2SizeReduce15ReduceLoadStoreERN4llvm17MachineBasicBlockEPNS1_12MachineInstrERKNS_11ReduceEntryE">ReduceLoadStore</a>(<a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> &amp;<dfn class="local col2 decl" id="12MBB" title='MBB' data-type='llvm::MachineBasicBlock &amp;' data-ref="12MBB">MBB</dfn>, <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *<dfn class="local col3 decl" id="13MI" title='MI' data-type='llvm::MachineInstr *' data-ref="13MI">MI</dfn>,</td></tr>
<tr><th id="190">190</th><td>                         <em>const</em> <a class="tu type" href="#(anonymousnamespace)::ReduceEntry" title='(anonymous namespace)::ReduceEntry' data-ref="(anonymousnamespace)::ReduceEntry">ReduceEntry</a> &amp;<dfn class="local col4 decl" id="14Entry" title='Entry' data-type='const (anonymous namespace)::ReduceEntry &amp;' data-ref="14Entry">Entry</dfn>);</td></tr>
<tr><th id="191">191</th><td></td></tr>
<tr><th id="192">192</th><td>    <em>bool</em> <a class="tu decl" href="#_ZN12_GLOBAL__N_116Thumb2SizeReduce13ReduceSpecialERN4llvm17MachineBasicBlockEPNS1_12MachineInstrERKNS_11ReduceEntryEbb" title='(anonymous namespace)::Thumb2SizeReduce::ReduceSpecial' data-type='bool (anonymous namespace)::Thumb2SizeReduce::ReduceSpecial(llvm::MachineBasicBlock &amp; MBB, llvm::MachineInstr * MI, const (anonymous namespace)::ReduceEntry &amp; Entry, bool LiveCPSR, bool IsSelfLoop)' data-ref="_ZN12_GLOBAL__N_116Thumb2SizeReduce13ReduceSpecialERN4llvm17MachineBasicBlockEPNS1_12MachineInstrERKNS_11ReduceEntryEbb">ReduceSpecial</a>(<a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> &amp;<dfn class="local col5 decl" id="15MBB" title='MBB' data-type='llvm::MachineBasicBlock &amp;' data-ref="15MBB">MBB</dfn>, <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *<dfn class="local col6 decl" id="16MI" title='MI' data-type='llvm::MachineInstr *' data-ref="16MI">MI</dfn>,</td></tr>
<tr><th id="193">193</th><td>                       <em>const</em> <a class="tu type" href="#(anonymousnamespace)::ReduceEntry" title='(anonymous namespace)::ReduceEntry' data-ref="(anonymousnamespace)::ReduceEntry">ReduceEntry</a> &amp;<dfn class="local col7 decl" id="17Entry" title='Entry' data-type='const (anonymous namespace)::ReduceEntry &amp;' data-ref="17Entry">Entry</dfn>, <em>bool</em> <dfn class="local col8 decl" id="18LiveCPSR" title='LiveCPSR' data-type='bool' data-ref="18LiveCPSR">LiveCPSR</dfn>, <em>bool</em> <dfn class="local col9 decl" id="19IsSelfLoop" title='IsSelfLoop' data-type='bool' data-ref="19IsSelfLoop">IsSelfLoop</dfn>);</td></tr>
<tr><th id="194">194</th><td></td></tr>
<tr><th id="195">195</th><td>    <i class="doc" data-doc="_ZN12_GLOBAL__N_116Thumb2SizeReduce13ReduceTo2AddrERN4llvm17MachineBasicBlockEPNS1_12MachineInstrERKNS_11ReduceEntryEbb">/// ReduceTo2Addr - Reduce a 32-bit instruction to a 16-bit two-address</i></td></tr>
<tr><th id="196">196</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_116Thumb2SizeReduce13ReduceTo2AddrERN4llvm17MachineBasicBlockEPNS1_12MachineInstrERKNS_11ReduceEntryEbb">    /// instruction.</i></td></tr>
<tr><th id="197">197</th><td>    <em>bool</em> <a class="tu decl" href="#_ZN12_GLOBAL__N_116Thumb2SizeReduce13ReduceTo2AddrERN4llvm17MachineBasicBlockEPNS1_12MachineInstrERKNS_11ReduceEntryEbb" title='(anonymous namespace)::Thumb2SizeReduce::ReduceTo2Addr' data-type='bool (anonymous namespace)::Thumb2SizeReduce::ReduceTo2Addr(llvm::MachineBasicBlock &amp; MBB, llvm::MachineInstr * MI, const (anonymous namespace)::ReduceEntry &amp; Entry, bool LiveCPSR, bool IsSelfLoop)' data-ref="_ZN12_GLOBAL__N_116Thumb2SizeReduce13ReduceTo2AddrERN4llvm17MachineBasicBlockEPNS1_12MachineInstrERKNS_11ReduceEntryEbb">ReduceTo2Addr</a>(<a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> &amp;<dfn class="local col0 decl" id="20MBB" title='MBB' data-type='llvm::MachineBasicBlock &amp;' data-ref="20MBB">MBB</dfn>, <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *<dfn class="local col1 decl" id="21MI" title='MI' data-type='llvm::MachineInstr *' data-ref="21MI">MI</dfn>,</td></tr>
<tr><th id="198">198</th><td>                       <em>const</em> <a class="tu type" href="#(anonymousnamespace)::ReduceEntry" title='(anonymous namespace)::ReduceEntry' data-ref="(anonymousnamespace)::ReduceEntry">ReduceEntry</a> &amp;<dfn class="local col2 decl" id="22Entry" title='Entry' data-type='const (anonymous namespace)::ReduceEntry &amp;' data-ref="22Entry">Entry</dfn>, <em>bool</em> <dfn class="local col3 decl" id="23LiveCPSR" title='LiveCPSR' data-type='bool' data-ref="23LiveCPSR">LiveCPSR</dfn>,</td></tr>
<tr><th id="199">199</th><td>                       <em>bool</em> <dfn class="local col4 decl" id="24IsSelfLoop" title='IsSelfLoop' data-type='bool' data-ref="24IsSelfLoop">IsSelfLoop</dfn>);</td></tr>
<tr><th id="200">200</th><td></td></tr>
<tr><th id="201">201</th><td>    <i class="doc" data-doc="_ZN12_GLOBAL__N_116Thumb2SizeReduce14ReduceToNarrowERN4llvm17MachineBasicBlockEPNS1_12MachineInstrERKNS_11ReduceEntryEbb">/// ReduceToNarrow - Reduce a 32-bit instruction to a 16-bit</i></td></tr>
<tr><th id="202">202</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_116Thumb2SizeReduce14ReduceToNarrowERN4llvm17MachineBasicBlockEPNS1_12MachineInstrERKNS_11ReduceEntryEbb">    /// non-two-address instruction.</i></td></tr>
<tr><th id="203">203</th><td>    <em>bool</em> <a class="tu decl" href="#_ZN12_GLOBAL__N_116Thumb2SizeReduce14ReduceToNarrowERN4llvm17MachineBasicBlockEPNS1_12MachineInstrERKNS_11ReduceEntryEbb" title='(anonymous namespace)::Thumb2SizeReduce::ReduceToNarrow' data-type='bool (anonymous namespace)::Thumb2SizeReduce::ReduceToNarrow(llvm::MachineBasicBlock &amp; MBB, llvm::MachineInstr * MI, const (anonymous namespace)::ReduceEntry &amp; Entry, bool LiveCPSR, bool IsSelfLoop)' data-ref="_ZN12_GLOBAL__N_116Thumb2SizeReduce14ReduceToNarrowERN4llvm17MachineBasicBlockEPNS1_12MachineInstrERKNS_11ReduceEntryEbb">ReduceToNarrow</a>(<a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> &amp;<dfn class="local col5 decl" id="25MBB" title='MBB' data-type='llvm::MachineBasicBlock &amp;' data-ref="25MBB">MBB</dfn>, <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *<dfn class="local col6 decl" id="26MI" title='MI' data-type='llvm::MachineInstr *' data-ref="26MI">MI</dfn>,</td></tr>
<tr><th id="204">204</th><td>                        <em>const</em> <a class="tu type" href="#(anonymousnamespace)::ReduceEntry" title='(anonymous namespace)::ReduceEntry' data-ref="(anonymousnamespace)::ReduceEntry">ReduceEntry</a> &amp;<dfn class="local col7 decl" id="27Entry" title='Entry' data-type='const (anonymous namespace)::ReduceEntry &amp;' data-ref="27Entry">Entry</dfn>, <em>bool</em> <dfn class="local col8 decl" id="28LiveCPSR" title='LiveCPSR' data-type='bool' data-ref="28LiveCPSR">LiveCPSR</dfn>,</td></tr>
<tr><th id="205">205</th><td>                        <em>bool</em> <dfn class="local col9 decl" id="29IsSelfLoop" title='IsSelfLoop' data-type='bool' data-ref="29IsSelfLoop">IsSelfLoop</dfn>);</td></tr>
<tr><th id="206">206</th><td></td></tr>
<tr><th id="207">207</th><td>    <i class="doc" data-doc="_ZN12_GLOBAL__N_116Thumb2SizeReduce8ReduceMIERN4llvm17MachineBasicBlockEPNS1_12MachineInstrEbb">/// ReduceMI - Attempt to reduce MI, return true on success.</i></td></tr>
<tr><th id="208">208</th><td>    <em>bool</em> <a class="tu decl" href="#_ZN12_GLOBAL__N_116Thumb2SizeReduce8ReduceMIERN4llvm17MachineBasicBlockEPNS1_12MachineInstrEbb" title='(anonymous namespace)::Thumb2SizeReduce::ReduceMI' data-type='bool (anonymous namespace)::Thumb2SizeReduce::ReduceMI(llvm::MachineBasicBlock &amp; MBB, llvm::MachineInstr * MI, bool LiveCPSR, bool IsSelfLoop)' data-ref="_ZN12_GLOBAL__N_116Thumb2SizeReduce8ReduceMIERN4llvm17MachineBasicBlockEPNS1_12MachineInstrEbb">ReduceMI</a>(<a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> &amp;<dfn class="local col0 decl" id="30MBB" title='MBB' data-type='llvm::MachineBasicBlock &amp;' data-ref="30MBB">MBB</dfn>, <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *<dfn class="local col1 decl" id="31MI" title='MI' data-type='llvm::MachineInstr *' data-ref="31MI">MI</dfn>,</td></tr>
<tr><th id="209">209</th><td>                  <em>bool</em> <dfn class="local col2 decl" id="32LiveCPSR" title='LiveCPSR' data-type='bool' data-ref="32LiveCPSR">LiveCPSR</dfn>, <em>bool</em> <dfn class="local col3 decl" id="33IsSelfLoop" title='IsSelfLoop' data-type='bool' data-ref="33IsSelfLoop">IsSelfLoop</dfn>);</td></tr>
<tr><th id="210">210</th><td></td></tr>
<tr><th id="211">211</th><td>    <i class="doc" data-doc="_ZN12_GLOBAL__N_116Thumb2SizeReduce9ReduceMBBERN4llvm17MachineBasicBlockE">/// ReduceMBB - Reduce width of instructions in the specified basic block.</i></td></tr>
<tr><th id="212">212</th><td>    <em>bool</em> <a class="tu decl" href="#_ZN12_GLOBAL__N_116Thumb2SizeReduce9ReduceMBBERN4llvm17MachineBasicBlockE" title='(anonymous namespace)::Thumb2SizeReduce::ReduceMBB' data-type='bool (anonymous namespace)::Thumb2SizeReduce::ReduceMBB(llvm::MachineBasicBlock &amp; MBB)' data-ref="_ZN12_GLOBAL__N_116Thumb2SizeReduce9ReduceMBBERN4llvm17MachineBasicBlockE">ReduceMBB</a>(<a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> &amp;<dfn class="local col4 decl" id="34MBB" title='MBB' data-type='llvm::MachineBasicBlock &amp;' data-ref="34MBB">MBB</dfn>);</td></tr>
<tr><th id="213">213</th><td></td></tr>
<tr><th id="214">214</th><td>    <em>bool</em> <dfn class="tu decl" id="(anonymousnamespace)::Thumb2SizeReduce::OptimizeSize" title='(anonymous namespace)::Thumb2SizeReduce::OptimizeSize' data-type='bool' data-ref="(anonymousnamespace)::Thumb2SizeReduce::OptimizeSize">OptimizeSize</dfn>;</td></tr>
<tr><th id="215">215</th><td>    <em>bool</em> <dfn class="tu decl" id="(anonymousnamespace)::Thumb2SizeReduce::MinimizeSize" title='(anonymous namespace)::Thumb2SizeReduce::MinimizeSize' data-type='bool' data-ref="(anonymousnamespace)::Thumb2SizeReduce::MinimizeSize">MinimizeSize</dfn>;</td></tr>
<tr><th id="216">216</th><td></td></tr>
<tr><th id="217">217</th><td>    <i  data-doc="(anonymousnamespace)::Thumb2SizeReduce::CPSRDef">// Last instruction to define CPSR in the current block.</i></td></tr>
<tr><th id="218">218</th><td>    <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *<dfn class="tu decl" id="(anonymousnamespace)::Thumb2SizeReduce::CPSRDef" title='(anonymous namespace)::Thumb2SizeReduce::CPSRDef' data-type='llvm::MachineInstr *' data-ref="(anonymousnamespace)::Thumb2SizeReduce::CPSRDef">CPSRDef</dfn>;</td></tr>
<tr><th id="219">219</th><td>    <i  data-doc="(anonymousnamespace)::Thumb2SizeReduce::HighLatencyCPSR">// Was CPSR last defined by a high latency instruction?</i></td></tr>
<tr><th id="220">220</th><td><i  data-doc="(anonymousnamespace)::Thumb2SizeReduce::HighLatencyCPSR">    // When CPSRDef is null, this refers to CPSR defs in predecessors.</i></td></tr>
<tr><th id="221">221</th><td>    <em>bool</em> <dfn class="tu decl" id="(anonymousnamespace)::Thumb2SizeReduce::HighLatencyCPSR" title='(anonymous namespace)::Thumb2SizeReduce::HighLatencyCPSR' data-type='bool' data-ref="(anonymousnamespace)::Thumb2SizeReduce::HighLatencyCPSR">HighLatencyCPSR</dfn>;</td></tr>
<tr><th id="222">222</th><td></td></tr>
<tr><th id="223">223</th><td>    <b>struct</b> <dfn class="tu type def" id="(anonymousnamespace)::Thumb2SizeReduce::MBBInfo" title='(anonymous namespace)::Thumb2SizeReduce::MBBInfo' data-ref="(anonymousnamespace)::Thumb2SizeReduce::MBBInfo">MBBInfo</dfn> {</td></tr>
<tr><th id="224">224</th><td>      <i  data-doc="(anonymousnamespace)::Thumb2SizeReduce::MBBInfo::HighLatencyCPSR">// The flags leaving this block have high latency.</i></td></tr>
<tr><th id="225">225</th><td>      <em>bool</em> <dfn class="tu decl" id="(anonymousnamespace)::Thumb2SizeReduce::MBBInfo::HighLatencyCPSR" title='(anonymous namespace)::Thumb2SizeReduce::MBBInfo::HighLatencyCPSR' data-type='bool' data-ref="(anonymousnamespace)::Thumb2SizeReduce::MBBInfo::HighLatencyCPSR">HighLatencyCPSR</dfn> = <b>false</b>;</td></tr>
<tr><th id="226">226</th><td>      <i  data-doc="(anonymousnamespace)::Thumb2SizeReduce::MBBInfo::Visited">// Has this block been visited yet?</i></td></tr>
<tr><th id="227">227</th><td>      <em>bool</em> <dfn class="tu decl" id="(anonymousnamespace)::Thumb2SizeReduce::MBBInfo::Visited" title='(anonymous namespace)::Thumb2SizeReduce::MBBInfo::Visited' data-type='bool' data-ref="(anonymousnamespace)::Thumb2SizeReduce::MBBInfo::Visited">Visited</dfn> = <b>false</b>;</td></tr>
<tr><th id="228">228</th><td></td></tr>
<tr><th id="229">229</th><td>      <dfn class="tu decl" id="_ZN12_GLOBAL__N_116Thumb2SizeReduce7MBBInfoC1Ev" title='(anonymous namespace)::Thumb2SizeReduce::MBBInfo::MBBInfo' data-type='void (anonymous namespace)::Thumb2SizeReduce::MBBInfo::MBBInfo()' data-ref="_ZN12_GLOBAL__N_116Thumb2SizeReduce7MBBInfoC1Ev">MBBInfo</dfn>() = <b>default</b>;</td></tr>
<tr><th id="230">230</th><td>    };</td></tr>
<tr><th id="231">231</th><td></td></tr>
<tr><th id="232">232</th><td>    <a class="type" href="../../../include/llvm/ADT/SmallVector.h.html#llvm::SmallVector" title='llvm::SmallVector' data-ref="llvm::SmallVector">SmallVector</a>&lt;<a class="tu type" href="#(anonymousnamespace)::Thumb2SizeReduce::MBBInfo" title='(anonymous namespace)::Thumb2SizeReduce::MBBInfo' data-ref="(anonymousnamespace)::Thumb2SizeReduce::MBBInfo">MBBInfo</a>, <var>8</var>&gt; <dfn class="tu decl" id="(anonymousnamespace)::Thumb2SizeReduce::BlockInfo" title='(anonymous namespace)::Thumb2SizeReduce::BlockInfo' data-type='SmallVector&lt;(anonymous namespace)::Thumb2SizeReduce::MBBInfo, 8&gt;' data-ref="(anonymousnamespace)::Thumb2SizeReduce::BlockInfo">BlockInfo</dfn>;</td></tr>
<tr><th id="233">233</th><td></td></tr>
<tr><th id="234">234</th><td>    <span class="namespace">std::</span><a class="type" href="../../../../../include/c++/7/bits/std_function.h.html#std::function" title='std::function' data-ref="std::function">function</a>&lt;<em>bool</em>(<em>const</em> <a class="type" href="../../../include/llvm/IR/Function.h.html#llvm::Function" title='llvm::Function' data-ref="llvm::Function">Function</a> &amp;)&gt; <dfn class="tu decl" id="(anonymousnamespace)::Thumb2SizeReduce::PredicateFtor" title='(anonymous namespace)::Thumb2SizeReduce::PredicateFtor' data-type='std::function&lt;bool (const Function &amp;)&gt;' data-ref="(anonymousnamespace)::Thumb2SizeReduce::PredicateFtor">PredicateFtor</dfn>;</td></tr>
<tr><th id="235">235</th><td>  };</td></tr>
<tr><th id="236">236</th><td></td></tr>
<tr><th id="237">237</th><td>  <em>char</em> <a class="tu type" href="#(anonymousnamespace)::Thumb2SizeReduce" title='(anonymous namespace)::Thumb2SizeReduce' data-ref="(anonymousnamespace)::Thumb2SizeReduce">Thumb2SizeReduce</a>::<dfn class="tu decl def" id="(anonymousnamespace)::Thumb2SizeReduce::ID" title='(anonymous namespace)::Thumb2SizeReduce::ID' data-type='char' data-ref="(anonymousnamespace)::Thumb2SizeReduce::ID">ID</dfn> = <var>0</var>;</td></tr>
<tr><th id="238">238</th><td></td></tr>
<tr><th id="239">239</th><td>} <i>// end anonymous namespace</i></td></tr>
<tr><th id="240">240</th><td></td></tr>
<tr><th id="241">241</th><td><a class="macro" href="../../../include/llvm/PassSupport.h.html#33" title="static void *initializeThumb2SizeReducePassOnce(PassRegistry &amp;Registry) { PassInfo *PI = new PassInfo( &quot;Thumb2 instruction size reduce pass&quot;, &quot;t2-reduce-size&quot;, &amp;Thumb2SizeReduce::ID, PassInfo::NormalCtor_t(callDefaultCtor&lt;Thumb2SizeReduce&gt;), false, false); Registry.registerPass(*PI, true); return PI; } static llvm::once_flag InitializeThumb2SizeReducePassFlag; void llvm::initializeThumb2SizeReducePass(PassRegistry &amp;Registry) { llvm::call_once(InitializeThumb2SizeReducePassFlag, initializeThumb2SizeReducePassOnce, std::ref(Registry)); }" data-ref="_M/INITIALIZE_PASS">INITIALIZE_PASS</a>(<a class="tu type" href="#(anonymousnamespace)::Thumb2SizeReduce" title='(anonymous namespace)::Thumb2SizeReduce' data-ref="(anonymousnamespace)::Thumb2SizeReduce">Thumb2SizeReduce</a>, <a class="macro" href="#46" title="&quot;t2-reduce-size&quot;" data-ref="_M/DEBUG_TYPE">DEBUG_TYPE</a>, <a class="macro" href="#47" title="&quot;Thumb2 instruction size reduce pass&quot;" data-ref="_M/THUMB2_SIZE_REDUCE_NAME">THUMB2_SIZE_REDUCE_NAME</a>, <b>false</b>,</td></tr>
<tr><th id="242">242</th><td>                <b>false</b>)</td></tr>
<tr><th id="243">243</th><td></td></tr>
<tr><th id="244">244</th><td><a class="tu type" href="#(anonymousnamespace)::Thumb2SizeReduce" title='(anonymous namespace)::Thumb2SizeReduce' data-ref="(anonymousnamespace)::Thumb2SizeReduce">Thumb2SizeReduce</a>::<dfn class="tu decl def" id="_ZN12_GLOBAL__N_116Thumb2SizeReduceC1ESt8functionIFbRKN4llvm8FunctionEEE" title='(anonymous namespace)::Thumb2SizeReduce::Thumb2SizeReduce' data-type='void (anonymous namespace)::Thumb2SizeReduce::Thumb2SizeReduce(std::function&lt;bool (const Function &amp;)&gt; Ftor = nullptr)' data-ref="_ZN12_GLOBAL__N_116Thumb2SizeReduceC1ESt8functionIFbRKN4llvm8FunctionEEE">Thumb2SizeReduce</dfn>(<span class="namespace">std::</span><a class="type" href="../../../../../include/c++/7/bits/std_function.h.html#std::function" title='std::function' data-ref="std::function">function</a>&lt;<em>bool</em>(<em>const</em> <a class="type" href="../../../include/llvm/IR/Function.h.html#llvm::Function" title='llvm::Function' data-ref="llvm::Function">Function</a> &amp;)&gt; <dfn class="local col5 decl" id="35Ftor" title='Ftor' data-type='std::function&lt;bool (const Function &amp;)&gt;' data-ref="35Ftor">Ftor</dfn>)</td></tr>
<tr><th id="245">245</th><td>    : <a class="type" href="../../../include/llvm/CodeGen/MachineFunctionPass.h.html#llvm::MachineFunctionPass" title='llvm::MachineFunctionPass' data-ref="llvm::MachineFunctionPass">MachineFunctionPass</a><a class="ref" href="../../../include/llvm/CodeGen/MachineFunctionPass.h.html#_ZN4llvm19MachineFunctionPassC1ERc" title='llvm::MachineFunctionPass::MachineFunctionPass' data-ref="_ZN4llvm19MachineFunctionPassC1ERc">(</a><a class="tu member" href="#(anonymousnamespace)::Thumb2SizeReduce::ID" title='(anonymous namespace)::Thumb2SizeReduce::ID' data-use='a' data-ref="(anonymousnamespace)::Thumb2SizeReduce::ID">ID</a>), <a class="tu member" href="#(anonymousnamespace)::Thumb2SizeReduce::PredicateFtor" title='(anonymous namespace)::Thumb2SizeReduce::PredicateFtor' data-use='w' data-ref="(anonymousnamespace)::Thumb2SizeReduce::PredicateFtor">PredicateFtor</a><a class="ref" href="../../../../../include/c++/7/bits/std_function.h.html#_ZNSt8functionIFT_DpT0_EEC1EOS_IS3_E" title='std::function&lt;type-parameter-0-0 (type-parameter-0-1...)&gt;::function&lt;type-parameter-0-0 (type-parameter-0-1...)&gt;' data-ref="_ZNSt8functionIFT_DpT0_EEC1EOS_IS3_E">(</a><span class="namespace">std::</span><a class="ref" href="../../../../../include/c++/7/bits/move.h.html#_ZSt4moveOT_" title='std::move' data-ref="_ZSt4moveOT_">move</a>(<span class='refarg'><a class="local col5 ref" href="#35Ftor" title='Ftor' data-ref="35Ftor">Ftor</a></span>)) {</td></tr>
<tr><th id="246">246</th><td>  <a class="tu member" href="#(anonymousnamespace)::Thumb2SizeReduce::OptimizeSize" title='(anonymous namespace)::Thumb2SizeReduce::OptimizeSize' data-use='w' data-ref="(anonymousnamespace)::Thumb2SizeReduce::OptimizeSize">OptimizeSize</a> = <a class="tu member" href="#(anonymousnamespace)::Thumb2SizeReduce::MinimizeSize" title='(anonymous namespace)::Thumb2SizeReduce::MinimizeSize' data-use='w' data-ref="(anonymousnamespace)::Thumb2SizeReduce::MinimizeSize">MinimizeSize</a> = <b>false</b>;</td></tr>
<tr><th id="247">247</th><td>  <b>for</b> (<em>unsigned</em> <dfn class="local col6 decl" id="36i" title='i' data-type='unsigned int' data-ref="36i">i</dfn> = <var>0</var>, <dfn class="local col7 decl" id="37e" title='e' data-type='unsigned int' data-ref="37e">e</dfn> = <span class='error' title="no matching function for call to &apos;array_lengthof&apos;">array_lengthof</span>(ReduceTable); <a class="local col6 ref" href="#36i" title='i' data-ref="36i">i</a> != <a class="local col7 ref" href="#37e" title='e' data-ref="37e">e</a>; ++<a class="local col6 ref" href="#36i" title='i' data-ref="36i">i</a>) {</td></tr>
<tr><th id="248">248</th><td>    <em>unsigned</em> <dfn class="local col8 decl" id="38FromOpc" title='FromOpc' data-type='unsigned int' data-ref="38FromOpc">FromOpc</dfn> = <a class="tu ref" href="#(anonymousnamespace)::ReduceTable" title='(anonymous namespace)::ReduceTable' data-use='m' data-ref="(anonymousnamespace)::ReduceTable">ReduceTable</a>[<a class="local col6 ref" href="#36i" title='i' data-ref="36i">i</a>].<a class="tu ref" href="#(anonymousnamespace)::ReduceEntry::WideOpc" title='(anonymous namespace)::ReduceEntry::WideOpc' data-use='r' data-ref="(anonymousnamespace)::ReduceEntry::WideOpc">WideOpc</a>;</td></tr>
<tr><th id="249">249</th><td>    <b>if</b> (!<a class="tu member" href="#(anonymousnamespace)::Thumb2SizeReduce::ReduceOpcodeMap" title='(anonymous namespace)::Thumb2SizeReduce::ReduceOpcodeMap' data-use='m' data-ref="(anonymousnamespace)::Thumb2SizeReduce::ReduceOpcodeMap">ReduceOpcodeMap</a>.<a class="ref" href="../../../include/llvm/ADT/DenseMap.h.html#_ZN4llvm12DenseMapBase6insertEOSt4pairIT0_T1_E" title='llvm::DenseMapBase::insert' data-ref="_ZN4llvm12DenseMapBase6insertEOSt4pairIT0_T1_E">insert</a>(<span class="namespace">std::</span><a class="ref" href="../../../../../include/c++/7/bits/stl_pair.h.html#_ZSt9make_pairOT_OT0_" title='std::make_pair' data-ref="_ZSt9make_pairOT_OT0_">make_pair</a>(<span class='refarg'><a class="local col8 ref" href="#38FromOpc" title='FromOpc' data-ref="38FromOpc">FromOpc</a></span>, <span class='refarg'><a class="local col6 ref" href="#36i" title='i' data-ref="36i">i</a></span>)).<a class="ref" href="../../../../../include/c++/7/bits/stl_pair.h.html#std::pair::second" title='std::pair&lt;llvm::DenseMapIterator&lt;unsigned int, unsigned int, llvm::DenseMapInfo&lt;unsigned int&gt;, llvm::detail::DenseMapPair&lt;unsigned int, unsigned int&gt;, false&gt;, bool&gt;::second' data-ref="std::pair::second">second</a>)</td></tr>
<tr><th id="250">250</th><td>      <a class="macro" href="../../../include/llvm/Support/ErrorHandling.h.html#135" title="::llvm::llvm_unreachable_internal(&quot;Duplicated entries?&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/ARM/Thumb2SizeReduction.cpp&quot;, 250)" data-ref="_M/llvm_unreachable">llvm_unreachable</a>(<q>"Duplicated entries?"</q>);</td></tr>
<tr><th id="251">251</th><td>  }</td></tr>
<tr><th id="252">252</th><td>}</td></tr>
<tr><th id="253">253</th><td></td></tr>
<tr><th id="254">254</th><td><em>static</em> <em>bool</em> <dfn class="tu decl def" id="_ZL18HasImplicitCPSRDefRKN4llvm11MCInstrDescE" title='HasImplicitCPSRDef' data-type='bool HasImplicitCPSRDef(const llvm::MCInstrDesc &amp; MCID)' data-ref="_ZL18HasImplicitCPSRDefRKN4llvm11MCInstrDescE">HasImplicitCPSRDef</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/MC/MCInstrDesc.h.html#llvm::MCInstrDesc" title='llvm::MCInstrDesc' data-ref="llvm::MCInstrDesc">MCInstrDesc</a> &amp;<dfn class="local col9 decl" id="39MCID" title='MCID' data-type='const llvm::MCInstrDesc &amp;' data-ref="39MCID">MCID</dfn>) {</td></tr>
<tr><th id="255">255</th><td>  <b>for</b> (<em>const</em> <a class="typedef" href="../../../include/llvm/MC/MCRegisterInfo.h.html#llvm::MCPhysReg" title='llvm::MCPhysReg' data-type='uint16_t' data-ref="llvm::MCPhysReg">MCPhysReg</a> *<dfn class="local col0 decl" id="40Regs" title='Regs' data-type='const MCPhysReg *' data-ref="40Regs">Regs</dfn> = <a class="local col9 ref" href="#39MCID" title='MCID' data-ref="39MCID">MCID</a>.<a class="ref" href="../../../include/llvm/MC/MCInstrDesc.h.html#_ZNK4llvm11MCInstrDesc15getImplicitDefsEv" title='llvm::MCInstrDesc::getImplicitDefs' data-ref="_ZNK4llvm11MCInstrDesc15getImplicitDefsEv">getImplicitDefs</a>(); *<a class="local col0 ref" href="#40Regs" title='Regs' data-ref="40Regs">Regs</a>; ++<a class="local col0 ref" href="#40Regs" title='Regs' data-ref="40Regs">Regs</a>)</td></tr>
<tr><th id="256">256</th><td>    <b>if</b> (*Regs == ARM::<span class='error' title="no member named &apos;CPSR&apos; in namespace &apos;llvm::ARM&apos;">CPSR</span>)</td></tr>
<tr><th id="257">257</th><td>      <b>return</b> <b>true</b>;</td></tr>
<tr><th id="258">258</th><td>  <b>return</b> <b>false</b>;</td></tr>
<tr><th id="259">259</th><td>}</td></tr>
<tr><th id="260">260</th><td></td></tr>
<tr><th id="261">261</th><td><i  data-doc="_ZL17isHighLatencyCPSRPN4llvm12MachineInstrE">// Check for a likely high-latency flag def.</i></td></tr>
<tr><th id="262">262</th><td><em>static</em> <em>bool</em> <dfn class="tu decl def" id="_ZL17isHighLatencyCPSRPN4llvm12MachineInstrE" title='isHighLatencyCPSR' data-type='bool isHighLatencyCPSR(llvm::MachineInstr * Def)' data-ref="_ZL17isHighLatencyCPSRPN4llvm12MachineInstrE">isHighLatencyCPSR</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *<dfn class="local col1 decl" id="41Def" title='Def' data-type='llvm::MachineInstr *' data-ref="41Def">Def</dfn>) {</td></tr>
<tr><th id="263">263</th><td>  <b>switch</b>(<a class="local col1 ref" href="#41Def" title='Def' data-ref="41Def">Def</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>()) {</td></tr>
<tr><th id="264">264</th><td>  <b>case</b> ARM::<span class='error' title="no member named &apos;FMSTAT&apos; in namespace &apos;llvm::ARM&apos;">FMSTAT</span>:</td></tr>
<tr><th id="265">265</th><td>  <b>case</b> ARM::<span class='error' title="no member named &apos;tMUL&apos; in namespace &apos;llvm::ARM&apos;">tMUL</span>:</td></tr>
<tr><th id="266">266</th><td>    <b>return</b> <b>true</b>;</td></tr>
<tr><th id="267">267</th><td>  }</td></tr>
<tr><th id="268">268</th><td>  <b>return</b> <b>false</b>;</td></tr>
<tr><th id="269">269</th><td>}</td></tr>
<tr><th id="270">270</th><td></td></tr>
<tr><th id="271">271</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_116Thumb2SizeReduce19canAddPseudoFlagDepEPN4llvm12MachineInstrEb">/// canAddPseudoFlagDep - For A9 (and other out-of-order) implementations,</i></td></tr>
<tr><th id="272">272</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_116Thumb2SizeReduce19canAddPseudoFlagDepEPN4llvm12MachineInstrEb">/// the 's' 16-bit instruction partially update CPSR. Abort the</i></td></tr>
<tr><th id="273">273</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_116Thumb2SizeReduce19canAddPseudoFlagDepEPN4llvm12MachineInstrEb">/// transformation to avoid adding false dependency on last CPSR setting</i></td></tr>
<tr><th id="274">274</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_116Thumb2SizeReduce19canAddPseudoFlagDepEPN4llvm12MachineInstrEb">/// instruction which hurts the ability for out-of-order execution engine</i></td></tr>
<tr><th id="275">275</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_116Thumb2SizeReduce19canAddPseudoFlagDepEPN4llvm12MachineInstrEb">/// to do register renaming magic.</i></td></tr>
<tr><th id="276">276</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_116Thumb2SizeReduce19canAddPseudoFlagDepEPN4llvm12MachineInstrEb">/// This function checks if there is a read-of-write dependency between the</i></td></tr>
<tr><th id="277">277</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_116Thumb2SizeReduce19canAddPseudoFlagDepEPN4llvm12MachineInstrEb">/// last instruction that defines the CPSR and the current instruction. If there</i></td></tr>
<tr><th id="278">278</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_116Thumb2SizeReduce19canAddPseudoFlagDepEPN4llvm12MachineInstrEb">/// is, then there is no harm done since the instruction cannot be retired</i></td></tr>
<tr><th id="279">279</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_116Thumb2SizeReduce19canAddPseudoFlagDepEPN4llvm12MachineInstrEb">/// before the CPSR setting instruction anyway.</i></td></tr>
<tr><th id="280">280</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_116Thumb2SizeReduce19canAddPseudoFlagDepEPN4llvm12MachineInstrEb">/// Note, we are not doing full dependency analysis here for the sake of compile</i></td></tr>
<tr><th id="281">281</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_116Thumb2SizeReduce19canAddPseudoFlagDepEPN4llvm12MachineInstrEb">/// time. We're not looking for cases like:</i></td></tr>
<tr><th id="282">282</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_116Thumb2SizeReduce19canAddPseudoFlagDepEPN4llvm12MachineInstrEb">/// r0 = muls ...</i></td></tr>
<tr><th id="283">283</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_116Thumb2SizeReduce19canAddPseudoFlagDepEPN4llvm12MachineInstrEb">/// r1 = add.w r0, ...</i></td></tr>
<tr><th id="284">284</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_116Thumb2SizeReduce19canAddPseudoFlagDepEPN4llvm12MachineInstrEb">/// ...</i></td></tr>
<tr><th id="285">285</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_116Thumb2SizeReduce19canAddPseudoFlagDepEPN4llvm12MachineInstrEb">///    = mul.w r1</i></td></tr>
<tr><th id="286">286</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_116Thumb2SizeReduce19canAddPseudoFlagDepEPN4llvm12MachineInstrEb">/// In this case it would have been ok to narrow the mul.w to muls since there</i></td></tr>
<tr><th id="287">287</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_116Thumb2SizeReduce19canAddPseudoFlagDepEPN4llvm12MachineInstrEb">/// are indirect RAW dependency between the muls and the mul.w</i></td></tr>
<tr><th id="288">288</th><td><em>bool</em></td></tr>
<tr><th id="289">289</th><td><a class="tu type" href="#(anonymousnamespace)::Thumb2SizeReduce" title='(anonymous namespace)::Thumb2SizeReduce' data-ref="(anonymousnamespace)::Thumb2SizeReduce">Thumb2SizeReduce</a>::<dfn class="tu decl def" id="_ZN12_GLOBAL__N_116Thumb2SizeReduce19canAddPseudoFlagDepEPN4llvm12MachineInstrEb" title='(anonymous namespace)::Thumb2SizeReduce::canAddPseudoFlagDep' data-type='bool (anonymous namespace)::Thumb2SizeReduce::canAddPseudoFlagDep(llvm::MachineInstr * Use, bool FirstInSelfLoop)' data-ref="_ZN12_GLOBAL__N_116Thumb2SizeReduce19canAddPseudoFlagDepEPN4llvm12MachineInstrEb">canAddPseudoFlagDep</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *<dfn class="local col2 decl" id="42Use" title='Use' data-type='llvm::MachineInstr *' data-ref="42Use">Use</dfn>, <em>bool</em> <dfn class="local col3 decl" id="43FirstInSelfLoop" title='FirstInSelfLoop' data-type='bool' data-ref="43FirstInSelfLoop">FirstInSelfLoop</dfn>) {</td></tr>
<tr><th id="290">290</th><td>  <i>// Disable the check for -Oz (aka OptimizeForSizeHarder).</i></td></tr>
<tr><th id="291">291</th><td>  <b>if</b> (<a class="tu member" href="#(anonymousnamespace)::Thumb2SizeReduce::MinimizeSize" title='(anonymous namespace)::Thumb2SizeReduce::MinimizeSize' data-use='r' data-ref="(anonymousnamespace)::Thumb2SizeReduce::MinimizeSize">MinimizeSize</a> || !<a class="tu member" href="#(anonymousnamespace)::Thumb2SizeReduce::STI" title='(anonymous namespace)::Thumb2SizeReduce::STI' data-use='r' data-ref="(anonymousnamespace)::Thumb2SizeReduce::STI">STI</a>-&gt;<a class="ref" href="ARMSubtarget.h.html#_ZNK4llvm12ARMSubtarget22avoidCPSRPartialUpdateEv" title='llvm::ARMSubtarget::avoidCPSRPartialUpdate' data-ref="_ZNK4llvm12ARMSubtarget22avoidCPSRPartialUpdateEv">avoidCPSRPartialUpdate</a>())</td></tr>
<tr><th id="292">292</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="293">293</th><td></td></tr>
<tr><th id="294">294</th><td>  <b>if</b> (!<a class="tu member" href="#(anonymousnamespace)::Thumb2SizeReduce::CPSRDef" title='(anonymous namespace)::Thumb2SizeReduce::CPSRDef' data-use='r' data-ref="(anonymousnamespace)::Thumb2SizeReduce::CPSRDef">CPSRDef</a>)</td></tr>
<tr><th id="295">295</th><td>    <i>// If this BB loops back to itself, conservatively avoid narrowing the</i></td></tr>
<tr><th id="296">296</th><td><i>    // first instruction that does partial flag update.</i></td></tr>
<tr><th id="297">297</th><td>    <b>return</b> <a class="tu member" href="#(anonymousnamespace)::Thumb2SizeReduce::HighLatencyCPSR" title='(anonymous namespace)::Thumb2SizeReduce::HighLatencyCPSR' data-use='r' data-ref="(anonymousnamespace)::Thumb2SizeReduce::HighLatencyCPSR">HighLatencyCPSR</a> || <a class="local col3 ref" href="#43FirstInSelfLoop" title='FirstInSelfLoop' data-ref="43FirstInSelfLoop">FirstInSelfLoop</a>;</td></tr>
<tr><th id="298">298</th><td></td></tr>
<tr><th id="299">299</th><td>  <a class="type" href="../../../include/llvm/ADT/SmallSet.h.html#llvm::SmallSet" title='llvm::SmallSet' data-ref="llvm::SmallSet">SmallSet</a>&lt;<em>unsigned</em>, <var>2</var>&gt; <a class="ref fake" href="../../../include/llvm/ADT/SmallSet.h.html#_ZN4llvm8SmallSetC1Ev" title='llvm::SmallSet::SmallSet&lt;T, N, C&gt;' data-ref="_ZN4llvm8SmallSetC1Ev"></a><dfn class="local col4 decl" id="44Defs" title='Defs' data-type='SmallSet&lt;unsigned int, 2&gt;' data-ref="44Defs">Defs</dfn>;</td></tr>
<tr><th id="300">300</th><td>  <b>for</b> (<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a> &amp;<dfn class="local col5 decl" id="45MO" title='MO' data-type='const llvm::MachineOperand &amp;' data-ref="45MO">MO</dfn> : <a class="tu member" href="#(anonymousnamespace)::Thumb2SizeReduce::CPSRDef" title='(anonymous namespace)::Thumb2SizeReduce::CPSRDef' data-use='r' data-ref="(anonymousnamespace)::Thumb2SizeReduce::CPSRDef">CPSRDef</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr8operandsEv" title='llvm::MachineInstr::operands' data-ref="_ZN4llvm12MachineInstr8operandsEv">operands</a>()) {</td></tr>
<tr><th id="301">301</th><td>    <b>if</b> (!<a class="local col5 ref" href="#45MO" title='MO' data-ref="45MO">MO</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isRegEv" title='llvm::MachineOperand::isReg' data-ref="_ZNK4llvm14MachineOperand5isRegEv">isReg</a>() || <a class="local col5 ref" href="#45MO" title='MO' data-ref="45MO">MO</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand7isUndefEv" title='llvm::MachineOperand::isUndef' data-ref="_ZNK4llvm14MachineOperand7isUndefEv">isUndef</a>() || <a class="local col5 ref" href="#45MO" title='MO' data-ref="45MO">MO</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isUseEv" title='llvm::MachineOperand::isUse' data-ref="_ZNK4llvm14MachineOperand5isUseEv">isUse</a>())</td></tr>
<tr><th id="302">302</th><td>      <b>continue</b>;</td></tr>
<tr><th id="303">303</th><td>    <em>unsigned</em> <dfn class="local col6 decl" id="46Reg" title='Reg' data-type='unsigned int' data-ref="46Reg">Reg</dfn> = <a class="local col5 ref" href="#45MO" title='MO' data-ref="45MO">MO</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="304">304</th><td>    <b>if</b> (Reg == <var>0</var> || Reg == ARM::<span class='error' title="no member named &apos;CPSR&apos; in namespace &apos;llvm::ARM&apos;">CPSR</span>)</td></tr>
<tr><th id="305">305</th><td>      <b>continue</b>;</td></tr>
<tr><th id="306">306</th><td>    <a class="local col4 ref" href="#44Defs" title='Defs' data-ref="44Defs">Defs</a>.<a class="ref" href="../../../include/llvm/ADT/SmallSet.h.html#_ZN4llvm8SmallSet6insertERKT_" title='llvm::SmallSet::insert' data-ref="_ZN4llvm8SmallSet6insertERKT_">insert</a>(<a class="local col6 ref" href="#46Reg" title='Reg' data-ref="46Reg">Reg</a>);</td></tr>
<tr><th id="307">307</th><td>  }</td></tr>
<tr><th id="308">308</th><td></td></tr>
<tr><th id="309">309</th><td>  <b>for</b> (<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a> &amp;<dfn class="local col7 decl" id="47MO" title='MO' data-type='const llvm::MachineOperand &amp;' data-ref="47MO">MO</dfn> : <a class="local col2 ref" href="#42Use" title='Use' data-ref="42Use">Use</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr8operandsEv" title='llvm::MachineInstr::operands' data-ref="_ZN4llvm12MachineInstr8operandsEv">operands</a>()) {</td></tr>
<tr><th id="310">310</th><td>    <b>if</b> (!<a class="local col7 ref" href="#47MO" title='MO' data-ref="47MO">MO</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isRegEv" title='llvm::MachineOperand::isReg' data-ref="_ZNK4llvm14MachineOperand5isRegEv">isReg</a>() || <a class="local col7 ref" href="#47MO" title='MO' data-ref="47MO">MO</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand7isUndefEv" title='llvm::MachineOperand::isUndef' data-ref="_ZNK4llvm14MachineOperand7isUndefEv">isUndef</a>() || <a class="local col7 ref" href="#47MO" title='MO' data-ref="47MO">MO</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isDefEv" title='llvm::MachineOperand::isDef' data-ref="_ZNK4llvm14MachineOperand5isDefEv">isDef</a>())</td></tr>
<tr><th id="311">311</th><td>      <b>continue</b>;</td></tr>
<tr><th id="312">312</th><td>    <em>unsigned</em> <dfn class="local col8 decl" id="48Reg" title='Reg' data-type='unsigned int' data-ref="48Reg">Reg</dfn> = <a class="local col7 ref" href="#47MO" title='MO' data-ref="47MO">MO</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="313">313</th><td>    <b>if</b> (<a class="local col4 ref" href="#44Defs" title='Defs' data-ref="44Defs">Defs</a>.<a class="ref" href="../../../include/llvm/ADT/SmallSet.h.html#_ZNK4llvm8SmallSet5countERKT_" title='llvm::SmallSet::count' data-ref="_ZNK4llvm8SmallSet5countERKT_">count</a>(<a class="local col8 ref" href="#48Reg" title='Reg' data-ref="48Reg">Reg</a>))</td></tr>
<tr><th id="314">314</th><td>      <b>return</b> <b>false</b>;</td></tr>
<tr><th id="315">315</th><td>  }</td></tr>
<tr><th id="316">316</th><td></td></tr>
<tr><th id="317">317</th><td>  <i>// If the current CPSR has high latency, try to avoid the false dependency.</i></td></tr>
<tr><th id="318">318</th><td>  <b>if</b> (<a class="tu member" href="#(anonymousnamespace)::Thumb2SizeReduce::HighLatencyCPSR" title='(anonymous namespace)::Thumb2SizeReduce::HighLatencyCPSR' data-use='r' data-ref="(anonymousnamespace)::Thumb2SizeReduce::HighLatencyCPSR">HighLatencyCPSR</a>)</td></tr>
<tr><th id="319">319</th><td>    <b>return</b> <b>true</b>;</td></tr>
<tr><th id="320">320</th><td></td></tr>
<tr><th id="321">321</th><td>  <i>// tMOVi8 usually doesn't start long dependency chains, and there are a lot</i></td></tr>
<tr><th id="322">322</th><td><i>  // of them, so always shrink them when CPSR doesn't have high latency.</i></td></tr>
<tr><th id="323">323</th><td>  <b>if</b> (Use-&gt;getOpcode() == ARM::<span class='error' title="no member named &apos;t2MOVi&apos; in namespace &apos;llvm::ARM&apos;">t2MOVi</span> ||</td></tr>
<tr><th id="324">324</th><td>      Use-&gt;getOpcode() == ARM::<span class='error' title="no member named &apos;t2MOVi16&apos; in namespace &apos;llvm::ARM&apos;">t2MOVi16</span>)</td></tr>
<tr><th id="325">325</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="326">326</th><td></td></tr>
<tr><th id="327">327</th><td>  <i>// No read-after-write dependency. The narrowing will add false dependency.</i></td></tr>
<tr><th id="328">328</th><td>  <b>return</b> <b>true</b>;</td></tr>
<tr><th id="329">329</th><td>}</td></tr>
<tr><th id="330">330</th><td></td></tr>
<tr><th id="331">331</th><td><em>bool</em></td></tr>
<tr><th id="332">332</th><td><a class="tu type" href="#(anonymousnamespace)::Thumb2SizeReduce" title='(anonymous namespace)::Thumb2SizeReduce' data-ref="(anonymousnamespace)::Thumb2SizeReduce">Thumb2SizeReduce</a>::<dfn class="tu decl def" id="_ZN12_GLOBAL__N_116Thumb2SizeReduce15VerifyPredAndCCEPN4llvm12MachineInstrERKNS_11ReduceEntryEbNS1_5ARMCC9CondCodesEbRbS9_" title='(anonymous namespace)::Thumb2SizeReduce::VerifyPredAndCC' data-type='bool (anonymous namespace)::Thumb2SizeReduce::VerifyPredAndCC(llvm::MachineInstr * MI, const (anonymous namespace)::ReduceEntry &amp; Entry, bool is2Addr, ARMCC::CondCodes Pred, bool LiveCPSR, bool &amp; HasCC, bool &amp; CCDead)' data-ref="_ZN12_GLOBAL__N_116Thumb2SizeReduce15VerifyPredAndCCEPN4llvm12MachineInstrERKNS_11ReduceEntryEbNS1_5ARMCC9CondCodesEbRbS9_">VerifyPredAndCC</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *<dfn class="local col9 decl" id="49MI" title='MI' data-type='llvm::MachineInstr *' data-ref="49MI">MI</dfn>, <em>const</em> <a class="tu type" href="#(anonymousnamespace)::ReduceEntry" title='(anonymous namespace)::ReduceEntry' data-ref="(anonymousnamespace)::ReduceEntry">ReduceEntry</a> &amp;<dfn class="local col0 decl" id="50Entry" title='Entry' data-type='const (anonymous namespace)::ReduceEntry &amp;' data-ref="50Entry">Entry</dfn>,</td></tr>
<tr><th id="333">333</th><td>                                  <em>bool</em> <dfn class="local col1 decl" id="51is2Addr" title='is2Addr' data-type='bool' data-ref="51is2Addr">is2Addr</dfn>, <span class="namespace">ARMCC::</span><a class="type" href="Utils/ARMBaseInfo.h.html#llvm::ARMCC::CondCodes" title='llvm::ARMCC::CondCodes' data-ref="llvm::ARMCC::CondCodes">CondCodes</a> <dfn class="local col2 decl" id="52Pred" title='Pred' data-type='ARMCC::CondCodes' data-ref="52Pred">Pred</dfn>,</td></tr>
<tr><th id="334">334</th><td>                                  <em>bool</em> <dfn class="local col3 decl" id="53LiveCPSR" title='LiveCPSR' data-type='bool' data-ref="53LiveCPSR">LiveCPSR</dfn>, <em>bool</em> &amp;<dfn class="local col4 decl" id="54HasCC" title='HasCC' data-type='bool &amp;' data-ref="54HasCC">HasCC</dfn>, <em>bool</em> &amp;<dfn class="local col5 decl" id="55CCDead" title='CCDead' data-type='bool &amp;' data-ref="55CCDead">CCDead</dfn>) {</td></tr>
<tr><th id="335">335</th><td>  <b>if</b> ((<a class="local col1 ref" href="#51is2Addr" title='is2Addr' data-ref="51is2Addr">is2Addr</a>  &amp;&amp; <a class="local col0 ref" href="#50Entry" title='Entry' data-ref="50Entry">Entry</a>.<a class="tu ref" href="#(anonymousnamespace)::ReduceEntry::PredCC2" title='(anonymous namespace)::ReduceEntry::PredCC2' data-use='r' data-ref="(anonymousnamespace)::ReduceEntry::PredCC2">PredCC2</a> == <var>0</var>) ||</td></tr>
<tr><th id="336">336</th><td>      (!<a class="local col1 ref" href="#51is2Addr" title='is2Addr' data-ref="51is2Addr">is2Addr</a> &amp;&amp; <a class="local col0 ref" href="#50Entry" title='Entry' data-ref="50Entry">Entry</a>.<a class="tu ref" href="#(anonymousnamespace)::ReduceEntry::PredCC1" title='(anonymous namespace)::ReduceEntry::PredCC1' data-use='r' data-ref="(anonymousnamespace)::ReduceEntry::PredCC1">PredCC1</a> == <var>0</var>)) {</td></tr>
<tr><th id="337">337</th><td>    <b>if</b> (<a class="local col2 ref" href="#52Pred" title='Pred' data-ref="52Pred">Pred</a> == <span class="namespace">ARMCC::</span><a class="enum" href="Utils/ARMBaseInfo.h.html#llvm::ARMCC::CondCodes::AL" title='llvm::ARMCC::CondCodes::AL' data-ref="llvm::ARMCC::CondCodes::AL">AL</a>) {</td></tr>
<tr><th id="338">338</th><td>      <i>// Not predicated, must set CPSR.</i></td></tr>
<tr><th id="339">339</th><td>      <b>if</b> (!<a class="local col4 ref" href="#54HasCC" title='HasCC' data-ref="54HasCC">HasCC</a>) {</td></tr>
<tr><th id="340">340</th><td>        <i>// Original instruction was not setting CPSR, but CPSR is not</i></td></tr>
<tr><th id="341">341</th><td><i>        // currently live anyway. It's ok to set it. The CPSR def is</i></td></tr>
<tr><th id="342">342</th><td><i>        // dead though.</i></td></tr>
<tr><th id="343">343</th><td>        <b>if</b> (!<a class="local col3 ref" href="#53LiveCPSR" title='LiveCPSR' data-ref="53LiveCPSR">LiveCPSR</a>) {</td></tr>
<tr><th id="344">344</th><td>          <a class="local col4 ref" href="#54HasCC" title='HasCC' data-ref="54HasCC">HasCC</a> = <b>true</b>;</td></tr>
<tr><th id="345">345</th><td>          <a class="local col5 ref" href="#55CCDead" title='CCDead' data-ref="55CCDead">CCDead</a> = <b>true</b>;</td></tr>
<tr><th id="346">346</th><td>          <b>return</b> <b>true</b>;</td></tr>
<tr><th id="347">347</th><td>        }</td></tr>
<tr><th id="348">348</th><td>        <b>return</b> <b>false</b>;</td></tr>
<tr><th id="349">349</th><td>      }</td></tr>
<tr><th id="350">350</th><td>    } <b>else</b> {</td></tr>
<tr><th id="351">351</th><td>      <i>// Predicated, must not set CPSR.</i></td></tr>
<tr><th id="352">352</th><td>      <b>if</b> (<a class="local col4 ref" href="#54HasCC" title='HasCC' data-ref="54HasCC">HasCC</a>)</td></tr>
<tr><th id="353">353</th><td>        <b>return</b> <b>false</b>;</td></tr>
<tr><th id="354">354</th><td>    }</td></tr>
<tr><th id="355">355</th><td>  } <b>else</b> <b>if</b> ((<a class="local col1 ref" href="#51is2Addr" title='is2Addr' data-ref="51is2Addr">is2Addr</a>  &amp;&amp; <a class="local col0 ref" href="#50Entry" title='Entry' data-ref="50Entry">Entry</a>.<a class="tu ref" href="#(anonymousnamespace)::ReduceEntry::PredCC2" title='(anonymous namespace)::ReduceEntry::PredCC2' data-use='r' data-ref="(anonymousnamespace)::ReduceEntry::PredCC2">PredCC2</a> == <var>2</var>) ||</td></tr>
<tr><th id="356">356</th><td>             (!<a class="local col1 ref" href="#51is2Addr" title='is2Addr' data-ref="51is2Addr">is2Addr</a> &amp;&amp; <a class="local col0 ref" href="#50Entry" title='Entry' data-ref="50Entry">Entry</a>.<a class="tu ref" href="#(anonymousnamespace)::ReduceEntry::PredCC1" title='(anonymous namespace)::ReduceEntry::PredCC1' data-use='r' data-ref="(anonymousnamespace)::ReduceEntry::PredCC1">PredCC1</a> == <var>2</var>)) {</td></tr>
<tr><th id="357">357</th><td>    <i class="doc">/// Old opcode has an optional def of CPSR.</i></td></tr>
<tr><th id="358">358</th><td>    <b>if</b> (<a class="local col4 ref" href="#54HasCC" title='HasCC' data-ref="54HasCC">HasCC</a>)</td></tr>
<tr><th id="359">359</th><td>      <b>return</b> <b>true</b>;</td></tr>
<tr><th id="360">360</th><td>    <i>// If old opcode does not implicitly define CPSR, then it's not ok since</i></td></tr>
<tr><th id="361">361</th><td><i>    // these new opcodes' CPSR def is not meant to be thrown away. e.g. CMP.</i></td></tr>
<tr><th id="362">362</th><td>    <b>if</b> (!<a class="tu ref" href="#_ZL18HasImplicitCPSRDefRKN4llvm11MCInstrDescE" title='HasImplicitCPSRDef' data-use='c' data-ref="_ZL18HasImplicitCPSRDefRKN4llvm11MCInstrDescE">HasImplicitCPSRDef</a>(<a class="local col9 ref" href="#49MI" title='MI' data-ref="49MI">MI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr7getDescEv" title='llvm::MachineInstr::getDesc' data-ref="_ZNK4llvm12MachineInstr7getDescEv">getDesc</a>()))</td></tr>
<tr><th id="363">363</th><td>      <b>return</b> <b>false</b>;</td></tr>
<tr><th id="364">364</th><td>    <a class="local col4 ref" href="#54HasCC" title='HasCC' data-ref="54HasCC">HasCC</a> = <b>true</b>;</td></tr>
<tr><th id="365">365</th><td>  } <b>else</b> {</td></tr>
<tr><th id="366">366</th><td>    <i>// 16-bit instruction does not set CPSR.</i></td></tr>
<tr><th id="367">367</th><td>    <b>if</b> (<a class="local col4 ref" href="#54HasCC" title='HasCC' data-ref="54HasCC">HasCC</a>)</td></tr>
<tr><th id="368">368</th><td>      <b>return</b> <b>false</b>;</td></tr>
<tr><th id="369">369</th><td>  }</td></tr>
<tr><th id="370">370</th><td></td></tr>
<tr><th id="371">371</th><td>  <b>return</b> <b>true</b>;</td></tr>
<tr><th id="372">372</th><td>}</td></tr>
<tr><th id="373">373</th><td></td></tr>
<tr><th id="374">374</th><td><em>static</em> <em>bool</em> <dfn class="tu decl def" id="_ZL13VerifyLowRegsPN4llvm12MachineInstrE" title='VerifyLowRegs' data-type='bool VerifyLowRegs(llvm::MachineInstr * MI)' data-ref="_ZL13VerifyLowRegsPN4llvm12MachineInstrE">VerifyLowRegs</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *<dfn class="local col6 decl" id="56MI" title='MI' data-type='llvm::MachineInstr *' data-ref="56MI">MI</dfn>) {</td></tr>
<tr><th id="375">375</th><td>  <em>unsigned</em> <dfn class="local col7 decl" id="57Opc" title='Opc' data-type='unsigned int' data-ref="57Opc">Opc</dfn> = <a class="local col6 ref" href="#56MI" title='MI' data-ref="56MI">MI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>();</td></tr>
<tr><th id="376">376</th><td>  <em>bool</em> <dfn class="local col8 decl" id="58isPCOk" title='isPCOk' data-type='bool' data-ref="58isPCOk">isPCOk</dfn> = (Opc == ARM::<span class='error' title="no member named &apos;t2LDMIA_RET&apos; in namespace &apos;llvm::ARM&apos;">t2LDMIA_RET</span> || Opc == ARM::<span class='error' title="no member named &apos;t2LDMIA_UPD&apos; in namespace &apos;llvm::ARM&apos;">t2LDMIA_UPD</span>);</td></tr>
<tr><th id="377">377</th><td>  <em>bool</em> <dfn class="local col9 decl" id="59isLROk" title='isLROk' data-type='bool' data-ref="59isLROk">isLROk</dfn> = (Opc == ARM::<span class='error' title="no member named &apos;t2STMDB_UPD&apos; in namespace &apos;llvm::ARM&apos;">t2STMDB_UPD</span>);</td></tr>
<tr><th id="378">378</th><td>  <em>bool</em> <dfn class="local col0 decl" id="60isSPOk" title='isSPOk' data-type='bool' data-ref="60isSPOk">isSPOk</dfn> = <a class="local col8 ref" href="#58isPCOk" title='isPCOk' data-ref="58isPCOk">isPCOk</a> || <a class="local col9 ref" href="#59isLROk" title='isLROk' data-ref="59isLROk">isLROk</a>;</td></tr>
<tr><th id="379">379</th><td>  <b>for</b> (<em>unsigned</em> <dfn class="local col1 decl" id="61i" title='i' data-type='unsigned int' data-ref="61i">i</dfn> = <var>0</var>, <dfn class="local col2 decl" id="62e" title='e' data-type='unsigned int' data-ref="62e">e</dfn> = <a class="local col6 ref" href="#56MI" title='MI' data-ref="56MI">MI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr14getNumOperandsEv" title='llvm::MachineInstr::getNumOperands' data-ref="_ZNK4llvm12MachineInstr14getNumOperandsEv">getNumOperands</a>(); <a class="local col1 ref" href="#61i" title='i' data-ref="61i">i</a> != <a class="local col2 ref" href="#62e" title='e' data-ref="62e">e</a>; ++<a class="local col1 ref" href="#61i" title='i' data-ref="61i">i</a>) {</td></tr>
<tr><th id="380">380</th><td>    <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a> &amp;<dfn class="local col3 decl" id="63MO" title='MO' data-type='const llvm::MachineOperand &amp;' data-ref="63MO">MO</dfn> = <a class="local col6 ref" href="#56MI" title='MI' data-ref="56MI">MI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<a class="local col1 ref" href="#61i" title='i' data-ref="61i">i</a>);</td></tr>
<tr><th id="381">381</th><td>    <b>if</b> (!<a class="local col3 ref" href="#63MO" title='MO' data-ref="63MO">MO</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isRegEv" title='llvm::MachineOperand::isReg' data-ref="_ZNK4llvm14MachineOperand5isRegEv">isReg</a>() || <a class="local col3 ref" href="#63MO" title='MO' data-ref="63MO">MO</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand10isImplicitEv" title='llvm::MachineOperand::isImplicit' data-ref="_ZNK4llvm14MachineOperand10isImplicitEv">isImplicit</a>())</td></tr>
<tr><th id="382">382</th><td>      <b>continue</b>;</td></tr>
<tr><th id="383">383</th><td>    <em>unsigned</em> <dfn class="local col4 decl" id="64Reg" title='Reg' data-type='unsigned int' data-ref="64Reg">Reg</dfn> = <a class="local col3 ref" href="#63MO" title='MO' data-ref="63MO">MO</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="384">384</th><td>    <b>if</b> (Reg == <var>0</var> || Reg == ARM::<span class='error' title="no member named &apos;CPSR&apos; in namespace &apos;llvm::ARM&apos;">CPSR</span>)</td></tr>
<tr><th id="385">385</th><td>      <b>continue</b>;</td></tr>
<tr><th id="386">386</th><td>    <b>if</b> (isPCOk &amp;&amp; Reg == ARM::<span class='error' title="no member named &apos;PC&apos; in namespace &apos;llvm::ARM&apos;">PC</span>)</td></tr>
<tr><th id="387">387</th><td>      <b>continue</b>;</td></tr>
<tr><th id="388">388</th><td>    <b>if</b> (isLROk &amp;&amp; Reg == ARM::<span class='error' title="no member named &apos;LR&apos; in namespace &apos;llvm::ARM&apos;">LR</span>)</td></tr>
<tr><th id="389">389</th><td>      <b>continue</b>;</td></tr>
<tr><th id="390">390</th><td>    <b>if</b> (Reg == ARM::<span class='error' title="no member named &apos;SP&apos; in namespace &apos;llvm::ARM&apos;">SP</span>) {</td></tr>
<tr><th id="391">391</th><td>      <b>if</b> (<a class="local col0 ref" href="#60isSPOk" title='isSPOk' data-ref="60isSPOk">isSPOk</a>)</td></tr>
<tr><th id="392">392</th><td>        <b>continue</b>;</td></tr>
<tr><th id="393">393</th><td>      <b>if</b> (i == <var>1</var> &amp;&amp; (Opc == ARM::<span class='error' title="no member named &apos;t2LDRi12&apos; in namespace &apos;llvm::ARM&apos;">t2LDRi12</span> || Opc == ARM::<span class='error' title="no member named &apos;t2STRi12&apos; in namespace &apos;llvm::ARM&apos;">t2STRi12</span>))</td></tr>
<tr><th id="394">394</th><td>        <i>// Special case for these ldr / str with sp as base register.</i></td></tr>
<tr><th id="395">395</th><td>        <b>continue</b>;</td></tr>
<tr><th id="396">396</th><td>    }</td></tr>
<tr><th id="397">397</th><td>    <b>if</b> (!<a class="ref" href="MCTargetDesc/ARMBaseInfo.h.html#_ZN4llvmL16isARMLowRegisterEj" title='llvm::isARMLowRegister' data-ref="_ZN4llvmL16isARMLowRegisterEj">isARMLowRegister</a>(<a class="local col4 ref" href="#64Reg" title='Reg' data-ref="64Reg">Reg</a>))</td></tr>
<tr><th id="398">398</th><td>      <b>return</b> <b>false</b>;</td></tr>
<tr><th id="399">399</th><td>  }</td></tr>
<tr><th id="400">400</th><td>  <b>return</b> <b>true</b>;</td></tr>
<tr><th id="401">401</th><td>}</td></tr>
<tr><th id="402">402</th><td></td></tr>
<tr><th id="403">403</th><td><em>bool</em></td></tr>
<tr><th id="404">404</th><td><a class="tu type" href="#(anonymousnamespace)::Thumb2SizeReduce" title='(anonymous namespace)::Thumb2SizeReduce' data-ref="(anonymousnamespace)::Thumb2SizeReduce">Thumb2SizeReduce</a>::<dfn class="tu decl def" id="_ZN12_GLOBAL__N_116Thumb2SizeReduce15ReduceLoadStoreERN4llvm17MachineBasicBlockEPNS1_12MachineInstrERKNS_11ReduceEntryE" title='(anonymous namespace)::Thumb2SizeReduce::ReduceLoadStore' data-type='bool (anonymous namespace)::Thumb2SizeReduce::ReduceLoadStore(llvm::MachineBasicBlock &amp; MBB, llvm::MachineInstr * MI, const (anonymous namespace)::ReduceEntry &amp; Entry)' data-ref="_ZN12_GLOBAL__N_116Thumb2SizeReduce15ReduceLoadStoreERN4llvm17MachineBasicBlockEPNS1_12MachineInstrERKNS_11ReduceEntryE">ReduceLoadStore</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> &amp;<dfn class="local col5 decl" id="65MBB" title='MBB' data-type='llvm::MachineBasicBlock &amp;' data-ref="65MBB">MBB</dfn>, <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *<dfn class="local col6 decl" id="66MI" title='MI' data-type='llvm::MachineInstr *' data-ref="66MI">MI</dfn>,</td></tr>
<tr><th id="405">405</th><td>                                  <em>const</em> <a class="tu type" href="#(anonymousnamespace)::ReduceEntry" title='(anonymous namespace)::ReduceEntry' data-ref="(anonymousnamespace)::ReduceEntry">ReduceEntry</a> &amp;<dfn class="local col7 decl" id="67Entry" title='Entry' data-type='const (anonymous namespace)::ReduceEntry &amp;' data-ref="67Entry">Entry</dfn>) {</td></tr>
<tr><th id="406">406</th><td>  <b>if</b> (<a class="ref fake" href="../../../include/llvm/Support/CommandLine.h.html#_ZNK4llvm2cl11opt_storageIT_Lb0ELb0EEcvS2_Ev" title='llvm::cl::opt_storage&lt;type-parameter-0-0, false, false&gt;::operator type-parameter-0-0' data-ref="_ZNK4llvm2cl11opt_storageIT_Lb0ELb0EEcvS2_Ev"></a><a class="tu ref" href="#ReduceLimitLdSt" title='ReduceLimitLdSt' data-use='m' data-ref="ReduceLimitLdSt">ReduceLimitLdSt</a> != -<var>1</var> &amp;&amp; ((<em>int</em>)<a class="ref fake" href="../../../include/llvm/ADT/Statistic.h.html#_ZNK4llvm9StatisticcvjEv" title='llvm::Statistic::operator unsigned int' data-ref="_ZNK4llvm9StatisticcvjEv"></a><a class="ref" href="#51" title='NumLdSts' data-ref="NumLdSts">NumLdSts</a> &gt;= <a class="ref fake" href="../../../include/llvm/Support/CommandLine.h.html#_ZNK4llvm2cl11opt_storageIT_Lb0ELb0EEcvS2_Ev" title='llvm::cl::opt_storage&lt;type-parameter-0-0, false, false&gt;::operator type-parameter-0-0' data-ref="_ZNK4llvm2cl11opt_storageIT_Lb0ELb0EEcvS2_Ev"></a><a class="tu ref" href="#ReduceLimitLdSt" title='ReduceLimitLdSt' data-use='m' data-ref="ReduceLimitLdSt">ReduceLimitLdSt</a>))</td></tr>
<tr><th id="407">407</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="408">408</th><td></td></tr>
<tr><th id="409">409</th><td>  <em>unsigned</em> <dfn class="local col8 decl" id="68Scale" title='Scale' data-type='unsigned int' data-ref="68Scale">Scale</dfn> = <var>1</var>;</td></tr>
<tr><th id="410">410</th><td>  <em>bool</em> <dfn class="local col9 decl" id="69HasImmOffset" title='HasImmOffset' data-type='bool' data-ref="69HasImmOffset">HasImmOffset</dfn> = <b>false</b>;</td></tr>
<tr><th id="411">411</th><td>  <em>bool</em> <dfn class="local col0 decl" id="70HasShift" title='HasShift' data-type='bool' data-ref="70HasShift">HasShift</dfn> = <b>false</b>;</td></tr>
<tr><th id="412">412</th><td>  <em>bool</em> <dfn class="local col1 decl" id="71HasOffReg" title='HasOffReg' data-type='bool' data-ref="71HasOffReg">HasOffReg</dfn> = <b>true</b>;</td></tr>
<tr><th id="413">413</th><td>  <em>bool</em> <dfn class="local col2 decl" id="72isLdStMul" title='isLdStMul' data-type='bool' data-ref="72isLdStMul">isLdStMul</dfn> = <b>false</b>;</td></tr>
<tr><th id="414">414</th><td>  <em>unsigned</em> <dfn class="local col3 decl" id="73Opc" title='Opc' data-type='unsigned int' data-ref="73Opc">Opc</dfn> = <a class="local col7 ref" href="#67Entry" title='Entry' data-ref="67Entry">Entry</a>.<a class="tu ref" href="#(anonymousnamespace)::ReduceEntry::NarrowOpc1" title='(anonymous namespace)::ReduceEntry::NarrowOpc1' data-use='r' data-ref="(anonymousnamespace)::ReduceEntry::NarrowOpc1">NarrowOpc1</a>;</td></tr>
<tr><th id="415">415</th><td>  <em>unsigned</em> <dfn class="local col4 decl" id="74OpNum" title='OpNum' data-type='unsigned int' data-ref="74OpNum">OpNum</dfn> = <var>3</var>; <i>// First 'rest' of operands.</i></td></tr>
<tr><th id="416">416</th><td>  <a class="typedef" href="../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint8_t" title='uint8_t' data-type='__uint8_t' data-ref="uint8_t">uint8_t</a>  <dfn class="local col5 decl" id="75ImmLimit" title='ImmLimit' data-type='uint8_t' data-ref="75ImmLimit">ImmLimit</dfn> = <a class="local col7 ref" href="#67Entry" title='Entry' data-ref="67Entry">Entry</a>.<a class="tu ref" href="#(anonymousnamespace)::ReduceEntry::Imm1Limit" title='(anonymous namespace)::ReduceEntry::Imm1Limit' data-use='r' data-ref="(anonymousnamespace)::ReduceEntry::Imm1Limit">Imm1Limit</a>;</td></tr>
<tr><th id="417">417</th><td></td></tr>
<tr><th id="418">418</th><td>  <b>switch</b> (<a class="local col7 ref" href="#67Entry" title='Entry' data-ref="67Entry">Entry</a>.<a class="tu ref" href="#(anonymousnamespace)::ReduceEntry::WideOpc" title='(anonymous namespace)::ReduceEntry::WideOpc' data-use='r' data-ref="(anonymousnamespace)::ReduceEntry::WideOpc">WideOpc</a>) {</td></tr>
<tr><th id="419">419</th><td>  <b>default</b>:</td></tr>
<tr><th id="420">420</th><td>    <a class="macro" href="../../../include/llvm/Support/ErrorHandling.h.html#135" title="::llvm::llvm_unreachable_internal(&quot;Unexpected Thumb2 load / store opcode!&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/ARM/Thumb2SizeReduction.cpp&quot;, 420)" data-ref="_M/llvm_unreachable">llvm_unreachable</a>(<q>"Unexpected Thumb2 load / store opcode!"</q>);</td></tr>
<tr><th id="421">421</th><td>  <b>case</b> ARM::<span class='error' title="no member named &apos;t2LDRi12&apos; in namespace &apos;llvm::ARM&apos;">t2LDRi12</span>:</td></tr>
<tr><th id="422">422</th><td>  <b>case</b> ARM::<span class='error' title="no member named &apos;t2STRi12&apos; in namespace &apos;llvm::ARM&apos;">t2STRi12</span>:</td></tr>
<tr><th id="423">423</th><td>    <b>if</b> (MI-&gt;getOperand(<var>1</var>).getReg() == ARM::<span class='error' title="no member named &apos;SP&apos; in namespace &apos;llvm::ARM&apos;">SP</span>) {</td></tr>
<tr><th id="424">424</th><td>      Opc = Entry.NarrowOpc2;</td></tr>
<tr><th id="425">425</th><td>      ImmLimit = Entry.Imm2Limit;</td></tr>
<tr><th id="426">426</th><td>    }</td></tr>
<tr><th id="427">427</th><td></td></tr>
<tr><th id="428">428</th><td>    <a class="local col8 ref" href="#68Scale" title='Scale' data-ref="68Scale">Scale</a> = <var>4</var>;</td></tr>
<tr><th id="429">429</th><td>    <a class="local col9 ref" href="#69HasImmOffset" title='HasImmOffset' data-ref="69HasImmOffset">HasImmOffset</a> = <b>true</b>;</td></tr>
<tr><th id="430">430</th><td>    <a class="local col1 ref" href="#71HasOffReg" title='HasOffReg' data-ref="71HasOffReg">HasOffReg</a> = <b>false</b>;</td></tr>
<tr><th id="431">431</th><td>    <b>break</b>;</td></tr>
<tr><th id="432">432</th><td>  <b>case</b> ARM::<span class='error' title="no member named &apos;t2LDRBi12&apos; in namespace &apos;llvm::ARM&apos;">t2LDRBi12</span>:</td></tr>
<tr><th id="433">433</th><td>  <b>case</b> ARM::<span class='error' title="no member named &apos;t2STRBi12&apos; in namespace &apos;llvm::ARM&apos;">t2STRBi12</span>:</td></tr>
<tr><th id="434">434</th><td>    HasImmOffset = <b>true</b>;</td></tr>
<tr><th id="435">435</th><td>    <a class="local col1 ref" href="#71HasOffReg" title='HasOffReg' data-ref="71HasOffReg">HasOffReg</a> = <b>false</b>;</td></tr>
<tr><th id="436">436</th><td>    <b>break</b>;</td></tr>
<tr><th id="437">437</th><td>  <b>case</b> ARM::<span class='error' title="no member named &apos;t2LDRHi12&apos; in namespace &apos;llvm::ARM&apos;">t2LDRHi12</span>:</td></tr>
<tr><th id="438">438</th><td>  <b>case</b> ARM::<span class='error' title="no member named &apos;t2STRHi12&apos; in namespace &apos;llvm::ARM&apos;">t2STRHi12</span>:</td></tr>
<tr><th id="439">439</th><td>    Scale = <var>2</var>;</td></tr>
<tr><th id="440">440</th><td>    <a class="local col9 ref" href="#69HasImmOffset" title='HasImmOffset' data-ref="69HasImmOffset">HasImmOffset</a> = <b>true</b>;</td></tr>
<tr><th id="441">441</th><td>    <a class="local col1 ref" href="#71HasOffReg" title='HasOffReg' data-ref="71HasOffReg">HasOffReg</a> = <b>false</b>;</td></tr>
<tr><th id="442">442</th><td>    <b>break</b>;</td></tr>
<tr><th id="443">443</th><td>  <b>case</b> ARM::<span class='error' title="no member named &apos;t2LDRs&apos; in namespace &apos;llvm::ARM&apos;">t2LDRs</span>:</td></tr>
<tr><th id="444">444</th><td>  <b>case</b> ARM::<span class='error' title="no member named &apos;t2LDRBs&apos; in namespace &apos;llvm::ARM&apos;">t2LDRBs</span>:</td></tr>
<tr><th id="445">445</th><td>  <b>case</b> ARM::<span class='error' title="no member named &apos;t2LDRHs&apos; in namespace &apos;llvm::ARM&apos;">t2LDRHs</span>:</td></tr>
<tr><th id="446">446</th><td>  <b>case</b> ARM::<span class='error' title="no member named &apos;t2LDRSBs&apos; in namespace &apos;llvm::ARM&apos;">t2LDRSBs</span>:</td></tr>
<tr><th id="447">447</th><td>  <b>case</b> ARM::<span class='error' title="no member named &apos;t2LDRSHs&apos; in namespace &apos;llvm::ARM&apos;">t2LDRSHs</span>:</td></tr>
<tr><th id="448">448</th><td>  <b>case</b> ARM::<span class='error' title="no member named &apos;t2STRs&apos; in namespace &apos;llvm::ARM&apos;">t2STRs</span>:</td></tr>
<tr><th id="449">449</th><td>  <b>case</b> ARM::<span class='error' title="no member named &apos;t2STRBs&apos; in namespace &apos;llvm::ARM&apos;">t2STRBs</span>:</td></tr>
<tr><th id="450">450</th><td>  <b>case</b> ARM::<span class='error' title="no member named &apos;t2STRHs&apos; in namespace &apos;llvm::ARM&apos;">t2STRHs</span>:</td></tr>
<tr><th id="451">451</th><td>    HasShift = <b>true</b>;</td></tr>
<tr><th id="452">452</th><td>    <a class="local col4 ref" href="#74OpNum" title='OpNum' data-ref="74OpNum">OpNum</a> = <var>4</var>;</td></tr>
<tr><th id="453">453</th><td>    <b>break</b>;</td></tr>
<tr><th id="454">454</th><td>  <b>case</b> ARM::<span class='error' title="no member named &apos;t2LDR_POST&apos; in namespace &apos;llvm::ARM&apos;">t2LDR_POST</span>:</td></tr>
<tr><th id="455">455</th><td>  <b>case</b> ARM::<span class='error' title="no member named &apos;t2STR_POST&apos; in namespace &apos;llvm::ARM&apos;">t2STR_POST</span>: {</td></tr>
<tr><th id="456">456</th><td>    <b>if</b> (!MinimizeSize)</td></tr>
<tr><th id="457">457</th><td>      <b>return</b> <b>false</b>;</td></tr>
<tr><th id="458">458</th><td></td></tr>
<tr><th id="459">459</th><td>    <b>if</b> (!MI-&gt;hasOneMemOperand() ||</td></tr>
<tr><th id="460">460</th><td>        (*MI-&gt;memoperands_begin())-&gt;getAlignment() &lt; <var>4</var>)</td></tr>
<tr><th id="461">461</th><td>      <b>return</b> <b>false</b>;</td></tr>
<tr><th id="462">462</th><td></td></tr>
<tr><th id="463">463</th><td>    <i>// We're creating a completely different type of load/store - LDM from LDR.</i></td></tr>
<tr><th id="464">464</th><td><i>    // For this reason we can't reuse the logic at the end of this function; we</i></td></tr>
<tr><th id="465">465</th><td><i>    // have to implement the MI building here.</i></td></tr>
<tr><th id="466">466</th><td>    <em>bool</em> IsStore = Entry.WideOpc == ARM::<span class='error' title="no member named &apos;t2STR_POST&apos; in namespace &apos;llvm::ARM&apos;">t2STR_POST</span>;</td></tr>
<tr><th id="467">467</th><td>    <em>unsigned</em> Rt = MI-&gt;getOperand(IsStore ? <var>1</var> : <var>0</var>).getReg();</td></tr>
<tr><th id="468">468</th><td>    <em>unsigned</em> Rn = MI-&gt;getOperand(IsStore ? <var>0</var> : <var>1</var>).getReg();</td></tr>
<tr><th id="469">469</th><td>    <em>unsigned</em> Offset = MI-&gt;getOperand(<var>3</var>).getImm();</td></tr>
<tr><th id="470">470</th><td>    <em>unsigned</em> PredImm = MI-&gt;getOperand(<var>4</var>).getImm();</td></tr>
<tr><th id="471">471</th><td>    <em>unsigned</em> PredReg = MI-&gt;getOperand(<var>5</var>).getReg();</td></tr>
<tr><th id="472">472</th><td>    <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (isARMLowRegister(Rt)) ? void (0) : __assert_fail (&quot;isARMLowRegister(Rt)&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/ARM/Thumb2SizeReduction.cpp&quot;, 472, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(isARMLowRegister(Rt));</td></tr>
<tr><th id="473">473</th><td>    <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (isARMLowRegister(Rn)) ? void (0) : __assert_fail (&quot;isARMLowRegister(Rn)&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/ARM/Thumb2SizeReduction.cpp&quot;, 473, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(isARMLowRegister(Rn));</td></tr>
<tr><th id="474">474</th><td></td></tr>
<tr><th id="475">475</th><td>    <b>if</b> (Offset != <var>4</var>)</td></tr>
<tr><th id="476">476</th><td>      <b>return</b> <b>false</b>;</td></tr>
<tr><th id="477">477</th><td></td></tr>
<tr><th id="478">478</th><td>    <i>// Add the 16-bit load / store instruction.</i></td></tr>
<tr><th id="479">479</th><td>    DebugLoc dl = MI-&gt;getDebugLoc();</td></tr>
<tr><th id="480">480</th><td>    <em>auto</em> MIB = BuildMI(MBB, MI, dl, TII-&gt;<span class='error' title="no member named &apos;get&apos; in &apos;llvm::Thumb2InstrInfo&apos;">get</span>(Entry.NarrowOpc1))</td></tr>
<tr><th id="481">481</th><td>                   .addReg(Rn, RegState::Define)</td></tr>
<tr><th id="482">482</th><td>                   .addReg(Rn)</td></tr>
<tr><th id="483">483</th><td>                   .addImm(PredImm)</td></tr>
<tr><th id="484">484</th><td>                   .addReg(PredReg)</td></tr>
<tr><th id="485">485</th><td>                   .addReg(Rt, IsStore ? <var>0</var> : RegState::Define);</td></tr>
<tr><th id="486">486</th><td></td></tr>
<tr><th id="487">487</th><td>    <i>// Transfer memoperands.</i></td></tr>
<tr><th id="488">488</th><td>    MIB.setMemRefs(MI-&gt;memoperands());</td></tr>
<tr><th id="489">489</th><td></td></tr>
<tr><th id="490">490</th><td>    <i>// Transfer MI flags.</i></td></tr>
<tr><th id="491">491</th><td>    MIB.setMIFlags(MI-&gt;getFlags());</td></tr>
<tr><th id="492">492</th><td></td></tr>
<tr><th id="493">493</th><td>    <i>// Kill the old instruction.</i></td></tr>
<tr><th id="494">494</th><td>    MI-&gt;eraseFromBundle();</td></tr>
<tr><th id="495">495</th><td>    ++NumLdSts;</td></tr>
<tr><th id="496">496</th><td>    <b>return</b> <b>true</b>;</td></tr>
<tr><th id="497">497</th><td>  }</td></tr>
<tr><th id="498">498</th><td>  <b>case</b> ARM::<span class='error' title="no member named &apos;t2LDMIA&apos; in namespace &apos;llvm::ARM&apos;">t2LDMIA</span>: {</td></tr>
<tr><th id="499">499</th><td>    <em>unsigned</em> BaseReg = MI-&gt;getOperand(<var>0</var>).getReg();</td></tr>
<tr><th id="500">500</th><td>    <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (isARMLowRegister(BaseReg)) ? void (0) : __assert_fail (&quot;isARMLowRegister(BaseReg)&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/ARM/Thumb2SizeReduction.cpp&quot;, 500, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(isARMLowRegister(BaseReg));</td></tr>
<tr><th id="501">501</th><td></td></tr>
<tr><th id="502">502</th><td>    <i>// For the non-writeback version (this one), the base register must be</i></td></tr>
<tr><th id="503">503</th><td><i>    // one of the registers being loaded.</i></td></tr>
<tr><th id="504">504</th><td>    <em>bool</em> isOK = <b>false</b>;</td></tr>
<tr><th id="505">505</th><td>    <b>for</b> (<em>unsigned</em> i = <var>3</var>; i &lt; MI-&gt;getNumOperands(); ++i) {</td></tr>
<tr><th id="506">506</th><td>      <b>if</b> (MI-&gt;getOperand(i).getReg() == BaseReg) {</td></tr>
<tr><th id="507">507</th><td>        isOK = <b>true</b>;</td></tr>
<tr><th id="508">508</th><td>        <b>break</b>;</td></tr>
<tr><th id="509">509</th><td>      }</td></tr>
<tr><th id="510">510</th><td>    }</td></tr>
<tr><th id="511">511</th><td></td></tr>
<tr><th id="512">512</th><td>    <b>if</b> (!isOK)</td></tr>
<tr><th id="513">513</th><td>      <b>return</b> <b>false</b>;</td></tr>
<tr><th id="514">514</th><td></td></tr>
<tr><th id="515">515</th><td>    OpNum = <var>0</var>;</td></tr>
<tr><th id="516">516</th><td>    isLdStMul = <b>true</b>;</td></tr>
<tr><th id="517">517</th><td>    <b>break</b>;</td></tr>
<tr><th id="518">518</th><td>  }</td></tr>
<tr><th id="519">519</th><td>  <b>case</b> ARM::<span class='error' title="no member named &apos;t2STMIA&apos; in namespace &apos;llvm::ARM&apos;">t2STMIA</span>:</td></tr>
<tr><th id="520">520</th><td>    <i>// If the base register is killed, we don't care what its value is after the</i></td></tr>
<tr><th id="521">521</th><td><i>    // instruction, so we can use an updating STMIA.</i></td></tr>
<tr><th id="522">522</th><td>    <b>if</b> (!MI-&gt;getOperand(<var>0</var>).isKill())</td></tr>
<tr><th id="523">523</th><td>      <b>return</b> <b>false</b>;</td></tr>
<tr><th id="524">524</th><td></td></tr>
<tr><th id="525">525</th><td>    <b>break</b>;</td></tr>
<tr><th id="526">526</th><td>  <b>case</b> ARM::<span class='error' title="no member named &apos;t2LDMIA_RET&apos; in namespace &apos;llvm::ARM&apos;">t2LDMIA_RET</span>: {</td></tr>
<tr><th id="527">527</th><td>    <em>unsigned</em> BaseReg = MI-&gt;getOperand(<var>1</var>).getReg();</td></tr>
<tr><th id="528">528</th><td>    <b>if</b> (BaseReg != ARM::<span class='error' title="no member named &apos;SP&apos; in namespace &apos;llvm::ARM&apos;">SP</span>)</td></tr>
<tr><th id="529">529</th><td>      <b>return</b> <b>false</b>;</td></tr>
<tr><th id="530">530</th><td>    Opc = Entry.NarrowOpc2; <i>// tPOP_RET</i></td></tr>
<tr><th id="531">531</th><td>    OpNum = <var>2</var>;</td></tr>
<tr><th id="532">532</th><td>    isLdStMul = <b>true</b>;</td></tr>
<tr><th id="533">533</th><td>    <b>break</b>;</td></tr>
<tr><th id="534">534</th><td>  }</td></tr>
<tr><th id="535">535</th><td>  <b>case</b> ARM::<span class='error' title="no member named &apos;t2LDMIA_UPD&apos; in namespace &apos;llvm::ARM&apos;">t2LDMIA_UPD</span>:</td></tr>
<tr><th id="536">536</th><td>  <b>case</b> ARM::<span class='error' title="no member named &apos;t2STMIA_UPD&apos; in namespace &apos;llvm::ARM&apos;">t2STMIA_UPD</span>:</td></tr>
<tr><th id="537">537</th><td>  <b>case</b> ARM::<span class='error' title="no member named &apos;t2STMDB_UPD&apos; in namespace &apos;llvm::ARM&apos;">t2STMDB_UPD</span>: {</td></tr>
<tr><th id="538">538</th><td>    OpNum = <var>0</var>;</td></tr>
<tr><th id="539">539</th><td></td></tr>
<tr><th id="540">540</th><td>    <em>unsigned</em> BaseReg = MI-&gt;getOperand(<var>1</var>).getReg();</td></tr>
<tr><th id="541">541</th><td>    <b>if</b> (BaseReg == ARM::<span class='error' title="no member named &apos;SP&apos; in namespace &apos;llvm::ARM&apos;">SP</span> &amp;&amp;</td></tr>
<tr><th id="542">542</th><td>        (Entry.WideOpc == ARM::<span class='error' title="no member named &apos;t2LDMIA_UPD&apos; in namespace &apos;llvm::ARM&apos;">t2LDMIA_UPD</span> ||</td></tr>
<tr><th id="543">543</th><td>         Entry.WideOpc == ARM::<span class='error' title="no member named &apos;t2STMDB_UPD&apos; in namespace &apos;llvm::ARM&apos;">t2STMDB_UPD</span>)) {</td></tr>
<tr><th id="544">544</th><td>      Opc = Entry.NarrowOpc2; <i>// tPOP or tPUSH</i></td></tr>
<tr><th id="545">545</th><td>      OpNum = <var>2</var>;</td></tr>
<tr><th id="546">546</th><td>    } <b>else</b> <b>if</b> (!isARMLowRegister(BaseReg) ||</td></tr>
<tr><th id="547">547</th><td>               (Entry.WideOpc != ARM::<span class='error' title="no member named &apos;t2LDMIA_UPD&apos; in namespace &apos;llvm::ARM&apos;">t2LDMIA_UPD</span> &amp;&amp;</td></tr>
<tr><th id="548">548</th><td>                Entry.WideOpc != ARM::<span class='error' title="no member named &apos;t2STMIA_UPD&apos; in namespace &apos;llvm::ARM&apos;">t2STMIA_UPD</span>)) {</td></tr>
<tr><th id="549">549</th><td>      <b>return</b> <b>false</b>;</td></tr>
<tr><th id="550">550</th><td>    }</td></tr>
<tr><th id="551">551</th><td></td></tr>
<tr><th id="552">552</th><td>    isLdStMul = <b>true</b>;</td></tr>
<tr><th id="553">553</th><td>    <b>break</b>;</td></tr>
<tr><th id="554">554</th><td>  }</td></tr>
<tr><th id="555">555</th><td>  }</td></tr>
<tr><th id="556">556</th><td></td></tr>
<tr><th id="557">557</th><td>  <em>unsigned</em> <dfn class="local col6 decl" id="76OffsetReg" title='OffsetReg' data-type='unsigned int' data-ref="76OffsetReg">OffsetReg</dfn> = <var>0</var>;</td></tr>
<tr><th id="558">558</th><td>  <em>bool</em> <dfn class="local col7 decl" id="77OffsetKill" title='OffsetKill' data-type='bool' data-ref="77OffsetKill">OffsetKill</dfn> = <b>false</b>;</td></tr>
<tr><th id="559">559</th><td>  <em>bool</em> <dfn class="local col8 decl" id="78OffsetInternal" title='OffsetInternal' data-type='bool' data-ref="78OffsetInternal">OffsetInternal</dfn> = <b>false</b>;</td></tr>
<tr><th id="560">560</th><td>  <b>if</b> (<a class="local col0 ref" href="#70HasShift" title='HasShift' data-ref="70HasShift">HasShift</a>) {</td></tr>
<tr><th id="561">561</th><td>    <a class="local col6 ref" href="#76OffsetReg" title='OffsetReg' data-ref="76OffsetReg">OffsetReg</a>  = <a class="local col6 ref" href="#66MI" title='MI' data-ref="66MI">MI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>2</var>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="562">562</th><td>    <a class="local col7 ref" href="#77OffsetKill" title='OffsetKill' data-ref="77OffsetKill">OffsetKill</a> = <a class="local col6 ref" href="#66MI" title='MI' data-ref="66MI">MI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>2</var>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6isKillEv" title='llvm::MachineOperand::isKill' data-ref="_ZNK4llvm14MachineOperand6isKillEv">isKill</a>();</td></tr>
<tr><th id="563">563</th><td>    <a class="local col8 ref" href="#78OffsetInternal" title='OffsetInternal' data-ref="78OffsetInternal">OffsetInternal</a> = <a class="local col6 ref" href="#66MI" title='MI' data-ref="66MI">MI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>2</var>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand14isInternalReadEv" title='llvm::MachineOperand::isInternalRead' data-ref="_ZNK4llvm14MachineOperand14isInternalReadEv">isInternalRead</a>();</td></tr>
<tr><th id="564">564</th><td></td></tr>
<tr><th id="565">565</th><td>    <b>if</b> (<a class="local col6 ref" href="#66MI" title='MI' data-ref="66MI">MI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>3</var>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getImmEv" title='llvm::MachineOperand::getImm' data-ref="_ZNK4llvm14MachineOperand6getImmEv">getImm</a>())</td></tr>
<tr><th id="566">566</th><td>      <i>// Thumb1 addressing mode doesn't support shift.</i></td></tr>
<tr><th id="567">567</th><td>      <b>return</b> <b>false</b>;</td></tr>
<tr><th id="568">568</th><td>  }</td></tr>
<tr><th id="569">569</th><td></td></tr>
<tr><th id="570">570</th><td>  <em>unsigned</em> <dfn class="local col9 decl" id="79OffsetImm" title='OffsetImm' data-type='unsigned int' data-ref="79OffsetImm">OffsetImm</dfn> = <var>0</var>;</td></tr>
<tr><th id="571">571</th><td>  <b>if</b> (<a class="local col9 ref" href="#69HasImmOffset" title='HasImmOffset' data-ref="69HasImmOffset">HasImmOffset</a>) {</td></tr>
<tr><th id="572">572</th><td>    <a class="local col9 ref" href="#79OffsetImm" title='OffsetImm' data-ref="79OffsetImm">OffsetImm</a> = <a class="local col6 ref" href="#66MI" title='MI' data-ref="66MI">MI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>2</var>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getImmEv" title='llvm::MachineOperand::getImm' data-ref="_ZNK4llvm14MachineOperand6getImmEv">getImm</a>();</td></tr>
<tr><th id="573">573</th><td>    <em>unsigned</em> <dfn class="local col0 decl" id="80MaxOffset" title='MaxOffset' data-type='unsigned int' data-ref="80MaxOffset">MaxOffset</dfn> = ((<var>1</var> &lt;&lt; <a class="local col5 ref" href="#75ImmLimit" title='ImmLimit' data-ref="75ImmLimit">ImmLimit</a>) - <var>1</var>) * <a class="local col8 ref" href="#68Scale" title='Scale' data-ref="68Scale">Scale</a>;</td></tr>
<tr><th id="574">574</th><td></td></tr>
<tr><th id="575">575</th><td>    <b>if</b> ((<a class="local col9 ref" href="#79OffsetImm" title='OffsetImm' data-ref="79OffsetImm">OffsetImm</a> &amp; (<a class="local col8 ref" href="#68Scale" title='Scale' data-ref="68Scale">Scale</a> - <var>1</var>)) || <a class="local col9 ref" href="#79OffsetImm" title='OffsetImm' data-ref="79OffsetImm">OffsetImm</a> &gt; <a class="local col0 ref" href="#80MaxOffset" title='MaxOffset' data-ref="80MaxOffset">MaxOffset</a>)</td></tr>
<tr><th id="576">576</th><td>      <i>// Make sure the immediate field fits.</i></td></tr>
<tr><th id="577">577</th><td>      <b>return</b> <b>false</b>;</td></tr>
<tr><th id="578">578</th><td>  }</td></tr>
<tr><th id="579">579</th><td></td></tr>
<tr><th id="580">580</th><td>  <i>// Add the 16-bit load / store instruction.</i></td></tr>
<tr><th id="581">581</th><td>  <a class="type" href="../../../include/llvm/IR/DebugLoc.h.html#llvm::DebugLoc" title='llvm::DebugLoc' data-ref="llvm::DebugLoc">DebugLoc</a> <dfn class="local col1 decl" id="81dl" title='dl' data-type='llvm::DebugLoc' data-ref="81dl">dl</dfn> = <a class="ref fake" href="../../../include/llvm/IR/DebugLoc.h.html#33" title='llvm::DebugLoc::DebugLoc' data-ref="_ZN4llvm8DebugLocC1ERKS0_"></a><a class="local col6 ref" href="#66MI" title='MI' data-ref="66MI">MI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr11getDebugLocEv" title='llvm::MachineInstr::getDebugLoc' data-ref="_ZNK4llvm12MachineInstr11getDebugLocEv">getDebugLoc</a>();</td></tr>
<tr><th id="582">582</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#llvm::MachineInstrBuilder" title='llvm::MachineInstrBuilder' data-ref="llvm::MachineInstrBuilder">MachineInstrBuilder</a> <dfn class="local col2 decl" id="82MIB" title='MIB' data-type='llvm::MachineInstrBuilder' data-ref="82MIB">MIB</dfn> = BuildMI(MBB, MI, dl, TII-&gt;<span class='error' title="no member named &apos;get&apos; in &apos;llvm::Thumb2InstrInfo&apos;">get</span>(Opc));</td></tr>
<tr><th id="583">583</th><td></td></tr>
<tr><th id="584">584</th><td>  <i>// tSTMIA_UPD takes a defining register operand. We've already checked that</i></td></tr>
<tr><th id="585">585</th><td><i>  // the register is killed, so mark it as dead here.</i></td></tr>
<tr><th id="586">586</th><td>  <b>if</b> (Entry.WideOpc == ARM::<span class='error' title="no member named &apos;t2STMIA&apos; in namespace &apos;llvm::ARM&apos;">t2STMIA</span>)</td></tr>
<tr><th id="587">587</th><td>    <a class="local col2 ref" href="#82MIB" title='MIB' data-ref="82MIB">MIB</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegEjjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegEjjj">addReg</a>(<a class="local col6 ref" href="#66MI" title='MI' data-ref="66MI">MI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>(), <span class="namespace">RegState::</span><a class="enum" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#llvm::RegState::Define" title='llvm::RegState::Define' data-ref="llvm::RegState::Define">Define</a> | <span class="namespace">RegState::</span><a class="enum" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#llvm::RegState::Dead" title='llvm::RegState::Dead' data-ref="llvm::RegState::Dead">Dead</a>);</td></tr>
<tr><th id="588">588</th><td></td></tr>
<tr><th id="589">589</th><td>  <b>if</b> (!<a class="local col2 ref" href="#72isLdStMul" title='isLdStMul' data-ref="72isLdStMul">isLdStMul</a>) {</td></tr>
<tr><th id="590">590</th><td>    <a class="local col2 ref" href="#82MIB" title='MIB' data-ref="82MIB">MIB</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder3addERKNS_14MachineOperandE" title='llvm::MachineInstrBuilder::add' data-ref="_ZNK4llvm19MachineInstrBuilder3addERKNS_14MachineOperandE">add</a>(<a class="local col6 ref" href="#66MI" title='MI' data-ref="66MI">MI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>));</td></tr>
<tr><th id="591">591</th><td>    <a class="local col2 ref" href="#82MIB" title='MIB' data-ref="82MIB">MIB</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder3addERKNS_14MachineOperandE" title='llvm::MachineInstrBuilder::add' data-ref="_ZNK4llvm19MachineInstrBuilder3addERKNS_14MachineOperandE">add</a>(<a class="local col6 ref" href="#66MI" title='MI' data-ref="66MI">MI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>1</var>));</td></tr>
<tr><th id="592">592</th><td></td></tr>
<tr><th id="593">593</th><td>    <b>if</b> (<a class="local col9 ref" href="#69HasImmOffset" title='HasImmOffset' data-ref="69HasImmOffset">HasImmOffset</a>)</td></tr>
<tr><th id="594">594</th><td>      <a class="local col2 ref" href="#82MIB" title='MIB' data-ref="82MIB">MIB</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addImmEl" title='llvm::MachineInstrBuilder::addImm' data-ref="_ZNK4llvm19MachineInstrBuilder6addImmEl">addImm</a>(<a class="local col9 ref" href="#79OffsetImm" title='OffsetImm' data-ref="79OffsetImm">OffsetImm</a> / <a class="local col8 ref" href="#68Scale" title='Scale' data-ref="68Scale">Scale</a>);</td></tr>
<tr><th id="595">595</th><td></td></tr>
<tr><th id="596">596</th><td>    <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; ((!HasShift || OffsetReg) &amp;&amp; &quot;Invalid so_reg load / store address!&quot;) ? void (0) : __assert_fail (&quot;(!HasShift || OffsetReg) &amp;&amp; \&quot;Invalid so_reg load / store address!\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/ARM/Thumb2SizeReduction.cpp&quot;, 596, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>((!<a class="local col0 ref" href="#70HasShift" title='HasShift' data-ref="70HasShift">HasShift</a> || <a class="local col6 ref" href="#76OffsetReg" title='OffsetReg' data-ref="76OffsetReg">OffsetReg</a>) &amp;&amp; <q>"Invalid so_reg load / store address!"</q>);</td></tr>
<tr><th id="597">597</th><td></td></tr>
<tr><th id="598">598</th><td>    <b>if</b> (<a class="local col1 ref" href="#71HasOffReg" title='HasOffReg' data-ref="71HasOffReg">HasOffReg</a>)</td></tr>
<tr><th id="599">599</th><td>      <a class="local col2 ref" href="#82MIB" title='MIB' data-ref="82MIB">MIB</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegEjjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegEjjj">addReg</a>(<a class="local col6 ref" href="#76OffsetReg" title='OffsetReg' data-ref="76OffsetReg">OffsetReg</a>, <a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm15getKillRegStateEb" title='llvm::getKillRegState' data-ref="_ZN4llvm15getKillRegStateEb">getKillRegState</a>(<a class="local col7 ref" href="#77OffsetKill" title='OffsetKill' data-ref="77OffsetKill">OffsetKill</a>) |</td></tr>
<tr><th id="600">600</th><td>                            <a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm23getInternalReadRegStateEb" title='llvm::getInternalReadRegState' data-ref="_ZN4llvm23getInternalReadRegStateEb">getInternalReadRegState</a>(<a class="local col8 ref" href="#78OffsetInternal" title='OffsetInternal' data-ref="78OffsetInternal">OffsetInternal</a>));</td></tr>
<tr><th id="601">601</th><td>  }</td></tr>
<tr><th id="602">602</th><td></td></tr>
<tr><th id="603">603</th><td>  <i>// Transfer the rest of operands.</i></td></tr>
<tr><th id="604">604</th><td>  <b>for</b> (<em>unsigned</em> <dfn class="local col3 decl" id="83e" title='e' data-type='unsigned int' data-ref="83e">e</dfn> = <a class="local col6 ref" href="#66MI" title='MI' data-ref="66MI">MI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr14getNumOperandsEv" title='llvm::MachineInstr::getNumOperands' data-ref="_ZNK4llvm12MachineInstr14getNumOperandsEv">getNumOperands</a>(); <a class="local col4 ref" href="#74OpNum" title='OpNum' data-ref="74OpNum">OpNum</a> != <a class="local col3 ref" href="#83e" title='e' data-ref="83e">e</a>; ++<a class="local col4 ref" href="#74OpNum" title='OpNum' data-ref="74OpNum">OpNum</a>)</td></tr>
<tr><th id="605">605</th><td>    <a class="local col2 ref" href="#82MIB" title='MIB' data-ref="82MIB">MIB</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder3addERKNS_14MachineOperandE" title='llvm::MachineInstrBuilder::add' data-ref="_ZNK4llvm19MachineInstrBuilder3addERKNS_14MachineOperandE">add</a>(<a class="local col6 ref" href="#66MI" title='MI' data-ref="66MI">MI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<a class="local col4 ref" href="#74OpNum" title='OpNum' data-ref="74OpNum">OpNum</a>));</td></tr>
<tr><th id="606">606</th><td></td></tr>
<tr><th id="607">607</th><td>  <i>// Transfer memoperands.</i></td></tr>
<tr><th id="608">608</th><td>  <a class="local col2 ref" href="#82MIB" title='MIB' data-ref="82MIB">MIB</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder10setMemRefsENS_8ArrayRefIPNS_17MachineMemOperandEEE" title='llvm::MachineInstrBuilder::setMemRefs' data-ref="_ZNK4llvm19MachineInstrBuilder10setMemRefsENS_8ArrayRefIPNS_17MachineMemOperandEEE">setMemRefs</a>(<a class="local col6 ref" href="#66MI" title='MI' data-ref="66MI">MI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr11memoperandsEv" title='llvm::MachineInstr::memoperands' data-ref="_ZNK4llvm12MachineInstr11memoperandsEv">memoperands</a>());</td></tr>
<tr><th id="609">609</th><td></td></tr>
<tr><th id="610">610</th><td>  <i>// Transfer MI flags.</i></td></tr>
<tr><th id="611">611</th><td>  <a class="local col2 ref" href="#82MIB" title='MIB' data-ref="82MIB">MIB</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder10setMIFlagsEj" title='llvm::MachineInstrBuilder::setMIFlags' data-ref="_ZNK4llvm19MachineInstrBuilder10setMIFlagsEj">setMIFlags</a>(<a class="local col6 ref" href="#66MI" title='MI' data-ref="66MI">MI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr8getFlagsEv" title='llvm::MachineInstr::getFlags' data-ref="_ZNK4llvm12MachineInstr8getFlagsEv">getFlags</a>());</td></tr>
<tr><th id="612">612</th><td></td></tr>
<tr><th id="613">613</th><td>  <a class="macro" href="../../../include/llvm/Support/Debug.h.html#122" title="do { if (::llvm::DebugFlag &amp;&amp; ::llvm::isCurrentDebugType(&quot;t2-reduce-size&quot;)) { errs() &lt;&lt; &quot;Converted 32-bit: &quot; &lt;&lt; *MI &lt;&lt; &quot;       to 16-bit: &quot; &lt;&lt; *MIB; } } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(<a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm4errsEv" title='llvm::errs' data-ref="_ZN4llvm4errsEv">errs</a>() <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"Converted 32-bit: "</q> <a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvmlsERNS_11raw_ostreamERKNS_12MachineInstrE" title='llvm::operator&lt;&lt;' data-ref="_ZN4llvmlsERNS_11raw_ostreamERKNS_12MachineInstrE">&lt;&lt;</a> *<a class="local col6 ref" href="#66MI" title='MI' data-ref="66MI">MI</a></td></tr>
<tr><th id="614">614</th><td>                    <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"       to 16-bit: "</q> <a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvmlsERNS_11raw_ostreamERKNS_12MachineInstrE" title='llvm::operator&lt;&lt;' data-ref="_ZN4llvmlsERNS_11raw_ostreamERKNS_12MachineInstrE">&lt;&lt;</a> *<a class="ref fake" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuildercvPNS_12MachineInstrEEv" title='llvm::MachineInstrBuilder::operator llvm::MachineInstr *' data-ref="_ZNK4llvm19MachineInstrBuildercvPNS_12MachineInstrEEv"></a><a class="local col2 ref" href="#82MIB" title='MIB' data-ref="82MIB">MIB</a>);</td></tr>
<tr><th id="615">615</th><td></td></tr>
<tr><th id="616">616</th><td>  <a class="local col5 ref" href="#65MBB" title='MBB' data-ref="65MBB">MBB</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock11erase_instrEPNS_12MachineInstrE" title='llvm::MachineBasicBlock::erase_instr' data-ref="_ZN4llvm17MachineBasicBlock11erase_instrEPNS_12MachineInstrE">erase_instr</a>(<a class="local col6 ref" href="#66MI" title='MI' data-ref="66MI">MI</a>);</td></tr>
<tr><th id="617">617</th><td>  <a class="ref" href="../../../include/llvm/ADT/Statistic.h.html#_ZN4llvm9StatisticppEv" title='llvm::Statistic::operator++' data-ref="_ZN4llvm9StatisticppEv">++</a><a class="ref" href="#51" title='NumLdSts' data-ref="NumLdSts">NumLdSts</a>;</td></tr>
<tr><th id="618">618</th><td>  <b>return</b> <b>true</b>;</td></tr>
<tr><th id="619">619</th><td>}</td></tr>
<tr><th id="620">620</th><td></td></tr>
<tr><th id="621">621</th><td><em>bool</em></td></tr>
<tr><th id="622">622</th><td><a class="tu type" href="#(anonymousnamespace)::Thumb2SizeReduce" title='(anonymous namespace)::Thumb2SizeReduce' data-ref="(anonymousnamespace)::Thumb2SizeReduce">Thumb2SizeReduce</a>::<dfn class="tu decl def" id="_ZN12_GLOBAL__N_116Thumb2SizeReduce13ReduceSpecialERN4llvm17MachineBasicBlockEPNS1_12MachineInstrERKNS_11ReduceEntryEbb" title='(anonymous namespace)::Thumb2SizeReduce::ReduceSpecial' data-type='bool (anonymous namespace)::Thumb2SizeReduce::ReduceSpecial(llvm::MachineBasicBlock &amp; MBB, llvm::MachineInstr * MI, const (anonymous namespace)::ReduceEntry &amp; Entry, bool LiveCPSR, bool IsSelfLoop)' data-ref="_ZN12_GLOBAL__N_116Thumb2SizeReduce13ReduceSpecialERN4llvm17MachineBasicBlockEPNS1_12MachineInstrERKNS_11ReduceEntryEbb">ReduceSpecial</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> &amp;<dfn class="local col4 decl" id="84MBB" title='MBB' data-type='llvm::MachineBasicBlock &amp;' data-ref="84MBB">MBB</dfn>, <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *<dfn class="local col5 decl" id="85MI" title='MI' data-type='llvm::MachineInstr *' data-ref="85MI">MI</dfn>,</td></tr>
<tr><th id="623">623</th><td>                                <em>const</em> <a class="tu type" href="#(anonymousnamespace)::ReduceEntry" title='(anonymous namespace)::ReduceEntry' data-ref="(anonymousnamespace)::ReduceEntry">ReduceEntry</a> &amp;<dfn class="local col6 decl" id="86Entry" title='Entry' data-type='const (anonymous namespace)::ReduceEntry &amp;' data-ref="86Entry">Entry</dfn>,</td></tr>
<tr><th id="624">624</th><td>                                <em>bool</em> <dfn class="local col7 decl" id="87LiveCPSR" title='LiveCPSR' data-type='bool' data-ref="87LiveCPSR">LiveCPSR</dfn>, <em>bool</em> <dfn class="local col8 decl" id="88IsSelfLoop" title='IsSelfLoop' data-type='bool' data-ref="88IsSelfLoop">IsSelfLoop</dfn>) {</td></tr>
<tr><th id="625">625</th><td>  <em>unsigned</em> <dfn class="local col9 decl" id="89Opc" title='Opc' data-type='unsigned int' data-ref="89Opc">Opc</dfn> = <a class="local col5 ref" href="#85MI" title='MI' data-ref="85MI">MI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>();</td></tr>
<tr><th id="626">626</th><td>  <b>if</b> (Opc == ARM::<span class='error' title="no member named &apos;t2ADDri&apos; in namespace &apos;llvm::ARM&apos;">t2ADDri</span>) {</td></tr>
<tr><th id="627">627</th><td>    <i>// If the source register is SP, try to reduce to tADDrSPi, otherwise</i></td></tr>
<tr><th id="628">628</th><td><i>    // it's a normal reduce.</i></td></tr>
<tr><th id="629">629</th><td>    <b>if</b> (MI-&gt;getOperand(<var>1</var>).getReg() != ARM::<span class='error' title="no member named &apos;SP&apos; in namespace &apos;llvm::ARM&apos;">SP</span>) {</td></tr>
<tr><th id="630">630</th><td>      <b>if</b> (<a class="tu member" href="#_ZN12_GLOBAL__N_116Thumb2SizeReduce13ReduceTo2AddrERN4llvm17MachineBasicBlockEPNS1_12MachineInstrERKNS_11ReduceEntryEbb" title='(anonymous namespace)::Thumb2SizeReduce::ReduceTo2Addr' data-use='c' data-ref="_ZN12_GLOBAL__N_116Thumb2SizeReduce13ReduceTo2AddrERN4llvm17MachineBasicBlockEPNS1_12MachineInstrERKNS_11ReduceEntryEbb">ReduceTo2Addr</a>(<span class='refarg'><a class="local col4 ref" href="#84MBB" title='MBB' data-ref="84MBB">MBB</a></span>, <a class="local col5 ref" href="#85MI" title='MI' data-ref="85MI">MI</a>, <a class="local col6 ref" href="#86Entry" title='Entry' data-ref="86Entry">Entry</a>, <a class="local col7 ref" href="#87LiveCPSR" title='LiveCPSR' data-ref="87LiveCPSR">LiveCPSR</a>, <a class="local col8 ref" href="#88IsSelfLoop" title='IsSelfLoop' data-ref="88IsSelfLoop">IsSelfLoop</a>))</td></tr>
<tr><th id="631">631</th><td>        <b>return</b> <b>true</b>;</td></tr>
<tr><th id="632">632</th><td>      <b>return</b> <a class="tu member" href="#_ZN12_GLOBAL__N_116Thumb2SizeReduce14ReduceToNarrowERN4llvm17MachineBasicBlockEPNS1_12MachineInstrERKNS_11ReduceEntryEbb" title='(anonymous namespace)::Thumb2SizeReduce::ReduceToNarrow' data-use='c' data-ref="_ZN12_GLOBAL__N_116Thumb2SizeReduce14ReduceToNarrowERN4llvm17MachineBasicBlockEPNS1_12MachineInstrERKNS_11ReduceEntryEbb">ReduceToNarrow</a>(<span class='refarg'><a class="local col4 ref" href="#84MBB" title='MBB' data-ref="84MBB">MBB</a></span>, <a class="local col5 ref" href="#85MI" title='MI' data-ref="85MI">MI</a>, <a class="local col6 ref" href="#86Entry" title='Entry' data-ref="86Entry">Entry</a>, <a class="local col7 ref" href="#87LiveCPSR" title='LiveCPSR' data-ref="87LiveCPSR">LiveCPSR</a>, <a class="local col8 ref" href="#88IsSelfLoop" title='IsSelfLoop' data-ref="88IsSelfLoop">IsSelfLoop</a>);</td></tr>
<tr><th id="633">633</th><td>    }</td></tr>
<tr><th id="634">634</th><td>    <i>// Try to reduce to tADDrSPi.</i></td></tr>
<tr><th id="635">635</th><td>    <em>unsigned</em> <dfn class="local col0 decl" id="90Imm" title='Imm' data-type='unsigned int' data-ref="90Imm">Imm</dfn> = <a class="local col5 ref" href="#85MI" title='MI' data-ref="85MI">MI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>2</var>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getImmEv" title='llvm::MachineOperand::getImm' data-ref="_ZNK4llvm14MachineOperand6getImmEv">getImm</a>();</td></tr>
<tr><th id="636">636</th><td>    <i>// The immediate must be in range, the destination register must be a low</i></td></tr>
<tr><th id="637">637</th><td><i>    // reg, the predicate must be "always" and the condition flags must not</i></td></tr>
<tr><th id="638">638</th><td><i>    // be being set.</i></td></tr>
<tr><th id="639">639</th><td>    <b>if</b> (<a class="local col0 ref" href="#90Imm" title='Imm' data-ref="90Imm">Imm</a> &amp; <var>3</var> || <a class="local col0 ref" href="#90Imm" title='Imm' data-ref="90Imm">Imm</a> &gt; <var>1020</var>)</td></tr>
<tr><th id="640">640</th><td>      <b>return</b> <b>false</b>;</td></tr>
<tr><th id="641">641</th><td>    <b>if</b> (!<a class="ref" href="MCTargetDesc/ARMBaseInfo.h.html#_ZN4llvmL16isARMLowRegisterEj" title='llvm::isARMLowRegister' data-ref="_ZN4llvmL16isARMLowRegisterEj">isARMLowRegister</a>(<a class="local col5 ref" href="#85MI" title='MI' data-ref="85MI">MI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>()))</td></tr>
<tr><th id="642">642</th><td>      <b>return</b> <b>false</b>;</td></tr>
<tr><th id="643">643</th><td>    <b>if</b> (<a class="local col5 ref" href="#85MI" title='MI' data-ref="85MI">MI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>3</var>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getImmEv" title='llvm::MachineOperand::getImm' data-ref="_ZNK4llvm14MachineOperand6getImmEv">getImm</a>() != <span class="namespace">ARMCC::</span><a class="enum" href="Utils/ARMBaseInfo.h.html#llvm::ARMCC::CondCodes::AL" title='llvm::ARMCC::CondCodes::AL' data-ref="llvm::ARMCC::CondCodes::AL">AL</a>)</td></tr>
<tr><th id="644">644</th><td>      <b>return</b> <b>false</b>;</td></tr>
<tr><th id="645">645</th><td>    <em>const</em> <a class="type" href="../../../include/llvm/MC/MCInstrDesc.h.html#llvm::MCInstrDesc" title='llvm::MCInstrDesc' data-ref="llvm::MCInstrDesc">MCInstrDesc</a> &amp;<dfn class="local col1 decl" id="91MCID" title='MCID' data-type='const llvm::MCInstrDesc &amp;' data-ref="91MCID">MCID</dfn> = <a class="local col5 ref" href="#85MI" title='MI' data-ref="85MI">MI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr7getDescEv" title='llvm::MachineInstr::getDesc' data-ref="_ZNK4llvm12MachineInstr7getDescEv">getDesc</a>();</td></tr>
<tr><th id="646">646</th><td>    <b>if</b> (MCID.hasOptionalDef() &amp;&amp;</td></tr>
<tr><th id="647">647</th><td>        MI-&gt;getOperand(MCID.getNumOperands()-<var>1</var>).getReg() == ARM::<span class='error' title="no member named &apos;CPSR&apos; in namespace &apos;llvm::ARM&apos;">CPSR</span>)</td></tr>
<tr><th id="648">648</th><td>      <b>return</b> <b>false</b>;</td></tr>
<tr><th id="649">649</th><td></td></tr>
<tr><th id="650">650</th><td>    <a class="type" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#llvm::MachineInstrBuilder" title='llvm::MachineInstrBuilder' data-ref="llvm::MachineInstrBuilder">MachineInstrBuilder</a> <dfn class="local col2 decl" id="92MIB" title='MIB' data-type='llvm::MachineInstrBuilder' data-ref="92MIB">MIB</dfn> =</td></tr>
<tr><th id="651">651</th><td>        BuildMI(MBB, MI, MI-&gt;getDebugLoc(),</td></tr>
<tr><th id="652">652</th><td>                TII-&gt;<span class='error' title="no member named &apos;get&apos; in &apos;llvm::Thumb2InstrInfo&apos;">get</span>(ARM::<span class='error' title="no member named &apos;tADDrSPi&apos; in namespace &apos;llvm::ARM&apos;">tADDrSPi</span>))</td></tr>
<tr><th id="653">653</th><td>            .add(MI-&gt;getOperand(<var>0</var>))</td></tr>
<tr><th id="654">654</th><td>            .add(MI-&gt;getOperand(<var>1</var>))</td></tr>
<tr><th id="655">655</th><td>            .addImm(Imm / <var>4</var>) <i>// The tADDrSPi has an implied scale by four.</i></td></tr>
<tr><th id="656">656</th><td>            .add(<span class='error' title="calling &apos;predOps&apos; with incomplete return type &apos;std::array&lt;MachineOperand, 2&gt;&apos;">predOps</span>(ARMCC::AL));</td></tr>
<tr><th id="657">657</th><td></td></tr>
<tr><th id="658">658</th><td>    <i>// Transfer MI flags.</i></td></tr>
<tr><th id="659">659</th><td>    <a class="local col2 ref" href="#92MIB" title='MIB' data-ref="92MIB">MIB</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder10setMIFlagsEj" title='llvm::MachineInstrBuilder::setMIFlags' data-ref="_ZNK4llvm19MachineInstrBuilder10setMIFlagsEj">setMIFlags</a>(<a class="local col5 ref" href="#85MI" title='MI' data-ref="85MI">MI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr8getFlagsEv" title='llvm::MachineInstr::getFlags' data-ref="_ZNK4llvm12MachineInstr8getFlagsEv">getFlags</a>());</td></tr>
<tr><th id="660">660</th><td></td></tr>
<tr><th id="661">661</th><td>    <a class="macro" href="../../../include/llvm/Support/Debug.h.html#122" title="do { if (::llvm::DebugFlag &amp;&amp; ::llvm::isCurrentDebugType(&quot;t2-reduce-size&quot;)) { errs() &lt;&lt; &quot;Converted 32-bit: &quot; &lt;&lt; *MI &lt;&lt; &quot;       to 16-bit: &quot; &lt;&lt; *MIB; } } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(<a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm4errsEv" title='llvm::errs' data-ref="_ZN4llvm4errsEv">errs</a>() <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"Converted 32-bit: "</q> <a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvmlsERNS_11raw_ostreamERKNS_12MachineInstrE" title='llvm::operator&lt;&lt;' data-ref="_ZN4llvmlsERNS_11raw_ostreamERKNS_12MachineInstrE">&lt;&lt;</a> *<a class="local col5 ref" href="#85MI" title='MI' data-ref="85MI">MI</a></td></tr>
<tr><th id="662">662</th><td>                      <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"       to 16-bit: "</q> <a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvmlsERNS_11raw_ostreamERKNS_12MachineInstrE" title='llvm::operator&lt;&lt;' data-ref="_ZN4llvmlsERNS_11raw_ostreamERKNS_12MachineInstrE">&lt;&lt;</a> *<a class="ref fake" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuildercvPNS_12MachineInstrEEv" title='llvm::MachineInstrBuilder::operator llvm::MachineInstr *' data-ref="_ZNK4llvm19MachineInstrBuildercvPNS_12MachineInstrEEv"></a><a class="local col2 ref" href="#92MIB" title='MIB' data-ref="92MIB">MIB</a>);</td></tr>
<tr><th id="663">663</th><td></td></tr>
<tr><th id="664">664</th><td>    <a class="local col4 ref" href="#84MBB" title='MBB' data-ref="84MBB">MBB</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock11erase_instrEPNS_12MachineInstrE" title='llvm::MachineBasicBlock::erase_instr' data-ref="_ZN4llvm17MachineBasicBlock11erase_instrEPNS_12MachineInstrE">erase_instr</a>(<a class="local col5 ref" href="#85MI" title='MI' data-ref="85MI">MI</a>);</td></tr>
<tr><th id="665">665</th><td>    <a class="ref" href="../../../include/llvm/ADT/Statistic.h.html#_ZN4llvm9StatisticppEv" title='llvm::Statistic::operator++' data-ref="_ZN4llvm9StatisticppEv">++</a><a class="ref" href="#49" title='NumNarrows' data-ref="NumNarrows">NumNarrows</a>;</td></tr>
<tr><th id="666">666</th><td>    <b>return</b> <b>true</b>;</td></tr>
<tr><th id="667">667</th><td>  }</td></tr>
<tr><th id="668">668</th><td></td></tr>
<tr><th id="669">669</th><td>  <b>if</b> (<a class="local col6 ref" href="#86Entry" title='Entry' data-ref="86Entry">Entry</a>.<a class="tu ref" href="#(anonymousnamespace)::ReduceEntry::LowRegs1" title='(anonymous namespace)::ReduceEntry::LowRegs1' data-use='r' data-ref="(anonymousnamespace)::ReduceEntry::LowRegs1">LowRegs1</a> &amp;&amp; !<a class="tu ref" href="#_ZL13VerifyLowRegsPN4llvm12MachineInstrE" title='VerifyLowRegs' data-use='c' data-ref="_ZL13VerifyLowRegsPN4llvm12MachineInstrE">VerifyLowRegs</a>(<a class="local col5 ref" href="#85MI" title='MI' data-ref="85MI">MI</a>))</td></tr>
<tr><th id="670">670</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="671">671</th><td></td></tr>
<tr><th id="672">672</th><td>  <b>if</b> (<a class="local col5 ref" href="#85MI" title='MI' data-ref="85MI">MI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr14mayLoadOrStoreENS0_9QueryTypeE" title='llvm::MachineInstr::mayLoadOrStore' data-ref="_ZNK4llvm12MachineInstr14mayLoadOrStoreENS0_9QueryTypeE">mayLoadOrStore</a>())</td></tr>
<tr><th id="673">673</th><td>    <b>return</b> <a class="tu member" href="#_ZN12_GLOBAL__N_116Thumb2SizeReduce15ReduceLoadStoreERN4llvm17MachineBasicBlockEPNS1_12MachineInstrERKNS_11ReduceEntryE" title='(anonymous namespace)::Thumb2SizeReduce::ReduceLoadStore' data-use='c' data-ref="_ZN12_GLOBAL__N_116Thumb2SizeReduce15ReduceLoadStoreERN4llvm17MachineBasicBlockEPNS1_12MachineInstrERKNS_11ReduceEntryE">ReduceLoadStore</a>(<span class='refarg'><a class="local col4 ref" href="#84MBB" title='MBB' data-ref="84MBB">MBB</a></span>, <a class="local col5 ref" href="#85MI" title='MI' data-ref="85MI">MI</a>, <a class="local col6 ref" href="#86Entry" title='Entry' data-ref="86Entry">Entry</a>);</td></tr>
<tr><th id="674">674</th><td></td></tr>
<tr><th id="675">675</th><td>  <b>switch</b> (<a class="local col9 ref" href="#89Opc" title='Opc' data-ref="89Opc">Opc</a>) {</td></tr>
<tr><th id="676">676</th><td>  <b>default</b>: <b>break</b>;</td></tr>
<tr><th id="677">677</th><td>  <b>case</b> ARM::<span class='error' title="no member named &apos;t2ADDSri&apos; in namespace &apos;llvm::ARM&apos;">t2ADDSri</span>:</td></tr>
<tr><th id="678">678</th><td>  <b>case</b> ARM::<span class='error' title="no member named &apos;t2ADDSrr&apos; in namespace &apos;llvm::ARM&apos;">t2ADDSrr</span>: {</td></tr>
<tr><th id="679">679</th><td>    <em>unsigned</em> PredReg = <var>0</var>;</td></tr>
<tr><th id="680">680</th><td>    <b>if</b> (getInstrPredicate(*MI, PredReg) == ARMCC::AL) {</td></tr>
<tr><th id="681">681</th><td>      <b>switch</b> (Opc) {</td></tr>
<tr><th id="682">682</th><td>      <b>default</b>: <b>break</b>;</td></tr>
<tr><th id="683">683</th><td>      <b>case</b> ARM::<span class='error' title="no member named &apos;t2ADDSri&apos; in namespace &apos;llvm::ARM&apos;">t2ADDSri</span>:</td></tr>
<tr><th id="684">684</th><td>        <b>if</b> (ReduceTo2Addr(MBB, MI, Entry, LiveCPSR, IsSelfLoop))</td></tr>
<tr><th id="685">685</th><td>          <b>return</b> <b>true</b>;</td></tr>
<tr><th id="686">686</th><td>        <a class="macro" href="../../../include/llvm/Support/Compiler.h.html#252" title="[[clang::fallthrough]]" data-ref="_M/LLVM_FALLTHROUGH">LLVM_FALLTHROUGH</a>;</td></tr>
<tr><th id="687">687</th><td>      <b>case</b> ARM::<span class='error' title="no member named &apos;t2ADDSrr&apos; in namespace &apos;llvm::ARM&apos;">t2ADDSrr</span>:</td></tr>
<tr><th id="688">688</th><td>        <b>return</b> ReduceToNarrow(MBB, MI, Entry, LiveCPSR, IsSelfLoop);</td></tr>
<tr><th id="689">689</th><td>      }</td></tr>
<tr><th id="690">690</th><td>    }</td></tr>
<tr><th id="691">691</th><td>    <b>break</b>;</td></tr>
<tr><th id="692">692</th><td>  }</td></tr>
<tr><th id="693">693</th><td>  <b>case</b> ARM::<span class='error' title="no member named &apos;t2RSBri&apos; in namespace &apos;llvm::ARM&apos;">t2RSBri</span>:</td></tr>
<tr><th id="694">694</th><td>  <b>case</b> ARM::<span class='error' title="no member named &apos;t2RSBSri&apos; in namespace &apos;llvm::ARM&apos;">t2RSBSri</span>:</td></tr>
<tr><th id="695">695</th><td>  <b>case</b> ARM::<span class='error' title="no member named &apos;t2SXTB&apos; in namespace &apos;llvm::ARM&apos;">t2SXTB</span>:</td></tr>
<tr><th id="696">696</th><td>  <b>case</b> ARM::<span class='error' title="no member named &apos;t2SXTH&apos; in namespace &apos;llvm::ARM&apos;">t2SXTH</span>:</td></tr>
<tr><th id="697">697</th><td>  <b>case</b> ARM::<span class='error' title="no member named &apos;t2UXTB&apos; in namespace &apos;llvm::ARM&apos;">t2UXTB</span>:</td></tr>
<tr><th id="698">698</th><td>  <b>case</b> ARM::<span class='error' title="no member named &apos;t2UXTH&apos; in namespace &apos;llvm::ARM&apos;">t2UXTH</span>:</td></tr>
<tr><th id="699">699</th><td>    <b>if</b> (MI-&gt;getOperand(<var>2</var>).getImm() == <var>0</var>)</td></tr>
<tr><th id="700">700</th><td>      <b>return</b> ReduceToNarrow(MBB, MI, Entry, LiveCPSR, IsSelfLoop);</td></tr>
<tr><th id="701">701</th><td>    <b>break</b>;</td></tr>
<tr><th id="702">702</th><td>  <b>case</b> ARM::<span class='error' title="no member named &apos;t2MOVi16&apos; in namespace &apos;llvm::ARM&apos;">t2MOVi16</span>:</td></tr>
<tr><th id="703">703</th><td>    <i>// Can convert only 'pure' immediate operands, not immediates obtained as</i></td></tr>
<tr><th id="704">704</th><td><i>    // globals' addresses.</i></td></tr>
<tr><th id="705">705</th><td>    <b>if</b> (MI-&gt;getOperand(<var>1</var>).isImm())</td></tr>
<tr><th id="706">706</th><td>      <b>return</b> ReduceToNarrow(MBB, MI, Entry, LiveCPSR, IsSelfLoop);</td></tr>
<tr><th id="707">707</th><td>    <b>break</b>;</td></tr>
<tr><th id="708">708</th><td>  <b>case</b> ARM::<span class='error' title="no member named &apos;t2CMPrr&apos; in namespace &apos;llvm::ARM&apos;">t2CMPrr</span>: {</td></tr>
<tr><th id="709">709</th><td>    <i>// Try to reduce to the lo-reg only version first. Why there are two</i></td></tr>
<tr><th id="710">710</th><td><i>    // versions of the instruction is a mystery.</i></td></tr>
<tr><th id="711">711</th><td><i>    // It would be nice to just have two entries in the master table that</i></td></tr>
<tr><th id="712">712</th><td><i>    // are prioritized, but the table assumes a unique entry for each</i></td></tr>
<tr><th id="713">713</th><td><i>    // source insn opcode. So for now, we hack a local entry record to use.</i></td></tr>
<tr><th id="714">714</th><td>    <em>static</em> <em>const</em> ReduceEntry NarrowEntry =</td></tr>
<tr><th id="715">715</th><td>      { ARM::<span class='error' title="no member named &apos;t2CMPrr&apos; in namespace &apos;llvm::ARM&apos;">t2CMPrr</span>,ARM::<span class='error' title="no member named &apos;tCMPr&apos; in namespace &apos;llvm::ARM&apos;">tCMPr</span>, <var>0</var>, <var>0</var>, <var>0</var>, <var>1</var>, <var>1</var>,<var>2</var>, <var>0</var>, <var>0</var>,<var>1</var>,<var>0</var> };</td></tr>
<tr><th id="716">716</th><td>    <b>if</b> (ReduceToNarrow(MBB, MI, NarrowEntry, LiveCPSR, IsSelfLoop))</td></tr>
<tr><th id="717">717</th><td>      <b>return</b> <b>true</b>;</td></tr>
<tr><th id="718">718</th><td>    <b>return</b> ReduceToNarrow(MBB, MI, Entry, LiveCPSR, IsSelfLoop);</td></tr>
<tr><th id="719">719</th><td>  }</td></tr>
<tr><th id="720">720</th><td>  <b>case</b> ARM::<span class='error' title="no member named &apos;t2TEQrr&apos; in namespace &apos;llvm::ARM&apos;">t2TEQrr</span>: {</td></tr>
<tr><th id="721">721</th><td>    <em>unsigned</em> PredReg = <var>0</var>;</td></tr>
<tr><th id="722">722</th><td>    <i>// Can only convert to eors if we're not in an IT block.</i></td></tr>
<tr><th id="723">723</th><td>    <b>if</b> (getInstrPredicate(*MI, PredReg) != ARMCC::AL)</td></tr>
<tr><th id="724">724</th><td>      <b>break</b>;</td></tr>
<tr><th id="725">725</th><td>    <i>// TODO if Operand 0 is not killed but Operand 1 is, then we could write</i></td></tr>
<tr><th id="726">726</th><td><i>    // to Op1 instead.</i></td></tr>
<tr><th id="727">727</th><td>    <b>if</b> (MI-&gt;getOperand(<var>0</var>).isKill())</td></tr>
<tr><th id="728">728</th><td>      <b>return</b> ReduceToNarrow(MBB, MI, Entry, LiveCPSR, IsSelfLoop);</td></tr>
<tr><th id="729">729</th><td>  }</td></tr>
<tr><th id="730">730</th><td>  }</td></tr>
<tr><th id="731">731</th><td>  <b>return</b> <b>false</b>;</td></tr>
<tr><th id="732">732</th><td>}</td></tr>
<tr><th id="733">733</th><td></td></tr>
<tr><th id="734">734</th><td><em>bool</em></td></tr>
<tr><th id="735">735</th><td><a class="tu type" href="#(anonymousnamespace)::Thumb2SizeReduce" title='(anonymous namespace)::Thumb2SizeReduce' data-ref="(anonymousnamespace)::Thumb2SizeReduce">Thumb2SizeReduce</a>::<dfn class="tu decl def" id="_ZN12_GLOBAL__N_116Thumb2SizeReduce13ReduceTo2AddrERN4llvm17MachineBasicBlockEPNS1_12MachineInstrERKNS_11ReduceEntryEbb" title='(anonymous namespace)::Thumb2SizeReduce::ReduceTo2Addr' data-type='bool (anonymous namespace)::Thumb2SizeReduce::ReduceTo2Addr(llvm::MachineBasicBlock &amp; MBB, llvm::MachineInstr * MI, const (anonymous namespace)::ReduceEntry &amp; Entry, bool LiveCPSR, bool IsSelfLoop)' data-ref="_ZN12_GLOBAL__N_116Thumb2SizeReduce13ReduceTo2AddrERN4llvm17MachineBasicBlockEPNS1_12MachineInstrERKNS_11ReduceEntryEbb">ReduceTo2Addr</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> &amp;<dfn class="local col3 decl" id="93MBB" title='MBB' data-type='llvm::MachineBasicBlock &amp;' data-ref="93MBB">MBB</dfn>, <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *<dfn class="local col4 decl" id="94MI" title='MI' data-type='llvm::MachineInstr *' data-ref="94MI">MI</dfn>,</td></tr>
<tr><th id="736">736</th><td>                                <em>const</em> <a class="tu type" href="#(anonymousnamespace)::ReduceEntry" title='(anonymous namespace)::ReduceEntry' data-ref="(anonymousnamespace)::ReduceEntry">ReduceEntry</a> &amp;<dfn class="local col5 decl" id="95Entry" title='Entry' data-type='const (anonymous namespace)::ReduceEntry &amp;' data-ref="95Entry">Entry</dfn>,</td></tr>
<tr><th id="737">737</th><td>                                <em>bool</em> <dfn class="local col6 decl" id="96LiveCPSR" title='LiveCPSR' data-type='bool' data-ref="96LiveCPSR">LiveCPSR</dfn>, <em>bool</em> <dfn class="local col7 decl" id="97IsSelfLoop" title='IsSelfLoop' data-type='bool' data-ref="97IsSelfLoop">IsSelfLoop</dfn>) {</td></tr>
<tr><th id="738">738</th><td>  <b>if</b> (<a class="ref fake" href="../../../include/llvm/Support/CommandLine.h.html#_ZNK4llvm2cl11opt_storageIT_Lb0ELb0EEcvS2_Ev" title='llvm::cl::opt_storage&lt;type-parameter-0-0, false, false&gt;::operator type-parameter-0-0' data-ref="_ZNK4llvm2cl11opt_storageIT_Lb0ELb0EEcvS2_Ev"></a><a class="tu ref" href="#ReduceLimit2Addr" title='ReduceLimit2Addr' data-use='m' data-ref="ReduceLimit2Addr">ReduceLimit2Addr</a> != -<var>1</var> &amp;&amp; ((<em>int</em>)<a class="ref fake" href="../../../include/llvm/ADT/Statistic.h.html#_ZNK4llvm9StatisticcvjEv" title='llvm::Statistic::operator unsigned int' data-ref="_ZNK4llvm9StatisticcvjEv"></a><a class="ref" href="#50" title='Num2Addrs' data-ref="Num2Addrs">Num2Addrs</a> &gt;= <a class="ref fake" href="../../../include/llvm/Support/CommandLine.h.html#_ZNK4llvm2cl11opt_storageIT_Lb0ELb0EEcvS2_Ev" title='llvm::cl::opt_storage&lt;type-parameter-0-0, false, false&gt;::operator type-parameter-0-0' data-ref="_ZNK4llvm2cl11opt_storageIT_Lb0ELb0EEcvS2_Ev"></a><a class="tu ref" href="#ReduceLimit2Addr" title='ReduceLimit2Addr' data-use='m' data-ref="ReduceLimit2Addr">ReduceLimit2Addr</a>))</td></tr>
<tr><th id="739">739</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="740">740</th><td></td></tr>
<tr><th id="741">741</th><td>  <b>if</b> (!<a class="tu member" href="#(anonymousnamespace)::Thumb2SizeReduce::OptimizeSize" title='(anonymous namespace)::Thumb2SizeReduce::OptimizeSize' data-use='r' data-ref="(anonymousnamespace)::Thumb2SizeReduce::OptimizeSize">OptimizeSize</a> &amp;&amp; <a class="local col5 ref" href="#95Entry" title='Entry' data-ref="95Entry">Entry</a>.<a class="tu ref" href="#(anonymousnamespace)::ReduceEntry::AvoidMovs" title='(anonymous namespace)::ReduceEntry::AvoidMovs' data-use='r' data-ref="(anonymousnamespace)::ReduceEntry::AvoidMovs">AvoidMovs</a> &amp;&amp; <a class="tu member" href="#(anonymousnamespace)::Thumb2SizeReduce::STI" title='(anonymous namespace)::Thumb2SizeReduce::STI' data-use='r' data-ref="(anonymousnamespace)::Thumb2SizeReduce::STI">STI</a>-&gt;<a class="ref" href="ARMSubtarget.h.html#_ZNK4llvm12ARMSubtarget23avoidMOVsShifterOperandEv" title='llvm::ARMSubtarget::avoidMOVsShifterOperand' data-ref="_ZNK4llvm12ARMSubtarget23avoidMOVsShifterOperandEv">avoidMOVsShifterOperand</a>())</td></tr>
<tr><th id="742">742</th><td>    <i>// Don't issue movs with shifter operand for some CPUs unless we</i></td></tr>
<tr><th id="743">743</th><td><i>    // are optimizing for size.</i></td></tr>
<tr><th id="744">744</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="745">745</th><td></td></tr>
<tr><th id="746">746</th><td>  <em>unsigned</em> <dfn class="local col8 decl" id="98Reg0" title='Reg0' data-type='unsigned int' data-ref="98Reg0">Reg0</dfn> = <a class="local col4 ref" href="#94MI" title='MI' data-ref="94MI">MI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="747">747</th><td>  <em>unsigned</em> <dfn class="local col9 decl" id="99Reg1" title='Reg1' data-type='unsigned int' data-ref="99Reg1">Reg1</dfn> = <a class="local col4 ref" href="#94MI" title='MI' data-ref="94MI">MI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>1</var>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="748">748</th><td>  <i>// t2MUL is "special". The tied source operand is second, not first.</i></td></tr>
<tr><th id="749">749</th><td>  <b>if</b> (MI-&gt;getOpcode() == ARM::<span class='error' title="no member named &apos;t2MUL&apos; in namespace &apos;llvm::ARM&apos;">t2MUL</span>) {</td></tr>
<tr><th id="750">750</th><td>    <em>unsigned</em> <dfn class="local col0 decl" id="100Reg2" title='Reg2' data-type='unsigned int' data-ref="100Reg2">Reg2</dfn> = <a class="local col4 ref" href="#94MI" title='MI' data-ref="94MI">MI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>2</var>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="751">751</th><td>    <i>// Early exit if the regs aren't all low regs.</i></td></tr>
<tr><th id="752">752</th><td>    <b>if</b> (!<a class="ref" href="MCTargetDesc/ARMBaseInfo.h.html#_ZN4llvmL16isARMLowRegisterEj" title='llvm::isARMLowRegister' data-ref="_ZN4llvmL16isARMLowRegisterEj">isARMLowRegister</a>(<a class="local col8 ref" href="#98Reg0" title='Reg0' data-ref="98Reg0">Reg0</a>) || !<a class="ref" href="MCTargetDesc/ARMBaseInfo.h.html#_ZN4llvmL16isARMLowRegisterEj" title='llvm::isARMLowRegister' data-ref="_ZN4llvmL16isARMLowRegisterEj">isARMLowRegister</a>(<a class="local col9 ref" href="#99Reg1" title='Reg1' data-ref="99Reg1">Reg1</a>)</td></tr>
<tr><th id="753">753</th><td>        || !<a class="ref" href="MCTargetDesc/ARMBaseInfo.h.html#_ZN4llvmL16isARMLowRegisterEj" title='llvm::isARMLowRegister' data-ref="_ZN4llvmL16isARMLowRegisterEj">isARMLowRegister</a>(<a class="local col0 ref" href="#100Reg2" title='Reg2' data-ref="100Reg2">Reg2</a>))</td></tr>
<tr><th id="754">754</th><td>      <b>return</b> <b>false</b>;</td></tr>
<tr><th id="755">755</th><td>    <b>if</b> (<a class="local col8 ref" href="#98Reg0" title='Reg0' data-ref="98Reg0">Reg0</a> != <a class="local col0 ref" href="#100Reg2" title='Reg2' data-ref="100Reg2">Reg2</a>) {</td></tr>
<tr><th id="756">756</th><td>      <i>// If the other operand also isn't the same as the destination, we</i></td></tr>
<tr><th id="757">757</th><td><i>      // can't reduce.</i></td></tr>
<tr><th id="758">758</th><td>      <b>if</b> (<a class="local col9 ref" href="#99Reg1" title='Reg1' data-ref="99Reg1">Reg1</a> != <a class="local col8 ref" href="#98Reg0" title='Reg0' data-ref="98Reg0">Reg0</a>)</td></tr>
<tr><th id="759">759</th><td>        <b>return</b> <b>false</b>;</td></tr>
<tr><th id="760">760</th><td>      <i>// Try to commute the operands to make it a 2-address instruction.</i></td></tr>
<tr><th id="761">761</th><td>      <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *<dfn class="local col1 decl" id="101CommutedMI" title='CommutedMI' data-type='llvm::MachineInstr *' data-ref="101CommutedMI">CommutedMI</dfn> = TII-&gt;<span class='error' title="no member named &apos;commuteInstruction&apos; in &apos;llvm::Thumb2InstrInfo&apos;">commuteInstruction</span>(*MI);</td></tr>
<tr><th id="762">762</th><td>      <b>if</b> (!<a class="local col1 ref" href="#101CommutedMI" title='CommutedMI' data-ref="101CommutedMI">CommutedMI</a>)</td></tr>
<tr><th id="763">763</th><td>        <b>return</b> <b>false</b>;</td></tr>
<tr><th id="764">764</th><td>    }</td></tr>
<tr><th id="765">765</th><td>  } <b>else</b> <b>if</b> (<a class="local col8 ref" href="#98Reg0" title='Reg0' data-ref="98Reg0">Reg0</a> != <a class="local col9 ref" href="#99Reg1" title='Reg1' data-ref="99Reg1">Reg1</a>) {</td></tr>
<tr><th id="766">766</th><td>    <i>// Try to commute the operands to make it a 2-address instruction.</i></td></tr>
<tr><th id="767">767</th><td>    <em>unsigned</em> <dfn class="local col2 decl" id="102CommOpIdx1" title='CommOpIdx1' data-type='unsigned int' data-ref="102CommOpIdx1">CommOpIdx1</dfn> = <var>1</var>;</td></tr>
<tr><th id="768">768</th><td>    <em>unsigned</em> <dfn class="local col3 decl" id="103CommOpIdx2" title='CommOpIdx2' data-type='unsigned int' data-ref="103CommOpIdx2">CommOpIdx2</dfn> = <a class="type" href="../../../include/llvm/CodeGen/TargetInstrInfo.h.html#llvm::TargetInstrInfo" title='llvm::TargetInstrInfo' data-ref="llvm::TargetInstrInfo">TargetInstrInfo</a>::<a class="ref" href="../../../include/llvm/CodeGen/TargetInstrInfo.h.html#llvm::TargetInstrInfo::CommuteAnyOperandIndex" title='llvm::TargetInstrInfo::CommuteAnyOperandIndex' data-ref="llvm::TargetInstrInfo::CommuteAnyOperandIndex">CommuteAnyOperandIndex</a>;</td></tr>
<tr><th id="769">769</th><td>    <b>if</b> (!TII-&gt;<span class='error' title="no member named &apos;findCommutedOpIndices&apos; in &apos;llvm::Thumb2InstrInfo&apos;">findCommutedOpIndices</span>(*MI, CommOpIdx1, CommOpIdx2) ||</td></tr>
<tr><th id="770">770</th><td>        MI-&gt;getOperand(CommOpIdx2).getReg() != Reg0)</td></tr>
<tr><th id="771">771</th><td>      <b>return</b> <b>false</b>;</td></tr>
<tr><th id="772">772</th><td>    <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *<dfn class="local col4 decl" id="104CommutedMI" title='CommutedMI' data-type='llvm::MachineInstr *' data-ref="104CommutedMI">CommutedMI</dfn> =</td></tr>
<tr><th id="773">773</th><td>        TII-&gt;<span class='error' title="no member named &apos;commuteInstruction&apos; in &apos;llvm::Thumb2InstrInfo&apos;">commuteInstruction</span>(*MI, <b>false</b>, CommOpIdx1, CommOpIdx2);</td></tr>
<tr><th id="774">774</th><td>    <b>if</b> (!<a class="local col4 ref" href="#104CommutedMI" title='CommutedMI' data-ref="104CommutedMI">CommutedMI</a>)</td></tr>
<tr><th id="775">775</th><td>      <b>return</b> <b>false</b>;</td></tr>
<tr><th id="776">776</th><td>  }</td></tr>
<tr><th id="777">777</th><td>  <b>if</b> (<a class="local col5 ref" href="#95Entry" title='Entry' data-ref="95Entry">Entry</a>.<a class="tu ref" href="#(anonymousnamespace)::ReduceEntry::LowRegs2" title='(anonymous namespace)::ReduceEntry::LowRegs2' data-use='r' data-ref="(anonymousnamespace)::ReduceEntry::LowRegs2">LowRegs2</a> &amp;&amp; !<a class="ref" href="MCTargetDesc/ARMBaseInfo.h.html#_ZN4llvmL16isARMLowRegisterEj" title='llvm::isARMLowRegister' data-ref="_ZN4llvmL16isARMLowRegisterEj">isARMLowRegister</a>(<a class="local col8 ref" href="#98Reg0" title='Reg0' data-ref="98Reg0">Reg0</a>))</td></tr>
<tr><th id="778">778</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="779">779</th><td>  <b>if</b> (<a class="local col5 ref" href="#95Entry" title='Entry' data-ref="95Entry">Entry</a>.<a class="tu ref" href="#(anonymousnamespace)::ReduceEntry::Imm2Limit" title='(anonymous namespace)::ReduceEntry::Imm2Limit' data-use='r' data-ref="(anonymousnamespace)::ReduceEntry::Imm2Limit">Imm2Limit</a>) {</td></tr>
<tr><th id="780">780</th><td>    <em>unsigned</em> <dfn class="local col5 decl" id="105Imm" title='Imm' data-type='unsigned int' data-ref="105Imm">Imm</dfn> = <a class="local col4 ref" href="#94MI" title='MI' data-ref="94MI">MI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>2</var>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getImmEv" title='llvm::MachineOperand::getImm' data-ref="_ZNK4llvm14MachineOperand6getImmEv">getImm</a>();</td></tr>
<tr><th id="781">781</th><td>    <em>unsigned</em> <dfn class="local col6 decl" id="106Limit" title='Limit' data-type='unsigned int' data-ref="106Limit">Limit</dfn> = (<var>1</var> &lt;&lt; <a class="local col5 ref" href="#95Entry" title='Entry' data-ref="95Entry">Entry</a>.<a class="tu ref" href="#(anonymousnamespace)::ReduceEntry::Imm2Limit" title='(anonymous namespace)::ReduceEntry::Imm2Limit' data-use='r' data-ref="(anonymousnamespace)::ReduceEntry::Imm2Limit">Imm2Limit</a>) - <var>1</var>;</td></tr>
<tr><th id="782">782</th><td>    <b>if</b> (<a class="local col5 ref" href="#105Imm" title='Imm' data-ref="105Imm">Imm</a> &gt; <a class="local col6 ref" href="#106Limit" title='Limit' data-ref="106Limit">Limit</a>)</td></tr>
<tr><th id="783">783</th><td>      <b>return</b> <b>false</b>;</td></tr>
<tr><th id="784">784</th><td>  } <b>else</b> {</td></tr>
<tr><th id="785">785</th><td>    <em>unsigned</em> <dfn class="local col7 decl" id="107Reg2" title='Reg2' data-type='unsigned int' data-ref="107Reg2">Reg2</dfn> = <a class="local col4 ref" href="#94MI" title='MI' data-ref="94MI">MI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>2</var>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="786">786</th><td>    <b>if</b> (<a class="local col5 ref" href="#95Entry" title='Entry' data-ref="95Entry">Entry</a>.<a class="tu ref" href="#(anonymousnamespace)::ReduceEntry::LowRegs2" title='(anonymous namespace)::ReduceEntry::LowRegs2' data-use='r' data-ref="(anonymousnamespace)::ReduceEntry::LowRegs2">LowRegs2</a> &amp;&amp; !<a class="ref" href="MCTargetDesc/ARMBaseInfo.h.html#_ZN4llvmL16isARMLowRegisterEj" title='llvm::isARMLowRegister' data-ref="_ZN4llvmL16isARMLowRegisterEj">isARMLowRegister</a>(<a class="local col7 ref" href="#107Reg2" title='Reg2' data-ref="107Reg2">Reg2</a>))</td></tr>
<tr><th id="787">787</th><td>      <b>return</b> <b>false</b>;</td></tr>
<tr><th id="788">788</th><td>  }</td></tr>
<tr><th id="789">789</th><td></td></tr>
<tr><th id="790">790</th><td>  <i>// Check if it's possible / necessary to transfer the predicate.</i></td></tr>
<tr><th id="791">791</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/MC/MCInstrDesc.h.html#llvm::MCInstrDesc" title='llvm::MCInstrDesc' data-ref="llvm::MCInstrDesc">MCInstrDesc</a> &amp;<dfn class="local col8 decl" id="108NewMCID" title='NewMCID' data-type='const llvm::MCInstrDesc &amp;' data-ref="108NewMCID">NewMCID</dfn> = TII-&gt;<span class='error' title="no member named &apos;get&apos; in &apos;llvm::Thumb2InstrInfo&apos;">get</span>(Entry.NarrowOpc2);</td></tr>
<tr><th id="792">792</th><td>  <em>unsigned</em> <dfn class="local col9 decl" id="109PredReg" title='PredReg' data-type='unsigned int' data-ref="109PredReg">PredReg</dfn> = <var>0</var>;</td></tr>
<tr><th id="793">793</th><td>  <span class="namespace">ARMCC::</span><a class="type" href="Utils/ARMBaseInfo.h.html#llvm::ARMCC::CondCodes" title='llvm::ARMCC::CondCodes' data-ref="llvm::ARMCC::CondCodes">CondCodes</a> <dfn class="local col0 decl" id="110Pred" title='Pred' data-type='ARMCC::CondCodes' data-ref="110Pred">Pred</dfn> = <a class="ref" href="ARMBaseInstrInfo.h.html#_ZN4llvm17getInstrPredicateERKNS_12MachineInstrERj" title='llvm::getInstrPredicate' data-ref="_ZN4llvm17getInstrPredicateERKNS_12MachineInstrERj">getInstrPredicate</a>(*<a class="local col4 ref" href="#94MI" title='MI' data-ref="94MI">MI</a>, <span class='refarg'><a class="local col9 ref" href="#109PredReg" title='PredReg' data-ref="109PredReg">PredReg</a></span>);</td></tr>
<tr><th id="794">794</th><td>  <em>bool</em> <dfn class="local col1 decl" id="111SkipPred" title='SkipPred' data-type='bool' data-ref="111SkipPred">SkipPred</dfn> = <b>false</b>;</td></tr>
<tr><th id="795">795</th><td>  <b>if</b> (<a class="local col0 ref" href="#110Pred" title='Pred' data-ref="110Pred">Pred</a> != <span class="namespace">ARMCC::</span><a class="enum" href="Utils/ARMBaseInfo.h.html#llvm::ARMCC::CondCodes::AL" title='llvm::ARMCC::CondCodes::AL' data-ref="llvm::ARMCC::CondCodes::AL">AL</a>) {</td></tr>
<tr><th id="796">796</th><td>    <b>if</b> (!<a class="local col8 ref" href="#108NewMCID" title='NewMCID' data-ref="108NewMCID">NewMCID</a>.<a class="ref" href="../../../include/llvm/MC/MCInstrDesc.h.html#_ZNK4llvm11MCInstrDesc12isPredicableEv" title='llvm::MCInstrDesc::isPredicable' data-ref="_ZNK4llvm11MCInstrDesc12isPredicableEv">isPredicable</a>())</td></tr>
<tr><th id="797">797</th><td>      <i>// Can't transfer predicate, fail.</i></td></tr>
<tr><th id="798">798</th><td>      <b>return</b> <b>false</b>;</td></tr>
<tr><th id="799">799</th><td>  } <b>else</b> {</td></tr>
<tr><th id="800">800</th><td>    <a class="local col1 ref" href="#111SkipPred" title='SkipPred' data-ref="111SkipPred">SkipPred</a> = !<a class="local col8 ref" href="#108NewMCID" title='NewMCID' data-ref="108NewMCID">NewMCID</a>.<a class="ref" href="../../../include/llvm/MC/MCInstrDesc.h.html#_ZNK4llvm11MCInstrDesc12isPredicableEv" title='llvm::MCInstrDesc::isPredicable' data-ref="_ZNK4llvm11MCInstrDesc12isPredicableEv">isPredicable</a>();</td></tr>
<tr><th id="801">801</th><td>  }</td></tr>
<tr><th id="802">802</th><td></td></tr>
<tr><th id="803">803</th><td>  <em>bool</em> <dfn class="local col2 decl" id="112HasCC" title='HasCC' data-type='bool' data-ref="112HasCC">HasCC</dfn> = <b>false</b>;</td></tr>
<tr><th id="804">804</th><td>  <em>bool</em> <dfn class="local col3 decl" id="113CCDead" title='CCDead' data-type='bool' data-ref="113CCDead">CCDead</dfn> = <b>false</b>;</td></tr>
<tr><th id="805">805</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/MC/MCInstrDesc.h.html#llvm::MCInstrDesc" title='llvm::MCInstrDesc' data-ref="llvm::MCInstrDesc">MCInstrDesc</a> &amp;<dfn class="local col4 decl" id="114MCID" title='MCID' data-type='const llvm::MCInstrDesc &amp;' data-ref="114MCID">MCID</dfn> = <a class="local col4 ref" href="#94MI" title='MI' data-ref="94MI">MI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr7getDescEv" title='llvm::MachineInstr::getDesc' data-ref="_ZNK4llvm12MachineInstr7getDescEv">getDesc</a>();</td></tr>
<tr><th id="806">806</th><td>  <b>if</b> (<a class="local col4 ref" href="#114MCID" title='MCID' data-ref="114MCID">MCID</a>.<a class="ref" href="../../../include/llvm/MC/MCInstrDesc.h.html#_ZNK4llvm11MCInstrDesc14hasOptionalDefEv" title='llvm::MCInstrDesc::hasOptionalDef' data-ref="_ZNK4llvm11MCInstrDesc14hasOptionalDefEv">hasOptionalDef</a>()) {</td></tr>
<tr><th id="807">807</th><td>    <em>unsigned</em> <dfn class="local col5 decl" id="115NumOps" title='NumOps' data-type='unsigned int' data-ref="115NumOps">NumOps</dfn> = <a class="local col4 ref" href="#114MCID" title='MCID' data-ref="114MCID">MCID</a>.<a class="ref" href="../../../include/llvm/MC/MCInstrDesc.h.html#_ZNK4llvm11MCInstrDesc14getNumOperandsEv" title='llvm::MCInstrDesc::getNumOperands' data-ref="_ZNK4llvm11MCInstrDesc14getNumOperandsEv">getNumOperands</a>();</td></tr>
<tr><th id="808">808</th><td>    HasCC = (MI-&gt;getOperand(NumOps-<var>1</var>).getReg() == ARM::<span class='error' title="no member named &apos;CPSR&apos; in namespace &apos;llvm::ARM&apos;">CPSR</span>);</td></tr>
<tr><th id="809">809</th><td>    <b>if</b> (<a class="local col2 ref" href="#112HasCC" title='HasCC' data-ref="112HasCC">HasCC</a> &amp;&amp; <a class="local col4 ref" href="#94MI" title='MI' data-ref="94MI">MI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<a class="local col5 ref" href="#115NumOps" title='NumOps' data-ref="115NumOps">NumOps</a>-<var>1</var>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6isDeadEv" title='llvm::MachineOperand::isDead' data-ref="_ZNK4llvm14MachineOperand6isDeadEv">isDead</a>())</td></tr>
<tr><th id="810">810</th><td>      <a class="local col3 ref" href="#113CCDead" title='CCDead' data-ref="113CCDead">CCDead</a> = <b>true</b>;</td></tr>
<tr><th id="811">811</th><td>  }</td></tr>
<tr><th id="812">812</th><td>  <b>if</b> (!<a class="tu member" href="#_ZN12_GLOBAL__N_116Thumb2SizeReduce15VerifyPredAndCCEPN4llvm12MachineInstrERKNS_11ReduceEntryEbNS1_5ARMCC9CondCodesEbRbS9_" title='(anonymous namespace)::Thumb2SizeReduce::VerifyPredAndCC' data-use='c' data-ref="_ZN12_GLOBAL__N_116Thumb2SizeReduce15VerifyPredAndCCEPN4llvm12MachineInstrERKNS_11ReduceEntryEbNS1_5ARMCC9CondCodesEbRbS9_">VerifyPredAndCC</a>(<a class="local col4 ref" href="#94MI" title='MI' data-ref="94MI">MI</a>, <a class="local col5 ref" href="#95Entry" title='Entry' data-ref="95Entry">Entry</a>, <b>true</b>, <a class="local col0 ref" href="#110Pred" title='Pred' data-ref="110Pred">Pred</a>, <a class="local col6 ref" href="#96LiveCPSR" title='LiveCPSR' data-ref="96LiveCPSR">LiveCPSR</a>, <span class='refarg'><a class="local col2 ref" href="#112HasCC" title='HasCC' data-ref="112HasCC">HasCC</a></span>, <span class='refarg'><a class="local col3 ref" href="#113CCDead" title='CCDead' data-ref="113CCDead">CCDead</a></span>))</td></tr>
<tr><th id="813">813</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="814">814</th><td></td></tr>
<tr><th id="815">815</th><td>  <i>// Avoid adding a false dependency on partial flag update by some 16-bit</i></td></tr>
<tr><th id="816">816</th><td><i>  // instructions which has the 's' bit set.</i></td></tr>
<tr><th id="817">817</th><td>  <b>if</b> (<a class="local col5 ref" href="#95Entry" title='Entry' data-ref="95Entry">Entry</a>.<a class="tu ref" href="#(anonymousnamespace)::ReduceEntry::PartFlag" title='(anonymous namespace)::ReduceEntry::PartFlag' data-use='r' data-ref="(anonymousnamespace)::ReduceEntry::PartFlag">PartFlag</a> &amp;&amp; <a class="local col8 ref" href="#108NewMCID" title='NewMCID' data-ref="108NewMCID">NewMCID</a>.<a class="ref" href="../../../include/llvm/MC/MCInstrDesc.h.html#_ZNK4llvm11MCInstrDesc14hasOptionalDefEv" title='llvm::MCInstrDesc::hasOptionalDef' data-ref="_ZNK4llvm11MCInstrDesc14hasOptionalDefEv">hasOptionalDef</a>() &amp;&amp; <a class="local col2 ref" href="#112HasCC" title='HasCC' data-ref="112HasCC">HasCC</a> &amp;&amp;</td></tr>
<tr><th id="818">818</th><td>      <a class="tu member" href="#_ZN12_GLOBAL__N_116Thumb2SizeReduce19canAddPseudoFlagDepEPN4llvm12MachineInstrEb" title='(anonymous namespace)::Thumb2SizeReduce::canAddPseudoFlagDep' data-use='c' data-ref="_ZN12_GLOBAL__N_116Thumb2SizeReduce19canAddPseudoFlagDepEPN4llvm12MachineInstrEb">canAddPseudoFlagDep</a>(<a class="local col4 ref" href="#94MI" title='MI' data-ref="94MI">MI</a>, <a class="local col7 ref" href="#97IsSelfLoop" title='IsSelfLoop' data-ref="97IsSelfLoop">IsSelfLoop</a>))</td></tr>
<tr><th id="819">819</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="820">820</th><td></td></tr>
<tr><th id="821">821</th><td>  <i>// Add the 16-bit instruction.</i></td></tr>
<tr><th id="822">822</th><td>  <a class="type" href="../../../include/llvm/IR/DebugLoc.h.html#llvm::DebugLoc" title='llvm::DebugLoc' data-ref="llvm::DebugLoc">DebugLoc</a> <dfn class="local col6 decl" id="116dl" title='dl' data-type='llvm::DebugLoc' data-ref="116dl">dl</dfn> = <a class="ref fake" href="../../../include/llvm/IR/DebugLoc.h.html#33" title='llvm::DebugLoc::DebugLoc' data-ref="_ZN4llvm8DebugLocC1ERKS0_"></a><a class="local col4 ref" href="#94MI" title='MI' data-ref="94MI">MI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr11getDebugLocEv" title='llvm::MachineInstr::getDebugLoc' data-ref="_ZNK4llvm12MachineInstr11getDebugLocEv">getDebugLoc</a>();</td></tr>
<tr><th id="823">823</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#llvm::MachineInstrBuilder" title='llvm::MachineInstrBuilder' data-ref="llvm::MachineInstrBuilder">MachineInstrBuilder</a> <dfn class="local col7 decl" id="117MIB" title='MIB' data-type='llvm::MachineInstrBuilder' data-ref="117MIB">MIB</dfn> = <a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm7BuildMIERNS_17MachineBasicBlockEPNS_12MachineInstrERKNS_8DebugLocERKNS_11MCInstrDescE" title='llvm::BuildMI' data-ref="_ZN4llvm7BuildMIERNS_17MachineBasicBlockEPNS_12MachineInstrERKNS_8DebugLocERKNS_11MCInstrDescE">BuildMI</a>(<span class='refarg'><a class="local col3 ref" href="#93MBB" title='MBB' data-ref="93MBB">MBB</a></span>, <a class="local col4 ref" href="#94MI" title='MI' data-ref="94MI">MI</a>, <a class="local col6 ref" href="#116dl" title='dl' data-ref="116dl">dl</a>, <a class="local col8 ref" href="#108NewMCID" title='NewMCID' data-ref="108NewMCID">NewMCID</a>);</td></tr>
<tr><th id="824">824</th><td>  <a class="local col7 ref" href="#117MIB" title='MIB' data-ref="117MIB">MIB</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder3addERKNS_14MachineOperandE" title='llvm::MachineInstrBuilder::add' data-ref="_ZNK4llvm19MachineInstrBuilder3addERKNS_14MachineOperandE">add</a>(<a class="local col4 ref" href="#94MI" title='MI' data-ref="94MI">MI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>));</td></tr>
<tr><th id="825">825</th><td>  <b>if</b> (<a class="local col8 ref" href="#108NewMCID" title='NewMCID' data-ref="108NewMCID">NewMCID</a>.<a class="ref" href="../../../include/llvm/MC/MCInstrDesc.h.html#_ZNK4llvm11MCInstrDesc14hasOptionalDefEv" title='llvm::MCInstrDesc::hasOptionalDef' data-ref="_ZNK4llvm11MCInstrDesc14hasOptionalDefEv">hasOptionalDef</a>())</td></tr>
<tr><th id="826">826</th><td>    <a class="local col7 ref" href="#117MIB" title='MIB' data-ref="117MIB">MIB</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder3addERKNS_14MachineOperandE" title='llvm::MachineInstrBuilder::add' data-ref="_ZNK4llvm19MachineInstrBuilder3addERKNS_14MachineOperandE">add</a>(<a class="local col2 ref" href="#112HasCC" title='HasCC' data-ref="112HasCC">HasCC</a> ? <a class="ref" href="ARMBaseInstrInfo.h.html#_ZN4llvmL12t1CondCodeOpEb" title='llvm::t1CondCodeOp' data-ref="_ZN4llvmL12t1CondCodeOpEb">t1CondCodeOp</a>(<a class="local col3 ref" href="#113CCDead" title='CCDead' data-ref="113CCDead">CCDead</a>) : <a class="ref" href="ARMBaseInstrInfo.h.html#_ZN4llvmL10condCodeOpEj" title='llvm::condCodeOp' data-ref="_ZN4llvmL10condCodeOpEj">condCodeOp</a>());</td></tr>
<tr><th id="827">827</th><td></td></tr>
<tr><th id="828">828</th><td>  <i>// Transfer the rest of operands.</i></td></tr>
<tr><th id="829">829</th><td>  <em>unsigned</em> <dfn class="local col8 decl" id="118NumOps" title='NumOps' data-type='unsigned int' data-ref="118NumOps">NumOps</dfn> = <a class="local col4 ref" href="#114MCID" title='MCID' data-ref="114MCID">MCID</a>.<a class="ref" href="../../../include/llvm/MC/MCInstrDesc.h.html#_ZNK4llvm11MCInstrDesc14getNumOperandsEv" title='llvm::MCInstrDesc::getNumOperands' data-ref="_ZNK4llvm11MCInstrDesc14getNumOperandsEv">getNumOperands</a>();</td></tr>
<tr><th id="830">830</th><td>  <b>for</b> (<em>unsigned</em> <dfn class="local col9 decl" id="119i" title='i' data-type='unsigned int' data-ref="119i">i</dfn> = <var>1</var>, <dfn class="local col0 decl" id="120e" title='e' data-type='unsigned int' data-ref="120e">e</dfn> = <a class="local col4 ref" href="#94MI" title='MI' data-ref="94MI">MI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr14getNumOperandsEv" title='llvm::MachineInstr::getNumOperands' data-ref="_ZNK4llvm12MachineInstr14getNumOperandsEv">getNumOperands</a>(); <a class="local col9 ref" href="#119i" title='i' data-ref="119i">i</a> != <a class="local col0 ref" href="#120e" title='e' data-ref="120e">e</a>; ++<a class="local col9 ref" href="#119i" title='i' data-ref="119i">i</a>) {</td></tr>
<tr><th id="831">831</th><td>    <b>if</b> (<a class="local col9 ref" href="#119i" title='i' data-ref="119i">i</a> &lt; <a class="local col8 ref" href="#118NumOps" title='NumOps' data-ref="118NumOps">NumOps</a> &amp;&amp; <a class="local col4 ref" href="#114MCID" title='MCID' data-ref="114MCID">MCID</a>.<a class="ref" href="../../../include/llvm/MC/MCInstrDesc.h.html#llvm::MCInstrDesc::OpInfo" title='llvm::MCInstrDesc::OpInfo' data-ref="llvm::MCInstrDesc::OpInfo">OpInfo</a>[<a class="local col9 ref" href="#119i" title='i' data-ref="119i">i</a>].<a class="ref" href="../../../include/llvm/MC/MCInstrDesc.h.html#_ZNK4llvm13MCOperandInfo13isOptionalDefEv" title='llvm::MCOperandInfo::isOptionalDef' data-ref="_ZNK4llvm13MCOperandInfo13isOptionalDefEv">isOptionalDef</a>())</td></tr>
<tr><th id="832">832</th><td>      <b>continue</b>;</td></tr>
<tr><th id="833">833</th><td>    <b>if</b> (<a class="local col1 ref" href="#111SkipPred" title='SkipPred' data-ref="111SkipPred">SkipPred</a> &amp;&amp; <a class="local col4 ref" href="#114MCID" title='MCID' data-ref="114MCID">MCID</a>.<a class="ref" href="../../../include/llvm/MC/MCInstrDesc.h.html#llvm::MCInstrDesc::OpInfo" title='llvm::MCInstrDesc::OpInfo' data-ref="llvm::MCInstrDesc::OpInfo">OpInfo</a>[<a class="local col9 ref" href="#119i" title='i' data-ref="119i">i</a>].<a class="ref" href="../../../include/llvm/MC/MCInstrDesc.h.html#_ZNK4llvm13MCOperandInfo11isPredicateEv" title='llvm::MCOperandInfo::isPredicate' data-ref="_ZNK4llvm13MCOperandInfo11isPredicateEv">isPredicate</a>())</td></tr>
<tr><th id="834">834</th><td>      <b>continue</b>;</td></tr>
<tr><th id="835">835</th><td>    <a class="local col7 ref" href="#117MIB" title='MIB' data-ref="117MIB">MIB</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder3addERKNS_14MachineOperandE" title='llvm::MachineInstrBuilder::add' data-ref="_ZNK4llvm19MachineInstrBuilder3addERKNS_14MachineOperandE">add</a>(<a class="local col4 ref" href="#94MI" title='MI' data-ref="94MI">MI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<a class="local col9 ref" href="#119i" title='i' data-ref="119i">i</a>));</td></tr>
<tr><th id="836">836</th><td>  }</td></tr>
<tr><th id="837">837</th><td></td></tr>
<tr><th id="838">838</th><td>  <i>// Transfer MI flags.</i></td></tr>
<tr><th id="839">839</th><td>  <a class="local col7 ref" href="#117MIB" title='MIB' data-ref="117MIB">MIB</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder10setMIFlagsEj" title='llvm::MachineInstrBuilder::setMIFlags' data-ref="_ZNK4llvm19MachineInstrBuilder10setMIFlagsEj">setMIFlags</a>(<a class="local col4 ref" href="#94MI" title='MI' data-ref="94MI">MI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr8getFlagsEv" title='llvm::MachineInstr::getFlags' data-ref="_ZNK4llvm12MachineInstr8getFlagsEv">getFlags</a>());</td></tr>
<tr><th id="840">840</th><td></td></tr>
<tr><th id="841">841</th><td>  <a class="macro" href="../../../include/llvm/Support/Debug.h.html#122" title="do { if (::llvm::DebugFlag &amp;&amp; ::llvm::isCurrentDebugType(&quot;t2-reduce-size&quot;)) { errs() &lt;&lt; &quot;Converted 32-bit: &quot; &lt;&lt; *MI &lt;&lt; &quot;       to 16-bit: &quot; &lt;&lt; *MIB; } } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(<a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm4errsEv" title='llvm::errs' data-ref="_ZN4llvm4errsEv">errs</a>() <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"Converted 32-bit: "</q> <a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvmlsERNS_11raw_ostreamERKNS_12MachineInstrE" title='llvm::operator&lt;&lt;' data-ref="_ZN4llvmlsERNS_11raw_ostreamERKNS_12MachineInstrE">&lt;&lt;</a> *<a class="local col4 ref" href="#94MI" title='MI' data-ref="94MI">MI</a></td></tr>
<tr><th id="842">842</th><td>                    <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"       to 16-bit: "</q> <a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvmlsERNS_11raw_ostreamERKNS_12MachineInstrE" title='llvm::operator&lt;&lt;' data-ref="_ZN4llvmlsERNS_11raw_ostreamERKNS_12MachineInstrE">&lt;&lt;</a> *<a class="ref fake" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuildercvPNS_12MachineInstrEEv" title='llvm::MachineInstrBuilder::operator llvm::MachineInstr *' data-ref="_ZNK4llvm19MachineInstrBuildercvPNS_12MachineInstrEEv"></a><a class="local col7 ref" href="#117MIB" title='MIB' data-ref="117MIB">MIB</a>);</td></tr>
<tr><th id="843">843</th><td></td></tr>
<tr><th id="844">844</th><td>  <a class="local col3 ref" href="#93MBB" title='MBB' data-ref="93MBB">MBB</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock11erase_instrEPNS_12MachineInstrE" title='llvm::MachineBasicBlock::erase_instr' data-ref="_ZN4llvm17MachineBasicBlock11erase_instrEPNS_12MachineInstrE">erase_instr</a>(<a class="local col4 ref" href="#94MI" title='MI' data-ref="94MI">MI</a>);</td></tr>
<tr><th id="845">845</th><td>  <a class="ref" href="../../../include/llvm/ADT/Statistic.h.html#_ZN4llvm9StatisticppEv" title='llvm::Statistic::operator++' data-ref="_ZN4llvm9StatisticppEv">++</a><a class="ref" href="#50" title='Num2Addrs' data-ref="Num2Addrs">Num2Addrs</a>;</td></tr>
<tr><th id="846">846</th><td>  <b>return</b> <b>true</b>;</td></tr>
<tr><th id="847">847</th><td>}</td></tr>
<tr><th id="848">848</th><td></td></tr>
<tr><th id="849">849</th><td><em>bool</em></td></tr>
<tr><th id="850">850</th><td><a class="tu type" href="#(anonymousnamespace)::Thumb2SizeReduce" title='(anonymous namespace)::Thumb2SizeReduce' data-ref="(anonymousnamespace)::Thumb2SizeReduce">Thumb2SizeReduce</a>::<dfn class="tu decl def" id="_ZN12_GLOBAL__N_116Thumb2SizeReduce14ReduceToNarrowERN4llvm17MachineBasicBlockEPNS1_12MachineInstrERKNS_11ReduceEntryEbb" title='(anonymous namespace)::Thumb2SizeReduce::ReduceToNarrow' data-type='bool (anonymous namespace)::Thumb2SizeReduce::ReduceToNarrow(llvm::MachineBasicBlock &amp; MBB, llvm::MachineInstr * MI, const (anonymous namespace)::ReduceEntry &amp; Entry, bool LiveCPSR, bool IsSelfLoop)' data-ref="_ZN12_GLOBAL__N_116Thumb2SizeReduce14ReduceToNarrowERN4llvm17MachineBasicBlockEPNS1_12MachineInstrERKNS_11ReduceEntryEbb">ReduceToNarrow</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> &amp;<dfn class="local col1 decl" id="121MBB" title='MBB' data-type='llvm::MachineBasicBlock &amp;' data-ref="121MBB">MBB</dfn>, <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *<dfn class="local col2 decl" id="122MI" title='MI' data-type='llvm::MachineInstr *' data-ref="122MI">MI</dfn>,</td></tr>
<tr><th id="851">851</th><td>                                 <em>const</em> <a class="tu type" href="#(anonymousnamespace)::ReduceEntry" title='(anonymous namespace)::ReduceEntry' data-ref="(anonymousnamespace)::ReduceEntry">ReduceEntry</a> &amp;<dfn class="local col3 decl" id="123Entry" title='Entry' data-type='const (anonymous namespace)::ReduceEntry &amp;' data-ref="123Entry">Entry</dfn>,</td></tr>
<tr><th id="852">852</th><td>                                 <em>bool</em> <dfn class="local col4 decl" id="124LiveCPSR" title='LiveCPSR' data-type='bool' data-ref="124LiveCPSR">LiveCPSR</dfn>, <em>bool</em> <dfn class="local col5 decl" id="125IsSelfLoop" title='IsSelfLoop' data-type='bool' data-ref="125IsSelfLoop">IsSelfLoop</dfn>) {</td></tr>
<tr><th id="853">853</th><td>  <b>if</b> (<a class="ref fake" href="../../../include/llvm/Support/CommandLine.h.html#_ZNK4llvm2cl11opt_storageIT_Lb0ELb0EEcvS2_Ev" title='llvm::cl::opt_storage&lt;type-parameter-0-0, false, false&gt;::operator type-parameter-0-0' data-ref="_ZNK4llvm2cl11opt_storageIT_Lb0ELb0EEcvS2_Ev"></a><a class="tu ref" href="#ReduceLimit" title='ReduceLimit' data-use='m' data-ref="ReduceLimit">ReduceLimit</a> != -<var>1</var> &amp;&amp; ((<em>int</em>)<a class="ref fake" href="../../../include/llvm/ADT/Statistic.h.html#_ZNK4llvm9StatisticcvjEv" title='llvm::Statistic::operator unsigned int' data-ref="_ZNK4llvm9StatisticcvjEv"></a><a class="ref" href="#49" title='NumNarrows' data-ref="NumNarrows">NumNarrows</a> &gt;= <a class="ref fake" href="../../../include/llvm/Support/CommandLine.h.html#_ZNK4llvm2cl11opt_storageIT_Lb0ELb0EEcvS2_Ev" title='llvm::cl::opt_storage&lt;type-parameter-0-0, false, false&gt;::operator type-parameter-0-0' data-ref="_ZNK4llvm2cl11opt_storageIT_Lb0ELb0EEcvS2_Ev"></a><a class="tu ref" href="#ReduceLimit" title='ReduceLimit' data-use='m' data-ref="ReduceLimit">ReduceLimit</a>))</td></tr>
<tr><th id="854">854</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="855">855</th><td></td></tr>
<tr><th id="856">856</th><td>  <b>if</b> (!<a class="tu member" href="#(anonymousnamespace)::Thumb2SizeReduce::OptimizeSize" title='(anonymous namespace)::Thumb2SizeReduce::OptimizeSize' data-use='r' data-ref="(anonymousnamespace)::Thumb2SizeReduce::OptimizeSize">OptimizeSize</a> &amp;&amp; <a class="local col3 ref" href="#123Entry" title='Entry' data-ref="123Entry">Entry</a>.<a class="tu ref" href="#(anonymousnamespace)::ReduceEntry::AvoidMovs" title='(anonymous namespace)::ReduceEntry::AvoidMovs' data-use='r' data-ref="(anonymousnamespace)::ReduceEntry::AvoidMovs">AvoidMovs</a> &amp;&amp; <a class="tu member" href="#(anonymousnamespace)::Thumb2SizeReduce::STI" title='(anonymous namespace)::Thumb2SizeReduce::STI' data-use='r' data-ref="(anonymousnamespace)::Thumb2SizeReduce::STI">STI</a>-&gt;<a class="ref" href="ARMSubtarget.h.html#_ZNK4llvm12ARMSubtarget23avoidMOVsShifterOperandEv" title='llvm::ARMSubtarget::avoidMOVsShifterOperand' data-ref="_ZNK4llvm12ARMSubtarget23avoidMOVsShifterOperandEv">avoidMOVsShifterOperand</a>())</td></tr>
<tr><th id="857">857</th><td>    <i>// Don't issue movs with shifter operand for some CPUs unless we</i></td></tr>
<tr><th id="858">858</th><td><i>    // are optimizing for size.</i></td></tr>
<tr><th id="859">859</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="860">860</th><td></td></tr>
<tr><th id="861">861</th><td>  <em>unsigned</em> <dfn class="local col6 decl" id="126Limit" title='Limit' data-type='unsigned int' data-ref="126Limit">Limit</dfn> = ~<var>0U</var>;</td></tr>
<tr><th id="862">862</th><td>  <b>if</b> (<a class="local col3 ref" href="#123Entry" title='Entry' data-ref="123Entry">Entry</a>.<a class="tu ref" href="#(anonymousnamespace)::ReduceEntry::Imm1Limit" title='(anonymous namespace)::ReduceEntry::Imm1Limit' data-use='r' data-ref="(anonymousnamespace)::ReduceEntry::Imm1Limit">Imm1Limit</a>)</td></tr>
<tr><th id="863">863</th><td>    <a class="local col6 ref" href="#126Limit" title='Limit' data-ref="126Limit">Limit</a> = (<var>1</var> &lt;&lt; <a class="local col3 ref" href="#123Entry" title='Entry' data-ref="123Entry">Entry</a>.<a class="tu ref" href="#(anonymousnamespace)::ReduceEntry::Imm1Limit" title='(anonymous namespace)::ReduceEntry::Imm1Limit' data-use='r' data-ref="(anonymousnamespace)::ReduceEntry::Imm1Limit">Imm1Limit</a>) - <var>1</var>;</td></tr>
<tr><th id="864">864</th><td></td></tr>
<tr><th id="865">865</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/MC/MCInstrDesc.h.html#llvm::MCInstrDesc" title='llvm::MCInstrDesc' data-ref="llvm::MCInstrDesc">MCInstrDesc</a> &amp;<dfn class="local col7 decl" id="127MCID" title='MCID' data-type='const llvm::MCInstrDesc &amp;' data-ref="127MCID">MCID</dfn> = <a class="local col2 ref" href="#122MI" title='MI' data-ref="122MI">MI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr7getDescEv" title='llvm::MachineInstr::getDesc' data-ref="_ZNK4llvm12MachineInstr7getDescEv">getDesc</a>();</td></tr>
<tr><th id="866">866</th><td>  <b>for</b> (<em>unsigned</em> <dfn class="local col8 decl" id="128i" title='i' data-type='unsigned int' data-ref="128i">i</dfn> = <var>0</var>, <dfn class="local col9 decl" id="129e" title='e' data-type='unsigned int' data-ref="129e">e</dfn> = <a class="local col7 ref" href="#127MCID" title='MCID' data-ref="127MCID">MCID</a>.<a class="ref" href="../../../include/llvm/MC/MCInstrDesc.h.html#_ZNK4llvm11MCInstrDesc14getNumOperandsEv" title='llvm::MCInstrDesc::getNumOperands' data-ref="_ZNK4llvm11MCInstrDesc14getNumOperandsEv">getNumOperands</a>(); <a class="local col8 ref" href="#128i" title='i' data-ref="128i">i</a> != <a class="local col9 ref" href="#129e" title='e' data-ref="129e">e</a>; ++<a class="local col8 ref" href="#128i" title='i' data-ref="128i">i</a>) {</td></tr>
<tr><th id="867">867</th><td>    <b>if</b> (<a class="local col7 ref" href="#127MCID" title='MCID' data-ref="127MCID">MCID</a>.<a class="ref" href="../../../include/llvm/MC/MCInstrDesc.h.html#llvm::MCInstrDesc::OpInfo" title='llvm::MCInstrDesc::OpInfo' data-ref="llvm::MCInstrDesc::OpInfo">OpInfo</a>[<a class="local col8 ref" href="#128i" title='i' data-ref="128i">i</a>].<a class="ref" href="../../../include/llvm/MC/MCInstrDesc.h.html#_ZNK4llvm13MCOperandInfo11isPredicateEv" title='llvm::MCOperandInfo::isPredicate' data-ref="_ZNK4llvm13MCOperandInfo11isPredicateEv">isPredicate</a>())</td></tr>
<tr><th id="868">868</th><td>      <b>continue</b>;</td></tr>
<tr><th id="869">869</th><td>    <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a> &amp;<dfn class="local col0 decl" id="130MO" title='MO' data-type='const llvm::MachineOperand &amp;' data-ref="130MO">MO</dfn> = <a class="local col2 ref" href="#122MI" title='MI' data-ref="122MI">MI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<a class="local col8 ref" href="#128i" title='i' data-ref="128i">i</a>);</td></tr>
<tr><th id="870">870</th><td>    <b>if</b> (<a class="local col0 ref" href="#130MO" title='MO' data-ref="130MO">MO</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isRegEv" title='llvm::MachineOperand::isReg' data-ref="_ZNK4llvm14MachineOperand5isRegEv">isReg</a>()) {</td></tr>
<tr><th id="871">871</th><td>      <em>unsigned</em> <dfn class="local col1 decl" id="131Reg" title='Reg' data-type='unsigned int' data-ref="131Reg">Reg</dfn> = <a class="local col0 ref" href="#130MO" title='MO' data-ref="130MO">MO</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="872">872</th><td>      <b>if</b> (!Reg || Reg == ARM::<span class='error' title="no member named &apos;CPSR&apos; in namespace &apos;llvm::ARM&apos;">CPSR</span>)</td></tr>
<tr><th id="873">873</th><td>        <b>continue</b>;</td></tr>
<tr><th id="874">874</th><td>      <b>if</b> (<a class="local col3 ref" href="#123Entry" title='Entry' data-ref="123Entry">Entry</a>.<a class="tu ref" href="#(anonymousnamespace)::ReduceEntry::LowRegs1" title='(anonymous namespace)::ReduceEntry::LowRegs1' data-use='r' data-ref="(anonymousnamespace)::ReduceEntry::LowRegs1">LowRegs1</a> &amp;&amp; !<a class="ref" href="MCTargetDesc/ARMBaseInfo.h.html#_ZN4llvmL16isARMLowRegisterEj" title='llvm::isARMLowRegister' data-ref="_ZN4llvmL16isARMLowRegisterEj">isARMLowRegister</a>(<a class="local col1 ref" href="#131Reg" title='Reg' data-ref="131Reg">Reg</a>))</td></tr>
<tr><th id="875">875</th><td>        <b>return</b> <b>false</b>;</td></tr>
<tr><th id="876">876</th><td>    } <b>else</b> <b>if</b> (<a class="local col0 ref" href="#130MO" title='MO' data-ref="130MO">MO</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isImmEv" title='llvm::MachineOperand::isImm' data-ref="_ZNK4llvm14MachineOperand5isImmEv">isImm</a>() &amp;&amp;</td></tr>
<tr><th id="877">877</th><td>               !<a class="local col7 ref" href="#127MCID" title='MCID' data-ref="127MCID">MCID</a>.<a class="ref" href="../../../include/llvm/MC/MCInstrDesc.h.html#llvm::MCInstrDesc::OpInfo" title='llvm::MCInstrDesc::OpInfo' data-ref="llvm::MCInstrDesc::OpInfo">OpInfo</a>[<a class="local col8 ref" href="#128i" title='i' data-ref="128i">i</a>].<a class="ref" href="../../../include/llvm/MC/MCInstrDesc.h.html#_ZNK4llvm13MCOperandInfo11isPredicateEv" title='llvm::MCOperandInfo::isPredicate' data-ref="_ZNK4llvm13MCOperandInfo11isPredicateEv">isPredicate</a>()) {</td></tr>
<tr><th id="878">878</th><td>      <b>if</b> (((<em>unsigned</em>)<a class="local col0 ref" href="#130MO" title='MO' data-ref="130MO">MO</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getImmEv" title='llvm::MachineOperand::getImm' data-ref="_ZNK4llvm14MachineOperand6getImmEv">getImm</a>()) &gt; <a class="local col6 ref" href="#126Limit" title='Limit' data-ref="126Limit">Limit</a>)</td></tr>
<tr><th id="879">879</th><td>        <b>return</b> <b>false</b>;</td></tr>
<tr><th id="880">880</th><td>    }</td></tr>
<tr><th id="881">881</th><td>  }</td></tr>
<tr><th id="882">882</th><td></td></tr>
<tr><th id="883">883</th><td>  <i>// Check if it's possible / necessary to transfer the predicate.</i></td></tr>
<tr><th id="884">884</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/MC/MCInstrDesc.h.html#llvm::MCInstrDesc" title='llvm::MCInstrDesc' data-ref="llvm::MCInstrDesc">MCInstrDesc</a> &amp;<dfn class="local col2 decl" id="132NewMCID" title='NewMCID' data-type='const llvm::MCInstrDesc &amp;' data-ref="132NewMCID">NewMCID</dfn> = TII-&gt;<span class='error' title="no member named &apos;get&apos; in &apos;llvm::Thumb2InstrInfo&apos;">get</span>(Entry.NarrowOpc1);</td></tr>
<tr><th id="885">885</th><td>  <em>unsigned</em> <dfn class="local col3 decl" id="133PredReg" title='PredReg' data-type='unsigned int' data-ref="133PredReg">PredReg</dfn> = <var>0</var>;</td></tr>
<tr><th id="886">886</th><td>  <span class="namespace">ARMCC::</span><a class="type" href="Utils/ARMBaseInfo.h.html#llvm::ARMCC::CondCodes" title='llvm::ARMCC::CondCodes' data-ref="llvm::ARMCC::CondCodes">CondCodes</a> <dfn class="local col4 decl" id="134Pred" title='Pred' data-type='ARMCC::CondCodes' data-ref="134Pred">Pred</dfn> = <a class="ref" href="ARMBaseInstrInfo.h.html#_ZN4llvm17getInstrPredicateERKNS_12MachineInstrERj" title='llvm::getInstrPredicate' data-ref="_ZN4llvm17getInstrPredicateERKNS_12MachineInstrERj">getInstrPredicate</a>(*<a class="local col2 ref" href="#122MI" title='MI' data-ref="122MI">MI</a>, <span class='refarg'><a class="local col3 ref" href="#133PredReg" title='PredReg' data-ref="133PredReg">PredReg</a></span>);</td></tr>
<tr><th id="887">887</th><td>  <em>bool</em> <dfn class="local col5 decl" id="135SkipPred" title='SkipPred' data-type='bool' data-ref="135SkipPred">SkipPred</dfn> = <b>false</b>;</td></tr>
<tr><th id="888">888</th><td>  <b>if</b> (<a class="local col4 ref" href="#134Pred" title='Pred' data-ref="134Pred">Pred</a> != <span class="namespace">ARMCC::</span><a class="enum" href="Utils/ARMBaseInfo.h.html#llvm::ARMCC::CondCodes::AL" title='llvm::ARMCC::CondCodes::AL' data-ref="llvm::ARMCC::CondCodes::AL">AL</a>) {</td></tr>
<tr><th id="889">889</th><td>    <b>if</b> (!<a class="local col2 ref" href="#132NewMCID" title='NewMCID' data-ref="132NewMCID">NewMCID</a>.<a class="ref" href="../../../include/llvm/MC/MCInstrDesc.h.html#_ZNK4llvm11MCInstrDesc12isPredicableEv" title='llvm::MCInstrDesc::isPredicable' data-ref="_ZNK4llvm11MCInstrDesc12isPredicableEv">isPredicable</a>())</td></tr>
<tr><th id="890">890</th><td>      <i>// Can't transfer predicate, fail.</i></td></tr>
<tr><th id="891">891</th><td>      <b>return</b> <b>false</b>;</td></tr>
<tr><th id="892">892</th><td>  } <b>else</b> {</td></tr>
<tr><th id="893">893</th><td>    <a class="local col5 ref" href="#135SkipPred" title='SkipPred' data-ref="135SkipPred">SkipPred</a> = !<a class="local col2 ref" href="#132NewMCID" title='NewMCID' data-ref="132NewMCID">NewMCID</a>.<a class="ref" href="../../../include/llvm/MC/MCInstrDesc.h.html#_ZNK4llvm11MCInstrDesc12isPredicableEv" title='llvm::MCInstrDesc::isPredicable' data-ref="_ZNK4llvm11MCInstrDesc12isPredicableEv">isPredicable</a>();</td></tr>
<tr><th id="894">894</th><td>  }</td></tr>
<tr><th id="895">895</th><td></td></tr>
<tr><th id="896">896</th><td>  <em>bool</em> <dfn class="local col6 decl" id="136HasCC" title='HasCC' data-type='bool' data-ref="136HasCC">HasCC</dfn> = <b>false</b>;</td></tr>
<tr><th id="897">897</th><td>  <em>bool</em> <dfn class="local col7 decl" id="137CCDead" title='CCDead' data-type='bool' data-ref="137CCDead">CCDead</dfn> = <b>false</b>;</td></tr>
<tr><th id="898">898</th><td>  <b>if</b> (<a class="local col7 ref" href="#127MCID" title='MCID' data-ref="127MCID">MCID</a>.<a class="ref" href="../../../include/llvm/MC/MCInstrDesc.h.html#_ZNK4llvm11MCInstrDesc14hasOptionalDefEv" title='llvm::MCInstrDesc::hasOptionalDef' data-ref="_ZNK4llvm11MCInstrDesc14hasOptionalDefEv">hasOptionalDef</a>()) {</td></tr>
<tr><th id="899">899</th><td>    <em>unsigned</em> <dfn class="local col8 decl" id="138NumOps" title='NumOps' data-type='unsigned int' data-ref="138NumOps">NumOps</dfn> = <a class="local col7 ref" href="#127MCID" title='MCID' data-ref="127MCID">MCID</a>.<a class="ref" href="../../../include/llvm/MC/MCInstrDesc.h.html#_ZNK4llvm11MCInstrDesc14getNumOperandsEv" title='llvm::MCInstrDesc::getNumOperands' data-ref="_ZNK4llvm11MCInstrDesc14getNumOperandsEv">getNumOperands</a>();</td></tr>
<tr><th id="900">900</th><td>    HasCC = (MI-&gt;getOperand(NumOps-<var>1</var>).getReg() == ARM::<span class='error' title="no member named &apos;CPSR&apos; in namespace &apos;llvm::ARM&apos;">CPSR</span>);</td></tr>
<tr><th id="901">901</th><td>    <b>if</b> (<a class="local col6 ref" href="#136HasCC" title='HasCC' data-ref="136HasCC">HasCC</a> &amp;&amp; <a class="local col2 ref" href="#122MI" title='MI' data-ref="122MI">MI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<a class="local col8 ref" href="#138NumOps" title='NumOps' data-ref="138NumOps">NumOps</a>-<var>1</var>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6isDeadEv" title='llvm::MachineOperand::isDead' data-ref="_ZNK4llvm14MachineOperand6isDeadEv">isDead</a>())</td></tr>
<tr><th id="902">902</th><td>      <a class="local col7 ref" href="#137CCDead" title='CCDead' data-ref="137CCDead">CCDead</a> = <b>true</b>;</td></tr>
<tr><th id="903">903</th><td>  }</td></tr>
<tr><th id="904">904</th><td>  <b>if</b> (!<a class="tu member" href="#_ZN12_GLOBAL__N_116Thumb2SizeReduce15VerifyPredAndCCEPN4llvm12MachineInstrERKNS_11ReduceEntryEbNS1_5ARMCC9CondCodesEbRbS9_" title='(anonymous namespace)::Thumb2SizeReduce::VerifyPredAndCC' data-use='c' data-ref="_ZN12_GLOBAL__N_116Thumb2SizeReduce15VerifyPredAndCCEPN4llvm12MachineInstrERKNS_11ReduceEntryEbNS1_5ARMCC9CondCodesEbRbS9_">VerifyPredAndCC</a>(<a class="local col2 ref" href="#122MI" title='MI' data-ref="122MI">MI</a>, <a class="local col3 ref" href="#123Entry" title='Entry' data-ref="123Entry">Entry</a>, <b>false</b>, <a class="local col4 ref" href="#134Pred" title='Pred' data-ref="134Pred">Pred</a>, <a class="local col4 ref" href="#124LiveCPSR" title='LiveCPSR' data-ref="124LiveCPSR">LiveCPSR</a>, <span class='refarg'><a class="local col6 ref" href="#136HasCC" title='HasCC' data-ref="136HasCC">HasCC</a></span>, <span class='refarg'><a class="local col7 ref" href="#137CCDead" title='CCDead' data-ref="137CCDead">CCDead</a></span>))</td></tr>
<tr><th id="905">905</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="906">906</th><td></td></tr>
<tr><th id="907">907</th><td>  <i>// Avoid adding a false dependency on partial flag update by some 16-bit</i></td></tr>
<tr><th id="908">908</th><td><i>  // instructions which has the 's' bit set.</i></td></tr>
<tr><th id="909">909</th><td>  <b>if</b> (<a class="local col3 ref" href="#123Entry" title='Entry' data-ref="123Entry">Entry</a>.<a class="tu ref" href="#(anonymousnamespace)::ReduceEntry::PartFlag" title='(anonymous namespace)::ReduceEntry::PartFlag' data-use='r' data-ref="(anonymousnamespace)::ReduceEntry::PartFlag">PartFlag</a> &amp;&amp; <a class="local col2 ref" href="#132NewMCID" title='NewMCID' data-ref="132NewMCID">NewMCID</a>.<a class="ref" href="../../../include/llvm/MC/MCInstrDesc.h.html#_ZNK4llvm11MCInstrDesc14hasOptionalDefEv" title='llvm::MCInstrDesc::hasOptionalDef' data-ref="_ZNK4llvm11MCInstrDesc14hasOptionalDefEv">hasOptionalDef</a>() &amp;&amp; <a class="local col6 ref" href="#136HasCC" title='HasCC' data-ref="136HasCC">HasCC</a> &amp;&amp;</td></tr>
<tr><th id="910">910</th><td>      <a class="tu member" href="#_ZN12_GLOBAL__N_116Thumb2SizeReduce19canAddPseudoFlagDepEPN4llvm12MachineInstrEb" title='(anonymous namespace)::Thumb2SizeReduce::canAddPseudoFlagDep' data-use='c' data-ref="_ZN12_GLOBAL__N_116Thumb2SizeReduce19canAddPseudoFlagDepEPN4llvm12MachineInstrEb">canAddPseudoFlagDep</a>(<a class="local col2 ref" href="#122MI" title='MI' data-ref="122MI">MI</a>, <a class="local col5 ref" href="#125IsSelfLoop" title='IsSelfLoop' data-ref="125IsSelfLoop">IsSelfLoop</a>))</td></tr>
<tr><th id="911">911</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="912">912</th><td></td></tr>
<tr><th id="913">913</th><td>  <i>// Add the 16-bit instruction.</i></td></tr>
<tr><th id="914">914</th><td>  <a class="type" href="../../../include/llvm/IR/DebugLoc.h.html#llvm::DebugLoc" title='llvm::DebugLoc' data-ref="llvm::DebugLoc">DebugLoc</a> <dfn class="local col9 decl" id="139dl" title='dl' data-type='llvm::DebugLoc' data-ref="139dl">dl</dfn> = <a class="ref fake" href="../../../include/llvm/IR/DebugLoc.h.html#33" title='llvm::DebugLoc::DebugLoc' data-ref="_ZN4llvm8DebugLocC1ERKS0_"></a><a class="local col2 ref" href="#122MI" title='MI' data-ref="122MI">MI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr11getDebugLocEv" title='llvm::MachineInstr::getDebugLoc' data-ref="_ZNK4llvm12MachineInstr11getDebugLocEv">getDebugLoc</a>();</td></tr>
<tr><th id="915">915</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#llvm::MachineInstrBuilder" title='llvm::MachineInstrBuilder' data-ref="llvm::MachineInstrBuilder">MachineInstrBuilder</a> <dfn class="local col0 decl" id="140MIB" title='MIB' data-type='llvm::MachineInstrBuilder' data-ref="140MIB">MIB</dfn> = <a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm7BuildMIERNS_17MachineBasicBlockEPNS_12MachineInstrERKNS_8DebugLocERKNS_11MCInstrDescE" title='llvm::BuildMI' data-ref="_ZN4llvm7BuildMIERNS_17MachineBasicBlockEPNS_12MachineInstrERKNS_8DebugLocERKNS_11MCInstrDescE">BuildMI</a>(<span class='refarg'><a class="local col1 ref" href="#121MBB" title='MBB' data-ref="121MBB">MBB</a></span>, <a class="local col2 ref" href="#122MI" title='MI' data-ref="122MI">MI</a>, <a class="local col9 ref" href="#139dl" title='dl' data-ref="139dl">dl</a>, <a class="local col2 ref" href="#132NewMCID" title='NewMCID' data-ref="132NewMCID">NewMCID</a>);</td></tr>
<tr><th id="916">916</th><td></td></tr>
<tr><th id="917">917</th><td>  <i>// TEQ is special in that it doesn't define a register but we're converting</i></td></tr>
<tr><th id="918">918</th><td><i>  // it into an EOR which does. So add the first operand as a def and then</i></td></tr>
<tr><th id="919">919</th><td><i>  // again as a use.</i></td></tr>
<tr><th id="920">920</th><td>  <b>if</b> (MCID.getOpcode() == ARM::<span class='error' title="no member named &apos;t2TEQrr&apos; in namespace &apos;llvm::ARM&apos;">t2TEQrr</span>) {</td></tr>
<tr><th id="921">921</th><td>    <a class="local col0 ref" href="#140MIB" title='MIB' data-ref="140MIB">MIB</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder3addERKNS_14MachineOperandE" title='llvm::MachineInstrBuilder::add' data-ref="_ZNK4llvm19MachineInstrBuilder3addERKNS_14MachineOperandE">add</a>(<a class="local col2 ref" href="#122MI" title='MI' data-ref="122MI">MI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>));</td></tr>
<tr><th id="922">922</th><td>    <a class="local col0 ref" href="#140MIB" title='MIB' data-ref="140MIB">MIB</a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilderptEv" title='llvm::MachineInstrBuilder::operator-&gt;' data-ref="_ZNK4llvm19MachineInstrBuilderptEv">-&gt;</a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZN4llvm14MachineOperand9setIsKillEb" title='llvm::MachineOperand::setIsKill' data-ref="_ZN4llvm14MachineOperand9setIsKillEb">setIsKill</a>(<b>false</b>);</td></tr>
<tr><th id="923">923</th><td>    <a class="local col0 ref" href="#140MIB" title='MIB' data-ref="140MIB">MIB</a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilderptEv" title='llvm::MachineInstrBuilder::operator-&gt;' data-ref="_ZNK4llvm19MachineInstrBuilderptEv">-&gt;</a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZN4llvm14MachineOperand8setIsDefEb" title='llvm::MachineOperand::setIsDef' data-ref="_ZN4llvm14MachineOperand8setIsDefEb">setIsDef</a>(<b>true</b>);</td></tr>
<tr><th id="924">924</th><td>    <a class="local col0 ref" href="#140MIB" title='MIB' data-ref="140MIB">MIB</a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilderptEv" title='llvm::MachineInstrBuilder::operator-&gt;' data-ref="_ZNK4llvm19MachineInstrBuilderptEv">-&gt;</a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZN4llvm14MachineOperand9setIsDeadEb" title='llvm::MachineOperand::setIsDead' data-ref="_ZN4llvm14MachineOperand9setIsDeadEb">setIsDead</a>(<b>true</b>);</td></tr>
<tr><th id="925">925</th><td></td></tr>
<tr><th id="926">926</th><td>    <b>if</b> (<a class="local col2 ref" href="#132NewMCID" title='NewMCID' data-ref="132NewMCID">NewMCID</a>.<a class="ref" href="../../../include/llvm/MC/MCInstrDesc.h.html#_ZNK4llvm11MCInstrDesc14hasOptionalDefEv" title='llvm::MCInstrDesc::hasOptionalDef' data-ref="_ZNK4llvm11MCInstrDesc14hasOptionalDefEv">hasOptionalDef</a>())</td></tr>
<tr><th id="927">927</th><td>      <a class="local col0 ref" href="#140MIB" title='MIB' data-ref="140MIB">MIB</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder3addERKNS_14MachineOperandE" title='llvm::MachineInstrBuilder::add' data-ref="_ZNK4llvm19MachineInstrBuilder3addERKNS_14MachineOperandE">add</a>(<a class="local col6 ref" href="#136HasCC" title='HasCC' data-ref="136HasCC">HasCC</a> ? <a class="ref" href="ARMBaseInstrInfo.h.html#_ZN4llvmL12t1CondCodeOpEb" title='llvm::t1CondCodeOp' data-ref="_ZN4llvmL12t1CondCodeOpEb">t1CondCodeOp</a>(<a class="local col7 ref" href="#137CCDead" title='CCDead' data-ref="137CCDead">CCDead</a>) : <a class="ref" href="ARMBaseInstrInfo.h.html#_ZN4llvmL10condCodeOpEj" title='llvm::condCodeOp' data-ref="_ZN4llvmL10condCodeOpEj">condCodeOp</a>());</td></tr>
<tr><th id="928">928</th><td>    <a class="local col0 ref" href="#140MIB" title='MIB' data-ref="140MIB">MIB</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder3addERKNS_14MachineOperandE" title='llvm::MachineInstrBuilder::add' data-ref="_ZNK4llvm19MachineInstrBuilder3addERKNS_14MachineOperandE">add</a>(<a class="local col2 ref" href="#122MI" title='MI' data-ref="122MI">MI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>));</td></tr>
<tr><th id="929">929</th><td>  } <b>else</b> {</td></tr>
<tr><th id="930">930</th><td>    <a class="local col0 ref" href="#140MIB" title='MIB' data-ref="140MIB">MIB</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder3addERKNS_14MachineOperandE" title='llvm::MachineInstrBuilder::add' data-ref="_ZNK4llvm19MachineInstrBuilder3addERKNS_14MachineOperandE">add</a>(<a class="local col2 ref" href="#122MI" title='MI' data-ref="122MI">MI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>));</td></tr>
<tr><th id="931">931</th><td>    <b>if</b> (<a class="local col2 ref" href="#132NewMCID" title='NewMCID' data-ref="132NewMCID">NewMCID</a>.<a class="ref" href="../../../include/llvm/MC/MCInstrDesc.h.html#_ZNK4llvm11MCInstrDesc14hasOptionalDefEv" title='llvm::MCInstrDesc::hasOptionalDef' data-ref="_ZNK4llvm11MCInstrDesc14hasOptionalDefEv">hasOptionalDef</a>())</td></tr>
<tr><th id="932">932</th><td>      <a class="local col0 ref" href="#140MIB" title='MIB' data-ref="140MIB">MIB</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder3addERKNS_14MachineOperandE" title='llvm::MachineInstrBuilder::add' data-ref="_ZNK4llvm19MachineInstrBuilder3addERKNS_14MachineOperandE">add</a>(<a class="local col6 ref" href="#136HasCC" title='HasCC' data-ref="136HasCC">HasCC</a> ? <a class="ref" href="ARMBaseInstrInfo.h.html#_ZN4llvmL12t1CondCodeOpEb" title='llvm::t1CondCodeOp' data-ref="_ZN4llvmL12t1CondCodeOpEb">t1CondCodeOp</a>(<a class="local col7 ref" href="#137CCDead" title='CCDead' data-ref="137CCDead">CCDead</a>) : <a class="ref" href="ARMBaseInstrInfo.h.html#_ZN4llvmL10condCodeOpEj" title='llvm::condCodeOp' data-ref="_ZN4llvmL10condCodeOpEj">condCodeOp</a>());</td></tr>
<tr><th id="933">933</th><td>  }</td></tr>
<tr><th id="934">934</th><td></td></tr>
<tr><th id="935">935</th><td>  <i>// Transfer the rest of operands.</i></td></tr>
<tr><th id="936">936</th><td>  <em>unsigned</em> <dfn class="local col1 decl" id="141NumOps" title='NumOps' data-type='unsigned int' data-ref="141NumOps">NumOps</dfn> = <a class="local col7 ref" href="#127MCID" title='MCID' data-ref="127MCID">MCID</a>.<a class="ref" href="../../../include/llvm/MC/MCInstrDesc.h.html#_ZNK4llvm11MCInstrDesc14getNumOperandsEv" title='llvm::MCInstrDesc::getNumOperands' data-ref="_ZNK4llvm11MCInstrDesc14getNumOperandsEv">getNumOperands</a>();</td></tr>
<tr><th id="937">937</th><td>  <b>for</b> (<em>unsigned</em> <dfn class="local col2 decl" id="142i" title='i' data-type='unsigned int' data-ref="142i">i</dfn> = <var>1</var>, <dfn class="local col3 decl" id="143e" title='e' data-type='unsigned int' data-ref="143e">e</dfn> = <a class="local col2 ref" href="#122MI" title='MI' data-ref="122MI">MI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr14getNumOperandsEv" title='llvm::MachineInstr::getNumOperands' data-ref="_ZNK4llvm12MachineInstr14getNumOperandsEv">getNumOperands</a>(); <a class="local col2 ref" href="#142i" title='i' data-ref="142i">i</a> != <a class="local col3 ref" href="#143e" title='e' data-ref="143e">e</a>; ++<a class="local col2 ref" href="#142i" title='i' data-ref="142i">i</a>) {</td></tr>
<tr><th id="938">938</th><td>    <b>if</b> (<a class="local col2 ref" href="#142i" title='i' data-ref="142i">i</a> &lt; <a class="local col1 ref" href="#141NumOps" title='NumOps' data-ref="141NumOps">NumOps</a> &amp;&amp; <a class="local col7 ref" href="#127MCID" title='MCID' data-ref="127MCID">MCID</a>.<a class="ref" href="../../../include/llvm/MC/MCInstrDesc.h.html#llvm::MCInstrDesc::OpInfo" title='llvm::MCInstrDesc::OpInfo' data-ref="llvm::MCInstrDesc::OpInfo">OpInfo</a>[<a class="local col2 ref" href="#142i" title='i' data-ref="142i">i</a>].<a class="ref" href="../../../include/llvm/MC/MCInstrDesc.h.html#_ZNK4llvm13MCOperandInfo13isOptionalDefEv" title='llvm::MCOperandInfo::isOptionalDef' data-ref="_ZNK4llvm13MCOperandInfo13isOptionalDefEv">isOptionalDef</a>())</td></tr>
<tr><th id="939">939</th><td>      <b>continue</b>;</td></tr>
<tr><th id="940">940</th><td>    <b>if</b> ((MCID.getOpcode() == ARM::<span class='error' title="no member named &apos;t2RSBSri&apos; in namespace &apos;llvm::ARM&apos;">t2RSBSri</span> ||</td></tr>
<tr><th id="941">941</th><td>         MCID.getOpcode() == ARM::<span class='error' title="no member named &apos;t2RSBri&apos; in namespace &apos;llvm::ARM&apos;">t2RSBri</span> ||</td></tr>
<tr><th id="942">942</th><td>         MCID.getOpcode() == ARM::<span class='error' title="no member named &apos;t2SXTB&apos; in namespace &apos;llvm::ARM&apos;">t2SXTB</span> ||</td></tr>
<tr><th id="943">943</th><td>         MCID.getOpcode() == ARM::<span class='error' title="no member named &apos;t2SXTH&apos; in namespace &apos;llvm::ARM&apos;">t2SXTH</span> ||</td></tr>
<tr><th id="944">944</th><td>         MCID.getOpcode() == ARM::<span class='error' title="no member named &apos;t2UXTB&apos; in namespace &apos;llvm::ARM&apos;">t2UXTB</span> ||</td></tr>
<tr><th id="945">945</th><td>         MCID.getOpcode() == ARM::<span class='error' title="no member named &apos;t2UXTH&apos; in namespace &apos;llvm::ARM&apos;">t2UXTH</span>) &amp;&amp; i == <var>2</var>)</td></tr>
<tr><th id="946">946</th><td>      <i>// Skip the zero immediate operand, it's now implicit.</i></td></tr>
<tr><th id="947">947</th><td>      <b>continue</b>;</td></tr>
<tr><th id="948">948</th><td>    <em>bool</em> <dfn class="local col4 decl" id="144isPred" title='isPred' data-type='bool' data-ref="144isPred">isPred</dfn> = (<a class="local col2 ref" href="#142i" title='i' data-ref="142i">i</a> &lt; <a class="local col1 ref" href="#141NumOps" title='NumOps' data-ref="141NumOps">NumOps</a> &amp;&amp; <a class="local col7 ref" href="#127MCID" title='MCID' data-ref="127MCID">MCID</a>.<a class="ref" href="../../../include/llvm/MC/MCInstrDesc.h.html#llvm::MCInstrDesc::OpInfo" title='llvm::MCInstrDesc::OpInfo' data-ref="llvm::MCInstrDesc::OpInfo">OpInfo</a>[<a class="local col2 ref" href="#142i" title='i' data-ref="142i">i</a>].<a class="ref" href="../../../include/llvm/MC/MCInstrDesc.h.html#_ZNK4llvm13MCOperandInfo11isPredicateEv" title='llvm::MCOperandInfo::isPredicate' data-ref="_ZNK4llvm13MCOperandInfo11isPredicateEv">isPredicate</a>());</td></tr>
<tr><th id="949">949</th><td>    <b>if</b> (<a class="local col5 ref" href="#135SkipPred" title='SkipPred' data-ref="135SkipPred">SkipPred</a> &amp;&amp; <a class="local col4 ref" href="#144isPred" title='isPred' data-ref="144isPred">isPred</a>)</td></tr>
<tr><th id="950">950</th><td>        <b>continue</b>;</td></tr>
<tr><th id="951">951</th><td>    <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a> &amp;<dfn class="local col5 decl" id="145MO" title='MO' data-type='const llvm::MachineOperand &amp;' data-ref="145MO">MO</dfn> = <a class="local col2 ref" href="#122MI" title='MI' data-ref="122MI">MI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<a class="local col2 ref" href="#142i" title='i' data-ref="142i">i</a>);</td></tr>
<tr><th id="952">952</th><td>    <b>if</b> (MO.isReg() &amp;&amp; MO.isImplicit() &amp;&amp; MO.getReg() == ARM::<span class='error' title="no member named &apos;CPSR&apos; in namespace &apos;llvm::ARM&apos;">CPSR</span>)</td></tr>
<tr><th id="953">953</th><td>      <i>// Skip implicit def of CPSR. Either it's modeled as an optional</i></td></tr>
<tr><th id="954">954</th><td><i>      // def now or it's already an implicit def on the new instruction.</i></td></tr>
<tr><th id="955">955</th><td>      <b>continue</b>;</td></tr>
<tr><th id="956">956</th><td>    <a class="local col0 ref" href="#140MIB" title='MIB' data-ref="140MIB">MIB</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder3addERKNS_14MachineOperandE" title='llvm::MachineInstrBuilder::add' data-ref="_ZNK4llvm19MachineInstrBuilder3addERKNS_14MachineOperandE">add</a>(<a class="local col5 ref" href="#145MO" title='MO' data-ref="145MO">MO</a>);</td></tr>
<tr><th id="957">957</th><td>  }</td></tr>
<tr><th id="958">958</th><td>  <b>if</b> (!MCID.isPredicable() &amp;&amp; NewMCID.isPredicable())</td></tr>
<tr><th id="959">959</th><td>    MIB.add(<span class='error' title="calling &apos;predOps&apos; with incomplete return type &apos;std::array&lt;MachineOperand, 2&gt;&apos;">predOps</span>(ARMCC::AL));</td></tr>
<tr><th id="960">960</th><td></td></tr>
<tr><th id="961">961</th><td>  <i>// Transfer MI flags.</i></td></tr>
<tr><th id="962">962</th><td>  <a class="local col0 ref" href="#140MIB" title='MIB' data-ref="140MIB">MIB</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder10setMIFlagsEj" title='llvm::MachineInstrBuilder::setMIFlags' data-ref="_ZNK4llvm19MachineInstrBuilder10setMIFlagsEj">setMIFlags</a>(<a class="local col2 ref" href="#122MI" title='MI' data-ref="122MI">MI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr8getFlagsEv" title='llvm::MachineInstr::getFlags' data-ref="_ZNK4llvm12MachineInstr8getFlagsEv">getFlags</a>());</td></tr>
<tr><th id="963">963</th><td></td></tr>
<tr><th id="964">964</th><td>  <a class="macro" href="../../../include/llvm/Support/Debug.h.html#122" title="do { if (::llvm::DebugFlag &amp;&amp; ::llvm::isCurrentDebugType(&quot;t2-reduce-size&quot;)) { errs() &lt;&lt; &quot;Converted 32-bit: &quot; &lt;&lt; *MI &lt;&lt; &quot;       to 16-bit: &quot; &lt;&lt; *MIB; } } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(<a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm4errsEv" title='llvm::errs' data-ref="_ZN4llvm4errsEv">errs</a>() <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"Converted 32-bit: "</q> <a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvmlsERNS_11raw_ostreamERKNS_12MachineInstrE" title='llvm::operator&lt;&lt;' data-ref="_ZN4llvmlsERNS_11raw_ostreamERKNS_12MachineInstrE">&lt;&lt;</a> *<a class="local col2 ref" href="#122MI" title='MI' data-ref="122MI">MI</a></td></tr>
<tr><th id="965">965</th><td>                    <a class="ref" href="../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"       to 16-bit: "</q> <a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvmlsERNS_11raw_ostreamERKNS_12MachineInstrE" title='llvm::operator&lt;&lt;' data-ref="_ZN4llvmlsERNS_11raw_ostreamERKNS_12MachineInstrE">&lt;&lt;</a> *<a class="ref fake" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuildercvPNS_12MachineInstrEEv" title='llvm::MachineInstrBuilder::operator llvm::MachineInstr *' data-ref="_ZNK4llvm19MachineInstrBuildercvPNS_12MachineInstrEEv"></a><a class="local col0 ref" href="#140MIB" title='MIB' data-ref="140MIB">MIB</a>);</td></tr>
<tr><th id="966">966</th><td></td></tr>
<tr><th id="967">967</th><td>  <a class="local col1 ref" href="#121MBB" title='MBB' data-ref="121MBB">MBB</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock11erase_instrEPNS_12MachineInstrE" title='llvm::MachineBasicBlock::erase_instr' data-ref="_ZN4llvm17MachineBasicBlock11erase_instrEPNS_12MachineInstrE">erase_instr</a>(<a class="local col2 ref" href="#122MI" title='MI' data-ref="122MI">MI</a>);</td></tr>
<tr><th id="968">968</th><td>  <a class="ref" href="../../../include/llvm/ADT/Statistic.h.html#_ZN4llvm9StatisticppEv" title='llvm::Statistic::operator++' data-ref="_ZN4llvm9StatisticppEv">++</a><a class="ref" href="#49" title='NumNarrows' data-ref="NumNarrows">NumNarrows</a>;</td></tr>
<tr><th id="969">969</th><td>  <b>return</b> <b>true</b>;</td></tr>
<tr><th id="970">970</th><td>}</td></tr>
<tr><th id="971">971</th><td></td></tr>
<tr><th id="972">972</th><td><em>static</em> <em>bool</em> <dfn class="tu decl def" id="_ZL13UpdateCPSRDefRN4llvm12MachineInstrEbRb" title='UpdateCPSRDef' data-type='bool UpdateCPSRDef(llvm::MachineInstr &amp; MI, bool LiveCPSR, bool &amp; DefCPSR)' data-ref="_ZL13UpdateCPSRDefRN4llvm12MachineInstrEbRb">UpdateCPSRDef</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col6 decl" id="146MI" title='MI' data-type='llvm::MachineInstr &amp;' data-ref="146MI">MI</dfn>, <em>bool</em> <dfn class="local col7 decl" id="147LiveCPSR" title='LiveCPSR' data-type='bool' data-ref="147LiveCPSR">LiveCPSR</dfn>, <em>bool</em> &amp;<dfn class="local col8 decl" id="148DefCPSR" title='DefCPSR' data-type='bool &amp;' data-ref="148DefCPSR">DefCPSR</dfn>) {</td></tr>
<tr><th id="973">973</th><td>  <em>bool</em> <dfn class="local col9 decl" id="149HasDef" title='HasDef' data-type='bool' data-ref="149HasDef">HasDef</dfn> = <b>false</b>;</td></tr>
<tr><th id="974">974</th><td>  <b>for</b> (<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a> &amp;<dfn class="local col0 decl" id="150MO" title='MO' data-type='const llvm::MachineOperand &amp;' data-ref="150MO">MO</dfn> : <a class="local col6 ref" href="#146MI" title='MI' data-ref="146MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr8operandsEv" title='llvm::MachineInstr::operands' data-ref="_ZN4llvm12MachineInstr8operandsEv">operands</a>()) {</td></tr>
<tr><th id="975">975</th><td>    <b>if</b> (!<a class="local col0 ref" href="#150MO" title='MO' data-ref="150MO">MO</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isRegEv" title='llvm::MachineOperand::isReg' data-ref="_ZNK4llvm14MachineOperand5isRegEv">isReg</a>() || <a class="local col0 ref" href="#150MO" title='MO' data-ref="150MO">MO</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand7isUndefEv" title='llvm::MachineOperand::isUndef' data-ref="_ZNK4llvm14MachineOperand7isUndefEv">isUndef</a>() || <a class="local col0 ref" href="#150MO" title='MO' data-ref="150MO">MO</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isUseEv" title='llvm::MachineOperand::isUse' data-ref="_ZNK4llvm14MachineOperand5isUseEv">isUse</a>())</td></tr>
<tr><th id="976">976</th><td>      <b>continue</b>;</td></tr>
<tr><th id="977">977</th><td>    <b>if</b> (MO.getReg() != ARM::<span class='error' title="no member named &apos;CPSR&apos; in namespace &apos;llvm::ARM&apos;">CPSR</span>)</td></tr>
<tr><th id="978">978</th><td>      <b>continue</b>;</td></tr>
<tr><th id="979">979</th><td></td></tr>
<tr><th id="980">980</th><td>    <a class="local col8 ref" href="#148DefCPSR" title='DefCPSR' data-ref="148DefCPSR">DefCPSR</a> = <b>true</b>;</td></tr>
<tr><th id="981">981</th><td>    <b>if</b> (!<a class="local col0 ref" href="#150MO" title='MO' data-ref="150MO">MO</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6isDeadEv" title='llvm::MachineOperand::isDead' data-ref="_ZNK4llvm14MachineOperand6isDeadEv">isDead</a>())</td></tr>
<tr><th id="982">982</th><td>      <a class="local col9 ref" href="#149HasDef" title='HasDef' data-ref="149HasDef">HasDef</a> = <b>true</b>;</td></tr>
<tr><th id="983">983</th><td>  }</td></tr>
<tr><th id="984">984</th><td></td></tr>
<tr><th id="985">985</th><td>  <b>return</b> <a class="local col9 ref" href="#149HasDef" title='HasDef' data-ref="149HasDef">HasDef</a> || <a class="local col7 ref" href="#147LiveCPSR" title='LiveCPSR' data-ref="147LiveCPSR">LiveCPSR</a>;</td></tr>
<tr><th id="986">986</th><td>}</td></tr>
<tr><th id="987">987</th><td></td></tr>
<tr><th id="988">988</th><td><em>static</em> <em>bool</em> <dfn class="tu decl def" id="_ZL13UpdateCPSRUseRN4llvm12MachineInstrEb" title='UpdateCPSRUse' data-type='bool UpdateCPSRUse(llvm::MachineInstr &amp; MI, bool LiveCPSR)' data-ref="_ZL13UpdateCPSRUseRN4llvm12MachineInstrEb">UpdateCPSRUse</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col1 decl" id="151MI" title='MI' data-type='llvm::MachineInstr &amp;' data-ref="151MI">MI</dfn>, <em>bool</em> <dfn class="local col2 decl" id="152LiveCPSR" title='LiveCPSR' data-type='bool' data-ref="152LiveCPSR">LiveCPSR</dfn>) {</td></tr>
<tr><th id="989">989</th><td>  <b>for</b> (<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a> &amp;<dfn class="local col3 decl" id="153MO" title='MO' data-type='const llvm::MachineOperand &amp;' data-ref="153MO">MO</dfn> : <a class="local col1 ref" href="#151MI" title='MI' data-ref="151MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr8operandsEv" title='llvm::MachineInstr::operands' data-ref="_ZN4llvm12MachineInstr8operandsEv">operands</a>()) {</td></tr>
<tr><th id="990">990</th><td>    <b>if</b> (!<a class="local col3 ref" href="#153MO" title='MO' data-ref="153MO">MO</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isRegEv" title='llvm::MachineOperand::isReg' data-ref="_ZNK4llvm14MachineOperand5isRegEv">isReg</a>() || <a class="local col3 ref" href="#153MO" title='MO' data-ref="153MO">MO</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand7isUndefEv" title='llvm::MachineOperand::isUndef' data-ref="_ZNK4llvm14MachineOperand7isUndefEv">isUndef</a>() || <a class="local col3 ref" href="#153MO" title='MO' data-ref="153MO">MO</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isDefEv" title='llvm::MachineOperand::isDef' data-ref="_ZNK4llvm14MachineOperand5isDefEv">isDef</a>())</td></tr>
<tr><th id="991">991</th><td>      <b>continue</b>;</td></tr>
<tr><th id="992">992</th><td>    <b>if</b> (MO.getReg() != ARM::<span class='error' title="no member named &apos;CPSR&apos; in namespace &apos;llvm::ARM&apos;">CPSR</span>)</td></tr>
<tr><th id="993">993</th><td>      <b>continue</b>;</td></tr>
<tr><th id="994">994</th><td>    <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (LiveCPSR &amp;&amp; &quot;CPSR liveness tracking is wrong!&quot;) ? void (0) : __assert_fail (&quot;LiveCPSR &amp;&amp; \&quot;CPSR liveness tracking is wrong!\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/ARM/Thumb2SizeReduction.cpp&quot;, 994, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="local col2 ref" href="#152LiveCPSR" title='LiveCPSR' data-ref="152LiveCPSR">LiveCPSR</a> &amp;&amp; <q>"CPSR liveness tracking is wrong!"</q>);</td></tr>
<tr><th id="995">995</th><td>    <b>if</b> (<a class="local col3 ref" href="#153MO" title='MO' data-ref="153MO">MO</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6isKillEv" title='llvm::MachineOperand::isKill' data-ref="_ZNK4llvm14MachineOperand6isKillEv">isKill</a>()) {</td></tr>
<tr><th id="996">996</th><td>      <a class="local col2 ref" href="#152LiveCPSR" title='LiveCPSR' data-ref="152LiveCPSR">LiveCPSR</a> = <b>false</b>;</td></tr>
<tr><th id="997">997</th><td>      <b>break</b>;</td></tr>
<tr><th id="998">998</th><td>    }</td></tr>
<tr><th id="999">999</th><td>  }</td></tr>
<tr><th id="1000">1000</th><td></td></tr>
<tr><th id="1001">1001</th><td>  <b>return</b> <a class="local col2 ref" href="#152LiveCPSR" title='LiveCPSR' data-ref="152LiveCPSR">LiveCPSR</a>;</td></tr>
<tr><th id="1002">1002</th><td>}</td></tr>
<tr><th id="1003">1003</th><td></td></tr>
<tr><th id="1004">1004</th><td><em>bool</em> <a class="tu type" href="#(anonymousnamespace)::Thumb2SizeReduce" title='(anonymous namespace)::Thumb2SizeReduce' data-ref="(anonymousnamespace)::Thumb2SizeReduce">Thumb2SizeReduce</a>::<dfn class="tu decl def" id="_ZN12_GLOBAL__N_116Thumb2SizeReduce8ReduceMIERN4llvm17MachineBasicBlockEPNS1_12MachineInstrEbb" title='(anonymous namespace)::Thumb2SizeReduce::ReduceMI' data-type='bool (anonymous namespace)::Thumb2SizeReduce::ReduceMI(llvm::MachineBasicBlock &amp; MBB, llvm::MachineInstr * MI, bool LiveCPSR, bool IsSelfLoop)' data-ref="_ZN12_GLOBAL__N_116Thumb2SizeReduce8ReduceMIERN4llvm17MachineBasicBlockEPNS1_12MachineInstrEbb">ReduceMI</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> &amp;<dfn class="local col4 decl" id="154MBB" title='MBB' data-type='llvm::MachineBasicBlock &amp;' data-ref="154MBB">MBB</dfn>, <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *<dfn class="local col5 decl" id="155MI" title='MI' data-type='llvm::MachineInstr *' data-ref="155MI">MI</dfn>,</td></tr>
<tr><th id="1005">1005</th><td>                                <em>bool</em> <dfn class="local col6 decl" id="156LiveCPSR" title='LiveCPSR' data-type='bool' data-ref="156LiveCPSR">LiveCPSR</dfn>, <em>bool</em> <dfn class="local col7 decl" id="157IsSelfLoop" title='IsSelfLoop' data-type='bool' data-ref="157IsSelfLoop">IsSelfLoop</dfn>) {</td></tr>
<tr><th id="1006">1006</th><td>  <em>unsigned</em> <dfn class="local col8 decl" id="158Opcode" title='Opcode' data-type='unsigned int' data-ref="158Opcode">Opcode</dfn> = <a class="local col5 ref" href="#155MI" title='MI' data-ref="155MI">MI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>();</td></tr>
<tr><th id="1007">1007</th><td>  <a class="type" href="../../../include/llvm/ADT/DenseMap.h.html#llvm::DenseMap" title='llvm::DenseMap' data-ref="llvm::DenseMap">DenseMap</a>&lt;<em>unsigned</em>, <em>unsigned</em>&gt;::<a class="typedef" href="../../../include/llvm/ADT/DenseMap.h.html#llvm::DenseMapBase{llvm::DenseMap{unsignedint,unsignedint,llvm::DenseMapInfo{unsignedint},llvm::detail::DenseMapPair{unsignedint,unsignedint}},unsigne6908935" title='llvm::DenseMapBase&lt;llvm::DenseMap&lt;unsigned int, unsigned int, llvm::DenseMapInfo&lt;unsigned int&gt;, llvm::detail::DenseMapPair&lt;unsigned int, unsigned int&gt; &gt;, unsigned int, unsigned int, llvm::DenseMapInfo&lt;unsigned int&gt;, llvm::detail::DenseMapPair&lt;unsigned int, unsigned int&gt; &gt;::iterator' data-type='DenseMapIterator&lt;unsigned int, unsigned int, llvm::DenseMapInfo&lt;unsigned int&gt;, llvm::detail::DenseMapPair&lt;unsigned int, unsigned int&gt; &gt;' data-ref="llvm::DenseMapBase{llvm::DenseMap{unsignedint,unsignedint,llvm::DenseMapInfo{unsignedint},llvm::detail::DenseMapPair{unsignedint,unsignedint}},unsigne6908935">iterator</a> <dfn class="local col9 decl" id="159OPI" title='OPI' data-type='DenseMap&lt;unsigned int, unsigned int&gt;::iterator' data-ref="159OPI">OPI</dfn> = <a class="tu member" href="#(anonymousnamespace)::Thumb2SizeReduce::ReduceOpcodeMap" title='(anonymous namespace)::Thumb2SizeReduce::ReduceOpcodeMap' data-use='m' data-ref="(anonymousnamespace)::Thumb2SizeReduce::ReduceOpcodeMap">ReduceOpcodeMap</a>.<a class="ref" href="../../../include/llvm/ADT/DenseMap.h.html#_ZN4llvm12DenseMapBase4findENS_26const_pointer_or_const_refIT0_vE4typeE" title='llvm::DenseMapBase::find' data-ref="_ZN4llvm12DenseMapBase4findENS_26const_pointer_or_const_refIT0_vE4typeE">find</a>(<a class="local col8 ref" href="#158Opcode" title='Opcode' data-ref="158Opcode">Opcode</a>);</td></tr>
<tr><th id="1008">1008</th><td>  <b>if</b> (<a class="local col9 ref" href="#159OPI" title='OPI' data-ref="159OPI">OPI</a> <a class="ref" href="../../../include/llvm/ADT/DenseMap.h.html#_ZNK4llvm16DenseMapIteratoreqERKNS_16DenseMapIteratorIT_T0_T1_T2_Lb1EEE" title='llvm::DenseMapIterator::operator==' data-ref="_ZNK4llvm16DenseMapIteratoreqERKNS_16DenseMapIteratorIT_T0_T1_T2_Lb1EEE">==</a> <a class="ref fake" href="../../../include/llvm/ADT/DenseMap.h.html#_ZN4llvm16DenseMapIteratorC1ERKNS_16DenseMapIteratorIT_T0_T1_T2_XT_EEE" title='llvm::DenseMapIterator::DenseMapIterator&lt;KeyT, ValueT, KeyInfoT, Bucket, IsConst&gt;' data-ref="_ZN4llvm16DenseMapIteratorC1ERKNS_16DenseMapIteratorIT_T0_T1_T2_XT_EEE"></a><a class="tu member" href="#(anonymousnamespace)::Thumb2SizeReduce::ReduceOpcodeMap" title='(anonymous namespace)::Thumb2SizeReduce::ReduceOpcodeMap' data-use='m' data-ref="(anonymousnamespace)::Thumb2SizeReduce::ReduceOpcodeMap">ReduceOpcodeMap</a>.<a class="ref" href="../../../include/llvm/ADT/DenseMap.h.html#_ZN4llvm12DenseMapBase3endEv" title='llvm::DenseMapBase::end' data-ref="_ZN4llvm12DenseMapBase3endEv">end</a>())</td></tr>
<tr><th id="1009">1009</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="1010">1010</th><td>  <em>const</em> <a class="tu type" href="#(anonymousnamespace)::ReduceEntry" title='(anonymous namespace)::ReduceEntry' data-ref="(anonymousnamespace)::ReduceEntry">ReduceEntry</a> &amp;<dfn class="local col0 decl" id="160Entry" title='Entry' data-type='const (anonymous namespace)::ReduceEntry &amp;' data-ref="160Entry">Entry</dfn> = <a class="tu ref" href="#(anonymousnamespace)::ReduceTable" title='(anonymous namespace)::ReduceTable' data-use='r' data-ref="(anonymousnamespace)::ReduceTable">ReduceTable</a>[<a class="local col9 ref" href="#159OPI" title='OPI' data-ref="159OPI">OPI</a><a class="ref" href="../../../include/llvm/ADT/DenseMap.h.html#_ZNK4llvm16DenseMapIteratorptEv" title='llvm::DenseMapIterator::operator-&gt;' data-ref="_ZNK4llvm16DenseMapIteratorptEv">-&gt;</a><a class="ref" href="../../../../../include/c++/7/bits/stl_pair.h.html#std::pair::second" title='std::pair&lt;unsigned int, unsigned int&gt;::second' data-ref="std::pair::second">second</a>];</td></tr>
<tr><th id="1011">1011</th><td></td></tr>
<tr><th id="1012">1012</th><td>  <i>// Don't attempt normal reductions on "special" cases for now.</i></td></tr>
<tr><th id="1013">1013</th><td>  <b>if</b> (<a class="local col0 ref" href="#160Entry" title='Entry' data-ref="160Entry">Entry</a>.<a class="tu ref" href="#(anonymousnamespace)::ReduceEntry::Special" title='(anonymous namespace)::ReduceEntry::Special' data-use='r' data-ref="(anonymousnamespace)::ReduceEntry::Special">Special</a>)</td></tr>
<tr><th id="1014">1014</th><td>    <b>return</b> <a class="tu member" href="#_ZN12_GLOBAL__N_116Thumb2SizeReduce13ReduceSpecialERN4llvm17MachineBasicBlockEPNS1_12MachineInstrERKNS_11ReduceEntryEbb" title='(anonymous namespace)::Thumb2SizeReduce::ReduceSpecial' data-use='c' data-ref="_ZN12_GLOBAL__N_116Thumb2SizeReduce13ReduceSpecialERN4llvm17MachineBasicBlockEPNS1_12MachineInstrERKNS_11ReduceEntryEbb">ReduceSpecial</a>(<span class='refarg'><a class="local col4 ref" href="#154MBB" title='MBB' data-ref="154MBB">MBB</a></span>, <a class="local col5 ref" href="#155MI" title='MI' data-ref="155MI">MI</a>, <a class="local col0 ref" href="#160Entry" title='Entry' data-ref="160Entry">Entry</a>, <a class="local col6 ref" href="#156LiveCPSR" title='LiveCPSR' data-ref="156LiveCPSR">LiveCPSR</a>, <a class="local col7 ref" href="#157IsSelfLoop" title='IsSelfLoop' data-ref="157IsSelfLoop">IsSelfLoop</a>);</td></tr>
<tr><th id="1015">1015</th><td></td></tr>
<tr><th id="1016">1016</th><td>  <i>// Try to transform to a 16-bit two-address instruction.</i></td></tr>
<tr><th id="1017">1017</th><td>  <b>if</b> (<a class="local col0 ref" href="#160Entry" title='Entry' data-ref="160Entry">Entry</a>.<a class="tu ref" href="#(anonymousnamespace)::ReduceEntry::NarrowOpc2" title='(anonymous namespace)::ReduceEntry::NarrowOpc2' data-use='r' data-ref="(anonymousnamespace)::ReduceEntry::NarrowOpc2">NarrowOpc2</a> &amp;&amp;</td></tr>
<tr><th id="1018">1018</th><td>      <a class="tu member" href="#_ZN12_GLOBAL__N_116Thumb2SizeReduce13ReduceTo2AddrERN4llvm17MachineBasicBlockEPNS1_12MachineInstrERKNS_11ReduceEntryEbb" title='(anonymous namespace)::Thumb2SizeReduce::ReduceTo2Addr' data-use='c' data-ref="_ZN12_GLOBAL__N_116Thumb2SizeReduce13ReduceTo2AddrERN4llvm17MachineBasicBlockEPNS1_12MachineInstrERKNS_11ReduceEntryEbb">ReduceTo2Addr</a>(<span class='refarg'><a class="local col4 ref" href="#154MBB" title='MBB' data-ref="154MBB">MBB</a></span>, <a class="local col5 ref" href="#155MI" title='MI' data-ref="155MI">MI</a>, <a class="local col0 ref" href="#160Entry" title='Entry' data-ref="160Entry">Entry</a>, <a class="local col6 ref" href="#156LiveCPSR" title='LiveCPSR' data-ref="156LiveCPSR">LiveCPSR</a>, <a class="local col7 ref" href="#157IsSelfLoop" title='IsSelfLoop' data-ref="157IsSelfLoop">IsSelfLoop</a>))</td></tr>
<tr><th id="1019">1019</th><td>    <b>return</b> <b>true</b>;</td></tr>
<tr><th id="1020">1020</th><td></td></tr>
<tr><th id="1021">1021</th><td>  <i>// Try to transform to a 16-bit non-two-address instruction.</i></td></tr>
<tr><th id="1022">1022</th><td>  <b>if</b> (<a class="local col0 ref" href="#160Entry" title='Entry' data-ref="160Entry">Entry</a>.<a class="tu ref" href="#(anonymousnamespace)::ReduceEntry::NarrowOpc1" title='(anonymous namespace)::ReduceEntry::NarrowOpc1' data-use='r' data-ref="(anonymousnamespace)::ReduceEntry::NarrowOpc1">NarrowOpc1</a> &amp;&amp;</td></tr>
<tr><th id="1023">1023</th><td>      <a class="tu member" href="#_ZN12_GLOBAL__N_116Thumb2SizeReduce14ReduceToNarrowERN4llvm17MachineBasicBlockEPNS1_12MachineInstrERKNS_11ReduceEntryEbb" title='(anonymous namespace)::Thumb2SizeReduce::ReduceToNarrow' data-use='c' data-ref="_ZN12_GLOBAL__N_116Thumb2SizeReduce14ReduceToNarrowERN4llvm17MachineBasicBlockEPNS1_12MachineInstrERKNS_11ReduceEntryEbb">ReduceToNarrow</a>(<span class='refarg'><a class="local col4 ref" href="#154MBB" title='MBB' data-ref="154MBB">MBB</a></span>, <a class="local col5 ref" href="#155MI" title='MI' data-ref="155MI">MI</a>, <a class="local col0 ref" href="#160Entry" title='Entry' data-ref="160Entry">Entry</a>, <a class="local col6 ref" href="#156LiveCPSR" title='LiveCPSR' data-ref="156LiveCPSR">LiveCPSR</a>, <a class="local col7 ref" href="#157IsSelfLoop" title='IsSelfLoop' data-ref="157IsSelfLoop">IsSelfLoop</a>))</td></tr>
<tr><th id="1024">1024</th><td>    <b>return</b> <b>true</b>;</td></tr>
<tr><th id="1025">1025</th><td></td></tr>
<tr><th id="1026">1026</th><td>  <b>return</b> <b>false</b>;</td></tr>
<tr><th id="1027">1027</th><td>}</td></tr>
<tr><th id="1028">1028</th><td></td></tr>
<tr><th id="1029">1029</th><td><em>bool</em> <a class="tu type" href="#(anonymousnamespace)::Thumb2SizeReduce" title='(anonymous namespace)::Thumb2SizeReduce' data-ref="(anonymousnamespace)::Thumb2SizeReduce">Thumb2SizeReduce</a>::<dfn class="tu decl def" id="_ZN12_GLOBAL__N_116Thumb2SizeReduce9ReduceMBBERN4llvm17MachineBasicBlockE" title='(anonymous namespace)::Thumb2SizeReduce::ReduceMBB' data-type='bool (anonymous namespace)::Thumb2SizeReduce::ReduceMBB(llvm::MachineBasicBlock &amp; MBB)' data-ref="_ZN12_GLOBAL__N_116Thumb2SizeReduce9ReduceMBBERN4llvm17MachineBasicBlockE">ReduceMBB</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> &amp;<dfn class="local col1 decl" id="161MBB" title='MBB' data-type='llvm::MachineBasicBlock &amp;' data-ref="161MBB">MBB</dfn>) {</td></tr>
<tr><th id="1030">1030</th><td>  <em>bool</em> <dfn class="local col2 decl" id="162Modified" title='Modified' data-type='bool' data-ref="162Modified">Modified</dfn> = <b>false</b>;</td></tr>
<tr><th id="1031">1031</th><td></td></tr>
<tr><th id="1032">1032</th><td>  <i>// Yes, CPSR could be livein.</i></td></tr>
<tr><th id="1033">1033</th><td>  <em>bool</em> <dfn class="local col3 decl" id="163LiveCPSR" title='LiveCPSR' data-type='bool' data-ref="163LiveCPSR">LiveCPSR</dfn> = MBB.isLiveIn(ARM::<span class='error' title="no member named &apos;CPSR&apos; in namespace &apos;llvm::ARM&apos;">CPSR</span>);</td></tr>
<tr><th id="1034">1034</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *<dfn class="local col4 decl" id="164BundleMI" title='BundleMI' data-type='llvm::MachineInstr *' data-ref="164BundleMI">BundleMI</dfn> = <b>nullptr</b>;</td></tr>
<tr><th id="1035">1035</th><td></td></tr>
<tr><th id="1036">1036</th><td>  <a class="tu member" href="#(anonymousnamespace)::Thumb2SizeReduce::CPSRDef" title='(anonymous namespace)::Thumb2SizeReduce::CPSRDef' data-use='w' data-ref="(anonymousnamespace)::Thumb2SizeReduce::CPSRDef">CPSRDef</a> = <b>nullptr</b>;</td></tr>
<tr><th id="1037">1037</th><td>  <a class="tu member" href="#(anonymousnamespace)::Thumb2SizeReduce::HighLatencyCPSR" title='(anonymous namespace)::Thumb2SizeReduce::HighLatencyCPSR' data-use='w' data-ref="(anonymousnamespace)::Thumb2SizeReduce::HighLatencyCPSR">HighLatencyCPSR</a> = <b>false</b>;</td></tr>
<tr><th id="1038">1038</th><td></td></tr>
<tr><th id="1039">1039</th><td>  <i>// Check predecessors for the latest CPSRDef.</i></td></tr>
<tr><th id="1040">1040</th><td>  <b>for</b> (<em>auto</em> *<dfn class="local col5 decl" id="165Pred" title='Pred' data-type='llvm::MachineBasicBlock *' data-ref="165Pred">Pred</dfn> : <a class="local col1 ref" href="#161MBB" title='MBB' data-ref="161MBB">MBB</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock12predecessorsEv" title='llvm::MachineBasicBlock::predecessors' data-ref="_ZN4llvm17MachineBasicBlock12predecessorsEv">predecessors</a>()) {</td></tr>
<tr><th id="1041">1041</th><td>    <em>const</em> <a class="tu type" href="#(anonymousnamespace)::Thumb2SizeReduce::MBBInfo" title='(anonymous namespace)::Thumb2SizeReduce::MBBInfo' data-ref="(anonymousnamespace)::Thumb2SizeReduce::MBBInfo">MBBInfo</a> &amp;<dfn class="local col6 decl" id="166PInfo" title='PInfo' data-type='const (anonymous namespace)::Thumb2SizeReduce::MBBInfo &amp;' data-ref="166PInfo">PInfo</dfn> = <a class="tu member" href="#(anonymousnamespace)::Thumb2SizeReduce::BlockInfo" title='(anonymous namespace)::Thumb2SizeReduce::BlockInfo' data-use='m' data-ref="(anonymousnamespace)::Thumb2SizeReduce::BlockInfo">BlockInfo</a><a class="tu ref" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm25SmallVectorTemplateCommonixEm" title='llvm::SmallVectorTemplateCommon::operator[]' data-use='c' data-ref="_ZN4llvm25SmallVectorTemplateCommonixEm">[<a class="local col5 ref" href="#165Pred" title='Pred' data-ref="165Pred">Pred</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZNK4llvm17MachineBasicBlock9getNumberEv" title='llvm::MachineBasicBlock::getNumber' data-ref="_ZNK4llvm17MachineBasicBlock9getNumberEv">getNumber</a>()]</a>;</td></tr>
<tr><th id="1042">1042</th><td>    <b>if</b> (!<a class="local col6 ref" href="#166PInfo" title='PInfo' data-ref="166PInfo">PInfo</a>.<a class="tu ref" href="#(anonymousnamespace)::Thumb2SizeReduce::MBBInfo::Visited" title='(anonymous namespace)::Thumb2SizeReduce::MBBInfo::Visited' data-use='r' data-ref="(anonymousnamespace)::Thumb2SizeReduce::MBBInfo::Visited">Visited</a>) {</td></tr>
<tr><th id="1043">1043</th><td>      <i>// Since blocks are visited in RPO, this must be a back-edge.</i></td></tr>
<tr><th id="1044">1044</th><td>      <b>continue</b>;</td></tr>
<tr><th id="1045">1045</th><td>    }</td></tr>
<tr><th id="1046">1046</th><td>    <b>if</b> (<a class="local col6 ref" href="#166PInfo" title='PInfo' data-ref="166PInfo">PInfo</a>.<a class="tu ref" href="#(anonymousnamespace)::Thumb2SizeReduce::MBBInfo::HighLatencyCPSR" title='(anonymous namespace)::Thumb2SizeReduce::MBBInfo::HighLatencyCPSR' data-use='r' data-ref="(anonymousnamespace)::Thumb2SizeReduce::MBBInfo::HighLatencyCPSR">HighLatencyCPSR</a>) {</td></tr>
<tr><th id="1047">1047</th><td>      <a class="tu member" href="#(anonymousnamespace)::Thumb2SizeReduce::HighLatencyCPSR" title='(anonymous namespace)::Thumb2SizeReduce::HighLatencyCPSR' data-use='w' data-ref="(anonymousnamespace)::Thumb2SizeReduce::HighLatencyCPSR">HighLatencyCPSR</a> = <b>true</b>;</td></tr>
<tr><th id="1048">1048</th><td>      <b>break</b>;</td></tr>
<tr><th id="1049">1049</th><td>    }</td></tr>
<tr><th id="1050">1050</th><td>  }</td></tr>
<tr><th id="1051">1051</th><td></td></tr>
<tr><th id="1052">1052</th><td>  <i>// If this BB loops back to itself, conservatively avoid narrowing the</i></td></tr>
<tr><th id="1053">1053</th><td><i>  // first instruction that does partial flag update.</i></td></tr>
<tr><th id="1054">1054</th><td>  <em>bool</em> <dfn class="local col7 decl" id="167IsSelfLoop" title='IsSelfLoop' data-type='bool' data-ref="167IsSelfLoop">IsSelfLoop</dfn> = <a class="local col1 ref" href="#161MBB" title='MBB' data-ref="161MBB">MBB</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZNK4llvm17MachineBasicBlock11isSuccessorEPKS0_" title='llvm::MachineBasicBlock::isSuccessor' data-ref="_ZNK4llvm17MachineBasicBlock11isSuccessorEPKS0_">isSuccessor</a>(&amp;<a class="local col1 ref" href="#161MBB" title='MBB' data-ref="161MBB">MBB</a>);</td></tr>
<tr><th id="1055">1055</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::instr_iterator" title='llvm::MachineBasicBlock::instr_iterator' data-type='Instructions::iterator' data-ref="llvm::MachineBasicBlock::instr_iterator">instr_iterator</a> <dfn class="local col8 decl" id="168MII" title='MII' data-type='MachineBasicBlock::instr_iterator' data-ref="168MII">MII</dfn> = <a class="local col1 ref" href="#161MBB" title='MBB' data-ref="161MBB">MBB</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock11instr_beginEv" title='llvm::MachineBasicBlock::instr_begin' data-ref="_ZN4llvm17MachineBasicBlock11instr_beginEv">instr_begin</a>(),<dfn class="local col9 decl" id="169E" title='E' data-type='MachineBasicBlock::instr_iterator' data-ref="169E">E</dfn> = <a class="local col1 ref" href="#161MBB" title='MBB' data-ref="161MBB">MBB</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock9instr_endEv" title='llvm::MachineBasicBlock::instr_end' data-ref="_ZN4llvm17MachineBasicBlock9instr_endEv">instr_end</a>();</td></tr>
<tr><th id="1056">1056</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::instr_iterator" title='llvm::MachineBasicBlock::instr_iterator' data-type='Instructions::iterator' data-ref="llvm::MachineBasicBlock::instr_iterator">instr_iterator</a> <a class="ref fake" href="../../../include/llvm/ADT/ilist_iterator.h.html#_ZN4llvm14ilist_iteratorC1Ev" title='llvm::ilist_iterator::ilist_iterator&lt;OptionsT, IsReverse, IsConst&gt;' data-ref="_ZN4llvm14ilist_iteratorC1Ev"></a><dfn class="local col0 decl" id="170NextMII" title='NextMII' data-type='MachineBasicBlock::instr_iterator' data-ref="170NextMII">NextMII</dfn>;</td></tr>
<tr><th id="1057">1057</th><td>  <b>for</b> (; <a class="local col8 ref" href="#168MII" title='MII' data-ref="168MII">MII</a> <a class="ref" href="../../../include/llvm/ADT/ilist_iterator.h.html#_ZN4llvmneERKNS_14ilist_iteratorIT_XT0_EXT1_EEES5_" title='llvm::operator!=' data-ref="_ZN4llvmneERKNS_14ilist_iteratorIT_XT0_EXT1_EEES5_">!=</a> <a class="local col9 ref" href="#169E" title='E' data-ref="169E">E</a>; <a class="local col8 ref" href="#168MII" title='MII' data-ref="168MII">MII</a> <a class="ref" href="../../../include/llvm/ADT/ilist_iterator.h.html#57" title='llvm::ilist_iterator&lt;llvm::ilist_detail::node_options&lt;llvm::MachineInstr, true, true, void&gt;, false, false&gt;::operator=' data-ref="_ZN4llvm14ilist_iteratorINS_12ilist_detail12node_optionsINS_12MachineInstrELb1ELb1EvEELb0ELb0EEaSERKS5_">=</a> <a class="local col0 ref" href="#170NextMII" title='NextMII' data-ref="170NextMII">NextMII</a>) {</td></tr>
<tr><th id="1058">1058</th><td>    <a class="local col0 ref" href="#170NextMII" title='NextMII' data-ref="170NextMII">NextMII</a> <a class="ref" href="../../../include/llvm/ADT/ilist_iterator.h.html#57" title='llvm::ilist_iterator&lt;llvm::ilist_detail::node_options&lt;llvm::MachineInstr, true, true, void&gt;, false, false&gt;::operator=' data-ref="_ZN4llvm14ilist_iteratorINS_12ilist_detail12node_optionsINS_12MachineInstrELb1ELb1EvEELb0ELb0EEaSEOS5_">=</a> <span class="namespace">std::</span><a class="ref" href="../../../../../include/c++/7/bits/stl_iterator_base_funcs.h.html#_ZSt4nextT_NSt15iterator_traitsIS_E15difference_typeE" title='std::next' data-ref="_ZSt4nextT_NSt15iterator_traitsIS_E15difference_typeE">next</a>(<a class="ref fake" href="../../../include/llvm/ADT/ilist_iterator.h.html#57" title='llvm::ilist_iterator&lt;llvm::ilist_detail::node_options&lt;llvm::MachineInstr, true, true, void&gt;, false, false&gt;::ilist_iterator' data-ref="_ZN4llvm14ilist_iteratorINS_12ilist_detail12node_optionsINS_12MachineInstrELb1ELb1EvEELb0ELb0EEC1ERKS5_"></a><a class="local col8 ref" href="#168MII" title='MII' data-ref="168MII">MII</a>);</td></tr>
<tr><th id="1059">1059</th><td></td></tr>
<tr><th id="1060">1060</th><td>    <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *<dfn class="local col1 decl" id="171MI" title='MI' data-type='llvm::MachineInstr *' data-ref="171MI">MI</dfn> = &amp;<a class="ref" href="../../../include/llvm/ADT/ilist_iterator.h.html#_ZNK4llvm14ilist_iteratordeEv" title='llvm::ilist_iterator::operator*' data-ref="_ZNK4llvm14ilist_iteratordeEv">*</a><a class="local col8 ref" href="#168MII" title='MII' data-ref="168MII">MII</a>;</td></tr>
<tr><th id="1061">1061</th><td>    <b>if</b> (<a class="local col1 ref" href="#171MI" title='MI' data-ref="171MI">MI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr8isBundleEv" title='llvm::MachineInstr::isBundle' data-ref="_ZNK4llvm12MachineInstr8isBundleEv">isBundle</a>()) {</td></tr>
<tr><th id="1062">1062</th><td>      <a class="local col4 ref" href="#164BundleMI" title='BundleMI' data-ref="164BundleMI">BundleMI</a> = <a class="local col1 ref" href="#171MI" title='MI' data-ref="171MI">MI</a>;</td></tr>
<tr><th id="1063">1063</th><td>      <b>continue</b>;</td></tr>
<tr><th id="1064">1064</th><td>    }</td></tr>
<tr><th id="1065">1065</th><td>    <b>if</b> (<a class="local col1 ref" href="#171MI" title='MI' data-ref="171MI">MI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr12isDebugInstrEv" title='llvm::MachineInstr::isDebugInstr' data-ref="_ZNK4llvm12MachineInstr12isDebugInstrEv">isDebugInstr</a>())</td></tr>
<tr><th id="1066">1066</th><td>      <b>continue</b>;</td></tr>
<tr><th id="1067">1067</th><td></td></tr>
<tr><th id="1068">1068</th><td>    <a class="local col3 ref" href="#163LiveCPSR" title='LiveCPSR' data-ref="163LiveCPSR">LiveCPSR</a> = <a class="tu ref" href="#_ZL13UpdateCPSRUseRN4llvm12MachineInstrEb" title='UpdateCPSRUse' data-use='c' data-ref="_ZL13UpdateCPSRUseRN4llvm12MachineInstrEb">UpdateCPSRUse</a>(<span class='refarg'>*<a class="local col1 ref" href="#171MI" title='MI' data-ref="171MI">MI</a></span>, <a class="local col3 ref" href="#163LiveCPSR" title='LiveCPSR' data-ref="163LiveCPSR">LiveCPSR</a>);</td></tr>
<tr><th id="1069">1069</th><td></td></tr>
<tr><th id="1070">1070</th><td>    <i>// Does NextMII belong to the same bundle as MI?</i></td></tr>
<tr><th id="1071">1071</th><td>    <em>bool</em> <dfn class="local col2 decl" id="172NextInSameBundle" title='NextInSameBundle' data-type='bool' data-ref="172NextInSameBundle">NextInSameBundle</dfn> = <a class="local col0 ref" href="#170NextMII" title='NextMII' data-ref="170NextMII">NextMII</a> <a class="ref" href="../../../include/llvm/ADT/ilist_iterator.h.html#_ZN4llvmneERKNS_14ilist_iteratorIT_XT0_EXT1_EEES5_" title='llvm::operator!=' data-ref="_ZN4llvmneERKNS_14ilist_iteratorIT_XT0_EXT1_EEES5_">!=</a> <a class="local col9 ref" href="#169E" title='E' data-ref="169E">E</a> &amp;&amp; <a class="local col0 ref" href="#170NextMII" title='NextMII' data-ref="170NextMII">NextMII</a><a class="ref" href="../../../include/llvm/ADT/ilist_iterator.h.html#_ZNK4llvm14ilist_iteratorptEv" title='llvm::ilist_iterator::operator-&gt;' data-ref="_ZNK4llvm14ilist_iteratorptEv">-&gt;</a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr17isBundledWithPredEv" title='llvm::MachineInstr::isBundledWithPred' data-ref="_ZNK4llvm12MachineInstr17isBundledWithPredEv">isBundledWithPred</a>();</td></tr>
<tr><th id="1072">1072</th><td></td></tr>
<tr><th id="1073">1073</th><td>    <b>if</b> (<a class="tu member" href="#_ZN12_GLOBAL__N_116Thumb2SizeReduce8ReduceMIERN4llvm17MachineBasicBlockEPNS1_12MachineInstrEbb" title='(anonymous namespace)::Thumb2SizeReduce::ReduceMI' data-use='c' data-ref="_ZN12_GLOBAL__N_116Thumb2SizeReduce8ReduceMIERN4llvm17MachineBasicBlockEPNS1_12MachineInstrEbb">ReduceMI</a>(<span class='refarg'><a class="local col1 ref" href="#161MBB" title='MBB' data-ref="161MBB">MBB</a></span>, <a class="local col1 ref" href="#171MI" title='MI' data-ref="171MI">MI</a>, <a class="local col3 ref" href="#163LiveCPSR" title='LiveCPSR' data-ref="163LiveCPSR">LiveCPSR</a>, <a class="local col7 ref" href="#167IsSelfLoop" title='IsSelfLoop' data-ref="167IsSelfLoop">IsSelfLoop</a>)) {</td></tr>
<tr><th id="1074">1074</th><td>      <a class="local col2 ref" href="#162Modified" title='Modified' data-ref="162Modified">Modified</a> = <b>true</b>;</td></tr>
<tr><th id="1075">1075</th><td>      <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::instr_iterator" title='llvm::MachineBasicBlock::instr_iterator' data-type='Instructions::iterator' data-ref="llvm::MachineBasicBlock::instr_iterator">instr_iterator</a> <dfn class="local col3 decl" id="173I" title='I' data-type='MachineBasicBlock::instr_iterator' data-ref="173I">I</dfn> = <span class="namespace">std::</span><a class="ref" href="../../../../../include/c++/7/bits/stl_iterator_base_funcs.h.html#_ZSt4prevT_NSt15iterator_traitsIS_E15difference_typeE" title='std::prev' data-ref="_ZSt4prevT_NSt15iterator_traitsIS_E15difference_typeE">prev</a>(<a class="ref fake" href="../../../include/llvm/ADT/ilist_iterator.h.html#57" title='llvm::ilist_iterator&lt;llvm::ilist_detail::node_options&lt;llvm::MachineInstr, true, true, void&gt;, false, false&gt;::ilist_iterator' data-ref="_ZN4llvm14ilist_iteratorINS_12ilist_detail12node_optionsINS_12MachineInstrELb1ELb1EvEELb0ELb0EEC1ERKS5_"></a><a class="local col0 ref" href="#170NextMII" title='NextMII' data-ref="170NextMII">NextMII</a>);</td></tr>
<tr><th id="1076">1076</th><td>      <a class="local col1 ref" href="#171MI" title='MI' data-ref="171MI">MI</a> = &amp;<a class="ref" href="../../../include/llvm/ADT/ilist_iterator.h.html#_ZNK4llvm14ilist_iteratordeEv" title='llvm::ilist_iterator::operator*' data-ref="_ZNK4llvm14ilist_iteratordeEv">*</a><a class="local col3 ref" href="#173I" title='I' data-ref="173I">I</a>;</td></tr>
<tr><th id="1077">1077</th><td>      <i>// Removing and reinserting the first instruction in a bundle will break</i></td></tr>
<tr><th id="1078">1078</th><td><i>      // up the bundle. Fix the bundling if it was broken.</i></td></tr>
<tr><th id="1079">1079</th><td>      <b>if</b> (<a class="local col2 ref" href="#172NextInSameBundle" title='NextInSameBundle' data-ref="172NextInSameBundle">NextInSameBundle</a> &amp;&amp; !<a class="local col0 ref" href="#170NextMII" title='NextMII' data-ref="170NextMII">NextMII</a><a class="ref" href="../../../include/llvm/ADT/ilist_iterator.h.html#_ZNK4llvm14ilist_iteratorptEv" title='llvm::ilist_iterator::operator-&gt;' data-ref="_ZNK4llvm14ilist_iteratorptEv">-&gt;</a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr17isBundledWithPredEv" title='llvm::MachineInstr::isBundledWithPred' data-ref="_ZNK4llvm12MachineInstr17isBundledWithPredEv">isBundledWithPred</a>())</td></tr>
<tr><th id="1080">1080</th><td>        <a class="local col0 ref" href="#170NextMII" title='NextMII' data-ref="170NextMII">NextMII</a><a class="ref" href="../../../include/llvm/ADT/ilist_iterator.h.html#_ZNK4llvm14ilist_iteratorptEv" title='llvm::ilist_iterator::operator-&gt;' data-ref="_ZNK4llvm14ilist_iteratorptEv">-&gt;</a><a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr14bundleWithPredEv" title='llvm::MachineInstr::bundleWithPred' data-ref="_ZN4llvm12MachineInstr14bundleWithPredEv">bundleWithPred</a>();</td></tr>
<tr><th id="1081">1081</th><td>    }</td></tr>
<tr><th id="1082">1082</th><td></td></tr>
<tr><th id="1083">1083</th><td>    <b>if</b> (<a class="local col4 ref" href="#164BundleMI" title='BundleMI' data-ref="164BundleMI">BundleMI</a> &amp;&amp; !<a class="local col2 ref" href="#172NextInSameBundle" title='NextInSameBundle' data-ref="172NextInSameBundle">NextInSameBundle</a> &amp;&amp; <a class="local col1 ref" href="#171MI" title='MI' data-ref="171MI">MI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr14isInsideBundleEv" title='llvm::MachineInstr::isInsideBundle' data-ref="_ZNK4llvm12MachineInstr14isInsideBundleEv">isInsideBundle</a>()) {</td></tr>
<tr><th id="1084">1084</th><td>      <i>// FIXME: Since post-ra scheduler operates on bundles, the CPSR kill</i></td></tr>
<tr><th id="1085">1085</th><td><i>      // marker is only on the BUNDLE instruction. Process the BUNDLE</i></td></tr>
<tr><th id="1086">1086</th><td><i>      // instruction as we finish with the bundled instruction to work around</i></td></tr>
<tr><th id="1087">1087</th><td><i>      // the inconsistency.</i></td></tr>
<tr><th id="1088">1088</th><td>      <b>if</b> (BundleMI-&gt;killsRegister(ARM::<span class='error' title="no member named &apos;CPSR&apos; in namespace &apos;llvm::ARM&apos;">CPSR</span>))</td></tr>
<tr><th id="1089">1089</th><td>        <a class="local col3 ref" href="#163LiveCPSR" title='LiveCPSR' data-ref="163LiveCPSR">LiveCPSR</a> = <b>false</b>;</td></tr>
<tr><th id="1090">1090</th><td>      <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a> *<dfn class="local col4 decl" id="174MO" title='MO' data-type='llvm::MachineOperand *' data-ref="174MO">MO</dfn> = BundleMI-&gt;findRegisterDefOperand(ARM::<span class='error' title="no member named &apos;CPSR&apos; in namespace &apos;llvm::ARM&apos;">CPSR</span>);</td></tr>
<tr><th id="1091">1091</th><td>      <b>if</b> (<a class="local col4 ref" href="#174MO" title='MO' data-ref="174MO">MO</a> &amp;&amp; !<a class="local col4 ref" href="#174MO" title='MO' data-ref="174MO">MO</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6isDeadEv" title='llvm::MachineOperand::isDead' data-ref="_ZNK4llvm14MachineOperand6isDeadEv">isDead</a>())</td></tr>
<tr><th id="1092">1092</th><td>        <a class="local col3 ref" href="#163LiveCPSR" title='LiveCPSR' data-ref="163LiveCPSR">LiveCPSR</a> = <b>true</b>;</td></tr>
<tr><th id="1093">1093</th><td>      MO = BundleMI-&gt;findRegisterUseOperand(ARM::<span class='error' title="no member named &apos;CPSR&apos; in namespace &apos;llvm::ARM&apos;">CPSR</span>);</td></tr>
<tr><th id="1094">1094</th><td>      <b>if</b> (<a class="local col4 ref" href="#174MO" title='MO' data-ref="174MO">MO</a> &amp;&amp; !<a class="local col4 ref" href="#174MO" title='MO' data-ref="174MO">MO</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6isKillEv" title='llvm::MachineOperand::isKill' data-ref="_ZNK4llvm14MachineOperand6isKillEv">isKill</a>())</td></tr>
<tr><th id="1095">1095</th><td>        <a class="local col3 ref" href="#163LiveCPSR" title='LiveCPSR' data-ref="163LiveCPSR">LiveCPSR</a> = <b>true</b>;</td></tr>
<tr><th id="1096">1096</th><td>    }</td></tr>
<tr><th id="1097">1097</th><td></td></tr>
<tr><th id="1098">1098</th><td>    <em>bool</em> <dfn class="local col5 decl" id="175DefCPSR" title='DefCPSR' data-type='bool' data-ref="175DefCPSR">DefCPSR</dfn> = <b>false</b>;</td></tr>
<tr><th id="1099">1099</th><td>    <a class="local col3 ref" href="#163LiveCPSR" title='LiveCPSR' data-ref="163LiveCPSR">LiveCPSR</a> = <a class="tu ref" href="#_ZL13UpdateCPSRDefRN4llvm12MachineInstrEbRb" title='UpdateCPSRDef' data-use='c' data-ref="_ZL13UpdateCPSRDefRN4llvm12MachineInstrEbRb">UpdateCPSRDef</a>(<span class='refarg'>*<a class="local col1 ref" href="#171MI" title='MI' data-ref="171MI">MI</a></span>, <a class="local col3 ref" href="#163LiveCPSR" title='LiveCPSR' data-ref="163LiveCPSR">LiveCPSR</a>, <span class='refarg'><a class="local col5 ref" href="#175DefCPSR" title='DefCPSR' data-ref="175DefCPSR">DefCPSR</a></span>);</td></tr>
<tr><th id="1100">1100</th><td>    <b>if</b> (<a class="local col1 ref" href="#171MI" title='MI' data-ref="171MI">MI</a>-&gt;<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr6isCallENS0_9QueryTypeE" title='llvm::MachineInstr::isCall' data-ref="_ZNK4llvm12MachineInstr6isCallENS0_9QueryTypeE">isCall</a>()) {</td></tr>
<tr><th id="1101">1101</th><td>      <i>// Calls don't really set CPSR.</i></td></tr>
<tr><th id="1102">1102</th><td>      <a class="tu member" href="#(anonymousnamespace)::Thumb2SizeReduce::CPSRDef" title='(anonymous namespace)::Thumb2SizeReduce::CPSRDef' data-use='w' data-ref="(anonymousnamespace)::Thumb2SizeReduce::CPSRDef">CPSRDef</a> = <b>nullptr</b>;</td></tr>
<tr><th id="1103">1103</th><td>      <a class="tu member" href="#(anonymousnamespace)::Thumb2SizeReduce::HighLatencyCPSR" title='(anonymous namespace)::Thumb2SizeReduce::HighLatencyCPSR' data-use='w' data-ref="(anonymousnamespace)::Thumb2SizeReduce::HighLatencyCPSR">HighLatencyCPSR</a> = <b>false</b>;</td></tr>
<tr><th id="1104">1104</th><td>      <a class="local col7 ref" href="#167IsSelfLoop" title='IsSelfLoop' data-ref="167IsSelfLoop">IsSelfLoop</a> = <b>false</b>;</td></tr>
<tr><th id="1105">1105</th><td>    } <b>else</b> <b>if</b> (<a class="local col5 ref" href="#175DefCPSR" title='DefCPSR' data-ref="175DefCPSR">DefCPSR</a>) {</td></tr>
<tr><th id="1106">1106</th><td>      <i>// This is the last CPSR defining instruction.</i></td></tr>
<tr><th id="1107">1107</th><td>      <a class="tu member" href="#(anonymousnamespace)::Thumb2SizeReduce::CPSRDef" title='(anonymous namespace)::Thumb2SizeReduce::CPSRDef' data-use='w' data-ref="(anonymousnamespace)::Thumb2SizeReduce::CPSRDef">CPSRDef</a> = <a class="local col1 ref" href="#171MI" title='MI' data-ref="171MI">MI</a>;</td></tr>
<tr><th id="1108">1108</th><td>      <a class="tu member" href="#(anonymousnamespace)::Thumb2SizeReduce::HighLatencyCPSR" title='(anonymous namespace)::Thumb2SizeReduce::HighLatencyCPSR' data-use='w' data-ref="(anonymousnamespace)::Thumb2SizeReduce::HighLatencyCPSR">HighLatencyCPSR</a> = <a class="tu ref" href="#_ZL17isHighLatencyCPSRPN4llvm12MachineInstrE" title='isHighLatencyCPSR' data-use='c' data-ref="_ZL17isHighLatencyCPSRPN4llvm12MachineInstrE">isHighLatencyCPSR</a>(<a class="tu member" href="#(anonymousnamespace)::Thumb2SizeReduce::CPSRDef" title='(anonymous namespace)::Thumb2SizeReduce::CPSRDef' data-use='r' data-ref="(anonymousnamespace)::Thumb2SizeReduce::CPSRDef">CPSRDef</a>);</td></tr>
<tr><th id="1109">1109</th><td>      <a class="local col7 ref" href="#167IsSelfLoop" title='IsSelfLoop' data-ref="167IsSelfLoop">IsSelfLoop</a> = <b>false</b>;</td></tr>
<tr><th id="1110">1110</th><td>    }</td></tr>
<tr><th id="1111">1111</th><td>  }</td></tr>
<tr><th id="1112">1112</th><td></td></tr>
<tr><th id="1113">1113</th><td>  <a class="tu type" href="#(anonymousnamespace)::Thumb2SizeReduce::MBBInfo" title='(anonymous namespace)::Thumb2SizeReduce::MBBInfo' data-ref="(anonymousnamespace)::Thumb2SizeReduce::MBBInfo">MBBInfo</a> &amp;<dfn class="local col6 decl" id="176Info" title='Info' data-type='(anonymous namespace)::Thumb2SizeReduce::MBBInfo &amp;' data-ref="176Info">Info</dfn> = <a class="tu member" href="#(anonymousnamespace)::Thumb2SizeReduce::BlockInfo" title='(anonymous namespace)::Thumb2SizeReduce::BlockInfo' data-use='m' data-ref="(anonymousnamespace)::Thumb2SizeReduce::BlockInfo">BlockInfo</a><a class="tu ref" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm25SmallVectorTemplateCommonixEm" title='llvm::SmallVectorTemplateCommon::operator[]' data-use='c' data-ref="_ZN4llvm25SmallVectorTemplateCommonixEm">[<a class="local col1 ref" href="#161MBB" title='MBB' data-ref="161MBB">MBB</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZNK4llvm17MachineBasicBlock9getNumberEv" title='llvm::MachineBasicBlock::getNumber' data-ref="_ZNK4llvm17MachineBasicBlock9getNumberEv">getNumber</a>()]</a>;</td></tr>
<tr><th id="1114">1114</th><td>  <a class="local col6 ref" href="#176Info" title='Info' data-ref="176Info">Info</a>.<a class="tu ref" href="#(anonymousnamespace)::Thumb2SizeReduce::MBBInfo::HighLatencyCPSR" title='(anonymous namespace)::Thumb2SizeReduce::MBBInfo::HighLatencyCPSR' data-use='w' data-ref="(anonymousnamespace)::Thumb2SizeReduce::MBBInfo::HighLatencyCPSR">HighLatencyCPSR</a> = <a class="tu member" href="#(anonymousnamespace)::Thumb2SizeReduce::HighLatencyCPSR" title='(anonymous namespace)::Thumb2SizeReduce::HighLatencyCPSR' data-use='r' data-ref="(anonymousnamespace)::Thumb2SizeReduce::HighLatencyCPSR">HighLatencyCPSR</a>;</td></tr>
<tr><th id="1115">1115</th><td>  <a class="local col6 ref" href="#176Info" title='Info' data-ref="176Info">Info</a>.<a class="tu ref" href="#(anonymousnamespace)::Thumb2SizeReduce::MBBInfo::Visited" title='(anonymous namespace)::Thumb2SizeReduce::MBBInfo::Visited' data-use='w' data-ref="(anonymousnamespace)::Thumb2SizeReduce::MBBInfo::Visited">Visited</a> = <b>true</b>;</td></tr>
<tr><th id="1116">1116</th><td>  <b>return</b> <a class="local col2 ref" href="#162Modified" title='Modified' data-ref="162Modified">Modified</a>;</td></tr>
<tr><th id="1117">1117</th><td>}</td></tr>
<tr><th id="1118">1118</th><td></td></tr>
<tr><th id="1119">1119</th><td><em>bool</em> <a class="tu type" href="#(anonymousnamespace)::Thumb2SizeReduce" title='(anonymous namespace)::Thumb2SizeReduce' data-ref="(anonymousnamespace)::Thumb2SizeReduce">Thumb2SizeReduce</a>::<dfn class="virtual tu decl def" id="_ZN12_GLOBAL__N_116Thumb2SizeReduce20runOnMachineFunctionERN4llvm15MachineFunctionE" title='(anonymous namespace)::Thumb2SizeReduce::runOnMachineFunction' data-type='bool (anonymous namespace)::Thumb2SizeReduce::runOnMachineFunction(llvm::MachineFunction &amp; MF)' data-ref="_ZN12_GLOBAL__N_116Thumb2SizeReduce20runOnMachineFunctionERN4llvm15MachineFunctionE">runOnMachineFunction</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction">MachineFunction</a> &amp;<dfn class="local col7 decl" id="177MF" title='MF' data-type='llvm::MachineFunction &amp;' data-ref="177MF">MF</dfn>) {</td></tr>
<tr><th id="1120">1120</th><td>  <b>if</b> (<a class="ref fake" href="../../../../../include/c++/7/bits/std_function.h.html#_ZNKSt8functionIFT_DpT0_EEcvbEv" title='std::function&lt;type-parameter-0-0 (type-parameter-0-1...)&gt;::operator bool' data-ref="_ZNKSt8functionIFT_DpT0_EEcvbEv"></a><a class="tu member" href="#(anonymousnamespace)::Thumb2SizeReduce::PredicateFtor" title='(anonymous namespace)::Thumb2SizeReduce::PredicateFtor' data-use='m' data-ref="(anonymousnamespace)::Thumb2SizeReduce::PredicateFtor">PredicateFtor</a> &amp;&amp; !<a class="tu member" href="#(anonymousnamespace)::Thumb2SizeReduce::PredicateFtor" title='(anonymous namespace)::Thumb2SizeReduce::PredicateFtor' data-use='m' data-ref="(anonymousnamespace)::Thumb2SizeReduce::PredicateFtor">PredicateFtor</a><a class="ref" href="../../../../../include/c++/7/bits/std_function.h.html#_ZNKSt8functionIFT_DpT0_EEclES2_" title='std::function&lt;type-parameter-0-0 (type-parameter-0-1...)&gt;::operator()' data-ref="_ZNKSt8functionIFT_DpT0_EEclES2_">(<a class="local col7 ref" href="#177MF" title='MF' data-ref="177MF">MF</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZNK4llvm15MachineFunction11getFunctionEv" title='llvm::MachineFunction::getFunction' data-ref="_ZNK4llvm15MachineFunction11getFunctionEv">getFunction</a>())</a>)</td></tr>
<tr><th id="1121">1121</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="1122">1122</th><td></td></tr>
<tr><th id="1123">1123</th><td>  <a class="tu member" href="#(anonymousnamespace)::Thumb2SizeReduce::STI" title='(anonymous namespace)::Thumb2SizeReduce::STI' data-use='w' data-ref="(anonymousnamespace)::Thumb2SizeReduce::STI">STI</a> = &amp;<span class='error' title="no viable conversion from &apos;const llvm::TargetSubtargetInfo&apos; to &apos;const llvm::ARMSubtarget&apos;"><b>static_cast</b></span>&lt;<em>const</em> <a class="type" href="ARMSubtarget.h.html#llvm::ARMSubtarget" title='llvm::ARMSubtarget' data-ref="llvm::ARMSubtarget">ARMSubtarget</a> &amp;&gt;(<a class="local col7 ref" href="#177MF" title='MF' data-ref="177MF">MF</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZNK4llvm15MachineFunction12getSubtargetEv" title='llvm::MachineFunction::getSubtarget' data-ref="_ZNK4llvm15MachineFunction12getSubtargetEv">getSubtarget</a>());</td></tr>
<tr><th id="1124">1124</th><td>  <b>if</b> (<a class="tu member" href="#(anonymousnamespace)::Thumb2SizeReduce::STI" title='(anonymous namespace)::Thumb2SizeReduce::STI' data-use='r' data-ref="(anonymousnamespace)::Thumb2SizeReduce::STI">STI</a>-&gt;<a class="ref" href="ARMSubtarget.h.html#_ZNK4llvm12ARMSubtarget12isThumb1OnlyEv" title='llvm::ARMSubtarget::isThumb1Only' data-ref="_ZNK4llvm12ARMSubtarget12isThumb1OnlyEv">isThumb1Only</a>() || <a class="tu member" href="#(anonymousnamespace)::Thumb2SizeReduce::STI" title='(anonymous namespace)::Thumb2SizeReduce::STI' data-use='r' data-ref="(anonymousnamespace)::Thumb2SizeReduce::STI">STI</a>-&gt;<a class="ref" href="ARMSubtarget.h.html#_ZNK4llvm12ARMSubtarget17prefers32BitThumbEv" title='llvm::ARMSubtarget::prefers32BitThumb' data-ref="_ZNK4llvm12ARMSubtarget17prefers32BitThumbEv">prefers32BitThumb</a>())</td></tr>
<tr><th id="1125">1125</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="1126">1126</th><td></td></tr>
<tr><th id="1127">1127</th><td>  <a class="tu member" href="#(anonymousnamespace)::Thumb2SizeReduce::TII" title='(anonymous namespace)::Thumb2SizeReduce::TII' data-use='w' data-ref="(anonymousnamespace)::Thumb2SizeReduce::TII">TII</a> = <b>static_cast</b>&lt;<em>const</em> <a class="type" href="Thumb2InstrInfo.h.html#llvm::Thumb2InstrInfo" title='llvm::Thumb2InstrInfo' data-ref="llvm::Thumb2InstrInfo">Thumb2InstrInfo</a> *&gt;(<a class="tu member" href="#(anonymousnamespace)::Thumb2SizeReduce::STI" title='(anonymous namespace)::Thumb2SizeReduce::STI' data-use='r' data-ref="(anonymousnamespace)::Thumb2SizeReduce::STI">STI</a>-&gt;<a class="ref" href="ARMSubtarget.h.html#_ZNK4llvm12ARMSubtarget12getInstrInfoEv" title='llvm::ARMSubtarget::getInstrInfo' data-ref="_ZNK4llvm12ARMSubtarget12getInstrInfoEv">getInstrInfo</a>());</td></tr>
<tr><th id="1128">1128</th><td></td></tr>
<tr><th id="1129">1129</th><td>  <i>// Optimizing / minimizing size? Minimizing size implies optimizing for size.</i></td></tr>
<tr><th id="1130">1130</th><td>  <a class="tu member" href="#(anonymousnamespace)::Thumb2SizeReduce::OptimizeSize" title='(anonymous namespace)::Thumb2SizeReduce::OptimizeSize' data-use='w' data-ref="(anonymousnamespace)::Thumb2SizeReduce::OptimizeSize">OptimizeSize</a> = <a class="local col7 ref" href="#177MF" title='MF' data-ref="177MF">MF</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZNK4llvm15MachineFunction11getFunctionEv" title='llvm::MachineFunction::getFunction' data-ref="_ZNK4llvm15MachineFunction11getFunctionEv">getFunction</a>().<a class="ref" href="../../../include/llvm/IR/Function.h.html#_ZNK4llvm8Function10hasOptSizeEv" title='llvm::Function::hasOptSize' data-ref="_ZNK4llvm8Function10hasOptSizeEv">hasOptSize</a>();</td></tr>
<tr><th id="1131">1131</th><td>  <a class="tu member" href="#(anonymousnamespace)::Thumb2SizeReduce::MinimizeSize" title='(anonymous namespace)::Thumb2SizeReduce::MinimizeSize' data-use='w' data-ref="(anonymousnamespace)::Thumb2SizeReduce::MinimizeSize">MinimizeSize</a> = <a class="tu member" href="#(anonymousnamespace)::Thumb2SizeReduce::STI" title='(anonymous namespace)::Thumb2SizeReduce::STI' data-use='r' data-ref="(anonymousnamespace)::Thumb2SizeReduce::STI">STI</a>-&gt;<a class="ref" href="ARMSubtarget.h.html#_ZNK4llvm12ARMSubtarget10hasMinSizeEv" title='llvm::ARMSubtarget::hasMinSize' data-ref="_ZNK4llvm12ARMSubtarget10hasMinSizeEv">hasMinSize</a>();</td></tr>
<tr><th id="1132">1132</th><td></td></tr>
<tr><th id="1133">1133</th><td>  <a class="tu member" href="#(anonymousnamespace)::Thumb2SizeReduce::BlockInfo" title='(anonymous namespace)::Thumb2SizeReduce::BlockInfo' data-use='m' data-ref="(anonymousnamespace)::Thumb2SizeReduce::BlockInfo">BlockInfo</a>.<a class="tu ref" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm15SmallVectorImpl5clearEv" title='llvm::SmallVectorImpl::clear' data-use='c' data-ref="_ZN4llvm15SmallVectorImpl5clearEv">clear</a>();</td></tr>
<tr><th id="1134">1134</th><td>  <a class="tu member" href="#(anonymousnamespace)::Thumb2SizeReduce::BlockInfo" title='(anonymous namespace)::Thumb2SizeReduce::BlockInfo' data-use='m' data-ref="(anonymousnamespace)::Thumb2SizeReduce::BlockInfo">BlockInfo</a>.<a class="tu ref" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm15SmallVectorImpl6resizeENS_23SmallVectorTemplateBaseIT_Xsr21is_trivially_copyableIS2_EE5valueEE9size_typeE" title='llvm::SmallVectorImpl::resize' data-use='c' data-ref="_ZN4llvm15SmallVectorImpl6resizeENS_23SmallVectorTemplateBaseIT_Xsr21is_trivially_copyableIS2_EE5valueEE9size_typeE">resize</a>(<a class="local col7 ref" href="#177MF" title='MF' data-ref="177MF">MF</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZNK4llvm15MachineFunction14getNumBlockIDsEv" title='llvm::MachineFunction::getNumBlockIDs' data-ref="_ZNK4llvm15MachineFunction14getNumBlockIDsEv">getNumBlockIDs</a>());</td></tr>
<tr><th id="1135">1135</th><td></td></tr>
<tr><th id="1136">1136</th><td>  <i>// Visit blocks in reverse post-order so LastCPSRDef is known for all</i></td></tr>
<tr><th id="1137">1137</th><td><i>  // predecessors.</i></td></tr>
<tr><th id="1138">1138</th><td>  <a class="type" href="../../../include/llvm/ADT/PostOrderIterator.h.html#llvm::ReversePostOrderTraversal" title='llvm::ReversePostOrderTraversal' data-ref="llvm::ReversePostOrderTraversal">ReversePostOrderTraversal</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction">MachineFunction</a>*&gt; <dfn class="local col8 decl" id="178RPOT" title='RPOT' data-type='ReversePostOrderTraversal&lt;llvm::MachineFunction *&gt;' data-ref="178RPOT">RPOT</dfn><a class="ref" href="../../../include/llvm/ADT/PostOrderIterator.h.html#_ZN4llvm25ReversePostOrderTraversalC1ET_" title='llvm::ReversePostOrderTraversal::ReversePostOrderTraversal&lt;GraphT, GT&gt;' data-ref="_ZN4llvm25ReversePostOrderTraversalC1ET_">(</a>&amp;<a class="local col7 ref" href="#177MF" title='MF' data-ref="177MF">MF</a>);</td></tr>
<tr><th id="1139">1139</th><td>  <em>bool</em> <dfn class="local col9 decl" id="179Modified" title='Modified' data-type='bool' data-ref="179Modified">Modified</dfn> = <b>false</b>;</td></tr>
<tr><th id="1140">1140</th><td>  <b>for</b> (<a class="type" href="../../../include/llvm/ADT/PostOrderIterator.h.html#llvm::ReversePostOrderTraversal" title='llvm::ReversePostOrderTraversal' data-ref="llvm::ReversePostOrderTraversal">ReversePostOrderTraversal</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction">MachineFunction</a>*&gt;::<a class="typedef" href="../../../include/llvm/ADT/PostOrderIterator.h.html#llvm::ReversePostOrderTraversal{llvm::MachineFunction*,llvm::GraphTraits{llvm::MachineFunction*}}::rpo_iterator" title='llvm::ReversePostOrderTraversal&lt;llvm::MachineFunction *, llvm::GraphTraits&lt;llvm::MachineFunction *&gt; &gt;::rpo_iterator' data-type='typename std::vector&lt;NodeRef&gt;::reverse_iterator' data-ref="llvm::ReversePostOrderTraversal{llvm::MachineFunction*,llvm::GraphTraits{llvm::MachineFunction*}}::rpo_iterator">rpo_iterator</a></td></tr>
<tr><th id="1141">1141</th><td>       <dfn class="local col0 decl" id="180I" title='I' data-type='ReversePostOrderTraversal&lt;MachineFunction *&gt;::rpo_iterator' data-ref="180I">I</dfn> = <a class="local col8 ref" href="#178RPOT" title='RPOT' data-ref="178RPOT">RPOT</a>.<a class="ref" href="../../../include/llvm/ADT/PostOrderIterator.h.html#_ZN4llvm25ReversePostOrderTraversal5beginEv" title='llvm::ReversePostOrderTraversal::begin' data-ref="_ZN4llvm25ReversePostOrderTraversal5beginEv">begin</a>(), <dfn class="local col1 decl" id="181E" title='E' data-type='ReversePostOrderTraversal&lt;MachineFunction *&gt;::rpo_iterator' data-ref="181E">E</dfn> = <a class="local col8 ref" href="#178RPOT" title='RPOT' data-ref="178RPOT">RPOT</a>.<a class="ref" href="../../../include/llvm/ADT/PostOrderIterator.h.html#_ZN4llvm25ReversePostOrderTraversal3endEv" title='llvm::ReversePostOrderTraversal::end' data-ref="_ZN4llvm25ReversePostOrderTraversal3endEv">end</a>(); <a class="local col0 ref" href="#180I" title='I' data-ref="180I">I</a> <a class="ref" href="../../../../../include/c++/7/bits/stl_iterator.h.html#_ZStneRKSt16reverse_iteratorIT_ES3_" title='std::operator!=' data-ref="_ZStneRKSt16reverse_iteratorIT_ES3_">!=</a> <a class="local col1 ref" href="#181E" title='E' data-ref="181E">E</a>; <a class="ref" href="../../../../../include/c++/7/bits/stl_iterator.h.html#_ZNSt16reverse_iteratorppEv" title='std::reverse_iterator::operator++' data-ref="_ZNSt16reverse_iteratorppEv">++</a><a class="local col0 ref" href="#180I" title='I' data-ref="180I">I</a>)</td></tr>
<tr><th id="1142">1142</th><td>    <a class="local col9 ref" href="#179Modified" title='Modified' data-ref="179Modified">Modified</a> |= <a class="tu member" href="#_ZN12_GLOBAL__N_116Thumb2SizeReduce9ReduceMBBERN4llvm17MachineBasicBlockE" title='(anonymous namespace)::Thumb2SizeReduce::ReduceMBB' data-use='c' data-ref="_ZN12_GLOBAL__N_116Thumb2SizeReduce9ReduceMBBERN4llvm17MachineBasicBlockE">ReduceMBB</a>(<span class='refarg'>*<a class="ref" href="../../../../../include/c++/7/bits/stl_iterator.h.html#_ZNKSt16reverse_iteratordeEv" title='std::reverse_iterator::operator*' data-ref="_ZNKSt16reverse_iteratordeEv">*</a><a class="local col0 ref" href="#180I" title='I' data-ref="180I">I</a></span>);</td></tr>
<tr><th id="1143">1143</th><td>  <b>return</b> <a class="local col9 ref" href="#179Modified" title='Modified' data-ref="179Modified">Modified</a>;</td></tr>
<tr><th id="1144">1144</th><td>}</td></tr>
<tr><th id="1145">1145</th><td></td></tr>
<tr><th id="1146">1146</th><td><i class="doc">/// createThumb2SizeReductionPass - Returns an instance of the Thumb2 size</i></td></tr>
<tr><th id="1147">1147</th><td><i class="doc">/// reduction pass.</i></td></tr>
<tr><th id="1148">1148</th><td><a class="type" href="../../../include/llvm/Pass.h.html#llvm::FunctionPass" title='llvm::FunctionPass' data-ref="llvm::FunctionPass">FunctionPass</a> *<span class="namespace">llvm::</span><dfn class="decl def" id="_ZN4llvm29createThumb2SizeReductionPassESt8functionIFbRKNS_8FunctionEEE" title='llvm::createThumb2SizeReductionPass' data-ref="_ZN4llvm29createThumb2SizeReductionPassESt8functionIFbRKNS_8FunctionEEE">createThumb2SizeReductionPass</dfn>(</td></tr>
<tr><th id="1149">1149</th><td>    <span class="namespace">std::</span><a class="type" href="../../../../../include/c++/7/bits/std_function.h.html#std::function" title='std::function' data-ref="std::function">function</a>&lt;<em>bool</em>(<em>const</em> <a class="type" href="../../../include/llvm/IR/Function.h.html#llvm::Function" title='llvm::Function' data-ref="llvm::Function">Function</a> &amp;)&gt; <dfn class="local col2 decl" id="182Ftor" title='Ftor' data-type='std::function&lt;bool (const Function &amp;)&gt;' data-ref="182Ftor">Ftor</dfn>) {</td></tr>
<tr><th id="1150">1150</th><td>  <b>return</b> <b>new</b> <a class="tu type" href="#(anonymousnamespace)::Thumb2SizeReduce" title='(anonymous namespace)::Thumb2SizeReduce' data-ref="(anonymousnamespace)::Thumb2SizeReduce">Thumb2SizeReduce</a><a class="tu ref" href="#_ZN12_GLOBAL__N_116Thumb2SizeReduceC1ESt8functionIFbRKN4llvm8FunctionEEE" title='(anonymous namespace)::Thumb2SizeReduce::Thumb2SizeReduce' data-use='c' data-ref="_ZN12_GLOBAL__N_116Thumb2SizeReduceC1ESt8functionIFbRKN4llvm8FunctionEEE">(</a><a class="ref fake" href="../../../../../include/c++/7/bits/std_function.h.html#_ZNSt8functionIFT_DpT0_EEC1EOS_IS3_E" title='std::function&lt;type-parameter-0-0 (type-parameter-0-1...)&gt;::function&lt;type-parameter-0-0 (type-parameter-0-1...)&gt;' data-ref="_ZNSt8functionIFT_DpT0_EEC1EOS_IS3_E"></a><span class="namespace">std::</span><a class="ref" href="../../../../../include/c++/7/bits/move.h.html#_ZSt4moveOT_" title='std::move' data-ref="_ZSt4moveOT_">move</a>(<span class='refarg'><a class="local col2 ref" href="#182Ftor" title='Ftor' data-ref="182Ftor">Ftor</a></span>));</td></tr>
<tr><th id="1151">1151</th><td>}</td></tr>
<tr><th id="1152">1152</th><td></td></tr>
</table><hr/><p id='footer'>
Generated on <em>2019-Jul-08</em> from project llvm revision <em>2cdaed95cde</em><br />Powered by <a href='https://woboq.com'><img alt='Woboq' src='https://code.woboq.org/woboq-16.png' width='41' height='16' /></a> <a href='https://code.woboq.org'>Code Browser</a> 2.1
<br/>Generator usage only permitted with license.</p>
</div></body></html>
