Oct 17 01:06:52.854 disk0: C/H/S settings = 1024/4/32
Oct 17 01:06:52.883 CONSOLE: console managed by I/O board
Oct 17 01:06:53.322 C7200_BOOT: starting instance (CPU0 PC=0xffffffffbfc00000,idle_pc=0x6095ca40,JIT on)
Oct 17 01:06:53.322 CPU0: CPU_STATE: Starting CPU (old state=2)...
Oct 17 01:06:53.459 ROM: Microcode has started.
Oct 17 01:07:14.777 ROM: trying to read bootvar 'WARM_REBOOT'
Oct 17 01:07:14.814 ROM: unhandled syscall 0x00000032 at pc=0x608487b0 (a1=0x00000019,a2=0x64cb7930,a3=0x652b3288)
Oct 17 01:07:14.814 CPU0: IO_FPGA: read from addr 0x224, pc=0x60925770 (size=1)
Oct 17 01:07:15.159 ROM: trying to read bootvar 'RANDOM_NUM'
Oct 17 01:07:15.199 CPU0: MP_FPGA: writing reg 0x70 at pc=0x6095ce24 (data=0x7e)
Oct 17 01:07:15.200 CPU0: PCI: read request at pc=0x60943c1c: bus=0,device=0,function=0,reg=0x08
Oct 17 01:07:15.200 CPU0: PCI: read request at pc=0x60943e40: bus=0,device=0,function=0,reg=0x00
Oct 17 01:07:15.200 CPU0: PCI: write request (data=0x0000011f) at pc=0x60943d5c: bus=0,device=0,function=0,reg=0x04
Oct 17 01:07:15.200 CPU0: PCI: write request (data=0x00000000) at pc=0x60943d5c: bus=0,device=0,function=0,reg=0x10
Oct 17 01:07:15.201 CPU0: PCI: write request (data=0x10000000) at pc=0x60943d5c: bus=0,device=0,function=0,reg=0x14
Oct 17 01:07:15.201 CPU0: PCI: read request at pc=0x60943e40: bus=0,device=0,function=0,reg=0x00
Oct 17 01:07:15.201 CPU0: PCI: write request (data=0xc0000000) at pc=0x60943d5c: bus=0,device=0,function=0,reg=0x28
Oct 17 01:07:15.201 CPU0: PCI: write request (data=0xd0000000) at pc=0x60943d5c: bus=0,device=0,function=0,reg=0x2c
Oct 17 01:07:15.201 CPU0: PCI: write request (data=0x00000000) at pc=0x60943d5c: bus=0,device=0,function=0,reg=0x30
Oct 17 01:07:15.201 CPU0: PCI: read request at pc=0x60943e40: bus=0,device=0,function=0,reg=0x34
Oct 17 01:07:15.201 CPU0: PCI: write request (data=0x00000001) at pc=0x60943d5c: bus=0,device=0,function=0,reg=0x34
Oct 17 01:07:15.201 CPU0: PCI: write request (data=0x00000000) at pc=0x60943d5c: bus=0,device=0,function=0,reg=0x18
Oct 17 01:07:15.201 CPU0: PCI: write request (data=0x00000000) at pc=0x60943d5c: bus=0,device=0,function=0,reg=0x1c
Oct 17 01:07:15.201 CPU0: PCI: write request (data=0x000000ff) at pc=0x60943d5c: bus=0,device=0,function=0,reg=0x0c
Oct 17 01:07:15.203 CPU0: PCI: read request at pc=0x60943e40: bus=0,device=1,function=0,reg=0x00
Oct 17 01:07:15.203 CPU0: PCI: read request at pc=0x60943e40: bus=0,device=1,function=0,reg=0x40
Oct 17 01:07:15.203 CPU0: PCI: write request (data=0x00000143) at pc=0x60943d4c: bus=0,device=1,function=0,reg=0x04
Oct 17 01:07:15.203 CPU0: PCI: write request (data=0x00000010) at pc=0x60943d4c: bus=0,device=1,function=0,reg=0x0c
Oct 17 01:07:15.203 CPU0: PCI: write request (data=0x18000100) at pc=0x60943d4c: bus=0,device=1,function=0,reg=0x18
Oct 17 01:07:15.203 PCI: PCI bridge 0,1,0 -> pri: 00, sec: 01, sub: 00
Oct 17 01:07:15.203 CPU0: PCI: write request (data=0xffff9f40) at pc=0x60943d4c: bus=0,device=1,function=0,reg=0x1c
Oct 17 01:07:15.203 CPU0: PCI: write request (data=0x4af04880) at pc=0x60943d4c: bus=0,device=1,function=0,reg=0x20
Oct 17 01:07:15.203 CPU0: PCI: write request (data=0x4bf04b00) at pc=0x60943d4c: bus=0,device=1,function=0,reg=0x24
Oct 17 01:07:15.203 CPU0: PCI: write request (data=0x00030000) at pc=0x60943d4c: bus=0,device=1,function=0,reg=0x3c
Oct 17 01:07:15.203 CPU0: PCI: write request (data=0x00080000) at pc=0x60943d4c: bus=0,device=1,function=0,reg=0x40
Oct 17 01:07:15.203 CPU0: PCI: write request (data=0x00008020) at pc=0x60943d4c: bus=0,device=1,function=0,reg=0x44
Oct 17 01:07:15.203 CPU0: PCI: read request at pc=0x60943e40: bus=0,device=2,function=0,reg=0x00
Oct 17 01:07:15.203 CPU0: PCI: read request at pc=0x60943e40: bus=0,device=2,function=0,reg=0x40
Oct 17 01:07:15.203 CPU0: PCI: write request (data=0x00000144) at pc=0x60943d4c: bus=0,device=2,function=0,reg=0x04
Oct 17 01:07:15.203 CPU0: PCI: write request (data=0x0000ff00) at pc=0x60943d4c: bus=0,device=2,function=0,reg=0x0c
Oct 17 01:07:15.204 CPU0: PCI: write request (data=0x18090400) at pc=0x60943d4c: bus=0,device=2,function=0,reg=0x18
Oct 17 01:07:15.204 PCI: PCI bridge 0,2,0 -> pri: 00, sec: 04, sub: 09
Oct 17 01:07:15.204 CPU0: PCI: write request (data=0xffff9f40) at pc=0x60943d4c: bus=0,device=2,function=0,reg=0x1c
Oct 17 01:07:15.204 CPU0: PCI: write request (data=0x4af04880) at pc=0x60943d4c: bus=0,device=2,function=0,reg=0x20
Oct 17 01:07:15.204 CPU0: PCI: write request (data=0x4cf04b00) at pc=0x60943d4c: bus=0,device=2,function=0,reg=0x24
Oct 17 01:07:15.204 CPU0: PCI: write request (data=0x00030000) at pc=0x60943d4c: bus=0,device=2,function=0,reg=0x3c
Oct 17 01:07:15.204 CPU0: PCI: write request (data=0x00080000) at pc=0x60943d4c: bus=0,device=2,function=0,reg=0x40
Oct 17 01:07:15.204 CPU0: PCI: write request (data=0x00008020) at pc=0x60943d4c: bus=0,device=2,function=0,reg=0x44
Oct 17 01:07:15.204 CPU0: PCI: read request at pc=0x60943e40: bus=0,device=3,function=0,reg=0x00
Oct 17 01:07:15.204 CPU0: PCI: read request at pc=0x60943e40: bus=0,device=3,function=0,reg=0x40
Oct 17 01:07:15.204 CPU0: PCI: write request (data=0x00000143) at pc=0x60943d4c: bus=0,device=3,function=0,reg=0x04
Oct 17 01:07:15.204 CPU0: PCI: write request (data=0x00000010) at pc=0x60943d4c: bus=0,device=3,function=0,reg=0x0c
Oct 17 01:07:15.204 CPU0: PCI: write request (data=0x18000200) at pc=0x60943d4c: bus=0,device=3,function=0,reg=0x18
Oct 17 01:07:15.204 PCI: PCI bridge 0,3,0 -> pri: 00, sec: 02, sub: 00
Oct 17 01:07:15.204 CPU0: PCI: write request (data=0xffffffa0) at pc=0x60943d4c: bus=0,device=3,function=0,reg=0x1c
Oct 17 01:07:15.204 CPU0: PCI: write request (data=0x4f704d00) at pc=0x60943d4c: bus=0,device=3,function=0,reg=0x20
Oct 17 01:07:15.204 CPU0: PCI: write request (data=0x4cf04c00) at pc=0x60943d4c: bus=0,device=3,function=0,reg=0x24
Oct 17 01:07:15.204 CPU0: PCI: write request (data=0x00030000) at pc=0x60943d4c: bus=0,device=3,function=0,reg=0x3c
Oct 17 01:07:15.204 CPU0: PCI: write request (data=0x00080000) at pc=0x60943d4c: bus=0,device=3,function=0,reg=0x40
Oct 17 01:07:15.204 CPU0: PCI: write request (data=0x00008020) at pc=0x60943d4c: bus=0,device=3,function=0,reg=0x44
Oct 17 01:07:15.204 CPU0: PCI: read request at pc=0x60943e40: bus=0,device=4,function=0,reg=0x00
Oct 17 01:07:15.204 CPU0: PCI: read request at pc=0x60943e40: bus=0,device=4,function=0,reg=0x40
Oct 17 01:07:15.204 CPU0: PCI: write request (data=0x00000144) at pc=0x60943d4c: bus=0,device=4,function=0,reg=0x04
Oct 17 01:07:15.204 CPU0: PCI: write request (data=0x0000ff00) at pc=0x60943d4c: bus=0,device=4,function=0,reg=0x0c
Oct 17 01:07:15.204 CPU0: PCI: write request (data=0x180f0a00) at pc=0x60943d4c: bus=0,device=4,function=0,reg=0x18
Oct 17 01:07:15.204 PCI: PCI bridge 0,4,0 -> pri: 00, sec: 10, sub: 15
Oct 17 01:07:15.204 CPU0: PCI: write request (data=0xffffffa0) at pc=0x60943d4c: bus=0,device=4,function=0,reg=0x1c
Oct 17 01:07:15.204 CPU0: PCI: write request (data=0x4f704d00) at pc=0x60943d4c: bus=0,device=4,function=0,reg=0x20
Oct 17 01:07:15.205 CPU0: PCI: write request (data=0x4cf04b00) at pc=0x60943d4c: bus=0,device=4,function=0,reg=0x24
Oct 17 01:07:15.205 CPU0: PCI: write request (data=0x00030000) at pc=0x60943d4c: bus=0,device=4,function=0,reg=0x3c
Oct 17 01:07:15.205 CPU0: PCI: write request (data=0x00080000) at pc=0x60943d4c: bus=0,device=4,function=0,reg=0x40
Oct 17 01:07:15.205 CPU0: PCI: write request (data=0x00008020) at pc=0x60943d4c: bus=0,device=4,function=0,reg=0x44
Oct 17 01:07:15.225 CPU0: PCI: read request at pc=0x60943e40: bus=0,device=5,function=0,reg=0x00
Oct 17 01:07:15.226 CPU0: PCI: write request (data=0x000001c3) at pc=0x60943d4c: bus=0,device=5,function=0,reg=0x04
Oct 17 01:07:15.226 CPU0: PCI: write request (data=0x00000400) at pc=0x60943d4c: bus=0,device=5,function=0,reg=0x10
Oct 17 01:07:16.773 CPU0: JIT: partial JIT flush (count=176)
Oct 17 01:07:16.874 CPU0: JIT: flushing data structures (compiled pages=231)
Oct 17 01:07:16.955 CPU0: JIT: partial JIT flush (count=176)
Oct 17 01:07:16.980 ROM: trying to read bootvar 'BOOT'
Oct 17 01:07:16.980 ROM: trying to read bootvar 'CONFIG_FILE'
Oct 17 01:07:16.980 ROM: trying to read bootvar 'BOOTLDR'
Oct 17 01:07:16.980 ROM: trying to read bootvar 'RSHELF'
Oct 17 01:07:16.980 ROM: trying to read bootvar 'DSHELF'
Oct 17 01:07:16.980 ROM: trying to read bootvar 'DSHELFINFO'
Oct 17 01:07:16.980 ROM: trying to read bootvar 'RESET_COUNTER'
Oct 17 01:07:16.980 ROM: trying to read bootvar 'CHRG_LOCRECSN'
Oct 17 01:07:16.980 ROM: trying to read bootvar 'CHRG_ID'
Oct 17 01:07:16.980 ROM: trying to read bootvar 'SLOTCACHE'
Oct 17 01:07:16.980 ROM: trying to read bootvar 'OVERTEMP'
Oct 17 01:07:16.980 ROM: trying to read bootvar 'DIAG'
Oct 17 01:07:16.980 ROM: trying to read bootvar 'WARM_REBOOT'
Oct 17 01:07:18.037 CPU0: JIT: flushing data structures (compiled pages=236)
Oct 17 01:07:18.071 ROM: unhandled syscall 0x0000007c at pc=0x608487b0 (a1=0x00000d1c,a2=0x00000000,a3=0x65381788)
Oct 17 01:07:18.072 ROM: unhandled syscall 0x0000007c at pc=0x608487b0 (a1=0x6316dafd,a2=0x00000016,a3=0x650eea8c)
Oct 17 01:07:18.073 CPU0: PCI: read request at pc=0x609821a4: bus=0,device=0,function=0,reg=0x08
Oct 17 01:07:18.073 CPU0: CLPD6729: ext reg index 0x03 at pc=0x60987ec8
Oct 17 01:07:18.073 CPU0: CLPD6729: ext reg index 0x03 at pc=0x60987ec8
Oct 17 01:07:18.082 CPU0: CLPD6729: ext reg index 0x09 at pc=0x60987ec8
Oct 17 01:07:18.082 CPU0: CLPD6729: ext reg index 0x09 at pc=0x60987ec8
Oct 17 01:07:18.082 CPU0: CLPD6729: ext reg index 0x05 at pc=0x60987ec8
Oct 17 01:07:18.082 CPU0: CLPD6729: ext reg index 0x05 at pc=0x60987ec8
Oct 17 01:07:18.113 CPU0: PCI: write request (data=0x18000104) at pc=0x60943d4c: bus=0,device=1,function=0,reg=0x18
Oct 17 01:07:18.113 PCI: PCI bridge 0,1,0 -> pri: 04, sec: 01, sub: 00
Oct 17 01:07:18.113 CPU0: PCI: read request at pc=0x60943e40: bus=4,device=0,function=0,reg=0x00
Oct 17 01:07:18.113 CPU0: PCI: write request (data=0x18000100) at pc=0x60943d4c: bus=0,device=1,function=0,reg=0x18
Oct 17 01:07:18.113 PCI: PCI bridge 0,1,0 -> pri: 00, sec: 01, sub: 00
Oct 17 01:07:18.113 CPU0: PCI: write request (data=0x18000104) at pc=0x60943d4c: bus=0,device=1,function=0,reg=0x18
Oct 17 01:07:18.113 PCI: PCI bridge 0,1,0 -> pri: 04, sec: 01, sub: 00
Oct 17 01:07:18.113 CPU0: PCI: write request (data=0x00000142) at pc=0x60943d4c: bus=4,device=0,function=0,reg=0x04
Oct 17 01:07:18.113 CPU0: PCI: write request (data=0x18000100) at pc=0x60943d4c: bus=0,device=1,function=0,reg=0x18
Oct 17 01:07:18.113 PCI: PCI bridge 0,1,0 -> pri: 00, sec: 01, sub: 00
Oct 17 01:07:18.113 CPU0: PCI: write request (data=0x1800020a) at pc=0x60943d4c: bus=0,device=3,function=0,reg=0x18
Oct 17 01:07:18.113 PCI: PCI bridge 0,3,0 -> pri: 10, sec: 02, sub: 00
Oct 17 01:07:18.113 CPU0: PCI: read request at pc=0x60943e40: bus=10,device=0,function=0,reg=0x00
Oct 17 01:07:18.113 CPU0: PCI: write request (data=0x18000200) at pc=0x60943d4c: bus=0,device=3,function=0,reg=0x18
Oct 17 01:07:18.113 PCI: PCI bridge 0,3,0 -> pri: 00, sec: 02, sub: 00
Oct 17 01:07:18.113 CPU0: PCI: write request (data=0x1800020a) at pc=0x60943d4c: bus=0,device=3,function=0,reg=0x18
Oct 17 01:07:18.113 PCI: PCI bridge 0,3,0 -> pri: 10, sec: 02, sub: 00
Oct 17 01:07:18.113 CPU0: PCI: write request (data=0x00000142) at pc=0x60943d4c: bus=10,device=0,function=0,reg=0x04
Oct 17 01:07:18.113 CPU0: PCI: write request (data=0x18000200) at pc=0x60943d4c: bus=0,device=3,function=0,reg=0x18
Oct 17 01:07:18.113 PCI: PCI bridge 0,3,0 -> pri: 00, sec: 02, sub: 00
Oct 17 01:07:18.194 Calendar: reset
Oct 17 01:07:18.212 CPU0: JIT: partial JIT flush (count=177)
Oct 17 01:07:18.361 CPU0: JIT: flushing data structures (compiled pages=240)
Oct 17 01:07:18.456 CPU0: JIT: partial JIT flush (count=196)
Oct 17 01:07:18.509 ROM: trying to read bootvar 'BOOTLDR'
Oct 17 01:07:18.510 ROM: trying to read bootvar 'CONFIG_FILE'
Oct 17 01:07:18.891 CPU0: MP_FPGA: writing reg 0x70 at pc=0x609615d0 (data=0x2)
Oct 17 01:07:19.212 CPU0: PCI: write request (data=0x18000104) at pc=0x60943d4c: bus=0,device=1,function=0,reg=0x18
Oct 17 01:07:19.212 PCI: PCI bridge 0,1,0 -> pri: 04, sec: 01, sub: 00
Oct 17 01:07:19.212 CPU0: PCI: read request at pc=0x60943e40: bus=4,device=1,function=0,reg=0x00
Oct 17 01:07:19.212 CPU0: PCI: write request (data=0x18000100) at pc=0x60943d4c: bus=0,device=1,function=0,reg=0x18
Oct 17 01:07:19.212 PCI: PCI bridge 0,1,0 -> pri: 00, sec: 01, sub: 00
Oct 17 01:07:19.212 CPU0: PCI: write request (data=0x18000104) at pc=0x60943d4c: bus=0,device=1,function=0,reg=0x18
Oct 17 01:07:19.212 PCI: PCI bridge 0,1,0 -> pri: 04, sec: 01, sub: 00
Oct 17 01:07:19.212 CPU0: PCI: read request at pc=0x60943e40: bus=4,device=1,function=0,reg=0x08
Oct 17 01:07:19.212 CPU0: PCI: write request (data=0x18000100) at pc=0x60943d4c: bus=0,device=1,function=0,reg=0x18
Oct 17 01:07:19.212 PCI: PCI bridge 0,1,0 -> pri: 00, sec: 01, sub: 00
Oct 17 01:07:19.212 CPU0: PCI: write request (data=0x18000104) at pc=0x60943d4c: bus=0,device=1,function=0,reg=0x18
Oct 17 01:07:19.212 PCI: PCI bridge 0,1,0 -> pri: 04, sec: 01, sub: 00
Oct 17 01:07:19.212 CPU0: PCI: read request at pc=0x60943e40: bus=4,device=1,function=0,reg=0x00
Oct 17 01:07:19.212 CPU0: PCI: write request (data=0x18000100) at pc=0x60943d4c: bus=0,device=1,function=0,reg=0x18
Oct 17 01:07:19.212 PCI: PCI bridge 0,1,0 -> pri: 00, sec: 01, sub: 00
Oct 17 01:07:19.213 CPU0: PCI: write request (data=0x18000104) at pc=0x60943d4c: bus=0,device=1,function=0,reg=0x18
Oct 17 01:07:19.213 PCI: PCI bridge 0,1,0 -> pri: 04, sec: 01, sub: 00
Oct 17 01:07:19.213 CPU0: PCI: read request at pc=0x60943e40: bus=4,device=1,function=0,reg=0x40
Oct 17 01:07:19.213 CPU0: PCI: write request (data=0x18000100) at pc=0x60943d4c: bus=0,device=1,function=0,reg=0x18
Oct 17 01:07:19.213 PCI: PCI bridge 0,1,0 -> pri: 00, sec: 01, sub: 00
Oct 17 01:07:19.213 CPU0: PCI: write request (data=0x18000104) at pc=0x60943d4c: bus=0,device=1,function=0,reg=0x18
Oct 17 01:07:19.213 PCI: PCI bridge 0,1,0 -> pri: 04, sec: 01, sub: 00
Oct 17 01:07:19.213 CPU0: PCI: write request (data=0xffff0000) at pc=0x60943d4c: bus=4,device=1,function=0,reg=0x04
Oct 17 01:07:19.214 CPU0: PCI: write request (data=0x18000100) at pc=0x60943d4c: bus=0,device=1,function=0,reg=0x18
Oct 17 01:07:19.214 PCI: PCI bridge 0,1,0 -> pri: 00, sec: 01, sub: 00
Oct 17 01:07:19.214 CPU0: PCI: write request (data=0x18000104) at pc=0x60943d4c: bus=0,device=1,function=0,reg=0x18
Oct 17 01:07:19.214 PCI: PCI bridge 0,1,0 -> pri: 04, sec: 01, sub: 00
Oct 17 01:07:19.214 CPU0: PCI: write request (data=0x0000ff08) at pc=0x60943d4c: bus=4,device=1,function=0,reg=0x0c
Oct 17 01:07:19.214 CPU0: PCI: write request (data=0x18000100) at pc=0x60943d4c: bus=0,device=1,function=0,reg=0x18
Oct 17 01:07:19.214 PCI: PCI bridge 0,1,0 -> pri: 00, sec: 01, sub: 00
Oct 17 01:07:19.214 CPU0: PCI: write request (data=0x18000104) at pc=0x60943d4c: bus=0,device=1,function=0,reg=0x18
Oct 17 01:07:19.214 PCI: PCI bridge 0,1,0 -> pri: 04, sec: 01, sub: 00
Oct 17 01:07:19.214 CPU0: PCI: write request (data=0x18050504) at pc=0x60943d4c: bus=4,device=1,function=0,reg=0x18
Oct 17 01:07:19.214 PCI: PCI bridge 4,1,0 -> pri: 04, sec: 05, sub: 05
Oct 17 01:07:19.214 CPU0: PCI: write request (data=0x18000100) at pc=0x60943d4c: bus=0,device=1,function=0,reg=0x18
Oct 17 01:07:19.214 PCI: PCI bridge 0,1,0 -> pri: 00, sec: 01, sub: 00
Oct 17 01:07:19.214 CPU0: PCI: write request (data=0x18000104) at pc=0x60943d4c: bus=0,device=1,function=0,reg=0x18
Oct 17 01:07:19.214 PCI: PCI bridge 0,1,0 -> pri: 04, sec: 01, sub: 00
Oct 17 01:07:19.214 CPU0: PCI: write request (data=0x02805f40) at pc=0x60943d4c: bus=4,device=1,function=0,reg=0x1c
Oct 17 01:07:19.214 CPU0: PCI: write request (data=0x18000100) at pc=0x60943d4c: bus=0,device=1,function=0,reg=0x18
Oct 17 01:07:19.214 PCI: PCI bridge 0,1,0 -> pri: 00, sec: 01, sub: 00
Oct 17 01:07:19.214 CPU0: PCI: write request (data=0x18000104) at pc=0x60943d4c: bus=0,device=1,function=0,reg=0x18
Oct 17 01:07:19.214 PCI: PCI bridge 0,1,0 -> pri: 04, sec: 01, sub: 00
Oct 17 01:07:19.214 CPU0: PCI: write request (data=0x48f04880) at pc=0x60943d4c: bus=4,device=1,function=0,reg=0x20
Oct 17 01:07:19.214 CPU0: PCI: write request (data=0x18000100) at pc=0x60943d4c: bus=0,device=1,function=0,reg=0x18
Oct 17 01:07:19.214 PCI: PCI bridge 0,1,0 -> pri: 00, sec: 01, sub: 00
Oct 17 01:07:19.214 CPU0: PCI: write request (data=0x18000104) at pc=0x60943d4c: bus=0,device=1,function=0,reg=0x18
Oct 17 01:07:19.214 PCI: PCI bridge 0,1,0 -> pri: 04, sec: 01, sub: 00
Oct 17 01:07:19.214 CPU0: PCI: write request (data=0x0001ff01) at pc=0x60943d4c: bus=4,device=1,function=0,reg=0x24
Oct 17 01:07:19.214 CPU0: PCI: write request (data=0x18000100) at pc=0x60943d4c: bus=0,device=1,function=0,reg=0x18
Oct 17 01:07:19.214 PCI: PCI bridge 0,1,0 -> pri: 00, sec: 01, sub: 00
Oct 17 01:07:19.214 CPU0: PCI: write request (data=0x18000104) at pc=0x60943d4c: bus=0,device=1,function=0,reg=0x18
Oct 17 01:07:19.214 PCI: PCI bridge 0,1,0 -> pri: 04, sec: 01, sub: 00
Oct 17 01:07:19.214 CPU0: PCI: write request (data=0x00000000) at pc=0x60943d4c: bus=4,device=1,function=0,reg=0x30
Oct 17 01:07:19.214 CPU0: PCI: write request (data=0x18000100) at pc=0x60943d4c: bus=0,device=1,function=0,reg=0x18
Oct 17 01:07:19.214 PCI: PCI bridge 0,1,0 -> pri: 00, sec: 01, sub: 00
Oct 17 01:07:19.215 CPU0: PCI: write request (data=0x18000104) at pc=0x60943d4c: bus=0,device=1,function=0,reg=0x18
Oct 17 01:07:19.215 PCI: PCI bridge 0,1,0 -> pri: 04, sec: 01, sub: 00
Oct 17 01:07:19.215 CPU0: PCI: write request (data=0x03030000) at pc=0x60943d4c: bus=4,device=1,function=0,reg=0x3c
Oct 17 01:07:19.215 CPU0: PCI: write request (data=0x18000100) at pc=0x60943d4c: bus=0,device=1,function=0,reg=0x18
Oct 17 01:07:19.215 PCI: PCI bridge 0,1,0 -> pri: 00, sec: 01, sub: 00
Oct 17 01:07:19.215 CPU0: PCI: write request (data=0x18000104) at pc=0x60943d4c: bus=0,device=1,function=0,reg=0x18
Oct 17 01:07:19.215 PCI: PCI bridge 0,1,0 -> pri: 04, sec: 01, sub: 00
Oct 17 01:07:19.215 CPU0: PCI: write request (data=0x02000000) at pc=0x60943d4c: bus=4,device=1,function=0,reg=0x40
Oct 17 01:07:19.215 CPU0: PCI: write request (data=0x18000100) at pc=0x60943d4c: bus=0,device=1,function=0,reg=0x18
Oct 17 01:07:19.215 PCI: PCI bridge 0,1,0 -> pri: 00, sec: 01, sub: 00
Oct 17 01:07:19.215 CPU0: PCI: write request (data=0x18000104) at pc=0x60943d4c: bus=0,device=1,function=0,reg=0x18
Oct 17 01:07:19.215 PCI: PCI bridge 0,1,0 -> pri: 04, sec: 01, sub: 00
Oct 17 01:07:19.215 CPU0: PCI: write request (data=0x00000000) at pc=0x60943d4c: bus=4,device=1,function=0,reg=0x64
Oct 17 01:07:19.215 CPU0: PCI: write request (data=0x18000100) at pc=0x60943d4c: bus=0,device=1,function=0,reg=0x18
Oct 17 01:07:19.215 PCI: PCI bridge 0,1,0 -> pri: 00, sec: 01, sub: 00
Oct 17 01:07:19.215 CPU0: PCI: write request (data=0x18000104) at pc=0x60943d4c: bus=0,device=1,function=0,reg=0x18
Oct 17 01:07:19.215 PCI: PCI bridge 0,1,0 -> pri: 04, sec: 01, sub: 00
Oct 17 01:07:19.215 CPU0: PCI: write request (data=0x000001ff) at pc=0x60943d4c: bus=4,device=1,function=0,reg=0x68
Oct 17 01:07:19.215 CPU0: PCI: write request (data=0x18000100) at pc=0x60943d4c: bus=0,device=1,function=0,reg=0x18
Oct 17 01:07:19.215 PCI: PCI bridge 0,1,0 -> pri: 00, sec: 01, sub: 00
Oct 17 01:07:19.215 CPU0: PCI: write request (data=0x18000104) at pc=0x60943d4c: bus=0,device=1,function=0,reg=0x18
Oct 17 01:07:19.215 PCI: PCI bridge 0,1,0 -> pri: 04, sec: 01, sub: 00
Oct 17 01:07:19.215 CPU0: PCI: write request (data=0x00000147) at pc=0x60943d4c: bus=4,device=1,function=0,reg=0x04
Oct 17 01:07:19.215 CPU0: PCI: write request (data=0x18000100) at pc=0x60943d4c: bus=0,device=1,function=0,reg=0x18
Oct 17 01:07:19.215 PCI: PCI bridge 0,1,0 -> pri: 00, sec: 01, sub: 00
Oct 17 01:07:19.492 CPU0: PCI: read request at pc=0x60943e40: bus=0,device=6,function=0,reg=0x00
Oct 17 01:07:19.492 CPU0: PCI: write request (data=0x00000006) at pc=0x60943d4c: bus=0,device=6,function=0,reg=0x04
Oct 17 01:07:19.492 CPU0: PCI: write request (data=0x480c0000) at pc=0x60943d4c: bus=0,device=6,function=0,reg=0x14
Oct 17 01:07:19.492 C7200-IO-FE(0): registers are mapped at 0x480c0000
Oct 17 01:07:19.492 CPU0: PCI: write request (data=0x0000ff00) at pc=0x60943d4c: bus=0,device=6,function=0,reg=0x0c
Oct 17 01:07:19.501 CPU0: JIT: flushing data structures (compiled pages=239)
Oct 17 01:07:19.522 CPU0: PCI: read request at pc=0x60943e40: bus=0,device=6,function=0,reg=0x08
Oct 17 01:07:19.540 CPU0: PCI: write request (data=0x18000105) at pc=0x60943d4c: bus=0,device=1,function=0,reg=0x18
Oct 17 01:07:19.540 PCI: PCI bridge 0,1,0 -> pri: 05, sec: 01, sub: 00
Oct 17 01:07:19.540 CPU0: PCI: read request at pc=0x60943e40: bus=5,device=0,function=0,reg=0x00
Oct 17 01:07:19.540 CPU0: PCI: write request (data=0x18000100) at pc=0x60943d4c: bus=0,device=1,function=0,reg=0x18
Oct 17 01:07:19.540 PCI: PCI bridge 0,1,0 -> pri: 00, sec: 01, sub: 00
Oct 17 01:07:19.540 CPU0: PCI: write request (data=0x18000105) at pc=0x60943d4c: bus=0,device=1,function=0,reg=0x18
Oct 17 01:07:19.540 PCI: PCI bridge 0,1,0 -> pri: 05, sec: 01, sub: 00
Oct 17 01:07:19.540 CPU0: PCI: read request at pc=0x60943e40: bus=5,device=0,function=0,reg=0x00
Oct 17 01:07:19.540 CPU0: PCI: write request (data=0x18000100) at pc=0x60943d4c: bus=0,device=1,function=0,reg=0x18
Oct 17 01:07:19.540 PCI: PCI bridge 0,1,0 -> pri: 00, sec: 01, sub: 00
Oct 17 01:07:19.540 CPU0: PCI: write request (data=0x18000105) at pc=0x60943d4c: bus=0,device=1,function=0,reg=0x18
Oct 17 01:07:19.540 PCI: PCI bridge 0,1,0 -> pri: 05, sec: 01, sub: 00
Oct 17 01:07:19.540 CPU0: PCI: write request (data=0x00000006) at pc=0x60943d4c: bus=5,device=0,function=0,reg=0x04
Oct 17 01:07:19.540 CPU0: PCI: write request (data=0x18000100) at pc=0x60943d4c: bus=0,device=1,function=0,reg=0x18
Oct 17 01:07:19.540 PCI: PCI bridge 0,1,0 -> pri: 00, sec: 01, sub: 00
Oct 17 01:07:19.540 CPU0: PCI: write request (data=0x18000105) at pc=0x60943d4c: bus=0,device=1,function=0,reg=0x18
Oct 17 01:07:19.540 PCI: PCI bridge 0,1,0 -> pri: 05, sec: 01, sub: 00
Oct 17 01:07:19.540 CPU0: PCI: write request (data=0x48800000) at pc=0x60943d4c: bus=5,device=0,function=0,reg=0x14
Oct 17 01:07:19.540 PA-FE-TX(1): registers are mapped at 0x48800000
Oct 17 01:07:19.540 CPU0: PCI: write request (data=0x18000100) at pc=0x60943d4c: bus=0,device=1,function=0,reg=0x18
Oct 17 01:07:19.540 PCI: PCI bridge 0,1,0 -> pri: 00, sec: 01, sub: 00
Oct 17 01:07:19.540 CPU0: PCI: write request (data=0x18000105) at pc=0x60943d4c: bus=0,device=1,function=0,reg=0x18
Oct 17 01:07:19.540 PCI: PCI bridge 0,1,0 -> pri: 05, sec: 01, sub: 00
Oct 17 01:07:19.540 CPU0: PCI: write request (data=0x0000ff00) at pc=0x60943d4c: bus=5,device=0,function=0,reg=0x0c
Oct 17 01:07:19.540 CPU0: PCI: write request (data=0x18000100) at pc=0x60943d4c: bus=0,device=1,function=0,reg=0x18
Oct 17 01:07:19.540 PCI: PCI bridge 0,1,0 -> pri: 00, sec: 01, sub: 00
Oct 17 01:07:19.541 C7200-IO-FE(0): unicast MAC address: ca:00:75:8c:00:00
Oct 17 01:07:19.553 CPU0: PCI: write request (data=0x18000105) at pc=0x60943d4c: bus=0,device=1,function=0,reg=0x18
Oct 17 01:07:19.553 PCI: PCI bridge 0,1,0 -> pri: 05, sec: 01, sub: 00
Oct 17 01:07:19.553 CPU0: PCI: read request at pc=0x60943e40: bus=5,device=0,function=0,reg=0x08
Oct 17 01:07:19.553 CPU0: PCI: write request (data=0x18000100) at pc=0x60943d4c: bus=0,device=1,function=0,reg=0x18
Oct 17 01:07:19.553 PCI: PCI bridge 0,1,0 -> pri: 00, sec: 01, sub: 00
Oct 17 01:07:19.563 CPU0: PCI: write request (data=0x18000105) at pc=0x60943d4c: bus=0,device=1,function=0,reg=0x18
Oct 17 01:07:19.563 PCI: PCI bridge 0,1,0 -> pri: 05, sec: 01, sub: 00
Oct 17 01:07:19.563 CPU0: PCI: read request at pc=0x60943e40: bus=5,device=1,function=0,reg=0x00
Oct 17 01:07:19.563 CPU0: PCI: read request for unknown device at pc=0x60943e40 (bus=5,device=1,function=0,reg=0x00).
Oct 17 01:07:19.563 CPU0: PCI: write request (data=0x18000100) at pc=0x60943d4c: bus=0,device=1,function=0,reg=0x18
Oct 17 01:07:19.563 PCI: PCI bridge 0,1,0 -> pri: 00, sec: 01, sub: 00
Oct 17 01:07:19.563 CPU0: PCI: write request (data=0x18000105) at pc=0x60943d4c: bus=0,device=1,function=0,reg=0x18
Oct 17 01:07:19.563 PCI: PCI bridge 0,1,0 -> pri: 05, sec: 01, sub: 00
Oct 17 01:07:19.563 CPU0: PCI: read request at pc=0x60943e40: bus=5,device=2,function=0,reg=0x00
Oct 17 01:07:19.563 CPU0: PCI: read request for unknown device at pc=0x60943e40 (bus=5,device=2,function=0,reg=0x00).
Oct 17 01:07:19.563 CPU0: PCI: write request (data=0x18000100) at pc=0x60943d4c: bus=0,device=1,function=0,reg=0x18
Oct 17 01:07:19.563 PCI: PCI bridge 0,1,0 -> pri: 00, sec: 01, sub: 00
Oct 17 01:07:19.563 CPU0: PCI: write request (data=0x18000105) at pc=0x60943d4c: bus=0,device=1,function=0,reg=0x18
Oct 17 01:07:19.563 PCI: PCI bridge 0,1,0 -> pri: 05, sec: 01, sub: 00
Oct 17 01:07:19.563 CPU0: PCI: read request at pc=0x60943e40: bus=5,device=3,function=0,reg=0x00
Oct 17 01:07:19.563 CPU0: PCI: read request for unknown device at pc=0x60943e40 (bus=5,device=3,function=0,reg=0x00).
Oct 17 01:07:19.564 CPU0: PCI: write request (data=0x18000100) at pc=0x60943d4c: bus=0,device=1,function=0,reg=0x18
Oct 17 01:07:19.564 PCI: PCI bridge 0,1,0 -> pri: 00, sec: 01, sub: 00
Oct 17 01:07:19.564 CPU0: PCI: write request (data=0x18000105) at pc=0x60943d4c: bus=0,device=1,function=0,reg=0x18
Oct 17 01:07:19.564 PCI: PCI bridge 0,1,0 -> pri: 05, sec: 01, sub: 00
Oct 17 01:07:19.564 CPU0: PCI: read request at pc=0x60943e40: bus=5,device=4,function=0,reg=0x00
Oct 17 01:07:19.564 CPU0: PCI: read request for unknown device at pc=0x60943e40 (bus=5,device=4,function=0,reg=0x00).
Oct 17 01:07:19.564 CPU0: PCI: write request (data=0x18000100) at pc=0x60943d4c: bus=0,device=1,function=0,reg=0x18
Oct 17 01:07:19.564 PCI: PCI bridge 0,1,0 -> pri: 00, sec: 01, sub: 00
Oct 17 01:07:19.564 CPU0: PCI: write request (data=0x18000105) at pc=0x60943d4c: bus=0,device=1,function=0,reg=0x18
Oct 17 01:07:19.564 PCI: PCI bridge 0,1,0 -> pri: 05, sec: 01, sub: 00
Oct 17 01:07:19.564 CPU0: PCI: read request at pc=0x60943e40: bus=5,device=5,function=0,reg=0x00
Oct 17 01:07:19.564 CPU0: PCI: read request for unknown device at pc=0x60943e40 (bus=5,device=5,function=0,reg=0x00).
Oct 17 01:07:19.564 CPU0: PCI: write request (data=0x18000100) at pc=0x60943d4c: bus=0,device=1,function=0,reg=0x18
Oct 17 01:07:19.564 PCI: PCI bridge 0,1,0 -> pri: 00, sec: 01, sub: 00
Oct 17 01:07:19.564 CPU0: PCI: write request (data=0x18000105) at pc=0x60943d4c: bus=0,device=1,function=0,reg=0x18
Oct 17 01:07:19.564 PCI: PCI bridge 0,1,0 -> pri: 05, sec: 01, sub: 00
Oct 17 01:07:19.564 CPU0: PCI: read request at pc=0x60943e40: bus=5,device=6,function=0,reg=0x00
Oct 17 01:07:19.564 CPU0: PCI: read request for unknown device at pc=0x60943e40 (bus=5,device=6,function=0,reg=0x00).
Oct 17 01:07:19.564 CPU0: PCI: write request (data=0x18000100) at pc=0x60943d4c: bus=0,device=1,function=0,reg=0x18
Oct 17 01:07:19.564 PCI: PCI bridge 0,1,0 -> pri: 00, sec: 01, sub: 00
Oct 17 01:07:19.564 CPU0: PCI: write request (data=0x18000105) at pc=0x60943d4c: bus=0,device=1,function=0,reg=0x18
Oct 17 01:07:19.564 PCI: PCI bridge 0,1,0 -> pri: 05, sec: 01, sub: 00
Oct 17 01:07:19.564 CPU0: PCI: read request at pc=0x60943e40: bus=5,device=7,function=0,reg=0x00
Oct 17 01:07:19.564 CPU0: PCI: read request for unknown device at pc=0x60943e40 (bus=5,device=7,function=0,reg=0x00).
Oct 17 01:07:19.564 CPU0: PCI: write request (data=0x18000100) at pc=0x60943d4c: bus=0,device=1,function=0,reg=0x18
Oct 17 01:07:19.564 PCI: PCI bridge 0,1,0 -> pri: 00, sec: 01, sub: 00
Oct 17 01:07:19.564 CPU0: PCI: write request (data=0x18000105) at pc=0x60943d4c: bus=0,device=1,function=0,reg=0x18
Oct 17 01:07:19.564 PCI: PCI bridge 0,1,0 -> pri: 05, sec: 01, sub: 00
Oct 17 01:07:19.564 CPU0: PCI: read request at pc=0x60943e40: bus=5,device=8,function=0,reg=0x00
Oct 17 01:07:19.564 CPU0: PCI: read request for unknown device at pc=0x60943e40 (bus=5,device=8,function=0,reg=0x00).
Oct 17 01:07:19.564 CPU0: PCI: write request (data=0x18000100) at pc=0x60943d4c: bus=0,device=1,function=0,reg=0x18
Oct 17 01:07:19.564 PCI: PCI bridge 0,1,0 -> pri: 00, sec: 01, sub: 00
Oct 17 01:07:19.565 PA-FE-TX(1): unicast MAC address: ca:00:75:8c:00:1c
Oct 17 01:07:19.564 CPU0: PCI: write request (data=0x18000105) at pc=0x60943d4c: bus=0,device=1,function=0,reg=0x18
Oct 17 01:07:19.565 PCI: PCI bridge 0,1,0 -> pri: 05, sec: 01, sub: 00
Oct 17 01:07:19.565 CPU0: PCI: read request at pc=0x60943e40: bus=5,device=9,function=0,reg=0x00
Oct 17 01:07:19.565 CPU0: PCI: read request for unknown device at pc=0x60943e40 (bus=5,device=9,function=0,reg=0x00).
Oct 17 01:07:19.565 CPU0: PCI: write request (data=0x18000100) at pc=0x60943d4c: bus=0,device=1,function=0,reg=0x18
Oct 17 01:07:19.565 PCI: PCI bridge 0,1,0 -> pri: 00, sec: 01, sub: 00
Oct 17 01:07:19.565 CPU0: PCI: write request (data=0x18000105) at pc=0x60943d4c: bus=0,device=1,function=0,reg=0x18
Oct 17 01:07:19.565 PCI: PCI bridge 0,1,0 -> pri: 05, sec: 01, sub: 00
Oct 17 01:07:19.565 CPU0: PCI: read request at pc=0x60943e40: bus=5,device=10,function=0,reg=0x00
Oct 17 01:07:19.565 CPU0: PCI: read request for unknown device at pc=0x60943e40 (bus=5,device=10,function=0,reg=0x00).
Oct 17 01:07:19.565 CPU0: PCI: write request (data=0x18000100) at pc=0x60943d4c: bus=0,device=1,function=0,reg=0x18
Oct 17 01:07:19.565 PCI: PCI bridge 0,1,0 -> pri: 00, sec: 01, sub: 00
Oct 17 01:07:19.565 CPU0: PCI: write request (data=0x18000105) at pc=0x60943d4c: bus=0,device=1,function=0,reg=0x18
Oct 17 01:07:19.565 PCI: PCI bridge 0,1,0 -> pri: 05, sec: 01, sub: 00
Oct 17 01:07:19.565 CPU0: PCI: read request at pc=0x60943e40: bus=5,device=11,function=0,reg=0x00
Oct 17 01:07:19.565 CPU0: PCI: read request for unknown device at pc=0x60943e40 (bus=5,device=11,function=0,reg=0x00).
Oct 17 01:07:19.565 CPU0: PCI: write request (data=0x18000100) at pc=0x60943d4c: bus=0,device=1,function=0,reg=0x18
Oct 17 01:07:19.565 PCI: PCI bridge 0,1,0 -> pri: 00, sec: 01, sub: 00
Oct 17 01:07:19.565 CPU0: PCI: write request (data=0x18000105) at pc=0x60943d4c: bus=0,device=1,function=0,reg=0x18
Oct 17 01:07:19.565 PCI: PCI bridge 0,1,0 -> pri: 05, sec: 01, sub: 00
Oct 17 01:07:19.565 CPU0: PCI: read request at pc=0x60943e40: bus=5,device=12,function=0,reg=0x00
Oct 17 01:07:19.565 CPU0: PCI: read request for unknown device at pc=0x60943e40 (bus=5,device=12,function=0,reg=0x00).
Oct 17 01:07:19.565 CPU0: PCI: write request (data=0x18000100) at pc=0x60943d4c: bus=0,device=1,function=0,reg=0x18
Oct 17 01:07:19.565 PCI: PCI bridge 0,1,0 -> pri: 00, sec: 01, sub: 00
Oct 17 01:07:19.565 CPU0: PCI: write request (data=0x18000105) at pc=0x60943d4c: bus=0,device=1,function=0,reg=0x18
Oct 17 01:07:19.565 PCI: PCI bridge 0,1,0 -> pri: 05, sec: 01, sub: 00
Oct 17 01:07:19.565 CPU0: PCI: read request at pc=0x60943e40: bus=5,device=13,function=0,reg=0x00
Oct 17 01:07:19.565 CPU0: PCI: read request for unknown device at pc=0x60943e40 (bus=5,device=13,function=0,reg=0x00).
Oct 17 01:07:19.565 CPU0: PCI: write request (data=0x18000100) at pc=0x60943d4c: bus=0,device=1,function=0,reg=0x18
Oct 17 01:07:19.565 PCI: PCI bridge 0,1,0 -> pri: 00, sec: 01, sub: 00
Oct 17 01:07:19.565 CPU0: PCI: write request (data=0x18000105) at pc=0x60943d4c: bus=0,device=1,function=0,reg=0x18
Oct 17 01:07:19.565 PCI: PCI bridge 0,1,0 -> pri: 05, sec: 01, sub: 00
Oct 17 01:07:19.565 CPU0: PCI: read request at pc=0x60943e40: bus=5,device=14,function=0,reg=0x00
Oct 17 01:07:19.565 CPU0: PCI: read request for unknown device at pc=0x60943e40 (bus=5,device=14,function=0,reg=0x00).
Oct 17 01:07:19.565 CPU0: PCI: write request (data=0x18000100) at pc=0x60943d4c: bus=0,device=1,function=0,reg=0x18
Oct 17 01:07:19.566 PCI: PCI bridge 0,1,0 -> pri: 00, sec: 01, sub: 00
Oct 17 01:07:19.566 CPU0: PCI: write request (data=0x18000105) at pc=0x60943d4c: bus=0,device=1,function=0,reg=0x18
Oct 17 01:07:19.566 PCI: PCI bridge 0,1,0 -> pri: 05, sec: 01, sub: 00
Oct 17 01:07:19.566 CPU0: PCI: read request at pc=0x60943e40: bus=5,device=15,function=0,reg=0x00
Oct 17 01:07:19.566 CPU0: PCI: read request for unknown device at pc=0x60943e40 (bus=5,device=15,function=0,reg=0x00).
Oct 17 01:07:19.566 CPU0: PCI: write request (data=0x18000100) at pc=0x60943d4c: bus=0,device=1,function=0,reg=0x18
Oct 17 01:07:19.566 PCI: PCI bridge 0,1,0 -> pri: 00, sec: 01, sub: 00
Oct 17 01:07:19.584 CPU0: PCI: read request at pc=0x60943e40: bus=0,device=6,function=0,reg=0x08
Oct 17 01:07:19.587 CPU0: PCI: write request (data=0x18000105) at pc=0x60943d4c: bus=0,device=1,function=0,reg=0x18
Oct 17 01:07:19.587 PCI: PCI bridge 0,1,0 -> pri: 05, sec: 01, sub: 00
Oct 17 01:07:19.587 CPU0: PCI: read request at pc=0x60943e40: bus=5,device=0,function=0,reg=0x08
Oct 17 01:07:19.587 CPU0: PCI: write request (data=0x18000100) at pc=0x60943d4c: bus=0,device=1,function=0,reg=0x18
Oct 17 01:07:19.587 PCI: PCI bridge 0,1,0 -> pri: 00, sec: 01, sub: 00
Oct 17 01:07:19.588 C7200-IO-FE(0): unicast MAC address: ca:00:75:8c:00:00
Oct 17 01:07:19.591 PA-FE-TX(1): unicast MAC address: ca:00:75:8c:00:1c
Oct 17 01:07:19.599 CPU0: JIT: partial JIT flush (count=189)
Oct 17 01:07:19.674 CPU0: JIT: flushing data structures (compiled pages=237)
Oct 17 01:07:19.768 CPU0: JIT: partial JIT flush (count=190)
Oct 17 01:07:19.844 CPU0: PCI: read request at pc=0x60943e40: bus=0,device=6,function=0,reg=0x08
Oct 17 01:07:19.851 CPU0: PCI: write request (data=0x18000105) at pc=0x60943d4c: bus=0,device=1,function=0,reg=0x18
Oct 17 01:07:19.852 C7200-IO-FE(0): unicast MAC address: ca:00:75:8c:00:00
Oct 17 01:07:19.851 PCI: PCI bridge 0,1,0 -> pri: 05, sec: 01, sub: 00
Oct 17 01:07:19.852 CPU0: PCI: read request at pc=0x60943e40: bus=5,device=0,function=0,reg=0x08
Oct 17 01:07:19.852 CPU0: PCI: write request (data=0x18000100) at pc=0x60943d4c: bus=0,device=1,function=0,reg=0x18
Oct 17 01:07:19.852 PCI: PCI bridge 0,1,0 -> pri: 00, sec: 01, sub: 00
Oct 17 01:07:19.855 PA-FE-TX(1): unicast MAC address: ca:00:75:8c:00:1c
Oct 17 01:07:19.855 CPU0: JIT: flushing data structures (compiled pages=242)
Oct 17 01:07:19.954 CPU0: JIT: partial JIT flush (count=175)
Oct 17 01:07:19.971 CPU0: PCI: read request at pc=0x60943e40: bus=0,device=6,function=0,reg=0x08
Oct 17 01:07:19.982 CPU0: PCI: write request (data=0x18000105) at pc=0x60943d4c: bus=0,device=1,function=0,reg=0x18
Oct 17 01:07:19.982 PCI: PCI bridge 0,1,0 -> pri: 05, sec: 01, sub: 00
Oct 17 01:07:19.982 CPU0: PCI: read request at pc=0x60943e40: bus=5,device=0,function=0,reg=0x08
Oct 17 01:07:19.982 CPU0: PCI: write request (data=0x18000100) at pc=0x60943d4c: bus=0,device=1,function=0,reg=0x18
Oct 17 01:07:19.982 PCI: PCI bridge 0,1,0 -> pri: 00, sec: 01, sub: 00
Oct 17 01:07:19.983 C7200-IO-FE(0): unicast MAC address: ca:00:75:8c:00:00
Oct 17 01:07:19.987 PA-FE-TX(1): unicast MAC address: ca:00:75:8c:00:1c
Oct 17 01:07:19.998 CPU0: PCI: read request at pc=0x60943e40: bus=0,device=6,function=0,reg=0x08
Oct 17 01:07:20.000 C7200-IO-FE(0): unicast MAC address: ca:00:75:8c:00:00
Oct 17 01:07:20.001 CPU0: PCI: write request (data=0x18000105) at pc=0x60943d4c: bus=0,device=1,function=0,reg=0x18
Oct 17 01:07:20.001 PCI: PCI bridge 0,1,0 -> pri: 05, sec: 01, sub: 00
Oct 17 01:07:20.001 CPU0: PCI: read request at pc=0x60943e40: bus=5,device=0,function=0,reg=0x08
Oct 17 01:07:20.001 CPU0: PCI: write request (data=0x18000100) at pc=0x60943d4c: bus=0,device=1,function=0,reg=0x18
Oct 17 01:07:20.001 PCI: PCI bridge 0,1,0 -> pri: 00, sec: 01, sub: 00
Oct 17 01:07:20.003 PA-FE-TX(1): unicast MAC address: ca:00:75:8c:00:1c
Oct 17 01:07:20.267 CPU0: JIT: flushing data structures (compiled pages=238)
Oct 17 01:07:20.315 CPU0: PCI: read request at pc=0x60943e40: bus=0,device=6,function=0,reg=0x08
Oct 17 01:07:20.328 CPU0: PCI: write request (data=0x18000105) at pc=0x60943d4c: bus=0,device=1,function=0,reg=0x18
Oct 17 01:07:20.328 PCI: PCI bridge 0,1,0 -> pri: 05, sec: 01, sub: 00
Oct 17 01:07:20.328 CPU0: PCI: read request at pc=0x60943e40: bus=5,device=0,function=0,reg=0x08
Oct 17 01:07:20.328 CPU0: PCI: write request (data=0x18000100) at pc=0x60943d4c: bus=0,device=1,function=0,reg=0x18
Oct 17 01:07:20.329 PCI: PCI bridge 0,1,0 -> pri: 00, sec: 01, sub: 00
Oct 17 01:07:20.329 C7200-IO-FE(0): unicast MAC address: ca:00:75:8c:00:00
Oct 17 01:07:20.331 CPU0: PCI: read request at pc=0x60943e40: bus=0,device=6,function=0,reg=0x08
Oct 17 01:07:20.332 PA-FE-TX(1): unicast MAC address: ca:00:75:8c:00:1c
Oct 17 01:07:20.332 CPU0: PCI: write request (data=0x18000105) at pc=0x60943d4c: bus=0,device=1,function=0,reg=0x18
Oct 17 01:07:20.332 PCI: PCI bridge 0,1,0 -> pri: 05, sec: 01, sub: 00
Oct 17 01:07:20.333 CPU0: PCI: read request at pc=0x60943e40: bus=5,device=0,function=0,reg=0x08
Oct 17 01:07:20.333 CPU0: PCI: write request (data=0x18000100) at pc=0x60943d4c: bus=0,device=1,function=0,reg=0x18
Oct 17 01:07:20.333 PCI: PCI bridge 0,1,0 -> pri: 00, sec: 01, sub: 00
Oct 17 01:07:20.334 PA-FE-TX(1): unicast MAC address: ca:00:75:8c:00:1c
Oct 17 01:07:20.334 C7200-IO-FE(0): unicast MAC address: ca:00:75:8c:00:00
Oct 17 01:07:20.352 CPU0: JIT: partial JIT flush (count=198)
Oct 17 01:07:20.421 CPU0: JIT: flushing data structures (compiled pages=235)
Oct 17 01:07:20.502 CPU0: JIT: partial JIT flush (count=188)
Oct 17 01:07:20.566 CPU0: JIT: flushing data structures (compiled pages=233)
Oct 17 01:07:20.647 CPU0: JIT: partial JIT flush (count=193)
Oct 17 01:07:20.785 CPU0: JIT: flushing data structures (compiled pages=241)
Oct 17 01:07:20.874 CPU0: JIT: partial JIT flush (count=204)
Oct 17 01:07:21.018 CPU0: JIT: flushing data structures (compiled pages=238)
Oct 17 01:07:21.087 CPU0: JIT: partial JIT flush (count=201)
Oct 17 01:07:21.171 CPU0: JIT: flushing data structures (compiled pages=245)
Oct 17 01:07:21.290 CPU0: JIT: partial JIT flush (count=191)
Oct 17 01:07:21.374 CPU0: JIT: flushing data structures (compiled pages=250)
Oct 17 01:07:21.504 CPU0: JIT: partial JIT flush (count=147)
Oct 17 01:07:21.741 CPU0: JIT: flushing data structures (compiled pages=241)
Oct 17 01:07:21.845 CPU0: JIT: partial JIT flush (count=187)
Oct 17 01:07:22.477 CPU0: JIT: flushing data structures (compiled pages=243)
Oct 17 01:07:22.594 CPU0: JIT: partial JIT flush (count=183)
Oct 17 01:07:22.858 CPU0: JIT: flushing data structures (compiled pages=245)
Oct 17 01:07:23.175 CPU0: JIT: partial JIT flush (count=186)
Oct 17 01:07:23.314 CPU0: JIT: flushing data structures (compiled pages=247)
Oct 17 01:07:23.402 ROM: unhandled syscall 0x0000001a at pc=0x608487b0 (a1=0x6649abfc,a2=0x0000001c,a3=0x64dee2f8)
Oct 17 01:07:23.402 ROM: unhandled syscall 0x00000009 at pc=0x608487b0 (a1=0x6649abfc,a2=0x0000001c,a3=0x64dee2f8)
Oct 17 01:07:23.466 CPU0: JIT: partial JIT flush (count=179)
Oct 17 01:07:23.542 CPU0: JIT: flushing data structures (compiled pages=251)
Oct 17 01:07:23.618 CPU0: JIT: partial JIT flush (count=190)
Oct 17 01:07:23.671 CPU0: JIT: flushing data structures (compiled pages=240)
Oct 17 01:07:23.737 CPU0: JIT: partial JIT flush (count=211)
Oct 17 01:07:23.802 CPU0: JIT: flushing data structures (compiled pages=241)
Oct 17 01:07:23.873 CPU0: JIT: partial JIT flush (count=190)
Oct 17 01:07:23.940 CPU0: JIT: flushing data structures (compiled pages=246)
Oct 17 01:07:24.107 CPU0: JIT: partial JIT flush (count=168)
Oct 17 01:07:24.256 CPU0: JIT: flushing data structures (compiled pages=243)
Oct 17 01:07:24.340 CPU0: PCI: read request at pc=0x60943e40: bus=0,device=6,function=0,reg=0x08
Oct 17 01:07:24.342 CPU0: JIT: partial JIT flush (count=200)
Oct 17 01:07:24.369 C7200-IO-FE(0): unicast MAC address: ca:00:75:8c:00:00
Oct 17 01:07:24.399 CPU0: JIT: flushing data structures (compiled pages=239)
Oct 17 01:07:24.473 CPU0: JIT: partial JIT flush (count=199)
Oct 17 01:07:24.534 CPU0: JIT: flushing data structures (compiled pages=234)
Oct 17 01:07:24.617 CPU0: JIT: partial JIT flush (count=191)
Oct 17 01:07:24.653 CPU0: PCI: write request (data=0x18000105) at pc=0x60943d4c: bus=0,device=1,function=0,reg=0x18
Oct 17 01:07:24.653 PCI: PCI bridge 0,1,0 -> pri: 05, sec: 01, sub: 00
Oct 17 01:07:24.653 CPU0: PCI: read request at pc=0x60943e40: bus=5,device=0,function=0,reg=0x08
Oct 17 01:07:24.653 CPU0: PCI: write request (data=0x18000100) at pc=0x60943d4c: bus=0,device=1,function=0,reg=0x18
Oct 17 01:07:24.653 PCI: PCI bridge 0,1,0 -> pri: 00, sec: 01, sub: 00
Oct 17 01:07:24.669 PA-FE-TX(1): unicast MAC address: ca:00:75:8c:00:1c
Oct 17 01:07:24.678 CPU0: JIT: flushing data structures (compiled pages=241)
Oct 17 01:07:24.741 CPU0: JIT: partial JIT flush (count=210)
Oct 17 01:07:24.804 CPU0: JIT: flushing data structures (compiled pages=235)
Oct 17 01:07:24.898 CPU0: JIT: partial JIT flush (count=197)
Oct 17 01:07:25.082 CPU0: JIT: flushing data structures (compiled pages=241)
Oct 17 01:07:25.231 CPU0: JIT: partial JIT flush (count=181)
Oct 17 01:07:25.306 CPU0: JIT: flushing data structures (compiled pages=239)
Oct 17 01:07:25.397 CPU0: JIT: partial JIT flush (count=195)
Oct 17 01:07:25.461 CPU0: JIT: flushing data structures (compiled pages=240)
Oct 17 01:07:25.572 CPU0: JIT: partial JIT flush (count=188)
Oct 17 01:07:25.697 ROM: trying to read bootvar 'RANDOM_NUM'
Oct 17 01:07:25.711 CPU0: JIT: flushing data structures (compiled pages=245)
Oct 17 01:07:26.082 CPU0: JIT: partial JIT flush (count=170)
Oct 17 01:07:26.144 CPU0: JIT: flushing data structures (compiled pages=249)
Oct 17 01:07:26.290 CPU0: JIT: partial JIT flush (count=176)
Oct 17 01:07:26.320 ROM: trying to set bootvar 'BSI=0'
Oct 17 01:07:26.321 ROM: trying to read bootvar 'RET_2_RCALTS'
Oct 17 01:07:26.321 ROM: trying to set bootvar 'RET_2_RCALTS='
Oct 17 01:07:26.438 CPU0: JIT: flushing data structures (compiled pages=249)
Oct 17 01:07:27.703 CPU0: JIT: partial JIT flush (count=188)
Oct 17 01:07:33.177 CPU0: JIT: flushing data structures (compiled pages=240)
Oct 17 01:07:36.174 CPU0: JIT: partial JIT flush (count=172)
Oct 17 01:07:41.599 CPU0: JIT: flushing data structures (compiled pages=238)
Oct 17 01:07:41.656 ROM: unhandled syscall 0x00000047 at pc=0x608487b0 (a1=0x00000001,a2=0x6095699c,a3=0x653edfc0)
Oct 17 01:07:41.725 CPU0: JIT: partial JIT flush (count=193)
Oct 17 01:07:41.858 CPU0: JIT: flushing data structures (compiled pages=245)
Oct 17 01:07:41.934 CPU0: JIT: partial JIT flush (count=200)
Oct 17 01:07:41.966 CPU0: MP_FPGA: read from addr 0x0, pc=0x6093ceec
Oct 17 01:07:42.006 CPU0: JIT: flushing data structures (compiled pages=257)
Oct 17 01:07:42.082 CPU0: JIT: partial JIT flush (count=194)
Oct 17 01:07:42.150 CPU0: JIT: flushing data structures (compiled pages=248)
Oct 17 01:07:42.225 CPU0: JIT: partial JIT flush (count=200)
Oct 17 01:07:42.295 CPU0: JIT: flushing data structures (compiled pages=250)
Oct 17 01:07:42.369 CPU0: JIT: partial JIT flush (count=199)
Oct 17 01:07:42.441 CPU0: JIT: flushing data structures (compiled pages=260)
Oct 17 01:07:42.518 CPU0: JIT: partial JIT flush (count=195)
Oct 17 01:07:42.589 CPU0: JIT: flushing data structures (compiled pages=255)
Oct 17 01:07:42.707 CPU0: JIT: partial JIT flush (count=180)
Oct 17 01:07:42.759 CPU0: JIT: flushing data structures (compiled pages=255)
Oct 17 01:07:55.721 ROM: trying to set bootvar 'RANDOM_NUM=875185813'
Oct 17 01:08:06.987 CPU0: JIT: partial JIT flush (count=153)
Oct 17 01:08:18.252 CPU0: JIT: flushing data structures (compiled pages=256)
Oct 17 01:08:19.903 CPU0: JIT: partial JIT flush (count=173)
Oct 17 01:08:24.724 CPU0: JIT: flushing data structures (compiled pages=257)
Oct 17 01:08:31.578 CPU0: JIT: partial JIT flush (count=166)
Oct 17 01:08:31.722 CPU0: JIT: flushing data structures (compiled pages=260)
Oct 17 01:08:53.461 CPU0: JIT: partial JIT flush (count=146)
Oct 17 01:08:53.580 CPU0: JIT: flushing data structures (compiled pages=258)
Oct 17 01:08:53.638 CPU0: JIT: partial JIT flush (count=212)
Oct 17 01:08:53.730 CPU0: JIT: flushing data structures (compiled pages=260)
Oct 17 01:08:59.412 CPU0: JIT: partial JIT flush (count=165)
Oct 17 01:08:59.505 CPU0: JIT: flushing data structures (compiled pages=262)
Oct 17 01:08:59.518 CPU0: PCI: write request (data=0x18000105) at pc=0x60943d4c: bus=0,device=1,function=0,reg=0x18
Oct 17 01:08:59.518 PCI: PCI bridge 0,1,0 -> pri: 05, sec: 01, sub: 00
Oct 17 01:08:59.518 CPU0: PCI: read request at pc=0x60943e40: bus=5,device=0,function=0,reg=0x08
Oct 17 01:08:59.518 CPU0: PCI: write request (data=0x18000100) at pc=0x60943d4c: bus=0,device=1,function=0,reg=0x18
Oct 17 01:08:59.518 PCI: PCI bridge 0,1,0 -> pri: 00, sec: 01, sub: 00
Oct 17 01:08:59.540 PA-FE-TX(1): unicast MAC address: ca:00:75:8c:00:1c
Oct 17 01:08:59.540 PA-FE-TX(1): unicast MAC address: ca:00:75:8c:00:1c
Oct 17 01:08:59.568 CPU0: JIT: partial JIT flush (count=218)
Oct 17 01:08:59.623 CPU0: JIT: flushing data structures (compiled pages=254)
Oct 17 01:08:59.717 CPU0: JIT: partial JIT flush (count=199)
Oct 17 01:09:01.556 CPU0: JIT: flushing data structures (compiled pages=262)
Oct 17 01:09:02.718 CPU0: JIT: partial JIT flush (count=182)
Oct 17 01:09:02.983 CPU0: JIT: flushing data structures (compiled pages=260)
Oct 17 01:09:03.728 CPU0: JIT: partial JIT flush (count=177)
Oct 17 01:09:05.061 CPU0: JIT: flushing data structures (compiled pages=267)
Oct 17 01:09:08.090 CPU0: JIT: partial JIT flush (count=178)
Oct 17 01:09:16.213 CPU0: JIT: flushing data structures (compiled pages=267)
Oct 17 01:09:16.745 CPU0: JIT: partial JIT flush (count=178)
Oct 17 01:09:18.762 CPU0: JIT: flushing data structures (compiled pages=262)
Oct 17 01:09:21.394 CPU0: JIT: partial JIT flush (count=170)
Oct 17 01:09:21.753 CPU0: JIT: flushing data structures (compiled pages=355)
Oct 17 01:09:24.291 CPU0: JIT: partial JIT flush (count=177)
Oct 17 01:09:25.752 CPU0: JIT: flushing data structures (compiled pages=359)
Oct 17 01:09:28.084 CPU0: JIT: partial JIT flush (count=185)
Oct 17 01:09:33.719 CPU0: JIT: flushing data structures (compiled pages=360)
Oct 17 01:09:43.700 CPU0: JIT: partial JIT flush (count=172)
Oct 17 01:10:09.203 CPU0: JIT: flushing data structures (compiled pages=361)
Oct 17 01:10:12.432 CPU0: JIT: partial JIT flush (count=186)
Oct 17 01:10:15.421 CPU0: JIT: flushing data structures (compiled pages=356)
Oct 17 01:10:18.970 CPU0: JIT: partial JIT flush (count=181)
Oct 17 01:10:28.769 CPU0: JIT: flushing data structures (compiled pages=361)
Oct 17 01:10:47.040 CPU0: JIT: partial JIT flush (count=160)
Oct 17 01:10:48.948 CPU0: JIT: flushing data structures (compiled pages=362)
Oct 17 01:10:51.021 CPU0: JIT: partial JIT flush (count=190)
Oct 17 01:10:58.641 CPU0: JIT: flushing data structures (compiled pages=397)
Oct 17 01:10:58.809 CPU0: JIT: partial JIT flush (count=205)
Oct 17 01:10:58.890 CPU0: JIT: flushing data structures (compiled pages=451)
Oct 17 01:11:09.191 CPU0: JIT: partial JIT flush (count=177)
Oct 17 01:11:18.278 CPU0: JIT: flushing data structures (compiled pages=451)
Oct 17 01:11:23.675 CPU0: JIT: partial JIT flush (count=182)
Oct 17 01:12:00.602 CPU0: JIT: flushing data structures (compiled pages=453)
Oct 17 01:12:09.207 CPU0: JIT: partial JIT flush (count=172)
Oct 17 01:12:09.698 CPU0: JIT: flushing data structures (compiled pages=450)
Oct 17 01:12:09.930 CPU0: JIT: partial JIT flush (count=188)
Oct 17 01:12:10.748 CPU0: JIT: flushing data structures (compiled pages=1173)
Oct 17 01:12:11.764 CPU0: JIT: partial JIT flush (count=124)
Oct 17 01:12:12.748 CPU0: JIT: flushing data structures (compiled pages=2293)
Oct 17 01:12:13.717 CPU0: JIT: partial JIT flush (count=124)
Oct 17 01:12:14.703 CPU0: JIT: flushing data structures (compiled pages=3401)
Oct 17 01:12:15.410 CPU0: JIT: partial JIT flush (count=144)
Oct 17 01:12:15.766 CPU0: JIT: flushing data structures (compiled pages=3901)
Oct 17 01:12:16.745 CPU0: JIT: partial JIT flush (count=124)
Oct 17 01:12:17.740 CPU0: JIT: flushing data structures (compiled pages=4880)
Oct 17 01:12:18.273 CPU0: JIT: partial JIT flush (count=144)
Oct 17 01:12:18.740 CPU0: JIT: flushing data structures (compiled pages=5408)
Oct 17 01:12:19.706 CPU0: JIT: partial JIT flush (count=127)
Oct 17 01:12:20.405 CPU0: JIT: flushing data structures (compiled pages=6883)
Oct 17 01:12:20.789 CPU0: JIT: partial JIT flush (count=148)
Oct 17 01:12:21.741 CPU0: JIT: flushing data structures (compiled pages=8105)
Oct 17 01:12:22.699 CPU0: JIT: partial JIT flush (count=104)
Oct 17 01:12:23.077 CPU0: JIT: flushing data structures (compiled pages=9571)
Oct 17 01:12:23.711 CPU0: JIT: partial JIT flush (count=123)
Oct 17 01:12:24.707 CPU0: JIT: flushing data structures (compiled pages=11460)
Oct 17 01:12:25.701 CPU0: JIT: partial JIT flush (count=104)
Oct 17 01:12:26.077 CPU0: JIT: flushing data structures (compiled pages=13070)
Oct 17 01:12:26.748 CPU0: JIT: partial JIT flush (count=123)
Oct 17 01:12:27.757 CPU0: JIT: flushing data structures (compiled pages=14833)
Oct 17 01:12:28.709 CPU0: JIT: partial JIT flush (count=124)
Oct 17 01:12:28.773 CPU0: JIT: flushing data structures (compiled pages=15796)
Oct 17 01:12:29.771 CPU0: JIT: partial JIT flush (count=104)
Oct 17 01:12:30.754 CPU0: JIT: flushing data structures (compiled pages=18024)
Oct 17 01:12:31.702 CPU0: JIT: partial JIT flush (count=102)
Oct 17 01:12:32.705 CPU0: JIT: flushing data structures (compiled pages=20193)
Oct 17 01:12:33.472 CPU0: JIT: partial JIT flush (count=125)
Oct 17 01:12:33.784 CPU0: JIT: flushing data structures (compiled pages=21426)
Oct 17 01:12:34.750 CPU0: JIT: partial JIT flush (count=98)
Oct 17 01:12:35.705 CPU0: JIT: flushing data structures (compiled pages=23549)
Oct 17 01:12:36.707 CPU0: JIT: partial JIT flush (count=101)
Oct 17 01:12:37.702 CPU0: JIT: flushing data structures (compiled pages=25809)
Oct 17 01:12:37.841 CPU0: JIT: partial JIT flush (count=193)
Oct 17 01:12:38.746 CPU0: JIT: flushing data structures (compiled pages=26841)
Oct 17 01:12:39.704 CPU0: JIT: partial JIT flush (count=103)
Oct 17 01:12:40.697 CPU0: JIT: flushing data structures (compiled pages=29026)
Oct 17 01:12:41.022 CPU0: JIT: partial JIT flush (count=141)
Oct 17 01:12:41.787 CPU0: JIT: flushing data structures (compiled pages=30324)
Oct 17 01:12:42.747 CPU0: JIT: partial JIT flush (count=103)
Oct 17 01:12:43.705 CPU0: JIT: flushing data structures (compiled pages=32428)
Oct 17 01:12:44.722 CPU0: JIT: partial JIT flush (count=102)
Oct 17 01:12:45.402 CPU0: JIT: flushing data structures (compiled pages=34314)
Oct 17 01:12:45.802 CPU0: JIT: partial JIT flush (count=139)
Oct 17 01:12:46.744 CPU0: JIT: flushing data structures (compiled pages=35792)
Oct 17 01:12:47.707 CPU0: JIT: partial JIT flush (count=103)
Oct 17 01:12:48.697 CPU0: JIT: flushing data structures (compiled pages=37810)
Oct 17 01:12:48.804 CPU0: JIT: partial JIT flush (count=203)
Oct 17 01:12:49.758 CPU0: JIT: flushing data structures (compiled pages=39061)
Oct 17 01:12:50.756 CPU0: JIT: partial JIT flush (count=104)
Oct 17 01:12:51.716 CPU0: JIT: flushing data structures (compiled pages=41172)
Oct 17 01:12:52.705 CPU0: JIT: partial JIT flush (count=103)
Oct 17 01:12:53.082 CPU0: JIT: flushing data structures (compiled pages=42808)
Oct 17 01:12:53.759 CPU0: JIT: partial JIT flush (count=124)
Oct 17 01:12:54.745 CPU0: JIT: flushing data structures (compiled pages=44725)
Oct 17 01:12:55.701 CPU0: JIT: partial JIT flush (count=103)
Oct 17 01:12:56.700 CPU0: JIT: flushing data structures (compiled pages=46789)
Oct 17 01:12:57.696 CPU0: JIT: partial JIT flush (count=104)
Oct 17 01:12:58.078 CPU0: JIT: flushing data structures (compiled pages=48334)
Oct 17 01:12:58.795 CPU0: JIT: partial JIT flush (count=128)
Oct 17 01:12:59.725 CPU0: JIT: flushing data structures (compiled pages=50084)
Oct 17 01:13:00.707 CPU0: JIT: partial JIT flush (count=104)
Oct 17 01:13:01.470 CPU0: JIT: flushing data structures (compiled pages=52129)
Oct 17 01:13:01.824 CPU0: JIT: partial JIT flush (count=139)
Oct 17 01:13:02.821 CPU0: JIT: flushing data structures (compiled pages=53658)
Oct 17 01:13:03.706 CPU0: JIT: partial JIT flush (count=124)
Oct 17 01:13:04.703 CPU0: JIT: flushing data structures (compiled pages=55783)
Oct 17 01:13:05.701 CPU0: JIT: partial JIT flush (count=103)
Oct 17 01:13:06.155 CPU0: JIT: flushing data structures (compiled pages=57453)
Oct 17 01:13:06.826 CPU0: JIT: partial JIT flush (count=126)
Oct 17 01:13:07.755 CPU0: JIT: flushing data structures (compiled pages=59263)
Oct 17 01:13:08.705 CPU0: JIT: partial JIT flush (count=102)
Oct 17 01:13:09.068 CPU0: JIT: flushing data structures (compiled pages=60672)
Oct 17 01:13:09.751 CPU0: JIT: partial JIT flush (count=130)
Oct 17 01:13:10.719 CPU0: JIT: flushing data structures (compiled pages=62444)
Oct 17 01:13:11.698 CPU0: JIT: partial JIT flush (count=102)
Oct 17 01:13:12.699 CPU0: JIT: flushing data structures (compiled pages=64656)
Oct 17 01:13:12.841 CPU0: JIT: partial JIT flush (count=192)
Oct 17 01:13:13.759 CPU0: JIT: flushing data structures (compiled pages=65791)
Oct 17 01:13:14.748 CPU0: JIT: partial JIT flush (count=103)
Oct 17 01:13:15.698 CPU0: JIT: flushing data structures (compiled pages=67991)
Oct 17 01:13:16.697 CPU0: JIT: partial JIT flush (count=102)
Oct 17 01:13:17.702 CPU0: JIT: flushing data structures (compiled pages=70205)
Oct 17 01:13:17.998 CPU0: JIT: partial JIT flush (count=147)
Oct 17 01:13:18.657 CPU0: JIT: flushing data structures (compiled pages=71262)
Oct 17 01:13:18.841 CPU0: JIT: partial JIT flush (count=186)
Oct 17 01:13:19.748 CPU0: JIT: flushing data structures (compiled pages=72261)
Oct 17 01:13:20.703 CPU0: JIT: partial JIT flush (count=103)
Oct 17 01:13:21.704 CPU0: JIT: flushing data structures (compiled pages=74331)
Oct 17 01:13:21.849 CPU0: JIT: partial JIT flush (count=203)
Oct 17 01:13:22.766 CPU0: JIT: flushing data structures (compiled pages=75403)
Oct 17 01:13:23.698 CPU0: JIT: partial JIT flush (count=100)
Oct 17 01:13:24.719 CPU0: JIT: flushing data structures (compiled pages=77634)
Oct 17 01:13:24.935 CPU0: JIT: partial JIT flush (count=166)
Oct 17 01:13:25.856 CPU0: JIT: flushing data structures (compiled pages=78830)
Oct 17 01:13:26.707 CPU0: JIT: partial JIT flush (count=123)
Oct 17 01:13:27.706 CPU0: JIT: flushing data structures (compiled pages=80928)
Oct 17 01:13:28.354 CPU0: JIT: partial JIT flush (count=126)
Oct 17 01:13:28.861 CPU0: JIT: flushing data structures (compiled pages=82247)
Oct 17 01:13:29.744 CPU0: JIT: partial JIT flush (count=120)
Oct 17 01:13:30.707 CPU0: JIT: flushing data structures (compiled pages=84279)
Oct 17 01:13:31.691 CPU0: JIT: partial JIT flush (count=102)
Oct 17 01:13:31.877 CPU0: JIT: flushing data structures (compiled pages=85604)
Oct 17 01:13:32.880 CPU0: JIT: partial JIT flush (count=103)
Oct 17 01:13:33.721 CPU0: JIT: flushing data structures (compiled pages=87633)
Oct 17 01:13:34.699 CPU0: JIT: partial JIT flush (count=103)
Oct 17 01:13:35.706 CPU0: JIT: flushing data structures (compiled pages=89695)
Oct 17 01:13:36.171 CPU0: JIT: partial JIT flush (count=127)
Oct 17 01:13:36.881 CPU0: JIT: flushing data structures (compiled pages=90984)
Oct 17 01:13:37.758 CPU0: JIT: partial JIT flush (count=103)
Oct 17 01:13:38.706 CPU0: JIT: flushing data structures (compiled pages=93082)
Oct 17 01:13:38.896 CPU0: JIT: partial JIT flush (count=169)
Oct 17 01:13:39.898 CPU0: JIT: flushing data structures (compiled pages=94296)
Oct 17 01:13:40.759 CPU0: JIT: partial JIT flush (count=124)
Oct 17 01:13:41.721 CPU0: JIT: flushing data structures (compiled pages=96337)
Oct 17 01:13:42.704 CPU0: JIT: partial JIT flush (count=103)
Oct 17 01:13:43.563 CPU0: JIT: flushing data structures (compiled pages=98268)
Oct 17 01:13:43.890 CPU0: JIT: partial JIT flush (count=140)
Oct 17 01:13:44.756 CPU0: JIT: flushing data structures (compiled pages=99629)
Oct 17 01:13:45.741 CPU0: JIT: partial JIT flush (count=104)
Oct 17 01:13:46.697 CPU0: JIT: flushing data structures (compiled pages=101769)
Oct 17 01:13:47.695 CPU0: JIT: partial JIT flush (count=103)
Oct 17 01:13:48.073 CPU0: JIT: flushing data structures (compiled pages=103371)
Oct 17 01:13:48.753 CPU0: JIT: partial JIT flush (count=126)
Oct 17 01:13:49.719 CPU0: JIT: flushing data structures (compiled pages=105075)
Oct 17 01:13:50.699 CPU0: JIT: partial JIT flush (count=103)
Oct 17 01:13:51.705 CPU0: JIT: flushing data structures (compiled pages=107271)
Oct 17 01:13:52.074 CPU0: JIT: partial JIT flush (count=139)
Oct 17 01:13:52.892 CPU0: JIT: flushing data structures (compiled pages=108648)
Oct 17 01:13:53.706 CPU0: JIT: partial JIT flush (count=125)
Oct 17 01:13:54.698 CPU0: JIT: flushing data structures (compiled pages=110605)
Oct 17 01:13:55.699 CPU0: JIT: partial JIT flush (count=104)
Oct 17 01:13:56.200 CPU0: JIT: flushing data structures (compiled pages=112268)
Oct 17 01:13:56.906 CPU0: JIT: partial JIT flush (count=125)
Oct 17 01:13:57.758 CPU0: JIT: flushing data structures (compiled pages=113985)
Oct 17 01:13:58.703 CPU0: JIT: partial JIT flush (count=103)
Oct 17 01:13:59.464 CPU0: JIT: flushing data structures (compiled pages=115934)
Oct 17 01:13:59.915 CPU0: JIT: partial JIT flush (count=137)
Oct 17 01:14:00.764 CPU0: JIT: flushing data structures (compiled pages=117149)
Oct 17 01:14:01.708 CPU0: JIT: partial JIT flush (count=103)
Oct 17 01:14:02.708 CPU0: JIT: flushing data structures (compiled pages=119241)
Oct 17 01:14:03.699 CPU0: JIT: partial JIT flush (count=102)
Oct 17 01:14:03.906 CPU0: JIT: flushing data structures (compiled pages=120687)
Oct 17 01:14:04.761 CPU0: JIT: partial JIT flush (count=125)
Oct 17 01:14:05.750 CPU0: JIT: flushing data structures (compiled pages=122746)
Oct 17 01:14:06.698 CPU0: JIT: partial JIT flush (count=102)
Oct 17 01:14:07.697 CPU0: JIT: flushing data structures (compiled pages=125056)
Oct 17 01:14:08.360 CPU0: JIT: partial JIT flush (count=126)
Oct 17 01:14:08.773 CPU0: JIT: flushing data structures (compiled pages=126183)
Oct 17 01:14:09.700 CPU0: JIT: partial JIT flush (count=129)
Oct 17 01:14:10.726 CPU0: JIT: flushing data structures (compiled pages=128310)
Oct 17 01:14:11.015 CPU0: JIT: partial JIT flush (count=165)
Oct 17 01:14:11.930 CPU0: JIT: flushing data structures (compiled pages=129515)
Oct 17 01:14:12.741 CPU0: JIT: partial JIT flush (count=103)
Oct 17 01:14:13.705 CPU0: JIT: flushing data structures (compiled pages=131476)
Oct 17 01:14:14.695 CPU0: JIT: partial JIT flush (count=102)
Oct 17 01:14:15.698 CPU0: JIT: flushing data structures (compiled pages=133704)
Oct 17 01:14:15.940 CPU0: JIT: partial JIT flush (count=157)
Oct 17 01:14:16.754 CPU0: JIT: flushing data structures (compiled pages=134889)
Oct 17 01:14:17.762 CPU0: JIT: partial JIT flush (count=103)
Oct 17 01:14:18.241 CPU0: JIT: flushing data structures (compiled pages=136532)
Oct 17 01:14:18.742 CPU0: JIT: partial JIT flush (count=134)
Oct 17 01:14:19.697 CPU0: JIT: flushing data structures (compiled pages=138153)
Oct 17 01:14:20.697 CPU0: JIT: partial JIT flush (count=104)
Oct 17 01:14:20.915 CPU0: JIT: flushing data structures (compiled pages=139510)
Oct 17 01:14:21.752 CPU0: JIT: partial JIT flush (count=125)
Oct 17 01:14:22.702 CPU0: JIT: flushing data structures (compiled pages=141224)
Oct 17 01:14:23.468 CPU0: JIT: partial JIT flush (count=125)
Oct 17 01:14:23.739 CPU0: JIT: flushing data structures (compiled pages=142387)
Oct 17 01:14:24.706 CPU0: JIT: partial JIT flush (count=103)
Oct 17 01:14:25.704 CPU0: JIT: flushing data structures (compiled pages=144657)
Oct 17 01:14:26.170 CPU0: JIT: partial JIT flush (count=126)
Oct 17 01:14:26.917 CPU0: JIT: flushing data structures (compiled pages=145982)
Oct 17 01:14:27.760 CPU0: JIT: partial JIT flush (count=103)
Oct 17 01:14:28.708 CPU0: JIT: flushing data structures (compiled pages=148098)
Oct 17 01:14:29.696 CPU0: JIT: partial JIT flush (count=102)
Oct 17 01:14:29.932 CPU0: JIT: flushing data structures (compiled pages=149495)
Oct 17 01:14:30.768 CPU0: JIT: partial JIT flush (count=126)
Oct 17 01:14:31.718 CPU0: JIT: flushing data structures (compiled pages=151273)
Oct 17 01:14:32.705 CPU0: JIT: partial JIT flush (count=99)
Oct 17 01:14:32.932 CPU0: JIT: flushing data structures (compiled pages=152682)
Oct 17 01:14:33.762 CPU0: JIT: partial JIT flush (count=125)
Oct 17 01:14:34.752 CPU0: JIT: flushing data structures (compiled pages=154528)
Oct 17 01:14:35.702 CPU0: JIT: partial JIT flush (count=111)
Oct 17 01:14:36.701 CPU0: JIT: flushing data structures (compiled pages=156528)
Oct 17 01:14:37.691 CPU0: JIT: partial JIT flush (count=104)
Oct 17 01:14:38.069 CPU0: JIT: flushing data structures (compiled pages=158064)
Oct 17 01:14:38.746 CPU0: JIT: partial JIT flush (count=126)
Oct 17 01:14:39.698 CPU0: JIT: flushing data structures (compiled pages=159744)
Oct 17 01:14:40.710 CPU0: JIT: partial JIT flush (count=103)
Oct 17 01:14:41.057 CPU0: JIT: flushing data structures (compiled pages=161135)
Oct 17 01:14:41.932 CPU0: JIT: partial JIT flush (count=125)
Oct 17 01:14:42.752 CPU0: JIT: flushing data structures (compiled pages=162940)
Oct 17 01:14:43.739 CPU0: JIT: partial JIT flush (count=102)
Oct 17 01:14:44.697 CPU0: JIT: flushing data structures (compiled pages=165017)
Oct 17 01:14:45.392 CPU0: JIT: partial JIT flush (count=126)
Oct 17 01:14:45.935 CPU0: JIT: flushing data structures (compiled pages=166419)
Oct 17 01:14:46.764 CPU0: JIT: partial JIT flush (count=125)
Oct 17 01:14:47.751 CPU0: JIT: flushing data structures (compiled pages=168425)
Oct 17 01:14:48.703 CPU0: JIT: partial JIT flush (count=102)
Oct 17 01:14:48.940 CPU0: JIT: flushing data structures (compiled pages=169762)
Oct 17 01:14:49.930 CPU0: JIT: partial JIT flush (count=104)
Oct 17 01:14:50.777 CPU0: JIT: flushing data structures (compiled pages=171761)
Oct 17 01:14:51.708 CPU0: JIT: partial JIT flush (count=102)
Oct 17 01:14:52.696 CPU0: JIT: flushing data structures (compiled pages=173687)
Oct 17 01:14:53.075 CPU0: JIT: partial JIT flush (count=139)
Oct 17 01:14:53.763 CPU0: JIT: flushing data structures (compiled pages=174883)
Oct 17 01:14:54.748 CPU0: JIT: partial JIT flush (count=103)
Oct 17 01:14:55.699 CPU0: JIT: flushing data structures (compiled pages=177121)
Oct 17 01:14:56.699 CPU0: JIT: partial JIT flush (count=102)
Oct 17 01:14:57.699 CPU0: JIT: flushing data structures (compiled pages=179435)
Oct 17 01:14:57.953 CPU0: JIT: partial JIT flush (count=150)
Oct 17 01:14:58.754 CPU0: JIT: flushing data structures (compiled pages=180606)
Oct 17 01:14:59.700 CPU0: JIT: partial JIT flush (count=102)
Oct 17 01:15:00.700 CPU0: JIT: flushing data structures (compiled pages=182913)
Oct 17 01:15:01.088 CPU0: JIT: partial JIT flush (count=145)
Oct 17 01:15:01.955 CPU0: JIT: flushing data structures (compiled pages=184150)
Oct 17 01:15:02.757 CPU0: JIT: partial JIT flush (count=127)
Oct 17 01:15:03.699 CPU0: JIT: flushing data structures (compiled pages=186018)
Oct 17 01:15:04.130 CPU0: JIT: partial JIT flush (count=133)
Oct 17 01:15:04.948 CPU0: JIT: flushing data structures (compiled pages=187081)
Oct 17 01:15:06.166 CPU0: JIT: partial JIT flush (count=129)
Oct 17 01:15:06.955 CPU0: JIT: flushing data structures (compiled pages=188491)
Oct 17 01:15:08.079 CPU0: JIT: partial JIT flush (count=130)
Oct 17 01:15:08.764 CPU0: JIT: flushing data structures (compiled pages=189691)
Oct 17 01:15:09.700 CPU0: JIT: partial JIT flush (count=134)
Oct 17 01:15:11.014 CPU0: JIT: flushing data structures (compiled pages=191159)
Oct 17 01:15:11.955 CPU0: JIT: partial JIT flush (count=149)
Oct 17 01:15:18.280 CPU0: JIT: flushing data structures (compiled pages=191466)
Oct 17 01:15:23.503 CPU0: JIT: partial JIT flush (count=183)
Oct 17 01:15:31.838 CPU0: JIT: flushing data structures (compiled pages=191466)
Oct 17 01:16:09.201 CPU0: JIT: partial JIT flush (count=151)
Oct 17 01:16:18.296 CPU0: JIT: flushing data structures (compiled pages=191468)
Oct 17 01:16:23.580 CPU0: JIT: partial JIT flush (count=182)
Oct 17 01:17:09.196 CPU0: JIT: flushing data structures (compiled pages=191469)
Oct 17 01:17:18.269 CPU0: JIT: partial JIT flush (count=178)
Oct 17 01:17:23.493 CPU0: JIT: flushing data structures (compiled pages=191472)
Oct 17 01:17:28.780 CPU0: JIT: partial JIT flush (count=172)
Oct 17 01:17:33.302 CPU0: JIT: flushing data structures (compiled pages=191465)
Oct 17 01:17:37.809 Calendar: reset
Oct 17 01:17:37.809 Calendar: reset
Oct 17 01:17:37.811 ROM: trying to set bootvar 'RET_2_RTS=01:17:37 UTC Tue Oct 17 2017'
Oct 17 01:17:37.813 ROM: trying to set bootvar 'RET_2_RCALTS=1508203057'
Oct 17 01:17:37.869 CPU0: JIT: partial JIT flush (count=172)
Oct 17 01:17:38.195 CPU0: JIT: flushing data structures (compiled pages=191473)
Oct 17 01:17:43.793 CPU0: JIT: partial JIT flush (count=178)
Oct 17 01:17:43.963 CPU0: CPU_STATE: Halting CPU (old state=0)...
Oct 17 01:17:43.963 CPU0: CPU_STATE: Halting CPU (old state=1)...
Oct 17 01:17:43.963 CPU0: JIT: PC=0, halting CPU.
Oct 17 01:17:43.988 CPU0: CPU_STATE: Halting CPU (old state=1)...
Oct 17 01:17:44.017 VM: shutdown procedure engaged.
Oct 17 01:17:44.017 VM_OBJECT: Shutdown of object "io_fpga"
Oct 17 01:17:44.017 DEVICE: Removal of device io_fpga, fd=-1, host_addr=0x0, flags=0
Oct 17 01:17:44.017 VM_OBJECT: Shutdown of object "mp_fpga"
Oct 17 01:17:44.017 DEVICE: Removal of device mp_fpga, fd=-1, host_addr=0x0, flags=0
Oct 17 01:17:44.017 VM_OBJECT: Shutdown of object "disk0"
Oct 17 01:17:44.017 DEVICE: Removal of device disk0, fd=-1, host_addr=0x0, flags=2
Oct 17 01:17:44.017 VM_OBJECT: Shutdown of object "clpd6729"
Oct 17 01:17:44.017 VM_OBJECT: Shutdown of object "mem_bswap"
Oct 17 01:17:44.017 DEVICE: Removal of device mem_bswap, fd=-1, host_addr=0x0, flags=0
Oct 17 01:17:44.017 VM_OBJECT: Shutdown of object "rom"
Oct 17 01:17:44.017 DEVICE: Removal of device rom, fd=-1, host_addr=0x0, flags=2
Oct 17 01:17:44.017 VM_OBJECT: Shutdown of object "ram"
Oct 17 01:17:44.017 DEVICE: Removal of device ram, fd=12, host_addr=0x28050000, flags=2
Oct 17 01:17:44.017 MMAP: unmapping of device 'ram', fd=12, host_addr=0x28050000, len=0x10000000
Oct 17 01:17:57.824 VM_OBJECT: Shutdown of object "sram1_bswap"
Oct 17 01:17:57.824 DEVICE: Removal of device sram1_bswap, fd=-1, host_addr=0x0, flags=0
Oct 17 01:17:57.824 VM_OBJECT: Shutdown of object "sram0_bswap"
Oct 17 01:17:57.824 DEVICE: Removal of device sram0_bswap, fd=-1, host_addr=0x0, flags=0
Oct 17 01:17:57.824 VM_OBJECT: Shutdown of object "gt64010"
Oct 17 01:17:57.824 DEVICE: Removal of device gt64010, fd=-1, host_addr=0x0, flags=0
Oct 17 01:17:57.824 VM_OBJECT: Shutdown of object "zero"
Oct 17 01:17:57.824 DEVICE: Removal of device zero, fd=-1, host_addr=0x0, flags=0
Oct 17 01:17:57.824 VM_OBJECT: Shutdown of object "nvram"
Oct 17 01:17:57.824 DEVICE: Removal of device nvram, fd=9, host_addr=0x46c0000, flags=9
Oct 17 01:17:57.826 MMAP: unmapping of device 'nvram', fd=9, host_addr=0x46c0000, len=0x20000
Oct 17 01:17:57.826 VM_OBJECT: Shutdown of object "bootflash"
Oct 17 01:17:57.826 DEVICE: Removal of device bootflash, fd=8, host_addr=0x3ec0000, flags=1
Oct 17 01:17:57.826 MMAP: unmapping of device 'bootflash', fd=8, host_addr=0x3ec0000, len=0x800000
Oct 17 01:17:57.827 VM_OBJECT: Shutdown of object "remote_ctrl"
Oct 17 01:17:57.827 DEVICE: Removal of device remote_ctrl, fd=-1, host_addr=0x0, flags=0
Oct 17 01:17:57.827 VM: removing PCI busses.
Oct 17 01:17:57.827 DEVICE: Removal of device pci_io, fd=-1, host_addr=0x0, flags=0
Oct 17 01:17:57.827 VM: deleting VTTY.
Oct 17 01:17:57.827 VM: deleting system CPUs.
Oct 17 01:17:57.827 CPU0: CPU_STATE: Halting CPU (old state=1)...
Oct 17 01:17:57.831 VM: shutdown procedure completed.
