{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1635046820729 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition " "Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1635046820735 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Oct 23 23:40:20 2021 " "Processing started: Sat Oct 23 23:40:20 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1635046820735 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1635046820735 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off CPU -c CPU " "Command: quartus_map --read_settings_files=on --write_settings_files=off CPU -c CPU" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1635046820735 ""}
{ "Warning" "WACF_MISSING_TCL_FILE" "test.qip " "Tcl Script File test.qip not found" { { "Info" "IACF_ACF_ASSIGNMENT_INFO" "set_global_assignment -name QIP_FILE test.qip " "set_global_assignment -name QIP_FILE test.qip" {  } {  } 0 125063 "%1!s!" 0 0 "Design Software" 0 -1 1635046820843 ""}  } {  } 0 125092 "Tcl Script File %1!s! not found" 0 0 "Analysis & Synthesis" 0 -1 1635046820843 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1635046820996 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1635046820997 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_32.v 1 1 " "Found 1 design units, including 1 entities, in source file mux_32.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux_32 " "Found entity 1: mux_32" {  } { { "mux_32.v" "" { Text "C:/Users/86156/Documents/GitHub/ECE550_project1/Processor/mux_32.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1635046827844 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1635046827844 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_2.v 1 1 " "Found 1 design units, including 1 entities, in source file mux_2.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux_2 " "Found entity 1: mux_2" {  } { { "mux_2.v" "" { Text "C:/Users/86156/Documents/GitHub/ECE550_project1/Processor/mux_2.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1635046827847 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1635046827847 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_5.v 1 1 " "Found 1 design units, including 1 entities, in source file mux_5.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux_5 " "Found entity 1: mux_5" {  } { { "mux_5.v" "" { Text "C:/Users/86156/Documents/GitHub/ECE550_project1/Processor/mux_5.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1635046827849 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1635046827849 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.v 1 1 " "Found 1 design units, including 1 entities, in source file alu.v" { { "Info" "ISGN_ENTITY_NAME" "1 alu " "Found entity 1: alu" {  } { { "alu.v" "" { Text "C:/Users/86156/Documents/GitHub/ECE550_project1/Processor/alu.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1635046827850 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1635046827850 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "regfile.v(28) " "Verilog HDL warning at regfile.v(28): extended using \"x\" or \"z\"" {  } { { "regfile.v" "" { Text "C:/Users/86156/Documents/GitHub/ECE550_project1/Processor/regfile.v" 28 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1635046827852 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "regfile.v(29) " "Verilog HDL warning at regfile.v(29): extended using \"x\" or \"z\"" {  } { { "regfile.v" "" { Text "C:/Users/86156/Documents/GitHub/ECE550_project1/Processor/regfile.v" 29 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1635046827852 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "regfile.v 1 1 " "Found 1 design units, including 1 entities, in source file regfile.v" { { "Info" "ISGN_ENTITY_NAME" "1 regfile " "Found entity 1: regfile" {  } { { "regfile.v" "" { Text "C:/Users/86156/Documents/GitHub/ECE550_project1/Processor/regfile.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1635046827852 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1635046827852 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "skeleton.v 1 1 " "Found 1 design units, including 1 entities, in source file skeleton.v" { { "Info" "ISGN_ENTITY_NAME" "1 skeleton " "Found entity 1: skeleton" {  } { { "skeleton.v" "" { Text "C:/Users/86156/Documents/GitHub/ECE550_project1/Processor/skeleton.v" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1635046827854 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1635046827854 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "sign_extension Sign_extension processor.v(159) " "Verilog HDL Declaration information at processor.v(159): object \"sign_extension\" differs only in case from object \"Sign_extension\" in the same scope" {  } { { "processor.v" "" { Text "C:/Users/86156/Documents/GitHub/ECE550_project1/Processor/processor.v" 159 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1635046827855 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "processor.v 1 1 " "Found 1 design units, including 1 entities, in source file processor.v" { { "Info" "ISGN_ENTITY_NAME" "1 processor " "Found entity 1: processor" {  } { { "processor.v" "" { Text "C:/Users/86156/Documents/GitHub/ECE550_project1/Processor/processor.v" 50 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1635046827856 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1635046827856 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "imem.v 1 1 " "Found 1 design units, including 1 entities, in source file imem.v" { { "Info" "ISGN_ENTITY_NAME" "1 imem " "Found entity 1: imem" {  } { { "imem.v" "" { Text "C:/Users/86156/Documents/GitHub/ECE550_project1/Processor/imem.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1635046827858 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1635046827858 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dmem.v 1 1 " "Found 1 design units, including 1 entities, in source file dmem.v" { { "Info" "ISGN_ENTITY_NAME" "1 dmem " "Found entity 1: dmem" {  } { { "dmem.v" "" { Text "C:/Users/86156/Documents/GitHub/ECE550_project1/Processor/dmem.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1635046827860 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1635046827860 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pc_counter.v 1 1 " "Found 1 design units, including 1 entities, in source file pc_counter.v" { { "Info" "ISGN_ENTITY_NAME" "1 pc_counter " "Found entity 1: pc_counter" {  } { { "pc_counter.v" "" { Text "C:/Users/86156/Documents/GitHub/ECE550_project1/Processor/pc_counter.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1635046827861 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1635046827861 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "frequency_divider_by2.v 1 1 " "Found 1 design units, including 1 entities, in source file frequency_divider_by2.v" { { "Info" "ISGN_ENTITY_NAME" "1 frequency_divider_by2 " "Found entity 1: frequency_divider_by2" {  } { { "frequency_divider_by2.v" "" { Text "C:/Users/86156/Documents/GitHub/ECE550_project1/Processor/frequency_divider_by2.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1635046827863 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1635046827863 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "control.v 1 1 " "Found 1 design units, including 1 entities, in source file control.v" { { "Info" "ISGN_ENTITY_NAME" "1 control " "Found entity 1: control" {  } { { "control.v" "" { Text "C:/Users/86156/Documents/GitHub/ECE550_project1/Processor/control.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1635046827864 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1635046827864 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sign_extension.v 1 1 " "Found 1 design units, including 1 entities, in source file sign_extension.v" { { "Info" "ISGN_ENTITY_NAME" "1 sign_extension " "Found entity 1: sign_extension" {  } { { "sign_extension.v" "" { Text "C:/Users/86156/Documents/GitHub/ECE550_project1/Processor/sign_extension.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1635046827866 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1635046827866 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "skeleton " "Elaborating entity \"skeleton\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1635046827920 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "frequency_divider_by2 frequency_divider_by2:frediv_1 " "Elaborating entity \"frequency_divider_by2\" for hierarchy \"frequency_divider_by2:frediv_1\"" {  } { { "skeleton.v" "frediv_1" { Text "C:/Users/86156/Documents/GitHub/ECE550_project1/Processor/skeleton.v" 42 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1635046827922 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "imem imem:my_imem " "Elaborating entity \"imem\" for hierarchy \"imem:my_imem\"" {  } { { "skeleton.v" "my_imem" { Text "C:/Users/86156/Documents/GitHub/ECE550_project1/Processor/skeleton.v" 97 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1635046827927 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram imem:my_imem\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"imem:my_imem\|altsyncram:altsyncram_component\"" {  } { { "imem.v" "altsyncram_component" { Text "C:/Users/86156/Documents/GitHub/ECE550_project1/Processor/imem.v" 82 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1635046827954 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "imem:my_imem\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"imem:my_imem\|altsyncram:altsyncram_component\"" {  } { { "imem.v" "" { Text "C:/Users/86156/Documents/GitHub/ECE550_project1/Processor/imem.v" 82 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1635046827958 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "imem:my_imem\|altsyncram:altsyncram_component " "Instantiated megafunction \"imem:my_imem\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1635046827958 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1635046827958 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1635046827958 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file sw_lw_test.mif " "Parameter \"init_file\" = \"sw_lw_test.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1635046827958 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1635046827958 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1635046827958 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1635046827958 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 4096 " "Parameter \"numwords_a\" = \"4096\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1635046827958 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1635046827958 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1635046827958 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1635046827958 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 12 " "Parameter \"widthad_a\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1635046827958 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1635046827958 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1635046827958 ""}  } { { "imem.v" "" { Text "C:/Users/86156/Documents/GitHub/ECE550_project1/Processor/imem.v" 82 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1635046827958 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_pq91.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_pq91.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_pq91 " "Found entity 1: altsyncram_pq91" {  } { { "db/altsyncram_pq91.tdf" "" { Text "C:/Users/86156/Documents/GitHub/ECE550_project1/Processor/db/altsyncram_pq91.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1635046827992 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1635046827992 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_pq91 imem:my_imem\|altsyncram:altsyncram_component\|altsyncram_pq91:auto_generated " "Elaborating entity \"altsyncram_pq91\" for hierarchy \"imem:my_imem\|altsyncram:altsyncram_component\|altsyncram_pq91:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "d:/softwares/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1635046827992 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dmem dmem:my_dmem " "Elaborating entity \"dmem\" for hierarchy \"dmem:my_dmem\"" {  } { { "skeleton.v" "my_dmem" { Text "C:/Users/86156/Documents/GitHub/ECE550_project1/Processor/skeleton.v" 112 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1635046828001 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram dmem:my_dmem\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"dmem:my_dmem\|altsyncram:altsyncram_component\"" {  } { { "dmem.v" "altsyncram_component" { Text "C:/Users/86156/Documents/GitHub/ECE550_project1/Processor/dmem.v" 86 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1635046828007 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "dmem:my_dmem\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"dmem:my_dmem\|altsyncram:altsyncram_component\"" {  } { { "dmem.v" "" { Text "C:/Users/86156/Documents/GitHub/ECE550_project1/Processor/dmem.v" 86 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1635046828010 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "dmem:my_dmem\|altsyncram:altsyncram_component " "Instantiated megafunction \"dmem:my_dmem\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1635046828010 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1635046828010 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1635046828010 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1635046828010 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1635046828010 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 4096 " "Parameter \"numwords_a\" = \"4096\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1635046828010 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1635046828010 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1635046828010 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1635046828010 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1635046828010 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1635046828010 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 12 " "Parameter \"widthad_a\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1635046828010 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1635046828010 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1635046828010 ""}  } { { "dmem.v" "" { Text "C:/Users/86156/Documents/GitHub/ECE550_project1/Processor/dmem.v" 86 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1635046828010 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_0jf1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_0jf1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_0jf1 " "Found entity 1: altsyncram_0jf1" {  } { { "db/altsyncram_0jf1.tdf" "" { Text "C:/Users/86156/Documents/GitHub/ECE550_project1/Processor/db/altsyncram_0jf1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1635046828042 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1635046828042 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_0jf1 dmem:my_dmem\|altsyncram:altsyncram_component\|altsyncram_0jf1:auto_generated " "Elaborating entity \"altsyncram_0jf1\" for hierarchy \"dmem:my_dmem\|altsyncram:altsyncram_component\|altsyncram_0jf1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "d:/softwares/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1635046828042 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "regfile regfile:my_regfile " "Elaborating entity \"regfile\" for hierarchy \"regfile:my_regfile\"" {  } { { "skeleton.v" "my_regfile" { Text "C:/Users/86156/Documents/GitHub/ECE550_project1/Processor/skeleton.v" 130 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1635046828044 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "processor processor:my_processor " "Elaborating entity \"processor\" for hierarchy \"processor:my_processor\"" {  } { { "skeleton.v" "my_processor" { Text "C:/Users/86156/Documents/GitHub/ECE550_project1/Processor/skeleton.v" 164 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1635046828048 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pc_counter processor:my_processor\|pc_counter:Pc_counter " "Elaborating entity \"pc_counter\" for hierarchy \"processor:my_processor\|pc_counter:Pc_counter\"" {  } { { "processor.v" "Pc_counter" { Text "C:/Users/86156/Documents/GitHub/ECE550_project1/Processor/processor.v" 127 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1635046828050 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 pc_counter.v(13) " "Verilog HDL assignment warning at pc_counter.v(13): truncated value with size 32 to match size of target (12)" {  } { { "pc_counter.v" "" { Text "C:/Users/86156/Documents/GitHub/ECE550_project1/Processor/pc_counter.v" 13 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1635046828050 "|skeleton|processor:my_processor|pc_counter:Pc_counter"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "control processor:my_processor\|control:Control " "Elaborating entity \"control\" for hierarchy \"processor:my_processor\|control:Control\"" {  } { { "processor.v" "Control" { Text "C:/Users/86156/Documents/GitHub/ECE550_project1/Processor/processor.v" 146 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1635046828051 ""}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "alu_in control.v(28) " "Verilog HDL Always Construct warning at control.v(28): variable \"alu_in\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "control.v" "" { Text "C:/Users/86156/Documents/GitHub/ECE550_project1/Processor/control.v" 28 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1635046828051 "|skeleton|processor:my_processor|control:Control"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "control.v(28) " "Verilog HDL Case Statement warning at control.v(28): incomplete case statement has no default case item" {  } { { "control.v" "" { Text "C:/Users/86156/Documents/GitHub/ECE550_project1/Processor/control.v" 28 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1635046828051 "|skeleton|processor:my_processor|control:Control"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "control.v(21) " "Verilog HDL Case Statement warning at control.v(21): incomplete case statement has no default case item" {  } { { "control.v" "" { Text "C:/Users/86156/Documents/GitHub/ECE550_project1/Processor/control.v" 21 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1635046828051 "|skeleton|processor:my_processor|control:Control"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "DMwe control.v(20) " "Verilog HDL Always Construct warning at control.v(20): inferring latch(es) for variable \"DMwe\", which holds its previous value in one or more paths through the always construct" {  } { { "control.v" "" { Text "C:/Users/86156/Documents/GitHub/ECE550_project1/Processor/control.v" 20 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1635046828051 "|skeleton|processor:my_processor|control:Control"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "Rwe control.v(20) " "Verilog HDL Always Construct warning at control.v(20): inferring latch(es) for variable \"Rwe\", which holds its previous value in one or more paths through the always construct" {  } { { "control.v" "" { Text "C:/Users/86156/Documents/GitHub/ECE550_project1/Processor/control.v" 20 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1635046828051 "|skeleton|processor:my_processor|control:Control"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "Rwd control.v(20) " "Verilog HDL Always Construct warning at control.v(20): inferring latch(es) for variable \"Rwd\", which holds its previous value in one or more paths through the always construct" {  } { { "control.v" "" { Text "C:/Users/86156/Documents/GitHub/ECE550_project1/Processor/control.v" 20 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1635046828051 "|skeleton|processor:my_processor|control:Control"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "ALUop control.v(20) " "Verilog HDL Always Construct warning at control.v(20): inferring latch(es) for variable \"ALUop\", which holds its previous value in one or more paths through the always construct" {  } { { "control.v" "" { Text "C:/Users/86156/Documents/GitHub/ECE550_project1/Processor/control.v" 20 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1635046828051 "|skeleton|processor:my_processor|control:Control"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "ALUinB control.v(20) " "Verilog HDL Always Construct warning at control.v(20): inferring latch(es) for variable \"ALUinB\", which holds its previous value in one or more paths through the always construct" {  } { { "control.v" "" { Text "C:/Users/86156/Documents/GitHub/ECE550_project1/Processor/control.v" 20 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1635046828051 "|skeleton|processor:my_processor|control:Control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALUinB control.v(20) " "Inferred latch for \"ALUinB\" at control.v(20)" {  } { { "control.v" "" { Text "C:/Users/86156/Documents/GitHub/ECE550_project1/Processor/control.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1635046828051 "|skeleton|processor:my_processor|control:Control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALUop\[0\] control.v(20) " "Inferred latch for \"ALUop\[0\]\" at control.v(20)" {  } { { "control.v" "" { Text "C:/Users/86156/Documents/GitHub/ECE550_project1/Processor/control.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1635046828051 "|skeleton|processor:my_processor|control:Control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALUop\[1\] control.v(20) " "Inferred latch for \"ALUop\[1\]\" at control.v(20)" {  } { { "control.v" "" { Text "C:/Users/86156/Documents/GitHub/ECE550_project1/Processor/control.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1635046828051 "|skeleton|processor:my_processor|control:Control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALUop\[2\] control.v(20) " "Inferred latch for \"ALUop\[2\]\" at control.v(20)" {  } { { "control.v" "" { Text "C:/Users/86156/Documents/GitHub/ECE550_project1/Processor/control.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1635046828051 "|skeleton|processor:my_processor|control:Control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALUop\[3\] control.v(20) " "Inferred latch for \"ALUop\[3\]\" at control.v(20)" {  } { { "control.v" "" { Text "C:/Users/86156/Documents/GitHub/ECE550_project1/Processor/control.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1635046828051 "|skeleton|processor:my_processor|control:Control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALUop\[4\] control.v(20) " "Inferred latch for \"ALUop\[4\]\" at control.v(20)" {  } { { "control.v" "" { Text "C:/Users/86156/Documents/GitHub/ECE550_project1/Processor/control.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1635046828051 "|skeleton|processor:my_processor|control:Control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Rwd control.v(20) " "Inferred latch for \"Rwd\" at control.v(20)" {  } { { "control.v" "" { Text "C:/Users/86156/Documents/GitHub/ECE550_project1/Processor/control.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1635046828051 "|skeleton|processor:my_processor|control:Control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Rwe control.v(20) " "Inferred latch for \"Rwe\" at control.v(20)" {  } { { "control.v" "" { Text "C:/Users/86156/Documents/GitHub/ECE550_project1/Processor/control.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1635046828051 "|skeleton|processor:my_processor|control:Control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DMwe control.v(20) " "Inferred latch for \"DMwe\" at control.v(20)" {  } { { "control.v" "" { Text "C:/Users/86156/Documents/GitHub/ECE550_project1/Processor/control.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1635046828051 "|skeleton|processor:my_processor|control:Control"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sign_extension processor:my_processor\|sign_extension:Sign_extension " "Elaborating entity \"sign_extension\" for hierarchy \"processor:my_processor\|sign_extension:Sign_extension\"" {  } { { "processor.v" "Sign_extension" { Text "C:/Users/86156/Documents/GitHub/ECE550_project1/Processor/processor.v" 163 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1635046828052 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_32 processor:my_processor\|mux_32:Sign_extention_mux_32 " "Elaborating entity \"mux_32\" for hierarchy \"processor:my_processor\|mux_32:Sign_extention_mux_32\"" {  } { { "processor.v" "Sign_extention_mux_32" { Text "C:/Users/86156/Documents/GitHub/ECE550_project1/Processor/processor.v" 173 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1635046828053 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu processor:my_processor\|alu:Alu " "Elaborating entity \"alu\" for hierarchy \"processor:my_processor\|alu:Alu\"" {  } { { "processor.v" "Alu" { Text "C:/Users/86156/Documents/GitHub/ECE550_project1/Processor/processor.v" 194 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1635046828055 ""}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "alu.v(25) " "Verilog HDL Case Statement warning at alu.v(25): incomplete case statement has no default case item" {  } { { "alu.v" "" { Text "C:/Users/86156/Documents/GitHub/ECE550_project1/Processor/alu.v" 25 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1635046828055 "|skeleton|processor:my_processor|alu:Alu"}
{ "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR_HDR" "" "Tri-state node(s) do not directly drive top-level pin(s)" { { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "processor:my_processor\|control:Control\|ALUinB " "Converted tri-state buffer \"processor:my_processor\|control:Control\|ALUinB\" feeding internal logic into a wire" {  } { { "control.v" "" { Text "C:/Users/86156/Documents/GitHub/ECE550_project1/Processor/control.v" 16 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1635046828265 ""}  } {  } 0 13046 "Tri-state node(s) do not directly drive top-level pin(s)" 0 0 "Analysis & Synthesis" 0 -1 1635046828265 ""}
{ "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR_HDR" "" "Tri-state node(s) do not directly drive top-level pin(s)" { { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "regfile:my_regfile\|data_readRegA\[1\] processor:my_processor\|alu:Alu\|inner_result " "Converted the fan-out from the tri-state buffer \"regfile:my_regfile\|data_readRegA\[1\]\" to the node \"processor:my_processor\|alu:Alu\|inner_result\" into an OR gate" {  } { { "regfile.v" "" { Text "C:/Users/86156/Documents/GitHub/ECE550_project1/Processor/regfile.v" 9 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1635046828979 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "regfile:my_regfile\|data_readRegA\[2\] processor:my_processor\|alu:Alu\|inner_result " "Converted the fan-out from the tri-state buffer \"regfile:my_regfile\|data_readRegA\[2\]\" to the node \"processor:my_processor\|alu:Alu\|inner_result\" into an OR gate" {  } { { "regfile.v" "" { Text "C:/Users/86156/Documents/GitHub/ECE550_project1/Processor/regfile.v" 9 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1635046828979 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "regfile:my_regfile\|data_readRegA\[3\] processor:my_processor\|alu:Alu\|inner_result " "Converted the fan-out from the tri-state buffer \"regfile:my_regfile\|data_readRegA\[3\]\" to the node \"processor:my_processor\|alu:Alu\|inner_result\" into an OR gate" {  } { { "regfile.v" "" { Text "C:/Users/86156/Documents/GitHub/ECE550_project1/Processor/regfile.v" 9 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1635046828979 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "regfile:my_regfile\|data_readRegA\[0\] processor:my_processor\|alu:Alu\|ShiftLeft0 " "Converted the fan-out from the tri-state buffer \"regfile:my_regfile\|data_readRegA\[0\]\" to the node \"processor:my_processor\|alu:Alu\|ShiftLeft0\" into an OR gate" {  } { { "regfile.v" "" { Text "C:/Users/86156/Documents/GitHub/ECE550_project1/Processor/regfile.v" 9 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1635046828979 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "regfile:my_regfile\|data_readRegA\[4\] processor:my_processor\|alu:Alu\|ShiftRight0 " "Converted the fan-out from the tri-state buffer \"regfile:my_regfile\|data_readRegA\[4\]\" to the node \"processor:my_processor\|alu:Alu\|ShiftRight0\" into an OR gate" {  } { { "regfile.v" "" { Text "C:/Users/86156/Documents/GitHub/ECE550_project1/Processor/regfile.v" 9 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1635046828979 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "regfile:my_regfile\|data_readRegA\[5\] processor:my_processor\|alu:Alu\|ShiftRight0 " "Converted the fan-out from the tri-state buffer \"regfile:my_regfile\|data_readRegA\[5\]\" to the node \"processor:my_processor\|alu:Alu\|ShiftRight0\" into an OR gate" {  } { { "regfile.v" "" { Text "C:/Users/86156/Documents/GitHub/ECE550_project1/Processor/regfile.v" 9 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1635046828979 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "regfile:my_regfile\|data_readRegA\[6\] processor:my_processor\|alu:Alu\|ShiftRight0 " "Converted the fan-out from the tri-state buffer \"regfile:my_regfile\|data_readRegA\[6\]\" to the node \"processor:my_processor\|alu:Alu\|ShiftRight0\" into an OR gate" {  } { { "regfile.v" "" { Text "C:/Users/86156/Documents/GitHub/ECE550_project1/Processor/regfile.v" 9 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1635046828979 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "regfile:my_regfile\|data_readRegA\[7\] processor:my_processor\|alu:Alu\|ShiftRight0 " "Converted the fan-out from the tri-state buffer \"regfile:my_regfile\|data_readRegA\[7\]\" to the node \"processor:my_processor\|alu:Alu\|ShiftRight0\" into an OR gate" {  } { { "regfile.v" "" { Text "C:/Users/86156/Documents/GitHub/ECE550_project1/Processor/regfile.v" 9 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1635046828979 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "regfile:my_regfile\|data_readRegA\[8\] processor:my_processor\|alu:Alu\|ShiftRight0 " "Converted the fan-out from the tri-state buffer \"regfile:my_regfile\|data_readRegA\[8\]\" to the node \"processor:my_processor\|alu:Alu\|ShiftRight0\" into an OR gate" {  } { { "regfile.v" "" { Text "C:/Users/86156/Documents/GitHub/ECE550_project1/Processor/regfile.v" 9 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1635046828979 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "regfile:my_regfile\|data_readRegA\[9\] processor:my_processor\|alu:Alu\|inner_result " "Converted the fan-out from the tri-state buffer \"regfile:my_regfile\|data_readRegA\[9\]\" to the node \"processor:my_processor\|alu:Alu\|inner_result\" into an OR gate" {  } { { "regfile.v" "" { Text "C:/Users/86156/Documents/GitHub/ECE550_project1/Processor/regfile.v" 9 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1635046828979 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "regfile:my_regfile\|data_readRegA\[10\] processor:my_processor\|alu:Alu\|ShiftRight0 " "Converted the fan-out from the tri-state buffer \"regfile:my_regfile\|data_readRegA\[10\]\" to the node \"processor:my_processor\|alu:Alu\|ShiftRight0\" into an OR gate" {  } { { "regfile.v" "" { Text "C:/Users/86156/Documents/GitHub/ECE550_project1/Processor/regfile.v" 9 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1635046828979 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "regfile:my_regfile\|data_readRegA\[11\] processor:my_processor\|alu:Alu\|inner_result " "Converted the fan-out from the tri-state buffer \"regfile:my_regfile\|data_readRegA\[11\]\" to the node \"processor:my_processor\|alu:Alu\|inner_result\" into an OR gate" {  } { { "regfile.v" "" { Text "C:/Users/86156/Documents/GitHub/ECE550_project1/Processor/regfile.v" 9 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1635046828979 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "regfile:my_regfile\|data_readRegA\[12\] processor:my_processor\|alu:Alu\|ShiftRight0 " "Converted the fan-out from the tri-state buffer \"regfile:my_regfile\|data_readRegA\[12\]\" to the node \"processor:my_processor\|alu:Alu\|ShiftRight0\" into an OR gate" {  } { { "regfile.v" "" { Text "C:/Users/86156/Documents/GitHub/ECE550_project1/Processor/regfile.v" 9 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1635046828979 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "regfile:my_regfile\|data_readRegA\[13\] processor:my_processor\|alu:Alu\|inner_result " "Converted the fan-out from the tri-state buffer \"regfile:my_regfile\|data_readRegA\[13\]\" to the node \"processor:my_processor\|alu:Alu\|inner_result\" into an OR gate" {  } { { "regfile.v" "" { Text "C:/Users/86156/Documents/GitHub/ECE550_project1/Processor/regfile.v" 9 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1635046828979 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "regfile:my_regfile\|data_readRegA\[14\] processor:my_processor\|alu:Alu\|ShiftRight0 " "Converted the fan-out from the tri-state buffer \"regfile:my_regfile\|data_readRegA\[14\]\" to the node \"processor:my_processor\|alu:Alu\|ShiftRight0\" into an OR gate" {  } { { "regfile.v" "" { Text "C:/Users/86156/Documents/GitHub/ECE550_project1/Processor/regfile.v" 9 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1635046828979 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "regfile:my_regfile\|data_readRegA\[15\] processor:my_processor\|alu:Alu\|inner_result " "Converted the fan-out from the tri-state buffer \"regfile:my_regfile\|data_readRegA\[15\]\" to the node \"processor:my_processor\|alu:Alu\|inner_result\" into an OR gate" {  } { { "regfile.v" "" { Text "C:/Users/86156/Documents/GitHub/ECE550_project1/Processor/regfile.v" 9 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1635046828979 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "regfile:my_regfile\|data_readRegA\[16\] processor:my_processor\|alu:Alu\|inner_result " "Converted the fan-out from the tri-state buffer \"regfile:my_regfile\|data_readRegA\[16\]\" to the node \"processor:my_processor\|alu:Alu\|inner_result\" into an OR gate" {  } { { "regfile.v" "" { Text "C:/Users/86156/Documents/GitHub/ECE550_project1/Processor/regfile.v" 9 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1635046828979 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "regfile:my_regfile\|data_readRegA\[17\] processor:my_processor\|alu:Alu\|inner_result " "Converted the fan-out from the tri-state buffer \"regfile:my_regfile\|data_readRegA\[17\]\" to the node \"processor:my_processor\|alu:Alu\|inner_result\" into an OR gate" {  } { { "regfile.v" "" { Text "C:/Users/86156/Documents/GitHub/ECE550_project1/Processor/regfile.v" 9 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1635046828979 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "regfile:my_regfile\|data_readRegA\[18\] processor:my_processor\|alu:Alu\|inner_result " "Converted the fan-out from the tri-state buffer \"regfile:my_regfile\|data_readRegA\[18\]\" to the node \"processor:my_processor\|alu:Alu\|inner_result\" into an OR gate" {  } { { "regfile.v" "" { Text "C:/Users/86156/Documents/GitHub/ECE550_project1/Processor/regfile.v" 9 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1635046828979 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "regfile:my_regfile\|data_readRegA\[19\] processor:my_processor\|alu:Alu\|inner_result " "Converted the fan-out from the tri-state buffer \"regfile:my_regfile\|data_readRegA\[19\]\" to the node \"processor:my_processor\|alu:Alu\|inner_result\" into an OR gate" {  } { { "regfile.v" "" { Text "C:/Users/86156/Documents/GitHub/ECE550_project1/Processor/regfile.v" 9 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1635046828979 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "regfile:my_regfile\|data_readRegA\[20\] processor:my_processor\|alu:Alu\|inner_result " "Converted the fan-out from the tri-state buffer \"regfile:my_regfile\|data_readRegA\[20\]\" to the node \"processor:my_processor\|alu:Alu\|inner_result\" into an OR gate" {  } { { "regfile.v" "" { Text "C:/Users/86156/Documents/GitHub/ECE550_project1/Processor/regfile.v" 9 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1635046828979 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "regfile:my_regfile\|data_readRegA\[21\] processor:my_processor\|alu:Alu\|inner_result " "Converted the fan-out from the tri-state buffer \"regfile:my_regfile\|data_readRegA\[21\]\" to the node \"processor:my_processor\|alu:Alu\|inner_result\" into an OR gate" {  } { { "regfile.v" "" { Text "C:/Users/86156/Documents/GitHub/ECE550_project1/Processor/regfile.v" 9 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1635046828979 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "regfile:my_regfile\|data_readRegA\[22\] processor:my_processor\|alu:Alu\|inner_result " "Converted the fan-out from the tri-state buffer \"regfile:my_regfile\|data_readRegA\[22\]\" to the node \"processor:my_processor\|alu:Alu\|inner_result\" into an OR gate" {  } { { "regfile.v" "" { Text "C:/Users/86156/Documents/GitHub/ECE550_project1/Processor/regfile.v" 9 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1635046828979 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "regfile:my_regfile\|data_readRegA\[23\] processor:my_processor\|alu:Alu\|inner_result " "Converted the fan-out from the tri-state buffer \"regfile:my_regfile\|data_readRegA\[23\]\" to the node \"processor:my_processor\|alu:Alu\|inner_result\" into an OR gate" {  } { { "regfile.v" "" { Text "C:/Users/86156/Documents/GitHub/ECE550_project1/Processor/regfile.v" 9 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1635046828979 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "regfile:my_regfile\|data_readRegA\[24\] processor:my_processor\|alu:Alu\|inner_result " "Converted the fan-out from the tri-state buffer \"regfile:my_regfile\|data_readRegA\[24\]\" to the node \"processor:my_processor\|alu:Alu\|inner_result\" into an OR gate" {  } { { "regfile.v" "" { Text "C:/Users/86156/Documents/GitHub/ECE550_project1/Processor/regfile.v" 9 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1635046828979 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "regfile:my_regfile\|data_readRegA\[25\] processor:my_processor\|alu:Alu\|inner_result " "Converted the fan-out from the tri-state buffer \"regfile:my_regfile\|data_readRegA\[25\]\" to the node \"processor:my_processor\|alu:Alu\|inner_result\" into an OR gate" {  } { { "regfile.v" "" { Text "C:/Users/86156/Documents/GitHub/ECE550_project1/Processor/regfile.v" 9 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1635046828979 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "regfile:my_regfile\|data_readRegA\[26\] processor:my_processor\|alu:Alu\|inner_result " "Converted the fan-out from the tri-state buffer \"regfile:my_regfile\|data_readRegA\[26\]\" to the node \"processor:my_processor\|alu:Alu\|inner_result\" into an OR gate" {  } { { "regfile.v" "" { Text "C:/Users/86156/Documents/GitHub/ECE550_project1/Processor/regfile.v" 9 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1635046828979 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "regfile:my_regfile\|data_readRegA\[27\] processor:my_processor\|alu:Alu\|inner_result " "Converted the fan-out from the tri-state buffer \"regfile:my_regfile\|data_readRegA\[27\]\" to the node \"processor:my_processor\|alu:Alu\|inner_result\" into an OR gate" {  } { { "regfile.v" "" { Text "C:/Users/86156/Documents/GitHub/ECE550_project1/Processor/regfile.v" 9 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1635046828979 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "regfile:my_regfile\|data_readRegA\[28\] processor:my_processor\|alu:Alu\|ShiftRight0 " "Converted the fan-out from the tri-state buffer \"regfile:my_regfile\|data_readRegA\[28\]\" to the node \"processor:my_processor\|alu:Alu\|ShiftRight0\" into an OR gate" {  } { { "regfile.v" "" { Text "C:/Users/86156/Documents/GitHub/ECE550_project1/Processor/regfile.v" 9 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1635046828979 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "regfile:my_regfile\|data_readRegA\[29\] processor:my_processor\|alu:Alu\|inner_result " "Converted the fan-out from the tri-state buffer \"regfile:my_regfile\|data_readRegA\[29\]\" to the node \"processor:my_processor\|alu:Alu\|inner_result\" into an OR gate" {  } { { "regfile.v" "" { Text "C:/Users/86156/Documents/GitHub/ECE550_project1/Processor/regfile.v" 9 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1635046828979 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "regfile:my_regfile\|data_readRegA\[30\] processor:my_processor\|alu:Alu\|inner_result " "Converted the fan-out from the tri-state buffer \"regfile:my_regfile\|data_readRegA\[30\]\" to the node \"processor:my_processor\|alu:Alu\|inner_result\" into an OR gate" {  } { { "regfile.v" "" { Text "C:/Users/86156/Documents/GitHub/ECE550_project1/Processor/regfile.v" 9 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1635046828979 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "regfile:my_regfile\|data_readRegA\[31\] processor:my_processor\|alu:Alu\|inner_result " "Converted the fan-out from the tri-state buffer \"regfile:my_regfile\|data_readRegA\[31\]\" to the node \"processor:my_processor\|alu:Alu\|inner_result\" into an OR gate" {  } { { "regfile.v" "" { Text "C:/Users/86156/Documents/GitHub/ECE550_project1/Processor/regfile.v" 9 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1635046828979 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "regfile:my_regfile\|data_readRegB\[0\] dmem:my_dmem\|altsyncram:altsyncram_component\|altsyncram_0jf1:auto_generated\|q_a\[0\] " "Converted the fan-out from the tri-state buffer \"regfile:my_regfile\|data_readRegB\[0\]\" to the node \"dmem:my_dmem\|altsyncram:altsyncram_component\|altsyncram_0jf1:auto_generated\|q_a\[0\]\" into an OR gate" {  } { { "regfile.v" "" { Text "C:/Users/86156/Documents/GitHub/ECE550_project1/Processor/regfile.v" 9 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1635046828979 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "regfile:my_regfile\|data_readRegB\[1\] dmem:my_dmem\|altsyncram:altsyncram_component\|altsyncram_0jf1:auto_generated\|q_a\[1\] " "Converted the fan-out from the tri-state buffer \"regfile:my_regfile\|data_readRegB\[1\]\" to the node \"dmem:my_dmem\|altsyncram:altsyncram_component\|altsyncram_0jf1:auto_generated\|q_a\[1\]\" into an OR gate" {  } { { "regfile.v" "" { Text "C:/Users/86156/Documents/GitHub/ECE550_project1/Processor/regfile.v" 9 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1635046828979 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "regfile:my_regfile\|data_readRegB\[2\] dmem:my_dmem\|altsyncram:altsyncram_component\|altsyncram_0jf1:auto_generated\|q_a\[2\] " "Converted the fan-out from the tri-state buffer \"regfile:my_regfile\|data_readRegB\[2\]\" to the node \"dmem:my_dmem\|altsyncram:altsyncram_component\|altsyncram_0jf1:auto_generated\|q_a\[2\]\" into an OR gate" {  } { { "regfile.v" "" { Text "C:/Users/86156/Documents/GitHub/ECE550_project1/Processor/regfile.v" 9 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1635046828979 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "regfile:my_regfile\|data_readRegB\[3\] dmem:my_dmem\|altsyncram:altsyncram_component\|altsyncram_0jf1:auto_generated\|q_a\[3\] " "Converted the fan-out from the tri-state buffer \"regfile:my_regfile\|data_readRegB\[3\]\" to the node \"dmem:my_dmem\|altsyncram:altsyncram_component\|altsyncram_0jf1:auto_generated\|q_a\[3\]\" into an OR gate" {  } { { "regfile.v" "" { Text "C:/Users/86156/Documents/GitHub/ECE550_project1/Processor/regfile.v" 9 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1635046828979 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "regfile:my_regfile\|data_readRegB\[4\] dmem:my_dmem\|altsyncram:altsyncram_component\|altsyncram_0jf1:auto_generated\|q_a\[4\] " "Converted the fan-out from the tri-state buffer \"regfile:my_regfile\|data_readRegB\[4\]\" to the node \"dmem:my_dmem\|altsyncram:altsyncram_component\|altsyncram_0jf1:auto_generated\|q_a\[4\]\" into an OR gate" {  } { { "regfile.v" "" { Text "C:/Users/86156/Documents/GitHub/ECE550_project1/Processor/regfile.v" 9 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1635046828979 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "regfile:my_regfile\|data_readRegB\[5\] dmem:my_dmem\|altsyncram:altsyncram_component\|altsyncram_0jf1:auto_generated\|q_a\[5\] " "Converted the fan-out from the tri-state buffer \"regfile:my_regfile\|data_readRegB\[5\]\" to the node \"dmem:my_dmem\|altsyncram:altsyncram_component\|altsyncram_0jf1:auto_generated\|q_a\[5\]\" into an OR gate" {  } { { "regfile.v" "" { Text "C:/Users/86156/Documents/GitHub/ECE550_project1/Processor/regfile.v" 9 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1635046828979 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "regfile:my_regfile\|data_readRegB\[6\] dmem:my_dmem\|altsyncram:altsyncram_component\|altsyncram_0jf1:auto_generated\|q_a\[6\] " "Converted the fan-out from the tri-state buffer \"regfile:my_regfile\|data_readRegB\[6\]\" to the node \"dmem:my_dmem\|altsyncram:altsyncram_component\|altsyncram_0jf1:auto_generated\|q_a\[6\]\" into an OR gate" {  } { { "regfile.v" "" { Text "C:/Users/86156/Documents/GitHub/ECE550_project1/Processor/regfile.v" 9 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1635046828979 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "regfile:my_regfile\|data_readRegB\[7\] dmem:my_dmem\|altsyncram:altsyncram_component\|altsyncram_0jf1:auto_generated\|q_a\[7\] " "Converted the fan-out from the tri-state buffer \"regfile:my_regfile\|data_readRegB\[7\]\" to the node \"dmem:my_dmem\|altsyncram:altsyncram_component\|altsyncram_0jf1:auto_generated\|q_a\[7\]\" into an OR gate" {  } { { "regfile.v" "" { Text "C:/Users/86156/Documents/GitHub/ECE550_project1/Processor/regfile.v" 9 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1635046828979 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "regfile:my_regfile\|data_readRegB\[8\] dmem:my_dmem\|altsyncram:altsyncram_component\|altsyncram_0jf1:auto_generated\|q_a\[8\] " "Converted the fan-out from the tri-state buffer \"regfile:my_regfile\|data_readRegB\[8\]\" to the node \"dmem:my_dmem\|altsyncram:altsyncram_component\|altsyncram_0jf1:auto_generated\|q_a\[8\]\" into an OR gate" {  } { { "regfile.v" "" { Text "C:/Users/86156/Documents/GitHub/ECE550_project1/Processor/regfile.v" 9 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1635046828979 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "regfile:my_regfile\|data_readRegB\[9\] dmem:my_dmem\|altsyncram:altsyncram_component\|altsyncram_0jf1:auto_generated\|q_a\[9\] " "Converted the fan-out from the tri-state buffer \"regfile:my_regfile\|data_readRegB\[9\]\" to the node \"dmem:my_dmem\|altsyncram:altsyncram_component\|altsyncram_0jf1:auto_generated\|q_a\[9\]\" into an OR gate" {  } { { "regfile.v" "" { Text "C:/Users/86156/Documents/GitHub/ECE550_project1/Processor/regfile.v" 9 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1635046828979 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "regfile:my_regfile\|data_readRegB\[10\] dmem:my_dmem\|altsyncram:altsyncram_component\|altsyncram_0jf1:auto_generated\|q_a\[10\] " "Converted the fan-out from the tri-state buffer \"regfile:my_regfile\|data_readRegB\[10\]\" to the node \"dmem:my_dmem\|altsyncram:altsyncram_component\|altsyncram_0jf1:auto_generated\|q_a\[10\]\" into an OR gate" {  } { { "regfile.v" "" { Text "C:/Users/86156/Documents/GitHub/ECE550_project1/Processor/regfile.v" 9 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1635046828979 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "regfile:my_regfile\|data_readRegB\[11\] dmem:my_dmem\|altsyncram:altsyncram_component\|altsyncram_0jf1:auto_generated\|q_a\[11\] " "Converted the fan-out from the tri-state buffer \"regfile:my_regfile\|data_readRegB\[11\]\" to the node \"dmem:my_dmem\|altsyncram:altsyncram_component\|altsyncram_0jf1:auto_generated\|q_a\[11\]\" into an OR gate" {  } { { "regfile.v" "" { Text "C:/Users/86156/Documents/GitHub/ECE550_project1/Processor/regfile.v" 9 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1635046828979 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "regfile:my_regfile\|data_readRegB\[12\] dmem:my_dmem\|altsyncram:altsyncram_component\|altsyncram_0jf1:auto_generated\|q_a\[12\] " "Converted the fan-out from the tri-state buffer \"regfile:my_regfile\|data_readRegB\[12\]\" to the node \"dmem:my_dmem\|altsyncram:altsyncram_component\|altsyncram_0jf1:auto_generated\|q_a\[12\]\" into an OR gate" {  } { { "regfile.v" "" { Text "C:/Users/86156/Documents/GitHub/ECE550_project1/Processor/regfile.v" 9 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1635046828979 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "regfile:my_regfile\|data_readRegB\[13\] dmem:my_dmem\|altsyncram:altsyncram_component\|altsyncram_0jf1:auto_generated\|q_a\[13\] " "Converted the fan-out from the tri-state buffer \"regfile:my_regfile\|data_readRegB\[13\]\" to the node \"dmem:my_dmem\|altsyncram:altsyncram_component\|altsyncram_0jf1:auto_generated\|q_a\[13\]\" into an OR gate" {  } { { "regfile.v" "" { Text "C:/Users/86156/Documents/GitHub/ECE550_project1/Processor/regfile.v" 9 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1635046828979 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "regfile:my_regfile\|data_readRegB\[14\] dmem:my_dmem\|altsyncram:altsyncram_component\|altsyncram_0jf1:auto_generated\|q_a\[14\] " "Converted the fan-out from the tri-state buffer \"regfile:my_regfile\|data_readRegB\[14\]\" to the node \"dmem:my_dmem\|altsyncram:altsyncram_component\|altsyncram_0jf1:auto_generated\|q_a\[14\]\" into an OR gate" {  } { { "regfile.v" "" { Text "C:/Users/86156/Documents/GitHub/ECE550_project1/Processor/regfile.v" 9 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1635046828979 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "regfile:my_regfile\|data_readRegB\[15\] dmem:my_dmem\|altsyncram:altsyncram_component\|altsyncram_0jf1:auto_generated\|q_a\[15\] " "Converted the fan-out from the tri-state buffer \"regfile:my_regfile\|data_readRegB\[15\]\" to the node \"dmem:my_dmem\|altsyncram:altsyncram_component\|altsyncram_0jf1:auto_generated\|q_a\[15\]\" into an OR gate" {  } { { "regfile.v" "" { Text "C:/Users/86156/Documents/GitHub/ECE550_project1/Processor/regfile.v" 9 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1635046828979 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "regfile:my_regfile\|data_readRegB\[16\] dmem:my_dmem\|altsyncram:altsyncram_component\|altsyncram_0jf1:auto_generated\|q_a\[16\] " "Converted the fan-out from the tri-state buffer \"regfile:my_regfile\|data_readRegB\[16\]\" to the node \"dmem:my_dmem\|altsyncram:altsyncram_component\|altsyncram_0jf1:auto_generated\|q_a\[16\]\" into an OR gate" {  } { { "regfile.v" "" { Text "C:/Users/86156/Documents/GitHub/ECE550_project1/Processor/regfile.v" 9 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1635046828979 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "regfile:my_regfile\|data_readRegB\[17\] dmem:my_dmem\|altsyncram:altsyncram_component\|altsyncram_0jf1:auto_generated\|q_a\[17\] " "Converted the fan-out from the tri-state buffer \"regfile:my_regfile\|data_readRegB\[17\]\" to the node \"dmem:my_dmem\|altsyncram:altsyncram_component\|altsyncram_0jf1:auto_generated\|q_a\[17\]\" into an OR gate" {  } { { "regfile.v" "" { Text "C:/Users/86156/Documents/GitHub/ECE550_project1/Processor/regfile.v" 9 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1635046828979 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "regfile:my_regfile\|data_readRegB\[18\] dmem:my_dmem\|altsyncram:altsyncram_component\|altsyncram_0jf1:auto_generated\|q_a\[18\] " "Converted the fan-out from the tri-state buffer \"regfile:my_regfile\|data_readRegB\[18\]\" to the node \"dmem:my_dmem\|altsyncram:altsyncram_component\|altsyncram_0jf1:auto_generated\|q_a\[18\]\" into an OR gate" {  } { { "regfile.v" "" { Text "C:/Users/86156/Documents/GitHub/ECE550_project1/Processor/regfile.v" 9 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1635046828979 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "regfile:my_regfile\|data_readRegB\[19\] dmem:my_dmem\|altsyncram:altsyncram_component\|altsyncram_0jf1:auto_generated\|q_a\[19\] " "Converted the fan-out from the tri-state buffer \"regfile:my_regfile\|data_readRegB\[19\]\" to the node \"dmem:my_dmem\|altsyncram:altsyncram_component\|altsyncram_0jf1:auto_generated\|q_a\[19\]\" into an OR gate" {  } { { "regfile.v" "" { Text "C:/Users/86156/Documents/GitHub/ECE550_project1/Processor/regfile.v" 9 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1635046828979 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "regfile:my_regfile\|data_readRegB\[20\] dmem:my_dmem\|altsyncram:altsyncram_component\|altsyncram_0jf1:auto_generated\|q_a\[20\] " "Converted the fan-out from the tri-state buffer \"regfile:my_regfile\|data_readRegB\[20\]\" to the node \"dmem:my_dmem\|altsyncram:altsyncram_component\|altsyncram_0jf1:auto_generated\|q_a\[20\]\" into an OR gate" {  } { { "regfile.v" "" { Text "C:/Users/86156/Documents/GitHub/ECE550_project1/Processor/regfile.v" 9 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1635046828979 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "regfile:my_regfile\|data_readRegB\[21\] dmem:my_dmem\|altsyncram:altsyncram_component\|altsyncram_0jf1:auto_generated\|q_a\[21\] " "Converted the fan-out from the tri-state buffer \"regfile:my_regfile\|data_readRegB\[21\]\" to the node \"dmem:my_dmem\|altsyncram:altsyncram_component\|altsyncram_0jf1:auto_generated\|q_a\[21\]\" into an OR gate" {  } { { "regfile.v" "" { Text "C:/Users/86156/Documents/GitHub/ECE550_project1/Processor/regfile.v" 9 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1635046828979 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "regfile:my_regfile\|data_readRegB\[22\] dmem:my_dmem\|altsyncram:altsyncram_component\|altsyncram_0jf1:auto_generated\|q_a\[22\] " "Converted the fan-out from the tri-state buffer \"regfile:my_regfile\|data_readRegB\[22\]\" to the node \"dmem:my_dmem\|altsyncram:altsyncram_component\|altsyncram_0jf1:auto_generated\|q_a\[22\]\" into an OR gate" {  } { { "regfile.v" "" { Text "C:/Users/86156/Documents/GitHub/ECE550_project1/Processor/regfile.v" 9 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1635046828979 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "regfile:my_regfile\|data_readRegB\[23\] dmem:my_dmem\|altsyncram:altsyncram_component\|altsyncram_0jf1:auto_generated\|q_a\[23\] " "Converted the fan-out from the tri-state buffer \"regfile:my_regfile\|data_readRegB\[23\]\" to the node \"dmem:my_dmem\|altsyncram:altsyncram_component\|altsyncram_0jf1:auto_generated\|q_a\[23\]\" into an OR gate" {  } { { "regfile.v" "" { Text "C:/Users/86156/Documents/GitHub/ECE550_project1/Processor/regfile.v" 9 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1635046828979 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "regfile:my_regfile\|data_readRegB\[24\] dmem:my_dmem\|altsyncram:altsyncram_component\|altsyncram_0jf1:auto_generated\|q_a\[24\] " "Converted the fan-out from the tri-state buffer \"regfile:my_regfile\|data_readRegB\[24\]\" to the node \"dmem:my_dmem\|altsyncram:altsyncram_component\|altsyncram_0jf1:auto_generated\|q_a\[24\]\" into an OR gate" {  } { { "regfile.v" "" { Text "C:/Users/86156/Documents/GitHub/ECE550_project1/Processor/regfile.v" 9 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1635046828979 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "regfile:my_regfile\|data_readRegB\[25\] dmem:my_dmem\|altsyncram:altsyncram_component\|altsyncram_0jf1:auto_generated\|q_a\[25\] " "Converted the fan-out from the tri-state buffer \"regfile:my_regfile\|data_readRegB\[25\]\" to the node \"dmem:my_dmem\|altsyncram:altsyncram_component\|altsyncram_0jf1:auto_generated\|q_a\[25\]\" into an OR gate" {  } { { "regfile.v" "" { Text "C:/Users/86156/Documents/GitHub/ECE550_project1/Processor/regfile.v" 9 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1635046828979 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "regfile:my_regfile\|data_readRegB\[26\] dmem:my_dmem\|altsyncram:altsyncram_component\|altsyncram_0jf1:auto_generated\|q_a\[26\] " "Converted the fan-out from the tri-state buffer \"regfile:my_regfile\|data_readRegB\[26\]\" to the node \"dmem:my_dmem\|altsyncram:altsyncram_component\|altsyncram_0jf1:auto_generated\|q_a\[26\]\" into an OR gate" {  } { { "regfile.v" "" { Text "C:/Users/86156/Documents/GitHub/ECE550_project1/Processor/regfile.v" 9 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1635046828979 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "regfile:my_regfile\|data_readRegB\[27\] dmem:my_dmem\|altsyncram:altsyncram_component\|altsyncram_0jf1:auto_generated\|q_a\[27\] " "Converted the fan-out from the tri-state buffer \"regfile:my_regfile\|data_readRegB\[27\]\" to the node \"dmem:my_dmem\|altsyncram:altsyncram_component\|altsyncram_0jf1:auto_generated\|q_a\[27\]\" into an OR gate" {  } { { "regfile.v" "" { Text "C:/Users/86156/Documents/GitHub/ECE550_project1/Processor/regfile.v" 9 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1635046828979 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "regfile:my_regfile\|data_readRegB\[28\] dmem:my_dmem\|altsyncram:altsyncram_component\|altsyncram_0jf1:auto_generated\|q_a\[28\] " "Converted the fan-out from the tri-state buffer \"regfile:my_regfile\|data_readRegB\[28\]\" to the node \"dmem:my_dmem\|altsyncram:altsyncram_component\|altsyncram_0jf1:auto_generated\|q_a\[28\]\" into an OR gate" {  } { { "regfile.v" "" { Text "C:/Users/86156/Documents/GitHub/ECE550_project1/Processor/regfile.v" 9 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1635046828979 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "regfile:my_regfile\|data_readRegB\[29\] dmem:my_dmem\|altsyncram:altsyncram_component\|altsyncram_0jf1:auto_generated\|q_a\[29\] " "Converted the fan-out from the tri-state buffer \"regfile:my_regfile\|data_readRegB\[29\]\" to the node \"dmem:my_dmem\|altsyncram:altsyncram_component\|altsyncram_0jf1:auto_generated\|q_a\[29\]\" into an OR gate" {  } { { "regfile.v" "" { Text "C:/Users/86156/Documents/GitHub/ECE550_project1/Processor/regfile.v" 9 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1635046828979 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "regfile:my_regfile\|data_readRegB\[30\] dmem:my_dmem\|altsyncram:altsyncram_component\|altsyncram_0jf1:auto_generated\|q_a\[30\] " "Converted the fan-out from the tri-state buffer \"regfile:my_regfile\|data_readRegB\[30\]\" to the node \"dmem:my_dmem\|altsyncram:altsyncram_component\|altsyncram_0jf1:auto_generated\|q_a\[30\]\" into an OR gate" {  } { { "regfile.v" "" { Text "C:/Users/86156/Documents/GitHub/ECE550_project1/Processor/regfile.v" 9 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1635046828979 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "regfile:my_regfile\|data_readRegB\[31\] dmem:my_dmem\|altsyncram:altsyncram_component\|altsyncram_0jf1:auto_generated\|q_a\[31\] " "Converted the fan-out from the tri-state buffer \"regfile:my_regfile\|data_readRegB\[31\]\" to the node \"dmem:my_dmem\|altsyncram:altsyncram_component\|altsyncram_0jf1:auto_generated\|q_a\[31\]\" into an OR gate" {  } { { "regfile.v" "" { Text "C:/Users/86156/Documents/GitHub/ECE550_project1/Processor/regfile.v" 9 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1635046828979 ""}  } {  } 0 13046 "Tri-state node(s) do not directly drive top-level pin(s)" 0 0 "Analysis & Synthesis" 0 -1 1635046828979 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "processor:my_processor\|control:Control\|ALUop\[0\] " "Latch processor:my_processor\|control:Control\|ALUop\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA imem:my_imem\|altsyncram:altsyncram_component\|altsyncram_pq91:auto_generated\|q_a\[27\] " "Ports D and ENA on the latch are fed by the same signal imem:my_imem\|altsyncram:altsyncram_component\|altsyncram_pq91:auto_generated\|q_a\[27\]" {  } { { "db/altsyncram_pq91.tdf" "" { Text "C:/Users/86156/Documents/GitHub/ECE550_project1/Processor/db/altsyncram_pq91.tdf" 32 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1635046828982 ""}  } { { "control.v" "" { Text "C:/Users/86156/Documents/GitHub/ECE550_project1/Processor/control.v" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1635046828982 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "processor:my_processor\|control:Control\|ALUop\[2\] " "Latch processor:my_processor\|control:Control\|ALUop\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA imem:my_imem\|altsyncram:altsyncram_component\|altsyncram_pq91:auto_generated\|q_a\[27\] " "Ports D and ENA on the latch are fed by the same signal imem:my_imem\|altsyncram:altsyncram_component\|altsyncram_pq91:auto_generated\|q_a\[27\]" {  } { { "db/altsyncram_pq91.tdf" "" { Text "C:/Users/86156/Documents/GitHub/ECE550_project1/Processor/db/altsyncram_pq91.tdf" 32 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1635046828982 ""}  } { { "control.v" "" { Text "C:/Users/86156/Documents/GitHub/ECE550_project1/Processor/control.v" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1635046828982 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "processor:my_processor\|control:Control\|ALUop\[1\] " "Latch processor:my_processor\|control:Control\|ALUop\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA imem:my_imem\|altsyncram:altsyncram_component\|altsyncram_pq91:auto_generated\|q_a\[3\] " "Ports D and ENA on the latch are fed by the same signal imem:my_imem\|altsyncram:altsyncram_component\|altsyncram_pq91:auto_generated\|q_a\[3\]" {  } { { "db/altsyncram_pq91.tdf" "" { Text "C:/Users/86156/Documents/GitHub/ECE550_project1/Processor/db/altsyncram_pq91.tdf" 32 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1635046828982 ""}  } { { "control.v" "" { Text "C:/Users/86156/Documents/GitHub/ECE550_project1/Processor/control.v" 20 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1635046828982 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "processor:my_processor\|control:Control\|ALUinB\$latch " "Latch processor:my_processor\|control:Control\|ALUinB\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA imem:my_imem\|altsyncram:altsyncram_component\|altsyncram_pq91:auto_generated\|q_a\[27\] " "Ports D and ENA on the latch are fed by the same signal imem:my_imem\|altsyncram:altsyncram_component\|altsyncram_pq91:auto_generated\|q_a\[27\]" {  } { { "db/altsyncram_pq91.tdf" "" { Text "C:/Users/86156/Documents/GitHub/ECE550_project1/Processor/db/altsyncram_pq91.tdf" 32 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1635046828982 ""}  } { { "control.v" "" { Text "C:/Users/86156/Documents/GitHub/ECE550_project1/Processor/control.v" 20 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1635046828982 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "processor:my_processor\|control:Control\|Rwd " "Latch processor:my_processor\|control:Control\|Rwd has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA imem:my_imem\|altsyncram:altsyncram_component\|altsyncram_pq91:auto_generated\|q_a\[27\] " "Ports D and ENA on the latch are fed by the same signal imem:my_imem\|altsyncram:altsyncram_component\|altsyncram_pq91:auto_generated\|q_a\[27\]" {  } { { "db/altsyncram_pq91.tdf" "" { Text "C:/Users/86156/Documents/GitHub/ECE550_project1/Processor/db/altsyncram_pq91.tdf" 32 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1635046828982 ""}  } { { "control.v" "" { Text "C:/Users/86156/Documents/GitHub/ECE550_project1/Processor/control.v" 14 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1635046828982 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "processor:my_processor\|control:Control\|Rwe " "Latch processor:my_processor\|control:Control\|Rwe has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA imem:my_imem\|altsyncram:altsyncram_component\|altsyncram_pq91:auto_generated\|q_a\[27\] " "Ports D and ENA on the latch are fed by the same signal imem:my_imem\|altsyncram:altsyncram_component\|altsyncram_pq91:auto_generated\|q_a\[27\]" {  } { { "db/altsyncram_pq91.tdf" "" { Text "C:/Users/86156/Documents/GitHub/ECE550_project1/Processor/db/altsyncram_pq91.tdf" 32 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1635046828982 ""}  } { { "control.v" "" { Text "C:/Users/86156/Documents/GitHub/ECE550_project1/Processor/control.v" 13 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1635046828982 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "processor:my_processor\|control:Control\|DMwe " "Latch processor:my_processor\|control:Control\|DMwe has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA imem:my_imem\|altsyncram:altsyncram_component\|altsyncram_pq91:auto_generated\|q_a\[27\] " "Ports D and ENA on the latch are fed by the same signal imem:my_imem\|altsyncram:altsyncram_component\|altsyncram_pq91:auto_generated\|q_a\[27\]" {  } { { "db/altsyncram_pq91.tdf" "" { Text "C:/Users/86156/Documents/GitHub/ECE550_project1/Processor/db/altsyncram_pq91.tdf" 32 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1635046828982 ""}  } { { "control.v" "" { Text "C:/Users/86156/Documents/GitHub/ECE550_project1/Processor/control.v" 12 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1635046828982 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1635046829663 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/86156/Documents/GitHub/ECE550_project1/Processor/output_files/CPU.map.smsg " "Generated suppressed messages file C:/Users/86156/Documents/GitHub/ECE550_project1/Processor/output_files/CPU.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1635046831413 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1635046831559 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1635046831559 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "3447 " "Implemented 3447 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Implemented 2 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1635046831698 ""} { "Info" "ICUT_CUT_TM_OPINS" "269 " "Implemented 269 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1635046831698 ""} { "Info" "ICUT_CUT_TM_LCELLS" "3112 " "Implemented 3112 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1635046831698 ""} { "Info" "ICUT_CUT_TM_RAMS" "64 " "Implemented 64 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1635046831698 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1635046831698 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 93 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 93 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5011 " "Peak virtual memory: 5011 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1635046831724 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Oct 23 23:40:31 2021 " "Processing ended: Sat Oct 23 23:40:31 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1635046831724 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:11 " "Elapsed time: 00:00:11" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1635046831724 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:20 " "Total CPU time (on all processors): 00:00:20" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1635046831724 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1635046831724 ""}
{ "Warning" "WACF_MISSING_TCL_FILE" "test.qip " "Tcl Script File test.qip not found" { { "Info" "IACF_ACF_ASSIGNMENT_INFO" "set_global_assignment -name QIP_FILE test.qip " "set_global_assignment -name QIP_FILE test.qip" {  } {  } 0 125063 "%1!s!" 0 0 "Design Software" 0 -1 1635046832763 ""}  } {  } 0 125092 "Tcl Script File %1!s! not found" 0 0 "Analysis & Synthesis" 0 -1 1635046832763 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1635046832776 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition " "Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1635046832776 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Oct 23 23:40:32 2021 " "Processing started: Sat Oct 23 23:40:32 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1635046832776 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1635046832776 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off CPU -c CPU " "Command: quartus_fit --read_settings_files=off --write_settings_files=off CPU -c CPU" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1635046832777 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1635046832843 ""}
{ "Info" "0" "" "Project  = CPU" {  } {  } 0 0 "Project  = CPU" 0 0 "Fitter" 0 0 1635046832843 ""}
{ "Info" "0" "" "Revision = CPU" {  } {  } 0 0 "Revision = CPU" 0 0 "Fitter" 0 0 1635046832844 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1635046832934 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1635046832934 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "CPU EP4CE115F29C7 " "Selected device EP4CE115F29C7 for design \"CPU\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1635046832950 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1635046832994 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1635046832994 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1635046833250 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1635046833252 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F29C7 " "Device EP4CE40F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1635046833313 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F29I7 " "Device EP4CE40F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1635046833313 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F29C7 " "Device EP4CE30F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1635046833313 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F29I7 " "Device EP4CE30F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1635046833313 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F29C7 " "Device EP4CE55F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1635046833313 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F29I7 " "Device EP4CE55F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1635046833313 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F29C7 " "Device EP4CE75F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1635046833313 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F29I7 " "Device EP4CE75F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1635046833313 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE115F29I7 " "Device EP4CE115F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1635046833313 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1635046833313 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ F4 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location F4" {  } { { "d:/softwares/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/softwares/quartus/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "temporary_test_loc" "" { Generic "C:/Users/86156/Documents/GitHub/ECE550_project1/Processor/" { { 0 { 0 ""} 0 5139 14046 14942 0 0 ""}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1635046833318 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ E2 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location E2" {  } { { "d:/softwares/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/softwares/quartus/quartus/bin64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "temporary_test_loc" "" { Generic "C:/Users/86156/Documents/GitHub/ECE550_project1/Processor/" { { 0 { 0 ""} 0 5141 14046 14942 0 0 ""}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1635046833318 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ P3 " "Pin ~ALTERA_DCLK~ is reserved at location P3" {  } { { "d:/softwares/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/softwares/quartus/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "temporary_test_loc" "" { Generic "C:/Users/86156/Documents/GitHub/ECE550_project1/Processor/" { { 0 { 0 ""} 0 5143 14046 14942 0 0 ""}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1635046833318 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ N7 " "Pin ~ALTERA_DATA0~ is reserved at location N7" {  } { { "d:/softwares/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/softwares/quartus/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "temporary_test_loc" "" { Generic "C:/Users/86156/Documents/GitHub/ECE550_project1/Processor/" { { 0 { 0 ""} 0 5145 14046 14942 0 0 ""}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1635046833318 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ P28 " "Pin ~ALTERA_nCEO~ is reserved at location P28" {  } { { "d:/softwares/quartus/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/softwares/quartus/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "temporary_test_loc" "" { Generic "C:/Users/86156/Documents/GitHub/ECE550_project1/Processor/" { { 0 { 0 ""} 0 5147 14046 14942 0 0 ""}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1635046833318 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1635046833318 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1635046833320 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1635046833582 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "271 271 " "No exact pin location assignment(s) for 271 pins of 271 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." {  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." 0 0 "Fitter" 0 -1 1635046834056 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "7 " "TimeQuest Timing Analyzer is analyzing 7 combinational loops as latches. For more details, run the Check Timing command in the TimeQuest Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the TimeQuest Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Fitter" 0 -1 1635046834552 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "CPU.sdc " "Synopsys Design Constraints File file not found: 'CPU.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1635046834554 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1635046834554 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1635046834583 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1635046834584 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1635046834585 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clock~input (placed in PIN J1 (CLK1, DIFFCLK_0n)) " "Automatically promoted node clock~input (placed in PIN J1 (CLK1, DIFFCLK_0n))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G2 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1635046834758 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "imem:my_imem\|altsyncram:altsyncram_component\|altsyncram_pq91:auto_generated\|ram_block1a3 " "Destination node imem:my_imem\|altsyncram:altsyncram_component\|altsyncram_pq91:auto_generated\|ram_block1a3" {  } { { "db/altsyncram_pq91.tdf" "" { Text "C:/Users/86156/Documents/GitHub/ECE550_project1/Processor/db/altsyncram_pq91.tdf" 101 2 0 } } { "temporary_test_loc" "" { Generic "C:/Users/86156/Documents/GitHub/ECE550_project1/Processor/" { { 0 { 0 ""} 0 1614 14046 14942 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1635046834758 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "imem:my_imem\|altsyncram:altsyncram_component\|altsyncram_pq91:auto_generated\|ram_block1a4 " "Destination node imem:my_imem\|altsyncram:altsyncram_component\|altsyncram_pq91:auto_generated\|ram_block1a4" {  } { { "db/altsyncram_pq91.tdf" "" { Text "C:/Users/86156/Documents/GitHub/ECE550_project1/Processor/db/altsyncram_pq91.tdf" 123 2 0 } } { "temporary_test_loc" "" { Generic "C:/Users/86156/Documents/GitHub/ECE550_project1/Processor/" { { 0 { 0 ""} 0 1615 14046 14942 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1635046834758 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "imem:my_imem\|altsyncram:altsyncram_component\|altsyncram_pq91:auto_generated\|ram_block1a5 " "Destination node imem:my_imem\|altsyncram:altsyncram_component\|altsyncram_pq91:auto_generated\|ram_block1a5" {  } { { "db/altsyncram_pq91.tdf" "" { Text "C:/Users/86156/Documents/GitHub/ECE550_project1/Processor/db/altsyncram_pq91.tdf" 145 2 0 } } { "temporary_test_loc" "" { Generic "C:/Users/86156/Documents/GitHub/ECE550_project1/Processor/" { { 0 { 0 ""} 0 1616 14046 14942 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1635046834758 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "imem:my_imem\|altsyncram:altsyncram_component\|altsyncram_pq91:auto_generated\|ram_block1a6 " "Destination node imem:my_imem\|altsyncram:altsyncram_component\|altsyncram_pq91:auto_generated\|ram_block1a6" {  } { { "db/altsyncram_pq91.tdf" "" { Text "C:/Users/86156/Documents/GitHub/ECE550_project1/Processor/db/altsyncram_pq91.tdf" 167 2 0 } } { "temporary_test_loc" "" { Generic "C:/Users/86156/Documents/GitHub/ECE550_project1/Processor/" { { 0 { 0 ""} 0 1617 14046 14942 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1635046834758 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "imem:my_imem\|altsyncram:altsyncram_component\|altsyncram_pq91:auto_generated\|ram_block1a28 " "Destination node imem:my_imem\|altsyncram:altsyncram_component\|altsyncram_pq91:auto_generated\|ram_block1a28" {  } { { "db/altsyncram_pq91.tdf" "" { Text "C:/Users/86156/Documents/GitHub/ECE550_project1/Processor/db/altsyncram_pq91.tdf" 651 2 0 } } { "temporary_test_loc" "" { Generic "C:/Users/86156/Documents/GitHub/ECE550_project1/Processor/" { { 0 { 0 ""} 0 1639 14046 14942 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1635046834758 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "imem:my_imem\|altsyncram:altsyncram_component\|altsyncram_pq91:auto_generated\|ram_block1a29 " "Destination node imem:my_imem\|altsyncram:altsyncram_component\|altsyncram_pq91:auto_generated\|ram_block1a29" {  } { { "db/altsyncram_pq91.tdf" "" { Text "C:/Users/86156/Documents/GitHub/ECE550_project1/Processor/db/altsyncram_pq91.tdf" 673 2 0 } } { "temporary_test_loc" "" { Generic "C:/Users/86156/Documents/GitHub/ECE550_project1/Processor/" { { 0 { 0 ""} 0 1640 14046 14942 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1635046834758 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "imem:my_imem\|altsyncram:altsyncram_component\|altsyncram_pq91:auto_generated\|ram_block1a30 " "Destination node imem:my_imem\|altsyncram:altsyncram_component\|altsyncram_pq91:auto_generated\|ram_block1a30" {  } { { "db/altsyncram_pq91.tdf" "" { Text "C:/Users/86156/Documents/GitHub/ECE550_project1/Processor/db/altsyncram_pq91.tdf" 695 2 0 } } { "temporary_test_loc" "" { Generic "C:/Users/86156/Documents/GitHub/ECE550_project1/Processor/" { { 0 { 0 ""} 0 1641 14046 14942 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1635046834758 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "imem:my_imem\|altsyncram:altsyncram_component\|altsyncram_pq91:auto_generated\|ram_block1a31 " "Destination node imem:my_imem\|altsyncram:altsyncram_component\|altsyncram_pq91:auto_generated\|ram_block1a31" {  } { { "db/altsyncram_pq91.tdf" "" { Text "C:/Users/86156/Documents/GitHub/ECE550_project1/Processor/db/altsyncram_pq91.tdf" 717 2 0 } } { "temporary_test_loc" "" { Generic "C:/Users/86156/Documents/GitHub/ECE550_project1/Processor/" { { 0 { 0 ""} 0 1642 14046 14942 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1635046834758 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "regfile_clock~output " "Destination node regfile_clock~output" {  } { { "skeleton.v" "" { Text "C:/Users/86156/Documents/GitHub/ECE550_project1/Processor/skeleton.v" 68 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/86156/Documents/GitHub/ECE550_project1/Processor/" { { 0 { 0 ""} 0 4931 14046 14942 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1635046834758 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "imem_clock~output " "Destination node imem_clock~output" {  } { { "skeleton.v" "" { Text "C:/Users/86156/Documents/GitHub/ECE550_project1/Processor/skeleton.v" 68 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/86156/Documents/GitHub/ECE550_project1/Processor/" { { 0 { 0 ""} 0 4928 14046 14942 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1635046834758 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1635046834758 ""}  } { { "skeleton.v" "" { Text "C:/Users/86156/Documents/GitHub/ECE550_project1/Processor/skeleton.v" 31 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/86156/Documents/GitHub/ECE550_project1/Processor/" { { 0 { 0 ""} 0 5133 14046 14942 0 0 ""}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1635046834758 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "frequency_divider_by2:frediv_1\|out_clk  " "Automatically promoted node frequency_divider_by2:frediv_1\|out_clk " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1635046834759 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "frequency_divider_by2:frediv_1\|out_clk~0 " "Destination node frequency_divider_by2:frediv_1\|out_clk~0" {  } { { "frequency_divider_by2.v" "" { Text "C:/Users/86156/Documents/GitHub/ECE550_project1/Processor/frequency_divider_by2.v" 2 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/86156/Documents/GitHub/ECE550_project1/Processor/" { { 0 { 0 ""} 0 3701 14046 14942 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1635046834759 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "dmem_clock~output " "Destination node dmem_clock~output" {  } { { "skeleton.v" "" { Text "C:/Users/86156/Documents/GitHub/ECE550_project1/Processor/skeleton.v" 68 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/86156/Documents/GitHub/ECE550_project1/Processor/" { { 0 { 0 ""} 0 4929 14046 14942 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1635046834759 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1635046834759 ""}  } { { "frequency_divider_by2.v" "" { Text "C:/Users/86156/Documents/GitHub/ECE550_project1/Processor/frequency_divider_by2.v" 2 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/86156/Documents/GitHub/ECE550_project1/Processor/" { { 0 { 0 ""} 0 1676 14046 14942 0 0 ""}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1635046834759 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "frequency_divider_by2:frediv_3\|out_clk  " "Automatically promoted node frequency_divider_by2:frediv_3\|out_clk " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1635046834759 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "frequency_divider_by2:frediv_3\|out_clk~0 " "Destination node frequency_divider_by2:frediv_3\|out_clk~0" {  } { { "frequency_divider_by2.v" "" { Text "C:/Users/86156/Documents/GitHub/ECE550_project1/Processor/frequency_divider_by2.v" 2 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/86156/Documents/GitHub/ECE550_project1/Processor/" { { 0 { 0 ""} 0 3702 14046 14942 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1635046834759 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "processor_clock~output " "Destination node processor_clock~output" {  } { { "skeleton.v" "" { Text "C:/Users/86156/Documents/GitHub/ECE550_project1/Processor/skeleton.v" 68 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/86156/Documents/GitHub/ECE550_project1/Processor/" { { 0 { 0 ""} 0 4930 14046 14942 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1635046834759 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1635046834759 ""}  } { { "frequency_divider_by2.v" "" { Text "C:/Users/86156/Documents/GitHub/ECE550_project1/Processor/frequency_divider_by2.v" 2 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/86156/Documents/GitHub/ECE550_project1/Processor/" { { 0 { 0 ""} 0 1710 14046 14942 0 0 ""}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1635046834759 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "processor:my_processor\|control:Control\|Selector7~1  " "Automatically promoted node processor:my_processor\|control:Control\|Selector7~1 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1635046834759 ""}  } { { "control.v" "" { Text "C:/Users/86156/Documents/GitHub/ECE550_project1/Processor/control.v" 21 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/86156/Documents/GitHub/ECE550_project1/Processor/" { { 0 { 0 ""} 0 3708 14046 14942 0 0 ""}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1635046834759 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "reset~input (placed in PIN Y2 (CLK2, DIFFCLK_1p)) " "Automatically promoted node reset~input (placed in PIN Y2 (CLK2, DIFFCLK_1p))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G1 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G1" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1635046834759 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "processor:my_processor\|pc_counter:Pc_counter\|pc\[0\] " "Destination node processor:my_processor\|pc_counter:Pc_counter\|pc\[0\]" {  } { { "pc_counter.v" "" { Text "C:/Users/86156/Documents/GitHub/ECE550_project1/Processor/pc_counter.v" 9 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/86156/Documents/GitHub/ECE550_project1/Processor/" { { 0 { 0 ""} 0 371 14046 14942 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1635046834759 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "processor:my_processor\|pc_counter:Pc_counter\|pc\[1\] " "Destination node processor:my_processor\|pc_counter:Pc_counter\|pc\[1\]" {  } { { "pc_counter.v" "" { Text "C:/Users/86156/Documents/GitHub/ECE550_project1/Processor/pc_counter.v" 9 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/86156/Documents/GitHub/ECE550_project1/Processor/" { { 0 { 0 ""} 0 372 14046 14942 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1635046834759 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "processor:my_processor\|pc_counter:Pc_counter\|pc\[2\] " "Destination node processor:my_processor\|pc_counter:Pc_counter\|pc\[2\]" {  } { { "pc_counter.v" "" { Text "C:/Users/86156/Documents/GitHub/ECE550_project1/Processor/pc_counter.v" 9 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/86156/Documents/GitHub/ECE550_project1/Processor/" { { 0 { 0 ""} 0 373 14046 14942 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1635046834759 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "processor:my_processor\|pc_counter:Pc_counter\|pc\[3\] " "Destination node processor:my_processor\|pc_counter:Pc_counter\|pc\[3\]" {  } { { "pc_counter.v" "" { Text "C:/Users/86156/Documents/GitHub/ECE550_project1/Processor/pc_counter.v" 9 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/86156/Documents/GitHub/ECE550_project1/Processor/" { { 0 { 0 ""} 0 374 14046 14942 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1635046834759 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "processor:my_processor\|pc_counter:Pc_counter\|pc\[4\] " "Destination node processor:my_processor\|pc_counter:Pc_counter\|pc\[4\]" {  } { { "pc_counter.v" "" { Text "C:/Users/86156/Documents/GitHub/ECE550_project1/Processor/pc_counter.v" 9 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/86156/Documents/GitHub/ECE550_project1/Processor/" { { 0 { 0 ""} 0 375 14046 14942 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1635046834759 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "processor:my_processor\|pc_counter:Pc_counter\|pc\[5\] " "Destination node processor:my_processor\|pc_counter:Pc_counter\|pc\[5\]" {  } { { "pc_counter.v" "" { Text "C:/Users/86156/Documents/GitHub/ECE550_project1/Processor/pc_counter.v" 9 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/86156/Documents/GitHub/ECE550_project1/Processor/" { { 0 { 0 ""} 0 376 14046 14942 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1635046834759 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "processor:my_processor\|pc_counter:Pc_counter\|pc\[6\] " "Destination node processor:my_processor\|pc_counter:Pc_counter\|pc\[6\]" {  } { { "pc_counter.v" "" { Text "C:/Users/86156/Documents/GitHub/ECE550_project1/Processor/pc_counter.v" 9 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/86156/Documents/GitHub/ECE550_project1/Processor/" { { 0 { 0 ""} 0 377 14046 14942 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1635046834759 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "processor:my_processor\|pc_counter:Pc_counter\|pc\[7\] " "Destination node processor:my_processor\|pc_counter:Pc_counter\|pc\[7\]" {  } { { "pc_counter.v" "" { Text "C:/Users/86156/Documents/GitHub/ECE550_project1/Processor/pc_counter.v" 9 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/86156/Documents/GitHub/ECE550_project1/Processor/" { { 0 { 0 ""} 0 378 14046 14942 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1635046834759 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "processor:my_processor\|pc_counter:Pc_counter\|pc\[8\] " "Destination node processor:my_processor\|pc_counter:Pc_counter\|pc\[8\]" {  } { { "pc_counter.v" "" { Text "C:/Users/86156/Documents/GitHub/ECE550_project1/Processor/pc_counter.v" 9 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/86156/Documents/GitHub/ECE550_project1/Processor/" { { 0 { 0 ""} 0 379 14046 14942 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1635046834759 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "processor:my_processor\|pc_counter:Pc_counter\|pc\[9\] " "Destination node processor:my_processor\|pc_counter:Pc_counter\|pc\[9\]" {  } { { "pc_counter.v" "" { Text "C:/Users/86156/Documents/GitHub/ECE550_project1/Processor/pc_counter.v" 9 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/86156/Documents/GitHub/ECE550_project1/Processor/" { { 0 { 0 ""} 0 380 14046 14942 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1635046834759 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Non-global destination nodes limited to 10 nodes" {  } {  } 0 176358 "Non-global destination nodes limited to %1!d! nodes" 0 0 "Design Software" 0 -1 1635046834759 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1635046834759 ""}  } { { "skeleton.v" "" { Text "C:/Users/86156/Documents/GitHub/ECE550_project1/Processor/skeleton.v" 31 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/86156/Documents/GitHub/ECE550_project1/Processor/" { { 0 { 0 ""} 0 5134 14046 14942 0 0 ""}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1635046834759 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1635046835158 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1635046835161 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1635046835161 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1635046835164 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1635046835171 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1635046835175 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1635046835176 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1635046835178 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1635046835179 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1635046835182 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1635046835182 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "269 unused 2.5V 0 269 0 " "Number of I/O pins in group: 269 (unused VREF, 2.5V VCCIO, 0 input, 269 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "2.5 V. " "I/O standards used: 2.5 V." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Design Software" 0 -1 1635046835188 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Design Software" 0 -1 1635046835188 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1635046835188 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 5 51 " "I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 5 total pin(s) used --  51 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1635046835189 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 1 62 " "I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  62 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1635046835189 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 0 73 " "I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  73 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1635046835189 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 71 " "I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  71 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1635046835189 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 0 65 " "I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  65 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1635046835189 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 1 57 " "I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  57 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1635046835189 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use undetermined 0 72 " "I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  72 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1635046835189 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 0 71 " "I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  71 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1635046835189 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Design Software" 0 -1 1635046835189 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1635046835189 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:02 " "Fitter preparation operations ending: elapsed time is 00:00:02" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1635046835584 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1635046835594 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1635046837270 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:01 " "Fitter placement preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1635046837772 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1635046837809 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1635046850644 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:13 " "Fitter placement operations ending: elapsed time is 00:00:13" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1635046850644 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1635046851265 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "2 " "Router estimated average interconnect usage is 2% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "39 X58_Y24 X68_Y36 " "Router estimated peak interconnect usage is 39% of the available device resources in the region that extends from location X58_Y24 to location X68_Y36" {  } { { "loc" "" { Generic "C:/Users/86156/Documents/GitHub/ECE550_project1/Processor/" { { 1 { 0 "Router estimated peak interconnect usage is 39% of the available device resources in the region that extends from location X58_Y24 to location X68_Y36"} { { 12 { 0 ""} 58 24 11 13 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1635046855550 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1635046855550 ""}
{ "Info" "IVPR20K_VPR_STATUS_ROUTER_HOLD_BACKOFF_ENGAGED" "" "Design requires adding a large amount of routing delay for some signals to meet hold time requirements, and there is an excessive demand for the available routing resources. The Fitter is reducing the routing delays of some signals to help the routing algorithm converge, but doing so may cause hold time failures. For more information, refer to the \"Estimated Delay Added for Hold Timing\" section in the Fitter report." {  } {  } 0 188005 "Design requires adding a large amount of routing delay for some signals to meet hold time requirements, and there is an excessive demand for the available routing resources. The Fitter is reducing the routing delays of some signals to help the routing algorithm converge, but doing so may cause hold time failures. For more information, refer to the \"Estimated Delay Added for Hold Timing\" section in the Fitter report." 0 0 "Fitter" 0 -1 1635046869082 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1635047009337 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1635047009337 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:02:36 " "Fitter routing operations ending: elapsed time is 00:02:36" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1635047009345 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 4.51 " "Total time spent on timing analysis during the Fitter is 4.51 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1635047009483 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1635047009502 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1635047009964 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1635047009965 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1635047010427 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:02 " "Fitter post-fit operations ending: elapsed time is 00:00:02" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1635047011149 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/86156/Documents/GitHub/ECE550_project1/Processor/output_files/CPU.fit.smsg " "Generated suppressed messages file C:/Users/86156/Documents/GitHub/ECE550_project1/Processor/output_files/CPU.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1635047011876 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 7 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 7 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5973 " "Peak virtual memory: 5973 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1635047012402 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Oct 23 23:43:32 2021 " "Processing ended: Sat Oct 23 23:43:32 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1635047012402 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:03:00 " "Elapsed time: 00:03:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1635047012402 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:03:17 " "Total CPU time (on all processors): 00:03:17" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1635047012402 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1635047012402 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1635047013363 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition " "Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1635047013369 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Oct 23 23:43:33 2021 " "Processing started: Sat Oct 23 23:43:33 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1635047013369 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1635047013369 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off CPU -c CPU " "Command: quartus_asm --read_settings_files=off --write_settings_files=off CPU -c CPU" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1635047013369 ""}
{ "Warning" "WACF_MISSING_TCL_FILE" "test.qip " "Tcl Script File test.qip not found" { { "Info" "IACF_ACF_ASSIGNMENT_INFO" "set_global_assignment -name QIP_FILE test.qip " "set_global_assignment -name QIP_FILE test.qip" {  } {  } 0 125063 "%1!s!" 0 0 "Design Software" 0 -1 1635047013462 ""}  } {  } 0 125092 "Tcl Script File %1!s! not found" 0 0 "Assembler" 0 -1 1635047013462 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1635047013640 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1635047015328 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1635047015414 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 2 s Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4900 " "Peak virtual memory: 4900 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1635047015678 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Oct 23 23:43:35 2021 " "Processing ended: Sat Oct 23 23:43:35 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1635047015678 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1635047015678 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1635047015678 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1635047015678 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1635047016284 ""}
{ "Warning" "WACF_MISSING_TCL_FILE" "test.qip " "Tcl Script File test.qip not found" { { "Info" "IACF_ACF_ASSIGNMENT_INFO" "set_global_assignment -name QIP_FILE test.qip " "set_global_assignment -name QIP_FILE test.qip" {  } {  } 0 125063 "%1!s!" 0 0 "Design Software" 0 -1 1635047016673 ""}  } {  } 0 125092 "Tcl Script File %1!s! not found" 0 0 "Assembler" 0 -1 1635047016673 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1635047016686 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus Prime " "Running Quartus Prime TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition " "Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1635047016687 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Oct 23 23:43:36 2021 " "Processing started: Sat Oct 23 23:43:36 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1635047016687 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1635047016687 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta CPU -c CPU " "Command: quartus_sta CPU -c CPU" {  } {  } 0 0 "Command: %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1635047016687 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "TimeQuest Timing Analyzer" 0 0 1635047016761 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "TimeQuest Timing Analyzer" 0 -1 1635047016894 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "TimeQuest Timing Analyzer" 0 -1 1635047016894 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1635047016936 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1635047016936 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "7 " "TimeQuest Timing Analyzer is analyzing 7 combinational loops as latches. For more details, run the Check Timing command in the TimeQuest Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the TimeQuest Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "TimeQuest Timing Analyzer" 0 -1 1635047017290 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "CPU.sdc " "Synopsys Design Constraints File file not found: 'CPU.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "TimeQuest Timing Analyzer" 0 -1 1635047017345 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1635047017346 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name frequency_divider_by2:frediv_1\|out_clk frequency_divider_by2:frediv_1\|out_clk " "create_clock -period 1.000 -name frequency_divider_by2:frediv_1\|out_clk frequency_divider_by2:frediv_1\|out_clk" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1635047017352 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clock clock " "create_clock -period 1.000 -name clock clock" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1635047017352 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name frequency_divider_by2:frediv_3\|out_clk frequency_divider_by2:frediv_3\|out_clk " "create_clock -period 1.000 -name frequency_divider_by2:frediv_3\|out_clk frequency_divider_by2:frediv_3\|out_clk" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1635047017352 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name frequency_divider_by2:frediv_2\|out_clk frequency_divider_by2:frediv_2\|out_clk " "create_clock -period 1.000 -name frequency_divider_by2:frediv_2\|out_clk frequency_divider_by2:frediv_2\|out_clk" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1635047017352 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name imem:my_imem\|altsyncram:altsyncram_component\|altsyncram_pq91:auto_generated\|q_a\[27\] imem:my_imem\|altsyncram:altsyncram_component\|altsyncram_pq91:auto_generated\|q_a\[27\] " "create_clock -period 1.000 -name imem:my_imem\|altsyncram:altsyncram_component\|altsyncram_pq91:auto_generated\|q_a\[27\] imem:my_imem\|altsyncram:altsyncram_component\|altsyncram_pq91:auto_generated\|q_a\[27\]" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1635047017352 ""}  } {  } 0 332105 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1635047017352 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1635047017364 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1635047017365 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "TimeQuest Timing Analyzer" 0 0 1635047017366 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1635047017376 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Design Software" 0 -1 1635047018118 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "TimeQuest Timing Analyzer" 0 -1 1635047018118 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -14.637 " "Worst-case setup slack is -14.637" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1635047018124 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1635047018124 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -14.637          -13489.483 clock  " "  -14.637          -13489.483 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1635047018124 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -11.592            -431.041 frequency_divider_by2:frediv_1\|out_clk  " "  -11.592            -431.041 frequency_divider_by2:frediv_1\|out_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1635047018124 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -7.426             -34.791 imem:my_imem\|altsyncram:altsyncram_component\|altsyncram_pq91:auto_generated\|q_a\[27\]  " "   -7.426             -34.791 imem:my_imem\|altsyncram:altsyncram_component\|altsyncram_pq91:auto_generated\|q_a\[27\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1635047018124 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.395             -12.268 frequency_divider_by2:frediv_3\|out_clk  " "   -1.395             -12.268 frequency_divider_by2:frediv_3\|out_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1635047018124 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.621              -0.621 frequency_divider_by2:frediv_2\|out_clk  " "   -0.621              -0.621 frequency_divider_by2:frediv_2\|out_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1635047018124 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1635047018124 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -1.956 " "Worst-case hold slack is -1.956" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1635047018157 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1635047018157 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.956              -1.966 imem:my_imem\|altsyncram:altsyncram_component\|altsyncram_pq91:auto_generated\|q_a\[27\]  " "   -1.956              -1.966 imem:my_imem\|altsyncram:altsyncram_component\|altsyncram_pq91:auto_generated\|q_a\[27\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1635047018157 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.464               0.000 frequency_divider_by2:frediv_3\|out_clk  " "    0.464               0.000 frequency_divider_by2:frediv_3\|out_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1635047018157 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.584               0.000 frequency_divider_by2:frediv_2\|out_clk  " "    0.584               0.000 frequency_divider_by2:frediv_2\|out_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1635047018157 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.982               0.000 clock  " "    0.982               0.000 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1635047018157 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.029               0.000 frequency_divider_by2:frediv_1\|out_clk  " "    1.029               0.000 frequency_divider_by2:frediv_1\|out_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1635047018157 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1635047018157 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1635047018160 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1635047018162 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1635047018164 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1635047018164 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000           -1408.269 clock  " "   -3.000           -1408.269 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1635047018164 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.693            -216.725 frequency_divider_by2:frediv_1\|out_clk  " "   -2.693            -216.725 frequency_divider_by2:frediv_1\|out_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1635047018164 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.285             -15.420 frequency_divider_by2:frediv_3\|out_clk  " "   -1.285             -15.420 frequency_divider_by2:frediv_3\|out_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1635047018164 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.285              -1.285 frequency_divider_by2:frediv_2\|out_clk  " "   -1.285              -1.285 frequency_divider_by2:frediv_2\|out_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1635047018164 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.428               0.000 imem:my_imem\|altsyncram:altsyncram_component\|altsyncram_pq91:auto_generated\|q_a\[27\]  " "    0.428               0.000 imem:my_imem\|altsyncram:altsyncram_component\|altsyncram_pq91:auto_generated\|q_a\[27\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1635047018164 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1635047018164 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1635047018737 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "TimeQuest Timing Analyzer" 0 -1 1635047018755 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "TimeQuest Timing Analyzer" 0 -1 1635047019208 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1635047019332 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Design Software" 0 -1 1635047019410 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "TimeQuest Timing Analyzer" 0 -1 1635047019410 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -13.492 " "Worst-case setup slack is -13.492" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1635047019413 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1635047019413 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -13.492          -12425.681 clock  " "  -13.492          -12425.681 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1635047019413 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -10.762            -393.130 frequency_divider_by2:frediv_1\|out_clk  " "  -10.762            -393.130 frequency_divider_by2:frediv_1\|out_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1635047019413 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.985             -32.805 imem:my_imem\|altsyncram:altsyncram_component\|altsyncram_pq91:auto_generated\|q_a\[27\]  " "   -6.985             -32.805 imem:my_imem\|altsyncram:altsyncram_component\|altsyncram_pq91:auto_generated\|q_a\[27\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1635047019413 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.146              -9.763 frequency_divider_by2:frediv_3\|out_clk  " "   -1.146              -9.763 frequency_divider_by2:frediv_3\|out_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1635047019413 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.513              -0.513 frequency_divider_by2:frediv_2\|out_clk  " "   -0.513              -0.513 frequency_divider_by2:frediv_2\|out_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1635047019413 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1635047019413 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -1.706 " "Worst-case hold slack is -1.706" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1635047019449 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1635047019449 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.706              -1.706 imem:my_imem\|altsyncram:altsyncram_component\|altsyncram_pq91:auto_generated\|q_a\[27\]  " "   -1.706              -1.706 imem:my_imem\|altsyncram:altsyncram_component\|altsyncram_pq91:auto_generated\|q_a\[27\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1635047019449 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.418               0.000 frequency_divider_by2:frediv_3\|out_clk  " "    0.418               0.000 frequency_divider_by2:frediv_3\|out_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1635047019449 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.518               0.000 frequency_divider_by2:frediv_2\|out_clk  " "    0.518               0.000 frequency_divider_by2:frediv_2\|out_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1635047019449 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.841               0.000 clock  " "    0.841               0.000 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1635047019449 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.964               0.000 frequency_divider_by2:frediv_1\|out_clk  " "    0.964               0.000 frequency_divider_by2:frediv_1\|out_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1635047019449 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1635047019449 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1635047019453 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1635047019457 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1635047019461 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1635047019461 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000           -1406.157 clock  " "   -3.000           -1406.157 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1635047019461 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.649            -213.205 frequency_divider_by2:frediv_1\|out_clk  " "   -2.649            -213.205 frequency_divider_by2:frediv_1\|out_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1635047019461 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.285             -15.420 frequency_divider_by2:frediv_3\|out_clk  " "   -1.285             -15.420 frequency_divider_by2:frediv_3\|out_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1635047019461 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.285              -1.285 frequency_divider_by2:frediv_2\|out_clk  " "   -1.285              -1.285 frequency_divider_by2:frediv_2\|out_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1635047019461 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.311               0.000 imem:my_imem\|altsyncram:altsyncram_component\|altsyncram_pq91:auto_generated\|q_a\[27\]  " "    0.311               0.000 imem:my_imem\|altsyncram:altsyncram_component\|altsyncram_pq91:auto_generated\|q_a\[27\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1635047019461 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1635047019461 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1635047020100 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1635047020203 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Design Software" 0 -1 1635047020238 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "TimeQuest Timing Analyzer" 0 -1 1635047020238 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -7.656 " "Worst-case setup slack is -7.656" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1635047020242 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1635047020242 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -7.656           -6956.682 clock  " "   -7.656           -6956.682 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1635047020242 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.875            -183.228 frequency_divider_by2:frediv_1\|out_clk  " "   -5.875            -183.228 frequency_divider_by2:frediv_1\|out_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1635047020242 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.874             -17.970 imem:my_imem\|altsyncram:altsyncram_component\|altsyncram_pq91:auto_generated\|q_a\[27\]  " "   -3.874             -17.970 imem:my_imem\|altsyncram:altsyncram_component\|altsyncram_pq91:auto_generated\|q_a\[27\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1635047020242 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.177              -0.642 frequency_divider_by2:frediv_3\|out_clk  " "   -0.177              -0.642 frequency_divider_by2:frediv_3\|out_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1635047020242 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.046              -0.046 frequency_divider_by2:frediv_2\|out_clk  " "   -0.046              -0.046 frequency_divider_by2:frediv_2\|out_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1635047020242 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1635047020242 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -1.010 " "Worst-case hold slack is -1.010" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1635047020281 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1635047020281 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.010              -1.121 imem:my_imem\|altsyncram:altsyncram_component\|altsyncram_pq91:auto_generated\|q_a\[27\]  " "   -1.010              -1.121 imem:my_imem\|altsyncram:altsyncram_component\|altsyncram_pq91:auto_generated\|q_a\[27\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1635047020281 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.211               0.000 frequency_divider_by2:frediv_3\|out_clk  " "    0.211               0.000 frequency_divider_by2:frediv_3\|out_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1635047020281 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.282               0.000 frequency_divider_by2:frediv_2\|out_clk  " "    0.282               0.000 frequency_divider_by2:frediv_2\|out_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1635047020281 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.392               0.000 clock  " "    0.392               0.000 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1635047020281 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.599               0.000 frequency_divider_by2:frediv_1\|out_clk  " "    0.599               0.000 frequency_divider_by2:frediv_1\|out_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1635047020281 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1635047020281 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1635047020286 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1635047020291 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1635047020297 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1635047020297 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000           -1124.922 clock  " "   -3.000           -1124.922 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1635047020297 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000             -81.000 frequency_divider_by2:frediv_1\|out_clk  " "   -1.000             -81.000 frequency_divider_by2:frediv_1\|out_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1635047020297 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000             -12.000 frequency_divider_by2:frediv_3\|out_clk  " "   -1.000             -12.000 frequency_divider_by2:frediv_3\|out_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1635047020297 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000              -1.000 frequency_divider_by2:frediv_2\|out_clk  " "   -1.000              -1.000 frequency_divider_by2:frediv_2\|out_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1635047020297 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.225               0.000 imem:my_imem\|altsyncram:altsyncram_component\|altsyncram_pq91:auto_generated\|q_a\[27\]  " "    0.225               0.000 imem:my_imem\|altsyncram:altsyncram_component\|altsyncram_pq91:auto_generated\|q_a\[27\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1635047020297 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1635047020297 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "TimeQuest Timing Analyzer" 0 -1 1635047021524 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "TimeQuest Timing Analyzer" 0 -1 1635047021668 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 7 s Quartus Prime " "Quartus Prime TimeQuest Timing Analyzer was successful. 0 errors, 7 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5128 " "Peak virtual memory: 5128 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1635047021808 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Oct 23 23:43:41 2021 " "Processing ended: Sat Oct 23 23:43:41 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1635047021808 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1635047021808 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:06 " "Total CPU time (on all processors): 00:00:06" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1635047021808 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1635047021808 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "TimeQuest Timing Analyzer" 0 -1 1635047022821 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus Prime " "Running Quartus Prime EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition " "Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1635047022832 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Oct 23 23:43:42 2021 " "Processing started: Sat Oct 23 23:43:42 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1635047022832 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1635047022832 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off CPU -c CPU " "Command: quartus_eda --read_settings_files=off --write_settings_files=off CPU -c CPU" {  } {  } 0 0 "Command: %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1635047022832 ""}
{ "Warning" "WACF_MISSING_TCL_FILE" "test.qip " "Tcl Script File test.qip not found" { { "Info" "IACF_ACF_ASSIGNMENT_INFO" "set_global_assignment -name QIP_FILE test.qip " "set_global_assignment -name QIP_FILE test.qip" {  } {  } 0 125063 "%1!s!" 0 0 "Design Software" 0 -1 1635047022937 ""}  } {  } 0 125092 "Tcl Script File %1!s! not found" 0 0 "EDA Netlist Writer" 0 -1 1635047022937 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "EDA Netlist Writer" 0 -1 1635047023179 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "CPU_7_1200mv_85c_slow.vo C:/Users/86156/Documents/GitHub/ECE550_project1/Processor/simulation/modelsim/ simulation " "Generated file CPU_7_1200mv_85c_slow.vo in folder \"C:/Users/86156/Documents/GitHub/ECE550_project1/Processor/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1635047023601 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "CPU_7_1200mv_0c_slow.vo C:/Users/86156/Documents/GitHub/ECE550_project1/Processor/simulation/modelsim/ simulation " "Generated file CPU_7_1200mv_0c_slow.vo in folder \"C:/Users/86156/Documents/GitHub/ECE550_project1/Processor/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1635047023833 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "CPU_min_1200mv_0c_fast.vo C:/Users/86156/Documents/GitHub/ECE550_project1/Processor/simulation/modelsim/ simulation " "Generated file CPU_min_1200mv_0c_fast.vo in folder \"C:/Users/86156/Documents/GitHub/ECE550_project1/Processor/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1635047024056 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "CPU.vo C:/Users/86156/Documents/GitHub/ECE550_project1/Processor/simulation/modelsim/ simulation " "Generated file CPU.vo in folder \"C:/Users/86156/Documents/GitHub/ECE550_project1/Processor/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1635047024282 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "CPU_7_1200mv_85c_v_slow.sdo C:/Users/86156/Documents/GitHub/ECE550_project1/Processor/simulation/modelsim/ simulation " "Generated file CPU_7_1200mv_85c_v_slow.sdo in folder \"C:/Users/86156/Documents/GitHub/ECE550_project1/Processor/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1635047024465 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "CPU_7_1200mv_0c_v_slow.sdo C:/Users/86156/Documents/GitHub/ECE550_project1/Processor/simulation/modelsim/ simulation " "Generated file CPU_7_1200mv_0c_v_slow.sdo in folder \"C:/Users/86156/Documents/GitHub/ECE550_project1/Processor/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1635047024656 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "CPU_min_1200mv_0c_v_fast.sdo C:/Users/86156/Documents/GitHub/ECE550_project1/Processor/simulation/modelsim/ simulation " "Generated file CPU_min_1200mv_0c_v_fast.sdo in folder \"C:/Users/86156/Documents/GitHub/ECE550_project1/Processor/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1635047024838 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "CPU_v.sdo C:/Users/86156/Documents/GitHub/ECE550_project1/Processor/simulation/modelsim/ simulation " "Generated file CPU_v.sdo in folder \"C:/Users/86156/Documents/GitHub/ECE550_project1/Processor/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1635047025023 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 2 s Quartus Prime " "Quartus Prime EDA Netlist Writer was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4899 " "Peak virtual memory: 4899 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1635047025083 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Oct 23 23:43:45 2021 " "Processing ended: Sat Oct 23 23:43:45 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1635047025083 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1635047025083 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1635047025083 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1635047025083 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 111 s " "Quartus Prime Full Compilation was successful. 0 errors, 111 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1635047025706 ""}
