# compile verilog/system verilog design source files
verilog xil_defaultlib  --include "../../../../urllc-vivado-2018.srcs/sources_1/bd/urllc_fifo_core/ipshared/85a3" --include "../../../../urllc-vivado-2018.srcs/sources_1/bd/urllc_fifo_core/ipshared/ec67/hdl" --include "../../../../urllc-vivado-2018.srcs/sources_1/bd/urllc_fifo_core/ipshared/70cf/hdl" --include "../../../../urllc-vivado-2018.srcs/sources_1/bd/urllc_fifo_core/ipshared/8713/hdl" --include "../../../../urllc-vivado-2018.srcs/sources_1/bd/test_fifo_axis/ipshared/8713/hdl" --include "D:/Software/Xilinx/Vivado/2018.3/data/xilinx_vip/include" \
"../../../../urllc-vivado-2018.ip_user_files/bd/urllc_fifo_core/ip/urllc_fifo_core_mux_reciever_in_0/sim/urllc_fifo_core_mux_reciever_in_0.v" \
"../../../../urllc-vivado-2018.ip_user_files/bd/urllc_fifo_core/ip/urllc_fifo_core_DDCWrapper_0_0/sim/urllc_fifo_core_DDCWrapper_0_0.v" \
"../../../../urllc-vivado-2018.ip_user_files/bd/urllc_fifo_core/ip/urllc_fifo_core_DUCWrapper_0_0/sim/urllc_fifo_core_DUCWrapper_0_0.v" \
"../../../../urllc-vivado-2018.ip_user_files/bd/urllc_fifo_core/ip/urllc_fifo_core_mux_reciever_out_0/sim/urllc_fifo_core_mux_reciever_out_0.v" \
"../../../../urllc-vivado-2018.ip_user_files/bd/urllc_fifo_core/ip/urllc_fifo_core_mux_adc_fifo_reset_0/sim/urllc_fifo_core_mux_adc_fifo_reset_0.v" \
"../../../../urllc-vivado-2018.ip_user_files/bd/urllc_fifo_core/ip/urllc_fifo_core_mux_dac_fifo_reset_0/sim/urllc_fifo_core_mux_dac_fifo_reset_0.v" \
"../../../../urllc-vivado-2018.ip_user_files/bd/urllc_fifo_core/ip/urllc_fifo_core_dac_axis_0_0/sim/urllc_fifo_core_dac_axis_0_0.v" \
"../../../../urllc-vivado-2018.ip_user_files/bd/urllc_fifo_core/ip/urllc_fifo_core_mux_0_0/sim/urllc_fifo_core_mux_0_0.v" \
"../../../../urllc-vivado-2018.srcs/sources_1/imports/generated/DDC/DDCWrapper.v" \
"../../../../urllc-vivado-2018.srcs/sources_1/imports/srcs/mux.v" \
"../../../../urllc-vivado-2018.srcs/sources_1/imports/generated/DUC/DUCWrapper.v" \
"../../../../urllc-vivado-2018.srcs/sources_1/imports/srcs/adc_axis.v" \
"../../../../urllc-vivado-2018.srcs/sources_1/imports/srcs/dac_axis.v" \
"../../../../urllc-vivado-2018.ip_user_files/bd/urllc_fifo_core/ip/urllc_fifo_core_xlconcat_0_0/sim/urllc_fifo_core_xlconcat_0_0.v" \
"../../../../urllc-vivado-2018.ip_user_files/bd/urllc_fifo_core/ip/urllc_fifo_core_xlconstant_0_0/sim/urllc_fifo_core_xlconstant_0_0.v" \
"../../../../urllc-vivado-2018.ip_user_files/bd/urllc_fifo_core/ip/urllc_fifo_core_clk_dynamic_0/urllc_fifo_core_clk_dynamic_0_clk_wiz.v" \
"../../../../urllc-vivado-2018.ip_user_files/bd/urllc_fifo_core/ip/urllc_fifo_core_clk_dynamic_0/urllc_fifo_core_clk_dynamic_0.v" \
"../../../../urllc-vivado-2018.ip_user_files/bd/urllc_fifo_core/ip/urllc_fifo_core_clk_static_0/urllc_fifo_core_clk_static_0_clk_wiz.v" \
"../../../../urllc-vivado-2018.ip_user_files/bd/urllc_fifo_core/ip/urllc_fifo_core_clk_static_0/urllc_fifo_core_clk_static_0.v" \
"../../../../urllc-vivado-2018.ip_user_files/bd/urllc_fifo_core/ip/urllc_fifo_core_processing_system7_0_0/sim/urllc_fifo_core_processing_system7_0_0.v" \
"../../../../urllc-vivado-2018.ip_user_files/bd/urllc_fifo_core/ip/urllc_fifo_core_xbar_0/sim/urllc_fifo_core_xbar_0.v" \
"../../../../urllc-vivado-2018.ip_user_files/bd/urllc_fifo_core/ip/urllc_fifo_core_xlconcat_irq_0/sim/urllc_fifo_core_xlconcat_irq_0.v" \
"../../../../urllc-vivado-2018.ip_user_files/bd/urllc_fifo_core/ip/urllc_fifo_core_xlslice_sender_0/sim/urllc_fifo_core_xlslice_sender_0.v" \
"../../../../urllc-vivado-2018.ip_user_files/bd/urllc_fifo_core/ip/urllc_fifo_core_xlslice_adc_0_7_0/sim/urllc_fifo_core_xlslice_adc_0_7_0.v" \
"../../../../urllc-vivado-2018.ip_user_files/bd/urllc_fifo_core/ip/urllc_fifo_core_xlslice_clk_psclk_3_0/sim/urllc_fifo_core_xlslice_clk_psclk_3_0.v" \
"../../../../urllc-vivado-2018.ip_user_files/bd/urllc_fifo_core/ip/urllc_fifo_core_xlslice_clk_psen_4_0/sim/urllc_fifo_core_xlslice_clk_psen_4_0.v" \
"../../../../urllc-vivado-2018.ip_user_files/bd/urllc_fifo_core/ip/urllc_fifo_core_xlslice_clk_psincdec_5_0/sim/urllc_fifo_core_xlslice_clk_psincdec_5_0.v" \
"../../../../urllc-vivado-2018.ip_user_files/bd/urllc_fifo_core/ip/urllc_fifo_core_xlslice_count_trigger_clear_0_0/sim/urllc_fifo_core_xlslice_count_trigger_clear_0_0.v" \
"../../../../urllc-vivado-2018.ip_user_files/bd/urllc_fifo_core/ip/urllc_fifo_core_xlslice_counter_trigger_16_31_0/sim/urllc_fifo_core_xlslice_counter_trigger_16_31_0.v" \
"../../../../urllc-vivado-2018.ip_user_files/bd/urllc_fifo_core/ip/urllc_fifo_core_xlslice_dac_8_15_0/sim/urllc_fifo_core_xlslice_dac_8_15_0.v" \
"../../../../urllc-vivado-2018.ip_user_files/bd/urllc_fifo_core/ip/urllc_fifo_core_xlslice_ddc_sync_8_0/sim/urllc_fifo_core_xlslice_ddc_sync_8_0.v" \
"../../../../urllc-vivado-2018.ip_user_files/bd/urllc_fifo_core/ip/urllc_fifo_core_xlslice_duc_sync_6_0/sim/urllc_fifo_core_xlslice_duc_sync_6_0.v" \
"../../../../urllc-vivado-2018.ip_user_files/bd/urllc_fifo_core/ip/urllc_fifo_core_xlslice_fifo_read_start_2_0/sim/urllc_fifo_core_xlslice_fifo_read_start_2_0.v" \
"../../../../urllc-vivado-2018.ip_user_files/bd/urllc_fifo_core/ip/urllc_fifo_core_xlslice_fifo_write_start_1_0/sim/urllc_fifo_core_xlslice_fifo_write_start_1_0.v" \
"../../../../urllc-vivado-2018.ip_user_files/bd/urllc_fifo_core/ip/urllc_fifo_core_xlslice_reciever_in_9_0/sim/urllc_fifo_core_xlslice_reciever_in_9_0.v" \
"../../../../urllc-vivado-2018.ip_user_files/bd/urllc_fifo_core/ip/urllc_fifo_core_xlslice_reciever_out_7_0/sim/urllc_fifo_core_xlslice_reciever_out_7_0.v" \
"../../../../urllc-vivado-2018.ip_user_files/bd/urllc_fifo_core/ip/urllc_fifo_core_xlconstant_0_1/sim/urllc_fifo_core_xlconstant_0_1.v" \
"../../../../urllc-vivado-2018.ip_user_files/bd/urllc_fifo_core/ip/urllc_fifo_core_xlslice_reciever_in_9_1/sim/urllc_fifo_core_xlslice_reciever_in_9_1.v" \
"../../../../urllc-vivado-2018.ip_user_files/bd/urllc_fifo_core/ip/urllc_fifo_core_xlslice_adc_fifo_reset_10_0/sim/urllc_fifo_core_xlslice_adc_fifo_reset_10_0.v" \
"../../../../urllc-vivado-2018.ip_user_files/bd/urllc_fifo_core/ip/urllc_fifo_core_system_ila_0_0/bd_0/sim/bd_d2de.v" \
"../../../../urllc-vivado-2018.ip_user_files/bd/urllc_fifo_core/ip/urllc_fifo_core_system_ila_0_0/bd_0/ip/ip_0/sim/bd_d2de_ila_lib_0.v" \
"../../../../urllc-vivado-2018.ip_user_files/bd/urllc_fifo_core/ip/urllc_fifo_core_system_ila_0_0/bd_0/ip/ip_1/bd_d2de_g_inst_0_gigantic_mux.v" \
"../../../../urllc-vivado-2018.ip_user_files/bd/urllc_fifo_core/ip/urllc_fifo_core_system_ila_0_0/bd_0/ip/ip_1/sim/bd_d2de_g_inst_0.v" \
"../../../../urllc-vivado-2018.ip_user_files/bd/urllc_fifo_core/ip/urllc_fifo_core_system_ila_0_0/sim/urllc_fifo_core_system_ila_0_0.v" \
"../../../../urllc-vivado-2018.ip_user_files/bd/urllc_fifo_core/ip/urllc_fifo_core_xbar_1/sim/urllc_fifo_core_xbar_1.v" \
"../../../../urllc-vivado-2018.ip_user_files/bd/urllc_fifo_core/ip/urllc_fifo_core_adc_axis_0_0/sim/urllc_fifo_core_adc_axis_0_0.v" \
"../../../../urllc-vivado-2018.ip_user_files/bd/urllc_fifo_core/ip/urllc_fifo_core_axis_data_fifo_0_0/sim/urllc_fifo_core_axis_data_fifo_0_0.v" \
"../../../../urllc-vivado-2018.ip_user_files/bd/urllc_fifo_core/ip/urllc_fifo_core_axis_data_fifo_adc_1/sim/urllc_fifo_core_axis_data_fifo_adc_1.v" \
"../../../../urllc-vivado-2018.ip_user_files/bd/urllc_fifo_core/ip/urllc_fifo_core_xlconstant_0_2/sim/urllc_fifo_core_xlconstant_0_2.v" \
"../../../../urllc-vivado-2018.ip_user_files/bd/urllc_fifo_core/sim/urllc_fifo_core.v" \
"../../../../urllc-vivado-2018.ip_user_files/bd/urllc_fifo_core/ip/urllc_fifo_core_auto_pc_0/sim/urllc_fifo_core_auto_pc_0.v" \
"../../../../urllc-vivado-2018.ip_user_files/bd/urllc_fifo_core/ip/urllc_fifo_core_auto_us_0/sim/urllc_fifo_core_auto_us_0.v" \
"../../../../urllc-vivado-2018.ip_user_files/bd/urllc_fifo_core/ip/urllc_fifo_core_auto_us_1/sim/urllc_fifo_core_auto_us_1.v" \
"../../../../urllc-vivado-2018.ip_user_files/bd/urllc_fifo_core/ip/urllc_fifo_core_auto_pc_1/sim/urllc_fifo_core_auto_pc_1.v" \
"../../../../urllc-vivado-2018.srcs/sources_1/new/sender_wrapper.v" \
"../../../../urllc-vivado-2018.srcs/sources_1/imports/srcs/axis_write_to_fifo.v" \
"../../../../urllc-vivado-2018.srcs/sources_1/imports/srcs/dac.v" \
"../../../../urllc-vivado-2018.srcs/sources_1/imports/srcs/adc.v" \
"../../../../urllc-vivado-2018.srcs/sources_1/imports/srcs/count_trigger.v" \
"../../../../urllc-vivado-2018.srcs/sources_1/imports/srcs/fifo_read_to_axis.v" \
"../../../../urllc-vivado-2018.ip_user_files/bd/test_fifo_axis/ip/test_fifo_axis_DUCWrapper_0_0/sim/test_fifo_axis_DUCWrapper_0_0.v" \
"../../../../urllc-vivado-2018.ip_user_files/bd/test_fifo_axis/ip/test_fifo_axis_mux_reciever_out_0/sim/test_fifo_axis_mux_reciever_out_0.v" \
"../../../../urllc-vivado-2018.ip_user_files/bd/test_fifo_axis/ip/test_fifo_axis_xlslice_sender_0/sim/test_fifo_axis_xlslice_sender_0.v" \
"../../../../urllc-vivado-2018.ip_user_files/bd/test_fifo_axis/ip/test_fifo_axis_DDCWrapper_0_0/sim/test_fifo_axis_DDCWrapper_0_0.v" \
"../../../../urllc-vivado-2018.ip_user_files/bd/test_fifo_axis/ip/test_fifo_axis_mux_reciever_in_0/sim/test_fifo_axis_mux_reciever_in_0.v" \
"../../../../urllc-vivado-2018.ip_user_files/bd/test_fifo_axis/ip/test_fifo_axis_xlconcat_0_0/sim/test_fifo_axis_xlconcat_0_0.v" \
"../../../../urllc-vivado-2018.ip_user_files/bd/test_fifo_axis/ip/test_fifo_axis_xlconstant_0_0/sim/test_fifo_axis_xlconstant_0_0.v" \
"../../../../urllc-vivado-2018.ip_user_files/bd/test_fifo_axis/ip/test_fifo_axis_adc_axis_0_0/sim/test_fifo_axis_adc_axis_0_0.v" \
"../../../../urllc-vivado-2018.ip_user_files/bd/test_fifo_axis/ip/test_fifo_axis_axis_data_fifo_dac_0/sim/test_fifo_axis_axis_data_fifo_dac_0.v" \
"../../../../urllc-vivado-2018.ip_user_files/bd/test_fifo_axis/ip/test_fifo_axis_dac_axis_0_1/sim/test_fifo_axis_dac_axis_0_1.v" \
"../../../../urllc-vivado-2018.ip_user_files/bd/test_fifo_axis/sim/test_fifo_axis.v" \
"../../../../urllc-vivado-2018.srcs/sources_1/bd/test_fifo_axis/hdl/test_fifo_axis_wrapper.v" \
"../../../../urllc-vivado-2018.srcs/adc_axis_sim/imports/new/tb_adc_axis.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
