library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity modulo_pwm is
	port (clk, en, rst	: in std_logic;
			duty				: in std_logic_vector(7 downto 0);
			pwm_out			: out std_logic);
end modulo_pwm;

architecture a of modulo_pwm is
begin
	
end a;