
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.000042                       # Number of seconds simulated
sim_ticks                                    41529500                       # Number of ticks simulated
final_tick                                   41529500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 199861                       # Simulator instruction rate (inst/s)
host_op_rate                                   208668                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                               17444542                       # Simulator tick rate (ticks/s)
host_mem_usage                                 732944                       # Number of bytes of host memory used
host_seconds                                     2.38                       # Real time elapsed on the host
sim_insts                                      475795                       # Number of instructions simulated
sim_ops                                        496763                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.bytes_read::cpu00.inst         38528                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu00.data         23616                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu01.inst          3392                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu01.data          1152                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu02.inst          3328                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu02.data          1152                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu03.inst          3264                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu03.data          1088                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu04.inst          3328                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu04.data          1152                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu05.inst          3328                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu05.data          1152                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu06.inst          3328                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu06.data          1152                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu07.inst          3328                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu07.data          1152                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu08.inst          3264                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu08.data          1024                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu09.inst          3520                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu09.data          1088                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu10.inst          3328                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu10.data          1024                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu11.inst          3392                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu11.data          1024                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu12.inst          3392                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu12.data          1088                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu13.inst          3456                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu13.data          1024                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu14.inst          3584                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu14.data           960                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu15.inst          3456                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu15.data          1088                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total             129152                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu00.inst        38528                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu01.inst         3392                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu02.inst         3328                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu03.inst         3264                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu04.inst         3328                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu05.inst         3328                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu06.inst         3328                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu07.inst         3328                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu08.inst         3264                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu09.inst         3520                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu10.inst         3328                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu11.inst         3392                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu12.inst         3392                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu13.inst         3456                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu14.inst         3584                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu15.inst         3456                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         89216                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks         1152                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total            1152                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::cpu00.inst            602                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu00.data            369                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu01.inst             53                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu01.data             18                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu02.inst             52                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu02.data             18                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu03.inst             51                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu03.data             17                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu04.inst             52                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu04.data             18                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu05.inst             52                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu05.data             18                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu06.inst             52                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu06.data             18                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu07.inst             52                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu07.data             18                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu08.inst             51                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu08.data             16                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu09.inst             55                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu09.data             17                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu10.inst             52                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu10.data             16                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu11.inst             53                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu11.data             16                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu12.inst             53                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu12.data             17                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu13.inst             54                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu13.data             16                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu14.inst             56                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu14.data             15                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu15.inst             54                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu15.data             17                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total                2018                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks            18                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total                 18                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::cpu00.inst        927726074                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu00.data        568656016                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu01.inst         81676880                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu01.data         27739318                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu02.inst         80135807                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu02.data         27739318                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu03.inst         78594734                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu03.data         26198245                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu04.inst         80135807                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu04.data         27739318                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu05.inst         80135807                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu05.data         27739318                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu06.inst         80135807                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu06.data         27739318                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu07.inst         80135807                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu07.data         27739318                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu08.inst         78594734                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu08.data         24657171                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu09.inst         84759027                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu09.data         26198245                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu10.inst         80135807                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu10.data         24657171                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu11.inst         81676880                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu11.data         24657171                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu12.inst         81676880                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu12.data         26198245                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu13.inst         83217954                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu13.data         24657171                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu14.inst         86300100                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu14.data         23116098                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu15.inst         83217954                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu15.data         26198245                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            3109885744                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu00.inst    927726074                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu01.inst     81676880                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu02.inst     80135807                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu03.inst     78594734                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu04.inst     80135807                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu05.inst     80135807                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu06.inst     80135807                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu07.inst     80135807                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu08.inst     78594734                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu09.inst     84759027                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu10.inst     80135807                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu11.inst     81676880                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu12.inst     81676880                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu13.inst     83217954                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu14.inst     86300100                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu15.inst     83217954                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total       2148256059                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks        27739318                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             27739318                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks        27739318                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu00.inst       927726074                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu00.data       568656016                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu01.inst        81676880                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu01.data        27739318                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu02.inst        80135807                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu02.data        27739318                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu03.inst        78594734                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu03.data        26198245                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu04.inst        80135807                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu04.data        27739318                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu05.inst        80135807                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu05.data        27739318                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu06.inst        80135807                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu06.data        27739318                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu07.inst        80135807                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu07.data        27739318                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu08.inst        78594734                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu08.data        24657171                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu09.inst        84759027                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu09.data        26198245                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu10.inst        80135807                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu10.data        24657171                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu11.inst        81676880                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu11.data        24657171                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu12.inst        81676880                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu12.data        26198245                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu13.inst        83217954                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu13.data        24657171                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu14.inst        86300100                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu14.data        23116098                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu15.inst        83217954                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu15.data        26198245                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           3137625062                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                        2019                       # Number of read requests accepted
system.mem_ctrls.writeReqs                         18                       # Number of write requests accepted
system.mem_ctrls.readBursts                      2019                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                       18                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM                 127616                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                    1600                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                       0                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                  129216                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                 1152                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                     25                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     1                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs           10                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0               257                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1               610                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2               312                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3               245                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4                82                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5                84                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6               156                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7                33                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8                14                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9                10                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11               14                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12                9                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13               39                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14               40                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15               89                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15                0                       # Per bank write bursts
system.mem_ctrls.numRdRetry                        29                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                      41522000                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                  2019                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                   18                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                     487                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                     297                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     119                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                      60                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                      49                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                      39                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                      54                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                      68                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                      78                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                      76                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                     85                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                     87                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                     72                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                     60                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                     54                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                     38                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                     17                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                     14                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                     18                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                     13                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                     10                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                     25                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                     27                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                     23                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                     17                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                     17                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                     13                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                     15                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                     14                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      7                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      8                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                     33                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples          409                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    306.699267                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   163.493885                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   355.932895                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127          198     48.41%     48.41% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255           75     18.34%     66.75% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383           22      5.38%     72.13% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511           16      3.91%     76.04% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639           14      3.42%     79.46% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767            8      1.96%     81.42% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895            8      1.96%     83.37% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023            7      1.71%     85.09% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151           61     14.91%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total          409                       # Bytes accessed per row activation
system.mem_ctrls.totQLat                     88079750                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat               125467250                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                    9970000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                     44172.39                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                62922.39                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                      3072.90                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   3111.43                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     27.74                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        24.01                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                    24.01                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       4.08                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                       4.08                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                     1575                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                       0                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 78.99                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                 0.00                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                      20383.90                       # Average gap between requests
system.mem_ctrls.pageHitRate                    78.32                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy                  2774520                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy                  1513875                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy                13650000                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy                      0                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy              2542800                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy             26764920                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy                75000                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.totalEnergy               47321115                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower           1205.479939                       # Core power per rank (mW)
system.mem_ctrls_0.memoryStateTime::IDLE         1000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF       1300000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT      37967750                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls_1.actEnergy                   234360                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.preEnergy                   127875                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.readEnergy                 1365000                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.writeEnergy                      0                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy              2542800                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy             25169490                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.preBackEnergy              1436250                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.totalEnergy               30875775                       # Total energy per rank (pJ)
system.mem_ctrls_1.averagePower            787.823175                       # Core power per rank (mW)
system.mem_ctrls_1.memoryStateTime::IDLE      2240750                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF       1300000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT      35664250                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu00.branchPred.lookups                  9664                       # Number of BP lookups
system.cpu00.branchPred.condPredicted            7355                       # Number of conditional branches predicted
system.cpu00.branchPred.condIncorrect             940                       # Number of conditional branches incorrect
system.cpu00.branchPred.BTBLookups               6689                       # Number of BTB lookups
system.cpu00.branchPred.BTBHits                  3507                       # Number of BTB hits
system.cpu00.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu00.branchPred.BTBHitPct           52.429362                       # BTB Hit Percentage
system.cpu00.branchPred.usedRAS                   933                       # Number of times the RAS was used to get a target.
system.cpu00.branchPred.RASInCorrect               13                       # Number of incorrect RAS predictions.
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu00.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu00.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu00.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu00.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu00.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu00.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu00.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu00.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu00.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu00.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu00.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu00.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu00.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu00.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu00.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu00.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu00.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu00.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu00.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu00.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu00.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu00.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu00.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu00.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu00.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu00.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu00.dstage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu00.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu00.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu00.dtb.walker.walks                       0                       # Table walker walks requested
system.cpu00.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu00.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu00.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu00.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu00.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu00.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu00.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu00.dtb.inst_hits                          0                       # ITB inst hits
system.cpu00.dtb.inst_misses                        0                       # ITB inst misses
system.cpu00.dtb.read_hits                          0                       # DTB read hits
system.cpu00.dtb.read_misses                        0                       # DTB read misses
system.cpu00.dtb.write_hits                         0                       # DTB write hits
system.cpu00.dtb.write_misses                       0                       # DTB write misses
system.cpu00.dtb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu00.dtb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu00.dtb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu00.dtb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu00.dtb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu00.dtb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu00.dtb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu00.dtb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu00.dtb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu00.dtb.read_accesses                      0                       # DTB read accesses
system.cpu00.dtb.write_accesses                     0                       # DTB write accesses
system.cpu00.dtb.inst_accesses                      0                       # ITB inst accesses
system.cpu00.dtb.hits                               0                       # DTB hits
system.cpu00.dtb.misses                             0                       # DTB misses
system.cpu00.dtb.accesses                           0                       # DTB accesses
system.cpu00.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu00.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu00.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu00.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu00.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu00.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu00.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu00.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu00.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu00.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu00.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu00.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu00.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu00.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu00.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu00.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu00.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu00.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu00.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu00.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu00.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu00.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu00.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu00.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu00.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu00.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu00.istage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu00.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu00.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu00.itb.walker.walks                       0                       # Table walker walks requested
system.cpu00.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu00.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu00.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu00.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu00.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu00.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu00.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu00.itb.inst_hits                          0                       # ITB inst hits
system.cpu00.itb.inst_misses                        0                       # ITB inst misses
system.cpu00.itb.read_hits                          0                       # DTB read hits
system.cpu00.itb.read_misses                        0                       # DTB read misses
system.cpu00.itb.write_hits                         0                       # DTB write hits
system.cpu00.itb.write_misses                       0                       # DTB write misses
system.cpu00.itb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu00.itb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu00.itb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu00.itb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu00.itb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu00.itb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu00.itb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu00.itb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu00.itb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu00.itb.read_accesses                      0                       # DTB read accesses
system.cpu00.itb.write_accesses                     0                       # DTB write accesses
system.cpu00.itb.inst_accesses                      0                       # ITB inst accesses
system.cpu00.itb.hits                               0                       # DTB hits
system.cpu00.itb.misses                             0                       # DTB misses
system.cpu00.itb.accesses                           0                       # DTB accesses
system.cpu00.workload.num_syscalls                564                       # Number of system calls
system.cpu00.numCycles                          83060                       # number of cpu cycles simulated
system.cpu00.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu00.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu00.fetch.icacheStallCycles            18750                       # Number of cycles fetch is stalled on an Icache miss
system.cpu00.fetch.Insts                        48621                       # Number of instructions fetch has processed
system.cpu00.fetch.Branches                      9664                       # Number of branches that fetch encountered
system.cpu00.fetch.predictedBranches             4440                       # Number of branches that fetch has predicted taken
system.cpu00.fetch.Cycles                       27825                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu00.fetch.SquashCycles                  2053                       # Number of cycles fetch has spent squashing
system.cpu00.fetch.MiscStallCycles                  1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu00.fetch.PendingTrapStallCycles            1                       # Number of stall cycles due to pending traps
system.cpu00.fetch.CacheLines                    5688                       # Number of cache lines fetched
system.cpu00.fetch.IcacheSquashes                 612                       # Number of outstanding Icache misses that were squashed
system.cpu00.fetch.rateDist::samples            47603                       # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.rateDist::mean            1.196311                       # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.rateDist::stdev           2.626436                       # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.rateDist::0                  37933     79.69%     79.69% # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.rateDist::1                    741      1.56%     81.24% # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.rateDist::2                    902      1.89%     83.14% # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.rateDist::3                    697      1.46%     84.60% # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.rateDist::4                    584      1.23%     85.83% # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.rateDist::5                    547      1.15%     86.98% # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.rateDist::6                    691      1.45%     88.43% # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.rateDist::7                    969      2.04%     90.46% # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.rateDist::8                   4539      9.54%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.rateDist::max_value              8                       # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.rateDist::total              47603                       # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.branchRate                0.116350                       # Number of branch fetches per cycle
system.cpu00.fetch.rate                      0.585372                       # Number of inst fetches per cycle
system.cpu00.decode.IdleCycles                  14887                       # Number of cycles decode is idle
system.cpu00.decode.BlockedCycles               23857                       # Number of cycles decode is blocked
system.cpu00.decode.RunCycles                    6909                       # Number of cycles decode is running
system.cpu00.decode.UnblockCycles                1227                       # Number of cycles decode is unblocking
system.cpu00.decode.SquashCycles                  723                       # Number of cycles decode is squashing
system.cpu00.decode.BranchResolved                965                       # Number of times decode resolved a branch
system.cpu00.decode.BranchMispred                 312                       # Number of times decode detected a branch misprediction
system.cpu00.decode.DecodedInsts                49164                       # Number of instructions handled by decode
system.cpu00.decode.SquashedInsts                1128                       # Number of squashed instructions handled by decode
system.cpu00.rename.SquashCycles                  723                       # Number of cycles rename is squashing
system.cpu00.rename.IdleCycles                  15617                       # Number of cycles rename is idle
system.cpu00.rename.BlockCycles                  2714                       # Number of cycles rename is blocking
system.cpu00.rename.serializeStallCycles        14492                       # count of cycles rename stalled for serializing inst
system.cpu00.rename.RunCycles                    7360                       # Number of cycles rename is running
system.cpu00.rename.UnblockCycles                6697                       # Number of cycles rename is unblocking
system.cpu00.rename.RenamedInsts                47251                       # Number of instructions processed by rename
system.cpu00.rename.ROBFullEvents                   2                       # Number of times rename has blocked due to ROB full
system.cpu00.rename.IQFullEvents                  579                       # Number of times rename has blocked due to IQ full
system.cpu00.rename.LQFullEvents                  146                       # Number of times rename has blocked due to LQ full
system.cpu00.rename.SQFullEvents                 5688                       # Number of times rename has blocked due to SQ full
system.cpu00.rename.RenamedOperands             55501                       # Number of destination operands rename has renamed
system.cpu00.rename.RenameLookups              221921                       # Number of register rename lookups that rename has made
system.cpu00.rename.int_rename_lookups          57915                       # Number of integer rename lookups
system.cpu00.rename.fp_rename_lookups              22                       # Number of floating rename lookups
system.cpu00.rename.CommittedMaps               36882                       # Number of HB maps that are committed
system.cpu00.rename.UndoneMaps                  18619                       # Number of HB maps that are undone due to squashing
system.cpu00.rename.serializingInsts              150                       # count of serializing insts renamed
system.cpu00.rename.tempSerializingInsts          148                       # count of temporary serializing insts renamed
system.cpu00.rename.skidInsts                    4411                       # count of insts added to the skid buffer
system.cpu00.memDep0.insertedLoads               7336                       # Number of loads inserted to the mem dependence unit.
system.cpu00.memDep0.insertedStores              6656                       # Number of stores inserted to the mem dependence unit.
system.cpu00.memDep0.conflictingLoads             584                       # Number of conflicting loads.
system.cpu00.memDep0.conflictingStores            568                       # Number of conflicting stores.
system.cpu00.iq.iqInstsAdded                    44188                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu00.iq.iqNonSpecInstsAdded               293                       # Number of non-speculative instructions added to the IQ
system.cpu00.iq.iqInstsIssued                   37422                       # Number of instructions issued
system.cpu00.iq.iqSquashedInstsIssued             544                       # Number of squashed instructions issued
system.cpu00.iq.iqSquashedInstsExamined         13577                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu00.iq.iqSquashedOperandsExamined        39022                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu00.iq.iqSquashedNonSpecRemoved           68                       # Number of squashed non-spec instructions that were removed
system.cpu00.iq.issued_per_cycle::samples        47603                       # Number of insts issued each cycle
system.cpu00.iq.issued_per_cycle::mean       0.786127                       # Number of insts issued each cycle
system.cpu00.iq.issued_per_cycle::stdev      1.431558                       # Number of insts issued each cycle
system.cpu00.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu00.iq.issued_per_cycle::0             34419     72.30%     72.30% # Number of insts issued each cycle
system.cpu00.iq.issued_per_cycle::1              3230      6.79%     79.09% # Number of insts issued each cycle
system.cpu00.iq.issued_per_cycle::2              1923      4.04%     83.13% # Number of insts issued each cycle
system.cpu00.iq.issued_per_cycle::3              1778      3.74%     86.86% # Number of insts issued each cycle
system.cpu00.iq.issued_per_cycle::4              6253     13.14%    100.00% # Number of insts issued each cycle
system.cpu00.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu00.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu00.iq.issued_per_cycle::max_value            4                       # Number of insts issued each cycle
system.cpu00.iq.issued_per_cycle::total         47603                       # Number of insts issued each cycle
system.cpu00.iq.fu_full::No_OpClass                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu00.iq.fu_full::IntAlu                     0      0.00%      0.00% # attempts to use FU when none available
system.cpu00.iq.fu_full::IntMult                    3    100.00%    100.00% # attempts to use FU when none available
system.cpu00.iq.fu_full::IntDiv                     0      0.00%    100.00% # attempts to use FU when none available
system.cpu00.iq.fu_full::FloatAdd                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu00.iq.fu_full::FloatCmp                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu00.iq.fu_full::FloatCvt                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu00.iq.fu_full::FloatMult                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu00.iq.fu_full::FloatDiv                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu00.iq.fu_full::FloatSqrt                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdAdd                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdAddAcc                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdAlu                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdCmp                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdCvt                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdMisc                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdMult                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdMultAcc                0      0.00%    100.00% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdShift                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdShiftAcc               0      0.00%    100.00% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdSqrt                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdFloatAdd               0      0.00%    100.00% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdFloatAlu               0      0.00%    100.00% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdFloatCmp               0      0.00%    100.00% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdFloatCvt               0      0.00%    100.00% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdFloatDiv               0      0.00%    100.00% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdFloatMisc              0      0.00%    100.00% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdFloatMult              0      0.00%    100.00% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdFloatMultAcc            0      0.00%    100.00% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdFloatSqrt              0      0.00%    100.00% # attempts to use FU when none available
system.cpu00.iq.fu_full::MemRead                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu00.iq.fu_full::MemWrite                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu00.iq.fu_full::IprAccess                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu00.iq.fu_full::InstPrefetch               0      0.00%    100.00% # attempts to use FU when none available
system.cpu00.iq.FU_type_0::No_OpClass               0      0.00%      0.00% # Type of FU issued
system.cpu00.iq.FU_type_0::IntAlu               24792     66.25%     66.25% # Type of FU issued
system.cpu00.iq.FU_type_0::IntMult                375      1.00%     67.25% # Type of FU issued
system.cpu00.iq.FU_type_0::IntDiv                   0      0.00%     67.25% # Type of FU issued
system.cpu00.iq.FU_type_0::FloatAdd                 0      0.00%     67.25% # Type of FU issued
system.cpu00.iq.FU_type_0::FloatCmp                 0      0.00%     67.25% # Type of FU issued
system.cpu00.iq.FU_type_0::FloatCvt                 0      0.00%     67.25% # Type of FU issued
system.cpu00.iq.FU_type_0::FloatMult                0      0.00%     67.25% # Type of FU issued
system.cpu00.iq.FU_type_0::FloatDiv                 0      0.00%     67.25% # Type of FU issued
system.cpu00.iq.FU_type_0::FloatSqrt                0      0.00%     67.25% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdAdd                  0      0.00%     67.25% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdAddAcc               0      0.00%     67.25% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdAlu                  0      0.00%     67.25% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdCmp                  0      0.00%     67.25% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdCvt                  0      0.00%     67.25% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdMisc                 0      0.00%     67.25% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdMult                 0      0.00%     67.25% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdMultAcc              0      0.00%     67.25% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdShift                0      0.00%     67.25% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdShiftAcc             0      0.00%     67.25% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdSqrt                 0      0.00%     67.25% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdFloatAdd             0      0.00%     67.25% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdFloatAlu             0      0.00%     67.25% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdFloatCmp             0      0.00%     67.25% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdFloatCvt             0      0.00%     67.25% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdFloatDiv             0      0.00%     67.25% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdFloatMisc            3      0.01%     67.26% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdFloatMult            0      0.00%     67.26% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     67.26% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdFloatSqrt            0      0.00%     67.26% # Type of FU issued
system.cpu00.iq.FU_type_0::MemRead               6534     17.46%     84.72% # Type of FU issued
system.cpu00.iq.FU_type_0::MemWrite              5718     15.28%    100.00% # Type of FU issued
system.cpu00.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu00.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu00.iq.FU_type_0::total                37422                       # Type of FU issued
system.cpu00.iq.rate                         0.450542                       # Inst issue rate
system.cpu00.iq.fu_busy_cnt                         3                       # FU busy when requested
system.cpu00.iq.fu_busy_rate                 0.000080                       # FU busy rate (busy events/executed inst)
system.cpu00.iq.int_inst_queue_reads           122938                       # Number of integer instruction queue reads
system.cpu00.iq.int_inst_queue_writes           58086                       # Number of integer instruction queue writes
system.cpu00.iq.int_inst_queue_wakeup_accesses        35657                       # Number of integer instruction queue wakeup accesses
system.cpu00.iq.fp_inst_queue_reads                56                       # Number of floating instruction queue reads
system.cpu00.iq.fp_inst_queue_writes               28                       # Number of floating instruction queue writes
system.cpu00.iq.fp_inst_queue_wakeup_accesses           28                       # Number of floating instruction queue wakeup accesses
system.cpu00.iq.int_alu_accesses                37397                       # Number of integer alu accesses
system.cpu00.iq.fp_alu_accesses                    28                       # Number of floating point alu accesses
system.cpu00.iew.lsq.thread0.forwLoads            125                       # Number of loads that had data forwarded from stores
system.cpu00.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu00.iew.lsq.thread0.squashedLoads         2829                       # Number of loads squashed
system.cpu00.iew.lsq.thread0.ignoredResponses            3                       # Number of memory responses ignored because the instruction is squashed
system.cpu00.iew.lsq.thread0.memOrderViolation           57                       # Number of memory ordering violations
system.cpu00.iew.lsq.thread0.squashedStores         1483                       # Number of stores squashed
system.cpu00.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu00.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu00.iew.lsq.thread0.rescheduledLoads          107                       # Number of loads that were rescheduled
system.cpu00.iew.lsq.thread0.cacheBlocked           56                       # Number of times an access to memory failed due to the cache being blocked
system.cpu00.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu00.iew.iewSquashCycles                  723                       # Number of cycles IEW is squashing
system.cpu00.iew.iewBlockCycles                  1957                       # Number of cycles IEW is blocking
system.cpu00.iew.iewUnblockCycles                 672                       # Number of cycles IEW is unblocking
system.cpu00.iew.iewDispatchedInsts             44489                       # Number of instructions dispatched to IQ
system.cpu00.iew.iewDispSquashedInsts             233                       # Number of squashed instructions skipped by dispatch
system.cpu00.iew.iewDispLoadInsts                7336                       # Number of dispatched load instructions
system.cpu00.iew.iewDispStoreInsts               6656                       # Number of dispatched store instructions
system.cpu00.iew.iewDispNonSpecInsts              144                       # Number of dispatched non-speculative instructions
system.cpu00.iew.iewIQFullEvents                   20                       # Number of times the IQ has become full, causing a stall
system.cpu00.iew.iewLSQFullEvents                 641                       # Number of times the LSQ has become full, causing a stall
system.cpu00.iew.memOrderViolationEvents           57                       # Number of memory order violations
system.cpu00.iew.predictedTakenIncorrect          131                       # Number of branches that were predicted taken incorrectly
system.cpu00.iew.predictedNotTakenIncorrect          557                       # Number of branches that were predicted not taken incorrectly
system.cpu00.iew.branchMispredicts                688                       # Number of branch mispredicts detected at execute
system.cpu00.iew.iewExecutedInsts               36624                       # Number of executed instructions
system.cpu00.iew.iewExecLoadInsts                6186                       # Number of load instructions executed
system.cpu00.iew.iewExecSquashedInsts             798                       # Number of squashed instructions skipped in execute
system.cpu00.iew.exec_swp                           0                       # number of swp insts executed
system.cpu00.iew.exec_nop                           8                       # number of nop insts executed
system.cpu00.iew.exec_refs                      11735                       # number of memory reference insts executed
system.cpu00.iew.exec_branches                   5923                       # Number of branches executed
system.cpu00.iew.exec_stores                     5549                       # Number of stores executed
system.cpu00.iew.exec_rate                   0.440934                       # Inst execution rate
system.cpu00.iew.wb_sent                        35973                       # cumulative count of insts sent to commit
system.cpu00.iew.wb_count                       35685                       # cumulative count of insts written-back
system.cpu00.iew.wb_producers                   19772                       # num instructions producing a value
system.cpu00.iew.wb_consumers                   42439                       # num instructions consuming a value
system.cpu00.iew.wb_penalized                       0                       # number of instrctions required to write to 'other' IQ
system.cpu00.iew.wb_rate                     0.429629                       # insts written-back per cycle
system.cpu00.iew.wb_fanout                   0.465892                       # average fanout of values written-back
system.cpu00.iew.wb_penalized_rate                  0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu00.commit.commitSquashedInsts         13588                       # The number of squashed insts skipped by commit
system.cpu00.commit.commitNonSpecStalls           225                       # The number of times commit has been forced to stall to communicate backwards
system.cpu00.commit.branchMispredicts             637                       # The number of times a branch was mispredicted
system.cpu00.commit.committed_per_cycle::samples        45469                       # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::mean     0.679672                       # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::stdev     1.671301                       # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::0        35582     78.26%     78.26% # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::1         3547      7.80%     86.06% # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::2         1582      3.48%     89.54% # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::3          963      2.12%     91.65% # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::4         1386      3.05%     94.70% # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::5          826      1.82%     96.52% # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::6          419      0.92%     97.44% # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::7          196      0.43%     97.87% # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::8          968      2.13%    100.00% # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::total        45469                       # Number of insts commited each cycle
system.cpu00.commit.committedInsts              26084                       # Number of instructions committed
system.cpu00.commit.committedOps                30904                       # Number of ops (including micro ops) committed
system.cpu00.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu00.commit.refs                         9680                       # Number of memory references committed
system.cpu00.commit.loads                        4507                       # Number of loads committed
system.cpu00.commit.membars                       119                       # Number of memory barriers committed
system.cpu00.commit.branches                     4994                       # Number of branches committed
system.cpu00.commit.fp_insts                       28                       # Number of committed floating point instructions.
system.cpu00.commit.int_insts                   26541                       # Number of committed integer instructions.
system.cpu00.commit.function_calls                357                       # Number of function calls committed.
system.cpu00.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu00.commit.op_class_0::IntAlu          20862     67.51%     67.51% # Class of committed instruction
system.cpu00.commit.op_class_0::IntMult           359      1.16%     68.67% # Class of committed instruction
system.cpu00.commit.op_class_0::IntDiv              0      0.00%     68.67% # Class of committed instruction
system.cpu00.commit.op_class_0::FloatAdd            0      0.00%     68.67% # Class of committed instruction
system.cpu00.commit.op_class_0::FloatCmp            0      0.00%     68.67% # Class of committed instruction
system.cpu00.commit.op_class_0::FloatCvt            0      0.00%     68.67% # Class of committed instruction
system.cpu00.commit.op_class_0::FloatMult            0      0.00%     68.67% # Class of committed instruction
system.cpu00.commit.op_class_0::FloatDiv            0      0.00%     68.67% # Class of committed instruction
system.cpu00.commit.op_class_0::FloatSqrt            0      0.00%     68.67% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdAdd             0      0.00%     68.67% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdAddAcc            0      0.00%     68.67% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdAlu             0      0.00%     68.67% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdCmp             0      0.00%     68.67% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdCvt             0      0.00%     68.67% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdMisc            0      0.00%     68.67% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdMult            0      0.00%     68.67% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdMultAcc            0      0.00%     68.67% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdShift            0      0.00%     68.67% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdShiftAcc            0      0.00%     68.67% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdSqrt            0      0.00%     68.67% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdFloatAdd            0      0.00%     68.67% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdFloatAlu            0      0.00%     68.67% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdFloatCmp            0      0.00%     68.67% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdFloatCvt            0      0.00%     68.67% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdFloatDiv            0      0.00%     68.67% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdFloatMisc            3      0.01%     68.68% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdFloatMult            0      0.00%     68.68% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdFloatMultAcc            0      0.00%     68.68% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdFloatSqrt            0      0.00%     68.68% # Class of committed instruction
system.cpu00.commit.op_class_0::MemRead          4507     14.58%     83.26% # Class of committed instruction
system.cpu00.commit.op_class_0::MemWrite         5173     16.74%    100.00% # Class of committed instruction
system.cpu00.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu00.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu00.commit.op_class_0::total           30904                       # Class of committed instruction
system.cpu00.commit.bw_lim_events                 968                       # number cycles where commit BW limit reached
system.cpu00.rob.rob_reads                      88342                       # The number of ROB reads
system.cpu00.rob.rob_writes                     91130                       # The number of ROB writes
system.cpu00.timesIdled                           400                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu00.idleCycles                         35457                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu00.committedInsts                     26084                       # Number of Instructions Simulated
system.cpu00.committedOps                       30904                       # Number of Ops (including micro ops) Simulated
system.cpu00.cpi                             3.184328                       # CPI: Cycles Per Instruction
system.cpu00.cpi_total                       3.184328                       # CPI: Total CPI of All Threads
system.cpu00.ipc                             0.314038                       # IPC: Instructions Per Cycle
system.cpu00.ipc_total                       0.314038                       # IPC: Total IPC of All Threads
system.cpu00.int_regfile_reads                  43642                       # number of integer regfile reads
system.cpu00.int_regfile_writes                 20147                       # number of integer regfile writes
system.cpu00.fp_regfile_reads                    2422                       # number of floating regfile reads
system.cpu00.fp_regfile_writes                      6                       # number of floating regfile writes
system.cpu00.cc_regfile_reads                  126558                       # number of cc regfile reads
system.cpu00.cc_regfile_writes                  22405                       # number of cc regfile writes
system.cpu00.misc_regfile_reads                 13051                       # number of misc regfile reads
system.cpu00.misc_regfile_writes                  114                       # number of misc regfile writes
system.cpu00.dcache.tags.replacements              33                       # number of replacements
system.cpu00.dcache.tags.tagsinuse         187.788178                       # Cycle average of tags in use
system.cpu00.dcache.tags.total_refs              8535                       # Total number of references to valid blocks.
system.cpu00.dcache.tags.sampled_refs             341                       # Sample count of references to valid blocks.
system.cpu00.dcache.tags.avg_refs           25.029326                       # Average number of references to valid blocks.
system.cpu00.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu00.dcache.tags.occ_blocks::cpu00.data   187.788178                       # Average occupied blocks per requestor
system.cpu00.dcache.tags.occ_percent::cpu00.data     0.183387                       # Average percentage of cache occupancy
system.cpu00.dcache.tags.occ_percent::total     0.183387                       # Average percentage of cache occupancy
system.cpu00.dcache.tags.occ_task_id_blocks::1024          308                       # Occupied blocks per task id
system.cpu00.dcache.tags.age_task_id_blocks_1024::0           45                       # Occupied blocks per task id
system.cpu00.dcache.tags.age_task_id_blocks_1024::1          263                       # Occupied blocks per task id
system.cpu00.dcache.tags.occ_task_id_percent::1024     0.300781                       # Percentage of cache occupancy per task id
system.cpu00.dcache.tags.tag_accesses           22190                       # Number of tag accesses
system.cpu00.dcache.tags.data_accesses          22190                       # Number of data accesses
system.cpu00.dcache.ReadReq_hits::cpu00.data         5502                       # number of ReadReq hits
system.cpu00.dcache.ReadReq_hits::total          5502                       # number of ReadReq hits
system.cpu00.dcache.WriteReq_hits::cpu00.data         2943                       # number of WriteReq hits
system.cpu00.dcache.WriteReq_hits::total         2943                       # number of WriteReq hits
system.cpu00.dcache.SoftPFReq_hits::cpu00.data            5                       # number of SoftPFReq hits
system.cpu00.dcache.SoftPFReq_hits::total            5                       # number of SoftPFReq hits
system.cpu00.dcache.LoadLockedReq_hits::cpu00.data           50                       # number of LoadLockedReq hits
system.cpu00.dcache.LoadLockedReq_hits::total           50                       # number of LoadLockedReq hits
system.cpu00.dcache.StoreCondReq_hits::cpu00.data           51                       # number of StoreCondReq hits
system.cpu00.dcache.StoreCondReq_hits::total           51                       # number of StoreCondReq hits
system.cpu00.dcache.demand_hits::cpu00.data         8445                       # number of demand (read+write) hits
system.cpu00.dcache.demand_hits::total           8445                       # number of demand (read+write) hits
system.cpu00.dcache.overall_hits::cpu00.data         8450                       # number of overall hits
system.cpu00.dcache.overall_hits::total          8450                       # number of overall hits
system.cpu00.dcache.ReadReq_misses::cpu00.data          271                       # number of ReadReq misses
system.cpu00.dcache.ReadReq_misses::total          271                       # number of ReadReq misses
system.cpu00.dcache.WriteReq_misses::cpu00.data         2079                       # number of WriteReq misses
system.cpu00.dcache.WriteReq_misses::total         2079                       # number of WriteReq misses
system.cpu00.dcache.LoadLockedReq_misses::cpu00.data            4                       # number of LoadLockedReq misses
system.cpu00.dcache.LoadLockedReq_misses::total            4                       # number of LoadLockedReq misses
system.cpu00.dcache.StoreCondReq_misses::cpu00.data            3                       # number of StoreCondReq misses
system.cpu00.dcache.StoreCondReq_misses::total            3                       # number of StoreCondReq misses
system.cpu00.dcache.demand_misses::cpu00.data         2350                       # number of demand (read+write) misses
system.cpu00.dcache.demand_misses::total         2350                       # number of demand (read+write) misses
system.cpu00.dcache.overall_misses::cpu00.data         2350                       # number of overall misses
system.cpu00.dcache.overall_misses::total         2350                       # number of overall misses
system.cpu00.dcache.ReadReq_miss_latency::cpu00.data     16035998                       # number of ReadReq miss cycles
system.cpu00.dcache.ReadReq_miss_latency::total     16035998                       # number of ReadReq miss cycles
system.cpu00.dcache.WriteReq_miss_latency::cpu00.data    129475973                       # number of WriteReq miss cycles
system.cpu00.dcache.WriteReq_miss_latency::total    129475973                       # number of WriteReq miss cycles
system.cpu00.dcache.LoadLockedReq_miss_latency::cpu00.data       166250                       # number of LoadLockedReq miss cycles
system.cpu00.dcache.LoadLockedReq_miss_latency::total       166250                       # number of LoadLockedReq miss cycles
system.cpu00.dcache.StoreCondReq_miss_latency::cpu00.data        37499                       # number of StoreCondReq miss cycles
system.cpu00.dcache.StoreCondReq_miss_latency::total        37499                       # number of StoreCondReq miss cycles
system.cpu00.dcache.demand_miss_latency::cpu00.data    145511971                       # number of demand (read+write) miss cycles
system.cpu00.dcache.demand_miss_latency::total    145511971                       # number of demand (read+write) miss cycles
system.cpu00.dcache.overall_miss_latency::cpu00.data    145511971                       # number of overall miss cycles
system.cpu00.dcache.overall_miss_latency::total    145511971                       # number of overall miss cycles
system.cpu00.dcache.ReadReq_accesses::cpu00.data         5773                       # number of ReadReq accesses(hits+misses)
system.cpu00.dcache.ReadReq_accesses::total         5773                       # number of ReadReq accesses(hits+misses)
system.cpu00.dcache.WriteReq_accesses::cpu00.data         5022                       # number of WriteReq accesses(hits+misses)
system.cpu00.dcache.WriteReq_accesses::total         5022                       # number of WriteReq accesses(hits+misses)
system.cpu00.dcache.SoftPFReq_accesses::cpu00.data            5                       # number of SoftPFReq accesses(hits+misses)
system.cpu00.dcache.SoftPFReq_accesses::total            5                       # number of SoftPFReq accesses(hits+misses)
system.cpu00.dcache.LoadLockedReq_accesses::cpu00.data           54                       # number of LoadLockedReq accesses(hits+misses)
system.cpu00.dcache.LoadLockedReq_accesses::total           54                       # number of LoadLockedReq accesses(hits+misses)
system.cpu00.dcache.StoreCondReq_accesses::cpu00.data           54                       # number of StoreCondReq accesses(hits+misses)
system.cpu00.dcache.StoreCondReq_accesses::total           54                       # number of StoreCondReq accesses(hits+misses)
system.cpu00.dcache.demand_accesses::cpu00.data        10795                       # number of demand (read+write) accesses
system.cpu00.dcache.demand_accesses::total        10795                       # number of demand (read+write) accesses
system.cpu00.dcache.overall_accesses::cpu00.data        10800                       # number of overall (read+write) accesses
system.cpu00.dcache.overall_accesses::total        10800                       # number of overall (read+write) accesses
system.cpu00.dcache.ReadReq_miss_rate::cpu00.data     0.046943                       # miss rate for ReadReq accesses
system.cpu00.dcache.ReadReq_miss_rate::total     0.046943                       # miss rate for ReadReq accesses
system.cpu00.dcache.WriteReq_miss_rate::cpu00.data     0.413978                       # miss rate for WriteReq accesses
system.cpu00.dcache.WriteReq_miss_rate::total     0.413978                       # miss rate for WriteReq accesses
system.cpu00.dcache.LoadLockedReq_miss_rate::cpu00.data     0.074074                       # miss rate for LoadLockedReq accesses
system.cpu00.dcache.LoadLockedReq_miss_rate::total     0.074074                       # miss rate for LoadLockedReq accesses
system.cpu00.dcache.StoreCondReq_miss_rate::cpu00.data     0.055556                       # miss rate for StoreCondReq accesses
system.cpu00.dcache.StoreCondReq_miss_rate::total     0.055556                       # miss rate for StoreCondReq accesses
system.cpu00.dcache.demand_miss_rate::cpu00.data     0.217693                       # miss rate for demand accesses
system.cpu00.dcache.demand_miss_rate::total     0.217693                       # miss rate for demand accesses
system.cpu00.dcache.overall_miss_rate::cpu00.data     0.217593                       # miss rate for overall accesses
system.cpu00.dcache.overall_miss_rate::total     0.217593                       # miss rate for overall accesses
system.cpu00.dcache.ReadReq_avg_miss_latency::cpu00.data 59173.424354                       # average ReadReq miss latency
system.cpu00.dcache.ReadReq_avg_miss_latency::total 59173.424354                       # average ReadReq miss latency
system.cpu00.dcache.WriteReq_avg_miss_latency::cpu00.data 62278.005291                       # average WriteReq miss latency
system.cpu00.dcache.WriteReq_avg_miss_latency::total 62278.005291                       # average WriteReq miss latency
system.cpu00.dcache.LoadLockedReq_avg_miss_latency::cpu00.data 41562.500000                       # average LoadLockedReq miss latency
system.cpu00.dcache.LoadLockedReq_avg_miss_latency::total 41562.500000                       # average LoadLockedReq miss latency
system.cpu00.dcache.StoreCondReq_avg_miss_latency::cpu00.data 12499.666667                       # average StoreCondReq miss latency
system.cpu00.dcache.StoreCondReq_avg_miss_latency::total 12499.666667                       # average StoreCondReq miss latency
system.cpu00.dcache.demand_avg_miss_latency::cpu00.data 61919.987660                       # average overall miss latency
system.cpu00.dcache.demand_avg_miss_latency::total 61919.987660                       # average overall miss latency
system.cpu00.dcache.overall_avg_miss_latency::cpu00.data 61919.987660                       # average overall miss latency
system.cpu00.dcache.overall_avg_miss_latency::total 61919.987660                       # average overall miss latency
system.cpu00.dcache.blocked_cycles::no_mshrs          459                       # number of cycles access was blocked
system.cpu00.dcache.blocked_cycles::no_targets            7                       # number of cycles access was blocked
system.cpu00.dcache.blocked::no_mshrs              15                       # number of cycles access was blocked
system.cpu00.dcache.blocked::no_targets             1                       # number of cycles access was blocked
system.cpu00.dcache.avg_blocked_cycles::no_mshrs    30.600000                       # average number of cycles each access was blocked
system.cpu00.dcache.avg_blocked_cycles::no_targets            7                       # average number of cycles each access was blocked
system.cpu00.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu00.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu00.dcache.writebacks::writebacks           18                       # number of writebacks
system.cpu00.dcache.writebacks::total              18                       # number of writebacks
system.cpu00.dcache.ReadReq_mshr_hits::cpu00.data          111                       # number of ReadReq MSHR hits
system.cpu00.dcache.ReadReq_mshr_hits::total          111                       # number of ReadReq MSHR hits
system.cpu00.dcache.WriteReq_mshr_hits::cpu00.data         1862                       # number of WriteReq MSHR hits
system.cpu00.dcache.WriteReq_mshr_hits::total         1862                       # number of WriteReq MSHR hits
system.cpu00.dcache.demand_mshr_hits::cpu00.data         1973                       # number of demand (read+write) MSHR hits
system.cpu00.dcache.demand_mshr_hits::total         1973                       # number of demand (read+write) MSHR hits
system.cpu00.dcache.overall_mshr_hits::cpu00.data         1973                       # number of overall MSHR hits
system.cpu00.dcache.overall_mshr_hits::total         1973                       # number of overall MSHR hits
system.cpu00.dcache.ReadReq_mshr_misses::cpu00.data          160                       # number of ReadReq MSHR misses
system.cpu00.dcache.ReadReq_mshr_misses::total          160                       # number of ReadReq MSHR misses
system.cpu00.dcache.WriteReq_mshr_misses::cpu00.data          217                       # number of WriteReq MSHR misses
system.cpu00.dcache.WriteReq_mshr_misses::total          217                       # number of WriteReq MSHR misses
system.cpu00.dcache.LoadLockedReq_mshr_misses::cpu00.data            4                       # number of LoadLockedReq MSHR misses
system.cpu00.dcache.LoadLockedReq_mshr_misses::total            4                       # number of LoadLockedReq MSHR misses
system.cpu00.dcache.StoreCondReq_mshr_misses::cpu00.data            3                       # number of StoreCondReq MSHR misses
system.cpu00.dcache.StoreCondReq_mshr_misses::total            3                       # number of StoreCondReq MSHR misses
system.cpu00.dcache.demand_mshr_misses::cpu00.data          377                       # number of demand (read+write) MSHR misses
system.cpu00.dcache.demand_mshr_misses::total          377                       # number of demand (read+write) MSHR misses
system.cpu00.dcache.overall_mshr_misses::cpu00.data          377                       # number of overall MSHR misses
system.cpu00.dcache.overall_mshr_misses::total          377                       # number of overall MSHR misses
system.cpu00.dcache.ReadReq_mshr_miss_latency::cpu00.data     10244750                       # number of ReadReq MSHR miss cycles
system.cpu00.dcache.ReadReq_mshr_miss_latency::total     10244750                       # number of ReadReq MSHR miss cycles
system.cpu00.dcache.WriteReq_mshr_miss_latency::cpu00.data     14984502                       # number of WriteReq MSHR miss cycles
system.cpu00.dcache.WriteReq_mshr_miss_latency::total     14984502                       # number of WriteReq MSHR miss cycles
system.cpu00.dcache.LoadLockedReq_mshr_miss_latency::cpu00.data       153250                       # number of LoadLockedReq MSHR miss cycles
system.cpu00.dcache.LoadLockedReq_mshr_miss_latency::total       153250                       # number of LoadLockedReq MSHR miss cycles
system.cpu00.dcache.StoreCondReq_mshr_miss_latency::cpu00.data        27001                       # number of StoreCondReq MSHR miss cycles
system.cpu00.dcache.StoreCondReq_mshr_miss_latency::total        27001                       # number of StoreCondReq MSHR miss cycles
system.cpu00.dcache.demand_mshr_miss_latency::cpu00.data     25229252                       # number of demand (read+write) MSHR miss cycles
system.cpu00.dcache.demand_mshr_miss_latency::total     25229252                       # number of demand (read+write) MSHR miss cycles
system.cpu00.dcache.overall_mshr_miss_latency::cpu00.data     25229252                       # number of overall MSHR miss cycles
system.cpu00.dcache.overall_mshr_miss_latency::total     25229252                       # number of overall MSHR miss cycles
system.cpu00.dcache.ReadReq_mshr_miss_rate::cpu00.data     0.027715                       # mshr miss rate for ReadReq accesses
system.cpu00.dcache.ReadReq_mshr_miss_rate::total     0.027715                       # mshr miss rate for ReadReq accesses
system.cpu00.dcache.WriteReq_mshr_miss_rate::cpu00.data     0.043210                       # mshr miss rate for WriteReq accesses
system.cpu00.dcache.WriteReq_mshr_miss_rate::total     0.043210                       # mshr miss rate for WriteReq accesses
system.cpu00.dcache.LoadLockedReq_mshr_miss_rate::cpu00.data     0.074074                       # mshr miss rate for LoadLockedReq accesses
system.cpu00.dcache.LoadLockedReq_mshr_miss_rate::total     0.074074                       # mshr miss rate for LoadLockedReq accesses
system.cpu00.dcache.StoreCondReq_mshr_miss_rate::cpu00.data     0.055556                       # mshr miss rate for StoreCondReq accesses
system.cpu00.dcache.StoreCondReq_mshr_miss_rate::total     0.055556                       # mshr miss rate for StoreCondReq accesses
system.cpu00.dcache.demand_mshr_miss_rate::cpu00.data     0.034924                       # mshr miss rate for demand accesses
system.cpu00.dcache.demand_mshr_miss_rate::total     0.034924                       # mshr miss rate for demand accesses
system.cpu00.dcache.overall_mshr_miss_rate::cpu00.data     0.034907                       # mshr miss rate for overall accesses
system.cpu00.dcache.overall_mshr_miss_rate::total     0.034907                       # mshr miss rate for overall accesses
system.cpu00.dcache.ReadReq_avg_mshr_miss_latency::cpu00.data 64029.687500                       # average ReadReq mshr miss latency
system.cpu00.dcache.ReadReq_avg_mshr_miss_latency::total 64029.687500                       # average ReadReq mshr miss latency
system.cpu00.dcache.WriteReq_avg_mshr_miss_latency::cpu00.data 69053.004608                       # average WriteReq mshr miss latency
system.cpu00.dcache.WriteReq_avg_mshr_miss_latency::total 69053.004608                       # average WriteReq mshr miss latency
system.cpu00.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu00.data 38312.500000                       # average LoadLockedReq mshr miss latency
system.cpu00.dcache.LoadLockedReq_avg_mshr_miss_latency::total 38312.500000                       # average LoadLockedReq mshr miss latency
system.cpu00.dcache.StoreCondReq_avg_mshr_miss_latency::cpu00.data  9000.333333                       # average StoreCondReq mshr miss latency
system.cpu00.dcache.StoreCondReq_avg_mshr_miss_latency::total  9000.333333                       # average StoreCondReq mshr miss latency
system.cpu00.dcache.demand_avg_mshr_miss_latency::cpu00.data 66921.092838                       # average overall mshr miss latency
system.cpu00.dcache.demand_avg_mshr_miss_latency::total 66921.092838                       # average overall mshr miss latency
system.cpu00.dcache.overall_avg_mshr_miss_latency::cpu00.data 66921.092838                       # average overall mshr miss latency
system.cpu00.dcache.overall_avg_mshr_miss_latency::total 66921.092838                       # average overall mshr miss latency
system.cpu00.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu00.icache.tags.replacements             223                       # number of replacements
system.cpu00.icache.tags.tagsinuse         256.860662                       # Cycle average of tags in use
system.cpu00.icache.tags.total_refs              4884                       # Total number of references to valid blocks.
system.cpu00.icache.tags.sampled_refs             602                       # Sample count of references to valid blocks.
system.cpu00.icache.tags.avg_refs            8.112957                       # Average number of references to valid blocks.
system.cpu00.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu00.icache.tags.occ_blocks::cpu00.inst   256.860662                       # Average occupied blocks per requestor
system.cpu00.icache.tags.occ_percent::cpu00.inst     0.501681                       # Average percentage of cache occupancy
system.cpu00.icache.tags.occ_percent::total     0.501681                       # Average percentage of cache occupancy
system.cpu00.icache.tags.occ_task_id_blocks::1024          379                       # Occupied blocks per task id
system.cpu00.icache.tags.age_task_id_blocks_1024::0           85                       # Occupied blocks per task id
system.cpu00.icache.tags.age_task_id_blocks_1024::1          294                       # Occupied blocks per task id
system.cpu00.icache.tags.occ_task_id_percent::1024     0.740234                       # Percentage of cache occupancy per task id
system.cpu00.icache.tags.tag_accesses           11978                       # Number of tag accesses
system.cpu00.icache.tags.data_accesses          11978                       # Number of data accesses
system.cpu00.icache.ReadReq_hits::cpu00.inst         4884                       # number of ReadReq hits
system.cpu00.icache.ReadReq_hits::total          4884                       # number of ReadReq hits
system.cpu00.icache.demand_hits::cpu00.inst         4884                       # number of demand (read+write) hits
system.cpu00.icache.demand_hits::total           4884                       # number of demand (read+write) hits
system.cpu00.icache.overall_hits::cpu00.inst         4884                       # number of overall hits
system.cpu00.icache.overall_hits::total          4884                       # number of overall hits
system.cpu00.icache.ReadReq_misses::cpu00.inst          804                       # number of ReadReq misses
system.cpu00.icache.ReadReq_misses::total          804                       # number of ReadReq misses
system.cpu00.icache.demand_misses::cpu00.inst          804                       # number of demand (read+write) misses
system.cpu00.icache.demand_misses::total          804                       # number of demand (read+write) misses
system.cpu00.icache.overall_misses::cpu00.inst          804                       # number of overall misses
system.cpu00.icache.overall_misses::total          804                       # number of overall misses
system.cpu00.icache.ReadReq_miss_latency::cpu00.inst     45498750                       # number of ReadReq miss cycles
system.cpu00.icache.ReadReq_miss_latency::total     45498750                       # number of ReadReq miss cycles
system.cpu00.icache.demand_miss_latency::cpu00.inst     45498750                       # number of demand (read+write) miss cycles
system.cpu00.icache.demand_miss_latency::total     45498750                       # number of demand (read+write) miss cycles
system.cpu00.icache.overall_miss_latency::cpu00.inst     45498750                       # number of overall miss cycles
system.cpu00.icache.overall_miss_latency::total     45498750                       # number of overall miss cycles
system.cpu00.icache.ReadReq_accesses::cpu00.inst         5688                       # number of ReadReq accesses(hits+misses)
system.cpu00.icache.ReadReq_accesses::total         5688                       # number of ReadReq accesses(hits+misses)
system.cpu00.icache.demand_accesses::cpu00.inst         5688                       # number of demand (read+write) accesses
system.cpu00.icache.demand_accesses::total         5688                       # number of demand (read+write) accesses
system.cpu00.icache.overall_accesses::cpu00.inst         5688                       # number of overall (read+write) accesses
system.cpu00.icache.overall_accesses::total         5688                       # number of overall (read+write) accesses
system.cpu00.icache.ReadReq_miss_rate::cpu00.inst     0.141350                       # miss rate for ReadReq accesses
system.cpu00.icache.ReadReq_miss_rate::total     0.141350                       # miss rate for ReadReq accesses
system.cpu00.icache.demand_miss_rate::cpu00.inst     0.141350                       # miss rate for demand accesses
system.cpu00.icache.demand_miss_rate::total     0.141350                       # miss rate for demand accesses
system.cpu00.icache.overall_miss_rate::cpu00.inst     0.141350                       # miss rate for overall accesses
system.cpu00.icache.overall_miss_rate::total     0.141350                       # miss rate for overall accesses
system.cpu00.icache.ReadReq_avg_miss_latency::cpu00.inst 56590.485075                       # average ReadReq miss latency
system.cpu00.icache.ReadReq_avg_miss_latency::total 56590.485075                       # average ReadReq miss latency
system.cpu00.icache.demand_avg_miss_latency::cpu00.inst 56590.485075                       # average overall miss latency
system.cpu00.icache.demand_avg_miss_latency::total 56590.485075                       # average overall miss latency
system.cpu00.icache.overall_avg_miss_latency::cpu00.inst 56590.485075                       # average overall miss latency
system.cpu00.icache.overall_avg_miss_latency::total 56590.485075                       # average overall miss latency
system.cpu00.icache.blocked_cycles::no_mshrs          224                       # number of cycles access was blocked
system.cpu00.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu00.icache.blocked::no_mshrs               4                       # number of cycles access was blocked
system.cpu00.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu00.icache.avg_blocked_cycles::no_mshrs           56                       # average number of cycles each access was blocked
system.cpu00.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu00.icache.fast_writes                     0                       # number of fast writes performed
system.cpu00.icache.cache_copies                    0                       # number of cache copies performed
system.cpu00.icache.ReadReq_mshr_hits::cpu00.inst          201                       # number of ReadReq MSHR hits
system.cpu00.icache.ReadReq_mshr_hits::total          201                       # number of ReadReq MSHR hits
system.cpu00.icache.demand_mshr_hits::cpu00.inst          201                       # number of demand (read+write) MSHR hits
system.cpu00.icache.demand_mshr_hits::total          201                       # number of demand (read+write) MSHR hits
system.cpu00.icache.overall_mshr_hits::cpu00.inst          201                       # number of overall MSHR hits
system.cpu00.icache.overall_mshr_hits::total          201                       # number of overall MSHR hits
system.cpu00.icache.ReadReq_mshr_misses::cpu00.inst          603                       # number of ReadReq MSHR misses
system.cpu00.icache.ReadReq_mshr_misses::total          603                       # number of ReadReq MSHR misses
system.cpu00.icache.demand_mshr_misses::cpu00.inst          603                       # number of demand (read+write) MSHR misses
system.cpu00.icache.demand_mshr_misses::total          603                       # number of demand (read+write) MSHR misses
system.cpu00.icache.overall_mshr_misses::cpu00.inst          603                       # number of overall MSHR misses
system.cpu00.icache.overall_mshr_misses::total          603                       # number of overall MSHR misses
system.cpu00.icache.ReadReq_mshr_miss_latency::cpu00.inst     35020750                       # number of ReadReq MSHR miss cycles
system.cpu00.icache.ReadReq_mshr_miss_latency::total     35020750                       # number of ReadReq MSHR miss cycles
system.cpu00.icache.demand_mshr_miss_latency::cpu00.inst     35020750                       # number of demand (read+write) MSHR miss cycles
system.cpu00.icache.demand_mshr_miss_latency::total     35020750                       # number of demand (read+write) MSHR miss cycles
system.cpu00.icache.overall_mshr_miss_latency::cpu00.inst     35020750                       # number of overall MSHR miss cycles
system.cpu00.icache.overall_mshr_miss_latency::total     35020750                       # number of overall MSHR miss cycles
system.cpu00.icache.ReadReq_mshr_miss_rate::cpu00.inst     0.106013                       # mshr miss rate for ReadReq accesses
system.cpu00.icache.ReadReq_mshr_miss_rate::total     0.106013                       # mshr miss rate for ReadReq accesses
system.cpu00.icache.demand_mshr_miss_rate::cpu00.inst     0.106013                       # mshr miss rate for demand accesses
system.cpu00.icache.demand_mshr_miss_rate::total     0.106013                       # mshr miss rate for demand accesses
system.cpu00.icache.overall_mshr_miss_rate::cpu00.inst     0.106013                       # mshr miss rate for overall accesses
system.cpu00.icache.overall_mshr_miss_rate::total     0.106013                       # mshr miss rate for overall accesses
system.cpu00.icache.ReadReq_avg_mshr_miss_latency::cpu00.inst 58077.529022                       # average ReadReq mshr miss latency
system.cpu00.icache.ReadReq_avg_mshr_miss_latency::total 58077.529022                       # average ReadReq mshr miss latency
system.cpu00.icache.demand_avg_mshr_miss_latency::cpu00.inst 58077.529022                       # average overall mshr miss latency
system.cpu00.icache.demand_avg_mshr_miss_latency::total 58077.529022                       # average overall mshr miss latency
system.cpu00.icache.overall_avg_mshr_miss_latency::cpu00.inst 58077.529022                       # average overall mshr miss latency
system.cpu00.icache.overall_avg_mshr_miss_latency::total 58077.529022                       # average overall mshr miss latency
system.cpu00.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu01.branchPred.lookups                 12188                       # Number of BP lookups
system.cpu01.branchPred.condPredicted           11501                       # Number of conditional branches predicted
system.cpu01.branchPred.condIncorrect             173                       # Number of conditional branches incorrect
system.cpu01.branchPred.BTBLookups               9028                       # Number of BTB lookups
system.cpu01.branchPred.BTBHits                  6102                       # Number of BTB hits
system.cpu01.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu01.branchPred.BTBHitPct           67.589721                       # BTB Hit Percentage
system.cpu01.branchPred.usedRAS                   302                       # Number of times the RAS was used to get a target.
system.cpu01.branchPred.RASInCorrect                1                       # Number of incorrect RAS predictions.
system.cpu01.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu01.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu01.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu01.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu01.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu01.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu01.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu01.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu01.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu01.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu01.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu01.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu01.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu01.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu01.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu01.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu01.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu01.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu01.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu01.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu01.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu01.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu01.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu01.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu01.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu01.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu01.dstage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu01.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu01.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu01.dtb.walker.walks                       0                       # Table walker walks requested
system.cpu01.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu01.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu01.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu01.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu01.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu01.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu01.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu01.dtb.inst_hits                          0                       # ITB inst hits
system.cpu01.dtb.inst_misses                        0                       # ITB inst misses
system.cpu01.dtb.read_hits                          0                       # DTB read hits
system.cpu01.dtb.read_misses                        0                       # DTB read misses
system.cpu01.dtb.write_hits                         0                       # DTB write hits
system.cpu01.dtb.write_misses                       0                       # DTB write misses
system.cpu01.dtb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu01.dtb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu01.dtb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu01.dtb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu01.dtb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu01.dtb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu01.dtb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu01.dtb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu01.dtb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu01.dtb.read_accesses                      0                       # DTB read accesses
system.cpu01.dtb.write_accesses                     0                       # DTB write accesses
system.cpu01.dtb.inst_accesses                      0                       # ITB inst accesses
system.cpu01.dtb.hits                               0                       # DTB hits
system.cpu01.dtb.misses                             0                       # DTB misses
system.cpu01.dtb.accesses                           0                       # DTB accesses
system.cpu01.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu01.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu01.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu01.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu01.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu01.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu01.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu01.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu01.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu01.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu01.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu01.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu01.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu01.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu01.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu01.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu01.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu01.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu01.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu01.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu01.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu01.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu01.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu01.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu01.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu01.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu01.istage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu01.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu01.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu01.itb.walker.walks                       0                       # Table walker walks requested
system.cpu01.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu01.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu01.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu01.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu01.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu01.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu01.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu01.itb.inst_hits                          0                       # ITB inst hits
system.cpu01.itb.inst_misses                        0                       # ITB inst misses
system.cpu01.itb.read_hits                          0                       # DTB read hits
system.cpu01.itb.read_misses                        0                       # DTB read misses
system.cpu01.itb.write_hits                         0                       # DTB write hits
system.cpu01.itb.write_misses                       0                       # DTB write misses
system.cpu01.itb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu01.itb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu01.itb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu01.itb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu01.itb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu01.itb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu01.itb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu01.itb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu01.itb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu01.itb.read_accesses                      0                       # DTB read accesses
system.cpu01.itb.write_accesses                     0                       # DTB write accesses
system.cpu01.itb.inst_accesses                      0                       # ITB inst accesses
system.cpu01.itb.hits                               0                       # DTB hits
system.cpu01.itb.misses                             0                       # DTB misses
system.cpu01.itb.accesses                           0                       # DTB accesses
system.cpu01.numCycles                          23556                       # number of cpu cycles simulated
system.cpu01.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu01.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu01.fetch.icacheStallCycles             2826                       # Number of cycles fetch is stalled on an Icache miss
system.cpu01.fetch.Insts                        51290                       # Number of instructions fetch has processed
system.cpu01.fetch.Branches                     12188                       # Number of branches that fetch encountered
system.cpu01.fetch.predictedBranches             6404                       # Number of branches that fetch has predicted taken
system.cpu01.fetch.Cycles                       14453                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu01.fetch.SquashCycles                   457                       # Number of cycles fetch has spent squashing
system.cpu01.fetch.MiscStallCycles                  3                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu01.fetch.NoActiveThreadStallCycles            1                       # Number of stall cycles due to no active thread to fetch from
system.cpu01.fetch.PendingTrapStallCycles            6                       # Number of stall cycles due to pending traps
system.cpu01.fetch.IcacheWaitRetryStallCycles           30                       # Number of stall cycles due to full MSHR
system.cpu01.fetch.CacheLines                    1382                       # Number of cache lines fetched
system.cpu01.fetch.IcacheSquashes                  74                       # Number of outstanding Icache misses that were squashed
system.cpu01.fetch.rateDist::samples            17547                       # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.rateDist::mean            3.082122                       # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.rateDist::stdev           3.765592                       # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.rateDist::0                  10059     57.33%     57.33% # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.rateDist::1                    259      1.48%     58.80% # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.rateDist::2                     91      0.52%     59.32% # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.rateDist::3                    280      1.60%     60.92% # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.rateDist::4                    208      1.19%     62.10% # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.rateDist::5                    243      1.38%     63.49% # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.rateDist::6                    210      1.20%     64.68% # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.rateDist::7                     82      0.47%     65.15% # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.rateDist::8                   6115     34.85%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.rateDist::max_value              8                       # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.rateDist::total              17547                       # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.branchRate                0.517405                       # Number of branch fetches per cycle
system.cpu01.fetch.rate                      2.177365                       # Number of inst fetches per cycle
system.cpu01.decode.IdleCycles                   4097                       # Number of cycles decode is idle
system.cpu01.decode.BlockedCycles                6549                       # Number of cycles decode is blocked
system.cpu01.decode.RunCycles                    2319                       # Number of cycles decode is running
system.cpu01.decode.UnblockCycles                4381                       # Number of cycles decode is unblocking
system.cpu01.decode.SquashCycles                  200                       # Number of cycles decode is squashing
system.cpu01.decode.BranchResolved                318                       # Number of times decode resolved a branch
system.cpu01.decode.BranchMispred                  28                       # Number of times decode detected a branch misprediction
system.cpu01.decode.DecodedInsts                50162                       # Number of instructions handled by decode
system.cpu01.decode.SquashedInsts                 101                       # Number of squashed instructions handled by decode
system.cpu01.rename.SquashCycles                  200                       # Number of cycles rename is squashing
system.cpu01.rename.IdleCycles                   4472                       # Number of cycles rename is idle
system.cpu01.rename.BlockCycles                  1197                       # Number of cycles rename is blocking
system.cpu01.rename.serializeStallCycles         2584                       # count of cycles rename stalled for serializing inst
system.cpu01.rename.RunCycles                    6276                       # Number of cycles rename is running
system.cpu01.rename.UnblockCycles                2817                       # Number of cycles rename is unblocking
system.cpu01.rename.RenamedInsts                49149                       # Number of instructions processed by rename
system.cpu01.rename.ROBFullEvents                   7                       # Number of times rename has blocked due to ROB full
system.cpu01.rename.IQFullEvents                 2534                       # Number of times rename has blocked due to IQ full
system.cpu01.rename.LQFullEvents                    9                       # Number of times rename has blocked due to LQ full
system.cpu01.rename.RenamedOperands             85327                       # Number of destination operands rename has renamed
system.cpu01.rename.RenameLookups              238411                       # Number of register rename lookups that rename has made
system.cpu01.rename.int_rename_lookups          66300                       # Number of integer rename lookups
system.cpu01.rename.CommittedMaps               76379                       # Number of HB maps that are committed
system.cpu01.rename.UndoneMaps                   8944                       # Number of HB maps that are undone due to squashing
system.cpu01.rename.serializingInsts               70                       # count of serializing insts renamed
system.cpu01.rename.tempSerializingInsts           69                       # count of temporary serializing insts renamed
system.cpu01.rename.skidInsts                    6987                       # count of insts added to the skid buffer
system.cpu01.memDep0.insertedLoads               6985                       # Number of loads inserted to the mem dependence unit.
system.cpu01.memDep0.insertedStores              1372                       # Number of stores inserted to the mem dependence unit.
system.cpu01.memDep0.conflictingLoads             565                       # Number of conflicting loads.
system.cpu01.memDep0.conflictingStores            631                       # Number of conflicting stores.
system.cpu01.iq.iqInstsAdded                    48193                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu01.iq.iqNonSpecInstsAdded               122                       # Number of non-speculative instructions added to the IQ
system.cpu01.iq.iqInstsIssued                   45193                       # Number of instructions issued
system.cpu01.iq.iqSquashedInstsIssued             405                       # Number of squashed instructions issued
system.cpu01.iq.iqSquashedInstsExamined          5201                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu01.iq.iqSquashedOperandsExamined        17125                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu01.iq.iqSquashedNonSpecRemoved           13                       # Number of squashed non-spec instructions that were removed
system.cpu01.iq.issued_per_cycle::samples        17547                       # Number of insts issued each cycle
system.cpu01.iq.issued_per_cycle::mean       2.575540                       # Number of insts issued each cycle
system.cpu01.iq.issued_per_cycle::stdev      1.840138                       # Number of insts issued each cycle
system.cpu01.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu01.iq.issued_per_cycle::0              5406     30.81%     30.81% # Number of insts issued each cycle
system.cpu01.iq.issued_per_cycle::1               673      3.84%     34.64% # Number of insts issued each cycle
system.cpu01.iq.issued_per_cycle::2               556      3.17%     37.81% # Number of insts issued each cycle
system.cpu01.iq.issued_per_cycle::3               240      1.37%     39.18% # Number of insts issued each cycle
system.cpu01.iq.issued_per_cycle::4             10672     60.82%    100.00% # Number of insts issued each cycle
system.cpu01.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu01.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu01.iq.issued_per_cycle::max_value            4                       # Number of insts issued each cycle
system.cpu01.iq.issued_per_cycle::total         17547                       # Number of insts issued each cycle
system.cpu01.iq.fu_full::No_OpClass                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu01.iq.fu_full::IntAlu                     0      0.00%      0.00% # attempts to use FU when none available
system.cpu01.iq.fu_full::IntMult                    4    100.00%    100.00% # attempts to use FU when none available
system.cpu01.iq.fu_full::IntDiv                     0      0.00%    100.00% # attempts to use FU when none available
system.cpu01.iq.fu_full::FloatAdd                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu01.iq.fu_full::FloatCmp                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu01.iq.fu_full::FloatCvt                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu01.iq.fu_full::FloatMult                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu01.iq.fu_full::FloatDiv                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu01.iq.fu_full::FloatSqrt                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdAdd                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdAddAcc                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdAlu                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdCmp                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdCvt                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdMisc                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdMult                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdMultAcc                0      0.00%    100.00% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdShift                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdShiftAcc               0      0.00%    100.00% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdSqrt                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdFloatAdd               0      0.00%    100.00% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdFloatAlu               0      0.00%    100.00% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdFloatCmp               0      0.00%    100.00% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdFloatCvt               0      0.00%    100.00% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdFloatDiv               0      0.00%    100.00% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdFloatMisc              0      0.00%    100.00% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdFloatMult              0      0.00%    100.00% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdFloatMultAcc            0      0.00%    100.00% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdFloatSqrt              0      0.00%    100.00% # attempts to use FU when none available
system.cpu01.iq.fu_full::MemRead                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu01.iq.fu_full::MemWrite                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu01.iq.fu_full::IprAccess                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu01.iq.fu_full::InstPrefetch               0      0.00%    100.00% # attempts to use FU when none available
system.cpu01.iq.FU_type_0::No_OpClass               0      0.00%      0.00% # Type of FU issued
system.cpu01.iq.FU_type_0::IntAlu               37155     82.21%     82.21% # Type of FU issued
system.cpu01.iq.FU_type_0::IntMult                196      0.43%     82.65% # Type of FU issued
system.cpu01.iq.FU_type_0::IntDiv                   0      0.00%     82.65% # Type of FU issued
system.cpu01.iq.FU_type_0::FloatAdd                 0      0.00%     82.65% # Type of FU issued
system.cpu01.iq.FU_type_0::FloatCmp                 0      0.00%     82.65% # Type of FU issued
system.cpu01.iq.FU_type_0::FloatCvt                 0      0.00%     82.65% # Type of FU issued
system.cpu01.iq.FU_type_0::FloatMult                0      0.00%     82.65% # Type of FU issued
system.cpu01.iq.FU_type_0::FloatDiv                 0      0.00%     82.65% # Type of FU issued
system.cpu01.iq.FU_type_0::FloatSqrt                0      0.00%     82.65% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdAdd                  0      0.00%     82.65% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdAddAcc               0      0.00%     82.65% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdAlu                  0      0.00%     82.65% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdCmp                  0      0.00%     82.65% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdCvt                  0      0.00%     82.65% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdMisc                 0      0.00%     82.65% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdMult                 0      0.00%     82.65% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdMultAcc              0      0.00%     82.65% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdShift                0      0.00%     82.65% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdShiftAcc             0      0.00%     82.65% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdSqrt                 0      0.00%     82.65% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdFloatAdd             0      0.00%     82.65% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdFloatAlu             0      0.00%     82.65% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdFloatCmp             0      0.00%     82.65% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdFloatCvt             0      0.00%     82.65% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdFloatDiv             0      0.00%     82.65% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdFloatMisc            0      0.00%     82.65% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdFloatMult            0      0.00%     82.65% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     82.65% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdFloatSqrt            0      0.00%     82.65% # Type of FU issued
system.cpu01.iq.FU_type_0::MemRead               6754     14.94%     97.59% # Type of FU issued
system.cpu01.iq.FU_type_0::MemWrite              1088      2.41%    100.00% # Type of FU issued
system.cpu01.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu01.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu01.iq.FU_type_0::total                45193                       # Type of FU issued
system.cpu01.iq.rate                         1.918535                       # Inst issue rate
system.cpu01.iq.fu_busy_cnt                         4                       # FU busy when requested
system.cpu01.iq.fu_busy_rate                 0.000089                       # FU busy rate (busy events/executed inst)
system.cpu01.iq.int_inst_queue_reads           108342                       # Number of integer instruction queue reads
system.cpu01.iq.int_inst_queue_writes           53528                       # Number of integer instruction queue writes
system.cpu01.iq.int_inst_queue_wakeup_accesses        44706                       # Number of integer instruction queue wakeup accesses
system.cpu01.iq.fp_inst_queue_reads                 0                       # Number of floating instruction queue reads
system.cpu01.iq.fp_inst_queue_writes                0                       # Number of floating instruction queue writes
system.cpu01.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu01.iq.int_alu_accesses                45197                       # Number of integer alu accesses
system.cpu01.iq.fp_alu_accesses                     0                       # Number of floating point alu accesses
system.cpu01.iew.lsq.thread0.forwLoads             15                       # Number of loads that had data forwarded from stores
system.cpu01.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu01.iew.lsq.thread0.squashedLoads          876                       # Number of loads squashed
system.cpu01.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu01.iew.lsq.thread0.memOrderViolation           13                       # Number of memory ordering violations
system.cpu01.iew.lsq.thread0.squashedStores          422                       # Number of stores squashed
system.cpu01.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu01.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu01.iew.lsq.thread0.rescheduledLoads           61                       # Number of loads that were rescheduled
system.cpu01.iew.lsq.thread0.cacheBlocked           89                       # Number of times an access to memory failed due to the cache being blocked
system.cpu01.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu01.iew.iewSquashCycles                  200                       # Number of cycles IEW is squashing
system.cpu01.iew.iewBlockCycles                   545                       # Number of cycles IEW is blocking
system.cpu01.iew.iewUnblockCycles                 500                       # Number of cycles IEW is unblocking
system.cpu01.iew.iewDispatchedInsts             48318                       # Number of instructions dispatched to IQ
system.cpu01.iew.iewDispSquashedInsts              32                       # Number of squashed instructions skipped by dispatch
system.cpu01.iew.iewDispLoadInsts                6985                       # Number of dispatched load instructions
system.cpu01.iew.iewDispStoreInsts               1372                       # Number of dispatched store instructions
system.cpu01.iew.iewDispNonSpecInsts               58                       # Number of dispatched non-speculative instructions
system.cpu01.iew.iewIQFullEvents                    0                       # Number of times the IQ has become full, causing a stall
system.cpu01.iew.iewLSQFullEvents                 500                       # Number of times the LSQ has become full, causing a stall
system.cpu01.iew.memOrderViolationEvents           13                       # Number of memory order violations
system.cpu01.iew.predictedTakenIncorrect           58                       # Number of branches that were predicted taken incorrectly
system.cpu01.iew.predictedNotTakenIncorrect           95                       # Number of branches that were predicted not taken incorrectly
system.cpu01.iew.branchMispredicts                153                       # Number of branch mispredicts detected at execute
system.cpu01.iew.iewExecutedInsts               45057                       # Number of executed instructions
system.cpu01.iew.iewExecLoadInsts                6695                       # Number of load instructions executed
system.cpu01.iew.iewExecSquashedInsts             136                       # Number of squashed instructions skipped in execute
system.cpu01.iew.exec_swp                           0                       # number of swp insts executed
system.cpu01.iew.exec_nop                           3                       # number of nop insts executed
system.cpu01.iew.exec_refs                       7747                       # number of memory reference insts executed
system.cpu01.iew.exec_branches                  10328                       # Number of branches executed
system.cpu01.iew.exec_stores                     1052                       # Number of stores executed
system.cpu01.iew.exec_rate                   1.912761                       # Inst execution rate
system.cpu01.iew.wb_sent                        44796                       # cumulative count of insts sent to commit
system.cpu01.iew.wb_count                       44706                       # cumulative count of insts written-back
system.cpu01.iew.wb_producers                   31961                       # num instructions producing a value
system.cpu01.iew.wb_consumers                   64301                       # num instructions consuming a value
system.cpu01.iew.wb_penalized                       0                       # number of instrctions required to write to 'other' IQ
system.cpu01.iew.wb_rate                     1.897860                       # insts written-back per cycle
system.cpu01.iew.wb_fanout                   0.497053                       # average fanout of values written-back
system.cpu01.iew.wb_penalized_rate                  0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu01.commit.commitSquashedInsts          5136                       # The number of squashed insts skipped by commit
system.cpu01.commit.commitNonSpecStalls           109                       # The number of times commit has been forced to stall to communicate backwards
system.cpu01.commit.branchMispredicts             145                       # The number of times a branch was mispredicted
system.cpu01.commit.committed_per_cycle::samples        16802                       # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::mean     2.566004                       # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::stdev     2.453366                       # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::0         5806     34.56%     34.56% # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::1         1705     10.15%     44.70% # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::2          313      1.86%     46.57% # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::3         3755     22.35%     68.91% # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::4          190      1.13%     70.05% # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::5         3676     21.88%     91.92% # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::6          193      1.15%     93.07% # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::7           92      0.55%     93.62% # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::8         1072      6.38%    100.00% # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::total        16802                       # Number of insts commited each cycle
system.cpu01.commit.committedInsts              41659                       # Number of instructions committed
system.cpu01.commit.committedOps                43114                       # Number of ops (including micro ops) committed
system.cpu01.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu01.commit.refs                         7059                       # Number of memory references committed
system.cpu01.commit.loads                        6109                       # Number of loads committed
system.cpu01.commit.membars                        56                       # Number of memory barriers committed
system.cpu01.commit.branches                    10060                       # Number of branches committed
system.cpu01.commit.fp_insts                        0                       # Number of committed floating point instructions.
system.cpu01.commit.int_insts                   33306                       # Number of committed integer instructions.
system.cpu01.commit.function_calls                154                       # Number of function calls committed.
system.cpu01.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu01.commit.op_class_0::IntAlu          35860     83.17%     83.17% # Class of committed instruction
system.cpu01.commit.op_class_0::IntMult           195      0.45%     83.63% # Class of committed instruction
system.cpu01.commit.op_class_0::IntDiv              0      0.00%     83.63% # Class of committed instruction
system.cpu01.commit.op_class_0::FloatAdd            0      0.00%     83.63% # Class of committed instruction
system.cpu01.commit.op_class_0::FloatCmp            0      0.00%     83.63% # Class of committed instruction
system.cpu01.commit.op_class_0::FloatCvt            0      0.00%     83.63% # Class of committed instruction
system.cpu01.commit.op_class_0::FloatMult            0      0.00%     83.63% # Class of committed instruction
system.cpu01.commit.op_class_0::FloatDiv            0      0.00%     83.63% # Class of committed instruction
system.cpu01.commit.op_class_0::FloatSqrt            0      0.00%     83.63% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdAdd             0      0.00%     83.63% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdAddAcc            0      0.00%     83.63% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdAlu             0      0.00%     83.63% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdCmp             0      0.00%     83.63% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdCvt             0      0.00%     83.63% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdMisc            0      0.00%     83.63% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdMult            0      0.00%     83.63% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdMultAcc            0      0.00%     83.63% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdShift            0      0.00%     83.63% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdShiftAcc            0      0.00%     83.63% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdSqrt            0      0.00%     83.63% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdFloatAdd            0      0.00%     83.63% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdFloatAlu            0      0.00%     83.63% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdFloatCmp            0      0.00%     83.63% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdFloatCvt            0      0.00%     83.63% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdFloatDiv            0      0.00%     83.63% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdFloatMisc            0      0.00%     83.63% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdFloatMult            0      0.00%     83.63% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdFloatMultAcc            0      0.00%     83.63% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdFloatSqrt            0      0.00%     83.63% # Class of committed instruction
system.cpu01.commit.op_class_0::MemRead          6109     14.17%     97.80% # Class of committed instruction
system.cpu01.commit.op_class_0::MemWrite          950      2.20%    100.00% # Class of committed instruction
system.cpu01.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu01.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu01.commit.op_class_0::total           43114                       # Class of committed instruction
system.cpu01.commit.bw_lim_events                1072                       # number cycles where commit BW limit reached
system.cpu01.rob.rob_reads                      63369                       # The number of ROB reads
system.cpu01.rob.rob_writes                     97316                       # The number of ROB writes
system.cpu01.timesIdled                            44                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu01.idleCycles                          6009                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu01.quiesceCycles                      59503                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu01.committedInsts                     41659                       # Number of Instructions Simulated
system.cpu01.committedOps                       43114                       # Number of Ops (including micro ops) Simulated
system.cpu01.cpi                             0.565448                       # CPI: Cycles Per Instruction
system.cpu01.cpi_total                       0.565448                       # CPI: Total CPI of All Threads
system.cpu01.ipc                             1.768509                       # IPC: Instructions Per Cycle
system.cpu01.ipc_total                       1.768509                       # IPC: Total IPC of All Threads
system.cpu01.int_regfile_reads                  60390                       # number of integer regfile reads
system.cpu01.int_regfile_writes                 19418                       # number of integer regfile writes
system.cpu01.fp_regfile_writes                    160                       # number of floating regfile writes
system.cpu01.cc_regfile_reads                  154461                       # number of cc regfile reads
system.cpu01.cc_regfile_writes                  59494                       # number of cc regfile writes
system.cpu01.misc_regfile_reads                  8399                       # number of misc regfile reads
system.cpu01.misc_regfile_writes                   26                       # number of misc regfile writes
system.cpu01.dcache.tags.replacements               0                       # number of replacements
system.cpu01.dcache.tags.tagsinuse           7.505545                       # Cycle average of tags in use
system.cpu01.dcache.tags.total_refs              7328                       # Total number of references to valid blocks.
system.cpu01.dcache.tags.sampled_refs              39                       # Sample count of references to valid blocks.
system.cpu01.dcache.tags.avg_refs          187.897436                       # Average number of references to valid blocks.
system.cpu01.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu01.dcache.tags.occ_blocks::cpu01.data     7.505545                       # Average occupied blocks per requestor
system.cpu01.dcache.tags.occ_percent::cpu01.data     0.007330                       # Average percentage of cache occupancy
system.cpu01.dcache.tags.occ_percent::total     0.007330                       # Average percentage of cache occupancy
system.cpu01.dcache.tags.occ_task_id_blocks::1024           39                       # Occupied blocks per task id
system.cpu01.dcache.tags.age_task_id_blocks_1024::0           28                       # Occupied blocks per task id
system.cpu01.dcache.tags.age_task_id_blocks_1024::1           11                       # Occupied blocks per task id
system.cpu01.dcache.tags.occ_task_id_percent::1024     0.038086                       # Percentage of cache occupancy per task id
system.cpu01.dcache.tags.tag_accesses           15001                       # Number of tag accesses
system.cpu01.dcache.tags.data_accesses          15001                       # Number of data accesses
system.cpu01.dcache.ReadReq_hits::cpu01.data         6413                       # number of ReadReq hits
system.cpu01.dcache.ReadReq_hits::total          6413                       # number of ReadReq hits
system.cpu01.dcache.WriteReq_hits::cpu01.data          916                       # number of WriteReq hits
system.cpu01.dcache.WriteReq_hits::total          916                       # number of WriteReq hits
system.cpu01.dcache.SoftPFReq_hits::cpu01.data            2                       # number of SoftPFReq hits
system.cpu01.dcache.SoftPFReq_hits::total            2                       # number of SoftPFReq hits
system.cpu01.dcache.demand_hits::cpu01.data         7329                       # number of demand (read+write) hits
system.cpu01.dcache.demand_hits::total           7329                       # number of demand (read+write) hits
system.cpu01.dcache.overall_hits::cpu01.data         7331                       # number of overall hits
system.cpu01.dcache.overall_hits::total          7331                       # number of overall hits
system.cpu01.dcache.ReadReq_misses::cpu01.data          101                       # number of ReadReq misses
system.cpu01.dcache.ReadReq_misses::total          101                       # number of ReadReq misses
system.cpu01.dcache.WriteReq_misses::cpu01.data           25                       # number of WriteReq misses
system.cpu01.dcache.WriteReq_misses::total           25                       # number of WriteReq misses
system.cpu01.dcache.SoftPFReq_misses::cpu01.data            3                       # number of SoftPFReq misses
system.cpu01.dcache.SoftPFReq_misses::total            3                       # number of SoftPFReq misses
system.cpu01.dcache.LoadLockedReq_misses::cpu01.data            7                       # number of LoadLockedReq misses
system.cpu01.dcache.LoadLockedReq_misses::total            7                       # number of LoadLockedReq misses
system.cpu01.dcache.StoreCondReq_misses::cpu01.data            4                       # number of StoreCondReq misses
system.cpu01.dcache.StoreCondReq_misses::total            4                       # number of StoreCondReq misses
system.cpu01.dcache.demand_misses::cpu01.data          126                       # number of demand (read+write) misses
system.cpu01.dcache.demand_misses::total          126                       # number of demand (read+write) misses
system.cpu01.dcache.overall_misses::cpu01.data          129                       # number of overall misses
system.cpu01.dcache.overall_misses::total          129                       # number of overall misses
system.cpu01.dcache.ReadReq_miss_latency::cpu01.data      6875461                       # number of ReadReq miss cycles
system.cpu01.dcache.ReadReq_miss_latency::total      6875461                       # number of ReadReq miss cycles
system.cpu01.dcache.WriteReq_miss_latency::cpu01.data      3712996                       # number of WriteReq miss cycles
system.cpu01.dcache.WriteReq_miss_latency::total      3712996                       # number of WriteReq miss cycles
system.cpu01.dcache.LoadLockedReq_miss_latency::cpu01.data       200501                       # number of LoadLockedReq miss cycles
system.cpu01.dcache.LoadLockedReq_miss_latency::total       200501                       # number of LoadLockedReq miss cycles
system.cpu01.dcache.StoreCondReq_miss_latency::cpu01.data        38500                       # number of StoreCondReq miss cycles
system.cpu01.dcache.StoreCondReq_miss_latency::total        38500                       # number of StoreCondReq miss cycles
system.cpu01.dcache.StoreCondFailReq_miss_latency::cpu01.data        19500                       # number of StoreCondFailReq miss cycles
system.cpu01.dcache.StoreCondFailReq_miss_latency::total        19500                       # number of StoreCondFailReq miss cycles
system.cpu01.dcache.demand_miss_latency::cpu01.data     10588457                       # number of demand (read+write) miss cycles
system.cpu01.dcache.demand_miss_latency::total     10588457                       # number of demand (read+write) miss cycles
system.cpu01.dcache.overall_miss_latency::cpu01.data     10588457                       # number of overall miss cycles
system.cpu01.dcache.overall_miss_latency::total     10588457                       # number of overall miss cycles
system.cpu01.dcache.ReadReq_accesses::cpu01.data         6514                       # number of ReadReq accesses(hits+misses)
system.cpu01.dcache.ReadReq_accesses::total         6514                       # number of ReadReq accesses(hits+misses)
system.cpu01.dcache.WriteReq_accesses::cpu01.data          941                       # number of WriteReq accesses(hits+misses)
system.cpu01.dcache.WriteReq_accesses::total          941                       # number of WriteReq accesses(hits+misses)
system.cpu01.dcache.SoftPFReq_accesses::cpu01.data            5                       # number of SoftPFReq accesses(hits+misses)
system.cpu01.dcache.SoftPFReq_accesses::total            5                       # number of SoftPFReq accesses(hits+misses)
system.cpu01.dcache.LoadLockedReq_accesses::cpu01.data            7                       # number of LoadLockedReq accesses(hits+misses)
system.cpu01.dcache.LoadLockedReq_accesses::total            7                       # number of LoadLockedReq accesses(hits+misses)
system.cpu01.dcache.StoreCondReq_accesses::cpu01.data            4                       # number of StoreCondReq accesses(hits+misses)
system.cpu01.dcache.StoreCondReq_accesses::total            4                       # number of StoreCondReq accesses(hits+misses)
system.cpu01.dcache.demand_accesses::cpu01.data         7455                       # number of demand (read+write) accesses
system.cpu01.dcache.demand_accesses::total         7455                       # number of demand (read+write) accesses
system.cpu01.dcache.overall_accesses::cpu01.data         7460                       # number of overall (read+write) accesses
system.cpu01.dcache.overall_accesses::total         7460                       # number of overall (read+write) accesses
system.cpu01.dcache.ReadReq_miss_rate::cpu01.data     0.015505                       # miss rate for ReadReq accesses
system.cpu01.dcache.ReadReq_miss_rate::total     0.015505                       # miss rate for ReadReq accesses
system.cpu01.dcache.WriteReq_miss_rate::cpu01.data     0.026567                       # miss rate for WriteReq accesses
system.cpu01.dcache.WriteReq_miss_rate::total     0.026567                       # miss rate for WriteReq accesses
system.cpu01.dcache.SoftPFReq_miss_rate::cpu01.data     0.600000                       # miss rate for SoftPFReq accesses
system.cpu01.dcache.SoftPFReq_miss_rate::total     0.600000                       # miss rate for SoftPFReq accesses
system.cpu01.dcache.LoadLockedReq_miss_rate::cpu01.data            1                       # miss rate for LoadLockedReq accesses
system.cpu01.dcache.LoadLockedReq_miss_rate::total            1                       # miss rate for LoadLockedReq accesses
system.cpu01.dcache.StoreCondReq_miss_rate::cpu01.data            1                       # miss rate for StoreCondReq accesses
system.cpu01.dcache.StoreCondReq_miss_rate::total            1                       # miss rate for StoreCondReq accesses
system.cpu01.dcache.demand_miss_rate::cpu01.data     0.016901                       # miss rate for demand accesses
system.cpu01.dcache.demand_miss_rate::total     0.016901                       # miss rate for demand accesses
system.cpu01.dcache.overall_miss_rate::cpu01.data     0.017292                       # miss rate for overall accesses
system.cpu01.dcache.overall_miss_rate::total     0.017292                       # miss rate for overall accesses
system.cpu01.dcache.ReadReq_avg_miss_latency::cpu01.data 68073.871287                       # average ReadReq miss latency
system.cpu01.dcache.ReadReq_avg_miss_latency::total 68073.871287                       # average ReadReq miss latency
system.cpu01.dcache.WriteReq_avg_miss_latency::cpu01.data 148519.840000                       # average WriteReq miss latency
system.cpu01.dcache.WriteReq_avg_miss_latency::total 148519.840000                       # average WriteReq miss latency
system.cpu01.dcache.LoadLockedReq_avg_miss_latency::cpu01.data        28643                       # average LoadLockedReq miss latency
system.cpu01.dcache.LoadLockedReq_avg_miss_latency::total        28643                       # average LoadLockedReq miss latency
system.cpu01.dcache.StoreCondReq_avg_miss_latency::cpu01.data         9625                       # average StoreCondReq miss latency
system.cpu01.dcache.StoreCondReq_avg_miss_latency::total         9625                       # average StoreCondReq miss latency
system.cpu01.dcache.StoreCondFailReq_avg_miss_latency::cpu01.data          inf                       # average StoreCondFailReq miss latency
system.cpu01.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu01.dcache.demand_avg_miss_latency::cpu01.data 84035.373016                       # average overall miss latency
system.cpu01.dcache.demand_avg_miss_latency::total 84035.373016                       # average overall miss latency
system.cpu01.dcache.overall_avg_miss_latency::cpu01.data 82081.062016                       # average overall miss latency
system.cpu01.dcache.overall_avg_miss_latency::total 82081.062016                       # average overall miss latency
system.cpu01.dcache.blocked_cycles::no_mshrs           43                       # number of cycles access was blocked
system.cpu01.dcache.blocked_cycles::no_targets          229                       # number of cycles access was blocked
system.cpu01.dcache.blocked::no_mshrs               5                       # number of cycles access was blocked
system.cpu01.dcache.blocked::no_targets             1                       # number of cycles access was blocked
system.cpu01.dcache.avg_blocked_cycles::no_mshrs     8.600000                       # average number of cycles each access was blocked
system.cpu01.dcache.avg_blocked_cycles::no_targets          229                       # average number of cycles each access was blocked
system.cpu01.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu01.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu01.dcache.ReadReq_mshr_hits::cpu01.data           61                       # number of ReadReq MSHR hits
system.cpu01.dcache.ReadReq_mshr_hits::total           61                       # number of ReadReq MSHR hits
system.cpu01.dcache.WriteReq_mshr_hits::cpu01.data           15                       # number of WriteReq MSHR hits
system.cpu01.dcache.WriteReq_mshr_hits::total           15                       # number of WriteReq MSHR hits
system.cpu01.dcache.demand_mshr_hits::cpu01.data           76                       # number of demand (read+write) MSHR hits
system.cpu01.dcache.demand_mshr_hits::total           76                       # number of demand (read+write) MSHR hits
system.cpu01.dcache.overall_mshr_hits::cpu01.data           76                       # number of overall MSHR hits
system.cpu01.dcache.overall_mshr_hits::total           76                       # number of overall MSHR hits
system.cpu01.dcache.ReadReq_mshr_misses::cpu01.data           40                       # number of ReadReq MSHR misses
system.cpu01.dcache.ReadReq_mshr_misses::total           40                       # number of ReadReq MSHR misses
system.cpu01.dcache.WriteReq_mshr_misses::cpu01.data           10                       # number of WriteReq MSHR misses
system.cpu01.dcache.WriteReq_mshr_misses::total           10                       # number of WriteReq MSHR misses
system.cpu01.dcache.SoftPFReq_mshr_misses::cpu01.data            2                       # number of SoftPFReq MSHR misses
system.cpu01.dcache.SoftPFReq_mshr_misses::total            2                       # number of SoftPFReq MSHR misses
system.cpu01.dcache.LoadLockedReq_mshr_misses::cpu01.data            7                       # number of LoadLockedReq MSHR misses
system.cpu01.dcache.LoadLockedReq_mshr_misses::total            7                       # number of LoadLockedReq MSHR misses
system.cpu01.dcache.StoreCondReq_mshr_misses::cpu01.data            4                       # number of StoreCondReq MSHR misses
system.cpu01.dcache.StoreCondReq_mshr_misses::total            4                       # number of StoreCondReq MSHR misses
system.cpu01.dcache.demand_mshr_misses::cpu01.data           50                       # number of demand (read+write) MSHR misses
system.cpu01.dcache.demand_mshr_misses::total           50                       # number of demand (read+write) MSHR misses
system.cpu01.dcache.overall_mshr_misses::cpu01.data           52                       # number of overall MSHR misses
system.cpu01.dcache.overall_mshr_misses::total           52                       # number of overall MSHR misses
system.cpu01.dcache.ReadReq_mshr_miss_latency::cpu01.data      2086003                       # number of ReadReq MSHR miss cycles
system.cpu01.dcache.ReadReq_mshr_miss_latency::total      2086003                       # number of ReadReq MSHR miss cycles
system.cpu01.dcache.WriteReq_mshr_miss_latency::cpu01.data      1139502                       # number of WriteReq MSHR miss cycles
system.cpu01.dcache.WriteReq_mshr_miss_latency::total      1139502                       # number of WriteReq MSHR miss cycles
system.cpu01.dcache.SoftPFReq_mshr_miss_latency::cpu01.data        18500                       # number of SoftPFReq MSHR miss cycles
system.cpu01.dcache.SoftPFReq_mshr_miss_latency::total        18500                       # number of SoftPFReq MSHR miss cycles
system.cpu01.dcache.LoadLockedReq_mshr_miss_latency::cpu01.data       178499                       # number of LoadLockedReq MSHR miss cycles
system.cpu01.dcache.LoadLockedReq_mshr_miss_latency::total       178499                       # number of LoadLockedReq MSHR miss cycles
system.cpu01.dcache.StoreCondReq_mshr_miss_latency::cpu01.data        29500                       # number of StoreCondReq MSHR miss cycles
system.cpu01.dcache.StoreCondReq_mshr_miss_latency::total        29500                       # number of StoreCondReq MSHR miss cycles
system.cpu01.dcache.StoreCondFailReq_mshr_miss_latency::cpu01.data        16500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu01.dcache.StoreCondFailReq_mshr_miss_latency::total        16500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu01.dcache.demand_mshr_miss_latency::cpu01.data      3225505                       # number of demand (read+write) MSHR miss cycles
system.cpu01.dcache.demand_mshr_miss_latency::total      3225505                       # number of demand (read+write) MSHR miss cycles
system.cpu01.dcache.overall_mshr_miss_latency::cpu01.data      3244005                       # number of overall MSHR miss cycles
system.cpu01.dcache.overall_mshr_miss_latency::total      3244005                       # number of overall MSHR miss cycles
system.cpu01.dcache.ReadReq_mshr_miss_rate::cpu01.data     0.006141                       # mshr miss rate for ReadReq accesses
system.cpu01.dcache.ReadReq_mshr_miss_rate::total     0.006141                       # mshr miss rate for ReadReq accesses
system.cpu01.dcache.WriteReq_mshr_miss_rate::cpu01.data     0.010627                       # mshr miss rate for WriteReq accesses
system.cpu01.dcache.WriteReq_mshr_miss_rate::total     0.010627                       # mshr miss rate for WriteReq accesses
system.cpu01.dcache.SoftPFReq_mshr_miss_rate::cpu01.data     0.400000                       # mshr miss rate for SoftPFReq accesses
system.cpu01.dcache.SoftPFReq_mshr_miss_rate::total     0.400000                       # mshr miss rate for SoftPFReq accesses
system.cpu01.dcache.LoadLockedReq_mshr_miss_rate::cpu01.data            1                       # mshr miss rate for LoadLockedReq accesses
system.cpu01.dcache.LoadLockedReq_mshr_miss_rate::total            1                       # mshr miss rate for LoadLockedReq accesses
system.cpu01.dcache.StoreCondReq_mshr_miss_rate::cpu01.data            1                       # mshr miss rate for StoreCondReq accesses
system.cpu01.dcache.StoreCondReq_mshr_miss_rate::total            1                       # mshr miss rate for StoreCondReq accesses
system.cpu01.dcache.demand_mshr_miss_rate::cpu01.data     0.006707                       # mshr miss rate for demand accesses
system.cpu01.dcache.demand_mshr_miss_rate::total     0.006707                       # mshr miss rate for demand accesses
system.cpu01.dcache.overall_mshr_miss_rate::cpu01.data     0.006971                       # mshr miss rate for overall accesses
system.cpu01.dcache.overall_mshr_miss_rate::total     0.006971                       # mshr miss rate for overall accesses
system.cpu01.dcache.ReadReq_avg_mshr_miss_latency::cpu01.data 52150.075000                       # average ReadReq mshr miss latency
system.cpu01.dcache.ReadReq_avg_mshr_miss_latency::total 52150.075000                       # average ReadReq mshr miss latency
system.cpu01.dcache.WriteReq_avg_mshr_miss_latency::cpu01.data 113950.200000                       # average WriteReq mshr miss latency
system.cpu01.dcache.WriteReq_avg_mshr_miss_latency::total 113950.200000                       # average WriteReq mshr miss latency
system.cpu01.dcache.SoftPFReq_avg_mshr_miss_latency::cpu01.data         9250                       # average SoftPFReq mshr miss latency
system.cpu01.dcache.SoftPFReq_avg_mshr_miss_latency::total         9250                       # average SoftPFReq mshr miss latency
system.cpu01.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu01.data 25499.857143                       # average LoadLockedReq mshr miss latency
system.cpu01.dcache.LoadLockedReq_avg_mshr_miss_latency::total 25499.857143                       # average LoadLockedReq mshr miss latency
system.cpu01.dcache.StoreCondReq_avg_mshr_miss_latency::cpu01.data         7375                       # average StoreCondReq mshr miss latency
system.cpu01.dcache.StoreCondReq_avg_mshr_miss_latency::total         7375                       # average StoreCondReq mshr miss latency
system.cpu01.dcache.StoreCondFailReq_avg_mshr_miss_latency::cpu01.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu01.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu01.dcache.demand_avg_mshr_miss_latency::cpu01.data 64510.100000                       # average overall mshr miss latency
system.cpu01.dcache.demand_avg_mshr_miss_latency::total 64510.100000                       # average overall mshr miss latency
system.cpu01.dcache.overall_avg_mshr_miss_latency::cpu01.data 62384.711538                       # average overall mshr miss latency
system.cpu01.dcache.overall_avg_mshr_miss_latency::total 62384.711538                       # average overall mshr miss latency
system.cpu01.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu01.icache.tags.replacements               0                       # number of replacements
system.cpu01.icache.tags.tagsinuse          10.757300                       # Cycle average of tags in use
system.cpu01.icache.tags.total_refs              1306                       # Total number of references to valid blocks.
system.cpu01.icache.tags.sampled_refs              53                       # Sample count of references to valid blocks.
system.cpu01.icache.tags.avg_refs           24.641509                       # Average number of references to valid blocks.
system.cpu01.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu01.icache.tags.occ_blocks::cpu01.inst    10.757300                       # Average occupied blocks per requestor
system.cpu01.icache.tags.occ_percent::cpu01.inst     0.021010                       # Average percentage of cache occupancy
system.cpu01.icache.tags.occ_percent::total     0.021010                       # Average percentage of cache occupancy
system.cpu01.icache.tags.occ_task_id_blocks::1024           53                       # Occupied blocks per task id
system.cpu01.icache.tags.age_task_id_blocks_1024::0           33                       # Occupied blocks per task id
system.cpu01.icache.tags.age_task_id_blocks_1024::1           20                       # Occupied blocks per task id
system.cpu01.icache.tags.occ_task_id_percent::1024     0.103516                       # Percentage of cache occupancy per task id
system.cpu01.icache.tags.tag_accesses            2817                       # Number of tag accesses
system.cpu01.icache.tags.data_accesses           2817                       # Number of data accesses
system.cpu01.icache.ReadReq_hits::cpu01.inst         1306                       # number of ReadReq hits
system.cpu01.icache.ReadReq_hits::total          1306                       # number of ReadReq hits
system.cpu01.icache.demand_hits::cpu01.inst         1306                       # number of demand (read+write) hits
system.cpu01.icache.demand_hits::total           1306                       # number of demand (read+write) hits
system.cpu01.icache.overall_hits::cpu01.inst         1306                       # number of overall hits
system.cpu01.icache.overall_hits::total          1306                       # number of overall hits
system.cpu01.icache.ReadReq_misses::cpu01.inst           76                       # number of ReadReq misses
system.cpu01.icache.ReadReq_misses::total           76                       # number of ReadReq misses
system.cpu01.icache.demand_misses::cpu01.inst           76                       # number of demand (read+write) misses
system.cpu01.icache.demand_misses::total           76                       # number of demand (read+write) misses
system.cpu01.icache.overall_misses::cpu01.inst           76                       # number of overall misses
system.cpu01.icache.overall_misses::total           76                       # number of overall misses
system.cpu01.icache.ReadReq_miss_latency::cpu01.inst      8214250                       # number of ReadReq miss cycles
system.cpu01.icache.ReadReq_miss_latency::total      8214250                       # number of ReadReq miss cycles
system.cpu01.icache.demand_miss_latency::cpu01.inst      8214250                       # number of demand (read+write) miss cycles
system.cpu01.icache.demand_miss_latency::total      8214250                       # number of demand (read+write) miss cycles
system.cpu01.icache.overall_miss_latency::cpu01.inst      8214250                       # number of overall miss cycles
system.cpu01.icache.overall_miss_latency::total      8214250                       # number of overall miss cycles
system.cpu01.icache.ReadReq_accesses::cpu01.inst         1382                       # number of ReadReq accesses(hits+misses)
system.cpu01.icache.ReadReq_accesses::total         1382                       # number of ReadReq accesses(hits+misses)
system.cpu01.icache.demand_accesses::cpu01.inst         1382                       # number of demand (read+write) accesses
system.cpu01.icache.demand_accesses::total         1382                       # number of demand (read+write) accesses
system.cpu01.icache.overall_accesses::cpu01.inst         1382                       # number of overall (read+write) accesses
system.cpu01.icache.overall_accesses::total         1382                       # number of overall (read+write) accesses
system.cpu01.icache.ReadReq_miss_rate::cpu01.inst     0.054993                       # miss rate for ReadReq accesses
system.cpu01.icache.ReadReq_miss_rate::total     0.054993                       # miss rate for ReadReq accesses
system.cpu01.icache.demand_miss_rate::cpu01.inst     0.054993                       # miss rate for demand accesses
system.cpu01.icache.demand_miss_rate::total     0.054993                       # miss rate for demand accesses
system.cpu01.icache.overall_miss_rate::cpu01.inst     0.054993                       # miss rate for overall accesses
system.cpu01.icache.overall_miss_rate::total     0.054993                       # miss rate for overall accesses
system.cpu01.icache.ReadReq_avg_miss_latency::cpu01.inst 108082.236842                       # average ReadReq miss latency
system.cpu01.icache.ReadReq_avg_miss_latency::total 108082.236842                       # average ReadReq miss latency
system.cpu01.icache.demand_avg_miss_latency::cpu01.inst 108082.236842                       # average overall miss latency
system.cpu01.icache.demand_avg_miss_latency::total 108082.236842                       # average overall miss latency
system.cpu01.icache.overall_avg_miss_latency::cpu01.inst 108082.236842                       # average overall miss latency
system.cpu01.icache.overall_avg_miss_latency::total 108082.236842                       # average overall miss latency
system.cpu01.icache.blocked_cycles::no_mshrs          196                       # number of cycles access was blocked
system.cpu01.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu01.icache.blocked::no_mshrs               2                       # number of cycles access was blocked
system.cpu01.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu01.icache.avg_blocked_cycles::no_mshrs           98                       # average number of cycles each access was blocked
system.cpu01.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu01.icache.fast_writes                     0                       # number of fast writes performed
system.cpu01.icache.cache_copies                    0                       # number of cache copies performed
system.cpu01.icache.ReadReq_mshr_hits::cpu01.inst           23                       # number of ReadReq MSHR hits
system.cpu01.icache.ReadReq_mshr_hits::total           23                       # number of ReadReq MSHR hits
system.cpu01.icache.demand_mshr_hits::cpu01.inst           23                       # number of demand (read+write) MSHR hits
system.cpu01.icache.demand_mshr_hits::total           23                       # number of demand (read+write) MSHR hits
system.cpu01.icache.overall_mshr_hits::cpu01.inst           23                       # number of overall MSHR hits
system.cpu01.icache.overall_mshr_hits::total           23                       # number of overall MSHR hits
system.cpu01.icache.ReadReq_mshr_misses::cpu01.inst           53                       # number of ReadReq MSHR misses
system.cpu01.icache.ReadReq_mshr_misses::total           53                       # number of ReadReq MSHR misses
system.cpu01.icache.demand_mshr_misses::cpu01.inst           53                       # number of demand (read+write) MSHR misses
system.cpu01.icache.demand_mshr_misses::total           53                       # number of demand (read+write) MSHR misses
system.cpu01.icache.overall_mshr_misses::cpu01.inst           53                       # number of overall MSHR misses
system.cpu01.icache.overall_mshr_misses::total           53                       # number of overall MSHR misses
system.cpu01.icache.ReadReq_mshr_miss_latency::cpu01.inst      5829750                       # number of ReadReq MSHR miss cycles
system.cpu01.icache.ReadReq_mshr_miss_latency::total      5829750                       # number of ReadReq MSHR miss cycles
system.cpu01.icache.demand_mshr_miss_latency::cpu01.inst      5829750                       # number of demand (read+write) MSHR miss cycles
system.cpu01.icache.demand_mshr_miss_latency::total      5829750                       # number of demand (read+write) MSHR miss cycles
system.cpu01.icache.overall_mshr_miss_latency::cpu01.inst      5829750                       # number of overall MSHR miss cycles
system.cpu01.icache.overall_mshr_miss_latency::total      5829750                       # number of overall MSHR miss cycles
system.cpu01.icache.ReadReq_mshr_miss_rate::cpu01.inst     0.038350                       # mshr miss rate for ReadReq accesses
system.cpu01.icache.ReadReq_mshr_miss_rate::total     0.038350                       # mshr miss rate for ReadReq accesses
system.cpu01.icache.demand_mshr_miss_rate::cpu01.inst     0.038350                       # mshr miss rate for demand accesses
system.cpu01.icache.demand_mshr_miss_rate::total     0.038350                       # mshr miss rate for demand accesses
system.cpu01.icache.overall_mshr_miss_rate::cpu01.inst     0.038350                       # mshr miss rate for overall accesses
system.cpu01.icache.overall_mshr_miss_rate::total     0.038350                       # mshr miss rate for overall accesses
system.cpu01.icache.ReadReq_avg_mshr_miss_latency::cpu01.inst 109995.283019                       # average ReadReq mshr miss latency
system.cpu01.icache.ReadReq_avg_mshr_miss_latency::total 109995.283019                       # average ReadReq mshr miss latency
system.cpu01.icache.demand_avg_mshr_miss_latency::cpu01.inst 109995.283019                       # average overall mshr miss latency
system.cpu01.icache.demand_avg_mshr_miss_latency::total 109995.283019                       # average overall mshr miss latency
system.cpu01.icache.overall_avg_mshr_miss_latency::cpu01.inst 109995.283019                       # average overall mshr miss latency
system.cpu01.icache.overall_avg_mshr_miss_latency::total 109995.283019                       # average overall mshr miss latency
system.cpu01.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu02.branchPred.lookups                 11242                       # Number of BP lookups
system.cpu02.branchPred.condPredicted           10577                       # Number of conditional branches predicted
system.cpu02.branchPred.condIncorrect             173                       # Number of conditional branches incorrect
system.cpu02.branchPred.BTBLookups               8348                       # Number of BTB lookups
system.cpu02.branchPred.BTBHits                  5633                       # Number of BTB hits
system.cpu02.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu02.branchPred.BTBHitPct           67.477240                       # BTB Hit Percentage
system.cpu02.branchPred.usedRAS                   287                       # Number of times the RAS was used to get a target.
system.cpu02.branchPred.RASInCorrect                1                       # Number of incorrect RAS predictions.
system.cpu02.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu02.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu02.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu02.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu02.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu02.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu02.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu02.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu02.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu02.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu02.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu02.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu02.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu02.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu02.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu02.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu02.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu02.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu02.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu02.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu02.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu02.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu02.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu02.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu02.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu02.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu02.dstage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu02.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu02.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu02.dtb.walker.walks                       0                       # Table walker walks requested
system.cpu02.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu02.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu02.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu02.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu02.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu02.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu02.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu02.dtb.inst_hits                          0                       # ITB inst hits
system.cpu02.dtb.inst_misses                        0                       # ITB inst misses
system.cpu02.dtb.read_hits                          0                       # DTB read hits
system.cpu02.dtb.read_misses                        0                       # DTB read misses
system.cpu02.dtb.write_hits                         0                       # DTB write hits
system.cpu02.dtb.write_misses                       0                       # DTB write misses
system.cpu02.dtb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu02.dtb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu02.dtb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu02.dtb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu02.dtb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu02.dtb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu02.dtb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu02.dtb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu02.dtb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu02.dtb.read_accesses                      0                       # DTB read accesses
system.cpu02.dtb.write_accesses                     0                       # DTB write accesses
system.cpu02.dtb.inst_accesses                      0                       # ITB inst accesses
system.cpu02.dtb.hits                               0                       # DTB hits
system.cpu02.dtb.misses                             0                       # DTB misses
system.cpu02.dtb.accesses                           0                       # DTB accesses
system.cpu02.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu02.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu02.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu02.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu02.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu02.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu02.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu02.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu02.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu02.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu02.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu02.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu02.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu02.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu02.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu02.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu02.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu02.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu02.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu02.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu02.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu02.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu02.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu02.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu02.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu02.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu02.istage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu02.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu02.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu02.itb.walker.walks                       0                       # Table walker walks requested
system.cpu02.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu02.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu02.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu02.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu02.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu02.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu02.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu02.itb.inst_hits                          0                       # ITB inst hits
system.cpu02.itb.inst_misses                        0                       # ITB inst misses
system.cpu02.itb.read_hits                          0                       # DTB read hits
system.cpu02.itb.read_misses                        0                       # DTB read misses
system.cpu02.itb.write_hits                         0                       # DTB write hits
system.cpu02.itb.write_misses                       0                       # DTB write misses
system.cpu02.itb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu02.itb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu02.itb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu02.itb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu02.itb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu02.itb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu02.itb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu02.itb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu02.itb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu02.itb.read_accesses                      0                       # DTB read accesses
system.cpu02.itb.write_accesses                     0                       # DTB write accesses
system.cpu02.itb.inst_accesses                      0                       # ITB inst accesses
system.cpu02.itb.hits                               0                       # DTB hits
system.cpu02.itb.misses                             0                       # DTB misses
system.cpu02.itb.accesses                           0                       # DTB accesses
system.cpu02.numCycles                          23029                       # number of cpu cycles simulated
system.cpu02.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu02.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu02.fetch.icacheStallCycles             2694                       # Number of cycles fetch is stalled on an Icache miss
system.cpu02.fetch.Insts                        47453                       # Number of instructions fetch has processed
system.cpu02.fetch.Branches                     11242                       # Number of branches that fetch encountered
system.cpu02.fetch.predictedBranches             5920                       # Number of branches that fetch has predicted taken
system.cpu02.fetch.Cycles                       13958                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu02.fetch.SquashCycles                   447                       # Number of cycles fetch has spent squashing
system.cpu02.fetch.MiscStallCycles                  3                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu02.fetch.NoActiveThreadStallCycles            1                       # Number of stall cycles due to no active thread to fetch from
system.cpu02.fetch.PendingTrapStallCycles            6                       # Number of stall cycles due to pending traps
system.cpu02.fetch.IcacheWaitRetryStallCycles           30                       # Number of stall cycles due to full MSHR
system.cpu02.fetch.CacheLines                    1332                       # Number of cache lines fetched
system.cpu02.fetch.IcacheSquashes                  78                       # Number of outstanding Icache misses that were squashed
system.cpu02.fetch.rateDist::samples            16915                       # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.rateDist::mean            2.961454                       # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.rateDist::stdev           3.732805                       # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.rateDist::0                   9950     58.82%     58.82% # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.rateDist::1                    246      1.45%     60.28% # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.rateDist::2                     89      0.53%     60.80% # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.rateDist::3                    271      1.60%     62.41% # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.rateDist::4                    197      1.16%     63.57% # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.rateDist::5                    247      1.46%     65.03% # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.rateDist::6                    201      1.19%     66.22% # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.rateDist::7                     85      0.50%     66.72% # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.rateDist::8                   5629     33.28%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.rateDist::max_value              8                       # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.rateDist::total              16915                       # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.branchRate                0.488167                       # Number of branch fetches per cycle
system.cpu02.fetch.rate                      2.060576                       # Number of inst fetches per cycle
system.cpu02.decode.IdleCycles                   3846                       # Number of cycles decode is idle
system.cpu02.decode.BlockedCycles                6667                       # Number of cycles decode is blocked
system.cpu02.decode.RunCycles                    2215                       # Number of cycles decode is running
system.cpu02.decode.UnblockCycles                3990                       # Number of cycles decode is unblocking
system.cpu02.decode.SquashCycles                  196                       # Number of cycles decode is squashing
system.cpu02.decode.BranchResolved                305                       # Number of times decode resolved a branch
system.cpu02.decode.BranchMispred                  27                       # Number of times decode detected a branch misprediction
system.cpu02.decode.DecodedInsts                46393                       # Number of instructions handled by decode
system.cpu02.decode.SquashedInsts                 101                       # Number of squashed instructions handled by decode
system.cpu02.rename.SquashCycles                  196                       # Number of cycles rename is squashing
system.cpu02.rename.IdleCycles                   4211                       # Number of cycles rename is idle
system.cpu02.rename.BlockCycles                  1250                       # Number of cycles rename is blocking
system.cpu02.rename.serializeStallCycles         2854                       # count of cycles rename stalled for serializing inst
system.cpu02.rename.RunCycles                    5791                       # Number of cycles rename is running
system.cpu02.rename.UnblockCycles                2612                       # Number of cycles rename is unblocking
system.cpu02.rename.RenamedInsts                45393                       # Number of instructions processed by rename
system.cpu02.rename.ROBFullEvents                   4                       # Number of times rename has blocked due to ROB full
system.cpu02.rename.IQFullEvents                 2327                       # Number of times rename has blocked due to IQ full
system.cpu02.rename.LQFullEvents                   14                       # Number of times rename has blocked due to LQ full
system.cpu02.rename.RenamedOperands             78520                       # Number of destination operands rename has renamed
system.cpu02.rename.RenameLookups              220134                       # Number of register rename lookups that rename has made
system.cpu02.rename.int_rename_lookups          61195                       # Number of integer rename lookups
system.cpu02.rename.CommittedMaps               69839                       # Number of HB maps that are committed
system.cpu02.rename.UndoneMaps                   8677                       # Number of HB maps that are undone due to squashing
system.cpu02.rename.serializingInsts               69                       # count of serializing insts renamed
system.cpu02.rename.tempSerializingInsts           68                       # count of temporary serializing insts renamed
system.cpu02.rename.skidInsts                    6502                       # count of insts added to the skid buffer
system.cpu02.memDep0.insertedLoads               6475                       # Number of loads inserted to the mem dependence unit.
system.cpu02.memDep0.insertedStores              1277                       # Number of stores inserted to the mem dependence unit.
system.cpu02.memDep0.conflictingLoads             529                       # Number of conflicting loads.
system.cpu02.memDep0.conflictingStores            582                       # Number of conflicting stores.
system.cpu02.iq.iqInstsAdded                    44384                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu02.iq.iqNonSpecInstsAdded               126                       # Number of non-speculative instructions added to the IQ
system.cpu02.iq.iqInstsIssued                   41621                       # Number of instructions issued
system.cpu02.iq.iqSquashedInstsIssued             387                       # Number of squashed instructions issued
system.cpu02.iq.iqSquashedInstsExamined          5047                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu02.iq.iqSquashedOperandsExamined        15860                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu02.iq.iqSquashedNonSpecRemoved           17                       # Number of squashed non-spec instructions that were removed
system.cpu02.iq.issued_per_cycle::samples        16915                       # Number of insts issued each cycle
system.cpu02.iq.issued_per_cycle::mean       2.460597                       # Number of insts issued each cycle
system.cpu02.iq.issued_per_cycle::stdev      1.869904                       # Number of insts issued each cycle
system.cpu02.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu02.iq.issued_per_cycle::0              5670     33.52%     33.52% # Number of insts issued each cycle
system.cpu02.iq.issued_per_cycle::1               679      4.01%     37.53% # Number of insts issued each cycle
system.cpu02.iq.issued_per_cycle::2               536      3.17%     40.70% # Number of insts issued each cycle
system.cpu02.iq.issued_per_cycle::3               250      1.48%     42.18% # Number of insts issued each cycle
system.cpu02.iq.issued_per_cycle::4              9780     57.82%    100.00% # Number of insts issued each cycle
system.cpu02.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu02.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu02.iq.issued_per_cycle::max_value            4                       # Number of insts issued each cycle
system.cpu02.iq.issued_per_cycle::total         16915                       # Number of insts issued each cycle
system.cpu02.iq.fu_full::No_OpClass                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu02.iq.fu_full::IntAlu                     0      0.00%      0.00% # attempts to use FU when none available
system.cpu02.iq.fu_full::IntMult                    5    100.00%    100.00% # attempts to use FU when none available
system.cpu02.iq.fu_full::IntDiv                     0      0.00%    100.00% # attempts to use FU when none available
system.cpu02.iq.fu_full::FloatAdd                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu02.iq.fu_full::FloatCmp                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu02.iq.fu_full::FloatCvt                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu02.iq.fu_full::FloatMult                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu02.iq.fu_full::FloatDiv                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu02.iq.fu_full::FloatSqrt                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdAdd                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdAddAcc                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdAlu                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdCmp                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdCvt                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdMisc                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdMult                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdMultAcc                0      0.00%    100.00% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdShift                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdShiftAcc               0      0.00%    100.00% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdSqrt                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdFloatAdd               0      0.00%    100.00% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdFloatAlu               0      0.00%    100.00% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdFloatCmp               0      0.00%    100.00% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdFloatCvt               0      0.00%    100.00% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdFloatDiv               0      0.00%    100.00% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdFloatMisc              0      0.00%    100.00% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdFloatMult              0      0.00%    100.00% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdFloatMultAcc            0      0.00%    100.00% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdFloatSqrt              0      0.00%    100.00% # attempts to use FU when none available
system.cpu02.iq.fu_full::MemRead                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu02.iq.fu_full::MemWrite                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu02.iq.fu_full::IprAccess                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu02.iq.fu_full::InstPrefetch               0      0.00%    100.00% # attempts to use FU when none available
system.cpu02.iq.FU_type_0::No_OpClass               0      0.00%      0.00% # Type of FU issued
system.cpu02.iq.FU_type_0::IntAlu               34172     82.10%     82.10% # Type of FU issued
system.cpu02.iq.FU_type_0::IntMult                196      0.47%     82.57% # Type of FU issued
system.cpu02.iq.FU_type_0::IntDiv                   0      0.00%     82.57% # Type of FU issued
system.cpu02.iq.FU_type_0::FloatAdd                 0      0.00%     82.57% # Type of FU issued
system.cpu02.iq.FU_type_0::FloatCmp                 0      0.00%     82.57% # Type of FU issued
system.cpu02.iq.FU_type_0::FloatCvt                 0      0.00%     82.57% # Type of FU issued
system.cpu02.iq.FU_type_0::FloatMult                0      0.00%     82.57% # Type of FU issued
system.cpu02.iq.FU_type_0::FloatDiv                 0      0.00%     82.57% # Type of FU issued
system.cpu02.iq.FU_type_0::FloatSqrt                0      0.00%     82.57% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdAdd                  0      0.00%     82.57% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdAddAcc               0      0.00%     82.57% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdAlu                  0      0.00%     82.57% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdCmp                  0      0.00%     82.57% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdCvt                  0      0.00%     82.57% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdMisc                 0      0.00%     82.57% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdMult                 0      0.00%     82.57% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdMultAcc              0      0.00%     82.57% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdShift                0      0.00%     82.57% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdShiftAcc             0      0.00%     82.57% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdSqrt                 0      0.00%     82.57% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdFloatAdd             0      0.00%     82.57% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdFloatAlu             0      0.00%     82.57% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdFloatCmp             0      0.00%     82.57% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdFloatCvt             0      0.00%     82.57% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdFloatDiv             0      0.00%     82.57% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdFloatMisc            0      0.00%     82.57% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdFloatMult            0      0.00%     82.57% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     82.57% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdFloatSqrt            0      0.00%     82.57% # Type of FU issued
system.cpu02.iq.FU_type_0::MemRead               6247     15.01%     97.58% # Type of FU issued
system.cpu02.iq.FU_type_0::MemWrite              1006      2.42%    100.00% # Type of FU issued
system.cpu02.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu02.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu02.iq.FU_type_0::total                41621                       # Type of FU issued
system.cpu02.iq.rate                         1.807330                       # Inst issue rate
system.cpu02.iq.fu_busy_cnt                         5                       # FU busy when requested
system.cpu02.iq.fu_busy_rate                 0.000120                       # FU busy rate (busy events/executed inst)
system.cpu02.iq.int_inst_queue_reads           100549                       # Number of integer instruction queue reads
system.cpu02.iq.int_inst_queue_writes           49571                       # Number of integer instruction queue writes
system.cpu02.iq.int_inst_queue_wakeup_accesses        41151                       # Number of integer instruction queue wakeup accesses
system.cpu02.iq.fp_inst_queue_reads                 0                       # Number of floating instruction queue reads
system.cpu02.iq.fp_inst_queue_writes                0                       # Number of floating instruction queue writes
system.cpu02.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu02.iq.int_alu_accesses                41626                       # Number of integer alu accesses
system.cpu02.iq.fp_alu_accesses                     0                       # Number of floating point alu accesses
system.cpu02.iew.lsq.thread0.forwLoads             15                       # Number of loads that had data forwarded from stores
system.cpu02.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu02.iew.lsq.thread0.squashedLoads          868                       # Number of loads squashed
system.cpu02.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu02.iew.lsq.thread0.memOrderViolation           14                       # Number of memory ordering violations
system.cpu02.iew.lsq.thread0.squashedStores          403                       # Number of stores squashed
system.cpu02.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu02.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu02.iew.lsq.thread0.rescheduledLoads           56                       # Number of loads that were rescheduled
system.cpu02.iew.lsq.thread0.cacheBlocked           84                       # Number of times an access to memory failed due to the cache being blocked
system.cpu02.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu02.iew.iewSquashCycles                  196                       # Number of cycles IEW is squashing
system.cpu02.iew.iewBlockCycles                   528                       # Number of cycles IEW is blocking
system.cpu02.iew.iewUnblockCycles                 521                       # Number of cycles IEW is unblocking
system.cpu02.iew.iewDispatchedInsts             44513                       # Number of instructions dispatched to IQ
system.cpu02.iew.iewDispSquashedInsts              48                       # Number of squashed instructions skipped by dispatch
system.cpu02.iew.iewDispLoadInsts                6475                       # Number of dispatched load instructions
system.cpu02.iew.iewDispStoreInsts               1277                       # Number of dispatched store instructions
system.cpu02.iew.iewDispNonSpecInsts               62                       # Number of dispatched non-speculative instructions
system.cpu02.iew.iewIQFullEvents                    1                       # Number of times the IQ has become full, causing a stall
system.cpu02.iew.iewLSQFullEvents                 520                       # Number of times the LSQ has become full, causing a stall
system.cpu02.iew.memOrderViolationEvents           14                       # Number of memory order violations
system.cpu02.iew.predictedTakenIncorrect           54                       # Number of branches that were predicted taken incorrectly
system.cpu02.iew.predictedNotTakenIncorrect          102                       # Number of branches that were predicted not taken incorrectly
system.cpu02.iew.branchMispredicts                156                       # Number of branch mispredicts detected at execute
system.cpu02.iew.iewExecutedInsts               41479                       # Number of executed instructions
system.cpu02.iew.iewExecLoadInsts                6190                       # Number of load instructions executed
system.cpu02.iew.iewExecSquashedInsts             142                       # Number of squashed instructions skipped in execute
system.cpu02.iew.exec_swp                           0                       # number of swp insts executed
system.cpu02.iew.exec_nop                           3                       # number of nop insts executed
system.cpu02.iew.exec_refs                       7162                       # number of memory reference insts executed
system.cpu02.iew.exec_branches                   9489                       # Number of branches executed
system.cpu02.iew.exec_stores                      972                       # Number of stores executed
system.cpu02.iew.exec_rate                   1.801164                       # Inst execution rate
system.cpu02.iew.wb_sent                        41229                       # cumulative count of insts sent to commit
system.cpu02.iew.wb_count                       41151                       # cumulative count of insts written-back
system.cpu02.iew.wb_producers                   29417                       # num instructions producing a value
system.cpu02.iew.wb_consumers                   59116                       # num instructions consuming a value
system.cpu02.iew.wb_penalized                       0                       # number of instrctions required to write to 'other' IQ
system.cpu02.iew.wb_rate                     1.786921                       # insts written-back per cycle
system.cpu02.iew.wb_fanout                   0.497615                       # average fanout of values written-back
system.cpu02.iew.wb_penalized_rate                  0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu02.commit.commitSquashedInsts          4982                       # The number of squashed insts skipped by commit
system.cpu02.commit.commitNonSpecStalls           109                       # The number of times commit has been forced to stall to communicate backwards
system.cpu02.commit.branchMispredicts             146                       # The number of times a branch was mispredicted
system.cpu02.commit.committed_per_cycle::samples        16190                       # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::mean     2.437492                       # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::stdev     2.461844                       # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::0         6090     37.62%     37.62% # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::1         1640     10.13%     47.75% # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::2          294      1.82%     49.56% # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::3         3396     20.98%     70.54% # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::4          168      1.04%     71.58% # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::5         3326     20.54%     92.12% # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::6          185      1.14%     93.26% # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::7           93      0.57%     93.84% # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::8          998      6.16%    100.00% # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::total        16190                       # Number of insts commited each cycle
system.cpu02.commit.committedInsts              38144                       # Number of instructions committed
system.cpu02.commit.committedOps                39463                       # Number of ops (including micro ops) committed
system.cpu02.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu02.commit.refs                         6481                       # Number of memory references committed
system.cpu02.commit.loads                        5607                       # Number of loads committed
system.cpu02.commit.membars                        52                       # Number of memory barriers committed
system.cpu02.commit.branches                     9193                       # Number of branches committed
system.cpu02.commit.fp_insts                        0                       # Number of committed floating point instructions.
system.cpu02.commit.int_insts                   30498                       # Number of committed integer instructions.
system.cpu02.commit.function_calls                140                       # Number of function calls committed.
system.cpu02.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu02.commit.op_class_0::IntAlu          32787     83.08%     83.08% # Class of committed instruction
system.cpu02.commit.op_class_0::IntMult           195      0.49%     83.58% # Class of committed instruction
system.cpu02.commit.op_class_0::IntDiv              0      0.00%     83.58% # Class of committed instruction
system.cpu02.commit.op_class_0::FloatAdd            0      0.00%     83.58% # Class of committed instruction
system.cpu02.commit.op_class_0::FloatCmp            0      0.00%     83.58% # Class of committed instruction
system.cpu02.commit.op_class_0::FloatCvt            0      0.00%     83.58% # Class of committed instruction
system.cpu02.commit.op_class_0::FloatMult            0      0.00%     83.58% # Class of committed instruction
system.cpu02.commit.op_class_0::FloatDiv            0      0.00%     83.58% # Class of committed instruction
system.cpu02.commit.op_class_0::FloatSqrt            0      0.00%     83.58% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdAdd             0      0.00%     83.58% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdAddAcc            0      0.00%     83.58% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdAlu             0      0.00%     83.58% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdCmp             0      0.00%     83.58% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdCvt             0      0.00%     83.58% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdMisc            0      0.00%     83.58% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdMult            0      0.00%     83.58% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdMultAcc            0      0.00%     83.58% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdShift            0      0.00%     83.58% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdShiftAcc            0      0.00%     83.58% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdSqrt            0      0.00%     83.58% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdFloatAdd            0      0.00%     83.58% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdFloatAlu            0      0.00%     83.58% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdFloatCmp            0      0.00%     83.58% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdFloatCvt            0      0.00%     83.58% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdFloatDiv            0      0.00%     83.58% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdFloatMisc            0      0.00%     83.58% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdFloatMult            0      0.00%     83.58% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdFloatMultAcc            0      0.00%     83.58% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdFloatSqrt            0      0.00%     83.58% # Class of committed instruction
system.cpu02.commit.op_class_0::MemRead          5607     14.21%     97.79% # Class of committed instruction
system.cpu02.commit.op_class_0::MemWrite          874      2.21%    100.00% # Class of committed instruction
system.cpu02.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu02.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu02.commit.op_class_0::total           39463                       # Class of committed instruction
system.cpu02.commit.bw_lim_events                 998                       # number cycles where commit BW limit reached
system.cpu02.rob.rob_reads                      59091                       # The number of ROB reads
system.cpu02.rob.rob_writes                     89686                       # The number of ROB writes
system.cpu02.timesIdled                            40                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu02.idleCycles                          6114                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu02.quiesceCycles                      60030                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu02.committedInsts                     38144                       # Number of Instructions Simulated
system.cpu02.committedOps                       39463                       # Number of Ops (including micro ops) Simulated
system.cpu02.cpi                             0.603738                       # CPI: Cycles Per Instruction
system.cpu02.cpi_total                       0.603738                       # CPI: Total CPI of All Threads
system.cpu02.ipc                             1.656346                       # IPC: Instructions Per Cycle
system.cpu02.ipc_total                       1.656346                       # IPC: Total IPC of All Threads
system.cpu02.int_regfile_reads                  55558                       # number of integer regfile reads
system.cpu02.int_regfile_writes                 17955                       # number of integer regfile writes
system.cpu02.fp_regfile_writes                    160                       # number of floating regfile writes
system.cpu02.cc_regfile_reads                  142275                       # number of cc regfile reads
system.cpu02.cc_regfile_writes                  54559                       # number of cc regfile writes
system.cpu02.misc_regfile_reads                  7828                       # number of misc regfile reads
system.cpu02.misc_regfile_writes                   67                       # number of misc regfile writes
system.cpu02.dcache.tags.replacements               0                       # number of replacements
system.cpu02.dcache.tags.tagsinuse           7.534627                       # Cycle average of tags in use
system.cpu02.dcache.tags.total_refs              6721                       # Total number of references to valid blocks.
system.cpu02.dcache.tags.sampled_refs              40                       # Sample count of references to valid blocks.
system.cpu02.dcache.tags.avg_refs          168.025000                       # Average number of references to valid blocks.
system.cpu02.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu02.dcache.tags.occ_blocks::cpu02.data     7.534627                       # Average occupied blocks per requestor
system.cpu02.dcache.tags.occ_percent::cpu02.data     0.007358                       # Average percentage of cache occupancy
system.cpu02.dcache.tags.occ_percent::total     0.007358                       # Average percentage of cache occupancy
system.cpu02.dcache.tags.occ_task_id_blocks::1024           40                       # Occupied blocks per task id
system.cpu02.dcache.tags.age_task_id_blocks_1024::0           28                       # Occupied blocks per task id
system.cpu02.dcache.tags.age_task_id_blocks_1024::1           12                       # Occupied blocks per task id
system.cpu02.dcache.tags.occ_task_id_percent::1024     0.039062                       # Percentage of cache occupancy per task id
system.cpu02.dcache.tags.tag_accesses           13856                       # Number of tag accesses
system.cpu02.dcache.tags.data_accesses          13856                       # Number of data accesses
system.cpu02.dcache.ReadReq_hits::cpu02.data         5892                       # number of ReadReq hits
system.cpu02.dcache.ReadReq_hits::total          5892                       # number of ReadReq hits
system.cpu02.dcache.WriteReq_hits::cpu02.data          830                       # number of WriteReq hits
system.cpu02.dcache.WriteReq_hits::total          830                       # number of WriteReq hits
system.cpu02.dcache.SoftPFReq_hits::cpu02.data            2                       # number of SoftPFReq hits
system.cpu02.dcache.SoftPFReq_hits::total            2                       # number of SoftPFReq hits
system.cpu02.dcache.LoadLockedReq_hits::cpu02.data            4                       # number of LoadLockedReq hits
system.cpu02.dcache.LoadLockedReq_hits::total            4                       # number of LoadLockedReq hits
system.cpu02.dcache.demand_hits::cpu02.data         6722                       # number of demand (read+write) hits
system.cpu02.dcache.demand_hits::total           6722                       # number of demand (read+write) hits
system.cpu02.dcache.overall_hits::cpu02.data         6724                       # number of overall hits
system.cpu02.dcache.overall_hits::total          6724                       # number of overall hits
system.cpu02.dcache.ReadReq_misses::cpu02.data          119                       # number of ReadReq misses
system.cpu02.dcache.ReadReq_misses::total          119                       # number of ReadReq misses
system.cpu02.dcache.WriteReq_misses::cpu02.data           26                       # number of WriteReq misses
system.cpu02.dcache.WriteReq_misses::total           26                       # number of WriteReq misses
system.cpu02.dcache.SoftPFReq_misses::cpu02.data            3                       # number of SoftPFReq misses
system.cpu02.dcache.SoftPFReq_misses::total            3                       # number of SoftPFReq misses
system.cpu02.dcache.LoadLockedReq_misses::cpu02.data           12                       # number of LoadLockedReq misses
system.cpu02.dcache.LoadLockedReq_misses::total           12                       # number of LoadLockedReq misses
system.cpu02.dcache.StoreCondReq_misses::cpu02.data            7                       # number of StoreCondReq misses
system.cpu02.dcache.StoreCondReq_misses::total            7                       # number of StoreCondReq misses
system.cpu02.dcache.demand_misses::cpu02.data          145                       # number of demand (read+write) misses
system.cpu02.dcache.demand_misses::total          145                       # number of demand (read+write) misses
system.cpu02.dcache.overall_misses::cpu02.data          148                       # number of overall misses
system.cpu02.dcache.overall_misses::total          148                       # number of overall misses
system.cpu02.dcache.ReadReq_miss_latency::cpu02.data      7415961                       # number of ReadReq miss cycles
system.cpu02.dcache.ReadReq_miss_latency::total      7415961                       # number of ReadReq miss cycles
system.cpu02.dcache.WriteReq_miss_latency::cpu02.data      3977500                       # number of WriteReq miss cycles
system.cpu02.dcache.WriteReq_miss_latency::total      3977500                       # number of WriteReq miss cycles
system.cpu02.dcache.LoadLockedReq_miss_latency::cpu02.data       280497                       # number of LoadLockedReq miss cycles
system.cpu02.dcache.LoadLockedReq_miss_latency::total       280497                       # number of LoadLockedReq miss cycles
system.cpu02.dcache.StoreCondReq_miss_latency::cpu02.data        38499                       # number of StoreCondReq miss cycles
system.cpu02.dcache.StoreCondReq_miss_latency::total        38499                       # number of StoreCondReq miss cycles
system.cpu02.dcache.StoreCondFailReq_miss_latency::cpu02.data        96500                       # number of StoreCondFailReq miss cycles
system.cpu02.dcache.StoreCondFailReq_miss_latency::total        96500                       # number of StoreCondFailReq miss cycles
system.cpu02.dcache.demand_miss_latency::cpu02.data     11393461                       # number of demand (read+write) miss cycles
system.cpu02.dcache.demand_miss_latency::total     11393461                       # number of demand (read+write) miss cycles
system.cpu02.dcache.overall_miss_latency::cpu02.data     11393461                       # number of overall miss cycles
system.cpu02.dcache.overall_miss_latency::total     11393461                       # number of overall miss cycles
system.cpu02.dcache.ReadReq_accesses::cpu02.data         6011                       # number of ReadReq accesses(hits+misses)
system.cpu02.dcache.ReadReq_accesses::total         6011                       # number of ReadReq accesses(hits+misses)
system.cpu02.dcache.WriteReq_accesses::cpu02.data          856                       # number of WriteReq accesses(hits+misses)
system.cpu02.dcache.WriteReq_accesses::total          856                       # number of WriteReq accesses(hits+misses)
system.cpu02.dcache.SoftPFReq_accesses::cpu02.data            5                       # number of SoftPFReq accesses(hits+misses)
system.cpu02.dcache.SoftPFReq_accesses::total            5                       # number of SoftPFReq accesses(hits+misses)
system.cpu02.dcache.LoadLockedReq_accesses::cpu02.data           16                       # number of LoadLockedReq accesses(hits+misses)
system.cpu02.dcache.LoadLockedReq_accesses::total           16                       # number of LoadLockedReq accesses(hits+misses)
system.cpu02.dcache.StoreCondReq_accesses::cpu02.data            7                       # number of StoreCondReq accesses(hits+misses)
system.cpu02.dcache.StoreCondReq_accesses::total            7                       # number of StoreCondReq accesses(hits+misses)
system.cpu02.dcache.demand_accesses::cpu02.data         6867                       # number of demand (read+write) accesses
system.cpu02.dcache.demand_accesses::total         6867                       # number of demand (read+write) accesses
system.cpu02.dcache.overall_accesses::cpu02.data         6872                       # number of overall (read+write) accesses
system.cpu02.dcache.overall_accesses::total         6872                       # number of overall (read+write) accesses
system.cpu02.dcache.ReadReq_miss_rate::cpu02.data     0.019797                       # miss rate for ReadReq accesses
system.cpu02.dcache.ReadReq_miss_rate::total     0.019797                       # miss rate for ReadReq accesses
system.cpu02.dcache.WriteReq_miss_rate::cpu02.data     0.030374                       # miss rate for WriteReq accesses
system.cpu02.dcache.WriteReq_miss_rate::total     0.030374                       # miss rate for WriteReq accesses
system.cpu02.dcache.SoftPFReq_miss_rate::cpu02.data     0.600000                       # miss rate for SoftPFReq accesses
system.cpu02.dcache.SoftPFReq_miss_rate::total     0.600000                       # miss rate for SoftPFReq accesses
system.cpu02.dcache.LoadLockedReq_miss_rate::cpu02.data     0.750000                       # miss rate for LoadLockedReq accesses
system.cpu02.dcache.LoadLockedReq_miss_rate::total     0.750000                       # miss rate for LoadLockedReq accesses
system.cpu02.dcache.StoreCondReq_miss_rate::cpu02.data            1                       # miss rate for StoreCondReq accesses
system.cpu02.dcache.StoreCondReq_miss_rate::total            1                       # miss rate for StoreCondReq accesses
system.cpu02.dcache.demand_miss_rate::cpu02.data     0.021115                       # miss rate for demand accesses
system.cpu02.dcache.demand_miss_rate::total     0.021115                       # miss rate for demand accesses
system.cpu02.dcache.overall_miss_rate::cpu02.data     0.021537                       # miss rate for overall accesses
system.cpu02.dcache.overall_miss_rate::total     0.021537                       # miss rate for overall accesses
system.cpu02.dcache.ReadReq_avg_miss_latency::cpu02.data        62319                       # average ReadReq miss latency
system.cpu02.dcache.ReadReq_avg_miss_latency::total        62319                       # average ReadReq miss latency
system.cpu02.dcache.WriteReq_avg_miss_latency::cpu02.data 152980.769231                       # average WriteReq miss latency
system.cpu02.dcache.WriteReq_avg_miss_latency::total 152980.769231                       # average WriteReq miss latency
system.cpu02.dcache.LoadLockedReq_avg_miss_latency::cpu02.data 23374.750000                       # average LoadLockedReq miss latency
system.cpu02.dcache.LoadLockedReq_avg_miss_latency::total 23374.750000                       # average LoadLockedReq miss latency
system.cpu02.dcache.StoreCondReq_avg_miss_latency::cpu02.data  5499.857143                       # average StoreCondReq miss latency
system.cpu02.dcache.StoreCondReq_avg_miss_latency::total  5499.857143                       # average StoreCondReq miss latency
system.cpu02.dcache.StoreCondFailReq_avg_miss_latency::cpu02.data          inf                       # average StoreCondFailReq miss latency
system.cpu02.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu02.dcache.demand_avg_miss_latency::cpu02.data 78575.593103                       # average overall miss latency
system.cpu02.dcache.demand_avg_miss_latency::total 78575.593103                       # average overall miss latency
system.cpu02.dcache.overall_avg_miss_latency::cpu02.data 76982.844595                       # average overall miss latency
system.cpu02.dcache.overall_avg_miss_latency::total 76982.844595                       # average overall miss latency
system.cpu02.dcache.blocked_cycles::no_mshrs           42                       # number of cycles access was blocked
system.cpu02.dcache.blocked_cycles::no_targets          276                       # number of cycles access was blocked
system.cpu02.dcache.blocked::no_mshrs               5                       # number of cycles access was blocked
system.cpu02.dcache.blocked::no_targets             1                       # number of cycles access was blocked
system.cpu02.dcache.avg_blocked_cycles::no_mshrs     8.400000                       # average number of cycles each access was blocked
system.cpu02.dcache.avg_blocked_cycles::no_targets          276                       # average number of cycles each access was blocked
system.cpu02.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu02.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu02.dcache.ReadReq_mshr_hits::cpu02.data           79                       # number of ReadReq MSHR hits
system.cpu02.dcache.ReadReq_mshr_hits::total           79                       # number of ReadReq MSHR hits
system.cpu02.dcache.WriteReq_mshr_hits::cpu02.data           17                       # number of WriteReq MSHR hits
system.cpu02.dcache.WriteReq_mshr_hits::total           17                       # number of WriteReq MSHR hits
system.cpu02.dcache.demand_mshr_hits::cpu02.data           96                       # number of demand (read+write) MSHR hits
system.cpu02.dcache.demand_mshr_hits::total           96                       # number of demand (read+write) MSHR hits
system.cpu02.dcache.overall_mshr_hits::cpu02.data           96                       # number of overall MSHR hits
system.cpu02.dcache.overall_mshr_hits::total           96                       # number of overall MSHR hits
system.cpu02.dcache.ReadReq_mshr_misses::cpu02.data           40                       # number of ReadReq MSHR misses
system.cpu02.dcache.ReadReq_mshr_misses::total           40                       # number of ReadReq MSHR misses
system.cpu02.dcache.WriteReq_mshr_misses::cpu02.data            9                       # number of WriteReq MSHR misses
system.cpu02.dcache.WriteReq_mshr_misses::total            9                       # number of WriteReq MSHR misses
system.cpu02.dcache.SoftPFReq_mshr_misses::cpu02.data            2                       # number of SoftPFReq MSHR misses
system.cpu02.dcache.SoftPFReq_mshr_misses::total            2                       # number of SoftPFReq MSHR misses
system.cpu02.dcache.LoadLockedReq_mshr_misses::cpu02.data           12                       # number of LoadLockedReq MSHR misses
system.cpu02.dcache.LoadLockedReq_mshr_misses::total           12                       # number of LoadLockedReq MSHR misses
system.cpu02.dcache.StoreCondReq_mshr_misses::cpu02.data            7                       # number of StoreCondReq MSHR misses
system.cpu02.dcache.StoreCondReq_mshr_misses::total            7                       # number of StoreCondReq MSHR misses
system.cpu02.dcache.demand_mshr_misses::cpu02.data           49                       # number of demand (read+write) MSHR misses
system.cpu02.dcache.demand_mshr_misses::total           49                       # number of demand (read+write) MSHR misses
system.cpu02.dcache.overall_mshr_misses::cpu02.data           51                       # number of overall MSHR misses
system.cpu02.dcache.overall_mshr_misses::total           51                       # number of overall MSHR misses
system.cpu02.dcache.ReadReq_mshr_miss_latency::cpu02.data      2007753                       # number of ReadReq MSHR miss cycles
system.cpu02.dcache.ReadReq_mshr_miss_latency::total      2007753                       # number of ReadReq MSHR miss cycles
system.cpu02.dcache.WriteReq_mshr_miss_latency::cpu02.data      1211000                       # number of WriteReq MSHR miss cycles
system.cpu02.dcache.WriteReq_mshr_miss_latency::total      1211000                       # number of WriteReq MSHR miss cycles
system.cpu02.dcache.SoftPFReq_mshr_miss_latency::cpu02.data        23501                       # number of SoftPFReq MSHR miss cycles
system.cpu02.dcache.SoftPFReq_mshr_miss_latency::total        23501                       # number of SoftPFReq MSHR miss cycles
system.cpu02.dcache.LoadLockedReq_mshr_miss_latency::cpu02.data       239503                       # number of LoadLockedReq MSHR miss cycles
system.cpu02.dcache.LoadLockedReq_mshr_miss_latency::total       239503                       # number of LoadLockedReq MSHR miss cycles
system.cpu02.dcache.StoreCondReq_mshr_miss_latency::cpu02.data        28001                       # number of StoreCondReq MSHR miss cycles
system.cpu02.dcache.StoreCondReq_mshr_miss_latency::total        28001                       # number of StoreCondReq MSHR miss cycles
system.cpu02.dcache.StoreCondFailReq_mshr_miss_latency::cpu02.data        84500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu02.dcache.StoreCondFailReq_mshr_miss_latency::total        84500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu02.dcache.demand_mshr_miss_latency::cpu02.data      3218753                       # number of demand (read+write) MSHR miss cycles
system.cpu02.dcache.demand_mshr_miss_latency::total      3218753                       # number of demand (read+write) MSHR miss cycles
system.cpu02.dcache.overall_mshr_miss_latency::cpu02.data      3242254                       # number of overall MSHR miss cycles
system.cpu02.dcache.overall_mshr_miss_latency::total      3242254                       # number of overall MSHR miss cycles
system.cpu02.dcache.ReadReq_mshr_miss_rate::cpu02.data     0.006654                       # mshr miss rate for ReadReq accesses
system.cpu02.dcache.ReadReq_mshr_miss_rate::total     0.006654                       # mshr miss rate for ReadReq accesses
system.cpu02.dcache.WriteReq_mshr_miss_rate::cpu02.data     0.010514                       # mshr miss rate for WriteReq accesses
system.cpu02.dcache.WriteReq_mshr_miss_rate::total     0.010514                       # mshr miss rate for WriteReq accesses
system.cpu02.dcache.SoftPFReq_mshr_miss_rate::cpu02.data     0.400000                       # mshr miss rate for SoftPFReq accesses
system.cpu02.dcache.SoftPFReq_mshr_miss_rate::total     0.400000                       # mshr miss rate for SoftPFReq accesses
system.cpu02.dcache.LoadLockedReq_mshr_miss_rate::cpu02.data     0.750000                       # mshr miss rate for LoadLockedReq accesses
system.cpu02.dcache.LoadLockedReq_mshr_miss_rate::total     0.750000                       # mshr miss rate for LoadLockedReq accesses
system.cpu02.dcache.StoreCondReq_mshr_miss_rate::cpu02.data            1                       # mshr miss rate for StoreCondReq accesses
system.cpu02.dcache.StoreCondReq_mshr_miss_rate::total            1                       # mshr miss rate for StoreCondReq accesses
system.cpu02.dcache.demand_mshr_miss_rate::cpu02.data     0.007136                       # mshr miss rate for demand accesses
system.cpu02.dcache.demand_mshr_miss_rate::total     0.007136                       # mshr miss rate for demand accesses
system.cpu02.dcache.overall_mshr_miss_rate::cpu02.data     0.007421                       # mshr miss rate for overall accesses
system.cpu02.dcache.overall_mshr_miss_rate::total     0.007421                       # mshr miss rate for overall accesses
system.cpu02.dcache.ReadReq_avg_mshr_miss_latency::cpu02.data 50193.825000                       # average ReadReq mshr miss latency
system.cpu02.dcache.ReadReq_avg_mshr_miss_latency::total 50193.825000                       # average ReadReq mshr miss latency
system.cpu02.dcache.WriteReq_avg_mshr_miss_latency::cpu02.data 134555.555556                       # average WriteReq mshr miss latency
system.cpu02.dcache.WriteReq_avg_mshr_miss_latency::total 134555.555556                       # average WriteReq mshr miss latency
system.cpu02.dcache.SoftPFReq_avg_mshr_miss_latency::cpu02.data 11750.500000                       # average SoftPFReq mshr miss latency
system.cpu02.dcache.SoftPFReq_avg_mshr_miss_latency::total 11750.500000                       # average SoftPFReq mshr miss latency
system.cpu02.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu02.data 19958.583333                       # average LoadLockedReq mshr miss latency
system.cpu02.dcache.LoadLockedReq_avg_mshr_miss_latency::total 19958.583333                       # average LoadLockedReq mshr miss latency
system.cpu02.dcache.StoreCondReq_avg_mshr_miss_latency::cpu02.data  4000.142857                       # average StoreCondReq mshr miss latency
system.cpu02.dcache.StoreCondReq_avg_mshr_miss_latency::total  4000.142857                       # average StoreCondReq mshr miss latency
system.cpu02.dcache.StoreCondFailReq_avg_mshr_miss_latency::cpu02.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu02.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu02.dcache.demand_avg_mshr_miss_latency::cpu02.data 65688.836735                       # average overall mshr miss latency
system.cpu02.dcache.demand_avg_mshr_miss_latency::total 65688.836735                       # average overall mshr miss latency
system.cpu02.dcache.overall_avg_mshr_miss_latency::cpu02.data 63573.607843                       # average overall mshr miss latency
system.cpu02.dcache.overall_avg_mshr_miss_latency::total 63573.607843                       # average overall mshr miss latency
system.cpu02.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu02.icache.tags.replacements               0                       # number of replacements
system.cpu02.icache.tags.tagsinuse          10.360979                       # Cycle average of tags in use
system.cpu02.icache.tags.total_refs              1259                       # Total number of references to valid blocks.
system.cpu02.icache.tags.sampled_refs              52                       # Sample count of references to valid blocks.
system.cpu02.icache.tags.avg_refs           24.211538                       # Average number of references to valid blocks.
system.cpu02.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu02.icache.tags.occ_blocks::cpu02.inst    10.360979                       # Average occupied blocks per requestor
system.cpu02.icache.tags.occ_percent::cpu02.inst     0.020236                       # Average percentage of cache occupancy
system.cpu02.icache.tags.occ_percent::total     0.020236                       # Average percentage of cache occupancy
system.cpu02.icache.tags.occ_task_id_blocks::1024           52                       # Occupied blocks per task id
system.cpu02.icache.tags.age_task_id_blocks_1024::0           37                       # Occupied blocks per task id
system.cpu02.icache.tags.age_task_id_blocks_1024::1           15                       # Occupied blocks per task id
system.cpu02.icache.tags.occ_task_id_percent::1024     0.101562                       # Percentage of cache occupancy per task id
system.cpu02.icache.tags.tag_accesses            2716                       # Number of tag accesses
system.cpu02.icache.tags.data_accesses           2716                       # Number of data accesses
system.cpu02.icache.ReadReq_hits::cpu02.inst         1259                       # number of ReadReq hits
system.cpu02.icache.ReadReq_hits::total          1259                       # number of ReadReq hits
system.cpu02.icache.demand_hits::cpu02.inst         1259                       # number of demand (read+write) hits
system.cpu02.icache.demand_hits::total           1259                       # number of demand (read+write) hits
system.cpu02.icache.overall_hits::cpu02.inst         1259                       # number of overall hits
system.cpu02.icache.overall_hits::total          1259                       # number of overall hits
system.cpu02.icache.ReadReq_misses::cpu02.inst           73                       # number of ReadReq misses
system.cpu02.icache.ReadReq_misses::total           73                       # number of ReadReq misses
system.cpu02.icache.demand_misses::cpu02.inst           73                       # number of demand (read+write) misses
system.cpu02.icache.demand_misses::total           73                       # number of demand (read+write) misses
system.cpu02.icache.overall_misses::cpu02.inst           73                       # number of overall misses
system.cpu02.icache.overall_misses::total           73                       # number of overall misses
system.cpu02.icache.ReadReq_miss_latency::cpu02.inst      8404750                       # number of ReadReq miss cycles
system.cpu02.icache.ReadReq_miss_latency::total      8404750                       # number of ReadReq miss cycles
system.cpu02.icache.demand_miss_latency::cpu02.inst      8404750                       # number of demand (read+write) miss cycles
system.cpu02.icache.demand_miss_latency::total      8404750                       # number of demand (read+write) miss cycles
system.cpu02.icache.overall_miss_latency::cpu02.inst      8404750                       # number of overall miss cycles
system.cpu02.icache.overall_miss_latency::total      8404750                       # number of overall miss cycles
system.cpu02.icache.ReadReq_accesses::cpu02.inst         1332                       # number of ReadReq accesses(hits+misses)
system.cpu02.icache.ReadReq_accesses::total         1332                       # number of ReadReq accesses(hits+misses)
system.cpu02.icache.demand_accesses::cpu02.inst         1332                       # number of demand (read+write) accesses
system.cpu02.icache.demand_accesses::total         1332                       # number of demand (read+write) accesses
system.cpu02.icache.overall_accesses::cpu02.inst         1332                       # number of overall (read+write) accesses
system.cpu02.icache.overall_accesses::total         1332                       # number of overall (read+write) accesses
system.cpu02.icache.ReadReq_miss_rate::cpu02.inst     0.054805                       # miss rate for ReadReq accesses
system.cpu02.icache.ReadReq_miss_rate::total     0.054805                       # miss rate for ReadReq accesses
system.cpu02.icache.demand_miss_rate::cpu02.inst     0.054805                       # miss rate for demand accesses
system.cpu02.icache.demand_miss_rate::total     0.054805                       # miss rate for demand accesses
system.cpu02.icache.overall_miss_rate::cpu02.inst     0.054805                       # miss rate for overall accesses
system.cpu02.icache.overall_miss_rate::total     0.054805                       # miss rate for overall accesses
system.cpu02.icache.ReadReq_avg_miss_latency::cpu02.inst 115133.561644                       # average ReadReq miss latency
system.cpu02.icache.ReadReq_avg_miss_latency::total 115133.561644                       # average ReadReq miss latency
system.cpu02.icache.demand_avg_miss_latency::cpu02.inst 115133.561644                       # average overall miss latency
system.cpu02.icache.demand_avg_miss_latency::total 115133.561644                       # average overall miss latency
system.cpu02.icache.overall_avg_miss_latency::cpu02.inst 115133.561644                       # average overall miss latency
system.cpu02.icache.overall_avg_miss_latency::total 115133.561644                       # average overall miss latency
system.cpu02.icache.blocked_cycles::no_mshrs          156                       # number of cycles access was blocked
system.cpu02.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu02.icache.blocked::no_mshrs               2                       # number of cycles access was blocked
system.cpu02.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu02.icache.avg_blocked_cycles::no_mshrs           78                       # average number of cycles each access was blocked
system.cpu02.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu02.icache.fast_writes                     0                       # number of fast writes performed
system.cpu02.icache.cache_copies                    0                       # number of cache copies performed
system.cpu02.icache.ReadReq_mshr_hits::cpu02.inst           21                       # number of ReadReq MSHR hits
system.cpu02.icache.ReadReq_mshr_hits::total           21                       # number of ReadReq MSHR hits
system.cpu02.icache.demand_mshr_hits::cpu02.inst           21                       # number of demand (read+write) MSHR hits
system.cpu02.icache.demand_mshr_hits::total           21                       # number of demand (read+write) MSHR hits
system.cpu02.icache.overall_mshr_hits::cpu02.inst           21                       # number of overall MSHR hits
system.cpu02.icache.overall_mshr_hits::total           21                       # number of overall MSHR hits
system.cpu02.icache.ReadReq_mshr_misses::cpu02.inst           52                       # number of ReadReq MSHR misses
system.cpu02.icache.ReadReq_mshr_misses::total           52                       # number of ReadReq MSHR misses
system.cpu02.icache.demand_mshr_misses::cpu02.inst           52                       # number of demand (read+write) MSHR misses
system.cpu02.icache.demand_mshr_misses::total           52                       # number of demand (read+write) MSHR misses
system.cpu02.icache.overall_mshr_misses::cpu02.inst           52                       # number of overall MSHR misses
system.cpu02.icache.overall_mshr_misses::total           52                       # number of overall MSHR misses
system.cpu02.icache.ReadReq_mshr_miss_latency::cpu02.inst      5979250                       # number of ReadReq MSHR miss cycles
system.cpu02.icache.ReadReq_mshr_miss_latency::total      5979250                       # number of ReadReq MSHR miss cycles
system.cpu02.icache.demand_mshr_miss_latency::cpu02.inst      5979250                       # number of demand (read+write) MSHR miss cycles
system.cpu02.icache.demand_mshr_miss_latency::total      5979250                       # number of demand (read+write) MSHR miss cycles
system.cpu02.icache.overall_mshr_miss_latency::cpu02.inst      5979250                       # number of overall MSHR miss cycles
system.cpu02.icache.overall_mshr_miss_latency::total      5979250                       # number of overall MSHR miss cycles
system.cpu02.icache.ReadReq_mshr_miss_rate::cpu02.inst     0.039039                       # mshr miss rate for ReadReq accesses
system.cpu02.icache.ReadReq_mshr_miss_rate::total     0.039039                       # mshr miss rate for ReadReq accesses
system.cpu02.icache.demand_mshr_miss_rate::cpu02.inst     0.039039                       # mshr miss rate for demand accesses
system.cpu02.icache.demand_mshr_miss_rate::total     0.039039                       # mshr miss rate for demand accesses
system.cpu02.icache.overall_mshr_miss_rate::cpu02.inst     0.039039                       # mshr miss rate for overall accesses
system.cpu02.icache.overall_mshr_miss_rate::total     0.039039                       # mshr miss rate for overall accesses
system.cpu02.icache.ReadReq_avg_mshr_miss_latency::cpu02.inst 114985.576923                       # average ReadReq mshr miss latency
system.cpu02.icache.ReadReq_avg_mshr_miss_latency::total 114985.576923                       # average ReadReq mshr miss latency
system.cpu02.icache.demand_avg_mshr_miss_latency::cpu02.inst 114985.576923                       # average overall mshr miss latency
system.cpu02.icache.demand_avg_mshr_miss_latency::total 114985.576923                       # average overall mshr miss latency
system.cpu02.icache.overall_avg_mshr_miss_latency::cpu02.inst 114985.576923                       # average overall mshr miss latency
system.cpu02.icache.overall_avg_mshr_miss_latency::total 114985.576923                       # average overall mshr miss latency
system.cpu02.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu03.branchPred.lookups                 11754                       # Number of BP lookups
system.cpu03.branchPred.condPredicted           11095                       # Number of conditional branches predicted
system.cpu03.branchPred.condIncorrect             160                       # Number of conditional branches incorrect
system.cpu03.branchPred.BTBLookups              11321                       # Number of BTB lookups
system.cpu03.branchPred.BTBHits                  5870                       # Number of BTB hits
system.cpu03.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu03.branchPred.BTBHitPct           51.850543                       # BTB Hit Percentage
system.cpu03.branchPred.usedRAS                   290                       # Number of times the RAS was used to get a target.
system.cpu03.branchPred.RASInCorrect                1                       # Number of incorrect RAS predictions.
system.cpu03.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu03.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu03.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu03.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu03.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu03.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu03.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu03.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu03.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu03.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu03.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu03.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu03.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu03.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu03.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu03.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu03.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu03.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu03.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu03.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu03.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu03.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu03.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu03.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu03.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu03.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu03.dstage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu03.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu03.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu03.dtb.walker.walks                       0                       # Table walker walks requested
system.cpu03.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu03.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu03.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu03.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu03.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu03.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu03.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu03.dtb.inst_hits                          0                       # ITB inst hits
system.cpu03.dtb.inst_misses                        0                       # ITB inst misses
system.cpu03.dtb.read_hits                          0                       # DTB read hits
system.cpu03.dtb.read_misses                        0                       # DTB read misses
system.cpu03.dtb.write_hits                         0                       # DTB write hits
system.cpu03.dtb.write_misses                       0                       # DTB write misses
system.cpu03.dtb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu03.dtb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu03.dtb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu03.dtb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu03.dtb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu03.dtb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu03.dtb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu03.dtb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu03.dtb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu03.dtb.read_accesses                      0                       # DTB read accesses
system.cpu03.dtb.write_accesses                     0                       # DTB write accesses
system.cpu03.dtb.inst_accesses                      0                       # ITB inst accesses
system.cpu03.dtb.hits                               0                       # DTB hits
system.cpu03.dtb.misses                             0                       # DTB misses
system.cpu03.dtb.accesses                           0                       # DTB accesses
system.cpu03.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu03.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu03.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu03.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu03.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu03.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu03.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu03.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu03.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu03.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu03.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu03.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu03.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu03.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu03.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu03.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu03.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu03.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu03.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu03.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu03.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu03.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu03.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu03.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu03.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu03.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu03.istage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu03.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu03.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu03.itb.walker.walks                       0                       # Table walker walks requested
system.cpu03.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu03.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu03.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu03.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu03.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu03.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu03.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu03.itb.inst_hits                          0                       # ITB inst hits
system.cpu03.itb.inst_misses                        0                       # ITB inst misses
system.cpu03.itb.read_hits                          0                       # DTB read hits
system.cpu03.itb.read_misses                        0                       # DTB read misses
system.cpu03.itb.write_hits                         0                       # DTB write hits
system.cpu03.itb.write_misses                       0                       # DTB write misses
system.cpu03.itb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu03.itb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu03.itb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu03.itb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu03.itb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu03.itb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu03.itb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu03.itb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu03.itb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu03.itb.read_accesses                      0                       # DTB read accesses
system.cpu03.itb.write_accesses                     0                       # DTB write accesses
system.cpu03.itb.inst_accesses                      0                       # ITB inst accesses
system.cpu03.itb.hits                               0                       # DTB hits
system.cpu03.itb.misses                             0                       # DTB misses
system.cpu03.itb.accesses                           0                       # DTB accesses
system.cpu03.numCycles                          22730                       # number of cpu cycles simulated
system.cpu03.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu03.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu03.fetch.icacheStallCycles             2689                       # Number of cycles fetch is stalled on an Icache miss
system.cpu03.fetch.Insts                        49483                       # Number of instructions fetch has processed
system.cpu03.fetch.Branches                     11754                       # Number of branches that fetch encountered
system.cpu03.fetch.predictedBranches             6160                       # Number of branches that fetch has predicted taken
system.cpu03.fetch.Cycles                       13759                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu03.fetch.SquashCycles                   427                       # Number of cycles fetch has spent squashing
system.cpu03.fetch.MiscStallCycles                  2                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu03.fetch.NoActiveThreadStallCycles            1                       # Number of stall cycles due to no active thread to fetch from
system.cpu03.fetch.PendingTrapStallCycles            6                       # Number of stall cycles due to pending traps
system.cpu03.fetch.IcacheWaitRetryStallCycles           13                       # Number of stall cycles due to full MSHR
system.cpu03.fetch.CacheLines                    1317                       # Number of cache lines fetched
system.cpu03.fetch.IcacheSquashes                  67                       # Number of outstanding Icache misses that were squashed
system.cpu03.fetch.rateDist::samples            16683                       # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.rateDist::mean            3.124378                       # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.rateDist::stdev           3.769359                       # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.rateDist::0                   9439     56.58%     56.58% # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.rateDist::1                    253      1.52%     58.10% # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.rateDist::2                    123      0.74%     58.83% # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.rateDist::3                    257      1.54%     60.37% # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.rateDist::4                    197      1.18%     61.55% # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.rateDist::5                    232      1.39%     62.94% # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.rateDist::6                    233      1.40%     64.34% # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.rateDist::7                     84      0.50%     64.84% # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.rateDist::8                   5865     35.16%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.rateDist::max_value              8                       # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.rateDist::total              16683                       # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.branchRate                0.517114                       # Number of branch fetches per cycle
system.cpu03.fetch.rate                      2.176991                       # Number of inst fetches per cycle
system.cpu03.decode.IdleCycles                   3869                       # Number of cycles decode is idle
system.cpu03.decode.BlockedCycles                6193                       # Number of cycles decode is blocked
system.cpu03.decode.RunCycles                    2289                       # Number of cycles decode is running
system.cpu03.decode.UnblockCycles                4145                       # Number of cycles decode is unblocking
system.cpu03.decode.SquashCycles                  186                       # Number of cycles decode is squashing
system.cpu03.decode.BranchResolved                303                       # Number of times decode resolved a branch
system.cpu03.decode.BranchMispred                  27                       # Number of times decode detected a branch misprediction
system.cpu03.decode.DecodedInsts                48277                       # Number of instructions handled by decode
system.cpu03.decode.SquashedInsts                 109                       # Number of squashed instructions handled by decode
system.cpu03.rename.SquashCycles                  186                       # Number of cycles rename is squashing
system.cpu03.rename.IdleCycles                   4277                       # Number of cycles rename is idle
system.cpu03.rename.BlockCycles                   827                       # Number of cycles rename is blocking
system.cpu03.rename.serializeStallCycles         2649                       # count of cycles rename stalled for serializing inst
system.cpu03.rename.RunCycles                    5979                       # Number of cycles rename is running
system.cpu03.rename.UnblockCycles                2764                       # Number of cycles rename is unblocking
system.cpu03.rename.RenamedInsts                47312                       # Number of instructions processed by rename
system.cpu03.rename.ROBFullEvents                   7                       # Number of times rename has blocked due to ROB full
system.cpu03.rename.IQFullEvents                 2447                       # Number of times rename has blocked due to IQ full
system.cpu03.rename.LQFullEvents                    9                       # Number of times rename has blocked due to LQ full
system.cpu03.rename.RenamedOperands             82208                       # Number of destination operands rename has renamed
system.cpu03.rename.RenameLookups              229471                       # Number of register rename lookups that rename has made
system.cpu03.rename.int_rename_lookups          63854                       # Number of integer rename lookups
system.cpu03.rename.CommittedMaps               73468                       # Number of HB maps that are committed
system.cpu03.rename.UndoneMaps                   8729                       # Number of HB maps that are undone due to squashing
system.cpu03.rename.serializingInsts               69                       # count of serializing insts renamed
system.cpu03.rename.tempSerializingInsts           69                       # count of temporary serializing insts renamed
system.cpu03.rename.skidInsts                    7208                       # count of insts added to the skid buffer
system.cpu03.memDep0.insertedLoads               6732                       # Number of loads inserted to the mem dependence unit.
system.cpu03.memDep0.insertedStores              1305                       # Number of stores inserted to the mem dependence unit.
system.cpu03.memDep0.conflictingLoads             539                       # Number of conflicting loads.
system.cpu03.memDep0.conflictingStores            581                       # Number of conflicting stores.
system.cpu03.iq.iqInstsAdded                    46426                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu03.iq.iqNonSpecInstsAdded               114                       # Number of non-speculative instructions added to the IQ
system.cpu03.iq.iqInstsIssued                   43474                       # Number of instructions issued
system.cpu03.iq.iqSquashedInstsIssued             403                       # Number of squashed instructions issued
system.cpu03.iq.iqSquashedInstsExamined          5025                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu03.iq.iqSquashedOperandsExamined        16778                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu03.iq.iqSquashedNonSpecRemoved            6                       # Number of squashed non-spec instructions that were removed
system.cpu03.iq.issued_per_cycle::samples        16683                       # Number of insts issued each cycle
system.cpu03.iq.issued_per_cycle::mean       2.605886                       # Number of insts issued each cycle
system.cpu03.iq.issued_per_cycle::stdev      1.829662                       # Number of insts issued each cycle
system.cpu03.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu03.iq.issued_per_cycle::0              5008     30.02%     30.02% # Number of insts issued each cycle
system.cpu03.iq.issued_per_cycle::1               645      3.87%     33.88% # Number of insts issued each cycle
system.cpu03.iq.issued_per_cycle::2               523      3.13%     37.02% # Number of insts issued each cycle
system.cpu03.iq.issued_per_cycle::3               245      1.47%     38.49% # Number of insts issued each cycle
system.cpu03.iq.issued_per_cycle::4             10262     61.51%    100.00% # Number of insts issued each cycle
system.cpu03.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu03.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu03.iq.issued_per_cycle::max_value            4                       # Number of insts issued each cycle
system.cpu03.iq.issued_per_cycle::total         16683                       # Number of insts issued each cycle
system.cpu03.iq.fu_full::No_OpClass                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu03.iq.fu_full::IntAlu                     0      0.00%      0.00% # attempts to use FU when none available
system.cpu03.iq.fu_full::IntMult                    4    100.00%    100.00% # attempts to use FU when none available
system.cpu03.iq.fu_full::IntDiv                     0      0.00%    100.00% # attempts to use FU when none available
system.cpu03.iq.fu_full::FloatAdd                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu03.iq.fu_full::FloatCmp                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu03.iq.fu_full::FloatCvt                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu03.iq.fu_full::FloatMult                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu03.iq.fu_full::FloatDiv                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu03.iq.fu_full::FloatSqrt                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdAdd                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdAddAcc                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdAlu                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdCmp                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdCvt                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdMisc                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdMult                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdMultAcc                0      0.00%    100.00% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdShift                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdShiftAcc               0      0.00%    100.00% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdSqrt                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdFloatAdd               0      0.00%    100.00% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdFloatAlu               0      0.00%    100.00% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdFloatCmp               0      0.00%    100.00% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdFloatCvt               0      0.00%    100.00% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdFloatDiv               0      0.00%    100.00% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdFloatMisc              0      0.00%    100.00% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdFloatMult              0      0.00%    100.00% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdFloatMultAcc            0      0.00%    100.00% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdFloatSqrt              0      0.00%    100.00% # attempts to use FU when none available
system.cpu03.iq.fu_full::MemRead                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu03.iq.fu_full::MemWrite                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu03.iq.fu_full::IprAccess                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu03.iq.fu_full::InstPrefetch               0      0.00%    100.00% # attempts to use FU when none available
system.cpu03.iq.FU_type_0::No_OpClass               0      0.00%      0.00% # Type of FU issued
system.cpu03.iq.FU_type_0::IntAlu               35734     82.20%     82.20% # Type of FU issued
system.cpu03.iq.FU_type_0::IntMult                196      0.45%     82.65% # Type of FU issued
system.cpu03.iq.FU_type_0::IntDiv                   0      0.00%     82.65% # Type of FU issued
system.cpu03.iq.FU_type_0::FloatAdd                 0      0.00%     82.65% # Type of FU issued
system.cpu03.iq.FU_type_0::FloatCmp                 0      0.00%     82.65% # Type of FU issued
system.cpu03.iq.FU_type_0::FloatCvt                 0      0.00%     82.65% # Type of FU issued
system.cpu03.iq.FU_type_0::FloatMult                0      0.00%     82.65% # Type of FU issued
system.cpu03.iq.FU_type_0::FloatDiv                 0      0.00%     82.65% # Type of FU issued
system.cpu03.iq.FU_type_0::FloatSqrt                0      0.00%     82.65% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdAdd                  0      0.00%     82.65% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdAddAcc               0      0.00%     82.65% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdAlu                  0      0.00%     82.65% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdCmp                  0      0.00%     82.65% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdCvt                  0      0.00%     82.65% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdMisc                 0      0.00%     82.65% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdMult                 0      0.00%     82.65% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdMultAcc              0      0.00%     82.65% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdShift                0      0.00%     82.65% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdShiftAcc             0      0.00%     82.65% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdSqrt                 0      0.00%     82.65% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdFloatAdd             0      0.00%     82.65% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdFloatAlu             0      0.00%     82.65% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdFloatCmp             0      0.00%     82.65% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdFloatCvt             0      0.00%     82.65% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdFloatDiv             0      0.00%     82.65% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdFloatMisc            0      0.00%     82.65% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdFloatMult            0      0.00%     82.65% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     82.65% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdFloatSqrt            0      0.00%     82.65% # Type of FU issued
system.cpu03.iq.FU_type_0::MemRead               6498     14.95%     97.59% # Type of FU issued
system.cpu03.iq.FU_type_0::MemWrite              1046      2.41%    100.00% # Type of FU issued
system.cpu03.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu03.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu03.iq.FU_type_0::total                43474                       # Type of FU issued
system.cpu03.iq.rate                         1.912626                       # Inst issue rate
system.cpu03.iq.fu_busy_cnt                         4                       # FU busy when requested
system.cpu03.iq.fu_busy_rate                 0.000092                       # FU busy rate (busy events/executed inst)
system.cpu03.iq.int_inst_queue_reads           104038                       # Number of integer instruction queue reads
system.cpu03.iq.int_inst_queue_writes           51575                       # Number of integer instruction queue writes
system.cpu03.iq.int_inst_queue_wakeup_accesses        43010                       # Number of integer instruction queue wakeup accesses
system.cpu03.iq.fp_inst_queue_reads                 0                       # Number of floating instruction queue reads
system.cpu03.iq.fp_inst_queue_writes                0                       # Number of floating instruction queue writes
system.cpu03.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu03.iq.int_alu_accesses                43478                       # Number of integer alu accesses
system.cpu03.iq.fp_alu_accesses                     0                       # Number of floating point alu accesses
system.cpu03.iew.lsq.thread0.forwLoads             15                       # Number of loads that had data forwarded from stores
system.cpu03.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu03.iew.lsq.thread0.squashedLoads          843                       # Number of loads squashed
system.cpu03.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu03.iew.lsq.thread0.memOrderViolation           11                       # Number of memory ordering violations
system.cpu03.iew.lsq.thread0.squashedStores          376                       # Number of stores squashed
system.cpu03.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu03.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu03.iew.lsq.thread0.rescheduledLoads           54                       # Number of loads that were rescheduled
system.cpu03.iew.lsq.thread0.cacheBlocked           89                       # Number of times an access to memory failed due to the cache being blocked
system.cpu03.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu03.iew.iewSquashCycles                  186                       # Number of cycles IEW is squashing
system.cpu03.iew.iewBlockCycles                   529                       # Number of cycles IEW is blocking
system.cpu03.iew.iewUnblockCycles                 108                       # Number of cycles IEW is unblocking
system.cpu03.iew.iewDispatchedInsts             46543                       # Number of instructions dispatched to IQ
system.cpu03.iew.iewDispSquashedInsts              24                       # Number of squashed instructions skipped by dispatch
system.cpu03.iew.iewDispLoadInsts                6732                       # Number of dispatched load instructions
system.cpu03.iew.iewDispStoreInsts               1305                       # Number of dispatched store instructions
system.cpu03.iew.iewDispNonSpecInsts               57                       # Number of dispatched non-speculative instructions
system.cpu03.iew.iewIQFullEvents                    0                       # Number of times the IQ has become full, causing a stall
system.cpu03.iew.iewLSQFullEvents                 108                       # Number of times the LSQ has become full, causing a stall
system.cpu03.iew.memOrderViolationEvents           11                       # Number of memory order violations
system.cpu03.iew.predictedTakenIncorrect           51                       # Number of branches that were predicted taken incorrectly
system.cpu03.iew.predictedNotTakenIncorrect           88                       # Number of branches that were predicted not taken incorrectly
system.cpu03.iew.branchMispredicts                139                       # Number of branch mispredicts detected at execute
system.cpu03.iew.iewExecutedInsts               43351                       # Number of executed instructions
system.cpu03.iew.iewExecLoadInsts                6440                       # Number of load instructions executed
system.cpu03.iew.iewExecSquashedInsts             123                       # Number of squashed instructions skipped in execute
system.cpu03.iew.exec_swp                           0                       # number of swp insts executed
system.cpu03.iew.exec_nop                           3                       # number of nop insts executed
system.cpu03.iew.exec_refs                       7455                       # number of memory reference insts executed
system.cpu03.iew.exec_branches                   9916                       # Number of branches executed
system.cpu03.iew.exec_stores                     1015                       # Number of stores executed
system.cpu03.iew.exec_rate                   1.907215                       # Inst execution rate
system.cpu03.iew.wb_sent                        43095                       # cumulative count of insts sent to commit
system.cpu03.iew.wb_count                       43010                       # cumulative count of insts written-back
system.cpu03.iew.wb_producers                   30760                       # num instructions producing a value
system.cpu03.iew.wb_consumers                   62040                       # num instructions consuming a value
system.cpu03.iew.wb_penalized                       0                       # number of instrctions required to write to 'other' IQ
system.cpu03.iew.wb_rate                     1.892213                       # insts written-back per cycle
system.cpu03.iew.wb_fanout                   0.495809                       # average fanout of values written-back
system.cpu03.iew.wb_penalized_rate                  0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu03.commit.commitSquashedInsts          4963                       # The number of squashed insts skipped by commit
system.cpu03.commit.commitNonSpecStalls           108                       # The number of times commit has been forced to stall to communicate backwards
system.cpu03.commit.branchMispredicts             133                       # The number of times a branch was mispredicted
system.cpu03.commit.committed_per_cycle::samples        15968                       # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::mean     2.599887                       # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::stdev     2.487907                       # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::0         5403     33.84%     33.84% # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::1         1804     11.30%     45.13% # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::2          251      1.57%     46.71% # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::3         3482     21.81%     68.51% # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::4          115      0.72%     69.23% # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::5         3496     21.89%     91.13% # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::6          193      1.21%     92.33% # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::7          127      0.80%     93.13% # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::8         1097      6.87%    100.00% # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::total        15968                       # Number of insts commited each cycle
system.cpu03.commit.committedInsts              40098                       # Number of instructions committed
system.cpu03.commit.committedOps                41515                       # Number of ops (including micro ops) committed
system.cpu03.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu03.commit.refs                         6818                       # Number of memory references committed
system.cpu03.commit.loads                        5889                       # Number of loads committed
system.cpu03.commit.membars                        54                       # Number of memory barriers committed
system.cpu03.commit.branches                     9673                       # Number of branches committed
system.cpu03.commit.fp_insts                        0                       # Number of committed floating point instructions.
system.cpu03.commit.int_insts                   32088                       # Number of committed integer instructions.
system.cpu03.commit.function_calls                150                       # Number of function calls committed.
system.cpu03.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu03.commit.op_class_0::IntAlu          34502     83.11%     83.11% # Class of committed instruction
system.cpu03.commit.op_class_0::IntMult           195      0.47%     83.58% # Class of committed instruction
system.cpu03.commit.op_class_0::IntDiv              0      0.00%     83.58% # Class of committed instruction
system.cpu03.commit.op_class_0::FloatAdd            0      0.00%     83.58% # Class of committed instruction
system.cpu03.commit.op_class_0::FloatCmp            0      0.00%     83.58% # Class of committed instruction
system.cpu03.commit.op_class_0::FloatCvt            0      0.00%     83.58% # Class of committed instruction
system.cpu03.commit.op_class_0::FloatMult            0      0.00%     83.58% # Class of committed instruction
system.cpu03.commit.op_class_0::FloatDiv            0      0.00%     83.58% # Class of committed instruction
system.cpu03.commit.op_class_0::FloatSqrt            0      0.00%     83.58% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdAdd             0      0.00%     83.58% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdAddAcc            0      0.00%     83.58% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdAlu             0      0.00%     83.58% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdCmp             0      0.00%     83.58% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdCvt             0      0.00%     83.58% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdMisc            0      0.00%     83.58% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdMult            0      0.00%     83.58% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdMultAcc            0      0.00%     83.58% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdShift            0      0.00%     83.58% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdShiftAcc            0      0.00%     83.58% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdSqrt            0      0.00%     83.58% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdFloatAdd            0      0.00%     83.58% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdFloatAlu            0      0.00%     83.58% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdFloatCmp            0      0.00%     83.58% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdFloatCvt            0      0.00%     83.58% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdFloatDiv            0      0.00%     83.58% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdFloatMisc            0      0.00%     83.58% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdFloatMult            0      0.00%     83.58% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdFloatMultAcc            0      0.00%     83.58% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdFloatSqrt            0      0.00%     83.58% # Class of committed instruction
system.cpu03.commit.op_class_0::MemRead          5889     14.19%     97.76% # Class of committed instruction
system.cpu03.commit.op_class_0::MemWrite          929      2.24%    100.00% # Class of committed instruction
system.cpu03.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu03.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu03.commit.op_class_0::total           41515                       # Class of committed instruction
system.cpu03.commit.bw_lim_events                1097                       # number cycles where commit BW limit reached
system.cpu03.rob.rob_reads                      60751                       # The number of ROB reads
system.cpu03.rob.rob_writes                     93742                       # The number of ROB writes
system.cpu03.timesIdled                            40                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu03.idleCycles                          6047                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu03.quiesceCycles                      60329                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu03.committedInsts                     40098                       # Number of Instructions Simulated
system.cpu03.committedOps                       41515                       # Number of Ops (including micro ops) Simulated
system.cpu03.cpi                             0.566861                       # CPI: Cycles Per Instruction
system.cpu03.cpi_total                       0.566861                       # CPI: Total CPI of All Threads
system.cpu03.ipc                             1.764100                       # IPC: Instructions Per Cycle
system.cpu03.ipc_total                       1.764100                       # IPC: Total IPC of All Threads
system.cpu03.int_regfile_reads                  58132                       # number of integer regfile reads
system.cpu03.int_regfile_writes                 18715                       # number of integer regfile writes
system.cpu03.fp_regfile_writes                    160                       # number of floating regfile writes
system.cpu03.cc_regfile_reads                  148602                       # number of cc regfile reads
system.cpu03.cc_regfile_writes                  57198                       # number of cc regfile writes
system.cpu03.misc_regfile_reads                  8108                       # number of misc regfile reads
system.cpu03.misc_regfile_writes                   35                       # number of misc regfile writes
system.cpu03.dcache.tags.replacements               0                       # number of replacements
system.cpu03.dcache.tags.tagsinuse           7.131973                       # Cycle average of tags in use
system.cpu03.dcache.tags.total_refs              7083                       # Total number of references to valid blocks.
system.cpu03.dcache.tags.sampled_refs              37                       # Sample count of references to valid blocks.
system.cpu03.dcache.tags.avg_refs          191.432432                       # Average number of references to valid blocks.
system.cpu03.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu03.dcache.tags.occ_blocks::cpu03.data     7.131973                       # Average occupied blocks per requestor
system.cpu03.dcache.tags.occ_percent::cpu03.data     0.006965                       # Average percentage of cache occupancy
system.cpu03.dcache.tags.occ_percent::total     0.006965                       # Average percentage of cache occupancy
system.cpu03.dcache.tags.occ_task_id_blocks::1024           37                       # Occupied blocks per task id
system.cpu03.dcache.tags.age_task_id_blocks_1024::0           28                       # Occupied blocks per task id
system.cpu03.dcache.tags.age_task_id_blocks_1024::1            9                       # Occupied blocks per task id
system.cpu03.dcache.tags.occ_task_id_percent::1024     0.036133                       # Percentage of cache occupancy per task id
system.cpu03.dcache.tags.tag_accesses           14462                       # Number of tag accesses
system.cpu03.dcache.tags.data_accesses          14462                       # Number of data accesses
system.cpu03.dcache.ReadReq_hits::cpu03.data         6191                       # number of ReadReq hits
system.cpu03.dcache.ReadReq_hits::total          6191                       # number of ReadReq hits
system.cpu03.dcache.WriteReq_hits::cpu03.data          893                       # number of WriteReq hits
system.cpu03.dcache.WriteReq_hits::total          893                       # number of WriteReq hits
system.cpu03.dcache.SoftPFReq_hits::cpu03.data            2                       # number of SoftPFReq hits
system.cpu03.dcache.SoftPFReq_hits::total            2                       # number of SoftPFReq hits
system.cpu03.dcache.LoadLockedReq_hits::cpu03.data            1                       # number of LoadLockedReq hits
system.cpu03.dcache.LoadLockedReq_hits::total            1                       # number of LoadLockedReq hits
system.cpu03.dcache.demand_hits::cpu03.data         7084                       # number of demand (read+write) hits
system.cpu03.dcache.demand_hits::total           7084                       # number of demand (read+write) hits
system.cpu03.dcache.overall_hits::cpu03.data         7086                       # number of overall hits
system.cpu03.dcache.overall_hits::total          7086                       # number of overall hits
system.cpu03.dcache.ReadReq_misses::cpu03.data           75                       # number of ReadReq misses
system.cpu03.dcache.ReadReq_misses::total           75                       # number of ReadReq misses
system.cpu03.dcache.WriteReq_misses::cpu03.data           25                       # number of WriteReq misses
system.cpu03.dcache.WriteReq_misses::total           25                       # number of WriteReq misses
system.cpu03.dcache.SoftPFReq_misses::cpu03.data            3                       # number of SoftPFReq misses
system.cpu03.dcache.SoftPFReq_misses::total            3                       # number of SoftPFReq misses
system.cpu03.dcache.LoadLockedReq_misses::cpu03.data            7                       # number of LoadLockedReq misses
system.cpu03.dcache.LoadLockedReq_misses::total            7                       # number of LoadLockedReq misses
system.cpu03.dcache.StoreCondReq_misses::cpu03.data            5                       # number of StoreCondReq misses
system.cpu03.dcache.StoreCondReq_misses::total            5                       # number of StoreCondReq misses
system.cpu03.dcache.demand_misses::cpu03.data          100                       # number of demand (read+write) misses
system.cpu03.dcache.demand_misses::total          100                       # number of demand (read+write) misses
system.cpu03.dcache.overall_misses::cpu03.data          103                       # number of overall misses
system.cpu03.dcache.overall_misses::total          103                       # number of overall misses
system.cpu03.dcache.ReadReq_miss_latency::cpu03.data      6048747                       # number of ReadReq miss cycles
system.cpu03.dcache.ReadReq_miss_latency::total      6048747                       # number of ReadReq miss cycles
system.cpu03.dcache.WriteReq_miss_latency::cpu03.data      3328750                       # number of WriteReq miss cycles
system.cpu03.dcache.WriteReq_miss_latency::total      3328750                       # number of WriteReq miss cycles
system.cpu03.dcache.LoadLockedReq_miss_latency::cpu03.data       124983                       # number of LoadLockedReq miss cycles
system.cpu03.dcache.LoadLockedReq_miss_latency::total       124983                       # number of LoadLockedReq miss cycles
system.cpu03.dcache.StoreCondReq_miss_latency::cpu03.data        36999                       # number of StoreCondReq miss cycles
system.cpu03.dcache.StoreCondReq_miss_latency::total        36999                       # number of StoreCondReq miss cycles
system.cpu03.dcache.StoreCondFailReq_miss_latency::cpu03.data       112000                       # number of StoreCondFailReq miss cycles
system.cpu03.dcache.StoreCondFailReq_miss_latency::total       112000                       # number of StoreCondFailReq miss cycles
system.cpu03.dcache.demand_miss_latency::cpu03.data      9377497                       # number of demand (read+write) miss cycles
system.cpu03.dcache.demand_miss_latency::total      9377497                       # number of demand (read+write) miss cycles
system.cpu03.dcache.overall_miss_latency::cpu03.data      9377497                       # number of overall miss cycles
system.cpu03.dcache.overall_miss_latency::total      9377497                       # number of overall miss cycles
system.cpu03.dcache.ReadReq_accesses::cpu03.data         6266                       # number of ReadReq accesses(hits+misses)
system.cpu03.dcache.ReadReq_accesses::total         6266                       # number of ReadReq accesses(hits+misses)
system.cpu03.dcache.WriteReq_accesses::cpu03.data          918                       # number of WriteReq accesses(hits+misses)
system.cpu03.dcache.WriteReq_accesses::total          918                       # number of WriteReq accesses(hits+misses)
system.cpu03.dcache.SoftPFReq_accesses::cpu03.data            5                       # number of SoftPFReq accesses(hits+misses)
system.cpu03.dcache.SoftPFReq_accesses::total            5                       # number of SoftPFReq accesses(hits+misses)
system.cpu03.dcache.LoadLockedReq_accesses::cpu03.data            8                       # number of LoadLockedReq accesses(hits+misses)
system.cpu03.dcache.LoadLockedReq_accesses::total            8                       # number of LoadLockedReq accesses(hits+misses)
system.cpu03.dcache.StoreCondReq_accesses::cpu03.data            5                       # number of StoreCondReq accesses(hits+misses)
system.cpu03.dcache.StoreCondReq_accesses::total            5                       # number of StoreCondReq accesses(hits+misses)
system.cpu03.dcache.demand_accesses::cpu03.data         7184                       # number of demand (read+write) accesses
system.cpu03.dcache.demand_accesses::total         7184                       # number of demand (read+write) accesses
system.cpu03.dcache.overall_accesses::cpu03.data         7189                       # number of overall (read+write) accesses
system.cpu03.dcache.overall_accesses::total         7189                       # number of overall (read+write) accesses
system.cpu03.dcache.ReadReq_miss_rate::cpu03.data     0.011969                       # miss rate for ReadReq accesses
system.cpu03.dcache.ReadReq_miss_rate::total     0.011969                       # miss rate for ReadReq accesses
system.cpu03.dcache.WriteReq_miss_rate::cpu03.data     0.027233                       # miss rate for WriteReq accesses
system.cpu03.dcache.WriteReq_miss_rate::total     0.027233                       # miss rate for WriteReq accesses
system.cpu03.dcache.SoftPFReq_miss_rate::cpu03.data     0.600000                       # miss rate for SoftPFReq accesses
system.cpu03.dcache.SoftPFReq_miss_rate::total     0.600000                       # miss rate for SoftPFReq accesses
system.cpu03.dcache.LoadLockedReq_miss_rate::cpu03.data     0.875000                       # miss rate for LoadLockedReq accesses
system.cpu03.dcache.LoadLockedReq_miss_rate::total     0.875000                       # miss rate for LoadLockedReq accesses
system.cpu03.dcache.StoreCondReq_miss_rate::cpu03.data            1                       # miss rate for StoreCondReq accesses
system.cpu03.dcache.StoreCondReq_miss_rate::total            1                       # miss rate for StoreCondReq accesses
system.cpu03.dcache.demand_miss_rate::cpu03.data     0.013920                       # miss rate for demand accesses
system.cpu03.dcache.demand_miss_rate::total     0.013920                       # miss rate for demand accesses
system.cpu03.dcache.overall_miss_rate::cpu03.data     0.014327                       # miss rate for overall accesses
system.cpu03.dcache.overall_miss_rate::total     0.014327                       # miss rate for overall accesses
system.cpu03.dcache.ReadReq_avg_miss_latency::cpu03.data 80649.960000                       # average ReadReq miss latency
system.cpu03.dcache.ReadReq_avg_miss_latency::total 80649.960000                       # average ReadReq miss latency
system.cpu03.dcache.WriteReq_avg_miss_latency::cpu03.data       133150                       # average WriteReq miss latency
system.cpu03.dcache.WriteReq_avg_miss_latency::total       133150                       # average WriteReq miss latency
system.cpu03.dcache.LoadLockedReq_avg_miss_latency::cpu03.data 17854.714286                       # average LoadLockedReq miss latency
system.cpu03.dcache.LoadLockedReq_avg_miss_latency::total 17854.714286                       # average LoadLockedReq miss latency
system.cpu03.dcache.StoreCondReq_avg_miss_latency::cpu03.data  7399.800000                       # average StoreCondReq miss latency
system.cpu03.dcache.StoreCondReq_avg_miss_latency::total  7399.800000                       # average StoreCondReq miss latency
system.cpu03.dcache.StoreCondFailReq_avg_miss_latency::cpu03.data          inf                       # average StoreCondFailReq miss latency
system.cpu03.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu03.dcache.demand_avg_miss_latency::cpu03.data 93774.970000                       # average overall miss latency
system.cpu03.dcache.demand_avg_miss_latency::total 93774.970000                       # average overall miss latency
system.cpu03.dcache.overall_avg_miss_latency::cpu03.data 91043.660194                       # average overall miss latency
system.cpu03.dcache.overall_avg_miss_latency::total 91043.660194                       # average overall miss latency
system.cpu03.dcache.blocked_cycles::no_mshrs           43                       # number of cycles access was blocked
system.cpu03.dcache.blocked_cycles::no_targets          266                       # number of cycles access was blocked
system.cpu03.dcache.blocked::no_mshrs               5                       # number of cycles access was blocked
system.cpu03.dcache.blocked::no_targets             1                       # number of cycles access was blocked
system.cpu03.dcache.avg_blocked_cycles::no_mshrs     8.600000                       # average number of cycles each access was blocked
system.cpu03.dcache.avg_blocked_cycles::no_targets          266                       # average number of cycles each access was blocked
system.cpu03.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu03.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu03.dcache.ReadReq_mshr_hits::cpu03.data           37                       # number of ReadReq MSHR hits
system.cpu03.dcache.ReadReq_mshr_hits::total           37                       # number of ReadReq MSHR hits
system.cpu03.dcache.WriteReq_mshr_hits::cpu03.data           15                       # number of WriteReq MSHR hits
system.cpu03.dcache.WriteReq_mshr_hits::total           15                       # number of WriteReq MSHR hits
system.cpu03.dcache.demand_mshr_hits::cpu03.data           52                       # number of demand (read+write) MSHR hits
system.cpu03.dcache.demand_mshr_hits::total           52                       # number of demand (read+write) MSHR hits
system.cpu03.dcache.overall_mshr_hits::cpu03.data           52                       # number of overall MSHR hits
system.cpu03.dcache.overall_mshr_hits::total           52                       # number of overall MSHR hits
system.cpu03.dcache.ReadReq_mshr_misses::cpu03.data           38                       # number of ReadReq MSHR misses
system.cpu03.dcache.ReadReq_mshr_misses::total           38                       # number of ReadReq MSHR misses
system.cpu03.dcache.WriteReq_mshr_misses::cpu03.data           10                       # number of WriteReq MSHR misses
system.cpu03.dcache.WriteReq_mshr_misses::total           10                       # number of WriteReq MSHR misses
system.cpu03.dcache.SoftPFReq_mshr_misses::cpu03.data            2                       # number of SoftPFReq MSHR misses
system.cpu03.dcache.SoftPFReq_mshr_misses::total            2                       # number of SoftPFReq MSHR misses
system.cpu03.dcache.LoadLockedReq_mshr_misses::cpu03.data            7                       # number of LoadLockedReq MSHR misses
system.cpu03.dcache.LoadLockedReq_mshr_misses::total            7                       # number of LoadLockedReq MSHR misses
system.cpu03.dcache.StoreCondReq_mshr_misses::cpu03.data            5                       # number of StoreCondReq MSHR misses
system.cpu03.dcache.StoreCondReq_mshr_misses::total            5                       # number of StoreCondReq MSHR misses
system.cpu03.dcache.demand_mshr_misses::cpu03.data           48                       # number of demand (read+write) MSHR misses
system.cpu03.dcache.demand_mshr_misses::total           48                       # number of demand (read+write) MSHR misses
system.cpu03.dcache.overall_mshr_misses::cpu03.data           50                       # number of overall MSHR misses
system.cpu03.dcache.overall_mshr_misses::total           50                       # number of overall MSHR misses
system.cpu03.dcache.ReadReq_mshr_miss_latency::cpu03.data      1964503                       # number of ReadReq MSHR miss cycles
system.cpu03.dcache.ReadReq_mshr_miss_latency::total      1964503                       # number of ReadReq MSHR miss cycles
system.cpu03.dcache.WriteReq_mshr_miss_latency::cpu03.data      1012250                       # number of WriteReq MSHR miss cycles
system.cpu03.dcache.WriteReq_mshr_miss_latency::total      1012250                       # number of WriteReq MSHR miss cycles
system.cpu03.dcache.SoftPFReq_mshr_miss_latency::cpu03.data        18000                       # number of SoftPFReq MSHR miss cycles
system.cpu03.dcache.SoftPFReq_mshr_miss_latency::total        18000                       # number of SoftPFReq MSHR miss cycles
system.cpu03.dcache.LoadLockedReq_mshr_miss_latency::cpu03.data        99017                       # number of LoadLockedReq MSHR miss cycles
system.cpu03.dcache.LoadLockedReq_mshr_miss_latency::total        99017                       # number of LoadLockedReq MSHR miss cycles
system.cpu03.dcache.StoreCondReq_mshr_miss_latency::cpu03.data        26501                       # number of StoreCondReq MSHR miss cycles
system.cpu03.dcache.StoreCondReq_mshr_miss_latency::total        26501                       # number of StoreCondReq MSHR miss cycles
system.cpu03.dcache.StoreCondFailReq_mshr_miss_latency::cpu03.data       106000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu03.dcache.StoreCondFailReq_mshr_miss_latency::total       106000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu03.dcache.demand_mshr_miss_latency::cpu03.data      2976753                       # number of demand (read+write) MSHR miss cycles
system.cpu03.dcache.demand_mshr_miss_latency::total      2976753                       # number of demand (read+write) MSHR miss cycles
system.cpu03.dcache.overall_mshr_miss_latency::cpu03.data      2994753                       # number of overall MSHR miss cycles
system.cpu03.dcache.overall_mshr_miss_latency::total      2994753                       # number of overall MSHR miss cycles
system.cpu03.dcache.ReadReq_mshr_miss_rate::cpu03.data     0.006064                       # mshr miss rate for ReadReq accesses
system.cpu03.dcache.ReadReq_mshr_miss_rate::total     0.006064                       # mshr miss rate for ReadReq accesses
system.cpu03.dcache.WriteReq_mshr_miss_rate::cpu03.data     0.010893                       # mshr miss rate for WriteReq accesses
system.cpu03.dcache.WriteReq_mshr_miss_rate::total     0.010893                       # mshr miss rate for WriteReq accesses
system.cpu03.dcache.SoftPFReq_mshr_miss_rate::cpu03.data     0.400000                       # mshr miss rate for SoftPFReq accesses
system.cpu03.dcache.SoftPFReq_mshr_miss_rate::total     0.400000                       # mshr miss rate for SoftPFReq accesses
system.cpu03.dcache.LoadLockedReq_mshr_miss_rate::cpu03.data     0.875000                       # mshr miss rate for LoadLockedReq accesses
system.cpu03.dcache.LoadLockedReq_mshr_miss_rate::total     0.875000                       # mshr miss rate for LoadLockedReq accesses
system.cpu03.dcache.StoreCondReq_mshr_miss_rate::cpu03.data            1                       # mshr miss rate for StoreCondReq accesses
system.cpu03.dcache.StoreCondReq_mshr_miss_rate::total            1                       # mshr miss rate for StoreCondReq accesses
system.cpu03.dcache.demand_mshr_miss_rate::cpu03.data     0.006682                       # mshr miss rate for demand accesses
system.cpu03.dcache.demand_mshr_miss_rate::total     0.006682                       # mshr miss rate for demand accesses
system.cpu03.dcache.overall_mshr_miss_rate::cpu03.data     0.006955                       # mshr miss rate for overall accesses
system.cpu03.dcache.overall_mshr_miss_rate::total     0.006955                       # mshr miss rate for overall accesses
system.cpu03.dcache.ReadReq_avg_mshr_miss_latency::cpu03.data 51697.447368                       # average ReadReq mshr miss latency
system.cpu03.dcache.ReadReq_avg_mshr_miss_latency::total 51697.447368                       # average ReadReq mshr miss latency
system.cpu03.dcache.WriteReq_avg_mshr_miss_latency::cpu03.data       101225                       # average WriteReq mshr miss latency
system.cpu03.dcache.WriteReq_avg_mshr_miss_latency::total       101225                       # average WriteReq mshr miss latency
system.cpu03.dcache.SoftPFReq_avg_mshr_miss_latency::cpu03.data         9000                       # average SoftPFReq mshr miss latency
system.cpu03.dcache.SoftPFReq_avg_mshr_miss_latency::total         9000                       # average SoftPFReq mshr miss latency
system.cpu03.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu03.data 14145.285714                       # average LoadLockedReq mshr miss latency
system.cpu03.dcache.LoadLockedReq_avg_mshr_miss_latency::total 14145.285714                       # average LoadLockedReq mshr miss latency
system.cpu03.dcache.StoreCondReq_avg_mshr_miss_latency::cpu03.data  5300.200000                       # average StoreCondReq mshr miss latency
system.cpu03.dcache.StoreCondReq_avg_mshr_miss_latency::total  5300.200000                       # average StoreCondReq mshr miss latency
system.cpu03.dcache.StoreCondFailReq_avg_mshr_miss_latency::cpu03.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu03.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu03.dcache.demand_avg_mshr_miss_latency::cpu03.data 62015.687500                       # average overall mshr miss latency
system.cpu03.dcache.demand_avg_mshr_miss_latency::total 62015.687500                       # average overall mshr miss latency
system.cpu03.dcache.overall_avg_mshr_miss_latency::cpu03.data 59895.060000                       # average overall mshr miss latency
system.cpu03.dcache.overall_avg_mshr_miss_latency::total 59895.060000                       # average overall mshr miss latency
system.cpu03.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu03.icache.tags.replacements               0                       # number of replacements
system.cpu03.icache.tags.tagsinuse          10.149232                       # Cycle average of tags in use
system.cpu03.icache.tags.total_refs              1247                       # Total number of references to valid blocks.
system.cpu03.icache.tags.sampled_refs              51                       # Sample count of references to valid blocks.
system.cpu03.icache.tags.avg_refs           24.450980                       # Average number of references to valid blocks.
system.cpu03.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu03.icache.tags.occ_blocks::cpu03.inst    10.149232                       # Average occupied blocks per requestor
system.cpu03.icache.tags.occ_percent::cpu03.inst     0.019823                       # Average percentage of cache occupancy
system.cpu03.icache.tags.occ_percent::total     0.019823                       # Average percentage of cache occupancy
system.cpu03.icache.tags.occ_task_id_blocks::1024           51                       # Occupied blocks per task id
system.cpu03.icache.tags.age_task_id_blocks_1024::0           38                       # Occupied blocks per task id
system.cpu03.icache.tags.age_task_id_blocks_1024::1           13                       # Occupied blocks per task id
system.cpu03.icache.tags.occ_task_id_percent::1024     0.099609                       # Percentage of cache occupancy per task id
system.cpu03.icache.tags.tag_accesses            2685                       # Number of tag accesses
system.cpu03.icache.tags.data_accesses           2685                       # Number of data accesses
system.cpu03.icache.ReadReq_hits::cpu03.inst         1247                       # number of ReadReq hits
system.cpu03.icache.ReadReq_hits::total          1247                       # number of ReadReq hits
system.cpu03.icache.demand_hits::cpu03.inst         1247                       # number of demand (read+write) hits
system.cpu03.icache.demand_hits::total           1247                       # number of demand (read+write) hits
system.cpu03.icache.overall_hits::cpu03.inst         1247                       # number of overall hits
system.cpu03.icache.overall_hits::total          1247                       # number of overall hits
system.cpu03.icache.ReadReq_misses::cpu03.inst           70                       # number of ReadReq misses
system.cpu03.icache.ReadReq_misses::total           70                       # number of ReadReq misses
system.cpu03.icache.demand_misses::cpu03.inst           70                       # number of demand (read+write) misses
system.cpu03.icache.demand_misses::total           70                       # number of demand (read+write) misses
system.cpu03.icache.overall_misses::cpu03.inst           70                       # number of overall misses
system.cpu03.icache.overall_misses::total           70                       # number of overall misses
system.cpu03.icache.ReadReq_miss_latency::cpu03.inst      7103750                       # number of ReadReq miss cycles
system.cpu03.icache.ReadReq_miss_latency::total      7103750                       # number of ReadReq miss cycles
system.cpu03.icache.demand_miss_latency::cpu03.inst      7103750                       # number of demand (read+write) miss cycles
system.cpu03.icache.demand_miss_latency::total      7103750                       # number of demand (read+write) miss cycles
system.cpu03.icache.overall_miss_latency::cpu03.inst      7103750                       # number of overall miss cycles
system.cpu03.icache.overall_miss_latency::total      7103750                       # number of overall miss cycles
system.cpu03.icache.ReadReq_accesses::cpu03.inst         1317                       # number of ReadReq accesses(hits+misses)
system.cpu03.icache.ReadReq_accesses::total         1317                       # number of ReadReq accesses(hits+misses)
system.cpu03.icache.demand_accesses::cpu03.inst         1317                       # number of demand (read+write) accesses
system.cpu03.icache.demand_accesses::total         1317                       # number of demand (read+write) accesses
system.cpu03.icache.overall_accesses::cpu03.inst         1317                       # number of overall (read+write) accesses
system.cpu03.icache.overall_accesses::total         1317                       # number of overall (read+write) accesses
system.cpu03.icache.ReadReq_miss_rate::cpu03.inst     0.053151                       # miss rate for ReadReq accesses
system.cpu03.icache.ReadReq_miss_rate::total     0.053151                       # miss rate for ReadReq accesses
system.cpu03.icache.demand_miss_rate::cpu03.inst     0.053151                       # miss rate for demand accesses
system.cpu03.icache.demand_miss_rate::total     0.053151                       # miss rate for demand accesses
system.cpu03.icache.overall_miss_rate::cpu03.inst     0.053151                       # miss rate for overall accesses
system.cpu03.icache.overall_miss_rate::total     0.053151                       # miss rate for overall accesses
system.cpu03.icache.ReadReq_avg_miss_latency::cpu03.inst 101482.142857                       # average ReadReq miss latency
system.cpu03.icache.ReadReq_avg_miss_latency::total 101482.142857                       # average ReadReq miss latency
system.cpu03.icache.demand_avg_miss_latency::cpu03.inst 101482.142857                       # average overall miss latency
system.cpu03.icache.demand_avg_miss_latency::total 101482.142857                       # average overall miss latency
system.cpu03.icache.overall_avg_miss_latency::cpu03.inst 101482.142857                       # average overall miss latency
system.cpu03.icache.overall_avg_miss_latency::total 101482.142857                       # average overall miss latency
system.cpu03.icache.blocked_cycles::no_mshrs          179                       # number of cycles access was blocked
system.cpu03.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu03.icache.blocked::no_mshrs               1                       # number of cycles access was blocked
system.cpu03.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu03.icache.avg_blocked_cycles::no_mshrs          179                       # average number of cycles each access was blocked
system.cpu03.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu03.icache.fast_writes                     0                       # number of fast writes performed
system.cpu03.icache.cache_copies                    0                       # number of cache copies performed
system.cpu03.icache.ReadReq_mshr_hits::cpu03.inst           19                       # number of ReadReq MSHR hits
system.cpu03.icache.ReadReq_mshr_hits::total           19                       # number of ReadReq MSHR hits
system.cpu03.icache.demand_mshr_hits::cpu03.inst           19                       # number of demand (read+write) MSHR hits
system.cpu03.icache.demand_mshr_hits::total           19                       # number of demand (read+write) MSHR hits
system.cpu03.icache.overall_mshr_hits::cpu03.inst           19                       # number of overall MSHR hits
system.cpu03.icache.overall_mshr_hits::total           19                       # number of overall MSHR hits
system.cpu03.icache.ReadReq_mshr_misses::cpu03.inst           51                       # number of ReadReq MSHR misses
system.cpu03.icache.ReadReq_mshr_misses::total           51                       # number of ReadReq MSHR misses
system.cpu03.icache.demand_mshr_misses::cpu03.inst           51                       # number of demand (read+write) MSHR misses
system.cpu03.icache.demand_mshr_misses::total           51                       # number of demand (read+write) MSHR misses
system.cpu03.icache.overall_mshr_misses::cpu03.inst           51                       # number of overall MSHR misses
system.cpu03.icache.overall_mshr_misses::total           51                       # number of overall MSHR misses
system.cpu03.icache.ReadReq_mshr_miss_latency::cpu03.inst      5679000                       # number of ReadReq MSHR miss cycles
system.cpu03.icache.ReadReq_mshr_miss_latency::total      5679000                       # number of ReadReq MSHR miss cycles
system.cpu03.icache.demand_mshr_miss_latency::cpu03.inst      5679000                       # number of demand (read+write) MSHR miss cycles
system.cpu03.icache.demand_mshr_miss_latency::total      5679000                       # number of demand (read+write) MSHR miss cycles
system.cpu03.icache.overall_mshr_miss_latency::cpu03.inst      5679000                       # number of overall MSHR miss cycles
system.cpu03.icache.overall_mshr_miss_latency::total      5679000                       # number of overall MSHR miss cycles
system.cpu03.icache.ReadReq_mshr_miss_rate::cpu03.inst     0.038724                       # mshr miss rate for ReadReq accesses
system.cpu03.icache.ReadReq_mshr_miss_rate::total     0.038724                       # mshr miss rate for ReadReq accesses
system.cpu03.icache.demand_mshr_miss_rate::cpu03.inst     0.038724                       # mshr miss rate for demand accesses
system.cpu03.icache.demand_mshr_miss_rate::total     0.038724                       # mshr miss rate for demand accesses
system.cpu03.icache.overall_mshr_miss_rate::cpu03.inst     0.038724                       # mshr miss rate for overall accesses
system.cpu03.icache.overall_mshr_miss_rate::total     0.038724                       # mshr miss rate for overall accesses
system.cpu03.icache.ReadReq_avg_mshr_miss_latency::cpu03.inst 111352.941176                       # average ReadReq mshr miss latency
system.cpu03.icache.ReadReq_avg_mshr_miss_latency::total 111352.941176                       # average ReadReq mshr miss latency
system.cpu03.icache.demand_avg_mshr_miss_latency::cpu03.inst 111352.941176                       # average overall mshr miss latency
system.cpu03.icache.demand_avg_mshr_miss_latency::total 111352.941176                       # average overall mshr miss latency
system.cpu03.icache.overall_avg_mshr_miss_latency::cpu03.inst 111352.941176                       # average overall mshr miss latency
system.cpu03.icache.overall_avg_mshr_miss_latency::total 111352.941176                       # average overall mshr miss latency
system.cpu03.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu04.branchPred.lookups                 10962                       # Number of BP lookups
system.cpu04.branchPred.condPredicted           10303                       # Number of conditional branches predicted
system.cpu04.branchPred.condIncorrect             173                       # Number of conditional branches incorrect
system.cpu04.branchPred.BTBLookups               7863                       # Number of BTB lookups
system.cpu04.branchPred.BTBHits                  5487                       # Number of BTB hits
system.cpu04.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu04.branchPred.BTBHitPct           69.782526                       # BTB Hit Percentage
system.cpu04.branchPred.usedRAS                   284                       # Number of times the RAS was used to get a target.
system.cpu04.branchPred.RASInCorrect                1                       # Number of incorrect RAS predictions.
system.cpu04.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu04.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu04.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu04.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu04.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu04.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu04.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu04.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu04.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu04.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu04.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu04.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu04.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu04.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu04.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu04.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu04.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu04.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu04.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu04.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu04.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu04.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu04.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu04.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu04.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu04.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu04.dstage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu04.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu04.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu04.dtb.walker.walks                       0                       # Table walker walks requested
system.cpu04.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu04.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu04.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu04.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu04.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu04.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu04.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu04.dtb.inst_hits                          0                       # ITB inst hits
system.cpu04.dtb.inst_misses                        0                       # ITB inst misses
system.cpu04.dtb.read_hits                          0                       # DTB read hits
system.cpu04.dtb.read_misses                        0                       # DTB read misses
system.cpu04.dtb.write_hits                         0                       # DTB write hits
system.cpu04.dtb.write_misses                       0                       # DTB write misses
system.cpu04.dtb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu04.dtb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu04.dtb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu04.dtb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu04.dtb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu04.dtb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu04.dtb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu04.dtb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu04.dtb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu04.dtb.read_accesses                      0                       # DTB read accesses
system.cpu04.dtb.write_accesses                     0                       # DTB write accesses
system.cpu04.dtb.inst_accesses                      0                       # ITB inst accesses
system.cpu04.dtb.hits                               0                       # DTB hits
system.cpu04.dtb.misses                             0                       # DTB misses
system.cpu04.dtb.accesses                           0                       # DTB accesses
system.cpu04.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu04.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu04.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu04.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu04.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu04.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu04.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu04.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu04.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu04.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu04.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu04.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu04.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu04.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu04.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu04.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu04.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu04.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu04.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu04.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu04.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu04.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu04.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu04.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu04.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu04.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu04.istage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu04.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu04.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu04.itb.walker.walks                       0                       # Table walker walks requested
system.cpu04.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu04.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu04.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu04.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu04.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu04.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu04.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu04.itb.inst_hits                          0                       # ITB inst hits
system.cpu04.itb.inst_misses                        0                       # ITB inst misses
system.cpu04.itb.read_hits                          0                       # DTB read hits
system.cpu04.itb.read_misses                        0                       # DTB read misses
system.cpu04.itb.write_hits                         0                       # DTB write hits
system.cpu04.itb.write_misses                       0                       # DTB write misses
system.cpu04.itb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu04.itb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu04.itb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu04.itb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu04.itb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu04.itb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu04.itb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu04.itb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu04.itb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu04.itb.read_accesses                      0                       # DTB read accesses
system.cpu04.itb.write_accesses                     0                       # DTB write accesses
system.cpu04.itb.inst_accesses                      0                       # ITB inst accesses
system.cpu04.itb.hits                               0                       # DTB hits
system.cpu04.itb.misses                             0                       # DTB misses
system.cpu04.itb.accesses                           0                       # DTB accesses
system.cpu04.numCycles                          22296                       # number of cpu cycles simulated
system.cpu04.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu04.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu04.fetch.icacheStallCycles             2723                       # Number of cycles fetch is stalled on an Icache miss
system.cpu04.fetch.Insts                        46356                       # Number of instructions fetch has processed
system.cpu04.fetch.Branches                     10962                       # Number of branches that fetch encountered
system.cpu04.fetch.predictedBranches             5771                       # Number of branches that fetch has predicted taken
system.cpu04.fetch.Cycles                       13317                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu04.fetch.SquashCycles                   445                       # Number of cycles fetch has spent squashing
system.cpu04.fetch.MiscStallCycles                  3                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu04.fetch.NoActiveThreadStallCycles            1                       # Number of stall cycles due to no active thread to fetch from
system.cpu04.fetch.PendingTrapStallCycles            6                       # Number of stall cycles due to pending traps
system.cpu04.fetch.IcacheWaitRetryStallCycles           30                       # Number of stall cycles due to full MSHR
system.cpu04.fetch.CacheLines                    1328                       # Number of cache lines fetched
system.cpu04.fetch.IcacheSquashes                  78                       # Number of outstanding Icache misses that were squashed
system.cpu04.fetch.rateDist::samples            16302                       # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.rateDist::mean            3.005398                       # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.rateDist::stdev           3.741326                       # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.rateDist::0                   9479     58.15%     58.15% # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.rateDist::1                    246      1.51%     59.66% # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.rateDist::2                     94      0.58%     60.23% # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.rateDist::3                    263      1.61%     61.85% # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.rateDist::4                    193      1.18%     63.03% # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.rateDist::5                    246      1.51%     64.54% # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.rateDist::6                    197      1.21%     65.75% # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.rateDist::7                     85      0.52%     66.27% # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.rateDist::8                   5499     33.73%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.rateDist::max_value              8                       # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.rateDist::total              16302                       # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.branchRate                0.491658                       # Number of branch fetches per cycle
system.cpu04.fetch.rate                      2.079117                       # Number of inst fetches per cycle
system.cpu04.decode.IdleCycles                   3816                       # Number of cycles decode is idle
system.cpu04.decode.BlockedCycles                6226                       # Number of cycles decode is blocked
system.cpu04.decode.RunCycles                    2132                       # Number of cycles decode is running
system.cpu04.decode.UnblockCycles                3932                       # Number of cycles decode is unblocking
system.cpu04.decode.SquashCycles                  195                       # Number of cycles decode is squashing
system.cpu04.decode.BranchResolved                302                       # Number of times decode resolved a branch
system.cpu04.decode.BranchMispred                  27                       # Number of times decode detected a branch misprediction
system.cpu04.decode.DecodedInsts                45330                       # Number of instructions handled by decode
system.cpu04.decode.SquashedInsts                 101                       # Number of squashed instructions handled by decode
system.cpu04.rename.SquashCycles                  195                       # Number of cycles rename is squashing
system.cpu04.rename.IdleCycles                   4163                       # Number of cycles rename is idle
system.cpu04.rename.BlockCycles                   882                       # Number of cycles rename is blocking
system.cpu04.rename.serializeStallCycles         2878                       # count of cycles rename stalled for serializing inst
system.cpu04.rename.RunCycles                    5672                       # Number of cycles rename is running
system.cpu04.rename.UnblockCycles                2511                       # Number of cycles rename is unblocking
system.cpu04.rename.RenamedInsts                44352                       # Number of instructions processed by rename
system.cpu04.rename.ROBFullEvents                   7                       # Number of times rename has blocked due to ROB full
system.cpu04.rename.IQFullEvents                 2250                       # Number of times rename has blocked due to IQ full
system.cpu04.rename.LQFullEvents                    9                       # Number of times rename has blocked due to LQ full
system.cpu04.rename.RenamedOperands             76595                       # Number of destination operands rename has renamed
system.cpu04.rename.RenameLookups              215100                       # Number of register rename lookups that rename has made
system.cpu04.rename.int_rename_lookups          59823                       # Number of integer rename lookups
system.cpu04.rename.CommittedMaps               68225                       # Number of HB maps that are committed
system.cpu04.rename.UndoneMaps                   8368                       # Number of HB maps that are undone due to squashing
system.cpu04.rename.serializingInsts               68                       # count of serializing insts renamed
system.cpu04.rename.tempSerializingInsts           67                       # count of temporary serializing insts renamed
system.cpu04.rename.skidInsts                    6334                       # count of insts added to the skid buffer
system.cpu04.memDep0.insertedLoads               6323                       # Number of loads inserted to the mem dependence unit.
system.cpu04.memDep0.insertedStores              1277                       # Number of stores inserted to the mem dependence unit.
system.cpu04.memDep0.conflictingLoads             494                       # Number of conflicting loads.
system.cpu04.memDep0.conflictingStores            575                       # Number of conflicting stores.
system.cpu04.iq.iqInstsAdded                    43366                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu04.iq.iqNonSpecInstsAdded               123                       # Number of non-speculative instructions added to the IQ
system.cpu04.iq.iqInstsIssued                   40626                       # Number of instructions issued
system.cpu04.iq.iqSquashedInstsIssued             379                       # Number of squashed instructions issued
system.cpu04.iq.iqSquashedInstsExamined          4921                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu04.iq.iqSquashedOperandsExamined        15808                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu04.iq.iqSquashedNonSpecRemoved           17                       # Number of squashed non-spec instructions that were removed
system.cpu04.iq.issued_per_cycle::samples        16302                       # Number of insts issued each cycle
system.cpu04.iq.issued_per_cycle::mean       2.492087                       # Number of insts issued each cycle
system.cpu04.iq.issued_per_cycle::stdev      1.861410                       # Number of insts issued each cycle
system.cpu04.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu04.iq.issued_per_cycle::0              5331     32.70%     32.70% # Number of insts issued each cycle
system.cpu04.iq.issued_per_cycle::1               660      4.05%     36.75% # Number of insts issued each cycle
system.cpu04.iq.issued_per_cycle::2               517      3.17%     39.92% # Number of insts issued each cycle
system.cpu04.iq.issued_per_cycle::3               244      1.50%     41.42% # Number of insts issued each cycle
system.cpu04.iq.issued_per_cycle::4              9550     58.58%    100.00% # Number of insts issued each cycle
system.cpu04.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu04.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu04.iq.issued_per_cycle::max_value            4                       # Number of insts issued each cycle
system.cpu04.iq.issued_per_cycle::total         16302                       # Number of insts issued each cycle
system.cpu04.iq.fu_full::No_OpClass                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu04.iq.fu_full::IntAlu                     0      0.00%      0.00% # attempts to use FU when none available
system.cpu04.iq.fu_full::IntMult                    4    100.00%    100.00% # attempts to use FU when none available
system.cpu04.iq.fu_full::IntDiv                     0      0.00%    100.00% # attempts to use FU when none available
system.cpu04.iq.fu_full::FloatAdd                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu04.iq.fu_full::FloatCmp                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu04.iq.fu_full::FloatCvt                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu04.iq.fu_full::FloatMult                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu04.iq.fu_full::FloatDiv                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu04.iq.fu_full::FloatSqrt                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdAdd                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdAddAcc                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdAlu                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdCmp                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdCvt                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdMisc                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdMult                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdMultAcc                0      0.00%    100.00% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdShift                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdShiftAcc               0      0.00%    100.00% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdSqrt                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdFloatAdd               0      0.00%    100.00% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdFloatAlu               0      0.00%    100.00% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdFloatCmp               0      0.00%    100.00% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdFloatCvt               0      0.00%    100.00% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdFloatDiv               0      0.00%    100.00% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdFloatMisc              0      0.00%    100.00% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdFloatMult              0      0.00%    100.00% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdFloatMultAcc            0      0.00%    100.00% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdFloatSqrt              0      0.00%    100.00% # attempts to use FU when none available
system.cpu04.iq.fu_full::MemRead                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu04.iq.fu_full::MemWrite                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu04.iq.fu_full::IprAccess                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu04.iq.fu_full::InstPrefetch               0      0.00%    100.00% # attempts to use FU when none available
system.cpu04.iq.FU_type_0::No_OpClass               0      0.00%      0.00% # Type of FU issued
system.cpu04.iq.FU_type_0::IntAlu               33321     82.02%     82.02% # Type of FU issued
system.cpu04.iq.FU_type_0::IntMult                196      0.48%     82.50% # Type of FU issued
system.cpu04.iq.FU_type_0::IntDiv                   0      0.00%     82.50% # Type of FU issued
system.cpu04.iq.FU_type_0::FloatAdd                 0      0.00%     82.50% # Type of FU issued
system.cpu04.iq.FU_type_0::FloatCmp                 0      0.00%     82.50% # Type of FU issued
system.cpu04.iq.FU_type_0::FloatCvt                 0      0.00%     82.50% # Type of FU issued
system.cpu04.iq.FU_type_0::FloatMult                0      0.00%     82.50% # Type of FU issued
system.cpu04.iq.FU_type_0::FloatDiv                 0      0.00%     82.50% # Type of FU issued
system.cpu04.iq.FU_type_0::FloatSqrt                0      0.00%     82.50% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdAdd                  0      0.00%     82.50% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdAddAcc               0      0.00%     82.50% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdAlu                  0      0.00%     82.50% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdCmp                  0      0.00%     82.50% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdCvt                  0      0.00%     82.50% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdMisc                 0      0.00%     82.50% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdMult                 0      0.00%     82.50% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdMultAcc              0      0.00%     82.50% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdShift                0      0.00%     82.50% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdShiftAcc             0      0.00%     82.50% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdSqrt                 0      0.00%     82.50% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdFloatAdd             0      0.00%     82.50% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdFloatAlu             0      0.00%     82.50% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdFloatCmp             0      0.00%     82.50% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdFloatCvt             0      0.00%     82.50% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdFloatDiv             0      0.00%     82.50% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdFloatMisc            0      0.00%     82.50% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdFloatMult            0      0.00%     82.50% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     82.50% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdFloatSqrt            0      0.00%     82.50% # Type of FU issued
system.cpu04.iq.FU_type_0::MemRead               6102     15.02%     97.52% # Type of FU issued
system.cpu04.iq.FU_type_0::MemWrite              1007      2.48%    100.00% # Type of FU issued
system.cpu04.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu04.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu04.iq.FU_type_0::total                40626                       # Type of FU issued
system.cpu04.iq.rate                         1.822121                       # Inst issue rate
system.cpu04.iq.fu_busy_cnt                         4                       # FU busy when requested
system.cpu04.iq.fu_busy_rate                 0.000098                       # FU busy rate (busy events/executed inst)
system.cpu04.iq.int_inst_queue_reads            97937                       # Number of integer instruction queue reads
system.cpu04.iq.int_inst_queue_writes           48420                       # Number of integer instruction queue writes
system.cpu04.iq.int_inst_queue_wakeup_accesses        40145                       # Number of integer instruction queue wakeup accesses
system.cpu04.iq.fp_inst_queue_reads                 0                       # Number of floating instruction queue reads
system.cpu04.iq.fp_inst_queue_writes                0                       # Number of floating instruction queue writes
system.cpu04.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu04.iq.int_alu_accesses                40630                       # Number of integer alu accesses
system.cpu04.iq.fp_alu_accesses                     0                       # Number of floating point alu accesses
system.cpu04.iew.lsq.thread0.forwLoads             14                       # Number of loads that had data forwarded from stores
system.cpu04.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu04.iew.lsq.thread0.squashedLoads          847                       # Number of loads squashed
system.cpu04.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu04.iew.lsq.thread0.memOrderViolation           11                       # Number of memory ordering violations
system.cpu04.iew.lsq.thread0.squashedStores          414                       # Number of stores squashed
system.cpu04.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu04.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu04.iew.lsq.thread0.rescheduledLoads           56                       # Number of loads that were rescheduled
system.cpu04.iew.lsq.thread0.cacheBlocked           89                       # Number of times an access to memory failed due to the cache being blocked
system.cpu04.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu04.iew.iewSquashCycles                  195                       # Number of cycles IEW is squashing
system.cpu04.iew.iewBlockCycles                   523                       # Number of cycles IEW is blocking
system.cpu04.iew.iewUnblockCycles                 168                       # Number of cycles IEW is unblocking
system.cpu04.iew.iewDispatchedInsts             43492                       # Number of instructions dispatched to IQ
system.cpu04.iew.iewDispSquashedInsts              40                       # Number of squashed instructions skipped by dispatch
system.cpu04.iew.iewDispLoadInsts                6323                       # Number of dispatched load instructions
system.cpu04.iew.iewDispStoreInsts               1277                       # Number of dispatched store instructions
system.cpu04.iew.iewDispNonSpecInsts               61                       # Number of dispatched non-speculative instructions
system.cpu04.iew.iewIQFullEvents                    0                       # Number of times the IQ has become full, causing a stall
system.cpu04.iew.iewLSQFullEvents                 168                       # Number of times the LSQ has become full, causing a stall
system.cpu04.iew.memOrderViolationEvents           11                       # Number of memory order violations
system.cpu04.iew.predictedTakenIncorrect           55                       # Number of branches that were predicted taken incorrectly
system.cpu04.iew.predictedNotTakenIncorrect           98                       # Number of branches that were predicted not taken incorrectly
system.cpu04.iew.branchMispredicts                153                       # Number of branch mispredicts detected at execute
system.cpu04.iew.iewExecutedInsts               40490                       # Number of executed instructions
system.cpu04.iew.iewExecLoadInsts                6045                       # Number of load instructions executed
system.cpu04.iew.iewExecSquashedInsts             136                       # Number of squashed instructions skipped in execute
system.cpu04.iew.exec_swp                           0                       # number of swp insts executed
system.cpu04.iew.exec_nop                           3                       # number of nop insts executed
system.cpu04.iew.exec_refs                       7019                       # number of memory reference insts executed
system.cpu04.iew.exec_branches                   9242                       # Number of branches executed
system.cpu04.iew.exec_stores                      974                       # Number of stores executed
system.cpu04.iew.exec_rate                   1.816021                       # Inst execution rate
system.cpu04.iew.wb_sent                        40229                       # cumulative count of insts sent to commit
system.cpu04.iew.wb_count                       40145                       # cumulative count of insts written-back
system.cpu04.iew.wb_producers                   28659                       # num instructions producing a value
system.cpu04.iew.wb_consumers                   57622                       # num instructions consuming a value
system.cpu04.iew.wb_penalized                       0                       # number of instrctions required to write to 'other' IQ
system.cpu04.iew.wb_rate                     1.800547                       # insts written-back per cycle
system.cpu04.iew.wb_fanout                   0.497362                       # average fanout of values written-back
system.cpu04.iew.wb_penalized_rate                  0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu04.commit.commitSquashedInsts          4919                       # The number of squashed insts skipped by commit
system.cpu04.commit.commitNonSpecStalls           106                       # The number of times commit has been forced to stall to communicate backwards
system.cpu04.commit.branchMispredicts             146                       # The number of times a branch was mispredicted
system.cpu04.commit.committed_per_cycle::samples        15584                       # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::mean     2.474846                       # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::stdev     2.474955                       # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::0         5718     36.69%     36.69% # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::1         1645     10.56%     47.25% # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::2          294      1.89%     49.13% # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::3         3261     20.93%     70.06% # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::4          174      1.12%     71.18% # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::5         3224     20.69%     91.86% # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::6          158      1.01%     92.88% # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::7           92      0.59%     93.47% # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::8         1018      6.53%    100.00% # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::total        15584                       # Number of insts commited each cycle
system.cpu04.commit.committedInsts              37270                       # Number of instructions committed
system.cpu04.commit.committedOps                38568                       # Number of ops (including micro ops) committed
system.cpu04.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu04.commit.refs                         6339                       # Number of memory references committed
system.cpu04.commit.loads                        5476                       # Number of loads committed
system.cpu04.commit.membars                        50                       # Number of memory barriers committed
system.cpu04.commit.branches                     8977                       # Number of branches committed
system.cpu04.commit.fp_insts                        0                       # Number of committed floating point instructions.
system.cpu04.commit.int_insts                   29816                       # Number of committed integer instructions.
system.cpu04.commit.function_calls                138                       # Number of function calls committed.
system.cpu04.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu04.commit.op_class_0::IntAlu          32034     83.06%     83.06% # Class of committed instruction
system.cpu04.commit.op_class_0::IntMult           195      0.51%     83.56% # Class of committed instruction
system.cpu04.commit.op_class_0::IntDiv              0      0.00%     83.56% # Class of committed instruction
system.cpu04.commit.op_class_0::FloatAdd            0      0.00%     83.56% # Class of committed instruction
system.cpu04.commit.op_class_0::FloatCmp            0      0.00%     83.56% # Class of committed instruction
system.cpu04.commit.op_class_0::FloatCvt            0      0.00%     83.56% # Class of committed instruction
system.cpu04.commit.op_class_0::FloatMult            0      0.00%     83.56% # Class of committed instruction
system.cpu04.commit.op_class_0::FloatDiv            0      0.00%     83.56% # Class of committed instruction
system.cpu04.commit.op_class_0::FloatSqrt            0      0.00%     83.56% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdAdd             0      0.00%     83.56% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdAddAcc            0      0.00%     83.56% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdAlu             0      0.00%     83.56% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdCmp             0      0.00%     83.56% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdCvt             0      0.00%     83.56% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdMisc            0      0.00%     83.56% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdMult            0      0.00%     83.56% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdMultAcc            0      0.00%     83.56% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdShift            0      0.00%     83.56% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdShiftAcc            0      0.00%     83.56% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdSqrt            0      0.00%     83.56% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdFloatAdd            0      0.00%     83.56% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdFloatAlu            0      0.00%     83.56% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdFloatCmp            0      0.00%     83.56% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdFloatCvt            0      0.00%     83.56% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdFloatDiv            0      0.00%     83.56% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdFloatMisc            0      0.00%     83.56% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdFloatMult            0      0.00%     83.56% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdFloatMultAcc            0      0.00%     83.56% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdFloatSqrt            0      0.00%     83.56% # Class of committed instruction
system.cpu04.commit.op_class_0::MemRead          5476     14.20%     97.76% # Class of committed instruction
system.cpu04.commit.op_class_0::MemWrite          863      2.24%    100.00% # Class of committed instruction
system.cpu04.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu04.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu04.commit.op_class_0::total           38568                       # Class of committed instruction
system.cpu04.commit.bw_lim_events                1018                       # number cycles where commit BW limit reached
system.cpu04.rob.rob_reads                      57507                       # The number of ROB reads
system.cpu04.rob.rob_writes                     87699                       # The number of ROB writes
system.cpu04.timesIdled                            44                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu04.idleCycles                          5994                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu04.quiesceCycles                      60763                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu04.committedInsts                     37270                       # Number of Instructions Simulated
system.cpu04.committedOps                       38568                       # Number of Ops (including micro ops) Simulated
system.cpu04.cpi                             0.598229                       # CPI: Cycles Per Instruction
system.cpu04.cpi_total                       0.598229                       # CPI: Total CPI of All Threads
system.cpu04.ipc                             1.671600                       # IPC: Instructions Per Cycle
system.cpu04.ipc_total                       1.671600                       # IPC: Total IPC of All Threads
system.cpu04.int_regfile_reads                  54247                       # number of integer regfile reads
system.cpu04.int_regfile_writes                 17546                       # number of integer regfile writes
system.cpu04.fp_regfile_writes                    160                       # number of floating regfile writes
system.cpu04.cc_regfile_reads                  138837                       # number of cc regfile reads
system.cpu04.cc_regfile_writes                  53138                       # number of cc regfile writes
system.cpu04.misc_regfile_reads                  7661                       # number of misc regfile reads
system.cpu04.misc_regfile_writes                   61                       # number of misc regfile writes
system.cpu04.dcache.tags.replacements               0                       # number of replacements
system.cpu04.dcache.tags.tagsinuse           7.199792                       # Cycle average of tags in use
system.cpu04.dcache.tags.total_refs              6584                       # Total number of references to valid blocks.
system.cpu04.dcache.tags.sampled_refs              38                       # Sample count of references to valid blocks.
system.cpu04.dcache.tags.avg_refs          173.263158                       # Average number of references to valid blocks.
system.cpu04.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu04.dcache.tags.occ_blocks::cpu04.data     7.199792                       # Average occupied blocks per requestor
system.cpu04.dcache.tags.occ_percent::cpu04.data     0.007031                       # Average percentage of cache occupancy
system.cpu04.dcache.tags.occ_percent::total     0.007031                       # Average percentage of cache occupancy
system.cpu04.dcache.tags.occ_task_id_blocks::1024           38                       # Occupied blocks per task id
system.cpu04.dcache.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.cpu04.dcache.tags.age_task_id_blocks_1024::1            6                       # Occupied blocks per task id
system.cpu04.dcache.tags.occ_task_id_percent::1024     0.037109                       # Percentage of cache occupancy per task id
system.cpu04.dcache.tags.tag_accesses           13537                       # Number of tag accesses
system.cpu04.dcache.tags.data_accesses          13537                       # Number of data accesses
system.cpu04.dcache.ReadReq_hits::cpu04.data         5774                       # number of ReadReq hits
system.cpu04.dcache.ReadReq_hits::total          5774                       # number of ReadReq hits
system.cpu04.dcache.WriteReq_hits::cpu04.data          823                       # number of WriteReq hits
system.cpu04.dcache.WriteReq_hits::total          823                       # number of WriteReq hits
system.cpu04.dcache.SoftPFReq_hits::cpu04.data            2                       # number of SoftPFReq hits
system.cpu04.dcache.SoftPFReq_hits::total            2                       # number of SoftPFReq hits
system.cpu04.dcache.demand_hits::cpu04.data         6597                       # number of demand (read+write) hits
system.cpu04.dcache.demand_hits::total           6597                       # number of demand (read+write) hits
system.cpu04.dcache.overall_hits::cpu04.data         6599                       # number of overall hits
system.cpu04.dcache.overall_hits::total          6599                       # number of overall hits
system.cpu04.dcache.ReadReq_misses::cpu04.data           90                       # number of ReadReq misses
system.cpu04.dcache.ReadReq_misses::total           90                       # number of ReadReq misses
system.cpu04.dcache.WriteReq_misses::cpu04.data           23                       # number of WriteReq misses
system.cpu04.dcache.WriteReq_misses::total           23                       # number of WriteReq misses
system.cpu04.dcache.SoftPFReq_misses::cpu04.data            3                       # number of SoftPFReq misses
system.cpu04.dcache.SoftPFReq_misses::total            3                       # number of SoftPFReq misses
system.cpu04.dcache.LoadLockedReq_misses::cpu04.data           15                       # number of LoadLockedReq misses
system.cpu04.dcache.LoadLockedReq_misses::total           15                       # number of LoadLockedReq misses
system.cpu04.dcache.StoreCondReq_misses::cpu04.data            5                       # number of StoreCondReq misses
system.cpu04.dcache.StoreCondReq_misses::total            5                       # number of StoreCondReq misses
system.cpu04.dcache.demand_misses::cpu04.data          113                       # number of demand (read+write) misses
system.cpu04.dcache.demand_misses::total          113                       # number of demand (read+write) misses
system.cpu04.dcache.overall_misses::cpu04.data          116                       # number of overall misses
system.cpu04.dcache.overall_misses::total          116                       # number of overall misses
system.cpu04.dcache.ReadReq_miss_latency::cpu04.data      7091931                       # number of ReadReq miss cycles
system.cpu04.dcache.ReadReq_miss_latency::total      7091931                       # number of ReadReq miss cycles
system.cpu04.dcache.WriteReq_miss_latency::cpu04.data      3552748                       # number of WriteReq miss cycles
system.cpu04.dcache.WriteReq_miss_latency::total      3552748                       # number of WriteReq miss cycles
system.cpu04.dcache.LoadLockedReq_miss_latency::cpu04.data       268489                       # number of LoadLockedReq miss cycles
system.cpu04.dcache.LoadLockedReq_miss_latency::total       268489                       # number of LoadLockedReq miss cycles
system.cpu04.dcache.StoreCondReq_miss_latency::cpu04.data        38500                       # number of StoreCondReq miss cycles
system.cpu04.dcache.StoreCondReq_miss_latency::total        38500                       # number of StoreCondReq miss cycles
system.cpu04.dcache.StoreCondFailReq_miss_latency::cpu04.data        80000                       # number of StoreCondFailReq miss cycles
system.cpu04.dcache.StoreCondFailReq_miss_latency::total        80000                       # number of StoreCondFailReq miss cycles
system.cpu04.dcache.demand_miss_latency::cpu04.data     10644679                       # number of demand (read+write) miss cycles
system.cpu04.dcache.demand_miss_latency::total     10644679                       # number of demand (read+write) miss cycles
system.cpu04.dcache.overall_miss_latency::cpu04.data     10644679                       # number of overall miss cycles
system.cpu04.dcache.overall_miss_latency::total     10644679                       # number of overall miss cycles
system.cpu04.dcache.ReadReq_accesses::cpu04.data         5864                       # number of ReadReq accesses(hits+misses)
system.cpu04.dcache.ReadReq_accesses::total         5864                       # number of ReadReq accesses(hits+misses)
system.cpu04.dcache.WriteReq_accesses::cpu04.data          846                       # number of WriteReq accesses(hits+misses)
system.cpu04.dcache.WriteReq_accesses::total          846                       # number of WriteReq accesses(hits+misses)
system.cpu04.dcache.SoftPFReq_accesses::cpu04.data            5                       # number of SoftPFReq accesses(hits+misses)
system.cpu04.dcache.SoftPFReq_accesses::total            5                       # number of SoftPFReq accesses(hits+misses)
system.cpu04.dcache.LoadLockedReq_accesses::cpu04.data           15                       # number of LoadLockedReq accesses(hits+misses)
system.cpu04.dcache.LoadLockedReq_accesses::total           15                       # number of LoadLockedReq accesses(hits+misses)
system.cpu04.dcache.StoreCondReq_accesses::cpu04.data            5                       # number of StoreCondReq accesses(hits+misses)
system.cpu04.dcache.StoreCondReq_accesses::total            5                       # number of StoreCondReq accesses(hits+misses)
system.cpu04.dcache.demand_accesses::cpu04.data         6710                       # number of demand (read+write) accesses
system.cpu04.dcache.demand_accesses::total         6710                       # number of demand (read+write) accesses
system.cpu04.dcache.overall_accesses::cpu04.data         6715                       # number of overall (read+write) accesses
system.cpu04.dcache.overall_accesses::total         6715                       # number of overall (read+write) accesses
system.cpu04.dcache.ReadReq_miss_rate::cpu04.data     0.015348                       # miss rate for ReadReq accesses
system.cpu04.dcache.ReadReq_miss_rate::total     0.015348                       # miss rate for ReadReq accesses
system.cpu04.dcache.WriteReq_miss_rate::cpu04.data     0.027187                       # miss rate for WriteReq accesses
system.cpu04.dcache.WriteReq_miss_rate::total     0.027187                       # miss rate for WriteReq accesses
system.cpu04.dcache.SoftPFReq_miss_rate::cpu04.data     0.600000                       # miss rate for SoftPFReq accesses
system.cpu04.dcache.SoftPFReq_miss_rate::total     0.600000                       # miss rate for SoftPFReq accesses
system.cpu04.dcache.LoadLockedReq_miss_rate::cpu04.data            1                       # miss rate for LoadLockedReq accesses
system.cpu04.dcache.LoadLockedReq_miss_rate::total            1                       # miss rate for LoadLockedReq accesses
system.cpu04.dcache.StoreCondReq_miss_rate::cpu04.data            1                       # miss rate for StoreCondReq accesses
system.cpu04.dcache.StoreCondReq_miss_rate::total            1                       # miss rate for StoreCondReq accesses
system.cpu04.dcache.demand_miss_rate::cpu04.data     0.016841                       # miss rate for demand accesses
system.cpu04.dcache.demand_miss_rate::total     0.016841                       # miss rate for demand accesses
system.cpu04.dcache.overall_miss_rate::cpu04.data     0.017275                       # miss rate for overall accesses
system.cpu04.dcache.overall_miss_rate::total     0.017275                       # miss rate for overall accesses
system.cpu04.dcache.ReadReq_avg_miss_latency::cpu04.data 78799.233333                       # average ReadReq miss latency
system.cpu04.dcache.ReadReq_avg_miss_latency::total 78799.233333                       # average ReadReq miss latency
system.cpu04.dcache.WriteReq_avg_miss_latency::cpu04.data 154467.304348                       # average WriteReq miss latency
system.cpu04.dcache.WriteReq_avg_miss_latency::total 154467.304348                       # average WriteReq miss latency
system.cpu04.dcache.LoadLockedReq_avg_miss_latency::cpu04.data 17899.266667                       # average LoadLockedReq miss latency
system.cpu04.dcache.LoadLockedReq_avg_miss_latency::total 17899.266667                       # average LoadLockedReq miss latency
system.cpu04.dcache.StoreCondReq_avg_miss_latency::cpu04.data         7700                       # average StoreCondReq miss latency
system.cpu04.dcache.StoreCondReq_avg_miss_latency::total         7700                       # average StoreCondReq miss latency
system.cpu04.dcache.StoreCondFailReq_avg_miss_latency::cpu04.data          inf                       # average StoreCondFailReq miss latency
system.cpu04.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu04.dcache.demand_avg_miss_latency::cpu04.data 94200.699115                       # average overall miss latency
system.cpu04.dcache.demand_avg_miss_latency::total 94200.699115                       # average overall miss latency
system.cpu04.dcache.overall_avg_miss_latency::cpu04.data 91764.474138                       # average overall miss latency
system.cpu04.dcache.overall_avg_miss_latency::total 91764.474138                       # average overall miss latency
system.cpu04.dcache.blocked_cycles::no_mshrs           43                       # number of cycles access was blocked
system.cpu04.dcache.blocked_cycles::no_targets          268                       # number of cycles access was blocked
system.cpu04.dcache.blocked::no_mshrs               5                       # number of cycles access was blocked
system.cpu04.dcache.blocked::no_targets             1                       # number of cycles access was blocked
system.cpu04.dcache.avg_blocked_cycles::no_mshrs     8.600000                       # average number of cycles each access was blocked
system.cpu04.dcache.avg_blocked_cycles::no_targets          268                       # average number of cycles each access was blocked
system.cpu04.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu04.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu04.dcache.ReadReq_mshr_hits::cpu04.data           50                       # number of ReadReq MSHR hits
system.cpu04.dcache.ReadReq_mshr_hits::total           50                       # number of ReadReq MSHR hits
system.cpu04.dcache.WriteReq_mshr_hits::cpu04.data           14                       # number of WriteReq MSHR hits
system.cpu04.dcache.WriteReq_mshr_hits::total           14                       # number of WriteReq MSHR hits
system.cpu04.dcache.demand_mshr_hits::cpu04.data           64                       # number of demand (read+write) MSHR hits
system.cpu04.dcache.demand_mshr_hits::total           64                       # number of demand (read+write) MSHR hits
system.cpu04.dcache.overall_mshr_hits::cpu04.data           64                       # number of overall MSHR hits
system.cpu04.dcache.overall_mshr_hits::total           64                       # number of overall MSHR hits
system.cpu04.dcache.ReadReq_mshr_misses::cpu04.data           40                       # number of ReadReq MSHR misses
system.cpu04.dcache.ReadReq_mshr_misses::total           40                       # number of ReadReq MSHR misses
system.cpu04.dcache.WriteReq_mshr_misses::cpu04.data            9                       # number of WriteReq MSHR misses
system.cpu04.dcache.WriteReq_mshr_misses::total            9                       # number of WriteReq MSHR misses
system.cpu04.dcache.SoftPFReq_mshr_misses::cpu04.data            2                       # number of SoftPFReq MSHR misses
system.cpu04.dcache.SoftPFReq_mshr_misses::total            2                       # number of SoftPFReq MSHR misses
system.cpu04.dcache.LoadLockedReq_mshr_misses::cpu04.data           15                       # number of LoadLockedReq MSHR misses
system.cpu04.dcache.LoadLockedReq_mshr_misses::total           15                       # number of LoadLockedReq MSHR misses
system.cpu04.dcache.StoreCondReq_mshr_misses::cpu04.data            5                       # number of StoreCondReq MSHR misses
system.cpu04.dcache.StoreCondReq_mshr_misses::total            5                       # number of StoreCondReq MSHR misses
system.cpu04.dcache.demand_mshr_misses::cpu04.data           49                       # number of demand (read+write) MSHR misses
system.cpu04.dcache.demand_mshr_misses::total           49                       # number of demand (read+write) MSHR misses
system.cpu04.dcache.overall_mshr_misses::cpu04.data           51                       # number of overall MSHR misses
system.cpu04.dcache.overall_mshr_misses::total           51                       # number of overall MSHR misses
system.cpu04.dcache.ReadReq_mshr_miss_latency::cpu04.data      2397013                       # number of ReadReq MSHR miss cycles
system.cpu04.dcache.ReadReq_mshr_miss_latency::total      2397013                       # number of ReadReq MSHR miss cycles
system.cpu04.dcache.WriteReq_mshr_miss_latency::cpu04.data      1229751                       # number of WriteReq MSHR miss cycles
system.cpu04.dcache.WriteReq_mshr_miss_latency::total      1229751                       # number of WriteReq MSHR miss cycles
system.cpu04.dcache.SoftPFReq_mshr_miss_latency::cpu04.data        18000                       # number of SoftPFReq MSHR miss cycles
system.cpu04.dcache.SoftPFReq_mshr_miss_latency::total        18000                       # number of SoftPFReq MSHR miss cycles
system.cpu04.dcache.LoadLockedReq_mshr_miss_latency::cpu04.data       215511                       # number of LoadLockedReq MSHR miss cycles
system.cpu04.dcache.LoadLockedReq_mshr_miss_latency::total       215511                       # number of LoadLockedReq MSHR miss cycles
system.cpu04.dcache.StoreCondReq_mshr_miss_latency::cpu04.data        29500                       # number of StoreCondReq MSHR miss cycles
system.cpu04.dcache.StoreCondReq_mshr_miss_latency::total        29500                       # number of StoreCondReq MSHR miss cycles
system.cpu04.dcache.StoreCondFailReq_mshr_miss_latency::cpu04.data        74000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu04.dcache.StoreCondFailReq_mshr_miss_latency::total        74000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu04.dcache.demand_mshr_miss_latency::cpu04.data      3626764                       # number of demand (read+write) MSHR miss cycles
system.cpu04.dcache.demand_mshr_miss_latency::total      3626764                       # number of demand (read+write) MSHR miss cycles
system.cpu04.dcache.overall_mshr_miss_latency::cpu04.data      3644764                       # number of overall MSHR miss cycles
system.cpu04.dcache.overall_mshr_miss_latency::total      3644764                       # number of overall MSHR miss cycles
system.cpu04.dcache.ReadReq_mshr_miss_rate::cpu04.data     0.006821                       # mshr miss rate for ReadReq accesses
system.cpu04.dcache.ReadReq_mshr_miss_rate::total     0.006821                       # mshr miss rate for ReadReq accesses
system.cpu04.dcache.WriteReq_mshr_miss_rate::cpu04.data     0.010638                       # mshr miss rate for WriteReq accesses
system.cpu04.dcache.WriteReq_mshr_miss_rate::total     0.010638                       # mshr miss rate for WriteReq accesses
system.cpu04.dcache.SoftPFReq_mshr_miss_rate::cpu04.data     0.400000                       # mshr miss rate for SoftPFReq accesses
system.cpu04.dcache.SoftPFReq_mshr_miss_rate::total     0.400000                       # mshr miss rate for SoftPFReq accesses
system.cpu04.dcache.LoadLockedReq_mshr_miss_rate::cpu04.data            1                       # mshr miss rate for LoadLockedReq accesses
system.cpu04.dcache.LoadLockedReq_mshr_miss_rate::total            1                       # mshr miss rate for LoadLockedReq accesses
system.cpu04.dcache.StoreCondReq_mshr_miss_rate::cpu04.data            1                       # mshr miss rate for StoreCondReq accesses
system.cpu04.dcache.StoreCondReq_mshr_miss_rate::total            1                       # mshr miss rate for StoreCondReq accesses
system.cpu04.dcache.demand_mshr_miss_rate::cpu04.data     0.007303                       # mshr miss rate for demand accesses
system.cpu04.dcache.demand_mshr_miss_rate::total     0.007303                       # mshr miss rate for demand accesses
system.cpu04.dcache.overall_mshr_miss_rate::cpu04.data     0.007595                       # mshr miss rate for overall accesses
system.cpu04.dcache.overall_mshr_miss_rate::total     0.007595                       # mshr miss rate for overall accesses
system.cpu04.dcache.ReadReq_avg_mshr_miss_latency::cpu04.data 59925.325000                       # average ReadReq mshr miss latency
system.cpu04.dcache.ReadReq_avg_mshr_miss_latency::total 59925.325000                       # average ReadReq mshr miss latency
system.cpu04.dcache.WriteReq_avg_mshr_miss_latency::cpu04.data       136639                       # average WriteReq mshr miss latency
system.cpu04.dcache.WriteReq_avg_mshr_miss_latency::total       136639                       # average WriteReq mshr miss latency
system.cpu04.dcache.SoftPFReq_avg_mshr_miss_latency::cpu04.data         9000                       # average SoftPFReq mshr miss latency
system.cpu04.dcache.SoftPFReq_avg_mshr_miss_latency::total         9000                       # average SoftPFReq mshr miss latency
system.cpu04.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu04.data 14367.400000                       # average LoadLockedReq mshr miss latency
system.cpu04.dcache.LoadLockedReq_avg_mshr_miss_latency::total 14367.400000                       # average LoadLockedReq mshr miss latency
system.cpu04.dcache.StoreCondReq_avg_mshr_miss_latency::cpu04.data         5900                       # average StoreCondReq mshr miss latency
system.cpu04.dcache.StoreCondReq_avg_mshr_miss_latency::total         5900                       # average StoreCondReq mshr miss latency
system.cpu04.dcache.StoreCondFailReq_avg_mshr_miss_latency::cpu04.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu04.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu04.dcache.demand_avg_mshr_miss_latency::cpu04.data 74015.591837                       # average overall mshr miss latency
system.cpu04.dcache.demand_avg_mshr_miss_latency::total 74015.591837                       # average overall mshr miss latency
system.cpu04.dcache.overall_avg_mshr_miss_latency::cpu04.data 71465.960784                       # average overall mshr miss latency
system.cpu04.dcache.overall_avg_mshr_miss_latency::total 71465.960784                       # average overall mshr miss latency
system.cpu04.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu04.icache.tags.replacements               0                       # number of replacements
system.cpu04.icache.tags.tagsinuse          10.045396                       # Cycle average of tags in use
system.cpu04.icache.tags.total_refs              1251                       # Total number of references to valid blocks.
system.cpu04.icache.tags.sampled_refs              52                       # Sample count of references to valid blocks.
system.cpu04.icache.tags.avg_refs           24.057692                       # Average number of references to valid blocks.
system.cpu04.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu04.icache.tags.occ_blocks::cpu04.inst    10.045396                       # Average occupied blocks per requestor
system.cpu04.icache.tags.occ_percent::cpu04.inst     0.019620                       # Average percentage of cache occupancy
system.cpu04.icache.tags.occ_percent::total     0.019620                       # Average percentage of cache occupancy
system.cpu04.icache.tags.occ_task_id_blocks::1024           52                       # Occupied blocks per task id
system.cpu04.icache.tags.age_task_id_blocks_1024::0           41                       # Occupied blocks per task id
system.cpu04.icache.tags.age_task_id_blocks_1024::1           11                       # Occupied blocks per task id
system.cpu04.icache.tags.occ_task_id_percent::1024     0.101562                       # Percentage of cache occupancy per task id
system.cpu04.icache.tags.tag_accesses            2708                       # Number of tag accesses
system.cpu04.icache.tags.data_accesses           2708                       # Number of data accesses
system.cpu04.icache.ReadReq_hits::cpu04.inst         1251                       # number of ReadReq hits
system.cpu04.icache.ReadReq_hits::total          1251                       # number of ReadReq hits
system.cpu04.icache.demand_hits::cpu04.inst         1251                       # number of demand (read+write) hits
system.cpu04.icache.demand_hits::total           1251                       # number of demand (read+write) hits
system.cpu04.icache.overall_hits::cpu04.inst         1251                       # number of overall hits
system.cpu04.icache.overall_hits::total          1251                       # number of overall hits
system.cpu04.icache.ReadReq_misses::cpu04.inst           77                       # number of ReadReq misses
system.cpu04.icache.ReadReq_misses::total           77                       # number of ReadReq misses
system.cpu04.icache.demand_misses::cpu04.inst           77                       # number of demand (read+write) misses
system.cpu04.icache.demand_misses::total           77                       # number of demand (read+write) misses
system.cpu04.icache.overall_misses::cpu04.inst           77                       # number of overall misses
system.cpu04.icache.overall_misses::total           77                       # number of overall misses
system.cpu04.icache.ReadReq_miss_latency::cpu04.inst      8471250                       # number of ReadReq miss cycles
system.cpu04.icache.ReadReq_miss_latency::total      8471250                       # number of ReadReq miss cycles
system.cpu04.icache.demand_miss_latency::cpu04.inst      8471250                       # number of demand (read+write) miss cycles
system.cpu04.icache.demand_miss_latency::total      8471250                       # number of demand (read+write) miss cycles
system.cpu04.icache.overall_miss_latency::cpu04.inst      8471250                       # number of overall miss cycles
system.cpu04.icache.overall_miss_latency::total      8471250                       # number of overall miss cycles
system.cpu04.icache.ReadReq_accesses::cpu04.inst         1328                       # number of ReadReq accesses(hits+misses)
system.cpu04.icache.ReadReq_accesses::total         1328                       # number of ReadReq accesses(hits+misses)
system.cpu04.icache.demand_accesses::cpu04.inst         1328                       # number of demand (read+write) accesses
system.cpu04.icache.demand_accesses::total         1328                       # number of demand (read+write) accesses
system.cpu04.icache.overall_accesses::cpu04.inst         1328                       # number of overall (read+write) accesses
system.cpu04.icache.overall_accesses::total         1328                       # number of overall (read+write) accesses
system.cpu04.icache.ReadReq_miss_rate::cpu04.inst     0.057982                       # miss rate for ReadReq accesses
system.cpu04.icache.ReadReq_miss_rate::total     0.057982                       # miss rate for ReadReq accesses
system.cpu04.icache.demand_miss_rate::cpu04.inst     0.057982                       # miss rate for demand accesses
system.cpu04.icache.demand_miss_rate::total     0.057982                       # miss rate for demand accesses
system.cpu04.icache.overall_miss_rate::cpu04.inst     0.057982                       # miss rate for overall accesses
system.cpu04.icache.overall_miss_rate::total     0.057982                       # miss rate for overall accesses
system.cpu04.icache.ReadReq_avg_miss_latency::cpu04.inst 110016.233766                       # average ReadReq miss latency
system.cpu04.icache.ReadReq_avg_miss_latency::total 110016.233766                       # average ReadReq miss latency
system.cpu04.icache.demand_avg_miss_latency::cpu04.inst 110016.233766                       # average overall miss latency
system.cpu04.icache.demand_avg_miss_latency::total 110016.233766                       # average overall miss latency
system.cpu04.icache.overall_avg_miss_latency::cpu04.inst 110016.233766                       # average overall miss latency
system.cpu04.icache.overall_avg_miss_latency::total 110016.233766                       # average overall miss latency
system.cpu04.icache.blocked_cycles::no_mshrs          178                       # number of cycles access was blocked
system.cpu04.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu04.icache.blocked::no_mshrs               2                       # number of cycles access was blocked
system.cpu04.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu04.icache.avg_blocked_cycles::no_mshrs           89                       # average number of cycles each access was blocked
system.cpu04.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu04.icache.fast_writes                     0                       # number of fast writes performed
system.cpu04.icache.cache_copies                    0                       # number of cache copies performed
system.cpu04.icache.ReadReq_mshr_hits::cpu04.inst           25                       # number of ReadReq MSHR hits
system.cpu04.icache.ReadReq_mshr_hits::total           25                       # number of ReadReq MSHR hits
system.cpu04.icache.demand_mshr_hits::cpu04.inst           25                       # number of demand (read+write) MSHR hits
system.cpu04.icache.demand_mshr_hits::total           25                       # number of demand (read+write) MSHR hits
system.cpu04.icache.overall_mshr_hits::cpu04.inst           25                       # number of overall MSHR hits
system.cpu04.icache.overall_mshr_hits::total           25                       # number of overall MSHR hits
system.cpu04.icache.ReadReq_mshr_misses::cpu04.inst           52                       # number of ReadReq MSHR misses
system.cpu04.icache.ReadReq_mshr_misses::total           52                       # number of ReadReq MSHR misses
system.cpu04.icache.demand_mshr_misses::cpu04.inst           52                       # number of demand (read+write) MSHR misses
system.cpu04.icache.demand_mshr_misses::total           52                       # number of demand (read+write) MSHR misses
system.cpu04.icache.overall_mshr_misses::cpu04.inst           52                       # number of overall MSHR misses
system.cpu04.icache.overall_mshr_misses::total           52                       # number of overall MSHR misses
system.cpu04.icache.ReadReq_mshr_miss_latency::cpu04.inst      6116250                       # number of ReadReq MSHR miss cycles
system.cpu04.icache.ReadReq_mshr_miss_latency::total      6116250                       # number of ReadReq MSHR miss cycles
system.cpu04.icache.demand_mshr_miss_latency::cpu04.inst      6116250                       # number of demand (read+write) MSHR miss cycles
system.cpu04.icache.demand_mshr_miss_latency::total      6116250                       # number of demand (read+write) MSHR miss cycles
system.cpu04.icache.overall_mshr_miss_latency::cpu04.inst      6116250                       # number of overall MSHR miss cycles
system.cpu04.icache.overall_mshr_miss_latency::total      6116250                       # number of overall MSHR miss cycles
system.cpu04.icache.ReadReq_mshr_miss_rate::cpu04.inst     0.039157                       # mshr miss rate for ReadReq accesses
system.cpu04.icache.ReadReq_mshr_miss_rate::total     0.039157                       # mshr miss rate for ReadReq accesses
system.cpu04.icache.demand_mshr_miss_rate::cpu04.inst     0.039157                       # mshr miss rate for demand accesses
system.cpu04.icache.demand_mshr_miss_rate::total     0.039157                       # mshr miss rate for demand accesses
system.cpu04.icache.overall_mshr_miss_rate::cpu04.inst     0.039157                       # mshr miss rate for overall accesses
system.cpu04.icache.overall_mshr_miss_rate::total     0.039157                       # mshr miss rate for overall accesses
system.cpu04.icache.ReadReq_avg_mshr_miss_latency::cpu04.inst 117620.192308                       # average ReadReq mshr miss latency
system.cpu04.icache.ReadReq_avg_mshr_miss_latency::total 117620.192308                       # average ReadReq mshr miss latency
system.cpu04.icache.demand_avg_mshr_miss_latency::cpu04.inst 117620.192308                       # average overall mshr miss latency
system.cpu04.icache.demand_avg_mshr_miss_latency::total 117620.192308                       # average overall mshr miss latency
system.cpu04.icache.overall_avg_mshr_miss_latency::cpu04.inst 117620.192308                       # average overall mshr miss latency
system.cpu04.icache.overall_avg_mshr_miss_latency::total 117620.192308                       # average overall mshr miss latency
system.cpu04.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu05.branchPred.lookups                 10316                       # Number of BP lookups
system.cpu05.branchPred.condPredicted            9694                       # Number of conditional branches predicted
system.cpu05.branchPred.condIncorrect             161                       # Number of conditional branches incorrect
system.cpu05.branchPred.BTBLookups               7405                       # Number of BTB lookups
system.cpu05.branchPred.BTBHits                  5147                       # Number of BTB hits
system.cpu05.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu05.branchPred.BTBHitPct           69.507090                       # BTB Hit Percentage
system.cpu05.branchPred.usedRAS                   264                       # Number of times the RAS was used to get a target.
system.cpu05.branchPred.RASInCorrect                1                       # Number of incorrect RAS predictions.
system.cpu05.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu05.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu05.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu05.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu05.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu05.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu05.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu05.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu05.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu05.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu05.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu05.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu05.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu05.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu05.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu05.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu05.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu05.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu05.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu05.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu05.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu05.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu05.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu05.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu05.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu05.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu05.dstage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu05.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu05.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu05.dtb.walker.walks                       0                       # Table walker walks requested
system.cpu05.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu05.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu05.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu05.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu05.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu05.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu05.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu05.dtb.inst_hits                          0                       # ITB inst hits
system.cpu05.dtb.inst_misses                        0                       # ITB inst misses
system.cpu05.dtb.read_hits                          0                       # DTB read hits
system.cpu05.dtb.read_misses                        0                       # DTB read misses
system.cpu05.dtb.write_hits                         0                       # DTB write hits
system.cpu05.dtb.write_misses                       0                       # DTB write misses
system.cpu05.dtb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu05.dtb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu05.dtb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu05.dtb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu05.dtb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu05.dtb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu05.dtb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu05.dtb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu05.dtb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu05.dtb.read_accesses                      0                       # DTB read accesses
system.cpu05.dtb.write_accesses                     0                       # DTB write accesses
system.cpu05.dtb.inst_accesses                      0                       # ITB inst accesses
system.cpu05.dtb.hits                               0                       # DTB hits
system.cpu05.dtb.misses                             0                       # DTB misses
system.cpu05.dtb.accesses                           0                       # DTB accesses
system.cpu05.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu05.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu05.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu05.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu05.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu05.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu05.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu05.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu05.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu05.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu05.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu05.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu05.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu05.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu05.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu05.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu05.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu05.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu05.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu05.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu05.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu05.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu05.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu05.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu05.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu05.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu05.istage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu05.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu05.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu05.itb.walker.walks                       0                       # Table walker walks requested
system.cpu05.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu05.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu05.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu05.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu05.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu05.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu05.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu05.itb.inst_hits                          0                       # ITB inst hits
system.cpu05.itb.inst_misses                        0                       # ITB inst misses
system.cpu05.itb.read_hits                          0                       # DTB read hits
system.cpu05.itb.read_misses                        0                       # DTB read misses
system.cpu05.itb.write_hits                         0                       # DTB write hits
system.cpu05.itb.write_misses                       0                       # DTB write misses
system.cpu05.itb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu05.itb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu05.itb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu05.itb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu05.itb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu05.itb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu05.itb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu05.itb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu05.itb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu05.itb.read_accesses                      0                       # DTB read accesses
system.cpu05.itb.write_accesses                     0                       # DTB write accesses
system.cpu05.itb.inst_accesses                      0                       # ITB inst accesses
system.cpu05.itb.hits                               0                       # DTB hits
system.cpu05.itb.misses                             0                       # DTB misses
system.cpu05.itb.accesses                           0                       # DTB accesses
system.cpu05.numCycles                          21750                       # number of cpu cycles simulated
system.cpu05.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu05.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu05.fetch.icacheStallCycles             2737                       # Number of cycles fetch is stalled on an Icache miss
system.cpu05.fetch.Insts                        43668                       # Number of instructions fetch has processed
system.cpu05.fetch.Branches                     10316                       # Number of branches that fetch encountered
system.cpu05.fetch.predictedBranches             5411                       # Number of branches that fetch has predicted taken
system.cpu05.fetch.Cycles                       12366                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu05.fetch.SquashCycles                   421                       # Number of cycles fetch has spent squashing
system.cpu05.fetch.MiscStallCycles                  2                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu05.fetch.NoActiveThreadStallCycles            1                       # Number of stall cycles due to no active thread to fetch from
system.cpu05.fetch.PendingTrapStallCycles            6                       # Number of stall cycles due to pending traps
system.cpu05.fetch.IcacheWaitRetryStallCycles           13                       # Number of stall cycles due to full MSHR
system.cpu05.fetch.CacheLines                    1253                       # Number of cache lines fetched
system.cpu05.fetch.IcacheSquashes                  73                       # Number of outstanding Icache misses that were squashed
system.cpu05.fetch.rateDist::samples            15335                       # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.rateDist::mean            3.009586                       # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.rateDist::stdev           3.749228                       # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.rateDist::0                   8955     58.40%     58.40% # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.rateDist::1                    197      1.28%     59.68% # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.rateDist::2                     80      0.52%     60.20% # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.rateDist::3                    246      1.60%     61.81% # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.rateDist::4                    183      1.19%     63.00% # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.rateDist::5                    213      1.39%     64.39% # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.rateDist::6                    188      1.23%     65.61% # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.rateDist::7                     52      0.34%     65.95% # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.rateDist::8                   5221     34.05%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.rateDist::max_value              8                       # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.rateDist::total              15335                       # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.branchRate                0.474299                       # Number of branch fetches per cycle
system.cpu05.fetch.rate                      2.007724                       # Number of inst fetches per cycle
system.cpu05.decode.IdleCycles                   3724                       # Number of cycles decode is idle
system.cpu05.decode.BlockedCycles                5709                       # Number of cycles decode is blocked
system.cpu05.decode.RunCycles                    2072                       # Number of cycles decode is running
system.cpu05.decode.UnblockCycles                3646                       # Number of cycles decode is unblocking
system.cpu05.decode.SquashCycles                  183                       # Number of cycles decode is squashing
system.cpu05.decode.BranchResolved                286                       # Number of times decode resolved a branch
system.cpu05.decode.BranchMispred                  27                       # Number of times decode detected a branch misprediction
system.cpu05.decode.DecodedInsts                42740                       # Number of instructions handled by decode
system.cpu05.decode.SquashedInsts                  99                       # Number of squashed instructions handled by decode
system.cpu05.rename.SquashCycles                  183                       # Number of cycles rename is squashing
system.cpu05.rename.IdleCycles                   4073                       # Number of cycles rename is idle
system.cpu05.rename.BlockCycles                  1094                       # Number of cycles rename is blocking
system.cpu05.rename.serializeStallCycles         2269                       # count of cycles rename stalled for serializing inst
system.cpu05.rename.RunCycles                    5326                       # Number of cycles rename is running
system.cpu05.rename.UnblockCycles                2389                       # Number of cycles rename is unblocking
system.cpu05.rename.RenamedInsts                41827                       # Number of instructions processed by rename
system.cpu05.rename.ROBFullEvents                   7                       # Number of times rename has blocked due to ROB full
system.cpu05.rename.IQFullEvents                 2127                       # Number of times rename has blocked due to IQ full
system.cpu05.rename.LQFullEvents                    9                       # Number of times rename has blocked due to LQ full
system.cpu05.rename.RenamedOperands             72197                       # Number of destination operands rename has renamed
system.cpu05.rename.RenameLookups              202825                       # Number of register rename lookups that rename has made
system.cpu05.rename.int_rename_lookups          56417                       # Number of integer rename lookups
system.cpu05.rename.CommittedMaps               64337                       # Number of HB maps that are committed
system.cpu05.rename.UndoneMaps                   7856                       # Number of HB maps that are undone due to squashing
system.cpu05.rename.serializingInsts               60                       # count of serializing insts renamed
system.cpu05.rename.tempSerializingInsts           60                       # count of temporary serializing insts renamed
system.cpu05.rename.skidInsts                    6097                       # count of insts added to the skid buffer
system.cpu05.memDep0.insertedLoads               5995                       # Number of loads inserted to the mem dependence unit.
system.cpu05.memDep0.insertedStores              1222                       # Number of stores inserted to the mem dependence unit.
system.cpu05.memDep0.conflictingLoads             485                       # Number of conflicting loads.
system.cpu05.memDep0.conflictingStores            536                       # Number of conflicting stores.
system.cpu05.iq.iqInstsAdded                    40919                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu05.iq.iqNonSpecInstsAdded               108                       # Number of non-speculative instructions added to the IQ
system.cpu05.iq.iqInstsIssued                   38307                       # Number of instructions issued
system.cpu05.iq.iqSquashedInstsIssued             362                       # Number of squashed instructions issued
system.cpu05.iq.iqSquashedInstsExamined          4625                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu05.iq.iqSquashedOperandsExamined        15083                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu05.iq.iqSquashedNonSpecRemoved           12                       # Number of squashed non-spec instructions that were removed
system.cpu05.iq.issued_per_cycle::samples        15335                       # Number of insts issued each cycle
system.cpu05.iq.issued_per_cycle::mean       2.498011                       # Number of insts issued each cycle
system.cpu05.iq.issued_per_cycle::stdev      1.860038                       # Number of insts issued each cycle
system.cpu05.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu05.iq.issued_per_cycle::0              4991     32.55%     32.55% # Number of insts issued each cycle
system.cpu05.iq.issued_per_cycle::1               625      4.08%     36.62% # Number of insts issued each cycle
system.cpu05.iq.issued_per_cycle::2               486      3.17%     39.79% # Number of insts issued each cycle
system.cpu05.iq.issued_per_cycle::3               222      1.45%     41.24% # Number of insts issued each cycle
system.cpu05.iq.issued_per_cycle::4              9011     58.76%    100.00% # Number of insts issued each cycle
system.cpu05.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu05.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu05.iq.issued_per_cycle::max_value            4                       # Number of insts issued each cycle
system.cpu05.iq.issued_per_cycle::total         15335                       # Number of insts issued each cycle
system.cpu05.iq.fu_full::No_OpClass                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu05.iq.fu_full::IntAlu                     0      0.00%      0.00% # attempts to use FU when none available
system.cpu05.iq.fu_full::IntMult                    4    100.00%    100.00% # attempts to use FU when none available
system.cpu05.iq.fu_full::IntDiv                     0      0.00%    100.00% # attempts to use FU when none available
system.cpu05.iq.fu_full::FloatAdd                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu05.iq.fu_full::FloatCmp                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu05.iq.fu_full::FloatCvt                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu05.iq.fu_full::FloatMult                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu05.iq.fu_full::FloatDiv                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu05.iq.fu_full::FloatSqrt                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdAdd                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdAddAcc                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdAlu                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdCmp                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdCvt                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdMisc                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdMult                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdMultAcc                0      0.00%    100.00% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdShift                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdShiftAcc               0      0.00%    100.00% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdSqrt                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdFloatAdd               0      0.00%    100.00% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdFloatAlu               0      0.00%    100.00% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdFloatCmp               0      0.00%    100.00% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdFloatCvt               0      0.00%    100.00% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdFloatDiv               0      0.00%    100.00% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdFloatMisc              0      0.00%    100.00% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdFloatMult              0      0.00%    100.00% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdFloatMultAcc            0      0.00%    100.00% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdFloatSqrt              0      0.00%    100.00% # attempts to use FU when none available
system.cpu05.iq.fu_full::MemRead                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu05.iq.fu_full::MemWrite                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu05.iq.fu_full::IprAccess                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu05.iq.fu_full::InstPrefetch               0      0.00%    100.00% # attempts to use FU when none available
system.cpu05.iq.FU_type_0::No_OpClass               0      0.00%      0.00% # Type of FU issued
system.cpu05.iq.FU_type_0::IntAlu               31383     81.92%     81.92% # Type of FU issued
system.cpu05.iq.FU_type_0::IntMult                196      0.51%     82.44% # Type of FU issued
system.cpu05.iq.FU_type_0::IntDiv                   0      0.00%     82.44% # Type of FU issued
system.cpu05.iq.FU_type_0::FloatAdd                 0      0.00%     82.44% # Type of FU issued
system.cpu05.iq.FU_type_0::FloatCmp                 0      0.00%     82.44% # Type of FU issued
system.cpu05.iq.FU_type_0::FloatCvt                 0      0.00%     82.44% # Type of FU issued
system.cpu05.iq.FU_type_0::FloatMult                0      0.00%     82.44% # Type of FU issued
system.cpu05.iq.FU_type_0::FloatDiv                 0      0.00%     82.44% # Type of FU issued
system.cpu05.iq.FU_type_0::FloatSqrt                0      0.00%     82.44% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdAdd                  0      0.00%     82.44% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdAddAcc               0      0.00%     82.44% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdAlu                  0      0.00%     82.44% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdCmp                  0      0.00%     82.44% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdCvt                  0      0.00%     82.44% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdMisc                 0      0.00%     82.44% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdMult                 0      0.00%     82.44% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdMultAcc              0      0.00%     82.44% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdShift                0      0.00%     82.44% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdShiftAcc             0      0.00%     82.44% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdSqrt                 0      0.00%     82.44% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdFloatAdd             0      0.00%     82.44% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdFloatAlu             0      0.00%     82.44% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdFloatCmp             0      0.00%     82.44% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdFloatCvt             0      0.00%     82.44% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdFloatDiv             0      0.00%     82.44% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdFloatMisc            0      0.00%     82.44% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdFloatMult            0      0.00%     82.44% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     82.44% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdFloatSqrt            0      0.00%     82.44% # Type of FU issued
system.cpu05.iq.FU_type_0::MemRead               5788     15.11%     97.55% # Type of FU issued
system.cpu05.iq.FU_type_0::MemWrite               940      2.45%    100.00% # Type of FU issued
system.cpu05.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu05.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu05.iq.FU_type_0::total                38307                       # Type of FU issued
system.cpu05.iq.rate                         1.761241                       # Inst issue rate
system.cpu05.iq.fu_busy_cnt                         4                       # FU busy when requested
system.cpu05.iq.fu_busy_rate                 0.000104                       # FU busy rate (busy events/executed inst)
system.cpu05.iq.int_inst_queue_reads            92315                       # Number of integer instruction queue reads
system.cpu05.iq.int_inst_queue_writes           45666                       # Number of integer instruction queue writes
system.cpu05.iq.int_inst_queue_wakeup_accesses        37847                       # Number of integer instruction queue wakeup accesses
system.cpu05.iq.fp_inst_queue_reads                 0                       # Number of floating instruction queue reads
system.cpu05.iq.fp_inst_queue_writes                0                       # Number of floating instruction queue writes
system.cpu05.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu05.iq.int_alu_accesses                38311                       # Number of integer alu accesses
system.cpu05.iq.fp_alu_accesses                     0                       # Number of floating point alu accesses
system.cpu05.iew.lsq.thread0.forwLoads             15                       # Number of loads that had data forwarded from stores
system.cpu05.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu05.iew.lsq.thread0.squashedLoads          808                       # Number of loads squashed
system.cpu05.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu05.iew.lsq.thread0.memOrderViolation           15                       # Number of memory ordering violations
system.cpu05.iew.lsq.thread0.squashedStores          405                       # Number of stores squashed
system.cpu05.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu05.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu05.iew.lsq.thread0.rescheduledLoads           52                       # Number of loads that were rescheduled
system.cpu05.iew.lsq.thread0.cacheBlocked           88                       # Number of times an access to memory failed due to the cache being blocked
system.cpu05.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu05.iew.iewSquashCycles                  183                       # Number of cycles IEW is squashing
system.cpu05.iew.iewBlockCycles                   482                       # Number of cycles IEW is blocking
system.cpu05.iew.iewUnblockCycles                 588                       # Number of cycles IEW is unblocking
system.cpu05.iew.iewDispatchedInsts             41030                       # Number of instructions dispatched to IQ
system.cpu05.iew.iewDispSquashedInsts              33                       # Number of squashed instructions skipped by dispatch
system.cpu05.iew.iewDispLoadInsts                5995                       # Number of dispatched load instructions
system.cpu05.iew.iewDispStoreInsts               1222                       # Number of dispatched store instructions
system.cpu05.iew.iewDispNonSpecInsts               52                       # Number of dispatched non-speculative instructions
system.cpu05.iew.iewIQFullEvents                    0                       # Number of times the IQ has become full, causing a stall
system.cpu05.iew.iewLSQFullEvents                 588                       # Number of times the LSQ has become full, causing a stall
system.cpu05.iew.memOrderViolationEvents           15                       # Number of memory order violations
system.cpu05.iew.predictedTakenIncorrect           50                       # Number of branches that were predicted taken incorrectly
system.cpu05.iew.predictedNotTakenIncorrect           93                       # Number of branches that were predicted not taken incorrectly
system.cpu05.iew.branchMispredicts                143                       # Number of branch mispredicts detected at execute
system.cpu05.iew.iewExecutedInsts               38172                       # Number of executed instructions
system.cpu05.iew.iewExecLoadInsts                5731                       # Number of load instructions executed
system.cpu05.iew.iewExecSquashedInsts             135                       # Number of squashed instructions skipped in execute
system.cpu05.iew.exec_swp                           0                       # number of swp insts executed
system.cpu05.iew.exec_nop                           3                       # number of nop insts executed
system.cpu05.iew.exec_refs                       6637                       # number of memory reference insts executed
system.cpu05.iew.exec_branches                   8700                       # Number of branches executed
system.cpu05.iew.exec_stores                      906                       # Number of stores executed
system.cpu05.iew.exec_rate                   1.755034                       # Inst execution rate
system.cpu05.iew.wb_sent                        37928                       # cumulative count of insts sent to commit
system.cpu05.iew.wb_count                       37847                       # cumulative count of insts written-back
system.cpu05.iew.wb_producers                   27041                       # num instructions producing a value
system.cpu05.iew.wb_consumers                   54334                       # num instructions consuming a value
system.cpu05.iew.wb_penalized                       0                       # number of instrctions required to write to 'other' IQ
system.cpu05.iew.wb_rate                     1.740092                       # insts written-back per cycle
system.cpu05.iew.wb_fanout                   0.497681                       # average fanout of values written-back
system.cpu05.iew.wb_penalized_rate                  0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu05.commit.commitSquashedInsts          4566                       # The number of squashed insts skipped by commit
system.cpu05.commit.commitNonSpecStalls            96                       # The number of times commit has been forced to stall to communicate backwards
system.cpu05.commit.branchMispredicts             134                       # The number of times a branch was mispredicted
system.cpu05.commit.committed_per_cycle::samples        14670                       # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::mean     2.481391                       # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::stdev     2.460575                       # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::0         5359     36.53%     36.53% # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::1         1527     10.41%     46.94% # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::2          243      1.66%     48.60% # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::3         3137     21.38%     69.98% # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::4          110      0.75%     70.73% # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::5         3112     21.21%     91.94% # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::6          185      1.26%     93.20% # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::7          108      0.74%     93.94% # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::8          889      6.06%    100.00% # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::total        14670                       # Number of insts commited each cycle
system.cpu05.commit.committedInsts              35166                       # Number of instructions committed
system.cpu05.commit.committedOps                36402                       # Number of ops (including micro ops) committed
system.cpu05.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu05.commit.refs                         6004                       # Number of memory references committed
system.cpu05.commit.loads                        5187                       # Number of loads committed
system.cpu05.commit.membars                        49                       # Number of memory barriers committed
system.cpu05.commit.branches                     8456                       # Number of branches committed
system.cpu05.commit.fp_insts                        0                       # Number of committed floating point instructions.
system.cpu05.commit.int_insts                   28159                       # Number of committed integer instructions.
system.cpu05.commit.function_calls                131                       # Number of function calls committed.
system.cpu05.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu05.commit.op_class_0::IntAlu          30203     82.97%     82.97% # Class of committed instruction
system.cpu05.commit.op_class_0::IntMult           195      0.54%     83.51% # Class of committed instruction
system.cpu05.commit.op_class_0::IntDiv              0      0.00%     83.51% # Class of committed instruction
system.cpu05.commit.op_class_0::FloatAdd            0      0.00%     83.51% # Class of committed instruction
system.cpu05.commit.op_class_0::FloatCmp            0      0.00%     83.51% # Class of committed instruction
system.cpu05.commit.op_class_0::FloatCvt            0      0.00%     83.51% # Class of committed instruction
system.cpu05.commit.op_class_0::FloatMult            0      0.00%     83.51% # Class of committed instruction
system.cpu05.commit.op_class_0::FloatDiv            0      0.00%     83.51% # Class of committed instruction
system.cpu05.commit.op_class_0::FloatSqrt            0      0.00%     83.51% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdAdd             0      0.00%     83.51% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdAddAcc            0      0.00%     83.51% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdAlu             0      0.00%     83.51% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdCmp             0      0.00%     83.51% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdCvt             0      0.00%     83.51% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdMisc            0      0.00%     83.51% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdMult            0      0.00%     83.51% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdMultAcc            0      0.00%     83.51% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdShift            0      0.00%     83.51% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdShiftAcc            0      0.00%     83.51% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdSqrt            0      0.00%     83.51% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdFloatAdd            0      0.00%     83.51% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdFloatAlu            0      0.00%     83.51% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdFloatCmp            0      0.00%     83.51% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdFloatCvt            0      0.00%     83.51% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdFloatDiv            0      0.00%     83.51% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdFloatMisc            0      0.00%     83.51% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdFloatMult            0      0.00%     83.51% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdFloatMultAcc            0      0.00%     83.51% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdFloatSqrt            0      0.00%     83.51% # Class of committed instruction
system.cpu05.commit.op_class_0::MemRead          5187     14.25%     97.76% # Class of committed instruction
system.cpu05.commit.op_class_0::MemWrite          817      2.24%    100.00% # Class of committed instruction
system.cpu05.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu05.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu05.commit.op_class_0::total           36402                       # Class of committed instruction
system.cpu05.commit.bw_lim_events                 889                       # number cycles where commit BW limit reached
system.cpu05.rob.rob_reads                      54229                       # The number of ROB reads
system.cpu05.rob.rob_writes                     82672                       # The number of ROB writes
system.cpu05.timesIdled                            45                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu05.idleCycles                          6415                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu05.quiesceCycles                      61309                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu05.committedInsts                     35166                       # Number of Instructions Simulated
system.cpu05.committedOps                       36402                       # Number of Ops (including micro ops) Simulated
system.cpu05.cpi                             0.618495                       # CPI: Cycles Per Instruction
system.cpu05.cpi_total                       0.618495                       # CPI: Total CPI of All Threads
system.cpu05.ipc                             1.616828                       # IPC: Instructions Per Cycle
system.cpu05.ipc_total                       1.616828                       # IPC: Total IPC of All Threads
system.cpu05.int_regfile_reads                  51137                       # number of integer regfile reads
system.cpu05.int_regfile_writes                 16601                       # number of integer regfile writes
system.cpu05.fp_regfile_writes                    160                       # number of floating regfile writes
system.cpu05.cc_regfile_reads                  130971                       # number of cc regfile reads
system.cpu05.cc_regfile_writes                  49995                       # number of cc regfile writes
system.cpu05.misc_regfile_reads                  7275                       # number of misc regfile reads
system.cpu05.misc_regfile_writes                   30                       # number of misc regfile writes
system.cpu05.dcache.tags.replacements               0                       # number of replacements
system.cpu05.dcache.tags.tagsinuse           7.308980                       # Cycle average of tags in use
system.cpu05.dcache.tags.total_refs              6244                       # Total number of references to valid blocks.
system.cpu05.dcache.tags.sampled_refs              43                       # Sample count of references to valid blocks.
system.cpu05.dcache.tags.avg_refs          145.209302                       # Average number of references to valid blocks.
system.cpu05.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu05.dcache.tags.occ_blocks::cpu05.data     7.308980                       # Average occupied blocks per requestor
system.cpu05.dcache.tags.occ_percent::cpu05.data     0.007138                       # Average percentage of cache occupancy
system.cpu05.dcache.tags.occ_percent::total     0.007138                       # Average percentage of cache occupancy
system.cpu05.dcache.tags.occ_task_id_blocks::1024           43                       # Occupied blocks per task id
system.cpu05.dcache.tags.age_task_id_blocks_1024::0           39                       # Occupied blocks per task id
system.cpu05.dcache.tags.age_task_id_blocks_1024::1            4                       # Occupied blocks per task id
system.cpu05.dcache.tags.occ_task_id_percent::1024     0.041992                       # Percentage of cache occupancy per task id
system.cpu05.dcache.tags.tag_accesses           12823                       # Number of tag accesses
system.cpu05.dcache.tags.data_accesses          12823                       # Number of data accesses
system.cpu05.dcache.ReadReq_hits::cpu05.data         5460                       # number of ReadReq hits
system.cpu05.dcache.ReadReq_hits::total          5460                       # number of ReadReq hits
system.cpu05.dcache.WriteReq_hits::cpu05.data          783                       # number of WriteReq hits
system.cpu05.dcache.WriteReq_hits::total          783                       # number of WriteReq hits
system.cpu05.dcache.SoftPFReq_hits::cpu05.data            2                       # number of SoftPFReq hits
system.cpu05.dcache.SoftPFReq_hits::total            2                       # number of SoftPFReq hits
system.cpu05.dcache.LoadLockedReq_hits::cpu05.data            1                       # number of LoadLockedReq hits
system.cpu05.dcache.LoadLockedReq_hits::total            1                       # number of LoadLockedReq hits
system.cpu05.dcache.demand_hits::cpu05.data         6243                       # number of demand (read+write) hits
system.cpu05.dcache.demand_hits::total           6243                       # number of demand (read+write) hits
system.cpu05.dcache.overall_hits::cpu05.data         6245                       # number of overall hits
system.cpu05.dcache.overall_hits::total          6245                       # number of overall hits
system.cpu05.dcache.ReadReq_misses::cpu05.data          100                       # number of ReadReq misses
system.cpu05.dcache.ReadReq_misses::total          100                       # number of ReadReq misses
system.cpu05.dcache.WriteReq_misses::cpu05.data           24                       # number of WriteReq misses
system.cpu05.dcache.WriteReq_misses::total           24                       # number of WriteReq misses
system.cpu05.dcache.SoftPFReq_misses::cpu05.data            3                       # number of SoftPFReq misses
system.cpu05.dcache.SoftPFReq_misses::total            3                       # number of SoftPFReq misses
system.cpu05.dcache.LoadLockedReq_misses::cpu05.data            7                       # number of LoadLockedReq misses
system.cpu05.dcache.LoadLockedReq_misses::total            7                       # number of LoadLockedReq misses
system.cpu05.dcache.StoreCondReq_misses::cpu05.data            3                       # number of StoreCondReq misses
system.cpu05.dcache.StoreCondReq_misses::total            3                       # number of StoreCondReq misses
system.cpu05.dcache.demand_misses::cpu05.data          124                       # number of demand (read+write) misses
system.cpu05.dcache.demand_misses::total          124                       # number of demand (read+write) misses
system.cpu05.dcache.overall_misses::cpu05.data          127                       # number of overall misses
system.cpu05.dcache.overall_misses::total          127                       # number of overall misses
system.cpu05.dcache.ReadReq_miss_latency::cpu05.data      5754748                       # number of ReadReq miss cycles
system.cpu05.dcache.ReadReq_miss_latency::total      5754748                       # number of ReadReq miss cycles
system.cpu05.dcache.WriteReq_miss_latency::cpu05.data      3327997                       # number of WriteReq miss cycles
system.cpu05.dcache.WriteReq_miss_latency::total      3327997                       # number of WriteReq miss cycles
system.cpu05.dcache.LoadLockedReq_miss_latency::cpu05.data       144493                       # number of LoadLockedReq miss cycles
system.cpu05.dcache.LoadLockedReq_miss_latency::total       144493                       # number of LoadLockedReq miss cycles
system.cpu05.dcache.StoreCondReq_miss_latency::cpu05.data        37500                       # number of StoreCondReq miss cycles
system.cpu05.dcache.StoreCondReq_miss_latency::total        37500                       # number of StoreCondReq miss cycles
system.cpu05.dcache.demand_miss_latency::cpu05.data      9082745                       # number of demand (read+write) miss cycles
system.cpu05.dcache.demand_miss_latency::total      9082745                       # number of demand (read+write) miss cycles
system.cpu05.dcache.overall_miss_latency::cpu05.data      9082745                       # number of overall miss cycles
system.cpu05.dcache.overall_miss_latency::total      9082745                       # number of overall miss cycles
system.cpu05.dcache.ReadReq_accesses::cpu05.data         5560                       # number of ReadReq accesses(hits+misses)
system.cpu05.dcache.ReadReq_accesses::total         5560                       # number of ReadReq accesses(hits+misses)
system.cpu05.dcache.WriteReq_accesses::cpu05.data          807                       # number of WriteReq accesses(hits+misses)
system.cpu05.dcache.WriteReq_accesses::total          807                       # number of WriteReq accesses(hits+misses)
system.cpu05.dcache.SoftPFReq_accesses::cpu05.data            5                       # number of SoftPFReq accesses(hits+misses)
system.cpu05.dcache.SoftPFReq_accesses::total            5                       # number of SoftPFReq accesses(hits+misses)
system.cpu05.dcache.LoadLockedReq_accesses::cpu05.data            8                       # number of LoadLockedReq accesses(hits+misses)
system.cpu05.dcache.LoadLockedReq_accesses::total            8                       # number of LoadLockedReq accesses(hits+misses)
system.cpu05.dcache.StoreCondReq_accesses::cpu05.data            3                       # number of StoreCondReq accesses(hits+misses)
system.cpu05.dcache.StoreCondReq_accesses::total            3                       # number of StoreCondReq accesses(hits+misses)
system.cpu05.dcache.demand_accesses::cpu05.data         6367                       # number of demand (read+write) accesses
system.cpu05.dcache.demand_accesses::total         6367                       # number of demand (read+write) accesses
system.cpu05.dcache.overall_accesses::cpu05.data         6372                       # number of overall (read+write) accesses
system.cpu05.dcache.overall_accesses::total         6372                       # number of overall (read+write) accesses
system.cpu05.dcache.ReadReq_miss_rate::cpu05.data     0.017986                       # miss rate for ReadReq accesses
system.cpu05.dcache.ReadReq_miss_rate::total     0.017986                       # miss rate for ReadReq accesses
system.cpu05.dcache.WriteReq_miss_rate::cpu05.data     0.029740                       # miss rate for WriteReq accesses
system.cpu05.dcache.WriteReq_miss_rate::total     0.029740                       # miss rate for WriteReq accesses
system.cpu05.dcache.SoftPFReq_miss_rate::cpu05.data     0.600000                       # miss rate for SoftPFReq accesses
system.cpu05.dcache.SoftPFReq_miss_rate::total     0.600000                       # miss rate for SoftPFReq accesses
system.cpu05.dcache.LoadLockedReq_miss_rate::cpu05.data     0.875000                       # miss rate for LoadLockedReq accesses
system.cpu05.dcache.LoadLockedReq_miss_rate::total     0.875000                       # miss rate for LoadLockedReq accesses
system.cpu05.dcache.StoreCondReq_miss_rate::cpu05.data            1                       # miss rate for StoreCondReq accesses
system.cpu05.dcache.StoreCondReq_miss_rate::total            1                       # miss rate for StoreCondReq accesses
system.cpu05.dcache.demand_miss_rate::cpu05.data     0.019475                       # miss rate for demand accesses
system.cpu05.dcache.demand_miss_rate::total     0.019475                       # miss rate for demand accesses
system.cpu05.dcache.overall_miss_rate::cpu05.data     0.019931                       # miss rate for overall accesses
system.cpu05.dcache.overall_miss_rate::total     0.019931                       # miss rate for overall accesses
system.cpu05.dcache.ReadReq_avg_miss_latency::cpu05.data 57547.480000                       # average ReadReq miss latency
system.cpu05.dcache.ReadReq_avg_miss_latency::total 57547.480000                       # average ReadReq miss latency
system.cpu05.dcache.WriteReq_avg_miss_latency::cpu05.data 138666.541667                       # average WriteReq miss latency
system.cpu05.dcache.WriteReq_avg_miss_latency::total 138666.541667                       # average WriteReq miss latency
system.cpu05.dcache.LoadLockedReq_avg_miss_latency::cpu05.data 20641.857143                       # average LoadLockedReq miss latency
system.cpu05.dcache.LoadLockedReq_avg_miss_latency::total 20641.857143                       # average LoadLockedReq miss latency
system.cpu05.dcache.StoreCondReq_avg_miss_latency::cpu05.data        12500                       # average StoreCondReq miss latency
system.cpu05.dcache.StoreCondReq_avg_miss_latency::total        12500                       # average StoreCondReq miss latency
system.cpu05.dcache.demand_avg_miss_latency::cpu05.data 73247.943548                       # average overall miss latency
system.cpu05.dcache.demand_avg_miss_latency::total 73247.943548                       # average overall miss latency
system.cpu05.dcache.overall_avg_miss_latency::cpu05.data 71517.677165                       # average overall miss latency
system.cpu05.dcache.overall_avg_miss_latency::total 71517.677165                       # average overall miss latency
system.cpu05.dcache.blocked_cycles::no_mshrs           43                       # number of cycles access was blocked
system.cpu05.dcache.blocked_cycles::no_targets          102                       # number of cycles access was blocked
system.cpu05.dcache.blocked::no_mshrs               5                       # number of cycles access was blocked
system.cpu05.dcache.blocked::no_targets             1                       # number of cycles access was blocked
system.cpu05.dcache.avg_blocked_cycles::no_mshrs     8.600000                       # average number of cycles each access was blocked
system.cpu05.dcache.avg_blocked_cycles::no_targets          102                       # average number of cycles each access was blocked
system.cpu05.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu05.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu05.dcache.ReadReq_mshr_hits::cpu05.data           60                       # number of ReadReq MSHR hits
system.cpu05.dcache.ReadReq_mshr_hits::total           60                       # number of ReadReq MSHR hits
system.cpu05.dcache.WriteReq_mshr_hits::cpu05.data           14                       # number of WriteReq MSHR hits
system.cpu05.dcache.WriteReq_mshr_hits::total           14                       # number of WriteReq MSHR hits
system.cpu05.dcache.demand_mshr_hits::cpu05.data           74                       # number of demand (read+write) MSHR hits
system.cpu05.dcache.demand_mshr_hits::total           74                       # number of demand (read+write) MSHR hits
system.cpu05.dcache.overall_mshr_hits::cpu05.data           74                       # number of overall MSHR hits
system.cpu05.dcache.overall_mshr_hits::total           74                       # number of overall MSHR hits
system.cpu05.dcache.ReadReq_mshr_misses::cpu05.data           40                       # number of ReadReq MSHR misses
system.cpu05.dcache.ReadReq_mshr_misses::total           40                       # number of ReadReq MSHR misses
system.cpu05.dcache.WriteReq_mshr_misses::cpu05.data           10                       # number of WriteReq MSHR misses
system.cpu05.dcache.WriteReq_mshr_misses::total           10                       # number of WriteReq MSHR misses
system.cpu05.dcache.SoftPFReq_mshr_misses::cpu05.data            2                       # number of SoftPFReq MSHR misses
system.cpu05.dcache.SoftPFReq_mshr_misses::total            2                       # number of SoftPFReq MSHR misses
system.cpu05.dcache.LoadLockedReq_mshr_misses::cpu05.data            7                       # number of LoadLockedReq MSHR misses
system.cpu05.dcache.LoadLockedReq_mshr_misses::total            7                       # number of LoadLockedReq MSHR misses
system.cpu05.dcache.StoreCondReq_mshr_misses::cpu05.data            3                       # number of StoreCondReq MSHR misses
system.cpu05.dcache.StoreCondReq_mshr_misses::total            3                       # number of StoreCondReq MSHR misses
system.cpu05.dcache.demand_mshr_misses::cpu05.data           50                       # number of demand (read+write) MSHR misses
system.cpu05.dcache.demand_mshr_misses::total           50                       # number of demand (read+write) MSHR misses
system.cpu05.dcache.overall_mshr_misses::cpu05.data           52                       # number of overall MSHR misses
system.cpu05.dcache.overall_mshr_misses::total           52                       # number of overall MSHR misses
system.cpu05.dcache.ReadReq_mshr_miss_latency::cpu05.data      1952500                       # number of ReadReq MSHR miss cycles
system.cpu05.dcache.ReadReq_mshr_miss_latency::total      1952500                       # number of ReadReq MSHR miss cycles
system.cpu05.dcache.WriteReq_mshr_miss_latency::cpu05.data      1047751                       # number of WriteReq MSHR miss cycles
system.cpu05.dcache.WriteReq_mshr_miss_latency::total      1047751                       # number of WriteReq MSHR miss cycles
system.cpu05.dcache.SoftPFReq_mshr_miss_latency::cpu05.data        19000                       # number of SoftPFReq MSHR miss cycles
system.cpu05.dcache.SoftPFReq_mshr_miss_latency::total        19000                       # number of SoftPFReq MSHR miss cycles
system.cpu05.dcache.LoadLockedReq_mshr_miss_latency::cpu05.data       121007                       # number of LoadLockedReq MSHR miss cycles
system.cpu05.dcache.LoadLockedReq_mshr_miss_latency::total       121007                       # number of LoadLockedReq MSHR miss cycles
system.cpu05.dcache.StoreCondReq_mshr_miss_latency::cpu05.data        28500                       # number of StoreCondReq MSHR miss cycles
system.cpu05.dcache.StoreCondReq_mshr_miss_latency::total        28500                       # number of StoreCondReq MSHR miss cycles
system.cpu05.dcache.demand_mshr_miss_latency::cpu05.data      3000251                       # number of demand (read+write) MSHR miss cycles
system.cpu05.dcache.demand_mshr_miss_latency::total      3000251                       # number of demand (read+write) MSHR miss cycles
system.cpu05.dcache.overall_mshr_miss_latency::cpu05.data      3019251                       # number of overall MSHR miss cycles
system.cpu05.dcache.overall_mshr_miss_latency::total      3019251                       # number of overall MSHR miss cycles
system.cpu05.dcache.ReadReq_mshr_miss_rate::cpu05.data     0.007194                       # mshr miss rate for ReadReq accesses
system.cpu05.dcache.ReadReq_mshr_miss_rate::total     0.007194                       # mshr miss rate for ReadReq accesses
system.cpu05.dcache.WriteReq_mshr_miss_rate::cpu05.data     0.012392                       # mshr miss rate for WriteReq accesses
system.cpu05.dcache.WriteReq_mshr_miss_rate::total     0.012392                       # mshr miss rate for WriteReq accesses
system.cpu05.dcache.SoftPFReq_mshr_miss_rate::cpu05.data     0.400000                       # mshr miss rate for SoftPFReq accesses
system.cpu05.dcache.SoftPFReq_mshr_miss_rate::total     0.400000                       # mshr miss rate for SoftPFReq accesses
system.cpu05.dcache.LoadLockedReq_mshr_miss_rate::cpu05.data     0.875000                       # mshr miss rate for LoadLockedReq accesses
system.cpu05.dcache.LoadLockedReq_mshr_miss_rate::total     0.875000                       # mshr miss rate for LoadLockedReq accesses
system.cpu05.dcache.StoreCondReq_mshr_miss_rate::cpu05.data            1                       # mshr miss rate for StoreCondReq accesses
system.cpu05.dcache.StoreCondReq_mshr_miss_rate::total            1                       # mshr miss rate for StoreCondReq accesses
system.cpu05.dcache.demand_mshr_miss_rate::cpu05.data     0.007853                       # mshr miss rate for demand accesses
system.cpu05.dcache.demand_mshr_miss_rate::total     0.007853                       # mshr miss rate for demand accesses
system.cpu05.dcache.overall_mshr_miss_rate::cpu05.data     0.008161                       # mshr miss rate for overall accesses
system.cpu05.dcache.overall_mshr_miss_rate::total     0.008161                       # mshr miss rate for overall accesses
system.cpu05.dcache.ReadReq_avg_mshr_miss_latency::cpu05.data 48812.500000                       # average ReadReq mshr miss latency
system.cpu05.dcache.ReadReq_avg_mshr_miss_latency::total 48812.500000                       # average ReadReq mshr miss latency
system.cpu05.dcache.WriteReq_avg_mshr_miss_latency::cpu05.data 104775.100000                       # average WriteReq mshr miss latency
system.cpu05.dcache.WriteReq_avg_mshr_miss_latency::total 104775.100000                       # average WriteReq mshr miss latency
system.cpu05.dcache.SoftPFReq_avg_mshr_miss_latency::cpu05.data         9500                       # average SoftPFReq mshr miss latency
system.cpu05.dcache.SoftPFReq_avg_mshr_miss_latency::total         9500                       # average SoftPFReq mshr miss latency
system.cpu05.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu05.data 17286.714286                       # average LoadLockedReq mshr miss latency
system.cpu05.dcache.LoadLockedReq_avg_mshr_miss_latency::total 17286.714286                       # average LoadLockedReq mshr miss latency
system.cpu05.dcache.StoreCondReq_avg_mshr_miss_latency::cpu05.data         9500                       # average StoreCondReq mshr miss latency
system.cpu05.dcache.StoreCondReq_avg_mshr_miss_latency::total         9500                       # average StoreCondReq mshr miss latency
system.cpu05.dcache.demand_avg_mshr_miss_latency::cpu05.data 60005.020000                       # average overall mshr miss latency
system.cpu05.dcache.demand_avg_mshr_miss_latency::total 60005.020000                       # average overall mshr miss latency
system.cpu05.dcache.overall_avg_mshr_miss_latency::cpu05.data 58062.519231                       # average overall mshr miss latency
system.cpu05.dcache.overall_avg_mshr_miss_latency::total 58062.519231                       # average overall mshr miss latency
system.cpu05.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu05.icache.tags.replacements               0                       # number of replacements
system.cpu05.icache.tags.tagsinuse           9.662259                       # Cycle average of tags in use
system.cpu05.icache.tags.total_refs              1177                       # Total number of references to valid blocks.
system.cpu05.icache.tags.sampled_refs              52                       # Sample count of references to valid blocks.
system.cpu05.icache.tags.avg_refs           22.634615                       # Average number of references to valid blocks.
system.cpu05.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu05.icache.tags.occ_blocks::cpu05.inst     9.662259                       # Average occupied blocks per requestor
system.cpu05.icache.tags.occ_percent::cpu05.inst     0.018872                       # Average percentage of cache occupancy
system.cpu05.icache.tags.occ_percent::total     0.018872                       # Average percentage of cache occupancy
system.cpu05.icache.tags.occ_task_id_blocks::1024           52                       # Occupied blocks per task id
system.cpu05.icache.tags.age_task_id_blocks_1024::0           44                       # Occupied blocks per task id
system.cpu05.icache.tags.age_task_id_blocks_1024::1            8                       # Occupied blocks per task id
system.cpu05.icache.tags.occ_task_id_percent::1024     0.101562                       # Percentage of cache occupancy per task id
system.cpu05.icache.tags.tag_accesses            2558                       # Number of tag accesses
system.cpu05.icache.tags.data_accesses           2558                       # Number of data accesses
system.cpu05.icache.ReadReq_hits::cpu05.inst         1177                       # number of ReadReq hits
system.cpu05.icache.ReadReq_hits::total          1177                       # number of ReadReq hits
system.cpu05.icache.demand_hits::cpu05.inst         1177                       # number of demand (read+write) hits
system.cpu05.icache.demand_hits::total           1177                       # number of demand (read+write) hits
system.cpu05.icache.overall_hits::cpu05.inst         1177                       # number of overall hits
system.cpu05.icache.overall_hits::total          1177                       # number of overall hits
system.cpu05.icache.ReadReq_misses::cpu05.inst           76                       # number of ReadReq misses
system.cpu05.icache.ReadReq_misses::total           76                       # number of ReadReq misses
system.cpu05.icache.demand_misses::cpu05.inst           76                       # number of demand (read+write) misses
system.cpu05.icache.demand_misses::total           76                       # number of demand (read+write) misses
system.cpu05.icache.overall_misses::cpu05.inst           76                       # number of overall misses
system.cpu05.icache.overall_misses::total           76                       # number of overall misses
system.cpu05.icache.ReadReq_miss_latency::cpu05.inst      8550500                       # number of ReadReq miss cycles
system.cpu05.icache.ReadReq_miss_latency::total      8550500                       # number of ReadReq miss cycles
system.cpu05.icache.demand_miss_latency::cpu05.inst      8550500                       # number of demand (read+write) miss cycles
system.cpu05.icache.demand_miss_latency::total      8550500                       # number of demand (read+write) miss cycles
system.cpu05.icache.overall_miss_latency::cpu05.inst      8550500                       # number of overall miss cycles
system.cpu05.icache.overall_miss_latency::total      8550500                       # number of overall miss cycles
system.cpu05.icache.ReadReq_accesses::cpu05.inst         1253                       # number of ReadReq accesses(hits+misses)
system.cpu05.icache.ReadReq_accesses::total         1253                       # number of ReadReq accesses(hits+misses)
system.cpu05.icache.demand_accesses::cpu05.inst         1253                       # number of demand (read+write) accesses
system.cpu05.icache.demand_accesses::total         1253                       # number of demand (read+write) accesses
system.cpu05.icache.overall_accesses::cpu05.inst         1253                       # number of overall (read+write) accesses
system.cpu05.icache.overall_accesses::total         1253                       # number of overall (read+write) accesses
system.cpu05.icache.ReadReq_miss_rate::cpu05.inst     0.060654                       # miss rate for ReadReq accesses
system.cpu05.icache.ReadReq_miss_rate::total     0.060654                       # miss rate for ReadReq accesses
system.cpu05.icache.demand_miss_rate::cpu05.inst     0.060654                       # miss rate for demand accesses
system.cpu05.icache.demand_miss_rate::total     0.060654                       # miss rate for demand accesses
system.cpu05.icache.overall_miss_rate::cpu05.inst     0.060654                       # miss rate for overall accesses
system.cpu05.icache.overall_miss_rate::total     0.060654                       # miss rate for overall accesses
system.cpu05.icache.ReadReq_avg_miss_latency::cpu05.inst 112506.578947                       # average ReadReq miss latency
system.cpu05.icache.ReadReq_avg_miss_latency::total 112506.578947                       # average ReadReq miss latency
system.cpu05.icache.demand_avg_miss_latency::cpu05.inst 112506.578947                       # average overall miss latency
system.cpu05.icache.demand_avg_miss_latency::total 112506.578947                       # average overall miss latency
system.cpu05.icache.overall_avg_miss_latency::cpu05.inst 112506.578947                       # average overall miss latency
system.cpu05.icache.overall_avg_miss_latency::total 112506.578947                       # average overall miss latency
system.cpu05.icache.blocked_cycles::no_mshrs          130                       # number of cycles access was blocked
system.cpu05.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu05.icache.blocked::no_mshrs               1                       # number of cycles access was blocked
system.cpu05.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu05.icache.avg_blocked_cycles::no_mshrs          130                       # average number of cycles each access was blocked
system.cpu05.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu05.icache.fast_writes                     0                       # number of fast writes performed
system.cpu05.icache.cache_copies                    0                       # number of cache copies performed
system.cpu05.icache.ReadReq_mshr_hits::cpu05.inst           24                       # number of ReadReq MSHR hits
system.cpu05.icache.ReadReq_mshr_hits::total           24                       # number of ReadReq MSHR hits
system.cpu05.icache.demand_mshr_hits::cpu05.inst           24                       # number of demand (read+write) MSHR hits
system.cpu05.icache.demand_mshr_hits::total           24                       # number of demand (read+write) MSHR hits
system.cpu05.icache.overall_mshr_hits::cpu05.inst           24                       # number of overall MSHR hits
system.cpu05.icache.overall_mshr_hits::total           24                       # number of overall MSHR hits
system.cpu05.icache.ReadReq_mshr_misses::cpu05.inst           52                       # number of ReadReq MSHR misses
system.cpu05.icache.ReadReq_mshr_misses::total           52                       # number of ReadReq MSHR misses
system.cpu05.icache.demand_mshr_misses::cpu05.inst           52                       # number of demand (read+write) MSHR misses
system.cpu05.icache.demand_mshr_misses::total           52                       # number of demand (read+write) MSHR misses
system.cpu05.icache.overall_mshr_misses::cpu05.inst           52                       # number of overall MSHR misses
system.cpu05.icache.overall_mshr_misses::total           52                       # number of overall MSHR misses
system.cpu05.icache.ReadReq_mshr_miss_latency::cpu05.inst      5841750                       # number of ReadReq MSHR miss cycles
system.cpu05.icache.ReadReq_mshr_miss_latency::total      5841750                       # number of ReadReq MSHR miss cycles
system.cpu05.icache.demand_mshr_miss_latency::cpu05.inst      5841750                       # number of demand (read+write) MSHR miss cycles
system.cpu05.icache.demand_mshr_miss_latency::total      5841750                       # number of demand (read+write) MSHR miss cycles
system.cpu05.icache.overall_mshr_miss_latency::cpu05.inst      5841750                       # number of overall MSHR miss cycles
system.cpu05.icache.overall_mshr_miss_latency::total      5841750                       # number of overall MSHR miss cycles
system.cpu05.icache.ReadReq_mshr_miss_rate::cpu05.inst     0.041500                       # mshr miss rate for ReadReq accesses
system.cpu05.icache.ReadReq_mshr_miss_rate::total     0.041500                       # mshr miss rate for ReadReq accesses
system.cpu05.icache.demand_mshr_miss_rate::cpu05.inst     0.041500                       # mshr miss rate for demand accesses
system.cpu05.icache.demand_mshr_miss_rate::total     0.041500                       # mshr miss rate for demand accesses
system.cpu05.icache.overall_mshr_miss_rate::cpu05.inst     0.041500                       # mshr miss rate for overall accesses
system.cpu05.icache.overall_mshr_miss_rate::total     0.041500                       # mshr miss rate for overall accesses
system.cpu05.icache.ReadReq_avg_mshr_miss_latency::cpu05.inst 112341.346154                       # average ReadReq mshr miss latency
system.cpu05.icache.ReadReq_avg_mshr_miss_latency::total 112341.346154                       # average ReadReq mshr miss latency
system.cpu05.icache.demand_avg_mshr_miss_latency::cpu05.inst 112341.346154                       # average overall mshr miss latency
system.cpu05.icache.demand_avg_mshr_miss_latency::total 112341.346154                       # average overall mshr miss latency
system.cpu05.icache.overall_avg_mshr_miss_latency::cpu05.inst 112341.346154                       # average overall mshr miss latency
system.cpu05.icache.overall_avg_mshr_miss_latency::total 112341.346154                       # average overall mshr miss latency
system.cpu05.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu06.branchPred.lookups                 10309                       # Number of BP lookups
system.cpu06.branchPred.condPredicted            9701                       # Number of conditional branches predicted
system.cpu06.branchPred.condIncorrect             160                       # Number of conditional branches incorrect
system.cpu06.branchPred.BTBLookups               7027                       # Number of BTB lookups
system.cpu06.branchPred.BTBHits                  5135                       # Number of BTB hits
system.cpu06.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu06.branchPred.BTBHitPct           73.075281                       # BTB Hit Percentage
system.cpu06.branchPred.usedRAS                   261                       # Number of times the RAS was used to get a target.
system.cpu06.branchPred.RASInCorrect                1                       # Number of incorrect RAS predictions.
system.cpu06.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu06.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu06.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu06.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu06.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu06.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu06.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu06.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu06.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu06.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu06.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu06.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu06.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu06.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu06.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu06.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu06.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu06.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu06.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu06.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu06.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu06.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu06.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu06.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu06.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu06.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu06.dstage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu06.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu06.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu06.dtb.walker.walks                       0                       # Table walker walks requested
system.cpu06.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu06.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu06.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu06.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu06.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu06.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu06.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu06.dtb.inst_hits                          0                       # ITB inst hits
system.cpu06.dtb.inst_misses                        0                       # ITB inst misses
system.cpu06.dtb.read_hits                          0                       # DTB read hits
system.cpu06.dtb.read_misses                        0                       # DTB read misses
system.cpu06.dtb.write_hits                         0                       # DTB write hits
system.cpu06.dtb.write_misses                       0                       # DTB write misses
system.cpu06.dtb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu06.dtb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu06.dtb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu06.dtb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu06.dtb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu06.dtb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu06.dtb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu06.dtb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu06.dtb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu06.dtb.read_accesses                      0                       # DTB read accesses
system.cpu06.dtb.write_accesses                     0                       # DTB write accesses
system.cpu06.dtb.inst_accesses                      0                       # ITB inst accesses
system.cpu06.dtb.hits                               0                       # DTB hits
system.cpu06.dtb.misses                             0                       # DTB misses
system.cpu06.dtb.accesses                           0                       # DTB accesses
system.cpu06.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu06.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu06.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu06.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu06.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu06.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu06.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu06.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu06.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu06.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu06.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu06.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu06.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu06.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu06.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu06.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu06.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu06.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu06.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu06.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu06.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu06.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu06.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu06.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu06.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu06.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu06.istage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu06.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu06.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu06.itb.walker.walks                       0                       # Table walker walks requested
system.cpu06.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu06.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu06.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu06.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu06.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu06.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu06.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu06.itb.inst_hits                          0                       # ITB inst hits
system.cpu06.itb.inst_misses                        0                       # ITB inst misses
system.cpu06.itb.read_hits                          0                       # DTB read hits
system.cpu06.itb.read_misses                        0                       # DTB read misses
system.cpu06.itb.write_hits                         0                       # DTB write hits
system.cpu06.itb.write_misses                       0                       # DTB write misses
system.cpu06.itb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu06.itb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu06.itb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu06.itb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu06.itb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu06.itb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu06.itb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu06.itb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu06.itb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu06.itb.read_accesses                      0                       # DTB read accesses
system.cpu06.itb.write_accesses                     0                       # DTB write accesses
system.cpu06.itb.inst_accesses                      0                       # ITB inst accesses
system.cpu06.itb.hits                               0                       # DTB hits
system.cpu06.itb.misses                             0                       # DTB misses
system.cpu06.itb.accesses                           0                       # DTB accesses
system.cpu06.numCycles                          21306                       # number of cpu cycles simulated
system.cpu06.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu06.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu06.fetch.icacheStallCycles             2738                       # Number of cycles fetch is stalled on an Icache miss
system.cpu06.fetch.Insts                        43674                       # Number of instructions fetch has processed
system.cpu06.fetch.Branches                     10309                       # Number of branches that fetch encountered
system.cpu06.fetch.predictedBranches             5396                       # Number of branches that fetch has predicted taken
system.cpu06.fetch.Cycles                       12280                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu06.fetch.SquashCycles                   415                       # Number of cycles fetch has spent squashing
system.cpu06.fetch.MiscStallCycles                  2                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu06.fetch.NoActiveThreadStallCycles            1                       # Number of stall cycles due to no active thread to fetch from
system.cpu06.fetch.PendingTrapStallCycles            6                       # Number of stall cycles due to pending traps
system.cpu06.fetch.IcacheWaitRetryStallCycles           13                       # Number of stall cycles due to full MSHR
system.cpu06.fetch.CacheLines                    1241                       # Number of cache lines fetched
system.cpu06.fetch.IcacheSquashes                  74                       # Number of outstanding Icache misses that were squashed
system.cpu06.fetch.rateDist::samples            15247                       # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.rateDist::mean            3.026759                       # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.rateDist::stdev           3.752415                       # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.rateDist::0                   8846     58.02%     58.02% # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.rateDist::1                    229      1.50%     59.52% # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.rateDist::2                     82      0.54%     60.06% # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.rateDist::3                    240      1.57%     61.63% # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.rateDist::4                    177      1.16%     62.79% # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.rateDist::5                    200      1.31%     64.10% # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.rateDist::6                    187      1.23%     65.33% # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.rateDist::7                     82      0.54%     65.87% # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.rateDist::8                   5204     34.13%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.rateDist::max_value              8                       # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.rateDist::total              15247                       # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.branchRate                0.483854                       # Number of branch fetches per cycle
system.cpu06.fetch.rate                      2.049845                       # Number of inst fetches per cycle
system.cpu06.decode.IdleCycles                   3570                       # Number of cycles decode is idle
system.cpu06.decode.BlockedCycles                5765                       # Number of cycles decode is blocked
system.cpu06.decode.RunCycles                    2087                       # Number of cycles decode is running
system.cpu06.decode.UnblockCycles                3644                       # Number of cycles decode is unblocking
system.cpu06.decode.SquashCycles                  180                       # Number of cycles decode is squashing
system.cpu06.decode.BranchResolved                287                       # Number of times decode resolved a branch
system.cpu06.decode.BranchMispred                  27                       # Number of times decode detected a branch misprediction
system.cpu06.decode.DecodedInsts                42856                       # Number of instructions handled by decode
system.cpu06.decode.SquashedInsts                 101                       # Number of squashed instructions handled by decode
system.cpu06.rename.SquashCycles                  180                       # Number of cycles rename is squashing
system.cpu06.rename.IdleCycles                   3911                       # Number of cycles rename is idle
system.cpu06.rename.BlockCycles                   973                       # Number of cycles rename is blocking
system.cpu06.rename.serializeStallCycles         2435                       # count of cycles rename stalled for serializing inst
system.cpu06.rename.RunCycles                    5350                       # Number of cycles rename is running
system.cpu06.rename.UnblockCycles                2397                       # Number of cycles rename is unblocking
system.cpu06.rename.RenamedInsts                41975                       # Number of instructions processed by rename
system.cpu06.rename.ROBFullEvents                   5                       # Number of times rename has blocked due to ROB full
system.cpu06.rename.IQFullEvents                 2141                       # Number of times rename has blocked due to IQ full
system.cpu06.rename.LQFullEvents                    8                       # Number of times rename has blocked due to LQ full
system.cpu06.rename.RenamedOperands             72393                       # Number of destination operands rename has renamed
system.cpu06.rename.RenameLookups              203605                       # Number of register rename lookups that rename has made
system.cpu06.rename.int_rename_lookups          56661                       # Number of integer rename lookups
system.cpu06.rename.CommittedMaps               64490                       # Number of HB maps that are committed
system.cpu06.rename.UndoneMaps                   7896                       # Number of HB maps that are undone due to squashing
system.cpu06.rename.serializingInsts               60                       # count of serializing insts renamed
system.cpu06.rename.tempSerializingInsts           60                       # count of temporary serializing insts renamed
system.cpu06.rename.skidInsts                    6060                       # count of insts added to the skid buffer
system.cpu06.memDep0.insertedLoads               5995                       # Number of loads inserted to the mem dependence unit.
system.cpu06.memDep0.insertedStores              1253                       # Number of stores inserted to the mem dependence unit.
system.cpu06.memDep0.conflictingLoads             475                       # Number of conflicting loads.
system.cpu06.memDep0.conflictingStores            543                       # Number of conflicting stores.
system.cpu06.iq.iqInstsAdded                    41080                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu06.iq.iqNonSpecInstsAdded                98                       # Number of non-speculative instructions added to the IQ
system.cpu06.iq.iqInstsIssued                   38395                       # Number of instructions issued
system.cpu06.iq.iqSquashedInstsIssued             373                       # Number of squashed instructions issued
system.cpu06.iq.iqSquashedInstsExamined          4717                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu06.iq.iqSquashedOperandsExamined        15426                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu06.iq.iqSquashedNonSpecRemoved            8                       # Number of squashed non-spec instructions that were removed
system.cpu06.iq.issued_per_cycle::samples        15247                       # Number of insts issued each cycle
system.cpu06.iq.issued_per_cycle::mean       2.518200                       # Number of insts issued each cycle
system.cpu06.iq.issued_per_cycle::stdev      1.854767                       # Number of insts issued each cycle
system.cpu06.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu06.iq.issued_per_cycle::0              4888     32.06%     32.06% # Number of insts issued each cycle
system.cpu06.iq.issued_per_cycle::1               617      4.05%     36.11% # Number of insts issued each cycle
system.cpu06.iq.issued_per_cycle::2               488      3.20%     39.31% # Number of insts issued each cycle
system.cpu06.iq.issued_per_cycle::3               214      1.40%     40.71% # Number of insts issued each cycle
system.cpu06.iq.issued_per_cycle::4              9040     59.29%    100.00% # Number of insts issued each cycle
system.cpu06.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu06.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu06.iq.issued_per_cycle::max_value            4                       # Number of insts issued each cycle
system.cpu06.iq.issued_per_cycle::total         15247                       # Number of insts issued each cycle
system.cpu06.iq.fu_full::No_OpClass                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu06.iq.fu_full::IntAlu                     0      0.00%      0.00% # attempts to use FU when none available
system.cpu06.iq.fu_full::IntMult                    4    100.00%    100.00% # attempts to use FU when none available
system.cpu06.iq.fu_full::IntDiv                     0      0.00%    100.00% # attempts to use FU when none available
system.cpu06.iq.fu_full::FloatAdd                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu06.iq.fu_full::FloatCmp                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu06.iq.fu_full::FloatCvt                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu06.iq.fu_full::FloatMult                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu06.iq.fu_full::FloatDiv                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu06.iq.fu_full::FloatSqrt                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdAdd                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdAddAcc                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdAlu                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdCmp                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdCvt                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdMisc                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdMult                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdMultAcc                0      0.00%    100.00% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdShift                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdShiftAcc               0      0.00%    100.00% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdSqrt                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdFloatAdd               0      0.00%    100.00% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdFloatAlu               0      0.00%    100.00% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdFloatCmp               0      0.00%    100.00% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdFloatCvt               0      0.00%    100.00% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdFloatDiv               0      0.00%    100.00% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdFloatMisc              0      0.00%    100.00% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdFloatMult              0      0.00%    100.00% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdFloatMultAcc            0      0.00%    100.00% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdFloatSqrt              0      0.00%    100.00% # attempts to use FU when none available
system.cpu06.iq.fu_full::MemRead                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu06.iq.fu_full::MemWrite                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu06.iq.fu_full::IprAccess                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu06.iq.fu_full::InstPrefetch               0      0.00%    100.00% # attempts to use FU when none available
system.cpu06.iq.FU_type_0::No_OpClass               0      0.00%      0.00% # Type of FU issued
system.cpu06.iq.FU_type_0::IntAlu               31461     81.94%     81.94% # Type of FU issued
system.cpu06.iq.FU_type_0::IntMult                196      0.51%     82.45% # Type of FU issued
system.cpu06.iq.FU_type_0::IntDiv                   0      0.00%     82.45% # Type of FU issued
system.cpu06.iq.FU_type_0::FloatAdd                 0      0.00%     82.45% # Type of FU issued
system.cpu06.iq.FU_type_0::FloatCmp                 0      0.00%     82.45% # Type of FU issued
system.cpu06.iq.FU_type_0::FloatCvt                 0      0.00%     82.45% # Type of FU issued
system.cpu06.iq.FU_type_0::FloatMult                0      0.00%     82.45% # Type of FU issued
system.cpu06.iq.FU_type_0::FloatDiv                 0      0.00%     82.45% # Type of FU issued
system.cpu06.iq.FU_type_0::FloatSqrt                0      0.00%     82.45% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdAdd                  0      0.00%     82.45% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdAddAcc               0      0.00%     82.45% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdAlu                  0      0.00%     82.45% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdCmp                  0      0.00%     82.45% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdCvt                  0      0.00%     82.45% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdMisc                 0      0.00%     82.45% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdMult                 0      0.00%     82.45% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdMultAcc              0      0.00%     82.45% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdShift                0      0.00%     82.45% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdShiftAcc             0      0.00%     82.45% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdSqrt                 0      0.00%     82.45% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdFloatAdd             0      0.00%     82.45% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdFloatAlu             0      0.00%     82.45% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdFloatCmp             0      0.00%     82.45% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdFloatCvt             0      0.00%     82.45% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdFloatDiv             0      0.00%     82.45% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdFloatMisc            0      0.00%     82.45% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdFloatMult            0      0.00%     82.45% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     82.45% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdFloatSqrt            0      0.00%     82.45% # Type of FU issued
system.cpu06.iq.FU_type_0::MemRead               5789     15.08%     97.53% # Type of FU issued
system.cpu06.iq.FU_type_0::MemWrite               949      2.47%    100.00% # Type of FU issued
system.cpu06.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu06.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu06.iq.FU_type_0::total                38395                       # Type of FU issued
system.cpu06.iq.rate                         1.802075                       # Inst issue rate
system.cpu06.iq.fu_busy_cnt                         4                       # FU busy when requested
system.cpu06.iq.fu_busy_rate                 0.000104                       # FU busy rate (busy events/executed inst)
system.cpu06.iq.int_inst_queue_reads            92414                       # Number of integer instruction queue reads
system.cpu06.iq.int_inst_queue_writes           45909                       # Number of integer instruction queue writes
system.cpu06.iq.int_inst_queue_wakeup_accesses        37936                       # Number of integer instruction queue wakeup accesses
system.cpu06.iq.fp_inst_queue_reads                 0                       # Number of floating instruction queue reads
system.cpu06.iq.fp_inst_queue_writes                0                       # Number of floating instruction queue writes
system.cpu06.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu06.iq.int_alu_accesses                38399                       # Number of integer alu accesses
system.cpu06.iq.fp_alu_accesses                     0                       # Number of floating point alu accesses
system.cpu06.iew.lsq.thread0.forwLoads             13                       # Number of loads that had data forwarded from stores
system.cpu06.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu06.iew.lsq.thread0.squashedLoads          809                       # Number of loads squashed
system.cpu06.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu06.iew.lsq.thread0.memOrderViolation           15                       # Number of memory ordering violations
system.cpu06.iew.lsq.thread0.squashedStores          449                       # Number of stores squashed
system.cpu06.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu06.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu06.iew.lsq.thread0.rescheduledLoads           52                       # Number of loads that were rescheduled
system.cpu06.iew.lsq.thread0.cacheBlocked           86                       # Number of times an access to memory failed due to the cache being blocked
system.cpu06.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu06.iew.iewSquashCycles                  180                       # Number of cycles IEW is squashing
system.cpu06.iew.iewBlockCycles                   497                       # Number of cycles IEW is blocking
system.cpu06.iew.iewUnblockCycles                 381                       # Number of cycles IEW is unblocking
system.cpu06.iew.iewDispatchedInsts             41181                       # Number of instructions dispatched to IQ
system.cpu06.iew.iewDispSquashedInsts              27                       # Number of squashed instructions skipped by dispatch
system.cpu06.iew.iewDispLoadInsts                5995                       # Number of dispatched load instructions
system.cpu06.iew.iewDispStoreInsts               1253                       # Number of dispatched store instructions
system.cpu06.iew.iewDispNonSpecInsts               46                       # Number of dispatched non-speculative instructions
system.cpu06.iew.iewIQFullEvents                    0                       # Number of times the IQ has become full, causing a stall
system.cpu06.iew.iewLSQFullEvents                 380                       # Number of times the LSQ has become full, causing a stall
system.cpu06.iew.memOrderViolationEvents           15                       # Number of memory order violations
system.cpu06.iew.predictedTakenIncorrect           49                       # Number of branches that were predicted taken incorrectly
system.cpu06.iew.predictedNotTakenIncorrect           92                       # Number of branches that were predicted not taken incorrectly
system.cpu06.iew.branchMispredicts                141                       # Number of branch mispredicts detected at execute
system.cpu06.iew.iewExecutedInsts               38260                       # Number of executed instructions
system.cpu06.iew.iewExecLoadInsts                5734                       # Number of load instructions executed
system.cpu06.iew.iewExecSquashedInsts             135                       # Number of squashed instructions skipped in execute
system.cpu06.iew.exec_swp                           0                       # number of swp insts executed
system.cpu06.iew.exec_nop                           3                       # number of nop insts executed
system.cpu06.iew.exec_refs                       6647                       # number of memory reference insts executed
system.cpu06.iew.exec_branches                   8723                       # Number of branches executed
system.cpu06.iew.exec_stores                      913                       # Number of stores executed
system.cpu06.iew.exec_rate                   1.795738                       # Inst execution rate
system.cpu06.iew.wb_sent                        38016                       # cumulative count of insts sent to commit
system.cpu06.iew.wb_count                       37936                       # cumulative count of insts written-back
system.cpu06.iew.wb_producers                   27130                       # num instructions producing a value
system.cpu06.iew.wb_consumers                   54543                       # num instructions consuming a value
system.cpu06.iew.wb_penalized                       0                       # number of instrctions required to write to 'other' IQ
system.cpu06.iew.wb_rate                     1.780531                       # insts written-back per cycle
system.cpu06.iew.wb_fanout                   0.497406                       # average fanout of values written-back
system.cpu06.iew.wb_penalized_rate                  0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu06.commit.commitSquashedInsts          4689                       # The number of squashed insts skipped by commit
system.cpu06.commit.commitNonSpecStalls            90                       # The number of times commit has been forced to stall to communicate backwards
system.cpu06.commit.branchMispredicts             133                       # The number of times a branch was mispredicted
system.cpu06.commit.committed_per_cycle::samples        14570                       # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::mean     2.502471                       # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::stdev     2.474725                       # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::0         5249     36.03%     36.03% # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::1         1561     10.71%     46.74% # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::2          271      1.86%     48.60% # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::3         3080     21.14%     69.74% # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::4          137      0.94%     70.68% # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::5         3034     20.82%     91.50% # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::6          194      1.33%     92.83% # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::7          116      0.80%     93.63% # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::8          928      6.37%    100.00% # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::total        14570                       # Number of insts commited each cycle
system.cpu06.commit.committedInsts              35233                       # Number of instructions committed
system.cpu06.commit.committedOps                36461                       # Number of ops (including micro ops) committed
system.cpu06.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu06.commit.refs                         5990                       # Number of memory references committed
system.cpu06.commit.loads                        5186                       # Number of loads committed
system.cpu06.commit.membars                        48                       # Number of memory barriers committed
system.cpu06.commit.branches                     8480                       # Number of branches committed
system.cpu06.commit.fp_insts                        0                       # Number of committed floating point instructions.
system.cpu06.commit.int_insts                   28195                       # Number of committed integer instructions.
system.cpu06.commit.function_calls                131                       # Number of function calls committed.
system.cpu06.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu06.commit.op_class_0::IntAlu          30276     83.04%     83.04% # Class of committed instruction
system.cpu06.commit.op_class_0::IntMult           195      0.53%     83.57% # Class of committed instruction
system.cpu06.commit.op_class_0::IntDiv              0      0.00%     83.57% # Class of committed instruction
system.cpu06.commit.op_class_0::FloatAdd            0      0.00%     83.57% # Class of committed instruction
system.cpu06.commit.op_class_0::FloatCmp            0      0.00%     83.57% # Class of committed instruction
system.cpu06.commit.op_class_0::FloatCvt            0      0.00%     83.57% # Class of committed instruction
system.cpu06.commit.op_class_0::FloatMult            0      0.00%     83.57% # Class of committed instruction
system.cpu06.commit.op_class_0::FloatDiv            0      0.00%     83.57% # Class of committed instruction
system.cpu06.commit.op_class_0::FloatSqrt            0      0.00%     83.57% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdAdd             0      0.00%     83.57% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdAddAcc            0      0.00%     83.57% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdAlu             0      0.00%     83.57% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdCmp             0      0.00%     83.57% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdCvt             0      0.00%     83.57% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdMisc            0      0.00%     83.57% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdMult            0      0.00%     83.57% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdMultAcc            0      0.00%     83.57% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdShift            0      0.00%     83.57% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdShiftAcc            0      0.00%     83.57% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdSqrt            0      0.00%     83.57% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdFloatAdd            0      0.00%     83.57% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdFloatAlu            0      0.00%     83.57% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdFloatCmp            0      0.00%     83.57% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdFloatCvt            0      0.00%     83.57% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdFloatDiv            0      0.00%     83.57% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdFloatMisc            0      0.00%     83.57% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdFloatMult            0      0.00%     83.57% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdFloatMultAcc            0      0.00%     83.57% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdFloatSqrt            0      0.00%     83.57% # Class of committed instruction
system.cpu06.commit.op_class_0::MemRead          5186     14.22%     97.79% # Class of committed instruction
system.cpu06.commit.op_class_0::MemWrite          804      2.21%    100.00% # Class of committed instruction
system.cpu06.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu06.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu06.commit.op_class_0::total           36461                       # Class of committed instruction
system.cpu06.commit.bw_lim_events                 928                       # number cycles where commit BW limit reached
system.cpu06.rob.rob_reads                      54285                       # The number of ROB reads
system.cpu06.rob.rob_writes                     83008                       # The number of ROB writes
system.cpu06.timesIdled                            40                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu06.idleCycles                          6059                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu06.quiesceCycles                      61753                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu06.committedInsts                     35233                       # Number of Instructions Simulated
system.cpu06.committedOps                       36461                       # Number of Ops (including micro ops) Simulated
system.cpu06.cpi                             0.604717                       # CPI: Cycles Per Instruction
system.cpu06.cpi_total                       0.604717                       # CPI: Total CPI of All Threads
system.cpu06.ipc                             1.653666                       # IPC: Instructions Per Cycle
system.cpu06.ipc_total                       1.653666                       # IPC: Total IPC of All Threads
system.cpu06.int_regfile_reads                  51281                       # number of integer regfile reads
system.cpu06.int_regfile_writes                 16613                       # number of integer regfile writes
system.cpu06.fp_regfile_writes                    160                       # number of floating regfile writes
system.cpu06.cc_regfile_reads                  131232                       # number of cc regfile reads
system.cpu06.cc_regfile_writes                  50149                       # number of cc regfile writes
system.cpu06.misc_regfile_reads                  7274                       # number of misc regfile reads
system.cpu06.misc_regfile_writes                   14                       # number of misc regfile writes
system.cpu06.dcache.tags.replacements               0                       # number of replacements
system.cpu06.dcache.tags.tagsinuse           6.989598                       # Cycle average of tags in use
system.cpu06.dcache.tags.total_refs              6240                       # Total number of references to valid blocks.
system.cpu06.dcache.tags.sampled_refs              40                       # Sample count of references to valid blocks.
system.cpu06.dcache.tags.avg_refs                 156                       # Average number of references to valid blocks.
system.cpu06.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu06.dcache.tags.occ_blocks::cpu06.data     6.989598                       # Average occupied blocks per requestor
system.cpu06.dcache.tags.occ_percent::cpu06.data     0.006826                       # Average percentage of cache occupancy
system.cpu06.dcache.tags.occ_percent::total     0.006826                       # Average percentage of cache occupancy
system.cpu06.dcache.tags.occ_task_id_blocks::1024           40                       # Occupied blocks per task id
system.cpu06.dcache.tags.age_task_id_blocks_1024::0           38                       # Occupied blocks per task id
system.cpu06.dcache.tags.age_task_id_blocks_1024::1            2                       # Occupied blocks per task id
system.cpu06.dcache.tags.occ_task_id_percent::1024     0.039062                       # Percentage of cache occupancy per task id
system.cpu06.dcache.tags.tag_accesses           12815                       # Number of tag accesses
system.cpu06.dcache.tags.data_accesses          12815                       # Number of data accesses
system.cpu06.dcache.ReadReq_hits::cpu06.data         5469                       # number of ReadReq hits
system.cpu06.dcache.ReadReq_hits::total          5469                       # number of ReadReq hits
system.cpu06.dcache.WriteReq_hits::cpu06.data          772                       # number of WriteReq hits
system.cpu06.dcache.WriteReq_hits::total          772                       # number of WriteReq hits
system.cpu06.dcache.SoftPFReq_hits::cpu06.data            2                       # number of SoftPFReq hits
system.cpu06.dcache.SoftPFReq_hits::total            2                       # number of SoftPFReq hits
system.cpu06.dcache.demand_hits::cpu06.data         6241                       # number of demand (read+write) hits
system.cpu06.dcache.demand_hits::total           6241                       # number of demand (read+write) hits
system.cpu06.dcache.overall_hits::cpu06.data         6243                       # number of overall hits
system.cpu06.dcache.overall_hits::total          6243                       # number of overall hits
system.cpu06.dcache.ReadReq_misses::cpu06.data          104                       # number of ReadReq misses
system.cpu06.dcache.ReadReq_misses::total          104                       # number of ReadReq misses
system.cpu06.dcache.WriteReq_misses::cpu06.data           25                       # number of WriteReq misses
system.cpu06.dcache.WriteReq_misses::total           25                       # number of WriteReq misses
system.cpu06.dcache.SoftPFReq_misses::cpu06.data            3                       # number of SoftPFReq misses
system.cpu06.dcache.SoftPFReq_misses::total            3                       # number of SoftPFReq misses
system.cpu06.dcache.LoadLockedReq_misses::cpu06.data            3                       # number of LoadLockedReq misses
system.cpu06.dcache.LoadLockedReq_misses::total            3                       # number of LoadLockedReq misses
system.cpu06.dcache.StoreCondReq_misses::cpu06.data            3                       # number of StoreCondReq misses
system.cpu06.dcache.StoreCondReq_misses::total            3                       # number of StoreCondReq misses
system.cpu06.dcache.demand_misses::cpu06.data          129                       # number of demand (read+write) misses
system.cpu06.dcache.demand_misses::total          129                       # number of demand (read+write) misses
system.cpu06.dcache.overall_misses::cpu06.data          132                       # number of overall misses
system.cpu06.dcache.overall_misses::total          132                       # number of overall misses
system.cpu06.dcache.ReadReq_miss_latency::cpu06.data      6434422                       # number of ReadReq miss cycles
system.cpu06.dcache.ReadReq_miss_latency::total      6434422                       # number of ReadReq miss cycles
system.cpu06.dcache.WriteReq_miss_latency::cpu06.data      3697000                       # number of WriteReq miss cycles
system.cpu06.dcache.WriteReq_miss_latency::total      3697000                       # number of WriteReq miss cycles
system.cpu06.dcache.LoadLockedReq_miss_latency::cpu06.data        44000                       # number of LoadLockedReq miss cycles
system.cpu06.dcache.LoadLockedReq_miss_latency::total        44000                       # number of LoadLockedReq miss cycles
system.cpu06.dcache.StoreCondReq_miss_latency::cpu06.data        37500                       # number of StoreCondReq miss cycles
system.cpu06.dcache.StoreCondReq_miss_latency::total        37500                       # number of StoreCondReq miss cycles
system.cpu06.dcache.demand_miss_latency::cpu06.data     10131422                       # number of demand (read+write) miss cycles
system.cpu06.dcache.demand_miss_latency::total     10131422                       # number of demand (read+write) miss cycles
system.cpu06.dcache.overall_miss_latency::cpu06.data     10131422                       # number of overall miss cycles
system.cpu06.dcache.overall_miss_latency::total     10131422                       # number of overall miss cycles
system.cpu06.dcache.ReadReq_accesses::cpu06.data         5573                       # number of ReadReq accesses(hits+misses)
system.cpu06.dcache.ReadReq_accesses::total         5573                       # number of ReadReq accesses(hits+misses)
system.cpu06.dcache.WriteReq_accesses::cpu06.data          797                       # number of WriteReq accesses(hits+misses)
system.cpu06.dcache.WriteReq_accesses::total          797                       # number of WriteReq accesses(hits+misses)
system.cpu06.dcache.SoftPFReq_accesses::cpu06.data            5                       # number of SoftPFReq accesses(hits+misses)
system.cpu06.dcache.SoftPFReq_accesses::total            5                       # number of SoftPFReq accesses(hits+misses)
system.cpu06.dcache.LoadLockedReq_accesses::cpu06.data            3                       # number of LoadLockedReq accesses(hits+misses)
system.cpu06.dcache.LoadLockedReq_accesses::total            3                       # number of LoadLockedReq accesses(hits+misses)
system.cpu06.dcache.StoreCondReq_accesses::cpu06.data            3                       # number of StoreCondReq accesses(hits+misses)
system.cpu06.dcache.StoreCondReq_accesses::total            3                       # number of StoreCondReq accesses(hits+misses)
system.cpu06.dcache.demand_accesses::cpu06.data         6370                       # number of demand (read+write) accesses
system.cpu06.dcache.demand_accesses::total         6370                       # number of demand (read+write) accesses
system.cpu06.dcache.overall_accesses::cpu06.data         6375                       # number of overall (read+write) accesses
system.cpu06.dcache.overall_accesses::total         6375                       # number of overall (read+write) accesses
system.cpu06.dcache.ReadReq_miss_rate::cpu06.data     0.018661                       # miss rate for ReadReq accesses
system.cpu06.dcache.ReadReq_miss_rate::total     0.018661                       # miss rate for ReadReq accesses
system.cpu06.dcache.WriteReq_miss_rate::cpu06.data     0.031368                       # miss rate for WriteReq accesses
system.cpu06.dcache.WriteReq_miss_rate::total     0.031368                       # miss rate for WriteReq accesses
system.cpu06.dcache.SoftPFReq_miss_rate::cpu06.data     0.600000                       # miss rate for SoftPFReq accesses
system.cpu06.dcache.SoftPFReq_miss_rate::total     0.600000                       # miss rate for SoftPFReq accesses
system.cpu06.dcache.LoadLockedReq_miss_rate::cpu06.data            1                       # miss rate for LoadLockedReq accesses
system.cpu06.dcache.LoadLockedReq_miss_rate::total            1                       # miss rate for LoadLockedReq accesses
system.cpu06.dcache.StoreCondReq_miss_rate::cpu06.data            1                       # miss rate for StoreCondReq accesses
system.cpu06.dcache.StoreCondReq_miss_rate::total            1                       # miss rate for StoreCondReq accesses
system.cpu06.dcache.demand_miss_rate::cpu06.data     0.020251                       # miss rate for demand accesses
system.cpu06.dcache.demand_miss_rate::total     0.020251                       # miss rate for demand accesses
system.cpu06.dcache.overall_miss_rate::cpu06.data     0.020706                       # miss rate for overall accesses
system.cpu06.dcache.overall_miss_rate::total     0.020706                       # miss rate for overall accesses
system.cpu06.dcache.ReadReq_avg_miss_latency::cpu06.data 61869.442308                       # average ReadReq miss latency
system.cpu06.dcache.ReadReq_avg_miss_latency::total 61869.442308                       # average ReadReq miss latency
system.cpu06.dcache.WriteReq_avg_miss_latency::cpu06.data       147880                       # average WriteReq miss latency
system.cpu06.dcache.WriteReq_avg_miss_latency::total       147880                       # average WriteReq miss latency
system.cpu06.dcache.LoadLockedReq_avg_miss_latency::cpu06.data 14666.666667                       # average LoadLockedReq miss latency
system.cpu06.dcache.LoadLockedReq_avg_miss_latency::total 14666.666667                       # average LoadLockedReq miss latency
system.cpu06.dcache.StoreCondReq_avg_miss_latency::cpu06.data        12500                       # average StoreCondReq miss latency
system.cpu06.dcache.StoreCondReq_avg_miss_latency::total        12500                       # average StoreCondReq miss latency
system.cpu06.dcache.demand_avg_miss_latency::cpu06.data 78538.155039                       # average overall miss latency
system.cpu06.dcache.demand_avg_miss_latency::total 78538.155039                       # average overall miss latency
system.cpu06.dcache.overall_avg_miss_latency::cpu06.data 76753.196970                       # average overall miss latency
system.cpu06.dcache.overall_avg_miss_latency::total 76753.196970                       # average overall miss latency
system.cpu06.dcache.blocked_cycles::no_mshrs           45                       # number of cycles access was blocked
system.cpu06.dcache.blocked_cycles::no_targets          168                       # number of cycles access was blocked
system.cpu06.dcache.blocked::no_mshrs               6                       # number of cycles access was blocked
system.cpu06.dcache.blocked::no_targets             1                       # number of cycles access was blocked
system.cpu06.dcache.avg_blocked_cycles::no_mshrs     7.500000                       # average number of cycles each access was blocked
system.cpu06.dcache.avg_blocked_cycles::no_targets          168                       # average number of cycles each access was blocked
system.cpu06.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu06.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu06.dcache.ReadReq_mshr_hits::cpu06.data           64                       # number of ReadReq MSHR hits
system.cpu06.dcache.ReadReq_mshr_hits::total           64                       # number of ReadReq MSHR hits
system.cpu06.dcache.WriteReq_mshr_hits::cpu06.data           16                       # number of WriteReq MSHR hits
system.cpu06.dcache.WriteReq_mshr_hits::total           16                       # number of WriteReq MSHR hits
system.cpu06.dcache.demand_mshr_hits::cpu06.data           80                       # number of demand (read+write) MSHR hits
system.cpu06.dcache.demand_mshr_hits::total           80                       # number of demand (read+write) MSHR hits
system.cpu06.dcache.overall_mshr_hits::cpu06.data           80                       # number of overall MSHR hits
system.cpu06.dcache.overall_mshr_hits::total           80                       # number of overall MSHR hits
system.cpu06.dcache.ReadReq_mshr_misses::cpu06.data           40                       # number of ReadReq MSHR misses
system.cpu06.dcache.ReadReq_mshr_misses::total           40                       # number of ReadReq MSHR misses
system.cpu06.dcache.WriteReq_mshr_misses::cpu06.data            9                       # number of WriteReq MSHR misses
system.cpu06.dcache.WriteReq_mshr_misses::total            9                       # number of WriteReq MSHR misses
system.cpu06.dcache.SoftPFReq_mshr_misses::cpu06.data            2                       # number of SoftPFReq MSHR misses
system.cpu06.dcache.SoftPFReq_mshr_misses::total            2                       # number of SoftPFReq MSHR misses
system.cpu06.dcache.LoadLockedReq_mshr_misses::cpu06.data            3                       # number of LoadLockedReq MSHR misses
system.cpu06.dcache.LoadLockedReq_mshr_misses::total            3                       # number of LoadLockedReq MSHR misses
system.cpu06.dcache.StoreCondReq_mshr_misses::cpu06.data            3                       # number of StoreCondReq MSHR misses
system.cpu06.dcache.StoreCondReq_mshr_misses::total            3                       # number of StoreCondReq MSHR misses
system.cpu06.dcache.demand_mshr_misses::cpu06.data           49                       # number of demand (read+write) MSHR misses
system.cpu06.dcache.demand_mshr_misses::total           49                       # number of demand (read+write) MSHR misses
system.cpu06.dcache.overall_mshr_misses::cpu06.data           51                       # number of overall MSHR misses
system.cpu06.dcache.overall_mshr_misses::total           51                       # number of overall MSHR misses
system.cpu06.dcache.ReadReq_mshr_miss_latency::cpu06.data      2077505                       # number of ReadReq MSHR miss cycles
system.cpu06.dcache.ReadReq_mshr_miss_latency::total      2077505                       # number of ReadReq MSHR miss cycles
system.cpu06.dcache.WriteReq_mshr_miss_latency::cpu06.data      1159500                       # number of WriteReq MSHR miss cycles
system.cpu06.dcache.WriteReq_mshr_miss_latency::total      1159500                       # number of WriteReq MSHR miss cycles
system.cpu06.dcache.SoftPFReq_mshr_miss_latency::cpu06.data        19000                       # number of SoftPFReq MSHR miss cycles
system.cpu06.dcache.SoftPFReq_mshr_miss_latency::total        19000                       # number of SoftPFReq MSHR miss cycles
system.cpu06.dcache.LoadLockedReq_mshr_miss_latency::cpu06.data        34500                       # number of LoadLockedReq MSHR miss cycles
system.cpu06.dcache.LoadLockedReq_mshr_miss_latency::total        34500                       # number of LoadLockedReq MSHR miss cycles
system.cpu06.dcache.StoreCondReq_mshr_miss_latency::cpu06.data        28500                       # number of StoreCondReq MSHR miss cycles
system.cpu06.dcache.StoreCondReq_mshr_miss_latency::total        28500                       # number of StoreCondReq MSHR miss cycles
system.cpu06.dcache.demand_mshr_miss_latency::cpu06.data      3237005                       # number of demand (read+write) MSHR miss cycles
system.cpu06.dcache.demand_mshr_miss_latency::total      3237005                       # number of demand (read+write) MSHR miss cycles
system.cpu06.dcache.overall_mshr_miss_latency::cpu06.data      3256005                       # number of overall MSHR miss cycles
system.cpu06.dcache.overall_mshr_miss_latency::total      3256005                       # number of overall MSHR miss cycles
system.cpu06.dcache.ReadReq_mshr_miss_rate::cpu06.data     0.007177                       # mshr miss rate for ReadReq accesses
system.cpu06.dcache.ReadReq_mshr_miss_rate::total     0.007177                       # mshr miss rate for ReadReq accesses
system.cpu06.dcache.WriteReq_mshr_miss_rate::cpu06.data     0.011292                       # mshr miss rate for WriteReq accesses
system.cpu06.dcache.WriteReq_mshr_miss_rate::total     0.011292                       # mshr miss rate for WriteReq accesses
system.cpu06.dcache.SoftPFReq_mshr_miss_rate::cpu06.data     0.400000                       # mshr miss rate for SoftPFReq accesses
system.cpu06.dcache.SoftPFReq_mshr_miss_rate::total     0.400000                       # mshr miss rate for SoftPFReq accesses
system.cpu06.dcache.LoadLockedReq_mshr_miss_rate::cpu06.data            1                       # mshr miss rate for LoadLockedReq accesses
system.cpu06.dcache.LoadLockedReq_mshr_miss_rate::total            1                       # mshr miss rate for LoadLockedReq accesses
system.cpu06.dcache.StoreCondReq_mshr_miss_rate::cpu06.data            1                       # mshr miss rate for StoreCondReq accesses
system.cpu06.dcache.StoreCondReq_mshr_miss_rate::total            1                       # mshr miss rate for StoreCondReq accesses
system.cpu06.dcache.demand_mshr_miss_rate::cpu06.data     0.007692                       # mshr miss rate for demand accesses
system.cpu06.dcache.demand_mshr_miss_rate::total     0.007692                       # mshr miss rate for demand accesses
system.cpu06.dcache.overall_mshr_miss_rate::cpu06.data     0.008000                       # mshr miss rate for overall accesses
system.cpu06.dcache.overall_mshr_miss_rate::total     0.008000                       # mshr miss rate for overall accesses
system.cpu06.dcache.ReadReq_avg_mshr_miss_latency::cpu06.data 51937.625000                       # average ReadReq mshr miss latency
system.cpu06.dcache.ReadReq_avg_mshr_miss_latency::total 51937.625000                       # average ReadReq mshr miss latency
system.cpu06.dcache.WriteReq_avg_mshr_miss_latency::cpu06.data 128833.333333                       # average WriteReq mshr miss latency
system.cpu06.dcache.WriteReq_avg_mshr_miss_latency::total 128833.333333                       # average WriteReq mshr miss latency
system.cpu06.dcache.SoftPFReq_avg_mshr_miss_latency::cpu06.data         9500                       # average SoftPFReq mshr miss latency
system.cpu06.dcache.SoftPFReq_avg_mshr_miss_latency::total         9500                       # average SoftPFReq mshr miss latency
system.cpu06.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu06.data        11500                       # average LoadLockedReq mshr miss latency
system.cpu06.dcache.LoadLockedReq_avg_mshr_miss_latency::total        11500                       # average LoadLockedReq mshr miss latency
system.cpu06.dcache.StoreCondReq_avg_mshr_miss_latency::cpu06.data         9500                       # average StoreCondReq mshr miss latency
system.cpu06.dcache.StoreCondReq_avg_mshr_miss_latency::total         9500                       # average StoreCondReq mshr miss latency
system.cpu06.dcache.demand_avg_mshr_miss_latency::cpu06.data 66061.326531                       # average overall mshr miss latency
system.cpu06.dcache.demand_avg_mshr_miss_latency::total 66061.326531                       # average overall mshr miss latency
system.cpu06.dcache.overall_avg_mshr_miss_latency::cpu06.data 63843.235294                       # average overall mshr miss latency
system.cpu06.dcache.overall_avg_mshr_miss_latency::total 63843.235294                       # average overall mshr miss latency
system.cpu06.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu06.icache.tags.replacements               0                       # number of replacements
system.cpu06.icache.tags.tagsinuse           9.459403                       # Cycle average of tags in use
system.cpu06.icache.tags.total_refs              1165                       # Total number of references to valid blocks.
system.cpu06.icache.tags.sampled_refs              52                       # Sample count of references to valid blocks.
system.cpu06.icache.tags.avg_refs           22.403846                       # Average number of references to valid blocks.
system.cpu06.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu06.icache.tags.occ_blocks::cpu06.inst     9.459403                       # Average occupied blocks per requestor
system.cpu06.icache.tags.occ_percent::cpu06.inst     0.018475                       # Average percentage of cache occupancy
system.cpu06.icache.tags.occ_percent::total     0.018475                       # Average percentage of cache occupancy
system.cpu06.icache.tags.occ_task_id_blocks::1024           52                       # Occupied blocks per task id
system.cpu06.icache.tags.age_task_id_blocks_1024::0           47                       # Occupied blocks per task id
system.cpu06.icache.tags.age_task_id_blocks_1024::1            5                       # Occupied blocks per task id
system.cpu06.icache.tags.occ_task_id_percent::1024     0.101562                       # Percentage of cache occupancy per task id
system.cpu06.icache.tags.tag_accesses            2534                       # Number of tag accesses
system.cpu06.icache.tags.data_accesses           2534                       # Number of data accesses
system.cpu06.icache.ReadReq_hits::cpu06.inst         1165                       # number of ReadReq hits
system.cpu06.icache.ReadReq_hits::total          1165                       # number of ReadReq hits
system.cpu06.icache.demand_hits::cpu06.inst         1165                       # number of demand (read+write) hits
system.cpu06.icache.demand_hits::total           1165                       # number of demand (read+write) hits
system.cpu06.icache.overall_hits::cpu06.inst         1165                       # number of overall hits
system.cpu06.icache.overall_hits::total          1165                       # number of overall hits
system.cpu06.icache.ReadReq_misses::cpu06.inst           76                       # number of ReadReq misses
system.cpu06.icache.ReadReq_misses::total           76                       # number of ReadReq misses
system.cpu06.icache.demand_misses::cpu06.inst           76                       # number of demand (read+write) misses
system.cpu06.icache.demand_misses::total           76                       # number of demand (read+write) misses
system.cpu06.icache.overall_misses::cpu06.inst           76                       # number of overall misses
system.cpu06.icache.overall_misses::total           76                       # number of overall misses
system.cpu06.icache.ReadReq_miss_latency::cpu06.inst      7944250                       # number of ReadReq miss cycles
system.cpu06.icache.ReadReq_miss_latency::total      7944250                       # number of ReadReq miss cycles
system.cpu06.icache.demand_miss_latency::cpu06.inst      7944250                       # number of demand (read+write) miss cycles
system.cpu06.icache.demand_miss_latency::total      7944250                       # number of demand (read+write) miss cycles
system.cpu06.icache.overall_miss_latency::cpu06.inst      7944250                       # number of overall miss cycles
system.cpu06.icache.overall_miss_latency::total      7944250                       # number of overall miss cycles
system.cpu06.icache.ReadReq_accesses::cpu06.inst         1241                       # number of ReadReq accesses(hits+misses)
system.cpu06.icache.ReadReq_accesses::total         1241                       # number of ReadReq accesses(hits+misses)
system.cpu06.icache.demand_accesses::cpu06.inst         1241                       # number of demand (read+write) accesses
system.cpu06.icache.demand_accesses::total         1241                       # number of demand (read+write) accesses
system.cpu06.icache.overall_accesses::cpu06.inst         1241                       # number of overall (read+write) accesses
system.cpu06.icache.overall_accesses::total         1241                       # number of overall (read+write) accesses
system.cpu06.icache.ReadReq_miss_rate::cpu06.inst     0.061241                       # miss rate for ReadReq accesses
system.cpu06.icache.ReadReq_miss_rate::total     0.061241                       # miss rate for ReadReq accesses
system.cpu06.icache.demand_miss_rate::cpu06.inst     0.061241                       # miss rate for demand accesses
system.cpu06.icache.demand_miss_rate::total     0.061241                       # miss rate for demand accesses
system.cpu06.icache.overall_miss_rate::cpu06.inst     0.061241                       # miss rate for overall accesses
system.cpu06.icache.overall_miss_rate::total     0.061241                       # miss rate for overall accesses
system.cpu06.icache.ReadReq_avg_miss_latency::cpu06.inst 104529.605263                       # average ReadReq miss latency
system.cpu06.icache.ReadReq_avg_miss_latency::total 104529.605263                       # average ReadReq miss latency
system.cpu06.icache.demand_avg_miss_latency::cpu06.inst 104529.605263                       # average overall miss latency
system.cpu06.icache.demand_avg_miss_latency::total 104529.605263                       # average overall miss latency
system.cpu06.icache.overall_avg_miss_latency::cpu06.inst 104529.605263                       # average overall miss latency
system.cpu06.icache.overall_avg_miss_latency::total 104529.605263                       # average overall miss latency
system.cpu06.icache.blocked_cycles::no_mshrs          153                       # number of cycles access was blocked
system.cpu06.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu06.icache.blocked::no_mshrs               1                       # number of cycles access was blocked
system.cpu06.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu06.icache.avg_blocked_cycles::no_mshrs          153                       # average number of cycles each access was blocked
system.cpu06.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu06.icache.fast_writes                     0                       # number of fast writes performed
system.cpu06.icache.cache_copies                    0                       # number of cache copies performed
system.cpu06.icache.ReadReq_mshr_hits::cpu06.inst           24                       # number of ReadReq MSHR hits
system.cpu06.icache.ReadReq_mshr_hits::total           24                       # number of ReadReq MSHR hits
system.cpu06.icache.demand_mshr_hits::cpu06.inst           24                       # number of demand (read+write) MSHR hits
system.cpu06.icache.demand_mshr_hits::total           24                       # number of demand (read+write) MSHR hits
system.cpu06.icache.overall_mshr_hits::cpu06.inst           24                       # number of overall MSHR hits
system.cpu06.icache.overall_mshr_hits::total           24                       # number of overall MSHR hits
system.cpu06.icache.ReadReq_mshr_misses::cpu06.inst           52                       # number of ReadReq MSHR misses
system.cpu06.icache.ReadReq_mshr_misses::total           52                       # number of ReadReq MSHR misses
system.cpu06.icache.demand_mshr_misses::cpu06.inst           52                       # number of demand (read+write) MSHR misses
system.cpu06.icache.demand_mshr_misses::total           52                       # number of demand (read+write) MSHR misses
system.cpu06.icache.overall_mshr_misses::cpu06.inst           52                       # number of overall MSHR misses
system.cpu06.icache.overall_mshr_misses::total           52                       # number of overall MSHR misses
system.cpu06.icache.ReadReq_mshr_miss_latency::cpu06.inst      6106250                       # number of ReadReq MSHR miss cycles
system.cpu06.icache.ReadReq_mshr_miss_latency::total      6106250                       # number of ReadReq MSHR miss cycles
system.cpu06.icache.demand_mshr_miss_latency::cpu06.inst      6106250                       # number of demand (read+write) MSHR miss cycles
system.cpu06.icache.demand_mshr_miss_latency::total      6106250                       # number of demand (read+write) MSHR miss cycles
system.cpu06.icache.overall_mshr_miss_latency::cpu06.inst      6106250                       # number of overall MSHR miss cycles
system.cpu06.icache.overall_mshr_miss_latency::total      6106250                       # number of overall MSHR miss cycles
system.cpu06.icache.ReadReq_mshr_miss_rate::cpu06.inst     0.041902                       # mshr miss rate for ReadReq accesses
system.cpu06.icache.ReadReq_mshr_miss_rate::total     0.041902                       # mshr miss rate for ReadReq accesses
system.cpu06.icache.demand_mshr_miss_rate::cpu06.inst     0.041902                       # mshr miss rate for demand accesses
system.cpu06.icache.demand_mshr_miss_rate::total     0.041902                       # mshr miss rate for demand accesses
system.cpu06.icache.overall_mshr_miss_rate::cpu06.inst     0.041902                       # mshr miss rate for overall accesses
system.cpu06.icache.overall_mshr_miss_rate::total     0.041902                       # mshr miss rate for overall accesses
system.cpu06.icache.ReadReq_avg_mshr_miss_latency::cpu06.inst 117427.884615                       # average ReadReq mshr miss latency
system.cpu06.icache.ReadReq_avg_mshr_miss_latency::total 117427.884615                       # average ReadReq mshr miss latency
system.cpu06.icache.demand_avg_mshr_miss_latency::cpu06.inst 117427.884615                       # average overall mshr miss latency
system.cpu06.icache.demand_avg_mshr_miss_latency::total 117427.884615                       # average overall mshr miss latency
system.cpu06.icache.overall_avg_mshr_miss_latency::cpu06.inst 117427.884615                       # average overall mshr miss latency
system.cpu06.icache.overall_avg_mshr_miss_latency::total 117427.884615                       # average overall mshr miss latency
system.cpu06.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu07.branchPred.lookups                  9479                       # Number of BP lookups
system.cpu07.branchPred.condPredicted            8888                       # Number of conditional branches predicted
system.cpu07.branchPred.condIncorrect             161                       # Number of conditional branches incorrect
system.cpu07.branchPred.BTBLookups               6381                       # Number of BTB lookups
system.cpu07.branchPred.BTBHits                  4732                       # Number of BTB hits
system.cpu07.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu07.branchPred.BTBHitPct           74.157656                       # BTB Hit Percentage
system.cpu07.branchPred.usedRAS                   246                       # Number of times the RAS was used to get a target.
system.cpu07.branchPred.RASInCorrect                1                       # Number of incorrect RAS predictions.
system.cpu07.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu07.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu07.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu07.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu07.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu07.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu07.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu07.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu07.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu07.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu07.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu07.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu07.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu07.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu07.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu07.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu07.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu07.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu07.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu07.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu07.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu07.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu07.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu07.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu07.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu07.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu07.dstage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu07.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu07.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu07.dtb.walker.walks                       0                       # Table walker walks requested
system.cpu07.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu07.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu07.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu07.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu07.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu07.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu07.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu07.dtb.inst_hits                          0                       # ITB inst hits
system.cpu07.dtb.inst_misses                        0                       # ITB inst misses
system.cpu07.dtb.read_hits                          0                       # DTB read hits
system.cpu07.dtb.read_misses                        0                       # DTB read misses
system.cpu07.dtb.write_hits                         0                       # DTB write hits
system.cpu07.dtb.write_misses                       0                       # DTB write misses
system.cpu07.dtb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu07.dtb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu07.dtb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu07.dtb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu07.dtb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu07.dtb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu07.dtb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu07.dtb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu07.dtb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu07.dtb.read_accesses                      0                       # DTB read accesses
system.cpu07.dtb.write_accesses                     0                       # DTB write accesses
system.cpu07.dtb.inst_accesses                      0                       # ITB inst accesses
system.cpu07.dtb.hits                               0                       # DTB hits
system.cpu07.dtb.misses                             0                       # DTB misses
system.cpu07.dtb.accesses                           0                       # DTB accesses
system.cpu07.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu07.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu07.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu07.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu07.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu07.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu07.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu07.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu07.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu07.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu07.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu07.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu07.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu07.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu07.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu07.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu07.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu07.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu07.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu07.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu07.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu07.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu07.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu07.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu07.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu07.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu07.istage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu07.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu07.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu07.itb.walker.walks                       0                       # Table walker walks requested
system.cpu07.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu07.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu07.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu07.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu07.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu07.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu07.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu07.itb.inst_hits                          0                       # ITB inst hits
system.cpu07.itb.inst_misses                        0                       # ITB inst misses
system.cpu07.itb.read_hits                          0                       # DTB read hits
system.cpu07.itb.read_misses                        0                       # DTB read misses
system.cpu07.itb.write_hits                         0                       # DTB write hits
system.cpu07.itb.write_misses                       0                       # DTB write misses
system.cpu07.itb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu07.itb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu07.itb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu07.itb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu07.itb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu07.itb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu07.itb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu07.itb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu07.itb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu07.itb.read_accesses                      0                       # DTB read accesses
system.cpu07.itb.write_accesses                     0                       # DTB write accesses
system.cpu07.itb.inst_accesses                      0                       # ITB inst accesses
system.cpu07.itb.hits                               0                       # DTB hits
system.cpu07.itb.misses                             0                       # DTB misses
system.cpu07.itb.accesses                           0                       # DTB accesses
system.cpu07.numCycles                          20010                       # number of cpu cycles simulated
system.cpu07.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu07.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu07.fetch.icacheStallCycles             2665                       # Number of cycles fetch is stalled on an Icache miss
system.cpu07.fetch.Insts                        40230                       # Number of instructions fetch has processed
system.cpu07.fetch.Branches                      9479                       # Number of branches that fetch encountered
system.cpu07.fetch.predictedBranches             4978                       # Number of branches that fetch has predicted taken
system.cpu07.fetch.Cycles                       11641                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu07.fetch.SquashCycles                   407                       # Number of cycles fetch has spent squashing
system.cpu07.fetch.MiscStallCycles                  2                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu07.fetch.NoActiveThreadStallCycles            1                       # Number of stall cycles due to no active thread to fetch from
system.cpu07.fetch.PendingTrapStallCycles            6                       # Number of stall cycles due to pending traps
system.cpu07.fetch.IcacheWaitRetryStallCycles           13                       # Number of stall cycles due to full MSHR
system.cpu07.fetch.CacheLines                    1194                       # Number of cache lines fetched
system.cpu07.fetch.IcacheSquashes                  75                       # Number of outstanding Icache misses that were squashed
system.cpu07.fetch.rateDist::samples            14531                       # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.rateDist::mean            2.929736                       # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.rateDist::stdev           3.724209                       # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.rateDist::0                   8606     59.23%     59.23% # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.rateDist::1                    209      1.44%     60.66% # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.rateDist::2                     81      0.56%     61.22% # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.rateDist::3                    237      1.63%     62.85% # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.rateDist::4                    165      1.14%     63.99% # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.rateDist::5                    199      1.37%     65.36% # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.rateDist::6                    175      1.20%     66.56% # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.rateDist::7                     87      0.60%     67.16% # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.rateDist::8                   4772     32.84%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.rateDist::max_value              8                       # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.rateDist::total              14531                       # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.branchRate                0.473713                       # Number of branch fetches per cycle
system.cpu07.fetch.rate                      2.010495                       # Number of inst fetches per cycle
system.cpu07.decode.IdleCycles                   3425                       # Number of cycles decode is idle
system.cpu07.decode.BlockedCycles                5634                       # Number of cycles decode is blocked
system.cpu07.decode.RunCycles                    1930                       # Number of cycles decode is running
system.cpu07.decode.UnblockCycles                3365                       # Number of cycles decode is unblocking
system.cpu07.decode.SquashCycles                  176                       # Number of cycles decode is squashing
system.cpu07.decode.BranchResolved                281                       # Number of times decode resolved a branch
system.cpu07.decode.BranchMispred                  27                       # Number of times decode detected a branch misprediction
system.cpu07.decode.DecodedInsts                39524                       # Number of instructions handled by decode
system.cpu07.decode.SquashedInsts                 101                       # Number of squashed instructions handled by decode
system.cpu07.rename.SquashCycles                  176                       # Number of cycles rename is squashing
system.cpu07.rename.IdleCycles                   3724                       # Number of cycles rename is idle
system.cpu07.rename.BlockCycles                  1001                       # Number of cycles rename is blocking
system.cpu07.rename.serializeStallCycles         2509                       # count of cycles rename stalled for serializing inst
system.cpu07.rename.RunCycles                    4958                       # Number of cycles rename is running
system.cpu07.rename.UnblockCycles                2162                       # Number of cycles rename is unblocking
system.cpu07.rename.RenamedInsts                38688                       # Number of instructions processed by rename
system.cpu07.rename.ROBFullEvents                   4                       # Number of times rename has blocked due to ROB full
system.cpu07.rename.IQFullEvents                 1937                       # Number of times rename has blocked due to IQ full
system.cpu07.rename.LQFullEvents                   14                       # Number of times rename has blocked due to LQ full
system.cpu07.rename.RenamedOperands             66477                       # Number of destination operands rename has renamed
system.cpu07.rename.RenameLookups              187573                       # Number of register rename lookups that rename has made
system.cpu07.rename.int_rename_lookups          52152                       # Number of integer rename lookups
system.cpu07.rename.CommittedMaps               58757                       # Number of HB maps that are committed
system.cpu07.rename.UndoneMaps                   7716                       # Number of HB maps that are undone due to squashing
system.cpu07.rename.serializingInsts               63                       # count of serializing insts renamed
system.cpu07.rename.tempSerializingInsts           62                       # count of temporary serializing insts renamed
system.cpu07.rename.skidInsts                    5450                       # count of insts added to the skid buffer
system.cpu07.memDep0.insertedLoads               5550                       # Number of loads inserted to the mem dependence unit.
system.cpu07.memDep0.insertedStores              1188                       # Number of stores inserted to the mem dependence unit.
system.cpu07.memDep0.conflictingLoads             452                       # Number of conflicting loads.
system.cpu07.memDep0.conflictingStores            508                       # Number of conflicting stores.
system.cpu07.iq.iqInstsAdded                    37791                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu07.iq.iqNonSpecInstsAdded               104                       # Number of non-speculative instructions added to the IQ
system.cpu07.iq.iqInstsIssued                   35245                       # Number of instructions issued
system.cpu07.iq.iqSquashedInstsIssued             368                       # Number of squashed instructions issued
system.cpu07.iq.iqSquashedInstsExamined          4624                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu07.iq.iqSquashedOperandsExamined        14477                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu07.iq.iqSquashedNonSpecRemoved           14                       # Number of squashed non-spec instructions that were removed
system.cpu07.iq.issued_per_cycle::samples        14531                       # Number of insts issued each cycle
system.cpu07.iq.issued_per_cycle::mean       2.425504                       # Number of insts issued each cycle
system.cpu07.iq.issued_per_cycle::stdev      1.878339                       # Number of insts issued each cycle
system.cpu07.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu07.iq.issued_per_cycle::0              4997     34.39%     34.39% # Number of insts issued each cycle
system.cpu07.iq.issued_per_cycle::1               588      4.05%     38.44% # Number of insts issued each cycle
system.cpu07.iq.issued_per_cycle::2               458      3.15%     41.59% # Number of insts issued each cycle
system.cpu07.iq.issued_per_cycle::3               211      1.45%     43.04% # Number of insts issued each cycle
system.cpu07.iq.issued_per_cycle::4              8277     56.96%    100.00% # Number of insts issued each cycle
system.cpu07.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu07.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu07.iq.issued_per_cycle::max_value            4                       # Number of insts issued each cycle
system.cpu07.iq.issued_per_cycle::total         14531                       # Number of insts issued each cycle
system.cpu07.iq.fu_full::No_OpClass                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu07.iq.fu_full::IntAlu                     0      0.00%      0.00% # attempts to use FU when none available
system.cpu07.iq.fu_full::IntMult                    5    100.00%    100.00% # attempts to use FU when none available
system.cpu07.iq.fu_full::IntDiv                     0      0.00%    100.00% # attempts to use FU when none available
system.cpu07.iq.fu_full::FloatAdd                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu07.iq.fu_full::FloatCmp                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu07.iq.fu_full::FloatCvt                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu07.iq.fu_full::FloatMult                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu07.iq.fu_full::FloatDiv                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu07.iq.fu_full::FloatSqrt                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdAdd                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdAddAcc                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdAlu                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdCmp                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdCvt                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdMisc                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdMult                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdMultAcc                0      0.00%    100.00% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdShift                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdShiftAcc               0      0.00%    100.00% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdSqrt                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdFloatAdd               0      0.00%    100.00% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdFloatAlu               0      0.00%    100.00% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdFloatCmp               0      0.00%    100.00% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdFloatCvt               0      0.00%    100.00% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdFloatDiv               0      0.00%    100.00% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdFloatMisc              0      0.00%    100.00% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdFloatMult              0      0.00%    100.00% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdFloatMultAcc            0      0.00%    100.00% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdFloatSqrt              0      0.00%    100.00% # attempts to use FU when none available
system.cpu07.iq.fu_full::MemRead                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu07.iq.fu_full::MemWrite                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu07.iq.fu_full::IprAccess                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu07.iq.fu_full::InstPrefetch               0      0.00%    100.00% # attempts to use FU when none available
system.cpu07.iq.FU_type_0::No_OpClass               0      0.00%      0.00% # Type of FU issued
system.cpu07.iq.FU_type_0::IntAlu               28854     81.87%     81.87% # Type of FU issued
system.cpu07.iq.FU_type_0::IntMult                196      0.56%     82.42% # Type of FU issued
system.cpu07.iq.FU_type_0::IntDiv                   0      0.00%     82.42% # Type of FU issued
system.cpu07.iq.FU_type_0::FloatAdd                 0      0.00%     82.42% # Type of FU issued
system.cpu07.iq.FU_type_0::FloatCmp                 0      0.00%     82.42% # Type of FU issued
system.cpu07.iq.FU_type_0::FloatCvt                 0      0.00%     82.42% # Type of FU issued
system.cpu07.iq.FU_type_0::FloatMult                0      0.00%     82.42% # Type of FU issued
system.cpu07.iq.FU_type_0::FloatDiv                 0      0.00%     82.42% # Type of FU issued
system.cpu07.iq.FU_type_0::FloatSqrt                0      0.00%     82.42% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdAdd                  0      0.00%     82.42% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdAddAcc               0      0.00%     82.42% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdAlu                  0      0.00%     82.42% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdCmp                  0      0.00%     82.42% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdCvt                  0      0.00%     82.42% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdMisc                 0      0.00%     82.42% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdMult                 0      0.00%     82.42% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdMultAcc              0      0.00%     82.42% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdShift                0      0.00%     82.42% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdShiftAcc             0      0.00%     82.42% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdSqrt                 0      0.00%     82.42% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdFloatAdd             0      0.00%     82.42% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdFloatAlu             0      0.00%     82.42% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdFloatCmp             0      0.00%     82.42% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdFloatCvt             0      0.00%     82.42% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdFloatDiv             0      0.00%     82.42% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdFloatMisc            0      0.00%     82.42% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdFloatMult            0      0.00%     82.42% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     82.42% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdFloatSqrt            0      0.00%     82.42% # Type of FU issued
system.cpu07.iq.FU_type_0::MemRead               5314     15.08%     97.50% # Type of FU issued
system.cpu07.iq.FU_type_0::MemWrite               881      2.50%    100.00% # Type of FU issued
system.cpu07.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu07.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu07.iq.FU_type_0::total                35245                       # Type of FU issued
system.cpu07.iq.rate                         1.761369                       # Inst issue rate
system.cpu07.iq.fu_busy_cnt                         5                       # FU busy when requested
system.cpu07.iq.fu_busy_rate                 0.000142                       # FU busy rate (busy events/executed inst)
system.cpu07.iq.int_inst_queue_reads            85394                       # Number of integer instruction queue reads
system.cpu07.iq.int_inst_queue_writes           42533                       # Number of integer instruction queue writes
system.cpu07.iq.int_inst_queue_wakeup_accesses        34839                       # Number of integer instruction queue wakeup accesses
system.cpu07.iq.fp_inst_queue_reads                 0                       # Number of floating instruction queue reads
system.cpu07.iq.fp_inst_queue_writes                0                       # Number of floating instruction queue writes
system.cpu07.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu07.iq.int_alu_accesses                35250                       # Number of integer alu accesses
system.cpu07.iq.fp_alu_accesses                     0                       # Number of floating point alu accesses
system.cpu07.iew.lsq.thread0.forwLoads             16                       # Number of loads that had data forwarded from stores
system.cpu07.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu07.iew.lsq.thread0.squashedLoads          799                       # Number of loads squashed
system.cpu07.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu07.iew.lsq.thread0.memOrderViolation           14                       # Number of memory ordering violations
system.cpu07.iew.lsq.thread0.squashedStores          445                       # Number of stores squashed
system.cpu07.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu07.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu07.iew.lsq.thread0.rescheduledLoads           48                       # Number of loads that were rescheduled
system.cpu07.iew.lsq.thread0.cacheBlocked           57                       # Number of times an access to memory failed due to the cache being blocked
system.cpu07.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu07.iew.iewSquashCycles                  176                       # Number of cycles IEW is squashing
system.cpu07.iew.iewBlockCycles                   484                       # Number of cycles IEW is blocking
system.cpu07.iew.iewUnblockCycles                 320                       # Number of cycles IEW is unblocking
system.cpu07.iew.iewDispatchedInsts             37898                       # Number of instructions dispatched to IQ
system.cpu07.iew.iewDispSquashedInsts              32                       # Number of squashed instructions skipped by dispatch
system.cpu07.iew.iewDispLoadInsts                5550                       # Number of dispatched load instructions
system.cpu07.iew.iewDispStoreInsts               1188                       # Number of dispatched store instructions
system.cpu07.iew.iewDispNonSpecInsts               49                       # Number of dispatched non-speculative instructions
system.cpu07.iew.iewIQFullEvents                    0                       # Number of times the IQ has become full, causing a stall
system.cpu07.iew.iewLSQFullEvents                 320                       # Number of times the LSQ has become full, causing a stall
system.cpu07.iew.memOrderViolationEvents           14                       # Number of memory order violations
system.cpu07.iew.predictedTakenIncorrect           48                       # Number of branches that were predicted taken incorrectly
system.cpu07.iew.predictedNotTakenIncorrect           94                       # Number of branches that were predicted not taken incorrectly
system.cpu07.iew.branchMispredicts                142                       # Number of branch mispredicts detected at execute
system.cpu07.iew.iewExecutedInsts               35114                       # Number of executed instructions
system.cpu07.iew.iewExecLoadInsts                5261                       # Number of load instructions executed
system.cpu07.iew.iewExecSquashedInsts             131                       # Number of squashed instructions skipped in execute
system.cpu07.iew.exec_swp                           0                       # number of swp insts executed
system.cpu07.iew.exec_nop                           3                       # number of nop insts executed
system.cpu07.iew.exec_refs                       6106                       # number of memory reference insts executed
system.cpu07.iew.exec_branches                   7993                       # Number of branches executed
system.cpu07.iew.exec_stores                      845                       # Number of stores executed
system.cpu07.iew.exec_rate                   1.754823                       # Inst execution rate
system.cpu07.iew.wb_sent                        34909                       # cumulative count of insts sent to commit
system.cpu07.iew.wb_count                       34839                       # cumulative count of insts written-back
system.cpu07.iew.wb_producers                   24902                       # num instructions producing a value
system.cpu07.iew.wb_consumers                   50024                       # num instructions consuming a value
system.cpu07.iew.wb_penalized                       0                       # number of instrctions required to write to 'other' IQ
system.cpu07.iew.wb_rate                     1.741079                       # insts written-back per cycle
system.cpu07.iew.wb_fanout                   0.497801                       # average fanout of values written-back
system.cpu07.iew.wb_penalized_rate                  0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu07.commit.commitSquashedInsts          4565                       # The number of squashed insts skipped by commit
system.cpu07.commit.commitNonSpecStalls            90                       # The number of times commit has been forced to stall to communicate backwards
system.cpu07.commit.branchMispredicts             134                       # The number of times a branch was mispredicted
system.cpu07.commit.committed_per_cycle::samples        13870                       # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::mean     2.398774                       # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::stdev     2.494921                       # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::0         5359     38.64%     38.64% # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::1         1489     10.74%     49.37% # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::2          284      2.05%     51.42% # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::3         2715     19.57%     70.99% # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::4          158      1.14%     72.13% # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::5         2688     19.38%     91.51% # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::6          154      1.11%     92.62% # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::7          111      0.80%     93.42% # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::8          912      6.58%    100.00% # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::total        13870                       # Number of insts commited each cycle
system.cpu07.commit.committedInsts              32155                       # Number of instructions committed
system.cpu07.commit.committedOps                33271                       # Number of ops (including micro ops) committed
system.cpu07.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu07.commit.refs                         5494                       # Number of memory references committed
system.cpu07.commit.loads                        4751                       # Number of loads committed
system.cpu07.commit.membars                        45                       # Number of memory barriers committed
system.cpu07.commit.branches                     7718                       # Number of branches committed
system.cpu07.commit.fp_insts                        0                       # Number of committed floating point instructions.
system.cpu07.commit.int_insts                   25746                       # Number of committed integer instructions.
system.cpu07.commit.function_calls                119                       # Number of function calls committed.
system.cpu07.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu07.commit.op_class_0::IntAlu          27582     82.90%     82.90% # Class of committed instruction
system.cpu07.commit.op_class_0::IntMult           195      0.59%     83.49% # Class of committed instruction
system.cpu07.commit.op_class_0::IntDiv              0      0.00%     83.49% # Class of committed instruction
system.cpu07.commit.op_class_0::FloatAdd            0      0.00%     83.49% # Class of committed instruction
system.cpu07.commit.op_class_0::FloatCmp            0      0.00%     83.49% # Class of committed instruction
system.cpu07.commit.op_class_0::FloatCvt            0      0.00%     83.49% # Class of committed instruction
system.cpu07.commit.op_class_0::FloatMult            0      0.00%     83.49% # Class of committed instruction
system.cpu07.commit.op_class_0::FloatDiv            0      0.00%     83.49% # Class of committed instruction
system.cpu07.commit.op_class_0::FloatSqrt            0      0.00%     83.49% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdAdd             0      0.00%     83.49% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdAddAcc            0      0.00%     83.49% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdAlu             0      0.00%     83.49% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdCmp             0      0.00%     83.49% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdCvt             0      0.00%     83.49% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdMisc            0      0.00%     83.49% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdMult            0      0.00%     83.49% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdMultAcc            0      0.00%     83.49% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdShift            0      0.00%     83.49% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdShiftAcc            0      0.00%     83.49% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdSqrt            0      0.00%     83.49% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdFloatAdd            0      0.00%     83.49% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdFloatAlu            0      0.00%     83.49% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdFloatCmp            0      0.00%     83.49% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdFloatCvt            0      0.00%     83.49% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdFloatDiv            0      0.00%     83.49% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdFloatMisc            0      0.00%     83.49% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdFloatMult            0      0.00%     83.49% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdFloatMultAcc            0      0.00%     83.49% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdFloatSqrt            0      0.00%     83.49% # Class of committed instruction
system.cpu07.commit.op_class_0::MemRead          4751     14.28%     97.77% # Class of committed instruction
system.cpu07.commit.op_class_0::MemWrite          743      2.23%    100.00% # Class of committed instruction
system.cpu07.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu07.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu07.commit.op_class_0::total           33271                       # Class of committed instruction
system.cpu07.commit.bw_lim_events                 912                       # number cycles where commit BW limit reached
system.cpu07.rob.rob_reads                      50339                       # The number of ROB reads
system.cpu07.rob.rob_writes                     76404                       # The number of ROB writes
system.cpu07.timesIdled                            40                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu07.idleCycles                          5479                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu07.quiesceCycles                      63049                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu07.committedInsts                     32155                       # Number of Instructions Simulated
system.cpu07.committedOps                       33271                       # Number of Ops (including micro ops) Simulated
system.cpu07.cpi                             0.622298                       # CPI: Cycles Per Instruction
system.cpu07.cpi_total                       0.622298                       # CPI: Total CPI of All Threads
system.cpu07.ipc                             1.606947                       # IPC: Instructions Per Cycle
system.cpu07.ipc_total                       1.606947                       # IPC: Total IPC of All Threads
system.cpu07.int_regfile_reads                  47037                       # number of integer regfile reads
system.cpu07.int_regfile_writes                 15335                       # number of integer regfile writes
system.cpu07.fp_regfile_writes                    160                       # number of floating regfile writes
system.cpu07.cc_regfile_reads                  120513                       # number of cc regfile reads
system.cpu07.cc_regfile_writes                  45866                       # number of cc regfile writes
system.cpu07.misc_regfile_reads                  6752                       # number of misc regfile reads
system.cpu07.misc_regfile_writes                   46                       # number of misc regfile writes
system.cpu07.dcache.tags.replacements               0                       # number of replacements
system.cpu07.dcache.tags.tagsinuse           6.575766                       # Cycle average of tags in use
system.cpu07.dcache.tags.total_refs              5711                       # Total number of references to valid blocks.
system.cpu07.dcache.tags.sampled_refs              38                       # Sample count of references to valid blocks.
system.cpu07.dcache.tags.avg_refs          150.289474                       # Average number of references to valid blocks.
system.cpu07.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu07.dcache.tags.occ_blocks::cpu07.data     6.575766                       # Average occupied blocks per requestor
system.cpu07.dcache.tags.occ_percent::cpu07.data     0.006422                       # Average percentage of cache occupancy
system.cpu07.dcache.tags.occ_percent::total     0.006422                       # Average percentage of cache occupancy
system.cpu07.dcache.tags.occ_task_id_blocks::1024           38                       # Occupied blocks per task id
system.cpu07.dcache.tags.age_task_id_blocks_1024::0           38                       # Occupied blocks per task id
system.cpu07.dcache.tags.occ_task_id_percent::1024     0.037109                       # Percentage of cache occupancy per task id
system.cpu07.dcache.tags.tag_accesses           11805                       # Number of tag accesses
system.cpu07.dcache.tags.data_accesses          11805                       # Number of data accesses
system.cpu07.dcache.ReadReq_hits::cpu07.data         5008                       # number of ReadReq hits
system.cpu07.dcache.ReadReq_hits::total          5008                       # number of ReadReq hits
system.cpu07.dcache.WriteReq_hits::cpu07.data          704                       # number of WriteReq hits
system.cpu07.dcache.WriteReq_hits::total          704                       # number of WriteReq hits
system.cpu07.dcache.SoftPFReq_hits::cpu07.data            2                       # number of SoftPFReq hits
system.cpu07.dcache.SoftPFReq_hits::total            2                       # number of SoftPFReq hits
system.cpu07.dcache.demand_hits::cpu07.data         5712                       # number of demand (read+write) hits
system.cpu07.dcache.demand_hits::total           5712                       # number of demand (read+write) hits
system.cpu07.dcache.overall_hits::cpu07.data         5714                       # number of overall hits
system.cpu07.dcache.overall_hits::total          5714                       # number of overall hits
system.cpu07.dcache.ReadReq_misses::cpu07.data          114                       # number of ReadReq misses
system.cpu07.dcache.ReadReq_misses::total          114                       # number of ReadReq misses
system.cpu07.dcache.WriteReq_misses::cpu07.data           26                       # number of WriteReq misses
system.cpu07.dcache.WriteReq_misses::total           26                       # number of WriteReq misses
system.cpu07.dcache.SoftPFReq_misses::cpu07.data            3                       # number of SoftPFReq misses
system.cpu07.dcache.SoftPFReq_misses::total            3                       # number of SoftPFReq misses
system.cpu07.dcache.LoadLockedReq_misses::cpu07.data           10                       # number of LoadLockedReq misses
system.cpu07.dcache.LoadLockedReq_misses::total           10                       # number of LoadLockedReq misses
system.cpu07.dcache.StoreCondReq_misses::cpu07.data            5                       # number of StoreCondReq misses
system.cpu07.dcache.StoreCondReq_misses::total            5                       # number of StoreCondReq misses
system.cpu07.dcache.demand_misses::cpu07.data          140                       # number of demand (read+write) misses
system.cpu07.dcache.demand_misses::total          140                       # number of demand (read+write) misses
system.cpu07.dcache.overall_misses::cpu07.data          143                       # number of overall misses
system.cpu07.dcache.overall_misses::total          143                       # number of overall misses
system.cpu07.dcache.ReadReq_miss_latency::cpu07.data      7336639                       # number of ReadReq miss cycles
system.cpu07.dcache.ReadReq_miss_latency::total      7336639                       # number of ReadReq miss cycles
system.cpu07.dcache.WriteReq_miss_latency::cpu07.data      4112248                       # number of WriteReq miss cycles
system.cpu07.dcache.WriteReq_miss_latency::total      4112248                       # number of WriteReq miss cycles
system.cpu07.dcache.LoadLockedReq_miss_latency::cpu07.data       226494                       # number of LoadLockedReq miss cycles
system.cpu07.dcache.LoadLockedReq_miss_latency::total       226494                       # number of LoadLockedReq miss cycles
system.cpu07.dcache.StoreCondReq_miss_latency::cpu07.data        37500                       # number of StoreCondReq miss cycles
system.cpu07.dcache.StoreCondReq_miss_latency::total        37500                       # number of StoreCondReq miss cycles
system.cpu07.dcache.StoreCondFailReq_miss_latency::cpu07.data        48500                       # number of StoreCondFailReq miss cycles
system.cpu07.dcache.StoreCondFailReq_miss_latency::total        48500                       # number of StoreCondFailReq miss cycles
system.cpu07.dcache.demand_miss_latency::cpu07.data     11448887                       # number of demand (read+write) miss cycles
system.cpu07.dcache.demand_miss_latency::total     11448887                       # number of demand (read+write) miss cycles
system.cpu07.dcache.overall_miss_latency::cpu07.data     11448887                       # number of overall miss cycles
system.cpu07.dcache.overall_miss_latency::total     11448887                       # number of overall miss cycles
system.cpu07.dcache.ReadReq_accesses::cpu07.data         5122                       # number of ReadReq accesses(hits+misses)
system.cpu07.dcache.ReadReq_accesses::total         5122                       # number of ReadReq accesses(hits+misses)
system.cpu07.dcache.WriteReq_accesses::cpu07.data          730                       # number of WriteReq accesses(hits+misses)
system.cpu07.dcache.WriteReq_accesses::total          730                       # number of WriteReq accesses(hits+misses)
system.cpu07.dcache.SoftPFReq_accesses::cpu07.data            5                       # number of SoftPFReq accesses(hits+misses)
system.cpu07.dcache.SoftPFReq_accesses::total            5                       # number of SoftPFReq accesses(hits+misses)
system.cpu07.dcache.LoadLockedReq_accesses::cpu07.data           10                       # number of LoadLockedReq accesses(hits+misses)
system.cpu07.dcache.LoadLockedReq_accesses::total           10                       # number of LoadLockedReq accesses(hits+misses)
system.cpu07.dcache.StoreCondReq_accesses::cpu07.data            5                       # number of StoreCondReq accesses(hits+misses)
system.cpu07.dcache.StoreCondReq_accesses::total            5                       # number of StoreCondReq accesses(hits+misses)
system.cpu07.dcache.demand_accesses::cpu07.data         5852                       # number of demand (read+write) accesses
system.cpu07.dcache.demand_accesses::total         5852                       # number of demand (read+write) accesses
system.cpu07.dcache.overall_accesses::cpu07.data         5857                       # number of overall (read+write) accesses
system.cpu07.dcache.overall_accesses::total         5857                       # number of overall (read+write) accesses
system.cpu07.dcache.ReadReq_miss_rate::cpu07.data     0.022257                       # miss rate for ReadReq accesses
system.cpu07.dcache.ReadReq_miss_rate::total     0.022257                       # miss rate for ReadReq accesses
system.cpu07.dcache.WriteReq_miss_rate::cpu07.data     0.035616                       # miss rate for WriteReq accesses
system.cpu07.dcache.WriteReq_miss_rate::total     0.035616                       # miss rate for WriteReq accesses
system.cpu07.dcache.SoftPFReq_miss_rate::cpu07.data     0.600000                       # miss rate for SoftPFReq accesses
system.cpu07.dcache.SoftPFReq_miss_rate::total     0.600000                       # miss rate for SoftPFReq accesses
system.cpu07.dcache.LoadLockedReq_miss_rate::cpu07.data            1                       # miss rate for LoadLockedReq accesses
system.cpu07.dcache.LoadLockedReq_miss_rate::total            1                       # miss rate for LoadLockedReq accesses
system.cpu07.dcache.StoreCondReq_miss_rate::cpu07.data            1                       # miss rate for StoreCondReq accesses
system.cpu07.dcache.StoreCondReq_miss_rate::total            1                       # miss rate for StoreCondReq accesses
system.cpu07.dcache.demand_miss_rate::cpu07.data     0.023923                       # miss rate for demand accesses
system.cpu07.dcache.demand_miss_rate::total     0.023923                       # miss rate for demand accesses
system.cpu07.dcache.overall_miss_rate::cpu07.data     0.024415                       # miss rate for overall accesses
system.cpu07.dcache.overall_miss_rate::total     0.024415                       # miss rate for overall accesses
system.cpu07.dcache.ReadReq_avg_miss_latency::cpu07.data 64356.482456                       # average ReadReq miss latency
system.cpu07.dcache.ReadReq_avg_miss_latency::total 64356.482456                       # average ReadReq miss latency
system.cpu07.dcache.WriteReq_avg_miss_latency::cpu07.data 158163.384615                       # average WriteReq miss latency
system.cpu07.dcache.WriteReq_avg_miss_latency::total 158163.384615                       # average WriteReq miss latency
system.cpu07.dcache.LoadLockedReq_avg_miss_latency::cpu07.data 22649.400000                       # average LoadLockedReq miss latency
system.cpu07.dcache.LoadLockedReq_avg_miss_latency::total 22649.400000                       # average LoadLockedReq miss latency
system.cpu07.dcache.StoreCondReq_avg_miss_latency::cpu07.data         7500                       # average StoreCondReq miss latency
system.cpu07.dcache.StoreCondReq_avg_miss_latency::total         7500                       # average StoreCondReq miss latency
system.cpu07.dcache.StoreCondFailReq_avg_miss_latency::cpu07.data          inf                       # average StoreCondFailReq miss latency
system.cpu07.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu07.dcache.demand_avg_miss_latency::cpu07.data 81777.764286                       # average overall miss latency
system.cpu07.dcache.demand_avg_miss_latency::total 81777.764286                       # average overall miss latency
system.cpu07.dcache.overall_avg_miss_latency::cpu07.data 80062.146853                       # average overall miss latency
system.cpu07.dcache.overall_avg_miss_latency::total 80062.146853                       # average overall miss latency
system.cpu07.dcache.blocked_cycles::no_mshrs           50                       # number of cycles access was blocked
system.cpu07.dcache.blocked_cycles::no_targets          275                       # number of cycles access was blocked
system.cpu07.dcache.blocked::no_mshrs               5                       # number of cycles access was blocked
system.cpu07.dcache.blocked::no_targets             1                       # number of cycles access was blocked
system.cpu07.dcache.avg_blocked_cycles::no_mshrs           10                       # average number of cycles each access was blocked
system.cpu07.dcache.avg_blocked_cycles::no_targets          275                       # average number of cycles each access was blocked
system.cpu07.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu07.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu07.dcache.ReadReq_mshr_hits::cpu07.data           75                       # number of ReadReq MSHR hits
system.cpu07.dcache.ReadReq_mshr_hits::total           75                       # number of ReadReq MSHR hits
system.cpu07.dcache.WriteReq_mshr_hits::cpu07.data           17                       # number of WriteReq MSHR hits
system.cpu07.dcache.WriteReq_mshr_hits::total           17                       # number of WriteReq MSHR hits
system.cpu07.dcache.demand_mshr_hits::cpu07.data           92                       # number of demand (read+write) MSHR hits
system.cpu07.dcache.demand_mshr_hits::total           92                       # number of demand (read+write) MSHR hits
system.cpu07.dcache.overall_mshr_hits::cpu07.data           92                       # number of overall MSHR hits
system.cpu07.dcache.overall_mshr_hits::total           92                       # number of overall MSHR hits
system.cpu07.dcache.ReadReq_mshr_misses::cpu07.data           39                       # number of ReadReq MSHR misses
system.cpu07.dcache.ReadReq_mshr_misses::total           39                       # number of ReadReq MSHR misses
system.cpu07.dcache.WriteReq_mshr_misses::cpu07.data            9                       # number of WriteReq MSHR misses
system.cpu07.dcache.WriteReq_mshr_misses::total            9                       # number of WriteReq MSHR misses
system.cpu07.dcache.SoftPFReq_mshr_misses::cpu07.data            2                       # number of SoftPFReq MSHR misses
system.cpu07.dcache.SoftPFReq_mshr_misses::total            2                       # number of SoftPFReq MSHR misses
system.cpu07.dcache.LoadLockedReq_mshr_misses::cpu07.data           10                       # number of LoadLockedReq MSHR misses
system.cpu07.dcache.LoadLockedReq_mshr_misses::total           10                       # number of LoadLockedReq MSHR misses
system.cpu07.dcache.StoreCondReq_mshr_misses::cpu07.data            5                       # number of StoreCondReq MSHR misses
system.cpu07.dcache.StoreCondReq_mshr_misses::total            5                       # number of StoreCondReq MSHR misses
system.cpu07.dcache.demand_mshr_misses::cpu07.data           48                       # number of demand (read+write) MSHR misses
system.cpu07.dcache.demand_mshr_misses::total           48                       # number of demand (read+write) MSHR misses
system.cpu07.dcache.overall_mshr_misses::cpu07.data           50                       # number of overall MSHR misses
system.cpu07.dcache.overall_mshr_misses::total           50                       # number of overall MSHR misses
system.cpu07.dcache.ReadReq_mshr_miss_latency::cpu07.data      2126258                       # number of ReadReq MSHR miss cycles
system.cpu07.dcache.ReadReq_mshr_miss_latency::total      2126258                       # number of ReadReq MSHR miss cycles
system.cpu07.dcache.WriteReq_mshr_miss_latency::cpu07.data      1220001                       # number of WriteReq MSHR miss cycles
system.cpu07.dcache.WriteReq_mshr_miss_latency::total      1220001                       # number of WriteReq MSHR miss cycles
system.cpu07.dcache.SoftPFReq_mshr_miss_latency::cpu07.data        23501                       # number of SoftPFReq MSHR miss cycles
system.cpu07.dcache.SoftPFReq_mshr_miss_latency::total        23501                       # number of SoftPFReq MSHR miss cycles
system.cpu07.dcache.LoadLockedReq_mshr_miss_latency::cpu07.data       192506                       # number of LoadLockedReq MSHR miss cycles
system.cpu07.dcache.LoadLockedReq_mshr_miss_latency::total       192506                       # number of LoadLockedReq MSHR miss cycles
system.cpu07.dcache.StoreCondReq_mshr_miss_latency::cpu07.data        28500                       # number of StoreCondReq MSHR miss cycles
system.cpu07.dcache.StoreCondReq_mshr_miss_latency::total        28500                       # number of StoreCondReq MSHR miss cycles
system.cpu07.dcache.StoreCondFailReq_mshr_miss_latency::cpu07.data        42500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu07.dcache.StoreCondFailReq_mshr_miss_latency::total        42500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu07.dcache.demand_mshr_miss_latency::cpu07.data      3346259                       # number of demand (read+write) MSHR miss cycles
system.cpu07.dcache.demand_mshr_miss_latency::total      3346259                       # number of demand (read+write) MSHR miss cycles
system.cpu07.dcache.overall_mshr_miss_latency::cpu07.data      3369760                       # number of overall MSHR miss cycles
system.cpu07.dcache.overall_mshr_miss_latency::total      3369760                       # number of overall MSHR miss cycles
system.cpu07.dcache.ReadReq_mshr_miss_rate::cpu07.data     0.007614                       # mshr miss rate for ReadReq accesses
system.cpu07.dcache.ReadReq_mshr_miss_rate::total     0.007614                       # mshr miss rate for ReadReq accesses
system.cpu07.dcache.WriteReq_mshr_miss_rate::cpu07.data     0.012329                       # mshr miss rate for WriteReq accesses
system.cpu07.dcache.WriteReq_mshr_miss_rate::total     0.012329                       # mshr miss rate for WriteReq accesses
system.cpu07.dcache.SoftPFReq_mshr_miss_rate::cpu07.data     0.400000                       # mshr miss rate for SoftPFReq accesses
system.cpu07.dcache.SoftPFReq_mshr_miss_rate::total     0.400000                       # mshr miss rate for SoftPFReq accesses
system.cpu07.dcache.LoadLockedReq_mshr_miss_rate::cpu07.data            1                       # mshr miss rate for LoadLockedReq accesses
system.cpu07.dcache.LoadLockedReq_mshr_miss_rate::total            1                       # mshr miss rate for LoadLockedReq accesses
system.cpu07.dcache.StoreCondReq_mshr_miss_rate::cpu07.data            1                       # mshr miss rate for StoreCondReq accesses
system.cpu07.dcache.StoreCondReq_mshr_miss_rate::total            1                       # mshr miss rate for StoreCondReq accesses
system.cpu07.dcache.demand_mshr_miss_rate::cpu07.data     0.008202                       # mshr miss rate for demand accesses
system.cpu07.dcache.demand_mshr_miss_rate::total     0.008202                       # mshr miss rate for demand accesses
system.cpu07.dcache.overall_mshr_miss_rate::cpu07.data     0.008537                       # mshr miss rate for overall accesses
system.cpu07.dcache.overall_mshr_miss_rate::total     0.008537                       # mshr miss rate for overall accesses
system.cpu07.dcache.ReadReq_avg_mshr_miss_latency::cpu07.data 54519.435897                       # average ReadReq mshr miss latency
system.cpu07.dcache.ReadReq_avg_mshr_miss_latency::total 54519.435897                       # average ReadReq mshr miss latency
system.cpu07.dcache.WriteReq_avg_mshr_miss_latency::cpu07.data 135555.666667                       # average WriteReq mshr miss latency
system.cpu07.dcache.WriteReq_avg_mshr_miss_latency::total 135555.666667                       # average WriteReq mshr miss latency
system.cpu07.dcache.SoftPFReq_avg_mshr_miss_latency::cpu07.data 11750.500000                       # average SoftPFReq mshr miss latency
system.cpu07.dcache.SoftPFReq_avg_mshr_miss_latency::total 11750.500000                       # average SoftPFReq mshr miss latency
system.cpu07.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu07.data 19250.600000                       # average LoadLockedReq mshr miss latency
system.cpu07.dcache.LoadLockedReq_avg_mshr_miss_latency::total 19250.600000                       # average LoadLockedReq mshr miss latency
system.cpu07.dcache.StoreCondReq_avg_mshr_miss_latency::cpu07.data         5700                       # average StoreCondReq mshr miss latency
system.cpu07.dcache.StoreCondReq_avg_mshr_miss_latency::total         5700                       # average StoreCondReq mshr miss latency
system.cpu07.dcache.StoreCondFailReq_avg_mshr_miss_latency::cpu07.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu07.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu07.dcache.demand_avg_mshr_miss_latency::cpu07.data 69713.729167                       # average overall mshr miss latency
system.cpu07.dcache.demand_avg_mshr_miss_latency::total 69713.729167                       # average overall mshr miss latency
system.cpu07.dcache.overall_avg_mshr_miss_latency::cpu07.data 67395.200000                       # average overall mshr miss latency
system.cpu07.dcache.overall_avg_mshr_miss_latency::total 67395.200000                       # average overall mshr miss latency
system.cpu07.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu07.icache.tags.replacements               0                       # number of replacements
system.cpu07.icache.tags.tagsinuse           9.126387                       # Cycle average of tags in use
system.cpu07.icache.tags.total_refs              1119                       # Total number of references to valid blocks.
system.cpu07.icache.tags.sampled_refs              52                       # Sample count of references to valid blocks.
system.cpu07.icache.tags.avg_refs           21.519231                       # Average number of references to valid blocks.
system.cpu07.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu07.icache.tags.occ_blocks::cpu07.inst     9.126387                       # Average occupied blocks per requestor
system.cpu07.icache.tags.occ_percent::cpu07.inst     0.017825                       # Average percentage of cache occupancy
system.cpu07.icache.tags.occ_percent::total     0.017825                       # Average percentage of cache occupancy
system.cpu07.icache.tags.occ_task_id_blocks::1024           52                       # Occupied blocks per task id
system.cpu07.icache.tags.age_task_id_blocks_1024::0           52                       # Occupied blocks per task id
system.cpu07.icache.tags.occ_task_id_percent::1024     0.101562                       # Percentage of cache occupancy per task id
system.cpu07.icache.tags.tag_accesses            2440                       # Number of tag accesses
system.cpu07.icache.tags.data_accesses           2440                       # Number of data accesses
system.cpu07.icache.ReadReq_hits::cpu07.inst         1119                       # number of ReadReq hits
system.cpu07.icache.ReadReq_hits::total          1119                       # number of ReadReq hits
system.cpu07.icache.demand_hits::cpu07.inst         1119                       # number of demand (read+write) hits
system.cpu07.icache.demand_hits::total           1119                       # number of demand (read+write) hits
system.cpu07.icache.overall_hits::cpu07.inst         1119                       # number of overall hits
system.cpu07.icache.overall_hits::total          1119                       # number of overall hits
system.cpu07.icache.ReadReq_misses::cpu07.inst           75                       # number of ReadReq misses
system.cpu07.icache.ReadReq_misses::total           75                       # number of ReadReq misses
system.cpu07.icache.demand_misses::cpu07.inst           75                       # number of demand (read+write) misses
system.cpu07.icache.demand_misses::total           75                       # number of demand (read+write) misses
system.cpu07.icache.overall_misses::cpu07.inst           75                       # number of overall misses
system.cpu07.icache.overall_misses::total           75                       # number of overall misses
system.cpu07.icache.ReadReq_miss_latency::cpu07.inst      7397750                       # number of ReadReq miss cycles
system.cpu07.icache.ReadReq_miss_latency::total      7397750                       # number of ReadReq miss cycles
system.cpu07.icache.demand_miss_latency::cpu07.inst      7397750                       # number of demand (read+write) miss cycles
system.cpu07.icache.demand_miss_latency::total      7397750                       # number of demand (read+write) miss cycles
system.cpu07.icache.overall_miss_latency::cpu07.inst      7397750                       # number of overall miss cycles
system.cpu07.icache.overall_miss_latency::total      7397750                       # number of overall miss cycles
system.cpu07.icache.ReadReq_accesses::cpu07.inst         1194                       # number of ReadReq accesses(hits+misses)
system.cpu07.icache.ReadReq_accesses::total         1194                       # number of ReadReq accesses(hits+misses)
system.cpu07.icache.demand_accesses::cpu07.inst         1194                       # number of demand (read+write) accesses
system.cpu07.icache.demand_accesses::total         1194                       # number of demand (read+write) accesses
system.cpu07.icache.overall_accesses::cpu07.inst         1194                       # number of overall (read+write) accesses
system.cpu07.icache.overall_accesses::total         1194                       # number of overall (read+write) accesses
system.cpu07.icache.ReadReq_miss_rate::cpu07.inst     0.062814                       # miss rate for ReadReq accesses
system.cpu07.icache.ReadReq_miss_rate::total     0.062814                       # miss rate for ReadReq accesses
system.cpu07.icache.demand_miss_rate::cpu07.inst     0.062814                       # miss rate for demand accesses
system.cpu07.icache.demand_miss_rate::total     0.062814                       # miss rate for demand accesses
system.cpu07.icache.overall_miss_rate::cpu07.inst     0.062814                       # miss rate for overall accesses
system.cpu07.icache.overall_miss_rate::total     0.062814                       # miss rate for overall accesses
system.cpu07.icache.ReadReq_avg_miss_latency::cpu07.inst 98636.666667                       # average ReadReq miss latency
system.cpu07.icache.ReadReq_avg_miss_latency::total 98636.666667                       # average ReadReq miss latency
system.cpu07.icache.demand_avg_miss_latency::cpu07.inst 98636.666667                       # average overall miss latency
system.cpu07.icache.demand_avg_miss_latency::total 98636.666667                       # average overall miss latency
system.cpu07.icache.overall_avg_miss_latency::cpu07.inst 98636.666667                       # average overall miss latency
system.cpu07.icache.overall_avg_miss_latency::total 98636.666667                       # average overall miss latency
system.cpu07.icache.blocked_cycles::no_mshrs          182                       # number of cycles access was blocked
system.cpu07.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu07.icache.blocked::no_mshrs               1                       # number of cycles access was blocked
system.cpu07.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu07.icache.avg_blocked_cycles::no_mshrs          182                       # average number of cycles each access was blocked
system.cpu07.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu07.icache.fast_writes                     0                       # number of fast writes performed
system.cpu07.icache.cache_copies                    0                       # number of cache copies performed
system.cpu07.icache.ReadReq_mshr_hits::cpu07.inst           23                       # number of ReadReq MSHR hits
system.cpu07.icache.ReadReq_mshr_hits::total           23                       # number of ReadReq MSHR hits
system.cpu07.icache.demand_mshr_hits::cpu07.inst           23                       # number of demand (read+write) MSHR hits
system.cpu07.icache.demand_mshr_hits::total           23                       # number of demand (read+write) MSHR hits
system.cpu07.icache.overall_mshr_hits::cpu07.inst           23                       # number of overall MSHR hits
system.cpu07.icache.overall_mshr_hits::total           23                       # number of overall MSHR hits
system.cpu07.icache.ReadReq_mshr_misses::cpu07.inst           52                       # number of ReadReq MSHR misses
system.cpu07.icache.ReadReq_mshr_misses::total           52                       # number of ReadReq MSHR misses
system.cpu07.icache.demand_mshr_misses::cpu07.inst           52                       # number of demand (read+write) MSHR misses
system.cpu07.icache.demand_mshr_misses::total           52                       # number of demand (read+write) MSHR misses
system.cpu07.icache.overall_mshr_misses::cpu07.inst           52                       # number of overall MSHR misses
system.cpu07.icache.overall_mshr_misses::total           52                       # number of overall MSHR misses
system.cpu07.icache.ReadReq_mshr_miss_latency::cpu07.inst      5597250                       # number of ReadReq MSHR miss cycles
system.cpu07.icache.ReadReq_mshr_miss_latency::total      5597250                       # number of ReadReq MSHR miss cycles
system.cpu07.icache.demand_mshr_miss_latency::cpu07.inst      5597250                       # number of demand (read+write) MSHR miss cycles
system.cpu07.icache.demand_mshr_miss_latency::total      5597250                       # number of demand (read+write) MSHR miss cycles
system.cpu07.icache.overall_mshr_miss_latency::cpu07.inst      5597250                       # number of overall MSHR miss cycles
system.cpu07.icache.overall_mshr_miss_latency::total      5597250                       # number of overall MSHR miss cycles
system.cpu07.icache.ReadReq_mshr_miss_rate::cpu07.inst     0.043551                       # mshr miss rate for ReadReq accesses
system.cpu07.icache.ReadReq_mshr_miss_rate::total     0.043551                       # mshr miss rate for ReadReq accesses
system.cpu07.icache.demand_mshr_miss_rate::cpu07.inst     0.043551                       # mshr miss rate for demand accesses
system.cpu07.icache.demand_mshr_miss_rate::total     0.043551                       # mshr miss rate for demand accesses
system.cpu07.icache.overall_mshr_miss_rate::cpu07.inst     0.043551                       # mshr miss rate for overall accesses
system.cpu07.icache.overall_mshr_miss_rate::total     0.043551                       # mshr miss rate for overall accesses
system.cpu07.icache.ReadReq_avg_mshr_miss_latency::cpu07.inst 107639.423077                       # average ReadReq mshr miss latency
system.cpu07.icache.ReadReq_avg_mshr_miss_latency::total 107639.423077                       # average ReadReq mshr miss latency
system.cpu07.icache.demand_avg_mshr_miss_latency::cpu07.inst 107639.423077                       # average overall mshr miss latency
system.cpu07.icache.demand_avg_mshr_miss_latency::total 107639.423077                       # average overall mshr miss latency
system.cpu07.icache.overall_avg_mshr_miss_latency::cpu07.inst 107639.423077                       # average overall mshr miss latency
system.cpu07.icache.overall_avg_mshr_miss_latency::total 107639.423077                       # average overall mshr miss latency
system.cpu07.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu08.branchPred.lookups                 10392                       # Number of BP lookups
system.cpu08.branchPred.condPredicted            9814                       # Number of conditional branches predicted
system.cpu08.branchPred.condIncorrect             127                       # Number of conditional branches incorrect
system.cpu08.branchPred.BTBLookups              10076                       # Number of BTB lookups
system.cpu08.branchPred.BTBHits                  5195                       # Number of BTB hits
system.cpu08.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu08.branchPred.BTBHitPct           51.558158                       # BTB Hit Percentage
system.cpu08.branchPred.usedRAS                   250                       # Number of times the RAS was used to get a target.
system.cpu08.branchPred.RASInCorrect                1                       # Number of incorrect RAS predictions.
system.cpu08.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu08.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu08.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu08.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu08.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu08.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu08.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu08.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu08.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu08.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu08.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu08.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu08.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu08.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu08.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu08.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu08.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu08.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu08.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu08.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu08.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu08.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu08.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu08.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu08.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu08.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu08.dstage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu08.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu08.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu08.dtb.walker.walks                       0                       # Table walker walks requested
system.cpu08.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu08.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu08.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu08.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu08.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu08.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu08.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu08.dtb.inst_hits                          0                       # ITB inst hits
system.cpu08.dtb.inst_misses                        0                       # ITB inst misses
system.cpu08.dtb.read_hits                          0                       # DTB read hits
system.cpu08.dtb.read_misses                        0                       # DTB read misses
system.cpu08.dtb.write_hits                         0                       # DTB write hits
system.cpu08.dtb.write_misses                       0                       # DTB write misses
system.cpu08.dtb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu08.dtb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu08.dtb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu08.dtb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu08.dtb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu08.dtb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu08.dtb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu08.dtb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu08.dtb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu08.dtb.read_accesses                      0                       # DTB read accesses
system.cpu08.dtb.write_accesses                     0                       # DTB write accesses
system.cpu08.dtb.inst_accesses                      0                       # ITB inst accesses
system.cpu08.dtb.hits                               0                       # DTB hits
system.cpu08.dtb.misses                             0                       # DTB misses
system.cpu08.dtb.accesses                           0                       # DTB accesses
system.cpu08.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu08.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu08.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu08.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu08.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu08.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu08.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu08.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu08.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu08.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu08.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu08.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu08.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu08.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu08.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu08.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu08.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu08.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu08.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu08.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu08.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu08.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu08.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu08.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu08.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu08.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu08.istage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu08.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu08.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu08.itb.walker.walks                       0                       # Table walker walks requested
system.cpu08.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu08.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu08.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu08.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu08.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu08.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu08.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu08.itb.inst_hits                          0                       # ITB inst hits
system.cpu08.itb.inst_misses                        0                       # ITB inst misses
system.cpu08.itb.read_hits                          0                       # DTB read hits
system.cpu08.itb.read_misses                        0                       # DTB read misses
system.cpu08.itb.write_hits                         0                       # DTB write hits
system.cpu08.itb.write_misses                       0                       # DTB write misses
system.cpu08.itb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu08.itb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu08.itb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu08.itb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu08.itb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu08.itb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu08.itb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu08.itb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu08.itb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu08.itb.read_accesses                      0                       # DTB read accesses
system.cpu08.itb.write_accesses                     0                       # DTB write accesses
system.cpu08.itb.inst_accesses                      0                       # ITB inst accesses
system.cpu08.itb.hits                               0                       # DTB hits
system.cpu08.itb.misses                             0                       # DTB misses
system.cpu08.itb.accesses                           0                       # DTB accesses
system.cpu08.numCycles                          19522                       # number of cpu cycles simulated
system.cpu08.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu08.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu08.fetch.icacheStallCycles             2520                       # Number of cycles fetch is stalled on an Icache miss
system.cpu08.fetch.Insts                        42547                       # Number of instructions fetch has processed
system.cpu08.fetch.Branches                     10392                       # Number of branches that fetch encountered
system.cpu08.fetch.predictedBranches             5445                       # Number of branches that fetch has predicted taken
system.cpu08.fetch.Cycles                       11606                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu08.fetch.SquashCycles                   343                       # Number of cycles fetch has spent squashing
system.cpu08.fetch.MiscStallCycles                  2                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu08.fetch.NoActiveThreadStallCycles            1                       # Number of stall cycles due to no active thread to fetch from
system.cpu08.fetch.PendingTrapStallCycles            6                       # Number of stall cycles due to pending traps
system.cpu08.fetch.IcacheWaitRetryStallCycles           13                       # Number of stall cycles due to full MSHR
system.cpu08.fetch.CacheLines                     973                       # Number of cache lines fetched
system.cpu08.fetch.IcacheSquashes                  54                       # Number of outstanding Icache misses that were squashed
system.cpu08.fetch.rateDist::samples            14319                       # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.rateDist::mean            3.131643                       # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.rateDist::stdev           3.781898                       # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.rateDist::0                   8133     56.80%     56.80% # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.rateDist::1                    209      1.46%     58.26% # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.rateDist::2                     73      0.51%     58.77% # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.rateDist::3                    230      1.61%     60.37% # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.rateDist::4                    157      1.10%     61.47% # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.rateDist::5                    208      1.45%     62.92% # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.rateDist::6                    151      1.05%     63.98% # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.rateDist::7                     41      0.29%     64.26% # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.rateDist::8                   5117     35.74%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.rateDist::max_value              8                       # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.rateDist::total              14319                       # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.branchRate                0.532323                       # Number of branch fetches per cycle
system.cpu08.fetch.rate                      2.179439                       # Number of inst fetches per cycle
system.cpu08.decode.IdleCycles                   3313                       # Number of cycles decode is idle
system.cpu08.decode.BlockedCycles                5335                       # Number of cycles decode is blocked
system.cpu08.decode.RunCycles                    1971                       # Number of cycles decode is running
system.cpu08.decode.UnblockCycles                3556                       # Number of cycles decode is unblocking
system.cpu08.decode.SquashCycles                  143                       # Number of cycles decode is squashing
system.cpu08.decode.BranchResolved                267                       # Number of times decode resolved a branch
system.cpu08.decode.BranchMispred                  28                       # Number of times decode detected a branch misprediction
system.cpu08.decode.DecodedInsts                41553                       # Number of instructions handled by decode
system.cpu08.decode.SquashedInsts                 109                       # Number of squashed instructions handled by decode
system.cpu08.rename.SquashCycles                  143                       # Number of cycles rename is squashing
system.cpu08.rename.IdleCycles                   3718                       # Number of cycles rename is idle
system.cpu08.rename.BlockCycles                   499                       # Number of cycles rename is blocking
system.cpu08.rename.serializeStallCycles         2363                       # count of cycles rename stalled for serializing inst
system.cpu08.rename.RunCycles                    5081                       # Number of cycles rename is running
system.cpu08.rename.UnblockCycles                2514                       # Number of cycles rename is unblocking
system.cpu08.rename.RenamedInsts                40774                       # Number of instructions processed by rename
system.cpu08.rename.ROBFullEvents                   5                       # Number of times rename has blocked due to ROB full
system.cpu08.rename.IQFullEvents                 2189                       # Number of times rename has blocked due to IQ full
system.cpu08.rename.RenamedOperands             71748                       # Number of destination operands rename has renamed
system.cpu08.rename.RenameLookups              197684                       # Number of register rename lookups that rename has made
system.cpu08.rename.int_rename_lookups          54711                       # Number of integer rename lookups
system.cpu08.rename.CommittedMaps               64614                       # Number of HB maps that are committed
system.cpu08.rename.UndoneMaps                   7130                       # Number of HB maps that are undone due to squashing
system.cpu08.rename.serializingInsts               63                       # count of serializing insts renamed
system.cpu08.rename.tempSerializingInsts           63                       # count of temporary serializing insts renamed
system.cpu08.rename.skidInsts                    6900                       # count of insts added to the skid buffer
system.cpu08.memDep0.insertedLoads               5579                       # Number of loads inserted to the mem dependence unit.
system.cpu08.memDep0.insertedStores              1088                       # Number of stores inserted to the mem dependence unit.
system.cpu08.memDep0.conflictingLoads             451                       # Number of conflicting loads.
system.cpu08.memDep0.conflictingStores            507                       # Number of conflicting stores.
system.cpu08.iq.iqInstsAdded                    40160                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu08.iq.iqNonSpecInstsAdded               106                       # Number of non-speculative instructions added to the IQ
system.cpu08.iq.iqInstsIssued                   37789                       # Number of instructions issued
system.cpu08.iq.iqSquashedInstsIssued             337                       # Number of squashed instructions issued
system.cpu08.iq.iqSquashedInstsExamined          4026                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu08.iq.iqSquashedOperandsExamined        13036                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu08.iq.iqSquashedNonSpecRemoved           11                       # Number of squashed non-spec instructions that were removed
system.cpu08.iq.issued_per_cycle::samples        14319                       # Number of insts issued each cycle
system.cpu08.iq.issued_per_cycle::mean       2.639081                       # Number of insts issued each cycle
system.cpu08.iq.issued_per_cycle::stdev      1.828534                       # Number of insts issued each cycle
system.cpu08.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu08.iq.issued_per_cycle::0              4261     29.76%     29.76% # Number of insts issued each cycle
system.cpu08.iq.issued_per_cycle::1               500      3.49%     33.25% # Number of insts issued each cycle
system.cpu08.iq.issued_per_cycle::2               387      2.70%     35.95% # Number of insts issued each cycle
system.cpu08.iq.issued_per_cycle::3               169      1.18%     37.13% # Number of insts issued each cycle
system.cpu08.iq.issued_per_cycle::4              9002     62.87%    100.00% # Number of insts issued each cycle
system.cpu08.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu08.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu08.iq.issued_per_cycle::max_value            4                       # Number of insts issued each cycle
system.cpu08.iq.issued_per_cycle::total         14319                       # Number of insts issued each cycle
system.cpu08.iq.fu_full::No_OpClass                 0                       # attempts to use FU when none available
system.cpu08.iq.fu_full::IntAlu                     0                       # attempts to use FU when none available
system.cpu08.iq.fu_full::IntMult                    0                       # attempts to use FU when none available
system.cpu08.iq.fu_full::IntDiv                     0                       # attempts to use FU when none available
system.cpu08.iq.fu_full::FloatAdd                   0                       # attempts to use FU when none available
system.cpu08.iq.fu_full::FloatCmp                   0                       # attempts to use FU when none available
system.cpu08.iq.fu_full::FloatCvt                   0                       # attempts to use FU when none available
system.cpu08.iq.fu_full::FloatMult                  0                       # attempts to use FU when none available
system.cpu08.iq.fu_full::FloatDiv                   0                       # attempts to use FU when none available
system.cpu08.iq.fu_full::FloatSqrt                  0                       # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdAdd                    0                       # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdAddAcc                 0                       # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdAlu                    0                       # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdCmp                    0                       # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdCvt                    0                       # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdMisc                   0                       # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdMult                   0                       # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdMultAcc                0                       # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdShift                  0                       # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdShiftAcc               0                       # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdSqrt                   0                       # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdFloatAdd               0                       # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdFloatAlu               0                       # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdFloatCmp               0                       # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdFloatCvt               0                       # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdFloatDiv               0                       # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdFloatMisc              0                       # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdFloatMult              0                       # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdFloatSqrt              0                       # attempts to use FU when none available
system.cpu08.iq.fu_full::MemRead                    0                       # attempts to use FU when none available
system.cpu08.iq.fu_full::MemWrite                   0                       # attempts to use FU when none available
system.cpu08.iq.fu_full::IprAccess                  0                       # attempts to use FU when none available
system.cpu08.iq.fu_full::InstPrefetch               0                       # attempts to use FU when none available
system.cpu08.iq.FU_type_0::No_OpClass               0      0.00%      0.00% # Type of FU issued
system.cpu08.iq.FU_type_0::IntAlu               31505     83.37%     83.37% # Type of FU issued
system.cpu08.iq.FU_type_0::IntMult                  3      0.01%     83.38% # Type of FU issued
system.cpu08.iq.FU_type_0::IntDiv                   0      0.00%     83.38% # Type of FU issued
system.cpu08.iq.FU_type_0::FloatAdd                 0      0.00%     83.38% # Type of FU issued
system.cpu08.iq.FU_type_0::FloatCmp                 0      0.00%     83.38% # Type of FU issued
system.cpu08.iq.FU_type_0::FloatCvt                 0      0.00%     83.38% # Type of FU issued
system.cpu08.iq.FU_type_0::FloatMult                0      0.00%     83.38% # Type of FU issued
system.cpu08.iq.FU_type_0::FloatDiv                 0      0.00%     83.38% # Type of FU issued
system.cpu08.iq.FU_type_0::FloatSqrt                0      0.00%     83.38% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdAdd                  0      0.00%     83.38% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdAddAcc               0      0.00%     83.38% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdAlu                  0      0.00%     83.38% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdCmp                  0      0.00%     83.38% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdCvt                  0      0.00%     83.38% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdMisc                 0      0.00%     83.38% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdMult                 0      0.00%     83.38% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdMultAcc              0      0.00%     83.38% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdShift                0      0.00%     83.38% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdShiftAcc             0      0.00%     83.38% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdSqrt                 0      0.00%     83.38% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdFloatAdd             0      0.00%     83.38% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdFloatAlu             0      0.00%     83.38% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdFloatCmp             0      0.00%     83.38% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdFloatCvt             0      0.00%     83.38% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdFloatDiv             0      0.00%     83.38% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdFloatMisc            0      0.00%     83.38% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdFloatMult            0      0.00%     83.38% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     83.38% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdFloatSqrt            0      0.00%     83.38% # Type of FU issued
system.cpu08.iq.FU_type_0::MemRead               5372     14.22%     97.59% # Type of FU issued
system.cpu08.iq.FU_type_0::MemWrite               909      2.41%    100.00% # Type of FU issued
system.cpu08.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu08.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu08.iq.FU_type_0::total                37789                       # Type of FU issued
system.cpu08.iq.rate                         1.935714                       # Inst issue rate
system.cpu08.iq.fu_busy_cnt                         0                       # FU busy when requested
system.cpu08.iq.fu_busy_rate                        0                       # FU busy rate (busy events/executed inst)
system.cpu08.iq.int_inst_queue_reads            90234                       # Number of integer instruction queue reads
system.cpu08.iq.int_inst_queue_writes           44297                       # Number of integer instruction queue writes
system.cpu08.iq.int_inst_queue_wakeup_accesses        37518                       # Number of integer instruction queue wakeup accesses
system.cpu08.iq.fp_inst_queue_reads                 0                       # Number of floating instruction queue reads
system.cpu08.iq.fp_inst_queue_writes                0                       # Number of floating instruction queue writes
system.cpu08.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu08.iq.int_alu_accesses                37789                       # Number of integer alu accesses
system.cpu08.iq.fp_alu_accesses                     0                       # Number of floating point alu accesses
system.cpu08.iew.lsq.thread0.forwLoads              7                       # Number of loads that had data forwarded from stores
system.cpu08.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu08.iew.lsq.thread0.squashedLoads          569                       # Number of loads squashed
system.cpu08.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu08.iew.lsq.thread0.memOrderViolation            5                       # Number of memory ordering violations
system.cpu08.iew.lsq.thread0.squashedStores          283                       # Number of stores squashed
system.cpu08.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu08.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu08.iew.lsq.thread0.rescheduledLoads           50                       # Number of loads that were rescheduled
system.cpu08.iew.lsq.thread0.cacheBlocked           29                       # Number of times an access to memory failed due to the cache being blocked
system.cpu08.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu08.iew.iewSquashCycles                  143                       # Number of cycles IEW is squashing
system.cpu08.iew.iewBlockCycles                   423                       # Number of cycles IEW is blocking
system.cpu08.iew.iewUnblockCycles                   0                       # Number of cycles IEW is unblocking
system.cpu08.iew.iewDispatchedInsts             40269                       # Number of instructions dispatched to IQ
system.cpu08.iew.iewDispSquashedInsts              24                       # Number of squashed instructions skipped by dispatch
system.cpu08.iew.iewDispLoadInsts                5579                       # Number of dispatched load instructions
system.cpu08.iew.iewDispStoreInsts               1088                       # Number of dispatched store instructions
system.cpu08.iew.iewDispNonSpecInsts               51                       # Number of dispatched non-speculative instructions
system.cpu08.iew.iewIQFullEvents                    0                       # Number of times the IQ has become full, causing a stall
system.cpu08.iew.iewLSQFullEvents                   0                       # Number of times the LSQ has become full, causing a stall
system.cpu08.iew.memOrderViolationEvents            5                       # Number of memory order violations
system.cpu08.iew.predictedTakenIncorrect           44                       # Number of branches that were predicted taken incorrectly
system.cpu08.iew.predictedNotTakenIncorrect           57                       # Number of branches that were predicted not taken incorrectly
system.cpu08.iew.branchMispredicts                101                       # Number of branch mispredicts detected at execute
system.cpu08.iew.iewExecutedInsts               37725                       # Number of executed instructions
system.cpu08.iew.iewExecLoadInsts                5350                       # Number of load instructions executed
system.cpu08.iew.iewExecSquashedInsts              64                       # Number of squashed instructions skipped in execute
system.cpu08.iew.exec_swp                           0                       # number of swp insts executed
system.cpu08.iew.exec_nop                           3                       # number of nop insts executed
system.cpu08.iew.exec_refs                       6230                       # number of memory reference insts executed
system.cpu08.iew.exec_branches                   8841                       # Number of branches executed
system.cpu08.iew.exec_stores                      880                       # Number of stores executed
system.cpu08.iew.exec_rate                   1.932435                       # Inst execution rate
system.cpu08.iew.wb_sent                        37573                       # cumulative count of insts sent to commit
system.cpu08.iew.wb_count                       37518                       # cumulative count of insts written-back
system.cpu08.iew.wb_producers                   26720                       # num instructions producing a value
system.cpu08.iew.wb_consumers                   54360                       # num instructions consuming a value
system.cpu08.iew.wb_penalized                       0                       # number of instrctions required to write to 'other' IQ
system.cpu08.iew.wb_rate                     1.921832                       # insts written-back per cycle
system.cpu08.iew.wb_fanout                   0.491538                       # average fanout of values written-back
system.cpu08.iew.wb_penalized_rate                  0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu08.commit.commitSquashedInsts          3967                       # The number of squashed insts skipped by commit
system.cpu08.commit.commitNonSpecStalls            95                       # The number of times commit has been forced to stall to communicate backwards
system.cpu08.commit.branchMispredicts              99                       # The number of times a branch was mispredicted
system.cpu08.commit.committed_per_cycle::samples        13752                       # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::mean     2.635253                       # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::stdev     2.560566                       # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::0         4592     33.39%     33.39% # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::1         1787     12.99%     46.39% # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::2          185      1.35%     47.73% # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::3         2781     20.22%     67.95% # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::4           90      0.65%     68.61% # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::5         2892     21.03%     89.64% # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::6          182      1.32%     90.96% # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::7          116      0.84%     91.80% # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::8         1127      8.20%    100.00% # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::total        13752                       # Number of insts commited each cycle
system.cpu08.commit.committedInsts              34976                       # Number of instructions committed
system.cpu08.commit.committedOps                36240                       # Number of ops (including micro ops) committed
system.cpu08.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu08.commit.refs                         5815                       # Number of memory references committed
system.cpu08.commit.loads                        5010                       # Number of loads committed
system.cpu08.commit.membars                        49                       # Number of memory barriers committed
system.cpu08.commit.branches                     8607                       # Number of branches committed
system.cpu08.commit.fp_insts                        0                       # Number of committed floating point instructions.
system.cpu08.commit.int_insts                   27854                       # Number of committed integer instructions.
system.cpu08.commit.function_calls                135                       # Number of function calls committed.
system.cpu08.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu08.commit.op_class_0::IntAlu          30423     83.95%     83.95% # Class of committed instruction
system.cpu08.commit.op_class_0::IntMult             2      0.01%     83.95% # Class of committed instruction
system.cpu08.commit.op_class_0::IntDiv              0      0.00%     83.95% # Class of committed instruction
system.cpu08.commit.op_class_0::FloatAdd            0      0.00%     83.95% # Class of committed instruction
system.cpu08.commit.op_class_0::FloatCmp            0      0.00%     83.95% # Class of committed instruction
system.cpu08.commit.op_class_0::FloatCvt            0      0.00%     83.95% # Class of committed instruction
system.cpu08.commit.op_class_0::FloatMult            0      0.00%     83.95% # Class of committed instruction
system.cpu08.commit.op_class_0::FloatDiv            0      0.00%     83.95% # Class of committed instruction
system.cpu08.commit.op_class_0::FloatSqrt            0      0.00%     83.95% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdAdd             0      0.00%     83.95% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdAddAcc            0      0.00%     83.95% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdAlu             0      0.00%     83.95% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdCmp             0      0.00%     83.95% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdCvt             0      0.00%     83.95% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdMisc            0      0.00%     83.95% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdMult            0      0.00%     83.95% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdMultAcc            0      0.00%     83.95% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdShift            0      0.00%     83.95% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdShiftAcc            0      0.00%     83.95% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdSqrt            0      0.00%     83.95% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdFloatAdd            0      0.00%     83.95% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdFloatAlu            0      0.00%     83.95% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdFloatCmp            0      0.00%     83.95% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdFloatCvt            0      0.00%     83.95% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdFloatDiv            0      0.00%     83.95% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdFloatMisc            0      0.00%     83.95% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdFloatMult            0      0.00%     83.95% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdFloatMultAcc            0      0.00%     83.95% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdFloatSqrt            0      0.00%     83.95% # Class of committed instruction
system.cpu08.commit.op_class_0::MemRead          5010     13.82%     97.78% # Class of committed instruction
system.cpu08.commit.op_class_0::MemWrite          805      2.22%    100.00% # Class of committed instruction
system.cpu08.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu08.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu08.commit.op_class_0::total           36240                       # Class of committed instruction
system.cpu08.commit.bw_lim_events                1127                       # number cycles where commit BW limit reached
system.cpu08.rob.rob_reads                      52299                       # The number of ROB reads
system.cpu08.rob.rob_writes                     81051                       # The number of ROB writes
system.cpu08.timesIdled                            40                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu08.idleCycles                          5203                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu08.quiesceCycles                      63537                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu08.committedInsts                     34976                       # Number of Instructions Simulated
system.cpu08.committedOps                       36240                       # Number of Ops (including micro ops) Simulated
system.cpu08.cpi                             0.558154                       # CPI: Cycles Per Instruction
system.cpu08.cpi_total                       0.558154                       # CPI: Total CPI of All Threads
system.cpu08.ipc                             1.791620                       # IPC: Instructions Per Cycle
system.cpu08.ipc_total                       1.791620                       # IPC: Total IPC of All Threads
system.cpu08.int_regfile_reads                  50328                       # number of integer regfile reads
system.cpu08.int_regfile_writes                 15804                       # number of integer regfile writes
system.cpu08.fp_regfile_writes                    160                       # number of floating regfile writes
system.cpu08.cc_regfile_reads                  128769                       # number of cc regfile reads
system.cpu08.cc_regfile_writes                  50970                       # number of cc regfile writes
system.cpu08.misc_regfile_reads                  6952                       # number of misc regfile reads
system.cpu08.misc_regfile_writes                   22                       # number of misc regfile writes
system.cpu08.dcache.tags.replacements               0                       # number of replacements
system.cpu08.dcache.tags.tagsinuse           5.205704                       # Cycle average of tags in use
system.cpu08.dcache.tags.total_refs              5979                       # Total number of references to valid blocks.
system.cpu08.dcache.tags.sampled_refs              26                       # Sample count of references to valid blocks.
system.cpu08.dcache.tags.avg_refs          229.961538                       # Average number of references to valid blocks.
system.cpu08.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu08.dcache.tags.occ_blocks::cpu08.data     5.205704                       # Average occupied blocks per requestor
system.cpu08.dcache.tags.occ_percent::cpu08.data     0.005084                       # Average percentage of cache occupancy
system.cpu08.dcache.tags.occ_percent::total     0.005084                       # Average percentage of cache occupancy
system.cpu08.dcache.tags.occ_task_id_blocks::1024           26                       # Occupied blocks per task id
system.cpu08.dcache.tags.age_task_id_blocks_1024::0           26                       # Occupied blocks per task id
system.cpu08.dcache.tags.occ_task_id_percent::1024     0.025391                       # Percentage of cache occupancy per task id
system.cpu08.dcache.tags.tag_accesses           12161                       # Number of tag accesses
system.cpu08.dcache.tags.data_accesses          12161                       # Number of data accesses
system.cpu08.dcache.ReadReq_hits::cpu08.data         5199                       # number of ReadReq hits
system.cpu08.dcache.ReadReq_hits::total          5199                       # number of ReadReq hits
system.cpu08.dcache.WriteReq_hits::cpu08.data          778                       # number of WriteReq hits
system.cpu08.dcache.WriteReq_hits::total          778                       # number of WriteReq hits
system.cpu08.dcache.SoftPFReq_hits::cpu08.data            2                       # number of SoftPFReq hits
system.cpu08.dcache.SoftPFReq_hits::total            2                       # number of SoftPFReq hits
system.cpu08.dcache.demand_hits::cpu08.data         5977                       # number of demand (read+write) hits
system.cpu08.dcache.demand_hits::total           5977                       # number of demand (read+write) hits
system.cpu08.dcache.overall_hits::cpu08.data         5979                       # number of overall hits
system.cpu08.dcache.overall_hits::total          5979                       # number of overall hits
system.cpu08.dcache.ReadReq_misses::cpu08.data           50                       # number of ReadReq misses
system.cpu08.dcache.ReadReq_misses::total           50                       # number of ReadReq misses
system.cpu08.dcache.WriteReq_misses::cpu08.data           19                       # number of WriteReq misses
system.cpu08.dcache.WriteReq_misses::total           19                       # number of WriteReq misses
system.cpu08.dcache.SoftPFReq_misses::cpu08.data            3                       # number of SoftPFReq misses
system.cpu08.dcache.SoftPFReq_misses::total            3                       # number of SoftPFReq misses
system.cpu08.dcache.LoadLockedReq_misses::cpu08.data            6                       # number of LoadLockedReq misses
system.cpu08.dcache.LoadLockedReq_misses::total            6                       # number of LoadLockedReq misses
system.cpu08.dcache.StoreCondReq_misses::cpu08.data            3                       # number of StoreCondReq misses
system.cpu08.dcache.StoreCondReq_misses::total            3                       # number of StoreCondReq misses
system.cpu08.dcache.demand_misses::cpu08.data           69                       # number of demand (read+write) misses
system.cpu08.dcache.demand_misses::total           69                       # number of demand (read+write) misses
system.cpu08.dcache.overall_misses::cpu08.data           72                       # number of overall misses
system.cpu08.dcache.overall_misses::total           72                       # number of overall misses
system.cpu08.dcache.ReadReq_miss_latency::cpu08.data      4359745                       # number of ReadReq miss cycles
system.cpu08.dcache.ReadReq_miss_latency::total      4359745                       # number of ReadReq miss cycles
system.cpu08.dcache.WriteReq_miss_latency::cpu08.data      2814000                       # number of WriteReq miss cycles
system.cpu08.dcache.WriteReq_miss_latency::total      2814000                       # number of WriteReq miss cycles
system.cpu08.dcache.LoadLockedReq_miss_latency::cpu08.data       154501                       # number of LoadLockedReq miss cycles
system.cpu08.dcache.LoadLockedReq_miss_latency::total       154501                       # number of LoadLockedReq miss cycles
system.cpu08.dcache.StoreCondReq_miss_latency::cpu08.data        37500                       # number of StoreCondReq miss cycles
system.cpu08.dcache.StoreCondReq_miss_latency::total        37500                       # number of StoreCondReq miss cycles
system.cpu08.dcache.demand_miss_latency::cpu08.data      7173745                       # number of demand (read+write) miss cycles
system.cpu08.dcache.demand_miss_latency::total      7173745                       # number of demand (read+write) miss cycles
system.cpu08.dcache.overall_miss_latency::cpu08.data      7173745                       # number of overall miss cycles
system.cpu08.dcache.overall_miss_latency::total      7173745                       # number of overall miss cycles
system.cpu08.dcache.ReadReq_accesses::cpu08.data         5249                       # number of ReadReq accesses(hits+misses)
system.cpu08.dcache.ReadReq_accesses::total         5249                       # number of ReadReq accesses(hits+misses)
system.cpu08.dcache.WriteReq_accesses::cpu08.data          797                       # number of WriteReq accesses(hits+misses)
system.cpu08.dcache.WriteReq_accesses::total          797                       # number of WriteReq accesses(hits+misses)
system.cpu08.dcache.SoftPFReq_accesses::cpu08.data            5                       # number of SoftPFReq accesses(hits+misses)
system.cpu08.dcache.SoftPFReq_accesses::total            5                       # number of SoftPFReq accesses(hits+misses)
system.cpu08.dcache.LoadLockedReq_accesses::cpu08.data            6                       # number of LoadLockedReq accesses(hits+misses)
system.cpu08.dcache.LoadLockedReq_accesses::total            6                       # number of LoadLockedReq accesses(hits+misses)
system.cpu08.dcache.StoreCondReq_accesses::cpu08.data            3                       # number of StoreCondReq accesses(hits+misses)
system.cpu08.dcache.StoreCondReq_accesses::total            3                       # number of StoreCondReq accesses(hits+misses)
system.cpu08.dcache.demand_accesses::cpu08.data         6046                       # number of demand (read+write) accesses
system.cpu08.dcache.demand_accesses::total         6046                       # number of demand (read+write) accesses
system.cpu08.dcache.overall_accesses::cpu08.data         6051                       # number of overall (read+write) accesses
system.cpu08.dcache.overall_accesses::total         6051                       # number of overall (read+write) accesses
system.cpu08.dcache.ReadReq_miss_rate::cpu08.data     0.009526                       # miss rate for ReadReq accesses
system.cpu08.dcache.ReadReq_miss_rate::total     0.009526                       # miss rate for ReadReq accesses
system.cpu08.dcache.WriteReq_miss_rate::cpu08.data     0.023839                       # miss rate for WriteReq accesses
system.cpu08.dcache.WriteReq_miss_rate::total     0.023839                       # miss rate for WriteReq accesses
system.cpu08.dcache.SoftPFReq_miss_rate::cpu08.data     0.600000                       # miss rate for SoftPFReq accesses
system.cpu08.dcache.SoftPFReq_miss_rate::total     0.600000                       # miss rate for SoftPFReq accesses
system.cpu08.dcache.LoadLockedReq_miss_rate::cpu08.data            1                       # miss rate for LoadLockedReq accesses
system.cpu08.dcache.LoadLockedReq_miss_rate::total            1                       # miss rate for LoadLockedReq accesses
system.cpu08.dcache.StoreCondReq_miss_rate::cpu08.data            1                       # miss rate for StoreCondReq accesses
system.cpu08.dcache.StoreCondReq_miss_rate::total            1                       # miss rate for StoreCondReq accesses
system.cpu08.dcache.demand_miss_rate::cpu08.data     0.011413                       # miss rate for demand accesses
system.cpu08.dcache.demand_miss_rate::total     0.011413                       # miss rate for demand accesses
system.cpu08.dcache.overall_miss_rate::cpu08.data     0.011899                       # miss rate for overall accesses
system.cpu08.dcache.overall_miss_rate::total     0.011899                       # miss rate for overall accesses
system.cpu08.dcache.ReadReq_avg_miss_latency::cpu08.data 87194.900000                       # average ReadReq miss latency
system.cpu08.dcache.ReadReq_avg_miss_latency::total 87194.900000                       # average ReadReq miss latency
system.cpu08.dcache.WriteReq_avg_miss_latency::cpu08.data 148105.263158                       # average WriteReq miss latency
system.cpu08.dcache.WriteReq_avg_miss_latency::total 148105.263158                       # average WriteReq miss latency
system.cpu08.dcache.LoadLockedReq_avg_miss_latency::cpu08.data 25750.166667                       # average LoadLockedReq miss latency
system.cpu08.dcache.LoadLockedReq_avg_miss_latency::total 25750.166667                       # average LoadLockedReq miss latency
system.cpu08.dcache.StoreCondReq_avg_miss_latency::cpu08.data        12500                       # average StoreCondReq miss latency
system.cpu08.dcache.StoreCondReq_avg_miss_latency::total        12500                       # average StoreCondReq miss latency
system.cpu08.dcache.demand_avg_miss_latency::cpu08.data 103967.318841                       # average overall miss latency
system.cpu08.dcache.demand_avg_miss_latency::total 103967.318841                       # average overall miss latency
system.cpu08.dcache.overall_avg_miss_latency::cpu08.data 99635.347222                       # average overall miss latency
system.cpu08.dcache.overall_avg_miss_latency::total 99635.347222                       # average overall miss latency
system.cpu08.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu08.dcache.blocked_cycles::no_targets          159                       # number of cycles access was blocked
system.cpu08.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu08.dcache.blocked::no_targets             1                       # number of cycles access was blocked
system.cpu08.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu08.dcache.avg_blocked_cycles::no_targets          159                       # average number of cycles each access was blocked
system.cpu08.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu08.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu08.dcache.ReadReq_mshr_hits::cpu08.data           23                       # number of ReadReq MSHR hits
system.cpu08.dcache.ReadReq_mshr_hits::total           23                       # number of ReadReq MSHR hits
system.cpu08.dcache.WriteReq_mshr_hits::cpu08.data           12                       # number of WriteReq MSHR hits
system.cpu08.dcache.WriteReq_mshr_hits::total           12                       # number of WriteReq MSHR hits
system.cpu08.dcache.demand_mshr_hits::cpu08.data           35                       # number of demand (read+write) MSHR hits
system.cpu08.dcache.demand_mshr_hits::total           35                       # number of demand (read+write) MSHR hits
system.cpu08.dcache.overall_mshr_hits::cpu08.data           35                       # number of overall MSHR hits
system.cpu08.dcache.overall_mshr_hits::total           35                       # number of overall MSHR hits
system.cpu08.dcache.ReadReq_mshr_misses::cpu08.data           27                       # number of ReadReq MSHR misses
system.cpu08.dcache.ReadReq_mshr_misses::total           27                       # number of ReadReq MSHR misses
system.cpu08.dcache.WriteReq_mshr_misses::cpu08.data            7                       # number of WriteReq MSHR misses
system.cpu08.dcache.WriteReq_mshr_misses::total            7                       # number of WriteReq MSHR misses
system.cpu08.dcache.SoftPFReq_mshr_misses::cpu08.data            2                       # number of SoftPFReq MSHR misses
system.cpu08.dcache.SoftPFReq_mshr_misses::total            2                       # number of SoftPFReq MSHR misses
system.cpu08.dcache.LoadLockedReq_mshr_misses::cpu08.data            6                       # number of LoadLockedReq MSHR misses
system.cpu08.dcache.LoadLockedReq_mshr_misses::total            6                       # number of LoadLockedReq MSHR misses
system.cpu08.dcache.StoreCondReq_mshr_misses::cpu08.data            3                       # number of StoreCondReq MSHR misses
system.cpu08.dcache.StoreCondReq_mshr_misses::total            3                       # number of StoreCondReq MSHR misses
system.cpu08.dcache.demand_mshr_misses::cpu08.data           34                       # number of demand (read+write) MSHR misses
system.cpu08.dcache.demand_mshr_misses::total           34                       # number of demand (read+write) MSHR misses
system.cpu08.dcache.overall_mshr_misses::cpu08.data           36                       # number of overall MSHR misses
system.cpu08.dcache.overall_mshr_misses::total           36                       # number of overall MSHR misses
system.cpu08.dcache.ReadReq_mshr_miss_latency::cpu08.data      1468755                       # number of ReadReq MSHR miss cycles
system.cpu08.dcache.ReadReq_mshr_miss_latency::total      1468755                       # number of ReadReq MSHR miss cycles
system.cpu08.dcache.WriteReq_mshr_miss_latency::cpu08.data       835500                       # number of WriteReq MSHR miss cycles
system.cpu08.dcache.WriteReq_mshr_miss_latency::total       835500                       # number of WriteReq MSHR miss cycles
system.cpu08.dcache.SoftPFReq_mshr_miss_latency::cpu08.data        22001                       # number of SoftPFReq MSHR miss cycles
system.cpu08.dcache.SoftPFReq_mshr_miss_latency::total        22001                       # number of SoftPFReq MSHR miss cycles
system.cpu08.dcache.LoadLockedReq_mshr_miss_latency::cpu08.data       135999                       # number of LoadLockedReq MSHR miss cycles
system.cpu08.dcache.LoadLockedReq_mshr_miss_latency::total       135999                       # number of LoadLockedReq MSHR miss cycles
system.cpu08.dcache.StoreCondReq_mshr_miss_latency::cpu08.data        28500                       # number of StoreCondReq MSHR miss cycles
system.cpu08.dcache.StoreCondReq_mshr_miss_latency::total        28500                       # number of StoreCondReq MSHR miss cycles
system.cpu08.dcache.demand_mshr_miss_latency::cpu08.data      2304255                       # number of demand (read+write) MSHR miss cycles
system.cpu08.dcache.demand_mshr_miss_latency::total      2304255                       # number of demand (read+write) MSHR miss cycles
system.cpu08.dcache.overall_mshr_miss_latency::cpu08.data      2326256                       # number of overall MSHR miss cycles
system.cpu08.dcache.overall_mshr_miss_latency::total      2326256                       # number of overall MSHR miss cycles
system.cpu08.dcache.ReadReq_mshr_miss_rate::cpu08.data     0.005144                       # mshr miss rate for ReadReq accesses
system.cpu08.dcache.ReadReq_mshr_miss_rate::total     0.005144                       # mshr miss rate for ReadReq accesses
system.cpu08.dcache.WriteReq_mshr_miss_rate::cpu08.data     0.008783                       # mshr miss rate for WriteReq accesses
system.cpu08.dcache.WriteReq_mshr_miss_rate::total     0.008783                       # mshr miss rate for WriteReq accesses
system.cpu08.dcache.SoftPFReq_mshr_miss_rate::cpu08.data     0.400000                       # mshr miss rate for SoftPFReq accesses
system.cpu08.dcache.SoftPFReq_mshr_miss_rate::total     0.400000                       # mshr miss rate for SoftPFReq accesses
system.cpu08.dcache.LoadLockedReq_mshr_miss_rate::cpu08.data            1                       # mshr miss rate for LoadLockedReq accesses
system.cpu08.dcache.LoadLockedReq_mshr_miss_rate::total            1                       # mshr miss rate for LoadLockedReq accesses
system.cpu08.dcache.StoreCondReq_mshr_miss_rate::cpu08.data            1                       # mshr miss rate for StoreCondReq accesses
system.cpu08.dcache.StoreCondReq_mshr_miss_rate::total            1                       # mshr miss rate for StoreCondReq accesses
system.cpu08.dcache.demand_mshr_miss_rate::cpu08.data     0.005624                       # mshr miss rate for demand accesses
system.cpu08.dcache.demand_mshr_miss_rate::total     0.005624                       # mshr miss rate for demand accesses
system.cpu08.dcache.overall_mshr_miss_rate::cpu08.data     0.005949                       # mshr miss rate for overall accesses
system.cpu08.dcache.overall_mshr_miss_rate::total     0.005949                       # mshr miss rate for overall accesses
system.cpu08.dcache.ReadReq_avg_mshr_miss_latency::cpu08.data 54398.333333                       # average ReadReq mshr miss latency
system.cpu08.dcache.ReadReq_avg_mshr_miss_latency::total 54398.333333                       # average ReadReq mshr miss latency
system.cpu08.dcache.WriteReq_avg_mshr_miss_latency::cpu08.data 119357.142857                       # average WriteReq mshr miss latency
system.cpu08.dcache.WriteReq_avg_mshr_miss_latency::total 119357.142857                       # average WriteReq mshr miss latency
system.cpu08.dcache.SoftPFReq_avg_mshr_miss_latency::cpu08.data 11000.500000                       # average SoftPFReq mshr miss latency
system.cpu08.dcache.SoftPFReq_avg_mshr_miss_latency::total 11000.500000                       # average SoftPFReq mshr miss latency
system.cpu08.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu08.data 22666.500000                       # average LoadLockedReq mshr miss latency
system.cpu08.dcache.LoadLockedReq_avg_mshr_miss_latency::total 22666.500000                       # average LoadLockedReq mshr miss latency
system.cpu08.dcache.StoreCondReq_avg_mshr_miss_latency::cpu08.data         9500                       # average StoreCondReq mshr miss latency
system.cpu08.dcache.StoreCondReq_avg_mshr_miss_latency::total         9500                       # average StoreCondReq mshr miss latency
system.cpu08.dcache.demand_avg_mshr_miss_latency::cpu08.data 67772.205882                       # average overall mshr miss latency
system.cpu08.dcache.demand_avg_mshr_miss_latency::total 67772.205882                       # average overall mshr miss latency
system.cpu08.dcache.overall_avg_mshr_miss_latency::cpu08.data 64618.222222                       # average overall mshr miss latency
system.cpu08.dcache.overall_avg_mshr_miss_latency::total 64618.222222                       # average overall mshr miss latency
system.cpu08.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu08.icache.tags.replacements               0                       # number of replacements
system.cpu08.icache.tags.tagsinuse           8.884571                       # Cycle average of tags in use
system.cpu08.icache.tags.total_refs               903                       # Total number of references to valid blocks.
system.cpu08.icache.tags.sampled_refs              51                       # Sample count of references to valid blocks.
system.cpu08.icache.tags.avg_refs           17.705882                       # Average number of references to valid blocks.
system.cpu08.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu08.icache.tags.occ_blocks::cpu08.inst     8.884571                       # Average occupied blocks per requestor
system.cpu08.icache.tags.occ_percent::cpu08.inst     0.017353                       # Average percentage of cache occupancy
system.cpu08.icache.tags.occ_percent::total     0.017353                       # Average percentage of cache occupancy
system.cpu08.icache.tags.occ_task_id_blocks::1024           51                       # Occupied blocks per task id
system.cpu08.icache.tags.age_task_id_blocks_1024::0           51                       # Occupied blocks per task id
system.cpu08.icache.tags.occ_task_id_percent::1024     0.099609                       # Percentage of cache occupancy per task id
system.cpu08.icache.tags.tag_accesses            1997                       # Number of tag accesses
system.cpu08.icache.tags.data_accesses           1997                       # Number of data accesses
system.cpu08.icache.ReadReq_hits::cpu08.inst          903                       # number of ReadReq hits
system.cpu08.icache.ReadReq_hits::total           903                       # number of ReadReq hits
system.cpu08.icache.demand_hits::cpu08.inst          903                       # number of demand (read+write) hits
system.cpu08.icache.demand_hits::total            903                       # number of demand (read+write) hits
system.cpu08.icache.overall_hits::cpu08.inst          903                       # number of overall hits
system.cpu08.icache.overall_hits::total           903                       # number of overall hits
system.cpu08.icache.ReadReq_misses::cpu08.inst           70                       # number of ReadReq misses
system.cpu08.icache.ReadReq_misses::total           70                       # number of ReadReq misses
system.cpu08.icache.demand_misses::cpu08.inst           70                       # number of demand (read+write) misses
system.cpu08.icache.demand_misses::total           70                       # number of demand (read+write) misses
system.cpu08.icache.overall_misses::cpu08.inst           70                       # number of overall misses
system.cpu08.icache.overall_misses::total           70                       # number of overall misses
system.cpu08.icache.ReadReq_miss_latency::cpu08.inst      6613750                       # number of ReadReq miss cycles
system.cpu08.icache.ReadReq_miss_latency::total      6613750                       # number of ReadReq miss cycles
system.cpu08.icache.demand_miss_latency::cpu08.inst      6613750                       # number of demand (read+write) miss cycles
system.cpu08.icache.demand_miss_latency::total      6613750                       # number of demand (read+write) miss cycles
system.cpu08.icache.overall_miss_latency::cpu08.inst      6613750                       # number of overall miss cycles
system.cpu08.icache.overall_miss_latency::total      6613750                       # number of overall miss cycles
system.cpu08.icache.ReadReq_accesses::cpu08.inst          973                       # number of ReadReq accesses(hits+misses)
system.cpu08.icache.ReadReq_accesses::total          973                       # number of ReadReq accesses(hits+misses)
system.cpu08.icache.demand_accesses::cpu08.inst          973                       # number of demand (read+write) accesses
system.cpu08.icache.demand_accesses::total          973                       # number of demand (read+write) accesses
system.cpu08.icache.overall_accesses::cpu08.inst          973                       # number of overall (read+write) accesses
system.cpu08.icache.overall_accesses::total          973                       # number of overall (read+write) accesses
system.cpu08.icache.ReadReq_miss_rate::cpu08.inst     0.071942                       # miss rate for ReadReq accesses
system.cpu08.icache.ReadReq_miss_rate::total     0.071942                       # miss rate for ReadReq accesses
system.cpu08.icache.demand_miss_rate::cpu08.inst     0.071942                       # miss rate for demand accesses
system.cpu08.icache.demand_miss_rate::total     0.071942                       # miss rate for demand accesses
system.cpu08.icache.overall_miss_rate::cpu08.inst     0.071942                       # miss rate for overall accesses
system.cpu08.icache.overall_miss_rate::total     0.071942                       # miss rate for overall accesses
system.cpu08.icache.ReadReq_avg_miss_latency::cpu08.inst 94482.142857                       # average ReadReq miss latency
system.cpu08.icache.ReadReq_avg_miss_latency::total 94482.142857                       # average ReadReq miss latency
system.cpu08.icache.demand_avg_miss_latency::cpu08.inst 94482.142857                       # average overall miss latency
system.cpu08.icache.demand_avg_miss_latency::total 94482.142857                       # average overall miss latency
system.cpu08.icache.overall_avg_miss_latency::cpu08.inst 94482.142857                       # average overall miss latency
system.cpu08.icache.overall_avg_miss_latency::total 94482.142857                       # average overall miss latency
system.cpu08.icache.blocked_cycles::no_mshrs           92                       # number of cycles access was blocked
system.cpu08.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu08.icache.blocked::no_mshrs               1                       # number of cycles access was blocked
system.cpu08.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu08.icache.avg_blocked_cycles::no_mshrs           92                       # average number of cycles each access was blocked
system.cpu08.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu08.icache.fast_writes                     0                       # number of fast writes performed
system.cpu08.icache.cache_copies                    0                       # number of cache copies performed
system.cpu08.icache.ReadReq_mshr_hits::cpu08.inst           19                       # number of ReadReq MSHR hits
system.cpu08.icache.ReadReq_mshr_hits::total           19                       # number of ReadReq MSHR hits
system.cpu08.icache.demand_mshr_hits::cpu08.inst           19                       # number of demand (read+write) MSHR hits
system.cpu08.icache.demand_mshr_hits::total           19                       # number of demand (read+write) MSHR hits
system.cpu08.icache.overall_mshr_hits::cpu08.inst           19                       # number of overall MSHR hits
system.cpu08.icache.overall_mshr_hits::total           19                       # number of overall MSHR hits
system.cpu08.icache.ReadReq_mshr_misses::cpu08.inst           51                       # number of ReadReq MSHR misses
system.cpu08.icache.ReadReq_mshr_misses::total           51                       # number of ReadReq MSHR misses
system.cpu08.icache.demand_mshr_misses::cpu08.inst           51                       # number of demand (read+write) MSHR misses
system.cpu08.icache.demand_mshr_misses::total           51                       # number of demand (read+write) MSHR misses
system.cpu08.icache.overall_mshr_misses::cpu08.inst           51                       # number of overall MSHR misses
system.cpu08.icache.overall_mshr_misses::total           51                       # number of overall MSHR misses
system.cpu08.icache.ReadReq_mshr_miss_latency::cpu08.inst      5238250                       # number of ReadReq MSHR miss cycles
system.cpu08.icache.ReadReq_mshr_miss_latency::total      5238250                       # number of ReadReq MSHR miss cycles
system.cpu08.icache.demand_mshr_miss_latency::cpu08.inst      5238250                       # number of demand (read+write) MSHR miss cycles
system.cpu08.icache.demand_mshr_miss_latency::total      5238250                       # number of demand (read+write) MSHR miss cycles
system.cpu08.icache.overall_mshr_miss_latency::cpu08.inst      5238250                       # number of overall MSHR miss cycles
system.cpu08.icache.overall_mshr_miss_latency::total      5238250                       # number of overall MSHR miss cycles
system.cpu08.icache.ReadReq_mshr_miss_rate::cpu08.inst     0.052415                       # mshr miss rate for ReadReq accesses
system.cpu08.icache.ReadReq_mshr_miss_rate::total     0.052415                       # mshr miss rate for ReadReq accesses
system.cpu08.icache.demand_mshr_miss_rate::cpu08.inst     0.052415                       # mshr miss rate for demand accesses
system.cpu08.icache.demand_mshr_miss_rate::total     0.052415                       # mshr miss rate for demand accesses
system.cpu08.icache.overall_mshr_miss_rate::cpu08.inst     0.052415                       # mshr miss rate for overall accesses
system.cpu08.icache.overall_mshr_miss_rate::total     0.052415                       # mshr miss rate for overall accesses
system.cpu08.icache.ReadReq_avg_mshr_miss_latency::cpu08.inst 102710.784314                       # average ReadReq mshr miss latency
system.cpu08.icache.ReadReq_avg_mshr_miss_latency::total 102710.784314                       # average ReadReq mshr miss latency
system.cpu08.icache.demand_avg_mshr_miss_latency::cpu08.inst 102710.784314                       # average overall mshr miss latency
system.cpu08.icache.demand_avg_mshr_miss_latency::total 102710.784314                       # average overall mshr miss latency
system.cpu08.icache.overall_avg_mshr_miss_latency::cpu08.inst 102710.784314                       # average overall mshr miss latency
system.cpu08.icache.overall_avg_mshr_miss_latency::total 102710.784314                       # average overall mshr miss latency
system.cpu08.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu09.branchPred.lookups                  8805                       # Number of BP lookups
system.cpu09.branchPred.condPredicted            8269                       # Number of conditional branches predicted
system.cpu09.branchPred.condIncorrect             130                       # Number of conditional branches incorrect
system.cpu09.branchPred.BTBLookups               5409                       # Number of BTB lookups
system.cpu09.branchPred.BTBHits                  4379                       # Number of BTB hits
system.cpu09.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu09.branchPred.BTBHitPct           80.957663                       # BTB Hit Percentage
system.cpu09.branchPred.usedRAS                   224                       # Number of times the RAS was used to get a target.
system.cpu09.branchPred.RASInCorrect                1                       # Number of incorrect RAS predictions.
system.cpu09.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu09.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu09.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu09.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu09.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu09.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu09.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu09.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu09.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu09.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu09.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu09.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu09.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu09.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu09.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu09.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu09.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu09.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu09.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu09.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu09.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu09.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu09.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu09.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu09.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu09.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu09.dstage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu09.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu09.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu09.dtb.walker.walks                       0                       # Table walker walks requested
system.cpu09.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu09.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu09.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu09.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu09.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu09.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu09.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu09.dtb.inst_hits                          0                       # ITB inst hits
system.cpu09.dtb.inst_misses                        0                       # ITB inst misses
system.cpu09.dtb.read_hits                          0                       # DTB read hits
system.cpu09.dtb.read_misses                        0                       # DTB read misses
system.cpu09.dtb.write_hits                         0                       # DTB write hits
system.cpu09.dtb.write_misses                       0                       # DTB write misses
system.cpu09.dtb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu09.dtb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu09.dtb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu09.dtb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu09.dtb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu09.dtb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu09.dtb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu09.dtb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu09.dtb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu09.dtb.read_accesses                      0                       # DTB read accesses
system.cpu09.dtb.write_accesses                     0                       # DTB write accesses
system.cpu09.dtb.inst_accesses                      0                       # ITB inst accesses
system.cpu09.dtb.hits                               0                       # DTB hits
system.cpu09.dtb.misses                             0                       # DTB misses
system.cpu09.dtb.accesses                           0                       # DTB accesses
system.cpu09.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu09.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu09.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu09.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu09.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu09.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu09.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu09.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu09.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu09.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu09.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu09.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu09.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu09.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu09.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu09.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu09.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu09.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu09.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu09.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu09.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu09.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu09.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu09.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu09.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu09.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu09.istage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu09.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu09.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu09.itb.walker.walks                       0                       # Table walker walks requested
system.cpu09.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu09.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu09.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu09.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu09.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu09.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu09.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu09.itb.inst_hits                          0                       # ITB inst hits
system.cpu09.itb.inst_misses                        0                       # ITB inst misses
system.cpu09.itb.read_hits                          0                       # DTB read hits
system.cpu09.itb.read_misses                        0                       # DTB read misses
system.cpu09.itb.write_hits                         0                       # DTB write hits
system.cpu09.itb.write_misses                       0                       # DTB write misses
system.cpu09.itb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu09.itb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu09.itb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu09.itb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu09.itb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu09.itb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu09.itb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu09.itb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu09.itb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu09.itb.read_accesses                      0                       # DTB read accesses
system.cpu09.itb.write_accesses                     0                       # DTB write accesses
system.cpu09.itb.inst_accesses                      0                       # ITB inst accesses
system.cpu09.itb.hits                               0                       # DTB hits
system.cpu09.itb.misses                             0                       # DTB misses
system.cpu09.itb.accesses                           0                       # DTB accesses
system.cpu09.numCycles                          18810                       # number of cpu cycles simulated
system.cpu09.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu09.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu09.fetch.icacheStallCycles             2369                       # Number of cycles fetch is stalled on an Icache miss
system.cpu09.fetch.Insts                        36151                       # Number of instructions fetch has processed
system.cpu09.fetch.Branches                      8805                       # Number of branches that fetch encountered
system.cpu09.fetch.predictedBranches             4603                       # Number of branches that fetch has predicted taken
system.cpu09.fetch.Cycles                       10468                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu09.fetch.SquashCycles                   333                       # Number of cycles fetch has spent squashing
system.cpu09.fetch.MiscStallCycles                  2                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu09.fetch.NoActiveThreadStallCycles            1                       # Number of stall cycles due to no active thread to fetch from
system.cpu09.fetch.PendingTrapStallCycles            6                       # Number of stall cycles due to pending traps
system.cpu09.fetch.IcacheWaitRetryStallCycles           13                       # Number of stall cycles due to full MSHR
system.cpu09.fetch.CacheLines                     911                       # Number of cache lines fetched
system.cpu09.fetch.IcacheSquashes                  65                       # Number of outstanding Icache misses that were squashed
system.cpu09.fetch.rateDist::samples            13025                       # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.rateDist::mean            2.939501                       # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.rateDist::stdev           3.733670                       # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.rateDist::0                   7717     59.25%     59.25% # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.rateDist::1                    185      1.42%     60.67% # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.rateDist::2                     68      0.52%     61.19% # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.rateDist::3                    213      1.64%     62.83% # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.rateDist::4                    133      1.02%     63.85% # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.rateDist::5                    181      1.39%     65.24% # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.rateDist::6                    147      1.13%     66.36% # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.rateDist::7                     40      0.31%     66.67% # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.rateDist::8                   4341     33.33%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.rateDist::max_value              8                       # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.rateDist::total              13025                       # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.branchRate                0.468102                       # Number of branch fetches per cycle
system.cpu09.fetch.rate                      1.921903                       # Number of inst fetches per cycle
system.cpu09.decode.IdleCycles                   3001                       # Number of cycles decode is idle
system.cpu09.decode.BlockedCycles                5146                       # Number of cycles decode is blocked
system.cpu09.decode.RunCycles                    1707                       # Number of cycles decode is running
system.cpu09.decode.UnblockCycles                3032                       # Number of cycles decode is unblocking
system.cpu09.decode.SquashCycles                  138                       # Number of cycles decode is squashing
system.cpu09.decode.BranchResolved                254                       # Number of times decode resolved a branch
system.cpu09.decode.BranchMispred                  28                       # Number of times decode detected a branch misprediction
system.cpu09.decode.DecodedInsts                35516                       # Number of instructions handled by decode
system.cpu09.decode.SquashedInsts                 101                       # Number of squashed instructions handled by decode
system.cpu09.rename.SquashCycles                  138                       # Number of cycles rename is squashing
system.cpu09.rename.IdleCycles                   3326                       # Number of cycles rename is idle
system.cpu09.rename.BlockCycles                   687                       # Number of cycles rename is blocking
system.cpu09.rename.serializeStallCycles         2402                       # count of cycles rename stalled for serializing inst
system.cpu09.rename.RunCycles                    4380                       # Number of cycles rename is running
system.cpu09.rename.UnblockCycles                2091                       # Number of cycles rename is unblocking
system.cpu09.rename.RenamedInsts                34836                       # Number of instructions processed by rename
system.cpu09.rename.ROBFullEvents                   4                       # Number of times rename has blocked due to ROB full
system.cpu09.rename.IQFullEvents                 1830                       # Number of times rename has blocked due to IQ full
system.cpu09.rename.LQFullEvents                    8                       # Number of times rename has blocked due to LQ full
system.cpu09.rename.RenamedOperands             60810                       # Number of destination operands rename has renamed
system.cpu09.rename.RenameLookups              168837                       # Number of register rename lookups that rename has made
system.cpu09.rename.int_rename_lookups          46635                       # Number of integer rename lookups
system.cpu09.rename.CommittedMaps               54405                       # Number of HB maps that are committed
system.cpu09.rename.UndoneMaps                   6405                       # Number of HB maps that are undone due to squashing
system.cpu09.rename.serializingInsts               59                       # count of serializing insts renamed
system.cpu09.rename.tempSerializingInsts           58                       # count of temporary serializing insts renamed
system.cpu09.rename.skidInsts                    5595                       # count of insts added to the skid buffer
system.cpu09.memDep0.insertedLoads               4790                       # Number of loads inserted to the mem dependence unit.
system.cpu09.memDep0.insertedStores              1019                       # Number of stores inserted to the mem dependence unit.
system.cpu09.memDep0.conflictingLoads             416                       # Number of conflicting loads.
system.cpu09.memDep0.conflictingStores            495                       # Number of conflicting stores.
system.cpu09.iq.iqInstsAdded                    34217                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu09.iq.iqNonSpecInstsAdded                97                       # Number of non-speculative instructions added to the IQ
system.cpu09.iq.iqInstsIssued                   32141                       # Number of instructions issued
system.cpu09.iq.iqSquashedInstsIssued             311                       # Number of squashed instructions issued
system.cpu09.iq.iqSquashedInstsExamined          3773                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu09.iq.iqSquashedOperandsExamined        11459                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu09.iq.iqSquashedNonSpecRemoved           12                       # Number of squashed non-spec instructions that were removed
system.cpu09.iq.issued_per_cycle::samples        13025                       # Number of insts issued each cycle
system.cpu09.iq.issued_per_cycle::mean       2.467639                       # Number of insts issued each cycle
system.cpu09.iq.issued_per_cycle::stdev      1.878868                       # Number of insts issued each cycle
system.cpu09.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu09.iq.issued_per_cycle::0              4422     33.95%     33.95% # Number of insts issued each cycle
system.cpu09.iq.issued_per_cycle::1               473      3.63%     37.58% # Number of insts issued each cycle
system.cpu09.iq.issued_per_cycle::2               350      2.69%     40.27% # Number of insts issued each cycle
system.cpu09.iq.issued_per_cycle::3               152      1.17%     41.44% # Number of insts issued each cycle
system.cpu09.iq.issued_per_cycle::4              7628     58.56%    100.00% # Number of insts issued each cycle
system.cpu09.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu09.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu09.iq.issued_per_cycle::max_value            4                       # Number of insts issued each cycle
system.cpu09.iq.issued_per_cycle::total         13025                       # Number of insts issued each cycle
system.cpu09.iq.fu_full::No_OpClass                 0                       # attempts to use FU when none available
system.cpu09.iq.fu_full::IntAlu                     0                       # attempts to use FU when none available
system.cpu09.iq.fu_full::IntMult                    0                       # attempts to use FU when none available
system.cpu09.iq.fu_full::IntDiv                     0                       # attempts to use FU when none available
system.cpu09.iq.fu_full::FloatAdd                   0                       # attempts to use FU when none available
system.cpu09.iq.fu_full::FloatCmp                   0                       # attempts to use FU when none available
system.cpu09.iq.fu_full::FloatCvt                   0                       # attempts to use FU when none available
system.cpu09.iq.fu_full::FloatMult                  0                       # attempts to use FU when none available
system.cpu09.iq.fu_full::FloatDiv                   0                       # attempts to use FU when none available
system.cpu09.iq.fu_full::FloatSqrt                  0                       # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdAdd                    0                       # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdAddAcc                 0                       # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdAlu                    0                       # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdCmp                    0                       # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdCvt                    0                       # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdMisc                   0                       # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdMult                   0                       # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdMultAcc                0                       # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdShift                  0                       # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdShiftAcc               0                       # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdSqrt                   0                       # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdFloatAdd               0                       # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdFloatAlu               0                       # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdFloatCmp               0                       # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdFloatCvt               0                       # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdFloatDiv               0                       # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdFloatMisc              0                       # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdFloatMult              0                       # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdFloatSqrt              0                       # attempts to use FU when none available
system.cpu09.iq.fu_full::MemRead                    0                       # attempts to use FU when none available
system.cpu09.iq.fu_full::MemWrite                   0                       # attempts to use FU when none available
system.cpu09.iq.fu_full::IprAccess                  0                       # attempts to use FU when none available
system.cpu09.iq.fu_full::InstPrefetch               0                       # attempts to use FU when none available
system.cpu09.iq.FU_type_0::No_OpClass               0      0.00%      0.00% # Type of FU issued
system.cpu09.iq.FU_type_0::IntAlu               26725     83.15%     83.15% # Type of FU issued
system.cpu09.iq.FU_type_0::IntMult                  3      0.01%     83.16% # Type of FU issued
system.cpu09.iq.FU_type_0::IntDiv                   0      0.00%     83.16% # Type of FU issued
system.cpu09.iq.FU_type_0::FloatAdd                 0      0.00%     83.16% # Type of FU issued
system.cpu09.iq.FU_type_0::FloatCmp                 0      0.00%     83.16% # Type of FU issued
system.cpu09.iq.FU_type_0::FloatCvt                 0      0.00%     83.16% # Type of FU issued
system.cpu09.iq.FU_type_0::FloatMult                0      0.00%     83.16% # Type of FU issued
system.cpu09.iq.FU_type_0::FloatDiv                 0      0.00%     83.16% # Type of FU issued
system.cpu09.iq.FU_type_0::FloatSqrt                0      0.00%     83.16% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdAdd                  0      0.00%     83.16% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdAddAcc               0      0.00%     83.16% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdAlu                  0      0.00%     83.16% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdCmp                  0      0.00%     83.16% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdCvt                  0      0.00%     83.16% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdMisc                 0      0.00%     83.16% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdMult                 0      0.00%     83.16% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdMultAcc              0      0.00%     83.16% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdShift                0      0.00%     83.16% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdShiftAcc             0      0.00%     83.16% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdSqrt                 0      0.00%     83.16% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdFloatAdd             0      0.00%     83.16% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdFloatAlu             0      0.00%     83.16% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdFloatCmp             0      0.00%     83.16% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdFloatCvt             0      0.00%     83.16% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdFloatDiv             0      0.00%     83.16% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdFloatMisc            0      0.00%     83.16% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdFloatMult            0      0.00%     83.16% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     83.16% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdFloatSqrt            0      0.00%     83.16% # Type of FU issued
system.cpu09.iq.FU_type_0::MemRead               4605     14.33%     97.49% # Type of FU issued
system.cpu09.iq.FU_type_0::MemWrite               808      2.51%    100.00% # Type of FU issued
system.cpu09.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu09.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu09.iq.FU_type_0::total                32141                       # Type of FU issued
system.cpu09.iq.rate                         1.708719                       # Inst issue rate
system.cpu09.iq.fu_busy_cnt                         0                       # FU busy when requested
system.cpu09.iq.fu_busy_rate                        0                       # FU busy rate (busy events/executed inst)
system.cpu09.iq.int_inst_queue_reads            77618                       # Number of integer instruction queue reads
system.cpu09.iq.int_inst_queue_writes           38092                       # Number of integer instruction queue writes
system.cpu09.iq.int_inst_queue_wakeup_accesses        31890                       # Number of integer instruction queue wakeup accesses
system.cpu09.iq.fp_inst_queue_reads                 0                       # Number of floating instruction queue reads
system.cpu09.iq.fp_inst_queue_writes                0                       # Number of floating instruction queue writes
system.cpu09.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu09.iq.int_alu_accesses                32141                       # Number of integer alu accesses
system.cpu09.iq.fp_alu_accesses                     0                       # Number of floating point alu accesses
system.cpu09.iew.lsq.thread0.forwLoads             11                       # Number of loads that had data forwarded from stores
system.cpu09.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu09.iew.lsq.thread0.squashedLoads          565                       # Number of loads squashed
system.cpu09.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu09.iew.lsq.thread0.memOrderViolation            5                       # Number of memory ordering violations
system.cpu09.iew.lsq.thread0.squashedStores          332                       # Number of stores squashed
system.cpu09.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu09.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu09.iew.lsq.thread0.rescheduledLoads           47                       # Number of loads that were rescheduled
system.cpu09.iew.lsq.thread0.cacheBlocked           30                       # Number of times an access to memory failed due to the cache being blocked
system.cpu09.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu09.iew.iewSquashCycles                  138                       # Number of cycles IEW is squashing
system.cpu09.iew.iewBlockCycles                   404                       # Number of cycles IEW is blocking
system.cpu09.iew.iewUnblockCycles                 128                       # Number of cycles IEW is unblocking
system.cpu09.iew.iewDispatchedInsts             34317                       # Number of instructions dispatched to IQ
system.cpu09.iew.iewDispSquashedInsts              32                       # Number of squashed instructions skipped by dispatch
system.cpu09.iew.iewDispLoadInsts                4790                       # Number of dispatched load instructions
system.cpu09.iew.iewDispStoreInsts               1019                       # Number of dispatched store instructions
system.cpu09.iew.iewDispNonSpecInsts               45                       # Number of dispatched non-speculative instructions
system.cpu09.iew.iewIQFullEvents                    0                       # Number of times the IQ has become full, causing a stall
system.cpu09.iew.iewLSQFullEvents                 128                       # Number of times the LSQ has become full, causing a stall
system.cpu09.iew.memOrderViolationEvents            5                       # Number of memory order violations
system.cpu09.iew.predictedTakenIncorrect           42                       # Number of branches that were predicted taken incorrectly
system.cpu09.iew.predictedNotTakenIncorrect           66                       # Number of branches that were predicted not taken incorrectly
system.cpu09.iew.branchMispredicts                108                       # Number of branch mispredicts detected at execute
system.cpu09.iew.iewExecutedInsts               32078                       # Number of executed instructions
system.cpu09.iew.iewExecLoadInsts                4589                       # Number of load instructions executed
system.cpu09.iew.iewExecSquashedInsts              63                       # Number of squashed instructions skipped in execute
system.cpu09.iew.exec_swp                           0                       # number of swp insts executed
system.cpu09.iew.exec_nop                           3                       # number of nop insts executed
system.cpu09.iew.exec_refs                       5370                       # number of memory reference insts executed
system.cpu09.iew.exec_branches                   7509                       # Number of branches executed
system.cpu09.iew.exec_stores                      781                       # Number of stores executed
system.cpu09.iew.exec_rate                   1.705369                       # Inst execution rate
system.cpu09.iew.wb_sent                        31938                       # cumulative count of insts sent to commit
system.cpu09.iew.wb_count                       31890                       # cumulative count of insts written-back
system.cpu09.iew.wb_producers                   22662                       # num instructions producing a value
system.cpu09.iew.wb_consumers                   45934                       # num instructions consuming a value
system.cpu09.iew.wb_penalized                       0                       # number of instrctions required to write to 'other' IQ
system.cpu09.iew.wb_rate                     1.695375                       # insts written-back per cycle
system.cpu09.iew.wb_fanout                   0.493360                       # average fanout of values written-back
system.cpu09.iew.wb_penalized_rate                  0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu09.commit.commitSquashedInsts          3775                       # The number of squashed insts skipped by commit
system.cpu09.commit.commitNonSpecStalls            85                       # The number of times commit has been forced to stall to communicate backwards
system.cpu09.commit.branchMispredicts             102                       # The number of times a branch was mispredicted
system.cpu09.commit.committed_per_cycle::samples        12482                       # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::mean     2.446803                       # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::stdev     2.566684                       # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::0         4713     37.76%     37.76% # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::1         1562     12.51%     50.27% # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::2          235      1.88%     52.16% # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::3         2266     18.15%     70.31% # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::4          141      1.13%     71.44% # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::5         2323     18.61%     90.05% # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::6          148      1.19%     91.24% # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::7          108      0.87%     92.10% # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::8          986      7.90%    100.00% # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::total        12482                       # Number of insts commited each cycle
system.cpu09.commit.committedInsts              29474                       # Number of instructions committed
system.cpu09.commit.committedOps                30541                       # Number of ops (including micro ops) committed
system.cpu09.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu09.commit.refs                         4912                       # Number of memory references committed
system.cpu09.commit.loads                        4225                       # Number of loads committed
system.cpu09.commit.membars                        43                       # Number of memory barriers committed
system.cpu09.commit.branches                     7251                       # Number of branches committed
system.cpu09.commit.fp_insts                        0                       # Number of committed floating point instructions.
system.cpu09.commit.int_insts                   23476                       # Number of committed integer instructions.
system.cpu09.commit.function_calls                115                       # Number of function calls committed.
system.cpu09.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu09.commit.op_class_0::IntAlu          25627     83.91%     83.91% # Class of committed instruction
system.cpu09.commit.op_class_0::IntMult             2      0.01%     83.92% # Class of committed instruction
system.cpu09.commit.op_class_0::IntDiv              0      0.00%     83.92% # Class of committed instruction
system.cpu09.commit.op_class_0::FloatAdd            0      0.00%     83.92% # Class of committed instruction
system.cpu09.commit.op_class_0::FloatCmp            0      0.00%     83.92% # Class of committed instruction
system.cpu09.commit.op_class_0::FloatCvt            0      0.00%     83.92% # Class of committed instruction
system.cpu09.commit.op_class_0::FloatMult            0      0.00%     83.92% # Class of committed instruction
system.cpu09.commit.op_class_0::FloatDiv            0      0.00%     83.92% # Class of committed instruction
system.cpu09.commit.op_class_0::FloatSqrt            0      0.00%     83.92% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdAdd             0      0.00%     83.92% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdAddAcc            0      0.00%     83.92% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdAlu             0      0.00%     83.92% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdCmp             0      0.00%     83.92% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdCvt             0      0.00%     83.92% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdMisc            0      0.00%     83.92% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdMult            0      0.00%     83.92% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdMultAcc            0      0.00%     83.92% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdShift            0      0.00%     83.92% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdShiftAcc            0      0.00%     83.92% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdSqrt            0      0.00%     83.92% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdFloatAdd            0      0.00%     83.92% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdFloatAlu            0      0.00%     83.92% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdFloatCmp            0      0.00%     83.92% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdFloatCvt            0      0.00%     83.92% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdFloatDiv            0      0.00%     83.92% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdFloatMisc            0      0.00%     83.92% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdFloatMult            0      0.00%     83.92% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdFloatMultAcc            0      0.00%     83.92% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdFloatSqrt            0      0.00%     83.92% # Class of committed instruction
system.cpu09.commit.op_class_0::MemRead          4225     13.83%     97.75% # Class of committed instruction
system.cpu09.commit.op_class_0::MemWrite          687      2.25%    100.00% # Class of committed instruction
system.cpu09.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu09.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu09.commit.op_class_0::total           30541                       # Class of committed instruction
system.cpu09.commit.bw_lim_events                 986                       # number cycles where commit BW limit reached
system.cpu09.rob.rob_reads                      45380                       # The number of ROB reads
system.cpu09.rob.rob_writes                     69176                       # The number of ROB writes
system.cpu09.timesIdled                            39                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu09.idleCycles                          5785                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu09.quiesceCycles                      64249                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu09.committedInsts                     29474                       # Number of Instructions Simulated
system.cpu09.committedOps                       30541                       # Number of Ops (including micro ops) Simulated
system.cpu09.cpi                             0.638190                       # CPI: Cycles Per Instruction
system.cpu09.cpi_total                       0.638190                       # CPI: Total CPI of All Threads
system.cpu09.ipc                             1.566932                       # IPC: Instructions Per Cycle
system.cpu09.ipc_total                       1.566932                       # IPC: Total IPC of All Threads
system.cpu09.int_regfile_reads                  42697                       # number of integer regfile reads
system.cpu09.int_regfile_writes                 13496                       # number of integer regfile writes
system.cpu09.fp_regfile_writes                    160                       # number of floating regfile writes
system.cpu09.cc_regfile_reads                  109584                       # number of cc regfile reads
system.cpu09.cc_regfile_writes                  43052                       # number of cc regfile writes
system.cpu09.misc_regfile_reads                  6098                       # number of misc regfile reads
system.cpu09.misc_regfile_writes                   37                       # number of misc regfile writes
system.cpu09.dcache.tags.replacements               0                       # number of replacements
system.cpu09.dcache.tags.tagsinuse           4.977829                       # Cycle average of tags in use
system.cpu09.dcache.tags.total_refs              5055                       # Total number of references to valid blocks.
system.cpu09.dcache.tags.sampled_refs              27                       # Sample count of references to valid blocks.
system.cpu09.dcache.tags.avg_refs          187.222222                       # Average number of references to valid blocks.
system.cpu09.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu09.dcache.tags.occ_blocks::cpu09.data     4.977829                       # Average occupied blocks per requestor
system.cpu09.dcache.tags.occ_percent::cpu09.data     0.004861                       # Average percentage of cache occupancy
system.cpu09.dcache.tags.occ_percent::total     0.004861                       # Average percentage of cache occupancy
system.cpu09.dcache.tags.occ_task_id_blocks::1024           27                       # Occupied blocks per task id
system.cpu09.dcache.tags.age_task_id_blocks_1024::0           27                       # Occupied blocks per task id
system.cpu09.dcache.tags.occ_task_id_percent::1024     0.026367                       # Percentage of cache occupancy per task id
system.cpu09.dcache.tags.tag_accesses           10397                       # Number of tag accesses
system.cpu09.dcache.tags.data_accesses          10397                       # Number of data accesses
system.cpu09.dcache.ReadReq_hits::cpu09.data         4396                       # number of ReadReq hits
system.cpu09.dcache.ReadReq_hits::total          4396                       # number of ReadReq hits
system.cpu09.dcache.WriteReq_hits::cpu09.data          657                       # number of WriteReq hits
system.cpu09.dcache.WriteReq_hits::total          657                       # number of WriteReq hits
system.cpu09.dcache.SoftPFReq_hits::cpu09.data            2                       # number of SoftPFReq hits
system.cpu09.dcache.SoftPFReq_hits::total            2                       # number of SoftPFReq hits
system.cpu09.dcache.demand_hits::cpu09.data         5053                       # number of demand (read+write) hits
system.cpu09.dcache.demand_hits::total           5053                       # number of demand (read+write) hits
system.cpu09.dcache.overall_hits::cpu09.data         5055                       # number of overall hits
system.cpu09.dcache.overall_hits::total          5055                       # number of overall hits
system.cpu09.dcache.ReadReq_misses::cpu09.data           87                       # number of ReadReq misses
system.cpu09.dcache.ReadReq_misses::total           87                       # number of ReadReq misses
system.cpu09.dcache.WriteReq_misses::cpu09.data           19                       # number of WriteReq misses
system.cpu09.dcache.WriteReq_misses::total           19                       # number of WriteReq misses
system.cpu09.dcache.SoftPFReq_misses::cpu09.data            3                       # number of SoftPFReq misses
system.cpu09.dcache.SoftPFReq_misses::total            3                       # number of SoftPFReq misses
system.cpu09.dcache.LoadLockedReq_misses::cpu09.data            8                       # number of LoadLockedReq misses
system.cpu09.dcache.LoadLockedReq_misses::total            8                       # number of LoadLockedReq misses
system.cpu09.dcache.StoreCondReq_misses::cpu09.data            4                       # number of StoreCondReq misses
system.cpu09.dcache.StoreCondReq_misses::total            4                       # number of StoreCondReq misses
system.cpu09.dcache.demand_misses::cpu09.data          106                       # number of demand (read+write) misses
system.cpu09.dcache.demand_misses::total          106                       # number of demand (read+write) misses
system.cpu09.dcache.overall_misses::cpu09.data          109                       # number of overall misses
system.cpu09.dcache.overall_misses::total          109                       # number of overall misses
system.cpu09.dcache.ReadReq_miss_latency::cpu09.data      5795157                       # number of ReadReq miss cycles
system.cpu09.dcache.ReadReq_miss_latency::total      5795157                       # number of ReadReq miss cycles
system.cpu09.dcache.WriteReq_miss_latency::cpu09.data      3457000                       # number of WriteReq miss cycles
system.cpu09.dcache.WriteReq_miss_latency::total      3457000                       # number of WriteReq miss cycles
system.cpu09.dcache.LoadLockedReq_miss_latency::cpu09.data       174490                       # number of LoadLockedReq miss cycles
system.cpu09.dcache.LoadLockedReq_miss_latency::total       174490                       # number of LoadLockedReq miss cycles
system.cpu09.dcache.StoreCondReq_miss_latency::cpu09.data        37500                       # number of StoreCondReq miss cycles
system.cpu09.dcache.StoreCondReq_miss_latency::total        37500                       # number of StoreCondReq miss cycles
system.cpu09.dcache.StoreCondFailReq_miss_latency::cpu09.data        68000                       # number of StoreCondFailReq miss cycles
system.cpu09.dcache.StoreCondFailReq_miss_latency::total        68000                       # number of StoreCondFailReq miss cycles
system.cpu09.dcache.demand_miss_latency::cpu09.data      9252157                       # number of demand (read+write) miss cycles
system.cpu09.dcache.demand_miss_latency::total      9252157                       # number of demand (read+write) miss cycles
system.cpu09.dcache.overall_miss_latency::cpu09.data      9252157                       # number of overall miss cycles
system.cpu09.dcache.overall_miss_latency::total      9252157                       # number of overall miss cycles
system.cpu09.dcache.ReadReq_accesses::cpu09.data         4483                       # number of ReadReq accesses(hits+misses)
system.cpu09.dcache.ReadReq_accesses::total         4483                       # number of ReadReq accesses(hits+misses)
system.cpu09.dcache.WriteReq_accesses::cpu09.data          676                       # number of WriteReq accesses(hits+misses)
system.cpu09.dcache.WriteReq_accesses::total          676                       # number of WriteReq accesses(hits+misses)
system.cpu09.dcache.SoftPFReq_accesses::cpu09.data            5                       # number of SoftPFReq accesses(hits+misses)
system.cpu09.dcache.SoftPFReq_accesses::total            5                       # number of SoftPFReq accesses(hits+misses)
system.cpu09.dcache.LoadLockedReq_accesses::cpu09.data            8                       # number of LoadLockedReq accesses(hits+misses)
system.cpu09.dcache.LoadLockedReq_accesses::total            8                       # number of LoadLockedReq accesses(hits+misses)
system.cpu09.dcache.StoreCondReq_accesses::cpu09.data            4                       # number of StoreCondReq accesses(hits+misses)
system.cpu09.dcache.StoreCondReq_accesses::total            4                       # number of StoreCondReq accesses(hits+misses)
system.cpu09.dcache.demand_accesses::cpu09.data         5159                       # number of demand (read+write) accesses
system.cpu09.dcache.demand_accesses::total         5159                       # number of demand (read+write) accesses
system.cpu09.dcache.overall_accesses::cpu09.data         5164                       # number of overall (read+write) accesses
system.cpu09.dcache.overall_accesses::total         5164                       # number of overall (read+write) accesses
system.cpu09.dcache.ReadReq_miss_rate::cpu09.data     0.019407                       # miss rate for ReadReq accesses
system.cpu09.dcache.ReadReq_miss_rate::total     0.019407                       # miss rate for ReadReq accesses
system.cpu09.dcache.WriteReq_miss_rate::cpu09.data     0.028107                       # miss rate for WriteReq accesses
system.cpu09.dcache.WriteReq_miss_rate::total     0.028107                       # miss rate for WriteReq accesses
system.cpu09.dcache.SoftPFReq_miss_rate::cpu09.data     0.600000                       # miss rate for SoftPFReq accesses
system.cpu09.dcache.SoftPFReq_miss_rate::total     0.600000                       # miss rate for SoftPFReq accesses
system.cpu09.dcache.LoadLockedReq_miss_rate::cpu09.data            1                       # miss rate for LoadLockedReq accesses
system.cpu09.dcache.LoadLockedReq_miss_rate::total            1                       # miss rate for LoadLockedReq accesses
system.cpu09.dcache.StoreCondReq_miss_rate::cpu09.data            1                       # miss rate for StoreCondReq accesses
system.cpu09.dcache.StoreCondReq_miss_rate::total            1                       # miss rate for StoreCondReq accesses
system.cpu09.dcache.demand_miss_rate::cpu09.data     0.020547                       # miss rate for demand accesses
system.cpu09.dcache.demand_miss_rate::total     0.020547                       # miss rate for demand accesses
system.cpu09.dcache.overall_miss_rate::cpu09.data     0.021108                       # miss rate for overall accesses
system.cpu09.dcache.overall_miss_rate::total     0.021108                       # miss rate for overall accesses
system.cpu09.dcache.ReadReq_avg_miss_latency::cpu09.data        66611                       # average ReadReq miss latency
system.cpu09.dcache.ReadReq_avg_miss_latency::total        66611                       # average ReadReq miss latency
system.cpu09.dcache.WriteReq_avg_miss_latency::cpu09.data 181947.368421                       # average WriteReq miss latency
system.cpu09.dcache.WriteReq_avg_miss_latency::total 181947.368421                       # average WriteReq miss latency
system.cpu09.dcache.LoadLockedReq_avg_miss_latency::cpu09.data 21811.250000                       # average LoadLockedReq miss latency
system.cpu09.dcache.LoadLockedReq_avg_miss_latency::total 21811.250000                       # average LoadLockedReq miss latency
system.cpu09.dcache.StoreCondReq_avg_miss_latency::cpu09.data         9375                       # average StoreCondReq miss latency
system.cpu09.dcache.StoreCondReq_avg_miss_latency::total         9375                       # average StoreCondReq miss latency
system.cpu09.dcache.StoreCondFailReq_avg_miss_latency::cpu09.data          inf                       # average StoreCondFailReq miss latency
system.cpu09.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu09.dcache.demand_avg_miss_latency::cpu09.data 87284.500000                       # average overall miss latency
system.cpu09.dcache.demand_avg_miss_latency::total 87284.500000                       # average overall miss latency
system.cpu09.dcache.overall_avg_miss_latency::cpu09.data 84882.174312                       # average overall miss latency
system.cpu09.dcache.overall_avg_miss_latency::total 84882.174312                       # average overall miss latency
system.cpu09.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu09.dcache.blocked_cycles::no_targets          233                       # number of cycles access was blocked
system.cpu09.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu09.dcache.blocked::no_targets             1                       # number of cycles access was blocked
system.cpu09.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu09.dcache.avg_blocked_cycles::no_targets          233                       # average number of cycles each access was blocked
system.cpu09.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu09.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu09.dcache.ReadReq_mshr_hits::cpu09.data           59                       # number of ReadReq MSHR hits
system.cpu09.dcache.ReadReq_mshr_hits::total           59                       # number of ReadReq MSHR hits
system.cpu09.dcache.WriteReq_mshr_hits::cpu09.data           12                       # number of WriteReq MSHR hits
system.cpu09.dcache.WriteReq_mshr_hits::total           12                       # number of WriteReq MSHR hits
system.cpu09.dcache.demand_mshr_hits::cpu09.data           71                       # number of demand (read+write) MSHR hits
system.cpu09.dcache.demand_mshr_hits::total           71                       # number of demand (read+write) MSHR hits
system.cpu09.dcache.overall_mshr_hits::cpu09.data           71                       # number of overall MSHR hits
system.cpu09.dcache.overall_mshr_hits::total           71                       # number of overall MSHR hits
system.cpu09.dcache.ReadReq_mshr_misses::cpu09.data           28                       # number of ReadReq MSHR misses
system.cpu09.dcache.ReadReq_mshr_misses::total           28                       # number of ReadReq MSHR misses
system.cpu09.dcache.WriteReq_mshr_misses::cpu09.data            7                       # number of WriteReq MSHR misses
system.cpu09.dcache.WriteReq_mshr_misses::total            7                       # number of WriteReq MSHR misses
system.cpu09.dcache.SoftPFReq_mshr_misses::cpu09.data            2                       # number of SoftPFReq MSHR misses
system.cpu09.dcache.SoftPFReq_mshr_misses::total            2                       # number of SoftPFReq MSHR misses
system.cpu09.dcache.LoadLockedReq_mshr_misses::cpu09.data            8                       # number of LoadLockedReq MSHR misses
system.cpu09.dcache.LoadLockedReq_mshr_misses::total            8                       # number of LoadLockedReq MSHR misses
system.cpu09.dcache.StoreCondReq_mshr_misses::cpu09.data            4                       # number of StoreCondReq MSHR misses
system.cpu09.dcache.StoreCondReq_mshr_misses::total            4                       # number of StoreCondReq MSHR misses
system.cpu09.dcache.demand_mshr_misses::cpu09.data           35                       # number of demand (read+write) MSHR misses
system.cpu09.dcache.demand_mshr_misses::total           35                       # number of demand (read+write) MSHR misses
system.cpu09.dcache.overall_mshr_misses::cpu09.data           37                       # number of overall MSHR misses
system.cpu09.dcache.overall_mshr_misses::total           37                       # number of overall MSHR misses
system.cpu09.dcache.ReadReq_mshr_miss_latency::cpu09.data      1519505                       # number of ReadReq MSHR miss cycles
system.cpu09.dcache.ReadReq_mshr_miss_latency::total      1519505                       # number of ReadReq MSHR miss cycles
system.cpu09.dcache.WriteReq_mshr_miss_latency::cpu09.data      1052750                       # number of WriteReq MSHR miss cycles
system.cpu09.dcache.WriteReq_mshr_miss_latency::total      1052750                       # number of WriteReq MSHR miss cycles
system.cpu09.dcache.SoftPFReq_mshr_miss_latency::cpu09.data        18500                       # number of SoftPFReq MSHR miss cycles
system.cpu09.dcache.SoftPFReq_mshr_miss_latency::total        18500                       # number of SoftPFReq MSHR miss cycles
system.cpu09.dcache.LoadLockedReq_mshr_miss_latency::cpu09.data       147010                       # number of LoadLockedReq MSHR miss cycles
system.cpu09.dcache.LoadLockedReq_mshr_miss_latency::total       147010                       # number of LoadLockedReq MSHR miss cycles
system.cpu09.dcache.StoreCondReq_mshr_miss_latency::cpu09.data        28500                       # number of StoreCondReq MSHR miss cycles
system.cpu09.dcache.StoreCondReq_mshr_miss_latency::total        28500                       # number of StoreCondReq MSHR miss cycles
system.cpu09.dcache.StoreCondFailReq_mshr_miss_latency::cpu09.data        65000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu09.dcache.StoreCondFailReq_mshr_miss_latency::total        65000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu09.dcache.demand_mshr_miss_latency::cpu09.data      2572255                       # number of demand (read+write) MSHR miss cycles
system.cpu09.dcache.demand_mshr_miss_latency::total      2572255                       # number of demand (read+write) MSHR miss cycles
system.cpu09.dcache.overall_mshr_miss_latency::cpu09.data      2590755                       # number of overall MSHR miss cycles
system.cpu09.dcache.overall_mshr_miss_latency::total      2590755                       # number of overall MSHR miss cycles
system.cpu09.dcache.ReadReq_mshr_miss_rate::cpu09.data     0.006246                       # mshr miss rate for ReadReq accesses
system.cpu09.dcache.ReadReq_mshr_miss_rate::total     0.006246                       # mshr miss rate for ReadReq accesses
system.cpu09.dcache.WriteReq_mshr_miss_rate::cpu09.data     0.010355                       # mshr miss rate for WriteReq accesses
system.cpu09.dcache.WriteReq_mshr_miss_rate::total     0.010355                       # mshr miss rate for WriteReq accesses
system.cpu09.dcache.SoftPFReq_mshr_miss_rate::cpu09.data     0.400000                       # mshr miss rate for SoftPFReq accesses
system.cpu09.dcache.SoftPFReq_mshr_miss_rate::total     0.400000                       # mshr miss rate for SoftPFReq accesses
system.cpu09.dcache.LoadLockedReq_mshr_miss_rate::cpu09.data            1                       # mshr miss rate for LoadLockedReq accesses
system.cpu09.dcache.LoadLockedReq_mshr_miss_rate::total            1                       # mshr miss rate for LoadLockedReq accesses
system.cpu09.dcache.StoreCondReq_mshr_miss_rate::cpu09.data            1                       # mshr miss rate for StoreCondReq accesses
system.cpu09.dcache.StoreCondReq_mshr_miss_rate::total            1                       # mshr miss rate for StoreCondReq accesses
system.cpu09.dcache.demand_mshr_miss_rate::cpu09.data     0.006784                       # mshr miss rate for demand accesses
system.cpu09.dcache.demand_mshr_miss_rate::total     0.006784                       # mshr miss rate for demand accesses
system.cpu09.dcache.overall_mshr_miss_rate::cpu09.data     0.007165                       # mshr miss rate for overall accesses
system.cpu09.dcache.overall_mshr_miss_rate::total     0.007165                       # mshr miss rate for overall accesses
system.cpu09.dcache.ReadReq_avg_mshr_miss_latency::cpu09.data 54268.035714                       # average ReadReq mshr miss latency
system.cpu09.dcache.ReadReq_avg_mshr_miss_latency::total 54268.035714                       # average ReadReq mshr miss latency
system.cpu09.dcache.WriteReq_avg_mshr_miss_latency::cpu09.data 150392.857143                       # average WriteReq mshr miss latency
system.cpu09.dcache.WriteReq_avg_mshr_miss_latency::total 150392.857143                       # average WriteReq mshr miss latency
system.cpu09.dcache.SoftPFReq_avg_mshr_miss_latency::cpu09.data         9250                       # average SoftPFReq mshr miss latency
system.cpu09.dcache.SoftPFReq_avg_mshr_miss_latency::total         9250                       # average SoftPFReq mshr miss latency
system.cpu09.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu09.data 18376.250000                       # average LoadLockedReq mshr miss latency
system.cpu09.dcache.LoadLockedReq_avg_mshr_miss_latency::total 18376.250000                       # average LoadLockedReq mshr miss latency
system.cpu09.dcache.StoreCondReq_avg_mshr_miss_latency::cpu09.data         7125                       # average StoreCondReq mshr miss latency
system.cpu09.dcache.StoreCondReq_avg_mshr_miss_latency::total         7125                       # average StoreCondReq mshr miss latency
system.cpu09.dcache.StoreCondFailReq_avg_mshr_miss_latency::cpu09.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu09.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu09.dcache.demand_avg_mshr_miss_latency::cpu09.data        73493                       # average overall mshr miss latency
system.cpu09.dcache.demand_avg_mshr_miss_latency::total        73493                       # average overall mshr miss latency
system.cpu09.dcache.overall_avg_mshr_miss_latency::cpu09.data 70020.405405                       # average overall mshr miss latency
system.cpu09.dcache.overall_avg_mshr_miss_latency::total 70020.405405                       # average overall mshr miss latency
system.cpu09.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu09.icache.tags.replacements               0                       # number of replacements
system.cpu09.icache.tags.tagsinuse           8.746705                       # Cycle average of tags in use
system.cpu09.icache.tags.total_refs               835                       # Total number of references to valid blocks.
system.cpu09.icache.tags.sampled_refs              55                       # Sample count of references to valid blocks.
system.cpu09.icache.tags.avg_refs           15.181818                       # Average number of references to valid blocks.
system.cpu09.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu09.icache.tags.occ_blocks::cpu09.inst     8.746705                       # Average occupied blocks per requestor
system.cpu09.icache.tags.occ_percent::cpu09.inst     0.017083                       # Average percentage of cache occupancy
system.cpu09.icache.tags.occ_percent::total     0.017083                       # Average percentage of cache occupancy
system.cpu09.icache.tags.occ_task_id_blocks::1024           55                       # Occupied blocks per task id
system.cpu09.icache.tags.age_task_id_blocks_1024::0           55                       # Occupied blocks per task id
system.cpu09.icache.tags.occ_task_id_percent::1024     0.107422                       # Percentage of cache occupancy per task id
system.cpu09.icache.tags.tag_accesses            1877                       # Number of tag accesses
system.cpu09.icache.tags.data_accesses           1877                       # Number of data accesses
system.cpu09.icache.ReadReq_hits::cpu09.inst          835                       # number of ReadReq hits
system.cpu09.icache.ReadReq_hits::total           835                       # number of ReadReq hits
system.cpu09.icache.demand_hits::cpu09.inst          835                       # number of demand (read+write) hits
system.cpu09.icache.demand_hits::total            835                       # number of demand (read+write) hits
system.cpu09.icache.overall_hits::cpu09.inst          835                       # number of overall hits
system.cpu09.icache.overall_hits::total           835                       # number of overall hits
system.cpu09.icache.ReadReq_misses::cpu09.inst           76                       # number of ReadReq misses
system.cpu09.icache.ReadReq_misses::total           76                       # number of ReadReq misses
system.cpu09.icache.demand_misses::cpu09.inst           76                       # number of demand (read+write) misses
system.cpu09.icache.demand_misses::total           76                       # number of demand (read+write) misses
system.cpu09.icache.overall_misses::cpu09.inst           76                       # number of overall misses
system.cpu09.icache.overall_misses::total           76                       # number of overall misses
system.cpu09.icache.ReadReq_miss_latency::cpu09.inst      7517749                       # number of ReadReq miss cycles
system.cpu09.icache.ReadReq_miss_latency::total      7517749                       # number of ReadReq miss cycles
system.cpu09.icache.demand_miss_latency::cpu09.inst      7517749                       # number of demand (read+write) miss cycles
system.cpu09.icache.demand_miss_latency::total      7517749                       # number of demand (read+write) miss cycles
system.cpu09.icache.overall_miss_latency::cpu09.inst      7517749                       # number of overall miss cycles
system.cpu09.icache.overall_miss_latency::total      7517749                       # number of overall miss cycles
system.cpu09.icache.ReadReq_accesses::cpu09.inst          911                       # number of ReadReq accesses(hits+misses)
system.cpu09.icache.ReadReq_accesses::total          911                       # number of ReadReq accesses(hits+misses)
system.cpu09.icache.demand_accesses::cpu09.inst          911                       # number of demand (read+write) accesses
system.cpu09.icache.demand_accesses::total          911                       # number of demand (read+write) accesses
system.cpu09.icache.overall_accesses::cpu09.inst          911                       # number of overall (read+write) accesses
system.cpu09.icache.overall_accesses::total          911                       # number of overall (read+write) accesses
system.cpu09.icache.ReadReq_miss_rate::cpu09.inst     0.083425                       # miss rate for ReadReq accesses
system.cpu09.icache.ReadReq_miss_rate::total     0.083425                       # miss rate for ReadReq accesses
system.cpu09.icache.demand_miss_rate::cpu09.inst     0.083425                       # miss rate for demand accesses
system.cpu09.icache.demand_miss_rate::total     0.083425                       # miss rate for demand accesses
system.cpu09.icache.overall_miss_rate::cpu09.inst     0.083425                       # miss rate for overall accesses
system.cpu09.icache.overall_miss_rate::total     0.083425                       # miss rate for overall accesses
system.cpu09.icache.ReadReq_avg_miss_latency::cpu09.inst 98917.750000                       # average ReadReq miss latency
system.cpu09.icache.ReadReq_avg_miss_latency::total 98917.750000                       # average ReadReq miss latency
system.cpu09.icache.demand_avg_miss_latency::cpu09.inst 98917.750000                       # average overall miss latency
system.cpu09.icache.demand_avg_miss_latency::total 98917.750000                       # average overall miss latency
system.cpu09.icache.overall_avg_miss_latency::cpu09.inst 98917.750000                       # average overall miss latency
system.cpu09.icache.overall_avg_miss_latency::total 98917.750000                       # average overall miss latency
system.cpu09.icache.blocked_cycles::no_mshrs          112                       # number of cycles access was blocked
system.cpu09.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu09.icache.blocked::no_mshrs               2                       # number of cycles access was blocked
system.cpu09.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu09.icache.avg_blocked_cycles::no_mshrs           56                       # average number of cycles each access was blocked
system.cpu09.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu09.icache.fast_writes                     0                       # number of fast writes performed
system.cpu09.icache.cache_copies                    0                       # number of cache copies performed
system.cpu09.icache.ReadReq_mshr_hits::cpu09.inst           21                       # number of ReadReq MSHR hits
system.cpu09.icache.ReadReq_mshr_hits::total           21                       # number of ReadReq MSHR hits
system.cpu09.icache.demand_mshr_hits::cpu09.inst           21                       # number of demand (read+write) MSHR hits
system.cpu09.icache.demand_mshr_hits::total           21                       # number of demand (read+write) MSHR hits
system.cpu09.icache.overall_mshr_hits::cpu09.inst           21                       # number of overall MSHR hits
system.cpu09.icache.overall_mshr_hits::total           21                       # number of overall MSHR hits
system.cpu09.icache.ReadReq_mshr_misses::cpu09.inst           55                       # number of ReadReq MSHR misses
system.cpu09.icache.ReadReq_mshr_misses::total           55                       # number of ReadReq MSHR misses
system.cpu09.icache.demand_mshr_misses::cpu09.inst           55                       # number of demand (read+write) MSHR misses
system.cpu09.icache.demand_mshr_misses::total           55                       # number of demand (read+write) MSHR misses
system.cpu09.icache.overall_mshr_misses::cpu09.inst           55                       # number of overall MSHR misses
system.cpu09.icache.overall_mshr_misses::total           55                       # number of overall MSHR misses
system.cpu09.icache.ReadReq_mshr_miss_latency::cpu09.inst      5775251                       # number of ReadReq MSHR miss cycles
system.cpu09.icache.ReadReq_mshr_miss_latency::total      5775251                       # number of ReadReq MSHR miss cycles
system.cpu09.icache.demand_mshr_miss_latency::cpu09.inst      5775251                       # number of demand (read+write) MSHR miss cycles
system.cpu09.icache.demand_mshr_miss_latency::total      5775251                       # number of demand (read+write) MSHR miss cycles
system.cpu09.icache.overall_mshr_miss_latency::cpu09.inst      5775251                       # number of overall MSHR miss cycles
system.cpu09.icache.overall_mshr_miss_latency::total      5775251                       # number of overall MSHR miss cycles
system.cpu09.icache.ReadReq_mshr_miss_rate::cpu09.inst     0.060373                       # mshr miss rate for ReadReq accesses
system.cpu09.icache.ReadReq_mshr_miss_rate::total     0.060373                       # mshr miss rate for ReadReq accesses
system.cpu09.icache.demand_mshr_miss_rate::cpu09.inst     0.060373                       # mshr miss rate for demand accesses
system.cpu09.icache.demand_mshr_miss_rate::total     0.060373                       # mshr miss rate for demand accesses
system.cpu09.icache.overall_mshr_miss_rate::cpu09.inst     0.060373                       # mshr miss rate for overall accesses
system.cpu09.icache.overall_mshr_miss_rate::total     0.060373                       # mshr miss rate for overall accesses
system.cpu09.icache.ReadReq_avg_mshr_miss_latency::cpu09.inst 105004.563636                       # average ReadReq mshr miss latency
system.cpu09.icache.ReadReq_avg_mshr_miss_latency::total 105004.563636                       # average ReadReq mshr miss latency
system.cpu09.icache.demand_avg_mshr_miss_latency::cpu09.inst 105004.563636                       # average overall mshr miss latency
system.cpu09.icache.demand_avg_mshr_miss_latency::total 105004.563636                       # average overall mshr miss latency
system.cpu09.icache.overall_avg_mshr_miss_latency::cpu09.inst 105004.563636                       # average overall mshr miss latency
system.cpu09.icache.overall_avg_mshr_miss_latency::total 105004.563636                       # average overall mshr miss latency
system.cpu09.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu10.branchPred.lookups                  7885                       # Number of BP lookups
system.cpu10.branchPred.condPredicted            7392                       # Number of conditional branches predicted
system.cpu10.branchPred.condIncorrect             117                       # Number of conditional branches incorrect
system.cpu10.branchPred.BTBLookups               7613                       # Number of BTB lookups
system.cpu10.branchPred.BTBHits                  3899                       # Number of BTB hits
system.cpu10.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu10.branchPred.BTBHitPct           51.215027                       # BTB Hit Percentage
system.cpu10.branchPred.usedRAS                   204                       # Number of times the RAS was used to get a target.
system.cpu10.branchPred.RASInCorrect                1                       # Number of incorrect RAS predictions.
system.cpu10.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu10.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu10.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu10.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu10.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu10.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu10.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu10.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu10.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu10.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu10.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu10.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu10.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu10.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu10.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu10.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu10.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu10.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu10.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu10.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu10.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu10.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu10.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu10.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu10.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu10.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu10.dstage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu10.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu10.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu10.dtb.walker.walks                       0                       # Table walker walks requested
system.cpu10.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu10.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu10.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu10.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu10.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu10.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu10.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu10.dtb.inst_hits                          0                       # ITB inst hits
system.cpu10.dtb.inst_misses                        0                       # ITB inst misses
system.cpu10.dtb.read_hits                          0                       # DTB read hits
system.cpu10.dtb.read_misses                        0                       # DTB read misses
system.cpu10.dtb.write_hits                         0                       # DTB write hits
system.cpu10.dtb.write_misses                       0                       # DTB write misses
system.cpu10.dtb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu10.dtb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu10.dtb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu10.dtb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu10.dtb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu10.dtb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu10.dtb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu10.dtb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu10.dtb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu10.dtb.read_accesses                      0                       # DTB read accesses
system.cpu10.dtb.write_accesses                     0                       # DTB write accesses
system.cpu10.dtb.inst_accesses                      0                       # ITB inst accesses
system.cpu10.dtb.hits                               0                       # DTB hits
system.cpu10.dtb.misses                             0                       # DTB misses
system.cpu10.dtb.accesses                           0                       # DTB accesses
system.cpu10.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu10.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu10.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu10.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu10.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu10.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu10.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu10.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu10.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu10.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu10.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu10.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu10.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu10.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu10.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu10.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu10.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu10.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu10.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu10.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu10.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu10.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu10.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu10.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu10.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu10.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu10.istage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu10.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu10.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu10.itb.walker.walks                       0                       # Table walker walks requested
system.cpu10.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu10.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu10.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu10.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu10.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu10.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu10.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu10.itb.inst_hits                          0                       # ITB inst hits
system.cpu10.itb.inst_misses                        0                       # ITB inst misses
system.cpu10.itb.read_hits                          0                       # DTB read hits
system.cpu10.itb.read_misses                        0                       # DTB read misses
system.cpu10.itb.write_hits                         0                       # DTB write hits
system.cpu10.itb.write_misses                       0                       # DTB write misses
system.cpu10.itb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu10.itb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu10.itb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu10.itb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu10.itb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu10.itb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu10.itb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu10.itb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu10.itb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu10.itb.read_accesses                      0                       # DTB read accesses
system.cpu10.itb.write_accesses                     0                       # DTB write accesses
system.cpu10.itb.inst_accesses                      0                       # ITB inst accesses
system.cpu10.itb.hits                               0                       # DTB hits
system.cpu10.itb.misses                             0                       # DTB misses
system.cpu10.itb.accesses                           0                       # DTB accesses
system.cpu10.numCycles                          17820                       # number of cpu cycles simulated
system.cpu10.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu10.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu10.fetch.icacheStallCycles             2392                       # Number of cycles fetch is stalled on an Icache miss
system.cpu10.fetch.Insts                        32377                       # Number of instructions fetch has processed
system.cpu10.fetch.Branches                      7885                       # Number of branches that fetch encountered
system.cpu10.fetch.predictedBranches             4103                       # Number of branches that fetch has predicted taken
system.cpu10.fetch.Cycles                        9800                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu10.fetch.SquashCycles                   305                       # Number of cycles fetch has spent squashing
system.cpu10.fetch.MiscStallCycles                  2                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu10.fetch.NoActiveThreadStallCycles            1                       # Number of stall cycles due to no active thread to fetch from
system.cpu10.fetch.PendingTrapStallCycles            6                       # Number of stall cycles due to pending traps
system.cpu10.fetch.IcacheWaitRetryStallCycles           13                       # Number of stall cycles due to full MSHR
system.cpu10.fetch.CacheLines                     819                       # Number of cache lines fetched
system.cpu10.fetch.IcacheSquashes                  56                       # Number of outstanding Icache misses that were squashed
system.cpu10.fetch.rateDist::samples            12366                       # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.rateDist::mean            2.771874                       # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.rateDist::stdev           3.685201                       # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.rateDist::0                   7589     61.37%     61.37% # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.rateDist::1                    203      1.64%     63.01% # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.rateDist::2                     44      0.36%     63.37% # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.rateDist::3                    187      1.51%     64.88% # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.rateDist::4                    119      0.96%     65.84% # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.rateDist::5                    170      1.37%     67.22% # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.rateDist::6                    130      1.05%     68.27% # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.rateDist::7                     73      0.59%     68.86% # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.rateDist::8                   3851     31.14%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.rateDist::max_value              8                       # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.rateDist::total              12366                       # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.branchRate                0.442480                       # Number of branch fetches per cycle
system.cpu10.fetch.rate                      1.816891                       # Number of inst fetches per cycle
system.cpu10.decode.IdleCycles                   2773                       # Number of cycles decode is idle
system.cpu10.decode.BlockedCycles                5252                       # Number of cycles decode is blocked
system.cpu10.decode.RunCycles                    1606                       # Number of cycles decode is running
system.cpu10.decode.UnblockCycles                2610                       # Number of cycles decode is unblocking
system.cpu10.decode.SquashCycles                  124                       # Number of cycles decode is squashing
system.cpu10.decode.BranchResolved                230                       # Number of times decode resolved a branch
system.cpu10.decode.BranchMispred                  28                       # Number of times decode detected a branch misprediction
system.cpu10.decode.DecodedInsts                31658                       # Number of instructions handled by decode
system.cpu10.decode.SquashedInsts                 101                       # Number of squashed instructions handled by decode
system.cpu10.rename.SquashCycles                  124                       # Number of cycles rename is squashing
system.cpu10.rename.IdleCycles                   3112                       # Number of cycles rename is idle
system.cpu10.rename.BlockCycles                   846                       # Number of cycles rename is blocking
system.cpu10.rename.serializeStallCycles         2520                       # count of cycles rename stalled for serializing inst
system.cpu10.rename.RunCycles                    3847                       # Number of cycles rename is running
system.cpu10.rename.UnblockCycles                1916                       # Number of cycles rename is unblocking
system.cpu10.rename.RenamedInsts                30998                       # Number of instructions processed by rename
system.cpu10.rename.IQFullEvents                 1640                       # Number of times rename has blocked due to IQ full
system.cpu10.rename.LQFullEvents                    8                       # Number of times rename has blocked due to LQ full
system.cpu10.rename.RenamedOperands             54105                       # Number of destination operands rename has renamed
system.cpu10.rename.RenameLookups              150161                       # Number of register rename lookups that rename has made
system.cpu10.rename.int_rename_lookups          41497                       # Number of integer rename lookups
system.cpu10.rename.CommittedMaps               48565                       # Number of HB maps that are committed
system.cpu10.rename.UndoneMaps                   5536                       # Number of HB maps that are undone due to squashing
system.cpu10.rename.serializingInsts               56                       # count of serializing insts renamed
system.cpu10.rename.tempSerializingInsts           56                       # count of temporary serializing insts renamed
system.cpu10.rename.skidInsts                    5363                       # count of insts added to the skid buffer
system.cpu10.memDep0.insertedLoads               4263                       # Number of loads inserted to the mem dependence unit.
system.cpu10.memDep0.insertedStores               907                       # Number of stores inserted to the mem dependence unit.
system.cpu10.memDep0.conflictingLoads             351                       # Number of conflicting loads.
system.cpu10.memDep0.conflictingStores            407                       # Number of conflicting stores.
system.cpu10.iq.iqInstsAdded                    30461                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu10.iq.iqNonSpecInstsAdded                87                       # Number of non-speculative instructions added to the IQ
system.cpu10.iq.iqInstsIssued                   28582                       # Number of instructions issued
system.cpu10.iq.iqSquashedInstsIssued             273                       # Number of squashed instructions issued
system.cpu10.iq.iqSquashedInstsExamined          3252                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu10.iq.iqSquashedOperandsExamined        10419                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu10.iq.iqSquashedNonSpecRemoved            6                       # Number of squashed non-spec instructions that were removed
system.cpu10.iq.issued_per_cycle::samples        12366                       # Number of insts issued each cycle
system.cpu10.iq.issued_per_cycle::mean       2.311338                       # Number of insts issued each cycle
system.cpu10.iq.issued_per_cycle::stdev      1.913946                       # Number of insts issued each cycle
system.cpu10.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu10.iq.issued_per_cycle::0              4704     38.04%     38.04% # Number of insts issued each cycle
system.cpu10.iq.issued_per_cycle::1               432      3.49%     41.53% # Number of insts issued each cycle
system.cpu10.iq.issued_per_cycle::2               318      2.57%     44.10% # Number of insts issued each cycle
system.cpu10.iq.issued_per_cycle::3               134      1.08%     45.19% # Number of insts issued each cycle
system.cpu10.iq.issued_per_cycle::4              6778     54.81%    100.00% # Number of insts issued each cycle
system.cpu10.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu10.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu10.iq.issued_per_cycle::max_value            4                       # Number of insts issued each cycle
system.cpu10.iq.issued_per_cycle::total         12366                       # Number of insts issued each cycle
system.cpu10.iq.fu_full::No_OpClass                 0                       # attempts to use FU when none available
system.cpu10.iq.fu_full::IntAlu                     0                       # attempts to use FU when none available
system.cpu10.iq.fu_full::IntMult                    0                       # attempts to use FU when none available
system.cpu10.iq.fu_full::IntDiv                     0                       # attempts to use FU when none available
system.cpu10.iq.fu_full::FloatAdd                   0                       # attempts to use FU when none available
system.cpu10.iq.fu_full::FloatCmp                   0                       # attempts to use FU when none available
system.cpu10.iq.fu_full::FloatCvt                   0                       # attempts to use FU when none available
system.cpu10.iq.fu_full::FloatMult                  0                       # attempts to use FU when none available
system.cpu10.iq.fu_full::FloatDiv                   0                       # attempts to use FU when none available
system.cpu10.iq.fu_full::FloatSqrt                  0                       # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdAdd                    0                       # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdAddAcc                 0                       # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdAlu                    0                       # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdCmp                    0                       # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdCvt                    0                       # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdMisc                   0                       # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdMult                   0                       # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdMultAcc                0                       # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdShift                  0                       # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdShiftAcc               0                       # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdSqrt                   0                       # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdFloatAdd               0                       # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdFloatAlu               0                       # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdFloatCmp               0                       # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdFloatCvt               0                       # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdFloatDiv               0                       # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdFloatMisc              0                       # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdFloatMult              0                       # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdFloatSqrt              0                       # attempts to use FU when none available
system.cpu10.iq.fu_full::MemRead                    0                       # attempts to use FU when none available
system.cpu10.iq.fu_full::MemWrite                   0                       # attempts to use FU when none available
system.cpu10.iq.fu_full::IprAccess                  0                       # attempts to use FU when none available
system.cpu10.iq.fu_full::InstPrefetch               0                       # attempts to use FU when none available
system.cpu10.iq.FU_type_0::No_OpClass               0      0.00%      0.00% # Type of FU issued
system.cpu10.iq.FU_type_0::IntAlu               23745     83.08%     83.08% # Type of FU issued
system.cpu10.iq.FU_type_0::IntMult                  3      0.01%     83.09% # Type of FU issued
system.cpu10.iq.FU_type_0::IntDiv                   0      0.00%     83.09% # Type of FU issued
system.cpu10.iq.FU_type_0::FloatAdd                 0      0.00%     83.09% # Type of FU issued
system.cpu10.iq.FU_type_0::FloatCmp                 0      0.00%     83.09% # Type of FU issued
system.cpu10.iq.FU_type_0::FloatCvt                 0      0.00%     83.09% # Type of FU issued
system.cpu10.iq.FU_type_0::FloatMult                0      0.00%     83.09% # Type of FU issued
system.cpu10.iq.FU_type_0::FloatDiv                 0      0.00%     83.09% # Type of FU issued
system.cpu10.iq.FU_type_0::FloatSqrt                0      0.00%     83.09% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdAdd                  0      0.00%     83.09% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdAddAcc               0      0.00%     83.09% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdAlu                  0      0.00%     83.09% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdCmp                  0      0.00%     83.09% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdCvt                  0      0.00%     83.09% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdMisc                 0      0.00%     83.09% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdMult                 0      0.00%     83.09% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdMultAcc              0      0.00%     83.09% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdShift                0      0.00%     83.09% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdShiftAcc             0      0.00%     83.09% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdSqrt                 0      0.00%     83.09% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdFloatAdd             0      0.00%     83.09% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdFloatAlu             0      0.00%     83.09% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdFloatCmp             0      0.00%     83.09% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdFloatCvt             0      0.00%     83.09% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdFloatDiv             0      0.00%     83.09% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdFloatMisc            0      0.00%     83.09% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdFloatMult            0      0.00%     83.09% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     83.09% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdFloatSqrt            0      0.00%     83.09% # Type of FU issued
system.cpu10.iq.FU_type_0::MemRead               4104     14.36%     97.45% # Type of FU issued
system.cpu10.iq.FU_type_0::MemWrite               730      2.55%    100.00% # Type of FU issued
system.cpu10.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu10.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu10.iq.FU_type_0::total                28582                       # Type of FU issued
system.cpu10.iq.rate                         1.603928                       # Inst issue rate
system.cpu10.iq.fu_busy_cnt                         0                       # FU busy when requested
system.cpu10.iq.fu_busy_rate                        0                       # FU busy rate (busy events/executed inst)
system.cpu10.iq.int_inst_queue_reads            69803                       # Number of integer instruction queue reads
system.cpu10.iq.int_inst_queue_writes           33809                       # Number of integer instruction queue writes
system.cpu10.iq.int_inst_queue_wakeup_accesses        28348                       # Number of integer instruction queue wakeup accesses
system.cpu10.iq.fp_inst_queue_reads                 0                       # Number of floating instruction queue reads
system.cpu10.iq.fp_inst_queue_writes                0                       # Number of floating instruction queue writes
system.cpu10.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu10.iq.int_alu_accesses                28582                       # Number of integer alu accesses
system.cpu10.iq.fp_alu_accesses                     0                       # Number of floating point alu accesses
system.cpu10.iew.lsq.thread0.forwLoads              8                       # Number of loads that had data forwarded from stores
system.cpu10.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu10.iew.lsq.thread0.squashedLoads          481                       # Number of loads squashed
system.cpu10.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu10.iew.lsq.thread0.memOrderViolation            9                       # Number of memory ordering violations
system.cpu10.iew.lsq.thread0.squashedStores          276                       # Number of stores squashed
system.cpu10.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu10.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu10.iew.lsq.thread0.rescheduledLoads           40                       # Number of loads that were rescheduled
system.cpu10.iew.lsq.thread0.cacheBlocked           22                       # Number of times an access to memory failed due to the cache being blocked
system.cpu10.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu10.iew.iewSquashCycles                  124                       # Number of cycles IEW is squashing
system.cpu10.iew.iewBlockCycles                   340                       # Number of cycles IEW is blocking
system.cpu10.iew.iewUnblockCycles                 498                       # Number of cycles IEW is unblocking
system.cpu10.iew.iewDispatchedInsts             30551                       # Number of instructions dispatched to IQ
system.cpu10.iew.iewDispSquashedInsts              32                       # Number of squashed instructions skipped by dispatch
system.cpu10.iew.iewDispLoadInsts                4263                       # Number of dispatched load instructions
system.cpu10.iew.iewDispStoreInsts                907                       # Number of dispatched store instructions
system.cpu10.iew.iewDispNonSpecInsts               44                       # Number of dispatched non-speculative instructions
system.cpu10.iew.iewIQFullEvents                    0                       # Number of times the IQ has become full, causing a stall
system.cpu10.iew.iewLSQFullEvents                 498                       # Number of times the LSQ has become full, causing a stall
system.cpu10.iew.memOrderViolationEvents            9                       # Number of memory order violations
system.cpu10.iew.predictedTakenIncorrect           32                       # Number of branches that were predicted taken incorrectly
system.cpu10.iew.predictedNotTakenIncorrect           59                       # Number of branches that were predicted not taken incorrectly
system.cpu10.iew.branchMispredicts                 91                       # Number of branch mispredicts detected at execute
system.cpu10.iew.iewExecutedInsts               28516                       # Number of executed instructions
system.cpu10.iew.iewExecLoadInsts                4086                       # Number of load instructions executed
system.cpu10.iew.iewExecSquashedInsts              66                       # Number of squashed instructions skipped in execute
system.cpu10.iew.exec_swp                           0                       # number of swp insts executed
system.cpu10.iew.exec_nop                           3                       # number of nop insts executed
system.cpu10.iew.exec_refs                       4789                       # number of memory reference insts executed
system.cpu10.iew.exec_branches                   6665                       # Number of branches executed
system.cpu10.iew.exec_stores                      703                       # Number of stores executed
system.cpu10.iew.exec_rate                   1.600224                       # Inst execution rate
system.cpu10.iew.wb_sent                        28395                       # cumulative count of insts sent to commit
system.cpu10.iew.wb_count                       28348                       # cumulative count of insts written-back
system.cpu10.iew.wb_producers                   20126                       # num instructions producing a value
system.cpu10.iew.wb_consumers                   40889                       # num instructions consuming a value
system.cpu10.iew.wb_penalized                       0                       # number of instrctions required to write to 'other' IQ
system.cpu10.iew.wb_rate                     1.590797                       # insts written-back per cycle
system.cpu10.iew.wb_fanout                   0.492211                       # average fanout of values written-back
system.cpu10.iew.wb_penalized_rate                  0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu10.commit.commitSquashedInsts          3193                       # The number of squashed insts skipped by commit
system.cpu10.commit.commitNonSpecStalls            81                       # The number of times commit has been forced to stall to communicate backwards
system.cpu10.commit.branchMispredicts              89                       # The number of times a branch was mispredicted
system.cpu10.commit.committed_per_cycle::samples        11901                       # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::mean     2.293589                       # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::stdev     2.565908                       # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::0         4959     41.67%     41.67% # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::1         1472     12.37%     54.04% # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::2          146      1.23%     55.26% # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::3         2013     16.91%     72.18% # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::4           68      0.57%     72.75% # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::5         2116     17.78%     90.53% # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::6          145      1.22%     91.75% # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::7           85      0.71%     92.46% # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::8          897      7.54%    100.00% # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::total        11901                       # Number of insts commited each cycle
system.cpu10.commit.committedInsts              26322                       # Number of instructions committed
system.cpu10.commit.committedOps                27296                       # Number of ops (including micro ops) committed
system.cpu10.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu10.commit.refs                         4413                       # Number of memory references committed
system.cpu10.commit.loads                        3782                       # Number of loads committed
system.cpu10.commit.membars                        39                       # Number of memory barriers committed
system.cpu10.commit.branches                     6472                       # Number of branches committed
system.cpu10.commit.fp_insts                        0                       # Number of committed floating point instructions.
system.cpu10.commit.int_insts                   20995                       # Number of committed integer instructions.
system.cpu10.commit.function_calls                105                       # Number of function calls committed.
system.cpu10.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu10.commit.op_class_0::IntAlu          22881     83.83%     83.83% # Class of committed instruction
system.cpu10.commit.op_class_0::IntMult             2      0.01%     83.83% # Class of committed instruction
system.cpu10.commit.op_class_0::IntDiv              0      0.00%     83.83% # Class of committed instruction
system.cpu10.commit.op_class_0::FloatAdd            0      0.00%     83.83% # Class of committed instruction
system.cpu10.commit.op_class_0::FloatCmp            0      0.00%     83.83% # Class of committed instruction
system.cpu10.commit.op_class_0::FloatCvt            0      0.00%     83.83% # Class of committed instruction
system.cpu10.commit.op_class_0::FloatMult            0      0.00%     83.83% # Class of committed instruction
system.cpu10.commit.op_class_0::FloatDiv            0      0.00%     83.83% # Class of committed instruction
system.cpu10.commit.op_class_0::FloatSqrt            0      0.00%     83.83% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdAdd             0      0.00%     83.83% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdAddAcc            0      0.00%     83.83% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdAlu             0      0.00%     83.83% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdCmp             0      0.00%     83.83% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdCvt             0      0.00%     83.83% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdMisc            0      0.00%     83.83% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdMult            0      0.00%     83.83% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdMultAcc            0      0.00%     83.83% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdShift            0      0.00%     83.83% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdShiftAcc            0      0.00%     83.83% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdSqrt            0      0.00%     83.83% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdFloatAdd            0      0.00%     83.83% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdFloatAlu            0      0.00%     83.83% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdFloatCmp            0      0.00%     83.83% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdFloatCvt            0      0.00%     83.83% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdFloatDiv            0      0.00%     83.83% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdFloatMisc            0      0.00%     83.83% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdFloatMult            0      0.00%     83.83% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdFloatMultAcc            0      0.00%     83.83% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdFloatSqrt            0      0.00%     83.83% # Class of committed instruction
system.cpu10.commit.op_class_0::MemRead          3782     13.86%     97.69% # Class of committed instruction
system.cpu10.commit.op_class_0::MemWrite          631      2.31%    100.00% # Class of committed instruction
system.cpu10.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu10.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu10.commit.op_class_0::total           27296                       # Class of committed instruction
system.cpu10.commit.bw_lim_events                 897                       # number cycles where commit BW limit reached
system.cpu10.rob.rob_reads                      41090                       # The number of ROB reads
system.cpu10.rob.rob_writes                     61513                       # The number of ROB writes
system.cpu10.timesIdled                            41                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu10.idleCycles                          5454                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu10.quiesceCycles                      65239                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu10.committedInsts                     26322                       # Number of Instructions Simulated
system.cpu10.committedOps                       27296                       # Number of Ops (including micro ops) Simulated
system.cpu10.cpi                             0.677000                       # CPI: Cycles Per Instruction
system.cpu10.cpi_total                       0.677000                       # CPI: Total CPI of All Threads
system.cpu10.ipc                             1.477104                       # IPC: Instructions Per Cycle
system.cpu10.ipc_total                       1.477104                       # IPC: Total IPC of All Threads
system.cpu10.int_regfile_reads                  37933                       # number of integer regfile reads
system.cpu10.int_regfile_writes                 12049                       # number of integer regfile writes
system.cpu10.fp_regfile_writes                    160                       # number of floating regfile writes
system.cpu10.cc_regfile_reads                   97452                       # number of cc regfile reads
system.cpu10.cc_regfile_writes                  38175                       # number of cc regfile writes
system.cpu10.misc_regfile_reads                  5485                       # number of misc regfile reads
system.cpu10.misc_regfile_writes                   47                       # number of misc regfile writes
system.cpu10.dcache.tags.replacements               0                       # number of replacements
system.cpu10.dcache.tags.tagsinuse           4.895900                       # Cycle average of tags in use
system.cpu10.dcache.tags.total_refs              4538                       # Total number of references to valid blocks.
system.cpu10.dcache.tags.sampled_refs              27                       # Sample count of references to valid blocks.
system.cpu10.dcache.tags.avg_refs          168.074074                       # Average number of references to valid blocks.
system.cpu10.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu10.dcache.tags.occ_blocks::cpu10.data     4.895900                       # Average occupied blocks per requestor
system.cpu10.dcache.tags.occ_percent::cpu10.data     0.004781                       # Average percentage of cache occupancy
system.cpu10.dcache.tags.occ_percent::total     0.004781                       # Average percentage of cache occupancy
system.cpu10.dcache.tags.occ_task_id_blocks::1024           27                       # Occupied blocks per task id
system.cpu10.dcache.tags.age_task_id_blocks_1024::0           27                       # Occupied blocks per task id
system.cpu10.dcache.tags.occ_task_id_percent::1024     0.026367                       # Percentage of cache occupancy per task id
system.cpu10.dcache.tags.tag_accesses            9315                       # Number of tag accesses
system.cpu10.dcache.tags.data_accesses           9315                       # Number of data accesses
system.cpu10.dcache.ReadReq_hits::cpu10.data         3937                       # number of ReadReq hits
system.cpu10.dcache.ReadReq_hits::total          3937                       # number of ReadReq hits
system.cpu10.dcache.WriteReq_hits::cpu10.data          598                       # number of WriteReq hits
system.cpu10.dcache.WriteReq_hits::total          598                       # number of WriteReq hits
system.cpu10.dcache.SoftPFReq_hits::cpu10.data            2                       # number of SoftPFReq hits
system.cpu10.dcache.SoftPFReq_hits::total            2                       # number of SoftPFReq hits
system.cpu10.dcache.demand_hits::cpu10.data         4535                       # number of demand (read+write) hits
system.cpu10.dcache.demand_hits::total           4535                       # number of demand (read+write) hits
system.cpu10.dcache.overall_hits::cpu10.data         4537                       # number of overall hits
system.cpu10.dcache.overall_hits::total          4537                       # number of overall hits
system.cpu10.dcache.ReadReq_misses::cpu10.data           58                       # number of ReadReq misses
system.cpu10.dcache.ReadReq_misses::total           58                       # number of ReadReq misses
system.cpu10.dcache.WriteReq_misses::cpu10.data           19                       # number of WriteReq misses
system.cpu10.dcache.WriteReq_misses::total           19                       # number of WriteReq misses
system.cpu10.dcache.SoftPFReq_misses::cpu10.data            3                       # number of SoftPFReq misses
system.cpu10.dcache.SoftPFReq_misses::total            3                       # number of SoftPFReq misses
system.cpu10.dcache.LoadLockedReq_misses::cpu10.data           11                       # number of LoadLockedReq misses
system.cpu10.dcache.LoadLockedReq_misses::total           11                       # number of LoadLockedReq misses
system.cpu10.dcache.StoreCondReq_misses::cpu10.data            5                       # number of StoreCondReq misses
system.cpu10.dcache.StoreCondReq_misses::total            5                       # number of StoreCondReq misses
system.cpu10.dcache.demand_misses::cpu10.data           77                       # number of demand (read+write) misses
system.cpu10.dcache.demand_misses::total           77                       # number of demand (read+write) misses
system.cpu10.dcache.overall_misses::cpu10.data           80                       # number of overall misses
system.cpu10.dcache.overall_misses::total           80                       # number of overall misses
system.cpu10.dcache.ReadReq_miss_latency::cpu10.data      4840999                       # number of ReadReq miss cycles
system.cpu10.dcache.ReadReq_miss_latency::total      4840999                       # number of ReadReq miss cycles
system.cpu10.dcache.WriteReq_miss_latency::cpu10.data      3379500                       # number of WriteReq miss cycles
system.cpu10.dcache.WriteReq_miss_latency::total      3379500                       # number of WriteReq miss cycles
system.cpu10.dcache.LoadLockedReq_miss_latency::cpu10.data       177988                       # number of LoadLockedReq miss cycles
system.cpu10.dcache.LoadLockedReq_miss_latency::total       177988                       # number of LoadLockedReq miss cycles
system.cpu10.dcache.StoreCondReq_miss_latency::cpu10.data        37500                       # number of StoreCondReq miss cycles
system.cpu10.dcache.StoreCondReq_miss_latency::total        37500                       # number of StoreCondReq miss cycles
system.cpu10.dcache.StoreCondFailReq_miss_latency::cpu10.data        96000                       # number of StoreCondFailReq miss cycles
system.cpu10.dcache.StoreCondFailReq_miss_latency::total        96000                       # number of StoreCondFailReq miss cycles
system.cpu10.dcache.demand_miss_latency::cpu10.data      8220499                       # number of demand (read+write) miss cycles
system.cpu10.dcache.demand_miss_latency::total      8220499                       # number of demand (read+write) miss cycles
system.cpu10.dcache.overall_miss_latency::cpu10.data      8220499                       # number of overall miss cycles
system.cpu10.dcache.overall_miss_latency::total      8220499                       # number of overall miss cycles
system.cpu10.dcache.ReadReq_accesses::cpu10.data         3995                       # number of ReadReq accesses(hits+misses)
system.cpu10.dcache.ReadReq_accesses::total         3995                       # number of ReadReq accesses(hits+misses)
system.cpu10.dcache.WriteReq_accesses::cpu10.data          617                       # number of WriteReq accesses(hits+misses)
system.cpu10.dcache.WriteReq_accesses::total          617                       # number of WriteReq accesses(hits+misses)
system.cpu10.dcache.SoftPFReq_accesses::cpu10.data            5                       # number of SoftPFReq accesses(hits+misses)
system.cpu10.dcache.SoftPFReq_accesses::total            5                       # number of SoftPFReq accesses(hits+misses)
system.cpu10.dcache.LoadLockedReq_accesses::cpu10.data           11                       # number of LoadLockedReq accesses(hits+misses)
system.cpu10.dcache.LoadLockedReq_accesses::total           11                       # number of LoadLockedReq accesses(hits+misses)
system.cpu10.dcache.StoreCondReq_accesses::cpu10.data            5                       # number of StoreCondReq accesses(hits+misses)
system.cpu10.dcache.StoreCondReq_accesses::total            5                       # number of StoreCondReq accesses(hits+misses)
system.cpu10.dcache.demand_accesses::cpu10.data         4612                       # number of demand (read+write) accesses
system.cpu10.dcache.demand_accesses::total         4612                       # number of demand (read+write) accesses
system.cpu10.dcache.overall_accesses::cpu10.data         4617                       # number of overall (read+write) accesses
system.cpu10.dcache.overall_accesses::total         4617                       # number of overall (read+write) accesses
system.cpu10.dcache.ReadReq_miss_rate::cpu10.data     0.014518                       # miss rate for ReadReq accesses
system.cpu10.dcache.ReadReq_miss_rate::total     0.014518                       # miss rate for ReadReq accesses
system.cpu10.dcache.WriteReq_miss_rate::cpu10.data     0.030794                       # miss rate for WriteReq accesses
system.cpu10.dcache.WriteReq_miss_rate::total     0.030794                       # miss rate for WriteReq accesses
system.cpu10.dcache.SoftPFReq_miss_rate::cpu10.data     0.600000                       # miss rate for SoftPFReq accesses
system.cpu10.dcache.SoftPFReq_miss_rate::total     0.600000                       # miss rate for SoftPFReq accesses
system.cpu10.dcache.LoadLockedReq_miss_rate::cpu10.data            1                       # miss rate for LoadLockedReq accesses
system.cpu10.dcache.LoadLockedReq_miss_rate::total            1                       # miss rate for LoadLockedReq accesses
system.cpu10.dcache.StoreCondReq_miss_rate::cpu10.data            1                       # miss rate for StoreCondReq accesses
system.cpu10.dcache.StoreCondReq_miss_rate::total            1                       # miss rate for StoreCondReq accesses
system.cpu10.dcache.demand_miss_rate::cpu10.data     0.016696                       # miss rate for demand accesses
system.cpu10.dcache.demand_miss_rate::total     0.016696                       # miss rate for demand accesses
system.cpu10.dcache.overall_miss_rate::cpu10.data     0.017327                       # miss rate for overall accesses
system.cpu10.dcache.overall_miss_rate::total     0.017327                       # miss rate for overall accesses
system.cpu10.dcache.ReadReq_avg_miss_latency::cpu10.data 83465.500000                       # average ReadReq miss latency
system.cpu10.dcache.ReadReq_avg_miss_latency::total 83465.500000                       # average ReadReq miss latency
system.cpu10.dcache.WriteReq_avg_miss_latency::cpu10.data 177868.421053                       # average WriteReq miss latency
system.cpu10.dcache.WriteReq_avg_miss_latency::total 177868.421053                       # average WriteReq miss latency
system.cpu10.dcache.LoadLockedReq_avg_miss_latency::cpu10.data 16180.727273                       # average LoadLockedReq miss latency
system.cpu10.dcache.LoadLockedReq_avg_miss_latency::total 16180.727273                       # average LoadLockedReq miss latency
system.cpu10.dcache.StoreCondReq_avg_miss_latency::cpu10.data         7500                       # average StoreCondReq miss latency
system.cpu10.dcache.StoreCondReq_avg_miss_latency::total         7500                       # average StoreCondReq miss latency
system.cpu10.dcache.StoreCondFailReq_avg_miss_latency::cpu10.data          inf                       # average StoreCondFailReq miss latency
system.cpu10.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu10.dcache.demand_avg_miss_latency::cpu10.data 106759.727273                       # average overall miss latency
system.cpu10.dcache.demand_avg_miss_latency::total 106759.727273                       # average overall miss latency
system.cpu10.dcache.overall_avg_miss_latency::cpu10.data 102756.237500                       # average overall miss latency
system.cpu10.dcache.overall_avg_miss_latency::total 102756.237500                       # average overall miss latency
system.cpu10.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu10.dcache.blocked_cycles::no_targets           81                       # number of cycles access was blocked
system.cpu10.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu10.dcache.blocked::no_targets             1                       # number of cycles access was blocked
system.cpu10.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu10.dcache.avg_blocked_cycles::no_targets           81                       # average number of cycles each access was blocked
system.cpu10.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu10.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu10.dcache.ReadReq_mshr_hits::cpu10.data           30                       # number of ReadReq MSHR hits
system.cpu10.dcache.ReadReq_mshr_hits::total           30                       # number of ReadReq MSHR hits
system.cpu10.dcache.WriteReq_mshr_hits::cpu10.data           12                       # number of WriteReq MSHR hits
system.cpu10.dcache.WriteReq_mshr_hits::total           12                       # number of WriteReq MSHR hits
system.cpu10.dcache.demand_mshr_hits::cpu10.data           42                       # number of demand (read+write) MSHR hits
system.cpu10.dcache.demand_mshr_hits::total           42                       # number of demand (read+write) MSHR hits
system.cpu10.dcache.overall_mshr_hits::cpu10.data           42                       # number of overall MSHR hits
system.cpu10.dcache.overall_mshr_hits::total           42                       # number of overall MSHR hits
system.cpu10.dcache.ReadReq_mshr_misses::cpu10.data           28                       # number of ReadReq MSHR misses
system.cpu10.dcache.ReadReq_mshr_misses::total           28                       # number of ReadReq MSHR misses
system.cpu10.dcache.WriteReq_mshr_misses::cpu10.data            7                       # number of WriteReq MSHR misses
system.cpu10.dcache.WriteReq_mshr_misses::total            7                       # number of WriteReq MSHR misses
system.cpu10.dcache.SoftPFReq_mshr_misses::cpu10.data            2                       # number of SoftPFReq MSHR misses
system.cpu10.dcache.SoftPFReq_mshr_misses::total            2                       # number of SoftPFReq MSHR misses
system.cpu10.dcache.LoadLockedReq_mshr_misses::cpu10.data           11                       # number of LoadLockedReq MSHR misses
system.cpu10.dcache.LoadLockedReq_mshr_misses::total           11                       # number of LoadLockedReq MSHR misses
system.cpu10.dcache.StoreCondReq_mshr_misses::cpu10.data            5                       # number of StoreCondReq MSHR misses
system.cpu10.dcache.StoreCondReq_mshr_misses::total            5                       # number of StoreCondReq MSHR misses
system.cpu10.dcache.demand_mshr_misses::cpu10.data           35                       # number of demand (read+write) MSHR misses
system.cpu10.dcache.demand_mshr_misses::total           35                       # number of demand (read+write) MSHR misses
system.cpu10.dcache.overall_mshr_misses::cpu10.data           37                       # number of overall MSHR misses
system.cpu10.dcache.overall_mshr_misses::total           37                       # number of overall MSHR misses
system.cpu10.dcache.ReadReq_mshr_miss_latency::cpu10.data      1523251                       # number of ReadReq MSHR miss cycles
system.cpu10.dcache.ReadReq_mshr_miss_latency::total      1523251                       # number of ReadReq MSHR miss cycles
system.cpu10.dcache.WriteReq_mshr_miss_latency::cpu10.data      1037000                       # number of WriteReq MSHR miss cycles
system.cpu10.dcache.WriteReq_mshr_miss_latency::total      1037000                       # number of WriteReq MSHR miss cycles
system.cpu10.dcache.SoftPFReq_mshr_miss_latency::cpu10.data        18000                       # number of SoftPFReq MSHR miss cycles
system.cpu10.dcache.SoftPFReq_mshr_miss_latency::total        18000                       # number of SoftPFReq MSHR miss cycles
system.cpu10.dcache.LoadLockedReq_mshr_miss_latency::cpu10.data       141012                       # number of LoadLockedReq MSHR miss cycles
system.cpu10.dcache.LoadLockedReq_mshr_miss_latency::total       141012                       # number of LoadLockedReq MSHR miss cycles
system.cpu10.dcache.StoreCondReq_mshr_miss_latency::cpu10.data        28500                       # number of StoreCondReq MSHR miss cycles
system.cpu10.dcache.StoreCondReq_mshr_miss_latency::total        28500                       # number of StoreCondReq MSHR miss cycles
system.cpu10.dcache.StoreCondFailReq_mshr_miss_latency::cpu10.data        90000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu10.dcache.StoreCondFailReq_mshr_miss_latency::total        90000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu10.dcache.demand_mshr_miss_latency::cpu10.data      2560251                       # number of demand (read+write) MSHR miss cycles
system.cpu10.dcache.demand_mshr_miss_latency::total      2560251                       # number of demand (read+write) MSHR miss cycles
system.cpu10.dcache.overall_mshr_miss_latency::cpu10.data      2578251                       # number of overall MSHR miss cycles
system.cpu10.dcache.overall_mshr_miss_latency::total      2578251                       # number of overall MSHR miss cycles
system.cpu10.dcache.ReadReq_mshr_miss_rate::cpu10.data     0.007009                       # mshr miss rate for ReadReq accesses
system.cpu10.dcache.ReadReq_mshr_miss_rate::total     0.007009                       # mshr miss rate for ReadReq accesses
system.cpu10.dcache.WriteReq_mshr_miss_rate::cpu10.data     0.011345                       # mshr miss rate for WriteReq accesses
system.cpu10.dcache.WriteReq_mshr_miss_rate::total     0.011345                       # mshr miss rate for WriteReq accesses
system.cpu10.dcache.SoftPFReq_mshr_miss_rate::cpu10.data     0.400000                       # mshr miss rate for SoftPFReq accesses
system.cpu10.dcache.SoftPFReq_mshr_miss_rate::total     0.400000                       # mshr miss rate for SoftPFReq accesses
system.cpu10.dcache.LoadLockedReq_mshr_miss_rate::cpu10.data            1                       # mshr miss rate for LoadLockedReq accesses
system.cpu10.dcache.LoadLockedReq_mshr_miss_rate::total            1                       # mshr miss rate for LoadLockedReq accesses
system.cpu10.dcache.StoreCondReq_mshr_miss_rate::cpu10.data            1                       # mshr miss rate for StoreCondReq accesses
system.cpu10.dcache.StoreCondReq_mshr_miss_rate::total            1                       # mshr miss rate for StoreCondReq accesses
system.cpu10.dcache.demand_mshr_miss_rate::cpu10.data     0.007589                       # mshr miss rate for demand accesses
system.cpu10.dcache.demand_mshr_miss_rate::total     0.007589                       # mshr miss rate for demand accesses
system.cpu10.dcache.overall_mshr_miss_rate::cpu10.data     0.008014                       # mshr miss rate for overall accesses
system.cpu10.dcache.overall_mshr_miss_rate::total     0.008014                       # mshr miss rate for overall accesses
system.cpu10.dcache.ReadReq_avg_mshr_miss_latency::cpu10.data 54401.821429                       # average ReadReq mshr miss latency
system.cpu10.dcache.ReadReq_avg_mshr_miss_latency::total 54401.821429                       # average ReadReq mshr miss latency
system.cpu10.dcache.WriteReq_avg_mshr_miss_latency::cpu10.data 148142.857143                       # average WriteReq mshr miss latency
system.cpu10.dcache.WriteReq_avg_mshr_miss_latency::total 148142.857143                       # average WriteReq mshr miss latency
system.cpu10.dcache.SoftPFReq_avg_mshr_miss_latency::cpu10.data         9000                       # average SoftPFReq mshr miss latency
system.cpu10.dcache.SoftPFReq_avg_mshr_miss_latency::total         9000                       # average SoftPFReq mshr miss latency
system.cpu10.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu10.data 12819.272727                       # average LoadLockedReq mshr miss latency
system.cpu10.dcache.LoadLockedReq_avg_mshr_miss_latency::total 12819.272727                       # average LoadLockedReq mshr miss latency
system.cpu10.dcache.StoreCondReq_avg_mshr_miss_latency::cpu10.data         5700                       # average StoreCondReq mshr miss latency
system.cpu10.dcache.StoreCondReq_avg_mshr_miss_latency::total         5700                       # average StoreCondReq mshr miss latency
system.cpu10.dcache.StoreCondFailReq_avg_mshr_miss_latency::cpu10.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu10.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu10.dcache.demand_avg_mshr_miss_latency::cpu10.data 73150.028571                       # average overall mshr miss latency
system.cpu10.dcache.demand_avg_mshr_miss_latency::total 73150.028571                       # average overall mshr miss latency
system.cpu10.dcache.overall_avg_mshr_miss_latency::cpu10.data 69682.459459                       # average overall mshr miss latency
system.cpu10.dcache.overall_avg_mshr_miss_latency::total 69682.459459                       # average overall mshr miss latency
system.cpu10.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu10.icache.tags.replacements               0                       # number of replacements
system.cpu10.icache.tags.tagsinuse           8.172463                       # Cycle average of tags in use
system.cpu10.icache.tags.total_refs               748                       # Total number of references to valid blocks.
system.cpu10.icache.tags.sampled_refs              52                       # Sample count of references to valid blocks.
system.cpu10.icache.tags.avg_refs           14.384615                       # Average number of references to valid blocks.
system.cpu10.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu10.icache.tags.occ_blocks::cpu10.inst     8.172463                       # Average occupied blocks per requestor
system.cpu10.icache.tags.occ_percent::cpu10.inst     0.015962                       # Average percentage of cache occupancy
system.cpu10.icache.tags.occ_percent::total     0.015962                       # Average percentage of cache occupancy
system.cpu10.icache.tags.occ_task_id_blocks::1024           52                       # Occupied blocks per task id
system.cpu10.icache.tags.age_task_id_blocks_1024::0           52                       # Occupied blocks per task id
system.cpu10.icache.tags.occ_task_id_percent::1024     0.101562                       # Percentage of cache occupancy per task id
system.cpu10.icache.tags.tag_accesses            1690                       # Number of tag accesses
system.cpu10.icache.tags.data_accesses           1690                       # Number of data accesses
system.cpu10.icache.ReadReq_hits::cpu10.inst          748                       # number of ReadReq hits
system.cpu10.icache.ReadReq_hits::total           748                       # number of ReadReq hits
system.cpu10.icache.demand_hits::cpu10.inst          748                       # number of demand (read+write) hits
system.cpu10.icache.demand_hits::total            748                       # number of demand (read+write) hits
system.cpu10.icache.overall_hits::cpu10.inst          748                       # number of overall hits
system.cpu10.icache.overall_hits::total           748                       # number of overall hits
system.cpu10.icache.ReadReq_misses::cpu10.inst           71                       # number of ReadReq misses
system.cpu10.icache.ReadReq_misses::total           71                       # number of ReadReq misses
system.cpu10.icache.demand_misses::cpu10.inst           71                       # number of demand (read+write) misses
system.cpu10.icache.demand_misses::total           71                       # number of demand (read+write) misses
system.cpu10.icache.overall_misses::cpu10.inst           71                       # number of overall misses
system.cpu10.icache.overall_misses::total           71                       # number of overall misses
system.cpu10.icache.ReadReq_miss_latency::cpu10.inst      6813749                       # number of ReadReq miss cycles
system.cpu10.icache.ReadReq_miss_latency::total      6813749                       # number of ReadReq miss cycles
system.cpu10.icache.demand_miss_latency::cpu10.inst      6813749                       # number of demand (read+write) miss cycles
system.cpu10.icache.demand_miss_latency::total      6813749                       # number of demand (read+write) miss cycles
system.cpu10.icache.overall_miss_latency::cpu10.inst      6813749                       # number of overall miss cycles
system.cpu10.icache.overall_miss_latency::total      6813749                       # number of overall miss cycles
system.cpu10.icache.ReadReq_accesses::cpu10.inst          819                       # number of ReadReq accesses(hits+misses)
system.cpu10.icache.ReadReq_accesses::total          819                       # number of ReadReq accesses(hits+misses)
system.cpu10.icache.demand_accesses::cpu10.inst          819                       # number of demand (read+write) accesses
system.cpu10.icache.demand_accesses::total          819                       # number of demand (read+write) accesses
system.cpu10.icache.overall_accesses::cpu10.inst          819                       # number of overall (read+write) accesses
system.cpu10.icache.overall_accesses::total          819                       # number of overall (read+write) accesses
system.cpu10.icache.ReadReq_miss_rate::cpu10.inst     0.086691                       # miss rate for ReadReq accesses
system.cpu10.icache.ReadReq_miss_rate::total     0.086691                       # miss rate for ReadReq accesses
system.cpu10.icache.demand_miss_rate::cpu10.inst     0.086691                       # miss rate for demand accesses
system.cpu10.icache.demand_miss_rate::total     0.086691                       # miss rate for demand accesses
system.cpu10.icache.overall_miss_rate::cpu10.inst     0.086691                       # miss rate for overall accesses
system.cpu10.icache.overall_miss_rate::total     0.086691                       # miss rate for overall accesses
system.cpu10.icache.ReadReq_avg_miss_latency::cpu10.inst 95968.295775                       # average ReadReq miss latency
system.cpu10.icache.ReadReq_avg_miss_latency::total 95968.295775                       # average ReadReq miss latency
system.cpu10.icache.demand_avg_miss_latency::cpu10.inst 95968.295775                       # average overall miss latency
system.cpu10.icache.demand_avg_miss_latency::total 95968.295775                       # average overall miss latency
system.cpu10.icache.overall_avg_miss_latency::cpu10.inst 95968.295775                       # average overall miss latency
system.cpu10.icache.overall_avg_miss_latency::total 95968.295775                       # average overall miss latency
system.cpu10.icache.blocked_cycles::no_mshrs          130                       # number of cycles access was blocked
system.cpu10.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu10.icache.blocked::no_mshrs               1                       # number of cycles access was blocked
system.cpu10.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu10.icache.avg_blocked_cycles::no_mshrs          130                       # average number of cycles each access was blocked
system.cpu10.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu10.icache.fast_writes                     0                       # number of fast writes performed
system.cpu10.icache.cache_copies                    0                       # number of cache copies performed
system.cpu10.icache.ReadReq_mshr_hits::cpu10.inst           19                       # number of ReadReq MSHR hits
system.cpu10.icache.ReadReq_mshr_hits::total           19                       # number of ReadReq MSHR hits
system.cpu10.icache.demand_mshr_hits::cpu10.inst           19                       # number of demand (read+write) MSHR hits
system.cpu10.icache.demand_mshr_hits::total           19                       # number of demand (read+write) MSHR hits
system.cpu10.icache.overall_mshr_hits::cpu10.inst           19                       # number of overall MSHR hits
system.cpu10.icache.overall_mshr_hits::total           19                       # number of overall MSHR hits
system.cpu10.icache.ReadReq_mshr_misses::cpu10.inst           52                       # number of ReadReq MSHR misses
system.cpu10.icache.ReadReq_mshr_misses::total           52                       # number of ReadReq MSHR misses
system.cpu10.icache.demand_mshr_misses::cpu10.inst           52                       # number of demand (read+write) MSHR misses
system.cpu10.icache.demand_mshr_misses::total           52                       # number of demand (read+write) MSHR misses
system.cpu10.icache.overall_mshr_misses::cpu10.inst           52                       # number of overall MSHR misses
system.cpu10.icache.overall_mshr_misses::total           52                       # number of overall MSHR misses
system.cpu10.icache.ReadReq_mshr_miss_latency::cpu10.inst      5477751                       # number of ReadReq MSHR miss cycles
system.cpu10.icache.ReadReq_mshr_miss_latency::total      5477751                       # number of ReadReq MSHR miss cycles
system.cpu10.icache.demand_mshr_miss_latency::cpu10.inst      5477751                       # number of demand (read+write) MSHR miss cycles
system.cpu10.icache.demand_mshr_miss_latency::total      5477751                       # number of demand (read+write) MSHR miss cycles
system.cpu10.icache.overall_mshr_miss_latency::cpu10.inst      5477751                       # number of overall MSHR miss cycles
system.cpu10.icache.overall_mshr_miss_latency::total      5477751                       # number of overall MSHR miss cycles
system.cpu10.icache.ReadReq_mshr_miss_rate::cpu10.inst     0.063492                       # mshr miss rate for ReadReq accesses
system.cpu10.icache.ReadReq_mshr_miss_rate::total     0.063492                       # mshr miss rate for ReadReq accesses
system.cpu10.icache.demand_mshr_miss_rate::cpu10.inst     0.063492                       # mshr miss rate for demand accesses
system.cpu10.icache.demand_mshr_miss_rate::total     0.063492                       # mshr miss rate for demand accesses
system.cpu10.icache.overall_mshr_miss_rate::cpu10.inst     0.063492                       # mshr miss rate for overall accesses
system.cpu10.icache.overall_mshr_miss_rate::total     0.063492                       # mshr miss rate for overall accesses
system.cpu10.icache.ReadReq_avg_mshr_miss_latency::cpu10.inst 105341.365385                       # average ReadReq mshr miss latency
system.cpu10.icache.ReadReq_avg_mshr_miss_latency::total 105341.365385                       # average ReadReq mshr miss latency
system.cpu10.icache.demand_avg_mshr_miss_latency::cpu10.inst 105341.365385                       # average overall mshr miss latency
system.cpu10.icache.demand_avg_mshr_miss_latency::total 105341.365385                       # average overall mshr miss latency
system.cpu10.icache.overall_avg_mshr_miss_latency::cpu10.inst 105341.365385                       # average overall mshr miss latency
system.cpu10.icache.overall_avg_mshr_miss_latency::total 105341.365385                       # average overall mshr miss latency
system.cpu10.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu11.branchPred.lookups                  6796                       # Number of BP lookups
system.cpu11.branchPred.condPredicted            6327                       # Number of conditional branches predicted
system.cpu11.branchPred.condIncorrect             120                       # Number of conditional branches incorrect
system.cpu11.branchPred.BTBLookups               6532                       # Number of BTB lookups
system.cpu11.branchPred.BTBHits                  3339                       # Number of BTB hits
system.cpu11.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu11.branchPred.BTBHitPct           51.117575                       # BTB Hit Percentage
system.cpu11.branchPred.usedRAS                   185                       # Number of times the RAS was used to get a target.
system.cpu11.branchPred.RASInCorrect                1                       # Number of incorrect RAS predictions.
system.cpu11.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu11.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu11.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu11.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu11.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu11.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu11.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu11.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu11.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu11.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu11.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu11.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu11.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu11.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu11.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu11.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu11.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu11.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu11.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu11.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu11.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu11.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu11.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu11.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu11.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu11.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu11.dstage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu11.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu11.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu11.dtb.walker.walks                       0                       # Table walker walks requested
system.cpu11.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu11.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu11.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu11.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu11.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu11.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu11.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu11.dtb.inst_hits                          0                       # ITB inst hits
system.cpu11.dtb.inst_misses                        0                       # ITB inst misses
system.cpu11.dtb.read_hits                          0                       # DTB read hits
system.cpu11.dtb.read_misses                        0                       # DTB read misses
system.cpu11.dtb.write_hits                         0                       # DTB write hits
system.cpu11.dtb.write_misses                       0                       # DTB write misses
system.cpu11.dtb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu11.dtb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu11.dtb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu11.dtb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu11.dtb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu11.dtb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu11.dtb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu11.dtb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu11.dtb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu11.dtb.read_accesses                      0                       # DTB read accesses
system.cpu11.dtb.write_accesses                     0                       # DTB write accesses
system.cpu11.dtb.inst_accesses                      0                       # ITB inst accesses
system.cpu11.dtb.hits                               0                       # DTB hits
system.cpu11.dtb.misses                             0                       # DTB misses
system.cpu11.dtb.accesses                           0                       # DTB accesses
system.cpu11.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu11.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu11.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu11.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu11.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu11.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu11.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu11.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu11.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu11.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu11.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu11.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu11.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu11.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu11.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu11.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu11.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu11.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu11.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu11.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu11.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu11.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu11.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu11.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu11.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu11.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu11.istage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu11.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu11.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu11.itb.walker.walks                       0                       # Table walker walks requested
system.cpu11.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu11.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu11.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu11.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu11.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu11.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu11.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu11.itb.inst_hits                          0                       # ITB inst hits
system.cpu11.itb.inst_misses                        0                       # ITB inst misses
system.cpu11.itb.read_hits                          0                       # DTB read hits
system.cpu11.itb.read_misses                        0                       # DTB read misses
system.cpu11.itb.write_hits                         0                       # DTB write hits
system.cpu11.itb.write_misses                       0                       # DTB write misses
system.cpu11.itb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu11.itb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu11.itb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu11.itb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu11.itb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu11.itb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu11.itb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu11.itb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu11.itb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu11.itb.read_accesses                      0                       # DTB read accesses
system.cpu11.itb.write_accesses                     0                       # DTB write accesses
system.cpu11.itb.inst_accesses                      0                       # ITB inst accesses
system.cpu11.itb.hits                               0                       # DTB hits
system.cpu11.itb.misses                             0                       # DTB misses
system.cpu11.itb.accesses                           0                       # DTB accesses
system.cpu11.numCycles                          16902                       # number of cpu cycles simulated
system.cpu11.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu11.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu11.fetch.icacheStallCycles             2348                       # Number of cycles fetch is stalled on an Icache miss
system.cpu11.fetch.Insts                        28054                       # Number of instructions fetch has processed
system.cpu11.fetch.Branches                      6796                       # Number of branches that fetch encountered
system.cpu11.fetch.predictedBranches             3524                       # Number of branches that fetch has predicted taken
system.cpu11.fetch.Cycles                        8882                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu11.fetch.SquashCycles                   301                       # Number of cycles fetch has spent squashing
system.cpu11.fetch.MiscStallCycles                  2                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu11.fetch.NoActiveThreadStallCycles            1                       # Number of stall cycles due to no active thread to fetch from
system.cpu11.fetch.PendingTrapStallCycles            6                       # Number of stall cycles due to pending traps
system.cpu11.fetch.IcacheWaitRetryStallCycles           13                       # Number of stall cycles due to full MSHR
system.cpu11.fetch.CacheLines                     774                       # Number of cache lines fetched
system.cpu11.fetch.IcacheSquashes                  58                       # Number of outstanding Icache misses that were squashed
system.cpu11.fetch.rateDist::samples            11402                       # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.rateDist::mean            2.613489                       # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.rateDist::stdev           3.620465                       # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.rateDist::0                   7196     63.11%     63.11% # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.rateDist::1                    208      1.82%     64.94% # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.rateDist::2                     33      0.29%     65.23% # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.rateDist::3                    176      1.54%     66.77% # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.rateDist::4                    105      0.92%     67.69% # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.rateDist::5                    190      1.67%     69.36% # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.rateDist::6                    113      0.99%     70.35% # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.rateDist::7                     99      0.87%     71.22% # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.rateDist::8                   3282     28.78%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.rateDist::max_value              8                       # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.rateDist::total              11402                       # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.branchRate                0.402083                       # Number of branch fetches per cycle
system.cpu11.fetch.rate                      1.659804                       # Number of inst fetches per cycle
system.cpu11.decode.IdleCycles                   2605                       # Number of cycles decode is idle
system.cpu11.decode.BlockedCycles                5012                       # Number of cycles decode is blocked
system.cpu11.decode.RunCycles                    1443                       # Number of cycles decode is running
system.cpu11.decode.UnblockCycles                2220                       # Number of cycles decode is unblocking
system.cpu11.decode.SquashCycles                  121                       # Number of cycles decode is squashing
system.cpu11.decode.BranchResolved                216                       # Number of times decode resolved a branch
system.cpu11.decode.BranchMispred                  31                       # Number of times decode detected a branch misprediction
system.cpu11.decode.DecodedInsts                27375                       # Number of instructions handled by decode
system.cpu11.decode.SquashedInsts                  96                       # Number of squashed instructions handled by decode
system.cpu11.rename.SquashCycles                  121                       # Number of cycles rename is squashing
system.cpu11.rename.IdleCycles                   2903                       # Number of cycles rename is idle
system.cpu11.rename.BlockCycles                  1068                       # Number of cycles rename is blocking
system.cpu11.rename.serializeStallCycles         2326                       # count of cycles rename stalled for serializing inst
system.cpu11.rename.RunCycles                    3339                       # Number of cycles rename is running
system.cpu11.rename.UnblockCycles                1644                       # Number of cycles rename is unblocking
system.cpu11.rename.RenamedInsts                26770                       # Number of instructions processed by rename
system.cpu11.rename.ROBFullEvents                   4                       # Number of times rename has blocked due to ROB full
system.cpu11.rename.IQFullEvents                 1404                       # Number of times rename has blocked due to IQ full
system.cpu11.rename.LQFullEvents                    8                       # Number of times rename has blocked due to LQ full
system.cpu11.rename.RenamedOperands             46450                       # Number of destination operands rename has renamed
system.cpu11.rename.RenameLookups              129604                       # Number of register rename lookups that rename has made
system.cpu11.rename.int_rename_lookups          35743                       # Number of integer rename lookups
system.cpu11.rename.CommittedMaps               41089                       # Number of HB maps that are committed
system.cpu11.rename.UndoneMaps                   5357                       # Number of HB maps that are undone due to squashing
system.cpu11.rename.serializingInsts               56                       # count of serializing insts renamed
system.cpu11.rename.tempSerializingInsts           56                       # count of temporary serializing insts renamed
system.cpu11.rename.skidInsts                    4629                       # count of insts added to the skid buffer
system.cpu11.memDep0.insertedLoads               3689                       # Number of loads inserted to the mem dependence unit.
system.cpu11.memDep0.insertedStores               806                       # Number of stores inserted to the mem dependence unit.
system.cpu11.memDep0.conflictingLoads             294                       # Number of conflicting loads.
system.cpu11.memDep0.conflictingStores            327                       # Number of conflicting stores.
system.cpu11.iq.iqInstsAdded                    26188                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu11.iq.iqNonSpecInstsAdded                87                       # Number of non-speculative instructions added to the IQ
system.cpu11.iq.iqInstsIssued                   24497                       # Number of instructions issued
system.cpu11.iq.iqSquashedInstsIssued             265                       # Number of squashed instructions issued
system.cpu11.iq.iqSquashedInstsExamined          3156                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu11.iq.iqSquashedOperandsExamined         9467                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu11.iq.iqSquashedNonSpecRemoved           12                       # Number of squashed non-spec instructions that were removed
system.cpu11.iq.issued_per_cycle::samples        11402                       # Number of insts issued each cycle
system.cpu11.iq.issued_per_cycle::mean       2.148483                       # Number of insts issued each cycle
system.cpu11.iq.issued_per_cycle::stdev      1.929728                       # Number of insts issued each cycle
system.cpu11.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu11.iq.issued_per_cycle::0              4778     41.90%     41.90% # Number of insts issued each cycle
system.cpu11.iq.issued_per_cycle::1               415      3.64%     45.54% # Number of insts issued each cycle
system.cpu11.iq.issued_per_cycle::2               303      2.66%     48.20% # Number of insts issued each cycle
system.cpu11.iq.issued_per_cycle::3               148      1.30%     49.50% # Number of insts issued each cycle
system.cpu11.iq.issued_per_cycle::4              5758     50.50%    100.00% # Number of insts issued each cycle
system.cpu11.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu11.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu11.iq.issued_per_cycle::max_value            4                       # Number of insts issued each cycle
system.cpu11.iq.issued_per_cycle::total         11402                       # Number of insts issued each cycle
system.cpu11.iq.fu_full::No_OpClass                 0                       # attempts to use FU when none available
system.cpu11.iq.fu_full::IntAlu                     0                       # attempts to use FU when none available
system.cpu11.iq.fu_full::IntMult                    0                       # attempts to use FU when none available
system.cpu11.iq.fu_full::IntDiv                     0                       # attempts to use FU when none available
system.cpu11.iq.fu_full::FloatAdd                   0                       # attempts to use FU when none available
system.cpu11.iq.fu_full::FloatCmp                   0                       # attempts to use FU when none available
system.cpu11.iq.fu_full::FloatCvt                   0                       # attempts to use FU when none available
system.cpu11.iq.fu_full::FloatMult                  0                       # attempts to use FU when none available
system.cpu11.iq.fu_full::FloatDiv                   0                       # attempts to use FU when none available
system.cpu11.iq.fu_full::FloatSqrt                  0                       # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdAdd                    0                       # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdAddAcc                 0                       # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdAlu                    0                       # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdCmp                    0                       # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdCvt                    0                       # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdMisc                   0                       # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdMult                   0                       # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdMultAcc                0                       # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdShift                  0                       # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdShiftAcc               0                       # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdSqrt                   0                       # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdFloatAdd               0                       # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdFloatAlu               0                       # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdFloatCmp               0                       # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdFloatCvt               0                       # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdFloatDiv               0                       # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdFloatMisc              0                       # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdFloatMult              0                       # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdFloatSqrt              0                       # attempts to use FU when none available
system.cpu11.iq.fu_full::MemRead                    0                       # attempts to use FU when none available
system.cpu11.iq.fu_full::MemWrite                   0                       # attempts to use FU when none available
system.cpu11.iq.fu_full::IprAccess                  0                       # attempts to use FU when none available
system.cpu11.iq.fu_full::InstPrefetch               0                       # attempts to use FU when none available
system.cpu11.iq.FU_type_0::No_OpClass               0      0.00%      0.00% # Type of FU issued
system.cpu11.iq.FU_type_0::IntAlu               20313     82.92%     82.92% # Type of FU issued
system.cpu11.iq.FU_type_0::IntMult                  3      0.01%     82.93% # Type of FU issued
system.cpu11.iq.FU_type_0::IntDiv                   0      0.00%     82.93% # Type of FU issued
system.cpu11.iq.FU_type_0::FloatAdd                 0      0.00%     82.93% # Type of FU issued
system.cpu11.iq.FU_type_0::FloatCmp                 0      0.00%     82.93% # Type of FU issued
system.cpu11.iq.FU_type_0::FloatCvt                 0      0.00%     82.93% # Type of FU issued
system.cpu11.iq.FU_type_0::FloatMult                0      0.00%     82.93% # Type of FU issued
system.cpu11.iq.FU_type_0::FloatDiv                 0      0.00%     82.93% # Type of FU issued
system.cpu11.iq.FU_type_0::FloatSqrt                0      0.00%     82.93% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdAdd                  0      0.00%     82.93% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdAddAcc               0      0.00%     82.93% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdAlu                  0      0.00%     82.93% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdCmp                  0      0.00%     82.93% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdCvt                  0      0.00%     82.93% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdMisc                 0      0.00%     82.93% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdMult                 0      0.00%     82.93% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdMultAcc              0      0.00%     82.93% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdShift                0      0.00%     82.93% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdShiftAcc             0      0.00%     82.93% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdSqrt                 0      0.00%     82.93% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdFloatAdd             0      0.00%     82.93% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdFloatAlu             0      0.00%     82.93% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdFloatCmp             0      0.00%     82.93% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdFloatCvt             0      0.00%     82.93% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdFloatDiv             0      0.00%     82.93% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdFloatMisc            0      0.00%     82.93% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdFloatMult            0      0.00%     82.93% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     82.93% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdFloatSqrt            0      0.00%     82.93% # Type of FU issued
system.cpu11.iq.FU_type_0::MemRead               3542     14.46%     97.39% # Type of FU issued
system.cpu11.iq.FU_type_0::MemWrite               639      2.61%    100.00% # Type of FU issued
system.cpu11.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu11.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu11.iq.FU_type_0::total                24497                       # Type of FU issued
system.cpu11.iq.rate                         1.449355                       # Inst issue rate
system.cpu11.iq.fu_busy_cnt                         0                       # FU busy when requested
system.cpu11.iq.fu_busy_rate                        0                       # FU busy rate (busy events/executed inst)
system.cpu11.iq.int_inst_queue_reads            60661                       # Number of integer instruction queue reads
system.cpu11.iq.int_inst_queue_writes           29440                       # Number of integer instruction queue writes
system.cpu11.iq.int_inst_queue_wakeup_accesses        24259                       # Number of integer instruction queue wakeup accesses
system.cpu11.iq.fp_inst_queue_reads                 0                       # Number of floating instruction queue reads
system.cpu11.iq.fp_inst_queue_writes                0                       # Number of floating instruction queue writes
system.cpu11.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu11.iq.int_alu_accesses                24497                       # Number of integer alu accesses
system.cpu11.iq.fp_alu_accesses                     0                       # Number of floating point alu accesses
system.cpu11.iew.lsq.thread0.forwLoads              9                       # Number of loads that had data forwarded from stores
system.cpu11.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu11.iew.lsq.thread0.squashedLoads          484                       # Number of loads squashed
system.cpu11.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu11.iew.lsq.thread0.memOrderViolation            9                       # Number of memory ordering violations
system.cpu11.iew.lsq.thread0.squashedStores          261                       # Number of stores squashed
system.cpu11.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu11.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu11.iew.lsq.thread0.rescheduledLoads           34                       # Number of loads that were rescheduled
system.cpu11.iew.lsq.thread0.cacheBlocked           35                       # Number of times an access to memory failed due to the cache being blocked
system.cpu11.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu11.iew.iewSquashCycles                  121                       # Number of cycles IEW is squashing
system.cpu11.iew.iewBlockCycles                   331                       # Number of cycles IEW is blocking
system.cpu11.iew.iewUnblockCycles                 664                       # Number of cycles IEW is unblocking
system.cpu11.iew.iewDispatchedInsts             26278                       # Number of instructions dispatched to IQ
system.cpu11.iew.iewDispSquashedInsts              64                       # Number of squashed instructions skipped by dispatch
system.cpu11.iew.iewDispLoadInsts                3689                       # Number of dispatched load instructions
system.cpu11.iew.iewDispStoreInsts                806                       # Number of dispatched store instructions
system.cpu11.iew.iewDispNonSpecInsts               44                       # Number of dispatched non-speculative instructions
system.cpu11.iew.iewIQFullEvents                    0                       # Number of times the IQ has become full, causing a stall
system.cpu11.iew.iewLSQFullEvents                 664                       # Number of times the LSQ has become full, causing a stall
system.cpu11.iew.memOrderViolationEvents            9                       # Number of memory order violations
system.cpu11.iew.predictedTakenIncorrect           29                       # Number of branches that were predicted taken incorrectly
system.cpu11.iew.predictedNotTakenIncorrect           64                       # Number of branches that were predicted not taken incorrectly
system.cpu11.iew.branchMispredicts                 93                       # Number of branch mispredicts detected at execute
system.cpu11.iew.iewExecutedInsts               24428                       # Number of executed instructions
system.cpu11.iew.iewExecLoadInsts                3518                       # Number of load instructions executed
system.cpu11.iew.iewExecSquashedInsts              69                       # Number of squashed instructions skipped in execute
system.cpu11.iew.exec_swp                           0                       # number of swp insts executed
system.cpu11.iew.exec_nop                           3                       # number of nop insts executed
system.cpu11.iew.exec_refs                       4132                       # number of memory reference insts executed
system.cpu11.iew.exec_branches                   5695                       # Number of branches executed
system.cpu11.iew.exec_stores                      614                       # Number of stores executed
system.cpu11.iew.exec_rate                   1.445273                       # Inst execution rate
system.cpu11.iew.wb_sent                        24302                       # cumulative count of insts sent to commit
system.cpu11.iew.wb_count                       24259                       # cumulative count of insts written-back
system.cpu11.iew.wb_producers                   17178                       # num instructions producing a value
system.cpu11.iew.wb_consumers                   34917                       # num instructions consuming a value
system.cpu11.iew.wb_penalized                       0                       # number of instrctions required to write to 'other' IQ
system.cpu11.iew.wb_rate                     1.435274                       # insts written-back per cycle
system.cpu11.iew.wb_fanout                   0.491967                       # average fanout of values written-back
system.cpu11.iew.wb_penalized_rate                  0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu11.commit.commitSquashedInsts          3091                       # The number of squashed insts skipped by commit
system.cpu11.commit.commitNonSpecStalls            75                       # The number of times commit has been forced to stall to communicate backwards
system.cpu11.commit.branchMispredicts              91                       # The number of times a branch was mispredicted
system.cpu11.commit.committed_per_cycle::samples        10949                       # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::mean     2.111517                       # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::stdev     2.551781                       # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::0         5057     46.19%     46.19% # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::1         1298     11.85%     58.04% # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::2          139      1.27%     59.31% # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::3         1657     15.13%     74.45% # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::4           60      0.55%     74.99% # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::5         1748     15.96%     90.96% # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::6          119      1.09%     92.04% # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::7           90      0.82%     92.87% # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::8          781      7.13%    100.00% # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::total        10949                       # Number of insts commited each cycle
system.cpu11.commit.committedInsts              22290                       # Number of instructions committed
system.cpu11.commit.committedOps                23119                       # Number of ops (including micro ops) committed
system.cpu11.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu11.commit.refs                         3750                       # Number of memory references committed
system.cpu11.commit.loads                        3205                       # Number of loads committed
system.cpu11.commit.membars                        34                       # Number of memory barriers committed
system.cpu11.commit.branches                     5478                       # Number of branches committed
system.cpu11.commit.fp_insts                        0                       # Number of committed floating point instructions.
system.cpu11.commit.int_insts                   17787                       # Number of committed integer instructions.
system.cpu11.commit.function_calls                 90                       # Number of function calls committed.
system.cpu11.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu11.commit.op_class_0::IntAlu          19367     83.77%     83.77% # Class of committed instruction
system.cpu11.commit.op_class_0::IntMult             2      0.01%     83.78% # Class of committed instruction
system.cpu11.commit.op_class_0::IntDiv              0      0.00%     83.78% # Class of committed instruction
system.cpu11.commit.op_class_0::FloatAdd            0      0.00%     83.78% # Class of committed instruction
system.cpu11.commit.op_class_0::FloatCmp            0      0.00%     83.78% # Class of committed instruction
system.cpu11.commit.op_class_0::FloatCvt            0      0.00%     83.78% # Class of committed instruction
system.cpu11.commit.op_class_0::FloatMult            0      0.00%     83.78% # Class of committed instruction
system.cpu11.commit.op_class_0::FloatDiv            0      0.00%     83.78% # Class of committed instruction
system.cpu11.commit.op_class_0::FloatSqrt            0      0.00%     83.78% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdAdd             0      0.00%     83.78% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdAddAcc            0      0.00%     83.78% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdAlu             0      0.00%     83.78% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdCmp             0      0.00%     83.78% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdCvt             0      0.00%     83.78% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdMisc            0      0.00%     83.78% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdMult            0      0.00%     83.78% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdMultAcc            0      0.00%     83.78% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdShift            0      0.00%     83.78% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdShiftAcc            0      0.00%     83.78% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdSqrt            0      0.00%     83.78% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdFloatAdd            0      0.00%     83.78% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdFloatAlu            0      0.00%     83.78% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdFloatCmp            0      0.00%     83.78% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdFloatCvt            0      0.00%     83.78% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdFloatDiv            0      0.00%     83.78% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdFloatMisc            0      0.00%     83.78% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdFloatMult            0      0.00%     83.78% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdFloatMultAcc            0      0.00%     83.78% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdFloatSqrt            0      0.00%     83.78% # Class of committed instruction
system.cpu11.commit.op_class_0::MemRead          3205     13.86%     97.64% # Class of committed instruction
system.cpu11.commit.op_class_0::MemWrite          545      2.36%    100.00% # Class of committed instruction
system.cpu11.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu11.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu11.commit.op_class_0::total           23119                       # Class of committed instruction
system.cpu11.commit.bw_lim_events                 781                       # number cycles where commit BW limit reached
system.cpu11.rob.rob_reads                      36040                       # The number of ROB reads
system.cpu11.rob.rob_writes                     52943                       # The number of ROB writes
system.cpu11.timesIdled                            43                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu11.idleCycles                          5500                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu11.quiesceCycles                      66157                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu11.committedInsts                     22290                       # Number of Instructions Simulated
system.cpu11.committedOps                       23119                       # Number of Ops (including micro ops) Simulated
system.cpu11.cpi                             0.758277                       # CPI: Cycles Per Instruction
system.cpu11.cpi_total                       0.758277                       # CPI: Total CPI of All Threads
system.cpu11.ipc                             1.318779                       # IPC: Instructions Per Cycle
system.cpu11.ipc_total                       1.318779                       # IPC: Total IPC of All Threads
system.cpu11.int_regfile_reads                  32446                       # number of integer regfile reads
system.cpu11.int_regfile_writes                 10371                       # number of integer regfile writes
system.cpu11.fp_regfile_writes                    160                       # number of floating regfile writes
system.cpu11.cc_regfile_reads                   83484                       # number of cc regfile reads
system.cpu11.cc_regfile_writes                  32549                       # number of cc regfile writes
system.cpu11.misc_regfile_reads                  4799                       # number of misc regfile reads
system.cpu11.misc_regfile_writes                   65                       # number of misc regfile writes
system.cpu11.dcache.tags.replacements               0                       # number of replacements
system.cpu11.dcache.tags.tagsinuse           4.978058                       # Cycle average of tags in use
system.cpu11.dcache.tags.total_refs              3870                       # Total number of references to valid blocks.
system.cpu11.dcache.tags.sampled_refs              29                       # Sample count of references to valid blocks.
system.cpu11.dcache.tags.avg_refs          133.448276                       # Average number of references to valid blocks.
system.cpu11.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu11.dcache.tags.occ_blocks::cpu11.data     4.978058                       # Average occupied blocks per requestor
system.cpu11.dcache.tags.occ_percent::cpu11.data     0.004861                       # Average percentage of cache occupancy
system.cpu11.dcache.tags.occ_percent::total     0.004861                       # Average percentage of cache occupancy
system.cpu11.dcache.tags.occ_task_id_blocks::1024           29                       # Occupied blocks per task id
system.cpu11.dcache.tags.age_task_id_blocks_1024::0           29                       # Occupied blocks per task id
system.cpu11.dcache.tags.occ_task_id_percent::1024     0.028320                       # Percentage of cache occupancy per task id
system.cpu11.dcache.tags.tag_accesses            7988                       # Number of tag accesses
system.cpu11.dcache.tags.data_accesses           7988                       # Number of data accesses
system.cpu11.dcache.ReadReq_hits::cpu11.data         3358                       # number of ReadReq hits
system.cpu11.dcache.ReadReq_hits::total          3358                       # number of ReadReq hits
system.cpu11.dcache.WriteReq_hits::cpu11.data          508                       # number of WriteReq hits
system.cpu11.dcache.WriteReq_hits::total          508                       # number of WriteReq hits
system.cpu11.dcache.SoftPFReq_hits::cpu11.data            2                       # number of SoftPFReq hits
system.cpu11.dcache.SoftPFReq_hits::total            2                       # number of SoftPFReq hits
system.cpu11.dcache.demand_hits::cpu11.data         3866                       # number of demand (read+write) hits
system.cpu11.dcache.demand_hits::total           3866                       # number of demand (read+write) hits
system.cpu11.dcache.overall_hits::cpu11.data         3868                       # number of overall hits
system.cpu11.dcache.overall_hits::total          3868                       # number of overall hits
system.cpu11.dcache.ReadReq_misses::cpu11.data           56                       # number of ReadReq misses
system.cpu11.dcache.ReadReq_misses::total           56                       # number of ReadReq misses
system.cpu11.dcache.WriteReq_misses::cpu11.data           19                       # number of WriteReq misses
system.cpu11.dcache.WriteReq_misses::total           19                       # number of WriteReq misses
system.cpu11.dcache.SoftPFReq_misses::cpu11.data            3                       # number of SoftPFReq misses
system.cpu11.dcache.SoftPFReq_misses::total            3                       # number of SoftPFReq misses
system.cpu11.dcache.LoadLockedReq_misses::cpu11.data           16                       # number of LoadLockedReq misses
system.cpu11.dcache.LoadLockedReq_misses::total           16                       # number of LoadLockedReq misses
system.cpu11.dcache.StoreCondReq_misses::cpu11.data            5                       # number of StoreCondReq misses
system.cpu11.dcache.StoreCondReq_misses::total            5                       # number of StoreCondReq misses
system.cpu11.dcache.demand_misses::cpu11.data           75                       # number of demand (read+write) misses
system.cpu11.dcache.demand_misses::total           75                       # number of demand (read+write) misses
system.cpu11.dcache.overall_misses::cpu11.data           78                       # number of overall misses
system.cpu11.dcache.overall_misses::total           78                       # number of overall misses
system.cpu11.dcache.ReadReq_miss_latency::cpu11.data      5178996                       # number of ReadReq miss cycles
system.cpu11.dcache.ReadReq_miss_latency::total      5178996                       # number of ReadReq miss cycles
system.cpu11.dcache.WriteReq_miss_latency::cpu11.data      3647000                       # number of WriteReq miss cycles
system.cpu11.dcache.WriteReq_miss_latency::total      3647000                       # number of WriteReq miss cycles
system.cpu11.dcache.LoadLockedReq_miss_latency::cpu11.data       308991                       # number of LoadLockedReq miss cycles
system.cpu11.dcache.LoadLockedReq_miss_latency::total       308991                       # number of LoadLockedReq miss cycles
system.cpu11.dcache.StoreCondReq_miss_latency::cpu11.data        37000                       # number of StoreCondReq miss cycles
system.cpu11.dcache.StoreCondReq_miss_latency::total        37000                       # number of StoreCondReq miss cycles
system.cpu11.dcache.StoreCondFailReq_miss_latency::cpu11.data        56000                       # number of StoreCondFailReq miss cycles
system.cpu11.dcache.StoreCondFailReq_miss_latency::total        56000                       # number of StoreCondFailReq miss cycles
system.cpu11.dcache.demand_miss_latency::cpu11.data      8825996                       # number of demand (read+write) miss cycles
system.cpu11.dcache.demand_miss_latency::total      8825996                       # number of demand (read+write) miss cycles
system.cpu11.dcache.overall_miss_latency::cpu11.data      8825996                       # number of overall miss cycles
system.cpu11.dcache.overall_miss_latency::total      8825996                       # number of overall miss cycles
system.cpu11.dcache.ReadReq_accesses::cpu11.data         3414                       # number of ReadReq accesses(hits+misses)
system.cpu11.dcache.ReadReq_accesses::total         3414                       # number of ReadReq accesses(hits+misses)
system.cpu11.dcache.WriteReq_accesses::cpu11.data          527                       # number of WriteReq accesses(hits+misses)
system.cpu11.dcache.WriteReq_accesses::total          527                       # number of WriteReq accesses(hits+misses)
system.cpu11.dcache.SoftPFReq_accesses::cpu11.data            5                       # number of SoftPFReq accesses(hits+misses)
system.cpu11.dcache.SoftPFReq_accesses::total            5                       # number of SoftPFReq accesses(hits+misses)
system.cpu11.dcache.LoadLockedReq_accesses::cpu11.data           16                       # number of LoadLockedReq accesses(hits+misses)
system.cpu11.dcache.LoadLockedReq_accesses::total           16                       # number of LoadLockedReq accesses(hits+misses)
system.cpu11.dcache.StoreCondReq_accesses::cpu11.data            5                       # number of StoreCondReq accesses(hits+misses)
system.cpu11.dcache.StoreCondReq_accesses::total            5                       # number of StoreCondReq accesses(hits+misses)
system.cpu11.dcache.demand_accesses::cpu11.data         3941                       # number of demand (read+write) accesses
system.cpu11.dcache.demand_accesses::total         3941                       # number of demand (read+write) accesses
system.cpu11.dcache.overall_accesses::cpu11.data         3946                       # number of overall (read+write) accesses
system.cpu11.dcache.overall_accesses::total         3946                       # number of overall (read+write) accesses
system.cpu11.dcache.ReadReq_miss_rate::cpu11.data     0.016403                       # miss rate for ReadReq accesses
system.cpu11.dcache.ReadReq_miss_rate::total     0.016403                       # miss rate for ReadReq accesses
system.cpu11.dcache.WriteReq_miss_rate::cpu11.data     0.036053                       # miss rate for WriteReq accesses
system.cpu11.dcache.WriteReq_miss_rate::total     0.036053                       # miss rate for WriteReq accesses
system.cpu11.dcache.SoftPFReq_miss_rate::cpu11.data     0.600000                       # miss rate for SoftPFReq accesses
system.cpu11.dcache.SoftPFReq_miss_rate::total     0.600000                       # miss rate for SoftPFReq accesses
system.cpu11.dcache.LoadLockedReq_miss_rate::cpu11.data            1                       # miss rate for LoadLockedReq accesses
system.cpu11.dcache.LoadLockedReq_miss_rate::total            1                       # miss rate for LoadLockedReq accesses
system.cpu11.dcache.StoreCondReq_miss_rate::cpu11.data            1                       # miss rate for StoreCondReq accesses
system.cpu11.dcache.StoreCondReq_miss_rate::total            1                       # miss rate for StoreCondReq accesses
system.cpu11.dcache.demand_miss_rate::cpu11.data     0.019031                       # miss rate for demand accesses
system.cpu11.dcache.demand_miss_rate::total     0.019031                       # miss rate for demand accesses
system.cpu11.dcache.overall_miss_rate::cpu11.data     0.019767                       # miss rate for overall accesses
system.cpu11.dcache.overall_miss_rate::total     0.019767                       # miss rate for overall accesses
system.cpu11.dcache.ReadReq_avg_miss_latency::cpu11.data 92482.071429                       # average ReadReq miss latency
system.cpu11.dcache.ReadReq_avg_miss_latency::total 92482.071429                       # average ReadReq miss latency
system.cpu11.dcache.WriteReq_avg_miss_latency::cpu11.data 191947.368421                       # average WriteReq miss latency
system.cpu11.dcache.WriteReq_avg_miss_latency::total 191947.368421                       # average WriteReq miss latency
system.cpu11.dcache.LoadLockedReq_avg_miss_latency::cpu11.data 19311.937500                       # average LoadLockedReq miss latency
system.cpu11.dcache.LoadLockedReq_avg_miss_latency::total 19311.937500                       # average LoadLockedReq miss latency
system.cpu11.dcache.StoreCondReq_avg_miss_latency::cpu11.data         7400                       # average StoreCondReq miss latency
system.cpu11.dcache.StoreCondReq_avg_miss_latency::total         7400                       # average StoreCondReq miss latency
system.cpu11.dcache.StoreCondFailReq_avg_miss_latency::cpu11.data          inf                       # average StoreCondFailReq miss latency
system.cpu11.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu11.dcache.demand_avg_miss_latency::cpu11.data 117679.946667                       # average overall miss latency
system.cpu11.dcache.demand_avg_miss_latency::total 117679.946667                       # average overall miss latency
system.cpu11.dcache.overall_avg_miss_latency::cpu11.data 113153.794872                       # average overall miss latency
system.cpu11.dcache.overall_avg_miss_latency::total 113153.794872                       # average overall miss latency
system.cpu11.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu11.dcache.blocked_cycles::no_targets          156                       # number of cycles access was blocked
system.cpu11.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu11.dcache.blocked::no_targets             1                       # number of cycles access was blocked
system.cpu11.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu11.dcache.avg_blocked_cycles::no_targets          156                       # average number of cycles each access was blocked
system.cpu11.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu11.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu11.dcache.ReadReq_mshr_hits::cpu11.data           28                       # number of ReadReq MSHR hits
system.cpu11.dcache.ReadReq_mshr_hits::total           28                       # number of ReadReq MSHR hits
system.cpu11.dcache.WriteReq_mshr_hits::cpu11.data           12                       # number of WriteReq MSHR hits
system.cpu11.dcache.WriteReq_mshr_hits::total           12                       # number of WriteReq MSHR hits
system.cpu11.dcache.demand_mshr_hits::cpu11.data           40                       # number of demand (read+write) MSHR hits
system.cpu11.dcache.demand_mshr_hits::total           40                       # number of demand (read+write) MSHR hits
system.cpu11.dcache.overall_mshr_hits::cpu11.data           40                       # number of overall MSHR hits
system.cpu11.dcache.overall_mshr_hits::total           40                       # number of overall MSHR hits
system.cpu11.dcache.ReadReq_mshr_misses::cpu11.data           28                       # number of ReadReq MSHR misses
system.cpu11.dcache.ReadReq_mshr_misses::total           28                       # number of ReadReq MSHR misses
system.cpu11.dcache.WriteReq_mshr_misses::cpu11.data            7                       # number of WriteReq MSHR misses
system.cpu11.dcache.WriteReq_mshr_misses::total            7                       # number of WriteReq MSHR misses
system.cpu11.dcache.SoftPFReq_mshr_misses::cpu11.data            2                       # number of SoftPFReq MSHR misses
system.cpu11.dcache.SoftPFReq_mshr_misses::total            2                       # number of SoftPFReq MSHR misses
system.cpu11.dcache.LoadLockedReq_mshr_misses::cpu11.data           16                       # number of LoadLockedReq MSHR misses
system.cpu11.dcache.LoadLockedReq_mshr_misses::total           16                       # number of LoadLockedReq MSHR misses
system.cpu11.dcache.StoreCondReq_mshr_misses::cpu11.data            5                       # number of StoreCondReq MSHR misses
system.cpu11.dcache.StoreCondReq_mshr_misses::total            5                       # number of StoreCondReq MSHR misses
system.cpu11.dcache.demand_mshr_misses::cpu11.data           35                       # number of demand (read+write) MSHR misses
system.cpu11.dcache.demand_mshr_misses::total           35                       # number of demand (read+write) MSHR misses
system.cpu11.dcache.overall_mshr_misses::cpu11.data           37                       # number of overall MSHR misses
system.cpu11.dcache.overall_mshr_misses::total           37                       # number of overall MSHR misses
system.cpu11.dcache.ReadReq_mshr_miss_latency::cpu11.data      1535254                       # number of ReadReq MSHR miss cycles
system.cpu11.dcache.ReadReq_mshr_miss_latency::total      1535254                       # number of ReadReq MSHR miss cycles
system.cpu11.dcache.WriteReq_mshr_miss_latency::cpu11.data      1128500                       # number of WriteReq MSHR miss cycles
system.cpu11.dcache.WriteReq_mshr_miss_latency::total      1128500                       # number of WriteReq MSHR miss cycles
system.cpu11.dcache.SoftPFReq_mshr_miss_latency::cpu11.data        19000                       # number of SoftPFReq MSHR miss cycles
system.cpu11.dcache.SoftPFReq_mshr_miss_latency::total        19000                       # number of SoftPFReq MSHR miss cycles
system.cpu11.dcache.LoadLockedReq_mshr_miss_latency::cpu11.data       254509                       # number of LoadLockedReq MSHR miss cycles
system.cpu11.dcache.LoadLockedReq_mshr_miss_latency::total       254509                       # number of LoadLockedReq MSHR miss cycles
system.cpu11.dcache.StoreCondReq_mshr_miss_latency::cpu11.data        28000                       # number of StoreCondReq MSHR miss cycles
system.cpu11.dcache.StoreCondReq_mshr_miss_latency::total        28000                       # number of StoreCondReq MSHR miss cycles
system.cpu11.dcache.StoreCondFailReq_mshr_miss_latency::cpu11.data        50000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu11.dcache.StoreCondFailReq_mshr_miss_latency::total        50000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu11.dcache.demand_mshr_miss_latency::cpu11.data      2663754                       # number of demand (read+write) MSHR miss cycles
system.cpu11.dcache.demand_mshr_miss_latency::total      2663754                       # number of demand (read+write) MSHR miss cycles
system.cpu11.dcache.overall_mshr_miss_latency::cpu11.data      2682754                       # number of overall MSHR miss cycles
system.cpu11.dcache.overall_mshr_miss_latency::total      2682754                       # number of overall MSHR miss cycles
system.cpu11.dcache.ReadReq_mshr_miss_rate::cpu11.data     0.008202                       # mshr miss rate for ReadReq accesses
system.cpu11.dcache.ReadReq_mshr_miss_rate::total     0.008202                       # mshr miss rate for ReadReq accesses
system.cpu11.dcache.WriteReq_mshr_miss_rate::cpu11.data     0.013283                       # mshr miss rate for WriteReq accesses
system.cpu11.dcache.WriteReq_mshr_miss_rate::total     0.013283                       # mshr miss rate for WriteReq accesses
system.cpu11.dcache.SoftPFReq_mshr_miss_rate::cpu11.data     0.400000                       # mshr miss rate for SoftPFReq accesses
system.cpu11.dcache.SoftPFReq_mshr_miss_rate::total     0.400000                       # mshr miss rate for SoftPFReq accesses
system.cpu11.dcache.LoadLockedReq_mshr_miss_rate::cpu11.data            1                       # mshr miss rate for LoadLockedReq accesses
system.cpu11.dcache.LoadLockedReq_mshr_miss_rate::total            1                       # mshr miss rate for LoadLockedReq accesses
system.cpu11.dcache.StoreCondReq_mshr_miss_rate::cpu11.data            1                       # mshr miss rate for StoreCondReq accesses
system.cpu11.dcache.StoreCondReq_mshr_miss_rate::total            1                       # mshr miss rate for StoreCondReq accesses
system.cpu11.dcache.demand_mshr_miss_rate::cpu11.data     0.008881                       # mshr miss rate for demand accesses
system.cpu11.dcache.demand_mshr_miss_rate::total     0.008881                       # mshr miss rate for demand accesses
system.cpu11.dcache.overall_mshr_miss_rate::cpu11.data     0.009377                       # mshr miss rate for overall accesses
system.cpu11.dcache.overall_mshr_miss_rate::total     0.009377                       # mshr miss rate for overall accesses
system.cpu11.dcache.ReadReq_avg_mshr_miss_latency::cpu11.data 54830.500000                       # average ReadReq mshr miss latency
system.cpu11.dcache.ReadReq_avg_mshr_miss_latency::total 54830.500000                       # average ReadReq mshr miss latency
system.cpu11.dcache.WriteReq_avg_mshr_miss_latency::cpu11.data 161214.285714                       # average WriteReq mshr miss latency
system.cpu11.dcache.WriteReq_avg_mshr_miss_latency::total 161214.285714                       # average WriteReq mshr miss latency
system.cpu11.dcache.SoftPFReq_avg_mshr_miss_latency::cpu11.data         9500                       # average SoftPFReq mshr miss latency
system.cpu11.dcache.SoftPFReq_avg_mshr_miss_latency::total         9500                       # average SoftPFReq mshr miss latency
system.cpu11.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu11.data 15906.812500                       # average LoadLockedReq mshr miss latency
system.cpu11.dcache.LoadLockedReq_avg_mshr_miss_latency::total 15906.812500                       # average LoadLockedReq mshr miss latency
system.cpu11.dcache.StoreCondReq_avg_mshr_miss_latency::cpu11.data         5600                       # average StoreCondReq mshr miss latency
system.cpu11.dcache.StoreCondReq_avg_mshr_miss_latency::total         5600                       # average StoreCondReq mshr miss latency
system.cpu11.dcache.StoreCondFailReq_avg_mshr_miss_latency::cpu11.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu11.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu11.dcache.demand_avg_mshr_miss_latency::cpu11.data 76107.257143                       # average overall mshr miss latency
system.cpu11.dcache.demand_avg_mshr_miss_latency::total 76107.257143                       # average overall mshr miss latency
system.cpu11.dcache.overall_avg_mshr_miss_latency::cpu11.data 72506.864865                       # average overall mshr miss latency
system.cpu11.dcache.overall_avg_mshr_miss_latency::total 72506.864865                       # average overall mshr miss latency
system.cpu11.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu11.icache.tags.replacements               0                       # number of replacements
system.cpu11.icache.tags.tagsinuse           7.842860                       # Cycle average of tags in use
system.cpu11.icache.tags.total_refs               701                       # Total number of references to valid blocks.
system.cpu11.icache.tags.sampled_refs              53                       # Sample count of references to valid blocks.
system.cpu11.icache.tags.avg_refs           13.226415                       # Average number of references to valid blocks.
system.cpu11.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu11.icache.tags.occ_blocks::cpu11.inst     7.842860                       # Average occupied blocks per requestor
system.cpu11.icache.tags.occ_percent::cpu11.inst     0.015318                       # Average percentage of cache occupancy
system.cpu11.icache.tags.occ_percent::total     0.015318                       # Average percentage of cache occupancy
system.cpu11.icache.tags.occ_task_id_blocks::1024           53                       # Occupied blocks per task id
system.cpu11.icache.tags.age_task_id_blocks_1024::0           53                       # Occupied blocks per task id
system.cpu11.icache.tags.occ_task_id_percent::1024     0.103516                       # Percentage of cache occupancy per task id
system.cpu11.icache.tags.tag_accesses            1601                       # Number of tag accesses
system.cpu11.icache.tags.data_accesses           1601                       # Number of data accesses
system.cpu11.icache.ReadReq_hits::cpu11.inst          701                       # number of ReadReq hits
system.cpu11.icache.ReadReq_hits::total           701                       # number of ReadReq hits
system.cpu11.icache.demand_hits::cpu11.inst          701                       # number of demand (read+write) hits
system.cpu11.icache.demand_hits::total            701                       # number of demand (read+write) hits
system.cpu11.icache.overall_hits::cpu11.inst          701                       # number of overall hits
system.cpu11.icache.overall_hits::total           701                       # number of overall hits
system.cpu11.icache.ReadReq_misses::cpu11.inst           73                       # number of ReadReq misses
system.cpu11.icache.ReadReq_misses::total           73                       # number of ReadReq misses
system.cpu11.icache.demand_misses::cpu11.inst           73                       # number of demand (read+write) misses
system.cpu11.icache.demand_misses::total           73                       # number of demand (read+write) misses
system.cpu11.icache.overall_misses::cpu11.inst           73                       # number of overall misses
system.cpu11.icache.overall_misses::total           73                       # number of overall misses
system.cpu11.icache.ReadReq_miss_latency::cpu11.inst      6661750                       # number of ReadReq miss cycles
system.cpu11.icache.ReadReq_miss_latency::total      6661750                       # number of ReadReq miss cycles
system.cpu11.icache.demand_miss_latency::cpu11.inst      6661750                       # number of demand (read+write) miss cycles
system.cpu11.icache.demand_miss_latency::total      6661750                       # number of demand (read+write) miss cycles
system.cpu11.icache.overall_miss_latency::cpu11.inst      6661750                       # number of overall miss cycles
system.cpu11.icache.overall_miss_latency::total      6661750                       # number of overall miss cycles
system.cpu11.icache.ReadReq_accesses::cpu11.inst          774                       # number of ReadReq accesses(hits+misses)
system.cpu11.icache.ReadReq_accesses::total          774                       # number of ReadReq accesses(hits+misses)
system.cpu11.icache.demand_accesses::cpu11.inst          774                       # number of demand (read+write) accesses
system.cpu11.icache.demand_accesses::total          774                       # number of demand (read+write) accesses
system.cpu11.icache.overall_accesses::cpu11.inst          774                       # number of overall (read+write) accesses
system.cpu11.icache.overall_accesses::total          774                       # number of overall (read+write) accesses
system.cpu11.icache.ReadReq_miss_rate::cpu11.inst     0.094315                       # miss rate for ReadReq accesses
system.cpu11.icache.ReadReq_miss_rate::total     0.094315                       # miss rate for ReadReq accesses
system.cpu11.icache.demand_miss_rate::cpu11.inst     0.094315                       # miss rate for demand accesses
system.cpu11.icache.demand_miss_rate::total     0.094315                       # miss rate for demand accesses
system.cpu11.icache.overall_miss_rate::cpu11.inst     0.094315                       # miss rate for overall accesses
system.cpu11.icache.overall_miss_rate::total     0.094315                       # miss rate for overall accesses
system.cpu11.icache.ReadReq_avg_miss_latency::cpu11.inst 91256.849315                       # average ReadReq miss latency
system.cpu11.icache.ReadReq_avg_miss_latency::total 91256.849315                       # average ReadReq miss latency
system.cpu11.icache.demand_avg_miss_latency::cpu11.inst 91256.849315                       # average overall miss latency
system.cpu11.icache.demand_avg_miss_latency::total 91256.849315                       # average overall miss latency
system.cpu11.icache.overall_avg_miss_latency::cpu11.inst 91256.849315                       # average overall miss latency
system.cpu11.icache.overall_avg_miss_latency::total 91256.849315                       # average overall miss latency
system.cpu11.icache.blocked_cycles::no_mshrs          143                       # number of cycles access was blocked
system.cpu11.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu11.icache.blocked::no_mshrs               1                       # number of cycles access was blocked
system.cpu11.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu11.icache.avg_blocked_cycles::no_mshrs          143                       # average number of cycles each access was blocked
system.cpu11.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu11.icache.fast_writes                     0                       # number of fast writes performed
system.cpu11.icache.cache_copies                    0                       # number of cache copies performed
system.cpu11.icache.ReadReq_mshr_hits::cpu11.inst           20                       # number of ReadReq MSHR hits
system.cpu11.icache.ReadReq_mshr_hits::total           20                       # number of ReadReq MSHR hits
system.cpu11.icache.demand_mshr_hits::cpu11.inst           20                       # number of demand (read+write) MSHR hits
system.cpu11.icache.demand_mshr_hits::total           20                       # number of demand (read+write) MSHR hits
system.cpu11.icache.overall_mshr_hits::cpu11.inst           20                       # number of overall MSHR hits
system.cpu11.icache.overall_mshr_hits::total           20                       # number of overall MSHR hits
system.cpu11.icache.ReadReq_mshr_misses::cpu11.inst           53                       # number of ReadReq MSHR misses
system.cpu11.icache.ReadReq_mshr_misses::total           53                       # number of ReadReq MSHR misses
system.cpu11.icache.demand_mshr_misses::cpu11.inst           53                       # number of demand (read+write) MSHR misses
system.cpu11.icache.demand_mshr_misses::total           53                       # number of demand (read+write) MSHR misses
system.cpu11.icache.overall_mshr_misses::cpu11.inst           53                       # number of overall MSHR misses
system.cpu11.icache.overall_mshr_misses::total           53                       # number of overall MSHR misses
system.cpu11.icache.ReadReq_mshr_miss_latency::cpu11.inst      5350000                       # number of ReadReq MSHR miss cycles
system.cpu11.icache.ReadReq_mshr_miss_latency::total      5350000                       # number of ReadReq MSHR miss cycles
system.cpu11.icache.demand_mshr_miss_latency::cpu11.inst      5350000                       # number of demand (read+write) MSHR miss cycles
system.cpu11.icache.demand_mshr_miss_latency::total      5350000                       # number of demand (read+write) MSHR miss cycles
system.cpu11.icache.overall_mshr_miss_latency::cpu11.inst      5350000                       # number of overall MSHR miss cycles
system.cpu11.icache.overall_mshr_miss_latency::total      5350000                       # number of overall MSHR miss cycles
system.cpu11.icache.ReadReq_mshr_miss_rate::cpu11.inst     0.068475                       # mshr miss rate for ReadReq accesses
system.cpu11.icache.ReadReq_mshr_miss_rate::total     0.068475                       # mshr miss rate for ReadReq accesses
system.cpu11.icache.demand_mshr_miss_rate::cpu11.inst     0.068475                       # mshr miss rate for demand accesses
system.cpu11.icache.demand_mshr_miss_rate::total     0.068475                       # mshr miss rate for demand accesses
system.cpu11.icache.overall_mshr_miss_rate::cpu11.inst     0.068475                       # mshr miss rate for overall accesses
system.cpu11.icache.overall_mshr_miss_rate::total     0.068475                       # mshr miss rate for overall accesses
system.cpu11.icache.ReadReq_avg_mshr_miss_latency::cpu11.inst 100943.396226                       # average ReadReq mshr miss latency
system.cpu11.icache.ReadReq_avg_mshr_miss_latency::total 100943.396226                       # average ReadReq mshr miss latency
system.cpu11.icache.demand_avg_mshr_miss_latency::cpu11.inst 100943.396226                       # average overall mshr miss latency
system.cpu11.icache.demand_avg_mshr_miss_latency::total 100943.396226                       # average overall mshr miss latency
system.cpu11.icache.overall_avg_mshr_miss_latency::cpu11.inst 100943.396226                       # average overall mshr miss latency
system.cpu11.icache.overall_avg_mshr_miss_latency::total 100943.396226                       # average overall mshr miss latency
system.cpu11.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu12.branchPred.lookups                  6842                       # Number of BP lookups
system.cpu12.branchPred.condPredicted            6328                       # Number of conditional branches predicted
system.cpu12.branchPred.condIncorrect             130                       # Number of conditional branches incorrect
system.cpu12.branchPred.BTBLookups               3889                       # Number of BTB lookups
system.cpu12.branchPred.BTBHits                  3353                       # Number of BTB hits
system.cpu12.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu12.branchPred.BTBHitPct           86.217537                       # BTB Hit Percentage
system.cpu12.branchPred.usedRAS                   197                       # Number of times the RAS was used to get a target.
system.cpu12.branchPred.RASInCorrect                1                       # Number of incorrect RAS predictions.
system.cpu12.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu12.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu12.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu12.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu12.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu12.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu12.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu12.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu12.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu12.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu12.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu12.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu12.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu12.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu12.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu12.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu12.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu12.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu12.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu12.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu12.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu12.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu12.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu12.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu12.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu12.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu12.dstage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu12.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu12.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu12.dtb.walker.walks                       0                       # Table walker walks requested
system.cpu12.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu12.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu12.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu12.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu12.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu12.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu12.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu12.dtb.inst_hits                          0                       # ITB inst hits
system.cpu12.dtb.inst_misses                        0                       # ITB inst misses
system.cpu12.dtb.read_hits                          0                       # DTB read hits
system.cpu12.dtb.read_misses                        0                       # DTB read misses
system.cpu12.dtb.write_hits                         0                       # DTB write hits
system.cpu12.dtb.write_misses                       0                       # DTB write misses
system.cpu12.dtb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu12.dtb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu12.dtb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu12.dtb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu12.dtb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu12.dtb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu12.dtb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu12.dtb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu12.dtb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu12.dtb.read_accesses                      0                       # DTB read accesses
system.cpu12.dtb.write_accesses                     0                       # DTB write accesses
system.cpu12.dtb.inst_accesses                      0                       # ITB inst accesses
system.cpu12.dtb.hits                               0                       # DTB hits
system.cpu12.dtb.misses                             0                       # DTB misses
system.cpu12.dtb.accesses                           0                       # DTB accesses
system.cpu12.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu12.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu12.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu12.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu12.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu12.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu12.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu12.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu12.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu12.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu12.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu12.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu12.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu12.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu12.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu12.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu12.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu12.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu12.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu12.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu12.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu12.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu12.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu12.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu12.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu12.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu12.istage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu12.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu12.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu12.itb.walker.walks                       0                       # Table walker walks requested
system.cpu12.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu12.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu12.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu12.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu12.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu12.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu12.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu12.itb.inst_hits                          0                       # ITB inst hits
system.cpu12.itb.inst_misses                        0                       # ITB inst misses
system.cpu12.itb.read_hits                          0                       # DTB read hits
system.cpu12.itb.read_misses                        0                       # DTB read misses
system.cpu12.itb.write_hits                         0                       # DTB write hits
system.cpu12.itb.write_misses                       0                       # DTB write misses
system.cpu12.itb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu12.itb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu12.itb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu12.itb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu12.itb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu12.itb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu12.itb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu12.itb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu12.itb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu12.itb.read_accesses                      0                       # DTB read accesses
system.cpu12.itb.write_accesses                     0                       # DTB write accesses
system.cpu12.itb.inst_accesses                      0                       # ITB inst accesses
system.cpu12.itb.hits                               0                       # DTB hits
system.cpu12.itb.misses                             0                       # DTB misses
system.cpu12.itb.accesses                           0                       # DTB accesses
system.cpu12.numCycles                          16286                       # number of cpu cycles simulated
system.cpu12.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu12.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu12.fetch.icacheStallCycles             2340                       # Number of cycles fetch is stalled on an Icache miss
system.cpu12.fetch.Insts                        28283                       # Number of instructions fetch has processed
system.cpu12.fetch.Branches                      6842                       # Number of branches that fetch encountered
system.cpu12.fetch.predictedBranches             3550                       # Number of branches that fetch has predicted taken
system.cpu12.fetch.Cycles                        8207                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu12.fetch.SquashCycles                   321                       # Number of cycles fetch has spent squashing
system.cpu12.fetch.MiscStallCycles                  3                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu12.fetch.NoActiveThreadStallCycles            1                       # Number of stall cycles due to no active thread to fetch from
system.cpu12.fetch.PendingTrapStallCycles            6                       # Number of stall cycles due to pending traps
system.cpu12.fetch.IcacheWaitRetryStallCycles           15                       # Number of stall cycles due to full MSHR
system.cpu12.fetch.CacheLines                     845                       # Number of cache lines fetched
system.cpu12.fetch.IcacheSquashes                  64                       # Number of outstanding Icache misses that were squashed
system.cpu12.fetch.rateDist::samples            10732                       # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.rateDist::mean            2.824264                       # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.rateDist::stdev           3.681254                       # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.rateDist::0                   6437     59.98%     59.98% # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.rateDist::1                    217      2.02%     62.00% # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.rateDist::2                     42      0.39%     62.39% # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.rateDist::3                    195      1.82%     64.21% # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.rateDist::4                    117      1.09%     65.30% # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.rateDist::5                    160      1.49%     66.79% # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.rateDist::6                    129      1.20%     67.99% # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.rateDist::7                     98      0.91%     68.91% # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.rateDist::8                   3337     31.09%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.rateDist::max_value              8                       # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.rateDist::total              10732                       # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.branchRate                0.420115                       # Number of branch fetches per cycle
system.cpu12.fetch.rate                      1.736645                       # Number of inst fetches per cycle
system.cpu12.decode.IdleCycles                   2674                       # Number of cycles decode is idle
system.cpu12.decode.BlockedCycles                4168                       # Number of cycles decode is blocked
system.cpu12.decode.RunCycles                    1452                       # Number of cycles decode is running
system.cpu12.decode.UnblockCycles                2305                       # Number of cycles decode is unblocking
system.cpu12.decode.SquashCycles                  132                       # Number of cycles decode is squashing
system.cpu12.decode.BranchResolved                254                       # Number of times decode resolved a branch
system.cpu12.decode.BranchMispred                  28                       # Number of times decode detected a branch misprediction
system.cpu12.decode.DecodedInsts                28005                       # Number of instructions handled by decode
system.cpu12.decode.SquashedInsts                  96                       # Number of squashed instructions handled by decode
system.cpu12.rename.SquashCycles                  132                       # Number of cycles rename is squashing
system.cpu12.rename.IdleCycles                   2931                       # Number of cycles rename is idle
system.cpu12.rename.BlockCycles                  1126                       # Number of cycles rename is blocking
system.cpu12.rename.serializeStallCycles         1496                       # count of cycles rename stalled for serializing inst
system.cpu12.rename.RunCycles                    3474                       # Number of cycles rename is running
system.cpu12.rename.UnblockCycles                1572                       # Number of cycles rename is unblocking
system.cpu12.rename.RenamedInsts                27345                       # Number of instructions processed by rename
system.cpu12.rename.IQFullEvents                 1389                       # Number of times rename has blocked due to IQ full
system.cpu12.rename.LQFullEvents                    8                       # Number of times rename has blocked due to LQ full
system.cpu12.rename.RenamedOperands             46946                       # Number of destination operands rename has renamed
system.cpu12.rename.RenameLookups              132246                       # Number of register rename lookups that rename has made
system.cpu12.rename.int_rename_lookups          36402                       # Number of integer rename lookups
system.cpu12.rename.CommittedMaps               41624                       # Number of HB maps that are committed
system.cpu12.rename.UndoneMaps                   5320                       # Number of HB maps that are undone due to squashing
system.cpu12.rename.serializingInsts               62                       # count of serializing insts renamed
system.cpu12.rename.tempSerializingInsts           62                       # count of temporary serializing insts renamed
system.cpu12.rename.skidInsts                    4193                       # count of insts added to the skid buffer
system.cpu12.memDep0.insertedLoads               3791                       # Number of loads inserted to the mem dependence unit.
system.cpu12.memDep0.insertedStores               999                       # Number of stores inserted to the mem dependence unit.
system.cpu12.memDep0.conflictingLoads             310                       # Number of conflicting loads.
system.cpu12.memDep0.conflictingStores            336                       # Number of conflicting stores.
system.cpu12.iq.iqInstsAdded                    26815                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu12.iq.iqNonSpecInstsAdded                75                       # Number of non-speculative instructions added to the IQ
system.cpu12.iq.iqInstsIssued                   24897                       # Number of instructions issued
system.cpu12.iq.iqSquashedInstsIssued             323                       # Number of squashed instructions issued
system.cpu12.iq.iqSquashedInstsExamined          3467                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu12.iq.iqSquashedOperandsExamined        10576                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu12.iq.iqSquashedNonSpecRemoved           10                       # Number of squashed non-spec instructions that were removed
system.cpu12.iq.issued_per_cycle::samples        10732                       # Number of insts issued each cycle
system.cpu12.iq.issued_per_cycle::mean       2.319884                       # Number of insts issued each cycle
system.cpu12.iq.issued_per_cycle::stdev      1.909197                       # Number of insts issued each cycle
system.cpu12.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu12.iq.issued_per_cycle::0              4038     37.63%     37.63% # Number of insts issued each cycle
system.cpu12.iq.issued_per_cycle::1               390      3.63%     41.26% # Number of insts issued each cycle
system.cpu12.iq.issued_per_cycle::2               291      2.71%     43.97% # Number of insts issued each cycle
system.cpu12.iq.issued_per_cycle::3               127      1.18%     45.15% # Number of insts issued each cycle
system.cpu12.iq.issued_per_cycle::4              5886     54.85%    100.00% # Number of insts issued each cycle
system.cpu12.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu12.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu12.iq.issued_per_cycle::max_value            4                       # Number of insts issued each cycle
system.cpu12.iq.issued_per_cycle::total         10732                       # Number of insts issued each cycle
system.cpu12.iq.fu_full::No_OpClass                 0                       # attempts to use FU when none available
system.cpu12.iq.fu_full::IntAlu                     0                       # attempts to use FU when none available
system.cpu12.iq.fu_full::IntMult                    0                       # attempts to use FU when none available
system.cpu12.iq.fu_full::IntDiv                     0                       # attempts to use FU when none available
system.cpu12.iq.fu_full::FloatAdd                   0                       # attempts to use FU when none available
system.cpu12.iq.fu_full::FloatCmp                   0                       # attempts to use FU when none available
system.cpu12.iq.fu_full::FloatCvt                   0                       # attempts to use FU when none available
system.cpu12.iq.fu_full::FloatMult                  0                       # attempts to use FU when none available
system.cpu12.iq.fu_full::FloatDiv                   0                       # attempts to use FU when none available
system.cpu12.iq.fu_full::FloatSqrt                  0                       # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdAdd                    0                       # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdAddAcc                 0                       # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdAlu                    0                       # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdCmp                    0                       # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdCvt                    0                       # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdMisc                   0                       # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdMult                   0                       # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdMultAcc                0                       # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdShift                  0                       # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdShiftAcc               0                       # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdSqrt                   0                       # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdFloatAdd               0                       # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdFloatAlu               0                       # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdFloatCmp               0                       # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdFloatCvt               0                       # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdFloatDiv               0                       # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdFloatMisc              0                       # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdFloatMult              0                       # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdFloatSqrt              0                       # attempts to use FU when none available
system.cpu12.iq.fu_full::MemRead                    0                       # attempts to use FU when none available
system.cpu12.iq.fu_full::MemWrite                   0                       # attempts to use FU when none available
system.cpu12.iq.fu_full::IprAccess                  0                       # attempts to use FU when none available
system.cpu12.iq.fu_full::InstPrefetch               0                       # attempts to use FU when none available
system.cpu12.iq.FU_type_0::No_OpClass               0      0.00%      0.00% # Type of FU issued
system.cpu12.iq.FU_type_0::IntAlu               20548     82.53%     82.53% # Type of FU issued
system.cpu12.iq.FU_type_0::IntMult                  3      0.01%     82.54% # Type of FU issued
system.cpu12.iq.FU_type_0::IntDiv                   0      0.00%     82.54% # Type of FU issued
system.cpu12.iq.FU_type_0::FloatAdd                 0      0.00%     82.54% # Type of FU issued
system.cpu12.iq.FU_type_0::FloatCmp                 0      0.00%     82.54% # Type of FU issued
system.cpu12.iq.FU_type_0::FloatCvt                 0      0.00%     82.54% # Type of FU issued
system.cpu12.iq.FU_type_0::FloatMult                0      0.00%     82.54% # Type of FU issued
system.cpu12.iq.FU_type_0::FloatDiv                 0      0.00%     82.54% # Type of FU issued
system.cpu12.iq.FU_type_0::FloatSqrt                0      0.00%     82.54% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdAdd                  0      0.00%     82.54% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdAddAcc               0      0.00%     82.54% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdAlu                  0      0.00%     82.54% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdCmp                  0      0.00%     82.54% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdCvt                  0      0.00%     82.54% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdMisc                 0      0.00%     82.54% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdMult                 0      0.00%     82.54% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdMultAcc              0      0.00%     82.54% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdShift                0      0.00%     82.54% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdShiftAcc             0      0.00%     82.54% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdSqrt                 0      0.00%     82.54% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdFloatAdd             0      0.00%     82.54% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdFloatAlu             0      0.00%     82.54% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdFloatCmp             0      0.00%     82.54% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdFloatCvt             0      0.00%     82.54% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdFloatDiv             0      0.00%     82.54% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdFloatMisc            0      0.00%     82.54% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdFloatMult            0      0.00%     82.54% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     82.54% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdFloatSqrt            0      0.00%     82.54% # Type of FU issued
system.cpu12.iq.FU_type_0::MemRead               3612     14.51%     97.05% # Type of FU issued
system.cpu12.iq.FU_type_0::MemWrite               734      2.95%    100.00% # Type of FU issued
system.cpu12.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu12.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu12.iq.FU_type_0::total                24897                       # Type of FU issued
system.cpu12.iq.rate                         1.528736                       # Inst issue rate
system.cpu12.iq.fu_busy_cnt                         0                       # FU busy when requested
system.cpu12.iq.fu_busy_rate                        0                       # FU busy rate (busy events/executed inst)
system.cpu12.iq.int_inst_queue_reads            60849                       # Number of integer instruction queue reads
system.cpu12.iq.int_inst_queue_writes           30366                       # Number of integer instruction queue writes
system.cpu12.iq.int_inst_queue_wakeup_accesses        24658                       # Number of integer instruction queue wakeup accesses
system.cpu12.iq.fp_inst_queue_reads                 0                       # Number of floating instruction queue reads
system.cpu12.iq.fp_inst_queue_writes                0                       # Number of floating instruction queue writes
system.cpu12.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu12.iq.int_alu_accesses                24897                       # Number of integer alu accesses
system.cpu12.iq.fp_alu_accesses                     0                       # Number of floating point alu accesses
system.cpu12.iew.lsq.thread0.forwLoads             11                       # Number of loads that had data forwarded from stores
system.cpu12.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu12.iew.lsq.thread0.squashedLoads          545                       # Number of loads squashed
system.cpu12.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu12.iew.lsq.thread0.memOrderViolation            9                       # Number of memory ordering violations
system.cpu12.iew.lsq.thread0.squashedStores          447                       # Number of stores squashed
system.cpu12.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu12.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu12.iew.lsq.thread0.rescheduledLoads           42                       # Number of loads that were rescheduled
system.cpu12.iew.lsq.thread0.cacheBlocked           10                       # Number of times an access to memory failed due to the cache being blocked
system.cpu12.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu12.iew.iewSquashCycles                  132                       # Number of cycles IEW is squashing
system.cpu12.iew.iewBlockCycles                   385                       # Number of cycles IEW is blocking
system.cpu12.iew.iewUnblockCycles                 734                       # Number of cycles IEW is unblocking
system.cpu12.iew.iewDispatchedInsts             26893                       # Number of instructions dispatched to IQ
system.cpu12.iew.iewDispSquashedInsts              24                       # Number of squashed instructions skipped by dispatch
system.cpu12.iew.iewDispLoadInsts                3791                       # Number of dispatched load instructions
system.cpu12.iew.iewDispStoreInsts                999                       # Number of dispatched store instructions
system.cpu12.iew.iewDispNonSpecInsts               38                       # Number of dispatched non-speculative instructions
system.cpu12.iew.iewIQFullEvents                    0                       # Number of times the IQ has become full, causing a stall
system.cpu12.iew.iewLSQFullEvents                 734                       # Number of times the LSQ has become full, causing a stall
system.cpu12.iew.memOrderViolationEvents            9                       # Number of memory order violations
system.cpu12.iew.predictedTakenIncorrect           34                       # Number of branches that were predicted taken incorrectly
system.cpu12.iew.predictedNotTakenIncorrect           71                       # Number of branches that were predicted not taken incorrectly
system.cpu12.iew.branchMispredicts                105                       # Number of branch mispredicts detected at execute
system.cpu12.iew.iewExecutedInsts               24810                       # Number of executed instructions
system.cpu12.iew.iewExecLoadInsts                3592                       # Number of load instructions executed
system.cpu12.iew.iewExecSquashedInsts              87                       # Number of squashed instructions skipped in execute
system.cpu12.iew.exec_swp                           0                       # number of swp insts executed
system.cpu12.iew.exec_nop                           3                       # number of nop insts executed
system.cpu12.iew.exec_refs                       4277                       # number of memory reference insts executed
system.cpu12.iew.exec_branches                   5768                       # Number of branches executed
system.cpu12.iew.exec_stores                      685                       # Number of stores executed
system.cpu12.iew.exec_rate                   1.523394                       # Inst execution rate
system.cpu12.iew.wb_sent                        24703                       # cumulative count of insts sent to commit
system.cpu12.iew.wb_count                       24658                       # cumulative count of insts written-back
system.cpu12.iew.wb_producers                   17414                       # num instructions producing a value
system.cpu12.iew.wb_consumers                   35372                       # num instructions consuming a value
system.cpu12.iew.wb_penalized                       0                       # number of instrctions required to write to 'other' IQ
system.cpu12.iew.wb_rate                     1.514061                       # insts written-back per cycle
system.cpu12.iew.wb_fanout                   0.492310                       # average fanout of values written-back
system.cpu12.iew.wb_penalized_rate                  0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu12.commit.commitSquashedInsts          3467                       # The number of squashed insts skipped by commit
system.cpu12.commit.commitNonSpecStalls            65                       # The number of times commit has been forced to stall to communicate backwards
system.cpu12.commit.branchMispredicts             102                       # The number of times a branch was mispredicted
system.cpu12.commit.committed_per_cycle::samples        10214                       # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::mean     2.293225                       # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::stdev     2.499991                       # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::0         4238     41.49%     41.49% # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::1         1081     10.58%     52.08% # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::2          171      1.67%     53.75% # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::3         1883     18.44%     72.19% # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::4           94      0.92%     73.11% # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::5         1877     18.38%     91.48% # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::6          137      1.34%     92.82% # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::7           96      0.94%     93.76% # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::8          637      6.24%    100.00% # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::total        10214                       # Number of insts commited each cycle
system.cpu12.commit.committedInsts              22569                       # Number of instructions committed
system.cpu12.commit.committedOps                23423                       # Number of ops (including micro ops) committed
system.cpu12.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu12.commit.refs                         3798                       # Number of memory references committed
system.cpu12.commit.loads                        3246                       # Number of loads committed
system.cpu12.commit.membars                        35                       # Number of memory barriers committed
system.cpu12.commit.branches                     5548                       # Number of branches committed
system.cpu12.commit.fp_insts                        0                       # Number of committed floating point instructions.
system.cpu12.commit.int_insts                   18025                       # Number of committed integer instructions.
system.cpu12.commit.function_calls                 93                       # Number of function calls committed.
system.cpu12.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu12.commit.op_class_0::IntAlu          19623     83.78%     83.78% # Class of committed instruction
system.cpu12.commit.op_class_0::IntMult             2      0.01%     83.79% # Class of committed instruction
system.cpu12.commit.op_class_0::IntDiv              0      0.00%     83.79% # Class of committed instruction
system.cpu12.commit.op_class_0::FloatAdd            0      0.00%     83.79% # Class of committed instruction
system.cpu12.commit.op_class_0::FloatCmp            0      0.00%     83.79% # Class of committed instruction
system.cpu12.commit.op_class_0::FloatCvt            0      0.00%     83.79% # Class of committed instruction
system.cpu12.commit.op_class_0::FloatMult            0      0.00%     83.79% # Class of committed instruction
system.cpu12.commit.op_class_0::FloatDiv            0      0.00%     83.79% # Class of committed instruction
system.cpu12.commit.op_class_0::FloatSqrt            0      0.00%     83.79% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdAdd             0      0.00%     83.79% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdAddAcc            0      0.00%     83.79% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdAlu             0      0.00%     83.79% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdCmp             0      0.00%     83.79% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdCvt             0      0.00%     83.79% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdMisc            0      0.00%     83.79% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdMult            0      0.00%     83.79% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdMultAcc            0      0.00%     83.79% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdShift            0      0.00%     83.79% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdShiftAcc            0      0.00%     83.79% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdSqrt            0      0.00%     83.79% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdFloatAdd            0      0.00%     83.79% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdFloatAlu            0      0.00%     83.79% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdFloatCmp            0      0.00%     83.79% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdFloatCvt            0      0.00%     83.79% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdFloatDiv            0      0.00%     83.79% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdFloatMisc            0      0.00%     83.79% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdFloatMult            0      0.00%     83.79% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdFloatMultAcc            0      0.00%     83.79% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdFloatSqrt            0      0.00%     83.79% # Class of committed instruction
system.cpu12.commit.op_class_0::MemRead          3246     13.86%     97.64% # Class of committed instruction
system.cpu12.commit.op_class_0::MemWrite          552      2.36%    100.00% # Class of committed instruction
system.cpu12.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu12.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu12.commit.op_class_0::total           23423                       # Class of committed instruction
system.cpu12.commit.bw_lim_events                 637                       # number cycles where commit BW limit reached
system.cpu12.rob.rob_reads                      36129                       # The number of ROB reads
system.cpu12.rob.rob_writes                     54302                       # The number of ROB writes
system.cpu12.timesIdled                            42                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu12.idleCycles                          5554                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu12.quiesceCycles                      66773                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu12.committedInsts                     22569                       # Number of Instructions Simulated
system.cpu12.committedOps                       23423                       # Number of Ops (including micro ops) Simulated
system.cpu12.cpi                             0.721609                       # CPI: Cycles Per Instruction
system.cpu12.cpi_total                       0.721609                       # CPI: Total CPI of All Threads
system.cpu12.ipc                             1.385791                       # IPC: Instructions Per Cycle
system.cpu12.ipc_total                       1.385791                       # IPC: Total IPC of All Threads
system.cpu12.int_regfile_reads                  32848                       # number of integer regfile reads
system.cpu12.int_regfile_writes                 10631                       # number of integer regfile writes
system.cpu12.fp_regfile_writes                    160                       # number of floating regfile writes
system.cpu12.cc_regfile_reads                   84876                       # number of cc regfile reads
system.cpu12.cc_regfile_writes                  32696                       # number of cc regfile writes
system.cpu12.misc_regfile_reads                  4948                       # number of misc regfile reads
system.cpu12.misc_regfile_writes                   18                       # number of misc regfile writes
system.cpu12.dcache.tags.replacements               0                       # number of replacements
system.cpu12.dcache.tags.tagsinuse           4.471003                       # Cycle average of tags in use
system.cpu12.dcache.tags.total_refs              3986                       # Total number of references to valid blocks.
system.cpu12.dcache.tags.sampled_refs              27                       # Sample count of references to valid blocks.
system.cpu12.dcache.tags.avg_refs          147.629630                       # Average number of references to valid blocks.
system.cpu12.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu12.dcache.tags.occ_blocks::cpu12.data     4.471003                       # Average occupied blocks per requestor
system.cpu12.dcache.tags.occ_percent::cpu12.data     0.004366                       # Average percentage of cache occupancy
system.cpu12.dcache.tags.occ_percent::total     0.004366                       # Average percentage of cache occupancy
system.cpu12.dcache.tags.occ_task_id_blocks::1024           27                       # Occupied blocks per task id
system.cpu12.dcache.tags.age_task_id_blocks_1024::0           27                       # Occupied blocks per task id
system.cpu12.dcache.tags.occ_task_id_percent::1024     0.026367                       # Percentage of cache occupancy per task id
system.cpu12.dcache.tags.tag_accesses            8186                       # Number of tag accesses
system.cpu12.dcache.tags.data_accesses           8186                       # Number of data accesses
system.cpu12.dcache.ReadReq_hits::cpu12.data         3459                       # number of ReadReq hits
system.cpu12.dcache.ReadReq_hits::total          3459                       # number of ReadReq hits
system.cpu12.dcache.WriteReq_hits::cpu12.data          523                       # number of WriteReq hits
system.cpu12.dcache.WriteReq_hits::total          523                       # number of WriteReq hits
system.cpu12.dcache.SoftPFReq_hits::cpu12.data            2                       # number of SoftPFReq hits
system.cpu12.dcache.SoftPFReq_hits::total            2                       # number of SoftPFReq hits
system.cpu12.dcache.LoadLockedReq_hits::cpu12.data            1                       # number of LoadLockedReq hits
system.cpu12.dcache.LoadLockedReq_hits::total            1                       # number of LoadLockedReq hits
system.cpu12.dcache.demand_hits::cpu12.data         3982                       # number of demand (read+write) hits
system.cpu12.dcache.demand_hits::total           3982                       # number of demand (read+write) hits
system.cpu12.dcache.overall_hits::cpu12.data         3984                       # number of overall hits
system.cpu12.dcache.overall_hits::total          3984                       # number of overall hits
system.cpu12.dcache.ReadReq_misses::cpu12.data           56                       # number of ReadReq misses
system.cpu12.dcache.ReadReq_misses::total           56                       # number of ReadReq misses
system.cpu12.dcache.WriteReq_misses::cpu12.data           22                       # number of WriteReq misses
system.cpu12.dcache.WriteReq_misses::total           22                       # number of WriteReq misses
system.cpu12.dcache.SoftPFReq_misses::cpu12.data            3                       # number of SoftPFReq misses
system.cpu12.dcache.SoftPFReq_misses::total            3                       # number of SoftPFReq misses
system.cpu12.dcache.LoadLockedReq_misses::cpu12.data            4                       # number of LoadLockedReq misses
system.cpu12.dcache.LoadLockedReq_misses::total            4                       # number of LoadLockedReq misses
system.cpu12.dcache.StoreCondReq_misses::cpu12.data            3                       # number of StoreCondReq misses
system.cpu12.dcache.StoreCondReq_misses::total            3                       # number of StoreCondReq misses
system.cpu12.dcache.demand_misses::cpu12.data           78                       # number of demand (read+write) misses
system.cpu12.dcache.demand_misses::total           78                       # number of demand (read+write) misses
system.cpu12.dcache.overall_misses::cpu12.data           81                       # number of overall misses
system.cpu12.dcache.overall_misses::total           81                       # number of overall misses
system.cpu12.dcache.ReadReq_miss_latency::cpu12.data      4263236                       # number of ReadReq miss cycles
system.cpu12.dcache.ReadReq_miss_latency::total      4263236                       # number of ReadReq miss cycles
system.cpu12.dcache.WriteReq_miss_latency::cpu12.data      3622000                       # number of WriteReq miss cycles
system.cpu12.dcache.WriteReq_miss_latency::total      3622000                       # number of WriteReq miss cycles
system.cpu12.dcache.LoadLockedReq_miss_latency::cpu12.data        56000                       # number of LoadLockedReq miss cycles
system.cpu12.dcache.LoadLockedReq_miss_latency::total        56000                       # number of LoadLockedReq miss cycles
system.cpu12.dcache.StoreCondReq_miss_latency::cpu12.data        37500                       # number of StoreCondReq miss cycles
system.cpu12.dcache.StoreCondReq_miss_latency::total        37500                       # number of StoreCondReq miss cycles
system.cpu12.dcache.demand_miss_latency::cpu12.data      7885236                       # number of demand (read+write) miss cycles
system.cpu12.dcache.demand_miss_latency::total      7885236                       # number of demand (read+write) miss cycles
system.cpu12.dcache.overall_miss_latency::cpu12.data      7885236                       # number of overall miss cycles
system.cpu12.dcache.overall_miss_latency::total      7885236                       # number of overall miss cycles
system.cpu12.dcache.ReadReq_accesses::cpu12.data         3515                       # number of ReadReq accesses(hits+misses)
system.cpu12.dcache.ReadReq_accesses::total         3515                       # number of ReadReq accesses(hits+misses)
system.cpu12.dcache.WriteReq_accesses::cpu12.data          545                       # number of WriteReq accesses(hits+misses)
system.cpu12.dcache.WriteReq_accesses::total          545                       # number of WriteReq accesses(hits+misses)
system.cpu12.dcache.SoftPFReq_accesses::cpu12.data            5                       # number of SoftPFReq accesses(hits+misses)
system.cpu12.dcache.SoftPFReq_accesses::total            5                       # number of SoftPFReq accesses(hits+misses)
system.cpu12.dcache.LoadLockedReq_accesses::cpu12.data            5                       # number of LoadLockedReq accesses(hits+misses)
system.cpu12.dcache.LoadLockedReq_accesses::total            5                       # number of LoadLockedReq accesses(hits+misses)
system.cpu12.dcache.StoreCondReq_accesses::cpu12.data            3                       # number of StoreCondReq accesses(hits+misses)
system.cpu12.dcache.StoreCondReq_accesses::total            3                       # number of StoreCondReq accesses(hits+misses)
system.cpu12.dcache.demand_accesses::cpu12.data         4060                       # number of demand (read+write) accesses
system.cpu12.dcache.demand_accesses::total         4060                       # number of demand (read+write) accesses
system.cpu12.dcache.overall_accesses::cpu12.data         4065                       # number of overall (read+write) accesses
system.cpu12.dcache.overall_accesses::total         4065                       # number of overall (read+write) accesses
system.cpu12.dcache.ReadReq_miss_rate::cpu12.data     0.015932                       # miss rate for ReadReq accesses
system.cpu12.dcache.ReadReq_miss_rate::total     0.015932                       # miss rate for ReadReq accesses
system.cpu12.dcache.WriteReq_miss_rate::cpu12.data     0.040367                       # miss rate for WriteReq accesses
system.cpu12.dcache.WriteReq_miss_rate::total     0.040367                       # miss rate for WriteReq accesses
system.cpu12.dcache.SoftPFReq_miss_rate::cpu12.data     0.600000                       # miss rate for SoftPFReq accesses
system.cpu12.dcache.SoftPFReq_miss_rate::total     0.600000                       # miss rate for SoftPFReq accesses
system.cpu12.dcache.LoadLockedReq_miss_rate::cpu12.data     0.800000                       # miss rate for LoadLockedReq accesses
system.cpu12.dcache.LoadLockedReq_miss_rate::total     0.800000                       # miss rate for LoadLockedReq accesses
system.cpu12.dcache.StoreCondReq_miss_rate::cpu12.data            1                       # miss rate for StoreCondReq accesses
system.cpu12.dcache.StoreCondReq_miss_rate::total            1                       # miss rate for StoreCondReq accesses
system.cpu12.dcache.demand_miss_rate::cpu12.data     0.019212                       # miss rate for demand accesses
system.cpu12.dcache.demand_miss_rate::total     0.019212                       # miss rate for demand accesses
system.cpu12.dcache.overall_miss_rate::cpu12.data     0.019926                       # miss rate for overall accesses
system.cpu12.dcache.overall_miss_rate::total     0.019926                       # miss rate for overall accesses
system.cpu12.dcache.ReadReq_avg_miss_latency::cpu12.data 76129.214286                       # average ReadReq miss latency
system.cpu12.dcache.ReadReq_avg_miss_latency::total 76129.214286                       # average ReadReq miss latency
system.cpu12.dcache.WriteReq_avg_miss_latency::cpu12.data 164636.363636                       # average WriteReq miss latency
system.cpu12.dcache.WriteReq_avg_miss_latency::total 164636.363636                       # average WriteReq miss latency
system.cpu12.dcache.LoadLockedReq_avg_miss_latency::cpu12.data        14000                       # average LoadLockedReq miss latency
system.cpu12.dcache.LoadLockedReq_avg_miss_latency::total        14000                       # average LoadLockedReq miss latency
system.cpu12.dcache.StoreCondReq_avg_miss_latency::cpu12.data        12500                       # average StoreCondReq miss latency
system.cpu12.dcache.StoreCondReq_avg_miss_latency::total        12500                       # average StoreCondReq miss latency
system.cpu12.dcache.demand_avg_miss_latency::cpu12.data 101092.769231                       # average overall miss latency
system.cpu12.dcache.demand_avg_miss_latency::total 101092.769231                       # average overall miss latency
system.cpu12.dcache.overall_avg_miss_latency::cpu12.data 97348.592593                       # average overall miss latency
system.cpu12.dcache.overall_avg_miss_latency::total 97348.592593                       # average overall miss latency
system.cpu12.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu12.dcache.blocked_cycles::no_targets           33                       # number of cycles access was blocked
system.cpu12.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu12.dcache.blocked::no_targets             1                       # number of cycles access was blocked
system.cpu12.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu12.dcache.avg_blocked_cycles::no_targets           33                       # average number of cycles each access was blocked
system.cpu12.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu12.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu12.dcache.ReadReq_mshr_hits::cpu12.data           28                       # number of ReadReq MSHR hits
system.cpu12.dcache.ReadReq_mshr_hits::total           28                       # number of ReadReq MSHR hits
system.cpu12.dcache.WriteReq_mshr_hits::cpu12.data           15                       # number of WriteReq MSHR hits
system.cpu12.dcache.WriteReq_mshr_hits::total           15                       # number of WriteReq MSHR hits
system.cpu12.dcache.demand_mshr_hits::cpu12.data           43                       # number of demand (read+write) MSHR hits
system.cpu12.dcache.demand_mshr_hits::total           43                       # number of demand (read+write) MSHR hits
system.cpu12.dcache.overall_mshr_hits::cpu12.data           43                       # number of overall MSHR hits
system.cpu12.dcache.overall_mshr_hits::total           43                       # number of overall MSHR hits
system.cpu12.dcache.ReadReq_mshr_misses::cpu12.data           28                       # number of ReadReq MSHR misses
system.cpu12.dcache.ReadReq_mshr_misses::total           28                       # number of ReadReq MSHR misses
system.cpu12.dcache.WriteReq_mshr_misses::cpu12.data            7                       # number of WriteReq MSHR misses
system.cpu12.dcache.WriteReq_mshr_misses::total            7                       # number of WriteReq MSHR misses
system.cpu12.dcache.SoftPFReq_mshr_misses::cpu12.data            2                       # number of SoftPFReq MSHR misses
system.cpu12.dcache.SoftPFReq_mshr_misses::total            2                       # number of SoftPFReq MSHR misses
system.cpu12.dcache.LoadLockedReq_mshr_misses::cpu12.data            4                       # number of LoadLockedReq MSHR misses
system.cpu12.dcache.LoadLockedReq_mshr_misses::total            4                       # number of LoadLockedReq MSHR misses
system.cpu12.dcache.StoreCondReq_mshr_misses::cpu12.data            3                       # number of StoreCondReq MSHR misses
system.cpu12.dcache.StoreCondReq_mshr_misses::total            3                       # number of StoreCondReq MSHR misses
system.cpu12.dcache.demand_mshr_misses::cpu12.data           35                       # number of demand (read+write) MSHR misses
system.cpu12.dcache.demand_mshr_misses::total           35                       # number of demand (read+write) MSHR misses
system.cpu12.dcache.overall_mshr_misses::cpu12.data           37                       # number of overall MSHR misses
system.cpu12.dcache.overall_mshr_misses::total           37                       # number of overall MSHR misses
system.cpu12.dcache.ReadReq_mshr_miss_latency::cpu12.data      1364007                       # number of ReadReq MSHR miss cycles
system.cpu12.dcache.ReadReq_mshr_miss_latency::total      1364007                       # number of ReadReq MSHR miss cycles
system.cpu12.dcache.WriteReq_mshr_miss_latency::cpu12.data      1244500                       # number of WriteReq MSHR miss cycles
system.cpu12.dcache.WriteReq_mshr_miss_latency::total      1244500                       # number of WriteReq MSHR miss cycles
system.cpu12.dcache.SoftPFReq_mshr_miss_latency::cpu12.data        19000                       # number of SoftPFReq MSHR miss cycles
system.cpu12.dcache.SoftPFReq_mshr_miss_latency::total        19000                       # number of SoftPFReq MSHR miss cycles
system.cpu12.dcache.LoadLockedReq_mshr_miss_latency::cpu12.data        44000                       # number of LoadLockedReq MSHR miss cycles
system.cpu12.dcache.LoadLockedReq_mshr_miss_latency::total        44000                       # number of LoadLockedReq MSHR miss cycles
system.cpu12.dcache.StoreCondReq_mshr_miss_latency::cpu12.data        28500                       # number of StoreCondReq MSHR miss cycles
system.cpu12.dcache.StoreCondReq_mshr_miss_latency::total        28500                       # number of StoreCondReq MSHR miss cycles
system.cpu12.dcache.demand_mshr_miss_latency::cpu12.data      2608507                       # number of demand (read+write) MSHR miss cycles
system.cpu12.dcache.demand_mshr_miss_latency::total      2608507                       # number of demand (read+write) MSHR miss cycles
system.cpu12.dcache.overall_mshr_miss_latency::cpu12.data      2627507                       # number of overall MSHR miss cycles
system.cpu12.dcache.overall_mshr_miss_latency::total      2627507                       # number of overall MSHR miss cycles
system.cpu12.dcache.ReadReq_mshr_miss_rate::cpu12.data     0.007966                       # mshr miss rate for ReadReq accesses
system.cpu12.dcache.ReadReq_mshr_miss_rate::total     0.007966                       # mshr miss rate for ReadReq accesses
system.cpu12.dcache.WriteReq_mshr_miss_rate::cpu12.data     0.012844                       # mshr miss rate for WriteReq accesses
system.cpu12.dcache.WriteReq_mshr_miss_rate::total     0.012844                       # mshr miss rate for WriteReq accesses
system.cpu12.dcache.SoftPFReq_mshr_miss_rate::cpu12.data     0.400000                       # mshr miss rate for SoftPFReq accesses
system.cpu12.dcache.SoftPFReq_mshr_miss_rate::total     0.400000                       # mshr miss rate for SoftPFReq accesses
system.cpu12.dcache.LoadLockedReq_mshr_miss_rate::cpu12.data     0.800000                       # mshr miss rate for LoadLockedReq accesses
system.cpu12.dcache.LoadLockedReq_mshr_miss_rate::total     0.800000                       # mshr miss rate for LoadLockedReq accesses
system.cpu12.dcache.StoreCondReq_mshr_miss_rate::cpu12.data            1                       # mshr miss rate for StoreCondReq accesses
system.cpu12.dcache.StoreCondReq_mshr_miss_rate::total            1                       # mshr miss rate for StoreCondReq accesses
system.cpu12.dcache.demand_mshr_miss_rate::cpu12.data     0.008621                       # mshr miss rate for demand accesses
system.cpu12.dcache.demand_mshr_miss_rate::total     0.008621                       # mshr miss rate for demand accesses
system.cpu12.dcache.overall_mshr_miss_rate::cpu12.data     0.009102                       # mshr miss rate for overall accesses
system.cpu12.dcache.overall_mshr_miss_rate::total     0.009102                       # mshr miss rate for overall accesses
system.cpu12.dcache.ReadReq_avg_mshr_miss_latency::cpu12.data 48714.535714                       # average ReadReq mshr miss latency
system.cpu12.dcache.ReadReq_avg_mshr_miss_latency::total 48714.535714                       # average ReadReq mshr miss latency
system.cpu12.dcache.WriteReq_avg_mshr_miss_latency::cpu12.data 177785.714286                       # average WriteReq mshr miss latency
system.cpu12.dcache.WriteReq_avg_mshr_miss_latency::total 177785.714286                       # average WriteReq mshr miss latency
system.cpu12.dcache.SoftPFReq_avg_mshr_miss_latency::cpu12.data         9500                       # average SoftPFReq mshr miss latency
system.cpu12.dcache.SoftPFReq_avg_mshr_miss_latency::total         9500                       # average SoftPFReq mshr miss latency
system.cpu12.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu12.data        11000                       # average LoadLockedReq mshr miss latency
system.cpu12.dcache.LoadLockedReq_avg_mshr_miss_latency::total        11000                       # average LoadLockedReq mshr miss latency
system.cpu12.dcache.StoreCondReq_avg_mshr_miss_latency::cpu12.data         9500                       # average StoreCondReq mshr miss latency
system.cpu12.dcache.StoreCondReq_avg_mshr_miss_latency::total         9500                       # average StoreCondReq mshr miss latency
system.cpu12.dcache.demand_avg_mshr_miss_latency::cpu12.data 74528.771429                       # average overall mshr miss latency
system.cpu12.dcache.demand_avg_mshr_miss_latency::total 74528.771429                       # average overall mshr miss latency
system.cpu12.dcache.overall_avg_mshr_miss_latency::cpu12.data 71013.702703                       # average overall mshr miss latency
system.cpu12.dcache.overall_avg_mshr_miss_latency::total 71013.702703                       # average overall mshr miss latency
system.cpu12.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu12.icache.tags.replacements               0                       # number of replacements
system.cpu12.icache.tags.tagsinuse           7.513925                       # Cycle average of tags in use
system.cpu12.icache.tags.total_refs               769                       # Total number of references to valid blocks.
system.cpu12.icache.tags.sampled_refs              53                       # Sample count of references to valid blocks.
system.cpu12.icache.tags.avg_refs           14.509434                       # Average number of references to valid blocks.
system.cpu12.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu12.icache.tags.occ_blocks::cpu12.inst     7.513925                       # Average occupied blocks per requestor
system.cpu12.icache.tags.occ_percent::cpu12.inst     0.014676                       # Average percentage of cache occupancy
system.cpu12.icache.tags.occ_percent::total     0.014676                       # Average percentage of cache occupancy
system.cpu12.icache.tags.occ_task_id_blocks::1024           53                       # Occupied blocks per task id
system.cpu12.icache.tags.age_task_id_blocks_1024::0           53                       # Occupied blocks per task id
system.cpu12.icache.tags.occ_task_id_percent::1024     0.103516                       # Percentage of cache occupancy per task id
system.cpu12.icache.tags.tag_accesses            1743                       # Number of tag accesses
system.cpu12.icache.tags.data_accesses           1743                       # Number of data accesses
system.cpu12.icache.ReadReq_hits::cpu12.inst          769                       # number of ReadReq hits
system.cpu12.icache.ReadReq_hits::total           769                       # number of ReadReq hits
system.cpu12.icache.demand_hits::cpu12.inst          769                       # number of demand (read+write) hits
system.cpu12.icache.demand_hits::total            769                       # number of demand (read+write) hits
system.cpu12.icache.overall_hits::cpu12.inst          769                       # number of overall hits
system.cpu12.icache.overall_hits::total           769                       # number of overall hits
system.cpu12.icache.ReadReq_misses::cpu12.inst           76                       # number of ReadReq misses
system.cpu12.icache.ReadReq_misses::total           76                       # number of ReadReq misses
system.cpu12.icache.demand_misses::cpu12.inst           76                       # number of demand (read+write) misses
system.cpu12.icache.demand_misses::total           76                       # number of demand (read+write) misses
system.cpu12.icache.overall_misses::cpu12.inst           76                       # number of overall misses
system.cpu12.icache.overall_misses::total           76                       # number of overall misses
system.cpu12.icache.ReadReq_miss_latency::cpu12.inst      7367000                       # number of ReadReq miss cycles
system.cpu12.icache.ReadReq_miss_latency::total      7367000                       # number of ReadReq miss cycles
system.cpu12.icache.demand_miss_latency::cpu12.inst      7367000                       # number of demand (read+write) miss cycles
system.cpu12.icache.demand_miss_latency::total      7367000                       # number of demand (read+write) miss cycles
system.cpu12.icache.overall_miss_latency::cpu12.inst      7367000                       # number of overall miss cycles
system.cpu12.icache.overall_miss_latency::total      7367000                       # number of overall miss cycles
system.cpu12.icache.ReadReq_accesses::cpu12.inst          845                       # number of ReadReq accesses(hits+misses)
system.cpu12.icache.ReadReq_accesses::total          845                       # number of ReadReq accesses(hits+misses)
system.cpu12.icache.demand_accesses::cpu12.inst          845                       # number of demand (read+write) accesses
system.cpu12.icache.demand_accesses::total          845                       # number of demand (read+write) accesses
system.cpu12.icache.overall_accesses::cpu12.inst          845                       # number of overall (read+write) accesses
system.cpu12.icache.overall_accesses::total          845                       # number of overall (read+write) accesses
system.cpu12.icache.ReadReq_miss_rate::cpu12.inst     0.089941                       # miss rate for ReadReq accesses
system.cpu12.icache.ReadReq_miss_rate::total     0.089941                       # miss rate for ReadReq accesses
system.cpu12.icache.demand_miss_rate::cpu12.inst     0.089941                       # miss rate for demand accesses
system.cpu12.icache.demand_miss_rate::total     0.089941                       # miss rate for demand accesses
system.cpu12.icache.overall_miss_rate::cpu12.inst     0.089941                       # miss rate for overall accesses
system.cpu12.icache.overall_miss_rate::total     0.089941                       # miss rate for overall accesses
system.cpu12.icache.ReadReq_avg_miss_latency::cpu12.inst 96934.210526                       # average ReadReq miss latency
system.cpu12.icache.ReadReq_avg_miss_latency::total 96934.210526                       # average ReadReq miss latency
system.cpu12.icache.demand_avg_miss_latency::cpu12.inst 96934.210526                       # average overall miss latency
system.cpu12.icache.demand_avg_miss_latency::total 96934.210526                       # average overall miss latency
system.cpu12.icache.overall_avg_miss_latency::cpu12.inst 96934.210526                       # average overall miss latency
system.cpu12.icache.overall_avg_miss_latency::total 96934.210526                       # average overall miss latency
system.cpu12.icache.blocked_cycles::no_mshrs           73                       # number of cycles access was blocked
system.cpu12.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu12.icache.blocked::no_mshrs               2                       # number of cycles access was blocked
system.cpu12.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu12.icache.avg_blocked_cycles::no_mshrs    36.500000                       # average number of cycles each access was blocked
system.cpu12.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu12.icache.fast_writes                     0                       # number of fast writes performed
system.cpu12.icache.cache_copies                    0                       # number of cache copies performed
system.cpu12.icache.ReadReq_mshr_hits::cpu12.inst           23                       # number of ReadReq MSHR hits
system.cpu12.icache.ReadReq_mshr_hits::total           23                       # number of ReadReq MSHR hits
system.cpu12.icache.demand_mshr_hits::cpu12.inst           23                       # number of demand (read+write) MSHR hits
system.cpu12.icache.demand_mshr_hits::total           23                       # number of demand (read+write) MSHR hits
system.cpu12.icache.overall_mshr_hits::cpu12.inst           23                       # number of overall MSHR hits
system.cpu12.icache.overall_mshr_hits::total           23                       # number of overall MSHR hits
system.cpu12.icache.ReadReq_mshr_misses::cpu12.inst           53                       # number of ReadReq MSHR misses
system.cpu12.icache.ReadReq_mshr_misses::total           53                       # number of ReadReq MSHR misses
system.cpu12.icache.demand_mshr_misses::cpu12.inst           53                       # number of demand (read+write) MSHR misses
system.cpu12.icache.demand_mshr_misses::total           53                       # number of demand (read+write) MSHR misses
system.cpu12.icache.overall_mshr_misses::cpu12.inst           53                       # number of overall MSHR misses
system.cpu12.icache.overall_mshr_misses::total           53                       # number of overall MSHR misses
system.cpu12.icache.ReadReq_mshr_miss_latency::cpu12.inst      5291500                       # number of ReadReq MSHR miss cycles
system.cpu12.icache.ReadReq_mshr_miss_latency::total      5291500                       # number of ReadReq MSHR miss cycles
system.cpu12.icache.demand_mshr_miss_latency::cpu12.inst      5291500                       # number of demand (read+write) MSHR miss cycles
system.cpu12.icache.demand_mshr_miss_latency::total      5291500                       # number of demand (read+write) MSHR miss cycles
system.cpu12.icache.overall_mshr_miss_latency::cpu12.inst      5291500                       # number of overall MSHR miss cycles
system.cpu12.icache.overall_mshr_miss_latency::total      5291500                       # number of overall MSHR miss cycles
system.cpu12.icache.ReadReq_mshr_miss_rate::cpu12.inst     0.062722                       # mshr miss rate for ReadReq accesses
system.cpu12.icache.ReadReq_mshr_miss_rate::total     0.062722                       # mshr miss rate for ReadReq accesses
system.cpu12.icache.demand_mshr_miss_rate::cpu12.inst     0.062722                       # mshr miss rate for demand accesses
system.cpu12.icache.demand_mshr_miss_rate::total     0.062722                       # mshr miss rate for demand accesses
system.cpu12.icache.overall_mshr_miss_rate::cpu12.inst     0.062722                       # mshr miss rate for overall accesses
system.cpu12.icache.overall_mshr_miss_rate::total     0.062722                       # mshr miss rate for overall accesses
system.cpu12.icache.ReadReq_avg_mshr_miss_latency::cpu12.inst 99839.622642                       # average ReadReq mshr miss latency
system.cpu12.icache.ReadReq_avg_mshr_miss_latency::total 99839.622642                       # average ReadReq mshr miss latency
system.cpu12.icache.demand_avg_mshr_miss_latency::cpu12.inst 99839.622642                       # average overall mshr miss latency
system.cpu12.icache.demand_avg_mshr_miss_latency::total 99839.622642                       # average overall mshr miss latency
system.cpu12.icache.overall_avg_mshr_miss_latency::cpu12.inst 99839.622642                       # average overall mshr miss latency
system.cpu12.icache.overall_avg_mshr_miss_latency::total 99839.622642                       # average overall mshr miss latency
system.cpu12.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu13.branchPred.lookups                  5993                       # Number of BP lookups
system.cpu13.branchPred.condPredicted            5551                       # Number of conditional branches predicted
system.cpu13.branchPred.condIncorrect             120                       # Number of conditional branches incorrect
system.cpu13.branchPred.BTBLookups               3227                       # Number of BTB lookups
system.cpu13.branchPred.BTBHits                  2942                       # Number of BTB hits
system.cpu13.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu13.branchPred.BTBHitPct           91.168268                       # BTB Hit Percentage
system.cpu13.branchPred.usedRAS                   160                       # Number of times the RAS was used to get a target.
system.cpu13.branchPred.RASInCorrect                1                       # Number of incorrect RAS predictions.
system.cpu13.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu13.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu13.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu13.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu13.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu13.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu13.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu13.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu13.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu13.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu13.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu13.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu13.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu13.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu13.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu13.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu13.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu13.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu13.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu13.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu13.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu13.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu13.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu13.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu13.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu13.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu13.dstage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu13.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu13.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu13.dtb.walker.walks                       0                       # Table walker walks requested
system.cpu13.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu13.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu13.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu13.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu13.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu13.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu13.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu13.dtb.inst_hits                          0                       # ITB inst hits
system.cpu13.dtb.inst_misses                        0                       # ITB inst misses
system.cpu13.dtb.read_hits                          0                       # DTB read hits
system.cpu13.dtb.read_misses                        0                       # DTB read misses
system.cpu13.dtb.write_hits                         0                       # DTB write hits
system.cpu13.dtb.write_misses                       0                       # DTB write misses
system.cpu13.dtb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu13.dtb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu13.dtb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu13.dtb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu13.dtb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu13.dtb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu13.dtb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu13.dtb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu13.dtb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu13.dtb.read_accesses                      0                       # DTB read accesses
system.cpu13.dtb.write_accesses                     0                       # DTB write accesses
system.cpu13.dtb.inst_accesses                      0                       # ITB inst accesses
system.cpu13.dtb.hits                               0                       # DTB hits
system.cpu13.dtb.misses                             0                       # DTB misses
system.cpu13.dtb.accesses                           0                       # DTB accesses
system.cpu13.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu13.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu13.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu13.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu13.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu13.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu13.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu13.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu13.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu13.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu13.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu13.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu13.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu13.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu13.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu13.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu13.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu13.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu13.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu13.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu13.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu13.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu13.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu13.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu13.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu13.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu13.istage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu13.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu13.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu13.itb.walker.walks                       0                       # Table walker walks requested
system.cpu13.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu13.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu13.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu13.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu13.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu13.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu13.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu13.itb.inst_hits                          0                       # ITB inst hits
system.cpu13.itb.inst_misses                        0                       # ITB inst misses
system.cpu13.itb.read_hits                          0                       # DTB read hits
system.cpu13.itb.read_misses                        0                       # DTB read misses
system.cpu13.itb.write_hits                         0                       # DTB write hits
system.cpu13.itb.write_misses                       0                       # DTB write misses
system.cpu13.itb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu13.itb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu13.itb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu13.itb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu13.itb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu13.itb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu13.itb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu13.itb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu13.itb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu13.itb.read_accesses                      0                       # DTB read accesses
system.cpu13.itb.write_accesses                     0                       # DTB write accesses
system.cpu13.itb.inst_accesses                      0                       # ITB inst accesses
system.cpu13.itb.hits                               0                       # DTB hits
system.cpu13.itb.misses                             0                       # DTB misses
system.cpu13.itb.accesses                           0                       # DTB accesses
system.cpu13.numCycles                          15392                       # number of cpu cycles simulated
system.cpu13.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu13.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu13.fetch.icacheStallCycles             2385                       # Number of cycles fetch is stalled on an Icache miss
system.cpu13.fetch.Insts                        24989                       # Number of instructions fetch has processed
system.cpu13.fetch.Branches                      5993                       # Number of branches that fetch encountered
system.cpu13.fetch.predictedBranches             3102                       # Number of branches that fetch has predicted taken
system.cpu13.fetch.Cycles                        7714                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu13.fetch.SquashCycles                   289                       # Number of cycles fetch has spent squashing
system.cpu13.fetch.MiscStallCycles                  1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu13.fetch.NoActiveThreadStallCycles            1                       # Number of stall cycles due to no active thread to fetch from
system.cpu13.fetch.PendingTrapStallCycles            6                       # Number of stall cycles due to pending traps
system.cpu13.fetch.CacheLines                     728                       # Number of cache lines fetched
system.cpu13.fetch.IcacheSquashes                  61                       # Number of outstanding Icache misses that were squashed
system.cpu13.fetch.rateDist::samples            10251                       # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.rateDist::mean            2.605112                       # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.rateDist::stdev           3.621986                       # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.rateDist::0                   6524     63.64%     63.64% # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.rateDist::1                    128      1.25%     64.89% # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.rateDist::2                     31      0.30%     65.19% # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.rateDist::3                    174      1.70%     66.89% # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.rateDist::4                     91      0.89%     67.78% # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.rateDist::5                    180      1.76%     69.53% # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.rateDist::6                    108      1.05%     70.59% # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.rateDist::7                     39      0.38%     70.97% # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.rateDist::8                   2976     29.03%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.rateDist::max_value              8                       # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.rateDist::total              10251                       # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.branchRate                0.389358                       # Number of branch fetches per cycle
system.cpu13.fetch.rate                      1.623506                       # Number of inst fetches per cycle
system.cpu13.decode.IdleCycles                   2476                       # Number of cycles decode is idle
system.cpu13.decode.BlockedCycles                4373                       # Number of cycles decode is blocked
system.cpu13.decode.RunCycles                    1153                       # Number of cycles decode is running
system.cpu13.decode.UnblockCycles                2132                       # Number of cycles decode is unblocking
system.cpu13.decode.SquashCycles                  116                       # Number of cycles decode is squashing
system.cpu13.decode.BranchResolved                215                       # Number of times decode resolved a branch
system.cpu13.decode.BranchMispred                  34                       # Number of times decode detected a branch misprediction
system.cpu13.decode.DecodedInsts                24547                       # Number of instructions handled by decode
system.cpu13.decode.SquashedInsts                  85                       # Number of squashed instructions handled by decode
system.cpu13.rename.SquashCycles                  116                       # Number of cycles rename is squashing
system.cpu13.rename.IdleCycles                   2666                       # Number of cycles rename is idle
system.cpu13.rename.BlockCycles                   979                       # Number of cycles rename is blocking
system.cpu13.rename.serializeStallCycles         2067                       # count of cycles rename stalled for serializing inst
system.cpu13.rename.RunCycles                    3073                       # Number of cycles rename is running
system.cpu13.rename.UnblockCycles                1349                       # Number of cycles rename is unblocking
system.cpu13.rename.RenamedInsts                23968                       # Number of instructions processed by rename
system.cpu13.rename.IQFullEvents                 1213                       # Number of times rename has blocked due to IQ full
system.cpu13.rename.LQFullEvents                    8                       # Number of times rename has blocked due to LQ full
system.cpu13.rename.RenamedOperands             41082                       # Number of destination operands rename has renamed
system.cpu13.rename.RenameLookups              115981                       # Number of register rename lookups that rename has made
system.cpu13.rename.int_rename_lookups          31964                       # Number of integer rename lookups
system.cpu13.rename.CommittedMaps               36454                       # Number of HB maps that are committed
system.cpu13.rename.UndoneMaps                   4624                       # Number of HB maps that are undone due to squashing
system.cpu13.rename.serializingInsts               55                       # count of serializing insts renamed
system.cpu13.rename.tempSerializingInsts           55                       # count of temporary serializing insts renamed
system.cpu13.rename.skidInsts                    3356                       # count of insts added to the skid buffer
system.cpu13.memDep0.insertedLoads               3257                       # Number of loads inserted to the mem dependence unit.
system.cpu13.memDep0.insertedStores               861                       # Number of stores inserted to the mem dependence unit.
system.cpu13.memDep0.conflictingLoads             219                       # Number of conflicting loads.
system.cpu13.memDep0.conflictingStores            110                       # Number of conflicting stores.
system.cpu13.iq.iqInstsAdded                    23368                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu13.iq.iqNonSpecInstsAdded                82                       # Number of non-speculative instructions added to the IQ
system.cpu13.iq.iqInstsIssued                   21727                       # Number of instructions issued
system.cpu13.iq.iqSquashedInstsIssued             296                       # Number of squashed instructions issued
system.cpu13.iq.iqSquashedInstsExamined          2948                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu13.iq.iqSquashedOperandsExamined         9116                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu13.iq.iqSquashedNonSpecRemoved           16                       # Number of squashed non-spec instructions that were removed
system.cpu13.iq.issued_per_cycle::samples        10251                       # Number of insts issued each cycle
system.cpu13.iq.issued_per_cycle::mean       2.119501                       # Number of insts issued each cycle
system.cpu13.iq.issued_per_cycle::stdev      1.936066                       # Number of insts issued each cycle
system.cpu13.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu13.iq.issued_per_cycle::0              4378     42.71%     42.71% # Number of insts issued each cycle
system.cpu13.iq.issued_per_cycle::1               401      3.91%     46.62% # Number of insts issued each cycle
system.cpu13.iq.issued_per_cycle::2               226      2.20%     48.82% # Number of insts issued each cycle
system.cpu13.iq.issued_per_cycle::3               110      1.07%     49.90% # Number of insts issued each cycle
system.cpu13.iq.issued_per_cycle::4              5136     50.10%    100.00% # Number of insts issued each cycle
system.cpu13.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu13.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu13.iq.issued_per_cycle::max_value            4                       # Number of insts issued each cycle
system.cpu13.iq.issued_per_cycle::total         10251                       # Number of insts issued each cycle
system.cpu13.iq.fu_full::No_OpClass                 0                       # attempts to use FU when none available
system.cpu13.iq.fu_full::IntAlu                     0                       # attempts to use FU when none available
system.cpu13.iq.fu_full::IntMult                    0                       # attempts to use FU when none available
system.cpu13.iq.fu_full::IntDiv                     0                       # attempts to use FU when none available
system.cpu13.iq.fu_full::FloatAdd                   0                       # attempts to use FU when none available
system.cpu13.iq.fu_full::FloatCmp                   0                       # attempts to use FU when none available
system.cpu13.iq.fu_full::FloatCvt                   0                       # attempts to use FU when none available
system.cpu13.iq.fu_full::FloatMult                  0                       # attempts to use FU when none available
system.cpu13.iq.fu_full::FloatDiv                   0                       # attempts to use FU when none available
system.cpu13.iq.fu_full::FloatSqrt                  0                       # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdAdd                    0                       # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdAddAcc                 0                       # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdAlu                    0                       # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdCmp                    0                       # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdCvt                    0                       # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdMisc                   0                       # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdMult                   0                       # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdMultAcc                0                       # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdShift                  0                       # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdShiftAcc               0                       # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdSqrt                   0                       # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdFloatAdd               0                       # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdFloatAlu               0                       # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdFloatCmp               0                       # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdFloatCvt               0                       # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdFloatDiv               0                       # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdFloatMisc              0                       # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdFloatMult              0                       # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdFloatSqrt              0                       # attempts to use FU when none available
system.cpu13.iq.fu_full::MemRead                    0                       # attempts to use FU when none available
system.cpu13.iq.fu_full::MemWrite                   0                       # attempts to use FU when none available
system.cpu13.iq.fu_full::IprAccess                  0                       # attempts to use FU when none available
system.cpu13.iq.fu_full::InstPrefetch               0                       # attempts to use FU when none available
system.cpu13.iq.FU_type_0::No_OpClass               0      0.00%      0.00% # Type of FU issued
system.cpu13.iq.FU_type_0::IntAlu               17960     82.66%     82.66% # Type of FU issued
system.cpu13.iq.FU_type_0::IntMult                  3      0.01%     82.68% # Type of FU issued
system.cpu13.iq.FU_type_0::IntDiv                   0      0.00%     82.68% # Type of FU issued
system.cpu13.iq.FU_type_0::FloatAdd                 0      0.00%     82.68% # Type of FU issued
system.cpu13.iq.FU_type_0::FloatCmp                 0      0.00%     82.68% # Type of FU issued
system.cpu13.iq.FU_type_0::FloatCvt                 0      0.00%     82.68% # Type of FU issued
system.cpu13.iq.FU_type_0::FloatMult                0      0.00%     82.68% # Type of FU issued
system.cpu13.iq.FU_type_0::FloatDiv                 0      0.00%     82.68% # Type of FU issued
system.cpu13.iq.FU_type_0::FloatSqrt                0      0.00%     82.68% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdAdd                  0      0.00%     82.68% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdAddAcc               0      0.00%     82.68% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdAlu                  0      0.00%     82.68% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdCmp                  0      0.00%     82.68% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdCvt                  0      0.00%     82.68% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdMisc                 0      0.00%     82.68% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdMult                 0      0.00%     82.68% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdMultAcc              0      0.00%     82.68% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdShift                0      0.00%     82.68% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdShiftAcc             0      0.00%     82.68% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdSqrt                 0      0.00%     82.68% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdFloatAdd             0      0.00%     82.68% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdFloatAlu             0      0.00%     82.68% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdFloatCmp             0      0.00%     82.68% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdFloatCvt             0      0.00%     82.68% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdFloatDiv             0      0.00%     82.68% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdFloatMisc            0      0.00%     82.68% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdFloatMult            0      0.00%     82.68% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     82.68% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdFloatSqrt            0      0.00%     82.68% # Type of FU issued
system.cpu13.iq.FU_type_0::MemRead               3112     14.32%     97.00% # Type of FU issued
system.cpu13.iq.FU_type_0::MemWrite               652      3.00%    100.00% # Type of FU issued
system.cpu13.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu13.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu13.iq.FU_type_0::total                21727                       # Type of FU issued
system.cpu13.iq.rate                         1.411577                       # Inst issue rate
system.cpu13.iq.fu_busy_cnt                         0                       # FU busy when requested
system.cpu13.iq.fu_busy_rate                        0                       # FU busy rate (busy events/executed inst)
system.cpu13.iq.int_inst_queue_reads            54001                       # Number of integer instruction queue reads
system.cpu13.iq.int_inst_queue_writes           26400                       # Number of integer instruction queue writes
system.cpu13.iq.int_inst_queue_wakeup_accesses        21503                       # Number of integer instruction queue wakeup accesses
system.cpu13.iq.fp_inst_queue_reads                 0                       # Number of floating instruction queue reads
system.cpu13.iq.fp_inst_queue_writes                0                       # Number of floating instruction queue writes
system.cpu13.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu13.iq.int_alu_accesses                21727                       # Number of integer alu accesses
system.cpu13.iq.fp_alu_accesses                     0                       # Number of floating point alu accesses
system.cpu13.iew.lsq.thread0.forwLoads              9                       # Number of loads that had data forwarded from stores
system.cpu13.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu13.iew.lsq.thread0.squashedLoads          417                       # Number of loads squashed
system.cpu13.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu13.iew.lsq.thread0.memOrderViolation            2                       # Number of memory ordering violations
system.cpu13.iew.lsq.thread0.squashedStores          385                       # Number of stores squashed
system.cpu13.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu13.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu13.iew.lsq.thread0.rescheduledLoads           29                       # Number of loads that were rescheduled
system.cpu13.iew.lsq.thread0.cacheBlocked            7                       # Number of times an access to memory failed due to the cache being blocked
system.cpu13.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu13.iew.iewSquashCycles                  116                       # Number of cycles IEW is squashing
system.cpu13.iew.iewBlockCycles                   308                       # Number of cycles IEW is blocking
system.cpu13.iew.iewUnblockCycles                 664                       # Number of cycles IEW is unblocking
system.cpu13.iew.iewDispatchedInsts             23453                       # Number of instructions dispatched to IQ
system.cpu13.iew.iewDispSquashedInsts             104                       # Number of squashed instructions skipped by dispatch
system.cpu13.iew.iewDispLoadInsts                3257                       # Number of dispatched load instructions
system.cpu13.iew.iewDispStoreInsts                861                       # Number of dispatched store instructions
system.cpu13.iew.iewDispNonSpecInsts               39                       # Number of dispatched non-speculative instructions
system.cpu13.iew.iewIQFullEvents                    0                       # Number of times the IQ has become full, causing a stall
system.cpu13.iew.iewLSQFullEvents                 664                       # Number of times the LSQ has become full, causing a stall
system.cpu13.iew.memOrderViolationEvents            2                       # Number of memory order violations
system.cpu13.iew.predictedTakenIncorrect           30                       # Number of branches that were predicted taken incorrectly
system.cpu13.iew.predictedNotTakenIncorrect           67                       # Number of branches that were predicted not taken incorrectly
system.cpu13.iew.branchMispredicts                 97                       # Number of branch mispredicts detected at execute
system.cpu13.iew.iewExecutedInsts               21627                       # Number of executed instructions
system.cpu13.iew.iewExecLoadInsts                3101                       # Number of load instructions executed
system.cpu13.iew.iewExecSquashedInsts             100                       # Number of squashed instructions skipped in execute
system.cpu13.iew.exec_swp                           0                       # number of swp insts executed
system.cpu13.iew.exec_nop                           3                       # number of nop insts executed
system.cpu13.iew.exec_refs                       3695                       # number of memory reference insts executed
system.cpu13.iew.exec_branches                   5048                       # Number of branches executed
system.cpu13.iew.exec_stores                      594                       # Number of stores executed
system.cpu13.iew.exec_rate                   1.405081                       # Inst execution rate
system.cpu13.iew.wb_sent                        21538                       # cumulative count of insts sent to commit
system.cpu13.iew.wb_count                       21503                       # cumulative count of insts written-back
system.cpu13.iew.wb_producers                   15213                       # num instructions producing a value
system.cpu13.iew.wb_consumers                   30997                       # num instructions consuming a value
system.cpu13.iew.wb_penalized                       0                       # number of instrctions required to write to 'other' IQ
system.cpu13.iew.wb_rate                     1.397024                       # insts written-back per cycle
system.cpu13.iew.wb_fanout                   0.490789                       # average fanout of values written-back
system.cpu13.iew.wb_penalized_rate                  0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu13.commit.commitSquashedInsts          2889                       # The number of squashed insts skipped by commit
system.cpu13.commit.commitNonSpecStalls            66                       # The number of times commit has been forced to stall to communicate backwards
system.cpu13.commit.branchMispredicts              92                       # The number of times a branch was mispredicted
system.cpu13.commit.committed_per_cycle::samples         9826                       # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::mean     2.086505                       # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::stdev     2.412741                       # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::0         4650     47.32%     47.32% # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::1          686      6.98%     54.30% # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::2          160      1.63%     55.93% # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::3         1827     18.59%     74.53% # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::4           94      0.96%     75.48% # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::5         1808     18.40%     93.88% # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::6           85      0.87%     94.75% # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::7           39      0.40%     95.15% # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::8          477      4.85%    100.00% # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::total         9826                       # Number of insts commited each cycle
system.cpu13.commit.committedInsts              19780                       # Number of instructions committed
system.cpu13.commit.committedOps                20502                       # Number of ops (including micro ops) committed
system.cpu13.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu13.commit.refs                         3316                       # Number of memory references committed
system.cpu13.commit.loads                        2840                       # Number of loads committed
system.cpu13.commit.membars                        31                       # Number of memory barriers committed
system.cpu13.commit.branches                     4862                       # Number of branches committed
system.cpu13.commit.fp_insts                        0                       # Number of committed floating point instructions.
system.cpu13.commit.int_insts                   15767                       # Number of committed integer instructions.
system.cpu13.commit.function_calls                 79                       # Number of function calls committed.
system.cpu13.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu13.commit.op_class_0::IntAlu          17184     83.82%     83.82% # Class of committed instruction
system.cpu13.commit.op_class_0::IntMult             2      0.01%     83.83% # Class of committed instruction
system.cpu13.commit.op_class_0::IntDiv              0      0.00%     83.83% # Class of committed instruction
system.cpu13.commit.op_class_0::FloatAdd            0      0.00%     83.83% # Class of committed instruction
system.cpu13.commit.op_class_0::FloatCmp            0      0.00%     83.83% # Class of committed instruction
system.cpu13.commit.op_class_0::FloatCvt            0      0.00%     83.83% # Class of committed instruction
system.cpu13.commit.op_class_0::FloatMult            0      0.00%     83.83% # Class of committed instruction
system.cpu13.commit.op_class_0::FloatDiv            0      0.00%     83.83% # Class of committed instruction
system.cpu13.commit.op_class_0::FloatSqrt            0      0.00%     83.83% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdAdd             0      0.00%     83.83% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdAddAcc            0      0.00%     83.83% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdAlu             0      0.00%     83.83% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdCmp             0      0.00%     83.83% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdCvt             0      0.00%     83.83% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdMisc            0      0.00%     83.83% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdMult            0      0.00%     83.83% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdMultAcc            0      0.00%     83.83% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdShift            0      0.00%     83.83% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdShiftAcc            0      0.00%     83.83% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdSqrt            0      0.00%     83.83% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdFloatAdd            0      0.00%     83.83% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdFloatAlu            0      0.00%     83.83% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdFloatCmp            0      0.00%     83.83% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdFloatCvt            0      0.00%     83.83% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdFloatDiv            0      0.00%     83.83% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdFloatMisc            0      0.00%     83.83% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdFloatMult            0      0.00%     83.83% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdFloatMultAcc            0      0.00%     83.83% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdFloatSqrt            0      0.00%     83.83% # Class of committed instruction
system.cpu13.commit.op_class_0::MemRead          2840     13.85%     97.68% # Class of committed instruction
system.cpu13.commit.op_class_0::MemWrite          476      2.32%    100.00% # Class of committed instruction
system.cpu13.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu13.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu13.commit.op_class_0::total           20502                       # Class of committed instruction
system.cpu13.commit.bw_lim_events                 477                       # number cycles where commit BW limit reached
system.cpu13.rob.rob_reads                      32454                       # The number of ROB reads
system.cpu13.rob.rob_writes                     47278                       # The number of ROB writes
system.cpu13.timesIdled                            41                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu13.idleCycles                          5141                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu13.quiesceCycles                      67667                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu13.committedInsts                     19780                       # Number of Instructions Simulated
system.cpu13.committedOps                       20502                       # Number of Ops (including micro ops) Simulated
system.cpu13.cpi                             0.778160                       # CPI: Cycles Per Instruction
system.cpu13.cpi_total                       0.778160                       # CPI: Total CPI of All Threads
system.cpu13.ipc                             1.285083                       # IPC: Instructions Per Cycle
system.cpu13.ipc_total                       1.285083                       # IPC: Total IPC of All Threads
system.cpu13.int_regfile_reads                  28717                       # number of integer regfile reads
system.cpu13.int_regfile_writes                  9174                       # number of integer regfile writes
system.cpu13.fp_regfile_writes                    160                       # number of floating regfile writes
system.cpu13.cc_regfile_reads                   73935                       # number of cc regfile reads
system.cpu13.cc_regfile_writes                  28701                       # number of cc regfile writes
system.cpu13.misc_regfile_reads                  4351                       # number of misc regfile reads
system.cpu13.misc_regfile_writes                   55                       # number of misc regfile writes
system.cpu13.dcache.tags.replacements               0                       # number of replacements
system.cpu13.dcache.tags.tagsinuse           4.164275                       # Cycle average of tags in use
system.cpu13.dcache.tags.total_refs              3417                       # Total number of references to valid blocks.
system.cpu13.dcache.tags.sampled_refs              27                       # Sample count of references to valid blocks.
system.cpu13.dcache.tags.avg_refs          126.555556                       # Average number of references to valid blocks.
system.cpu13.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu13.dcache.tags.occ_blocks::cpu13.data     4.164275                       # Average occupied blocks per requestor
system.cpu13.dcache.tags.occ_percent::cpu13.data     0.004067                       # Average percentage of cache occupancy
system.cpu13.dcache.tags.occ_percent::total     0.004067                       # Average percentage of cache occupancy
system.cpu13.dcache.tags.occ_task_id_blocks::1024           27                       # Occupied blocks per task id
system.cpu13.dcache.tags.age_task_id_blocks_1024::0           27                       # Occupied blocks per task id
system.cpu13.dcache.tags.occ_task_id_percent::1024     0.026367                       # Percentage of cache occupancy per task id
system.cpu13.dcache.tags.tag_accesses            7080                       # Number of tag accesses
system.cpu13.dcache.tags.data_accesses           7080                       # Number of data accesses
system.cpu13.dcache.ReadReq_hits::cpu13.data         2972                       # number of ReadReq hits
system.cpu13.dcache.ReadReq_hits::total          2972                       # number of ReadReq hits
system.cpu13.dcache.WriteReq_hits::cpu13.data          441                       # number of WriteReq hits
system.cpu13.dcache.WriteReq_hits::total          441                       # number of WriteReq hits
system.cpu13.dcache.SoftPFReq_hits::cpu13.data            2                       # number of SoftPFReq hits
system.cpu13.dcache.SoftPFReq_hits::total            2                       # number of SoftPFReq hits
system.cpu13.dcache.LoadLockedReq_hits::cpu13.data            1                       # number of LoadLockedReq hits
system.cpu13.dcache.LoadLockedReq_hits::total            1                       # number of LoadLockedReq hits
system.cpu13.dcache.demand_hits::cpu13.data         3413                       # number of demand (read+write) hits
system.cpu13.dcache.demand_hits::total           3413                       # number of demand (read+write) hits
system.cpu13.dcache.overall_hits::cpu13.data         3415                       # number of overall hits
system.cpu13.dcache.overall_hits::total          3415                       # number of overall hits
system.cpu13.dcache.ReadReq_misses::cpu13.data           60                       # number of ReadReq misses
system.cpu13.dcache.ReadReq_misses::total           60                       # number of ReadReq misses
system.cpu13.dcache.WriteReq_misses::cpu13.data           19                       # number of WriteReq misses
system.cpu13.dcache.WriteReq_misses::total           19                       # number of WriteReq misses
system.cpu13.dcache.SoftPFReq_misses::cpu13.data            3                       # number of SoftPFReq misses
system.cpu13.dcache.SoftPFReq_misses::total            3                       # number of SoftPFReq misses
system.cpu13.dcache.LoadLockedReq_misses::cpu13.data           13                       # number of LoadLockedReq misses
system.cpu13.dcache.LoadLockedReq_misses::total           13                       # number of LoadLockedReq misses
system.cpu13.dcache.StoreCondReq_misses::cpu13.data            4                       # number of StoreCondReq misses
system.cpu13.dcache.StoreCondReq_misses::total            4                       # number of StoreCondReq misses
system.cpu13.dcache.demand_misses::cpu13.data           79                       # number of demand (read+write) misses
system.cpu13.dcache.demand_misses::total           79                       # number of demand (read+write) misses
system.cpu13.dcache.overall_misses::cpu13.data           82                       # number of overall misses
system.cpu13.dcache.overall_misses::total           82                       # number of overall misses
system.cpu13.dcache.ReadReq_miss_latency::cpu13.data      3891937                       # number of ReadReq miss cycles
system.cpu13.dcache.ReadReq_miss_latency::total      3891937                       # number of ReadReq miss cycles
system.cpu13.dcache.WriteReq_miss_latency::cpu13.data      3735500                       # number of WriteReq miss cycles
system.cpu13.dcache.WriteReq_miss_latency::total      3735500                       # number of WriteReq miss cycles
system.cpu13.dcache.LoadLockedReq_miss_latency::cpu13.data       202489                       # number of LoadLockedReq miss cycles
system.cpu13.dcache.LoadLockedReq_miss_latency::total       202489                       # number of LoadLockedReq miss cycles
system.cpu13.dcache.StoreCondReq_miss_latency::cpu13.data        37500                       # number of StoreCondReq miss cycles
system.cpu13.dcache.StoreCondReq_miss_latency::total        37500                       # number of StoreCondReq miss cycles
system.cpu13.dcache.StoreCondFailReq_miss_latency::cpu13.data        76000                       # number of StoreCondFailReq miss cycles
system.cpu13.dcache.StoreCondFailReq_miss_latency::total        76000                       # number of StoreCondFailReq miss cycles
system.cpu13.dcache.demand_miss_latency::cpu13.data      7627437                       # number of demand (read+write) miss cycles
system.cpu13.dcache.demand_miss_latency::total      7627437                       # number of demand (read+write) miss cycles
system.cpu13.dcache.overall_miss_latency::cpu13.data      7627437                       # number of overall miss cycles
system.cpu13.dcache.overall_miss_latency::total      7627437                       # number of overall miss cycles
system.cpu13.dcache.ReadReq_accesses::cpu13.data         3032                       # number of ReadReq accesses(hits+misses)
system.cpu13.dcache.ReadReq_accesses::total         3032                       # number of ReadReq accesses(hits+misses)
system.cpu13.dcache.WriteReq_accesses::cpu13.data          460                       # number of WriteReq accesses(hits+misses)
system.cpu13.dcache.WriteReq_accesses::total          460                       # number of WriteReq accesses(hits+misses)
system.cpu13.dcache.SoftPFReq_accesses::cpu13.data            5                       # number of SoftPFReq accesses(hits+misses)
system.cpu13.dcache.SoftPFReq_accesses::total            5                       # number of SoftPFReq accesses(hits+misses)
system.cpu13.dcache.LoadLockedReq_accesses::cpu13.data           14                       # number of LoadLockedReq accesses(hits+misses)
system.cpu13.dcache.LoadLockedReq_accesses::total           14                       # number of LoadLockedReq accesses(hits+misses)
system.cpu13.dcache.StoreCondReq_accesses::cpu13.data            4                       # number of StoreCondReq accesses(hits+misses)
system.cpu13.dcache.StoreCondReq_accesses::total            4                       # number of StoreCondReq accesses(hits+misses)
system.cpu13.dcache.demand_accesses::cpu13.data         3492                       # number of demand (read+write) accesses
system.cpu13.dcache.demand_accesses::total         3492                       # number of demand (read+write) accesses
system.cpu13.dcache.overall_accesses::cpu13.data         3497                       # number of overall (read+write) accesses
system.cpu13.dcache.overall_accesses::total         3497                       # number of overall (read+write) accesses
system.cpu13.dcache.ReadReq_miss_rate::cpu13.data     0.019789                       # miss rate for ReadReq accesses
system.cpu13.dcache.ReadReq_miss_rate::total     0.019789                       # miss rate for ReadReq accesses
system.cpu13.dcache.WriteReq_miss_rate::cpu13.data     0.041304                       # miss rate for WriteReq accesses
system.cpu13.dcache.WriteReq_miss_rate::total     0.041304                       # miss rate for WriteReq accesses
system.cpu13.dcache.SoftPFReq_miss_rate::cpu13.data     0.600000                       # miss rate for SoftPFReq accesses
system.cpu13.dcache.SoftPFReq_miss_rate::total     0.600000                       # miss rate for SoftPFReq accesses
system.cpu13.dcache.LoadLockedReq_miss_rate::cpu13.data     0.928571                       # miss rate for LoadLockedReq accesses
system.cpu13.dcache.LoadLockedReq_miss_rate::total     0.928571                       # miss rate for LoadLockedReq accesses
system.cpu13.dcache.StoreCondReq_miss_rate::cpu13.data            1                       # miss rate for StoreCondReq accesses
system.cpu13.dcache.StoreCondReq_miss_rate::total            1                       # miss rate for StoreCondReq accesses
system.cpu13.dcache.demand_miss_rate::cpu13.data     0.022623                       # miss rate for demand accesses
system.cpu13.dcache.demand_miss_rate::total     0.022623                       # miss rate for demand accesses
system.cpu13.dcache.overall_miss_rate::cpu13.data     0.023449                       # miss rate for overall accesses
system.cpu13.dcache.overall_miss_rate::total     0.023449                       # miss rate for overall accesses
system.cpu13.dcache.ReadReq_avg_miss_latency::cpu13.data 64865.616667                       # average ReadReq miss latency
system.cpu13.dcache.ReadReq_avg_miss_latency::total 64865.616667                       # average ReadReq miss latency
system.cpu13.dcache.WriteReq_avg_miss_latency::cpu13.data 196605.263158                       # average WriteReq miss latency
system.cpu13.dcache.WriteReq_avg_miss_latency::total 196605.263158                       # average WriteReq miss latency
system.cpu13.dcache.LoadLockedReq_avg_miss_latency::cpu13.data 15576.076923                       # average LoadLockedReq miss latency
system.cpu13.dcache.LoadLockedReq_avg_miss_latency::total 15576.076923                       # average LoadLockedReq miss latency
system.cpu13.dcache.StoreCondReq_avg_miss_latency::cpu13.data         9375                       # average StoreCondReq miss latency
system.cpu13.dcache.StoreCondReq_avg_miss_latency::total         9375                       # average StoreCondReq miss latency
system.cpu13.dcache.StoreCondFailReq_avg_miss_latency::cpu13.data          inf                       # average StoreCondFailReq miss latency
system.cpu13.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu13.dcache.demand_avg_miss_latency::cpu13.data 96549.835443                       # average overall miss latency
system.cpu13.dcache.demand_avg_miss_latency::total 96549.835443                       # average overall miss latency
system.cpu13.dcache.overall_avg_miss_latency::cpu13.data 93017.524390                       # average overall miss latency
system.cpu13.dcache.overall_avg_miss_latency::total 93017.524390                       # average overall miss latency
system.cpu13.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu13.dcache.blocked_cycles::no_targets           31                       # number of cycles access was blocked
system.cpu13.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu13.dcache.blocked::no_targets             1                       # number of cycles access was blocked
system.cpu13.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu13.dcache.avg_blocked_cycles::no_targets           31                       # average number of cycles each access was blocked
system.cpu13.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu13.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu13.dcache.ReadReq_mshr_hits::cpu13.data           32                       # number of ReadReq MSHR hits
system.cpu13.dcache.ReadReq_mshr_hits::total           32                       # number of ReadReq MSHR hits
system.cpu13.dcache.WriteReq_mshr_hits::cpu13.data           12                       # number of WriteReq MSHR hits
system.cpu13.dcache.WriteReq_mshr_hits::total           12                       # number of WriteReq MSHR hits
system.cpu13.dcache.demand_mshr_hits::cpu13.data           44                       # number of demand (read+write) MSHR hits
system.cpu13.dcache.demand_mshr_hits::total           44                       # number of demand (read+write) MSHR hits
system.cpu13.dcache.overall_mshr_hits::cpu13.data           44                       # number of overall MSHR hits
system.cpu13.dcache.overall_mshr_hits::total           44                       # number of overall MSHR hits
system.cpu13.dcache.ReadReq_mshr_misses::cpu13.data           28                       # number of ReadReq MSHR misses
system.cpu13.dcache.ReadReq_mshr_misses::total           28                       # number of ReadReq MSHR misses
system.cpu13.dcache.WriteReq_mshr_misses::cpu13.data            7                       # number of WriteReq MSHR misses
system.cpu13.dcache.WriteReq_mshr_misses::total            7                       # number of WriteReq MSHR misses
system.cpu13.dcache.SoftPFReq_mshr_misses::cpu13.data            2                       # number of SoftPFReq MSHR misses
system.cpu13.dcache.SoftPFReq_mshr_misses::total            2                       # number of SoftPFReq MSHR misses
system.cpu13.dcache.LoadLockedReq_mshr_misses::cpu13.data           13                       # number of LoadLockedReq MSHR misses
system.cpu13.dcache.LoadLockedReq_mshr_misses::total           13                       # number of LoadLockedReq MSHR misses
system.cpu13.dcache.StoreCondReq_mshr_misses::cpu13.data            4                       # number of StoreCondReq MSHR misses
system.cpu13.dcache.StoreCondReq_mshr_misses::total            4                       # number of StoreCondReq MSHR misses
system.cpu13.dcache.demand_mshr_misses::cpu13.data           35                       # number of demand (read+write) MSHR misses
system.cpu13.dcache.demand_mshr_misses::total           35                       # number of demand (read+write) MSHR misses
system.cpu13.dcache.overall_mshr_misses::cpu13.data           37                       # number of overall MSHR misses
system.cpu13.dcache.overall_mshr_misses::total           37                       # number of overall MSHR misses
system.cpu13.dcache.ReadReq_mshr_miss_latency::cpu13.data      1230007                       # number of ReadReq MSHR miss cycles
system.cpu13.dcache.ReadReq_mshr_miss_latency::total      1230007                       # number of ReadReq MSHR miss cycles
system.cpu13.dcache.WriteReq_mshr_miss_latency::cpu13.data      1163750                       # number of WriteReq MSHR miss cycles
system.cpu13.dcache.WriteReq_mshr_miss_latency::total      1163750                       # number of WriteReq MSHR miss cycles
system.cpu13.dcache.SoftPFReq_mshr_miss_latency::cpu13.data        19500                       # number of SoftPFReq MSHR miss cycles
system.cpu13.dcache.SoftPFReq_mshr_miss_latency::total        19500                       # number of SoftPFReq MSHR miss cycles
system.cpu13.dcache.LoadLockedReq_mshr_miss_latency::cpu13.data       161511                       # number of LoadLockedReq MSHR miss cycles
system.cpu13.dcache.LoadLockedReq_mshr_miss_latency::total       161511                       # number of LoadLockedReq MSHR miss cycles
system.cpu13.dcache.StoreCondReq_mshr_miss_latency::cpu13.data        28500                       # number of StoreCondReq MSHR miss cycles
system.cpu13.dcache.StoreCondReq_mshr_miss_latency::total        28500                       # number of StoreCondReq MSHR miss cycles
system.cpu13.dcache.StoreCondFailReq_mshr_miss_latency::cpu13.data        73000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu13.dcache.StoreCondFailReq_mshr_miss_latency::total        73000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu13.dcache.demand_mshr_miss_latency::cpu13.data      2393757                       # number of demand (read+write) MSHR miss cycles
system.cpu13.dcache.demand_mshr_miss_latency::total      2393757                       # number of demand (read+write) MSHR miss cycles
system.cpu13.dcache.overall_mshr_miss_latency::cpu13.data      2413257                       # number of overall MSHR miss cycles
system.cpu13.dcache.overall_mshr_miss_latency::total      2413257                       # number of overall MSHR miss cycles
system.cpu13.dcache.ReadReq_mshr_miss_rate::cpu13.data     0.009235                       # mshr miss rate for ReadReq accesses
system.cpu13.dcache.ReadReq_mshr_miss_rate::total     0.009235                       # mshr miss rate for ReadReq accesses
system.cpu13.dcache.WriteReq_mshr_miss_rate::cpu13.data     0.015217                       # mshr miss rate for WriteReq accesses
system.cpu13.dcache.WriteReq_mshr_miss_rate::total     0.015217                       # mshr miss rate for WriteReq accesses
system.cpu13.dcache.SoftPFReq_mshr_miss_rate::cpu13.data     0.400000                       # mshr miss rate for SoftPFReq accesses
system.cpu13.dcache.SoftPFReq_mshr_miss_rate::total     0.400000                       # mshr miss rate for SoftPFReq accesses
system.cpu13.dcache.LoadLockedReq_mshr_miss_rate::cpu13.data     0.928571                       # mshr miss rate for LoadLockedReq accesses
system.cpu13.dcache.LoadLockedReq_mshr_miss_rate::total     0.928571                       # mshr miss rate for LoadLockedReq accesses
system.cpu13.dcache.StoreCondReq_mshr_miss_rate::cpu13.data            1                       # mshr miss rate for StoreCondReq accesses
system.cpu13.dcache.StoreCondReq_mshr_miss_rate::total            1                       # mshr miss rate for StoreCondReq accesses
system.cpu13.dcache.demand_mshr_miss_rate::cpu13.data     0.010023                       # mshr miss rate for demand accesses
system.cpu13.dcache.demand_mshr_miss_rate::total     0.010023                       # mshr miss rate for demand accesses
system.cpu13.dcache.overall_mshr_miss_rate::cpu13.data     0.010580                       # mshr miss rate for overall accesses
system.cpu13.dcache.overall_mshr_miss_rate::total     0.010580                       # mshr miss rate for overall accesses
system.cpu13.dcache.ReadReq_avg_mshr_miss_latency::cpu13.data 43928.821429                       # average ReadReq mshr miss latency
system.cpu13.dcache.ReadReq_avg_mshr_miss_latency::total 43928.821429                       # average ReadReq mshr miss latency
system.cpu13.dcache.WriteReq_avg_mshr_miss_latency::cpu13.data       166250                       # average WriteReq mshr miss latency
system.cpu13.dcache.WriteReq_avg_mshr_miss_latency::total       166250                       # average WriteReq mshr miss latency
system.cpu13.dcache.SoftPFReq_avg_mshr_miss_latency::cpu13.data         9750                       # average SoftPFReq mshr miss latency
system.cpu13.dcache.SoftPFReq_avg_mshr_miss_latency::total         9750                       # average SoftPFReq mshr miss latency
system.cpu13.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu13.data 12423.923077                       # average LoadLockedReq mshr miss latency
system.cpu13.dcache.LoadLockedReq_avg_mshr_miss_latency::total 12423.923077                       # average LoadLockedReq mshr miss latency
system.cpu13.dcache.StoreCondReq_avg_mshr_miss_latency::cpu13.data         7125                       # average StoreCondReq mshr miss latency
system.cpu13.dcache.StoreCondReq_avg_mshr_miss_latency::total         7125                       # average StoreCondReq mshr miss latency
system.cpu13.dcache.StoreCondFailReq_avg_mshr_miss_latency::cpu13.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu13.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu13.dcache.demand_avg_mshr_miss_latency::cpu13.data 68393.057143                       # average overall mshr miss latency
system.cpu13.dcache.demand_avg_mshr_miss_latency::total 68393.057143                       # average overall mshr miss latency
system.cpu13.dcache.overall_avg_mshr_miss_latency::cpu13.data 65223.162162                       # average overall mshr miss latency
system.cpu13.dcache.overall_avg_mshr_miss_latency::total 65223.162162                       # average overall mshr miss latency
system.cpu13.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu13.icache.tags.replacements               0                       # number of replacements
system.cpu13.icache.tags.tagsinuse           7.028541                       # Cycle average of tags in use
system.cpu13.icache.tags.total_refs               646                       # Total number of references to valid blocks.
system.cpu13.icache.tags.sampled_refs              54                       # Sample count of references to valid blocks.
system.cpu13.icache.tags.avg_refs           11.962963                       # Average number of references to valid blocks.
system.cpu13.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu13.icache.tags.occ_blocks::cpu13.inst     7.028541                       # Average occupied blocks per requestor
system.cpu13.icache.tags.occ_percent::cpu13.inst     0.013728                       # Average percentage of cache occupancy
system.cpu13.icache.tags.occ_percent::total     0.013728                       # Average percentage of cache occupancy
system.cpu13.icache.tags.occ_task_id_blocks::1024           54                       # Occupied blocks per task id
system.cpu13.icache.tags.age_task_id_blocks_1024::0           54                       # Occupied blocks per task id
system.cpu13.icache.tags.occ_task_id_percent::1024     0.105469                       # Percentage of cache occupancy per task id
system.cpu13.icache.tags.tag_accesses            1510                       # Number of tag accesses
system.cpu13.icache.tags.data_accesses           1510                       # Number of data accesses
system.cpu13.icache.ReadReq_hits::cpu13.inst          646                       # number of ReadReq hits
system.cpu13.icache.ReadReq_hits::total           646                       # number of ReadReq hits
system.cpu13.icache.demand_hits::cpu13.inst          646                       # number of demand (read+write) hits
system.cpu13.icache.demand_hits::total            646                       # number of demand (read+write) hits
system.cpu13.icache.overall_hits::cpu13.inst          646                       # number of overall hits
system.cpu13.icache.overall_hits::total           646                       # number of overall hits
system.cpu13.icache.ReadReq_misses::cpu13.inst           82                       # number of ReadReq misses
system.cpu13.icache.ReadReq_misses::total           82                       # number of ReadReq misses
system.cpu13.icache.demand_misses::cpu13.inst           82                       # number of demand (read+write) misses
system.cpu13.icache.demand_misses::total           82                       # number of demand (read+write) misses
system.cpu13.icache.overall_misses::cpu13.inst           82                       # number of overall misses
system.cpu13.icache.overall_misses::total           82                       # number of overall misses
system.cpu13.icache.ReadReq_miss_latency::cpu13.inst      8085000                       # number of ReadReq miss cycles
system.cpu13.icache.ReadReq_miss_latency::total      8085000                       # number of ReadReq miss cycles
system.cpu13.icache.demand_miss_latency::cpu13.inst      8085000                       # number of demand (read+write) miss cycles
system.cpu13.icache.demand_miss_latency::total      8085000                       # number of demand (read+write) miss cycles
system.cpu13.icache.overall_miss_latency::cpu13.inst      8085000                       # number of overall miss cycles
system.cpu13.icache.overall_miss_latency::total      8085000                       # number of overall miss cycles
system.cpu13.icache.ReadReq_accesses::cpu13.inst          728                       # number of ReadReq accesses(hits+misses)
system.cpu13.icache.ReadReq_accesses::total          728                       # number of ReadReq accesses(hits+misses)
system.cpu13.icache.demand_accesses::cpu13.inst          728                       # number of demand (read+write) accesses
system.cpu13.icache.demand_accesses::total          728                       # number of demand (read+write) accesses
system.cpu13.icache.overall_accesses::cpu13.inst          728                       # number of overall (read+write) accesses
system.cpu13.icache.overall_accesses::total          728                       # number of overall (read+write) accesses
system.cpu13.icache.ReadReq_miss_rate::cpu13.inst     0.112637                       # miss rate for ReadReq accesses
system.cpu13.icache.ReadReq_miss_rate::total     0.112637                       # miss rate for ReadReq accesses
system.cpu13.icache.demand_miss_rate::cpu13.inst     0.112637                       # miss rate for demand accesses
system.cpu13.icache.demand_miss_rate::total     0.112637                       # miss rate for demand accesses
system.cpu13.icache.overall_miss_rate::cpu13.inst     0.112637                       # miss rate for overall accesses
system.cpu13.icache.overall_miss_rate::total     0.112637                       # miss rate for overall accesses
system.cpu13.icache.ReadReq_avg_miss_latency::cpu13.inst 98597.560976                       # average ReadReq miss latency
system.cpu13.icache.ReadReq_avg_miss_latency::total 98597.560976                       # average ReadReq miss latency
system.cpu13.icache.demand_avg_miss_latency::cpu13.inst 98597.560976                       # average overall miss latency
system.cpu13.icache.demand_avg_miss_latency::total 98597.560976                       # average overall miss latency
system.cpu13.icache.overall_avg_miss_latency::cpu13.inst 98597.560976                       # average overall miss latency
system.cpu13.icache.overall_avg_miss_latency::total 98597.560976                       # average overall miss latency
system.cpu13.icache.blocked_cycles::no_mshrs          100                       # number of cycles access was blocked
system.cpu13.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu13.icache.blocked::no_mshrs               1                       # number of cycles access was blocked
system.cpu13.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu13.icache.avg_blocked_cycles::no_mshrs          100                       # average number of cycles each access was blocked
system.cpu13.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu13.icache.fast_writes                     0                       # number of fast writes performed
system.cpu13.icache.cache_copies                    0                       # number of cache copies performed
system.cpu13.icache.ReadReq_mshr_hits::cpu13.inst           28                       # number of ReadReq MSHR hits
system.cpu13.icache.ReadReq_mshr_hits::total           28                       # number of ReadReq MSHR hits
system.cpu13.icache.demand_mshr_hits::cpu13.inst           28                       # number of demand (read+write) MSHR hits
system.cpu13.icache.demand_mshr_hits::total           28                       # number of demand (read+write) MSHR hits
system.cpu13.icache.overall_mshr_hits::cpu13.inst           28                       # number of overall MSHR hits
system.cpu13.icache.overall_mshr_hits::total           28                       # number of overall MSHR hits
system.cpu13.icache.ReadReq_mshr_misses::cpu13.inst           54                       # number of ReadReq MSHR misses
system.cpu13.icache.ReadReq_mshr_misses::total           54                       # number of ReadReq MSHR misses
system.cpu13.icache.demand_mshr_misses::cpu13.inst           54                       # number of demand (read+write) MSHR misses
system.cpu13.icache.demand_mshr_misses::total           54                       # number of demand (read+write) MSHR misses
system.cpu13.icache.overall_mshr_misses::cpu13.inst           54                       # number of overall MSHR misses
system.cpu13.icache.overall_mshr_misses::total           54                       # number of overall MSHR misses
system.cpu13.icache.ReadReq_mshr_miss_latency::cpu13.inst      5817250                       # number of ReadReq MSHR miss cycles
system.cpu13.icache.ReadReq_mshr_miss_latency::total      5817250                       # number of ReadReq MSHR miss cycles
system.cpu13.icache.demand_mshr_miss_latency::cpu13.inst      5817250                       # number of demand (read+write) MSHR miss cycles
system.cpu13.icache.demand_mshr_miss_latency::total      5817250                       # number of demand (read+write) MSHR miss cycles
system.cpu13.icache.overall_mshr_miss_latency::cpu13.inst      5817250                       # number of overall MSHR miss cycles
system.cpu13.icache.overall_mshr_miss_latency::total      5817250                       # number of overall MSHR miss cycles
system.cpu13.icache.ReadReq_mshr_miss_rate::cpu13.inst     0.074176                       # mshr miss rate for ReadReq accesses
system.cpu13.icache.ReadReq_mshr_miss_rate::total     0.074176                       # mshr miss rate for ReadReq accesses
system.cpu13.icache.demand_mshr_miss_rate::cpu13.inst     0.074176                       # mshr miss rate for demand accesses
system.cpu13.icache.demand_mshr_miss_rate::total     0.074176                       # mshr miss rate for demand accesses
system.cpu13.icache.overall_mshr_miss_rate::cpu13.inst     0.074176                       # mshr miss rate for overall accesses
system.cpu13.icache.overall_mshr_miss_rate::total     0.074176                       # mshr miss rate for overall accesses
system.cpu13.icache.ReadReq_avg_mshr_miss_latency::cpu13.inst 107726.851852                       # average ReadReq mshr miss latency
system.cpu13.icache.ReadReq_avg_mshr_miss_latency::total 107726.851852                       # average ReadReq mshr miss latency
system.cpu13.icache.demand_avg_mshr_miss_latency::cpu13.inst 107726.851852                       # average overall mshr miss latency
system.cpu13.icache.demand_avg_mshr_miss_latency::total 107726.851852                       # average overall mshr miss latency
system.cpu13.icache.overall_avg_mshr_miss_latency::cpu13.inst 107726.851852                       # average overall mshr miss latency
system.cpu13.icache.overall_avg_mshr_miss_latency::total 107726.851852                       # average overall mshr miss latency
system.cpu13.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu14.branchPred.lookups                  5655                       # Number of BP lookups
system.cpu14.branchPred.condPredicted            5210                       # Number of conditional branches predicted
system.cpu14.branchPred.condIncorrect             121                       # Number of conditional branches incorrect
system.cpu14.branchPred.BTBLookups               2917                       # Number of BTB lookups
system.cpu14.branchPred.BTBHits                  2759                       # Number of BTB hits
system.cpu14.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu14.branchPred.BTBHitPct           94.583476                       # BTB Hit Percentage
system.cpu14.branchPred.usedRAS                   168                       # Number of times the RAS was used to get a target.
system.cpu14.branchPred.RASInCorrect                1                       # Number of incorrect RAS predictions.
system.cpu14.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu14.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu14.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu14.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu14.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu14.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu14.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu14.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu14.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu14.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu14.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu14.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu14.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu14.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu14.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu14.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu14.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu14.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu14.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu14.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu14.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu14.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu14.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu14.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu14.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu14.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu14.dstage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu14.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu14.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu14.dtb.walker.walks                       0                       # Table walker walks requested
system.cpu14.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu14.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu14.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu14.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu14.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu14.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu14.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu14.dtb.inst_hits                          0                       # ITB inst hits
system.cpu14.dtb.inst_misses                        0                       # ITB inst misses
system.cpu14.dtb.read_hits                          0                       # DTB read hits
system.cpu14.dtb.read_misses                        0                       # DTB read misses
system.cpu14.dtb.write_hits                         0                       # DTB write hits
system.cpu14.dtb.write_misses                       0                       # DTB write misses
system.cpu14.dtb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu14.dtb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu14.dtb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu14.dtb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu14.dtb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu14.dtb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu14.dtb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu14.dtb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu14.dtb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu14.dtb.read_accesses                      0                       # DTB read accesses
system.cpu14.dtb.write_accesses                     0                       # DTB write accesses
system.cpu14.dtb.inst_accesses                      0                       # ITB inst accesses
system.cpu14.dtb.hits                               0                       # DTB hits
system.cpu14.dtb.misses                             0                       # DTB misses
system.cpu14.dtb.accesses                           0                       # DTB accesses
system.cpu14.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu14.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu14.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu14.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu14.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu14.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu14.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu14.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu14.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu14.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu14.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu14.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu14.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu14.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu14.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu14.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu14.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu14.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu14.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu14.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu14.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu14.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu14.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu14.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu14.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu14.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu14.istage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu14.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu14.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu14.itb.walker.walks                       0                       # Table walker walks requested
system.cpu14.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu14.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu14.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu14.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu14.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu14.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu14.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu14.itb.inst_hits                          0                       # ITB inst hits
system.cpu14.itb.inst_misses                        0                       # ITB inst misses
system.cpu14.itb.read_hits                          0                       # DTB read hits
system.cpu14.itb.read_misses                        0                       # DTB read misses
system.cpu14.itb.write_hits                         0                       # DTB write hits
system.cpu14.itb.write_misses                       0                       # DTB write misses
system.cpu14.itb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu14.itb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu14.itb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu14.itb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu14.itb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu14.itb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu14.itb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu14.itb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu14.itb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu14.itb.read_accesses                      0                       # DTB read accesses
system.cpu14.itb.write_accesses                     0                       # DTB write accesses
system.cpu14.itb.inst_accesses                      0                       # ITB inst accesses
system.cpu14.itb.hits                               0                       # DTB hits
system.cpu14.itb.misses                             0                       # DTB misses
system.cpu14.itb.accesses                           0                       # DTB accesses
system.cpu14.numCycles                          14768                       # number of cpu cycles simulated
system.cpu14.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu14.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu14.fetch.icacheStallCycles             2594                       # Number of cycles fetch is stalled on an Icache miss
system.cpu14.fetch.Insts                        23480                       # Number of instructions fetch has processed
system.cpu14.fetch.Branches                      5655                       # Number of branches that fetch encountered
system.cpu14.fetch.predictedBranches             2927                       # Number of branches that fetch has predicted taken
system.cpu14.fetch.Cycles                        6987                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu14.fetch.SquashCycles                   291                       # Number of cycles fetch has spent squashing
system.cpu14.fetch.MiscStallCycles                  2                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu14.fetch.NoActiveThreadStallCycles            1                       # Number of stall cycles due to no active thread to fetch from
system.cpu14.fetch.PendingTrapStallCycles            6                       # Number of stall cycles due to pending traps
system.cpu14.fetch.IcacheWaitRetryStallCycles           24                       # Number of stall cycles due to full MSHR
system.cpu14.fetch.CacheLines                     737                       # Number of cache lines fetched
system.cpu14.fetch.IcacheSquashes                  63                       # Number of outstanding Icache misses that were squashed
system.cpu14.fetch.rateDist::samples             9759                       # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.rateDist::mean            2.584384                       # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.rateDist::stdev           3.607658                       # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.rateDist::0                   6194     63.47%     63.47% # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.rateDist::1                    165      1.69%     65.16% # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.rateDist::2                     35      0.36%     65.52% # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.rateDist::3                    165      1.69%     67.21% # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.rateDist::4                     93      0.95%     68.16% # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.rateDist::5                    148      1.52%     69.68% # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.rateDist::6                    112      1.15%     70.83% # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.rateDist::7                     69      0.71%     71.53% # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.rateDist::8                   2778     28.47%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.rateDist::max_value              8                       # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.rateDist::total               9759                       # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.branchRate                0.382923                       # Number of branch fetches per cycle
system.cpu14.fetch.rate                      1.589924                       # Number of inst fetches per cycle
system.cpu14.decode.IdleCycles                   2387                       # Number of cycles decode is idle
system.cpu14.decode.BlockedCycles                4120                       # Number of cycles decode is blocked
system.cpu14.decode.RunCycles                    1195                       # Number of cycles decode is running
system.cpu14.decode.UnblockCycles                1940                       # Number of cycles decode is unblocking
system.cpu14.decode.SquashCycles                  116                       # Number of cycles decode is squashing
system.cpu14.decode.BranchResolved                219                       # Number of times decode resolved a branch
system.cpu14.decode.BranchMispred                  29                       # Number of times decode detected a branch misprediction
system.cpu14.decode.DecodedInsts                23338                       # Number of instructions handled by decode
system.cpu14.decode.SquashedInsts                 110                       # Number of squashed instructions handled by decode
system.cpu14.rename.SquashCycles                  116                       # Number of cycles rename is squashing
system.cpu14.rename.IdleCycles                   2584                       # Number of cycles rename is idle
system.cpu14.rename.BlockCycles                   923                       # Number of cycles rename is blocking
system.cpu14.rename.serializeStallCycles         1936                       # count of cycles rename stalled for serializing inst
system.cpu14.rename.RunCycles                    2916                       # Number of cycles rename is running
system.cpu14.rename.UnblockCycles                1283                       # Number of cycles rename is unblocking
system.cpu14.rename.RenamedInsts                22828                       # Number of instructions processed by rename
system.cpu14.rename.IQFullEvents                 1140                       # Number of times rename has blocked due to IQ full
system.cpu14.rename.LQFullEvents                    8                       # Number of times rename has blocked due to LQ full
system.cpu14.rename.RenamedOperands             38822                       # Number of destination operands rename has renamed
system.cpu14.rename.RenameLookups              110395                       # Number of register rename lookups that rename has made
system.cpu14.rename.int_rename_lookups          30360                       # Number of integer rename lookups
system.cpu14.rename.CommittedMaps               33924                       # Number of HB maps that are committed
system.cpu14.rename.UndoneMaps                   4889                       # Number of HB maps that are undone due to squashing
system.cpu14.rename.serializingInsts               45                       # count of serializing insts renamed
system.cpu14.rename.tempSerializingInsts           44                       # count of temporary serializing insts renamed
system.cpu14.rename.skidInsts                    3313                       # count of insts added to the skid buffer
system.cpu14.memDep0.insertedLoads               3162                       # Number of loads inserted to the mem dependence unit.
system.cpu14.memDep0.insertedStores               914                       # Number of stores inserted to the mem dependence unit.
system.cpu14.memDep0.conflictingLoads             229                       # Number of conflicting loads.
system.cpu14.memDep0.conflictingStores            106                       # Number of conflicting stores.
system.cpu14.iq.iqInstsAdded                    22337                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu14.iq.iqNonSpecInstsAdded                68                       # Number of non-speculative instructions added to the IQ
system.cpu14.iq.iqInstsIssued                   20544                       # Number of instructions issued
system.cpu14.iq.iqSquashedInstsIssued             351                       # Number of squashed instructions issued
system.cpu14.iq.iqSquashedInstsExamined          3259                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu14.iq.iqSquashedOperandsExamined         9813                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu14.iq.iqSquashedNonSpecRemoved            8                       # Number of squashed non-spec instructions that were removed
system.cpu14.iq.issued_per_cycle::samples         9759                       # Number of insts issued each cycle
system.cpu14.iq.issued_per_cycle::mean       2.105134                       # Number of insts issued each cycle
system.cpu14.iq.issued_per_cycle::stdev      1.934205                       # Number of insts issued each cycle
system.cpu14.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu14.iq.issued_per_cycle::0              4193     42.97%     42.97% # Number of insts issued each cycle
system.cpu14.iq.issued_per_cycle::1               380      3.89%     46.86% # Number of insts issued each cycle
system.cpu14.iq.issued_per_cycle::2               229      2.35%     49.21% # Number of insts issued each cycle
system.cpu14.iq.issued_per_cycle::3               122      1.25%     50.46% # Number of insts issued each cycle
system.cpu14.iq.issued_per_cycle::4              4835     49.54%    100.00% # Number of insts issued each cycle
system.cpu14.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu14.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu14.iq.issued_per_cycle::max_value            4                       # Number of insts issued each cycle
system.cpu14.iq.issued_per_cycle::total          9759                       # Number of insts issued each cycle
system.cpu14.iq.fu_full::No_OpClass                 0                       # attempts to use FU when none available
system.cpu14.iq.fu_full::IntAlu                     0                       # attempts to use FU when none available
system.cpu14.iq.fu_full::IntMult                    0                       # attempts to use FU when none available
system.cpu14.iq.fu_full::IntDiv                     0                       # attempts to use FU when none available
system.cpu14.iq.fu_full::FloatAdd                   0                       # attempts to use FU when none available
system.cpu14.iq.fu_full::FloatCmp                   0                       # attempts to use FU when none available
system.cpu14.iq.fu_full::FloatCvt                   0                       # attempts to use FU when none available
system.cpu14.iq.fu_full::FloatMult                  0                       # attempts to use FU when none available
system.cpu14.iq.fu_full::FloatDiv                   0                       # attempts to use FU when none available
system.cpu14.iq.fu_full::FloatSqrt                  0                       # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdAdd                    0                       # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdAddAcc                 0                       # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdAlu                    0                       # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdCmp                    0                       # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdCvt                    0                       # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdMisc                   0                       # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdMult                   0                       # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdMultAcc                0                       # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdShift                  0                       # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdShiftAcc               0                       # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdSqrt                   0                       # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdFloatAdd               0                       # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdFloatAlu               0                       # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdFloatCmp               0                       # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdFloatCvt               0                       # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdFloatDiv               0                       # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdFloatMisc              0                       # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdFloatMult              0                       # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdFloatSqrt              0                       # attempts to use FU when none available
system.cpu14.iq.fu_full::MemRead                    0                       # attempts to use FU when none available
system.cpu14.iq.fu_full::MemWrite                   0                       # attempts to use FU when none available
system.cpu14.iq.fu_full::IprAccess                  0                       # attempts to use FU when none available
system.cpu14.iq.fu_full::InstPrefetch               0                       # attempts to use FU when none available
system.cpu14.iq.FU_type_0::No_OpClass               0      0.00%      0.00% # Type of FU issued
system.cpu14.iq.FU_type_0::IntAlu               16893     82.23%     82.23% # Type of FU issued
system.cpu14.iq.FU_type_0::IntMult                  3      0.01%     82.24% # Type of FU issued
system.cpu14.iq.FU_type_0::IntDiv                   0      0.00%     82.24% # Type of FU issued
system.cpu14.iq.FU_type_0::FloatAdd                 0      0.00%     82.24% # Type of FU issued
system.cpu14.iq.FU_type_0::FloatCmp                 0      0.00%     82.24% # Type of FU issued
system.cpu14.iq.FU_type_0::FloatCvt                 0      0.00%     82.24% # Type of FU issued
system.cpu14.iq.FU_type_0::FloatMult                0      0.00%     82.24% # Type of FU issued
system.cpu14.iq.FU_type_0::FloatDiv                 0      0.00%     82.24% # Type of FU issued
system.cpu14.iq.FU_type_0::FloatSqrt                0      0.00%     82.24% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdAdd                  0      0.00%     82.24% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdAddAcc               0      0.00%     82.24% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdAlu                  0      0.00%     82.24% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdCmp                  0      0.00%     82.24% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdCvt                  0      0.00%     82.24% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdMisc                 0      0.00%     82.24% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdMult                 0      0.00%     82.24% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdMultAcc              0      0.00%     82.24% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdShift                0      0.00%     82.24% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdShiftAcc             0      0.00%     82.24% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdSqrt                 0      0.00%     82.24% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdFloatAdd             0      0.00%     82.24% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdFloatAlu             0      0.00%     82.24% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdFloatCmp             0      0.00%     82.24% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdFloatCvt             0      0.00%     82.24% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdFloatDiv             0      0.00%     82.24% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdFloatMisc            0      0.00%     82.24% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdFloatMult            0      0.00%     82.24% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     82.24% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdFloatSqrt            0      0.00%     82.24% # Type of FU issued
system.cpu14.iq.FU_type_0::MemRead               2990     14.55%     96.80% # Type of FU issued
system.cpu14.iq.FU_type_0::MemWrite               658      3.20%    100.00% # Type of FU issued
system.cpu14.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu14.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu14.iq.FU_type_0::total                20544                       # Type of FU issued
system.cpu14.iq.rate                         1.391116                       # Inst issue rate
system.cpu14.iq.fu_busy_cnt                         0                       # FU busy when requested
system.cpu14.iq.fu_busy_rate                        0                       # FU busy rate (busy events/executed inst)
system.cpu14.iq.int_inst_queue_reads            51198                       # Number of integer instruction queue reads
system.cpu14.iq.int_inst_queue_writes           25666                       # Number of integer instruction queue writes
system.cpu14.iq.int_inst_queue_wakeup_accesses        20320                       # Number of integer instruction queue wakeup accesses
system.cpu14.iq.fp_inst_queue_reads                 0                       # Number of floating instruction queue reads
system.cpu14.iq.fp_inst_queue_writes                0                       # Number of floating instruction queue writes
system.cpu14.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu14.iq.int_alu_accesses                20544                       # Number of integer alu accesses
system.cpu14.iq.fp_alu_accesses                     0                       # Number of floating point alu accesses
system.cpu14.iew.lsq.thread0.forwLoads             10                       # Number of loads that had data forwarded from stores
system.cpu14.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu14.iew.lsq.thread0.squashedLoads          495                       # Number of loads squashed
system.cpu14.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu14.iew.lsq.thread0.memOrderViolation            2                       # Number of memory ordering violations
system.cpu14.iew.lsq.thread0.squashedStores          444                       # Number of stores squashed
system.cpu14.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu14.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu14.iew.lsq.thread0.rescheduledLoads           33                       # Number of loads that were rescheduled
system.cpu14.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu14.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu14.iew.iewSquashCycles                  116                       # Number of cycles IEW is squashing
system.cpu14.iew.iewBlockCycles                   352                       # Number of cycles IEW is blocking
system.cpu14.iew.iewUnblockCycles                 564                       # Number of cycles IEW is unblocking
system.cpu14.iew.iewDispatchedInsts             22408                       # Number of instructions dispatched to IQ
system.cpu14.iew.iewDispSquashedInsts              40                       # Number of squashed instructions skipped by dispatch
system.cpu14.iew.iewDispLoadInsts                3162                       # Number of dispatched load instructions
system.cpu14.iew.iewDispStoreInsts                914                       # Number of dispatched store instructions
system.cpu14.iew.iewDispNonSpecInsts               30                       # Number of dispatched non-speculative instructions
system.cpu14.iew.iewIQFullEvents                    0                       # Number of times the IQ has become full, causing a stall
system.cpu14.iew.iewLSQFullEvents                 564                       # Number of times the LSQ has become full, causing a stall
system.cpu14.iew.memOrderViolationEvents            2                       # Number of memory order violations
system.cpu14.iew.predictedTakenIncorrect           28                       # Number of branches that were predicted taken incorrectly
system.cpu14.iew.predictedNotTakenIncorrect           70                       # Number of branches that were predicted not taken incorrectly
system.cpu14.iew.branchMispredicts                 98                       # Number of branch mispredicts detected at execute
system.cpu14.iew.iewExecutedInsts               20437                       # Number of executed instructions
system.cpu14.iew.iewExecLoadInsts                2974                       # Number of load instructions executed
system.cpu14.iew.iewExecSquashedInsts             107                       # Number of squashed instructions skipped in execute
system.cpu14.iew.exec_swp                           0                       # number of swp insts executed
system.cpu14.iew.exec_nop                           3                       # number of nop insts executed
system.cpu14.iew.exec_refs                       3561                       # number of memory reference insts executed
system.cpu14.iew.exec_branches                   4748                       # Number of branches executed
system.cpu14.iew.exec_stores                      587                       # Number of stores executed
system.cpu14.iew.exec_rate                   1.383871                       # Inst execution rate
system.cpu14.iew.wb_sent                        20359                       # cumulative count of insts sent to commit
system.cpu14.iew.wb_count                       20320                       # cumulative count of insts written-back
system.cpu14.iew.wb_producers                   14331                       # num instructions producing a value
system.cpu14.iew.wb_consumers                   29183                       # num instructions consuming a value
system.cpu14.iew.wb_penalized                       0                       # number of instrctions required to write to 'other' IQ
system.cpu14.iew.wb_rate                     1.375948                       # insts written-back per cycle
system.cpu14.iew.wb_fanout                   0.491074                       # average fanout of values written-back
system.cpu14.iew.wb_penalized_rate                  0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu14.commit.commitSquashedInsts          3255                       # The number of squashed insts skipped by commit
system.cpu14.commit.commitNonSpecStalls            60                       # The number of times commit has been forced to stall to communicate backwards
system.cpu14.commit.branchMispredicts              92                       # The number of times a branch was mispredicted
system.cpu14.commit.committed_per_cycle::samples         9290                       # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::mean     2.060926                       # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::stdev     2.451456                       # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::0         4449     47.89%     47.89% # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::1          758      8.16%     56.05% # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::2          157      1.69%     57.74% # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::3         1594     17.16%     74.90% # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::4           86      0.93%     75.82% # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::5         1588     17.09%     92.92% # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::6          101      1.09%     94.00% # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::7           54      0.58%     94.59% # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::8          503      5.41%    100.00% # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::total         9290                       # Number of insts commited each cycle
system.cpu14.commit.committedInsts              18425                       # Number of instructions committed
system.cpu14.commit.committedOps                19146                       # Number of ops (including micro ops) committed
system.cpu14.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu14.commit.refs                         3137                       # Number of memory references committed
system.cpu14.commit.loads                        2667                       # Number of loads committed
system.cpu14.commit.membars                        31                       # Number of memory barriers committed
system.cpu14.commit.branches                     4525                       # Number of branches committed
system.cpu14.commit.fp_insts                        0                       # Number of committed floating point instructions.
system.cpu14.commit.int_insts                   14748                       # Number of committed integer instructions.
system.cpu14.commit.function_calls                 79                       # Number of function calls committed.
system.cpu14.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu14.commit.op_class_0::IntAlu          16007     83.60%     83.60% # Class of committed instruction
system.cpu14.commit.op_class_0::IntMult             2      0.01%     83.62% # Class of committed instruction
system.cpu14.commit.op_class_0::IntDiv              0      0.00%     83.62% # Class of committed instruction
system.cpu14.commit.op_class_0::FloatAdd            0      0.00%     83.62% # Class of committed instruction
system.cpu14.commit.op_class_0::FloatCmp            0      0.00%     83.62% # Class of committed instruction
system.cpu14.commit.op_class_0::FloatCvt            0      0.00%     83.62% # Class of committed instruction
system.cpu14.commit.op_class_0::FloatMult            0      0.00%     83.62% # Class of committed instruction
system.cpu14.commit.op_class_0::FloatDiv            0      0.00%     83.62% # Class of committed instruction
system.cpu14.commit.op_class_0::FloatSqrt            0      0.00%     83.62% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdAdd             0      0.00%     83.62% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdAddAcc            0      0.00%     83.62% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdAlu             0      0.00%     83.62% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdCmp             0      0.00%     83.62% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdCvt             0      0.00%     83.62% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdMisc            0      0.00%     83.62% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdMult            0      0.00%     83.62% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdMultAcc            0      0.00%     83.62% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdShift            0      0.00%     83.62% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdShiftAcc            0      0.00%     83.62% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdSqrt            0      0.00%     83.62% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdFloatAdd            0      0.00%     83.62% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdFloatAlu            0      0.00%     83.62% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdFloatCmp            0      0.00%     83.62% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdFloatCvt            0      0.00%     83.62% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdFloatDiv            0      0.00%     83.62% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdFloatMisc            0      0.00%     83.62% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdFloatMult            0      0.00%     83.62% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdFloatMultAcc            0      0.00%     83.62% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdFloatSqrt            0      0.00%     83.62% # Class of committed instruction
system.cpu14.commit.op_class_0::MemRead          2667     13.93%     97.55% # Class of committed instruction
system.cpu14.commit.op_class_0::MemWrite          470      2.45%    100.00% # Class of committed instruction
system.cpu14.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu14.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu14.commit.op_class_0::total           19146                       # Class of committed instruction
system.cpu14.commit.bw_lim_events                 503                       # number cycles where commit BW limit reached
system.cpu14.rob.rob_reads                      30902                       # The number of ROB reads
system.cpu14.rob.rob_writes                     45283                       # The number of ROB writes
system.cpu14.timesIdled                            39                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu14.idleCycles                          5009                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu14.quiesceCycles                      68291                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu14.committedInsts                     18425                       # Number of Instructions Simulated
system.cpu14.committedOps                       19146                       # Number of Ops (including micro ops) Simulated
system.cpu14.cpi                             0.801520                       # CPI: Cycles Per Instruction
system.cpu14.cpi_total                       0.801520                       # CPI: Total CPI of All Threads
system.cpu14.ipc                             1.247630                       # IPC: Instructions Per Cycle
system.cpu14.ipc_total                       1.247630                       # IPC: Total IPC of All Threads
system.cpu14.int_regfile_reads                  27046                       # number of integer regfile reads
system.cpu14.int_regfile_writes                  8811                       # number of integer regfile writes
system.cpu14.fp_regfile_writes                    160                       # number of floating regfile writes
system.cpu14.cc_regfile_reads                   69999                       # number of cc regfile reads
system.cpu14.cc_regfile_writes                  26817                       # number of cc regfile writes
system.cpu14.misc_regfile_reads                  4232                       # number of misc regfile reads
system.cpu14.misc_regfile_writes                   31                       # number of misc regfile writes
system.cpu14.dcache.tags.replacements               0                       # number of replacements
system.cpu14.dcache.tags.tagsinuse           3.703633                       # Cycle average of tags in use
system.cpu14.dcache.tags.total_refs              3291                       # Total number of references to valid blocks.
system.cpu14.dcache.tags.sampled_refs              25                       # Sample count of references to valid blocks.
system.cpu14.dcache.tags.avg_refs          131.640000                       # Average number of references to valid blocks.
system.cpu14.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu14.dcache.tags.occ_blocks::cpu14.data     3.703633                       # Average occupied blocks per requestor
system.cpu14.dcache.tags.occ_percent::cpu14.data     0.003617                       # Average percentage of cache occupancy
system.cpu14.dcache.tags.occ_percent::total     0.003617                       # Average percentage of cache occupancy
system.cpu14.dcache.tags.occ_task_id_blocks::1024           25                       # Occupied blocks per task id
system.cpu14.dcache.tags.age_task_id_blocks_1024::0           25                       # Occupied blocks per task id
system.cpu14.dcache.tags.occ_task_id_percent::1024     0.024414                       # Percentage of cache occupancy per task id
system.cpu14.dcache.tags.tag_accesses            6822                       # Number of tag accesses
system.cpu14.dcache.tags.data_accesses           6822                       # Number of data accesses
system.cpu14.dcache.ReadReq_hits::cpu14.data         2849                       # number of ReadReq hits
system.cpu14.dcache.ReadReq_hits::total          2849                       # number of ReadReq hits
system.cpu14.dcache.WriteReq_hits::cpu14.data          438                       # number of WriteReq hits
system.cpu14.dcache.WriteReq_hits::total          438                       # number of WriteReq hits
system.cpu14.dcache.SoftPFReq_hits::cpu14.data            2                       # number of SoftPFReq hits
system.cpu14.dcache.SoftPFReq_hits::total            2                       # number of SoftPFReq hits
system.cpu14.dcache.demand_hits::cpu14.data         3287                       # number of demand (read+write) hits
system.cpu14.dcache.demand_hits::total           3287                       # number of demand (read+write) hits
system.cpu14.dcache.overall_hits::cpu14.data         3289                       # number of overall hits
system.cpu14.dcache.overall_hits::total          3289                       # number of overall hits
system.cpu14.dcache.ReadReq_misses::cpu14.data           65                       # number of ReadReq misses
system.cpu14.dcache.ReadReq_misses::total           65                       # number of ReadReq misses
system.cpu14.dcache.WriteReq_misses::cpu14.data           22                       # number of WriteReq misses
system.cpu14.dcache.WriteReq_misses::total           22                       # number of WriteReq misses
system.cpu14.dcache.SoftPFReq_misses::cpu14.data            3                       # number of SoftPFReq misses
system.cpu14.dcache.SoftPFReq_misses::total            3                       # number of SoftPFReq misses
system.cpu14.dcache.LoadLockedReq_misses::cpu14.data            7                       # number of LoadLockedReq misses
system.cpu14.dcache.LoadLockedReq_misses::total            7                       # number of LoadLockedReq misses
system.cpu14.dcache.StoreCondReq_misses::cpu14.data            4                       # number of StoreCondReq misses
system.cpu14.dcache.StoreCondReq_misses::total            4                       # number of StoreCondReq misses
system.cpu14.dcache.demand_misses::cpu14.data           87                       # number of demand (read+write) misses
system.cpu14.dcache.demand_misses::total           87                       # number of demand (read+write) misses
system.cpu14.dcache.overall_misses::cpu14.data           90                       # number of overall misses
system.cpu14.dcache.overall_misses::total           90                       # number of overall misses
system.cpu14.dcache.ReadReq_miss_latency::cpu14.data      3579432                       # number of ReadReq miss cycles
system.cpu14.dcache.ReadReq_miss_latency::total      3579432                       # number of ReadReq miss cycles
system.cpu14.dcache.WriteReq_miss_latency::cpu14.data      3748000                       # number of WriteReq miss cycles
system.cpu14.dcache.WriteReq_miss_latency::total      3748000                       # number of WriteReq miss cycles
system.cpu14.dcache.LoadLockedReq_miss_latency::cpu14.data       156995                       # number of LoadLockedReq miss cycles
system.cpu14.dcache.LoadLockedReq_miss_latency::total       156995                       # number of LoadLockedReq miss cycles
system.cpu14.dcache.StoreCondReq_miss_latency::cpu14.data        37500                       # number of StoreCondReq miss cycles
system.cpu14.dcache.StoreCondReq_miss_latency::total        37500                       # number of StoreCondReq miss cycles
system.cpu14.dcache.StoreCondFailReq_miss_latency::cpu14.data        20000                       # number of StoreCondFailReq miss cycles
system.cpu14.dcache.StoreCondFailReq_miss_latency::total        20000                       # number of StoreCondFailReq miss cycles
system.cpu14.dcache.demand_miss_latency::cpu14.data      7327432                       # number of demand (read+write) miss cycles
system.cpu14.dcache.demand_miss_latency::total      7327432                       # number of demand (read+write) miss cycles
system.cpu14.dcache.overall_miss_latency::cpu14.data      7327432                       # number of overall miss cycles
system.cpu14.dcache.overall_miss_latency::total      7327432                       # number of overall miss cycles
system.cpu14.dcache.ReadReq_accesses::cpu14.data         2914                       # number of ReadReq accesses(hits+misses)
system.cpu14.dcache.ReadReq_accesses::total         2914                       # number of ReadReq accesses(hits+misses)
system.cpu14.dcache.WriteReq_accesses::cpu14.data          460                       # number of WriteReq accesses(hits+misses)
system.cpu14.dcache.WriteReq_accesses::total          460                       # number of WriteReq accesses(hits+misses)
system.cpu14.dcache.SoftPFReq_accesses::cpu14.data            5                       # number of SoftPFReq accesses(hits+misses)
system.cpu14.dcache.SoftPFReq_accesses::total            5                       # number of SoftPFReq accesses(hits+misses)
system.cpu14.dcache.LoadLockedReq_accesses::cpu14.data            7                       # number of LoadLockedReq accesses(hits+misses)
system.cpu14.dcache.LoadLockedReq_accesses::total            7                       # number of LoadLockedReq accesses(hits+misses)
system.cpu14.dcache.StoreCondReq_accesses::cpu14.data            4                       # number of StoreCondReq accesses(hits+misses)
system.cpu14.dcache.StoreCondReq_accesses::total            4                       # number of StoreCondReq accesses(hits+misses)
system.cpu14.dcache.demand_accesses::cpu14.data         3374                       # number of demand (read+write) accesses
system.cpu14.dcache.demand_accesses::total         3374                       # number of demand (read+write) accesses
system.cpu14.dcache.overall_accesses::cpu14.data         3379                       # number of overall (read+write) accesses
system.cpu14.dcache.overall_accesses::total         3379                       # number of overall (read+write) accesses
system.cpu14.dcache.ReadReq_miss_rate::cpu14.data     0.022306                       # miss rate for ReadReq accesses
system.cpu14.dcache.ReadReq_miss_rate::total     0.022306                       # miss rate for ReadReq accesses
system.cpu14.dcache.WriteReq_miss_rate::cpu14.data     0.047826                       # miss rate for WriteReq accesses
system.cpu14.dcache.WriteReq_miss_rate::total     0.047826                       # miss rate for WriteReq accesses
system.cpu14.dcache.SoftPFReq_miss_rate::cpu14.data     0.600000                       # miss rate for SoftPFReq accesses
system.cpu14.dcache.SoftPFReq_miss_rate::total     0.600000                       # miss rate for SoftPFReq accesses
system.cpu14.dcache.LoadLockedReq_miss_rate::cpu14.data            1                       # miss rate for LoadLockedReq accesses
system.cpu14.dcache.LoadLockedReq_miss_rate::total            1                       # miss rate for LoadLockedReq accesses
system.cpu14.dcache.StoreCondReq_miss_rate::cpu14.data            1                       # miss rate for StoreCondReq accesses
system.cpu14.dcache.StoreCondReq_miss_rate::total            1                       # miss rate for StoreCondReq accesses
system.cpu14.dcache.demand_miss_rate::cpu14.data     0.025785                       # miss rate for demand accesses
system.cpu14.dcache.demand_miss_rate::total     0.025785                       # miss rate for demand accesses
system.cpu14.dcache.overall_miss_rate::cpu14.data     0.026635                       # miss rate for overall accesses
system.cpu14.dcache.overall_miss_rate::total     0.026635                       # miss rate for overall accesses
system.cpu14.dcache.ReadReq_avg_miss_latency::cpu14.data 55068.184615                       # average ReadReq miss latency
system.cpu14.dcache.ReadReq_avg_miss_latency::total 55068.184615                       # average ReadReq miss latency
system.cpu14.dcache.WriteReq_avg_miss_latency::cpu14.data 170363.636364                       # average WriteReq miss latency
system.cpu14.dcache.WriteReq_avg_miss_latency::total 170363.636364                       # average WriteReq miss latency
system.cpu14.dcache.LoadLockedReq_avg_miss_latency::cpu14.data 22427.857143                       # average LoadLockedReq miss latency
system.cpu14.dcache.LoadLockedReq_avg_miss_latency::total 22427.857143                       # average LoadLockedReq miss latency
system.cpu14.dcache.StoreCondReq_avg_miss_latency::cpu14.data         9375                       # average StoreCondReq miss latency
system.cpu14.dcache.StoreCondReq_avg_miss_latency::total         9375                       # average StoreCondReq miss latency
system.cpu14.dcache.StoreCondFailReq_avg_miss_latency::cpu14.data          inf                       # average StoreCondFailReq miss latency
system.cpu14.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu14.dcache.demand_avg_miss_latency::cpu14.data 84223.356322                       # average overall miss latency
system.cpu14.dcache.demand_avg_miss_latency::total 84223.356322                       # average overall miss latency
system.cpu14.dcache.overall_avg_miss_latency::cpu14.data 81415.911111                       # average overall miss latency
system.cpu14.dcache.overall_avg_miss_latency::total 81415.911111                       # average overall miss latency
system.cpu14.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu14.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu14.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu14.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu14.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu14.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu14.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu14.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu14.dcache.ReadReq_mshr_hits::cpu14.data           39                       # number of ReadReq MSHR hits
system.cpu14.dcache.ReadReq_mshr_hits::total           39                       # number of ReadReq MSHR hits
system.cpu14.dcache.WriteReq_mshr_hits::cpu14.data           15                       # number of WriteReq MSHR hits
system.cpu14.dcache.WriteReq_mshr_hits::total           15                       # number of WriteReq MSHR hits
system.cpu14.dcache.demand_mshr_hits::cpu14.data           54                       # number of demand (read+write) MSHR hits
system.cpu14.dcache.demand_mshr_hits::total           54                       # number of demand (read+write) MSHR hits
system.cpu14.dcache.overall_mshr_hits::cpu14.data           54                       # number of overall MSHR hits
system.cpu14.dcache.overall_mshr_hits::total           54                       # number of overall MSHR hits
system.cpu14.dcache.ReadReq_mshr_misses::cpu14.data           26                       # number of ReadReq MSHR misses
system.cpu14.dcache.ReadReq_mshr_misses::total           26                       # number of ReadReq MSHR misses
system.cpu14.dcache.WriteReq_mshr_misses::cpu14.data            7                       # number of WriteReq MSHR misses
system.cpu14.dcache.WriteReq_mshr_misses::total            7                       # number of WriteReq MSHR misses
system.cpu14.dcache.SoftPFReq_mshr_misses::cpu14.data            2                       # number of SoftPFReq MSHR misses
system.cpu14.dcache.SoftPFReq_mshr_misses::total            2                       # number of SoftPFReq MSHR misses
system.cpu14.dcache.LoadLockedReq_mshr_misses::cpu14.data            7                       # number of LoadLockedReq MSHR misses
system.cpu14.dcache.LoadLockedReq_mshr_misses::total            7                       # number of LoadLockedReq MSHR misses
system.cpu14.dcache.StoreCondReq_mshr_misses::cpu14.data            4                       # number of StoreCondReq MSHR misses
system.cpu14.dcache.StoreCondReq_mshr_misses::total            4                       # number of StoreCondReq MSHR misses
system.cpu14.dcache.demand_mshr_misses::cpu14.data           33                       # number of demand (read+write) MSHR misses
system.cpu14.dcache.demand_mshr_misses::total           33                       # number of demand (read+write) MSHR misses
system.cpu14.dcache.overall_mshr_misses::cpu14.data           35                       # number of overall MSHR misses
system.cpu14.dcache.overall_mshr_misses::total           35                       # number of overall MSHR misses
system.cpu14.dcache.ReadReq_mshr_miss_latency::cpu14.data      1020504                       # number of ReadReq MSHR miss cycles
system.cpu14.dcache.ReadReq_mshr_miss_latency::total      1020504                       # number of ReadReq MSHR miss cycles
system.cpu14.dcache.WriteReq_mshr_miss_latency::cpu14.data      1208500                       # number of WriteReq MSHR miss cycles
system.cpu14.dcache.WriteReq_mshr_miss_latency::total      1208500                       # number of WriteReq MSHR miss cycles
system.cpu14.dcache.SoftPFReq_mshr_miss_latency::cpu14.data        19000                       # number of SoftPFReq MSHR miss cycles
system.cpu14.dcache.SoftPFReq_mshr_miss_latency::total        19000                       # number of SoftPFReq MSHR miss cycles
system.cpu14.dcache.LoadLockedReq_mshr_miss_latency::cpu14.data       134005                       # number of LoadLockedReq MSHR miss cycles
system.cpu14.dcache.LoadLockedReq_mshr_miss_latency::total       134005                       # number of LoadLockedReq MSHR miss cycles
system.cpu14.dcache.StoreCondReq_mshr_miss_latency::cpu14.data        28500                       # number of StoreCondReq MSHR miss cycles
system.cpu14.dcache.StoreCondReq_mshr_miss_latency::total        28500                       # number of StoreCondReq MSHR miss cycles
system.cpu14.dcache.StoreCondFailReq_mshr_miss_latency::cpu14.data        17000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu14.dcache.StoreCondFailReq_mshr_miss_latency::total        17000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu14.dcache.demand_mshr_miss_latency::cpu14.data      2229004                       # number of demand (read+write) MSHR miss cycles
system.cpu14.dcache.demand_mshr_miss_latency::total      2229004                       # number of demand (read+write) MSHR miss cycles
system.cpu14.dcache.overall_mshr_miss_latency::cpu14.data      2248004                       # number of overall MSHR miss cycles
system.cpu14.dcache.overall_mshr_miss_latency::total      2248004                       # number of overall MSHR miss cycles
system.cpu14.dcache.ReadReq_mshr_miss_rate::cpu14.data     0.008922                       # mshr miss rate for ReadReq accesses
system.cpu14.dcache.ReadReq_mshr_miss_rate::total     0.008922                       # mshr miss rate for ReadReq accesses
system.cpu14.dcache.WriteReq_mshr_miss_rate::cpu14.data     0.015217                       # mshr miss rate for WriteReq accesses
system.cpu14.dcache.WriteReq_mshr_miss_rate::total     0.015217                       # mshr miss rate for WriteReq accesses
system.cpu14.dcache.SoftPFReq_mshr_miss_rate::cpu14.data     0.400000                       # mshr miss rate for SoftPFReq accesses
system.cpu14.dcache.SoftPFReq_mshr_miss_rate::total     0.400000                       # mshr miss rate for SoftPFReq accesses
system.cpu14.dcache.LoadLockedReq_mshr_miss_rate::cpu14.data            1                       # mshr miss rate for LoadLockedReq accesses
system.cpu14.dcache.LoadLockedReq_mshr_miss_rate::total            1                       # mshr miss rate for LoadLockedReq accesses
system.cpu14.dcache.StoreCondReq_mshr_miss_rate::cpu14.data            1                       # mshr miss rate for StoreCondReq accesses
system.cpu14.dcache.StoreCondReq_mshr_miss_rate::total            1                       # mshr miss rate for StoreCondReq accesses
system.cpu14.dcache.demand_mshr_miss_rate::cpu14.data     0.009781                       # mshr miss rate for demand accesses
system.cpu14.dcache.demand_mshr_miss_rate::total     0.009781                       # mshr miss rate for demand accesses
system.cpu14.dcache.overall_mshr_miss_rate::cpu14.data     0.010358                       # mshr miss rate for overall accesses
system.cpu14.dcache.overall_mshr_miss_rate::total     0.010358                       # mshr miss rate for overall accesses
system.cpu14.dcache.ReadReq_avg_mshr_miss_latency::cpu14.data 39250.153846                       # average ReadReq mshr miss latency
system.cpu14.dcache.ReadReq_avg_mshr_miss_latency::total 39250.153846                       # average ReadReq mshr miss latency
system.cpu14.dcache.WriteReq_avg_mshr_miss_latency::cpu14.data 172642.857143                       # average WriteReq mshr miss latency
system.cpu14.dcache.WriteReq_avg_mshr_miss_latency::total 172642.857143                       # average WriteReq mshr miss latency
system.cpu14.dcache.SoftPFReq_avg_mshr_miss_latency::cpu14.data         9500                       # average SoftPFReq mshr miss latency
system.cpu14.dcache.SoftPFReq_avg_mshr_miss_latency::total         9500                       # average SoftPFReq mshr miss latency
system.cpu14.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu14.data 19143.571429                       # average LoadLockedReq mshr miss latency
system.cpu14.dcache.LoadLockedReq_avg_mshr_miss_latency::total 19143.571429                       # average LoadLockedReq mshr miss latency
system.cpu14.dcache.StoreCondReq_avg_mshr_miss_latency::cpu14.data         7125                       # average StoreCondReq mshr miss latency
system.cpu14.dcache.StoreCondReq_avg_mshr_miss_latency::total         7125                       # average StoreCondReq mshr miss latency
system.cpu14.dcache.StoreCondFailReq_avg_mshr_miss_latency::cpu14.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu14.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu14.dcache.demand_avg_mshr_miss_latency::cpu14.data 67545.575758                       # average overall mshr miss latency
system.cpu14.dcache.demand_avg_mshr_miss_latency::total 67545.575758                       # average overall mshr miss latency
system.cpu14.dcache.overall_avg_mshr_miss_latency::cpu14.data 64228.685714                       # average overall mshr miss latency
system.cpu14.dcache.overall_avg_mshr_miss_latency::total 64228.685714                       # average overall mshr miss latency
system.cpu14.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu14.icache.tags.replacements               0                       # number of replacements
system.cpu14.icache.tags.tagsinuse           6.883211                       # Cycle average of tags in use
system.cpu14.icache.tags.total_refs               659                       # Total number of references to valid blocks.
system.cpu14.icache.tags.sampled_refs              56                       # Sample count of references to valid blocks.
system.cpu14.icache.tags.avg_refs           11.767857                       # Average number of references to valid blocks.
system.cpu14.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu14.icache.tags.occ_blocks::cpu14.inst     6.883211                       # Average occupied blocks per requestor
system.cpu14.icache.tags.occ_percent::cpu14.inst     0.013444                       # Average percentage of cache occupancy
system.cpu14.icache.tags.occ_percent::total     0.013444                       # Average percentage of cache occupancy
system.cpu14.icache.tags.occ_task_id_blocks::1024           56                       # Occupied blocks per task id
system.cpu14.icache.tags.age_task_id_blocks_1024::0           56                       # Occupied blocks per task id
system.cpu14.icache.tags.occ_task_id_percent::1024     0.109375                       # Percentage of cache occupancy per task id
system.cpu14.icache.tags.tag_accesses            1530                       # Number of tag accesses
system.cpu14.icache.tags.data_accesses           1530                       # Number of data accesses
system.cpu14.icache.ReadReq_hits::cpu14.inst          659                       # number of ReadReq hits
system.cpu14.icache.ReadReq_hits::total           659                       # number of ReadReq hits
system.cpu14.icache.demand_hits::cpu14.inst          659                       # number of demand (read+write) hits
system.cpu14.icache.demand_hits::total            659                       # number of demand (read+write) hits
system.cpu14.icache.overall_hits::cpu14.inst          659                       # number of overall hits
system.cpu14.icache.overall_hits::total           659                       # number of overall hits
system.cpu14.icache.ReadReq_misses::cpu14.inst           78                       # number of ReadReq misses
system.cpu14.icache.ReadReq_misses::total           78                       # number of ReadReq misses
system.cpu14.icache.demand_misses::cpu14.inst           78                       # number of demand (read+write) misses
system.cpu14.icache.demand_misses::total           78                       # number of demand (read+write) misses
system.cpu14.icache.overall_misses::cpu14.inst           78                       # number of overall misses
system.cpu14.icache.overall_misses::total           78                       # number of overall misses
system.cpu14.icache.ReadReq_miss_latency::cpu14.inst      7159997                       # number of ReadReq miss cycles
system.cpu14.icache.ReadReq_miss_latency::total      7159997                       # number of ReadReq miss cycles
system.cpu14.icache.demand_miss_latency::cpu14.inst      7159997                       # number of demand (read+write) miss cycles
system.cpu14.icache.demand_miss_latency::total      7159997                       # number of demand (read+write) miss cycles
system.cpu14.icache.overall_miss_latency::cpu14.inst      7159997                       # number of overall miss cycles
system.cpu14.icache.overall_miss_latency::total      7159997                       # number of overall miss cycles
system.cpu14.icache.ReadReq_accesses::cpu14.inst          737                       # number of ReadReq accesses(hits+misses)
system.cpu14.icache.ReadReq_accesses::total          737                       # number of ReadReq accesses(hits+misses)
system.cpu14.icache.demand_accesses::cpu14.inst          737                       # number of demand (read+write) accesses
system.cpu14.icache.demand_accesses::total          737                       # number of demand (read+write) accesses
system.cpu14.icache.overall_accesses::cpu14.inst          737                       # number of overall (read+write) accesses
system.cpu14.icache.overall_accesses::total          737                       # number of overall (read+write) accesses
system.cpu14.icache.ReadReq_miss_rate::cpu14.inst     0.105834                       # miss rate for ReadReq accesses
system.cpu14.icache.ReadReq_miss_rate::total     0.105834                       # miss rate for ReadReq accesses
system.cpu14.icache.demand_miss_rate::cpu14.inst     0.105834                       # miss rate for demand accesses
system.cpu14.icache.demand_miss_rate::total     0.105834                       # miss rate for demand accesses
system.cpu14.icache.overall_miss_rate::cpu14.inst     0.105834                       # miss rate for overall accesses
system.cpu14.icache.overall_miss_rate::total     0.105834                       # miss rate for overall accesses
system.cpu14.icache.ReadReq_avg_miss_latency::cpu14.inst 91794.833333                       # average ReadReq miss latency
system.cpu14.icache.ReadReq_avg_miss_latency::total 91794.833333                       # average ReadReq miss latency
system.cpu14.icache.demand_avg_miss_latency::cpu14.inst 91794.833333                       # average overall miss latency
system.cpu14.icache.demand_avg_miss_latency::total 91794.833333                       # average overall miss latency
system.cpu14.icache.overall_avg_miss_latency::cpu14.inst 91794.833333                       # average overall miss latency
system.cpu14.icache.overall_avg_miss_latency::total 91794.833333                       # average overall miss latency
system.cpu14.icache.blocked_cycles::no_mshrs          424                       # number of cycles access was blocked
system.cpu14.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu14.icache.blocked::no_mshrs               2                       # number of cycles access was blocked
system.cpu14.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu14.icache.avg_blocked_cycles::no_mshrs          212                       # average number of cycles each access was blocked
system.cpu14.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu14.icache.fast_writes                     0                       # number of fast writes performed
system.cpu14.icache.cache_copies                    0                       # number of cache copies performed
system.cpu14.icache.ReadReq_mshr_hits::cpu14.inst           22                       # number of ReadReq MSHR hits
system.cpu14.icache.ReadReq_mshr_hits::total           22                       # number of ReadReq MSHR hits
system.cpu14.icache.demand_mshr_hits::cpu14.inst           22                       # number of demand (read+write) MSHR hits
system.cpu14.icache.demand_mshr_hits::total           22                       # number of demand (read+write) MSHR hits
system.cpu14.icache.overall_mshr_hits::cpu14.inst           22                       # number of overall MSHR hits
system.cpu14.icache.overall_mshr_hits::total           22                       # number of overall MSHR hits
system.cpu14.icache.ReadReq_mshr_misses::cpu14.inst           56                       # number of ReadReq MSHR misses
system.cpu14.icache.ReadReq_mshr_misses::total           56                       # number of ReadReq MSHR misses
system.cpu14.icache.demand_mshr_misses::cpu14.inst           56                       # number of demand (read+write) MSHR misses
system.cpu14.icache.demand_mshr_misses::total           56                       # number of demand (read+write) MSHR misses
system.cpu14.icache.overall_mshr_misses::cpu14.inst           56                       # number of overall MSHR misses
system.cpu14.icache.overall_mshr_misses::total           56                       # number of overall MSHR misses
system.cpu14.icache.ReadReq_mshr_miss_latency::cpu14.inst      5753750                       # number of ReadReq MSHR miss cycles
system.cpu14.icache.ReadReq_mshr_miss_latency::total      5753750                       # number of ReadReq MSHR miss cycles
system.cpu14.icache.demand_mshr_miss_latency::cpu14.inst      5753750                       # number of demand (read+write) MSHR miss cycles
system.cpu14.icache.demand_mshr_miss_latency::total      5753750                       # number of demand (read+write) MSHR miss cycles
system.cpu14.icache.overall_mshr_miss_latency::cpu14.inst      5753750                       # number of overall MSHR miss cycles
system.cpu14.icache.overall_mshr_miss_latency::total      5753750                       # number of overall MSHR miss cycles
system.cpu14.icache.ReadReq_mshr_miss_rate::cpu14.inst     0.075984                       # mshr miss rate for ReadReq accesses
system.cpu14.icache.ReadReq_mshr_miss_rate::total     0.075984                       # mshr miss rate for ReadReq accesses
system.cpu14.icache.demand_mshr_miss_rate::cpu14.inst     0.075984                       # mshr miss rate for demand accesses
system.cpu14.icache.demand_mshr_miss_rate::total     0.075984                       # mshr miss rate for demand accesses
system.cpu14.icache.overall_mshr_miss_rate::cpu14.inst     0.075984                       # mshr miss rate for overall accesses
system.cpu14.icache.overall_mshr_miss_rate::total     0.075984                       # mshr miss rate for overall accesses
system.cpu14.icache.ReadReq_avg_mshr_miss_latency::cpu14.inst 102745.535714                       # average ReadReq mshr miss latency
system.cpu14.icache.ReadReq_avg_mshr_miss_latency::total 102745.535714                       # average ReadReq mshr miss latency
system.cpu14.icache.demand_avg_mshr_miss_latency::cpu14.inst 102745.535714                       # average overall mshr miss latency
system.cpu14.icache.demand_avg_mshr_miss_latency::total 102745.535714                       # average overall mshr miss latency
system.cpu14.icache.overall_avg_mshr_miss_latency::cpu14.inst 102745.535714                       # average overall mshr miss latency
system.cpu14.icache.overall_avg_mshr_miss_latency::total 102745.535714                       # average overall mshr miss latency
system.cpu14.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu15.branchPred.lookups                  5026                       # Number of BP lookups
system.cpu15.branchPred.condPredicted            4558                       # Number of conditional branches predicted
system.cpu15.branchPred.condIncorrect             125                       # Number of conditional branches incorrect
system.cpu15.branchPred.BTBLookups               2608                       # Number of BTB lookups
system.cpu15.branchPred.BTBHits                  2425                       # Number of BTB hits
system.cpu15.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu15.branchPred.BTBHitPct           92.983129                       # BTB Hit Percentage
system.cpu15.branchPred.usedRAS                   160                       # Number of times the RAS was used to get a target.
system.cpu15.branchPred.RASInCorrect                1                       # Number of incorrect RAS predictions.
system.cpu15.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu15.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu15.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu15.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu15.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu15.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu15.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu15.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu15.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu15.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu15.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu15.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu15.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu15.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu15.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu15.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu15.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu15.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu15.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu15.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu15.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu15.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu15.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu15.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu15.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu15.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu15.dstage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu15.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu15.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu15.dtb.walker.walks                       0                       # Table walker walks requested
system.cpu15.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu15.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu15.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu15.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu15.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu15.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu15.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu15.dtb.inst_hits                          0                       # ITB inst hits
system.cpu15.dtb.inst_misses                        0                       # ITB inst misses
system.cpu15.dtb.read_hits                          0                       # DTB read hits
system.cpu15.dtb.read_misses                        0                       # DTB read misses
system.cpu15.dtb.write_hits                         0                       # DTB write hits
system.cpu15.dtb.write_misses                       0                       # DTB write misses
system.cpu15.dtb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu15.dtb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu15.dtb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu15.dtb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu15.dtb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu15.dtb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu15.dtb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu15.dtb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu15.dtb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu15.dtb.read_accesses                      0                       # DTB read accesses
system.cpu15.dtb.write_accesses                     0                       # DTB write accesses
system.cpu15.dtb.inst_accesses                      0                       # ITB inst accesses
system.cpu15.dtb.hits                               0                       # DTB hits
system.cpu15.dtb.misses                             0                       # DTB misses
system.cpu15.dtb.accesses                           0                       # DTB accesses
system.cpu15.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu15.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu15.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu15.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu15.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu15.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu15.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu15.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu15.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu15.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu15.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu15.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu15.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu15.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu15.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu15.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu15.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu15.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu15.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu15.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu15.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu15.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu15.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu15.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu15.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu15.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu15.istage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu15.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu15.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu15.itb.walker.walks                       0                       # Table walker walks requested
system.cpu15.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu15.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu15.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu15.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu15.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu15.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu15.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu15.itb.inst_hits                          0                       # ITB inst hits
system.cpu15.itb.inst_misses                        0                       # ITB inst misses
system.cpu15.itb.read_hits                          0                       # DTB read hits
system.cpu15.itb.read_misses                        0                       # DTB read misses
system.cpu15.itb.write_hits                         0                       # DTB write hits
system.cpu15.itb.write_misses                       0                       # DTB write misses
system.cpu15.itb.flush_tlb                          0                       # Number of times complete TLB was flushed
system.cpu15.itb.flush_tlb_mva                      0                       # Number of times TLB was flushed by MVA
system.cpu15.itb.flush_tlb_mva_asid                 0                       # Number of times TLB was flushed by MVA & ASID
system.cpu15.itb.flush_tlb_asid                     0                       # Number of times TLB was flushed by ASID
system.cpu15.itb.flush_entries                      0                       # Number of entries that have been flushed from TLB
system.cpu15.itb.align_faults                       0                       # Number of TLB faults due to alignment restrictions
system.cpu15.itb.prefetch_faults                    0                       # Number of TLB faults due to prefetch
system.cpu15.itb.domain_faults                      0                       # Number of TLB faults due to domain restrictions
system.cpu15.itb.perms_faults                       0                       # Number of TLB faults due to permissions restrictions
system.cpu15.itb.read_accesses                      0                       # DTB read accesses
system.cpu15.itb.write_accesses                     0                       # DTB write accesses
system.cpu15.itb.inst_accesses                      0                       # ITB inst accesses
system.cpu15.itb.hits                               0                       # DTB hits
system.cpu15.itb.misses                             0                       # DTB misses
system.cpu15.itb.accesses                           0                       # DTB accesses
system.cpu15.numCycles                          14345                       # number of cpu cycles simulated
system.cpu15.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu15.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu15.fetch.icacheStallCycles             2402                       # Number of cycles fetch is stalled on an Icache miss
system.cpu15.fetch.Insts                        21083                       # Number of instructions fetch has processed
system.cpu15.fetch.Branches                      5026                       # Number of branches that fetch encountered
system.cpu15.fetch.predictedBranches             2585                       # Number of branches that fetch has predicted taken
system.cpu15.fetch.Cycles                        6895                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu15.fetch.SquashCycles                   299                       # Number of cycles fetch has spent squashing
system.cpu15.fetch.MiscStallCycles                  1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu15.fetch.NoActiveThreadStallCycles            1                       # Number of stall cycles due to no active thread to fetch from
system.cpu15.fetch.PendingTrapStallCycles            6                       # Number of stall cycles due to pending traps
system.cpu15.fetch.CacheLines                     766                       # Number of cache lines fetched
system.cpu15.fetch.IcacheSquashes                  67                       # Number of outstanding Icache misses that were squashed
system.cpu15.fetch.rateDist::samples             9454                       # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.rateDist::mean            2.422255                       # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.rateDist::stdev           3.535741                       # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.rateDist::0                   6189     65.46%     65.46% # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.rateDist::1                    148      1.57%     67.03% # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.rateDist::2                     46      0.49%     67.52% # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.rateDist::3                    164      1.73%     69.25% # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.rateDist::4                     80      0.85%     70.10% # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.rateDist::5                    154      1.63%     71.73% # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.rateDist::6                    113      1.20%     72.92% # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.rateDist::7                     80      0.85%     73.77% # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.rateDist::8                   2480     26.23%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.rateDist::max_value              8                       # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.rateDist::total               9454                       # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.branchRate                0.350366                       # Number of branch fetches per cycle
system.cpu15.fetch.rate                      1.469711                       # Number of inst fetches per cycle
system.cpu15.decode.IdleCycles                   2316                       # Number of cycles decode is idle
system.cpu15.decode.BlockedCycles                4193                       # Number of cycles decode is blocked
system.cpu15.decode.RunCycles                    1167                       # Number of cycles decode is running
system.cpu15.decode.UnblockCycles                1659                       # Number of cycles decode is unblocking
system.cpu15.decode.SquashCycles                  118                       # Number of cycles decode is squashing
system.cpu15.decode.BranchResolved                223                       # Number of times decode resolved a branch
system.cpu15.decode.BranchMispred                  31                       # Number of times decode detected a branch misprediction
system.cpu15.decode.DecodedInsts                20902                       # Number of instructions handled by decode
system.cpu15.decode.SquashedInsts                 115                       # Number of squashed instructions handled by decode
system.cpu15.rename.SquashCycles                  118                       # Number of cycles rename is squashing
system.cpu15.rename.IdleCycles                   2526                       # Number of cycles rename is idle
system.cpu15.rename.BlockCycles                   291                       # Number of cycles rename is blocking
system.cpu15.rename.serializeStallCycles         2805                       # count of cycles rename stalled for serializing inst
system.cpu15.rename.RunCycles                    2598                       # Number of cycles rename is running
system.cpu15.rename.UnblockCycles                1115                       # Number of cycles rename is unblocking
system.cpu15.rename.RenamedInsts                20256                       # Number of instructions processed by rename
system.cpu15.rename.IQFullEvents                  980                       # Number of times rename has blocked due to IQ full
system.cpu15.rename.RenamedOperands             34030                       # Number of destination operands rename has renamed
system.cpu15.rename.RenameLookups               97860                       # Number of register rename lookups that rename has made
system.cpu15.rename.int_rename_lookups          26845                       # Number of integer rename lookups
system.cpu15.rename.CommittedMaps               29675                       # Number of HB maps that are committed
system.cpu15.rename.UndoneMaps                   4351                       # Number of HB maps that are undone due to squashing
system.cpu15.rename.serializingInsts               64                       # count of serializing insts renamed
system.cpu15.rename.tempSerializingInsts           64                       # count of temporary serializing insts renamed
system.cpu15.rename.skidInsts                    2965                       # count of insts added to the skid buffer
system.cpu15.memDep0.insertedLoads               2768                       # Number of loads inserted to the mem dependence unit.
system.cpu15.memDep0.insertedStores               849                       # Number of stores inserted to the mem dependence unit.
system.cpu15.memDep0.conflictingLoads             240                       # Number of conflicting loads.
system.cpu15.memDep0.conflictingStores            247                       # Number of conflicting stores.
system.cpu15.iq.iqInstsAdded                    19562                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu15.iq.iqNonSpecInstsAdded                83                       # Number of non-speculative instructions added to the IQ
system.cpu15.iq.iqInstsIssued                   17998                       # Number of instructions issued
system.cpu15.iq.iqSquashedInstsIssued             303                       # Number of squashed instructions issued
system.cpu15.iq.iqSquashedInstsExamined          2847                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu15.iq.iqSquashedOperandsExamined         8661                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu15.iq.iqSquashedNonSpecRemoved           17                       # Number of squashed non-spec instructions that were removed
system.cpu15.iq.issued_per_cycle::samples         9454                       # Number of insts issued each cycle
system.cpu15.iq.issued_per_cycle::mean       1.903744                       # Number of insts issued each cycle
system.cpu15.iq.issued_per_cycle::stdev      1.931505                       # Number of insts issued each cycle
system.cpu15.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu15.iq.issued_per_cycle::0              4510     47.70%     47.70% # Number of insts issued each cycle
system.cpu15.iq.issued_per_cycle::1               396      4.19%     51.89% # Number of insts issued each cycle
system.cpu15.iq.issued_per_cycle::2               248      2.62%     54.52% # Number of insts issued each cycle
system.cpu15.iq.issued_per_cycle::3                94      0.99%     55.51% # Number of insts issued each cycle
system.cpu15.iq.issued_per_cycle::4              4206     44.49%    100.00% # Number of insts issued each cycle
system.cpu15.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu15.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu15.iq.issued_per_cycle::max_value            4                       # Number of insts issued each cycle
system.cpu15.iq.issued_per_cycle::total          9454                       # Number of insts issued each cycle
system.cpu15.iq.fu_full::No_OpClass                 0                       # attempts to use FU when none available
system.cpu15.iq.fu_full::IntAlu                     0                       # attempts to use FU when none available
system.cpu15.iq.fu_full::IntMult                    0                       # attempts to use FU when none available
system.cpu15.iq.fu_full::IntDiv                     0                       # attempts to use FU when none available
system.cpu15.iq.fu_full::FloatAdd                   0                       # attempts to use FU when none available
system.cpu15.iq.fu_full::FloatCmp                   0                       # attempts to use FU when none available
system.cpu15.iq.fu_full::FloatCvt                   0                       # attempts to use FU when none available
system.cpu15.iq.fu_full::FloatMult                  0                       # attempts to use FU when none available
system.cpu15.iq.fu_full::FloatDiv                   0                       # attempts to use FU when none available
system.cpu15.iq.fu_full::FloatSqrt                  0                       # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdAdd                    0                       # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdAddAcc                 0                       # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdAlu                    0                       # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdCmp                    0                       # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdCvt                    0                       # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdMisc                   0                       # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdMult                   0                       # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdMultAcc                0                       # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdShift                  0                       # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdShiftAcc               0                       # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdSqrt                   0                       # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdFloatAdd               0                       # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdFloatAlu               0                       # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdFloatCmp               0                       # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdFloatCvt               0                       # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdFloatDiv               0                       # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdFloatMisc              0                       # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdFloatMult              0                       # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdFloatSqrt              0                       # attempts to use FU when none available
system.cpu15.iq.fu_full::MemRead                    0                       # attempts to use FU when none available
system.cpu15.iq.fu_full::MemWrite                   0                       # attempts to use FU when none available
system.cpu15.iq.fu_full::IprAccess                  0                       # attempts to use FU when none available
system.cpu15.iq.fu_full::InstPrefetch               0                       # attempts to use FU when none available
system.cpu15.iq.FU_type_0::No_OpClass               0      0.00%      0.00% # Type of FU issued
system.cpu15.iq.FU_type_0::IntAlu               14782     82.13%     82.13% # Type of FU issued
system.cpu15.iq.FU_type_0::IntMult                  3      0.02%     82.15% # Type of FU issued
system.cpu15.iq.FU_type_0::IntDiv                   0      0.00%     82.15% # Type of FU issued
system.cpu15.iq.FU_type_0::FloatAdd                 0      0.00%     82.15% # Type of FU issued
system.cpu15.iq.FU_type_0::FloatCmp                 0      0.00%     82.15% # Type of FU issued
system.cpu15.iq.FU_type_0::FloatCvt                 0      0.00%     82.15% # Type of FU issued
system.cpu15.iq.FU_type_0::FloatMult                0      0.00%     82.15% # Type of FU issued
system.cpu15.iq.FU_type_0::FloatDiv                 0      0.00%     82.15% # Type of FU issued
system.cpu15.iq.FU_type_0::FloatSqrt                0      0.00%     82.15% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdAdd                  0      0.00%     82.15% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdAddAcc               0      0.00%     82.15% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdAlu                  0      0.00%     82.15% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdCmp                  0      0.00%     82.15% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdCvt                  0      0.00%     82.15% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdMisc                 0      0.00%     82.15% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdMult                 0      0.00%     82.15% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdMultAcc              0      0.00%     82.15% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdShift                0      0.00%     82.15% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdShiftAcc             0      0.00%     82.15% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdSqrt                 0      0.00%     82.15% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdFloatAdd             0      0.00%     82.15% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdFloatAlu             0      0.00%     82.15% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdFloatCmp             0      0.00%     82.15% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdFloatCvt             0      0.00%     82.15% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdFloatDiv             0      0.00%     82.15% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdFloatMisc            0      0.00%     82.15% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdFloatMult            0      0.00%     82.15% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     82.15% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdFloatSqrt            0      0.00%     82.15% # Type of FU issued
system.cpu15.iq.FU_type_0::MemRead               2618     14.55%     96.69% # Type of FU issued
system.cpu15.iq.FU_type_0::MemWrite               595      3.31%    100.00% # Type of FU issued
system.cpu15.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu15.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu15.iq.FU_type_0::total                17998                       # Type of FU issued
system.cpu15.iq.rate                         1.254653                       # Inst issue rate
system.cpu15.iq.fu_busy_cnt                         0                       # FU busy when requested
system.cpu15.iq.fu_busy_rate                        0                       # FU busy rate (busy events/executed inst)
system.cpu15.iq.int_inst_queue_reads            45753                       # Number of integer instruction queue reads
system.cpu15.iq.int_inst_queue_writes           22501                       # Number of integer instruction queue writes
system.cpu15.iq.int_inst_queue_wakeup_accesses        17795                       # Number of integer instruction queue wakeup accesses
system.cpu15.iq.fp_inst_queue_reads                 0                       # Number of floating instruction queue reads
system.cpu15.iq.fp_inst_queue_writes                0                       # Number of floating instruction queue writes
system.cpu15.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu15.iq.int_alu_accesses                17998                       # Number of integer alu accesses
system.cpu15.iq.fp_alu_accesses                     0                       # Number of floating point alu accesses
system.cpu15.iew.lsq.thread0.forwLoads              6                       # Number of loads that had data forwarded from stores
system.cpu15.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu15.iew.lsq.thread0.squashedLoads          419                       # Number of loads squashed
system.cpu15.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu15.iew.lsq.thread0.memOrderViolation            9                       # Number of memory ordering violations
system.cpu15.iew.lsq.thread0.squashedStores          413                       # Number of stores squashed
system.cpu15.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu15.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu15.iew.lsq.thread0.rescheduledLoads           30                       # Number of loads that were rescheduled
system.cpu15.iew.lsq.thread0.cacheBlocked            1                       # Number of times an access to memory failed due to the cache being blocked
system.cpu15.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu15.iew.iewSquashCycles                  118                       # Number of cycles IEW is squashing
system.cpu15.iew.iewBlockCycles                   292                       # Number of cycles IEW is blocking
system.cpu15.iew.iewUnblockCycles                   0                       # Number of cycles IEW is unblocking
system.cpu15.iew.iewDispatchedInsts             19648                       # Number of instructions dispatched to IQ
system.cpu15.iew.iewDispSquashedInsts             128                       # Number of squashed instructions skipped by dispatch
system.cpu15.iew.iewDispLoadInsts                2768                       # Number of dispatched load instructions
system.cpu15.iew.iewDispStoreInsts                849                       # Number of dispatched store instructions
system.cpu15.iew.iewDispNonSpecInsts               39                       # Number of dispatched non-speculative instructions
system.cpu15.iew.iewIQFullEvents                    0                       # Number of times the IQ has become full, causing a stall
system.cpu15.iew.iewLSQFullEvents                   0                       # Number of times the LSQ has become full, causing a stall
system.cpu15.iew.memOrderViolationEvents            9                       # Number of memory order violations
system.cpu15.iew.predictedTakenIncorrect           23                       # Number of branches that were predicted taken incorrectly
system.cpu15.iew.predictedNotTakenIncorrect           75                       # Number of branches that were predicted not taken incorrectly
system.cpu15.iew.branchMispredicts                 98                       # Number of branch mispredicts detected at execute
system.cpu15.iew.iewExecutedInsts               17890                       # Number of executed instructions
system.cpu15.iew.iewExecLoadInsts                2604                       # Number of load instructions executed
system.cpu15.iew.iewExecSquashedInsts             108                       # Number of squashed instructions skipped in execute
system.cpu15.iew.exec_swp                           0                       # number of swp insts executed
system.cpu15.iew.exec_nop                           3                       # number of nop insts executed
system.cpu15.iew.exec_refs                       3136                       # number of memory reference insts executed
system.cpu15.iew.exec_branches                   4151                       # Number of branches executed
system.cpu15.iew.exec_stores                      532                       # Number of stores executed
system.cpu15.iew.exec_rate                   1.247124                       # Inst execution rate
system.cpu15.iew.wb_sent                        17829                       # cumulative count of insts sent to commit
system.cpu15.iew.wb_count                       17795                       # cumulative count of insts written-back
system.cpu15.iew.wb_producers                   12490                       # num instructions producing a value
system.cpu15.iew.wb_consumers                   25431                       # num instructions consuming a value
system.cpu15.iew.wb_penalized                       0                       # number of instrctions required to write to 'other' IQ
system.cpu15.iew.wb_rate                     1.240502                       # insts written-back per cycle
system.cpu15.iew.wb_fanout                   0.491133                       # average fanout of values written-back
system.cpu15.iew.wb_penalized_rate                  0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu15.commit.commitSquashedInsts          2788                       # The number of squashed insts skipped by commit
system.cpu15.commit.commitNonSpecStalls            66                       # The number of times commit has been forced to stall to communicate backwards
system.cpu15.commit.branchMispredicts              94                       # The number of times a branch was mispredicted
system.cpu15.commit.committed_per_cycle::samples         9043                       # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::mean     1.857569                       # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::stdev     2.416135                       # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::0         4685     51.81%     51.81% # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::1          846      9.36%     61.16% # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::2          162      1.79%     62.95% # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::3         1331     14.72%     77.67% # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::4           84      0.93%     78.60% # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::5         1310     14.49%     93.09% # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::6           93      1.03%     94.12% # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::7           65      0.72%     94.84% # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::8          467      5.16%    100.00% # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::total         9043                       # Number of insts commited each cycle
system.cpu15.commit.committedInsts              16150                       # Number of instructions committed
system.cpu15.commit.committedOps                16798                       # Number of ops (including micro ops) committed
system.cpu15.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu15.commit.refs                         2785                       # Number of memory references committed
system.cpu15.commit.loads                        2349                       # Number of loads committed
system.cpu15.commit.membars                        29                       # Number of memory barriers committed
system.cpu15.commit.branches                     3958                       # Number of branches committed
system.cpu15.commit.fp_insts                        0                       # Number of committed floating point instructions.
system.cpu15.commit.int_insts                   12953                       # Number of committed integer instructions.
system.cpu15.commit.function_calls                 71                       # Number of function calls committed.
system.cpu15.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu15.commit.op_class_0::IntAlu          14011     83.41%     83.41% # Class of committed instruction
system.cpu15.commit.op_class_0::IntMult             2      0.01%     83.42% # Class of committed instruction
system.cpu15.commit.op_class_0::IntDiv              0      0.00%     83.42% # Class of committed instruction
system.cpu15.commit.op_class_0::FloatAdd            0      0.00%     83.42% # Class of committed instruction
system.cpu15.commit.op_class_0::FloatCmp            0      0.00%     83.42% # Class of committed instruction
system.cpu15.commit.op_class_0::FloatCvt            0      0.00%     83.42% # Class of committed instruction
system.cpu15.commit.op_class_0::FloatMult            0      0.00%     83.42% # Class of committed instruction
system.cpu15.commit.op_class_0::FloatDiv            0      0.00%     83.42% # Class of committed instruction
system.cpu15.commit.op_class_0::FloatSqrt            0      0.00%     83.42% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdAdd             0      0.00%     83.42% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdAddAcc            0      0.00%     83.42% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdAlu             0      0.00%     83.42% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdCmp             0      0.00%     83.42% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdCvt             0      0.00%     83.42% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdMisc            0      0.00%     83.42% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdMult            0      0.00%     83.42% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdMultAcc            0      0.00%     83.42% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdShift            0      0.00%     83.42% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdShiftAcc            0      0.00%     83.42% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdSqrt            0      0.00%     83.42% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdFloatAdd            0      0.00%     83.42% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdFloatAlu            0      0.00%     83.42% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdFloatCmp            0      0.00%     83.42% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdFloatCvt            0      0.00%     83.42% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdFloatDiv            0      0.00%     83.42% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdFloatMisc            0      0.00%     83.42% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdFloatMult            0      0.00%     83.42% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdFloatMultAcc            0      0.00%     83.42% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdFloatSqrt            0      0.00%     83.42% # Class of committed instruction
system.cpu15.commit.op_class_0::MemRead          2349     13.98%     97.40% # Class of committed instruction
system.cpu15.commit.op_class_0::MemWrite          436      2.60%    100.00% # Class of committed instruction
system.cpu15.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu15.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu15.commit.op_class_0::total           16798                       # Class of committed instruction
system.cpu15.commit.bw_lim_events                 467                       # number cycles where commit BW limit reached
system.cpu15.rob.rob_reads                      27902                       # The number of ROB reads
system.cpu15.rob.rob_writes                     39654                       # The number of ROB writes
system.cpu15.timesIdled                            46                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu15.idleCycles                          4891                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu15.quiesceCycles                      68714                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu15.committedInsts                     16150                       # Number of Instructions Simulated
system.cpu15.committedOps                       16798                       # Number of Ops (including micro ops) Simulated
system.cpu15.cpi                             0.888235                       # CPI: Cycles Per Instruction
system.cpu15.cpi_total                       0.888235                       # CPI: Total CPI of All Threads
system.cpu15.ipc                             1.125828                       # IPC: Instructions Per Cycle
system.cpu15.ipc_total                       1.125828                       # IPC: Total IPC of All Threads
system.cpu15.int_regfile_reads                  23591                       # number of integer regfile reads
system.cpu15.int_regfile_writes                  7784                       # number of integer regfile writes
system.cpu15.fp_regfile_writes                    160                       # number of floating regfile writes
system.cpu15.cc_regfile_reads                   61332                       # number of cc regfile reads
system.cpu15.cc_regfile_writes                  23274                       # number of cc regfile writes
system.cpu15.misc_regfile_reads                  3874                       # number of misc regfile reads
system.cpu15.misc_regfile_writes                   74                       # number of misc regfile writes
system.cpu15.dcache.tags.replacements               0                       # number of replacements
system.cpu15.dcache.tags.tagsinuse           4.153548                       # Cycle average of tags in use
system.cpu15.dcache.tags.total_refs              2902                       # Total number of references to valid blocks.
system.cpu15.dcache.tags.sampled_refs              30                       # Sample count of references to valid blocks.
system.cpu15.dcache.tags.avg_refs           96.733333                       # Average number of references to valid blocks.
system.cpu15.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu15.dcache.tags.occ_blocks::cpu15.data     4.153548                       # Average occupied blocks per requestor
system.cpu15.dcache.tags.occ_percent::cpu15.data     0.004056                       # Average percentage of cache occupancy
system.cpu15.dcache.tags.occ_percent::total     0.004056                       # Average percentage of cache occupancy
system.cpu15.dcache.tags.occ_task_id_blocks::1024           30                       # Occupied blocks per task id
system.cpu15.dcache.tags.age_task_id_blocks_1024::0           30                       # Occupied blocks per task id
system.cpu15.dcache.tags.occ_task_id_percent::1024     0.029297                       # Percentage of cache occupancy per task id
system.cpu15.dcache.tags.tag_accesses            6023                       # Number of tag accesses
system.cpu15.dcache.tags.data_accesses           6023                       # Number of data accesses
system.cpu15.dcache.ReadReq_hits::cpu15.data         2497                       # number of ReadReq hits
system.cpu15.dcache.ReadReq_hits::total          2497                       # number of ReadReq hits
system.cpu15.dcache.WriteReq_hits::cpu15.data          394                       # number of WriteReq hits
system.cpu15.dcache.WriteReq_hits::total          394                       # number of WriteReq hits
system.cpu15.dcache.SoftPFReq_hits::cpu15.data            2                       # number of SoftPFReq hits
system.cpu15.dcache.SoftPFReq_hits::total            2                       # number of SoftPFReq hits
system.cpu15.dcache.LoadLockedReq_hits::cpu15.data            2                       # number of LoadLockedReq hits
system.cpu15.dcache.LoadLockedReq_hits::total            2                       # number of LoadLockedReq hits
system.cpu15.dcache.demand_hits::cpu15.data         2891                       # number of demand (read+write) hits
system.cpu15.dcache.demand_hits::total           2891                       # number of demand (read+write) hits
system.cpu15.dcache.overall_hits::cpu15.data         2893                       # number of overall hits
system.cpu15.dcache.overall_hits::total          2893                       # number of overall hits
system.cpu15.dcache.ReadReq_misses::cpu15.data           45                       # number of ReadReq misses
system.cpu15.dcache.ReadReq_misses::total           45                       # number of ReadReq misses
system.cpu15.dcache.WriteReq_misses::cpu15.data           22                       # number of WriteReq misses
system.cpu15.dcache.WriteReq_misses::total           22                       # number of WriteReq misses
system.cpu15.dcache.SoftPFReq_misses::cpu15.data            3                       # number of SoftPFReq misses
system.cpu15.dcache.SoftPFReq_misses::total            3                       # number of SoftPFReq misses
system.cpu15.dcache.LoadLockedReq_misses::cpu15.data           15                       # number of LoadLockedReq misses
system.cpu15.dcache.LoadLockedReq_misses::total           15                       # number of LoadLockedReq misses
system.cpu15.dcache.StoreCondReq_misses::cpu15.data            5                       # number of StoreCondReq misses
system.cpu15.dcache.StoreCondReq_misses::total            5                       # number of StoreCondReq misses
system.cpu15.dcache.demand_misses::cpu15.data           67                       # number of demand (read+write) misses
system.cpu15.dcache.demand_misses::total           67                       # number of demand (read+write) misses
system.cpu15.dcache.overall_misses::cpu15.data           70                       # number of overall misses
system.cpu15.dcache.overall_misses::total           70                       # number of overall misses
system.cpu15.dcache.ReadReq_miss_latency::cpu15.data      3055497                       # number of ReadReq miss cycles
system.cpu15.dcache.ReadReq_miss_latency::total      3055497                       # number of ReadReq miss cycles
system.cpu15.dcache.WriteReq_miss_latency::cpu15.data      2547750                       # number of WriteReq miss cycles
system.cpu15.dcache.WriteReq_miss_latency::total      2547750                       # number of WriteReq miss cycles
system.cpu15.dcache.LoadLockedReq_miss_latency::cpu15.data       240487                       # number of LoadLockedReq miss cycles
system.cpu15.dcache.LoadLockedReq_miss_latency::total       240487                       # number of LoadLockedReq miss cycles
system.cpu15.dcache.StoreCondReq_miss_latency::cpu15.data        37500                       # number of StoreCondReq miss cycles
system.cpu15.dcache.StoreCondReq_miss_latency::total        37500                       # number of StoreCondReq miss cycles
system.cpu15.dcache.StoreCondFailReq_miss_latency::cpu15.data       111500                       # number of StoreCondFailReq miss cycles
system.cpu15.dcache.StoreCondFailReq_miss_latency::total       111500                       # number of StoreCondFailReq miss cycles
system.cpu15.dcache.demand_miss_latency::cpu15.data      5603247                       # number of demand (read+write) miss cycles
system.cpu15.dcache.demand_miss_latency::total      5603247                       # number of demand (read+write) miss cycles
system.cpu15.dcache.overall_miss_latency::cpu15.data      5603247                       # number of overall miss cycles
system.cpu15.dcache.overall_miss_latency::total      5603247                       # number of overall miss cycles
system.cpu15.dcache.ReadReq_accesses::cpu15.data         2542                       # number of ReadReq accesses(hits+misses)
system.cpu15.dcache.ReadReq_accesses::total         2542                       # number of ReadReq accesses(hits+misses)
system.cpu15.dcache.WriteReq_accesses::cpu15.data          416                       # number of WriteReq accesses(hits+misses)
system.cpu15.dcache.WriteReq_accesses::total          416                       # number of WriteReq accesses(hits+misses)
system.cpu15.dcache.SoftPFReq_accesses::cpu15.data            5                       # number of SoftPFReq accesses(hits+misses)
system.cpu15.dcache.SoftPFReq_accesses::total            5                       # number of SoftPFReq accesses(hits+misses)
system.cpu15.dcache.LoadLockedReq_accesses::cpu15.data           17                       # number of LoadLockedReq accesses(hits+misses)
system.cpu15.dcache.LoadLockedReq_accesses::total           17                       # number of LoadLockedReq accesses(hits+misses)
system.cpu15.dcache.StoreCondReq_accesses::cpu15.data            5                       # number of StoreCondReq accesses(hits+misses)
system.cpu15.dcache.StoreCondReq_accesses::total            5                       # number of StoreCondReq accesses(hits+misses)
system.cpu15.dcache.demand_accesses::cpu15.data         2958                       # number of demand (read+write) accesses
system.cpu15.dcache.demand_accesses::total         2958                       # number of demand (read+write) accesses
system.cpu15.dcache.overall_accesses::cpu15.data         2963                       # number of overall (read+write) accesses
system.cpu15.dcache.overall_accesses::total         2963                       # number of overall (read+write) accesses
system.cpu15.dcache.ReadReq_miss_rate::cpu15.data     0.017703                       # miss rate for ReadReq accesses
system.cpu15.dcache.ReadReq_miss_rate::total     0.017703                       # miss rate for ReadReq accesses
system.cpu15.dcache.WriteReq_miss_rate::cpu15.data     0.052885                       # miss rate for WriteReq accesses
system.cpu15.dcache.WriteReq_miss_rate::total     0.052885                       # miss rate for WriteReq accesses
system.cpu15.dcache.SoftPFReq_miss_rate::cpu15.data     0.600000                       # miss rate for SoftPFReq accesses
system.cpu15.dcache.SoftPFReq_miss_rate::total     0.600000                       # miss rate for SoftPFReq accesses
system.cpu15.dcache.LoadLockedReq_miss_rate::cpu15.data     0.882353                       # miss rate for LoadLockedReq accesses
system.cpu15.dcache.LoadLockedReq_miss_rate::total     0.882353                       # miss rate for LoadLockedReq accesses
system.cpu15.dcache.StoreCondReq_miss_rate::cpu15.data            1                       # miss rate for StoreCondReq accesses
system.cpu15.dcache.StoreCondReq_miss_rate::total            1                       # miss rate for StoreCondReq accesses
system.cpu15.dcache.demand_miss_rate::cpu15.data     0.022650                       # miss rate for demand accesses
system.cpu15.dcache.demand_miss_rate::total     0.022650                       # miss rate for demand accesses
system.cpu15.dcache.overall_miss_rate::cpu15.data     0.023625                       # miss rate for overall accesses
system.cpu15.dcache.overall_miss_rate::total     0.023625                       # miss rate for overall accesses
system.cpu15.dcache.ReadReq_avg_miss_latency::cpu15.data 67899.933333                       # average ReadReq miss latency
system.cpu15.dcache.ReadReq_avg_miss_latency::total 67899.933333                       # average ReadReq miss latency
system.cpu15.dcache.WriteReq_avg_miss_latency::cpu15.data 115806.818182                       # average WriteReq miss latency
system.cpu15.dcache.WriteReq_avg_miss_latency::total 115806.818182                       # average WriteReq miss latency
system.cpu15.dcache.LoadLockedReq_avg_miss_latency::cpu15.data 16032.466667                       # average LoadLockedReq miss latency
system.cpu15.dcache.LoadLockedReq_avg_miss_latency::total 16032.466667                       # average LoadLockedReq miss latency
system.cpu15.dcache.StoreCondReq_avg_miss_latency::cpu15.data         7500                       # average StoreCondReq miss latency
system.cpu15.dcache.StoreCondReq_avg_miss_latency::total         7500                       # average StoreCondReq miss latency
system.cpu15.dcache.StoreCondFailReq_avg_miss_latency::cpu15.data          inf                       # average StoreCondFailReq miss latency
system.cpu15.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu15.dcache.demand_avg_miss_latency::cpu15.data 83630.552239                       # average overall miss latency
system.cpu15.dcache.demand_avg_miss_latency::total 83630.552239                       # average overall miss latency
system.cpu15.dcache.overall_avg_miss_latency::cpu15.data 80046.385714                       # average overall miss latency
system.cpu15.dcache.overall_avg_miss_latency::total 80046.385714                       # average overall miss latency
system.cpu15.dcache.blocked_cycles::no_mshrs           20                       # number of cycles access was blocked
system.cpu15.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu15.dcache.blocked::no_mshrs               1                       # number of cycles access was blocked
system.cpu15.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu15.dcache.avg_blocked_cycles::no_mshrs           20                       # average number of cycles each access was blocked
system.cpu15.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu15.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu15.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu15.dcache.ReadReq_mshr_hits::cpu15.data           17                       # number of ReadReq MSHR hits
system.cpu15.dcache.ReadReq_mshr_hits::total           17                       # number of ReadReq MSHR hits
system.cpu15.dcache.WriteReq_mshr_hits::cpu15.data           14                       # number of WriteReq MSHR hits
system.cpu15.dcache.WriteReq_mshr_hits::total           14                       # number of WriteReq MSHR hits
system.cpu15.dcache.demand_mshr_hits::cpu15.data           31                       # number of demand (read+write) MSHR hits
system.cpu15.dcache.demand_mshr_hits::total           31                       # number of demand (read+write) MSHR hits
system.cpu15.dcache.overall_mshr_hits::cpu15.data           31                       # number of overall MSHR hits
system.cpu15.dcache.overall_mshr_hits::total           31                       # number of overall MSHR hits
system.cpu15.dcache.ReadReq_mshr_misses::cpu15.data           28                       # number of ReadReq MSHR misses
system.cpu15.dcache.ReadReq_mshr_misses::total           28                       # number of ReadReq MSHR misses
system.cpu15.dcache.WriteReq_mshr_misses::cpu15.data            8                       # number of WriteReq MSHR misses
system.cpu15.dcache.WriteReq_mshr_misses::total            8                       # number of WriteReq MSHR misses
system.cpu15.dcache.SoftPFReq_mshr_misses::cpu15.data            2                       # number of SoftPFReq MSHR misses
system.cpu15.dcache.SoftPFReq_mshr_misses::total            2                       # number of SoftPFReq MSHR misses
system.cpu15.dcache.LoadLockedReq_mshr_misses::cpu15.data           15                       # number of LoadLockedReq MSHR misses
system.cpu15.dcache.LoadLockedReq_mshr_misses::total           15                       # number of LoadLockedReq MSHR misses
system.cpu15.dcache.StoreCondReq_mshr_misses::cpu15.data            5                       # number of StoreCondReq MSHR misses
system.cpu15.dcache.StoreCondReq_mshr_misses::total            5                       # number of StoreCondReq MSHR misses
system.cpu15.dcache.demand_mshr_misses::cpu15.data           36                       # number of demand (read+write) MSHR misses
system.cpu15.dcache.demand_mshr_misses::total           36                       # number of demand (read+write) MSHR misses
system.cpu15.dcache.overall_mshr_misses::cpu15.data           38                       # number of overall MSHR misses
system.cpu15.dcache.overall_mshr_misses::total           38                       # number of overall MSHR misses
system.cpu15.dcache.ReadReq_mshr_miss_latency::cpu15.data      1696252                       # number of ReadReq MSHR miss cycles
system.cpu15.dcache.ReadReq_mshr_miss_latency::total      1696252                       # number of ReadReq MSHR miss cycles
system.cpu15.dcache.WriteReq_mshr_miss_latency::cpu15.data       830000                       # number of WriteReq MSHR miss cycles
system.cpu15.dcache.WriteReq_mshr_miss_latency::total       830000                       # number of WriteReq MSHR miss cycles
system.cpu15.dcache.SoftPFReq_mshr_miss_latency::cpu15.data        18500                       # number of SoftPFReq MSHR miss cycles
system.cpu15.dcache.SoftPFReq_mshr_miss_latency::total        18500                       # number of SoftPFReq MSHR miss cycles
system.cpu15.dcache.LoadLockedReq_mshr_miss_latency::cpu15.data       191513                       # number of LoadLockedReq MSHR miss cycles
system.cpu15.dcache.LoadLockedReq_mshr_miss_latency::total       191513                       # number of LoadLockedReq MSHR miss cycles
system.cpu15.dcache.StoreCondReq_mshr_miss_latency::cpu15.data        28500                       # number of StoreCondReq MSHR miss cycles
system.cpu15.dcache.StoreCondReq_mshr_miss_latency::total        28500                       # number of StoreCondReq MSHR miss cycles
system.cpu15.dcache.StoreCondFailReq_mshr_miss_latency::cpu15.data       105500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu15.dcache.StoreCondFailReq_mshr_miss_latency::total       105500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu15.dcache.demand_mshr_miss_latency::cpu15.data      2526252                       # number of demand (read+write) MSHR miss cycles
system.cpu15.dcache.demand_mshr_miss_latency::total      2526252                       # number of demand (read+write) MSHR miss cycles
system.cpu15.dcache.overall_mshr_miss_latency::cpu15.data      2544752                       # number of overall MSHR miss cycles
system.cpu15.dcache.overall_mshr_miss_latency::total      2544752                       # number of overall MSHR miss cycles
system.cpu15.dcache.ReadReq_mshr_miss_rate::cpu15.data     0.011015                       # mshr miss rate for ReadReq accesses
system.cpu15.dcache.ReadReq_mshr_miss_rate::total     0.011015                       # mshr miss rate for ReadReq accesses
system.cpu15.dcache.WriteReq_mshr_miss_rate::cpu15.data     0.019231                       # mshr miss rate for WriteReq accesses
system.cpu15.dcache.WriteReq_mshr_miss_rate::total     0.019231                       # mshr miss rate for WriteReq accesses
system.cpu15.dcache.SoftPFReq_mshr_miss_rate::cpu15.data     0.400000                       # mshr miss rate for SoftPFReq accesses
system.cpu15.dcache.SoftPFReq_mshr_miss_rate::total     0.400000                       # mshr miss rate for SoftPFReq accesses
system.cpu15.dcache.LoadLockedReq_mshr_miss_rate::cpu15.data     0.882353                       # mshr miss rate for LoadLockedReq accesses
system.cpu15.dcache.LoadLockedReq_mshr_miss_rate::total     0.882353                       # mshr miss rate for LoadLockedReq accesses
system.cpu15.dcache.StoreCondReq_mshr_miss_rate::cpu15.data            1                       # mshr miss rate for StoreCondReq accesses
system.cpu15.dcache.StoreCondReq_mshr_miss_rate::total            1                       # mshr miss rate for StoreCondReq accesses
system.cpu15.dcache.demand_mshr_miss_rate::cpu15.data     0.012170                       # mshr miss rate for demand accesses
system.cpu15.dcache.demand_mshr_miss_rate::total     0.012170                       # mshr miss rate for demand accesses
system.cpu15.dcache.overall_mshr_miss_rate::cpu15.data     0.012825                       # mshr miss rate for overall accesses
system.cpu15.dcache.overall_mshr_miss_rate::total     0.012825                       # mshr miss rate for overall accesses
system.cpu15.dcache.ReadReq_avg_mshr_miss_latency::cpu15.data 60580.428571                       # average ReadReq mshr miss latency
system.cpu15.dcache.ReadReq_avg_mshr_miss_latency::total 60580.428571                       # average ReadReq mshr miss latency
system.cpu15.dcache.WriteReq_avg_mshr_miss_latency::cpu15.data       103750                       # average WriteReq mshr miss latency
system.cpu15.dcache.WriteReq_avg_mshr_miss_latency::total       103750                       # average WriteReq mshr miss latency
system.cpu15.dcache.SoftPFReq_avg_mshr_miss_latency::cpu15.data         9250                       # average SoftPFReq mshr miss latency
system.cpu15.dcache.SoftPFReq_avg_mshr_miss_latency::total         9250                       # average SoftPFReq mshr miss latency
system.cpu15.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu15.data 12767.533333                       # average LoadLockedReq mshr miss latency
system.cpu15.dcache.LoadLockedReq_avg_mshr_miss_latency::total 12767.533333                       # average LoadLockedReq mshr miss latency
system.cpu15.dcache.StoreCondReq_avg_mshr_miss_latency::cpu15.data         5700                       # average StoreCondReq mshr miss latency
system.cpu15.dcache.StoreCondReq_avg_mshr_miss_latency::total         5700                       # average StoreCondReq mshr miss latency
system.cpu15.dcache.StoreCondFailReq_avg_mshr_miss_latency::cpu15.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu15.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu15.dcache.demand_avg_mshr_miss_latency::cpu15.data 70173.666667                       # average overall mshr miss latency
system.cpu15.dcache.demand_avg_mshr_miss_latency::total 70173.666667                       # average overall mshr miss latency
system.cpu15.dcache.overall_avg_mshr_miss_latency::cpu15.data 66967.157895                       # average overall mshr miss latency
system.cpu15.dcache.overall_avg_mshr_miss_latency::total 66967.157895                       # average overall mshr miss latency
system.cpu15.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu15.icache.tags.replacements               0                       # number of replacements
system.cpu15.icache.tags.tagsinuse           6.454576                       # Cycle average of tags in use
system.cpu15.icache.tags.total_refs               692                       # Total number of references to valid blocks.
system.cpu15.icache.tags.sampled_refs              54                       # Sample count of references to valid blocks.
system.cpu15.icache.tags.avg_refs           12.814815                       # Average number of references to valid blocks.
system.cpu15.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu15.icache.tags.occ_blocks::cpu15.inst     6.454576                       # Average occupied blocks per requestor
system.cpu15.icache.tags.occ_percent::cpu15.inst     0.012607                       # Average percentage of cache occupancy
system.cpu15.icache.tags.occ_percent::total     0.012607                       # Average percentage of cache occupancy
system.cpu15.icache.tags.occ_task_id_blocks::1024           54                       # Occupied blocks per task id
system.cpu15.icache.tags.age_task_id_blocks_1024::0           54                       # Occupied blocks per task id
system.cpu15.icache.tags.occ_task_id_percent::1024     0.105469                       # Percentage of cache occupancy per task id
system.cpu15.icache.tags.tag_accesses            1586                       # Number of tag accesses
system.cpu15.icache.tags.data_accesses           1586                       # Number of data accesses
system.cpu15.icache.ReadReq_hits::cpu15.inst          692                       # number of ReadReq hits
system.cpu15.icache.ReadReq_hits::total           692                       # number of ReadReq hits
system.cpu15.icache.demand_hits::cpu15.inst          692                       # number of demand (read+write) hits
system.cpu15.icache.demand_hits::total            692                       # number of demand (read+write) hits
system.cpu15.icache.overall_hits::cpu15.inst          692                       # number of overall hits
system.cpu15.icache.overall_hits::total           692                       # number of overall hits
system.cpu15.icache.ReadReq_misses::cpu15.inst           74                       # number of ReadReq misses
system.cpu15.icache.ReadReq_misses::total           74                       # number of ReadReq misses
system.cpu15.icache.demand_misses::cpu15.inst           74                       # number of demand (read+write) misses
system.cpu15.icache.demand_misses::total           74                       # number of demand (read+write) misses
system.cpu15.icache.overall_misses::cpu15.inst           74                       # number of overall misses
system.cpu15.icache.overall_misses::total           74                       # number of overall misses
system.cpu15.icache.ReadReq_miss_latency::cpu15.inst      6569249                       # number of ReadReq miss cycles
system.cpu15.icache.ReadReq_miss_latency::total      6569249                       # number of ReadReq miss cycles
system.cpu15.icache.demand_miss_latency::cpu15.inst      6569249                       # number of demand (read+write) miss cycles
system.cpu15.icache.demand_miss_latency::total      6569249                       # number of demand (read+write) miss cycles
system.cpu15.icache.overall_miss_latency::cpu15.inst      6569249                       # number of overall miss cycles
system.cpu15.icache.overall_miss_latency::total      6569249                       # number of overall miss cycles
system.cpu15.icache.ReadReq_accesses::cpu15.inst          766                       # number of ReadReq accesses(hits+misses)
system.cpu15.icache.ReadReq_accesses::total          766                       # number of ReadReq accesses(hits+misses)
system.cpu15.icache.demand_accesses::cpu15.inst          766                       # number of demand (read+write) accesses
system.cpu15.icache.demand_accesses::total          766                       # number of demand (read+write) accesses
system.cpu15.icache.overall_accesses::cpu15.inst          766                       # number of overall (read+write) accesses
system.cpu15.icache.overall_accesses::total          766                       # number of overall (read+write) accesses
system.cpu15.icache.ReadReq_miss_rate::cpu15.inst     0.096606                       # miss rate for ReadReq accesses
system.cpu15.icache.ReadReq_miss_rate::total     0.096606                       # miss rate for ReadReq accesses
system.cpu15.icache.demand_miss_rate::cpu15.inst     0.096606                       # miss rate for demand accesses
system.cpu15.icache.demand_miss_rate::total     0.096606                       # miss rate for demand accesses
system.cpu15.icache.overall_miss_rate::cpu15.inst     0.096606                       # miss rate for overall accesses
system.cpu15.icache.overall_miss_rate::total     0.096606                       # miss rate for overall accesses
system.cpu15.icache.ReadReq_avg_miss_latency::cpu15.inst 88773.635135                       # average ReadReq miss latency
system.cpu15.icache.ReadReq_avg_miss_latency::total 88773.635135                       # average ReadReq miss latency
system.cpu15.icache.demand_avg_miss_latency::cpu15.inst 88773.635135                       # average overall miss latency
system.cpu15.icache.demand_avg_miss_latency::total 88773.635135                       # average overall miss latency
system.cpu15.icache.overall_avg_miss_latency::cpu15.inst 88773.635135                       # average overall miss latency
system.cpu15.icache.overall_avg_miss_latency::total 88773.635135                       # average overall miss latency
system.cpu15.icache.blocked_cycles::no_mshrs          148                       # number of cycles access was blocked
system.cpu15.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu15.icache.blocked::no_mshrs               1                       # number of cycles access was blocked
system.cpu15.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu15.icache.avg_blocked_cycles::no_mshrs          148                       # average number of cycles each access was blocked
system.cpu15.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu15.icache.fast_writes                     0                       # number of fast writes performed
system.cpu15.icache.cache_copies                    0                       # number of cache copies performed
system.cpu15.icache.ReadReq_mshr_hits::cpu15.inst           20                       # number of ReadReq MSHR hits
system.cpu15.icache.ReadReq_mshr_hits::total           20                       # number of ReadReq MSHR hits
system.cpu15.icache.demand_mshr_hits::cpu15.inst           20                       # number of demand (read+write) MSHR hits
system.cpu15.icache.demand_mshr_hits::total           20                       # number of demand (read+write) MSHR hits
system.cpu15.icache.overall_mshr_hits::cpu15.inst           20                       # number of overall MSHR hits
system.cpu15.icache.overall_mshr_hits::total           20                       # number of overall MSHR hits
system.cpu15.icache.ReadReq_mshr_misses::cpu15.inst           54                       # number of ReadReq MSHR misses
system.cpu15.icache.ReadReq_mshr_misses::total           54                       # number of ReadReq MSHR misses
system.cpu15.icache.demand_mshr_misses::cpu15.inst           54                       # number of demand (read+write) MSHR misses
system.cpu15.icache.demand_mshr_misses::total           54                       # number of demand (read+write) MSHR misses
system.cpu15.icache.overall_mshr_misses::cpu15.inst           54                       # number of overall MSHR misses
system.cpu15.icache.overall_mshr_misses::total           54                       # number of overall MSHR misses
system.cpu15.icache.ReadReq_mshr_miss_latency::cpu15.inst      5114251                       # number of ReadReq MSHR miss cycles
system.cpu15.icache.ReadReq_mshr_miss_latency::total      5114251                       # number of ReadReq MSHR miss cycles
system.cpu15.icache.demand_mshr_miss_latency::cpu15.inst      5114251                       # number of demand (read+write) MSHR miss cycles
system.cpu15.icache.demand_mshr_miss_latency::total      5114251                       # number of demand (read+write) MSHR miss cycles
system.cpu15.icache.overall_mshr_miss_latency::cpu15.inst      5114251                       # number of overall MSHR miss cycles
system.cpu15.icache.overall_mshr_miss_latency::total      5114251                       # number of overall MSHR miss cycles
system.cpu15.icache.ReadReq_mshr_miss_rate::cpu15.inst     0.070496                       # mshr miss rate for ReadReq accesses
system.cpu15.icache.ReadReq_mshr_miss_rate::total     0.070496                       # mshr miss rate for ReadReq accesses
system.cpu15.icache.demand_mshr_miss_rate::cpu15.inst     0.070496                       # mshr miss rate for demand accesses
system.cpu15.icache.demand_mshr_miss_rate::total     0.070496                       # mshr miss rate for demand accesses
system.cpu15.icache.overall_mshr_miss_rate::cpu15.inst     0.070496                       # mshr miss rate for overall accesses
system.cpu15.icache.overall_mshr_miss_rate::total     0.070496                       # mshr miss rate for overall accesses
system.cpu15.icache.ReadReq_avg_mshr_miss_latency::cpu15.inst 94708.351852                       # average ReadReq mshr miss latency
system.cpu15.icache.ReadReq_avg_mshr_miss_latency::total 94708.351852                       # average ReadReq mshr miss latency
system.cpu15.icache.demand_avg_mshr_miss_latency::cpu15.inst 94708.351852                       # average overall mshr miss latency
system.cpu15.icache.demand_avg_mshr_miss_latency::total 94708.351852                       # average overall mshr miss latency
system.cpu15.icache.overall_avg_mshr_miss_latency::cpu15.inst 94708.351852                       # average overall mshr miss latency
system.cpu15.icache.overall_avg_mshr_miss_latency::total 94708.351852                       # average overall mshr miss latency
system.cpu15.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.membus.trans_dist::ReadReq                2228                       # Transaction distribution
system.membus.trans_dist::ReadResp               2227                       # Transaction distribution
system.membus.trans_dist::Writeback                18                       # Transaction distribution
system.membus.trans_dist::UpgradeReq               24                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq             48                       # Transaction distribution
system.membus.trans_dist::UpgradeResp              72                       # Transaction distribution
system.membus.trans_dist::SCUpgradeFailReq           20                       # Transaction distribution
system.membus.trans_dist::UpgradeFailResp           20                       # Transaction distribution
system.membus.trans_dist::ReadExReq               316                       # Transaction distribution
system.membus.trans_dist::ReadExResp              316                       # Transaction distribution
system.membus.pkt_count_system.cpu00.icache.mem_side::system.mem_ctrls.port         1205                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu00.dcache.mem_side::system.mem_ctrls.port          779                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu01.icache.mem_side::system.mem_ctrls.port          106                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu01.dcache.mem_side::system.mem_ctrls.port           81                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu02.icache.mem_side::system.mem_ctrls.port          104                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu02.dcache.mem_side::system.mem_ctrls.port           89                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu03.icache.mem_side::system.mem_ctrls.port          102                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu03.dcache.mem_side::system.mem_ctrls.port           80                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu04.icache.mem_side::system.mem_ctrls.port          104                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu04.dcache.mem_side::system.mem_ctrls.port           89                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu05.icache.mem_side::system.mem_ctrls.port          104                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu05.dcache.mem_side::system.mem_ctrls.port           80                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu06.icache.mem_side::system.mem_ctrls.port          104                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu06.dcache.mem_side::system.mem_ctrls.port           75                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu07.icache.mem_side::system.mem_ctrls.port          104                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu07.dcache.mem_side::system.mem_ctrls.port           83                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu08.icache.mem_side::system.mem_ctrls.port          102                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu08.dcache.mem_side::system.mem_ctrls.port           61                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu09.icache.mem_side::system.mem_ctrls.port          110                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu09.dcache.mem_side::system.mem_ctrls.port           66                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu10.icache.mem_side::system.mem_ctrls.port          104                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu10.dcache.mem_side::system.mem_ctrls.port           69                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu11.icache.mem_side::system.mem_ctrls.port          106                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu11.dcache.mem_side::system.mem_ctrls.port           74                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu12.icache.mem_side::system.mem_ctrls.port          106                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu12.dcache.mem_side::system.mem_ctrls.port           61                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu13.icache.mem_side::system.mem_ctrls.port          108                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu13.dcache.mem_side::system.mem_ctrls.port           70                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu14.icache.mem_side::system.mem_ctrls.port          112                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu14.dcache.mem_side::system.mem_ctrls.port           61                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu15.icache.mem_side::system.mem_ctrls.port          108                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu15.dcache.mem_side::system.mem_ctrls.port           75                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                   4682                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.cpu00.icache.mem_side::system.mem_ctrls.port        38528                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu00.dcache.mem_side::system.mem_ctrls.port        24768                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu01.icache.mem_side::system.mem_ctrls.port         3392                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu01.dcache.mem_side::system.mem_ctrls.port         1152                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu02.icache.mem_side::system.mem_ctrls.port         3328                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu02.dcache.mem_side::system.mem_ctrls.port         1152                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu03.icache.mem_side::system.mem_ctrls.port         3264                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu03.dcache.mem_side::system.mem_ctrls.port         1088                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu04.icache.mem_side::system.mem_ctrls.port         3328                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu04.dcache.mem_side::system.mem_ctrls.port         1152                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu05.icache.mem_side::system.mem_ctrls.port         3328                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu05.dcache.mem_side::system.mem_ctrls.port         1152                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu06.icache.mem_side::system.mem_ctrls.port         3328                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu06.dcache.mem_side::system.mem_ctrls.port         1152                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu07.icache.mem_side::system.mem_ctrls.port         3328                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu07.dcache.mem_side::system.mem_ctrls.port         1152                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu08.icache.mem_side::system.mem_ctrls.port         3264                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu08.dcache.mem_side::system.mem_ctrls.port         1024                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu09.icache.mem_side::system.mem_ctrls.port         3520                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu09.dcache.mem_side::system.mem_ctrls.port         1088                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu10.icache.mem_side::system.mem_ctrls.port         3328                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu10.dcache.mem_side::system.mem_ctrls.port         1024                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu11.icache.mem_side::system.mem_ctrls.port         3392                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu11.dcache.mem_side::system.mem_ctrls.port         1024                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu12.icache.mem_side::system.mem_ctrls.port         3392                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu12.dcache.mem_side::system.mem_ctrls.port         1088                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu13.icache.mem_side::system.mem_ctrls.port         3456                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu13.dcache.mem_side::system.mem_ctrls.port         1024                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu14.icache.mem_side::system.mem_ctrls.port         3584                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu14.dcache.mem_side::system.mem_ctrls.port          960                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu15.icache.mem_side::system.mem_ctrls.port         3456                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu15.dcache.mem_side::system.mem_ctrls.port         1088                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                  130304                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                              607                       # Total snoops (count)
system.membus.snoop_fanout::samples              2683                       # Request fanout histogram
system.membus.snoop_fanout::mean                   31                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::4                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::5                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::6                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::7                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::8                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::9                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::10                      0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::11                      0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::12                      0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::13                      0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::14                      0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::15                      0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::16                      0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::17                      0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::18                      0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::19                      0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::20                      0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::21                      0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::22                      0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::23                      0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::24                      0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::25                      0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::26                      0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::27                      0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::28                      0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::29                      0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::30                      0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::31                   2683    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::32                      0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value              31                       # Request fanout histogram
system.membus.snoop_fanout::max_value              31                       # Request fanout histogram
system.membus.snoop_fanout::total                2683                       # Request fanout histogram
system.membus.reqLayer0.occupancy             3244740                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               7.8                       # Layer utilization (%)
system.membus.respLayer1.occupancy            3202250                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              7.7                       # Layer utilization (%)
system.membus.respLayer2.occupancy            2026492                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              4.9                       # Layer utilization (%)
system.membus.respLayer5.occupancy             282750                       # Layer occupancy (ticks)
system.membus.respLayer5.utilization              0.7                       # Layer utilization (%)
system.membus.respLayer6.occupancy             309496                       # Layer occupancy (ticks)
system.membus.respLayer6.utilization              0.7                       # Layer utilization (%)
system.membus.respLayer9.occupancy             279250                       # Layer occupancy (ticks)
system.membus.respLayer9.utilization              0.7                       # Layer utilization (%)
system.membus.respLayer10.occupancy            347742                       # Layer occupancy (ticks)
system.membus.respLayer10.utilization             0.8                       # Layer utilization (%)
system.membus.respLayer13.occupancy            276000                       # Layer occupancy (ticks)
system.membus.respLayer13.utilization             0.7                       # Layer utilization (%)
system.membus.respLayer14.occupancy            305229                       # Layer occupancy (ticks)
system.membus.respLayer14.utilization             0.7                       # Layer utilization (%)
system.membus.respLayer17.occupancy            282250                       # Layer occupancy (ticks)
system.membus.respLayer17.utilization             0.7                       # Layer utilization (%)
system.membus.respLayer18.occupancy            354725                       # Layer occupancy (ticks)
system.membus.respLayer18.utilization             0.9                       # Layer utilization (%)
system.membus.respLayer21.occupancy            284750                       # Layer occupancy (ticks)
system.membus.respLayer21.utilization             0.7                       # Layer utilization (%)
system.membus.respLayer22.occupancy            297742                       # Layer occupancy (ticks)
system.membus.respLayer22.utilization             0.7                       # Layer utilization (%)
system.membus.respLayer25.occupancy            281250                       # Layer occupancy (ticks)
system.membus.respLayer25.utilization             0.7                       # Layer utilization (%)
system.membus.respLayer26.occupancy            274995                       # Layer occupancy (ticks)
system.membus.respLayer26.utilization             0.7                       # Layer utilization (%)
system.membus.respLayer29.occupancy            282250                       # Layer occupancy (ticks)
system.membus.respLayer29.utilization             0.7                       # Layer utilization (%)
system.membus.respLayer30.occupancy            323234                       # Layer occupancy (ticks)
system.membus.respLayer30.utilization             0.8                       # Layer utilization (%)
system.membus.respLayer33.occupancy            270250                       # Layer occupancy (ticks)
system.membus.respLayer33.utilization             0.7                       # Layer utilization (%)
system.membus.respLayer34.occupancy            218245                       # Layer occupancy (ticks)
system.membus.respLayer34.utilization             0.5                       # Layer utilization (%)
system.membus.respLayer37.occupancy            297749                       # Layer occupancy (ticks)
system.membus.respLayer37.utilization             0.7                       # Layer utilization (%)
system.membus.respLayer38.occupancy            241235                       # Layer occupancy (ticks)
system.membus.respLayer38.utilization             0.6                       # Layer utilization (%)
system.membus.respLayer41.occupancy            279249                       # Layer occupancy (ticks)
system.membus.respLayer41.utilization             0.7                       # Layer utilization (%)
system.membus.respLayer42.occupancy            259237                       # Layer occupancy (ticks)
system.membus.respLayer42.utilization             0.6                       # Layer utilization (%)
system.membus.respLayer45.occupancy            285500                       # Layer occupancy (ticks)
system.membus.respLayer45.utilization             0.7                       # Layer utilization (%)
system.membus.respLayer46.occupancy            284237                       # Layer occupancy (ticks)
system.membus.respLayer46.utilization             0.7                       # Layer utilization (%)
system.membus.respLayer49.occupancy            288000                       # Layer occupancy (ticks)
system.membus.respLayer49.utilization             0.7                       # Layer utilization (%)
system.membus.respLayer50.occupancy            211993                       # Layer occupancy (ticks)
system.membus.respLayer50.utilization             0.5                       # Layer utilization (%)
system.membus.respLayer53.occupancy            292750                       # Layer occupancy (ticks)
system.membus.respLayer53.utilization             0.7                       # Layer utilization (%)
system.membus.respLayer54.occupancy            264232                       # Layer occupancy (ticks)
system.membus.respLayer54.utilization             0.6                       # Layer utilization (%)
system.membus.respLayer57.occupancy            300249                       # Layer occupancy (ticks)
system.membus.respLayer57.utilization             0.7                       # Layer utilization (%)
system.membus.respLayer58.occupancy            220991                       # Layer occupancy (ticks)
system.membus.respLayer58.utilization             0.5                       # Layer utilization (%)
system.membus.respLayer61.occupancy            292249                       # Layer occupancy (ticks)
system.membus.respLayer61.utilization             0.7                       # Layer utilization (%)
system.membus.respLayer62.occupancy            281735                       # Layer occupancy (ticks)
system.membus.respLayer62.utilization             0.7                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
