// Seed: 236045947
module module_0 (
    input supply0 id_0,
    input wire id_1,
    input uwire id_2,
    input wire id_3,
    output uwire id_4,
    output supply1 id_5,
    output supply1 id_6,
    input tri0 id_7,
    input wand id_8
);
  wire id_10;
  always @(posedge 1 or posedge id_3) begin
    deassign id_6;
  end
endmodule
module module_1 (
    input tri1 id_0,
    output wor id_1,
    input tri id_2,
    output tri id_3,
    input wand id_4,
    output supply1 id_5,
    input wand id_6,
    output wire id_7
);
  assign id_7 = id_4;
  module_0(
      id_2, id_0, id_4, id_0, id_3, id_1, id_5, id_6, id_6
  );
endmodule
