{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1542798695729 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.1.0 Build 185 10/21/2015 SJ Lite Edition " "Version 15.1.0 Build 185 10/21/2015 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1542798695744 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Nov 21 20:11:35 2018 " "Processing started: Wed Nov 21 20:11:35 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1542798695744 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1542798695744 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off uart_test -c uart_test " "Command: quartus_map --read_settings_files=on --write_settings_files=off uart_test -c uart_test" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1542798695744 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1542798696213 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart_test.vhd 2 1 " "Found 2 design units, including 1 entities, in source file uart_test.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 uart_test-sample " "Found design unit 1: uart_test-sample" {  } { { "uart_test.vhd" "" { Text "D:/FinalProject/FinalProject/VHDL/uart/uart_test.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542798705958 ""} { "Info" "ISGN_ENTITY_NAME" "1 uart_test " "Found entity 1: uart_test" {  } { { "uart_test.vhd" "" { Text "D:/FinalProject/FinalProject/VHDL/uart/uart_test.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542798705958 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1542798705958 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart.vhd 2 1 " "Found 2 design units, including 1 entities, in source file uart.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 UART-RTL " "Found design unit 1: UART-RTL" {  } { { "uart.vhd" "" { Text "D:/FinalProject/FinalProject/VHDL/uart/uart.vhd" 70 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542798705959 ""} { "Info" "ISGN_ENTITY_NAME" "1 UART " "Found entity 1: UART" {  } { { "uart.vhd" "" { Text "D:/FinalProject/FinalProject/VHDL/uart/uart.vhd" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542798705959 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1542798705959 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "loopback.vhd 2 1 " "Found 2 design units, including 1 entities, in source file loopback.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 LOOPBACK-RTL " "Found design unit 1: LOOPBACK-RTL" {  } { { "LOOPBACK.vhd" "" { Text "D:/FinalProject/FinalProject/VHDL/uart/LOOPBACK.vhd" 28 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542798705959 ""} { "Info" "ISGN_ENTITY_NAME" "1 LOOPBACK " "Found entity 1: LOOPBACK" {  } { { "LOOPBACK.vhd" "" { Text "D:/FinalProject/FinalProject/VHDL/uart/LOOPBACK.vhd" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542798705959 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1542798705959 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "timer_50mhz.vhd 2 1 " "Found 2 design units, including 1 entities, in source file timer_50mhz.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 timer_50Mhz-Behavioral " "Found design unit 1: timer_50Mhz-Behavioral" {  } { { "timer_50Mhz.vhd" "" { Text "D:/FinalProject/FinalProject/VHDL/uart/timer_50Mhz.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542798705959 ""} { "Info" "ISGN_ENTITY_NAME" "1 timer_50Mhz " "Found entity 1: timer_50Mhz" {  } { { "timer_50Mhz.vhd" "" { Text "D:/FinalProject/FinalProject/VHDL/uart/timer_50Mhz.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542798705959 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1542798705959 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lcd_display.vhd 2 1 " "Found 2 design units, including 1 entities, in source file lcd_display.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lcd_display-sample " "Found design unit 1: lcd_display-sample" {  } { { "lcd_display.vhd" "" { Text "D:/FinalProject/FinalProject/VHDL/uart/lcd_display.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542798705959 ""} { "Info" "ISGN_ENTITY_NAME" "1 lcd_display " "Found entity 1: lcd_display" {  } { { "lcd_display.vhd" "" { Text "D:/FinalProject/FinalProject/VHDL/uart/lcd_display.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542798705959 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1542798705959 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lcd.vhd 2 1 " "Found 2 design units, including 1 entities, in source file lcd.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lcd-sample " "Found design unit 1: lcd-sample" {  } { { "lcd.vhd" "" { Text "D:/FinalProject/FinalProject/VHDL/uart/lcd.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542798705959 ""} { "Info" "ISGN_ENTITY_NAME" "1 lcd " "Found entity 1: lcd" {  } { { "lcd.vhd" "" { Text "D:/FinalProject/FinalProject/VHDL/uart/lcd.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1542798705959 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1542798705959 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "uart_test " "Elaborating entity \"uart_test\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1542798705991 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "sc_rcv_data uart_test.vhd(64) " "Verilog HDL or VHDL warning at uart_test.vhd(64): object \"sc_rcv_data\" assigned a value but never read" {  } { { "uart_test.vhd" "" { Text "D:/FinalProject/FinalProject/VHDL/uart/uart_test.vhd" 64 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1542798706006 "|uart_test"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "resetn uart_test.vhd(90) " "VHDL Process Statement warning at uart_test.vhd(90): signal \"resetn\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "uart_test.vhd" "" { Text "D:/FinalProject/FinalProject/VHDL/uart/uart_test.vhd" 90 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1542798706006 "|uart_test"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "resetn uart_test.vhd(124) " "VHDL Process Statement warning at uart_test.vhd(124): signal \"resetn\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "uart_test.vhd" "" { Text "D:/FinalProject/FinalProject/VHDL/uart/uart_test.vhd" 124 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1542798706006 "|uart_test"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "UART UART:UART_inst " "Elaborating entity \"UART\" for hierarchy \"UART:UART_inst\"" {  } { { "uart_test.vhd" "UART_inst" { Text "D:/FinalProject/FinalProject/VHDL/uart/uart_test.vhd" 71 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542798706006 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "timer_50Mhz timer_50Mhz:clock_change " "Elaborating entity \"timer_50Mhz\" for hierarchy \"timer_50Mhz:clock_change\"" {  } { { "uart_test.vhd" "clock_change" { Text "D:/FinalProject/FinalProject/VHDL/uart/uart_test.vhd" 84 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542798706006 ""}
{ "Warning" "WVRFX_VHDL_USED_INITIAL_VALUE" "count timer_50Mhz.vhd(19) " "VHDL Variable Declaration warning at timer_50Mhz.vhd(19): used initial value expression for variable \"count\" because variable was never assigned a value" {  } { { "timer_50Mhz.vhd" "" { Text "D:/FinalProject/FinalProject/VHDL/uart/timer_50Mhz.vhd" 19 0 0 } }  } 0 10542 "VHDL Variable Declaration warning at %2!s!: used initial value expression for variable \"%1!s!\" because variable was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1542798706006 "|uart_test|timer_50Mhz:clock_change"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lcd_display lcd_display:lcd_send " "Elaborating entity \"lcd_display\" for hierarchy \"lcd_display:lcd_send\"" {  } { { "uart_test.vhd" "lcd_send" { Text "D:/FinalProject/FinalProject/VHDL/uart/uart_test.vhd" 85 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542798706006 ""}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "msg lcd_display.vhd(37) " "VHDL Signal Declaration warning at lcd_display.vhd(37): used explicit default value for signal \"msg\" because signal was never assigned a value" {  } { { "lcd_display.vhd" "" { Text "D:/FinalProject/FinalProject/VHDL/uart/lcd_display.vhd" 37 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1542798706006 "|uart_test|lcd_display:lcd_send"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "msg lcd_display.vhd(97) " "VHDL Process Statement warning at lcd_display.vhd(97): signal \"msg\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "lcd_display.vhd" "" { Text "D:/FinalProject/FinalProject/VHDL/uart/lcd_display.vhd" 97 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1542798706006 "|uart_test|lcd_display:lcd_send"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lcd lcd_display:lcd_send\|lcd:lcd_control " "Elaborating entity \"lcd\" for hierarchy \"lcd_display:lcd_send\|lcd:lcd_control\"" {  } { { "lcd_display.vhd" "lcd_control" { Text "D:/FinalProject/FinalProject/VHDL/uart/lcd_display.vhd" 43 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542798706022 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "address lcd.vhd(33) " "VHDL Process Statement warning at lcd.vhd(33): signal \"address\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "lcd.vhd" "" { Text "D:/FinalProject/FinalProject/VHDL/uart/lcd.vhd" 33 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1542798706022 "|uart_test|lcd_display:lcd_send|lcd:lcd_control"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "addr lcd.vhd(29) " "VHDL Process Statement warning at lcd.vhd(29): inferring latch(es) for signal or variable \"addr\", which holds its previous value in one or more paths through the process" {  } { { "lcd.vhd" "" { Text "D:/FinalProject/FinalProject/VHDL/uart/lcd.vhd" 29 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1542798706022 "|uart_test|lcd_display:lcd_send|lcd:lcd_control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr\[0\] lcd.vhd(29) " "Inferred latch for \"addr\[0\]\" at lcd.vhd(29)" {  } { { "lcd.vhd" "" { Text "D:/FinalProject/FinalProject/VHDL/uart/lcd.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1542798706022 "|uart_test|lcd_display:lcd_send|lcd:lcd_control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr\[1\] lcd.vhd(29) " "Inferred latch for \"addr\[1\]\" at lcd.vhd(29)" {  } { { "lcd.vhd" "" { Text "D:/FinalProject/FinalProject/VHDL/uart/lcd.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1542798706022 "|uart_test|lcd_display:lcd_send|lcd:lcd_control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr\[2\] lcd.vhd(29) " "Inferred latch for \"addr\[2\]\" at lcd.vhd(29)" {  } { { "lcd.vhd" "" { Text "D:/FinalProject/FinalProject/VHDL/uart/lcd.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1542798706022 "|uart_test|lcd_display:lcd_send|lcd:lcd_control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr\[3\] lcd.vhd(29) " "Inferred latch for \"addr\[3\]\" at lcd.vhd(29)" {  } { { "lcd.vhd" "" { Text "D:/FinalProject/FinalProject/VHDL/uart/lcd.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1542798706022 "|uart_test|lcd_display:lcd_send|lcd:lcd_control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr\[4\] lcd.vhd(29) " "Inferred latch for \"addr\[4\]\" at lcd.vhd(29)" {  } { { "lcd.vhd" "" { Text "D:/FinalProject/FinalProject/VHDL/uart/lcd.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1542798706022 "|uart_test|lcd_display:lcd_send|lcd:lcd_control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr\[5\] lcd.vhd(29) " "Inferred latch for \"addr\[5\]\" at lcd.vhd(29)" {  } { { "lcd.vhd" "" { Text "D:/FinalProject/FinalProject/VHDL/uart/lcd.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1542798706022 "|uart_test|lcd_display:lcd_send|lcd:lcd_control"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "addr\[6\] lcd.vhd(29) " "Inferred latch for \"addr\[6\]\" at lcd.vhd(29)" {  } { { "lcd.vhd" "" { Text "D:/FinalProject/FinalProject/VHDL/uart/lcd.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1542798706022 "|uart_test|lcd_display:lcd_send|lcd:lcd_control"}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1542798706459 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "uart.vhd" "" { Text "D:/FinalProject/FinalProject/VHDL/uart/uart.vhd" 193 -1 0 } } { "uart.vhd" "" { Text "D:/FinalProject/FinalProject/VHDL/uart/uart.vhd" 170 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1542798706505 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1542798706505 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "rcv_data\[0\] GND " "Pin \"rcv_data\[0\]\" is stuck at GND" {  } { { "uart_test.vhd" "" { Text "D:/FinalProject/FinalProject/VHDL/uart/uart_test.vhd" 107 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1542798706537 "|uart_test|rcv_data[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "rcv_data\[1\] GND " "Pin \"rcv_data\[1\]\" is stuck at GND" {  } { { "uart_test.vhd" "" { Text "D:/FinalProject/FinalProject/VHDL/uart/uart_test.vhd" 107 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1542798706537 "|uart_test|rcv_data[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "rcv_data\[2\] GND " "Pin \"rcv_data\[2\]\" is stuck at GND" {  } { { "uart_test.vhd" "" { Text "D:/FinalProject/FinalProject/VHDL/uart/uart_test.vhd" 107 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1542798706537 "|uart_test|rcv_data[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "rcv_data\[3\] GND " "Pin \"rcv_data\[3\]\" is stuck at GND" {  } { { "uart_test.vhd" "" { Text "D:/FinalProject/FinalProject/VHDL/uart/uart_test.vhd" 107 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1542798706537 "|uart_test|rcv_data[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "rcv_data\[4\] GND " "Pin \"rcv_data\[4\]\" is stuck at GND" {  } { { "uart_test.vhd" "" { Text "D:/FinalProject/FinalProject/VHDL/uart/uart_test.vhd" 107 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1542798706537 "|uart_test|rcv_data[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "rcv_data\[5\] GND " "Pin \"rcv_data\[5\]\" is stuck at GND" {  } { { "uart_test.vhd" "" { Text "D:/FinalProject/FinalProject/VHDL/uart/uart_test.vhd" 107 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1542798706537 "|uart_test|rcv_data[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "rcv_data\[6\] GND " "Pin \"rcv_data\[6\]\" is stuck at GND" {  } { { "uart_test.vhd" "" { Text "D:/FinalProject/FinalProject/VHDL/uart/uart_test.vhd" 107 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1542798706537 "|uart_test|rcv_data[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "rcv_data\[7\] GND " "Pin \"rcv_data\[7\]\" is stuck at GND" {  } { { "uart_test.vhd" "" { Text "D:/FinalProject/FinalProject/VHDL/uart/uart_test.vhd" 107 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1542798706537 "|uart_test|rcv_data[7]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1542798706537 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1542798706599 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "65 " "65 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1542798706929 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1542798707038 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1542798707038 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "1 " "Design contains 1 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "rx " "No output dependent on input pin \"rx\"" {  } { { "uart_test.vhd" "" { Text "D:/FinalProject/FinalProject/VHDL/uart/uart_test.vhd" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1542798707101 "|uart_test|rx"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1542798707101 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "88 " "Implemented 88 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "4 " "Implemented 4 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1542798707101 ""} { "Info" "ICUT_CUT_TM_OPINS" "9 " "Implemented 9 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1542798707101 ""} { "Info" "ICUT_CUT_TM_LCELLS" "75 " "Implemented 75 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1542798707101 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1542798707101 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 20 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 20 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4990 " "Peak virtual memory: 4990 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1542798707132 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Nov 21 20:11:47 2018 " "Processing ended: Wed Nov 21 20:11:47 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1542798707132 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:12 " "Elapsed time: 00:00:12" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1542798707132 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:23 " "Total CPU time (on all processors): 00:00:23" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1542798707132 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1542798707132 ""}
