#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Fri May 17 16:02:06 2019
# Process ID: 3021
# Current directory: /home/ryan/vivado
# Command line: vivado
# Log file: /home/ryan/vivado/vivado.log
# Journal file: /home/ryan/vivado/vivado.jou
#-----------------------------------------------------------
start_gui
open_project /home/ryan/vivado/counter_verilog/counter_verilog.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2018.3/data/ip'.
open_project: Time (s): cpu = 00:00:16 ; elapsed = 00:00:09 . Memory (MB): peak = 6393.781 ; gain = 92.301 ; free physical = 4468 ; free virtual = 7523
update_compile_order -fileset sources_1
open_hw
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2018.3
  **** Build date : Dec  6 2018-23:53:53
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.


INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2018.3
  **** Build date : Dec  6 2018-23:53:53
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.


connect_hw_server -url localhost:3121
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
current_hw_target [get_hw_targets */xilinx_tcf/Digilent/210183AA631AA]
set_property PARAM.FREQUENCY 15000000 [get_hw_targets */xilinx_tcf/Digilent/210183AA631AA]
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210183AA631AA
set_property PROGRAM.FILE {/home/ryan/vivado/counter_verilog/counter_verilog.runs/impl_1/counter_verilog.bit} [get_hw_devices xc7a35t_0]
current_hw_device [get_hw_devices xc7a35t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1435] Device xc7a35t (JTAG device index = 0) is not programmed (DONE status = 0).
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {/home/ryan/vivado/counter_verilog/counter_verilog.runs/impl_1/counter_verilog.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
launch_runs synth_1 -jobs 2
[Fri May 17 16:49:46 2019] Launched synth_1...
Run output will be captured here: /home/ryan/vivado/counter_verilog/counter_verilog.runs/synth_1/runme.log
launch_runs impl_1 -jobs 2
[Fri May 17 16:50:36 2019] Launched impl_1...
Run output will be captured here: /home/ryan/vivado/counter_verilog/counter_verilog.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 2
[Fri May 17 16:51:50 2019] Launched impl_1...
Run output will be captured here: /home/ryan/vivado/counter_verilog/counter_verilog.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {/home/ryan/vivado/counter_verilog/counter_verilog.runs/impl_1/counter_verilog.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210183AA631AA
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210183AA631AA
INFO: [Labtools 27-1435] Device xc7a35t (JTAG device index = 0) is not programmed (DONE status = 0).
WARNING: [Labtoolstcl 44-129] No matching hw_ila_data was found.
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {/home/ryan/vivado/counter_verilog/counter_verilog.runs/impl_1/counter_verilog.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
close_project
create_project Seven_Segment_part_1 /home/ryan/vivado/Seven_Segment_part_1 -part xc7a35tcpg236-1
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2018.3/data/ip'.
set_property simulator_language Verilog [current_project]
file mkdir /home/ryan/vivado/Seven_Segment_part_1/Seven_Segment_part_1.srcs/sources_1/new
close [ open /home/ryan/vivado/Seven_Segment_part_1/Seven_Segment_part_1.srcs/sources_1/new/Seven_Segment.v w ]
add_files /home/ryan/vivado/Seven_Segment_part_1/Seven_Segment_part_1.srcs/sources_1/new/Seven_Segment.v
update_compile_order -fileset sources_1
launch_runs synth_1 -jobs 2
[Sun May 19 21:46:44 2019] Launched synth_1...
Run output will be captured here: /home/ryan/vivado/Seven_Segment_part_1/Seven_Segment_part_1.runs/synth_1/runme.log
file mkdir /home/ryan/vivado/Seven_Segment_part_1/Seven_Segment_part_1.srcs/sim_1/new
set_property SOURCE_SET sources_1 [get_filesets sim_1]
close [ open /home/ryan/vivado/Seven_Segment_part_1/Seven_Segment_part_1.srcs/sim_1/new/Seven_Segment_tb.v w ]
add_files -fileset sim_1 /home/ryan/vivado/Seven_Segment_part_1/Seven_Segment_part_1.srcs/sim_1/new/Seven_Segment_tb.v
update_compile_order -fileset sim_1
update_compile_order -fileset sim_1
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/ryan/vivado/Seven_Segment_part_1/Seven_Segment_part_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Seven_Segment_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/ryan/vivado/Seven_Segment_part_1/Seven_Segment_part_1.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj Seven_Segment_tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ryan/vivado/Seven_Segment_part_1/Seven_Segment_part_1.srcs/sources_1/new/Seven_Segment.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Seven_Segment
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ryan/vivado/Seven_Segment_part_1/Seven_Segment_part_1.srcs/sim_1/new/Seven_Segment_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Seven_Segment_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ryan/vivado/Seven_Segment_part_1/Seven_Segment_part_1.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/ryan/vivado/Seven_Segment_part_1/Seven_Segment_part_1.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2018.3/bin/unwrapped/lnx64.o/xelab -wto 74c0ce98b6834f43bc8d0e4d6cf99f89 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Seven_Segment_tb_behav xil_defaultlib.Seven_Segment_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
ERROR: [VRFC 10-3180] cannot find port 'bcd' on this module [/home/ryan/vivado/Seven_Segment_part_1/Seven_Segment_part_1.srcs/sim_1/new/Seven_Segment_tb.v:30]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'/home/ryan/vivado/Seven_Segment_part_1/Seven_Segment_part_1.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or '/home/ryan/vivado/Seven_Segment_part_1/Seven_Segment_part_1.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
reset_run synth_1
launch_runs synth_1 -jobs 2
[Sun May 19 21:56:30 2019] Launched synth_1...
Run output will be captured here: /home/ryan/vivado/Seven_Segment_part_1/Seven_Segment_part_1.runs/synth_1/runme.log
launch_runs impl_1 -jobs 2
[Sun May 19 21:57:03 2019] Launched impl_1...
Run output will be captured here: /home/ryan/vivado/Seven_Segment_part_1/Seven_Segment_part_1.runs/impl_1/runme.log
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/ryan/vivado/Seven_Segment_part_1/Seven_Segment_part_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Seven_Segment_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/ryan/vivado/Seven_Segment_part_1/Seven_Segment_part_1.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj Seven_Segment_tb_vlog.prj
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/ryan/vivado/Seven_Segment_part_1/Seven_Segment_part_1.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2018.3/bin/unwrapped/lnx64.o/xelab -wto 74c0ce98b6834f43bc8d0e4d6cf99f89 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Seven_Segment_tb_behav xil_defaultlib.Seven_Segment_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
ERROR: [VRFC 10-3180] cannot find port 'bcd' on this module [/home/ryan/vivado/Seven_Segment_part_1/Seven_Segment_part_1.srcs/sim_1/new/Seven_Segment_tb.v:30]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'/home/ryan/vivado/Seven_Segment_part_1/Seven_Segment_part_1.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or '/home/ryan/vivado/Seven_Segment_part_1/Seven_Segment_part_1.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
WARNING: [IP_Flow 19-3899] Cannot get the environment domain name variable for the component vendor name. Setting the vendor name to 'user.org'.
WARNING: [IP_Flow 19-3899] Cannot get the environment domain name variable for the component vendor name. Setting the vendor name to 'user.org'.
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/ryan/vivado/Seven_Segment_part_1/Seven_Segment_part_1.srcs/sources_1/new/Seven_Segment.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/ryan/vivado/Seven_Segment_part_1/Seven_Segment_part_1.srcs/sim_1/new/Seven_Segment_tb.v:]
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/ryan/vivado/Seven_Segment_part_1/Seven_Segment_part_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Seven_Segment_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/ryan/vivado/Seven_Segment_part_1/Seven_Segment_part_1.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj Seven_Segment_tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ryan/vivado/Seven_Segment_part_1/Seven_Segment_part_1.srcs/sources_1/new/Seven_Segment.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Seven_Segment
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ryan/vivado/Seven_Segment_part_1/Seven_Segment_part_1.srcs/sim_1/new/Seven_Segment_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Seven_Segment_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/ryan/vivado/Seven_Segment_part_1/Seven_Segment_part_1.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2018.3/bin/unwrapped/lnx64.o/xelab -wto 74c0ce98b6834f43bc8d0e4d6cf99f89 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Seven_Segment_tb_behav xil_defaultlib.Seven_Segment_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
ERROR: [VRFC 10-3180] cannot find port 'bcd' on this module [/home/ryan/vivado/Seven_Segment_part_1/Seven_Segment_part_1.srcs/sim_1/new/Seven_Segment_tb.v:30]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'/home/ryan/vivado/Seven_Segment_part_1/Seven_Segment_part_1.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or '/home/ryan/vivado/Seven_Segment_part_1/Seven_Segment_part_1.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/ryan/vivado/Seven_Segment_part_1/Seven_Segment_part_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Seven_Segment_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/ryan/vivado/Seven_Segment_part_1/Seven_Segment_part_1.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj Seven_Segment_tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ryan/vivado/Seven_Segment_part_1/Seven_Segment_part_1.srcs/sources_1/new/Seven_Segment.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Seven_Segment
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ryan/vivado/Seven_Segment_part_1/Seven_Segment_part_1.srcs/sim_1/new/Seven_Segment_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Seven_Segment_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/ryan/vivado/Seven_Segment_part_1/Seven_Segment_part_1.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2018.3/bin/unwrapped/lnx64.o/xelab -wto 74c0ce98b6834f43bc8d0e4d6cf99f89 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Seven_Segment_tb_behav xil_defaultlib.Seven_Segment_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Seven_Segment
Compiling module xil_defaultlib.Seven_Segment_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot Seven_Segment_tb_behav

****** Webtalk v2018.3 (64-bit)
  **** SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
  **** IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source /home/ryan/vivado/Seven_Segment_part_1/Seven_Segment_part_1.sim/sim_1/behav/xsim/xsim.dir/Seven_Segment_tb_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] '/home/ryan/vivado/Seven_Segment_part_1/Seven_Segment_part_1.sim/sim_1/behav/xsim/xsim.dir/Seven_Segment_tb_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Sun May 19 22:02:13 2019. For additional details about this file, please refer to the WebTalk help file at /tools/Xilinx/Vivado/2018.3/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Sun May 19 22:02:13 2019...
run_program: Time (s): cpu = 00:00:04 ; elapsed = 00:00:08 . Memory (MB): peak = 7922.102 ; gain = 0.000 ; free physical = 1210 ; free virtual = 5165
INFO: [USF-XSim-69] 'elaborate' step finished in '8' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/ryan/vivado/Seven_Segment_part_1/Seven_Segment_part_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "Seven_Segment_tb_behav -key {Behavioral:sim_1:Functional:Seven_Segment_tb} -tclbatch {Seven_Segment_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source Seven_Segment_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Seven_Segment_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 7997.594 ; gain = 75.492 ; free physical = 1168 ; free virtual = 5130
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/ryan/vivado/Seven_Segment_part_1/Seven_Segment_part_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Seven_Segment_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/ryan/vivado/Seven_Segment_part_1/Seven_Segment_part_1.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj Seven_Segment_tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ryan/vivado/Seven_Segment_part_1/Seven_Segment_part_1.srcs/sources_1/new/Seven_Segment.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Seven_Segment
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ryan/vivado/Seven_Segment_part_1/Seven_Segment_part_1.srcs/sim_1/new/Seven_Segment_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Seven_Segment_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/ryan/vivado/Seven_Segment_part_1/Seven_Segment_part_1.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2018.3/bin/unwrapped/lnx64.o/xelab -wto 74c0ce98b6834f43bc8d0e4d6cf99f89 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Seven_Segment_tb_behav xil_defaultlib.Seven_Segment_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Seven_Segment
Compiling module xil_defaultlib.Seven_Segment_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot Seven_Segment_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/ryan/vivado/Seven_Segment_part_1/Seven_Segment_part_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "Seven_Segment_tb_behav -key {Behavioral:sim_1:Functional:Seven_Segment_tb} -tclbatch {Seven_Segment_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source Seven_Segment_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Seven_Segment_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/ryan/vivado/Seven_Segment_part_1/Seven_Segment_part_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Seven_Segment_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/ryan/vivado/Seven_Segment_part_1/Seven_Segment_part_1.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj Seven_Segment_tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ryan/vivado/Seven_Segment_part_1/Seven_Segment_part_1.srcs/sources_1/new/Seven_Segment.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Seven_Segment
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ryan/vivado/Seven_Segment_part_1/Seven_Segment_part_1.srcs/sim_1/new/Seven_Segment_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Seven_Segment_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/ryan/vivado/Seven_Segment_part_1/Seven_Segment_part_1.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2018.3/bin/unwrapped/lnx64.o/xelab -wto 74c0ce98b6834f43bc8d0e4d6cf99f89 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Seven_Segment_tb_behav xil_defaultlib.Seven_Segment_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Seven_Segment
Compiling module xil_defaultlib.Seven_Segment_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot Seven_Segment_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/ryan/vivado/Seven_Segment_part_1/Seven_Segment_part_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "Seven_Segment_tb_behav -key {Behavioral:sim_1:Functional:Seven_Segment_tb} -tclbatch {Seven_Segment_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source Seven_Segment_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Seven_Segment_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 8037.613 ; gain = 32.012 ; free physical = 1104 ; free virtual = 5073
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/ryan/vivado/Seven_Segment_part_1/Seven_Segment_part_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Seven_Segment_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/ryan/vivado/Seven_Segment_part_1/Seven_Segment_part_1.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj Seven_Segment_tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ryan/vivado/Seven_Segment_part_1/Seven_Segment_part_1.srcs/sources_1/new/Seven_Segment.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Seven_Segment
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ryan/vivado/Seven_Segment_part_1/Seven_Segment_part_1.srcs/sim_1/new/Seven_Segment_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Seven_Segment_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/ryan/vivado/Seven_Segment_part_1/Seven_Segment_part_1.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2018.3/bin/unwrapped/lnx64.o/xelab -wto 74c0ce98b6834f43bc8d0e4d6cf99f89 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Seven_Segment_tb_behav xil_defaultlib.Seven_Segment_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Seven_Segment
Compiling module xil_defaultlib.Seven_Segment_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot Seven_Segment_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/ryan/vivado/Seven_Segment_part_1/Seven_Segment_part_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "Seven_Segment_tb_behav -key {Behavioral:sim_1:Functional:Seven_Segment_tb} -tclbatch {Seven_Segment_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source Seven_Segment_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Seven_Segment_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 8045.617 ; gain = 8.004 ; free physical = 1074 ; free virtual = 5041
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/ryan/vivado/Seven_Segment_part_1/Seven_Segment_part_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Seven_Segment_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/ryan/vivado/Seven_Segment_part_1/Seven_Segment_part_1.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj Seven_Segment_tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ryan/vivado/Seven_Segment_part_1/Seven_Segment_part_1.srcs/sources_1/new/Seven_Segment.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Seven_Segment
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ryan/vivado/Seven_Segment_part_1/Seven_Segment_part_1.srcs/sim_1/new/Seven_Segment_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Seven_Segment_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/ryan/vivado/Seven_Segment_part_1/Seven_Segment_part_1.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2018.3/bin/unwrapped/lnx64.o/xelab -wto 74c0ce98b6834f43bc8d0e4d6cf99f89 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Seven_Segment_tb_behav xil_defaultlib.Seven_Segment_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Seven_Segment
Compiling module xil_defaultlib.Seven_Segment_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot Seven_Segment_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/ryan/vivado/Seven_Segment_part_1/Seven_Segment_part_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "Seven_Segment_tb_behav -key {Behavioral:sim_1:Functional:Seven_Segment_tb} -tclbatch {Seven_Segment_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source Seven_Segment_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
$finish called at time : 90 ns : File "/home/ryan/vivado/Seven_Segment_part_1/Seven_Segment_part_1.srcs/sim_1/new/Seven_Segment_tb.v" Line 49
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Seven_Segment_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/ryan/vivado/Seven_Segment_part_1/Seven_Segment_part_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'Seven_Segment_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/ryan/vivado/Seven_Segment_part_1/Seven_Segment_part_1.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj Seven_Segment_tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ryan/vivado/Seven_Segment_part_1/Seven_Segment_part_1.srcs/sources_1/new/Seven_Segment.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Seven_Segment
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ryan/vivado/Seven_Segment_part_1/Seven_Segment_part_1.srcs/sim_1/new/Seven_Segment_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Seven_Segment_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/ryan/vivado/Seven_Segment_part_1/Seven_Segment_part_1.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2018.3/bin/unwrapped/lnx64.o/xelab -wto 74c0ce98b6834f43bc8d0e4d6cf99f89 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Seven_Segment_tb_behav xil_defaultlib.Seven_Segment_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Seven_Segment
Compiling module xil_defaultlib.Seven_Segment_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot Seven_Segment_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/ryan/vivado/Seven_Segment_part_1/Seven_Segment_part_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "Seven_Segment_tb_behav -key {Behavioral:sim_1:Functional:Seven_Segment_tb} -tclbatch {Seven_Segment_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source Seven_Segment_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
$finish called at time : 100 ns : File "/home/ryan/vivado/Seven_Segment_part_1/Seven_Segment_part_1.srcs/sim_1/new/Seven_Segment_tb.v" Line 49
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Seven_Segment_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 8069.629 ; gain = 16.004 ; free physical = 1064 ; free virtual = 5034
