# ðŸŸ¦ Day-15: Safe Control MUX

---

## ðŸŽ¯ Objective
The objective of **Day-15** is to implement the **final safety layer** in the control path by
selecting between **normal control signals** and **safe control signals**, with **absolute priority given to safety**.

This module ensures that even if upstream logic fails, the CPU always operates in a **safe mode during faults**.

---

## ðŸ›¡ï¸ Why Safe Control MUX is Needed

In a fault-tolerant CPU:
- Normal control logic may generate unsafe signals
- Recovery or fault logic may request safer alternatives
- A **single point of enforcement** is required to guarantee safety

âž¡ï¸ The Safe Control MUX acts as the **last line of defense** before control signals reach the datapath.

---

## ðŸ§© Functionality Overview

- When `safe_mode = 0`  
  âœ… Normal control signals are passed through

- When `safe_mode = 1`  
  ðŸš¨ Safe control signals **override** normal signals

Safety **always wins**, regardless of normal control behavior.

---

## ðŸ”Œ Module Inputs

### ðŸ”¹ Mode Select
| Signal | Description |
|------|-------------|
| `safe_mode` | Enables safe control override |

### ðŸ”¹ Normal Control Signals
| Signal | Description |
|------|-------------|
| `pc_write_normal` | Normal PC write enable |
| `reg_write_normal` | Normal register write enable |
| `mem_write_normal` | Normal memory write enable |

### ðŸ”¹ Safe Control Signals
| Signal | Description |
|------|-------------|
| `pc_write_safe` | Safe PC write enable |
| `reg_write_safe` | Safe register write enable |
| `mem_write_safe` | Safe memory write enable |

---

## ðŸ“¤ Module Outputs

| Signal | Description |
|------|-------------|
| `pc_write_out` | Final PC write enable |
| `reg_write_out` | Final register write enable |
| `mem_write_out` | Final memory write enable |

---

## ðŸ§  RTL Behavior (Logic Summary)

if safe_mode == 1
pc_write_out = pc_write_safe
reg_write_out = reg_write_safe
mem_write_out = mem_write_safe
else
pc_write_out = pc_write_normal
reg_write_out = reg_write_normal
mem_write_out = mem_write_normal

---

## ðŸ§± Architecture View (ASCII)

pc_write_normal â”€â”€â”
â”œâ”€â”€ MUX â”€â”€> pc_write_out
pc_write_safe â”€â”€â”€â”˜
^
|
safe_mode

reg_write_normal â”€â”€â”
â”œâ”€â”€ MUX â”€â”€> reg_write_out
reg_write_safe â”€â”€â”€â”˜

mem_write_normal â”€â”€â”
â”œâ”€â”€ MUX â”€â”€> mem_write_out
mem_write_safe â”€â”€â”€â”˜

---

## ðŸ§ª Verification

Behavioral simulation confirms:

âœ” Normal signals pass through when `safe_mode = 0`  
âœ” Safe signals override normal signals when `safe_mode = 1`  
âœ” No write leakage during fault conditions  

ðŸ“¸ Waveform proof captured to validate **fault override behavior**.

---

