# compile verilog/system verilog design source files
verilog xil_defaultlib  "test3_time_synth.v" --include "../../../../DrosophilaOlfactorySystem20201127.srcs/sources_1/ip/clk_wiz_0"

# Do not sort compile order
nosort
