 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : FPmul
Version: O-2018.06-SP4
Date   : Sun Dec  5 18:09:56 2021
****************************************

Operating Conditions: typical   Library: NangateOpenCellLibrary
Wire Load Model Mode: top

  Startpoint: I2/MBE_SIG/FA_C_5_0_34/MY_CLK_r_REG302_S2
              (rising edge-triggered flip-flop clocked by MY_CLK)
  Endpoint: I3/I9/MY_CLK_r_REG233_S3
            (rising edge-triggered flip-flop clocked by MY_CLK)
  Path Group: MY_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  FPmul              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock MY_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  I2/MBE_SIG/FA_C_5_0_34/MY_CLK_r_REG302_S2/CK (DFF_X1)
                                                          0.00       0.00 r
  I2/MBE_SIG/FA_C_5_0_34/MY_CLK_r_REG302_S2/Q (DFF_X1)
                                                          0.09       0.09 r
  I2/MBE_SIG/FA_C_5_0_34/U1/ZN (XNOR2_X1)                 0.08       0.17 r
  I2/MBE_SIG/FA_C_5_0_34/S (FA_158)                       0.00       0.17 r
  I2/MBE_SIG/P4_ADDER_0/A[34] (P4_ADDER_NBIT64_NBIT_PER_BLOCK4_NBLOCKS16)
                                                          0.00       0.17 r
  I2/MBE_SIG/P4_ADDER_0/CARRY_GEN_INST/A[34] (CARRY_GENERATOR_NBIT64_NBIT_PER_BLOCK4)
                                                          0.00       0.17 r
  I2/MBE_SIG/P4_ADDER_0/CARRY_GEN_INST/PG_NETWORK_0_35/A (PG_NET_30)
                                                          0.00       0.17 r
  I2/MBE_SIG/P4_ADDER_0/CARRY_GEN_INST/PG_NETWORK_0_35/U2/ZN (XNOR2_X1)
                                                          0.07       0.24 r
  I2/MBE_SIG/P4_ADDER_0/CARRY_GEN_INST/PG_NETWORK_0_35/P_OUT (PG_NET_30)
                                                          0.00       0.24 r
  I2/MBE_SIG/P4_ADDER_0/CARRY_GEN_INST/PGNET1_1_36/PG_k_1j[0] (PG_GENERAL_47)
                                                          0.00       0.24 r
  I2/MBE_SIG/P4_ADDER_0/CARRY_GEN_INST/PGNET1_1_36/U1/ZN (AND2_X1)
                                                          0.05       0.28 r
  I2/MBE_SIG/P4_ADDER_0/CARRY_GEN_INST/PGNET1_1_36/PG_ij[0] (PG_GENERAL_47)
                                                          0.00       0.28 r
  I2/MBE_SIG/P4_ADDER_0/CARRY_GEN_INST/PGNET_i_2_36_0/PG_ik[0] (PG_GENERAL_25)
                                                          0.00       0.28 r
  I2/MBE_SIG/P4_ADDER_0/CARRY_GEN_INST/PGNET_i_2_36_0/U4/ZN (NAND2_X1)
                                                          0.03       0.31 f
  I2/MBE_SIG/P4_ADDER_0/CARRY_GEN_INST/PGNET_i_2_36_0/U2/ZN (NAND2_X1)
                                                          0.03       0.34 r
  I2/MBE_SIG/P4_ADDER_0/CARRY_GEN_INST/PGNET_i_2_36_0/PG_ij[1] (PG_GENERAL_25)
                                                          0.00       0.34 r
  I2/MBE_SIG/P4_ADDER_0/CARRY_GEN_INST/PGNET_i_3_40_0/PG_k_1j[1] (PG_GENERAL_14)
                                                          0.00       0.34 r
  I2/MBE_SIG/P4_ADDER_0/CARRY_GEN_INST/PGNET_i_3_40_0/U2/ZN (NAND2_X1)
                                                          0.03       0.37 f
  I2/MBE_SIG/P4_ADDER_0/CARRY_GEN_INST/PGNET_i_3_40_0/U1/ZN (NAND2_X1)
                                                          0.03       0.40 r
  I2/MBE_SIG/P4_ADDER_0/CARRY_GEN_INST/PGNET_i_3_40_0/PG_ij[1] (PG_GENERAL_14)
                                                          0.00       0.40 r
  I2/MBE_SIG/P4_ADDER_0/CARRY_GEN_INST/PGNET_i_4_44_4/PG_k_1j[1] (PG_GENERAL_8)
                                                          0.00       0.40 r
  I2/MBE_SIG/P4_ADDER_0/CARRY_GEN_INST/PGNET_i_4_44_4/U4/ZN (NAND2_X1)
                                                          0.03       0.43 f
  I2/MBE_SIG/P4_ADDER_0/CARRY_GEN_INST/PGNET_i_4_44_4/U1/ZN (NAND2_X1)
                                                          0.03       0.46 r
  I2/MBE_SIG/P4_ADDER_0/CARRY_GEN_INST/PGNET_i_4_44_4/PG_ij[1] (PG_GENERAL_8)
                                                          0.00       0.46 r
  I2/MBE_SIG/P4_ADDER_0/CARRY_GEN_INST/GNET_i_6_44_20/PG_ik[1] (G_GENERAL_6)
                                                          0.00       0.46 r
  I2/MBE_SIG/P4_ADDER_0/CARRY_GEN_INST/GNET_i_6_44_20/U3/ZN (INV_X1)
                                                          0.02       0.48 f
  I2/MBE_SIG/P4_ADDER_0/CARRY_GEN_INST/GNET_i_6_44_20/U2/ZN (NAND2_X1)
                                                          0.03       0.51 r
  I2/MBE_SIG/P4_ADDER_0/CARRY_GEN_INST/GNET_i_6_44_20/G_ij (G_GENERAL_6)
                                                          0.00       0.51 r
  I2/MBE_SIG/P4_ADDER_0/CARRY_GEN_INST/Co[11] (CARRY_GENERATOR_NBIT64_NBIT_PER_BLOCK4)
                                                          0.00       0.51 r
  I2/MBE_SIG/P4_ADDER_0/SUM_GEN_INST/Ci[11] (SUM_GENERATOR_NBIT_PER_BLOCK4_NBLOCKS16)
                                                          0.00       0.51 r
  I2/MBE_SIG/P4_ADDER_0/SUM_GEN_INST/CS_11/Ci (carry_select_N4_5)
                                                          0.00       0.51 r
  I2/MBE_SIG/P4_ADDER_0/SUM_GEN_INST/CS_11/MUX/SEL (MUX21_GENERIC_N4_5)
                                                          0.00       0.51 r
  I2/MBE_SIG/P4_ADDER_0/SUM_GEN_INST/CS_11/MUX/U3/Z (MUX2_X1)
                                                          0.08       0.59 f
  I2/MBE_SIG/P4_ADDER_0/SUM_GEN_INST/CS_11/MUX/Y[1] (MUX21_GENERIC_N4_5)
                                                          0.00       0.59 f
  I2/MBE_SIG/P4_ADDER_0/SUM_GEN_INST/CS_11/S[1] (carry_select_N4_5)
                                                          0.00       0.59 f
  I2/MBE_SIG/P4_ADDER_0/SUM_GEN_INST/S[45] (SUM_GENERATOR_NBIT_PER_BLOCK4_NBLOCKS16)
                                                          0.00       0.59 f
  I2/MBE_SIG/P4_ADDER_0/S[45] (P4_ADDER_NBIT64_NBIT_PER_BLOCK4_NBLOCKS16)
                                                          0.00       0.59 f
  I2/MBE_SIG/C[45] (MBE)                                  0.00       0.59 f
  I2/SIG_in[25] (FPmul_stage2)                            0.00       0.59 f
  I3/SIG_in[25] (FPmul_stage3)                            0.00       0.59 f
  I3/I9/SIG_in[25] (FPnormalize_SIG_width28_0)            0.00       0.59 f
  I3/I9/MY_CLK_r_REG233_S3/D (DFF_X1)                     0.01       0.60 f
  data arrival time                                                  0.60

  clock MY_CLK (rise edge)                                0.71       0.71
  clock network delay (ideal)                             0.00       0.71
  clock uncertainty                                      -0.07       0.64
  I3/I9/MY_CLK_r_REG233_S3/CK (DFF_X1)                    0.00       0.64 r
  library setup time                                     -0.04       0.60
  data required time                                                 0.60
  --------------------------------------------------------------------------
  data required time                                                 0.60
  data arrival time                                                 -0.60
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00


  Startpoint: I4/I1/MY_CLK_r_REG210_S4
              (rising edge-triggered flip-flop clocked by MY_CLK)
  Endpoint: FP_Z[1] (output port)
  Path Group: default
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  FPmul              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  I4/I1/MY_CLK_r_REG210_S4/CK (DFF_X1)                    0.00       0.00 r
  I4/I1/MY_CLK_r_REG210_S4/Q (DFF_X1)                     0.15       0.15 r
  I4/I1/U53/Z (MUX2_X1)                                   0.09       0.24 f
  I4/I1/SIG_out[23] (FPnormalize_SIG_width28_1)           0.00       0.24 f
  I4/U27/ZN (INV_X1)                                      0.03       0.26 r
  I4/U38/ZN (AND4_X1)                                     0.07       0.33 r
  I4/U34/ZN (NAND4_X1)                                    0.04       0.37 f
  I4/U8/ZN (NAND2_X1)                                     0.04       0.41 r
  I4/U5/ZN (AOI21_X1)                                     0.03       0.45 f
  I4/I3/isINF (PackFP)                                    0.00       0.45 f
  I4/I3/U50/ZN (INV_X1)                                   0.04       0.49 r
  I4/I3/U5/ZN (AND3_X2)                                   0.07       0.56 r
  I4/I3/U10/ZN (AND2_X1)                                  0.05       0.61 r
  I4/I3/FP[1] (PackFP)                                    0.00       0.61 r
  I4/FP_Z[1] (FPmul_stage4)                               0.00       0.61 r
  FP_Z[1] (out)                                           0.02       0.64 r
  data arrival time                                                  0.64

  max_delay                                               0.71       0.71
  output external delay                                   0.00       0.71
  data required time                                                 0.71
  --------------------------------------------------------------------------
  data required time                                                 0.71
  data arrival time                                                 -0.64
  --------------------------------------------------------------------------
  slack (MET)                                                        0.07


1
