
==========================================================================
floorplan final report_tns
--------------------------------------------------------------------------
tns max 0.00

==========================================================================
floorplan final report_wns
--------------------------------------------------------------------------
wns max 0.00

==========================================================================
floorplan final report_worst_slack
--------------------------------------------------------------------------
worst slack max 515.13

==========================================================================
floorplan final report_checks -path_delay min
--------------------------------------------------------------------------
Startpoint: l_o_v_r$_SDFFE_PP0N_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: l_o_v_r$_SDFFE_PP0N_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ l_o_v_r$_SDFFE_PP0N_/CLK (DFFHQNx1_ASAP7_75t_R)
     1    0.51   11.24   31.22   31.22 ^ l_o_v_r$_SDFFE_PP0N_/QN (DFFHQNx1_ASAP7_75t_R)
                                         _0118_ (net)
                 11.24    0.00   31.22 ^ _0839_/A (INVx1_ASAP7_75t_R)
     2    0.57    6.14    5.67   36.88 v _0839_/Y (INVx1_ASAP7_75t_R)
                                         l_o_v (net)
                  6.14    0.00   36.88 v _1016_/B (NAND2x1_ASAP7_75t_R)
     1    0.88    9.37    7.91   44.79 ^ _1016_/Y (NAND2x1_ASAP7_75t_R)
                                         _0519_ (net)
                  9.37    0.00   44.79 ^ _1019_/A1 (AOI21x1_ASAP7_75t_R)
     1    0.55    7.23    7.08   51.88 v _1019_/Y (AOI21x1_ASAP7_75t_R)
                                         _0155_ (net)
                  7.23    0.00   51.88 v l_o_v_r$_SDFFE_PP0N_/D (DFFHQNx1_ASAP7_75t_R)
                                 51.88   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ l_o_v_r$_SDFFE_PP0N_/CLK (DFFHQNx1_ASAP7_75t_R)
                          8.54    8.54   library hold time
                                  8.54   data required time
-----------------------------------------------------------------------------
                                  8.54   data required time
                                -51.88   data arrival time
-----------------------------------------------------------------------------
                                 43.34   slack (MET)



==========================================================================
floorplan final report_checks -path_delay max
--------------------------------------------------------------------------
Startpoint: l_i[34] (input port clocked by core_clock)
Endpoint: u0_i_bp (output port clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                        200.00  200.00 v input external delay
     4    2.93    0.00    0.00  200.00 v l_i[34] (in)
                                         l_i[34] (net)
                  0.00    0.00  200.00 v _0701_/A (NOR2x1_ASAP7_75t_R)
     5    3.05   24.22   13.69  213.69 ^ _0701_/Y (NOR2x1_ASAP7_75t_R)
                                         _0358_ (net)
                 24.22    0.00  213.69 ^ _0709_/D (AND5x1_ASAP7_75t_R)
     1    0.95   15.82   37.78  251.47 ^ _0709_/Y (AND5x1_ASAP7_75t_R)
                                         _0365_ (net)
                 15.82    0.00  251.47 ^ _0710_/C (AOI221x1_ASAP7_75t_R)
     3    2.99   38.06   19.54  271.00 v _0710_/Y (AOI221x1_ASAP7_75t_R)
                                         _0366_ (net)
                 38.06    0.00  271.00 v _0711_/A (INVx2_ASAP7_75t_R)
     4    2.61   16.72   13.86  284.87 ^ _0711_/Y (INVx2_ASAP7_75t_R)
                                         u0_i_bp (net)
                 16.72    0.00  284.87 ^ u0_i_bp (out)
                                284.87   data arrival time

                  0.00 1000.00 1000.00   clock core_clock (rise edge)
                          0.00 1000.00   clock network delay (ideal)
                          0.00 1000.00   clock reconvergence pessimism
                       -200.00  800.00   output external delay
                                800.00   data required time
-----------------------------------------------------------------------------
                                800.00   data required time
                               -284.87   data arrival time
-----------------------------------------------------------------------------
                                515.13   slack (MET)



==========================================================================
floorplan final report_checks -unconstrained
--------------------------------------------------------------------------
Startpoint: l_i[34] (input port clocked by core_clock)
Endpoint: u0_i_bp (output port clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                        200.00  200.00 v input external delay
     4    2.93    0.00    0.00  200.00 v l_i[34] (in)
                                         l_i[34] (net)
                  0.00    0.00  200.00 v _0701_/A (NOR2x1_ASAP7_75t_R)
     5    3.05   24.22   13.69  213.69 ^ _0701_/Y (NOR2x1_ASAP7_75t_R)
                                         _0358_ (net)
                 24.22    0.00  213.69 ^ _0709_/D (AND5x1_ASAP7_75t_R)
     1    0.95   15.82   37.78  251.47 ^ _0709_/Y (AND5x1_ASAP7_75t_R)
                                         _0365_ (net)
                 15.82    0.00  251.47 ^ _0710_/C (AOI221x1_ASAP7_75t_R)
     3    2.99   38.06   19.54  271.00 v _0710_/Y (AOI221x1_ASAP7_75t_R)
                                         _0366_ (net)
                 38.06    0.00  271.00 v _0711_/A (INVx2_ASAP7_75t_R)
     4    2.61   16.72   13.86  284.87 ^ _0711_/Y (INVx2_ASAP7_75t_R)
                                         u0_i_bp (net)
                 16.72    0.00  284.87 ^ u0_i_bp (out)
                                284.87   data arrival time

                  0.00 1000.00 1000.00   clock core_clock (rise edge)
                          0.00 1000.00   clock network delay (ideal)
                          0.00 1000.00   clock reconvergence pessimism
                       -200.00  800.00   output external delay
                                800.00   data required time
-----------------------------------------------------------------------------
                                800.00   data required time
                               -284.87   data arrival time
-----------------------------------------------------------------------------
                                515.13   slack (MET)



==========================================================================
floorplan final report_power
--------------------------------------------------------------------------
Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             1.93e-04   8.15e-06   1.84e-08   2.01e-04  75.2%
Combinational          4.02e-05   2.62e-05   4.42e-08   6.64e-05  24.8%
Clock                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  2.33e-04   3.43e-05   6.26e-08   2.67e-04 100.0%
                          87.1%      12.8%       0.0%
