#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Sun Jun 28 00:06:51 2020
# Process ID: 8880
# Current directory: D:/Lab4_Handouts_20200504_161045/Lab4_Controller/Lab4_Controller.runs/synth_1
# Command line: vivado.exe -log top.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source top.tcl
# Log file: D:/Lab4_Handouts_20200504_161045/Lab4_Controller/Lab4_Controller.runs/synth_1/top.vds
# Journal file: D:/Lab4_Handouts_20200504_161045/Lab4_Controller/Lab4_Controller.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source top.tcl -notrace
Command: synth_design -top top -part xc7a100tfgg484-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 3884 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 394.195 ; gain = 101.730
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'top' [D:/Lab4_Handouts_20200504_161045/Lab4_Controller/Lab4_Controller.srcs/sources_1/new/top.v:3]
INFO: [Synth 8-6157] synthesizing module 'CtrlUnit' [D:/Lab4_Handouts_20200504_161045/Lab4_Controller/Lab4_Controller.srcs/sources_1/new/CtrlUnit.v:23]
INFO: [Synth 8-6155] done synthesizing module 'CtrlUnit' (1#1) [D:/Lab4_Handouts_20200504_161045/Lab4_Controller/Lab4_Controller.srcs/sources_1/new/CtrlUnit.v:23]
INFO: [Synth 8-6157] synthesizing module 'PC' [D:/Lab4_Handouts_20200504_161045/Lab4_Controller/Lab4_Controller.srcs/sources_1/new/PC.v:23]
INFO: [Synth 8-6155] done synthesizing module 'PC' (2#1) [D:/Lab4_Handouts_20200504_161045/Lab4_Controller/Lab4_Controller.srcs/sources_1/new/PC.v:23]
INFO: [Synth 8-6157] synthesizing module 'NPC' [D:/Lab4_Handouts_20200504_161045/Lab4_Controller/Lab4_Controller.srcs/sources_1/new/NPC.v:23]
INFO: [Synth 8-6155] done synthesizing module 'NPC' (3#1) [D:/Lab4_Handouts_20200504_161045/Lab4_Controller/Lab4_Controller.srcs/sources_1/new/NPC.v:23]
INFO: [Synth 8-6157] synthesizing module 'IMEM' [D:/Lab4_Handouts_20200504_161045/Lab4_Controller/Lab4_Controller.srcs/sources_1/new/IMEM.v:23]
INFO: [Synth 8-6157] synthesizing module 'prgrom' [D:/Lab4_Handouts_20200504_161045/Lab4_Controller/Lab4_Controller.runs/synth_1/.Xil/Vivado-8880-LAPTOP-GB7G15EL/realtime/prgrom_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'prgrom' (4#1) [D:/Lab4_Handouts_20200504_161045/Lab4_Controller/Lab4_Controller.runs/synth_1/.Xil/Vivado-8880-LAPTOP-GB7G15EL/realtime/prgrom_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'IMEM' (5#1) [D:/Lab4_Handouts_20200504_161045/Lab4_Controller/Lab4_Controller.srcs/sources_1/new/IMEM.v:23]
INFO: [Synth 8-6157] synthesizing module 'RF' [D:/Lab4_Handouts_20200504_161045/Lab4_Controller/Lab4_Controller.srcs/sources_1/new/RF.v:23]
INFO: [Synth 8-6155] done synthesizing module 'RF' (6#1) [D:/Lab4_Handouts_20200504_161045/Lab4_Controller/Lab4_Controller.srcs/sources_1/new/RF.v:23]
INFO: [Synth 8-6157] synthesizing module 'ALU' [D:/Lab4_Handouts_20200504_161045/Lab4_Controller/Lab4_Controller.srcs/sources_1/new/ALU.v:3]
INFO: [Synth 8-155] case statement is not full and has no default [D:/Lab4_Handouts_20200504_161045/Lab4_Controller/Lab4_Controller.srcs/sources_1/new/ALU.v:19]
INFO: [Synth 8-6155] done synthesizing module 'ALU' (7#1) [D:/Lab4_Handouts_20200504_161045/Lab4_Controller/Lab4_Controller.srcs/sources_1/new/ALU.v:3]
INFO: [Synth 8-6157] synthesizing module 'EXT' [D:/Lab4_Handouts_20200504_161045/Lab4_Controller/Lab4_Controller.srcs/sources_1/new/EXT.v:23]
INFO: [Synth 8-6155] done synthesizing module 'EXT' (8#1) [D:/Lab4_Handouts_20200504_161045/Lab4_Controller/Lab4_Controller.srcs/sources_1/new/EXT.v:23]
INFO: [Synth 8-6157] synthesizing module 'DATAMEM' [D:/Lab4_Handouts_20200504_161045/Lab4_Controller/Lab4_Controller.srcs/sources_1/new/DATAMEM.v:23]
INFO: [Synth 8-6157] synthesizing module 'RAM' [D:/Lab4_Handouts_20200504_161045/Lab4_Controller/Lab4_Controller.runs/synth_1/.Xil/Vivado-8880-LAPTOP-GB7G15EL/realtime/RAM_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'RAM' (9#1) [D:/Lab4_Handouts_20200504_161045/Lab4_Controller/Lab4_Controller.runs/synth_1/.Xil/Vivado-8880-LAPTOP-GB7G15EL/realtime/RAM_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'DATAMEM' (10#1) [D:/Lab4_Handouts_20200504_161045/Lab4_Controller/Lab4_Controller.srcs/sources_1/new/DATAMEM.v:23]
INFO: [Synth 8-6155] done synthesizing module 'top' (11#1) [D:/Lab4_Handouts_20200504_161045/Lab4_Controller/Lab4_Controller.srcs/sources_1/new/top.v:3]
WARNING: [Synth 8-3331] design DATAMEM has unconnected port address[31]
WARNING: [Synth 8-3331] design DATAMEM has unconnected port address[30]
WARNING: [Synth 8-3331] design DATAMEM has unconnected port address[29]
WARNING: [Synth 8-3331] design DATAMEM has unconnected port address[28]
WARNING: [Synth 8-3331] design DATAMEM has unconnected port address[27]
WARNING: [Synth 8-3331] design DATAMEM has unconnected port address[26]
WARNING: [Synth 8-3331] design DATAMEM has unconnected port address[25]
WARNING: [Synth 8-3331] design DATAMEM has unconnected port address[24]
WARNING: [Synth 8-3331] design DATAMEM has unconnected port address[23]
WARNING: [Synth 8-3331] design DATAMEM has unconnected port address[22]
WARNING: [Synth 8-3331] design DATAMEM has unconnected port address[21]
WARNING: [Synth 8-3331] design DATAMEM has unconnected port address[20]
WARNING: [Synth 8-3331] design DATAMEM has unconnected port address[19]
WARNING: [Synth 8-3331] design DATAMEM has unconnected port address[18]
WARNING: [Synth 8-3331] design DATAMEM has unconnected port address[17]
WARNING: [Synth 8-3331] design DATAMEM has unconnected port address[16]
WARNING: [Synth 8-3331] design DATAMEM has unconnected port address[1]
WARNING: [Synth 8-3331] design DATAMEM has unconnected port address[0]
WARNING: [Synth 8-3331] design IMEM has unconnected port Address[31]
WARNING: [Synth 8-3331] design IMEM has unconnected port Address[30]
WARNING: [Synth 8-3331] design IMEM has unconnected port Address[29]
WARNING: [Synth 8-3331] design IMEM has unconnected port Address[28]
WARNING: [Synth 8-3331] design IMEM has unconnected port Address[27]
WARNING: [Synth 8-3331] design IMEM has unconnected port Address[26]
WARNING: [Synth 8-3331] design IMEM has unconnected port Address[25]
WARNING: [Synth 8-3331] design IMEM has unconnected port Address[24]
WARNING: [Synth 8-3331] design IMEM has unconnected port Address[23]
WARNING: [Synth 8-3331] design IMEM has unconnected port Address[22]
WARNING: [Synth 8-3331] design IMEM has unconnected port Address[21]
WARNING: [Synth 8-3331] design IMEM has unconnected port Address[20]
WARNING: [Synth 8-3331] design IMEM has unconnected port Address[19]
WARNING: [Synth 8-3331] design IMEM has unconnected port Address[18]
WARNING: [Synth 8-3331] design IMEM has unconnected port Address[17]
WARNING: [Synth 8-3331] design IMEM has unconnected port Address[16]
WARNING: [Synth 8-3331] design IMEM has unconnected port Address[1]
WARNING: [Synth 8-3331] design IMEM has unconnected port Address[0]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 450.395 ; gain = 157.930
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 450.395 ; gain = 157.930
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 450.395 ; gain = 157.930
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a100tfgg484-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [d:/Lab4_Handouts_20200504_161045/Lab4_Controller/Lab4_Controller.srcs/sources_1/ip/prgrom/prgrom/prgrom_in_context.xdc] for cell 'IMEM/instmem'
Finished Parsing XDC File [d:/Lab4_Handouts_20200504_161045/Lab4_Controller/Lab4_Controller.srcs/sources_1/ip/prgrom/prgrom/prgrom_in_context.xdc] for cell 'IMEM/instmem'
Parsing XDC File [d:/Lab4_Handouts_20200504_161045/Lab4_Controller/Lab4_Controller.srcs/sources_1/ip/RAM/RAM/RAM_in_context.xdc] for cell 'DATAMEM/RAM'
Finished Parsing XDC File [d:/Lab4_Handouts_20200504_161045/Lab4_Controller/Lab4_Controller.srcs/sources_1/ip/RAM/RAM/RAM_in_context.xdc] for cell 'DATAMEM/RAM'
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 794.121 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 794.121 ; gain = 0.000
Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.058 . Memory (MB): peak = 794.121 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:10 ; elapsed = 00:00:13 . Memory (MB): peak = 794.133 ; gain = 501.668
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tfgg484-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:10 ; elapsed = 00:00:13 . Memory (MB): peak = 794.133 ; gain = 501.668
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for IMEM/instmem. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for DATAMEM/RAM. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:10 ; elapsed = 00:00:13 . Memory (MB): peak = 794.133 ; gain = 501.668
---------------------------------------------------------------------------------
INFO: [Synth 8-5545] ROM "Zero0" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "Zero0" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "Zero0" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "Zero0" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "Zero0" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "Zero0" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "Zero0" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "Zero0" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
WARNING: [Synth 8-327] inferring latch for variable 'Zero_reg' [D:/Lab4_Handouts_20200504_161045/Lab4_Controller/Lab4_Controller.srcs/sources_1/new/ALU.v:23]
WARNING: [Synth 8-327] inferring latch for variable 'C_reg' [D:/Lab4_Handouts_20200504_161045/Lab4_Controller/Lab4_Controller.srcs/sources_1/new/ALU.v:22]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:10 ; elapsed = 00:00:14 . Memory (MB): peak = 794.133 ; gain = 501.668
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 3     
	   3 Input     32 Bit       Adders := 1     
+---XORs : 
	   2 Input     32 Bit         XORs := 1     
+---Registers : 
	               32 Bit    Registers := 34    
+---Muxes : 
	   4 Input     32 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 7     
	   2 Input     16 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 2     
	  32 Input      1 Bit        Muxes := 32    
	   2 Input      1 Bit        Muxes := 8     
	  10 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module PC 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module NPC 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 1     
+---Muxes : 
	   4 Input     32 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 1     
Module RF 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 32    
+---Muxes : 
	   2 Input     32 Bit        Muxes := 4     
	   2 Input      5 Bit        Muxes := 2     
	  32 Input      1 Bit        Muxes := 32    
Module ALU 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   3 Input     32 Bit       Adders := 1     
+---XORs : 
	   2 Input     32 Bit         XORs := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 8     
	  10 Input      1 Bit        Muxes := 1     
Module EXT 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-5545] ROM "ALU/Zero0" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "ALU/Zero0" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "ALU/Zero0" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "ALU/Zero0" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "ALU/Zero0" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "ALU/Zero0" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "ALU/Zero0" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "ALU/Zero0" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:24 ; elapsed = 00:00:27 . Memory (MB): peak = 815.527 ; gain = 523.063
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:30 ; elapsed = 00:00:34 . Memory (MB): peak = 815.527 ; gain = 523.063
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:30 ; elapsed = 00:00:34 . Memory (MB): peak = 815.527 ; gain = 523.063
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:31 ; elapsed = 00:00:35 . Memory (MB): peak = 866.223 ; gain = 573.758
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:32 ; elapsed = 00:00:36 . Memory (MB): peak = 866.223 ; gain = 573.758
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:32 ; elapsed = 00:00:36 . Memory (MB): peak = 866.223 ; gain = 573.758
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:32 ; elapsed = 00:00:36 . Memory (MB): peak = 866.223 ; gain = 573.758
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:32 ; elapsed = 00:00:36 . Memory (MB): peak = 866.223 ; gain = 573.758
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:32 ; elapsed = 00:00:36 . Memory (MB): peak = 866.223 ; gain = 573.758
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:32 ; elapsed = 00:00:36 . Memory (MB): peak = 866.223 ; gain = 573.758
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+--------------+----------+
|      |BlackBox name |Instances |
+------+--------------+----------+
|1     |RAM           |         1|
|2     |prgrom        |         1|
+------+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |RAM    |     1|
|2     |prgrom |     1|
|3     |BUFG   |     1|
|4     |CARRY4 |    32|
|5     |LUT1   |     5|
|6     |LUT2   |   262|
|7     |LUT3   |    54|
|8     |LUT4   |   113|
|9     |LUT5   |   208|
|10    |LUT6   |   963|
|11    |MUXF7  |   251|
|12    |MUXF8  |    96|
|13    |FDCE   |  1088|
|14    |LD     |    33|
|15    |IBUF   |     2|
+------+-------+------+

Report Instance Areas: 
+------+----------+--------+------+
|      |Instance  |Module  |Cells |
+------+----------+--------+------+
|1     |top       |        |  3172|
|2     |  ALU     |ALU     |    66|
|3     |  DATAMEM |DATAMEM |    33|
|4     |  IMEM    |IMEM    |  1004|
|5     |  NPC     |NPC     |    40|
|6     |  PC      |PC      |    63|
|7     |  RF      |RF      |  1963|
+------+----------+--------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:32 ; elapsed = 00:00:36 . Memory (MB): peak = 866.223 ; gain = 573.758
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 2 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:24 ; elapsed = 00:00:29 . Memory (MB): peak = 866.223 ; gain = 230.020
Synthesis Optimization Complete : Time (s): cpu = 00:00:32 ; elapsed = 00:00:36 . Memory (MB): peak = 866.223 ; gain = 573.758
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 412 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 866.223 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 33 instances were transformed.
  LD => LDCE: 33 instances

INFO: [Common 17-83] Releasing license: Synthesis
50 Infos, 38 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:34 ; elapsed = 00:00:39 . Memory (MB): peak = 866.223 ; gain = 585.227
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 866.223 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'D:/Lab4_Handouts_20200504_161045/Lab4_Controller/Lab4_Controller.runs/synth_1/top.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file top_utilization_synth.rpt -pb top_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Sun Jun 28 00:07:34 2020...
