read -sv run_verilog_mid/adder_32b_8_84_0aed90e740d565757f80c2cbc164b2db.v
hierarchy -top main
flatten
proc; techmap; opt;
abc -fast -liberty NangateOpenCellLibrary_typical.lib
write_verilog run_yosys_mid/adder_32b_8_84_0aed90e740d565757f80c2cbc164b2db_yosys.v
