

================================================================
== Vitis HLS Report for 'dot_product_interface'
================================================================
* Date:           Thu May  4 14:33:30 2023

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        matrix-multiplyer-kv260
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xck26-sfvc784-2LV-c


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  5.530 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+------------+-----------+------------+-----+------------+----------+
    |   Latency (cycles)   |   Latency (absolute)   |     Interval     | Pipeline |
    |   min   |     max    |    min    |     max    | min |     max    |   Type   |
    +---------+------------+-----------+------------+-----+------------+----------+
    |        1|  1082130433|  10.000 ns|  10.821 sec|    2|  1082130434|  dataflow|
    +---------+------------+-----------+------------+-----+------------+----------+

    + Detail: 
        * Instance: 
        +-----------------+--------------+---------+------------+-----------+------------+-----+------------+---------+
        |                 |              |   Latency (cycles)   |   Latency (absolute)   |     Interval     | Pipeline|
        |     Instance    |    Module    |   min   |     max    |    min    |     max    | min |     max    |   Type  |
        +-----------------+--------------+---------+------------+-----------+------------+-----+------------+---------+
        |Loop_L1_proc_U0  |Loop_L1_proc  |        1|  1082130433|  10.000 ns|  10.821 sec|    1|  1082130433|       no|
        +-----------------+--------------+---------+------------+-----------+------------+-----+------------+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     -|       -|       -|    -|
|Expression       |        -|     -|       -|       -|    -|
|FIFO             |        -|     -|       -|       -|    -|
|Instance         |     1536|    16|    1119|    1341|    0|
|Memory           |        -|     -|       -|       -|    -|
|Multiplexer      |        -|     -|       -|       -|    -|
|Register         |        -|     -|       -|       -|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |     1536|    16|    1119|    1341|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |      288|  1248|  234240|  117120|   64|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |      533|     1|      ~0|       1|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    +-----------------+---------------+---------+----+-----+-----+-----+
    |     Instance    |     Module    | BRAM_18K| DSP|  FF | LUT | URAM|
    +-----------------+---------------+---------+----+-----+-----+-----+
    |Loop_L1_proc_U0  |Loop_L1_proc   |        0|  16|  735|  899|    0|
    |control_s_axi_U  |control_s_axi  |     1536|   0|  384|  442|    0|
    +-----------------+---------------+---------+----+-----+-----+-----+
    |Total            |               |     1536|  16| 1119| 1341|    0|
    +-----------------+---------------+---------+----+-----+-----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    N/A

    * Multiplexer: 
    N/A

    * Register: 
    N/A



================================================================
== Interface
================================================================
* Summary: 
+-----------------------+-----+-----+------------+-----------------------+--------------+
|       RTL Ports       | Dir | Bits|  Protocol  |     Source Object     |    C Type    |
+-----------------------+-----+-----+------------+-----------------------+--------------+
|s_axi_control_AWVALID  |   in|    1|       s_axi|                control|         array|
|s_axi_control_AWREADY  |  out|    1|       s_axi|                control|         array|
|s_axi_control_AWADDR   |   in|   22|       s_axi|                control|         array|
|s_axi_control_WVALID   |   in|    1|       s_axi|                control|         array|
|s_axi_control_WREADY   |  out|    1|       s_axi|                control|         array|
|s_axi_control_WDATA    |   in|   32|       s_axi|                control|         array|
|s_axi_control_WSTRB    |   in|    4|       s_axi|                control|         array|
|s_axi_control_ARVALID  |   in|    1|       s_axi|                control|         array|
|s_axi_control_ARREADY  |  out|    1|       s_axi|                control|         array|
|s_axi_control_ARADDR   |   in|   22|       s_axi|                control|         array|
|s_axi_control_RVALID   |  out|    1|       s_axi|                control|         array|
|s_axi_control_RREADY   |   in|    1|       s_axi|                control|         array|
|s_axi_control_RDATA    |  out|   32|       s_axi|                control|         array|
|s_axi_control_RRESP    |  out|    2|       s_axi|                control|         array|
|s_axi_control_BVALID   |  out|    1|       s_axi|                control|         array|
|s_axi_control_BREADY   |   in|    1|       s_axi|                control|         array|
|s_axi_control_BRESP    |  out|    2|       s_axi|                control|         array|
|ap_clk                 |   in|    1|  ap_ctrl_hs|  dot_product_interface|  return value|
|ap_rst_n               |   in|    1|  ap_ctrl_hs|  dot_product_interface|  return value|
|ap_start               |   in|    1|  ap_ctrl_hs|  dot_product_interface|  return value|
|ap_done                |  out|    1|  ap_ctrl_hs|  dot_product_interface|  return value|
|ap_ready               |  out|    1|  ap_ctrl_hs|  dot_product_interface|  return value|
|ap_idle                |  out|    1|  ap_ctrl_hs|  dot_product_interface|  return value|
+-----------------------+-----+-----+------------+-----------------------+--------------+

