\hypertarget{wwdt__18xx__43xx_8h}{}\section{muju/externals/base/soc/lpc43xx/lpc\+\_\+chip\+\_\+43xx/inc/wwdt\+\_\+18xx\+\_\+43xx.h File Reference}
\label{wwdt__18xx__43xx_8h}\index{muju/externals/base/soc/lpc43xx/lpc\+\_\+chip\+\_\+43xx/inc/wwdt\+\_\+18xx\+\_\+43xx.\+h@{muju/externals/base/soc/lpc43xx/lpc\+\_\+chip\+\_\+43xx/inc/wwdt\+\_\+18xx\+\_\+43xx.\+h}}
This graph shows which files directly or indirectly include this file\+:
% FIG 0
\subsection*{Classes}
\begin{DoxyCompactItemize}
\item 
struct \hyperlink{struct_l_p_c___w_w_d_t___t}{L\+P\+C\+\_\+\+W\+W\+D\+T\+\_\+T}
\begin{DoxyCompactList}\small\item\em Windowed Watchdog register block structure. \end{DoxyCompactList}\end{DoxyCompactItemize}
\subsection*{Macros}
\begin{DoxyCompactItemize}
\item 
\#define \hyperlink{group___w_w_d_t__18_x_x__43_x_x_gafd5360b2cfcfe4271a608b6c90bcea5f}{W\+A\+T\+C\+H\+D\+O\+G\+\_\+\+W\+I\+N\+D\+O\+W\+\_\+\+S\+U\+P\+P\+O\+RT}
\item 
\#define \hyperlink{group___w_w_d_t__18_x_x__43_x_x_ga628282c7bf5c28d5a859e4915c62b643}{W\+D\+T\+\_\+\+O\+SC}~(\hyperlink{group___c_l_o_c_k__18_x_x__43_x_x_gaec3e2b28e900580cc4dc72034f7371fd}{C\+G\+U\+\_\+\+I\+R\+C\+\_\+\+F\+R\+EQ})
\item 
\#define \hyperlink{group___w_w_d_t__18_x_x__43_x_x_gac9ba0cf06012012875985842cabb5a11}{W\+W\+D\+T\+\_\+\+W\+D\+M\+O\+D\+\_\+\+B\+I\+T\+M\+A\+SK}~((uint32\+\_\+t) 0x1\+F)
\begin{DoxyCompactList}\small\item\em Watchdog Mode register definitions. \end{DoxyCompactList}\item 
\#define \hyperlink{group___w_w_d_t__18_x_x__43_x_x_ga9c4d839b554cf8919c76bd613745967f}{W\+W\+D\+T\+\_\+\+W\+D\+M\+O\+D\+\_\+\+W\+D\+EN}~((uint32\+\_\+t) (1 $<$$<$ 0))
\item 
\#define \hyperlink{group___w_w_d_t__18_x_x__43_x_x_gaa6b03ad5df847bc2241c0ea1eefd9431}{W\+W\+D\+T\+\_\+\+W\+D\+M\+O\+D\+\_\+\+W\+D\+R\+E\+S\+ET}~((uint32\+\_\+t) (1 $<$$<$ 1))
\item 
\#define \hyperlink{group___w_w_d_t__18_x_x__43_x_x_ga9379872b1e184e20abf74f1abbdd8cb9}{W\+W\+D\+T\+\_\+\+W\+D\+M\+O\+D\+\_\+\+W\+D\+T\+OF}~((uint32\+\_\+t) (1 $<$$<$ 2))
\item 
\#define \hyperlink{group___w_w_d_t__18_x_x__43_x_x_ga6530623c6535d2c7b65c9b50d320c5f1}{W\+W\+D\+T\+\_\+\+W\+D\+M\+O\+D\+\_\+\+W\+D\+I\+NT}~((uint32\+\_\+t) (1 $<$$<$ 3))
\item 
\#define \hyperlink{group___w_w_d_t__18_x_x__43_x_x_gac44132c9f40915e405e3cfedc2599586}{W\+W\+D\+T\+\_\+\+W\+D\+M\+O\+D\+\_\+\+W\+D\+P\+R\+O\+T\+E\+CT}~((uint32\+\_\+t) (1 $<$$<$ 4))
\end{DoxyCompactItemize}
\subsection*{Functions}
\begin{DoxyCompactItemize}
\item 
void \hyperlink{group___w_w_d_t__18_x_x__43_x_x_gab4cdf632b42394855a6b8cf969f49693}{Chip\+\_\+\+W\+W\+D\+T\+\_\+\+Init} (\hyperlink{struct_l_p_c___w_w_d_t___t}{L\+P\+C\+\_\+\+W\+W\+D\+T\+\_\+T} $\ast$p\+W\+W\+DT)
\begin{DoxyCompactList}\small\item\em Initialize the Watchdog timer. \end{DoxyCompactList}\item 
void \hyperlink{group___w_w_d_t__18_x_x__43_x_x_gab536f1a59f06be21a3d9880dffd9f99b}{Chip\+\_\+\+W\+W\+D\+T\+\_\+\+De\+Init} (\hyperlink{struct_l_p_c___w_w_d_t___t}{L\+P\+C\+\_\+\+W\+W\+D\+T\+\_\+T} $\ast$p\+W\+W\+DT)
\begin{DoxyCompactList}\small\item\em Shutdown the Watchdog timer. \end{DoxyCompactList}\item 
\hyperlink{group___l_p_c___types___public___macros_ga10b2d890d871e1489bb02b7e70d9bdfb}{S\+T\+A\+T\+IC} \hyperlink{spifi__18xx__43xx_8h_a2eb6f9e0395b47b8d5e3eeae4fe0c116}{I\+N\+L\+I\+NE} void \hyperlink{group___w_w_d_t__18_x_x__43_x_x_ga3147a15042f4276588c83e98b0a1b996}{Chip\+\_\+\+W\+W\+D\+T\+\_\+\+Set\+Time\+Out} (\hyperlink{struct_l_p_c___w_w_d_t___t}{L\+P\+C\+\_\+\+W\+W\+D\+T\+\_\+T} $\ast$p\+W\+W\+DT, uint32\+\_\+t timeout)
\begin{DoxyCompactList}\small\item\em Set W\+DT timeout constant value used for feed. \end{DoxyCompactList}\item 
\hyperlink{group___l_p_c___types___public___macros_ga10b2d890d871e1489bb02b7e70d9bdfb}{S\+T\+A\+T\+IC} \hyperlink{spifi__18xx__43xx_8h_a2eb6f9e0395b47b8d5e3eeae4fe0c116}{I\+N\+L\+I\+NE} void \hyperlink{group___w_w_d_t__18_x_x__43_x_x_ga88db6aef307efd5cbc629695c4678006}{Chip\+\_\+\+W\+W\+D\+T\+\_\+\+Feed} (\hyperlink{struct_l_p_c___w_w_d_t___t}{L\+P\+C\+\_\+\+W\+W\+D\+T\+\_\+T} $\ast$p\+W\+W\+DT)
\begin{DoxyCompactList}\small\item\em Feed watchdog timer. \end{DoxyCompactList}\item 
\hyperlink{group___l_p_c___types___public___macros_ga10b2d890d871e1489bb02b7e70d9bdfb}{S\+T\+A\+T\+IC} \hyperlink{spifi__18xx__43xx_8h_a2eb6f9e0395b47b8d5e3eeae4fe0c116}{I\+N\+L\+I\+NE} void \hyperlink{group___w_w_d_t__18_x_x__43_x_x_ga83ecb3bc2ce68b3deb8343a7d76e3d7e}{Chip\+\_\+\+W\+W\+D\+T\+\_\+\+Set\+Warning} (\hyperlink{struct_l_p_c___w_w_d_t___t}{L\+P\+C\+\_\+\+W\+W\+D\+T\+\_\+T} $\ast$p\+W\+W\+DT, uint32\+\_\+t timeout)
\begin{DoxyCompactList}\small\item\em Set W\+W\+DT warning interrupt. \end{DoxyCompactList}\item 
\hyperlink{group___l_p_c___types___public___macros_ga10b2d890d871e1489bb02b7e70d9bdfb}{S\+T\+A\+T\+IC} \hyperlink{spifi__18xx__43xx_8h_a2eb6f9e0395b47b8d5e3eeae4fe0c116}{I\+N\+L\+I\+NE} void \hyperlink{group___w_w_d_t__18_x_x__43_x_x_gaad121c7d4960ceec5626e8bad047c966}{Chip\+\_\+\+W\+W\+D\+T\+\_\+\+Set\+Window} (\hyperlink{struct_l_p_c___w_w_d_t___t}{L\+P\+C\+\_\+\+W\+W\+D\+T\+\_\+T} $\ast$p\+W\+W\+DT, uint32\+\_\+t timeout)
\begin{DoxyCompactList}\small\item\em Set W\+W\+DT window time. \end{DoxyCompactList}\item 
\hyperlink{group___l_p_c___types___public___macros_ga10b2d890d871e1489bb02b7e70d9bdfb}{S\+T\+A\+T\+IC} \hyperlink{spifi__18xx__43xx_8h_a2eb6f9e0395b47b8d5e3eeae4fe0c116}{I\+N\+L\+I\+NE} void \hyperlink{group___w_w_d_t__18_x_x__43_x_x_gab1908a91ca65434f14402e4a8373091f}{Chip\+\_\+\+W\+W\+D\+T\+\_\+\+Set\+Option} (\hyperlink{struct_l_p_c___w_w_d_t___t}{L\+P\+C\+\_\+\+W\+W\+D\+T\+\_\+T} $\ast$p\+W\+W\+DT, uint32\+\_\+t options)
\begin{DoxyCompactList}\small\item\em Enable watchdog timer options. \end{DoxyCompactList}\item 
\hyperlink{group___l_p_c___types___public___macros_ga10b2d890d871e1489bb02b7e70d9bdfb}{S\+T\+A\+T\+IC} \hyperlink{spifi__18xx__43xx_8h_a2eb6f9e0395b47b8d5e3eeae4fe0c116}{I\+N\+L\+I\+NE} void \hyperlink{group___w_w_d_t__18_x_x__43_x_x_gae71f59b4d6dfa847411bc74f5467946c}{Chip\+\_\+\+W\+W\+D\+T\+\_\+\+Unset\+Option} (\hyperlink{struct_l_p_c___w_w_d_t___t}{L\+P\+C\+\_\+\+W\+W\+D\+T\+\_\+T} $\ast$p\+W\+W\+DT, uint32\+\_\+t options)
\begin{DoxyCompactList}\small\item\em Disable/clear watchdog timer options. \end{DoxyCompactList}\item 
\hyperlink{group___l_p_c___types___public___macros_ga10b2d890d871e1489bb02b7e70d9bdfb}{S\+T\+A\+T\+IC} \hyperlink{spifi__18xx__43xx_8h_a2eb6f9e0395b47b8d5e3eeae4fe0c116}{I\+N\+L\+I\+NE} void \hyperlink{group___w_w_d_t__18_x_x__43_x_x_gacae3a80bfc9430604c434d073230f577}{Chip\+\_\+\+W\+W\+D\+T\+\_\+\+Start} (\hyperlink{struct_l_p_c___w_w_d_t___t}{L\+P\+C\+\_\+\+W\+W\+D\+T\+\_\+T} $\ast$p\+W\+W\+DT)
\begin{DoxyCompactList}\small\item\em Enable W\+W\+DT activity. \end{DoxyCompactList}\item 
\hyperlink{group___l_p_c___types___public___macros_ga10b2d890d871e1489bb02b7e70d9bdfb}{S\+T\+A\+T\+IC} \hyperlink{spifi__18xx__43xx_8h_a2eb6f9e0395b47b8d5e3eeae4fe0c116}{I\+N\+L\+I\+NE} uint32\+\_\+t \hyperlink{group___w_w_d_t__18_x_x__43_x_x_ga9e5a34151326049c5485bb20c9f36fee}{Chip\+\_\+\+W\+W\+D\+T\+\_\+\+Get\+Status} (\hyperlink{struct_l_p_c___w_w_d_t___t}{L\+P\+C\+\_\+\+W\+W\+D\+T\+\_\+T} $\ast$p\+W\+W\+DT)
\begin{DoxyCompactList}\small\item\em Read W\+W\+DT status flag. \end{DoxyCompactList}\item 
void \hyperlink{group___w_w_d_t__18_x_x__43_x_x_ga6e6453450170638f554e7ba3c548ec4a}{Chip\+\_\+\+W\+W\+D\+T\+\_\+\+Clear\+Status\+Flag} (\hyperlink{struct_l_p_c___w_w_d_t___t}{L\+P\+C\+\_\+\+W\+W\+D\+T\+\_\+T} $\ast$p\+W\+W\+DT, uint32\+\_\+t status)
\begin{DoxyCompactList}\small\item\em Clear W\+W\+DT interrupt status flags. \end{DoxyCompactList}\item 
\hyperlink{group___l_p_c___types___public___macros_ga10b2d890d871e1489bb02b7e70d9bdfb}{S\+T\+A\+T\+IC} \hyperlink{spifi__18xx__43xx_8h_a2eb6f9e0395b47b8d5e3eeae4fe0c116}{I\+N\+L\+I\+NE} uint32\+\_\+t \hyperlink{group___w_w_d_t__18_x_x__43_x_x_ga4b1c8d2f48a8397d63c1c3c74dc7e82a}{Chip\+\_\+\+W\+W\+D\+T\+\_\+\+Get\+Current\+Count} (\hyperlink{struct_l_p_c___w_w_d_t___t}{L\+P\+C\+\_\+\+W\+W\+D\+T\+\_\+T} $\ast$p\+W\+W\+DT)
\begin{DoxyCompactList}\small\item\em Get the current value of W\+DT. \end{DoxyCompactList}\end{DoxyCompactItemize}
