// Seed: 3424749658
`timescale 1ps / 1 ps
module module_0 (
    id_1,
    id_2,
    id_3
);
  inout id_3;
  input id_2;
  output id_1;
  logic id_3;
  logic id_4;
  type_7(
      1, id_1, 1, 1 / 1 * id_2 - id_1
  );
endmodule
