
*** Running vivado
    with args -log top_level_verification_circuit.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source top_level_verification_circuit.tcl


****** Vivado v2017.4 (64-bit)
  **** SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
  **** IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source top_level_verification_circuit.tcl -notrace
Command: synth_design -top top_level_verification_circuit -part xc7a100tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 6468 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 346.707 ; gain = 101.723
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'top_level_verification_circuit' [C:/github/02204_AsyncProject/component_library/top_level_verification_circuit/top_level_verification_circuit.vhdl:19]
INFO: [Synth 8-3491] module 'verification_circuit' declared at 'C:/github/02204_AsyncProject/component_library/verification_circuit/verification_circuit.vhdl:13' bound to instance 'verification_circuit1' of component 'verification_circuit' [C:/github/02204_AsyncProject/component_library/top_level_verification_circuit/top_level_verification_circuit.vhdl:74]
INFO: [Synth 8-638] synthesizing module 'verification_circuit' [C:/github/02204_AsyncProject/component_library/verification_circuit/verification_circuit.vhdl:30]
INFO: [Synth 8-3491] module 'rams_21a' declared at 'C:/github/02204_AsyncProject/component_library/verification_circuit/romA.vhdl:14' bound to instance 'romA' of component 'rams_21a' [C:/github/02204_AsyncProject/component_library/verification_circuit/verification_circuit.vhdl:81]
INFO: [Synth 8-638] synthesizing module 'rams_21a' [C:/github/02204_AsyncProject/component_library/verification_circuit/romA.vhdl:23]
INFO: [Synth 8-256] done synthesizing module 'rams_21a' (1#1) [C:/github/02204_AsyncProject/component_library/verification_circuit/romA.vhdl:23]
INFO: [Synth 8-3491] module 'rams_21b' declared at 'C:/github/02204_AsyncProject/component_library/verification_circuit/romB.vhdl:14' bound to instance 'romB' of component 'rams_21b' [C:/github/02204_AsyncProject/component_library/verification_circuit/verification_circuit.vhdl:90]
INFO: [Synth 8-638] synthesizing module 'rams_21b' [C:/github/02204_AsyncProject/component_library/verification_circuit/romB.vhdl:23]
INFO: [Synth 8-256] done synthesizing module 'rams_21b' (2#1) [C:/github/02204_AsyncProject/component_library/verification_circuit/romB.vhdl:23]
INFO: [Synth 8-3491] module 'rams_21c' declared at 'C:/github/02204_AsyncProject/component_library/verification_circuit/romC.vhdl:14' bound to instance 'romC' of component 'rams_21c' [C:/github/02204_AsyncProject/component_library/verification_circuit/verification_circuit.vhdl:99]
INFO: [Synth 8-638] synthesizing module 'rams_21c' [C:/github/02204_AsyncProject/component_library/verification_circuit/romC.vhdl:23]
INFO: [Synth 8-256] done synthesizing module 'rams_21c' (3#1) [C:/github/02204_AsyncProject/component_library/verification_circuit/romC.vhdl:23]
WARNING: [Synth 8-614] signal 'count_int' is read in the process but is not in the sensitivity list [C:/github/02204_AsyncProject/component_library/verification_circuit/verification_circuit.vhdl:130]
WARNING: [Synth 8-614] signal 'test_addr' is read in the process but is not in the sensitivity list [C:/github/02204_AsyncProject/component_library/verification_circuit/verification_circuit.vhdl:130]
WARNING: [Synth 8-614] signal 'correct_reg' is read in the process but is not in the sensitivity list [C:/github/02204_AsyncProject/component_library/verification_circuit/verification_circuit.vhdl:130]
WARNING: [Synth 8-614] signal 'result_gcd' is read in the process but is not in the sensitivity list [C:/github/02204_AsyncProject/component_library/verification_circuit/verification_circuit.vhdl:130]
WARNING: [Synth 8-614] signal 'C_verification' is read in the process but is not in the sensitivity list [C:/github/02204_AsyncProject/component_library/verification_circuit/verification_circuit.vhdl:130]
INFO: [Synth 8-256] done synthesizing module 'verification_circuit' (4#1) [C:/github/02204_AsyncProject/component_library/verification_circuit/verification_circuit.vhdl:30]
INFO: [Synth 8-3491] module 'gcd_ring' declared at 'C:/github/02204_AsyncProject/component_library/gcd_ring/gcd_ring.vhdl:13' bound to instance 'gcd_ring1' of component 'gcd_ring' [C:/github/02204_AsyncProject/component_library/top_level_verification_circuit/top_level_verification_circuit.vhdl:88]
INFO: [Synth 8-638] synthesizing module 'gcd_ring' [C:/github/02204_AsyncProject/component_library/gcd_ring/gcd_ring.vhdl:22]
WARNING: [Synth 8-614] signal 'stage3_done' is read in the process but is not in the sensitivity list [C:/github/02204_AsyncProject/component_library/gcd_ring/gcd_ring.vhdl:58]
WARNING: [Synth 8-614] signal 'stage1_done' is read in the process but is not in the sensitivity list [C:/github/02204_AsyncProject/component_library/gcd_ring/gcd_ring.vhdl:58]
WARNING: [Synth 8-614] signal 'stage2_doneOut' is read in the process but is not in the sensitivity list [C:/github/02204_AsyncProject/component_library/gcd_ring/gcd_ring.vhdl:58]
WARNING: [Synth 8-614] signal 'enable_ring' is read in the process but is not in the sensitivity list [C:/github/02204_AsyncProject/component_library/gcd_ring/gcd_ring.vhdl:93]
	Parameter a_req_delay bound to: 50 - type: integer 
	Parameter b_ack_delay bound to: 50 - type: integer 
	Parameter initialOutput bound to: 1'b1 
INFO: [Synth 8-3491] module 'click_ctrl_delay' declared at 'C:/github/02204_AsyncProject/component_library/ctrl_delay/ctrl_delay.vhdl:12' bound to instance 'ctrl1' of component 'click_ctrl_delay' [C:/github/02204_AsyncProject/component_library/gcd_ring/gcd_ring.vhdl:112]
INFO: [Synth 8-638] synthesizing module 'click_ctrl_delay' [C:/github/02204_AsyncProject/component_library/ctrl_delay/ctrl_delay.vhdl:24]
	Parameter a_req_delay bound to: 50 - type: integer 
	Parameter b_ack_delay bound to: 50 - type: integer 
	Parameter initialOutput bound to: 1'b1 
	Parameter stages bound to: 50 - type: integer 
INFO: [Synth 8-3491] module 'delay_n_stage' declared at 'C:/github/02204_AsyncProject/component_library/delay/delay_n_stage.vhdl:11' bound to instance 'delay_a_req' of component 'delay_n_stage' [C:/github/02204_AsyncProject/component_library/ctrl_delay/ctrl_delay.vhdl:45]
INFO: [Synth 8-638] synthesizing module 'delay_n_stage' [C:/github/02204_AsyncProject/component_library/delay/delay_n_stage.vhdl:19]
	Parameter stages bound to: 50 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* dont_touch = "true" *) [C:/github/02204_AsyncProject/component_library/delay/delay_n_stage.vhdl:30]
INFO: [Synth 8-5534] Detected attribute (* dont_touch = "true" *) [C:/github/02204_AsyncProject/component_library/delay/delay_n_stage.vhdl:31]
INFO: [Synth 8-3491] module 'delay_buffer' declared at 'C:/github/02204_AsyncProject/component_library/buffer/buffer.vhdl:11' bound to instance 'bufferStart' of component 'delay_buffer' [C:/github/02204_AsyncProject/component_library/delay/delay_n_stage.vhdl:49]
INFO: [Synth 8-638] synthesizing module 'delay_buffer' [C:/github/02204_AsyncProject/component_library/buffer/buffer.vhdl:18]
INFO: [Synth 8-5534] Detected attribute (* dont_touch = "true" *) [C:/github/02204_AsyncProject/component_library/buffer/buffer.vhdl:20]
INFO: [Synth 8-256] done synthesizing module 'delay_buffer' (5#1) [C:/github/02204_AsyncProject/component_library/buffer/buffer.vhdl:18]
INFO: [Synth 8-3491] module 'delay_buffer' declared at 'C:/github/02204_AsyncProject/component_library/buffer/buffer.vhdl:11' bound to instance 'bufferX' of component 'delay_buffer' [C:/github/02204_AsyncProject/component_library/delay/delay_n_stage.vhdl:70]
INFO: [Synth 8-3491] module 'delay_buffer' declared at 'C:/github/02204_AsyncProject/component_library/buffer/buffer.vhdl:11' bound to instance 'bufferX' of component 'delay_buffer' [C:/github/02204_AsyncProject/component_library/delay/delay_n_stage.vhdl:70]
INFO: [Synth 8-3491] module 'delay_buffer' declared at 'C:/github/02204_AsyncProject/component_library/buffer/buffer.vhdl:11' bound to instance 'bufferX' of component 'delay_buffer' [C:/github/02204_AsyncProject/component_library/delay/delay_n_stage.vhdl:70]
INFO: [Synth 8-3491] module 'delay_buffer' declared at 'C:/github/02204_AsyncProject/component_library/buffer/buffer.vhdl:11' bound to instance 'bufferX' of component 'delay_buffer' [C:/github/02204_AsyncProject/component_library/delay/delay_n_stage.vhdl:70]
INFO: [Synth 8-3491] module 'delay_buffer' declared at 'C:/github/02204_AsyncProject/component_library/buffer/buffer.vhdl:11' bound to instance 'bufferX' of component 'delay_buffer' [C:/github/02204_AsyncProject/component_library/delay/delay_n_stage.vhdl:70]
INFO: [Synth 8-3491] module 'delay_buffer' declared at 'C:/github/02204_AsyncProject/component_library/buffer/buffer.vhdl:11' bound to instance 'bufferX' of component 'delay_buffer' [C:/github/02204_AsyncProject/component_library/delay/delay_n_stage.vhdl:70]
INFO: [Synth 8-3491] module 'delay_buffer' declared at 'C:/github/02204_AsyncProject/component_library/buffer/buffer.vhdl:11' bound to instance 'bufferX' of component 'delay_buffer' [C:/github/02204_AsyncProject/component_library/delay/delay_n_stage.vhdl:70]
INFO: [Synth 8-3491] module 'delay_buffer' declared at 'C:/github/02204_AsyncProject/component_library/buffer/buffer.vhdl:11' bound to instance 'bufferX' of component 'delay_buffer' [C:/github/02204_AsyncProject/component_library/delay/delay_n_stage.vhdl:70]
INFO: [Synth 8-3491] module 'delay_buffer' declared at 'C:/github/02204_AsyncProject/component_library/buffer/buffer.vhdl:11' bound to instance 'bufferX' of component 'delay_buffer' [C:/github/02204_AsyncProject/component_library/delay/delay_n_stage.vhdl:70]
INFO: [Synth 8-3491] module 'delay_buffer' declared at 'C:/github/02204_AsyncProject/component_library/buffer/buffer.vhdl:11' bound to instance 'bufferX' of component 'delay_buffer' [C:/github/02204_AsyncProject/component_library/delay/delay_n_stage.vhdl:70]
INFO: [Synth 8-3491] module 'delay_buffer' declared at 'C:/github/02204_AsyncProject/component_library/buffer/buffer.vhdl:11' bound to instance 'bufferX' of component 'delay_buffer' [C:/github/02204_AsyncProject/component_library/delay/delay_n_stage.vhdl:70]
INFO: [Synth 8-3491] module 'delay_buffer' declared at 'C:/github/02204_AsyncProject/component_library/buffer/buffer.vhdl:11' bound to instance 'bufferX' of component 'delay_buffer' [C:/github/02204_AsyncProject/component_library/delay/delay_n_stage.vhdl:70]
INFO: [Synth 8-3491] module 'delay_buffer' declared at 'C:/github/02204_AsyncProject/component_library/buffer/buffer.vhdl:11' bound to instance 'bufferX' of component 'delay_buffer' [C:/github/02204_AsyncProject/component_library/delay/delay_n_stage.vhdl:70]
INFO: [Synth 8-3491] module 'delay_buffer' declared at 'C:/github/02204_AsyncProject/component_library/buffer/buffer.vhdl:11' bound to instance 'bufferX' of component 'delay_buffer' [C:/github/02204_AsyncProject/component_library/delay/delay_n_stage.vhdl:70]
INFO: [Synth 8-3491] module 'delay_buffer' declared at 'C:/github/02204_AsyncProject/component_library/buffer/buffer.vhdl:11' bound to instance 'bufferX' of component 'delay_buffer' [C:/github/02204_AsyncProject/component_library/delay/delay_n_stage.vhdl:70]
INFO: [Synth 8-3491] module 'delay_buffer' declared at 'C:/github/02204_AsyncProject/component_library/buffer/buffer.vhdl:11' bound to instance 'bufferX' of component 'delay_buffer' [C:/github/02204_AsyncProject/component_library/delay/delay_n_stage.vhdl:70]
INFO: [Synth 8-3491] module 'delay_buffer' declared at 'C:/github/02204_AsyncProject/component_library/buffer/buffer.vhdl:11' bound to instance 'bufferX' of component 'delay_buffer' [C:/github/02204_AsyncProject/component_library/delay/delay_n_stage.vhdl:70]
INFO: [Synth 8-3491] module 'delay_buffer' declared at 'C:/github/02204_AsyncProject/component_library/buffer/buffer.vhdl:11' bound to instance 'bufferX' of component 'delay_buffer' [C:/github/02204_AsyncProject/component_library/delay/delay_n_stage.vhdl:70]
INFO: [Synth 8-3491] module 'delay_buffer' declared at 'C:/github/02204_AsyncProject/component_library/buffer/buffer.vhdl:11' bound to instance 'bufferX' of component 'delay_buffer' [C:/github/02204_AsyncProject/component_library/delay/delay_n_stage.vhdl:70]
INFO: [Synth 8-3491] module 'delay_buffer' declared at 'C:/github/02204_AsyncProject/component_library/buffer/buffer.vhdl:11' bound to instance 'bufferX' of component 'delay_buffer' [C:/github/02204_AsyncProject/component_library/delay/delay_n_stage.vhdl:70]
INFO: [Synth 8-3491] module 'delay_buffer' declared at 'C:/github/02204_AsyncProject/component_library/buffer/buffer.vhdl:11' bound to instance 'bufferX' of component 'delay_buffer' [C:/github/02204_AsyncProject/component_library/delay/delay_n_stage.vhdl:70]
INFO: [Synth 8-3491] module 'delay_buffer' declared at 'C:/github/02204_AsyncProject/component_library/buffer/buffer.vhdl:11' bound to instance 'bufferX' of component 'delay_buffer' [C:/github/02204_AsyncProject/component_library/delay/delay_n_stage.vhdl:70]
INFO: [Synth 8-3491] module 'delay_buffer' declared at 'C:/github/02204_AsyncProject/component_library/buffer/buffer.vhdl:11' bound to instance 'bufferX' of component 'delay_buffer' [C:/github/02204_AsyncProject/component_library/delay/delay_n_stage.vhdl:70]
INFO: [Synth 8-3491] module 'delay_buffer' declared at 'C:/github/02204_AsyncProject/component_library/buffer/buffer.vhdl:11' bound to instance 'bufferX' of component 'delay_buffer' [C:/github/02204_AsyncProject/component_library/delay/delay_n_stage.vhdl:70]
INFO: [Synth 8-3491] module 'delay_buffer' declared at 'C:/github/02204_AsyncProject/component_library/buffer/buffer.vhdl:11' bound to instance 'bufferX' of component 'delay_buffer' [C:/github/02204_AsyncProject/component_library/delay/delay_n_stage.vhdl:70]
INFO: [Synth 8-3491] module 'delay_buffer' declared at 'C:/github/02204_AsyncProject/component_library/buffer/buffer.vhdl:11' bound to instance 'bufferX' of component 'delay_buffer' [C:/github/02204_AsyncProject/component_library/delay/delay_n_stage.vhdl:70]
INFO: [Synth 8-3491] module 'delay_buffer' declared at 'C:/github/02204_AsyncProject/component_library/buffer/buffer.vhdl:11' bound to instance 'bufferX' of component 'delay_buffer' [C:/github/02204_AsyncProject/component_library/delay/delay_n_stage.vhdl:70]
INFO: [Synth 8-3491] module 'delay_buffer' declared at 'C:/github/02204_AsyncProject/component_library/buffer/buffer.vhdl:11' bound to instance 'bufferX' of component 'delay_buffer' [C:/github/02204_AsyncProject/component_library/delay/delay_n_stage.vhdl:70]
INFO: [Synth 8-3491] module 'delay_buffer' declared at 'C:/github/02204_AsyncProject/component_library/buffer/buffer.vhdl:11' bound to instance 'bufferX' of component 'delay_buffer' [C:/github/02204_AsyncProject/component_library/delay/delay_n_stage.vhdl:70]
INFO: [Synth 8-3491] module 'delay_buffer' declared at 'C:/github/02204_AsyncProject/component_library/buffer/buffer.vhdl:11' bound to instance 'bufferX' of component 'delay_buffer' [C:/github/02204_AsyncProject/component_library/delay/delay_n_stage.vhdl:70]
INFO: [Synth 8-3491] module 'delay_buffer' declared at 'C:/github/02204_AsyncProject/component_library/buffer/buffer.vhdl:11' bound to instance 'bufferX' of component 'delay_buffer' [C:/github/02204_AsyncProject/component_library/delay/delay_n_stage.vhdl:70]
INFO: [Synth 8-3491] module 'delay_buffer' declared at 'C:/github/02204_AsyncProject/component_library/buffer/buffer.vhdl:11' bound to instance 'bufferX' of component 'delay_buffer' [C:/github/02204_AsyncProject/component_library/delay/delay_n_stage.vhdl:70]
INFO: [Synth 8-3491] module 'delay_buffer' declared at 'C:/github/02204_AsyncProject/component_library/buffer/buffer.vhdl:11' bound to instance 'bufferX' of component 'delay_buffer' [C:/github/02204_AsyncProject/component_library/delay/delay_n_stage.vhdl:70]
INFO: [Synth 8-3491] module 'delay_buffer' declared at 'C:/github/02204_AsyncProject/component_library/buffer/buffer.vhdl:11' bound to instance 'bufferX' of component 'delay_buffer' [C:/github/02204_AsyncProject/component_library/delay/delay_n_stage.vhdl:70]
INFO: [Synth 8-3491] module 'delay_buffer' declared at 'C:/github/02204_AsyncProject/component_library/buffer/buffer.vhdl:11' bound to instance 'bufferX' of component 'delay_buffer' [C:/github/02204_AsyncProject/component_library/delay/delay_n_stage.vhdl:70]
INFO: [Synth 8-3491] module 'delay_buffer' declared at 'C:/github/02204_AsyncProject/component_library/buffer/buffer.vhdl:11' bound to instance 'bufferX' of component 'delay_buffer' [C:/github/02204_AsyncProject/component_library/delay/delay_n_stage.vhdl:70]
INFO: [Synth 8-3491] module 'delay_buffer' declared at 'C:/github/02204_AsyncProject/component_library/buffer/buffer.vhdl:11' bound to instance 'bufferX' of component 'delay_buffer' [C:/github/02204_AsyncProject/component_library/delay/delay_n_stage.vhdl:70]
INFO: [Synth 8-3491] module 'delay_buffer' declared at 'C:/github/02204_AsyncProject/component_library/buffer/buffer.vhdl:11' bound to instance 'bufferX' of component 'delay_buffer' [C:/github/02204_AsyncProject/component_library/delay/delay_n_stage.vhdl:70]
INFO: [Synth 8-3491] module 'delay_buffer' declared at 'C:/github/02204_AsyncProject/component_library/buffer/buffer.vhdl:11' bound to instance 'bufferX' of component 'delay_buffer' [C:/github/02204_AsyncProject/component_library/delay/delay_n_stage.vhdl:70]
INFO: [Synth 8-3491] module 'delay_buffer' declared at 'C:/github/02204_AsyncProject/component_library/buffer/buffer.vhdl:11' bound to instance 'bufferX' of component 'delay_buffer' [C:/github/02204_AsyncProject/component_library/delay/delay_n_stage.vhdl:70]
INFO: [Synth 8-3491] module 'delay_buffer' declared at 'C:/github/02204_AsyncProject/component_library/buffer/buffer.vhdl:11' bound to instance 'bufferX' of component 'delay_buffer' [C:/github/02204_AsyncProject/component_library/delay/delay_n_stage.vhdl:70]
INFO: [Synth 8-3491] module 'delay_buffer' declared at 'C:/github/02204_AsyncProject/component_library/buffer/buffer.vhdl:11' bound to instance 'bufferX' of component 'delay_buffer' [C:/github/02204_AsyncProject/component_library/delay/delay_n_stage.vhdl:70]
INFO: [Synth 8-3491] module 'delay_buffer' declared at 'C:/github/02204_AsyncProject/component_library/buffer/buffer.vhdl:11' bound to instance 'bufferX' of component 'delay_buffer' [C:/github/02204_AsyncProject/component_library/delay/delay_n_stage.vhdl:70]
INFO: [Synth 8-3491] module 'delay_buffer' declared at 'C:/github/02204_AsyncProject/component_library/buffer/buffer.vhdl:11' bound to instance 'bufferX' of component 'delay_buffer' [C:/github/02204_AsyncProject/component_library/delay/delay_n_stage.vhdl:70]
INFO: [Synth 8-3491] module 'delay_buffer' declared at 'C:/github/02204_AsyncProject/component_library/buffer/buffer.vhdl:11' bound to instance 'bufferX' of component 'delay_buffer' [C:/github/02204_AsyncProject/component_library/delay/delay_n_stage.vhdl:70]
INFO: [Synth 8-3491] module 'delay_buffer' declared at 'C:/github/02204_AsyncProject/component_library/buffer/buffer.vhdl:11' bound to instance 'bufferX' of component 'delay_buffer' [C:/github/02204_AsyncProject/component_library/delay/delay_n_stage.vhdl:70]
INFO: [Synth 8-3491] module 'delay_buffer' declared at 'C:/github/02204_AsyncProject/component_library/buffer/buffer.vhdl:11' bound to instance 'bufferX' of component 'delay_buffer' [C:/github/02204_AsyncProject/component_library/delay/delay_n_stage.vhdl:70]
INFO: [Synth 8-3491] module 'delay_buffer' declared at 'C:/github/02204_AsyncProject/component_library/buffer/buffer.vhdl:11' bound to instance 'bufferX' of component 'delay_buffer' [C:/github/02204_AsyncProject/component_library/delay/delay_n_stage.vhdl:70]
INFO: [Synth 8-3491] module 'delay_buffer' declared at 'C:/github/02204_AsyncProject/component_library/buffer/buffer.vhdl:11' bound to instance 'bufferX' of component 'delay_buffer' [C:/github/02204_AsyncProject/component_library/delay/delay_n_stage.vhdl:70]
INFO: [Synth 8-3491] module 'delay_buffer' declared at 'C:/github/02204_AsyncProject/component_library/buffer/buffer.vhdl:11' bound to instance 'bufferEnd' of component 'delay_buffer' [C:/github/02204_AsyncProject/component_library/delay/delay_n_stage.vhdl:59]
INFO: [Synth 8-256] done synthesizing module 'delay_n_stage' (6#1) [C:/github/02204_AsyncProject/component_library/delay/delay_n_stage.vhdl:19]
	Parameter stages bound to: 50 - type: integer 
INFO: [Synth 8-3491] module 'delay_n_stage' declared at 'C:/github/02204_AsyncProject/component_library/delay/delay_n_stage.vhdl:11' bound to instance 'delay_b_req' of component 'delay_n_stage' [C:/github/02204_AsyncProject/component_library/ctrl_delay/ctrl_delay.vhdl:52]
INFO: [Synth 8-256] done synthesizing module 'click_ctrl_delay' (7#1) [C:/github/02204_AsyncProject/component_library/ctrl_delay/ctrl_delay.vhdl:24]
	Parameter a_req_delay bound to: 50 - type: integer 
	Parameter b_ack_delay bound to: 50 - type: integer 
	Parameter initialOutput bound to: 1'b0 
INFO: [Synth 8-3491] module 'click_ctrl_delay' declared at 'C:/github/02204_AsyncProject/component_library/ctrl_delay/ctrl_delay.vhdl:12' bound to instance 'ctrl2' of component 'click_ctrl_delay' [C:/github/02204_AsyncProject/component_library/gcd_ring/gcd_ring.vhdl:125]
INFO: [Synth 8-638] synthesizing module 'click_ctrl_delay__parameterized1' [C:/github/02204_AsyncProject/component_library/ctrl_delay/ctrl_delay.vhdl:24]
	Parameter a_req_delay bound to: 50 - type: integer 
	Parameter b_ack_delay bound to: 50 - type: integer 
	Parameter initialOutput bound to: 1'b0 
	Parameter stages bound to: 50 - type: integer 
INFO: [Synth 8-3491] module 'delay_n_stage' declared at 'C:/github/02204_AsyncProject/component_library/delay/delay_n_stage.vhdl:11' bound to instance 'delay_a_req' of component 'delay_n_stage' [C:/github/02204_AsyncProject/component_library/ctrl_delay/ctrl_delay.vhdl:45]
	Parameter stages bound to: 50 - type: integer 
INFO: [Synth 8-3491] module 'delay_n_stage' declared at 'C:/github/02204_AsyncProject/component_library/delay/delay_n_stage.vhdl:11' bound to instance 'delay_b_req' of component 'delay_n_stage' [C:/github/02204_AsyncProject/component_library/ctrl_delay/ctrl_delay.vhdl:52]
INFO: [Synth 8-256] done synthesizing module 'click_ctrl_delay__parameterized1' (7#1) [C:/github/02204_AsyncProject/component_library/ctrl_delay/ctrl_delay.vhdl:24]
	Parameter a_req_delay bound to: 50 - type: integer 
	Parameter b_ack_delay bound to: 50 - type: integer 
	Parameter initialOutput bound to: 1'b0 
INFO: [Synth 8-3491] module 'click_ctrl_delay' declared at 'C:/github/02204_AsyncProject/component_library/ctrl_delay/ctrl_delay.vhdl:12' bound to instance 'ctrl3' of component 'click_ctrl_delay' [C:/github/02204_AsyncProject/component_library/gcd_ring/gcd_ring.vhdl:138]
INFO: [Synth 8-3491] module 'GCD' declared at 'C:/github/02204_AsyncProject/component_library/gcd/gcd.vhdl:14' bound to instance 'gcd1' of component 'GCD' [C:/github/02204_AsyncProject/component_library/gcd_ring/gcd_ring.vhdl:151]
INFO: [Synth 8-638] synthesizing module 'GCD' [C:/github/02204_AsyncProject/component_library/gcd/gcd.vhdl:22]
INFO: [Synth 8-256] done synthesizing module 'GCD' (8#1) [C:/github/02204_AsyncProject/component_library/gcd/gcd.vhdl:22]
INFO: [Synth 8-256] done synthesizing module 'gcd_ring' (9#1) [C:/github/02204_AsyncProject/component_library/gcd_ring/gcd_ring.vhdl:22]
INFO: [Synth 8-3491] module 'synchronizer' declared at 'C:/github/02204_AsyncProject/component_library/synchronizer/synchronizer.vhdl:11' bound to instance 'synchronizer1' of component 'synchronizer' [C:/github/02204_AsyncProject/component_library/top_level_verification_circuit/top_level_verification_circuit.vhdl:98]
INFO: [Synth 8-638] synthesizing module 'synchronizer' [C:/github/02204_AsyncProject/component_library/synchronizer/synchronizer.vhdl:18]
INFO: [Synth 8-256] done synthesizing module 'synchronizer' (10#1) [C:/github/02204_AsyncProject/component_library/synchronizer/synchronizer.vhdl:18]
INFO: [Synth 8-3491] module 'button_synchronizer' declared at 'C:/github/02204_AsyncProject/component_library/button_synchronizer/button_synchronizer.vhdl:11' bound to instance 'button_synchronizer1' of component 'button_synchronizer' [C:/github/02204_AsyncProject/component_library/top_level_verification_circuit/top_level_verification_circuit.vhdl:107]
INFO: [Synth 8-638] synthesizing module 'button_synchronizer' [C:/github/02204_AsyncProject/component_library/button_synchronizer/button_synchronizer.vhdl:20]
INFO: [Synth 8-256] done synthesizing module 'button_synchronizer' (11#1) [C:/github/02204_AsyncProject/component_library/button_synchronizer/button_synchronizer.vhdl:20]
INFO: [Synth 8-256] done synthesizing module 'top_level_verification_circuit' (12#1) [C:/github/02204_AsyncProject/component_library/top_level_verification_circuit/top_level_verification_circuit.vhdl:19]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:08 ; elapsed = 00:00:07 . Memory (MB): peak = 399.758 ; gain = 154.773
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 399.758 ; gain = 154.773
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/github/02204_AsyncProject/component_library/top_level_verification_circuit/Nexys-4-DDR-Master.xdc]
Finished Parsing XDC File [C:/github/02204_AsyncProject/component_library/top_level_verification_circuit/Nexys-4-DDR-Master.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/github/02204_AsyncProject/component_library/top_level_verification_circuit/Nexys-4-DDR-Master.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/top_level_verification_circuit_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/top_level_verification_circuit_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 753.504 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:20 ; elapsed = 00:00:21 . Memory (MB): peak = 753.504 ; gain = 508.520
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:20 ; elapsed = 00:00:21 . Memory (MB): peak = 753.504 ; gain = 508.520
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:20 ; elapsed = 00:00:21 . Memory (MB): peak = 753.504 ; gain = 508.520
---------------------------------------------------------------------------------
INFO: [Synth 8-5544] ROM "ROM" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ROM" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ROM" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'state_reg_reg' in module 'verification_circuit'
INFO: [Synth 8-5544] ROM "count_int" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state_next" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
WARNING: [Synth 8-6014] Unused sequential element count_int_reg was removed.  [C:/github/02204_AsyncProject/component_library/verification_circuit/verification_circuit.vhdl:113]
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    idle |                            00001 |                              000
                    load |                            00010 |                              001
               send_data |                            00100 |                              010
                  timing |                            01000 |                              011
                  verify |                            10000 |                              100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg_reg' using encoding 'one-hot' in module 'verification_circuit'
WARNING: [Synth 8-327] inferring latch for variable 'stage1_done_reg' [C:/github/02204_AsyncProject/component_library/gcd_ring/gcd_ring.vhdl:63]
WARNING: [Synth 8-327] inferring latch for variable 'stage1_dataAin_reg' [C:/github/02204_AsyncProject/component_library/gcd_ring/gcd_ring.vhdl:61]
WARNING: [Synth 8-327] inferring latch for variable 'stage3_done_reg' [C:/github/02204_AsyncProject/component_library/gcd_ring/gcd_ring.vhdl:69]
WARNING: [Synth 8-327] inferring latch for variable 'stage3_dataA_reg' [C:/github/02204_AsyncProject/component_library/gcd_ring/gcd_ring.vhdl:67]
WARNING: [Synth 8-327] inferring latch for variable 'stage2_dataAin_reg' [C:/github/02204_AsyncProject/component_library/gcd_ring/gcd_ring.vhdl:64]
WARNING: [Synth 8-327] inferring latch for variable 'stage2_dataBin_reg' [C:/github/02204_AsyncProject/component_library/gcd_ring/gcd_ring.vhdl:65]
WARNING: [Synth 8-327] inferring latch for variable 'stage1_dataBin_reg' [C:/github/02204_AsyncProject/component_library/gcd_ring/gcd_ring.vhdl:62]
WARNING: [Synth 8-327] inferring latch for variable 'stage3_dataB_reg' [C:/github/02204_AsyncProject/component_library/gcd_ring/gcd_ring.vhdl:68]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:21 ; elapsed = 00:00:21 . Memory (MB): peak = 753.504 ; gain = 508.520
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
	   3 Input      8 Bit       Adders := 2     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 4     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 2     
	                1 Bit    Registers := 4     
+---Muxes : 
	   5 Input      8 Bit        Muxes := 3     
	   2 Input      8 Bit        Muxes := 7     
	   9 Input      5 Bit        Muxes := 1     
	   5 Input      3 Bit        Muxes := 1     
	   5 Input      1 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module rams_21a 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---Muxes : 
	   5 Input      8 Bit        Muxes := 1     
Module rams_21b 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---Muxes : 
	   5 Input      8 Bit        Muxes := 1     
Module rams_21c 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---Muxes : 
	   5 Input      8 Bit        Muxes := 1     
Module verification_circuit 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   9 Input      5 Bit        Muxes := 1     
	   5 Input      3 Bit        Muxes := 1     
	   5 Input      1 Bit        Muxes := 2     
Module click_ctrl_delay 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module click_ctrl_delay__parameterized1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module GCD 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      8 Bit       Adders := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
Module gcd_ring 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 4     
Module synchronizer 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module button_synchronizer 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-6014] Unused sequential element verification_circuit1/count_int_reg was removed.  [C:/github/02204_AsyncProject/component_library/verification_circuit/verification_circuit.vhdl:113]
INFO: [Synth 8-3886] merging instance 'verification_circuit1/romB/data_reg[0]' (FD) to 'verification_circuit1/romB/data_reg[5]'
INFO: [Synth 8-3886] merging instance 'verification_circuit1/romA/data_reg[0]' (FD) to 'verification_circuit1/romA/data_reg[2]'
INFO: [Synth 8-3886] merging instance 'verification_circuit1/romA/data_reg[2]' (FD) to 'verification_circuit1/romC/data_reg[0]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\verification_circuit1/romB/data_reg[3] )
INFO: [Synth 8-3886] merging instance 'verification_circuit1/romA/data_reg[3]' (FD) to 'verification_circuit1/romA/data_reg[6]'
INFO: [Synth 8-3886] merging instance 'verification_circuit1/romB/data_reg[4]' (FD) to 'verification_circuit1/romA/data_reg[7]'
INFO: [Synth 8-3886] merging instance 'verification_circuit1/romB/data_reg[6]' (FD) to 'verification_circuit1/romA/data_reg[7]'
INFO: [Synth 8-3886] merging instance 'verification_circuit1/romB/data_reg[7]' (FD) to 'verification_circuit1/romA/data_reg[7]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\verification_circuit1/romA/data_reg[7] )
INFO: [Synth 8-3886] merging instance 'verification_circuit1/romC/data_reg[1]' (FD) to 'verification_circuit1/romC/data_reg[3]'
WARNING: [Synth 8-3332] Sequential element (verification_circuit1/romB/data_reg[3]) is unused and will be removed from module top_level_verification_circuit.
WARNING: [Synth 8-3332] Sequential element (synchronizer1/shift_reg_reg[2]) is unused and will be removed from module top_level_verification_circuit.
WARNING: [Synth 8-3332] Sequential element (button_synchronizer1/shift_reg_reg[3]) is unused and will be removed from module top_level_verification_circuit.
WARNING: [Synth 8-3332] Sequential element (verification_circuit1/romA/data_reg[7]) is unused and will be removed from module top_level_verification_circuit.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:23 ; elapsed = 00:00:26 . Memory (MB): peak = 753.504 ; gain = 508.520
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:34 ; elapsed = 00:00:37 . Memory (MB): peak = 753.504 ; gain = 508.520
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:34 ; elapsed = 00:00:37 . Memory (MB): peak = 767.098 ; gain = 522.113
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-3886] merging instance 'verification_circuit1/romB/data_reg[1]' (FDR) to 'verification_circuit1/romA/data_reg[1]'
INFO: [Synth 8-3886] merging instance 'verification_circuit1/romA/data_reg[1]' (FDR) to 'verification_circuit1/romC/data_reg[3]'
INFO: [Synth 8-3886] merging instance 'verification_circuit1/romA/data_reg[6]' (FDR) to 'verification_circuit1/romC/data_reg[2]'
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:34 ; elapsed = 00:00:37 . Memory (MB): peak = 769.336 ; gain = 524.352
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:35 ; elapsed = 00:00:38 . Memory (MB): peak = 769.336 ; gain = 524.352
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:35 ; elapsed = 00:00:38 . Memory (MB): peak = 769.336 ; gain = 524.352
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:35 ; elapsed = 00:00:38 . Memory (MB): peak = 769.336 ; gain = 524.352
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:35 ; elapsed = 00:00:38 . Memory (MB): peak = 769.336 ; gain = 524.352
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:36 ; elapsed = 00:00:38 . Memory (MB): peak = 769.336 ; gain = 524.352
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:36 ; elapsed = 00:00:38 . Memory (MB): peak = 769.336 ; gain = 524.352
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY4 |     6|
|3     |LUT1   |   306|
|4     |LUT2   |    20|
|5     |LUT3   |    18|
|6     |LUT4   |    38|
|7     |LUT5   |    10|
|8     |LUT6   |     4|
|9     |FDCE   |     9|
|10    |FDPE   |     3|
|11    |FDRE   |    12|
|12    |LDC    |    50|
|13    |IBUF   |     3|
|14    |OBUF   |     1|
+------+-------+------+

Report Instance Areas: 
+------+--------------------------------------------------------+-----------------------------------+------+
|      |Instance                                                |Module                             |Cells |
+------+--------------------------------------------------------+-----------------------------------+------+
|1     |top                                                     |                                   |   481|
|2     |  button_synchronizer1                                  |button_synchronizer                |     3|
|3     |  gcd_ring1                                             |gcd_ring                           |   429|
|4     |    gcd1                                                |GCD                                |     6|
|5     |    ctrl1                                               |click_ctrl_delay                   |   105|
|6     |      delay_a_req                                       |delay_n_stage_207                  |    51|
|7     |        \generate_delays[0].initial_buffer.bufferStart  |delay_buffer_260                   |     0|
|8     |        \generate_delays[10].internal_buffer.bufferX    |delay_buffer_261                   |     0|
|9     |        \generate_delays[11].internal_buffer.bufferX    |delay_buffer_262                   |     0|
|10    |        \generate_delays[12].internal_buffer.bufferX    |delay_buffer_263                   |     0|
|11    |        \generate_delays[13].internal_buffer.bufferX    |delay_buffer_264                   |     0|
|12    |        \generate_delays[14].internal_buffer.bufferX    |delay_buffer_265                   |     0|
|13    |        \generate_delays[15].internal_buffer.bufferX    |delay_buffer_266                   |     0|
|14    |        \generate_delays[16].internal_buffer.bufferX    |delay_buffer_267                   |     0|
|15    |        \generate_delays[17].internal_buffer.bufferX    |delay_buffer_268                   |     0|
|16    |        \generate_delays[18].internal_buffer.bufferX    |delay_buffer_269                   |     0|
|17    |        \generate_delays[19].internal_buffer.bufferX    |delay_buffer_270                   |     0|
|18    |        \generate_delays[1].internal_buffer.bufferX     |delay_buffer_271                   |     0|
|19    |        \generate_delays[20].internal_buffer.bufferX    |delay_buffer_272                   |     0|
|20    |        \generate_delays[21].internal_buffer.bufferX    |delay_buffer_273                   |     0|
|21    |        \generate_delays[22].internal_buffer.bufferX    |delay_buffer_274                   |     0|
|22    |        \generate_delays[23].internal_buffer.bufferX    |delay_buffer_275                   |     0|
|23    |        \generate_delays[24].internal_buffer.bufferX    |delay_buffer_276                   |     0|
|24    |        \generate_delays[25].internal_buffer.bufferX    |delay_buffer_277                   |     0|
|25    |        \generate_delays[26].internal_buffer.bufferX    |delay_buffer_278                   |     0|
|26    |        \generate_delays[27].internal_buffer.bufferX    |delay_buffer_279                   |     0|
|27    |        \generate_delays[28].internal_buffer.bufferX    |delay_buffer_280                   |     0|
|28    |        \generate_delays[29].internal_buffer.bufferX    |delay_buffer_281                   |     0|
|29    |        \generate_delays[2].internal_buffer.bufferX     |delay_buffer_282                   |     0|
|30    |        \generate_delays[30].internal_buffer.bufferX    |delay_buffer_283                   |     0|
|31    |        \generate_delays[31].internal_buffer.bufferX    |delay_buffer_284                   |     0|
|32    |        \generate_delays[32].internal_buffer.bufferX    |delay_buffer_285                   |     0|
|33    |        \generate_delays[33].internal_buffer.bufferX    |delay_buffer_286                   |     0|
|34    |        \generate_delays[34].internal_buffer.bufferX    |delay_buffer_287                   |     0|
|35    |        \generate_delays[35].internal_buffer.bufferX    |delay_buffer_288                   |     0|
|36    |        \generate_delays[36].internal_buffer.bufferX    |delay_buffer_289                   |     0|
|37    |        \generate_delays[37].internal_buffer.bufferX    |delay_buffer_290                   |     0|
|38    |        \generate_delays[38].internal_buffer.bufferX    |delay_buffer_291                   |     0|
|39    |        \generate_delays[39].internal_buffer.bufferX    |delay_buffer_292                   |     0|
|40    |        \generate_delays[3].internal_buffer.bufferX     |delay_buffer_293                   |     0|
|41    |        \generate_delays[40].internal_buffer.bufferX    |delay_buffer_294                   |     0|
|42    |        \generate_delays[41].internal_buffer.bufferX    |delay_buffer_295                   |     0|
|43    |        \generate_delays[42].internal_buffer.bufferX    |delay_buffer_296                   |     0|
|44    |        \generate_delays[43].internal_buffer.bufferX    |delay_buffer_297                   |     0|
|45    |        \generate_delays[44].internal_buffer.bufferX    |delay_buffer_298                   |     0|
|46    |        \generate_delays[45].internal_buffer.bufferX    |delay_buffer_299                   |     0|
|47    |        \generate_delays[46].internal_buffer.bufferX    |delay_buffer_300                   |     0|
|48    |        \generate_delays[47].internal_buffer.bufferX    |delay_buffer_301                   |     0|
|49    |        \generate_delays[48].internal_buffer.bufferX    |delay_buffer_302                   |     0|
|50    |        \generate_delays[49].internal_buffer.bufferX    |delay_buffer_303                   |     0|
|51    |        \generate_delays[4].internal_buffer.bufferX     |delay_buffer_304                   |     0|
|52    |        \generate_delays[50].final_buffer.bufferEnd     |delay_buffer_305                   |     0|
|53    |        \generate_delays[5].internal_buffer.bufferX     |delay_buffer_306                   |     0|
|54    |        \generate_delays[6].internal_buffer.bufferX     |delay_buffer_307                   |     0|
|55    |        \generate_delays[7].internal_buffer.bufferX     |delay_buffer_308                   |     0|
|56    |        \generate_delays[8].internal_buffer.bufferX     |delay_buffer_309                   |     0|
|57    |        \generate_delays[9].internal_buffer.bufferX     |delay_buffer_310                   |     0|
|58    |      delay_b_req                                       |delay_n_stage_208                  |    51|
|59    |        \generate_delays[0].initial_buffer.bufferStart  |delay_buffer_209                   |     0|
|60    |        \generate_delays[10].internal_buffer.bufferX    |delay_buffer_210                   |     0|
|61    |        \generate_delays[11].internal_buffer.bufferX    |delay_buffer_211                   |     0|
|62    |        \generate_delays[12].internal_buffer.bufferX    |delay_buffer_212                   |     0|
|63    |        \generate_delays[13].internal_buffer.bufferX    |delay_buffer_213                   |     0|
|64    |        \generate_delays[14].internal_buffer.bufferX    |delay_buffer_214                   |     0|
|65    |        \generate_delays[15].internal_buffer.bufferX    |delay_buffer_215                   |     0|
|66    |        \generate_delays[16].internal_buffer.bufferX    |delay_buffer_216                   |     0|
|67    |        \generate_delays[17].internal_buffer.bufferX    |delay_buffer_217                   |     0|
|68    |        \generate_delays[18].internal_buffer.bufferX    |delay_buffer_218                   |     0|
|69    |        \generate_delays[19].internal_buffer.bufferX    |delay_buffer_219                   |     0|
|70    |        \generate_delays[1].internal_buffer.bufferX     |delay_buffer_220                   |     0|
|71    |        \generate_delays[20].internal_buffer.bufferX    |delay_buffer_221                   |     0|
|72    |        \generate_delays[21].internal_buffer.bufferX    |delay_buffer_222                   |     0|
|73    |        \generate_delays[22].internal_buffer.bufferX    |delay_buffer_223                   |     0|
|74    |        \generate_delays[23].internal_buffer.bufferX    |delay_buffer_224                   |     0|
|75    |        \generate_delays[24].internal_buffer.bufferX    |delay_buffer_225                   |     0|
|76    |        \generate_delays[25].internal_buffer.bufferX    |delay_buffer_226                   |     0|
|77    |        \generate_delays[26].internal_buffer.bufferX    |delay_buffer_227                   |     0|
|78    |        \generate_delays[27].internal_buffer.bufferX    |delay_buffer_228                   |     0|
|79    |        \generate_delays[28].internal_buffer.bufferX    |delay_buffer_229                   |     0|
|80    |        \generate_delays[29].internal_buffer.bufferX    |delay_buffer_230                   |     0|
|81    |        \generate_delays[2].internal_buffer.bufferX     |delay_buffer_231                   |     0|
|82    |        \generate_delays[30].internal_buffer.bufferX    |delay_buffer_232                   |     0|
|83    |        \generate_delays[31].internal_buffer.bufferX    |delay_buffer_233                   |     0|
|84    |        \generate_delays[32].internal_buffer.bufferX    |delay_buffer_234                   |     0|
|85    |        \generate_delays[33].internal_buffer.bufferX    |delay_buffer_235                   |     0|
|86    |        \generate_delays[34].internal_buffer.bufferX    |delay_buffer_236                   |     0|
|87    |        \generate_delays[35].internal_buffer.bufferX    |delay_buffer_237                   |     0|
|88    |        \generate_delays[36].internal_buffer.bufferX    |delay_buffer_238                   |     0|
|89    |        \generate_delays[37].internal_buffer.bufferX    |delay_buffer_239                   |     0|
|90    |        \generate_delays[38].internal_buffer.bufferX    |delay_buffer_240                   |     0|
|91    |        \generate_delays[39].internal_buffer.bufferX    |delay_buffer_241                   |     0|
|92    |        \generate_delays[3].internal_buffer.bufferX     |delay_buffer_242                   |     0|
|93    |        \generate_delays[40].internal_buffer.bufferX    |delay_buffer_243                   |     0|
|94    |        \generate_delays[41].internal_buffer.bufferX    |delay_buffer_244                   |     0|
|95    |        \generate_delays[42].internal_buffer.bufferX    |delay_buffer_245                   |     0|
|96    |        \generate_delays[43].internal_buffer.bufferX    |delay_buffer_246                   |     0|
|97    |        \generate_delays[44].internal_buffer.bufferX    |delay_buffer_247                   |     0|
|98    |        \generate_delays[45].internal_buffer.bufferX    |delay_buffer_248                   |     0|
|99    |        \generate_delays[46].internal_buffer.bufferX    |delay_buffer_249                   |     0|
|100   |        \generate_delays[47].internal_buffer.bufferX    |delay_buffer_250                   |     0|
|101   |        \generate_delays[48].internal_buffer.bufferX    |delay_buffer_251                   |     0|
|102   |        \generate_delays[49].internal_buffer.bufferX    |delay_buffer_252                   |     0|
|103   |        \generate_delays[4].internal_buffer.bufferX     |delay_buffer_253                   |     0|
|104   |        \generate_delays[50].final_buffer.bufferEnd     |delay_buffer_254                   |     0|
|105   |        \generate_delays[5].internal_buffer.bufferX     |delay_buffer_255                   |     0|
|106   |        \generate_delays[6].internal_buffer.bufferX     |delay_buffer_256                   |     0|
|107   |        \generate_delays[7].internal_buffer.bufferX     |delay_buffer_257                   |     0|
|108   |        \generate_delays[8].internal_buffer.bufferX     |delay_buffer_258                   |     0|
|109   |        \generate_delays[9].internal_buffer.bufferX     |delay_buffer_259                   |     0|
|110   |    ctrl2                                               |click_ctrl_delay__parameterized1   |   104|
|111   |      delay_a_req                                       |delay_n_stage_103                  |    52|
|112   |        \generate_delays[0].initial_buffer.bufferStart  |delay_buffer_156                   |     0|
|113   |        \generate_delays[10].internal_buffer.bufferX    |delay_buffer_157                   |     0|
|114   |        \generate_delays[11].internal_buffer.bufferX    |delay_buffer_158                   |     0|
|115   |        \generate_delays[12].internal_buffer.bufferX    |delay_buffer_159                   |     0|
|116   |        \generate_delays[13].internal_buffer.bufferX    |delay_buffer_160                   |     0|
|117   |        \generate_delays[14].internal_buffer.bufferX    |delay_buffer_161                   |     0|
|118   |        \generate_delays[15].internal_buffer.bufferX    |delay_buffer_162                   |     0|
|119   |        \generate_delays[16].internal_buffer.bufferX    |delay_buffer_163                   |     0|
|120   |        \generate_delays[17].internal_buffer.bufferX    |delay_buffer_164                   |     0|
|121   |        \generate_delays[18].internal_buffer.bufferX    |delay_buffer_165                   |     0|
|122   |        \generate_delays[19].internal_buffer.bufferX    |delay_buffer_166                   |     0|
|123   |        \generate_delays[1].internal_buffer.bufferX     |delay_buffer_167                   |     0|
|124   |        \generate_delays[20].internal_buffer.bufferX    |delay_buffer_168                   |     0|
|125   |        \generate_delays[21].internal_buffer.bufferX    |delay_buffer_169                   |     0|
|126   |        \generate_delays[22].internal_buffer.bufferX    |delay_buffer_170                   |     0|
|127   |        \generate_delays[23].internal_buffer.bufferX    |delay_buffer_171                   |     0|
|128   |        \generate_delays[24].internal_buffer.bufferX    |delay_buffer_172                   |     0|
|129   |        \generate_delays[25].internal_buffer.bufferX    |delay_buffer_173                   |     0|
|130   |        \generate_delays[26].internal_buffer.bufferX    |delay_buffer_174                   |     0|
|131   |        \generate_delays[27].internal_buffer.bufferX    |delay_buffer_175                   |     0|
|132   |        \generate_delays[28].internal_buffer.bufferX    |delay_buffer_176                   |     0|
|133   |        \generate_delays[29].internal_buffer.bufferX    |delay_buffer_177                   |     0|
|134   |        \generate_delays[2].internal_buffer.bufferX     |delay_buffer_178                   |     0|
|135   |        \generate_delays[30].internal_buffer.bufferX    |delay_buffer_179                   |     0|
|136   |        \generate_delays[31].internal_buffer.bufferX    |delay_buffer_180                   |     0|
|137   |        \generate_delays[32].internal_buffer.bufferX    |delay_buffer_181                   |     0|
|138   |        \generate_delays[33].internal_buffer.bufferX    |delay_buffer_182                   |     0|
|139   |        \generate_delays[34].internal_buffer.bufferX    |delay_buffer_183                   |     0|
|140   |        \generate_delays[35].internal_buffer.bufferX    |delay_buffer_184                   |     0|
|141   |        \generate_delays[36].internal_buffer.bufferX    |delay_buffer_185                   |     0|
|142   |        \generate_delays[37].internal_buffer.bufferX    |delay_buffer_186                   |     0|
|143   |        \generate_delays[38].internal_buffer.bufferX    |delay_buffer_187                   |     0|
|144   |        \generate_delays[39].internal_buffer.bufferX    |delay_buffer_188                   |     0|
|145   |        \generate_delays[3].internal_buffer.bufferX     |delay_buffer_189                   |     0|
|146   |        \generate_delays[40].internal_buffer.bufferX    |delay_buffer_190                   |     0|
|147   |        \generate_delays[41].internal_buffer.bufferX    |delay_buffer_191                   |     0|
|148   |        \generate_delays[42].internal_buffer.bufferX    |delay_buffer_192                   |     0|
|149   |        \generate_delays[43].internal_buffer.bufferX    |delay_buffer_193                   |     0|
|150   |        \generate_delays[44].internal_buffer.bufferX    |delay_buffer_194                   |     0|
|151   |        \generate_delays[45].internal_buffer.bufferX    |delay_buffer_195                   |     0|
|152   |        \generate_delays[46].internal_buffer.bufferX    |delay_buffer_196                   |     0|
|153   |        \generate_delays[47].internal_buffer.bufferX    |delay_buffer_197                   |     0|
|154   |        \generate_delays[48].internal_buffer.bufferX    |delay_buffer_198                   |     0|
|155   |        \generate_delays[49].internal_buffer.bufferX    |delay_buffer_199                   |     0|
|156   |        \generate_delays[4].internal_buffer.bufferX     |delay_buffer_200                   |     0|
|157   |        \generate_delays[50].final_buffer.bufferEnd     |delay_buffer_201                   |     0|
|158   |        \generate_delays[5].internal_buffer.bufferX     |delay_buffer_202                   |     0|
|159   |        \generate_delays[6].internal_buffer.bufferX     |delay_buffer_203                   |     0|
|160   |        \generate_delays[7].internal_buffer.bufferX     |delay_buffer_204                   |     0|
|161   |        \generate_delays[8].internal_buffer.bufferX     |delay_buffer_205                   |     0|
|162   |        \generate_delays[9].internal_buffer.bufferX     |delay_buffer_206                   |     0|
|163   |      delay_b_req                                       |delay_n_stage_104                  |    50|
|164   |        \generate_delays[0].initial_buffer.bufferStart  |delay_buffer_105                   |     0|
|165   |        \generate_delays[10].internal_buffer.bufferX    |delay_buffer_106                   |     0|
|166   |        \generate_delays[11].internal_buffer.bufferX    |delay_buffer_107                   |     0|
|167   |        \generate_delays[12].internal_buffer.bufferX    |delay_buffer_108                   |     0|
|168   |        \generate_delays[13].internal_buffer.bufferX    |delay_buffer_109                   |     0|
|169   |        \generate_delays[14].internal_buffer.bufferX    |delay_buffer_110                   |     0|
|170   |        \generate_delays[15].internal_buffer.bufferX    |delay_buffer_111                   |     0|
|171   |        \generate_delays[16].internal_buffer.bufferX    |delay_buffer_112                   |     0|
|172   |        \generate_delays[17].internal_buffer.bufferX    |delay_buffer_113                   |     0|
|173   |        \generate_delays[18].internal_buffer.bufferX    |delay_buffer_114                   |     0|
|174   |        \generate_delays[19].internal_buffer.bufferX    |delay_buffer_115                   |     0|
|175   |        \generate_delays[1].internal_buffer.bufferX     |delay_buffer_116                   |     0|
|176   |        \generate_delays[20].internal_buffer.bufferX    |delay_buffer_117                   |     0|
|177   |        \generate_delays[21].internal_buffer.bufferX    |delay_buffer_118                   |     0|
|178   |        \generate_delays[22].internal_buffer.bufferX    |delay_buffer_119                   |     0|
|179   |        \generate_delays[23].internal_buffer.bufferX    |delay_buffer_120                   |     0|
|180   |        \generate_delays[24].internal_buffer.bufferX    |delay_buffer_121                   |     0|
|181   |        \generate_delays[25].internal_buffer.bufferX    |delay_buffer_122                   |     0|
|182   |        \generate_delays[26].internal_buffer.bufferX    |delay_buffer_123                   |     0|
|183   |        \generate_delays[27].internal_buffer.bufferX    |delay_buffer_124                   |     0|
|184   |        \generate_delays[28].internal_buffer.bufferX    |delay_buffer_125                   |     0|
|185   |        \generate_delays[29].internal_buffer.bufferX    |delay_buffer_126                   |     0|
|186   |        \generate_delays[2].internal_buffer.bufferX     |delay_buffer_127                   |     0|
|187   |        \generate_delays[30].internal_buffer.bufferX    |delay_buffer_128                   |     0|
|188   |        \generate_delays[31].internal_buffer.bufferX    |delay_buffer_129                   |     0|
|189   |        \generate_delays[32].internal_buffer.bufferX    |delay_buffer_130                   |     0|
|190   |        \generate_delays[33].internal_buffer.bufferX    |delay_buffer_131                   |     0|
|191   |        \generate_delays[34].internal_buffer.bufferX    |delay_buffer_132                   |     0|
|192   |        \generate_delays[35].internal_buffer.bufferX    |delay_buffer_133                   |     0|
|193   |        \generate_delays[36].internal_buffer.bufferX    |delay_buffer_134                   |     0|
|194   |        \generate_delays[37].internal_buffer.bufferX    |delay_buffer_135                   |     0|
|195   |        \generate_delays[38].internal_buffer.bufferX    |delay_buffer_136                   |     0|
|196   |        \generate_delays[39].internal_buffer.bufferX    |delay_buffer_137                   |     0|
|197   |        \generate_delays[3].internal_buffer.bufferX     |delay_buffer_138                   |     0|
|198   |        \generate_delays[40].internal_buffer.bufferX    |delay_buffer_139                   |     0|
|199   |        \generate_delays[41].internal_buffer.bufferX    |delay_buffer_140                   |     0|
|200   |        \generate_delays[42].internal_buffer.bufferX    |delay_buffer_141                   |     0|
|201   |        \generate_delays[43].internal_buffer.bufferX    |delay_buffer_142                   |     0|
|202   |        \generate_delays[44].internal_buffer.bufferX    |delay_buffer_143                   |     0|
|203   |        \generate_delays[45].internal_buffer.bufferX    |delay_buffer_144                   |     0|
|204   |        \generate_delays[46].internal_buffer.bufferX    |delay_buffer_145                   |     0|
|205   |        \generate_delays[47].internal_buffer.bufferX    |delay_buffer_146                   |     0|
|206   |        \generate_delays[48].internal_buffer.bufferX    |delay_buffer_147                   |     0|
|207   |        \generate_delays[49].internal_buffer.bufferX    |delay_buffer_148                   |     0|
|208   |        \generate_delays[4].internal_buffer.bufferX     |delay_buffer_149                   |     0|
|209   |        \generate_delays[50].final_buffer.bufferEnd     |delay_buffer_150                   |     0|
|210   |        \generate_delays[5].internal_buffer.bufferX     |delay_buffer_151                   |     0|
|211   |        \generate_delays[6].internal_buffer.bufferX     |delay_buffer_152                   |     0|
|212   |        \generate_delays[7].internal_buffer.bufferX     |delay_buffer_153                   |     0|
|213   |        \generate_delays[8].internal_buffer.bufferX     |delay_buffer_154                   |     0|
|214   |        \generate_delays[9].internal_buffer.bufferX     |delay_buffer_155                   |     0|
|215   |    ctrl3                                               |click_ctrl_delay__parameterized1_0 |   104|
|216   |      delay_a_req                                       |delay_n_stage                      |    51|
|217   |        \generate_delays[0].initial_buffer.bufferStart  |delay_buffer_52                    |     0|
|218   |        \generate_delays[10].internal_buffer.bufferX    |delay_buffer_53                    |     0|
|219   |        \generate_delays[11].internal_buffer.bufferX    |delay_buffer_54                    |     0|
|220   |        \generate_delays[12].internal_buffer.bufferX    |delay_buffer_55                    |     0|
|221   |        \generate_delays[13].internal_buffer.bufferX    |delay_buffer_56                    |     0|
|222   |        \generate_delays[14].internal_buffer.bufferX    |delay_buffer_57                    |     0|
|223   |        \generate_delays[15].internal_buffer.bufferX    |delay_buffer_58                    |     0|
|224   |        \generate_delays[16].internal_buffer.bufferX    |delay_buffer_59                    |     0|
|225   |        \generate_delays[17].internal_buffer.bufferX    |delay_buffer_60                    |     0|
|226   |        \generate_delays[18].internal_buffer.bufferX    |delay_buffer_61                    |     0|
|227   |        \generate_delays[19].internal_buffer.bufferX    |delay_buffer_62                    |     0|
|228   |        \generate_delays[1].internal_buffer.bufferX     |delay_buffer_63                    |     0|
|229   |        \generate_delays[20].internal_buffer.bufferX    |delay_buffer_64                    |     0|
|230   |        \generate_delays[21].internal_buffer.bufferX    |delay_buffer_65                    |     0|
|231   |        \generate_delays[22].internal_buffer.bufferX    |delay_buffer_66                    |     0|
|232   |        \generate_delays[23].internal_buffer.bufferX    |delay_buffer_67                    |     0|
|233   |        \generate_delays[24].internal_buffer.bufferX    |delay_buffer_68                    |     0|
|234   |        \generate_delays[25].internal_buffer.bufferX    |delay_buffer_69                    |     0|
|235   |        \generate_delays[26].internal_buffer.bufferX    |delay_buffer_70                    |     0|
|236   |        \generate_delays[27].internal_buffer.bufferX    |delay_buffer_71                    |     0|
|237   |        \generate_delays[28].internal_buffer.bufferX    |delay_buffer_72                    |     0|
|238   |        \generate_delays[29].internal_buffer.bufferX    |delay_buffer_73                    |     0|
|239   |        \generate_delays[2].internal_buffer.bufferX     |delay_buffer_74                    |     0|
|240   |        \generate_delays[30].internal_buffer.bufferX    |delay_buffer_75                    |     0|
|241   |        \generate_delays[31].internal_buffer.bufferX    |delay_buffer_76                    |     0|
|242   |        \generate_delays[32].internal_buffer.bufferX    |delay_buffer_77                    |     0|
|243   |        \generate_delays[33].internal_buffer.bufferX    |delay_buffer_78                    |     0|
|244   |        \generate_delays[34].internal_buffer.bufferX    |delay_buffer_79                    |     0|
|245   |        \generate_delays[35].internal_buffer.bufferX    |delay_buffer_80                    |     0|
|246   |        \generate_delays[36].internal_buffer.bufferX    |delay_buffer_81                    |     0|
|247   |        \generate_delays[37].internal_buffer.bufferX    |delay_buffer_82                    |     0|
|248   |        \generate_delays[38].internal_buffer.bufferX    |delay_buffer_83                    |     0|
|249   |        \generate_delays[39].internal_buffer.bufferX    |delay_buffer_84                    |     0|
|250   |        \generate_delays[3].internal_buffer.bufferX     |delay_buffer_85                    |     0|
|251   |        \generate_delays[40].internal_buffer.bufferX    |delay_buffer_86                    |     0|
|252   |        \generate_delays[41].internal_buffer.bufferX    |delay_buffer_87                    |     0|
|253   |        \generate_delays[42].internal_buffer.bufferX    |delay_buffer_88                    |     0|
|254   |        \generate_delays[43].internal_buffer.bufferX    |delay_buffer_89                    |     0|
|255   |        \generate_delays[44].internal_buffer.bufferX    |delay_buffer_90                    |     0|
|256   |        \generate_delays[45].internal_buffer.bufferX    |delay_buffer_91                    |     0|
|257   |        \generate_delays[46].internal_buffer.bufferX    |delay_buffer_92                    |     0|
|258   |        \generate_delays[47].internal_buffer.bufferX    |delay_buffer_93                    |     0|
|259   |        \generate_delays[48].internal_buffer.bufferX    |delay_buffer_94                    |     0|
|260   |        \generate_delays[49].internal_buffer.bufferX    |delay_buffer_95                    |     0|
|261   |        \generate_delays[4].internal_buffer.bufferX     |delay_buffer_96                    |     0|
|262   |        \generate_delays[50].final_buffer.bufferEnd     |delay_buffer_97                    |     0|
|263   |        \generate_delays[5].internal_buffer.bufferX     |delay_buffer_98                    |     0|
|264   |        \generate_delays[6].internal_buffer.bufferX     |delay_buffer_99                    |     0|
|265   |        \generate_delays[7].internal_buffer.bufferX     |delay_buffer_100                   |     0|
|266   |        \generate_delays[8].internal_buffer.bufferX     |delay_buffer_101                   |     0|
|267   |        \generate_delays[9].internal_buffer.bufferX     |delay_buffer_102                   |     0|
|268   |      delay_b_req                                       |delay_n_stage_1                    |    51|
|269   |        \generate_delays[0].initial_buffer.bufferStart  |delay_buffer                       |     0|
|270   |        \generate_delays[10].internal_buffer.bufferX    |delay_buffer_2                     |     0|
|271   |        \generate_delays[11].internal_buffer.bufferX    |delay_buffer_3                     |     0|
|272   |        \generate_delays[12].internal_buffer.bufferX    |delay_buffer_4                     |     0|
|273   |        \generate_delays[13].internal_buffer.bufferX    |delay_buffer_5                     |     0|
|274   |        \generate_delays[14].internal_buffer.bufferX    |delay_buffer_6                     |     0|
|275   |        \generate_delays[15].internal_buffer.bufferX    |delay_buffer_7                     |     0|
|276   |        \generate_delays[16].internal_buffer.bufferX    |delay_buffer_8                     |     0|
|277   |        \generate_delays[17].internal_buffer.bufferX    |delay_buffer_9                     |     0|
|278   |        \generate_delays[18].internal_buffer.bufferX    |delay_buffer_10                    |     0|
|279   |        \generate_delays[19].internal_buffer.bufferX    |delay_buffer_11                    |     0|
|280   |        \generate_delays[1].internal_buffer.bufferX     |delay_buffer_12                    |     0|
|281   |        \generate_delays[20].internal_buffer.bufferX    |delay_buffer_13                    |     0|
|282   |        \generate_delays[21].internal_buffer.bufferX    |delay_buffer_14                    |     0|
|283   |        \generate_delays[22].internal_buffer.bufferX    |delay_buffer_15                    |     0|
|284   |        \generate_delays[23].internal_buffer.bufferX    |delay_buffer_16                    |     0|
|285   |        \generate_delays[24].internal_buffer.bufferX    |delay_buffer_17                    |     0|
|286   |        \generate_delays[25].internal_buffer.bufferX    |delay_buffer_18                    |     0|
|287   |        \generate_delays[26].internal_buffer.bufferX    |delay_buffer_19                    |     0|
|288   |        \generate_delays[27].internal_buffer.bufferX    |delay_buffer_20                    |     0|
|289   |        \generate_delays[28].internal_buffer.bufferX    |delay_buffer_21                    |     0|
|290   |        \generate_delays[29].internal_buffer.bufferX    |delay_buffer_22                    |     0|
|291   |        \generate_delays[2].internal_buffer.bufferX     |delay_buffer_23                    |     0|
|292   |        \generate_delays[30].internal_buffer.bufferX    |delay_buffer_24                    |     0|
|293   |        \generate_delays[31].internal_buffer.bufferX    |delay_buffer_25                    |     0|
|294   |        \generate_delays[32].internal_buffer.bufferX    |delay_buffer_26                    |     0|
|295   |        \generate_delays[33].internal_buffer.bufferX    |delay_buffer_27                    |     0|
|296   |        \generate_delays[34].internal_buffer.bufferX    |delay_buffer_28                    |     0|
|297   |        \generate_delays[35].internal_buffer.bufferX    |delay_buffer_29                    |     0|
|298   |        \generate_delays[36].internal_buffer.bufferX    |delay_buffer_30                    |     0|
|299   |        \generate_delays[37].internal_buffer.bufferX    |delay_buffer_31                    |     0|
|300   |        \generate_delays[38].internal_buffer.bufferX    |delay_buffer_32                    |     0|
|301   |        \generate_delays[39].internal_buffer.bufferX    |delay_buffer_33                    |     0|
|302   |        \generate_delays[3].internal_buffer.bufferX     |delay_buffer_34                    |     0|
|303   |        \generate_delays[40].internal_buffer.bufferX    |delay_buffer_35                    |     0|
|304   |        \generate_delays[41].internal_buffer.bufferX    |delay_buffer_36                    |     0|
|305   |        \generate_delays[42].internal_buffer.bufferX    |delay_buffer_37                    |     0|
|306   |        \generate_delays[43].internal_buffer.bufferX    |delay_buffer_38                    |     0|
|307   |        \generate_delays[44].internal_buffer.bufferX    |delay_buffer_39                    |     0|
|308   |        \generate_delays[45].internal_buffer.bufferX    |delay_buffer_40                    |     0|
|309   |        \generate_delays[46].internal_buffer.bufferX    |delay_buffer_41                    |     0|
|310   |        \generate_delays[47].internal_buffer.bufferX    |delay_buffer_42                    |     0|
|311   |        \generate_delays[48].internal_buffer.bufferX    |delay_buffer_43                    |     0|
|312   |        \generate_delays[49].internal_buffer.bufferX    |delay_buffer_44                    |     0|
|313   |        \generate_delays[4].internal_buffer.bufferX     |delay_buffer_45                    |     0|
|314   |        \generate_delays[50].final_buffer.bufferEnd     |delay_buffer_46                    |     0|
|315   |        \generate_delays[5].internal_buffer.bufferX     |delay_buffer_47                    |     0|
|316   |        \generate_delays[6].internal_buffer.bufferX     |delay_buffer_48                    |     0|
|317   |        \generate_delays[7].internal_buffer.bufferX     |delay_buffer_49                    |     0|
|318   |        \generate_delays[8].internal_buffer.bufferX     |delay_buffer_50                    |     0|
|319   |        \generate_delays[9].internal_buffer.bufferX     |delay_buffer_51                    |     0|
|320   |  synchronizer1                                         |synchronizer                       |     2|
|321   |  verification_circuit1                                 |verification_circuit               |    42|
|322   |    romA                                                |rams_21a                           |     4|
|323   |    romB                                                |rams_21b                           |     6|
|324   |    romC                                                |rams_21c                           |    10|
+------+--------------------------------------------------------+-----------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:36 ; elapsed = 00:00:39 . Memory (MB): peak = 769.336 ; gain = 524.352
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 14 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:22 ; elapsed = 00:00:31 . Memory (MB): peak = 769.336 ; gain = 170.605
Synthesis Optimization Complete : Time (s): cpu = 00:00:36 ; elapsed = 00:00:39 . Memory (MB): peak = 769.336 ; gain = 524.352
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 59 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 50 instances were transformed.
  LDC => LDCE: 50 instances

INFO: [Common 17-83] Releasing license: Synthesis
127 Infos, 23 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:37 ; elapsed = 00:00:42 . Memory (MB): peak = 770.941 ; gain = 538.578
INFO: [Common 17-1381] The checkpoint 'C:/github/02204_AsyncProject/component_library/top_level_verification_circuit/top_level_verification/top_level_verification.runs/synth_1/top_level_verification_circuit.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file top_level_verification_circuit_utilization_synth.rpt -pb top_level_verification_circuit_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.041 . Memory (MB): peak = 770.941 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Fri Jun  1 20:55:43 2018...
