/*******************************************************************************
 *
 * $Id: $
 * $Copyright: (c) 2021 Broadcom.
 * Broadcom Proprietary and Confidential. All rights reserved.$
 *
 * DO NOT EDIT THIS FILE!
 * This file is auto-generated from the registers file.
 * Edits to this file will be lost when it is regenerated.
 *
 * Symbol table file for the BCMI_TSCO_DPLL_XGXS.
 * This symbol table is used by the Broadcom debug shell.
 *
 ******************************************************************************/


#include <phymod/chip/bcmi_tsco_dpll_xgxs_defs.h>
#include <phymod/phymod_symbols.h>

/* No symbols will be compiled unless this is defined. */
#if PHYMOD_CONFIG_INCLUDE_CHIP_SYMBOLS == 1
/*******************************************************************************
 *
 * If PHYMOD_CONFIG_INCLUDE_FIELD_INFO is 1, then symbol information
 * necessary to encode and decode the individual fields of a register or memory
 * will be available.
 *
 * Without it, only the register and memory names will be symbolically available
 * and their values will be displayed as raw data only. 
 *
 * Field information can be compiled out in the interest of saving code space.
 *
 ******************************************************************************/
#if PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCO_DPLL_XGXS

static uint32_t BCMI_TSCO_DPLL_XGXS_AMS_PLL_PLL_CTL0_DPLLr_fields[] =
{
    /* AMS_PLL_PWRDN_VDDR:0:0 */
    PHYMOD_SYMBOL_FIELD_ENCODE(56, 0, 0),
    /* AMS_PLL_PWRDN_RTL:1:1 */
    PHYMOD_SYMBOL_FIELD_ENCODE(55, 1, 1),
    /* AMS_PLL_PWRDN_MMD:2:2 */
    PHYMOD_SYMBOL_FIELD_ENCODE(53, 2, 2),
    /* AMS_PLL_PWRDN_CLK2:3:3 */
    PHYMOD_SYMBOL_FIELD_ENCODE(51, 3, 3),
    /* AMS_PLL_PWRDN_CLK1:4:4 */
    PHYMOD_SYMBOL_FIELD_ENCODE(50, 4, 4),
    /* AMS_PLL_PWRDN_BUF:5:5 */
    PHYMOD_SYMBOL_FIELD_ENCODE(48, 5, 5),
    /* AMS_PLL_PWRDN_CP:6:6 */
    PHYMOD_SYMBOL_FIELD_ENCODE(52, 6, 6),
    /* AMS_PLL_PWRDN_B_SDM:7:7 */
    PHYMOD_SYMBOL_FIELD_ENCODE(49, 7, 7),
    /* AMS_PLL_PWRDN_REFBUF:8:8 */
    PHYMOD_SYMBOL_FIELD_ENCODE(54, 8, 8),
    /* AMS_PLL_PWRDN_BG:9:9 */
    PHYMOD_SYMBOL_FIELD_ENCODE(47, 9, 9),
    /* RESERVED_AMS_COM_0:10:15 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(878, 15, 10)
};
static uint32_t BCMI_TSCO_DPLL_XGXS_AMS_PLL_PLL_CTL1_DPLLr_fields[] =
{
    /* RESERVED_AMS_COM_3:0:1 */
    PHYMOD_SYMBOL_FIELD_ENCODE(894, 1, 0),
    /* AMS_PLL_TERM:2:4 */
    PHYMOD_SYMBOL_FIELD_ENCODE(76, 4, 2),
    /* AMS_PLL_REFDIV2:5:5 */
    PHYMOD_SYMBOL_FIELD_ENCODE(63, 5, 5),
    /* AMS_PLL_REFDIV4:6:6 */
    PHYMOD_SYMBOL_FIELD_ENCODE(64, 6, 6),
    /* RESERVED_AMS_COM_2:7:7 */
    PHYMOD_SYMBOL_FIELD_ENCODE(890, 7, 7),
    /* RESERVED_AMS_COM_1:8:13 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(879, 13, 8)
};
static uint32_t BCMI_TSCO_DPLL_XGXS_AMS_PLL_PLL_CTL2_DPLLr_fields[] =
{
    /* AMS_PLL_SPARE_33_30:0:3 */
    PHYMOD_SYMBOL_FIELD_ENCODE(74, 3, 0),
    /* AMS_PLL_SPARE_39_37:5:7 */
    PHYMOD_SYMBOL_FIELD_ENCODE(75, 7, 5),
    /* AMS_PLL_TEST_VBG_SEL:8:9 */
    PHYMOD_SYMBOL_FIELD_ENCODE(82, 9, 8),
    /* AMS_PLL_TEST_BG:10:10 */
    PHYMOD_SYMBOL_FIELD_ENCODE(77, 10, 10),
    /* AMS_PLL_TEST_IBG:11:11 */
    PHYMOD_SYMBOL_FIELD_ENCODE(79, 11, 11),
    /* AMS_PLL_VDDR_FOR_TXRX:12:12 */
    PHYMOD_SYMBOL_FIELD_ENCODE(95, 12, 12),
    /* AMS_PLL_VDD_0P8_EN:13:13 */
    PHYMOD_SYMBOL_FIELD_ENCODE(97, 13, 13),
    /* RESERVED_AMS_COM_4:14:15 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(895, 15, 14)
};
static uint32_t BCMI_TSCO_DPLL_XGXS_AMS_PLL_PLL_CTL3_DPLLr_fields[] =
{
    /* RESERVED_AMS_COM_5:0:15 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(896, 15, 0)
};
static uint32_t BCMI_TSCO_DPLL_XGXS_AMS_PLL_PLL_CTL4_DPLLr_fields[] =
{
    /* AMS_PLL_SEL_CLK4REF:0:1 */
    PHYMOD_SYMBOL_FIELD_ENCODE(72, 1, 0),
    /* RESERVED_AMS_COM_6:2:7 */
    PHYMOD_SYMBOL_FIELD_ENCODE(897, 7, 2),
    /* AMS_PLL_I_EN_EXT_CMOS_REFCLK_IN:8:8 */
    PHYMOD_SYMBOL_FIELD_ENCODE(41, 8, 8),
    /* AMS_PLL_I_EN_EXT_CML_REFCLK_OUT:9:9 */
    PHYMOD_SYMBOL_FIELD_ENCODE(40, 9, 9),
    /* AMS_PLL_I_EN_EXT_CML_REFCLK_IN:10:10 */
    PHYMOD_SYMBOL_FIELD_ENCODE(39, 10, 10),
    /* AMS_PLL_DIV2_BIASCNTRL:11:13 */
    PHYMOD_SYMBOL_FIELD_ENCODE(27, 13, 11),
    /* AMS_PLL_VDDR_FOR_VCASN:14:14 */
    PHYMOD_SYMBOL_FIELD_ENCODE(96, 14, 14),
    /* AMS_PLL_VDDR_FOR_PLL:15:15 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(94, 15, 15)
};
static uint32_t BCMI_TSCO_DPLL_XGXS_AMS_PLL_PLL_CTL5_DPLLr_fields[] =
{
    /* RESERVED_AMS_COM_9:0:9 */
    PHYMOD_SYMBOL_FIELD_ENCODE(900, 9, 0),
    /* RESERVED_AMS_COM_8:10:10 */
    PHYMOD_SYMBOL_FIELD_ENCODE(899, 10, 10),
    /* RESERVED_AMS_COM_7:11:13 */
    PHYMOD_SYMBOL_FIELD_ENCODE(898, 13, 11),
    /* AMS_PLL_TEST_VREF:14:14 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(85, 14, 14)
};
static uint32_t BCMI_TSCO_DPLL_XGXS_AMS_PLL_PLL_CTL6_DPLLr_fields[] =
{
    /* RESERVED_AMS_COM_13:0:9 */
    PHYMOD_SYMBOL_FIELD_ENCODE(883, 9, 0),
    /* AMS_PLL_RSTB_RTL_DIV:10:10 */
    PHYMOD_SYMBOL_FIELD_ENCODE(70, 10, 10),
    /* RESERVED_AMS_COM_12:11:11 */
    PHYMOD_SYMBOL_FIELD_ENCODE(882, 11, 11),
    /* RESERVED_AMS_COM_11:12:12 */
    PHYMOD_SYMBOL_FIELD_ENCODE(881, 12, 12),
    /* RESERVED_AMS_COM_10:13:15 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(880, 15, 13)
};
static uint32_t BCMI_TSCO_DPLL_XGXS_AMS_PLL_PLL_CTL7_DPLLr_fields[] =
{
    /* RESERVED_AMS_COM_15:0:11 */
    PHYMOD_SYMBOL_FIELD_ENCODE(885, 11, 0),
    /* RESERVED_AMS_COM_14:12:15 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(884, 15, 12)
};
static uint32_t BCMI_TSCO_DPLL_XGXS_AMS_PLL_PLL_CTL8_DPLLr_fields[] =
{
    /* RESERVED_AMS_COM_16:0:13 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(886, 13, 0)
};
static uint32_t BCMI_TSCO_DPLL_XGXS_AMS_PLL_PLL_CTL9_DPLLr_fields[] =
{
    /* RESERVED_AMS_COM_19:0:4 */
    PHYMOD_SYMBOL_FIELD_ENCODE(889, 4, 0),
    /* RESERVED_AMS_COM_18:5:6 */
    PHYMOD_SYMBOL_FIELD_ENCODE(888, 6, 5),
    /* AMS_PLL_TEST_VBYPASS:7:7 */
    PHYMOD_SYMBOL_FIELD_ENCODE(83, 7, 7),
    /* AMS_PLL_TEST_RX:8:8 */
    PHYMOD_SYMBOL_FIELD_ENCODE(81, 8, 8),
    /* AMS_PLL_TEST_PLL:9:9 */
    PHYMOD_SYMBOL_FIELD_ENCODE(80, 9, 9),
    /* AMS_PLL_TEST_CH:10:10 */
    PHYMOD_SYMBOL_FIELD_ENCODE(78, 10, 10),
    /* AMS_PLL_RESETB_MMD:11:11 */
    PHYMOD_SYMBOL_FIELD_ENCODE(69, 11, 11),
    /* AMS_PLL_PLL_FRAC_MODE:12:13 */
    PHYMOD_SYMBOL_FIELD_ENCODE(44, 13, 12),
    /* RESERVED_AMS_COM_17:14:15 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(887, 15, 14)
};
static uint32_t BCMI_TSCO_DPLL_XGXS_AMS_PLL_PLL_CTL_10_DPLLr_fields[] =
{
    /* AMS_PLL_FRACN_NDIV_INT:0:9 */
    PHYMOD_SYMBOL_FIELD_ENCODE(38, 9, 0),
    /* AMS_PLL_CLK4PCS_DIV:10:12 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(25, 12, 10)
};
static uint32_t BCMI_TSCO_DPLL_XGXS_AMS_PLL_PLL_CTL_11_DPLLr_fields[] =
{
    /* AMS_PLL_FRACN_NDIV_FRAC_L:0:15 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(37, 15, 0)
};
static uint32_t BCMI_TSCO_DPLL_XGXS_AMS_PLL_PLL_CTL_12_DPLLr_fields[] =
{
    /* AMS_PLL_FRACN_NDIV_FRAC_H:0:1 */
    PHYMOD_SYMBOL_FIELD_ENCODE(36, 1, 0),
    /* AMS_PLL_FRACN_DITHER_EN:2:2 */
    PHYMOD_SYMBOL_FIELD_ENCODE(35, 2, 2),
    /* AMS_PLL_I_NDIV_VALID:3:3 */
    PHYMOD_SYMBOL_FIELD_ENCODE(42, 3, 3),
    /* AMS_PLL_I_VCODIV_REFOUT:4:4 */
    PHYMOD_SYMBOL_FIELD_ENCODE(43, 4, 4),
    /* AMS_PLL_EN_TESTCLK:5:6 */
    PHYMOD_SYMBOL_FIELD_ENCODE(34, 6, 5),
    /* AMS_PLL_SPARE_200_200:7:7 */
    PHYMOD_SYMBOL_FIELD_ENCODE(73, 7, 7),
    /* AMS_PLL_EN_CLK_FB2DIG:8:8 */
    PHYMOD_SYMBOL_FIELD_ENCODE(33, 8, 8),
    /* AMS_PLL_EN_CLK4REF:9:9 */
    PHYMOD_SYMBOL_FIELD_ENCODE(30, 9, 9),
    /* AMS_PLL_EN_CLKD132:10:10 */
    PHYMOD_SYMBOL_FIELD_ENCODE(32, 10, 10),
    /* AMS_PLL_CLK4SYNC_DIV8_6B:11:11 */
    PHYMOD_SYMBOL_FIELD_ENCODE(26, 11, 11),
    /* AMS_PLL_EN_CLK4SYNC:12:12 */
    PHYMOD_SYMBOL_FIELD_ENCODE(31, 12, 12),
    /* AMS_PLL_EN_CLK4PCS:13:13 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(29, 13, 13)
};
static uint32_t BCMI_TSCO_DPLL_XGXS_AMS_PLL_PLL_CTL_13_DPLLr_fields[] =
{
    /* RESERVED_AMS_COM_20:2:13 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(891, 13, 2)
};
static uint32_t BCMI_TSCO_DPLL_XGXS_AMS_PLL_PLL_CTL_14_DPLLr_fields[] =
{
    /* RESERVED_AMS_COM_22:0:9 */
    PHYMOD_SYMBOL_FIELD_ENCODE(893, 9, 0),
    /* RESERVED_AMS_COM_21:10:12 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(892, 12, 10)
};
static uint32_t BCMI_TSCO_DPLL_XGXS_AMS_RX_B_RX_B_CTL0_DPLLr_fields[] =
{
    /* RESERVED_AMS_RX_B_0:0:15 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(916, 15, 0)
};
static uint32_t BCMI_TSCO_DPLL_XGXS_AMS_RX_B_RX_B_CTL1_DPLLr_fields[] =
{
    /* RESERVED_AMS_RX_B_1:0:15 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(917, 15, 0)
};
static uint32_t BCMI_TSCO_DPLL_XGXS_AMS_RX_B_RX_STS_DPLLr_fields[] =
{
    /* RESERVED_AMS_RX_B_2:0:15 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(918, 15, 0)
};
static uint32_t BCMI_TSCO_DPLL_XGXS_AMS_RX_RX_CTL0_DPLLr_fields[] =
{
    /* RESERVED_AMS_RX_0:0:15 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(901, 15, 0)
};
static uint32_t BCMI_TSCO_DPLL_XGXS_AMS_RX_RX_CTL1_DPLLr_fields[] =
{
    /* RESERVED_AMS_RX_1:0:15 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(902, 15, 0)
};
static uint32_t BCMI_TSCO_DPLL_XGXS_AMS_RX_RX_CTL2_DPLLr_fields[] =
{
    /* RESERVED_AMS_RX_2:0:15 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(908, 15, 0)
};
static uint32_t BCMI_TSCO_DPLL_XGXS_AMS_RX_RX_CTL3_DPLLr_fields[] =
{
    /* RESERVED_AMS_RX_3:0:15 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(909, 15, 0)
};
static uint32_t BCMI_TSCO_DPLL_XGXS_AMS_RX_RX_CTL4_DPLLr_fields[] =
{
    /* RESERVED_AMS_RX_4:0:15 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(910, 15, 0)
};
static uint32_t BCMI_TSCO_DPLL_XGXS_AMS_RX_RX_CTL5_DPLLr_fields[] =
{
    /* AMS_RX_SD_CAL_EN:0:0 */
    PHYMOD_SYMBOL_FIELD_ENCODE(106, 0, 0),
    /* AMS_RX_SD_CAL_NEG:1:5 */
    PHYMOD_SYMBOL_FIELD_ENCODE(107, 5, 1),
    /* AMS_RX_SD_CAL_POS:6:10 */
    PHYMOD_SYMBOL_FIELD_ENCODE(109, 10, 6),
    /* AMS_RX_SD_CAL_POLARITY:11:11 */
    PHYMOD_SYMBOL_FIELD_ENCODE(108, 11, 11),
    /* RESERVED_AMS_RX_5:12:15 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(911, 15, 12)
};
static uint32_t BCMI_TSCO_DPLL_XGXS_AMS_RX_RX_CTL6_DPLLr_fields[] =
{
    /* RESERVED_AMS_RX_7:0:9 */
    PHYMOD_SYMBOL_FIELD_ENCODE(913, 9, 0),
    /* AMS_RX_RXCLK32_EN:10:10 */
    PHYMOD_SYMBOL_FIELD_ENCODE(104, 10, 10),
    /* AMS_RX_RXCLK66_EN:11:11 */
    PHYMOD_SYMBOL_FIELD_ENCODE(105, 11, 11),
    /* RESERVED_AMS_RX_6:12:15 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(912, 15, 12)
};
static uint32_t BCMI_TSCO_DPLL_XGXS_AMS_RX_RX_CTL7_DPLLr_fields[] =
{
    /* RESERVED_AMS_RX_8:0:15 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(914, 15, 0)
};
static uint32_t BCMI_TSCO_DPLL_XGXS_AMS_RX_RX_CTL8_DPLLr_fields[] =
{
    /* RESERVED_AMS_RX_9:0:15 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(915, 15, 0)
};
static uint32_t BCMI_TSCO_DPLL_XGXS_AMS_RX_RX_CTL9_DPLLr_fields[] =
{
    /* RESERVED_AMS_RX_10:0:15 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(903, 15, 0)
};
static uint32_t BCMI_TSCO_DPLL_XGXS_AMS_RX_RX_CTL_10_DPLLr_fields[] =
{
    /* AMS_RX_PFHI_RLOAD_FORCE:0:4 */
    PHYMOD_SYMBOL_FIELD_ENCODE(101, 4, 0),
    /* AMS_RX_PFHI_RZERO_FORCE:5:9 */
    PHYMOD_SYMBOL_FIELD_ENCODE(102, 9, 5),
    /* AMS_RX_PFHI_RANGE:10:11 */
    PHYMOD_SYMBOL_FIELD_ENCODE(100, 11, 10),
    /* AMS_RX_DFE_KPR2:12:12 */
    PHYMOD_SYMBOL_FIELD_ENCODE(98, 12, 12),
    /* AMS_RX_PFLOW_RANGE:13:14 */
    PHYMOD_SYMBOL_FIELD_ENCODE(103, 14, 13),
    /* AMS_RX_FGA_VCM_OUT:15:15 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(99, 15, 15)
};
static uint32_t BCMI_TSCO_DPLL_XGXS_AMS_RX_RX_CTL_11_DPLLr_fields[] =
{
    /* RESERVED_AMS_RX_11:0:15 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(904, 15, 0)
};
static uint32_t BCMI_TSCO_DPLL_XGXS_AMS_RX_RX_CTL_12_DPLLr_fields[] =
{
    /* RESERVED_AMS_RX_12:0:15 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(905, 15, 0)
};
static uint32_t BCMI_TSCO_DPLL_XGXS_AMS_RX_RX_CTL_13_DPLLr_fields[] =
{
    /* RESERVED_AMS_RX_13:0:15 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(906, 15, 0)
};
static uint32_t BCMI_TSCO_DPLL_XGXS_AMS_RX_RX_CTL_14_DPLLr_fields[] =
{
    /* RESERVED_AMS_RX_14:0:15 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(907, 15, 0)
};
static uint32_t BCMI_TSCO_DPLL_XGXS_AMS_TX_TX_CTL0_DPLLr_fields[] =
{
    /* AMS_TX_SLEW_P:0:2 */
    PHYMOD_SYMBOL_FIELD_ENCODE(119, 2, 0),
    /* AMS_TX_SKEW_N:3:5 */
    PHYMOD_SYMBOL_FIELD_ENCODE(118, 5, 3),
    /* AMS_TX_SKEW_ENABLE:6:6 */
    PHYMOD_SYMBOL_FIELD_ENCODE(117, 6, 6),
    /* RESERVED_AMS_TX_0:7:15 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(919, 15, 7)
};
static uint32_t BCMI_TSCO_DPLL_XGXS_AMS_TX_TX_CTL1_DPLLr_fields[] =
{
    /* RESERVED_AMS_TX_1:0:14 */
    PHYMOD_SYMBOL_FIELD_ENCODE(920, 14, 0),
    /* AMS_TX_EN_DIV66:15:15 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(111, 15, 15)
};
static uint32_t BCMI_TSCO_DPLL_XGXS_AMS_TX_TX_CTL2_DPLLr_fields[] =
{
    /* AMS_TX_PD_DIV32:0:0 */
    PHYMOD_SYMBOL_FIELD_ENCODE(113, 0, 0),
    /* RESERVED_AMS_TX_2:1:15 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(921, 15, 1)
};
static uint32_t BCMI_TSCO_DPLL_XGXS_AMS_TX_TX_CTL3_DPLLr_fields[] =
{
    /* RESERVED_AMS_TX_4:0:4 */
    PHYMOD_SYMBOL_FIELD_ENCODE(923, 4, 0),
    /* AMS_TX_PHDET_UPDATE:5:5 */
    PHYMOD_SYMBOL_FIELD_ENCODE(115, 5, 5),
    /* AMS_TX_PD_TCA:6:6 */
    PHYMOD_SYMBOL_FIELD_ENCODE(114, 6, 6),
    /* AMS_TX_SEL_TXMASTER:7:7 */
    PHYMOD_SYMBOL_FIELD_ENCODE(116, 7, 7),
    /* RESERVED_AMS_TX_3:8:15 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(922, 15, 8)
};
static uint32_t BCMI_TSCO_DPLL_XGXS_AMS_TX_TX_CTL4_DPLLr_fields[] =
{
    /* RESERVED_AMS_TX_5:0:15 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(924, 15, 0)
};
static uint32_t BCMI_TSCO_DPLL_XGXS_AMS_TX_TX_STS_DPLLr_fields[] =
{
    /* AMS_TX_VERSION_ID:0:7 */
    PHYMOD_SYMBOL_FIELD_ENCODE(120, 7, 0),
    /* AMS_TX_ANA_RESCAL:8:11 */
    PHYMOD_SYMBOL_FIELD_ENCODE(110, 11, 8),
    /* AMS_TX_LANE_ID:12:14 */
    PHYMOD_SYMBOL_FIELD_ENCODE(112, 14, 12),
    /* RESERVED_AMS_TX_6:15:15 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(925, 15, 15)
};
static uint32_t BCMI_TSCO_DPLL_XGXS_AN_X1_CL73_BRK_LNK_DPLLr_fields[] =
{
    /* CL73_BREAK_TIMER_PERIOD:0:15 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(252, 15, 0)
};
static uint32_t BCMI_TSCO_DPLL_XGXS_AN_X1_CL73_ERR_DPLLr_fields[] =
{
    /* CL73_ERROR_TIMER_PERIOD:0:15 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(254, 15, 0)
};
static uint32_t BCMI_TSCO_DPLL_XGXS_AN_X1_DME_PAGE_TMR_TYPE_DPLLr_fields[] =
{
    /* CL73_PAGE_TEST_MIN_TIMER:0:6 */
    PHYMOD_SYMBOL_FIELD_ENCODE(259, 6, 0),
    /* CL73_PAGE_TEST_MAX_TIMER:7:13 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(258, 13, 7)
};
static uint32_t BCMI_TSCO_DPLL_XGXS_AN_X1_IGNORE_LNK_TMR_DPLLr_fields[] =
{
    /* IGNORE_LINK_TIMER_PERIOD:0:15 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(446, 15, 0)
};
static uint32_t BCMI_TSCO_DPLL_XGXS_AN_X1_IGNORE_LNK_TMR_PAM4_DPLLr_fields[] =
{
    /* IGNORE_LINK_TIMER_PERIOD_PAM4:0:15 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(447, 15, 0)
};
static uint32_t BCMI_TSCO_DPLL_XGXS_AN_X1_LNK_FAIL_INHBT_TMR_CL72_DPLLr_fields[] =
{
    /* LINK_FAIL_INHIBIT_TIMER_CL72_PERIOD:0:15 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(483, 15, 0)
};
static uint32_t BCMI_TSCO_DPLL_XGXS_AN_X1_LNK_FAIL_INHBT_TMR_CL72_PAM4_DPLLr_fields[] =
{
    /* LINK_FAIL_INHIBIT_TIMER_CL72_PERIOD_PAM4:0:15 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(484, 15, 0)
};
static uint32_t BCMI_TSCO_DPLL_XGXS_AN_X1_LNK_FAIL_INHBT_TMR_NOT_CL72_DPLLr_fields[] =
{
    /* LINK_FAIL_INHIBIT_TIMER_NCL72_PERIOD:0:15 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(486, 15, 0)
};
static uint32_t BCMI_TSCO_DPLL_XGXS_AN_X1_LNK_FAIL_INHBT_TMR_NOT_CL72_PAM4_DPLLr_fields[] =
{
    /* LINK_FAIL_INHIBIT_TIMER_NCL72_PERIOD_PAM4:0:15 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(487, 15, 0)
};
static uint32_t BCMI_TSCO_DPLL_XGXS_AN_X1_OUI_LWR_DPLLr_fields[] =
{
    /* OUI_LOWER_DATA:0:15 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(729, 15, 0)
};
static uint32_t BCMI_TSCO_DPLL_XGXS_AN_X1_OUI_UPR_DPLLr_fields[] =
{
    /* OUI_UPPER_DATA:0:7 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(730, 7, 0)
};
static uint32_t BCMI_TSCO_DPLL_XGXS_AN_X2_AN_ABIL_RESOLUTION_STS_DPLLr_fields[] =
{
    /* AN_HCD_CL72:0:0 */
    PHYMOD_SYMBOL_FIELD_ENCODE(160, 0, 0),
    /* AN_HCD_SPEED:5:12 */
    PHYMOD_SYMBOL_FIELD_ENCODE(164, 12, 5),
    /* AN_HCD_PAUSE:13:14 */
    PHYMOD_SYMBOL_FIELD_ENCODE(162, 14, 13),
    /* AN_HCD_DUPLEX:15:15 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(161, 15, 15)
};
static uint32_t BCMI_TSCO_DPLL_XGXS_AN_X2_AN_MISC_STS_DPLLr_fields[] =
{
    /* AN_FAIL_COUNT:2:5 */
    PHYMOD_SYMBOL_FIELD_ENCODE(153, 5, 2),
    /* AN_ACTIVE:6:6 */
    PHYMOD_SYMBOL_FIELD_ENCODE(147, 6, 6),
    /* AN_RETRY_COUNT:9:14 */
    PHYMOD_SYMBOL_FIELD_ENCODE(165, 14, 9),
    /* AN_COMPLETE:15:15 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(148, 15, 15)
};
static uint32_t BCMI_TSCO_DPLL_XGXS_AN_X2_CL73_CFG_DPLLr_fields[] =
{
    /* CL73_AN_RESTART:0:0 */
    PHYMOD_SYMBOL_FIELD_ENCODE(248, 0, 0),
    /* CL73_NONCE_MATCH_VAL:5:5 */
    PHYMOD_SYMBOL_FIELD_ENCODE(257, 5, 5),
    /* CL73_NONCE_MATCH_OVER:6:6 */
    PHYMOD_SYMBOL_FIELD_ENCODE(256, 6, 6),
    /* CL73_ENABLE:8:8 */
    PHYMOD_SYMBOL_FIELD_ENCODE(253, 8, 8),
    /* MSA_FEC_MAPPING:9:9 */
    PHYMOD_SYMBOL_FIELD_ENCODE(709, 9, 9),
    /* CL73_BAM_ENABLE:10:10 */
    PHYMOD_SYMBOL_FIELD_ENCODE(250, 10, 10),
    /* NUM_ADVERTISED_LANES:11:12 */
    PHYMOD_SYMBOL_FIELD_ENCODE(715, 12, 11),
    /* DISABLE_REMOTE_FAULT:13:13 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(314, 13, 13)
};
static uint32_t BCMI_TSCO_DPLL_XGXS_AN_X2_CL73_CTLS_DPLLr_fields[] =
{
    /* AN_GOOD_TRAP:2:2 */
    PHYMOD_SYMBOL_FIELD_ENCODE(159, 2, 2),
    /* AN_GOOD_CHECK_TRAP:3:3 */
    PHYMOD_SYMBOL_FIELD_ENCODE(156, 3, 3),
    /* LINKFAILTIMER_DIS:4:4 */
    PHYMOD_SYMBOL_FIELD_ENCODE(465, 4, 4),
    /* LINKFAILTIMERQUAL_EN:5:5 */
    PHYMOD_SYMBOL_FIELD_ENCODE(464, 5, 5),
    /* AN_FAIL_COUNT_LIMIT:6:9 */
    PHYMOD_SYMBOL_FIELD_ENCODE(154, 9, 6),
    /* LINK_FAIL_INHIBIT_TIMER_MODE:10:10 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(485, 10, 10)
};
static uint32_t BCMI_TSCO_DPLL_XGXS_AN_X2_INT_DPLLr_fields[] =
{
    /* LP_PAGE_RDY_INT:0:0 */
    PHYMOD_SYMBOL_FIELD_ENCODE(537, 0, 0),
    /* AN_COMPLETED_SW_INT:1:1 */
    PHYMOD_SYMBOL_FIELD_ENCODE(151, 1, 1),
    /* AN_GOOD_CHK_INT:2:2 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(158, 2, 2)
};
static uint32_t BCMI_TSCO_DPLL_XGXS_AN_X2_INT_EN_DPLLr_fields[] =
{
    /* LP_PAGE_RDY_EN:0:0 */
    PHYMOD_SYMBOL_FIELD_ENCODE(536, 0, 0),
    /* AN_COMPLETED_SW_EN:1:1 */
    PHYMOD_SYMBOL_FIELD_ENCODE(150, 1, 1),
    /* AN_GOOD_CHK_EN:2:2 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(157, 2, 2)
};
static uint32_t BCMI_TSCO_DPLL_XGXS_AN_X2_LD_BAM_ABIL_DPLLr_fields[] =
{
    /* CL73_BAM_CODE:0:8 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(249, 8, 0)
};
static uint32_t BCMI_TSCO_DPLL_XGXS_AN_X2_LD_BASE_ABIL0_DPLLr_fields[] =
{
    /* CL73_BASE_SELECTOR:0:4 */
    PHYMOD_SYMBOL_FIELD_ENCODE(251, 4, 0),
    /* TX_NONCE:5:9 */
    PHYMOD_SYMBOL_FIELD_ENCODE(1344, 9, 5),
    /* BASE_100G_FEC_SEL_EN:10:10 */
    PHYMOD_SYMBOL_FIELD_ENCODE(193, 10, 10),
    /* BASE_100G_FEC_SEL:11:12 */
    PHYMOD_SYMBOL_FIELD_ENCODE(192, 12, 11),
    /* BASE_100G_FEC_LOGIC:13:13 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(191, 13, 13)
};
static uint32_t BCMI_TSCO_DPLL_XGXS_AN_X2_LD_BASE_ABIL1_DPLLr_fields[] =
{
    /* BASE_10G_KR1:0:0 */
    PHYMOD_SYMBOL_FIELD_ENCODE(195, 0, 0),
    /* BASE_40G_KR4:1:1 */
    PHYMOD_SYMBOL_FIELD_ENCODE(204, 1, 1),
    /* BASE_40G_CR4:2:2 */
    PHYMOD_SYMBOL_FIELD_ENCODE(203, 2, 2),
    /* BASE_100G_KR4:3:3 */
    PHYMOD_SYMBOL_FIELD_ENCODE(194, 3, 3),
    /* BASE_100G_CR4:4:4 */
    PHYMOD_SYMBOL_FIELD_ENCODE(190, 4, 4),
    /* CL73_PAUSE:6:7 */
    PHYMOD_SYMBOL_FIELD_ENCODE(260, 7, 6),
    /* FEC_REQ:8:9 */
    PHYMOD_SYMBOL_FIELD_ENCODE(403, 9, 8),
    /* NEXT_PAGE:10:10 */
    PHYMOD_SYMBOL_FIELD_ENCODE(713, 10, 10),
    /* CL73_REMOTE_FAULT:11:11 */
    PHYMOD_SYMBOL_FIELD_ENCODE(261, 11, 11),
    /* BASE_25G_BASE_R_FEC_REQ:12:12 */
    PHYMOD_SYMBOL_FIELD_ENCODE(198, 12, 12),
    /* BASE_25G_RS_FEC_REQ:13:13 */
    PHYMOD_SYMBOL_FIELD_ENCODE(201, 13, 13),
    /* BASE_25G_CR_KR:14:14 */
    PHYMOD_SYMBOL_FIELD_ENCODE(200, 14, 14),
    /* BASE_25G_CRS_KRS:15:15 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(199, 15, 15)
};
static uint32_t BCMI_TSCO_DPLL_XGXS_AN_X2_LD_BASE_ABIL2_DPLLr_fields[] =
{
    /* BASE_50G_CR1_KR1:0:0 */
    PHYMOD_SYMBOL_FIELD_ENCODE(205, 0, 0),
    /* BASE_100G_CR2_KR2:1:1 */
    PHYMOD_SYMBOL_FIELD_ENCODE(189, 1, 1),
    /* BASE_200G_CR4_KR4:2:2 */
    PHYMOD_SYMBOL_FIELD_ENCODE(197, 2, 2),
    /* BASE_100G_CR1_KR1:3:3 */
    PHYMOD_SYMBOL_FIELD_ENCODE(188, 3, 3),
    /* BASE_200G_CR2_KR2:4:4 */
    PHYMOD_SYMBOL_FIELD_ENCODE(196, 4, 4),
    /* BASE_400G_CR4_KR4:5:5 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(202, 5, 5)
};
static uint32_t BCMI_TSCO_DPLL_XGXS_AN_X2_LD_CTL_DPLLr_fields[] =
{
    /* AN_HCD_RES_DISABLE:0:0 */
    PHYMOD_SYMBOL_FIELD_ENCODE(163, 0, 0),
    /* AN_TYPE_SW:1:1 */
    PHYMOD_SYMBOL_FIELD_ENCODE(166, 1, 1),
    /* SW_AN_SPEED_ID:2:7 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(1231, 7, 2)
};
static uint32_t BCMI_TSCO_DPLL_XGXS_AN_X2_LD_PAGE0_DPLLr_fields[] =
{
    /* LD_PAGE_0:0:15 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(460, 15, 0)
};
static uint32_t BCMI_TSCO_DPLL_XGXS_AN_X2_LD_PAGE1_DPLLr_fields[] =
{
    /* LD_PAGE_1:0:15 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(461, 15, 0)
};
static uint32_t BCMI_TSCO_DPLL_XGXS_AN_X2_LD_PAGE2_DPLLr_fields[] =
{
    /* LD_PAGE_2:0:15 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(462, 15, 0)
};
static uint32_t BCMI_TSCO_DPLL_XGXS_AN_X2_LD_UP1_ABIL0_DPLLr_fields[] =
{
    /* BAM_40G_KR2:2:2 */
    PHYMOD_SYMBOL_FIELD_ENCODE(180, 2, 2),
    /* BAM_40G_CR2:3:3 */
    PHYMOD_SYMBOL_FIELD_ENCODE(179, 3, 3),
    /* BAM_400G_BRCM_FEC_KR8_CR8:4:4 */
    PHYMOD_SYMBOL_FIELD_ENCODE(178, 4, 4),
    /* BAM_50G_KR2:6:6 */
    PHYMOD_SYMBOL_FIELD_ENCODE(186, 6, 6),
    /* BAM_50G_CR2:7:7 */
    PHYMOD_SYMBOL_FIELD_ENCODE(184, 7, 7),
    /* BAM_50G_KR4:8:8 */
    PHYMOD_SYMBOL_FIELD_ENCODE(187, 8, 8),
    /* BAM_50G_CR4:9:9 */
    PHYMOD_SYMBOL_FIELD_ENCODE(185, 9, 9),
    /* BAM_50G_BRCM_FEC_528_CR1_KR1:10:10 */
    PHYMOD_SYMBOL_FIELD_ENCODE(181, 10, 10),
    /* BAM_50G_BRCM_FEC_544_CR1_KR1:12:12 */
    PHYMOD_SYMBOL_FIELD_ENCODE(182, 12, 12),
    /* SPEED_SPARE_22_MSA_LF2:13:13 */
    PHYMOD_SYMBOL_FIELD_ENCODE(1223, 13, 13),
    /* SPEED_SPARE_19:14:14 */
    PHYMOD_SYMBOL_FIELD_ENCODE(1222, 14, 14),
    /* BAM_50G_BRCM_FEC_544_CR2_KR2:15:15 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(183, 15, 15)
};
static uint32_t BCMI_TSCO_DPLL_XGXS_AN_X2_LD_UP1_ABIL1_DPLLr_fields[] =
{
    /* BAM_100G_CR1_KR1:0:0 */
    PHYMOD_SYMBOL_FIELD_ENCODE(171, 0, 0),
    /* BAM_20G_KR1:1:1 */
    PHYMOD_SYMBOL_FIELD_ENCODE(175, 1, 1),
    /* BAM_20G_CR1:2:2 */
    PHYMOD_SYMBOL_FIELD_ENCODE(174, 2, 2),
    /* BAM_25G_KR1:3:3 */
    PHYMOD_SYMBOL_FIELD_ENCODE(177, 3, 3),
    /* BAM_25G_CR1:4:4 */
    PHYMOD_SYMBOL_FIELD_ENCODE(176, 4, 4),
    /* BAM_100G_BRCM_NO_FEC_X4:5:5 */
    PHYMOD_SYMBOL_FIELD_ENCODE(170, 5, 5),
    /* BAM_100G_BRCM_NO_FEC_KR2_CR2:6:6 */
    PHYMOD_SYMBOL_FIELD_ENCODE(169, 6, 6),
    /* BAM_100G_BRCM_FEC_528_KR2_CR2_LF3:7:7 */
    PHYMOD_SYMBOL_FIELD_ENCODE(167, 7, 7),
    /* BAM_100G_BRCM_KR4_CR4_MSA_LF1:8:8 */
    PHYMOD_SYMBOL_FIELD_ENCODE(168, 8, 8),
    /* BAM_200G_BRCM_KR4_CR4:9:9 */
    PHYMOD_SYMBOL_FIELD_ENCODE(172, 9, 9),
    /* BAM_200G_BRCM_NO_FEC_KR4_CR4:10:10 */
    PHYMOD_SYMBOL_FIELD_ENCODE(173, 10, 10),
    /* MSA_LFR:11:11 */
    PHYMOD_SYMBOL_FIELD_ENCODE(710, 11, 11),
    /* RS_FEC_REQ:12:13 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(1004, 13, 12)
};
static uint32_t BCMI_TSCO_DPLL_XGXS_AN_X2_LP_BASE1_DPLLr_fields[] =
{
    /* LP_BASE1:0:15 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(529, 15, 0)
};
static uint32_t BCMI_TSCO_DPLL_XGXS_AN_X2_LP_BASE2_DPLLr_fields[] =
{
    /* LP_BASE2:0:15 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(530, 15, 0)
};
static uint32_t BCMI_TSCO_DPLL_XGXS_AN_X2_LP_BASE3_DPLLr_fields[] =
{
    /* LP_BASE3:0:15 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(531, 15, 0)
};
static uint32_t BCMI_TSCO_DPLL_XGXS_AN_X2_LP_MP5_LWR_DPLLr_fields[] =
{
    /* MP5_15_0:0:15 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(706, 15, 0)
};
static uint32_t BCMI_TSCO_DPLL_XGXS_AN_X2_LP_MP5_MIDDLE_DPLLr_fields[] =
{
    /* MP5_31_16:0:15 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(707, 15, 0)
};
static uint32_t BCMI_TSCO_DPLL_XGXS_AN_X2_LP_MP5_UPR_DPLLr_fields[] =
{
    /* MP5_47_16:0:15 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(708, 15, 0)
};
static uint32_t BCMI_TSCO_DPLL_XGXS_AN_X2_LP_PAGE0_DPLLr_fields[] =
{
    /* LP_PAGE_0:0:15 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(532, 15, 0)
};
static uint32_t BCMI_TSCO_DPLL_XGXS_AN_X2_LP_PAGE1_DPLLr_fields[] =
{
    /* LP_PAGE_1:0:15 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(533, 15, 0)
};
static uint32_t BCMI_TSCO_DPLL_XGXS_AN_X2_LP_PAGE2_DPLLr_fields[] =
{
    /* LP_PAGE_2:0:15 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(534, 15, 0)
};
static uint32_t BCMI_TSCO_DPLL_XGXS_AN_X2_LP_UP_LWR_DPLLr_fields[] =
{
    /* UP_15_0:0:15 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(1428, 15, 0)
};
static uint32_t BCMI_TSCO_DPLL_XGXS_AN_X2_LP_UP_MIDDLE_DPLLr_fields[] =
{
    /* UP_31_16:0:15 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(1429, 15, 0)
};
static uint32_t BCMI_TSCO_DPLL_XGXS_AN_X2_LP_UP_UPR_DPLLr_fields[] =
{
    /* UP_47_32:0:15 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(1430, 15, 0)
};
static uint32_t BCMI_TSCO_DPLL_XGXS_AN_X2_PSEQ_STS_DPLLr_fields[] =
{
    /* HP_MODE:0:0 */
    PHYMOD_SYMBOL_FIELD_ENCODE(442, 0, 0),
    /* RX_BP:1:1 */
    PHYMOD_SYMBOL_FIELD_ENCODE(1116, 1, 1),
    /* RX_NP:2:2 */
    PHYMOD_SYMBOL_FIELD_ENCODE(1154, 2, 2),
    /* RX_MP_NULL:3:3 */
    PHYMOD_SYMBOL_FIELD_ENCODE(1150, 3, 3),
    /* RX_MP_OUI:4:4 */
    PHYMOD_SYMBOL_FIELD_ENCODE(1151, 4, 4),
    /* RX_MP_MISMATCH:5:5 */
    PHYMOD_SYMBOL_FIELD_ENCODE(1149, 5, 5),
    /* RX_UP_OUI_MISMATCH:6:6 */
    PHYMOD_SYMBOL_FIELD_ENCODE(1193, 6, 6),
    /* RX_UP_OUI_MATCH:7:7 */
    PHYMOD_SYMBOL_FIELD_ENCODE(1192, 7, 7),
    /* RX_INVALID_SEQ:8:8 */
    PHYMOD_SYMBOL_FIELD_ENCODE(1129, 8, 8),
    /* RX_NP_TOGGLE_ERR:9:9 */
    PHYMOD_SYMBOL_FIELD_ENCODE(1155, 9, 9),
    /* CL73_AN_COMPLETE:10:10 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(247, 10, 10)
};
static uint32_t BCMI_TSCO_DPLL_XGXS_AN_X2_PXNG_STS_DPLLr_fields[] =
{
    /* CONSISTENCY_MISMATCH:0:0 */
    PHYMOD_SYMBOL_FIELD_ENCODE(282, 0, 0),
    /* COMPLETE_ACK:1:1 */
    PHYMOD_SYMBOL_FIELD_ENCODE(281, 1, 1),
    /* ACK_DETECT:2:2 */
    PHYMOD_SYMBOL_FIELD_ENCODE(1, 2, 2),
    /* ABILITY_DETECT:3:3 */
    PHYMOD_SYMBOL_FIELD_ENCODE(0, 3, 3),
    /* AN_ENABLE:4:4 */
    PHYMOD_SYMBOL_FIELD_ENCODE(152, 4, 4),
    /* ERROR_STATE:5:5 */
    PHYMOD_SYMBOL_FIELD_ENCODE(389, 5, 5),
    /* TRANSMIT_DISABLE:6:6 */
    PHYMOD_SYMBOL_FIELD_ENCODE(1288, 6, 6),
    /* NEXT_PAGE_WAIT:7:7 */
    PHYMOD_SYMBOL_FIELD_ENCODE(714, 7, 7),
    /* AN_GOOD_CHECK:8:8 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(155, 8, 8)
};
static uint32_t BCMI_TSCO_DPLL_XGXS_AN_X2_RES_ERR_DPLLr_fields[] =
{
    /* RESOLUTION_ERROR:0:0 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(937, 0, 0)
};
static uint32_t BCMI_TSCO_DPLL_XGXS_AN_X2_R_CL73_STS_DPLLr_fields[] =
{
    /* DME_STATE:0:1 */
    PHYMOD_SYMBOL_FIELD_ENCODE(318, 1, 0),
    /* DME_PAGE:2:2 */
    PHYMOD_SYMBOL_FIELD_ENCODE(317, 2, 2),
    /* DME_MV_PAIR:3:3 */
    PHYMOD_SYMBOL_FIELD_ENCODE(316, 3, 3),
    /* CLK_TRANS_MISS:4:4 */
    PHYMOD_SYMBOL_FIELD_ENCODE(264, 4, 4),
    /* PAGE_TOO_LONG:5:5 */
    PHYMOD_SYMBOL_FIELD_ENCODE(731, 5, 5),
    /* PAGE_TOO_SHORT:6:6 */
    PHYMOD_SYMBOL_FIELD_ENCODE(732, 6, 6),
    /* PULSE_TOO_LONG:7:7 */
    PHYMOD_SYMBOL_FIELD_ENCODE(859, 7, 7),
    /* PULSE_TOO_MODERATE:8:8 */
    PHYMOD_SYMBOL_FIELD_ENCODE(860, 8, 8),
    /* PULSE_TOO_SHORT:9:9 */
    PHYMOD_SYMBOL_FIELD_ENCODE(861, 9, 9),
    /* DME_LOCKED:10:10 */
    PHYMOD_SYMBOL_FIELD_ENCODE(315, 10, 10),
    /* CL73_FIFO_FULL:11:11 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(255, 11, 11)
};
static uint32_t BCMI_TSCO_DPLL_XGXS_AN_X2_SW_AN_BASE_PAGE0_DPLLr_fields[] =
{
    /* SW_AN_BP_0:0:15 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(1228, 15, 0)
};
static uint32_t BCMI_TSCO_DPLL_XGXS_AN_X2_SW_AN_BASE_PAGE1_DPLLr_fields[] =
{
    /* SW_AN_BP_1:0:15 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(1229, 15, 0)
};
static uint32_t BCMI_TSCO_DPLL_XGXS_AN_X2_SW_AN_BASE_PAGE2_DPLLr_fields[] =
{
    /* SW_AN_BP_2:0:15 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(1230, 15, 0)
};
static uint32_t BCMI_TSCO_DPLL_XGXS_AN_X2_SW_CTL_STS_DPLLr_fields[] =
{
    /* TLA_LN_SEQUENCER_FSM_STATUS1:0:7 */
    PHYMOD_SYMBOL_FIELD_ENCODE(1249, 7, 0),
    /* LD_SEQ_RESTART:11:11 */
    PHYMOD_SYMBOL_FIELD_ENCODE(463, 11, 11),
    /* LP_PAGE_RDY:12:12 */
    PHYMOD_SYMBOL_FIELD_ENCODE(535, 12, 12),
    /* LD_CONTROL_VALID:14:14 */
    PHYMOD_SYMBOL_FIELD_ENCODE(459, 14, 14),
    /* AN_COMPLETED:15:15 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(149, 15, 15)
};
static uint32_t BCMI_TSCO_DPLL_XGXS_AN_X2_TLA_SEQUENCER_STS_DPLLr_fields[] =
{
    /* TLA_SEQ_FSM_STATUS:0:15 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(1250, 15, 0)
};
static uint32_t BCMI_TSCO_DPLL_XGXS_AN_X2_WAIT_ACK_COMPLETE_DPLLr_fields[] =
{
    /* WAIT_FOR_ACK_EN:0:0 */
    PHYMOD_SYMBOL_FIELD_ENCODE(1431, 0, 0),
    /* SEND_ACK:1:1 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(1208, 1, 1)
};
static uint32_t BCMI_TSCO_DPLL_XGXS_CORE_PLL_PLL_CFG_FWAPI_DATA0_DPLLr_fields[] =
{
    /* PLL_CFG_FWAPI_DATA0:0:15 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(773, 15, 0)
};
static uint32_t BCMI_TSCO_DPLL_XGXS_CORE_PLL_PLL_CFG_FWAPI_DATA1_DPLLr_fields[] =
{
    /* PLL_CFG_FWAPI_DATA1:0:15 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(774, 15, 0)
};
static uint32_t BCMI_TSCO_DPLL_XGXS_CORE_PLL_PLL_DP_RST_ST_STS_DPLLr_fields[] =
{
    /* CORE_DP_RESET_STATE:0:2 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(285, 2, 0)
};
static uint32_t BCMI_TSCO_DPLL_XGXS_CORE_PLL_TOP_USER_CTL_DPLLr_fields[] =
{
    /* CORE_DP_S_RSTB:13:13 */
    PHYMOD_SYMBOL_FIELD_ENCODE(286, 13, 13),
    /* AFE_S_PLL_PWRDN:14:14 */
    PHYMOD_SYMBOL_FIELD_ENCODE(11, 14, 14),
    /* CORE_HW_FW_HANDSHAKE_DISABLE:15:15 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(287, 15, 15)
};
static uint32_t BCMI_TSCO_DPLL_XGXS_CORE_PLL_UC_ACK_CORE_CTL_DPLLr_fields[] =
{
    /* UC_ACK_CORE_CFG_DONE:0:0 */
    PHYMOD_SYMBOL_FIELD_ENCODE(1411, 0, 0),
    /* UC_ACK_CORE_DP_RESET:1:1 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(1412, 1, 1)
};
static uint32_t BCMI_TSCO_DPLL_XGXS_DIG_CORE_DP_RST_ST_STS_DPLLr_fields[] =
{
    /* TX_LANE_RESET_RELEASED_INDEX:3:7 */
    PHYMOD_SYMBOL_FIELD_ENCODE(1336, 7, 3),
    /* LANE_RESET_RELEASED_INDEX:8:12 */
    PHYMOD_SYMBOL_FIELD_ENCODE(458, 12, 8),
    /* LANE_RESET_RELEASED:14:14 */
    PHYMOD_SYMBOL_FIELD_ENCODE(457, 14, 14),
    /* TX_LANE_RESET_RELEASED:15:15 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(1335, 15, 15)
};
static uint32_t BCMI_TSCO_DPLL_XGXS_DIG_CORE_RST_OCC_CTL_DPLLr_fields[] =
{
    /* CORE_REG_RESET_OCCURRED:0:0 */
    PHYMOD_SYMBOL_FIELD_ENCODE(290, 0, 0),
    /* RING_THRESHOLD_LSB:1:15 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(965, 15, 1)
};
static uint32_t BCMI_TSCO_DPLL_XGXS_DIG_MASKDATA_DPLLr_fields[] =
{
    /* MASKDATA:0:15 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(545, 15, 0)
};
static uint32_t BCMI_TSCO_DPLL_XGXS_DIG_REVID0_DPLLr_fields[] =
{
    /* REVID_MODEL:0:5 */
    PHYMOD_SYMBOL_FIELD_ENCODE(950, 5, 0),
    /* REVID_PROCESS:6:8 */
    PHYMOD_SYMBOL_FIELD_ENCODE(953, 8, 6),
    /* REVID_BONDING:9:10 */
    PHYMOD_SYMBOL_FIELD_ENCODE(944, 10, 9),
    /* REVID_REV_NUMBER:11:13 */
    PHYMOD_SYMBOL_FIELD_ENCODE(955, 13, 11),
    /* REVID_REV_LETTER:14:15 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(954, 15, 14)
};
static uint32_t BCMI_TSCO_DPLL_XGXS_DIG_REVID1_DPLLr_fields[] =
{
    /* REVID_EEE:0:0 */
    PHYMOD_SYMBOL_FIELD_ENCODE(946, 0, 0),
    /* REVID_LLP:1:1 */
    PHYMOD_SYMBOL_FIELD_ENCODE(947, 1, 1),
    /* REVID_PIR:2:2 */
    PHYMOD_SYMBOL_FIELD_ENCODE(952, 2, 2),
    /* REVID_CL72:3:3 */
    PHYMOD_SYMBOL_FIELD_ENCODE(945, 3, 3),
    /* REVID_MICRO:4:4 */
    PHYMOD_SYMBOL_FIELD_ENCODE(949, 4, 4),
    /* REVID_MDIO:5:5 */
    PHYMOD_SYMBOL_FIELD_ENCODE(948, 5, 5),
    /* REVID_MULTIPLICITY:12:15 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(951, 15, 12)
};
static uint32_t BCMI_TSCO_DPLL_XGXS_DIG_REVID2_DPLLr_fields[] =
{
    /* REVID2:0:3 */
    PHYMOD_SYMBOL_FIELD_ENCODE(943, 3, 0),
    /* RING_COUNT_OVERFLOW:14:14 */
    PHYMOD_SYMBOL_FIELD_ENCODE(959, 14, 14),
    /* RING_DONE:15:15 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(960, 15, 15)
};
static uint32_t BCMI_TSCO_DPLL_XGXS_DIG_RING_OSC_STS0_DPLLr_fields[] =
{
    /* RING_COUNT:0:15 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(958, 15, 0)
};
static uint32_t BCMI_TSCO_DPLL_XGXS_DIG_RST_CTL_CORE_DP_DPLLr_fields[] =
{
    /* SUP_RST_SEQ_FRC_VAL:3:3 */
    PHYMOD_SYMBOL_FIELD_ENCODE(1227, 3, 3),
    /* SUP_RST_SEQ_FRC:4:4 */
    PHYMOD_SYMBOL_FIELD_ENCODE(1226, 4, 4),
    /* PMD_MDIO_TRANS_PKILL:5:5 */
    PHYMOD_SYMBOL_FIELD_ENCODE(790, 5, 5),
    /* PMI_LP_EN_DELAY:14:14 */
    PHYMOD_SYMBOL_FIELD_ENCODE(804, 14, 14),
    /* DISABLE_ACK_TIMEOUT:15:15 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(313, 15, 15)
};
static uint32_t BCMI_TSCO_DPLL_XGXS_DIG_RST_CTL_PMD_DPLLr_fields[] =
{
    /* CORE_S_RSTB:0:0 */
    PHYMOD_SYMBOL_FIELD_ENCODE(291, 0, 0),
    /* UC_ACTIVE:1:1 */
    PHYMOD_SYMBOL_FIELD_ENCODE(1417, 1, 1),
    /* RING_EN:3:3 */
    PHYMOD_SYMBOL_FIELD_ENCODE(961, 3, 3),
    /* RING_RESETB_FRC_VAL:4:4 */
    PHYMOD_SYMBOL_FIELD_ENCODE(963, 4, 4),
    /* RING_RESETB_FRC:5:5 */
    PHYMOD_SYMBOL_FIELD_ENCODE(962, 5, 5),
    /* RING_SEL:6:8 */
    PHYMOD_SYMBOL_FIELD_ENCODE(964, 8, 6),
    /* RING_THRESHOLD_MSB:9:15 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(966, 15, 9)
};
static uint32_t BCMI_TSCO_DPLL_XGXS_DIG_TOP_USER_CTL0_DPLLr_fields[] =
{
    /* HEARTBEAT_COUNT_1US:0:11 */
    PHYMOD_SYMBOL_FIELD_ENCODE(435, 11, 0),
    /* MASKDATA_BUS_ASSIGN:13:13 */
    PHYMOD_SYMBOL_FIELD_ENCODE(546, 13, 13),
    /* MDIO_FAST_MODE_FRC_VAL:14:14 */
    PHYMOD_SYMBOL_FIELD_ENCODE(558, 14, 14),
    /* MDIO_FAST_MODE_FRC:15:15 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(557, 15, 15)
};
static uint32_t BCMI_TSCO_DPLL_XGXS_DSC_CDR_CTL0_DPLLr_fields[] =
{
    /* RESERVED_DSC_C_1:0:11 */
    PHYMOD_SYMBOL_FIELD_ENCODE(927, 11, 0),
    /* RX_PAM4ER_PREC_DISABLED:12:12 */
    PHYMOD_SYMBOL_FIELD_ENCODE(1161, 12, 12),
    /* RESERVED_DSC_C_0:13:13 */
    PHYMOD_SYMBOL_FIELD_ENCODE(926, 13, 13),
    /* RX_NRZ_VSR_MODE:14:14 */
    PHYMOD_SYMBOL_FIELD_ENCODE(1156, 14, 14),
    /* RX_PAM4_ER_MODE:15:15 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(1162, 15, 15)
};
static uint32_t BCMI_TSCO_DPLL_XGXS_DSC_CDR_STS_INTEG_DPLLr_fields[] =
{
    /* CDR_INTEG_REG:0:15 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(241, 15, 0)
};
static uint32_t BCMI_TSCO_DPLL_XGXS_DSC_DC_OFFS_STS_DPLLr_fields[] =
{
    /* DC_OFFSET_BIN:0:7 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(297, 7, 0)
};
static uint32_t BCMI_TSCO_DPLL_XGXS_DSC_LMS_THR_STS_DPLLr_fields[] =
{
    /* LMS_THRESH_BIN:0:10 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(491, 10, 0)
};
static uint32_t BCMI_TSCO_DPLL_XGXS_DSC_RXA_DFE_TAP10_DPLLr_fields[] =
{
    /* RXA_DFE_TAP10:0:4 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(1005, 4, 0)
};
static uint32_t BCMI_TSCO_DPLL_XGXS_DSC_RXA_DFE_TAP11_DPLLr_fields[] =
{
    /* RXA_DFE_TAP11:0:4 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(1006, 4, 0)
};
static uint32_t BCMI_TSCO_DPLL_XGXS_DSC_RXA_DFE_TAP12_DPLLr_fields[] =
{
    /* RXA_DFE_TAP12:0:4 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(1007, 4, 0)
};
static uint32_t BCMI_TSCO_DPLL_XGXS_DSC_RXA_DFE_TAP12_MUX_DPLLr_fields[] =
{
    /* RXA_DFE_TAP12_MUX:0:2 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(1008, 2, 0)
};
static uint32_t BCMI_TSCO_DPLL_XGXS_DSC_RXA_DFE_TAP13_DPLLr_fields[] =
{
    /* RXA_DFE_TAP13:0:4 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(1009, 4, 0)
};
static uint32_t BCMI_TSCO_DPLL_XGXS_DSC_RXA_DFE_TAP13_MUX_DPLLr_fields[] =
{
    /* RXA_DFE_TAP13_MUX:0:2 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(1010, 2, 0)
};
static uint32_t BCMI_TSCO_DPLL_XGXS_DSC_RXA_DFE_TAP14_DPLLr_fields[] =
{
    /* RXA_DFE_TAP14:0:4 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(1011, 4, 0)
};
static uint32_t BCMI_TSCO_DPLL_XGXS_DSC_RXA_DFE_TAP14_MUX_DPLLr_fields[] =
{
    /* RXA_DFE_TAP14_MUX:0:2 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(1012, 2, 0)
};
static uint32_t BCMI_TSCO_DPLL_XGXS_DSC_RXA_DFE_TAP15_DPLLr_fields[] =
{
    /* RXA_DFE_TAP15:0:4 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(1013, 4, 0)
};
static uint32_t BCMI_TSCO_DPLL_XGXS_DSC_RXA_DFE_TAP15_MUX_DPLLr_fields[] =
{
    /* RXA_DFE_TAP15_MUX:0:2 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(1014, 2, 0)
};
static uint32_t BCMI_TSCO_DPLL_XGXS_DSC_RXA_DFE_TAP16_DPLLr_fields[] =
{
    /* RXA_DFE_TAP16:0:4 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(1015, 4, 0)
};
static uint32_t BCMI_TSCO_DPLL_XGXS_DSC_RXA_DFE_TAP16_MUX_DPLLr_fields[] =
{
    /* RXA_DFE_TAP16_MUX:0:2 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(1016, 2, 0)
};
static uint32_t BCMI_TSCO_DPLL_XGXS_DSC_RXA_DFE_TAP17_DPLLr_fields[] =
{
    /* RXA_DFE_TAP17:0:4 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(1017, 4, 0)
};
static uint32_t BCMI_TSCO_DPLL_XGXS_DSC_RXA_DFE_TAP17_MUX_DPLLr_fields[] =
{
    /* RXA_DFE_TAP17_MUX:0:2 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(1018, 2, 0)
};
static uint32_t BCMI_TSCO_DPLL_XGXS_DSC_RXA_DFE_TAP18_DPLLr_fields[] =
{
    /* RXA_DFE_TAP18:0:4 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(1019, 4, 0)
};
static uint32_t BCMI_TSCO_DPLL_XGXS_DSC_RXA_DFE_TAP18_MUX_DPLLr_fields[] =
{
    /* RXA_DFE_TAP18_MUX:0:2 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(1020, 2, 0)
};
static uint32_t BCMI_TSCO_DPLL_XGXS_DSC_RXA_DFE_TAP9_DPLLr_fields[] =
{
    /* RXA_DFE_TAP9:0:4 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(1030, 4, 0)
};
static uint32_t BCMI_TSCO_DPLL_XGXS_DSC_RXB_DFE_TAP10_DPLLr_fields[] =
{
    /* RXB_DFE_TAP10:0:4 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(1031, 4, 0)
};
static uint32_t BCMI_TSCO_DPLL_XGXS_DSC_RXB_DFE_TAP11_DPLLr_fields[] =
{
    /* RXB_DFE_TAP11:0:4 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(1032, 4, 0)
};
static uint32_t BCMI_TSCO_DPLL_XGXS_DSC_RXB_DFE_TAP12_DPLLr_fields[] =
{
    /* RXB_DFE_TAP12:0:4 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(1033, 4, 0)
};
static uint32_t BCMI_TSCO_DPLL_XGXS_DSC_RXB_DFE_TAP12_MUX_DPLLr_fields[] =
{
    /* RXB_DFE_TAP12_MUX:0:2 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(1034, 2, 0)
};
static uint32_t BCMI_TSCO_DPLL_XGXS_DSC_RXB_DFE_TAP13_DPLLr_fields[] =
{
    /* RXB_DFE_TAP13:0:4 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(1035, 4, 0)
};
static uint32_t BCMI_TSCO_DPLL_XGXS_DSC_RXB_DFE_TAP13_MUX_DPLLr_fields[] =
{
    /* RXB_DFE_TAP13_MUX:0:2 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(1036, 2, 0)
};
static uint32_t BCMI_TSCO_DPLL_XGXS_DSC_RXB_DFE_TAP14_DPLLr_fields[] =
{
    /* RXB_DFE_TAP14:0:4 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(1037, 4, 0)
};
static uint32_t BCMI_TSCO_DPLL_XGXS_DSC_RXB_DFE_TAP14_MUX_DPLLr_fields[] =
{
    /* RXB_DFE_TAP14_MUX:0:2 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(1038, 2, 0)
};
static uint32_t BCMI_TSCO_DPLL_XGXS_DSC_RXB_DFE_TAP15_DPLLr_fields[] =
{
    /* RXB_DFE_TAP15:0:4 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(1039, 4, 0)
};
static uint32_t BCMI_TSCO_DPLL_XGXS_DSC_RXB_DFE_TAP15_MUX_DPLLr_fields[] =
{
    /* RXB_DFE_TAP15_MUX:0:2 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(1040, 2, 0)
};
static uint32_t BCMI_TSCO_DPLL_XGXS_DSC_RXB_DFE_TAP16_DPLLr_fields[] =
{
    /* RXB_DFE_TAP16:0:4 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(1041, 4, 0)
};
static uint32_t BCMI_TSCO_DPLL_XGXS_DSC_RXB_DFE_TAP16_MUX_DPLLr_fields[] =
{
    /* RXB_DFE_TAP16_MUX:0:2 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(1042, 2, 0)
};
static uint32_t BCMI_TSCO_DPLL_XGXS_DSC_RXB_DFE_TAP17_DPLLr_fields[] =
{
    /* RXB_DFE_TAP17:0:4 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(1043, 4, 0)
};
static uint32_t BCMI_TSCO_DPLL_XGXS_DSC_RXB_DFE_TAP17_MUX_DPLLr_fields[] =
{
    /* RXB_DFE_TAP17_MUX:0:2 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(1044, 2, 0)
};
static uint32_t BCMI_TSCO_DPLL_XGXS_DSC_RXB_DFE_TAP18_DPLLr_fields[] =
{
    /* RXB_DFE_TAP18:0:4 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(1045, 4, 0)
};
static uint32_t BCMI_TSCO_DPLL_XGXS_DSC_RXB_DFE_TAP18_MUX_DPLLr_fields[] =
{
    /* RXB_DFE_TAP18_MUX:0:2 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(1046, 2, 0)
};
static uint32_t BCMI_TSCO_DPLL_XGXS_DSC_RXB_DFE_TAP9_DPLLr_fields[] =
{
    /* RXB_DFE_TAP9:0:4 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(1056, 4, 0)
};
static uint32_t BCMI_TSCO_DPLL_XGXS_DSC_RXC_DFE_TAP10_DPLLr_fields[] =
{
    /* RXC_DFE_TAP10:0:4 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(1057, 4, 0)
};
static uint32_t BCMI_TSCO_DPLL_XGXS_DSC_RXC_DFE_TAP11_DPLLr_fields[] =
{
    /* RXC_DFE_TAP11:0:4 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(1058, 4, 0)
};
static uint32_t BCMI_TSCO_DPLL_XGXS_DSC_RXC_DFE_TAP12_DPLLr_fields[] =
{
    /* RXC_DFE_TAP12:0:4 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(1059, 4, 0)
};
static uint32_t BCMI_TSCO_DPLL_XGXS_DSC_RXC_DFE_TAP12_MUX_DPLLr_fields[] =
{
    /* RXC_DFE_TAP12_MUX:0:2 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(1060, 2, 0)
};
static uint32_t BCMI_TSCO_DPLL_XGXS_DSC_RXC_DFE_TAP13_DPLLr_fields[] =
{
    /* RXC_DFE_TAP13:0:4 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(1061, 4, 0)
};
static uint32_t BCMI_TSCO_DPLL_XGXS_DSC_RXC_DFE_TAP13_MUX_DPLLr_fields[] =
{
    /* RXC_DFE_TAP13_MUX:0:2 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(1062, 2, 0)
};
static uint32_t BCMI_TSCO_DPLL_XGXS_DSC_RXC_DFE_TAP14_DPLLr_fields[] =
{
    /* RXC_DFE_TAP14:0:4 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(1063, 4, 0)
};
static uint32_t BCMI_TSCO_DPLL_XGXS_DSC_RXC_DFE_TAP14_MUX_DPLLr_fields[] =
{
    /* RXC_DFE_TAP14_MUX:0:2 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(1064, 2, 0)
};
static uint32_t BCMI_TSCO_DPLL_XGXS_DSC_RXC_DFE_TAP15_DPLLr_fields[] =
{
    /* RXC_DFE_TAP15:0:4 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(1065, 4, 0)
};
static uint32_t BCMI_TSCO_DPLL_XGXS_DSC_RXC_DFE_TAP15_MUX_DPLLr_fields[] =
{
    /* RXC_DFE_TAP15_MUX:0:2 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(1066, 2, 0)
};
static uint32_t BCMI_TSCO_DPLL_XGXS_DSC_RXC_DFE_TAP16_DPLLr_fields[] =
{
    /* RXC_DFE_TAP16:0:4 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(1067, 4, 0)
};
static uint32_t BCMI_TSCO_DPLL_XGXS_DSC_RXC_DFE_TAP16_MUX_DPLLr_fields[] =
{
    /* RXC_DFE_TAP16_MUX:0:2 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(1068, 2, 0)
};
static uint32_t BCMI_TSCO_DPLL_XGXS_DSC_RXC_DFE_TAP17_DPLLr_fields[] =
{
    /* RXC_DFE_TAP17:0:4 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(1069, 4, 0)
};
static uint32_t BCMI_TSCO_DPLL_XGXS_DSC_RXC_DFE_TAP17_MUX_DPLLr_fields[] =
{
    /* RXC_DFE_TAP17_MUX:0:2 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(1070, 2, 0)
};
static uint32_t BCMI_TSCO_DPLL_XGXS_DSC_RXC_DFE_TAP18_DPLLr_fields[] =
{
    /* RXC_DFE_TAP18:0:4 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(1071, 4, 0)
};
static uint32_t BCMI_TSCO_DPLL_XGXS_DSC_RXC_DFE_TAP18_MUX_DPLLr_fields[] =
{
    /* RXC_DFE_TAP18_MUX:0:2 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(1072, 2, 0)
};
static uint32_t BCMI_TSCO_DPLL_XGXS_DSC_RXC_DFE_TAP9_DPLLr_fields[] =
{
    /* RXC_DFE_TAP9:0:4 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(1082, 4, 0)
};
static uint32_t BCMI_TSCO_DPLL_XGXS_DSC_RXD_DFE_TAP10_DPLLr_fields[] =
{
    /* RXD_DFE_TAP10:0:4 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(1083, 4, 0)
};
static uint32_t BCMI_TSCO_DPLL_XGXS_DSC_RXD_DFE_TAP11_DPLLr_fields[] =
{
    /* RXD_DFE_TAP11:0:4 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(1084, 4, 0)
};
static uint32_t BCMI_TSCO_DPLL_XGXS_DSC_RXD_DFE_TAP12_DPLLr_fields[] =
{
    /* RXD_DFE_TAP12:0:4 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(1085, 4, 0)
};
static uint32_t BCMI_TSCO_DPLL_XGXS_DSC_RXD_DFE_TAP12_MUX_DPLLr_fields[] =
{
    /* RXD_DFE_TAP12_MUX:0:2 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(1086, 2, 0)
};
static uint32_t BCMI_TSCO_DPLL_XGXS_DSC_RXD_DFE_TAP13_DPLLr_fields[] =
{
    /* RXD_DFE_TAP13:0:4 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(1087, 4, 0)
};
static uint32_t BCMI_TSCO_DPLL_XGXS_DSC_RXD_DFE_TAP13_MUX_DPLLr_fields[] =
{
    /* RXD_DFE_TAP13_MUX:0:2 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(1088, 2, 0)
};
static uint32_t BCMI_TSCO_DPLL_XGXS_DSC_RXD_DFE_TAP14_DPLLr_fields[] =
{
    /* RXD_DFE_TAP14:0:4 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(1089, 4, 0)
};
static uint32_t BCMI_TSCO_DPLL_XGXS_DSC_RXD_DFE_TAP14_MUX_DPLLr_fields[] =
{
    /* RXD_DFE_TAP14_MUX:0:2 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(1090, 2, 0)
};
static uint32_t BCMI_TSCO_DPLL_XGXS_DSC_RXD_DFE_TAP15_DPLLr_fields[] =
{
    /* RXD_DFE_TAP15:0:4 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(1091, 4, 0)
};
static uint32_t BCMI_TSCO_DPLL_XGXS_DSC_RXD_DFE_TAP15_MUX_DPLLr_fields[] =
{
    /* RXD_DFE_TAP15_MUX:0:2 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(1092, 2, 0)
};
static uint32_t BCMI_TSCO_DPLL_XGXS_DSC_RXD_DFE_TAP16_DPLLr_fields[] =
{
    /* RXD_DFE_TAP16:0:4 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(1093, 4, 0)
};
static uint32_t BCMI_TSCO_DPLL_XGXS_DSC_RXD_DFE_TAP16_MUX_DPLLr_fields[] =
{
    /* RXD_DFE_TAP16_MUX:0:2 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(1094, 2, 0)
};
static uint32_t BCMI_TSCO_DPLL_XGXS_DSC_RXD_DFE_TAP17_DPLLr_fields[] =
{
    /* RXD_DFE_TAP17:0:4 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(1095, 4, 0)
};
static uint32_t BCMI_TSCO_DPLL_XGXS_DSC_RXD_DFE_TAP17_MUX_DPLLr_fields[] =
{
    /* RXD_DFE_TAP17_MUX:0:2 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(1096, 2, 0)
};
static uint32_t BCMI_TSCO_DPLL_XGXS_DSC_RXD_DFE_TAP18_DPLLr_fields[] =
{
    /* RXD_DFE_TAP18:0:4 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(1097, 4, 0)
};
static uint32_t BCMI_TSCO_DPLL_XGXS_DSC_RXD_DFE_TAP18_MUX_DPLLr_fields[] =
{
    /* RXD_DFE_TAP18_MUX:0:2 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(1098, 2, 0)
};
static uint32_t BCMI_TSCO_DPLL_XGXS_DSC_RXD_DFE_TAP9_DPLLr_fields[] =
{
    /* RXD_DFE_TAP9:0:4 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(1108, 4, 0)
};
static uint32_t BCMI_TSCO_DPLL_XGXS_DSC_RX_DFE_TAP2_AB_CTL_DPLLr_fields[] =
{
    /* RXB_DFE_TAP2_VAL:0:5 */
    PHYMOD_SYMBOL_FIELD_ENCODE(1048, 5, 0),
    /* RXB_DFE_TAP2_WRITE:7:7 */
    PHYMOD_SYMBOL_FIELD_ENCODE(1049, 7, 7),
    /* RXA_DFE_TAP2_VAL:8:13 */
    PHYMOD_SYMBOL_FIELD_ENCODE(1022, 13, 8),
    /* RXA_DFE_TAP2_WRITE:15:15 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(1023, 15, 15)
};
static uint32_t BCMI_TSCO_DPLL_XGXS_DSC_RX_DFE_TAP2_AB_STS_DPLLr_fields[] =
{
    /* RXB_DFE_TAP2_STATUS:0:5 */
    PHYMOD_SYMBOL_FIELD_ENCODE(1047, 5, 0),
    /* RXA_DFE_TAP2_STATUS:8:13 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(1021, 13, 8)
};
static uint32_t BCMI_TSCO_DPLL_XGXS_DSC_RX_DFE_TAP2_CD_CTL_DPLLr_fields[] =
{
    /* RXD_DFE_TAP2_VAL:0:5 */
    PHYMOD_SYMBOL_FIELD_ENCODE(1100, 5, 0),
    /* RXD_DFE_TAP2_WRITE:7:7 */
    PHYMOD_SYMBOL_FIELD_ENCODE(1101, 7, 7),
    /* RXC_DFE_TAP2_VAL:8:13 */
    PHYMOD_SYMBOL_FIELD_ENCODE(1074, 13, 8),
    /* RXC_DFE_TAP2_WRITE:15:15 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(1075, 15, 15)
};
static uint32_t BCMI_TSCO_DPLL_XGXS_DSC_RX_DFE_TAP2_CD_STS_DPLLr_fields[] =
{
    /* RXD_DFE_TAP2_STATUS:0:5 */
    PHYMOD_SYMBOL_FIELD_ENCODE(1099, 5, 0),
    /* RXC_DFE_TAP2_STATUS:8:13 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(1073, 13, 8)
};
static uint32_t BCMI_TSCO_DPLL_XGXS_DSC_RX_DFE_TAP3_AB_CTL_DPLLr_fields[] =
{
    /* RXB_DFE_TAP3_VAL:0:5 */
    PHYMOD_SYMBOL_FIELD_ENCODE(1051, 5, 0),
    /* RXB_DFE_TAP3_WRITE:7:7 */
    PHYMOD_SYMBOL_FIELD_ENCODE(1052, 7, 7),
    /* RXA_DFE_TAP3_VAL:8:13 */
    PHYMOD_SYMBOL_FIELD_ENCODE(1025, 13, 8),
    /* RXA_DFE_TAP3_WRITE:15:15 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(1026, 15, 15)
};
static uint32_t BCMI_TSCO_DPLL_XGXS_DSC_RX_DFE_TAP3_AB_STS_DPLLr_fields[] =
{
    /* RXB_DFE_TAP3_STATUS:0:5 */
    PHYMOD_SYMBOL_FIELD_ENCODE(1050, 5, 0),
    /* RXA_DFE_TAP3_STATUS:8:13 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(1024, 13, 8)
};
static uint32_t BCMI_TSCO_DPLL_XGXS_DSC_RX_DFE_TAP3_CD_CTL_DPLLr_fields[] =
{
    /* RXD_DFE_TAP3_VAL:0:5 */
    PHYMOD_SYMBOL_FIELD_ENCODE(1103, 5, 0),
    /* RXD_DFE_TAP3_WRITE:7:7 */
    PHYMOD_SYMBOL_FIELD_ENCODE(1104, 7, 7),
    /* RXC_DFE_TAP3_VAL:8:13 */
    PHYMOD_SYMBOL_FIELD_ENCODE(1077, 13, 8),
    /* RXC_DFE_TAP3_WRITE:15:15 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(1078, 15, 15)
};
static uint32_t BCMI_TSCO_DPLL_XGXS_DSC_RX_DFE_TAP3_CD_STS_DPLLr_fields[] =
{
    /* RXD_DFE_TAP3_STATUS:0:5 */
    PHYMOD_SYMBOL_FIELD_ENCODE(1102, 5, 0),
    /* RXC_DFE_TAP3_STATUS:8:13 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(1076, 13, 8)
};
static uint32_t BCMI_TSCO_DPLL_XGXS_DSC_RX_DFE_TAP4_AB_CTL_DPLLr_fields[] =
{
    /* RXB_DFE_TAP4_VAL:0:5 */
    PHYMOD_SYMBOL_FIELD_ENCODE(1054, 5, 0),
    /* RXB_DFE_TAP4_WRITE:7:7 */
    PHYMOD_SYMBOL_FIELD_ENCODE(1055, 7, 7),
    /* RXA_DFE_TAP4_VAL:8:13 */
    PHYMOD_SYMBOL_FIELD_ENCODE(1028, 13, 8),
    /* RXA_DFE_TAP4_WRITE:15:15 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(1029, 15, 15)
};
static uint32_t BCMI_TSCO_DPLL_XGXS_DSC_RX_DFE_TAP4_AB_STS_DPLLr_fields[] =
{
    /* RXB_DFE_TAP4_STATUS:0:5 */
    PHYMOD_SYMBOL_FIELD_ENCODE(1053, 5, 0),
    /* RXA_DFE_TAP4_STATUS:8:13 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(1027, 13, 8)
};
static uint32_t BCMI_TSCO_DPLL_XGXS_DSC_RX_DFE_TAP4_CD_CTL_DPLLr_fields[] =
{
    /* RXD_DFE_TAP4_VAL:0:5 */
    PHYMOD_SYMBOL_FIELD_ENCODE(1106, 5, 0),
    /* RXD_DFE_TAP4_WRITE:7:7 */
    PHYMOD_SYMBOL_FIELD_ENCODE(1107, 7, 7),
    /* RXC_DFE_TAP4_VAL:8:13 */
    PHYMOD_SYMBOL_FIELD_ENCODE(1080, 13, 8),
    /* RXC_DFE_TAP4_WRITE:15:15 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(1081, 15, 15)
};
static uint32_t BCMI_TSCO_DPLL_XGXS_DSC_RX_DFE_TAP4_CD_STS_DPLLr_fields[] =
{
    /* RXD_DFE_TAP4_STATUS:0:5 */
    PHYMOD_SYMBOL_FIELD_ENCODE(1105, 5, 0),
    /* RXC_DFE_TAP4_STATUS:8:13 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(1079, 13, 8)
};
static uint32_t BCMI_TSCO_DPLL_XGXS_DSC_RX_GENERAL_CTL_DPLLr_fields[] =
{
    /* RX_AMS_FRC_SEL_VAL:0:0 */
    PHYMOD_SYMBOL_FIELD_ENCODE(1114, 0, 0),
    /* RX_AMS_FRC_SEL:1:1 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(1113, 1, 1)
};
static uint32_t BCMI_TSCO_DPLL_XGXS_DSC_RX_MISC_CTL_DPLLr_fields[] =
{
    /* RX_PFHI_ZERO_VAL:0:3 */
    PHYMOD_SYMBOL_FIELD_ENCODE(1169, 3, 0),
    /* RX_PFHI_CAPBW_VAL:4:7 */
    PHYMOD_SYMBOL_FIELD_ENCODE(1167, 7, 4),
    /* RX_PFHI_INDBW_VAL:8:10 */
    PHYMOD_SYMBOL_FIELD_ENCODE(1168, 10, 8),
    /* RX_PFLOW_CTRL_VAL:11:13 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(1170, 13, 11)
};
static uint32_t BCMI_TSCO_DPLL_XGXS_DSC_RX_PF_CTL_DC_OFFS_AND_VGA_DPLLr_fields[] =
{
    /* RX_VGA_VAL:0:5 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(1195, 5, 0)
};
static uint32_t BCMI_TSCO_DPLL_XGXS_DSC_RX_PI_CNT_BIN_D_DPLLr_fields[] =
{
    /* CNT_BIN_D:0:7 */
    PHYMOD_SYMBOL_FIELD_ENCODE(266, 7, 0),
    /* CNT_BIN_DQ:8:15 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(267, 15, 8)
};
static uint32_t BCMI_TSCO_DPLL_XGXS_DSC_RX_PI_CNT_BIN_LD_DPLLr_fields[] =
{
    /* CNT_BIN_L_LD:0:7 */
    PHYMOD_SYMBOL_FIELD_ENCODE(272, 7, 0),
    /* CNT_BIN_D_LD:8:15 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(268, 15, 8)
};
static uint32_t BCMI_TSCO_DPLL_XGXS_DSC_RX_PI_CNT_BIN_L_DPLLr_fields[] =
{
    /* CNT_BIN_L:0:7 */
    PHYMOD_SYMBOL_FIELD_ENCODE(270, 7, 0),
    /* CNT_BIN_LQ:8:15 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(271, 15, 8)
};
static uint32_t BCMI_TSCO_DPLL_XGXS_DSC_RX_PI_CNT_BIN_PD_DPLLr_fields[] =
{
    /* CNT_BIN_P_PD:0:7 */
    PHYMOD_SYMBOL_FIELD_ENCODE(275, 7, 0),
    /* CNT_BIN_D_PD:8:15 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(269, 15, 8)
};
static uint32_t BCMI_TSCO_DPLL_XGXS_DSC_RX_PI_CNT_BIN_P_DPLLr_fields[] =
{
    /* CNT_BIN_P:0:7 */
    PHYMOD_SYMBOL_FIELD_ENCODE(273, 7, 0),
    /* CNT_BIN_PQ:8:15 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(274, 15, 8)
};
static uint32_t BCMI_TSCO_DPLL_XGXS_DSC_SCRATCH_DPLLr_fields[] =
{
    /* UC_DSC_SCRATCH:0:15 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(1421, 15, 0)
};
static uint32_t BCMI_TSCO_DPLL_XGXS_DSC_SLCRS_WRITE_CTL_DPLLr_fields[] =
{
    /* RX_AFE_OVERRIDE_SEL:0:3 */
    PHYMOD_SYMBOL_FIELD_ENCODE(1109, 3, 0),
    /* RX_AMS_BY_PASS_AUTO_UPDATE:4:4 */
    PHYMOD_SYMBOL_FIELD_ENCODE(1112, 4, 4),
    /* RX_AMS_UPDATE_SYNC:5:5 */
    PHYMOD_SYMBOL_FIELD_ENCODE(1115, 5, 5),
    /* RX_AFE_OVERRIDE_VAL:6:14 */
    PHYMOD_SYMBOL_FIELD_ENCODE(1110, 14, 6),
    /* RX_AFE_OVERRIDE_WRITE:15:15 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(1111, 15, 15)
};
static uint32_t BCMI_TSCO_DPLL_XGXS_DSC_SM_CTL0_DPLLr_fields[] =
{
    /* EEE_MODE_EN:1:1 */
    PHYMOD_SYMBOL_FIELD_ENCODE(360, 1, 1),
    /* RESERVED_DSC_D_0:2:4 */
    PHYMOD_SYMBOL_FIELD_ENCODE(928, 4, 2),
    /* UC_TUNE_EN:5:5 */
    PHYMOD_SYMBOL_FIELD_ENCODE(1425, 5, 5),
    /* RESERVED_DSC_D_1:6:8 */
    PHYMOD_SYMBOL_FIELD_ENCODE(929, 8, 6),
    /* RESERVED_DSC_D_2:11:11 */
    PHYMOD_SYMBOL_FIELD_ENCODE(930, 11, 11),
    /* UC_ACK_DSC_RESTART:13:13 */
    PHYMOD_SYMBOL_FIELD_ENCODE(1414, 13, 13),
    /* UC_ACK_DSC_CONFIG:14:14 */
    PHYMOD_SYMBOL_FIELD_ENCODE(1413, 14, 14),
    /* RESERVED_DSC_D_3:15:15 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(931, 15, 15)
};
static uint32_t BCMI_TSCO_DPLL_XGXS_DSC_SM_CTL1_DPLLr_fields[] =
{
    /* RX_DSC_LOCK_FRC:0:0 */
    PHYMOD_SYMBOL_FIELD_ENCODE(1126, 0, 0),
    /* RX_DSC_LOCK_FRC_VAL:1:1 */
    PHYMOD_SYMBOL_FIELD_ENCODE(1127, 1, 1),
    /* RESERVED_DSC_D_5:2:13 */
    PHYMOD_SYMBOL_FIELD_ENCODE(933, 13, 2),
    /* RESERVED_DSC_D_4:14:14 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(932, 14, 14)
};
static uint32_t BCMI_TSCO_DPLL_XGXS_DSC_SM_CTL9_DPLLr_fields[] =
{
    /* RX_RESTART_PMD:0:0 */
    PHYMOD_SYMBOL_FIELD_ENCODE(1185, 0, 0),
    /* RX_RESTART_PMD_HOLD:1:1 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(1186, 1, 1)
};
static uint32_t BCMI_TSCO_DPLL_XGXS_DSC_SM_STS_DSC_ST_DPLLr_fields[] =
{
    /* DSC_SM_READY_FOR_CMD:0:0 */
    PHYMOD_SYMBOL_FIELD_ENCODE(321, 0, 0),
    /* DSC_SM_GP_UC_REQ:1:6 */
    PHYMOD_SYMBOL_FIELD_ENCODE(320, 6, 1),
    /* DSC_SM_SCRATCH:8:10 */
    PHYMOD_SYMBOL_FIELD_ENCODE(322, 10, 8),
    /* DSC_STATE:11:15 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(323, 15, 11)
};
static uint32_t BCMI_TSCO_DPLL_XGXS_DSC_SM_STS_DSC_ST_ONE_HOT_DPLLr_fields[] =
{
    /* DSC_STATE_ONE_HOT:0:9 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(324, 9, 0)
};
static uint32_t BCMI_TSCO_DPLL_XGXS_DSC_UC_CTL_DPLLr_fields[] =
{
    /* UC_DSC_GP_UC_REQ:0:5 */
    PHYMOD_SYMBOL_FIELD_ENCODE(1419, 5, 0),
    /* UC_DSC_ERROR_FOUND:6:6 */
    PHYMOD_SYMBOL_FIELD_ENCODE(1418, 6, 6),
    /* UC_DSC_READY_FOR_CMD:7:7 */
    PHYMOD_SYMBOL_FIELD_ENCODE(1420, 7, 7),
    /* UC_DSC_SUPP_INFO:8:15 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(1422, 15, 8)
};
static uint32_t BCMI_TSCO_DPLL_XGXS_DSC_VGA_DATA_THR_STS_DPLLr_fields[] =
{
    /* RX_DATA05_STATUS:0:7 */
    PHYMOD_SYMBOL_FIELD_ENCODE(1122, 7, 0),
    /* RX_DATA14_STATUS:8:15 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(1123, 15, 8)
};
static uint32_t BCMI_TSCO_DPLL_XGXS_DSC_VGA_D_THR_STS_DPLLr_fields[] =
{
    /* RX_DATA23_STATUS:0:7 */
    PHYMOD_SYMBOL_FIELD_ENCODE(1124, 7, 0),
    /* RX_VGA_STATUS:8:13 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(1194, 13, 8)
};
static uint32_t BCMI_TSCO_DPLL_XGXS_DSC_VGA_PHASE_THR_STS_DPLLr_fields[] =
{
    /* RX_PHASE02_STATUS:0:7 */
    PHYMOD_SYMBOL_FIELD_ENCODE(1171, 7, 0),
    /* RX_PHASE1_STATUS:8:15 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(1172, 15, 8)
};
static uint32_t BCMI_TSCO_DPLL_XGXS_FRACTIONAL_DIV_DPLLr_fields[] =
{
    /* SYNCE_FRACTIONAL_DIVSOR_CFG:0:15 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(1239, 15, 0)
};
static uint32_t BCMI_TSCO_DPLL_XGXS_INTEGER_DIV_DPLLr_fields[] =
{
    /* SYNCE_MODE_STAGE0:0:1 */
    PHYMOD_SYMBOL_FIELD_ENCODE(1240, 1, 0),
    /* SYNCE_MODE_STAGE1:2:3 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(1241, 3, 2)
};
static uint32_t BCMI_TSCO_DPLL_XGXS_LNKTRNIR_BASE_R_LP_COEFF_UPD_DPLLr_fields[] =
{
    /* LINKTRN_IEEE_LP_COEFF_UPDATE:0:15 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(469, 15, 0)
};
static uint32_t BCMI_TSCO_DPLL_XGXS_LNKTRNIR_BASE_R_LP_STS_REP_DPLLr_fields[] =
{
    /* LINKTRN_IEEE_LP_STATUS_REPORT:0:15 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(470, 15, 0)
};
static uint32_t BCMI_TSCO_DPLL_XGXS_LNKTRNIT_BASE_R_LD_COEFF_UPD_DPLLr_fields[] =
{
    /* LINKTRN_IEEE_LD_COEFF_UPDATE:0:15 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(467, 15, 0)
};
static uint32_t BCMI_TSCO_DPLL_XGXS_LNKTRNIT_BASE_R_LD_STS_REP_DPLLr_fields[] =
{
    /* LINKTRN_IEEE_LD_STATUS_REPORT:0:15 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(468, 15, 0)
};
static uint32_t BCMI_TSCO_DPLL_XGXS_LNKTRNIT_BASE_R_PMD_CTL_DPLLr_fields[] =
{
    /* LINKTRN_IEEE_RESTART_TRAINING:0:0 */
    PHYMOD_SYMBOL_FIELD_ENCODE(472, 0, 0),
    /* LINKTRN_IEEE_TRAINING_ENABLE:1:1 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(473, 1, 1)
};
static uint32_t BCMI_TSCO_DPLL_XGXS_LNKTRNIT_BASE_R_PMD_STS_DPLLr_fields[] =
{
    /* LINKTRN_IEEE_RECEIVER_STATUS:0:0 */
    PHYMOD_SYMBOL_FIELD_ENCODE(471, 0, 0),
    /* LINKTRN_IEEE_FRAME_LOCK:1:1 */
    PHYMOD_SYMBOL_FIELD_ENCODE(466, 1, 1),
    /* LINKTRN_IEEE_TRAINING_STATUS:2:2 */
    PHYMOD_SYMBOL_FIELD_ENCODE(475, 2, 2),
    /* LINKTRN_IEEE_TRAINING_FAILURE:3:3 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(474, 3, 3)
};
static uint32_t BCMI_TSCO_DPLL_XGXS_LNKTRNUR_CTL0_DPLLr_fields[] =
{
    /* RESERVED_LINKTRN_USER_RX_0:0:4 */
    PHYMOD_SYMBOL_FIELD_ENCODE(934, 4, 0),
    /* LINKTRN_RX_OSX1_MODE_FRCVAL:5:5 */
    PHYMOD_SYMBOL_FIELD_ENCODE(478, 5, 5),
    /* LINKTRN_RX_OSX1_MODE_FRC:6:6 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(477, 6, 6)
};
static uint32_t BCMI_TSCO_DPLL_XGXS_LNKTRNUT_STS0_DPLLr_fields[] =
{
    /* LINKTRN_LOCAL_RX_READY:0:0 */
    PHYMOD_SYMBOL_FIELD_ENCODE(476, 0, 0),
    /* LINKTRN_TRAINING_FSM_SIGNAL_DETECT:1:1 */
    PHYMOD_SYMBOL_FIELD_ENCODE(480, 1, 1),
    /* LINKTRN_XMT_COEFF_UPDATE_PARITY:4:4 */
    PHYMOD_SYMBOL_FIELD_ENCODE(481, 4, 4),
    /* LINKTRN_XMT_STATUS_REPORT_PARITY:5:5 */
    PHYMOD_SYMBOL_FIELD_ENCODE(482, 5, 5),
    /* LINKTRN_SM_CURRENT_STATE:12:14 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(479, 14, 12)
};
static uint32_t BCMI_TSCO_DPLL_XGXS_LN_ADDR0_DPLLr_fields[] =
{
    /* RX_LANE_ADDR_0:0:4 */
    PHYMOD_SYMBOL_FIELD_ENCODE(1130, 4, 0),
    /* TX_LANE_ADDR_0:8:12 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(1325, 12, 8)
};
static uint32_t BCMI_TSCO_DPLL_XGXS_LN_ADDR1_DPLLr_fields[] =
{
    /* RX_LANE_ADDR_1:0:4 */
    PHYMOD_SYMBOL_FIELD_ENCODE(1131, 4, 0),
    /* TX_LANE_ADDR_1:8:12 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(1326, 12, 8)
};
static uint32_t BCMI_TSCO_DPLL_XGXS_LN_ADDR2_DPLLr_fields[] =
{
    /* RX_LANE_ADDR_2:0:4 */
    PHYMOD_SYMBOL_FIELD_ENCODE(1132, 4, 0),
    /* TX_LANE_ADDR_2:8:12 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(1327, 12, 8)
};
static uint32_t BCMI_TSCO_DPLL_XGXS_LN_ADDR3_DPLLr_fields[] =
{
    /* RX_LANE_ADDR_3:0:4 */
    PHYMOD_SYMBOL_FIELD_ENCODE(1133, 4, 0),
    /* TX_LANE_ADDR_3:8:12 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(1328, 12, 8)
};
static uint32_t BCMI_TSCO_DPLL_XGXS_LN_ADDR4_DPLLr_fields[] =
{
    /* RX_LANE_ADDR_4:0:4 */
    PHYMOD_SYMBOL_FIELD_ENCODE(1134, 4, 0),
    /* TX_LANE_ADDR_4:8:12 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(1329, 12, 8)
};
static uint32_t BCMI_TSCO_DPLL_XGXS_LN_ADDR5_DPLLr_fields[] =
{
    /* RX_LANE_ADDR_5:0:4 */
    PHYMOD_SYMBOL_FIELD_ENCODE(1135, 4, 0),
    /* TX_LANE_ADDR_5:8:12 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(1330, 12, 8)
};
static uint32_t BCMI_TSCO_DPLL_XGXS_LN_ADDR6_DPLLr_fields[] =
{
    /* RX_LANE_ADDR_6:0:4 */
    PHYMOD_SYMBOL_FIELD_ENCODE(1136, 4, 0),
    /* TX_LANE_ADDR_6:8:12 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(1331, 12, 8)
};
static uint32_t BCMI_TSCO_DPLL_XGXS_LN_ADDR7_DPLLr_fields[] =
{
    /* RX_LANE_ADDR_7:0:4 */
    PHYMOD_SYMBOL_FIELD_ENCODE(1137, 4, 0),
    /* TX_LANE_ADDR_7:8:12 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(1332, 12, 8)
};
static uint32_t BCMI_TSCO_DPLL_XGXS_LN_CFG_FWAPI_DATA0_DPLLr_fields[] =
{
    /* LANE_CFG_FWAPI_DATA0:0:15 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(453, 15, 0)
};
static uint32_t BCMI_TSCO_DPLL_XGXS_LN_CFG_FWAPI_DATA1_DPLLr_fields[] =
{
    /* LANE_CFG_FWAPI_DATA1:0:15 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(454, 15, 0)
};
static uint32_t BCMI_TSCO_DPLL_XGXS_MAIN0_DEVINPKG5_DPLLr_fields[] =
{
    /* CLAUSE22:0:0 */
    PHYMOD_SYMBOL_FIELD_ENCODE(263, 0, 0),
    /* PMA_PMD:1:1 */
    PHYMOD_SYMBOL_FIELD_ENCODE(780, 1, 1),
    /* WIS:2:2 */
    PHYMOD_SYMBOL_FIELD_ENCODE(1432, 2, 2),
    /* PCS_XS:3:3 */
    PHYMOD_SYMBOL_FIELD_ENCODE(766, 3, 3),
    /* PHY_XS:4:4 */
    PHYMOD_SYMBOL_FIELD_ENCODE(771, 4, 4),
    /* DTE_XS:5:5 */
    PHYMOD_SYMBOL_FIELD_ENCODE(326, 5, 5),
    /* TC:6:6 */
    PHYMOD_SYMBOL_FIELD_ENCODE(1242, 6, 6),
    /* AN:7:7 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(146, 7, 7)
};
static uint32_t BCMI_TSCO_DPLL_XGXS_MAIN0_ECC_1B_ERR_INTR_EN_DPLLr_fields[] =
{
    /* ECC_1B_ERR_INTR_EN_RSFEC_RBUF_MPP:1:1 */
    PHYMOD_SYMBOL_FIELD_ENCODE(330, 1, 1),
    /* ECC_1B_ERR_INTR_EN_RSFEC_MPP:3:3 */
    PHYMOD_SYMBOL_FIELD_ENCODE(329, 3, 3),
    /* ECC_1B_ERR_INTR_EN_DESKEW:5:5 */
    PHYMOD_SYMBOL_FIELD_ENCODE(328, 5, 5),
    /* ECC_1B_ERR_INTR_EN_SPD_TBL:6:6 */
    PHYMOD_SYMBOL_FIELD_ENCODE(332, 6, 6),
    /* ECC_1B_ERR_INTR_EN_AM_TBL:7:7 */
    PHYMOD_SYMBOL_FIELD_ENCODE(327, 7, 7),
    /* ECC_1B_ERR_INTR_EN_UM_TBL:8:8 */
    PHYMOD_SYMBOL_FIELD_ENCODE(334, 8, 8),
    /* ECC_1B_ERR_INTR_EN_TX_1588:9:9 */
    PHYMOD_SYMBOL_FIELD_ENCODE(333, 9, 9),
    /* ECC_1B_ERR_INTR_EN_RX_1588_MPP:12:12 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(331, 12, 12)
};
static uint32_t BCMI_TSCO_DPLL_XGXS_MAIN0_ECC_2B_ERR_INTR_EN_DPLLr_fields[] =
{
    /* ECC_2B_ERR_INTR_EN_RSFEC_RBUF_MPP:1:1 */
    PHYMOD_SYMBOL_FIELD_ENCODE(338, 1, 1),
    /* ECC_2B_ERR_INTR_EN_RSFEC_MPP:3:3 */
    PHYMOD_SYMBOL_FIELD_ENCODE(337, 3, 3),
    /* ECC_2B_ERR_INTR_EN_DESKEW:5:5 */
    PHYMOD_SYMBOL_FIELD_ENCODE(336, 5, 5),
    /* ECC_2B_ERR_INTR_EN_SPD_TBL:6:6 */
    PHYMOD_SYMBOL_FIELD_ENCODE(340, 6, 6),
    /* ECC_2B_ERR_INTR_EN_AM_TBL:7:7 */
    PHYMOD_SYMBOL_FIELD_ENCODE(335, 7, 7),
    /* ECC_2B_ERR_INTR_EN_UM_TBL:8:8 */
    PHYMOD_SYMBOL_FIELD_ENCODE(342, 8, 8),
    /* ECC_2B_ERR_INTR_EN_TX_1588:9:9 */
    PHYMOD_SYMBOL_FIELD_ENCODE(341, 9, 9),
    /* ECC_2B_ERR_INTR_EN_RX_1588_MPP:12:12 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(339, 12, 12)
};
static uint32_t BCMI_TSCO_DPLL_XGXS_MAIN0_ECC_CORRUPT_CTL0_DPLLr_fields[] =
{
    /* ECC_CORRUPT_RSFEC_RBUF_MPP:2:3 */
    PHYMOD_SYMBOL_FIELD_ENCODE(346, 3, 2),
    /* ECC_CORRUPT_RSFEC_MPP:6:7 */
    PHYMOD_SYMBOL_FIELD_ENCODE(345, 7, 6),
    /* ECC_CORRUPT_DESKEW:10:11 */
    PHYMOD_SYMBOL_FIELD_ENCODE(344, 11, 10),
    /* ECC_CORRUPT_SPD_TBL:12:13 */
    PHYMOD_SYMBOL_FIELD_ENCODE(348, 13, 12),
    /* ECC_CORRUPT_AM_TBL:14:15 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(343, 15, 14)
};
static uint32_t BCMI_TSCO_DPLL_XGXS_MAIN0_ECC_CORRUPT_CTL1_DPLLr_fields[] =
{
    /* ECC_CORRUPT_UM_TBL:0:1 */
    PHYMOD_SYMBOL_FIELD_ENCODE(350, 1, 0),
    /* ECC_CORRUPT_TX_1588:2:3 */
    PHYMOD_SYMBOL_FIELD_ENCODE(349, 3, 2),
    /* ECC_CORRUPT_RX_1588_MPP:8:9 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(347, 9, 8)
};
static uint32_t BCMI_TSCO_DPLL_XGXS_MAIN0_ECC_DIS_CTL_DPLLr_fields[] =
{
    /* ECC_DISABLE_RSFEC_RBUF_MPP:1:1 */
    PHYMOD_SYMBOL_FIELD_ENCODE(354, 1, 1),
    /* ECC_DISABLE_RSFEC_MPP:3:3 */
    PHYMOD_SYMBOL_FIELD_ENCODE(353, 3, 3),
    /* ECC_DISABLE_DESKEW:5:5 */
    PHYMOD_SYMBOL_FIELD_ENCODE(352, 5, 5),
    /* ECC_DISABLE_SPD_TBL:6:6 */
    PHYMOD_SYMBOL_FIELD_ENCODE(356, 6, 6),
    /* ECC_DISABLE_AM_TBL:7:7 */
    PHYMOD_SYMBOL_FIELD_ENCODE(351, 7, 7),
    /* ECC_DISABLE_UM_TBL:8:8 */
    PHYMOD_SYMBOL_FIELD_ENCODE(358, 8, 8),
    /* ECC_DISABLE_TX_1588:9:9 */
    PHYMOD_SYMBOL_FIELD_ENCODE(357, 9, 9),
    /* ECC_DISABLE_RX_1588_MPP:12:12 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(355, 12, 12)
};
static uint32_t BCMI_TSCO_DPLL_XGXS_MAIN0_SERDESID_DPLLr_fields[] =
{
    /* MODEL_NUMBER:0:5 */
    PHYMOD_SYMBOL_FIELD_ENCODE(705, 5, 0),
    /* TECH_PROC:6:8 */
    PHYMOD_SYMBOL_FIELD_ENCODE(1244, 8, 6),
    /* BONDING:9:10 */
    PHYMOD_SYMBOL_FIELD_ENCODE(235, 10, 9),
    /* REV_NUMBER:11:13 */
    PHYMOD_SYMBOL_FIELD_ENCODE(957, 13, 11),
    /* REV_LETTER:14:15 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(956, 15, 14)
};
static uint32_t BCMI_TSCO_DPLL_XGXS_MAIN0_SETUP_DPLLr_fields[] =
{
    /* LOW_LATENCY_TDM_MODE:0:1 */
    PHYMOD_SYMBOL_FIELD_ENCODE(526, 1, 0),
    /* FCLK_SEL:2:2 */
    PHYMOD_SYMBOL_FIELD_ENCODE(398, 2, 2),
    /* RESOLVED_PORT_MODE_CONTROL:3:3 */
    PHYMOD_SYMBOL_FIELD_ENCODE(939, 3, 3),
    /* PORT_MODE_SEL:4:6 */
    PHYMOD_SYMBOL_FIELD_ENCODE(807, 6, 4),
    /* REFCLK_SEL:7:9 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(863, 9, 7)
};
static uint32_t BCMI_TSCO_DPLL_XGXS_MAIN0_TICK_CTL0_DPLLr_fields[] =
{
    /* TICK_DENOMINATOR:2:11 */
    PHYMOD_SYMBOL_FIELD_ENCODE(1245, 11, 2),
    /* TICK_NUMERATOR_LOWER:12:15 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(1246, 15, 12)
};
static uint32_t BCMI_TSCO_DPLL_XGXS_MAIN0_TICK_CTL1_DPLLr_fields[] =
{
    /* TICK_NUMERATOR_UPPER:0:14 */
    PHYMOD_SYMBOL_FIELD_ENCODE(1247, 14, 0),
    /* TICK_OVERRIDE:15:15 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(1248, 15, 15)
};
static uint32_t BCMI_TSCO_DPLL_XGXS_MAIN0_TM_CTL_DPLLr_fields[] =
{
    /* SRF_MEM_TM:0:7 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(1224, 7, 0)
};
static uint32_t BCMI_TSCO_DPLL_XGXS_MDIO_AER_DPLLr_fields[] =
{
    /* MDIO_AER:0:10 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(548, 10, 0)
};
static uint32_t BCMI_TSCO_DPLL_XGXS_MDIO_BCST_PORT_ADDR_DPLLr_fields[] =
{
    /* MDIO_BRCST_PORT_ADDR:0:4 */
    PHYMOD_SYMBOL_FIELD_ENCODE(549, 4, 0),
    /* MDIO_DRV_COMCLK:15:15 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(556, 15, 15)
};
static uint32_t BCMI_TSCO_DPLL_XGXS_MDIO_MMD_SEL_DPLLr_fields[] =
{
    /* MDIO_DEV_ID0_EN:0:0 */
    PHYMOD_SYMBOL_FIELD_ENCODE(552, 0, 0),
    /* MDIO_DEV_PMD_EN:2:2 */
    PHYMOD_SYMBOL_FIELD_ENCODE(555, 2, 2),
    /* MDIO_DEV_AN_EN:3:3 */
    PHYMOD_SYMBOL_FIELD_ENCODE(550, 3, 3),
    /* MDIO_DEV_PHY_EN:4:4 */
    PHYMOD_SYMBOL_FIELD_ENCODE(554, 4, 4),
    /* MDIO_DEV_DTE_EN:5:5 */
    PHYMOD_SYMBOL_FIELD_ENCODE(551, 5, 5),
    /* MDIO_DEV_PCS_EN:6:6 */
    PHYMOD_SYMBOL_FIELD_ENCODE(553, 6, 6),
    /* MDIO_MULTI_MMDS_EN:14:14 */
    PHYMOD_SYMBOL_FIELD_ENCODE(559, 14, 14),
    /* MDIO_MULTI_PRTS_EN:15:15 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(560, 15, 15)
};
static uint32_t BCMI_TSCO_DPLL_XGXS_PATGEN_PATGEN_SEQ0_DPLLr_fields[] =
{
    /* PATT_GEN_SEQ_0:0:15 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(747, 15, 0)
};
static uint32_t BCMI_TSCO_DPLL_XGXS_PATGEN_PATGEN_SEQ1_DPLLr_fields[] =
{
    /* PATT_GEN_SEQ_1:0:15 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(748, 15, 0)
};
static uint32_t BCMI_TSCO_DPLL_XGXS_PATGEN_PATGEN_SEQ2_DPLLr_fields[] =
{
    /* PATT_GEN_SEQ_2:0:15 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(754, 15, 0)
};
static uint32_t BCMI_TSCO_DPLL_XGXS_PATGEN_PATGEN_SEQ3_DPLLr_fields[] =
{
    /* PATT_GEN_SEQ_3:0:15 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(755, 15, 0)
};
static uint32_t BCMI_TSCO_DPLL_XGXS_PATGEN_PATGEN_SEQ4_DPLLr_fields[] =
{
    /* PATT_GEN_SEQ_4:0:15 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(756, 15, 0)
};
static uint32_t BCMI_TSCO_DPLL_XGXS_PATGEN_PATGEN_SEQ5_DPLLr_fields[] =
{
    /* PATT_GEN_SEQ_5:0:15 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(757, 15, 0)
};
static uint32_t BCMI_TSCO_DPLL_XGXS_PATGEN_PATGEN_SEQ6_DPLLr_fields[] =
{
    /* PATT_GEN_SEQ_6:0:15 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(758, 15, 0)
};
static uint32_t BCMI_TSCO_DPLL_XGXS_PATGEN_PATGEN_SEQ7_DPLLr_fields[] =
{
    /* PATT_GEN_SEQ_7:0:15 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(759, 15, 0)
};
static uint32_t BCMI_TSCO_DPLL_XGXS_PATGEN_PATGEN_SEQ8_DPLLr_fields[] =
{
    /* PATT_GEN_SEQ_8:0:15 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(760, 15, 0)
};
static uint32_t BCMI_TSCO_DPLL_XGXS_PATGEN_PATGEN_SEQ9_DPLLr_fields[] =
{
    /* PATT_GEN_SEQ_9:0:15 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(761, 15, 0)
};
static uint32_t BCMI_TSCO_DPLL_XGXS_PATGEN_PATGEN_SEQ_10_DPLLr_fields[] =
{
    /* PATT_GEN_SEQ_10:0:15 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(749, 15, 0)
};
static uint32_t BCMI_TSCO_DPLL_XGXS_PATGEN_PATGEN_SEQ_11_DPLLr_fields[] =
{
    /* PATT_GEN_SEQ_11:0:15 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(750, 15, 0)
};
static uint32_t BCMI_TSCO_DPLL_XGXS_PATGEN_PATGEN_SEQ_12_DPLLr_fields[] =
{
    /* PATT_GEN_SEQ_12:0:15 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(751, 15, 0)
};
static uint32_t BCMI_TSCO_DPLL_XGXS_PATGEN_PATGEN_SEQ_13_DPLLr_fields[] =
{
    /* PATT_GEN_SEQ_13:0:15 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(752, 15, 0)
};
static uint32_t BCMI_TSCO_DPLL_XGXS_PATGEN_PATGEN_SEQ_14_DPLLr_fields[] =
{
    /* PATT_GEN_SEQ_14:0:15 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(753, 15, 0)
};
static uint32_t BCMI_TSCO_DPLL_XGXS_PHYID2_DPLLr_fields[] =
{
    /* REGID1:0:15 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(864, 15, 0)
};
static uint32_t BCMI_TSCO_DPLL_XGXS_PHYID3_DPLLr_fields[] =
{
    /* REGID2:0:15 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(865, 15, 0)
};
static uint32_t BCMI_TSCO_DPLL_XGXS_PKTGEN_CTL1_DPLLr_fields[] =
{
    /* TX_TEST_PORT_SEL:0:0 */
    PHYMOD_SYMBOL_FIELD_ENCODE(1407, 0, 0),
    /* PRTP_DATA_PATTERN_SEL:1:1 */
    PHYMOD_SYMBOL_FIELD_ENCODE(851, 1, 1),
    /* RX_PORT_SEL:2:2 */
    PHYMOD_SYMBOL_FIELD_ENCODE(1183, 2, 2),
    /* RX_PRTP_EN:3:3 */
    PHYMOD_SYMBOL_FIELD_ENCODE(1184, 3, 3),
    /* TX_PRTP_EN:4:4 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(1401, 4, 4)
};
static uint32_t BCMI_TSCO_DPLL_XGXS_PKTGEN_ERRMASK0_DPLLr_fields[] =
{
    /* ERROR_MASK_15_0:0:15 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(376, 15, 0)
};
static uint32_t BCMI_TSCO_DPLL_XGXS_PKTGEN_ERRMASK1_DPLLr_fields[] =
{
    /* ERROR_MASK_31_16:0:15 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(377, 15, 0)
};
static uint32_t BCMI_TSCO_DPLL_XGXS_PKTGEN_ERRMASK2_DPLLr_fields[] =
{
    /* ERROR_MASK_47_32:0:15 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(378, 15, 0)
};
static uint32_t BCMI_TSCO_DPLL_XGXS_PKTGEN_ERRMASK3_DPLLr_fields[] =
{
    /* ERROR_MASK_63_48:0:15 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(379, 15, 0)
};
static uint32_t BCMI_TSCO_DPLL_XGXS_PKTGEN_ERRMASK4_DPLLr_fields[] =
{
    /* ERROR_MASK_79_64:0:15 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(380, 15, 0)
};
static uint32_t BCMI_TSCO_DPLL_XGXS_PKTGEN_GLASTEST_ACTADJ_DPLLr_fields[] =
{
    /* GLASTEST_ADJ:0:7 */
    PHYMOD_SYMBOL_FIELD_ENCODE(404, 7, 0),
    /* GLASTEST_EXP_51_48:8:11 */
    PHYMOD_SYMBOL_FIELD_ENCODE(413, 11, 8),
    /* GLASTEST_DAT_51_48:12:15 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(408, 15, 12)
};
static uint32_t BCMI_TSCO_DPLL_XGXS_PKTGEN_GLASTEST_ACTDATA0_DPLLr_fields[] =
{
    /* GLASTEST_DAT_15_0:0:15 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(405, 15, 0)
};
static uint32_t BCMI_TSCO_DPLL_XGXS_PKTGEN_GLASTEST_ACTDATA1_DPLLr_fields[] =
{
    /* GLASTEST_DAT_31_16:0:15 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(406, 15, 0)
};
static uint32_t BCMI_TSCO_DPLL_XGXS_PKTGEN_GLASTEST_ACTDATA2_DPLLr_fields[] =
{
    /* GLASTEST_DAT_47_32:0:15 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(407, 15, 0)
};
static uint32_t BCMI_TSCO_DPLL_XGXS_PKTGEN_GLASTEST_CTL_DPLLr_fields[] =
{
    /* GLASTEST_EN:0:0 */
    PHYMOD_SYMBOL_FIELD_ENCODE(409, 0, 0),
    /* GLASTEST_ONESHOT:1:1 */
    PHYMOD_SYMBOL_FIELD_ENCODE(415, 1, 1),
    /* GLASTEST_ID:2:6 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(414, 6, 2)
};
static uint32_t BCMI_TSCO_DPLL_XGXS_PKTGEN_GLASTEST_EXP0_DPLLr_fields[] =
{
    /* GLASTEST_EXP_15_0:0:15 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(410, 15, 0)
};
static uint32_t BCMI_TSCO_DPLL_XGXS_PKTGEN_GLASTEST_EXP1_DPLLr_fields[] =
{
    /* GLASTEST_EXP_31_16:0:15 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(411, 15, 0)
};
static uint32_t BCMI_TSCO_DPLL_XGXS_PKTGEN_GLASTEST_EXP2_DPLLr_fields[] =
{
    /* GLASTEST_EXP_47_32:0:15 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(412, 15, 0)
};
static uint32_t BCMI_TSCO_DPLL_XGXS_PKTGEN_PCS_SEEDA0_DPLLr_fields[] =
{
    /* SEEDA0:0:15 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(1200, 15, 0)
};
static uint32_t BCMI_TSCO_DPLL_XGXS_PKTGEN_PCS_SEEDA1_DPLLr_fields[] =
{
    /* SEEDA1:0:15 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(1201, 15, 0)
};
static uint32_t BCMI_TSCO_DPLL_XGXS_PKTGEN_PCS_SEEDA2_DPLLr_fields[] =
{
    /* SEEDA2:0:15 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(1202, 15, 0)
};
static uint32_t BCMI_TSCO_DPLL_XGXS_PKTGEN_PCS_SEEDA3_DPLLr_fields[] =
{
    /* SEEDA3:0:9 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(1203, 9, 0)
};
static uint32_t BCMI_TSCO_DPLL_XGXS_PKTGEN_PCS_SEEDB0_DPLLr_fields[] =
{
    /* SEEDB0:0:15 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(1204, 15, 0)
};
static uint32_t BCMI_TSCO_DPLL_XGXS_PKTGEN_PCS_SEEDB1_DPLLr_fields[] =
{
    /* SEEDB1:0:15 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(1205, 15, 0)
};
static uint32_t BCMI_TSCO_DPLL_XGXS_PKTGEN_PCS_SEEDB2_DPLLr_fields[] =
{
    /* SEEDB2:0:15 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(1206, 15, 0)
};
static uint32_t BCMI_TSCO_DPLL_XGXS_PKTGEN_PCS_SEEDB3_DPLLr_fields[] =
{
    /* SEEDB3:0:9 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(1207, 9, 0)
};
static uint32_t BCMI_TSCO_DPLL_XGXS_PLL_CAL_PLL_CALCTL6_DPLLr_fields[] =
{
    /* CAL_TH:0:2 */
    PHYMOD_SYMBOL_FIELD_ENCODE(239, 2, 0),
    /* RESCAL_FRC_VAL:4:7 */
    PHYMOD_SYMBOL_FIELD_ENCODE(868, 7, 4),
    /* RESCAL_FRC:8:8 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(867, 8, 8)
};
static uint32_t BCMI_TSCO_DPLL_XGXS_PLL_CAL_PLL_CALSTS0_DPLLr_fields[] =
{
    /* PLL_RANGE:0:6 */
    PHYMOD_SYMBOL_FIELD_ENCODE(778, 6, 0),
    /* PLL_LOCK_BAR_STKY:8:8 */
    PHYMOD_SYMBOL_FIELD_ENCODE(777, 8, 8),
    /* PLL_LOCK:9:9 */
    PHYMOD_SYMBOL_FIELD_ENCODE(776, 9, 9),
    /* CAL_VALID:10:10 */
    PHYMOD_SYMBOL_FIELD_ENCODE(240, 10, 10),
    /* CAL_STATE:11:14 */
    PHYMOD_SYMBOL_FIELD_ENCODE(238, 14, 11),
    /* PLL_FAIL_STKY:15:15 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(775, 15, 15)
};
static uint32_t BCMI_TSCO_DPLL_XGXS_PLL_CTL0_DPLLr_fields[] =
{
    /* RESERVED_AMS_1_COM_1:0:9 */
    PHYMOD_SYMBOL_FIELD_ENCODE(870, 9, 0),
    /* AMS_PLL_TEST_VC:10:10 */
    PHYMOD_SYMBOL_FIELD_ENCODE(84, 10, 10),
    /* RESERVED_AMS_1_COM_0:11:12 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(869, 12, 11)
};
static uint32_t BCMI_TSCO_DPLL_XGXS_PLL_CTL1_DPLLr_fields[] =
{
    /* RESERVED_AMS_1_COM_2:0:14 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(871, 14, 0)
};
static uint32_t BCMI_TSCO_DPLL_XGXS_PLL_CTL2_DPLLr_fields[] =
{
    /* RESERVED_AMS_1_COM_3:0:13 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(872, 13, 0)
};
static uint32_t BCMI_TSCO_DPLL_XGXS_PLL_CTL3_DPLLr_fields[] =
{
    /* RESERVED_AMS_1_COM_4:0:6 */
    PHYMOD_SYMBOL_FIELD_ENCODE(873, 6, 0),
    /* AMS_PLL_BIAS_EN:7:7 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(24, 7, 7)
};
static uint32_t BCMI_TSCO_DPLL_XGXS_PLL_CTL4_DPLLr_fields[] =
{
    /* RESERVED_AMS_1_COM_5:0:15 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(874, 15, 0)
};
static uint32_t BCMI_TSCO_DPLL_XGXS_PLL_CTL5_DPLLr_fields[] =
{
    /* RESERVED_AMS_1_COM_6:0:15 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(875, 15, 0)
};
static uint32_t BCMI_TSCO_DPLL_XGXS_PLL_CTL6_DPLLr_fields[] =
{
    /* RESERVED_AMS_1_COM_7:0:15 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(876, 15, 0)
};
static uint32_t BCMI_TSCO_DPLL_XGXS_PLL_INTCTL0_DPLLr_fields[] =
{
    /* AMS_PLL_RTERM_SEL:0:0 */
    PHYMOD_SYMBOL_FIELD_ENCODE(71, 0, 0),
    /* AMS_PLL_DIV4_2_SEL:1:1 */
    PHYMOD_SYMBOL_FIELD_ENCODE(28, 1, 1),
    /* AMS_PLL_PWRDN:2:2 */
    PHYMOD_SYMBOL_FIELD_ENCODE(46, 2, 2),
    /* RESERVED_AMS_1_COM_8:3:3 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(877, 3, 3)
};
static uint32_t BCMI_TSCO_DPLL_XGXS_PLL_INTCTL1_DPLLr_fields[] =
{
    /* AMS_PLL_RESCAL_BG_SEL:7:7 */
    PHYMOD_SYMBOL_FIELD_ENCODE(66, 7, 7),
    /* AMS_PLL_RCAL_DIV2_SEL:8:8 */
    PHYMOD_SYMBOL_FIELD_ENCODE(58, 8, 8),
    /* AMS_PLL_RCAL_VCO_SEL:9:9 */
    PHYMOD_SYMBOL_FIELD_ENCODE(62, 9, 9),
    /* AMS_PLL_RESCAL_TP_SEL:10:10 */
    PHYMOD_SYMBOL_FIELD_ENCODE(68, 10, 10),
    /* AMS_PLL_VCOBUF_BIASCNTRL_SEL:11:11 */
    PHYMOD_SYMBOL_FIELD_ENCODE(89, 11, 11),
    /* AMS_PLL_VCOBUF_BANDCNTRL_SEL:12:12 */
    PHYMOD_SYMBOL_FIELD_ENCODE(87, 12, 12),
    /* AMS_PLL_VCOBUF_CMCNTRL_SEL:13:13 */
    PHYMOD_SYMBOL_FIELD_ENCODE(91, 13, 13),
    /* AMS_PLL_VCO_RBIAS_SEL:14:14 */
    PHYMOD_SYMBOL_FIELD_ENCODE(93, 14, 14),
    /* AMS_PLL_RCAL_PLL_SEL:15:15 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(60, 15, 15)
};
static uint32_t BCMI_TSCO_DPLL_XGXS_PLL_INTSTS0_DPLLr_fields[] =
{
    /* AMS_PLL_RESCAL_BG_MUX:0:3 */
    PHYMOD_SYMBOL_FIELD_ENCODE(65, 3, 0),
    /* AMS_PLL_RCAL_VCO_MUX:4:6 */
    PHYMOD_SYMBOL_FIELD_ENCODE(61, 6, 4),
    /* AMS_PLL_RCAL_DIV2_MUX:8:10 */
    PHYMOD_SYMBOL_FIELD_ENCODE(57, 10, 8),
    /* AMS_PLL_RCAL_PLL_MUX:12:14 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(59, 14, 12)
};
static uint32_t BCMI_TSCO_DPLL_XGXS_PLL_INTSTS1_DPLLr_fields[] =
{
    /* AMS_PLL_RESCAL_TP_MUX:0:2 */
    PHYMOD_SYMBOL_FIELD_ENCODE(67, 2, 0),
    /* AMS_PLL_VCO_RBIAS_MUX:3:5 */
    PHYMOD_SYMBOL_FIELD_ENCODE(92, 5, 3),
    /* AMS_PLL_VCOBUF_CMCNTRL_MUX:6:8 */
    PHYMOD_SYMBOL_FIELD_ENCODE(90, 8, 6),
    /* AMS_PLL_VCOBUF_BANDCNTRL_MUX:9:11 */
    PHYMOD_SYMBOL_FIELD_ENCODE(86, 11, 9),
    /* AMS_PLL_VCOBUF_BIASCNTRL_MUX:12:14 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(88, 14, 12)
};
static uint32_t BCMI_TSCO_DPLL_XGXS_PLL_STS_DPLLr_fields[] =
{
    /* AMS_PLL_PLL_STATUS:0:15 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(45, 15, 0)
};
static uint32_t BCMI_TSCO_DPLL_XGXS_PMD_X1_CTL_DPLLr_fields[] =
{
    /* CORE_DP_H_RSTB_OEN:0:0 */
    PHYMOD_SYMBOL_FIELD_ENCODE(284, 0, 0),
    /* CORE_DP_H_RSTB:1:1 */
    PHYMOD_SYMBOL_FIELD_ENCODE(283, 1, 1),
    /* POR_H_RSTB:2:2 */
    PHYMOD_SYMBOL_FIELD_ENCODE(808, 2, 2),
    /* CORE_MODE_SPEED_ID:3:8 */
    PHYMOD_SYMBOL_FIELD_ENCODE(289, 8, 3),
    /* CORE_MODE_SPARE:9:14 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(288, 14, 9)
};
static uint32_t BCMI_TSCO_DPLL_XGXS_PMD_X1_FCLK_PERIOD_DPLLr_fields[] =
{
    /* FCLK_FRAC_NS:0:15 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(397, 15, 0)
};
static uint32_t BCMI_TSCO_DPLL_XGXS_PMD_X1_PMD_X1_RX_MUX_SELS_DPLLr_fields[] =
{
    /* RX_PL7_SEL:8:8 */
    PHYMOD_SYMBOL_FIELD_ENCODE(1180, 8, 8),
    /* RX_PL6_SEL:9:9 */
    PHYMOD_SYMBOL_FIELD_ENCODE(1179, 9, 9),
    /* RX_PL5_SEL:10:10 */
    PHYMOD_SYMBOL_FIELD_ENCODE(1178, 10, 10),
    /* RX_PL4_SEL:11:11 */
    PHYMOD_SYMBOL_FIELD_ENCODE(1177, 11, 11),
    /* RX_PL3_SEL:12:12 */
    PHYMOD_SYMBOL_FIELD_ENCODE(1176, 12, 12),
    /* RX_PL2_SEL:13:13 */
    PHYMOD_SYMBOL_FIELD_ENCODE(1175, 13, 13),
    /* RX_PL1_SEL:14:14 */
    PHYMOD_SYMBOL_FIELD_ENCODE(1174, 14, 14),
    /* RX_PL0_SEL:15:15 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(1173, 15, 15)
};
static uint32_t BCMI_TSCO_DPLL_XGXS_PMD_X1_PMD_X1_TX_MUX_SELS_DPLLr_fields[] =
{
    /* TX_PL7_SEL:8:8 */
    PHYMOD_SYMBOL_FIELD_ENCODE(1395, 8, 8),
    /* TX_PL6_SEL:9:9 */
    PHYMOD_SYMBOL_FIELD_ENCODE(1394, 9, 9),
    /* TX_PL5_SEL:10:10 */
    PHYMOD_SYMBOL_FIELD_ENCODE(1393, 10, 10),
    /* TX_PL4_SEL:11:11 */
    PHYMOD_SYMBOL_FIELD_ENCODE(1392, 11, 11),
    /* TX_PL3_SEL:12:12 */
    PHYMOD_SYMBOL_FIELD_ENCODE(1391, 12, 12),
    /* TX_PL2_SEL:13:13 */
    PHYMOD_SYMBOL_FIELD_ENCODE(1390, 13, 13),
    /* TX_PL1_SEL:14:14 */
    PHYMOD_SYMBOL_FIELD_ENCODE(1389, 14, 14),
    /* TX_PL0_SEL:15:15 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(1388, 15, 15)
};
static uint32_t BCMI_TSCO_DPLL_XGXS_PMD_X1_PM_TMR_OFFS_DPLLr_fields[] =
{
    /* PM_OFFSET_SUB_NS:0:7 */
    PHYMOD_SYMBOL_FIELD_ENCODE(806, 7, 0),
    /* PM_OFFSET_IN_NS:8:15 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(805, 15, 8)
};
static uint32_t BCMI_TSCO_DPLL_XGXS_PMD_X2_UI_VALUE_HI_DPLLr_fields[] =
{
    /* UI_FRAC_M1_TO_M16:0:15 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(1427, 15, 0)
};
static uint32_t BCMI_TSCO_DPLL_XGXS_PMD_X2_UI_VALUE_LO_DPLLr_fields[] =
{
    /* UI_FRAC_M17_TO_M23:9:15 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(1426, 15, 9)
};
static uint32_t BCMI_TSCO_DPLL_XGXS_PMD_X4_CTL_DPLLr_fields[] =
{
    /* LN_RX_DP_H_RSTB:0:0 */
    PHYMOD_SYMBOL_FIELD_ENCODE(493, 0, 0),
    /* LN_TX_DP_H_RSTB:1:1 */
    PHYMOD_SYMBOL_FIELD_ENCODE(509, 1, 1),
    /* LN_RX_H_RSTB:2:2 */
    PHYMOD_SYMBOL_FIELD_ENCODE(497, 2, 2),
    /* LN_TX_H_RSTB:3:3 */
    PHYMOD_SYMBOL_FIELD_ENCODE(513, 3, 3),
    /* LN_TX_H_PWRDN:4:4 */
    PHYMOD_SYMBOL_FIELD_ENCODE(512, 4, 4),
    /* LN_RX_H_PWRDN:5:5 */
    PHYMOD_SYMBOL_FIELD_ENCODE(496, 5, 5),
    /* TX_DISABLE:6:6 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(1314, 6, 6)
};
static uint32_t BCMI_TSCO_DPLL_XGXS_PMD_X4_LATCH_STS_DPLLr_fields[] =
{
    /* RX_LOCK_LL:0:0 */
    PHYMOD_SYMBOL_FIELD_ENCODE(1146, 0, 0),
    /* RX_LOCK_LH:1:1 */
    PHYMOD_SYMBOL_FIELD_ENCODE(1144, 1, 1),
    /* SIGNAL_DETECT_LL:2:2 */
    PHYMOD_SYMBOL_FIELD_ENCODE(1214, 2, 2),
    /* SIGNAL_DETECT_LH:3:3 */
    PHYMOD_SYMBOL_FIELD_ENCODE(1212, 3, 3),
    /* RX_CLK_VLD_LL:4:4 */
    PHYMOD_SYMBOL_FIELD_ENCODE(1119, 4, 4),
    /* RX_CLK_VLD_LH:5:5 */
    PHYMOD_SYMBOL_FIELD_ENCODE(1117, 5, 5),
    /* RX_LOCK_LIVE:8:8 */
    PHYMOD_SYMBOL_FIELD_ENCODE(1145, 8, 8),
    /* SIGNAL_DETECT_LIVE:9:9 */
    PHYMOD_SYMBOL_FIELD_ENCODE(1213, 9, 9),
    /* RX_CLK_VLD_LIVE:10:10 */
    PHYMOD_SYMBOL_FIELD_ENCODE(1118, 10, 10),
    /* TX_DISABLE_LL:11:11 */
    PHYMOD_SYMBOL_FIELD_ENCODE(1317, 11, 11),
    /* TX_DISABLE_LH:12:12 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(1315, 12, 12)
};
static uint32_t BCMI_TSCO_DPLL_XGXS_PMD_X4_MODE_DPLLr_fields[] =
{
    /* LN_RX_LANE_MODE:0:7 */
    PHYMOD_SYMBOL_FIELD_ENCODE(498, 7, 0),
    /* LN_TX_LANE_MODE:8:15 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(514, 15, 8)
};
static uint32_t BCMI_TSCO_DPLL_XGXS_PMD_X4_OVRR_DPLLr_fields[] =
{
    /* RX_LOCK_OVRD:0:0 */
    PHYMOD_SYMBOL_FIELD_ENCODE(1147, 0, 0),
    /* SIGNAL_DETECT_OVRD:1:1 */
    PHYMOD_SYMBOL_FIELD_ENCODE(1215, 1, 1),
    /* RX_CLK_VLD_OVRD:2:2 */
    PHYMOD_SYMBOL_FIELD_ENCODE(1120, 2, 2),
    /* LN_RX_LANE_MODE_OEN:3:3 */
    PHYMOD_SYMBOL_FIELD_ENCODE(499, 3, 3),
    /* LN_TX_LANE_MODE_OEN:4:4 */
    PHYMOD_SYMBOL_FIELD_ENCODE(515, 4, 4),
    /* TX_DISABLE_OEN:5:5 */
    PHYMOD_SYMBOL_FIELD_ENCODE(1318, 5, 5),
    /* LN_RX_DP_H_RSTB_OEN:6:6 */
    PHYMOD_SYMBOL_FIELD_ENCODE(494, 6, 6),
    /* LN_TX_DP_H_RSTB_OEN:7:7 */
    PHYMOD_SYMBOL_FIELD_ENCODE(510, 7, 7),
    /* TX_CLK_VLD_OVRD:8:8 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(1311, 8, 8)
};
static uint32_t BCMI_TSCO_DPLL_XGXS_PMD_X4_STS_DPLLr_fields[] =
{
    /* RX_LOCK_STS:0:0 */
    PHYMOD_SYMBOL_FIELD_ENCODE(1148, 0, 0),
    /* SIGNAL_DETECT_STS:1:1 */
    PHYMOD_SYMBOL_FIELD_ENCODE(1218, 1, 1),
    /* RX_CLK_VLD_STS:2:2 */
    PHYMOD_SYMBOL_FIELD_ENCODE(1121, 2, 2),
    /* TX_CLK_VLD_STS:3:3 */
    PHYMOD_SYMBOL_FIELD_ENCODE(1312, 3, 3),
    /* TX_DISABLE_LIVE:4:4 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(1316, 4, 4)
};
static uint32_t BCMI_TSCO_DPLL_XGXS_PMD_X4_TX_FIXED_LATENCY_DPLLr_fields[] =
{
    /* TX_PMD_LATENCY_IN_FRAC_NS:0:7 */
    PHYMOD_SYMBOL_FIELD_ENCODE(1398, 7, 0),
    /* TX_PMD_LATENCY_IN_NS:8:15 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(1399, 15, 8)
};
static uint32_t BCMI_TSCO_DPLL_XGXS_RXCOM_AFE_RST_PWRDN_OSR_MODE_PIN_STS_DPLLr_fields[] =
{
    /* RX_OSR_MODE_PIN:0:5 */
    PHYMOD_SYMBOL_FIELD_ENCODE(1160, 5, 0),
    /* RX_PAM4_MODE_PIN:6:6 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(1166, 6, 6)
};
static uint32_t BCMI_TSCO_DPLL_XGXS_RXCOM_LN_CLK_RST_N_PWRDWN_CTL_DPLLr_fields[] =
{
    /* RX_LN_DP_S_RSTB:0:0 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(1142, 0, 0)
};
static uint32_t BCMI_TSCO_DPLL_XGXS_RXCOM_LN_DP_RST_ST_STS_DPLLr_fields[] =
{
    /* RX_LANE_DP_RESET_STATE:0:2 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(1138, 2, 0)
};
static uint32_t BCMI_TSCO_DPLL_XGXS_RXCOM_LN_RST_N_PWRDN_PIN_KILL_CTL_DPLLr_fields[] =
{
    /* PMD_LN_RX_H_RSTB_PKILL:0:0 */
    PHYMOD_SYMBOL_FIELD_ENCODE(786, 0, 0),
    /* PMD_LN_RX_DP_H_RSTB_PKILL:1:1 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(784, 1, 1)
};
static uint32_t BCMI_TSCO_DPLL_XGXS_RXCOM_LN_RST_OCC_CTL_DPLLr_fields[] =
{
    /* RX_LANE_REG_RESET_OCCURRED:0:0 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(1139, 0, 0)
};
static uint32_t BCMI_TSCO_DPLL_XGXS_RXCOM_LN_S_RSTB_CTL_DPLLr_fields[] =
{
    /* RX_LN_S_RSTB:0:0 */
    PHYMOD_SYMBOL_FIELD_ENCODE(1143, 0, 0),
    /* RX_HW_FW_HANDSHAKE_DISABLE:1:1 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(1128, 1, 1)
};
static uint32_t BCMI_TSCO_DPLL_XGXS_RXCOM_MCST_MASK_CTL_DPLLr_fields[] =
{
    /* RX_MULTICAST_MASK_CONTROL:0:0 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(1152, 0, 0)
};
static uint32_t BCMI_TSCO_DPLL_XGXS_RXCOM_OSR_MODE_CTL_DPLLr_fields[] =
{
    /* RX_OSR_MODE_FRC_VAL:0:5 */
    PHYMOD_SYMBOL_FIELD_ENCODE(1159, 5, 0),
    /* RX_PAM4_MODE_FRC_VAL:6:6 */
    PHYMOD_SYMBOL_FIELD_ENCODE(1165, 6, 6),
    /* RX_PAM4_MODE_FRC:14:14 */
    PHYMOD_SYMBOL_FIELD_ENCODE(1164, 14, 14),
    /* RX_OSR_MODE_FRC:15:15 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(1158, 15, 15)
};
static uint32_t BCMI_TSCO_DPLL_XGXS_RXCOM_OSR_MODE_STS_MC_MASK_DPLLr_fields[] =
{
    /* RX_OSR_MODE:0:5 */
    PHYMOD_SYMBOL_FIELD_ENCODE(1157, 5, 0),
    /* RX_PAM4_MODE:6:6 */
    PHYMOD_SYMBOL_FIELD_ENCODE(1163, 6, 6),
    /* RX_MULTICAST_MASK_CONTROL_STATUS:15:15 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(1153, 15, 15)
};
static uint32_t BCMI_TSCO_DPLL_XGXS_RXCOM_PLL_SEL_CTL_DPLLr_fields[] =
{
    /* RX_PLL_SELECT:0:0 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(1181, 0, 0)
};
static uint32_t BCMI_TSCO_DPLL_XGXS_RXCOM_UC_ACK_LN_CTL_DPLLr_fields[] =
{
    /* RX_UC_ACK_LANE_CFG_DONE:0:0 */
    PHYMOD_SYMBOL_FIELD_ENCODE(1190, 0, 0),
    /* RX_UC_ACK_LANE_DP_RESET:1:1 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(1191, 1, 1)
};
static uint32_t BCMI_TSCO_DPLL_XGXS_RXTXCOM_AFE_RST_PWRDN_OSR_MODE_PIN_STS_DPLLr_fields[] =
{
    /* OSR_MODE_PIN:0:5 */
    PHYMOD_SYMBOL_FIELD_ENCODE(727, 5, 0),
    /* PAM4_MODE_PIN:6:6 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(739, 6, 6)
};
static uint32_t BCMI_TSCO_DPLL_XGXS_RXTXCOM_LN_CLK_RST_N_PWRDWN_CTL_DPLLr_fields[] =
{
    /* LN_DP_S_RSTB:0:0 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(492, 0, 0)
};
static uint32_t BCMI_TSCO_DPLL_XGXS_RXTXCOM_LN_DP_RST_ST_STS_DPLLr_fields[] =
{
    /* LANE_DP_RESET_STATE:0:2 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(455, 2, 0)
};
static uint32_t BCMI_TSCO_DPLL_XGXS_RXTXCOM_LN_RST_N_PWRDN_PIN_KILL_CTL_DPLLr_fields[] =
{
    /* PMD_LN_H_RSTB_PKILL:0:0 */
    PHYMOD_SYMBOL_FIELD_ENCODE(783, 0, 0),
    /* PMD_LN_DP_H_RSTB_PKILL:1:1 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(782, 1, 1)
};
static uint32_t BCMI_TSCO_DPLL_XGXS_RXTXCOM_LN_RST_OCC_CTL_DPLLr_fields[] =
{
    /* LANE_REG_RESET_OCCURRED:0:0 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(456, 0, 0)
};
static uint32_t BCMI_TSCO_DPLL_XGXS_RXTXCOM_LN_S_RSTB_CTL_DPLLr_fields[] =
{
    /* LN_S_RSTB:0:0 */
    PHYMOD_SYMBOL_FIELD_ENCODE(505, 0, 0),
    /* HW_FW_HANDSHAKE_DISABLE:1:1 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(443, 1, 1)
};
static uint32_t BCMI_TSCO_DPLL_XGXS_RXTXCOM_MCST_MASK_CTL_DPLLr_fields[] =
{
    /* MULTICAST_MASK_CONTROL:0:0 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(711, 0, 0)
};
static uint32_t BCMI_TSCO_DPLL_XGXS_RXTXCOM_OSR_MODE_CTL_DPLLr_fields[] =
{
    /* OSR_MODE_FRC_VAL:0:5 */
    PHYMOD_SYMBOL_FIELD_ENCODE(726, 5, 0),
    /* PAM4_MODE_FRC_VAL:6:6 */
    PHYMOD_SYMBOL_FIELD_ENCODE(738, 6, 6),
    /* PAM4_MODE_FRC:14:14 */
    PHYMOD_SYMBOL_FIELD_ENCODE(737, 14, 14),
    /* OSR_MODE_FRC:15:15 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(725, 15, 15)
};
static uint32_t BCMI_TSCO_DPLL_XGXS_RXTXCOM_OSR_MODE_STS_MC_MASK_DPLLr_fields[] =
{
    /* OSR_MODE:0:5 */
    PHYMOD_SYMBOL_FIELD_ENCODE(724, 5, 0),
    /* PAM4_MODE:6:6 */
    PHYMOD_SYMBOL_FIELD_ENCODE(736, 6, 6),
    /* MULTICAST_MASK_CONTROL_STATUS:15:15 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(712, 15, 15)
};
static uint32_t BCMI_TSCO_DPLL_XGXS_RXTXCOM_PLL_SEL_CTL_DPLLr_fields[] =
{
    /* PLL_SELECT:0:0 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(779, 0, 0)
};
static uint32_t BCMI_TSCO_DPLL_XGXS_RXTXCOM_UC_ACK_LN_CTL_DPLLr_fields[] =
{
    /* UC_ACK_LANE_CFG_DONE:0:0 */
    PHYMOD_SYMBOL_FIELD_ENCODE(1415, 0, 0),
    /* UC_ACK_LANE_DP_RESET:1:1 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(1416, 1, 1)
};
static uint32_t BCMI_TSCO_DPLL_XGXS_RX_CLK_N_RST_DBG_CTL_DPLLr_fields[] =
{
    /* LN_RX_S_CLKGATE_FRC_ON:0:0 */
    PHYMOD_SYMBOL_FIELD_ENCODE(500, 0, 0),
    /* LN_RX_S_COMCLK_SEL:1:1 */
    PHYMOD_SYMBOL_FIELD_ENCODE(502, 1, 1),
    /* LN_RX_S_COMCLK_FRC_ON:2:2 */
    PHYMOD_SYMBOL_FIELD_ENCODE(501, 2, 2),
    /* PMD_RX_CLK_VLD_FRC:3:3 */
    PHYMOD_SYMBOL_FIELD_ENCODE(791, 3, 3),
    /* PMD_RX_CLK_VLD_FRC_VAL:4:4 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(792, 4, 4)
};
static uint32_t BCMI_TSCO_DPLL_XGXS_RX_LN_AFE_RST_PWRDWN_CTL_CTL_DPLLr_fields[] =
{
    /* AFE_RX_PWRDN_FRC:0:0 */
    PHYMOD_SYMBOL_FIELD_ENCODE(2, 0, 0),
    /* AFE_RX_PWRDN_FRC_VAL:1:1 */
    PHYMOD_SYMBOL_FIELD_ENCODE(3, 1, 1),
    /* AFE_RX_RESET_FRC:2:2 */
    PHYMOD_SYMBOL_FIELD_ENCODE(6, 2, 2),
    /* AFE_RX_RESET_FRC_VAL:3:3 */
    PHYMOD_SYMBOL_FIELD_ENCODE(7, 3, 3),
    /* AFE_RX_RCLK40_PWRDN_FRC:4:4 */
    PHYMOD_SYMBOL_FIELD_ENCODE(4, 4, 4),
    /* AFE_RX_RCLK40_PWRDN_FRC_VAL:5:5 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(5, 5, 5)
};
static uint32_t BCMI_TSCO_DPLL_XGXS_RX_LN_CLK_RST_N_PWRDWN_CTL_DPLLr_fields[] =
{
    /* LN_RX_S_PWRDN:0:0 */
    PHYMOD_SYMBOL_FIELD_ENCODE(503, 0, 0),
    /* AFE_SIGDET_PWRDN:1:1 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(10, 1, 1)
};
static uint32_t BCMI_TSCO_DPLL_XGXS_RX_LN_DBG_RST_CTL_DPLLr_fields[] =
{
    /* LN_RX_S_RSTB:0:0 */
    PHYMOD_SYMBOL_FIELD_ENCODE(504, 0, 0),
    /* LN_RX_DP_S_RSTB:1:1 */
    PHYMOD_SYMBOL_FIELD_ENCODE(495, 1, 1),
    /* SIGDET_DP_RSTB_EN:2:2 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(1209, 2, 2)
};
static uint32_t BCMI_TSCO_DPLL_XGXS_RX_LN_RST_N_PWRDN_PIN_KILL_CTL_DPLLr_fields[] =
{
    /* PMD_LN_RX_H_PWRDN_PKILL:0:0 */
    PHYMOD_SYMBOL_FIELD_ENCODE(785, 0, 0),
    /* PMD_RX_LANE_MODE_FRC:15:15 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(794, 15, 15)
};
static uint32_t BCMI_TSCO_DPLL_XGXS_RX_PMD_LN_MODE_CTL_DPLLr_fields[] =
{
    /* PMD_RX_LANE_MODE_FRC_VAL:0:15 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(795, 15, 0)
};
static uint32_t BCMI_TSCO_DPLL_XGXS_RX_PMD_LN_MODE_STS_DPLLr_fields[] =
{
    /* PMD_RX_LANE_MODE:0:15 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(793, 15, 0)
};
static uint32_t BCMI_TSCO_DPLL_XGXS_RX_X1_ECC_STS_AM_TBL_DPLLr_fields[] =
{
    /* ERR_EVENT_ADDRESS_AM_TBL:0:13 */
    PHYMOD_SYMBOL_FIELD_ENCODE(390, 13, 0),
    /* ONE_BIT_ERR_EVENT_AM_TBL:14:14 */
    PHYMOD_SYMBOL_FIELD_ENCODE(716, 14, 14),
    /* TWO_BIT_ERR_EVENT_AM_TBL:15:15 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(1292, 15, 15)
};
static uint32_t BCMI_TSCO_DPLL_XGXS_RX_X1_ECC_STS_DESKEW_DPLLr_fields[] =
{
    /* ONE_BIT_ERR_EVENT_DESKEW:14:14 */
    PHYMOD_SYMBOL_FIELD_ENCODE(717, 14, 14),
    /* TWO_BIT_ERR_EVENT_DESKEW:15:15 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(1293, 15, 15)
};
static uint32_t BCMI_TSCO_DPLL_XGXS_RX_X1_ECC_STS_RSFEC_MPP_DPLLr_fields[] =
{
    /* ONE_BIT_ERR_EVENT_RSFEC_MPP:14:14 */
    PHYMOD_SYMBOL_FIELD_ENCODE(718, 14, 14),
    /* TWO_BIT_ERR_EVENT_RSFEC_MPP:15:15 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(1294, 15, 15)
};
static uint32_t BCMI_TSCO_DPLL_XGXS_RX_X1_ECC_STS_RSFEC_RBUF_MPP_DPLLr_fields[] =
{
    /* ONE_BIT_ERR_EVENT_RSFEC_RBUF_MPP:14:14 */
    PHYMOD_SYMBOL_FIELD_ENCODE(719, 14, 14),
    /* TWO_BIT_ERR_EVENT_RSFEC_RBUF_MPP:15:15 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(1295, 15, 15)
};
static uint32_t BCMI_TSCO_DPLL_XGXS_RX_X1_ECC_STS_RX_1588_MPP_DPLLr_fields[] =
{
    /* ERR_EVENT_ADDRESS_RX_1588_MPP:0:13 */
    PHYMOD_SYMBOL_FIELD_ENCODE(391, 13, 0),
    /* ONE_BIT_ERR_EVENT_RX_1588_MPP:14:14 */
    PHYMOD_SYMBOL_FIELD_ENCODE(720, 14, 14),
    /* TWO_BIT_ERR_EVENT_RX_1588_MPP:15:15 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(1296, 15, 15)
};
static uint32_t BCMI_TSCO_DPLL_XGXS_RX_X1_ECC_STS_SPD_TBL_DPLLr_fields[] =
{
    /* ERR_EVENT_ADDRESS_SPD_TBL:0:13 */
    PHYMOD_SYMBOL_FIELD_ENCODE(392, 13, 0),
    /* ONE_BIT_ERR_EVENT_SPD_TBL:14:14 */
    PHYMOD_SYMBOL_FIELD_ENCODE(721, 14, 14),
    /* TWO_BIT_ERR_EVENT_SPD_TBL:15:15 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(1297, 15, 15)
};
static uint32_t BCMI_TSCO_DPLL_XGXS_RX_X1_ECC_STS_TX_1588_DPLLr_fields[] =
{
    /* ERR_EVENT_ADDRESS_TX_1588:0:13 */
    PHYMOD_SYMBOL_FIELD_ENCODE(393, 13, 0),
    /* ONE_BIT_ERR_EVENT_TX_1588:14:14 */
    PHYMOD_SYMBOL_FIELD_ENCODE(722, 14, 14),
    /* TWO_BIT_ERR_EVENT_TX_1588:15:15 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(1298, 15, 15)
};
static uint32_t BCMI_TSCO_DPLL_XGXS_RX_X1_ECC_STS_UM_TBL_DPLLr_fields[] =
{
    /* ERR_EVENT_ADDRESS_UM_TBL:0:13 */
    PHYMOD_SYMBOL_FIELD_ENCODE(394, 13, 0),
    /* ONE_BIT_ERR_EVENT_UM_TBL:14:14 */
    PHYMOD_SYMBOL_FIELD_ENCODE(723, 14, 14),
    /* TWO_BIT_ERR_EVENT_UM_TBL:15:15 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(1299, 15, 15)
};
static uint32_t BCMI_TSCO_DPLL_XGXS_RX_X1_RS_FEC_CFG_DPLLr_fields[] =
{
    /* RS_FEC_CORRECTION_ENABLE:1:1 */
    PHYMOD_SYMBOL_FIELD_ENCODE(984, 1, 1),
    /* COBRA_ENABLE:2:2 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(276, 2, 2)
};
static uint32_t BCMI_TSCO_DPLL_XGXS_RX_X1_RX_LN_SWP_DPLLr_fields[] =
{
    /* PHYSICAL0_TO_LOGICAL_SEL:0:2 */
    PHYMOD_SYMBOL_FIELD_ENCODE(767, 2, 0),
    /* PHYSICAL1_TO_LOGICAL_SEL:3:5 */
    PHYMOD_SYMBOL_FIELD_ENCODE(768, 5, 3),
    /* PHYSICAL2_TO_LOGICAL_SEL:6:8 */
    PHYMOD_SYMBOL_FIELD_ENCODE(769, 8, 6),
    /* PHYSICAL3_TO_LOGICAL_SEL:9:11 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(770, 11, 9)
};
static uint32_t BCMI_TSCO_DPLL_XGXS_RX_X2_BER_HO_DPLLr_fields[] =
{
    /* BER_HO:0:13 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(218, 13, 0)
};
static uint32_t BCMI_TSCO_DPLL_XGXS_RX_X2_BER_LO_DPLLr_fields[] =
{
    /* BER_LO:0:7 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(219, 7, 0)
};
static uint32_t BCMI_TSCO_DPLL_XGXS_RX_X2_CL49_SCRIDLE_TEST_ERR_DPLLr_fields[] =
{
    /* CL49_SCRIDLE_TEST_ERR:0:15 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(245, 15, 0)
};
static uint32_t BCMI_TSCO_DPLL_XGXS_RX_X2_DEC_CTL0_DPLLr_fields[] =
{
    /* LPI_ENABLE:0:0 */
    PHYMOD_SYMBOL_FIELD_ENCODE(527, 0, 0),
    /* RX_RF_ENABLE:1:1 */
    PHYMOD_SYMBOL_FIELD_ENCODE(1187, 1, 1),
    /* RX_LF_ENABLE:2:2 */
    PHYMOD_SYMBOL_FIELD_ENCODE(1140, 2, 2),
    /* RX_LI_ENABLE:3:3 */
    PHYMOD_SYMBOL_FIELD_ENCODE(1141, 3, 3),
    /* R_TEST_MODE_CFG:4:4 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(1196, 4, 4)
};
static uint32_t BCMI_TSCO_DPLL_XGXS_RX_X2_DEC_STS1_DPLLr_fields[] =
{
    /* BERMON_HISTORY_STATE:0:4 */
    PHYMOD_SYMBOL_FIELD_ENCODE(217, 4, 0),
    /* CL49_RXSM_HISTORY_STATE:5:10 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(244, 10, 5)
};
static uint32_t BCMI_TSCO_DPLL_XGXS_RX_X2_DEC_STS3_DPLLr_fields[] =
{
    /* IEEE_ERRORED_BLOCKS:0:7 */
    PHYMOD_SYMBOL_FIELD_ENCODE(445, 7, 0),
    /* CL49_BER_COUNT:8:14 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(242, 14, 8)
};
static uint32_t BCMI_TSCO_DPLL_XGXS_RX_X2_ERRED_BLKS_HO_DPLLr_fields[] =
{
    /* ERRORED_BLOCKS_HO:0:13 */
    PHYMOD_SYMBOL_FIELD_ENCODE(361, 13, 0),
    /* ERRORED_BLOCKS_HO_PRESENT:15:15 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(362, 15, 15)
};
static uint32_t BCMI_TSCO_DPLL_XGXS_RX_X2_FDR_INTR_DPLLr_fields[] =
{
    /* SYMB_ERR_INT_EN:0:0 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(1238, 0, 0)
};
static uint32_t BCMI_TSCO_DPLL_XGXS_RX_X2_FEC_BIT_ERR_CTR0_DPLLr_fields[] =
{
    /* RS_FEC_FEC_CORR_BIT_CNTR_LOWER:0:15 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(985, 15, 0)
};
static uint32_t BCMI_TSCO_DPLL_XGXS_RX_X2_FEC_BIT_ERR_CTR1_DPLLr_fields[] =
{
    /* RS_FEC_FEC_CORR_BIT_CNTR_UPPER:0:15 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(986, 15, 0)
};
static uint32_t BCMI_TSCO_DPLL_XGXS_RX_X2_FEC_CORR_CTR0_DPLLr_fields[] =
{
    /* RS_FEC_FEC_CORR_CW_CNTR_LOWER:0:15 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(987, 15, 0)
};
static uint32_t BCMI_TSCO_DPLL_XGXS_RX_X2_FEC_CORR_CTR1_DPLLr_fields[] =
{
    /* RS_FEC_FEC_CORR_CW_CNTR_UPPER:0:15 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(988, 15, 0)
};
static uint32_t BCMI_TSCO_DPLL_XGXS_RX_X2_FEC_UNCORR_CTR0_DPLLr_fields[] =
{
    /* RS_FEC_FEC_UNCORR_CW_CNTR_LOWER:0:15 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(1001, 15, 0)
};
static uint32_t BCMI_TSCO_DPLL_XGXS_RX_X2_FEC_UNCORR_CTR1_DPLLr_fields[] =
{
    /* RS_FEC_FEC_UNCORR_CW_CNTR_UPPER:0:15 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(1002, 15, 0)
};
static uint32_t BCMI_TSCO_DPLL_XGXS_RX_X2_PCS_LATCH_STS1_DPLLr_fields[] =
{
    /* DESKEW_STATUS_LL:0:0 */
    PHYMOD_SYMBOL_FIELD_ENCODE(301, 0, 0),
    /* DESKEW_STATUS_LH:1:1 */
    PHYMOD_SYMBOL_FIELD_ENCODE(300, 1, 1),
    /* LINK_STATUS_LL:2:2 */
    PHYMOD_SYMBOL_FIELD_ENCODE(490, 2, 2),
    /* LINK_STATUS_LH:3:3 */
    PHYMOD_SYMBOL_FIELD_ENCODE(489, 3, 3),
    /* HI_BER_LL:4:4 */
    PHYMOD_SYMBOL_FIELD_ENCODE(438, 4, 4),
    /* HI_BER_LH:5:5 */
    PHYMOD_SYMBOL_FIELD_ENCODE(437, 5, 5),
    /* LPI_RECEIVED_LH:6:6 */
    PHYMOD_SYMBOL_FIELD_ENCODE(528, 6, 6),
    /* LINK_INTERRUPT_LH:7:7 */
    PHYMOD_SYMBOL_FIELD_ENCODE(488, 7, 7),
    /* REMOTE_FAULT_LH:8:8 */
    PHYMOD_SYMBOL_FIELD_ENCODE(866, 8, 8),
    /* LOCAL_FAULT_LH:9:9 */
    PHYMOD_SYMBOL_FIELD_ENCODE(521, 9, 9),
    /* PCS_LINK_STATUS_LIVE:10:10 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(765, 10, 10)
};
static uint32_t BCMI_TSCO_DPLL_XGXS_RX_X2_PMA_CTL0_DPLLr_fields[] =
{
    /* PMA_SPARE_BIT:0:0 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(781, 0, 0)
};
static uint32_t BCMI_TSCO_DPLL_XGXS_RX_X2_PRTPERRCTR_DPLLr_fields[] =
{
    /* PRTP_ERR_COUNT:0:15 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(852, 15, 0)
};
static uint32_t BCMI_TSCO_DPLL_XGXS_RX_X2_PRTPSTS_DPLLr_fields[] =
{
    /* PRTP_LOCK:0:0 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(853, 0, 0)
};
static uint32_t BCMI_TSCO_DPLL_XGXS_RX_X2_RL_MODE_HW_STS_DPLLr_fields[] =
{
    /* HW_LI_IN_RL_MODE:0:0 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(444, 0, 0)
};
static uint32_t BCMI_TSCO_DPLL_XGXS_RX_X2_RL_MODE_SW_CTL_DPLLr_fields[] =
{
    /* SW_LI_IN_RL_MODE:0:0 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(1232, 0, 0)
};
static uint32_t BCMI_TSCO_DPLL_XGXS_RX_X2_RS_FEC_RXP_STS_DPLLr_fields[] =
{
    /* RESTART_LOCK_LIVE:0:0 */
    PHYMOD_SYMBOL_FIELD_ENCODE(941, 0, 0),
    /* RESTART_LOCK_LL:1:1 */
    PHYMOD_SYMBOL_FIELD_ENCODE(942, 1, 1),
    /* RESTART_LOCK_LH:2:2 */
    PHYMOD_SYMBOL_FIELD_ENCODE(940, 2, 2),
    /* FEC_ALIGN_STATUS_LIVE:3:3 */
    PHYMOD_SYMBOL_FIELD_ENCODE(401, 3, 3),
    /* FEC_ALIGN_STATUS_LL:4:4 */
    PHYMOD_SYMBOL_FIELD_ENCODE(402, 4, 4),
    /* FEC_ALIGN_STATUS_LH:5:5 */
    PHYMOD_SYMBOL_FIELD_ENCODE(400, 5, 5),
    /* HI_SER_LIVE:6:6 */
    PHYMOD_SYMBOL_FIELD_ENCODE(440, 6, 6),
    /* HI_SER_LL:7:7 */
    PHYMOD_SYMBOL_FIELD_ENCODE(441, 7, 7),
    /* HI_SER_LH:8:8 */
    PHYMOD_SYMBOL_FIELD_ENCODE(439, 8, 8),
    /* FDR_INTERRUPT_STATUS:9:9 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(399, 9, 9)
};
static uint32_t BCMI_TSCO_DPLL_XGXS_RX_X2_RS_FEC_RX_CTL0_DPLLr_fields[] =
{
    /* TC_C_O:14:14 */
    PHYMOD_SYMBOL_FIELD_ENCODE(1243, 14, 14),
    /* CW_BAD_ENABLE:15:15 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(293, 15, 15)
};
static uint32_t BCMI_TSCO_DPLL_XGXS_RX_X2_RS_FEC_TMR_DPLLr_fields[] =
{
    /* CORRUPTION_PERIOD:0:12 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(292, 12, 0)
};
static uint32_t BCMI_TSCO_DPLL_XGXS_RX_X2_RS_SYM_DPLLr_fields[] =
{
    /* SYMBOL_VALUE:0:9 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(1237, 9, 0)
};
static uint32_t BCMI_TSCO_DPLL_XGXS_RX_X2_RX_LATCH_STS_DPLLr_fields[] =
{
    /* DESKEW_HIS_STATE:0:7 */
    PHYMOD_SYMBOL_FIELD_ENCODE(299, 7, 0),
    /* HISTORY_RXSM_STATE:8:12 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(436, 12, 8)
};
static uint32_t BCMI_TSCO_DPLL_XGXS_RX_X2_RX_TS_CTL_DPLLr_fields[] =
{
    /* TS_UPDATE_ENABLE:1:1 */
    PHYMOD_SYMBOL_FIELD_ENCODE(1291, 1, 1),
    /* RECORD_DESKEW_TS_INFO:2:2 */
    PHYMOD_SYMBOL_FIELD_ENCODE(862, 2, 2),
    /* RX_SOP_BYTE_OFFSET:3:6 */
    PHYMOD_SYMBOL_FIELD_ENCODE(1188, 6, 3),
    /* BASE_ADDRESS_CONTROL:7:7 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(206, 7, 7)
};
static uint32_t BCMI_TSCO_DPLL_XGXS_RX_X2_TEST_STS0_CL82_SCRIDLE_TEST_ERR_DPLLr_fields[] =
{
    /* CL82_SCRIDLE_TEST_ERR:0:15 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(262, 15, 0)
};
static uint32_t BCMI_TSCO_DPLL_XGXS_RX_X2_TIMESTAMPING_DPLLr_fields[] =
{
    /* DSL_SEL:0:4 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(325, 4, 0)
};
static uint32_t BCMI_TSCO_DPLL_XGXS_RX_X4_AM_LOCK_LATCH_STS_DPLLr_fields[] =
{
    /* AM_LOCK_LL_0:0:0 */
    PHYMOD_SYMBOL_FIELD_ENCODE(131, 0, 0),
    /* AM_LOCK_LH_0:1:1 */
    PHYMOD_SYMBOL_FIELD_ENCODE(126, 1, 1),
    /* AM_LOCK_LL_1:2:2 */
    PHYMOD_SYMBOL_FIELD_ENCODE(132, 2, 2),
    /* AM_LOCK_LH_1:3:3 */
    PHYMOD_SYMBOL_FIELD_ENCODE(127, 3, 3),
    /* AM_LOCK_LL_2:4:4 */
    PHYMOD_SYMBOL_FIELD_ENCODE(133, 4, 4),
    /* AM_LOCK_LH_2:5:5 */
    PHYMOD_SYMBOL_FIELD_ENCODE(128, 5, 5),
    /* AM_LOCK_LL_3:6:6 */
    PHYMOD_SYMBOL_FIELD_ENCODE(134, 6, 6),
    /* AM_LOCK_LH_3:7:7 */
    PHYMOD_SYMBOL_FIELD_ENCODE(129, 7, 7),
    /* AM_LOCK_LL_4:8:8 */
    PHYMOD_SYMBOL_FIELD_ENCODE(135, 8, 8),
    /* AM_LOCK_LH_4:9:9 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(130, 9, 9)
};
static uint32_t BCMI_TSCO_DPLL_XGXS_RX_X4_AM_TS_INFO0_DPLLr_fields[] =
{
    /* BASE_TS_SUB_NS_0:0:3 */
    PHYMOD_SYMBOL_FIELD_ENCODE(212, 3, 0),
    /* BASE_TS_NS_0:4:15 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(207, 15, 4)
};
static uint32_t BCMI_TSCO_DPLL_XGXS_RX_X4_AM_TS_INFO1_DPLLr_fields[] =
{
    /* BASE_TS_SUB_NS_1:0:3 */
    PHYMOD_SYMBOL_FIELD_ENCODE(213, 3, 0),
    /* BASE_TS_NS_1:4:15 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(208, 15, 4)
};
static uint32_t BCMI_TSCO_DPLL_XGXS_RX_X4_AM_TS_INFO2_DPLLr_fields[] =
{
    /* BASE_TS_SUB_NS_2:0:3 */
    PHYMOD_SYMBOL_FIELD_ENCODE(214, 3, 0),
    /* BASE_TS_NS_2:4:15 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(209, 15, 4)
};
static uint32_t BCMI_TSCO_DPLL_XGXS_RX_X4_AM_TS_INFO3_DPLLr_fields[] =
{
    /* BASE_TS_SUB_NS_3:0:3 */
    PHYMOD_SYMBOL_FIELD_ENCODE(215, 3, 0),
    /* BASE_TS_NS_3:4:15 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(210, 15, 4)
};
static uint32_t BCMI_TSCO_DPLL_XGXS_RX_X4_AM_TS_INFO4_DPLLr_fields[] =
{
    /* BASE_TS_SUB_NS_4:0:3 */
    PHYMOD_SYMBOL_FIELD_ENCODE(216, 3, 0),
    /* BASE_TS_NS_4:4:15 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(211, 15, 4)
};
static uint32_t BCMI_TSCO_DPLL_XGXS_RX_X4_BIPCNT0_DPLLr_fields[] =
{
    /* BIP_ERROR_COUNT_0:0:7 */
    PHYMOD_SYMBOL_FIELD_ENCODE(220, 7, 0),
    /* BIP_ERROR_COUNT_1:8:15 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(221, 15, 8)
};
static uint32_t BCMI_TSCO_DPLL_XGXS_RX_X4_BIPCNT1_DPLLr_fields[] =
{
    /* BIP_ERROR_COUNT_2:0:7 */
    PHYMOD_SYMBOL_FIELD_ENCODE(222, 7, 0),
    /* BIP_ERROR_COUNT_3:8:15 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(223, 15, 8)
};
static uint32_t BCMI_TSCO_DPLL_XGXS_RX_X4_BIPCNT2_DPLLr_fields[] =
{
    /* BIP_ERROR_COUNT_4:0:7 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(224, 7, 0)
};
static uint32_t BCMI_TSCO_DPLL_XGXS_RX_X4_BLKSYNC_DBG0_DPLLr_fields[] =
{
    /* LANE0_DEBUG_INFO:0:7 */
    PHYMOD_SYMBOL_FIELD_ENCODE(448, 7, 0),
    /* LANE1_DEBUG_INFO:8:15 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(449, 15, 8)
};
static uint32_t BCMI_TSCO_DPLL_XGXS_RX_X4_BLKSYNC_DBG1_DPLLr_fields[] =
{
    /* LANE2_DEBUG_INFO:0:7 */
    PHYMOD_SYMBOL_FIELD_ENCODE(450, 7, 0),
    /* LANE3_DEBUG_INFO:8:15 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(451, 15, 8)
};
static uint32_t BCMI_TSCO_DPLL_XGXS_RX_X4_BLKSYNC_DBG2_DPLLr_fields[] =
{
    /* LANE4_DEBUG_INFO:0:7 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(452, 7, 0)
};
static uint32_t BCMI_TSCO_DPLL_XGXS_RX_X4_BLKSYNC_STS_DPLLr_fields[] =
{
    /* BS_STATUS:0:4 */
    PHYMOD_SYMBOL_FIELD_ENCODE(237, 4, 0),
    /* BS_PMD_LOCK:5:5 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(236, 5, 5)
};
static uint32_t BCMI_TSCO_DPLL_XGXS_RX_X4_BLK_LOCK_LATCH_STS_DPLLr_fields[] =
{
    /* BLOCK_LOCK_LL_0:0:0 */
    PHYMOD_SYMBOL_FIELD_ENCODE(230, 0, 0),
    /* BLOCK_LOCK_LH_0:1:1 */
    PHYMOD_SYMBOL_FIELD_ENCODE(225, 1, 1),
    /* BLOCK_LOCK_LL_1:2:2 */
    PHYMOD_SYMBOL_FIELD_ENCODE(231, 2, 2),
    /* BLOCK_LOCK_LH_1:3:3 */
    PHYMOD_SYMBOL_FIELD_ENCODE(226, 3, 3),
    /* BLOCK_LOCK_LL_2:4:4 */
    PHYMOD_SYMBOL_FIELD_ENCODE(232, 4, 4),
    /* BLOCK_LOCK_LH_2:5:5 */
    PHYMOD_SYMBOL_FIELD_ENCODE(227, 5, 5),
    /* BLOCK_LOCK_LL_3:6:6 */
    PHYMOD_SYMBOL_FIELD_ENCODE(233, 6, 6),
    /* BLOCK_LOCK_LH_3:7:7 */
    PHYMOD_SYMBOL_FIELD_ENCODE(228, 7, 7),
    /* BLOCK_LOCK_LL_4:8:8 */
    PHYMOD_SYMBOL_FIELD_ENCODE(234, 8, 8),
    /* BLOCK_LOCK_LH_4:9:9 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(229, 9, 9)
};
static uint32_t BCMI_TSCO_DPLL_XGXS_RX_X4_CL82_AM_LATCH_STS_PSLL0_DPLLr_fields[] =
{
    /* AM_LOCK_HIS_STATE_PSLL_0:0:9 */
    PHYMOD_SYMBOL_FIELD_ENCODE(121, 9, 0),
    /* AMRKR_SPACING_ERR_LATCH_MUX_PSLL_0:10:10 */
    PHYMOD_SYMBOL_FIELD_ENCODE(19, 10, 10),
    /* COMMON_MRKR_SPACING_ERR_LATCH_FECL_0:11:11 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(277, 11, 11)
};
static uint32_t BCMI_TSCO_DPLL_XGXS_RX_X4_CL82_AM_LATCH_STS_PSLL1_DPLLr_fields[] =
{
    /* AM_LOCK_HIS_STATE_PSLL_1:0:9 */
    PHYMOD_SYMBOL_FIELD_ENCODE(122, 9, 0),
    /* AMRKR_SPACING_ERR_LATCH_MUX_PSLL_1:10:10 */
    PHYMOD_SYMBOL_FIELD_ENCODE(20, 10, 10),
    /* COMMON_MRKR_SPACING_ERR_LATCH_FECL_1:11:11 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(278, 11, 11)
};
static uint32_t BCMI_TSCO_DPLL_XGXS_RX_X4_CL82_AM_LATCH_STS_PSLL2_DPLLr_fields[] =
{
    /* AM_LOCK_HIS_STATE_PSLL_2:0:9 */
    PHYMOD_SYMBOL_FIELD_ENCODE(123, 9, 0),
    /* AMRKR_SPACING_ERR_LATCH_MUX_PSLL_2:10:10 */
    PHYMOD_SYMBOL_FIELD_ENCODE(21, 10, 10),
    /* COMMON_MRKR_SPACING_ERR_LATCH_FECL_2:11:11 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(279, 11, 11)
};
static uint32_t BCMI_TSCO_DPLL_XGXS_RX_X4_CL82_AM_LATCH_STS_PSLL3_DPLLr_fields[] =
{
    /* AM_LOCK_HIS_STATE_PSLL_3:0:9 */
    PHYMOD_SYMBOL_FIELD_ENCODE(124, 9, 0),
    /* AMRKR_SPACING_ERR_LATCH_MUX_PSLL_3:10:10 */
    PHYMOD_SYMBOL_FIELD_ENCODE(22, 10, 10),
    /* COMMON_MRKR_SPACING_ERR_LATCH_FECL_3:11:11 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(280, 11, 11)
};
static uint32_t BCMI_TSCO_DPLL_XGXS_RX_X4_CL82_AM_LATCH_STS_PSLL4_DPLLr_fields[] =
{
    /* AM_LOCK_HIS_STATE_PSLL_4:0:9 */
    PHYMOD_SYMBOL_FIELD_ENCODE(125, 9, 0),
    /* AMRKR_SPACING_ERR_LATCH_MUX_PSLL_4:10:10 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(23, 10, 10)
};
static uint32_t BCMI_TSCO_DPLL_XGXS_RX_X4_FEC_SYNC_FSM_ST_A_DPLLr_fields[] =
{
    /* RS_FEC_FEC_SYNC_FSM_LATCHED_STATE_ALO:1:7 */
    PHYMOD_SYMBOL_FIELD_ENCODE(998, 7, 1),
    /* RS_FEC_FEC_SYNC_FSM_LATCHED_STATE_AHI:9:15 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(997, 15, 9)
};
static uint32_t BCMI_TSCO_DPLL_XGXS_RX_X4_FEC_SYNC_FSM_ST_B_DPLLr_fields[] =
{
    /* RS_FEC_FEC_SYNC_FSM_LATCHED_STATE_BLO:1:7 */
    PHYMOD_SYMBOL_FIELD_ENCODE(1000, 7, 1),
    /* RS_FEC_FEC_SYNC_FSM_LATCHED_STATE_BHI:9:15 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(999, 15, 9)
};
static uint32_t BCMI_TSCO_DPLL_XGXS_RX_X4_PSLL_TO_VL_MAP0_DPLLr_fields[] =
{
    /* PSLL0_TO_VL_MAPPING:0:4 */
    PHYMOD_SYMBOL_FIELD_ENCODE(854, 4, 0),
    /* PSLL1_TO_VL_MAPPING:5:9 */
    PHYMOD_SYMBOL_FIELD_ENCODE(855, 9, 5),
    /* PSLL2_TO_VL_MAPPING:10:14 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(856, 14, 10)
};
static uint32_t BCMI_TSCO_DPLL_XGXS_RX_X4_PSLL_TO_VL_MAP1_DPLLr_fields[] =
{
    /* PSLL3_TO_VL_MAPPING:0:4 */
    PHYMOD_SYMBOL_FIELD_ENCODE(857, 4, 0),
    /* PSLL4_TO_VL_MAPPING:5:9 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(858, 9, 5)
};
static uint32_t BCMI_TSCO_DPLL_XGXS_RX_X4_RS_FEC_SYNC_STS_A_DPLLr_fields[] =
{
    /* RS_FEC_AMPS_LOCK_LIVE_A0:0:0 */
    PHYMOD_SYMBOL_FIELD_ENCODE(976, 0, 0),
    /* RS_FEC_AMPS_LOCK_LL_A0:1:1 */
    PHYMOD_SYMBOL_FIELD_ENCODE(980, 1, 1),
    /* RS_FEC_AMPS_LOCK_LH_A0:2:2 */
    PHYMOD_SYMBOL_FIELD_ENCODE(972, 2, 2),
    /* RS_FEC_FEC_LANE_MAP_A0:3:6 */
    PHYMOD_SYMBOL_FIELD_ENCODE(989, 6, 3),
    /* RS_FEC_FEC_LANE_MAP_VALID_A0:7:7 */
    PHYMOD_SYMBOL_FIELD_ENCODE(993, 7, 7),
    /* RS_FEC_AMPS_LOCK_LIVE_A1:8:8 */
    PHYMOD_SYMBOL_FIELD_ENCODE(977, 8, 8),
    /* RS_FEC_AMPS_LOCK_LL_A1:9:9 */
    PHYMOD_SYMBOL_FIELD_ENCODE(981, 9, 9),
    /* RS_FEC_AMPS_LOCK_LH_A1:10:10 */
    PHYMOD_SYMBOL_FIELD_ENCODE(973, 10, 10),
    /* RS_FEC_FEC_LANE_MAP_A1:11:14 */
    PHYMOD_SYMBOL_FIELD_ENCODE(990, 14, 11),
    /* RS_FEC_FEC_LANE_MAP_VALID_A1:15:15 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(994, 15, 15)
};
static uint32_t BCMI_TSCO_DPLL_XGXS_RX_X4_RS_FEC_SYNC_STS_B_DPLLr_fields[] =
{
    /* RS_FEC_AMPS_LOCK_LIVE_B0:0:0 */
    PHYMOD_SYMBOL_FIELD_ENCODE(978, 0, 0),
    /* RS_FEC_AMPS_LOCK_LL_B0:1:1 */
    PHYMOD_SYMBOL_FIELD_ENCODE(982, 1, 1),
    /* RS_FEC_AMPS_LOCK_LH_B0:2:2 */
    PHYMOD_SYMBOL_FIELD_ENCODE(974, 2, 2),
    /* RS_FEC_FEC_LANE_MAP_B0:3:6 */
    PHYMOD_SYMBOL_FIELD_ENCODE(991, 6, 3),
    /* RS_FEC_FEC_LANE_MAP_VALID_B0:7:7 */
    PHYMOD_SYMBOL_FIELD_ENCODE(995, 7, 7),
    /* RS_FEC_AMPS_LOCK_LIVE_B1:8:8 */
    PHYMOD_SYMBOL_FIELD_ENCODE(979, 8, 8),
    /* RS_FEC_AMPS_LOCK_LL_B1:9:9 */
    PHYMOD_SYMBOL_FIELD_ENCODE(983, 9, 9),
    /* RS_FEC_AMPS_LOCK_LH_B1:10:10 */
    PHYMOD_SYMBOL_FIELD_ENCODE(975, 10, 10),
    /* RS_FEC_FEC_LANE_MAP_B1:11:14 */
    PHYMOD_SYMBOL_FIELD_ENCODE(992, 14, 11),
    /* RS_FEC_FEC_LANE_MAP_VALID_B1:15:15 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(996, 15, 15)
};
static uint32_t BCMI_TSCO_DPLL_XGXS_RX_X4_SKEW_OFFSS0_DPLLr_fields[] =
{
    /* AM_SLIP_COUNT_0:0:7 */
    PHYMOD_SYMBOL_FIELD_ENCODE(136, 7, 0),
    /* AM_TS_FCLK_ADJUST_VALUE_0:8:14 */
    PHYMOD_SYMBOL_FIELD_ENCODE(141, 14, 8),
    /* DESKEW_TS_INFO_VALID_0:15:15 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(302, 15, 15)
};
static uint32_t BCMI_TSCO_DPLL_XGXS_RX_X4_SKEW_OFFSS1_DPLLr_fields[] =
{
    /* AM_SLIP_COUNT_1:0:7 */
    PHYMOD_SYMBOL_FIELD_ENCODE(137, 7, 0),
    /* AM_TS_FCLK_ADJUST_VALUE_1:8:14 */
    PHYMOD_SYMBOL_FIELD_ENCODE(142, 14, 8),
    /* DESKEW_TS_INFO_VALID_1:15:15 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(303, 15, 15)
};
static uint32_t BCMI_TSCO_DPLL_XGXS_RX_X4_SKEW_OFFSS2_DPLLr_fields[] =
{
    /* AM_SLIP_COUNT_2:0:7 */
    PHYMOD_SYMBOL_FIELD_ENCODE(138, 7, 0),
    /* AM_TS_FCLK_ADJUST_VALUE_2:8:14 */
    PHYMOD_SYMBOL_FIELD_ENCODE(143, 14, 8),
    /* DESKEW_TS_INFO_VALID_2:15:15 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(304, 15, 15)
};
static uint32_t BCMI_TSCO_DPLL_XGXS_RX_X4_SKEW_OFFSS3_DPLLr_fields[] =
{
    /* AM_SLIP_COUNT_3:0:7 */
    PHYMOD_SYMBOL_FIELD_ENCODE(139, 7, 0),
    /* AM_TS_FCLK_ADJUST_VALUE_3:8:14 */
    PHYMOD_SYMBOL_FIELD_ENCODE(144, 14, 8),
    /* DESKEW_TS_INFO_VALID_3:15:15 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(305, 15, 15)
};
static uint32_t BCMI_TSCO_DPLL_XGXS_RX_X4_SKEW_OFFSS4_DPLLr_fields[] =
{
    /* AM_SLIP_COUNT_4:0:7 */
    PHYMOD_SYMBOL_FIELD_ENCODE(140, 7, 0),
    /* AM_TS_FCLK_ADJUST_VALUE_4:8:14 */
    PHYMOD_SYMBOL_FIELD_ENCODE(145, 14, 8),
    /* DESKEW_TS_INFO_VALID_4:15:15 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(306, 15, 15)
};
static uint32_t BCMI_TSCO_DPLL_XGXS_SC_X1_PIPE_RST_CNT_DPLLr_fields[] =
{
    /* PIPELINE_RESET_COUNT:0:15 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(772, 15, 0)
};
static uint32_t BCMI_TSCO_DPLL_XGXS_SC_X1_STS_DPLLr_fields[] =
{
    /* RESOLVED_PORT_MODE:0:2 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(938, 2, 0)
};
static uint32_t BCMI_TSCO_DPLL_XGXS_SC_X1_TX_RST_CNT_DPLLr_fields[] =
{
    /* TX_RESET_COUNT:0:15 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(1402, 15, 0)
};
static uint32_t BCMI_TSCO_DPLL_XGXS_SC_X2_CTL_DPLLr_fields[] =
{
    /* SW_SPEED_ID:0:5 */
    PHYMOD_SYMBOL_FIELD_ENCODE(1236, 5, 0),
    /* SW_SPEED_CHANGE:8:8 */
    PHYMOD_SYMBOL_FIELD_ENCODE(1233, 8, 8),
    /* SC_IGNORE_TX_DATA_VLD:9:9 */
    PHYMOD_SYMBOL_FIELD_ENCODE(1198, 9, 9),
    /* DEBUG_MODE:10:10 */
    PHYMOD_SYMBOL_FIELD_ENCODE(298, 10, 10),
    /* L_U_SS_MODE_CONTROL:11:11 */
    PHYMOD_SYMBOL_FIELD_ENCODE(539, 11, 11),
    /* L_U_SS_MODE_ENABLE:12:12 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(540, 12, 12)
};
static uint32_t BCMI_TSCO_DPLL_XGXS_SC_X2_DBG_DPLLr_fields[] =
{
    /* SC_FSM_STATUS:0:15 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(1197, 15, 0)
};
static uint32_t BCMI_TSCO_DPLL_XGXS_SC_X2_RSLVD_SPD_DPLLr_fields[] =
{
    /* SPEED:10:15 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(1221, 15, 10)
};
static uint32_t BCMI_TSCO_DPLL_XGXS_SC_X2_SPARE0_DPLLr_fields[] =
{
    /* SPARE0:0:15 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(1219, 15, 0)
};
static uint32_t BCMI_TSCO_DPLL_XGXS_SC_X2_STS_DPLLr_fields[] =
{
    /* SW_SPEED_CHANGE_DONE:0:0 */
    PHYMOD_SYMBOL_FIELD_ENCODE(1234, 0, 0),
    /* SW_SPEED_CONFIG_VLD:1:1 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(1235, 1, 1)
};
static uint32_t BCMI_TSCO_DPLL_XGXS_SC_X2_SW_SPARE1_DPLLr_fields[] =
{
    /* SPARE1:0:15 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(1220, 15, 0)
};
static uint32_t BCMI_TSCO_DPLL_XGXS_SIGDET_STS0_DPLLr_fields[] =
{
    /* SIGNAL_DETECT:0:0 */
    PHYMOD_SYMBOL_FIELD_ENCODE(1210, 0, 0),
    /* SIGNAL_DETECT_CHANGE:1:1 */
    PHYMOD_SYMBOL_FIELD_ENCODE(1211, 1, 1),
    /* SIGNAL_DETECT_RAW:4:4 */
    PHYMOD_SYMBOL_FIELD_ENCODE(1216, 4, 4),
    /* SIGNAL_DETECT_RAW_CHANGE:5:5 */
    PHYMOD_SYMBOL_FIELD_ENCODE(1217, 5, 5),
    /* EXT_SIGDET:6:6 */
    PHYMOD_SYMBOL_FIELD_ENCODE(395, 6, 6),
    /* EXT_SIGDET_CHANGE:7:7 */
    PHYMOD_SYMBOL_FIELD_ENCODE(396, 7, 7),
    /* AFE_SIGDET:8:8 */
    PHYMOD_SYMBOL_FIELD_ENCODE(8, 8, 8),
    /* AFE_SIGDET_CHANGE:9:9 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(9, 9, 9)
};
static uint32_t BCMI_TSCO_DPLL_XGXS_TLB_ERR_AGGR_NUM_ERRS_IN_FEC_FRAMES_STS_HI_DPLLr_fields[] =
{
    /* TLB_ERR_AGGR_ACTIVE_STATUS:4:4 */
    PHYMOD_SYMBOL_FIELD_ENCODE(1252, 4, 4),
    /* TLB_ERR_AGGR_CLKS_OUT_OF_SYNC_STATUS:5:5 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(1253, 5, 5)
};
static uint32_t BCMI_TSCO_DPLL_XGXS_TLB_ERR_AGGR_TLB_ERR_AGGR_CFG0_DPLLr_fields[] =
{
    /* TLB_ERR_AGGR_START_ERROR_AGGREGATION:0:0 */
    PHYMOD_SYMBOL_FIELD_ENCODE(1260, 0, 0),
    /* TLB_ERR_AGGR_GCLK_DIV2_EN_IGNORE:1:1 */
    PHYMOD_SYMBOL_FIELD_ENCODE(1257, 1, 1),
    /* TLB_ERR_AGGR_ACTIVE_PATTERN_DEPTH:2:4 */
    PHYMOD_SYMBOL_FIELD_ENCODE(1251, 4, 2),
    /* TLB_ERR_AGGR_CLK_OUT_OF_SYNC_PATTERN_DEPTH:8:10 */
    PHYMOD_SYMBOL_FIELD_ENCODE(1254, 10, 8),
    /* TLB_ERR_AGGR_DELAY_DATA_CAPTURE:11:12 */
    PHYMOD_SYMBOL_FIELD_ENCODE(1255, 12, 11),
    /* TLB_ERR_AGGR_EN_FORCE:13:13 */
    PHYMOD_SYMBOL_FIELD_ENCODE(1256, 13, 13),
    /* TLB_ERR_AGGR_MODE:14:15 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(1259, 15, 14)
};
static uint32_t BCMI_TSCO_DPLL_XGXS_TLB_ERR_AGGR_TLB_ERR_ANALYZE_CFG0_DPLLr_fields[] =
{
    /* TLB_ERR_ANALYZE_EN:0:0 */
    PHYMOD_SYMBOL_FIELD_ENCODE(1263, 0, 0),
    /* TLB_ERR_ANALYZE_COUNTER_MORE_THAN_15_EN:1:1 */
    PHYMOD_SYMBOL_FIELD_ENCODE(1262, 1, 1),
    /* TLB_ERR_ANALYZE_RESET_MEM_DATA:2:2 */
    PHYMOD_SYMBOL_FIELD_ENCODE(1270, 2, 2),
    /* TLB_ERR_ANALYZE_WCLK_SWITCH:3:3 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(1271, 3, 3)
};
static uint32_t BCMI_TSCO_DPLL_XGXS_TLB_ERR_AGGR_TLB_ERR_ANALYZE_CFG1_DPLLr_fields[] =
{
    /* TLB_ERR_ANALYZE_COUNTER_EN:0:15 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(1261, 15, 0)
};
static uint32_t BCMI_TSCO_DPLL_XGXS_TLB_ERR_AGGR_TLB_ERR_ANALYZE_CFG2_DPLLr_fields[] =
{
    /* TLB_ERR_ANALYZE_READADDR:0:7 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(1265, 7, 0)
};
static uint32_t BCMI_TSCO_DPLL_XGXS_TLB_ERR_AGGR_TLB_ERR_ANALYZE_STS0_DPLLr_fields[] =
{
    /* TLB_ERR_ANALYZE_READBACK_AVAILABLE:0:0 */
    PHYMOD_SYMBOL_FIELD_ENCODE(1266, 0, 0),
    /* TLB_ERR_ANALYZE_READDATA_LO:1:3 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(1268, 3, 1)
};
static uint32_t BCMI_TSCO_DPLL_XGXS_TLB_ERR_AGGR_TLB_ERR_ANALYZE_STS1_DPLLr_fields[] =
{
    /* TLB_ERR_ANALYZE_READDATA_MED:0:15 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(1269, 15, 0)
};
static uint32_t BCMI_TSCO_DPLL_XGXS_TLB_ERR_AGGR_TLB_ERR_ANALYZE_STS2_DPLLr_fields[] =
{
    /* TLB_ERR_ANALYZE_READDATA_HI:0:15 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(1267, 15, 0)
};
static uint32_t BCMI_TSCO_DPLL_XGXS_TLB_RX_B_TLB_RX_B_STS7_DPLLr_fields[] =
{
    /* RESERVED_TLB_RX_B_0:0:1 */
    PHYMOD_SYMBOL_FIELD_ENCODE(935, 1, 0),
    /* PRBS_CHK_AUTO_DETECT_STATE:8:9 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(815, 9, 8)
};
static uint32_t BCMI_TSCO_DPLL_XGXS_TLB_RX_C_ERR_ANALYZER_CTR_LSB_STS_DPLLr_fields[] =
{
    /* ERROR_ANALYZER_COUNTER_LSB:0:15 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(364, 15, 0)
};
static uint32_t BCMI_TSCO_DPLL_XGXS_TLB_RX_C_ERR_ANALYZER_CTR_MON_LSB_THR_DPLLr_fields[] =
{
    /* ERROR_ANALYZER_COUNTER_MON_LSB_THRESH:0:15 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(368, 15, 0)
};
static uint32_t BCMI_TSCO_DPLL_XGXS_TLB_RX_C_ERR_ANALYZER_CTR_MON_MSB_THR_DPLLr_fields[] =
{
    /* ERROR_ANALYZER_COUNTER_MON_MSB_THRESH:0:15 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(369, 15, 0)
};
static uint32_t BCMI_TSCO_DPLL_XGXS_TLB_RX_C_ERR_ANALYZER_CTR_MON_STS_DPLLr_fields[] =
{
    /* ERROR_ANALYZER_COUNTER_MON_INTR:0:0 */
    PHYMOD_SYMBOL_FIELD_ENCODE(366, 0, 0),
    /* ERROR_ANALYZER_COUNTER_MON_OVER_THRESH:1:1 */
    PHYMOD_SYMBOL_FIELD_ENCODE(370, 1, 1),
    /* ERROR_ANALYZER_COUNTER_MON_OVER_THRESH_STY:2:2 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(371, 2, 2)
};
static uint32_t BCMI_TSCO_DPLL_XGXS_TLB_RX_C_ERR_ANALYZER_CTR_MSB_STS_DPLLr_fields[] =
{
    /* ERROR_ANALYZER_COUNTER_MSB:0:15 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(374, 15, 0)
};
static uint32_t BCMI_TSCO_DPLL_XGXS_TLB_RX_C_ERR_CTR_MON_CTL0_DPLLr_fields[] =
{
    /* ERROR_COUNTER_MON_EN:0:0 */
    PHYMOD_SYMBOL_FIELD_ENCODE(375, 0, 0),
    /* ERROR_ANALYZER_COUNTER_MON_INTR_MASK:1:1 */
    PHYMOD_SYMBOL_FIELD_ENCODE(367, 1, 1),
    /* ERROR_ANALYZER_COUNTER_MON_FRC:2:2 */
    PHYMOD_SYMBOL_FIELD_ENCODE(365, 2, 2),
    /* ERROR_ANALYZER_COUNTER_MON_SEL:3:7 */
    PHYMOD_SYMBOL_FIELD_ENCODE(372, 7, 3),
    /* ERROR_ANALYZER_COUNTER_ERROR_TYPE:8:8 */
    PHYMOD_SYMBOL_FIELD_ENCODE(363, 8, 8),
    /* CLR_ERROR_ANALYZER_COUNTER:9:9 */
    PHYMOD_SYMBOL_FIELD_ENCODE(265, 9, 9),
    /* PRBS_ERROR_COUNTER_MON_INTR_MASK:12:12 */
    PHYMOD_SYMBOL_FIELD_ENCODE(840, 12, 12),
    /* PRBS_ERROR_COUNTER_MON_FRC:13:13 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(838, 13, 13)
};
static uint32_t BCMI_TSCO_DPLL_XGXS_TLB_RX_C_ERR_CTR_MON_CTL1_DPLLr_fields[] =
{
    /* ERROR_ANALYZER_COUNTER_MON_START:0:0 */
    PHYMOD_SYMBOL_FIELD_ENCODE(373, 0, 0),
    /* PRBS_ERROR_COUNTER_MON_START:1:1 */
    PHYMOD_SYMBOL_FIELD_ENCODE(843, 1, 1),
    /* ERROR_MON_TIMER_START:2:2 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(386, 2, 2)
};
static uint32_t BCMI_TSCO_DPLL_XGXS_TLB_RX_C_ERR_MON_TMR_CTL_DPLLr_fields[] =
{
    /* ERROR_MON_TIMER_INTR_MASK:0:0 */
    PHYMOD_SYMBOL_FIELD_ENCODE(385, 0, 0),
    /* ERROR_MON_TIMER_FRC:1:1 */
    PHYMOD_SYMBOL_FIELD_ENCODE(383, 1, 1),
    /* ERROR_MON_TIMER_UNIT_SEL:2:4 */
    PHYMOD_SYMBOL_FIELD_ENCODE(387, 4, 2),
    /* ERROR_MON_TIMER_UNIT_TIMEOUT:5:14 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(388, 14, 5)
};
static uint32_t BCMI_TSCO_DPLL_XGXS_TLB_RX_C_ERR_MON_TMR_STS_DPLLr_fields[] =
{
    /* ERROR_MON_TIMER_INTR:0:0 */
    PHYMOD_SYMBOL_FIELD_ENCODE(384, 0, 0),
    /* ERROR_MON_TIMER_DONE:1:1 */
    PHYMOD_SYMBOL_FIELD_ENCODE(382, 1, 1),
    /* ERROR_MON_TIMER:2:11 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(381, 11, 2)
};
static uint32_t BCMI_TSCO_DPLL_XGXS_TLB_RX_C_PRBS_ERR_CTR_MON_STS_DPLLr_fields[] =
{
    /* PRBS_ERROR_COUNTER_MON_INTR:0:0 */
    PHYMOD_SYMBOL_FIELD_ENCODE(839, 0, 0),
    /* PRBS_ERROR_COUNTER_MON_OVER_THRESH:1:1 */
    PHYMOD_SYMBOL_FIELD_ENCODE(841, 1, 1),
    /* PRBS_ERROR_COUNTER_MON_OVER_THRESH_STY:2:2 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(842, 2, 2)
};
static uint32_t BCMI_TSCO_DPLL_XGXS_TLB_RX_C_PRBS_ERR_CTR_MON_THR_DPLLr_fields[] =
{
    /* PRBS_ERROR_COUNTER_MON_THRESH:0:15 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(844, 15, 0)
};
static uint32_t BCMI_TSCO_DPLL_XGXS_TLB_RX_C_TLB_RX_C_CFG0_DPLLr_fields[] =
{
    /* TLB_ERR_START_ERROR_ANALYZER:1:1 */
    PHYMOD_SYMBOL_FIELD_ENCODE(1283, 1, 1),
    /* TLB_ERR_FEC_L_EN:2:2 */
    PHYMOD_SYMBOL_FIELD_ENCODE(1276, 2, 2),
    /* TLB_ERR_FEC_R_EN:3:3 */
    PHYMOD_SYMBOL_FIELD_ENCODE(1279, 3, 3),
    /* TLB_ERR_FEC_MSB_EN:4:4 */
    PHYMOD_SYMBOL_FIELD_ENCODE(1277, 4, 4),
    /* TLB_ERR_FEC_LSB_EN:5:5 */
    PHYMOD_SYMBOL_FIELD_ENCODE(1275, 5, 5),
    /* TLB_ERR_IGNORE_BACK_CHANNEL:6:6 */
    PHYMOD_SYMBOL_FIELD_ENCODE(1282, 6, 6),
    /* TLB_ERR_SYMBOL_MSB_LSB_GROUP:7:7 */
    PHYMOD_SYMBOL_FIELD_ENCODE(1284, 7, 7),
    /* TLB_ERR_FEC_SIZE_FRAC:8:9 */
    PHYMOD_SYMBOL_FIELD_ENCODE(1281, 9, 8),
    /* TLB_ERR_FEC_SIZE:10:15 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(1280, 15, 10)
};
static uint32_t BCMI_TSCO_DPLL_XGXS_TLB_RX_C_TLB_RX_C_CFG1_DPLLr_fields[] =
{
    /* TLB_ERR_ANALYZE_LANES_ACTIVE:0:0 */
    PHYMOD_SYMBOL_FIELD_ENCODE(1264, 0, 0),
    /* TLB_ERR_AGGR_LANES_ACTIVE:1:1 */
    PHYMOD_SYMBOL_FIELD_ENCODE(1258, 1, 1),
    /* TLB_ERR_FEC_RSCODE_SWAP_EN:2:2 */
    PHYMOD_SYMBOL_FIELD_ENCODE(1278, 2, 2),
    /* TLB_ERR_FEC_4_1_BIT_MUX_EN:3:3 */
    PHYMOD_SYMBOL_FIELD_ENCODE(1274, 3, 3),
    /* TLB_ERR_FEC_4CW_ILV_EN:4:4 */
    PHYMOD_SYMBOL_FIELD_ENCODE(1273, 4, 4),
    /* TLB_ERR_FEC_4CW_BIT:5:6 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(1272, 6, 5)
};
static uint32_t BCMI_TSCO_DPLL_XGXS_TLB_RX_DBG_PMD_RX_LOCK_STS_DPLLr_fields[] =
{
    /* DBG_PMD_RX_LOCK:0:0 */
    PHYMOD_SYMBOL_FIELD_ENCODE(295, 0, 0),
    /* DBG_PMD_RX_LOCK_CHANGE:1:1 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(296, 1, 1)
};
static uint32_t BCMI_TSCO_DPLL_XGXS_TLB_RX_DIG_LPBK_CFG_DPLLr_fields[] =
{
    /* DIG_LPBK_EN:0:0 */
    PHYMOD_SYMBOL_FIELD_ENCODE(307, 0, 0),
    /* DIG_LPBK_PD_MODE:1:1 */
    PHYMOD_SYMBOL_FIELD_ENCODE(312, 1, 1),
    /* DIG_LPBK_PD_FLT_BYPASS:2:2 */
    PHYMOD_SYMBOL_FIELD_ENCODE(310, 2, 2),
    /* DIG_LPBK_PD_BIAS_EN:3:3 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(308, 3, 3)
};
static uint32_t BCMI_TSCO_DPLL_XGXS_TLB_RX_DIG_LPBK_PD_STS_DPLLr_fields[] =
{
    /* DIG_LPBK_PD_LATE_IND:0:0 */
    PHYMOD_SYMBOL_FIELD_ENCODE(311, 0, 0),
    /* DIG_LPBK_PD_EARLY_IND:1:1 */
    PHYMOD_SYMBOL_FIELD_ENCODE(309, 1, 1),
    /* PRBS_CHK_AUTO_DETECT_LOCK:8:8 */
    PHYMOD_SYMBOL_FIELD_ENCODE(813, 8, 8),
    /* PRBS_CHK_INV_AUTO_DETECT:9:9 */
    PHYMOD_SYMBOL_FIELD_ENCODE(828, 9, 9),
    /* PRBS_CHK_MODE_SELECT_AUTO_DETECT:11:15 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(834, 15, 11)
};
static uint32_t BCMI_TSCO_DPLL_XGXS_TLB_RX_MAX_PRBS_BURST_ERR_LEN_STS_DPLLr_fields[] =
{
    /* MAX_PRBS_BURST_ERR_LENGTH_STATUS:0:5 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(547, 5, 0)
};
static uint32_t BCMI_TSCO_DPLL_XGXS_TLB_RX_PMD_RX_LOCK_STS_DPLLr_fields[] =
{
    /* PMD_RX_LOCK:0:0 */
    PHYMOD_SYMBOL_FIELD_ENCODE(796, 0, 0),
    /* PMD_RX_LOCK_CHANGE:1:1 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(797, 1, 1)
};
static uint32_t BCMI_TSCO_DPLL_XGXS_TLB_RX_PRBS_BURST_ERR_LEN_STS_DPLLr_fields[] =
{
    /* PRBS_BURST_ERR_LENGTH_STATUS:0:5 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(809, 5, 0)
};
static uint32_t BCMI_TSCO_DPLL_XGXS_TLB_RX_PRBS_CHK_BURST_ERR_CNT_STS_DPLLr_fields[] =
{
    /* PRBS_CHK_BURST_ERR_CNT:0:9 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(816, 9, 0)
};
static uint32_t BCMI_TSCO_DPLL_XGXS_TLB_RX_PRBS_CHK_CFG_DPLLr_fields[] =
{
    /* PRBS_CHK_EN:0:0 */
    PHYMOD_SYMBOL_FIELD_ENCODE(819, 0, 0),
    /* PRBS_CHK_CLK_EN_FRC_ON:1:1 */
    PHYMOD_SYMBOL_FIELD_ENCODE(818, 1, 1),
    /* PRBS_CHK_BURST_ERR_CNT_EN:2:2 */
    PHYMOD_SYMBOL_FIELD_ENCODE(817, 2, 2),
    /* PRBS_CHK_INV:4:4 */
    PHYMOD_SYMBOL_FIELD_ENCODE(827, 4, 4),
    /* PRBS_CHK_MODE:5:6 */
    PHYMOD_SYMBOL_FIELD_ENCODE(832, 6, 5),
    /* PRBS_CHK_EN_AUTO_MODE:7:7 */
    PHYMOD_SYMBOL_FIELD_ENCODE(820, 7, 7),
    /* PRBS_BURST_LEN_CHK_EN:8:8 */
    PHYMOD_SYMBOL_FIELD_ENCODE(810, 8, 8),
    /* PRBS_CHK_ERR_CNT_BURST_MODE:9:9 */
    PHYMOD_SYMBOL_FIELD_ENCODE(823, 9, 9),
    /* TRNSUM_ERROR_COUNT_EN:10:10 */
    PHYMOD_SYMBOL_FIELD_ENCODE(1289, 10, 10),
    /* PRBS_CHK_MODE_SELECT:11:15 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(833, 15, 11)
};
static uint32_t BCMI_TSCO_DPLL_XGXS_TLB_RX_PRBS_CHK_CNT_CFG_DPLLr_fields[] =
{
    /* PRBS_CHK_LOCK_CNT:0:4 */
    PHYMOD_SYMBOL_FIELD_ENCODE(830, 4, 0),
    /* PRBS_CHK_OOL_CNT:8:12 */
    PHYMOD_SYMBOL_FIELD_ENCODE(836, 12, 8),
    /* PRBS_CHK_OOL_CNT_SCALING_EN:14:14 */
    PHYMOD_SYMBOL_FIELD_ENCODE(837, 14, 14),
    /* RX_TRN_ACTIVE_AUTO_MODE_EN:15:15 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(1189, 15, 15)
};
static uint32_t BCMI_TSCO_DPLL_XGXS_TLB_RX_PRBS_CHK_EN_TMR_CTL_DPLLr_fields[] =
{
    /* PRBS_CHK_EN_TIMER_UNIT_SEL:0:2 */
    PHYMOD_SYMBOL_FIELD_ENCODE(821, 2, 0),
    /* PRBS_CHK_NEW_TIMER_MODE:4:4 */
    PHYMOD_SYMBOL_FIELD_ENCODE(835, 4, 4),
    /* PRBS_CHK_EN_TIMER_UNIT_TIMEOUT:5:14 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(822, 14, 5)
};
static uint32_t BCMI_TSCO_DPLL_XGXS_TLB_RX_PRBS_CHK_ERR_CNT_LSB_STS_DPLLr_fields[] =
{
    /* PRBS_CHK_ERR_CNT_LSB:0:15 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(824, 15, 0)
};
static uint32_t BCMI_TSCO_DPLL_XGXS_TLB_RX_PRBS_CHK_ERR_CNT_MSB_STS_DPLLr_fields[] =
{
    /* PRBS_CHK_ERR_CNT_MSB:0:14 */
    PHYMOD_SYMBOL_FIELD_ENCODE(825, 14, 0),
    /* PRBS_CHK_LOCK_LOST_LH:15:15 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(831, 15, 15)
};
static uint32_t BCMI_TSCO_DPLL_XGXS_TLB_RX_PRBS_CHK_LOCK_STS_DPLLr_fields[] =
{
    /* PRBS_CHK_LOCK:0:0 */
    PHYMOD_SYMBOL_FIELD_ENCODE(829, 0, 0),
    /* PRBS_CHK_ERR_CNT_NO_CLR:1:15 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(826, 15, 1)
};
static uint32_t BCMI_TSCO_DPLL_XGXS_TLB_RX_TLB_RX_MISC_CFG_DPLLr_fields[] =
{
    /* RX_PMD_DP_INVERT:0:0 */
    PHYMOD_SYMBOL_FIELD_ENCODE(1182, 0, 0),
    /* RX_DESCRAMBLER_EN:1:1 */
    PHYMOD_SYMBOL_FIELD_ENCODE(1125, 1, 1),
    /* DBG_MASK_DIG_LPBK_EN:2:2 */
    PHYMOD_SYMBOL_FIELD_ENCODE(294, 2, 2),
    /* TLB_RX_DIFF_DEC_EN:3:3 */
    PHYMOD_SYMBOL_FIELD_ENCODE(1285, 3, 3),
    /* TLB_RX_NRZ_LL_MODE_EN:4:4 */
    PHYMOD_SYMBOL_FIELD_ENCODE(1286, 4, 4),
    /* PAM4_GRAY_DEC_EN:5:5 */
    PHYMOD_SYMBOL_FIELD_ENCODE(734, 5, 5),
    /* PAM4_DECODER_EN:6:6 */
    PHYMOD_SYMBOL_FIELD_ENCODE(733, 6, 6),
    /* PAM4_RX_SYMBOL_BIT_SWAP:7:7 */
    PHYMOD_SYMBOL_FIELD_ENCODE(742, 7, 7),
    /* PRBS_CHK_AUTO_DETECT_CNT:8:12 */
    PHYMOD_SYMBOL_FIELD_ENCODE(811, 12, 8),
    /* PRBS_CHK_AUTO_DETECT_EN:14:14 */
    PHYMOD_SYMBOL_FIELD_ENCODE(812, 14, 14),
    /* PRBS_CHK_AUTO_DETECT_RELOCK_EN:15:15 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(814, 15, 15)
};
static uint32_t BCMI_TSCO_DPLL_XGXS_TLB_RX_UC_PMD_RX_LOCK_STS_DPLLr_fields[] =
{
    /* UC_PMD_RX_LOCK:0:0 */
    PHYMOD_SYMBOL_FIELD_ENCODE(1423, 0, 0),
    /* UC_PMD_RX_LOCK_CHANGE:1:1 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(1424, 1, 1)
};
static uint32_t BCMI_TSCO_DPLL_XGXS_TLB_TX_PATGEN_CFG_DPLLr_fields[] =
{
    /* PATT_GEN_EN:0:0 */
    PHYMOD_SYMBOL_FIELD_ENCODE(746, 0, 0),
    /* PAM4_TX_LINEARITY_PATT_EN:6:6 */
    PHYMOD_SYMBOL_FIELD_ENCODE(744, 6, 6),
    /* PAM4_TX_JP03B_PATT_EN:7:7 */
    PHYMOD_SYMBOL_FIELD_ENCODE(743, 7, 7),
    /* PATT_GEN_STOP_POS:8:11 */
    PHYMOD_SYMBOL_FIELD_ENCODE(763, 11, 8),
    /* PATT_GEN_START_POS:12:15 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(762, 15, 12)
};
static uint32_t BCMI_TSCO_DPLL_XGXS_TLB_TX_PRBS_GEN_CFG_DPLLr_fields[] =
{
    /* PRBS_GEN_EN:0:0 */
    PHYMOD_SYMBOL_FIELD_ENCODE(845, 0, 0),
    /* PRBS_GEN_SEED_STROBE:1:1 */
    PHYMOD_SYMBOL_FIELD_ENCODE(850, 1, 1),
    /* PRBS_GEN_PAUSE_STROBE:2:2 */
    PHYMOD_SYMBOL_FIELD_ENCODE(849, 2, 2),
    /* PRBS_GEN_INV:4:4 */
    PHYMOD_SYMBOL_FIELD_ENCODE(847, 4, 4),
    /* PRBS_GEN_ERR_INS:5:5 */
    PHYMOD_SYMBOL_FIELD_ENCODE(846, 5, 5),
    /* PRBS_GEN_MODE_SELECT:11:15 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(848, 15, 11)
};
static uint32_t BCMI_TSCO_DPLL_XGXS_TLB_TX_RMT_LPBK_CFG_DPLLr_fields[] =
{
    /* RMT_LPBK_EN:0:0 */
    PHYMOD_SYMBOL_FIELD_ENCODE(967, 0, 0),
    /* RMT_LPBK_PD_MODE:1:1 */
    PHYMOD_SYMBOL_FIELD_ENCODE(971, 1, 1),
    /* RMT_LPBK_PD_FRC_ON:2:2 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(969, 2, 2)
};
static uint32_t BCMI_TSCO_DPLL_XGXS_TLB_TX_RMT_LPBK_PD_STS_DPLLr_fields[] =
{
    /* RMT_LPBK_PD_LATE_IND:0:0 */
    PHYMOD_SYMBOL_FIELD_ENCODE(970, 0, 0),
    /* RMT_LPBK_PD_EARLY_IND:1:1 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(968, 1, 1)
};
static uint32_t BCMI_TSCO_DPLL_XGXS_TLB_TX_TLB_TX_MISC_CFG_DPLLr_fields[] =
{
    /* TX_PMD_DP_INVERT:0:0 */
    PHYMOD_SYMBOL_FIELD_ENCODE(1397, 0, 0),
    /* TX_PCS_NATIVE_ANA_FRMT_EN:1:1 */
    PHYMOD_SYMBOL_FIELD_ENCODE(1355, 1, 1),
    /* TX_MUX_SEL_ORDER:2:2 */
    PHYMOD_SYMBOL_FIELD_ENCODE(1343, 2, 2),
    /* TLB_TX_DIFF_ENC_EN:3:3 */
    PHYMOD_SYMBOL_FIELD_ENCODE(1287, 3, 3),
    /* TX_TRN_ACTIVE_AUTO_MODE_EN:4:4 */
    PHYMOD_SYMBOL_FIELD_ENCODE(1408, 4, 4),
    /* TX_PCS_INTF_DLY_MODE:5:5 */
    PHYMOD_SYMBOL_FIELD_ENCODE(1353, 5, 5),
    /* TX_DATA_VLD_SYNC_EN:6:6 */
    PHYMOD_SYMBOL_FIELD_ENCODE(1313, 6, 6),
    /* TX_PCS_INTF_PROG_DLY_CNT:8:12 */
    PHYMOD_SYMBOL_FIELD_ENCODE(1354, 12, 8),
    /* TX_PRBS_OR_PCS_ERR_INS_STROBE:15:15 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(1400, 15, 15)
};
static uint32_t BCMI_TSCO_DPLL_XGXS_TLB_TX_TLB_TX_PAM4_CFG0_DPLLr_fields[] =
{
    /* PAM4_GRAY_ENC_EN:0:0 */
    PHYMOD_SYMBOL_FIELD_ENCODE(735, 0, 0),
    /* PAM4_PRECODER_EN:1:1 */
    PHYMOD_SYMBOL_FIELD_ENCODE(740, 1, 1),
    /* TX_SCRAMBLER_EN:2:2 */
    PHYMOD_SYMBOL_FIELD_ENCODE(1404, 2, 2),
    /* PAM4_TX_SYMBOL_BIT_SWAP:3:3 */
    PHYMOD_SYMBOL_FIELD_ENCODE(745, 3, 3),
    /* PAM4_PRECODER_SEED:8:9 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(741, 9, 8)
};
static uint32_t BCMI_TSCO_DPLL_XGXS_TXCOM_AFE_RST_PWRDN_OSR_MODE_PIN_STS_DPLLr_fields[] =
{
    /* TX_OSR_MODE_PIN:0:5 */
    PHYMOD_SYMBOL_FIELD_ENCODE(1348, 5, 0),
    /* TX_PAM4_MODE_PIN:6:6 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(1352, 6, 6)
};
static uint32_t BCMI_TSCO_DPLL_XGXS_TXCOM_LN_CLK_RST_N_PWRDWN_CTL_DPLLr_fields[] =
{
    /* TX_LN_DP_S_RSTB:0:0 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(1339, 0, 0)
};
static uint32_t BCMI_TSCO_DPLL_XGXS_TXCOM_LN_DP_RST_ST_STS_DPLLr_fields[] =
{
    /* TX_LANE_DP_RESET_STATE:0:2 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(1333, 2, 0)
};
static uint32_t BCMI_TSCO_DPLL_XGXS_TXCOM_LN_RST_N_PWRDN_PIN_KILL_CTL_DPLLr_fields[] =
{
    /* PMD_LN_TX_H_RSTB_PKILL:0:0 */
    PHYMOD_SYMBOL_FIELD_ENCODE(789, 0, 0),
    /* PMD_LN_TX_DP_H_RSTB_PKILL:1:1 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(787, 1, 1)
};
static uint32_t BCMI_TSCO_DPLL_XGXS_TXCOM_LN_RST_OCC_CTL_DPLLr_fields[] =
{
    /* TX_LANE_REG_RESET_OCCURRED:0:0 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(1334, 0, 0)
};
static uint32_t BCMI_TSCO_DPLL_XGXS_TXCOM_LN_S_RSTB_CTL_DPLLr_fields[] =
{
    /* TX_LN_S_RSTB:0:0 */
    PHYMOD_SYMBOL_FIELD_ENCODE(1340, 0, 0),
    /* TX_HW_FW_HANDSHAKE_DISABLE:1:1 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(1324, 1, 1)
};
static uint32_t BCMI_TSCO_DPLL_XGXS_TXCOM_MCST_MASK_CTL_DPLLr_fields[] =
{
    /* TX_MULTICAST_MASK_CONTROL:0:0 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(1341, 0, 0)
};
static uint32_t BCMI_TSCO_DPLL_XGXS_TXCOM_OSR_MODE_CTL_DPLLr_fields[] =
{
    /* TX_OSR_MODE_FRC_VAL:0:5 */
    PHYMOD_SYMBOL_FIELD_ENCODE(1347, 5, 0),
    /* TX_PAM4_MODE_FRC_VAL:6:6 */
    PHYMOD_SYMBOL_FIELD_ENCODE(1351, 6, 6),
    /* TX_PAM4_MODE_FRC:14:14 */
    PHYMOD_SYMBOL_FIELD_ENCODE(1350, 14, 14),
    /* TX_OSR_MODE_FRC:15:15 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(1346, 15, 15)
};
static uint32_t BCMI_TSCO_DPLL_XGXS_TXCOM_OSR_MODE_STS_MC_MASK_DPLLr_fields[] =
{
    /* TX_OSR_MODE:0:5 */
    PHYMOD_SYMBOL_FIELD_ENCODE(1345, 5, 0),
    /* TX_PAM4_MODE:6:6 */
    PHYMOD_SYMBOL_FIELD_ENCODE(1349, 6, 6),
    /* TX_MULTICAST_MASK_CONTROL_STATUS:15:15 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(1342, 15, 15)
};
static uint32_t BCMI_TSCO_DPLL_XGXS_TXCOM_PLL_SEL_CTL_DPLLr_fields[] =
{
    /* TX_PLL_SELECT:0:0 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(1396, 0, 0)
};
static uint32_t BCMI_TSCO_DPLL_XGXS_TXCOM_UC_ACK_LN_CTL_DPLLr_fields[] =
{
    /* TX_UC_ACK_LANE_CFG_DONE:0:0 */
    PHYMOD_SYMBOL_FIELD_ENCODE(1409, 0, 0),
    /* TX_UC_ACK_LANE_DP_RESET:1:1 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(1410, 1, 1)
};
static uint32_t BCMI_TSCO_DPLL_XGXS_TXFIR_MISC_CTL0_DPLLr_fields[] =
{
    /* SDK_TX_DISABLE:0:0 */
    PHYMOD_SYMBOL_FIELD_ENCODE(1199, 0, 0),
    /* TX_DISABLE_OUTPUT_SEL:2:3 */
    PHYMOD_SYMBOL_FIELD_ENCODE(1319, 3, 2),
    /* TX_SYM_5MSBS_TO_ZERO_FRC_EN:15:15 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(1406, 15, 15)
};
static uint32_t BCMI_TSCO_DPLL_XGXS_TXFIR_MISC_STS0_DPLLr_fields[] =
{
    /* TX_DISABLE_STATUS:0:0 */
    PHYMOD_SYMBOL_FIELD_ENCODE(1320, 0, 0),
    /* TX_ELEC_IDLE_STATUS:1:1 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(1323, 1, 1)
};
static uint32_t BCMI_TSCO_DPLL_XGXS_TXFIR_TAP_CTL0_DPLLr_fields[] =
{
    /* TXFIR_TAP0_COEFF:0:8 */
    PHYMOD_SYMBOL_FIELD_ENCODE(1301, 8, 0),
    /* TXFIR_NRZ_TAP_RANGE_SEL:10:10 */
    PHYMOD_SYMBOL_FIELD_ENCODE(1300, 10, 10),
    /* TXFIR_TAP_LOAD:11:11 */
    PHYMOD_SYMBOL_FIELD_ENCODE(1308, 11, 11),
    /* TXFIR_TAP_EN:12:14 */
    PHYMOD_SYMBOL_FIELD_ENCODE(1307, 14, 12),
    /* TXFIR_TEST_DATA_EN:15:15 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(1309, 15, 15)
};
static uint32_t BCMI_TSCO_DPLL_XGXS_TXFIR_TAP_CTL1_DPLLr_fields[] =
{
    /* TXFIR_TAP1_COEFF:0:8 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(1302, 8, 0)
};
static uint32_t BCMI_TSCO_DPLL_XGXS_TXFIR_TAP_CTL2_DPLLr_fields[] =
{
    /* TXFIR_TAP2_COEFF:0:8 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(1303, 8, 0)
};
static uint32_t BCMI_TSCO_DPLL_XGXS_TXFIR_TAP_CTL3_DPLLr_fields[] =
{
    /* TXFIR_TAP3_COEFF:0:8 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(1304, 8, 0)
};
static uint32_t BCMI_TSCO_DPLL_XGXS_TXFIR_TAP_CTL4_DPLLr_fields[] =
{
    /* TXFIR_TAP4_COEFF:0:8 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(1305, 8, 0)
};
static uint32_t BCMI_TSCO_DPLL_XGXS_TXFIR_TAP_CTL5_DPLLr_fields[] =
{
    /* TXFIR_TAP5_COEFF:0:8 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(1306, 8, 0)
};
static uint32_t BCMI_TSCO_DPLL_XGXS_TXFIR_UC_CTL0_DPLLr_fields[] =
{
    /* MICRO_TX_DISABLE:0:0 */
    PHYMOD_SYMBOL_FIELD_ENCODE(699, 0, 0),
    /* TX_DISABLE_TRIGGER:1:1 */
    PHYMOD_SYMBOL_FIELD_ENCODE(1322, 1, 1),
    /* DP_RESET_TX_DISABLE_DIS:2:2 */
    PHYMOD_SYMBOL_FIELD_ENCODE(319, 2, 2),
    /* PMD_TX_DISABLE_PKILL:3:3 */
    PHYMOD_SYMBOL_FIELD_ENCODE(800, 3, 3),
    /* TX_DISABLE_TIMER_CTRL:4:9 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(1321, 9, 4)
};
static uint32_t BCMI_TSCO_DPLL_XGXS_TX_CLK_N_RST_DBG_CTL_DPLLr_fields[] =
{
    /* LN_TX_S_CLKGATE_FRC_ON:0:0 */
    PHYMOD_SYMBOL_FIELD_ENCODE(516, 0, 0),
    /* LN_TX_S_COMCLK_SEL:1:1 */
    PHYMOD_SYMBOL_FIELD_ENCODE(518, 1, 1),
    /* LN_TX_S_COMCLK_FRC_ON:2:2 */
    PHYMOD_SYMBOL_FIELD_ENCODE(517, 2, 2),
    /* PMD_TX_CLK_VLD_FRC:3:3 */
    PHYMOD_SYMBOL_FIELD_ENCODE(798, 3, 3),
    /* PMD_TX_CLK_VLD_FRC_VAL:4:4 */
    PHYMOD_SYMBOL_FIELD_ENCODE(799, 4, 4),
    /* LN_TXPICLK_S_CLKGATE_FRC_ON:13:13 */
    PHYMOD_SYMBOL_FIELD_ENCODE(506, 13, 13),
    /* LN_TXPICLK_S_COMCLK_SEL:14:14 */
    PHYMOD_SYMBOL_FIELD_ENCODE(508, 14, 14),
    /* LN_TXPICLK_S_COMCLK_FRC_ON:15:15 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(507, 15, 15)
};
static uint32_t BCMI_TSCO_DPLL_XGXS_TX_CLK_N_RST_MISC_CTL_DPLLr_fields[] =
{
    /* TX_PI_LOOP_FILTER_STABLE:0:0 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(1375, 0, 0)
};
static uint32_t BCMI_TSCO_DPLL_XGXS_TX_LN_AFE_RST_PWRDWN_CTL_CTL_DPLLr_fields[] =
{
    /* AFE_TX_PWRDN_FRC:0:0 */
    PHYMOD_SYMBOL_FIELD_ENCODE(14, 0, 0),
    /* AFE_TX_PWRDN_FRC_VAL:1:1 */
    PHYMOD_SYMBOL_FIELD_ENCODE(15, 1, 1),
    /* AFE_TX_RESET_FRC:2:2 */
    PHYMOD_SYMBOL_FIELD_ENCODE(17, 2, 2),
    /* AFE_TX_RESET_FRC_VAL:3:3 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(18, 3, 3)
};
static uint32_t BCMI_TSCO_DPLL_XGXS_TX_LN_CLK_RST_N_PWRDWN_CTL_DPLLr_fields[] =
{
    /* LN_TX_S_PWRDN:0:0 */
    PHYMOD_SYMBOL_FIELD_ENCODE(519, 0, 0),
    /* AFE_TX_RESET_DEASSERT:15:15 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(16, 15, 15)
};
static uint32_t BCMI_TSCO_DPLL_XGXS_TX_LN_DBG_RST_CTL_DPLLr_fields[] =
{
    /* LN_TX_S_RSTB:0:0 */
    PHYMOD_SYMBOL_FIELD_ENCODE(520, 0, 0),
    /* LN_TX_DP_S_RSTB:1:1 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(511, 1, 1)
};
static uint32_t BCMI_TSCO_DPLL_XGXS_TX_LN_RST_N_PWRDN_PIN_KILL_CTL_DPLLr_fields[] =
{
    /* PMD_LN_TX_H_PWRDN_PKILL:0:0 */
    PHYMOD_SYMBOL_FIELD_ENCODE(788, 0, 0),
    /* PMD_TX_LANE_MODE_FRC:15:15 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(802, 15, 15)
};
static uint32_t BCMI_TSCO_DPLL_XGXS_TX_PI_CTL0_DPLLr_fields[] =
{
    /* TX_PI_EN:0:0 */
    PHYMOD_SYMBOL_FIELD_ENCODE(1356, 0, 0),
    /* TX_PI_JITTER_FILTER_EN:1:1 */
    PHYMOD_SYMBOL_FIELD_ENCODE(1371, 1, 1),
    /* TX_PI_EXT_CTRL_EN:2:2 */
    PHYMOD_SYMBOL_FIELD_ENCODE(1357, 2, 2),
    /* TX_PI_JIT_SSC_FREQ_MODE:3:3 */
    PHYMOD_SYMBOL_FIELD_ENCODE(1374, 3, 3),
    /* TX_PI_SJ_GEN_EN:4:4 */
    PHYMOD_SYMBOL_FIELD_ENCODE(1386, 4, 4),
    /* TX_PI_SSC_GEN_EN:5:5 */
    PHYMOD_SYMBOL_FIELD_ENCODE(1387, 5, 5),
    /* TX_PI_FIRST_ORDER_BWSEL_INTEG:6:9 */
    PHYMOD_SYMBOL_FIELD_ENCODE(1363, 9, 6),
    /* TX_PI_SECOND_ORDER_BWSEL_INTEG:10:11 */
    PHYMOD_SYMBOL_FIELD_ENCODE(1384, 11, 10),
    /* TX_PI_EXT_PHASE_BWSEL_INTEG:12:14 */
    PHYMOD_SYMBOL_FIELD_ENCODE(1359, 14, 12),
    /* TX_PI_SECOND_ORDER_LOOP_EN:15:15 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(1385, 15, 15)
};
static uint32_t BCMI_TSCO_DPLL_XGXS_TX_PI_CTL1_DPLLr_fields[] =
{
    /* TX_PI_FREQ_OVERRIDE_VAL:0:14 */
    PHYMOD_SYMBOL_FIELD_ENCODE(1365, 14, 0),
    /* TX_PI_FREQ_OVERRIDE_EN:15:15 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(1364, 15, 15)
};
static uint32_t BCMI_TSCO_DPLL_XGXS_TX_PI_CTL2_DPLLr_fields[] =
{
    /* TX_PI_JIT_FREQ_IDX:0:5 */
    PHYMOD_SYMBOL_FIELD_ENCODE(1373, 5, 0),
    /* TX_PI_JIT_AMP:8:13 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(1372, 13, 8)
};
static uint32_t BCMI_TSCO_DPLL_XGXS_TX_PI_CTL5_DPLLr_fields[] =
{
    /* TX_PI_HS_FIFO_PHSERR_INVERT:1:1 */
    PHYMOD_SYMBOL_FIELD_ENCODE(1367, 1, 1),
    /* TX_PI_EXT_PD_SEL:3:3 */
    PHYMOD_SYMBOL_FIELD_ENCODE(1358, 3, 3),
    /* TX_PI_HS_FIFO_PHSERR_SEL:4:4 */
    PHYMOD_SYMBOL_FIELD_ENCODE(1368, 4, 4),
    /* TX_PI_EXT_PHASE_STEP_CNT_INVERT:5:5 */
    PHYMOD_SYMBOL_FIELD_ENCODE(1361, 5, 5),
    /* TX_PI_EXT_PHASE_STEP_CNT_SEL:6:6 */
    PHYMOD_SYMBOL_FIELD_ENCODE(1362, 6, 6),
    /* TX_PI_EXT_PHASE_STEP_CNT_FULL_BYPASS:7:7 */
    PHYMOD_SYMBOL_FIELD_ENCODE(1360, 7, 7),
    /* AFE_TX_FIFO_RESETB:8:8 */
    PHYMOD_SYMBOL_FIELD_ENCODE(12, 8, 8),
    /* AFE_TX_FIFO_RESETB_FRC:9:9 */
    PHYMOD_SYMBOL_FIELD_ENCODE(13, 9, 9),
    /* TX_PI_PD_BYPASS_FLT:10:10 */
    PHYMOD_SYMBOL_FIELD_ENCODE(1379, 10, 10),
    /* TX_PI_PD_BYPASS_VCO:11:11 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(1380, 11, 11)
};
static uint32_t BCMI_TSCO_DPLL_XGXS_TX_PI_CTL6_DPLLr_fields[] =
{
    /* TX_PI_LOOP_TIMING_SEL_FRC_VAL:0:4 */
    PHYMOD_SYMBOL_FIELD_ENCODE(1378, 4, 0),
    /* TX_PI_LOOP_TIMING_SEL_FRC:5:5 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(1377, 5, 5)
};
static uint32_t BCMI_TSCO_DPLL_XGXS_TX_PI_STS0_DPLLr_fields[] =
{
    /* TX_PI_PHASE_CNTR:0:7 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(1381, 7, 0)
};
static uint32_t BCMI_TSCO_DPLL_XGXS_TX_PI_STS1_DPLLr_fields[] =
{
    /* TX_PI_INTEG1_REG:0:13 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(1369, 13, 0)
};
static uint32_t BCMI_TSCO_DPLL_XGXS_TX_PI_STS2_DPLLr_fields[] =
{
    /* TX_PI_INTEG2_REG:0:14 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(1370, 14, 0)
};
static uint32_t BCMI_TSCO_DPLL_XGXS_TX_PI_STS3_DPLLr_fields[] =
{
    /* TX_PI_PHASE_ERR:0:5 */
    PHYMOD_SYMBOL_FIELD_ENCODE(1382, 5, 0),
    /* TX_PI_PHASE_ERR_S1:8:13 */
    PHYMOD_SYMBOL_FIELD_ENCODE(1383, 13, 8),
    /* RESERVED_TX_PI_0:15:15 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(936, 15, 15)
};
static uint32_t BCMI_TSCO_DPLL_XGXS_TX_PI_STS4_DPLLr_fields[] =
{
    /* TX_PI_HS_FIFO_PHSERR:0:0 */
    PHYMOD_SYMBOL_FIELD_ENCODE(1366, 0, 0),
    /* ST_AFE_TX_FIFO_RESETB:1:1 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(1225, 1, 1)
};
static uint32_t BCMI_TSCO_DPLL_XGXS_TX_PI_STS6_DPLLr_fields[] =
{
    /* TX_PI_LOOP_TIMING_SEL:0:4 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(1376, 4, 0)
};
static uint32_t BCMI_TSCO_DPLL_XGXS_TX_PMD_LN_MODE_CTL_DPLLr_fields[] =
{
    /* PMD_TX_LANE_MODE_FRC_VAL:0:15 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(803, 15, 0)
};
static uint32_t BCMI_TSCO_DPLL_XGXS_TX_PMD_LN_MODE_STS_DPLLr_fields[] =
{
    /* PMD_TX_LANE_MODE:0:15 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(801, 15, 0)
};
static uint32_t BCMI_TSCO_DPLL_XGXS_TX_X1_GLAS_TPMA_ADJ_0_1_DPLLr_fields[] =
{
    /* GLAS_TPMA_CAPTURE_ADJ_0:0:7 */
    PHYMOD_SYMBOL_FIELD_ENCODE(416, 7, 0),
    /* GLAS_TPMA_CAPTURE_ADJ_1:8:15 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(417, 15, 8)
};
static uint32_t BCMI_TSCO_DPLL_XGXS_TX_X1_GLAS_TPMA_ADJ_2_3_DPLLr_fields[] =
{
    /* GLAS_TPMA_CAPTURE_ADJ_2:0:7 */
    PHYMOD_SYMBOL_FIELD_ENCODE(418, 7, 0),
    /* GLAS_TPMA_CAPTURE_ADJ_3:8:15 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(419, 15, 8)
};
static uint32_t BCMI_TSCO_DPLL_XGXS_TX_X1_GLAS_TPMA_ADJ_4_5_DPLLr_fields[] =
{
    /* GLAS_TPMA_CAPTURE_ADJ_4:0:7 */
    PHYMOD_SYMBOL_FIELD_ENCODE(420, 7, 0),
    /* GLAS_TPMA_CAPTURE_ADJ_5:8:15 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(421, 15, 8)
};
static uint32_t BCMI_TSCO_DPLL_XGXS_TX_X1_GLAS_TPMA_ADJ_6_7_DPLLr_fields[] =
{
    /* GLAS_TPMA_CAPTURE_ADJ_6:0:7 */
    PHYMOD_SYMBOL_FIELD_ENCODE(422, 7, 0),
    /* GLAS_TPMA_CAPTURE_ADJ_7:8:15 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(423, 15, 8)
};
static uint32_t BCMI_TSCO_DPLL_XGXS_TX_X1_GLAS_TPMA_CTL_DPLLr_fields[] =
{
    /* GLAS_TPMA_CAPTURE_EN:0:0 */
    PHYMOD_SYMBOL_FIELD_ENCODE(432, 0, 0),
    /* GLAS_TPMA_CAPTURE_MASK:1:8 */
    PHYMOD_SYMBOL_FIELD_ENCODE(434, 8, 1),
    /* GLAS_TPMA_CAPTURE_LOGICAL:9:9 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(433, 9, 9)
};
static uint32_t BCMI_TSCO_DPLL_XGXS_TX_X1_GLAS_TPMA_DATA0_DPLLr_fields[] =
{
    /* GLAS_TPMA_CAPTURE_DATA_0:0:15 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(424, 15, 0)
};
static uint32_t BCMI_TSCO_DPLL_XGXS_TX_X1_GLAS_TPMA_DATA1_DPLLr_fields[] =
{
    /* GLAS_TPMA_CAPTURE_DATA_1:0:15 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(425, 15, 0)
};
static uint32_t BCMI_TSCO_DPLL_XGXS_TX_X1_GLAS_TPMA_DATA2_DPLLr_fields[] =
{
    /* GLAS_TPMA_CAPTURE_DATA_2:0:15 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(426, 15, 0)
};
static uint32_t BCMI_TSCO_DPLL_XGXS_TX_X1_GLAS_TPMA_DATA3_DPLLr_fields[] =
{
    /* GLAS_TPMA_CAPTURE_DATA_3:0:15 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(427, 15, 0)
};
static uint32_t BCMI_TSCO_DPLL_XGXS_TX_X1_GLAS_TPMA_DATA4_DPLLr_fields[] =
{
    /* GLAS_TPMA_CAPTURE_DATA_4:0:15 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(428, 15, 0)
};
static uint32_t BCMI_TSCO_DPLL_XGXS_TX_X1_GLAS_TPMA_DATA5_DPLLr_fields[] =
{
    /* GLAS_TPMA_CAPTURE_DATA_5:0:15 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(429, 15, 0)
};
static uint32_t BCMI_TSCO_DPLL_XGXS_TX_X1_GLAS_TPMA_DATA6_DPLLr_fields[] =
{
    /* GLAS_TPMA_CAPTURE_DATA_6:0:15 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(430, 15, 0)
};
static uint32_t BCMI_TSCO_DPLL_XGXS_TX_X1_GLAS_TPMA_DATA7_DPLLr_fields[] =
{
    /* GLAS_TPMA_CAPTURE_DATA_7:0:15 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(431, 15, 0)
};
static uint32_t BCMI_TSCO_DPLL_XGXS_TX_X1_TX_LN_SWP_DPLLr_fields[] =
{
    /* LOGICAL_TO_PHYSICAL0_SEL:0:2 */
    PHYMOD_SYMBOL_FIELD_ENCODE(522, 2, 0),
    /* LOGICAL_TO_PHYSICAL1_SEL:3:5 */
    PHYMOD_SYMBOL_FIELD_ENCODE(523, 5, 3),
    /* LOGICAL_TO_PHYSICAL2_SEL:6:8 */
    PHYMOD_SYMBOL_FIELD_ENCODE(524, 8, 6),
    /* LOGICAL_TO_PHYSICAL3_SEL:9:11 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(525, 11, 9)
};
static uint32_t BCMI_TSCO_DPLL_XGXS_TX_X1_TX_LN_SWP_M1_DPLLr_fields[] =
{
    /* M1_LOGICAL_TO_PHYSICAL0_SEL:0:2 */
    PHYMOD_SYMBOL_FIELD_ENCODE(541, 2, 0),
    /* M1_LOGICAL_TO_PHYSICAL1_SEL:3:5 */
    PHYMOD_SYMBOL_FIELD_ENCODE(542, 5, 3),
    /* M1_LOGICAL_TO_PHYSICAL2_SEL:6:8 */
    PHYMOD_SYMBOL_FIELD_ENCODE(543, 8, 6),
    /* M1_LOGICAL_TO_PHYSICAL3_SEL:9:11 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(544, 11, 9)
};
static uint32_t BCMI_TSCO_DPLL_XGXS_TX_X2_ENC_STS1_DPLLr_fields[] =
{
    /* CL49_LTXSM_STATE:0:5 */
    PHYMOD_SYMBOL_FIELD_ENCODE(243, 5, 0),
    /* CL49_TX_FAULT_DET:6:6 */
    PHYMOD_SYMBOL_FIELD_ENCODE(246, 6, 6),
    /* LTXSM_STATE:7:11 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(538, 11, 7)
};
static uint32_t BCMI_TSCO_DPLL_XGXS_TX_X2_ERR_CTL_DPLLr_fields[] =
{
    /* PCS_LANE_ERROR_INJECT:0:3 */
    PHYMOD_SYMBOL_FIELD_ENCODE(764, 3, 0),
    /* RS_FEC_LANE_ERROR_INJECT:4:11 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(1003, 11, 4)
};
static uint32_t BCMI_TSCO_DPLL_XGXS_TX_X2_MISC_DPLLr_fields[] =
{
    /* TX_LI_ENABLE:2:2 */
    PHYMOD_SYMBOL_FIELD_ENCODE(1338, 2, 2),
    /* TX_LF_ENABLE:3:3 */
    PHYMOD_SYMBOL_FIELD_ENCODE(1337, 3, 3),
    /* TX_RF_ENABLE:4:4 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(1403, 4, 4)
};
static uint32_t BCMI_TSCO_DPLL_XGXS_TX_X2_PCS_STS_LATCH_DPLLr_fields[] =
{
    /* LPI_RECEIVED_LH:0:0 */
    PHYMOD_SYMBOL_FIELD_ENCODE(528, 0, 0),
    /* REMOTE_FAULT_LH:1:1 */
    PHYMOD_SYMBOL_FIELD_ENCODE(866, 1, 1),
    /* LOCAL_FAULT_LH:2:2 */
    PHYMOD_SYMBOL_FIELD_ENCODE(521, 2, 2),
    /* LINK_INTERRUPT_LH:3:3 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(488, 3, 3)
};
static uint32_t BCMI_TSCO_DPLL_XGXS_TX_X2_RS_SYM_DPLLr_fields[] =
{
    /* SYMBOL_VALUE:0:9 */
    PHYMOD_SYMBOL_FIELD_ENCODE(1237, 9, 0),
    /* TX_AM_SF_MODE:10:10 */
    PHYMOD_SYMBOL_FIELD_ENCODE(1310, 10, 10),
    /* ECWR:11:15 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(359, 15, 11)
};
static uint32_t BCMI_TSCO_DPLL_XGXS_TX_X2_TX_TS_CTL_DPLLr_fields[] =
{
    /* OSTS_PIPELINE_ENABLE:0:0 */
    PHYMOD_SYMBOL_FIELD_ENCODE(728, 0, 0),
    /* TSTS_INTERRUPT_EN:2:2 */
    PHYMOD_SYMBOL_FIELD_ENCODE(1290, 2, 2),
    /* TX_SOP_BYTE_OFFSET:3:6 */
    PHYMOD_SYMBOL_FIELD_ENCODE(1405, 6, 3),
    /* BASE_ADDRESS_CONTROL:7:7 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(206, 7, 7)
};
static uint32_t BCMI_TSCO_DPLL_XGXS_UC_AHB_CTL0_DPLLr_fields[] =
{
    /* MICRO_RA_WRDATASIZE:0:1 */
    PHYMOD_SYMBOL_FIELD_ENCODE(670, 1, 0),
    /* MICRO_RA_RDDATASIZE:4:5 */
    PHYMOD_SYMBOL_FIELD_ENCODE(665, 5, 4),
    /* MICRO_RA_INIT:8:9 */
    PHYMOD_SYMBOL_FIELD_ENCODE(661, 9, 8),
    /* MICRO_AUTOINC_WRADDR_EN:12:12 */
    PHYMOD_SYMBOL_FIELD_ENCODE(562, 12, 12),
    /* MICRO_AUTOINC_RDADDR_EN:13:13 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(561, 13, 13)
};
static uint32_t BCMI_TSCO_DPLL_XGXS_UC_AHB_RDADDR_LSW_DPLLr_fields[] =
{
    /* MICRO_RA_RDADDR_LSW:0:15 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(663, 15, 0)
};
static uint32_t BCMI_TSCO_DPLL_XGXS_UC_AHB_RDADDR_MSW_DPLLr_fields[] =
{
    /* MICRO_RA_RDADDR_MSW:0:15 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(664, 15, 0)
};
static uint32_t BCMI_TSCO_DPLL_XGXS_UC_AHB_RDDATA_LSW_DPLLr_fields[] =
{
    /* MICRO_RA_RDDATA_LSW:0:15 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(666, 15, 0)
};
static uint32_t BCMI_TSCO_DPLL_XGXS_UC_AHB_RDDATA_MSW_DPLLr_fields[] =
{
    /* MICRO_RA_RDDATA_MSW:0:15 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(667, 15, 0)
};
static uint32_t BCMI_TSCO_DPLL_XGXS_UC_AHB_STS0_DPLLr_fields[] =
{
    /* MICRO_RA_INITDONE:0:0 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(662, 0, 0)
};
static uint32_t BCMI_TSCO_DPLL_XGXS_UC_AHB_WRADDR_LSW_DPLLr_fields[] =
{
    /* MICRO_RA_WRADDR_LSW:0:15 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(668, 15, 0)
};
static uint32_t BCMI_TSCO_DPLL_XGXS_UC_AHB_WRADDR_MSW_DPLLr_fields[] =
{
    /* MICRO_RA_WRADDR_MSW:0:15 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(669, 15, 0)
};
static uint32_t BCMI_TSCO_DPLL_XGXS_UC_AHB_WRDATA_LSW_DPLLr_fields[] =
{
    /* MICRO_RA_WRDATA_LSW:0:15 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(671, 15, 0)
};
static uint32_t BCMI_TSCO_DPLL_XGXS_UC_AHB_WRDATA_MSW_DPLLr_fields[] =
{
    /* MICRO_RA_WRDATA_MSW:0:15 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(672, 15, 0)
};
static uint32_t BCMI_TSCO_DPLL_XGXS_UC_CLK_CTL0_DPLLr_fields[] =
{
    /* MICRO_MASTER_CLK_EN:0:0 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(613, 0, 0)
};
static uint32_t BCMI_TSCO_DPLL_XGXS_UC_PRAMIF_AHB_WRADDR_LSW_DPLLr_fields[] =
{
    /* MICRO_PRAMIF_AHB_WRADDR_LSW:2:15 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(644, 15, 2)
};
static uint32_t BCMI_TSCO_DPLL_XGXS_UC_PRAMIF_AHB_WRADDR_MSW_DPLLr_fields[] =
{
    /* MICRO_PRAMIF_AHB_WRADDR_MSW:0:15 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(645, 15, 0)
};
static uint32_t BCMI_TSCO_DPLL_XGXS_UC_PRAMIF_CTL0_DPLLr_fields[] =
{
    /* MICRO_PRAMIF_EN:0:0 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(646, 0, 0)
};
static uint32_t BCMI_TSCO_DPLL_XGXS_UC_PVT_STS0_DPLLr_fields[] =
{
    /* MICRO_PVT_TEMPDATA_RMI:0:10 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(653, 10, 0)
};
static uint32_t BCMI_TSCO_DPLL_XGXS_UC_RAM_CTL0_DPLLr_fields[] =
{
    /* MICRO_CR_ACCESS_EN:0:0 */
    PHYMOD_SYMBOL_FIELD_ENCODE(575, 0, 0),
    /* MICRO_CR_IGNORE_MICRO_CODE_WRITES:1:1 */
    PHYMOD_SYMBOL_FIELD_ENCODE(585, 1, 1),
    /* MICRO_CR_RAIF_PRTSEL:2:2 */
    PHYMOD_SYMBOL_FIELD_ENCODE(588, 2, 2),
    /* MICRO_CR_PRIF_PRTSEL:3:3 */
    PHYMOD_SYMBOL_FIELD_ENCODE(587, 3, 3),
    /* MICRO_CR_LOWPOWER_EN:7:7 */
    PHYMOD_SYMBOL_FIELD_ENCODE(586, 7, 7),
    /* MICRO_DR_ACCESS_EN:8:8 */
    PHYMOD_SYMBOL_FIELD_ENCODE(597, 8, 8),
    /* MICRO_DR_IGNORE_MICRO_CODE_WRITES:9:9 */
    PHYMOD_SYMBOL_FIELD_ENCODE(603, 9, 9),
    /* MICRO_DR_RAIF_PRTSEL:10:10 */
    PHYMOD_SYMBOL_FIELD_ENCODE(606, 10, 10),
    /* MICRO_DR_PRIF_PRTSEL:11:11 */
    PHYMOD_SYMBOL_FIELD_ENCODE(605, 11, 11),
    /* MICRO_DR_LOWPOWER_EN:15:15 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(604, 15, 15)
};
static uint32_t BCMI_TSCO_DPLL_XGXS_UC_RAM_CTL1_DPLLr_fields[] =
{
    /* MICRO_CR_DATA_SIZE:0:7 */
    PHYMOD_SYMBOL_FIELD_ENCODE(580, 7, 0),
    /* MICRO_DR_CODE_SIZE:8:15 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(598, 15, 8)
};
static uint32_t BCMI_TSCO_DPLL_XGXS_UC_RAM_CTL2_DPLLr_fields[] =
{
    /* MICRO_CORE_STACK_SIZE:2:14 */
    PHYMOD_SYMBOL_FIELD_ENCODE(572, 14, 2),
    /* MICRO_CORE_STACK_EN:15:15 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(571, 15, 15)
};
static uint32_t BCMI_TSCO_DPLL_XGXS_UC_RAM_ECCCTL0_DPLLr_fields[] =
{
    /* MICRO_CR_ECCG_MODE:0:0 */
    PHYMOD_SYMBOL_FIELD_ENCODE(581, 0, 0),
    /* MICRO_CR_ECC_FRC_DISABLE:1:1 */
    PHYMOD_SYMBOL_FIELD_ENCODE(584, 1, 1),
    /* MICRO_CR_ECC_CORRUPT:2:3 */
    PHYMOD_SYMBOL_FIELD_ENCODE(582, 3, 2),
    /* MICRO_CR_ECC_DEBUG_PRTSEL:4:4 */
    PHYMOD_SYMBOL_FIELD_ENCODE(583, 4, 4),
    /* MICRO_DR_ECCG_MODE:8:8 */
    PHYMOD_SYMBOL_FIELD_ENCODE(599, 8, 8),
    /* MICRO_DR_ECC_FRC_DISABLE:9:9 */
    PHYMOD_SYMBOL_FIELD_ENCODE(602, 9, 9),
    /* MICRO_DR_ECC_CORRUPT:10:11 */
    PHYMOD_SYMBOL_FIELD_ENCODE(600, 11, 10),
    /* MICRO_DR_ECC_DEBUG_PRTSEL:12:12 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(601, 12, 12)
};
static uint32_t BCMI_TSCO_DPLL_XGXS_UC_RAM_ECCCTL1_DPLLr_fields[] =
{
    /* MICRO_RA_ECC_WRDATA:0:6 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(660, 6, 0)
};
static uint32_t BCMI_TSCO_DPLL_XGXS_UC_RAM_ECCSTS0_DPLLr_fields[] =
{
    /* MICRO_RMI_CR_ECC_ADDRESS_STATUS:2:15 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(673, 15, 2)
};
static uint32_t BCMI_TSCO_DPLL_XGXS_UC_RAM_ECCSTS1_DPLLr_fields[] =
{
    /* MICRO_RA_ECC_RDDATA:0:6 */
    PHYMOD_SYMBOL_FIELD_ENCODE(659, 6, 0),
    /* MICRO_RMI_DR_ECC_ADDRESS_STATUS_16:12:12 */
    PHYMOD_SYMBOL_FIELD_ENCODE(684, 12, 12),
    /* MICRO_RMI_CR_ECC_ADDRESS_STATUS_16:14:14 */
    PHYMOD_SYMBOL_FIELD_ENCODE(674, 14, 14),
    /* MICRO_RMI_CR_ECC_ADDRESS_STATUS_17:15:15 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(675, 15, 15)
};
static uint32_t BCMI_TSCO_DPLL_XGXS_UC_RAM_ECCSTS2_DPLLr_fields[] =
{
    /* MICRO_RMI_DR_ECC_ADDRESS_STATUS:2:15 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(683, 15, 2)
};
static uint32_t BCMI_TSCO_DPLL_XGXS_UC_RAM_TESTIFCTL0_DPLLr_fields[] =
{
    /* MICRO_CR_TM:0:8 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(589, 8, 0)
};
static uint32_t BCMI_TSCO_DPLL_XGXS_UC_RAM_TESTIFCTL1_DPLLr_fields[] =
{
    /* MICRO_DR_TM:0:8 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(607, 8, 0)
};
static uint32_t BCMI_TSCO_DPLL_XGXS_UC_RMI_AHB_CTL1_DPLLr_fields[] =
{
    /* MICRO_PMI_HP_ACK_TIMEOUT_DIS:0:0 */
    PHYMOD_SYMBOL_FIELD_ENCODE(624, 0, 0),
    /* MICRO_RA_ARG_MICROBLK_SEL:4:6 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(654, 6, 4)
};
static uint32_t BCMI_TSCO_DPLL_XGXS_UC_RMI_AHB_STS1_DPLLr_fields[] =
{
    /* MICRO_RMI_DEFAULT_SLAVE_ERROR:0:0 */
    PHYMOD_SYMBOL_FIELD_ENCODE(682, 0, 0),
    /* MICRO_PR_DEFAULT_SLAVE_ERROR:1:1 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(650, 1, 1)
};
static uint32_t BCMI_TSCO_DPLL_XGXS_UC_RMI_EXT_INTR_CTL0_DPLLr_fields[] =
{
    /* MICRO_RMI_CR_ECC_CORR_ERR_INTR_EN:0:0 */
    PHYMOD_SYMBOL_FIELD_ENCODE(676, 0, 0),
    /* MICRO_RMI_CR_ECC_UNCORR_ERR_INTR_EN:1:1 */
    PHYMOD_SYMBOL_FIELD_ENCODE(680, 1, 1),
    /* MICRO_RMI_CR_ECC_MULTIROW_ERR_INTR_EN:2:2 */
    PHYMOD_SYMBOL_FIELD_ENCODE(678, 2, 2),
    /* MICRO_RMI_DR_ECC_CORR_ERR_INTR_EN:4:4 */
    PHYMOD_SYMBOL_FIELD_ENCODE(685, 4, 4),
    /* MICRO_RMI_DR_ECC_UNCORR_ERR_INTR_EN:5:5 */
    PHYMOD_SYMBOL_FIELD_ENCODE(689, 5, 5),
    /* MICRO_RMI_DR_ECC_MULTIROW_ERR_INTR_EN:6:6 */
    PHYMOD_SYMBOL_FIELD_ENCODE(687, 6, 6),
    /* MICRO_RMI_MBOX_MSGOUT_INTR_EN:10:10 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(691, 10, 10)
};
static uint32_t BCMI_TSCO_DPLL_XGXS_UC_RMI_EXT_INTR_STS0_DPLLr_fields[] =
{
    /* MICRO_RMI_CR_ECC_CORR_ERR_STATUS:0:0 */
    PHYMOD_SYMBOL_FIELD_ENCODE(677, 0, 0),
    /* MICRO_RMI_CR_ECC_UNCORR_ERR_STATUS:1:1 */
    PHYMOD_SYMBOL_FIELD_ENCODE(681, 1, 1),
    /* MICRO_RMI_CR_ECC_MULTIROW_ERR_STATUS:2:2 */
    PHYMOD_SYMBOL_FIELD_ENCODE(679, 2, 2),
    /* MICRO_RMI_DR_ECC_CORR_ERR_STATUS:4:4 */
    PHYMOD_SYMBOL_FIELD_ENCODE(686, 4, 4),
    /* MICRO_RMI_DR_ECC_UNCORR_ERR_STATUS:5:5 */
    PHYMOD_SYMBOL_FIELD_ENCODE(690, 5, 5),
    /* MICRO_RMI_DR_ECC_MULTIROW_ERR_STATUS:6:6 */
    PHYMOD_SYMBOL_FIELD_ENCODE(688, 6, 6),
    /* MICRO_RMI_MBOX_MSGOUT_STATUS_OR:10:10 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(693, 10, 10)
};
static uint32_t BCMI_TSCO_DPLL_XGXS_UC_RMI_PMI_IF_CTL0_DPLLr_fields[] =
{
    /* MICRO_PMI_HP_FAST_READ_EN:0:0 */
    PHYMOD_SYMBOL_FIELD_ENCODE(637, 0, 0),
    /* MICRO_PMI_HP_FAST_BKTOBK_EN:2:2 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(636, 2, 2)
};
static uint32_t BCMI_TSCO_DPLL_XGXS_UC_RMI_PR_AINC_NXT_WRADDR_LSW_DPLLr_fields[] =
{
    /* MICRO_PR_AUTOINC_NXT_WRADDR_LSW:0:15 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(648, 15, 0)
};
static uint32_t BCMI_TSCO_DPLL_XGXS_UC_RMI_PVT_CTL0_DPLLr_fields[] =
{
    /* MICRO_PVT_TEMPDATA_FRCVAL:0:10 */
    PHYMOD_SYMBOL_FIELD_ENCODE(652, 10, 0),
    /* MICRO_PVT_TEMPDATA_FRC:12:12 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(651, 12, 12)
};
static uint32_t BCMI_TSCO_DPLL_XGXS_UC_RMI_RAM_CR_CRCCTL0_DPLLr_fields[] =
{
    /* MICRO_CR_CRC_CALC_EN:0:0 */
    PHYMOD_SYMBOL_FIELD_ENCODE(576, 0, 0),
    /* MICRO_CR_CRC_INIT:1:1 */
    PHYMOD_SYMBOL_FIELD_ENCODE(578, 1, 1),
    /* MICRO_CR_CRC_PRTSEL:2:2 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(579, 2, 2)
};
static uint32_t BCMI_TSCO_DPLL_XGXS_UC_RMI_RAM_CR_CRCSTS0_DPLLr_fields[] =
{
    /* MICRO_CR_CRC_CHECKSUM:0:15 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(577, 15, 0)
};
static uint32_t BCMI_TSCO_DPLL_XGXS_UC_RMI_RA_AINC_NXT_RDADDR_LSW_DPLLr_fields[] =
{
    /* MICRO_RA_AUTOINC_NXT_RDADDR_LSW:0:15 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(655, 15, 0)
};
static uint32_t BCMI_TSCO_DPLL_XGXS_UC_RMI_RA_AINC_NXT_WRADDR_LSW_DPLLr_fields[] =
{
    /* MICRO_RA_AUTOINC_NXT_WRADDR_LSW:0:15 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(657, 15, 0)
};
static uint32_t BCMI_TSCO_DPLL_XGXS_UC_RMI_SILICON_DBG_CTL0_DPLLr_fields[] =
{
    /* MICRO_SILICON_DEBUG_STATUS_MUX_SEL:0:2 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(695, 2, 0)
};
static uint32_t BCMI_TSCO_DPLL_XGXS_UC_RMI_SILICON_DBG_STS0_DPLLr_fields[] =
{
    /* MICRO_SILICON_DEBUG_STATUS_MUXED_DATA:0:15 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(694, 15, 0)
};
static uint32_t BCMI_TSCO_DPLL_XGXS_UC_RMI_UC_CTL0_DPLLr_fields[] =
{
    /* MICRO_MICRO_S_RSTB:0:0 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(616, 0, 0)
};
static uint32_t BCMI_TSCO_DPLL_XGXS_UC_RMI_UC_DBGGER_CTL0_DPLLr_fields[] =
{
    /* MICRO_DEBUGGER_ID_FRCVAL:0:7 */
    PHYMOD_SYMBOL_FIELD_ENCODE(592, 7, 0),
    /* MICRO_DEBUGGER_ID_FRC:15:15 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(591, 15, 15)
};
static uint32_t BCMI_TSCO_DPLL_XGXS_UC_RMI_UC_DBGGER_ID_LSW_DPLLr_fields[] =
{
    /* MICRO_DEBUGGER_ID_LSW:0:15 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(593, 15, 0)
};
static uint32_t BCMI_TSCO_DPLL_XGXS_UC_RMI_UC_DBGGER_ID_MSW_DPLLr_fields[] =
{
    /* MICRO_DEBUGGER_ID_MSW:0:11 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(594, 11, 0)
};
static uint32_t BCMI_TSCO_DPLL_XGXS_UC_RMI_UC_HARDFAULT_CTL0_DPLLr_fields[] =
{
    /* MICRO_PMI_HP_ERROR_INTR_EN:0:0 */
    PHYMOD_SYMBOL_FIELD_ENCODE(629, 0, 0),
    /* MICRO_PMI_HP_WORD_ACCESS_ERR_INTR_EN:1:1 */
    PHYMOD_SYMBOL_FIELD_ENCODE(639, 1, 1),
    /* MICRO_PMI_HP_ACK_TIMEOUT_INTR_EN:2:2 */
    PHYMOD_SYMBOL_FIELD_ENCODE(626, 2, 2),
    /* MICRO_M0P_DEFAULT_SLAVE_ERROR_INTR_EN:3:3 */
    PHYMOD_SYMBOL_FIELD_ENCODE(609, 3, 3),
    /* MICRO_PMI_HP_ERROR_HRESP_EN:8:8 */
    PHYMOD_SYMBOL_FIELD_ENCODE(628, 8, 8),
    /* MICRO_PMI_HP_WORD_ACCESS_ERR_HRESP_EN:9:9 */
    PHYMOD_SYMBOL_FIELD_ENCODE(638, 9, 9),
    /* MICRO_PMI_HP_ACK_TIMEOUT_HRESP_EN:10:10 */
    PHYMOD_SYMBOL_FIELD_ENCODE(625, 10, 10),
    /* MICRO_M0P_DEFAULT_SLAVE_ERROR_HRESP_EN:11:11 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(608, 11, 11)
};
static uint32_t BCMI_TSCO_DPLL_XGXS_UC_RMI_UC_MISC_STS0_DPLLr_fields[] =
{
    /* MICRO_RA_AUTOINC_NXT_WRADDR_MSW:0:1 */
    PHYMOD_SYMBOL_FIELD_ENCODE(658, 1, 0),
    /* MICRO_RA_AUTOINC_NXT_RDADDR_MSW:2:3 */
    PHYMOD_SYMBOL_FIELD_ENCODE(656, 3, 2),
    /* MICRO_PR_AUTOINC_NXT_WRADDR_MSW:4:5 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(649, 5, 4)
};
static uint32_t BCMI_TSCO_DPLL_XGXS_UC_RMI_UC_MSG_CTL0_DPLLr_fields[] =
{
    /* MICRO_MSG0:0:15 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(617, 15, 0)
};
static uint32_t BCMI_TSCO_DPLL_XGXS_UC_RMI_UC_MSG_CTL1_DPLLr_fields[] =
{
    /* MICRO_MSG1:0:15 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(618, 15, 0)
};
static uint32_t BCMI_TSCO_DPLL_XGXS_UC_RMI_UC_MSG_CTL2_DPLLr_fields[] =
{
    /* MICRO_MSG2:0:15 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(619, 15, 0)
};
static uint32_t BCMI_TSCO_DPLL_XGXS_UC_RMI_UC_MSG_CTL3_DPLLr_fields[] =
{
    /* MICRO_MSG3:0:15 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(620, 15, 0)
};
static uint32_t BCMI_TSCO_DPLL_XGXS_UC_RMI_UC_SDK_STS0_DPLLr_fields[] =
{
    /* MICRO_UC_ACTIVE_0:0:0 */
    PHYMOD_SYMBOL_FIELD_ENCODE(700, 0, 0),
    /* MICRO_UC_ACTIVE_1:1:1 */
    PHYMOD_SYMBOL_FIELD_ENCODE(701, 1, 1),
    /* MICRO_UC_ACTIVE_2:2:2 */
    PHYMOD_SYMBOL_FIELD_ENCODE(702, 2, 2),
    /* MICRO_UC_ACTIVE_3:3:3 */
    PHYMOD_SYMBOL_FIELD_ENCODE(703, 3, 3),
    /* MICRO_NUM_UC_CORES:12:15 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(621, 15, 12)
};
static uint32_t BCMI_TSCO_DPLL_XGXS_UC_RST_CTL0_DPLLr_fields[] =
{
    /* MICRO_MASTER_RSTB:0:0 */
    PHYMOD_SYMBOL_FIELD_ENCODE(614, 0, 0),
    /* MICRO_SW_TIMESTAMP_TIMER_RSTB:14:14 */
    PHYMOD_SYMBOL_FIELD_ENCODE(698, 14, 14),
    /* MICRO_PRAM_IF_RSTB:15:15 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(647, 15, 15)
};
static uint32_t BCMI_TSCO_DPLL_XGXS_UC_UC_CORE_CFG_FWAPI_DATA0_DPLLr_fields[] =
{
    /* MICRO_CORE_CFG_FWAPI_DATA0:0:15 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(565, 15, 0)
};
static uint32_t BCMI_TSCO_DPLL_XGXS_UC_UC_CORE_CFG_FWAPI_DATA1_DPLLr_fields[] =
{
    /* MICRO_CORE_CFG_FWAPI_DATA1:0:15 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(566, 15, 0)
};
static uint32_t BCMI_TSCO_DPLL_XGXS_UC_UC_CORE_CLK_CTL0_DPLLr_fields[] =
{
    /* MICRO_CORE_CLK_EN:0:0 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(567, 0, 0)
};
static uint32_t BCMI_TSCO_DPLL_XGXS_UC_UC_CORE_CTL0_DPLLr_fields[] =
{
    /* MICRO_CORE_RX_LN_A_SEL:0:7 */
    PHYMOD_SYMBOL_FIELD_ENCODE(569, 7, 0),
    /* MICRO_CORE_RX_LN_B_SEL:8:15 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(570, 15, 8)
};
static uint32_t BCMI_TSCO_DPLL_XGXS_UC_UC_CORE_CTL1_DPLLr_fields[] =
{
    /* MICRO_PMI_HP_ERR_ADDR_PMIERR_EN:0:0 */
    PHYMOD_SYMBOL_FIELD_ENCODE(634, 0, 0),
    /* MICRO_PMI_HP_ERR_ADDR_WACCESS_EN:1:1 */
    PHYMOD_SYMBOL_FIELD_ENCODE(635, 1, 1),
    /* MICRO_PMI_HP_ERR_ADDR_ACKT_EN:2:2 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(633, 2, 2)
};
static uint32_t BCMI_TSCO_DPLL_XGXS_UC_UC_CORE_CTL2_DPLLr_fields[] =
{
    /* MICRO_CORE_TX_LN_A_SEL:0:7 */
    PHYMOD_SYMBOL_FIELD_ENCODE(573, 7, 0),
    /* MICRO_CORE_TX_LN_B_SEL:8:15 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(574, 15, 8)
};
static uint32_t BCMI_TSCO_DPLL_XGXS_UC_UC_CORE_LOW_PWR_CTL0_DPLLr_fields[] =
{
    /* MICRO_SLEEPHOLDREQ_N:1:1 */
    PHYMOD_SYMBOL_FIELD_ENCODE(696, 1, 1),
    /* MICRO_M0P_GCLK_FRCVAL:2:2 */
    PHYMOD_SYMBOL_FIELD_ENCODE(612, 2, 2),
    /* MICRO_M0P_GCLK_FRC:3:3 */
    PHYMOD_SYMBOL_FIELD_ENCODE(611, 3, 3),
    /* MICRO_BA21_PICINT_FRCVAL:4:4 */
    PHYMOD_SYMBOL_FIELD_ENCODE(564, 4, 4),
    /* MICRO_BA21_PICINT_FRC:5:5 */
    PHYMOD_SYMBOL_FIELD_ENCODE(563, 5, 5),
    /* MICRO_WAKEUP_INTR:12:12 */
    PHYMOD_SYMBOL_FIELD_ENCODE(704, 12, 12),
    /* MICRO_DP_RCLK40_RST_INTR_EN:13:13 */
    PHYMOD_SYMBOL_FIELD_ENCODE(595, 13, 13),
    /* MICRO_PMD_SIGNAL_DETECT_INTR_EN:14:14 */
    PHYMOD_SYMBOL_FIELD_ENCODE(622, 14, 14),
    /* MICRO_PM_MODE_EN:15:15 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(643, 15, 15)
};
static uint32_t BCMI_TSCO_DPLL_XGXS_UC_UC_CORE_LOW_PWR_STS0_DPLLr_fields[] =
{
    /* MICRO_PM_CPU_SLEEP:14:14 */
    PHYMOD_SYMBOL_FIELD_ENCODE(641, 14, 14),
    /* MICRO_PM_CPU_SLEEP_LH:15:15 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(642, 15, 15)
};
static uint32_t BCMI_TSCO_DPLL_XGXS_UC_UC_CORE_MBOX_CTL0_DPLLr_fields[] =
{
    /* MICRO_MBOX_MSGIN_INTR:0:0 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(615, 0, 0)
};
static uint32_t BCMI_TSCO_DPLL_XGXS_UC_UC_CORE_RST_CTL0_DPLLr_fields[] =
{
    /* MICRO_CORE_RSTB:0:0 */
    PHYMOD_SYMBOL_FIELD_ENCODE(568, 0, 0),
    /* MICRO_DAP_PORESET_S_RSTB:14:14 */
    PHYMOD_SYMBOL_FIELD_ENCODE(590, 14, 14),
    /* MICRO_SW_PMI_HP_RSTB:15:15 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(697, 15, 15)
};
static uint32_t BCMI_TSCO_DPLL_XGXS_UC_UC_CORE_STS0_DPLLr_fields[] =
{
    /* MICRO_PMI_HP_ERROR_STATUS:0:0 */
    PHYMOD_SYMBOL_FIELD_ENCODE(630, 0, 0),
    /* MICRO_PMI_HP_WORD_ACCESS_ERR_STATUS:1:1 */
    PHYMOD_SYMBOL_FIELD_ENCODE(640, 1, 1),
    /* MICRO_PMI_HP_ACK_TIMEOUT_STATUS:2:2 */
    PHYMOD_SYMBOL_FIELD_ENCODE(627, 2, 2),
    /* MICRO_M0P_DEFAULT_SLAVE_ERROR_STATUS:3:3 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(610, 3, 3)
};
static uint32_t BCMI_TSCO_DPLL_XGXS_UC_UC_CORE_STS1_DPLLr_fields[] =
{
    /* MICRO_RMI_MBOX_MSGOUT_STATUS:2:2 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(692, 2, 2)
};
static uint32_t BCMI_TSCO_DPLL_XGXS_UC_UC_CORE_STS2_DPLLr_fields[] =
{
    /* MICRO_DP_RCLK40_RST_STATUS_LH:0:7 */
    PHYMOD_SYMBOL_FIELD_ENCODE(596, 7, 0),
    /* MICRO_PMD_SIGNAL_DETECT_STATUS_LH:8:15 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(623, 15, 8)
};
static uint32_t BCMI_TSCO_DPLL_XGXS_UC_UC_CORE_STS3_DPLLr_fields[] =
{
    /* MICRO_PMI_HP_ERR_ADDR_15_0_STATUS:0:15 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(631, 15, 0)
};
static uint32_t BCMI_TSCO_DPLL_XGXS_UC_UC_CORE_STS4_DPLLr_fields[] =
{
    /* MICRO_PMI_HP_ERR_ADDR_31_16_STATUS:0:15 */
    PHYMOD_SYMBOL_FIELD_FLAG_LAST | PHYMOD_SYMBOL_FIELD_ENCODE(632, 15, 0)
};



/*******************************************************************************
 *
 * The following is the field name table.
 *
 *******************************************************************************/
#if PHYMOD_CONFIG_INCLUDE_FIELD_NAMES == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_NAMES_BCMI_TSCO_DPLL_XGXS
const char* bcmi_tsco_dpll_xgxs_fields[] = 
{
    "ABILITY_DETECT",
    "ACK_DETECT",
    "AFE_RX_PWRDN_FRC",
    "AFE_RX_PWRDN_FRC_VAL",
    "AFE_RX_RCLK40_PWRDN_FRC",
    "AFE_RX_RCLK40_PWRDN_FRC_VAL",
    "AFE_RX_RESET_FRC",
    "AFE_RX_RESET_FRC_VAL",
    "AFE_SIGDET",
    "AFE_SIGDET_CHANGE",
    "AFE_SIGDET_PWRDN",
    "AFE_S_PLL_PWRDN",
    "AFE_TX_FIFO_RESETB",
    "AFE_TX_FIFO_RESETB_FRC",
    "AFE_TX_PWRDN_FRC",
    "AFE_TX_PWRDN_FRC_VAL",
    "AFE_TX_RESET_DEASSERT",
    "AFE_TX_RESET_FRC",
    "AFE_TX_RESET_FRC_VAL",
    "AMRKR_SPACING_ERR_LATCH_MUX_PSLL_0",
    "AMRKR_SPACING_ERR_LATCH_MUX_PSLL_1",
    "AMRKR_SPACING_ERR_LATCH_MUX_PSLL_2",
    "AMRKR_SPACING_ERR_LATCH_MUX_PSLL_3",
    "AMRKR_SPACING_ERR_LATCH_MUX_PSLL_4",
    "AMS_PLL_BIAS_EN",
    "AMS_PLL_CLK4PCS_DIV",
    "AMS_PLL_CLK4SYNC_DIV8_6B",
    "AMS_PLL_DIV2_BIASCNTRL",
    "AMS_PLL_DIV4_2_SEL",
    "AMS_PLL_EN_CLK4PCS",
    "AMS_PLL_EN_CLK4REF",
    "AMS_PLL_EN_CLK4SYNC",
    "AMS_PLL_EN_CLKD132",
    "AMS_PLL_EN_CLK_FB2DIG",
    "AMS_PLL_EN_TESTCLK",
    "AMS_PLL_FRACN_DITHER_EN",
    "AMS_PLL_FRACN_NDIV_FRAC_H",
    "AMS_PLL_FRACN_NDIV_FRAC_L",
    "AMS_PLL_FRACN_NDIV_INT",
    "AMS_PLL_I_EN_EXT_CML_REFCLK_IN",
    "AMS_PLL_I_EN_EXT_CML_REFCLK_OUT",
    "AMS_PLL_I_EN_EXT_CMOS_REFCLK_IN",
    "AMS_PLL_I_NDIV_VALID",
    "AMS_PLL_I_VCODIV_REFOUT",
    "AMS_PLL_PLL_FRAC_MODE",
    "AMS_PLL_PLL_STATUS",
    "AMS_PLL_PWRDN",
    "AMS_PLL_PWRDN_BG",
    "AMS_PLL_PWRDN_BUF",
    "AMS_PLL_PWRDN_B_SDM",
    "AMS_PLL_PWRDN_CLK1",
    "AMS_PLL_PWRDN_CLK2",
    "AMS_PLL_PWRDN_CP",
    "AMS_PLL_PWRDN_MMD",
    "AMS_PLL_PWRDN_REFBUF",
    "AMS_PLL_PWRDN_RTL",
    "AMS_PLL_PWRDN_VDDR",
    "AMS_PLL_RCAL_DIV2_MUX",
    "AMS_PLL_RCAL_DIV2_SEL",
    "AMS_PLL_RCAL_PLL_MUX",
    "AMS_PLL_RCAL_PLL_SEL",
    "AMS_PLL_RCAL_VCO_MUX",
    "AMS_PLL_RCAL_VCO_SEL",
    "AMS_PLL_REFDIV2",
    "AMS_PLL_REFDIV4",
    "AMS_PLL_RESCAL_BG_MUX",
    "AMS_PLL_RESCAL_BG_SEL",
    "AMS_PLL_RESCAL_TP_MUX",
    "AMS_PLL_RESCAL_TP_SEL",
    "AMS_PLL_RESETB_MMD",
    "AMS_PLL_RSTB_RTL_DIV",
    "AMS_PLL_RTERM_SEL",
    "AMS_PLL_SEL_CLK4REF",
    "AMS_PLL_SPARE_200_200",
    "AMS_PLL_SPARE_33_30",
    "AMS_PLL_SPARE_39_37",
    "AMS_PLL_TERM",
    "AMS_PLL_TEST_BG",
    "AMS_PLL_TEST_CH",
    "AMS_PLL_TEST_IBG",
    "AMS_PLL_TEST_PLL",
    "AMS_PLL_TEST_RX",
    "AMS_PLL_TEST_VBG_SEL",
    "AMS_PLL_TEST_VBYPASS",
    "AMS_PLL_TEST_VC",
    "AMS_PLL_TEST_VREF",
    "AMS_PLL_VCOBUF_BANDCNTRL_MUX",
    "AMS_PLL_VCOBUF_BANDCNTRL_SEL",
    "AMS_PLL_VCOBUF_BIASCNTRL_MUX",
    "AMS_PLL_VCOBUF_BIASCNTRL_SEL",
    "AMS_PLL_VCOBUF_CMCNTRL_MUX",
    "AMS_PLL_VCOBUF_CMCNTRL_SEL",
    "AMS_PLL_VCO_RBIAS_MUX",
    "AMS_PLL_VCO_RBIAS_SEL",
    "AMS_PLL_VDDR_FOR_PLL",
    "AMS_PLL_VDDR_FOR_TXRX",
    "AMS_PLL_VDDR_FOR_VCASN",
    "AMS_PLL_VDD_0P8_EN",
    "AMS_RX_DFE_KPR2",
    "AMS_RX_FGA_VCM_OUT",
    "AMS_RX_PFHI_RANGE",
    "AMS_RX_PFHI_RLOAD_FORCE",
    "AMS_RX_PFHI_RZERO_FORCE",
    "AMS_RX_PFLOW_RANGE",
    "AMS_RX_RXCLK32_EN",
    "AMS_RX_RXCLK66_EN",
    "AMS_RX_SD_CAL_EN",
    "AMS_RX_SD_CAL_NEG",
    "AMS_RX_SD_CAL_POLARITY",
    "AMS_RX_SD_CAL_POS",
    "AMS_TX_ANA_RESCAL",
    "AMS_TX_EN_DIV66",
    "AMS_TX_LANE_ID",
    "AMS_TX_PD_DIV32",
    "AMS_TX_PD_TCA",
    "AMS_TX_PHDET_UPDATE",
    "AMS_TX_SEL_TXMASTER",
    "AMS_TX_SKEW_ENABLE",
    "AMS_TX_SKEW_N",
    "AMS_TX_SLEW_P",
    "AMS_TX_VERSION_ID",
    "AM_LOCK_HIS_STATE_PSLL_0",
    "AM_LOCK_HIS_STATE_PSLL_1",
    "AM_LOCK_HIS_STATE_PSLL_2",
    "AM_LOCK_HIS_STATE_PSLL_3",
    "AM_LOCK_HIS_STATE_PSLL_4",
    "AM_LOCK_LH_0",
    "AM_LOCK_LH_1",
    "AM_LOCK_LH_2",
    "AM_LOCK_LH_3",
    "AM_LOCK_LH_4",
    "AM_LOCK_LL_0",
    "AM_LOCK_LL_1",
    "AM_LOCK_LL_2",
    "AM_LOCK_LL_3",
    "AM_LOCK_LL_4",
    "AM_SLIP_COUNT_0",
    "AM_SLIP_COUNT_1",
    "AM_SLIP_COUNT_2",
    "AM_SLIP_COUNT_3",
    "AM_SLIP_COUNT_4",
    "AM_TS_FCLK_ADJUST_VALUE_0",
    "AM_TS_FCLK_ADJUST_VALUE_1",
    "AM_TS_FCLK_ADJUST_VALUE_2",
    "AM_TS_FCLK_ADJUST_VALUE_3",
    "AM_TS_FCLK_ADJUST_VALUE_4",
    "AN",
    "AN_ACTIVE",
    "AN_COMPLETE",
    "AN_COMPLETED",
    "AN_COMPLETED_SW_EN",
    "AN_COMPLETED_SW_INT",
    "AN_ENABLE",
    "AN_FAIL_COUNT",
    "AN_FAIL_COUNT_LIMIT",
    "AN_GOOD_CHECK",
    "AN_GOOD_CHECK_TRAP",
    "AN_GOOD_CHK_EN",
    "AN_GOOD_CHK_INT",
    "AN_GOOD_TRAP",
    "AN_HCD_CL72",
    "AN_HCD_DUPLEX",
    "AN_HCD_PAUSE",
    "AN_HCD_RES_DISABLE",
    "AN_HCD_SPEED",
    "AN_RETRY_COUNT",
    "AN_TYPE_SW",
    "BAM_100G_BRCM_FEC_528_KR2_CR2_LF3",
    "BAM_100G_BRCM_KR4_CR4_MSA_LF1",
    "BAM_100G_BRCM_NO_FEC_KR2_CR2",
    "BAM_100G_BRCM_NO_FEC_X4",
    "BAM_100G_CR1_KR1",
    "BAM_200G_BRCM_KR4_CR4",
    "BAM_200G_BRCM_NO_FEC_KR4_CR4",
    "BAM_20G_CR1",
    "BAM_20G_KR1",
    "BAM_25G_CR1",
    "BAM_25G_KR1",
    "BAM_400G_BRCM_FEC_KR8_CR8",
    "BAM_40G_CR2",
    "BAM_40G_KR2",
    "BAM_50G_BRCM_FEC_528_CR1_KR1",
    "BAM_50G_BRCM_FEC_544_CR1_KR1",
    "BAM_50G_BRCM_FEC_544_CR2_KR2",
    "BAM_50G_CR2",
    "BAM_50G_CR4",
    "BAM_50G_KR2",
    "BAM_50G_KR4",
    "BASE_100G_CR1_KR1",
    "BASE_100G_CR2_KR2",
    "BASE_100G_CR4",
    "BASE_100G_FEC_LOGIC",
    "BASE_100G_FEC_SEL",
    "BASE_100G_FEC_SEL_EN",
    "BASE_100G_KR4",
    "BASE_10G_KR1",
    "BASE_200G_CR2_KR2",
    "BASE_200G_CR4_KR4",
    "BASE_25G_BASE_R_FEC_REQ",
    "BASE_25G_CRS_KRS",
    "BASE_25G_CR_KR",
    "BASE_25G_RS_FEC_REQ",
    "BASE_400G_CR4_KR4",
    "BASE_40G_CR4",
    "BASE_40G_KR4",
    "BASE_50G_CR1_KR1",
    "BASE_ADDRESS_CONTROL",
    "BASE_TS_NS_0",
    "BASE_TS_NS_1",
    "BASE_TS_NS_2",
    "BASE_TS_NS_3",
    "BASE_TS_NS_4",
    "BASE_TS_SUB_NS_0",
    "BASE_TS_SUB_NS_1",
    "BASE_TS_SUB_NS_2",
    "BASE_TS_SUB_NS_3",
    "BASE_TS_SUB_NS_4",
    "BERMON_HISTORY_STATE",
    "BER_HO",
    "BER_LO",
    "BIP_ERROR_COUNT_0",
    "BIP_ERROR_COUNT_1",
    "BIP_ERROR_COUNT_2",
    "BIP_ERROR_COUNT_3",
    "BIP_ERROR_COUNT_4",
    "BLOCK_LOCK_LH_0",
    "BLOCK_LOCK_LH_1",
    "BLOCK_LOCK_LH_2",
    "BLOCK_LOCK_LH_3",
    "BLOCK_LOCK_LH_4",
    "BLOCK_LOCK_LL_0",
    "BLOCK_LOCK_LL_1",
    "BLOCK_LOCK_LL_2",
    "BLOCK_LOCK_LL_3",
    "BLOCK_LOCK_LL_4",
    "BONDING",
    "BS_PMD_LOCK",
    "BS_STATUS",
    "CAL_STATE",
    "CAL_TH",
    "CAL_VALID",
    "CDR_INTEG_REG",
    "CL49_BER_COUNT",
    "CL49_LTXSM_STATE",
    "CL49_RXSM_HISTORY_STATE",
    "CL49_SCRIDLE_TEST_ERR",
    "CL49_TX_FAULT_DET",
    "CL73_AN_COMPLETE",
    "CL73_AN_RESTART",
    "CL73_BAM_CODE",
    "CL73_BAM_ENABLE",
    "CL73_BASE_SELECTOR",
    "CL73_BREAK_TIMER_PERIOD",
    "CL73_ENABLE",
    "CL73_ERROR_TIMER_PERIOD",
    "CL73_FIFO_FULL",
    "CL73_NONCE_MATCH_OVER",
    "CL73_NONCE_MATCH_VAL",
    "CL73_PAGE_TEST_MAX_TIMER",
    "CL73_PAGE_TEST_MIN_TIMER",
    "CL73_PAUSE",
    "CL73_REMOTE_FAULT",
    "CL82_SCRIDLE_TEST_ERR",
    "CLAUSE22",
    "CLK_TRANS_MISS",
    "CLR_ERROR_ANALYZER_COUNTER",
    "CNT_BIN_D",
    "CNT_BIN_DQ",
    "CNT_BIN_D_LD",
    "CNT_BIN_D_PD",
    "CNT_BIN_L",
    "CNT_BIN_LQ",
    "CNT_BIN_L_LD",
    "CNT_BIN_P",
    "CNT_BIN_PQ",
    "CNT_BIN_P_PD",
    "COBRA_ENABLE",
    "COMMON_MRKR_SPACING_ERR_LATCH_FECL_0",
    "COMMON_MRKR_SPACING_ERR_LATCH_FECL_1",
    "COMMON_MRKR_SPACING_ERR_LATCH_FECL_2",
    "COMMON_MRKR_SPACING_ERR_LATCH_FECL_3",
    "COMPLETE_ACK",
    "CONSISTENCY_MISMATCH",
    "CORE_DP_H_RSTB",
    "CORE_DP_H_RSTB_OEN",
    "CORE_DP_RESET_STATE",
    "CORE_DP_S_RSTB",
    "CORE_HW_FW_HANDSHAKE_DISABLE",
    "CORE_MODE_SPARE",
    "CORE_MODE_SPEED_ID",
    "CORE_REG_RESET_OCCURRED",
    "CORE_S_RSTB",
    "CORRUPTION_PERIOD",
    "CW_BAD_ENABLE",
    "DBG_MASK_DIG_LPBK_EN",
    "DBG_PMD_RX_LOCK",
    "DBG_PMD_RX_LOCK_CHANGE",
    "DC_OFFSET_BIN",
    "DEBUG_MODE",
    "DESKEW_HIS_STATE",
    "DESKEW_STATUS_LH",
    "DESKEW_STATUS_LL",
    "DESKEW_TS_INFO_VALID_0",
    "DESKEW_TS_INFO_VALID_1",
    "DESKEW_TS_INFO_VALID_2",
    "DESKEW_TS_INFO_VALID_3",
    "DESKEW_TS_INFO_VALID_4",
    "DIG_LPBK_EN",
    "DIG_LPBK_PD_BIAS_EN",
    "DIG_LPBK_PD_EARLY_IND",
    "DIG_LPBK_PD_FLT_BYPASS",
    "DIG_LPBK_PD_LATE_IND",
    "DIG_LPBK_PD_MODE",
    "DISABLE_ACK_TIMEOUT",
    "DISABLE_REMOTE_FAULT",
    "DME_LOCKED",
    "DME_MV_PAIR",
    "DME_PAGE",
    "DME_STATE",
    "DP_RESET_TX_DISABLE_DIS",
    "DSC_SM_GP_UC_REQ",
    "DSC_SM_READY_FOR_CMD",
    "DSC_SM_SCRATCH",
    "DSC_STATE",
    "DSC_STATE_ONE_HOT",
    "DSL_SEL",
    "DTE_XS",
    "ECC_1B_ERR_INTR_EN_AM_TBL",
    "ECC_1B_ERR_INTR_EN_DESKEW",
    "ECC_1B_ERR_INTR_EN_RSFEC_MPP",
    "ECC_1B_ERR_INTR_EN_RSFEC_RBUF_MPP",
    "ECC_1B_ERR_INTR_EN_RX_1588_MPP",
    "ECC_1B_ERR_INTR_EN_SPD_TBL",
    "ECC_1B_ERR_INTR_EN_TX_1588",
    "ECC_1B_ERR_INTR_EN_UM_TBL",
    "ECC_2B_ERR_INTR_EN_AM_TBL",
    "ECC_2B_ERR_INTR_EN_DESKEW",
    "ECC_2B_ERR_INTR_EN_RSFEC_MPP",
    "ECC_2B_ERR_INTR_EN_RSFEC_RBUF_MPP",
    "ECC_2B_ERR_INTR_EN_RX_1588_MPP",
    "ECC_2B_ERR_INTR_EN_SPD_TBL",
    "ECC_2B_ERR_INTR_EN_TX_1588",
    "ECC_2B_ERR_INTR_EN_UM_TBL",
    "ECC_CORRUPT_AM_TBL",
    "ECC_CORRUPT_DESKEW",
    "ECC_CORRUPT_RSFEC_MPP",
    "ECC_CORRUPT_RSFEC_RBUF_MPP",
    "ECC_CORRUPT_RX_1588_MPP",
    "ECC_CORRUPT_SPD_TBL",
    "ECC_CORRUPT_TX_1588",
    "ECC_CORRUPT_UM_TBL",
    "ECC_DISABLE_AM_TBL",
    "ECC_DISABLE_DESKEW",
    "ECC_DISABLE_RSFEC_MPP",
    "ECC_DISABLE_RSFEC_RBUF_MPP",
    "ECC_DISABLE_RX_1588_MPP",
    "ECC_DISABLE_SPD_TBL",
    "ECC_DISABLE_TX_1588",
    "ECC_DISABLE_UM_TBL",
    "ECWR",
    "EEE_MODE_EN",
    "ERRORED_BLOCKS_HO",
    "ERRORED_BLOCKS_HO_PRESENT",
    "ERROR_ANALYZER_COUNTER_ERROR_TYPE",
    "ERROR_ANALYZER_COUNTER_LSB",
    "ERROR_ANALYZER_COUNTER_MON_FRC",
    "ERROR_ANALYZER_COUNTER_MON_INTR",
    "ERROR_ANALYZER_COUNTER_MON_INTR_MASK",
    "ERROR_ANALYZER_COUNTER_MON_LSB_THRESH",
    "ERROR_ANALYZER_COUNTER_MON_MSB_THRESH",
    "ERROR_ANALYZER_COUNTER_MON_OVER_THRESH",
    "ERROR_ANALYZER_COUNTER_MON_OVER_THRESH_STY",
    "ERROR_ANALYZER_COUNTER_MON_SEL",
    "ERROR_ANALYZER_COUNTER_MON_START",
    "ERROR_ANALYZER_COUNTER_MSB",
    "ERROR_COUNTER_MON_EN",
    "ERROR_MASK_15_0",
    "ERROR_MASK_31_16",
    "ERROR_MASK_47_32",
    "ERROR_MASK_63_48",
    "ERROR_MASK_79_64",
    "ERROR_MON_TIMER",
    "ERROR_MON_TIMER_DONE",
    "ERROR_MON_TIMER_FRC",
    "ERROR_MON_TIMER_INTR",
    "ERROR_MON_TIMER_INTR_MASK",
    "ERROR_MON_TIMER_START",
    "ERROR_MON_TIMER_UNIT_SEL",
    "ERROR_MON_TIMER_UNIT_TIMEOUT",
    "ERROR_STATE",
    "ERR_EVENT_ADDRESS_AM_TBL",
    "ERR_EVENT_ADDRESS_RX_1588_MPP",
    "ERR_EVENT_ADDRESS_SPD_TBL",
    "ERR_EVENT_ADDRESS_TX_1588",
    "ERR_EVENT_ADDRESS_UM_TBL",
    "EXT_SIGDET",
    "EXT_SIGDET_CHANGE",
    "FCLK_FRAC_NS",
    "FCLK_SEL",
    "FDR_INTERRUPT_STATUS",
    "FEC_ALIGN_STATUS_LH",
    "FEC_ALIGN_STATUS_LIVE",
    "FEC_ALIGN_STATUS_LL",
    "FEC_REQ",
    "GLASTEST_ADJ",
    "GLASTEST_DAT_15_0",
    "GLASTEST_DAT_31_16",
    "GLASTEST_DAT_47_32",
    "GLASTEST_DAT_51_48",
    "GLASTEST_EN",
    "GLASTEST_EXP_15_0",
    "GLASTEST_EXP_31_16",
    "GLASTEST_EXP_47_32",
    "GLASTEST_EXP_51_48",
    "GLASTEST_ID",
    "GLASTEST_ONESHOT",
    "GLAS_TPMA_CAPTURE_ADJ_0",
    "GLAS_TPMA_CAPTURE_ADJ_1",
    "GLAS_TPMA_CAPTURE_ADJ_2",
    "GLAS_TPMA_CAPTURE_ADJ_3",
    "GLAS_TPMA_CAPTURE_ADJ_4",
    "GLAS_TPMA_CAPTURE_ADJ_5",
    "GLAS_TPMA_CAPTURE_ADJ_6",
    "GLAS_TPMA_CAPTURE_ADJ_7",
    "GLAS_TPMA_CAPTURE_DATA_0",
    "GLAS_TPMA_CAPTURE_DATA_1",
    "GLAS_TPMA_CAPTURE_DATA_2",
    "GLAS_TPMA_CAPTURE_DATA_3",
    "GLAS_TPMA_CAPTURE_DATA_4",
    "GLAS_TPMA_CAPTURE_DATA_5",
    "GLAS_TPMA_CAPTURE_DATA_6",
    "GLAS_TPMA_CAPTURE_DATA_7",
    "GLAS_TPMA_CAPTURE_EN",
    "GLAS_TPMA_CAPTURE_LOGICAL",
    "GLAS_TPMA_CAPTURE_MASK",
    "HEARTBEAT_COUNT_1US",
    "HISTORY_RXSM_STATE",
    "HI_BER_LH",
    "HI_BER_LL",
    "HI_SER_LH",
    "HI_SER_LIVE",
    "HI_SER_LL",
    "HP_MODE",
    "HW_FW_HANDSHAKE_DISABLE",
    "HW_LI_IN_RL_MODE",
    "IEEE_ERRORED_BLOCKS",
    "IGNORE_LINK_TIMER_PERIOD",
    "IGNORE_LINK_TIMER_PERIOD_PAM4",
    "LANE0_DEBUG_INFO",
    "LANE1_DEBUG_INFO",
    "LANE2_DEBUG_INFO",
    "LANE3_DEBUG_INFO",
    "LANE4_DEBUG_INFO",
    "LANE_CFG_FWAPI_DATA0",
    "LANE_CFG_FWAPI_DATA1",
    "LANE_DP_RESET_STATE",
    "LANE_REG_RESET_OCCURRED",
    "LANE_RESET_RELEASED",
    "LANE_RESET_RELEASED_INDEX",
    "LD_CONTROL_VALID",
    "LD_PAGE_0",
    "LD_PAGE_1",
    "LD_PAGE_2",
    "LD_SEQ_RESTART",
    "LINKFAILTIMERQUAL_EN",
    "LINKFAILTIMER_DIS",
    "LINKTRN_IEEE_FRAME_LOCK",
    "LINKTRN_IEEE_LD_COEFF_UPDATE",
    "LINKTRN_IEEE_LD_STATUS_REPORT",
    "LINKTRN_IEEE_LP_COEFF_UPDATE",
    "LINKTRN_IEEE_LP_STATUS_REPORT",
    "LINKTRN_IEEE_RECEIVER_STATUS",
    "LINKTRN_IEEE_RESTART_TRAINING",
    "LINKTRN_IEEE_TRAINING_ENABLE",
    "LINKTRN_IEEE_TRAINING_FAILURE",
    "LINKTRN_IEEE_TRAINING_STATUS",
    "LINKTRN_LOCAL_RX_READY",
    "LINKTRN_RX_OSX1_MODE_FRC",
    "LINKTRN_RX_OSX1_MODE_FRCVAL",
    "LINKTRN_SM_CURRENT_STATE",
    "LINKTRN_TRAINING_FSM_SIGNAL_DETECT",
    "LINKTRN_XMT_COEFF_UPDATE_PARITY",
    "LINKTRN_XMT_STATUS_REPORT_PARITY",
    "LINK_FAIL_INHIBIT_TIMER_CL72_PERIOD",
    "LINK_FAIL_INHIBIT_TIMER_CL72_PERIOD_PAM4",
    "LINK_FAIL_INHIBIT_TIMER_MODE",
    "LINK_FAIL_INHIBIT_TIMER_NCL72_PERIOD",
    "LINK_FAIL_INHIBIT_TIMER_NCL72_PERIOD_PAM4",
    "LINK_INTERRUPT_LH",
    "LINK_STATUS_LH",
    "LINK_STATUS_LL",
    "LMS_THRESH_BIN",
    "LN_DP_S_RSTB",
    "LN_RX_DP_H_RSTB",
    "LN_RX_DP_H_RSTB_OEN",
    "LN_RX_DP_S_RSTB",
    "LN_RX_H_PWRDN",
    "LN_RX_H_RSTB",
    "LN_RX_LANE_MODE",
    "LN_RX_LANE_MODE_OEN",
    "LN_RX_S_CLKGATE_FRC_ON",
    "LN_RX_S_COMCLK_FRC_ON",
    "LN_RX_S_COMCLK_SEL",
    "LN_RX_S_PWRDN",
    "LN_RX_S_RSTB",
    "LN_S_RSTB",
    "LN_TXPICLK_S_CLKGATE_FRC_ON",
    "LN_TXPICLK_S_COMCLK_FRC_ON",
    "LN_TXPICLK_S_COMCLK_SEL",
    "LN_TX_DP_H_RSTB",
    "LN_TX_DP_H_RSTB_OEN",
    "LN_TX_DP_S_RSTB",
    "LN_TX_H_PWRDN",
    "LN_TX_H_RSTB",
    "LN_TX_LANE_MODE",
    "LN_TX_LANE_MODE_OEN",
    "LN_TX_S_CLKGATE_FRC_ON",
    "LN_TX_S_COMCLK_FRC_ON",
    "LN_TX_S_COMCLK_SEL",
    "LN_TX_S_PWRDN",
    "LN_TX_S_RSTB",
    "LOCAL_FAULT_LH",
    "LOGICAL_TO_PHYSICAL0_SEL",
    "LOGICAL_TO_PHYSICAL1_SEL",
    "LOGICAL_TO_PHYSICAL2_SEL",
    "LOGICAL_TO_PHYSICAL3_SEL",
    "LOW_LATENCY_TDM_MODE",
    "LPI_ENABLE",
    "LPI_RECEIVED_LH",
    "LP_BASE1",
    "LP_BASE2",
    "LP_BASE3",
    "LP_PAGE_0",
    "LP_PAGE_1",
    "LP_PAGE_2",
    "LP_PAGE_RDY",
    "LP_PAGE_RDY_EN",
    "LP_PAGE_RDY_INT",
    "LTXSM_STATE",
    "L_U_SS_MODE_CONTROL",
    "L_U_SS_MODE_ENABLE",
    "M1_LOGICAL_TO_PHYSICAL0_SEL",
    "M1_LOGICAL_TO_PHYSICAL1_SEL",
    "M1_LOGICAL_TO_PHYSICAL2_SEL",
    "M1_LOGICAL_TO_PHYSICAL3_SEL",
    "MASKDATA",
    "MASKDATA_BUS_ASSIGN",
    "MAX_PRBS_BURST_ERR_LENGTH_STATUS",
    "MDIO_AER",
    "MDIO_BRCST_PORT_ADDR",
    "MDIO_DEV_AN_EN",
    "MDIO_DEV_DTE_EN",
    "MDIO_DEV_ID0_EN",
    "MDIO_DEV_PCS_EN",
    "MDIO_DEV_PHY_EN",
    "MDIO_DEV_PMD_EN",
    "MDIO_DRV_COMCLK",
    "MDIO_FAST_MODE_FRC",
    "MDIO_FAST_MODE_FRC_VAL",
    "MDIO_MULTI_MMDS_EN",
    "MDIO_MULTI_PRTS_EN",
    "MICRO_AUTOINC_RDADDR_EN",
    "MICRO_AUTOINC_WRADDR_EN",
    "MICRO_BA21_PICINT_FRC",
    "MICRO_BA21_PICINT_FRCVAL",
    "MICRO_CORE_CFG_FWAPI_DATA0",
    "MICRO_CORE_CFG_FWAPI_DATA1",
    "MICRO_CORE_CLK_EN",
    "MICRO_CORE_RSTB",
    "MICRO_CORE_RX_LN_A_SEL",
    "MICRO_CORE_RX_LN_B_SEL",
    "MICRO_CORE_STACK_EN",
    "MICRO_CORE_STACK_SIZE",
    "MICRO_CORE_TX_LN_A_SEL",
    "MICRO_CORE_TX_LN_B_SEL",
    "MICRO_CR_ACCESS_EN",
    "MICRO_CR_CRC_CALC_EN",
    "MICRO_CR_CRC_CHECKSUM",
    "MICRO_CR_CRC_INIT",
    "MICRO_CR_CRC_PRTSEL",
    "MICRO_CR_DATA_SIZE",
    "MICRO_CR_ECCG_MODE",
    "MICRO_CR_ECC_CORRUPT",
    "MICRO_CR_ECC_DEBUG_PRTSEL",
    "MICRO_CR_ECC_FRC_DISABLE",
    "MICRO_CR_IGNORE_MICRO_CODE_WRITES",
    "MICRO_CR_LOWPOWER_EN",
    "MICRO_CR_PRIF_PRTSEL",
    "MICRO_CR_RAIF_PRTSEL",
    "MICRO_CR_TM",
    "MICRO_DAP_PORESET_S_RSTB",
    "MICRO_DEBUGGER_ID_FRC",
    "MICRO_DEBUGGER_ID_FRCVAL",
    "MICRO_DEBUGGER_ID_LSW",
    "MICRO_DEBUGGER_ID_MSW",
    "MICRO_DP_RCLK40_RST_INTR_EN",
    "MICRO_DP_RCLK40_RST_STATUS_LH",
    "MICRO_DR_ACCESS_EN",
    "MICRO_DR_CODE_SIZE",
    "MICRO_DR_ECCG_MODE",
    "MICRO_DR_ECC_CORRUPT",
    "MICRO_DR_ECC_DEBUG_PRTSEL",
    "MICRO_DR_ECC_FRC_DISABLE",
    "MICRO_DR_IGNORE_MICRO_CODE_WRITES",
    "MICRO_DR_LOWPOWER_EN",
    "MICRO_DR_PRIF_PRTSEL",
    "MICRO_DR_RAIF_PRTSEL",
    "MICRO_DR_TM",
    "MICRO_M0P_DEFAULT_SLAVE_ERROR_HRESP_EN",
    "MICRO_M0P_DEFAULT_SLAVE_ERROR_INTR_EN",
    "MICRO_M0P_DEFAULT_SLAVE_ERROR_STATUS",
    "MICRO_M0P_GCLK_FRC",
    "MICRO_M0P_GCLK_FRCVAL",
    "MICRO_MASTER_CLK_EN",
    "MICRO_MASTER_RSTB",
    "MICRO_MBOX_MSGIN_INTR",
    "MICRO_MICRO_S_RSTB",
    "MICRO_MSG0",
    "MICRO_MSG1",
    "MICRO_MSG2",
    "MICRO_MSG3",
    "MICRO_NUM_UC_CORES",
    "MICRO_PMD_SIGNAL_DETECT_INTR_EN",
    "MICRO_PMD_SIGNAL_DETECT_STATUS_LH",
    "MICRO_PMI_HP_ACK_TIMEOUT_DIS",
    "MICRO_PMI_HP_ACK_TIMEOUT_HRESP_EN",
    "MICRO_PMI_HP_ACK_TIMEOUT_INTR_EN",
    "MICRO_PMI_HP_ACK_TIMEOUT_STATUS",
    "MICRO_PMI_HP_ERROR_HRESP_EN",
    "MICRO_PMI_HP_ERROR_INTR_EN",
    "MICRO_PMI_HP_ERROR_STATUS",
    "MICRO_PMI_HP_ERR_ADDR_15_0_STATUS",
    "MICRO_PMI_HP_ERR_ADDR_31_16_STATUS",
    "MICRO_PMI_HP_ERR_ADDR_ACKT_EN",
    "MICRO_PMI_HP_ERR_ADDR_PMIERR_EN",
    "MICRO_PMI_HP_ERR_ADDR_WACCESS_EN",
    "MICRO_PMI_HP_FAST_BKTOBK_EN",
    "MICRO_PMI_HP_FAST_READ_EN",
    "MICRO_PMI_HP_WORD_ACCESS_ERR_HRESP_EN",
    "MICRO_PMI_HP_WORD_ACCESS_ERR_INTR_EN",
    "MICRO_PMI_HP_WORD_ACCESS_ERR_STATUS",
    "MICRO_PM_CPU_SLEEP",
    "MICRO_PM_CPU_SLEEP_LH",
    "MICRO_PM_MODE_EN",
    "MICRO_PRAMIF_AHB_WRADDR_LSW",
    "MICRO_PRAMIF_AHB_WRADDR_MSW",
    "MICRO_PRAMIF_EN",
    "MICRO_PRAM_IF_RSTB",
    "MICRO_PR_AUTOINC_NXT_WRADDR_LSW",
    "MICRO_PR_AUTOINC_NXT_WRADDR_MSW",
    "MICRO_PR_DEFAULT_SLAVE_ERROR",
    "MICRO_PVT_TEMPDATA_FRC",
    "MICRO_PVT_TEMPDATA_FRCVAL",
    "MICRO_PVT_TEMPDATA_RMI",
    "MICRO_RA_ARG_MICROBLK_SEL",
    "MICRO_RA_AUTOINC_NXT_RDADDR_LSW",
    "MICRO_RA_AUTOINC_NXT_RDADDR_MSW",
    "MICRO_RA_AUTOINC_NXT_WRADDR_LSW",
    "MICRO_RA_AUTOINC_NXT_WRADDR_MSW",
    "MICRO_RA_ECC_RDDATA",
    "MICRO_RA_ECC_WRDATA",
    "MICRO_RA_INIT",
    "MICRO_RA_INITDONE",
    "MICRO_RA_RDADDR_LSW",
    "MICRO_RA_RDADDR_MSW",
    "MICRO_RA_RDDATASIZE",
    "MICRO_RA_RDDATA_LSW",
    "MICRO_RA_RDDATA_MSW",
    "MICRO_RA_WRADDR_LSW",
    "MICRO_RA_WRADDR_MSW",
    "MICRO_RA_WRDATASIZE",
    "MICRO_RA_WRDATA_LSW",
    "MICRO_RA_WRDATA_MSW",
    "MICRO_RMI_CR_ECC_ADDRESS_STATUS",
    "MICRO_RMI_CR_ECC_ADDRESS_STATUS_16",
    "MICRO_RMI_CR_ECC_ADDRESS_STATUS_17",
    "MICRO_RMI_CR_ECC_CORR_ERR_INTR_EN",
    "MICRO_RMI_CR_ECC_CORR_ERR_STATUS",
    "MICRO_RMI_CR_ECC_MULTIROW_ERR_INTR_EN",
    "MICRO_RMI_CR_ECC_MULTIROW_ERR_STATUS",
    "MICRO_RMI_CR_ECC_UNCORR_ERR_INTR_EN",
    "MICRO_RMI_CR_ECC_UNCORR_ERR_STATUS",
    "MICRO_RMI_DEFAULT_SLAVE_ERROR",
    "MICRO_RMI_DR_ECC_ADDRESS_STATUS",
    "MICRO_RMI_DR_ECC_ADDRESS_STATUS_16",
    "MICRO_RMI_DR_ECC_CORR_ERR_INTR_EN",
    "MICRO_RMI_DR_ECC_CORR_ERR_STATUS",
    "MICRO_RMI_DR_ECC_MULTIROW_ERR_INTR_EN",
    "MICRO_RMI_DR_ECC_MULTIROW_ERR_STATUS",
    "MICRO_RMI_DR_ECC_UNCORR_ERR_INTR_EN",
    "MICRO_RMI_DR_ECC_UNCORR_ERR_STATUS",
    "MICRO_RMI_MBOX_MSGOUT_INTR_EN",
    "MICRO_RMI_MBOX_MSGOUT_STATUS",
    "MICRO_RMI_MBOX_MSGOUT_STATUS_OR",
    "MICRO_SILICON_DEBUG_STATUS_MUXED_DATA",
    "MICRO_SILICON_DEBUG_STATUS_MUX_SEL",
    "MICRO_SLEEPHOLDREQ_N",
    "MICRO_SW_PMI_HP_RSTB",
    "MICRO_SW_TIMESTAMP_TIMER_RSTB",
    "MICRO_TX_DISABLE",
    "MICRO_UC_ACTIVE_0",
    "MICRO_UC_ACTIVE_1",
    "MICRO_UC_ACTIVE_2",
    "MICRO_UC_ACTIVE_3",
    "MICRO_WAKEUP_INTR",
    "MODEL_NUMBER",
    "MP5_15_0",
    "MP5_31_16",
    "MP5_47_16",
    "MSA_FEC_MAPPING",
    "MSA_LFR",
    "MULTICAST_MASK_CONTROL",
    "MULTICAST_MASK_CONTROL_STATUS",
    "NEXT_PAGE",
    "NEXT_PAGE_WAIT",
    "NUM_ADVERTISED_LANES",
    "ONE_BIT_ERR_EVENT_AM_TBL",
    "ONE_BIT_ERR_EVENT_DESKEW",
    "ONE_BIT_ERR_EVENT_RSFEC_MPP",
    "ONE_BIT_ERR_EVENT_RSFEC_RBUF_MPP",
    "ONE_BIT_ERR_EVENT_RX_1588_MPP",
    "ONE_BIT_ERR_EVENT_SPD_TBL",
    "ONE_BIT_ERR_EVENT_TX_1588",
    "ONE_BIT_ERR_EVENT_UM_TBL",
    "OSR_MODE",
    "OSR_MODE_FRC",
    "OSR_MODE_FRC_VAL",
    "OSR_MODE_PIN",
    "OSTS_PIPELINE_ENABLE",
    "OUI_LOWER_DATA",
    "OUI_UPPER_DATA",
    "PAGE_TOO_LONG",
    "PAGE_TOO_SHORT",
    "PAM4_DECODER_EN",
    "PAM4_GRAY_DEC_EN",
    "PAM4_GRAY_ENC_EN",
    "PAM4_MODE",
    "PAM4_MODE_FRC",
    "PAM4_MODE_FRC_VAL",
    "PAM4_MODE_PIN",
    "PAM4_PRECODER_EN",
    "PAM4_PRECODER_SEED",
    "PAM4_RX_SYMBOL_BIT_SWAP",
    "PAM4_TX_JP03B_PATT_EN",
    "PAM4_TX_LINEARITY_PATT_EN",
    "PAM4_TX_SYMBOL_BIT_SWAP",
    "PATT_GEN_EN",
    "PATT_GEN_SEQ_0",
    "PATT_GEN_SEQ_1",
    "PATT_GEN_SEQ_10",
    "PATT_GEN_SEQ_11",
    "PATT_GEN_SEQ_12",
    "PATT_GEN_SEQ_13",
    "PATT_GEN_SEQ_14",
    "PATT_GEN_SEQ_2",
    "PATT_GEN_SEQ_3",
    "PATT_GEN_SEQ_4",
    "PATT_GEN_SEQ_5",
    "PATT_GEN_SEQ_6",
    "PATT_GEN_SEQ_7",
    "PATT_GEN_SEQ_8",
    "PATT_GEN_SEQ_9",
    "PATT_GEN_START_POS",
    "PATT_GEN_STOP_POS",
    "PCS_LANE_ERROR_INJECT",
    "PCS_LINK_STATUS_LIVE",
    "PCS_XS",
    "PHYSICAL0_TO_LOGICAL_SEL",
    "PHYSICAL1_TO_LOGICAL_SEL",
    "PHYSICAL2_TO_LOGICAL_SEL",
    "PHYSICAL3_TO_LOGICAL_SEL",
    "PHY_XS",
    "PIPELINE_RESET_COUNT",
    "PLL_CFG_FWAPI_DATA0",
    "PLL_CFG_FWAPI_DATA1",
    "PLL_FAIL_STKY",
    "PLL_LOCK",
    "PLL_LOCK_BAR_STKY",
    "PLL_RANGE",
    "PLL_SELECT",
    "PMA_PMD",
    "PMA_SPARE_BIT",
    "PMD_LN_DP_H_RSTB_PKILL",
    "PMD_LN_H_RSTB_PKILL",
    "PMD_LN_RX_DP_H_RSTB_PKILL",
    "PMD_LN_RX_H_PWRDN_PKILL",
    "PMD_LN_RX_H_RSTB_PKILL",
    "PMD_LN_TX_DP_H_RSTB_PKILL",
    "PMD_LN_TX_H_PWRDN_PKILL",
    "PMD_LN_TX_H_RSTB_PKILL",
    "PMD_MDIO_TRANS_PKILL",
    "PMD_RX_CLK_VLD_FRC",
    "PMD_RX_CLK_VLD_FRC_VAL",
    "PMD_RX_LANE_MODE",
    "PMD_RX_LANE_MODE_FRC",
    "PMD_RX_LANE_MODE_FRC_VAL",
    "PMD_RX_LOCK",
    "PMD_RX_LOCK_CHANGE",
    "PMD_TX_CLK_VLD_FRC",
    "PMD_TX_CLK_VLD_FRC_VAL",
    "PMD_TX_DISABLE_PKILL",
    "PMD_TX_LANE_MODE",
    "PMD_TX_LANE_MODE_FRC",
    "PMD_TX_LANE_MODE_FRC_VAL",
    "PMI_LP_EN_DELAY",
    "PM_OFFSET_IN_NS",
    "PM_OFFSET_SUB_NS",
    "PORT_MODE_SEL",
    "POR_H_RSTB",
    "PRBS_BURST_ERR_LENGTH_STATUS",
    "PRBS_BURST_LEN_CHK_EN",
    "PRBS_CHK_AUTO_DETECT_CNT",
    "PRBS_CHK_AUTO_DETECT_EN",
    "PRBS_CHK_AUTO_DETECT_LOCK",
    "PRBS_CHK_AUTO_DETECT_RELOCK_EN",
    "PRBS_CHK_AUTO_DETECT_STATE",
    "PRBS_CHK_BURST_ERR_CNT",
    "PRBS_CHK_BURST_ERR_CNT_EN",
    "PRBS_CHK_CLK_EN_FRC_ON",
    "PRBS_CHK_EN",
    "PRBS_CHK_EN_AUTO_MODE",
    "PRBS_CHK_EN_TIMER_UNIT_SEL",
    "PRBS_CHK_EN_TIMER_UNIT_TIMEOUT",
    "PRBS_CHK_ERR_CNT_BURST_MODE",
    "PRBS_CHK_ERR_CNT_LSB",
    "PRBS_CHK_ERR_CNT_MSB",
    "PRBS_CHK_ERR_CNT_NO_CLR",
    "PRBS_CHK_INV",
    "PRBS_CHK_INV_AUTO_DETECT",
    "PRBS_CHK_LOCK",
    "PRBS_CHK_LOCK_CNT",
    "PRBS_CHK_LOCK_LOST_LH",
    "PRBS_CHK_MODE",
    "PRBS_CHK_MODE_SELECT",
    "PRBS_CHK_MODE_SELECT_AUTO_DETECT",
    "PRBS_CHK_NEW_TIMER_MODE",
    "PRBS_CHK_OOL_CNT",
    "PRBS_CHK_OOL_CNT_SCALING_EN",
    "PRBS_ERROR_COUNTER_MON_FRC",
    "PRBS_ERROR_COUNTER_MON_INTR",
    "PRBS_ERROR_COUNTER_MON_INTR_MASK",
    "PRBS_ERROR_COUNTER_MON_OVER_THRESH",
    "PRBS_ERROR_COUNTER_MON_OVER_THRESH_STY",
    "PRBS_ERROR_COUNTER_MON_START",
    "PRBS_ERROR_COUNTER_MON_THRESH",
    "PRBS_GEN_EN",
    "PRBS_GEN_ERR_INS",
    "PRBS_GEN_INV",
    "PRBS_GEN_MODE_SELECT",
    "PRBS_GEN_PAUSE_STROBE",
    "PRBS_GEN_SEED_STROBE",
    "PRTP_DATA_PATTERN_SEL",
    "PRTP_ERR_COUNT",
    "PRTP_LOCK",
    "PSLL0_TO_VL_MAPPING",
    "PSLL1_TO_VL_MAPPING",
    "PSLL2_TO_VL_MAPPING",
    "PSLL3_TO_VL_MAPPING",
    "PSLL4_TO_VL_MAPPING",
    "PULSE_TOO_LONG",
    "PULSE_TOO_MODERATE",
    "PULSE_TOO_SHORT",
    "RECORD_DESKEW_TS_INFO",
    "REFCLK_SEL",
    "REGID1",
    "REGID2",
    "REMOTE_FAULT_LH",
    "RESCAL_FRC",
    "RESCAL_FRC_VAL",
    "RESERVED_AMS_1_COM_0",
    "RESERVED_AMS_1_COM_1",
    "RESERVED_AMS_1_COM_2",
    "RESERVED_AMS_1_COM_3",
    "RESERVED_AMS_1_COM_4",
    "RESERVED_AMS_1_COM_5",
    "RESERVED_AMS_1_COM_6",
    "RESERVED_AMS_1_COM_7",
    "RESERVED_AMS_1_COM_8",
    "RESERVED_AMS_COM_0",
    "RESERVED_AMS_COM_1",
    "RESERVED_AMS_COM_10",
    "RESERVED_AMS_COM_11",
    "RESERVED_AMS_COM_12",
    "RESERVED_AMS_COM_13",
    "RESERVED_AMS_COM_14",
    "RESERVED_AMS_COM_15",
    "RESERVED_AMS_COM_16",
    "RESERVED_AMS_COM_17",
    "RESERVED_AMS_COM_18",
    "RESERVED_AMS_COM_19",
    "RESERVED_AMS_COM_2",
    "RESERVED_AMS_COM_20",
    "RESERVED_AMS_COM_21",
    "RESERVED_AMS_COM_22",
    "RESERVED_AMS_COM_3",
    "RESERVED_AMS_COM_4",
    "RESERVED_AMS_COM_5",
    "RESERVED_AMS_COM_6",
    "RESERVED_AMS_COM_7",
    "RESERVED_AMS_COM_8",
    "RESERVED_AMS_COM_9",
    "RESERVED_AMS_RX_0",
    "RESERVED_AMS_RX_1",
    "RESERVED_AMS_RX_10",
    "RESERVED_AMS_RX_11",
    "RESERVED_AMS_RX_12",
    "RESERVED_AMS_RX_13",
    "RESERVED_AMS_RX_14",
    "RESERVED_AMS_RX_2",
    "RESERVED_AMS_RX_3",
    "RESERVED_AMS_RX_4",
    "RESERVED_AMS_RX_5",
    "RESERVED_AMS_RX_6",
    "RESERVED_AMS_RX_7",
    "RESERVED_AMS_RX_8",
    "RESERVED_AMS_RX_9",
    "RESERVED_AMS_RX_B_0",
    "RESERVED_AMS_RX_B_1",
    "RESERVED_AMS_RX_B_2",
    "RESERVED_AMS_TX_0",
    "RESERVED_AMS_TX_1",
    "RESERVED_AMS_TX_2",
    "RESERVED_AMS_TX_3",
    "RESERVED_AMS_TX_4",
    "RESERVED_AMS_TX_5",
    "RESERVED_AMS_TX_6",
    "RESERVED_DSC_C_0",
    "RESERVED_DSC_C_1",
    "RESERVED_DSC_D_0",
    "RESERVED_DSC_D_1",
    "RESERVED_DSC_D_2",
    "RESERVED_DSC_D_3",
    "RESERVED_DSC_D_4",
    "RESERVED_DSC_D_5",
    "RESERVED_LINKTRN_USER_RX_0",
    "RESERVED_TLB_RX_B_0",
    "RESERVED_TX_PI_0",
    "RESOLUTION_ERROR",
    "RESOLVED_PORT_MODE",
    "RESOLVED_PORT_MODE_CONTROL",
    "RESTART_LOCK_LH",
    "RESTART_LOCK_LIVE",
    "RESTART_LOCK_LL",
    "REVID2",
    "REVID_BONDING",
    "REVID_CL72",
    "REVID_EEE",
    "REVID_LLP",
    "REVID_MDIO",
    "REVID_MICRO",
    "REVID_MODEL",
    "REVID_MULTIPLICITY",
    "REVID_PIR",
    "REVID_PROCESS",
    "REVID_REV_LETTER",
    "REVID_REV_NUMBER",
    "REV_LETTER",
    "REV_NUMBER",
    "RING_COUNT",
    "RING_COUNT_OVERFLOW",
    "RING_DONE",
    "RING_EN",
    "RING_RESETB_FRC",
    "RING_RESETB_FRC_VAL",
    "RING_SEL",
    "RING_THRESHOLD_LSB",
    "RING_THRESHOLD_MSB",
    "RMT_LPBK_EN",
    "RMT_LPBK_PD_EARLY_IND",
    "RMT_LPBK_PD_FRC_ON",
    "RMT_LPBK_PD_LATE_IND",
    "RMT_LPBK_PD_MODE",
    "RS_FEC_AMPS_LOCK_LH_A0",
    "RS_FEC_AMPS_LOCK_LH_A1",
    "RS_FEC_AMPS_LOCK_LH_B0",
    "RS_FEC_AMPS_LOCK_LH_B1",
    "RS_FEC_AMPS_LOCK_LIVE_A0",
    "RS_FEC_AMPS_LOCK_LIVE_A1",
    "RS_FEC_AMPS_LOCK_LIVE_B0",
    "RS_FEC_AMPS_LOCK_LIVE_B1",
    "RS_FEC_AMPS_LOCK_LL_A0",
    "RS_FEC_AMPS_LOCK_LL_A1",
    "RS_FEC_AMPS_LOCK_LL_B0",
    "RS_FEC_AMPS_LOCK_LL_B1",
    "RS_FEC_CORRECTION_ENABLE",
    "RS_FEC_FEC_CORR_BIT_CNTR_LOWER",
    "RS_FEC_FEC_CORR_BIT_CNTR_UPPER",
    "RS_FEC_FEC_CORR_CW_CNTR_LOWER",
    "RS_FEC_FEC_CORR_CW_CNTR_UPPER",
    "RS_FEC_FEC_LANE_MAP_A0",
    "RS_FEC_FEC_LANE_MAP_A1",
    "RS_FEC_FEC_LANE_MAP_B0",
    "RS_FEC_FEC_LANE_MAP_B1",
    "RS_FEC_FEC_LANE_MAP_VALID_A0",
    "RS_FEC_FEC_LANE_MAP_VALID_A1",
    "RS_FEC_FEC_LANE_MAP_VALID_B0",
    "RS_FEC_FEC_LANE_MAP_VALID_B1",
    "RS_FEC_FEC_SYNC_FSM_LATCHED_STATE_AHI",
    "RS_FEC_FEC_SYNC_FSM_LATCHED_STATE_ALO",
    "RS_FEC_FEC_SYNC_FSM_LATCHED_STATE_BHI",
    "RS_FEC_FEC_SYNC_FSM_LATCHED_STATE_BLO",
    "RS_FEC_FEC_UNCORR_CW_CNTR_LOWER",
    "RS_FEC_FEC_UNCORR_CW_CNTR_UPPER",
    "RS_FEC_LANE_ERROR_INJECT",
    "RS_FEC_REQ",
    "RXA_DFE_TAP10",
    "RXA_DFE_TAP11",
    "RXA_DFE_TAP12",
    "RXA_DFE_TAP12_MUX",
    "RXA_DFE_TAP13",
    "RXA_DFE_TAP13_MUX",
    "RXA_DFE_TAP14",
    "RXA_DFE_TAP14_MUX",
    "RXA_DFE_TAP15",
    "RXA_DFE_TAP15_MUX",
    "RXA_DFE_TAP16",
    "RXA_DFE_TAP16_MUX",
    "RXA_DFE_TAP17",
    "RXA_DFE_TAP17_MUX",
    "RXA_DFE_TAP18",
    "RXA_DFE_TAP18_MUX",
    "RXA_DFE_TAP2_STATUS",
    "RXA_DFE_TAP2_VAL",
    "RXA_DFE_TAP2_WRITE",
    "RXA_DFE_TAP3_STATUS",
    "RXA_DFE_TAP3_VAL",
    "RXA_DFE_TAP3_WRITE",
    "RXA_DFE_TAP4_STATUS",
    "RXA_DFE_TAP4_VAL",
    "RXA_DFE_TAP4_WRITE",
    "RXA_DFE_TAP9",
    "RXB_DFE_TAP10",
    "RXB_DFE_TAP11",
    "RXB_DFE_TAP12",
    "RXB_DFE_TAP12_MUX",
    "RXB_DFE_TAP13",
    "RXB_DFE_TAP13_MUX",
    "RXB_DFE_TAP14",
    "RXB_DFE_TAP14_MUX",
    "RXB_DFE_TAP15",
    "RXB_DFE_TAP15_MUX",
    "RXB_DFE_TAP16",
    "RXB_DFE_TAP16_MUX",
    "RXB_DFE_TAP17",
    "RXB_DFE_TAP17_MUX",
    "RXB_DFE_TAP18",
    "RXB_DFE_TAP18_MUX",
    "RXB_DFE_TAP2_STATUS",
    "RXB_DFE_TAP2_VAL",
    "RXB_DFE_TAP2_WRITE",
    "RXB_DFE_TAP3_STATUS",
    "RXB_DFE_TAP3_VAL",
    "RXB_DFE_TAP3_WRITE",
    "RXB_DFE_TAP4_STATUS",
    "RXB_DFE_TAP4_VAL",
    "RXB_DFE_TAP4_WRITE",
    "RXB_DFE_TAP9",
    "RXC_DFE_TAP10",
    "RXC_DFE_TAP11",
    "RXC_DFE_TAP12",
    "RXC_DFE_TAP12_MUX",
    "RXC_DFE_TAP13",
    "RXC_DFE_TAP13_MUX",
    "RXC_DFE_TAP14",
    "RXC_DFE_TAP14_MUX",
    "RXC_DFE_TAP15",
    "RXC_DFE_TAP15_MUX",
    "RXC_DFE_TAP16",
    "RXC_DFE_TAP16_MUX",
    "RXC_DFE_TAP17",
    "RXC_DFE_TAP17_MUX",
    "RXC_DFE_TAP18",
    "RXC_DFE_TAP18_MUX",
    "RXC_DFE_TAP2_STATUS",
    "RXC_DFE_TAP2_VAL",
    "RXC_DFE_TAP2_WRITE",
    "RXC_DFE_TAP3_STATUS",
    "RXC_DFE_TAP3_VAL",
    "RXC_DFE_TAP3_WRITE",
    "RXC_DFE_TAP4_STATUS",
    "RXC_DFE_TAP4_VAL",
    "RXC_DFE_TAP4_WRITE",
    "RXC_DFE_TAP9",
    "RXD_DFE_TAP10",
    "RXD_DFE_TAP11",
    "RXD_DFE_TAP12",
    "RXD_DFE_TAP12_MUX",
    "RXD_DFE_TAP13",
    "RXD_DFE_TAP13_MUX",
    "RXD_DFE_TAP14",
    "RXD_DFE_TAP14_MUX",
    "RXD_DFE_TAP15",
    "RXD_DFE_TAP15_MUX",
    "RXD_DFE_TAP16",
    "RXD_DFE_TAP16_MUX",
    "RXD_DFE_TAP17",
    "RXD_DFE_TAP17_MUX",
    "RXD_DFE_TAP18",
    "RXD_DFE_TAP18_MUX",
    "RXD_DFE_TAP2_STATUS",
    "RXD_DFE_TAP2_VAL",
    "RXD_DFE_TAP2_WRITE",
    "RXD_DFE_TAP3_STATUS",
    "RXD_DFE_TAP3_VAL",
    "RXD_DFE_TAP3_WRITE",
    "RXD_DFE_TAP4_STATUS",
    "RXD_DFE_TAP4_VAL",
    "RXD_DFE_TAP4_WRITE",
    "RXD_DFE_TAP9",
    "RX_AFE_OVERRIDE_SEL",
    "RX_AFE_OVERRIDE_VAL",
    "RX_AFE_OVERRIDE_WRITE",
    "RX_AMS_BY_PASS_AUTO_UPDATE",
    "RX_AMS_FRC_SEL",
    "RX_AMS_FRC_SEL_VAL",
    "RX_AMS_UPDATE_SYNC",
    "RX_BP",
    "RX_CLK_VLD_LH",
    "RX_CLK_VLD_LIVE",
    "RX_CLK_VLD_LL",
    "RX_CLK_VLD_OVRD",
    "RX_CLK_VLD_STS",
    "RX_DATA05_STATUS",
    "RX_DATA14_STATUS",
    "RX_DATA23_STATUS",
    "RX_DESCRAMBLER_EN",
    "RX_DSC_LOCK_FRC",
    "RX_DSC_LOCK_FRC_VAL",
    "RX_HW_FW_HANDSHAKE_DISABLE",
    "RX_INVALID_SEQ",
    "RX_LANE_ADDR_0",
    "RX_LANE_ADDR_1",
    "RX_LANE_ADDR_2",
    "RX_LANE_ADDR_3",
    "RX_LANE_ADDR_4",
    "RX_LANE_ADDR_5",
    "RX_LANE_ADDR_6",
    "RX_LANE_ADDR_7",
    "RX_LANE_DP_RESET_STATE",
    "RX_LANE_REG_RESET_OCCURRED",
    "RX_LF_ENABLE",
    "RX_LI_ENABLE",
    "RX_LN_DP_S_RSTB",
    "RX_LN_S_RSTB",
    "RX_LOCK_LH",
    "RX_LOCK_LIVE",
    "RX_LOCK_LL",
    "RX_LOCK_OVRD",
    "RX_LOCK_STS",
    "RX_MP_MISMATCH",
    "RX_MP_NULL",
    "RX_MP_OUI",
    "RX_MULTICAST_MASK_CONTROL",
    "RX_MULTICAST_MASK_CONTROL_STATUS",
    "RX_NP",
    "RX_NP_TOGGLE_ERR",
    "RX_NRZ_VSR_MODE",
    "RX_OSR_MODE",
    "RX_OSR_MODE_FRC",
    "RX_OSR_MODE_FRC_VAL",
    "RX_OSR_MODE_PIN",
    "RX_PAM4ER_PREC_DISABLED",
    "RX_PAM4_ER_MODE",
    "RX_PAM4_MODE",
    "RX_PAM4_MODE_FRC",
    "RX_PAM4_MODE_FRC_VAL",
    "RX_PAM4_MODE_PIN",
    "RX_PFHI_CAPBW_VAL",
    "RX_PFHI_INDBW_VAL",
    "RX_PFHI_ZERO_VAL",
    "RX_PFLOW_CTRL_VAL",
    "RX_PHASE02_STATUS",
    "RX_PHASE1_STATUS",
    "RX_PL0_SEL",
    "RX_PL1_SEL",
    "RX_PL2_SEL",
    "RX_PL3_SEL",
    "RX_PL4_SEL",
    "RX_PL5_SEL",
    "RX_PL6_SEL",
    "RX_PL7_SEL",
    "RX_PLL_SELECT",
    "RX_PMD_DP_INVERT",
    "RX_PORT_SEL",
    "RX_PRTP_EN",
    "RX_RESTART_PMD",
    "RX_RESTART_PMD_HOLD",
    "RX_RF_ENABLE",
    "RX_SOP_BYTE_OFFSET",
    "RX_TRN_ACTIVE_AUTO_MODE_EN",
    "RX_UC_ACK_LANE_CFG_DONE",
    "RX_UC_ACK_LANE_DP_RESET",
    "RX_UP_OUI_MATCH",
    "RX_UP_OUI_MISMATCH",
    "RX_VGA_STATUS",
    "RX_VGA_VAL",
    "R_TEST_MODE_CFG",
    "SC_FSM_STATUS",
    "SC_IGNORE_TX_DATA_VLD",
    "SDK_TX_DISABLE",
    "SEEDA0",
    "SEEDA1",
    "SEEDA2",
    "SEEDA3",
    "SEEDB0",
    "SEEDB1",
    "SEEDB2",
    "SEEDB3",
    "SEND_ACK",
    "SIGDET_DP_RSTB_EN",
    "SIGNAL_DETECT",
    "SIGNAL_DETECT_CHANGE",
    "SIGNAL_DETECT_LH",
    "SIGNAL_DETECT_LIVE",
    "SIGNAL_DETECT_LL",
    "SIGNAL_DETECT_OVRD",
    "SIGNAL_DETECT_RAW",
    "SIGNAL_DETECT_RAW_CHANGE",
    "SIGNAL_DETECT_STS",
    "SPARE0",
    "SPARE1",
    "SPEED",
    "SPEED_SPARE_19",
    "SPEED_SPARE_22_MSA_LF2",
    "SRF_MEM_TM",
    "ST_AFE_TX_FIFO_RESETB",
    "SUP_RST_SEQ_FRC",
    "SUP_RST_SEQ_FRC_VAL",
    "SW_AN_BP_0",
    "SW_AN_BP_1",
    "SW_AN_BP_2",
    "SW_AN_SPEED_ID",
    "SW_LI_IN_RL_MODE",
    "SW_SPEED_CHANGE",
    "SW_SPEED_CHANGE_DONE",
    "SW_SPEED_CONFIG_VLD",
    "SW_SPEED_ID",
    "SYMBOL_VALUE",
    "SYMB_ERR_INT_EN",
    "SYNCE_FRACTIONAL_DIVSOR_CFG",
    "SYNCE_MODE_STAGE0",
    "SYNCE_MODE_STAGE1",
    "TC",
    "TC_C_O",
    "TECH_PROC",
    "TICK_DENOMINATOR",
    "TICK_NUMERATOR_LOWER",
    "TICK_NUMERATOR_UPPER",
    "TICK_OVERRIDE",
    "TLA_LN_SEQUENCER_FSM_STATUS1",
    "TLA_SEQ_FSM_STATUS",
    "TLB_ERR_AGGR_ACTIVE_PATTERN_DEPTH",
    "TLB_ERR_AGGR_ACTIVE_STATUS",
    "TLB_ERR_AGGR_CLKS_OUT_OF_SYNC_STATUS",
    "TLB_ERR_AGGR_CLK_OUT_OF_SYNC_PATTERN_DEPTH",
    "TLB_ERR_AGGR_DELAY_DATA_CAPTURE",
    "TLB_ERR_AGGR_EN_FORCE",
    "TLB_ERR_AGGR_GCLK_DIV2_EN_IGNORE",
    "TLB_ERR_AGGR_LANES_ACTIVE",
    "TLB_ERR_AGGR_MODE",
    "TLB_ERR_AGGR_START_ERROR_AGGREGATION",
    "TLB_ERR_ANALYZE_COUNTER_EN",
    "TLB_ERR_ANALYZE_COUNTER_MORE_THAN_15_EN",
    "TLB_ERR_ANALYZE_EN",
    "TLB_ERR_ANALYZE_LANES_ACTIVE",
    "TLB_ERR_ANALYZE_READADDR",
    "TLB_ERR_ANALYZE_READBACK_AVAILABLE",
    "TLB_ERR_ANALYZE_READDATA_HI",
    "TLB_ERR_ANALYZE_READDATA_LO",
    "TLB_ERR_ANALYZE_READDATA_MED",
    "TLB_ERR_ANALYZE_RESET_MEM_DATA",
    "TLB_ERR_ANALYZE_WCLK_SWITCH",
    "TLB_ERR_FEC_4CW_BIT",
    "TLB_ERR_FEC_4CW_ILV_EN",
    "TLB_ERR_FEC_4_1_BIT_MUX_EN",
    "TLB_ERR_FEC_LSB_EN",
    "TLB_ERR_FEC_L_EN",
    "TLB_ERR_FEC_MSB_EN",
    "TLB_ERR_FEC_RSCODE_SWAP_EN",
    "TLB_ERR_FEC_R_EN",
    "TLB_ERR_FEC_SIZE",
    "TLB_ERR_FEC_SIZE_FRAC",
    "TLB_ERR_IGNORE_BACK_CHANNEL",
    "TLB_ERR_START_ERROR_ANALYZER",
    "TLB_ERR_SYMBOL_MSB_LSB_GROUP",
    "TLB_RX_DIFF_DEC_EN",
    "TLB_RX_NRZ_LL_MODE_EN",
    "TLB_TX_DIFF_ENC_EN",
    "TRANSMIT_DISABLE",
    "TRNSUM_ERROR_COUNT_EN",
    "TSTS_INTERRUPT_EN",
    "TS_UPDATE_ENABLE",
    "TWO_BIT_ERR_EVENT_AM_TBL",
    "TWO_BIT_ERR_EVENT_DESKEW",
    "TWO_BIT_ERR_EVENT_RSFEC_MPP",
    "TWO_BIT_ERR_EVENT_RSFEC_RBUF_MPP",
    "TWO_BIT_ERR_EVENT_RX_1588_MPP",
    "TWO_BIT_ERR_EVENT_SPD_TBL",
    "TWO_BIT_ERR_EVENT_TX_1588",
    "TWO_BIT_ERR_EVENT_UM_TBL",
    "TXFIR_NRZ_TAP_RANGE_SEL",
    "TXFIR_TAP0_COEFF",
    "TXFIR_TAP1_COEFF",
    "TXFIR_TAP2_COEFF",
    "TXFIR_TAP3_COEFF",
    "TXFIR_TAP4_COEFF",
    "TXFIR_TAP5_COEFF",
    "TXFIR_TAP_EN",
    "TXFIR_TAP_LOAD",
    "TXFIR_TEST_DATA_EN",
    "TX_AM_SF_MODE",
    "TX_CLK_VLD_OVRD",
    "TX_CLK_VLD_STS",
    "TX_DATA_VLD_SYNC_EN",
    "TX_DISABLE",
    "TX_DISABLE_LH",
    "TX_DISABLE_LIVE",
    "TX_DISABLE_LL",
    "TX_DISABLE_OEN",
    "TX_DISABLE_OUTPUT_SEL",
    "TX_DISABLE_STATUS",
    "TX_DISABLE_TIMER_CTRL",
    "TX_DISABLE_TRIGGER",
    "TX_ELEC_IDLE_STATUS",
    "TX_HW_FW_HANDSHAKE_DISABLE",
    "TX_LANE_ADDR_0",
    "TX_LANE_ADDR_1",
    "TX_LANE_ADDR_2",
    "TX_LANE_ADDR_3",
    "TX_LANE_ADDR_4",
    "TX_LANE_ADDR_5",
    "TX_LANE_ADDR_6",
    "TX_LANE_ADDR_7",
    "TX_LANE_DP_RESET_STATE",
    "TX_LANE_REG_RESET_OCCURRED",
    "TX_LANE_RESET_RELEASED",
    "TX_LANE_RESET_RELEASED_INDEX",
    "TX_LF_ENABLE",
    "TX_LI_ENABLE",
    "TX_LN_DP_S_RSTB",
    "TX_LN_S_RSTB",
    "TX_MULTICAST_MASK_CONTROL",
    "TX_MULTICAST_MASK_CONTROL_STATUS",
    "TX_MUX_SEL_ORDER",
    "TX_NONCE",
    "TX_OSR_MODE",
    "TX_OSR_MODE_FRC",
    "TX_OSR_MODE_FRC_VAL",
    "TX_OSR_MODE_PIN",
    "TX_PAM4_MODE",
    "TX_PAM4_MODE_FRC",
    "TX_PAM4_MODE_FRC_VAL",
    "TX_PAM4_MODE_PIN",
    "TX_PCS_INTF_DLY_MODE",
    "TX_PCS_INTF_PROG_DLY_CNT",
    "TX_PCS_NATIVE_ANA_FRMT_EN",
    "TX_PI_EN",
    "TX_PI_EXT_CTRL_EN",
    "TX_PI_EXT_PD_SEL",
    "TX_PI_EXT_PHASE_BWSEL_INTEG",
    "TX_PI_EXT_PHASE_STEP_CNT_FULL_BYPASS",
    "TX_PI_EXT_PHASE_STEP_CNT_INVERT",
    "TX_PI_EXT_PHASE_STEP_CNT_SEL",
    "TX_PI_FIRST_ORDER_BWSEL_INTEG",
    "TX_PI_FREQ_OVERRIDE_EN",
    "TX_PI_FREQ_OVERRIDE_VAL",
    "TX_PI_HS_FIFO_PHSERR",
    "TX_PI_HS_FIFO_PHSERR_INVERT",
    "TX_PI_HS_FIFO_PHSERR_SEL",
    "TX_PI_INTEG1_REG",
    "TX_PI_INTEG2_REG",
    "TX_PI_JITTER_FILTER_EN",
    "TX_PI_JIT_AMP",
    "TX_PI_JIT_FREQ_IDX",
    "TX_PI_JIT_SSC_FREQ_MODE",
    "TX_PI_LOOP_FILTER_STABLE",
    "TX_PI_LOOP_TIMING_SEL",
    "TX_PI_LOOP_TIMING_SEL_FRC",
    "TX_PI_LOOP_TIMING_SEL_FRC_VAL",
    "TX_PI_PD_BYPASS_FLT",
    "TX_PI_PD_BYPASS_VCO",
    "TX_PI_PHASE_CNTR",
    "TX_PI_PHASE_ERR",
    "TX_PI_PHASE_ERR_S1",
    "TX_PI_SECOND_ORDER_BWSEL_INTEG",
    "TX_PI_SECOND_ORDER_LOOP_EN",
    "TX_PI_SJ_GEN_EN",
    "TX_PI_SSC_GEN_EN",
    "TX_PL0_SEL",
    "TX_PL1_SEL",
    "TX_PL2_SEL",
    "TX_PL3_SEL",
    "TX_PL4_SEL",
    "TX_PL5_SEL",
    "TX_PL6_SEL",
    "TX_PL7_SEL",
    "TX_PLL_SELECT",
    "TX_PMD_DP_INVERT",
    "TX_PMD_LATENCY_IN_FRAC_NS",
    "TX_PMD_LATENCY_IN_NS",
    "TX_PRBS_OR_PCS_ERR_INS_STROBE",
    "TX_PRTP_EN",
    "TX_RESET_COUNT",
    "TX_RF_ENABLE",
    "TX_SCRAMBLER_EN",
    "TX_SOP_BYTE_OFFSET",
    "TX_SYM_5MSBS_TO_ZERO_FRC_EN",
    "TX_TEST_PORT_SEL",
    "TX_TRN_ACTIVE_AUTO_MODE_EN",
    "TX_UC_ACK_LANE_CFG_DONE",
    "TX_UC_ACK_LANE_DP_RESET",
    "UC_ACK_CORE_CFG_DONE",
    "UC_ACK_CORE_DP_RESET",
    "UC_ACK_DSC_CONFIG",
    "UC_ACK_DSC_RESTART",
    "UC_ACK_LANE_CFG_DONE",
    "UC_ACK_LANE_DP_RESET",
    "UC_ACTIVE",
    "UC_DSC_ERROR_FOUND",
    "UC_DSC_GP_UC_REQ",
    "UC_DSC_READY_FOR_CMD",
    "UC_DSC_SCRATCH",
    "UC_DSC_SUPP_INFO",
    "UC_PMD_RX_LOCK",
    "UC_PMD_RX_LOCK_CHANGE",
    "UC_TUNE_EN",
    "UI_FRAC_M17_TO_M23",
    "UI_FRAC_M1_TO_M16",
    "UP_15_0",
    "UP_31_16",
    "UP_47_32",
    "WAIT_FOR_ACK_EN",
    "WIS",
};

#endif
#endif
#endif
#endif /* PHYMOD_CONFIG_INCLUDE_FIELD_INFO */



/*******************************************************************************
 *
 * The following is the symbol table itself. 
 * It defines the entries for all registers and memories.
 * It also incorporates the field information for each register and memory if
 * applicable.
 *
 ******************************************************************************/
static const phymod_symbol_t bcmi_tsco_dpll_xgxs_syms[] = {
#ifndef PHYMOD_CONFIG_EXCLUDE_CHIP_SYMBOLS_BCMI_TSCO_DPLL_XGXS
{
	BCMI_TSCO_DPLL_XGXS_PHYID2_DPLLr,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCO_DPLL_XGXS
	BCMI_TSCO_DPLL_XGXS_PHYID2_DPLLr_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"PHYID2_DPLLr",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"CL22_B0_PHYID2",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x600d, /* 24589 */
	0,
#endif
},
{
	BCMI_TSCO_DPLL_XGXS_PHYID3_DPLLr,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCO_DPLL_XGXS
	BCMI_TSCO_DPLL_XGXS_PHYID3_DPLLr_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"PHYID3_DPLLr",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"CL22_B0_PHYID3",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x8770, /* 34672 */
	0,
#endif
},
{
	BCMI_TSCO_DPLL_XGXS_MAIN0_SETUP_DPLLr,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCO_DPLL_XGXS
	BCMI_TSCO_DPLL_XGXS_MAIN0_SETUP_DPLLr_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"MAIN0_SETUP_DPLLr",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"MAIN0_SETUP",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x80, /* 128 */
	0,
#endif
},
{
	BCMI_TSCO_DPLL_XGXS_MAIN0_DEVINPKG5_DPLLr,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCO_DPLL_XGXS
	BCMI_TSCO_DPLL_XGXS_MAIN0_DEVINPKG5_DPLLr_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"MAIN0_DEVINPKG5_DPLLr",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"MAIN0_DEVICEINPKG5",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x83, /* 131 */
	0,
#endif
},
{
	BCMI_TSCO_DPLL_XGXS_MAIN0_TICK_CTL1_DPLLr,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCO_DPLL_XGXS
	BCMI_TSCO_DPLL_XGXS_MAIN0_TICK_CTL1_DPLLr_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"MAIN0_TICK_CTL1_DPLLr",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"MAIN0_TICK_CONTROL_1",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCO_DPLL_XGXS_MAIN0_TICK_CTL0_DPLLr,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCO_DPLL_XGXS
	BCMI_TSCO_DPLL_XGXS_MAIN0_TICK_CTL0_DPLLr_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"MAIN0_TICK_CTL0_DPLLr",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"MAIN0_TICK_CONTROL_0",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCO_DPLL_XGXS_MAIN0_SERDESID_DPLLr,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCO_DPLL_XGXS
	BCMI_TSCO_DPLL_XGXS_MAIN0_SERDESID_DPLLr_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"MAIN0_SERDESID_DPLLr",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"MAIN0_SERDESID",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x36a, /* 874 */
	0,
#endif
},
{
	BCMI_TSCO_DPLL_XGXS_MAIN0_ECC_DIS_CTL_DPLLr,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCO_DPLL_XGXS
	BCMI_TSCO_DPLL_XGXS_MAIN0_ECC_DIS_CTL_DPLLr_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"MAIN0_ECC_DIS_CTL_DPLLr",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"MAIN0_ECC_DISABLE_CONTROL",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCO_DPLL_XGXS_MAIN0_ECC_1B_ERR_INTR_EN_DPLLr,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCO_DPLL_XGXS
	BCMI_TSCO_DPLL_XGXS_MAIN0_ECC_1B_ERR_INTR_EN_DPLLr_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"MAIN0_ECC_1B_ERR_INTR_EN_DPLLr",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"MAIN0_ECC_1B_ERR_INTERRUPT_EN",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x13ea, /* 5098 */
	0,
#endif
},
{
	BCMI_TSCO_DPLL_XGXS_MAIN0_ECC_2B_ERR_INTR_EN_DPLLr,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCO_DPLL_XGXS
	BCMI_TSCO_DPLL_XGXS_MAIN0_ECC_2B_ERR_INTR_EN_DPLLr_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"MAIN0_ECC_2B_ERR_INTR_EN_DPLLr",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"MAIN0_ECC_2B_ERR_INTERRUPT_EN",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x13ea, /* 5098 */
	0,
#endif
},
{
	BCMI_TSCO_DPLL_XGXS_MAIN0_ECC_CORRUPT_CTL0_DPLLr,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCO_DPLL_XGXS
	BCMI_TSCO_DPLL_XGXS_MAIN0_ECC_CORRUPT_CTL0_DPLLr_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"MAIN0_ECC_CORRUPT_CTL0_DPLLr",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"MAIN0_ECC_CORRUPT_CONTROL_0",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCO_DPLL_XGXS_MAIN0_ECC_CORRUPT_CTL1_DPLLr,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCO_DPLL_XGXS
	BCMI_TSCO_DPLL_XGXS_MAIN0_ECC_CORRUPT_CTL1_DPLLr_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"MAIN0_ECC_CORRUPT_CTL1_DPLLr",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"MAIN0_ECC_CORRUPT_CONTROL_1",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCO_DPLL_XGXS_MAIN0_TM_CTL_DPLLr,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCO_DPLL_XGXS
	BCMI_TSCO_DPLL_XGXS_MAIN0_TM_CTL_DPLLr_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"MAIN0_TM_CTL_DPLLr",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"MAIN0_TM_CONTROL",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCO_DPLL_XGXS_PMD_X1_CTL_DPLLr,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCO_DPLL_XGXS
	BCMI_TSCO_DPLL_XGXS_PMD_X1_CTL_DPLLr_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"PMD_X1_CTL_DPLLr",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"PMD_X1_CONTROL",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x1, /* 1 */
	0,
#endif
},
{
	BCMI_TSCO_DPLL_XGXS_PMD_X1_PM_TMR_OFFS_DPLLr,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCO_DPLL_XGXS
	BCMI_TSCO_DPLL_XGXS_PMD_X1_PM_TMR_OFFS_DPLLr_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"PMD_X1_PM_TMR_OFFS_DPLLr",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"PMD_X1_PM_TIMER_OFFSET",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x600, /* 1536 */
	0,
#endif
},
{
	BCMI_TSCO_DPLL_XGXS_PMD_X1_FCLK_PERIOD_DPLLr,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCO_DPLL_XGXS
	BCMI_TSCO_DPLL_XGXS_PMD_X1_FCLK_PERIOD_DPLLr_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"PMD_X1_FCLK_PERIOD_DPLLr",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"PMD_X1_FCLK_PERIOD",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x634c, /* 25420 */
	0,
#endif
},
{
	BCMI_TSCO_DPLL_XGXS_PMD_X1_PMD_X1_TX_MUX_SELS_DPLLr,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCO_DPLL_XGXS
	BCMI_TSCO_DPLL_XGXS_PMD_X1_PMD_X1_TX_MUX_SELS_DPLLr_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"PMD_X1_PMD_X1_TX_MUX_SELS_DPLLr",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"PMD_X1_PMD_X1_TX_MUX_SELS",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCO_DPLL_XGXS_PMD_X1_PMD_X1_RX_MUX_SELS_DPLLr,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCO_DPLL_XGXS
	BCMI_TSCO_DPLL_XGXS_PMD_X1_PMD_X1_RX_MUX_SELS_DPLLr_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"PMD_X1_PMD_X1_RX_MUX_SELS_DPLLr",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"PMD_X1_PMD_X1_RX_MUX_SELS",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCO_DPLL_XGXS_PKTGEN_CTL1_DPLLr,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCO_DPLL_XGXS
	BCMI_TSCO_DPLL_XGXS_PKTGEN_CTL1_DPLLr_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"PKTGEN_CTL1_DPLLr",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"PKTGEN0_PKTGENCTRL1",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCO_DPLL_XGXS_PKTGEN_PCS_SEEDA0_DPLLr,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCO_DPLL_XGXS
	BCMI_TSCO_DPLL_XGXS_PKTGEN_PCS_SEEDA0_DPLLr_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"PKTGEN_PCS_SEEDA0_DPLLr",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"PKTGEN0_PCS_SEEDA0",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCO_DPLL_XGXS_PKTGEN_PCS_SEEDA1_DPLLr,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCO_DPLL_XGXS
	BCMI_TSCO_DPLL_XGXS_PKTGEN_PCS_SEEDA1_DPLLr_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"PKTGEN_PCS_SEEDA1_DPLLr",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"PKTGEN0_PCS_SEEDA1",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCO_DPLL_XGXS_PKTGEN_PCS_SEEDA2_DPLLr,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCO_DPLL_XGXS
	BCMI_TSCO_DPLL_XGXS_PKTGEN_PCS_SEEDA2_DPLLr_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"PKTGEN_PCS_SEEDA2_DPLLr",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"PKTGEN0_PCS_SEEDA2",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCO_DPLL_XGXS_PKTGEN_PCS_SEEDA3_DPLLr,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCO_DPLL_XGXS
	BCMI_TSCO_DPLL_XGXS_PKTGEN_PCS_SEEDA3_DPLLr_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"PKTGEN_PCS_SEEDA3_DPLLr",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"PKTGEN0_PCS_SEEDA3",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCO_DPLL_XGXS_PKTGEN_PCS_SEEDB0_DPLLr,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCO_DPLL_XGXS
	BCMI_TSCO_DPLL_XGXS_PKTGEN_PCS_SEEDB0_DPLLr_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"PKTGEN_PCS_SEEDB0_DPLLr",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"PKTGEN0_PCS_SEEDB0",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCO_DPLL_XGXS_PKTGEN_PCS_SEEDB1_DPLLr,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCO_DPLL_XGXS
	BCMI_TSCO_DPLL_XGXS_PKTGEN_PCS_SEEDB1_DPLLr_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"PKTGEN_PCS_SEEDB1_DPLLr",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"PKTGEN0_PCS_SEEDB1",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCO_DPLL_XGXS_PKTGEN_PCS_SEEDB2_DPLLr,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCO_DPLL_XGXS
	BCMI_TSCO_DPLL_XGXS_PKTGEN_PCS_SEEDB2_DPLLr_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"PKTGEN_PCS_SEEDB2_DPLLr",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"PKTGEN0_PCS_SEEDB2",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCO_DPLL_XGXS_PKTGEN_PCS_SEEDB3_DPLLr,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCO_DPLL_XGXS
	BCMI_TSCO_DPLL_XGXS_PKTGEN_PCS_SEEDB3_DPLLr_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"PKTGEN_PCS_SEEDB3_DPLLr",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"PKTGEN0_PCS_SEEDB3",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCO_DPLL_XGXS_PKTGEN_ERRMASK4_DPLLr,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCO_DPLL_XGXS
	BCMI_TSCO_DPLL_XGXS_PKTGEN_ERRMASK4_DPLLr_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"PKTGEN_ERRMASK4_DPLLr",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"PKTGEN1_ERRORMASK4",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCO_DPLL_XGXS_PKTGEN_ERRMASK3_DPLLr,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCO_DPLL_XGXS
	BCMI_TSCO_DPLL_XGXS_PKTGEN_ERRMASK3_DPLLr_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"PKTGEN_ERRMASK3_DPLLr",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"PKTGEN1_ERRORMASK3",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCO_DPLL_XGXS_PKTGEN_ERRMASK2_DPLLr,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCO_DPLL_XGXS
	BCMI_TSCO_DPLL_XGXS_PKTGEN_ERRMASK2_DPLLr_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"PKTGEN_ERRMASK2_DPLLr",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"PKTGEN1_ERRORMASK2",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCO_DPLL_XGXS_PKTGEN_ERRMASK1_DPLLr,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCO_DPLL_XGXS
	BCMI_TSCO_DPLL_XGXS_PKTGEN_ERRMASK1_DPLLr_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"PKTGEN_ERRMASK1_DPLLr",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"PKTGEN1_ERRORMASK1",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCO_DPLL_XGXS_PKTGEN_ERRMASK0_DPLLr,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCO_DPLL_XGXS
	BCMI_TSCO_DPLL_XGXS_PKTGEN_ERRMASK0_DPLLr_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"PKTGEN_ERRMASK0_DPLLr",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"PKTGEN1_ERRORMASK0",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCO_DPLL_XGXS_PKTGEN_GLASTEST_CTL_DPLLr,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCO_DPLL_XGXS
	BCMI_TSCO_DPLL_XGXS_PKTGEN_GLASTEST_CTL_DPLLr_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"PKTGEN_GLASTEST_CTL_DPLLr",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"PKTGEN1_GLASTEST_CONTROL",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x7c, /* 124 */
	0,
#endif
},
{
	BCMI_TSCO_DPLL_XGXS_PKTGEN_GLASTEST_EXP0_DPLLr,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCO_DPLL_XGXS
	BCMI_TSCO_DPLL_XGXS_PKTGEN_GLASTEST_EXP0_DPLLr_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"PKTGEN_GLASTEST_EXP0_DPLLr",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"PKTGEN1_GLASTEST_EXP_0",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCO_DPLL_XGXS_PKTGEN_GLASTEST_EXP1_DPLLr,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCO_DPLL_XGXS
	BCMI_TSCO_DPLL_XGXS_PKTGEN_GLASTEST_EXP1_DPLLr_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"PKTGEN_GLASTEST_EXP1_DPLLr",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"PKTGEN1_GLASTEST_EXP_1",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCO_DPLL_XGXS_PKTGEN_GLASTEST_EXP2_DPLLr,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCO_DPLL_XGXS
	BCMI_TSCO_DPLL_XGXS_PKTGEN_GLASTEST_EXP2_DPLLr_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"PKTGEN_GLASTEST_EXP2_DPLLr",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"PKTGEN1_GLASTEST_EXP_2",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCO_DPLL_XGXS_PKTGEN_GLASTEST_ACTDATA0_DPLLr,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCO_DPLL_XGXS
	BCMI_TSCO_DPLL_XGXS_PKTGEN_GLASTEST_ACTDATA0_DPLLr_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"PKTGEN_GLASTEST_ACTDATA0_DPLLr",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"PKTGEN1_GLASTEST_ACTDATA_0",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCO_DPLL_XGXS_PKTGEN_GLASTEST_ACTDATA1_DPLLr,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCO_DPLL_XGXS
	BCMI_TSCO_DPLL_XGXS_PKTGEN_GLASTEST_ACTDATA1_DPLLr_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"PKTGEN_GLASTEST_ACTDATA1_DPLLr",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"PKTGEN1_GLASTEST_ACTDATA_1",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCO_DPLL_XGXS_PKTGEN_GLASTEST_ACTDATA2_DPLLr,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCO_DPLL_XGXS
	BCMI_TSCO_DPLL_XGXS_PKTGEN_GLASTEST_ACTDATA2_DPLLr_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"PKTGEN_GLASTEST_ACTDATA2_DPLLr",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"PKTGEN1_GLASTEST_ACTDATA_2",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCO_DPLL_XGXS_PKTGEN_GLASTEST_ACTADJ_DPLLr,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCO_DPLL_XGXS
	BCMI_TSCO_DPLL_XGXS_PKTGEN_GLASTEST_ACTADJ_DPLLr_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"PKTGEN_GLASTEST_ACTADJ_DPLLr",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"PKTGEN1_GLASTEST_ACTADJ",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCO_DPLL_XGXS_TX_X1_TX_LN_SWP_DPLLr,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCO_DPLL_XGXS
	BCMI_TSCO_DPLL_XGXS_TX_X1_TX_LN_SWP_DPLLr_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"TX_X1_TX_LN_SWP_DPLLr",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"TX_X1_CONTROL0_TX_LANE_SWAP",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x688, /* 1672 */
	0,
#endif
},
{
	BCMI_TSCO_DPLL_XGXS_TX_X1_GLAS_TPMA_CTL_DPLLr,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCO_DPLL_XGXS
	BCMI_TSCO_DPLL_XGXS_TX_X1_GLAS_TPMA_CTL_DPLLr_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"TX_X1_GLAS_TPMA_CTL_DPLLr",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"TX_X1_CONTROL0_GLAS_TPMA_CONTROL",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCO_DPLL_XGXS_TX_X1_GLAS_TPMA_DATA0_DPLLr,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCO_DPLL_XGXS
	BCMI_TSCO_DPLL_XGXS_TX_X1_GLAS_TPMA_DATA0_DPLLr_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"TX_X1_GLAS_TPMA_DATA0_DPLLr",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"TX_X1_CONTROL0_GLAS_TPMA_DATA_0",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCO_DPLL_XGXS_TX_X1_GLAS_TPMA_DATA1_DPLLr,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCO_DPLL_XGXS
	BCMI_TSCO_DPLL_XGXS_TX_X1_GLAS_TPMA_DATA1_DPLLr_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"TX_X1_GLAS_TPMA_DATA1_DPLLr",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"TX_X1_CONTROL0_GLAS_TPMA_DATA_1",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCO_DPLL_XGXS_TX_X1_GLAS_TPMA_DATA2_DPLLr,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCO_DPLL_XGXS
	BCMI_TSCO_DPLL_XGXS_TX_X1_GLAS_TPMA_DATA2_DPLLr_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"TX_X1_GLAS_TPMA_DATA2_DPLLr",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"TX_X1_CONTROL0_GLAS_TPMA_DATA_2",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCO_DPLL_XGXS_TX_X1_GLAS_TPMA_DATA3_DPLLr,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCO_DPLL_XGXS
	BCMI_TSCO_DPLL_XGXS_TX_X1_GLAS_TPMA_DATA3_DPLLr_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"TX_X1_GLAS_TPMA_DATA3_DPLLr",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"TX_X1_CONTROL0_GLAS_TPMA_DATA_3",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCO_DPLL_XGXS_TX_X1_GLAS_TPMA_DATA4_DPLLr,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCO_DPLL_XGXS
	BCMI_TSCO_DPLL_XGXS_TX_X1_GLAS_TPMA_DATA4_DPLLr_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"TX_X1_GLAS_TPMA_DATA4_DPLLr",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"TX_X1_CONTROL0_GLAS_TPMA_DATA_4",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCO_DPLL_XGXS_TX_X1_GLAS_TPMA_DATA5_DPLLr,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCO_DPLL_XGXS
	BCMI_TSCO_DPLL_XGXS_TX_X1_GLAS_TPMA_DATA5_DPLLr_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"TX_X1_GLAS_TPMA_DATA5_DPLLr",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"TX_X1_CONTROL0_GLAS_TPMA_DATA_5",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCO_DPLL_XGXS_TX_X1_GLAS_TPMA_DATA6_DPLLr,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCO_DPLL_XGXS
	BCMI_TSCO_DPLL_XGXS_TX_X1_GLAS_TPMA_DATA6_DPLLr_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"TX_X1_GLAS_TPMA_DATA6_DPLLr",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"TX_X1_CONTROL0_GLAS_TPMA_DATA_6",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCO_DPLL_XGXS_TX_X1_GLAS_TPMA_DATA7_DPLLr,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCO_DPLL_XGXS
	BCMI_TSCO_DPLL_XGXS_TX_X1_GLAS_TPMA_DATA7_DPLLr_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"TX_X1_GLAS_TPMA_DATA7_DPLLr",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"TX_X1_CONTROL0_GLAS_TPMA_DATA_7",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCO_DPLL_XGXS_TX_X1_GLAS_TPMA_ADJ_0_1_DPLLr,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCO_DPLL_XGXS
	BCMI_TSCO_DPLL_XGXS_TX_X1_GLAS_TPMA_ADJ_0_1_DPLLr_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"TX_X1_GLAS_TPMA_ADJ_0_1_DPLLr",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"TX_X1_CONTROL0_GLAS_TPMA_ADJ_0_1",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCO_DPLL_XGXS_TX_X1_GLAS_TPMA_ADJ_2_3_DPLLr,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCO_DPLL_XGXS
	BCMI_TSCO_DPLL_XGXS_TX_X1_GLAS_TPMA_ADJ_2_3_DPLLr_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"TX_X1_GLAS_TPMA_ADJ_2_3_DPLLr",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"TX_X1_CONTROL0_GLAS_TPMA_ADJ_2_3",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCO_DPLL_XGXS_TX_X1_GLAS_TPMA_ADJ_4_5_DPLLr,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCO_DPLL_XGXS
	BCMI_TSCO_DPLL_XGXS_TX_X1_GLAS_TPMA_ADJ_4_5_DPLLr_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"TX_X1_GLAS_TPMA_ADJ_4_5_DPLLr",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"TX_X1_CONTROL0_GLAS_TPMA_ADJ_4_5",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCO_DPLL_XGXS_TX_X1_GLAS_TPMA_ADJ_6_7_DPLLr,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCO_DPLL_XGXS
	BCMI_TSCO_DPLL_XGXS_TX_X1_GLAS_TPMA_ADJ_6_7_DPLLr_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"TX_X1_GLAS_TPMA_ADJ_6_7_DPLLr",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"TX_X1_CONTROL0_GLAS_TPMA_ADJ_6_7",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCO_DPLL_XGXS_TX_X1_TX_LN_SWP_M1_DPLLr,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCO_DPLL_XGXS
	BCMI_TSCO_DPLL_XGXS_TX_X1_TX_LN_SWP_M1_DPLLr_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"TX_X1_TX_LN_SWP_M1_DPLLr",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"TX_X1_CONTROL0_TX_LANE_SWAP_M1",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x688, /* 1672 */
	0,
#endif
},
{
	BCMI_TSCO_DPLL_XGXS_RX_X1_RS_FEC_CFG_DPLLr,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCO_DPLL_XGXS
	BCMI_TSCO_DPLL_XGXS_RX_X1_RS_FEC_CFG_DPLLr_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"RX_X1_RS_FEC_CFG_DPLLr",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"RX_X1_CONTROL0_RS_FEC_CONFIG",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x2, /* 2 */
	0,
#endif
},
{
	BCMI_TSCO_DPLL_XGXS_RX_X1_RX_LN_SWP_DPLLr,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCO_DPLL_XGXS
	BCMI_TSCO_DPLL_XGXS_RX_X1_RX_LN_SWP_DPLLr_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"RX_X1_RX_LN_SWP_DPLLr",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"RX_X1_CONTROL0_RX_LANE_SWAP",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x688, /* 1672 */
	0,
#endif
},
{
	BCMI_TSCO_DPLL_XGXS_RX_X1_ECC_STS_RSFEC_RBUF_MPP_DPLLr,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCO_DPLL_XGXS
	BCMI_TSCO_DPLL_XGXS_RX_X1_ECC_STS_RSFEC_RBUF_MPP_DPLLr_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"RX_X1_ECC_STS_RSFEC_RBUF_MPP_DPLLr",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"RX_X1_ECC_ECC_STATUS_RSFEC_RBUF_MPP",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCO_DPLL_XGXS_RX_X1_ECC_STS_RSFEC_MPP_DPLLr,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCO_DPLL_XGXS
	BCMI_TSCO_DPLL_XGXS_RX_X1_ECC_STS_RSFEC_MPP_DPLLr_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"RX_X1_ECC_STS_RSFEC_MPP_DPLLr",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"RX_X1_ECC_ECC_STATUS_RSFEC_MPP",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCO_DPLL_XGXS_RX_X1_ECC_STS_DESKEW_DPLLr,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCO_DPLL_XGXS
	BCMI_TSCO_DPLL_XGXS_RX_X1_ECC_STS_DESKEW_DPLLr_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"RX_X1_ECC_STS_DESKEW_DPLLr",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"RX_X1_ECC_ECC_STATUS_DESKEW",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCO_DPLL_XGXS_RX_X1_ECC_STS_SPD_TBL_DPLLr,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCO_DPLL_XGXS
	BCMI_TSCO_DPLL_XGXS_RX_X1_ECC_STS_SPD_TBL_DPLLr_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"RX_X1_ECC_STS_SPD_TBL_DPLLr",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"RX_X1_ECC_ECC_STATUS_SPD_TBL",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCO_DPLL_XGXS_RX_X1_ECC_STS_AM_TBL_DPLLr,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCO_DPLL_XGXS
	BCMI_TSCO_DPLL_XGXS_RX_X1_ECC_STS_AM_TBL_DPLLr_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"RX_X1_ECC_STS_AM_TBL_DPLLr",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"RX_X1_ECC_ECC_STATUS_AM_TBL",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCO_DPLL_XGXS_RX_X1_ECC_STS_UM_TBL_DPLLr,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCO_DPLL_XGXS
	BCMI_TSCO_DPLL_XGXS_RX_X1_ECC_STS_UM_TBL_DPLLr_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"RX_X1_ECC_STS_UM_TBL_DPLLr",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"RX_X1_ECC_ECC_STATUS_UM_TBL",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCO_DPLL_XGXS_RX_X1_ECC_STS_TX_1588_DPLLr,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCO_DPLL_XGXS
	BCMI_TSCO_DPLL_XGXS_RX_X1_ECC_STS_TX_1588_DPLLr_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"RX_X1_ECC_STS_TX_1588_DPLLr",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"RX_X1_ECC_ECC_STATUS_TX_1588",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCO_DPLL_XGXS_RX_X1_ECC_STS_RX_1588_MPP_DPLLr,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCO_DPLL_XGXS
	BCMI_TSCO_DPLL_XGXS_RX_X1_ECC_STS_RX_1588_MPP_DPLLr_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"RX_X1_ECC_STS_RX_1588_MPP_DPLLr",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"RX_X1_ECC_ECC_STATUS_RX_1588_MPP",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCO_DPLL_XGXS_AN_X1_OUI_UPR_DPLLr,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCO_DPLL_XGXS
	BCMI_TSCO_DPLL_XGXS_AN_X1_OUI_UPR_DPLLr_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"AN_X1_OUI_UPR_DPLLr",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"AN_X1_CONTROL_OUI_UPPER",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCO_DPLL_XGXS_AN_X1_OUI_LWR_DPLLr,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCO_DPLL_XGXS
	BCMI_TSCO_DPLL_XGXS_AN_X1_OUI_LWR_DPLLr_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"AN_X1_OUI_LWR_DPLLr",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"AN_X1_CONTROL_OUI_LOWER",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCO_DPLL_XGXS_AN_X1_CL73_BRK_LNK_DPLLr,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCO_DPLL_XGXS
	BCMI_TSCO_DPLL_XGXS_AN_X1_CL73_BRK_LNK_DPLLr_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"AN_X1_CL73_BRK_LNK_DPLLr",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"AN_X1_TIMERS_CL73_BREAK_LINK",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCO_DPLL_XGXS_AN_X1_CL73_ERR_DPLLr,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCO_DPLL_XGXS
	BCMI_TSCO_DPLL_XGXS_AN_X1_CL73_ERR_DPLLr_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"AN_X1_CL73_ERR_DPLLr",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"AN_X1_TIMERS_CL73_ERROR",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCO_DPLL_XGXS_AN_X1_IGNORE_LNK_TMR_DPLLr,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCO_DPLL_XGXS
	BCMI_TSCO_DPLL_XGXS_AN_X1_IGNORE_LNK_TMR_DPLLr_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"AN_X1_IGNORE_LNK_TMR_DPLLr",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"AN_X1_TIMERS_IGNORE_LINK_TIMER",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCO_DPLL_XGXS_AN_X1_LNK_FAIL_INHBT_TMR_CL72_DPLLr,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCO_DPLL_XGXS
	BCMI_TSCO_DPLL_XGXS_AN_X1_LNK_FAIL_INHBT_TMR_CL72_DPLLr_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"AN_X1_LNK_FAIL_INHBT_TMR_CL72_DPLLr",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"AN_X1_TIMERS_LINK_FAIL_INHIBIT_TIMER_CL72",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCO_DPLL_XGXS_AN_X1_LNK_FAIL_INHBT_TMR_NOT_CL72_DPLLr,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCO_DPLL_XGXS
	BCMI_TSCO_DPLL_XGXS_AN_X1_LNK_FAIL_INHBT_TMR_NOT_CL72_DPLLr_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"AN_X1_LNK_FAIL_INHBT_TMR_NOT_CL72_DPLLr",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"AN_X1_TIMERS_LINK_FAIL_INHIBIT_TIMER_NOT_CL72",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCO_DPLL_XGXS_AN_X1_DME_PAGE_TMR_TYPE_DPLLr,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCO_DPLL_XGXS
	BCMI_TSCO_DPLL_XGXS_AN_X1_DME_PAGE_TMR_TYPE_DPLLr_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"AN_X1_DME_PAGE_TMR_TYPE_DPLLr",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"AN_X1_TIMERS_DME_PAGE_TIMER_TYPE",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x3b5f, /* 15199 */
	0,
#endif
},
{
	BCMI_TSCO_DPLL_XGXS_AN_X1_IGNORE_LNK_TMR_PAM4_DPLLr,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCO_DPLL_XGXS
	BCMI_TSCO_DPLL_XGXS_AN_X1_IGNORE_LNK_TMR_PAM4_DPLLr_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"AN_X1_IGNORE_LNK_TMR_PAM4_DPLLr",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"AN_X1_TIMERS_IGNORE_LINK_TIMER_PAM4",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCO_DPLL_XGXS_AN_X1_LNK_FAIL_INHBT_TMR_CL72_PAM4_DPLLr,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCO_DPLL_XGXS
	BCMI_TSCO_DPLL_XGXS_AN_X1_LNK_FAIL_INHBT_TMR_CL72_PAM4_DPLLr_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"AN_X1_LNK_FAIL_INHBT_TMR_CL72_PAM4_DPLLr",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"AN_X1_TIMERS_LINK_FAIL_INHIBIT_TIMER_CL72_PAM4",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCO_DPLL_XGXS_AN_X1_LNK_FAIL_INHBT_TMR_NOT_CL72_PAM4_DPLLr,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCO_DPLL_XGXS
	BCMI_TSCO_DPLL_XGXS_AN_X1_LNK_FAIL_INHBT_TMR_NOT_CL72_PAM4_DPLLr_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"AN_X1_LNK_FAIL_INHBT_TMR_NOT_CL72_PAM4_DPLLr",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"AN_X1_TIMERS_LINK_FAIL_INHIBIT_TIMER_NOT_CL72_PAM4",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCO_DPLL_XGXS_SC_X1_PIPE_RST_CNT_DPLLr,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCO_DPLL_XGXS
	BCMI_TSCO_DPLL_XGXS_SC_X1_PIPE_RST_CNT_DPLLr_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"SC_X1_PIPE_RST_CNT_DPLLr",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"SC_X1_CONTROL_PIPELINE_RESET_COUNT",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0xff, /* 255 */
	0,
#endif
},
{
	BCMI_TSCO_DPLL_XGXS_SC_X1_TX_RST_CNT_DPLLr,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCO_DPLL_XGXS
	BCMI_TSCO_DPLL_XGXS_SC_X1_TX_RST_CNT_DPLLr_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"SC_X1_TX_RST_CNT_DPLLr",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"SC_X1_CONTROL_TX_RESET_COUNT",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x2, /* 2 */
	0,
#endif
},
{
	BCMI_TSCO_DPLL_XGXS_SC_X1_STS_DPLLr,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCO_DPLL_XGXS
	BCMI_TSCO_DPLL_XGXS_SC_X1_STS_DPLLr_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"SC_X1_STS_DPLLr",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"SC_X1_CONTROL_STATUS",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCO_DPLL_XGXS_PMD_X4_CTL_DPLLr,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCO_DPLL_XGXS
	BCMI_TSCO_DPLL_XGXS_PMD_X4_CTL_DPLLr_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"PMD_X4_CTL_DPLLr",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"PMD_X4_CONTROL",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCO_DPLL_XGXS_PMD_X4_MODE_DPLLr,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCO_DPLL_XGXS
	BCMI_TSCO_DPLL_XGXS_PMD_X4_MODE_DPLLr_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"PMD_X4_MODE_DPLLr",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"PMD_X4_MODE",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCO_DPLL_XGXS_PMD_X4_STS_DPLLr,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCO_DPLL_XGXS
	BCMI_TSCO_DPLL_XGXS_PMD_X4_STS_DPLLr_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"PMD_X4_STS_DPLLr",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"PMD_X4_STATUS",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x10, /* 16 */
	0,
#endif
},
{
	BCMI_TSCO_DPLL_XGXS_PMD_X4_LATCH_STS_DPLLr,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCO_DPLL_XGXS
	BCMI_TSCO_DPLL_XGXS_PMD_X4_LATCH_STS_DPLLr_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"PMD_X4_LATCH_STS_DPLLr",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"PMD_X4_LATCH_STATUS",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCO_DPLL_XGXS_PMD_X4_OVRR_DPLLr,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCO_DPLL_XGXS
	BCMI_TSCO_DPLL_XGXS_PMD_X4_OVRR_DPLLr_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"PMD_X4_OVRR_DPLLr",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"PMD_X4_OVERRIDE",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCO_DPLL_XGXS_PMD_X4_TX_FIXED_LATENCY_DPLLr,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCO_DPLL_XGXS
	BCMI_TSCO_DPLL_XGXS_PMD_X4_TX_FIXED_LATENCY_DPLLr_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"PMD_X4_TX_FIXED_LATENCY_DPLLr",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"PMD_X4_TX_FIXED_LATENCY",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCO_DPLL_XGXS_PMD_X2_UI_VALUE_HI_DPLLr,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCO_DPLL_XGXS
	BCMI_TSCO_DPLL_XGXS_PMD_X2_UI_VALUE_HI_DPLLr_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"PMD_X2_UI_VALUE_HI_DPLLr",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"PMD_X2_UI_VALUE_HI",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCO_DPLL_XGXS_PMD_X2_UI_VALUE_LO_DPLLr,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCO_DPLL_XGXS
	BCMI_TSCO_DPLL_XGXS_PMD_X2_UI_VALUE_LO_DPLLr_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"PMD_X2_UI_VALUE_LO_DPLLr",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"PMD_X2_UI_VALUE_LO",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCO_DPLL_XGXS_SC_X2_CTL_DPLLr,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCO_DPLL_XGXS
	BCMI_TSCO_DPLL_XGXS_SC_X2_CTL_DPLLr_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"SC_X2_CTL_DPLLr",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"SC_X2_CONTROL_CONTROL",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCO_DPLL_XGXS_SC_X2_STS_DPLLr,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCO_DPLL_XGXS
	BCMI_TSCO_DPLL_XGXS_SC_X2_STS_DPLLr_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"SC_X2_STS_DPLLr",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"SC_X2_CONTROL_STATUS",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCO_DPLL_XGXS_SC_X2_DBG_DPLLr,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCO_DPLL_XGXS
	BCMI_TSCO_DPLL_XGXS_SC_X2_DBG_DPLLr_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"SC_X2_DBG_DPLLr",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"SC_X2_CONTROL_DEBUG",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x8000, /* 32768 */
	0,
#endif
},
{
	BCMI_TSCO_DPLL_XGXS_SC_X2_SPARE0_DPLLr,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCO_DPLL_XGXS
	BCMI_TSCO_DPLL_XGXS_SC_X2_SPARE0_DPLLr_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"SC_X2_SPARE0_DPLLr",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"SC_X2_CONTROL_SPARE0",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCO_DPLL_XGXS_SC_X2_SW_SPARE1_DPLLr,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCO_DPLL_XGXS
	BCMI_TSCO_DPLL_XGXS_SC_X2_SW_SPARE1_DPLLr_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"SC_X2_SW_SPARE1_DPLLr",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"SC_X2_CONTROL_SW_SPARE1",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCO_DPLL_XGXS_SC_X2_RSLVD_SPD_DPLLr,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCO_DPLL_XGXS
	BCMI_TSCO_DPLL_XGXS_SC_X2_RSLVD_SPD_DPLLr_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"SC_X2_RSLVD_SPD_DPLLr",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"SC_X2_FINAL_CONFIG_STATUS_RESOLVED_SPEED",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCO_DPLL_XGXS_TX_X2_RS_SYM_DPLLr,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCO_DPLL_XGXS
	BCMI_TSCO_DPLL_XGXS_TX_X2_RS_SYM_DPLLr_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"TX_X2_RS_SYM_DPLLr",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"TX_X2_CONTROL0_RS_SYMBOL",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x6aa, /* 1706 */
	0,
#endif
},
{
	BCMI_TSCO_DPLL_XGXS_TX_X2_MISC_DPLLr,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCO_DPLL_XGXS
	BCMI_TSCO_DPLL_XGXS_TX_X2_MISC_DPLLr_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"TX_X2_MISC_DPLLr",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"TX_X2_CONTROL0_MISC",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x1c, /* 28 */
	0,
#endif
},
{
	BCMI_TSCO_DPLL_XGXS_TX_X2_TX_TS_CTL_DPLLr,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCO_DPLL_XGXS
	BCMI_TSCO_DPLL_XGXS_TX_X2_TX_TS_CTL_DPLLr_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"TX_X2_TX_TS_CTL_DPLLr",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"TX_X2_CONTROL0_TX_TS_CONTROL",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x38, /* 56 */
	0,
#endif
},
{
	BCMI_TSCO_DPLL_XGXS_TX_X2_ERR_CTL_DPLLr,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCO_DPLL_XGXS
	BCMI_TSCO_DPLL_XGXS_TX_X2_ERR_CTL_DPLLr_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"TX_X2_ERR_CTL_DPLLr",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"TX_X2_CONTROL0_ERROR_CONTROL",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCO_DPLL_XGXS_TX_X2_ENC_STS1_DPLLr,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCO_DPLL_XGXS
	BCMI_TSCO_DPLL_XGXS_TX_X2_ENC_STS1_DPLLr_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"TX_X2_ENC_STS1_DPLLr",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"TX_X2_STATUS0_ENCODE_STATUS_1",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCO_DPLL_XGXS_TX_X2_PCS_STS_LATCH_DPLLr,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCO_DPLL_XGXS
	BCMI_TSCO_DPLL_XGXS_TX_X2_PCS_STS_LATCH_DPLLr_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"TX_X2_PCS_STS_LATCH_DPLLr",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"TX_X2_STATUS0_PCS_STATUS_LATCHED",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCO_DPLL_XGXS_RX_X2_RS_FEC_TMR_DPLLr,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCO_DPLL_XGXS
	BCMI_TSCO_DPLL_XGXS_RX_X2_RS_FEC_TMR_DPLLr_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"RX_X2_RS_FEC_TMR_DPLLr",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"RX_X2_CONTROL0_RS_FEC_TIMER",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0xfa0, /* 4000 */
	0,
#endif
},
{
	BCMI_TSCO_DPLL_XGXS_RX_X2_RS_FEC_RX_CTL0_DPLLr,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCO_DPLL_XGXS
	BCMI_TSCO_DPLL_XGXS_RX_X2_RS_FEC_RX_CTL0_DPLLr_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"RX_X2_RS_FEC_RX_CTL0_DPLLr",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"RX_X2_CONTROL0_RS_FEC_RX_CONTROL_0",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x8000, /* 32768 */
	0,
#endif
},
{
	BCMI_TSCO_DPLL_XGXS_RX_X2_DEC_CTL0_DPLLr,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCO_DPLL_XGXS
	BCMI_TSCO_DPLL_XGXS_RX_X2_DEC_CTL0_DPLLr_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"RX_X2_DEC_CTL0_DPLLr",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"RX_X2_CONTROL0_DECODE_CONTROL_0",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0xe, /* 14 */
	0,
#endif
},
{
	BCMI_TSCO_DPLL_XGXS_RX_X2_PMA_CTL0_DPLLr,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCO_DPLL_XGXS
	BCMI_TSCO_DPLL_XGXS_RX_X2_PMA_CTL0_DPLLr_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"RX_X2_PMA_CTL0_DPLLr",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"RX_X2_CONTROL0_PMA_CONTROL_0",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x1, /* 1 */
	0,
#endif
},
{
	BCMI_TSCO_DPLL_XGXS_RX_X2_RX_TS_CTL_DPLLr,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCO_DPLL_XGXS
	BCMI_TSCO_DPLL_XGXS_RX_X2_RX_TS_CTL_DPLLr_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"RX_X2_RX_TS_CTL_DPLLr",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"RX_X2_CONTROL0_RX_TS_CONTROL",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x38, /* 56 */
	0,
#endif
},
{
	BCMI_TSCO_DPLL_XGXS_RX_X2_FDR_INTR_DPLLr,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCO_DPLL_XGXS
	BCMI_TSCO_DPLL_XGXS_RX_X2_FDR_INTR_DPLLr_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"RX_X2_FDR_INTR_DPLLr",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"RX_X2_CONTROL0_FDR_INTERRUPT",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCO_DPLL_XGXS_RX_X2_TIMESTAMPING_DPLLr,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCO_DPLL_XGXS
	BCMI_TSCO_DPLL_XGXS_RX_X2_TIMESTAMPING_DPLLr_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"RX_X2_TIMESTAMPING_DPLLr",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"RX_X2_CONTROL1_TIMESTAMPING",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCO_DPLL_XGXS_RX_X4_BLKSYNC_STS_DPLLr,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCO_DPLL_XGXS
	BCMI_TSCO_DPLL_XGXS_RX_X4_BLKSYNC_STS_DPLLr_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"RX_X4_BLKSYNC_STS_DPLLr",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"RX_X4_STATUS0_BLKSYNC_STATUS",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCO_DPLL_XGXS_RX_X4_BLKSYNC_DBG0_DPLLr,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCO_DPLL_XGXS
	BCMI_TSCO_DPLL_XGXS_RX_X4_BLKSYNC_DBG0_DPLLr_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"RX_X4_BLKSYNC_DBG0_DPLLr",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"RX_X4_STATUS0_BLKSYNC_DBG0",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCO_DPLL_XGXS_RX_X4_BLKSYNC_DBG1_DPLLr,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCO_DPLL_XGXS
	BCMI_TSCO_DPLL_XGXS_RX_X4_BLKSYNC_DBG1_DPLLr_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"RX_X4_BLKSYNC_DBG1_DPLLr",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"RX_X4_STATUS0_BLKSYNC_DBG1",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCO_DPLL_XGXS_RX_X4_BLKSYNC_DBG2_DPLLr,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCO_DPLL_XGXS
	BCMI_TSCO_DPLL_XGXS_RX_X4_BLKSYNC_DBG2_DPLLr_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"RX_X4_BLKSYNC_DBG2_DPLLr",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"RX_X4_STATUS0_BLKSYNC_DBG2",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCO_DPLL_XGXS_RX_X4_BLK_LOCK_LATCH_STS_DPLLr,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCO_DPLL_XGXS
	BCMI_TSCO_DPLL_XGXS_RX_X4_BLK_LOCK_LATCH_STS_DPLLr_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"RX_X4_BLK_LOCK_LATCH_STS_DPLLr",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"RX_X4_STATUS0_BLOCK_LOCK_LATCHED_STATUS",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCO_DPLL_XGXS_RX_X4_AM_LOCK_LATCH_STS_DPLLr,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCO_DPLL_XGXS
	BCMI_TSCO_DPLL_XGXS_RX_X4_AM_LOCK_LATCH_STS_DPLLr_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"RX_X4_AM_LOCK_LATCH_STS_DPLLr",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"RX_X4_STATUS0_AM_LOCK_LATCHED_STATUS",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCO_DPLL_XGXS_RX_X4_BIPCNT0_DPLLr,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCO_DPLL_XGXS
	BCMI_TSCO_DPLL_XGXS_RX_X4_BIPCNT0_DPLLr_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"RX_X4_BIPCNT0_DPLLr",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"RX_X4_STATUS0_BIPCOUNT_0",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCO_DPLL_XGXS_RX_X4_BIPCNT1_DPLLr,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCO_DPLL_XGXS
	BCMI_TSCO_DPLL_XGXS_RX_X4_BIPCNT1_DPLLr_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"RX_X4_BIPCNT1_DPLLr",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"RX_X4_STATUS0_BIPCOUNT_1",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCO_DPLL_XGXS_RX_X4_BIPCNT2_DPLLr,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCO_DPLL_XGXS
	BCMI_TSCO_DPLL_XGXS_RX_X4_BIPCNT2_DPLLr_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"RX_X4_BIPCNT2_DPLLr",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"RX_X4_STATUS0_BIPCOUNT_2",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCO_DPLL_XGXS_RX_X4_PSLL_TO_VL_MAP0_DPLLr,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCO_DPLL_XGXS
	BCMI_TSCO_DPLL_XGXS_RX_X4_PSLL_TO_VL_MAP0_DPLLr_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"RX_X4_PSLL_TO_VL_MAP0_DPLLr",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"RX_X4_STATUS0_PSLL_TO_VL_MAPPING_0",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCO_DPLL_XGXS_RX_X4_PSLL_TO_VL_MAP1_DPLLr,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCO_DPLL_XGXS
	BCMI_TSCO_DPLL_XGXS_RX_X4_PSLL_TO_VL_MAP1_DPLLr_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"RX_X4_PSLL_TO_VL_MAP1_DPLLr",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"RX_X4_STATUS0_PSLL_TO_VL_MAPPING_1",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCO_DPLL_XGXS_RX_X2_PCS_LATCH_STS1_DPLLr,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCO_DPLL_XGXS
	BCMI_TSCO_DPLL_XGXS_RX_X2_PCS_LATCH_STS1_DPLLr_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"RX_X2_PCS_LATCH_STS1_DPLLr",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"RX_X2_STATUS1_PCS_LATCHED_STATUS_1",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCO_DPLL_XGXS_RX_X2_RL_MODE_HW_STS_DPLLr,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCO_DPLL_XGXS
	BCMI_TSCO_DPLL_XGXS_RX_X2_RL_MODE_HW_STS_DPLLr_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"RX_X2_RL_MODE_HW_STS_DPLLr",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"RX_X2_STATUS1_RL_MODE_HW_STATUS",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCO_DPLL_XGXS_RX_X2_RL_MODE_SW_CTL_DPLLr,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCO_DPLL_XGXS
	BCMI_TSCO_DPLL_XGXS_RX_X2_RL_MODE_SW_CTL_DPLLr_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"RX_X2_RL_MODE_SW_CTL_DPLLr",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"RX_X2_STATUS1_RL_MODE_SW_CONTROL",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCO_DPLL_XGXS_RX_X2_DEC_STS1_DPLLr,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCO_DPLL_XGXS
	BCMI_TSCO_DPLL_XGXS_RX_X2_DEC_STS1_DPLLr_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"RX_X2_DEC_STS1_DPLLr",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"RX_X2_STATUS1_DECODE_STATUS_1",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCO_DPLL_XGXS_RX_X2_DEC_STS3_DPLLr,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCO_DPLL_XGXS
	BCMI_TSCO_DPLL_XGXS_RX_X2_DEC_STS3_DPLLr_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"RX_X2_DEC_STS3_DPLLr",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"RX_X2_STATUS1_DECODE_STATUS_3",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCO_DPLL_XGXS_RX_X2_RX_LATCH_STS_DPLLr,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCO_DPLL_XGXS
	BCMI_TSCO_DPLL_XGXS_RX_X2_RX_LATCH_STS_DPLLr_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"RX_X2_RX_LATCH_STS_DPLLr",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"RX_X2_STATUS1_RX_LATCHED_STATUS",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x1, /* 1 */
	0,
#endif
},
{
	BCMI_TSCO_DPLL_XGXS_RX_X2_BER_LO_DPLLr,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCO_DPLL_XGXS
	BCMI_TSCO_DPLL_XGXS_RX_X2_BER_LO_DPLLr_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"RX_X2_BER_LO_DPLLr",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"RX_X2_STATUS1_BER_LO",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCO_DPLL_XGXS_RX_X2_BER_HO_DPLLr,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCO_DPLL_XGXS
	BCMI_TSCO_DPLL_XGXS_RX_X2_BER_HO_DPLLr_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"RX_X2_BER_HO_DPLLr",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"RX_X2_STATUS1_BER_HO",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCO_DPLL_XGXS_RX_X2_ERRED_BLKS_HO_DPLLr,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCO_DPLL_XGXS
	BCMI_TSCO_DPLL_XGXS_RX_X2_ERRED_BLKS_HO_DPLLr_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"RX_X2_ERRED_BLKS_HO_DPLLr",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"RX_X2_STATUS1_ERRORED_BLOCKS_HO",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x8000, /* 32768 */
	0,
#endif
},
{
	BCMI_TSCO_DPLL_XGXS_RX_X2_CL49_SCRIDLE_TEST_ERR_DPLLr,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCO_DPLL_XGXS
	BCMI_TSCO_DPLL_XGXS_RX_X2_CL49_SCRIDLE_TEST_ERR_DPLLr_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"RX_X2_CL49_SCRIDLE_TEST_ERR_DPLLr",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"RX_X2_STATUS1_CL49_SCRIDLE_TEST_ERR",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCO_DPLL_XGXS_RX_X2_RS_SYM_DPLLr,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCO_DPLL_XGXS
	BCMI_TSCO_DPLL_XGXS_RX_X2_RS_SYM_DPLLr_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"RX_X2_RS_SYM_DPLLr",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"RX_X2_STATUS1_RS_SYMBOL",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCO_DPLL_XGXS_RX_X4_CL82_AM_LATCH_STS_PSLL0_DPLLr,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCO_DPLL_XGXS
	BCMI_TSCO_DPLL_XGXS_RX_X4_CL82_AM_LATCH_STS_PSLL0_DPLLr_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"RX_X4_CL82_AM_LATCH_STS_PSLL0_DPLLr",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"RX_X4_STATUS2_CL82_RX_AM_LATCHED_STATUS_PSLL_0",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCO_DPLL_XGXS_RX_X4_CL82_AM_LATCH_STS_PSLL1_DPLLr,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCO_DPLL_XGXS
	BCMI_TSCO_DPLL_XGXS_RX_X4_CL82_AM_LATCH_STS_PSLL1_DPLLr_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"RX_X4_CL82_AM_LATCH_STS_PSLL1_DPLLr",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"RX_X4_STATUS2_CL82_RX_AM_LATCHED_STATUS_PSLL_1",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCO_DPLL_XGXS_RX_X4_CL82_AM_LATCH_STS_PSLL2_DPLLr,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCO_DPLL_XGXS
	BCMI_TSCO_DPLL_XGXS_RX_X4_CL82_AM_LATCH_STS_PSLL2_DPLLr_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"RX_X4_CL82_AM_LATCH_STS_PSLL2_DPLLr",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"RX_X4_STATUS2_CL82_RX_AM_LATCHED_STATUS_PSLL_2",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCO_DPLL_XGXS_RX_X4_CL82_AM_LATCH_STS_PSLL3_DPLLr,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCO_DPLL_XGXS
	BCMI_TSCO_DPLL_XGXS_RX_X4_CL82_AM_LATCH_STS_PSLL3_DPLLr_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"RX_X4_CL82_AM_LATCH_STS_PSLL3_DPLLr",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"RX_X4_STATUS2_CL82_RX_AM_LATCHED_STATUS_PSLL_3",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCO_DPLL_XGXS_RX_X4_CL82_AM_LATCH_STS_PSLL4_DPLLr,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCO_DPLL_XGXS
	BCMI_TSCO_DPLL_XGXS_RX_X4_CL82_AM_LATCH_STS_PSLL4_DPLLr_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"RX_X4_CL82_AM_LATCH_STS_PSLL4_DPLLr",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"RX_X4_STATUS2_CL82_RX_AM_LATCHED_STATUS_PSLL_4",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCO_DPLL_XGXS_RX_X4_RS_FEC_SYNC_STS_A_DPLLr,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCO_DPLL_XGXS
	BCMI_TSCO_DPLL_XGXS_RX_X4_RS_FEC_SYNC_STS_A_DPLLr_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"RX_X4_RS_FEC_SYNC_STS_A_DPLLr",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"RX_X4_STATUS2_RS_FEC_SYNC_STATUS_A",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCO_DPLL_XGXS_RX_X4_RS_FEC_SYNC_STS_B_DPLLr,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCO_DPLL_XGXS
	BCMI_TSCO_DPLL_XGXS_RX_X4_RS_FEC_SYNC_STS_B_DPLLr_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"RX_X4_RS_FEC_SYNC_STS_B_DPLLr",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"RX_X4_STATUS2_RS_FEC_SYNC_STATUS_B",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCO_DPLL_XGXS_RX_X4_FEC_SYNC_FSM_ST_A_DPLLr,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCO_DPLL_XGXS
	BCMI_TSCO_DPLL_XGXS_RX_X4_FEC_SYNC_FSM_ST_A_DPLLr_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"RX_X4_FEC_SYNC_FSM_ST_A_DPLLr",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"RX_X4_STATUS2_FEC_SYNC_FSM_STATE_A",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCO_DPLL_XGXS_RX_X4_FEC_SYNC_FSM_ST_B_DPLLr,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCO_DPLL_XGXS
	BCMI_TSCO_DPLL_XGXS_RX_X4_FEC_SYNC_FSM_ST_B_DPLLr_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"RX_X4_FEC_SYNC_FSM_ST_B_DPLLr",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"RX_X4_STATUS2_FEC_SYNC_FSM_STATE_B",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCO_DPLL_XGXS_RX_X2_PRTPERRCTR_DPLLr,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCO_DPLL_XGXS
	BCMI_TSCO_DPLL_XGXS_RX_X2_PRTPERRCTR_DPLLr_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"RX_X2_PRTPERRCTR_DPLLr",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"RX_X2_STATUS4_PRTPERRORCOUNTER",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCO_DPLL_XGXS_RX_X2_PRTPSTS_DPLLr,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCO_DPLL_XGXS
	BCMI_TSCO_DPLL_XGXS_RX_X2_PRTPSTS_DPLLr_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"RX_X2_PRTPSTS_DPLLr",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"RX_X2_STATUS4_PRTPSTATUS",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCO_DPLL_XGXS_RX_X4_SKEW_OFFSS0_DPLLr,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCO_DPLL_XGXS
	BCMI_TSCO_DPLL_XGXS_RX_X4_SKEW_OFFSS0_DPLLr_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"RX_X4_SKEW_OFFSS0_DPLLr",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"RX_X4_STATUS5_SKEW_OFFSETS_0",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCO_DPLL_XGXS_RX_X4_SKEW_OFFSS1_DPLLr,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCO_DPLL_XGXS
	BCMI_TSCO_DPLL_XGXS_RX_X4_SKEW_OFFSS1_DPLLr_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"RX_X4_SKEW_OFFSS1_DPLLr",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"RX_X4_STATUS5_SKEW_OFFSETS_1",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCO_DPLL_XGXS_RX_X4_SKEW_OFFSS2_DPLLr,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCO_DPLL_XGXS
	BCMI_TSCO_DPLL_XGXS_RX_X4_SKEW_OFFSS2_DPLLr_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"RX_X4_SKEW_OFFSS2_DPLLr",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"RX_X4_STATUS5_SKEW_OFFSETS_2",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCO_DPLL_XGXS_RX_X4_SKEW_OFFSS3_DPLLr,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCO_DPLL_XGXS
	BCMI_TSCO_DPLL_XGXS_RX_X4_SKEW_OFFSS3_DPLLr_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"RX_X4_SKEW_OFFSS3_DPLLr",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"RX_X4_STATUS5_SKEW_OFFSETS_3",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCO_DPLL_XGXS_RX_X4_SKEW_OFFSS4_DPLLr,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCO_DPLL_XGXS
	BCMI_TSCO_DPLL_XGXS_RX_X4_SKEW_OFFSS4_DPLLr_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"RX_X4_SKEW_OFFSS4_DPLLr",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"RX_X4_STATUS5_SKEW_OFFSETS_4",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCO_DPLL_XGXS_RX_X4_AM_TS_INFO0_DPLLr,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCO_DPLL_XGXS
	BCMI_TSCO_DPLL_XGXS_RX_X4_AM_TS_INFO0_DPLLr_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"RX_X4_AM_TS_INFO0_DPLLr",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"RX_X4_STATUS5_AM_TS_INFO_0",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCO_DPLL_XGXS_RX_X4_AM_TS_INFO1_DPLLr,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCO_DPLL_XGXS
	BCMI_TSCO_DPLL_XGXS_RX_X4_AM_TS_INFO1_DPLLr_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"RX_X4_AM_TS_INFO1_DPLLr",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"RX_X4_STATUS5_AM_TS_INFO_1",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCO_DPLL_XGXS_RX_X4_AM_TS_INFO2_DPLLr,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCO_DPLL_XGXS
	BCMI_TSCO_DPLL_XGXS_RX_X4_AM_TS_INFO2_DPLLr_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"RX_X4_AM_TS_INFO2_DPLLr",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"RX_X4_STATUS5_AM_TS_INFO_2",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCO_DPLL_XGXS_RX_X4_AM_TS_INFO3_DPLLr,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCO_DPLL_XGXS
	BCMI_TSCO_DPLL_XGXS_RX_X4_AM_TS_INFO3_DPLLr_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"RX_X4_AM_TS_INFO3_DPLLr",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"RX_X4_STATUS5_AM_TS_INFO_3",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCO_DPLL_XGXS_RX_X4_AM_TS_INFO4_DPLLr,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCO_DPLL_XGXS
	BCMI_TSCO_DPLL_XGXS_RX_X4_AM_TS_INFO4_DPLLr_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"RX_X4_AM_TS_INFO4_DPLLr",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"RX_X4_STATUS5_AM_TS_INFO_4",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCO_DPLL_XGXS_RX_X2_TEST_STS0_CL82_SCRIDLE_TEST_ERR_DPLLr,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCO_DPLL_XGXS
	BCMI_TSCO_DPLL_XGXS_RX_X2_TEST_STS0_CL82_SCRIDLE_TEST_ERR_DPLLr_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"RX_X2_TEST_STS0_CL82_SCRIDLE_TEST_ERR_DPLLr",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"RX_X2_TEST_STATUS0_CL82_SCRIDLE_TEST_ERR",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCO_DPLL_XGXS_AN_X2_CL73_CFG_DPLLr,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCO_DPLL_XGXS
	BCMI_TSCO_DPLL_XGXS_AN_X2_CL73_CFG_DPLLr_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"AN_X2_CL73_CFG_DPLLr",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"AN_X2_ABILITIES_CL73_CFG",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCO_DPLL_XGXS_AN_X2_LD_UP1_ABIL0_DPLLr,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCO_DPLL_XGXS
	BCMI_TSCO_DPLL_XGXS_AN_X2_LD_UP1_ABIL0_DPLLr_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"AN_X2_LD_UP1_ABIL0_DPLLr",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"AN_X2_ABILITIES_LD_UP1_ABILITIES_0",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCO_DPLL_XGXS_AN_X2_LD_UP1_ABIL1_DPLLr,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCO_DPLL_XGXS
	BCMI_TSCO_DPLL_XGXS_AN_X2_LD_UP1_ABIL1_DPLLr_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"AN_X2_LD_UP1_ABIL1_DPLLr",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"AN_X2_ABILITIES_LD_UP1_ABILITIES_1",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCO_DPLL_XGXS_AN_X2_LD_BASE_ABIL0_DPLLr,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCO_DPLL_XGXS
	BCMI_TSCO_DPLL_XGXS_AN_X2_LD_BASE_ABIL0_DPLLr_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"AN_X2_LD_BASE_ABIL0_DPLLr",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"AN_X2_ABILITIES_LD_BASE_ABILITIES_0",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x2a1, /* 673 */
	0,
#endif
},
{
	BCMI_TSCO_DPLL_XGXS_AN_X2_LD_BASE_ABIL1_DPLLr,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCO_DPLL_XGXS
	BCMI_TSCO_DPLL_XGXS_AN_X2_LD_BASE_ABIL1_DPLLr_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"AN_X2_LD_BASE_ABIL1_DPLLr",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"AN_X2_ABILITIES_LD_BASE_ABILITIES_1",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCO_DPLL_XGXS_AN_X2_LD_BAM_ABIL_DPLLr,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCO_DPLL_XGXS
	BCMI_TSCO_DPLL_XGXS_AN_X2_LD_BAM_ABIL_DPLLr_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"AN_X2_LD_BAM_ABIL_DPLLr",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"AN_X2_ABILITIES_LD_BAM_ABILITIES",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCO_DPLL_XGXS_AN_X2_CL73_CTLS_DPLLr,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCO_DPLL_XGXS
	BCMI_TSCO_DPLL_XGXS_AN_X2_CL73_CTLS_DPLLr_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"AN_X2_CL73_CTLS_DPLLr",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"AN_X2_ABILITIES_CL73_CONTROLS",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCO_DPLL_XGXS_AN_X2_LD_BASE_ABIL2_DPLLr,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCO_DPLL_XGXS
	BCMI_TSCO_DPLL_XGXS_AN_X2_LD_BASE_ABIL2_DPLLr_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"AN_X2_LD_BASE_ABIL2_DPLLr",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"AN_X2_ABILITIES_LD_BASE_ABILITIES_2",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCO_DPLL_XGXS_AN_X2_SW_AN_BASE_PAGE0_DPLLr,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCO_DPLL_XGXS
	BCMI_TSCO_DPLL_XGXS_AN_X2_SW_AN_BASE_PAGE0_DPLLr_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"AN_X2_SW_AN_BASE_PAGE0_DPLLr",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"AN_X2_ABILITIES_SW_AN_BASE_PAGE_0",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCO_DPLL_XGXS_AN_X2_SW_AN_BASE_PAGE1_DPLLr,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCO_DPLL_XGXS
	BCMI_TSCO_DPLL_XGXS_AN_X2_SW_AN_BASE_PAGE1_DPLLr_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"AN_X2_SW_AN_BASE_PAGE1_DPLLr",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"AN_X2_ABILITIES_SW_AN_BASE_PAGE_1",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCO_DPLL_XGXS_AN_X2_SW_AN_BASE_PAGE2_DPLLr,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCO_DPLL_XGXS
	BCMI_TSCO_DPLL_XGXS_AN_X2_SW_AN_BASE_PAGE2_DPLLr_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"AN_X2_SW_AN_BASE_PAGE2_DPLLr",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"AN_X2_ABILITIES_SW_AN_BASE_PAGE_2",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCO_DPLL_XGXS_AN_X2_R_CL73_STS_DPLLr,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCO_DPLL_XGXS
	BCMI_TSCO_DPLL_XGXS_AN_X2_R_CL73_STS_DPLLr_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"AN_X2_R_CL73_STS_DPLLr",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"AN_X2_STATUS_R_CL73_STATUS",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCO_DPLL_XGXS_AN_X2_PXNG_STS_DPLLr,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCO_DPLL_XGXS
	BCMI_TSCO_DPLL_XGXS_AN_X2_PXNG_STS_DPLLr_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"AN_X2_PXNG_STS_DPLLr",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"AN_X2_STATUS_PXNG_STATUS",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCO_DPLL_XGXS_AN_X2_PSEQ_STS_DPLLr,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCO_DPLL_XGXS
	BCMI_TSCO_DPLL_XGXS_AN_X2_PSEQ_STS_DPLLr_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"AN_X2_PSEQ_STS_DPLLr",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"AN_X2_STATUS_PSEQ_STATUS",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCO_DPLL_XGXS_AN_X2_LP_BASE1_DPLLr,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCO_DPLL_XGXS
	BCMI_TSCO_DPLL_XGXS_AN_X2_LP_BASE1_DPLLr_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"AN_X2_LP_BASE1_DPLLr",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"AN_X2_STATUS_LP_BASE1",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCO_DPLL_XGXS_AN_X2_LP_BASE2_DPLLr,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCO_DPLL_XGXS
	BCMI_TSCO_DPLL_XGXS_AN_X2_LP_BASE2_DPLLr_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"AN_X2_LP_BASE2_DPLLr",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"AN_X2_STATUS_LP_BASE2",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCO_DPLL_XGXS_AN_X2_LP_BASE3_DPLLr,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCO_DPLL_XGXS
	BCMI_TSCO_DPLL_XGXS_AN_X2_LP_BASE3_DPLLr_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"AN_X2_LP_BASE3_DPLLr",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"AN_X2_STATUS_LP_BASE3",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCO_DPLL_XGXS_AN_X2_LP_MP5_LWR_DPLLr,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCO_DPLL_XGXS
	BCMI_TSCO_DPLL_XGXS_AN_X2_LP_MP5_LWR_DPLLr_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"AN_X2_LP_MP5_LWR_DPLLr",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"AN_X2_STATUS_LP_MP5_LOWER",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCO_DPLL_XGXS_AN_X2_LP_MP5_MIDDLE_DPLLr,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCO_DPLL_XGXS
	BCMI_TSCO_DPLL_XGXS_AN_X2_LP_MP5_MIDDLE_DPLLr_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"AN_X2_LP_MP5_MIDDLE_DPLLr",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"AN_X2_STATUS_LP_MP5_MIDDLE",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCO_DPLL_XGXS_AN_X2_LP_MP5_UPR_DPLLr,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCO_DPLL_XGXS
	BCMI_TSCO_DPLL_XGXS_AN_X2_LP_MP5_UPR_DPLLr_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"AN_X2_LP_MP5_UPR_DPLLr",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"AN_X2_STATUS_LP_MP5_UPPER",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCO_DPLL_XGXS_AN_X2_LP_UP_LWR_DPLLr,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCO_DPLL_XGXS
	BCMI_TSCO_DPLL_XGXS_AN_X2_LP_UP_LWR_DPLLr_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"AN_X2_LP_UP_LWR_DPLLr",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"AN_X2_STATUS_LP_UP_LOWER",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCO_DPLL_XGXS_AN_X2_LP_UP_MIDDLE_DPLLr,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCO_DPLL_XGXS
	BCMI_TSCO_DPLL_XGXS_AN_X2_LP_UP_MIDDLE_DPLLr_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"AN_X2_LP_UP_MIDDLE_DPLLr",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"AN_X2_STATUS_LP_UP_MIDDLE",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCO_DPLL_XGXS_AN_X2_LP_UP_UPR_DPLLr,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCO_DPLL_XGXS
	BCMI_TSCO_DPLL_XGXS_AN_X2_LP_UP_UPR_DPLLr_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"AN_X2_LP_UP_UPR_DPLLr",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"AN_X2_STATUS_LP_UP_UPPER",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCO_DPLL_XGXS_AN_X2_RES_ERR_DPLLr,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCO_DPLL_XGXS
	BCMI_TSCO_DPLL_XGXS_AN_X2_RES_ERR_DPLLr_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"AN_X2_RES_ERR_DPLLr",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"AN_X2_STATUS_RES_ERR",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCO_DPLL_XGXS_AN_X2_LD_PAGE2_DPLLr,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCO_DPLL_XGXS
	BCMI_TSCO_DPLL_XGXS_AN_X2_LD_PAGE2_DPLLr_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"AN_X2_LD_PAGE2_DPLLr",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"AN_X2_SW_MGMT_LD_PAGE_2",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCO_DPLL_XGXS_AN_X2_LD_PAGE1_DPLLr,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCO_DPLL_XGXS
	BCMI_TSCO_DPLL_XGXS_AN_X2_LD_PAGE1_DPLLr_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"AN_X2_LD_PAGE1_DPLLr",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"AN_X2_SW_MGMT_LD_PAGE_1",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCO_DPLL_XGXS_AN_X2_LD_PAGE0_DPLLr,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCO_DPLL_XGXS
	BCMI_TSCO_DPLL_XGXS_AN_X2_LD_PAGE0_DPLLr_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"AN_X2_LD_PAGE0_DPLLr",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"AN_X2_SW_MGMT_LD_PAGE_0",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCO_DPLL_XGXS_AN_X2_LP_PAGE2_DPLLr,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCO_DPLL_XGXS
	BCMI_TSCO_DPLL_XGXS_AN_X2_LP_PAGE2_DPLLr_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"AN_X2_LP_PAGE2_DPLLr",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"AN_X2_SW_MGMT_LP_PAGE_2",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCO_DPLL_XGXS_AN_X2_LP_PAGE1_DPLLr,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCO_DPLL_XGXS
	BCMI_TSCO_DPLL_XGXS_AN_X2_LP_PAGE1_DPLLr_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"AN_X2_LP_PAGE1_DPLLr",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"AN_X2_SW_MGMT_LP_PAGE_1",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCO_DPLL_XGXS_AN_X2_LP_PAGE0_DPLLr,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCO_DPLL_XGXS
	BCMI_TSCO_DPLL_XGXS_AN_X2_LP_PAGE0_DPLLr_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"AN_X2_LP_PAGE0_DPLLr",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"AN_X2_SW_MGMT_LP_PAGE_0",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCO_DPLL_XGXS_AN_X2_SW_CTL_STS_DPLLr,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCO_DPLL_XGXS
	BCMI_TSCO_DPLL_XGXS_AN_X2_SW_CTL_STS_DPLLr_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"AN_X2_SW_CTL_STS_DPLLr",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"AN_X2_SW_MGMT_SW_CONTROL_STATUS",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCO_DPLL_XGXS_AN_X2_LD_CTL_DPLLr,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCO_DPLL_XGXS
	BCMI_TSCO_DPLL_XGXS_AN_X2_LD_CTL_DPLLr_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"AN_X2_LD_CTL_DPLLr",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"AN_X2_SW_MGMT_LD_CONTROL",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCO_DPLL_XGXS_AN_X2_AN_ABIL_RESOLUTION_STS_DPLLr,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCO_DPLL_XGXS
	BCMI_TSCO_DPLL_XGXS_AN_X2_AN_ABIL_RESOLUTION_STS_DPLLr_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"AN_X2_AN_ABIL_RESOLUTION_STS_DPLLr",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"AN_X2_SW_MGMT_AN_ABILITY_RESOLUTION_STATUS",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x160, /* 352 */
	0,
#endif
},
{
	BCMI_TSCO_DPLL_XGXS_AN_X2_AN_MISC_STS_DPLLr,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCO_DPLL_XGXS
	BCMI_TSCO_DPLL_XGXS_AN_X2_AN_MISC_STS_DPLLr_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"AN_X2_AN_MISC_STS_DPLLr",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"AN_X2_SW_MGMT_AN_MISC_STATUS",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCO_DPLL_XGXS_AN_X2_TLA_SEQUENCER_STS_DPLLr,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCO_DPLL_XGXS
	BCMI_TSCO_DPLL_XGXS_AN_X2_TLA_SEQUENCER_STS_DPLLr_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"AN_X2_TLA_SEQUENCER_STS_DPLLr",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"AN_X2_SW_MGMT_TLA_SEQUENCER_STATUS",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x1, /* 1 */
	0,
#endif
},
{
	BCMI_TSCO_DPLL_XGXS_AN_X2_INT_DPLLr,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCO_DPLL_XGXS
	BCMI_TSCO_DPLL_XGXS_AN_X2_INT_DPLLr_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"AN_X2_INT_DPLLr",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"AN_X2_SW_MGMT_INT",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCO_DPLL_XGXS_AN_X2_INT_EN_DPLLr,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCO_DPLL_XGXS
	BCMI_TSCO_DPLL_XGXS_AN_X2_INT_EN_DPLLr_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"AN_X2_INT_EN_DPLLr",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"AN_X2_SW_MGMT_INT_EN",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCO_DPLL_XGXS_AN_X2_WAIT_ACK_COMPLETE_DPLLr,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCO_DPLL_XGXS
	BCMI_TSCO_DPLL_XGXS_AN_X2_WAIT_ACK_COMPLETE_DPLLr_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"AN_X2_WAIT_ACK_COMPLETE_DPLLr",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"AN_X2_SW_MGMT_WAIT_ACK_COMPLETE",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCO_DPLL_XGXS_INTEGER_DIV_DPLLr,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCO_DPLL_XGXS
	BCMI_TSCO_DPLL_XGXS_INTEGER_DIV_DPLLr_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"INTEGER_DIV_DPLLr",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"SYNCE_X4_INTEGER_DIV",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x8, /* 8 */
	0,
#endif
},
{
	BCMI_TSCO_DPLL_XGXS_FRACTIONAL_DIV_DPLLr,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCO_DPLL_XGXS
	BCMI_TSCO_DPLL_XGXS_FRACTIONAL_DIV_DPLLr_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"FRACTIONAL_DIV_DPLLr",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"SYNCE_X4_FRACTIONAL_DIV",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x14a0, /* 5280 */
	0,
#endif
},
{
	BCMI_TSCO_DPLL_XGXS_RX_X2_RS_FEC_RXP_STS_DPLLr,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCO_DPLL_XGXS
	BCMI_TSCO_DPLL_XGXS_RX_X2_RS_FEC_RXP_STS_DPLLr_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"RX_X2_RS_FEC_RXP_STS_DPLLr",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"RX_X2_RS_FEC_STATUS0_RS_FEC_RXP_STATUS",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCO_DPLL_XGXS_RX_X2_FEC_CORR_CTR0_DPLLr,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCO_DPLL_XGXS
	BCMI_TSCO_DPLL_XGXS_RX_X2_FEC_CORR_CTR0_DPLLr_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"RX_X2_FEC_CORR_CTR0_DPLLr",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"RX_X2_RS_FEC_STATUS0_FEC_CORRECTED_COUNTER_0",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCO_DPLL_XGXS_RX_X2_FEC_CORR_CTR1_DPLLr,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCO_DPLL_XGXS
	BCMI_TSCO_DPLL_XGXS_RX_X2_FEC_CORR_CTR1_DPLLr_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"RX_X2_FEC_CORR_CTR1_DPLLr",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"RX_X2_RS_FEC_STATUS0_FEC_CORRECTED_COUNTER_1",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCO_DPLL_XGXS_RX_X2_FEC_UNCORR_CTR0_DPLLr,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCO_DPLL_XGXS
	BCMI_TSCO_DPLL_XGXS_RX_X2_FEC_UNCORR_CTR0_DPLLr_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"RX_X2_FEC_UNCORR_CTR0_DPLLr",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"RX_X2_RS_FEC_STATUS0_FEC_UNCORRECTED_COUNTER_0",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCO_DPLL_XGXS_RX_X2_FEC_UNCORR_CTR1_DPLLr,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCO_DPLL_XGXS
	BCMI_TSCO_DPLL_XGXS_RX_X2_FEC_UNCORR_CTR1_DPLLr_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"RX_X2_FEC_UNCORR_CTR1_DPLLr",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"RX_X2_RS_FEC_STATUS0_FEC_UNCORRECTED_COUNTER_1",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCO_DPLL_XGXS_RX_X2_FEC_BIT_ERR_CTR0_DPLLr,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCO_DPLL_XGXS
	BCMI_TSCO_DPLL_XGXS_RX_X2_FEC_BIT_ERR_CTR0_DPLLr_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"RX_X2_FEC_BIT_ERR_CTR0_DPLLr",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"RX_X2_RS_FEC_STATUS0_FEC_BIT_ERROR_COUNTER_0",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCO_DPLL_XGXS_RX_X2_FEC_BIT_ERR_CTR1_DPLLr,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCO_DPLL_XGXS
	BCMI_TSCO_DPLL_XGXS_RX_X2_FEC_BIT_ERR_CTR1_DPLLr_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"RX_X2_FEC_BIT_ERR_CTR1_DPLLr",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"RX_X2_RS_FEC_STATUS0_FEC_BIT_ERROR_COUNTER_1",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCO_DPLL_XGXS_LNKTRNIT_BASE_R_PMD_CTL_DPLLr,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCO_DPLL_XGXS
	BCMI_TSCO_DPLL_XGXS_LNKTRNIT_BASE_R_PMD_CTL_DPLLr_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"LNKTRNIT_BASE_R_PMD_CTL_DPLLr",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"LINKTRN_IEEE_TX_LINKTRNIT_BASE_R_PMD_CONTROL_REGISTER_150",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCO_DPLL_XGXS_LNKTRNIT_BASE_R_PMD_STS_DPLLr,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCO_DPLL_XGXS
	BCMI_TSCO_DPLL_XGXS_LNKTRNIT_BASE_R_PMD_STS_DPLLr_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"LNKTRNIT_BASE_R_PMD_STS_DPLLr",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"LINKTRN_IEEE_TX_LINKTRNIT_BASE_R_PMD_STATUS_REGISTER_151",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCO_DPLL_XGXS_LNKTRNIR_BASE_R_LP_COEFF_UPD_DPLLr,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCO_DPLL_XGXS
	BCMI_TSCO_DPLL_XGXS_LNKTRNIR_BASE_R_LP_COEFF_UPD_DPLLr_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"LNKTRNIR_BASE_R_LP_COEFF_UPD_DPLLr",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"LINKTRN_IEEE_RX_LINKTRNIR_BASE_R_LP_COEFF_UPDATE_REGISTER_152",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCO_DPLL_XGXS_LNKTRNIR_BASE_R_LP_STS_REP_DPLLr,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCO_DPLL_XGXS
	BCMI_TSCO_DPLL_XGXS_LNKTRNIR_BASE_R_LP_STS_REP_DPLLr_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"LNKTRNIR_BASE_R_LP_STS_REP_DPLLr",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"LINKTRN_IEEE_RX_LINKTRNIR_BASE_R_LP_STATUS_REPORT_REGISTER_153",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCO_DPLL_XGXS_LNKTRNIT_BASE_R_LD_COEFF_UPD_DPLLr,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCO_DPLL_XGXS
	BCMI_TSCO_DPLL_XGXS_LNKTRNIT_BASE_R_LD_COEFF_UPD_DPLLr_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"LNKTRNIT_BASE_R_LD_COEFF_UPD_DPLLr",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"LINKTRN_IEEE_TX_LINKTRNIT_BASE_R_LD_COEFF_UPDATE_REGISTER_154",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCO_DPLL_XGXS_LNKTRNIT_BASE_R_LD_STS_REP_DPLLr,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCO_DPLL_XGXS
	BCMI_TSCO_DPLL_XGXS_LNKTRNIT_BASE_R_LD_STS_REP_DPLLr_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"LNKTRNIT_BASE_R_LD_STS_REP_DPLLr",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"LINKTRN_IEEE_TX_LINKTRNIT_BASE_R_LD_STATUS_REPORT_REGISTER_155",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCO_DPLL_XGXS_LNKTRNUR_CTL0_DPLLr,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCO_DPLL_XGXS
	BCMI_TSCO_DPLL_XGXS_LNKTRNUR_CTL0_DPLLr_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"LNKTRNUR_CTL0_DPLLr",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"LINKTRN_USER_RX_LINKTRNUR_CONTROL0_REGISTER",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x4, /* 4 */
	0,
#endif
},
{
	BCMI_TSCO_DPLL_XGXS_LNKTRNUT_STS0_DPLLr,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCO_DPLL_XGXS
	BCMI_TSCO_DPLL_XGXS_LNKTRNUT_STS0_DPLLr_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"LNKTRNUT_STS0_DPLLr",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"LINKTRN_USER_TX_LINKTRNUT_STATUS0_REGISTER",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCO_DPLL_XGXS_TX_PI_CTL0_DPLLr,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCO_DPLL_XGXS
	BCMI_TSCO_DPLL_XGXS_TX_PI_CTL0_DPLLr_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"TX_PI_CTL0_DPLLr",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"TX_PI_TX_PI_CONTROL_0",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x7000, /* 28672 */
	0,
#endif
},
{
	BCMI_TSCO_DPLL_XGXS_TX_PI_CTL1_DPLLr,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCO_DPLL_XGXS
	BCMI_TSCO_DPLL_XGXS_TX_PI_CTL1_DPLLr_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"TX_PI_CTL1_DPLLr",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"TX_PI_TX_PI_CONTROL_1",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCO_DPLL_XGXS_TX_PI_CTL2_DPLLr,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCO_DPLL_XGXS
	BCMI_TSCO_DPLL_XGXS_TX_PI_CTL2_DPLLr_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"TX_PI_CTL2_DPLLr",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"TX_PI_TX_PI_CONTROL_2",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCO_DPLL_XGXS_TX_PI_CTL5_DPLLr,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCO_DPLL_XGXS
	BCMI_TSCO_DPLL_XGXS_TX_PI_CTL5_DPLLr_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"TX_PI_CTL5_DPLLr",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"TX_PI_TX_PI_CONTROL_5",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x80, /* 128 */
	0,
#endif
},
{
	BCMI_TSCO_DPLL_XGXS_TX_PI_CTL6_DPLLr,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCO_DPLL_XGXS
	BCMI_TSCO_DPLL_XGXS_TX_PI_CTL6_DPLLr_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"TX_PI_CTL6_DPLLr",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"TX_PI_TX_PI_CONTROL_6",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCO_DPLL_XGXS_TX_PI_STS6_DPLLr,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCO_DPLL_XGXS
	BCMI_TSCO_DPLL_XGXS_TX_PI_STS6_DPLLr_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"TX_PI_STS6_DPLLr",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"TX_PI_TX_PI_STATUS_6",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCO_DPLL_XGXS_TX_PI_STS0_DPLLr,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCO_DPLL_XGXS
	BCMI_TSCO_DPLL_XGXS_TX_PI_STS0_DPLLr_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"TX_PI_STS0_DPLLr",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"TX_PI_TX_PI_STATUS_0",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCO_DPLL_XGXS_TX_PI_STS1_DPLLr,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCO_DPLL_XGXS
	BCMI_TSCO_DPLL_XGXS_TX_PI_STS1_DPLLr_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"TX_PI_STS1_DPLLr",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"TX_PI_TX_PI_STATUS_1",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCO_DPLL_XGXS_TX_PI_STS2_DPLLr,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCO_DPLL_XGXS
	BCMI_TSCO_DPLL_XGXS_TX_PI_STS2_DPLLr_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"TX_PI_STS2_DPLLr",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"TX_PI_TX_PI_STATUS_2",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCO_DPLL_XGXS_TX_PI_STS3_DPLLr,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCO_DPLL_XGXS
	BCMI_TSCO_DPLL_XGXS_TX_PI_STS3_DPLLr_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"TX_PI_STS3_DPLLr",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"TX_PI_TX_PI_STATUS_3",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCO_DPLL_XGXS_TX_PI_STS4_DPLLr,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCO_DPLL_XGXS
	BCMI_TSCO_DPLL_XGXS_TX_PI_STS4_DPLLr_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"TX_PI_STS4_DPLLr",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"TX_PI_TX_PI_STATUS_4",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCO_DPLL_XGXS_RXTXCOM_OSR_MODE_CTL_DPLLr,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCO_DPLL_XGXS
	BCMI_TSCO_DPLL_XGXS_RXTXCOM_OSR_MODE_CTL_DPLLr_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"RXTXCOM_OSR_MODE_CTL_DPLLr",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"RXTXCOM_CKRST_CTRL_RXTXCOM_OSR_MODE_CONTROL",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCO_DPLL_XGXS_RXTXCOM_LN_CLK_RST_N_PWRDWN_CTL_DPLLr,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCO_DPLL_XGXS
	BCMI_TSCO_DPLL_XGXS_RXTXCOM_LN_CLK_RST_N_PWRDWN_CTL_DPLLr_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"RXTXCOM_LN_CLK_RST_N_PWRDWN_CTL_DPLLr",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"RXTXCOM_CKRST_CTRL_RXTXCOM_LANE_CLK_RESET_N_POWERDOWN_CONTROL",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCO_DPLL_XGXS_RXTXCOM_LN_RST_N_PWRDN_PIN_KILL_CTL_DPLLr,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCO_DPLL_XGXS
	BCMI_TSCO_DPLL_XGXS_RXTXCOM_LN_RST_N_PWRDN_PIN_KILL_CTL_DPLLr_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"RXTXCOM_LN_RST_N_PWRDN_PIN_KILL_CTL_DPLLr",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"RXTXCOM_CKRST_CTRL_RXTXCOM_LANE_RESET_N_PWRDN_PIN_KILL_CONTROL",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCO_DPLL_XGXS_RXTXCOM_UC_ACK_LN_CTL_DPLLr,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCO_DPLL_XGXS
	BCMI_TSCO_DPLL_XGXS_RXTXCOM_UC_ACK_LN_CTL_DPLLr_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"RXTXCOM_UC_ACK_LN_CTL_DPLLr",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"RXTXCOM_CKRST_CTRL_RXTXCOM_UC_ACK_LANE_CONTROL",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCO_DPLL_XGXS_RXTXCOM_LN_RST_OCC_CTL_DPLLr,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCO_DPLL_XGXS
	BCMI_TSCO_DPLL_XGXS_RXTXCOM_LN_RST_OCC_CTL_DPLLr_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"RXTXCOM_LN_RST_OCC_CTL_DPLLr",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"RXTXCOM_CKRST_CTRL_RXTXCOM_LANE_REG_RESET_OCCURRED_CONTROL",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x1, /* 1 */
	0,
#endif
},
{
	BCMI_TSCO_DPLL_XGXS_RXTXCOM_PLL_SEL_CTL_DPLLr,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCO_DPLL_XGXS
	BCMI_TSCO_DPLL_XGXS_RXTXCOM_PLL_SEL_CTL_DPLLr_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"RXTXCOM_PLL_SEL_CTL_DPLLr",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"RXTXCOM_CKRST_CTRL_RXTXCOM_PLL_SELECT_CONTROL",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCO_DPLL_XGXS_RXTXCOM_LN_DP_RST_ST_STS_DPLLr,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCO_DPLL_XGXS
	BCMI_TSCO_DPLL_XGXS_RXTXCOM_LN_DP_RST_ST_STS_DPLLr_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"RXTXCOM_LN_DP_RST_ST_STS_DPLLr",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"RXTXCOM_CKRST_CTRL_RXTXCOM_LANE_DP_RESET_STATE_STATUS",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x7, /* 7 */
	0,
#endif
},
{
	BCMI_TSCO_DPLL_XGXS_RXTXCOM_MCST_MASK_CTL_DPLLr,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCO_DPLL_XGXS
	BCMI_TSCO_DPLL_XGXS_RXTXCOM_MCST_MASK_CTL_DPLLr_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"RXTXCOM_MCST_MASK_CTL_DPLLr",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"RXTXCOM_CKRST_CTRL_RXTXCOM_MULTICAST_MASK_CONTROL",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCO_DPLL_XGXS_RXTXCOM_OSR_MODE_STS_MC_MASK_DPLLr,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCO_DPLL_XGXS
	BCMI_TSCO_DPLL_XGXS_RXTXCOM_OSR_MODE_STS_MC_MASK_DPLLr_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"RXTXCOM_OSR_MODE_STS_MC_MASK_DPLLr",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"RXTXCOM_CKRST_CTRL_RXTXCOM_OSR_MODE_STATUS_MC_MASK",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCO_DPLL_XGXS_RXTXCOM_AFE_RST_PWRDN_OSR_MODE_PIN_STS_DPLLr,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCO_DPLL_XGXS
	BCMI_TSCO_DPLL_XGXS_RXTXCOM_AFE_RST_PWRDN_OSR_MODE_PIN_STS_DPLLr_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"RXTXCOM_AFE_RST_PWRDN_OSR_MODE_PIN_STS_DPLLr",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"RXTXCOM_CKRST_CTRL_RXTXCOM_AFE_RESET_PWRDN_OSR_MODE_PIN_STATUS",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCO_DPLL_XGXS_RXTXCOM_LN_S_RSTB_CTL_DPLLr,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCO_DPLL_XGXS
	BCMI_TSCO_DPLL_XGXS_RXTXCOM_LN_S_RSTB_CTL_DPLLr_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"RXTXCOM_LN_S_RSTB_CTL_DPLLr",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"RXTXCOM_CKRST_CTRL_RXTXCOM_LN_S_RSTB_CONTROL",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x1, /* 1 */
	0,
#endif
},
{
	BCMI_TSCO_DPLL_XGXS_AMS_RX_RX_CTL0_DPLLr,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCO_DPLL_XGXS
	BCMI_TSCO_DPLL_XGXS_AMS_RX_RX_CTL0_DPLLr_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"AMS_RX_RX_CTL0_DPLLr",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"AMS_RX_RX_CONTROL_0",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x4032, /* 16434 */
	0,
#endif
},
{
	BCMI_TSCO_DPLL_XGXS_AMS_RX_RX_CTL1_DPLLr,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCO_DPLL_XGXS
	BCMI_TSCO_DPLL_XGXS_AMS_RX_RX_CTL1_DPLLr_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"AMS_RX_RX_CTL1_DPLLr",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"AMS_RX_RX_CONTROL_1",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x4924, /* 18724 */
	0,
#endif
},
{
	BCMI_TSCO_DPLL_XGXS_AMS_RX_RX_CTL2_DPLLr,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCO_DPLL_XGXS
	BCMI_TSCO_DPLL_XGXS_AMS_RX_RX_CTL2_DPLLr_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"AMS_RX_RX_CTL2_DPLLr",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"AMS_RX_RX_CONTROL_2",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x2a92, /* 10898 */
	0,
#endif
},
{
	BCMI_TSCO_DPLL_XGXS_AMS_RX_RX_CTL3_DPLLr,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCO_DPLL_XGXS
	BCMI_TSCO_DPLL_XGXS_AMS_RX_RX_CTL3_DPLLr_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"AMS_RX_RX_CTL3_DPLLr",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"AMS_RX_RX_CONTROL_3",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x2492, /* 9362 */
	0,
#endif
},
{
	BCMI_TSCO_DPLL_XGXS_AMS_RX_RX_CTL4_DPLLr,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCO_DPLL_XGXS
	BCMI_TSCO_DPLL_XGXS_AMS_RX_RX_CTL4_DPLLr_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"AMS_RX_RX_CTL4_DPLLr",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"AMS_RX_RX_CONTROL_4",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x2, /* 2 */
	0,
#endif
},
{
	BCMI_TSCO_DPLL_XGXS_AMS_RX_RX_CTL5_DPLLr,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCO_DPLL_XGXS
	BCMI_TSCO_DPLL_XGXS_AMS_RX_RX_CTL5_DPLLr_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"AMS_RX_RX_CTL5_DPLLr",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"AMS_RX_RX_CONTROL_5",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCO_DPLL_XGXS_AMS_RX_RX_CTL6_DPLLr,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCO_DPLL_XGXS
	BCMI_TSCO_DPLL_XGXS_AMS_RX_RX_CTL6_DPLLr_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"AMS_RX_RX_CTL6_DPLLr",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"AMS_RX_RX_CONTROL_6",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x1000, /* 4096 */
	0,
#endif
},
{
	BCMI_TSCO_DPLL_XGXS_AMS_RX_RX_CTL7_DPLLr,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCO_DPLL_XGXS
	BCMI_TSCO_DPLL_XGXS_AMS_RX_RX_CTL7_DPLLr_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"AMS_RX_RX_CTL7_DPLLr",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"AMS_RX_RX_CONTROL_7",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x1000, /* 4096 */
	0,
#endif
},
{
	BCMI_TSCO_DPLL_XGXS_AMS_RX_RX_CTL8_DPLLr,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCO_DPLL_XGXS
	BCMI_TSCO_DPLL_XGXS_AMS_RX_RX_CTL8_DPLLr_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"AMS_RX_RX_CTL8_DPLLr",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"AMS_RX_RX_CONTROL_8",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCO_DPLL_XGXS_AMS_RX_RX_CTL9_DPLLr,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCO_DPLL_XGXS
	BCMI_TSCO_DPLL_XGXS_AMS_RX_RX_CTL9_DPLLr_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"AMS_RX_RX_CTL9_DPLLr",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"AMS_RX_RX_CONTROL_9",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x2300, /* 8960 */
	0,
#endif
},
{
	BCMI_TSCO_DPLL_XGXS_AMS_RX_RX_CTL_10_DPLLr,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCO_DPLL_XGXS
	BCMI_TSCO_DPLL_XGXS_AMS_RX_RX_CTL_10_DPLLr_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"AMS_RX_RX_CTL_10_DPLLr",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"AMS_RX_RX_CONTROL_10",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCO_DPLL_XGXS_AMS_RX_RX_CTL_11_DPLLr,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCO_DPLL_XGXS
	BCMI_TSCO_DPLL_XGXS_AMS_RX_RX_CTL_11_DPLLr_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"AMS_RX_RX_CTL_11_DPLLr",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"AMS_RX_RX_CONTROL_11",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x493, /* 1171 */
	0,
#endif
},
{
	BCMI_TSCO_DPLL_XGXS_AMS_RX_RX_CTL_12_DPLLr,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCO_DPLL_XGXS
	BCMI_TSCO_DPLL_XGXS_AMS_RX_RX_CTL_12_DPLLr_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"AMS_RX_RX_CTL_12_DPLLr",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"AMS_RX_RX_CONTROL_12",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x1012, /* 4114 */
	0,
#endif
},
{
	BCMI_TSCO_DPLL_XGXS_AMS_RX_RX_CTL_13_DPLLr,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCO_DPLL_XGXS
	BCMI_TSCO_DPLL_XGXS_AMS_RX_RX_CTL_13_DPLLr_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"AMS_RX_RX_CTL_13_DPLLr",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"AMS_RX_RX_CONTROL_13",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCO_DPLL_XGXS_AMS_RX_RX_CTL_14_DPLLr,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCO_DPLL_XGXS
	BCMI_TSCO_DPLL_XGXS_AMS_RX_RX_CTL_14_DPLLr_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"AMS_RX_RX_CTL_14_DPLLr",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"AMS_RX_RX_CONTROL_14",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCO_DPLL_XGXS_AMS_TX_TX_CTL0_DPLLr,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCO_DPLL_XGXS
	BCMI_TSCO_DPLL_XGXS_AMS_TX_TX_CTL0_DPLLr_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"AMS_TX_TX_CTL0_DPLLr",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"AMS_TX_TX_CONTROL_0",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x480, /* 1152 */
	0,
#endif
},
{
	BCMI_TSCO_DPLL_XGXS_AMS_TX_TX_CTL1_DPLLr,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCO_DPLL_XGXS
	BCMI_TSCO_DPLL_XGXS_AMS_TX_TX_CTL1_DPLLr_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"AMS_TX_TX_CTL1_DPLLr",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"AMS_TX_TX_CONTROL_1",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x4920, /* 18720 */
	0,
#endif
},
{
	BCMI_TSCO_DPLL_XGXS_AMS_TX_TX_CTL2_DPLLr,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCO_DPLL_XGXS
	BCMI_TSCO_DPLL_XGXS_AMS_TX_TX_CTL2_DPLLr_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"AMS_TX_TX_CTL2_DPLLr",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"AMS_TX_TX_CONTROL_2",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCO_DPLL_XGXS_AMS_TX_TX_CTL3_DPLLr,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCO_DPLL_XGXS
	BCMI_TSCO_DPLL_XGXS_AMS_TX_TX_CTL3_DPLLr_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"AMS_TX_TX_CTL3_DPLLr",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"AMS_TX_TX_CONTROL_3",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x6f04, /* 28420 */
	0,
#endif
},
{
	BCMI_TSCO_DPLL_XGXS_AMS_TX_TX_CTL4_DPLLr,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCO_DPLL_XGXS
	BCMI_TSCO_DPLL_XGXS_AMS_TX_TX_CTL4_DPLLr_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"AMS_TX_TX_CTL4_DPLLr",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"AMS_TX_TX_CONTROL_4",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x910c, /* 37132 */
	0,
#endif
},
{
	BCMI_TSCO_DPLL_XGXS_AMS_TX_TX_STS_DPLLr,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCO_DPLL_XGXS
	BCMI_TSCO_DPLL_XGXS_AMS_TX_TX_STS_DPLLr_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"AMS_TX_TX_STS_DPLLr",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"AMS_TX_TX_STATUS",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0xa0, /* 160 */
	0,
#endif
},
{
	BCMI_TSCO_DPLL_XGXS_SIGDET_STS0_DPLLr,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCO_DPLL_XGXS
	BCMI_TSCO_DPLL_XGXS_SIGDET_STS0_DPLLr_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"SIGDET_STS0_DPLLr",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"SIGDET_SIGDET_STATUS_0",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCO_DPLL_XGXS_DIG_REVID0_DPLLr,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCO_DPLL_XGXS
	BCMI_TSCO_DPLL_XGXS_DIG_REVID0_DPLLr_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"DIG_REVID0_DPLLr",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"DIG_COM_REVID0",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x229, /* 553 */
	0,
#endif
},
{
	BCMI_TSCO_DPLL_XGXS_DIG_RST_CTL_PMD_DPLLr,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCO_DPLL_XGXS
	BCMI_TSCO_DPLL_XGXS_DIG_RST_CTL_PMD_DPLLr_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"DIG_RST_CTL_PMD_DPLLr",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"DIG_COM_RESET_CONTROL_PMD",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x11, /* 17 */
	0,
#endif
},
{
	BCMI_TSCO_DPLL_XGXS_DIG_RST_CTL_CORE_DP_DPLLr,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCO_DPLL_XGXS
	BCMI_TSCO_DPLL_XGXS_DIG_RST_CTL_CORE_DP_DPLLr_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"DIG_RST_CTL_CORE_DP_DPLLr",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"DIG_COM_RESET_CONTROL_CORE_DP",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCO_DPLL_XGXS_DIG_MASKDATA_DPLLr,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCO_DPLL_XGXS
	BCMI_TSCO_DPLL_XGXS_DIG_MASKDATA_DPLLr_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"DIG_MASKDATA_DPLLr",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"DIG_COM_MASKDATA_REG",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCO_DPLL_XGXS_DIG_TOP_USER_CTL0_DPLLr,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCO_DPLL_XGXS
	BCMI_TSCO_DPLL_XGXS_DIG_TOP_USER_CTL0_DPLLr_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"DIG_TOP_USER_CTL0_DPLLr",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"DIG_COM_TOP_USER_CONTROL_0",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x271, /* 625 */
	0,
#endif
},
{
	BCMI_TSCO_DPLL_XGXS_DIG_RING_OSC_STS0_DPLLr,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCO_DPLL_XGXS
	BCMI_TSCO_DPLL_XGXS_DIG_RING_OSC_STS0_DPLLr_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"DIG_RING_OSC_STS0_DPLLr",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"DIG_COM_RING_OSC_STATUS_0",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCO_DPLL_XGXS_DIG_CORE_RST_OCC_CTL_DPLLr,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCO_DPLL_XGXS
	BCMI_TSCO_DPLL_XGXS_DIG_CORE_RST_OCC_CTL_DPLLr_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"DIG_CORE_RST_OCC_CTL_DPLLr",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"DIG_COM_CORE_REG_RESET_OCCURRED_CONTROL",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x1, /* 1 */
	0,
#endif
},
{
	BCMI_TSCO_DPLL_XGXS_DIG_CORE_DP_RST_ST_STS_DPLLr,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCO_DPLL_XGXS
	BCMI_TSCO_DPLL_XGXS_DIG_CORE_DP_RST_ST_STS_DPLLr_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"DIG_CORE_DP_RST_ST_STS_DPLLr",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"DIG_COM_CORE_DP_RESET_STATE_STATUS",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCO_DPLL_XGXS_DIG_REVID1_DPLLr,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCO_DPLL_XGXS
	BCMI_TSCO_DPLL_XGXS_DIG_REVID1_DPLLr_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"DIG_REVID1_DPLLr",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"DIG_COM_REVID1",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x803c, /* 32828 */
	0,
#endif
},
{
	BCMI_TSCO_DPLL_XGXS_DIG_REVID2_DPLLr,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCO_DPLL_XGXS
	BCMI_TSCO_DPLL_XGXS_DIG_REVID2_DPLLr_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"DIG_REVID2_DPLLr",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"DIG_COM_REVID2",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x7, /* 7 */
	0,
#endif
},
{
	BCMI_TSCO_DPLL_XGXS_AMS_PLL_PLL_CTL0_DPLLr,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCO_DPLL_XGXS
	BCMI_TSCO_DPLL_XGXS_AMS_PLL_PLL_CTL0_DPLLr_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"AMS_PLL_PLL_CTL0_DPLLr",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"AMS_PLL_COM_PLL_CONTROL_0",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x3088, /* 12424 */
	0,
#endif
},
{
	BCMI_TSCO_DPLL_XGXS_AMS_PLL_PLL_CTL1_DPLLr,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCO_DPLL_XGXS
	BCMI_TSCO_DPLL_XGXS_AMS_PLL_PLL_CTL1_DPLLr_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"AMS_PLL_PLL_CTL1_DPLLr",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"AMS_PLL_COM_PLL_CONTROL_1",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x331d, /* 13085 */
	0,
#endif
},
{
	BCMI_TSCO_DPLL_XGXS_AMS_PLL_PLL_CTL2_DPLLr,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCO_DPLL_XGXS
	BCMI_TSCO_DPLL_XGXS_AMS_PLL_PLL_CTL2_DPLLr_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"AMS_PLL_PLL_CTL2_DPLLr",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"AMS_PLL_COM_PLL_CONTROL_2",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0xa7, /* 167 */
	0,
#endif
},
{
	BCMI_TSCO_DPLL_XGXS_AMS_PLL_PLL_CTL3_DPLLr,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCO_DPLL_XGXS
	BCMI_TSCO_DPLL_XGXS_AMS_PLL_PLL_CTL3_DPLLr_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"AMS_PLL_PLL_CTL3_DPLLr",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"AMS_PLL_COM_PLL_CONTROL_3",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x120, /* 288 */
	0,
#endif
},
{
	BCMI_TSCO_DPLL_XGXS_AMS_PLL_PLL_CTL4_DPLLr,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCO_DPLL_XGXS
	BCMI_TSCO_DPLL_XGXS_AMS_PLL_PLL_CTL4_DPLLr_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"AMS_PLL_PLL_CTL4_DPLLr",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"AMS_PLL_COM_PLL_CONTROL_4",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x1845, /* 6213 */
	0,
#endif
},
{
	BCMI_TSCO_DPLL_XGXS_AMS_PLL_PLL_CTL5_DPLLr,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCO_DPLL_XGXS
	BCMI_TSCO_DPLL_XGXS_AMS_PLL_PLL_CTL5_DPLLr_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"AMS_PLL_PLL_CTL5_DPLLr",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"AMS_PLL_COM_PLL_CONTROL_5",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x1800, /* 6144 */
	0,
#endif
},
{
	BCMI_TSCO_DPLL_XGXS_AMS_PLL_PLL_CTL6_DPLLr,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCO_DPLL_XGXS
	BCMI_TSCO_DPLL_XGXS_AMS_PLL_PLL_CTL6_DPLLr_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"AMS_PLL_PLL_CTL6_DPLLr",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"AMS_PLL_COM_PLL_CONTROL_6",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x6400, /* 25600 */
	0,
#endif
},
{
	BCMI_TSCO_DPLL_XGXS_AMS_PLL_PLL_CTL7_DPLLr,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCO_DPLL_XGXS
	BCMI_TSCO_DPLL_XGXS_AMS_PLL_PLL_CTL7_DPLLr_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"AMS_PLL_PLL_CTL7_DPLLr",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"AMS_PLL_COM_PLL_CONTROL_7",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x8000, /* 32768 */
	0,
#endif
},
{
	BCMI_TSCO_DPLL_XGXS_AMS_PLL_PLL_CTL8_DPLLr,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCO_DPLL_XGXS
	BCMI_TSCO_DPLL_XGXS_AMS_PLL_PLL_CTL8_DPLLr_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"AMS_PLL_PLL_CTL8_DPLLr",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"AMS_PLL_COM_PLL_CONTROL_8",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x5ef, /* 1519 */
	0,
#endif
},
{
	BCMI_TSCO_DPLL_XGXS_AMS_PLL_PLL_CTL9_DPLLr,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCO_DPLL_XGXS
	BCMI_TSCO_DPLL_XGXS_AMS_PLL_PLL_CTL9_DPLLr_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"AMS_PLL_PLL_CTL9_DPLLr",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"AMS_PLL_COM_PLL_CONTROL_9",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x1860, /* 6240 */
	0,
#endif
},
{
	BCMI_TSCO_DPLL_XGXS_AMS_PLL_PLL_CTL_10_DPLLr,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCO_DPLL_XGXS
	BCMI_TSCO_DPLL_XGXS_AMS_PLL_PLL_CTL_10_DPLLr_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"AMS_PLL_PLL_CTL_10_DPLLr",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"AMS_PLL_COM_PLL_CONTROL_10",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x3b, /* 59 */
	0,
#endif
},
{
	BCMI_TSCO_DPLL_XGXS_AMS_PLL_PLL_CTL_11_DPLLr,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCO_DPLL_XGXS
	BCMI_TSCO_DPLL_XGXS_AMS_PLL_PLL_CTL_11_DPLLr_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"AMS_PLL_PLL_CTL_11_DPLLr",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"AMS_PLL_COM_PLL_CONTROL_11",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCO_DPLL_XGXS_AMS_PLL_PLL_CTL_12_DPLLr,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCO_DPLL_XGXS
	BCMI_TSCO_DPLL_XGXS_AMS_PLL_PLL_CTL_12_DPLLr_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"AMS_PLL_PLL_CTL_12_DPLLr",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"AMS_PLL_COM_PLL_CONTROL_12",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x900, /* 2304 */
	0,
#endif
},
{
	BCMI_TSCO_DPLL_XGXS_AMS_PLL_PLL_CTL_13_DPLLr,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCO_DPLL_XGXS
	BCMI_TSCO_DPLL_XGXS_AMS_PLL_PLL_CTL_13_DPLLr_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"AMS_PLL_PLL_CTL_13_DPLLr",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"AMS_PLL_COM_PLL_CONTROL_13",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x30, /* 48 */
	0,
#endif
},
{
	BCMI_TSCO_DPLL_XGXS_AMS_PLL_PLL_CTL_14_DPLLr,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCO_DPLL_XGXS
	BCMI_TSCO_DPLL_XGXS_AMS_PLL_PLL_CTL_14_DPLLr_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"AMS_PLL_PLL_CTL_14_DPLLr",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"AMS_PLL_COM_PLL_CONTROL_14",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0xc7b, /* 3195 */
	0,
#endif
},
{
	BCMI_TSCO_DPLL_XGXS_PATGEN_PATGEN_SEQ0_DPLLr,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCO_DPLL_XGXS
	BCMI_TSCO_DPLL_XGXS_PATGEN_PATGEN_SEQ0_DPLLr_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"PATGEN_PATGEN_SEQ0_DPLLr",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"PATT_GEN_COM_PATT_GEN_SEQ_0",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0xff00, /* 65280 */
	0,
#endif
},
{
	BCMI_TSCO_DPLL_XGXS_PATGEN_PATGEN_SEQ1_DPLLr,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCO_DPLL_XGXS
	BCMI_TSCO_DPLL_XGXS_PATGEN_PATGEN_SEQ1_DPLLr_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"PATGEN_PATGEN_SEQ1_DPLLr",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"PATT_GEN_COM_PATT_GEN_SEQ_1",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0xff00, /* 65280 */
	0,
#endif
},
{
	BCMI_TSCO_DPLL_XGXS_PATGEN_PATGEN_SEQ2_DPLLr,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCO_DPLL_XGXS
	BCMI_TSCO_DPLL_XGXS_PATGEN_PATGEN_SEQ2_DPLLr_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"PATGEN_PATGEN_SEQ2_DPLLr",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"PATT_GEN_COM_PATT_GEN_SEQ_2",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0xff00, /* 65280 */
	0,
#endif
},
{
	BCMI_TSCO_DPLL_XGXS_PATGEN_PATGEN_SEQ3_DPLLr,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCO_DPLL_XGXS
	BCMI_TSCO_DPLL_XGXS_PATGEN_PATGEN_SEQ3_DPLLr_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"PATGEN_PATGEN_SEQ3_DPLLr",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"PATT_GEN_COM_PATT_GEN_SEQ_3",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0xff00, /* 65280 */
	0,
#endif
},
{
	BCMI_TSCO_DPLL_XGXS_PATGEN_PATGEN_SEQ4_DPLLr,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCO_DPLL_XGXS
	BCMI_TSCO_DPLL_XGXS_PATGEN_PATGEN_SEQ4_DPLLr_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"PATGEN_PATGEN_SEQ4_DPLLr",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"PATT_GEN_COM_PATT_GEN_SEQ_4",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0xff00, /* 65280 */
	0,
#endif
},
{
	BCMI_TSCO_DPLL_XGXS_PATGEN_PATGEN_SEQ5_DPLLr,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCO_DPLL_XGXS
	BCMI_TSCO_DPLL_XGXS_PATGEN_PATGEN_SEQ5_DPLLr_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"PATGEN_PATGEN_SEQ5_DPLLr",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"PATT_GEN_COM_PATT_GEN_SEQ_5",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0xff00, /* 65280 */
	0,
#endif
},
{
	BCMI_TSCO_DPLL_XGXS_PATGEN_PATGEN_SEQ6_DPLLr,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCO_DPLL_XGXS
	BCMI_TSCO_DPLL_XGXS_PATGEN_PATGEN_SEQ6_DPLLr_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"PATGEN_PATGEN_SEQ6_DPLLr",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"PATT_GEN_COM_PATT_GEN_SEQ_6",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0xff00, /* 65280 */
	0,
#endif
},
{
	BCMI_TSCO_DPLL_XGXS_PATGEN_PATGEN_SEQ7_DPLLr,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCO_DPLL_XGXS
	BCMI_TSCO_DPLL_XGXS_PATGEN_PATGEN_SEQ7_DPLLr_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"PATGEN_PATGEN_SEQ7_DPLLr",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"PATT_GEN_COM_PATT_GEN_SEQ_7",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0xff00, /* 65280 */
	0,
#endif
},
{
	BCMI_TSCO_DPLL_XGXS_PATGEN_PATGEN_SEQ8_DPLLr,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCO_DPLL_XGXS
	BCMI_TSCO_DPLL_XGXS_PATGEN_PATGEN_SEQ8_DPLLr_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"PATGEN_PATGEN_SEQ8_DPLLr",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"PATT_GEN_COM_PATT_GEN_SEQ_8",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0xff00, /* 65280 */
	0,
#endif
},
{
	BCMI_TSCO_DPLL_XGXS_PATGEN_PATGEN_SEQ9_DPLLr,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCO_DPLL_XGXS
	BCMI_TSCO_DPLL_XGXS_PATGEN_PATGEN_SEQ9_DPLLr_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"PATGEN_PATGEN_SEQ9_DPLLr",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"PATT_GEN_COM_PATT_GEN_SEQ_9",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0xff00, /* 65280 */
	0,
#endif
},
{
	BCMI_TSCO_DPLL_XGXS_PATGEN_PATGEN_SEQ_10_DPLLr,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCO_DPLL_XGXS
	BCMI_TSCO_DPLL_XGXS_PATGEN_PATGEN_SEQ_10_DPLLr_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"PATGEN_PATGEN_SEQ_10_DPLLr",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"PATT_GEN_COM_PATT_GEN_SEQ_10",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0xff00, /* 65280 */
	0,
#endif
},
{
	BCMI_TSCO_DPLL_XGXS_PATGEN_PATGEN_SEQ_11_DPLLr,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCO_DPLL_XGXS
	BCMI_TSCO_DPLL_XGXS_PATGEN_PATGEN_SEQ_11_DPLLr_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"PATGEN_PATGEN_SEQ_11_DPLLr",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"PATT_GEN_COM_PATT_GEN_SEQ_11",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0xff00, /* 65280 */
	0,
#endif
},
{
	BCMI_TSCO_DPLL_XGXS_PATGEN_PATGEN_SEQ_12_DPLLr,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCO_DPLL_XGXS
	BCMI_TSCO_DPLL_XGXS_PATGEN_PATGEN_SEQ_12_DPLLr_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"PATGEN_PATGEN_SEQ_12_DPLLr",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"PATT_GEN_COM_PATT_GEN_SEQ_12",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0xff00, /* 65280 */
	0,
#endif
},
{
	BCMI_TSCO_DPLL_XGXS_PATGEN_PATGEN_SEQ_13_DPLLr,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCO_DPLL_XGXS
	BCMI_TSCO_DPLL_XGXS_PATGEN_PATGEN_SEQ_13_DPLLr_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"PATGEN_PATGEN_SEQ_13_DPLLr",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"PATT_GEN_COM_PATT_GEN_SEQ_13",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0xff00, /* 65280 */
	0,
#endif
},
{
	BCMI_TSCO_DPLL_XGXS_PATGEN_PATGEN_SEQ_14_DPLLr,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCO_DPLL_XGXS
	BCMI_TSCO_DPLL_XGXS_PATGEN_PATGEN_SEQ_14_DPLLr_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"PATGEN_PATGEN_SEQ_14_DPLLr",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"PATT_GEN_COM_PATT_GEN_SEQ_14",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0xff00, /* 65280 */
	0,
#endif
},
{
	BCMI_TSCO_DPLL_XGXS_TXFIR_UC_CTL0_DPLLr,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCO_DPLL_XGXS
	BCMI_TSCO_DPLL_XGXS_TXFIR_UC_CTL0_DPLLr_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"TXFIR_UC_CTL0_DPLLr",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"TX_FED_TXFIR_MICRO_CONTROL0",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x160, /* 352 */
	0,
#endif
},
{
	BCMI_TSCO_DPLL_XGXS_TXFIR_MISC_CTL0_DPLLr,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCO_DPLL_XGXS
	BCMI_TSCO_DPLL_XGXS_TXFIR_MISC_CTL0_DPLLr_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"TXFIR_MISC_CTL0_DPLLr",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"TX_FED_TXFIR_MISC_CONTROL0",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCO_DPLL_XGXS_TXFIR_MISC_STS0_DPLLr,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCO_DPLL_XGXS
	BCMI_TSCO_DPLL_XGXS_TXFIR_MISC_STS0_DPLLr_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"TXFIR_MISC_STS0_DPLLr",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"TX_FED_TXFIR_MISC_STATUS0",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x3, /* 3 */
	0,
#endif
},
{
	BCMI_TSCO_DPLL_XGXS_TXFIR_TAP_CTL0_DPLLr,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCO_DPLL_XGXS
	BCMI_TSCO_DPLL_XGXS_TXFIR_TAP_CTL0_DPLLr_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"TXFIR_TAP_CTL0_DPLLr",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"TX_FED_TXFIR_TAP_CONTROL0",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x1000, /* 4096 */
	0,
#endif
},
{
	BCMI_TSCO_DPLL_XGXS_TXFIR_TAP_CTL1_DPLLr,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCO_DPLL_XGXS
	BCMI_TSCO_DPLL_XGXS_TXFIR_TAP_CTL1_DPLLr_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"TXFIR_TAP_CTL1_DPLLr",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"TX_FED_TXFIR_TAP_CONTROL1",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCO_DPLL_XGXS_TXFIR_TAP_CTL2_DPLLr,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCO_DPLL_XGXS
	BCMI_TSCO_DPLL_XGXS_TXFIR_TAP_CTL2_DPLLr_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"TXFIR_TAP_CTL2_DPLLr",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"TX_FED_TXFIR_TAP_CONTROL2",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0xa8, /* 168 */
	0,
#endif
},
{
	BCMI_TSCO_DPLL_XGXS_TXFIR_TAP_CTL3_DPLLr,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCO_DPLL_XGXS
	BCMI_TSCO_DPLL_XGXS_TXFIR_TAP_CTL3_DPLLr_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"TXFIR_TAP_CTL3_DPLLr",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"TX_FED_TXFIR_TAP_CONTROL3",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCO_DPLL_XGXS_TXFIR_TAP_CTL4_DPLLr,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCO_DPLL_XGXS
	BCMI_TSCO_DPLL_XGXS_TXFIR_TAP_CTL4_DPLLr_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"TXFIR_TAP_CTL4_DPLLr",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"TX_FED_TXFIR_TAP_CONTROL4",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCO_DPLL_XGXS_TXFIR_TAP_CTL5_DPLLr,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCO_DPLL_XGXS
	BCMI_TSCO_DPLL_XGXS_TXFIR_TAP_CTL5_DPLLr_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"TXFIR_TAP_CTL5_DPLLr",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"TX_FED_TXFIR_TAP_CONTROL5",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCO_DPLL_XGXS_PLL_CAL_PLL_CALCTL6_DPLLr,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCO_DPLL_XGXS
	BCMI_TSCO_DPLL_XGXS_PLL_CAL_PLL_CALCTL6_DPLLr_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"PLL_CAL_PLL_CALCTL6_DPLLr",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"PLL_CAL_COM_PLL_CALCTL_6",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCO_DPLL_XGXS_PLL_CAL_PLL_CALSTS0_DPLLr,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCO_DPLL_XGXS
	BCMI_TSCO_DPLL_XGXS_PLL_CAL_PLL_CALSTS0_DPLLr_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"PLL_CAL_PLL_CALSTS0_DPLLr",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"PLL_CAL_COM_PLL_CALSTS_0",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x140, /* 320 */
	0,
#endif
},
{
	BCMI_TSCO_DPLL_XGXS_TLB_RX_PRBS_CHK_CNT_CFG_DPLLr,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCO_DPLL_XGXS
	BCMI_TSCO_DPLL_XGXS_TLB_RX_PRBS_CHK_CNT_CFG_DPLLr_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"TLB_RX_PRBS_CHK_CNT_CFG_DPLLr",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"TLB_RX_PRBS_CHK_CNT_CONFIG",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x8602, /* 34306 */
	0,
#endif
},
{
	BCMI_TSCO_DPLL_XGXS_TLB_RX_PRBS_CHK_CFG_DPLLr,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCO_DPLL_XGXS
	BCMI_TSCO_DPLL_XGXS_TLB_RX_PRBS_CHK_CFG_DPLLr_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"TLB_RX_PRBS_CHK_CFG_DPLLr",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"TLB_RX_PRBS_CHK_CONFIG",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x2920, /* 10528 */
	0,
#endif
},
{
	BCMI_TSCO_DPLL_XGXS_TLB_RX_DIG_LPBK_CFG_DPLLr,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCO_DPLL_XGXS
	BCMI_TSCO_DPLL_XGXS_TLB_RX_DIG_LPBK_CFG_DPLLr_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"TLB_RX_DIG_LPBK_CFG_DPLLr",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"TLB_RX_DIG_LPBK_CONFIG",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0xe, /* 14 */
	0,
#endif
},
{
	BCMI_TSCO_DPLL_XGXS_TLB_RX_TLB_RX_MISC_CFG_DPLLr,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCO_DPLL_XGXS
	BCMI_TSCO_DPLL_XGXS_TLB_RX_TLB_RX_MISC_CFG_DPLLr_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"TLB_RX_TLB_RX_MISC_CFG_DPLLr",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"TLB_RX_TLB_RX_MISC_CONFIG",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x700, /* 1792 */
	0,
#endif
},
{
	BCMI_TSCO_DPLL_XGXS_TLB_RX_PRBS_CHK_EN_TMR_CTL_DPLLr,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCO_DPLL_XGXS
	BCMI_TSCO_DPLL_XGXS_TLB_RX_PRBS_CHK_EN_TMR_CTL_DPLLr_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"TLB_RX_PRBS_CHK_EN_TMR_CTL_DPLLr",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"TLB_RX_PRBS_CHK_EN_TIMER_CONTROL",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCO_DPLL_XGXS_TLB_RX_PRBS_CHK_BURST_ERR_CNT_STS_DPLLr,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCO_DPLL_XGXS
	BCMI_TSCO_DPLL_XGXS_TLB_RX_PRBS_CHK_BURST_ERR_CNT_STS_DPLLr_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"TLB_RX_PRBS_CHK_BURST_ERR_CNT_STS_DPLLr",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"TLB_RX_PRBS_CHK_BURST_ERR_CNT_STATUS",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCO_DPLL_XGXS_TLB_RX_DBG_PMD_RX_LOCK_STS_DPLLr,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCO_DPLL_XGXS
	BCMI_TSCO_DPLL_XGXS_TLB_RX_DBG_PMD_RX_LOCK_STS_DPLLr_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"TLB_RX_DBG_PMD_RX_LOCK_STS_DPLLr",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"TLB_RX_DBG_PMD_RX_LOCK_STATUS",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCO_DPLL_XGXS_TLB_RX_UC_PMD_RX_LOCK_STS_DPLLr,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCO_DPLL_XGXS
	BCMI_TSCO_DPLL_XGXS_TLB_RX_UC_PMD_RX_LOCK_STS_DPLLr_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"TLB_RX_UC_PMD_RX_LOCK_STS_DPLLr",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"TLB_RX_UC_PMD_RX_LOCK_STATUS",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCO_DPLL_XGXS_TLB_RX_DIG_LPBK_PD_STS_DPLLr,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCO_DPLL_XGXS
	BCMI_TSCO_DPLL_XGXS_TLB_RX_DIG_LPBK_PD_STS_DPLLr_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"TLB_RX_DIG_LPBK_PD_STS_DPLLr",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"TLB_RX_DIG_LPBK_PD_STATUS",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x2, /* 2 */
	0,
#endif
},
{
	BCMI_TSCO_DPLL_XGXS_TLB_RX_PRBS_CHK_LOCK_STS_DPLLr,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCO_DPLL_XGXS
	BCMI_TSCO_DPLL_XGXS_TLB_RX_PRBS_CHK_LOCK_STS_DPLLr_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"TLB_RX_PRBS_CHK_LOCK_STS_DPLLr",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"TLB_RX_PRBS_CHK_LOCK_STATUS",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCO_DPLL_XGXS_TLB_RX_PRBS_CHK_ERR_CNT_MSB_STS_DPLLr,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCO_DPLL_XGXS
	BCMI_TSCO_DPLL_XGXS_TLB_RX_PRBS_CHK_ERR_CNT_MSB_STS_DPLLr_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"TLB_RX_PRBS_CHK_ERR_CNT_MSB_STS_DPLLr",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"TLB_RX_PRBS_CHK_ERR_CNT_MSB_STATUS",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x8000, /* 32768 */
	0,
#endif
},
{
	BCMI_TSCO_DPLL_XGXS_TLB_RX_PRBS_CHK_ERR_CNT_LSB_STS_DPLLr,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCO_DPLL_XGXS
	BCMI_TSCO_DPLL_XGXS_TLB_RX_PRBS_CHK_ERR_CNT_LSB_STS_DPLLr_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"TLB_RX_PRBS_CHK_ERR_CNT_LSB_STS_DPLLr",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"TLB_RX_PRBS_CHK_ERR_CNT_LSB_STATUS",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCO_DPLL_XGXS_TLB_RX_PMD_RX_LOCK_STS_DPLLr,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCO_DPLL_XGXS
	BCMI_TSCO_DPLL_XGXS_TLB_RX_PMD_RX_LOCK_STS_DPLLr_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"TLB_RX_PMD_RX_LOCK_STS_DPLLr",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"TLB_RX_PMD_RX_LOCK_STATUS",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCO_DPLL_XGXS_TLB_RX_PRBS_BURST_ERR_LEN_STS_DPLLr,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCO_DPLL_XGXS
	BCMI_TSCO_DPLL_XGXS_TLB_RX_PRBS_BURST_ERR_LEN_STS_DPLLr_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"TLB_RX_PRBS_BURST_ERR_LEN_STS_DPLLr",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"TLB_RX_PRBS_BURST_ERR_LENGTH_STATUS",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCO_DPLL_XGXS_TLB_RX_MAX_PRBS_BURST_ERR_LEN_STS_DPLLr,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCO_DPLL_XGXS
	BCMI_TSCO_DPLL_XGXS_TLB_RX_MAX_PRBS_BURST_ERR_LEN_STS_DPLLr_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"TLB_RX_MAX_PRBS_BURST_ERR_LEN_STS_DPLLr",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"TLB_RX_MAX_PRBS_BURST_ERR_LENGTH_STATUS",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCO_DPLL_XGXS_TLB_TX_PATGEN_CFG_DPLLr,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCO_DPLL_XGXS
	BCMI_TSCO_DPLL_XGXS_TLB_TX_PATGEN_CFG_DPLLr_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"TLB_TX_PATGEN_CFG_DPLLr",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"TLB_TX_PATT_GEN_CONFIG",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0xb000, /* 45056 */
	0,
#endif
},
{
	BCMI_TSCO_DPLL_XGXS_TLB_TX_PRBS_GEN_CFG_DPLLr,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCO_DPLL_XGXS
	BCMI_TSCO_DPLL_XGXS_TLB_TX_PRBS_GEN_CFG_DPLLr_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"TLB_TX_PRBS_GEN_CFG_DPLLr",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"TLB_TX_PRBS_GEN_CONFIG",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x2800, /* 10240 */
	0,
#endif
},
{
	BCMI_TSCO_DPLL_XGXS_TLB_TX_RMT_LPBK_CFG_DPLLr,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCO_DPLL_XGXS
	BCMI_TSCO_DPLL_XGXS_TLB_TX_RMT_LPBK_CFG_DPLLr_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"TLB_TX_RMT_LPBK_CFG_DPLLr",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"TLB_TX_RMT_LPBK_CONFIG",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x2, /* 2 */
	0,
#endif
},
{
	BCMI_TSCO_DPLL_XGXS_TLB_TX_TLB_TX_MISC_CFG_DPLLr,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCO_DPLL_XGXS
	BCMI_TSCO_DPLL_XGXS_TLB_TX_TLB_TX_MISC_CFG_DPLLr_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"TLB_TX_TLB_TX_MISC_CFG_DPLLr",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"TLB_TX_TLB_TX_MISC_CONFIG",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x10, /* 16 */
	0,
#endif
},
{
	BCMI_TSCO_DPLL_XGXS_TLB_TX_TLB_TX_PAM4_CFG0_DPLLr,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCO_DPLL_XGXS
	BCMI_TSCO_DPLL_XGXS_TLB_TX_TLB_TX_PAM4_CFG0_DPLLr_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"TLB_TX_TLB_TX_PAM4_CFG0_DPLLr",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"TLB_TX_TLB_TX_PAM4_CONFIG_0",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCO_DPLL_XGXS_TLB_TX_RMT_LPBK_PD_STS_DPLLr,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCO_DPLL_XGXS
	BCMI_TSCO_DPLL_XGXS_TLB_TX_RMT_LPBK_PD_STS_DPLLr_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"TLB_TX_RMT_LPBK_PD_STS_DPLLr",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"TLB_TX_RMT_LPBK_PD_STATUS",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x2, /* 2 */
	0,
#endif
},
{
	BCMI_TSCO_DPLL_XGXS_CORE_PLL_TOP_USER_CTL_DPLLr,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCO_DPLL_XGXS
	BCMI_TSCO_DPLL_XGXS_CORE_PLL_TOP_USER_CTL_DPLLr_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"CORE_PLL_TOP_USER_CTL_DPLLr",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"CORE_PLL_COM_TOP_USER_CONTROL",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCO_DPLL_XGXS_CORE_PLL_UC_ACK_CORE_CTL_DPLLr,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCO_DPLL_XGXS
	BCMI_TSCO_DPLL_XGXS_CORE_PLL_UC_ACK_CORE_CTL_DPLLr_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"CORE_PLL_UC_ACK_CORE_CTL_DPLLr",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"CORE_PLL_COM_UC_ACK_CORE_CONTROL",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCO_DPLL_XGXS_CORE_PLL_PLL_DP_RST_ST_STS_DPLLr,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCO_DPLL_XGXS
	BCMI_TSCO_DPLL_XGXS_CORE_PLL_PLL_DP_RST_ST_STS_DPLLr_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"CORE_PLL_PLL_DP_RST_ST_STS_DPLLr",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"CORE_PLL_COM_PLL_DP_RESET_STATE_STATUS",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x7, /* 7 */
	0,
#endif
},
{
	BCMI_TSCO_DPLL_XGXS_CORE_PLL_PLL_CFG_FWAPI_DATA0_DPLLr,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCO_DPLL_XGXS
	BCMI_TSCO_DPLL_XGXS_CORE_PLL_PLL_CFG_FWAPI_DATA0_DPLLr_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"CORE_PLL_PLL_CFG_FWAPI_DATA0_DPLLr",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"CORE_PLL_COM_PLL_CFG_FWAPI_DATA0",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCO_DPLL_XGXS_CORE_PLL_PLL_CFG_FWAPI_DATA1_DPLLr,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCO_DPLL_XGXS
	BCMI_TSCO_DPLL_XGXS_CORE_PLL_PLL_CFG_FWAPI_DATA1_DPLLr_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"CORE_PLL_PLL_CFG_FWAPI_DATA1_DPLLr",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"CORE_PLL_COM_PLL_CFG_FWAPI_DATA1",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCO_DPLL_XGXS_LN_ADDR0_DPLLr,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCO_DPLL_XGXS
	BCMI_TSCO_DPLL_XGXS_LN_ADDR0_DPLLr_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"LN_ADDR0_DPLLr",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"DIG_COM_B_LANE_ADDR_0",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCO_DPLL_XGXS_LN_ADDR1_DPLLr,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCO_DPLL_XGXS
	BCMI_TSCO_DPLL_XGXS_LN_ADDR1_DPLLr_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"LN_ADDR1_DPLLr",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"DIG_COM_B_LANE_ADDR_1",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x101, /* 257 */
	0,
#endif
},
{
	BCMI_TSCO_DPLL_XGXS_LN_ADDR2_DPLLr,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCO_DPLL_XGXS
	BCMI_TSCO_DPLL_XGXS_LN_ADDR2_DPLLr_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"LN_ADDR2_DPLLr",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"DIG_COM_B_LANE_ADDR_2",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x202, /* 514 */
	0,
#endif
},
{
	BCMI_TSCO_DPLL_XGXS_LN_ADDR3_DPLLr,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCO_DPLL_XGXS
	BCMI_TSCO_DPLL_XGXS_LN_ADDR3_DPLLr_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"LN_ADDR3_DPLLr",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"DIG_COM_B_LANE_ADDR_3",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x303, /* 771 */
	0,
#endif
},
{
	BCMI_TSCO_DPLL_XGXS_LN_ADDR4_DPLLr,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCO_DPLL_XGXS
	BCMI_TSCO_DPLL_XGXS_LN_ADDR4_DPLLr_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"LN_ADDR4_DPLLr",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"DIG_COM_B_LANE_ADDR_4",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x404, /* 1028 */
	0,
#endif
},
{
	BCMI_TSCO_DPLL_XGXS_LN_ADDR5_DPLLr,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCO_DPLL_XGXS
	BCMI_TSCO_DPLL_XGXS_LN_ADDR5_DPLLr_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"LN_ADDR5_DPLLr",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"DIG_COM_B_LANE_ADDR_5",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x505, /* 1285 */
	0,
#endif
},
{
	BCMI_TSCO_DPLL_XGXS_LN_ADDR6_DPLLr,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCO_DPLL_XGXS
	BCMI_TSCO_DPLL_XGXS_LN_ADDR6_DPLLr_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"LN_ADDR6_DPLLr",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"DIG_COM_B_LANE_ADDR_6",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x606, /* 1542 */
	0,
#endif
},
{
	BCMI_TSCO_DPLL_XGXS_LN_ADDR7_DPLLr,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCO_DPLL_XGXS
	BCMI_TSCO_DPLL_XGXS_LN_ADDR7_DPLLr_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"LN_ADDR7_DPLLr",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"DIG_COM_B_LANE_ADDR_7",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x707, /* 1799 */
	0,
#endif
},
{
	BCMI_TSCO_DPLL_XGXS_RX_LN_CLK_RST_N_PWRDWN_CTL_DPLLr,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCO_DPLL_XGXS
	BCMI_TSCO_DPLL_XGXS_RX_LN_CLK_RST_N_PWRDWN_CTL_DPLLr_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"RX_LN_CLK_RST_N_PWRDWN_CTL_DPLLr",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"RX_CKRST_CTRL_RX_LANE_CLK_RESET_N_POWERDOWN_CONTROL",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCO_DPLL_XGXS_RX_LN_AFE_RST_PWRDWN_CTL_CTL_DPLLr,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCO_DPLL_XGXS
	BCMI_TSCO_DPLL_XGXS_RX_LN_AFE_RST_PWRDWN_CTL_CTL_DPLLr_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"RX_LN_AFE_RST_PWRDWN_CTL_CTL_DPLLr",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"RX_CKRST_CTRL_RX_LANE_AFE_RESET_PWRDWN_CONTROL_CONTROL",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCO_DPLL_XGXS_RX_LN_RST_N_PWRDN_PIN_KILL_CTL_DPLLr,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCO_DPLL_XGXS
	BCMI_TSCO_DPLL_XGXS_RX_LN_RST_N_PWRDN_PIN_KILL_CTL_DPLLr_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"RX_LN_RST_N_PWRDN_PIN_KILL_CTL_DPLLr",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"RX_CKRST_CTRL_RX_LANE_RESET_N_PWRDN_PIN_KILL_CONTROL",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCO_DPLL_XGXS_RX_LN_DBG_RST_CTL_DPLLr,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCO_DPLL_XGXS
	BCMI_TSCO_DPLL_XGXS_RX_LN_DBG_RST_CTL_DPLLr_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"RX_LN_DBG_RST_CTL_DPLLr",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"RX_CKRST_CTRL_RX_LANE_DEBUG_RESET_CONTROL",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x3, /* 3 */
	0,
#endif
},
{
	BCMI_TSCO_DPLL_XGXS_RX_PMD_LN_MODE_CTL_DPLLr,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCO_DPLL_XGXS
	BCMI_TSCO_DPLL_XGXS_RX_PMD_LN_MODE_CTL_DPLLr_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"RX_PMD_LN_MODE_CTL_DPLLr",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"RX_CKRST_CTRL_RX_PMD_LANE_MODE_CONTROL",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCO_DPLL_XGXS_RX_CLK_N_RST_DBG_CTL_DPLLr,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCO_DPLL_XGXS
	BCMI_TSCO_DPLL_XGXS_RX_CLK_N_RST_DBG_CTL_DPLLr_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"RX_CLK_N_RST_DBG_CTL_DPLLr",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"RX_CKRST_CTRL_RX_CLOCK_N_RESET_DEBUG_CONTROL",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCO_DPLL_XGXS_RX_PMD_LN_MODE_STS_DPLLr,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCO_DPLL_XGXS
	BCMI_TSCO_DPLL_XGXS_RX_PMD_LN_MODE_STS_DPLLr_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"RX_PMD_LN_MODE_STS_DPLLr",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"RX_CKRST_CTRL_RX_PMD_LANE_MODE_STATUS",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCO_DPLL_XGXS_LN_CFG_FWAPI_DATA0_DPLLr,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCO_DPLL_XGXS
	BCMI_TSCO_DPLL_XGXS_LN_CFG_FWAPI_DATA0_DPLLr_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"LN_CFG_FWAPI_DATA0_DPLLr",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"RX_CKRST_CTRL_LANE_CFG_FWAPI_DATA0",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCO_DPLL_XGXS_LN_CFG_FWAPI_DATA1_DPLLr,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCO_DPLL_XGXS
	BCMI_TSCO_DPLL_XGXS_LN_CFG_FWAPI_DATA1_DPLLr_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"LN_CFG_FWAPI_DATA1_DPLLr",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"RX_CKRST_CTRL_LANE_CFG_FWAPI_DATA1",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCO_DPLL_XGXS_TX_LN_CLK_RST_N_PWRDWN_CTL_DPLLr,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCO_DPLL_XGXS
	BCMI_TSCO_DPLL_XGXS_TX_LN_CLK_RST_N_PWRDWN_CTL_DPLLr_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"TX_LN_CLK_RST_N_PWRDWN_CTL_DPLLr",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"TX_CKRST_CTRL_TX_LANE_CLK_RESET_N_POWERDOWN_CONTROL",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCO_DPLL_XGXS_TX_LN_AFE_RST_PWRDWN_CTL_CTL_DPLLr,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCO_DPLL_XGXS
	BCMI_TSCO_DPLL_XGXS_TX_LN_AFE_RST_PWRDWN_CTL_CTL_DPLLr_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"TX_LN_AFE_RST_PWRDWN_CTL_CTL_DPLLr",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"TX_CKRST_CTRL_TX_LANE_AFE_RESET_PWRDWN_CONTROL_CONTROL",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCO_DPLL_XGXS_TX_LN_RST_N_PWRDN_PIN_KILL_CTL_DPLLr,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCO_DPLL_XGXS
	BCMI_TSCO_DPLL_XGXS_TX_LN_RST_N_PWRDN_PIN_KILL_CTL_DPLLr_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"TX_LN_RST_N_PWRDN_PIN_KILL_CTL_DPLLr",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"TX_CKRST_CTRL_TX_LANE_RESET_N_PWRDN_PIN_KILL_CONTROL",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCO_DPLL_XGXS_TX_LN_DBG_RST_CTL_DPLLr,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCO_DPLL_XGXS
	BCMI_TSCO_DPLL_XGXS_TX_LN_DBG_RST_CTL_DPLLr_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"TX_LN_DBG_RST_CTL_DPLLr",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"TX_CKRST_CTRL_TX_LANE_DEBUG_RESET_CONTROL",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x3, /* 3 */
	0,
#endif
},
{
	BCMI_TSCO_DPLL_XGXS_TX_PMD_LN_MODE_CTL_DPLLr,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCO_DPLL_XGXS
	BCMI_TSCO_DPLL_XGXS_TX_PMD_LN_MODE_CTL_DPLLr_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"TX_PMD_LN_MODE_CTL_DPLLr",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"TX_CKRST_CTRL_TX_PMD_LANE_MODE_CONTROL",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCO_DPLL_XGXS_TX_CLK_N_RST_DBG_CTL_DPLLr,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCO_DPLL_XGXS
	BCMI_TSCO_DPLL_XGXS_TX_CLK_N_RST_DBG_CTL_DPLLr_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"TX_CLK_N_RST_DBG_CTL_DPLLr",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"TX_CKRST_CTRL_TX_CLOCK_N_RESET_DEBUG_CONTROL",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCO_DPLL_XGXS_TX_PMD_LN_MODE_STS_DPLLr,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCO_DPLL_XGXS
	BCMI_TSCO_DPLL_XGXS_TX_PMD_LN_MODE_STS_DPLLr_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"TX_PMD_LN_MODE_STS_DPLLr",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"TX_CKRST_CTRL_TX_PMD_LANE_MODE_STATUS",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCO_DPLL_XGXS_TX_CLK_N_RST_MISC_CTL_DPLLr,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCO_DPLL_XGXS
	BCMI_TSCO_DPLL_XGXS_TX_CLK_N_RST_MISC_CTL_DPLLr_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"TX_CLK_N_RST_MISC_CTL_DPLLr",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"TX_CKRST_CTRL_TX_CLOCK_N_RESET_MISC_CONTROL",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x1, /* 1 */
	0,
#endif
},
{
	BCMI_TSCO_DPLL_XGXS_RXCOM_OSR_MODE_CTL_DPLLr,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCO_DPLL_XGXS
	BCMI_TSCO_DPLL_XGXS_RXCOM_OSR_MODE_CTL_DPLLr_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"RXCOM_OSR_MODE_CTL_DPLLr",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"RXCOM_CKRST_CTRL_RXCOM_OSR_MODE_CONTROL",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCO_DPLL_XGXS_RXCOM_LN_CLK_RST_N_PWRDWN_CTL_DPLLr,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCO_DPLL_XGXS
	BCMI_TSCO_DPLL_XGXS_RXCOM_LN_CLK_RST_N_PWRDWN_CTL_DPLLr_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"RXCOM_LN_CLK_RST_N_PWRDWN_CTL_DPLLr",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"RXCOM_CKRST_CTRL_RXCOM_LANE_CLK_RESET_N_POWERDOWN_CONTROL",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCO_DPLL_XGXS_RXCOM_LN_RST_N_PWRDN_PIN_KILL_CTL_DPLLr,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCO_DPLL_XGXS
	BCMI_TSCO_DPLL_XGXS_RXCOM_LN_RST_N_PWRDN_PIN_KILL_CTL_DPLLr_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"RXCOM_LN_RST_N_PWRDN_PIN_KILL_CTL_DPLLr",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"RXCOM_CKRST_CTRL_RXCOM_LANE_RESET_N_PWRDN_PIN_KILL_CONTROL",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCO_DPLL_XGXS_RXCOM_UC_ACK_LN_CTL_DPLLr,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCO_DPLL_XGXS
	BCMI_TSCO_DPLL_XGXS_RXCOM_UC_ACK_LN_CTL_DPLLr_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"RXCOM_UC_ACK_LN_CTL_DPLLr",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"RXCOM_CKRST_CTRL_RXCOM_UC_ACK_LANE_CONTROL",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCO_DPLL_XGXS_RXCOM_LN_RST_OCC_CTL_DPLLr,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCO_DPLL_XGXS
	BCMI_TSCO_DPLL_XGXS_RXCOM_LN_RST_OCC_CTL_DPLLr_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"RXCOM_LN_RST_OCC_CTL_DPLLr",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"RXCOM_CKRST_CTRL_RXCOM_LANE_REG_RESET_OCCURRED_CONTROL",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x1, /* 1 */
	0,
#endif
},
{
	BCMI_TSCO_DPLL_XGXS_RXCOM_PLL_SEL_CTL_DPLLr,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCO_DPLL_XGXS
	BCMI_TSCO_DPLL_XGXS_RXCOM_PLL_SEL_CTL_DPLLr_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"RXCOM_PLL_SEL_CTL_DPLLr",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"RXCOM_CKRST_CTRL_RXCOM_PLL_SELECT_CONTROL",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCO_DPLL_XGXS_RXCOM_LN_DP_RST_ST_STS_DPLLr,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCO_DPLL_XGXS
	BCMI_TSCO_DPLL_XGXS_RXCOM_LN_DP_RST_ST_STS_DPLLr_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"RXCOM_LN_DP_RST_ST_STS_DPLLr",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"RXCOM_CKRST_CTRL_RXCOM_LANE_DP_RESET_STATE_STATUS",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x7, /* 7 */
	0,
#endif
},
{
	BCMI_TSCO_DPLL_XGXS_RXCOM_MCST_MASK_CTL_DPLLr,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCO_DPLL_XGXS
	BCMI_TSCO_DPLL_XGXS_RXCOM_MCST_MASK_CTL_DPLLr_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"RXCOM_MCST_MASK_CTL_DPLLr",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"RXCOM_CKRST_CTRL_RXCOM_MULTICAST_MASK_CONTROL",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCO_DPLL_XGXS_RXCOM_OSR_MODE_STS_MC_MASK_DPLLr,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCO_DPLL_XGXS
	BCMI_TSCO_DPLL_XGXS_RXCOM_OSR_MODE_STS_MC_MASK_DPLLr_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"RXCOM_OSR_MODE_STS_MC_MASK_DPLLr",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"RXCOM_CKRST_CTRL_RXCOM_OSR_MODE_STATUS_MC_MASK",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCO_DPLL_XGXS_RXCOM_AFE_RST_PWRDN_OSR_MODE_PIN_STS_DPLLr,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCO_DPLL_XGXS
	BCMI_TSCO_DPLL_XGXS_RXCOM_AFE_RST_PWRDN_OSR_MODE_PIN_STS_DPLLr_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"RXCOM_AFE_RST_PWRDN_OSR_MODE_PIN_STS_DPLLr",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"RXCOM_CKRST_CTRL_RXCOM_AFE_RESET_PWRDN_OSR_MODE_PIN_STATUS",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCO_DPLL_XGXS_RXCOM_LN_S_RSTB_CTL_DPLLr,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCO_DPLL_XGXS
	BCMI_TSCO_DPLL_XGXS_RXCOM_LN_S_RSTB_CTL_DPLLr_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"RXCOM_LN_S_RSTB_CTL_DPLLr",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"RXCOM_CKRST_CTRL_RXCOM_LN_S_RSTB_CONTROL",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x1, /* 1 */
	0,
#endif
},
{
	BCMI_TSCO_DPLL_XGXS_TXCOM_OSR_MODE_CTL_DPLLr,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCO_DPLL_XGXS
	BCMI_TSCO_DPLL_XGXS_TXCOM_OSR_MODE_CTL_DPLLr_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"TXCOM_OSR_MODE_CTL_DPLLr",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"TXCOM_CKRST_CTRL_TXCOM_OSR_MODE_CONTROL",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCO_DPLL_XGXS_TXCOM_LN_CLK_RST_N_PWRDWN_CTL_DPLLr,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCO_DPLL_XGXS
	BCMI_TSCO_DPLL_XGXS_TXCOM_LN_CLK_RST_N_PWRDWN_CTL_DPLLr_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"TXCOM_LN_CLK_RST_N_PWRDWN_CTL_DPLLr",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"TXCOM_CKRST_CTRL_TXCOM_LANE_CLK_RESET_N_POWERDOWN_CONTROL",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCO_DPLL_XGXS_TXCOM_LN_RST_N_PWRDN_PIN_KILL_CTL_DPLLr,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCO_DPLL_XGXS
	BCMI_TSCO_DPLL_XGXS_TXCOM_LN_RST_N_PWRDN_PIN_KILL_CTL_DPLLr_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"TXCOM_LN_RST_N_PWRDN_PIN_KILL_CTL_DPLLr",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"TXCOM_CKRST_CTRL_TXCOM_LANE_RESET_N_PWRDN_PIN_KILL_CONTROL",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCO_DPLL_XGXS_TXCOM_UC_ACK_LN_CTL_DPLLr,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCO_DPLL_XGXS
	BCMI_TSCO_DPLL_XGXS_TXCOM_UC_ACK_LN_CTL_DPLLr_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"TXCOM_UC_ACK_LN_CTL_DPLLr",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"TXCOM_CKRST_CTRL_TXCOM_UC_ACK_LANE_CONTROL",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCO_DPLL_XGXS_TXCOM_LN_RST_OCC_CTL_DPLLr,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCO_DPLL_XGXS
	BCMI_TSCO_DPLL_XGXS_TXCOM_LN_RST_OCC_CTL_DPLLr_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"TXCOM_LN_RST_OCC_CTL_DPLLr",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"TXCOM_CKRST_CTRL_TXCOM_LANE_REG_RESET_OCCURRED_CONTROL",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x1, /* 1 */
	0,
#endif
},
{
	BCMI_TSCO_DPLL_XGXS_TXCOM_PLL_SEL_CTL_DPLLr,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCO_DPLL_XGXS
	BCMI_TSCO_DPLL_XGXS_TXCOM_PLL_SEL_CTL_DPLLr_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"TXCOM_PLL_SEL_CTL_DPLLr",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"TXCOM_CKRST_CTRL_TXCOM_PLL_SELECT_CONTROL",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCO_DPLL_XGXS_TXCOM_LN_DP_RST_ST_STS_DPLLr,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCO_DPLL_XGXS
	BCMI_TSCO_DPLL_XGXS_TXCOM_LN_DP_RST_ST_STS_DPLLr_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"TXCOM_LN_DP_RST_ST_STS_DPLLr",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"TXCOM_CKRST_CTRL_TXCOM_LANE_DP_RESET_STATE_STATUS",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x7, /* 7 */
	0,
#endif
},
{
	BCMI_TSCO_DPLL_XGXS_TXCOM_MCST_MASK_CTL_DPLLr,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCO_DPLL_XGXS
	BCMI_TSCO_DPLL_XGXS_TXCOM_MCST_MASK_CTL_DPLLr_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"TXCOM_MCST_MASK_CTL_DPLLr",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"TXCOM_CKRST_CTRL_TXCOM_MULTICAST_MASK_CONTROL",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCO_DPLL_XGXS_TXCOM_OSR_MODE_STS_MC_MASK_DPLLr,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCO_DPLL_XGXS
	BCMI_TSCO_DPLL_XGXS_TXCOM_OSR_MODE_STS_MC_MASK_DPLLr_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"TXCOM_OSR_MODE_STS_MC_MASK_DPLLr",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"TXCOM_CKRST_CTRL_TXCOM_OSR_MODE_STATUS_MC_MASK",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCO_DPLL_XGXS_TXCOM_AFE_RST_PWRDN_OSR_MODE_PIN_STS_DPLLr,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCO_DPLL_XGXS
	BCMI_TSCO_DPLL_XGXS_TXCOM_AFE_RST_PWRDN_OSR_MODE_PIN_STS_DPLLr_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"TXCOM_AFE_RST_PWRDN_OSR_MODE_PIN_STS_DPLLr",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"TXCOM_CKRST_CTRL_TXCOM_AFE_RESET_PWRDN_OSR_MODE_PIN_STATUS",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCO_DPLL_XGXS_TXCOM_LN_S_RSTB_CTL_DPLLr,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCO_DPLL_XGXS
	BCMI_TSCO_DPLL_XGXS_TXCOM_LN_S_RSTB_CTL_DPLLr_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"TXCOM_LN_S_RSTB_CTL_DPLLr",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"TXCOM_CKRST_CTRL_TXCOM_LN_S_RSTB_CONTROL",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x1, /* 1 */
	0,
#endif
},
{
	BCMI_TSCO_DPLL_XGXS_TLB_RX_B_TLB_RX_B_STS7_DPLLr,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCO_DPLL_XGXS
	BCMI_TSCO_DPLL_XGXS_TLB_RX_B_TLB_RX_B_STS7_DPLLr_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"TLB_RX_B_TLB_RX_B_STS7_DPLLr",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"TLB_RX_B_TLB_RX_B_STATUS_7",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCO_DPLL_XGXS_TLB_RX_C_TLB_RX_C_CFG0_DPLLr,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCO_DPLL_XGXS
	BCMI_TSCO_DPLL_XGXS_TLB_RX_C_TLB_RX_C_CFG0_DPLLr_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"TLB_RX_C_TLB_RX_C_CFG0_DPLLr",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"TLB_RX_C_TLB_RX_C_CONFIG_0",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x453c, /* 17724 */
	0,
#endif
},
{
	BCMI_TSCO_DPLL_XGXS_TLB_RX_C_TLB_RX_C_CFG1_DPLLr,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCO_DPLL_XGXS
	BCMI_TSCO_DPLL_XGXS_TLB_RX_C_TLB_RX_C_CFG1_DPLLr_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"TLB_RX_C_TLB_RX_C_CFG1_DPLLr",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"TLB_RX_C_TLB_RX_C_CONFIG_1",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0xc, /* 12 */
	0,
#endif
},
{
	BCMI_TSCO_DPLL_XGXS_TLB_RX_C_ERR_CTR_MON_CTL0_DPLLr,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCO_DPLL_XGXS
	BCMI_TSCO_DPLL_XGXS_TLB_RX_C_ERR_CTR_MON_CTL0_DPLLr_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"TLB_RX_C_ERR_CTR_MON_CTL0_DPLLr",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"TLB_RX_C_ERROR_COUNTER_MON_CTRL_0",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x1102, /* 4354 */
	0,
#endif
},
{
	BCMI_TSCO_DPLL_XGXS_TLB_RX_C_ERR_CTR_MON_CTL1_DPLLr,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCO_DPLL_XGXS
	BCMI_TSCO_DPLL_XGXS_TLB_RX_C_ERR_CTR_MON_CTL1_DPLLr_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"TLB_RX_C_ERR_CTR_MON_CTL1_DPLLr",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"TLB_RX_C_ERROR_COUNTER_MON_CTRL_1",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCO_DPLL_XGXS_TLB_RX_C_ERR_MON_TMR_CTL_DPLLr,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCO_DPLL_XGXS
	BCMI_TSCO_DPLL_XGXS_TLB_RX_C_ERR_MON_TMR_CTL_DPLLr_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"TLB_RX_C_ERR_MON_TMR_CTL_DPLLr",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"TLB_RX_C_ERROR_MON_TIMER_CONTROL",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x1, /* 1 */
	0,
#endif
},
{
	BCMI_TSCO_DPLL_XGXS_TLB_RX_C_ERR_ANALYZER_CTR_MON_LSB_THR_DPLLr,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCO_DPLL_XGXS
	BCMI_TSCO_DPLL_XGXS_TLB_RX_C_ERR_ANALYZER_CTR_MON_LSB_THR_DPLLr_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"TLB_RX_C_ERR_ANALYZER_CTR_MON_LSB_THR_DPLLr",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"TLB_RX_C_ERROR_ANALYZER_COUNTER_MON_LSB_THRESH",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCO_DPLL_XGXS_TLB_RX_C_ERR_ANALYZER_CTR_MON_MSB_THR_DPLLr,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCO_DPLL_XGXS
	BCMI_TSCO_DPLL_XGXS_TLB_RX_C_ERR_ANALYZER_CTR_MON_MSB_THR_DPLLr_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"TLB_RX_C_ERR_ANALYZER_CTR_MON_MSB_THR_DPLLr",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"TLB_RX_C_ERROR_ANALYZER_COUNTER_MON_MSB_THRESH",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCO_DPLL_XGXS_TLB_RX_C_PRBS_ERR_CTR_MON_THR_DPLLr,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCO_DPLL_XGXS
	BCMI_TSCO_DPLL_XGXS_TLB_RX_C_PRBS_ERR_CTR_MON_THR_DPLLr_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"TLB_RX_C_PRBS_ERR_CTR_MON_THR_DPLLr",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"TLB_RX_C_PRBS_ERROR_COUNTER_MON_THRESH",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCO_DPLL_XGXS_TLB_RX_C_ERR_ANALYZER_CTR_LSB_STS_DPLLr,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCO_DPLL_XGXS
	BCMI_TSCO_DPLL_XGXS_TLB_RX_C_ERR_ANALYZER_CTR_LSB_STS_DPLLr_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"TLB_RX_C_ERR_ANALYZER_CTR_LSB_STS_DPLLr",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"TLB_RX_C_ERROR_ANALYZER_COUNTER_LSB_STATUS",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCO_DPLL_XGXS_TLB_RX_C_ERR_ANALYZER_CTR_MSB_STS_DPLLr,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCO_DPLL_XGXS
	BCMI_TSCO_DPLL_XGXS_TLB_RX_C_ERR_ANALYZER_CTR_MSB_STS_DPLLr_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"TLB_RX_C_ERR_ANALYZER_CTR_MSB_STS_DPLLr",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"TLB_RX_C_ERROR_ANALYZER_COUNTER_MSB_STATUS",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCO_DPLL_XGXS_TLB_RX_C_ERR_ANALYZER_CTR_MON_STS_DPLLr,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCO_DPLL_XGXS
	BCMI_TSCO_DPLL_XGXS_TLB_RX_C_ERR_ANALYZER_CTR_MON_STS_DPLLr_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"TLB_RX_C_ERR_ANALYZER_CTR_MON_STS_DPLLr",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"TLB_RX_C_ERROR_ANALYZER_COUNTER_MON_STATUS",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCO_DPLL_XGXS_TLB_RX_C_PRBS_ERR_CTR_MON_STS_DPLLr,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCO_DPLL_XGXS
	BCMI_TSCO_DPLL_XGXS_TLB_RX_C_PRBS_ERR_CTR_MON_STS_DPLLr_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"TLB_RX_C_PRBS_ERR_CTR_MON_STS_DPLLr",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"TLB_RX_C_PRBS_ERROR_COUNTER_MON_STATUS",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCO_DPLL_XGXS_TLB_RX_C_ERR_MON_TMR_STS_DPLLr,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCO_DPLL_XGXS
	BCMI_TSCO_DPLL_XGXS_TLB_RX_C_ERR_MON_TMR_STS_DPLLr_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"TLB_RX_C_ERR_MON_TMR_STS_DPLLr",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"TLB_RX_C_ERROR_MON_TIMER_STATUS",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCO_DPLL_XGXS_UC_CLK_CTL0_DPLLr,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCO_DPLL_XGXS
	BCMI_TSCO_DPLL_XGXS_UC_CLK_CTL0_DPLLr_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"UC_CLK_CTL0_DPLLr",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"MICRO_A_CLOCK_CONTROL0",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCO_DPLL_XGXS_UC_RST_CTL0_DPLLr,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCO_DPLL_XGXS
	BCMI_TSCO_DPLL_XGXS_UC_RST_CTL0_DPLLr_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"UC_RST_CTL0_DPLLr",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"MICRO_A_RESET_CONTROL0",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x4000, /* 16384 */
	0,
#endif
},
{
	BCMI_TSCO_DPLL_XGXS_UC_AHB_CTL0_DPLLr,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCO_DPLL_XGXS
	BCMI_TSCO_DPLL_XGXS_UC_AHB_CTL0_DPLLr_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"UC_AHB_CTL0_DPLLr",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"MICRO_A_AHB_CONTROL0",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCO_DPLL_XGXS_UC_AHB_STS0_DPLLr,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCO_DPLL_XGXS
	BCMI_TSCO_DPLL_XGXS_UC_AHB_STS0_DPLLr_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"UC_AHB_STS0_DPLLr",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"MICRO_A_AHB_STATUS0",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCO_DPLL_XGXS_UC_AHB_WRADDR_LSW_DPLLr,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCO_DPLL_XGXS
	BCMI_TSCO_DPLL_XGXS_UC_AHB_WRADDR_LSW_DPLLr_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"UC_AHB_WRADDR_LSW_DPLLr",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"MICRO_A_AHB_WRADDR_LSW",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCO_DPLL_XGXS_UC_AHB_WRADDR_MSW_DPLLr,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCO_DPLL_XGXS
	BCMI_TSCO_DPLL_XGXS_UC_AHB_WRADDR_MSW_DPLLr_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"UC_AHB_WRADDR_MSW_DPLLr",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"MICRO_A_AHB_WRADDR_MSW",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCO_DPLL_XGXS_UC_AHB_WRDATA_LSW_DPLLr,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCO_DPLL_XGXS
	BCMI_TSCO_DPLL_XGXS_UC_AHB_WRDATA_LSW_DPLLr_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"UC_AHB_WRDATA_LSW_DPLLr",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"MICRO_A_AHB_WRDATA_LSW",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCO_DPLL_XGXS_UC_AHB_WRDATA_MSW_DPLLr,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCO_DPLL_XGXS
	BCMI_TSCO_DPLL_XGXS_UC_AHB_WRDATA_MSW_DPLLr_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"UC_AHB_WRDATA_MSW_DPLLr",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"MICRO_A_AHB_WRDATA_MSW",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCO_DPLL_XGXS_UC_AHB_RDADDR_LSW_DPLLr,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCO_DPLL_XGXS
	BCMI_TSCO_DPLL_XGXS_UC_AHB_RDADDR_LSW_DPLLr_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"UC_AHB_RDADDR_LSW_DPLLr",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"MICRO_A_AHB_RDADDR_LSW",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCO_DPLL_XGXS_UC_AHB_RDADDR_MSW_DPLLr,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCO_DPLL_XGXS
	BCMI_TSCO_DPLL_XGXS_UC_AHB_RDADDR_MSW_DPLLr_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"UC_AHB_RDADDR_MSW_DPLLr",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"MICRO_A_AHB_RDADDR_MSW",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCO_DPLL_XGXS_UC_AHB_RDDATA_LSW_DPLLr,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCO_DPLL_XGXS
	BCMI_TSCO_DPLL_XGXS_UC_AHB_RDDATA_LSW_DPLLr_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"UC_AHB_RDDATA_LSW_DPLLr",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"MICRO_A_AHB_RDDATA_LSW",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCO_DPLL_XGXS_UC_AHB_RDDATA_MSW_DPLLr,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCO_DPLL_XGXS
	BCMI_TSCO_DPLL_XGXS_UC_AHB_RDDATA_MSW_DPLLr_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"UC_AHB_RDDATA_MSW_DPLLr",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"MICRO_A_AHB_RDDATA_MSW",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCO_DPLL_XGXS_UC_PRAMIF_CTL0_DPLLr,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCO_DPLL_XGXS
	BCMI_TSCO_DPLL_XGXS_UC_PRAMIF_CTL0_DPLLr_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"UC_PRAMIF_CTL0_DPLLr",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"MICRO_A_PRAMIF_CONTROL0",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCO_DPLL_XGXS_UC_PRAMIF_AHB_WRADDR_LSW_DPLLr,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCO_DPLL_XGXS
	BCMI_TSCO_DPLL_XGXS_UC_PRAMIF_AHB_WRADDR_LSW_DPLLr_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"UC_PRAMIF_AHB_WRADDR_LSW_DPLLr",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"MICRO_A_PRAMIF_AHB_WRADDR_LSW",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCO_DPLL_XGXS_UC_PRAMIF_AHB_WRADDR_MSW_DPLLr,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCO_DPLL_XGXS
	BCMI_TSCO_DPLL_XGXS_UC_PRAMIF_AHB_WRADDR_MSW_DPLLr_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"UC_PRAMIF_AHB_WRADDR_MSW_DPLLr",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"MICRO_A_PRAMIF_AHB_WRADDR_MSW",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCO_DPLL_XGXS_UC_PVT_STS0_DPLLr,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCO_DPLL_XGXS
	BCMI_TSCO_DPLL_XGXS_UC_PVT_STS0_DPLLr_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"UC_PVT_STS0_DPLLr",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"MICRO_B_PVT_STATUS0",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCO_DPLL_XGXS_UC_RMI_AHB_CTL1_DPLLr,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCO_DPLL_XGXS
	BCMI_TSCO_DPLL_XGXS_UC_RMI_AHB_CTL1_DPLLr_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"UC_RMI_AHB_CTL1_DPLLr",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"MICRO_B_RMI_AHB_CONTROL1",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCO_DPLL_XGXS_UC_RMI_AHB_STS1_DPLLr,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCO_DPLL_XGXS
	BCMI_TSCO_DPLL_XGXS_UC_RMI_AHB_STS1_DPLLr_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"UC_RMI_AHB_STS1_DPLLr",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"MICRO_B_RMI_AHB_STATUS1",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCO_DPLL_XGXS_UC_RMI_RA_AINC_NXT_WRADDR_LSW_DPLLr,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCO_DPLL_XGXS
	BCMI_TSCO_DPLL_XGXS_UC_RMI_RA_AINC_NXT_WRADDR_LSW_DPLLr_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"UC_RMI_RA_AINC_NXT_WRADDR_LSW_DPLLr",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"MICRO_B_RMI_RA_AUTOINC_NXT_WRADDR_LSW",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCO_DPLL_XGXS_UC_RMI_RA_AINC_NXT_RDADDR_LSW_DPLLr,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCO_DPLL_XGXS
	BCMI_TSCO_DPLL_XGXS_UC_RMI_RA_AINC_NXT_RDADDR_LSW_DPLLr_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"UC_RMI_RA_AINC_NXT_RDADDR_LSW_DPLLr",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"MICRO_B_RMI_RA_AUTOINC_NXT_RDADDR_LSW",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCO_DPLL_XGXS_UC_RMI_PR_AINC_NXT_WRADDR_LSW_DPLLr,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCO_DPLL_XGXS
	BCMI_TSCO_DPLL_XGXS_UC_RMI_PR_AINC_NXT_WRADDR_LSW_DPLLr_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"UC_RMI_PR_AINC_NXT_WRADDR_LSW_DPLLr",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"MICRO_B_RMI_PR_AUTOINC_NXT_WRADDR_LSW",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCO_DPLL_XGXS_UC_RMI_PVT_CTL0_DPLLr,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCO_DPLL_XGXS
	BCMI_TSCO_DPLL_XGXS_UC_RMI_PVT_CTL0_DPLLr_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"UC_RMI_PVT_CTL0_DPLLr",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"MICRO_B_RMI_PVT_CONTROL0",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCO_DPLL_XGXS_UC_RMI_RAM_CR_CRCCTL0_DPLLr,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCO_DPLL_XGXS
	BCMI_TSCO_DPLL_XGXS_UC_RMI_RAM_CR_CRCCTL0_DPLLr_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"UC_RMI_RAM_CR_CRCCTL0_DPLLr",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"MICRO_B_RMI_RAM_CR_CRCCONTROL0",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x3, /* 3 */
	0,
#endif
},
{
	BCMI_TSCO_DPLL_XGXS_UC_RMI_RAM_CR_CRCSTS0_DPLLr,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCO_DPLL_XGXS
	BCMI_TSCO_DPLL_XGXS_UC_RMI_RAM_CR_CRCSTS0_DPLLr_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"UC_RMI_RAM_CR_CRCSTS0_DPLLr",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"MICRO_B_RMI_RAM_CR_CRCSTATUS0",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0xffff, /* 65535 */
	0,
#endif
},
{
	BCMI_TSCO_DPLL_XGXS_UC_RMI_UC_HARDFAULT_CTL0_DPLLr,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCO_DPLL_XGXS
	BCMI_TSCO_DPLL_XGXS_UC_RMI_UC_HARDFAULT_CTL0_DPLLr_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"UC_RMI_UC_HARDFAULT_CTL0_DPLLr",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"MICRO_B_RMI_MICRO_HARDFAULT_CONTROL0",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x807, /* 2055 */
	0,
#endif
},
{
	BCMI_TSCO_DPLL_XGXS_UC_RMI_UC_SDK_STS0_DPLLr,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCO_DPLL_XGXS
	BCMI_TSCO_DPLL_XGXS_UC_RMI_UC_SDK_STS0_DPLLr_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"UC_RMI_UC_SDK_STS0_DPLLr",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"MICRO_B_RMI_MICRO_SDK_STATUS0",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x4000, /* 16384 */
	0,
#endif
},
{
	BCMI_TSCO_DPLL_XGXS_UC_RMI_UC_DBGGER_ID_LSW_DPLLr,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCO_DPLL_XGXS
	BCMI_TSCO_DPLL_XGXS_UC_RMI_UC_DBGGER_ID_LSW_DPLLr_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"UC_RMI_UC_DBGGER_ID_LSW_DPLLr",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"MICRO_B_RMI_MICRO_DEBUGGER_ID_LSW",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x917f, /* 37247 */
	0,
#endif
},
{
	BCMI_TSCO_DPLL_XGXS_UC_RMI_UC_DBGGER_ID_MSW_DPLLr,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCO_DPLL_XGXS
	BCMI_TSCO_DPLL_XGXS_UC_RMI_UC_DBGGER_ID_MSW_DPLLr_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"UC_RMI_UC_DBGGER_ID_MSW_DPLLr",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"MICRO_B_RMI_MICRO_DEBUGGER_ID_MSW",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x2, /* 2 */
	0,
#endif
},
{
	BCMI_TSCO_DPLL_XGXS_UC_RMI_UC_MISC_STS0_DPLLr,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCO_DPLL_XGXS
	BCMI_TSCO_DPLL_XGXS_UC_RMI_UC_MISC_STS0_DPLLr_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"UC_RMI_UC_MISC_STS0_DPLLr",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"MICRO_B_RMI_MICRO_MISC_STATUS0",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCO_DPLL_XGXS_UC_RMI_UC_DBGGER_CTL0_DPLLr,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCO_DPLL_XGXS
	BCMI_TSCO_DPLL_XGXS_UC_RMI_UC_DBGGER_CTL0_DPLLr_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"UC_RMI_UC_DBGGER_CTL0_DPLLr",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"MICRO_B_RMI_MICRO_DEBUGGER_CONTROL0",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCO_DPLL_XGXS_UC_RAM_ECCCTL0_DPLLr,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCO_DPLL_XGXS
	BCMI_TSCO_DPLL_XGXS_UC_RAM_ECCCTL0_DPLLr_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"UC_RAM_ECCCTL0_DPLLr",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"MICRO_C_RAM_ECCCONTROL0",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCO_DPLL_XGXS_UC_RAM_ECCCTL1_DPLLr,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCO_DPLL_XGXS
	BCMI_TSCO_DPLL_XGXS_UC_RAM_ECCCTL1_DPLLr_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"UC_RAM_ECCCTL1_DPLLr",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"MICRO_C_RAM_ECCCONTROL1",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCO_DPLL_XGXS_UC_RAM_ECCSTS0_DPLLr,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCO_DPLL_XGXS
	BCMI_TSCO_DPLL_XGXS_UC_RAM_ECCSTS0_DPLLr_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"UC_RAM_ECCSTS0_DPLLr",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"MICRO_C_RAM_ECCSTATUS0",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCO_DPLL_XGXS_UC_RAM_ECCSTS1_DPLLr,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCO_DPLL_XGXS
	BCMI_TSCO_DPLL_XGXS_UC_RAM_ECCSTS1_DPLLr_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"UC_RAM_ECCSTS1_DPLLr",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"MICRO_C_RAM_ECCSTATUS1",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCO_DPLL_XGXS_UC_RAM_ECCSTS2_DPLLr,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCO_DPLL_XGXS
	BCMI_TSCO_DPLL_XGXS_UC_RAM_ECCSTS2_DPLLr_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"UC_RAM_ECCSTS2_DPLLr",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"MICRO_C_RAM_ECCSTATUS2",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCO_DPLL_XGXS_UC_RAM_TESTIFCTL0_DPLLr,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCO_DPLL_XGXS
	BCMI_TSCO_DPLL_XGXS_UC_RAM_TESTIFCTL0_DPLLr_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"UC_RAM_TESTIFCTL0_DPLLr",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"MICRO_C_RAM_TESTIFCONTROL0",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCO_DPLL_XGXS_UC_RAM_TESTIFCTL1_DPLLr,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCO_DPLL_XGXS
	BCMI_TSCO_DPLL_XGXS_UC_RAM_TESTIFCTL1_DPLLr_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"UC_RAM_TESTIFCTL1_DPLLr",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"MICRO_C_RAM_TESTIFCONTROL1",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCO_DPLL_XGXS_UC_RAM_CTL0_DPLLr,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCO_DPLL_XGXS
	BCMI_TSCO_DPLL_XGXS_UC_RAM_CTL0_DPLLr_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"UC_RAM_CTL0_DPLLr",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"MICRO_C_RAM_CONTROL0",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x8382, /* 33666 */
	0,
#endif
},
{
	BCMI_TSCO_DPLL_XGXS_UC_RAM_CTL1_DPLLr,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCO_DPLL_XGXS
	BCMI_TSCO_DPLL_XGXS_UC_RAM_CTL1_DPLLr_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"UC_RAM_CTL1_DPLLr",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"MICRO_C_RAM_CONTROL1",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCO_DPLL_XGXS_UC_RMI_EXT_INTR_CTL0_DPLLr,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCO_DPLL_XGXS
	BCMI_TSCO_DPLL_XGXS_UC_RMI_EXT_INTR_CTL0_DPLLr_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"UC_RMI_EXT_INTR_CTL0_DPLLr",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"MICRO_C_RMI_EXT_INTR_CONTROL0",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCO_DPLL_XGXS_UC_RMI_EXT_INTR_STS0_DPLLr,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCO_DPLL_XGXS
	BCMI_TSCO_DPLL_XGXS_UC_RMI_EXT_INTR_STS0_DPLLr_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"UC_RMI_EXT_INTR_STS0_DPLLr",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"MICRO_C_RMI_EXT_INTR_STATUS0",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCO_DPLL_XGXS_UC_RMI_PMI_IF_CTL0_DPLLr,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCO_DPLL_XGXS
	BCMI_TSCO_DPLL_XGXS_UC_RMI_PMI_IF_CTL0_DPLLr_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"UC_RMI_PMI_IF_CTL0_DPLLr",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"MICRO_C_RMI_PMI_IF_CONTROL0",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCO_DPLL_XGXS_UC_RMI_SILICON_DBG_CTL0_DPLLr,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCO_DPLL_XGXS
	BCMI_TSCO_DPLL_XGXS_UC_RMI_SILICON_DBG_CTL0_DPLLr_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"UC_RMI_SILICON_DBG_CTL0_DPLLr",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"MICRO_C_RMI_SILICON_DEBUG_CONTROL0",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCO_DPLL_XGXS_UC_RMI_SILICON_DBG_STS0_DPLLr,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCO_DPLL_XGXS
	BCMI_TSCO_DPLL_XGXS_UC_RMI_SILICON_DBG_STS0_DPLLr_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"UC_RMI_SILICON_DBG_STS0_DPLLr",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"MICRO_C_RMI_SILICON_DEBUG_STATUS0",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCO_DPLL_XGXS_UC_RAM_CTL2_DPLLr,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCO_DPLL_XGXS
	BCMI_TSCO_DPLL_XGXS_UC_RAM_CTL2_DPLLr_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"UC_RAM_CTL2_DPLLr",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"MICRO_C_RAM_CONTROL2",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x8400, /* 33792 */
	0,
#endif
},
{
	BCMI_TSCO_DPLL_XGXS_UC_RMI_UC_MSG_CTL0_DPLLr,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCO_DPLL_XGXS
	BCMI_TSCO_DPLL_XGXS_UC_RMI_UC_MSG_CTL0_DPLLr_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"UC_RMI_UC_MSG_CTL0_DPLLr",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"MICRO_D_RMI_MICRO_MSG_CONTROL0",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCO_DPLL_XGXS_UC_RMI_UC_MSG_CTL1_DPLLr,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCO_DPLL_XGXS
	BCMI_TSCO_DPLL_XGXS_UC_RMI_UC_MSG_CTL1_DPLLr_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"UC_RMI_UC_MSG_CTL1_DPLLr",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"MICRO_D_RMI_MICRO_MSG_CONTROL1",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCO_DPLL_XGXS_UC_RMI_UC_MSG_CTL2_DPLLr,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCO_DPLL_XGXS
	BCMI_TSCO_DPLL_XGXS_UC_RMI_UC_MSG_CTL2_DPLLr_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"UC_RMI_UC_MSG_CTL2_DPLLr",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"MICRO_D_RMI_MICRO_MSG_CONTROL2",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCO_DPLL_XGXS_UC_RMI_UC_MSG_CTL3_DPLLr,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCO_DPLL_XGXS
	BCMI_TSCO_DPLL_XGXS_UC_RMI_UC_MSG_CTL3_DPLLr_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"UC_RMI_UC_MSG_CTL3_DPLLr",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"MICRO_D_RMI_MICRO_MSG_CONTROL3",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCO_DPLL_XGXS_UC_RMI_UC_CTL0_DPLLr,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCO_DPLL_XGXS
	BCMI_TSCO_DPLL_XGXS_UC_RMI_UC_CTL0_DPLLr_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"UC_RMI_UC_CTL0_DPLLr",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"MICRO_D_RMI_MICRO_CONTROL0",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x1, /* 1 */
	0,
#endif
},
{
	BCMI_TSCO_DPLL_XGXS_UC_UC_CORE_CLK_CTL0_DPLLr,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCO_DPLL_XGXS
	BCMI_TSCO_DPLL_XGXS_UC_UC_CORE_CLK_CTL0_DPLLr_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"UC_UC_CORE_CLK_CTL0_DPLLr",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"MICRO_E_MICRO_CORE_CLOCK_CONTROL0",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCO_DPLL_XGXS_UC_UC_CORE_RST_CTL0_DPLLr,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCO_DPLL_XGXS
	BCMI_TSCO_DPLL_XGXS_UC_UC_CORE_RST_CTL0_DPLLr_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"UC_UC_CORE_RST_CTL0_DPLLr",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"MICRO_E_MICRO_CORE_RESET_CONTROL0",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0xc000, /* 49152 */
	0,
#endif
},
{
	BCMI_TSCO_DPLL_XGXS_UC_UC_CORE_STS0_DPLLr,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCO_DPLL_XGXS
	BCMI_TSCO_DPLL_XGXS_UC_UC_CORE_STS0_DPLLr_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"UC_UC_CORE_STS0_DPLLr",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"MICRO_E_MICRO_CORE_STATUS0",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCO_DPLL_XGXS_UC_UC_CORE_CTL0_DPLLr,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCO_DPLL_XGXS
	BCMI_TSCO_DPLL_XGXS_UC_UC_CORE_CTL0_DPLLr_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"UC_UC_CORE_CTL0_DPLLr",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"MICRO_E_MICRO_CORE_CONTROL0",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x201, /* 513 */
	0,
#endif
},
{
	BCMI_TSCO_DPLL_XGXS_UC_UC_CORE_MBOX_CTL0_DPLLr,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCO_DPLL_XGXS
	BCMI_TSCO_DPLL_XGXS_UC_UC_CORE_MBOX_CTL0_DPLLr_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"UC_UC_CORE_MBOX_CTL0_DPLLr",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"MICRO_E_MICRO_CORE_MBOX_CONTROL0",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCO_DPLL_XGXS_UC_UC_CORE_LOW_PWR_CTL0_DPLLr,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCO_DPLL_XGXS
	BCMI_TSCO_DPLL_XGXS_UC_UC_CORE_LOW_PWR_CTL0_DPLLr_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"UC_UC_CORE_LOW_PWR_CTL0_DPLLr",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"MICRO_E_MICRO_CORE_LOW_POWER_CONTROL0",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x2e, /* 46 */
	0,
#endif
},
{
	BCMI_TSCO_DPLL_XGXS_UC_UC_CORE_LOW_PWR_STS0_DPLLr,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCO_DPLL_XGXS
	BCMI_TSCO_DPLL_XGXS_UC_UC_CORE_LOW_PWR_STS0_DPLLr_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"UC_UC_CORE_LOW_PWR_STS0_DPLLr",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"MICRO_E_MICRO_CORE_LOW_POWER_STATUS0",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCO_DPLL_XGXS_UC_UC_CORE_STS1_DPLLr,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCO_DPLL_XGXS
	BCMI_TSCO_DPLL_XGXS_UC_UC_CORE_STS1_DPLLr_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"UC_UC_CORE_STS1_DPLLr",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"MICRO_E_MICRO_CORE_STATUS1",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCO_DPLL_XGXS_UC_UC_CORE_STS2_DPLLr,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCO_DPLL_XGXS
	BCMI_TSCO_DPLL_XGXS_UC_UC_CORE_STS2_DPLLr_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"UC_UC_CORE_STS2_DPLLr",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"MICRO_E_MICRO_CORE_STATUS2",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCO_DPLL_XGXS_UC_UC_CORE_STS3_DPLLr,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCO_DPLL_XGXS
	BCMI_TSCO_DPLL_XGXS_UC_UC_CORE_STS3_DPLLr_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"UC_UC_CORE_STS3_DPLLr",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"MICRO_E_MICRO_CORE_STATUS3",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCO_DPLL_XGXS_UC_UC_CORE_STS4_DPLLr,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCO_DPLL_XGXS
	BCMI_TSCO_DPLL_XGXS_UC_UC_CORE_STS4_DPLLr_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"UC_UC_CORE_STS4_DPLLr",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"MICRO_E_MICRO_CORE_STATUS4",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCO_DPLL_XGXS_UC_UC_CORE_CTL1_DPLLr,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCO_DPLL_XGXS
	BCMI_TSCO_DPLL_XGXS_UC_UC_CORE_CTL1_DPLLr_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"UC_UC_CORE_CTL1_DPLLr",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"MICRO_E_MICRO_CORE_CONTROL1",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x7, /* 7 */
	0,
#endif
},
{
	BCMI_TSCO_DPLL_XGXS_UC_UC_CORE_CTL2_DPLLr,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCO_DPLL_XGXS
	BCMI_TSCO_DPLL_XGXS_UC_UC_CORE_CTL2_DPLLr_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"UC_UC_CORE_CTL2_DPLLr",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"MICRO_E_MICRO_CORE_CONTROL2",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x201, /* 513 */
	0,
#endif
},
{
	BCMI_TSCO_DPLL_XGXS_UC_UC_CORE_CFG_FWAPI_DATA0_DPLLr,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCO_DPLL_XGXS
	BCMI_TSCO_DPLL_XGXS_UC_UC_CORE_CFG_FWAPI_DATA0_DPLLr_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"UC_UC_CORE_CFG_FWAPI_DATA0_DPLLr",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"MICRO_E_MICRO_CORE_CFG_FWAPI_DATA0",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCO_DPLL_XGXS_UC_UC_CORE_CFG_FWAPI_DATA1_DPLLr,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCO_DPLL_XGXS
	BCMI_TSCO_DPLL_XGXS_UC_UC_CORE_CFG_FWAPI_DATA1_DPLLr_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"UC_UC_CORE_CFG_FWAPI_DATA1_DPLLr",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"MICRO_E_MICRO_CORE_CFG_FWAPI_DATA1",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCO_DPLL_XGXS_TLB_ERR_AGGR_TLB_ERR_AGGR_CFG0_DPLLr,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCO_DPLL_XGXS
	BCMI_TSCO_DPLL_XGXS_TLB_ERR_AGGR_TLB_ERR_AGGR_CFG0_DPLLr_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"TLB_ERR_AGGR_TLB_ERR_AGGR_CFG0_DPLLr",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"TLB_ERR_AGGR_TLB_ERR_AGGR_CONFIG_0",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0xa, /* 10 */
	0,
#endif
},
{
	BCMI_TSCO_DPLL_XGXS_TLB_ERR_AGGR_TLB_ERR_ANALYZE_CFG0_DPLLr,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCO_DPLL_XGXS
	BCMI_TSCO_DPLL_XGXS_TLB_ERR_AGGR_TLB_ERR_ANALYZE_CFG0_DPLLr_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"TLB_ERR_AGGR_TLB_ERR_ANALYZE_CFG0_DPLLr",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"TLB_ERR_AGGR_TLB_ERR_ANALYZE_CONFIG_0",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x2, /* 2 */
	0,
#endif
},
{
	BCMI_TSCO_DPLL_XGXS_TLB_ERR_AGGR_TLB_ERR_ANALYZE_CFG1_DPLLr,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCO_DPLL_XGXS
	BCMI_TSCO_DPLL_XGXS_TLB_ERR_AGGR_TLB_ERR_ANALYZE_CFG1_DPLLr_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"TLB_ERR_AGGR_TLB_ERR_ANALYZE_CFG1_DPLLr",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"TLB_ERR_AGGR_TLB_ERR_ANALYZE_CONFIG_1",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0xffff, /* 65535 */
	0,
#endif
},
{
	BCMI_TSCO_DPLL_XGXS_TLB_ERR_AGGR_TLB_ERR_ANALYZE_CFG2_DPLLr,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCO_DPLL_XGXS
	BCMI_TSCO_DPLL_XGXS_TLB_ERR_AGGR_TLB_ERR_ANALYZE_CFG2_DPLLr_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"TLB_ERR_AGGR_TLB_ERR_ANALYZE_CFG2_DPLLr",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"TLB_ERR_AGGR_TLB_ERR_ANALYZE_CONFIG_2",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCO_DPLL_XGXS_TLB_ERR_AGGR_NUM_ERRS_IN_FEC_FRAMES_STS_HI_DPLLr,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCO_DPLL_XGXS
	BCMI_TSCO_DPLL_XGXS_TLB_ERR_AGGR_NUM_ERRS_IN_FEC_FRAMES_STS_HI_DPLLr_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"TLB_ERR_AGGR_NUM_ERRS_IN_FEC_FRAMES_STS_HI_DPLLr",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"TLB_ERR_AGGR_NUM_ERRORS_IN_FEC_FRAMES_STATUS_HI",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCO_DPLL_XGXS_TLB_ERR_AGGR_TLB_ERR_ANALYZE_STS2_DPLLr,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCO_DPLL_XGXS
	BCMI_TSCO_DPLL_XGXS_TLB_ERR_AGGR_TLB_ERR_ANALYZE_STS2_DPLLr_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"TLB_ERR_AGGR_TLB_ERR_ANALYZE_STS2_DPLLr",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"TLB_ERR_AGGR_TLB_ERR_ANALYZE_STATUS_2",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCO_DPLL_XGXS_TLB_ERR_AGGR_TLB_ERR_ANALYZE_STS1_DPLLr,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCO_DPLL_XGXS
	BCMI_TSCO_DPLL_XGXS_TLB_ERR_AGGR_TLB_ERR_ANALYZE_STS1_DPLLr_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"TLB_ERR_AGGR_TLB_ERR_ANALYZE_STS1_DPLLr",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"TLB_ERR_AGGR_TLB_ERR_ANALYZE_STATUS_1",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCO_DPLL_XGXS_TLB_ERR_AGGR_TLB_ERR_ANALYZE_STS0_DPLLr,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCO_DPLL_XGXS
	BCMI_TSCO_DPLL_XGXS_TLB_ERR_AGGR_TLB_ERR_ANALYZE_STS0_DPLLr_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"TLB_ERR_AGGR_TLB_ERR_ANALYZE_STS0_DPLLr",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"TLB_ERR_AGGR_TLB_ERR_ANALYZE_STATUS_0",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCO_DPLL_XGXS_PLL_CTL0_DPLLr,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCO_DPLL_XGXS
	BCMI_TSCO_DPLL_XGXS_PLL_CTL0_DPLLr_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"PLL_CTL0_DPLLr",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"AMS_PLL_COM_B_PLL_CTRL_0",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x1804, /* 6148 */
	0,
#endif
},
{
	BCMI_TSCO_DPLL_XGXS_PLL_CTL1_DPLLr,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCO_DPLL_XGXS
	BCMI_TSCO_DPLL_XGXS_PLL_CTL1_DPLLr_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"PLL_CTL1_DPLLr",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"AMS_PLL_COM_B_PLL_CTRL_1",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x3010, /* 12304 */
	0,
#endif
},
{
	BCMI_TSCO_DPLL_XGXS_PLL_CTL2_DPLLr,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCO_DPLL_XGXS
	BCMI_TSCO_DPLL_XGXS_PLL_CTL2_DPLLr_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"PLL_CTL2_DPLLr",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"AMS_PLL_COM_B_PLL_CTRL_2",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x1000, /* 4096 */
	0,
#endif
},
{
	BCMI_TSCO_DPLL_XGXS_PLL_CTL3_DPLLr,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCO_DPLL_XGXS
	BCMI_TSCO_DPLL_XGXS_PLL_CTL3_DPLLr_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"PLL_CTL3_DPLLr",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"AMS_PLL_COM_B_PLL_CTRL_3",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x82, /* 130 */
	0,
#endif
},
{
	BCMI_TSCO_DPLL_XGXS_PLL_CTL4_DPLLr,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCO_DPLL_XGXS
	BCMI_TSCO_DPLL_XGXS_PLL_CTL4_DPLLr_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"PLL_CTL4_DPLLr",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"AMS_PLL_COM_B_PLL_CTRL_4",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0xe48, /* 3656 */
	0,
#endif
},
{
	BCMI_TSCO_DPLL_XGXS_PLL_CTL5_DPLLr,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCO_DPLL_XGXS
	BCMI_TSCO_DPLL_XGXS_PLL_CTL5_DPLLr_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"PLL_CTL5_DPLLr",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"AMS_PLL_COM_B_PLL_CTRL_5",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCO_DPLL_XGXS_PLL_CTL6_DPLLr,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCO_DPLL_XGXS
	BCMI_TSCO_DPLL_XGXS_PLL_CTL6_DPLLr_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"PLL_CTL6_DPLLr",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"AMS_PLL_COM_B_PLL_CTRL_6",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCO_DPLL_XGXS_PLL_INTCTL0_DPLLr,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCO_DPLL_XGXS
	BCMI_TSCO_DPLL_XGXS_PLL_INTCTL0_DPLLr_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"PLL_INTCTL0_DPLLr",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"AMS_PLL_COM_B_PLL_INTCTRL_0",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x4, /* 4 */
	0,
#endif
},
{
	BCMI_TSCO_DPLL_XGXS_PLL_INTCTL1_DPLLr,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCO_DPLL_XGXS
	BCMI_TSCO_DPLL_XGXS_PLL_INTCTL1_DPLLr_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"PLL_INTCTL1_DPLLr",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"AMS_PLL_COM_B_PLL_INTCTRL_1",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCO_DPLL_XGXS_PLL_STS_DPLLr,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCO_DPLL_XGXS
	BCMI_TSCO_DPLL_XGXS_PLL_STS_DPLLr_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"PLL_STS_DPLLr",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"AMS_PLL_COM_B_PLL_STATUS",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCO_DPLL_XGXS_PLL_INTSTS0_DPLLr,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCO_DPLL_XGXS
	BCMI_TSCO_DPLL_XGXS_PLL_INTSTS0_DPLLr_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"PLL_INTSTS0_DPLLr",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"AMS_PLL_COM_B_PLL_INTSTATUS_0",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCO_DPLL_XGXS_PLL_INTSTS1_DPLLr,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCO_DPLL_XGXS
	BCMI_TSCO_DPLL_XGXS_PLL_INTSTS1_DPLLr_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"PLL_INTSTS1_DPLLr",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"AMS_PLL_COM_B_PLL_INTSTATUS_1",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x4920, /* 18720 */
	0,
#endif
},
{
	BCMI_TSCO_DPLL_XGXS_AMS_RX_B_RX_B_CTL0_DPLLr,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCO_DPLL_XGXS
	BCMI_TSCO_DPLL_XGXS_AMS_RX_B_RX_B_CTL0_DPLLr_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"AMS_RX_B_RX_B_CTL0_DPLLr",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"AMS_RX_B_RX_B_CONTROL_0",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0xc000, /* 49152 */
	0,
#endif
},
{
	BCMI_TSCO_DPLL_XGXS_AMS_RX_B_RX_B_CTL1_DPLLr,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCO_DPLL_XGXS
	BCMI_TSCO_DPLL_XGXS_AMS_RX_B_RX_B_CTL1_DPLLr_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"AMS_RX_B_RX_B_CTL1_DPLLr",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"AMS_RX_B_RX_B_CONTROL_1",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCO_DPLL_XGXS_AMS_RX_B_RX_STS_DPLLr,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCO_DPLL_XGXS
	BCMI_TSCO_DPLL_XGXS_AMS_RX_B_RX_STS_DPLLr_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"AMS_RX_B_RX_STS_DPLLr",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"AMS_RX_B_RX_STATUS",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCO_DPLL_XGXS_DSC_RXA_DFE_TAP9_DPLLr,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCO_DPLL_XGXS
	BCMI_TSCO_DPLL_XGXS_DSC_RXA_DFE_TAP9_DPLLr_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"DSC_RXA_DFE_TAP9_DPLLr",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"DSC_AFE3_RXA_DFE_TAP9",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCO_DPLL_XGXS_DSC_RXB_DFE_TAP9_DPLLr,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCO_DPLL_XGXS
	BCMI_TSCO_DPLL_XGXS_DSC_RXB_DFE_TAP9_DPLLr_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"DSC_RXB_DFE_TAP9_DPLLr",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"DSC_AFE3_RXB_DFE_TAP9",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCO_DPLL_XGXS_DSC_RXC_DFE_TAP9_DPLLr,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCO_DPLL_XGXS
	BCMI_TSCO_DPLL_XGXS_DSC_RXC_DFE_TAP9_DPLLr_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"DSC_RXC_DFE_TAP9_DPLLr",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"DSC_AFE3_RXC_DFE_TAP9",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCO_DPLL_XGXS_DSC_RXD_DFE_TAP9_DPLLr,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCO_DPLL_XGXS
	BCMI_TSCO_DPLL_XGXS_DSC_RXD_DFE_TAP9_DPLLr_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"DSC_RXD_DFE_TAP9_DPLLr",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"DSC_AFE3_RXD_DFE_TAP9",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCO_DPLL_XGXS_DSC_RXA_DFE_TAP10_DPLLr,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCO_DPLL_XGXS
	BCMI_TSCO_DPLL_XGXS_DSC_RXA_DFE_TAP10_DPLLr_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"DSC_RXA_DFE_TAP10_DPLLr",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"DSC_AFE3_RXA_DFE_TAP10",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCO_DPLL_XGXS_DSC_RXB_DFE_TAP10_DPLLr,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCO_DPLL_XGXS
	BCMI_TSCO_DPLL_XGXS_DSC_RXB_DFE_TAP10_DPLLr_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"DSC_RXB_DFE_TAP10_DPLLr",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"DSC_AFE3_RXB_DFE_TAP10",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCO_DPLL_XGXS_DSC_RXC_DFE_TAP10_DPLLr,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCO_DPLL_XGXS
	BCMI_TSCO_DPLL_XGXS_DSC_RXC_DFE_TAP10_DPLLr_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"DSC_RXC_DFE_TAP10_DPLLr",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"DSC_AFE3_RXC_DFE_TAP10",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCO_DPLL_XGXS_DSC_RXD_DFE_TAP10_DPLLr,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCO_DPLL_XGXS
	BCMI_TSCO_DPLL_XGXS_DSC_RXD_DFE_TAP10_DPLLr_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"DSC_RXD_DFE_TAP10_DPLLr",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"DSC_AFE3_RXD_DFE_TAP10",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCO_DPLL_XGXS_DSC_RXA_DFE_TAP11_DPLLr,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCO_DPLL_XGXS
	BCMI_TSCO_DPLL_XGXS_DSC_RXA_DFE_TAP11_DPLLr_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"DSC_RXA_DFE_TAP11_DPLLr",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"DSC_AFE4_RXA_DFE_TAP11",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCO_DPLL_XGXS_DSC_RXB_DFE_TAP11_DPLLr,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCO_DPLL_XGXS
	BCMI_TSCO_DPLL_XGXS_DSC_RXB_DFE_TAP11_DPLLr_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"DSC_RXB_DFE_TAP11_DPLLr",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"DSC_AFE4_RXB_DFE_TAP11",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCO_DPLL_XGXS_DSC_RXC_DFE_TAP11_DPLLr,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCO_DPLL_XGXS
	BCMI_TSCO_DPLL_XGXS_DSC_RXC_DFE_TAP11_DPLLr_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"DSC_RXC_DFE_TAP11_DPLLr",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"DSC_AFE4_RXC_DFE_TAP11",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCO_DPLL_XGXS_DSC_RXD_DFE_TAP11_DPLLr,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCO_DPLL_XGXS
	BCMI_TSCO_DPLL_XGXS_DSC_RXD_DFE_TAP11_DPLLr_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"DSC_RXD_DFE_TAP11_DPLLr",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"DSC_AFE4_RXD_DFE_TAP11",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCO_DPLL_XGXS_DSC_RXA_DFE_TAP12_DPLLr,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCO_DPLL_XGXS
	BCMI_TSCO_DPLL_XGXS_DSC_RXA_DFE_TAP12_DPLLr_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"DSC_RXA_DFE_TAP12_DPLLr",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"DSC_AFE4_RXA_DFE_TAP12",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCO_DPLL_XGXS_DSC_RXB_DFE_TAP12_DPLLr,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCO_DPLL_XGXS
	BCMI_TSCO_DPLL_XGXS_DSC_RXB_DFE_TAP12_DPLLr_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"DSC_RXB_DFE_TAP12_DPLLr",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"DSC_AFE4_RXB_DFE_TAP12",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCO_DPLL_XGXS_DSC_RXC_DFE_TAP12_DPLLr,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCO_DPLL_XGXS
	BCMI_TSCO_DPLL_XGXS_DSC_RXC_DFE_TAP12_DPLLr_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"DSC_RXC_DFE_TAP12_DPLLr",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"DSC_AFE4_RXC_DFE_TAP12",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCO_DPLL_XGXS_DSC_RXD_DFE_TAP12_DPLLr,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCO_DPLL_XGXS
	BCMI_TSCO_DPLL_XGXS_DSC_RXD_DFE_TAP12_DPLLr_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"DSC_RXD_DFE_TAP12_DPLLr",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"DSC_AFE4_RXD_DFE_TAP12",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCO_DPLL_XGXS_DSC_RXA_DFE_TAP13_DPLLr,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCO_DPLL_XGXS
	BCMI_TSCO_DPLL_XGXS_DSC_RXA_DFE_TAP13_DPLLr_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"DSC_RXA_DFE_TAP13_DPLLr",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"DSC_AFE4_RXA_DFE_TAP13",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCO_DPLL_XGXS_DSC_RXB_DFE_TAP13_DPLLr,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCO_DPLL_XGXS
	BCMI_TSCO_DPLL_XGXS_DSC_RXB_DFE_TAP13_DPLLr_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"DSC_RXB_DFE_TAP13_DPLLr",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"DSC_AFE4_RXB_DFE_TAP13",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCO_DPLL_XGXS_DSC_RXC_DFE_TAP13_DPLLr,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCO_DPLL_XGXS
	BCMI_TSCO_DPLL_XGXS_DSC_RXC_DFE_TAP13_DPLLr_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"DSC_RXC_DFE_TAP13_DPLLr",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"DSC_AFE4_RXC_DFE_TAP13",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCO_DPLL_XGXS_DSC_RXD_DFE_TAP13_DPLLr,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCO_DPLL_XGXS
	BCMI_TSCO_DPLL_XGXS_DSC_RXD_DFE_TAP13_DPLLr_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"DSC_RXD_DFE_TAP13_DPLLr",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"DSC_AFE4_RXD_DFE_TAP13",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCO_DPLL_XGXS_DSC_RXA_DFE_TAP14_DPLLr,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCO_DPLL_XGXS
	BCMI_TSCO_DPLL_XGXS_DSC_RXA_DFE_TAP14_DPLLr_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"DSC_RXA_DFE_TAP14_DPLLr",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"DSC_AFE4_RXA_DFE_TAP14",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCO_DPLL_XGXS_DSC_RXB_DFE_TAP14_DPLLr,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCO_DPLL_XGXS
	BCMI_TSCO_DPLL_XGXS_DSC_RXB_DFE_TAP14_DPLLr_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"DSC_RXB_DFE_TAP14_DPLLr",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"DSC_AFE4_RXB_DFE_TAP14",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCO_DPLL_XGXS_DSC_RXC_DFE_TAP14_DPLLr,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCO_DPLL_XGXS
	BCMI_TSCO_DPLL_XGXS_DSC_RXC_DFE_TAP14_DPLLr_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"DSC_RXC_DFE_TAP14_DPLLr",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"DSC_AFE4_RXC_DFE_TAP14",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCO_DPLL_XGXS_DSC_RXD_DFE_TAP14_DPLLr,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCO_DPLL_XGXS
	BCMI_TSCO_DPLL_XGXS_DSC_RXD_DFE_TAP14_DPLLr_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"DSC_RXD_DFE_TAP14_DPLLr",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"DSC_AFE4_RXD_DFE_TAP14",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCO_DPLL_XGXS_DSC_RXA_DFE_TAP15_DPLLr,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCO_DPLL_XGXS
	BCMI_TSCO_DPLL_XGXS_DSC_RXA_DFE_TAP15_DPLLr_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"DSC_RXA_DFE_TAP15_DPLLr",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"DSC_AFE5_RXA_DFE_TAP15",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCO_DPLL_XGXS_DSC_RXB_DFE_TAP15_DPLLr,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCO_DPLL_XGXS
	BCMI_TSCO_DPLL_XGXS_DSC_RXB_DFE_TAP15_DPLLr_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"DSC_RXB_DFE_TAP15_DPLLr",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"DSC_AFE5_RXB_DFE_TAP15",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCO_DPLL_XGXS_DSC_RXC_DFE_TAP15_DPLLr,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCO_DPLL_XGXS
	BCMI_TSCO_DPLL_XGXS_DSC_RXC_DFE_TAP15_DPLLr_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"DSC_RXC_DFE_TAP15_DPLLr",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"DSC_AFE5_RXC_DFE_TAP15",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCO_DPLL_XGXS_DSC_RXD_DFE_TAP15_DPLLr,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCO_DPLL_XGXS
	BCMI_TSCO_DPLL_XGXS_DSC_RXD_DFE_TAP15_DPLLr_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"DSC_RXD_DFE_TAP15_DPLLr",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"DSC_AFE5_RXD_DFE_TAP15",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCO_DPLL_XGXS_DSC_RXA_DFE_TAP16_DPLLr,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCO_DPLL_XGXS
	BCMI_TSCO_DPLL_XGXS_DSC_RXA_DFE_TAP16_DPLLr_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"DSC_RXA_DFE_TAP16_DPLLr",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"DSC_AFE5_RXA_DFE_TAP16",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCO_DPLL_XGXS_DSC_RXB_DFE_TAP16_DPLLr,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCO_DPLL_XGXS
	BCMI_TSCO_DPLL_XGXS_DSC_RXB_DFE_TAP16_DPLLr_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"DSC_RXB_DFE_TAP16_DPLLr",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"DSC_AFE5_RXB_DFE_TAP16",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCO_DPLL_XGXS_DSC_RXC_DFE_TAP16_DPLLr,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCO_DPLL_XGXS
	BCMI_TSCO_DPLL_XGXS_DSC_RXC_DFE_TAP16_DPLLr_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"DSC_RXC_DFE_TAP16_DPLLr",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"DSC_AFE5_RXC_DFE_TAP16",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCO_DPLL_XGXS_DSC_RXD_DFE_TAP16_DPLLr,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCO_DPLL_XGXS
	BCMI_TSCO_DPLL_XGXS_DSC_RXD_DFE_TAP16_DPLLr_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"DSC_RXD_DFE_TAP16_DPLLr",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"DSC_AFE5_RXD_DFE_TAP16",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCO_DPLL_XGXS_DSC_RXA_DFE_TAP17_DPLLr,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCO_DPLL_XGXS
	BCMI_TSCO_DPLL_XGXS_DSC_RXA_DFE_TAP17_DPLLr_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"DSC_RXA_DFE_TAP17_DPLLr",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"DSC_AFE5_RXA_DFE_TAP17",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCO_DPLL_XGXS_DSC_RXB_DFE_TAP17_DPLLr,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCO_DPLL_XGXS
	BCMI_TSCO_DPLL_XGXS_DSC_RXB_DFE_TAP17_DPLLr_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"DSC_RXB_DFE_TAP17_DPLLr",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"DSC_AFE5_RXB_DFE_TAP17",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCO_DPLL_XGXS_DSC_RXC_DFE_TAP17_DPLLr,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCO_DPLL_XGXS
	BCMI_TSCO_DPLL_XGXS_DSC_RXC_DFE_TAP17_DPLLr_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"DSC_RXC_DFE_TAP17_DPLLr",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"DSC_AFE5_RXC_DFE_TAP17",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCO_DPLL_XGXS_DSC_RXD_DFE_TAP17_DPLLr,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCO_DPLL_XGXS
	BCMI_TSCO_DPLL_XGXS_DSC_RXD_DFE_TAP17_DPLLr_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"DSC_RXD_DFE_TAP17_DPLLr",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"DSC_AFE5_RXD_DFE_TAP17",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCO_DPLL_XGXS_DSC_RXA_DFE_TAP18_DPLLr,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCO_DPLL_XGXS
	BCMI_TSCO_DPLL_XGXS_DSC_RXA_DFE_TAP18_DPLLr_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"DSC_RXA_DFE_TAP18_DPLLr",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"DSC_AFE5_RXA_DFE_TAP18",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCO_DPLL_XGXS_DSC_RXB_DFE_TAP18_DPLLr,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCO_DPLL_XGXS
	BCMI_TSCO_DPLL_XGXS_DSC_RXB_DFE_TAP18_DPLLr_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"DSC_RXB_DFE_TAP18_DPLLr",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"DSC_AFE5_RXB_DFE_TAP18",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCO_DPLL_XGXS_DSC_RXC_DFE_TAP18_DPLLr,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCO_DPLL_XGXS
	BCMI_TSCO_DPLL_XGXS_DSC_RXC_DFE_TAP18_DPLLr_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"DSC_RXC_DFE_TAP18_DPLLr",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"DSC_AFE5_RXC_DFE_TAP18",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCO_DPLL_XGXS_DSC_RXD_DFE_TAP18_DPLLr,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCO_DPLL_XGXS
	BCMI_TSCO_DPLL_XGXS_DSC_RXD_DFE_TAP18_DPLLr_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"DSC_RXD_DFE_TAP18_DPLLr",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"DSC_AFE5_RXD_DFE_TAP18",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCO_DPLL_XGXS_DSC_RXA_DFE_TAP12_MUX_DPLLr,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCO_DPLL_XGXS
	BCMI_TSCO_DPLL_XGXS_DSC_RXA_DFE_TAP12_MUX_DPLLr_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"DSC_RXA_DFE_TAP12_MUX_DPLLr",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"DSC_AFE6_RXA_DFE_TAP12_MUX",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCO_DPLL_XGXS_DSC_RXB_DFE_TAP12_MUX_DPLLr,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCO_DPLL_XGXS
	BCMI_TSCO_DPLL_XGXS_DSC_RXB_DFE_TAP12_MUX_DPLLr_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"DSC_RXB_DFE_TAP12_MUX_DPLLr",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"DSC_AFE6_RXB_DFE_TAP12_MUX",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCO_DPLL_XGXS_DSC_RXC_DFE_TAP12_MUX_DPLLr,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCO_DPLL_XGXS
	BCMI_TSCO_DPLL_XGXS_DSC_RXC_DFE_TAP12_MUX_DPLLr_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"DSC_RXC_DFE_TAP12_MUX_DPLLr",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"DSC_AFE6_RXC_DFE_TAP12_MUX",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCO_DPLL_XGXS_DSC_RXD_DFE_TAP12_MUX_DPLLr,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCO_DPLL_XGXS
	BCMI_TSCO_DPLL_XGXS_DSC_RXD_DFE_TAP12_MUX_DPLLr_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"DSC_RXD_DFE_TAP12_MUX_DPLLr",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"DSC_AFE6_RXD_DFE_TAP12_MUX",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCO_DPLL_XGXS_DSC_RXA_DFE_TAP13_MUX_DPLLr,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCO_DPLL_XGXS
	BCMI_TSCO_DPLL_XGXS_DSC_RXA_DFE_TAP13_MUX_DPLLr_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"DSC_RXA_DFE_TAP13_MUX_DPLLr",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"DSC_AFE6_RXA_DFE_TAP13_MUX",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCO_DPLL_XGXS_DSC_RXB_DFE_TAP13_MUX_DPLLr,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCO_DPLL_XGXS
	BCMI_TSCO_DPLL_XGXS_DSC_RXB_DFE_TAP13_MUX_DPLLr_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"DSC_RXB_DFE_TAP13_MUX_DPLLr",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"DSC_AFE6_RXB_DFE_TAP13_MUX",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCO_DPLL_XGXS_DSC_RXC_DFE_TAP13_MUX_DPLLr,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCO_DPLL_XGXS
	BCMI_TSCO_DPLL_XGXS_DSC_RXC_DFE_TAP13_MUX_DPLLr_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"DSC_RXC_DFE_TAP13_MUX_DPLLr",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"DSC_AFE6_RXC_DFE_TAP13_MUX",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCO_DPLL_XGXS_DSC_RXD_DFE_TAP13_MUX_DPLLr,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCO_DPLL_XGXS
	BCMI_TSCO_DPLL_XGXS_DSC_RXD_DFE_TAP13_MUX_DPLLr_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"DSC_RXD_DFE_TAP13_MUX_DPLLr",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"DSC_AFE6_RXD_DFE_TAP13_MUX",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCO_DPLL_XGXS_DSC_RXA_DFE_TAP14_MUX_DPLLr,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCO_DPLL_XGXS
	BCMI_TSCO_DPLL_XGXS_DSC_RXA_DFE_TAP14_MUX_DPLLr_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"DSC_RXA_DFE_TAP14_MUX_DPLLr",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"DSC_AFE6_RXA_DFE_TAP14_MUX",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCO_DPLL_XGXS_DSC_RXB_DFE_TAP14_MUX_DPLLr,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCO_DPLL_XGXS
	BCMI_TSCO_DPLL_XGXS_DSC_RXB_DFE_TAP14_MUX_DPLLr_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"DSC_RXB_DFE_TAP14_MUX_DPLLr",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"DSC_AFE6_RXB_DFE_TAP14_MUX",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCO_DPLL_XGXS_DSC_RXC_DFE_TAP14_MUX_DPLLr,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCO_DPLL_XGXS
	BCMI_TSCO_DPLL_XGXS_DSC_RXC_DFE_TAP14_MUX_DPLLr_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"DSC_RXC_DFE_TAP14_MUX_DPLLr",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"DSC_AFE6_RXC_DFE_TAP14_MUX",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCO_DPLL_XGXS_DSC_RXD_DFE_TAP14_MUX_DPLLr,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCO_DPLL_XGXS
	BCMI_TSCO_DPLL_XGXS_DSC_RXD_DFE_TAP14_MUX_DPLLr_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"DSC_RXD_DFE_TAP14_MUX_DPLLr",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"DSC_AFE6_RXD_DFE_TAP14_MUX",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCO_DPLL_XGXS_DSC_RXA_DFE_TAP15_MUX_DPLLr,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCO_DPLL_XGXS
	BCMI_TSCO_DPLL_XGXS_DSC_RXA_DFE_TAP15_MUX_DPLLr_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"DSC_RXA_DFE_TAP15_MUX_DPLLr",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"DSC_AFE6_RXA_DFE_TAP15_MUX",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCO_DPLL_XGXS_DSC_RXB_DFE_TAP15_MUX_DPLLr,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCO_DPLL_XGXS
	BCMI_TSCO_DPLL_XGXS_DSC_RXB_DFE_TAP15_MUX_DPLLr_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"DSC_RXB_DFE_TAP15_MUX_DPLLr",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"DSC_AFE6_RXB_DFE_TAP15_MUX",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCO_DPLL_XGXS_DSC_RXC_DFE_TAP15_MUX_DPLLr,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCO_DPLL_XGXS
	BCMI_TSCO_DPLL_XGXS_DSC_RXC_DFE_TAP15_MUX_DPLLr_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"DSC_RXC_DFE_TAP15_MUX_DPLLr",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"DSC_AFE6_RXC_DFE_TAP15_MUX",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCO_DPLL_XGXS_DSC_RXD_DFE_TAP15_MUX_DPLLr,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCO_DPLL_XGXS
	BCMI_TSCO_DPLL_XGXS_DSC_RXD_DFE_TAP15_MUX_DPLLr_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"DSC_RXD_DFE_TAP15_MUX_DPLLr",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"DSC_AFE6_RXD_DFE_TAP15_MUX",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCO_DPLL_XGXS_DSC_RXA_DFE_TAP16_MUX_DPLLr,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCO_DPLL_XGXS
	BCMI_TSCO_DPLL_XGXS_DSC_RXA_DFE_TAP16_MUX_DPLLr_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"DSC_RXA_DFE_TAP16_MUX_DPLLr",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"DSC_AFE7_RXA_DFE_TAP16_MUX",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCO_DPLL_XGXS_DSC_RXB_DFE_TAP16_MUX_DPLLr,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCO_DPLL_XGXS
	BCMI_TSCO_DPLL_XGXS_DSC_RXB_DFE_TAP16_MUX_DPLLr_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"DSC_RXB_DFE_TAP16_MUX_DPLLr",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"DSC_AFE7_RXB_DFE_TAP16_MUX",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCO_DPLL_XGXS_DSC_RXC_DFE_TAP16_MUX_DPLLr,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCO_DPLL_XGXS
	BCMI_TSCO_DPLL_XGXS_DSC_RXC_DFE_TAP16_MUX_DPLLr_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"DSC_RXC_DFE_TAP16_MUX_DPLLr",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"DSC_AFE7_RXC_DFE_TAP16_MUX",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCO_DPLL_XGXS_DSC_RXD_DFE_TAP16_MUX_DPLLr,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCO_DPLL_XGXS
	BCMI_TSCO_DPLL_XGXS_DSC_RXD_DFE_TAP16_MUX_DPLLr_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"DSC_RXD_DFE_TAP16_MUX_DPLLr",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"DSC_AFE7_RXD_DFE_TAP16_MUX",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCO_DPLL_XGXS_DSC_RXA_DFE_TAP17_MUX_DPLLr,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCO_DPLL_XGXS
	BCMI_TSCO_DPLL_XGXS_DSC_RXA_DFE_TAP17_MUX_DPLLr_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"DSC_RXA_DFE_TAP17_MUX_DPLLr",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"DSC_AFE7_RXA_DFE_TAP17_MUX",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCO_DPLL_XGXS_DSC_RXB_DFE_TAP17_MUX_DPLLr,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCO_DPLL_XGXS
	BCMI_TSCO_DPLL_XGXS_DSC_RXB_DFE_TAP17_MUX_DPLLr_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"DSC_RXB_DFE_TAP17_MUX_DPLLr",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"DSC_AFE7_RXB_DFE_TAP17_MUX",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCO_DPLL_XGXS_DSC_RXC_DFE_TAP17_MUX_DPLLr,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCO_DPLL_XGXS
	BCMI_TSCO_DPLL_XGXS_DSC_RXC_DFE_TAP17_MUX_DPLLr_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"DSC_RXC_DFE_TAP17_MUX_DPLLr",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"DSC_AFE7_RXC_DFE_TAP17_MUX",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCO_DPLL_XGXS_DSC_RXD_DFE_TAP17_MUX_DPLLr,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCO_DPLL_XGXS
	BCMI_TSCO_DPLL_XGXS_DSC_RXD_DFE_TAP17_MUX_DPLLr_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"DSC_RXD_DFE_TAP17_MUX_DPLLr",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"DSC_AFE7_RXD_DFE_TAP17_MUX",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCO_DPLL_XGXS_DSC_RXA_DFE_TAP18_MUX_DPLLr,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCO_DPLL_XGXS
	BCMI_TSCO_DPLL_XGXS_DSC_RXA_DFE_TAP18_MUX_DPLLr_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"DSC_RXA_DFE_TAP18_MUX_DPLLr",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"DSC_AFE7_RXA_DFE_TAP18_MUX",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCO_DPLL_XGXS_DSC_RXB_DFE_TAP18_MUX_DPLLr,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCO_DPLL_XGXS
	BCMI_TSCO_DPLL_XGXS_DSC_RXB_DFE_TAP18_MUX_DPLLr_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"DSC_RXB_DFE_TAP18_MUX_DPLLr",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"DSC_AFE7_RXB_DFE_TAP18_MUX",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCO_DPLL_XGXS_DSC_RXC_DFE_TAP18_MUX_DPLLr,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCO_DPLL_XGXS
	BCMI_TSCO_DPLL_XGXS_DSC_RXC_DFE_TAP18_MUX_DPLLr_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"DSC_RXC_DFE_TAP18_MUX_DPLLr",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"DSC_AFE7_RXC_DFE_TAP18_MUX",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCO_DPLL_XGXS_DSC_RXD_DFE_TAP18_MUX_DPLLr,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCO_DPLL_XGXS
	BCMI_TSCO_DPLL_XGXS_DSC_RXD_DFE_TAP18_MUX_DPLLr_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"DSC_RXD_DFE_TAP18_MUX_DPLLr",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"DSC_AFE7_RXD_DFE_TAP18_MUX",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCO_DPLL_XGXS_DSC_RX_GENERAL_CTL_DPLLr,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCO_DPLL_XGXS
	BCMI_TSCO_DPLL_XGXS_DSC_RX_GENERAL_CTL_DPLLr_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"DSC_RX_GENERAL_CTL_DPLLr",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"DSC_AFE7_RX_GENERAL_CTRL",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCO_DPLL_XGXS_DSC_UC_CTL_DPLLr,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCO_DPLL_XGXS
	BCMI_TSCO_DPLL_XGXS_DSC_UC_CTL_DPLLr_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"DSC_UC_CTL_DPLLr",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"DSC_A_DSC_UC_CTRL",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCO_DPLL_XGXS_DSC_SCRATCH_DPLLr,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCO_DPLL_XGXS
	BCMI_TSCO_DPLL_XGXS_DSC_SCRATCH_DPLLr_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"DSC_SCRATCH_DPLLr",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"DSC_A_DSC_SCRATCH",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCO_DPLL_XGXS_DSC_VGA_PHASE_THR_STS_DPLLr,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCO_DPLL_XGXS
	BCMI_TSCO_DPLL_XGXS_DSC_VGA_PHASE_THR_STS_DPLLr_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"DSC_VGA_PHASE_THR_STS_DPLLr",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"DSC_B_VGA_PHASE_THRESH_STATUS",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCO_DPLL_XGXS_DSC_VGA_DATA_THR_STS_DPLLr,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCO_DPLL_XGXS
	BCMI_TSCO_DPLL_XGXS_DSC_VGA_DATA_THR_STS_DPLLr_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"DSC_VGA_DATA_THR_STS_DPLLr",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"DSC_B_VGA_DATA_THRESH_STATUS",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCO_DPLL_XGXS_DSC_DC_OFFS_STS_DPLLr,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCO_DPLL_XGXS
	BCMI_TSCO_DPLL_XGXS_DSC_DC_OFFS_STS_DPLLr_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"DSC_DC_OFFS_STS_DPLLr",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"DSC_B_DC_OFFSET_STATUS",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCO_DPLL_XGXS_DSC_VGA_D_THR_STS_DPLLr,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCO_DPLL_XGXS
	BCMI_TSCO_DPLL_XGXS_DSC_VGA_D_THR_STS_DPLLr_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"DSC_VGA_D_THR_STS_DPLLr",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"DSC_B_VGA_D_THRESH_STATUS",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x2700, /* 9984 */
	0,
#endif
},
{
	BCMI_TSCO_DPLL_XGXS_DSC_CDR_CTL0_DPLLr,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCO_DPLL_XGXS
	BCMI_TSCO_DPLL_XGXS_DSC_CDR_CTL0_DPLLr_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"DSC_CDR_CTL0_DPLLr",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"DSC_C_CDR_CONTROL_0",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x9, /* 9 */
	0,
#endif
},
{
	BCMI_TSCO_DPLL_XGXS_DSC_SLCRS_WRITE_CTL_DPLLr,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCO_DPLL_XGXS
	BCMI_TSCO_DPLL_XGXS_DSC_SLCRS_WRITE_CTL_DPLLr_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"DSC_SLCRS_WRITE_CTL_DPLLr",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"DSC_C_SLICERS_WRITE_CTRL",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x20, /* 32 */
	0,
#endif
},
{
	BCMI_TSCO_DPLL_XGXS_DSC_SM_CTL0_DPLLr,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCO_DPLL_XGXS
	BCMI_TSCO_DPLL_XGXS_DSC_SM_CTL0_DPLLr_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"DSC_SM_CTL0_DPLLr",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"DSC_D_DSC_SM_CTRL_0",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x8, /* 8 */
	0,
#endif
},
{
	BCMI_TSCO_DPLL_XGXS_DSC_SM_CTL1_DPLLr,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCO_DPLL_XGXS
	BCMI_TSCO_DPLL_XGXS_DSC_SM_CTL1_DPLLr_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"DSC_SM_CTL1_DPLLr",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"DSC_D_DSC_SM_CTRL_1",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x4200, /* 16896 */
	0,
#endif
},
{
	BCMI_TSCO_DPLL_XGXS_DSC_SM_CTL9_DPLLr,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCO_DPLL_XGXS
	BCMI_TSCO_DPLL_XGXS_DSC_SM_CTL9_DPLLr_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"DSC_SM_CTL9_DPLLr",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"DSC_D_DSC_SM_CTRL_9",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCO_DPLL_XGXS_DSC_SM_STS_DSC_ST_ONE_HOT_DPLLr,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCO_DPLL_XGXS
	BCMI_TSCO_DPLL_XGXS_DSC_SM_STS_DSC_ST_ONE_HOT_DPLLr_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"DSC_SM_STS_DSC_ST_ONE_HOT_DPLLr",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"DSC_D_DSC_SM_STATUS_DSC_STATE_ONE_HOT",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCO_DPLL_XGXS_DSC_SM_STS_DSC_ST_DPLLr,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCO_DPLL_XGXS
	BCMI_TSCO_DPLL_XGXS_DSC_SM_STS_DSC_ST_DPLLr_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"DSC_SM_STS_DSC_ST_DPLLr",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"DSC_D_DSC_SM_STATUS_DSC_STATE",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCO_DPLL_XGXS_DSC_RX_PI_CNT_BIN_PD_DPLLr,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCO_DPLL_XGXS
	BCMI_TSCO_DPLL_XGXS_DSC_RX_PI_CNT_BIN_PD_DPLLr_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"DSC_RX_PI_CNT_BIN_PD_DPLLr",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"DSC_E_RX_PI_CNT_BIN_PD",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCO_DPLL_XGXS_DSC_RX_PI_CNT_BIN_LD_DPLLr,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCO_DPLL_XGXS
	BCMI_TSCO_DPLL_XGXS_DSC_RX_PI_CNT_BIN_LD_DPLLr_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"DSC_RX_PI_CNT_BIN_LD_DPLLr",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"DSC_E_RX_PI_CNT_BIN_LD",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCO_DPLL_XGXS_DSC_RX_PI_CNT_BIN_D_DPLLr,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCO_DPLL_XGXS
	BCMI_TSCO_DPLL_XGXS_DSC_RX_PI_CNT_BIN_D_DPLLr_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"DSC_RX_PI_CNT_BIN_D_DPLLr",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"DSC_E_RX_PI_CNT_BIN_D",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCO_DPLL_XGXS_DSC_RX_PI_CNT_BIN_P_DPLLr,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCO_DPLL_XGXS
	BCMI_TSCO_DPLL_XGXS_DSC_RX_PI_CNT_BIN_P_DPLLr_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"DSC_RX_PI_CNT_BIN_P_DPLLr",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"DSC_E_RX_PI_CNT_BIN_P",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCO_DPLL_XGXS_DSC_RX_PI_CNT_BIN_L_DPLLr,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCO_DPLL_XGXS
	BCMI_TSCO_DPLL_XGXS_DSC_RX_PI_CNT_BIN_L_DPLLr_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"DSC_RX_PI_CNT_BIN_L_DPLLr",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"DSC_E_RX_PI_CNT_BIN_L",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCO_DPLL_XGXS_DSC_CDR_STS_INTEG_DPLLr,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCO_DPLL_XGXS
	BCMI_TSCO_DPLL_XGXS_DSC_CDR_STS_INTEG_DPLLr_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"DSC_CDR_STS_INTEG_DPLLr",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"DSC_E_CDR_STATUS_INTEG_REG",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCO_DPLL_XGXS_DSC_RX_DFE_TAP2_AB_STS_DPLLr,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCO_DPLL_XGXS
	BCMI_TSCO_DPLL_XGXS_DSC_RX_DFE_TAP2_AB_STS_DPLLr_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"DSC_RX_DFE_TAP2_AB_STS_DPLLr",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"DSC_E_RX_DFE_TAP2_AB_STATUS",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCO_DPLL_XGXS_DSC_RX_DFE_TAP2_CD_STS_DPLLr,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCO_DPLL_XGXS
	BCMI_TSCO_DPLL_XGXS_DSC_RX_DFE_TAP2_CD_STS_DPLLr_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"DSC_RX_DFE_TAP2_CD_STS_DPLLr",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"DSC_E_RX_DFE_TAP2_CD_STATUS",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCO_DPLL_XGXS_DSC_RX_DFE_TAP3_AB_STS_DPLLr,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCO_DPLL_XGXS
	BCMI_TSCO_DPLL_XGXS_DSC_RX_DFE_TAP3_AB_STS_DPLLr_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"DSC_RX_DFE_TAP3_AB_STS_DPLLr",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"DSC_E_RX_DFE_TAP3_AB_STATUS",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCO_DPLL_XGXS_DSC_LMS_THR_STS_DPLLr,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCO_DPLL_XGXS
	BCMI_TSCO_DPLL_XGXS_DSC_LMS_THR_STS_DPLLr_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"DSC_LMS_THR_STS_DPLLr",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"DSC_F_LMS_THRESH_STS_REG",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCO_DPLL_XGXS_DSC_RX_DFE_TAP2_AB_CTL_DPLLr,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCO_DPLL_XGXS
	BCMI_TSCO_DPLL_XGXS_DSC_RX_DFE_TAP2_AB_CTL_DPLLr_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"DSC_RX_DFE_TAP2_AB_CTL_DPLLr",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"DSC_G_RX_DFE_TAP2_AB_CTRL",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCO_DPLL_XGXS_DSC_RX_DFE_TAP2_CD_CTL_DPLLr,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCO_DPLL_XGXS
	BCMI_TSCO_DPLL_XGXS_DSC_RX_DFE_TAP2_CD_CTL_DPLLr_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"DSC_RX_DFE_TAP2_CD_CTL_DPLLr",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"DSC_G_RX_DFE_TAP2_CD_CTRL",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCO_DPLL_XGXS_DSC_RX_DFE_TAP3_AB_CTL_DPLLr,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCO_DPLL_XGXS
	BCMI_TSCO_DPLL_XGXS_DSC_RX_DFE_TAP3_AB_CTL_DPLLr_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"DSC_RX_DFE_TAP3_AB_CTL_DPLLr",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"DSC_G_RX_DFE_TAP3_AB_CTRL",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCO_DPLL_XGXS_DSC_RX_DFE_TAP3_CD_CTL_DPLLr,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCO_DPLL_XGXS
	BCMI_TSCO_DPLL_XGXS_DSC_RX_DFE_TAP3_CD_CTL_DPLLr_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"DSC_RX_DFE_TAP3_CD_CTL_DPLLr",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"DSC_G_RX_DFE_TAP3_CD_CTRL",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCO_DPLL_XGXS_DSC_RX_PF_CTL_DC_OFFS_AND_VGA_DPLLr,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCO_DPLL_XGXS
	BCMI_TSCO_DPLL_XGXS_DSC_RX_PF_CTL_DC_OFFS_AND_VGA_DPLLr_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"DSC_RX_PF_CTL_DC_OFFS_AND_VGA_DPLLr",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"DSC_H_RX_PF_CTRL_DC_OFFSET_AND_VGA",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x27, /* 39 */
	0,
#endif
},
{
	BCMI_TSCO_DPLL_XGXS_DSC_RX_DFE_TAP4_AB_CTL_DPLLr,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCO_DPLL_XGXS
	BCMI_TSCO_DPLL_XGXS_DSC_RX_DFE_TAP4_AB_CTL_DPLLr_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"DSC_RX_DFE_TAP4_AB_CTL_DPLLr",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"DSC_J_RX_DFE_TAP4_AB_CTRL",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCO_DPLL_XGXS_DSC_RX_DFE_TAP4_CD_CTL_DPLLr,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCO_DPLL_XGXS
	BCMI_TSCO_DPLL_XGXS_DSC_RX_DFE_TAP4_CD_CTL_DPLLr_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"DSC_RX_DFE_TAP4_CD_CTL_DPLLr",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"DSC_J_RX_DFE_TAP4_CD_CTRL",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCO_DPLL_XGXS_DSC_RX_DFE_TAP4_AB_STS_DPLLr,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCO_DPLL_XGXS
	BCMI_TSCO_DPLL_XGXS_DSC_RX_DFE_TAP4_AB_STS_DPLLr_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"DSC_RX_DFE_TAP4_AB_STS_DPLLr",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"DSC_J_RX_DFE_TAP4_AB_STATUS",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCO_DPLL_XGXS_DSC_RX_DFE_TAP4_CD_STS_DPLLr,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCO_DPLL_XGXS
	BCMI_TSCO_DPLL_XGXS_DSC_RX_DFE_TAP4_CD_STS_DPLLr_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"DSC_RX_DFE_TAP4_CD_STS_DPLLr",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"DSC_J_RX_DFE_TAP4_CD_STATUS",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCO_DPLL_XGXS_DSC_RX_DFE_TAP3_CD_STS_DPLLr,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCO_DPLL_XGXS
	BCMI_TSCO_DPLL_XGXS_DSC_RX_DFE_TAP3_CD_STS_DPLLr_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"DSC_RX_DFE_TAP3_CD_STS_DPLLr",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"DSC_J_RX_DFE_TAP3_CD_STATUS",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCO_DPLL_XGXS_DSC_RX_MISC_CTL_DPLLr,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCO_DPLL_XGXS
	BCMI_TSCO_DPLL_XGXS_DSC_RX_MISC_CTL_DPLLr_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"DSC_RX_MISC_CTL_DPLLr",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"DSC_J_RX_MISC_CTRL",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
{
	BCMI_TSCO_DPLL_XGXS_MDIO_BCST_PORT_ADDR_DPLLr,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCO_DPLL_XGXS
	BCMI_TSCO_DPLL_XGXS_MDIO_BCST_PORT_ADDR_DPLLr_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"MDIO_BCST_PORT_ADDR_DPLLr",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"MDIO_MMDSEL_AER_COM_MDIO_BRCST_PORT_ADDR",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x1f, /* 31 */
	0,
#endif
},
{
	BCMI_TSCO_DPLL_XGXS_MDIO_MMD_SEL_DPLLr,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCO_DPLL_XGXS
	BCMI_TSCO_DPLL_XGXS_MDIO_MMD_SEL_DPLLr_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"MDIO_MMD_SEL_DPLLr",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"MDIO_MMDSEL_AER_COM_MDIO_MMD_SELECT",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x404d, /* 16461 */
	0,
#endif
},
{
	BCMI_TSCO_DPLL_XGXS_MDIO_AER_DPLLr,
#if  PHYMOD_CONFIG_INCLUDE_FIELD_INFO == 1
#ifndef PHYMOD_CONFIG_EXCLUDE_FIELD_INFO_BCMI_TSCO_DPLL_XGXS
	BCMI_TSCO_DPLL_XGXS_MDIO_AER_DPLLr_fields,
#else
	0,
#endif
#endif
	 PHYMOD_SYMBOL_INDEX_SIZE_ENCODE(1),
	PHYMOD_SYMBOL_FLAG_REGISTER,
	"MDIO_AER_DPLLr",
#if  PHYMOD_CONFIG_INCLUDE_ALIAS_NAMES == 1
	"MDIO_MMDSEL_AER_COM_MDIO_AER",
	NULL,
#endif
#if  PHYMOD_CONFIG_INCLUDE_RESET_VALUES == 1
	0x0, /* 0 */
	0,
#endif
},
#endif
};


phymod_symbols_t bcmi_tsco_dpll_xgxs_symbols = 
{
   bcmi_tsco_dpll_xgxs_syms, sizeof(bcmi_tsco_dpll_xgxs_syms)/sizeof(bcmi_tsco_dpll_xgxs_syms[0]),
#if PHYMOD_CONFIG_INCLUDE_FIELD_NAMES == 1
   bcmi_tsco_dpll_xgxs_fields
#else
   NULL
#endif
/* END OF SYMBOL FILE */
};

#endif /* PHYMOD_CONFIG_INCLUDE_CHIP_SYMBOLS */
