module module_0 (
    input logic id_1,
    input [id_1 : 1] id_2
);
  logic id_3 (
      1,
      id_2,
      1
  );
endmodule
