#-----------------------------------------------------------
# Vivado v2017.4 (64-bit)
# SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
# IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
# Start of session at: Mon Feb 21 16:52:33 2022
# Process ID: 14628
# Current directory: C:/Users/dlg59/Documents/GitHub/Lab3_7segment/Lab3_7segment.runs/synth_1
# Command line: vivado.exe -log Main.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source Main.tcl
# Log file: C:/Users/dlg59/Documents/GitHub/Lab3_7segment/Lab3_7segment.runs/synth_1/Main.vds
# Journal file: C:/Users/dlg59/Documents/GitHub/Lab3_7segment/Lab3_7segment.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source Main.tcl -notrace
Command: synth_design -top Main -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 2468 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 331.535 ; gain = 101.902
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'Main' [C:/Users/dlg59/Documents/GitHub/Lab3_7segment/Lab3_7segment.srcs/sources_1/new/Lab3_7segment.v:40]
INFO: [Synth 8-638] synthesizing module 'Adder_4bit' [C:/Users/dlg59/Documents/GitHub/Lab3_7segment/Lab3_7segment.srcs/sources_1/new/Lab3_7segment.v:10]
INFO: [Synth 8-638] synthesizing module 'Adder_Full' [C:/Users/dlg59/Documents/GitHub/Lab3_7segment/Lab3_7segment.srcs/sources_1/new/Lab3_7segment.v:1]
INFO: [Synth 8-256] done synthesizing module 'Adder_Full' (1#1) [C:/Users/dlg59/Documents/GitHub/Lab3_7segment/Lab3_7segment.srcs/sources_1/new/Lab3_7segment.v:1]
INFO: [Synth 8-256] done synthesizing module 'Adder_4bit' (2#1) [C:/Users/dlg59/Documents/GitHub/Lab3_7segment/Lab3_7segment.srcs/sources_1/new/Lab3_7segment.v:10]
WARNING: [Synth 8-689] width (1) of port connection 'a' does not match port width (4) of module 'Adder_4bit' [C:/Users/dlg59/Documents/GitHub/Lab3_7segment/Lab3_7segment.srcs/sources_1/new/Lab3_7segment.v:49]
WARNING: [Synth 8-689] width (1) of port connection 'b' does not match port width (4) of module 'Adder_4bit' [C:/Users/dlg59/Documents/GitHub/Lab3_7segment/Lab3_7segment.srcs/sources_1/new/Lab3_7segment.v:49]
INFO: [Synth 8-638] synthesizing module 'Decoder' [C:/Users/dlg59/Documents/GitHub/Lab3_7segment/Lab3_7segment.srcs/sources_1/new/Lab3_7segment.v:23]
WARNING: [Synth 8-3848] Net s in module/entity Decoder does not have driver. [C:/Users/dlg59/Documents/GitHub/Lab3_7segment/Lab3_7segment.srcs/sources_1/new/Lab3_7segment.v:25]
INFO: [Synth 8-256] done synthesizing module 'Decoder' (3#1) [C:/Users/dlg59/Documents/GitHub/Lab3_7segment/Lab3_7segment.srcs/sources_1/new/Lab3_7segment.v:23]
WARNING: [Synth 8-689] width (1) of port connection 'a' does not match port width (4) of module 'Decoder' [C:/Users/dlg59/Documents/GitHub/Lab3_7segment/Lab3_7segment.srcs/sources_1/new/Lab3_7segment.v:50]
WARNING: [Synth 8-689] width (1) of port connection 'b' does not match port width (4) of module 'Decoder' [C:/Users/dlg59/Documents/GitHub/Lab3_7segment/Lab3_7segment.srcs/sources_1/new/Lab3_7segment.v:50]
INFO: [Synth 8-256] done synthesizing module 'Main' (4#1) [C:/Users/dlg59/Documents/GitHub/Lab3_7segment/Lab3_7segment.srcs/sources_1/new/Lab3_7segment.v:40]
WARNING: [Synth 8-3331] design Decoder has unconnected port a[3]
WARNING: [Synth 8-3331] design Decoder has unconnected port a[2]
WARNING: [Synth 8-3331] design Decoder has unconnected port a[1]
WARNING: [Synth 8-3331] design Decoder has unconnected port a[0]
WARNING: [Synth 8-3331] design Decoder has unconnected port b[3]
WARNING: [Synth 8-3331] design Decoder has unconnected port b[2]
WARNING: [Synth 8-3331] design Decoder has unconnected port b[1]
WARNING: [Synth 8-3331] design Decoder has unconnected port b[0]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 383.414 ; gain = 153.781
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 383.414 ; gain = 153.781
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/dlg59/Documents/GitHub/Lab3_7segment/Basys3_7segment.xdc]
WARNING: [Vivado 12-584] No ports matched 'a[0]'. [C:/Users/dlg59/Documents/GitHub/Lab3_7segment/Basys3_7segment.xdc:12]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/dlg59/Documents/GitHub/Lab3_7segment/Basys3_7segment.xdc:12]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'a[1'. [C:/Users/dlg59/Documents/GitHub/Lab3_7segment/Basys3_7segment.xdc:14]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/dlg59/Documents/GitHub/Lab3_7segment/Basys3_7segment.xdc:14]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'a[2]'. [C:/Users/dlg59/Documents/GitHub/Lab3_7segment/Basys3_7segment.xdc:16]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/dlg59/Documents/GitHub/Lab3_7segment/Basys3_7segment.xdc:16]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'a[1]'. [C:/Users/dlg59/Documents/GitHub/Lab3_7segment/Basys3_7segment.xdc:18]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/dlg59/Documents/GitHub/Lab3_7segment/Basys3_7segment.xdc:18]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'a[3]'. [C:/Users/dlg59/Documents/GitHub/Lab3_7segment/Basys3_7segment.xdc:20]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/dlg59/Documents/GitHub/Lab3_7segment/Basys3_7segment.xdc:20]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'b[0]'. [C:/Users/dlg59/Documents/GitHub/Lab3_7segment/Basys3_7segment.xdc:22]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/dlg59/Documents/GitHub/Lab3_7segment/Basys3_7segment.xdc:22]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'b[1]'. [C:/Users/dlg59/Documents/GitHub/Lab3_7segment/Basys3_7segment.xdc:24]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/dlg59/Documents/GitHub/Lab3_7segment/Basys3_7segment.xdc:24]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'b[2]'. [C:/Users/dlg59/Documents/GitHub/Lab3_7segment/Basys3_7segment.xdc:26]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/dlg59/Documents/GitHub/Lab3_7segment/Basys3_7segment.xdc:26]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'b[3]'. [C:/Users/dlg59/Documents/GitHub/Lab3_7segment/Basys3_7segment.xdc:28]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/dlg59/Documents/GitHub/Lab3_7segment/Basys3_7segment.xdc:28]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'AN[0]'. [C:/Users/dlg59/Documents/GitHub/Lab3_7segment/Basys3_7segment.xdc:299]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/dlg59/Documents/GitHub/Lab3_7segment/Basys3_7segment.xdc:299]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'AN[1]'. [C:/Users/dlg59/Documents/GitHub/Lab3_7segment/Basys3_7segment.xdc:300]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/dlg59/Documents/GitHub/Lab3_7segment/Basys3_7segment.xdc:300]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'AN[2]'. [C:/Users/dlg59/Documents/GitHub/Lab3_7segment/Basys3_7segment.xdc:301]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/dlg59/Documents/GitHub/Lab3_7segment/Basys3_7segment.xdc:301]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'AN[3]'. [C:/Users/dlg59/Documents/GitHub/Lab3_7segment/Basys3_7segment.xdc:302]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/dlg59/Documents/GitHub/Lab3_7segment/Basys3_7segment.xdc:302]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [C:/Users/dlg59/Documents/GitHub/Lab3_7segment/Basys3_7segment.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/dlg59/Documents/GitHub/Lab3_7segment/Basys3_7segment.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/Main_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/Main_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 708.367 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:23 ; elapsed = 00:00:24 . Memory (MB): peak = 708.367 ; gain = 478.734
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:23 ; elapsed = 00:00:24 . Memory (MB): peak = 708.367 ; gain = 478.734
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:23 ; elapsed = 00:00:25 . Memory (MB): peak = 708.367 ; gain = 478.734
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:23 ; elapsed = 00:00:25 . Memory (MB): peak = 708.367 ; gain = 478.734
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 10    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module Adder_Full 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
Module Decoder 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-3917] design Main has port D[0] driven by constant 1
CRITICAL WARNING: [Synth 8-3352] multi-driven net s[0] with 1st driver pin 'f0/fa0/s_inferred/s' [C:/Users/dlg59/Documents/GitHub/Lab3_7segment/Lab3_7segment.srcs/sources_1/new/Lab3_7segment.v:5]
CRITICAL WARNING: [Synth 8-3352] multi-driven net s[0] with 2nd driver pin 's[0]' [C:/Users/dlg59/Documents/GitHub/Lab3_7segment/Lab3_7segment.srcs/sources_1/new/Lab3_7segment.v:40]
CRITICAL WARNING: [Synth 8-3352] multi-driven net s[1] with 1st driver pin 'f0/fa1/s_inferred/s' [C:/Users/dlg59/Documents/GitHub/Lab3_7segment/Lab3_7segment.srcs/sources_1/new/Lab3_7segment.v:5]
CRITICAL WARNING: [Synth 8-3352] multi-driven net s[1] with 2nd driver pin 's[1]' [C:/Users/dlg59/Documents/GitHub/Lab3_7segment/Lab3_7segment.srcs/sources_1/new/Lab3_7segment.v:40]
CRITICAL WARNING: [Synth 8-3352] multi-driven net s[2] with 1st driver pin 'f0/fa2/s_inferred/s' [C:/Users/dlg59/Documents/GitHub/Lab3_7segment/Lab3_7segment.srcs/sources_1/new/Lab3_7segment.v:5]
CRITICAL WARNING: [Synth 8-3352] multi-driven net s[2] with 2nd driver pin 's[2]' [C:/Users/dlg59/Documents/GitHub/Lab3_7segment/Lab3_7segment.srcs/sources_1/new/Lab3_7segment.v:40]
CRITICAL WARNING: [Synth 8-3352] multi-driven net s[3] with 1st driver pin 'f0/fa3/s_inferred/s' [C:/Users/dlg59/Documents/GitHub/Lab3_7segment/Lab3_7segment.srcs/sources_1/new/Lab3_7segment.v:5]
CRITICAL WARNING: [Synth 8-3352] multi-driven net s[3] with 2nd driver pin 's[3]' [C:/Users/dlg59/Documents/GitHub/Lab3_7segment/Lab3_7segment.srcs/sources_1/new/Lab3_7segment.v:40]
CRITICAL WARNING: [Synth 8-3352] multi-driven net s[4] with 1st driver pin 'f0/fa3/cout_inferred/cout' [C:/Users/dlg59/Documents/GitHub/Lab3_7segment/Lab3_7segment.srcs/sources_1/new/Lab3_7segment.v:6]
CRITICAL WARNING: [Synth 8-3352] multi-driven net s[4] with 2nd driver pin 's[4]' [C:/Users/dlg59/Documents/GitHub/Lab3_7segment/Lab3_7segment.srcs/sources_1/new/Lab3_7segment.v:40]
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:24 ; elapsed = 00:00:25 . Memory (MB): peak = 708.367 ; gain = 478.734
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:36 ; elapsed = 00:00:37 . Memory (MB): peak = 708.367 ; gain = 478.734
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:36 ; elapsed = 00:00:37 . Memory (MB): peak = 708.367 ; gain = 478.734
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:36 ; elapsed = 00:00:38 . Memory (MB): peak = 708.367 ; gain = 478.734
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:37 ; elapsed = 00:00:39 . Memory (MB): peak = 708.367 ; gain = 478.734
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:37 ; elapsed = 00:00:39 . Memory (MB): peak = 708.367 ; gain = 478.734
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:37 ; elapsed = 00:00:39 . Memory (MB): peak = 708.367 ; gain = 478.734
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:37 ; elapsed = 00:00:39 . Memory (MB): peak = 708.367 ; gain = 478.734
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:37 ; elapsed = 00:00:39 . Memory (MB): peak = 708.367 ; gain = 478.734
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:37 ; elapsed = 00:00:39 . Memory (MB): peak = 708.367 ; gain = 478.734
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----+------+
|      |Cell |Count |
+------+-----+------+
|1     |OBUF |     7|
+------+-----+------+

Report Instance Areas: 
+------+---------+-------+------+
|      |Instance |Module |Cells |
+------+---------+-------+------+
|1     |top      |       |     7|
+------+---------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:37 ; elapsed = 00:00:39 . Memory (MB): peak = 708.367 ; gain = 478.734
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 10 critical warnings and 1 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:22 ; elapsed = 00:00:31 . Memory (MB): peak = 708.367 ; gain = 153.781
Synthesis Optimization Complete : Time (s): cpu = 00:00:37 ; elapsed = 00:00:39 . Memory (MB): peak = 708.367 ; gain = 478.734
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
18 Infos, 27 Warnings, 23 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:39 ; elapsed = 00:00:42 . Memory (MB): peak = 716.570 ; gain = 491.422
INFO: [Common 17-1381] The checkpoint 'C:/Users/dlg59/Documents/GitHub/Lab3_7segment/Lab3_7segment.runs/synth_1/Main.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file Main_utilization_synth.rpt -pb Main_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.031 . Memory (MB): peak = 716.570 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Mon Feb 21 16:53:21 2022...
