#-----------------------------------------------------------
# Vivado v2013.4 (64-bit)
# SW Build 353583 on Mon Dec  9 17:49:19 MST 2013
# IP Build 208076 on Mon Dec  2 12:38:17 MST 2013
# Start of session at: Tue Apr 10 16:29:54 2018
# Process ID: 7960
# Log file: C:/Users/ECE/Desktop/C.O_2018/single_cpu/vivado.log
# Journal file: C:/Users/ECE/Desktop/C.O_2018/single_cpu\vivado.jou
#-----------------------------------------------------------
Attempting to get a license: Implementation
Feature available: Implementation
Loading parts and site information from C:/Xilinx/Vivado/2013.4/data/parts/arch.xml
Parsing RTL primitives file [C:/Xilinx/Vivado/2013.4/data/parts/xilinx/rtl/prims/rtl_prims.xml]
Finished parsing RTL primitives file [C:/Xilinx/Vivado/2013.4/data/parts/xilinx/rtl/prims/rtl_prims.xml]
start_gui
open_project {C:\Users\ECE\Desktop\C.O_2018\single_cpu\single_cpu.xpr}
Import path for source C:/Users/ECE/Desktop/C.O_2018/single_cpu/single_cpu.srcs/sources_1/imports/verilog_files/RegisterFile.v: Could not find the file 'C:/Users/ECE/Desktop/C.O_2018/C.O_2018/single_cpu/test_cpu.srcs/sources_1/imports/verilog_files/RegisterFile.v'.
Import path for source C:/Users/ECE/Desktop/C.O_2018/single_cpu/single_cpu.srcs/sources_1/imports/verilog_files/ALU.v: Could not find the file 'C:/Users/ECE/Desktop/C.O_2018/C.O_2018/single_cpu/test_cpu.srcs/sources_1/imports/verilog_files/ALU.v'.
Import path for source C:/Users/ECE/Desktop/C.O_2018/single_cpu/single_cpu.srcs/sources_1/imports/verilog_files/opcodes.v: Could not find the file 'C:/Users/ECE/Desktop/C.O_2018/C.O_2018/single_cpu/test_cpu.srcs/sources_1/imports/verilog_files/opcodes.v'.
Import path for source C:/Users/ECE/Desktop/C.O_2018/single_cpu/single_cpu.srcs/sources_1/imports/verilog_files/cpu.v: Could not find the file 'C:/Users/ECE/Desktop/C.O_2018/C.O_2018/single_cpu/test_cpu.srcs/sources_1/imports/verilog_files/cpu.v'.
Import path for source C:/Users/ECE/Desktop/C.O_2018/single_cpu/single_cpu.srcs/sim_1/imports/verilog_files/cpu_tb.v: Could not find the file 'C:/Users/ECE/Desktop/C.O_2018/C.O_2018/single_cpu/test_cpu.srcs/sim_1/imports/verilog_files/cpu_tb.v'.
Scanning sources...
Finished scanning sources
INFO: [Project 1-230] Project 'single_cpu.xpr' upgraded for this version of Vivado.
open_project: Time (s): cpu = 00:00:11 ; elapsed = 00:00:05 . Memory (MB): peak = 828.586 ; gain = 7.375
update_compile_order -fileset sources_1
update_compile_order -fileset sim_1
exit
INFO: [Common 17-206] Exiting Vivado at Tue Apr 10 16:31:07 2018...
