// SPDX-License-Identifier: (GPL-2.0 OR MIT)
/*
 * Copyright (C) 2021 MediaTek Inc.
 */

/dts-v1/;
#include <dt-bindings/interrupt-controller/arm-gic.h>
#include <dt-bindings/interrupt-controller/irq.h>
#include <dt-bindings/phy/phy.h>

/ {
	model = "MT6879";
	compatible = "mediatek,MT6879";
	interrupt-parent = <&gic>;
	#address-cells = <2>;
	#size-cells = <2>;

	aliases {
		i2c0 = &i2c0;
		i2c1 = &i2c1;
		i2c2 = &i2c2;
		i2c3 = &i2c3;
		i2c4 = &i2c4;
		i2c5 = &i2c5;
		i2c6 = &i2c6;
		i2c7 = &i2c7;
		i2c8 = &i2c8;
		i2c9 = &i2c9;
		i2c10 = &i2c10;
		i2c11 = &i2c11;
	};

	i2c0: i2c@11e00000 {
		compatible = "mediatek,mt6879-i2c";
		reg = <0 0x11e00000 0 0x1000>,
			<0 0x11300080 0 0x80>;
		/* interrupts = <GIC_SPI 100 IRQ_TYPE_LEVEL_HIGH 0>; */
		/* clocks = <&imp_iic_wrap_e_clk CLK_IMPE_AP_I2C0_RO>, */
			/* <&infracfg_ao_clk CLK_IFRAO_APDMA>; */
		clock-names = "main", "dma";
		clock-div = <1>;
	};

	i2c1: i2c@11e01000 {
		compatible = "mediatek,mt6879-i2c";
		reg = <0 0x11e01000 0 0x1000>,
			<0 0x11300100 0 0x80>;
		/* interrupts = <GIC_SPI 100 IRQ_TYPE_LEVEL_HIGH 0>; */
		/* clocks = <&imp_iic_wrap_e_clk CLK_IMPE_AP_I2C1_RO>, */
			/* <&infracfg_ao_clk CLK_IFRAO_APDMA>; */
		clock-names = "main", "dma";
		clock-div = <1>;
	};

	i2c2: i2c@11cb0000 {
		compatible = "mediatek,mt6879-i2c";
		reg = <0 0x11cb0000 0 0x1000>,
			<0 0x11300180 0 0x100>;
		/* interrupts = <GIC_SPI 100 IRQ_TYPE_LEVEL_HIGH 0>; */
		/* clocks = <&imp_iic_wrap_e_clk CLK_IMPE_AP_I2C2_RO>, */
			/* <&infracfg_ao_clk CLK_IFRAO_APDMA>; */
		clock-names = "main", "dma";
		clock-div = <1>;
	};

	i2c3: i2c@11ed0000 {
		compatible = "mediatek,mt6879-i2c";
		reg = <0 0x11ed0000 0 0x1000>,
			<0 0x11300280 0 0x80>;
		/* interrupts = <GIC_SPI 100 IRQ_TYPE_LEVEL_HIGH 0>; */
		/* clocks = <&imp_iic_wrap_e_clk CLK_IMPE_AP_I2C3_RO>, */
			/* <&infracfg_ao_clk CLK_IFRAO_APDMA>; */
		clock-names = "main", "dma";
		clock-div = <1>;
	};

	i2c4: i2c@11cb1000 {
		compatible = "mediatek,mt6879-i2c";
		reg = <0 0x11cb1000 0 0x1000>,
			<0 0x11300300 0 0x100>;
		/* interrupts = <GIC_SPI 100 IRQ_TYPE_LEVEL_HIGH 0>; */
		/* clocks = <&imp_iic_wrap_e_clk CLK_IMPE_AP_I2C4_RO>, */
			/* <&infracfg_ao_clk CLK_IFRAO_APDMA>; */
		clock-names = "main", "dma";
		clock-div = <1>;
	};

	i2c5: i2c@11ed1000 {
		compatible = "mediatek,mt6879-i2c";
		reg = <0 0x11ed1000 0 0x1000>,
			<0 0x11300400 0 0x80>;
		/* interrupts = <GIC_SPI 100 IRQ_TYPE_LEVEL_HIGH 0>; */
		/* clocks = <&imp_iic_wrap_e_clk CLK_IMPE_AP_I2C5_RO>, */
			/* <&infracfg_ao_clk CLK_IFRAO_APDMA>; */
		clock-names = "main", "dma";
		clock-div = <1>;
	};

	i2c6: i2c@11e02000 {
		compatible = "mediatek,mt6879-i2c";
		reg = <0 0x11e02000 0 0x1000>,
			<0 0x11300480 0 0x80>;
		/* interrupts = <GIC_SPI 100 IRQ_TYPE_LEVEL_HIGH 0>; */
		/* clocks = <&imp_iic_wrap_e_clk CLK_IMPE_AP_I2C6_RO>, */
			/* <&infracfg_ao_clk CLK_IFRAO_APDMA>; */
		clock-names = "main", "dma";
		clock-div = <1>;
	};

	i2c7: i2c@11ed2000 {
		compatible = "mediatek,mt6879-i2c";
		reg = <0 0x11ed2000 0 0x1000>,
			<0 0x11300500 0 0x100>;
		/* interrupts = <GIC_SPI 100 IRQ_TYPE_LEVEL_HIGH 0>; */
		/* clocks = <&imp_iic_wrap_e_clk CLK_IMPE_AP_I2C7_RO>, */
			/* <&infracfg_ao_clk CLK_IFRAO_APDMA>; */
		clock-names = "main", "dma";
		clock-div = <1>;
	};

	i2c8: i2c@11ed3000 {
		compatible = "mediatek,mt6879-i2c";
		reg = <0 0x11ed3000 0 0x1000>,
			<0 0x11300600 0 0x100>;
		/* interrupts = <GIC_SPI 100 IRQ_TYPE_LEVEL_HIGH 0>; */
		/* clocks = <&imp_iic_wrap_e_clk CLK_IMPE_AP_I2C8_RO>, */
			/* <&infracfg_ao_clk CLK_IFRAO_APDMA>; */
		clock-names = "main", "dma";
		clock-div = <1>;
	};

	i2c9: i2c@11cb2000 {
		compatible = "mediatek,mt6879-i2c";
		reg = <0 0x11cb2000 0 0x1000>,
			<0 0x11300700 0 0x100>;
		/* interrupts = <GIC_SPI 100 IRQ_TYPE_LEVEL_HIGH 0>; */
		/* clocks = <&imp_iic_wrap_e_clk CLK_IMPE_AP_I2C9_RO>, */
			/* <&infracfg_ao_clk CLK_IFRAO_APDMA>; */
		clock-names = "main", "dma";
		clock-div = <1>;
	};

	i2c10: i2c@11280000 {
		compatible = "mediatek,mt6879-i2c";
		reg = <0 0x11280000 0 0x1000>,
			<0 0x11300800 0 0x80>;
		/* interrupts = <GIC_SPI 100 IRQ_TYPE_LEVEL_HIGH 0>; */
		/* clocks = <&imp_iic_wrap_e_clk CLK_IMPE_AP_I2C10_RO>, */
			/* <&infracfg_ao_clk CLK_IFRAO_APDMA>; */
		clock-names = "main", "dma";
		clock-div = <1>;
	};

	i2c11: i2c@11281000 {
		compatible = "mediatek,mt6879-i2c";
		reg = <0 0x11281000 0 0x1000>,
			<0 0x11300880 0 0x80>;
		/* interrupts = <GIC_SPI 100 IRQ_TYPE_LEVEL_HIGH 0>; */
		/* clocks = <&imp_iic_wrap_e_clk CLK_IMPE_AP_I2C11_RO>, */
			/* <&infracfg_ao_clk CLK_IFRAO_APDMA>; */
		clock-names = "main", "dma";
		clock-div = <1>;
	};

	/* chosen */
	chosen: chosen {
		bootargs = "console=tty0 console=ttyS0,921600n1 root=/dev/ram \
			vmalloc=400M slub_debug=OFZPU swiotlb=noforce \
			firmware_class.path=/vendor/firmware \
			page_owner=on";
	};

	cpus {
	};

	memory {
		device_type = "memory";
		reg = <0 0x40000000 0 0x3e605000>;
	};

	reserved_memory: reserved-memory {
		#address-cells = <2>;
		#size-cells = <2>;
		ranges;
	};

	gic: interrupt-controller {
		compatible = "arm,gic-v3";
		#interrupt-cells = <3>;
		#address-cells = <2>;
		#size-cells = <2>;
		#redistributor-regions = <1>;
		interrupt-parent = <&gic>;
		interrupt-controller;
		reg = <0 0x0c000000 0 0x40000>, // distributor
		      <0 0x0c040000 0 0x200000>; // redistributor
		interrupts = <GIC_PPI 9 IRQ_TYPE_LEVEL_HIGH>;
	};

	timer: timer {
		compatible = "arm,armv8-timer";
		interrupt-parent = <&gic>;
		interrupts = <GIC_PPI 13 IRQ_TYPE_LEVEL_HIGH>,
			<GIC_PPI 14 IRQ_TYPE_LEVEL_HIGH>,
			<GIC_PPI 11 IRQ_TYPE_LEVEL_HIGH>,
			<GIC_PPI 10 IRQ_TYPE_LEVEL_HIGH>;
		clock-frequency = <13000000>;
	};

	gpio@10005000 {
		compatible = "mediatek,gpio";
		reg = <0 0x10005000 0 0x1000>;
	};

	pio: pinctrl {
		compatible = "mediatek,mt6879-pinctrl";
		reg = <0 0x10005000 0 0x1000>,
		      <0 0x11b00000 0 0x1000>,
		      <0 0x11c20000 0 0x1000>,
		      <0 0x11c40000 0 0x1000>,
		      <0 0x11d30000 0 0x1000>,
		      <0 0x11d40000 0 0x1000>,
		      <0 0x11e10000 0 0x1000>,
		      <0 0x11e30000 0 0x1000>,
		      <0 0x11ec0000 0 0x1000>;
 		reg-names = "gpio",
 			    "iocfg_lb",
			    "iocfg_rm",
			    "iocfg_rb",
			    "iocfg_bm",
			    "iocfg_br",
			    "iocfg_lm",
			    "iocfg_lt",
			    "iocfg_rt";
		gpio-controller;
		#gpio-cells = <2>;
		gpio-ranges = <&pio 0 0 217>;
	};

	fhctl@1000ce00 {
		compatible = "mediatek,mt6983-fhctl";
		reg = <0 0x1000ce00 0 0x200>, //AP FHCTL base
			  <0 0x1000c000 0 0xe00>, //APMIX base

			  <0 0x190f3e00 0 0x200>, //APU EN
			  <0 0x190f3000 0 0x100>, //APU APMIX

			  <0 0x13fa0e00 0 0x200>, //GPU EN
			  <0 0x13fa0000 0 0x100>; //GPU APMIX

		map0 {
			domain = "top";
			method = "fhctl-mcupm";
			armpll_ll {
				fh-id = <0>;
				pll-id = <999>;
			};
			armpll_bl {
				fh-id = <1>;
				pll-id = <999>;
			};
			armpll_b {
				fh-id = <2>;
				pll-id = <999>;
			};
			ccipll {
				fh-id = <3>;
				pll-id = <999>;
			};
			mempll {
				fh-id = <4>;
				pll-id = <999>;
			};
			emipll {
				fh-id = <5>;
				pll-id = <999>;
			};
			mpll {
				fh-id = <6>;
				pll-id = <999>;
			};
			mmpll {
				fh-id = <7>;
				pll-id = <999>;
			};
			mainpll {
				fh-id = <8>;
				pll-id = <999>;
			};
			msdcpll {
				fh-id = <9>;
				pll-id = <999>;
			};
			adsppll {
				fh-id = <10>;
				pll-id = <999>;
			};
			imgpll {
				fh-id = <11>;
				pll-id = <999>;
			};
			tvdpll {
				fh-id = <12>;
				pll-id = <999>;
			};
		};

		map1 {
			domain = "apu";
			method = "fhctl-ap";
			apupll0 {
				fh-id = <0>;
				pll-id = <999>;
			};
			apupll1 {
				fh-id = <1>;
				pll-id = <999>;
			};
			apupll2 {
				fh-id = <2>;
				pll-id = <999>;
			};
			apupll3 {
				fh-id = <3>;
				pll-id = <999>;
			};
		};

		map2 {
			domain = "gpu";
			method = "fhctl-ap";
			mfgpll0 {
				fh-id = <0>;
				pll-id = <999>;
			};
			mfgpll1 {
				fh-id = <1>;
				pll-id = <999>;
			};
			mfgpll2 {
				fh-id = <2>;
				pll-id = <999>;
			};
			mfgpll3 {
				fh-id = <3>;
				pll-id = <999>;
			};
		};
	};

	apdma: dma-controller@11300900 {
		compatible = "mediatek,mt6779-uart-dma";
		reg = <0 0x11300900 0 0x80>,
		      <0 0x11300980 0 0x80>,
		      <0 0x11300a00 0 0x80>,
		      <0 0x11300a80 0 0x80>;
		interrupts = <GIC_SPI 175 IRQ_TYPE_LEVEL_HIGH>,
			     <GIC_SPI 176 IRQ_TYPE_LEVEL_HIGH>,
			     <GIC_SPI 177 IRQ_TYPE_LEVEL_HIGH>,
			     <GIC_SPI 178 IRQ_TYPE_LEVEL_HIGH>;
	};

	apuart0: serial@11001000 {
		compatible = "mediatek,mt6577-uart";
		reg = <0 0x11001000 0 0x1000>;
		interrupts = <GIC_SPI 141 IRQ_TYPE_LEVEL_HIGH>;
		dmas = <&apdma 0
				&apdma 1>;
		dma-names = "tx", "rx";
	};

	apuart1: serial@11002000 {
		compatible = "mediatek,mt6577-uart";
		reg = <0 0x11002000 0 0x1000>;
		interrupts = <GIC_SPI 142 IRQ_TYPE_LEVEL_HIGH>;
		dmas = <&apdma 2
				&apdma 3>;
		dma-names = "tx", "rx";
	};

	odm: odm {
		compatible = "simple-bus";
		/* reserved for overlay by odm */
	};

	ssusb: usb0@11201000 {
		compatible = "mediatek,mtu3";
		reg = <0 0x11201000 0 0x2e00>,
			<0 0x11203e00 0 0x0100>;
		reg-names = "mac", "ippc";
		interrupts = <GIC_SPI 128 IRQ_TYPE_LEVEL_HIGH 0>;
		phy-cells = <1>;
		phys = <&u2port0 PHY_TYPE_USB2>,
			 <&u3port0 PHY_TYPE_USB3>;
		#address-cells = <2>;
		#size-cells = <2>;
		ranges;
		dr_mode = "otg";
		maximum-speed = "high-speed";
		mediatek,force-vbus;
		mediatek,clk-mgr;
		mediatek,usb3-drd;
		usb-role-switch;
	};

	u3phy: usb0-phy@11e40000 {
		compatible = "mediatek,generic-tphy-v2";
		#address-cells = <2>;
		#size-cells = <2>;
		ranges;

		u2port0: usb2-phy0@11e40000 {
			reg = <0 0x11e40000 0 0x700>;
			#phy-cells = <1>;
		};

		u3port0: usb3-phy0@11e40700 {
			reg = <0 0x11e40700 0 0x900>;
			#phy-cells = <1>;
		};
	};

	u3fpgaphy: usb-phy {
		compatible = "mediatek,fpga-u3phy";
		mediatek,ippc = <0x11203e00>;
		#address-cells = <2>;
		#size-cells = <2>;
		fpga_i2c_physical_base = <0x11cb0000>;
		status = "disabled";

		u3fpgaport0: usb-phy@0 {
			chip-id= <0xa60931a>;
			port = <0>;
			pclk_phase = <23>;
			#phy-cells = <1>;
		};
	};

	mmc0: mmc@11230000 {
		compatible = "mediatek,mt6879-mmc", "mediatek,mt2712-mmc";
		reg = <0 0x11230000 0 0x10000>,
		      <0 0x11f50000 0 0x1000>;
		interrupts = <GIC_SPI 99 IRQ_TYPE_LEVEL_HIGH 0>;
	};

	mmc1: mmc@11240000 {
		compatible = "mediatek,mt6879-mmc", "mediatek,mt2712-mmc";
		reg = <0 0x11240000 0 0x1000>,
		      <0 0x11e10000 0 0x1000>;
		interrupts = <GIC_SPI 103 IRQ_TYPE_LEVEL_HIGH 0>;
#if 0
		clocks = <&topckgen_clk CLK_TOP_MSDC30_1_SEL>,
			 <&infracfg_ao_clk CLK_IFRAO_MSDC1>,
			 <&infracfg_ao_clk CLK_IFRAO_MSDC1_SRC>;
		clock-names = "source", "hclk", "source_cg";
#endif
	};

	pmu {
		compatible = "arm,dsu-pmu";
		interrupt-parent = <&gic>;
		interrupts = <GIC_PPI 7 IRQ_TYPE_LEVEL_HIGH>;
	};

	drm: drm@1000d000 {
		compatible = "mediatek,dbgtop-drm";
		reg = <0 0x1000d000 0 0x1000>;
		status = "disabled";
	};
	scp: scp@1c700000 {
		compatible = "mediatek,scp";
		status = "okay";
		reg = <0 0x1c400000 0 0x100000>, /* tcm */
		      <0 0x1c724000 0 0x1000>, /* cfg */
		      <0 0x1c721000 0 0x1000>, /* clk*/
		      <0 0x1c730000 0 0x1000>, /* cfg core0 */
		      <0 0x1c740000 0 0x1000>, /* cfg core1 */
		      <0 0x1c752000 0 0x1000>, /* bus tracker */
		      <0 0x1c760000 0 0x40000>, /* llc */
		      <0 0x1c7a5000 0 0x4>, /* cfg_sec */
		      <0 0x1c7fb000 0 0x100>, /* mbox0 base */
		      <0 0x1c7fb100 0 0x4>, /* mbox0 set */
		      <0 0x1c7fb10c 0 0x4>, /* mbox0 clr */
		      <0 0x1c7a5020 0 0x4>, /* mbox0 init */
		      <0 0x1c7fc000 0 0x100>, /* mbox1 base */
		      <0 0x1c7fc100 0 0x4>, /* mbox1 set */
		      <0 0x1c7fc10c 0 0x4>, /* mbox1 clr */
		      <0 0x1c7a5024 0 0x4>, /* mbox1 init */
		      <0 0x1c7fd000 0 0x100>, /* mbox2 base */
		      <0 0x1c7fd100 0 0x4>, /* mbox2 set */
		      <0 0x1c7fd10c 0 0x4>, /* mbox2 clr */
		      <0 0x1c7a5028 0 0x4>, /* mbox2 init */
		      <0 0x1c7fe000 0 0x100>, /* mbox3 base */
		      <0 0x1c7fe100 0 0x4>, /* mbox3 set */
		      <0 0x1c7fe10c 0 0x4>, /* mbox3 clr */
		      <0 0x1c7a502c 0 0x4>, /* mbox3 init */
		      <0 0x1c7ff000 0 0x100>, /* mbox4 base */
		      <0 0x1c7ff100 0 0x4>, /* mbox4 set */
		      <0 0x1c7ff10c 0 0x4>, /* mbox4 clr */
		      <0 0x1c7a5030 0 0x4>; /* mbox4 init */

		reg-names = "scp_sram_base",
			    "scp_cfgreg",
			    "scp_clkreg",
			    "scp_cfgreg_core0",
			    "scp_cfgreg_core1",
			    "scp_bus_tracker",
			    "scp_l1creg",
			    "scp_cfgreg_sec",
			    "mbox0_base",
			    "mbox0_set",
			    "mbox0_clr",
			    "mbox0_init",
			    "mbox1_base",
			    "mbox1_set",
			    "mbox1_clr",
			    "mbox1_init",
			    "mbox2_base",
			    "mbox2_set",
			    "mbox2_clr",
			    "mbox2_init",
			    "mbox3_base",
			    "mbox3_set",
			    "mbox3_clr",
			    "mbox3_init",
			    "mbox4_base",
			    "mbox4_set",
			    "mbox4_clr",
			    "mbox4_init";

		interrupts = <GIC_SPI 569 IRQ_TYPE_LEVEL_HIGH 0>,
			     <GIC_SPI 570 IRQ_TYPE_LEVEL_HIGH 0>,
			     <GIC_SPI 571 IRQ_TYPE_LEVEL_HIGH 0>,
			     <GIC_SPI 572 IRQ_TYPE_LEVEL_HIGH 0>,
			     <GIC_SPI 573 IRQ_TYPE_LEVEL_HIGH 0>,
			     <GIC_SPI 574 IRQ_TYPE_LEVEL_HIGH 0>,
			     <GIC_SPI 575 IRQ_TYPE_LEVEL_HIGH 0>;

		interrupt-names = "ipc0",
				  "ipc1",
				  "mbox0",
				  "mbox1",
				  "mbox2",
				  "mbox3",
				  "mbox4";

		core_0 = "enable";
		scp_hwccf = "enable";
		scp_sramSize = <0x00100000>;
		core_nums = <1>;	/* core number */
		twohart = <1>;		/* two hart arch */
		mbox_count = <5>;
		/* id, mbox, send_size*/
		send_table =
		< 0 0  9>,/* IPI_OUT_AUDIO_VOW_1 */
		<14 0  1>,/* IPI_OUT_DVFS_SET_FREQ_1 */
		<15 0  2>,/* IPI_OUT_C_SLEEP_1 */
		<16 0  1>,/* IPI_OUT_TEST_1 */
		//<24 0  6>,/* IPI_OUT_SCP_MPOOL_1 */
		<17 1  6>,/* IPI_OUT_LOGGER_CTRL */
		<18 1  2>,/* IPI_OUT_SCPCTL_1 */
		< 4 2  1>,/* IPI_OUT_DVFS_SET_FREQ_0 */
		< 5 2  2>,/* IPI_OUT_C_SLEEP_0 */
		<35 2  2>,/* IPI_OUT_SCP_HWCCF_DEBUG */
		< 6 2  1>,/* IPI_OUT_TEST_0 */
		//<11 2  6>,/* IPI_OUT_SCP_MPOOL_0 */
		<33 2  3>,/* IPI_OUT_SCP_CONNSYS */
		< 3 3  2>,/* IPI_OUT_APCCCI_0 */
		<26 3  9>,/* IPI_OUT_AUDIO_ULTRA_SND_0 */
		<29 4 16>,/* IPI_OUT_SENSOR_CTRL */
		<31 4  7>;/* IPI_OUT_SENSOR_NOTIFY */

		/* id, mbox, recv_size, recv_opt */
		recv_table =
		< 1 0  2 0>,/* IPI_IN_AUDIO_VOW_ACK_1 */
		< 2 0 26 0>,/* IPI_IN_AUDIO_VOW_1 */
		<15 0  1 1>,/* IPI_OUT_C_SLEEP_1 */
		//<25 0  6 0>,/* IPI_IN_SCP_MPOOL_1 */
		<20 1 10 0>,/* IPI_IN_SCP_ERROR_INFO_1 */
		<21 1  6 0>,/* IPI_IN_LOGGER_CTRL */
		<22 1  1 0>,/* IPI_IN_SCP_READY_1 */
		< 5 2  1 1>,/* IPI_OUT_C_SLEEP_0 */
		< 8 2 10 0>,/* IPI_IN_SCP_ERROR_INFO_0 */
		//<12 2  6 0>,/* IPI_IN_SCP_MPOOL_0 */
		<34 2  3 0>,/* IPI_IN_SCP_CONNSYS */
		< 7 3  2 0>,/* IPI_IN_APCCCI_0 */
		<28 3  5 0>,/* IPI_IN_AUDIO_ULTRA_SND_0 */
		<27 3  2 0>,/* IPI_IN_AUDIO_ULTRA_SND_ACK_0 */
		<30 4  2 0>,/* IPI_IN_SENSOR_CTRL */
		<32 4  7 0>;/* IPI_IN_SENSOR_NOTIFY */

		//legacy_table = 	<11>, /* out_id_0 IPI_OUT_SCP_MPOOL_0 */
		//		<24>, /* out_id_1 IPI_OUT_SCP_MPOOL_1 */
		//		<12>, /* in_id_0 IPI_IN_SCP_MPOOL_0 */
		//		<12>, /* in_id_1 IPI_IN_SCP_MPOOL_0 */
		//		<6>, /* out_size */
		//		<6>; /* in_size */

		scp_feature_tbl = <0 5>,   /* vow */
				  <1 29>,  /* sensor */
				  <2 26>,  /* flp */
				  <3 0>,   /* rtos */
				  <4 200>, /* speaker */
				  <5 77>,  /* vcore */
				  <6 200>, /* barge in */
				  <7 10>;  /* vow dump */
		scp_mem_key = "mediatek,reserve-memory-scp_share";
		scp_mem_tbl = <0 0x4A700>, /* vow */
			      <1 0x100000>, /* sensor main*/
			      <2 0x180000>, /* logger */
			      <3 0x19000>, /* audio */
			      <7 0x10000>, /* sensor supper*/
			      <8 0x1000>, /* sensor list */
			      <9 0x2000>; /* sensor debug */
	};

};

#include "mediatek/cust_mt6879_msdc.dtsi"
