Synthesis options:
The -a option is iCE40UP.
The -t option is SG48.
The -sp option is High-Performance_1.2V.
The -p option is iCE40UP5K.
                                                          


##########################################################


### Lattice Family     : iCE40UP


### Device             : iCE40UP5K


### Package            : SG48


### Performance Grade  : High-Performance_1.2V


                                                         


INFO - synthesis: User-Selected Strategy Settings
Optimization goal = Area
Top-level module name = top.
Target frequency = 1.000000 MHz.
Maximum fanout = 1000.
Timing path count = 3
RWCheckOnRam = 0

BRAM utilization = 100.000000 %
DSP usage = true
DSP utilization = 100.000000 %
fsm_encoding_style = auto
resolve_mixed_drivers = 1
fix_gated_clocks = 1


Mux style = auto (Default)
Use Carry Chain = true
carry_chain_length = 0
Loop Limit = 1950.
Use IO Insertion = TRUE
Use IO Reg = AUTO

Resource Sharing = TRUE
Propagate Constants = TRUE
Remove Duplicate Registers = TRUE
Output HDL file name = spin_clock_impl_1.vm.
ROM style = auto
RAM style = auto
The -comp option is FALSE.
The -syn option is FALSE.
-sdc option: SDC file input is C:/development/FPGA/spin_clock_ice/timing.ldc.
-path C:/development/FPGA/spin_clock_ice (searchpath added)
-path C:/development/FPGA/spin_clock_ice/impl_1 (searchpath added)
-path C:/development/FPGA/spin_clock_ice/pll (searchpath added)
-path C:/development/FPGA/spin_clock_ice/smi_fifo (searchpath added)
-path C:/lscc/radiant/1.1/ispfpga/ice40tp/data (searchpath added)
Mixed language design
Verilog design file = C:/lscc/radiant/1.1/ip/pmi/pmi_iCE40UP.v
Verilog design file = C:/development/FPGA/spin_clock_ice/pll/rtl/pll.v
Verilog design file = C:/development/FPGA/spin_clock_ice/smi_fifo/rtl/smi_fifo.v
Verilog design file = C:/development/FPGA/spin_clock_ice/TLC5957.v
Verilog design file = C:/development/FPGA/spin_clock_ice/top.v
VHDL library = pmi
VHDL design file = C:/lscc/radiant/1.1/ip/pmi/pmi_iCE40UP.vhd
The -r option is OFF. [ Remove LOC Properties is OFF. ]
Compile design.
Compile Design Begin
Analyzing Verilog file c:/lscc/radiant/1.1/ip/pmi/pmi_ice40up.v. VERI-1482
INFO - synthesis: c:/lscc/radiant/1.1/ip/pmi/pmi_ice40up.v(1): analyzing included file c:/lscc/radiant/1.1/ip/pmi/pmi_addsub.v. VERI-1328
INFO - synthesis: c:/lscc/radiant/1.1/ip/pmi/pmi_addsub.v(40): analyzing included file c:/lscc/radiant/1.1/ip/pmi/../common/adder_subtractor/rtl/lscc_add_sub.v. VERI-1328
INFO - synthesis: c:/lscc/radiant/1.1/ip/pmi/pmi_ice40up.v(2): analyzing included file c:/lscc/radiant/1.1/ip/pmi/pmi_add.v. VERI-1328
INFO - synthesis: c:/lscc/radiant/1.1/ip/pmi/pmi_add.v(50): analyzing included file c:/lscc/radiant/1.1/ip/pmi/../common/adder/rtl/lscc_adder.v. VERI-1328
INFO - synthesis: c:/lscc/radiant/1.1/ip/pmi/pmi_ice40up.v(3): analyzing included file c:/lscc/radiant/1.1/ip/pmi/pmi_complex_mult.v. VERI-1328
INFO - synthesis: c:/lscc/radiant/1.1/ip/pmi/pmi_complex_mult.v(52): analyzing included file c:/lscc/radiant/1.1/ip/pmi/../common/complex_mult/rtl/lscc_complex_mult.v. VERI-1328
INFO - synthesis: c:/lscc/radiant/1.1/ip/pmi/pmi_ice40up.v(4): analyzing included file c:/lscc/radiant/1.1/ip/pmi/pmi_counter.v. VERI-1328
INFO - synthesis: c:/lscc/radiant/1.1/ip/pmi/pmi_counter.v(39): analyzing included file c:/lscc/radiant/1.1/ip/pmi/../common/counter/rtl/lscc_cntr.v. VERI-1328
INFO - synthesis: c:/lscc/radiant/1.1/ip/pmi/pmi_ice40up.v(5): analyzing included file c:/lscc/radiant/1.1/ip/pmi/pmi_fifo.v. VERI-1328
INFO - synthesis: c:/lscc/radiant/1.1/ip/pmi/pmi_fifo.v(44): analyzing included file c:/lscc/radiant/1.1/ip/pmi/../common/fifo/rtl/lscc_fifo.v. VERI-1328
INFO - synthesis: c:/lscc/radiant/1.1/ip/pmi/pmi_ice40up.v(6): analyzing included file c:/lscc/radiant/1.1/ip/pmi/pmi_fifo_dc.v. VERI-1328
INFO - synthesis: c:/lscc/radiant/1.1/ip/pmi/pmi_fifo_dc.v(47): analyzing included file c:/lscc/radiant/1.1/ip/pmi/../common/fifo_dc/rtl/lscc_fifo_dc.v. VERI-1328
INFO - synthesis: c:/lscc/radiant/1.1/ip/pmi/pmi_ice40up.v(7): analyzing included file c:/lscc/radiant/1.1/ip/pmi/pmi_mac.v. VERI-1328
INFO - synthesis: c:/lscc/radiant/1.1/ip/pmi/pmi_mac.v(52): analyzing included file c:/lscc/radiant/1.1/ip/pmi/../common/mult_accumulate/rtl/lscc_mult_accumulate.v. VERI-1328
INFO - synthesis: c:/lscc/radiant/1.1/ip/pmi/pmi_ice40up.v(8): analyzing included file c:/lscc/radiant/1.1/ip/pmi/pmi_multaddsubsum.v. VERI-1328
INFO - synthesis: c:/lscc/radiant/1.1/ip/pmi/pmi_multaddsubsum.v(53): analyzing included file c:/lscc/radiant/1.1/ip/pmi/../common/mult_add_sub_sum/rtl/lscc_mult_add_sub_sum.v. VERI-1328
INFO - synthesis: c:/lscc/radiant/1.1/ip/pmi/pmi_ice40up.v(9): analyzing included file c:/lscc/radiant/1.1/ip/pmi/pmi_multaddsub.v. VERI-1328
INFO - synthesis: c:/lscc/radiant/1.1/ip/pmi/pmi_multaddsub.v(52): analyzing included file c:/lscc/radiant/1.1/ip/pmi/../common/mult_add_sub/rtl/lscc_mult_add_sub.v. VERI-1328
INFO - synthesis: c:/lscc/radiant/1.1/ip/pmi/pmi_ice40up.v(10): analyzing included file c:/lscc/radiant/1.1/ip/pmi/pmi_mult.v. VERI-1328
INFO - synthesis: c:/lscc/radiant/1.1/ip/pmi/pmi_mult.v(51): analyzing included file c:/lscc/radiant/1.1/ip/pmi/../common/multiplier/rtl/lscc_multiplier.v. VERI-1328
INFO - synthesis: c:/lscc/radiant/1.1/ip/pmi/pmi_ice40up.v(11): analyzing included file c:/lscc/radiant/1.1/ip/pmi/pmi_ram_dp.v. VERI-1328
INFO - synthesis: c:/lscc/radiant/1.1/ip/pmi/pmi_ram_dp.v(48): analyzing included file c:/lscc/radiant/1.1/ip/pmi/../common/ram_dp/rtl/lscc_ram_dp.v. VERI-1328
INFO - synthesis: c:/lscc/radiant/1.1/ip/pmi/pmi_ice40up.v(12): analyzing included file c:/lscc/radiant/1.1/ip/pmi/pmi_ram_dq.v. VERI-1328
INFO - synthesis: c:/lscc/radiant/1.1/ip/pmi/pmi_ram_dq.v(45): analyzing included file c:/lscc/radiant/1.1/ip/pmi/../common/ram_dq/rtl/lscc_ram_dq.v. VERI-1328
INFO - synthesis: c:/lscc/radiant/1.1/ip/pmi/pmi_ice40up.v(13): analyzing included file c:/lscc/radiant/1.1/ip/pmi/pmi_rom.v. VERI-1328
INFO - synthesis: c:/lscc/radiant/1.1/ip/pmi/pmi_rom.v(45): analyzing included file c:/lscc/radiant/1.1/ip/pmi/../common/rom/rtl/lscc_rom.v. VERI-1328
INFO - synthesis: c:/lscc/radiant/1.1/ip/pmi/pmi_ice40up.v(14): analyzing included file c:/lscc/radiant/1.1/ip/pmi/pmi_sub.v. VERI-1328
INFO - synthesis: c:/lscc/radiant/1.1/ip/pmi/pmi_sub.v(50): analyzing included file c:/lscc/radiant/1.1/ip/pmi/../common/subtractor/rtl/lscc_subtractor.v. VERI-1328
INFO - synthesis: c:/lscc/radiant/1.1/ip/pmi/pmi_ice40up.v(15): analyzing included file c:/lscc/radiant/1.1/ip/pmi/pmi_ram_dp_be.v. VERI-1328
INFO - synthesis: c:/lscc/radiant/1.1/ip/pmi/pmi_ram_dp_be.v(49): analyzing included file c:/lscc/radiant/1.1/ip/pmi/../common/ram_dp/rtl/lscc_ram_dp.v. VERI-1328
INFO - synthesis: c:/lscc/radiant/1.1/ip/pmi/pmi_ice40up.v(16): analyzing included file c:/lscc/radiant/1.1/ip/pmi/pmi_ram_dq_be.v. VERI-1328
INFO - synthesis: c:/lscc/radiant/1.1/ip/pmi/pmi_ram_dq_be.v(45): analyzing included file c:/lscc/radiant/1.1/ip/pmi/../common/ram_dq/rtl/lscc_ram_dq.v. VERI-1328
INFO - synthesis: c:/lscc/radiant/1.1/ip/pmi/pmi_ice40up.v(17): analyzing included file c:/lscc/radiant/1.1/ip/pmi/pmi_dsp.v. VERI-1328
Analyzing Verilog file c:/development/fpga/spin_clock_ice/pll/rtl/pll.v. VERI-1482
Analyzing Verilog file c:/development/fpga/spin_clock_ice/smi_fifo/rtl/smi_fifo.v. VERI-1482
Analyzing Verilog file c:/development/fpga/spin_clock_ice/tlc5957.v. VERI-1482
INFO - synthesis: c:/development/fpga/spin_clock_ice/tlc5957.v(1): analyzing included file c:/development/fpga/spin_clock_ice/macros.v. VERI-1328
WARNING - synthesis: c:/development/fpga/spin_clock_ice/tlc5957.v(8): multiple packed dimensions are not allowed in this mode of verilog. VERI-1680
WARNING - synthesis: c:/development/fpga/spin_clock_ice/tlc5957.v(30): multiple packed dimensions are not allowed in this mode of verilog. VERI-1680
WARNING - synthesis: c:/development/fpga/spin_clock_ice/tlc5957.v(33): multiple packed dimensions are not allowed in this mode of verilog. VERI-1680
Analyzing Verilog file c:/development/fpga/spin_clock_ice/top.v. VERI-1482
INFO - synthesis: c:/development/fpga/spin_clock_ice/top.v(1): analyzing included file c:/development/fpga/spin_clock_ice/macros.v. VERI-1328
WARNING - synthesis: c:/development/fpga/spin_clock_ice/top.v(65): frame_pulse is already implicitly declared earlier. VERI-1362
WARNING - synthesis: c:/development/fpga/spin_clock_ice/top.v(72): write_finished is already implicitly declared earlier. VERI-1362
WARNING - synthesis: c:/development/fpga/spin_clock_ice/top.v(73): skip_write is already implicitly declared earlier. VERI-1362
Analyzing VHDL file c:/lscc/radiant/1.1/ip/pmi/pmi_ice40up.vhd. VHDL-1481
INFO - synthesis: c:/lscc/radiant/1.1/ip/pmi/pmi_ice40up.vhd(4): analyzing package components. VHDL-1014
unit top is not yet analyzed. VHDL-1485
INFO - synthesis: The default VHDL library search path is now "C:/development/FPGA/spin_clock_ice/impl_1". VHDL-1504
Top module language type = Verilog.
Top module name (Verilog, mixed language): top
INFO - synthesis: c:/development/fpga/spin_clock_ice/top.v(3): compiling module top. VERI-1018
INFO - synthesis: C:/lscc/radiant/1.1/ispfpga/../cae_library/synthesis/verilog/iCE40UP.v(756): compiling module HSOSC. VERI-1018
INFO - synthesis: c:/development/fpga/spin_clock_ice/pll/rtl/pll.v(10): compiling module pll. VERI-1018
INFO - synthesis: c:/development/fpga/spin_clock_ice/pll/rtl/pll.v(75): compiling module pll_ipgen_lscc_pll(DIVR="0",DIVF="87",DIVQ="5",FILTER_RANGE="1",PLLOUT_SELECT_PORTA="GENCLK",PLLOUT_SELECT_PORTB="GENCLK",FREQUENCY_PIN_REFERENCECLK="12.000000"). VERI-1018
INFO - synthesis: C:/lscc/radiant/1.1/ispfpga/../cae_library/synthesis/verilog/iCE40UP.v(428): compiling module PLL_B(PLLOUT_SELECT_PORTA="GENCLK",PLLOUT_SELECT_PORTB="GENCLK",DIVF="87",DIVQ="5",FILTER_RANGE="1",FREQUENCY_PIN_REFERENCECLK="12.000000"). VERI-1018
WARNING - synthesis: c:/development/fpga/spin_clock_ice/pll/rtl/pll.v(18): input port sclk_i is not connected on this instance. VDB-1013
WARNING - synthesis: c:/development/fpga/spin_clock_ice/pll/rtl/pll.v(18): input port sdi_i is not connected on this instance. VDB-1013
INFO - synthesis: c:/development/fpga/spin_clock_ice/smi_fifo/rtl/smi_fifo.v(10): compiling module smi_fifo. VERI-1018
INFO - synthesis: c:/development/fpga/spin_clock_ice/smi_fifo/rtl/smi_fifo.v(82): compiling module smi_fifo_ipgen_lscc_fifo_dc(WADDR_DEPTH=1024,WADDR_WIDTH=10,WDATA_WIDTH=8,RADDR_DEPTH=1024,RADDR_WIDTH=10,RDATA_WIDTH=8,REGMODE="noreg",RESETMODE="sync",ALMOST_FULL_ASSERTION="static-single",ALMOST_FULL_ASSERT_LVL=832,ALMOST_FULL_DEASSERT_LVL=831,ALMOST_EMPTY_ASSERTION="static-single",ALMOST_EMPTY_ASSERT_LVL=191,ALMOST_EMPTY_DEASSERT_LVL=192,FAMILY="iCE40UP"). VERI-1018
INFO - synthesis: c:/development/fpga/spin_clock_ice/smi_fifo/rtl/smi_fifo.v(956): compiling module smi_fifo_ipgen_lscc_fifo_mem(FAMILY="iCE40UP",WADDR_WIDTH=10,WDATA_WIDTH=8,RADDR_DEPTH=1024,RADDR_WIDTH=10,RDATA_WIDTH=8,REGMODE="noreg",BYTE_ENABLE=0,BYTE_WIDTH=1). VERI-1018
INFO - synthesis: c:/development/fpga/spin_clock_ice/smi_fifo/rtl/smi_fifo.v(2070): compiling module smi_fifo_ipgen_lscc_fifo_mem_core(DATA_WIDTH_W=32'b01000,DATA_WIDTH_R=32'b01000,REGMODE="noreg"). VERI-1018
INFO - synthesis: C:/lscc/radiant/1.1/ispfpga/../cae_library/synthesis/verilog/iCE40UP.v(693): compiling module PDP4K(DATA_WIDTH_W="8",DATA_WIDTH_R="8"). VERI-1018
INFO - synthesis: c:/development/fpga/spin_clock_ice/tlc5957.v(3): compiling module TLC5957. VERI-1018
WARNING - synthesis: c:/development/fpga/spin_clock_ice/tlc5957.v(8): using initial value of gamma since it is never assigned. VERI-1220
WARNING - synthesis: c:/development/fpga/spin_clock_ice/tlc5957.v(30): using initial value of bank_lut since it is never assigned. VERI-1220
WARNING - synthesis: c:/development/fpga/spin_clock_ice/tlc5957.v(33): using initial value of bit_lut since it is never assigned. VERI-1220
WARNING - synthesis: c:/development/fpga/spin_clock_ice/tlc5957.v(80): expression size 32 truncated to fit in target size 18. VERI-1209
WARNING - synthesis: c:/development/fpga/spin_clock_ice/tlc5957.v(84): expression size 32 truncated to fit in target size 2. VERI-1209
WARNING - synthesis: c:/development/fpga/spin_clock_ice/tlc5957.v(88): expression size 32 truncated to fit in target size 8. VERI-1209
WARNING - synthesis: c:/development/fpga/spin_clock_ice/tlc5957.v(91): expression size 12 truncated to fit in target size 11. VERI-1209
WARNING - synthesis: c:/development/fpga/spin_clock_ice/tlc5957.v(117): expression size 32 truncated to fit in target size 6. VERI-1209
WARNING - synthesis: c:/development/fpga/spin_clock_ice/tlc5957.v(125): expression size 32 truncated to fit in target size 4. VERI-1209
WARNING - synthesis: c:/development/fpga/spin_clock_ice/tlc5957.v(126): expression size 32 truncated to fit in target size 4. VERI-1209
WARNING - synthesis: c:/development/fpga/spin_clock_ice/top.v(81): expression size 44 truncated to fit in target size 33. VERI-1209
WARNING - synthesis: c:/development/fpga/spin_clock_ice/top.v(85): expression size 32 truncated to fit in target size 24. VERI-1209
WARNING - synthesis: c:/development/fpga/spin_clock_ice/top.v(94): expression size 32 truncated to fit in target size 10. VERI-1209
WARNING - synthesis: c:/development/fpga/spin_clock_ice/top.v(108): expression size 32 truncated to fit in target size 24. VERI-1209
WARNING - synthesis: c:/development/fpga/spin_clock_ice/top.v(60): net frame_pulse does not have a driver. VDB-1002
WARNING - synthesis: c:/development/fpga/spin_clock_ice/top.v(51): net write_finished does not have a driver. VDB-1002
WARNING - synthesis: c:/development/fpga/spin_clock_ice/top.v(51): net skip_write does not have a driver. VDB-1002
Loading device for application lse from file 'itpa08.nph' in environment: C:/lscc/radiant/1.1/ispfpga.
                                                         


### Number of Logic Cells: 5280


### Number of RAM Blocks: 30


### Number of DSP Blocks: 8


### Number of PLLs: 1


### Number of IO Pins: 56


##########################################################


                                                         


WARNING - synthesis: Initial value found on net wr_addr_nxt_r[8] will be ignored due to unrecognized driver type
WARNING - synthesis: Initial value found on net wr_addr_nxt_r[4] will be ignored due to unrecognized driver type
WARNING - synthesis: Initial value found on net wr_addr_nxt_r[0] will be ignored due to unrecognized driver type
WARNING - synthesis: Initial value found on net full_nxt_r will be ignored due to unrecognized driver type
WARNING - synthesis: Initial value found on net wr_addr_rst_nxt_r[8] will be ignored due to unrecognized driver type
WARNING - synthesis: Initial value found on net wr_addr_rst_nxt_r[4] will be ignored due to unrecognized driver type
WARNING - synthesis: Initial value found on net wr_addr_rst_nxt_r[0] will be ignored due to unrecognized driver type
WARNING - synthesis: Initial value found on net full_rst_nxt_r will be ignored due to unrecognized driver type
WARNING - synthesis: Initial value found on net rd_addr_nxt_r[8] will be ignored due to unrecognized driver type
WARNING - synthesis: Initial value found on net rd_addr_nxt_r[4] will be ignored due to unrecognized driver type
WARNING - synthesis: Initial value found on net rd_addr_nxt_r[0] will be ignored due to unrecognized driver type
WARNING - synthesis: Initial value found on net empty_nxt_r will be ignored due to unrecognized driver type
WARNING - synthesis: Initial value found on net rd_addr_rst_nxt_r[8] will be ignored due to unrecognized driver type
WARNING - synthesis: Initial value found on net rd_addr_rst_nxt_r[4] will be ignored due to unrecognized driver type
WARNING - synthesis: Initial value found on net rd_addr_rst_nxt_r[0] will be ignored due to unrecognized driver type
WARNING - synthesis: Initial value found on net wr_encode_grey_o.genblk1[0].bin_val[3] will be ignored due to unrecognized driver type
WARNING - synthesis: Initial value found on net wr_encode_grey_o.genblk1[0].bin_val[2] will be ignored due to unrecognized driver type
WARNING - synthesis: Initial value found on net wr_encode_grey_o.genblk1[0].bin_val[1] will be ignored due to unrecognized driver type
WARNING - synthesis: Initial value found on net wr_encode_grey_o.genblk1[1].bin_val[3] will be ignored due to unrecognized driver type
WARNING - synthesis: Initial value found on net wr_encode_grey_o.genblk1[1].bin_val[2] will be ignored due to unrecognized driver type
WARNING - synthesis: Initial value found on net wr_encode_grey_o.genblk1[1].bin_val[1] will be ignored due to unrecognized driver type
WARNING - synthesis: Initial value found on net wr_encode_grey_o.genblk1[2].bin_val[2] will be ignored due to unrecognized driver type
WARNING - synthesis: Initial value found on net wr_encode_grey_o.genblk1[2].bin_val[1] will be ignored due to unrecognized driver type
WARNING - synthesis: Initial value found on net wr_encode_grey_o.genblk2[0].bin_val[3] will be ignored due to unrecognized driver type
WARNING - synthesis: Initial value found on net wr_encode_grey_o.genblk2[0].bin_val[2] will be ignored due to unrecognized driver type
WARNING - synthesis: Initial value found on net wr_encode_grey_o.genblk2[0].bin_val[1] will be ignored due to unrecognized driver type
WARNING - synthesis: Initial value found on net wr_encode_grey_o.genblk2[1].bin_val[3] will be ignored due to unrecognized driver type
WARNING - synthesis: Initial value found on net wr_encode_grey_o.genblk2[1].bin_val[2] will be ignored due to unrecognized driver type
WARNING - synthesis: Initial value found on net wr_encode_grey_o.genblk2[1].bin_val[1] will be ignored due to unrecognized driver type
WARNING - synthesis: Initial value found on net wr_encode_grey_o.genblk2[2].bin_val[2] will be ignored due to unrecognized driver type
WARNING - synthesis: Initial value found on net wr_encode_grey_o.genblk2[2].bin_val[1] will be ignored due to unrecognized driver type
WARNING - synthesis: Initial value found on net afull_flag_impl.afull_flag_nxt_r will be ignored due to unrecognized driver type
WARNING - synthesis: Initial value found on net afull_flag_impl.afull_flag_rst_r will be ignored due to unrecognized driver type
WARNING - synthesis: Initial value found on net rd_encode_grey_o.genblk1[0].bin_val[3] will be ignored due to unrecognized driver type
WARNING - synthesis: Initial value found on net rd_encode_grey_o.genblk1[0].bin_val[2] will be ignored due to unrecognized driver type
WARNING - synthesis: Initial value found on net rd_encode_grey_o.genblk1[0].bin_val[1] will be ignored due to unrecognized driver type
WARNING - synthesis: Initial value found on net rd_encode_grey_o.genblk1[1].bin_val[3] will be ignored due to unrecognized driver type
WARNING - synthesis: Initial value found on net rd_encode_grey_o.genblk1[1].bin_val[2] will be ignored due to unrecognized driver type
WARNING - synthesis: Initial value found on net rd_encode_grey_o.genblk1[1].bin_val[1] will be ignored due to unrecognized driver type
WARNING - synthesis: Initial value found on net rd_encode_grey_o.genblk1[2].bin_val[2] will be ignored due to unrecognized driver type
WARNING - synthesis: Initial value found on net rd_encode_grey_o.genblk1[2].bin_val[1] will be ignored due to unrecognized driver type
WARNING - synthesis: Initial value found on net rd_encode_grey_o.genblk2[0].bin_val[3] will be ignored due to unrecognized driver type
WARNING - synthesis: Initial value found on net rd_encode_grey_o.genblk2[0].bin_val[2] will be ignored due to unrecognized driver type
WARNING - synthesis: Initial value found on net rd_encode_grey_o.genblk2[0].bin_val[1] will be ignored due to unrecognized driver type
WARNING - synthesis: Initial value found on net rd_encode_grey_o.genblk2[1].bin_val[3] will be ignored due to unrecognized driver type
WARNING - synthesis: Initial value found on net rd_encode_grey_o.genblk2[1].bin_val[2] will be ignored due to unrecognized driver type
WARNING - synthesis: Initial value found on net rd_encode_grey_o.genblk2[1].bin_val[1] will be ignored due to unrecognized driver type
WARNING - synthesis: Initial value found on net rd_encode_grey_o.genblk2[2].bin_val[2] will be ignored due to unrecognized driver type
WARNING - synthesis: Initial value found on net rd_encode_grey_o.genblk2[2].bin_val[1] will be ignored due to unrecognized driver type
WARNING - synthesis: Initial value found on net aempty_flag_impl.aempty_flag_nxt_r will be ignored due to unrecognized driver type
WARNING - synthesis: Initial value found on net aempty_flag_impl.aempty_flag_rst_r will be ignored due to unrecognized driver type
WARNING - synthesis: Initial value found on net gnd_2 will be ignored due to unrecognized driver type
WARNING - synthesis: Initial value found on net pwr_2 will be ignored due to unrecognized driver type
WARNING - synthesis: Initial value found on net gnd will be ignored due to unrecognized driver type
WARNING - synthesis: c:/development/fpga/spin_clock_ice/pll/rtl/pll.v(18): input port sclk_i is not connected on this instance. VDB-1013
WARNING - synthesis: c:/development/fpga/spin_clock_ice/pll/rtl/pll.v(18): input port sdi_i is not connected on this instance. VDB-1013
WARNING - synthesis: I/O Port clk_i 's net has no driver and is unused.
WARNING - synthesis: I/O Port frame_opto_i_ext 's net has no driver and is unused.
WARNING - synthesis: I/O Port smi_noe_i_pi 's net has no driver and is unused.
WARNING - synthesis: I/O Port tlc_sclk_o 's net has no driver and is unused.
WARNING - synthesis: I/O Port tlc_sout_i 's net has no driver and is unused.
WARNING - synthesis: c:/development/fpga/spin_clock_ice/pll/rtl/pll.v(94): net \my_pll/lscc_pll_inst/sclk_i does not have a driver. VDB-1002
WARNING - synthesis: c:/development/fpga/spin_clock_ice/pll/rtl/pll.v(95): net \my_pll/lscc_pll_inst/sdi_i does not have a driver. VDB-1002
######## Missing driver on net tlc_sclk_o. Patching with GND.
######## Missing driver on net frame_pulse. Patching with GND.
######## Missing driver on net write_finished. Patching with GND.
######## Missing driver on net skip_write. Patching with GND.
######## Missing driver on net \my_pll/lscc_pll_inst/sclk_i. Patching with GND.
######## Missing driver on net \my_pll/lscc_pll_inst/sdi_i. Patching with GND.
WARNING - synthesis: c:/development/fpga/spin_clock_ice/top.v(112): Register frame_rst_o_pi is stuck at Zero. VDB-5013
WARNING - synthesis: c:/development/fpga/spin_clock_ice/tlc5957.v(141): Register \tlc0/frame_sync is stuck at Zero. VDB-5013



