<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<generated_project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <!--                                                          -->

  <!--             For tool use only. Do not edit.              -->

  <!--                                                          -->

  <!-- ProjectNavigator created generated project file.         -->

  <!-- For use in tracking generated file and other information -->

  <!-- allowing preservation of process status.                 -->

  <!--                                                          -->

  <!-- Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved. -->

  <version xmlns="http://www.xilinx.com/XMLSchema">11.1</version>

  <sourceproject xmlns="http://www.xilinx.com/XMLSchema" xil_pn:fileType="FILE_XISE" xil_pn:name="Matin_Noohnezhad_Single_Cycle_Phase3.xise"/>

  <files xmlns="http://www.xilinx.com/XMLSchema">
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="Control.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="Control.stx"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="Control.xst"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="DataMemory.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="DataMemory.stx"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="DataMemory.xst"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="Main.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="Main.stx"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="Main.xst"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="Mux_5.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="Mux_5.stx"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="Mux_5.xst"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="TestAdd1_isim_beh.exe"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="TestAlu_isim_beh.exe"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="TestControl_isim_beh.exe"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="TestDataMemory_isim_beh.exe"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="TestInstructionMemory1_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="TestMain_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="TestMain_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_ISIM_MISC" xil_pn:name="TestMain_isim_beh.wdb"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="TestMain_stx_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="TestMux32_isim_beh.exe"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="TestMux5_isim_beh.exe"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="TestPc1_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="TestPc1_stx_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="TestRegisterFile_isim_beh.exe"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="TestShift32_isim_beh.exe"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="TestShiftLeft2628_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/xst.xmsgs"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="fuse.log"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="isim"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_CMD" xil_pn:name="isim.cmd"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_LOG" xil_pn:name="isim.log"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_INI" xil_pn:name="xilinxsim.ini"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xst"/>
  </files>

  <transforms xmlns="http://www.xilinx.com/XMLSchema">
    <transform xil_pn:end_ts="1530721003" xil_pn:name="TRAN_copyInitialToAbstractSimulation" xil_pn:start_ts="1530721003">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1531753447" xil_pn:in_ck="1758623143159518733" xil_pn:name="TRAN_copyAbstractToPostAbstractSimulation" xil_pn:start_ts="1531753447">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="ALU.v"/>
      <outfile xil_pn:name="ALUControl.v"/>
      <outfile xil_pn:name="Add.v"/>
      <outfile xil_pn:name="Control.v"/>
      <outfile xil_pn:name="DataMemory.v"/>
      <outfile xil_pn:name="InstructionMemory.v"/>
      <outfile xil_pn:name="Main.v"/>
      <outfile xil_pn:name="Mux_32.v"/>
      <outfile xil_pn:name="Mux_5.v"/>
      <outfile xil_pn:name="PC.v"/>
      <outfile xil_pn:name="ShiftLeft2.v"/>
      <outfile xil_pn:name="Shift_26_28.v"/>
      <outfile xil_pn:name="SignExtend.v"/>
      <outfile xil_pn:name="TestAdd1.v"/>
      <outfile xil_pn:name="TestAlu.v"/>
      <outfile xil_pn:name="TestAluControl.v"/>
      <outfile xil_pn:name="TestControl.v"/>
      <outfile xil_pn:name="TestDataMemory.v"/>
      <outfile xil_pn:name="TestInstructionMemory1.v"/>
      <outfile xil_pn:name="TestMain.v"/>
      <outfile xil_pn:name="TestMux32.v"/>
      <outfile xil_pn:name="TestMux5.v"/>
      <outfile xil_pn:name="TestPc1.v"/>
      <outfile xil_pn:name="TestRegisterFile.v"/>
      <outfile xil_pn:name="TestShift32.v"/>
      <outfile xil_pn:name="TestShiftLeft2628.v"/>
      <outfile xil_pn:name="registerFile.v"/>
    </transform>
    <transform xil_pn:end_ts="1530721003" xil_pn:name="TRAN_xawsToSimhdl" xil_pn:prop_ck="5430463261082004316" xil_pn:start_ts="1530721003">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1530721003" xil_pn:name="TRAN_schematicsToHdlSim" xil_pn:prop_ck="2639896919517273978" xil_pn:start_ts="1530721003">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1530721003" xil_pn:name="TRAN_regenerateCoresSim" xil_pn:prop_ck="1974850910545964770" xil_pn:start_ts="1530721003">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1531753447" xil_pn:in_ck="1758623143159518733" xil_pn:name="TRAN_copyPostAbstractToPreSimulation" xil_pn:start_ts="1531753447">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="ALU.v"/>
      <outfile xil_pn:name="ALUControl.v"/>
      <outfile xil_pn:name="Add.v"/>
      <outfile xil_pn:name="Control.v"/>
      <outfile xil_pn:name="DataMemory.v"/>
      <outfile xil_pn:name="InstructionMemory.v"/>
      <outfile xil_pn:name="Main.v"/>
      <outfile xil_pn:name="Mux_32.v"/>
      <outfile xil_pn:name="Mux_5.v"/>
      <outfile xil_pn:name="PC.v"/>
      <outfile xil_pn:name="ShiftLeft2.v"/>
      <outfile xil_pn:name="Shift_26_28.v"/>
      <outfile xil_pn:name="SignExtend.v"/>
      <outfile xil_pn:name="TestAdd1.v"/>
      <outfile xil_pn:name="TestAlu.v"/>
      <outfile xil_pn:name="TestAluControl.v"/>
      <outfile xil_pn:name="TestControl.v"/>
      <outfile xil_pn:name="TestDataMemory.v"/>
      <outfile xil_pn:name="TestInstructionMemory1.v"/>
      <outfile xil_pn:name="TestMain.v"/>
      <outfile xil_pn:name="TestMux32.v"/>
      <outfile xil_pn:name="TestMux5.v"/>
      <outfile xil_pn:name="TestPc1.v"/>
      <outfile xil_pn:name="TestRegisterFile.v"/>
      <outfile xil_pn:name="TestShift32.v"/>
      <outfile xil_pn:name="TestShiftLeft2628.v"/>
      <outfile xil_pn:name="registerFile.v"/>
    </transform>
    <transform xil_pn:end_ts="1531753454" xil_pn:in_ck="1758623143159518733" xil_pn:name="TRAN_ISimulateBehavioralModelRunFuse" xil_pn:prop_ck="-5031168245067053337" xil_pn:start_ts="1531753447">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForProperties"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="TestMain_beh.prj"/>
      <outfile xil_pn:name="TestMain_isim_beh.exe"/>
      <outfile xil_pn:name="fuse.log"/>
      <outfile xil_pn:name="isim"/>
      <outfile xil_pn:name="isim.log"/>
      <outfile xil_pn:name="xilinxsim.ini"/>
    </transform>
    <transform xil_pn:end_ts="1531753454" xil_pn:in_ck="-1495089738968928214" xil_pn:name="TRAN_ISimulateBehavioralModel" xil_pn:prop_ck="-3281925491172470774" xil_pn:start_ts="1531753454">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForProperties"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="TestMain_isim_beh.wdb"/>
      <outfile xil_pn:name="isim.cmd"/>
      <outfile xil_pn:name="isim.log"/>
    </transform>
  </transforms>

</generated_project>
