

Microchip MPLAB XC8 Assembler V2.46 build 20240104201356 
                                                                                               Sun Jan 28 00:18:21 2024

Microchip MPLAB XC8 C Compiler v2.46 (Free license) build 20240104201356 Og1 
     1                           	processor	18F4620
     2                           	fnconf	rparam,??,?,0
     3                           	pagewidth 120
     4                           	opt	flic
     5                           	psect	cinit,global,reloc=2,class=CODE,delta=1
     6                           	psect	cstackCOMRAM,global,class=COMRAM,space=1,delta=1,lowdata,noexec
     7                           	psect	text0,global,reloc=2,class=CODE,delta=1
     8                           	psect	smallconst,global,reloc=2,class=SMALLCONST,delta=1,noexec
     9                           	psect	intsave_regs,global,class=BIGRAM,space=1,delta=1,noexec
    10                           	psect	rparam,global,class=COMRAM,space=1,delta=1,noexec
    11                           	psect	config,global,abs,ovrld,class=CONFIG,space=4,delta=1,noexec
    12   000000                     
    13                           ; Generated 23/03/2023 GMT
    14                           ; 
    15                           ; Copyright Â© 2023, Microchip Technology Inc. and its subsidiaries ("Microchip")
    16                           ; All rights reserved.
    17                           ; 
    18                           ; This software is developed by Microchip Technology Inc. and its subsidiaries ("Microch
      +                          ip").
    19                           ; 
    20                           ; Redistribution and use in source and binary forms, with or without modification, are
    21                           ; permitted provided that the following conditions are met:
    22                           ; 
    23                           ;     1. Redistributions of source code must retain the above copyright notice, this lis
      +                          t of
    24                           ;        conditions and the following disclaimer.
    25                           ; 
    26                           ;     2. Redistributions in binary form must reproduce the above copyright notice, this 
      +                          list
    27                           ;        of conditions and the following disclaimer in the documentation and/or other
    28                           ;        materials provided with the distribution. Publication is not required when
    29                           ;        this file is used in an embedded application.
    30                           ; 
    31                           ;     3. Microchip's name may not be used to endorse or promote products derived from th
      +                          is
    32                           ;        software without specific prior written permission.
    33                           ; 
    34                           ; THIS SOFTWARE IS PROVIDED BY MICROCHIP "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES,
    35                           ; INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS F
      +                          OR
    36                           ; PURPOSE ARE DISCLAIMED.  IN NO EVENT SHALL MICROCHIP BE LIABLE FOR ANY DIRECT, INDIREC
      +                          T,
    37                           ; INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING BUT NOT LIMITED TO
    38                           ; PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA OR PROFITS; OR BUSINESS
    39                           ; INTERRUPTION) HOWSOEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, ST
      +                          RICT
    40                           ; LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE U
      +                          SE OF
    41                           ; THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
    42                           ; 
    43                           ; 
    44                           ; Code-generator required, PIC18F4620 Definitions
    45                           ; 
    46                           ; SFR Addresses
    47   000000                     
    48                           ; #config settings
    49                           
    50                           	psect	cinit
    51   001002                     __pcinit:
    52                           	callstack 0
    53   001002                     start_initialization:
    54                           	callstack 0
    55   001002                     __initialization:
    56                           	callstack 0
    57   001002                     end_of_initialization:
    58                           	callstack 0
    59   001002                     __end_of__initialization:
    60                           	callstack 0
    61   001002  0100               	movlb	0
    62   001004  EF04  F008         	goto	_main	;jump to C main() function
    63                           
    64                           	psect	cstackCOMRAM
    65   000001                     __pcstackCOMRAM:
    66                           	callstack 0
    67   000001                     
    68                           ; 2 bytes @ 0x0
    69   000001                     	ds	2
    70   000003                     
    71                           ; 3 bytes @ 0x2
    72   000003                     	ds	3
    73   000006                     
    74                           ; 1 bytes @ 0x5
    75 ;;
    76 ;;Main: autosize = 0, tempsize = 0, incstack = 0, save=0
    77 ;;
    78 ;; *************** function _main *****************
    79 ;; Defined at:
    80 ;;		line 14 in file "main.c"
    81 ;; Parameters:    Size  Location     Type
    82 ;;  argc            2    0[COMRAM] int 
    83 ;;  argv            3    2[COMRAM] PTR PTR unsigned char 
    84 ;; Auto vars:     Size  Location     Type
    85 ;;		None
    86 ;; Return value:  Size  Location     Type
    87 ;;                  2    0[COMRAM] int 
    88 ;; Registers used:
    89 ;;		None
    90 ;; Tracked objects:
    91 ;;		On entry : 0/0
    92 ;;		On exit  : 0/0
    93 ;;		Unchanged: 0/0
    94 ;; Data sizes:     COMRAM   BANK0   BANK1   BANK2   BANK3   BANK4   BANK5   BANK6   BANK7   BANK8   BANK9  BANK10  BANK1
      +1  BANK12  BANK13  BANK14  BANK15
    95 ;;      Params:         5       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0
    96 ;;      Locals:         0       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0
    97 ;;      Temps:          0       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0
    98 ;;      Totals:         5       0       0       0       0       0       0       0       0       0       0       0       
      +0       0       0       0       0
    99 ;;Total ram usage:        5 bytes
   100 ;; This function calls:
   101 ;;		Nothing
   102 ;; This function is called by:
   103 ;;		Startup code after reset
   104 ;; This function uses a non-reentrant model
   105 ;;
   106                           
   107                           	psect	text0
   108   001008                     __ptext0:
   109                           	callstack 0
   110   001008                     _main:
   111                           	callstack 31
   112   001008  EF01  F000         	goto	start
   113   00100C                     __end_of_main:
   114                           	callstack 0
   115                           
   116                           	psect	smallconst
   117   001000                     __psmallconst:
   118                           	callstack 0
   119   001000  00                 	db	0
   120   001001  00                 	db	0	; dummy byte at the end
   121   000000                     
   122                           	psect	rparam
   123   000000                     
   124                           	psect	config
   125                           
   126                           ; Padding undefined space
   127   300000                     	org	3145728
   128   300000  FF                 	db	255
   129                           
   130                           ;Config register CONFIG1H @ 0x300001
   131                           ;	Oscillator Selection bits
   132                           ;	OSC = HS, HS oscillator
   133                           ;	Fail-Safe Clock Monitor Enable bit
   134                           ;	FCMEN = OFF, Fail-Safe Clock Monitor disabled
   135                           ;	Internal/External Oscillator Switchover bit
   136                           ;	IESO = OFF, Oscillator Switchover mode disabled
   137   300001                     	org	3145729
   138   300001  02                 	db	2
   139                           
   140                           ;Config register CONFIG2L @ 0x300002
   141                           ;	Power-up Timer Enable bit
   142                           ;	PWRT = OFF, PWRT disabled
   143                           ;	Brown-out Reset Enable bits
   144                           ;	BOREN = OFF, Brown-out Reset disabled in hardware and software
   145                           ;	Brown Out Reset Voltage bits
   146                           ;	BORV = 1, 
   147   300002                     	org	3145730
   148   300002  09                 	db	9
   149                           
   150                           ;Config register CONFIG2H @ 0x300003
   151                           ;	Watchdog Timer Enable bit
   152                           ;	WDT = OFF, WDT disabled (control is placed on the SWDTEN bit)
   153                           ;	Watchdog Timer Postscale Select bits
   154                           ;	WDTPS = 32768, 1:32768
   155   300003                     	org	3145731
   156   300003  1E                 	db	30
   157                           
   158                           ; Padding undefined space
   159   300004                     	org	3145732
   160   300004  FF                 	db	255
   161                           
   162                           ;Config register CONFIG3H @ 0x300005
   163                           ;	CCP2 MUX bit
   164                           ;	CCP2MX = PORTC, CCP2 input/output is multiplexed with RC1
   165                           ;	PORTB A/D Enable bit
   166                           ;	PBADEN = OFF, PORTB<4:0> pins are configured as digital I/O on Reset
   167                           ;	Low-Power Timer1 Oscillator Enable bit
   168                           ;	LPT1OSC = OFF, Timer1 configured for higher power operation
   169                           ;	MCLR Pin Enable bit
   170                           ;	MCLRE = ON, MCLR pin enabled; RE3 input pin disabled
   171   300005                     	org	3145733
   172   300005  81                 	db	129
   173                           
   174                           ;Config register CONFIG4L @ 0x300006
   175                           ;	Stack Full/Underflow Reset Enable bit
   176                           ;	STVREN = ON, Stack full/underflow will cause Reset
   177                           ;	Single-Supply ICSP Enable bit
   178                           ;	LVP = OFF, Single-Supply ICSP disabled
   179                           ;	Extended Instruction Set Enable bit
   180                           ;	XINST = OFF, Instruction set extension and Indexed Addressing mode disabled (Legacy mo
      +                          de)
   181                           ;	Background Debugger Enable bit
   182                           ;	DEBUG = 0x1, unprogrammed default
   183   300006                     	org	3145734
   184   300006  81                 	db	129
   185                           
   186                           ; Padding undefined space
   187   300007                     	org	3145735
   188   300007  FF                 	db	255
   189                           
   190                           ;Config register CONFIG5L @ 0x300008
   191                           ;	Code Protection bit
   192                           ;	CP0 = OFF, Block 0 (000800-003FFFh) not code-protected
   193                           ;	Code Protection bit
   194                           ;	CP1 = OFF, Block 1 (004000-007FFFh) not code-protected
   195                           ;	Code Protection bit
   196                           ;	CP2 = OFF, Block 2 (008000-00BFFFh) not code-protected
   197                           ;	Code Protection bit
   198                           ;	CP3 = OFF, Block 3 (00C000-00FFFFh) not code-protected
   199   300008                     	org	3145736
   200   300008  0F                 	db	15
   201                           
   202                           ;Config register CONFIG5H @ 0x300009
   203                           ;	Boot Block Code Protection bit
   204                           ;	CPB = OFF, Boot block (000000-0007FFh) not code-protected
   205                           ;	Data EEPROM Code Protection bit
   206                           ;	CPD = OFF, Data EEPROM not code-protected
   207   300009                     	org	3145737
   208   300009  C0                 	db	192
   209                           
   210                           ;Config register CONFIG6L @ 0x30000A
   211                           ;	Write Protection bit
   212                           ;	WRT0 = OFF, Block 0 (000800-003FFFh) not write-protected
   213                           ;	Write Protection bit
   214                           ;	WRT1 = OFF, Block 1 (004000-007FFFh) not write-protected
   215                           ;	Write Protection bit
   216                           ;	WRT2 = OFF, Block 2 (008000-00BFFFh) not write-protected
   217                           ;	Write Protection bit
   218                           ;	WRT3 = OFF, Block 3 (00C000-00FFFFh) not write-protected
   219   30000A                     	org	3145738
   220   30000A  0F                 	db	15
   221                           
   222                           ;Config register CONFIG6H @ 0x30000B
   223                           ;	Configuration Register Write Protection bit
   224                           ;	WRTC = OFF, Configuration registers (300000-3000FFh) not write-protected
   225                           ;	Boot Block Write Protection bit
   226                           ;	WRTB = OFF, Boot Block (000000-0007FFh) not write-protected
   227                           ;	Data EEPROM Write Protection bit
   228                           ;	WRTD = OFF, Data EEPROM not write-protected
   229   30000B                     	org	3145739
   230   30000B  E0                 	db	224
   231                           
   232                           ;Config register CONFIG7L @ 0x30000C
   233                           ;	Table Read Protection bit
   234                           ;	EBTR0 = OFF, Block 0 (000800-003FFFh) not protected from table reads executed in other
      +                           blocks
   235                           ;	Table Read Protection bit
   236                           ;	EBTR1 = OFF, Block 1 (004000-007FFFh) not protected from table reads executed in other
      +                           blocks
   237                           ;	Table Read Protection bit
   238                           ;	EBTR2 = OFF, Block 2 (008000-00BFFFh) not protected from table reads executed in other
      +                           blocks
   239                           ;	Table Read Protection bit
   240                           ;	EBTR3 = OFF, Block 3 (00C000-00FFFFh) not protected from table reads executed in other
      +                           blocks
   241   30000C                     	org	3145740
   242   30000C  0F                 	db	15
   243                           
   244                           ;Config register CONFIG7H @ 0x30000D
   245                           ;	Boot Block Table Read Protection bit
   246                           ;	EBTRB = OFF, Boot Block (000000-0007FFh) not protected from table reads executed in ot
      +                          her blocks
   247   30000D                     	org	3145741
   248   30000D  40                 	db	64
   249                           tosu	equ	0xFFF
   250                           tosh	equ	0xFFE
   251                           tosl	equ	0xFFD
   252                           stkptr	equ	0xFFC
   253                           pclatu	equ	0xFFB
   254                           pclath	equ	0xFFA
   255                           pcl	equ	0xFF9
   256                           tblptru	equ	0xFF8
   257                           tblptrh	equ	0xFF7
   258                           tblptrl	equ	0xFF6
   259                           tablat	equ	0xFF5
   260                           prodh	equ	0xFF4
   261                           prodl	equ	0xFF3
   262                           indf0	equ	0xFEF
   263                           postinc0	equ	0xFEE
   264                           postdec0	equ	0xFED
   265                           preinc0	equ	0xFEC
   266                           plusw0	equ	0xFEB
   267                           fsr0h	equ	0xFEA
   268                           fsr0l	equ	0xFE9
   269                           wreg	equ	0xFE8
   270                           indf1	equ	0xFE7
   271                           postinc1	equ	0xFE6
   272                           postdec1	equ	0xFE5
   273                           preinc1	equ	0xFE4
   274                           plusw1	equ	0xFE3
   275                           fsr1h	equ	0xFE2
   276                           fsr1l	equ	0xFE1
   277                           bsr	equ	0xFE0
   278                           indf2	equ	0xFDF
   279                           postinc2	equ	0xFDE
   280                           postdec2	equ	0xFDD
   281                           preinc2	equ	0xFDC
   282                           plusw2	equ	0xFDB
   283                           fsr2h	equ	0xFDA
   284                           fsr2l	equ	0xFD9
   285                           status	equ	0xFD8

Data Sizes:
    Strings     0
    Constant    0
    Data        0
    BSS         0
    Persistent  0
    Stack       0

Auto Spaces:
    Space          Size  Autos    Used
    COMRAM          127      5       5
    BANK0           128      0       0
    BANK1           256      0       0
    BANK2           256      0       0
    BANK3           256      0       0
    BANK4           256      0       0
    BANK5           256      0       0
    BANK6           256      0       0
    BANK7           256      0       0
    BANK8           256      0       0
    BANK9           256      0       0
    BANK10          256      0       0
    BANK11          256      0       0
    BANK12          256      0       0
    BANK13          256      0       0
    BANK14          239      0       0
    BANK15          128      0       0

Pointer List with Targets:

    None.

Critical Paths under _main in COMRAM

    None.

Critical Paths under _main in BANK0

    None.

Critical Paths under _main in BANK1

    None.

Critical Paths under _main in BANK2

    None.

Critical Paths under _main in BANK3

    None.

Critical Paths under _main in BANK4

    None.

Critical Paths under _main in BANK5

    None.

Critical Paths under _main in BANK6

    None.

Critical Paths under _main in BANK7

    None.

Critical Paths under _main in BANK8

    None.

Critical Paths under _main in BANK9

    None.

Critical Paths under _main in BANK10

    None.

Critical Paths under _main in BANK11

    None.

Critical Paths under _main in BANK12

    None.

Critical Paths under _main in BANK13

    None.

Critical Paths under _main in BANK14

    None.

Critical Paths under _main in BANK15

    None.

Call Graph Tables:

 ---------------------------------------------------------------------------------
 (Depth) Function   	        Calls       Base Space   Used Autos Params    Refs
 ---------------------------------------------------------------------------------
 (0) _main                                                 5     0      5       0
                                              0 COMRAM     5     0      5
 ---------------------------------------------------------------------------------
 Estimated maximum stack depth 0
 ---------------------------------------------------------------------------------

 Call Graph Graphs:

 _main (ROOT)

 Address spaces:
Name               Size   Autos  Total    Cost      Usage
BITCOMRAM           7F      0       0       0        0.0%
EEDATA             400      0       0       0        0.0%
NULL                 0      0       0       0        0.0%
CODE                 0      0       0       0        0.0%
COMRAM              7F      5       5       1        3.9%
STACK                0      0       0       2        0.0%
BITBANK0            80      0       0       3        0.0%
BANK0               80      0       0       4        0.0%
BITBANK1           100      0       0       5        0.0%
BANK1              100      0       0       6        0.0%
BITBANK2           100      0       0       7        0.0%
BANK2              100      0       0       8        0.0%
BITBANK3           100      0       0       9        0.0%
BANK3              100      0       0      10        0.0%
BITBANK4           100      0       0      11        0.0%
BANK4              100      0       0      12        0.0%
BITBANK5           100      0       0      13        0.0%
BANK5              100      0       0      14        0.0%
BITBANK6           100      0       0      15        0.0%
BANK6              100      0       0      16        0.0%
BITBANK7           100      0       0      17        0.0%
BANK7              100      0       0      18        0.0%
BITBANK8           100      0       0      19        0.0%
BANK8              100      0       0      20        0.0%
BITBANK9           100      0       0      21        0.0%
BANK9              100      0       0      22        0.0%
BITBANK10          100      0       0      23        0.0%
BANK10             100      0       0      24        0.0%
BITBANK11          100      0       0      25        0.0%
BANK11             100      0       0      26        0.0%
BITBANK12          100      0       0      27        0.0%
BANK12             100      0       0      28        0.0%
BITBANK13          100      0       0      29        0.0%
BANK13             100      0       0      30        0.0%
BITBANK14           EF      0       0      31        0.0%
BANK14              EF      0       0      32        0.0%
BITBANK15           80      0       0      33        0.0%
BANK15              80      0       0      34        0.0%
BITBIGSFR_5          C      0       0      35        0.0%
BITBIGSFR_4          3      0       0      36        0.0%
BITBIGSFR_3          3      0       0      37        0.0%
BITBIGSFR_2          6      0       0      38        0.0%
BITBIGSFR_1         37      0       0      39        0.0%
BITBIGSFR           1C      0       0      40        0.0%
ABS                  0      0       0      41        0.0%
BIGRAM_1            80      0       0      42        0.0%
BIGRAM             EEE      0       0      43        0.0%
DATA                 0      0       0      44        0.0%
BIGSFR_5             0      0       0     200        0.0%
BIGSFR_4             0      0       0     200        0.0%
BIGSFR_3             0      0       0     200        0.0%
BIGSFR_2             0      0       0     200        0.0%
BIGSFR_1             0      0       0     200        0.0%
BIGSFR               0      0       0     200        0.0%
BITSFR_5             0      0       0     200        0.0%
SFR_5                0      0       0     200        0.0%
BITSFR_4             0      0       0     200        0.0%
SFR_4                0      0       0     200        0.0%
BITSFR_3             0      0       0     200        0.0%
SFR_3                0      0       0     200        0.0%
BITSFR_2             0      0       0     200        0.0%
SFR_2                0      0       0     200        0.0%
BITSFR_1             0      0       0     200        0.0%
SFR_1                0      0       0     200        0.0%
BITSFR               0      0       0     200        0.0%
SFR                  0      0       0     200        0.0%


Microchip Technology PIC18 Macro Assembler V2.46 build 20240104201356 
Symbol Table                                                                                   Sun Jan 28 00:18:21 2024

                      l5 1008                      l683 1008                     _main 1008  
                   start 0002             ___param_bank 0000                    ?_main 0001  
        __initialization 1002             __end_of_main 100C                   ??_main 0006  
          __activetblptr 0000                   isa$std 0001             __mediumconst 0000  
             __accesstop 0080  __end_of__initialization 1002            ___rparam_used 0001  
         __pcstackCOMRAM 0001                  __Hparam 0000                  __Lparam 0000  
           __psmallconst 1000                  __pcinit 1002                  __ramtop 1000  
                __ptext0 1008     end_of_initialization 1002      start_initialization 1002  
            __smallconst 1000                 __Hrparam 0000                 __Lrparam 0000  
               isa$xinst 0000                 main@argc 0001                 main@argv 0003  
