/*===- TableGen'erated file -------------------------------------*- C++ -*-===*\
|*                                                                            *|
|*DAG Instruction Selector for the ARM target                                 *|
|*                                                                            *|
|* Automatically generated file, do not edit!                                 *|
|*                                                                            *|
\*===----------------------------------------------------------------------===*/

// *** NOTE: This file is #included into the middle of the target
// *** instruction selector class.  These functions are really methods.

// The main instruction selector code.
SDNode *SelectCode(SDNode *N) {
  // Some target values are emitted as 2 bytes, TARGET_VAL handles
  // this.
  #define TARGET_VAL(X) X & 255, unsigned(X) >> 8
  static const unsigned char MatcherTable[] = {
/*0*/       OPC_SwitchOpcode /*150 cases */, 80|128,86/*11088*/, TARGET_VAL(ISD::ADD),// ->11093
/*5*/         OPC_Scope, 71, /*->78*/ // 61 children in Scope
/*7*/           OPC_RecordChild0, // #0 = $acc
/*8*/           OPC_MoveChild, 1,
/*10*/          OPC_CheckOpcode, TARGET_VAL(ISD::MUL),
/*13*/          OPC_MoveChild, 0,
/*15*/          OPC_CheckOpcode, TARGET_VAL(ISD::SRA),
/*18*/          OPC_MoveChild, 0,
/*20*/          OPC_CheckOpcode, TARGET_VAL(ISD::SHL),
/*23*/          OPC_RecordChild0, // #1 = $a
/*24*/          OPC_CheckChild1Integer, 16, 
/*26*/          OPC_CheckChild1Type, MVT::i32,
/*28*/          OPC_MoveParent,
/*29*/          OPC_CheckChild1Integer, 16, 
/*31*/          OPC_CheckChild1Type, MVT::i32,
/*33*/          OPC_MoveParent,
/*34*/          OPC_MoveChild, 1,
/*36*/          OPC_CheckOpcode, TARGET_VAL(ISD::SRA),
/*39*/          OPC_MoveChild, 0,
/*41*/          OPC_CheckOpcode, TARGET_VAL(ISD::SHL),
/*44*/          OPC_RecordChild0, // #2 = $b
/*45*/          OPC_CheckChild1Integer, 16, 
/*47*/          OPC_CheckChild1Type, MVT::i32,
/*49*/          OPC_MoveParent,
/*50*/          OPC_CheckChild1Integer, 16, 
/*52*/          OPC_CheckChild1Type, MVT::i32,
/*54*/          OPC_MoveParent,
/*55*/          OPC_MoveParent,
/*56*/          OPC_CheckType, MVT::i32,
/*58*/          OPC_CheckPatternPredicate, 0, // (!Subtarget->isThumb()) && (Subtarget->hasV5TEOps()) && (Subtarget->useMulOps())
/*60*/          OPC_EmitInteger, MVT::i32, 14, 
/*63*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*66*/          OPC_MorphNodeTo, TARGET_VAL(ARM::SMLABB), 0,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 2, 0, 3, 4, 
                // Src: (add:i32 GPR:i32:$acc, (mul:i32 (sra:i32 (shl:i32 GPR:i32:$a, 16:i32), 16:i32), (sra:i32 (shl:i32 GPR:i32:$b, 16:i32), 16:i32))) - Complexity = 38
                // Dst: (SMLABB:i32 GPR:i32:$a, GPR:i32:$b, GPR:i32:$acc)
/*78*/        /*Scope*/ 71, /*->150*/
/*79*/          OPC_MoveChild, 0,
/*81*/          OPC_CheckOpcode, TARGET_VAL(ISD::MUL),
/*84*/          OPC_MoveChild, 0,
/*86*/          OPC_CheckOpcode, TARGET_VAL(ISD::SRA),
/*89*/          OPC_MoveChild, 0,
/*91*/          OPC_CheckOpcode, TARGET_VAL(ISD::SHL),
/*94*/          OPC_RecordChild0, // #0 = $a
/*95*/          OPC_CheckChild1Integer, 16, 
/*97*/          OPC_CheckChild1Type, MVT::i32,
/*99*/          OPC_MoveParent,
/*100*/         OPC_CheckChild1Integer, 16, 
/*102*/         OPC_CheckChild1Type, MVT::i32,
/*104*/         OPC_MoveParent,
/*105*/         OPC_MoveChild, 1,
/*107*/         OPC_CheckOpcode, TARGET_VAL(ISD::SRA),
/*110*/         OPC_MoveChild, 0,
/*112*/         OPC_CheckOpcode, TARGET_VAL(ISD::SHL),
/*115*/         OPC_RecordChild0, // #1 = $b
/*116*/         OPC_CheckChild1Integer, 16, 
/*118*/         OPC_CheckChild1Type, MVT::i32,
/*120*/         OPC_MoveParent,
/*121*/         OPC_CheckChild1Integer, 16, 
/*123*/         OPC_CheckChild1Type, MVT::i32,
/*125*/         OPC_MoveParent,
/*126*/         OPC_MoveParent,
/*127*/         OPC_RecordChild1, // #2 = $acc
/*128*/         OPC_CheckType, MVT::i32,
/*130*/         OPC_CheckPatternPredicate, 0, // (!Subtarget->isThumb()) && (Subtarget->hasV5TEOps()) && (Subtarget->useMulOps())
/*132*/         OPC_EmitInteger, MVT::i32, 14, 
/*135*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*138*/         OPC_MorphNodeTo, TARGET_VAL(ARM::SMLABB), 0,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                // Src: (add:i32 (mul:i32 (sra:i32 (shl:i32 GPR:i32:$a, 16:i32), 16:i32), (sra:i32 (shl:i32 GPR:i32:$b, 16:i32), 16:i32)), GPR:i32:$acc) - Complexity = 38
                // Dst: (SMLABB:i32 GPR:i32:$a, GPR:i32:$b, GPR:i32:$acc)
/*150*/       /*Scope*/ 52|128,2/*308*/, /*->460*/
/*152*/         OPC_RecordChild0, // #0 = $Rn
/*153*/         OPC_MoveChild, 1,
/*155*/         OPC_Scope, 49, /*->206*/ // 6 children in Scope
/*157*/           OPC_CheckAndImm, 127|128,1/*255*/, 
/*160*/           OPC_MoveChild, 0,
/*162*/           OPC_CheckOpcode, TARGET_VAL(ISD::ROTR),
/*165*/           OPC_RecordChild0, // #1 = $Rm
/*166*/           OPC_RecordChild1, // #2 = $rot
/*167*/           OPC_MoveChild, 1,
/*169*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*172*/           OPC_CheckPredicate, 0, // Predicate_rot_imm
/*174*/           OPC_CheckType, MVT::i32,
/*176*/           OPC_MoveParent,
/*177*/           OPC_MoveParent,
/*178*/           OPC_MoveParent,
/*179*/           OPC_CheckType, MVT::i32,
/*181*/           OPC_CheckPatternPredicate, 1, // (!Subtarget->isThumb()) && (Subtarget->hasV6Ops())
/*183*/           OPC_EmitConvertToTarget, 2,
/*185*/           OPC_EmitNodeXForm, 0, 3, // rot_imm_XFORM
/*188*/           OPC_EmitInteger, MVT::i32, 14, 
/*191*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*194*/           OPC_MorphNodeTo, TARGET_VAL(ARM::UXTAB), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 4, 5, 6, 
                  // Src: (add:i32 GPR:i32:$Rn, (and:i32 (rotr:i32 GPRnopc:i32:$Rm, (imm:i32)<<P:Predicate_rot_imm>><<X:rot_imm_XFORM>>:$rot), 255:i32)) - Complexity = 34
                  // Dst: (UXTAB:i32 GPR:i32:$Rn, GPRnopc:i32:$Rm, (rot_imm_XFORM:i32 (imm:i32):$rot))
/*206*/         /*Scope*/ 50, /*->257*/
/*207*/           OPC_CheckAndImm, 127|128,127|128,3/*65535*/, 
/*211*/           OPC_MoveChild, 0,
/*213*/           OPC_CheckOpcode, TARGET_VAL(ISD::ROTR),
/*216*/           OPC_RecordChild0, // #1 = $Rm
/*217*/           OPC_RecordChild1, // #2 = $rot
/*218*/           OPC_MoveChild, 1,
/*220*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*223*/           OPC_CheckPredicate, 0, // Predicate_rot_imm
/*225*/           OPC_CheckType, MVT::i32,
/*227*/           OPC_MoveParent,
/*228*/           OPC_MoveParent,
/*229*/           OPC_MoveParent,
/*230*/           OPC_CheckType, MVT::i32,
/*232*/           OPC_CheckPatternPredicate, 1, // (!Subtarget->isThumb()) && (Subtarget->hasV6Ops())
/*234*/           OPC_EmitConvertToTarget, 2,
/*236*/           OPC_EmitNodeXForm, 0, 3, // rot_imm_XFORM
/*239*/           OPC_EmitInteger, MVT::i32, 14, 
/*242*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*245*/           OPC_MorphNodeTo, TARGET_VAL(ARM::UXTAH), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 4, 5, 6, 
                  // Src: (add:i32 GPR:i32:$Rn, (and:i32 (rotr:i32 GPRnopc:i32:$Rm, (imm:i32)<<P:Predicate_rot_imm>><<X:rot_imm_XFORM>>:$rot), 65535:i32)) - Complexity = 34
                  // Dst: (UXTAH:i32 GPR:i32:$Rn, GPRnopc:i32:$Rm, (rot_imm_XFORM:i32 (imm:i32):$rot))
/*257*/         /*Scope*/ 49, /*->307*/
/*258*/           OPC_CheckAndImm, 127|128,1/*255*/, 
/*261*/           OPC_MoveChild, 0,
/*263*/           OPC_CheckOpcode, TARGET_VAL(ISD::ROTR),
/*266*/           OPC_RecordChild0, // #1 = $Rm
/*267*/           OPC_RecordChild1, // #2 = $rot
/*268*/           OPC_MoveChild, 1,
/*270*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*273*/           OPC_CheckPredicate, 0, // Predicate_rot_imm
/*275*/           OPC_CheckType, MVT::i32,
/*277*/           OPC_MoveParent,
/*278*/           OPC_MoveParent,
/*279*/           OPC_MoveParent,
/*280*/           OPC_CheckType, MVT::i32,
/*282*/           OPC_CheckPatternPredicate, 2, // (Subtarget->hasT2ExtractPack()) && (Subtarget->isThumb2())
/*284*/           OPC_EmitConvertToTarget, 2,
/*286*/           OPC_EmitNodeXForm, 0, 3, // rot_imm_XFORM
/*289*/           OPC_EmitInteger, MVT::i32, 14, 
/*292*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*295*/           OPC_MorphNodeTo, TARGET_VAL(ARM::t2UXTAB), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 4, 5, 6, 
                  // Src: (add:i32 rGPR:i32:$Rn, (and:i32 (rotr:i32 rGPR:i32:$Rm, (imm:i32)<<P:Predicate_rot_imm>><<X:rot_imm_XFORM>>:$rot), 255:i32)) - Complexity = 34
                  // Dst: (t2UXTAB:i32 rGPR:i32:$Rn, rGPR:i32:$Rm, (rot_imm_XFORM:i32 (imm:i32):$rot))
/*307*/         /*Scope*/ 50, /*->358*/
/*308*/           OPC_CheckAndImm, 127|128,127|128,3/*65535*/, 
/*312*/           OPC_MoveChild, 0,
/*314*/           OPC_CheckOpcode, TARGET_VAL(ISD::ROTR),
/*317*/           OPC_RecordChild0, // #1 = $Rm
/*318*/           OPC_RecordChild1, // #2 = $rot
/*319*/           OPC_MoveChild, 1,
/*321*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*324*/           OPC_CheckPredicate, 0, // Predicate_rot_imm
/*326*/           OPC_CheckType, MVT::i32,
/*328*/           OPC_MoveParent,
/*329*/           OPC_MoveParent,
/*330*/           OPC_MoveParent,
/*331*/           OPC_CheckType, MVT::i32,
/*333*/           OPC_CheckPatternPredicate, 2, // (Subtarget->hasT2ExtractPack()) && (Subtarget->isThumb2())
/*335*/           OPC_EmitConvertToTarget, 2,
/*337*/           OPC_EmitNodeXForm, 0, 3, // rot_imm_XFORM
/*340*/           OPC_EmitInteger, MVT::i32, 14, 
/*343*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*346*/           OPC_MorphNodeTo, TARGET_VAL(ARM::t2UXTAH), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 4, 5, 6, 
                  // Src: (add:i32 rGPR:i32:$Rn, (and:i32 (rotr:i32 rGPR:i32:$Rm, (imm:i32)<<P:Predicate_rot_imm>><<X:rot_imm_XFORM>>:$rot), 65535:i32)) - Complexity = 34
                  // Dst: (t2UXTAH:i32 rGPR:i32:$Rn, rGPR:i32:$Rm, (rot_imm_XFORM:i32 (imm:i32):$rot))
/*358*/         /*Scope*/ 49, /*->408*/
/*359*/           OPC_CheckAndImm, 127|128,1/*255*/, 
/*362*/           OPC_MoveChild, 0,
/*364*/           OPC_CheckOpcode, TARGET_VAL(ISD::SRL),
/*367*/           OPC_RecordChild0, // #1 = $Rm
/*368*/           OPC_RecordChild1, // #2 = $rot
/*369*/           OPC_MoveChild, 1,
/*371*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*374*/           OPC_CheckPredicate, 0, // Predicate_rot_imm
/*376*/           OPC_CheckType, MVT::i32,
/*378*/           OPC_MoveParent,
/*379*/           OPC_MoveParent,
/*380*/           OPC_MoveParent,
/*381*/           OPC_CheckType, MVT::i32,
/*383*/           OPC_CheckPatternPredicate, 2, // (Subtarget->hasT2ExtractPack()) && (Subtarget->isThumb2())
/*385*/           OPC_EmitConvertToTarget, 2,
/*387*/           OPC_EmitNodeXForm, 0, 3, // rot_imm_XFORM
/*390*/           OPC_EmitInteger, MVT::i32, 14, 
/*393*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*396*/           OPC_MorphNodeTo, TARGET_VAL(ARM::t2UXTAB), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 4, 5, 6, 
                  // Src: (add:i32 rGPR:i32:$Rn, (and:i32 (srl:i32 rGPR:i32:$Rm, (imm:i32)<<P:Predicate_rot_imm>><<X:rot_imm_XFORM>>:$rot), 255:i32)) - Complexity = 34
                  // Dst: (t2UXTAB:i32 rGPR:i32:$Rn, rGPR:i32:$Rm, (rot_imm_XFORM:i32 (imm:i32)<<P:Predicate_rot_imm>>:$rot))
/*408*/         /*Scope*/ 50, /*->459*/
/*409*/           OPC_CheckAndImm, 127|128,127|128,3/*65535*/, 
/*413*/           OPC_MoveChild, 0,
/*415*/           OPC_CheckOpcode, TARGET_VAL(ISD::SRL),
/*418*/           OPC_RecordChild0, // #1 = $Rm
/*419*/           OPC_RecordChild1, // #2 = $rot
/*420*/           OPC_MoveChild, 1,
/*422*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*425*/           OPC_CheckPredicate, 1, // Predicate_imm8_or_16
/*427*/           OPC_CheckType, MVT::i32,
/*429*/           OPC_MoveParent,
/*430*/           OPC_MoveParent,
/*431*/           OPC_MoveParent,
/*432*/           OPC_CheckType, MVT::i32,
/*434*/           OPC_CheckPatternPredicate, 2, // (Subtarget->hasT2ExtractPack()) && (Subtarget->isThumb2())
/*436*/           OPC_EmitConvertToTarget, 2,
/*438*/           OPC_EmitNodeXForm, 0, 3, // rot_imm_XFORM
/*441*/           OPC_EmitInteger, MVT::i32, 14, 
/*444*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*447*/           OPC_MorphNodeTo, TARGET_VAL(ARM::t2UXTAH), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 4, 5, 6, 
                  // Src: (add:i32 rGPR:i32:$Rn, (and:i32 (srl:i32 rGPR:i32:$Rm, (imm:i32)<<P:Predicate_imm8_or_16>>:$rot), 65535:i32)) - Complexity = 34
                  // Dst: (t2UXTAH:i32 rGPR:i32:$Rn, rGPR:i32:$Rm, (rot_imm_XFORM:i32 (imm:i32)<<P:Predicate_rot_imm>>:$rot))
/*459*/         0, /*End of Scope*/
/*460*/       /*Scope*/ 57|128,2/*313*/, /*->775*/
/*462*/         OPC_MoveChild, 0,
/*464*/         OPC_Scope, 50, /*->516*/ // 6 children in Scope
/*466*/           OPC_CheckAndImm, 127|128,1/*255*/, 
/*469*/           OPC_MoveChild, 0,
/*471*/           OPC_CheckOpcode, TARGET_VAL(ISD::ROTR),
/*474*/           OPC_RecordChild0, // #0 = $Rm
/*475*/           OPC_RecordChild1, // #1 = $rot
/*476*/           OPC_MoveChild, 1,
/*478*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*481*/           OPC_CheckPredicate, 0, // Predicate_rot_imm
/*483*/           OPC_CheckType, MVT::i32,
/*485*/           OPC_MoveParent,
/*486*/           OPC_MoveParent,
/*487*/           OPC_MoveParent,
/*488*/           OPC_RecordChild1, // #2 = $Rn
/*489*/           OPC_CheckType, MVT::i32,
/*491*/           OPC_CheckPatternPredicate, 1, // (!Subtarget->isThumb()) && (Subtarget->hasV6Ops())
/*493*/           OPC_EmitConvertToTarget, 1,
/*495*/           OPC_EmitNodeXForm, 0, 3, // rot_imm_XFORM
/*498*/           OPC_EmitInteger, MVT::i32, 14, 
/*501*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*504*/           OPC_MorphNodeTo, TARGET_VAL(ARM::UXTAB), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 0, 4, 5, 6, 
                  // Src: (add:i32 (and:i32 (rotr:i32 GPRnopc:i32:$Rm, (imm:i32)<<P:Predicate_rot_imm>><<X:rot_imm_XFORM>>:$rot), 255:i32), GPR:i32:$Rn) - Complexity = 34
                  // Dst: (UXTAB:i32 GPR:i32:$Rn, GPRnopc:i32:$Rm, (rot_imm_XFORM:i32 (imm:i32):$rot))
/*516*/         /*Scope*/ 51, /*->568*/
/*517*/           OPC_CheckAndImm, 127|128,127|128,3/*65535*/, 
/*521*/           OPC_MoveChild, 0,
/*523*/           OPC_CheckOpcode, TARGET_VAL(ISD::ROTR),
/*526*/           OPC_RecordChild0, // #0 = $Rm
/*527*/           OPC_RecordChild1, // #1 = $rot
/*528*/           OPC_MoveChild, 1,
/*530*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*533*/           OPC_CheckPredicate, 0, // Predicate_rot_imm
/*535*/           OPC_CheckType, MVT::i32,
/*537*/           OPC_MoveParent,
/*538*/           OPC_MoveParent,
/*539*/           OPC_MoveParent,
/*540*/           OPC_RecordChild1, // #2 = $Rn
/*541*/           OPC_CheckType, MVT::i32,
/*543*/           OPC_CheckPatternPredicate, 1, // (!Subtarget->isThumb()) && (Subtarget->hasV6Ops())
/*545*/           OPC_EmitConvertToTarget, 1,
/*547*/           OPC_EmitNodeXForm, 0, 3, // rot_imm_XFORM
/*550*/           OPC_EmitInteger, MVT::i32, 14, 
/*553*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*556*/           OPC_MorphNodeTo, TARGET_VAL(ARM::UXTAH), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 0, 4, 5, 6, 
                  // Src: (add:i32 (and:i32 (rotr:i32 GPRnopc:i32:$Rm, (imm:i32)<<P:Predicate_rot_imm>><<X:rot_imm_XFORM>>:$rot), 65535:i32), GPR:i32:$Rn) - Complexity = 34
                  // Dst: (UXTAH:i32 GPR:i32:$Rn, GPRnopc:i32:$Rm, (rot_imm_XFORM:i32 (imm:i32):$rot))
/*568*/         /*Scope*/ 50, /*->619*/
/*569*/           OPC_CheckAndImm, 127|128,1/*255*/, 
/*572*/           OPC_MoveChild, 0,
/*574*/           OPC_CheckOpcode, TARGET_VAL(ISD::ROTR),
/*577*/           OPC_RecordChild0, // #0 = $Rm
/*578*/           OPC_RecordChild1, // #1 = $rot
/*579*/           OPC_MoveChild, 1,
/*581*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*584*/           OPC_CheckPredicate, 0, // Predicate_rot_imm
/*586*/           OPC_CheckType, MVT::i32,
/*588*/           OPC_MoveParent,
/*589*/           OPC_MoveParent,
/*590*/           OPC_MoveParent,
/*591*/           OPC_RecordChild1, // #2 = $Rn
/*592*/           OPC_CheckType, MVT::i32,
/*594*/           OPC_CheckPatternPredicate, 2, // (Subtarget->hasT2ExtractPack()) && (Subtarget->isThumb2())
/*596*/           OPC_EmitConvertToTarget, 1,
/*598*/           OPC_EmitNodeXForm, 0, 3, // rot_imm_XFORM
/*601*/           OPC_EmitInteger, MVT::i32, 14, 
/*604*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*607*/           OPC_MorphNodeTo, TARGET_VAL(ARM::t2UXTAB), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 0, 4, 5, 6, 
                  // Src: (add:i32 (and:i32 (rotr:i32 rGPR:i32:$Rm, (imm:i32)<<P:Predicate_rot_imm>><<X:rot_imm_XFORM>>:$rot), 255:i32), rGPR:i32:$Rn) - Complexity = 34
                  // Dst: (t2UXTAB:i32 rGPR:i32:$Rn, rGPR:i32:$Rm, (rot_imm_XFORM:i32 (imm:i32):$rot))
/*619*/         /*Scope*/ 51, /*->671*/
/*620*/           OPC_CheckAndImm, 127|128,127|128,3/*65535*/, 
/*624*/           OPC_MoveChild, 0,
/*626*/           OPC_CheckOpcode, TARGET_VAL(ISD::ROTR),
/*629*/           OPC_RecordChild0, // #0 = $Rm
/*630*/           OPC_RecordChild1, // #1 = $rot
/*631*/           OPC_MoveChild, 1,
/*633*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*636*/           OPC_CheckPredicate, 0, // Predicate_rot_imm
/*638*/           OPC_CheckType, MVT::i32,
/*640*/           OPC_MoveParent,
/*641*/           OPC_MoveParent,
/*642*/           OPC_MoveParent,
/*643*/           OPC_RecordChild1, // #2 = $Rn
/*644*/           OPC_CheckType, MVT::i32,
/*646*/           OPC_CheckPatternPredicate, 2, // (Subtarget->hasT2ExtractPack()) && (Subtarget->isThumb2())
/*648*/           OPC_EmitConvertToTarget, 1,
/*650*/           OPC_EmitNodeXForm, 0, 3, // rot_imm_XFORM
/*653*/           OPC_EmitInteger, MVT::i32, 14, 
/*656*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*659*/           OPC_MorphNodeTo, TARGET_VAL(ARM::t2UXTAH), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 0, 4, 5, 6, 
                  // Src: (add:i32 (and:i32 (rotr:i32 rGPR:i32:$Rm, (imm:i32)<<P:Predicate_rot_imm>><<X:rot_imm_XFORM>>:$rot), 65535:i32), rGPR:i32:$Rn) - Complexity = 34
                  // Dst: (t2UXTAH:i32 rGPR:i32:$Rn, rGPR:i32:$Rm, (rot_imm_XFORM:i32 (imm:i32):$rot))
/*671*/         /*Scope*/ 50, /*->722*/
/*672*/           OPC_CheckAndImm, 127|128,1/*255*/, 
/*675*/           OPC_MoveChild, 0,
/*677*/           OPC_CheckOpcode, TARGET_VAL(ISD::SRL),
/*680*/           OPC_RecordChild0, // #0 = $Rm
/*681*/           OPC_RecordChild1, // #1 = $rot
/*682*/           OPC_MoveChild, 1,
/*684*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*687*/           OPC_CheckPredicate, 0, // Predicate_rot_imm
/*689*/           OPC_CheckType, MVT::i32,
/*691*/           OPC_MoveParent,
/*692*/           OPC_MoveParent,
/*693*/           OPC_MoveParent,
/*694*/           OPC_RecordChild1, // #2 = $Rn
/*695*/           OPC_CheckType, MVT::i32,
/*697*/           OPC_CheckPatternPredicate, 2, // (Subtarget->hasT2ExtractPack()) && (Subtarget->isThumb2())
/*699*/           OPC_EmitConvertToTarget, 1,
/*701*/           OPC_EmitNodeXForm, 0, 3, // rot_imm_XFORM
/*704*/           OPC_EmitInteger, MVT::i32, 14, 
/*707*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*710*/           OPC_MorphNodeTo, TARGET_VAL(ARM::t2UXTAB), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 0, 4, 5, 6, 
                  // Src: (add:i32 (and:i32 (srl:i32 rGPR:i32:$Rm, (imm:i32)<<P:Predicate_rot_imm>><<X:rot_imm_XFORM>>:$rot), 255:i32), rGPR:i32:$Rn) - Complexity = 34
                  // Dst: (t2UXTAB:i32 rGPR:i32:$Rn, rGPR:i32:$Rm, (rot_imm_XFORM:i32 (imm:i32)<<P:Predicate_rot_imm>>:$rot))
/*722*/         /*Scope*/ 51, /*->774*/
/*723*/           OPC_CheckAndImm, 127|128,127|128,3/*65535*/, 
/*727*/           OPC_MoveChild, 0,
/*729*/           OPC_CheckOpcode, TARGET_VAL(ISD::SRL),
/*732*/           OPC_RecordChild0, // #0 = $Rm
/*733*/           OPC_RecordChild1, // #1 = $rot
/*734*/           OPC_MoveChild, 1,
/*736*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*739*/           OPC_CheckPredicate, 1, // Predicate_imm8_or_16
/*741*/           OPC_CheckType, MVT::i32,
/*743*/           OPC_MoveParent,
/*744*/           OPC_MoveParent,
/*745*/           OPC_MoveParent,
/*746*/           OPC_RecordChild1, // #2 = $Rn
/*747*/           OPC_CheckType, MVT::i32,
/*749*/           OPC_CheckPatternPredicate, 2, // (Subtarget->hasT2ExtractPack()) && (Subtarget->isThumb2())
/*751*/           OPC_EmitConvertToTarget, 1,
/*753*/           OPC_EmitNodeXForm, 0, 3, // rot_imm_XFORM
/*756*/           OPC_EmitInteger, MVT::i32, 14, 
/*759*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*762*/           OPC_MorphNodeTo, TARGET_VAL(ARM::t2UXTAH), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 0, 4, 5, 6, 
                  // Src: (add:i32 (and:i32 (srl:i32 rGPR:i32:$Rm, (imm:i32)<<P:Predicate_imm8_or_16>>:$rot), 65535:i32), rGPR:i32:$Rn) - Complexity = 34
                  // Dst: (t2UXTAH:i32 rGPR:i32:$Rn, rGPR:i32:$Rm, (rot_imm_XFORM:i32 (imm:i32)<<P:Predicate_rot_imm>>:$rot))
/*774*/         0, /*End of Scope*/
/*775*/       /*Scope*/ 47|128,1/*175*/, /*->952*/
/*777*/         OPC_RecordChild0, // #0 = $acc
/*778*/         OPC_MoveChild, 1,
/*780*/         OPC_SwitchOpcode /*2 cases */, 109, TARGET_VAL(ISD::MUL),// ->893
/*784*/           OPC_MoveChild, 0,
/*786*/           OPC_CheckOpcode, TARGET_VAL(ISD::SRA),
/*789*/           OPC_Scope, 50, /*->841*/ // 2 children in Scope
/*791*/             OPC_MoveChild, 0,
/*793*/             OPC_CheckOpcode, TARGET_VAL(ISD::SHL),
/*796*/             OPC_RecordChild0, // #1 = $a
/*797*/             OPC_CheckChild1Integer, 16, 
/*799*/             OPC_CheckChild1Type, MVT::i32,
/*801*/             OPC_MoveParent,
/*802*/             OPC_CheckChild1Integer, 16, 
/*804*/             OPC_CheckChild1Type, MVT::i32,
/*806*/             OPC_MoveParent,
/*807*/             OPC_MoveChild, 1,
/*809*/             OPC_CheckOpcode, TARGET_VAL(ISD::SRA),
/*812*/             OPC_RecordChild0, // #2 = $b
/*813*/             OPC_CheckChild1Integer, 16, 
/*815*/             OPC_CheckChild1Type, MVT::i32,
/*817*/             OPC_MoveParent,
/*818*/             OPC_MoveParent,
/*819*/             OPC_CheckType, MVT::i32,
/*821*/             OPC_CheckPatternPredicate, 0, // (!Subtarget->isThumb()) && (Subtarget->hasV5TEOps()) && (Subtarget->useMulOps())
/*823*/             OPC_EmitInteger, MVT::i32, 14, 
/*826*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*829*/             OPC_MorphNodeTo, TARGET_VAL(ARM::SMLABT), 0,
                        1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 2, 0, 3, 4, 
                    // Src: (add:i32 GPR:i32:$acc, (mul:i32 (sra:i32 (shl:i32 GPR:i32:$a, 16:i32), 16:i32), (sra:i32 GPR:i32:$b, 16:i32))) - Complexity = 30
                    // Dst: (SMLABT:i32 GPR:i32:$a, GPR:i32:$b, GPR:i32:$acc)
/*841*/           /*Scope*/ 50, /*->892*/
/*842*/             OPC_RecordChild0, // #1 = $a
/*843*/             OPC_CheckChild1Integer, 16, 
/*845*/             OPC_CheckChild1Type, MVT::i32,
/*847*/             OPC_MoveParent,
/*848*/             OPC_MoveChild, 1,
/*850*/             OPC_CheckOpcode, TARGET_VAL(ISD::SRA),
/*853*/             OPC_MoveChild, 0,
/*855*/             OPC_CheckOpcode, TARGET_VAL(ISD::SHL),
/*858*/             OPC_RecordChild0, // #2 = $b
/*859*/             OPC_CheckChild1Integer, 16, 
/*861*/             OPC_CheckChild1Type, MVT::i32,
/*863*/             OPC_MoveParent,
/*864*/             OPC_CheckChild1Integer, 16, 
/*866*/             OPC_CheckChild1Type, MVT::i32,
/*868*/             OPC_MoveParent,
/*869*/             OPC_MoveParent,
/*870*/             OPC_CheckType, MVT::i32,
/*872*/             OPC_CheckPatternPredicate, 0, // (!Subtarget->isThumb()) && (Subtarget->hasV5TEOps()) && (Subtarget->useMulOps())
/*874*/             OPC_EmitInteger, MVT::i32, 14, 
/*877*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*880*/             OPC_MorphNodeTo, TARGET_VAL(ARM::SMLATB), 0,
                        1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 2, 0, 3, 4, 
                    // Src: (add:i32 GPR:i32:$acc, (mul:i32 (sra:i32 GPR:i32:$a, 16:i32), (sra:i32 (shl:i32 GPR:i32:$b, 16:i32), 16:i32))) - Complexity = 30
                    // Dst: (SMLATB:i32 GPR:i32:$a, GPR:i32:$b, GPR:i32:$acc)
/*892*/           0, /*End of Scope*/
/*893*/         /*SwitchOpcode*/ 55, TARGET_VAL(ISD::SRA),// ->951
/*896*/           OPC_MoveChild, 0,
/*898*/           OPC_CheckOpcode, TARGET_VAL(ISD::MUL),
/*901*/           OPC_RecordChild0, // #1 = $a
/*902*/           OPC_MoveChild, 1,
/*904*/           OPC_CheckOpcode, TARGET_VAL(ISD::SRA),
/*907*/           OPC_MoveChild, 0,
/*909*/           OPC_CheckOpcode, TARGET_VAL(ISD::SHL),
/*912*/           OPC_RecordChild0, // #2 = $b
/*913*/           OPC_CheckChild1Integer, 16, 
/*915*/           OPC_CheckChild1Type, MVT::i32,
/*917*/           OPC_MoveParent,
/*918*/           OPC_CheckChild1Integer, 16, 
/*920*/           OPC_CheckChild1Type, MVT::i32,
/*922*/           OPC_MoveParent,
/*923*/           OPC_MoveParent,
/*924*/           OPC_CheckChild1Integer, 16, 
/*926*/           OPC_CheckChild1Type, MVT::i32,
/*928*/           OPC_MoveParent,
/*929*/           OPC_CheckType, MVT::i32,
/*931*/           OPC_CheckPatternPredicate, 0, // (!Subtarget->isThumb()) && (Subtarget->hasV5TEOps()) && (Subtarget->useMulOps())
/*933*/           OPC_EmitInteger, MVT::i32, 14, 
/*936*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*939*/           OPC_MorphNodeTo, TARGET_VAL(ARM::SMLAWB), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 2, 0, 3, 4, 
                  // Src: (add:i32 GPR:i32:$acc, (sra:i32 (mul:i32 GPR:i32:$a, (sra:i32 (shl:i32 GPR:i32:$b, 16:i32), 16:i32)), 16:i32)) - Complexity = 30
                  // Dst: (SMLAWB:i32 GPR:i32:$a, GPR:i32:$b, GPR:i32:$acc)
/*951*/         0, // EndSwitchOpcode
/*952*/       /*Scope*/ 116, /*->1069*/
/*953*/         OPC_MoveChild, 0,
/*955*/         OPC_CheckOpcode, TARGET_VAL(ISD::MUL),
/*958*/         OPC_MoveChild, 0,
/*960*/         OPC_CheckOpcode, TARGET_VAL(ISD::SRA),
/*963*/         OPC_Scope, 51, /*->1016*/ // 2 children in Scope
/*965*/           OPC_MoveChild, 0,
/*967*/           OPC_CheckOpcode, TARGET_VAL(ISD::SHL),
/*970*/           OPC_RecordChild0, // #0 = $a
/*971*/           OPC_CheckChild1Integer, 16, 
/*973*/           OPC_CheckChild1Type, MVT::i32,
/*975*/           OPC_MoveParent,
/*976*/           OPC_CheckChild1Integer, 16, 
/*978*/           OPC_CheckChild1Type, MVT::i32,
/*980*/           OPC_MoveParent,
/*981*/           OPC_MoveChild, 1,
/*983*/           OPC_CheckOpcode, TARGET_VAL(ISD::SRA),
/*986*/           OPC_RecordChild0, // #1 = $b
/*987*/           OPC_CheckChild1Integer, 16, 
/*989*/           OPC_CheckChild1Type, MVT::i32,
/*991*/           OPC_MoveParent,
/*992*/           OPC_MoveParent,
/*993*/           OPC_RecordChild1, // #2 = $acc
/*994*/           OPC_CheckType, MVT::i32,
/*996*/           OPC_CheckPatternPredicate, 0, // (!Subtarget->isThumb()) && (Subtarget->hasV5TEOps()) && (Subtarget->useMulOps())
/*998*/           OPC_EmitInteger, MVT::i32, 14, 
/*1001*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*1004*/          OPC_MorphNodeTo, TARGET_VAL(ARM::SMLABT), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                  // Src: (add:i32 (mul:i32 (sra:i32 (shl:i32 GPR:i32:$a, 16:i32), 16:i32), (sra:i32 GPR:i32:$b, 16:i32)), GPR:i32:$acc) - Complexity = 30
                  // Dst: (SMLABT:i32 GPR:i32:$a, GPR:i32:$b, GPR:i32:$acc)
/*1016*/        /*Scope*/ 51, /*->1068*/
/*1017*/          OPC_RecordChild0, // #0 = $b
/*1018*/          OPC_CheckChild1Integer, 16, 
/*1020*/          OPC_CheckChild1Type, MVT::i32,
/*1022*/          OPC_MoveParent,
/*1023*/          OPC_MoveChild, 1,
/*1025*/          OPC_CheckOpcode, TARGET_VAL(ISD::SRA),
/*1028*/          OPC_MoveChild, 0,
/*1030*/          OPC_CheckOpcode, TARGET_VAL(ISD::SHL),
/*1033*/          OPC_RecordChild0, // #1 = $a
/*1034*/          OPC_CheckChild1Integer, 16, 
/*1036*/          OPC_CheckChild1Type, MVT::i32,
/*1038*/          OPC_MoveParent,
/*1039*/          OPC_CheckChild1Integer, 16, 
/*1041*/          OPC_CheckChild1Type, MVT::i32,
/*1043*/          OPC_MoveParent,
/*1044*/          OPC_MoveParent,
/*1045*/          OPC_RecordChild1, // #2 = $acc
/*1046*/          OPC_CheckType, MVT::i32,
/*1048*/          OPC_CheckPatternPredicate, 0, // (!Subtarget->isThumb()) && (Subtarget->hasV5TEOps()) && (Subtarget->useMulOps())
/*1050*/          OPC_EmitInteger, MVT::i32, 14, 
/*1053*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*1056*/          OPC_MorphNodeTo, TARGET_VAL(ARM::SMLABT), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 0, 2, 3, 4, 
                  // Src: (add:i32 (mul:i32 (sra:i32 GPR:i32:$b, 16:i32), (sra:i32 (shl:i32 GPR:i32:$a, 16:i32), 16:i32)), GPR:i32:$acc) - Complexity = 30
                  // Dst: (SMLABT:i32 GPR:i32:$a, GPR:i32:$b, GPR:i32:$acc)
/*1068*/        0, /*End of Scope*/
/*1069*/      /*Scope*/ 61, /*->1131*/
/*1070*/        OPC_RecordChild0, // #0 = $acc
/*1071*/        OPC_MoveChild, 1,
/*1073*/        OPC_CheckOpcode, TARGET_VAL(ISD::SRA),
/*1076*/        OPC_MoveChild, 0,
/*1078*/        OPC_CheckOpcode, TARGET_VAL(ISD::MUL),
/*1081*/        OPC_MoveChild, 0,
/*1083*/        OPC_CheckOpcode, TARGET_VAL(ISD::SRA),
/*1086*/        OPC_MoveChild, 0,
/*1088*/        OPC_CheckOpcode, TARGET_VAL(ISD::SHL),
/*1091*/        OPC_RecordChild0, // #1 = $b
/*1092*/        OPC_CheckChild1Integer, 16, 
/*1094*/        OPC_CheckChild1Type, MVT::i32,
/*1096*/        OPC_MoveParent,
/*1097*/        OPC_CheckChild1Integer, 16, 
/*1099*/        OPC_CheckChild1Type, MVT::i32,
/*1101*/        OPC_MoveParent,
/*1102*/        OPC_RecordChild1, // #2 = $a
/*1103*/        OPC_MoveParent,
/*1104*/        OPC_CheckChild1Integer, 16, 
/*1106*/        OPC_CheckChild1Type, MVT::i32,
/*1108*/        OPC_MoveParent,
/*1109*/        OPC_CheckType, MVT::i32,
/*1111*/        OPC_CheckPatternPredicate, 0, // (!Subtarget->isThumb()) && (Subtarget->hasV5TEOps()) && (Subtarget->useMulOps())
/*1113*/        OPC_EmitInteger, MVT::i32, 14, 
/*1116*/        OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*1119*/        OPC_MorphNodeTo, TARGET_VAL(ARM::SMLAWB), 0,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 1, 0, 3, 4, 
                // Src: (add:i32 GPR:i32:$acc, (sra:i32 (mul:i32 (sra:i32 (shl:i32 GPR:i32:$b, 16:i32), 16:i32), GPR:i32:$a), 16:i32)) - Complexity = 30
                // Dst: (SMLAWB:i32 GPR:i32:$a, GPR:i32:$b, GPR:i32:$acc)
/*1131*/      /*Scope*/ 116, /*->1248*/
/*1132*/        OPC_MoveChild, 0,
/*1134*/        OPC_CheckOpcode, TARGET_VAL(ISD::SRA),
/*1137*/        OPC_MoveChild, 0,
/*1139*/        OPC_CheckOpcode, TARGET_VAL(ISD::MUL),
/*1142*/        OPC_Scope, 51, /*->1195*/ // 2 children in Scope
/*1144*/          OPC_RecordChild0, // #0 = $a
/*1145*/          OPC_MoveChild, 1,
/*1147*/          OPC_CheckOpcode, TARGET_VAL(ISD::SRA),
/*1150*/          OPC_MoveChild, 0,
/*1152*/          OPC_CheckOpcode, TARGET_VAL(ISD::SHL),
/*1155*/          OPC_RecordChild0, // #1 = $b
/*1156*/          OPC_CheckChild1Integer, 16, 
/*1158*/          OPC_CheckChild1Type, MVT::i32,
/*1160*/          OPC_MoveParent,
/*1161*/          OPC_CheckChild1Integer, 16, 
/*1163*/          OPC_CheckChild1Type, MVT::i32,
/*1165*/          OPC_MoveParent,
/*1166*/          OPC_MoveParent,
/*1167*/          OPC_CheckChild1Integer, 16, 
/*1169*/          OPC_CheckChild1Type, MVT::i32,
/*1171*/          OPC_MoveParent,
/*1172*/          OPC_RecordChild1, // #2 = $acc
/*1173*/          OPC_CheckType, MVT::i32,
/*1175*/          OPC_CheckPatternPredicate, 0, // (!Subtarget->isThumb()) && (Subtarget->hasV5TEOps()) && (Subtarget->useMulOps())
/*1177*/          OPC_EmitInteger, MVT::i32, 14, 
/*1180*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*1183*/          OPC_MorphNodeTo, TARGET_VAL(ARM::SMLAWB), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                  // Src: (add:i32 (sra:i32 (mul:i32 GPR:i32:$a, (sra:i32 (shl:i32 GPR:i32:$b, 16:i32), 16:i32)), 16:i32), GPR:i32:$acc) - Complexity = 30
                  // Dst: (SMLAWB:i32 GPR:i32:$a, GPR:i32:$b, GPR:i32:$acc)
/*1195*/        /*Scope*/ 51, /*->1247*/
/*1196*/          OPC_MoveChild, 0,
/*1198*/          OPC_CheckOpcode, TARGET_VAL(ISD::SRA),
/*1201*/          OPC_MoveChild, 0,
/*1203*/          OPC_CheckOpcode, TARGET_VAL(ISD::SHL),
/*1206*/          OPC_RecordChild0, // #0 = $b
/*1207*/          OPC_CheckChild1Integer, 16, 
/*1209*/          OPC_CheckChild1Type, MVT::i32,
/*1211*/          OPC_MoveParent,
/*1212*/          OPC_CheckChild1Integer, 16, 
/*1214*/          OPC_CheckChild1Type, MVT::i32,
/*1216*/          OPC_MoveParent,
/*1217*/          OPC_RecordChild1, // #1 = $a
/*1218*/          OPC_MoveParent,
/*1219*/          OPC_CheckChild1Integer, 16, 
/*1221*/          OPC_CheckChild1Type, MVT::i32,
/*1223*/          OPC_MoveParent,
/*1224*/          OPC_RecordChild1, // #2 = $acc
/*1225*/          OPC_CheckType, MVT::i32,
/*1227*/          OPC_CheckPatternPredicate, 0, // (!Subtarget->isThumb()) && (Subtarget->hasV5TEOps()) && (Subtarget->useMulOps())
/*1229*/          OPC_EmitInteger, MVT::i32, 14, 
/*1232*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*1235*/          OPC_MorphNodeTo, TARGET_VAL(ARM::SMLAWB), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 0, 2, 3, 4, 
                  // Src: (add:i32 (sra:i32 (mul:i32 (sra:i32 (shl:i32 GPR:i32:$b, 16:i32), 16:i32), GPR:i32:$a), 16:i32), GPR:i32:$acc) - Complexity = 30
                  // Dst: (SMLAWB:i32 GPR:i32:$a, GPR:i32:$b, GPR:i32:$acc)
/*1247*/        0, /*End of Scope*/
/*1248*/      /*Scope*/ 3|128,1/*131*/, /*->1381*/
/*1250*/        OPC_RecordChild0, // #0 = $Rn
/*1251*/        OPC_MoveChild, 1,
/*1253*/        OPC_Scope, 30, /*->1285*/ // 4 children in Scope
/*1255*/          OPC_CheckAndImm, 127|128,1/*255*/, 
/*1258*/          OPC_RecordChild0, // #1 = $Rm
/*1259*/          OPC_MoveParent,
/*1260*/          OPC_CheckType, MVT::i32,
/*1262*/          OPC_CheckPatternPredicate, 1, // (!Subtarget->isThumb()) && (Subtarget->hasV6Ops())
/*1264*/          OPC_EmitInteger, MVT::i32, 0, 
/*1267*/          OPC_EmitInteger, MVT::i32, 14, 
/*1270*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*1273*/          OPC_MorphNodeTo, TARGET_VAL(ARM::UXTAB), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                  // Src: (add:i32 GPR:i32:$Rn, (and:i32 GPR:i32:$Rm, 255:i32)) - Complexity = 27
                  // Dst: (UXTAB:i32 GPR:i32:$Rn, GPR:i32:$Rm, 0:i32)
/*1285*/        /*Scope*/ 31, /*->1317*/
/*1286*/          OPC_CheckAndImm, 127|128,127|128,3/*65535*/, 
/*1290*/          OPC_RecordChild0, // #1 = $Rm
/*1291*/          OPC_MoveParent,
/*1292*/          OPC_CheckType, MVT::i32,
/*1294*/          OPC_CheckPatternPredicate, 1, // (!Subtarget->isThumb()) && (Subtarget->hasV6Ops())
/*1296*/          OPC_EmitInteger, MVT::i32, 0, 
/*1299*/          OPC_EmitInteger, MVT::i32, 14, 
/*1302*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*1305*/          OPC_MorphNodeTo, TARGET_VAL(ARM::UXTAH), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                  // Src: (add:i32 GPR:i32:$Rn, (and:i32 GPR:i32:$Rm, 65535:i32)) - Complexity = 27
                  // Dst: (UXTAH:i32 GPR:i32:$Rn, GPR:i32:$Rm, 0:i32)
/*1317*/        /*Scope*/ 30, /*->1348*/
/*1318*/          OPC_CheckAndImm, 127|128,1/*255*/, 
/*1321*/          OPC_RecordChild0, // #1 = $Rm
/*1322*/          OPC_MoveParent,
/*1323*/          OPC_CheckType, MVT::i32,
/*1325*/          OPC_CheckPatternPredicate, 2, // (Subtarget->hasT2ExtractPack()) && (Subtarget->isThumb2())
/*1327*/          OPC_EmitInteger, MVT::i32, 0, 
/*1330*/          OPC_EmitInteger, MVT::i32, 14, 
/*1333*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*1336*/          OPC_MorphNodeTo, TARGET_VAL(ARM::t2UXTAB), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                  // Src: (add:i32 rGPR:i32:$Rn, (and:i32 rGPR:i32:$Rm, 255:i32)) - Complexity = 27
                  // Dst: (t2UXTAB:i32 rGPR:i32:$Rn, rGPR:i32:$Rm, 0:i32)
/*1348*/        /*Scope*/ 31, /*->1380*/
/*1349*/          OPC_CheckAndImm, 127|128,127|128,3/*65535*/, 
/*1353*/          OPC_RecordChild0, // #1 = $Rm
/*1354*/          OPC_MoveParent,
/*1355*/          OPC_CheckType, MVT::i32,
/*1357*/          OPC_CheckPatternPredicate, 2, // (Subtarget->hasT2ExtractPack()) && (Subtarget->isThumb2())
/*1359*/          OPC_EmitInteger, MVT::i32, 0, 
/*1362*/          OPC_EmitInteger, MVT::i32, 14, 
/*1365*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*1368*/          OPC_MorphNodeTo, TARGET_VAL(ARM::t2UXTAH), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                  // Src: (add:i32 rGPR:i32:$Rn, (and:i32 rGPR:i32:$Rm, 65535:i32)) - Complexity = 27
                  // Dst: (t2UXTAH:i32 rGPR:i32:$Rn, rGPR:i32:$Rm, 0:i32)
/*1380*/        0, /*End of Scope*/
/*1381*/      /*Scope*/ 6|128,1/*134*/, /*->1517*/
/*1383*/        OPC_MoveChild, 0,
/*1385*/        OPC_Scope, 31, /*->1418*/ // 4 children in Scope
/*1387*/          OPC_CheckAndImm, 127|128,1/*255*/, 
/*1390*/          OPC_RecordChild0, // #0 = $Rm
/*1391*/          OPC_MoveParent,
/*1392*/          OPC_RecordChild1, // #1 = $Rn
/*1393*/          OPC_CheckType, MVT::i32,
/*1395*/          OPC_CheckPatternPredicate, 1, // (!Subtarget->isThumb()) && (Subtarget->hasV6Ops())
/*1397*/          OPC_EmitInteger, MVT::i32, 0, 
/*1400*/          OPC_EmitInteger, MVT::i32, 14, 
/*1403*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*1406*/          OPC_MorphNodeTo, TARGET_VAL(ARM::UXTAB), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 0, 2, 3, 4, 
                  // Src: (add:i32 (and:i32 GPR:i32:$Rm, 255:i32), GPR:i32:$Rn) - Complexity = 27
                  // Dst: (UXTAB:i32 GPR:i32:$Rn, GPR:i32:$Rm, 0:i32)
/*1418*/        /*Scope*/ 32, /*->1451*/
/*1419*/          OPC_CheckAndImm, 127|128,127|128,3/*65535*/, 
/*1423*/          OPC_RecordChild0, // #0 = $Rm
/*1424*/          OPC_MoveParent,
/*1425*/          OPC_RecordChild1, // #1 = $Rn
/*1426*/          OPC_CheckType, MVT::i32,
/*1428*/          OPC_CheckPatternPredicate, 1, // (!Subtarget->isThumb()) && (Subtarget->hasV6Ops())
/*1430*/          OPC_EmitInteger, MVT::i32, 0, 
/*1433*/          OPC_EmitInteger, MVT::i32, 14, 
/*1436*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*1439*/          OPC_MorphNodeTo, TARGET_VAL(ARM::UXTAH), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 0, 2, 3, 4, 
                  // Src: (add:i32 (and:i32 GPR:i32:$Rm, 65535:i32), GPR:i32:$Rn) - Complexity = 27
                  // Dst: (UXTAH:i32 GPR:i32:$Rn, GPR:i32:$Rm, 0:i32)
/*1451*/        /*Scope*/ 31, /*->1483*/
/*1452*/          OPC_CheckAndImm, 127|128,1/*255*/, 
/*1455*/          OPC_RecordChild0, // #0 = $Rm
/*1456*/          OPC_MoveParent,
/*1457*/          OPC_RecordChild1, // #1 = $Rn
/*1458*/          OPC_CheckType, MVT::i32,
/*1460*/          OPC_CheckPatternPredicate, 2, // (Subtarget->hasT2ExtractPack()) && (Subtarget->isThumb2())
/*1462*/          OPC_EmitInteger, MVT::i32, 0, 
/*1465*/          OPC_EmitInteger, MVT::i32, 14, 
/*1468*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*1471*/          OPC_MorphNodeTo, TARGET_VAL(ARM::t2UXTAB), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 0, 2, 3, 4, 
                  // Src: (add:i32 (and:i32 rGPR:i32:$Rm, 255:i32), rGPR:i32:$Rn) - Complexity = 27
                  // Dst: (t2UXTAB:i32 rGPR:i32:$Rn, rGPR:i32:$Rm, 0:i32)
/*1483*/        /*Scope*/ 32, /*->1516*/
/*1484*/          OPC_CheckAndImm, 127|128,127|128,3/*65535*/, 
/*1488*/          OPC_RecordChild0, // #0 = $Rm
/*1489*/          OPC_MoveParent,
/*1490*/          OPC_RecordChild1, // #1 = $Rn
/*1491*/          OPC_CheckType, MVT::i32,
/*1493*/          OPC_CheckPatternPredicate, 2, // (Subtarget->hasT2ExtractPack()) && (Subtarget->isThumb2())
/*1495*/          OPC_EmitInteger, MVT::i32, 0, 
/*1498*/          OPC_EmitInteger, MVT::i32, 14, 
/*1501*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*1504*/          OPC_MorphNodeTo, TARGET_VAL(ARM::t2UXTAH), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 0, 2, 3, 4, 
                  // Src: (add:i32 (and:i32 rGPR:i32:$Rm, 65535:i32), rGPR:i32:$Rn) - Complexity = 27
                  // Dst: (t2UXTAH:i32 rGPR:i32:$Rn, rGPR:i32:$Rm, 0:i32)
/*1516*/        0, /*End of Scope*/
/*1517*/      /*Scope*/ 21|128,1/*149*/, /*->1668*/
/*1519*/        OPC_RecordChild0, // #0 = $Ra
/*1520*/        OPC_MoveChild, 1,
/*1522*/        OPC_SwitchOpcode /*2 cases */, 69, TARGET_VAL(ISD::MUL),// ->1595
/*1526*/          OPC_MoveChild, 0,
/*1528*/          OPC_CheckOpcode, TARGET_VAL(ISD::SRA),
/*1531*/          OPC_RecordChild0, // #1 = $Rn
/*1532*/          OPC_CheckChild1Integer, 16, 
/*1534*/          OPC_CheckChild1Type, MVT::i32,
/*1536*/          OPC_MoveParent,
/*1537*/          OPC_MoveChild, 1,
/*1539*/          OPC_CheckOpcode, TARGET_VAL(ISD::SRA),
/*1542*/          OPC_RecordChild0, // #2 = $Rm
/*1543*/          OPC_CheckChild1Integer, 16, 
/*1545*/          OPC_CheckChild1Type, MVT::i32,
/*1547*/          OPC_MoveParent,
/*1548*/          OPC_MoveParent,
/*1549*/          OPC_CheckType, MVT::i32,
/*1551*/          OPC_Scope, 20, /*->1573*/ // 2 children in Scope
/*1553*/            OPC_CheckPatternPredicate, 0, // (!Subtarget->isThumb()) && (Subtarget->hasV5TEOps()) && (Subtarget->useMulOps())
/*1555*/            OPC_EmitInteger, MVT::i32, 14, 
/*1558*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*1561*/            OPC_MorphNodeTo, TARGET_VAL(ARM::SMLATT), 0,
                        1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 2, 0, 3, 4, 
                    // Src: (add:i32 GPR:i32:$Ra, (mul:i32 (sra:i32 GPRnopc:i32:$Rn, 16:i32), (sra:i32 GPRnopc:i32:$Rm, 16:i32))) - Complexity = 22
                    // Dst: (SMLATT:i32 GPRnopc:i32:$Rn, GPRnopc:i32:$Rm, GPR:i32:$Ra)
/*1573*/          /*Scope*/ 20, /*->1594*/
/*1574*/            OPC_CheckPatternPredicate, 3, // (Subtarget->isThumb2()) && (Subtarget->hasThumb2DSP()) && (Subtarget->useMulOps())
/*1576*/            OPC_EmitInteger, MVT::i32, 14, 
/*1579*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*1582*/            OPC_MorphNodeTo, TARGET_VAL(ARM::t2SMLATT), 0,
                        1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 2, 0, 3, 4, 
                    // Src: (add:i32 rGPR:i32:$Ra, (mul:i32 (sra:i32 rGPR:i32:$Rn, 16:i32), (sra:i32 rGPR:i32:$Rm, 16:i32))) - Complexity = 22
                    // Dst: (t2SMLATT:i32 rGPR:i32:$Rn, rGPR:i32:$Rm, rGPR:i32:$Ra)
/*1594*/          0, /*End of Scope*/
/*1595*/        /*SwitchOpcode*/ 69, TARGET_VAL(ISD::SRA),// ->1667
/*1598*/          OPC_MoveChild, 0,
/*1600*/          OPC_CheckOpcode, TARGET_VAL(ISD::MUL),
/*1603*/          OPC_RecordChild0, // #1 = $Rn
/*1604*/          OPC_MoveChild, 1,
/*1606*/          OPC_CheckOpcode, TARGET_VAL(ISD::SRA),
/*1609*/          OPC_RecordChild0, // #2 = $Rm
/*1610*/          OPC_CheckChild1Integer, 16, 
/*1612*/          OPC_CheckChild1Type, MVT::i32,
/*1614*/          OPC_MoveParent,
/*1615*/          OPC_MoveParent,
/*1616*/          OPC_CheckChild1Integer, 16, 
/*1618*/          OPC_CheckChild1Type, MVT::i32,
/*1620*/          OPC_MoveParent,
/*1621*/          OPC_CheckType, MVT::i32,
/*1623*/          OPC_Scope, 20, /*->1645*/ // 2 children in Scope
/*1625*/            OPC_CheckPatternPredicate, 0, // (!Subtarget->isThumb()) && (Subtarget->hasV5TEOps()) && (Subtarget->useMulOps())
/*1627*/            OPC_EmitInteger, MVT::i32, 14, 
/*1630*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*1633*/            OPC_MorphNodeTo, TARGET_VAL(ARM::SMLAWT), 0,
                        1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 2, 0, 3, 4, 
                    // Src: (add:i32 GPR:i32:$Ra, (sra:i32 (mul:i32 GPRnopc:i32:$Rn, (sra:i32 GPRnopc:i32:$Rm, 16:i32)), 16:i32)) - Complexity = 22
                    // Dst: (SMLAWT:i32 GPRnopc:i32:$Rn, GPRnopc:i32:$Rm, GPR:i32:$Ra)
/*1645*/          /*Scope*/ 20, /*->1666*/
/*1646*/            OPC_CheckPatternPredicate, 3, // (Subtarget->isThumb2()) && (Subtarget->hasThumb2DSP()) && (Subtarget->useMulOps())
/*1648*/            OPC_EmitInteger, MVT::i32, 14, 
/*1651*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*1654*/            OPC_MorphNodeTo, TARGET_VAL(ARM::t2SMLAWT), 0,
                        1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 2, 0, 3, 4, 
                    // Src: (add:i32 rGPR:i32:$Ra, (sra:i32 (mul:i32 rGPR:i32:$Rn, (sra:i32 rGPR:i32:$Rm, 16:i32)), 16:i32)) - Complexity = 22
                    // Dst: (t2SMLAWT:i32 rGPR:i32:$Rn, rGPR:i32:$Rm, rGPR:i32:$Ra)
/*1666*/          0, /*End of Scope*/
/*1667*/        0, // EndSwitchOpcode
/*1668*/      /*Scope*/ 51, /*->1720*/
/*1669*/        OPC_MoveChild, 0,
/*1671*/        OPC_CheckOpcode, TARGET_VAL(ISD::MUL),
/*1674*/        OPC_MoveChild, 0,
/*1676*/        OPC_CheckOpcode, TARGET_VAL(ISD::SRA),
/*1679*/        OPC_RecordChild0, // #0 = $Rn
/*1680*/        OPC_CheckChild1Integer, 16, 
/*1682*/        OPC_CheckChild1Type, MVT::i32,
/*1684*/        OPC_MoveParent,
/*1685*/        OPC_MoveChild, 1,
/*1687*/        OPC_CheckOpcode, TARGET_VAL(ISD::SRA),
/*1690*/        OPC_RecordChild0, // #1 = $Rm
/*1691*/        OPC_CheckChild1Integer, 16, 
/*1693*/        OPC_CheckChild1Type, MVT::i32,
/*1695*/        OPC_MoveParent,
/*1696*/        OPC_MoveParent,
/*1697*/        OPC_RecordChild1, // #2 = $Ra
/*1698*/        OPC_CheckType, MVT::i32,
/*1700*/        OPC_CheckPatternPredicate, 0, // (!Subtarget->isThumb()) && (Subtarget->hasV5TEOps()) && (Subtarget->useMulOps())
/*1702*/        OPC_EmitInteger, MVT::i32, 14, 
/*1705*/        OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*1708*/        OPC_MorphNodeTo, TARGET_VAL(ARM::SMLATT), 0,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                // Src: (add:i32 (mul:i32 (sra:i32 GPRnopc:i32:$Rn, 16:i32), (sra:i32 GPRnopc:i32:$Rm, 16:i32)), GPR:i32:$Ra) - Complexity = 22
                // Dst: (SMLATT:i32 GPRnopc:i32:$Rn, GPRnopc:i32:$Rm, GPR:i32:$Ra)
/*1720*/      /*Scope*/ 51, /*->1772*/
/*1721*/        OPC_RecordChild0, // #0 = $Ra
/*1722*/        OPC_MoveChild, 1,
/*1724*/        OPC_CheckOpcode, TARGET_VAL(ISD::SRA),
/*1727*/        OPC_MoveChild, 0,
/*1729*/        OPC_CheckOpcode, TARGET_VAL(ISD::MUL),
/*1732*/        OPC_MoveChild, 0,
/*1734*/        OPC_CheckOpcode, TARGET_VAL(ISD::SRA),
/*1737*/        OPC_RecordChild0, // #1 = $Rm
/*1738*/        OPC_CheckChild1Integer, 16, 
/*1740*/        OPC_CheckChild1Type, MVT::i32,
/*1742*/        OPC_MoveParent,
/*1743*/        OPC_RecordChild1, // #2 = $Rn
/*1744*/        OPC_MoveParent,
/*1745*/        OPC_CheckChild1Integer, 16, 
/*1747*/        OPC_CheckChild1Type, MVT::i32,
/*1749*/        OPC_MoveParent,
/*1750*/        OPC_CheckType, MVT::i32,
/*1752*/        OPC_CheckPatternPredicate, 0, // (!Subtarget->isThumb()) && (Subtarget->hasV5TEOps()) && (Subtarget->useMulOps())
/*1754*/        OPC_EmitInteger, MVT::i32, 14, 
/*1757*/        OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*1760*/        OPC_MorphNodeTo, TARGET_VAL(ARM::SMLAWT), 0,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 1, 0, 3, 4, 
                // Src: (add:i32 GPR:i32:$Ra, (sra:i32 (mul:i32 (sra:i32 GPRnopc:i32:$Rm, 16:i32), GPRnopc:i32:$Rn), 16:i32)) - Complexity = 22
                // Dst: (SMLAWT:i32 GPRnopc:i32:$Rn, GPRnopc:i32:$Rm, GPR:i32:$Ra)
/*1772*/      /*Scope*/ 19|128,1/*147*/, /*->1921*/
/*1774*/        OPC_MoveChild, 0,
/*1776*/        OPC_SwitchOpcode /*2 cases */, 91, TARGET_VAL(ISD::SRA),// ->1871
/*1780*/          OPC_MoveChild, 0,
/*1782*/          OPC_CheckOpcode, TARGET_VAL(ISD::MUL),
/*1785*/          OPC_Scope, 41, /*->1828*/ // 2 children in Scope
/*1787*/            OPC_RecordChild0, // #0 = $Rn
/*1788*/            OPC_MoveChild, 1,
/*1790*/            OPC_CheckOpcode, TARGET_VAL(ISD::SRA),
/*1793*/            OPC_RecordChild0, // #1 = $Rm
/*1794*/            OPC_CheckChild1Integer, 16, 
/*1796*/            OPC_CheckChild1Type, MVT::i32,
/*1798*/            OPC_MoveParent,
/*1799*/            OPC_MoveParent,
/*1800*/            OPC_CheckChild1Integer, 16, 
/*1802*/            OPC_CheckChild1Type, MVT::i32,
/*1804*/            OPC_MoveParent,
/*1805*/            OPC_RecordChild1, // #2 = $Ra
/*1806*/            OPC_CheckType, MVT::i32,
/*1808*/            OPC_CheckPatternPredicate, 0, // (!Subtarget->isThumb()) && (Subtarget->hasV5TEOps()) && (Subtarget->useMulOps())
/*1810*/            OPC_EmitInteger, MVT::i32, 14, 
/*1813*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*1816*/            OPC_MorphNodeTo, TARGET_VAL(ARM::SMLAWT), 0,
                        1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                    // Src: (add:i32 (sra:i32 (mul:i32 GPRnopc:i32:$Rn, (sra:i32 GPRnopc:i32:$Rm, 16:i32)), 16:i32), GPR:i32:$Ra) - Complexity = 22
                    // Dst: (SMLAWT:i32 GPRnopc:i32:$Rn, GPRnopc:i32:$Rm, GPR:i32:$Ra)
/*1828*/          /*Scope*/ 41, /*->1870*/
/*1829*/            OPC_MoveChild, 0,
/*1831*/            OPC_CheckOpcode, TARGET_VAL(ISD::SRA),
/*1834*/            OPC_RecordChild0, // #0 = $Rm
/*1835*/            OPC_CheckChild1Integer, 16, 
/*1837*/            OPC_CheckChild1Type, MVT::i32,
/*1839*/            OPC_MoveParent,
/*1840*/            OPC_RecordChild1, // #1 = $Rn
/*1841*/            OPC_MoveParent,
/*1842*/            OPC_CheckChild1Integer, 16, 
/*1844*/            OPC_CheckChild1Type, MVT::i32,
/*1846*/            OPC_MoveParent,
/*1847*/            OPC_RecordChild1, // #2 = $Ra
/*1848*/            OPC_CheckType, MVT::i32,
/*1850*/            OPC_CheckPatternPredicate, 0, // (!Subtarget->isThumb()) && (Subtarget->hasV5TEOps()) && (Subtarget->useMulOps())
/*1852*/            OPC_EmitInteger, MVT::i32, 14, 
/*1855*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*1858*/            OPC_MorphNodeTo, TARGET_VAL(ARM::SMLAWT), 0,
                        1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 0, 2, 3, 4, 
                    // Src: (add:i32 (sra:i32 (mul:i32 (sra:i32 GPRnopc:i32:$Rm, 16:i32), GPRnopc:i32:$Rn), 16:i32), GPR:i32:$Ra) - Complexity = 22
                    // Dst: (SMLAWT:i32 GPRnopc:i32:$Rn, GPRnopc:i32:$Rm, GPR:i32:$Ra)
/*1870*/          0, /*End of Scope*/
/*1871*/        /*SwitchOpcode*/ 46, TARGET_VAL(ISD::MUL),// ->1920
/*1874*/          OPC_MoveChild, 0,
/*1876*/          OPC_CheckOpcode, TARGET_VAL(ISD::SRA),
/*1879*/          OPC_RecordChild0, // #0 = $Rn
/*1880*/          OPC_CheckChild1Integer, 16, 
/*1882*/          OPC_CheckChild1Type, MVT::i32,
/*1884*/          OPC_MoveParent,
/*1885*/          OPC_MoveChild, 1,
/*1887*/          OPC_CheckOpcode, TARGET_VAL(ISD::SRA),
/*1890*/          OPC_RecordChild0, // #1 = $Rm
/*1891*/          OPC_CheckChild1Integer, 16, 
/*1893*/          OPC_CheckChild1Type, MVT::i32,
/*1895*/          OPC_MoveParent,
/*1896*/          OPC_MoveParent,
/*1897*/          OPC_RecordChild1, // #2 = $Ra
/*1898*/          OPC_CheckType, MVT::i32,
/*1900*/          OPC_CheckPatternPredicate, 3, // (Subtarget->isThumb2()) && (Subtarget->hasThumb2DSP()) && (Subtarget->useMulOps())
/*1902*/          OPC_EmitInteger, MVT::i32, 14, 
/*1905*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*1908*/          OPC_MorphNodeTo, TARGET_VAL(ARM::t2SMLATT), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                  // Src: (add:i32 (mul:i32 (sra:i32 rGPR:i32:$Rn, 16:i32), (sra:i32 rGPR:i32:$Rm, 16:i32)), rGPR:i32:$Ra) - Complexity = 22
                  // Dst: (t2SMLATT:i32 rGPR:i32:$Rn, rGPR:i32:$Rm, rGPR:i32:$Ra)
/*1920*/        0, // EndSwitchOpcode
/*1921*/      /*Scope*/ 51, /*->1973*/
/*1922*/        OPC_RecordChild0, // #0 = $Ra
/*1923*/        OPC_MoveChild, 1,
/*1925*/        OPC_CheckOpcode, TARGET_VAL(ISD::SRA),
/*1928*/        OPC_MoveChild, 0,
/*1930*/        OPC_CheckOpcode, TARGET_VAL(ISD::MUL),
/*1933*/        OPC_MoveChild, 0,
/*1935*/        OPC_CheckOpcode, TARGET_VAL(ISD::SRA),
/*1938*/        OPC_RecordChild0, // #1 = $Rm
/*1939*/        OPC_CheckChild1Integer, 16, 
/*1941*/        OPC_CheckChild1Type, MVT::i32,
/*1943*/        OPC_MoveParent,
/*1944*/        OPC_RecordChild1, // #2 = $Rn
/*1945*/        OPC_MoveParent,
/*1946*/        OPC_CheckChild1Integer, 16, 
/*1948*/        OPC_CheckChild1Type, MVT::i32,
/*1950*/        OPC_MoveParent,
/*1951*/        OPC_CheckType, MVT::i32,
/*1953*/        OPC_CheckPatternPredicate, 3, // (Subtarget->isThumb2()) && (Subtarget->hasThumb2DSP()) && (Subtarget->useMulOps())
/*1955*/        OPC_EmitInteger, MVT::i32, 14, 
/*1958*/        OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*1961*/        OPC_MorphNodeTo, TARGET_VAL(ARM::t2SMLAWT), 0,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 1, 0, 3, 4, 
                // Src: (add:i32 rGPR:i32:$Ra, (sra:i32 (mul:i32 (sra:i32 rGPR:i32:$Rm, 16:i32), rGPR:i32:$Rn), 16:i32)) - Complexity = 22
                // Dst: (t2SMLAWT:i32 rGPR:i32:$Rn, rGPR:i32:$Rm, rGPR:i32:$Ra)
/*1973*/      /*Scope*/ 96, /*->2070*/
/*1974*/        OPC_MoveChild, 0,
/*1976*/        OPC_CheckOpcode, TARGET_VAL(ISD::SRA),
/*1979*/        OPC_MoveChild, 0,
/*1981*/        OPC_CheckOpcode, TARGET_VAL(ISD::MUL),
/*1984*/        OPC_Scope, 41, /*->2027*/ // 2 children in Scope
/*1986*/          OPC_RecordChild0, // #0 = $Rn
/*1987*/          OPC_MoveChild, 1,
/*1989*/          OPC_CheckOpcode, TARGET_VAL(ISD::SRA),
/*1992*/          OPC_RecordChild0, // #1 = $Rm
/*1993*/          OPC_CheckChild1Integer, 16, 
/*1995*/          OPC_CheckChild1Type, MVT::i32,
/*1997*/          OPC_MoveParent,
/*1998*/          OPC_MoveParent,
/*1999*/          OPC_CheckChild1Integer, 16, 
/*2001*/          OPC_CheckChild1Type, MVT::i32,
/*2003*/          OPC_MoveParent,
/*2004*/          OPC_RecordChild1, // #2 = $Ra
/*2005*/          OPC_CheckType, MVT::i32,
/*2007*/          OPC_CheckPatternPredicate, 3, // (Subtarget->isThumb2()) && (Subtarget->hasThumb2DSP()) && (Subtarget->useMulOps())
/*2009*/          OPC_EmitInteger, MVT::i32, 14, 
/*2012*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*2015*/          OPC_MorphNodeTo, TARGET_VAL(ARM::t2SMLAWT), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                  // Src: (add:i32 (sra:i32 (mul:i32 rGPR:i32:$Rn, (sra:i32 rGPR:i32:$Rm, 16:i32)), 16:i32), rGPR:i32:$Ra) - Complexity = 22
                  // Dst: (t2SMLAWT:i32 rGPR:i32:$Rn, rGPR:i32:$Rm, rGPR:i32:$Ra)
/*2027*/        /*Scope*/ 41, /*->2069*/
/*2028*/          OPC_MoveChild, 0,
/*2030*/          OPC_CheckOpcode, TARGET_VAL(ISD::SRA),
/*2033*/          OPC_RecordChild0, // #0 = $Rm
/*2034*/          OPC_CheckChild1Integer, 16, 
/*2036*/          OPC_CheckChild1Type, MVT::i32,
/*2038*/          OPC_MoveParent,
/*2039*/          OPC_RecordChild1, // #1 = $Rn
/*2040*/          OPC_MoveParent,
/*2041*/          OPC_CheckChild1Integer, 16, 
/*2043*/          OPC_CheckChild1Type, MVT::i32,
/*2045*/          OPC_MoveParent,
/*2046*/          OPC_RecordChild1, // #2 = $Ra
/*2047*/          OPC_CheckType, MVT::i32,
/*2049*/          OPC_CheckPatternPredicate, 3, // (Subtarget->isThumb2()) && (Subtarget->hasThumb2DSP()) && (Subtarget->useMulOps())
/*2051*/          OPC_EmitInteger, MVT::i32, 14, 
/*2054*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*2057*/          OPC_MorphNodeTo, TARGET_VAL(ARM::t2SMLAWT), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 0, 2, 3, 4, 
                  // Src: (add:i32 (sra:i32 (mul:i32 (sra:i32 rGPR:i32:$Rm, 16:i32), rGPR:i32:$Rn), 16:i32), rGPR:i32:$Ra) - Complexity = 22
                  // Dst: (t2SMLAWT:i32 rGPR:i32:$Rn, rGPR:i32:$Rm, rGPR:i32:$Ra)
/*2069*/        0, /*End of Scope*/
/*2070*/      /*Scope*/ 88|128,1/*216*/, /*->2288*/
/*2072*/        OPC_RecordChild0, // #0 = $Ra
/*2073*/        OPC_MoveChild, 1,
/*2075*/        OPC_SwitchOpcode /*2 cases */, 8|128,1/*136*/, TARGET_VAL(ISD::MUL),// ->2216
/*2080*/          OPC_MoveChild, 0,
/*2082*/          OPC_SwitchOpcode /*2 cases */, 63, TARGET_VAL(ISD::SIGN_EXTEND_INREG),// ->2149
/*2086*/            OPC_RecordChild0, // #1 = $Rn
/*2087*/            OPC_MoveChild, 1,
/*2089*/            OPC_CheckValueType, MVT::i16,
/*2091*/            OPC_MoveParent,
/*2092*/            OPC_MoveParent,
/*2093*/            OPC_MoveChild, 1,
/*2095*/            OPC_CheckOpcode, TARGET_VAL(ISD::SRA),
/*2098*/            OPC_RecordChild0, // #2 = $Rm
/*2099*/            OPC_CheckChild1Integer, 16, 
/*2101*/            OPC_CheckChild1Type, MVT::i32,
/*2103*/            OPC_MoveParent,
/*2104*/            OPC_MoveParent,
/*2105*/            OPC_Scope, 20, /*->2127*/ // 2 children in Scope
/*2107*/              OPC_CheckPatternPredicate, 0, // (!Subtarget->isThumb()) && (Subtarget->hasV5TEOps()) && (Subtarget->useMulOps())
/*2109*/              OPC_EmitInteger, MVT::i32, 14, 
/*2112*/              OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*2115*/              OPC_MorphNodeTo, TARGET_VAL(ARM::SMLABT), 0,
                          1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 2, 0, 3, 4, 
                      // Src: (add:i32 GPR:i32:$Ra, (mul:i32 (sext_inreg:i32 GPRnopc:i32:$Rn, i16:Other), (sra:i32 GPRnopc:i32:$Rm, 16:i32))) - Complexity = 17
                      // Dst: (SMLABT:i32 GPRnopc:i32:$Rn, GPRnopc:i32:$Rm, GPR:i32:$Ra)
/*2127*/            /*Scope*/ 20, /*->2148*/
/*2128*/              OPC_CheckPatternPredicate, 3, // (Subtarget->isThumb2()) && (Subtarget->hasThumb2DSP()) && (Subtarget->useMulOps())
/*2130*/              OPC_EmitInteger, MVT::i32, 14, 
/*2133*/              OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*2136*/              OPC_MorphNodeTo, TARGET_VAL(ARM::t2SMLABT), 0,
                          1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 2, 0, 3, 4, 
                      // Src: (add:i32 rGPR:i32:$Ra, (mul:i32 (sext_inreg:i32 rGPR:i32:$Rn, i16:Other), (sra:i32 rGPR:i32:$Rm, 16:i32))) - Complexity = 17
                      // Dst: (t2SMLABT:i32 rGPR:i32:$Rn, rGPR:i32:$Rm, rGPR:i32:$Ra)
/*2148*/            0, /*End of Scope*/
/*2149*/          /*SwitchOpcode*/ 63, TARGET_VAL(ISD::SRA),// ->2215
/*2152*/            OPC_RecordChild0, // #1 = $Rn
/*2153*/            OPC_CheckChild1Integer, 16, 
/*2155*/            OPC_CheckChild1Type, MVT::i32,
/*2157*/            OPC_MoveParent,
/*2158*/            OPC_MoveChild, 1,
/*2160*/            OPC_CheckOpcode, TARGET_VAL(ISD::SIGN_EXTEND_INREG),
/*2163*/            OPC_RecordChild0, // #2 = $Rm
/*2164*/            OPC_MoveChild, 1,
/*2166*/            OPC_CheckValueType, MVT::i16,
/*2168*/            OPC_MoveParent,
/*2169*/            OPC_MoveParent,
/*2170*/            OPC_MoveParent,
/*2171*/            OPC_Scope, 20, /*->2193*/ // 2 children in Scope
/*2173*/              OPC_CheckPatternPredicate, 0, // (!Subtarget->isThumb()) && (Subtarget->hasV5TEOps()) && (Subtarget->useMulOps())
/*2175*/              OPC_EmitInteger, MVT::i32, 14, 
/*2178*/              OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*2181*/              OPC_MorphNodeTo, TARGET_VAL(ARM::SMLATB), 0,
                          1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 2, 0, 3, 4, 
                      // Src: (add:i32 GPR:i32:$Ra, (mul:i32 (sra:i32 GPRnopc:i32:$Rn, 16:i32), (sext_inreg:i32 GPRnopc:i32:$Rm, i16:Other))) - Complexity = 17
                      // Dst: (SMLATB:i32 GPRnopc:i32:$Rn, GPRnopc:i32:$Rm, GPR:i32:$Ra)
/*2193*/            /*Scope*/ 20, /*->2214*/
/*2194*/              OPC_CheckPatternPredicate, 3, // (Subtarget->isThumb2()) && (Subtarget->hasThumb2DSP()) && (Subtarget->useMulOps())
/*2196*/              OPC_EmitInteger, MVT::i32, 14, 
/*2199*/              OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*2202*/              OPC_MorphNodeTo, TARGET_VAL(ARM::t2SMLATB), 0,
                          1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 2, 0, 3, 4, 
                      // Src: (add:i32 rGPR:i32:$Ra, (mul:i32 (sra:i32 rGPR:i32:$Rn, 16:i32), (sext_inreg:i32 rGPR:i32:$Rm, i16:Other))) - Complexity = 17
                      // Dst: (t2SMLATB:i32 rGPR:i32:$Rn, rGPR:i32:$Rm, rGPR:i32:$Ra)
/*2214*/            0, /*End of Scope*/
/*2215*/          0, // EndSwitchOpcode
/*2216*/        /*SwitchOpcode*/ 68, TARGET_VAL(ISD::SRA),// ->2287
/*2219*/          OPC_MoveChild, 0,
/*2221*/          OPC_CheckOpcode, TARGET_VAL(ISD::MUL),
/*2224*/          OPC_RecordChild0, // #1 = $Rn
/*2225*/          OPC_MoveChild, 1,
/*2227*/          OPC_CheckOpcode, TARGET_VAL(ISD::SIGN_EXTEND_INREG),
/*2230*/          OPC_RecordChild0, // #2 = $Rm
/*2231*/          OPC_MoveChild, 1,
/*2233*/          OPC_CheckValueType, MVT::i16,
/*2235*/          OPC_MoveParent,
/*2236*/          OPC_MoveParent,
/*2237*/          OPC_MoveParent,
/*2238*/          OPC_CheckChild1Integer, 16, 
/*2240*/          OPC_CheckChild1Type, MVT::i32,
/*2242*/          OPC_MoveParent,
/*2243*/          OPC_Scope, 20, /*->2265*/ // 2 children in Scope
/*2245*/            OPC_CheckPatternPredicate, 0, // (!Subtarget->isThumb()) && (Subtarget->hasV5TEOps()) && (Subtarget->useMulOps())
/*2247*/            OPC_EmitInteger, MVT::i32, 14, 
/*2250*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*2253*/            OPC_MorphNodeTo, TARGET_VAL(ARM::SMLAWB), 0,
                        1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 2, 0, 3, 4, 
                    // Src: (add:i32 GPR:i32:$Ra, (sra:i32 (mul:i32 GPRnopc:i32:$Rn, (sext_inreg:i32 GPRnopc:i32:$Rm, i16:Other)), 16:i32)) - Complexity = 17
                    // Dst: (SMLAWB:i32 GPRnopc:i32:$Rn, GPRnopc:i32:$Rm, GPR:i32:$Ra)
/*2265*/          /*Scope*/ 20, /*->2286*/
/*2266*/            OPC_CheckPatternPredicate, 3, // (Subtarget->isThumb2()) && (Subtarget->hasThumb2DSP()) && (Subtarget->useMulOps())
/*2268*/            OPC_EmitInteger, MVT::i32, 14, 
/*2271*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*2274*/            OPC_MorphNodeTo, TARGET_VAL(ARM::t2SMLAWB), 0,
                        1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 2, 0, 3, 4, 
                    // Src: (add:i32 rGPR:i32:$Ra, (sra:i32 (mul:i32 rGPR:i32:$Rn, (sext_inreg:i32 rGPR:i32:$Rm, i16:Other)), 16:i32)) - Complexity = 17
                    // Dst: (t2SMLAWB:i32 rGPR:i32:$Rn, rGPR:i32:$Rm, rGPR:i32:$Ra)
/*2286*/          0, /*End of Scope*/
/*2287*/        0, // EndSwitchOpcode
/*2288*/      /*Scope*/ 95, /*->2384*/
/*2289*/        OPC_MoveChild, 0,
/*2291*/        OPC_CheckOpcode, TARGET_VAL(ISD::MUL),
/*2294*/        OPC_MoveChild, 0,
/*2296*/        OPC_SwitchOpcode /*2 cases */, 40, TARGET_VAL(ISD::SIGN_EXTEND_INREG),// ->2340
/*2300*/          OPC_RecordChild0, // #0 = $Rn
/*2301*/          OPC_MoveChild, 1,
/*2303*/          OPC_CheckValueType, MVT::i16,
/*2305*/          OPC_MoveParent,
/*2306*/          OPC_MoveParent,
/*2307*/          OPC_MoveChild, 1,
/*2309*/          OPC_CheckOpcode, TARGET_VAL(ISD::SRA),
/*2312*/          OPC_RecordChild0, // #1 = $Rm
/*2313*/          OPC_CheckChild1Integer, 16, 
/*2315*/          OPC_CheckChild1Type, MVT::i32,
/*2317*/          OPC_MoveParent,
/*2318*/          OPC_MoveParent,
/*2319*/          OPC_RecordChild1, // #2 = $Ra
/*2320*/          OPC_CheckPatternPredicate, 0, // (!Subtarget->isThumb()) && (Subtarget->hasV5TEOps()) && (Subtarget->useMulOps())
/*2322*/          OPC_EmitInteger, MVT::i32, 14, 
/*2325*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*2328*/          OPC_MorphNodeTo, TARGET_VAL(ARM::SMLABT), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                  // Src: (add:i32 (mul:i32 (sext_inreg:i32 GPRnopc:i32:$Rn, i16:Other), (sra:i32 GPRnopc:i32:$Rm, 16:i32)), GPR:i32:$Ra) - Complexity = 17
                  // Dst: (SMLABT:i32 GPRnopc:i32:$Rn, GPRnopc:i32:$Rm, GPR:i32:$Ra)
/*2340*/        /*SwitchOpcode*/ 40, TARGET_VAL(ISD::SRA),// ->2383
/*2343*/          OPC_RecordChild0, // #0 = $Rm
/*2344*/          OPC_CheckChild1Integer, 16, 
/*2346*/          OPC_CheckChild1Type, MVT::i32,
/*2348*/          OPC_MoveParent,
/*2349*/          OPC_MoveChild, 1,
/*2351*/          OPC_CheckOpcode, TARGET_VAL(ISD::SIGN_EXTEND_INREG),
/*2354*/          OPC_RecordChild0, // #1 = $Rn
/*2355*/          OPC_MoveChild, 1,
/*2357*/          OPC_CheckValueType, MVT::i16,
/*2359*/          OPC_MoveParent,
/*2360*/          OPC_MoveParent,
/*2361*/          OPC_MoveParent,
/*2362*/          OPC_RecordChild1, // #2 = $Ra
/*2363*/          OPC_CheckPatternPredicate, 0, // (!Subtarget->isThumb()) && (Subtarget->hasV5TEOps()) && (Subtarget->useMulOps())
/*2365*/          OPC_EmitInteger, MVT::i32, 14, 
/*2368*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*2371*/          OPC_MorphNodeTo, TARGET_VAL(ARM::SMLABT), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 0, 2, 3, 4, 
                  // Src: (add:i32 (mul:i32 (sra:i32 GPRnopc:i32:$Rm, 16:i32), (sext_inreg:i32 GPRnopc:i32:$Rn, i16:Other)), GPR:i32:$Ra) - Complexity = 17
                  // Dst: (SMLABT:i32 GPRnopc:i32:$Rn, GPRnopc:i32:$Rm, GPR:i32:$Ra)
/*2383*/        0, // EndSwitchOpcode
/*2384*/      /*Scope*/ 50, /*->2435*/
/*2385*/        OPC_RecordChild0, // #0 = $Ra
/*2386*/        OPC_MoveChild, 1,
/*2388*/        OPC_CheckOpcode, TARGET_VAL(ISD::SRA),
/*2391*/        OPC_MoveChild, 0,
/*2393*/        OPC_CheckOpcode, TARGET_VAL(ISD::MUL),
/*2396*/        OPC_MoveChild, 0,
/*2398*/        OPC_CheckOpcode, TARGET_VAL(ISD::SIGN_EXTEND_INREG),
/*2401*/        OPC_RecordChild0, // #1 = $Rm
/*2402*/        OPC_MoveChild, 1,
/*2404*/        OPC_CheckValueType, MVT::i16,
/*2406*/        OPC_MoveParent,
/*2407*/        OPC_MoveParent,
/*2408*/        OPC_RecordChild1, // #2 = $Rn
/*2409*/        OPC_MoveParent,
/*2410*/        OPC_CheckChild1Integer, 16, 
/*2412*/        OPC_CheckChild1Type, MVT::i32,
/*2414*/        OPC_MoveParent,
/*2415*/        OPC_CheckPatternPredicate, 0, // (!Subtarget->isThumb()) && (Subtarget->hasV5TEOps()) && (Subtarget->useMulOps())
/*2417*/        OPC_EmitInteger, MVT::i32, 14, 
/*2420*/        OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*2423*/        OPC_MorphNodeTo, TARGET_VAL(ARM::SMLAWB), 0,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 1, 0, 3, 4, 
                // Src: (add:i32 GPR:i32:$Ra, (sra:i32 (mul:i32 (sext_inreg:i32 GPRnopc:i32:$Rm, i16:Other), GPRnopc:i32:$Rn), 16:i32)) - Complexity = 17
                // Dst: (SMLAWB:i32 GPRnopc:i32:$Rn, GPRnopc:i32:$Rm, GPR:i32:$Ra)
/*2435*/      /*Scope*/ 61|128,1/*189*/, /*->2626*/
/*2437*/        OPC_MoveChild, 0,
/*2439*/        OPC_SwitchOpcode /*2 cases */, 89, TARGET_VAL(ISD::SRA),// ->2532
/*2443*/          OPC_MoveChild, 0,
/*2445*/          OPC_CheckOpcode, TARGET_VAL(ISD::MUL),
/*2448*/          OPC_Scope, 40, /*->2490*/ // 2 children in Scope
/*2450*/            OPC_RecordChild0, // #0 = $Rn
/*2451*/            OPC_MoveChild, 1,
/*2453*/            OPC_CheckOpcode, TARGET_VAL(ISD::SIGN_EXTEND_INREG),
/*2456*/            OPC_RecordChild0, // #1 = $Rm
/*2457*/            OPC_MoveChild, 1,
/*2459*/            OPC_CheckValueType, MVT::i16,
/*2461*/            OPC_MoveParent,
/*2462*/            OPC_MoveParent,
/*2463*/            OPC_MoveParent,
/*2464*/            OPC_CheckChild1Integer, 16, 
/*2466*/            OPC_CheckChild1Type, MVT::i32,
/*2468*/            OPC_MoveParent,
/*2469*/            OPC_RecordChild1, // #2 = $Ra
/*2470*/            OPC_CheckPatternPredicate, 0, // (!Subtarget->isThumb()) && (Subtarget->hasV5TEOps()) && (Subtarget->useMulOps())
/*2472*/            OPC_EmitInteger, MVT::i32, 14, 
/*2475*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*2478*/            OPC_MorphNodeTo, TARGET_VAL(ARM::SMLAWB), 0,
                        1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                    // Src: (add:i32 (sra:i32 (mul:i32 GPRnopc:i32:$Rn, (sext_inreg:i32 GPRnopc:i32:$Rm, i16:Other)), 16:i32), GPR:i32:$Ra) - Complexity = 17
                    // Dst: (SMLAWB:i32 GPRnopc:i32:$Rn, GPRnopc:i32:$Rm, GPR:i32:$Ra)
/*2490*/          /*Scope*/ 40, /*->2531*/
/*2491*/            OPC_MoveChild, 0,
/*2493*/            OPC_CheckOpcode, TARGET_VAL(ISD::SIGN_EXTEND_INREG),
/*2496*/            OPC_RecordChild0, // #0 = $Rm
/*2497*/            OPC_MoveChild, 1,
/*2499*/            OPC_CheckValueType, MVT::i16,
/*2501*/            OPC_MoveParent,
/*2502*/            OPC_MoveParent,
/*2503*/            OPC_RecordChild1, // #1 = $Rn
/*2504*/            OPC_MoveParent,
/*2505*/            OPC_CheckChild1Integer, 16, 
/*2507*/            OPC_CheckChild1Type, MVT::i32,
/*2509*/            OPC_MoveParent,
/*2510*/            OPC_RecordChild1, // #2 = $Ra
/*2511*/            OPC_CheckPatternPredicate, 0, // (!Subtarget->isThumb()) && (Subtarget->hasV5TEOps()) && (Subtarget->useMulOps())
/*2513*/            OPC_EmitInteger, MVT::i32, 14, 
/*2516*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*2519*/            OPC_MorphNodeTo, TARGET_VAL(ARM::SMLAWB), 0,
                        1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 0, 2, 3, 4, 
                    // Src: (add:i32 (sra:i32 (mul:i32 (sext_inreg:i32 GPRnopc:i32:$Rm, i16:Other), GPRnopc:i32:$Rn), 16:i32), GPR:i32:$Ra) - Complexity = 17
                    // Dst: (SMLAWB:i32 GPRnopc:i32:$Rn, GPRnopc:i32:$Rm, GPR:i32:$Ra)
/*2531*/          0, /*End of Scope*/
/*2532*/        /*SwitchOpcode*/ 90, TARGET_VAL(ISD::MUL),// ->2625
/*2535*/          OPC_MoveChild, 0,
/*2537*/          OPC_SwitchOpcode /*2 cases */, 40, TARGET_VAL(ISD::SIGN_EXTEND_INREG),// ->2581
/*2541*/            OPC_RecordChild0, // #0 = $Rn
/*2542*/            OPC_MoveChild, 1,
/*2544*/            OPC_CheckValueType, MVT::i16,
/*2546*/            OPC_MoveParent,
/*2547*/            OPC_MoveParent,
/*2548*/            OPC_MoveChild, 1,
/*2550*/            OPC_CheckOpcode, TARGET_VAL(ISD::SRA),
/*2553*/            OPC_RecordChild0, // #1 = $Rm
/*2554*/            OPC_CheckChild1Integer, 16, 
/*2556*/            OPC_CheckChild1Type, MVT::i32,
/*2558*/            OPC_MoveParent,
/*2559*/            OPC_MoveParent,
/*2560*/            OPC_RecordChild1, // #2 = $Ra
/*2561*/            OPC_CheckPatternPredicate, 3, // (Subtarget->isThumb2()) && (Subtarget->hasThumb2DSP()) && (Subtarget->useMulOps())
/*2563*/            OPC_EmitInteger, MVT::i32, 14, 
/*2566*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*2569*/            OPC_MorphNodeTo, TARGET_VAL(ARM::t2SMLABT), 0,
                        1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                    // Src: (add:i32 (mul:i32 (sext_inreg:i32 rGPR:i32:$Rn, i16:Other), (sra:i32 rGPR:i32:$Rm, 16:i32)), rGPR:i32:$Ra) - Complexity = 17
                    // Dst: (t2SMLABT:i32 rGPR:i32:$Rn, rGPR:i32:$Rm, rGPR:i32:$Ra)
/*2581*/          /*SwitchOpcode*/ 40, TARGET_VAL(ISD::SRA),// ->2624
/*2584*/            OPC_RecordChild0, // #0 = $Rm
/*2585*/            OPC_CheckChild1Integer, 16, 
/*2587*/            OPC_CheckChild1Type, MVT::i32,
/*2589*/            OPC_MoveParent,
/*2590*/            OPC_MoveChild, 1,
/*2592*/            OPC_CheckOpcode, TARGET_VAL(ISD::SIGN_EXTEND_INREG),
/*2595*/            OPC_RecordChild0, // #1 = $Rn
/*2596*/            OPC_MoveChild, 1,
/*2598*/            OPC_CheckValueType, MVT::i16,
/*2600*/            OPC_MoveParent,
/*2601*/            OPC_MoveParent,
/*2602*/            OPC_MoveParent,
/*2603*/            OPC_RecordChild1, // #2 = $Ra
/*2604*/            OPC_CheckPatternPredicate, 3, // (Subtarget->isThumb2()) && (Subtarget->hasThumb2DSP()) && (Subtarget->useMulOps())
/*2606*/            OPC_EmitInteger, MVT::i32, 14, 
/*2609*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*2612*/            OPC_MorphNodeTo, TARGET_VAL(ARM::t2SMLABT), 0,
                        1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 0, 2, 3, 4, 
                    // Src: (add:i32 (mul:i32 (sra:i32 rGPR:i32:$Rm, 16:i32), (sext_inreg:i32 rGPR:i32:$Rn, i16:Other)), rGPR:i32:$Ra) - Complexity = 17
                    // Dst: (t2SMLABT:i32 rGPR:i32:$Rn, rGPR:i32:$Rm, rGPR:i32:$Ra)
/*2624*/          0, // EndSwitchOpcode
/*2625*/        0, // EndSwitchOpcode
/*2626*/      /*Scope*/ 50, /*->2677*/
/*2627*/        OPC_RecordChild0, // #0 = $Ra
/*2628*/        OPC_MoveChild, 1,
/*2630*/        OPC_CheckOpcode, TARGET_VAL(ISD::SRA),
/*2633*/        OPC_MoveChild, 0,
/*2635*/        OPC_CheckOpcode, TARGET_VAL(ISD::MUL),
/*2638*/        OPC_MoveChild, 0,
/*2640*/        OPC_CheckOpcode, TARGET_VAL(ISD::SIGN_EXTEND_INREG),
/*2643*/        OPC_RecordChild0, // #1 = $Rm
/*2644*/        OPC_MoveChild, 1,
/*2646*/        OPC_CheckValueType, MVT::i16,
/*2648*/        OPC_MoveParent,
/*2649*/        OPC_MoveParent,
/*2650*/        OPC_RecordChild1, // #2 = $Rn
/*2651*/        OPC_MoveParent,
/*2652*/        OPC_CheckChild1Integer, 16, 
/*2654*/        OPC_CheckChild1Type, MVT::i32,
/*2656*/        OPC_MoveParent,
/*2657*/        OPC_CheckPatternPredicate, 3, // (Subtarget->isThumb2()) && (Subtarget->hasThumb2DSP()) && (Subtarget->useMulOps())
/*2659*/        OPC_EmitInteger, MVT::i32, 14, 
/*2662*/        OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*2665*/        OPC_MorphNodeTo, TARGET_VAL(ARM::t2SMLAWB), 0,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 1, 0, 3, 4, 
                // Src: (add:i32 rGPR:i32:$Ra, (sra:i32 (mul:i32 (sext_inreg:i32 rGPR:i32:$Rm, i16:Other), rGPR:i32:$Rn), 16:i32)) - Complexity = 17
                // Dst: (t2SMLAWB:i32 rGPR:i32:$Rn, rGPR:i32:$Rm, rGPR:i32:$Ra)
/*2677*/      /*Scope*/ 94, /*->2772*/
/*2678*/        OPC_MoveChild, 0,
/*2680*/        OPC_CheckOpcode, TARGET_VAL(ISD::SRA),
/*2683*/        OPC_MoveChild, 0,
/*2685*/        OPC_CheckOpcode, TARGET_VAL(ISD::MUL),
/*2688*/        OPC_Scope, 40, /*->2730*/ // 2 children in Scope
/*2690*/          OPC_RecordChild0, // #0 = $Rn
/*2691*/          OPC_MoveChild, 1,
/*2693*/          OPC_CheckOpcode, TARGET_VAL(ISD::SIGN_EXTEND_INREG),
/*2696*/          OPC_RecordChild0, // #1 = $Rm
/*2697*/          OPC_MoveChild, 1,
/*2699*/          OPC_CheckValueType, MVT::i16,
/*2701*/          OPC_MoveParent,
/*2702*/          OPC_MoveParent,
/*2703*/          OPC_MoveParent,
/*2704*/          OPC_CheckChild1Integer, 16, 
/*2706*/          OPC_CheckChild1Type, MVT::i32,
/*2708*/          OPC_MoveParent,
/*2709*/          OPC_RecordChild1, // #2 = $Ra
/*2710*/          OPC_CheckPatternPredicate, 3, // (Subtarget->isThumb2()) && (Subtarget->hasThumb2DSP()) && (Subtarget->useMulOps())
/*2712*/          OPC_EmitInteger, MVT::i32, 14, 
/*2715*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*2718*/          OPC_MorphNodeTo, TARGET_VAL(ARM::t2SMLAWB), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                  // Src: (add:i32 (sra:i32 (mul:i32 rGPR:i32:$Rn, (sext_inreg:i32 rGPR:i32:$Rm, i16:Other)), 16:i32), rGPR:i32:$Ra) - Complexity = 17
                  // Dst: (t2SMLAWB:i32 rGPR:i32:$Rn, rGPR:i32:$Rm, rGPR:i32:$Ra)
/*2730*/        /*Scope*/ 40, /*->2771*/
/*2731*/          OPC_MoveChild, 0,
/*2733*/          OPC_CheckOpcode, TARGET_VAL(ISD::SIGN_EXTEND_INREG),
/*2736*/          OPC_RecordChild0, // #0 = $Rm
/*2737*/          OPC_MoveChild, 1,
/*2739*/          OPC_CheckValueType, MVT::i16,
/*2741*/          OPC_MoveParent,
/*2742*/          OPC_MoveParent,
/*2743*/          OPC_RecordChild1, // #1 = $Rn
/*2744*/          OPC_MoveParent,
/*2745*/          OPC_CheckChild1Integer, 16, 
/*2747*/          OPC_CheckChild1Type, MVT::i32,
/*2749*/          OPC_MoveParent,
/*2750*/          OPC_RecordChild1, // #2 = $Ra
/*2751*/          OPC_CheckPatternPredicate, 3, // (Subtarget->isThumb2()) && (Subtarget->hasThumb2DSP()) && (Subtarget->useMulOps())
/*2753*/          OPC_EmitInteger, MVT::i32, 14, 
/*2756*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*2759*/          OPC_MorphNodeTo, TARGET_VAL(ARM::t2SMLAWB), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 0, 2, 3, 4, 
                  // Src: (add:i32 (sra:i32 (mul:i32 (sext_inreg:i32 rGPR:i32:$Rm, i16:Other), rGPR:i32:$Rn), 16:i32), rGPR:i32:$Ra) - Complexity = 17
                  // Dst: (t2SMLAWB:i32 rGPR:i32:$Rn, rGPR:i32:$Rm, rGPR:i32:$Ra)
/*2771*/        0, /*End of Scope*/
/*2772*/      /*Scope*/ 75|128,1/*203*/, /*->2977*/
/*2774*/        OPC_RecordChild0, // #0 = $Rn
/*2775*/        OPC_Scope, 31, /*->2808*/ // 3 children in Scope
/*2777*/          OPC_RecordChild1, // #1 = $shift
/*2778*/          OPC_CheckType, MVT::i32,
/*2780*/          OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*2782*/          OPC_CheckComplexPat, /*CP*/0, /*#*/1, // SelectRegShifterOperand:$shift #2 #3 #4
/*2785*/          OPC_EmitInteger, MVT::i32, 14, 
/*2788*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*2791*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*2794*/          OPC_MorphNodeTo, TARGET_VAL(ARM::ADDrsr), 0,
                      1/*#VTs*/, MVT::i32, 7/*#Ops*/, 0, 2, 3, 4, 5, 6, 7, 
                  // Src: (add:i32 GPR:i32:$Rn, so_reg_reg:i32:$shift) - Complexity = 15
                  // Dst: (ADDrsr:i32 GPR:i32:$Rn, so_reg_reg:i32:$shift)
/*2808*/        /*Scope*/ 6|128,1/*134*/, /*->2944*/
/*2810*/          OPC_MoveChild, 1,
/*2812*/          OPC_SwitchOpcode /*2 cases */, 84, TARGET_VAL(ISD::MUL),// ->2900
/*2816*/            OPC_Scope, 40, /*->2858*/ // 2 children in Scope
/*2818*/              OPC_RecordChild0, // #1 = $a
/*2819*/              OPC_MoveChild, 0,
/*2821*/              OPC_CheckPredicate, 2, // Predicate_sext_16_node
/*2823*/              OPC_MoveParent,
/*2824*/              OPC_MoveChild, 1,
/*2826*/              OPC_CheckOpcode, TARGET_VAL(ISD::SRA),
/*2829*/              OPC_RecordChild0, // #2 = $b
/*2830*/              OPC_CheckChild1Integer, 16, 
/*2832*/              OPC_CheckChild1Type, MVT::i32,
/*2834*/              OPC_MoveParent,
/*2835*/              OPC_MoveParent,
/*2836*/              OPC_CheckType, MVT::i32,
/*2838*/              OPC_CheckPatternPredicate, 0, // (!Subtarget->isThumb()) && (Subtarget->hasV5TEOps()) && (Subtarget->useMulOps())
/*2840*/              OPC_EmitInteger, MVT::i32, 14, 
/*2843*/              OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*2846*/              OPC_MorphNodeTo, TARGET_VAL(ARM::SMLABT), 0,
                          1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 2, 0, 3, 4, 
                      // Src: (add:i32 GPR:i32:$acc, (mul:i32 GPR:i32<<P:Predicate_sext_16_node>>:$a, (sra:i32 GPR:i32:$b, 16:i32))) - Complexity = 15
                      // Dst: (SMLABT:i32 GPR:i32:$a, GPR:i32:$b, GPR:i32:$acc)
/*2858*/            /*Scope*/ 40, /*->2899*/
/*2859*/              OPC_MoveChild, 0,
/*2861*/              OPC_CheckOpcode, TARGET_VAL(ISD::SRA),
/*2864*/              OPC_RecordChild0, // #1 = $a
/*2865*/              OPC_CheckChild1Integer, 16, 
/*2867*/              OPC_CheckChild1Type, MVT::i32,
/*2869*/              OPC_MoveParent,
/*2870*/              OPC_RecordChild1, // #2 = $b
/*2871*/              OPC_MoveChild, 1,
/*2873*/              OPC_CheckPredicate, 2, // Predicate_sext_16_node
/*2875*/              OPC_MoveParent,
/*2876*/              OPC_MoveParent,
/*2877*/              OPC_CheckType, MVT::i32,
/*2879*/              OPC_CheckPatternPredicate, 0, // (!Subtarget->isThumb()) && (Subtarget->hasV5TEOps()) && (Subtarget->useMulOps())
/*2881*/              OPC_EmitInteger, MVT::i32, 14, 
/*2884*/              OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*2887*/              OPC_MorphNodeTo, TARGET_VAL(ARM::SMLATB), 0,
                          1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 2, 0, 3, 4, 
                      // Src: (add:i32 GPR:i32:$acc, (mul:i32 (sra:i32 GPR:i32:$a, 16:i32), GPR:i32<<P:Predicate_sext_16_node>>:$b)) - Complexity = 15
                      // Dst: (SMLATB:i32 GPR:i32:$a, GPR:i32:$b, GPR:i32:$acc)
/*2899*/            0, /*End of Scope*/
/*2900*/          /*SwitchOpcode*/ 40, TARGET_VAL(ISD::SRA),// ->2943
/*2903*/            OPC_MoveChild, 0,
/*2905*/            OPC_CheckOpcode, TARGET_VAL(ISD::MUL),
/*2908*/            OPC_RecordChild0, // #1 = $a
/*2909*/            OPC_RecordChild1, // #2 = $b
/*2910*/            OPC_MoveChild, 1,
/*2912*/            OPC_CheckPredicate, 2, // Predicate_sext_16_node
/*2914*/            OPC_MoveParent,
/*2915*/            OPC_MoveParent,
/*2916*/            OPC_CheckChild1Integer, 16, 
/*2918*/            OPC_CheckChild1Type, MVT::i32,
/*2920*/            OPC_MoveParent,
/*2921*/            OPC_CheckType, MVT::i32,
/*2923*/            OPC_CheckPatternPredicate, 0, // (!Subtarget->isThumb()) && (Subtarget->hasV5TEOps()) && (Subtarget->useMulOps())
/*2925*/            OPC_EmitInteger, MVT::i32, 14, 
/*2928*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*2931*/            OPC_MorphNodeTo, TARGET_VAL(ARM::SMLAWB), 0,
                        1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 2, 0, 3, 4, 
                    // Src: (add:i32 GPR:i32:$acc, (sra:i32 (mul:i32 GPR:i32:$a, GPR:i32<<P:Predicate_sext_16_node>>:$b), 16:i32)) - Complexity = 15
                    // Dst: (SMLAWB:i32 GPR:i32:$a, GPR:i32:$b, GPR:i32:$acc)
/*2943*/          0, // EndSwitchOpcode
/*2944*/        /*Scope*/ 31, /*->2976*/
/*2945*/          OPC_RecordChild1, // #1 = $Rn
/*2946*/          OPC_CheckType, MVT::i32,
/*2948*/          OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*2950*/          OPC_CheckComplexPat, /*CP*/0, /*#*/0, // SelectRegShifterOperand:$shift #2 #3 #4
/*2953*/          OPC_EmitInteger, MVT::i32, 14, 
/*2956*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*2959*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*2962*/          OPC_MorphNodeTo, TARGET_VAL(ARM::ADDrsr), 0,
                      1/*#VTs*/, MVT::i32, 7/*#Ops*/, 1, 2, 3, 4, 5, 6, 7, 
                  // Src: (add:i32 so_reg_reg:i32:$shift, GPR:i32:$Rn) - Complexity = 15
                  // Dst: (ADDrsr:i32 GPR:i32:$Rn, so_reg_reg:i32:$shift)
/*2976*/        0, /*End of Scope*/
/*2977*/      /*Scope*/ 91, /*->3069*/
/*2978*/        OPC_MoveChild, 0,
/*2980*/        OPC_CheckOpcode, TARGET_VAL(ISD::MUL),
/*2983*/        OPC_Scope, 41, /*->3026*/ // 2 children in Scope
/*2985*/          OPC_RecordChild0, // #0 = $a
/*2986*/          OPC_MoveChild, 0,
/*2988*/          OPC_CheckPredicate, 2, // Predicate_sext_16_node
/*2990*/          OPC_MoveParent,
/*2991*/          OPC_MoveChild, 1,
/*2993*/          OPC_CheckOpcode, TARGET_VAL(ISD::SRA),
/*2996*/          OPC_RecordChild0, // #1 = $b
/*2997*/          OPC_CheckChild1Integer, 16, 
/*2999*/          OPC_CheckChild1Type, MVT::i32,
/*3001*/          OPC_MoveParent,
/*3002*/          OPC_MoveParent,
/*3003*/          OPC_RecordChild1, // #2 = $acc
/*3004*/          OPC_CheckType, MVT::i32,
/*3006*/          OPC_CheckPatternPredicate, 0, // (!Subtarget->isThumb()) && (Subtarget->hasV5TEOps()) && (Subtarget->useMulOps())
/*3008*/          OPC_EmitInteger, MVT::i32, 14, 
/*3011*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*3014*/          OPC_MorphNodeTo, TARGET_VAL(ARM::SMLABT), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                  // Src: (add:i32 (mul:i32 GPR:i32<<P:Predicate_sext_16_node>>:$a, (sra:i32 GPR:i32:$b, 16:i32)), GPR:i32:$acc) - Complexity = 15
                  // Dst: (SMLABT:i32 GPR:i32:$a, GPR:i32:$b, GPR:i32:$acc)
/*3026*/        /*Scope*/ 41, /*->3068*/
/*3027*/          OPC_MoveChild, 0,
/*3029*/          OPC_CheckOpcode, TARGET_VAL(ISD::SRA),
/*3032*/          OPC_RecordChild0, // #0 = $b
/*3033*/          OPC_CheckChild1Integer, 16, 
/*3035*/          OPC_CheckChild1Type, MVT::i32,
/*3037*/          OPC_MoveParent,
/*3038*/          OPC_RecordChild1, // #1 = $a
/*3039*/          OPC_MoveChild, 1,
/*3041*/          OPC_CheckPredicate, 2, // Predicate_sext_16_node
/*3043*/          OPC_MoveParent,
/*3044*/          OPC_MoveParent,
/*3045*/          OPC_RecordChild1, // #2 = $acc
/*3046*/          OPC_CheckType, MVT::i32,
/*3048*/          OPC_CheckPatternPredicate, 0, // (!Subtarget->isThumb()) && (Subtarget->hasV5TEOps()) && (Subtarget->useMulOps())
/*3050*/          OPC_EmitInteger, MVT::i32, 14, 
/*3053*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*3056*/          OPC_MorphNodeTo, TARGET_VAL(ARM::SMLABT), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 0, 2, 3, 4, 
                  // Src: (add:i32 (mul:i32 (sra:i32 GPR:i32:$b, 16:i32), GPR:i32<<P:Predicate_sext_16_node>>:$a), GPR:i32:$acc) - Complexity = 15
                  // Dst: (SMLABT:i32 GPR:i32:$a, GPR:i32:$b, GPR:i32:$acc)
/*3068*/        0, /*End of Scope*/
/*3069*/      /*Scope*/ 46, /*->3116*/
/*3070*/        OPC_RecordChild0, // #0 = $acc
/*3071*/        OPC_MoveChild, 1,
/*3073*/        OPC_CheckOpcode, TARGET_VAL(ISD::SRA),
/*3076*/        OPC_MoveChild, 0,
/*3078*/        OPC_CheckOpcode, TARGET_VAL(ISD::MUL),
/*3081*/        OPC_RecordChild0, // #1 = $b
/*3082*/        OPC_MoveChild, 0,
/*3084*/        OPC_CheckPredicate, 2, // Predicate_sext_16_node
/*3086*/        OPC_MoveParent,
/*3087*/        OPC_RecordChild1, // #2 = $a
/*3088*/        OPC_MoveParent,
/*3089*/        OPC_CheckChild1Integer, 16, 
/*3091*/        OPC_CheckChild1Type, MVT::i32,
/*3093*/        OPC_MoveParent,
/*3094*/        OPC_CheckType, MVT::i32,
/*3096*/        OPC_CheckPatternPredicate, 0, // (!Subtarget->isThumb()) && (Subtarget->hasV5TEOps()) && (Subtarget->useMulOps())
/*3098*/        OPC_EmitInteger, MVT::i32, 14, 
/*3101*/        OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*3104*/        OPC_MorphNodeTo, TARGET_VAL(ARM::SMLAWB), 0,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 1, 0, 3, 4, 
                // Src: (add:i32 GPR:i32:$acc, (sra:i32 (mul:i32 GPR:i32<<P:Predicate_sext_16_node>>:$b, GPR:i32:$a), 16:i32)) - Complexity = 15
                // Dst: (SMLAWB:i32 GPR:i32:$a, GPR:i32:$b, GPR:i32:$acc)
/*3116*/      /*Scope*/ 85, /*->3202*/
/*3117*/        OPC_MoveChild, 0,
/*3119*/        OPC_CheckOpcode, TARGET_VAL(ISD::SRA),
/*3122*/        OPC_MoveChild, 0,
/*3124*/        OPC_CheckOpcode, TARGET_VAL(ISD::MUL),
/*3127*/        OPC_RecordChild0, // #0 = $a
/*3128*/        OPC_Scope, 35, /*->3165*/ // 2 children in Scope
/*3130*/          OPC_RecordChild1, // #1 = $b
/*3131*/          OPC_MoveChild, 1,
/*3133*/          OPC_CheckPredicate, 2, // Predicate_sext_16_node
/*3135*/          OPC_MoveParent,
/*3136*/          OPC_MoveParent,
/*3137*/          OPC_CheckChild1Integer, 16, 
/*3139*/          OPC_CheckChild1Type, MVT::i32,
/*3141*/          OPC_MoveParent,
/*3142*/          OPC_RecordChild1, // #2 = $acc
/*3143*/          OPC_CheckType, MVT::i32,
/*3145*/          OPC_CheckPatternPredicate, 0, // (!Subtarget->isThumb()) && (Subtarget->hasV5TEOps()) && (Subtarget->useMulOps())
/*3147*/          OPC_EmitInteger, MVT::i32, 14, 
/*3150*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*3153*/          OPC_MorphNodeTo, TARGET_VAL(ARM::SMLAWB), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                  // Src: (add:i32 (sra:i32 (mul:i32 GPR:i32:$a, GPR:i32<<P:Predicate_sext_16_node>>:$b), 16:i32), GPR:i32:$acc) - Complexity = 15
                  // Dst: (SMLAWB:i32 GPR:i32:$a, GPR:i32:$b, GPR:i32:$acc)
/*3165*/        /*Scope*/ 35, /*->3201*/
/*3166*/          OPC_MoveChild, 0,
/*3168*/          OPC_CheckPredicate, 2, // Predicate_sext_16_node
/*3170*/          OPC_MoveParent,
/*3171*/          OPC_RecordChild1, // #1 = $a
/*3172*/          OPC_MoveParent,
/*3173*/          OPC_CheckChild1Integer, 16, 
/*3175*/          OPC_CheckChild1Type, MVT::i32,
/*3177*/          OPC_MoveParent,
/*3178*/          OPC_RecordChild1, // #2 = $acc
/*3179*/          OPC_CheckType, MVT::i32,
/*3181*/          OPC_CheckPatternPredicate, 0, // (!Subtarget->isThumb()) && (Subtarget->hasV5TEOps()) && (Subtarget->useMulOps())
/*3183*/          OPC_EmitInteger, MVT::i32, 14, 
/*3186*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*3189*/          OPC_MorphNodeTo, TARGET_VAL(ARM::SMLAWB), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 0, 2, 3, 4, 
                  // Src: (add:i32 (sra:i32 (mul:i32 GPR:i32<<P:Predicate_sext_16_node>>:$b, GPR:i32:$a), 16:i32), GPR:i32:$acc) - Complexity = 15
                  // Dst: (SMLAWB:i32 GPR:i32:$a, GPR:i32:$b, GPR:i32:$acc)
/*3201*/        0, /*End of Scope*/
/*3202*/      /*Scope*/ 107|128,1/*235*/, /*->3439*/
/*3204*/        OPC_RecordChild0, // #0 = $Rn
/*3205*/        OPC_MoveChild, 1,
/*3207*/        OPC_CheckOpcode, TARGET_VAL(ISD::SIGN_EXTEND_INREG),
/*3210*/        OPC_MoveChild, 0,
/*3212*/        OPC_SwitchOpcode /*2 cases */, 7|128,1/*135*/, TARGET_VAL(ISD::ROTR),// ->3352
/*3217*/          OPC_RecordChild0, // #1 = $Rm
/*3218*/          OPC_RecordChild1, // #2 = $rot
/*3219*/          OPC_MoveChild, 1,
/*3221*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*3224*/          OPC_CheckPredicate, 0, // Predicate_rot_imm
/*3226*/          OPC_CheckType, MVT::i32,
/*3228*/          OPC_MoveParent,
/*3229*/          OPC_MoveParent,
/*3230*/          OPC_MoveChild, 1,
/*3232*/          OPC_Scope, 58, /*->3292*/ // 2 children in Scope
/*3234*/            OPC_CheckValueType, MVT::i8,
/*3236*/            OPC_MoveParent,
/*3237*/            OPC_MoveParent,
/*3238*/            OPC_Scope, 25, /*->3265*/ // 2 children in Scope
/*3240*/              OPC_CheckPatternPredicate, 1, // (!Subtarget->isThumb()) && (Subtarget->hasV6Ops())
/*3242*/              OPC_EmitConvertToTarget, 2,
/*3244*/              OPC_EmitNodeXForm, 0, 3, // rot_imm_XFORM
/*3247*/              OPC_EmitInteger, MVT::i32, 14, 
/*3250*/              OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*3253*/              OPC_MorphNodeTo, TARGET_VAL(ARM::SXTAB), 0,
                          1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 4, 5, 6, 
                      // Src: (add:i32 GPR:i32:$Rn, (sext_inreg:i32 (rotr:i32 GPRnopc:i32:$Rm, (imm:i32)<<P:Predicate_rot_imm>><<X:rot_imm_XFORM>>:$rot), i8:Other)) - Complexity = 13
                      // Dst: (SXTAB:i32 GPR:i32:$Rn, GPRnopc:i32:$Rm, (rot_imm_XFORM:i32 (imm:i32):$rot))
/*3265*/            /*Scope*/ 25, /*->3291*/
/*3266*/              OPC_CheckPatternPredicate, 2, // (Subtarget->hasT2ExtractPack()) && (Subtarget->isThumb2())
/*3268*/              OPC_EmitConvertToTarget, 2,
/*3270*/              OPC_EmitNodeXForm, 0, 3, // rot_imm_XFORM
/*3273*/              OPC_EmitInteger, MVT::i32, 14, 
/*3276*/              OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*3279*/              OPC_MorphNodeTo, TARGET_VAL(ARM::t2SXTAB), 0,
                          1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 4, 5, 6, 
                      // Src: (add:i32 rGPR:i32:$Rn, (sext_inreg:i32 (rotr:i32 rGPR:i32:$Rm, (imm:i32)<<P:Predicate_rot_imm>><<X:rot_imm_XFORM>>:$rot), i8:Other)) - Complexity = 13
                      // Dst: (t2SXTAB:i32 rGPR:i32:$Rn, rGPR:i32:$Rm, (rot_imm_XFORM:i32 (imm:i32):$rot))
/*3291*/            0, /*End of Scope*/
/*3292*/          /*Scope*/ 58, /*->3351*/
/*3293*/            OPC_CheckValueType, MVT::i16,
/*3295*/            OPC_MoveParent,
/*3296*/            OPC_MoveParent,
/*3297*/            OPC_Scope, 25, /*->3324*/ // 2 children in Scope
/*3299*/              OPC_CheckPatternPredicate, 1, // (!Subtarget->isThumb()) && (Subtarget->hasV6Ops())
/*3301*/              OPC_EmitConvertToTarget, 2,
/*3303*/              OPC_EmitNodeXForm, 0, 3, // rot_imm_XFORM
/*3306*/              OPC_EmitInteger, MVT::i32, 14, 
/*3309*/              OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*3312*/              OPC_MorphNodeTo, TARGET_VAL(ARM::SXTAH), 0,
                          1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 4, 5, 6, 
                      // Src: (add:i32 GPR:i32:$Rn, (sext_inreg:i32 (rotr:i32 GPRnopc:i32:$Rm, (imm:i32)<<P:Predicate_rot_imm>><<X:rot_imm_XFORM>>:$rot), i16:Other)) - Complexity = 13
                      // Dst: (SXTAH:i32 GPR:i32:$Rn, GPRnopc:i32:$Rm, (rot_imm_XFORM:i32 (imm:i32):$rot))
/*3324*/            /*Scope*/ 25, /*->3350*/
/*3325*/              OPC_CheckPatternPredicate, 2, // (Subtarget->hasT2ExtractPack()) && (Subtarget->isThumb2())
/*3327*/              OPC_EmitConvertToTarget, 2,
/*3329*/              OPC_EmitNodeXForm, 0, 3, // rot_imm_XFORM
/*3332*/              OPC_EmitInteger, MVT::i32, 14, 
/*3335*/              OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*3338*/              OPC_MorphNodeTo, TARGET_VAL(ARM::t2SXTAH), 0,
                          1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 4, 5, 6, 
                      // Src: (add:i32 rGPR:i32:$Rn, (sext_inreg:i32 (rotr:i32 rGPR:i32:$Rm, (imm:i32)<<P:Predicate_rot_imm>><<X:rot_imm_XFORM>>:$rot), i16:Other)) - Complexity = 13
                      // Dst: (t2SXTAH:i32 rGPR:i32:$Rn, rGPR:i32:$Rm, (rot_imm_XFORM:i32 (imm:i32):$rot))
/*3350*/            0, /*End of Scope*/
/*3351*/          0, /*End of Scope*/
/*3352*/        /*SwitchOpcode*/ 83, TARGET_VAL(ISD::SRL),// ->3438
/*3355*/          OPC_RecordChild0, // #1 = $Rm
/*3356*/          OPC_RecordChild1, // #2 = $rot
/*3357*/          OPC_MoveChild, 1,
/*3359*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*3362*/          OPC_CheckType, MVT::i32,
/*3364*/          OPC_Scope, 35, /*->3401*/ // 2 children in Scope
/*3366*/            OPC_CheckPredicate, 0, // Predicate_rot_imm
/*3368*/            OPC_MoveParent,
/*3369*/            OPC_MoveParent,
/*3370*/            OPC_MoveChild, 1,
/*3372*/            OPC_CheckValueType, MVT::i8,
/*3374*/            OPC_MoveParent,
/*3375*/            OPC_MoveParent,
/*3376*/            OPC_CheckPatternPredicate, 2, // (Subtarget->hasT2ExtractPack()) && (Subtarget->isThumb2())
/*3378*/            OPC_EmitConvertToTarget, 2,
/*3380*/            OPC_EmitNodeXForm, 0, 3, // rot_imm_XFORM
/*3383*/            OPC_EmitInteger, MVT::i32, 14, 
/*3386*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*3389*/            OPC_MorphNodeTo, TARGET_VAL(ARM::t2SXTAB), 0,
                        1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 4, 5, 6, 
                    // Src: (add:i32 rGPR:i32:$Rn, (sext_inreg:i32 (srl:i32 rGPR:i32:$Rm, (imm:i32)<<P:Predicate_rot_imm>><<X:rot_imm_XFORM>>:$rot), i8:Other)) - Complexity = 13
                    // Dst: (t2SXTAB:i32 rGPR:i32:$Rn, rGPR:i32:$Rm, (rot_imm_XFORM:i32 (imm:i32)<<P:Predicate_rot_imm>>:$rot))
/*3401*/          /*Scope*/ 35, /*->3437*/
/*3402*/            OPC_CheckPredicate, 1, // Predicate_imm8_or_16
/*3404*/            OPC_MoveParent,
/*3405*/            OPC_MoveParent,
/*3406*/            OPC_MoveChild, 1,
/*3408*/            OPC_CheckValueType, MVT::i16,
/*3410*/            OPC_MoveParent,
/*3411*/            OPC_MoveParent,
/*3412*/            OPC_CheckPatternPredicate, 2, // (Subtarget->hasT2ExtractPack()) && (Subtarget->isThumb2())
/*3414*/            OPC_EmitConvertToTarget, 2,
/*3416*/            OPC_EmitNodeXForm, 0, 3, // rot_imm_XFORM
/*3419*/            OPC_EmitInteger, MVT::i32, 14, 
/*3422*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*3425*/            OPC_MorphNodeTo, TARGET_VAL(ARM::t2SXTAH), 0,
                        1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 4, 5, 6, 
                    // Src: (add:i32 rGPR:i32:$Rn, (sext_inreg:i32 (srl:i32 rGPR:i32:$Rm, (imm:i32)<<P:Predicate_imm8_or_16>>:$rot), i16:Other)) - Complexity = 13
                    // Dst: (t2SXTAH:i32 rGPR:i32:$Rn, rGPR:i32:$Rm, (rot_imm_XFORM:i32 (imm:i32)<<P:Predicate_rot_imm>>:$rot))
/*3437*/          0, /*End of Scope*/
/*3438*/        0, // EndSwitchOpcode
/*3439*/      /*Scope*/ 110|128,1/*238*/, /*->3679*/
/*3441*/        OPC_MoveChild, 0,
/*3443*/        OPC_CheckOpcode, TARGET_VAL(ISD::SIGN_EXTEND_INREG),
/*3446*/        OPC_MoveChild, 0,
/*3448*/        OPC_SwitchOpcode /*2 cases */, 9|128,1/*137*/, TARGET_VAL(ISD::ROTR),// ->3590
/*3453*/          OPC_RecordChild0, // #0 = $Rm
/*3454*/          OPC_RecordChild1, // #1 = $rot
/*3455*/          OPC_MoveChild, 1,
/*3457*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*3460*/          OPC_CheckPredicate, 0, // Predicate_rot_imm
/*3462*/          OPC_CheckType, MVT::i32,
/*3464*/          OPC_MoveParent,
/*3465*/          OPC_MoveParent,
/*3466*/          OPC_MoveChild, 1,
/*3468*/          OPC_Scope, 59, /*->3529*/ // 2 children in Scope
/*3470*/            OPC_CheckValueType, MVT::i8,
/*3472*/            OPC_MoveParent,
/*3473*/            OPC_MoveParent,
/*3474*/            OPC_RecordChild1, // #2 = $Rn
/*3475*/            OPC_Scope, 25, /*->3502*/ // 2 children in Scope
/*3477*/              OPC_CheckPatternPredicate, 1, // (!Subtarget->isThumb()) && (Subtarget->hasV6Ops())
/*3479*/              OPC_EmitConvertToTarget, 1,
/*3481*/              OPC_EmitNodeXForm, 0, 3, // rot_imm_XFORM
/*3484*/              OPC_EmitInteger, MVT::i32, 14, 
/*3487*/              OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*3490*/              OPC_MorphNodeTo, TARGET_VAL(ARM::SXTAB), 0,
                          1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 0, 4, 5, 6, 
                      // Src: (add:i32 (sext_inreg:i32 (rotr:i32 GPRnopc:i32:$Rm, (imm:i32)<<P:Predicate_rot_imm>><<X:rot_imm_XFORM>>:$rot), i8:Other), GPR:i32:$Rn) - Complexity = 13
                      // Dst: (SXTAB:i32 GPR:i32:$Rn, GPRnopc:i32:$Rm, (rot_imm_XFORM:i32 (imm:i32):$rot))
/*3502*/            /*Scope*/ 25, /*->3528*/
/*3503*/              OPC_CheckPatternPredicate, 2, // (Subtarget->hasT2ExtractPack()) && (Subtarget->isThumb2())
/*3505*/              OPC_EmitConvertToTarget, 1,
/*3507*/              OPC_EmitNodeXForm, 0, 3, // rot_imm_XFORM
/*3510*/              OPC_EmitInteger, MVT::i32, 14, 
/*3513*/              OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*3516*/              OPC_MorphNodeTo, TARGET_VAL(ARM::t2SXTAB), 0,
                          1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 0, 4, 5, 6, 
                      // Src: (add:i32 (sext_inreg:i32 (rotr:i32 rGPR:i32:$Rm, (imm:i32)<<P:Predicate_rot_imm>><<X:rot_imm_XFORM>>:$rot), i8:Other), rGPR:i32:$Rn) - Complexity = 13
                      // Dst: (t2SXTAB:i32 rGPR:i32:$Rn, rGPR:i32:$Rm, (rot_imm_XFORM:i32 (imm:i32):$rot))
/*3528*/            0, /*End of Scope*/
/*3529*/          /*Scope*/ 59, /*->3589*/
/*3530*/            OPC_CheckValueType, MVT::i16,
/*3532*/            OPC_MoveParent,
/*3533*/            OPC_MoveParent,
/*3534*/            OPC_RecordChild1, // #2 = $Rn
/*3535*/            OPC_Scope, 25, /*->3562*/ // 2 children in Scope
/*3537*/              OPC_CheckPatternPredicate, 1, // (!Subtarget->isThumb()) && (Subtarget->hasV6Ops())
/*3539*/              OPC_EmitConvertToTarget, 1,
/*3541*/              OPC_EmitNodeXForm, 0, 3, // rot_imm_XFORM
/*3544*/              OPC_EmitInteger, MVT::i32, 14, 
/*3547*/              OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*3550*/              OPC_MorphNodeTo, TARGET_VAL(ARM::SXTAH), 0,
                          1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 0, 4, 5, 6, 
                      // Src: (add:i32 (sext_inreg:i32 (rotr:i32 GPRnopc:i32:$Rm, (imm:i32)<<P:Predicate_rot_imm>><<X:rot_imm_XFORM>>:$rot), i16:Other), GPR:i32:$Rn) - Complexity = 13
                      // Dst: (SXTAH:i32 GPR:i32:$Rn, GPRnopc:i32:$Rm, (rot_imm_XFORM:i32 (imm:i32):$rot))
/*3562*/            /*Scope*/ 25, /*->3588*/
/*3563*/              OPC_CheckPatternPredicate, 2, // (Subtarget->hasT2ExtractPack()) && (Subtarget->isThumb2())
/*3565*/              OPC_EmitConvertToTarget, 1,
/*3567*/              OPC_EmitNodeXForm, 0, 3, // rot_imm_XFORM
/*3570*/              OPC_EmitInteger, MVT::i32, 14, 
/*3573*/              OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*3576*/              OPC_MorphNodeTo, TARGET_VAL(ARM::t2SXTAH), 0,
                          1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 0, 4, 5, 6, 
                      // Src: (add:i32 (sext_inreg:i32 (rotr:i32 rGPR:i32:$Rm, (imm:i32)<<P:Predicate_rot_imm>><<X:rot_imm_XFORM>>:$rot), i16:Other), rGPR:i32:$Rn) - Complexity = 13
                      // Dst: (t2SXTAH:i32 rGPR:i32:$Rn, rGPR:i32:$Rm, (rot_imm_XFORM:i32 (imm:i32):$rot))
/*3588*/            0, /*End of Scope*/
/*3589*/          0, /*End of Scope*/
/*3590*/        /*SwitchOpcode*/ 85, TARGET_VAL(ISD::SRL),// ->3678
/*3593*/          OPC_RecordChild0, // #0 = $Rm
/*3594*/          OPC_RecordChild1, // #1 = $rot
/*3595*/          OPC_MoveChild, 1,
/*3597*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*3600*/          OPC_CheckType, MVT::i32,
/*3602*/          OPC_Scope, 36, /*->3640*/ // 2 children in Scope
/*3604*/            OPC_CheckPredicate, 0, // Predicate_rot_imm
/*3606*/            OPC_MoveParent,
/*3607*/            OPC_MoveParent,
/*3608*/            OPC_MoveChild, 1,
/*3610*/            OPC_CheckValueType, MVT::i8,
/*3612*/            OPC_MoveParent,
/*3613*/            OPC_MoveParent,
/*3614*/            OPC_RecordChild1, // #2 = $Rn
/*3615*/            OPC_CheckPatternPredicate, 2, // (Subtarget->hasT2ExtractPack()) && (Subtarget->isThumb2())
/*3617*/            OPC_EmitConvertToTarget, 1,
/*3619*/            OPC_EmitNodeXForm, 0, 3, // rot_imm_XFORM
/*3622*/            OPC_EmitInteger, MVT::i32, 14, 
/*3625*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*3628*/            OPC_MorphNodeTo, TARGET_VAL(ARM::t2SXTAB), 0,
                        1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 0, 4, 5, 6, 
                    // Src: (add:i32 (sext_inreg:i32 (srl:i32 rGPR:i32:$Rm, (imm:i32)<<P:Predicate_rot_imm>><<X:rot_imm_XFORM>>:$rot), i8:Other), rGPR:i32:$Rn) - Complexity = 13
                    // Dst: (t2SXTAB:i32 rGPR:i32:$Rn, rGPR:i32:$Rm, (rot_imm_XFORM:i32 (imm:i32)<<P:Predicate_rot_imm>>:$rot))
/*3640*/          /*Scope*/ 36, /*->3677*/
/*3641*/            OPC_CheckPredicate, 1, // Predicate_imm8_or_16
/*3643*/            OPC_MoveParent,
/*3644*/            OPC_MoveParent,
/*3645*/            OPC_MoveChild, 1,
/*3647*/            OPC_CheckValueType, MVT::i16,
/*3649*/            OPC_MoveParent,
/*3650*/            OPC_MoveParent,
/*3651*/            OPC_RecordChild1, // #2 = $Rn
/*3652*/            OPC_CheckPatternPredicate, 2, // (Subtarget->hasT2ExtractPack()) && (Subtarget->isThumb2())
/*3654*/            OPC_EmitConvertToTarget, 1,
/*3656*/            OPC_EmitNodeXForm, 0, 3, // rot_imm_XFORM
/*3659*/            OPC_EmitInteger, MVT::i32, 14, 
/*3662*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*3665*/            OPC_MorphNodeTo, TARGET_VAL(ARM::t2SXTAH), 0,
                        1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 0, 4, 5, 6, 
                    // Src: (add:i32 (sext_inreg:i32 (srl:i32 rGPR:i32:$Rm, (imm:i32)<<P:Predicate_imm8_or_16>>:$rot), i16:Other), rGPR:i32:$Rn) - Complexity = 13
                    // Dst: (t2SXTAH:i32 rGPR:i32:$Rn, rGPR:i32:$Rm, (rot_imm_XFORM:i32 (imm:i32)<<P:Predicate_rot_imm>>:$rot))
/*3677*/          0, /*End of Scope*/
/*3678*/        0, // EndSwitchOpcode
/*3679*/      /*Scope*/ 70|128,1/*198*/, /*->3879*/
/*3681*/        OPC_RecordChild0, // #0 = $Rn
/*3682*/        OPC_Scope, 30, /*->3714*/ // 5 children in Scope
/*3684*/          OPC_RecordChild1, // #1 = $shift
/*3685*/          OPC_CheckType, MVT::i32,
/*3687*/          OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*3689*/          OPC_CheckComplexPat, /*CP*/1, /*#*/1, // SelectImmShifterOperand:$shift #2 #3
/*3692*/          OPC_EmitInteger, MVT::i32, 14, 
/*3695*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*3698*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*3701*/          OPC_MorphNodeTo, TARGET_VAL(ARM::ADDrsi), 0,
                      1/*#VTs*/, MVT::i32, 6/*#Ops*/, 0, 2, 3, 4, 5, 6, 
                  // Src: (add:i32 GPR:i32:$Rn, so_reg_imm:i32:$shift) - Complexity = 12
                  // Dst: (ADDrsi:i32 GPR:i32:$Rn, so_reg_imm:i32:$shift)
/*3714*/        /*Scope*/ 50, /*->3765*/
/*3715*/          OPC_MoveChild, 1,
/*3717*/          OPC_CheckOpcode, TARGET_VAL(ISD::MUL),
/*3720*/          OPC_MoveChild, 0,
/*3722*/          OPC_CheckOpcode, TARGET_VAL(ISD::SIGN_EXTEND_INREG),
/*3725*/          OPC_RecordChild0, // #1 = $Rn
/*3726*/          OPC_MoveChild, 1,
/*3728*/          OPC_CheckValueType, MVT::i16,
/*3730*/          OPC_MoveParent,
/*3731*/          OPC_MoveParent,
/*3732*/          OPC_MoveChild, 1,
/*3734*/          OPC_CheckOpcode, TARGET_VAL(ISD::SIGN_EXTEND_INREG),
/*3737*/          OPC_RecordChild0, // #2 = $Rm
/*3738*/          OPC_MoveChild, 1,
/*3740*/          OPC_CheckValueType, MVT::i16,
/*3742*/          OPC_MoveParent,
/*3743*/          OPC_MoveParent,
/*3744*/          OPC_MoveParent,
/*3745*/          OPC_CheckPatternPredicate, 0, // (!Subtarget->isThumb()) && (Subtarget->hasV5TEOps()) && (Subtarget->useMulOps())
/*3747*/          OPC_EmitInteger, MVT::i32, 14, 
/*3750*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*3753*/          OPC_MorphNodeTo, TARGET_VAL(ARM::SMLABB), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 2, 0, 3, 4, 
                  // Src: (add:i32 GPR:i32:$Ra, (mul:i32 (sext_inreg:i32 GPRnopc:i32:$Rn, i16:Other), (sext_inreg:i32 GPRnopc:i32:$Rm, i16:Other))) - Complexity = 12
                  // Dst: (SMLABB:i32 GPRnopc:i32:$Rn, GPRnopc:i32:$Rm, GPR:i32:$Ra)
/*3765*/        /*Scope*/ 30, /*->3796*/
/*3766*/          OPC_RecordChild1, // #1 = $ShiftedRm
/*3767*/          OPC_CheckType, MVT::i32,
/*3769*/          OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*3771*/          OPC_CheckComplexPat, /*CP*/2, /*#*/1, // SelectT2ShifterOperandReg:$ShiftedRm #2 #3
/*3774*/          OPC_EmitInteger, MVT::i32, 14, 
/*3777*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*3780*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*3783*/          OPC_MorphNodeTo, TARGET_VAL(ARM::t2ADDrs), 0,
                      1/*#VTs*/, MVT::i32, 6/*#Ops*/, 0, 2, 3, 4, 5, 6, 
                  // Src: (add:i32 GPRnopc:i32:$Rn, t2_so_reg:i32:$ShiftedRm) - Complexity = 12
                  // Dst: (t2ADDrs:i32 GPRnopc:i32:$Rn, t2_so_reg:i32:$ShiftedRm)
/*3796*/        /*Scope*/ 50, /*->3847*/
/*3797*/          OPC_MoveChild, 1,
/*3799*/          OPC_CheckOpcode, TARGET_VAL(ISD::MUL),
/*3802*/          OPC_MoveChild, 0,
/*3804*/          OPC_CheckOpcode, TARGET_VAL(ISD::SIGN_EXTEND_INREG),
/*3807*/          OPC_RecordChild0, // #1 = $Rn
/*3808*/          OPC_MoveChild, 1,
/*3810*/          OPC_CheckValueType, MVT::i16,
/*3812*/          OPC_MoveParent,
/*3813*/          OPC_MoveParent,
/*3814*/          OPC_MoveChild, 1,
/*3816*/          OPC_CheckOpcode, TARGET_VAL(ISD::SIGN_EXTEND_INREG),
/*3819*/          OPC_RecordChild0, // #2 = $Rm
/*3820*/          OPC_MoveChild, 1,
/*3822*/          OPC_CheckValueType, MVT::i16,
/*3824*/          OPC_MoveParent,
/*3825*/          OPC_MoveParent,
/*3826*/          OPC_MoveParent,
/*3827*/          OPC_CheckPatternPredicate, 3, // (Subtarget->isThumb2()) && (Subtarget->hasThumb2DSP()) && (Subtarget->useMulOps())
/*3829*/          OPC_EmitInteger, MVT::i32, 14, 
/*3832*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*3835*/          OPC_MorphNodeTo, TARGET_VAL(ARM::t2SMLABB), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 2, 0, 3, 4, 
                  // Src: (add:i32 rGPR:i32:$Ra, (mul:i32 (sext_inreg:i32 rGPR:i32:$Rn, i16:Other), (sext_inreg:i32 rGPR:i32:$Rm, i16:Other))) - Complexity = 12
                  // Dst: (t2SMLABB:i32 rGPR:i32:$Rn, rGPR:i32:$Rm, rGPR:i32:$Ra)
/*3847*/        /*Scope*/ 30, /*->3878*/
/*3848*/          OPC_RecordChild1, // #1 = $Rn
/*3849*/          OPC_CheckType, MVT::i32,
/*3851*/          OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*3853*/          OPC_CheckComplexPat, /*CP*/1, /*#*/0, // SelectImmShifterOperand:$shift #2 #3
/*3856*/          OPC_EmitInteger, MVT::i32, 14, 
/*3859*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*3862*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*3865*/          OPC_MorphNodeTo, TARGET_VAL(ARM::ADDrsi), 0,
                      1/*#VTs*/, MVT::i32, 6/*#Ops*/, 1, 2, 3, 4, 5, 6, 
                  // Src: (add:i32 so_reg_imm:i32:$shift, GPR:i32:$Rn) - Complexity = 12
                  // Dst: (ADDrsi:i32 GPR:i32:$Rn, so_reg_imm:i32:$shift)
/*3878*/        0, /*End of Scope*/
/*3879*/      /*Scope*/ 51, /*->3931*/
/*3880*/        OPC_MoveChild, 0,
/*3882*/        OPC_CheckOpcode, TARGET_VAL(ISD::MUL),
/*3885*/        OPC_MoveChild, 0,
/*3887*/        OPC_CheckOpcode, TARGET_VAL(ISD::SIGN_EXTEND_INREG),
/*3890*/        OPC_RecordChild0, // #0 = $Rn
/*3891*/        OPC_MoveChild, 1,
/*3893*/        OPC_CheckValueType, MVT::i16,
/*3895*/        OPC_MoveParent,
/*3896*/        OPC_MoveParent,
/*3897*/        OPC_MoveChild, 1,
/*3899*/        OPC_CheckOpcode, TARGET_VAL(ISD::SIGN_EXTEND_INREG),
/*3902*/        OPC_RecordChild0, // #1 = $Rm
/*3903*/        OPC_MoveChild, 1,
/*3905*/        OPC_CheckValueType, MVT::i16,
/*3907*/        OPC_MoveParent,
/*3908*/        OPC_MoveParent,
/*3909*/        OPC_MoveParent,
/*3910*/        OPC_RecordChild1, // #2 = $Ra
/*3911*/        OPC_CheckPatternPredicate, 0, // (!Subtarget->isThumb()) && (Subtarget->hasV5TEOps()) && (Subtarget->useMulOps())
/*3913*/        OPC_EmitInteger, MVT::i32, 14, 
/*3916*/        OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*3919*/        OPC_MorphNodeTo, TARGET_VAL(ARM::SMLABB), 0,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                // Src: (add:i32 (mul:i32 (sext_inreg:i32 GPRnopc:i32:$Rn, i16:Other), (sext_inreg:i32 GPRnopc:i32:$Rm, i16:Other)), GPR:i32:$Ra) - Complexity = 12
                // Dst: (SMLABB:i32 GPRnopc:i32:$Rn, GPRnopc:i32:$Rm, GPR:i32:$Ra)
/*3931*/      /*Scope*/ 31, /*->3963*/
/*3932*/        OPC_RecordChild0, // #0 = $ShiftedRm
/*3933*/        OPC_RecordChild1, // #1 = $Rn
/*3934*/        OPC_CheckType, MVT::i32,
/*3936*/        OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*3938*/        OPC_CheckComplexPat, /*CP*/2, /*#*/0, // SelectT2ShifterOperandReg:$ShiftedRm #2 #3
/*3941*/        OPC_EmitInteger, MVT::i32, 14, 
/*3944*/        OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*3947*/        OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*3950*/        OPC_MorphNodeTo, TARGET_VAL(ARM::t2ADDrs), 0,
                    1/*#VTs*/, MVT::i32, 6/*#Ops*/, 1, 2, 3, 4, 5, 6, 
                // Src: (add:i32 t2_so_reg:i32:$ShiftedRm, GPRnopc:i32:$Rn) - Complexity = 12
                // Dst: (t2ADDrs:i32 GPRnopc:i32:$Rn, t2_so_reg:i32:$ShiftedRm)
/*3963*/      /*Scope*/ 51, /*->4015*/
/*3964*/        OPC_MoveChild, 0,
/*3966*/        OPC_CheckOpcode, TARGET_VAL(ISD::MUL),
/*3969*/        OPC_MoveChild, 0,
/*3971*/        OPC_CheckOpcode, TARGET_VAL(ISD::SIGN_EXTEND_INREG),
/*3974*/        OPC_RecordChild0, // #0 = $Rn
/*3975*/        OPC_MoveChild, 1,
/*3977*/        OPC_CheckValueType, MVT::i16,
/*3979*/        OPC_MoveParent,
/*3980*/        OPC_MoveParent,
/*3981*/        OPC_MoveChild, 1,
/*3983*/        OPC_CheckOpcode, TARGET_VAL(ISD::SIGN_EXTEND_INREG),
/*3986*/        OPC_RecordChild0, // #1 = $Rm
/*3987*/        OPC_MoveChild, 1,
/*3989*/        OPC_CheckValueType, MVT::i16,
/*3991*/        OPC_MoveParent,
/*3992*/        OPC_MoveParent,
/*3993*/        OPC_MoveParent,
/*3994*/        OPC_RecordChild1, // #2 = $Ra
/*3995*/        OPC_CheckPatternPredicate, 3, // (Subtarget->isThumb2()) && (Subtarget->hasThumb2DSP()) && (Subtarget->useMulOps())
/*3997*/        OPC_EmitInteger, MVT::i32, 14, 
/*4000*/        OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*4003*/        OPC_MorphNodeTo, TARGET_VAL(ARM::t2SMLABB), 0,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                // Src: (add:i32 (mul:i32 (sext_inreg:i32 rGPR:i32:$Rn, i16:Other), (sext_inreg:i32 rGPR:i32:$Rm, i16:Other)), rGPR:i32:$Ra) - Complexity = 12
                // Dst: (t2SMLABB:i32 rGPR:i32:$Rn, rGPR:i32:$Rm, rGPR:i32:$Ra)
/*4015*/      /*Scope*/ 84, /*->4100*/
/*4016*/        OPC_RecordChild0, // #0 = $acc
/*4017*/        OPC_Scope, 40, /*->4059*/ // 2 children in Scope
/*4019*/          OPC_MoveChild, 1,
/*4021*/          OPC_CheckOpcode, TARGET_VAL(ISD::MUL),
/*4024*/          OPC_RecordChild0, // #1 = $a
/*4025*/          OPC_MoveChild, 0,
/*4027*/          OPC_CheckPredicate, 2, // Predicate_sext_16_node
/*4029*/          OPC_MoveParent,
/*4030*/          OPC_RecordChild1, // #2 = $b
/*4031*/          OPC_MoveChild, 1,
/*4033*/          OPC_CheckPredicate, 2, // Predicate_sext_16_node
/*4035*/          OPC_MoveParent,
/*4036*/          OPC_MoveParent,
/*4037*/          OPC_CheckType, MVT::i32,
/*4039*/          OPC_CheckPatternPredicate, 0, // (!Subtarget->isThumb()) && (Subtarget->hasV5TEOps()) && (Subtarget->useMulOps())
/*4041*/          OPC_EmitInteger, MVT::i32, 14, 
/*4044*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*4047*/          OPC_MorphNodeTo, TARGET_VAL(ARM::SMLABB), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 2, 0, 3, 4, 
                  // Src: (add:i32 GPR:i32:$acc, (mul:i32 GPR:i32<<P:Predicate_sext_16_node>>:$a, GPR:i32<<P:Predicate_sext_16_node>>:$b)) - Complexity = 8
                  // Dst: (SMLABB:i32 GPR:i32:$a, GPR:i32:$b, GPR:i32:$acc)
/*4059*/        /*Scope*/ 39, /*->4099*/
/*4060*/          OPC_RecordChild1, // #1 = $imm
/*4061*/          OPC_MoveChild, 1,
/*4063*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*4066*/          OPC_CheckPredicate, 3, // Predicate_imm1_255_neg
/*4068*/          OPC_MoveParent,
/*4069*/          OPC_CheckType, MVT::i32,
/*4071*/          OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*4073*/          OPC_EmitConvertToTarget, 1,
/*4075*/          OPC_EmitNodeXForm, 1, 2, // imm_neg_XFORM
/*4078*/          OPC_EmitInteger, MVT::i32, 14, 
/*4081*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*4084*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*4087*/          OPC_MorphNodeTo, TARGET_VAL(ARM::t2SUBri), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 3, 4, 5, 6, 
                  // Src: (add:i32 GPR:i32:$src, (imm:i32)<<P:Predicate_imm1_255_neg>><<X:imm_neg_XFORM>>:$imm) - Complexity = 8
                  // Dst: (t2SUBri:i32 GPR:i32:$src, (imm_neg_XFORM:i32 (imm:i32)<<P:Predicate_imm1_255_neg>>:$imm))
/*4099*/        0, /*End of Scope*/
/*4100*/      /*Scope*/ 41, /*->4142*/
/*4101*/        OPC_MoveChild, 0,
/*4103*/        OPC_CheckOpcode, TARGET_VAL(ISD::MUL),
/*4106*/        OPC_RecordChild0, // #0 = $a
/*4107*/        OPC_MoveChild, 0,
/*4109*/        OPC_CheckPredicate, 2, // Predicate_sext_16_node
/*4111*/        OPC_MoveParent,
/*4112*/        OPC_RecordChild1, // #1 = $b
/*4113*/        OPC_MoveChild, 1,
/*4115*/        OPC_CheckPredicate, 2, // Predicate_sext_16_node
/*4117*/        OPC_MoveParent,
/*4118*/        OPC_MoveParent,
/*4119*/        OPC_RecordChild1, // #2 = $acc
/*4120*/        OPC_CheckType, MVT::i32,
/*4122*/        OPC_CheckPatternPredicate, 0, // (!Subtarget->isThumb()) && (Subtarget->hasV5TEOps()) && (Subtarget->useMulOps())
/*4124*/        OPC_EmitInteger, MVT::i32, 14, 
/*4127*/        OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*4130*/        OPC_MorphNodeTo, TARGET_VAL(ARM::SMLABB), 0,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                // Src: (add:i32 (mul:i32 GPR:i32<<P:Predicate_sext_16_node>>:$a, GPR:i32<<P:Predicate_sext_16_node>>:$b), GPR:i32:$acc) - Complexity = 8
                // Dst: (SMLABB:i32 GPR:i32:$a, GPR:i32:$b, GPR:i32:$acc)
/*4142*/      /*Scope*/ 40|128,3/*424*/, /*->4568*/
/*4144*/        OPC_RecordChild0, // #0 = $Rn
/*4145*/        OPC_RecordChild1, // #1 = $imm
/*4146*/        OPC_MoveChild, 1,
/*4148*/        OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*4151*/        OPC_Scope, 30, /*->4183*/ // 11 children in Scope
/*4153*/          OPC_CheckPredicate, 4, // Predicate_so_imm
/*4155*/          OPC_MoveParent,
/*4156*/          OPC_CheckType, MVT::i32,
/*4158*/          OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*4160*/          OPC_EmitConvertToTarget, 1,
/*4162*/          OPC_EmitInteger, MVT::i32, 14, 
/*4165*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*4168*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*4171*/          OPC_MorphNodeTo, TARGET_VAL(ARM::ADDri), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 2, 3, 4, 5, 
                  // Src: (add:i32 GPR:i32:$Rn, (imm:i32)<<P:Predicate_so_imm>>:$imm) - Complexity = 7
                  // Dst: (ADDri:i32 GPR:i32:$Rn, (imm:i32):$imm)
/*4183*/        /*Scope*/ 33, /*->4217*/
/*4184*/          OPC_CheckPredicate, 5, // Predicate_so_imm_neg
/*4186*/          OPC_MoveParent,
/*4187*/          OPC_CheckType, MVT::i32,
/*4189*/          OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*4191*/          OPC_EmitConvertToTarget, 1,
/*4193*/          OPC_EmitNodeXForm, 1, 2, // imm_neg_XFORM
/*4196*/          OPC_EmitInteger, MVT::i32, 14, 
/*4199*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*4202*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*4205*/          OPC_MorphNodeTo, TARGET_VAL(ARM::SUBri), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 3, 4, 5, 6, 
                  // Src: (add:i32 GPR:i32:$src, (imm:i32)<<P:Predicate_so_imm_neg>><<X:imm_neg_XFORM>>:$imm) - Complexity = 7
                  // Dst: (SUBri:i32 GPR:i32:$src, (imm_neg_XFORM:i32 (imm:i32)<<P:Predicate_so_imm_neg>>:$imm))
/*4217*/        /*Scope*/ 30, /*->4248*/
/*4218*/          OPC_CheckPredicate, 6, // Predicate_imm0_7
/*4220*/          OPC_MoveParent,
/*4221*/          OPC_CheckType, MVT::i32,
/*4223*/          OPC_CheckPatternPredicate, 6, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*4225*/          OPC_EmitRegister, MVT::i32, ARM::CPSR,
/*4228*/          OPC_EmitConvertToTarget, 1,
/*4230*/          OPC_EmitInteger, MVT::i32, 14, 
/*4233*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*4236*/          OPC_MorphNodeTo, TARGET_VAL(ARM::tADDi3), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                  // Src: (add:i32 tGPR:i32:$Rm, (imm:i32)<<P:Predicate_imm0_7>>:$imm3) - Complexity = 7
                  // Dst: (tADDi3:i32 tGPR:i32:$Rm, (imm:i32):$imm3)
/*4248*/        /*Scope*/ 30, /*->4279*/
/*4249*/          OPC_CheckPredicate, 7, // Predicate_imm8_255
/*4251*/          OPC_MoveParent,
/*4252*/          OPC_CheckType, MVT::i32,
/*4254*/          OPC_CheckPatternPredicate, 6, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*4256*/          OPC_EmitRegister, MVT::i32, ARM::CPSR,
/*4259*/          OPC_EmitConvertToTarget, 1,
/*4261*/          OPC_EmitInteger, MVT::i32, 14, 
/*4264*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*4267*/          OPC_MorphNodeTo, TARGET_VAL(ARM::tADDi8), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                  // Src: (add:i32 tGPR:i32:$Rn, (imm:i32)<<P:Predicate_imm8_255>>:$imm8) - Complexity = 7
                  // Dst: (tADDi8:i32 tGPR:i32:$Rn, (imm:i32):$imm8)
/*4279*/        /*Scope*/ 33, /*->4313*/
/*4280*/          OPC_CheckPredicate, 8, // Predicate_imm0_7_neg
/*4282*/          OPC_MoveParent,
/*4283*/          OPC_CheckType, MVT::i32,
/*4285*/          OPC_CheckPatternPredicate, 6, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*4287*/          OPC_EmitRegister, MVT::i32, ARM::CPSR,
/*4290*/          OPC_EmitConvertToTarget, 1,
/*4292*/          OPC_EmitNodeXForm, 1, 3, // imm_neg_XFORM
/*4295*/          OPC_EmitInteger, MVT::i32, 14, 
/*4298*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*4301*/          OPC_MorphNodeTo, TARGET_VAL(ARM::tSUBi3), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 0, 4, 5, 6, 
                  // Src: (add:i32 tGPR:i32:$Rm, (imm:i32)<<P:Predicate_imm0_7_neg>><<X:imm_neg_XFORM>>:$imm3) - Complexity = 7
                  // Dst: (tSUBi3:i32 tGPR:i32:$Rm, (imm_neg_XFORM:i32 (imm:i32):$imm3))
/*4313*/        /*Scope*/ 33, /*->4347*/
/*4314*/          OPC_CheckPredicate, 9, // Predicate_imm8_255_neg
/*4316*/          OPC_MoveParent,
/*4317*/          OPC_CheckType, MVT::i32,
/*4319*/          OPC_CheckPatternPredicate, 6, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*4321*/          OPC_EmitRegister, MVT::i32, ARM::CPSR,
/*4324*/          OPC_EmitConvertToTarget, 1,
/*4326*/          OPC_EmitNodeXForm, 1, 3, // imm_neg_XFORM
/*4329*/          OPC_EmitInteger, MVT::i32, 14, 
/*4332*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*4335*/          OPC_MorphNodeTo, TARGET_VAL(ARM::tSUBi8), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 0, 4, 5, 6, 
                  // Src: (add:i32 tGPR:i32:$Rn, (imm:i32)<<P:Predicate_imm8_255_neg>><<X:imm_neg_XFORM>>:$imm8) - Complexity = 7
                  // Dst: (tSUBi8:i32 tGPR:i32:$Rn, (imm_neg_XFORM:i32 (imm:i32):$imm8))
/*4347*/        /*Scope*/ 30, /*->4378*/
/*4348*/          OPC_CheckPredicate, 10, // Predicate_t2_so_imm
/*4350*/          OPC_MoveParent,
/*4351*/          OPC_CheckType, MVT::i32,
/*4353*/          OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*4355*/          OPC_EmitConvertToTarget, 1,
/*4357*/          OPC_EmitInteger, MVT::i32, 14, 
/*4360*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*4363*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*4366*/          OPC_MorphNodeTo, TARGET_VAL(ARM::t2ADDri), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 2, 3, 4, 5, 
                  // Src: (add:i32 GPRnopc:i32:$Rn, (imm:i32)<<P:Predicate_t2_so_imm>>:$imm) - Complexity = 7
                  // Dst: (t2ADDri:i32 GPRnopc:i32:$Rn, (imm:i32):$imm)
/*4378*/        /*Scope*/ 26, /*->4405*/
/*4379*/          OPC_CheckPredicate, 11, // Predicate_imm0_4095
/*4381*/          OPC_MoveParent,
/*4382*/          OPC_CheckType, MVT::i32,
/*4384*/          OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*4386*/          OPC_EmitConvertToTarget, 1,
/*4388*/          OPC_EmitInteger, MVT::i32, 14, 
/*4391*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*4394*/          OPC_MorphNodeTo, TARGET_VAL(ARM::t2ADDri12), 0,
                      1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 2, 3, 4, 
                  // Src: (add:i32 GPR:i32:$Rn, (imm:i32)<<P:Predicate_imm0_4095>>:$imm) - Complexity = 7
                  // Dst: (t2ADDri12:i32 GPR:i32:$Rn, (imm:i32):$imm)
/*4405*/        /*Scope*/ 33, /*->4439*/
/*4406*/          OPC_CheckPredicate, 12, // Predicate_t2_so_imm_neg
/*4408*/          OPC_MoveParent,
/*4409*/          OPC_CheckType, MVT::i32,
/*4411*/          OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*4413*/          OPC_EmitConvertToTarget, 1,
/*4415*/          OPC_EmitNodeXForm, 2, 2, // t2_so_imm_neg_XFORM
/*4418*/          OPC_EmitInteger, MVT::i32, 14, 
/*4421*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*4424*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*4427*/          OPC_MorphNodeTo, TARGET_VAL(ARM::t2SUBri), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 3, 4, 5, 6, 
                  // Src: (add:i32 GPR:i32:$src, (imm:i32)<<P:Predicate_t2_so_imm_neg>><<X:t2_so_imm_neg_XFORM>>:$imm) - Complexity = 7
                  // Dst: (t2SUBri:i32 GPR:i32:$src, (t2_so_imm_neg_XFORM:i32 (imm:i32)<<P:Predicate_t2_so_imm_neg>>:$imm))
/*4439*/        /*Scope*/ 29, /*->4469*/
/*4440*/          OPC_CheckPredicate, 13, // Predicate_imm0_4095_neg
/*4442*/          OPC_MoveParent,
/*4443*/          OPC_CheckType, MVT::i32,
/*4445*/          OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*4447*/          OPC_EmitConvertToTarget, 1,
/*4449*/          OPC_EmitNodeXForm, 1, 2, // imm_neg_XFORM
/*4452*/          OPC_EmitInteger, MVT::i32, 14, 
/*4455*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*4458*/          OPC_MorphNodeTo, TARGET_VAL(ARM::t2SUBri12), 0,
                      1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 3, 4, 5, 
                  // Src: (add:i32 GPR:i32:$src, (imm:i32)<<P:Predicate_imm0_4095_neg>><<X:imm_neg_XFORM>>:$imm) - Complexity = 7
                  // Dst: (t2SUBri12:i32 GPR:i32:$src, (imm_neg_XFORM:i32 (imm:i32)<<P:Predicate_imm0_4095_neg>>:$imm))
/*4469*/        /*Scope*/ 97, /*->4567*/
/*4470*/          OPC_CheckPredicate, 14, // Predicate_imm0_65535_neg
/*4472*/          OPC_MoveParent,
/*4473*/          OPC_CheckType, MVT::i32,
/*4475*/          OPC_Scope, 44, /*->4521*/ // 2 children in Scope
/*4477*/            OPC_CheckPatternPredicate, 7, // (!Subtarget->isThumb()) && (Subtarget->hasV6T2Ops())
/*4479*/            OPC_EmitConvertToTarget, 1,
/*4481*/            OPC_EmitNodeXForm, 1, 2, // imm_neg_XFORM
/*4484*/            OPC_EmitInteger, MVT::i32, 14, 
/*4487*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*4490*/            OPC_EmitNode, TARGET_VAL(ARM::MOVi16), 0,
                        1/*#VTs*/, MVT::i32, 3/*#Ops*/, 3, 4, 5,  // Results = #6
/*4500*/            OPC_EmitInteger, MVT::i32, 14, 
/*4503*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*4506*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*4509*/            OPC_MorphNodeTo, TARGET_VAL(ARM::SUBrr), 0,
                        1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 6, 7, 8, 9, 
                    // Src: (add:i32 GPR:i32:$src, (imm:i32)<<P:Predicate_imm0_65535_neg>>:$imm) - Complexity = 7
                    // Dst: (SUBrr:i32 GPR:i32:$src, (MOVi16:i32 (imm_neg_XFORM:i32 (imm:i32):$imm)))
/*4521*/          /*Scope*/ 44, /*->4566*/
/*4522*/            OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*4524*/            OPC_EmitConvertToTarget, 1,
/*4526*/            OPC_EmitNodeXForm, 1, 2, // imm_neg_XFORM
/*4529*/            OPC_EmitInteger, MVT::i32, 14, 
/*4532*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*4535*/            OPC_EmitNode, TARGET_VAL(ARM::t2MOVi16), 0,
                        1/*#VTs*/, MVT::i32, 3/*#Ops*/, 3, 4, 5,  // Results = #6
/*4545*/            OPC_EmitInteger, MVT::i32, 14, 
/*4548*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*4551*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*4554*/            OPC_MorphNodeTo, TARGET_VAL(ARM::t2SUBrr), 0,
                        1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 6, 7, 8, 9, 
                    // Src: (add:i32 GPR:i32:$src, (imm:i32)<<P:Predicate_imm0_65535_neg>>:$imm) - Complexity = 7
                    // Dst: (t2SUBrr:i32 GPR:i32:$src, (t2MOVi16:i32 (imm_neg_XFORM:i32 (imm:i32):$imm)))
/*4566*/          0, /*End of Scope*/
/*4567*/        0, /*End of Scope*/
/*4568*/      /*Scope*/ 94, /*->4663*/
/*4569*/        OPC_MoveChild, 0,
/*4571*/        OPC_SwitchOpcode /*2 cases */, 58, TARGET_VAL(ISD::MUL),// ->4633
/*4575*/          OPC_RecordChild0, // #0 = $Rn
/*4576*/          OPC_RecordChild1, // #1 = $Rm
/*4577*/          OPC_MoveParent,
/*4578*/          OPC_RecordChild1, // #2 = $Ra
/*4579*/          OPC_CheckType, MVT::i32,
/*4581*/          OPC_Scope, 24, /*->4607*/ // 2 children in Scope
/*4583*/            OPC_CheckPatternPredicate, 8, // (!Subtarget->isThumb()) && (Subtarget->hasV6Ops()) && (Subtarget->useMulOps())
/*4585*/            OPC_EmitInteger, MVT::i32, 14, 
/*4588*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*4591*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*4594*/            OPC_MorphNodeTo, TARGET_VAL(ARM::MLA), 0,
                        1/*#VTs*/, MVT::i32, 6/*#Ops*/, 0, 1, 2, 3, 4, 5, 
                    // Src: (add:i32 (mul:i32 GPRnopc:i32:$Rn, GPRnopc:i32:$Rm), GPRnopc:i32:$Ra) - Complexity = 6
                    // Dst: (MLA:i32 GPRnopc:i32:$Rn, GPRnopc:i32:$Rm, GPRnopc:i32:$Ra)
/*4607*/          /*Scope*/ 24, /*->4632*/
/*4608*/            OPC_CheckPatternPredicate, 9, // (!Subtarget->isThumb()) && (!Subtarget->hasV6Ops())
/*4610*/            OPC_EmitInteger, MVT::i32, 14, 
/*4613*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*4616*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*4619*/            OPC_MorphNodeTo, TARGET_VAL(ARM::MLAv5), 0,
                        1/*#VTs*/, MVT::i32, 6/*#Ops*/, 0, 1, 2, 3, 4, 5, 
                    // Src: (add:i32 (mul:i32 GPRnopc:i32:$Rn, GPRnopc:i32:$Rm), GPRnopc:i32:$Ra) - Complexity = 6
                    // Dst: (MLAv5:i32 GPRnopc:i32:$Rn, GPRnopc:i32:$Rm, GPRnopc:i32:$Ra)
/*4632*/          0, /*End of Scope*/
/*4633*/        /*SwitchOpcode*/ 26, TARGET_VAL(ISD::MULHS),// ->4662
/*4636*/          OPC_RecordChild0, // #0 = $Rn
/*4637*/          OPC_RecordChild1, // #1 = $Rm
/*4638*/          OPC_MoveParent,
/*4639*/          OPC_RecordChild1, // #2 = $Ra
/*4640*/          OPC_CheckType, MVT::i32,
/*4642*/          OPC_CheckPatternPredicate, 8, // (!Subtarget->isThumb()) && (Subtarget->hasV6Ops()) && (Subtarget->useMulOps())
/*4644*/          OPC_EmitInteger, MVT::i32, 14, 
/*4647*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*4650*/          OPC_MorphNodeTo, TARGET_VAL(ARM::SMMLA), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                  // Src: (add:i32 (mulhs:i32 GPR:i32:$Rn, GPR:i32:$Rm), GPR:i32:$Ra) - Complexity = 6
                  // Dst: (SMMLA:i32 GPR:i32:$Rn, GPR:i32:$Rm, GPR:i32:$Ra)
/*4662*/        0, // EndSwitchOpcode
/*4663*/      /*Scope*/ 67, /*->4731*/
/*4664*/        OPC_RecordChild0, // #0 = $Rn
/*4665*/        OPC_MoveChild, 1,
/*4667*/        OPC_CheckOpcode, TARGET_VAL(ISD::SIGN_EXTEND_INREG),
/*4670*/        OPC_RecordChild0, // #1 = $Rm
/*4671*/        OPC_MoveChild, 1,
/*4673*/        OPC_Scope, 27, /*->4702*/ // 2 children in Scope
/*4675*/          OPC_CheckValueType, MVT::i8,
/*4677*/          OPC_MoveParent,
/*4678*/          OPC_MoveParent,
/*4679*/          OPC_CheckPatternPredicate, 1, // (!Subtarget->isThumb()) && (Subtarget->hasV6Ops())
/*4681*/          OPC_EmitInteger, MVT::i32, 0, 
/*4684*/          OPC_EmitInteger, MVT::i32, 14, 
/*4687*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*4690*/          OPC_MorphNodeTo, TARGET_VAL(ARM::SXTAB), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                  // Src: (add:i32 GPR:i32:$Rn, (sext_inreg:i32 GPRnopc:i32:$Rm, i8:Other)) - Complexity = 6
                  // Dst: (SXTAB:i32 GPR:i32:$Rn, GPRnopc:i32:$Rm, 0:i32)
/*4702*/        /*Scope*/ 27, /*->4730*/
/*4703*/          OPC_CheckValueType, MVT::i16,
/*4705*/          OPC_MoveParent,
/*4706*/          OPC_MoveParent,
/*4707*/          OPC_CheckPatternPredicate, 1, // (!Subtarget->isThumb()) && (Subtarget->hasV6Ops())
/*4709*/          OPC_EmitInteger, MVT::i32, 0, 
/*4712*/          OPC_EmitInteger, MVT::i32, 14, 
/*4715*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*4718*/          OPC_MorphNodeTo, TARGET_VAL(ARM::SXTAH), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                  // Src: (add:i32 GPR:i32:$Rn, (sext_inreg:i32 GPRnopc:i32:$Rm, i16:Other)) - Complexity = 6
                  // Dst: (SXTAH:i32 GPR:i32:$Rn, GPRnopc:i32:$Rm, 0:i32)
/*4730*/        0, /*End of Scope*/
/*4731*/      /*Scope*/ 62, /*->4794*/
/*4732*/        OPC_MoveChild, 0,
/*4734*/        OPC_SwitchOpcode /*2 cases */, 26, TARGET_VAL(ISD::MUL),// ->4764
/*4738*/          OPC_RecordChild0, // #0 = $Rn
/*4739*/          OPC_RecordChild1, // #1 = $Rm
/*4740*/          OPC_MoveParent,
/*4741*/          OPC_RecordChild1, // #2 = $Ra
/*4742*/          OPC_CheckType, MVT::i32,
/*4744*/          OPC_CheckPatternPredicate, 10, // (Subtarget->isThumb2()) && (Subtarget->useMulOps())
/*4746*/          OPC_EmitInteger, MVT::i32, 14, 
/*4749*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*4752*/          OPC_MorphNodeTo, TARGET_VAL(ARM::t2MLA), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                  // Src: (add:i32 (mul:i32 rGPR:i32:$Rn, rGPR:i32:$Rm), rGPR:i32:$Ra) - Complexity = 6
                  // Dst: (t2MLA:i32 rGPR:i32:$Rn, rGPR:i32:$Rm, rGPR:i32:$Ra)
/*4764*/        /*SwitchOpcode*/ 26, TARGET_VAL(ISD::MULHS),// ->4793
/*4767*/          OPC_RecordChild0, // #0 = $Rm
/*4768*/          OPC_RecordChild1, // #1 = $Rn
/*4769*/          OPC_MoveParent,
/*4770*/          OPC_RecordChild1, // #2 = $Ra
/*4771*/          OPC_CheckType, MVT::i32,
/*4773*/          OPC_CheckPatternPredicate, 3, // (Subtarget->isThumb2()) && (Subtarget->hasThumb2DSP()) && (Subtarget->useMulOps())
/*4775*/          OPC_EmitInteger, MVT::i32, 14, 
/*4778*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*4781*/          OPC_MorphNodeTo, TARGET_VAL(ARM::t2SMMLA), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 0, 2, 3, 4, 
                  // Src: (add:i32 (mulhs:i32 rGPR:i32:$Rm, rGPR:i32:$Rn), rGPR:i32:$Ra) - Complexity = 6
                  // Dst: (t2SMMLA:i32 rGPR:i32:$Rn, rGPR:i32:$Rm, rGPR:i32:$Ra)
/*4793*/        0, // EndSwitchOpcode
/*4794*/      /*Scope*/ 74|128,1/*202*/, /*->4998*/
/*4796*/        OPC_RecordChild0, // #0 = $Rn
/*4797*/        OPC_MoveChild, 1,
/*4799*/        OPC_SwitchOpcode /*3 cases */, 61, TARGET_VAL(ISD::SIGN_EXTEND_INREG),// ->4864
/*4803*/          OPC_RecordChild0, // #1 = $Rm
/*4804*/          OPC_MoveChild, 1,
/*4806*/          OPC_Scope, 27, /*->4835*/ // 2 children in Scope
/*4808*/            OPC_CheckValueType, MVT::i8,
/*4810*/            OPC_MoveParent,
/*4811*/            OPC_MoveParent,
/*4812*/            OPC_CheckPatternPredicate, 2, // (Subtarget->hasT2ExtractPack()) && (Subtarget->isThumb2())
/*4814*/            OPC_EmitInteger, MVT::i32, 0, 
/*4817*/            OPC_EmitInteger, MVT::i32, 14, 
/*4820*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*4823*/            OPC_MorphNodeTo, TARGET_VAL(ARM::t2SXTAB), 0,
                        1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                    // Src: (add:i32 rGPR:i32:$Rn, (sext_inreg:i32 rGPR:i32:$Rm, i8:Other)) - Complexity = 6
                    // Dst: (t2SXTAB:i32 rGPR:i32:$Rn, rGPR:i32:$Rm, 0:i32)
/*4835*/          /*Scope*/ 27, /*->4863*/
/*4836*/            OPC_CheckValueType, MVT::i16,
/*4838*/            OPC_MoveParent,
/*4839*/            OPC_MoveParent,
/*4840*/            OPC_CheckPatternPredicate, 2, // (Subtarget->hasT2ExtractPack()) && (Subtarget->isThumb2())
/*4842*/            OPC_EmitInteger, MVT::i32, 0, 
/*4845*/            OPC_EmitInteger, MVT::i32, 14, 
/*4848*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*4851*/            OPC_MorphNodeTo, TARGET_VAL(ARM::t2SXTAH), 0,
                        1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                    // Src: (add:i32 rGPR:i32:$Rn, (sext_inreg:i32 rGPR:i32:$Rm, i16:Other)) - Complexity = 6
                    // Dst: (t2SXTAH:i32 rGPR:i32:$Rn, rGPR:i32:$Rm, 0:i32)
/*4863*/          0, /*End of Scope*/
/*4864*/        /*SwitchOpcode*/ 78, TARGET_VAL(ISD::MUL),// ->4945
/*4867*/          OPC_RecordChild0, // #1 = $Rn
/*4868*/          OPC_RecordChild1, // #2 = $Rm
/*4869*/          OPC_MoveParent,
/*4870*/          OPC_CheckType, MVT::i32,
/*4872*/          OPC_Scope, 24, /*->4898*/ // 3 children in Scope
/*4874*/            OPC_CheckPatternPredicate, 8, // (!Subtarget->isThumb()) && (Subtarget->hasV6Ops()) && (Subtarget->useMulOps())
/*4876*/            OPC_EmitInteger, MVT::i32, 14, 
/*4879*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*4882*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*4885*/            OPC_MorphNodeTo, TARGET_VAL(ARM::MLA), 0,
                        1/*#VTs*/, MVT::i32, 6/*#Ops*/, 1, 2, 0, 3, 4, 5, 
                    // Src: (add:i32 GPRnopc:i32:$Ra, (mul:i32 GPRnopc:i32:$Rn, GPRnopc:i32:$Rm)) - Complexity = 6
                    // Dst: (MLA:i32 GPRnopc:i32:$Rn, GPRnopc:i32:$Rm, GPRnopc:i32:$Ra)
/*4898*/          /*Scope*/ 24, /*->4923*/
/*4899*/            OPC_CheckPatternPredicate, 9, // (!Subtarget->isThumb()) && (!Subtarget->hasV6Ops())
/*4901*/            OPC_EmitInteger, MVT::i32, 14, 
/*4904*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*4907*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*4910*/            OPC_MorphNodeTo, TARGET_VAL(ARM::MLAv5), 0,
                        1/*#VTs*/, MVT::i32, 6/*#Ops*/, 1, 2, 0, 3, 4, 5, 
                    // Src: (add:i32 GPRnopc:i32:$Ra, (mul:i32 GPRnopc:i32:$Rn, GPRnopc:i32:$Rm)) - Complexity = 6
                    // Dst: (MLAv5:i32 GPRnopc:i32:$Rn, GPRnopc:i32:$Rm, GPRnopc:i32:$Ra)
/*4923*/          /*Scope*/ 20, /*->4944*/
/*4924*/            OPC_CheckPatternPredicate, 10, // (Subtarget->isThumb2()) && (Subtarget->useMulOps())
/*4926*/            OPC_EmitInteger, MVT::i32, 14, 
/*4929*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*4932*/            OPC_MorphNodeTo, TARGET_VAL(ARM::t2MLA), 0,
                        1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 2, 0, 3, 4, 
                    // Src: (add:i32 rGPR:i32:$Ra, (mul:i32 rGPR:i32:$Rn, rGPR:i32:$Rm)) - Complexity = 6
                    // Dst: (t2MLA:i32 rGPR:i32:$Rn, rGPR:i32:$Rm, rGPR:i32:$Ra)
/*4944*/          0, /*End of Scope*/
/*4945*/        /*SwitchOpcode*/ 49, TARGET_VAL(ISD::MULHS),// ->4997
/*4948*/          OPC_RecordChild0, // #1 = $Rn
/*4949*/          OPC_RecordChild1, // #2 = $Rm
/*4950*/          OPC_MoveParent,
/*4951*/          OPC_CheckType, MVT::i32,
/*4953*/          OPC_Scope, 20, /*->4975*/ // 2 children in Scope
/*4955*/            OPC_CheckPatternPredicate, 8, // (!Subtarget->isThumb()) && (Subtarget->hasV6Ops()) && (Subtarget->useMulOps())
/*4957*/            OPC_EmitInteger, MVT::i32, 14, 
/*4960*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*4963*/            OPC_MorphNodeTo, TARGET_VAL(ARM::SMMLA), 0,
                        1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 2, 0, 3, 4, 
                    // Src: (add:i32 GPR:i32:$Ra, (mulhs:i32 GPR:i32:$Rn, GPR:i32:$Rm)) - Complexity = 6
                    // Dst: (SMMLA:i32 GPR:i32:$Rn, GPR:i32:$Rm, GPR:i32:$Ra)
/*4975*/          /*Scope*/ 20, /*->4996*/
/*4976*/            OPC_CheckPatternPredicate, 3, // (Subtarget->isThumb2()) && (Subtarget->hasThumb2DSP()) && (Subtarget->useMulOps())
/*4978*/            OPC_EmitInteger, MVT::i32, 14, 
/*4981*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*4984*/            OPC_MorphNodeTo, TARGET_VAL(ARM::t2SMMLA), 0,
                        1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 1, 0, 3, 4, 
                    // Src: (add:i32 rGPR:i32:$Ra, (mulhs:i32 rGPR:i32:$Rm, rGPR:i32:$Rn)) - Complexity = 6
                    // Dst: (t2SMMLA:i32 rGPR:i32:$Rn, rGPR:i32:$Rm, rGPR:i32:$Ra)
/*4996*/          0, /*End of Scope*/
/*4997*/        0, // EndSwitchOpcode
/*4998*/      /*Scope*/ 122, /*->5121*/
/*4999*/        OPC_MoveChild, 0,
/*5001*/        OPC_CheckOpcode, TARGET_VAL(ISD::SIGN_EXTEND_INREG),
/*5004*/        OPC_RecordChild0, // #0 = $Rm
/*5005*/        OPC_MoveChild, 1,
/*5007*/        OPC_Scope, 55, /*->5064*/ // 2 children in Scope
/*5009*/          OPC_CheckValueType, MVT::i8,
/*5011*/          OPC_MoveParent,
/*5012*/          OPC_MoveParent,
/*5013*/          OPC_RecordChild1, // #1 = $Rn
/*5014*/          OPC_Scope, 23, /*->5039*/ // 2 children in Scope
/*5016*/            OPC_CheckPatternPredicate, 1, // (!Subtarget->isThumb()) && (Subtarget->hasV6Ops())
/*5018*/            OPC_EmitInteger, MVT::i32, 0, 
/*5021*/            OPC_EmitInteger, MVT::i32, 14, 
/*5024*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*5027*/            OPC_MorphNodeTo, TARGET_VAL(ARM::SXTAB), 0,
                        1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 0, 2, 3, 4, 
                    // Src: (add:i32 (sext_inreg:i32 GPRnopc:i32:$Rm, i8:Other), GPR:i32:$Rn) - Complexity = 6
                    // Dst: (SXTAB:i32 GPR:i32:$Rn, GPRnopc:i32:$Rm, 0:i32)
/*5039*/          /*Scope*/ 23, /*->5063*/
/*5040*/            OPC_CheckPatternPredicate, 2, // (Subtarget->hasT2ExtractPack()) && (Subtarget->isThumb2())
/*5042*/            OPC_EmitInteger, MVT::i32, 0, 
/*5045*/            OPC_EmitInteger, MVT::i32, 14, 
/*5048*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*5051*/            OPC_MorphNodeTo, TARGET_VAL(ARM::t2SXTAB), 0,
                        1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 0, 2, 3, 4, 
                    // Src: (add:i32 (sext_inreg:i32 rGPR:i32:$Rm, i8:Other), rGPR:i32:$Rn) - Complexity = 6
                    // Dst: (t2SXTAB:i32 rGPR:i32:$Rn, rGPR:i32:$Rm, 0:i32)
/*5063*/          0, /*End of Scope*/
/*5064*/        /*Scope*/ 55, /*->5120*/
/*5065*/          OPC_CheckValueType, MVT::i16,
/*5067*/          OPC_MoveParent,
/*5068*/          OPC_MoveParent,
/*5069*/          OPC_RecordChild1, // #1 = $Rn
/*5070*/          OPC_Scope, 23, /*->5095*/ // 2 children in Scope
/*5072*/            OPC_CheckPatternPredicate, 1, // (!Subtarget->isThumb()) && (Subtarget->hasV6Ops())
/*5074*/            OPC_EmitInteger, MVT::i32, 0, 
/*5077*/            OPC_EmitInteger, MVT::i32, 14, 
/*5080*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*5083*/            OPC_MorphNodeTo, TARGET_VAL(ARM::SXTAH), 0,
                        1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 0, 2, 3, 4, 
                    // Src: (add:i32 (sext_inreg:i32 GPRnopc:i32:$Rm, i16:Other), GPR:i32:$Rn) - Complexity = 6
                    // Dst: (SXTAH:i32 GPR:i32:$Rn, GPRnopc:i32:$Rm, 0:i32)
/*5095*/          /*Scope*/ 23, /*->5119*/
/*5096*/            OPC_CheckPatternPredicate, 2, // (Subtarget->hasT2ExtractPack()) && (Subtarget->isThumb2())
/*5098*/            OPC_EmitInteger, MVT::i32, 0, 
/*5101*/            OPC_EmitInteger, MVT::i32, 14, 
/*5104*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*5107*/            OPC_MorphNodeTo, TARGET_VAL(ARM::t2SXTAH), 0,
                        1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 0, 2, 3, 4, 
                    // Src: (add:i32 (sext_inreg:i32 rGPR:i32:$Rm, i16:Other), rGPR:i32:$Rn) - Complexity = 6
                    // Dst: (t2SXTAH:i32 rGPR:i32:$Rn, rGPR:i32:$Rm, 0:i32)
/*5119*/          0, /*End of Scope*/
/*5120*/        0, /*End of Scope*/
/*5121*/      /*Scope*/ 55|128,2/*311*/, /*->5434*/
/*5123*/        OPC_RecordChild0, // #0 = $Rn
/*5124*/        OPC_Scope, 93, /*->5219*/ // 2 children in Scope
/*5126*/          OPC_RecordChild1, // #1 = $Rm
/*5127*/          OPC_CheckType, MVT::i32,
/*5129*/          OPC_Scope, 23, /*->5154*/ // 3 children in Scope
/*5131*/            OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*5133*/            OPC_EmitInteger, MVT::i32, 14, 
/*5136*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*5139*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*5142*/            OPC_MorphNodeTo, TARGET_VAL(ARM::ADDrr), 0,
                        1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                    // Src: (add:i32 GPR:i32:$Rn, GPR:i32:$Rm) - Complexity = 3
                    // Dst: (ADDrr:i32 GPR:i32:$Rn, GPR:i32:$Rm)
/*5154*/          /*Scope*/ 23, /*->5178*/
/*5155*/            OPC_CheckPatternPredicate, 6, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*5157*/            OPC_EmitRegister, MVT::i32, ARM::CPSR,
/*5160*/            OPC_EmitInteger, MVT::i32, 14, 
/*5163*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*5166*/            OPC_MorphNodeTo, TARGET_VAL(ARM::tADDrr), 0,
                        1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                    // Src: (add:i32 tGPR:i32:$Rn, tGPR:i32:$Rm) - Complexity = 3
                    // Dst: (tADDrr:i32 tGPR:i32:$Rn, tGPR:i32:$Rm)
/*5178*/          /*Scope*/ 39, /*->5218*/
/*5179*/            OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*5181*/            OPC_EmitInteger, MVT::i32, 14, 
/*5184*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*5187*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*5190*/            OPC_Scope, 12, /*->5204*/ // 2 children in Scope
/*5192*/              OPC_MorphNodeTo, TARGET_VAL(ARM::t2ADDrr), 0,
                          1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                      // Src: (add:i32 GPRnopc:i32:$Rn, rGPR:i32:$Rm) - Complexity = 3
                      // Dst: (t2ADDrr:i32 GPRnopc:i32:$Rn, rGPR:i32:$Rm)
/*5204*/            /*Scope*/ 12, /*->5217*/
/*5205*/              OPC_MorphNodeTo, TARGET_VAL(ARM::t2ADDrr), 0,
                          1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 0, 2, 3, 4, 
                      // Src: (add:i32 rGPR:i32:$Rm, GPRnopc:i32:$Rn) - Complexity = 3
                      // Dst: (t2ADDrr:i32 GPRnopc:i32:$Rn, rGPR:i32:$Rm)
/*5217*/            0, /*End of Scope*/
/*5218*/          0, /*End of Scope*/
/*5219*/        /*Scope*/ 84|128,1/*212*/, /*->5433*/
/*5221*/          OPC_MoveChild, 1,
/*5223*/          OPC_CheckOpcode, TARGET_VAL(ISD::ZERO_EXTEND),
/*5226*/          OPC_MoveChild, 0,
/*5228*/          OPC_CheckOpcode, TARGET_VAL(ISD::INTRINSIC_WO_CHAIN),
/*5231*/          OPC_Scope, 99, /*->5332*/ // 2 children in Scope
/*5233*/            OPC_CheckChild0Integer, 110|128,1/*238*/, 
/*5236*/            OPC_RecordChild1, // #1 = $Vn
/*5237*/            OPC_SwitchType /*3 cases */, 29, MVT::v8i8,// ->5269
/*5240*/              OPC_CheckChild1Type, MVT::v8i8,
/*5242*/              OPC_RecordChild2, // #2 = $Vm
/*5243*/              OPC_CheckChild2Type, MVT::v8i8,
/*5245*/              OPC_MoveParent,
/*5246*/              OPC_MoveParent,
/*5247*/              OPC_CheckType, MVT::v8i16,
/*5249*/              OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*5251*/              OPC_EmitInteger, MVT::i32, 14, 
/*5254*/              OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*5257*/              OPC_MorphNodeTo, TARGET_VAL(ARM::VABALsv8i16), 0,
                          1/*#VTs*/, MVT::v8i16, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                      // Src: (add:v8i16 QPR:v8i16:$src1, (zext:v8i16 (intrinsic_wo_chain:v8i8 238:iPTR, DPR:v8i8:$Vn, DPR:v8i8:$Vm))) - Complexity = 14
                      // Dst: (VABALsv8i16:v8i16 QPR:v8i16:$src1, DPR:v8i8:$Vn, DPR:v8i8:$Vm)
/*5269*/            /*SwitchType*/ 29, MVT::v4i16,// ->5300
/*5271*/              OPC_CheckChild1Type, MVT::v4i16,
/*5273*/              OPC_RecordChild2, // #2 = $Vm
/*5274*/              OPC_CheckChild2Type, MVT::v4i16,
/*5276*/              OPC_MoveParent,
/*5277*/              OPC_MoveParent,
/*5278*/              OPC_CheckType, MVT::v4i32,
/*5280*/              OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*5282*/              OPC_EmitInteger, MVT::i32, 14, 
/*5285*/              OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*5288*/              OPC_MorphNodeTo, TARGET_VAL(ARM::VABALsv4i32), 0,
                          1/*#VTs*/, MVT::v4i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                      // Src: (add:v4i32 QPR:v4i32:$src1, (zext:v4i32 (intrinsic_wo_chain:v4i16 238:iPTR, DPR:v4i16:$Vn, DPR:v4i16:$Vm))) - Complexity = 14
                      // Dst: (VABALsv4i32:v4i32 QPR:v4i32:$src1, DPR:v4i16:$Vn, DPR:v4i16:$Vm)
/*5300*/            /*SwitchType*/ 29, MVT::v2i32,// ->5331
/*5302*/              OPC_CheckChild1Type, MVT::v2i32,
/*5304*/              OPC_RecordChild2, // #2 = $Vm
/*5305*/              OPC_CheckChild2Type, MVT::v2i32,
/*5307*/              OPC_MoveParent,
/*5308*/              OPC_MoveParent,
/*5309*/              OPC_CheckType, MVT::v2i64,
/*5311*/              OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*5313*/              OPC_EmitInteger, MVT::i32, 14, 
/*5316*/              OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*5319*/              OPC_MorphNodeTo, TARGET_VAL(ARM::VABALsv2i64), 0,
                          1/*#VTs*/, MVT::v2i64, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                      // Src: (add:v2i64 QPR:v2i64:$src1, (zext:v2i64 (intrinsic_wo_chain:v2i32 238:iPTR, DPR:v2i32:$Vn, DPR:v2i32:$Vm))) - Complexity = 14
                      // Dst: (VABALsv2i64:v2i64 QPR:v2i64:$src1, DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*5331*/            0, // EndSwitchType
/*5332*/          /*Scope*/ 99, /*->5432*/
/*5333*/            OPC_CheckChild0Integer, 111|128,1/*239*/, 
/*5336*/            OPC_RecordChild1, // #1 = $Vn
/*5337*/            OPC_SwitchType /*3 cases */, 29, MVT::v8i8,// ->5369
/*5340*/              OPC_CheckChild1Type, MVT::v8i8,
/*5342*/              OPC_RecordChild2, // #2 = $Vm
/*5343*/              OPC_CheckChild2Type, MVT::v8i8,
/*5345*/              OPC_MoveParent,
/*5346*/              OPC_MoveParent,
/*5347*/              OPC_CheckType, MVT::v8i16,
/*5349*/              OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*5351*/              OPC_EmitInteger, MVT::i32, 14, 
/*5354*/              OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*5357*/              OPC_MorphNodeTo, TARGET_VAL(ARM::VABALuv8i16), 0,
                          1/*#VTs*/, MVT::v8i16, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                      // Src: (add:v8i16 QPR:v8i16:$src1, (zext:v8i16 (intrinsic_wo_chain:v8i8 239:iPTR, DPR:v8i8:$Vn, DPR:v8i8:$Vm))) - Complexity = 14
                      // Dst: (VABALuv8i16:v8i16 QPR:v8i16:$src1, DPR:v8i8:$Vn, DPR:v8i8:$Vm)
/*5369*/            /*SwitchType*/ 29, MVT::v4i16,// ->5400
/*5371*/              OPC_CheckChild1Type, MVT::v4i16,
/*5373*/              OPC_RecordChild2, // #2 = $Vm
/*5374*/              OPC_CheckChild2Type, MVT::v4i16,
/*5376*/              OPC_MoveParent,
/*5377*/              OPC_MoveParent,
/*5378*/              OPC_CheckType, MVT::v4i32,
/*5380*/              OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*5382*/              OPC_EmitInteger, MVT::i32, 14, 
/*5385*/              OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*5388*/              OPC_MorphNodeTo, TARGET_VAL(ARM::VABALuv4i32), 0,
                          1/*#VTs*/, MVT::v4i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                      // Src: (add:v4i32 QPR:v4i32:$src1, (zext:v4i32 (intrinsic_wo_chain:v4i16 239:iPTR, DPR:v4i16:$Vn, DPR:v4i16:$Vm))) - Complexity = 14
                      // Dst: (VABALuv4i32:v4i32 QPR:v4i32:$src1, DPR:v4i16:$Vn, DPR:v4i16:$Vm)
/*5400*/            /*SwitchType*/ 29, MVT::v2i32,// ->5431
/*5402*/              OPC_CheckChild1Type, MVT::v2i32,
/*5404*/              OPC_RecordChild2, // #2 = $Vm
/*5405*/              OPC_CheckChild2Type, MVT::v2i32,
/*5407*/              OPC_MoveParent,
/*5408*/              OPC_MoveParent,
/*5409*/              OPC_CheckType, MVT::v2i64,
/*5411*/              OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*5413*/              OPC_EmitInteger, MVT::i32, 14, 
/*5416*/              OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*5419*/              OPC_MorphNodeTo, TARGET_VAL(ARM::VABALuv2i64), 0,
                          1/*#VTs*/, MVT::v2i64, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                      // Src: (add:v2i64 QPR:v2i64:$src1, (zext:v2i64 (intrinsic_wo_chain:v2i32 239:iPTR, DPR:v2i32:$Vn, DPR:v2i32:$Vm))) - Complexity = 14
                      // Dst: (VABALuv2i64:v2i64 QPR:v2i64:$src1, DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*5431*/            0, // EndSwitchType
/*5432*/          0, /*End of Scope*/
/*5433*/        0, /*End of Scope*/
/*5434*/      /*Scope*/ 90|128,1/*218*/, /*->5654*/
/*5436*/        OPC_MoveChild, 0,
/*5438*/        OPC_CheckOpcode, TARGET_VAL(ISD::ZERO_EXTEND),
/*5441*/        OPC_MoveChild, 0,
/*5443*/        OPC_CheckOpcode, TARGET_VAL(ISD::INTRINSIC_WO_CHAIN),
/*5446*/        OPC_Scope, 102, /*->5550*/ // 2 children in Scope
/*5448*/          OPC_CheckChild0Integer, 110|128,1/*238*/, 
/*5451*/          OPC_RecordChild1, // #0 = $Vn
/*5452*/          OPC_SwitchType /*3 cases */, 30, MVT::v8i8,// ->5485
/*5455*/            OPC_CheckChild1Type, MVT::v8i8,
/*5457*/            OPC_RecordChild2, // #1 = $Vm
/*5458*/            OPC_CheckChild2Type, MVT::v8i8,
/*5460*/            OPC_MoveParent,
/*5461*/            OPC_MoveParent,
/*5462*/            OPC_RecordChild1, // #2 = $src1
/*5463*/            OPC_CheckType, MVT::v8i16,
/*5465*/            OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*5467*/            OPC_EmitInteger, MVT::i32, 14, 
/*5470*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*5473*/            OPC_MorphNodeTo, TARGET_VAL(ARM::VABALsv8i16), 0,
                        1/*#VTs*/, MVT::v8i16, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                    // Src: (add:v8i16 (zext:v8i16 (intrinsic_wo_chain:v8i8 238:iPTR, DPR:v8i8:$Vn, DPR:v8i8:$Vm)), QPR:v8i16:$src1) - Complexity = 14
                    // Dst: (VABALsv8i16:v8i16 QPR:v8i16:$src1, DPR:v8i8:$Vn, DPR:v8i8:$Vm)
/*5485*/          /*SwitchType*/ 30, MVT::v4i16,// ->5517
/*5487*/            OPC_CheckChild1Type, MVT::v4i16,
/*5489*/            OPC_RecordChild2, // #1 = $Vm
/*5490*/            OPC_CheckChild2Type, MVT::v4i16,
/*5492*/            OPC_MoveParent,
/*5493*/            OPC_MoveParent,
/*5494*/            OPC_RecordChild1, // #2 = $src1
/*5495*/            OPC_CheckType, MVT::v4i32,
/*5497*/            OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*5499*/            OPC_EmitInteger, MVT::i32, 14, 
/*5502*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*5505*/            OPC_MorphNodeTo, TARGET_VAL(ARM::VABALsv4i32), 0,
                        1/*#VTs*/, MVT::v4i32, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                    // Src: (add:v4i32 (zext:v4i32 (intrinsic_wo_chain:v4i16 238:iPTR, DPR:v4i16:$Vn, DPR:v4i16:$Vm)), QPR:v4i32:$src1) - Complexity = 14
                    // Dst: (VABALsv4i32:v4i32 QPR:v4i32:$src1, DPR:v4i16:$Vn, DPR:v4i16:$Vm)
/*5517*/          /*SwitchType*/ 30, MVT::v2i32,// ->5549
/*5519*/            OPC_CheckChild1Type, MVT::v2i32,
/*5521*/            OPC_RecordChild2, // #1 = $Vm
/*5522*/            OPC_CheckChild2Type, MVT::v2i32,
/*5524*/            OPC_MoveParent,
/*5525*/            OPC_MoveParent,
/*5526*/            OPC_RecordChild1, // #2 = $src1
/*5527*/            OPC_CheckType, MVT::v2i64,
/*5529*/            OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*5531*/            OPC_EmitInteger, MVT::i32, 14, 
/*5534*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*5537*/            OPC_MorphNodeTo, TARGET_VAL(ARM::VABALsv2i64), 0,
                        1/*#VTs*/, MVT::v2i64, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                    // Src: (add:v2i64 (zext:v2i64 (intrinsic_wo_chain:v2i32 238:iPTR, DPR:v2i32:$Vn, DPR:v2i32:$Vm)), QPR:v2i64:$src1) - Complexity = 14
                    // Dst: (VABALsv2i64:v2i64 QPR:v2i64:$src1, DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*5549*/          0, // EndSwitchType
/*5550*/        /*Scope*/ 102, /*->5653*/
/*5551*/          OPC_CheckChild0Integer, 111|128,1/*239*/, 
/*5554*/          OPC_RecordChild1, // #0 = $Vn
/*5555*/          OPC_SwitchType /*3 cases */, 30, MVT::v8i8,// ->5588
/*5558*/            OPC_CheckChild1Type, MVT::v8i8,
/*5560*/            OPC_RecordChild2, // #1 = $Vm
/*5561*/            OPC_CheckChild2Type, MVT::v8i8,
/*5563*/            OPC_MoveParent,
/*5564*/            OPC_MoveParent,
/*5565*/            OPC_RecordChild1, // #2 = $src1
/*5566*/            OPC_CheckType, MVT::v8i16,
/*5568*/            OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*5570*/            OPC_EmitInteger, MVT::i32, 14, 
/*5573*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*5576*/            OPC_MorphNodeTo, TARGET_VAL(ARM::VABALuv8i16), 0,
                        1/*#VTs*/, MVT::v8i16, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                    // Src: (add:v8i16 (zext:v8i16 (intrinsic_wo_chain:v8i8 239:iPTR, DPR:v8i8:$Vn, DPR:v8i8:$Vm)), QPR:v8i16:$src1) - Complexity = 14
                    // Dst: (VABALuv8i16:v8i16 QPR:v8i16:$src1, DPR:v8i8:$Vn, DPR:v8i8:$Vm)
/*5588*/          /*SwitchType*/ 30, MVT::v4i16,// ->5620
/*5590*/            OPC_CheckChild1Type, MVT::v4i16,
/*5592*/            OPC_RecordChild2, // #1 = $Vm
/*5593*/            OPC_CheckChild2Type, MVT::v4i16,
/*5595*/            OPC_MoveParent,
/*5596*/            OPC_MoveParent,
/*5597*/            OPC_RecordChild1, // #2 = $src1
/*5598*/            OPC_CheckType, MVT::v4i32,
/*5600*/            OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*5602*/            OPC_EmitInteger, MVT::i32, 14, 
/*5605*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*5608*/            OPC_MorphNodeTo, TARGET_VAL(ARM::VABALuv4i32), 0,
                        1/*#VTs*/, MVT::v4i32, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                    // Src: (add:v4i32 (zext:v4i32 (intrinsic_wo_chain:v4i16 239:iPTR, DPR:v4i16:$Vn, DPR:v4i16:$Vm)), QPR:v4i32:$src1) - Complexity = 14
                    // Dst: (VABALuv4i32:v4i32 QPR:v4i32:$src1, DPR:v4i16:$Vn, DPR:v4i16:$Vm)
/*5620*/          /*SwitchType*/ 30, MVT::v2i32,// ->5652
/*5622*/            OPC_CheckChild1Type, MVT::v2i32,
/*5624*/            OPC_RecordChild2, // #1 = $Vm
/*5625*/            OPC_CheckChild2Type, MVT::v2i32,
/*5627*/            OPC_MoveParent,
/*5628*/            OPC_MoveParent,
/*5629*/            OPC_RecordChild1, // #2 = $src1
/*5630*/            OPC_CheckType, MVT::v2i64,
/*5632*/            OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*5634*/            OPC_EmitInteger, MVT::i32, 14, 
/*5637*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*5640*/            OPC_MorphNodeTo, TARGET_VAL(ARM::VABALuv2i64), 0,
                        1/*#VTs*/, MVT::v2i64, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                    // Src: (add:v2i64 (zext:v2i64 (intrinsic_wo_chain:v2i32 239:iPTR, DPR:v2i32:$Vn, DPR:v2i32:$Vm)), QPR:v2i64:$src1) - Complexity = 14
                    // Dst: (VABALuv2i64:v2i64 QPR:v2i64:$src1, DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*5652*/          0, // EndSwitchType
/*5653*/        0, /*End of Scope*/
/*5654*/      /*Scope*/ 2|128,3/*386*/, /*->6042*/
/*5656*/        OPC_RecordChild0, // #0 = $src1
/*5657*/        OPC_MoveChild, 1,
/*5659*/        OPC_SwitchOpcode /*3 cases */, 57|128,1/*185*/, TARGET_VAL(ISD::MUL),// ->5849
/*5664*/          OPC_Scope, 9|128,1/*137*/, /*->5804*/ // 2 children in Scope
/*5667*/            OPC_RecordChild0, // #1 = $Vn
/*5668*/            OPC_MoveChild, 1,
/*5670*/            OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*5673*/            OPC_RecordChild0, // #2 = $Vm
/*5674*/            OPC_Scope, 63, /*->5739*/ // 2 children in Scope
/*5676*/              OPC_CheckChild0Type, MVT::v4i16,
/*5678*/              OPC_RecordChild1, // #3 = $lane
/*5679*/              OPC_MoveChild, 1,
/*5681*/              OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*5684*/              OPC_MoveParent,
/*5685*/              OPC_MoveParent,
/*5686*/              OPC_MoveParent,
/*5687*/              OPC_SwitchType /*2 cases */, 23, MVT::v4i16,// ->5713
/*5690*/                OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*5692*/                OPC_EmitConvertToTarget, 3,
/*5694*/                OPC_EmitInteger, MVT::i32, 14, 
/*5697*/                OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*5700*/                OPC_MorphNodeTo, TARGET_VAL(ARM::VMLAslv4i16), 0,
                            1/*#VTs*/, MVT::v4i16, 6/*#Ops*/, 0, 1, 2, 4, 5, 6, 
                        // Src: (add:v4i16 DPR:v4i16:$src1, (mul:v4i16 DPR:v4i16:$Vn, (NEONvduplane:v4i16 DPR_8:v4i16:$Vm, (imm:i32):$lane))) - Complexity = 12
                        // Dst: (VMLAslv4i16:v4i16 DPR:v4i16:$src1, DPR:v4i16:$Vn, DPR_8:v4i16:$Vm, (imm:i32):$lane)
/*5713*/              /*SwitchType*/ 23, MVT::v8i16,// ->5738
/*5715*/                OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*5717*/                OPC_EmitConvertToTarget, 3,
/*5719*/                OPC_EmitInteger, MVT::i32, 14, 
/*5722*/                OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*5725*/                OPC_MorphNodeTo, TARGET_VAL(ARM::VMLAslv8i16), 0,
                            1/*#VTs*/, MVT::v8i16, 6/*#Ops*/, 0, 1, 2, 4, 5, 6, 
                        // Src: (add:v8i16 QPR:v8i16:$src1, (mul:v8i16 QPR:v8i16:$Vn, (NEONvduplane:v8i16 DPR_8:v4i16:$Vm, (imm:i32):$lane))) - Complexity = 12
                        // Dst: (VMLAslv8i16:v8i16 QPR:v8i16:$src1, QPR:v8i16:$Vn, DPR_8:v4i16:$Vm, (imm:i32):$lane)
/*5738*/              0, // EndSwitchType
/*5739*/            /*Scope*/ 63, /*->5803*/
/*5740*/              OPC_CheckChild0Type, MVT::v2i32,
/*5742*/              OPC_RecordChild1, // #3 = $lane
/*5743*/              OPC_MoveChild, 1,
/*5745*/              OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*5748*/              OPC_MoveParent,
/*5749*/              OPC_MoveParent,
/*5750*/              OPC_MoveParent,
/*5751*/              OPC_SwitchType /*2 cases */, 23, MVT::v2i32,// ->5777
/*5754*/                OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*5756*/                OPC_EmitConvertToTarget, 3,
/*5758*/                OPC_EmitInteger, MVT::i32, 14, 
/*5761*/                OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*5764*/                OPC_MorphNodeTo, TARGET_VAL(ARM::VMLAslv2i32), 0,
                            1/*#VTs*/, MVT::v2i32, 6/*#Ops*/, 0, 1, 2, 4, 5, 6, 
                        // Src: (add:v2i32 DPR:v2i32:$src1, (mul:v2i32 DPR:v2i32:$Vn, (NEONvduplane:v2i32 DPR_VFP2:v2i32:$Vm, (imm:i32):$lane))) - Complexity = 12
                        // Dst: (VMLAslv2i32:v2i32 DPR:v2i32:$src1, DPR:v2i32:$Vn, DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)
/*5777*/              /*SwitchType*/ 23, MVT::v4i32,// ->5802
/*5779*/                OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*5781*/                OPC_EmitConvertToTarget, 3,
/*5783*/                OPC_EmitInteger, MVT::i32, 14, 
/*5786*/                OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*5789*/                OPC_MorphNodeTo, TARGET_VAL(ARM::VMLAslv4i32), 0,
                            1/*#VTs*/, MVT::v4i32, 6/*#Ops*/, 0, 1, 2, 4, 5, 6, 
                        // Src: (add:v4i32 QPR:v4i32:$src1, (mul:v4i32 QPR:v4i32:$Vn, (NEONvduplane:v4i32 DPR_VFP2:v2i32:$Vm, (imm:i32):$lane))) - Complexity = 12
                        // Dst: (VMLAslv4i32:v4i32 QPR:v4i32:$src1, QPR:v4i32:$Vn, DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)
/*5802*/              0, // EndSwitchType
/*5803*/            0, /*End of Scope*/
/*5804*/          /*Scope*/ 43, /*->5848*/
/*5805*/            OPC_MoveChild, 0,
/*5807*/            OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*5810*/            OPC_RecordChild0, // #1 = $Vm
/*5811*/            OPC_CheckChild0Type, MVT::v4i16,
/*5813*/            OPC_RecordChild1, // #2 = $lane
/*5814*/            OPC_MoveChild, 1,
/*5816*/            OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*5819*/            OPC_MoveParent,
/*5820*/            OPC_MoveParent,
/*5821*/            OPC_RecordChild1, // #3 = $Vn
/*5822*/            OPC_MoveParent,
/*5823*/            OPC_CheckType, MVT::v4i16,
/*5825*/            OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*5827*/            OPC_EmitConvertToTarget, 2,
/*5829*/            OPC_EmitInteger, MVT::i32, 14, 
/*5832*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*5835*/            OPC_MorphNodeTo, TARGET_VAL(ARM::VMLAslv4i16), 0,
                        1/*#VTs*/, MVT::v4i16, 6/*#Ops*/, 0, 3, 1, 4, 5, 6, 
                    // Src: (add:v4i16 DPR:v4i16:$src1, (mul:v4i16 (NEONvduplane:v4i16 DPR_8:v4i16:$Vm, (imm:i32):$lane), DPR:v4i16:$Vn)) - Complexity = 12
                    // Dst: (VMLAslv4i16:v4i16 DPR:v4i16:$src1, DPR:v4i16:$Vn, DPR_8:v4i16:$Vm, (imm:i32):$lane)
/*5848*/          0, /*End of Scope*/
/*5849*/        /*SwitchOpcode*/ 93, TARGET_VAL(ARMISD::VMULLs),// ->5945
/*5852*/          OPC_RecordChild0, // #1 = $Vn
/*5853*/          OPC_Scope, 44, /*->5899*/ // 2 children in Scope
/*5855*/            OPC_CheckChild0Type, MVT::v4i16,
/*5857*/            OPC_MoveChild, 1,
/*5859*/            OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*5862*/            OPC_RecordChild0, // #2 = $Vm
/*5863*/            OPC_CheckChild0Type, MVT::v4i16,
/*5865*/            OPC_RecordChild1, // #3 = $lane
/*5866*/            OPC_MoveChild, 1,
/*5868*/            OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*5871*/            OPC_MoveParent,
/*5872*/            OPC_MoveParent,
/*5873*/            OPC_MoveParent,
/*5874*/            OPC_CheckType, MVT::v4i32,
/*5876*/            OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*5878*/            OPC_EmitConvertToTarget, 3,
/*5880*/            OPC_EmitInteger, MVT::i32, 14, 
/*5883*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*5886*/            OPC_MorphNodeTo, TARGET_VAL(ARM::VMLALslsv4i16), 0,
                        1/*#VTs*/, MVT::v4i32, 6/*#Ops*/, 0, 1, 2, 4, 5, 6, 
                    // Src: (add:v4i32 QPR:v4i32:$src1, (NEONvmulls:v4i32 DPR:v4i16:$Vn, (NEONvduplane:v4i16 DPR_8:v4i16:$Vm, (imm:i32):$lane))) - Complexity = 12
                    // Dst: (VMLALslsv4i16:v4i32 QPR:v4i32:$src1, DPR:v4i16:$Vn, DPR_8:v4i16:$Vm, (imm:i32):$lane)
/*5899*/          /*Scope*/ 44, /*->5944*/
/*5900*/            OPC_CheckChild0Type, MVT::v2i32,
/*5902*/            OPC_MoveChild, 1,
/*5904*/            OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*5907*/            OPC_RecordChild0, // #2 = $Vm
/*5908*/            OPC_CheckChild0Type, MVT::v2i32,
/*5910*/            OPC_RecordChild1, // #3 = $lane
/*5911*/            OPC_MoveChild, 1,
/*5913*/            OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*5916*/            OPC_MoveParent,
/*5917*/            OPC_MoveParent,
/*5918*/            OPC_MoveParent,
/*5919*/            OPC_CheckType, MVT::v2i64,
/*5921*/            OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*5923*/            OPC_EmitConvertToTarget, 3,
/*5925*/            OPC_EmitInteger, MVT::i32, 14, 
/*5928*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*5931*/            OPC_MorphNodeTo, TARGET_VAL(ARM::VMLALslsv2i32), 0,
                        1/*#VTs*/, MVT::v2i64, 6/*#Ops*/, 0, 1, 2, 4, 5, 6, 
                    // Src: (add:v2i64 QPR:v2i64:$src1, (NEONvmulls:v2i64 DPR:v2i32:$Vn, (NEONvduplane:v2i32 DPR_VFP2:v2i32:$Vm, (imm:i32):$lane))) - Complexity = 12
                    // Dst: (VMLALslsv2i32:v2i64 QPR:v2i64:$src1, DPR:v2i32:$Vn, DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)
/*5944*/          0, /*End of Scope*/
/*5945*/        /*SwitchOpcode*/ 93, TARGET_VAL(ARMISD::VMULLu),// ->6041
/*5948*/          OPC_RecordChild0, // #1 = $Vn
/*5949*/          OPC_Scope, 44, /*->5995*/ // 2 children in Scope
/*5951*/            OPC_CheckChild0Type, MVT::v4i16,
/*5953*/            OPC_MoveChild, 1,
/*5955*/            OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*5958*/            OPC_RecordChild0, // #2 = $Vm
/*5959*/            OPC_CheckChild0Type, MVT::v4i16,
/*5961*/            OPC_RecordChild1, // #3 = $lane
/*5962*/            OPC_MoveChild, 1,
/*5964*/            OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*5967*/            OPC_MoveParent,
/*5968*/            OPC_MoveParent,
/*5969*/            OPC_MoveParent,
/*5970*/            OPC_CheckType, MVT::v4i32,
/*5972*/            OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*5974*/            OPC_EmitConvertToTarget, 3,
/*5976*/            OPC_EmitInteger, MVT::i32, 14, 
/*5979*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*5982*/            OPC_MorphNodeTo, TARGET_VAL(ARM::VMLALsluv4i16), 0,
                        1/*#VTs*/, MVT::v4i32, 6/*#Ops*/, 0, 1, 2, 4, 5, 6, 
                    // Src: (add:v4i32 QPR:v4i32:$src1, (NEONvmullu:v4i32 DPR:v4i16:$Vn, (NEONvduplane:v4i16 DPR_8:v4i16:$Vm, (imm:i32):$lane))) - Complexity = 12
                    // Dst: (VMLALsluv4i16:v4i32 QPR:v4i32:$src1, DPR:v4i16:$Vn, DPR_8:v4i16:$Vm, (imm:i32):$lane)
/*5995*/          /*Scope*/ 44, /*->6040*/
/*5996*/            OPC_CheckChild0Type, MVT::v2i32,
/*5998*/            OPC_MoveChild, 1,
/*6000*/            OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*6003*/            OPC_RecordChild0, // #2 = $Vm
/*6004*/            OPC_CheckChild0Type, MVT::v2i32,
/*6006*/            OPC_RecordChild1, // #3 = $lane
/*6007*/            OPC_MoveChild, 1,
/*6009*/            OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*6012*/            OPC_MoveParent,
/*6013*/            OPC_MoveParent,
/*6014*/            OPC_MoveParent,
/*6015*/            OPC_CheckType, MVT::v2i64,
/*6017*/            OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*6019*/            OPC_EmitConvertToTarget, 3,
/*6021*/            OPC_EmitInteger, MVT::i32, 14, 
/*6024*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*6027*/            OPC_MorphNodeTo, TARGET_VAL(ARM::VMLALsluv2i32), 0,
                        1/*#VTs*/, MVT::v2i64, 6/*#Ops*/, 0, 1, 2, 4, 5, 6, 
                    // Src: (add:v2i64 QPR:v2i64:$src1, (NEONvmullu:v2i64 DPR:v2i32:$Vn, (NEONvduplane:v2i32 DPR_VFP2:v2i32:$Vm, (imm:i32):$lane))) - Complexity = 12
                    // Dst: (VMLALsluv2i32:v2i64 QPR:v2i64:$src1, DPR:v2i32:$Vn, DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)
/*6040*/          0, /*End of Scope*/
/*6041*/        0, // EndSwitchOpcode
/*6042*/      /*Scope*/ 97, /*->6140*/
/*6043*/        OPC_MoveChild, 0,
/*6045*/        OPC_CheckOpcode, TARGET_VAL(ISD::MUL),
/*6048*/        OPC_Scope, 44, /*->6094*/ // 2 children in Scope
/*6050*/          OPC_RecordChild0, // #0 = $Vn
/*6051*/          OPC_MoveChild, 1,
/*6053*/          OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*6056*/          OPC_RecordChild0, // #1 = $Vm
/*6057*/          OPC_CheckChild0Type, MVT::v4i16,
/*6059*/          OPC_RecordChild1, // #2 = $lane
/*6060*/          OPC_MoveChild, 1,
/*6062*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*6065*/          OPC_MoveParent,
/*6066*/          OPC_MoveParent,
/*6067*/          OPC_MoveParent,
/*6068*/          OPC_RecordChild1, // #3 = $src1
/*6069*/          OPC_CheckType, MVT::v4i16,
/*6071*/          OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*6073*/          OPC_EmitConvertToTarget, 2,
/*6075*/          OPC_EmitInteger, MVT::i32, 14, 
/*6078*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*6081*/          OPC_MorphNodeTo, TARGET_VAL(ARM::VMLAslv4i16), 0,
                      1/*#VTs*/, MVT::v4i16, 6/*#Ops*/, 3, 0, 1, 4, 5, 6, 
                  // Src: (add:v4i16 (mul:v4i16 DPR:v4i16:$Vn, (NEONvduplane:v4i16 DPR_8:v4i16:$Vm, (imm:i32):$lane)), DPR:v4i16:$src1) - Complexity = 12
                  // Dst: (VMLAslv4i16:v4i16 DPR:v4i16:$src1, DPR:v4i16:$Vn, DPR_8:v4i16:$Vm, (imm:i32):$lane)
/*6094*/        /*Scope*/ 44, /*->6139*/
/*6095*/          OPC_MoveChild, 0,
/*6097*/          OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*6100*/          OPC_RecordChild0, // #0 = $Vm
/*6101*/          OPC_CheckChild0Type, MVT::v4i16,
/*6103*/          OPC_RecordChild1, // #1 = $lane
/*6104*/          OPC_MoveChild, 1,
/*6106*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*6109*/          OPC_MoveParent,
/*6110*/          OPC_MoveParent,
/*6111*/          OPC_RecordChild1, // #2 = $Vn
/*6112*/          OPC_MoveParent,
/*6113*/          OPC_RecordChild1, // #3 = $src1
/*6114*/          OPC_CheckType, MVT::v4i16,
/*6116*/          OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*6118*/          OPC_EmitConvertToTarget, 1,
/*6120*/          OPC_EmitInteger, MVT::i32, 14, 
/*6123*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*6126*/          OPC_MorphNodeTo, TARGET_VAL(ARM::VMLAslv4i16), 0,
                      1/*#VTs*/, MVT::v4i16, 6/*#Ops*/, 3, 2, 0, 4, 5, 6, 
                  // Src: (add:v4i16 (mul:v4i16 (NEONvduplane:v4i16 DPR_8:v4i16:$Vm, (imm:i32):$lane), DPR:v4i16:$Vn), DPR:v4i16:$src1) - Complexity = 12
                  // Dst: (VMLAslv4i16:v4i16 DPR:v4i16:$src1, DPR:v4i16:$Vn, DPR_8:v4i16:$Vm, (imm:i32):$lane)
/*6139*/        0, /*End of Scope*/
/*6140*/      /*Scope*/ 49, /*->6190*/
/*6141*/        OPC_RecordChild0, // #0 = $src1
/*6142*/        OPC_MoveChild, 1,
/*6144*/        OPC_CheckOpcode, TARGET_VAL(ISD::MUL),
/*6147*/        OPC_MoveChild, 0,
/*6149*/        OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*6152*/        OPC_RecordChild0, // #1 = $Vm
/*6153*/        OPC_CheckChild0Type, MVT::v2i32,
/*6155*/        OPC_RecordChild1, // #2 = $lane
/*6156*/        OPC_MoveChild, 1,
/*6158*/        OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*6161*/        OPC_MoveParent,
/*6162*/        OPC_MoveParent,
/*6163*/        OPC_RecordChild1, // #3 = $Vn
/*6164*/        OPC_MoveParent,
/*6165*/        OPC_CheckType, MVT::v2i32,
/*6167*/        OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*6169*/        OPC_EmitConvertToTarget, 2,
/*6171*/        OPC_EmitInteger, MVT::i32, 14, 
/*6174*/        OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*6177*/        OPC_MorphNodeTo, TARGET_VAL(ARM::VMLAslv2i32), 0,
                    1/*#VTs*/, MVT::v2i32, 6/*#Ops*/, 0, 3, 1, 4, 5, 6, 
                // Src: (add:v2i32 DPR:v2i32:$src1, (mul:v2i32 (NEONvduplane:v2i32 DPR_VFP2:v2i32:$Vm, (imm:i32):$lane), DPR:v2i32:$Vn)) - Complexity = 12
                // Dst: (VMLAslv2i32:v2i32 DPR:v2i32:$src1, DPR:v2i32:$Vn, DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)
/*6190*/      /*Scope*/ 97, /*->6288*/
/*6191*/        OPC_MoveChild, 0,
/*6193*/        OPC_CheckOpcode, TARGET_VAL(ISD::MUL),
/*6196*/        OPC_Scope, 44, /*->6242*/ // 2 children in Scope
/*6198*/          OPC_RecordChild0, // #0 = $Vn
/*6199*/          OPC_MoveChild, 1,
/*6201*/          OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*6204*/          OPC_RecordChild0, // #1 = $Vm
/*6205*/          OPC_CheckChild0Type, MVT::v2i32,
/*6207*/          OPC_RecordChild1, // #2 = $lane
/*6208*/          OPC_MoveChild, 1,
/*6210*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*6213*/          OPC_MoveParent,
/*6214*/          OPC_MoveParent,
/*6215*/          OPC_MoveParent,
/*6216*/          OPC_RecordChild1, // #3 = $src1
/*6217*/          OPC_CheckType, MVT::v2i32,
/*6219*/          OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*6221*/          OPC_EmitConvertToTarget, 2,
/*6223*/          OPC_EmitInteger, MVT::i32, 14, 
/*6226*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*6229*/          OPC_MorphNodeTo, TARGET_VAL(ARM::VMLAslv2i32), 0,
                      1/*#VTs*/, MVT::v2i32, 6/*#Ops*/, 3, 0, 1, 4, 5, 6, 
                  // Src: (add:v2i32 (mul:v2i32 DPR:v2i32:$Vn, (NEONvduplane:v2i32 DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)), DPR:v2i32:$src1) - Complexity = 12
                  // Dst: (VMLAslv2i32:v2i32 DPR:v2i32:$src1, DPR:v2i32:$Vn, DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)
/*6242*/        /*Scope*/ 44, /*->6287*/
/*6243*/          OPC_MoveChild, 0,
/*6245*/          OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*6248*/          OPC_RecordChild0, // #0 = $Vm
/*6249*/          OPC_CheckChild0Type, MVT::v2i32,
/*6251*/          OPC_RecordChild1, // #1 = $lane
/*6252*/          OPC_MoveChild, 1,
/*6254*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*6257*/          OPC_MoveParent,
/*6258*/          OPC_MoveParent,
/*6259*/          OPC_RecordChild1, // #2 = $Vn
/*6260*/          OPC_MoveParent,
/*6261*/          OPC_RecordChild1, // #3 = $src1
/*6262*/          OPC_CheckType, MVT::v2i32,
/*6264*/          OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*6266*/          OPC_EmitConvertToTarget, 1,
/*6268*/          OPC_EmitInteger, MVT::i32, 14, 
/*6271*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*6274*/          OPC_MorphNodeTo, TARGET_VAL(ARM::VMLAslv2i32), 0,
                      1/*#VTs*/, MVT::v2i32, 6/*#Ops*/, 3, 2, 0, 4, 5, 6, 
                  // Src: (add:v2i32 (mul:v2i32 (NEONvduplane:v2i32 DPR_VFP2:v2i32:$Vm, (imm:i32):$lane), DPR:v2i32:$Vn), DPR:v2i32:$src1) - Complexity = 12
                  // Dst: (VMLAslv2i32:v2i32 DPR:v2i32:$src1, DPR:v2i32:$Vn, DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)
/*6287*/        0, /*End of Scope*/
/*6288*/      /*Scope*/ 49, /*->6338*/
/*6289*/        OPC_RecordChild0, // #0 = $src1
/*6290*/        OPC_MoveChild, 1,
/*6292*/        OPC_CheckOpcode, TARGET_VAL(ISD::MUL),
/*6295*/        OPC_MoveChild, 0,
/*6297*/        OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*6300*/        OPC_RecordChild0, // #1 = $Vm
/*6301*/        OPC_CheckChild0Type, MVT::v4i16,
/*6303*/        OPC_RecordChild1, // #2 = $lane
/*6304*/        OPC_MoveChild, 1,
/*6306*/        OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*6309*/        OPC_MoveParent,
/*6310*/        OPC_MoveParent,
/*6311*/        OPC_RecordChild1, // #3 = $Vn
/*6312*/        OPC_MoveParent,
/*6313*/        OPC_CheckType, MVT::v8i16,
/*6315*/        OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*6317*/        OPC_EmitConvertToTarget, 2,
/*6319*/        OPC_EmitInteger, MVT::i32, 14, 
/*6322*/        OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*6325*/        OPC_MorphNodeTo, TARGET_VAL(ARM::VMLAslv8i16), 0,
                    1/*#VTs*/, MVT::v8i16, 6/*#Ops*/, 0, 3, 1, 4, 5, 6, 
                // Src: (add:v8i16 QPR:v8i16:$src1, (mul:v8i16 (NEONvduplane:v8i16 DPR_8:v4i16:$Vm, (imm:i32):$lane), QPR:v8i16:$Vn)) - Complexity = 12
                // Dst: (VMLAslv8i16:v8i16 QPR:v8i16:$src1, QPR:v8i16:$Vn, DPR_8:v4i16:$Vm, (imm:i32):$lane)
/*6338*/      /*Scope*/ 97, /*->6436*/
/*6339*/        OPC_MoveChild, 0,
/*6341*/        OPC_CheckOpcode, TARGET_VAL(ISD::MUL),
/*6344*/        OPC_Scope, 44, /*->6390*/ // 2 children in Scope
/*6346*/          OPC_RecordChild0, // #0 = $Vn
/*6347*/          OPC_MoveChild, 1,
/*6349*/          OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*6352*/          OPC_RecordChild0, // #1 = $Vm
/*6353*/          OPC_CheckChild0Type, MVT::v4i16,
/*6355*/          OPC_RecordChild1, // #2 = $lane
/*6356*/          OPC_MoveChild, 1,
/*6358*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*6361*/          OPC_MoveParent,
/*6362*/          OPC_MoveParent,
/*6363*/          OPC_MoveParent,
/*6364*/          OPC_RecordChild1, // #3 = $src1
/*6365*/          OPC_CheckType, MVT::v8i16,
/*6367*/          OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*6369*/          OPC_EmitConvertToTarget, 2,
/*6371*/          OPC_EmitInteger, MVT::i32, 14, 
/*6374*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*6377*/          OPC_MorphNodeTo, TARGET_VAL(ARM::VMLAslv8i16), 0,
                      1/*#VTs*/, MVT::v8i16, 6/*#Ops*/, 3, 0, 1, 4, 5, 6, 
                  // Src: (add:v8i16 (mul:v8i16 QPR:v8i16:$Vn, (NEONvduplane:v8i16 DPR_8:v4i16:$Vm, (imm:i32):$lane)), QPR:v8i16:$src1) - Complexity = 12
                  // Dst: (VMLAslv8i16:v8i16 QPR:v8i16:$src1, QPR:v8i16:$Vn, DPR_8:v4i16:$Vm, (imm:i32):$lane)
/*6390*/        /*Scope*/ 44, /*->6435*/
/*6391*/          OPC_MoveChild, 0,
/*6393*/          OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*6396*/          OPC_RecordChild0, // #0 = $Vm
/*6397*/          OPC_CheckChild0Type, MVT::v4i16,
/*6399*/          OPC_RecordChild1, // #1 = $lane
/*6400*/          OPC_MoveChild, 1,
/*6402*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*6405*/          OPC_MoveParent,
/*6406*/          OPC_MoveParent,
/*6407*/          OPC_RecordChild1, // #2 = $Vn
/*6408*/          OPC_MoveParent,
/*6409*/          OPC_RecordChild1, // #3 = $src1
/*6410*/          OPC_CheckType, MVT::v8i16,
/*6412*/          OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*6414*/          OPC_EmitConvertToTarget, 1,
/*6416*/          OPC_EmitInteger, MVT::i32, 14, 
/*6419*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*6422*/          OPC_MorphNodeTo, TARGET_VAL(ARM::VMLAslv8i16), 0,
                      1/*#VTs*/, MVT::v8i16, 6/*#Ops*/, 3, 2, 0, 4, 5, 6, 
                  // Src: (add:v8i16 (mul:v8i16 (NEONvduplane:v8i16 DPR_8:v4i16:$Vm, (imm:i32):$lane), QPR:v8i16:$Vn), QPR:v8i16:$src1) - Complexity = 12
                  // Dst: (VMLAslv8i16:v8i16 QPR:v8i16:$src1, QPR:v8i16:$Vn, DPR_8:v4i16:$Vm, (imm:i32):$lane)
/*6435*/        0, /*End of Scope*/
/*6436*/      /*Scope*/ 49, /*->6486*/
/*6437*/        OPC_RecordChild0, // #0 = $src1
/*6438*/        OPC_MoveChild, 1,
/*6440*/        OPC_CheckOpcode, TARGET_VAL(ISD::MUL),
/*6443*/        OPC_MoveChild, 0,
/*6445*/        OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*6448*/        OPC_RecordChild0, // #1 = $Vm
/*6449*/        OPC_CheckChild0Type, MVT::v2i32,
/*6451*/        OPC_RecordChild1, // #2 = $lane
/*6452*/        OPC_MoveChild, 1,
/*6454*/        OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*6457*/        OPC_MoveParent,
/*6458*/        OPC_MoveParent,
/*6459*/        OPC_RecordChild1, // #3 = $Vn
/*6460*/        OPC_MoveParent,
/*6461*/        OPC_CheckType, MVT::v4i32,
/*6463*/        OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*6465*/        OPC_EmitConvertToTarget, 2,
/*6467*/        OPC_EmitInteger, MVT::i32, 14, 
/*6470*/        OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*6473*/        OPC_MorphNodeTo, TARGET_VAL(ARM::VMLAslv4i32), 0,
                    1/*#VTs*/, MVT::v4i32, 6/*#Ops*/, 0, 3, 1, 4, 5, 6, 
                // Src: (add:v4i32 QPR:v4i32:$src1, (mul:v4i32 (NEONvduplane:v4i32 DPR_VFP2:v2i32:$Vm, (imm:i32):$lane), QPR:v4i32:$Vn)) - Complexity = 12
                // Dst: (VMLAslv4i32:v4i32 QPR:v4i32:$src1, QPR:v4i32:$Vn, DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)
/*6486*/      /*Scope*/ 39|128,2/*295*/, /*->6783*/
/*6488*/        OPC_MoveChild, 0,
/*6490*/        OPC_SwitchOpcode /*3 cases */, 92, TARGET_VAL(ISD::MUL),// ->6586
/*6494*/          OPC_Scope, 44, /*->6540*/ // 2 children in Scope
/*6496*/            OPC_RecordChild0, // #0 = $Vn
/*6497*/            OPC_MoveChild, 1,
/*6499*/            OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*6502*/            OPC_RecordChild0, // #1 = $Vm
/*6503*/            OPC_CheckChild0Type, MVT::v2i32,
/*6505*/            OPC_RecordChild1, // #2 = $lane
/*6506*/            OPC_MoveChild, 1,
/*6508*/            OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*6511*/            OPC_MoveParent,
/*6512*/            OPC_MoveParent,
/*6513*/            OPC_MoveParent,
/*6514*/            OPC_RecordChild1, // #3 = $src1
/*6515*/            OPC_CheckType, MVT::v4i32,
/*6517*/            OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*6519*/            OPC_EmitConvertToTarget, 2,
/*6521*/            OPC_EmitInteger, MVT::i32, 14, 
/*6524*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*6527*/            OPC_MorphNodeTo, TARGET_VAL(ARM::VMLAslv4i32), 0,
                        1/*#VTs*/, MVT::v4i32, 6/*#Ops*/, 3, 0, 1, 4, 5, 6, 
                    // Src: (add:v4i32 (mul:v4i32 QPR:v4i32:$Vn, (NEONvduplane:v4i32 DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)), QPR:v4i32:$src1) - Complexity = 12
                    // Dst: (VMLAslv4i32:v4i32 QPR:v4i32:$src1, QPR:v4i32:$Vn, DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)
/*6540*/          /*Scope*/ 44, /*->6585*/
/*6541*/            OPC_MoveChild, 0,
/*6543*/            OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*6546*/            OPC_RecordChild0, // #0 = $Vm
/*6547*/            OPC_CheckChild0Type, MVT::v2i32,
/*6549*/            OPC_RecordChild1, // #1 = $lane
/*6550*/            OPC_MoveChild, 1,
/*6552*/            OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*6555*/            OPC_MoveParent,
/*6556*/            OPC_MoveParent,
/*6557*/            OPC_RecordChild1, // #2 = $Vn
/*6558*/            OPC_MoveParent,
/*6559*/            OPC_RecordChild1, // #3 = $src1
/*6560*/            OPC_CheckType, MVT::v4i32,
/*6562*/            OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*6564*/            OPC_EmitConvertToTarget, 1,
/*6566*/            OPC_EmitInteger, MVT::i32, 14, 
/*6569*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*6572*/            OPC_MorphNodeTo, TARGET_VAL(ARM::VMLAslv4i32), 0,
                        1/*#VTs*/, MVT::v4i32, 6/*#Ops*/, 3, 2, 0, 4, 5, 6, 
                    // Src: (add:v4i32 (mul:v4i32 (NEONvduplane:v4i32 DPR_VFP2:v2i32:$Vm, (imm:i32):$lane), QPR:v4i32:$Vn), QPR:v4i32:$src1) - Complexity = 12
                    // Dst: (VMLAslv4i32:v4i32 QPR:v4i32:$src1, QPR:v4i32:$Vn, DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)
/*6585*/          0, /*End of Scope*/
/*6586*/        /*SwitchOpcode*/ 95, TARGET_VAL(ARMISD::VMULLs),// ->6684
/*6589*/          OPC_RecordChild0, // #0 = $Vn
/*6590*/          OPC_Scope, 45, /*->6637*/ // 2 children in Scope
/*6592*/            OPC_CheckChild0Type, MVT::v4i16,
/*6594*/            OPC_MoveChild, 1,
/*6596*/            OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*6599*/            OPC_RecordChild0, // #1 = $Vm
/*6600*/            OPC_CheckChild0Type, MVT::v4i16,
/*6602*/            OPC_RecordChild1, // #2 = $lane
/*6603*/            OPC_MoveChild, 1,
/*6605*/            OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*6608*/            OPC_MoveParent,
/*6609*/            OPC_MoveParent,
/*6610*/            OPC_MoveParent,
/*6611*/            OPC_RecordChild1, // #3 = $src1
/*6612*/            OPC_CheckType, MVT::v4i32,
/*6614*/            OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*6616*/            OPC_EmitConvertToTarget, 2,
/*6618*/            OPC_EmitInteger, MVT::i32, 14, 
/*6621*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*6624*/            OPC_MorphNodeTo, TARGET_VAL(ARM::VMLALslsv4i16), 0,
                        1/*#VTs*/, MVT::v4i32, 6/*#Ops*/, 3, 0, 1, 4, 5, 6, 
                    // Src: (add:v4i32 (NEONvmulls:v4i32 DPR:v4i16:$Vn, (NEONvduplane:v4i16 DPR_8:v4i16:$Vm, (imm:i32):$lane)), QPR:v4i32:$src1) - Complexity = 12
                    // Dst: (VMLALslsv4i16:v4i32 QPR:v4i32:$src1, DPR:v4i16:$Vn, DPR_8:v4i16:$Vm, (imm:i32):$lane)
/*6637*/          /*Scope*/ 45, /*->6683*/
/*6638*/            OPC_CheckChild0Type, MVT::v2i32,
/*6640*/            OPC_MoveChild, 1,
/*6642*/            OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*6645*/            OPC_RecordChild0, // #1 = $Vm
/*6646*/            OPC_CheckChild0Type, MVT::v2i32,
/*6648*/            OPC_RecordChild1, // #2 = $lane
/*6649*/            OPC_MoveChild, 1,
/*6651*/            OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*6654*/            OPC_MoveParent,
/*6655*/            OPC_MoveParent,
/*6656*/            OPC_MoveParent,
/*6657*/            OPC_RecordChild1, // #3 = $src1
/*6658*/            OPC_CheckType, MVT::v2i64,
/*6660*/            OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*6662*/            OPC_EmitConvertToTarget, 2,
/*6664*/            OPC_EmitInteger, MVT::i32, 14, 
/*6667*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*6670*/            OPC_MorphNodeTo, TARGET_VAL(ARM::VMLALslsv2i32), 0,
                        1/*#VTs*/, MVT::v2i64, 6/*#Ops*/, 3, 0, 1, 4, 5, 6, 
                    // Src: (add:v2i64 (NEONvmulls:v2i64 DPR:v2i32:$Vn, (NEONvduplane:v2i32 DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)), QPR:v2i64:$src1) - Complexity = 12
                    // Dst: (VMLALslsv2i32:v2i64 QPR:v2i64:$src1, DPR:v2i32:$Vn, DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)
/*6683*/          0, /*End of Scope*/
/*6684*/        /*SwitchOpcode*/ 95, TARGET_VAL(ARMISD::VMULLu),// ->6782
/*6687*/          OPC_RecordChild0, // #0 = $Vn
/*6688*/          OPC_Scope, 45, /*->6735*/ // 2 children in Scope
/*6690*/            OPC_CheckChild0Type, MVT::v4i16,
/*6692*/            OPC_MoveChild, 1,
/*6694*/            OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*6697*/            OPC_RecordChild0, // #1 = $Vm
/*6698*/            OPC_CheckChild0Type, MVT::v4i16,
/*6700*/            OPC_RecordChild1, // #2 = $lane
/*6701*/            OPC_MoveChild, 1,
/*6703*/            OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*6706*/            OPC_MoveParent,
/*6707*/            OPC_MoveParent,
/*6708*/            OPC_MoveParent,
/*6709*/            OPC_RecordChild1, // #3 = $src1
/*6710*/            OPC_CheckType, MVT::v4i32,
/*6712*/            OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*6714*/            OPC_EmitConvertToTarget, 2,
/*6716*/            OPC_EmitInteger, MVT::i32, 14, 
/*6719*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*6722*/            OPC_MorphNodeTo, TARGET_VAL(ARM::VMLALsluv4i16), 0,
                        1/*#VTs*/, MVT::v4i32, 6/*#Ops*/, 3, 0, 1, 4, 5, 6, 
                    // Src: (add:v4i32 (NEONvmullu:v4i32 DPR:v4i16:$Vn, (NEONvduplane:v4i16 DPR_8:v4i16:$Vm, (imm:i32):$lane)), QPR:v4i32:$src1) - Complexity = 12
                    // Dst: (VMLALsluv4i16:v4i32 QPR:v4i32:$src1, DPR:v4i16:$Vn, DPR_8:v4i16:$Vm, (imm:i32):$lane)
/*6735*/          /*Scope*/ 45, /*->6781*/
/*6736*/            OPC_CheckChild0Type, MVT::v2i32,
/*6738*/            OPC_MoveChild, 1,
/*6740*/            OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*6743*/            OPC_RecordChild0, // #1 = $Vm
/*6744*/            OPC_CheckChild0Type, MVT::v2i32,
/*6746*/            OPC_RecordChild1, // #2 = $lane
/*6747*/            OPC_MoveChild, 1,
/*6749*/            OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*6752*/            OPC_MoveParent,
/*6753*/            OPC_MoveParent,
/*6754*/            OPC_MoveParent,
/*6755*/            OPC_RecordChild1, // #3 = $src1
/*6756*/            OPC_CheckType, MVT::v2i64,
/*6758*/            OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*6760*/            OPC_EmitConvertToTarget, 2,
/*6762*/            OPC_EmitInteger, MVT::i32, 14, 
/*6765*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*6768*/            OPC_MorphNodeTo, TARGET_VAL(ARM::VMLALsluv2i32), 0,
                        1/*#VTs*/, MVT::v2i64, 6/*#Ops*/, 3, 0, 1, 4, 5, 6, 
                    // Src: (add:v2i64 (NEONvmullu:v2i64 DPR:v2i32:$Vn, (NEONvduplane:v2i32 DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)), QPR:v2i64:$src1) - Complexity = 12
                    // Dst: (VMLALsluv2i32:v2i64 QPR:v2i64:$src1, DPR:v2i32:$Vn, DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)
/*6781*/          0, /*End of Scope*/
/*6782*/        0, // EndSwitchOpcode
/*6783*/      /*Scope*/ 53|128,1/*181*/, /*->6966*/
/*6785*/        OPC_RecordChild0, // #0 = $src1
/*6786*/        OPC_MoveChild, 1,
/*6788*/        OPC_CheckOpcode, TARGET_VAL(ISD::MUL),
/*6791*/        OPC_Scope, 113, /*->6906*/ // 2 children in Scope
/*6793*/          OPC_RecordChild0, // #1 = $src2
/*6794*/          OPC_MoveChild, 1,
/*6796*/          OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*6799*/          OPC_RecordChild0, // #2 = $src3
/*6800*/          OPC_Scope, 51, /*->6853*/ // 2 children in Scope
/*6802*/            OPC_CheckChild0Type, MVT::v8i16,
/*6804*/            OPC_RecordChild1, // #3 = $lane
/*6805*/            OPC_MoveChild, 1,
/*6807*/            OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*6810*/            OPC_MoveParent,
/*6811*/            OPC_MoveParent,
/*6812*/            OPC_MoveParent,
/*6813*/            OPC_CheckType, MVT::v8i16,
/*6815*/            OPC_EmitConvertToTarget, 3,
/*6817*/            OPC_EmitNodeXForm, 3, 4, // DSubReg_i16_reg
/*6820*/            OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                        1/*#VTs*/, MVT::v4i16, 2/*#Ops*/, 2, 5,  // Results = #6
/*6829*/            OPC_EmitConvertToTarget, 3,
/*6831*/            OPC_EmitNodeXForm, 4, 7, // SubReg_i16_lane
/*6834*/            OPC_EmitInteger, MVT::i32, 14, 
/*6837*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*6840*/            OPC_MorphNodeTo, TARGET_VAL(ARM::VMLAslv8i16), 0,
                        1/*#VTs*/, MVT::v8i16, 6/*#Ops*/, 0, 1, 6, 8, 9, 10, 
                    // Src: (add:v8i16 QPR:v8i16:$src1, (mul:v8i16 QPR:v8i16:$src2, (NEONvduplane:v8i16 QPR:v8i16:$src3, (imm:i32):$lane))) - Complexity = 12
                    // Dst: (VMLAslv8i16:v8i16 QPR:v8i16:$src1, QPR:v8i16:$src2, (EXTRACT_SUBREG:v4i16 QPR:v8i16:$src3, (DSubReg_i16_reg:i32 (imm:i32):$lane)), (SubReg_i16_lane:i32 (imm:i32):$lane))
/*6853*/          /*Scope*/ 51, /*->6905*/
/*6854*/            OPC_CheckChild0Type, MVT::v4i32,
/*6856*/            OPC_RecordChild1, // #3 = $lane
/*6857*/            OPC_MoveChild, 1,
/*6859*/            OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*6862*/            OPC_MoveParent,
/*6863*/            OPC_MoveParent,
/*6864*/            OPC_MoveParent,
/*6865*/            OPC_CheckType, MVT::v4i32,
/*6867*/            OPC_EmitConvertToTarget, 3,
/*6869*/            OPC_EmitNodeXForm, 5, 4, // DSubReg_i32_reg
/*6872*/            OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                        1/*#VTs*/, MVT::v2i32, 2/*#Ops*/, 2, 5,  // Results = #6
/*6881*/            OPC_EmitConvertToTarget, 3,
/*6883*/            OPC_EmitNodeXForm, 6, 7, // SubReg_i32_lane
/*6886*/            OPC_EmitInteger, MVT::i32, 14, 
/*6889*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*6892*/            OPC_MorphNodeTo, TARGET_VAL(ARM::VMLAslv4i32), 0,
                        1/*#VTs*/, MVT::v4i32, 6/*#Ops*/, 0, 1, 6, 8, 9, 10, 
                    // Src: (add:v4i32 QPR:v4i32:$src1, (mul:v4i32 QPR:v4i32:$src2, (NEONvduplane:v4i32 QPR:v4i32:$src3, (imm:i32):$lane))) - Complexity = 12
                    // Dst: (VMLAslv4i32:v4i32 QPR:v4i32:$src1, QPR:v4i32:$src2, (EXTRACT_SUBREG:v2i32 QPR:v4i32:$src3, (DSubReg_i32_reg:i32 (imm:i32):$lane)), (SubReg_i32_lane:i32 (imm:i32):$lane))
/*6905*/          0, /*End of Scope*/
/*6906*/        /*Scope*/ 58, /*->6965*/
/*6907*/          OPC_MoveChild, 0,
/*6909*/          OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*6912*/          OPC_RecordChild0, // #1 = $src3
/*6913*/          OPC_CheckChild0Type, MVT::v8i16,
/*6915*/          OPC_RecordChild1, // #2 = $lane
/*6916*/          OPC_MoveChild, 1,
/*6918*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*6921*/          OPC_MoveParent,
/*6922*/          OPC_MoveParent,
/*6923*/          OPC_RecordChild1, // #3 = $src2
/*6924*/          OPC_MoveParent,
/*6925*/          OPC_CheckType, MVT::v8i16,
/*6927*/          OPC_EmitConvertToTarget, 2,
/*6929*/          OPC_EmitNodeXForm, 3, 4, // DSubReg_i16_reg
/*6932*/          OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      1/*#VTs*/, MVT::v4i16, 2/*#Ops*/, 1, 5,  // Results = #6
/*6941*/          OPC_EmitConvertToTarget, 2,
/*6943*/          OPC_EmitNodeXForm, 4, 7, // SubReg_i16_lane
/*6946*/          OPC_EmitInteger, MVT::i32, 14, 
/*6949*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*6952*/          OPC_MorphNodeTo, TARGET_VAL(ARM::VMLAslv8i16), 0,
                      1/*#VTs*/, MVT::v8i16, 6/*#Ops*/, 0, 3, 6, 8, 9, 10, 
                  // Src: (add:v8i16 QPR:v8i16:$src1, (mul:v8i16 (NEONvduplane:v8i16 QPR:v8i16:$src3, (imm:i32):$lane), QPR:v8i16:$src2)) - Complexity = 12
                  // Dst: (VMLAslv8i16:v8i16 QPR:v8i16:$src1, QPR:v8i16:$src2, (EXTRACT_SUBREG:v4i16 QPR:v8i16:$src3, (DSubReg_i16_reg:i32 (imm:i32):$lane)), (SubReg_i16_lane:i32 (imm:i32):$lane))
/*6965*/        0, /*End of Scope*/
/*6966*/      /*Scope*/ 127, /*->7094*/
/*6967*/        OPC_MoveChild, 0,
/*6969*/        OPC_CheckOpcode, TARGET_VAL(ISD::MUL),
/*6972*/        OPC_Scope, 59, /*->7033*/ // 2 children in Scope
/*6974*/          OPC_RecordChild0, // #0 = $src2
/*6975*/          OPC_MoveChild, 1,
/*6977*/          OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*6980*/          OPC_RecordChild0, // #1 = $src3
/*6981*/          OPC_CheckChild0Type, MVT::v8i16,
/*6983*/          OPC_RecordChild1, // #2 = $lane
/*6984*/          OPC_MoveChild, 1,
/*6986*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*6989*/          OPC_MoveParent,
/*6990*/          OPC_MoveParent,
/*6991*/          OPC_MoveParent,
/*6992*/          OPC_RecordChild1, // #3 = $src1
/*6993*/          OPC_CheckType, MVT::v8i16,
/*6995*/          OPC_EmitConvertToTarget, 2,
/*6997*/          OPC_EmitNodeXForm, 3, 4, // DSubReg_i16_reg
/*7000*/          OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      1/*#VTs*/, MVT::v4i16, 2/*#Ops*/, 1, 5,  // Results = #6
/*7009*/          OPC_EmitConvertToTarget, 2,
/*7011*/          OPC_EmitNodeXForm, 4, 7, // SubReg_i16_lane
/*7014*/          OPC_EmitInteger, MVT::i32, 14, 
/*7017*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*7020*/          OPC_MorphNodeTo, TARGET_VAL(ARM::VMLAslv8i16), 0,
                      1/*#VTs*/, MVT::v8i16, 6/*#Ops*/, 3, 0, 6, 8, 9, 10, 
                  // Src: (add:v8i16 (mul:v8i16 QPR:v8i16:$src2, (NEONvduplane:v8i16 QPR:v8i16:$src3, (imm:i32):$lane)), QPR:v8i16:$src1) - Complexity = 12
                  // Dst: (VMLAslv8i16:v8i16 QPR:v8i16:$src1, QPR:v8i16:$src2, (EXTRACT_SUBREG:v4i16 QPR:v8i16:$src3, (DSubReg_i16_reg:i32 (imm:i32):$lane)), (SubReg_i16_lane:i32 (imm:i32):$lane))
/*7033*/        /*Scope*/ 59, /*->7093*/
/*7034*/          OPC_MoveChild, 0,
/*7036*/          OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*7039*/          OPC_RecordChild0, // #0 = $src3
/*7040*/          OPC_CheckChild0Type, MVT::v8i16,
/*7042*/          OPC_RecordChild1, // #1 = $lane
/*7043*/          OPC_MoveChild, 1,
/*7045*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*7048*/          OPC_MoveParent,
/*7049*/          OPC_MoveParent,
/*7050*/          OPC_RecordChild1, // #2 = $src2
/*7051*/          OPC_MoveParent,
/*7052*/          OPC_RecordChild1, // #3 = $src1
/*7053*/          OPC_CheckType, MVT::v8i16,
/*7055*/          OPC_EmitConvertToTarget, 1,
/*7057*/          OPC_EmitNodeXForm, 3, 4, // DSubReg_i16_reg
/*7060*/          OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      1/*#VTs*/, MVT::v4i16, 2/*#Ops*/, 0, 5,  // Results = #6
/*7069*/          OPC_EmitConvertToTarget, 1,
/*7071*/          OPC_EmitNodeXForm, 4, 7, // SubReg_i16_lane
/*7074*/          OPC_EmitInteger, MVT::i32, 14, 
/*7077*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*7080*/          OPC_MorphNodeTo, TARGET_VAL(ARM::VMLAslv8i16), 0,
                      1/*#VTs*/, MVT::v8i16, 6/*#Ops*/, 3, 2, 6, 8, 9, 10, 
                  // Src: (add:v8i16 (mul:v8i16 (NEONvduplane:v8i16 QPR:v8i16:$src3, (imm:i32):$lane), QPR:v8i16:$src2), QPR:v8i16:$src1) - Complexity = 12
                  // Dst: (VMLAslv8i16:v8i16 QPR:v8i16:$src1, QPR:v8i16:$src2, (EXTRACT_SUBREG:v4i16 QPR:v8i16:$src3, (DSubReg_i16_reg:i32 (imm:i32):$lane)), (SubReg_i16_lane:i32 (imm:i32):$lane))
/*7093*/        0, /*End of Scope*/
/*7094*/      /*Scope*/ 64, /*->7159*/
/*7095*/        OPC_RecordChild0, // #0 = $src1
/*7096*/        OPC_MoveChild, 1,
/*7098*/        OPC_CheckOpcode, TARGET_VAL(ISD::MUL),
/*7101*/        OPC_MoveChild, 0,
/*7103*/        OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*7106*/        OPC_RecordChild0, // #1 = $src3
/*7107*/        OPC_CheckChild0Type, MVT::v4i32,
/*7109*/        OPC_RecordChild1, // #2 = $lane
/*7110*/        OPC_MoveChild, 1,
/*7112*/        OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*7115*/        OPC_MoveParent,
/*7116*/        OPC_MoveParent,
/*7117*/        OPC_RecordChild1, // #3 = $src2
/*7118*/        OPC_MoveParent,
/*7119*/        OPC_CheckType, MVT::v4i32,
/*7121*/        OPC_EmitConvertToTarget, 2,
/*7123*/        OPC_EmitNodeXForm, 5, 4, // DSubReg_i32_reg
/*7126*/        OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                    1/*#VTs*/, MVT::v2i32, 2/*#Ops*/, 1, 5,  // Results = #6
/*7135*/        OPC_EmitConvertToTarget, 2,
/*7137*/        OPC_EmitNodeXForm, 6, 7, // SubReg_i32_lane
/*7140*/        OPC_EmitInteger, MVT::i32, 14, 
/*7143*/        OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*7146*/        OPC_MorphNodeTo, TARGET_VAL(ARM::VMLAslv4i32), 0,
                    1/*#VTs*/, MVT::v4i32, 6/*#Ops*/, 0, 3, 6, 8, 9, 10, 
                // Src: (add:v4i32 QPR:v4i32:$src1, (mul:v4i32 (NEONvduplane:v4i32 QPR:v4i32:$src3, (imm:i32):$lane), QPR:v4i32:$src2)) - Complexity = 12
                // Dst: (VMLAslv4i32:v4i32 QPR:v4i32:$src1, QPR:v4i32:$src2, (EXTRACT_SUBREG:v2i32 QPR:v4i32:$src3, (DSubReg_i32_reg:i32 (imm:i32):$lane)), (SubReg_i32_lane:i32 (imm:i32):$lane))
/*7159*/      /*Scope*/ 127, /*->7287*/
/*7160*/        OPC_MoveChild, 0,
/*7162*/        OPC_CheckOpcode, TARGET_VAL(ISD::MUL),
/*7165*/        OPC_Scope, 59, /*->7226*/ // 2 children in Scope
/*7167*/          OPC_RecordChild0, // #0 = $src2
/*7168*/          OPC_MoveChild, 1,
/*7170*/          OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*7173*/          OPC_RecordChild0, // #1 = $src3
/*7174*/          OPC_CheckChild0Type, MVT::v4i32,
/*7176*/          OPC_RecordChild1, // #2 = $lane
/*7177*/          OPC_MoveChild, 1,
/*7179*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*7182*/          OPC_MoveParent,
/*7183*/          OPC_MoveParent,
/*7184*/          OPC_MoveParent,
/*7185*/          OPC_RecordChild1, // #3 = $src1
/*7186*/          OPC_CheckType, MVT::v4i32,
/*7188*/          OPC_EmitConvertToTarget, 2,
/*7190*/          OPC_EmitNodeXForm, 5, 4, // DSubReg_i32_reg
/*7193*/          OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      1/*#VTs*/, MVT::v2i32, 2/*#Ops*/, 1, 5,  // Results = #6
/*7202*/          OPC_EmitConvertToTarget, 2,
/*7204*/          OPC_EmitNodeXForm, 6, 7, // SubReg_i32_lane
/*7207*/          OPC_EmitInteger, MVT::i32, 14, 
/*7210*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*7213*/          OPC_MorphNodeTo, TARGET_VAL(ARM::VMLAslv4i32), 0,
                      1/*#VTs*/, MVT::v4i32, 6/*#Ops*/, 3, 0, 6, 8, 9, 10, 
                  // Src: (add:v4i32 (mul:v4i32 QPR:v4i32:$src2, (NEONvduplane:v4i32 QPR:v4i32:$src3, (imm:i32):$lane)), QPR:v4i32:$src1) - Complexity = 12
                  // Dst: (VMLAslv4i32:v4i32 QPR:v4i32:$src1, QPR:v4i32:$src2, (EXTRACT_SUBREG:v2i32 QPR:v4i32:$src3, (DSubReg_i32_reg:i32 (imm:i32):$lane)), (SubReg_i32_lane:i32 (imm:i32):$lane))
/*7226*/        /*Scope*/ 59, /*->7286*/
/*7227*/          OPC_MoveChild, 0,
/*7229*/          OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*7232*/          OPC_RecordChild0, // #0 = $src3
/*7233*/          OPC_CheckChild0Type, MVT::v4i32,
/*7235*/          OPC_RecordChild1, // #1 = $lane
/*7236*/          OPC_MoveChild, 1,
/*7238*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*7241*/          OPC_MoveParent,
/*7242*/          OPC_MoveParent,
/*7243*/          OPC_RecordChild1, // #2 = $src2
/*7244*/          OPC_MoveParent,
/*7245*/          OPC_RecordChild1, // #3 = $src1
/*7246*/          OPC_CheckType, MVT::v4i32,
/*7248*/          OPC_EmitConvertToTarget, 1,
/*7250*/          OPC_EmitNodeXForm, 5, 4, // DSubReg_i32_reg
/*7253*/          OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      1/*#VTs*/, MVT::v2i32, 2/*#Ops*/, 0, 5,  // Results = #6
/*7262*/          OPC_EmitConvertToTarget, 1,
/*7264*/          OPC_EmitNodeXForm, 6, 7, // SubReg_i32_lane
/*7267*/          OPC_EmitInteger, MVT::i32, 14, 
/*7270*/          OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*7273*/          OPC_MorphNodeTo, TARGET_VAL(ARM::VMLAslv4i32), 0,
                      1/*#VTs*/, MVT::v4i32, 6/*#Ops*/, 3, 2, 6, 8, 9, 10, 
                  // Src: (add:v4i32 (mul:v4i32 (NEONvduplane:v4i32 QPR:v4i32:$src3, (imm:i32):$lane), QPR:v4i32:$src2), QPR:v4i32:$src1) - Complexity = 12
                  // Dst: (VMLAslv4i32:v4i32 QPR:v4i32:$src1, QPR:v4i32:$src2, (EXTRACT_SUBREG:v2i32 QPR:v4i32:$src3, (DSubReg_i32_reg:i32 (imm:i32):$lane)), (SubReg_i32_lane:i32 (imm:i32):$lane))
/*7286*/        0, /*End of Scope*/
/*7287*/      /*Scope*/ 116|128,2/*372*/, /*->7661*/
/*7289*/        OPC_RecordChild0, // #0 = $src1
/*7290*/        OPC_MoveChild, 1,
/*7292*/        OPC_CheckOpcode, TARGET_VAL(ISD::INTRINSIC_WO_CHAIN),
/*7295*/        OPC_Scope, 52|128,1/*180*/, /*->7478*/ // 2 children in Scope
/*7298*/          OPC_CheckChild0Integer, 110|128,1/*238*/, 
/*7301*/          OPC_RecordChild1, // #1 = $Vn
/*7302*/          OPC_Scope, 28, /*->7332*/ // 6 children in Scope
/*7304*/            OPC_CheckChild1Type, MVT::v8i8,
/*7306*/            OPC_RecordChild2, // #2 = $Vm
/*7307*/            OPC_CheckChild2Type, MVT::v8i8,
/*7309*/            OPC_MoveParent,
/*7310*/            OPC_CheckType, MVT::v8i8,
/*7312*/            OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*7314*/            OPC_EmitInteger, MVT::i32, 14, 
/*7317*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*7320*/            OPC_MorphNodeTo, TARGET_VAL(ARM::VABAsv8i8), 0,
                        1/*#VTs*/, MVT::v8i8, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                    // Src: (add:v8i8 DPR:v8i8:$src1, (intrinsic_wo_chain:v8i8 238:iPTR, DPR:v8i8:$Vn, DPR:v8i8:$Vm)) - Complexity = 11
                    // Dst: (VABAsv8i8:v8i8 DPR:v8i8:$src1, DPR:v8i8:$Vn, DPR:v8i8:$Vm)
/*7332*/          /*Scope*/ 28, /*->7361*/
/*7333*/            OPC_CheckChild1Type, MVT::v4i16,
/*7335*/            OPC_RecordChild2, // #2 = $Vm
/*7336*/            OPC_CheckChild2Type, MVT::v4i16,
/*7338*/            OPC_MoveParent,
/*7339*/            OPC_CheckType, MVT::v4i16,
/*7341*/            OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*7343*/            OPC_EmitInteger, MVT::i32, 14, 
/*7346*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*7349*/            OPC_MorphNodeTo, TARGET_VAL(ARM::VABAsv4i16), 0,
                        1/*#VTs*/, MVT::v4i16, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                    // Src: (add:v4i16 DPR:v4i16:$src1, (intrinsic_wo_chain:v4i16 238:iPTR, DPR:v4i16:$Vn, DPR:v4i16:$Vm)) - Complexity = 11
                    // Dst: (VABAsv4i16:v4i16 DPR:v4i16:$src1, DPR:v4i16:$Vn, DPR:v4i16:$Vm)
/*7361*/          /*Scope*/ 28, /*->7390*/
/*7362*/            OPC_CheckChild1Type, MVT::v2i32,
/*7364*/            OPC_RecordChild2, // #2 = $Vm
/*7365*/            OPC_CheckChild2Type, MVT::v2i32,
/*7367*/            OPC_MoveParent,
/*7368*/            OPC_CheckType, MVT::v2i32,
/*7370*/            OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*7372*/            OPC_EmitInteger, MVT::i32, 14, 
/*7375*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*7378*/            OPC_MorphNodeTo, TARGET_VAL(ARM::VABAsv2i32), 0,
                        1/*#VTs*/, MVT::v2i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                    // Src: (add:v2i32 DPR:v2i32:$src1, (intrinsic_wo_chain:v2i32 238:iPTR, DPR:v2i32:$Vn, DPR:v2i32:$Vm)) - Complexity = 11
                    // Dst: (VABAsv2i32:v2i32 DPR:v2i32:$src1, DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*7390*/          /*Scope*/ 28, /*->7419*/
/*7391*/            OPC_CheckChild1Type, MVT::v16i8,
/*7393*/            OPC_RecordChild2, // #2 = $Vm
/*7394*/            OPC_CheckChild2Type, MVT::v16i8,
/*7396*/            OPC_MoveParent,
/*7397*/            OPC_CheckType, MVT::v16i8,
/*7399*/            OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*7401*/            OPC_EmitInteger, MVT::i32, 14, 
/*7404*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*7407*/            OPC_MorphNodeTo, TARGET_VAL(ARM::VABAsv16i8), 0,
                        1/*#VTs*/, MVT::v16i8, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                    // Src: (add:v16i8 QPR:v16i8:$src1, (intrinsic_wo_chain:v16i8 238:iPTR, QPR:v16i8:$Vn, QPR:v16i8:$Vm)) - Complexity = 11
                    // Dst: (VABAsv16i8:v16i8 QPR:v16i8:$src1, QPR:v16i8:$Vn, QPR:v16i8:$Vm)
/*7419*/          /*Scope*/ 28, /*->7448*/
/*7420*/            OPC_CheckChild1Type, MVT::v8i16,
/*7422*/            OPC_RecordChild2, // #2 = $Vm
/*7423*/            OPC_CheckChild2Type, MVT::v8i16,
/*7425*/            OPC_MoveParent,
/*7426*/            OPC_CheckType, MVT::v8i16,
/*7428*/            OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*7430*/            OPC_EmitInteger, MVT::i32, 14, 
/*7433*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*7436*/            OPC_MorphNodeTo, TARGET_VAL(ARM::VABAsv8i16), 0,
                        1/*#VTs*/, MVT::v8i16, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                    // Src: (add:v8i16 QPR:v8i16:$src1, (intrinsic_wo_chain:v8i16 238:iPTR, QPR:v8i16:$Vn, QPR:v8i16:$Vm)) - Complexity = 11
                    // Dst: (VABAsv8i16:v8i16 QPR:v8i16:$src1, QPR:v8i16:$Vn, QPR:v8i16:$Vm)
/*7448*/          /*Scope*/ 28, /*->7477*/
/*7449*/            OPC_CheckChild1Type, MVT::v4i32,
/*7451*/            OPC_RecordChild2, // #2 = $Vm
/*7452*/            OPC_CheckChild2Type, MVT::v4i32,
/*7454*/            OPC_MoveParent,
/*7455*/            OPC_CheckType, MVT::v4i32,
/*7457*/            OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*7459*/            OPC_EmitInteger, MVT::i32, 14, 
/*7462*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*7465*/            OPC_MorphNodeTo, TARGET_VAL(ARM::VABAsv4i32), 0,
                        1/*#VTs*/, MVT::v4i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                    // Src: (add:v4i32 QPR:v4i32:$src1, (intrinsic_wo_chain:v4i32 238:iPTR, QPR:v4i32:$Vn, QPR:v4i32:$Vm)) - Complexity = 11
                    // Dst: (VABAsv4i32:v4i32 QPR:v4i32:$src1, QPR:v4i32:$Vn, QPR:v4i32:$Vm)
/*7477*/          0, /*End of Scope*/
/*7478*/        /*Scope*/ 52|128,1/*180*/, /*->7660*/
/*7480*/          OPC_CheckChild0Integer, 111|128,1/*239*/, 
/*7483*/          OPC_RecordChild1, // #1 = $Vn
/*7484*/          OPC_Scope, 28, /*->7514*/ // 6 children in Scope
/*7486*/            OPC_CheckChild1Type, MVT::v8i8,
/*7488*/            OPC_RecordChild2, // #2 = $Vm
/*7489*/            OPC_CheckChild2Type, MVT::v8i8,
/*7491*/            OPC_MoveParent,
/*7492*/            OPC_CheckType, MVT::v8i8,
/*7494*/            OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*7496*/            OPC_EmitInteger, MVT::i32, 14, 
/*7499*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*7502*/            OPC_MorphNodeTo, TARGET_VAL(ARM::VABAuv8i8), 0,
                        1/*#VTs*/, MVT::v8i8, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                    // Src: (add:v8i8 DPR:v8i8:$src1, (intrinsic_wo_chain:v8i8 239:iPTR, DPR:v8i8:$Vn, DPR:v8i8:$Vm)) - Complexity = 11
                    // Dst: (VABAuv8i8:v8i8 DPR:v8i8:$src1, DPR:v8i8:$Vn, DPR:v8i8:$Vm)
/*7514*/          /*Scope*/ 28, /*->7543*/
/*7515*/            OPC_CheckChild1Type, MVT::v4i16,
/*7517*/            OPC_RecordChild2, // #2 = $Vm
/*7518*/            OPC_CheckChild2Type, MVT::v4i16,
/*7520*/            OPC_MoveParent,
/*7521*/            OPC_CheckType, MVT::v4i16,
/*7523*/            OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*7525*/            OPC_EmitInteger, MVT::i32, 14, 
/*7528*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*7531*/            OPC_MorphNodeTo, TARGET_VAL(ARM::VABAuv4i16), 0,
                        1/*#VTs*/, MVT::v4i16, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                    // Src: (add:v4i16 DPR:v4i16:$src1, (intrinsic_wo_chain:v4i16 239:iPTR, DPR:v4i16:$Vn, DPR:v4i16:$Vm)) - Complexity = 11
                    // Dst: (VABAuv4i16:v4i16 DPR:v4i16:$src1, DPR:v4i16:$Vn, DPR:v4i16:$Vm)
/*7543*/          /*Scope*/ 28, /*->7572*/
/*7544*/            OPC_CheckChild1Type, MVT::v2i32,
/*7546*/            OPC_RecordChild2, // #2 = $Vm
/*7547*/            OPC_CheckChild2Type, MVT::v2i32,
/*7549*/            OPC_MoveParent,
/*7550*/            OPC_CheckType, MVT::v2i32,
/*7552*/            OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*7554*/            OPC_EmitInteger, MVT::i32, 14, 
/*7557*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*7560*/            OPC_MorphNodeTo, TARGET_VAL(ARM::VABAuv2i32), 0,
                        1/*#VTs*/, MVT::v2i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                    // Src: (add:v2i32 DPR:v2i32:$src1, (intrinsic_wo_chain:v2i32 239:iPTR, DPR:v2i32:$Vn, DPR:v2i32:$Vm)) - Complexity = 11
                    // Dst: (VABAuv2i32:v2i32 DPR:v2i32:$src1, DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*7572*/          /*Scope*/ 28, /*->7601*/
/*7573*/            OPC_CheckChild1Type, MVT::v16i8,
/*7575*/            OPC_RecordChild2, // #2 = $Vm
/*7576*/            OPC_CheckChild2Type, MVT::v16i8,
/*7578*/            OPC_MoveParent,
/*7579*/            OPC_CheckType, MVT::v16i8,
/*7581*/            OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*7583*/            OPC_EmitInteger, MVT::i32, 14, 
/*7586*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*7589*/            OPC_MorphNodeTo, TARGET_VAL(ARM::VABAuv16i8), 0,
                        1/*#VTs*/, MVT::v16i8, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                    // Src: (add:v16i8 QPR:v16i8:$src1, (intrinsic_wo_chain:v16i8 239:iPTR, QPR:v16i8:$Vn, QPR:v16i8:$Vm)) - Complexity = 11
                    // Dst: (VABAuv16i8:v16i8 QPR:v16i8:$src1, QPR:v16i8:$Vn, QPR:v16i8:$Vm)
/*7601*/          /*Scope*/ 28, /*->7630*/
/*7602*/            OPC_CheckChild1Type, MVT::v8i16,
/*7604*/            OPC_RecordChild2, // #2 = $Vm
/*7605*/            OPC_CheckChild2Type, MVT::v8i16,
/*7607*/            OPC_MoveParent,
/*7608*/            OPC_CheckType, MVT::v8i16,
/*7610*/            OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*7612*/            OPC_EmitInteger, MVT::i32, 14, 
/*7615*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*7618*/            OPC_MorphNodeTo, TARGET_VAL(ARM::VABAuv8i16), 0,
                        1/*#VTs*/, MVT::v8i16, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                    // Src: (add:v8i16 QPR:v8i16:$src1, (intrinsic_wo_chain:v8i16 239:iPTR, QPR:v8i16:$Vn, QPR:v8i16:$Vm)) - Complexity = 11
                    // Dst: (VABAuv8i16:v8i16 QPR:v8i16:$src1, QPR:v8i16:$Vn, QPR:v8i16:$Vm)
/*7630*/          /*Scope*/ 28, /*->7659*/
/*7631*/            OPC_CheckChild1Type, MVT::v4i32,
/*7633*/            OPC_RecordChild2, // #2 = $Vm
/*7634*/            OPC_CheckChild2Type, MVT::v4i32,
/*7636*/            OPC_MoveParent,
/*7637*/            OPC_CheckType, MVT::v4i32,
/*7639*/            OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*7641*/            OPC_EmitInteger, MVT::i32, 14, 
/*7644*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*7647*/            OPC_MorphNodeTo, TARGET_VAL(ARM::VABAuv4i32), 0,
                        1/*#VTs*/, MVT::v4i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                    // Src: (add:v4i32 QPR:v4i32:$src1, (intrinsic_wo_chain:v4i32 239:iPTR, QPR:v4i32:$Vn, QPR:v4i32:$Vm)) - Complexity = 11
                    // Dst: (VABAuv4i32:v4i32 QPR:v4i32:$src1, QPR:v4i32:$Vn, QPR:v4i32:$Vm)
/*7659*/          0, /*End of Scope*/
/*7660*/        0, /*End of Scope*/
/*7661*/      /*Scope*/ 90|128,4/*602*/, /*->8265*/
/*7663*/        OPC_MoveChild, 0,
/*7665*/        OPC_SwitchOpcode /*3 cases */, 122|128,2/*378*/, TARGET_VAL(ISD::INTRINSIC_WO_CHAIN),// ->8048
/*7670*/          OPC_Scope, 58|128,1/*186*/, /*->7859*/ // 2 children in Scope
/*7673*/            OPC_CheckChild0Integer, 110|128,1/*238*/, 
/*7676*/            OPC_RecordChild1, // #0 = $Vn
/*7677*/            OPC_Scope, 29, /*->7708*/ // 6 children in Scope
/*7679*/              OPC_CheckChild1Type, MVT::v8i8,
/*7681*/              OPC_RecordChild2, // #1 = $Vm
/*7682*/              OPC_CheckChild2Type, MVT::v8i8,
/*7684*/              OPC_MoveParent,
/*7685*/              OPC_RecordChild1, // #2 = $src1
/*7686*/              OPC_CheckType, MVT::v8i8,
/*7688*/              OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*7690*/              OPC_EmitInteger, MVT::i32, 14, 
/*7693*/              OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*7696*/              OPC_MorphNodeTo, TARGET_VAL(ARM::VABAsv8i8), 0,
                          1/*#VTs*/, MVT::v8i8, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                      // Src: (add:v8i8 (intrinsic_wo_chain:v8i8 238:iPTR, DPR:v8i8:$Vn, DPR:v8i8:$Vm), DPR:v8i8:$src1) - Complexity = 11
                      // Dst: (VABAsv8i8:v8i8 DPR:v8i8:$src1, DPR:v8i8:$Vn, DPR:v8i8:$Vm)
/*7708*/            /*Scope*/ 29, /*->7738*/
/*7709*/              OPC_CheckChild1Type, MVT::v4i16,
/*7711*/              OPC_RecordChild2, // #1 = $Vm
/*7712*/              OPC_CheckChild2Type, MVT::v4i16,
/*7714*/              OPC_MoveParent,
/*7715*/              OPC_RecordChild1, // #2 = $src1
/*7716*/              OPC_CheckType, MVT::v4i16,
/*7718*/              OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*7720*/              OPC_EmitInteger, MVT::i32, 14, 
/*7723*/              OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*7726*/              OPC_MorphNodeTo, TARGET_VAL(ARM::VABAsv4i16), 0,
                          1/*#VTs*/, MVT::v4i16, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                      // Src: (add:v4i16 (intrinsic_wo_chain:v4i16 238:iPTR, DPR:v4i16:$Vn, DPR:v4i16:$Vm), DPR:v4i16:$src1) - Complexity = 11
                      // Dst: (VABAsv4i16:v4i16 DPR:v4i16:$src1, DPR:v4i16:$Vn, DPR:v4i16:$Vm)
/*7738*/            /*Scope*/ 29, /*->7768*/
/*7739*/              OPC_CheckChild1Type, MVT::v2i32,
/*7741*/              OPC_RecordChild2, // #1 = $Vm
/*7742*/              OPC_CheckChild2Type, MVT::v2i32,
/*7744*/              OPC_MoveParent,
/*7745*/              OPC_RecordChild1, // #2 = $src1
/*7746*/              OPC_CheckType, MVT::v2i32,
/*7748*/              OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*7750*/              OPC_EmitInteger, MVT::i32, 14, 
/*7753*/              OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*7756*/              OPC_MorphNodeTo, TARGET_VAL(ARM::VABAsv2i32), 0,
                          1/*#VTs*/, MVT::v2i32, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                      // Src: (add:v2i32 (intrinsic_wo_chain:v2i32 238:iPTR, DPR:v2i32:$Vn, DPR:v2i32:$Vm), DPR:v2i32:$src1) - Complexity = 11
                      // Dst: (VABAsv2i32:v2i32 DPR:v2i32:$src1, DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*7768*/            /*Scope*/ 29, /*->7798*/
/*7769*/              OPC_CheckChild1Type, MVT::v16i8,
/*7771*/              OPC_RecordChild2, // #1 = $Vm
/*7772*/              OPC_CheckChild2Type, MVT::v16i8,
/*7774*/              OPC_MoveParent,
/*7775*/              OPC_RecordChild1, // #2 = $src1
/*7776*/              OPC_CheckType, MVT::v16i8,
/*7778*/              OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*7780*/              OPC_EmitInteger, MVT::i32, 14, 
/*7783*/              OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*7786*/              OPC_MorphNodeTo, TARGET_VAL(ARM::VABAsv16i8), 0,
                          1/*#VTs*/, MVT::v16i8, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                      // Src: (add:v16i8 (intrinsic_wo_chain:v16i8 238:iPTR, QPR:v16i8:$Vn, QPR:v16i8:$Vm), QPR:v16i8:$src1) - Complexity = 11
                      // Dst: (VABAsv16i8:v16i8 QPR:v16i8:$src1, QPR:v16i8:$Vn, QPR:v16i8:$Vm)
/*7798*/            /*Scope*/ 29, /*->7828*/
/*7799*/              OPC_CheckChild1Type, MVT::v8i16,
/*7801*/              OPC_RecordChild2, // #1 = $Vm
/*7802*/              OPC_CheckChild2Type, MVT::v8i16,
/*7804*/              OPC_MoveParent,
/*7805*/              OPC_RecordChild1, // #2 = $src1
/*7806*/              OPC_CheckType, MVT::v8i16,
/*7808*/              OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*7810*/              OPC_EmitInteger, MVT::i32, 14, 
/*7813*/              OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*7816*/              OPC_MorphNodeTo, TARGET_VAL(ARM::VABAsv8i16), 0,
                          1/*#VTs*/, MVT::v8i16, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                      // Src: (add:v8i16 (intrinsic_wo_chain:v8i16 238:iPTR, QPR:v8i16:$Vn, QPR:v8i16:$Vm), QPR:v8i16:$src1) - Complexity = 11
                      // Dst: (VABAsv8i16:v8i16 QPR:v8i16:$src1, QPR:v8i16:$Vn, QPR:v8i16:$Vm)
/*7828*/            /*Scope*/ 29, /*->7858*/
/*7829*/              OPC_CheckChild1Type, MVT::v4i32,
/*7831*/              OPC_RecordChild2, // #1 = $Vm
/*7832*/              OPC_CheckChild2Type, MVT::v4i32,
/*7834*/              OPC_MoveParent,
/*7835*/              OPC_RecordChild1, // #2 = $src1
/*7836*/              OPC_CheckType, MVT::v4i32,
/*7838*/              OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*7840*/              OPC_EmitInteger, MVT::i32, 14, 
/*7843*/              OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*7846*/              OPC_MorphNodeTo, TARGET_VAL(ARM::VABAsv4i32), 0,
                          1/*#VTs*/, MVT::v4i32, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                      // Src: (add:v4i32 (intrinsic_wo_chain:v4i32 238:iPTR, QPR:v4i32:$Vn, QPR:v4i32:$Vm), QPR:v4i32:$src1) - Complexity = 11
                      // Dst: (VABAsv4i32:v4i32 QPR:v4i32:$src1, QPR:v4i32:$Vn, QPR:v4i32:$Vm)
/*7858*/            0, /*End of Scope*/
/*7859*/          /*Scope*/ 58|128,1/*186*/, /*->8047*/
/*7861*/            OPC_CheckChild0Integer, 111|128,1/*239*/, 
/*7864*/            OPC_RecordChild1, // #0 = $Vn
/*7865*/            OPC_Scope, 29, /*->7896*/ // 6 children in Scope
/*7867*/              OPC_CheckChild1Type, MVT::v8i8,
/*7869*/              OPC_RecordChild2, // #1 = $Vm
/*7870*/              OPC_CheckChild2Type, MVT::v8i8,
/*7872*/              OPC_MoveParent,
/*7873*/              OPC_RecordChild1, // #2 = $src1
/*7874*/              OPC_CheckType, MVT::v8i8,
/*7876*/              OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*7878*/              OPC_EmitInteger, MVT::i32, 14, 
/*7881*/              OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*7884*/              OPC_MorphNodeTo, TARGET_VAL(ARM::VABAuv8i8), 0,
                          1/*#VTs*/, MVT::v8i8, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                      // Src: (add:v8i8 (intrinsic_wo_chain:v8i8 239:iPTR, DPR:v8i8:$Vn, DPR:v8i8:$Vm), DPR:v8i8:$src1) - Complexity = 11
                      // Dst: (VABAuv8i8:v8i8 DPR:v8i8:$src1, DPR:v8i8:$Vn, DPR:v8i8:$Vm)
/*7896*/            /*Scope*/ 29, /*->7926*/
/*7897*/              OPC_CheckChild1Type, MVT::v4i16,
/*7899*/              OPC_RecordChild2, // #1 = $Vm
/*7900*/              OPC_CheckChild2Type, MVT::v4i16,
/*7902*/              OPC_MoveParent,
/*7903*/              OPC_RecordChild1, // #2 = $src1
/*7904*/              OPC_CheckType, MVT::v4i16,
/*7906*/              OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*7908*/              OPC_EmitInteger, MVT::i32, 14, 
/*7911*/              OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*7914*/              OPC_MorphNodeTo, TARGET_VAL(ARM::VABAuv4i16), 0,
                          1/*#VTs*/, MVT::v4i16, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                      // Src: (add:v4i16 (intrinsic_wo_chain:v4i16 239:iPTR, DPR:v4i16:$Vn, DPR:v4i16:$Vm), DPR:v4i16:$src1) - Complexity = 11
                      // Dst: (VABAuv4i16:v4i16 DPR:v4i16:$src1, DPR:v4i16:$Vn, DPR:v4i16:$Vm)
/*7926*/            /*Scope*/ 29, /*->7956*/
/*7927*/              OPC_CheckChild1Type, MVT::v2i32,
/*7929*/              OPC_RecordChild2, // #1 = $Vm
/*7930*/              OPC_CheckChild2Type, MVT::v2i32,
/*7932*/              OPC_MoveParent,
/*7933*/              OPC_RecordChild1, // #2 = $src1
/*7934*/              OPC_CheckType, MVT::v2i32,
/*7936*/              OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*7938*/              OPC_EmitInteger, MVT::i32, 14, 
/*7941*/              OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*7944*/              OPC_MorphNodeTo, TARGET_VAL(ARM::VABAuv2i32), 0,
                          1/*#VTs*/, MVT::v2i32, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                      // Src: (add:v2i32 (intrinsic_wo_chain:v2i32 239:iPTR, DPR:v2i32:$Vn, DPR:v2i32:$Vm), DPR:v2i32:$src1) - Complexity = 11
                      // Dst: (VABAuv2i32:v2i32 DPR:v2i32:$src1, DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*7956*/            /*Scope*/ 29, /*->7986*/
/*7957*/              OPC_CheckChild1Type, MVT::v16i8,
/*7959*/              OPC_RecordChild2, // #1 = $Vm
/*7960*/              OPC_CheckChild2Type, MVT::v16i8,
/*7962*/              OPC_MoveParent,
/*7963*/              OPC_RecordChild1, // #2 = $src1
/*7964*/              OPC_CheckType, MVT::v16i8,
/*7966*/              OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*7968*/              OPC_EmitInteger, MVT::i32, 14, 
/*7971*/              OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*7974*/              OPC_MorphNodeTo, TARGET_VAL(ARM::VABAuv16i8), 0,
                          1/*#VTs*/, MVT::v16i8, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                      // Src: (add:v16i8 (intrinsic_wo_chain:v16i8 239:iPTR, QPR:v16i8:$Vn, QPR:v16i8:$Vm), QPR:v16i8:$src1) - Complexity = 11
                      // Dst: (VABAuv16i8:v16i8 QPR:v16i8:$src1, QPR:v16i8:$Vn, QPR:v16i8:$Vm)
/*7986*/            /*Scope*/ 29, /*->8016*/
/*7987*/              OPC_CheckChild1Type, MVT::v8i16,
/*7989*/              OPC_RecordChild2, // #1 = $Vm
/*7990*/              OPC_CheckChild2Type, MVT::v8i16,
/*7992*/              OPC_MoveParent,
/*7993*/              OPC_RecordChild1, // #2 = $src1
/*7994*/              OPC_CheckType, MVT::v8i16,
/*7996*/              OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*7998*/              OPC_EmitInteger, MVT::i32, 14, 
/*8001*/              OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*8004*/              OPC_MorphNodeTo, TARGET_VAL(ARM::VABAuv8i16), 0,
                          1/*#VTs*/, MVT::v8i16, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                      // Src: (add:v8i16 (intrinsic_wo_chain:v8i16 239:iPTR, QPR:v8i16:$Vn, QPR:v8i16:$Vm), QPR:v8i16:$src1) - Complexity = 11
                      // Dst: (VABAuv8i16:v8i16 QPR:v8i16:$src1, QPR:v8i16:$Vn, QPR:v8i16:$Vm)
/*8016*/            /*Scope*/ 29, /*->8046*/
/*8017*/              OPC_CheckChild1Type, MVT::v4i32,
/*8019*/              OPC_RecordChild2, // #1 = $Vm
/*8020*/              OPC_CheckChild2Type, MVT::v4i32,
/*8022*/              OPC_MoveParent,
/*8023*/              OPC_RecordChild1, // #2 = $src1
/*8024*/              OPC_CheckType, MVT::v4i32,
/*8026*/              OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*8028*/              OPC_EmitInteger, MVT::i32, 14, 
/*8031*/              OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*8034*/              OPC_MorphNodeTo, TARGET_VAL(ARM::VABAuv4i32), 0,
                          1/*#VTs*/, MVT::v4i32, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                      // Src: (add:v4i32 (intrinsic_wo_chain:v4i32 239:iPTR, QPR:v4i32:$Vn, QPR:v4i32:$Vm), QPR:v4i32:$src1) - Complexity = 11
                      // Dst: (VABAuv4i32:v4i32 QPR:v4i32:$src1, QPR:v4i32:$Vn, QPR:v4i32:$Vm)
/*8046*/            0, /*End of Scope*/
/*8047*/          0, /*End of Scope*/
/*8048*/        /*SwitchOpcode*/ 105, TARGET_VAL(ISD::SIGN_EXTEND),// ->8156
/*8051*/          OPC_RecordChild0, // #0 = $Vn
/*8052*/          OPC_Scope, 33, /*->8087*/ // 3 children in Scope
/*8054*/            OPC_CheckChild0Type, MVT::v8i8,
/*8056*/            OPC_MoveParent,
/*8057*/            OPC_MoveChild, 1,
/*8059*/            OPC_CheckOpcode, TARGET_VAL(ISD::SIGN_EXTEND),
/*8062*/            OPC_RecordChild0, // #1 = $Vm
/*8063*/            OPC_CheckChild0Type, MVT::v8i8,
/*8065*/            OPC_MoveParent,
/*8066*/            OPC_CheckType, MVT::v8i16,
/*8068*/            OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*8070*/            OPC_EmitInteger, MVT::i32, 14, 
/*8073*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*8076*/            OPC_MorphNodeTo, TARGET_VAL(ARM::VADDLsv8i16), 0,
                        1/*#VTs*/, MVT::v8i16, 4/*#Ops*/, 0, 1, 2, 3, 
                    // Src: (add:v8i16 (sext:v8i16 DPR:v8i8:$Vn), (sext:v8i16 DPR:v8i8:$Vm)) - Complexity = 9
                    // Dst: (VADDLsv8i16:v8i16 DPR:v8i8:$Vn, DPR:v8i8:$Vm)
/*8087*/          /*Scope*/ 33, /*->8121*/
/*8088*/            OPC_CheckChild0Type, MVT::v4i16,
/*8090*/            OPC_MoveParent,
/*8091*/            OPC_MoveChild, 1,
/*8093*/            OPC_CheckOpcode, TARGET_VAL(ISD::SIGN_EXTEND),
/*8096*/            OPC_RecordChild0, // #1 = $Vm
/*8097*/            OPC_CheckChild0Type, MVT::v4i16,
/*8099*/            OPC_MoveParent,
/*8100*/            OPC_CheckType, MVT::v4i32,
/*8102*/            OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*8104*/            OPC_EmitInteger, MVT::i32, 14, 
/*8107*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*8110*/            OPC_MorphNodeTo, TARGET_VAL(ARM::VADDLsv4i32), 0,
                        1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                    // Src: (add:v4i32 (sext:v4i32 DPR:v4i16:$Vn), (sext:v4i32 DPR:v4i16:$Vm)) - Complexity = 9
                    // Dst: (VADDLsv4i32:v4i32 DPR:v4i16:$Vn, DPR:v4i16:$Vm)
/*8121*/          /*Scope*/ 33, /*->8155*/
/*8122*/            OPC_CheckChild0Type, MVT::v2i32,
/*8124*/            OPC_MoveParent,
/*8125*/            OPC_MoveChild, 1,
/*8127*/            OPC_CheckOpcode, TARGET_VAL(ISD::SIGN_EXTEND),
/*8130*/            OPC_RecordChild0, // #1 = $Vm
/*8131*/            OPC_CheckChild0Type, MVT::v2i32,
/*8133*/            OPC_MoveParent,
/*8134*/            OPC_CheckType, MVT::v2i64,
/*8136*/            OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*8138*/            OPC_EmitInteger, MVT::i32, 14, 
/*8141*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*8144*/            OPC_MorphNodeTo, TARGET_VAL(ARM::VADDLsv2i64), 0,
                        1/*#VTs*/, MVT::v2i64, 4/*#Ops*/, 0, 1, 2, 3, 
                    // Src: (add:v2i64 (sext:v2i64 DPR:v2i32:$Vn), (sext:v2i64 DPR:v2i32:$Vm)) - Complexity = 9
                    // Dst: (VADDLsv2i64:v2i64 DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*8155*/          0, /*End of Scope*/
/*8156*/        /*SwitchOpcode*/ 105, TARGET_VAL(ISD::ZERO_EXTEND),// ->8264
/*8159*/          OPC_RecordChild0, // #0 = $Vn
/*8160*/          OPC_Scope, 33, /*->8195*/ // 3 children in Scope
/*8162*/            OPC_CheckChild0Type, MVT::v8i8,
/*8164*/            OPC_MoveParent,
/*8165*/            OPC_MoveChild, 1,
/*8167*/            OPC_CheckOpcode, TARGET_VAL(ISD::ZERO_EXTEND),
/*8170*/            OPC_RecordChild0, // #1 = $Vm
/*8171*/            OPC_CheckChild0Type, MVT::v8i8,
/*8173*/            OPC_MoveParent,
/*8174*/            OPC_CheckType, MVT::v8i16,
/*8176*/            OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*8178*/            OPC_EmitInteger, MVT::i32, 14, 
/*8181*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*8184*/            OPC_MorphNodeTo, TARGET_VAL(ARM::VADDLuv8i16), 0,
                        1/*#VTs*/, MVT::v8i16, 4/*#Ops*/, 0, 1, 2, 3, 
                    // Src: (add:v8i16 (zext:v8i16 DPR:v8i8:$Vn), (zext:v8i16 DPR:v8i8:$Vm)) - Complexity = 9
                    // Dst: (VADDLuv8i16:v8i16 DPR:v8i8:$Vn, DPR:v8i8:$Vm)
/*8195*/          /*Scope*/ 33, /*->8229*/
/*8196*/            OPC_CheckChild0Type, MVT::v4i16,
/*8198*/            OPC_MoveParent,
/*8199*/            OPC_MoveChild, 1,
/*8201*/            OPC_CheckOpcode, TARGET_VAL(ISD::ZERO_EXTEND),
/*8204*/            OPC_RecordChild0, // #1 = $Vm
/*8205*/            OPC_CheckChild0Type, MVT::v4i16,
/*8207*/            OPC_MoveParent,
/*8208*/            OPC_CheckType, MVT::v4i32,
/*8210*/            OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*8212*/            OPC_EmitInteger, MVT::i32, 14, 
/*8215*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*8218*/            OPC_MorphNodeTo, TARGET_VAL(ARM::VADDLuv4i32), 0,
                        1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                    // Src: (add:v4i32 (zext:v4i32 DPR:v4i16:$Vn), (zext:v4i32 DPR:v4i16:$Vm)) - Complexity = 9
                    // Dst: (VADDLuv4i32:v4i32 DPR:v4i16:$Vn, DPR:v4i16:$Vm)
/*8229*/          /*Scope*/ 33, /*->8263*/
/*8230*/            OPC_CheckChild0Type, MVT::v2i32,
/*8232*/            OPC_MoveParent,
/*8233*/            OPC_MoveChild, 1,
/*8235*/            OPC_CheckOpcode, TARGET_VAL(ISD::ZERO_EXTEND),
/*8238*/            OPC_RecordChild0, // #1 = $Vm
/*8239*/            OPC_CheckChild0Type, MVT::v2i32,
/*8241*/            OPC_MoveParent,
/*8242*/            OPC_CheckType, MVT::v2i64,
/*8244*/            OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*8246*/            OPC_EmitInteger, MVT::i32, 14, 
/*8249*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*8252*/            OPC_MorphNodeTo, TARGET_VAL(ARM::VADDLuv2i64), 0,
                        1/*#VTs*/, MVT::v2i64, 4/*#Ops*/, 0, 1, 2, 3, 
                    // Src: (add:v2i64 (zext:v2i64 DPR:v2i32:$Vn), (zext:v2i64 DPR:v2i32:$Vm)) - Complexity = 9
                    // Dst: (VADDLuv2i64:v2i64 DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*8263*/          0, /*End of Scope*/
/*8264*/        0, // EndSwitchOpcode
/*8265*/      /*Scope*/ 65|128,6/*833*/, /*->9100*/
/*8267*/        OPC_RecordChild0, // #0 = $src1
/*8268*/        OPC_MoveChild, 1,
/*8270*/        OPC_SwitchOpcode /*4 cases */, 75|128,1/*203*/, TARGET_VAL(ARMISD::VSHRs),// ->8478
/*8275*/          OPC_RecordChild0, // #1 = $Vm
/*8276*/          OPC_RecordChild1, // #2 = $SIMM
/*8277*/          OPC_MoveChild, 1,
/*8279*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*8282*/          OPC_MoveParent,
/*8283*/          OPC_MoveParent,
/*8284*/          OPC_SwitchType /*8 cases */, 22, MVT::v8i8,// ->8309
/*8287*/            OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*8289*/            OPC_EmitConvertToTarget, 2,
/*8291*/            OPC_EmitInteger, MVT::i32, 14, 
/*8294*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*8297*/            OPC_MorphNodeTo, TARGET_VAL(ARM::VSRAsv8i8), 0,
                        1/*#VTs*/, MVT::v8i8, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                    // Src: (add:v8i8 DPR:v8i8:$src1, (NEONvshrs:v8i8 DPR:v8i8:$Vm, (imm:i32):$SIMM)) - Complexity = 9
                    // Dst: (VSRAsv8i8:v8i8 DPR:v8i8:$src1, DPR:v8i8:$Vm, (imm:i32):$SIMM)
/*8309*/          /*SwitchType*/ 22, MVT::v4i16,// ->8333
/*8311*/            OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*8313*/            OPC_EmitConvertToTarget, 2,
/*8315*/            OPC_EmitInteger, MVT::i32, 14, 
/*8318*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*8321*/            OPC_MorphNodeTo, TARGET_VAL(ARM::VSRAsv4i16), 0,
                        1/*#VTs*/, MVT::v4i16, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                    // Src: (add:v4i16 DPR:v4i16:$src1, (NEONvshrs:v4i16 DPR:v4i16:$Vm, (imm:i32):$SIMM)) - Complexity = 9
                    // Dst: (VSRAsv4i16:v4i16 DPR:v4i16:$src1, DPR:v4i16:$Vm, (imm:i32):$SIMM)
/*8333*/          /*SwitchType*/ 22, MVT::v2i32,// ->8357
/*8335*/            OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*8337*/            OPC_EmitConvertToTarget, 2,
/*8339*/            OPC_EmitInteger, MVT::i32, 14, 
/*8342*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*8345*/            OPC_MorphNodeTo, TARGET_VAL(ARM::VSRAsv2i32), 0,
                        1/*#VTs*/, MVT::v2i32, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                    // Src: (add:v2i32 DPR:v2i32:$src1, (NEONvshrs:v2i32 DPR:v2i32:$Vm, (imm:i32):$SIMM)) - Complexity = 9
                    // Dst: (VSRAsv2i32:v2i32 DPR:v2i32:$src1, DPR:v2i32:$Vm, (imm:i32):$SIMM)
/*8357*/          /*SwitchType*/ 22, MVT::v1i64,// ->8381
/*8359*/            OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*8361*/            OPC_EmitConvertToTarget, 2,
/*8363*/            OPC_EmitInteger, MVT::i32, 14, 
/*8366*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*8369*/            OPC_MorphNodeTo, TARGET_VAL(ARM::VSRAsv1i64), 0,
                        1/*#VTs*/, MVT::v1i64, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                    // Src: (add:v1i64 DPR:v1i64:$src1, (NEONvshrs:v1i64 DPR:v1i64:$Vm, (imm:i32):$SIMM)) - Complexity = 9
                    // Dst: (VSRAsv1i64:v1i64 DPR:v1i64:$src1, DPR:v1i64:$Vm, (imm:i32):$SIMM)
/*8381*/          /*SwitchType*/ 22, MVT::v16i8,// ->8405
/*8383*/            OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*8385*/            OPC_EmitConvertToTarget, 2,
/*8387*/            OPC_EmitInteger, MVT::i32, 14, 
/*8390*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*8393*/            OPC_MorphNodeTo, TARGET_VAL(ARM::VSRAsv16i8), 0,
                        1/*#VTs*/, MVT::v16i8, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                    // Src: (add:v16i8 QPR:v16i8:$src1, (NEONvshrs:v16i8 QPR:v16i8:$Vm, (imm:i32):$SIMM)) - Complexity = 9
                    // Dst: (VSRAsv16i8:v16i8 QPR:v16i8:$src1, QPR:v16i8:$Vm, (imm:i32):$SIMM)
/*8405*/          /*SwitchType*/ 22, MVT::v8i16,// ->8429
/*8407*/            OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*8409*/            OPC_EmitConvertToTarget, 2,
/*8411*/            OPC_EmitInteger, MVT::i32, 14, 
/*8414*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*8417*/            OPC_MorphNodeTo, TARGET_VAL(ARM::VSRAsv8i16), 0,
                        1/*#VTs*/, MVT::v8i16, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                    // Src: (add:v8i16 QPR:v8i16:$src1, (NEONvshrs:v8i16 QPR:v8i16:$Vm, (imm:i32):$SIMM)) - Complexity = 9
                    // Dst: (VSRAsv8i16:v8i16 QPR:v8i16:$src1, QPR:v8i16:$Vm, (imm:i32):$SIMM)
/*8429*/          /*SwitchType*/ 22, MVT::v4i32,// ->8453
/*8431*/            OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*8433*/            OPC_EmitConvertToTarget, 2,
/*8435*/            OPC_EmitInteger, MVT::i32, 14, 
/*8438*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*8441*/            OPC_MorphNodeTo, TARGET_VAL(ARM::VSRAsv4i32), 0,
                        1/*#VTs*/, MVT::v4i32, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                    // Src: (add:v4i32 QPR:v4i32:$src1, (NEONvshrs:v4i32 QPR:v4i32:$Vm, (imm:i32):$SIMM)) - Complexity = 9
                    // Dst: (VSRAsv4i32:v4i32 QPR:v4i32:$src1, QPR:v4i32:$Vm, (imm:i32):$SIMM)
/*8453*/          /*SwitchType*/ 22, MVT::v2i64,// ->8477
/*8455*/            OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*8457*/            OPC_EmitConvertToTarget, 2,
/*8459*/            OPC_EmitInteger, MVT::i32, 14, 
/*8462*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*8465*/            OPC_MorphNodeTo, TARGET_VAL(ARM::VSRAsv2i64), 0,
                        1/*#VTs*/, MVT::v2i64, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                    // Src: (add:v2i64 QPR:v2i64:$src1, (NEONvshrs:v2i64 QPR:v2i64:$Vm, (imm:i32):$SIMM)) - Complexity = 9
                    // Dst: (VSRAsv2i64:v2i64 QPR:v2i64:$src1, QPR:v2i64:$Vm, (imm:i32):$SIMM)
/*8477*/          0, // EndSwitchType
/*8478*/        /*SwitchOpcode*/ 75|128,1/*203*/, TARGET_VAL(ARMISD::VSHRu),// ->8685
/*8482*/          OPC_RecordChild0, // #1 = $Vm
/*8483*/          OPC_RecordChild1, // #2 = $SIMM
/*8484*/          OPC_MoveChild, 1,
/*8486*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*8489*/          OPC_MoveParent,
/*8490*/          OPC_MoveParent,
/*8491*/          OPC_SwitchType /*8 cases */, 22, MVT::v8i8,// ->8516
/*8494*/            OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*8496*/            OPC_EmitConvertToTarget, 2,
/*8498*/            OPC_EmitInteger, MVT::i32, 14, 
/*8501*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*8504*/            OPC_MorphNodeTo, TARGET_VAL(ARM::VSRAuv8i8), 0,
                        1/*#VTs*/, MVT::v8i8, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                    // Src: (add:v8i8 DPR:v8i8:$src1, (NEONvshru:v8i8 DPR:v8i8:$Vm, (imm:i32):$SIMM)) - Complexity = 9
                    // Dst: (VSRAuv8i8:v8i8 DPR:v8i8:$src1, DPR:v8i8:$Vm, (imm:i32):$SIMM)
/*8516*/          /*SwitchType*/ 22, MVT::v4i16,// ->8540
/*8518*/            OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*8520*/            OPC_EmitConvertToTarget, 2,
/*8522*/            OPC_EmitInteger, MVT::i32, 14, 
/*8525*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*8528*/            OPC_MorphNodeTo, TARGET_VAL(ARM::VSRAuv4i16), 0,
                        1/*#VTs*/, MVT::v4i16, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                    // Src: (add:v4i16 DPR:v4i16:$src1, (NEONvshru:v4i16 DPR:v4i16:$Vm, (imm:i32):$SIMM)) - Complexity = 9
                    // Dst: (VSRAuv4i16:v4i16 DPR:v4i16:$src1, DPR:v4i16:$Vm, (imm:i32):$SIMM)
/*8540*/          /*SwitchType*/ 22, MVT::v2i32,// ->8564
/*8542*/            OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*8544*/            OPC_EmitConvertToTarget, 2,
/*8546*/            OPC_EmitInteger, MVT::i32, 14, 
/*8549*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*8552*/            OPC_MorphNodeTo, TARGET_VAL(ARM::VSRAuv2i32), 0,
                        1/*#VTs*/, MVT::v2i32, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                    // Src: (add:v2i32 DPR:v2i32:$src1, (NEONvshru:v2i32 DPR:v2i32:$Vm, (imm:i32):$SIMM)) - Complexity = 9
                    // Dst: (VSRAuv2i32:v2i32 DPR:v2i32:$src1, DPR:v2i32:$Vm, (imm:i32):$SIMM)
/*8564*/          /*SwitchType*/ 22, MVT::v1i64,// ->8588
/*8566*/            OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*8568*/            OPC_EmitConvertToTarget, 2,
/*8570*/            OPC_EmitInteger, MVT::i32, 14, 
/*8573*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*8576*/            OPC_MorphNodeTo, TARGET_VAL(ARM::VSRAuv1i64), 0,
                        1/*#VTs*/, MVT::v1i64, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                    // Src: (add:v1i64 DPR:v1i64:$src1, (NEONvshru:v1i64 DPR:v1i64:$Vm, (imm:i32):$SIMM)) - Complexity = 9
                    // Dst: (VSRAuv1i64:v1i64 DPR:v1i64:$src1, DPR:v1i64:$Vm, (imm:i32):$SIMM)
/*8588*/          /*SwitchType*/ 22, MVT::v16i8,// ->8612
/*8590*/            OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*8592*/            OPC_EmitConvertToTarget, 2,
/*8594*/            OPC_EmitInteger, MVT::i32, 14, 
/*8597*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*8600*/            OPC_MorphNodeTo, TARGET_VAL(ARM::VSRAuv16i8), 0,
                        1/*#VTs*/, MVT::v16i8, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                    // Src: (add:v16i8 QPR:v16i8:$src1, (NEONvshru:v16i8 QPR:v16i8:$Vm, (imm:i32):$SIMM)) - Complexity = 9
                    // Dst: (VSRAuv16i8:v16i8 QPR:v16i8:$src1, QPR:v16i8:$Vm, (imm:i32):$SIMM)
/*8612*/          /*SwitchType*/ 22, MVT::v8i16,// ->8636
/*8614*/            OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*8616*/            OPC_EmitConvertToTarget, 2,
/*8618*/            OPC_EmitInteger, MVT::i32, 14, 
/*8621*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*8624*/            OPC_MorphNodeTo, TARGET_VAL(ARM::VSRAuv8i16), 0,
                        1/*#VTs*/, MVT::v8i16, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                    // Src: (add:v8i16 QPR:v8i16:$src1, (NEONvshru:v8i16 QPR:v8i16:$Vm, (imm:i32):$SIMM)) - Complexity = 9
                    // Dst: (VSRAuv8i16:v8i16 QPR:v8i16:$src1, QPR:v8i16:$Vm, (imm:i32):$SIMM)
/*8636*/          /*SwitchType*/ 22, MVT::v4i32,// ->8660
/*8638*/            OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*8640*/            OPC_EmitConvertToTarget, 2,
/*8642*/            OPC_EmitInteger, MVT::i32, 14, 
/*8645*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*8648*/            OPC_MorphNodeTo, TARGET_VAL(ARM::VSRAuv4i32), 0,
                        1/*#VTs*/, MVT::v4i32, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                    // Src: (add:v4i32 QPR:v4i32:$src1, (NEONvshru:v4i32 QPR:v4i32:$Vm, (imm:i32):$SIMM)) - Complexity = 9
                    // Dst: (VSRAuv4i32:v4i32 QPR:v4i32:$src1, QPR:v4i32:$Vm, (imm:i32):$SIMM)
/*8660*/          /*SwitchType*/ 22, MVT::v2i64,// ->8684
/*8662*/            OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*8664*/            OPC_EmitConvertToTarget, 2,
/*8666*/            OPC_EmitInteger, MVT::i32, 14, 
/*8669*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*8672*/            OPC_MorphNodeTo, TARGET_VAL(ARM::VSRAuv2i64), 0,
                        1/*#VTs*/, MVT::v2i64, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                    // Src: (add:v2i64 QPR:v2i64:$src1, (NEONvshru:v2i64 QPR:v2i64:$Vm, (imm:i32):$SIMM)) - Complexity = 9
                    // Dst: (VSRAuv2i64:v2i64 QPR:v2i64:$src1, QPR:v2i64:$Vm, (imm:i32):$SIMM)
/*8684*/          0, // EndSwitchType
/*8685*/        /*SwitchOpcode*/ 75|128,1/*203*/, TARGET_VAL(ARMISD::VRSHRs),// ->8892
/*8689*/          OPC_RecordChild0, // #1 = $Vm
/*8690*/          OPC_RecordChild1, // #2 = $SIMM
/*8691*/          OPC_MoveChild, 1,
/*8693*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*8696*/          OPC_MoveParent,
/*8697*/          OPC_MoveParent,
/*8698*/          OPC_SwitchType /*8 cases */, 22, MVT::v8i8,// ->8723
/*8701*/            OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*8703*/            OPC_EmitConvertToTarget, 2,
/*8705*/            OPC_EmitInteger, MVT::i32, 14, 
/*8708*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*8711*/            OPC_MorphNodeTo, TARGET_VAL(ARM::VRSRAsv8i8), 0,
                        1/*#VTs*/, MVT::v8i8, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                    // Src: (add:v8i8 DPR:v8i8:$src1, (NEONvrshrs:v8i8 DPR:v8i8:$Vm, (imm:i32):$SIMM)) - Complexity = 9
                    // Dst: (VRSRAsv8i8:v8i8 DPR:v8i8:$src1, DPR:v8i8:$Vm, (imm:i32):$SIMM)
/*8723*/          /*SwitchType*/ 22, MVT::v4i16,// ->8747
/*8725*/            OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*8727*/            OPC_EmitConvertToTarget, 2,
/*8729*/            OPC_EmitInteger, MVT::i32, 14, 
/*8732*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*8735*/            OPC_MorphNodeTo, TARGET_VAL(ARM::VRSRAsv4i16), 0,
                        1/*#VTs*/, MVT::v4i16, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                    // Src: (add:v4i16 DPR:v4i16:$src1, (NEONvrshrs:v4i16 DPR:v4i16:$Vm, (imm:i32):$SIMM)) - Complexity = 9
                    // Dst: (VRSRAsv4i16:v4i16 DPR:v4i16:$src1, DPR:v4i16:$Vm, (imm:i32):$SIMM)
/*8747*/          /*SwitchType*/ 22, MVT::v2i32,// ->8771
/*8749*/            OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*8751*/            OPC_EmitConvertToTarget, 2,
/*8753*/            OPC_EmitInteger, MVT::i32, 14, 
/*8756*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*8759*/            OPC_MorphNodeTo, TARGET_VAL(ARM::VRSRAsv2i32), 0,
                        1/*#VTs*/, MVT::v2i32, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                    // Src: (add:v2i32 DPR:v2i32:$src1, (NEONvrshrs:v2i32 DPR:v2i32:$Vm, (imm:i32):$SIMM)) - Complexity = 9
                    // Dst: (VRSRAsv2i32:v2i32 DPR:v2i32:$src1, DPR:v2i32:$Vm, (imm:i32):$SIMM)
/*8771*/          /*SwitchType*/ 22, MVT::v1i64,// ->8795
/*8773*/            OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*8775*/            OPC_EmitConvertToTarget, 2,
/*8777*/            OPC_EmitInteger, MVT::i32, 14, 
/*8780*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*8783*/            OPC_MorphNodeTo, TARGET_VAL(ARM::VRSRAsv1i64), 0,
                        1/*#VTs*/, MVT::v1i64, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                    // Src: (add:v1i64 DPR:v1i64:$src1, (NEONvrshrs:v1i64 DPR:v1i64:$Vm, (imm:i32):$SIMM)) - Complexity = 9
                    // Dst: (VRSRAsv1i64:v1i64 DPR:v1i64:$src1, DPR:v1i64:$Vm, (imm:i32):$SIMM)
/*8795*/          /*SwitchType*/ 22, MVT::v16i8,// ->8819
/*8797*/            OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*8799*/            OPC_EmitConvertToTarget, 2,
/*8801*/            OPC_EmitInteger, MVT::i32, 14, 
/*8804*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*8807*/            OPC_MorphNodeTo, TARGET_VAL(ARM::VRSRAsv16i8), 0,
                        1/*#VTs*/, MVT::v16i8, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                    // Src: (add:v16i8 QPR:v16i8:$src1, (NEONvrshrs:v16i8 QPR:v16i8:$Vm, (imm:i32):$SIMM)) - Complexity = 9
                    // Dst: (VRSRAsv16i8:v16i8 QPR:v16i8:$src1, QPR:v16i8:$Vm, (imm:i32):$SIMM)
/*8819*/          /*SwitchType*/ 22, MVT::v8i16,// ->8843
/*8821*/            OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*8823*/            OPC_EmitConvertToTarget, 2,
/*8825*/            OPC_EmitInteger, MVT::i32, 14, 
/*8828*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*8831*/            OPC_MorphNodeTo, TARGET_VAL(ARM::VRSRAsv8i16), 0,
                        1/*#VTs*/, MVT::v8i16, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                    // Src: (add:v8i16 QPR:v8i16:$src1, (NEONvrshrs:v8i16 QPR:v8i16:$Vm, (imm:i32):$SIMM)) - Complexity = 9
                    // Dst: (VRSRAsv8i16:v8i16 QPR:v8i16:$src1, QPR:v8i16:$Vm, (imm:i32):$SIMM)
/*8843*/          /*SwitchType*/ 22, MVT::v4i32,// ->8867
/*8845*/            OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*8847*/            OPC_EmitConvertToTarget, 2,
/*8849*/            OPC_EmitInteger, MVT::i32, 14, 
/*8852*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*8855*/            OPC_MorphNodeTo, TARGET_VAL(ARM::VRSRAsv4i32), 0,
                        1/*#VTs*/, MVT::v4i32, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                    // Src: (add:v4i32 QPR:v4i32:$src1, (NEONvrshrs:v4i32 QPR:v4i32:$Vm, (imm:i32):$SIMM)) - Complexity = 9
                    // Dst: (VRSRAsv4i32:v4i32 QPR:v4i32:$src1, QPR:v4i32:$Vm, (imm:i32):$SIMM)
/*8867*/          /*SwitchType*/ 22, MVT::v2i64,// ->8891
/*8869*/            OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*8871*/            OPC_EmitConvertToTarget, 2,
/*8873*/            OPC_EmitInteger, MVT::i32, 14, 
/*8876*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*8879*/            OPC_MorphNodeTo, TARGET_VAL(ARM::VRSRAsv2i64), 0,
                        1/*#VTs*/, MVT::v2i64, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                    // Src: (add:v2i64 QPR:v2i64:$src1, (NEONvrshrs:v2i64 QPR:v2i64:$Vm, (imm:i32):$SIMM)) - Complexity = 9
                    // Dst: (VRSRAsv2i64:v2i64 QPR:v2i64:$src1, QPR:v2i64:$Vm, (imm:i32):$SIMM)
/*8891*/          0, // EndSwitchType
/*8892*/        /*SwitchOpcode*/ 75|128,1/*203*/, TARGET_VAL(ARMISD::VRSHRu),// ->9099
/*8896*/          OPC_RecordChild0, // #1 = $Vm
/*8897*/          OPC_RecordChild1, // #2 = $SIMM
/*8898*/          OPC_MoveChild, 1,
/*8900*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*8903*/          OPC_MoveParent,
/*8904*/          OPC_MoveParent,
/*8905*/          OPC_SwitchType /*8 cases */, 22, MVT::v8i8,// ->8930
/*8908*/            OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*8910*/            OPC_EmitConvertToTarget, 2,
/*8912*/            OPC_EmitInteger, MVT::i32, 14, 
/*8915*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*8918*/            OPC_MorphNodeTo, TARGET_VAL(ARM::VRSRAuv8i8), 0,
                        1/*#VTs*/, MVT::v8i8, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                    // Src: (add:v8i8 DPR:v8i8:$src1, (NEONvrshru:v8i8 DPR:v8i8:$Vm, (imm:i32):$SIMM)) - Complexity = 9
                    // Dst: (VRSRAuv8i8:v8i8 DPR:v8i8:$src1, DPR:v8i8:$Vm, (imm:i32):$SIMM)
/*8930*/          /*SwitchType*/ 22, MVT::v4i16,// ->8954
/*8932*/            OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*8934*/            OPC_EmitConvertToTarget, 2,
/*8936*/            OPC_EmitInteger, MVT::i32, 14, 
/*8939*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*8942*/            OPC_MorphNodeTo, TARGET_VAL(ARM::VRSRAuv4i16), 0,
                        1/*#VTs*/, MVT::v4i16, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                    // Src: (add:v4i16 DPR:v4i16:$src1, (NEONvrshru:v4i16 DPR:v4i16:$Vm, (imm:i32):$SIMM)) - Complexity = 9
                    // Dst: (VRSRAuv4i16:v4i16 DPR:v4i16:$src1, DPR:v4i16:$Vm, (imm:i32):$SIMM)
/*8954*/          /*SwitchType*/ 22, MVT::v2i32,// ->8978
/*8956*/            OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*8958*/            OPC_EmitConvertToTarget, 2,
/*8960*/            OPC_EmitInteger, MVT::i32, 14, 
/*8963*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*8966*/            OPC_MorphNodeTo, TARGET_VAL(ARM::VRSRAuv2i32), 0,
                        1/*#VTs*/, MVT::v2i32, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                    // Src: (add:v2i32 DPR:v2i32:$src1, (NEONvrshru:v2i32 DPR:v2i32:$Vm, (imm:i32):$SIMM)) - Complexity = 9
                    // Dst: (VRSRAuv2i32:v2i32 DPR:v2i32:$src1, DPR:v2i32:$Vm, (imm:i32):$SIMM)
/*8978*/          /*SwitchType*/ 22, MVT::v1i64,// ->9002
/*8980*/            OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*8982*/            OPC_EmitConvertToTarget, 2,
/*8984*/            OPC_EmitInteger, MVT::i32, 14, 
/*8987*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*8990*/            OPC_MorphNodeTo, TARGET_VAL(ARM::VRSRAuv1i64), 0,
                        1/*#VTs*/, MVT::v1i64, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                    // Src: (add:v1i64 DPR:v1i64:$src1, (NEONvrshru:v1i64 DPR:v1i64:$Vm, (imm:i32):$SIMM)) - Complexity = 9
                    // Dst: (VRSRAuv1i64:v1i64 DPR:v1i64:$src1, DPR:v1i64:$Vm, (imm:i32):$SIMM)
/*9002*/          /*SwitchType*/ 22, MVT::v16i8,// ->9026
/*9004*/            OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*9006*/            OPC_EmitConvertToTarget, 2,
/*9008*/            OPC_EmitInteger, MVT::i32, 14, 
/*9011*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*9014*/            OPC_MorphNodeTo, TARGET_VAL(ARM::VRSRAuv16i8), 0,
                        1/*#VTs*/, MVT::v16i8, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                    // Src: (add:v16i8 QPR:v16i8:$src1, (NEONvrshru:v16i8 QPR:v16i8:$Vm, (imm:i32):$SIMM)) - Complexity = 9
                    // Dst: (VRSRAuv16i8:v16i8 QPR:v16i8:$src1, QPR:v16i8:$Vm, (imm:i32):$SIMM)
/*9026*/          /*SwitchType*/ 22, MVT::v8i16,// ->9050
/*9028*/            OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*9030*/            OPC_EmitConvertToTarget, 2,
/*9032*/            OPC_EmitInteger, MVT::i32, 14, 
/*9035*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*9038*/            OPC_MorphNodeTo, TARGET_VAL(ARM::VRSRAuv8i16), 0,
                        1/*#VTs*/, MVT::v8i16, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                    // Src: (add:v8i16 QPR:v8i16:$src1, (NEONvrshru:v8i16 QPR:v8i16:$Vm, (imm:i32):$SIMM)) - Complexity = 9
                    // Dst: (VRSRAuv8i16:v8i16 QPR:v8i16:$src1, QPR:v8i16:$Vm, (imm:i32):$SIMM)
/*9050*/          /*SwitchType*/ 22, MVT::v4i32,// ->9074
/*9052*/            OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*9054*/            OPC_EmitConvertToTarget, 2,
/*9056*/            OPC_EmitInteger, MVT::i32, 14, 
/*9059*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*9062*/            OPC_MorphNodeTo, TARGET_VAL(ARM::VRSRAuv4i32), 0,
                        1/*#VTs*/, MVT::v4i32, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                    // Src: (add:v4i32 QPR:v4i32:$src1, (NEONvrshru:v4i32 QPR:v4i32:$Vm, (imm:i32):$SIMM)) - Complexity = 9
                    // Dst: (VRSRAuv4i32:v4i32 QPR:v4i32:$src1, QPR:v4i32:$Vm, (imm:i32):$SIMM)
/*9074*/          /*SwitchType*/ 22, MVT::v2i64,// ->9098
/*9076*/            OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*9078*/            OPC_EmitConvertToTarget, 2,
/*9080*/            OPC_EmitInteger, MVT::i32, 14, 
/*9083*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*9086*/            OPC_MorphNodeTo, TARGET_VAL(ARM::VRSRAuv2i64), 0,
                        1/*#VTs*/, MVT::v2i64, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                    // Src: (add:v2i64 QPR:v2i64:$src1, (NEONvrshru:v2i64 QPR:v2i64:$Vm, (imm:i32):$SIMM)) - Complexity = 9
                    // Dst: (VRSRAuv2i64:v2i64 QPR:v2i64:$src1, QPR:v2i64:$Vm, (imm:i32):$SIMM)
/*9098*/          0, // EndSwitchType
/*9099*/        0, // EndSwitchOpcode
/*9100*/      /*Scope*/ 68|128,6/*836*/, /*->9938*/
/*9102*/        OPC_MoveChild, 0,
/*9104*/        OPC_SwitchOpcode /*4 cases */, 76|128,1/*204*/, TARGET_VAL(ARMISD::VSHRs),// ->9313
/*9109*/          OPC_RecordChild0, // #0 = $Vm
/*9110*/          OPC_RecordChild1, // #1 = $SIMM
/*9111*/          OPC_MoveChild, 1,
/*9113*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*9116*/          OPC_MoveParent,
/*9117*/          OPC_MoveParent,
/*9118*/          OPC_RecordChild1, // #2 = $src1
/*9119*/          OPC_SwitchType /*8 cases */, 22, MVT::v8i8,// ->9144
/*9122*/            OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*9124*/            OPC_EmitConvertToTarget, 1,
/*9126*/            OPC_EmitInteger, MVT::i32, 14, 
/*9129*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*9132*/            OPC_MorphNodeTo, TARGET_VAL(ARM::VSRAsv8i8), 0,
                        1/*#VTs*/, MVT::v8i8, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                    // Src: (add:v8i8 (NEONvshrs:v8i8 DPR:v8i8:$Vm, (imm:i32):$SIMM), DPR:v8i8:$src1) - Complexity = 9
                    // Dst: (VSRAsv8i8:v8i8 DPR:v8i8:$src1, DPR:v8i8:$Vm, (imm:i32):$SIMM)
/*9144*/          /*SwitchType*/ 22, MVT::v4i16,// ->9168
/*9146*/            OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*9148*/            OPC_EmitConvertToTarget, 1,
/*9150*/            OPC_EmitInteger, MVT::i32, 14, 
/*9153*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*9156*/            OPC_MorphNodeTo, TARGET_VAL(ARM::VSRAsv4i16), 0,
                        1/*#VTs*/, MVT::v4i16, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                    // Src: (add:v4i16 (NEONvshrs:v4i16 DPR:v4i16:$Vm, (imm:i32):$SIMM), DPR:v4i16:$src1) - Complexity = 9
                    // Dst: (VSRAsv4i16:v4i16 DPR:v4i16:$src1, DPR:v4i16:$Vm, (imm:i32):$SIMM)
/*9168*/          /*SwitchType*/ 22, MVT::v2i32,// ->9192
/*9170*/            OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*9172*/            OPC_EmitConvertToTarget, 1,
/*9174*/            OPC_EmitInteger, MVT::i32, 14, 
/*9177*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*9180*/            OPC_MorphNodeTo, TARGET_VAL(ARM::VSRAsv2i32), 0,
                        1/*#VTs*/, MVT::v2i32, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                    // Src: (add:v2i32 (NEONvshrs:v2i32 DPR:v2i32:$Vm, (imm:i32):$SIMM), DPR:v2i32:$src1) - Complexity = 9
                    // Dst: (VSRAsv2i32:v2i32 DPR:v2i32:$src1, DPR:v2i32:$Vm, (imm:i32):$SIMM)
/*9192*/          /*SwitchType*/ 22, MVT::v1i64,// ->9216
/*9194*/            OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*9196*/            OPC_EmitConvertToTarget, 1,
/*9198*/            OPC_EmitInteger, MVT::i32, 14, 
/*9201*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*9204*/            OPC_MorphNodeTo, TARGET_VAL(ARM::VSRAsv1i64), 0,
                        1/*#VTs*/, MVT::v1i64, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                    // Src: (add:v1i64 (NEONvshrs:v1i64 DPR:v1i64:$Vm, (imm:i32):$SIMM), DPR:v1i64:$src1) - Complexity = 9
                    // Dst: (VSRAsv1i64:v1i64 DPR:v1i64:$src1, DPR:v1i64:$Vm, (imm:i32):$SIMM)
/*9216*/          /*SwitchType*/ 22, MVT::v16i8,// ->9240
/*9218*/            OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*9220*/            OPC_EmitConvertToTarget, 1,
/*9222*/            OPC_EmitInteger, MVT::i32, 14, 
/*9225*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*9228*/            OPC_MorphNodeTo, TARGET_VAL(ARM::VSRAsv16i8), 0,
                        1/*#VTs*/, MVT::v16i8, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                    // Src: (add:v16i8 (NEONvshrs:v16i8 QPR:v16i8:$Vm, (imm:i32):$SIMM), QPR:v16i8:$src1) - Complexity = 9
                    // Dst: (VSRAsv16i8:v16i8 QPR:v16i8:$src1, QPR:v16i8:$Vm, (imm:i32):$SIMM)
/*9240*/          /*SwitchType*/ 22, MVT::v8i16,// ->9264
/*9242*/            OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*9244*/            OPC_EmitConvertToTarget, 1,
/*9246*/            OPC_EmitInteger, MVT::i32, 14, 
/*9249*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*9252*/            OPC_MorphNodeTo, TARGET_VAL(ARM::VSRAsv8i16), 0,
                        1/*#VTs*/, MVT::v8i16, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                    // Src: (add:v8i16 (NEONvshrs:v8i16 QPR:v8i16:$Vm, (imm:i32):$SIMM), QPR:v8i16:$src1) - Complexity = 9
                    // Dst: (VSRAsv8i16:v8i16 QPR:v8i16:$src1, QPR:v8i16:$Vm, (imm:i32):$SIMM)
/*9264*/          /*SwitchType*/ 22, MVT::v4i32,// ->9288
/*9266*/            OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*9268*/            OPC_EmitConvertToTarget, 1,
/*9270*/            OPC_EmitInteger, MVT::i32, 14, 
/*9273*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*9276*/            OPC_MorphNodeTo, TARGET_VAL(ARM::VSRAsv4i32), 0,
                        1/*#VTs*/, MVT::v4i32, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                    // Src: (add:v4i32 (NEONvshrs:v4i32 QPR:v4i32:$Vm, (imm:i32):$SIMM), QPR:v4i32:$src1) - Complexity = 9
                    // Dst: (VSRAsv4i32:v4i32 QPR:v4i32:$src1, QPR:v4i32:$Vm, (imm:i32):$SIMM)
/*9288*/          /*SwitchType*/ 22, MVT::v2i64,// ->9312
/*9290*/            OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*9292*/            OPC_EmitConvertToTarget, 1,
/*9294*/            OPC_EmitInteger, MVT::i32, 14, 
/*9297*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*9300*/            OPC_MorphNodeTo, TARGET_VAL(ARM::VSRAsv2i64), 0,
                        1/*#VTs*/, MVT::v2i64, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                    // Src: (add:v2i64 (NEONvshrs:v2i64 QPR:v2i64:$Vm, (imm:i32):$SIMM), QPR:v2i64:$src1) - Complexity = 9
                    // Dst: (VSRAsv2i64:v2i64 QPR:v2i64:$src1, QPR:v2i64:$Vm, (imm:i32):$SIMM)
/*9312*/          0, // EndSwitchType
/*9313*/        /*SwitchOpcode*/ 76|128,1/*204*/, TARGET_VAL(ARMISD::VSHRu),// ->9521
/*9317*/          OPC_RecordChild0, // #0 = $Vm
/*9318*/          OPC_RecordChild1, // #1 = $SIMM
/*9319*/          OPC_MoveChild, 1,
/*9321*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*9324*/          OPC_MoveParent,
/*9325*/          OPC_MoveParent,
/*9326*/          OPC_RecordChild1, // #2 = $src1
/*9327*/          OPC_SwitchType /*8 cases */, 22, MVT::v8i8,// ->9352
/*9330*/            OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*9332*/            OPC_EmitConvertToTarget, 1,
/*9334*/            OPC_EmitInteger, MVT::i32, 14, 
/*9337*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*9340*/            OPC_MorphNodeTo, TARGET_VAL(ARM::VSRAuv8i8), 0,
                        1/*#VTs*/, MVT::v8i8, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                    // Src: (add:v8i8 (NEONvshru:v8i8 DPR:v8i8:$Vm, (imm:i32):$SIMM), DPR:v8i8:$src1) - Complexity = 9
                    // Dst: (VSRAuv8i8:v8i8 DPR:v8i8:$src1, DPR:v8i8:$Vm, (imm:i32):$SIMM)
/*9352*/          /*SwitchType*/ 22, MVT::v4i16,// ->9376
/*9354*/            OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*9356*/            OPC_EmitConvertToTarget, 1,
/*9358*/            OPC_EmitInteger, MVT::i32, 14, 
/*9361*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*9364*/            OPC_MorphNodeTo, TARGET_VAL(ARM::VSRAuv4i16), 0,
                        1/*#VTs*/, MVT::v4i16, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                    // Src: (add:v4i16 (NEONvshru:v4i16 DPR:v4i16:$Vm, (imm:i32):$SIMM), DPR:v4i16:$src1) - Complexity = 9
                    // Dst: (VSRAuv4i16:v4i16 DPR:v4i16:$src1, DPR:v4i16:$Vm, (imm:i32):$SIMM)
/*9376*/          /*SwitchType*/ 22, MVT::v2i32,// ->9400
/*9378*/            OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*9380*/            OPC_EmitConvertToTarget, 1,
/*9382*/            OPC_EmitInteger, MVT::i32, 14, 
/*9385*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*9388*/            OPC_MorphNodeTo, TARGET_VAL(ARM::VSRAuv2i32), 0,
                        1/*#VTs*/, MVT::v2i32, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                    // Src: (add:v2i32 (NEONvshru:v2i32 DPR:v2i32:$Vm, (imm:i32):$SIMM), DPR:v2i32:$src1) - Complexity = 9
                    // Dst: (VSRAuv2i32:v2i32 DPR:v2i32:$src1, DPR:v2i32:$Vm, (imm:i32):$SIMM)
/*9400*/          /*SwitchType*/ 22, MVT::v1i64,// ->9424
/*9402*/            OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*9404*/            OPC_EmitConvertToTarget, 1,
/*9406*/            OPC_EmitInteger, MVT::i32, 14, 
/*9409*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*9412*/            OPC_MorphNodeTo, TARGET_VAL(ARM::VSRAuv1i64), 0,
                        1/*#VTs*/, MVT::v1i64, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                    // Src: (add:v1i64 (NEONvshru:v1i64 DPR:v1i64:$Vm, (imm:i32):$SIMM), DPR:v1i64:$src1) - Complexity = 9
                    // Dst: (VSRAuv1i64:v1i64 DPR:v1i64:$src1, DPR:v1i64:$Vm, (imm:i32):$SIMM)
/*9424*/          /*SwitchType*/ 22, MVT::v16i8,// ->9448
/*9426*/            OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*9428*/            OPC_EmitConvertToTarget, 1,
/*9430*/            OPC_EmitInteger, MVT::i32, 14, 
/*9433*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*9436*/            OPC_MorphNodeTo, TARGET_VAL(ARM::VSRAuv16i8), 0,
                        1/*#VTs*/, MVT::v16i8, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                    // Src: (add:v16i8 (NEONvshru:v16i8 QPR:v16i8:$Vm, (imm:i32):$SIMM), QPR:v16i8:$src1) - Complexity = 9
                    // Dst: (VSRAuv16i8:v16i8 QPR:v16i8:$src1, QPR:v16i8:$Vm, (imm:i32):$SIMM)
/*9448*/          /*SwitchType*/ 22, MVT::v8i16,// ->9472
/*9450*/            OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*9452*/            OPC_EmitConvertToTarget, 1,
/*9454*/            OPC_EmitInteger, MVT::i32, 14, 
/*9457*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*9460*/            OPC_MorphNodeTo, TARGET_VAL(ARM::VSRAuv8i16), 0,
                        1/*#VTs*/, MVT::v8i16, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                    // Src: (add:v8i16 (NEONvshru:v8i16 QPR:v8i16:$Vm, (imm:i32):$SIMM), QPR:v8i16:$src1) - Complexity = 9
                    // Dst: (VSRAuv8i16:v8i16 QPR:v8i16:$src1, QPR:v8i16:$Vm, (imm:i32):$SIMM)
/*9472*/          /*SwitchType*/ 22, MVT::v4i32,// ->9496
/*9474*/            OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*9476*/            OPC_EmitConvertToTarget, 1,
/*9478*/            OPC_EmitInteger, MVT::i32, 14, 
/*9481*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*9484*/            OPC_MorphNodeTo, TARGET_VAL(ARM::VSRAuv4i32), 0,
                        1/*#VTs*/, MVT::v4i32, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                    // Src: (add:v4i32 (NEONvshru:v4i32 QPR:v4i32:$Vm, (imm:i32):$SIMM), QPR:v4i32:$src1) - Complexity = 9
                    // Dst: (VSRAuv4i32:v4i32 QPR:v4i32:$src1, QPR:v4i32:$Vm, (imm:i32):$SIMM)
/*9496*/          /*SwitchType*/ 22, MVT::v2i64,// ->9520
/*9498*/            OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*9500*/            OPC_EmitConvertToTarget, 1,
/*9502*/            OPC_EmitInteger, MVT::i32, 14, 
/*9505*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*9508*/            OPC_MorphNodeTo, TARGET_VAL(ARM::VSRAuv2i64), 0,
                        1/*#VTs*/, MVT::v2i64, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                    // Src: (add:v2i64 (NEONvshru:v2i64 QPR:v2i64:$Vm, (imm:i32):$SIMM), QPR:v2i64:$src1) - Complexity = 9
                    // Dst: (VSRAuv2i64:v2i64 QPR:v2i64:$src1, QPR:v2i64:$Vm, (imm:i32):$SIMM)
/*9520*/          0, // EndSwitchType
/*9521*/        /*SwitchOpcode*/ 76|128,1/*204*/, TARGET_VAL(ARMISD::VRSHRs),// ->9729
/*9525*/          OPC_RecordChild0, // #0 = $Vm
/*9526*/          OPC_RecordChild1, // #1 = $SIMM
/*9527*/          OPC_MoveChild, 1,
/*9529*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*9532*/          OPC_MoveParent,
/*9533*/          OPC_MoveParent,
/*9534*/          OPC_RecordChild1, // #2 = $src1
/*9535*/          OPC_SwitchType /*8 cases */, 22, MVT::v8i8,// ->9560
/*9538*/            OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*9540*/            OPC_EmitConvertToTarget, 1,
/*9542*/            OPC_EmitInteger, MVT::i32, 14, 
/*9545*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*9548*/            OPC_MorphNodeTo, TARGET_VAL(ARM::VRSRAsv8i8), 0,
                        1/*#VTs*/, MVT::v8i8, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                    // Src: (add:v8i8 (NEONvrshrs:v8i8 DPR:v8i8:$Vm, (imm:i32):$SIMM), DPR:v8i8:$src1) - Complexity = 9
                    // Dst: (VRSRAsv8i8:v8i8 DPR:v8i8:$src1, DPR:v8i8:$Vm, (imm:i32):$SIMM)
/*9560*/          /*SwitchType*/ 22, MVT::v4i16,// ->9584
/*9562*/            OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*9564*/            OPC_EmitConvertToTarget, 1,
/*9566*/            OPC_EmitInteger, MVT::i32, 14, 
/*9569*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*9572*/            OPC_MorphNodeTo, TARGET_VAL(ARM::VRSRAsv4i16), 0,
                        1/*#VTs*/, MVT::v4i16, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                    // Src: (add:v4i16 (NEONvrshrs:v4i16 DPR:v4i16:$Vm, (imm:i32):$SIMM), DPR:v4i16:$src1) - Complexity = 9
                    // Dst: (VRSRAsv4i16:v4i16 DPR:v4i16:$src1, DPR:v4i16:$Vm, (imm:i32):$SIMM)
/*9584*/          /*SwitchType*/ 22, MVT::v2i32,// ->9608
/*9586*/            OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*9588*/            OPC_EmitConvertToTarget, 1,
/*9590*/            OPC_EmitInteger, MVT::i32, 14, 
/*9593*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*9596*/            OPC_MorphNodeTo, TARGET_VAL(ARM::VRSRAsv2i32), 0,
                        1/*#VTs*/, MVT::v2i32, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                    // Src: (add:v2i32 (NEONvrshrs:v2i32 DPR:v2i32:$Vm, (imm:i32):$SIMM), DPR:v2i32:$src1) - Complexity = 9
                    // Dst: (VRSRAsv2i32:v2i32 DPR:v2i32:$src1, DPR:v2i32:$Vm, (imm:i32):$SIMM)
/*9608*/          /*SwitchType*/ 22, MVT::v1i64,// ->9632
/*9610*/            OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*9612*/            OPC_EmitConvertToTarget, 1,
/*9614*/            OPC_EmitInteger, MVT::i32, 14, 
/*9617*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*9620*/            OPC_MorphNodeTo, TARGET_VAL(ARM::VRSRAsv1i64), 0,
                        1/*#VTs*/, MVT::v1i64, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                    // Src: (add:v1i64 (NEONvrshrs:v1i64 DPR:v1i64:$Vm, (imm:i32):$SIMM), DPR:v1i64:$src1) - Complexity = 9
                    // Dst: (VRSRAsv1i64:v1i64 DPR:v1i64:$src1, DPR:v1i64:$Vm, (imm:i32):$SIMM)
/*9632*/          /*SwitchType*/ 22, MVT::v16i8,// ->9656
/*9634*/            OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*9636*/            OPC_EmitConvertToTarget, 1,
/*9638*/            OPC_EmitInteger, MVT::i32, 14, 
/*9641*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*9644*/            OPC_MorphNodeTo, TARGET_VAL(ARM::VRSRAsv16i8), 0,
                        1/*#VTs*/, MVT::v16i8, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                    // Src: (add:v16i8 (NEONvrshrs:v16i8 QPR:v16i8:$Vm, (imm:i32):$SIMM), QPR:v16i8:$src1) - Complexity = 9
                    // Dst: (VRSRAsv16i8:v16i8 QPR:v16i8:$src1, QPR:v16i8:$Vm, (imm:i32):$SIMM)
/*9656*/          /*SwitchType*/ 22, MVT::v8i16,// ->9680
/*9658*/            OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*9660*/            OPC_EmitConvertToTarget, 1,
/*9662*/            OPC_EmitInteger, MVT::i32, 14, 
/*9665*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*9668*/            OPC_MorphNodeTo, TARGET_VAL(ARM::VRSRAsv8i16), 0,
                        1/*#VTs*/, MVT::v8i16, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                    // Src: (add:v8i16 (NEONvrshrs:v8i16 QPR:v8i16:$Vm, (imm:i32):$SIMM), QPR:v8i16:$src1) - Complexity = 9
                    // Dst: (VRSRAsv8i16:v8i16 QPR:v8i16:$src1, QPR:v8i16:$Vm, (imm:i32):$SIMM)
/*9680*/          /*SwitchType*/ 22, MVT::v4i32,// ->9704
/*9682*/            OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*9684*/            OPC_EmitConvertToTarget, 1,
/*9686*/            OPC_EmitInteger, MVT::i32, 14, 
/*9689*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*9692*/            OPC_MorphNodeTo, TARGET_VAL(ARM::VRSRAsv4i32), 0,
                        1/*#VTs*/, MVT::v4i32, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                    // Src: (add:v4i32 (NEONvrshrs:v4i32 QPR:v4i32:$Vm, (imm:i32):$SIMM), QPR:v4i32:$src1) - Complexity = 9
                    // Dst: (VRSRAsv4i32:v4i32 QPR:v4i32:$src1, QPR:v4i32:$Vm, (imm:i32):$SIMM)
/*9704*/          /*SwitchType*/ 22, MVT::v2i64,// ->9728
/*9706*/            OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*9708*/            OPC_EmitConvertToTarget, 1,
/*9710*/            OPC_EmitInteger, MVT::i32, 14, 
/*9713*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*9716*/            OPC_MorphNodeTo, TARGET_VAL(ARM::VRSRAsv2i64), 0,
                        1/*#VTs*/, MVT::v2i64, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                    // Src: (add:v2i64 (NEONvrshrs:v2i64 QPR:v2i64:$Vm, (imm:i32):$SIMM), QPR:v2i64:$src1) - Complexity = 9
                    // Dst: (VRSRAsv2i64:v2i64 QPR:v2i64:$src1, QPR:v2i64:$Vm, (imm:i32):$SIMM)
/*9728*/          0, // EndSwitchType
/*9729*/        /*SwitchOpcode*/ 76|128,1/*204*/, TARGET_VAL(ARMISD::VRSHRu),// ->9937
/*9733*/          OPC_RecordChild0, // #0 = $Vm
/*9734*/          OPC_RecordChild1, // #1 = $SIMM
/*9735*/          OPC_MoveChild, 1,
/*9737*/          OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*9740*/          OPC_MoveParent,
/*9741*/          OPC_MoveParent,
/*9742*/          OPC_RecordChild1, // #2 = $src1
/*9743*/          OPC_SwitchType /*8 cases */, 22, MVT::v8i8,// ->9768
/*9746*/            OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*9748*/            OPC_EmitConvertToTarget, 1,
/*9750*/            OPC_EmitInteger, MVT::i32, 14, 
/*9753*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*9756*/            OPC_MorphNodeTo, TARGET_VAL(ARM::VRSRAuv8i8), 0,
                        1/*#VTs*/, MVT::v8i8, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                    // Src: (add:v8i8 (NEONvrshru:v8i8 DPR:v8i8:$Vm, (imm:i32):$SIMM), DPR:v8i8:$src1) - Complexity = 9
                    // Dst: (VRSRAuv8i8:v8i8 DPR:v8i8:$src1, DPR:v8i8:$Vm, (imm:i32):$SIMM)
/*9768*/          /*SwitchType*/ 22, MVT::v4i16,// ->9792
/*9770*/            OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*9772*/            OPC_EmitConvertToTarget, 1,
/*9774*/            OPC_EmitInteger, MVT::i32, 14, 
/*9777*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*9780*/            OPC_MorphNodeTo, TARGET_VAL(ARM::VRSRAuv4i16), 0,
                        1/*#VTs*/, MVT::v4i16, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                    // Src: (add:v4i16 (NEONvrshru:v4i16 DPR:v4i16:$Vm, (imm:i32):$SIMM), DPR:v4i16:$src1) - Complexity = 9
                    // Dst: (VRSRAuv4i16:v4i16 DPR:v4i16:$src1, DPR:v4i16:$Vm, (imm:i32):$SIMM)
/*9792*/          /*SwitchType*/ 22, MVT::v2i32,// ->9816
/*9794*/            OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*9796*/            OPC_EmitConvertToTarget, 1,
/*9798*/            OPC_EmitInteger, MVT::i32, 14, 
/*9801*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*9804*/            OPC_MorphNodeTo, TARGET_VAL(ARM::VRSRAuv2i32), 0,
                        1/*#VTs*/, MVT::v2i32, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                    // Src: (add:v2i32 (NEONvrshru:v2i32 DPR:v2i32:$Vm, (imm:i32):$SIMM), DPR:v2i32:$src1) - Complexity = 9
                    // Dst: (VRSRAuv2i32:v2i32 DPR:v2i32:$src1, DPR:v2i32:$Vm, (imm:i32):$SIMM)
/*9816*/          /*SwitchType*/ 22, MVT::v1i64,// ->9840
/*9818*/            OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*9820*/            OPC_EmitConvertToTarget, 1,
/*9822*/            OPC_EmitInteger, MVT::i32, 14, 
/*9825*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*9828*/            OPC_MorphNodeTo, TARGET_VAL(ARM::VRSRAuv1i64), 0,
                        1/*#VTs*/, MVT::v1i64, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                    // Src: (add:v1i64 (NEONvrshru:v1i64 DPR:v1i64:$Vm, (imm:i32):$SIMM), DPR:v1i64:$src1) - Complexity = 9
                    // Dst: (VRSRAuv1i64:v1i64 DPR:v1i64:$src1, DPR:v1i64:$Vm, (imm:i32):$SIMM)
/*9840*/          /*SwitchType*/ 22, MVT::v16i8,// ->9864
/*9842*/            OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*9844*/            OPC_EmitConvertToTarget, 1,
/*9846*/            OPC_EmitInteger, MVT::i32, 14, 
/*9849*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*9852*/            OPC_MorphNodeTo, TARGET_VAL(ARM::VRSRAuv16i8), 0,
                        1/*#VTs*/, MVT::v16i8, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                    // Src: (add:v16i8 (NEONvrshru:v16i8 QPR:v16i8:$Vm, (imm:i32):$SIMM), QPR:v16i8:$src1) - Complexity = 9
                    // Dst: (VRSRAuv16i8:v16i8 QPR:v16i8:$src1, QPR:v16i8:$Vm, (imm:i32):$SIMM)
/*9864*/          /*SwitchType*/ 22, MVT::v8i16,// ->9888
/*9866*/            OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*9868*/            OPC_EmitConvertToTarget, 1,
/*9870*/            OPC_EmitInteger, MVT::i32, 14, 
/*9873*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*9876*/            OPC_MorphNodeTo, TARGET_VAL(ARM::VRSRAuv8i16), 0,
                        1/*#VTs*/, MVT::v8i16, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                    // Src: (add:v8i16 (NEONvrshru:v8i16 QPR:v8i16:$Vm, (imm:i32):$SIMM), QPR:v8i16:$src1) - Complexity = 9
                    // Dst: (VRSRAuv8i16:v8i16 QPR:v8i16:$src1, QPR:v8i16:$Vm, (imm:i32):$SIMM)
/*9888*/          /*SwitchType*/ 22, MVT::v4i32,// ->9912
/*9890*/            OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*9892*/            OPC_EmitConvertToTarget, 1,
/*9894*/            OPC_EmitInteger, MVT::i32, 14, 
/*9897*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*9900*/            OPC_MorphNodeTo, TARGET_VAL(ARM::VRSRAuv4i32), 0,
                        1/*#VTs*/, MVT::v4i32, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                    // Src: (add:v4i32 (NEONvrshru:v4i32 QPR:v4i32:$Vm, (imm:i32):$SIMM), QPR:v4i32:$src1) - Complexity = 9
                    // Dst: (VRSRAuv4i32:v4i32 QPR:v4i32:$src1, QPR:v4i32:$Vm, (imm:i32):$SIMM)
/*9912*/          /*SwitchType*/ 22, MVT::v2i64,// ->9936
/*9914*/            OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*9916*/            OPC_EmitConvertToTarget, 1,
/*9918*/            OPC_EmitInteger, MVT::i32, 14, 
/*9921*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*9924*/            OPC_MorphNodeTo, TARGET_VAL(ARM::VRSRAuv2i64), 0,
                        1/*#VTs*/, MVT::v2i64, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                    // Src: (add:v2i64 (NEONvrshru:v2i64 QPR:v2i64:$Vm, (imm:i32):$SIMM), QPR:v2i64:$src1) - Complexity = 9
                    // Dst: (VRSRAuv2i64:v2i64 QPR:v2i64:$src1, QPR:v2i64:$Vm, (imm:i32):$SIMM)
/*9936*/          0, // EndSwitchType
/*9937*/        0, // EndSwitchOpcode
/*9938*/      /*Scope*/ 98|128,3/*482*/, /*->10422*/
/*9940*/        OPC_RecordChild0, // #0 = $Vn
/*9941*/        OPC_MoveChild, 1,
/*9943*/        OPC_SwitchOpcode /*5 cases */, 78, TARGET_VAL(ISD::SIGN_EXTEND),// ->10025
/*9947*/          OPC_RecordChild0, // #1 = $Vm
/*9948*/          OPC_Scope, 24, /*->9974*/ // 3 children in Scope
/*9950*/            OPC_CheckChild0Type, MVT::v8i8,
/*9952*/            OPC_MoveParent,
/*9953*/            OPC_CheckType, MVT::v8i16,
/*9955*/            OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*9957*/            OPC_EmitInteger, MVT::i32, 14, 
/*9960*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*9963*/            OPC_MorphNodeTo, TARGET_VAL(ARM::VADDWsv8i16), 0,
                        1/*#VTs*/, MVT::v8i16, 4/*#Ops*/, 0, 1, 2, 3, 
                    // Src: (add:v8i16 QPR:v8i16:$Vn, (sext:v8i16 DPR:v8i8:$Vm)) - Complexity = 6
                    // Dst: (VADDWsv8i16:v8i16 QPR:v8i16:$Vn, DPR:v8i8:$Vm)
/*9974*/          /*Scope*/ 24, /*->9999*/
/*9975*/            OPC_CheckChild0Type, MVT::v4i16,
/*9977*/            OPC_MoveParent,
/*9978*/            OPC_CheckType, MVT::v4i32,
/*9980*/            OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*9982*/            OPC_EmitInteger, MVT::i32, 14, 
/*9985*/            OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*9988*/            OPC_MorphNodeTo, TARGET_VAL(ARM::VADDWsv4i32), 0,
                        1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                    // Src: (add:v4i32 QPR:v4i32:$Vn, (sext:v4i32 DPR:v4i16:$Vm)) - Complexity = 6
                    // Dst: (VADDWsv4i32:v4i32 QPR:v4i32:$Vn, DPR:v4i16:$Vm)
/*9999*/          /*Scope*/ 24, /*->10024*/
/*10000*/           OPC_CheckChild0Type, MVT::v2i32,
/*10002*/           OPC_MoveParent,
/*10003*/           OPC_CheckType, MVT::v2i64,
/*10005*/           OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*10007*/           OPC_EmitInteger, MVT::i32, 14, 
/*10010*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*10013*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VADDWsv2i64), 0,
                        1/*#VTs*/, MVT::v2i64, 4/*#Ops*/, 0, 1, 2, 3, 
                    // Src: (add:v2i64 QPR:v2i64:$Vn, (sext:v2i64 DPR:v2i32:$Vm)) - Complexity = 6
                    // Dst: (VADDWsv2i64:v2i64 QPR:v2i64:$Vn, DPR:v2i32:$Vm)
/*10024*/         0, /*End of Scope*/
/*10025*/       /*SwitchOpcode*/ 78, TARGET_VAL(ISD::ZERO_EXTEND),// ->10106
/*10028*/         OPC_RecordChild0, // #1 = $Vm
/*10029*/         OPC_Scope, 24, /*->10055*/ // 3 children in Scope
/*10031*/           OPC_CheckChild0Type, MVT::v8i8,
/*10033*/           OPC_MoveParent,
/*10034*/           OPC_CheckType, MVT::v8i16,
/*10036*/           OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*10038*/           OPC_EmitInteger, MVT::i32, 14, 
/*10041*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*10044*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VADDWuv8i16), 0,
                        1/*#VTs*/, MVT::v8i16, 4/*#Ops*/, 0, 1, 2, 3, 
                    // Src: (add:v8i16 QPR:v8i16:$Vn, (zext:v8i16 DPR:v8i8:$Vm)) - Complexity = 6
                    // Dst: (VADDWuv8i16:v8i16 QPR:v8i16:$Vn, DPR:v8i8:$Vm)
/*10055*/         /*Scope*/ 24, /*->10080*/
/*10056*/           OPC_CheckChild0Type, MVT::v4i16,
/*10058*/           OPC_MoveParent,
/*10059*/           OPC_CheckType, MVT::v4i32,
/*10061*/           OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*10063*/           OPC_EmitInteger, MVT::i32, 14, 
/*10066*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*10069*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VADDWuv4i32), 0,
                        1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                    // Src: (add:v4i32 QPR:v4i32:$Vn, (zext:v4i32 DPR:v4i16:$Vm)) - Complexity = 6
                    // Dst: (VADDWuv4i32:v4i32 QPR:v4i32:$Vn, DPR:v4i16:$Vm)
/*10080*/         /*Scope*/ 24, /*->10105*/
/*10081*/           OPC_CheckChild0Type, MVT::v2i32,
/*10083*/           OPC_MoveParent,
/*10084*/           OPC_CheckType, MVT::v2i64,
/*10086*/           OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*10088*/           OPC_EmitInteger, MVT::i32, 14, 
/*10091*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*10094*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VADDWuv2i64), 0,
                        1/*#VTs*/, MVT::v2i64, 4/*#Ops*/, 0, 1, 2, 3, 
                    // Src: (add:v2i64 QPR:v2i64:$Vn, (zext:v2i64 DPR:v2i32:$Vm)) - Complexity = 6
                    // Dst: (VADDWuv2i64:v2i64 QPR:v2i64:$Vn, DPR:v2i32:$Vm)
/*10105*/         0, /*End of Scope*/
/*10106*/       /*SwitchOpcode*/ 9|128,1/*137*/, TARGET_VAL(ISD::MUL),// ->10247
/*10110*/         OPC_RecordChild0, // #1 = $Vn
/*10111*/         OPC_RecordChild1, // #2 = $Vm
/*10112*/         OPC_MoveParent,
/*10113*/         OPC_SwitchType /*6 cases */, 20, MVT::v8i8,// ->10136
/*10116*/           OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*10118*/           OPC_EmitInteger, MVT::i32, 14, 
/*10121*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*10124*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VMLAv8i8), 0,
                        1/*#VTs*/, MVT::v8i8, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                    // Src: (add:v8i8 DPR:v8i8:$src1, (mul:v8i8 DPR:v8i8:$Vn, DPR:v8i8:$Vm)) - Complexity = 6
                    // Dst: (VMLAv8i8:v8i8 DPR:v8i8:$src1, DPR:v8i8:$Vn, DPR:v8i8:$Vm)
/*10136*/         /*SwitchType*/ 20, MVT::v4i16,// ->10158
/*10138*/           OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*10140*/           OPC_EmitInteger, MVT::i32, 14, 
/*10143*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*10146*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VMLAv4i16), 0,
                        1/*#VTs*/, MVT::v4i16, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                    // Src: (add:v4i16 DPR:v4i16:$src1, (mul:v4i16 DPR:v4i16:$Vn, DPR:v4i16:$Vm)) - Complexity = 6
                    // Dst: (VMLAv4i16:v4i16 DPR:v4i16:$src1, DPR:v4i16:$Vn, DPR:v4i16:$Vm)
/*10158*/         /*SwitchType*/ 20, MVT::v2i32,// ->10180
/*10160*/           OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*10162*/           OPC_EmitInteger, MVT::i32, 14, 
/*10165*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*10168*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VMLAv2i32), 0,
                        1/*#VTs*/, MVT::v2i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                    // Src: (add:v2i32 DPR:v2i32:$src1, (mul:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm)) - Complexity = 6
                    // Dst: (VMLAv2i32:v2i32 DPR:v2i32:$src1, DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*10180*/         /*SwitchType*/ 20, MVT::v16i8,// ->10202
/*10182*/           OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*10184*/           OPC_EmitInteger, MVT::i32, 14, 
/*10187*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*10190*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VMLAv16i8), 0,
                        1/*#VTs*/, MVT::v16i8, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                    // Src: (add:v16i8 QPR:v16i8:$src1, (mul:v16i8 QPR:v16i8:$Vn, QPR:v16i8:$Vm)) - Complexity = 6
                    // Dst: (VMLAv16i8:v16i8 QPR:v16i8:$src1, QPR:v16i8:$Vn, QPR:v16i8:$Vm)
/*10202*/         /*SwitchType*/ 20, MVT::v8i16,// ->10224
/*10204*/           OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*10206*/           OPC_EmitInteger, MVT::i32, 14, 
/*10209*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*10212*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VMLAv8i16), 0,
                        1/*#VTs*/, MVT::v8i16, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                    // Src: (add:v8i16 QPR:v8i16:$src1, (mul:v8i16 QPR:v8i16:$Vn, QPR:v8i16:$Vm)) - Complexity = 6
                    // Dst: (VMLAv8i16:v8i16 QPR:v8i16:$src1, QPR:v8i16:$Vn, QPR:v8i16:$Vm)
/*10224*/         /*SwitchType*/ 20, MVT::v4i32,// ->10246
/*10226*/           OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*10228*/           OPC_EmitInteger, MVT::i32, 14, 
/*10231*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*10234*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VMLAv4i32), 0,
                        1/*#VTs*/, MVT::v4i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                    // Src: (add:v4i32 QPR:v4i32:$src1, (mul:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm)) - Complexity = 6
                    // Dst: (VMLAv4i32:v4i32 QPR:v4i32:$src1, QPR:v4i32:$Vn, QPR:v4i32:$Vm)
/*10246*/         0, // EndSwitchType
/*10247*/       /*SwitchOpcode*/ 84, TARGET_VAL(ARMISD::VMULLs),// ->10334
/*10250*/         OPC_RecordChild0, // #1 = $Vn
/*10251*/         OPC_Scope, 26, /*->10279*/ // 3 children in Scope
/*10253*/           OPC_CheckChild0Type, MVT::v8i8,
/*10255*/           OPC_RecordChild1, // #2 = $Vm
/*10256*/           OPC_MoveParent,
/*10257*/           OPC_CheckType, MVT::v8i16,
/*10259*/           OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*10261*/           OPC_EmitInteger, MVT::i32, 14, 
/*10264*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*10267*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VMLALsv8i16), 0,
                        1/*#VTs*/, MVT::v8i16, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                    // Src: (add:v8i16 QPR:v8i16:$src1, (NEONvmulls:v8i16 DPR:v8i8:$Vn, DPR:v8i8:$Vm)) - Complexity = 6
                    // Dst: (VMLALsv8i16:v8i16 QPR:v8i16:$src1, DPR:v8i8:$Vn, DPR:v8i8:$Vm)
/*10279*/         /*Scope*/ 26, /*->10306*/
/*10280*/           OPC_CheckChild0Type, MVT::v4i16,
/*10282*/           OPC_RecordChild1, // #2 = $Vm
/*10283*/           OPC_MoveParent,
/*10284*/           OPC_CheckType, MVT::v4i32,
/*10286*/           OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*10288*/           OPC_EmitInteger, MVT::i32, 14, 
/*10291*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*10294*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VMLALsv4i32), 0,
                        1/*#VTs*/, MVT::v4i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                    // Src: (add:v4i32 QPR:v4i32:$src1, (NEONvmulls:v4i32 DPR:v4i16:$Vn, DPR:v4i16:$Vm)) - Complexity = 6
                    // Dst: (VMLALsv4i32:v4i32 QPR:v4i32:$src1, DPR:v4i16:$Vn, DPR:v4i16:$Vm)
/*10306*/         /*Scope*/ 26, /*->10333*/
/*10307*/           OPC_CheckChild0Type, MVT::v2i32,
/*10309*/           OPC_RecordChild1, // #2 = $Vm
/*10310*/           OPC_MoveParent,
/*10311*/           OPC_CheckType, MVT::v2i64,
/*10313*/           OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*10315*/           OPC_EmitInteger, MVT::i32, 14, 
/*10318*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*10321*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VMLALsv2i64), 0,
                        1/*#VTs*/, MVT::v2i64, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                    // Src: (add:v2i64 QPR:v2i64:$src1, (NEONvmulls:v2i64 DPR:v2i32:$Vn, DPR:v2i32:$Vm)) - Complexity = 6
                    // Dst: (VMLALsv2i64:v2i64 QPR:v2i64:$src1, DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*10333*/         0, /*End of Scope*/
/*10334*/       /*SwitchOpcode*/ 84, TARGET_VAL(ARMISD::VMULLu),// ->10421
/*10337*/         OPC_RecordChild0, // #1 = $Vn
/*10338*/         OPC_Scope, 26, /*->10366*/ // 3 children in Scope
/*10340*/           OPC_CheckChild0Type, MVT::v8i8,
/*10342*/           OPC_RecordChild1, // #2 = $Vm
/*10343*/           OPC_MoveParent,
/*10344*/           OPC_CheckType, MVT::v8i16,
/*10346*/           OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*10348*/           OPC_EmitInteger, MVT::i32, 14, 
/*10351*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*10354*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VMLALuv8i16), 0,
                        1/*#VTs*/, MVT::v8i16, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                    // Src: (add:v8i16 QPR:v8i16:$src1, (NEONvmullu:v8i16 DPR:v8i8:$Vn, DPR:v8i8:$Vm)) - Complexity = 6
                    // Dst: (VMLALuv8i16:v8i16 QPR:v8i16:$src1, DPR:v8i8:$Vn, DPR:v8i8:$Vm)
/*10366*/         /*Scope*/ 26, /*->10393*/
/*10367*/           OPC_CheckChild0Type, MVT::v4i16,
/*10369*/           OPC_RecordChild1, // #2 = $Vm
/*10370*/           OPC_MoveParent,
/*10371*/           OPC_CheckType, MVT::v4i32,
/*10373*/           OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*10375*/           OPC_EmitInteger, MVT::i32, 14, 
/*10378*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*10381*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VMLALuv4i32), 0,
                        1/*#VTs*/, MVT::v4i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                    // Src: (add:v4i32 QPR:v4i32:$src1, (NEONvmullu:v4i32 DPR:v4i16:$Vn, DPR:v4i16:$Vm)) - Complexity = 6
                    // Dst: (VMLALuv4i32:v4i32 QPR:v4i32:$src1, DPR:v4i16:$Vn, DPR:v4i16:$Vm)
/*10393*/         /*Scope*/ 26, /*->10420*/
/*10394*/           OPC_CheckChild0Type, MVT::v2i32,
/*10396*/           OPC_RecordChild1, // #2 = $Vm
/*10397*/           OPC_MoveParent,
/*10398*/           OPC_CheckType, MVT::v2i64,
/*10400*/           OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*10402*/           OPC_EmitInteger, MVT::i32, 14, 
/*10405*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*10408*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VMLALuv2i64), 0,
                        1/*#VTs*/, MVT::v2i64, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                    // Src: (add:v2i64 QPR:v2i64:$src1, (NEONvmullu:v2i64 DPR:v2i32:$Vn, DPR:v2i32:$Vm)) - Complexity = 6
                    // Dst: (VMLALuv2i64:v2i64 QPR:v2i64:$src1, DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*10420*/         0, /*End of Scope*/
/*10421*/       0, // EndSwitchOpcode
/*10422*/     /*Scope*/ 110|128,3/*494*/, /*->10918*/
/*10424*/       OPC_MoveChild, 0,
/*10426*/       OPC_SwitchOpcode /*5 cases */, 81, TARGET_VAL(ISD::SIGN_EXTEND),// ->10511
/*10430*/         OPC_RecordChild0, // #0 = $Vm
/*10431*/         OPC_Scope, 25, /*->10458*/ // 3 children in Scope
/*10433*/           OPC_CheckChild0Type, MVT::v8i8,
/*10435*/           OPC_MoveParent,
/*10436*/           OPC_RecordChild1, // #1 = $Vn
/*10437*/           OPC_CheckType, MVT::v8i16,
/*10439*/           OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*10441*/           OPC_EmitInteger, MVT::i32, 14, 
/*10444*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*10447*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VADDWsv8i16), 0,
                        1/*#VTs*/, MVT::v8i16, 4/*#Ops*/, 1, 0, 2, 3, 
                    // Src: (add:v8i16 (sext:v8i16 DPR:v8i8:$Vm), QPR:v8i16:$Vn) - Complexity = 6
                    // Dst: (VADDWsv8i16:v8i16 QPR:v8i16:$Vn, DPR:v8i8:$Vm)
/*10458*/         /*Scope*/ 25, /*->10484*/
/*10459*/           OPC_CheckChild0Type, MVT::v4i16,
/*10461*/           OPC_MoveParent,
/*10462*/           OPC_RecordChild1, // #1 = $Vn
/*10463*/           OPC_CheckType, MVT::v4i32,
/*10465*/           OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*10467*/           OPC_EmitInteger, MVT::i32, 14, 
/*10470*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*10473*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VADDWsv4i32), 0,
                        1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 1, 0, 2, 3, 
                    // Src: (add:v4i32 (sext:v4i32 DPR:v4i16:$Vm), QPR:v4i32:$Vn) - Complexity = 6
                    // Dst: (VADDWsv4i32:v4i32 QPR:v4i32:$Vn, DPR:v4i16:$Vm)
/*10484*/         /*Scope*/ 25, /*->10510*/
/*10485*/           OPC_CheckChild0Type, MVT::v2i32,
/*10487*/           OPC_MoveParent,
/*10488*/           OPC_RecordChild1, // #1 = $Vn
/*10489*/           OPC_CheckType, MVT::v2i64,
/*10491*/           OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*10493*/           OPC_EmitInteger, MVT::i32, 14, 
/*10496*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*10499*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VADDWsv2i64), 0,
                        1/*#VTs*/, MVT::v2i64, 4/*#Ops*/, 1, 0, 2, 3, 
                    // Src: (add:v2i64 (sext:v2i64 DPR:v2i32:$Vm), QPR:v2i64:$Vn) - Complexity = 6
                    // Dst: (VADDWsv2i64:v2i64 QPR:v2i64:$Vn, DPR:v2i32:$Vm)
/*10510*/         0, /*End of Scope*/
/*10511*/       /*SwitchOpcode*/ 81, TARGET_VAL(ISD::ZERO_EXTEND),// ->10595
/*10514*/         OPC_RecordChild0, // #0 = $Vm
/*10515*/         OPC_Scope, 25, /*->10542*/ // 3 children in Scope
/*10517*/           OPC_CheckChild0Type, MVT::v8i8,
/*10519*/           OPC_MoveParent,
/*10520*/           OPC_RecordChild1, // #1 = $Vn
/*10521*/           OPC_CheckType, MVT::v8i16,
/*10523*/           OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*10525*/           OPC_EmitInteger, MVT::i32, 14, 
/*10528*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*10531*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VADDWuv8i16), 0,
                        1/*#VTs*/, MVT::v8i16, 4/*#Ops*/, 1, 0, 2, 3, 
                    // Src: (add:v8i16 (zext:v8i16 DPR:v8i8:$Vm), QPR:v8i16:$Vn) - Complexity = 6
                    // Dst: (VADDWuv8i16:v8i16 QPR:v8i16:$Vn, DPR:v8i8:$Vm)
/*10542*/         /*Scope*/ 25, /*->10568*/
/*10543*/           OPC_CheckChild0Type, MVT::v4i16,
/*10545*/           OPC_MoveParent,
/*10546*/           OPC_RecordChild1, // #1 = $Vn
/*10547*/           OPC_CheckType, MVT::v4i32,
/*10549*/           OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*10551*/           OPC_EmitInteger, MVT::i32, 14, 
/*10554*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*10557*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VADDWuv4i32), 0,
                        1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 1, 0, 2, 3, 
                    // Src: (add:v4i32 (zext:v4i32 DPR:v4i16:$Vm), QPR:v4i32:$Vn) - Complexity = 6
                    // Dst: (VADDWuv4i32:v4i32 QPR:v4i32:$Vn, DPR:v4i16:$Vm)
/*10568*/         /*Scope*/ 25, /*->10594*/
/*10569*/           OPC_CheckChild0Type, MVT::v2i32,
/*10571*/           OPC_MoveParent,
/*10572*/           OPC_RecordChild1, // #1 = $Vn
/*10573*/           OPC_CheckType, MVT::v2i64,
/*10575*/           OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*10577*/           OPC_EmitInteger, MVT::i32, 14, 
/*10580*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*10583*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VADDWuv2i64), 0,
                        1/*#VTs*/, MVT::v2i64, 4/*#Ops*/, 1, 0, 2, 3, 
                    // Src: (add:v2i64 (zext:v2i64 DPR:v2i32:$Vm), QPR:v2i64:$Vn) - Complexity = 6
                    // Dst: (VADDWuv2i64:v2i64 QPR:v2i64:$Vn, DPR:v2i32:$Vm)
/*10594*/         0, /*End of Scope*/
/*10595*/       /*SwitchOpcode*/ 10|128,1/*138*/, TARGET_VAL(ISD::MUL),// ->10737
/*10599*/         OPC_RecordChild0, // #0 = $Vn
/*10600*/         OPC_RecordChild1, // #1 = $Vm
/*10601*/         OPC_MoveParent,
/*10602*/         OPC_RecordChild1, // #2 = $src1
/*10603*/         OPC_SwitchType /*6 cases */, 20, MVT::v8i8,// ->10626
/*10606*/           OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*10608*/           OPC_EmitInteger, MVT::i32, 14, 
/*10611*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*10614*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VMLAv8i8), 0,
                        1/*#VTs*/, MVT::v8i8, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                    // Src: (add:v8i8 (mul:v8i8 DPR:v8i8:$Vn, DPR:v8i8:$Vm), DPR:v8i8:$src1) - Complexity = 6
                    // Dst: (VMLAv8i8:v8i8 DPR:v8i8:$src1, DPR:v8i8:$Vn, DPR:v8i8:$Vm)
/*10626*/         /*SwitchType*/ 20, MVT::v4i16,// ->10648
/*10628*/           OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*10630*/           OPC_EmitInteger, MVT::i32, 14, 
/*10633*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*10636*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VMLAv4i16), 0,
                        1/*#VTs*/, MVT::v4i16, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                    // Src: (add:v4i16 (mul:v4i16 DPR:v4i16:$Vn, DPR:v4i16:$Vm), DPR:v4i16:$src1) - Complexity = 6
                    // Dst: (VMLAv4i16:v4i16 DPR:v4i16:$src1, DPR:v4i16:$Vn, DPR:v4i16:$Vm)
/*10648*/         /*SwitchType*/ 20, MVT::v2i32,// ->10670
/*10650*/           OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*10652*/           OPC_EmitInteger, MVT::i32, 14, 
/*10655*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*10658*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VMLAv2i32), 0,
                        1/*#VTs*/, MVT::v2i32, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                    // Src: (add:v2i32 (mul:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm), DPR:v2i32:$src1) - Complexity = 6
                    // Dst: (VMLAv2i32:v2i32 DPR:v2i32:$src1, DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*10670*/         /*SwitchType*/ 20, MVT::v16i8,// ->10692
/*10672*/           OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*10674*/           OPC_EmitInteger, MVT::i32, 14, 
/*10677*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*10680*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VMLAv16i8), 0,
                        1/*#VTs*/, MVT::v16i8, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                    // Src: (add:v16i8 (mul:v16i8 QPR:v16i8:$Vn, QPR:v16i8:$Vm), QPR:v16i8:$src1) - Complexity = 6
                    // Dst: (VMLAv16i8:v16i8 QPR:v16i8:$src1, QPR:v16i8:$Vn, QPR:v16i8:$Vm)
/*10692*/         /*SwitchType*/ 20, MVT::v8i16,// ->10714
/*10694*/           OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*10696*/           OPC_EmitInteger, MVT::i32, 14, 
/*10699*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*10702*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VMLAv8i16), 0,
                        1/*#VTs*/, MVT::v8i16, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                    // Src: (add:v8i16 (mul:v8i16 QPR:v8i16:$Vn, QPR:v8i16:$Vm), QPR:v8i16:$src1) - Complexity = 6
                    // Dst: (VMLAv8i16:v8i16 QPR:v8i16:$src1, QPR:v8i16:$Vn, QPR:v8i16:$Vm)
/*10714*/         /*SwitchType*/ 20, MVT::v4i32,// ->10736
/*10716*/           OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*10718*/           OPC_EmitInteger, MVT::i32, 14, 
/*10721*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*10724*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VMLAv4i32), 0,
                        1/*#VTs*/, MVT::v4i32, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                    // Src: (add:v4i32 (mul:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm), QPR:v4i32:$src1) - Complexity = 6
                    // Dst: (VMLAv4i32:v4i32 QPR:v4i32:$src1, QPR:v4i32:$Vn, QPR:v4i32:$Vm)
/*10736*/         0, // EndSwitchType
/*10737*/       /*SwitchOpcode*/ 87, TARGET_VAL(ARMISD::VMULLs),// ->10827
/*10740*/         OPC_RecordChild0, // #0 = $Vn
/*10741*/         OPC_Scope, 27, /*->10770*/ // 3 children in Scope
/*10743*/           OPC_CheckChild0Type, MVT::v8i8,
/*10745*/           OPC_RecordChild1, // #1 = $Vm
/*10746*/           OPC_MoveParent,
/*10747*/           OPC_RecordChild1, // #2 = $src1
/*10748*/           OPC_CheckType, MVT::v8i16,
/*10750*/           OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*10752*/           OPC_EmitInteger, MVT::i32, 14, 
/*10755*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*10758*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VMLALsv8i16), 0,
                        1/*#VTs*/, MVT::v8i16, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                    // Src: (add:v8i16 (NEONvmulls:v8i16 DPR:v8i8:$Vn, DPR:v8i8:$Vm), QPR:v8i16:$src1) - Complexity = 6
                    // Dst: (VMLALsv8i16:v8i16 QPR:v8i16:$src1, DPR:v8i8:$Vn, DPR:v8i8:$Vm)
/*10770*/         /*Scope*/ 27, /*->10798*/
/*10771*/           OPC_CheckChild0Type, MVT::v4i16,
/*10773*/           OPC_RecordChild1, // #1 = $Vm
/*10774*/           OPC_MoveParent,
/*10775*/           OPC_RecordChild1, // #2 = $src1
/*10776*/           OPC_CheckType, MVT::v4i32,
/*10778*/           OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*10780*/           OPC_EmitInteger, MVT::i32, 14, 
/*10783*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*10786*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VMLALsv4i32), 0,
                        1/*#VTs*/, MVT::v4i32, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                    // Src: (add:v4i32 (NEONvmulls:v4i32 DPR:v4i16:$Vn, DPR:v4i16:$Vm), QPR:v4i32:$src1) - Complexity = 6
                    // Dst: (VMLALsv4i32:v4i32 QPR:v4i32:$src1, DPR:v4i16:$Vn, DPR:v4i16:$Vm)
/*10798*/         /*Scope*/ 27, /*->10826*/
/*10799*/           OPC_CheckChild0Type, MVT::v2i32,
/*10801*/           OPC_RecordChild1, // #1 = $Vm
/*10802*/           OPC_MoveParent,
/*10803*/           OPC_RecordChild1, // #2 = $src1
/*10804*/           OPC_CheckType, MVT::v2i64,
/*10806*/           OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*10808*/           OPC_EmitInteger, MVT::i32, 14, 
/*10811*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*10814*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VMLALsv2i64), 0,
                        1/*#VTs*/, MVT::v2i64, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                    // Src: (add:v2i64 (NEONvmulls:v2i64 DPR:v2i32:$Vn, DPR:v2i32:$Vm), QPR:v2i64:$src1) - Complexity = 6
                    // Dst: (VMLALsv2i64:v2i64 QPR:v2i64:$src1, DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*10826*/         0, /*End of Scope*/
/*10827*/       /*SwitchOpcode*/ 87, TARGET_VAL(ARMISD::VMULLu),// ->10917
/*10830*/         OPC_RecordChild0, // #0 = $Vn
/*10831*/         OPC_Scope, 27, /*->10860*/ // 3 children in Scope
/*10833*/           OPC_CheckChild0Type, MVT::v8i8,
/*10835*/           OPC_RecordChild1, // #1 = $Vm
/*10836*/           OPC_MoveParent,
/*10837*/           OPC_RecordChild1, // #2 = $src1
/*10838*/           OPC_CheckType, MVT::v8i16,
/*10840*/           OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*10842*/           OPC_EmitInteger, MVT::i32, 14, 
/*10845*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*10848*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VMLALuv8i16), 0,
                        1/*#VTs*/, MVT::v8i16, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                    // Src: (add:v8i16 (NEONvmullu:v8i16 DPR:v8i8:$Vn, DPR:v8i8:$Vm), QPR:v8i16:$src1) - Complexity = 6
                    // Dst: (VMLALuv8i16:v8i16 QPR:v8i16:$src1, DPR:v8i8:$Vn, DPR:v8i8:$Vm)
/*10860*/         /*Scope*/ 27, /*->10888*/
/*10861*/           OPC_CheckChild0Type, MVT::v4i16,
/*10863*/           OPC_RecordChild1, // #1 = $Vm
/*10864*/           OPC_MoveParent,
/*10865*/           OPC_RecordChild1, // #2 = $src1
/*10866*/           OPC_CheckType, MVT::v4i32,
/*10868*/           OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*10870*/           OPC_EmitInteger, MVT::i32, 14, 
/*10873*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*10876*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VMLALuv4i32), 0,
                        1/*#VTs*/, MVT::v4i32, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                    // Src: (add:v4i32 (NEONvmullu:v4i32 DPR:v4i16:$Vn, DPR:v4i16:$Vm), QPR:v4i32:$src1) - Complexity = 6
                    // Dst: (VMLALuv4i32:v4i32 QPR:v4i32:$src1, DPR:v4i16:$Vn, DPR:v4i16:$Vm)
/*10888*/         /*Scope*/ 27, /*->10916*/
/*10889*/           OPC_CheckChild0Type, MVT::v2i32,
/*10891*/           OPC_RecordChild1, // #1 = $Vm
/*10892*/           OPC_MoveParent,
/*10893*/           OPC_RecordChild1, // #2 = $src1
/*10894*/           OPC_CheckType, MVT::v2i64,
/*10896*/           OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*10898*/           OPC_EmitInteger, MVT::i32, 14, 
/*10901*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*10904*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VMLALuv2i64), 0,
                        1/*#VTs*/, MVT::v2i64, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                    // Src: (add:v2i64 (NEONvmullu:v2i64 DPR:v2i32:$Vn, DPR:v2i32:$Vm), QPR:v2i64:$src1) - Complexity = 6
                    // Dst: (VMLALuv2i64:v2i64 QPR:v2i64:$src1, DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*10916*/         0, /*End of Scope*/
/*10917*/       0, // EndSwitchOpcode
/*10918*/     /*Scope*/ 44|128,1/*172*/, /*->11092*/
/*10920*/       OPC_RecordChild0, // #0 = $Vn
/*10921*/       OPC_RecordChild1, // #1 = $Vm
/*10922*/       OPC_SwitchType /*8 cases */, 19, MVT::v8i8,// ->10944
/*10925*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*10927*/         OPC_EmitInteger, MVT::i32, 14, 
/*10930*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*10933*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VADDv8i8), 0,
                      1/*#VTs*/, MVT::v8i8, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (add:v8i8 DPR:v8i8:$Vn, DPR:v8i8:$Vm) - Complexity = 3
                  // Dst: (VADDv8i8:v8i8 DPR:v8i8:$Vn, DPR:v8i8:$Vm)
/*10944*/       /*SwitchType*/ 19, MVT::v4i16,// ->10965
/*10946*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*10948*/         OPC_EmitInteger, MVT::i32, 14, 
/*10951*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*10954*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VADDv4i16), 0,
                      1/*#VTs*/, MVT::v4i16, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (add:v4i16 DPR:v4i16:$Vn, DPR:v4i16:$Vm) - Complexity = 3
                  // Dst: (VADDv4i16:v4i16 DPR:v4i16:$Vn, DPR:v4i16:$Vm)
/*10965*/       /*SwitchType*/ 19, MVT::v2i32,// ->10986
/*10967*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*10969*/         OPC_EmitInteger, MVT::i32, 14, 
/*10972*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*10975*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VADDv2i32), 0,
                      1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (add:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm) - Complexity = 3
                  // Dst: (VADDv2i32:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*10986*/       /*SwitchType*/ 19, MVT::v16i8,// ->11007
/*10988*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*10990*/         OPC_EmitInteger, MVT::i32, 14, 
/*10993*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*10996*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VADDv16i8), 0,
                      1/*#VTs*/, MVT::v16i8, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (add:v16i8 QPR:v16i8:$Vn, QPR:v16i8:$Vm) - Complexity = 3
                  // Dst: (VADDv16i8:v16i8 QPR:v16i8:$Vn, QPR:v16i8:$Vm)
/*11007*/       /*SwitchType*/ 19, MVT::v8i16,// ->11028
/*11009*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*11011*/         OPC_EmitInteger, MVT::i32, 14, 
/*11014*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*11017*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VADDv8i16), 0,
                      1/*#VTs*/, MVT::v8i16, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (add:v8i16 QPR:v8i16:$Vn, QPR:v8i16:$Vm) - Complexity = 3
                  // Dst: (VADDv8i16:v8i16 QPR:v8i16:$Vn, QPR:v8i16:$Vm)
/*11028*/       /*SwitchType*/ 19, MVT::v4i32,// ->11049
/*11030*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*11032*/         OPC_EmitInteger, MVT::i32, 14, 
/*11035*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*11038*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VADDv4i32), 0,
                      1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (add:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm) - Complexity = 3
                  // Dst: (VADDv4i32:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm)
/*11049*/       /*SwitchType*/ 19, MVT::v1i64,// ->11070
/*11051*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*11053*/         OPC_EmitInteger, MVT::i32, 14, 
/*11056*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*11059*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VADDv1i64), 0,
                      1/*#VTs*/, MVT::v1i64, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (add:v1i64 DPR:v1i64:$Vn, DPR:v1i64:$Vm) - Complexity = 3
                  // Dst: (VADDv1i64:v1i64 DPR:v1i64:$Vn, DPR:v1i64:$Vm)
/*11070*/       /*SwitchType*/ 19, MVT::v2i64,// ->11091
/*11072*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*11074*/         OPC_EmitInteger, MVT::i32, 14, 
/*11077*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*11080*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VADDv2i64), 0,
                      1/*#VTs*/, MVT::v2i64, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (add:v2i64 QPR:v2i64:$Vn, QPR:v2i64:$Vm) - Complexity = 3
                  // Dst: (VADDv2i64:v2i64 QPR:v2i64:$Vn, QPR:v2i64:$Vm)
/*11091*/       0, // EndSwitchType
/*11092*/     0, /*End of Scope*/
/*11093*/   /*SwitchOpcode*/ 115|128,46/*6003*/, TARGET_VAL(ISD::OR),// ->17100
/*11097*/     OPC_Scope, 24|128,6/*792*/, /*->11892*/ // 17 children in Scope
/*11100*/       OPC_MoveChild, 0,
/*11102*/       OPC_Scope, 79, /*->11183*/ // 9 children in Scope
/*11104*/         OPC_CheckOpcode, TARGET_VAL(ISD::SRA),
/*11107*/         OPC_MoveChild, 0,
/*11109*/         OPC_CheckOpcode, TARGET_VAL(ISD::SHL),
/*11112*/         OPC_RecordChild0, // #0 = $Rm
/*11113*/         OPC_CheckChild1Integer, 24, 
/*11115*/         OPC_CheckChild1Type, MVT::i32,
/*11117*/         OPC_MoveParent,
/*11118*/         OPC_CheckChild1Integer, 16, 
/*11120*/         OPC_CheckChild1Type, MVT::i32,
/*11122*/         OPC_MoveParent,
/*11123*/         OPC_MoveChild, 1,
/*11125*/         OPC_CheckAndImm, 127|128,1/*255*/, 
/*11128*/         OPC_MoveChild, 0,
/*11130*/         OPC_CheckOpcode, TARGET_VAL(ISD::SRL),
/*11133*/         OPC_CheckChild0Same, 0,
/*11135*/         OPC_CheckChild1Integer, 8, 
/*11137*/         OPC_CheckChild1Type, MVT::i32,
/*11139*/         OPC_MoveParent,
/*11140*/         OPC_MoveParent,
/*11141*/         OPC_CheckType, MVT::i32,
/*11143*/         OPC_Scope, 18, /*->11163*/ // 2 children in Scope
/*11145*/           OPC_CheckPatternPredicate, 1, // (!Subtarget->isThumb()) && (Subtarget->hasV6Ops())
/*11147*/           OPC_EmitInteger, MVT::i32, 14, 
/*11150*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*11153*/           OPC_MorphNodeTo, TARGET_VAL(ARM::REVSH), 0,
                        1/*#VTs*/, MVT::i32, 3/*#Ops*/, 0, 1, 2, 
                    // Src: (or:i32 (sra:i32 (shl:i32 GPR:i32:$Rm, 24:i32), 16:i32), (and:i32 (srl:i32 GPR:i32:$Rm, 8:i32), 255:i32)) - Complexity = 35
                    // Dst: (REVSH:i32 GPR:i32:$Rm)
/*11163*/         /*Scope*/ 18, /*->11182*/
/*11164*/           OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*11166*/           OPC_EmitInteger, MVT::i32, 14, 
/*11169*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*11172*/           OPC_MorphNodeTo, TARGET_VAL(ARM::t2REVSH), 0,
                        1/*#VTs*/, MVT::i32, 3/*#Ops*/, 0, 1, 2, 
                    // Src: (or:i32 (sra:i32 (shl:i32 rGPR:i32:$Rm, 24:i32), 16:i32), (and:i32 (srl:i32 rGPR:i32:$Rm, 8:i32), 255:i32)) - Complexity = 35
                    // Dst: (t2REVSH:i32 rGPR:i32:$Rm)
/*11182*/         0, /*End of Scope*/
/*11183*/       /*Scope*/ 79, /*->11263*/
/*11184*/         OPC_CheckAndImm, 127|128,1/*255*/, 
/*11187*/         OPC_MoveChild, 0,
/*11189*/         OPC_CheckOpcode, TARGET_VAL(ISD::SRL),
/*11192*/         OPC_RecordChild0, // #0 = $Rm
/*11193*/         OPC_CheckChild1Integer, 8, 
/*11195*/         OPC_CheckChild1Type, MVT::i32,
/*11197*/         OPC_MoveParent,
/*11198*/         OPC_MoveParent,
/*11199*/         OPC_MoveChild, 1,
/*11201*/         OPC_CheckOpcode, TARGET_VAL(ISD::SRA),
/*11204*/         OPC_MoveChild, 0,
/*11206*/         OPC_CheckOpcode, TARGET_VAL(ISD::SHL),
/*11209*/         OPC_CheckChild0Same, 0,
/*11211*/         OPC_CheckChild1Integer, 24, 
/*11213*/         OPC_CheckChild1Type, MVT::i32,
/*11215*/         OPC_MoveParent,
/*11216*/         OPC_CheckChild1Integer, 16, 
/*11218*/         OPC_CheckChild1Type, MVT::i32,
/*11220*/         OPC_MoveParent,
/*11221*/         OPC_CheckType, MVT::i32,
/*11223*/         OPC_Scope, 18, /*->11243*/ // 2 children in Scope
/*11225*/           OPC_CheckPatternPredicate, 1, // (!Subtarget->isThumb()) && (Subtarget->hasV6Ops())
/*11227*/           OPC_EmitInteger, MVT::i32, 14, 
/*11230*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*11233*/           OPC_MorphNodeTo, TARGET_VAL(ARM::REVSH), 0,
                        1/*#VTs*/, MVT::i32, 3/*#Ops*/, 0, 1, 2, 
                    // Src: (or:i32 (and:i32 (srl:i32 GPR:i32:$Rm, 8:i32), 255:i32), (sra:i32 (shl:i32 GPR:i32:$Rm, 24:i32), 16:i32)) - Complexity = 35
                    // Dst: (REVSH:i32 GPR:i32:$Rm)
/*11243*/         /*Scope*/ 18, /*->11262*/
/*11244*/           OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*11246*/           OPC_EmitInteger, MVT::i32, 14, 
/*11249*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*11252*/           OPC_MorphNodeTo, TARGET_VAL(ARM::t2REVSH), 0,
                        1/*#VTs*/, MVT::i32, 3/*#Ops*/, 0, 1, 2, 
                    // Src: (or:i32 (and:i32 (srl:i32 rGPR:i32:$Rm, 8:i32), 255:i32), (sra:i32 (shl:i32 rGPR:i32:$Rm, 24:i32), 16:i32)) - Complexity = 35
                    // Dst: (t2REVSH:i32 rGPR:i32:$Rm)
/*11262*/         0, /*End of Scope*/
/*11263*/       /*Scope*/ 57, /*->11321*/
/*11264*/         OPC_CheckAndImm, 127|128,127|128,3/*65535*/, 
/*11268*/         OPC_RecordChild0, // #0 = $Rn
/*11269*/         OPC_MoveParent,
/*11270*/         OPC_MoveChild, 1,
/*11272*/         OPC_CheckAndImm, 0|128,0|128,124|128,127|128,15/*4294901760*/, 
/*11278*/         OPC_MoveChild, 0,
/*11280*/         OPC_CheckOpcode, TARGET_VAL(ISD::SHL),
/*11283*/         OPC_RecordChild0, // #1 = $Rm
/*11284*/         OPC_RecordChild1, // #2 = $sh
/*11285*/         OPC_MoveChild, 1,
/*11287*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*11290*/         OPC_CheckPredicate, 15, // Predicate_pkh_lsl_amt
/*11292*/         OPC_CheckType, MVT::i32,
/*11294*/         OPC_MoveParent,
/*11295*/         OPC_MoveParent,
/*11296*/         OPC_MoveParent,
/*11297*/         OPC_CheckType, MVT::i32,
/*11299*/         OPC_CheckPatternPredicate, 1, // (!Subtarget->isThumb()) && (Subtarget->hasV6Ops())
/*11301*/         OPC_EmitConvertToTarget, 2,
/*11303*/         OPC_EmitInteger, MVT::i32, 14, 
/*11306*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*11309*/         OPC_MorphNodeTo, TARGET_VAL(ARM::PKHBT), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                  // Src: (or:i32 (and:i32 GPRnopc:i32:$Rn, 65535:i32), (and:i32 (shl:i32 GPRnopc:i32:$Rm, (imm:i32)<<P:Predicate_pkh_lsl_amt>>:$sh), 4294901760:i32)) - Complexity = 26
                  // Dst: (PKHBT:i32 GPRnopc:i32:$Rn, GPRnopc:i32:$Rm, (imm:i32):$sh)
/*11321*/       /*Scope*/ 100, /*->11422*/
/*11322*/         OPC_CheckAndImm, 0|128,0|128,124|128,127|128,15/*4294901760*/, 
/*11328*/         OPC_RecordChild0, // #0 = $Rn
/*11329*/         OPC_MoveParent,
/*11330*/         OPC_MoveChild, 1,
/*11332*/         OPC_CheckAndImm, 127|128,127|128,3/*65535*/, 
/*11336*/         OPC_MoveChild, 0,
/*11338*/         OPC_SwitchOpcode /*2 cases */, 38, TARGET_VAL(ISD::SRA),// ->11380
/*11342*/           OPC_RecordChild0, // #1 = $Rm
/*11343*/           OPC_RecordChild1, // #2 = $sh
/*11344*/           OPC_MoveChild, 1,
/*11346*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*11349*/           OPC_CheckPredicate, 16, // Predicate_pkh_asr_amt
/*11351*/           OPC_CheckType, MVT::i32,
/*11353*/           OPC_MoveParent,
/*11354*/           OPC_MoveParent,
/*11355*/           OPC_MoveParent,
/*11356*/           OPC_CheckType, MVT::i32,
/*11358*/           OPC_CheckPatternPredicate, 1, // (!Subtarget->isThumb()) && (Subtarget->hasV6Ops())
/*11360*/           OPC_EmitConvertToTarget, 2,
/*11362*/           OPC_EmitInteger, MVT::i32, 14, 
/*11365*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*11368*/           OPC_MorphNodeTo, TARGET_VAL(ARM::PKHTB), 0,
                        1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                    // Src: (or:i32 (and:i32 GPRnopc:i32:$Rn, 4294901760:i32), (and:i32 (sra:i32 GPRnopc:i32:$Rm, (imm:i32)<<P:Predicate_pkh_asr_amt>>:$sh), 65535:i32)) - Complexity = 26
                    // Dst: (PKHTB:i32 GPRnopc:i32:$Rn, GPRnopc:i32:$Rm, (imm:i32):$sh)
/*11380*/         /*SwitchOpcode*/ 38, TARGET_VAL(ISD::SRL),// ->11421
/*11383*/           OPC_RecordChild0, // #1 = $src2
/*11384*/           OPC_RecordChild1, // #2 = $sh
/*11385*/           OPC_MoveChild, 1,
/*11387*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*11390*/           OPC_CheckPredicate, 17, // Predicate_imm1_15
/*11392*/           OPC_CheckType, MVT::i32,
/*11394*/           OPC_MoveParent,
/*11395*/           OPC_MoveParent,
/*11396*/           OPC_MoveParent,
/*11397*/           OPC_CheckType, MVT::i32,
/*11399*/           OPC_CheckPatternPredicate, 1, // (!Subtarget->isThumb()) && (Subtarget->hasV6Ops())
/*11401*/           OPC_EmitConvertToTarget, 2,
/*11403*/           OPC_EmitInteger, MVT::i32, 14, 
/*11406*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*11409*/           OPC_MorphNodeTo, TARGET_VAL(ARM::PKHTB), 0,
                        1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                    // Src: (or:i32 (and:i32 GPRnopc:i32:$src1, 4294901760:i32), (and:i32 (srl:i32 GPRnopc:i32:$src2, (imm:i32)<<P:Predicate_imm1_15>>:$sh), 65535:i32)) - Complexity = 26
                    // Dst: (PKHTB:i32 GPRnopc:i32:$src1, GPRnopc:i32:$src2, (imm:i32)<<P:Predicate_imm1_15>>:$sh)
/*11421*/         0, // EndSwitchOpcode
/*11422*/       /*Scope*/ 57, /*->11480*/
/*11423*/         OPC_CheckAndImm, 127|128,127|128,3/*65535*/, 
/*11427*/         OPC_RecordChild0, // #0 = $Rn
/*11428*/         OPC_MoveParent,
/*11429*/         OPC_MoveChild, 1,
/*11431*/         OPC_CheckAndImm, 0|128,0|128,124|128,127|128,15/*4294901760*/, 
/*11437*/         OPC_MoveChild, 0,
/*11439*/         OPC_CheckOpcode, TARGET_VAL(ISD::SHL),
/*11442*/         OPC_RecordChild0, // #1 = $Rm
/*11443*/         OPC_RecordChild1, // #2 = $sh
/*11444*/         OPC_MoveChild, 1,
/*11446*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*11449*/         OPC_CheckPredicate, 15, // Predicate_pkh_lsl_amt
/*11451*/         OPC_CheckType, MVT::i32,
/*11453*/         OPC_MoveParent,
/*11454*/         OPC_MoveParent,
/*11455*/         OPC_MoveParent,
/*11456*/         OPC_CheckType, MVT::i32,
/*11458*/         OPC_CheckPatternPredicate, 2, // (Subtarget->hasT2ExtractPack()) && (Subtarget->isThumb2())
/*11460*/         OPC_EmitConvertToTarget, 2,
/*11462*/         OPC_EmitInteger, MVT::i32, 14, 
/*11465*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*11468*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2PKHBT), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                  // Src: (or:i32 (and:i32 rGPR:i32:$Rn, 65535:i32), (and:i32 (shl:i32 rGPR:i32:$Rm, (imm:i32)<<P:Predicate_pkh_lsl_amt>>:$sh), 4294901760:i32)) - Complexity = 26
                  // Dst: (t2PKHBT:i32 rGPR:i32:$Rn, rGPR:i32:$Rm, (imm:i32):$sh)
/*11480*/       /*Scope*/ 27|128,1/*155*/, /*->11637*/
/*11482*/         OPC_CheckAndImm, 0|128,0|128,124|128,127|128,15/*4294901760*/, 
/*11488*/         OPC_Scope, 94, /*->11584*/ // 2 children in Scope
/*11490*/           OPC_RecordChild0, // #0 = $Rn
/*11491*/           OPC_MoveParent,
/*11492*/           OPC_MoveChild, 1,
/*11494*/           OPC_CheckAndImm, 127|128,127|128,3/*65535*/, 
/*11498*/           OPC_MoveChild, 0,
/*11500*/           OPC_SwitchOpcode /*2 cases */, 38, TARGET_VAL(ISD::SRA),// ->11542
/*11504*/             OPC_RecordChild0, // #1 = $Rm
/*11505*/             OPC_RecordChild1, // #2 = $sh
/*11506*/             OPC_MoveChild, 1,
/*11508*/             OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*11511*/             OPC_CheckPredicate, 16, // Predicate_pkh_asr_amt
/*11513*/             OPC_CheckType, MVT::i32,
/*11515*/             OPC_MoveParent,
/*11516*/             OPC_MoveParent,
/*11517*/             OPC_MoveParent,
/*11518*/             OPC_CheckType, MVT::i32,
/*11520*/             OPC_CheckPatternPredicate, 2, // (Subtarget->hasT2ExtractPack()) && (Subtarget->isThumb2())
/*11522*/             OPC_EmitConvertToTarget, 2,
/*11524*/             OPC_EmitInteger, MVT::i32, 14, 
/*11527*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*11530*/             OPC_MorphNodeTo, TARGET_VAL(ARM::t2PKHTB), 0,
                          1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                      // Src: (or:i32 (and:i32 rGPR:i32:$Rn, 4294901760:i32), (and:i32 (sra:i32 rGPR:i32:$Rm, (imm:i32)<<P:Predicate_pkh_asr_amt>>:$sh), 65535:i32)) - Complexity = 26
                      // Dst: (t2PKHTB:i32 rGPR:i32:$Rn, rGPR:i32:$Rm, (imm:i32):$sh)
/*11542*/           /*SwitchOpcode*/ 38, TARGET_VAL(ISD::SRL),// ->11583
/*11545*/             OPC_RecordChild0, // #1 = $src2
/*11546*/             OPC_RecordChild1, // #2 = $sh
/*11547*/             OPC_MoveChild, 1,
/*11549*/             OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*11552*/             OPC_CheckPredicate, 17, // Predicate_imm1_15
/*11554*/             OPC_CheckType, MVT::i32,
/*11556*/             OPC_MoveParent,
/*11557*/             OPC_MoveParent,
/*11558*/             OPC_MoveParent,
/*11559*/             OPC_CheckType, MVT::i32,
/*11561*/             OPC_CheckPatternPredicate, 2, // (Subtarget->hasT2ExtractPack()) && (Subtarget->isThumb2())
/*11563*/             OPC_EmitConvertToTarget, 2,
/*11565*/             OPC_EmitInteger, MVT::i32, 14, 
/*11568*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*11571*/             OPC_MorphNodeTo, TARGET_VAL(ARM::t2PKHTB), 0,
                          1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                      // Src: (or:i32 (and:i32 rGPR:i32:$src1, 4294901760:i32), (and:i32 (srl:i32 rGPR:i32:$src2, (imm:i32)<<P:Predicate_imm1_15>>:$sh), 65535:i32)) - Complexity = 26
                      // Dst: (t2PKHTB:i32 rGPR:i32:$src1, rGPR:i32:$src2, (imm:i32)<<P:Predicate_imm1_15>>:$sh)
/*11583*/           0, // EndSwitchOpcode
/*11584*/         /*Scope*/ 51, /*->11636*/
/*11585*/           OPC_MoveChild, 0,
/*11587*/           OPC_CheckOpcode, TARGET_VAL(ISD::SHL),
/*11590*/           OPC_RecordChild0, // #0 = $Rm
/*11591*/           OPC_RecordChild1, // #1 = $sh
/*11592*/           OPC_MoveChild, 1,
/*11594*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*11597*/           OPC_CheckPredicate, 15, // Predicate_pkh_lsl_amt
/*11599*/           OPC_CheckType, MVT::i32,
/*11601*/           OPC_MoveParent,
/*11602*/           OPC_MoveParent,
/*11603*/           OPC_MoveParent,
/*11604*/           OPC_MoveChild, 1,
/*11606*/           OPC_CheckAndImm, 127|128,127|128,3/*65535*/, 
/*11610*/           OPC_RecordChild0, // #2 = $Rn
/*11611*/           OPC_MoveParent,
/*11612*/           OPC_CheckType, MVT::i32,
/*11614*/           OPC_CheckPatternPredicate, 1, // (!Subtarget->isThumb()) && (Subtarget->hasV6Ops())
/*11616*/           OPC_EmitConvertToTarget, 1,
/*11618*/           OPC_EmitInteger, MVT::i32, 14, 
/*11621*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*11624*/           OPC_MorphNodeTo, TARGET_VAL(ARM::PKHBT), 0,
                        1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                    // Src: (or:i32 (and:i32 (shl:i32 GPRnopc:i32:$Rm, (imm:i32)<<P:Predicate_pkh_lsl_amt>>:$sh), 4294901760:i32), (and:i32 GPRnopc:i32:$Rn, 65535:i32)) - Complexity = 26
                    // Dst: (PKHBT:i32 GPRnopc:i32:$Rn, GPRnopc:i32:$Rm, (imm:i32):$sh)
/*11636*/         0, /*End of Scope*/
/*11637*/       /*Scope*/ 57, /*->11695*/
/*11638*/         OPC_CheckAndImm, 127|128,127|128,3/*65535*/, 
/*11642*/         OPC_MoveChild, 0,
/*11644*/         OPC_CheckOpcode, TARGET_VAL(ISD::SRA),
/*11647*/         OPC_RecordChild0, // #0 = $Rm
/*11648*/         OPC_RecordChild1, // #1 = $sh
/*11649*/         OPC_MoveChild, 1,
/*11651*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*11654*/         OPC_CheckPredicate, 16, // Predicate_pkh_asr_amt
/*11656*/         OPC_CheckType, MVT::i32,
/*11658*/         OPC_MoveParent,
/*11659*/         OPC_MoveParent,
/*11660*/         OPC_MoveParent,
/*11661*/         OPC_MoveChild, 1,
/*11663*/         OPC_CheckAndImm, 0|128,0|128,124|128,127|128,15/*4294901760*/, 
/*11669*/         OPC_RecordChild0, // #2 = $Rn
/*11670*/         OPC_MoveParent,
/*11671*/         OPC_CheckType, MVT::i32,
/*11673*/         OPC_CheckPatternPredicate, 1, // (!Subtarget->isThumb()) && (Subtarget->hasV6Ops())
/*11675*/         OPC_EmitConvertToTarget, 1,
/*11677*/         OPC_EmitInteger, MVT::i32, 14, 
/*11680*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*11683*/         OPC_MorphNodeTo, TARGET_VAL(ARM::PKHTB), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                  // Src: (or:i32 (and:i32 (sra:i32 GPRnopc:i32:$Rm, (imm:i32)<<P:Predicate_pkh_asr_amt>>:$sh), 65535:i32), (and:i32 GPRnopc:i32:$Rn, 4294901760:i32)) - Complexity = 26
                  // Dst: (PKHTB:i32 GPRnopc:i32:$Rn, GPRnopc:i32:$Rm, (imm:i32):$sh)
/*11695*/       /*Scope*/ 57, /*->11753*/
/*11696*/         OPC_CheckAndImm, 0|128,0|128,124|128,127|128,15/*4294901760*/, 
/*11702*/         OPC_MoveChild, 0,
/*11704*/         OPC_CheckOpcode, TARGET_VAL(ISD::SHL),
/*11707*/         OPC_RecordChild0, // #0 = $Rm
/*11708*/         OPC_RecordChild1, // #1 = $sh
/*11709*/         OPC_MoveChild, 1,
/*11711*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*11714*/         OPC_CheckPredicate, 15, // Predicate_pkh_lsl_amt
/*11716*/         OPC_CheckType, MVT::i32,
/*11718*/         OPC_MoveParent,
/*11719*/         OPC_MoveParent,
/*11720*/         OPC_MoveParent,
/*11721*/         OPC_MoveChild, 1,
/*11723*/         OPC_CheckAndImm, 127|128,127|128,3/*65535*/, 
/*11727*/         OPC_RecordChild0, // #2 = $Rn
/*11728*/         OPC_MoveParent,
/*11729*/         OPC_CheckType, MVT::i32,
/*11731*/         OPC_CheckPatternPredicate, 2, // (Subtarget->hasT2ExtractPack()) && (Subtarget->isThumb2())
/*11733*/         OPC_EmitConvertToTarget, 1,
/*11735*/         OPC_EmitInteger, MVT::i32, 14, 
/*11738*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*11741*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2PKHBT), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                  // Src: (or:i32 (and:i32 (shl:i32 rGPR:i32:$Rm, (imm:i32)<<P:Predicate_pkh_lsl_amt>>:$sh), 4294901760:i32), (and:i32 rGPR:i32:$Rn, 65535:i32)) - Complexity = 26
                  // Dst: (t2PKHBT:i32 rGPR:i32:$Rn, rGPR:i32:$Rm, (imm:i32):$sh)
/*11753*/       /*Scope*/ 8|128,1/*136*/, /*->11891*/
/*11755*/         OPC_CheckAndImm, 127|128,127|128,3/*65535*/, 
/*11759*/         OPC_MoveChild, 0,
/*11761*/         OPC_SwitchOpcode /*2 cases */, 48, TARGET_VAL(ISD::SRA),// ->11813
/*11765*/           OPC_RecordChild0, // #0 = $Rm
/*11766*/           OPC_RecordChild1, // #1 = $sh
/*11767*/           OPC_MoveChild, 1,
/*11769*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*11772*/           OPC_CheckPredicate, 16, // Predicate_pkh_asr_amt
/*11774*/           OPC_CheckType, MVT::i32,
/*11776*/           OPC_MoveParent,
/*11777*/           OPC_MoveParent,
/*11778*/           OPC_MoveParent,
/*11779*/           OPC_MoveChild, 1,
/*11781*/           OPC_CheckAndImm, 0|128,0|128,124|128,127|128,15/*4294901760*/, 
/*11787*/           OPC_RecordChild0, // #2 = $Rn
/*11788*/           OPC_MoveParent,
/*11789*/           OPC_CheckType, MVT::i32,
/*11791*/           OPC_CheckPatternPredicate, 2, // (Subtarget->hasT2ExtractPack()) && (Subtarget->isThumb2())
/*11793*/           OPC_EmitConvertToTarget, 1,
/*11795*/           OPC_EmitInteger, MVT::i32, 14, 
/*11798*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*11801*/           OPC_MorphNodeTo, TARGET_VAL(ARM::t2PKHTB), 0,
                        1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                    // Src: (or:i32 (and:i32 (sra:i32 rGPR:i32:$Rm, (imm:i32)<<P:Predicate_pkh_asr_amt>>:$sh), 65535:i32), (and:i32 rGPR:i32:$Rn, 4294901760:i32)) - Complexity = 26
                    // Dst: (t2PKHTB:i32 rGPR:i32:$Rn, rGPR:i32:$Rm, (imm:i32):$sh)
/*11813*/         /*SwitchOpcode*/ 74, TARGET_VAL(ISD::SRL),// ->11890
/*11816*/           OPC_RecordChild0, // #0 = $src2
/*11817*/           OPC_RecordChild1, // #1 = $sh
/*11818*/           OPC_MoveChild, 1,
/*11820*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*11823*/           OPC_CheckPredicate, 17, // Predicate_imm1_15
/*11825*/           OPC_CheckType, MVT::i32,
/*11827*/           OPC_MoveParent,
/*11828*/           OPC_MoveParent,
/*11829*/           OPC_MoveParent,
/*11830*/           OPC_MoveChild, 1,
/*11832*/           OPC_CheckAndImm, 0|128,0|128,124|128,127|128,15/*4294901760*/, 
/*11838*/           OPC_RecordChild0, // #2 = $src1
/*11839*/           OPC_MoveParent,
/*11840*/           OPC_CheckType, MVT::i32,
/*11842*/           OPC_Scope, 22, /*->11866*/ // 2 children in Scope
/*11844*/             OPC_CheckPatternPredicate, 1, // (!Subtarget->isThumb()) && (Subtarget->hasV6Ops())
/*11846*/             OPC_EmitConvertToTarget, 1,
/*11848*/             OPC_EmitInteger, MVT::i32, 14, 
/*11851*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*11854*/             OPC_MorphNodeTo, TARGET_VAL(ARM::PKHTB), 0,
                          1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                      // Src: (or:i32 (and:i32 (srl:i32 GPRnopc:i32:$src2, (imm:i32)<<P:Predicate_imm1_15>>:$sh), 65535:i32), (and:i32 GPRnopc:i32:$src1, 4294901760:i32)) - Complexity = 26
                      // Dst: (PKHTB:i32 GPRnopc:i32:$src1, GPRnopc:i32:$src2, (imm:i32)<<P:Predicate_imm1_15>>:$sh)
/*11866*/           /*Scope*/ 22, /*->11889*/
/*11867*/             OPC_CheckPatternPredicate, 2, // (Subtarget->hasT2ExtractPack()) && (Subtarget->isThumb2())
/*11869*/             OPC_EmitConvertToTarget, 1,
/*11871*/             OPC_EmitInteger, MVT::i32, 14, 
/*11874*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*11877*/             OPC_MorphNodeTo, TARGET_VAL(ARM::t2PKHTB), 0,
                          1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                      // Src: (or:i32 (and:i32 (srl:i32 rGPR:i32:$src2, (imm:i32)<<P:Predicate_imm1_15>>:$sh), 65535:i32), (and:i32 rGPR:i32:$src1, 4294901760:i32)) - Complexity = 26
                      // Dst: (t2PKHTB:i32 rGPR:i32:$src1, rGPR:i32:$src2, (imm:i32)<<P:Predicate_imm1_15>>:$sh)
/*11889*/           0, /*End of Scope*/
/*11890*/         0, // EndSwitchOpcode
/*11891*/       0, /*End of Scope*/
/*11892*/     /*Scope*/ 48, /*->11941*/
/*11893*/       OPC_RecordChild0, // #0 = $Rn
/*11894*/       OPC_MoveChild, 1,
/*11896*/       OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*11899*/       OPC_RecordChild0, // #1 = $ShiftedRm
/*11900*/       OPC_CheckChild1Integer, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*11911*/       OPC_MoveParent,
/*11912*/       OPC_CheckType, MVT::i32,
/*11914*/       OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*11916*/       OPC_CheckComplexPat, /*CP*/2, /*#*/1, // SelectT2ShifterOperandReg:$ShiftedRm #2 #3
/*11919*/       OPC_EmitInteger, MVT::i32, 14, 
/*11922*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*11925*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*11928*/       OPC_MorphNodeTo, TARGET_VAL(ARM::t2ORNrs), 0,
                    1/*#VTs*/, MVT::i32, 6/*#Ops*/, 0, 2, 3, 4, 5, 6, 
                // Src: (or:i32 rGPR:i32:$Rn, (xor:i32 t2_so_reg:i32:$ShiftedRm, -1:i32)) - Complexity = 20
                // Dst: (t2ORNrs:i32 rGPR:i32:$Rn, t2_so_reg:i32:$ShiftedRm)
/*11941*/     /*Scope*/ 104|128,5/*744*/, /*->12687*/
/*11943*/       OPC_MoveChild, 0,
/*11945*/       OPC_Scope, 46, /*->11993*/ // 11 children in Scope
/*11947*/         OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*11950*/         OPC_RecordChild0, // #0 = $ShiftedRm
/*11951*/         OPC_CheckChild1Integer, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*11962*/         OPC_MoveParent,
/*11963*/         OPC_RecordChild1, // #1 = $Rn
/*11964*/         OPC_CheckType, MVT::i32,
/*11966*/         OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*11968*/         OPC_CheckComplexPat, /*CP*/2, /*#*/0, // SelectT2ShifterOperandReg:$ShiftedRm #2 #3
/*11971*/         OPC_EmitInteger, MVT::i32, 14, 
/*11974*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*11977*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*11980*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2ORNrs), 0,
                      1/*#VTs*/, MVT::i32, 6/*#Ops*/, 1, 2, 3, 4, 5, 6, 
                  // Src: (or:i32 (xor:i32 t2_so_reg:i32:$ShiftedRm, -1:i32), rGPR:i32:$Rn) - Complexity = 20
                  // Dst: (t2ORNrs:i32 rGPR:i32:$Rn, t2_so_reg:i32:$ShiftedRm)
/*11993*/       /*Scope*/ 68, /*->12062*/
/*11994*/         OPC_CheckAndImm, 127|128,127|128,3/*65535*/, 
/*11998*/         OPC_RecordChild0, // #0 = $Rn
/*11999*/         OPC_MoveParent,
/*12000*/         OPC_MoveChild, 1,
/*12002*/         OPC_CheckAndImm, 0|128,0|128,124|128,127|128,15/*4294901760*/, 
/*12008*/         OPC_RecordChild0, // #1 = $Rm
/*12009*/         OPC_MoveParent,
/*12010*/         OPC_CheckType, MVT::i32,
/*12012*/         OPC_Scope, 23, /*->12037*/ // 2 children in Scope
/*12014*/           OPC_CheckPatternPredicate, 1, // (!Subtarget->isThumb()) && (Subtarget->hasV6Ops())
/*12016*/           OPC_EmitInteger, MVT::i32, 0, 
/*12019*/           OPC_EmitInteger, MVT::i32, 14, 
/*12022*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*12025*/           OPC_MorphNodeTo, TARGET_VAL(ARM::PKHBT), 0,
                        1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                    // Src: (or:i32 (and:i32 GPRnopc:i32:$Rn, 65535:i32), (and:i32 GPRnopc:i32:$Rm, 4294901760:i32)) - Complexity = 19
                    // Dst: (PKHBT:i32 GPRnopc:i32:$Rn, GPRnopc:i32:$Rm, 0:i32)
/*12037*/         /*Scope*/ 23, /*->12061*/
/*12038*/           OPC_CheckPatternPredicate, 2, // (Subtarget->hasT2ExtractPack()) && (Subtarget->isThumb2())
/*12040*/           OPC_EmitInteger, MVT::i32, 0, 
/*12043*/           OPC_EmitInteger, MVT::i32, 14, 
/*12046*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*12049*/           OPC_MorphNodeTo, TARGET_VAL(ARM::t2PKHBT), 0,
                        1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                    // Src: (or:i32 (and:i32 rGPR:i32:$src1, 65535:i32), (and:i32 rGPR:i32:$src2, 4294901760:i32)) - Complexity = 19
                    // Dst: (t2PKHBT:i32 rGPR:i32:$src1, rGPR:i32:$src2, 0:i32)
/*12061*/         0, /*End of Scope*/
/*12062*/       /*Scope*/ 68, /*->12131*/
/*12063*/         OPC_CheckAndImm, 0|128,0|128,124|128,127|128,15/*4294901760*/, 
/*12069*/         OPC_RecordChild0, // #0 = $Rm
/*12070*/         OPC_MoveParent,
/*12071*/         OPC_MoveChild, 1,
/*12073*/         OPC_CheckAndImm, 127|128,127|128,3/*65535*/, 
/*12077*/         OPC_RecordChild0, // #1 = $Rn
/*12078*/         OPC_MoveParent,
/*12079*/         OPC_CheckType, MVT::i32,
/*12081*/         OPC_Scope, 23, /*->12106*/ // 2 children in Scope
/*12083*/           OPC_CheckPatternPredicate, 1, // (!Subtarget->isThumb()) && (Subtarget->hasV6Ops())
/*12085*/           OPC_EmitInteger, MVT::i32, 0, 
/*12088*/           OPC_EmitInteger, MVT::i32, 14, 
/*12091*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*12094*/           OPC_MorphNodeTo, TARGET_VAL(ARM::PKHBT), 0,
                        1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 0, 2, 3, 4, 
                    // Src: (or:i32 (and:i32 GPRnopc:i32:$Rm, 4294901760:i32), (and:i32 GPRnopc:i32:$Rn, 65535:i32)) - Complexity = 19
                    // Dst: (PKHBT:i32 GPRnopc:i32:$Rn, GPRnopc:i32:$Rm, 0:i32)
/*12106*/         /*Scope*/ 23, /*->12130*/
/*12107*/           OPC_CheckPatternPredicate, 2, // (Subtarget->hasT2ExtractPack()) && (Subtarget->isThumb2())
/*12109*/           OPC_EmitInteger, MVT::i32, 0, 
/*12112*/           OPC_EmitInteger, MVT::i32, 14, 
/*12115*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*12118*/           OPC_MorphNodeTo, TARGET_VAL(ARM::t2PKHBT), 0,
                        1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 0, 2, 3, 4, 
                    // Src: (or:i32 (and:i32 rGPR:i32:$src2, 4294901760:i32), (and:i32 rGPR:i32:$src1, 65535:i32)) - Complexity = 19
                    // Dst: (t2PKHBT:i32 rGPR:i32:$src1, rGPR:i32:$src2, 0:i32)
/*12130*/         0, /*End of Scope*/
/*12131*/       /*Scope*/ 48, /*->12180*/
/*12132*/         OPC_CheckAndImm, 127|128,127|128,3/*65535*/, 
/*12136*/         OPC_RecordChild0, // #0 = $Rn
/*12137*/         OPC_MoveParent,
/*12138*/         OPC_MoveChild, 1,
/*12140*/         OPC_CheckOpcode, TARGET_VAL(ISD::SHL),
/*12143*/         OPC_RecordChild0, // #1 = $Rm
/*12144*/         OPC_RecordChild1, // #2 = $sh
/*12145*/         OPC_MoveChild, 1,
/*12147*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*12150*/         OPC_CheckPredicate, 18, // Predicate_imm16_31
/*12152*/         OPC_CheckType, MVT::i32,
/*12154*/         OPC_MoveParent,
/*12155*/         OPC_MoveParent,
/*12156*/         OPC_CheckType, MVT::i32,
/*12158*/         OPC_CheckPatternPredicate, 1, // (!Subtarget->isThumb()) && (Subtarget->hasV6Ops())
/*12160*/         OPC_EmitConvertToTarget, 2,
/*12162*/         OPC_EmitInteger, MVT::i32, 14, 
/*12165*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*12168*/         OPC_MorphNodeTo, TARGET_VAL(ARM::PKHBT), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                  // Src: (or:i32 (and:i32 GPRnopc:i32:$Rn, 65535:i32), (shl:i32 GPRnopc:i32:$Rm, (imm:i32)<<P:Predicate_imm16_31>>:$sh)) - Complexity = 18
                  // Dst: (PKHBT:i32 GPRnopc:i32:$Rn, GPRnopc:i32:$Rm, (imm:i32)<<P:Predicate_imm16_31>>:$sh)
/*12180*/       /*Scope*/ 92, /*->12273*/
/*12181*/         OPC_CheckAndImm, 0|128,0|128,124|128,127|128,15/*4294901760*/, 
/*12187*/         OPC_RecordChild0, // #0 = $src1
/*12188*/         OPC_MoveParent,
/*12189*/         OPC_MoveChild, 1,
/*12191*/         OPC_SwitchOpcode /*2 cases */, 37, TARGET_VAL(ISD::SRL),// ->12232
/*12195*/           OPC_RecordChild0, // #1 = $src2
/*12196*/           OPC_RecordChild1, // #2 = $sh
/*12197*/           OPC_MoveChild, 1,
/*12199*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*12202*/           OPC_CheckPredicate, 19, // Predicate_imm16
/*12204*/           OPC_CheckType, MVT::i32,
/*12206*/           OPC_MoveParent,
/*12207*/           OPC_MoveParent,
/*12208*/           OPC_CheckType, MVT::i32,
/*12210*/           OPC_CheckPatternPredicate, 1, // (!Subtarget->isThumb()) && (Subtarget->hasV6Ops())
/*12212*/           OPC_EmitConvertToTarget, 2,
/*12214*/           OPC_EmitInteger, MVT::i32, 14, 
/*12217*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*12220*/           OPC_MorphNodeTo, TARGET_VAL(ARM::PKHTB), 0,
                        1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                    // Src: (or:i32 (and:i32 GPRnopc:i32:$src1, 4294901760:i32), (srl:i32 GPRnopc:i32:$src2, (imm:i32)<<P:Predicate_imm16>>:$sh)) - Complexity = 18
                    // Dst: (PKHTB:i32 GPRnopc:i32:$src1, GPRnopc:i32:$src2, (imm:i32)<<P:Predicate_imm16>>:$sh)
/*12232*/         /*SwitchOpcode*/ 37, TARGET_VAL(ISD::SRA),// ->12272
/*12235*/           OPC_RecordChild0, // #1 = $src2
/*12236*/           OPC_RecordChild1, // #2 = $sh
/*12237*/           OPC_MoveChild, 1,
/*12239*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*12242*/           OPC_CheckPredicate, 18, // Predicate_imm16_31
/*12244*/           OPC_CheckType, MVT::i32,
/*12246*/           OPC_MoveParent,
/*12247*/           OPC_MoveParent,
/*12248*/           OPC_CheckType, MVT::i32,
/*12250*/           OPC_CheckPatternPredicate, 1, // (!Subtarget->isThumb()) && (Subtarget->hasV6Ops())
/*12252*/           OPC_EmitConvertToTarget, 2,
/*12254*/           OPC_EmitInteger, MVT::i32, 14, 
/*12257*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*12260*/           OPC_MorphNodeTo, TARGET_VAL(ARM::PKHTB), 0,
                        1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                    // Src: (or:i32 (and:i32 GPRnopc:i32:$src1, 4294901760:i32), (sra:i32 GPRnopc:i32:$src2, (imm:i32)<<P:Predicate_imm16_31>>:$sh)) - Complexity = 18
                    // Dst: (PKHTB:i32 GPRnopc:i32:$src1, GPRnopc:i32:$src2, (imm:i32)<<P:Predicate_imm16_31>>:$sh)
/*12272*/         0, // EndSwitchOpcode
/*12273*/       /*Scope*/ 48, /*->12322*/
/*12274*/         OPC_CheckAndImm, 127|128,127|128,3/*65535*/, 
/*12278*/         OPC_RecordChild0, // #0 = $src1
/*12279*/         OPC_MoveParent,
/*12280*/         OPC_MoveChild, 1,
/*12282*/         OPC_CheckOpcode, TARGET_VAL(ISD::SHL),
/*12285*/         OPC_RecordChild0, // #1 = $src2
/*12286*/         OPC_RecordChild1, // #2 = $sh
/*12287*/         OPC_MoveChild, 1,
/*12289*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*12292*/         OPC_CheckPredicate, 18, // Predicate_imm16_31
/*12294*/         OPC_CheckType, MVT::i32,
/*12296*/         OPC_MoveParent,
/*12297*/         OPC_MoveParent,
/*12298*/         OPC_CheckType, MVT::i32,
/*12300*/         OPC_CheckPatternPredicate, 2, // (Subtarget->hasT2ExtractPack()) && (Subtarget->isThumb2())
/*12302*/         OPC_EmitConvertToTarget, 2,
/*12304*/         OPC_EmitInteger, MVT::i32, 14, 
/*12307*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*12310*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2PKHBT), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                  // Src: (or:i32 (and:i32 rGPR:i32:$src1, 65535:i32), (shl:i32 rGPR:i32:$src2, (imm:i32)<<P:Predicate_imm16_31>>:$sh)) - Complexity = 18
                  // Dst: (t2PKHBT:i32 rGPR:i32:$src1, rGPR:i32:$src2, (imm:i32)<<P:Predicate_imm16_31>>:$sh)
/*12322*/       /*Scope*/ 92, /*->12415*/
/*12323*/         OPC_CheckAndImm, 0|128,0|128,124|128,127|128,15/*4294901760*/, 
/*12329*/         OPC_RecordChild0, // #0 = $src1
/*12330*/         OPC_MoveParent,
/*12331*/         OPC_MoveChild, 1,
/*12333*/         OPC_SwitchOpcode /*2 cases */, 37, TARGET_VAL(ISD::SRL),// ->12374
/*12337*/           OPC_RecordChild0, // #1 = $src2
/*12338*/           OPC_RecordChild1, // #2 = $sh
/*12339*/           OPC_MoveChild, 1,
/*12341*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*12344*/           OPC_CheckPredicate, 19, // Predicate_imm16
/*12346*/           OPC_CheckType, MVT::i32,
/*12348*/           OPC_MoveParent,
/*12349*/           OPC_MoveParent,
/*12350*/           OPC_CheckType, MVT::i32,
/*12352*/           OPC_CheckPatternPredicate, 2, // (Subtarget->hasT2ExtractPack()) && (Subtarget->isThumb2())
/*12354*/           OPC_EmitConvertToTarget, 2,
/*12356*/           OPC_EmitInteger, MVT::i32, 14, 
/*12359*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*12362*/           OPC_MorphNodeTo, TARGET_VAL(ARM::t2PKHTB), 0,
                        1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                    // Src: (or:i32 (and:i32 rGPR:i32:$src1, 4294901760:i32), (srl:i32 rGPR:i32:$src2, (imm:i32)<<P:Predicate_imm16>>:$sh)) - Complexity = 18
                    // Dst: (t2PKHTB:i32 rGPR:i32:$src1, rGPR:i32:$src2, (imm:i32)<<P:Predicate_imm16>>:$sh)
/*12374*/         /*SwitchOpcode*/ 37, TARGET_VAL(ISD::SRA),// ->12414
/*12377*/           OPC_RecordChild0, // #1 = $src2
/*12378*/           OPC_RecordChild1, // #2 = $sh
/*12379*/           OPC_MoveChild, 1,
/*12381*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*12384*/           OPC_CheckPredicate, 18, // Predicate_imm16_31
/*12386*/           OPC_CheckType, MVT::i32,
/*12388*/           OPC_MoveParent,
/*12389*/           OPC_MoveParent,
/*12390*/           OPC_CheckType, MVT::i32,
/*12392*/           OPC_CheckPatternPredicate, 2, // (Subtarget->hasT2ExtractPack()) && (Subtarget->isThumb2())
/*12394*/           OPC_EmitConvertToTarget, 2,
/*12396*/           OPC_EmitInteger, MVT::i32, 14, 
/*12399*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*12402*/           OPC_MorphNodeTo, TARGET_VAL(ARM::t2PKHTB), 0,
                        1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                    // Src: (or:i32 (and:i32 rGPR:i32:$src1, 4294901760:i32), (sra:i32 rGPR:i32:$src2, (imm:i32)<<P:Predicate_imm16_31>>:$sh)) - Complexity = 18
                    // Dst: (t2PKHTB:i32 rGPR:i32:$src1, rGPR:i32:$src2, (imm:i32)<<P:Predicate_imm16_31>>:$sh)
/*12414*/         0, // EndSwitchOpcode
/*12415*/       /*Scope*/ 74, /*->12490*/
/*12416*/         OPC_CheckOpcode, TARGET_VAL(ISD::SHL),
/*12419*/         OPC_RecordChild0, // #0 = $Rm
/*12420*/         OPC_RecordChild1, // #1 = $sh
/*12421*/         OPC_MoveChild, 1,
/*12423*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*12426*/         OPC_CheckPredicate, 18, // Predicate_imm16_31
/*12428*/         OPC_CheckType, MVT::i32,
/*12430*/         OPC_MoveParent,
/*12431*/         OPC_MoveParent,
/*12432*/         OPC_MoveChild, 1,
/*12434*/         OPC_CheckAndImm, 127|128,127|128,3/*65535*/, 
/*12438*/         OPC_RecordChild0, // #2 = $Rn
/*12439*/         OPC_MoveParent,
/*12440*/         OPC_CheckType, MVT::i32,
/*12442*/         OPC_Scope, 22, /*->12466*/ // 2 children in Scope
/*12444*/           OPC_CheckPatternPredicate, 1, // (!Subtarget->isThumb()) && (Subtarget->hasV6Ops())
/*12446*/           OPC_EmitConvertToTarget, 1,
/*12448*/           OPC_EmitInteger, MVT::i32, 14, 
/*12451*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*12454*/           OPC_MorphNodeTo, TARGET_VAL(ARM::PKHBT), 0,
                        1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                    // Src: (or:i32 (shl:i32 GPRnopc:i32:$Rm, (imm:i32)<<P:Predicate_imm16_31>>:$sh), (and:i32 GPRnopc:i32:$Rn, 65535:i32)) - Complexity = 18
                    // Dst: (PKHBT:i32 GPRnopc:i32:$Rn, GPRnopc:i32:$Rm, (imm:i32)<<P:Predicate_imm16_31>>:$sh)
/*12466*/         /*Scope*/ 22, /*->12489*/
/*12467*/           OPC_CheckPatternPredicate, 2, // (Subtarget->hasT2ExtractPack()) && (Subtarget->isThumb2())
/*12469*/           OPC_EmitConvertToTarget, 1,
/*12471*/           OPC_EmitInteger, MVT::i32, 14, 
/*12474*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*12477*/           OPC_MorphNodeTo, TARGET_VAL(ARM::t2PKHBT), 0,
                        1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                    // Src: (or:i32 (shl:i32 rGPR:i32:$src2, (imm:i32)<<P:Predicate_imm16_31>>:$sh), (and:i32 rGPR:i32:$src1, 65535:i32)) - Complexity = 18
                    // Dst: (t2PKHBT:i32 rGPR:i32:$src1, rGPR:i32:$src2, (imm:i32)<<P:Predicate_imm16_31>>:$sh)
/*12489*/         0, /*End of Scope*/
/*12490*/       /*Scope*/ 76, /*->12567*/
/*12491*/         OPC_CheckOpcode, TARGET_VAL(ISD::SRL),
/*12494*/         OPC_RecordChild0, // #0 = $src2
/*12495*/         OPC_RecordChild1, // #1 = $sh
/*12496*/         OPC_MoveChild, 1,
/*12498*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*12501*/         OPC_CheckPredicate, 19, // Predicate_imm16
/*12503*/         OPC_CheckType, MVT::i32,
/*12505*/         OPC_MoveParent,
/*12506*/         OPC_MoveParent,
/*12507*/         OPC_MoveChild, 1,
/*12509*/         OPC_CheckAndImm, 0|128,0|128,124|128,127|128,15/*4294901760*/, 
/*12515*/         OPC_RecordChild0, // #2 = $src1
/*12516*/         OPC_MoveParent,
/*12517*/         OPC_CheckType, MVT::i32,
/*12519*/         OPC_Scope, 22, /*->12543*/ // 2 children in Scope
/*12521*/           OPC_CheckPatternPredicate, 1, // (!Subtarget->isThumb()) && (Subtarget->hasV6Ops())
/*12523*/           OPC_EmitConvertToTarget, 1,
/*12525*/           OPC_EmitInteger, MVT::i32, 14, 
/*12528*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*12531*/           OPC_MorphNodeTo, TARGET_VAL(ARM::PKHTB), 0,
                        1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                    // Src: (or:i32 (srl:i32 GPRnopc:i32:$src2, (imm:i32)<<P:Predicate_imm16>>:$sh), (and:i32 GPRnopc:i32:$src1, 4294901760:i32)) - Complexity = 18
                    // Dst: (PKHTB:i32 GPRnopc:i32:$src1, GPRnopc:i32:$src2, (imm:i32)<<P:Predicate_imm16>>:$sh)
/*12543*/         /*Scope*/ 22, /*->12566*/
/*12544*/           OPC_CheckPatternPredicate, 2, // (Subtarget->hasT2ExtractPack()) && (Subtarget->isThumb2())
/*12546*/           OPC_EmitConvertToTarget, 1,
/*12548*/           OPC_EmitInteger, MVT::i32, 14, 
/*12551*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*12554*/           OPC_MorphNodeTo, TARGET_VAL(ARM::t2PKHTB), 0,
                        1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                    // Src: (or:i32 (srl:i32 rGPR:i32:$src2, (imm:i32)<<P:Predicate_imm16>>:$sh), (and:i32 rGPR:i32:$src1, 4294901760:i32)) - Complexity = 18
                    // Dst: (t2PKHTB:i32 rGPR:i32:$src1, rGPR:i32:$src2, (imm:i32)<<P:Predicate_imm16>>:$sh)
/*12566*/         0, /*End of Scope*/
/*12567*/       /*Scope*/ 76, /*->12644*/
/*12568*/         OPC_CheckOpcode, TARGET_VAL(ISD::SRA),
/*12571*/         OPC_RecordChild0, // #0 = $src2
/*12572*/         OPC_RecordChild1, // #1 = $sh
/*12573*/         OPC_MoveChild, 1,
/*12575*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*12578*/         OPC_CheckPredicate, 18, // Predicate_imm16_31
/*12580*/         OPC_CheckType, MVT::i32,
/*12582*/         OPC_MoveParent,
/*12583*/         OPC_MoveParent,
/*12584*/         OPC_MoveChild, 1,
/*12586*/         OPC_CheckAndImm, 0|128,0|128,124|128,127|128,15/*4294901760*/, 
/*12592*/         OPC_RecordChild0, // #2 = $src1
/*12593*/         OPC_MoveParent,
/*12594*/         OPC_CheckType, MVT::i32,
/*12596*/         OPC_Scope, 22, /*->12620*/ // 2 children in Scope
/*12598*/           OPC_CheckPatternPredicate, 1, // (!Subtarget->isThumb()) && (Subtarget->hasV6Ops())
/*12600*/           OPC_EmitConvertToTarget, 1,
/*12602*/           OPC_EmitInteger, MVT::i32, 14, 
/*12605*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*12608*/           OPC_MorphNodeTo, TARGET_VAL(ARM::PKHTB), 0,
                        1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                    // Src: (or:i32 (sra:i32 GPRnopc:i32:$src2, (imm:i32)<<P:Predicate_imm16_31>>:$sh), (and:i32 GPRnopc:i32:$src1, 4294901760:i32)) - Complexity = 18
                    // Dst: (PKHTB:i32 GPRnopc:i32:$src1, GPRnopc:i32:$src2, (imm:i32)<<P:Predicate_imm16_31>>:$sh)
/*12620*/         /*Scope*/ 22, /*->12643*/
/*12621*/           OPC_CheckPatternPredicate, 2, // (Subtarget->hasT2ExtractPack()) && (Subtarget->isThumb2())
/*12623*/           OPC_EmitConvertToTarget, 1,
/*12625*/           OPC_EmitInteger, MVT::i32, 14, 
/*12628*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*12631*/           OPC_MorphNodeTo, TARGET_VAL(ARM::t2PKHTB), 0,
                        1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                    // Src: (or:i32 (sra:i32 rGPR:i32:$src2, (imm:i32)<<P:Predicate_imm16_31>>:$sh), (and:i32 rGPR:i32:$src1, 4294901760:i32)) - Complexity = 18
                    // Dst: (t2PKHTB:i32 rGPR:i32:$src1, rGPR:i32:$src2, (imm:i32)<<P:Predicate_imm16_31>>:$sh)
/*12643*/         0, /*End of Scope*/
/*12644*/       /*Scope*/ 41, /*->12686*/
/*12645*/         OPC_CheckAndImm, 127|128,127|128,3/*65535*/, 
/*12649*/         OPC_RecordChild0, // #0 = $src
/*12650*/         OPC_MoveParent,
/*12651*/         OPC_RecordChild1, // #1 = $imm
/*12652*/         OPC_MoveChild, 1,
/*12654*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*12657*/         OPC_CheckPredicate, 20, // Predicate_lo16AllZero
/*12659*/         OPC_MoveParent,
/*12660*/         OPC_CheckType, MVT::i32,
/*12662*/         OPC_CheckPatternPredicate, 7, // (!Subtarget->isThumb()) && (Subtarget->hasV6T2Ops())
/*12664*/         OPC_EmitConvertToTarget, 1,
/*12666*/         OPC_EmitNodeXForm, 7, 2, // hi16
/*12669*/         OPC_EmitInteger, MVT::i32, 14, 
/*12672*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*12675*/         OPC_MorphNodeTo, TARGET_VAL(ARM::MOVTi16), 0,
                      1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 3, 4, 5, 
                  // Src: (or:i32 (and:i32 GPR:i32:$src, 65535:i32), (imm:i32)<<P:Predicate_lo16AllZero>><<X:hi16>>:$imm) - Complexity = 15
                  // Dst: (MOVTi16:i32 GPR:i32:$src, (hi16:i32 (imm:i32):$imm))
/*12686*/       0, /*End of Scope*/
/*12687*/     /*Scope*/ 32, /*->12720*/
/*12688*/       OPC_RecordChild0, // #0 = $Rn
/*12689*/       OPC_RecordChild1, // #1 = $shift
/*12690*/       OPC_CheckType, MVT::i32,
/*12692*/       OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*12694*/       OPC_CheckComplexPat, /*CP*/0, /*#*/1, // SelectRegShifterOperand:$shift #2 #3 #4
/*12697*/       OPC_EmitInteger, MVT::i32, 14, 
/*12700*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*12703*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*12706*/       OPC_MorphNodeTo, TARGET_VAL(ARM::ORRrsr), 0,
                    1/*#VTs*/, MVT::i32, 7/*#Ops*/, 0, 2, 3, 4, 5, 6, 7, 
                // Src: (or:i32 GPR:i32:$Rn, so_reg_reg:i32:$shift) - Complexity = 15
                // Dst: (ORRrsr:i32 GPR:i32:$Rn, so_reg_reg:i32:$shift)
/*12720*/     /*Scope*/ 43, /*->12764*/
/*12721*/       OPC_MoveChild, 0,
/*12723*/       OPC_CheckAndImm, 127|128,127|128,3/*65535*/, 
/*12727*/       OPC_RecordChild0, // #0 = $src
/*12728*/       OPC_MoveParent,
/*12729*/       OPC_RecordChild1, // #1 = $imm
/*12730*/       OPC_MoveChild, 1,
/*12732*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*12735*/       OPC_CheckPredicate, 20, // Predicate_lo16AllZero
/*12737*/       OPC_MoveParent,
/*12738*/       OPC_CheckType, MVT::i32,
/*12740*/       OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*12742*/       OPC_EmitConvertToTarget, 1,
/*12744*/       OPC_EmitNodeXForm, 7, 2, // hi16
/*12747*/       OPC_EmitInteger, MVT::i32, 14, 
/*12750*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*12753*/       OPC_MorphNodeTo, TARGET_VAL(ARM::t2MOVTi16), 0,
                    1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 3, 4, 5, 
                // Src: (or:i32 (and:i32 rGPR:i32:$src, 65535:i32), (imm:i32)<<P:Predicate_lo16AllZero>><<X:hi16>>:$imm) - Complexity = 15
                // Dst: (t2MOVTi16:i32 rGPR:i32:$src, (hi16:i32 (imm:i32):$imm))
/*12764*/     /*Scope*/ 15|128,1/*143*/, /*->12909*/
/*12766*/       OPC_RecordChild0, // #0 = $Rn
/*12767*/       OPC_Scope, 53, /*->12822*/ // 3 children in Scope
/*12769*/         OPC_MoveChild, 1,
/*12771*/         OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*12774*/         OPC_RecordChild0, // #1 = $imm
/*12775*/         OPC_MoveChild, 0,
/*12777*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*12780*/         OPC_CheckPredicate, 10, // Predicate_t2_so_imm
/*12782*/         OPC_MoveParent,
/*12783*/         OPC_CheckChild1Integer, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*12794*/         OPC_MoveParent,
/*12795*/         OPC_CheckType, MVT::i32,
/*12797*/         OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*12799*/         OPC_EmitConvertToTarget, 1,
/*12801*/         OPC_EmitInteger, MVT::i32, 14, 
/*12804*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*12807*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*12810*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2ORNri), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 2, 3, 4, 5, 
                  // Src: (or:i32 rGPR:i32:$Rn, (xor:i32 (imm:i32)<<P:Predicate_t2_so_imm>>:$imm, -1:i32)) - Complexity = 15
                  // Dst: (t2ORNri:i32 rGPR:i32:$Rn, (imm:i32):$imm)
/*12822*/       /*Scope*/ 31, /*->12854*/
/*12823*/         OPC_RecordChild1, // #1 = $Rn
/*12824*/         OPC_CheckType, MVT::i32,
/*12826*/         OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*12828*/         OPC_CheckComplexPat, /*CP*/0, /*#*/0, // SelectRegShifterOperand:$shift #2 #3 #4
/*12831*/         OPC_EmitInteger, MVT::i32, 14, 
/*12834*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*12837*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*12840*/         OPC_MorphNodeTo, TARGET_VAL(ARM::ORRrsr), 0,
                      1/*#VTs*/, MVT::i32, 7/*#Ops*/, 1, 2, 3, 4, 5, 6, 7, 
                  // Src: (or:i32 so_reg_reg:i32:$shift, GPR:i32:$Rn) - Complexity = 15
                  // Dst: (ORRrsr:i32 GPR:i32:$Rn, so_reg_reg:i32:$shift)
/*12854*/       /*Scope*/ 53, /*->12908*/
/*12855*/         OPC_MoveChild, 1,
/*12857*/         OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*12860*/         OPC_CheckChild0Integer, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*12871*/         OPC_RecordChild1, // #1 = $imm
/*12872*/         OPC_MoveChild, 1,
/*12874*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*12877*/         OPC_CheckPredicate, 10, // Predicate_t2_so_imm
/*12879*/         OPC_MoveParent,
/*12880*/         OPC_MoveParent,
/*12881*/         OPC_CheckType, MVT::i32,
/*12883*/         OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*12885*/         OPC_EmitConvertToTarget, 1,
/*12887*/         OPC_EmitInteger, MVT::i32, 14, 
/*12890*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*12893*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*12896*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2ORNri), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 2, 3, 4, 5, 
                  // Src: (or:i32 rGPR:i32:$Rn, (xor:i32 -1:i32, (imm:i32)<<P:Predicate_t2_so_imm>>:$imm)) - Complexity = 15
                  // Dst: (t2ORNri:i32 rGPR:i32:$Rn, (imm:i32):$imm)
/*12908*/       0, /*End of Scope*/
/*12909*/     /*Scope*/ 107, /*->13017*/
/*12910*/       OPC_MoveChild, 0,
/*12912*/       OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*12915*/       OPC_Scope, 49, /*->12966*/ // 2 children in Scope
/*12917*/         OPC_RecordChild0, // #0 = $imm
/*12918*/         OPC_MoveChild, 0,
/*12920*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*12923*/         OPC_CheckPredicate, 10, // Predicate_t2_so_imm
/*12925*/         OPC_MoveParent,
/*12926*/         OPC_CheckChild1Integer, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*12937*/         OPC_MoveParent,
/*12938*/         OPC_RecordChild1, // #1 = $Rn
/*12939*/         OPC_CheckType, MVT::i32,
/*12941*/         OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*12943*/         OPC_EmitConvertToTarget, 0,
/*12945*/         OPC_EmitInteger, MVT::i32, 14, 
/*12948*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*12951*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*12954*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2ORNri), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 2, 3, 4, 5, 
                  // Src: (or:i32 (xor:i32 (imm:i32)<<P:Predicate_t2_so_imm>>:$imm, -1:i32), rGPR:i32:$Rn) - Complexity = 15
                  // Dst: (t2ORNri:i32 rGPR:i32:$Rn, (imm:i32):$imm)
/*12966*/       /*Scope*/ 49, /*->13016*/
/*12967*/         OPC_CheckChild0Integer, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*12978*/         OPC_RecordChild1, // #0 = $imm
/*12979*/         OPC_MoveChild, 1,
/*12981*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*12984*/         OPC_CheckPredicate, 10, // Predicate_t2_so_imm
/*12986*/         OPC_MoveParent,
/*12987*/         OPC_MoveParent,
/*12988*/         OPC_RecordChild1, // #1 = $Rn
/*12989*/         OPC_CheckType, MVT::i32,
/*12991*/         OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*12993*/         OPC_EmitConvertToTarget, 0,
/*12995*/         OPC_EmitInteger, MVT::i32, 14, 
/*12998*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*13001*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*13004*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2ORNri), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 2, 3, 4, 5, 
                  // Src: (or:i32 (xor:i32 -1:i32, (imm:i32)<<P:Predicate_t2_so_imm>>:$imm), rGPR:i32:$Rn) - Complexity = 15
                  // Dst: (t2ORNri:i32 rGPR:i32:$Rn, (imm:i32):$imm)
/*13016*/       0, /*End of Scope*/
/*13017*/     /*Scope*/ 37|128,1/*165*/, /*->13184*/
/*13019*/       OPC_RecordChild0, // #0 = $Rn
/*13020*/       OPC_Scope, 117, /*->13139*/ // 2 children in Scope
/*13022*/         OPC_RecordChild1, // #1 = $shift
/*13023*/         OPC_CheckType, MVT::i32,
/*13025*/         OPC_Scope, 27, /*->13054*/ // 4 children in Scope
/*13027*/           OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*13029*/           OPC_CheckComplexPat, /*CP*/1, /*#*/1, // SelectImmShifterOperand:$shift #2 #3
/*13032*/           OPC_EmitInteger, MVT::i32, 14, 
/*13035*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*13038*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*13041*/           OPC_MorphNodeTo, TARGET_VAL(ARM::ORRrsi), 0,
                        1/*#VTs*/, MVT::i32, 6/*#Ops*/, 0, 2, 3, 4, 5, 6, 
                    // Src: (or:i32 GPR:i32:$Rn, so_reg_imm:i32:$shift) - Complexity = 12
                    // Dst: (ORRrsi:i32 GPR:i32:$Rn, so_reg_imm:i32:$shift)
/*13054*/         /*Scope*/ 27, /*->13082*/
/*13055*/           OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*13057*/           OPC_CheckComplexPat, /*CP*/2, /*#*/1, // SelectT2ShifterOperandReg:$ShiftedRm #2 #3
/*13060*/           OPC_EmitInteger, MVT::i32, 14, 
/*13063*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*13066*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*13069*/           OPC_MorphNodeTo, TARGET_VAL(ARM::t2ORRrs), 0,
                        1/*#VTs*/, MVT::i32, 6/*#Ops*/, 0, 2, 3, 4, 5, 6, 
                    // Src: (or:i32 rGPR:i32:$Rn, t2_so_reg:i32:$ShiftedRm) - Complexity = 12
                    // Dst: (t2ORRrs:i32 rGPR:i32:$Rn, t2_so_reg:i32:$ShiftedRm)
/*13082*/         /*Scope*/ 27, /*->13110*/
/*13083*/           OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*13085*/           OPC_CheckComplexPat, /*CP*/1, /*#*/0, // SelectImmShifterOperand:$shift #2 #3
/*13088*/           OPC_EmitInteger, MVT::i32, 14, 
/*13091*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*13094*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*13097*/           OPC_MorphNodeTo, TARGET_VAL(ARM::ORRrsi), 0,
                        1/*#VTs*/, MVT::i32, 6/*#Ops*/, 1, 2, 3, 4, 5, 6, 
                    // Src: (or:i32 so_reg_imm:i32:$shift, GPR:i32:$Rn) - Complexity = 12
                    // Dst: (ORRrsi:i32 GPR:i32:$Rn, so_reg_imm:i32:$shift)
/*13110*/         /*Scope*/ 27, /*->13138*/
/*13111*/           OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*13113*/           OPC_CheckComplexPat, /*CP*/2, /*#*/0, // SelectT2ShifterOperandReg:$ShiftedRm #2 #3
/*13116*/           OPC_EmitInteger, MVT::i32, 14, 
/*13119*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*13122*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*13125*/           OPC_MorphNodeTo, TARGET_VAL(ARM::t2ORRrs), 0,
                        1/*#VTs*/, MVT::i32, 6/*#Ops*/, 1, 2, 3, 4, 5, 6, 
                    // Src: (or:i32 t2_so_reg:i32:$ShiftedRm, rGPR:i32:$Rn) - Complexity = 12
                    // Dst: (t2ORRrs:i32 rGPR:i32:$Rn, t2_so_reg:i32:$ShiftedRm)
/*13138*/         0, /*End of Scope*/
/*13139*/       /*Scope*/ 43, /*->13183*/
/*13140*/         OPC_MoveChild, 1,
/*13142*/         OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*13145*/         OPC_RecordChild0, // #1 = $Rm
/*13146*/         OPC_CheckChild1Integer, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*13157*/         OPC_MoveParent,
/*13158*/         OPC_CheckType, MVT::i32,
/*13160*/         OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*13162*/         OPC_EmitInteger, MVT::i32, 14, 
/*13165*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*13168*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*13171*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2ORNrr), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                  // Src: (or:i32 rGPR:i32:$Rn, (xor:i32 rGPR:i32:$Rm, -1:i32)) - Complexity = 11
                  // Dst: (t2ORNrr:i32 rGPR:i32:$Rn, rGPR:i32:$Rm)
/*13183*/       0, /*End of Scope*/
/*13184*/     /*Scope*/ 44, /*->13229*/
/*13185*/       OPC_MoveChild, 0,
/*13187*/       OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*13190*/       OPC_RecordChild0, // #0 = $Rm
/*13191*/       OPC_CheckChild1Integer, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*13202*/       OPC_MoveParent,
/*13203*/       OPC_RecordChild1, // #1 = $Rn
/*13204*/       OPC_CheckType, MVT::i32,
/*13206*/       OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*13208*/       OPC_EmitInteger, MVT::i32, 14, 
/*13211*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*13214*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*13217*/       OPC_MorphNodeTo, TARGET_VAL(ARM::t2ORNrr), 0,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 0, 2, 3, 4, 
                // Src: (or:i32 (xor:i32 rGPR:i32:$Rm, -1:i32), rGPR:i32:$Rn) - Complexity = 11
                // Dst: (t2ORNrr:i32 rGPR:i32:$Rn, rGPR:i32:$Rm)
/*13229*/     /*Scope*/ 61, /*->13291*/
/*13230*/       OPC_CheckOrImm, 0|128,0|128,124|128,127|128,15/*4294901760*/, 
/*13236*/       OPC_RecordChild0, // #0 = $src
/*13237*/       OPC_CheckType, MVT::i32,
/*13239*/       OPC_Scope, 24, /*->13265*/ // 2 children in Scope
/*13241*/         OPC_CheckPatternPredicate, 7, // (!Subtarget->isThumb()) && (Subtarget->hasV6T2Ops())
/*13243*/         OPC_EmitInteger, MVT::i32, 127|128,127|128,3/*65535*/, 
/*13248*/         OPC_EmitInteger, MVT::i32, 14, 
/*13251*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*13254*/         OPC_MorphNodeTo, TARGET_VAL(ARM::MOVTi16), 0,
                      1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (or:i32 GPR:i32:$src, 4294901760:i32) - Complexity = 8
                  // Dst: (MOVTi16:i32 GPR:i32:$src, 65535:i32)
/*13265*/       /*Scope*/ 24, /*->13290*/
/*13266*/         OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*13268*/         OPC_EmitInteger, MVT::i32, 127|128,127|128,3/*65535*/, 
/*13273*/         OPC_EmitInteger, MVT::i32, 14, 
/*13276*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*13279*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2MOVTi16), 0,
                      1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (or:i32 rGPR:i32:$src, 4294901760:i32) - Complexity = 8
                  // Dst: (t2MOVTi16:i32 rGPR:i32:$src, 65535:i32)
/*13290*/       0, /*End of Scope*/
/*13291*/     /*Scope*/ 57|128,1/*185*/, /*->13478*/
/*13293*/       OPC_RecordChild0, // #0 = $Rn
/*13294*/       OPC_RecordChild1, // #1 = $imm
/*13295*/       OPC_Scope, 103, /*->13400*/ // 2 children in Scope
/*13297*/         OPC_MoveChild, 1,
/*13299*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*13302*/         OPC_Scope, 30, /*->13334*/ // 3 children in Scope
/*13304*/           OPC_CheckPredicate, 4, // Predicate_so_imm
/*13306*/           OPC_MoveParent,
/*13307*/           OPC_CheckType, MVT::i32,
/*13309*/           OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*13311*/           OPC_EmitConvertToTarget, 1,
/*13313*/           OPC_EmitInteger, MVT::i32, 14, 
/*13316*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*13319*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*13322*/           OPC_MorphNodeTo, TARGET_VAL(ARM::ORRri), 0,
                        1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 2, 3, 4, 5, 
                    // Src: (or:i32 GPR:i32:$Rn, (imm:i32)<<P:Predicate_so_imm>>:$imm) - Complexity = 7
                    // Dst: (ORRri:i32 GPR:i32:$Rn, (imm:i32):$imm)
/*13334*/         /*Scope*/ 30, /*->13365*/
/*13335*/           OPC_CheckPredicate, 10, // Predicate_t2_so_imm
/*13337*/           OPC_MoveParent,
/*13338*/           OPC_CheckType, MVT::i32,
/*13340*/           OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*13342*/           OPC_EmitConvertToTarget, 1,
/*13344*/           OPC_EmitInteger, MVT::i32, 14, 
/*13347*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*13350*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*13353*/           OPC_MorphNodeTo, TARGET_VAL(ARM::t2ORRri), 0,
                        1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 2, 3, 4, 5, 
                    // Src: (or:i32 rGPR:i32:$Rn, (imm:i32)<<P:Predicate_t2_so_imm>>:$imm) - Complexity = 7
                    // Dst: (t2ORRri:i32 rGPR:i32:$Rn, (imm:i32):$imm)
/*13365*/         /*Scope*/ 33, /*->13399*/
/*13366*/           OPC_CheckPredicate, 21, // Predicate_t2_so_imm_not
/*13368*/           OPC_MoveParent,
/*13369*/           OPC_CheckType, MVT::i32,
/*13371*/           OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*13373*/           OPC_EmitConvertToTarget, 1,
/*13375*/           OPC_EmitNodeXForm, 8, 2, // t2_so_imm_not_XFORM
/*13378*/           OPC_EmitInteger, MVT::i32, 14, 
/*13381*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*13384*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*13387*/           OPC_MorphNodeTo, TARGET_VAL(ARM::t2ORNri), 0,
                        1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 3, 4, 5, 6, 
                    // Src: (or:i32 rGPR:i32:$src, (imm:i32)<<P:Predicate_t2_so_imm_not>><<X:t2_so_imm_not_XFORM>>:$imm) - Complexity = 7
                    // Dst: (t2ORNri:i32 rGPR:i32:$src, (t2_so_imm_not_XFORM:i32 (imm:i32)<<P:Predicate_t2_so_imm_not>>:$imm))
/*13399*/         0, /*End of Scope*/
/*13400*/       /*Scope*/ 76, /*->13477*/
/*13401*/         OPC_CheckType, MVT::i32,
/*13403*/         OPC_Scope, 23, /*->13428*/ // 3 children in Scope
/*13405*/           OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*13407*/           OPC_EmitInteger, MVT::i32, 14, 
/*13410*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*13413*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*13416*/           OPC_MorphNodeTo, TARGET_VAL(ARM::ORRrr), 0,
                        1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                    // Src: (or:i32 GPR:i32:$Rn, GPR:i32:$Rm) - Complexity = 3
                    // Dst: (ORRrr:i32 GPR:i32:$Rn, GPR:i32:$Rm)
/*13428*/         /*Scope*/ 23, /*->13452*/
/*13429*/           OPC_CheckPatternPredicate, 6, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*13431*/           OPC_EmitRegister, MVT::i32, ARM::CPSR,
/*13434*/           OPC_EmitInteger, MVT::i32, 14, 
/*13437*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*13440*/           OPC_MorphNodeTo, TARGET_VAL(ARM::tORR), 0,
                        1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                    // Src: (or:i32 tGPR:i32:$Rn, tGPR:i32:$Rm) - Complexity = 3
                    // Dst: (tORR:i32 tGPR:i32:$Rn, tGPR:i32:$Rm)
/*13452*/         /*Scope*/ 23, /*->13476*/
/*13453*/           OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*13455*/           OPC_EmitInteger, MVT::i32, 14, 
/*13458*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*13461*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*13464*/           OPC_MorphNodeTo, TARGET_VAL(ARM::t2ORRrr), 0,
                        1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                    // Src: (or:i32 rGPR:i32:$Rn, rGPR:i32:$Rm) - Complexity = 3
                    // Dst: (t2ORRrr:i32 rGPR:i32:$Rn, rGPR:i32:$Rm)
/*13476*/         0, /*End of Scope*/
/*13477*/       0, /*End of Scope*/
/*13478*/     /*Scope*/ 114|128,24/*3186*/, /*->16666*/
/*13480*/       OPC_MoveChild, 0,
/*13482*/       OPC_CheckOpcode, TARGET_VAL(ISD::AND),
/*13485*/       OPC_Scope, 66|128,5/*706*/, /*->14194*/ // 8 children in Scope
/*13488*/         OPC_RecordChild0, // #0 = $Vn
/*13489*/         OPC_Scope, 6|128,4/*518*/, /*->14010*/ // 2 children in Scope
/*13492*/           OPC_RecordChild1, // #1 = $Vd
/*13493*/           OPC_MoveParent,
/*13494*/           OPC_MoveChild, 1,
/*13496*/           OPC_CheckOpcode, TARGET_VAL(ISD::AND),
/*13499*/           OPC_Scope, 56|128,1/*184*/, /*->13686*/ // 4 children in Scope
/*13502*/             OPC_RecordChild0, // #2 = $Vm
/*13503*/             OPC_MoveChild, 1,
/*13505*/             OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*13508*/             OPC_Scope, 126, /*->13636*/ // 2 children in Scope
/*13510*/               OPC_CheckChild0Same, 1,
/*13512*/               OPC_MoveChild, 1,
/*13514*/               OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*13517*/               OPC_MoveChild, 0,
/*13519*/               OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*13522*/               OPC_MoveChild, 0,
/*13524*/               OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*13527*/               OPC_MoveParent,
/*13528*/               OPC_CheckPredicate, 22, // Predicate_NEONimmAllOnesV
/*13530*/               OPC_SwitchType /*2 cases */, 50, MVT::v8i8,// ->13583
/*13533*/                 OPC_MoveParent,
/*13534*/                 OPC_MoveParent,
/*13535*/                 OPC_MoveParent,
/*13536*/                 OPC_MoveParent,
/*13537*/                 OPC_SwitchType /*2 cases */, 20, MVT::v2i32,// ->13560
/*13540*/                   OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*13542*/                   OPC_EmitInteger, MVT::i32, 14, 
/*13545*/                   OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*13548*/                   OPC_MorphNodeTo, TARGET_VAL(ARM::VBSLd), 0,
                                1/*#VTs*/, MVT::v2i32, 5/*#Ops*/, 1, 0, 2, 3, 4, 
                            // Src: (or:v2i32 (and:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vd), (and:v2i32 DPR:v2i32:$Vm, (xor:v2i32 DPR:v2i32:$Vd, (bitconvert:v2i32 (NEONvmovImm:v8i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>)))) - Complexity = 22
                            // Dst: (VBSLd:v2i32 DPR:v2i32:$Vd, DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*13560*/                 /*SwitchType*/ 20, MVT::v1i64,// ->13582
/*13562*/                   OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*13564*/                   OPC_EmitInteger, MVT::i32, 14, 
/*13567*/                   OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*13570*/                   OPC_MorphNodeTo, TARGET_VAL(ARM::VBSLd), 0,
                                1/*#VTs*/, MVT::v1i64, 5/*#Ops*/, 1, 0, 2, 3, 4, 
                            // Src: (or:v1i64 (and:v1i64 DPR:v1i64:$Vn, DPR:v1i64:$Vd), (and:v1i64 DPR:v1i64:$Vm, (xor:v1i64 DPR:v1i64:$Vd, (bitconvert:v1i64 (NEONvmovImm:v8i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>)))) - Complexity = 22
                            // Dst: (VBSLd:v1i64 DPR:v1i64:$Vd, DPR:v1i64:$Vn, DPR:v1i64:$Vm)
/*13582*/                 0, // EndSwitchType
/*13583*/               /*SwitchType*/ 50, MVT::v16i8,// ->13635
/*13585*/                 OPC_MoveParent,
/*13586*/                 OPC_MoveParent,
/*13587*/                 OPC_MoveParent,
/*13588*/                 OPC_MoveParent,
/*13589*/                 OPC_SwitchType /*2 cases */, 20, MVT::v4i32,// ->13612
/*13592*/                   OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*13594*/                   OPC_EmitInteger, MVT::i32, 14, 
/*13597*/                   OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*13600*/                   OPC_MorphNodeTo, TARGET_VAL(ARM::VBSLq), 0,
                                1/*#VTs*/, MVT::v4i32, 5/*#Ops*/, 1, 0, 2, 3, 4, 
                            // Src: (or:v4i32 (and:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vd), (and:v4i32 QPR:v4i32:$Vm, (xor:v4i32 QPR:v4i32:$Vd, (bitconvert:v4i32 (NEONvmovImm:v16i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>)))) - Complexity = 22
                            // Dst: (VBSLq:v4i32 QPR:v4i32:$Vd, QPR:v4i32:$Vn, QPR:v4i32:$Vm)
/*13612*/                 /*SwitchType*/ 20, MVT::v2i64,// ->13634
/*13614*/                   OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*13616*/                   OPC_EmitInteger, MVT::i32, 14, 
/*13619*/                   OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*13622*/                   OPC_MorphNodeTo, TARGET_VAL(ARM::VBSLq), 0,
                                1/*#VTs*/, MVT::v2i64, 5/*#Ops*/, 1, 0, 2, 3, 4, 
                            // Src: (or:v2i64 (and:v2i64 QPR:v2i64:$Vn, QPR:v2i64:$Vd), (and:v2i64 QPR:v2i64:$Vm, (xor:v2i64 QPR:v2i64:$Vd, (bitconvert:v2i64 (NEONvmovImm:v16i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>)))) - Complexity = 22
                            // Dst: (VBSLq:v2i64 QPR:v2i64:$Vd, QPR:v2i64:$Vn, QPR:v2i64:$Vm)
/*13634*/                 0, // EndSwitchType
/*13635*/               0, // EndSwitchType
/*13636*/             /*Scope*/ 48, /*->13685*/
/*13637*/               OPC_MoveChild, 0,
/*13639*/               OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*13642*/               OPC_MoveChild, 0,
/*13644*/               OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*13647*/               OPC_MoveChild, 0,
/*13649*/               OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*13652*/               OPC_MoveParent,
/*13653*/               OPC_CheckPredicate, 22, // Predicate_NEONimmAllOnesV
/*13655*/               OPC_CheckType, MVT::v8i8,
/*13657*/               OPC_MoveParent,
/*13658*/               OPC_MoveParent,
/*13659*/               OPC_CheckChild1Same, 1,
/*13661*/               OPC_MoveParent,
/*13662*/               OPC_MoveParent,
/*13663*/               OPC_CheckType, MVT::v2i32,
/*13665*/               OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*13667*/               OPC_EmitInteger, MVT::i32, 14, 
/*13670*/               OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*13673*/               OPC_MorphNodeTo, TARGET_VAL(ARM::VBSLd), 0,
                            1/*#VTs*/, MVT::v2i32, 5/*#Ops*/, 1, 0, 2, 3, 4, 
                        // Src: (or:v2i32 (and:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vd), (and:v2i32 DPR:v2i32:$Vm, (xor:v2i32 (bitconvert:v2i32 (NEONvmovImm:v8i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>), DPR:v2i32:$Vd))) - Complexity = 22
                        // Dst: (VBSLd:v2i32 DPR:v2i32:$Vd, DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*13685*/             0, /*End of Scope*/
/*13686*/           /*Scope*/ 107, /*->13794*/
/*13687*/             OPC_MoveChild, 0,
/*13689*/             OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*13692*/             OPC_Scope, 49, /*->13743*/ // 2 children in Scope
/*13694*/               OPC_CheckChild0Same, 1,
/*13696*/               OPC_MoveChild, 1,
/*13698*/               OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*13701*/               OPC_MoveChild, 0,
/*13703*/               OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*13706*/               OPC_MoveChild, 0,
/*13708*/               OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*13711*/               OPC_MoveParent,
/*13712*/               OPC_CheckPredicate, 22, // Predicate_NEONimmAllOnesV
/*13714*/               OPC_CheckType, MVT::v8i8,
/*13716*/               OPC_MoveParent,
/*13717*/               OPC_MoveParent,
/*13718*/               OPC_MoveParent,
/*13719*/               OPC_RecordChild1, // #2 = $Vm
/*13720*/               OPC_MoveParent,
/*13721*/               OPC_CheckType, MVT::v2i32,
/*13723*/               OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*13725*/               OPC_EmitInteger, MVT::i32, 14, 
/*13728*/               OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*13731*/               OPC_MorphNodeTo, TARGET_VAL(ARM::VBSLd), 0,
                            1/*#VTs*/, MVT::v2i32, 5/*#Ops*/, 1, 0, 2, 3, 4, 
                        // Src: (or:v2i32 (and:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vd), (and:v2i32 (xor:v2i32 DPR:v2i32:$Vd, (bitconvert:v2i32 (NEONvmovImm:v8i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>)), DPR:v2i32:$Vm)) - Complexity = 22
                        // Dst: (VBSLd:v2i32 DPR:v2i32:$Vd, DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*13743*/             /*Scope*/ 49, /*->13793*/
/*13744*/               OPC_MoveChild, 0,
/*13746*/               OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*13749*/               OPC_MoveChild, 0,
/*13751*/               OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*13754*/               OPC_MoveChild, 0,
/*13756*/               OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*13759*/               OPC_MoveParent,
/*13760*/               OPC_CheckPredicate, 22, // Predicate_NEONimmAllOnesV
/*13762*/               OPC_CheckType, MVT::v8i8,
/*13764*/               OPC_MoveParent,
/*13765*/               OPC_MoveParent,
/*13766*/               OPC_CheckChild1Same, 1,
/*13768*/               OPC_MoveParent,
/*13769*/               OPC_RecordChild1, // #2 = $Vm
/*13770*/               OPC_MoveParent,
/*13771*/               OPC_CheckType, MVT::v2i32,
/*13773*/               OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*13775*/               OPC_EmitInteger, MVT::i32, 14, 
/*13778*/               OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*13781*/               OPC_MorphNodeTo, TARGET_VAL(ARM::VBSLd), 0,
                            1/*#VTs*/, MVT::v2i32, 5/*#Ops*/, 1, 0, 2, 3, 4, 
                        // Src: (or:v2i32 (and:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vd), (and:v2i32 (xor:v2i32 (bitconvert:v2i32 (NEONvmovImm:v8i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>), DPR:v2i32:$Vd), DPR:v2i32:$Vm)) - Complexity = 22
                        // Dst: (VBSLd:v2i32 DPR:v2i32:$Vd, DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*13793*/             0, /*End of Scope*/
/*13794*/           /*Scope*/ 106, /*->13901*/
/*13795*/             OPC_RecordChild0, // #2 = $Vm
/*13796*/             OPC_MoveChild, 1,
/*13798*/             OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*13801*/             OPC_Scope, 48, /*->13851*/ // 2 children in Scope
/*13803*/               OPC_CheckChild0Same, 0,
/*13805*/               OPC_MoveChild, 1,
/*13807*/               OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*13810*/               OPC_MoveChild, 0,
/*13812*/               OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*13815*/               OPC_MoveChild, 0,
/*13817*/               OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*13820*/               OPC_MoveParent,
/*13821*/               OPC_CheckPredicate, 22, // Predicate_NEONimmAllOnesV
/*13823*/               OPC_CheckType, MVT::v8i8,
/*13825*/               OPC_MoveParent,
/*13826*/               OPC_MoveParent,
/*13827*/               OPC_MoveParent,
/*13828*/               OPC_MoveParent,
/*13829*/               OPC_CheckType, MVT::v2i32,
/*13831*/               OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*13833*/               OPC_EmitInteger, MVT::i32, 14, 
/*13836*/               OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*13839*/               OPC_MorphNodeTo, TARGET_VAL(ARM::VBSLd), 0,
                            1/*#VTs*/, MVT::v2i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                        // Src: (or:v2i32 (and:v2i32 DPR:v2i32:$Vd, DPR:v2i32:$Vn), (and:v2i32 DPR:v2i32:$Vm, (xor:v2i32 DPR:v2i32:$Vd, (bitconvert:v2i32 (NEONvmovImm:v8i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>)))) - Complexity = 22
                        // Dst: (VBSLd:v2i32 DPR:v2i32:$Vd, DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*13851*/             /*Scope*/ 48, /*->13900*/
/*13852*/               OPC_MoveChild, 0,
/*13854*/               OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*13857*/               OPC_MoveChild, 0,
/*13859*/               OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*13862*/               OPC_MoveChild, 0,
/*13864*/               OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*13867*/               OPC_MoveParent,
/*13868*/               OPC_CheckPredicate, 22, // Predicate_NEONimmAllOnesV
/*13870*/               OPC_CheckType, MVT::v8i8,
/*13872*/               OPC_MoveParent,
/*13873*/               OPC_MoveParent,
/*13874*/               OPC_CheckChild1Same, 0,
/*13876*/               OPC_MoveParent,
/*13877*/               OPC_MoveParent,
/*13878*/               OPC_CheckType, MVT::v2i32,
/*13880*/               OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*13882*/               OPC_EmitInteger, MVT::i32, 14, 
/*13885*/               OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*13888*/               OPC_MorphNodeTo, TARGET_VAL(ARM::VBSLd), 0,
                            1/*#VTs*/, MVT::v2i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                        // Src: (or:v2i32 (and:v2i32 DPR:v2i32:$Vd, DPR:v2i32:$Vn), (and:v2i32 DPR:v2i32:$Vm, (xor:v2i32 (bitconvert:v2i32 (NEONvmovImm:v8i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>), DPR:v2i32:$Vd))) - Complexity = 22
                        // Dst: (VBSLd:v2i32 DPR:v2i32:$Vd, DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*13900*/             0, /*End of Scope*/
/*13901*/           /*Scope*/ 107, /*->14009*/
/*13902*/             OPC_MoveChild, 0,
/*13904*/             OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*13907*/             OPC_Scope, 49, /*->13958*/ // 2 children in Scope
/*13909*/               OPC_CheckChild0Same, 0,
/*13911*/               OPC_MoveChild, 1,
/*13913*/               OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*13916*/               OPC_MoveChild, 0,
/*13918*/               OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*13921*/               OPC_MoveChild, 0,
/*13923*/               OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*13926*/               OPC_MoveParent,
/*13927*/               OPC_CheckPredicate, 22, // Predicate_NEONimmAllOnesV
/*13929*/               OPC_CheckType, MVT::v8i8,
/*13931*/               OPC_MoveParent,
/*13932*/               OPC_MoveParent,
/*13933*/               OPC_MoveParent,
/*13934*/               OPC_RecordChild1, // #2 = $Vm
/*13935*/               OPC_MoveParent,
/*13936*/               OPC_CheckType, MVT::v2i32,
/*13938*/               OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*13940*/               OPC_EmitInteger, MVT::i32, 14, 
/*13943*/               OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*13946*/               OPC_MorphNodeTo, TARGET_VAL(ARM::VBSLd), 0,
                            1/*#VTs*/, MVT::v2i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                        // Src: (or:v2i32 (and:v2i32 DPR:v2i32:$Vd, DPR:v2i32:$Vn), (and:v2i32 (xor:v2i32 DPR:v2i32:$Vd, (bitconvert:v2i32 (NEONvmovImm:v8i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>)), DPR:v2i32:$Vm)) - Complexity = 22
                        // Dst: (VBSLd:v2i32 DPR:v2i32:$Vd, DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*13958*/             /*Scope*/ 49, /*->14008*/
/*13959*/               OPC_MoveChild, 0,
/*13961*/               OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*13964*/               OPC_MoveChild, 0,
/*13966*/               OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*13969*/               OPC_MoveChild, 0,
/*13971*/               OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*13974*/               OPC_MoveParent,
/*13975*/               OPC_CheckPredicate, 22, // Predicate_NEONimmAllOnesV
/*13977*/               OPC_CheckType, MVT::v8i8,
/*13979*/               OPC_MoveParent,
/*13980*/               OPC_MoveParent,
/*13981*/               OPC_CheckChild1Same, 0,
/*13983*/               OPC_MoveParent,
/*13984*/               OPC_RecordChild1, // #2 = $Vm
/*13985*/               OPC_MoveParent,
/*13986*/               OPC_CheckType, MVT::v2i32,
/*13988*/               OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*13990*/               OPC_EmitInteger, MVT::i32, 14, 
/*13993*/               OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*13996*/               OPC_MorphNodeTo, TARGET_VAL(ARM::VBSLd), 0,
                            1/*#VTs*/, MVT::v2i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                        // Src: (or:v2i32 (and:v2i32 DPR:v2i32:$Vd, DPR:v2i32:$Vn), (and:v2i32 (xor:v2i32 (bitconvert:v2i32 (NEONvmovImm:v8i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>), DPR:v2i32:$Vd), DPR:v2i32:$Vm)) - Complexity = 22
                        // Dst: (VBSLd:v2i32 DPR:v2i32:$Vd, DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*14008*/             0, /*End of Scope*/
/*14009*/           0, /*End of Scope*/
/*14010*/         /*Scope*/ 53|128,1/*181*/, /*->14193*/
/*14012*/           OPC_MoveChild, 1,
/*14014*/           OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*14017*/           OPC_Scope, 86, /*->14105*/ // 2 children in Scope
/*14019*/             OPC_RecordChild0, // #1 = $Vd
/*14020*/             OPC_MoveChild, 1,
/*14022*/             OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*14025*/             OPC_MoveChild, 0,
/*14027*/             OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*14030*/             OPC_MoveChild, 0,
/*14032*/             OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*14035*/             OPC_MoveParent,
/*14036*/             OPC_CheckPredicate, 22, // Predicate_NEONimmAllOnesV
/*14038*/             OPC_CheckType, MVT::v8i8,
/*14040*/             OPC_MoveParent,
/*14041*/             OPC_MoveParent,
/*14042*/             OPC_MoveParent,
/*14043*/             OPC_MoveParent,
/*14044*/             OPC_MoveChild, 1,
/*14046*/             OPC_CheckOpcode, TARGET_VAL(ISD::AND),
/*14049*/             OPC_Scope, 26, /*->14077*/ // 2 children in Scope
/*14051*/               OPC_RecordChild0, // #2 = $Vn
/*14052*/               OPC_CheckChild1Same, 1,
/*14054*/               OPC_MoveParent,
/*14055*/               OPC_CheckType, MVT::v2i32,
/*14057*/               OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*14059*/               OPC_EmitInteger, MVT::i32, 14, 
/*14062*/               OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*14065*/               OPC_MorphNodeTo, TARGET_VAL(ARM::VBSLd), 0,
                            1/*#VTs*/, MVT::v2i32, 5/*#Ops*/, 1, 2, 0, 3, 4, 
                        // Src: (or:v2i32 (and:v2i32 DPR:v2i32:$Vm, (xor:v2i32 DPR:v2i32:$Vd, (bitconvert:v2i32 (NEONvmovImm:v8i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>))), (and:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vd)) - Complexity = 22
                        // Dst: (VBSLd:v2i32 DPR:v2i32:$Vd, DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*14077*/             /*Scope*/ 26, /*->14104*/
/*14078*/               OPC_CheckChild0Same, 1,
/*14080*/               OPC_RecordChild1, // #2 = $Vn
/*14081*/               OPC_MoveParent,
/*14082*/               OPC_CheckType, MVT::v2i32,
/*14084*/               OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*14086*/               OPC_EmitInteger, MVT::i32, 14, 
/*14089*/               OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*14092*/               OPC_MorphNodeTo, TARGET_VAL(ARM::VBSLd), 0,
                            1/*#VTs*/, MVT::v2i32, 5/*#Ops*/, 1, 2, 0, 3, 4, 
                        // Src: (or:v2i32 (and:v2i32 DPR:v2i32:$Vm, (xor:v2i32 DPR:v2i32:$Vd, (bitconvert:v2i32 (NEONvmovImm:v8i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>))), (and:v2i32 DPR:v2i32:$Vd, DPR:v2i32:$Vn)) - Complexity = 22
                        // Dst: (VBSLd:v2i32 DPR:v2i32:$Vd, DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*14104*/             0, /*End of Scope*/
/*14105*/           /*Scope*/ 86, /*->14192*/
/*14106*/             OPC_MoveChild, 0,
/*14108*/             OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*14111*/             OPC_MoveChild, 0,
/*14113*/             OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*14116*/             OPC_MoveChild, 0,
/*14118*/             OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*14121*/             OPC_MoveParent,
/*14122*/             OPC_CheckPredicate, 22, // Predicate_NEONimmAllOnesV
/*14124*/             OPC_CheckType, MVT::v8i8,
/*14126*/             OPC_MoveParent,
/*14127*/             OPC_MoveParent,
/*14128*/             OPC_RecordChild1, // #1 = $Vd
/*14129*/             OPC_MoveParent,
/*14130*/             OPC_MoveParent,
/*14131*/             OPC_MoveChild, 1,
/*14133*/             OPC_CheckOpcode, TARGET_VAL(ISD::AND),
/*14136*/             OPC_Scope, 26, /*->14164*/ // 2 children in Scope
/*14138*/               OPC_RecordChild0, // #2 = $Vn
/*14139*/               OPC_CheckChild1Same, 1,
/*14141*/               OPC_MoveParent,
/*14142*/               OPC_CheckType, MVT::v2i32,
/*14144*/               OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*14146*/               OPC_EmitInteger, MVT::i32, 14, 
/*14149*/               OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*14152*/               OPC_MorphNodeTo, TARGET_VAL(ARM::VBSLd), 0,
                            1/*#VTs*/, MVT::v2i32, 5/*#Ops*/, 1, 2, 0, 3, 4, 
                        // Src: (or:v2i32 (and:v2i32 DPR:v2i32:$Vm, (xor:v2i32 (bitconvert:v2i32 (NEONvmovImm:v8i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>), DPR:v2i32:$Vd)), (and:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vd)) - Complexity = 22
                        // Dst: (VBSLd:v2i32 DPR:v2i32:$Vd, DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*14164*/             /*Scope*/ 26, /*->14191*/
/*14165*/               OPC_CheckChild0Same, 1,
/*14167*/               OPC_RecordChild1, // #2 = $Vn
/*14168*/               OPC_MoveParent,
/*14169*/               OPC_CheckType, MVT::v2i32,
/*14171*/               OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*14173*/               OPC_EmitInteger, MVT::i32, 14, 
/*14176*/               OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*14179*/               OPC_MorphNodeTo, TARGET_VAL(ARM::VBSLd), 0,
                            1/*#VTs*/, MVT::v2i32, 5/*#Ops*/, 1, 2, 0, 3, 4, 
                        // Src: (or:v2i32 (and:v2i32 DPR:v2i32:$Vm, (xor:v2i32 (bitconvert:v2i32 (NEONvmovImm:v8i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>), DPR:v2i32:$Vd)), (and:v2i32 DPR:v2i32:$Vd, DPR:v2i32:$Vn)) - Complexity = 22
                        // Dst: (VBSLd:v2i32 DPR:v2i32:$Vd, DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*14191*/             0, /*End of Scope*/
/*14192*/           0, /*End of Scope*/
/*14193*/         0, /*End of Scope*/
/*14194*/       /*Scope*/ 55|128,1/*183*/, /*->14379*/
/*14196*/         OPC_MoveChild, 0,
/*14198*/         OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*14201*/         OPC_Scope, 87, /*->14290*/ // 2 children in Scope
/*14203*/           OPC_RecordChild0, // #0 = $Vd
/*14204*/           OPC_MoveChild, 1,
/*14206*/           OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*14209*/           OPC_MoveChild, 0,
/*14211*/           OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*14214*/           OPC_MoveChild, 0,
/*14216*/           OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*14219*/           OPC_MoveParent,
/*14220*/           OPC_CheckPredicate, 22, // Predicate_NEONimmAllOnesV
/*14222*/           OPC_CheckType, MVT::v8i8,
/*14224*/           OPC_MoveParent,
/*14225*/           OPC_MoveParent,
/*14226*/           OPC_MoveParent,
/*14227*/           OPC_RecordChild1, // #1 = $Vm
/*14228*/           OPC_MoveParent,
/*14229*/           OPC_MoveChild, 1,
/*14231*/           OPC_CheckOpcode, TARGET_VAL(ISD::AND),
/*14234*/           OPC_Scope, 26, /*->14262*/ // 2 children in Scope
/*14236*/             OPC_RecordChild0, // #2 = $Vn
/*14237*/             OPC_CheckChild1Same, 0,
/*14239*/             OPC_MoveParent,
/*14240*/             OPC_CheckType, MVT::v2i32,
/*14242*/             OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*14244*/             OPC_EmitInteger, MVT::i32, 14, 
/*14247*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*14250*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VBSLd), 0,
                          1/*#VTs*/, MVT::v2i32, 5/*#Ops*/, 0, 2, 1, 3, 4, 
                      // Src: (or:v2i32 (and:v2i32 (xor:v2i32 DPR:v2i32:$Vd, (bitconvert:v2i32 (NEONvmovImm:v8i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>)), DPR:v2i32:$Vm), (and:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vd)) - Complexity = 22
                      // Dst: (VBSLd:v2i32 DPR:v2i32:$Vd, DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*14262*/           /*Scope*/ 26, /*->14289*/
/*14263*/             OPC_CheckChild0Same, 0,
/*14265*/             OPC_RecordChild1, // #2 = $Vn
/*14266*/             OPC_MoveParent,
/*14267*/             OPC_CheckType, MVT::v2i32,
/*14269*/             OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*14271*/             OPC_EmitInteger, MVT::i32, 14, 
/*14274*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*14277*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VBSLd), 0,
                          1/*#VTs*/, MVT::v2i32, 5/*#Ops*/, 0, 2, 1, 3, 4, 
                      // Src: (or:v2i32 (and:v2i32 (xor:v2i32 DPR:v2i32:$Vd, (bitconvert:v2i32 (NEONvmovImm:v8i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>)), DPR:v2i32:$Vm), (and:v2i32 DPR:v2i32:$Vd, DPR:v2i32:$Vn)) - Complexity = 22
                      // Dst: (VBSLd:v2i32 DPR:v2i32:$Vd, DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*14289*/           0, /*End of Scope*/
/*14290*/         /*Scope*/ 87, /*->14378*/
/*14291*/           OPC_MoveChild, 0,
/*14293*/           OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*14296*/           OPC_MoveChild, 0,
/*14298*/           OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*14301*/           OPC_MoveChild, 0,
/*14303*/           OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*14306*/           OPC_MoveParent,
/*14307*/           OPC_CheckPredicate, 22, // Predicate_NEONimmAllOnesV
/*14309*/           OPC_CheckType, MVT::v8i8,
/*14311*/           OPC_MoveParent,
/*14312*/           OPC_MoveParent,
/*14313*/           OPC_RecordChild1, // #0 = $Vd
/*14314*/           OPC_MoveParent,
/*14315*/           OPC_RecordChild1, // #1 = $Vm
/*14316*/           OPC_MoveParent,
/*14317*/           OPC_MoveChild, 1,
/*14319*/           OPC_CheckOpcode, TARGET_VAL(ISD::AND),
/*14322*/           OPC_Scope, 26, /*->14350*/ // 2 children in Scope
/*14324*/             OPC_RecordChild0, // #2 = $Vn
/*14325*/             OPC_CheckChild1Same, 0,
/*14327*/             OPC_MoveParent,
/*14328*/             OPC_CheckType, MVT::v2i32,
/*14330*/             OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*14332*/             OPC_EmitInteger, MVT::i32, 14, 
/*14335*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*14338*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VBSLd), 0,
                          1/*#VTs*/, MVT::v2i32, 5/*#Ops*/, 0, 2, 1, 3, 4, 
                      // Src: (or:v2i32 (and:v2i32 (xor:v2i32 (bitconvert:v2i32 (NEONvmovImm:v8i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>), DPR:v2i32:$Vd), DPR:v2i32:$Vm), (and:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vd)) - Complexity = 22
                      // Dst: (VBSLd:v2i32 DPR:v2i32:$Vd, DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*14350*/           /*Scope*/ 26, /*->14377*/
/*14351*/             OPC_CheckChild0Same, 0,
/*14353*/             OPC_RecordChild1, // #2 = $Vn
/*14354*/             OPC_MoveParent,
/*14355*/             OPC_CheckType, MVT::v2i32,
/*14357*/             OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*14359*/             OPC_EmitInteger, MVT::i32, 14, 
/*14362*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*14365*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VBSLd), 0,
                          1/*#VTs*/, MVT::v2i32, 5/*#Ops*/, 0, 2, 1, 3, 4, 
                      // Src: (or:v2i32 (and:v2i32 (xor:v2i32 (bitconvert:v2i32 (NEONvmovImm:v8i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>), DPR:v2i32:$Vd), DPR:v2i32:$Vm), (and:v2i32 DPR:v2i32:$Vd, DPR:v2i32:$Vn)) - Complexity = 22
                      // Dst: (VBSLd:v2i32 DPR:v2i32:$Vd, DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*14377*/           0, /*End of Scope*/
/*14378*/         0, /*End of Scope*/
/*14379*/       /*Scope*/ 63|128,4/*575*/, /*->14956*/
/*14381*/         OPC_RecordChild0, // #0 = $Vn
/*14382*/         OPC_Scope, 3|128,3/*387*/, /*->14772*/ // 2 children in Scope
/*14385*/           OPC_RecordChild1, // #1 = $Vd
/*14386*/           OPC_MoveParent,
/*14387*/           OPC_MoveChild, 1,
/*14389*/           OPC_CheckOpcode, TARGET_VAL(ISD::AND),
/*14392*/           OPC_Scope, 54, /*->14448*/ // 4 children in Scope
/*14394*/             OPC_RecordChild0, // #2 = $Vm
/*14395*/             OPC_MoveChild, 1,
/*14397*/             OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*14400*/             OPC_MoveChild, 0,
/*14402*/             OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*14405*/             OPC_MoveChild, 0,
/*14407*/             OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*14410*/             OPC_MoveChild, 0,
/*14412*/             OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*14415*/             OPC_MoveParent,
/*14416*/             OPC_CheckPredicate, 22, // Predicate_NEONimmAllOnesV
/*14418*/             OPC_CheckType, MVT::v8i8,
/*14420*/             OPC_MoveParent,
/*14421*/             OPC_MoveParent,
/*14422*/             OPC_CheckChild1Same, 1,
/*14424*/             OPC_MoveParent,
/*14425*/             OPC_MoveParent,
/*14426*/             OPC_CheckType, MVT::v1i64,
/*14428*/             OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*14430*/             OPC_EmitInteger, MVT::i32, 14, 
/*14433*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*14436*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VBSLd), 0,
                          1/*#VTs*/, MVT::v1i64, 5/*#Ops*/, 1, 0, 2, 3, 4, 
                      // Src: (or:v1i64 (and:v1i64 DPR:v1i64:$Vn, DPR:v1i64:$Vd), (and:v1i64 DPR:v1i64:$Vm, (xor:v1i64 (bitconvert:v1i64 (NEONvmovImm:v8i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>), DPR:v1i64:$Vd))) - Complexity = 22
                      // Dst: (VBSLd:v1i64 DPR:v1i64:$Vd, DPR:v1i64:$Vn, DPR:v1i64:$Vm)
/*14448*/           /*Scope*/ 107, /*->14556*/
/*14449*/             OPC_MoveChild, 0,
/*14451*/             OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*14454*/             OPC_Scope, 49, /*->14505*/ // 2 children in Scope
/*14456*/               OPC_CheckChild0Same, 1,
/*14458*/               OPC_MoveChild, 1,
/*14460*/               OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*14463*/               OPC_MoveChild, 0,
/*14465*/               OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*14468*/               OPC_MoveChild, 0,
/*14470*/               OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*14473*/               OPC_MoveParent,
/*14474*/               OPC_CheckPredicate, 22, // Predicate_NEONimmAllOnesV
/*14476*/               OPC_CheckType, MVT::v8i8,
/*14478*/               OPC_MoveParent,
/*14479*/               OPC_MoveParent,
/*14480*/               OPC_MoveParent,
/*14481*/               OPC_RecordChild1, // #2 = $Vm
/*14482*/               OPC_MoveParent,
/*14483*/               OPC_CheckType, MVT::v1i64,
/*14485*/               OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*14487*/               OPC_EmitInteger, MVT::i32, 14, 
/*14490*/               OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*14493*/               OPC_MorphNodeTo, TARGET_VAL(ARM::VBSLd), 0,
                            1/*#VTs*/, MVT::v1i64, 5/*#Ops*/, 1, 0, 2, 3, 4, 
                        // Src: (or:v1i64 (and:v1i64 DPR:v1i64:$Vn, DPR:v1i64:$Vd), (and:v1i64 (xor:v1i64 DPR:v1i64:$Vd, (bitconvert:v1i64 (NEONvmovImm:v8i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>)), DPR:v1i64:$Vm)) - Complexity = 22
                        // Dst: (VBSLd:v1i64 DPR:v1i64:$Vd, DPR:v1i64:$Vn, DPR:v1i64:$Vm)
/*14505*/             /*Scope*/ 49, /*->14555*/
/*14506*/               OPC_MoveChild, 0,
/*14508*/               OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*14511*/               OPC_MoveChild, 0,
/*14513*/               OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*14516*/               OPC_MoveChild, 0,
/*14518*/               OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*14521*/               OPC_MoveParent,
/*14522*/               OPC_CheckPredicate, 22, // Predicate_NEONimmAllOnesV
/*14524*/               OPC_CheckType, MVT::v8i8,
/*14526*/               OPC_MoveParent,
/*14527*/               OPC_MoveParent,
/*14528*/               OPC_CheckChild1Same, 1,
/*14530*/               OPC_MoveParent,
/*14531*/               OPC_RecordChild1, // #2 = $Vm
/*14532*/               OPC_MoveParent,
/*14533*/               OPC_CheckType, MVT::v1i64,
/*14535*/               OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*14537*/               OPC_EmitInteger, MVT::i32, 14, 
/*14540*/               OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*14543*/               OPC_MorphNodeTo, TARGET_VAL(ARM::VBSLd), 0,
                            1/*#VTs*/, MVT::v1i64, 5/*#Ops*/, 1, 0, 2, 3, 4, 
                        // Src: (or:v1i64 (and:v1i64 DPR:v1i64:$Vn, DPR:v1i64:$Vd), (and:v1i64 (xor:v1i64 (bitconvert:v1i64 (NEONvmovImm:v8i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>), DPR:v1i64:$Vd), DPR:v1i64:$Vm)) - Complexity = 22
                        // Dst: (VBSLd:v1i64 DPR:v1i64:$Vd, DPR:v1i64:$Vn, DPR:v1i64:$Vm)
/*14555*/             0, /*End of Scope*/
/*14556*/           /*Scope*/ 106, /*->14663*/
/*14557*/             OPC_RecordChild0, // #2 = $Vm
/*14558*/             OPC_MoveChild, 1,
/*14560*/             OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*14563*/             OPC_Scope, 48, /*->14613*/ // 2 children in Scope
/*14565*/               OPC_CheckChild0Same, 0,
/*14567*/               OPC_MoveChild, 1,
/*14569*/               OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*14572*/               OPC_MoveChild, 0,
/*14574*/               OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*14577*/               OPC_MoveChild, 0,
/*14579*/               OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*14582*/               OPC_MoveParent,
/*14583*/               OPC_CheckPredicate, 22, // Predicate_NEONimmAllOnesV
/*14585*/               OPC_CheckType, MVT::v8i8,
/*14587*/               OPC_MoveParent,
/*14588*/               OPC_MoveParent,
/*14589*/               OPC_MoveParent,
/*14590*/               OPC_MoveParent,
/*14591*/               OPC_CheckType, MVT::v1i64,
/*14593*/               OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*14595*/               OPC_EmitInteger, MVT::i32, 14, 
/*14598*/               OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*14601*/               OPC_MorphNodeTo, TARGET_VAL(ARM::VBSLd), 0,
                            1/*#VTs*/, MVT::v1i64, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                        // Src: (or:v1i64 (and:v1i64 DPR:v1i64:$Vd, DPR:v1i64:$Vn), (and:v1i64 DPR:v1i64:$Vm, (xor:v1i64 DPR:v1i64:$Vd, (bitconvert:v1i64 (NEONvmovImm:v8i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>)))) - Complexity = 22
                        // Dst: (VBSLd:v1i64 DPR:v1i64:$Vd, DPR:v1i64:$Vn, DPR:v1i64:$Vm)
/*14613*/             /*Scope*/ 48, /*->14662*/
/*14614*/               OPC_MoveChild, 0,
/*14616*/               OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*14619*/               OPC_MoveChild, 0,
/*14621*/               OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*14624*/               OPC_MoveChild, 0,
/*14626*/               OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*14629*/               OPC_MoveParent,
/*14630*/               OPC_CheckPredicate, 22, // Predicate_NEONimmAllOnesV
/*14632*/               OPC_CheckType, MVT::v8i8,
/*14634*/               OPC_MoveParent,
/*14635*/               OPC_MoveParent,
/*14636*/               OPC_CheckChild1Same, 0,
/*14638*/               OPC_MoveParent,
/*14639*/               OPC_MoveParent,
/*14640*/               OPC_CheckType, MVT::v1i64,
/*14642*/               OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*14644*/               OPC_EmitInteger, MVT::i32, 14, 
/*14647*/               OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*14650*/               OPC_MorphNodeTo, TARGET_VAL(ARM::VBSLd), 0,
                            1/*#VTs*/, MVT::v1i64, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                        // Src: (or:v1i64 (and:v1i64 DPR:v1i64:$Vd, DPR:v1i64:$Vn), (and:v1i64 DPR:v1i64:$Vm, (xor:v1i64 (bitconvert:v1i64 (NEONvmovImm:v8i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>), DPR:v1i64:$Vd))) - Complexity = 22
                        // Dst: (VBSLd:v1i64 DPR:v1i64:$Vd, DPR:v1i64:$Vn, DPR:v1i64:$Vm)
/*14662*/             0, /*End of Scope*/
/*14663*/           /*Scope*/ 107, /*->14771*/
/*14664*/             OPC_MoveChild, 0,
/*14666*/             OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*14669*/             OPC_Scope, 49, /*->14720*/ // 2 children in Scope
/*14671*/               OPC_CheckChild0Same, 0,
/*14673*/               OPC_MoveChild, 1,
/*14675*/               OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*14678*/               OPC_MoveChild, 0,
/*14680*/               OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*14683*/               OPC_MoveChild, 0,
/*14685*/               OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*14688*/               OPC_MoveParent,
/*14689*/               OPC_CheckPredicate, 22, // Predicate_NEONimmAllOnesV
/*14691*/               OPC_CheckType, MVT::v8i8,
/*14693*/               OPC_MoveParent,
/*14694*/               OPC_MoveParent,
/*14695*/               OPC_MoveParent,
/*14696*/               OPC_RecordChild1, // #2 = $Vm
/*14697*/               OPC_MoveParent,
/*14698*/               OPC_CheckType, MVT::v1i64,
/*14700*/               OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*14702*/               OPC_EmitInteger, MVT::i32, 14, 
/*14705*/               OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*14708*/               OPC_MorphNodeTo, TARGET_VAL(ARM::VBSLd), 0,
                            1/*#VTs*/, MVT::v1i64, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                        // Src: (or:v1i64 (and:v1i64 DPR:v1i64:$Vd, DPR:v1i64:$Vn), (and:v1i64 (xor:v1i64 DPR:v1i64:$Vd, (bitconvert:v1i64 (NEONvmovImm:v8i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>)), DPR:v1i64:$Vm)) - Complexity = 22
                        // Dst: (VBSLd:v1i64 DPR:v1i64:$Vd, DPR:v1i64:$Vn, DPR:v1i64:$Vm)
/*14720*/             /*Scope*/ 49, /*->14770*/
/*14721*/               OPC_MoveChild, 0,
/*14723*/               OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*14726*/               OPC_MoveChild, 0,
/*14728*/               OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*14731*/               OPC_MoveChild, 0,
/*14733*/               OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*14736*/               OPC_MoveParent,
/*14737*/               OPC_CheckPredicate, 22, // Predicate_NEONimmAllOnesV
/*14739*/               OPC_CheckType, MVT::v8i8,
/*14741*/               OPC_MoveParent,
/*14742*/               OPC_MoveParent,
/*14743*/               OPC_CheckChild1Same, 0,
/*14745*/               OPC_MoveParent,
/*14746*/               OPC_RecordChild1, // #2 = $Vm
/*14747*/               OPC_MoveParent,
/*14748*/               OPC_CheckType, MVT::v1i64,
/*14750*/               OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*14752*/               OPC_EmitInteger, MVT::i32, 14, 
/*14755*/               OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*14758*/               OPC_MorphNodeTo, TARGET_VAL(ARM::VBSLd), 0,
                            1/*#VTs*/, MVT::v1i64, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                        // Src: (or:v1i64 (and:v1i64 DPR:v1i64:$Vd, DPR:v1i64:$Vn), (and:v1i64 (xor:v1i64 (bitconvert:v1i64 (NEONvmovImm:v8i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>), DPR:v1i64:$Vd), DPR:v1i64:$Vm)) - Complexity = 22
                        // Dst: (VBSLd:v1i64 DPR:v1i64:$Vd, DPR:v1i64:$Vn, DPR:v1i64:$Vm)
/*14770*/             0, /*End of Scope*/
/*14771*/           0, /*End of Scope*/
/*14772*/         /*Scope*/ 53|128,1/*181*/, /*->14955*/
/*14774*/           OPC_MoveChild, 1,
/*14776*/           OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*14779*/           OPC_Scope, 86, /*->14867*/ // 2 children in Scope
/*14781*/             OPC_RecordChild0, // #1 = $Vd
/*14782*/             OPC_MoveChild, 1,
/*14784*/             OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*14787*/             OPC_MoveChild, 0,
/*14789*/             OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*14792*/             OPC_MoveChild, 0,
/*14794*/             OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*14797*/             OPC_MoveParent,
/*14798*/             OPC_CheckPredicate, 22, // Predicate_NEONimmAllOnesV
/*14800*/             OPC_CheckType, MVT::v8i8,
/*14802*/             OPC_MoveParent,
/*14803*/             OPC_MoveParent,
/*14804*/             OPC_MoveParent,
/*14805*/             OPC_MoveParent,
/*14806*/             OPC_MoveChild, 1,
/*14808*/             OPC_CheckOpcode, TARGET_VAL(ISD::AND),
/*14811*/             OPC_Scope, 26, /*->14839*/ // 2 children in Scope
/*14813*/               OPC_RecordChild0, // #2 = $Vn
/*14814*/               OPC_CheckChild1Same, 1,
/*14816*/               OPC_MoveParent,
/*14817*/               OPC_CheckType, MVT::v1i64,
/*14819*/               OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*14821*/               OPC_EmitInteger, MVT::i32, 14, 
/*14824*/               OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*14827*/               OPC_MorphNodeTo, TARGET_VAL(ARM::VBSLd), 0,
                            1/*#VTs*/, MVT::v1i64, 5/*#Ops*/, 1, 2, 0, 3, 4, 
                        // Src: (or:v1i64 (and:v1i64 DPR:v1i64:$Vm, (xor:v1i64 DPR:v1i64:$Vd, (bitconvert:v1i64 (NEONvmovImm:v8i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>))), (and:v1i64 DPR:v1i64:$Vn, DPR:v1i64:$Vd)) - Complexity = 22
                        // Dst: (VBSLd:v1i64 DPR:v1i64:$Vd, DPR:v1i64:$Vn, DPR:v1i64:$Vm)
/*14839*/             /*Scope*/ 26, /*->14866*/
/*14840*/               OPC_CheckChild0Same, 1,
/*14842*/               OPC_RecordChild1, // #2 = $Vn
/*14843*/               OPC_MoveParent,
/*14844*/               OPC_CheckType, MVT::v1i64,
/*14846*/               OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*14848*/               OPC_EmitInteger, MVT::i32, 14, 
/*14851*/               OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*14854*/               OPC_MorphNodeTo, TARGET_VAL(ARM::VBSLd), 0,
                            1/*#VTs*/, MVT::v1i64, 5/*#Ops*/, 1, 2, 0, 3, 4, 
                        // Src: (or:v1i64 (and:v1i64 DPR:v1i64:$Vm, (xor:v1i64 DPR:v1i64:$Vd, (bitconvert:v1i64 (NEONvmovImm:v8i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>))), (and:v1i64 DPR:v1i64:$Vd, DPR:v1i64:$Vn)) - Complexity = 22
                        // Dst: (VBSLd:v1i64 DPR:v1i64:$Vd, DPR:v1i64:$Vn, DPR:v1i64:$Vm)
/*14866*/             0, /*End of Scope*/
/*14867*/           /*Scope*/ 86, /*->14954*/
/*14868*/             OPC_MoveChild, 0,
/*14870*/             OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*14873*/             OPC_MoveChild, 0,
/*14875*/             OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*14878*/             OPC_MoveChild, 0,
/*14880*/             OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*14883*/             OPC_MoveParent,
/*14884*/             OPC_CheckPredicate, 22, // Predicate_NEONimmAllOnesV
/*14886*/             OPC_CheckType, MVT::v8i8,
/*14888*/             OPC_MoveParent,
/*14889*/             OPC_MoveParent,
/*14890*/             OPC_RecordChild1, // #1 = $Vd
/*14891*/             OPC_MoveParent,
/*14892*/             OPC_MoveParent,
/*14893*/             OPC_MoveChild, 1,
/*14895*/             OPC_CheckOpcode, TARGET_VAL(ISD::AND),
/*14898*/             OPC_Scope, 26, /*->14926*/ // 2 children in Scope
/*14900*/               OPC_RecordChild0, // #2 = $Vn
/*14901*/               OPC_CheckChild1Same, 1,
/*14903*/               OPC_MoveParent,
/*14904*/               OPC_CheckType, MVT::v1i64,
/*14906*/               OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*14908*/               OPC_EmitInteger, MVT::i32, 14, 
/*14911*/               OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*14914*/               OPC_MorphNodeTo, TARGET_VAL(ARM::VBSLd), 0,
                            1/*#VTs*/, MVT::v1i64, 5/*#Ops*/, 1, 2, 0, 3, 4, 
                        // Src: (or:v1i64 (and:v1i64 DPR:v1i64:$Vm, (xor:v1i64 (bitconvert:v1i64 (NEONvmovImm:v8i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>), DPR:v1i64:$Vd)), (and:v1i64 DPR:v1i64:$Vn, DPR:v1i64:$Vd)) - Complexity = 22
                        // Dst: (VBSLd:v1i64 DPR:v1i64:$Vd, DPR:v1i64:$Vn, DPR:v1i64:$Vm)
/*14926*/             /*Scope*/ 26, /*->14953*/
/*14927*/               OPC_CheckChild0Same, 1,
/*14929*/               OPC_RecordChild1, // #2 = $Vn
/*14930*/               OPC_MoveParent,
/*14931*/               OPC_CheckType, MVT::v1i64,
/*14933*/               OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*14935*/               OPC_EmitInteger, MVT::i32, 14, 
/*14938*/               OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*14941*/               OPC_MorphNodeTo, TARGET_VAL(ARM::VBSLd), 0,
                            1/*#VTs*/, MVT::v1i64, 5/*#Ops*/, 1, 2, 0, 3, 4, 
                        // Src: (or:v1i64 (and:v1i64 DPR:v1i64:$Vm, (xor:v1i64 (bitconvert:v1i64 (NEONvmovImm:v8i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>), DPR:v1i64:$Vd)), (and:v1i64 DPR:v1i64:$Vd, DPR:v1i64:$Vn)) - Complexity = 22
                        // Dst: (VBSLd:v1i64 DPR:v1i64:$Vd, DPR:v1i64:$Vn, DPR:v1i64:$Vm)
/*14953*/             0, /*End of Scope*/
/*14954*/           0, /*End of Scope*/
/*14955*/         0, /*End of Scope*/
/*14956*/       /*Scope*/ 55|128,1/*183*/, /*->15141*/
/*14958*/         OPC_MoveChild, 0,
/*14960*/         OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*14963*/         OPC_Scope, 87, /*->15052*/ // 2 children in Scope
/*14965*/           OPC_RecordChild0, // #0 = $Vd
/*14966*/           OPC_MoveChild, 1,
/*14968*/           OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*14971*/           OPC_MoveChild, 0,
/*14973*/           OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*14976*/           OPC_MoveChild, 0,
/*14978*/           OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*14981*/           OPC_MoveParent,
/*14982*/           OPC_CheckPredicate, 22, // Predicate_NEONimmAllOnesV
/*14984*/           OPC_CheckType, MVT::v8i8,
/*14986*/           OPC_MoveParent,
/*14987*/           OPC_MoveParent,
/*14988*/           OPC_MoveParent,
/*14989*/           OPC_RecordChild1, // #1 = $Vm
/*14990*/           OPC_MoveParent,
/*14991*/           OPC_MoveChild, 1,
/*14993*/           OPC_CheckOpcode, TARGET_VAL(ISD::AND),
/*14996*/           OPC_Scope, 26, /*->15024*/ // 2 children in Scope
/*14998*/             OPC_RecordChild0, // #2 = $Vn
/*14999*/             OPC_CheckChild1Same, 0,
/*15001*/             OPC_MoveParent,
/*15002*/             OPC_CheckType, MVT::v1i64,
/*15004*/             OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*15006*/             OPC_EmitInteger, MVT::i32, 14, 
/*15009*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*15012*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VBSLd), 0,
                          1/*#VTs*/, MVT::v1i64, 5/*#Ops*/, 0, 2, 1, 3, 4, 
                      // Src: (or:v1i64 (and:v1i64 (xor:v1i64 DPR:v1i64:$Vd, (bitconvert:v1i64 (NEONvmovImm:v8i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>)), DPR:v1i64:$Vm), (and:v1i64 DPR:v1i64:$Vn, DPR:v1i64:$Vd)) - Complexity = 22
                      // Dst: (VBSLd:v1i64 DPR:v1i64:$Vd, DPR:v1i64:$Vn, DPR:v1i64:$Vm)
/*15024*/           /*Scope*/ 26, /*->15051*/
/*15025*/             OPC_CheckChild0Same, 0,
/*15027*/             OPC_RecordChild1, // #2 = $Vn
/*15028*/             OPC_MoveParent,
/*15029*/             OPC_CheckType, MVT::v1i64,
/*15031*/             OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*15033*/             OPC_EmitInteger, MVT::i32, 14, 
/*15036*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*15039*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VBSLd), 0,
                          1/*#VTs*/, MVT::v1i64, 5/*#Ops*/, 0, 2, 1, 3, 4, 
                      // Src: (or:v1i64 (and:v1i64 (xor:v1i64 DPR:v1i64:$Vd, (bitconvert:v1i64 (NEONvmovImm:v8i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>)), DPR:v1i64:$Vm), (and:v1i64 DPR:v1i64:$Vd, DPR:v1i64:$Vn)) - Complexity = 22
                      // Dst: (VBSLd:v1i64 DPR:v1i64:$Vd, DPR:v1i64:$Vn, DPR:v1i64:$Vm)
/*15051*/           0, /*End of Scope*/
/*15052*/         /*Scope*/ 87, /*->15140*/
/*15053*/           OPC_MoveChild, 0,
/*15055*/           OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*15058*/           OPC_MoveChild, 0,
/*15060*/           OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*15063*/           OPC_MoveChild, 0,
/*15065*/           OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*15068*/           OPC_MoveParent,
/*15069*/           OPC_CheckPredicate, 22, // Predicate_NEONimmAllOnesV
/*15071*/           OPC_CheckType, MVT::v8i8,
/*15073*/           OPC_MoveParent,
/*15074*/           OPC_MoveParent,
/*15075*/           OPC_RecordChild1, // #0 = $Vd
/*15076*/           OPC_MoveParent,
/*15077*/           OPC_RecordChild1, // #1 = $Vm
/*15078*/           OPC_MoveParent,
/*15079*/           OPC_MoveChild, 1,
/*15081*/           OPC_CheckOpcode, TARGET_VAL(ISD::AND),
/*15084*/           OPC_Scope, 26, /*->15112*/ // 2 children in Scope
/*15086*/             OPC_RecordChild0, // #2 = $Vn
/*15087*/             OPC_CheckChild1Same, 0,
/*15089*/             OPC_MoveParent,
/*15090*/             OPC_CheckType, MVT::v1i64,
/*15092*/             OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*15094*/             OPC_EmitInteger, MVT::i32, 14, 
/*15097*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*15100*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VBSLd), 0,
                          1/*#VTs*/, MVT::v1i64, 5/*#Ops*/, 0, 2, 1, 3, 4, 
                      // Src: (or:v1i64 (and:v1i64 (xor:v1i64 (bitconvert:v1i64 (NEONvmovImm:v8i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>), DPR:v1i64:$Vd), DPR:v1i64:$Vm), (and:v1i64 DPR:v1i64:$Vn, DPR:v1i64:$Vd)) - Complexity = 22
                      // Dst: (VBSLd:v1i64 DPR:v1i64:$Vd, DPR:v1i64:$Vn, DPR:v1i64:$Vm)
/*15112*/           /*Scope*/ 26, /*->15139*/
/*15113*/             OPC_CheckChild0Same, 0,
/*15115*/             OPC_RecordChild1, // #2 = $Vn
/*15116*/             OPC_MoveParent,
/*15117*/             OPC_CheckType, MVT::v1i64,
/*15119*/             OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*15121*/             OPC_EmitInteger, MVT::i32, 14, 
/*15124*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*15127*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VBSLd), 0,
                          1/*#VTs*/, MVT::v1i64, 5/*#Ops*/, 0, 2, 1, 3, 4, 
                      // Src: (or:v1i64 (and:v1i64 (xor:v1i64 (bitconvert:v1i64 (NEONvmovImm:v8i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>), DPR:v1i64:$Vd), DPR:v1i64:$Vm), (and:v1i64 DPR:v1i64:$Vd, DPR:v1i64:$Vn)) - Complexity = 22
                      // Dst: (VBSLd:v1i64 DPR:v1i64:$Vd, DPR:v1i64:$Vn, DPR:v1i64:$Vm)
/*15139*/           0, /*End of Scope*/
/*15140*/         0, /*End of Scope*/
/*15141*/       /*Scope*/ 63|128,4/*575*/, /*->15718*/
/*15143*/         OPC_RecordChild0, // #0 = $Vn
/*15144*/         OPC_Scope, 3|128,3/*387*/, /*->15534*/ // 2 children in Scope
/*15147*/           OPC_RecordChild1, // #1 = $Vd
/*15148*/           OPC_MoveParent,
/*15149*/           OPC_MoveChild, 1,
/*15151*/           OPC_CheckOpcode, TARGET_VAL(ISD::AND),
/*15154*/           OPC_Scope, 54, /*->15210*/ // 4 children in Scope
/*15156*/             OPC_RecordChild0, // #2 = $Vm
/*15157*/             OPC_MoveChild, 1,
/*15159*/             OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*15162*/             OPC_MoveChild, 0,
/*15164*/             OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*15167*/             OPC_MoveChild, 0,
/*15169*/             OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*15172*/             OPC_MoveChild, 0,
/*15174*/             OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*15177*/             OPC_MoveParent,
/*15178*/             OPC_CheckPredicate, 22, // Predicate_NEONimmAllOnesV
/*15180*/             OPC_CheckType, MVT::v16i8,
/*15182*/             OPC_MoveParent,
/*15183*/             OPC_MoveParent,
/*15184*/             OPC_CheckChild1Same, 1,
/*15186*/             OPC_MoveParent,
/*15187*/             OPC_MoveParent,
/*15188*/             OPC_CheckType, MVT::v4i32,
/*15190*/             OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*15192*/             OPC_EmitInteger, MVT::i32, 14, 
/*15195*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*15198*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VBSLq), 0,
                          1/*#VTs*/, MVT::v4i32, 5/*#Ops*/, 1, 0, 2, 3, 4, 
                      // Src: (or:v4i32 (and:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vd), (and:v4i32 QPR:v4i32:$Vm, (xor:v4i32 (bitconvert:v4i32 (NEONvmovImm:v16i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>), QPR:v4i32:$Vd))) - Complexity = 22
                      // Dst: (VBSLq:v4i32 QPR:v4i32:$Vd, QPR:v4i32:$Vn, QPR:v4i32:$Vm)
/*15210*/           /*Scope*/ 107, /*->15318*/
/*15211*/             OPC_MoveChild, 0,
/*15213*/             OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*15216*/             OPC_Scope, 49, /*->15267*/ // 2 children in Scope
/*15218*/               OPC_CheckChild0Same, 1,
/*15220*/               OPC_MoveChild, 1,
/*15222*/               OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*15225*/               OPC_MoveChild, 0,
/*15227*/               OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*15230*/               OPC_MoveChild, 0,
/*15232*/               OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*15235*/               OPC_MoveParent,
/*15236*/               OPC_CheckPredicate, 22, // Predicate_NEONimmAllOnesV
/*15238*/               OPC_CheckType, MVT::v16i8,
/*15240*/               OPC_MoveParent,
/*15241*/               OPC_MoveParent,
/*15242*/               OPC_MoveParent,
/*15243*/               OPC_RecordChild1, // #2 = $Vm
/*15244*/               OPC_MoveParent,
/*15245*/               OPC_CheckType, MVT::v4i32,
/*15247*/               OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*15249*/               OPC_EmitInteger, MVT::i32, 14, 
/*15252*/               OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*15255*/               OPC_MorphNodeTo, TARGET_VAL(ARM::VBSLq), 0,
                            1/*#VTs*/, MVT::v4i32, 5/*#Ops*/, 1, 0, 2, 3, 4, 
                        // Src: (or:v4i32 (and:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vd), (and:v4i32 (xor:v4i32 QPR:v4i32:$Vd, (bitconvert:v4i32 (NEONvmovImm:v16i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>)), QPR:v4i32:$Vm)) - Complexity = 22
                        // Dst: (VBSLq:v4i32 QPR:v4i32:$Vd, QPR:v4i32:$Vn, QPR:v4i32:$Vm)
/*15267*/             /*Scope*/ 49, /*->15317*/
/*15268*/               OPC_MoveChild, 0,
/*15270*/               OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*15273*/               OPC_MoveChild, 0,
/*15275*/               OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*15278*/               OPC_MoveChild, 0,
/*15280*/               OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*15283*/               OPC_MoveParent,
/*15284*/               OPC_CheckPredicate, 22, // Predicate_NEONimmAllOnesV
/*15286*/               OPC_CheckType, MVT::v16i8,
/*15288*/               OPC_MoveParent,
/*15289*/               OPC_MoveParent,
/*15290*/               OPC_CheckChild1Same, 1,
/*15292*/               OPC_MoveParent,
/*15293*/               OPC_RecordChild1, // #2 = $Vm
/*15294*/               OPC_MoveParent,
/*15295*/               OPC_CheckType, MVT::v4i32,
/*15297*/               OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*15299*/               OPC_EmitInteger, MVT::i32, 14, 
/*15302*/               OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*15305*/               OPC_MorphNodeTo, TARGET_VAL(ARM::VBSLq), 0,
                            1/*#VTs*/, MVT::v4i32, 5/*#Ops*/, 1, 0, 2, 3, 4, 
                        // Src: (or:v4i32 (and:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vd), (and:v4i32 (xor:v4i32 (bitconvert:v4i32 (NEONvmovImm:v16i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>), QPR:v4i32:$Vd), QPR:v4i32:$Vm)) - Complexity = 22
                        // Dst: (VBSLq:v4i32 QPR:v4i32:$Vd, QPR:v4i32:$Vn, QPR:v4i32:$Vm)
/*15317*/             0, /*End of Scope*/
/*15318*/           /*Scope*/ 106, /*->15425*/
/*15319*/             OPC_RecordChild0, // #2 = $Vm
/*15320*/             OPC_MoveChild, 1,
/*15322*/             OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*15325*/             OPC_Scope, 48, /*->15375*/ // 2 children in Scope
/*15327*/               OPC_CheckChild0Same, 0,
/*15329*/               OPC_MoveChild, 1,
/*15331*/               OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*15334*/               OPC_MoveChild, 0,
/*15336*/               OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*15339*/               OPC_MoveChild, 0,
/*15341*/               OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*15344*/               OPC_MoveParent,
/*15345*/               OPC_CheckPredicate, 22, // Predicate_NEONimmAllOnesV
/*15347*/               OPC_CheckType, MVT::v16i8,
/*15349*/               OPC_MoveParent,
/*15350*/               OPC_MoveParent,
/*15351*/               OPC_MoveParent,
/*15352*/               OPC_MoveParent,
/*15353*/               OPC_CheckType, MVT::v4i32,
/*15355*/               OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*15357*/               OPC_EmitInteger, MVT::i32, 14, 
/*15360*/               OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*15363*/               OPC_MorphNodeTo, TARGET_VAL(ARM::VBSLq), 0,
                            1/*#VTs*/, MVT::v4i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                        // Src: (or:v4i32 (and:v4i32 QPR:v4i32:$Vd, QPR:v4i32:$Vn), (and:v4i32 QPR:v4i32:$Vm, (xor:v4i32 QPR:v4i32:$Vd, (bitconvert:v4i32 (NEONvmovImm:v16i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>)))) - Complexity = 22
                        // Dst: (VBSLq:v4i32 QPR:v4i32:$Vd, QPR:v4i32:$Vn, QPR:v4i32:$Vm)
/*15375*/             /*Scope*/ 48, /*->15424*/
/*15376*/               OPC_MoveChild, 0,
/*15378*/               OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*15381*/               OPC_MoveChild, 0,
/*15383*/               OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*15386*/               OPC_MoveChild, 0,
/*15388*/               OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*15391*/               OPC_MoveParent,
/*15392*/               OPC_CheckPredicate, 22, // Predicate_NEONimmAllOnesV
/*15394*/               OPC_CheckType, MVT::v16i8,
/*15396*/               OPC_MoveParent,
/*15397*/               OPC_MoveParent,
/*15398*/               OPC_CheckChild1Same, 0,
/*15400*/               OPC_MoveParent,
/*15401*/               OPC_MoveParent,
/*15402*/               OPC_CheckType, MVT::v4i32,
/*15404*/               OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*15406*/               OPC_EmitInteger, MVT::i32, 14, 
/*15409*/               OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*15412*/               OPC_MorphNodeTo, TARGET_VAL(ARM::VBSLq), 0,
                            1/*#VTs*/, MVT::v4i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                        // Src: (or:v4i32 (and:v4i32 QPR:v4i32:$Vd, QPR:v4i32:$Vn), (and:v4i32 QPR:v4i32:$Vm, (xor:v4i32 (bitconvert:v4i32 (NEONvmovImm:v16i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>), QPR:v4i32:$Vd))) - Complexity = 22
                        // Dst: (VBSLq:v4i32 QPR:v4i32:$Vd, QPR:v4i32:$Vn, QPR:v4i32:$Vm)
/*15424*/             0, /*End of Scope*/
/*15425*/           /*Scope*/ 107, /*->15533*/
/*15426*/             OPC_MoveChild, 0,
/*15428*/             OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*15431*/             OPC_Scope, 49, /*->15482*/ // 2 children in Scope
/*15433*/               OPC_CheckChild0Same, 0,
/*15435*/               OPC_MoveChild, 1,
/*15437*/               OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*15440*/               OPC_MoveChild, 0,
/*15442*/               OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*15445*/               OPC_MoveChild, 0,
/*15447*/               OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*15450*/               OPC_MoveParent,
/*15451*/               OPC_CheckPredicate, 22, // Predicate_NEONimmAllOnesV
/*15453*/               OPC_CheckType, MVT::v16i8,
/*15455*/               OPC_MoveParent,
/*15456*/               OPC_MoveParent,
/*15457*/               OPC_MoveParent,
/*15458*/               OPC_RecordChild1, // #2 = $Vm
/*15459*/               OPC_MoveParent,
/*15460*/               OPC_CheckType, MVT::v4i32,
/*15462*/               OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*15464*/               OPC_EmitInteger, MVT::i32, 14, 
/*15467*/               OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*15470*/               OPC_MorphNodeTo, TARGET_VAL(ARM::VBSLq), 0,
                            1/*#VTs*/, MVT::v4i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                        // Src: (or:v4i32 (and:v4i32 QPR:v4i32:$Vd, QPR:v4i32:$Vn), (and:v4i32 (xor:v4i32 QPR:v4i32:$Vd, (bitconvert:v4i32 (NEONvmovImm:v16i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>)), QPR:v4i32:$Vm)) - Complexity = 22
                        // Dst: (VBSLq:v4i32 QPR:v4i32:$Vd, QPR:v4i32:$Vn, QPR:v4i32:$Vm)
/*15482*/             /*Scope*/ 49, /*->15532*/
/*15483*/               OPC_MoveChild, 0,
/*15485*/               OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*15488*/               OPC_MoveChild, 0,
/*15490*/               OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*15493*/               OPC_MoveChild, 0,
/*15495*/               OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*15498*/               OPC_MoveParent,
/*15499*/               OPC_CheckPredicate, 22, // Predicate_NEONimmAllOnesV
/*15501*/               OPC_CheckType, MVT::v16i8,
/*15503*/               OPC_MoveParent,
/*15504*/               OPC_MoveParent,
/*15505*/               OPC_CheckChild1Same, 0,
/*15507*/               OPC_MoveParent,
/*15508*/               OPC_RecordChild1, // #2 = $Vm
/*15509*/               OPC_MoveParent,
/*15510*/               OPC_CheckType, MVT::v4i32,
/*15512*/               OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*15514*/               OPC_EmitInteger, MVT::i32, 14, 
/*15517*/               OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*15520*/               OPC_MorphNodeTo, TARGET_VAL(ARM::VBSLq), 0,
                            1/*#VTs*/, MVT::v4i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                        // Src: (or:v4i32 (and:v4i32 QPR:v4i32:$Vd, QPR:v4i32:$Vn), (and:v4i32 (xor:v4i32 (bitconvert:v4i32 (NEONvmovImm:v16i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>), QPR:v4i32:$Vd), QPR:v4i32:$Vm)) - Complexity = 22
                        // Dst: (VBSLq:v4i32 QPR:v4i32:$Vd, QPR:v4i32:$Vn, QPR:v4i32:$Vm)
/*15532*/             0, /*End of Scope*/
/*15533*/           0, /*End of Scope*/
/*15534*/         /*Scope*/ 53|128,1/*181*/, /*->15717*/
/*15536*/           OPC_MoveChild, 1,
/*15538*/           OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*15541*/           OPC_Scope, 86, /*->15629*/ // 2 children in Scope
/*15543*/             OPC_RecordChild0, // #1 = $Vd
/*15544*/             OPC_MoveChild, 1,
/*15546*/             OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*15549*/             OPC_MoveChild, 0,
/*15551*/             OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*15554*/             OPC_MoveChild, 0,
/*15556*/             OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*15559*/             OPC_MoveParent,
/*15560*/             OPC_CheckPredicate, 22, // Predicate_NEONimmAllOnesV
/*15562*/             OPC_CheckType, MVT::v16i8,
/*15564*/             OPC_MoveParent,
/*15565*/             OPC_MoveParent,
/*15566*/             OPC_MoveParent,
/*15567*/             OPC_MoveParent,
/*15568*/             OPC_MoveChild, 1,
/*15570*/             OPC_CheckOpcode, TARGET_VAL(ISD::AND),
/*15573*/             OPC_Scope, 26, /*->15601*/ // 2 children in Scope
/*15575*/               OPC_RecordChild0, // #2 = $Vn
/*15576*/               OPC_CheckChild1Same, 1,
/*15578*/               OPC_MoveParent,
/*15579*/               OPC_CheckType, MVT::v4i32,
/*15581*/               OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*15583*/               OPC_EmitInteger, MVT::i32, 14, 
/*15586*/               OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*15589*/               OPC_MorphNodeTo, TARGET_VAL(ARM::VBSLq), 0,
                            1/*#VTs*/, MVT::v4i32, 5/*#Ops*/, 1, 2, 0, 3, 4, 
                        // Src: (or:v4i32 (and:v4i32 QPR:v4i32:$Vm, (xor:v4i32 QPR:v4i32:$Vd, (bitconvert:v4i32 (NEONvmovImm:v16i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>))), (and:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vd)) - Complexity = 22
                        // Dst: (VBSLq:v4i32 QPR:v4i32:$Vd, QPR:v4i32:$Vn, QPR:v4i32:$Vm)
/*15601*/             /*Scope*/ 26, /*->15628*/
/*15602*/               OPC_CheckChild0Same, 1,
/*15604*/               OPC_RecordChild1, // #2 = $Vn
/*15605*/               OPC_MoveParent,
/*15606*/               OPC_CheckType, MVT::v4i32,
/*15608*/               OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*15610*/               OPC_EmitInteger, MVT::i32, 14, 
/*15613*/               OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*15616*/               OPC_MorphNodeTo, TARGET_VAL(ARM::VBSLq), 0,
                            1/*#VTs*/, MVT::v4i32, 5/*#Ops*/, 1, 2, 0, 3, 4, 
                        // Src: (or:v4i32 (and:v4i32 QPR:v4i32:$Vm, (xor:v4i32 QPR:v4i32:$Vd, (bitconvert:v4i32 (NEONvmovImm:v16i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>))), (and:v4i32 QPR:v4i32:$Vd, QPR:v4i32:$Vn)) - Complexity = 22
                        // Dst: (VBSLq:v4i32 QPR:v4i32:$Vd, QPR:v4i32:$Vn, QPR:v4i32:$Vm)
/*15628*/             0, /*End of Scope*/
/*15629*/           /*Scope*/ 86, /*->15716*/
/*15630*/             OPC_MoveChild, 0,
/*15632*/             OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*15635*/             OPC_MoveChild, 0,
/*15637*/             OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*15640*/             OPC_MoveChild, 0,
/*15642*/             OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*15645*/             OPC_MoveParent,
/*15646*/             OPC_CheckPredicate, 22, // Predicate_NEONimmAllOnesV
/*15648*/             OPC_CheckType, MVT::v16i8,
/*15650*/             OPC_MoveParent,
/*15651*/             OPC_MoveParent,
/*15652*/             OPC_RecordChild1, // #1 = $Vd
/*15653*/             OPC_MoveParent,
/*15654*/             OPC_MoveParent,
/*15655*/             OPC_MoveChild, 1,
/*15657*/             OPC_CheckOpcode, TARGET_VAL(ISD::AND),
/*15660*/             OPC_Scope, 26, /*->15688*/ // 2 children in Scope
/*15662*/               OPC_RecordChild0, // #2 = $Vn
/*15663*/               OPC_CheckChild1Same, 1,
/*15665*/               OPC_MoveParent,
/*15666*/               OPC_CheckType, MVT::v4i32,
/*15668*/               OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*15670*/               OPC_EmitInteger, MVT::i32, 14, 
/*15673*/               OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*15676*/               OPC_MorphNodeTo, TARGET_VAL(ARM::VBSLq), 0,
                            1/*#VTs*/, MVT::v4i32, 5/*#Ops*/, 1, 2, 0, 3, 4, 
                        // Src: (or:v4i32 (and:v4i32 QPR:v4i32:$Vm, (xor:v4i32 (bitconvert:v4i32 (NEONvmovImm:v16i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>), QPR:v4i32:$Vd)), (and:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vd)) - Complexity = 22
                        // Dst: (VBSLq:v4i32 QPR:v4i32:$Vd, QPR:v4i32:$Vn, QPR:v4i32:$Vm)
/*15688*/             /*Scope*/ 26, /*->15715*/
/*15689*/               OPC_CheckChild0Same, 1,
/*15691*/               OPC_RecordChild1, // #2 = $Vn
/*15692*/               OPC_MoveParent,
/*15693*/               OPC_CheckType, MVT::v4i32,
/*15695*/               OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*15697*/               OPC_EmitInteger, MVT::i32, 14, 
/*15700*/               OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*15703*/               OPC_MorphNodeTo, TARGET_VAL(ARM::VBSLq), 0,
                            1/*#VTs*/, MVT::v4i32, 5/*#Ops*/, 1, 2, 0, 3, 4, 
                        // Src: (or:v4i32 (and:v4i32 QPR:v4i32:$Vm, (xor:v4i32 (bitconvert:v4i32 (NEONvmovImm:v16i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>), QPR:v4i32:$Vd)), (and:v4i32 QPR:v4i32:$Vd, QPR:v4i32:$Vn)) - Complexity = 22
                        // Dst: (VBSLq:v4i32 QPR:v4i32:$Vd, QPR:v4i32:$Vn, QPR:v4i32:$Vm)
/*15715*/             0, /*End of Scope*/
/*15716*/           0, /*End of Scope*/
/*15717*/         0, /*End of Scope*/
/*15718*/       /*Scope*/ 55|128,1/*183*/, /*->15903*/
/*15720*/         OPC_MoveChild, 0,
/*15722*/         OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*15725*/         OPC_Scope, 87, /*->15814*/ // 2 children in Scope
/*15727*/           OPC_RecordChild0, // #0 = $Vd
/*15728*/           OPC_MoveChild, 1,
/*15730*/           OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*15733*/           OPC_MoveChild, 0,
/*15735*/           OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*15738*/           OPC_MoveChild, 0,
/*15740*/           OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*15743*/           OPC_MoveParent,
/*15744*/           OPC_CheckPredicate, 22, // Predicate_NEONimmAllOnesV
/*15746*/           OPC_CheckType, MVT::v16i8,
/*15748*/           OPC_MoveParent,
/*15749*/           OPC_MoveParent,
/*15750*/           OPC_MoveParent,
/*15751*/           OPC_RecordChild1, // #1 = $Vm
/*15752*/           OPC_MoveParent,
/*15753*/           OPC_MoveChild, 1,
/*15755*/           OPC_CheckOpcode, TARGET_VAL(ISD::AND),
/*15758*/           OPC_Scope, 26, /*->15786*/ // 2 children in Scope
/*15760*/             OPC_RecordChild0, // #2 = $Vn
/*15761*/             OPC_CheckChild1Same, 0,
/*15763*/             OPC_MoveParent,
/*15764*/             OPC_CheckType, MVT::v4i32,
/*15766*/             OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*15768*/             OPC_EmitInteger, MVT::i32, 14, 
/*15771*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*15774*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VBSLq), 0,
                          1/*#VTs*/, MVT::v4i32, 5/*#Ops*/, 0, 2, 1, 3, 4, 
                      // Src: (or:v4i32 (and:v4i32 (xor:v4i32 QPR:v4i32:$Vd, (bitconvert:v4i32 (NEONvmovImm:v16i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>)), QPR:v4i32:$Vm), (and:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vd)) - Complexity = 22
                      // Dst: (VBSLq:v4i32 QPR:v4i32:$Vd, QPR:v4i32:$Vn, QPR:v4i32:$Vm)
/*15786*/           /*Scope*/ 26, /*->15813*/
/*15787*/             OPC_CheckChild0Same, 0,
/*15789*/             OPC_RecordChild1, // #2 = $Vn
/*15790*/             OPC_MoveParent,
/*15791*/             OPC_CheckType, MVT::v4i32,
/*15793*/             OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*15795*/             OPC_EmitInteger, MVT::i32, 14, 
/*15798*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*15801*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VBSLq), 0,
                          1/*#VTs*/, MVT::v4i32, 5/*#Ops*/, 0, 2, 1, 3, 4, 
                      // Src: (or:v4i32 (and:v4i32 (xor:v4i32 QPR:v4i32:$Vd, (bitconvert:v4i32 (NEONvmovImm:v16i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>)), QPR:v4i32:$Vm), (and:v4i32 QPR:v4i32:$Vd, QPR:v4i32:$Vn)) - Complexity = 22
                      // Dst: (VBSLq:v4i32 QPR:v4i32:$Vd, QPR:v4i32:$Vn, QPR:v4i32:$Vm)
/*15813*/           0, /*End of Scope*/
/*15814*/         /*Scope*/ 87, /*->15902*/
/*15815*/           OPC_MoveChild, 0,
/*15817*/           OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*15820*/           OPC_MoveChild, 0,
/*15822*/           OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*15825*/           OPC_MoveChild, 0,
/*15827*/           OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*15830*/           OPC_MoveParent,
/*15831*/           OPC_CheckPredicate, 22, // Predicate_NEONimmAllOnesV
/*15833*/           OPC_CheckType, MVT::v16i8,
/*15835*/           OPC_MoveParent,
/*15836*/           OPC_MoveParent,
/*15837*/           OPC_RecordChild1, // #0 = $Vd
/*15838*/           OPC_MoveParent,
/*15839*/           OPC_RecordChild1, // #1 = $Vm
/*15840*/           OPC_MoveParent,
/*15841*/           OPC_MoveChild, 1,
/*15843*/           OPC_CheckOpcode, TARGET_VAL(ISD::AND),
/*15846*/           OPC_Scope, 26, /*->15874*/ // 2 children in Scope
/*15848*/             OPC_RecordChild0, // #2 = $Vn
/*15849*/             OPC_CheckChild1Same, 0,
/*15851*/             OPC_MoveParent,
/*15852*/             OPC_CheckType, MVT::v4i32,
/*15854*/             OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*15856*/             OPC_EmitInteger, MVT::i32, 14, 
/*15859*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*15862*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VBSLq), 0,
                          1/*#VTs*/, MVT::v4i32, 5/*#Ops*/, 0, 2, 1, 3, 4, 
                      // Src: (or:v4i32 (and:v4i32 (xor:v4i32 (bitconvert:v4i32 (NEONvmovImm:v16i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>), QPR:v4i32:$Vd), QPR:v4i32:$Vm), (and:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vd)) - Complexity = 22
                      // Dst: (VBSLq:v4i32 QPR:v4i32:$Vd, QPR:v4i32:$Vn, QPR:v4i32:$Vm)
/*15874*/           /*Scope*/ 26, /*->15901*/
/*15875*/             OPC_CheckChild0Same, 0,
/*15877*/             OPC_RecordChild1, // #2 = $Vn
/*15878*/             OPC_MoveParent,
/*15879*/             OPC_CheckType, MVT::v4i32,
/*15881*/             OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*15883*/             OPC_EmitInteger, MVT::i32, 14, 
/*15886*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*15889*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VBSLq), 0,
                          1/*#VTs*/, MVT::v4i32, 5/*#Ops*/, 0, 2, 1, 3, 4, 
                      // Src: (or:v4i32 (and:v4i32 (xor:v4i32 (bitconvert:v4i32 (NEONvmovImm:v16i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>), QPR:v4i32:$Vd), QPR:v4i32:$Vm), (and:v4i32 QPR:v4i32:$Vd, QPR:v4i32:$Vn)) - Complexity = 22
                      // Dst: (VBSLq:v4i32 QPR:v4i32:$Vd, QPR:v4i32:$Vn, QPR:v4i32:$Vm)
/*15901*/           0, /*End of Scope*/
/*15902*/         0, /*End of Scope*/
/*15903*/       /*Scope*/ 63|128,4/*575*/, /*->16480*/
/*15905*/         OPC_RecordChild0, // #0 = $Vn
/*15906*/         OPC_Scope, 3|128,3/*387*/, /*->16296*/ // 2 children in Scope
/*15909*/           OPC_RecordChild1, // #1 = $Vd
/*15910*/           OPC_MoveParent,
/*15911*/           OPC_MoveChild, 1,
/*15913*/           OPC_CheckOpcode, TARGET_VAL(ISD::AND),
/*15916*/           OPC_Scope, 54, /*->15972*/ // 4 children in Scope
/*15918*/             OPC_RecordChild0, // #2 = $Vm
/*15919*/             OPC_MoveChild, 1,
/*15921*/             OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*15924*/             OPC_MoveChild, 0,
/*15926*/             OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*15929*/             OPC_MoveChild, 0,
/*15931*/             OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*15934*/             OPC_MoveChild, 0,
/*15936*/             OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*15939*/             OPC_MoveParent,
/*15940*/             OPC_CheckPredicate, 22, // Predicate_NEONimmAllOnesV
/*15942*/             OPC_CheckType, MVT::v16i8,
/*15944*/             OPC_MoveParent,
/*15945*/             OPC_MoveParent,
/*15946*/             OPC_CheckChild1Same, 1,
/*15948*/             OPC_MoveParent,
/*15949*/             OPC_MoveParent,
/*15950*/             OPC_CheckType, MVT::v2i64,
/*15952*/             OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*15954*/             OPC_EmitInteger, MVT::i32, 14, 
/*15957*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*15960*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VBSLq), 0,
                          1/*#VTs*/, MVT::v2i64, 5/*#Ops*/, 1, 0, 2, 3, 4, 
                      // Src: (or:v2i64 (and:v2i64 QPR:v2i64:$Vn, QPR:v2i64:$Vd), (and:v2i64 QPR:v2i64:$Vm, (xor:v2i64 (bitconvert:v2i64 (NEONvmovImm:v16i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>), QPR:v2i64:$Vd))) - Complexity = 22
                      // Dst: (VBSLq:v2i64 QPR:v2i64:$Vd, QPR:v2i64:$Vn, QPR:v2i64:$Vm)
/*15972*/           /*Scope*/ 107, /*->16080*/
/*15973*/             OPC_MoveChild, 0,
/*15975*/             OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*15978*/             OPC_Scope, 49, /*->16029*/ // 2 children in Scope
/*15980*/               OPC_CheckChild0Same, 1,
/*15982*/               OPC_MoveChild, 1,
/*15984*/               OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*15987*/               OPC_MoveChild, 0,
/*15989*/               OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*15992*/               OPC_MoveChild, 0,
/*15994*/               OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*15997*/               OPC_MoveParent,
/*15998*/               OPC_CheckPredicate, 22, // Predicate_NEONimmAllOnesV
/*16000*/               OPC_CheckType, MVT::v16i8,
/*16002*/               OPC_MoveParent,
/*16003*/               OPC_MoveParent,
/*16004*/               OPC_MoveParent,
/*16005*/               OPC_RecordChild1, // #2 = $Vm
/*16006*/               OPC_MoveParent,
/*16007*/               OPC_CheckType, MVT::v2i64,
/*16009*/               OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*16011*/               OPC_EmitInteger, MVT::i32, 14, 
/*16014*/               OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*16017*/               OPC_MorphNodeTo, TARGET_VAL(ARM::VBSLq), 0,
                            1/*#VTs*/, MVT::v2i64, 5/*#Ops*/, 1, 0, 2, 3, 4, 
                        // Src: (or:v2i64 (and:v2i64 QPR:v2i64:$Vn, QPR:v2i64:$Vd), (and:v2i64 (xor:v2i64 QPR:v2i64:$Vd, (bitconvert:v2i64 (NEONvmovImm:v16i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>)), QPR:v2i64:$Vm)) - Complexity = 22
                        // Dst: (VBSLq:v2i64 QPR:v2i64:$Vd, QPR:v2i64:$Vn, QPR:v2i64:$Vm)
/*16029*/             /*Scope*/ 49, /*->16079*/
/*16030*/               OPC_MoveChild, 0,
/*16032*/               OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*16035*/               OPC_MoveChild, 0,
/*16037*/               OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*16040*/               OPC_MoveChild, 0,
/*16042*/               OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*16045*/               OPC_MoveParent,
/*16046*/               OPC_CheckPredicate, 22, // Predicate_NEONimmAllOnesV
/*16048*/               OPC_CheckType, MVT::v16i8,
/*16050*/               OPC_MoveParent,
/*16051*/               OPC_MoveParent,
/*16052*/               OPC_CheckChild1Same, 1,
/*16054*/               OPC_MoveParent,
/*16055*/               OPC_RecordChild1, // #2 = $Vm
/*16056*/               OPC_MoveParent,
/*16057*/               OPC_CheckType, MVT::v2i64,
/*16059*/               OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*16061*/               OPC_EmitInteger, MVT::i32, 14, 
/*16064*/               OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*16067*/               OPC_MorphNodeTo, TARGET_VAL(ARM::VBSLq), 0,
                            1/*#VTs*/, MVT::v2i64, 5/*#Ops*/, 1, 0, 2, 3, 4, 
                        // Src: (or:v2i64 (and:v2i64 QPR:v2i64:$Vn, QPR:v2i64:$Vd), (and:v2i64 (xor:v2i64 (bitconvert:v2i64 (NEONvmovImm:v16i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>), QPR:v2i64:$Vd), QPR:v2i64:$Vm)) - Complexity = 22
                        // Dst: (VBSLq:v2i64 QPR:v2i64:$Vd, QPR:v2i64:$Vn, QPR:v2i64:$Vm)
/*16079*/             0, /*End of Scope*/
/*16080*/           /*Scope*/ 106, /*->16187*/
/*16081*/             OPC_RecordChild0, // #2 = $Vm
/*16082*/             OPC_MoveChild, 1,
/*16084*/             OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*16087*/             OPC_Scope, 48, /*->16137*/ // 2 children in Scope
/*16089*/               OPC_CheckChild0Same, 0,
/*16091*/               OPC_MoveChild, 1,
/*16093*/               OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*16096*/               OPC_MoveChild, 0,
/*16098*/               OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*16101*/               OPC_MoveChild, 0,
/*16103*/               OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*16106*/               OPC_MoveParent,
/*16107*/               OPC_CheckPredicate, 22, // Predicate_NEONimmAllOnesV
/*16109*/               OPC_CheckType, MVT::v16i8,
/*16111*/               OPC_MoveParent,
/*16112*/               OPC_MoveParent,
/*16113*/               OPC_MoveParent,
/*16114*/               OPC_MoveParent,
/*16115*/               OPC_CheckType, MVT::v2i64,
/*16117*/               OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*16119*/               OPC_EmitInteger, MVT::i32, 14, 
/*16122*/               OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*16125*/               OPC_MorphNodeTo, TARGET_VAL(ARM::VBSLq), 0,
                            1/*#VTs*/, MVT::v2i64, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                        // Src: (or:v2i64 (and:v2i64 QPR:v2i64:$Vd, QPR:v2i64:$Vn), (and:v2i64 QPR:v2i64:$Vm, (xor:v2i64 QPR:v2i64:$Vd, (bitconvert:v2i64 (NEONvmovImm:v16i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>)))) - Complexity = 22
                        // Dst: (VBSLq:v2i64 QPR:v2i64:$Vd, QPR:v2i64:$Vn, QPR:v2i64:$Vm)
/*16137*/             /*Scope*/ 48, /*->16186*/
/*16138*/               OPC_MoveChild, 0,
/*16140*/               OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*16143*/               OPC_MoveChild, 0,
/*16145*/               OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*16148*/               OPC_MoveChild, 0,
/*16150*/               OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*16153*/               OPC_MoveParent,
/*16154*/               OPC_CheckPredicate, 22, // Predicate_NEONimmAllOnesV
/*16156*/               OPC_CheckType, MVT::v16i8,
/*16158*/               OPC_MoveParent,
/*16159*/               OPC_MoveParent,
/*16160*/               OPC_CheckChild1Same, 0,
/*16162*/               OPC_MoveParent,
/*16163*/               OPC_MoveParent,
/*16164*/               OPC_CheckType, MVT::v2i64,
/*16166*/               OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*16168*/               OPC_EmitInteger, MVT::i32, 14, 
/*16171*/               OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*16174*/               OPC_MorphNodeTo, TARGET_VAL(ARM::VBSLq), 0,
                            1/*#VTs*/, MVT::v2i64, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                        // Src: (or:v2i64 (and:v2i64 QPR:v2i64:$Vd, QPR:v2i64:$Vn), (and:v2i64 QPR:v2i64:$Vm, (xor:v2i64 (bitconvert:v2i64 (NEONvmovImm:v16i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>), QPR:v2i64:$Vd))) - Complexity = 22
                        // Dst: (VBSLq:v2i64 QPR:v2i64:$Vd, QPR:v2i64:$Vn, QPR:v2i64:$Vm)
/*16186*/             0, /*End of Scope*/
/*16187*/           /*Scope*/ 107, /*->16295*/
/*16188*/             OPC_MoveChild, 0,
/*16190*/             OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*16193*/             OPC_Scope, 49, /*->16244*/ // 2 children in Scope
/*16195*/               OPC_CheckChild0Same, 0,
/*16197*/               OPC_MoveChild, 1,
/*16199*/               OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*16202*/               OPC_MoveChild, 0,
/*16204*/               OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*16207*/               OPC_MoveChild, 0,
/*16209*/               OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*16212*/               OPC_MoveParent,
/*16213*/               OPC_CheckPredicate, 22, // Predicate_NEONimmAllOnesV
/*16215*/               OPC_CheckType, MVT::v16i8,
/*16217*/               OPC_MoveParent,
/*16218*/               OPC_MoveParent,
/*16219*/               OPC_MoveParent,
/*16220*/               OPC_RecordChild1, // #2 = $Vm
/*16221*/               OPC_MoveParent,
/*16222*/               OPC_CheckType, MVT::v2i64,
/*16224*/               OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*16226*/               OPC_EmitInteger, MVT::i32, 14, 
/*16229*/               OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*16232*/               OPC_MorphNodeTo, TARGET_VAL(ARM::VBSLq), 0,
                            1/*#VTs*/, MVT::v2i64, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                        // Src: (or:v2i64 (and:v2i64 QPR:v2i64:$Vd, QPR:v2i64:$Vn), (and:v2i64 (xor:v2i64 QPR:v2i64:$Vd, (bitconvert:v2i64 (NEONvmovImm:v16i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>)), QPR:v2i64:$Vm)) - Complexity = 22
                        // Dst: (VBSLq:v2i64 QPR:v2i64:$Vd, QPR:v2i64:$Vn, QPR:v2i64:$Vm)
/*16244*/             /*Scope*/ 49, /*->16294*/
/*16245*/               OPC_MoveChild, 0,
/*16247*/               OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*16250*/               OPC_MoveChild, 0,
/*16252*/               OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*16255*/               OPC_MoveChild, 0,
/*16257*/               OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*16260*/               OPC_MoveParent,
/*16261*/               OPC_CheckPredicate, 22, // Predicate_NEONimmAllOnesV
/*16263*/               OPC_CheckType, MVT::v16i8,
/*16265*/               OPC_MoveParent,
/*16266*/               OPC_MoveParent,
/*16267*/               OPC_CheckChild1Same, 0,
/*16269*/               OPC_MoveParent,
/*16270*/               OPC_RecordChild1, // #2 = $Vm
/*16271*/               OPC_MoveParent,
/*16272*/               OPC_CheckType, MVT::v2i64,
/*16274*/               OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*16276*/               OPC_EmitInteger, MVT::i32, 14, 
/*16279*/               OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*16282*/               OPC_MorphNodeTo, TARGET_VAL(ARM::VBSLq), 0,
                            1/*#VTs*/, MVT::v2i64, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                        // Src: (or:v2i64 (and:v2i64 QPR:v2i64:$Vd, QPR:v2i64:$Vn), (and:v2i64 (xor:v2i64 (bitconvert:v2i64 (NEONvmovImm:v16i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>), QPR:v2i64:$Vd), QPR:v2i64:$Vm)) - Complexity = 22
                        // Dst: (VBSLq:v2i64 QPR:v2i64:$Vd, QPR:v2i64:$Vn, QPR:v2i64:$Vm)
/*16294*/             0, /*End of Scope*/
/*16295*/           0, /*End of Scope*/
/*16296*/         /*Scope*/ 53|128,1/*181*/, /*->16479*/
/*16298*/           OPC_MoveChild, 1,
/*16300*/           OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*16303*/           OPC_Scope, 86, /*->16391*/ // 2 children in Scope
/*16305*/             OPC_RecordChild0, // #1 = $Vd
/*16306*/             OPC_MoveChild, 1,
/*16308*/             OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*16311*/             OPC_MoveChild, 0,
/*16313*/             OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*16316*/             OPC_MoveChild, 0,
/*16318*/             OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*16321*/             OPC_MoveParent,
/*16322*/             OPC_CheckPredicate, 22, // Predicate_NEONimmAllOnesV
/*16324*/             OPC_CheckType, MVT::v16i8,
/*16326*/             OPC_MoveParent,
/*16327*/             OPC_MoveParent,
/*16328*/             OPC_MoveParent,
/*16329*/             OPC_MoveParent,
/*16330*/             OPC_MoveChild, 1,
/*16332*/             OPC_CheckOpcode, TARGET_VAL(ISD::AND),
/*16335*/             OPC_Scope, 26, /*->16363*/ // 2 children in Scope
/*16337*/               OPC_RecordChild0, // #2 = $Vn
/*16338*/               OPC_CheckChild1Same, 1,
/*16340*/               OPC_MoveParent,
/*16341*/               OPC_CheckType, MVT::v2i64,
/*16343*/               OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*16345*/               OPC_EmitInteger, MVT::i32, 14, 
/*16348*/               OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*16351*/               OPC_MorphNodeTo, TARGET_VAL(ARM::VBSLq), 0,
                            1/*#VTs*/, MVT::v2i64, 5/*#Ops*/, 1, 2, 0, 3, 4, 
                        // Src: (or:v2i64 (and:v2i64 QPR:v2i64:$Vm, (xor:v2i64 QPR:v2i64:$Vd, (bitconvert:v2i64 (NEONvmovImm:v16i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>))), (and:v2i64 QPR:v2i64:$Vn, QPR:v2i64:$Vd)) - Complexity = 22
                        // Dst: (VBSLq:v2i64 QPR:v2i64:$Vd, QPR:v2i64:$Vn, QPR:v2i64:$Vm)
/*16363*/             /*Scope*/ 26, /*->16390*/
/*16364*/               OPC_CheckChild0Same, 1,
/*16366*/               OPC_RecordChild1, // #2 = $Vn
/*16367*/               OPC_MoveParent,
/*16368*/               OPC_CheckType, MVT::v2i64,
/*16370*/               OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*16372*/               OPC_EmitInteger, MVT::i32, 14, 
/*16375*/               OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*16378*/               OPC_MorphNodeTo, TARGET_VAL(ARM::VBSLq), 0,
                            1/*#VTs*/, MVT::v2i64, 5/*#Ops*/, 1, 2, 0, 3, 4, 
                        // Src: (or:v2i64 (and:v2i64 QPR:v2i64:$Vm, (xor:v2i64 QPR:v2i64:$Vd, (bitconvert:v2i64 (NEONvmovImm:v16i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>))), (and:v2i64 QPR:v2i64:$Vd, QPR:v2i64:$Vn)) - Complexity = 22
                        // Dst: (VBSLq:v2i64 QPR:v2i64:$Vd, QPR:v2i64:$Vn, QPR:v2i64:$Vm)
/*16390*/             0, /*End of Scope*/
/*16391*/           /*Scope*/ 86, /*->16478*/
/*16392*/             OPC_MoveChild, 0,
/*16394*/             OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*16397*/             OPC_MoveChild, 0,
/*16399*/             OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*16402*/             OPC_MoveChild, 0,
/*16404*/             OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*16407*/             OPC_MoveParent,
/*16408*/             OPC_CheckPredicate, 22, // Predicate_NEONimmAllOnesV
/*16410*/             OPC_CheckType, MVT::v16i8,
/*16412*/             OPC_MoveParent,
/*16413*/             OPC_MoveParent,
/*16414*/             OPC_RecordChild1, // #1 = $Vd
/*16415*/             OPC_MoveParent,
/*16416*/             OPC_MoveParent,
/*16417*/             OPC_MoveChild, 1,
/*16419*/             OPC_CheckOpcode, TARGET_VAL(ISD::AND),
/*16422*/             OPC_Scope, 26, /*->16450*/ // 2 children in Scope
/*16424*/               OPC_RecordChild0, // #2 = $Vn
/*16425*/               OPC_CheckChild1Same, 1,
/*16427*/               OPC_MoveParent,
/*16428*/               OPC_CheckType, MVT::v2i64,
/*16430*/               OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*16432*/               OPC_EmitInteger, MVT::i32, 14, 
/*16435*/               OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*16438*/               OPC_MorphNodeTo, TARGET_VAL(ARM::VBSLq), 0,
                            1/*#VTs*/, MVT::v2i64, 5/*#Ops*/, 1, 2, 0, 3, 4, 
                        // Src: (or:v2i64 (and:v2i64 QPR:v2i64:$Vm, (xor:v2i64 (bitconvert:v2i64 (NEONvmovImm:v16i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>), QPR:v2i64:$Vd)), (and:v2i64 QPR:v2i64:$Vn, QPR:v2i64:$Vd)) - Complexity = 22
                        // Dst: (VBSLq:v2i64 QPR:v2i64:$Vd, QPR:v2i64:$Vn, QPR:v2i64:$Vm)
/*16450*/             /*Scope*/ 26, /*->16477*/
/*16451*/               OPC_CheckChild0Same, 1,
/*16453*/               OPC_RecordChild1, // #2 = $Vn
/*16454*/               OPC_MoveParent,
/*16455*/               OPC_CheckType, MVT::v2i64,
/*16457*/               OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*16459*/               OPC_EmitInteger, MVT::i32, 14, 
/*16462*/               OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*16465*/               OPC_MorphNodeTo, TARGET_VAL(ARM::VBSLq), 0,
                            1/*#VTs*/, MVT::v2i64, 5/*#Ops*/, 1, 2, 0, 3, 4, 
                        // Src: (or:v2i64 (and:v2i64 QPR:v2i64:$Vm, (xor:v2i64 (bitconvert:v2i64 (NEONvmovImm:v16i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>), QPR:v2i64:$Vd)), (and:v2i64 QPR:v2i64:$Vd, QPR:v2i64:$Vn)) - Complexity = 22
                        // Dst: (VBSLq:v2i64 QPR:v2i64:$Vd, QPR:v2i64:$Vn, QPR:v2i64:$Vm)
/*16477*/             0, /*End of Scope*/
/*16478*/           0, /*End of Scope*/
/*16479*/         0, /*End of Scope*/
/*16480*/       /*Scope*/ 55|128,1/*183*/, /*->16665*/
/*16482*/         OPC_MoveChild, 0,
/*16484*/         OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*16487*/         OPC_Scope, 87, /*->16576*/ // 2 children in Scope
/*16489*/           OPC_RecordChild0, // #0 = $Vd
/*16490*/           OPC_MoveChild, 1,
/*16492*/           OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*16495*/           OPC_MoveChild, 0,
/*16497*/           OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*16500*/           OPC_MoveChild, 0,
/*16502*/           OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*16505*/           OPC_MoveParent,
/*16506*/           OPC_CheckPredicate, 22, // Predicate_NEONimmAllOnesV
/*16508*/           OPC_CheckType, MVT::v16i8,
/*16510*/           OPC_MoveParent,
/*16511*/           OPC_MoveParent,
/*16512*/           OPC_MoveParent,
/*16513*/           OPC_RecordChild1, // #1 = $Vm
/*16514*/           OPC_MoveParent,
/*16515*/           OPC_MoveChild, 1,
/*16517*/           OPC_CheckOpcode, TARGET_VAL(ISD::AND),
/*16520*/           OPC_Scope, 26, /*->16548*/ // 2 children in Scope
/*16522*/             OPC_RecordChild0, // #2 = $Vn
/*16523*/             OPC_CheckChild1Same, 0,
/*16525*/             OPC_MoveParent,
/*16526*/             OPC_CheckType, MVT::v2i64,
/*16528*/             OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*16530*/             OPC_EmitInteger, MVT::i32, 14, 
/*16533*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*16536*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VBSLq), 0,
                          1/*#VTs*/, MVT::v2i64, 5/*#Ops*/, 0, 2, 1, 3, 4, 
                      // Src: (or:v2i64 (and:v2i64 (xor:v2i64 QPR:v2i64:$Vd, (bitconvert:v2i64 (NEONvmovImm:v16i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>)), QPR:v2i64:$Vm), (and:v2i64 QPR:v2i64:$Vn, QPR:v2i64:$Vd)) - Complexity = 22
                      // Dst: (VBSLq:v2i64 QPR:v2i64:$Vd, QPR:v2i64:$Vn, QPR:v2i64:$Vm)
/*16548*/           /*Scope*/ 26, /*->16575*/
/*16549*/             OPC_CheckChild0Same, 0,
/*16551*/             OPC_RecordChild1, // #2 = $Vn
/*16552*/             OPC_MoveParent,
/*16553*/             OPC_CheckType, MVT::v2i64,
/*16555*/             OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*16557*/             OPC_EmitInteger, MVT::i32, 14, 
/*16560*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*16563*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VBSLq), 0,
                          1/*#VTs*/, MVT::v2i64, 5/*#Ops*/, 0, 2, 1, 3, 4, 
                      // Src: (or:v2i64 (and:v2i64 (xor:v2i64 QPR:v2i64:$Vd, (bitconvert:v2i64 (NEONvmovImm:v16i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>)), QPR:v2i64:$Vm), (and:v2i64 QPR:v2i64:$Vd, QPR:v2i64:$Vn)) - Complexity = 22
                      // Dst: (VBSLq:v2i64 QPR:v2i64:$Vd, QPR:v2i64:$Vn, QPR:v2i64:$Vm)
/*16575*/           0, /*End of Scope*/
/*16576*/         /*Scope*/ 87, /*->16664*/
/*16577*/           OPC_MoveChild, 0,
/*16579*/           OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*16582*/           OPC_MoveChild, 0,
/*16584*/           OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*16587*/           OPC_MoveChild, 0,
/*16589*/           OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*16592*/           OPC_MoveParent,
/*16593*/           OPC_CheckPredicate, 22, // Predicate_NEONimmAllOnesV
/*16595*/           OPC_CheckType, MVT::v16i8,
/*16597*/           OPC_MoveParent,
/*16598*/           OPC_MoveParent,
/*16599*/           OPC_RecordChild1, // #0 = $Vd
/*16600*/           OPC_MoveParent,
/*16601*/           OPC_RecordChild1, // #1 = $Vm
/*16602*/           OPC_MoveParent,
/*16603*/           OPC_MoveChild, 1,
/*16605*/           OPC_CheckOpcode, TARGET_VAL(ISD::AND),
/*16608*/           OPC_Scope, 26, /*->16636*/ // 2 children in Scope
/*16610*/             OPC_RecordChild0, // #2 = $Vn
/*16611*/             OPC_CheckChild1Same, 0,
/*16613*/             OPC_MoveParent,
/*16614*/             OPC_CheckType, MVT::v2i64,
/*16616*/             OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*16618*/             OPC_EmitInteger, MVT::i32, 14, 
/*16621*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*16624*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VBSLq), 0,
                          1/*#VTs*/, MVT::v2i64, 5/*#Ops*/, 0, 2, 1, 3, 4, 
                      // Src: (or:v2i64 (and:v2i64 (xor:v2i64 (bitconvert:v2i64 (NEONvmovImm:v16i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>), QPR:v2i64:$Vd), QPR:v2i64:$Vm), (and:v2i64 QPR:v2i64:$Vn, QPR:v2i64:$Vd)) - Complexity = 22
                      // Dst: (VBSLq:v2i64 QPR:v2i64:$Vd, QPR:v2i64:$Vn, QPR:v2i64:$Vm)
/*16636*/           /*Scope*/ 26, /*->16663*/
/*16637*/             OPC_CheckChild0Same, 0,
/*16639*/             OPC_RecordChild1, // #2 = $Vn
/*16640*/             OPC_MoveParent,
/*16641*/             OPC_CheckType, MVT::v2i64,
/*16643*/             OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*16645*/             OPC_EmitInteger, MVT::i32, 14, 
/*16648*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*16651*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VBSLq), 0,
                          1/*#VTs*/, MVT::v2i64, 5/*#Ops*/, 0, 2, 1, 3, 4, 
                      // Src: (or:v2i64 (and:v2i64 (xor:v2i64 (bitconvert:v2i64 (NEONvmovImm:v16i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>), QPR:v2i64:$Vd), QPR:v2i64:$Vm), (and:v2i64 QPR:v2i64:$Vd, QPR:v2i64:$Vn)) - Complexity = 22
                      // Dst: (VBSLq:v2i64 QPR:v2i64:$Vd, QPR:v2i64:$Vn, QPR:v2i64:$Vm)
/*16663*/           0, /*End of Scope*/
/*16664*/         0, /*End of Scope*/
/*16665*/       0, /*End of Scope*/
/*16666*/     /*Scope*/ 0|128,1/*128*/, /*->16796*/
/*16668*/       OPC_RecordChild0, // #0 = $Vn
/*16669*/       OPC_MoveChild, 1,
/*16671*/       OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*16674*/       OPC_Scope, 73, /*->16749*/ // 2 children in Scope
/*16676*/         OPC_RecordChild0, // #1 = $Vm
/*16677*/         OPC_MoveChild, 1,
/*16679*/         OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*16682*/         OPC_MoveChild, 0,
/*16684*/         OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*16687*/         OPC_MoveChild, 0,
/*16689*/         OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*16692*/         OPC_MoveParent,
/*16693*/         OPC_CheckPredicate, 22, // Predicate_NEONimmAllOnesV
/*16695*/         OPC_SwitchType /*2 cases */, 24, MVT::v8i8,// ->16722
/*16698*/           OPC_MoveParent,
/*16699*/           OPC_MoveParent,
/*16700*/           OPC_MoveParent,
/*16701*/           OPC_CheckType, MVT::v2i32,
/*16703*/           OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*16705*/           OPC_EmitInteger, MVT::i32, 14, 
/*16708*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*16711*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VORNd), 0,
                        1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                    // Src: (or:v2i32 DPR:v2i32:$Vn, (xor:v2i32 DPR:v2i32:$Vm, (bitconvert:v2i32 (NEONvmovImm:v8i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>))) - Complexity = 16
                    // Dst: (VORNd:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*16722*/         /*SwitchType*/ 24, MVT::v16i8,// ->16748
/*16724*/           OPC_MoveParent,
/*16725*/           OPC_MoveParent,
/*16726*/           OPC_MoveParent,
/*16727*/           OPC_CheckType, MVT::v4i32,
/*16729*/           OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*16731*/           OPC_EmitInteger, MVT::i32, 14, 
/*16734*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*16737*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VORNq), 0,
                        1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                    // Src: (or:v4i32 QPR:v4i32:$Vn, (xor:v4i32 QPR:v4i32:$Vm, (bitconvert:v4i32 (NEONvmovImm:v16i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>))) - Complexity = 16
                    // Dst: (VORNq:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm)
/*16748*/         0, // EndSwitchType
/*16749*/       /*Scope*/ 45, /*->16795*/
/*16750*/         OPC_MoveChild, 0,
/*16752*/         OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*16755*/         OPC_MoveChild, 0,
/*16757*/         OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*16760*/         OPC_MoveChild, 0,
/*16762*/         OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*16765*/         OPC_MoveParent,
/*16766*/         OPC_CheckPredicate, 22, // Predicate_NEONimmAllOnesV
/*16768*/         OPC_CheckType, MVT::v8i8,
/*16770*/         OPC_MoveParent,
/*16771*/         OPC_MoveParent,
/*16772*/         OPC_RecordChild1, // #1 = $Vm
/*16773*/         OPC_MoveParent,
/*16774*/         OPC_CheckType, MVT::v2i32,
/*16776*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*16778*/         OPC_EmitInteger, MVT::i32, 14, 
/*16781*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*16784*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VORNd), 0,
                      1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (or:v2i32 DPR:v2i32:$Vn, (xor:v2i32 (bitconvert:v2i32 (NEONvmovImm:v8i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>), DPR:v2i32:$Vm)) - Complexity = 16
                  // Dst: (VORNd:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*16795*/       0, /*End of Scope*/
/*16796*/     /*Scope*/ 101, /*->16898*/
/*16797*/       OPC_MoveChild, 0,
/*16799*/       OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*16802*/       OPC_Scope, 46, /*->16850*/ // 2 children in Scope
/*16804*/         OPC_RecordChild0, // #0 = $Vm
/*16805*/         OPC_MoveChild, 1,
/*16807*/         OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*16810*/         OPC_MoveChild, 0,
/*16812*/         OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*16815*/         OPC_MoveChild, 0,
/*16817*/         OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*16820*/         OPC_MoveParent,
/*16821*/         OPC_CheckPredicate, 22, // Predicate_NEONimmAllOnesV
/*16823*/         OPC_CheckType, MVT::v8i8,
/*16825*/         OPC_MoveParent,
/*16826*/         OPC_MoveParent,
/*16827*/         OPC_MoveParent,
/*16828*/         OPC_RecordChild1, // #1 = $Vn
/*16829*/         OPC_CheckType, MVT::v2i32,
/*16831*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*16833*/         OPC_EmitInteger, MVT::i32, 14, 
/*16836*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*16839*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VORNd), 0,
                      1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 1, 0, 2, 3, 
                  // Src: (or:v2i32 (xor:v2i32 DPR:v2i32:$Vm, (bitconvert:v2i32 (NEONvmovImm:v8i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>)), DPR:v2i32:$Vn) - Complexity = 16
                  // Dst: (VORNd:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*16850*/       /*Scope*/ 46, /*->16897*/
/*16851*/         OPC_MoveChild, 0,
/*16853*/         OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*16856*/         OPC_MoveChild, 0,
/*16858*/         OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*16861*/         OPC_MoveChild, 0,
/*16863*/         OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*16866*/         OPC_MoveParent,
/*16867*/         OPC_CheckPredicate, 22, // Predicate_NEONimmAllOnesV
/*16869*/         OPC_CheckType, MVT::v8i8,
/*16871*/         OPC_MoveParent,
/*16872*/         OPC_MoveParent,
/*16873*/         OPC_RecordChild1, // #0 = $Vm
/*16874*/         OPC_MoveParent,
/*16875*/         OPC_RecordChild1, // #1 = $Vn
/*16876*/         OPC_CheckType, MVT::v2i32,
/*16878*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*16880*/         OPC_EmitInteger, MVT::i32, 14, 
/*16883*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*16886*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VORNd), 0,
                      1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 1, 0, 2, 3, 
                  // Src: (or:v2i32 (xor:v2i32 (bitconvert:v2i32 (NEONvmovImm:v8i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>), DPR:v2i32:$Vm), DPR:v2i32:$Vn) - Complexity = 16
                  // Dst: (VORNd:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*16897*/       0, /*End of Scope*/
/*16898*/     /*Scope*/ 51, /*->16950*/
/*16899*/       OPC_RecordChild0, // #0 = $Vn
/*16900*/       OPC_MoveChild, 1,
/*16902*/       OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*16905*/       OPC_MoveChild, 0,
/*16907*/       OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*16910*/       OPC_MoveChild, 0,
/*16912*/       OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*16915*/       OPC_MoveChild, 0,
/*16917*/       OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*16920*/       OPC_MoveParent,
/*16921*/       OPC_CheckPredicate, 22, // Predicate_NEONimmAllOnesV
/*16923*/       OPC_CheckType, MVT::v16i8,
/*16925*/       OPC_MoveParent,
/*16926*/       OPC_MoveParent,
/*16927*/       OPC_RecordChild1, // #1 = $Vm
/*16928*/       OPC_MoveParent,
/*16929*/       OPC_CheckType, MVT::v4i32,
/*16931*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*16933*/       OPC_EmitInteger, MVT::i32, 14, 
/*16936*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*16939*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VORNq), 0,
                    1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (or:v4i32 QPR:v4i32:$Vn, (xor:v4i32 (bitconvert:v4i32 (NEONvmovImm:v16i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>), QPR:v4i32:$Vm)) - Complexity = 16
                // Dst: (VORNq:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm)
/*16950*/     /*Scope*/ 101, /*->17052*/
/*16951*/       OPC_MoveChild, 0,
/*16953*/       OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*16956*/       OPC_Scope, 46, /*->17004*/ // 2 children in Scope
/*16958*/         OPC_RecordChild0, // #0 = $Vm
/*16959*/         OPC_MoveChild, 1,
/*16961*/         OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*16964*/         OPC_MoveChild, 0,
/*16966*/         OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*16969*/         OPC_MoveChild, 0,
/*16971*/         OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*16974*/         OPC_MoveParent,
/*16975*/         OPC_CheckPredicate, 22, // Predicate_NEONimmAllOnesV
/*16977*/         OPC_CheckType, MVT::v16i8,
/*16979*/         OPC_MoveParent,
/*16980*/         OPC_MoveParent,
/*16981*/         OPC_MoveParent,
/*16982*/         OPC_RecordChild1, // #1 = $Vn
/*16983*/         OPC_CheckType, MVT::v4i32,
/*16985*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*16987*/         OPC_EmitInteger, MVT::i32, 14, 
/*16990*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*16993*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VORNq), 0,
                      1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 1, 0, 2, 3, 
                  // Src: (or:v4i32 (xor:v4i32 QPR:v4i32:$Vm, (bitconvert:v4i32 (NEONvmovImm:v16i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>)), QPR:v4i32:$Vn) - Complexity = 16
                  // Dst: (VORNq:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm)
/*17004*/       /*Scope*/ 46, /*->17051*/
/*17005*/         OPC_MoveChild, 0,
/*17007*/         OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*17010*/         OPC_MoveChild, 0,
/*17012*/         OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*17015*/         OPC_MoveChild, 0,
/*17017*/         OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*17020*/         OPC_MoveParent,
/*17021*/         OPC_CheckPredicate, 22, // Predicate_NEONimmAllOnesV
/*17023*/         OPC_CheckType, MVT::v16i8,
/*17025*/         OPC_MoveParent,
/*17026*/         OPC_MoveParent,
/*17027*/         OPC_RecordChild1, // #0 = $Vm
/*17028*/         OPC_MoveParent,
/*17029*/         OPC_RecordChild1, // #1 = $Vn
/*17030*/         OPC_CheckType, MVT::v4i32,
/*17032*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*17034*/         OPC_EmitInteger, MVT::i32, 14, 
/*17037*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*17040*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VORNq), 0,
                      1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 1, 0, 2, 3, 
                  // Src: (or:v4i32 (xor:v4i32 (bitconvert:v4i32 (NEONvmovImm:v16i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>), QPR:v4i32:$Vm), QPR:v4i32:$Vn) - Complexity = 16
                  // Dst: (VORNq:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm)
/*17051*/       0, /*End of Scope*/
/*17052*/     /*Scope*/ 46, /*->17099*/
/*17053*/       OPC_RecordChild0, // #0 = $Vn
/*17054*/       OPC_RecordChild1, // #1 = $Vm
/*17055*/       OPC_SwitchType /*2 cases */, 19, MVT::v2i32,// ->17077
/*17058*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*17060*/         OPC_EmitInteger, MVT::i32, 14, 
/*17063*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*17066*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VORRd), 0,
                      1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (or:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm) - Complexity = 3
                  // Dst: (VORRd:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*17077*/       /*SwitchType*/ 19, MVT::v4i32,// ->17098
/*17079*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*17081*/         OPC_EmitInteger, MVT::i32, 14, 
/*17084*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*17087*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VORRq), 0,
                      1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (or:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm) - Complexity = 3
                  // Dst: (VORRq:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm)
/*17098*/       0, // EndSwitchType
/*17099*/     0, /*End of Scope*/
/*17100*/   /*SwitchOpcode*/ 72|128,9/*1224*/, TARGET_VAL(ISD::MUL),// ->18328
/*17104*/     OPC_Scope, 65|128,2/*321*/, /*->17428*/ // 8 children in Scope
/*17107*/       OPC_MoveChild, 0,
/*17109*/       OPC_SwitchOpcode /*2 cases */, 122|128,1/*250*/, TARGET_VAL(ISD::SRA),// ->17364
/*17114*/         OPC_Scope, 89, /*->17205*/ // 2 children in Scope
/*17116*/           OPC_MoveChild, 0,
/*17118*/           OPC_CheckOpcode, TARGET_VAL(ISD::SHL),
/*17121*/           OPC_RecordChild0, // #0 = $a
/*17122*/           OPC_CheckChild1Integer, 16, 
/*17124*/           OPC_CheckChild1Type, MVT::i32,
/*17126*/           OPC_MoveParent,
/*17127*/           OPC_CheckChild1Integer, 16, 
/*17129*/           OPC_CheckChild1Type, MVT::i32,
/*17131*/           OPC_MoveParent,
/*17132*/           OPC_MoveChild, 1,
/*17134*/           OPC_CheckOpcode, TARGET_VAL(ISD::SRA),
/*17137*/           OPC_Scope, 37, /*->17176*/ // 2 children in Scope
/*17139*/             OPC_MoveChild, 0,
/*17141*/             OPC_CheckOpcode, TARGET_VAL(ISD::SHL),
/*17144*/             OPC_RecordChild0, // #1 = $b
/*17145*/             OPC_CheckChild1Integer, 16, 
/*17147*/             OPC_CheckChild1Type, MVT::i32,
/*17149*/             OPC_MoveParent,
/*17150*/             OPC_CheckChild1Integer, 16, 
/*17152*/             OPC_CheckChild1Type, MVT::i32,
/*17154*/             OPC_MoveParent,
/*17155*/             OPC_CheckType, MVT::i32,
/*17157*/             OPC_CheckPatternPredicate, 12, // (!Subtarget->isThumb()) && (Subtarget->hasV5TEOps())
/*17159*/             OPC_EmitInteger, MVT::i32, 14, 
/*17162*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*17165*/             OPC_MorphNodeTo, TARGET_VAL(ARM::SMULBB), 0,
                          1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                      // Src: (mul:i32 (sra:i32 (shl:i32 GPR:i32:$a, 16:i32), 16:i32), (sra:i32 (shl:i32 GPR:i32:$b, 16:i32), 16:i32)) - Complexity = 35
                      // Dst: (SMULBB:i32 GPR:i32:$a, GPR:i32:$b)
/*17176*/           /*Scope*/ 27, /*->17204*/
/*17177*/             OPC_RecordChild0, // #1 = $b
/*17178*/             OPC_CheckChild1Integer, 16, 
/*17180*/             OPC_CheckChild1Type, MVT::i32,
/*17182*/             OPC_MoveParent,
/*17183*/             OPC_CheckType, MVT::i32,
/*17185*/             OPC_CheckPatternPredicate, 12, // (!Subtarget->isThumb()) && (Subtarget->hasV5TEOps())
/*17187*/             OPC_EmitInteger, MVT::i32, 14, 
/*17190*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*17193*/             OPC_MorphNodeTo, TARGET_VAL(ARM::SMULBT), 0,
                          1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                      // Src: (mul:i32 (sra:i32 (shl:i32 GPR:i32:$a, 16:i32), 16:i32), (sra:i32 GPR:i32:$b, 16:i32)) - Complexity = 27
                      // Dst: (SMULBT:i32 GPR:i32:$a, GPR:i32:$b)
/*17204*/           0, /*End of Scope*/
/*17205*/         /*Scope*/ 28|128,1/*156*/, /*->17363*/
/*17207*/           OPC_RecordChild0, // #0 = $a
/*17208*/           OPC_CheckChild1Integer, 16, 
/*17210*/           OPC_CheckChild1Type, MVT::i32,
/*17212*/           OPC_MoveParent,
/*17213*/           OPC_MoveChild, 1,
/*17215*/           OPC_SwitchOpcode /*2 cases */, 91, TARGET_VAL(ISD::SRA),// ->17310
/*17219*/             OPC_Scope, 37, /*->17258*/ // 2 children in Scope
/*17221*/               OPC_MoveChild, 0,
/*17223*/               OPC_CheckOpcode, TARGET_VAL(ISD::SHL),
/*17226*/               OPC_RecordChild0, // #1 = $b
/*17227*/               OPC_CheckChild1Integer, 16, 
/*17229*/               OPC_CheckChild1Type, MVT::i32,
/*17231*/               OPC_MoveParent,
/*17232*/               OPC_CheckChild1Integer, 16, 
/*17234*/               OPC_CheckChild1Type, MVT::i32,
/*17236*/               OPC_MoveParent,
/*17237*/               OPC_CheckType, MVT::i32,
/*17239*/               OPC_CheckPatternPredicate, 12, // (!Subtarget->isThumb()) && (Subtarget->hasV5TEOps())
/*17241*/               OPC_EmitInteger, MVT::i32, 14, 
/*17244*/               OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*17247*/               OPC_MorphNodeTo, TARGET_VAL(ARM::SMULTB), 0,
                            1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                        // Src: (mul:i32 (sra:i32 GPR:i32:$a, 16:i32), (sra:i32 (shl:i32 GPR:i32:$b, 16:i32), 16:i32)) - Complexity = 27
                        // Dst: (SMULTB:i32 GPR:i32:$a, GPR:i32:$b)
/*17258*/             /*Scope*/ 50, /*->17309*/
/*17259*/               OPC_RecordChild0, // #1 = $Rm
/*17260*/               OPC_CheckChild1Integer, 16, 
/*17262*/               OPC_CheckChild1Type, MVT::i32,
/*17264*/               OPC_MoveParent,
/*17265*/               OPC_CheckType, MVT::i32,
/*17267*/               OPC_Scope, 19, /*->17288*/ // 2 children in Scope
/*17269*/                 OPC_CheckPatternPredicate, 12, // (!Subtarget->isThumb()) && (Subtarget->hasV5TEOps())
/*17271*/                 OPC_EmitInteger, MVT::i32, 14, 
/*17274*/                 OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*17277*/                 OPC_MorphNodeTo, TARGET_VAL(ARM::SMULTT), 0,
                              1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                          // Src: (mul:i32 (sra:i32 GPR:i32:$Rn, 16:i32), (sra:i32 GPR:i32:$Rm, 16:i32)) - Complexity = 19
                          // Dst: (SMULTT:i32 GPR:i32:$Rn, GPR:i32:$Rm)
/*17288*/               /*Scope*/ 19, /*->17308*/
/*17289*/                 OPC_CheckPatternPredicate, 13, // (Subtarget->isThumb2()) && (Subtarget->hasThumb2DSP())
/*17291*/                 OPC_EmitInteger, MVT::i32, 14, 
/*17294*/                 OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*17297*/                 OPC_MorphNodeTo, TARGET_VAL(ARM::t2SMULTT), 0,
                              1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                          // Src: (mul:i32 (sra:i32 rGPR:i32:$Rn, 16:i32), (sra:i32 rGPR:i32:$Rm, 16:i32)) - Complexity = 19
                          // Dst: (t2SMULTT:i32 rGPR:i32:$Rn, rGPR:i32:$Rm)
/*17308*/               0, /*End of Scope*/
/*17309*/             0, /*End of Scope*/
/*17310*/           /*SwitchOpcode*/ 49, TARGET_VAL(ISD::SIGN_EXTEND_INREG),// ->17362
/*17313*/             OPC_RecordChild0, // #1 = $Rm
/*17314*/             OPC_MoveChild, 1,
/*17316*/             OPC_CheckValueType, MVT::i16,
/*17318*/             OPC_MoveParent,
/*17319*/             OPC_MoveParent,
/*17320*/             OPC_Scope, 19, /*->17341*/ // 2 children in Scope
/*17322*/               OPC_CheckPatternPredicate, 12, // (!Subtarget->isThumb()) && (Subtarget->hasV5TEOps())
/*17324*/               OPC_EmitInteger, MVT::i32, 14, 
/*17327*/               OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*17330*/               OPC_MorphNodeTo, TARGET_VAL(ARM::SMULTB), 0,
                            1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                        // Src: (mul:i32 (sra:i32 GPR:i32:$Rn, 16:i32), (sext_inreg:i32 GPR:i32:$Rm, i16:Other)) - Complexity = 14
                        // Dst: (SMULTB:i32 GPR:i32:$Rn, GPR:i32:$Rm)
/*17341*/             /*Scope*/ 19, /*->17361*/
/*17342*/               OPC_CheckPatternPredicate, 13, // (Subtarget->isThumb2()) && (Subtarget->hasThumb2DSP())
/*17344*/               OPC_EmitInteger, MVT::i32, 14, 
/*17347*/               OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*17350*/               OPC_MorphNodeTo, TARGET_VAL(ARM::t2SMULTB), 0,
                            1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                        // Src: (mul:i32 (sra:i32 rGPR:i32:$Rn, 16:i32), (sext_inreg:i32 rGPR:i32:$Rm, i16:Other)) - Complexity = 14
                        // Dst: (t2SMULTB:i32 rGPR:i32:$Rn, rGPR:i32:$Rm)
/*17361*/             0, /*End of Scope*/
/*17362*/           0, // EndSwitchOpcode
/*17363*/         0, /*End of Scope*/
/*17364*/       /*SwitchOpcode*/ 60, TARGET_VAL(ISD::SIGN_EXTEND_INREG),// ->17427
/*17367*/         OPC_RecordChild0, // #0 = $Rn
/*17368*/         OPC_MoveChild, 1,
/*17370*/         OPC_CheckValueType, MVT::i16,
/*17372*/         OPC_MoveParent,
/*17373*/         OPC_MoveParent,
/*17374*/         OPC_MoveChild, 1,
/*17376*/         OPC_CheckOpcode, TARGET_VAL(ISD::SRA),
/*17379*/         OPC_RecordChild0, // #1 = $Rm
/*17380*/         OPC_CheckChild1Integer, 16, 
/*17382*/         OPC_CheckChild1Type, MVT::i32,
/*17384*/         OPC_MoveParent,
/*17385*/         OPC_Scope, 19, /*->17406*/ // 2 children in Scope
/*17387*/           OPC_CheckPatternPredicate, 12, // (!Subtarget->isThumb()) && (Subtarget->hasV5TEOps())
/*17389*/           OPC_EmitInteger, MVT::i32, 14, 
/*17392*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*17395*/           OPC_MorphNodeTo, TARGET_VAL(ARM::SMULBT), 0,
                        1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                    // Src: (mul:i32 (sext_inreg:i32 GPR:i32:$Rn, i16:Other), (sra:i32 GPR:i32:$Rm, 16:i32)) - Complexity = 14
                    // Dst: (SMULBT:i32 GPR:i32:$Rn, GPR:i32:$Rm)
/*17406*/         /*Scope*/ 19, /*->17426*/
/*17407*/           OPC_CheckPatternPredicate, 13, // (Subtarget->isThumb2()) && (Subtarget->hasThumb2DSP())
/*17409*/           OPC_EmitInteger, MVT::i32, 14, 
/*17412*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*17415*/           OPC_MorphNodeTo, TARGET_VAL(ARM::t2SMULBT), 0,
                        1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                    // Src: (mul:i32 (sext_inreg:i32 rGPR:i32:$Rn, i16:Other), (sra:i32 rGPR:i32:$Rm, 16:i32)) - Complexity = 14
                    // Dst: (t2SMULBT:i32 rGPR:i32:$Rn, rGPR:i32:$Rm)
/*17426*/         0, /*End of Scope*/
/*17427*/       0, // EndSwitchOpcode
/*17428*/     /*Scope*/ 38, /*->17467*/
/*17429*/       OPC_RecordChild0, // #0 = $a
/*17430*/       OPC_MoveChild, 0,
/*17432*/       OPC_CheckPredicate, 2, // Predicate_sext_16_node
/*17434*/       OPC_MoveParent,
/*17435*/       OPC_MoveChild, 1,
/*17437*/       OPC_CheckOpcode, TARGET_VAL(ISD::SRA),
/*17440*/       OPC_RecordChild0, // #1 = $b
/*17441*/       OPC_CheckChild1Integer, 16, 
/*17443*/       OPC_CheckChild1Type, MVT::i32,
/*17445*/       OPC_MoveParent,
/*17446*/       OPC_CheckType, MVT::i32,
/*17448*/       OPC_CheckPatternPredicate, 12, // (!Subtarget->isThumb()) && (Subtarget->hasV5TEOps())
/*17450*/       OPC_EmitInteger, MVT::i32, 14, 
/*17453*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*17456*/       OPC_MorphNodeTo, TARGET_VAL(ARM::SMULBT), 0,
                    1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (mul:i32 GPR:i32<<P:Predicate_sext_16_node>>:$a, (sra:i32 GPR:i32:$b, 16:i32)) - Complexity = 12
                // Dst: (SMULBT:i32 GPR:i32:$a, GPR:i32:$b)
/*17467*/     /*Scope*/ 104, /*->17572*/
/*17468*/       OPC_MoveChild, 0,
/*17470*/       OPC_SwitchOpcode /*2 cases */, 33, TARGET_VAL(ISD::SRA),// ->17507
/*17474*/         OPC_RecordChild0, // #0 = $a
/*17475*/         OPC_CheckChild1Integer, 16, 
/*17477*/         OPC_CheckChild1Type, MVT::i32,
/*17479*/         OPC_MoveParent,
/*17480*/         OPC_RecordChild1, // #1 = $b
/*17481*/         OPC_MoveChild, 1,
/*17483*/         OPC_CheckPredicate, 2, // Predicate_sext_16_node
/*17485*/         OPC_MoveParent,
/*17486*/         OPC_CheckType, MVT::i32,
/*17488*/         OPC_CheckPatternPredicate, 12, // (!Subtarget->isThumb()) && (Subtarget->hasV5TEOps())
/*17490*/         OPC_EmitInteger, MVT::i32, 14, 
/*17493*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*17496*/         OPC_MorphNodeTo, TARGET_VAL(ARM::SMULTB), 0,
                      1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (mul:i32 (sra:i32 GPR:i32:$a, 16:i32), GPR:i32<<P:Predicate_sext_16_node>>:$b) - Complexity = 12
                  // Dst: (SMULTB:i32 GPR:i32:$a, GPR:i32:$b)
/*17507*/       /*SwitchOpcode*/ 61, TARGET_VAL(ISD::SIGN_EXTEND_INREG),// ->17571
/*17510*/         OPC_RecordChild0, // #0 = $Rn
/*17511*/         OPC_MoveChild, 1,
/*17513*/         OPC_CheckValueType, MVT::i16,
/*17515*/         OPC_MoveParent,
/*17516*/         OPC_MoveParent,
/*17517*/         OPC_MoveChild, 1,
/*17519*/         OPC_CheckOpcode, TARGET_VAL(ISD::SIGN_EXTEND_INREG),
/*17522*/         OPC_RecordChild0, // #1 = $Rm
/*17523*/         OPC_MoveChild, 1,
/*17525*/         OPC_CheckValueType, MVT::i16,
/*17527*/         OPC_MoveParent,
/*17528*/         OPC_MoveParent,
/*17529*/         OPC_Scope, 19, /*->17550*/ // 2 children in Scope
/*17531*/           OPC_CheckPatternPredicate, 12, // (!Subtarget->isThumb()) && (Subtarget->hasV5TEOps())
/*17533*/           OPC_EmitInteger, MVT::i32, 14, 
/*17536*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*17539*/           OPC_MorphNodeTo, TARGET_VAL(ARM::SMULBB), 0,
                        1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                    // Src: (mul:i32 (sext_inreg:i32 GPR:i32:$Rn, i16:Other), (sext_inreg:i32 GPR:i32:$Rm, i16:Other)) - Complexity = 9
                    // Dst: (SMULBB:i32 GPR:i32:$Rn, GPR:i32:$Rm)
/*17550*/         /*Scope*/ 19, /*->17570*/
/*17551*/           OPC_CheckPatternPredicate, 13, // (Subtarget->isThumb2()) && (Subtarget->hasThumb2DSP())
/*17553*/           OPC_EmitInteger, MVT::i32, 14, 
/*17556*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*17559*/           OPC_MorphNodeTo, TARGET_VAL(ARM::t2SMULBB), 0,
                        1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                    // Src: (mul:i32 (sext_inreg:i32 rGPR:i32:$Rn, i16:Other), (sext_inreg:i32 rGPR:i32:$Rm, i16:Other)) - Complexity = 9
                    // Dst: (t2SMULBB:i32 rGPR:i32:$Rn, rGPR:i32:$Rm)
/*17570*/         0, /*End of Scope*/
/*17571*/       0, // EndSwitchOpcode
/*17572*/     /*Scope*/ 10|128,2/*266*/, /*->17840*/
/*17574*/       OPC_RecordChild0, // #0 = $a
/*17575*/       OPC_Scope, 32, /*->17609*/ // 3 children in Scope
/*17577*/         OPC_MoveChild, 0,
/*17579*/         OPC_CheckPredicate, 2, // Predicate_sext_16_node
/*17581*/         OPC_MoveParent,
/*17582*/         OPC_RecordChild1, // #1 = $b
/*17583*/         OPC_MoveChild, 1,
/*17585*/         OPC_CheckPredicate, 2, // Predicate_sext_16_node
/*17587*/         OPC_MoveParent,
/*17588*/         OPC_CheckType, MVT::i32,
/*17590*/         OPC_CheckPatternPredicate, 12, // (!Subtarget->isThumb()) && (Subtarget->hasV5TEOps())
/*17592*/         OPC_EmitInteger, MVT::i32, 14, 
/*17595*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*17598*/         OPC_MorphNodeTo, TARGET_VAL(ARM::SMULBB), 0,
                      1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (mul:i32 GPR:i32<<P:Predicate_sext_16_node>>:$a, GPR:i32<<P:Predicate_sext_16_node>>:$b) - Complexity = 5
                  // Dst: (SMULBB:i32 GPR:i32:$a, GPR:i32:$b)
/*17609*/       /*Scope*/ 97, /*->17707*/
/*17610*/         OPC_RecordChild1, // #1 = $Rm
/*17611*/         OPC_CheckType, MVT::i32,
/*17613*/         OPC_Scope, 23, /*->17638*/ // 4 children in Scope
/*17615*/           OPC_CheckPatternPredicate, 1, // (!Subtarget->isThumb()) && (Subtarget->hasV6Ops())
/*17617*/           OPC_EmitInteger, MVT::i32, 14, 
/*17620*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*17623*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*17626*/           OPC_MorphNodeTo, TARGET_VAL(ARM::MUL), 0,
                        1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                    // Src: (mul:i32 GPRnopc:i32:$Rn, GPRnopc:i32:$Rm) - Complexity = 3
                    // Dst: (MUL:i32 GPRnopc:i32:$Rn, GPRnopc:i32:$Rm)
/*17638*/         /*Scope*/ 23, /*->17662*/
/*17639*/           OPC_CheckPatternPredicate, 14, // (!Subtarget->isThumb()) && (!Subtarget->hasV6Ops()) && (Subtarget->useMulOps())
/*17641*/           OPC_EmitInteger, MVT::i32, 14, 
/*17644*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*17647*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*17650*/           OPC_MorphNodeTo, TARGET_VAL(ARM::MULv5), 0,
                        1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                    // Src: (mul:i32 GPRnopc:i32:$Rn, GPRnopc:i32:$Rm) - Complexity = 3
                    // Dst: (MULv5:i32 GPRnopc:i32:$Rn, GPRnopc:i32:$Rm)
/*17662*/         /*Scope*/ 23, /*->17686*/
/*17663*/           OPC_CheckPatternPredicate, 6, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*17665*/           OPC_EmitRegister, MVT::i32, ARM::CPSR,
/*17668*/           OPC_EmitInteger, MVT::i32, 14, 
/*17671*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*17674*/           OPC_MorphNodeTo, TARGET_VAL(ARM::tMUL), 0,
                        1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                    // Src: (mul:i32 tGPR:i32:$Rn, tGPR:i32:$Rm) - Complexity = 3
                    // Dst: (tMUL:i32 tGPR:i32:$Rn, tGPR:i32:$Rm)
/*17686*/         /*Scope*/ 19, /*->17706*/
/*17687*/           OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*17689*/           OPC_EmitInteger, MVT::i32, 14, 
/*17692*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*17695*/           OPC_MorphNodeTo, TARGET_VAL(ARM::t2MUL), 0,
                        1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                    // Src: (mul:i32 rGPR:i32:$Rn, rGPR:i32:$Rm) - Complexity = 3
                    // Dst: (t2MUL:i32 rGPR:i32:$Rn, rGPR:i32:$Rm)
/*17706*/         0, /*End of Scope*/
/*17707*/       /*Scope*/ 2|128,1/*130*/, /*->17839*/
/*17709*/         OPC_MoveChild, 1,
/*17711*/         OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*17714*/         OPC_RecordChild0, // #1 = $Vm
/*17715*/         OPC_Scope, 60, /*->17777*/ // 2 children in Scope
/*17717*/           OPC_CheckChild0Type, MVT::v4i16,
/*17719*/           OPC_RecordChild1, // #2 = $lane
/*17720*/           OPC_MoveChild, 1,
/*17722*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*17725*/           OPC_MoveParent,
/*17726*/           OPC_MoveParent,
/*17727*/           OPC_SwitchType /*2 cases */, 22, MVT::v4i16,// ->17752
/*17730*/             OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*17732*/             OPC_EmitConvertToTarget, 2,
/*17734*/             OPC_EmitInteger, MVT::i32, 14, 
/*17737*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*17740*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VMULslv4i16), 0,
                          1/*#VTs*/, MVT::v4i16, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                      // Src: (mul:v4i16 DPR:v4i16:$Vn, (NEONvduplane:v4i16 DPR_8:v4i16:$Vm, (imm:i32):$lane)) - Complexity = 9
                      // Dst: (VMULslv4i16:v4i16 DPR:v4i16:$Vn, DPR_8:v4i16:$Vm, (imm:i32):$lane)
/*17752*/           /*SwitchType*/ 22, MVT::v8i16,// ->17776
/*17754*/             OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*17756*/             OPC_EmitConvertToTarget, 2,
/*17758*/             OPC_EmitInteger, MVT::i32, 14, 
/*17761*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*17764*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VMULslv8i16), 0,
                          1/*#VTs*/, MVT::v8i16, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                      // Src: (mul:v8i16 QPR:v8i16:$Vn, (NEONvduplane:v8i16 DPR_8:v4i16:$Vm, (imm:i32):$lane)) - Complexity = 9
                      // Dst: (VMULslv8i16:v8i16 QPR:v8i16:$Vn, DPR_8:v4i16:$Vm, (imm:i32):$lane)
/*17776*/           0, // EndSwitchType
/*17777*/         /*Scope*/ 60, /*->17838*/
/*17778*/           OPC_CheckChild0Type, MVT::v2i32,
/*17780*/           OPC_RecordChild1, // #2 = $lane
/*17781*/           OPC_MoveChild, 1,
/*17783*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*17786*/           OPC_MoveParent,
/*17787*/           OPC_MoveParent,
/*17788*/           OPC_SwitchType /*2 cases */, 22, MVT::v2i32,// ->17813
/*17791*/             OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*17793*/             OPC_EmitConvertToTarget, 2,
/*17795*/             OPC_EmitInteger, MVT::i32, 14, 
/*17798*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*17801*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VMULslv2i32), 0,
                          1/*#VTs*/, MVT::v2i32, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                      // Src: (mul:v2i32 DPR:v2i32:$Vn, (NEONvduplane:v2i32 DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)) - Complexity = 9
                      // Dst: (VMULslv2i32:v2i32 DPR:v2i32:$Vn, DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)
/*17813*/           /*SwitchType*/ 22, MVT::v4i32,// ->17837
/*17815*/             OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*17817*/             OPC_EmitConvertToTarget, 2,
/*17819*/             OPC_EmitInteger, MVT::i32, 14, 
/*17822*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*17825*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VMULslv4i32), 0,
                          1/*#VTs*/, MVT::v4i32, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                      // Src: (mul:v4i32 QPR:v4i32:$Vn, (NEONvduplane:v4i32 DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)) - Complexity = 9
                      // Dst: (VMULslv4i32:v4i32 QPR:v4i32:$Vn, DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)
/*17837*/           0, // EndSwitchType
/*17838*/         0, /*End of Scope*/
/*17839*/       0, /*End of Scope*/
/*17840*/     /*Scope*/ 4|128,1/*132*/, /*->17974*/
/*17842*/       OPC_MoveChild, 0,
/*17844*/       OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*17847*/       OPC_RecordChild0, // #0 = $Vm
/*17848*/       OPC_Scope, 61, /*->17911*/ // 2 children in Scope
/*17850*/         OPC_CheckChild0Type, MVT::v4i16,
/*17852*/         OPC_RecordChild1, // #1 = $lane
/*17853*/         OPC_MoveChild, 1,
/*17855*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*17858*/         OPC_MoveParent,
/*17859*/         OPC_MoveParent,
/*17860*/         OPC_RecordChild1, // #2 = $Vn
/*17861*/         OPC_SwitchType /*2 cases */, 22, MVT::v4i16,// ->17886
/*17864*/           OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*17866*/           OPC_EmitConvertToTarget, 1,
/*17868*/           OPC_EmitInteger, MVT::i32, 14, 
/*17871*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*17874*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VMULslv4i16), 0,
                        1/*#VTs*/, MVT::v4i16, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                    // Src: (mul:v4i16 (NEONvduplane:v4i16 DPR_8:v4i16:$Vm, (imm:i32):$lane), DPR:v4i16:$Vn) - Complexity = 9
                    // Dst: (VMULslv4i16:v4i16 DPR:v4i16:$Vn, DPR_8:v4i16:$Vm, (imm:i32):$lane)
/*17886*/         /*SwitchType*/ 22, MVT::v8i16,// ->17910
/*17888*/           OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*17890*/           OPC_EmitConvertToTarget, 1,
/*17892*/           OPC_EmitInteger, MVT::i32, 14, 
/*17895*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*17898*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VMULslv8i16), 0,
                        1/*#VTs*/, MVT::v8i16, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                    // Src: (mul:v8i16 (NEONvduplane:v8i16 DPR_8:v4i16:$Vm, (imm:i32):$lane), QPR:v8i16:$Vn) - Complexity = 9
                    // Dst: (VMULslv8i16:v8i16 QPR:v8i16:$Vn, DPR_8:v4i16:$Vm, (imm:i32):$lane)
/*17910*/         0, // EndSwitchType
/*17911*/       /*Scope*/ 61, /*->17973*/
/*17912*/         OPC_CheckChild0Type, MVT::v2i32,
/*17914*/         OPC_RecordChild1, // #1 = $lane
/*17915*/         OPC_MoveChild, 1,
/*17917*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*17920*/         OPC_MoveParent,
/*17921*/         OPC_MoveParent,
/*17922*/         OPC_RecordChild1, // #2 = $Vn
/*17923*/         OPC_SwitchType /*2 cases */, 22, MVT::v2i32,// ->17948
/*17926*/           OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*17928*/           OPC_EmitConvertToTarget, 1,
/*17930*/           OPC_EmitInteger, MVT::i32, 14, 
/*17933*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*17936*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VMULslv2i32), 0,
                        1/*#VTs*/, MVT::v2i32, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                    // Src: (mul:v2i32 (NEONvduplane:v2i32 DPR_VFP2:v2i32:$Vm, (imm:i32):$lane), DPR:v2i32:$Vn) - Complexity = 9
                    // Dst: (VMULslv2i32:v2i32 DPR:v2i32:$Vn, DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)
/*17948*/         /*SwitchType*/ 22, MVT::v4i32,// ->17972
/*17950*/           OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*17952*/           OPC_EmitConvertToTarget, 1,
/*17954*/           OPC_EmitInteger, MVT::i32, 14, 
/*17957*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*17960*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VMULslv4i32), 0,
                        1/*#VTs*/, MVT::v4i32, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                    // Src: (mul:v4i32 (NEONvduplane:v4i32 DPR_VFP2:v2i32:$Vm, (imm:i32):$lane), QPR:v4i32:$Vn) - Complexity = 9
                    // Dst: (VMULslv4i32:v4i32 QPR:v4i32:$Vn, DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)
/*17972*/         0, // EndSwitchType
/*17973*/       0, /*End of Scope*/
/*17974*/     /*Scope*/ 109, /*->18084*/
/*17975*/       OPC_RecordChild0, // #0 = $src1
/*17976*/       OPC_MoveChild, 1,
/*17978*/       OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*17981*/       OPC_RecordChild0, // #1 = $src2
/*17982*/       OPC_Scope, 49, /*->18033*/ // 2 children in Scope
/*17984*/         OPC_CheckChild0Type, MVT::v8i16,
/*17986*/         OPC_RecordChild1, // #2 = $lane
/*17987*/         OPC_MoveChild, 1,
/*17989*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*17992*/         OPC_MoveParent,
/*17993*/         OPC_MoveParent,
/*17994*/         OPC_CheckType, MVT::v8i16,
/*17996*/         OPC_EmitConvertToTarget, 2,
/*17998*/         OPC_EmitNodeXForm, 3, 3, // DSubReg_i16_reg
/*18001*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      1/*#VTs*/, MVT::v4i16, 2/*#Ops*/, 1, 4,  // Results = #5
/*18010*/         OPC_EmitConvertToTarget, 2,
/*18012*/         OPC_EmitNodeXForm, 4, 6, // SubReg_i16_lane
/*18015*/         OPC_EmitInteger, MVT::i32, 14, 
/*18018*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*18021*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VMULslv8i16), 0,
                      1/*#VTs*/, MVT::v8i16, 5/*#Ops*/, 0, 5, 7, 8, 9, 
                  // Src: (mul:v8i16 QPR:v8i16:$src1, (NEONvduplane:v8i16 QPR:v8i16:$src2, (imm:i32):$lane)) - Complexity = 9
                  // Dst: (VMULslv8i16:v8i16 QPR:v8i16:$src1, (EXTRACT_SUBREG:v4i16 QPR:v8i16:$src2, (DSubReg_i16_reg:i32 (imm:i32):$lane)), (SubReg_i16_lane:i32 (imm:i32):$lane))
/*18033*/       /*Scope*/ 49, /*->18083*/
/*18034*/         OPC_CheckChild0Type, MVT::v4i32,
/*18036*/         OPC_RecordChild1, // #2 = $lane
/*18037*/         OPC_MoveChild, 1,
/*18039*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*18042*/         OPC_MoveParent,
/*18043*/         OPC_MoveParent,
/*18044*/         OPC_CheckType, MVT::v4i32,
/*18046*/         OPC_EmitConvertToTarget, 2,
/*18048*/         OPC_EmitNodeXForm, 5, 3, // DSubReg_i32_reg
/*18051*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      1/*#VTs*/, MVT::v2i32, 2/*#Ops*/, 1, 4,  // Results = #5
/*18060*/         OPC_EmitConvertToTarget, 2,
/*18062*/         OPC_EmitNodeXForm, 6, 6, // SubReg_i32_lane
/*18065*/         OPC_EmitInteger, MVT::i32, 14, 
/*18068*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*18071*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VMULslv4i32), 0,
                      1/*#VTs*/, MVT::v4i32, 5/*#Ops*/, 0, 5, 7, 8, 9, 
                  // Src: (mul:v4i32 QPR:v4i32:$src1, (NEONvduplane:v4i32 QPR:v4i32:$src2, (imm:i32):$lane)) - Complexity = 9
                  // Dst: (VMULslv4i32:v4i32 QPR:v4i32:$src1, (EXTRACT_SUBREG:v2i32 QPR:v4i32:$src2, (DSubReg_i32_reg:i32 (imm:i32):$lane)), (SubReg_i32_lane:i32 (imm:i32):$lane))
/*18083*/       0, /*End of Scope*/
/*18084*/     /*Scope*/ 110, /*->18195*/
/*18085*/       OPC_MoveChild, 0,
/*18087*/       OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*18090*/       OPC_RecordChild0, // #0 = $src2
/*18091*/       OPC_Scope, 50, /*->18143*/ // 2 children in Scope
/*18093*/         OPC_CheckChild0Type, MVT::v8i16,
/*18095*/         OPC_RecordChild1, // #1 = $lane
/*18096*/         OPC_MoveChild, 1,
/*18098*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*18101*/         OPC_MoveParent,
/*18102*/         OPC_MoveParent,
/*18103*/         OPC_RecordChild1, // #2 = $src1
/*18104*/         OPC_CheckType, MVT::v8i16,
/*18106*/         OPC_EmitConvertToTarget, 1,
/*18108*/         OPC_EmitNodeXForm, 3, 3, // DSubReg_i16_reg
/*18111*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      1/*#VTs*/, MVT::v4i16, 2/*#Ops*/, 0, 4,  // Results = #5
/*18120*/         OPC_EmitConvertToTarget, 1,
/*18122*/         OPC_EmitNodeXForm, 4, 6, // SubReg_i16_lane
/*18125*/         OPC_EmitInteger, MVT::i32, 14, 
/*18128*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*18131*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VMULslv8i16), 0,
                      1/*#VTs*/, MVT::v8i16, 5/*#Ops*/, 2, 5, 7, 8, 9, 
                  // Src: (mul:v8i16 (NEONvduplane:v8i16 QPR:v8i16:$src2, (imm:i32):$lane), QPR:v8i16:$src1) - Complexity = 9
                  // Dst: (VMULslv8i16:v8i16 QPR:v8i16:$src1, (EXTRACT_SUBREG:v4i16 QPR:v8i16:$src2, (DSubReg_i16_reg:i32 (imm:i32):$lane)), (SubReg_i16_lane:i32 (imm:i32):$lane))
/*18143*/       /*Scope*/ 50, /*->18194*/
/*18144*/         OPC_CheckChild0Type, MVT::v4i32,
/*18146*/         OPC_RecordChild1, // #1 = $lane
/*18147*/         OPC_MoveChild, 1,
/*18149*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*18152*/         OPC_MoveParent,
/*18153*/         OPC_MoveParent,
/*18154*/         OPC_RecordChild1, // #2 = $src1
/*18155*/         OPC_CheckType, MVT::v4i32,
/*18157*/         OPC_EmitConvertToTarget, 1,
/*18159*/         OPC_EmitNodeXForm, 5, 3, // DSubReg_i32_reg
/*18162*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      1/*#VTs*/, MVT::v2i32, 2/*#Ops*/, 0, 4,  // Results = #5
/*18171*/         OPC_EmitConvertToTarget, 1,
/*18173*/         OPC_EmitNodeXForm, 6, 6, // SubReg_i32_lane
/*18176*/         OPC_EmitInteger, MVT::i32, 14, 
/*18179*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*18182*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VMULslv4i32), 0,
                      1/*#VTs*/, MVT::v4i32, 5/*#Ops*/, 2, 5, 7, 8, 9, 
                  // Src: (mul:v4i32 (NEONvduplane:v4i32 QPR:v4i32:$src2, (imm:i32):$lane), QPR:v4i32:$src1) - Complexity = 9
                  // Dst: (VMULslv4i32:v4i32 QPR:v4i32:$src1, (EXTRACT_SUBREG:v2i32 QPR:v4i32:$src2, (DSubReg_i32_reg:i32 (imm:i32):$lane)), (SubReg_i32_lane:i32 (imm:i32):$lane))
/*18194*/       0, /*End of Scope*/
/*18195*/     /*Scope*/ 2|128,1/*130*/, /*->18327*/
/*18197*/       OPC_RecordChild0, // #0 = $Vn
/*18198*/       OPC_RecordChild1, // #1 = $Vm
/*18199*/       OPC_SwitchType /*6 cases */, 19, MVT::v8i8,// ->18221
/*18202*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*18204*/         OPC_EmitInteger, MVT::i32, 14, 
/*18207*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*18210*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VMULv8i8), 0,
                      1/*#VTs*/, MVT::v8i8, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (mul:v8i8 DPR:v8i8:$Vn, DPR:v8i8:$Vm) - Complexity = 3
                  // Dst: (VMULv8i8:v8i8 DPR:v8i8:$Vn, DPR:v8i8:$Vm)
/*18221*/       /*SwitchType*/ 19, MVT::v4i16,// ->18242
/*18223*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*18225*/         OPC_EmitInteger, MVT::i32, 14, 
/*18228*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*18231*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VMULv4i16), 0,
                      1/*#VTs*/, MVT::v4i16, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (mul:v4i16 DPR:v4i16:$Vn, DPR:v4i16:$Vm) - Complexity = 3
                  // Dst: (VMULv4i16:v4i16 DPR:v4i16:$Vn, DPR:v4i16:$Vm)
/*18242*/       /*SwitchType*/ 19, MVT::v2i32,// ->18263
/*18244*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*18246*/         OPC_EmitInteger, MVT::i32, 14, 
/*18249*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*18252*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VMULv2i32), 0,
                      1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (mul:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm) - Complexity = 3
                  // Dst: (VMULv2i32:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*18263*/       /*SwitchType*/ 19, MVT::v16i8,// ->18284
/*18265*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*18267*/         OPC_EmitInteger, MVT::i32, 14, 
/*18270*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*18273*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VMULv16i8), 0,
                      1/*#VTs*/, MVT::v16i8, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (mul:v16i8 QPR:v16i8:$Vn, QPR:v16i8:$Vm) - Complexity = 3
                  // Dst: (VMULv16i8:v16i8 QPR:v16i8:$Vn, QPR:v16i8:$Vm)
/*18284*/       /*SwitchType*/ 19, MVT::v8i16,// ->18305
/*18286*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*18288*/         OPC_EmitInteger, MVT::i32, 14, 
/*18291*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*18294*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VMULv8i16), 0,
                      1/*#VTs*/, MVT::v8i16, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (mul:v8i16 QPR:v8i16:$Vn, QPR:v8i16:$Vm) - Complexity = 3
                  // Dst: (VMULv8i16:v8i16 QPR:v8i16:$Vn, QPR:v8i16:$Vm)
/*18305*/       /*SwitchType*/ 19, MVT::v4i32,// ->18326
/*18307*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*18309*/         OPC_EmitInteger, MVT::i32, 14, 
/*18312*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*18315*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VMULv4i32), 0,
                      1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (mul:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm) - Complexity = 3
                  // Dst: (VMULv4i32:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm)
/*18326*/       0, // EndSwitchType
/*18327*/     0, /*End of Scope*/
/*18328*/   /*SwitchOpcode*/ 34|128,20/*2594*/, TARGET_VAL(ISD::AND),// ->20926
/*18332*/     OPC_Scope, 66, /*->18400*/ // 34 children in Scope
/*18334*/       OPC_CheckAndImm, 127|128,1|128,124|128,7/*16711935*/, 
/*18339*/       OPC_MoveChild, 0,
/*18341*/       OPC_CheckOpcode, TARGET_VAL(ISD::SRL),
/*18344*/       OPC_RecordChild0, // #0 = $Src
/*18345*/       OPC_CheckChild1Integer, 8, 
/*18347*/       OPC_CheckChild1Type, MVT::i32,
/*18349*/       OPC_MoveParent,
/*18350*/       OPC_CheckType, MVT::i32,
/*18352*/       OPC_Scope, 22, /*->18376*/ // 2 children in Scope
/*18354*/         OPC_CheckPatternPredicate, 1, // (!Subtarget->isThumb()) && (Subtarget->hasV6Ops())
/*18356*/         OPC_EmitInteger, MVT::i32, 1, 
/*18359*/         OPC_EmitInteger, MVT::i32, 14, 
/*18362*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*18365*/         OPC_MorphNodeTo, TARGET_VAL(ARM::UXTB16), 0,
                      1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (and:i32 (srl:i32 GPR:i32:$Src, 8:i32), 16711935:i32) - Complexity = 32
                  // Dst: (UXTB16:i32 GPR:i32:$Src, 1:i32)
/*18376*/       /*Scope*/ 22, /*->18399*/
/*18377*/         OPC_CheckPatternPredicate, 2, // (Subtarget->hasT2ExtractPack()) && (Subtarget->isThumb2())
/*18379*/         OPC_EmitInteger, MVT::i32, 1, 
/*18382*/         OPC_EmitInteger, MVT::i32, 14, 
/*18385*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*18388*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2UXTB16), 0,
                      1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (and:i32 (srl:i32 rGPR:i32:$Src, 8:i32), 16711935:i32) - Complexity = 32
                  // Dst: (t2UXTB16:i32 rGPR:i32:$Src, 1:i32)
/*18399*/       0, /*End of Scope*/
/*18400*/     /*Scope*/ 47, /*->18448*/
/*18401*/       OPC_CheckAndImm, 127|128,1/*255*/, 
/*18404*/       OPC_MoveChild, 0,
/*18406*/       OPC_CheckOpcode, TARGET_VAL(ISD::ROTR),
/*18409*/       OPC_RecordChild0, // #0 = $Rm
/*18410*/       OPC_RecordChild1, // #1 = $rot
/*18411*/       OPC_MoveChild, 1,
/*18413*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*18416*/       OPC_CheckPredicate, 0, // Predicate_rot_imm
/*18418*/       OPC_CheckType, MVT::i32,
/*18420*/       OPC_MoveParent,
/*18421*/       OPC_MoveParent,
/*18422*/       OPC_CheckType, MVT::i32,
/*18424*/       OPC_CheckPatternPredicate, 1, // (!Subtarget->isThumb()) && (Subtarget->hasV6Ops())
/*18426*/       OPC_EmitConvertToTarget, 1,
/*18428*/       OPC_EmitNodeXForm, 0, 2, // rot_imm_XFORM
/*18431*/       OPC_EmitInteger, MVT::i32, 14, 
/*18434*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*18437*/       OPC_MorphNodeTo, TARGET_VAL(ARM::UXTB), 0,
                    1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 3, 4, 5, 
                // Src: (and:i32 (rotr:i32 GPRnopc:i32:$Rm, (imm:i32)<<P:Predicate_rot_imm>><<X:rot_imm_XFORM>>:$rot), 255:i32) - Complexity = 31
                // Dst: (UXTB:i32 GPRnopc:i32:$Rm, (rot_imm_XFORM:i32 (imm:i32):$rot))
/*18448*/     /*Scope*/ 48, /*->18497*/
/*18449*/       OPC_CheckAndImm, 127|128,127|128,3/*65535*/, 
/*18453*/       OPC_MoveChild, 0,
/*18455*/       OPC_CheckOpcode, TARGET_VAL(ISD::ROTR),
/*18458*/       OPC_RecordChild0, // #0 = $Rm
/*18459*/       OPC_RecordChild1, // #1 = $rot
/*18460*/       OPC_MoveChild, 1,
/*18462*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*18465*/       OPC_CheckPredicate, 0, // Predicate_rot_imm
/*18467*/       OPC_CheckType, MVT::i32,
/*18469*/       OPC_MoveParent,
/*18470*/       OPC_MoveParent,
/*18471*/       OPC_CheckType, MVT::i32,
/*18473*/       OPC_CheckPatternPredicate, 1, // (!Subtarget->isThumb()) && (Subtarget->hasV6Ops())
/*18475*/       OPC_EmitConvertToTarget, 1,
/*18477*/       OPC_EmitNodeXForm, 0, 2, // rot_imm_XFORM
/*18480*/       OPC_EmitInteger, MVT::i32, 14, 
/*18483*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*18486*/       OPC_MorphNodeTo, TARGET_VAL(ARM::UXTH), 0,
                    1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 3, 4, 5, 
                // Src: (and:i32 (rotr:i32 GPRnopc:i32:$Rm, (imm:i32)<<P:Predicate_rot_imm>><<X:rot_imm_XFORM>>:$rot), 65535:i32) - Complexity = 31
                // Dst: (UXTH:i32 GPRnopc:i32:$Rm, (rot_imm_XFORM:i32 (imm:i32):$rot))
/*18497*/     /*Scope*/ 49, /*->18547*/
/*18498*/       OPC_CheckAndImm, 127|128,1|128,124|128,7/*16711935*/, 
/*18503*/       OPC_MoveChild, 0,
/*18505*/       OPC_CheckOpcode, TARGET_VAL(ISD::ROTR),
/*18508*/       OPC_RecordChild0, // #0 = $Rm
/*18509*/       OPC_RecordChild1, // #1 = $rot
/*18510*/       OPC_MoveChild, 1,
/*18512*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*18515*/       OPC_CheckPredicate, 0, // Predicate_rot_imm
/*18517*/       OPC_CheckType, MVT::i32,
/*18519*/       OPC_MoveParent,
/*18520*/       OPC_MoveParent,
/*18521*/       OPC_CheckType, MVT::i32,
/*18523*/       OPC_CheckPatternPredicate, 1, // (!Subtarget->isThumb()) && (Subtarget->hasV6Ops())
/*18525*/       OPC_EmitConvertToTarget, 1,
/*18527*/       OPC_EmitNodeXForm, 0, 2, // rot_imm_XFORM
/*18530*/       OPC_EmitInteger, MVT::i32, 14, 
/*18533*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*18536*/       OPC_MorphNodeTo, TARGET_VAL(ARM::UXTB16), 0,
                    1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 3, 4, 5, 
                // Src: (and:i32 (rotr:i32 GPRnopc:i32:$Rm, (imm:i32)<<P:Predicate_rot_imm>><<X:rot_imm_XFORM>>:$rot), 16711935:i32) - Complexity = 31
                // Dst: (UXTB16:i32 GPRnopc:i32:$Rm, (rot_imm_XFORM:i32 (imm:i32):$rot))
/*18547*/     /*Scope*/ 47, /*->18595*/
/*18548*/       OPC_CheckAndImm, 127|128,1/*255*/, 
/*18551*/       OPC_MoveChild, 0,
/*18553*/       OPC_CheckOpcode, TARGET_VAL(ISD::ROTR),
/*18556*/       OPC_RecordChild0, // #0 = $Rm
/*18557*/       OPC_RecordChild1, // #1 = $rot
/*18558*/       OPC_MoveChild, 1,
/*18560*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*18563*/       OPC_CheckPredicate, 0, // Predicate_rot_imm
/*18565*/       OPC_CheckType, MVT::i32,
/*18567*/       OPC_MoveParent,
/*18568*/       OPC_MoveParent,
/*18569*/       OPC_CheckType, MVT::i32,
/*18571*/       OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*18573*/       OPC_EmitConvertToTarget, 1,
/*18575*/       OPC_EmitNodeXForm, 0, 2, // rot_imm_XFORM
/*18578*/       OPC_EmitInteger, MVT::i32, 14, 
/*18581*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*18584*/       OPC_MorphNodeTo, TARGET_VAL(ARM::t2UXTB), 0,
                    1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 3, 4, 5, 
                // Src: (and:i32 (rotr:i32 rGPR:i32:$Rm, (imm:i32)<<P:Predicate_rot_imm>><<X:rot_imm_XFORM>>:$rot), 255:i32) - Complexity = 31
                // Dst: (t2UXTB:i32 rGPR:i32:$Rm, (rot_imm_XFORM:i32 (imm:i32):$rot))
/*18595*/     /*Scope*/ 48, /*->18644*/
/*18596*/       OPC_CheckAndImm, 127|128,127|128,3/*65535*/, 
/*18600*/       OPC_MoveChild, 0,
/*18602*/       OPC_CheckOpcode, TARGET_VAL(ISD::ROTR),
/*18605*/       OPC_RecordChild0, // #0 = $Rm
/*18606*/       OPC_RecordChild1, // #1 = $rot
/*18607*/       OPC_MoveChild, 1,
/*18609*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*18612*/       OPC_CheckPredicate, 0, // Predicate_rot_imm
/*18614*/       OPC_CheckType, MVT::i32,
/*18616*/       OPC_MoveParent,
/*18617*/       OPC_MoveParent,
/*18618*/       OPC_CheckType, MVT::i32,
/*18620*/       OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*18622*/       OPC_EmitConvertToTarget, 1,
/*18624*/       OPC_EmitNodeXForm, 0, 2, // rot_imm_XFORM
/*18627*/       OPC_EmitInteger, MVT::i32, 14, 
/*18630*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*18633*/       OPC_MorphNodeTo, TARGET_VAL(ARM::t2UXTH), 0,
                    1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 3, 4, 5, 
                // Src: (and:i32 (rotr:i32 rGPR:i32:$Rm, (imm:i32)<<P:Predicate_rot_imm>><<X:rot_imm_XFORM>>:$rot), 65535:i32) - Complexity = 31
                // Dst: (t2UXTH:i32 rGPR:i32:$Rm, (rot_imm_XFORM:i32 (imm:i32):$rot))
/*18644*/     /*Scope*/ 49, /*->18694*/
/*18645*/       OPC_CheckAndImm, 127|128,1|128,124|128,7/*16711935*/, 
/*18650*/       OPC_MoveChild, 0,
/*18652*/       OPC_CheckOpcode, TARGET_VAL(ISD::ROTR),
/*18655*/       OPC_RecordChild0, // #0 = $Rm
/*18656*/       OPC_RecordChild1, // #1 = $rot
/*18657*/       OPC_MoveChild, 1,
/*18659*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*18662*/       OPC_CheckPredicate, 0, // Predicate_rot_imm
/*18664*/       OPC_CheckType, MVT::i32,
/*18666*/       OPC_MoveParent,
/*18667*/       OPC_MoveParent,
/*18668*/       OPC_CheckType, MVT::i32,
/*18670*/       OPC_CheckPatternPredicate, 2, // (Subtarget->hasT2ExtractPack()) && (Subtarget->isThumb2())
/*18672*/       OPC_EmitConvertToTarget, 1,
/*18674*/       OPC_EmitNodeXForm, 0, 2, // rot_imm_XFORM
/*18677*/       OPC_EmitInteger, MVT::i32, 14, 
/*18680*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*18683*/       OPC_MorphNodeTo, TARGET_VAL(ARM::t2UXTB16), 0,
                    1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 3, 4, 5, 
                // Src: (and:i32 (rotr:i32 rGPR:i32:$Rm, (imm:i32)<<P:Predicate_rot_imm>><<X:rot_imm_XFORM>>:$rot), 16711935:i32) - Complexity = 31
                // Dst: (t2UXTB16:i32 rGPR:i32:$Rm, (rot_imm_XFORM:i32 (imm:i32):$rot))
/*18694*/     /*Scope*/ 28, /*->18723*/
/*18695*/       OPC_CheckAndImm, 127|128,1/*255*/, 
/*18698*/       OPC_RecordChild0, // #0 = $Src
/*18699*/       OPC_CheckType, MVT::i32,
/*18701*/       OPC_CheckPatternPredicate, 1, // (!Subtarget->isThumb()) && (Subtarget->hasV6Ops())
/*18703*/       OPC_EmitInteger, MVT::i32, 0, 
/*18706*/       OPC_EmitInteger, MVT::i32, 14, 
/*18709*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*18712*/       OPC_MorphNodeTo, TARGET_VAL(ARM::UXTB), 0,
                    1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (and:i32 GPR:i32:$Src, 255:i32) - Complexity = 24
                // Dst: (UXTB:i32 GPR:i32:$Src, 0:i32)
/*18723*/     /*Scope*/ 29, /*->18753*/
/*18724*/       OPC_CheckAndImm, 127|128,127|128,3/*65535*/, 
/*18728*/       OPC_RecordChild0, // #0 = $Src
/*18729*/       OPC_CheckType, MVT::i32,
/*18731*/       OPC_CheckPatternPredicate, 1, // (!Subtarget->isThumb()) && (Subtarget->hasV6Ops())
/*18733*/       OPC_EmitInteger, MVT::i32, 0, 
/*18736*/       OPC_EmitInteger, MVT::i32, 14, 
/*18739*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*18742*/       OPC_MorphNodeTo, TARGET_VAL(ARM::UXTH), 0,
                    1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (and:i32 GPR:i32:$Src, 65535:i32) - Complexity = 24
                // Dst: (UXTH:i32 GPR:i32:$Src, 0:i32)
/*18753*/     /*Scope*/ 30, /*->18784*/
/*18754*/       OPC_CheckAndImm, 127|128,1|128,124|128,7/*16711935*/, 
/*18759*/       OPC_RecordChild0, // #0 = $Src
/*18760*/       OPC_CheckType, MVT::i32,
/*18762*/       OPC_CheckPatternPredicate, 1, // (!Subtarget->isThumb()) && (Subtarget->hasV6Ops())
/*18764*/       OPC_EmitInteger, MVT::i32, 0, 
/*18767*/       OPC_EmitInteger, MVT::i32, 14, 
/*18770*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*18773*/       OPC_MorphNodeTo, TARGET_VAL(ARM::UXTB16), 0,
                    1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (and:i32 GPR:i32:$Src, 16711935:i32) - Complexity = 24
                // Dst: (UXTB16:i32 GPR:i32:$Src, 0:i32)
/*18784*/     /*Scope*/ 28, /*->18813*/
/*18785*/       OPC_CheckAndImm, 127|128,1/*255*/, 
/*18788*/       OPC_RecordChild0, // #0 = $Rm
/*18789*/       OPC_CheckType, MVT::i32,
/*18791*/       OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*18793*/       OPC_EmitInteger, MVT::i32, 0, 
/*18796*/       OPC_EmitInteger, MVT::i32, 14, 
/*18799*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*18802*/       OPC_MorphNodeTo, TARGET_VAL(ARM::t2UXTB), 0,
                    1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (and:i32 rGPR:i32:$Rm, 255:i32) - Complexity = 24
                // Dst: (t2UXTB:i32 rGPR:i32:$Rm, 0:i32)
/*18813*/     /*Scope*/ 29, /*->18843*/
/*18814*/       OPC_CheckAndImm, 127|128,127|128,3/*65535*/, 
/*18818*/       OPC_RecordChild0, // #0 = $Rm
/*18819*/       OPC_CheckType, MVT::i32,
/*18821*/       OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*18823*/       OPC_EmitInteger, MVT::i32, 0, 
/*18826*/       OPC_EmitInteger, MVT::i32, 14, 
/*18829*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*18832*/       OPC_MorphNodeTo, TARGET_VAL(ARM::t2UXTH), 0,
                    1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (and:i32 rGPR:i32:$Rm, 65535:i32) - Complexity = 24
                // Dst: (t2UXTH:i32 rGPR:i32:$Rm, 0:i32)
/*18843*/     /*Scope*/ 30, /*->18874*/
/*18844*/       OPC_CheckAndImm, 127|128,1|128,124|128,7/*16711935*/, 
/*18849*/       OPC_RecordChild0, // #0 = $Rm
/*18850*/       OPC_CheckType, MVT::i32,
/*18852*/       OPC_CheckPatternPredicate, 2, // (Subtarget->hasT2ExtractPack()) && (Subtarget->isThumb2())
/*18854*/       OPC_EmitInteger, MVT::i32, 0, 
/*18857*/       OPC_EmitInteger, MVT::i32, 14, 
/*18860*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*18863*/       OPC_MorphNodeTo, TARGET_VAL(ARM::t2UXTB16), 0,
                    1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (and:i32 rGPR:i32:$Rm, 16711935:i32) - Complexity = 24
                // Dst: (t2UXTB16:i32 rGPR:i32:$Rm, 0:i32)
/*18874*/     /*Scope*/ 49, /*->18924*/
/*18875*/       OPC_RecordChild0, // #0 = $Rn
/*18876*/       OPC_MoveChild, 1,
/*18878*/       OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*18881*/       OPC_RecordChild0, // #1 = $shift
/*18882*/       OPC_CheckChild1Integer, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*18893*/       OPC_MoveParent,
/*18894*/       OPC_CheckType, MVT::i32,
/*18896*/       OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*18898*/       OPC_CheckComplexPat, /*CP*/0, /*#*/1, // SelectRegShifterOperand:$shift #2 #3 #4
/*18901*/       OPC_EmitInteger, MVT::i32, 14, 
/*18904*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*18907*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*18910*/       OPC_MorphNodeTo, TARGET_VAL(ARM::BICrsr), 0,
                    1/*#VTs*/, MVT::i32, 7/*#Ops*/, 0, 2, 3, 4, 5, 6, 7, 
                // Src: (and:i32 GPR:i32:$Rn, (xor:i32 so_reg_reg:i32:$shift, -1:i32)) - Complexity = 23
                // Dst: (BICrsr:i32 GPR:i32:$Rn, so_reg_reg:i32:$shift)
/*18924*/     /*Scope*/ 41, /*->18966*/
/*18925*/       OPC_CheckAndImm, 127|128,1/*255*/, 
/*18928*/       OPC_MoveChild, 0,
/*18930*/       OPC_CheckOpcode, TARGET_VAL(ISD::INTRINSIC_W_CHAIN),
/*18933*/       OPC_RecordNode, // #0 = 'intrinsic_w_chain' chained node
/*18934*/       OPC_CheckFoldableChainNode,
/*18935*/       OPC_CheckChild1Integer, 88|128,1/*216*/, 
/*18938*/       OPC_RecordChild2, // #1 = $addr
/*18939*/       OPC_CheckChild2Type, MVT::i32,
/*18941*/       OPC_CheckPredicate, 23, // Predicate_ldrex_1
/*18943*/       OPC_MoveParent,
/*18944*/       OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*18946*/       OPC_CheckComplexPat, /*CP*/3, /*#*/1, // SelectAddrOffsetNone:$addr #2
/*18949*/       OPC_EmitMergeInputChains1_0,
/*18950*/       OPC_EmitInteger, MVT::i32, 14, 
/*18953*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*18956*/       OPC_MorphNodeTo, TARGET_VAL(ARM::t2LDREXB), 0|OPFL_Chain,
                    1/*#VTs*/, MVT::i32, 3/*#Ops*/, 2, 3, 4, 
                // Src: (and:i32 (intrinsic_w_chain:i32 216:iPTR, addr_offset_none:i32:$addr)<<P:Predicate_ldrex_1>>, 255:i32) - Complexity = 23
                // Dst: (t2LDREXB:i32 addr_offset_none:i32:$addr)
/*18966*/     /*Scope*/ 42, /*->19009*/
/*18967*/       OPC_CheckAndImm, 127|128,127|128,3/*65535*/, 
/*18971*/       OPC_MoveChild, 0,
/*18973*/       OPC_CheckOpcode, TARGET_VAL(ISD::INTRINSIC_W_CHAIN),
/*18976*/       OPC_RecordNode, // #0 = 'intrinsic_w_chain' chained node
/*18977*/       OPC_CheckFoldableChainNode,
/*18978*/       OPC_CheckChild1Integer, 88|128,1/*216*/, 
/*18981*/       OPC_RecordChild2, // #1 = $addr
/*18982*/       OPC_CheckChild2Type, MVT::i32,
/*18984*/       OPC_CheckPredicate, 24, // Predicate_ldrex_2
/*18986*/       OPC_MoveParent,
/*18987*/       OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*18989*/       OPC_CheckComplexPat, /*CP*/3, /*#*/1, // SelectAddrOffsetNone:$addr #2
/*18992*/       OPC_EmitMergeInputChains1_0,
/*18993*/       OPC_EmitInteger, MVT::i32, 14, 
/*18996*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*18999*/       OPC_MorphNodeTo, TARGET_VAL(ARM::t2LDREXH), 0|OPFL_Chain,
                    1/*#VTs*/, MVT::i32, 3/*#Ops*/, 2, 3, 4, 
                // Src: (and:i32 (intrinsic_w_chain:i32 216:iPTR, addr_offset_none:i32:$addr)<<P:Predicate_ldrex_2>>, 65535:i32) - Complexity = 23
                // Dst: (t2LDREXH:i32 addr_offset_none:i32:$addr)
/*19009*/     /*Scope*/ 41, /*->19051*/
/*19010*/       OPC_CheckAndImm, 127|128,1/*255*/, 
/*19013*/       OPC_MoveChild, 0,
/*19015*/       OPC_CheckOpcode, TARGET_VAL(ISD::INTRINSIC_W_CHAIN),
/*19018*/       OPC_RecordNode, // #0 = 'intrinsic_w_chain' chained node
/*19019*/       OPC_CheckFoldableChainNode,
/*19020*/       OPC_CheckChild1Integer, 86|128,1/*214*/, 
/*19023*/       OPC_RecordChild2, // #1 = $addr
/*19024*/       OPC_CheckChild2Type, MVT::i32,
/*19026*/       OPC_CheckPredicate, 25, // Predicate_ldaex_1
/*19028*/       OPC_MoveParent,
/*19029*/       OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*19031*/       OPC_CheckComplexPat, /*CP*/3, /*#*/1, // SelectAddrOffsetNone:$addr #2
/*19034*/       OPC_EmitMergeInputChains1_0,
/*19035*/       OPC_EmitInteger, MVT::i32, 14, 
/*19038*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*19041*/       OPC_MorphNodeTo, TARGET_VAL(ARM::t2LDAEXB), 0|OPFL_Chain,
                    1/*#VTs*/, MVT::i32, 3/*#Ops*/, 2, 3, 4, 
                // Src: (and:i32 (intrinsic_w_chain:i32 214:iPTR, addr_offset_none:i32:$addr)<<P:Predicate_ldaex_1>>, 255:i32) - Complexity = 23
                // Dst: (t2LDAEXB:i32 addr_offset_none:i32:$addr)
/*19051*/     /*Scope*/ 42, /*->19094*/
/*19052*/       OPC_CheckAndImm, 127|128,127|128,3/*65535*/, 
/*19056*/       OPC_MoveChild, 0,
/*19058*/       OPC_CheckOpcode, TARGET_VAL(ISD::INTRINSIC_W_CHAIN),
/*19061*/       OPC_RecordNode, // #0 = 'intrinsic_w_chain' chained node
/*19062*/       OPC_CheckFoldableChainNode,
/*19063*/       OPC_CheckChild1Integer, 86|128,1/*214*/, 
/*19066*/       OPC_RecordChild2, // #1 = $addr
/*19067*/       OPC_CheckChild2Type, MVT::i32,
/*19069*/       OPC_CheckPredicate, 26, // Predicate_ldaex_2
/*19071*/       OPC_MoveParent,
/*19072*/       OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*19074*/       OPC_CheckComplexPat, /*CP*/3, /*#*/1, // SelectAddrOffsetNone:$addr #2
/*19077*/       OPC_EmitMergeInputChains1_0,
/*19078*/       OPC_EmitInteger, MVT::i32, 14, 
/*19081*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*19084*/       OPC_MorphNodeTo, TARGET_VAL(ARM::t2LDAEXH), 0|OPFL_Chain,
                    1/*#VTs*/, MVT::i32, 3/*#Ops*/, 2, 3, 4, 
                // Src: (and:i32 (intrinsic_w_chain:i32 214:iPTR, addr_offset_none:i32:$addr)<<P:Predicate_ldaex_2>>, 65535:i32) - Complexity = 23
                // Dst: (t2LDAEXH:i32 addr_offset_none:i32:$addr)
/*19094*/     /*Scope*/ 49, /*->19144*/
/*19095*/       OPC_MoveChild, 0,
/*19097*/       OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*19100*/       OPC_RecordChild0, // #0 = $shift
/*19101*/       OPC_CheckChild1Integer, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*19112*/       OPC_MoveParent,
/*19113*/       OPC_RecordChild1, // #1 = $Rn
/*19114*/       OPC_CheckType, MVT::i32,
/*19116*/       OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*19118*/       OPC_CheckComplexPat, /*CP*/0, /*#*/0, // SelectRegShifterOperand:$shift #2 #3 #4
/*19121*/       OPC_EmitInteger, MVT::i32, 14, 
/*19124*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*19127*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*19130*/       OPC_MorphNodeTo, TARGET_VAL(ARM::BICrsr), 0,
                    1/*#VTs*/, MVT::i32, 7/*#Ops*/, 1, 2, 3, 4, 5, 6, 7, 
                // Src: (and:i32 (xor:i32 so_reg_reg:i32:$shift, -1:i32), GPR:i32:$Rn) - Complexity = 23
                // Dst: (BICrsr:i32 GPR:i32:$Rn, so_reg_reg:i32:$shift)
/*19144*/     /*Scope*/ 79, /*->19224*/
/*19145*/       OPC_RecordChild0, // #0 = $Rn
/*19146*/       OPC_MoveChild, 1,
/*19148*/       OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*19151*/       OPC_RecordChild0, // #1 = $shift
/*19152*/       OPC_CheckChild1Integer, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*19163*/       OPC_MoveParent,
/*19164*/       OPC_CheckType, MVT::i32,
/*19166*/       OPC_Scope, 27, /*->19195*/ // 2 children in Scope
/*19168*/         OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*19170*/         OPC_CheckComplexPat, /*CP*/1, /*#*/1, // SelectImmShifterOperand:$shift #2 #3
/*19173*/         OPC_EmitInteger, MVT::i32, 14, 
/*19176*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*19179*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*19182*/         OPC_MorphNodeTo, TARGET_VAL(ARM::BICrsi), 0,
                      1/*#VTs*/, MVT::i32, 6/*#Ops*/, 0, 2, 3, 4, 5, 6, 
                  // Src: (and:i32 GPR:i32:$Rn, (xor:i32 so_reg_imm:i32:$shift, -1:i32)) - Complexity = 20
                  // Dst: (BICrsi:i32 GPR:i32:$Rn, so_reg_imm:i32:$shift)
/*19195*/       /*Scope*/ 27, /*->19223*/
/*19196*/         OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*19198*/         OPC_CheckComplexPat, /*CP*/2, /*#*/1, // SelectT2ShifterOperandReg:$ShiftedRm #2 #3
/*19201*/         OPC_EmitInteger, MVT::i32, 14, 
/*19204*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*19207*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*19210*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2BICrs), 0,
                      1/*#VTs*/, MVT::i32, 6/*#Ops*/, 0, 2, 3, 4, 5, 6, 
                  // Src: (and:i32 rGPR:i32:$Rn, (xor:i32 t2_so_reg:i32:$ShiftedRm, -1:i32)) - Complexity = 20
                  // Dst: (t2BICrs:i32 rGPR:i32:$Rn, t2_so_reg:i32:$ShiftedRm)
/*19223*/       0, /*End of Scope*/
/*19224*/     /*Scope*/ 79, /*->19304*/
/*19225*/       OPC_MoveChild, 0,
/*19227*/       OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*19230*/       OPC_RecordChild0, // #0 = $shift
/*19231*/       OPC_CheckChild1Integer, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*19242*/       OPC_MoveParent,
/*19243*/       OPC_RecordChild1, // #1 = $Rn
/*19244*/       OPC_CheckType, MVT::i32,
/*19246*/       OPC_Scope, 27, /*->19275*/ // 2 children in Scope
/*19248*/         OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*19250*/         OPC_CheckComplexPat, /*CP*/1, /*#*/0, // SelectImmShifterOperand:$shift #2 #3
/*19253*/         OPC_EmitInteger, MVT::i32, 14, 
/*19256*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*19259*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*19262*/         OPC_MorphNodeTo, TARGET_VAL(ARM::BICrsi), 0,
                      1/*#VTs*/, MVT::i32, 6/*#Ops*/, 1, 2, 3, 4, 5, 6, 
                  // Src: (and:i32 (xor:i32 so_reg_imm:i32:$shift, -1:i32), GPR:i32:$Rn) - Complexity = 20
                  // Dst: (BICrsi:i32 GPR:i32:$Rn, so_reg_imm:i32:$shift)
/*19275*/       /*Scope*/ 27, /*->19303*/
/*19276*/         OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*19278*/         OPC_CheckComplexPat, /*CP*/2, /*#*/0, // SelectT2ShifterOperandReg:$ShiftedRm #2 #3
/*19281*/         OPC_EmitInteger, MVT::i32, 14, 
/*19284*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*19287*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*19290*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2BICrs), 0,
                      1/*#VTs*/, MVT::i32, 6/*#Ops*/, 1, 2, 3, 4, 5, 6, 
                  // Src: (and:i32 (xor:i32 t2_so_reg:i32:$ShiftedRm, -1:i32), rGPR:i32:$Rn) - Complexity = 20
                  // Dst: (t2BICrs:i32 rGPR:i32:$Rn, t2_so_reg:i32:$ShiftedRm)
/*19303*/       0, /*End of Scope*/
/*19304*/     /*Scope*/ 93|128,1/*221*/, /*->19527*/
/*19306*/       OPC_RecordChild0, // #0 = $Rn
/*19307*/       OPC_Scope, 31, /*->19340*/ // 4 children in Scope
/*19309*/         OPC_RecordChild1, // #1 = $shift
/*19310*/         OPC_CheckType, MVT::i32,
/*19312*/         OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*19314*/         OPC_CheckComplexPat, /*CP*/0, /*#*/1, // SelectRegShifterOperand:$shift #2 #3 #4
/*19317*/         OPC_EmitInteger, MVT::i32, 14, 
/*19320*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*19323*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*19326*/         OPC_MorphNodeTo, TARGET_VAL(ARM::ANDrsr), 0,
                      1/*#VTs*/, MVT::i32, 7/*#Ops*/, 0, 2, 3, 4, 5, 6, 7, 
                  // Src: (and:i32 GPR:i32:$Rn, so_reg_reg:i32:$shift) - Complexity = 15
                  // Dst: (ANDrsr:i32 GPR:i32:$Rn, so_reg_reg:i32:$shift)
/*19340*/       /*Scope*/ 99, /*->19440*/
/*19341*/         OPC_MoveChild, 1,
/*19343*/         OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*19346*/         OPC_RecordChild0, // #1 = $imm
/*19347*/         OPC_MoveChild, 0,
/*19349*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*19352*/         OPC_Scope, 42, /*->19396*/ // 2 children in Scope
/*19354*/           OPC_CheckPredicate, 4, // Predicate_so_imm
/*19356*/           OPC_MoveParent,
/*19357*/           OPC_CheckChild1Integer, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*19368*/           OPC_MoveParent,
/*19369*/           OPC_CheckType, MVT::i32,
/*19371*/           OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*19373*/           OPC_EmitConvertToTarget, 1,
/*19375*/           OPC_EmitInteger, MVT::i32, 14, 
/*19378*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*19381*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*19384*/           OPC_MorphNodeTo, TARGET_VAL(ARM::BICri), 0,
                        1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 2, 3, 4, 5, 
                    // Src: (and:i32 GPR:i32:$Rn, (xor:i32 (imm:i32)<<P:Predicate_so_imm>>:$imm, -1:i32)) - Complexity = 15
                    // Dst: (BICri:i32 GPR:i32:$Rn, (imm:i32):$imm)
/*19396*/         /*Scope*/ 42, /*->19439*/
/*19397*/           OPC_CheckPredicate, 10, // Predicate_t2_so_imm
/*19399*/           OPC_MoveParent,
/*19400*/           OPC_CheckChild1Integer, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*19411*/           OPC_MoveParent,
/*19412*/           OPC_CheckType, MVT::i32,
/*19414*/           OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*19416*/           OPC_EmitConvertToTarget, 1,
/*19418*/           OPC_EmitInteger, MVT::i32, 14, 
/*19421*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*19424*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*19427*/           OPC_MorphNodeTo, TARGET_VAL(ARM::t2BICri), 0,
                        1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 2, 3, 4, 5, 
                    // Src: (and:i32 rGPR:i32:$Rn, (xor:i32 (imm:i32)<<P:Predicate_t2_so_imm>>:$imm, -1:i32)) - Complexity = 15
                    // Dst: (t2BICri:i32 rGPR:i32:$Rn, (imm:i32):$imm)
/*19439*/         0, /*End of Scope*/
/*19440*/       /*Scope*/ 31, /*->19472*/
/*19441*/         OPC_RecordChild1, // #1 = $Rn
/*19442*/         OPC_CheckType, MVT::i32,
/*19444*/         OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*19446*/         OPC_CheckComplexPat, /*CP*/0, /*#*/0, // SelectRegShifterOperand:$shift #2 #3 #4
/*19449*/         OPC_EmitInteger, MVT::i32, 14, 
/*19452*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*19455*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*19458*/         OPC_MorphNodeTo, TARGET_VAL(ARM::ANDrsr), 0,
                      1/*#VTs*/, MVT::i32, 7/*#Ops*/, 1, 2, 3, 4, 5, 6, 7, 
                  // Src: (and:i32 so_reg_reg:i32:$shift, GPR:i32:$Rn) - Complexity = 15
                  // Dst: (ANDrsr:i32 GPR:i32:$Rn, so_reg_reg:i32:$shift)
/*19472*/       /*Scope*/ 53, /*->19526*/
/*19473*/         OPC_MoveChild, 1,
/*19475*/         OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*19478*/         OPC_CheckChild0Integer, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*19489*/         OPC_RecordChild1, // #1 = $imm
/*19490*/         OPC_MoveChild, 1,
/*19492*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*19495*/         OPC_CheckPredicate, 4, // Predicate_so_imm
/*19497*/         OPC_MoveParent,
/*19498*/         OPC_MoveParent,
/*19499*/         OPC_CheckType, MVT::i32,
/*19501*/         OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*19503*/         OPC_EmitConvertToTarget, 1,
/*19505*/         OPC_EmitInteger, MVT::i32, 14, 
/*19508*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*19511*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*19514*/         OPC_MorphNodeTo, TARGET_VAL(ARM::BICri), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 2, 3, 4, 5, 
                  // Src: (and:i32 GPR:i32:$Rn, (xor:i32 -1:i32, (imm:i32)<<P:Predicate_so_imm>>:$imm)) - Complexity = 15
                  // Dst: (BICri:i32 GPR:i32:$Rn, (imm:i32):$imm)
/*19526*/       0, /*End of Scope*/
/*19527*/     /*Scope*/ 107, /*->19635*/
/*19528*/       OPC_MoveChild, 0,
/*19530*/       OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*19533*/       OPC_Scope, 49, /*->19584*/ // 2 children in Scope
/*19535*/         OPC_RecordChild0, // #0 = $imm
/*19536*/         OPC_MoveChild, 0,
/*19538*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*19541*/         OPC_CheckPredicate, 4, // Predicate_so_imm
/*19543*/         OPC_MoveParent,
/*19544*/         OPC_CheckChild1Integer, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*19555*/         OPC_MoveParent,
/*19556*/         OPC_RecordChild1, // #1 = $Rn
/*19557*/         OPC_CheckType, MVT::i32,
/*19559*/         OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*19561*/         OPC_EmitConvertToTarget, 0,
/*19563*/         OPC_EmitInteger, MVT::i32, 14, 
/*19566*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*19569*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*19572*/         OPC_MorphNodeTo, TARGET_VAL(ARM::BICri), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 2, 3, 4, 5, 
                  // Src: (and:i32 (xor:i32 (imm:i32)<<P:Predicate_so_imm>>:$imm, -1:i32), GPR:i32:$Rn) - Complexity = 15
                  // Dst: (BICri:i32 GPR:i32:$Rn, (imm:i32):$imm)
/*19584*/       /*Scope*/ 49, /*->19634*/
/*19585*/         OPC_CheckChild0Integer, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*19596*/         OPC_RecordChild1, // #0 = $imm
/*19597*/         OPC_MoveChild, 1,
/*19599*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*19602*/         OPC_CheckPredicate, 4, // Predicate_so_imm
/*19604*/         OPC_MoveParent,
/*19605*/         OPC_MoveParent,
/*19606*/         OPC_RecordChild1, // #1 = $Rn
/*19607*/         OPC_CheckType, MVT::i32,
/*19609*/         OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*19611*/         OPC_EmitConvertToTarget, 0,
/*19613*/         OPC_EmitInteger, MVT::i32, 14, 
/*19616*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*19619*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*19622*/         OPC_MorphNodeTo, TARGET_VAL(ARM::BICri), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 2, 3, 4, 5, 
                  // Src: (and:i32 (xor:i32 -1:i32, (imm:i32)<<P:Predicate_so_imm>>:$imm), GPR:i32:$Rn) - Complexity = 15
                  // Dst: (BICri:i32 GPR:i32:$Rn, (imm:i32):$imm)
/*19634*/       0, /*End of Scope*/
/*19635*/     /*Scope*/ 54, /*->19690*/
/*19636*/       OPC_RecordChild0, // #0 = $Rn
/*19637*/       OPC_MoveChild, 1,
/*19639*/       OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*19642*/       OPC_CheckChild0Integer, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*19653*/       OPC_RecordChild1, // #1 = $imm
/*19654*/       OPC_MoveChild, 1,
/*19656*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*19659*/       OPC_CheckPredicate, 10, // Predicate_t2_so_imm
/*19661*/       OPC_MoveParent,
/*19662*/       OPC_MoveParent,
/*19663*/       OPC_CheckType, MVT::i32,
/*19665*/       OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*19667*/       OPC_EmitConvertToTarget, 1,
/*19669*/       OPC_EmitInteger, MVT::i32, 14, 
/*19672*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*19675*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*19678*/       OPC_MorphNodeTo, TARGET_VAL(ARM::t2BICri), 0,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 2, 3, 4, 5, 
                // Src: (and:i32 rGPR:i32:$Rn, (xor:i32 -1:i32, (imm:i32)<<P:Predicate_t2_so_imm>>:$imm)) - Complexity = 15
                // Dst: (t2BICri:i32 rGPR:i32:$Rn, (imm:i32):$imm)
/*19690*/     /*Scope*/ 107, /*->19798*/
/*19691*/       OPC_MoveChild, 0,
/*19693*/       OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*19696*/       OPC_Scope, 49, /*->19747*/ // 2 children in Scope
/*19698*/         OPC_RecordChild0, // #0 = $imm
/*19699*/         OPC_MoveChild, 0,
/*19701*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*19704*/         OPC_CheckPredicate, 10, // Predicate_t2_so_imm
/*19706*/         OPC_MoveParent,
/*19707*/         OPC_CheckChild1Integer, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*19718*/         OPC_MoveParent,
/*19719*/         OPC_RecordChild1, // #1 = $Rn
/*19720*/         OPC_CheckType, MVT::i32,
/*19722*/         OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*19724*/         OPC_EmitConvertToTarget, 0,
/*19726*/         OPC_EmitInteger, MVT::i32, 14, 
/*19729*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*19732*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*19735*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2BICri), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 2, 3, 4, 5, 
                  // Src: (and:i32 (xor:i32 (imm:i32)<<P:Predicate_t2_so_imm>>:$imm, -1:i32), rGPR:i32:$Rn) - Complexity = 15
                  // Dst: (t2BICri:i32 rGPR:i32:$Rn, (imm:i32):$imm)
/*19747*/       /*Scope*/ 49, /*->19797*/
/*19748*/         OPC_CheckChild0Integer, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*19759*/         OPC_RecordChild1, // #0 = $imm
/*19760*/         OPC_MoveChild, 1,
/*19762*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*19765*/         OPC_CheckPredicate, 10, // Predicate_t2_so_imm
/*19767*/         OPC_MoveParent,
/*19768*/         OPC_MoveParent,
/*19769*/         OPC_RecordChild1, // #1 = $Rn
/*19770*/         OPC_CheckType, MVT::i32,
/*19772*/         OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*19774*/         OPC_EmitConvertToTarget, 0,
/*19776*/         OPC_EmitInteger, MVT::i32, 14, 
/*19779*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*19782*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*19785*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2BICri), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 2, 3, 4, 5, 
                  // Src: (and:i32 (xor:i32 -1:i32, (imm:i32)<<P:Predicate_t2_so_imm>>:$imm), rGPR:i32:$Rn) - Complexity = 15
                  // Dst: (t2BICri:i32 rGPR:i32:$Rn, (imm:i32):$imm)
/*19797*/       0, /*End of Scope*/
/*19798*/     /*Scope*/ 88|128,1/*216*/, /*->20016*/
/*19800*/       OPC_RecordChild0, // #0 = $Rn
/*19801*/       OPC_Scope, 117, /*->19920*/ // 2 children in Scope
/*19803*/         OPC_RecordChild1, // #1 = $shift
/*19804*/         OPC_CheckType, MVT::i32,
/*19806*/         OPC_Scope, 27, /*->19835*/ // 4 children in Scope
/*19808*/           OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*19810*/           OPC_CheckComplexPat, /*CP*/1, /*#*/1, // SelectImmShifterOperand:$shift #2 #3
/*19813*/           OPC_EmitInteger, MVT::i32, 14, 
/*19816*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*19819*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*19822*/           OPC_MorphNodeTo, TARGET_VAL(ARM::ANDrsi), 0,
                        1/*#VTs*/, MVT::i32, 6/*#Ops*/, 0, 2, 3, 4, 5, 6, 
                    // Src: (and:i32 GPR:i32:$Rn, so_reg_imm:i32:$shift) - Complexity = 12
                    // Dst: (ANDrsi:i32 GPR:i32:$Rn, so_reg_imm:i32:$shift)
/*19835*/         /*Scope*/ 27, /*->19863*/
/*19836*/           OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*19838*/           OPC_CheckComplexPat, /*CP*/2, /*#*/1, // SelectT2ShifterOperandReg:$ShiftedRm #2 #3
/*19841*/           OPC_EmitInteger, MVT::i32, 14, 
/*19844*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*19847*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*19850*/           OPC_MorphNodeTo, TARGET_VAL(ARM::t2ANDrs), 0,
                        1/*#VTs*/, MVT::i32, 6/*#Ops*/, 0, 2, 3, 4, 5, 6, 
                    // Src: (and:i32 rGPR:i32:$Rn, t2_so_reg:i32:$ShiftedRm) - Complexity = 12
                    // Dst: (t2ANDrs:i32 rGPR:i32:$Rn, t2_so_reg:i32:$ShiftedRm)
/*19863*/         /*Scope*/ 27, /*->19891*/
/*19864*/           OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*19866*/           OPC_CheckComplexPat, /*CP*/1, /*#*/0, // SelectImmShifterOperand:$shift #2 #3
/*19869*/           OPC_EmitInteger, MVT::i32, 14, 
/*19872*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*19875*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*19878*/           OPC_MorphNodeTo, TARGET_VAL(ARM::ANDrsi), 0,
                        1/*#VTs*/, MVT::i32, 6/*#Ops*/, 1, 2, 3, 4, 5, 6, 
                    // Src: (and:i32 so_reg_imm:i32:$shift, GPR:i32:$Rn) - Complexity = 12
                    // Dst: (ANDrsi:i32 GPR:i32:$Rn, so_reg_imm:i32:$shift)
/*19891*/         /*Scope*/ 27, /*->19919*/
/*19892*/           OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*19894*/           OPC_CheckComplexPat, /*CP*/2, /*#*/0, // SelectT2ShifterOperandReg:$ShiftedRm #2 #3
/*19897*/           OPC_EmitInteger, MVT::i32, 14, 
/*19900*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*19903*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*19906*/           OPC_MorphNodeTo, TARGET_VAL(ARM::t2ANDrs), 0,
                        1/*#VTs*/, MVT::i32, 6/*#Ops*/, 1, 2, 3, 4, 5, 6, 
                    // Src: (and:i32 t2_so_reg:i32:$ShiftedRm, rGPR:i32:$Rn) - Complexity = 12
                    // Dst: (t2ANDrs:i32 rGPR:i32:$Rn, t2_so_reg:i32:$ShiftedRm)
/*19919*/         0, /*End of Scope*/
/*19920*/       /*Scope*/ 94, /*->20015*/
/*19921*/         OPC_MoveChild, 1,
/*19923*/         OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*19926*/         OPC_RecordChild0, // #1 = $Rm
/*19927*/         OPC_CheckChild1Integer, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*19938*/         OPC_MoveParent,
/*19939*/         OPC_CheckType, MVT::i32,
/*19941*/         OPC_Scope, 23, /*->19966*/ // 3 children in Scope
/*19943*/           OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*19945*/           OPC_EmitInteger, MVT::i32, 14, 
/*19948*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*19951*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*19954*/           OPC_MorphNodeTo, TARGET_VAL(ARM::BICrr), 0,
                        1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                    // Src: (and:i32 GPR:i32:$Rn, (xor:i32 GPR:i32:$Rm, -1:i32)) - Complexity = 11
                    // Dst: (BICrr:i32 GPR:i32:$Rn, GPR:i32:$Rm)
/*19966*/         /*Scope*/ 23, /*->19990*/
/*19967*/           OPC_CheckPatternPredicate, 6, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*19969*/           OPC_EmitRegister, MVT::i32, ARM::CPSR,
/*19972*/           OPC_EmitInteger, MVT::i32, 14, 
/*19975*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*19978*/           OPC_MorphNodeTo, TARGET_VAL(ARM::tBIC), 0,
                        1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                    // Src: (and:i32 tGPR:i32:$Rn, (xor:i32 tGPR:i32:$Rm, -1:i32)) - Complexity = 11
                    // Dst: (tBIC:i32 tGPR:i32:$Rn, tGPR:i32:$Rm)
/*19990*/         /*Scope*/ 23, /*->20014*/
/*19991*/           OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*19993*/           OPC_EmitInteger, MVT::i32, 14, 
/*19996*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*19999*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*20002*/           OPC_MorphNodeTo, TARGET_VAL(ARM::t2BICrr), 0,
                        1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                    // Src: (and:i32 rGPR:i32:$Rn, (xor:i32 rGPR:i32:$Rm, -1:i32)) - Complexity = 11
                    // Dst: (t2BICrr:i32 rGPR:i32:$Rn, rGPR:i32:$Rm)
/*20014*/         0, /*End of Scope*/
/*20015*/       0, /*End of Scope*/
/*20016*/     /*Scope*/ 95, /*->20112*/
/*20017*/       OPC_MoveChild, 0,
/*20019*/       OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*20022*/       OPC_RecordChild0, // #0 = $Rm
/*20023*/       OPC_CheckChild1Integer, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*20034*/       OPC_MoveParent,
/*20035*/       OPC_RecordChild1, // #1 = $Rn
/*20036*/       OPC_CheckType, MVT::i32,
/*20038*/       OPC_Scope, 23, /*->20063*/ // 3 children in Scope
/*20040*/         OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*20042*/         OPC_EmitInteger, MVT::i32, 14, 
/*20045*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*20048*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*20051*/         OPC_MorphNodeTo, TARGET_VAL(ARM::BICrr), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 0, 2, 3, 4, 
                  // Src: (and:i32 (xor:i32 GPR:i32:$Rm, -1:i32), GPR:i32:$Rn) - Complexity = 11
                  // Dst: (BICrr:i32 GPR:i32:$Rn, GPR:i32:$Rm)
/*20063*/       /*Scope*/ 23, /*->20087*/
/*20064*/         OPC_CheckPatternPredicate, 6, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*20066*/         OPC_EmitRegister, MVT::i32, ARM::CPSR,
/*20069*/         OPC_EmitInteger, MVT::i32, 14, 
/*20072*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*20075*/         OPC_MorphNodeTo, TARGET_VAL(ARM::tBIC), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 1, 0, 3, 4, 
                  // Src: (and:i32 (xor:i32 tGPR:i32:$Rm, -1:i32), tGPR:i32:$Rn) - Complexity = 11
                  // Dst: (tBIC:i32 tGPR:i32:$Rn, tGPR:i32:$Rm)
/*20087*/       /*Scope*/ 23, /*->20111*/
/*20088*/         OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*20090*/         OPC_EmitInteger, MVT::i32, 14, 
/*20093*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*20096*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*20099*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2BICrr), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 0, 2, 3, 4, 
                  // Src: (and:i32 (xor:i32 rGPR:i32:$Rm, -1:i32), rGPR:i32:$Rn) - Complexity = 11
                  // Dst: (t2BICrr:i32 rGPR:i32:$Rn, rGPR:i32:$Rm)
/*20111*/       0, /*End of Scope*/
/*20112*/     /*Scope*/ 24, /*->20137*/
/*20113*/       OPC_CheckAndImm, 127|128,1/*255*/, 
/*20116*/       OPC_RecordChild0, // #0 = $Rm
/*20117*/       OPC_CheckType, MVT::i32,
/*20119*/       OPC_CheckPatternPredicate, 15, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only()) && (Subtarget->hasV6Ops())
/*20121*/       OPC_EmitInteger, MVT::i32, 14, 
/*20124*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*20127*/       OPC_MorphNodeTo, TARGET_VAL(ARM::tUXTB), 0,
                    1/*#VTs*/, MVT::i32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (and:i32 tGPR:i32:$Rm, 255:i32) - Complexity = 8
                // Dst: (tUXTB:i32 tGPR:i32:$Rm)
/*20137*/     /*Scope*/ 25, /*->20163*/
/*20138*/       OPC_CheckAndImm, 127|128,127|128,3/*65535*/, 
/*20142*/       OPC_RecordChild0, // #0 = $Rm
/*20143*/       OPC_CheckType, MVT::i32,
/*20145*/       OPC_CheckPatternPredicate, 15, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only()) && (Subtarget->hasV6Ops())
/*20147*/       OPC_EmitInteger, MVT::i32, 14, 
/*20150*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*20153*/       OPC_MorphNodeTo, TARGET_VAL(ARM::tUXTH), 0,
                    1/*#VTs*/, MVT::i32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (and:i32 tGPR:i32:$Rm, 65535:i32) - Complexity = 8
                // Dst: (tUXTH:i32 tGPR:i32:$Rm)
/*20163*/     /*Scope*/ 73|128,3/*457*/, /*->20622*/
/*20165*/       OPC_RecordChild0, // #0 = $src
/*20166*/       OPC_Scope, 39, /*->20207*/ // 4 children in Scope
/*20168*/         OPC_RecordChild1, // #1 = $imm
/*20169*/         OPC_MoveChild, 1,
/*20171*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*20174*/         OPC_CheckPredicate, 21, // Predicate_t2_so_imm_not
/*20176*/         OPC_MoveParent,
/*20177*/         OPC_CheckType, MVT::i32,
/*20179*/         OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*20181*/         OPC_EmitConvertToTarget, 1,
/*20183*/         OPC_EmitNodeXForm, 8, 2, // t2_so_imm_not_XFORM
/*20186*/         OPC_EmitInteger, MVT::i32, 14, 
/*20189*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*20192*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*20195*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2BICri), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 3, 4, 5, 6, 
                  // Src: (and:i32 rGPR:i32:$src, (imm:i32)<<P:Predicate_t2_so_imm_not>><<X:t2_so_imm_not_XFORM>>:$imm) - Complexity = 8
                  // Dst: (t2BICri:i32 rGPR:i32:$src, (t2_so_imm_not_XFORM:i32 (imm:i32)<<P:Predicate_t2_so_imm_not>>:$imm))
/*20207*/       /*Scope*/ 44, /*->20252*/
/*20208*/         OPC_MoveChild, 0,
/*20210*/         OPC_CheckPredicate, 27, // Predicate_top16Zero
/*20212*/         OPC_MoveParent,
/*20213*/         OPC_RecordChild1, // #1 = $imm
/*20214*/         OPC_MoveChild, 1,
/*20216*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*20219*/         OPC_CheckPredicate, 28, // Predicate_t2_so_imm_notSext
/*20221*/         OPC_MoveParent,
/*20222*/         OPC_CheckType, MVT::i32,
/*20224*/         OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*20226*/         OPC_EmitConvertToTarget, 1,
/*20228*/         OPC_EmitNodeXForm, 9, 2, // t2_so_imm_notSext16_XFORM
/*20231*/         OPC_EmitInteger, MVT::i32, 14, 
/*20234*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*20237*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*20240*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2BICri), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 3, 4, 5, 6, 
                  // Src: (and:i32 rGPR:i32<<P:Predicate_top16Zero>>:$src, (imm:i32)<<P:Predicate_t2_so_imm_notSext>><<X:t2_so_imm_notSext16_XFORM>>:$imm) - Complexity = 8
                  // Dst: (t2BICri:i32 rGPR:i32:$src, (t2_so_imm_notSext16_XFORM:i32 (imm:i32)<<P:Predicate_t2_so_imm_notSext>>:$imm))
/*20252*/       /*Scope*/ 111|128,1/*239*/, /*->20493*/
/*20254*/         OPC_RecordChild1, // #1 = $imm
/*20255*/         OPC_Scope, 29|128,1/*157*/, /*->20415*/ // 2 children in Scope
/*20258*/           OPC_MoveChild, 1,
/*20260*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*20263*/           OPC_Scope, 30, /*->20295*/ // 5 children in Scope
/*20265*/             OPC_CheckPredicate, 4, // Predicate_so_imm
/*20267*/             OPC_MoveParent,
/*20268*/             OPC_CheckType, MVT::i32,
/*20270*/             OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*20272*/             OPC_EmitConvertToTarget, 1,
/*20274*/             OPC_EmitInteger, MVT::i32, 14, 
/*20277*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*20280*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*20283*/             OPC_MorphNodeTo, TARGET_VAL(ARM::ANDri), 0,
                          1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 2, 3, 4, 5, 
                      // Src: (and:i32 GPR:i32:$Rn, (imm:i32)<<P:Predicate_so_imm>>:$imm) - Complexity = 7
                      // Dst: (ANDri:i32 GPR:i32:$Rn, (imm:i32):$imm)
/*20295*/           /*Scope*/ 26, /*->20322*/
/*20296*/             OPC_CheckPredicate, 29, // Predicate_bf_inv_mask_imm
/*20298*/             OPC_MoveParent,
/*20299*/             OPC_CheckType, MVT::i32,
/*20301*/             OPC_CheckPatternPredicate, 7, // (!Subtarget->isThumb()) && (Subtarget->hasV6T2Ops())
/*20303*/             OPC_EmitConvertToTarget, 1,
/*20305*/             OPC_EmitInteger, MVT::i32, 14, 
/*20308*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*20311*/             OPC_MorphNodeTo, TARGET_VAL(ARM::BFC), 0,
                          1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 2, 3, 4, 
                      // Src: (and:i32 GPR:i32:$src, (imm:i32)<<P:Predicate_bf_inv_mask_imm>>:$imm) - Complexity = 7
                      // Dst: (BFC:i32 GPR:i32:$src, (imm:i32):$imm)
/*20322*/           /*Scope*/ 33, /*->20356*/
/*20323*/             OPC_CheckPredicate, 30, // Predicate_so_imm_not
/*20325*/             OPC_MoveParent,
/*20326*/             OPC_CheckType, MVT::i32,
/*20328*/             OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*20330*/             OPC_EmitConvertToTarget, 1,
/*20332*/             OPC_EmitNodeXForm, 10, 2, // imm_not_XFORM
/*20335*/             OPC_EmitInteger, MVT::i32, 14, 
/*20338*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*20341*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*20344*/             OPC_MorphNodeTo, TARGET_VAL(ARM::BICri), 0,
                          1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 3, 4, 5, 6, 
                      // Src: (and:i32 GPR:i32:$src, (imm:i32)<<P:Predicate_so_imm_not>><<X:imm_not_XFORM>>:$imm) - Complexity = 7
                      // Dst: (BICri:i32 GPR:i32:$src, (imm_not_XFORM:i32 (imm:i32)<<P:Predicate_so_imm_not>>:$imm))
/*20356*/           /*Scope*/ 30, /*->20387*/
/*20357*/             OPC_CheckPredicate, 10, // Predicate_t2_so_imm
/*20359*/             OPC_MoveParent,
/*20360*/             OPC_CheckType, MVT::i32,
/*20362*/             OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*20364*/             OPC_EmitConvertToTarget, 1,
/*20366*/             OPC_EmitInteger, MVT::i32, 14, 
/*20369*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*20372*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*20375*/             OPC_MorphNodeTo, TARGET_VAL(ARM::t2ANDri), 0,
                          1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 2, 3, 4, 5, 
                      // Src: (and:i32 rGPR:i32:$Rn, (imm:i32)<<P:Predicate_t2_so_imm>>:$imm) - Complexity = 7
                      // Dst: (t2ANDri:i32 rGPR:i32:$Rn, (imm:i32):$imm)
/*20387*/           /*Scope*/ 26, /*->20414*/
/*20388*/             OPC_CheckPredicate, 29, // Predicate_bf_inv_mask_imm
/*20390*/             OPC_MoveParent,
/*20391*/             OPC_CheckType, MVT::i32,
/*20393*/             OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*20395*/             OPC_EmitConvertToTarget, 1,
/*20397*/             OPC_EmitInteger, MVT::i32, 14, 
/*20400*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*20403*/             OPC_MorphNodeTo, TARGET_VAL(ARM::t2BFC), 0,
                          1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 2, 3, 4, 
                      // Src: (and:i32 rGPR:i32:$src, (imm:i32)<<P:Predicate_bf_inv_mask_imm>>:$imm) - Complexity = 7
                      // Dst: (t2BFC:i32 rGPR:i32:$src, (imm:i32):$imm)
/*20414*/           0, /*End of Scope*/
/*20415*/         /*Scope*/ 76, /*->20492*/
/*20416*/           OPC_CheckType, MVT::i32,
/*20418*/           OPC_Scope, 23, /*->20443*/ // 3 children in Scope
/*20420*/             OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*20422*/             OPC_EmitInteger, MVT::i32, 14, 
/*20425*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*20428*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*20431*/             OPC_MorphNodeTo, TARGET_VAL(ARM::ANDrr), 0,
                          1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                      // Src: (and:i32 GPR:i32:$Rn, GPR:i32:$Rm) - Complexity = 3
                      // Dst: (ANDrr:i32 GPR:i32:$Rn, GPR:i32:$Rm)
/*20443*/           /*Scope*/ 23, /*->20467*/
/*20444*/             OPC_CheckPatternPredicate, 6, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*20446*/             OPC_EmitRegister, MVT::i32, ARM::CPSR,
/*20449*/             OPC_EmitInteger, MVT::i32, 14, 
/*20452*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*20455*/             OPC_MorphNodeTo, TARGET_VAL(ARM::tAND), 0,
                          1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                      // Src: (and:i32 tGPR:i32:$Rn, tGPR:i32:$Rm) - Complexity = 3
                      // Dst: (tAND:i32 tGPR:i32:$Rn, tGPR:i32:$Rm)
/*20467*/           /*Scope*/ 23, /*->20491*/
/*20468*/             OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*20470*/             OPC_EmitInteger, MVT::i32, 14, 
/*20473*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*20476*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*20479*/             OPC_MorphNodeTo, TARGET_VAL(ARM::t2ANDrr), 0,
                          1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                      // Src: (and:i32 rGPR:i32:$Rn, rGPR:i32:$Rm) - Complexity = 3
                      // Dst: (t2ANDrr:i32 rGPR:i32:$Rn, rGPR:i32:$Rm)
/*20491*/           0, /*End of Scope*/
/*20492*/         0, /*End of Scope*/
/*20493*/       /*Scope*/ 127, /*->20621*/
/*20494*/         OPC_MoveChild, 1,
/*20496*/         OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*20499*/         OPC_Scope, 73, /*->20574*/ // 2 children in Scope
/*20501*/           OPC_RecordChild0, // #1 = $Vm
/*20502*/           OPC_MoveChild, 1,
/*20504*/           OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*20507*/           OPC_MoveChild, 0,
/*20509*/           OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*20512*/           OPC_MoveChild, 0,
/*20514*/           OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*20517*/           OPC_MoveParent,
/*20518*/           OPC_CheckPredicate, 22, // Predicate_NEONimmAllOnesV
/*20520*/           OPC_SwitchType /*2 cases */, 24, MVT::v8i8,// ->20547
/*20523*/             OPC_MoveParent,
/*20524*/             OPC_MoveParent,
/*20525*/             OPC_MoveParent,
/*20526*/             OPC_CheckType, MVT::v2i32,
/*20528*/             OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*20530*/             OPC_EmitInteger, MVT::i32, 14, 
/*20533*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*20536*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VBICd), 0,
                          1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                      // Src: (and:v2i32 DPR:v2i32:$Vn, (xor:v2i32 DPR:v2i32:$Vm, (bitconvert:v2i32 (NEONvmovImm:v8i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>))) - Complexity = 16
                      // Dst: (VBICd:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*20547*/           /*SwitchType*/ 24, MVT::v16i8,// ->20573
/*20549*/             OPC_MoveParent,
/*20550*/             OPC_MoveParent,
/*20551*/             OPC_MoveParent,
/*20552*/             OPC_CheckType, MVT::v4i32,
/*20554*/             OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*20556*/             OPC_EmitInteger, MVT::i32, 14, 
/*20559*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*20562*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VBICq), 0,
                          1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                      // Src: (and:v4i32 QPR:v4i32:$Vn, (xor:v4i32 QPR:v4i32:$Vm, (bitconvert:v4i32 (NEONvmovImm:v16i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>))) - Complexity = 16
                      // Dst: (VBICq:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm)
/*20573*/           0, // EndSwitchType
/*20574*/         /*Scope*/ 45, /*->20620*/
/*20575*/           OPC_MoveChild, 0,
/*20577*/           OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*20580*/           OPC_MoveChild, 0,
/*20582*/           OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*20585*/           OPC_MoveChild, 0,
/*20587*/           OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*20590*/           OPC_MoveParent,
/*20591*/           OPC_CheckPredicate, 22, // Predicate_NEONimmAllOnesV
/*20593*/           OPC_CheckType, MVT::v8i8,
/*20595*/           OPC_MoveParent,
/*20596*/           OPC_MoveParent,
/*20597*/           OPC_RecordChild1, // #1 = $Vm
/*20598*/           OPC_MoveParent,
/*20599*/           OPC_CheckType, MVT::v2i32,
/*20601*/           OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*20603*/           OPC_EmitInteger, MVT::i32, 14, 
/*20606*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*20609*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VBICd), 0,
                        1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                    // Src: (and:v2i32 DPR:v2i32:$Vn, (xor:v2i32 (bitconvert:v2i32 (NEONvmovImm:v8i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>), DPR:v2i32:$Vm)) - Complexity = 16
                    // Dst: (VBICd:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*20620*/         0, /*End of Scope*/
/*20621*/       0, /*End of Scope*/
/*20622*/     /*Scope*/ 101, /*->20724*/
/*20623*/       OPC_MoveChild, 0,
/*20625*/       OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*20628*/       OPC_Scope, 46, /*->20676*/ // 2 children in Scope
/*20630*/         OPC_RecordChild0, // #0 = $Vm
/*20631*/         OPC_MoveChild, 1,
/*20633*/         OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*20636*/         OPC_MoveChild, 0,
/*20638*/         OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*20641*/         OPC_MoveChild, 0,
/*20643*/         OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*20646*/         OPC_MoveParent,
/*20647*/         OPC_CheckPredicate, 22, // Predicate_NEONimmAllOnesV
/*20649*/         OPC_CheckType, MVT::v8i8,
/*20651*/         OPC_MoveParent,
/*20652*/         OPC_MoveParent,
/*20653*/         OPC_MoveParent,
/*20654*/         OPC_RecordChild1, // #1 = $Vn
/*20655*/         OPC_CheckType, MVT::v2i32,
/*20657*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*20659*/         OPC_EmitInteger, MVT::i32, 14, 
/*20662*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*20665*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VBICd), 0,
                      1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 1, 0, 2, 3, 
                  // Src: (and:v2i32 (xor:v2i32 DPR:v2i32:$Vm, (bitconvert:v2i32 (NEONvmovImm:v8i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>)), DPR:v2i32:$Vn) - Complexity = 16
                  // Dst: (VBICd:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*20676*/       /*Scope*/ 46, /*->20723*/
/*20677*/         OPC_MoveChild, 0,
/*20679*/         OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*20682*/         OPC_MoveChild, 0,
/*20684*/         OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*20687*/         OPC_MoveChild, 0,
/*20689*/         OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*20692*/         OPC_MoveParent,
/*20693*/         OPC_CheckPredicate, 22, // Predicate_NEONimmAllOnesV
/*20695*/         OPC_CheckType, MVT::v8i8,
/*20697*/         OPC_MoveParent,
/*20698*/         OPC_MoveParent,
/*20699*/         OPC_RecordChild1, // #0 = $Vm
/*20700*/         OPC_MoveParent,
/*20701*/         OPC_RecordChild1, // #1 = $Vn
/*20702*/         OPC_CheckType, MVT::v2i32,
/*20704*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*20706*/         OPC_EmitInteger, MVT::i32, 14, 
/*20709*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*20712*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VBICd), 0,
                      1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 1, 0, 2, 3, 
                  // Src: (and:v2i32 (xor:v2i32 (bitconvert:v2i32 (NEONvmovImm:v8i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>), DPR:v2i32:$Vm), DPR:v2i32:$Vn) - Complexity = 16
                  // Dst: (VBICd:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*20723*/       0, /*End of Scope*/
/*20724*/     /*Scope*/ 51, /*->20776*/
/*20725*/       OPC_RecordChild0, // #0 = $Vn
/*20726*/       OPC_MoveChild, 1,
/*20728*/       OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*20731*/       OPC_MoveChild, 0,
/*20733*/       OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*20736*/       OPC_MoveChild, 0,
/*20738*/       OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*20741*/       OPC_MoveChild, 0,
/*20743*/       OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*20746*/       OPC_MoveParent,
/*20747*/       OPC_CheckPredicate, 22, // Predicate_NEONimmAllOnesV
/*20749*/       OPC_CheckType, MVT::v16i8,
/*20751*/       OPC_MoveParent,
/*20752*/       OPC_MoveParent,
/*20753*/       OPC_RecordChild1, // #1 = $Vm
/*20754*/       OPC_MoveParent,
/*20755*/       OPC_CheckType, MVT::v4i32,
/*20757*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*20759*/       OPC_EmitInteger, MVT::i32, 14, 
/*20762*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*20765*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VBICq), 0,
                    1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (and:v4i32 QPR:v4i32:$Vn, (xor:v4i32 (bitconvert:v4i32 (NEONvmovImm:v16i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>), QPR:v4i32:$Vm)) - Complexity = 16
                // Dst: (VBICq:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm)
/*20776*/     /*Scope*/ 101, /*->20878*/
/*20777*/       OPC_MoveChild, 0,
/*20779*/       OPC_CheckOpcode, TARGET_VAL(ISD::XOR),
/*20782*/       OPC_Scope, 46, /*->20830*/ // 2 children in Scope
/*20784*/         OPC_RecordChild0, // #0 = $Vm
/*20785*/         OPC_MoveChild, 1,
/*20787*/         OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*20790*/         OPC_MoveChild, 0,
/*20792*/         OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*20795*/         OPC_MoveChild, 0,
/*20797*/         OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*20800*/         OPC_MoveParent,
/*20801*/         OPC_CheckPredicate, 22, // Predicate_NEONimmAllOnesV
/*20803*/         OPC_CheckType, MVT::v16i8,
/*20805*/         OPC_MoveParent,
/*20806*/         OPC_MoveParent,
/*20807*/         OPC_MoveParent,
/*20808*/         OPC_RecordChild1, // #1 = $Vn
/*20809*/         OPC_CheckType, MVT::v4i32,
/*20811*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*20813*/         OPC_EmitInteger, MVT::i32, 14, 
/*20816*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*20819*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VBICq), 0,
                      1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 1, 0, 2, 3, 
                  // Src: (and:v4i32 (xor:v4i32 QPR:v4i32:$Vm, (bitconvert:v4i32 (NEONvmovImm:v16i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>)), QPR:v4i32:$Vn) - Complexity = 16
                  // Dst: (VBICq:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm)
/*20830*/       /*Scope*/ 46, /*->20877*/
/*20831*/         OPC_MoveChild, 0,
/*20833*/         OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*20836*/         OPC_MoveChild, 0,
/*20838*/         OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*20841*/         OPC_MoveChild, 0,
/*20843*/         OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*20846*/         OPC_MoveParent,
/*20847*/         OPC_CheckPredicate, 22, // Predicate_NEONimmAllOnesV
/*20849*/         OPC_CheckType, MVT::v16i8,
/*20851*/         OPC_MoveParent,
/*20852*/         OPC_MoveParent,
/*20853*/         OPC_RecordChild1, // #0 = $Vm
/*20854*/         OPC_MoveParent,
/*20855*/         OPC_RecordChild1, // #1 = $Vn
/*20856*/         OPC_CheckType, MVT::v4i32,
/*20858*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*20860*/         OPC_EmitInteger, MVT::i32, 14, 
/*20863*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*20866*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VBICq), 0,
                      1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 1, 0, 2, 3, 
                  // Src: (and:v4i32 (xor:v4i32 (bitconvert:v4i32 (NEONvmovImm:v16i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>), QPR:v4i32:$Vm), QPR:v4i32:$Vn) - Complexity = 16
                  // Dst: (VBICq:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm)
/*20877*/       0, /*End of Scope*/
/*20878*/     /*Scope*/ 46, /*->20925*/
/*20879*/       OPC_RecordChild0, // #0 = $Vn
/*20880*/       OPC_RecordChild1, // #1 = $Vm
/*20881*/       OPC_SwitchType /*2 cases */, 19, MVT::v2i32,// ->20903
/*20884*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*20886*/         OPC_EmitInteger, MVT::i32, 14, 
/*20889*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*20892*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VANDd), 0,
                      1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (and:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm) - Complexity = 3
                  // Dst: (VANDd:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*20903*/       /*SwitchType*/ 19, MVT::v4i32,// ->20924
/*20905*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*20907*/         OPC_EmitInteger, MVT::i32, 14, 
/*20910*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*20913*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VANDq), 0,
                      1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (and:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm) - Complexity = 3
                  // Dst: (VANDq:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm)
/*20924*/       0, // EndSwitchType
/*20925*/     0, /*End of Scope*/
/*20926*/   /*SwitchOpcode*/ 70|128,5/*710*/, TARGET_VAL(ISD::SRA),// ->21640
/*20930*/     OPC_Scope, 127|128,2/*383*/, /*->21316*/ // 5 children in Scope
/*20933*/       OPC_MoveChild, 0,
/*20935*/       OPC_SwitchOpcode /*2 cases */, 90|128,2/*346*/, TARGET_VAL(ISD::MUL),// ->21286
/*20940*/         OPC_Scope, 48, /*->20990*/ // 6 children in Scope
/*20942*/           OPC_RecordChild0, // #0 = $a
/*20943*/           OPC_MoveChild, 1,
/*20945*/           OPC_CheckOpcode, TARGET_VAL(ISD::SRA),
/*20948*/           OPC_MoveChild, 0,
/*20950*/           OPC_CheckOpcode, TARGET_VAL(ISD::SHL),
/*20953*/           OPC_RecordChild0, // #1 = $b
/*20954*/           OPC_CheckChild1Integer, 16, 
/*20956*/           OPC_CheckChild1Type, MVT::i32,
/*20958*/           OPC_MoveParent,
/*20959*/           OPC_CheckChild1Integer, 16, 
/*20961*/           OPC_CheckChild1Type, MVT::i32,
/*20963*/           OPC_MoveParent,
/*20964*/           OPC_MoveParent,
/*20965*/           OPC_CheckChild1Integer, 16, 
/*20967*/           OPC_CheckChild1Type, MVT::i32,
/*20969*/           OPC_CheckType, MVT::i32,
/*20971*/           OPC_CheckPatternPredicate, 12, // (!Subtarget->isThumb()) && (Subtarget->hasV5TEOps())
/*20973*/           OPC_EmitInteger, MVT::i32, 14, 
/*20976*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*20979*/           OPC_MorphNodeTo, TARGET_VAL(ARM::SMULWB), 0,
                        1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                    // Src: (sra:i32 (mul:i32 GPR:i32:$a, (sra:i32 (shl:i32 GPR:i32:$b, 16:i32), 16:i32)), 16:i32) - Complexity = 27
                    // Dst: (SMULWB:i32 GPR:i32:$a, GPR:i32:$b)
/*20990*/         /*Scope*/ 48, /*->21039*/
/*20991*/           OPC_MoveChild, 0,
/*20993*/           OPC_CheckOpcode, TARGET_VAL(ISD::SRA),
/*20996*/           OPC_MoveChild, 0,
/*20998*/           OPC_CheckOpcode, TARGET_VAL(ISD::SHL),
/*21001*/           OPC_RecordChild0, // #0 = $b
/*21002*/           OPC_CheckChild1Integer, 16, 
/*21004*/           OPC_CheckChild1Type, MVT::i32,
/*21006*/           OPC_MoveParent,
/*21007*/           OPC_CheckChild1Integer, 16, 
/*21009*/           OPC_CheckChild1Type, MVT::i32,
/*21011*/           OPC_MoveParent,
/*21012*/           OPC_RecordChild1, // #1 = $a
/*21013*/           OPC_MoveParent,
/*21014*/           OPC_CheckChild1Integer, 16, 
/*21016*/           OPC_CheckChild1Type, MVT::i32,
/*21018*/           OPC_CheckType, MVT::i32,
/*21020*/           OPC_CheckPatternPredicate, 12, // (!Subtarget->isThumb()) && (Subtarget->hasV5TEOps())
/*21022*/           OPC_EmitInteger, MVT::i32, 14, 
/*21025*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*21028*/           OPC_MorphNodeTo, TARGET_VAL(ARM::SMULWB), 0,
                        1/*#VTs*/, MVT::i32, 4/*#Ops*/, 1, 0, 2, 3, 
                    // Src: (sra:i32 (mul:i32 (sra:i32 (shl:i32 GPR:i32:$b, 16:i32), 16:i32), GPR:i32:$a), 16:i32) - Complexity = 27
                    // Dst: (SMULWB:i32 GPR:i32:$a, GPR:i32:$b)
/*21039*/         /*Scope*/ 61, /*->21101*/
/*21040*/           OPC_RecordChild0, // #0 = $Rn
/*21041*/           OPC_MoveChild, 1,
/*21043*/           OPC_CheckOpcode, TARGET_VAL(ISD::SRA),
/*21046*/           OPC_RecordChild0, // #1 = $Rm
/*21047*/           OPC_CheckChild1Integer, 16, 
/*21049*/           OPC_CheckChild1Type, MVT::i32,
/*21051*/           OPC_MoveParent,
/*21052*/           OPC_MoveParent,
/*21053*/           OPC_CheckChild1Integer, 16, 
/*21055*/           OPC_CheckChild1Type, MVT::i32,
/*21057*/           OPC_CheckType, MVT::i32,
/*21059*/           OPC_Scope, 19, /*->21080*/ // 2 children in Scope
/*21061*/             OPC_CheckPatternPredicate, 12, // (!Subtarget->isThumb()) && (Subtarget->hasV5TEOps())
/*21063*/             OPC_EmitInteger, MVT::i32, 14, 
/*21066*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*21069*/             OPC_MorphNodeTo, TARGET_VAL(ARM::SMULWT), 0,
                          1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                      // Src: (sra:i32 (mul:i32 GPR:i32:$Rn, (sra:i32 GPR:i32:$Rm, 16:i32)), 16:i32) - Complexity = 19
                      // Dst: (SMULWT:i32 GPR:i32:$Rn, GPR:i32:$Rm)
/*21080*/           /*Scope*/ 19, /*->21100*/
/*21081*/             OPC_CheckPatternPredicate, 13, // (Subtarget->isThumb2()) && (Subtarget->hasThumb2DSP())
/*21083*/             OPC_EmitInteger, MVT::i32, 14, 
/*21086*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*21089*/             OPC_MorphNodeTo, TARGET_VAL(ARM::t2SMULWT), 0,
                          1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                      // Src: (sra:i32 (mul:i32 rGPR:i32:$Rn, (sra:i32 rGPR:i32:$Rm, 16:i32)), 16:i32) - Complexity = 19
                      // Dst: (t2SMULWT:i32 rGPR:i32:$Rn, rGPR:i32:$Rm)
/*21100*/           0, /*End of Scope*/
/*21101*/         /*Scope*/ 61, /*->21163*/
/*21102*/           OPC_MoveChild, 0,
/*21104*/           OPC_CheckOpcode, TARGET_VAL(ISD::SRA),
/*21107*/           OPC_RecordChild0, // #0 = $Rm
/*21108*/           OPC_CheckChild1Integer, 16, 
/*21110*/           OPC_CheckChild1Type, MVT::i32,
/*21112*/           OPC_MoveParent,
/*21113*/           OPC_RecordChild1, // #1 = $Rn
/*21114*/           OPC_MoveParent,
/*21115*/           OPC_CheckChild1Integer, 16, 
/*21117*/           OPC_CheckChild1Type, MVT::i32,
/*21119*/           OPC_CheckType, MVT::i32,
/*21121*/           OPC_Scope, 19, /*->21142*/ // 2 children in Scope
/*21123*/             OPC_CheckPatternPredicate, 12, // (!Subtarget->isThumb()) && (Subtarget->hasV5TEOps())
/*21125*/             OPC_EmitInteger, MVT::i32, 14, 
/*21128*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*21131*/             OPC_MorphNodeTo, TARGET_VAL(ARM::SMULWT), 0,
                          1/*#VTs*/, MVT::i32, 4/*#Ops*/, 1, 0, 2, 3, 
                      // Src: (sra:i32 (mul:i32 (sra:i32 GPR:i32:$Rm, 16:i32), GPR:i32:$Rn), 16:i32) - Complexity = 19
                      // Dst: (SMULWT:i32 GPR:i32:$Rn, GPR:i32:$Rm)
/*21142*/           /*Scope*/ 19, /*->21162*/
/*21143*/             OPC_CheckPatternPredicate, 13, // (Subtarget->isThumb2()) && (Subtarget->hasThumb2DSP())
/*21145*/             OPC_EmitInteger, MVT::i32, 14, 
/*21148*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*21151*/             OPC_MorphNodeTo, TARGET_VAL(ARM::t2SMULWT), 0,
                          1/*#VTs*/, MVT::i32, 4/*#Ops*/, 1, 0, 2, 3, 
                      // Src: (sra:i32 (mul:i32 (sra:i32 rGPR:i32:$Rm, 16:i32), rGPR:i32:$Rn), 16:i32) - Complexity = 19
                      // Dst: (t2SMULWT:i32 rGPR:i32:$Rn, rGPR:i32:$Rm)
/*21162*/           0, /*End of Scope*/
/*21163*/         /*Scope*/ 60, /*->21224*/
/*21164*/           OPC_RecordChild0, // #0 = $Rn
/*21165*/           OPC_MoveChild, 1,
/*21167*/           OPC_CheckOpcode, TARGET_VAL(ISD::SIGN_EXTEND_INREG),
/*21170*/           OPC_RecordChild0, // #1 = $Rm
/*21171*/           OPC_MoveChild, 1,
/*21173*/           OPC_CheckValueType, MVT::i16,
/*21175*/           OPC_MoveParent,
/*21176*/           OPC_MoveParent,
/*21177*/           OPC_MoveParent,
/*21178*/           OPC_CheckChild1Integer, 16, 
/*21180*/           OPC_CheckChild1Type, MVT::i32,
/*21182*/           OPC_Scope, 19, /*->21203*/ // 2 children in Scope
/*21184*/             OPC_CheckPatternPredicate, 12, // (!Subtarget->isThumb()) && (Subtarget->hasV5TEOps())
/*21186*/             OPC_EmitInteger, MVT::i32, 14, 
/*21189*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*21192*/             OPC_MorphNodeTo, TARGET_VAL(ARM::SMULWB), 0,
                          1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                      // Src: (sra:i32 (mul:i32 GPR:i32:$Rn, (sext_inreg:i32 GPR:i32:$Rm, i16:Other)), 16:i32) - Complexity = 14
                      // Dst: (SMULWB:i32 GPR:i32:$Rn, GPR:i32:$Rm)
/*21203*/           /*Scope*/ 19, /*->21223*/
/*21204*/             OPC_CheckPatternPredicate, 13, // (Subtarget->isThumb2()) && (Subtarget->hasThumb2DSP())
/*21206*/             OPC_EmitInteger, MVT::i32, 14, 
/*21209*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*21212*/             OPC_MorphNodeTo, TARGET_VAL(ARM::t2SMULWB), 0,
                          1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                      // Src: (sra:i32 (mul:i32 rGPR:i32:$Rn, (sext_inreg:i32 rGPR:i32:$Rm, i16:Other)), 16:i32) - Complexity = 14
                      // Dst: (t2SMULWB:i32 rGPR:i32:$Rn, rGPR:i32:$Rm)
/*21223*/           0, /*End of Scope*/
/*21224*/         /*Scope*/ 60, /*->21285*/
/*21225*/           OPC_MoveChild, 0,
/*21227*/           OPC_CheckOpcode, TARGET_VAL(ISD::SIGN_EXTEND_INREG),
/*21230*/           OPC_RecordChild0, // #0 = $Rm
/*21231*/           OPC_MoveChild, 1,
/*21233*/           OPC_CheckValueType, MVT::i16,
/*21235*/           OPC_MoveParent,
/*21236*/           OPC_MoveParent,
/*21237*/           OPC_RecordChild1, // #1 = $Rn
/*21238*/           OPC_MoveParent,
/*21239*/           OPC_CheckChild1Integer, 16, 
/*21241*/           OPC_CheckChild1Type, MVT::i32,
/*21243*/           OPC_Scope, 19, /*->21264*/ // 2 children in Scope
/*21245*/             OPC_CheckPatternPredicate, 12, // (!Subtarget->isThumb()) && (Subtarget->hasV5TEOps())
/*21247*/             OPC_EmitInteger, MVT::i32, 14, 
/*21250*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*21253*/             OPC_MorphNodeTo, TARGET_VAL(ARM::SMULWB), 0,
                          1/*#VTs*/, MVT::i32, 4/*#Ops*/, 1, 0, 2, 3, 
                      // Src: (sra:i32 (mul:i32 (sext_inreg:i32 GPR:i32:$Rm, i16:Other), GPR:i32:$Rn), 16:i32) - Complexity = 14
                      // Dst: (SMULWB:i32 GPR:i32:$Rn, GPR:i32:$Rm)
/*21264*/           /*Scope*/ 19, /*->21284*/
/*21265*/             OPC_CheckPatternPredicate, 13, // (Subtarget->isThumb2()) && (Subtarget->hasThumb2DSP())
/*21267*/             OPC_EmitInteger, MVT::i32, 14, 
/*21270*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*21273*/             OPC_MorphNodeTo, TARGET_VAL(ARM::t2SMULWB), 0,
                          1/*#VTs*/, MVT::i32, 4/*#Ops*/, 1, 0, 2, 3, 
                      // Src: (sra:i32 (mul:i32 (sext_inreg:i32 rGPR:i32:$Rm, i16:Other), rGPR:i32:$Rn), 16:i32) - Complexity = 14
                      // Dst: (t2SMULWB:i32 rGPR:i32:$Rn, rGPR:i32:$Rm)
/*21284*/           0, /*End of Scope*/
/*21285*/         0, /*End of Scope*/
/*21286*/       /*SwitchOpcode*/ 26, TARGET_VAL(ISD::BSWAP),// ->21315
/*21289*/         OPC_RecordChild0, // #0 = $Rm
/*21290*/         OPC_MoveParent,
/*21291*/         OPC_CheckChild1Integer, 16, 
/*21293*/         OPC_CheckChild1Type, MVT::i32,
/*21295*/         OPC_CheckType, MVT::i32,
/*21297*/         OPC_CheckPatternPredicate, 1, // (!Subtarget->isThumb()) && (Subtarget->hasV6Ops())
/*21299*/         OPC_EmitInteger, MVT::i32, 14, 
/*21302*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*21305*/         OPC_MorphNodeTo, TARGET_VAL(ARM::REVSH), 0,
                      1/*#VTs*/, MVT::i32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (sra:i32 (bswap:i32 GPR:i32:$Rm), 16:i32) - Complexity = 16
                  // Dst: (REVSH:i32 GPR:i32:$Rm)
/*21315*/       0, // EndSwitchOpcode
/*21316*/     /*Scope*/ 30, /*->21347*/
/*21317*/       OPC_RecordNode, // #0 = $src
/*21318*/       OPC_CheckType, MVT::i32,
/*21320*/       OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*21322*/       OPC_CheckComplexPat, /*CP*/4, /*#*/0, // SelectShiftRegShifterOperand:$src #1 #2 #3
/*21325*/       OPC_EmitInteger, MVT::i32, 14, 
/*21328*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*21331*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*21334*/       OPC_MorphNodeTo, TARGET_VAL(ARM::MOVsr), 0,
                    1/*#VTs*/, MVT::i32, 6/*#Ops*/, 1, 2, 3, 4, 5, 6, 
                // Src: shift_so_reg_reg:i32:$src - Complexity = 12
                // Dst: (MOVsr:i32 shift_so_reg_reg:i32:$src)
/*21347*/     /*Scope*/ 127, /*->21475*/
/*21348*/       OPC_MoveChild, 0,
/*21350*/       OPC_SwitchOpcode /*2 cases */, 69, TARGET_VAL(ISD::MUL),// ->21423
/*21354*/         OPC_RecordChild0, // #0 = $a
/*21355*/         OPC_Scope, 32, /*->21389*/ // 2 children in Scope
/*21357*/           OPC_RecordChild1, // #1 = $b
/*21358*/           OPC_MoveChild, 1,
/*21360*/           OPC_CheckPredicate, 2, // Predicate_sext_16_node
/*21362*/           OPC_MoveParent,
/*21363*/           OPC_MoveParent,
/*21364*/           OPC_CheckChild1Integer, 16, 
/*21366*/           OPC_CheckChild1Type, MVT::i32,
/*21368*/           OPC_CheckType, MVT::i32,
/*21370*/           OPC_CheckPatternPredicate, 12, // (!Subtarget->isThumb()) && (Subtarget->hasV5TEOps())
/*21372*/           OPC_EmitInteger, MVT::i32, 14, 
/*21375*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*21378*/           OPC_MorphNodeTo, TARGET_VAL(ARM::SMULWB), 0,
                        1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                    // Src: (sra:i32 (mul:i32 GPR:i32:$a, GPR:i32<<P:Predicate_sext_16_node>>:$b), 16:i32) - Complexity = 12
                    // Dst: (SMULWB:i32 GPR:i32:$a, GPR:i32:$b)
/*21389*/         /*Scope*/ 32, /*->21422*/
/*21390*/           OPC_MoveChild, 0,
/*21392*/           OPC_CheckPredicate, 2, // Predicate_sext_16_node
/*21394*/           OPC_MoveParent,
/*21395*/           OPC_RecordChild1, // #1 = $a
/*21396*/           OPC_MoveParent,
/*21397*/           OPC_CheckChild1Integer, 16, 
/*21399*/           OPC_CheckChild1Type, MVT::i32,
/*21401*/           OPC_CheckType, MVT::i32,
/*21403*/           OPC_CheckPatternPredicate, 12, // (!Subtarget->isThumb()) && (Subtarget->hasV5TEOps())
/*21405*/           OPC_EmitInteger, MVT::i32, 14, 
/*21408*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*21411*/           OPC_MorphNodeTo, TARGET_VAL(ARM::SMULWB), 0,
                        1/*#VTs*/, MVT::i32, 4/*#Ops*/, 1, 0, 2, 3, 
                    // Src: (sra:i32 (mul:i32 GPR:i32<<P:Predicate_sext_16_node>>:$b, GPR:i32:$a), 16:i32) - Complexity = 12
                    // Dst: (SMULWB:i32 GPR:i32:$a, GPR:i32:$b)
/*21422*/         0, /*End of Scope*/
/*21423*/       /*SwitchOpcode*/ 48, TARGET_VAL(ISD::BSWAP),// ->21474
/*21426*/         OPC_RecordChild0, // #0 = $Rm
/*21427*/         OPC_MoveParent,
/*21428*/         OPC_CheckChild1Integer, 16, 
/*21430*/         OPC_CheckChild1Type, MVT::i32,
/*21432*/         OPC_CheckType, MVT::i32,
/*21434*/         OPC_Scope, 18, /*->21454*/ // 2 children in Scope
/*21436*/           OPC_CheckPatternPredicate, 15, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only()) && (Subtarget->hasV6Ops())
/*21438*/           OPC_EmitInteger, MVT::i32, 14, 
/*21441*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*21444*/           OPC_MorphNodeTo, TARGET_VAL(ARM::tREVSH), 0,
                        1/*#VTs*/, MVT::i32, 3/*#Ops*/, 0, 1, 2, 
                    // Src: (sra:i32 (bswap:i32 tGPR:i32:$Rm), 16:i32) - Complexity = 11
                    // Dst: (tREVSH:i32 tGPR:i32:$Rm)
/*21454*/         /*Scope*/ 18, /*->21473*/
/*21455*/           OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*21457*/           OPC_EmitInteger, MVT::i32, 14, 
/*21460*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*21463*/           OPC_MorphNodeTo, TARGET_VAL(ARM::t2REVSH), 0,
                        1/*#VTs*/, MVT::i32, 3/*#Ops*/, 0, 1, 2, 
                    // Src: (sra:i32 (bswap:i32 rGPR:i32:$Rm), 16:i32) - Complexity = 11
                    // Dst: (t2REVSH:i32 rGPR:i32:$Rm)
/*21473*/         0, /*End of Scope*/
/*21474*/       0, // EndSwitchOpcode
/*21475*/     /*Scope*/ 29, /*->21505*/
/*21476*/       OPC_RecordNode, // #0 = $src
/*21477*/       OPC_CheckType, MVT::i32,
/*21479*/       OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*21481*/       OPC_CheckComplexPat, /*CP*/5, /*#*/0, // SelectShiftImmShifterOperand:$src #1 #2
/*21484*/       OPC_EmitInteger, MVT::i32, 14, 
/*21487*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*21490*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*21493*/       OPC_MorphNodeTo, TARGET_VAL(ARM::MOVsi), 0,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 2, 3, 4, 5, 
                // Src: shift_so_reg_imm:i32:$src - Complexity = 9
                // Dst: (MOVsi:i32 shift_so_reg_imm:i32:$src)
/*21505*/     /*Scope*/ 4|128,1/*132*/, /*->21639*/
/*21507*/       OPC_RecordChild0, // #0 = $Rm
/*21508*/       OPC_RecordChild1, // #1 = $imm5
/*21509*/       OPC_Scope, 72, /*->21583*/ // 2 children in Scope
/*21511*/         OPC_MoveChild, 1,
/*21513*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*21516*/         OPC_CheckPredicate, 31, // Predicate_imm_sr
/*21518*/         OPC_CheckType, MVT::i32,
/*21520*/         OPC_MoveParent,
/*21521*/         OPC_CheckType, MVT::i32,
/*21523*/         OPC_Scope, 28, /*->21553*/ // 2 children in Scope
/*21525*/           OPC_CheckPatternPredicate, 6, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*21527*/           OPC_EmitRegister, MVT::i32, ARM::CPSR,
/*21530*/           OPC_EmitConvertToTarget, 1,
/*21532*/           OPC_EmitNodeXForm, 11, 3, // imm_sr_XFORM
/*21535*/           OPC_EmitInteger, MVT::i32, 14, 
/*21538*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*21541*/           OPC_MorphNodeTo, TARGET_VAL(ARM::tASRri), 0,
                        1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 0, 4, 5, 6, 
                    // Src: (sra:i32 tGPR:i32:$Rm, (imm:i32)<<P:Predicate_imm_sr>><<X:imm_sr_XFORM>>:$imm5) - Complexity = 7
                    // Dst: (tASRri:i32 tGPR:i32:$Rm, (imm_sr_XFORM:i32 (imm:i32):$imm5))
/*21553*/         /*Scope*/ 28, /*->21582*/
/*21554*/           OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*21556*/           OPC_EmitConvertToTarget, 1,
/*21558*/           OPC_EmitNodeXForm, 11, 2, // imm_sr_XFORM
/*21561*/           OPC_EmitInteger, MVT::i32, 14, 
/*21564*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*21567*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*21570*/           OPC_MorphNodeTo, TARGET_VAL(ARM::t2ASRri), 0,
                        1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 3, 4, 5, 6, 
                    // Src: (sra:i32 rGPR:i32:$Rm, (imm:i32)<<P:Predicate_imm_sr>><<X:imm_sr_XFORM>>:$imm) - Complexity = 7
                    // Dst: (t2ASRri:i32 rGPR:i32:$Rm, (imm_sr_XFORM:i32 (imm:i32):$imm))
/*21582*/         0, /*End of Scope*/
/*21583*/       /*Scope*/ 54, /*->21638*/
/*21584*/         OPC_CheckChild1Type, MVT::i32,
/*21586*/         OPC_CheckType, MVT::i32,
/*21588*/         OPC_Scope, 23, /*->21613*/ // 2 children in Scope
/*21590*/           OPC_CheckPatternPredicate, 6, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*21592*/           OPC_EmitRegister, MVT::i32, ARM::CPSR,
/*21595*/           OPC_EmitInteger, MVT::i32, 14, 
/*21598*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*21601*/           OPC_MorphNodeTo, TARGET_VAL(ARM::tASRrr), 0,
                        1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                    // Src: (sra:i32 tGPR:i32:$Rn, tGPR:i32:$Rm) - Complexity = 3
                    // Dst: (tASRrr:i32 tGPR:i32:$Rn, tGPR:i32:$Rm)
/*21613*/         /*Scope*/ 23, /*->21637*/
/*21614*/           OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*21616*/           OPC_EmitInteger, MVT::i32, 14, 
/*21619*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*21622*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*21625*/           OPC_MorphNodeTo, TARGET_VAL(ARM::t2ASRrr), 0,
                        1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                    // Src: (sra:i32 rGPR:i32:$Rn, rGPR:i32:$Rm) - Complexity = 3
                    // Dst: (t2ASRrr:i32 rGPR:i32:$Rn, rGPR:i32:$Rm)
/*21637*/         0, /*End of Scope*/
/*21638*/       0, /*End of Scope*/
/*21639*/     0, /*End of Scope*/
/*21640*/   /*SwitchOpcode*/ 95|128,2/*351*/, TARGET_VAL(ISD::SRL),// ->21995
/*21644*/     OPC_Scope, 26|128,1/*154*/, /*->21801*/ // 3 children in Scope
/*21647*/       OPC_MoveChild, 0,
/*21649*/       OPC_CheckOpcode, TARGET_VAL(ISD::BSWAP),
/*21652*/       OPC_MoveChild, 0,
/*21654*/       OPC_CheckOpcode, TARGET_VAL(ISD::LOAD),
/*21657*/       OPC_RecordMemRef,
/*21658*/       OPC_RecordNode, // #0 = 'ld' chained node
/*21659*/       OPC_CheckFoldableChainNode,
/*21660*/       OPC_RecordChild1, // #1 = $addr
/*21661*/       OPC_CheckChild1Type, MVT::i32,
/*21663*/       OPC_CheckPredicate, 32, // Predicate_unindexedload
/*21665*/       OPC_CheckPredicate, 33, // Predicate_extload
/*21667*/       OPC_CheckPredicate, 34, // Predicate_extloadi16
/*21669*/       OPC_MoveParent,
/*21670*/       OPC_MoveParent,
/*21671*/       OPC_CheckChild1Integer, 16, 
/*21673*/       OPC_CheckChild1Type, MVT::i32,
/*21675*/       OPC_CheckType, MVT::i32,
/*21677*/       OPC_Scope, 40, /*->21719*/ // 2 children in Scope
/*21679*/         OPC_CheckPatternPredicate, 1, // (!Subtarget->isThumb()) && (Subtarget->hasV6Ops())
/*21681*/         OPC_CheckComplexPat, /*CP*/6, /*#*/1, // SelectAddrMode3:$addr #2 #3 #4
/*21684*/         OPC_EmitMergeInputChains1_0,
/*21685*/         OPC_EmitInteger, MVT::i32, 14, 
/*21688*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*21691*/         OPC_EmitNode, TARGET_VAL(ARM::LDRH), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 3, 4, 5, 6,  // Results = #7
/*21703*/         OPC_EmitInteger, MVT::i32, 14, 
/*21706*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*21709*/         OPC_MorphNodeTo, TARGET_VAL(ARM::REV16), 0,
                      1/*#VTs*/, MVT::i32, 3/*#Ops*/, 7, 8, 9, 
                  // Src: (srl:i32 (bswap:i32 (ld:i32 addrmode3:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_extload>><<P:Predicate_extloadi16>>), 16:i32) - Complexity = 27
                  // Dst: (REV16:i32 (LDRH:i32 addrmode3:i32:$addr))
/*21719*/       /*Scope*/ 80, /*->21800*/
/*21720*/         OPC_CheckPatternPredicate, 6, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*21722*/         OPC_Scope, 37, /*->21761*/ // 2 children in Scope
/*21724*/           OPC_CheckComplexPat, /*CP*/7, /*#*/1, // SelectThumbAddrModeRI5S2:$addr #2 #3
/*21727*/           OPC_EmitMergeInputChains1_0,
/*21728*/           OPC_EmitInteger, MVT::i32, 14, 
/*21731*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*21734*/           OPC_EmitNode, TARGET_VAL(ARM::tLDRHr), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 4, 5,  // Results = #6
/*21745*/           OPC_EmitInteger, MVT::i32, 14, 
/*21748*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*21751*/           OPC_MorphNodeTo, TARGET_VAL(ARM::tREV16), 0,
                        1/*#VTs*/, MVT::i32, 3/*#Ops*/, 6, 7, 8, 
                    // Src: (srl:i32 (bswap:i32 (ld:i32 t_addrmode_rrs2:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_extload>><<P:Predicate_extloadi16>>), 16:i32) - Complexity = 24
                    // Dst: (tREV16:i32 (tLDRHr:i32 t_addrmode_rrs2:i32:$addr))
/*21761*/         /*Scope*/ 37, /*->21799*/
/*21762*/           OPC_CheckComplexPat, /*CP*/8, /*#*/1, // SelectThumbAddrModeImm5S2:$addr #2 #3
/*21765*/           OPC_EmitMergeInputChains1_0,
/*21766*/           OPC_EmitInteger, MVT::i32, 14, 
/*21769*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*21772*/           OPC_EmitNode, TARGET_VAL(ARM::tLDRHi), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 4, 5,  // Results = #6
/*21783*/           OPC_EmitInteger, MVT::i32, 14, 
/*21786*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*21789*/           OPC_MorphNodeTo, TARGET_VAL(ARM::tREV16), 0,
                        1/*#VTs*/, MVT::i32, 3/*#Ops*/, 6, 7, 8, 
                    // Src: (srl:i32 (bswap:i32 (ld:i32 t_addrmode_is2:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_extload>><<P:Predicate_extloadi16>>), 16:i32) - Complexity = 24
                    // Dst: (tREV16:i32 (tLDRHi:i32 t_addrmode_is2:i32:$addr))
/*21799*/         0, /*End of Scope*/
/*21800*/       0, /*End of Scope*/
/*21801*/     /*Scope*/ 58, /*->21860*/
/*21802*/       OPC_RecordNode, // #0 = $src
/*21803*/       OPC_CheckType, MVT::i32,
/*21805*/       OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*21807*/       OPC_Scope, 25, /*->21834*/ // 2 children in Scope
/*21809*/         OPC_CheckComplexPat, /*CP*/4, /*#*/0, // SelectShiftRegShifterOperand:$src #1 #2 #3
/*21812*/         OPC_EmitInteger, MVT::i32, 14, 
/*21815*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*21818*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*21821*/         OPC_MorphNodeTo, TARGET_VAL(ARM::MOVsr), 0,
                      1/*#VTs*/, MVT::i32, 6/*#Ops*/, 1, 2, 3, 4, 5, 6, 
                  // Src: shift_so_reg_reg:i32:$src - Complexity = 12
                  // Dst: (MOVsr:i32 shift_so_reg_reg:i32:$src)
/*21834*/       /*Scope*/ 24, /*->21859*/
/*21835*/         OPC_CheckComplexPat, /*CP*/5, /*#*/0, // SelectShiftImmShifterOperand:$src #1 #2
/*21838*/         OPC_EmitInteger, MVT::i32, 14, 
/*21841*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*21844*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*21847*/         OPC_MorphNodeTo, TARGET_VAL(ARM::MOVsi), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 2, 3, 4, 5, 
                  // Src: shift_so_reg_imm:i32:$src - Complexity = 9
                  // Dst: (MOVsi:i32 shift_so_reg_imm:i32:$src)
/*21859*/       0, /*End of Scope*/
/*21860*/     /*Scope*/ 4|128,1/*132*/, /*->21994*/
/*21862*/       OPC_RecordChild0, // #0 = $Rm
/*21863*/       OPC_RecordChild1, // #1 = $imm5
/*21864*/       OPC_Scope, 72, /*->21938*/ // 2 children in Scope
/*21866*/         OPC_MoveChild, 1,
/*21868*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*21871*/         OPC_CheckPredicate, 31, // Predicate_imm_sr
/*21873*/         OPC_CheckType, MVT::i32,
/*21875*/         OPC_MoveParent,
/*21876*/         OPC_CheckType, MVT::i32,
/*21878*/         OPC_Scope, 28, /*->21908*/ // 2 children in Scope
/*21880*/           OPC_CheckPatternPredicate, 6, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*21882*/           OPC_EmitRegister, MVT::i32, ARM::CPSR,
/*21885*/           OPC_EmitConvertToTarget, 1,
/*21887*/           OPC_EmitNodeXForm, 11, 3, // imm_sr_XFORM
/*21890*/           OPC_EmitInteger, MVT::i32, 14, 
/*21893*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*21896*/           OPC_MorphNodeTo, TARGET_VAL(ARM::tLSRri), 0,
                        1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 0, 4, 5, 6, 
                    // Src: (srl:i32 tGPR:i32:$Rm, (imm:i32)<<P:Predicate_imm_sr>><<X:imm_sr_XFORM>>:$imm5) - Complexity = 7
                    // Dst: (tLSRri:i32 tGPR:i32:$Rm, (imm_sr_XFORM:i32 (imm:i32):$imm5))
/*21908*/         /*Scope*/ 28, /*->21937*/
/*21909*/           OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*21911*/           OPC_EmitConvertToTarget, 1,
/*21913*/           OPC_EmitNodeXForm, 11, 2, // imm_sr_XFORM
/*21916*/           OPC_EmitInteger, MVT::i32, 14, 
/*21919*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*21922*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*21925*/           OPC_MorphNodeTo, TARGET_VAL(ARM::t2LSRri), 0,
                        1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 3, 4, 5, 6, 
                    // Src: (srl:i32 rGPR:i32:$Rm, (imm:i32)<<P:Predicate_imm_sr>><<X:imm_sr_XFORM>>:$imm) - Complexity = 7
                    // Dst: (t2LSRri:i32 rGPR:i32:$Rm, (imm_sr_XFORM:i32 (imm:i32):$imm))
/*21937*/         0, /*End of Scope*/
/*21938*/       /*Scope*/ 54, /*->21993*/
/*21939*/         OPC_CheckChild1Type, MVT::i32,
/*21941*/         OPC_CheckType, MVT::i32,
/*21943*/         OPC_Scope, 23, /*->21968*/ // 2 children in Scope
/*21945*/           OPC_CheckPatternPredicate, 6, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*21947*/           OPC_EmitRegister, MVT::i32, ARM::CPSR,
/*21950*/           OPC_EmitInteger, MVT::i32, 14, 
/*21953*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*21956*/           OPC_MorphNodeTo, TARGET_VAL(ARM::tLSRrr), 0,
                        1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                    // Src: (srl:i32 tGPR:i32:$Rn, tGPR:i32:$Rm) - Complexity = 3
                    // Dst: (tLSRrr:i32 tGPR:i32:$Rn, tGPR:i32:$Rm)
/*21968*/         /*Scope*/ 23, /*->21992*/
/*21969*/           OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*21971*/           OPC_EmitInteger, MVT::i32, 14, 
/*21974*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*21977*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*21980*/           OPC_MorphNodeTo, TARGET_VAL(ARM::t2LSRrr), 0,
                        1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                    // Src: (srl:i32 rGPR:i32:$Rn, rGPR:i32:$Rm) - Complexity = 3
                    // Dst: (t2LSRrr:i32 rGPR:i32:$Rn, rGPR:i32:$Rm)
/*21992*/         0, /*End of Scope*/
/*21993*/       0, /*End of Scope*/
/*21994*/     0, /*End of Scope*/
/*21995*/   /*SwitchOpcode*/ 75|128,18/*2379*/, TARGET_VAL(ISD::STORE),// ->24378
/*21999*/     OPC_RecordMemRef,
/*22000*/     OPC_RecordNode, // #0 = 'st' chained node
/*22001*/     OPC_Scope, 108|128,3/*492*/, /*->22496*/ // 4 children in Scope
/*22004*/       OPC_MoveChild, 1,
/*22006*/       OPC_SwitchOpcode /*3 cases */, 19|128,1/*147*/, TARGET_VAL(ISD::SRL),// ->22158
/*22011*/         OPC_MoveChild, 0,
/*22013*/         OPC_CheckOpcode, TARGET_VAL(ISD::BSWAP),
/*22016*/         OPC_RecordChild0, // #1 = $Rn
/*22017*/         OPC_MoveParent,
/*22018*/         OPC_CheckChild1Integer, 16, 
/*22020*/         OPC_CheckChild1Type, MVT::i32,
/*22022*/         OPC_CheckType, MVT::i32,
/*22024*/         OPC_MoveParent,
/*22025*/         OPC_RecordChild2, // #2 = $addr
/*22026*/         OPC_CheckChild2Type, MVT::i32,
/*22028*/         OPC_CheckPredicate, 35, // Predicate_unindexedstore
/*22030*/         OPC_CheckPredicate, 36, // Predicate_truncstore
/*22032*/         OPC_CheckPredicate, 37, // Predicate_truncstorei16
/*22034*/         OPC_Scope, 40, /*->22076*/ // 2 children in Scope
/*22036*/           OPC_CheckPatternPredicate, 1, // (!Subtarget->isThumb()) && (Subtarget->hasV6Ops())
/*22038*/           OPC_CheckComplexPat, /*CP*/6, /*#*/2, // SelectAddrMode3:$addr #3 #4 #5
/*22041*/           OPC_EmitMergeInputChains1_0,
/*22042*/           OPC_EmitInteger, MVT::i32, 14, 
/*22045*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*22048*/           OPC_EmitNode, TARGET_VAL(ARM::REV16), 0,
                        1/*#VTs*/, MVT::i32, 3/*#Ops*/, 1, 6, 7,  // Results = #8
/*22058*/           OPC_EmitInteger, MVT::i32, 14, 
/*22061*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*22064*/           OPC_MorphNodeTo, TARGET_VAL(ARM::STRH), 0|OPFL_Chain|OPFL_MemRefs,
                        0/*#VTs*/, 6/*#Ops*/, 8, 3, 4, 5, 9, 10, 
                    // Src: (st (srl:i32 (bswap:i32 GPR:i32:$Rn), 16:i32), addrmode3:i32:$addr)<<P:Predicate_unindexedstore>><<P:Predicate_truncstore>><<P:Predicate_truncstorei16>> - Complexity = 27
                    // Dst: (STRH (REV16:i32 GPR:i32:$Rn), addrmode3:i32:$addr)
/*22076*/         /*Scope*/ 80, /*->22157*/
/*22077*/           OPC_CheckPatternPredicate, 6, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*22079*/           OPC_Scope, 37, /*->22118*/ // 2 children in Scope
/*22081*/             OPC_CheckComplexPat, /*CP*/7, /*#*/2, // SelectThumbAddrModeRI5S2:$addr #3 #4
/*22084*/             OPC_EmitMergeInputChains1_0,
/*22085*/             OPC_EmitInteger, MVT::i32, 14, 
/*22088*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*22091*/             OPC_EmitNode, TARGET_VAL(ARM::tREV16), 0,
                          1/*#VTs*/, MVT::i32, 3/*#Ops*/, 1, 5, 6,  // Results = #7
/*22101*/             OPC_EmitInteger, MVT::i32, 14, 
/*22104*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*22107*/             OPC_MorphNodeTo, TARGET_VAL(ARM::tSTRHr), 0|OPFL_Chain|OPFL_MemRefs,
                          0/*#VTs*/, 5/*#Ops*/, 7, 3, 4, 8, 9, 
                      // Src: (st (srl:i32 (bswap:i32 tGPR:i32:$Rn), 16:i32), t_addrmode_rrs2:i32:$addr)<<P:Predicate_unindexedstore>><<P:Predicate_truncstore>><<P:Predicate_truncstorei16>> - Complexity = 24
                      // Dst: (tSTRHr (tREV16:i32 tGPR:i32:$Rn), t_addrmode_rrs2:i32:$addr)
/*22118*/           /*Scope*/ 37, /*->22156*/
/*22119*/             OPC_CheckComplexPat, /*CP*/8, /*#*/2, // SelectThumbAddrModeImm5S2:$addr #3 #4
/*22122*/             OPC_EmitMergeInputChains1_0,
/*22123*/             OPC_EmitInteger, MVT::i32, 14, 
/*22126*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*22129*/             OPC_EmitNode, TARGET_VAL(ARM::tREV16), 0,
                          1/*#VTs*/, MVT::i32, 3/*#Ops*/, 1, 5, 6,  // Results = #7
/*22139*/             OPC_EmitInteger, MVT::i32, 14, 
/*22142*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*22145*/             OPC_MorphNodeTo, TARGET_VAL(ARM::tSTRHi), 0|OPFL_Chain|OPFL_MemRefs,
                          0/*#VTs*/, 5/*#Ops*/, 7, 3, 4, 8, 9, 
                      // Src: (st (srl:i32 (bswap:i32 tGPR:i32:$Rn), 16:i32), t_addrmode_is2:i32:$addr)<<P:Predicate_unindexedstore>><<P:Predicate_truncstore>><<P:Predicate_truncstorei16>> - Complexity = 24
                      // Dst: (tSTRHi (tREV16:i32 tGPR:i32:$Rn), t_addrmode_is2:i32:$addr)
/*22156*/           0, /*End of Scope*/
/*22157*/         0, /*End of Scope*/
/*22158*/       /*SwitchOpcode*/ 91|128,1/*219*/, TARGET_VAL(ARMISD::VGETLANEu),// ->22381
/*22162*/         OPC_RecordChild0, // #1 = $Vd
/*22163*/         OPC_Scope, 53, /*->22218*/ // 4 children in Scope
/*22165*/           OPC_CheckChild0Type, MVT::v8i8,
/*22167*/           OPC_RecordChild1, // #2 = $lane
/*22168*/           OPC_MoveChild, 1,
/*22170*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*22173*/           OPC_MoveParent,
/*22174*/           OPC_MoveParent,
/*22175*/           OPC_RecordChild2, // #3 = $Rn
/*22176*/           OPC_RecordChild3, // #4 = $Rm
/*22177*/           OPC_CheckChild3Type, MVT::i32,
/*22179*/           OPC_CheckPredicate, 38, // Predicate_itruncstore
/*22181*/           OPC_CheckPredicate, 39, // Predicate_post_truncst
/*22183*/           OPC_CheckPredicate, 40, // Predicate_post_truncsti8
/*22185*/           OPC_CheckType, MVT::i32,
/*22187*/           OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*22189*/           OPC_CheckComplexPat, /*CP*/9, /*#*/3, // SelectAddrMode6:$Rn #5 #6
/*22192*/           OPC_CheckComplexPat, /*CP*/10, /*#*/4, // SelectAddrMode6Offset:$Rm #7
/*22195*/           OPC_EmitMergeInputChains1_0,
/*22196*/           OPC_EmitConvertToTarget, 2,
/*22198*/           OPC_EmitInteger, MVT::i32, 14, 
/*22201*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*22204*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VST1LNd8_UPD), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::i32, 7/*#Ops*/, 5, 6, 7, 1, 8, 9, 10, 
                    // Src: (ist:i32 (NEONvgetlaneu:i32 DPR:v8i8:$Vd, (imm:i32):$lane), addrmode6:i32:$Rn, am6offset:i32:$Rm)<<P:Predicate_itruncstore>><<P:Predicate_post_truncst>><<P:Predicate_post_truncsti8>> - Complexity = 25
                    // Dst: (VST1LNd8_UPD:i32 addrmode6:i32:$Rn, am6offset:i32:$Rm, DPR:v8i8:$Vd, (imm:i32):$lane)
/*22218*/         /*Scope*/ 53, /*->22272*/
/*22219*/           OPC_CheckChild0Type, MVT::v4i16,
/*22221*/           OPC_RecordChild1, // #2 = $lane
/*22222*/           OPC_MoveChild, 1,
/*22224*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*22227*/           OPC_MoveParent,
/*22228*/           OPC_MoveParent,
/*22229*/           OPC_RecordChild2, // #3 = $Rn
/*22230*/           OPC_RecordChild3, // #4 = $Rm
/*22231*/           OPC_CheckChild3Type, MVT::i32,
/*22233*/           OPC_CheckPredicate, 38, // Predicate_itruncstore
/*22235*/           OPC_CheckPredicate, 39, // Predicate_post_truncst
/*22237*/           OPC_CheckPredicate, 41, // Predicate_post_truncsti16
/*22239*/           OPC_CheckType, MVT::i32,
/*22241*/           OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*22243*/           OPC_CheckComplexPat, /*CP*/9, /*#*/3, // SelectAddrMode6:$Rn #5 #6
/*22246*/           OPC_CheckComplexPat, /*CP*/10, /*#*/4, // SelectAddrMode6Offset:$Rm #7
/*22249*/           OPC_EmitMergeInputChains1_0,
/*22250*/           OPC_EmitConvertToTarget, 2,
/*22252*/           OPC_EmitInteger, MVT::i32, 14, 
/*22255*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*22258*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VST1LNd16_UPD), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::i32, 7/*#Ops*/, 5, 6, 7, 1, 8, 9, 10, 
                    // Src: (ist:i32 (NEONvgetlaneu:i32 DPR:v4i16:$Vd, (imm:i32):$lane), addrmode6:i32:$Rn, am6offset:i32:$Rm)<<P:Predicate_itruncstore>><<P:Predicate_post_truncst>><<P:Predicate_post_truncsti16>> - Complexity = 25
                    // Dst: (VST1LNd16_UPD:i32 addrmode6:i32:$Rn, am6offset:i32:$Rm, DPR:v4i16:$Vd, (imm:i32):$lane)
/*22272*/         /*Scope*/ 53, /*->22326*/
/*22273*/           OPC_CheckChild0Type, MVT::v16i8,
/*22275*/           OPC_RecordChild1, // #2 = $lane
/*22276*/           OPC_MoveChild, 1,
/*22278*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*22281*/           OPC_MoveParent,
/*22282*/           OPC_MoveParent,
/*22283*/           OPC_RecordChild2, // #3 = $addr
/*22284*/           OPC_RecordChild3, // #4 = $offset
/*22285*/           OPC_CheckChild3Type, MVT::i32,
/*22287*/           OPC_CheckPredicate, 38, // Predicate_itruncstore
/*22289*/           OPC_CheckPredicate, 39, // Predicate_post_truncst
/*22291*/           OPC_CheckPredicate, 40, // Predicate_post_truncsti8
/*22293*/           OPC_CheckType, MVT::i32,
/*22295*/           OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*22297*/           OPC_CheckComplexPat, /*CP*/9, /*#*/3, // SelectAddrMode6:$addr #5 #6
/*22300*/           OPC_CheckComplexPat, /*CP*/10, /*#*/4, // SelectAddrMode6Offset:$offset #7
/*22303*/           OPC_EmitMergeInputChains1_0,
/*22304*/           OPC_EmitConvertToTarget, 2,
/*22306*/           OPC_EmitInteger, MVT::i32, 14, 
/*22309*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*22312*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VST1LNq8Pseudo_UPD), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::i32, 7/*#Ops*/, 5, 6, 7, 1, 8, 9, 10, 
                    // Src: (ist:i32 (NEONvgetlaneu:i32 QPR:v16i8:$src, (imm:i32):$lane), addrmode6:i32:$addr, am6offset:i32:$offset)<<P:Predicate_itruncstore>><<P:Predicate_post_truncst>><<P:Predicate_post_truncsti8>> - Complexity = 25
                    // Dst: (VST1LNq8Pseudo_UPD:i32 addrmode6:i32:$addr, am6offset:i32:$offset, QPR:v16i8:$src, (imm:i32):$lane)
/*22326*/         /*Scope*/ 53, /*->22380*/
/*22327*/           OPC_CheckChild0Type, MVT::v8i16,
/*22329*/           OPC_RecordChild1, // #2 = $lane
/*22330*/           OPC_MoveChild, 1,
/*22332*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*22335*/           OPC_MoveParent,
/*22336*/           OPC_MoveParent,
/*22337*/           OPC_RecordChild2, // #3 = $addr
/*22338*/           OPC_RecordChild3, // #4 = $offset
/*22339*/           OPC_CheckChild3Type, MVT::i32,
/*22341*/           OPC_CheckPredicate, 38, // Predicate_itruncstore
/*22343*/           OPC_CheckPredicate, 39, // Predicate_post_truncst
/*22345*/           OPC_CheckPredicate, 41, // Predicate_post_truncsti16
/*22347*/           OPC_CheckType, MVT::i32,
/*22349*/           OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*22351*/           OPC_CheckComplexPat, /*CP*/9, /*#*/3, // SelectAddrMode6:$addr #5 #6
/*22354*/           OPC_CheckComplexPat, /*CP*/10, /*#*/4, // SelectAddrMode6Offset:$offset #7
/*22357*/           OPC_EmitMergeInputChains1_0,
/*22358*/           OPC_EmitConvertToTarget, 2,
/*22360*/           OPC_EmitInteger, MVT::i32, 14, 
/*22363*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*22366*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VST1LNq16Pseudo_UPD), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::i32, 7/*#Ops*/, 5, 6, 7, 1, 8, 9, 10, 
                    // Src: (ist:i32 (NEONvgetlaneu:i32 QPR:v8i16:$src, (imm:i32):$lane), addrmode6:i32:$addr, am6offset:i32:$offset)<<P:Predicate_itruncstore>><<P:Predicate_post_truncst>><<P:Predicate_post_truncsti16>> - Complexity = 25
                    // Dst: (VST1LNq16Pseudo_UPD:i32 addrmode6:i32:$addr, am6offset:i32:$offset, QPR:v8i16:$src, (imm:i32):$lane)
/*22380*/         0, /*End of Scope*/
/*22381*/       /*SwitchOpcode*/ 111, TARGET_VAL(ISD::EXTRACT_VECTOR_ELT),// ->22495
/*22384*/         OPC_RecordChild0, // #1 = $Vd
/*22385*/         OPC_Scope, 53, /*->22440*/ // 2 children in Scope
/*22387*/           OPC_CheckChild0Type, MVT::v2i32,
/*22389*/           OPC_RecordChild1, // #2 = $lane
/*22390*/           OPC_MoveChild, 1,
/*22392*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*22395*/           OPC_MoveParent,
/*22396*/           OPC_CheckType, MVT::i32,
/*22398*/           OPC_MoveParent,
/*22399*/           OPC_RecordChild2, // #3 = $Rn
/*22400*/           OPC_RecordChild3, // #4 = $Rm
/*22401*/           OPC_CheckChild3Type, MVT::i32,
/*22403*/           OPC_CheckPredicate, 42, // Predicate_istore
/*22405*/           OPC_CheckPredicate, 43, // Predicate_post_store
/*22407*/           OPC_CheckType, MVT::i32,
/*22409*/           OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*22411*/           OPC_CheckComplexPat, /*CP*/11, /*#*/3, // SelectAddrMode6:$Rn #5 #6
/*22414*/           OPC_CheckComplexPat, /*CP*/10, /*#*/4, // SelectAddrMode6Offset:$Rm #7
/*22417*/           OPC_EmitMergeInputChains1_0,
/*22418*/           OPC_EmitConvertToTarget, 2,
/*22420*/           OPC_EmitInteger, MVT::i32, 14, 
/*22423*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*22426*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VST1LNd32_UPD), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::i32, 7/*#Ops*/, 5, 6, 7, 1, 8, 9, 10, 
                    // Src: (ist:i32 (extractelt:i32 DPR:v2i32:$Vd, (imm:iPTR):$lane), addrmode6oneL32:i32:$Rn, am6offset:i32:$Rm)<<P:Predicate_istore>><<P:Predicate_post_store>> - Complexity = 25
                    // Dst: (VST1LNd32_UPD:i32 addrmode6oneL32:i32:$Rn, am6offset:i32:$Rm, DPR:v2i32:$Vd, (imm:i32):$lane)
/*22440*/         /*Scope*/ 53, /*->22494*/
/*22441*/           OPC_CheckChild0Type, MVT::v4i32,
/*22443*/           OPC_RecordChild1, // #2 = $lane
/*22444*/           OPC_MoveChild, 1,
/*22446*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*22449*/           OPC_MoveParent,
/*22450*/           OPC_CheckType, MVT::i32,
/*22452*/           OPC_MoveParent,
/*22453*/           OPC_RecordChild2, // #3 = $addr
/*22454*/           OPC_RecordChild3, // #4 = $offset
/*22455*/           OPC_CheckChild3Type, MVT::i32,
/*22457*/           OPC_CheckPredicate, 42, // Predicate_istore
/*22459*/           OPC_CheckPredicate, 43, // Predicate_post_store
/*22461*/           OPC_CheckType, MVT::i32,
/*22463*/           OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*22465*/           OPC_CheckComplexPat, /*CP*/9, /*#*/3, // SelectAddrMode6:$addr #5 #6
/*22468*/           OPC_CheckComplexPat, /*CP*/10, /*#*/4, // SelectAddrMode6Offset:$offset #7
/*22471*/           OPC_EmitMergeInputChains1_0,
/*22472*/           OPC_EmitConvertToTarget, 2,
/*22474*/           OPC_EmitInteger, MVT::i32, 14, 
/*22477*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*22480*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VST1LNq32Pseudo_UPD), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::i32, 7/*#Ops*/, 5, 6, 7, 1, 8, 9, 10, 
                    // Src: (ist:i32 (extractelt:i32 QPR:v4i32:$src, (imm:iPTR):$lane), addrmode6:i32:$addr, am6offset:i32:$offset)<<P:Predicate_istore>><<P:Predicate_post_store>> - Complexity = 25
                    // Dst: (VST1LNq32Pseudo_UPD:i32 addrmode6:i32:$addr, am6offset:i32:$offset, QPR:v4i32:$src, (imm:i32):$lane)
/*22494*/         0, /*End of Scope*/
/*22495*/       0, // EndSwitchOpcode
/*22496*/     /*Scope*/ 5|128,2/*261*/, /*->22759*/
/*22498*/       OPC_RecordChild1, // #1 = $src
/*22499*/       OPC_CheckChild1Type, MVT::i32,
/*22501*/       OPC_RecordChild2, // #2 = $addr
/*22502*/       OPC_Scope, 89, /*->22593*/ // 2 children in Scope
/*22504*/         OPC_CheckChild2Type, MVT::i32,
/*22506*/         OPC_CheckPredicate, 35, // Predicate_unindexedstore
/*22508*/         OPC_Scope, 25, /*->22535*/ // 2 children in Scope
/*22510*/           OPC_CheckPredicate, 44, // Predicate_store
/*22512*/           OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*22514*/           OPC_CheckComplexPat, /*CP*/12, /*#*/2, // SelectAddrModePC:$addr #3 #4
/*22517*/           OPC_EmitMergeInputChains1_0,
/*22518*/           OPC_EmitInteger, MVT::i32, 14, 
/*22521*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*22524*/           OPC_MorphNodeTo, TARGET_VAL(ARM::PICSTR), 0|OPFL_Chain|OPFL_MemRefs,
                        0/*#VTs*/, 5/*#Ops*/, 1, 3, 4, 5, 6, 
                    // Src: (st GPR:i32:$src, addrmodepc:i32:$addr)<<P:Predicate_unindexedstore>><<P:Predicate_store>> - Complexity = 23
                    // Dst: (PICSTR GPR:i32:$src, addrmodepc:i32:$addr)
/*22535*/         /*Scope*/ 56, /*->22592*/
/*22536*/           OPC_CheckPredicate, 36, // Predicate_truncstore
/*22538*/           OPC_Scope, 25, /*->22565*/ // 2 children in Scope
/*22540*/             OPC_CheckPredicate, 37, // Predicate_truncstorei16
/*22542*/             OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*22544*/             OPC_CheckComplexPat, /*CP*/12, /*#*/2, // SelectAddrModePC:$addr #3 #4
/*22547*/             OPC_EmitMergeInputChains1_0,
/*22548*/             OPC_EmitInteger, MVT::i32, 14, 
/*22551*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*22554*/             OPC_MorphNodeTo, TARGET_VAL(ARM::PICSTRH), 0|OPFL_Chain|OPFL_MemRefs,
                          0/*#VTs*/, 5/*#Ops*/, 1, 3, 4, 5, 6, 
                      // Src: (st GPR:i32:$src, addrmodepc:i32:$addr)<<P:Predicate_unindexedstore>><<P:Predicate_truncstore>><<P:Predicate_truncstorei16>> - Complexity = 23
                      // Dst: (PICSTRH GPR:i32:$src, addrmodepc:i32:$addr)
/*22565*/           /*Scope*/ 25, /*->22591*/
/*22566*/             OPC_CheckPredicate, 45, // Predicate_truncstorei8
/*22568*/             OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*22570*/             OPC_CheckComplexPat, /*CP*/12, /*#*/2, // SelectAddrModePC:$addr #3 #4
/*22573*/             OPC_EmitMergeInputChains1_0,
/*22574*/             OPC_EmitInteger, MVT::i32, 14, 
/*22577*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*22580*/             OPC_MorphNodeTo, TARGET_VAL(ARM::PICSTRB), 0|OPFL_Chain|OPFL_MemRefs,
                          0/*#VTs*/, 5/*#Ops*/, 1, 3, 4, 5, 6, 
                      // Src: (st GPR:i32:$src, addrmodepc:i32:$addr)<<P:Predicate_unindexedstore>><<P:Predicate_truncstore>><<P:Predicate_truncstorei8>> - Complexity = 23
                      // Dst: (PICSTRB GPR:i32:$src, addrmodepc:i32:$addr)
/*22591*/           0, /*End of Scope*/
/*22592*/         0, /*End of Scope*/
/*22593*/       /*Scope*/ 35|128,1/*163*/, /*->22758*/
/*22595*/         OPC_RecordChild3, // #3 = $offset
/*22596*/         OPC_CheckChild3Type, MVT::i32,
/*22598*/         OPC_CheckType, MVT::i32,
/*22600*/         OPC_Scope, 59, /*->22661*/ // 2 children in Scope
/*22602*/           OPC_CheckPredicate, 42, // Predicate_istore
/*22604*/           OPC_CheckPredicate, 43, // Predicate_post_store
/*22606*/           OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*22608*/           OPC_CheckComplexPat, /*CP*/3, /*#*/2, // SelectAddrOffsetNone:$addr #4
/*22611*/           OPC_Scope, 23, /*->22636*/ // 2 children in Scope
/*22613*/             OPC_CheckComplexPat, /*CP*/13, /*#*/3, // SelectAddrMode2OffsetReg:$offset #5 #6
/*22616*/             OPC_EmitMergeInputChains1_0,
/*22617*/             OPC_EmitInteger, MVT::i32, 14, 
/*22620*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*22623*/             OPC_MorphNodeTo, TARGET_VAL(ARM::STR_POST_REG), 0|OPFL_Chain|OPFL_MemRefs,
                          1/*#VTs*/, MVT::i32, 6/*#Ops*/, 1, 4, 5, 6, 7, 8, 
                      // Src: (ist:i32 GPR:i32:$Rt, addr_offset_none:i32:$addr, am2offset_reg:i32:$offset)<<P:Predicate_istore>><<P:Predicate_post_store>> - Complexity = 19
                      // Dst: (STR_POST_REG:i32 GPR:i32:$Rt, addr_offset_none:i32:$addr, am2offset_reg:i32:$offset)
/*22636*/           /*Scope*/ 23, /*->22660*/
/*22637*/             OPC_CheckComplexPat, /*CP*/14, /*#*/3, // SelectAddrMode2OffsetImm:$offset #5 #6
/*22640*/             OPC_EmitMergeInputChains1_0,
/*22641*/             OPC_EmitInteger, MVT::i32, 14, 
/*22644*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*22647*/             OPC_MorphNodeTo, TARGET_VAL(ARM::STR_POST_IMM), 0|OPFL_Chain|OPFL_MemRefs,
                          1/*#VTs*/, MVT::i32, 6/*#Ops*/, 1, 4, 5, 6, 7, 8, 
                      // Src: (ist:i32 GPR:i32:$Rt, addr_offset_none:i32:$addr, am2offset_imm:i32:$offset)<<P:Predicate_istore>><<P:Predicate_post_store>> - Complexity = 19
                      // Dst: (STR_POST_IMM:i32 GPR:i32:$Rt, addr_offset_none:i32:$addr, am2offset_imm:i32:$offset)
/*22660*/           0, /*End of Scope*/
/*22661*/         /*Scope*/ 95, /*->22757*/
/*22662*/           OPC_CheckPredicate, 38, // Predicate_itruncstore
/*22664*/           OPC_CheckPredicate, 39, // Predicate_post_truncst
/*22666*/           OPC_Scope, 57, /*->22725*/ // 2 children in Scope
/*22668*/             OPC_CheckPredicate, 40, // Predicate_post_truncsti8
/*22670*/             OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*22672*/             OPC_CheckComplexPat, /*CP*/3, /*#*/2, // SelectAddrOffsetNone:$addr #4
/*22675*/             OPC_Scope, 23, /*->22700*/ // 2 children in Scope
/*22677*/               OPC_CheckComplexPat, /*CP*/13, /*#*/3, // SelectAddrMode2OffsetReg:$offset #5 #6
/*22680*/               OPC_EmitMergeInputChains1_0,
/*22681*/               OPC_EmitInteger, MVT::i32, 14, 
/*22684*/               OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*22687*/               OPC_MorphNodeTo, TARGET_VAL(ARM::STRB_POST_REG), 0|OPFL_Chain|OPFL_MemRefs,
                            1/*#VTs*/, MVT::i32, 6/*#Ops*/, 1, 4, 5, 6, 7, 8, 
                        // Src: (ist:i32 GPR:i32:$Rt, addr_offset_none:i32:$addr, am2offset_reg:i32:$offset)<<P:Predicate_itruncstore>><<P:Predicate_post_truncst>><<P:Predicate_post_truncsti8>> - Complexity = 19
                        // Dst: (STRB_POST_REG:i32 GPR:i32:$Rt, addr_offset_none:i32:$addr, am2offset_reg:i32:$offset)
/*22700*/             /*Scope*/ 23, /*->22724*/
/*22701*/               OPC_CheckComplexPat, /*CP*/14, /*#*/3, // SelectAddrMode2OffsetImm:$offset #5 #6
/*22704*/               OPC_EmitMergeInputChains1_0,
/*22705*/               OPC_EmitInteger, MVT::i32, 14, 
/*22708*/               OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*22711*/               OPC_MorphNodeTo, TARGET_VAL(ARM::STRB_POST_IMM), 0|OPFL_Chain|OPFL_MemRefs,
                            1/*#VTs*/, MVT::i32, 6/*#Ops*/, 1, 4, 5, 6, 7, 8, 
                        // Src: (ist:i32 GPR:i32:$Rt, addr_offset_none:i32:$addr, am2offset_imm:i32:$offset)<<P:Predicate_itruncstore>><<P:Predicate_post_truncst>><<P:Predicate_post_truncsti8>> - Complexity = 19
                        // Dst: (STRB_POST_IMM:i32 GPR:i32:$Rt, addr_offset_none:i32:$addr, am2offset_imm:i32:$offset)
/*22724*/             0, /*End of Scope*/
/*22725*/           /*Scope*/ 30, /*->22756*/
/*22726*/             OPC_CheckPredicate, 41, // Predicate_post_truncsti16
/*22728*/             OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*22730*/             OPC_CheckComplexPat, /*CP*/3, /*#*/2, // SelectAddrOffsetNone:$addr #4
/*22733*/             OPC_CheckComplexPat, /*CP*/15, /*#*/3, // SelectAddrMode3Offset:$offset #5 #6
/*22736*/             OPC_EmitMergeInputChains1_0,
/*22737*/             OPC_EmitInteger, MVT::i32, 14, 
/*22740*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*22743*/             OPC_MorphNodeTo, TARGET_VAL(ARM::STRH_POST), 0|OPFL_Chain|OPFL_MemRefs,
                          1/*#VTs*/, MVT::i32, 6/*#Ops*/, 1, 4, 5, 6, 7, 8, 
                      // Src: (ist:i32 GPR:i32:$Rt, addr_offset_none:i32:$addr, am3offset:i32:$offset)<<P:Predicate_itruncstore>><<P:Predicate_post_truncst>><<P:Predicate_post_truncsti16>> - Complexity = 19
                      // Dst: (STRH_POST:i32 GPR:i32:$Rt, addr_offset_none:i32:$addr, am3offset:i32:$offset)
/*22756*/           0, /*End of Scope*/
/*22757*/         0, /*End of Scope*/
/*22758*/       0, /*End of Scope*/
/*22759*/     /*Scope*/ 126|128,2/*382*/, /*->23143*/
/*22761*/       OPC_MoveChild, 1,
/*22763*/       OPC_SwitchOpcode /*2 cases */, 59|128,1/*187*/, TARGET_VAL(ARMISD::VGETLANEu),// ->22955
/*22768*/         OPC_RecordChild0, // #1 = $Vd
/*22769*/         OPC_Scope, 45, /*->22816*/ // 4 children in Scope
/*22771*/           OPC_CheckChild0Type, MVT::v8i8,
/*22773*/           OPC_RecordChild1, // #2 = $lane
/*22774*/           OPC_MoveChild, 1,
/*22776*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*22779*/           OPC_MoveParent,
/*22780*/           OPC_MoveParent,
/*22781*/           OPC_RecordChild2, // #3 = $Rn
/*22782*/           OPC_CheckChild2Type, MVT::i32,
/*22784*/           OPC_CheckPredicate, 35, // Predicate_unindexedstore
/*22786*/           OPC_CheckPredicate, 36, // Predicate_truncstore
/*22788*/           OPC_CheckPredicate, 45, // Predicate_truncstorei8
/*22790*/           OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*22792*/           OPC_CheckComplexPat, /*CP*/9, /*#*/3, // SelectAddrMode6:$Rn #4 #5
/*22795*/           OPC_EmitMergeInputChains1_0,
/*22796*/           OPC_EmitConvertToTarget, 2,
/*22798*/           OPC_EmitInteger, MVT::i32, 14, 
/*22801*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*22804*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VST1LNd8), 0|OPFL_Chain|OPFL_MemRefs,
                        0/*#VTs*/, 6/*#Ops*/, 4, 5, 1, 6, 7, 8, 
                    // Src: (st (NEONvgetlaneu:i32 DPR:v8i8:$Vd, (imm:i32):$lane), addrmode6:i32:$Rn)<<P:Predicate_unindexedstore>><<P:Predicate_truncstore>><<P:Predicate_truncstorei8>> - Complexity = 19
                    // Dst: (VST1LNd8 addrmode6:i32:$Rn, DPR:v8i8:$Vd, (imm:i32):$lane)
/*22816*/         /*Scope*/ 45, /*->22862*/
/*22817*/           OPC_CheckChild0Type, MVT::v4i16,
/*22819*/           OPC_RecordChild1, // #2 = $lane
/*22820*/           OPC_MoveChild, 1,
/*22822*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*22825*/           OPC_MoveParent,
/*22826*/           OPC_MoveParent,
/*22827*/           OPC_RecordChild2, // #3 = $Rn
/*22828*/           OPC_CheckChild2Type, MVT::i32,
/*22830*/           OPC_CheckPredicate, 35, // Predicate_unindexedstore
/*22832*/           OPC_CheckPredicate, 36, // Predicate_truncstore
/*22834*/           OPC_CheckPredicate, 37, // Predicate_truncstorei16
/*22836*/           OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*22838*/           OPC_CheckComplexPat, /*CP*/9, /*#*/3, // SelectAddrMode6:$Rn #4 #5
/*22841*/           OPC_EmitMergeInputChains1_0,
/*22842*/           OPC_EmitConvertToTarget, 2,
/*22844*/           OPC_EmitInteger, MVT::i32, 14, 
/*22847*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*22850*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VST1LNd16), 0|OPFL_Chain|OPFL_MemRefs,
                        0/*#VTs*/, 6/*#Ops*/, 4, 5, 1, 6, 7, 8, 
                    // Src: (st (NEONvgetlaneu:i32 DPR:v4i16:$Vd, (imm:i32):$lane), addrmode6:i32:$Rn)<<P:Predicate_unindexedstore>><<P:Predicate_truncstore>><<P:Predicate_truncstorei16>> - Complexity = 19
                    // Dst: (VST1LNd16 addrmode6:i32:$Rn, DPR:v4i16:$Vd, (imm:i32):$lane)
/*22862*/         /*Scope*/ 45, /*->22908*/
/*22863*/           OPC_CheckChild0Type, MVT::v16i8,
/*22865*/           OPC_RecordChild1, // #2 = $lane
/*22866*/           OPC_MoveChild, 1,
/*22868*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*22871*/           OPC_MoveParent,
/*22872*/           OPC_MoveParent,
/*22873*/           OPC_RecordChild2, // #3 = $addr
/*22874*/           OPC_CheckChild2Type, MVT::i32,
/*22876*/           OPC_CheckPredicate, 35, // Predicate_unindexedstore
/*22878*/           OPC_CheckPredicate, 36, // Predicate_truncstore
/*22880*/           OPC_CheckPredicate, 45, // Predicate_truncstorei8
/*22882*/           OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*22884*/           OPC_CheckComplexPat, /*CP*/9, /*#*/3, // SelectAddrMode6:$addr #4 #5
/*22887*/           OPC_EmitMergeInputChains1_0,
/*22888*/           OPC_EmitConvertToTarget, 2,
/*22890*/           OPC_EmitInteger, MVT::i32, 14, 
/*22893*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*22896*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VST1LNq8Pseudo), 0|OPFL_Chain|OPFL_MemRefs,
                        0/*#VTs*/, 6/*#Ops*/, 4, 5, 1, 6, 7, 8, 
                    // Src: (st (NEONvgetlaneu:i32 QPR:v16i8:$src, (imm:i32):$lane), addrmode6:i32:$addr)<<P:Predicate_unindexedstore>><<P:Predicate_truncstore>><<P:Predicate_truncstorei8>> - Complexity = 19
                    // Dst: (VST1LNq8Pseudo addrmode6:i32:$addr, QPR:v16i8:$src, (imm:i32):$lane)
/*22908*/         /*Scope*/ 45, /*->22954*/
/*22909*/           OPC_CheckChild0Type, MVT::v8i16,
/*22911*/           OPC_RecordChild1, // #2 = $lane
/*22912*/           OPC_MoveChild, 1,
/*22914*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*22917*/           OPC_MoveParent,
/*22918*/           OPC_MoveParent,
/*22919*/           OPC_RecordChild2, // #3 = $addr
/*22920*/           OPC_CheckChild2Type, MVT::i32,
/*22922*/           OPC_CheckPredicate, 35, // Predicate_unindexedstore
/*22924*/           OPC_CheckPredicate, 36, // Predicate_truncstore
/*22926*/           OPC_CheckPredicate, 37, // Predicate_truncstorei16
/*22928*/           OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*22930*/           OPC_CheckComplexPat, /*CP*/9, /*#*/3, // SelectAddrMode6:$addr #4 #5
/*22933*/           OPC_EmitMergeInputChains1_0,
/*22934*/           OPC_EmitConvertToTarget, 2,
/*22936*/           OPC_EmitInteger, MVT::i32, 14, 
/*22939*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*22942*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VST1LNq16Pseudo), 0|OPFL_Chain|OPFL_MemRefs,
                        0/*#VTs*/, 6/*#Ops*/, 4, 5, 1, 6, 7, 8, 
                    // Src: (st (NEONvgetlaneu:i32 QPR:v8i16:$src, (imm:i32):$lane), addrmode6:i32:$addr)<<P:Predicate_unindexedstore>><<P:Predicate_truncstore>><<P:Predicate_truncstorei16>> - Complexity = 19
                    // Dst: (VST1LNq16Pseudo addrmode6:i32:$addr, QPR:v8i16:$src, (imm:i32):$lane)
/*22954*/         0, /*End of Scope*/
/*22955*/       /*SwitchOpcode*/ 55|128,1/*183*/, TARGET_VAL(ISD::EXTRACT_VECTOR_ELT),// ->23142
/*22959*/         OPC_RecordChild0, // #1 = $Vd
/*22960*/         OPC_Scope, 45, /*->23007*/ // 4 children in Scope
/*22962*/           OPC_CheckChild0Type, MVT::v2i32,
/*22964*/           OPC_RecordChild1, // #2 = $lane
/*22965*/           OPC_MoveChild, 1,
/*22967*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*22970*/           OPC_MoveParent,
/*22971*/           OPC_CheckType, MVT::i32,
/*22973*/           OPC_MoveParent,
/*22974*/           OPC_RecordChild2, // #3 = $Rn
/*22975*/           OPC_CheckChild2Type, MVT::i32,
/*22977*/           OPC_CheckPredicate, 35, // Predicate_unindexedstore
/*22979*/           OPC_CheckPredicate, 44, // Predicate_store
/*22981*/           OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*22983*/           OPC_CheckComplexPat, /*CP*/11, /*#*/3, // SelectAddrMode6:$Rn #4 #5
/*22986*/           OPC_EmitMergeInputChains1_0,
/*22987*/           OPC_EmitConvertToTarget, 2,
/*22989*/           OPC_EmitInteger, MVT::i32, 14, 
/*22992*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*22995*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VST1LNd32), 0|OPFL_Chain|OPFL_MemRefs,
                        0/*#VTs*/, 6/*#Ops*/, 4, 5, 1, 6, 7, 8, 
                    // Src: (st (extractelt:i32 DPR:v2i32:$Vd, (imm:iPTR):$lane), addrmode6oneL32:i32:$Rn)<<P:Predicate_unindexedstore>><<P:Predicate_store>> - Complexity = 19
                    // Dst: (VST1LNd32 addrmode6oneL32:i32:$Rn, DPR:v2i32:$Vd, (imm:i32):$lane)
/*23007*/         /*Scope*/ 45, /*->23053*/
/*23008*/           OPC_CheckChild0Type, MVT::v4i32,
/*23010*/           OPC_RecordChild1, // #2 = $lane
/*23011*/           OPC_MoveChild, 1,
/*23013*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*23016*/           OPC_MoveParent,
/*23017*/           OPC_CheckType, MVT::i32,
/*23019*/           OPC_MoveParent,
/*23020*/           OPC_RecordChild2, // #3 = $addr
/*23021*/           OPC_CheckChild2Type, MVT::i32,
/*23023*/           OPC_CheckPredicate, 35, // Predicate_unindexedstore
/*23025*/           OPC_CheckPredicate, 44, // Predicate_store
/*23027*/           OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*23029*/           OPC_CheckComplexPat, /*CP*/9, /*#*/3, // SelectAddrMode6:$addr #4 #5
/*23032*/           OPC_EmitMergeInputChains1_0,
/*23033*/           OPC_EmitConvertToTarget, 2,
/*23035*/           OPC_EmitInteger, MVT::i32, 14, 
/*23038*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*23041*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VST1LNq32Pseudo), 0|OPFL_Chain|OPFL_MemRefs,
                        0/*#VTs*/, 6/*#Ops*/, 4, 5, 1, 6, 7, 8, 
                    // Src: (st (extractelt:i32 QPR:v4i32:$src, (imm:iPTR):$lane), addrmode6:i32:$addr)<<P:Predicate_unindexedstore>><<P:Predicate_store>> - Complexity = 19
                    // Dst: (VST1LNq32Pseudo addrmode6:i32:$addr, QPR:v4i32:$src, (imm:i32):$lane)
/*23053*/         /*Scope*/ 43, /*->23097*/
/*23054*/           OPC_CheckChild0Type, MVT::v2f32,
/*23056*/           OPC_RecordChild1, // #2 = $lane
/*23057*/           OPC_MoveChild, 1,
/*23059*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*23062*/           OPC_MoveParent,
/*23063*/           OPC_CheckType, MVT::f32,
/*23065*/           OPC_MoveParent,
/*23066*/           OPC_RecordChild2, // #3 = $addr
/*23067*/           OPC_CheckChild2Type, MVT::i32,
/*23069*/           OPC_CheckPredicate, 35, // Predicate_unindexedstore
/*23071*/           OPC_CheckPredicate, 44, // Predicate_store
/*23073*/           OPC_CheckComplexPat, /*CP*/9, /*#*/3, // SelectAddrMode6:$addr #4 #5
/*23076*/           OPC_EmitMergeInputChains1_0,
/*23077*/           OPC_EmitConvertToTarget, 2,
/*23079*/           OPC_EmitInteger, MVT::i32, 14, 
/*23082*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*23085*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VST1LNd32), 0|OPFL_Chain|OPFL_MemRefs,
                        0/*#VTs*/, 6/*#Ops*/, 4, 5, 1, 6, 7, 8, 
                    // Src: (st (extractelt:f32 DPR:v2f32:$src, (imm:iPTR):$lane), addrmode6:i32:$addr)<<P:Predicate_unindexedstore>><<P:Predicate_store>> - Complexity = 19
                    // Dst: (VST1LNd32 addrmode6:i32:$addr, DPR:v2f32:$src, (imm:i32):$lane)
/*23097*/         /*Scope*/ 43, /*->23141*/
/*23098*/           OPC_CheckChild0Type, MVT::v4f32,
/*23100*/           OPC_RecordChild1, // #2 = $lane
/*23101*/           OPC_MoveChild, 1,
/*23103*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*23106*/           OPC_MoveParent,
/*23107*/           OPC_CheckType, MVT::f32,
/*23109*/           OPC_MoveParent,
/*23110*/           OPC_RecordChild2, // #3 = $addr
/*23111*/           OPC_CheckChild2Type, MVT::i32,
/*23113*/           OPC_CheckPredicate, 35, // Predicate_unindexedstore
/*23115*/           OPC_CheckPredicate, 44, // Predicate_store
/*23117*/           OPC_CheckComplexPat, /*CP*/9, /*#*/3, // SelectAddrMode6:$addr #4 #5
/*23120*/           OPC_EmitMergeInputChains1_0,
/*23121*/           OPC_EmitConvertToTarget, 2,
/*23123*/           OPC_EmitInteger, MVT::i32, 14, 
/*23126*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*23129*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VST1LNq32Pseudo), 0|OPFL_Chain|OPFL_MemRefs,
                        0/*#VTs*/, 6/*#Ops*/, 4, 5, 1, 6, 7, 8, 
                    // Src: (st (extractelt:f32 QPR:v4f32:$src, (imm:iPTR):$lane), addrmode6:i32:$addr)<<P:Predicate_unindexedstore>><<P:Predicate_store>> - Complexity = 19
                    // Dst: (VST1LNq32Pseudo addrmode6:i32:$addr, QPR:v4f32:$src, (imm:i32):$lane)
/*23141*/         0, /*End of Scope*/
/*23142*/       0, // EndSwitchOpcode
/*23143*/     /*Scope*/ 80|128,9/*1232*/, /*->24377*/
/*23145*/       OPC_RecordChild1, // #1 = $Rt
/*23146*/       OPC_Scope, 47|128,7/*943*/, /*->24092*/ // 4 children in Scope
/*23149*/         OPC_CheckChild1Type, MVT::i32,
/*23151*/         OPC_RecordChild2, // #2 = $shift
/*23152*/         OPC_Scope, 50|128,1/*178*/, /*->23333*/ // 4 children in Scope
/*23155*/           OPC_CheckChild2Type, MVT::i32,
/*23157*/           OPC_CheckPredicate, 35, // Predicate_unindexedstore
/*23159*/           OPC_Scope, 26, /*->23187*/ // 4 children in Scope
/*23161*/             OPC_CheckPredicate, 44, // Predicate_store
/*23163*/             OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*23165*/             OPC_CheckComplexPat, /*CP*/16, /*#*/2, // SelectLdStSOReg:$shift #3 #4 #5
/*23168*/             OPC_EmitMergeInputChains1_0,
/*23169*/             OPC_EmitInteger, MVT::i32, 14, 
/*23172*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*23175*/             OPC_MorphNodeTo, TARGET_VAL(ARM::STRrs), 0|OPFL_Chain|OPFL_MemRefs,
                          0/*#VTs*/, 6/*#Ops*/, 1, 3, 4, 5, 6, 7, 
                      // Src: (st GPR:i32:$Rt, ldst_so_reg:i32:$shift)<<P:Predicate_unindexedstore>><<P:Predicate_store>> - Complexity = 16
                      // Dst: (STRrs GPR:i32:$Rt, ldst_so_reg:i32:$shift)
/*23187*/           /*Scope*/ 58, /*->23246*/
/*23188*/             OPC_CheckPredicate, 36, // Predicate_truncstore
/*23190*/             OPC_Scope, 26, /*->23218*/ // 2 children in Scope
/*23192*/               OPC_CheckPredicate, 45, // Predicate_truncstorei8
/*23194*/               OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*23196*/               OPC_CheckComplexPat, /*CP*/16, /*#*/2, // SelectLdStSOReg:$shift #3 #4 #5
/*23199*/               OPC_EmitMergeInputChains1_0,
/*23200*/               OPC_EmitInteger, MVT::i32, 14, 
/*23203*/               OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*23206*/               OPC_MorphNodeTo, TARGET_VAL(ARM::STRBrs), 0|OPFL_Chain|OPFL_MemRefs,
                            0/*#VTs*/, 6/*#Ops*/, 1, 3, 4, 5, 6, 7, 
                        // Src: (st GPRnopc:i32:$Rt, ldst_so_reg:i32:$shift)<<P:Predicate_unindexedstore>><<P:Predicate_truncstore>><<P:Predicate_truncstorei8>> - Complexity = 16
                        // Dst: (STRBrs GPRnopc:i32:$Rt, ldst_so_reg:i32:$shift)
/*23218*/             /*Scope*/ 26, /*->23245*/
/*23219*/               OPC_CheckPredicate, 37, // Predicate_truncstorei16
/*23221*/               OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*23223*/               OPC_CheckComplexPat, /*CP*/6, /*#*/2, // SelectAddrMode3:$addr #3 #4 #5
/*23226*/               OPC_EmitMergeInputChains1_0,
/*23227*/               OPC_EmitInteger, MVT::i32, 14, 
/*23230*/               OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*23233*/               OPC_MorphNodeTo, TARGET_VAL(ARM::STRH), 0|OPFL_Chain|OPFL_MemRefs,
                            0/*#VTs*/, 6/*#Ops*/, 1, 3, 4, 5, 6, 7, 
                        // Src: (st GPR:i32:$Rt, addrmode3:i32:$addr)<<P:Predicate_unindexedstore>><<P:Predicate_truncstore>><<P:Predicate_truncstorei16>> - Complexity = 16
                        // Dst: (STRH GPR:i32:$Rt, addrmode3:i32:$addr)
/*23245*/             0, /*End of Scope*/
/*23246*/           /*Scope*/ 26, /*->23273*/
/*23247*/             OPC_CheckPredicate, 44, // Predicate_store
/*23249*/             OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*23251*/             OPC_CheckComplexPat, /*CP*/17, /*#*/2, // SelectT2AddrModeSoReg:$addr #3 #4 #5
/*23254*/             OPC_EmitMergeInputChains1_0,
/*23255*/             OPC_EmitInteger, MVT::i32, 14, 
/*23258*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*23261*/             OPC_MorphNodeTo, TARGET_VAL(ARM::t2STRs), 0|OPFL_Chain|OPFL_MemRefs,
                          0/*#VTs*/, 6/*#Ops*/, 1, 3, 4, 5, 6, 7, 
                      // Src: (st GPR:i32:$Rt, t2addrmode_so_reg:i32:$addr)<<P:Predicate_unindexedstore>><<P:Predicate_store>> - Complexity = 16
                      // Dst: (t2STRs GPR:i32:$Rt, t2addrmode_so_reg:i32:$addr)
/*23273*/           /*Scope*/ 58, /*->23332*/
/*23274*/             OPC_CheckPredicate, 36, // Predicate_truncstore
/*23276*/             OPC_Scope, 26, /*->23304*/ // 2 children in Scope
/*23278*/               OPC_CheckPredicate, 45, // Predicate_truncstorei8
/*23280*/               OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*23282*/               OPC_CheckComplexPat, /*CP*/17, /*#*/2, // SelectT2AddrModeSoReg:$addr #3 #4 #5
/*23285*/               OPC_EmitMergeInputChains1_0,
/*23286*/               OPC_EmitInteger, MVT::i32, 14, 
/*23289*/               OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*23292*/               OPC_MorphNodeTo, TARGET_VAL(ARM::t2STRBs), 0|OPFL_Chain|OPFL_MemRefs,
                            0/*#VTs*/, 6/*#Ops*/, 1, 3, 4, 5, 6, 7, 
                        // Src: (st rGPR:i32:$Rt, t2addrmode_so_reg:i32:$addr)<<P:Predicate_unindexedstore>><<P:Predicate_truncstore>><<P:Predicate_truncstorei8>> - Complexity = 16
                        // Dst: (t2STRBs rGPR:i32:$Rt, t2addrmode_so_reg:i32:$addr)
/*23304*/             /*Scope*/ 26, /*->23331*/
/*23305*/               OPC_CheckPredicate, 37, // Predicate_truncstorei16
/*23307*/               OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*23309*/               OPC_CheckComplexPat, /*CP*/17, /*#*/2, // SelectT2AddrModeSoReg:$addr #3 #4 #5
/*23312*/               OPC_EmitMergeInputChains1_0,
/*23313*/               OPC_EmitInteger, MVT::i32, 14, 
/*23316*/               OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*23319*/               OPC_MorphNodeTo, TARGET_VAL(ARM::t2STRHs), 0|OPFL_Chain|OPFL_MemRefs,
                            0/*#VTs*/, 6/*#Ops*/, 1, 3, 4, 5, 6, 7, 
                        // Src: (st rGPR:i32:$Rt, t2addrmode_so_reg:i32:$addr)<<P:Predicate_unindexedstore>><<P:Predicate_truncstore>><<P:Predicate_truncstorei16>> - Complexity = 16
                        // Dst: (t2STRHs rGPR:i32:$Rt, t2addrmode_so_reg:i32:$addr)
/*23331*/             0, /*End of Scope*/
/*23332*/           0, /*End of Scope*/
/*23333*/         /*Scope*/ 106, /*->23440*/
/*23334*/           OPC_RecordChild3, // #3 = $offset
/*23335*/           OPC_CheckChild3Type, MVT::i32,
/*23337*/           OPC_CheckType, MVT::i32,
/*23339*/           OPC_Scope, 31, /*->23372*/ // 2 children in Scope
/*23341*/             OPC_CheckPredicate, 42, // Predicate_istore
/*23343*/             OPC_CheckPredicate, 43, // Predicate_post_store
/*23345*/             OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*23347*/             OPC_CheckComplexPat, /*CP*/3, /*#*/2, // SelectAddrOffsetNone:$Rn #4
/*23350*/             OPC_CheckComplexPat, /*CP*/18, /*#*/3, // SelectT2AddrModeImm8Offset:$offset #5
/*23353*/             OPC_EmitMergeInputChains1_0,
/*23354*/             OPC_EmitInteger, MVT::i32, 14, 
/*23357*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*23360*/             OPC_MorphNodeTo, TARGET_VAL(ARM::t2STR_POST), 0|OPFL_Chain|OPFL_MemRefs,
                          1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 4, 5, 6, 7, 
                      // Src: (ist:i32 GPRnopc:i32:$Rt, addr_offset_none:i32:$Rn, t2am_imm8_offset:i32:$offset)<<P:Predicate_istore>><<P:Predicate_post_store>> - Complexity = 16
                      // Dst: (t2STR_POST:i32 GPRnopc:i32:$Rt, addr_offset_none:i32:$Rn, t2am_imm8_offset:i32:$offset)
/*23372*/           /*Scope*/ 66, /*->23439*/
/*23373*/             OPC_CheckPredicate, 38, // Predicate_itruncstore
/*23375*/             OPC_CheckPredicate, 39, // Predicate_post_truncst
/*23377*/             OPC_Scope, 29, /*->23408*/ // 2 children in Scope
/*23379*/               OPC_CheckPredicate, 41, // Predicate_post_truncsti16
/*23381*/               OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*23383*/               OPC_CheckComplexPat, /*CP*/3, /*#*/2, // SelectAddrOffsetNone:$Rn #4
/*23386*/               OPC_CheckComplexPat, /*CP*/18, /*#*/3, // SelectT2AddrModeImm8Offset:$offset #5
/*23389*/               OPC_EmitMergeInputChains1_0,
/*23390*/               OPC_EmitInteger, MVT::i32, 14, 
/*23393*/               OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*23396*/               OPC_MorphNodeTo, TARGET_VAL(ARM::t2STRH_POST), 0|OPFL_Chain|OPFL_MemRefs,
                            1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 4, 5, 6, 7, 
                        // Src: (ist:i32 rGPR:i32:$Rt, addr_offset_none:i32:$Rn, t2am_imm8_offset:i32:$offset)<<P:Predicate_itruncstore>><<P:Predicate_post_truncst>><<P:Predicate_post_truncsti16>> - Complexity = 16
                        // Dst: (t2STRH_POST:i32 rGPR:i32:$Rt, addr_offset_none:i32:$Rn, t2am_imm8_offset:i32:$offset)
/*23408*/             /*Scope*/ 29, /*->23438*/
/*23409*/               OPC_CheckPredicate, 40, // Predicate_post_truncsti8
/*23411*/               OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*23413*/               OPC_CheckComplexPat, /*CP*/3, /*#*/2, // SelectAddrOffsetNone:$Rn #4
/*23416*/               OPC_CheckComplexPat, /*CP*/18, /*#*/3, // SelectT2AddrModeImm8Offset:$offset #5
/*23419*/               OPC_EmitMergeInputChains1_0,
/*23420*/               OPC_EmitInteger, MVT::i32, 14, 
/*23423*/               OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*23426*/               OPC_MorphNodeTo, TARGET_VAL(ARM::t2STRB_POST), 0|OPFL_Chain|OPFL_MemRefs,
                            1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 4, 5, 6, 7, 
                        // Src: (ist:i32 rGPR:i32:$Rt, addr_offset_none:i32:$Rn, t2am_imm8_offset:i32:$offset)<<P:Predicate_itruncstore>><<P:Predicate_post_truncst>><<P:Predicate_post_truncsti8>> - Complexity = 16
                        // Dst: (t2STRB_POST:i32 rGPR:i32:$Rt, addr_offset_none:i32:$Rn, t2am_imm8_offset:i32:$offset)
/*23438*/             0, /*End of Scope*/
/*23439*/           0, /*End of Scope*/
/*23440*/         /*Scope*/ 19|128,3/*403*/, /*->23845*/
/*23442*/           OPC_CheckChild2Type, MVT::i32,
/*23444*/           OPC_CheckPredicate, 35, // Predicate_unindexedstore
/*23446*/           OPC_Scope, 25, /*->23473*/ // 6 children in Scope
/*23448*/             OPC_CheckPredicate, 44, // Predicate_store
/*23450*/             OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*23452*/             OPC_CheckComplexPat, /*CP*/19, /*#*/2, // SelectAddrModeImm12:$addr #3 #4
/*23455*/             OPC_EmitMergeInputChains1_0,
/*23456*/             OPC_EmitInteger, MVT::i32, 14, 
/*23459*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*23462*/             OPC_MorphNodeTo, TARGET_VAL(ARM::STRi12), 0|OPFL_Chain|OPFL_MemRefs,
                          0/*#VTs*/, 5/*#Ops*/, 1, 3, 4, 5, 6, 
                      // Src: (st GPR:i32:$Rt, addrmode_imm12:i32:$addr)<<P:Predicate_unindexedstore>><<P:Predicate_store>> - Complexity = 13
                      // Dst: (STRi12 GPR:i32:$Rt, addrmode_imm12:i32:$addr)
/*23473*/           /*Scope*/ 27, /*->23501*/
/*23474*/             OPC_CheckPredicate, 36, // Predicate_truncstore
/*23476*/             OPC_CheckPredicate, 45, // Predicate_truncstorei8
/*23478*/             OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*23480*/             OPC_CheckComplexPat, /*CP*/19, /*#*/2, // SelectAddrModeImm12:$addr #3 #4
/*23483*/             OPC_EmitMergeInputChains1_0,
/*23484*/             OPC_EmitInteger, MVT::i32, 14, 
/*23487*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*23490*/             OPC_MorphNodeTo, TARGET_VAL(ARM::STRBi12), 0|OPFL_Chain|OPFL_MemRefs,
                          0/*#VTs*/, 5/*#Ops*/, 1, 3, 4, 5, 6, 
                      // Src: (st GPRnopc:i32:$Rt, addrmode_imm12:i32:$addr)<<P:Predicate_unindexedstore>><<P:Predicate_truncstore>><<P:Predicate_truncstorei8>> - Complexity = 13
                      // Dst: (STRBi12 GPRnopc:i32:$Rt, addrmode_imm12:i32:$addr)
/*23501*/           /*Scope*/ 50, /*->23552*/
/*23502*/             OPC_CheckPredicate, 44, // Predicate_store
/*23504*/             OPC_CheckPatternPredicate, 6, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*23506*/             OPC_Scope, 21, /*->23529*/ // 2 children in Scope
/*23508*/               OPC_CheckComplexPat, /*CP*/20, /*#*/2, // SelectThumbAddrModeRI5S4:$addr #3 #4
/*23511*/               OPC_EmitMergeInputChains1_0,
/*23512*/               OPC_EmitInteger, MVT::i32, 14, 
/*23515*/               OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*23518*/               OPC_MorphNodeTo, TARGET_VAL(ARM::tSTRr), 0|OPFL_Chain|OPFL_MemRefs,
                            0/*#VTs*/, 5/*#Ops*/, 1, 3, 4, 5, 6, 
                        // Src: (st tGPR:i32:$Rt, t_addrmode_rrs4:i32:$addr)<<P:Predicate_unindexedstore>><<P:Predicate_store>> - Complexity = 13
                        // Dst: (tSTRr tGPR:i32:$Rt, t_addrmode_rrs4:i32:$addr)
/*23529*/             /*Scope*/ 21, /*->23551*/
/*23530*/               OPC_CheckComplexPat, /*CP*/21, /*#*/2, // SelectThumbAddrModeImm5S4:$addr #3 #4
/*23533*/               OPC_EmitMergeInputChains1_0,
/*23534*/               OPC_EmitInteger, MVT::i32, 14, 
/*23537*/               OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*23540*/               OPC_MorphNodeTo, TARGET_VAL(ARM::tSTRi), 0|OPFL_Chain|OPFL_MemRefs,
                            0/*#VTs*/, 5/*#Ops*/, 1, 3, 4, 5, 6, 
                        // Src: (st tGPR:i32:$Rt, t_addrmode_is4:i32:$addr)<<P:Predicate_unindexedstore>><<P:Predicate_store>> - Complexity = 13
                        // Dst: (tSTRi tGPR:i32:$Rt, t_addrmode_is4:i32:$addr)
/*23551*/             0, /*End of Scope*/
/*23552*/           /*Scope*/ 106, /*->23659*/
/*23553*/             OPC_CheckPredicate, 36, // Predicate_truncstore
/*23555*/             OPC_Scope, 50, /*->23607*/ // 2 children in Scope
/*23557*/               OPC_CheckPredicate, 45, // Predicate_truncstorei8
/*23559*/               OPC_CheckPatternPredicate, 6, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*23561*/               OPC_Scope, 21, /*->23584*/ // 2 children in Scope
/*23563*/                 OPC_CheckComplexPat, /*CP*/22, /*#*/2, // SelectThumbAddrModeRI5S1:$addr #3 #4
/*23566*/                 OPC_EmitMergeInputChains1_0,
/*23567*/                 OPC_EmitInteger, MVT::i32, 14, 
/*23570*/                 OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*23573*/                 OPC_MorphNodeTo, TARGET_VAL(ARM::tSTRBr), 0|OPFL_Chain|OPFL_MemRefs,
                              0/*#VTs*/, 5/*#Ops*/, 1, 3, 4, 5, 6, 
                          // Src: (st tGPR:i32:$Rt, t_addrmode_rrs1:i32:$addr)<<P:Predicate_unindexedstore>><<P:Predicate_truncstore>><<P:Predicate_truncstorei8>> - Complexity = 13
                          // Dst: (tSTRBr tGPR:i32:$Rt, t_addrmode_rrs1:i32:$addr)
/*23584*/               /*Scope*/ 21, /*->23606*/
/*23585*/                 OPC_CheckComplexPat, /*CP*/23, /*#*/2, // SelectThumbAddrModeImm5S1:$addr #3 #4
/*23588*/                 OPC_EmitMergeInputChains1_0,
/*23589*/                 OPC_EmitInteger, MVT::i32, 14, 
/*23592*/                 OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*23595*/                 OPC_MorphNodeTo, TARGET_VAL(ARM::tSTRBi), 0|OPFL_Chain|OPFL_MemRefs,
                              0/*#VTs*/, 5/*#Ops*/, 1, 3, 4, 5, 6, 
                          // Src: (st tGPR:i32:$Rt, t_addrmode_is1:i32:$addr)<<P:Predicate_unindexedstore>><<P:Predicate_truncstore>><<P:Predicate_truncstorei8>> - Complexity = 13
                          // Dst: (tSTRBi tGPR:i32:$Rt, t_addrmode_is1:i32:$addr)
/*23606*/               0, /*End of Scope*/
/*23607*/             /*Scope*/ 50, /*->23658*/
/*23608*/               OPC_CheckPredicate, 37, // Predicate_truncstorei16
/*23610*/               OPC_CheckPatternPredicate, 6, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*23612*/               OPC_Scope, 21, /*->23635*/ // 2 children in Scope
/*23614*/                 OPC_CheckComplexPat, /*CP*/7, /*#*/2, // SelectThumbAddrModeRI5S2:$addr #3 #4
/*23617*/                 OPC_EmitMergeInputChains1_0,
/*23618*/                 OPC_EmitInteger, MVT::i32, 14, 
/*23621*/                 OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*23624*/                 OPC_MorphNodeTo, TARGET_VAL(ARM::tSTRHr), 0|OPFL_Chain|OPFL_MemRefs,
                              0/*#VTs*/, 5/*#Ops*/, 1, 3, 4, 5, 6, 
                          // Src: (st tGPR:i32:$Rt, t_addrmode_rrs2:i32:$addr)<<P:Predicate_unindexedstore>><<P:Predicate_truncstore>><<P:Predicate_truncstorei16>> - Complexity = 13
                          // Dst: (tSTRHr tGPR:i32:$Rt, t_addrmode_rrs2:i32:$addr)
/*23635*/               /*Scope*/ 21, /*->23657*/
/*23636*/                 OPC_CheckComplexPat, /*CP*/8, /*#*/2, // SelectThumbAddrModeImm5S2:$addr #3 #4
/*23639*/                 OPC_EmitMergeInputChains1_0,
/*23640*/                 OPC_EmitInteger, MVT::i32, 14, 
/*23643*/                 OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*23646*/                 OPC_MorphNodeTo, TARGET_VAL(ARM::tSTRHi), 0|OPFL_Chain|OPFL_MemRefs,
                              0/*#VTs*/, 5/*#Ops*/, 1, 3, 4, 5, 6, 
                          // Src: (st tGPR:i32:$Rt, t_addrmode_is2:i32:$addr)<<P:Predicate_unindexedstore>><<P:Predicate_truncstore>><<P:Predicate_truncstorei16>> - Complexity = 13
                          // Dst: (tSTRHi tGPR:i32:$Rt, t_addrmode_is2:i32:$addr)
/*23657*/               0, /*End of Scope*/
/*23658*/             0, /*End of Scope*/
/*23659*/           /*Scope*/ 77, /*->23737*/
/*23660*/             OPC_CheckPredicate, 44, // Predicate_store
/*23662*/             OPC_Scope, 23, /*->23687*/ // 2 children in Scope
/*23664*/               OPC_CheckPatternPredicate, 6, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*23666*/               OPC_CheckComplexPat, /*CP*/24, /*#*/2, // SelectThumbAddrModeSP:$addr #3 #4
/*23669*/               OPC_EmitMergeInputChains1_0,
/*23670*/               OPC_EmitInteger, MVT::i32, 14, 
/*23673*/               OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*23676*/               OPC_MorphNodeTo, TARGET_VAL(ARM::tSTRspi), 0|OPFL_Chain|OPFL_MemRefs,
                            0/*#VTs*/, 5/*#Ops*/, 1, 3, 4, 5, 6, 
                        // Src: (st tGPR:i32:$Rt, t_addrmode_sp:i32:$addr)<<P:Predicate_unindexedstore>><<P:Predicate_store>> - Complexity = 13
                        // Dst: (tSTRspi tGPR:i32:$Rt, t_addrmode_sp:i32:$addr)
/*23687*/             /*Scope*/ 48, /*->23736*/
/*23688*/               OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*23690*/               OPC_Scope, 21, /*->23713*/ // 2 children in Scope
/*23692*/                 OPC_CheckComplexPat, /*CP*/25, /*#*/2, // SelectT2AddrModeImm12:$addr #3 #4
/*23695*/                 OPC_EmitMergeInputChains1_0,
/*23696*/                 OPC_EmitInteger, MVT::i32, 14, 
/*23699*/                 OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*23702*/                 OPC_MorphNodeTo, TARGET_VAL(ARM::t2STRi12), 0|OPFL_Chain|OPFL_MemRefs,
                              0/*#VTs*/, 5/*#Ops*/, 1, 3, 4, 5, 6, 
                          // Src: (st GPR:i32:$Rt, t2addrmode_imm12:i32:$addr)<<P:Predicate_unindexedstore>><<P:Predicate_store>> - Complexity = 13
                          // Dst: (t2STRi12 GPR:i32:$Rt, t2addrmode_imm12:i32:$addr)
/*23713*/               /*Scope*/ 21, /*->23735*/
/*23714*/                 OPC_CheckComplexPat, /*CP*/26, /*#*/2, // SelectT2AddrModeImm8:$addr #3 #4
/*23717*/                 OPC_EmitMergeInputChains1_0,
/*23718*/                 OPC_EmitInteger, MVT::i32, 14, 
/*23721*/                 OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*23724*/                 OPC_MorphNodeTo, TARGET_VAL(ARM::t2STRi8), 0|OPFL_Chain|OPFL_MemRefs,
                              0/*#VTs*/, 5/*#Ops*/, 1, 3, 4, 5, 6, 
                          // Src: (st GPR:i32:$Rt, t2addrmode_negimm8:i32:$addr)<<P:Predicate_unindexedstore>><<P:Predicate_store>> - Complexity = 13
                          // Dst: (t2STRi8 GPR:i32:$Rt, t2addrmode_negimm8:i32:$addr)
/*23735*/               0, /*End of Scope*/
/*23736*/             0, /*End of Scope*/
/*23737*/           /*Scope*/ 106, /*->23844*/
/*23738*/             OPC_CheckPredicate, 36, // Predicate_truncstore
/*23740*/             OPC_Scope, 50, /*->23792*/ // 2 children in Scope
/*23742*/               OPC_CheckPredicate, 45, // Predicate_truncstorei8
/*23744*/               OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*23746*/               OPC_Scope, 21, /*->23769*/ // 2 children in Scope
/*23748*/                 OPC_CheckComplexPat, /*CP*/25, /*#*/2, // SelectT2AddrModeImm12:$addr #3 #4
/*23751*/                 OPC_EmitMergeInputChains1_0,
/*23752*/                 OPC_EmitInteger, MVT::i32, 14, 
/*23755*/                 OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*23758*/                 OPC_MorphNodeTo, TARGET_VAL(ARM::t2STRBi12), 0|OPFL_Chain|OPFL_MemRefs,
                              0/*#VTs*/, 5/*#Ops*/, 1, 3, 4, 5, 6, 
                          // Src: (st rGPR:i32:$Rt, t2addrmode_imm12:i32:$addr)<<P:Predicate_unindexedstore>><<P:Predicate_truncstore>><<P:Predicate_truncstorei8>> - Complexity = 13
                          // Dst: (t2STRBi12 rGPR:i32:$Rt, t2addrmode_imm12:i32:$addr)
/*23769*/               /*Scope*/ 21, /*->23791*/
/*23770*/                 OPC_CheckComplexPat, /*CP*/26, /*#*/2, // SelectT2AddrModeImm8:$addr #3 #4
/*23773*/                 OPC_EmitMergeInputChains1_0,
/*23774*/                 OPC_EmitInteger, MVT::i32, 14, 
/*23777*/                 OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*23780*/                 OPC_MorphNodeTo, TARGET_VAL(ARM::t2STRBi8), 0|OPFL_Chain|OPFL_MemRefs,
                              0/*#VTs*/, 5/*#Ops*/, 1, 3, 4, 5, 6, 
                          // Src: (st rGPR:i32:$Rt, t2addrmode_negimm8:i32:$addr)<<P:Predicate_unindexedstore>><<P:Predicate_truncstore>><<P:Predicate_truncstorei8>> - Complexity = 13
                          // Dst: (t2STRBi8 rGPR:i32:$Rt, t2addrmode_negimm8:i32:$addr)
/*23791*/               0, /*End of Scope*/
/*23792*/             /*Scope*/ 50, /*->23843*/
/*23793*/               OPC_CheckPredicate, 37, // Predicate_truncstorei16
/*23795*/               OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*23797*/               OPC_Scope, 21, /*->23820*/ // 2 children in Scope
/*23799*/                 OPC_CheckComplexPat, /*CP*/25, /*#*/2, // SelectT2AddrModeImm12:$addr #3 #4
/*23802*/                 OPC_EmitMergeInputChains1_0,
/*23803*/                 OPC_EmitInteger, MVT::i32, 14, 
/*23806*/                 OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*23809*/                 OPC_MorphNodeTo, TARGET_VAL(ARM::t2STRHi12), 0|OPFL_Chain|OPFL_MemRefs,
                              0/*#VTs*/, 5/*#Ops*/, 1, 3, 4, 5, 6, 
                          // Src: (st rGPR:i32:$Rt, t2addrmode_imm12:i32:$addr)<<P:Predicate_unindexedstore>><<P:Predicate_truncstore>><<P:Predicate_truncstorei16>> - Complexity = 13
                          // Dst: (t2STRHi12 rGPR:i32:$Rt, t2addrmode_imm12:i32:$addr)
/*23820*/               /*Scope*/ 21, /*->23842*/
/*23821*/                 OPC_CheckComplexPat, /*CP*/26, /*#*/2, // SelectT2AddrModeImm8:$addr #3 #4
/*23824*/                 OPC_EmitMergeInputChains1_0,
/*23825*/                 OPC_EmitInteger, MVT::i32, 14, 
/*23828*/                 OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*23831*/                 OPC_MorphNodeTo, TARGET_VAL(ARM::t2STRHi8), 0|OPFL_Chain|OPFL_MemRefs,
                              0/*#VTs*/, 5/*#Ops*/, 1, 3, 4, 5, 6, 
                          // Src: (st rGPR:i32:$Rt, t2addrmode_negimm8:i32:$addr)<<P:Predicate_unindexedstore>><<P:Predicate_truncstore>><<P:Predicate_truncstorei16>> - Complexity = 13
                          // Dst: (t2STRHi8 rGPR:i32:$Rt, t2addrmode_negimm8:i32:$addr)
/*23842*/               0, /*End of Scope*/
/*23843*/             0, /*End of Scope*/
/*23844*/           0, /*End of Scope*/
/*23845*/         /*Scope*/ 116|128,1/*244*/, /*->24091*/
/*23847*/           OPC_RecordChild3, // #3 = $offset
/*23848*/           OPC_CheckChild3Type, MVT::i32,
/*23850*/           OPC_CheckType, MVT::i32,
/*23852*/           OPC_Scope, 56, /*->23910*/ // 4 children in Scope
/*23854*/             OPC_CheckPredicate, 42, // Predicate_istore
/*23856*/             OPC_CheckPredicate, 46, // Predicate_pre_store
/*23858*/             OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*23860*/             OPC_Scope, 23, /*->23885*/ // 2 children in Scope
/*23862*/               OPC_CheckComplexPat, /*CP*/14, /*#*/3, // SelectAddrMode2OffsetImm:$offset #4 #5
/*23865*/               OPC_EmitMergeInputChains1_0,
/*23866*/               OPC_EmitInteger, MVT::i32, 14, 
/*23869*/               OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*23872*/               OPC_MorphNodeTo, TARGET_VAL(ARM::STRi_preidx), 0|OPFL_Chain|OPFL_MemRefs,
                            1/*#VTs*/, MVT::i32, 6/*#Ops*/, 1, 2, 4, 5, 6, 7, 
                        // Src: (ist:i32 GPR:i32:$Rt, GPR:i32:$Rn, am2offset_imm:i32:$offset)<<P:Predicate_istore>><<P:Predicate_pre_store>> - Complexity = 13
                        // Dst: (STRi_preidx:i32 GPR:i32:$Rt, GPR:i32:$Rn, am2offset_imm:i32:$offset)
/*23885*/             /*Scope*/ 23, /*->23909*/
/*23886*/               OPC_CheckComplexPat, /*CP*/13, /*#*/3, // SelectAddrMode2OffsetReg:$offset #4 #5
/*23889*/               OPC_EmitMergeInputChains1_0,
/*23890*/               OPC_EmitInteger, MVT::i32, 14, 
/*23893*/               OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*23896*/               OPC_MorphNodeTo, TARGET_VAL(ARM::STRr_preidx), 0|OPFL_Chain|OPFL_MemRefs,
                            1/*#VTs*/, MVT::i32, 6/*#Ops*/, 1, 2, 4, 5, 6, 7, 
                        // Src: (ist:i32 GPR:i32:$Rt, GPR:i32:$Rn, am2offset_reg:i32:$offset)<<P:Predicate_istore>><<P:Predicate_pre_store>> - Complexity = 13
                        // Dst: (STRr_preidx:i32 GPR:i32:$Rt, GPR:i32:$Rn, am2offset_reg:i32:$offset)
/*23909*/             0, /*End of Scope*/
/*23910*/           /*Scope*/ 89, /*->24000*/
/*23911*/             OPC_CheckPredicate, 38, // Predicate_itruncstore
/*23913*/             OPC_CheckPredicate, 47, // Predicate_pre_truncst
/*23915*/             OPC_Scope, 54, /*->23971*/ // 2 children in Scope
/*23917*/               OPC_CheckPredicate, 48, // Predicate_pre_truncsti8
/*23919*/               OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*23921*/               OPC_Scope, 23, /*->23946*/ // 2 children in Scope
/*23923*/                 OPC_CheckComplexPat, /*CP*/14, /*#*/3, // SelectAddrMode2OffsetImm:$offset #4 #5
/*23926*/                 OPC_EmitMergeInputChains1_0,
/*23927*/                 OPC_EmitInteger, MVT::i32, 14, 
/*23930*/                 OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*23933*/                 OPC_MorphNodeTo, TARGET_VAL(ARM::STRBi_preidx), 0|OPFL_Chain|OPFL_MemRefs,
                              1/*#VTs*/, MVT::i32, 6/*#Ops*/, 1, 2, 4, 5, 6, 7, 
                          // Src: (ist:i32 GPR:i32:$Rt, GPR:i32:$Rn, am2offset_imm:i32:$offset)<<P:Predicate_itruncstore>><<P:Predicate_pre_truncst>><<P:Predicate_pre_truncsti8>> - Complexity = 13
                          // Dst: (STRBi_preidx:i32 GPR:i32:$Rt, GPR:i32:$Rn, am2offset_imm:i32:$offset)
/*23946*/               /*Scope*/ 23, /*->23970*/
/*23947*/                 OPC_CheckComplexPat, /*CP*/13, /*#*/3, // SelectAddrMode2OffsetReg:$offset #4 #5
/*23950*/                 OPC_EmitMergeInputChains1_0,
/*23951*/                 OPC_EmitInteger, MVT::i32, 14, 
/*23954*/                 OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*23957*/                 OPC_MorphNodeTo, TARGET_VAL(ARM::STRBr_preidx), 0|OPFL_Chain|OPFL_MemRefs,
                              1/*#VTs*/, MVT::i32, 6/*#Ops*/, 1, 2, 4, 5, 6, 7, 
                          // Src: (ist:i32 GPR:i32:$Rt, GPR:i32:$Rn, am2offset_reg:i32:$offset)<<P:Predicate_itruncstore>><<P:Predicate_pre_truncst>><<P:Predicate_pre_truncsti8>> - Complexity = 13
                          // Dst: (STRBr_preidx:i32 GPR:i32:$Rt, GPR:i32:$Rn, am2offset_reg:i32:$offset)
/*23970*/               0, /*End of Scope*/
/*23971*/             /*Scope*/ 27, /*->23999*/
/*23972*/               OPC_CheckPredicate, 49, // Predicate_pre_truncsti16
/*23974*/               OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*23976*/               OPC_CheckComplexPat, /*CP*/15, /*#*/3, // SelectAddrMode3Offset:$offset #4 #5
/*23979*/               OPC_EmitMergeInputChains1_0,
/*23980*/               OPC_EmitInteger, MVT::i32, 14, 
/*23983*/               OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*23986*/               OPC_MorphNodeTo, TARGET_VAL(ARM::STRH_preidx), 0|OPFL_Chain|OPFL_MemRefs,
                            1/*#VTs*/, MVT::i32, 6/*#Ops*/, 1, 2, 4, 5, 6, 7, 
                        // Src: (ist:i32 GPR:i32:$Rt, GPR:i32:$Rn, am3offset:i32:$offset)<<P:Predicate_itruncstore>><<P:Predicate_pre_truncst>><<P:Predicate_pre_truncsti16>> - Complexity = 13
                        // Dst: (STRH_preidx:i32 GPR:i32:$Rt, GPR:i32:$Rn, am3offset:i32:$offset)
/*23999*/             0, /*End of Scope*/
/*24000*/           /*Scope*/ 28, /*->24029*/
/*24001*/             OPC_CheckPredicate, 42, // Predicate_istore
/*24003*/             OPC_CheckPredicate, 46, // Predicate_pre_store
/*24005*/             OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*24007*/             OPC_CheckComplexPat, /*CP*/18, /*#*/3, // SelectT2AddrModeImm8Offset:$offset #4
/*24010*/             OPC_EmitMergeInputChains1_0,
/*24011*/             OPC_EmitInteger, MVT::i32, 14, 
/*24014*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*24017*/             OPC_MorphNodeTo, TARGET_VAL(ARM::t2STR_preidx), 0|OPFL_Chain|OPFL_MemRefs,
                          1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 2, 4, 5, 6, 
                      // Src: (ist:i32 rGPR:i32:$Rt, GPRnopc:i32:$Rn, t2am_imm8_offset:i32:$offset)<<P:Predicate_istore>><<P:Predicate_pre_store>> - Complexity = 10
                      // Dst: (t2STR_preidx:i32 rGPR:i32:$Rt, GPRnopc:i32:$Rn, t2am_imm8_offset:i32:$offset)
/*24029*/           /*Scope*/ 60, /*->24090*/
/*24030*/             OPC_CheckPredicate, 38, // Predicate_itruncstore
/*24032*/             OPC_CheckPredicate, 47, // Predicate_pre_truncst
/*24034*/             OPC_Scope, 26, /*->24062*/ // 2 children in Scope
/*24036*/               OPC_CheckPredicate, 48, // Predicate_pre_truncsti8
/*24038*/               OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*24040*/               OPC_CheckComplexPat, /*CP*/18, /*#*/3, // SelectT2AddrModeImm8Offset:$offset #4
/*24043*/               OPC_EmitMergeInputChains1_0,
/*24044*/               OPC_EmitInteger, MVT::i32, 14, 
/*24047*/               OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*24050*/               OPC_MorphNodeTo, TARGET_VAL(ARM::t2STRB_preidx), 0|OPFL_Chain|OPFL_MemRefs,
                            1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 2, 4, 5, 6, 
                        // Src: (ist:i32 rGPR:i32:$Rt, GPRnopc:i32:$Rn, t2am_imm8_offset:i32:$offset)<<P:Predicate_itruncstore>><<P:Predicate_pre_truncst>><<P:Predicate_pre_truncsti8>> - Complexity = 10
                        // Dst: (t2STRB_preidx:i32 rGPR:i32:$Rt, GPRnopc:i32:$Rn, t2am_imm8_offset:i32:$offset)
/*24062*/             /*Scope*/ 26, /*->24089*/
/*24063*/               OPC_CheckPredicate, 49, // Predicate_pre_truncsti16
/*24065*/               OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*24067*/               OPC_CheckComplexPat, /*CP*/18, /*#*/3, // SelectT2AddrModeImm8Offset:$offset #4
/*24070*/               OPC_EmitMergeInputChains1_0,
/*24071*/               OPC_EmitInteger, MVT::i32, 14, 
/*24074*/               OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*24077*/               OPC_MorphNodeTo, TARGET_VAL(ARM::t2STRH_preidx), 0|OPFL_Chain|OPFL_MemRefs,
                            1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 2, 4, 5, 6, 
                        // Src: (ist:i32 rGPR:i32:$Rt, GPRnopc:i32:$Rn, t2am_imm8_offset:i32:$offset)<<P:Predicate_itruncstore>><<P:Predicate_pre_truncst>><<P:Predicate_pre_truncsti16>> - Complexity = 10
                        // Dst: (t2STRH_preidx:i32 rGPR:i32:$Rt, GPRnopc:i32:$Rn, t2am_imm8_offset:i32:$offset)
/*24089*/             0, /*End of Scope*/
/*24090*/           0, /*End of Scope*/
/*24091*/         0, /*End of Scope*/
/*24092*/       /*Scope*/ 115, /*->24208*/
/*24093*/         OPC_CheckChild1Type, MVT::f64,
/*24095*/         OPC_RecordChild2, // #2 = $addr
/*24096*/         OPC_CheckChild2Type, MVT::i32,
/*24098*/         OPC_CheckPredicate, 35, // Predicate_unindexedstore
/*24100*/         OPC_CheckPredicate, 44, // Predicate_store
/*24102*/         OPC_Scope, 25, /*->24129*/ // 4 children in Scope
/*24104*/           OPC_CheckPredicate, 50, // Predicate_alignedstore32
/*24106*/           OPC_CheckPatternPredicate, 16, // (Subtarget->hasVFP2())
/*24108*/           OPC_CheckComplexPat, /*CP*/27, /*#*/2, // SelectAddrMode5:$addr #3 #4
/*24111*/           OPC_EmitMergeInputChains1_0,
/*24112*/           OPC_EmitInteger, MVT::i32, 14, 
/*24115*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*24118*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VSTRD), 0|OPFL_Chain|OPFL_MemRefs,
                        0/*#VTs*/, 5/*#Ops*/, 1, 3, 4, 5, 6, 
                    // Src: (st DPR:f64:$Dd, addrmode5:i32:$addr)<<P:Predicate_unindexedstore>><<P:Predicate_store>><<P:Predicate_alignedstore32>> - Complexity = 13
                    // Dst: (VSTRD DPR:f64:$Dd, addrmode5:i32:$addr)
/*24129*/         /*Scope*/ 25, /*->24155*/
/*24130*/           OPC_CheckPredicate, 51, // Predicate_hword_alignedstore
/*24132*/           OPC_CheckPatternPredicate, 17, // (getTargetLowering()->isLittleEndian())
/*24134*/           OPC_CheckComplexPat, /*CP*/9, /*#*/2, // SelectAddrMode6:$addr #3 #4
/*24137*/           OPC_EmitMergeInputChains1_0,
/*24138*/           OPC_EmitInteger, MVT::i32, 14, 
/*24141*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*24144*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VST1d16), 0|OPFL_Chain|OPFL_MemRefs,
                        0/*#VTs*/, 5/*#Ops*/, 3, 4, 1, 5, 6, 
                    // Src: (st DPR:f64:$value, addrmode6:i32:$addr)<<P:Predicate_unindexedstore>><<P:Predicate_store>><<P:Predicate_hword_alignedstore>> - Complexity = 13
                    // Dst: (VST1d16 addrmode6:i32:$addr, DPR:f64:$value)
/*24155*/         /*Scope*/ 25, /*->24181*/
/*24156*/           OPC_CheckPredicate, 52, // Predicate_byte_alignedstore
/*24158*/           OPC_CheckPatternPredicate, 17, // (getTargetLowering()->isLittleEndian())
/*24160*/           OPC_CheckComplexPat, /*CP*/9, /*#*/2, // SelectAddrMode6:$addr #3 #4
/*24163*/           OPC_EmitMergeInputChains1_0,
/*24164*/           OPC_EmitInteger, MVT::i32, 14, 
/*24167*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*24170*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VST1d8), 0|OPFL_Chain|OPFL_MemRefs,
                        0/*#VTs*/, 5/*#Ops*/, 3, 4, 1, 5, 6, 
                    // Src: (st DPR:f64:$value, addrmode6:i32:$addr)<<P:Predicate_unindexedstore>><<P:Predicate_store>><<P:Predicate_byte_alignedstore>> - Complexity = 13
                    // Dst: (VST1d8 addrmode6:i32:$addr, DPR:f64:$value)
/*24181*/         /*Scope*/ 25, /*->24207*/
/*24182*/           OPC_CheckPredicate, 53, // Predicate_non_word_alignedstore
/*24184*/           OPC_CheckPatternPredicate, 18, // (getTargetLowering()->isBigEndian())
/*24186*/           OPC_CheckComplexPat, /*CP*/9, /*#*/2, // SelectAddrMode6:$addr #3 #4
/*24189*/           OPC_EmitMergeInputChains1_0,
/*24190*/           OPC_EmitInteger, MVT::i32, 14, 
/*24193*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*24196*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VST1d64), 0|OPFL_Chain|OPFL_MemRefs,
                        0/*#VTs*/, 5/*#Ops*/, 3, 4, 1, 5, 6, 
                    // Src: (st DPR:f64:$value, addrmode6:i32:$addr)<<P:Predicate_unindexedstore>><<P:Predicate_store>><<P:Predicate_non_word_alignedstore>> - Complexity = 13
                    // Dst: (VST1d64 addrmode6:i32:$addr, DPR:f64:$value)
/*24207*/         0, /*End of Scope*/
/*24208*/       /*Scope*/ 32, /*->24241*/
/*24209*/         OPC_CheckChild1Type, MVT::f32,
/*24211*/         OPC_RecordChild2, // #2 = $addr
/*24212*/         OPC_CheckChild2Type, MVT::i32,
/*24214*/         OPC_CheckPredicate, 35, // Predicate_unindexedstore
/*24216*/         OPC_CheckPredicate, 44, // Predicate_store
/*24218*/         OPC_CheckPatternPredicate, 16, // (Subtarget->hasVFP2())
/*24220*/         OPC_CheckComplexPat, /*CP*/27, /*#*/2, // SelectAddrMode5:$addr #3 #4
/*24223*/         OPC_EmitMergeInputChains1_0,
/*24224*/         OPC_EmitInteger, MVT::i32, 14, 
/*24227*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*24230*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VSTRS), 0|OPFL_Chain|OPFL_MemRefs,
                      0/*#VTs*/, 5/*#Ops*/, 1, 3, 4, 5, 6, 
                  // Src: (st SPR:f32:$Sd, addrmode5:i32:$addr)<<P:Predicate_unindexedstore>><<P:Predicate_store>> - Complexity = 13
                  // Dst: (VSTRS SPR:f32:$Sd, addrmode5:i32:$addr)
/*24241*/       /*Scope*/ 5|128,1/*133*/, /*->24376*/
/*24243*/         OPC_CheckChild1Type, MVT::v2f64,
/*24245*/         OPC_RecordChild2, // #2 = $addr
/*24246*/         OPC_CheckChild2Type, MVT::i32,
/*24248*/         OPC_CheckPredicate, 35, // Predicate_unindexedstore
/*24250*/         OPC_CheckPredicate, 44, // Predicate_store
/*24252*/         OPC_Scope, 23, /*->24277*/ // 5 children in Scope
/*24254*/           OPC_CheckPredicate, 54, // Predicate_dword_alignedstore
/*24256*/           OPC_CheckComplexPat, /*CP*/9, /*#*/2, // SelectAddrMode6:$addr #3 #4
/*24259*/           OPC_EmitMergeInputChains1_0,
/*24260*/           OPC_EmitInteger, MVT::i32, 14, 
/*24263*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*24266*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VST1q64), 0|OPFL_Chain|OPFL_MemRefs,
                        0/*#VTs*/, 5/*#Ops*/, 3, 4, 1, 5, 6, 
                    // Src: (st QPR:v2f64:$value, addrmode6:i32:$addr)<<P:Predicate_unindexedstore>><<P:Predicate_store>><<P:Predicate_dword_alignedstore>> - Complexity = 13
                    // Dst: (VST1q64 addrmode6:i32:$addr, QPR:v2f64:$value)
/*24277*/         /*Scope*/ 25, /*->24303*/
/*24278*/           OPC_CheckPredicate, 55, // Predicate_word_alignedstore
/*24280*/           OPC_CheckPatternPredicate, 17, // (getTargetLowering()->isLittleEndian())
/*24282*/           OPC_CheckComplexPat, /*CP*/9, /*#*/2, // SelectAddrMode6:$addr #3 #4
/*24285*/           OPC_EmitMergeInputChains1_0,
/*24286*/           OPC_EmitInteger, MVT::i32, 14, 
/*24289*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*24292*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VST1q32), 0|OPFL_Chain|OPFL_MemRefs,
                        0/*#VTs*/, 5/*#Ops*/, 3, 4, 1, 5, 6, 
                    // Src: (st QPR:v2f64:$value, addrmode6:i32:$addr)<<P:Predicate_unindexedstore>><<P:Predicate_store>><<P:Predicate_word_alignedstore>> - Complexity = 13
                    // Dst: (VST1q32 addrmode6:i32:$addr, QPR:v2f64:$value)
/*24303*/         /*Scope*/ 25, /*->24329*/
/*24304*/           OPC_CheckPredicate, 51, // Predicate_hword_alignedstore
/*24306*/           OPC_CheckPatternPredicate, 17, // (getTargetLowering()->isLittleEndian())
/*24308*/           OPC_CheckComplexPat, /*CP*/9, /*#*/2, // SelectAddrMode6:$addr #3 #4
/*24311*/           OPC_EmitMergeInputChains1_0,
/*24312*/           OPC_EmitInteger, MVT::i32, 14, 
/*24315*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*24318*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VST1q16), 0|OPFL_Chain|OPFL_MemRefs,
                        0/*#VTs*/, 5/*#Ops*/, 3, 4, 1, 5, 6, 
                    // Src: (st QPR:v2f64:$value, addrmode6:i32:$addr)<<P:Predicate_unindexedstore>><<P:Predicate_store>><<P:Predicate_hword_alignedstore>> - Complexity = 13
                    // Dst: (VST1q16 addrmode6:i32:$addr, QPR:v2f64:$value)
/*24329*/         /*Scope*/ 25, /*->24355*/
/*24330*/           OPC_CheckPredicate, 52, // Predicate_byte_alignedstore
/*24332*/           OPC_CheckPatternPredicate, 17, // (getTargetLowering()->isLittleEndian())
/*24334*/           OPC_CheckComplexPat, /*CP*/9, /*#*/2, // SelectAddrMode6:$addr #3 #4
/*24337*/           OPC_EmitMergeInputChains1_0,
/*24338*/           OPC_EmitInteger, MVT::i32, 14, 
/*24341*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*24344*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VST1q8), 0|OPFL_Chain|OPFL_MemRefs,
                        0/*#VTs*/, 5/*#Ops*/, 3, 4, 1, 5, 6, 
                    // Src: (st QPR:v2f64:$value, addrmode6:i32:$addr)<<P:Predicate_unindexedstore>><<P:Predicate_store>><<P:Predicate_byte_alignedstore>> - Complexity = 13
                    // Dst: (VST1q8 addrmode6:i32:$addr, QPR:v2f64:$value)
/*24355*/         /*Scope*/ 19, /*->24375*/
/*24356*/           OPC_CheckPatternPredicate, 16, // (Subtarget->hasVFP2())
/*24358*/           OPC_EmitMergeInputChains1_0,
/*24359*/           OPC_EmitInteger, MVT::i32, 14, 
/*24362*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*24365*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VSTMQIA), 0|OPFL_Chain|OPFL_MemRefs,
                        0/*#VTs*/, 4/*#Ops*/, 1, 2, 3, 4, 
                    // Src: (st DPair:v2f64:$src, GPR:i32:$Rn)<<P:Predicate_unindexedstore>><<P:Predicate_store>> - Complexity = 4
                    // Dst: (VSTMQIA DPair:v2f64:$src, GPR:i32:$Rn)
/*24375*/         0, /*End of Scope*/
/*24376*/       0, /*End of Scope*/
/*24377*/     0, /*End of Scope*/
/*24378*/   /*SwitchOpcode*/ 65|128,7/*961*/, TARGET_VAL(ISD::INTRINSIC_VOID),// ->25343
/*24382*/     OPC_RecordNode, // #0 = 'intrinsic_void' chained node
/*24383*/     OPC_Scope, 119, /*->24504*/ // 13 children in Scope
/*24385*/       OPC_CheckChild1Integer, 72|128,1/*200*/, 
/*24388*/       OPC_RecordChild2, // #1 = $cop
/*24389*/       OPC_MoveChild, 2,
/*24391*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*24394*/       OPC_MoveParent,
/*24395*/       OPC_RecordChild3, // #2 = $opc1
/*24396*/       OPC_MoveChild, 3,
/*24398*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*24401*/       OPC_MoveParent,
/*24402*/       OPC_RecordChild4, // #3 = $CRd
/*24403*/       OPC_MoveChild, 4,
/*24405*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*24408*/       OPC_MoveParent,
/*24409*/       OPC_RecordChild5, // #4 = $CRn
/*24410*/       OPC_MoveChild, 5,
/*24412*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*24415*/       OPC_MoveParent,
/*24416*/       OPC_RecordChild6, // #5 = $CRm
/*24417*/       OPC_MoveChild, 6,
/*24419*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*24422*/       OPC_MoveParent,
/*24423*/       OPC_RecordChild7, // #6 = $opc2
/*24424*/       OPC_MoveChild, 7,
/*24426*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*24429*/       OPC_MoveParent,
/*24430*/       OPC_Scope, 35, /*->24467*/ // 2 children in Scope
/*24432*/         OPC_CheckPatternPredicate, 19, // (!Subtarget->hasV8Ops())
/*24434*/         OPC_EmitMergeInputChains1_0,
/*24435*/         OPC_EmitConvertToTarget, 1,
/*24437*/         OPC_EmitConvertToTarget, 2,
/*24439*/         OPC_EmitConvertToTarget, 3,
/*24441*/         OPC_EmitConvertToTarget, 4,
/*24443*/         OPC_EmitConvertToTarget, 5,
/*24445*/         OPC_EmitConvertToTarget, 6,
/*24447*/         OPC_EmitInteger, MVT::i32, 14, 
/*24450*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*24453*/         OPC_MorphNodeTo, TARGET_VAL(ARM::CDP), 0|OPFL_Chain,
                      0/*#VTs*/, 8/*#Ops*/, 7, 8, 9, 10, 11, 12, 13, 14, 
                  // Src: (intrinsic_void 200:iPTR, (imm:i32):$cop, (imm:i32):$opc1, (imm:i32):$CRd, (imm:i32):$CRn, (imm:i32):$CRm, (imm:i32):$opc2) - Complexity = 26
                  // Dst: (CDP (imm:i32):$cop, (imm:i32):$opc1, (imm:i32):$CRd, (imm:i32):$CRn, (imm:i32):$CRm, (imm:i32):$opc2)
/*24467*/       /*Scope*/ 35, /*->24503*/
/*24468*/         OPC_CheckPatternPredicate, 20, // (Subtarget->isThumb2()) && (!Subtarget->hasV8Ops())
/*24470*/         OPC_EmitMergeInputChains1_0,
/*24471*/         OPC_EmitConvertToTarget, 1,
/*24473*/         OPC_EmitConvertToTarget, 2,
/*24475*/         OPC_EmitConvertToTarget, 3,
/*24477*/         OPC_EmitConvertToTarget, 4,
/*24479*/         OPC_EmitConvertToTarget, 5,
/*24481*/         OPC_EmitConvertToTarget, 6,
/*24483*/         OPC_EmitInteger, MVT::i32, 14, 
/*24486*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*24489*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2CDP), 0|OPFL_Chain,
                      0/*#VTs*/, 8/*#Ops*/, 7, 8, 9, 10, 11, 12, 13, 14, 
                  // Src: (intrinsic_void 200:iPTR, (imm:i32):$cop, (imm:i32):$opc1, (imm:i32):$CRd, (imm:i32):$CRn, (imm:i32):$CRm, (imm:i32):$opc2) - Complexity = 26
                  // Dst: (t2CDP (imm:i32):$cop, (imm:i32):$opc1, (imm:i32):$CRd, (imm:i32):$CRn, (imm:i32):$CRm, (imm:i32):$opc2)
/*24503*/       0, /*End of Scope*/
/*24504*/     /*Scope*/ 111, /*->24616*/
/*24505*/       OPC_CheckChild1Integer, 73|128,1/*201*/, 
/*24508*/       OPC_RecordChild2, // #1 = $cop
/*24509*/       OPC_MoveChild, 2,
/*24511*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*24514*/       OPC_MoveParent,
/*24515*/       OPC_RecordChild3, // #2 = $opc1
/*24516*/       OPC_MoveChild, 3,
/*24518*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*24521*/       OPC_MoveParent,
/*24522*/       OPC_RecordChild4, // #3 = $CRd
/*24523*/       OPC_MoveChild, 4,
/*24525*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*24528*/       OPC_MoveParent,
/*24529*/       OPC_RecordChild5, // #4 = $CRn
/*24530*/       OPC_MoveChild, 5,
/*24532*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*24535*/       OPC_MoveParent,
/*24536*/       OPC_RecordChild6, // #5 = $CRm
/*24537*/       OPC_MoveChild, 6,
/*24539*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*24542*/       OPC_MoveParent,
/*24543*/       OPC_RecordChild7, // #6 = $opc2
/*24544*/       OPC_MoveChild, 7,
/*24546*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*24549*/       OPC_MoveParent,
/*24550*/       OPC_Scope, 27, /*->24579*/ // 2 children in Scope
/*24552*/         OPC_CheckPatternPredicate, 19, // (!Subtarget->hasV8Ops())
/*24554*/         OPC_EmitMergeInputChains1_0,
/*24555*/         OPC_EmitConvertToTarget, 1,
/*24557*/         OPC_EmitConvertToTarget, 2,
/*24559*/         OPC_EmitConvertToTarget, 3,
/*24561*/         OPC_EmitConvertToTarget, 4,
/*24563*/         OPC_EmitConvertToTarget, 5,
/*24565*/         OPC_EmitConvertToTarget, 6,
/*24567*/         OPC_MorphNodeTo, TARGET_VAL(ARM::CDP2), 0|OPFL_Chain,
                      0/*#VTs*/, 6/*#Ops*/, 7, 8, 9, 10, 11, 12, 
                  // Src: (intrinsic_void 201:iPTR, (imm:i32):$cop, (imm:i32):$opc1, (imm:i32):$CRd, (imm:i32):$CRn, (imm:i32):$CRm, (imm:i32):$opc2) - Complexity = 26
                  // Dst: (CDP2 (imm:i32):$cop, (imm:i32):$opc1, (imm:i32):$CRd, (imm:i32):$CRn, (imm:i32):$CRm, (imm:i32):$opc2)
/*24579*/       /*Scope*/ 35, /*->24615*/
/*24580*/         OPC_CheckPatternPredicate, 20, // (Subtarget->isThumb2()) && (!Subtarget->hasV8Ops())
/*24582*/         OPC_EmitMergeInputChains1_0,
/*24583*/         OPC_EmitConvertToTarget, 1,
/*24585*/         OPC_EmitConvertToTarget, 2,
/*24587*/         OPC_EmitConvertToTarget, 3,
/*24589*/         OPC_EmitConvertToTarget, 4,
/*24591*/         OPC_EmitConvertToTarget, 5,
/*24593*/         OPC_EmitConvertToTarget, 6,
/*24595*/         OPC_EmitInteger, MVT::i32, 14, 
/*24598*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*24601*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2CDP2), 0|OPFL_Chain,
                      0/*#VTs*/, 8/*#Ops*/, 7, 8, 9, 10, 11, 12, 13, 14, 
                  // Src: (intrinsic_void 201:iPTR, (imm:i32):$cop, (imm:i32):$opc1, (imm:i32):$CRd, (imm:i32):$CRn, (imm:i32):$CRm, (imm:i32):$opc2) - Complexity = 26
                  // Dst: (t2CDP2 (imm:i32):$cop, (imm:i32):$opc1, (imm:i32):$CRd, (imm:i32):$CRn, (imm:i32):$CRm, (imm:i32):$opc2)
/*24615*/       0, /*End of Scope*/
/*24616*/     /*Scope*/ 109, /*->24726*/
/*24617*/       OPC_CheckChild1Integer, 90|128,1/*218*/, 
/*24620*/       OPC_RecordChild2, // #1 = $cop
/*24621*/       OPC_MoveChild, 2,
/*24623*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*24626*/       OPC_MoveParent,
/*24627*/       OPC_RecordChild3, // #2 = $opc1
/*24628*/       OPC_MoveChild, 3,
/*24630*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*24633*/       OPC_MoveParent,
/*24634*/       OPC_RecordChild4, // #3 = $Rt
/*24635*/       OPC_RecordChild5, // #4 = $CRn
/*24636*/       OPC_MoveChild, 5,
/*24638*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*24641*/       OPC_MoveParent,
/*24642*/       OPC_RecordChild6, // #5 = $CRm
/*24643*/       OPC_MoveChild, 6,
/*24645*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*24648*/       OPC_MoveParent,
/*24649*/       OPC_RecordChild7, // #6 = $opc2
/*24650*/       OPC_MoveChild, 7,
/*24652*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*24655*/       OPC_MoveParent,
/*24656*/       OPC_Scope, 33, /*->24691*/ // 2 children in Scope
/*24658*/         OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*24660*/         OPC_EmitMergeInputChains1_0,
/*24661*/         OPC_EmitConvertToTarget, 1,
/*24663*/         OPC_EmitConvertToTarget, 2,
/*24665*/         OPC_EmitConvertToTarget, 4,
/*24667*/         OPC_EmitConvertToTarget, 5,
/*24669*/         OPC_EmitConvertToTarget, 6,
/*24671*/         OPC_EmitInteger, MVT::i32, 14, 
/*24674*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*24677*/         OPC_MorphNodeTo, TARGET_VAL(ARM::MCR), 0|OPFL_Chain,
                      0/*#VTs*/, 8/*#Ops*/, 7, 8, 3, 9, 10, 11, 12, 13, 
                  // Src: (intrinsic_void 218:iPTR, (imm:i32):$cop, (imm:i32):$opc1, GPR:i32:$Rt, (imm:i32):$CRn, (imm:i32):$CRm, (imm:i32):$opc2) - Complexity = 23
                  // Dst: (MCR (imm:i32):$cop, (imm:i32):$opc1, GPR:i32:$Rt, (imm:i32):$CRn, (imm:i32):$CRm, (imm:i32):$opc2)
/*24691*/       /*Scope*/ 33, /*->24725*/
/*24692*/         OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*24694*/         OPC_EmitMergeInputChains1_0,
/*24695*/         OPC_EmitConvertToTarget, 1,
/*24697*/         OPC_EmitConvertToTarget, 2,
/*24699*/         OPC_EmitConvertToTarget, 4,
/*24701*/         OPC_EmitConvertToTarget, 5,
/*24703*/         OPC_EmitConvertToTarget, 6,
/*24705*/         OPC_EmitInteger, MVT::i32, 14, 
/*24708*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*24711*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2MCR), 0|OPFL_Chain,
                      0/*#VTs*/, 8/*#Ops*/, 7, 8, 3, 9, 10, 11, 12, 13, 
                  // Src: (intrinsic_void 218:iPTR, (imm:i32):$cop, (imm:i32):$opc1, GPR:i32:$Rt, (imm:i32):$CRn, (imm:i32):$CRm, (imm:i32):$opc2) - Complexity = 23
                  // Dst: (t2MCR (imm:i32):$cop, (imm:i32):$opc1, GPR:i32:$Rt, (imm:i32):$CRn, (imm:i32):$CRm, (imm:i32):$opc2)
/*24725*/       0, /*End of Scope*/
/*24726*/     /*Scope*/ 101, /*->24828*/
/*24727*/       OPC_CheckChild1Integer, 91|128,1/*219*/, 
/*24730*/       OPC_RecordChild2, // #1 = $cop
/*24731*/       OPC_MoveChild, 2,
/*24733*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*24736*/       OPC_MoveParent,
/*24737*/       OPC_RecordChild3, // #2 = $opc1
/*24738*/       OPC_MoveChild, 3,
/*24740*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*24743*/       OPC_MoveParent,
/*24744*/       OPC_RecordChild4, // #3 = $Rt
/*24745*/       OPC_RecordChild5, // #4 = $CRn
/*24746*/       OPC_MoveChild, 5,
/*24748*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*24751*/       OPC_MoveParent,
/*24752*/       OPC_RecordChild6, // #5 = $CRm
/*24753*/       OPC_MoveChild, 6,
/*24755*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*24758*/       OPC_MoveParent,
/*24759*/       OPC_RecordChild7, // #6 = $opc2
/*24760*/       OPC_MoveChild, 7,
/*24762*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*24765*/       OPC_MoveParent,
/*24766*/       OPC_Scope, 25, /*->24793*/ // 2 children in Scope
/*24768*/         OPC_CheckPatternPredicate, 19, // (!Subtarget->hasV8Ops())
/*24770*/         OPC_EmitMergeInputChains1_0,
/*24771*/         OPC_EmitConvertToTarget, 1,
/*24773*/         OPC_EmitConvertToTarget, 2,
/*24775*/         OPC_EmitConvertToTarget, 4,
/*24777*/         OPC_EmitConvertToTarget, 5,
/*24779*/         OPC_EmitConvertToTarget, 6,
/*24781*/         OPC_MorphNodeTo, TARGET_VAL(ARM::MCR2), 0|OPFL_Chain,
                      0/*#VTs*/, 6/*#Ops*/, 7, 8, 3, 9, 10, 11, 
                  // Src: (intrinsic_void 219:iPTR, (imm:i32):$cop, (imm:i32):$opc1, GPR:i32:$Rt, (imm:i32):$CRn, (imm:i32):$CRm, (imm:i32):$opc2) - Complexity = 23
                  // Dst: (MCR2 (imm:i32):$cop, (imm:i32):$opc1, GPR:i32:$Rt, (imm:i32):$CRn, (imm:i32):$CRm, (imm:i32):$opc2)
/*24793*/       /*Scope*/ 33, /*->24827*/
/*24794*/         OPC_CheckPatternPredicate, 20, // (Subtarget->isThumb2()) && (!Subtarget->hasV8Ops())
/*24796*/         OPC_EmitMergeInputChains1_0,
/*24797*/         OPC_EmitConvertToTarget, 1,
/*24799*/         OPC_EmitConvertToTarget, 2,
/*24801*/         OPC_EmitConvertToTarget, 4,
/*24803*/         OPC_EmitConvertToTarget, 5,
/*24805*/         OPC_EmitConvertToTarget, 6,
/*24807*/         OPC_EmitInteger, MVT::i32, 14, 
/*24810*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*24813*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2MCR2), 0|OPFL_Chain,
                      0/*#VTs*/, 8/*#Ops*/, 7, 8, 3, 9, 10, 11, 12, 13, 
                  // Src: (intrinsic_void 219:iPTR, (imm:i32):$cop, (imm:i32):$opc1, GPR:i32:$Rt, (imm:i32):$CRn, (imm:i32):$CRm, (imm:i32):$opc2) - Complexity = 23
                  // Dst: (t2MCR2 (imm:i32):$cop, (imm:i32):$opc1, GPR:i32:$Rt, (imm:i32):$CRn, (imm:i32):$CRm, (imm:i32):$opc2)
/*24827*/       0, /*End of Scope*/
/*24828*/     /*Scope*/ 86, /*->24915*/
/*24829*/       OPC_CheckChild1Integer, 92|128,1/*220*/, 
/*24832*/       OPC_RecordChild2, // #1 = $cop
/*24833*/       OPC_MoveChild, 2,
/*24835*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*24838*/       OPC_MoveParent,
/*24839*/       OPC_RecordChild3, // #2 = $opc1
/*24840*/       OPC_MoveChild, 3,
/*24842*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*24845*/       OPC_MoveParent,
/*24846*/       OPC_RecordChild4, // #3 = $Rt
/*24847*/       OPC_RecordChild5, // #4 = $Rt2
/*24848*/       OPC_RecordChild6, // #5 = $CRm
/*24849*/       OPC_MoveChild, 6,
/*24851*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*24854*/       OPC_MoveParent,
/*24855*/       OPC_Scope, 28, /*->24885*/ // 2 children in Scope
/*24857*/         OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*24859*/         OPC_EmitMergeInputChains1_0,
/*24860*/         OPC_EmitConvertToTarget, 1,
/*24862*/         OPC_EmitConvertToTarget, 2,
/*24864*/         OPC_EmitConvertToTarget, 5,
/*24866*/         OPC_EmitInteger, MVT::i32, 14, 
/*24869*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*24872*/         OPC_MorphNodeTo, TARGET_VAL(ARM::MCRR), 0|OPFL_Chain,
                      0/*#VTs*/, 7/*#Ops*/, 6, 7, 3, 4, 8, 9, 10, 
                  // Src: (intrinsic_void 220:iPTR, (imm:i32):$cop, (imm:i32):$opc1, GPRnopc:i32:$Rt, GPRnopc:i32:$Rt2, (imm:i32):$CRm) - Complexity = 17
                  // Dst: (MCRR (imm:i32):$cop, (imm:i32):$opc1, GPRnopc:i32:$Rt, GPRnopc:i32:$Rt2, (imm:i32):$CRm)
/*24885*/       /*Scope*/ 28, /*->24914*/
/*24886*/         OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*24888*/         OPC_EmitMergeInputChains1_0,
/*24889*/         OPC_EmitConvertToTarget, 1,
/*24891*/         OPC_EmitConvertToTarget, 2,
/*24893*/         OPC_EmitConvertToTarget, 5,
/*24895*/         OPC_EmitInteger, MVT::i32, 14, 
/*24898*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*24901*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2MCRR), 0|OPFL_Chain,
                      0/*#VTs*/, 7/*#Ops*/, 6, 7, 3, 4, 8, 9, 10, 
                  // Src: (intrinsic_void 220:iPTR, (imm:i32):$cop, (imm:i32):$opc1, GPR:i32:$Rt, GPR:i32:$Rt2, (imm:i32):$CRm) - Complexity = 17
                  // Dst: (t2MCRR (imm:i32):$cop, (imm:i32):$opc1, GPR:i32:$Rt, GPR:i32:$Rt2, (imm:i32):$CRm)
/*24914*/       0, /*End of Scope*/
/*24915*/     /*Scope*/ 78, /*->24994*/
/*24916*/       OPC_CheckChild1Integer, 93|128,1/*221*/, 
/*24919*/       OPC_RecordChild2, // #1 = $cop
/*24920*/       OPC_MoveChild, 2,
/*24922*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*24925*/       OPC_MoveParent,
/*24926*/       OPC_RecordChild3, // #2 = $opc1
/*24927*/       OPC_MoveChild, 3,
/*24929*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*24932*/       OPC_MoveParent,
/*24933*/       OPC_RecordChild4, // #3 = $Rt
/*24934*/       OPC_RecordChild5, // #4 = $Rt2
/*24935*/       OPC_RecordChild6, // #5 = $CRm
/*24936*/       OPC_MoveChild, 6,
/*24938*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*24941*/       OPC_MoveParent,
/*24942*/       OPC_Scope, 20, /*->24964*/ // 2 children in Scope
/*24944*/         OPC_CheckPatternPredicate, 19, // (!Subtarget->hasV8Ops())
/*24946*/         OPC_EmitMergeInputChains1_0,
/*24947*/         OPC_EmitConvertToTarget, 1,
/*24949*/         OPC_EmitConvertToTarget, 2,
/*24951*/         OPC_EmitConvertToTarget, 5,
/*24953*/         OPC_MorphNodeTo, TARGET_VAL(ARM::MCRR2), 0|OPFL_Chain,
                      0/*#VTs*/, 5/*#Ops*/, 6, 7, 3, 4, 8, 
                  // Src: (intrinsic_void 221:iPTR, (imm:i32):$cop, (imm:i32):$opc1, GPRnopc:i32:$Rt, GPRnopc:i32:$Rt2, (imm:i32):$CRm) - Complexity = 17
                  // Dst: (MCRR2 (imm:i32):$cop, (imm:i32):$opc1, GPRnopc:i32:$Rt, GPRnopc:i32:$Rt2, (imm:i32):$CRm)
/*24964*/       /*Scope*/ 28, /*->24993*/
/*24965*/         OPC_CheckPatternPredicate, 20, // (Subtarget->isThumb2()) && (!Subtarget->hasV8Ops())
/*24967*/         OPC_EmitMergeInputChains1_0,
/*24968*/         OPC_EmitConvertToTarget, 1,
/*24970*/         OPC_EmitConvertToTarget, 2,
/*24972*/         OPC_EmitConvertToTarget, 5,
/*24974*/         OPC_EmitInteger, MVT::i32, 14, 
/*24977*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*24980*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2MCRR2), 0|OPFL_Chain,
                      0/*#VTs*/, 7/*#Ops*/, 6, 7, 3, 4, 8, 9, 10, 
                  // Src: (intrinsic_void 221:iPTR, (imm:i32):$cop, (imm:i32):$opc1, GPR:i32:$Rt, GPR:i32:$Rt2, (imm:i32):$CRm) - Complexity = 17
                  // Dst: (t2MCRR2 (imm:i32):$cop, (imm:i32):$opc1, GPR:i32:$Rt, GPR:i32:$Rt2, (imm:i32):$CRm)
/*24993*/       0, /*End of Scope*/
/*24994*/     /*Scope*/ 83, /*->25078*/
/*24995*/       OPC_CheckChild1Integer, 84|128,1/*212*/, 
/*24998*/       OPC_RecordChild2, // #1 = $imm
/*24999*/       OPC_MoveChild, 2,
/*25001*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*25004*/       OPC_Scope, 23, /*->25029*/ // 3 children in Scope
/*25006*/         OPC_CheckPredicate, 56, // Predicate_imm0_239
/*25008*/         OPC_MoveParent,
/*25009*/         OPC_CheckPatternPredicate, 1, // (!Subtarget->isThumb()) && (Subtarget->hasV6Ops())
/*25011*/         OPC_EmitMergeInputChains1_0,
/*25012*/         OPC_EmitConvertToTarget, 1,
/*25014*/         OPC_EmitInteger, MVT::i32, 14, 
/*25017*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*25020*/         OPC_MorphNodeTo, TARGET_VAL(ARM::HINT), 0|OPFL_Chain,
                      0/*#VTs*/, 3/*#Ops*/, 2, 3, 4, 
                  // Src: (intrinsic_void 212:iPTR, (imm:i32)<<P:Predicate_imm0_239>>:$imm) - Complexity = 12
                  // Dst: (HINT (imm:i32):$imm)
/*25029*/       /*Scope*/ 23, /*->25053*/
/*25030*/         OPC_CheckPredicate, 57, // Predicate_imm0_15
/*25032*/         OPC_MoveParent,
/*25033*/         OPC_CheckPatternPredicate, 21, // (Subtarget->isThumb()) && (Subtarget->hasV6MOps())
/*25035*/         OPC_EmitMergeInputChains1_0,
/*25036*/         OPC_EmitConvertToTarget, 1,
/*25038*/         OPC_EmitInteger, MVT::i32, 14, 
/*25041*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*25044*/         OPC_MorphNodeTo, TARGET_VAL(ARM::tHINT), 0|OPFL_Chain,
                      0/*#VTs*/, 3/*#Ops*/, 2, 3, 4, 
                  // Src: (intrinsic_void 212:iPTR, (imm:i32)<<P:Predicate_imm0_15>>:$imm) - Complexity = 12
                  // Dst: (tHINT (imm:i32):$imm)
/*25053*/       /*Scope*/ 23, /*->25077*/
/*25054*/         OPC_CheckPredicate, 56, // Predicate_imm0_239
/*25056*/         OPC_MoveParent,
/*25057*/         OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*25059*/         OPC_EmitMergeInputChains1_0,
/*25060*/         OPC_EmitConvertToTarget, 1,
/*25062*/         OPC_EmitInteger, MVT::i32, 14, 
/*25065*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*25068*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2HINT), 0|OPFL_Chain,
                      0/*#VTs*/, 3/*#Ops*/, 2, 3, 4, 
                  // Src: (intrinsic_void 212:iPTR, (imm:i32)<<P:Predicate_imm0_239>>:$imm) - Complexity = 12
                  // Dst: (t2HINT (imm:i32):$imm)
/*25077*/       0, /*End of Scope*/
/*25078*/     /*Scope*/ 59, /*->25138*/
/*25079*/       OPC_CheckChild1Integer, 103|128,2/*359*/, 
/*25082*/       OPC_RecordChild2, // #1 = $imm16
/*25083*/       OPC_MoveChild, 2,
/*25085*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*25088*/       OPC_Scope, 15, /*->25105*/ // 3 children in Scope
/*25090*/         OPC_CheckPredicate, 58, // Predicate_imm0_65535
/*25092*/         OPC_MoveParent,
/*25093*/         OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*25095*/         OPC_EmitMergeInputChains1_0,
/*25096*/         OPC_EmitConvertToTarget, 1,
/*25098*/         OPC_MorphNodeTo, TARGET_VAL(ARM::UDF), 0|OPFL_Chain,
                      0/*#VTs*/, 1/*#Ops*/, 2, 
                  // Src: (intrinsic_void 359:iPTR, (imm:i32)<<P:Predicate_imm0_65535>>:$imm16) - Complexity = 12
                  // Dst: (UDF (imm:i32):$imm16)
/*25105*/       /*Scope*/ 15, /*->25121*/
/*25106*/         OPC_CheckPredicate, 59, // Predicate_imm0_255
/*25108*/         OPC_MoveParent,
/*25109*/         OPC_CheckPatternPredicate, 22, // (Subtarget->isThumb())
/*25111*/         OPC_EmitMergeInputChains1_0,
/*25112*/         OPC_EmitConvertToTarget, 1,
/*25114*/         OPC_MorphNodeTo, TARGET_VAL(ARM::tUDF), 0|OPFL_Chain,
                      0/*#VTs*/, 1/*#Ops*/, 2, 
                  // Src: (intrinsic_void 359:iPTR, (imm:i32)<<P:Predicate_imm0_255>>:$imm8) - Complexity = 12
                  // Dst: (tUDF (imm:i32):$imm8)
/*25121*/       /*Scope*/ 15, /*->25137*/
/*25122*/         OPC_CheckPredicate, 58, // Predicate_imm0_65535
/*25124*/         OPC_MoveParent,
/*25125*/         OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*25127*/         OPC_EmitMergeInputChains1_0,
/*25128*/         OPC_EmitConvertToTarget, 1,
/*25130*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2UDF), 0|OPFL_Chain,
                      0/*#VTs*/, 1/*#Ops*/, 2, 
                  // Src: (intrinsic_void 359:iPTR, (imm:i32)<<P:Predicate_imm0_65535>>:$imm16) - Complexity = 12
                  // Dst: (t2UDF (imm:i32):$imm16)
/*25137*/       0, /*End of Scope*/
/*25138*/     /*Scope*/ 48, /*->25187*/
/*25139*/       OPC_CheckChild1Integer, 81|128,1/*209*/, 
/*25142*/       OPC_RecordChild2, // #1 = $opt
/*25143*/       OPC_MoveChild, 2,
/*25145*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*25148*/       OPC_CheckPredicate, 57, // Predicate_imm0_15
/*25150*/       OPC_MoveParent,
/*25151*/       OPC_Scope, 12, /*->25165*/ // 2 children in Scope
/*25153*/         OPC_CheckPatternPredicate, 23, // (!Subtarget->isThumb()) && (Subtarget->hasDataBarrier())
/*25155*/         OPC_EmitMergeInputChains1_0,
/*25156*/         OPC_EmitConvertToTarget, 1,
/*25158*/         OPC_MorphNodeTo, TARGET_VAL(ARM::DMB), 0|OPFL_Chain,
                      0/*#VTs*/, 1/*#Ops*/, 2, 
                  // Src: (intrinsic_void 209:iPTR, (imm:i32)<<P:Predicate_imm0_15>>:$opt) - Complexity = 12
                  // Dst: (DMB (imm:i32):$opt)
/*25165*/       /*Scope*/ 20, /*->25186*/
/*25166*/         OPC_CheckPatternPredicate, 24, // (Subtarget->isThumb()) && (Subtarget->hasDataBarrier())
/*25168*/         OPC_EmitMergeInputChains1_0,
/*25169*/         OPC_EmitConvertToTarget, 1,
/*25171*/         OPC_EmitInteger, MVT::i32, 14, 
/*25174*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*25177*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2DMB), 0|OPFL_Chain,
                      0/*#VTs*/, 3/*#Ops*/, 2, 3, 4, 
                  // Src: (intrinsic_void 209:iPTR, (imm:i32)<<P:Predicate_imm0_15>>:$opt) - Complexity = 12
                  // Dst: (t2DMB (imm:i32):$opt)
/*25186*/       0, /*End of Scope*/
/*25187*/     /*Scope*/ 48, /*->25236*/
/*25188*/       OPC_CheckChild1Integer, 82|128,1/*210*/, 
/*25191*/       OPC_RecordChild2, // #1 = $opt
/*25192*/       OPC_MoveChild, 2,
/*25194*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*25197*/       OPC_CheckPredicate, 57, // Predicate_imm0_15
/*25199*/       OPC_MoveParent,
/*25200*/       OPC_Scope, 12, /*->25214*/ // 2 children in Scope
/*25202*/         OPC_CheckPatternPredicate, 23, // (!Subtarget->isThumb()) && (Subtarget->hasDataBarrier())
/*25204*/         OPC_EmitMergeInputChains1_0,
/*25205*/         OPC_EmitConvertToTarget, 1,
/*25207*/         OPC_MorphNodeTo, TARGET_VAL(ARM::DSB), 0|OPFL_Chain,
                      0/*#VTs*/, 1/*#Ops*/, 2, 
                  // Src: (intrinsic_void 210:iPTR, (imm:i32)<<P:Predicate_imm0_15>>:$opt) - Complexity = 12
                  // Dst: (DSB (imm:i32):$opt)
/*25214*/       /*Scope*/ 20, /*->25235*/
/*25215*/         OPC_CheckPatternPredicate, 24, // (Subtarget->isThumb()) && (Subtarget->hasDataBarrier())
/*25217*/         OPC_EmitMergeInputChains1_0,
/*25218*/         OPC_EmitConvertToTarget, 1,
/*25220*/         OPC_EmitInteger, MVT::i32, 14, 
/*25223*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*25226*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2DSB), 0|OPFL_Chain,
                      0/*#VTs*/, 3/*#Ops*/, 2, 3, 4, 
                  // Src: (intrinsic_void 210:iPTR, (imm:i32)<<P:Predicate_imm0_15>>:$opt) - Complexity = 12
                  // Dst: (t2DSB (imm:i32):$opt)
/*25235*/       0, /*End of Scope*/
/*25236*/     /*Scope*/ 48, /*->25285*/
/*25237*/       OPC_CheckChild1Integer, 85|128,1/*213*/, 
/*25240*/       OPC_RecordChild2, // #1 = $opt
/*25241*/       OPC_MoveChild, 2,
/*25243*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*25246*/       OPC_CheckPredicate, 57, // Predicate_imm0_15
/*25248*/       OPC_MoveParent,
/*25249*/       OPC_Scope, 12, /*->25263*/ // 2 children in Scope
/*25251*/         OPC_CheckPatternPredicate, 23, // (!Subtarget->isThumb()) && (Subtarget->hasDataBarrier())
/*25253*/         OPC_EmitMergeInputChains1_0,
/*25254*/         OPC_EmitConvertToTarget, 1,
/*25256*/         OPC_MorphNodeTo, TARGET_VAL(ARM::ISB), 0|OPFL_Chain,
                      0/*#VTs*/, 1/*#Ops*/, 2, 
                  // Src: (intrinsic_void 213:iPTR, (imm:i32)<<P:Predicate_imm0_15>>:$opt) - Complexity = 12
                  // Dst: (ISB (imm:i32):$opt)
/*25263*/       /*Scope*/ 20, /*->25284*/
/*25264*/         OPC_CheckPatternPredicate, 24, // (Subtarget->isThumb()) && (Subtarget->hasDataBarrier())
/*25266*/         OPC_EmitMergeInputChains1_0,
/*25267*/         OPC_EmitConvertToTarget, 1,
/*25269*/         OPC_EmitInteger, MVT::i32, 14, 
/*25272*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*25275*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2ISB), 0|OPFL_Chain,
                      0/*#VTs*/, 3/*#Ops*/, 2, 3, 4, 
                  // Src: (intrinsic_void 213:iPTR, (imm:i32)<<P:Predicate_imm0_15>>:$opt) - Complexity = 12
                  // Dst: (t2ISB (imm:i32):$opt)
/*25284*/       0, /*End of Scope*/
/*25285*/     /*Scope*/ 33, /*->25319*/
/*25286*/       OPC_CheckChild1Integer, 74|128,1/*202*/, 
/*25289*/       OPC_Scope, 9, /*->25300*/ // 2 children in Scope
/*25291*/         OPC_CheckPatternPredicate, 25, // (!Subtarget->isThumb()) && (Subtarget->hasV7Ops())
/*25293*/         OPC_EmitMergeInputChains1_0,
/*25294*/         OPC_MorphNodeTo, TARGET_VAL(ARM::CLREX), 0|OPFL_Chain,
                      0/*#VTs*/, 0/*#Ops*/, 
                  // Src: (intrinsic_void 202:iPTR) - Complexity = 8
                  // Dst: (CLREX)
/*25300*/       /*Scope*/ 17, /*->25318*/
/*25301*/         OPC_CheckPatternPredicate, 26, // (Subtarget->isThumb2()) && (Subtarget->hasV7Ops())
/*25303*/         OPC_EmitMergeInputChains1_0,
/*25304*/         OPC_EmitInteger, MVT::i32, 14, 
/*25307*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*25310*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2CLREX), 0|OPFL_Chain,
                      0/*#VTs*/, 2/*#Ops*/, 1, 2, 
                  // Src: (intrinsic_void 202:iPTR) - Complexity = 8
                  // Dst: (t2CLREX)
/*25318*/       0, /*End of Scope*/
/*25319*/     /*Scope*/ 22, /*->25342*/
/*25320*/       OPC_CheckChild1Integer, 96|128,2/*352*/, 
/*25323*/       OPC_RecordChild2, // #1 = $src
/*25324*/       OPC_CheckPatternPredicate, 16, // (Subtarget->hasVFP2())
/*25326*/       OPC_EmitMergeInputChains1_0,
/*25327*/       OPC_EmitInteger, MVT::i32, 14, 
/*25330*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*25333*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VMSR), 0|OPFL_Chain,
                    0/*#VTs*/, 3/*#Ops*/, 1, 2, 3, 
                // Src: (intrinsic_void 352:iPTR, GPR:i32:$src) - Complexity = 8
                // Dst: (VMSR GPR:i32:$src)
/*25342*/     0, /*End of Scope*/
/*25343*/   /*SwitchOpcode*/ 23|128,3/*407*/, TARGET_VAL(ARMISD::PRELOAD),// ->25754
/*25347*/     OPC_RecordNode, // #0 = 'ARMPreload' chained node
/*25348*/     OPC_Scope, 84|128,2/*340*/, /*->25691*/ // 2 children in Scope
/*25351*/       OPC_RecordChild1, // #1 = $shift
/*25352*/       OPC_CheckChild1Type, MVT::i32,
/*25354*/       OPC_Scope, 19|128,1/*147*/, /*->25504*/ // 2 children in Scope
/*25357*/         OPC_CheckChild2Integer, 1, 
/*25359*/         OPC_CheckChild2Type, MVT::i32,
/*25361*/         OPC_Scope, 33, /*->25396*/ // 2 children in Scope
/*25363*/           OPC_CheckChild3Integer, 1, 
/*25365*/           OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*25367*/           OPC_Scope, 13, /*->25382*/ // 2 children in Scope
/*25369*/             OPC_CheckComplexPat, /*CP*/16, /*#*/1, // SelectLdStSOReg:$shift #2 #3 #4
/*25372*/             OPC_EmitMergeInputChains1_0,
/*25373*/             OPC_MorphNodeTo, TARGET_VAL(ARM::PLDrs), 0|OPFL_Chain,
                          0/*#VTs*/, 3/*#Ops*/, 2, 3, 4, 
                      // Src: (ARMPreload ldst_so_reg:i32:$shift, 1:i32, 1:i32) - Complexity = 25
                      // Dst: (PLDrs ldst_so_reg:i32:$shift)
/*25382*/           /*Scope*/ 12, /*->25395*/
/*25383*/             OPC_CheckComplexPat, /*CP*/19, /*#*/1, // SelectAddrModeImm12:$addr #2 #3
/*25386*/             OPC_EmitMergeInputChains1_0,
/*25387*/             OPC_MorphNodeTo, TARGET_VAL(ARM::PLDi12), 0|OPFL_Chain,
                          0/*#VTs*/, 2/*#Ops*/, 2, 3, 
                      // Src: (ARMPreload addrmode_imm12:i32:$addr, 1:i32, 1:i32) - Complexity = 22
                      // Dst: (PLDi12 addrmode_imm12:i32:$addr)
/*25395*/           0, /*End of Scope*/
/*25396*/         /*Scope*/ 106, /*->25503*/
/*25397*/           OPC_CheckChild3Integer, 0, 
/*25399*/           OPC_Scope, 15, /*->25416*/ // 4 children in Scope
/*25401*/             OPC_CheckPatternPredicate, 25, // (!Subtarget->isThumb()) && (Subtarget->hasV7Ops())
/*25403*/             OPC_CheckComplexPat, /*CP*/16, /*#*/1, // SelectLdStSOReg:$shift #2 #3 #4
/*25406*/             OPC_EmitMergeInputChains1_0,
/*25407*/             OPC_MorphNodeTo, TARGET_VAL(ARM::PLIrs), 0|OPFL_Chain,
                          0/*#VTs*/, 3/*#Ops*/, 2, 3, 4, 
                      // Src: (ARMPreload ldst_so_reg:i32:$shift, 1:i32, 0:i32) - Complexity = 25
                      // Dst: (PLIrs ldst_so_reg:i32:$shift)
/*25416*/           /*Scope*/ 23, /*->25440*/
/*25417*/             OPC_CheckPatternPredicate, 27, // (Subtarget->isThumb2()) && (Subtarget->hasV7Ops()) && (Subtarget->hasMPExtension())
/*25419*/             OPC_CheckComplexPat, /*CP*/17, /*#*/1, // SelectT2AddrModeSoReg:$addr #2 #3 #4
/*25422*/             OPC_EmitMergeInputChains1_0,
/*25423*/             OPC_EmitInteger, MVT::i32, 14, 
/*25426*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*25429*/             OPC_MorphNodeTo, TARGET_VAL(ARM::t2PLDWs), 0|OPFL_Chain,
                          0/*#VTs*/, 5/*#Ops*/, 2, 3, 4, 5, 6, 
                      // Src: (ARMPreload t2addrmode_so_reg:i32:$addr, 1:i32, 0:i32) - Complexity = 25
                      // Dst: (t2PLDWs t2addrmode_so_reg:i32:$addr)
/*25440*/           /*Scope*/ 14, /*->25455*/
/*25441*/             OPC_CheckPatternPredicate, 25, // (!Subtarget->isThumb()) && (Subtarget->hasV7Ops())
/*25443*/             OPC_CheckComplexPat, /*CP*/19, /*#*/1, // SelectAddrModeImm12:$addr #2 #3
/*25446*/             OPC_EmitMergeInputChains1_0,
/*25447*/             OPC_MorphNodeTo, TARGET_VAL(ARM::PLIi12), 0|OPFL_Chain,
                          0/*#VTs*/, 2/*#Ops*/, 2, 3, 
                      // Src: (ARMPreload addrmode_imm12:i32:$addr, 1:i32, 0:i32) - Complexity = 22
                      // Dst: (PLIi12 addrmode_imm12:i32:$addr)
/*25455*/           /*Scope*/ 46, /*->25502*/
/*25456*/             OPC_CheckPatternPredicate, 27, // (Subtarget->isThumb2()) && (Subtarget->hasV7Ops()) && (Subtarget->hasMPExtension())
/*25458*/             OPC_Scope, 20, /*->25480*/ // 2 children in Scope
/*25460*/               OPC_CheckComplexPat, /*CP*/25, /*#*/1, // SelectT2AddrModeImm12:$addr #2 #3
/*25463*/               OPC_EmitMergeInputChains1_0,
/*25464*/               OPC_EmitInteger, MVT::i32, 14, 
/*25467*/               OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*25470*/               OPC_MorphNodeTo, TARGET_VAL(ARM::t2PLDWi12), 0|OPFL_Chain,
                            0/*#VTs*/, 4/*#Ops*/, 2, 3, 4, 5, 
                        // Src: (ARMPreload t2addrmode_imm12:i32:$addr, 1:i32, 0:i32) - Complexity = 22
                        // Dst: (t2PLDWi12 t2addrmode_imm12:i32:$addr)
/*25480*/             /*Scope*/ 20, /*->25501*/
/*25481*/               OPC_CheckComplexPat, /*CP*/26, /*#*/1, // SelectT2AddrModeImm8:$addr #2 #3
/*25484*/               OPC_EmitMergeInputChains1_0,
/*25485*/               OPC_EmitInteger, MVT::i32, 14, 
/*25488*/               OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*25491*/               OPC_MorphNodeTo, TARGET_VAL(ARM::t2PLDWi8), 0|OPFL_Chain,
                            0/*#VTs*/, 4/*#Ops*/, 2, 3, 4, 5, 
                        // Src: (ARMPreload t2addrmode_negimm8:i32:$addr, 1:i32, 0:i32) - Complexity = 22
                        // Dst: (t2PLDWi8 t2addrmode_negimm8:i32:$addr)
/*25501*/             0, /*End of Scope*/
/*25502*/           0, /*End of Scope*/
/*25503*/         0, /*End of Scope*/
/*25504*/       /*Scope*/ 56|128,1/*184*/, /*->25690*/
/*25506*/         OPC_CheckChild2Integer, 0, 
/*25508*/         OPC_CheckChild2Type, MVT::i32,
/*25510*/         OPC_Scope, 106, /*->25618*/ // 2 children in Scope
/*25512*/           OPC_CheckChild3Integer, 1, 
/*25514*/           OPC_Scope, 15, /*->25531*/ // 4 children in Scope
/*25516*/             OPC_CheckPatternPredicate, 28, // (!Subtarget->isThumb()) && (Subtarget->hasV7Ops()) && (Subtarget->hasMPExtension())
/*25518*/             OPC_CheckComplexPat, /*CP*/16, /*#*/1, // SelectLdStSOReg:$shift #2 #3 #4
/*25521*/             OPC_EmitMergeInputChains1_0,
/*25522*/             OPC_MorphNodeTo, TARGET_VAL(ARM::PLDWrs), 0|OPFL_Chain,
                          0/*#VTs*/, 3/*#Ops*/, 2, 3, 4, 
                      // Src: (ARMPreload ldst_so_reg:i32:$shift, 0:i32, 1:i32) - Complexity = 25
                      // Dst: (PLDWrs ldst_so_reg:i32:$shift)
/*25531*/           /*Scope*/ 23, /*->25555*/
/*25532*/             OPC_CheckPatternPredicate, 26, // (Subtarget->isThumb2()) && (Subtarget->hasV7Ops())
/*25534*/             OPC_CheckComplexPat, /*CP*/17, /*#*/1, // SelectT2AddrModeSoReg:$addr #2 #3 #4
/*25537*/             OPC_EmitMergeInputChains1_0,
/*25538*/             OPC_EmitInteger, MVT::i32, 14, 
/*25541*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*25544*/             OPC_MorphNodeTo, TARGET_VAL(ARM::t2PLIs), 0|OPFL_Chain,
                          0/*#VTs*/, 5/*#Ops*/, 2, 3, 4, 5, 6, 
                      // Src: (ARMPreload t2addrmode_so_reg:i32:$addr, 0:i32, 1:i32) - Complexity = 25
                      // Dst: (t2PLIs t2addrmode_so_reg:i32:$addr)
/*25555*/           /*Scope*/ 14, /*->25570*/
/*25556*/             OPC_CheckPatternPredicate, 28, // (!Subtarget->isThumb()) && (Subtarget->hasV7Ops()) && (Subtarget->hasMPExtension())
/*25558*/             OPC_CheckComplexPat, /*CP*/19, /*#*/1, // SelectAddrModeImm12:$addr #2 #3
/*25561*/             OPC_EmitMergeInputChains1_0,
/*25562*/             OPC_MorphNodeTo, TARGET_VAL(ARM::PLDWi12), 0|OPFL_Chain,
                          0/*#VTs*/, 2/*#Ops*/, 2, 3, 
                      // Src: (ARMPreload addrmode_imm12:i32:$addr, 0:i32, 1:i32) - Complexity = 22
                      // Dst: (PLDWi12 addrmode_imm12:i32:$addr)
/*25570*/           /*Scope*/ 46, /*->25617*/
/*25571*/             OPC_CheckPatternPredicate, 26, // (Subtarget->isThumb2()) && (Subtarget->hasV7Ops())
/*25573*/             OPC_Scope, 20, /*->25595*/ // 2 children in Scope
/*25575*/               OPC_CheckComplexPat, /*CP*/25, /*#*/1, // SelectT2AddrModeImm12:$addr #2 #3
/*25578*/               OPC_EmitMergeInputChains1_0,
/*25579*/               OPC_EmitInteger, MVT::i32, 14, 
/*25582*/               OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*25585*/               OPC_MorphNodeTo, TARGET_VAL(ARM::t2PLIi12), 0|OPFL_Chain,
                            0/*#VTs*/, 4/*#Ops*/, 2, 3, 4, 5, 
                        // Src: (ARMPreload t2addrmode_imm12:i32:$addr, 0:i32, 1:i32) - Complexity = 22
                        // Dst: (t2PLIi12 t2addrmode_imm12:i32:$addr)
/*25595*/             /*Scope*/ 20, /*->25616*/
/*25596*/               OPC_CheckComplexPat, /*CP*/26, /*#*/1, // SelectT2AddrModeImm8:$addr #2 #3
/*25599*/               OPC_EmitMergeInputChains1_0,
/*25600*/               OPC_EmitInteger, MVT::i32, 14, 
/*25603*/               OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*25606*/               OPC_MorphNodeTo, TARGET_VAL(ARM::t2PLIi8), 0|OPFL_Chain,
                            0/*#VTs*/, 4/*#Ops*/, 2, 3, 4, 5, 
                        // Src: (ARMPreload t2addrmode_negimm8:i32:$addr, 0:i32, 1:i32) - Complexity = 22
                        // Dst: (t2PLIi8 t2addrmode_negimm8:i32:$addr)
/*25616*/             0, /*End of Scope*/
/*25617*/           0, /*End of Scope*/
/*25618*/         /*Scope*/ 70, /*->25689*/
/*25619*/           OPC_CheckChild3Integer, 0, 
/*25621*/           OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*25623*/           OPC_Scope, 21, /*->25646*/ // 3 children in Scope
/*25625*/             OPC_CheckComplexPat, /*CP*/17, /*#*/1, // SelectT2AddrModeSoReg:$addr #2 #3 #4
/*25628*/             OPC_EmitMergeInputChains1_0,
/*25629*/             OPC_EmitInteger, MVT::i32, 14, 
/*25632*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*25635*/             OPC_MorphNodeTo, TARGET_VAL(ARM::t2PLDs), 0|OPFL_Chain,
                          0/*#VTs*/, 5/*#Ops*/, 2, 3, 4, 5, 6, 
                      // Src: (ARMPreload t2addrmode_so_reg:i32:$addr, 0:i32, 0:i32) - Complexity = 25
                      // Dst: (t2PLDs t2addrmode_so_reg:i32:$addr)
/*25646*/           /*Scope*/ 20, /*->25667*/
/*25647*/             OPC_CheckComplexPat, /*CP*/25, /*#*/1, // SelectT2AddrModeImm12:$addr #2 #3
/*25650*/             OPC_EmitMergeInputChains1_0,
/*25651*/             OPC_EmitInteger, MVT::i32, 14, 
/*25654*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*25657*/             OPC_MorphNodeTo, TARGET_VAL(ARM::t2PLDi12), 0|OPFL_Chain,
                          0/*#VTs*/, 4/*#Ops*/, 2, 3, 4, 5, 
                      // Src: (ARMPreload t2addrmode_imm12:i32:$addr, 0:i32, 0:i32) - Complexity = 22
                      // Dst: (t2PLDi12 t2addrmode_imm12:i32:$addr)
/*25667*/           /*Scope*/ 20, /*->25688*/
/*25668*/             OPC_CheckComplexPat, /*CP*/26, /*#*/1, // SelectT2AddrModeImm8:$addr #2 #3
/*25671*/             OPC_EmitMergeInputChains1_0,
/*25672*/             OPC_EmitInteger, MVT::i32, 14, 
/*25675*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*25678*/             OPC_MorphNodeTo, TARGET_VAL(ARM::t2PLDi8), 0|OPFL_Chain,
                          0/*#VTs*/, 4/*#Ops*/, 2, 3, 4, 5, 
                      // Src: (ARMPreload t2addrmode_negimm8:i32:$addr, 0:i32, 0:i32) - Complexity = 22
                      // Dst: (t2PLDi8 t2addrmode_negimm8:i32:$addr)
/*25688*/           0, /*End of Scope*/
/*25689*/         0, /*End of Scope*/
/*25690*/       0, /*End of Scope*/
/*25691*/     /*Scope*/ 61, /*->25753*/
/*25692*/       OPC_MoveChild, 1,
/*25694*/       OPC_CheckOpcode, TARGET_VAL(ARMISD::Wrapper),
/*25697*/       OPC_RecordChild0, // #1 = $addr
/*25698*/       OPC_MoveChild, 0,
/*25700*/       OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstantPool),
/*25703*/       OPC_MoveParent,
/*25704*/       OPC_MoveParent,
/*25705*/       OPC_CheckChild2Integer, 0, 
/*25707*/       OPC_CheckChild2Type, MVT::i32,
/*25709*/       OPC_Scope, 20, /*->25731*/ // 2 children in Scope
/*25711*/         OPC_CheckChild3Integer, 0, 
/*25713*/         OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*25715*/         OPC_EmitMergeInputChains1_0,
/*25716*/         OPC_EmitInteger, MVT::i32, 14, 
/*25719*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*25722*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2PLDpci), 0|OPFL_Chain,
                      0/*#VTs*/, 3/*#Ops*/, 1, 2, 3, 
                  // Src: (ARMPreload (ARMWrapper:iPTR (tconstpool:iPTR):$addr), 0:i32, 0:i32) - Complexity = 19
                  // Dst: (t2PLDpci (tconstpool:i32):$addr)
/*25731*/       /*Scope*/ 20, /*->25752*/
/*25732*/         OPC_CheckChild3Integer, 1, 
/*25734*/         OPC_CheckPatternPredicate, 26, // (Subtarget->isThumb2()) && (Subtarget->hasV7Ops())
/*25736*/         OPC_EmitMergeInputChains1_0,
/*25737*/         OPC_EmitInteger, MVT::i32, 14, 
/*25740*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*25743*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2PLIpci), 0|OPFL_Chain,
                      0/*#VTs*/, 3/*#Ops*/, 1, 2, 3, 
                  // Src: (ARMPreload (ARMWrapper:iPTR (tconstpool:iPTR):$addr), 0:i32, 1:i32) - Complexity = 19
                  // Dst: (t2PLIpci (tconstpool:i32):$addr)
/*25752*/       0, /*End of Scope*/
/*25753*/     0, /*End of Scope*/
/*25754*/   /*SwitchOpcode*/ 19|128,1/*147*/, TARGET_VAL(ARMISD::BR_JT),// ->25905
/*25758*/     OPC_RecordNode, // #0 = 'ARMbrjt' chained node
/*25759*/     OPC_Scope, 93, /*->25854*/ // 2 children in Scope
/*25761*/       OPC_MoveChild, 1,
/*25763*/       OPC_SwitchOpcode /*2 cases */, 49, TARGET_VAL(ISD::LOAD),// ->25816
/*25767*/         OPC_RecordMemRef,
/*25768*/         OPC_RecordNode, // #1 = 'ld' chained node
/*25769*/         OPC_CheckFoldableChainNode,
/*25770*/         OPC_RecordChild1, // #2 = $target
/*25771*/         OPC_CheckChild1Type, MVT::i32,
/*25773*/         OPC_CheckPredicate, 32, // Predicate_unindexedload
/*25775*/         OPC_CheckPredicate, 60, // Predicate_load
/*25777*/         OPC_CheckType, MVT::i32,
/*25779*/         OPC_MoveParent,
/*25780*/         OPC_RecordChild2, // #3 = $jt
/*25781*/         OPC_MoveChild, 2,
/*25783*/         OPC_CheckOpcode, TARGET_VAL(ISD::TargetJumpTable),
/*25786*/         OPC_MoveParent,
/*25787*/         OPC_RecordChild3, // #4 = $id
/*25788*/         OPC_MoveChild, 3,
/*25790*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*25793*/         OPC_MoveParent,
/*25794*/         OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*25796*/         OPC_CheckComplexPat, /*CP*/28, /*#*/2, // SelectAddrMode2:$target #5 #6 #7
/*25799*/         OPC_EmitMergeInputChains, 2, 0, 1, 
/*25803*/         OPC_EmitConvertToTarget, 4,
/*25805*/         OPC_MorphNodeTo, TARGET_VAL(ARM::BR_JTm), 0|OPFL_Chain|OPFL_MemRefs,
                      0/*#VTs*/, 5/*#Ops*/, 5, 6, 7, 3, 8, 
                  // Src: (ARMbrjt (ld:i32 addrmode2:i32:$target)<<P:Predicate_unindexedload>><<P:Predicate_load>>, (tjumptable:i32):$jt, (imm:i32):$id) - Complexity = 25
                  // Dst: (BR_JTm addrmode2:i32:$target, (tjumptable:i32):$jt, (imm:i32):$id)
/*25816*/       /*SwitchOpcode*/ 34, TARGET_VAL(ISD::ADD),// ->25853
/*25819*/         OPC_RecordChild0, // #1 = $target
/*25820*/         OPC_RecordChild1, // #2 = $idx
/*25821*/         OPC_CheckType, MVT::i32,
/*25823*/         OPC_MoveParent,
/*25824*/         OPC_RecordChild2, // #3 = $jt
/*25825*/         OPC_MoveChild, 2,
/*25827*/         OPC_CheckOpcode, TARGET_VAL(ISD::TargetJumpTable),
/*25830*/         OPC_MoveParent,
/*25831*/         OPC_RecordChild3, // #4 = $id
/*25832*/         OPC_MoveChild, 3,
/*25834*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*25837*/         OPC_MoveParent,
/*25838*/         OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*25840*/         OPC_EmitMergeInputChains1_0,
/*25841*/         OPC_EmitConvertToTarget, 4,
/*25843*/         OPC_MorphNodeTo, TARGET_VAL(ARM::BR_JTadd), 0|OPFL_Chain,
                      0/*#VTs*/, 4/*#Ops*/, 1, 2, 3, 5, 
                  // Src: (ARMbrjt (add:i32 GPR:i32:$target, GPR:i32:$idx), (tjumptable:i32):$jt, (imm:i32):$id) - Complexity = 12
                  // Dst: (BR_JTadd GPR:i32:$target, GPR:i32:$idx, (tjumptable:i32):$jt, (imm:i32):$id)
/*25853*/       0, // EndSwitchOpcode
/*25854*/     /*Scope*/ 49, /*->25904*/
/*25855*/       OPC_RecordChild1, // #1 = $target
/*25856*/       OPC_CheckChild1Type, MVT::i32,
/*25858*/       OPC_RecordChild2, // #2 = $jt
/*25859*/       OPC_MoveChild, 2,
/*25861*/       OPC_CheckOpcode, TARGET_VAL(ISD::TargetJumpTable),
/*25864*/       OPC_MoveParent,
/*25865*/       OPC_RecordChild3, // #3 = $id
/*25866*/       OPC_MoveChild, 3,
/*25868*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*25871*/       OPC_MoveParent,
/*25872*/       OPC_Scope, 14, /*->25888*/ // 2 children in Scope
/*25874*/         OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*25876*/         OPC_EmitMergeInputChains1_0,
/*25877*/         OPC_EmitConvertToTarget, 3,
/*25879*/         OPC_MorphNodeTo, TARGET_VAL(ARM::BR_JTr), 0|OPFL_Chain,
                      0/*#VTs*/, 3/*#Ops*/, 1, 2, 4, 
                  // Src: (ARMbrjt GPR:i32:$target, (tjumptable:i32):$jt, (imm:i32):$id) - Complexity = 9
                  // Dst: (BR_JTr GPR:i32:$target, (tjumptable:i32):$jt, (imm:i32):$id)
/*25888*/       /*Scope*/ 14, /*->25903*/
/*25889*/         OPC_CheckPatternPredicate, 6, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*25891*/         OPC_EmitMergeInputChains1_0,
/*25892*/         OPC_EmitConvertToTarget, 3,
/*25894*/         OPC_MorphNodeTo, TARGET_VAL(ARM::tBR_JTr), 0|OPFL_Chain,
                      0/*#VTs*/, 3/*#Ops*/, 1, 2, 4, 
                  // Src: (ARMbrjt tGPR:i32:$target, (tjumptable:i32):$jt, (imm:i32):$id) - Complexity = 9
                  // Dst: (tBR_JTr tGPR:i32:$target, (tjumptable:i32):$jt, (imm:i32):$id)
/*25903*/       0, /*End of Scope*/
/*25904*/     0, /*End of Scope*/
/*25905*/   /*SwitchOpcode*/ 23|128,11/*1431*/, TARGET_VAL(ARMISD::CMPZ),// ->27340
/*25909*/     OPC_Scope, 0|128,1/*128*/, /*->26040*/ // 12 children in Scope
/*25912*/       OPC_MoveChild, 0,
/*25914*/       OPC_SwitchOpcode /*2 cases */, 59, TARGET_VAL(ISD::AND),// ->25977
/*25918*/         OPC_RecordChild0, // #0 = $Rn
/*25919*/         OPC_RecordChild1, // #1 = $shift
/*25920*/         OPC_CheckPredicate, 61, // Predicate_and_su
/*25922*/         OPC_CheckType, MVT::i32,
/*25924*/         OPC_MoveParent,
/*25925*/         OPC_CheckChild1Integer, 0, 
/*25927*/         OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*25929*/         OPC_Scope, 22, /*->25953*/ // 2 children in Scope
/*25931*/           OPC_CheckComplexPat, /*CP*/0, /*#*/1, // SelectRegShifterOperand:$shift #2 #3 #4
/*25934*/           OPC_EmitInteger, MVT::i32, 14, 
/*25937*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*25940*/           OPC_MorphNodeTo, TARGET_VAL(ARM::TSTrsr), 0|OPFL_GlueOutput,
                        1/*#VTs*/, MVT::i32, 6/*#Ops*/, 0, 2, 3, 4, 5, 6, 
                    // Src: (ARMcmpZ (and:i32 GPRnopc:i32:$Rn, so_reg_reg:i32:$shift)<<P:Predicate_and_su>>, 0:i32) - Complexity = 24
                    // Dst: (TSTrsr:i32 GPRnopc:i32:$Rn, so_reg_reg:i32:$shift)
/*25953*/         /*Scope*/ 22, /*->25976*/
/*25954*/           OPC_CheckComplexPat, /*CP*/0, /*#*/0, // SelectRegShifterOperand:$shift #2 #3 #4
/*25957*/           OPC_EmitInteger, MVT::i32, 14, 
/*25960*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*25963*/           OPC_MorphNodeTo, TARGET_VAL(ARM::TSTrsr), 0|OPFL_GlueOutput,
                        1/*#VTs*/, MVT::i32, 6/*#Ops*/, 1, 2, 3, 4, 5, 6, 
                    // Src: (ARMcmpZ (and:i32 so_reg_reg:i32:$shift, GPRnopc:i32:$Rn)<<P:Predicate_and_su>>, 0:i32) - Complexity = 24
                    // Dst: (TSTrsr:i32 GPRnopc:i32:$Rn, so_reg_reg:i32:$shift)
/*25976*/         0, /*End of Scope*/
/*25977*/       /*SwitchOpcode*/ 59, TARGET_VAL(ISD::XOR),// ->26039
/*25980*/         OPC_RecordChild0, // #0 = $Rn
/*25981*/         OPC_RecordChild1, // #1 = $shift
/*25982*/         OPC_CheckPredicate, 62, // Predicate_xor_su
/*25984*/         OPC_CheckType, MVT::i32,
/*25986*/         OPC_MoveParent,
/*25987*/         OPC_CheckChild1Integer, 0, 
/*25989*/         OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*25991*/         OPC_Scope, 22, /*->26015*/ // 2 children in Scope
/*25993*/           OPC_CheckComplexPat, /*CP*/0, /*#*/1, // SelectRegShifterOperand:$shift #2 #3 #4
/*25996*/           OPC_EmitInteger, MVT::i32, 14, 
/*25999*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*26002*/           OPC_MorphNodeTo, TARGET_VAL(ARM::TEQrsr), 0|OPFL_GlueOutput,
                        1/*#VTs*/, MVT::i32, 6/*#Ops*/, 0, 2, 3, 4, 5, 6, 
                    // Src: (ARMcmpZ (xor:i32 GPRnopc:i32:$Rn, so_reg_reg:i32:$shift)<<P:Predicate_xor_su>>, 0:i32) - Complexity = 24
                    // Dst: (TEQrsr:i32 GPRnopc:i32:$Rn, so_reg_reg:i32:$shift)
/*26015*/         /*Scope*/ 22, /*->26038*/
/*26016*/           OPC_CheckComplexPat, /*CP*/0, /*#*/0, // SelectRegShifterOperand:$shift #2 #3 #4
/*26019*/           OPC_EmitInteger, MVT::i32, 14, 
/*26022*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*26025*/           OPC_MorphNodeTo, TARGET_VAL(ARM::TEQrsr), 0|OPFL_GlueOutput,
                        1/*#VTs*/, MVT::i32, 6/*#Ops*/, 1, 2, 3, 4, 5, 6, 
                    // Src: (ARMcmpZ (xor:i32 so_reg_reg:i32:$shift, GPRnopc:i32:$Rn)<<P:Predicate_xor_su>>, 0:i32) - Complexity = 24
                    // Dst: (TEQrsr:i32 GPRnopc:i32:$Rn, so_reg_reg:i32:$shift)
/*26038*/         0, /*End of Scope*/
/*26039*/       0, // EndSwitchOpcode
/*26040*/     /*Scope*/ 36, /*->26077*/
/*26041*/       OPC_RecordChild0, // #0 = $Rn
/*26042*/       OPC_CheckChild0Type, MVT::i32,
/*26044*/       OPC_MoveChild, 1,
/*26046*/       OPC_CheckOpcode, TARGET_VAL(ISD::SUB),
/*26049*/       OPC_CheckChild0Integer, 0, 
/*26051*/       OPC_RecordChild1, // #1 = $shift
/*26052*/       OPC_MoveParent,
/*26053*/       OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*26055*/       OPC_CheckComplexPat, /*CP*/0, /*#*/1, // SelectRegShifterOperand:$shift #2 #3 #4
/*26058*/       OPC_EmitInteger, MVT::i32, 14, 
/*26061*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*26064*/       OPC_MorphNodeTo, TARGET_VAL(ARM::CMNzrsr), 0|OPFL_GlueOutput,
                    1/*#VTs*/, MVT::i32, 6/*#Ops*/, 0, 2, 3, 4, 5, 6, 
                // Src: (ARMcmpZ GPRnopc:i32:$Rn, (sub:i32 0:i32, so_reg_reg:i32:$shift)) - Complexity = 23
                // Dst: (CMNzrsr:i32 GPRnopc:i32:$Rn, so_reg_reg:i32:$shift)
/*26077*/     /*Scope*/ 2|128,2/*258*/, /*->26337*/
/*26079*/       OPC_MoveChild, 0,
/*26081*/       OPC_SwitchOpcode /*3 cases */, 31, TARGET_VAL(ISD::SUB),// ->26116
/*26085*/         OPC_CheckChild0Integer, 0, 
/*26087*/         OPC_RecordChild1, // #0 = $shift
/*26088*/         OPC_CheckType, MVT::i32,
/*26090*/         OPC_MoveParent,
/*26091*/         OPC_RecordChild1, // #1 = $Rn
/*26092*/         OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*26094*/         OPC_CheckComplexPat, /*CP*/0, /*#*/0, // SelectRegShifterOperand:$shift #2 #3 #4
/*26097*/         OPC_EmitInteger, MVT::i32, 14, 
/*26100*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*26103*/         OPC_MorphNodeTo, TARGET_VAL(ARM::CMNzrsr), 0|OPFL_GlueOutput,
                      1/*#VTs*/, MVT::i32, 6/*#Ops*/, 1, 2, 3, 4, 5, 6, 
                  // Src: (ARMcmpZ (sub:i32 0:i32, so_reg_reg:i32:$shift), GPRnopc:i32:$Rn) - Complexity = 23
                  // Dst: (CMNzrsr:i32 GPRnopc:i32:$Rn, so_reg_reg:i32:$shift)
/*26116*/       /*SwitchOpcode*/ 107, TARGET_VAL(ISD::AND),// ->26226
/*26119*/         OPC_RecordChild0, // #0 = $Rn
/*26120*/         OPC_RecordChild1, // #1 = $shift
/*26121*/         OPC_CheckPredicate, 61, // Predicate_and_su
/*26123*/         OPC_CheckType, MVT::i32,
/*26125*/         OPC_MoveParent,
/*26126*/         OPC_CheckChild1Integer, 0, 
/*26128*/         OPC_Scope, 23, /*->26153*/ // 4 children in Scope
/*26130*/           OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*26132*/           OPC_CheckComplexPat, /*CP*/1, /*#*/1, // SelectImmShifterOperand:$shift #2 #3
/*26135*/           OPC_EmitInteger, MVT::i32, 14, 
/*26138*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*26141*/           OPC_MorphNodeTo, TARGET_VAL(ARM::TSTrsi), 0|OPFL_GlueOutput,
                        1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 2, 3, 4, 5, 
                    // Src: (ARMcmpZ (and:i32 GPR:i32:$Rn, so_reg_imm:i32:$shift)<<P:Predicate_and_su>>, 0:i32) - Complexity = 21
                    // Dst: (TSTrsi:i32 GPR:i32:$Rn, so_reg_imm:i32:$shift)
/*26153*/         /*Scope*/ 23, /*->26177*/
/*26154*/           OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*26156*/           OPC_CheckComplexPat, /*CP*/2, /*#*/1, // SelectT2ShifterOperandReg:$ShiftedRm #2 #3
/*26159*/           OPC_EmitInteger, MVT::i32, 14, 
/*26162*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*26165*/           OPC_MorphNodeTo, TARGET_VAL(ARM::t2TSTrs), 0|OPFL_GlueOutput,
                        1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 2, 3, 4, 5, 
                    // Src: (ARMcmpZ (and:i32 GPRnopc:i32:$Rn, t2_so_reg:i32:$ShiftedRm)<<P:Predicate_and_su>>, 0:i32) - Complexity = 21
                    // Dst: (t2TSTrs:i32 GPRnopc:i32:$Rn, t2_so_reg:i32:$ShiftedRm)
/*26177*/         /*Scope*/ 23, /*->26201*/
/*26178*/           OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*26180*/           OPC_CheckComplexPat, /*CP*/1, /*#*/0, // SelectImmShifterOperand:$shift #2 #3
/*26183*/           OPC_EmitInteger, MVT::i32, 14, 
/*26186*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*26189*/           OPC_MorphNodeTo, TARGET_VAL(ARM::TSTrsi), 0|OPFL_GlueOutput,
                        1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 2, 3, 4, 5, 
                    // Src: (ARMcmpZ (and:i32 so_reg_imm:i32:$shift, GPR:i32:$Rn)<<P:Predicate_and_su>>, 0:i32) - Complexity = 21
                    // Dst: (TSTrsi:i32 GPR:i32:$Rn, so_reg_imm:i32:$shift)
/*26201*/         /*Scope*/ 23, /*->26225*/
/*26202*/           OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*26204*/           OPC_CheckComplexPat, /*CP*/2, /*#*/0, // SelectT2ShifterOperandReg:$ShiftedRm #2 #3
/*26207*/           OPC_EmitInteger, MVT::i32, 14, 
/*26210*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*26213*/           OPC_MorphNodeTo, TARGET_VAL(ARM::t2TSTrs), 0|OPFL_GlueOutput,
                        1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 2, 3, 4, 5, 
                    // Src: (ARMcmpZ (and:i32 t2_so_reg:i32:$ShiftedRm, GPRnopc:i32:$Rn)<<P:Predicate_and_su>>, 0:i32) - Complexity = 21
                    // Dst: (t2TSTrs:i32 GPRnopc:i32:$Rn, t2_so_reg:i32:$ShiftedRm)
/*26225*/         0, /*End of Scope*/
/*26226*/       /*SwitchOpcode*/ 107, TARGET_VAL(ISD::XOR),// ->26336
/*26229*/         OPC_RecordChild0, // #0 = $Rn
/*26230*/         OPC_RecordChild1, // #1 = $shift
/*26231*/         OPC_CheckPredicate, 62, // Predicate_xor_su
/*26233*/         OPC_CheckType, MVT::i32,
/*26235*/         OPC_MoveParent,
/*26236*/         OPC_CheckChild1Integer, 0, 
/*26238*/         OPC_Scope, 23, /*->26263*/ // 4 children in Scope
/*26240*/           OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*26242*/           OPC_CheckComplexPat, /*CP*/1, /*#*/1, // SelectImmShifterOperand:$shift #2 #3
/*26245*/           OPC_EmitInteger, MVT::i32, 14, 
/*26248*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*26251*/           OPC_MorphNodeTo, TARGET_VAL(ARM::TEQrsi), 0|OPFL_GlueOutput,
                        1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 2, 3, 4, 5, 
                    // Src: (ARMcmpZ (xor:i32 GPR:i32:$Rn, so_reg_imm:i32:$shift)<<P:Predicate_xor_su>>, 0:i32) - Complexity = 21
                    // Dst: (TEQrsi:i32 GPR:i32:$Rn, so_reg_imm:i32:$shift)
/*26263*/         /*Scope*/ 23, /*->26287*/
/*26264*/           OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*26266*/           OPC_CheckComplexPat, /*CP*/2, /*#*/1, // SelectT2ShifterOperandReg:$ShiftedRm #2 #3
/*26269*/           OPC_EmitInteger, MVT::i32, 14, 
/*26272*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*26275*/           OPC_MorphNodeTo, TARGET_VAL(ARM::t2TEQrs), 0|OPFL_GlueOutput,
                        1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 2, 3, 4, 5, 
                    // Src: (ARMcmpZ (xor:i32 GPRnopc:i32:$Rn, t2_so_reg:i32:$ShiftedRm)<<P:Predicate_xor_su>>, 0:i32) - Complexity = 21
                    // Dst: (t2TEQrs:i32 GPRnopc:i32:$Rn, t2_so_reg:i32:$ShiftedRm)
/*26287*/         /*Scope*/ 23, /*->26311*/
/*26288*/           OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*26290*/           OPC_CheckComplexPat, /*CP*/1, /*#*/0, // SelectImmShifterOperand:$shift #2 #3
/*26293*/           OPC_EmitInteger, MVT::i32, 14, 
/*26296*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*26299*/           OPC_MorphNodeTo, TARGET_VAL(ARM::TEQrsi), 0|OPFL_GlueOutput,
                        1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 2, 3, 4, 5, 
                    // Src: (ARMcmpZ (xor:i32 so_reg_imm:i32:$shift, GPR:i32:$Rn)<<P:Predicate_xor_su>>, 0:i32) - Complexity = 21
                    // Dst: (TEQrsi:i32 GPR:i32:$Rn, so_reg_imm:i32:$shift)
/*26311*/         /*Scope*/ 23, /*->26335*/
/*26312*/           OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*26314*/           OPC_CheckComplexPat, /*CP*/2, /*#*/0, // SelectT2ShifterOperandReg:$ShiftedRm #2 #3
/*26317*/           OPC_EmitInteger, MVT::i32, 14, 
/*26320*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*26323*/           OPC_MorphNodeTo, TARGET_VAL(ARM::t2TEQrs), 0|OPFL_GlueOutput,
                        1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 2, 3, 4, 5, 
                    // Src: (ARMcmpZ (xor:i32 t2_so_reg:i32:$ShiftedRm, GPRnopc:i32:$Rn)<<P:Predicate_xor_su>>, 0:i32) - Complexity = 21
                    // Dst: (t2TEQrs:i32 GPRnopc:i32:$Rn, t2_so_reg:i32:$ShiftedRm)
/*26335*/         0, /*End of Scope*/
/*26336*/       0, // EndSwitchOpcode
/*26337*/     /*Scope*/ 62, /*->26400*/
/*26338*/       OPC_RecordChild0, // #0 = $Rn
/*26339*/       OPC_CheckChild0Type, MVT::i32,
/*26341*/       OPC_MoveChild, 1,
/*26343*/       OPC_CheckOpcode, TARGET_VAL(ISD::SUB),
/*26346*/       OPC_CheckChild0Integer, 0, 
/*26348*/       OPC_RecordChild1, // #1 = $shift
/*26349*/       OPC_MoveParent,
/*26350*/       OPC_Scope, 23, /*->26375*/ // 2 children in Scope
/*26352*/         OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*26354*/         OPC_CheckComplexPat, /*CP*/1, /*#*/1, // SelectImmShifterOperand:$shift #2 #3
/*26357*/         OPC_EmitInteger, MVT::i32, 14, 
/*26360*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*26363*/         OPC_MorphNodeTo, TARGET_VAL(ARM::CMNzrsi), 0|OPFL_GlueOutput,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 2, 3, 4, 5, 
                  // Src: (ARMcmpZ GPR:i32:$Rn, (sub:i32 0:i32, so_reg_imm:i32:$shift)) - Complexity = 20
                  // Dst: (CMNzrsi:i32 GPR:i32:$Rn, so_reg_imm:i32:$shift)
/*26375*/       /*Scope*/ 23, /*->26399*/
/*26376*/         OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*26378*/         OPC_CheckComplexPat, /*CP*/2, /*#*/1, // SelectT2ShifterOperandReg:$ShiftedRm #2 #3
/*26381*/         OPC_EmitInteger, MVT::i32, 14, 
/*26384*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*26387*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2CMNzrs), 0|OPFL_GlueOutput,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 2, 3, 4, 5, 
                  // Src: (ARMcmpZ GPRnopc:i32:$Rn, (sub:i32 0:i32, t2_so_reg:i32:$ShiftedRm)) - Complexity = 20
                  // Dst: (t2CMNzrs:i32 GPRnopc:i32:$Rn, t2_so_reg:i32:$ShiftedRm)
/*26399*/       0, /*End of Scope*/
/*26400*/     /*Scope*/ 88|128,1/*216*/, /*->26618*/
/*26402*/       OPC_MoveChild, 0,
/*26404*/       OPC_SwitchOpcode /*3 cases */, 57, TARGET_VAL(ISD::SUB),// ->26465
/*26408*/         OPC_CheckChild0Integer, 0, 
/*26410*/         OPC_RecordChild1, // #0 = $shift
/*26411*/         OPC_CheckType, MVT::i32,
/*26413*/         OPC_MoveParent,
/*26414*/         OPC_RecordChild1, // #1 = $Rn
/*26415*/         OPC_Scope, 23, /*->26440*/ // 2 children in Scope
/*26417*/           OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*26419*/           OPC_CheckComplexPat, /*CP*/1, /*#*/0, // SelectImmShifterOperand:$shift #2 #3
/*26422*/           OPC_EmitInteger, MVT::i32, 14, 
/*26425*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*26428*/           OPC_MorphNodeTo, TARGET_VAL(ARM::CMNzrsi), 0|OPFL_GlueOutput,
                        1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 2, 3, 4, 5, 
                    // Src: (ARMcmpZ (sub:i32 0:i32, so_reg_imm:i32:$shift), GPR:i32:$Rn) - Complexity = 20
                    // Dst: (CMNzrsi:i32 GPR:i32:$Rn, so_reg_imm:i32:$shift)
/*26440*/         /*Scope*/ 23, /*->26464*/
/*26441*/           OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*26443*/           OPC_CheckComplexPat, /*CP*/2, /*#*/0, // SelectT2ShifterOperandReg:$ShiftedRm #2 #3
/*26446*/           OPC_EmitInteger, MVT::i32, 14, 
/*26449*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*26452*/           OPC_MorphNodeTo, TARGET_VAL(ARM::t2CMNzrs), 0|OPFL_GlueOutput,
                        1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 2, 3, 4, 5, 
                    // Src: (ARMcmpZ (sub:i32 0:i32, t2_so_reg:i32:$ShiftedRm), GPRnopc:i32:$Rn) - Complexity = 20
                    // Dst: (t2CMNzrs:i32 GPRnopc:i32:$Rn, t2_so_reg:i32:$ShiftedRm)
/*26464*/         0, /*End of Scope*/
/*26465*/       /*SwitchOpcode*/ 73, TARGET_VAL(ISD::AND),// ->26541
/*26468*/         OPC_RecordChild0, // #0 = $Rn
/*26469*/         OPC_RecordChild1, // #1 = $imm
/*26470*/         OPC_MoveChild, 1,
/*26472*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*26475*/         OPC_Scope, 31, /*->26508*/ // 2 children in Scope
/*26477*/           OPC_CheckPredicate, 4, // Predicate_so_imm
/*26479*/           OPC_MoveParent,
/*26480*/           OPC_CheckPredicate, 61, // Predicate_and_su
/*26482*/           OPC_CheckType, MVT::i32,
/*26484*/           OPC_MoveParent,
/*26485*/           OPC_CheckChild1Integer, 0, 
/*26487*/           OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*26489*/           OPC_EmitConvertToTarget, 1,
/*26491*/           OPC_EmitInteger, MVT::i32, 14, 
/*26494*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*26497*/           OPC_MorphNodeTo, TARGET_VAL(ARM::TSTri), 0|OPFL_GlueOutput,
                        1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 2, 3, 4, 
                    // Src: (ARMcmpZ (and:i32 GPR:i32:$Rn, (imm:i32)<<P:Predicate_so_imm>>:$imm)<<P:Predicate_and_su>>, 0:i32) - Complexity = 16
                    // Dst: (TSTri:i32 GPR:i32:$Rn, (imm:i32):$imm)
/*26508*/         /*Scope*/ 31, /*->26540*/
/*26509*/           OPC_CheckPredicate, 10, // Predicate_t2_so_imm
/*26511*/           OPC_MoveParent,
/*26512*/           OPC_CheckPredicate, 61, // Predicate_and_su
/*26514*/           OPC_CheckType, MVT::i32,
/*26516*/           OPC_MoveParent,
/*26517*/           OPC_CheckChild1Integer, 0, 
/*26519*/           OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*26521*/           OPC_EmitConvertToTarget, 1,
/*26523*/           OPC_EmitInteger, MVT::i32, 14, 
/*26526*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*26529*/           OPC_MorphNodeTo, TARGET_VAL(ARM::t2TSTri), 0|OPFL_GlueOutput,
                        1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 2, 3, 4, 
                    // Src: (ARMcmpZ (and:i32 GPRnopc:i32:$Rn, (imm:i32)<<P:Predicate_t2_so_imm>>:$imm)<<P:Predicate_and_su>>, 0:i32) - Complexity = 16
                    // Dst: (t2TSTri:i32 GPRnopc:i32:$Rn, (imm:i32):$imm)
/*26540*/         0, /*End of Scope*/
/*26541*/       /*SwitchOpcode*/ 73, TARGET_VAL(ISD::XOR),// ->26617
/*26544*/         OPC_RecordChild0, // #0 = $Rn
/*26545*/         OPC_RecordChild1, // #1 = $imm
/*26546*/         OPC_MoveChild, 1,
/*26548*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*26551*/         OPC_Scope, 31, /*->26584*/ // 2 children in Scope
/*26553*/           OPC_CheckPredicate, 4, // Predicate_so_imm
/*26555*/           OPC_MoveParent,
/*26556*/           OPC_CheckPredicate, 62, // Predicate_xor_su
/*26558*/           OPC_CheckType, MVT::i32,
/*26560*/           OPC_MoveParent,
/*26561*/           OPC_CheckChild1Integer, 0, 
/*26563*/           OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*26565*/           OPC_EmitConvertToTarget, 1,
/*26567*/           OPC_EmitInteger, MVT::i32, 14, 
/*26570*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*26573*/           OPC_MorphNodeTo, TARGET_VAL(ARM::TEQri), 0|OPFL_GlueOutput,
                        1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 2, 3, 4, 
                    // Src: (ARMcmpZ (xor:i32 GPR:i32:$Rn, (imm:i32)<<P:Predicate_so_imm>>:$imm)<<P:Predicate_xor_su>>, 0:i32) - Complexity = 16
                    // Dst: (TEQri:i32 GPR:i32:$Rn, (imm:i32):$imm)
/*26584*/         /*Scope*/ 31, /*->26616*/
/*26585*/           OPC_CheckPredicate, 10, // Predicate_t2_so_imm
/*26587*/           OPC_MoveParent,
/*26588*/           OPC_CheckPredicate, 62, // Predicate_xor_su
/*26590*/           OPC_CheckType, MVT::i32,
/*26592*/           OPC_MoveParent,
/*26593*/           OPC_CheckChild1Integer, 0, 
/*26595*/           OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*26597*/           OPC_EmitConvertToTarget, 1,
/*26599*/           OPC_EmitInteger, MVT::i32, 14, 
/*26602*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*26605*/           OPC_MorphNodeTo, TARGET_VAL(ARM::t2TEQri), 0|OPFL_GlueOutput,
                        1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 2, 3, 4, 
                    // Src: (ARMcmpZ (xor:i32 GPRnopc:i32:$Rn, (imm:i32)<<P:Predicate_t2_so_imm>>:$imm)<<P:Predicate_xor_su>>, 0:i32) - Complexity = 16
                    // Dst: (t2TEQri:i32 GPRnopc:i32:$Rn, (imm:i32):$imm)
/*26616*/         0, /*End of Scope*/
/*26617*/       0, // EndSwitchOpcode
/*26618*/     /*Scope*/ 76, /*->26695*/
/*26619*/       OPC_RecordChild0, // #0 = $src
/*26620*/       OPC_CheckChild0Type, MVT::i32,
/*26622*/       OPC_RecordChild1, // #1 = $rhs
/*26623*/       OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*26625*/       OPC_Scope, 22, /*->26649*/ // 3 children in Scope
/*26627*/         OPC_CheckComplexPat, /*CP*/0, /*#*/1, // SelectRegShifterOperand:$rhs #2 #3 #4
/*26630*/         OPC_EmitInteger, MVT::i32, 14, 
/*26633*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*26636*/         OPC_MorphNodeTo, TARGET_VAL(ARM::CMPrsr), 0|OPFL_GlueOutput,
                      1/*#VTs*/, MVT::i32, 6/*#Ops*/, 0, 2, 3, 4, 5, 6, 
                  // Src: (ARMcmpZ GPR:i32:$src, so_reg_reg:i32:$rhs) - Complexity = 15
                  // Dst: (CMPrsr:i32 GPR:i32:$src, so_reg_reg:i32:$rhs)
/*26649*/       /*Scope*/ 22, /*->26672*/
/*26650*/         OPC_CheckComplexPat, /*CP*/0, /*#*/0, // SelectRegShifterOperand:$rhs #2 #3 #4
/*26653*/         OPC_EmitInteger, MVT::i32, 14, 
/*26656*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*26659*/         OPC_MorphNodeTo, TARGET_VAL(ARM::CMPrsr), 0|OPFL_GlueOutput,
                      1/*#VTs*/, MVT::i32, 6/*#Ops*/, 1, 2, 3, 4, 5, 6, 
                  // Src: (ARMcmpZ so_reg_reg:i32:$rhs, GPR:i32:$src) - Complexity = 15
                  // Dst: (CMPrsr:i32 GPR:i32:$src, so_reg_reg:i32:$rhs)
/*26672*/       /*Scope*/ 21, /*->26694*/
/*26673*/         OPC_CheckComplexPat, /*CP*/1, /*#*/1, // SelectImmShifterOperand:$rhs #2 #3
/*26676*/         OPC_EmitInteger, MVT::i32, 14, 
/*26679*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*26682*/         OPC_MorphNodeTo, TARGET_VAL(ARM::CMPrsi), 0|OPFL_GlueOutput,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 2, 3, 4, 5, 
                  // Src: (ARMcmpZ GPR:i32:$src, so_reg_imm:i32:$rhs) - Complexity = 12
                  // Dst: (CMPrsi:i32 GPR:i32:$src, so_reg_imm:i32:$rhs)
/*26694*/       0, /*End of Scope*/
/*26695*/     /*Scope*/ 89, /*->26785*/
/*26696*/       OPC_MoveChild, 0,
/*26698*/       OPC_SwitchOpcode /*2 cases */, 51, TARGET_VAL(ISD::AND),// ->26753
/*26702*/         OPC_RecordChild0, // #0 = $Rn
/*26703*/         OPC_RecordChild1, // #1 = $Rm
/*26704*/         OPC_CheckPredicate, 61, // Predicate_and_su
/*26706*/         OPC_CheckType, MVT::i32,
/*26708*/         OPC_MoveParent,
/*26709*/         OPC_CheckChild1Integer, 0, 
/*26711*/         OPC_Scope, 19, /*->26732*/ // 2 children in Scope
/*26713*/           OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*26715*/           OPC_EmitInteger, MVT::i32, 14, 
/*26718*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*26721*/           OPC_MorphNodeTo, TARGET_VAL(ARM::TSTrr), 0|OPFL_GlueOutput,
                        1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                    // Src: (ARMcmpZ (and:i32 GPR:i32:$Rn, GPR:i32:$Rm)<<P:Predicate_and_su>>, 0:i32) - Complexity = 12
                    // Dst: (TSTrr:i32 GPR:i32:$Rn, GPR:i32:$Rm)
/*26732*/         /*Scope*/ 19, /*->26752*/
/*26733*/           OPC_CheckPatternPredicate, 6, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*26735*/           OPC_EmitInteger, MVT::i32, 14, 
/*26738*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*26741*/           OPC_MorphNodeTo, TARGET_VAL(ARM::tTST), 0|OPFL_GlueOutput,
                        1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                    // Src: (ARMcmpZ (and:i32 tGPR:i32:$Rn, tGPR:i32:$Rm)<<P:Predicate_and_su>>, 0:i32) - Complexity = 12
                    // Dst: (tTST:i32 tGPR:i32:$Rn, tGPR:i32:$Rm)
/*26752*/         0, /*End of Scope*/
/*26753*/       /*SwitchOpcode*/ 28, TARGET_VAL(ISD::XOR),// ->26784
/*26756*/         OPC_RecordChild0, // #0 = $Rn
/*26757*/         OPC_RecordChild1, // #1 = $Rm
/*26758*/         OPC_CheckPredicate, 62, // Predicate_xor_su
/*26760*/         OPC_CheckType, MVT::i32,
/*26762*/         OPC_MoveParent,
/*26763*/         OPC_CheckChild1Integer, 0, 
/*26765*/         OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*26767*/         OPC_EmitInteger, MVT::i32, 14, 
/*26770*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*26773*/         OPC_MorphNodeTo, TARGET_VAL(ARM::TEQrr), 0|OPFL_GlueOutput,
                      1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (ARMcmpZ (xor:i32 GPR:i32:$Rn, GPR:i32:$Rm)<<P:Predicate_xor_su>>, 0:i32) - Complexity = 12
                  // Dst: (TEQrr:i32 GPR:i32:$Rn, GPR:i32:$Rm)
/*26784*/       0, // EndSwitchOpcode
/*26785*/     /*Scope*/ 27, /*->26813*/
/*26786*/       OPC_RecordChild0, // #0 = $lhs
/*26787*/       OPC_CheckChild0Type, MVT::i32,
/*26789*/       OPC_RecordChild1, // #1 = $rhs
/*26790*/       OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*26792*/       OPC_CheckComplexPat, /*CP*/2, /*#*/1, // SelectT2ShifterOperandReg:$rhs #2 #3
/*26795*/       OPC_EmitInteger, MVT::i32, 14, 
/*26798*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*26801*/       OPC_MorphNodeTo, TARGET_VAL(ARM::t2CMPrs), 0|OPFL_GlueOutput,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 2, 3, 4, 5, 
                // Src: (ARMcmpZ GPRnopc:i32:$lhs, t2_so_reg:i32:$rhs) - Complexity = 12
                // Dst: (t2CMPrs:i32 GPRnopc:i32:$lhs, t2_so_reg:i32:$rhs)
/*26813*/     /*Scope*/ 96, /*->26910*/
/*26814*/       OPC_MoveChild, 0,
/*26816*/       OPC_SwitchOpcode /*2 cases */, 43, TARGET_VAL(ISD::AND),// ->26863
/*26820*/         OPC_RecordChild0, // #0 = $Rn
/*26821*/         OPC_RecordChild1, // #1 = $Rm
/*26822*/         OPC_CheckPredicate, 61, // Predicate_and_su
/*26824*/         OPC_CheckType, MVT::i32,
/*26826*/         OPC_MoveParent,
/*26827*/         OPC_CheckChild1Integer, 0, 
/*26829*/         OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*26831*/         OPC_EmitInteger, MVT::i32, 14, 
/*26834*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*26837*/         OPC_Scope, 11, /*->26850*/ // 2 children in Scope
/*26839*/           OPC_MorphNodeTo, TARGET_VAL(ARM::t2TSTrr), 0|OPFL_GlueOutput,
                        1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                    // Src: (ARMcmpZ (and:i32 GPRnopc:i32:$Rn, rGPR:i32:$Rm)<<P:Predicate_and_su>>, 0:i32) - Complexity = 12
                    // Dst: (t2TSTrr:i32 GPRnopc:i32:$Rn, rGPR:i32:$Rm)
/*26850*/         /*Scope*/ 11, /*->26862*/
/*26851*/           OPC_MorphNodeTo, TARGET_VAL(ARM::t2TSTrr), 0|OPFL_GlueOutput,
                        1/*#VTs*/, MVT::i32, 4/*#Ops*/, 1, 0, 2, 3, 
                    // Src: (ARMcmpZ (and:i32 rGPR:i32:$Rm, GPRnopc:i32:$Rn)<<P:Predicate_and_su>>, 0:i32) - Complexity = 12
                    // Dst: (t2TSTrr:i32 GPRnopc:i32:$Rn, rGPR:i32:$Rm)
/*26862*/         0, /*End of Scope*/
/*26863*/       /*SwitchOpcode*/ 43, TARGET_VAL(ISD::XOR),// ->26909
/*26866*/         OPC_RecordChild0, // #0 = $Rn
/*26867*/         OPC_RecordChild1, // #1 = $Rm
/*26868*/         OPC_CheckPredicate, 62, // Predicate_xor_su
/*26870*/         OPC_CheckType, MVT::i32,
/*26872*/         OPC_MoveParent,
/*26873*/         OPC_CheckChild1Integer, 0, 
/*26875*/         OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*26877*/         OPC_EmitInteger, MVT::i32, 14, 
/*26880*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*26883*/         OPC_Scope, 11, /*->26896*/ // 2 children in Scope
/*26885*/           OPC_MorphNodeTo, TARGET_VAL(ARM::t2TEQrr), 0|OPFL_GlueOutput,
                        1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                    // Src: (ARMcmpZ (xor:i32 GPRnopc:i32:$Rn, rGPR:i32:$Rm)<<P:Predicate_xor_su>>, 0:i32) - Complexity = 12
                    // Dst: (t2TEQrr:i32 GPRnopc:i32:$Rn, rGPR:i32:$Rm)
/*26896*/         /*Scope*/ 11, /*->26908*/
/*26897*/           OPC_MorphNodeTo, TARGET_VAL(ARM::t2TEQrr), 0|OPFL_GlueOutput,
                        1/*#VTs*/, MVT::i32, 4/*#Ops*/, 1, 0, 2, 3, 
                    // Src: (ARMcmpZ (xor:i32 rGPR:i32:$Rm, GPRnopc:i32:$Rn)<<P:Predicate_xor_su>>, 0:i32) - Complexity = 12
                    // Dst: (t2TEQrr:i32 GPRnopc:i32:$Rn, rGPR:i32:$Rm)
/*26908*/         0, /*End of Scope*/
/*26909*/       0, // EndSwitchOpcode
/*26910*/     /*Scope*/ 1|128,1/*129*/, /*->27041*/
/*26912*/       OPC_RecordChild0, // #0 = $rhs
/*26913*/       OPC_CheckChild0Type, MVT::i32,
/*26915*/       OPC_Scope, 51, /*->26968*/ // 2 children in Scope
/*26917*/         OPC_RecordChild1, // #1 = $src
/*26918*/         OPC_Scope, 23, /*->26943*/ // 2 children in Scope
/*26920*/           OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*26922*/           OPC_CheckComplexPat, /*CP*/1, /*#*/0, // SelectImmShifterOperand:$rhs #2 #3
/*26925*/           OPC_EmitInteger, MVT::i32, 14, 
/*26928*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*26931*/           OPC_MorphNodeTo, TARGET_VAL(ARM::CMPrsi), 0|OPFL_GlueOutput,
                        1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 2, 3, 4, 5, 
                    // Src: (ARMcmpZ so_reg_imm:i32:$rhs, GPR:i32:$src) - Complexity = 12
                    // Dst: (CMPrsi:i32 GPR:i32:$src, so_reg_imm:i32:$rhs)
/*26943*/         /*Scope*/ 23, /*->26967*/
/*26944*/           OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*26946*/           OPC_CheckComplexPat, /*CP*/2, /*#*/0, // SelectT2ShifterOperandReg:$rhs #2 #3
/*26949*/           OPC_EmitInteger, MVT::i32, 14, 
/*26952*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*26955*/           OPC_MorphNodeTo, TARGET_VAL(ARM::t2CMPrs), 0|OPFL_GlueOutput,
                        1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 2, 3, 4, 5, 
                    // Src: (ARMcmpZ t2_so_reg:i32:$rhs, GPRnopc:i32:$lhs) - Complexity = 12
                    // Dst: (t2CMPrs:i32 GPRnopc:i32:$lhs, t2_so_reg:i32:$rhs)
/*26967*/         0, /*End of Scope*/
/*26968*/       /*Scope*/ 71, /*->27040*/
/*26969*/         OPC_MoveChild, 1,
/*26971*/         OPC_CheckOpcode, TARGET_VAL(ISD::SUB),
/*26974*/         OPC_CheckChild0Integer, 0, 
/*26976*/         OPC_RecordChild1, // #1 = $Rm
/*26977*/         OPC_MoveParent,
/*26978*/         OPC_Scope, 19, /*->26999*/ // 3 children in Scope
/*26980*/           OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*26982*/           OPC_EmitInteger, MVT::i32, 14, 
/*26985*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*26988*/           OPC_MorphNodeTo, TARGET_VAL(ARM::CMNzrr), 0|OPFL_GlueOutput,
                        1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                    // Src: (ARMcmpZ GPR:i32:$Rn, (sub:i32 0:i32, GPR:i32:$Rm)) - Complexity = 11
                    // Dst: (CMNzrr:i32 GPR:i32:$Rn, GPR:i32:$Rm)
/*26999*/         /*Scope*/ 19, /*->27019*/
/*27000*/           OPC_CheckPatternPredicate, 6, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*27002*/           OPC_EmitInteger, MVT::i32, 14, 
/*27005*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*27008*/           OPC_MorphNodeTo, TARGET_VAL(ARM::tCMNz), 0|OPFL_GlueOutput,
                        1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                    // Src: (ARMcmpZ tGPR:i32:$Rn, (sub:i32 0:i32, tGPR:i32:$Rm)) - Complexity = 11
                    // Dst: (tCMNz:i32 tGPR:i32:$Rn, tGPR:i32:$Rm)
/*27019*/         /*Scope*/ 19, /*->27039*/
/*27020*/           OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*27022*/           OPC_EmitInteger, MVT::i32, 14, 
/*27025*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*27028*/           OPC_MorphNodeTo, TARGET_VAL(ARM::t2CMNzrr), 0|OPFL_GlueOutput,
                        1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                    // Src: (ARMcmpZ GPRnopc:i32:$Rn, (sub:i32 0:i32, rGPR:i32:$Rm)) - Complexity = 11
                    // Dst: (t2CMNzrr:i32 GPRnopc:i32:$Rn, rGPR:i32:$Rm)
/*27039*/         0, /*End of Scope*/
/*27040*/       0, /*End of Scope*/
/*27041*/     /*Scope*/ 74, /*->27116*/
/*27042*/       OPC_MoveChild, 0,
/*27044*/       OPC_CheckOpcode, TARGET_VAL(ISD::SUB),
/*27047*/       OPC_CheckChild0Integer, 0, 
/*27049*/       OPC_RecordChild1, // #0 = $Rm
/*27050*/       OPC_CheckType, MVT::i32,
/*27052*/       OPC_MoveParent,
/*27053*/       OPC_RecordChild1, // #1 = $Rn
/*27054*/       OPC_Scope, 19, /*->27075*/ // 3 children in Scope
/*27056*/         OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*27058*/         OPC_EmitInteger, MVT::i32, 14, 
/*27061*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*27064*/         OPC_MorphNodeTo, TARGET_VAL(ARM::CMNzrr), 0|OPFL_GlueOutput,
                      1/*#VTs*/, MVT::i32, 4/*#Ops*/, 1, 0, 2, 3, 
                  // Src: (ARMcmpZ (sub:i32 0:i32, GPR:i32:$Rm), GPR:i32:$Rn) - Complexity = 11
                  // Dst: (CMNzrr:i32 GPR:i32:$Rn, GPR:i32:$Rm)
/*27075*/       /*Scope*/ 19, /*->27095*/
/*27076*/         OPC_CheckPatternPredicate, 6, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*27078*/         OPC_EmitInteger, MVT::i32, 14, 
/*27081*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*27084*/         OPC_MorphNodeTo, TARGET_VAL(ARM::tCMNz), 0|OPFL_GlueOutput,
                      1/*#VTs*/, MVT::i32, 4/*#Ops*/, 1, 0, 2, 3, 
                  // Src: (ARMcmpZ (sub:i32 0:i32, tGPR:i32:$Rm), tGPR:i32:$Rn) - Complexity = 11
                  // Dst: (tCMNz:i32 tGPR:i32:$Rn, tGPR:i32:$Rm)
/*27095*/       /*Scope*/ 19, /*->27115*/
/*27096*/         OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*27098*/         OPC_EmitInteger, MVT::i32, 14, 
/*27101*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*27104*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2CMNzrr), 0|OPFL_GlueOutput,
                      1/*#VTs*/, MVT::i32, 4/*#Ops*/, 1, 0, 2, 3, 
                  // Src: (ARMcmpZ (sub:i32 0:i32, rGPR:i32:$Rm), GPRnopc:i32:$Rn) - Complexity = 11
                  // Dst: (t2CMNzrr:i32 GPRnopc:i32:$Rn, rGPR:i32:$Rm)
/*27115*/       0, /*End of Scope*/
/*27116*/     /*Scope*/ 93|128,1/*221*/, /*->27339*/
/*27118*/       OPC_RecordChild0, // #0 = $src
/*27119*/       OPC_CheckChild0Type, MVT::i32,
/*27121*/       OPC_RecordChild1, // #1 = $imm
/*27122*/       OPC_Scope, 10|128,1/*138*/, /*->27263*/ // 4 children in Scope
/*27125*/         OPC_MoveChild, 1,
/*27127*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*27130*/         OPC_Scope, 24, /*->27156*/ // 5 children in Scope
/*27132*/           OPC_CheckPredicate, 4, // Predicate_so_imm
/*27134*/           OPC_MoveParent,
/*27135*/           OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*27137*/           OPC_EmitConvertToTarget, 1,
/*27139*/           OPC_EmitInteger, MVT::i32, 14, 
/*27142*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*27145*/           OPC_MorphNodeTo, TARGET_VAL(ARM::CMPri), 0|OPFL_GlueOutput,
                        1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 2, 3, 4, 
                    // Src: (ARMcmpZ GPR:i32:$src, (imm:i32)<<P:Predicate_so_imm>>:$imm) - Complexity = 7
                    // Dst: (CMPri:i32 GPR:i32:$src, (imm:i32)<<P:Predicate_so_imm>>:$imm)
/*27156*/         /*Scope*/ 27, /*->27184*/
/*27157*/           OPC_CheckPredicate, 5, // Predicate_so_imm_neg
/*27159*/           OPC_MoveParent,
/*27160*/           OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*27162*/           OPC_EmitConvertToTarget, 1,
/*27164*/           OPC_EmitNodeXForm, 1, 2, // imm_neg_XFORM
/*27167*/           OPC_EmitInteger, MVT::i32, 14, 
/*27170*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*27173*/           OPC_MorphNodeTo, TARGET_VAL(ARM::CMNri), 0|OPFL_GlueOutput,
                        1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 3, 4, 5, 
                    // Src: (ARMcmpZ GPR:i32:$src, (imm:i32)<<P:Predicate_so_imm_neg>><<X:imm_neg_XFORM>>:$imm) - Complexity = 7
                    // Dst: (CMNri:i32 GPR:i32:$src, (imm_neg_XFORM:i32 (imm:i32)<<P:Predicate_so_imm_neg>>:$imm))
/*27184*/         /*Scope*/ 24, /*->27209*/
/*27185*/           OPC_CheckPredicate, 59, // Predicate_imm0_255
/*27187*/           OPC_MoveParent,
/*27188*/           OPC_CheckPatternPredicate, 6, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*27190*/           OPC_EmitConvertToTarget, 1,
/*27192*/           OPC_EmitInteger, MVT::i32, 14, 
/*27195*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*27198*/           OPC_MorphNodeTo, TARGET_VAL(ARM::tCMPi8), 0|OPFL_GlueOutput,
                        1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 2, 3, 4, 
                    // Src: (ARMcmpZ tGPR:i32:$Rn, (imm:i32)<<P:Predicate_imm0_255>>:$imm8) - Complexity = 7
                    // Dst: (tCMPi8:i32 tGPR:i32:$Rn, (imm:i32)<<P:Predicate_imm0_255>>:$imm8)
/*27209*/         /*Scope*/ 24, /*->27234*/
/*27210*/           OPC_CheckPredicate, 10, // Predicate_t2_so_imm
/*27212*/           OPC_MoveParent,
/*27213*/           OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*27215*/           OPC_EmitConvertToTarget, 1,
/*27217*/           OPC_EmitInteger, MVT::i32, 14, 
/*27220*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*27223*/           OPC_MorphNodeTo, TARGET_VAL(ARM::t2CMPri), 0|OPFL_GlueOutput,
                        1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 2, 3, 4, 
                    // Src: (ARMcmpZ GPRnopc:i32:$lhs, (imm:i32)<<P:Predicate_t2_so_imm>>:$imm) - Complexity = 7
                    // Dst: (t2CMPri:i32 GPRnopc:i32:$lhs, (imm:i32)<<P:Predicate_t2_so_imm>>:$imm)
/*27234*/         /*Scope*/ 27, /*->27262*/
/*27235*/           OPC_CheckPredicate, 12, // Predicate_t2_so_imm_neg
/*27237*/           OPC_MoveParent,
/*27238*/           OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*27240*/           OPC_EmitConvertToTarget, 1,
/*27242*/           OPC_EmitNodeXForm, 2, 2, // t2_so_imm_neg_XFORM
/*27245*/           OPC_EmitInteger, MVT::i32, 14, 
/*27248*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*27251*/           OPC_MorphNodeTo, TARGET_VAL(ARM::t2CMNri), 0|OPFL_GlueOutput,
                        1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 3, 4, 5, 
                    // Src: (ARMcmpZ GPRnopc:i32:$src, (imm:i32)<<P:Predicate_t2_so_imm_neg>><<X:t2_so_imm_neg_XFORM>>:$imm) - Complexity = 7
                    // Dst: (t2CMNri:i32 GPRnopc:i32:$src, (t2_so_imm_neg_XFORM:i32 (imm:i32)<<P:Predicate_t2_so_imm_neg>>:$imm))
/*27262*/         0, /*End of Scope*/
/*27263*/       /*Scope*/ 19, /*->27283*/
/*27264*/         OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*27266*/         OPC_EmitInteger, MVT::i32, 14, 
/*27269*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*27272*/         OPC_MorphNodeTo, TARGET_VAL(ARM::CMPrr), 0|OPFL_GlueOutput,
                      1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (ARMcmpZ GPR:i32:$src, GPR:i32:$rhs) - Complexity = 3
                  // Dst: (CMPrr:i32 GPR:i32:$src, GPR:i32:$rhs)
/*27283*/       /*Scope*/ 19, /*->27303*/
/*27284*/         OPC_CheckPatternPredicate, 6, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*27286*/         OPC_EmitInteger, MVT::i32, 14, 
/*27289*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*27292*/         OPC_MorphNodeTo, TARGET_VAL(ARM::tCMPr), 0|OPFL_GlueOutput,
                      1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (ARMcmpZ tGPR:i32:$Rn, tGPR:i32:$Rm) - Complexity = 3
                  // Dst: (tCMPr:i32 tGPR:i32:$Rn, tGPR:i32:$Rm)
/*27303*/       /*Scope*/ 34, /*->27338*/
/*27304*/         OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*27306*/         OPC_EmitInteger, MVT::i32, 14, 
/*27309*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*27312*/         OPC_Scope, 11, /*->27325*/ // 2 children in Scope
/*27314*/           OPC_MorphNodeTo, TARGET_VAL(ARM::t2CMPrr), 0|OPFL_GlueOutput,
                        1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                    // Src: (ARMcmpZ GPRnopc:i32:$lhs, rGPR:i32:$rhs) - Complexity = 3
                    // Dst: (t2CMPrr:i32 GPRnopc:i32:$lhs, rGPR:i32:$rhs)
/*27325*/         /*Scope*/ 11, /*->27337*/
/*27326*/           OPC_MorphNodeTo, TARGET_VAL(ARM::t2CMPrr), 0|OPFL_GlueOutput,
                        1/*#VTs*/, MVT::i32, 4/*#Ops*/, 1, 0, 2, 3, 
                    // Src: (ARMcmpZ rGPR:i32:$rhs, GPRnopc:i32:$lhs) - Complexity = 3
                    // Dst: (t2CMPrr:i32 GPRnopc:i32:$lhs, rGPR:i32:$rhs)
/*27337*/         0, /*End of Scope*/
/*27338*/       0, /*End of Scope*/
/*27339*/     0, /*End of Scope*/
/*27340*/   /*SwitchOpcode*/ 10|128,5/*650*/, TARGET_VAL(ARMISD::CMOV),// ->27994
/*27344*/     OPC_CaptureGlueInput,
/*27345*/     OPC_RecordChild0, // #0 = $false
/*27346*/     OPC_Scope, 47, /*->27395*/ // 3 children in Scope
/*27348*/       OPC_RecordChild1, // #1 = $shift
/*27349*/       OPC_RecordChild2, // #2 = $p
/*27350*/       OPC_CheckType, MVT::i32,
/*27352*/       OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*27354*/       OPC_Scope, 19, /*->27375*/ // 2 children in Scope
/*27356*/         OPC_CheckComplexPat, /*CP*/0, /*#*/1, // SelectRegShifterOperand:$shift #3 #4 #5
/*27359*/         OPC_CheckComplexPat, /*CP*/29, /*#*/2, // SelectCMOVPred:$p #6 #7
/*27362*/         OPC_MorphNodeTo, TARGET_VAL(ARM::MOVCCsr), 0|OPFL_GlueInput,
                      1/*#VTs*/, MVT::i32, 6/*#Ops*/, 0, 3, 4, 5, 6, 7, 
                  // Src: (ARMcmov:i32 GPR:i32:$false, so_reg_reg:i32:$shift, cmovpred:i32:$p) - Complexity = 24
                  // Dst: (MOVCCsr:i32 GPR:i32:$false, so_reg_reg:i32:$shift, cmovpred:i32:$p)
/*27375*/       /*Scope*/ 18, /*->27394*/
/*27376*/         OPC_CheckComplexPat, /*CP*/1, /*#*/1, // SelectImmShifterOperand:$shift #3 #4
/*27379*/         OPC_CheckComplexPat, /*CP*/29, /*#*/2, // SelectCMOVPred:$p #5 #6
/*27382*/         OPC_MorphNodeTo, TARGET_VAL(ARM::MOVCCsi), 0|OPFL_GlueInput,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 3, 4, 5, 6, 
                  // Src: (ARMcmov:i32 GPR:i32:$false, so_reg_imm:i32:$shift, cmovpred:i32:$p) - Complexity = 21
                  // Dst: (MOVCCsi:i32 GPR:i32:$false, so_reg_imm:i32:$shift, cmovpred:i32:$p)
/*27394*/       0, /*End of Scope*/
/*27395*/     /*Scope*/ 34|128,1/*162*/, /*->27559*/
/*27397*/       OPC_MoveChild, 1,
/*27399*/       OPC_SwitchOpcode /*4 cases */, 35, TARGET_VAL(ISD::SHL),// ->27438
/*27403*/         OPC_RecordChild0, // #1 = $Rm
/*27404*/         OPC_RecordChild1, // #2 = $imm
/*27405*/         OPC_MoveChild, 1,
/*27407*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*27410*/         OPC_CheckPredicate, 63, // Predicate_imm0_31
/*27412*/         OPC_CheckType, MVT::i32,
/*27414*/         OPC_MoveParent,
/*27415*/         OPC_MoveParent,
/*27416*/         OPC_RecordChild2, // #3 = $p
/*27417*/         OPC_CheckType, MVT::i32,
/*27419*/         OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*27421*/         OPC_CheckComplexPat, /*CP*/29, /*#*/3, // SelectCMOVPred:$p #4 #5
/*27424*/         OPC_EmitConvertToTarget, 2,
/*27426*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2MOVCClsl), 0|OPFL_GlueInput,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 6, 4, 5, 
                  // Src: (ARMcmov:i32 rGPR:i32:$false, (shl:i32 rGPR:i32:$Rm, (imm:i32)<<P:Predicate_imm0_31>>:$imm), cmovpred:i32:$p) - Complexity = 19
                  // Dst: (t2MOVCClsl:i32 rGPR:i32:$false, rGPR:i32:$Rm, (imm:i32):$imm, cmovpred:i32:$p)
/*27438*/       /*SwitchOpcode*/ 38, TARGET_VAL(ISD::SRL),// ->27479
/*27441*/         OPC_RecordChild0, // #1 = $Rm
/*27442*/         OPC_RecordChild1, // #2 = $imm
/*27443*/         OPC_MoveChild, 1,
/*27445*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*27448*/         OPC_CheckPredicate, 31, // Predicate_imm_sr
/*27450*/         OPC_CheckType, MVT::i32,
/*27452*/         OPC_MoveParent,
/*27453*/         OPC_MoveParent,
/*27454*/         OPC_RecordChild2, // #3 = $p
/*27455*/         OPC_CheckType, MVT::i32,
/*27457*/         OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*27459*/         OPC_CheckComplexPat, /*CP*/29, /*#*/3, // SelectCMOVPred:$p #4 #5
/*27462*/         OPC_EmitConvertToTarget, 2,
/*27464*/         OPC_EmitNodeXForm, 11, 6, // imm_sr_XFORM
/*27467*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2MOVCClsr), 0|OPFL_GlueInput,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 7, 4, 5, 
                  // Src: (ARMcmov:i32 rGPR:i32:$false, (srl:i32 rGPR:i32:$Rm, (imm:i32)<<P:Predicate_imm_sr>><<X:imm_sr_XFORM>>:$imm), cmovpred:i32:$p) - Complexity = 19
                  // Dst: (t2MOVCClsr:i32 rGPR:i32:$false, rGPR:i32:$Rm, (imm_sr_XFORM:i32 (imm:i32):$imm), cmovpred:i32:$p)
/*27479*/       /*SwitchOpcode*/ 38, TARGET_VAL(ISD::SRA),// ->27520
/*27482*/         OPC_RecordChild0, // #1 = $Rm
/*27483*/         OPC_RecordChild1, // #2 = $imm
/*27484*/         OPC_MoveChild, 1,
/*27486*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*27489*/         OPC_CheckPredicate, 31, // Predicate_imm_sr
/*27491*/         OPC_CheckType, MVT::i32,
/*27493*/         OPC_MoveParent,
/*27494*/         OPC_MoveParent,
/*27495*/         OPC_RecordChild2, // #3 = $p
/*27496*/         OPC_CheckType, MVT::i32,
/*27498*/         OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*27500*/         OPC_CheckComplexPat, /*CP*/29, /*#*/3, // SelectCMOVPred:$p #4 #5
/*27503*/         OPC_EmitConvertToTarget, 2,
/*27505*/         OPC_EmitNodeXForm, 11, 6, // imm_sr_XFORM
/*27508*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2MOVCCasr), 0|OPFL_GlueInput,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 7, 4, 5, 
                  // Src: (ARMcmov:i32 rGPR:i32:$false, (sra:i32 rGPR:i32:$Rm, (imm:i32)<<P:Predicate_imm_sr>><<X:imm_sr_XFORM>>:$imm), cmovpred:i32:$p) - Complexity = 19
                  // Dst: (t2MOVCCasr:i32 rGPR:i32:$false, rGPR:i32:$Rm, (imm_sr_XFORM:i32 (imm:i32):$imm), cmovpred:i32:$p)
/*27520*/       /*SwitchOpcode*/ 35, TARGET_VAL(ISD::ROTR),// ->27558
/*27523*/         OPC_RecordChild0, // #1 = $Rm
/*27524*/         OPC_RecordChild1, // #2 = $imm
/*27525*/         OPC_MoveChild, 1,
/*27527*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*27530*/         OPC_CheckPredicate, 63, // Predicate_imm0_31
/*27532*/         OPC_CheckType, MVT::i32,
/*27534*/         OPC_MoveParent,
/*27535*/         OPC_MoveParent,
/*27536*/         OPC_RecordChild2, // #3 = $p
/*27537*/         OPC_CheckType, MVT::i32,
/*27539*/         OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*27541*/         OPC_CheckComplexPat, /*CP*/29, /*#*/3, // SelectCMOVPred:$p #4 #5
/*27544*/         OPC_EmitConvertToTarget, 2,
/*27546*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2MOVCCror), 0|OPFL_GlueInput,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 6, 4, 5, 
                  // Src: (ARMcmov:i32 rGPR:i32:$false, (rotr:i32 rGPR:i32:$Rm, (imm:i32)<<P:Predicate_imm0_31>>:$imm), cmovpred:i32:$p) - Complexity = 19
                  // Dst: (t2MOVCCror:i32 rGPR:i32:$false, rGPR:i32:$Rm, (imm:i32):$imm, cmovpred:i32:$p)
/*27558*/       0, // EndSwitchOpcode
/*27559*/     /*Scope*/ 48|128,3/*432*/, /*->27993*/
/*27561*/       OPC_RecordChild1, // #1 = $imm
/*27562*/       OPC_Scope, 80|128,1/*208*/, /*->27773*/ // 7 children in Scope
/*27565*/         OPC_MoveChild, 1,
/*27567*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*27570*/         OPC_Scope, 24, /*->27596*/ // 7 children in Scope
/*27572*/           OPC_CheckPredicate, 58, // Predicate_imm0_65535
/*27574*/           OPC_MoveParent,
/*27575*/           OPC_RecordChild2, // #2 = $p
/*27576*/           OPC_CheckType, MVT::i32,
/*27578*/           OPC_CheckPatternPredicate, 7, // (!Subtarget->isThumb()) && (Subtarget->hasV6T2Ops())
/*27580*/           OPC_CheckComplexPat, /*CP*/29, /*#*/2, // SelectCMOVPred:$p #3 #4
/*27583*/           OPC_EmitConvertToTarget, 1,
/*27585*/           OPC_MorphNodeTo, TARGET_VAL(ARM::MOVCCi16), 0|OPFL_GlueInput,
                        1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 5, 3, 4, 
                    // Src: (ARMcmov:i32 GPR:i32:$false, (imm:i32)<<P:Predicate_imm0_65535>>:$imm, cmovpred:i32:$p) - Complexity = 16
                    // Dst: (MOVCCi16:i32 GPR:i32:$false, (imm:i32):$imm, cmovpred:i32:$p)
/*27596*/         /*Scope*/ 24, /*->27621*/
/*27597*/           OPC_CheckPredicate, 4, // Predicate_so_imm
/*27599*/           OPC_MoveParent,
/*27600*/           OPC_RecordChild2, // #2 = $p
/*27601*/           OPC_CheckType, MVT::i32,
/*27603*/           OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*27605*/           OPC_CheckComplexPat, /*CP*/29, /*#*/2, // SelectCMOVPred:$p #3 #4
/*27608*/           OPC_EmitConvertToTarget, 1,
/*27610*/           OPC_MorphNodeTo, TARGET_VAL(ARM::MOVCCi), 0|OPFL_GlueInput,
                        1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 5, 3, 4, 
                    // Src: (ARMcmov:i32 GPR:i32:$false, (imm:i32)<<P:Predicate_so_imm>>:$imm, cmovpred:i32:$p) - Complexity = 16
                    // Dst: (MOVCCi:i32 GPR:i32:$false, (imm:i32):$imm, cmovpred:i32:$p)
/*27621*/         /*Scope*/ 27, /*->27649*/
/*27622*/           OPC_CheckPredicate, 30, // Predicate_so_imm_not
/*27624*/           OPC_MoveParent,
/*27625*/           OPC_RecordChild2, // #2 = $p
/*27626*/           OPC_CheckType, MVT::i32,
/*27628*/           OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*27630*/           OPC_CheckComplexPat, /*CP*/29, /*#*/2, // SelectCMOVPred:$p #3 #4
/*27633*/           OPC_EmitConvertToTarget, 1,
/*27635*/           OPC_EmitNodeXForm, 10, 5, // imm_not_XFORM
/*27638*/           OPC_MorphNodeTo, TARGET_VAL(ARM::MVNCCi), 0|OPFL_GlueInput,
                        1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 6, 3, 4, 
                    // Src: (ARMcmov:i32 GPR:i32:$false, (imm:i32)<<P:Predicate_so_imm_not>><<X:imm_not_XFORM>>:$imm, cmovpred:i32:$p) - Complexity = 16
                    // Dst: (MVNCCi:i32 GPR:i32:$false, (imm_not_XFORM:i32 (imm:i32):$imm), cmovpred:i32:$p)
/*27649*/         /*Scope*/ 24, /*->27674*/
/*27650*/           OPC_CheckPredicate, 10, // Predicate_t2_so_imm
/*27652*/           OPC_MoveParent,
/*27653*/           OPC_RecordChild2, // #2 = $p
/*27654*/           OPC_CheckType, MVT::i32,
/*27656*/           OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*27658*/           OPC_CheckComplexPat, /*CP*/29, /*#*/2, // SelectCMOVPred:$p #3 #4
/*27661*/           OPC_EmitConvertToTarget, 1,
/*27663*/           OPC_MorphNodeTo, TARGET_VAL(ARM::t2MOVCCi), 0|OPFL_GlueInput,
                        1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 5, 3, 4, 
                    // Src: (ARMcmov:i32 rGPR:i32:$false, (imm:i32)<<P:Predicate_t2_so_imm>>:$imm, cmovpred:i32:$p) - Complexity = 16
                    // Dst: (t2MOVCCi:i32 rGPR:i32:$false, (imm:i32):$imm, cmovpred:i32:$p)
/*27674*/         /*Scope*/ 24, /*->27699*/
/*27675*/           OPC_CheckPredicate, 58, // Predicate_imm0_65535
/*27677*/           OPC_MoveParent,
/*27678*/           OPC_RecordChild2, // #2 = $p
/*27679*/           OPC_CheckType, MVT::i32,
/*27681*/           OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*27683*/           OPC_CheckComplexPat, /*CP*/29, /*#*/2, // SelectCMOVPred:$p #3 #4
/*27686*/           OPC_EmitConvertToTarget, 1,
/*27688*/           OPC_MorphNodeTo, TARGET_VAL(ARM::t2MOVCCi16), 0|OPFL_GlueInput,
                        1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 5, 3, 4, 
                    // Src: (ARMcmov:i32 rGPR:i32:$false, (imm:i32)<<P:Predicate_imm0_65535>>:$imm, cmovpred:i32:$p) - Complexity = 16
                    // Dst: (t2MOVCCi16:i32 rGPR:i32:$false, (imm:i32):$imm, cmovpred:i32:$p)
/*27699*/         /*Scope*/ 27, /*->27727*/
/*27700*/           OPC_CheckPredicate, 21, // Predicate_t2_so_imm_not
/*27702*/           OPC_MoveParent,
/*27703*/           OPC_RecordChild2, // #2 = $p
/*27704*/           OPC_CheckType, MVT::i32,
/*27706*/           OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*27708*/           OPC_CheckComplexPat, /*CP*/29, /*#*/2, // SelectCMOVPred:$p #3 #4
/*27711*/           OPC_EmitConvertToTarget, 1,
/*27713*/           OPC_EmitNodeXForm, 8, 5, // t2_so_imm_not_XFORM
/*27716*/           OPC_MorphNodeTo, TARGET_VAL(ARM::t2MVNCCi), 0|OPFL_GlueInput,
                        1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 6, 3, 4, 
                    // Src: (ARMcmov:i32 rGPR:i32:$false, (imm:i32)<<P:Predicate_t2_so_imm_not>><<X:t2_so_imm_not_XFORM>>:$imm, cmovpred:i32:$p) - Complexity = 16
                    // Dst: (t2MVNCCi:i32 rGPR:i32:$false, (t2_so_imm_not_XFORM:i32 (imm:i32):$imm), cmovpred:i32:$p)
/*27727*/         /*Scope*/ 44, /*->27772*/
/*27728*/           OPC_MoveParent,
/*27729*/           OPC_RecordChild2, // #2 = $p
/*27730*/           OPC_CheckType, MVT::i32,
/*27732*/           OPC_Scope, 18, /*->27752*/ // 2 children in Scope
/*27734*/             OPC_CheckPatternPredicate, 7, // (!Subtarget->isThumb()) && (Subtarget->hasV6T2Ops())
/*27736*/             OPC_CheckComplexPat, /*CP*/29, /*#*/2, // SelectCMOVPred:$p #3 #4
/*27739*/             OPC_EmitConvertToTarget, 1,
/*27741*/             OPC_MorphNodeTo, TARGET_VAL(ARM::MOVCCi32imm), 0|OPFL_GlueInput,
                          1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 5, 3, 4, 
                      // Src: (ARMcmov:i32 GPR:i32:$false, (imm:i32):$src, cmovpred:i32:$p) - Complexity = 15
                      // Dst: (MOVCCi32imm:i32 GPR:i32:$false, (imm:i32):$src, cmovpred:i32:$p)
/*27752*/           /*Scope*/ 18, /*->27771*/
/*27753*/             OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*27755*/             OPC_CheckComplexPat, /*CP*/29, /*#*/2, // SelectCMOVPred:$p #3 #4
/*27758*/             OPC_EmitConvertToTarget, 1,
/*27760*/             OPC_MorphNodeTo, TARGET_VAL(ARM::t2MOVCCi32imm), 0|OPFL_GlueInput,
                          1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 5, 3, 4, 
                      // Src: (ARMcmov:i32 rGPR:i32:$false, (imm:i32):$src, cmovpred:i32:$p) - Complexity = 15
                      // Dst: (t2MOVCCi32imm:i32 rGPR:i32:$false, (imm:i32):$src, cmovpred:i32:$p)
/*27771*/           0, /*End of Scope*/
/*27772*/         0, /*End of Scope*/
/*27773*/       /*Scope*/ 54, /*->27828*/
/*27774*/         OPC_RecordChild2, // #2 = $p
/*27775*/         OPC_CheckType, MVT::i32,
/*27777*/         OPC_Scope, 16, /*->27795*/ // 3 children in Scope
/*27779*/           OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*27781*/           OPC_CheckComplexPat, /*CP*/29, /*#*/2, // SelectCMOVPred:$p #3 #4
/*27784*/           OPC_MorphNodeTo, TARGET_VAL(ARM::MOVCCr), 0|OPFL_GlueInput,
                        1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 1, 3, 4, 
                    // Src: (ARMcmov:i32 GPR:i32:$false, GPR:i32:$Rm, cmovpred:i32:$p) - Complexity = 12
                    // Dst: (MOVCCr:i32 GPR:i32:$false, GPR:i32:$Rm, cmovpred:i32:$p)
/*27795*/         /*Scope*/ 16, /*->27812*/
/*27796*/           OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*27798*/           OPC_CheckComplexPat, /*CP*/29, /*#*/2, // SelectCMOVPred:$p #3 #4
/*27801*/           OPC_MorphNodeTo, TARGET_VAL(ARM::t2MOVCCr), 0|OPFL_GlueInput,
                        1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 1, 3, 4, 
                    // Src: (ARMcmov:i32 rGPR:i32:$false, rGPR:i32:$Rm, cmovpred:i32:$p) - Complexity = 12
                    // Dst: (t2MOVCCr:i32 rGPR:i32:$false, rGPR:i32:$Rm, cmovpred:i32:$p)
/*27812*/         /*Scope*/ 14, /*->27827*/
/*27813*/           OPC_CheckComplexPat, /*CP*/29, /*#*/2, // SelectCMOVPred:$p #3 #4
/*27816*/           OPC_MorphNodeTo, TARGET_VAL(ARM::tMOVCCr_pseudo), 0|OPFL_GlueInput,
                        1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 1, 3, 4, 
                    // Src: (ARMcmov:i32 tGPR:i32:$false, tGPR:i32:$true, cmovpred:i32:$p) - Complexity = 12
                    // Dst: (tMOVCCr_pseudo:i32 tGPR:i32:$false, tGPR:i32:$true, cmovpred:i32:$p)
/*27827*/         0, /*End of Scope*/
/*27828*/       /*Scope*/ 30, /*->27859*/
/*27829*/         OPC_CheckChild2Integer, 12, 
/*27831*/         OPC_SwitchType /*2 cases */, 11, MVT::f32,// ->27845
/*27834*/           OPC_CheckPatternPredicate, 29, // (Subtarget->hasFPARMv8())
/*27836*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VSELGTS), 0|OPFL_GlueInput,
                        1/*#VTs*/, MVT::f32, 2/*#Ops*/, 1, 0, 
                    // Src: (ARMcmov:f32 SPR:f32:$Sm, SPR:f32:$Sn, 12:i32) - Complexity = 12
                    // Dst: (VSELGTS:f32 SPR:f32:$Sn, SPR:f32:$Sm)
/*27845*/         /*SwitchType*/ 11, MVT::f64,// ->27858
/*27847*/           OPC_CheckPatternPredicate, 30, // (Subtarget->hasFPARMv8()) && (!Subtarget->isFPOnlySP())
/*27849*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VSELGTD), 0|OPFL_GlueInput,
                        1/*#VTs*/, MVT::f64, 2/*#Ops*/, 1, 0, 
                    // Src: (ARMcmov:f64 DPR:f64:$Dm, DPR:f64:$Dn, 12:i32) - Complexity = 12
                    // Dst: (VSELGTD:f64 DPR:f64:$Dn, DPR:f64:$Dm)
/*27858*/         0, // EndSwitchType
/*27859*/       /*Scope*/ 30, /*->27890*/
/*27860*/         OPC_CheckChild2Integer, 10, 
/*27862*/         OPC_SwitchType /*2 cases */, 11, MVT::f32,// ->27876
/*27865*/           OPC_CheckPatternPredicate, 29, // (Subtarget->hasFPARMv8())
/*27867*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VSELGES), 0|OPFL_GlueInput,
                        1/*#VTs*/, MVT::f32, 2/*#Ops*/, 1, 0, 
                    // Src: (ARMcmov:f32 SPR:f32:$Sm, SPR:f32:$Sn, 10:i32) - Complexity = 12
                    // Dst: (VSELGES:f32 SPR:f32:$Sn, SPR:f32:$Sm)
/*27876*/         /*SwitchType*/ 11, MVT::f64,// ->27889
/*27878*/           OPC_CheckPatternPredicate, 30, // (Subtarget->hasFPARMv8()) && (!Subtarget->isFPOnlySP())
/*27880*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VSELGED), 0|OPFL_GlueInput,
                        1/*#VTs*/, MVT::f64, 2/*#Ops*/, 1, 0, 
                    // Src: (ARMcmov:f64 DPR:f64:$Dm, DPR:f64:$Dn, 10:i32) - Complexity = 12
                    // Dst: (VSELGED:f64 DPR:f64:$Dn, DPR:f64:$Dm)
/*27889*/         0, // EndSwitchType
/*27890*/       /*Scope*/ 30, /*->27921*/
/*27891*/         OPC_CheckChild2Integer, 0, 
/*27893*/         OPC_SwitchType /*2 cases */, 11, MVT::f32,// ->27907
/*27896*/           OPC_CheckPatternPredicate, 29, // (Subtarget->hasFPARMv8())
/*27898*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VSELEQS), 0|OPFL_GlueInput,
                        1/*#VTs*/, MVT::f32, 2/*#Ops*/, 1, 0, 
                    // Src: (ARMcmov:f32 SPR:f32:$Sm, SPR:f32:$Sn, 0:i32) - Complexity = 12
                    // Dst: (VSELEQS:f32 SPR:f32:$Sn, SPR:f32:$Sm)
/*27907*/         /*SwitchType*/ 11, MVT::f64,// ->27920
/*27909*/           OPC_CheckPatternPredicate, 30, // (Subtarget->hasFPARMv8()) && (!Subtarget->isFPOnlySP())
/*27911*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VSELEQD), 0|OPFL_GlueInput,
                        1/*#VTs*/, MVT::f64, 2/*#Ops*/, 1, 0, 
                    // Src: (ARMcmov:f64 DPR:f64:$Dm, DPR:f64:$Dn, 0:i32) - Complexity = 12
                    // Dst: (VSELEQD:f64 DPR:f64:$Dn, DPR:f64:$Dm)
/*27920*/         0, // EndSwitchType
/*27921*/       /*Scope*/ 30, /*->27952*/
/*27922*/         OPC_CheckChild2Integer, 6, 
/*27924*/         OPC_SwitchType /*2 cases */, 11, MVT::f32,// ->27938
/*27927*/           OPC_CheckPatternPredicate, 29, // (Subtarget->hasFPARMv8())
/*27929*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VSELVSS), 0|OPFL_GlueInput,
                        1/*#VTs*/, MVT::f32, 2/*#Ops*/, 1, 0, 
                    // Src: (ARMcmov:f32 SPR:f32:$Sm, SPR:f32:$Sn, 6:i32) - Complexity = 12
                    // Dst: (VSELVSS:f32 SPR:f32:$Sn, SPR:f32:$Sm)
/*27938*/         /*SwitchType*/ 11, MVT::f64,// ->27951
/*27940*/           OPC_CheckPatternPredicate, 30, // (Subtarget->hasFPARMv8()) && (!Subtarget->isFPOnlySP())
/*27942*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VSELVSD), 0|OPFL_GlueInput,
                        1/*#VTs*/, MVT::f64, 2/*#Ops*/, 1, 0, 
                    // Src: (ARMcmov:f64 DPR:f64:$Dm, DPR:f64:$Dn, 6:i32) - Complexity = 12
                    // Dst: (VSELVSD:f64 DPR:f64:$Dn, DPR:f64:$Dm)
/*27951*/         0, // EndSwitchType
/*27952*/       /*Scope*/ 39, /*->27992*/
/*27953*/         OPC_RecordChild2, // #2 = $p
/*27954*/         OPC_SwitchType /*2 cases */, 16, MVT::f64,// ->27973
/*27957*/           OPC_CheckPatternPredicate, 31, // (Subtarget->hasVFP2()) && (!Subtarget->isFPOnlySP())
/*27959*/           OPC_CheckComplexPat, /*CP*/29, /*#*/2, // SelectCMOVPred:$p #3 #4
/*27962*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VMOVDcc), 0|OPFL_GlueInput,
                        1/*#VTs*/, MVT::f64, 4/*#Ops*/, 0, 1, 3, 4, 
                    // Src: (ARMcmov:f64 DPR:f64:$Dn, DPR:f64:$Dm, cmovpred:i32:$p) - Complexity = 12
                    // Dst: (VMOVDcc:f64 DPR:f64:$Dn, DPR:f64:$Dm, cmovpred:i32:$p)
/*27973*/         /*SwitchType*/ 16, MVT::f32,// ->27991
/*27975*/           OPC_CheckPatternPredicate, 16, // (Subtarget->hasVFP2())
/*27977*/           OPC_CheckComplexPat, /*CP*/29, /*#*/2, // SelectCMOVPred:$p #3 #4
/*27980*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VMOVScc), 0|OPFL_GlueInput,
                        1/*#VTs*/, MVT::f32, 4/*#Ops*/, 0, 1, 3, 4, 
                    // Src: (ARMcmov:f32 SPR:f32:$Sn, SPR:f32:$Sm, cmovpred:i32:$p) - Complexity = 12
                    // Dst: (VMOVScc:f32 SPR:f32:$Sn, SPR:f32:$Sm, cmovpred:i32:$p)
/*27991*/         0, // EndSwitchType
/*27992*/       0, /*End of Scope*/
/*27993*/     0, /*End of Scope*/
/*27994*/   /*SwitchOpcode*/ 25|128,53/*6809*/, TARGET_VAL(ISD::LOAD),// ->34807
/*27998*/     OPC_RecordMemRef,
/*27999*/     OPC_RecordNode, // #0 = 'ld' chained node
/*28000*/     OPC_Scope, 74|128,1/*202*/, /*->28205*/ // 5 children in Scope
/*28003*/       OPC_RecordChild1, // #1 = $addr
/*28004*/       OPC_CheckChild1Type, MVT::i32,
/*28006*/       OPC_CheckPredicate, 32, // Predicate_unindexedload
/*28008*/       OPC_CheckType, MVT::i32,
/*28010*/       OPC_Scope, 25, /*->28037*/ // 3 children in Scope
/*28012*/         OPC_CheckPredicate, 60, // Predicate_load
/*28014*/         OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*28016*/         OPC_CheckComplexPat, /*CP*/12, /*#*/1, // SelectAddrModePC:$addr #2 #3
/*28019*/         OPC_EmitMergeInputChains1_0,
/*28020*/         OPC_EmitInteger, MVT::i32, 14, 
/*28023*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*28026*/         OPC_MorphNodeTo, TARGET_VAL(ARM::PICLDR), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                  // Src: (ld:i32 addrmodepc:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_load>> - Complexity = 23
                  // Dst: (PICLDR:i32 addrmodepc:i32:$addr)
/*28037*/       /*Scope*/ 56, /*->28094*/
/*28038*/         OPC_CheckPredicate, 64, // Predicate_zextload
/*28040*/         OPC_Scope, 25, /*->28067*/ // 2 children in Scope
/*28042*/           OPC_CheckPredicate, 65, // Predicate_zextloadi16
/*28044*/           OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*28046*/           OPC_CheckComplexPat, /*CP*/12, /*#*/1, // SelectAddrModePC:$addr #2 #3
/*28049*/           OPC_EmitMergeInputChains1_0,
/*28050*/           OPC_EmitInteger, MVT::i32, 14, 
/*28053*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*28056*/           OPC_MorphNodeTo, TARGET_VAL(ARM::PICLDRH), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                    // Src: (ld:i32 addrmodepc:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_zextload>><<P:Predicate_zextloadi16>> - Complexity = 23
                    // Dst: (PICLDRH:i32 addrmodepc:i32:$addr)
/*28067*/         /*Scope*/ 25, /*->28093*/
/*28068*/           OPC_CheckPredicate, 66, // Predicate_zextloadi8
/*28070*/           OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*28072*/           OPC_CheckComplexPat, /*CP*/12, /*#*/1, // SelectAddrModePC:$addr #2 #3
/*28075*/           OPC_EmitMergeInputChains1_0,
/*28076*/           OPC_EmitInteger, MVT::i32, 14, 
/*28079*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*28082*/           OPC_MorphNodeTo, TARGET_VAL(ARM::PICLDRB), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                    // Src: (ld:i32 addrmodepc:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_zextload>><<P:Predicate_zextloadi8>> - Complexity = 23
                    // Dst: (PICLDRB:i32 addrmodepc:i32:$addr)
/*28093*/         0, /*End of Scope*/
/*28094*/       /*Scope*/ 109, /*->28204*/
/*28095*/         OPC_CheckPredicate, 67, // Predicate_sextload
/*28097*/         OPC_Scope, 25, /*->28124*/ // 3 children in Scope
/*28099*/           OPC_CheckPredicate, 68, // Predicate_sextloadi16
/*28101*/           OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*28103*/           OPC_CheckComplexPat, /*CP*/12, /*#*/1, // SelectAddrModePC:$addr #2 #3
/*28106*/           OPC_EmitMergeInputChains1_0,
/*28107*/           OPC_EmitInteger, MVT::i32, 14, 
/*28110*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*28113*/           OPC_MorphNodeTo, TARGET_VAL(ARM::PICLDRSH), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                    // Src: (ld:i32 addrmodepc:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_sextload>><<P:Predicate_sextloadi16>> - Complexity = 23
                    // Dst: (PICLDRSH:i32 addrmodepc:i32:$addr)
/*28124*/         /*Scope*/ 52, /*->28177*/
/*28125*/           OPC_CheckPredicate, 69, // Predicate_sextloadi8
/*28127*/           OPC_Scope, 23, /*->28152*/ // 2 children in Scope
/*28129*/             OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*28131*/             OPC_CheckComplexPat, /*CP*/12, /*#*/1, // SelectAddrModePC:$addr #2 #3
/*28134*/             OPC_EmitMergeInputChains1_0,
/*28135*/             OPC_EmitInteger, MVT::i32, 14, 
/*28138*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*28141*/             OPC_MorphNodeTo, TARGET_VAL(ARM::PICLDRSB), 0|OPFL_Chain|OPFL_MemRefs,
                          1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                      // Src: (ld:i32 addrmodepc:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_sextload>><<P:Predicate_sextloadi8>> - Complexity = 23
                      // Dst: (PICLDRSB:i32 addrmodepc:i32:$addr)
/*28152*/           /*Scope*/ 23, /*->28176*/
/*28153*/             OPC_CheckPatternPredicate, 6, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*28155*/             OPC_CheckComplexPat, /*CP*/30, /*#*/1, // SelectThumbAddrModeRR:$addr #2 #3
/*28158*/             OPC_EmitMergeInputChains1_0,
/*28159*/             OPC_EmitInteger, MVT::i32, 14, 
/*28162*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*28165*/             OPC_MorphNodeTo, TARGET_VAL(ARM::tLDRSB), 0|OPFL_Chain|OPFL_MemRefs,
                          1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                      // Src: (ld:i32 t_addrmode_rr:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_sextload>><<P:Predicate_sextloadi8>> - Complexity = 23
                      // Dst: (tLDRSB:i32 t_addrmode_rr:i32:$addr)
/*28176*/           0, /*End of Scope*/
/*28177*/         /*Scope*/ 25, /*->28203*/
/*28178*/           OPC_CheckPredicate, 68, // Predicate_sextloadi16
/*28180*/           OPC_CheckPatternPredicate, 6, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*28182*/           OPC_CheckComplexPat, /*CP*/30, /*#*/1, // SelectThumbAddrModeRR:$addr #2 #3
/*28185*/           OPC_EmitMergeInputChains1_0,
/*28186*/           OPC_EmitInteger, MVT::i32, 14, 
/*28189*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*28192*/           OPC_MorphNodeTo, TARGET_VAL(ARM::tLDRSH), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                    // Src: (ld:i32 t_addrmode_rr:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_sextload>><<P:Predicate_sextloadi16>> - Complexity = 23
                    // Dst: (tLDRSH:i32 t_addrmode_rr:i32:$addr)
/*28203*/         0, /*End of Scope*/
/*28204*/       0, /*End of Scope*/
/*28205*/     /*Scope*/ 30, /*->28236*/
/*28206*/       OPC_MoveChild, 1,
/*28208*/       OPC_CheckOpcode, TARGET_VAL(ARMISD::WrapperPIC),
/*28211*/       OPC_RecordChild0, // #1 = $addr
/*28212*/       OPC_MoveChild, 0,
/*28214*/       OPC_CheckOpcode, TARGET_VAL(ISD::TargetGlobalAddress),
/*28217*/       OPC_MoveParent,
/*28218*/       OPC_MoveParent,
/*28219*/       OPC_CheckPredicate, 32, // Predicate_unindexedload
/*28221*/       OPC_CheckPredicate, 60, // Predicate_load
/*28223*/       OPC_CheckType, MVT::i32,
/*28225*/       OPC_CheckPatternPredicate, 32, // (!Subtarget->isThumb()) && (Subtarget->useMovt(*MF))
/*28227*/       OPC_EmitMergeInputChains1_0,
/*28228*/       OPC_MorphNodeTo, TARGET_VAL(ARM::MOV_ga_pcrel_ldr), 0|OPFL_Chain|OPFL_MemRefs,
                    1/*#VTs*/, MVT::i32, 1/*#Ops*/, 1, 
                // Src: (ld:i32 (ARMWrapperPIC:iPTR (tglobaladdr:iPTR):$addr))<<P:Predicate_unindexedload>><<P:Predicate_load>> - Complexity = 20
                // Dst: (MOV_ga_pcrel_ldr:i32 (tglobaladdr:i32):$addr)
/*28236*/     /*Scope*/ 37|128,16/*2085*/, /*->30323*/
/*28238*/       OPC_RecordChild1, // #1 = $shift
/*28239*/       OPC_CheckChild1Type, MVT::i32,
/*28241*/       OPC_CheckPredicate, 32, // Predicate_unindexedload
/*28243*/       OPC_CheckType, MVT::i32,
/*28245*/       OPC_Scope, 26, /*->28273*/ // 24 children in Scope
/*28247*/         OPC_CheckPredicate, 60, // Predicate_load
/*28249*/         OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*28251*/         OPC_CheckComplexPat, /*CP*/16, /*#*/1, // SelectLdStSOReg:$shift #2 #3 #4
/*28254*/         OPC_EmitMergeInputChains1_0,
/*28255*/         OPC_EmitInteger, MVT::i32, 14, 
/*28258*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*28261*/         OPC_MorphNodeTo, TARGET_VAL(ARM::LDRrs), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 3, 4, 5, 6, 
                  // Src: (ld:i32 ldst_so_reg:i32:$shift)<<P:Predicate_unindexedload>><<P:Predicate_load>> - Complexity = 16
                  // Dst: (LDRrs:i32 ldst_so_reg:i32:$shift)
/*28273*/       /*Scope*/ 58, /*->28332*/
/*28274*/         OPC_CheckPredicate, 64, // Predicate_zextload
/*28276*/         OPC_Scope, 26, /*->28304*/ // 2 children in Scope
/*28278*/           OPC_CheckPredicate, 66, // Predicate_zextloadi8
/*28280*/           OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*28282*/           OPC_CheckComplexPat, /*CP*/16, /*#*/1, // SelectLdStSOReg:$shift #2 #3 #4
/*28285*/           OPC_EmitMergeInputChains1_0,
/*28286*/           OPC_EmitInteger, MVT::i32, 14, 
/*28289*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*28292*/           OPC_MorphNodeTo, TARGET_VAL(ARM::LDRBrs), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 3, 4, 5, 6, 
                    // Src: (ld:i32 ldst_so_reg:i32:$shift)<<P:Predicate_unindexedload>><<P:Predicate_zextload>><<P:Predicate_zextloadi8>> - Complexity = 16
                    // Dst: (LDRBrs:i32 ldst_so_reg:i32:$shift)
/*28304*/         /*Scope*/ 26, /*->28331*/
/*28305*/           OPC_CheckPredicate, 65, // Predicate_zextloadi16
/*28307*/           OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*28309*/           OPC_CheckComplexPat, /*CP*/6, /*#*/1, // SelectAddrMode3:$addr #2 #3 #4
/*28312*/           OPC_EmitMergeInputChains1_0,
/*28313*/           OPC_EmitInteger, MVT::i32, 14, 
/*28316*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*28319*/           OPC_MorphNodeTo, TARGET_VAL(ARM::LDRH), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 3, 4, 5, 6, 
                    // Src: (ld:i32 addrmode3:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_zextload>><<P:Predicate_zextloadi16>> - Complexity = 16
                    // Dst: (LDRH:i32 addrmode3:i32:$addr)
/*28331*/         0, /*End of Scope*/
/*28332*/       /*Scope*/ 58, /*->28391*/
/*28333*/         OPC_CheckPredicate, 67, // Predicate_sextload
/*28335*/         OPC_Scope, 26, /*->28363*/ // 2 children in Scope
/*28337*/           OPC_CheckPredicate, 68, // Predicate_sextloadi16
/*28339*/           OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*28341*/           OPC_CheckComplexPat, /*CP*/6, /*#*/1, // SelectAddrMode3:$addr #2 #3 #4
/*28344*/           OPC_EmitMergeInputChains1_0,
/*28345*/           OPC_EmitInteger, MVT::i32, 14, 
/*28348*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*28351*/           OPC_MorphNodeTo, TARGET_VAL(ARM::LDRSH), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 3, 4, 5, 6, 
                    // Src: (ld:i32 addrmode3:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_sextload>><<P:Predicate_sextloadi16>> - Complexity = 16
                    // Dst: (LDRSH:i32 addrmode3:i32:$addr)
/*28363*/         /*Scope*/ 26, /*->28390*/
/*28364*/           OPC_CheckPredicate, 69, // Predicate_sextloadi8
/*28366*/           OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*28368*/           OPC_CheckComplexPat, /*CP*/6, /*#*/1, // SelectAddrMode3:$addr #2 #3 #4
/*28371*/           OPC_EmitMergeInputChains1_0,
/*28372*/           OPC_EmitInteger, MVT::i32, 14, 
/*28375*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*28378*/           OPC_MorphNodeTo, TARGET_VAL(ARM::LDRSB), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 3, 4, 5, 6, 
                    // Src: (ld:i32 addrmode3:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_sextload>><<P:Predicate_sextloadi8>> - Complexity = 16
                    // Dst: (LDRSB:i32 addrmode3:i32:$addr)
/*28390*/         0, /*End of Scope*/
/*28391*/       /*Scope*/ 28, /*->28420*/
/*28392*/         OPC_CheckPredicate, 64, // Predicate_zextload
/*28394*/         OPC_CheckPredicate, 70, // Predicate_zextloadi1
/*28396*/         OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*28398*/         OPC_CheckComplexPat, /*CP*/16, /*#*/1, // SelectLdStSOReg:$addr #2 #3 #4
/*28401*/         OPC_EmitMergeInputChains1_0,
/*28402*/         OPC_EmitInteger, MVT::i32, 14, 
/*28405*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*28408*/         OPC_MorphNodeTo, TARGET_VAL(ARM::LDRBrs), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 3, 4, 5, 6, 
                  // Src: (ld:i32 ldst_so_reg:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_zextload>><<P:Predicate_zextloadi1>> - Complexity = 16
                  // Dst: (LDRBrs:i32 ldst_so_reg:i32:$addr)
/*28420*/       /*Scope*/ 85, /*->28506*/
/*28421*/         OPC_CheckPredicate, 33, // Predicate_extload
/*28423*/         OPC_Scope, 26, /*->28451*/ // 3 children in Scope
/*28425*/           OPC_CheckPredicate, 71, // Predicate_extloadi1
/*28427*/           OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*28429*/           OPC_CheckComplexPat, /*CP*/16, /*#*/1, // SelectLdStSOReg:$addr #2 #3 #4
/*28432*/           OPC_EmitMergeInputChains1_0,
/*28433*/           OPC_EmitInteger, MVT::i32, 14, 
/*28436*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*28439*/           OPC_MorphNodeTo, TARGET_VAL(ARM::LDRBrs), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 3, 4, 5, 6, 
                    // Src: (ld:i32 ldst_so_reg:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_extload>><<P:Predicate_extloadi1>> - Complexity = 16
                    // Dst: (LDRBrs:i32 ldst_so_reg:i32:$addr)
/*28451*/         /*Scope*/ 26, /*->28478*/
/*28452*/           OPC_CheckPredicate, 72, // Predicate_extloadi8
/*28454*/           OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*28456*/           OPC_CheckComplexPat, /*CP*/16, /*#*/1, // SelectLdStSOReg:$addr #2 #3 #4
/*28459*/           OPC_EmitMergeInputChains1_0,
/*28460*/           OPC_EmitInteger, MVT::i32, 14, 
/*28463*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*28466*/           OPC_MorphNodeTo, TARGET_VAL(ARM::LDRBrs), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 3, 4, 5, 6, 
                    // Src: (ld:i32 ldst_so_reg:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_extload>><<P:Predicate_extloadi8>> - Complexity = 16
                    // Dst: (LDRBrs:i32 ldst_so_reg:i32:$addr)
/*28478*/         /*Scope*/ 26, /*->28505*/
/*28479*/           OPC_CheckPredicate, 34, // Predicate_extloadi16
/*28481*/           OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*28483*/           OPC_CheckComplexPat, /*CP*/6, /*#*/1, // SelectAddrMode3:$addr #2 #3 #4
/*28486*/           OPC_EmitMergeInputChains1_0,
/*28487*/           OPC_EmitInteger, MVT::i32, 14, 
/*28490*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*28493*/           OPC_MorphNodeTo, TARGET_VAL(ARM::LDRH), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 3, 4, 5, 6, 
                    // Src: (ld:i32 addrmode3:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_extload>><<P:Predicate_extloadi16>> - Complexity = 16
                    // Dst: (LDRH:i32 addrmode3:i32:$addr)
/*28505*/         0, /*End of Scope*/
/*28506*/       /*Scope*/ 26, /*->28533*/
/*28507*/         OPC_CheckPredicate, 60, // Predicate_load
/*28509*/         OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*28511*/         OPC_CheckComplexPat, /*CP*/17, /*#*/1, // SelectT2AddrModeSoReg:$addr #2 #3 #4
/*28514*/         OPC_EmitMergeInputChains1_0,
/*28515*/         OPC_EmitInteger, MVT::i32, 14, 
/*28518*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*28521*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2LDRs), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 3, 4, 5, 6, 
                  // Src: (ld:i32 t2addrmode_so_reg:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_load>> - Complexity = 16
                  // Dst: (t2LDRs:i32 t2addrmode_so_reg:i32:$addr)
/*28533*/       /*Scope*/ 58, /*->28592*/
/*28534*/         OPC_CheckPredicate, 64, // Predicate_zextload
/*28536*/         OPC_Scope, 26, /*->28564*/ // 2 children in Scope
/*28538*/           OPC_CheckPredicate, 65, // Predicate_zextloadi16
/*28540*/           OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*28542*/           OPC_CheckComplexPat, /*CP*/17, /*#*/1, // SelectT2AddrModeSoReg:$addr #2 #3 #4
/*28545*/           OPC_EmitMergeInputChains1_0,
/*28546*/           OPC_EmitInteger, MVT::i32, 14, 
/*28549*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*28552*/           OPC_MorphNodeTo, TARGET_VAL(ARM::t2LDRHs), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 3, 4, 5, 6, 
                    // Src: (ld:i32 t2addrmode_so_reg:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_zextload>><<P:Predicate_zextloadi16>> - Complexity = 16
                    // Dst: (t2LDRHs:i32 t2addrmode_so_reg:i32:$addr)
/*28564*/         /*Scope*/ 26, /*->28591*/
/*28565*/           OPC_CheckPredicate, 66, // Predicate_zextloadi8
/*28567*/           OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*28569*/           OPC_CheckComplexPat, /*CP*/17, /*#*/1, // SelectT2AddrModeSoReg:$addr #2 #3 #4
/*28572*/           OPC_EmitMergeInputChains1_0,
/*28573*/           OPC_EmitInteger, MVT::i32, 14, 
/*28576*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*28579*/           OPC_MorphNodeTo, TARGET_VAL(ARM::t2LDRBs), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 3, 4, 5, 6, 
                    // Src: (ld:i32 t2addrmode_so_reg:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_zextload>><<P:Predicate_zextloadi8>> - Complexity = 16
                    // Dst: (t2LDRBs:i32 t2addrmode_so_reg:i32:$addr)
/*28591*/         0, /*End of Scope*/
/*28592*/       /*Scope*/ 58, /*->28651*/
/*28593*/         OPC_CheckPredicate, 67, // Predicate_sextload
/*28595*/         OPC_Scope, 26, /*->28623*/ // 2 children in Scope
/*28597*/           OPC_CheckPredicate, 68, // Predicate_sextloadi16
/*28599*/           OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*28601*/           OPC_CheckComplexPat, /*CP*/17, /*#*/1, // SelectT2AddrModeSoReg:$addr #2 #3 #4
/*28604*/           OPC_EmitMergeInputChains1_0,
/*28605*/           OPC_EmitInteger, MVT::i32, 14, 
/*28608*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*28611*/           OPC_MorphNodeTo, TARGET_VAL(ARM::t2LDRSHs), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 3, 4, 5, 6, 
                    // Src: (ld:i32 t2addrmode_so_reg:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_sextload>><<P:Predicate_sextloadi16>> - Complexity = 16
                    // Dst: (t2LDRSHs:i32 t2addrmode_so_reg:i32:$addr)
/*28623*/         /*Scope*/ 26, /*->28650*/
/*28624*/           OPC_CheckPredicate, 69, // Predicate_sextloadi8
/*28626*/           OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*28628*/           OPC_CheckComplexPat, /*CP*/17, /*#*/1, // SelectT2AddrModeSoReg:$addr #2 #3 #4
/*28631*/           OPC_EmitMergeInputChains1_0,
/*28632*/           OPC_EmitInteger, MVT::i32, 14, 
/*28635*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*28638*/           OPC_MorphNodeTo, TARGET_VAL(ARM::t2LDRSBs), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 3, 4, 5, 6, 
                    // Src: (ld:i32 t2addrmode_so_reg:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_sextload>><<P:Predicate_sextloadi8>> - Complexity = 16
                    // Dst: (t2LDRSBs:i32 t2addrmode_so_reg:i32:$addr)
/*28650*/         0, /*End of Scope*/
/*28651*/       /*Scope*/ 28, /*->28680*/
/*28652*/         OPC_CheckPredicate, 64, // Predicate_zextload
/*28654*/         OPC_CheckPredicate, 70, // Predicate_zextloadi1
/*28656*/         OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*28658*/         OPC_CheckComplexPat, /*CP*/17, /*#*/1, // SelectT2AddrModeSoReg:$addr #2 #3 #4
/*28661*/         OPC_EmitMergeInputChains1_0,
/*28662*/         OPC_EmitInteger, MVT::i32, 14, 
/*28665*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*28668*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2LDRBs), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 3, 4, 5, 6, 
                  // Src: (ld:i32 t2addrmode_so_reg:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_zextload>><<P:Predicate_zextloadi1>> - Complexity = 16
                  // Dst: (t2LDRBs:i32 t2addrmode_so_reg:i32:$addr)
/*28680*/       /*Scope*/ 85, /*->28766*/
/*28681*/         OPC_CheckPredicate, 33, // Predicate_extload
/*28683*/         OPC_Scope, 26, /*->28711*/ // 3 children in Scope
/*28685*/           OPC_CheckPredicate, 71, // Predicate_extloadi1
/*28687*/           OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*28689*/           OPC_CheckComplexPat, /*CP*/17, /*#*/1, // SelectT2AddrModeSoReg:$addr #2 #3 #4
/*28692*/           OPC_EmitMergeInputChains1_0,
/*28693*/           OPC_EmitInteger, MVT::i32, 14, 
/*28696*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*28699*/           OPC_MorphNodeTo, TARGET_VAL(ARM::t2LDRBs), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 3, 4, 5, 6, 
                    // Src: (ld:i32 t2addrmode_so_reg:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_extload>><<P:Predicate_extloadi1>> - Complexity = 16
                    // Dst: (t2LDRBs:i32 t2addrmode_so_reg:i32:$addr)
/*28711*/         /*Scope*/ 26, /*->28738*/
/*28712*/           OPC_CheckPredicate, 72, // Predicate_extloadi8
/*28714*/           OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*28716*/           OPC_CheckComplexPat, /*CP*/17, /*#*/1, // SelectT2AddrModeSoReg:$addr #2 #3 #4
/*28719*/           OPC_EmitMergeInputChains1_0,
/*28720*/           OPC_EmitInteger, MVT::i32, 14, 
/*28723*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*28726*/           OPC_MorphNodeTo, TARGET_VAL(ARM::t2LDRBs), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 3, 4, 5, 6, 
                    // Src: (ld:i32 t2addrmode_so_reg:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_extload>><<P:Predicate_extloadi8>> - Complexity = 16
                    // Dst: (t2LDRBs:i32 t2addrmode_so_reg:i32:$addr)
/*28738*/         /*Scope*/ 26, /*->28765*/
/*28739*/           OPC_CheckPredicate, 34, // Predicate_extloadi16
/*28741*/           OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*28743*/           OPC_CheckComplexPat, /*CP*/17, /*#*/1, // SelectT2AddrModeSoReg:$addr #2 #3 #4
/*28746*/           OPC_EmitMergeInputChains1_0,
/*28747*/           OPC_EmitInteger, MVT::i32, 14, 
/*28750*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*28753*/           OPC_MorphNodeTo, TARGET_VAL(ARM::t2LDRHs), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 3, 4, 5, 6, 
                    // Src: (ld:i32 t2addrmode_so_reg:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_extload>><<P:Predicate_extloadi16>> - Complexity = 16
                    // Dst: (t2LDRHs:i32 t2addrmode_so_reg:i32:$addr)
/*28765*/         0, /*End of Scope*/
/*28766*/       /*Scope*/ 25, /*->28792*/
/*28767*/         OPC_CheckPredicate, 60, // Predicate_load
/*28769*/         OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*28771*/         OPC_CheckComplexPat, /*CP*/19, /*#*/1, // SelectAddrModeImm12:$addr #2 #3
/*28774*/         OPC_EmitMergeInputChains1_0,
/*28775*/         OPC_EmitInteger, MVT::i32, 14, 
/*28778*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*28781*/         OPC_MorphNodeTo, TARGET_VAL(ARM::LDRi12), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                  // Src: (ld:i32 addrmode_imm12:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_load>> - Complexity = 13
                  // Dst: (LDRi12:i32 addrmode_imm12:i32:$addr)
/*28792*/       /*Scope*/ 56, /*->28849*/
/*28793*/         OPC_CheckPredicate, 64, // Predicate_zextload
/*28795*/         OPC_Scope, 25, /*->28822*/ // 2 children in Scope
/*28797*/           OPC_CheckPredicate, 66, // Predicate_zextloadi8
/*28799*/           OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*28801*/           OPC_CheckComplexPat, /*CP*/19, /*#*/1, // SelectAddrModeImm12:$addr #2 #3
/*28804*/           OPC_EmitMergeInputChains1_0,
/*28805*/           OPC_EmitInteger, MVT::i32, 14, 
/*28808*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*28811*/           OPC_MorphNodeTo, TARGET_VAL(ARM::LDRBi12), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                    // Src: (ld:i32 addrmode_imm12:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_zextload>><<P:Predicate_zextloadi8>> - Complexity = 13
                    // Dst: (LDRBi12:i32 addrmode_imm12:i32:$addr)
/*28822*/         /*Scope*/ 25, /*->28848*/
/*28823*/           OPC_CheckPredicate, 70, // Predicate_zextloadi1
/*28825*/           OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*28827*/           OPC_CheckComplexPat, /*CP*/19, /*#*/1, // SelectAddrModeImm12:$addr #2 #3
/*28830*/           OPC_EmitMergeInputChains1_0,
/*28831*/           OPC_EmitInteger, MVT::i32, 14, 
/*28834*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*28837*/           OPC_MorphNodeTo, TARGET_VAL(ARM::LDRBi12), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                    // Src: (ld:i32 addrmode_imm12:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_zextload>><<P:Predicate_zextloadi1>> - Complexity = 13
                    // Dst: (LDRBi12:i32 addrmode_imm12:i32:$addr)
/*28848*/         0, /*End of Scope*/
/*28849*/       /*Scope*/ 107, /*->28957*/
/*28850*/         OPC_CheckPredicate, 33, // Predicate_extload
/*28852*/         OPC_Scope, 25, /*->28879*/ // 3 children in Scope
/*28854*/           OPC_CheckPredicate, 71, // Predicate_extloadi1
/*28856*/           OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*28858*/           OPC_CheckComplexPat, /*CP*/19, /*#*/1, // SelectAddrModeImm12:$addr #2 #3
/*28861*/           OPC_EmitMergeInputChains1_0,
/*28862*/           OPC_EmitInteger, MVT::i32, 14, 
/*28865*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*28868*/           OPC_MorphNodeTo, TARGET_VAL(ARM::LDRBi12), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                    // Src: (ld:i32 addrmode_imm12:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_extload>><<P:Predicate_extloadi1>> - Complexity = 13
                    // Dst: (LDRBi12:i32 addrmode_imm12:i32:$addr)
/*28879*/         /*Scope*/ 50, /*->28930*/
/*28880*/           OPC_CheckPredicate, 72, // Predicate_extloadi8
/*28882*/           OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*28884*/           OPC_Scope, 21, /*->28907*/ // 2 children in Scope
/*28886*/             OPC_CheckComplexPat, /*CP*/19, /*#*/1, // SelectAddrModeImm12:$addr #2 #3
/*28889*/             OPC_EmitMergeInputChains1_0,
/*28890*/             OPC_EmitInteger, MVT::i32, 14, 
/*28893*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*28896*/             OPC_MorphNodeTo, TARGET_VAL(ARM::LDRBi12), 0|OPFL_Chain|OPFL_MemRefs,
                          1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                      // Src: (ld:i32 addrmode_imm12:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_extload>><<P:Predicate_extloadi8>> - Complexity = 13
                      // Dst: (LDRBi12:i32 addrmode_imm12:i32:$addr)
/*28907*/           /*Scope*/ 21, /*->28929*/
/*28908*/             OPC_CheckComplexPat, /*CP*/12, /*#*/1, // SelectAddrModePC:$addr #2 #3
/*28911*/             OPC_EmitMergeInputChains1_0,
/*28912*/             OPC_EmitInteger, MVT::i32, 14, 
/*28915*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*28918*/             OPC_MorphNodeTo, TARGET_VAL(ARM::PICLDRB), 0|OPFL_Chain|OPFL_MemRefs,
                          1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                      // Src: (ld:i32 addrmodepc:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_extload>><<P:Predicate_extloadi8>> - Complexity = 13
                      // Dst: (PICLDRB:i32 addrmodepc:i32:$addr)
/*28929*/           0, /*End of Scope*/
/*28930*/         /*Scope*/ 25, /*->28956*/
/*28931*/           OPC_CheckPredicate, 34, // Predicate_extloadi16
/*28933*/           OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*28935*/           OPC_CheckComplexPat, /*CP*/12, /*#*/1, // SelectAddrModePC:$addr #2 #3
/*28938*/           OPC_EmitMergeInputChains1_0,
/*28939*/           OPC_EmitInteger, MVT::i32, 14, 
/*28942*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*28945*/           OPC_MorphNodeTo, TARGET_VAL(ARM::PICLDRH), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                    // Src: (ld:i32 addrmodepc:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_extload>><<P:Predicate_extloadi16>> - Complexity = 13
                    // Dst: (PICLDRH:i32 addrmodepc:i32:$addr)
/*28956*/         0, /*End of Scope*/
/*28957*/       /*Scope*/ 50, /*->29008*/
/*28958*/         OPC_CheckPredicate, 60, // Predicate_load
/*28960*/         OPC_CheckPatternPredicate, 6, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*28962*/         OPC_Scope, 21, /*->28985*/ // 2 children in Scope
/*28964*/           OPC_CheckComplexPat, /*CP*/20, /*#*/1, // SelectThumbAddrModeRI5S4:$addr #2 #3
/*28967*/           OPC_EmitMergeInputChains1_0,
/*28968*/           OPC_EmitInteger, MVT::i32, 14, 
/*28971*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*28974*/           OPC_MorphNodeTo, TARGET_VAL(ARM::tLDRr), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                    // Src: (ld:i32 t_addrmode_rrs4:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_load>> - Complexity = 13
                    // Dst: (tLDRr:i32 t_addrmode_rrs4:i32:$addr)
/*28985*/         /*Scope*/ 21, /*->29007*/
/*28986*/           OPC_CheckComplexPat, /*CP*/21, /*#*/1, // SelectThumbAddrModeImm5S4:$addr #2 #3
/*28989*/           OPC_EmitMergeInputChains1_0,
/*28990*/           OPC_EmitInteger, MVT::i32, 14, 
/*28993*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*28996*/           OPC_MorphNodeTo, TARGET_VAL(ARM::tLDRi), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                    // Src: (ld:i32 t_addrmode_is4:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_load>> - Complexity = 13
                    // Dst: (tLDRi:i32 t_addrmode_is4:i32:$addr)
/*29007*/         0, /*End of Scope*/
/*29008*/       /*Scope*/ 106, /*->29115*/
/*29009*/         OPC_CheckPredicate, 64, // Predicate_zextload
/*29011*/         OPC_Scope, 50, /*->29063*/ // 2 children in Scope
/*29013*/           OPC_CheckPredicate, 66, // Predicate_zextloadi8
/*29015*/           OPC_CheckPatternPredicate, 6, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*29017*/           OPC_Scope, 21, /*->29040*/ // 2 children in Scope
/*29019*/             OPC_CheckComplexPat, /*CP*/22, /*#*/1, // SelectThumbAddrModeRI5S1:$addr #2 #3
/*29022*/             OPC_EmitMergeInputChains1_0,
/*29023*/             OPC_EmitInteger, MVT::i32, 14, 
/*29026*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*29029*/             OPC_MorphNodeTo, TARGET_VAL(ARM::tLDRBr), 0|OPFL_Chain|OPFL_MemRefs,
                          1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                      // Src: (ld:i32 t_addrmode_rrs1:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_zextload>><<P:Predicate_zextloadi8>> - Complexity = 13
                      // Dst: (tLDRBr:i32 t_addrmode_rrs1:i32:$addr)
/*29040*/           /*Scope*/ 21, /*->29062*/
/*29041*/             OPC_CheckComplexPat, /*CP*/23, /*#*/1, // SelectThumbAddrModeImm5S1:$addr #2 #3
/*29044*/             OPC_EmitMergeInputChains1_0,
/*29045*/             OPC_EmitInteger, MVT::i32, 14, 
/*29048*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*29051*/             OPC_MorphNodeTo, TARGET_VAL(ARM::tLDRBi), 0|OPFL_Chain|OPFL_MemRefs,
                          1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                      // Src: (ld:i32 t_addrmode_is1:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_zextload>><<P:Predicate_zextloadi8>> - Complexity = 13
                      // Dst: (tLDRBi:i32 t_addrmode_is1:i32:$addr)
/*29062*/           0, /*End of Scope*/
/*29063*/         /*Scope*/ 50, /*->29114*/
/*29064*/           OPC_CheckPredicate, 65, // Predicate_zextloadi16
/*29066*/           OPC_CheckPatternPredicate, 6, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*29068*/           OPC_Scope, 21, /*->29091*/ // 2 children in Scope
/*29070*/             OPC_CheckComplexPat, /*CP*/7, /*#*/1, // SelectThumbAddrModeRI5S2:$addr #2 #3
/*29073*/             OPC_EmitMergeInputChains1_0,
/*29074*/             OPC_EmitInteger, MVT::i32, 14, 
/*29077*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*29080*/             OPC_MorphNodeTo, TARGET_VAL(ARM::tLDRHr), 0|OPFL_Chain|OPFL_MemRefs,
                          1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                      // Src: (ld:i32 t_addrmode_rrs2:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_zextload>><<P:Predicate_zextloadi16>> - Complexity = 13
                      // Dst: (tLDRHr:i32 t_addrmode_rrs2:i32:$addr)
/*29091*/           /*Scope*/ 21, /*->29113*/
/*29092*/             OPC_CheckComplexPat, /*CP*/8, /*#*/1, // SelectThumbAddrModeImm5S2:$addr #2 #3
/*29095*/             OPC_EmitMergeInputChains1_0,
/*29096*/             OPC_EmitInteger, MVT::i32, 14, 
/*29099*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*29102*/             OPC_MorphNodeTo, TARGET_VAL(ARM::tLDRHi), 0|OPFL_Chain|OPFL_MemRefs,
                          1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                      // Src: (ld:i32 t_addrmode_is2:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_zextload>><<P:Predicate_zextloadi16>> - Complexity = 13
                      // Dst: (tLDRHi:i32 t_addrmode_is2:i32:$addr)
/*29113*/           0, /*End of Scope*/
/*29114*/         0, /*End of Scope*/
/*29115*/       /*Scope*/ 25, /*->29141*/
/*29116*/         OPC_CheckPredicate, 60, // Predicate_load
/*29118*/         OPC_CheckPatternPredicate, 6, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*29120*/         OPC_CheckComplexPat, /*CP*/24, /*#*/1, // SelectThumbAddrModeSP:$addr #2 #3
/*29123*/         OPC_EmitMergeInputChains1_0,
/*29124*/         OPC_EmitInteger, MVT::i32, 14, 
/*29127*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*29130*/         OPC_MorphNodeTo, TARGET_VAL(ARM::tLDRspi), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                  // Src: (ld:i32 t_addrmode_sp:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_load>> - Complexity = 13
                  // Dst: (tLDRspi:i32 t_addrmode_sp:i32:$addr)
/*29141*/       /*Scope*/ 52, /*->29194*/
/*29142*/         OPC_CheckPredicate, 64, // Predicate_zextload
/*29144*/         OPC_CheckPredicate, 70, // Predicate_zextloadi1
/*29146*/         OPC_CheckPatternPredicate, 6, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*29148*/         OPC_Scope, 21, /*->29171*/ // 2 children in Scope
/*29150*/           OPC_CheckComplexPat, /*CP*/22, /*#*/1, // SelectThumbAddrModeRI5S1:$addr #2 #3
/*29153*/           OPC_EmitMergeInputChains1_0,
/*29154*/           OPC_EmitInteger, MVT::i32, 14, 
/*29157*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*29160*/           OPC_MorphNodeTo, TARGET_VAL(ARM::tLDRBr), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                    // Src: (ld:i32 t_addrmode_rrs1:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_zextload>><<P:Predicate_zextloadi1>> - Complexity = 13
                    // Dst: (tLDRBr:i32 t_addrmode_rrs1:i32:$addr)
/*29171*/         /*Scope*/ 21, /*->29193*/
/*29172*/           OPC_CheckComplexPat, /*CP*/23, /*#*/1, // SelectThumbAddrModeImm5S1:$addr #2 #3
/*29175*/           OPC_EmitMergeInputChains1_0,
/*29176*/           OPC_EmitInteger, MVT::i32, 14, 
/*29179*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*29182*/           OPC_MorphNodeTo, TARGET_VAL(ARM::tLDRBi), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                    // Src: (ld:i32 t_addrmode_is1:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_zextload>><<P:Predicate_zextloadi1>> - Complexity = 13
                    // Dst: (tLDRBi:i32 t_addrmode_is1:i32:$addr)
/*29193*/         0, /*End of Scope*/
/*29194*/       /*Scope*/ 29|128,1/*157*/, /*->29353*/
/*29196*/         OPC_CheckPredicate, 33, // Predicate_extload
/*29198*/         OPC_Scope, 50, /*->29250*/ // 3 children in Scope
/*29200*/           OPC_CheckPredicate, 71, // Predicate_extloadi1
/*29202*/           OPC_CheckPatternPredicate, 6, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*29204*/           OPC_Scope, 21, /*->29227*/ // 2 children in Scope
/*29206*/             OPC_CheckComplexPat, /*CP*/22, /*#*/1, // SelectThumbAddrModeRI5S1:$addr #2 #3
/*29209*/             OPC_EmitMergeInputChains1_0,
/*29210*/             OPC_EmitInteger, MVT::i32, 14, 
/*29213*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*29216*/             OPC_MorphNodeTo, TARGET_VAL(ARM::tLDRBr), 0|OPFL_Chain|OPFL_MemRefs,
                          1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                      // Src: (ld:i32 t_addrmode_rrs1:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_extload>><<P:Predicate_extloadi1>> - Complexity = 13
                      // Dst: (tLDRBr:i32 t_addrmode_rrs1:i32:$addr)
/*29227*/           /*Scope*/ 21, /*->29249*/
/*29228*/             OPC_CheckComplexPat, /*CP*/23, /*#*/1, // SelectThumbAddrModeImm5S1:$addr #2 #3
/*29231*/             OPC_EmitMergeInputChains1_0,
/*29232*/             OPC_EmitInteger, MVT::i32, 14, 
/*29235*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*29238*/             OPC_MorphNodeTo, TARGET_VAL(ARM::tLDRBi), 0|OPFL_Chain|OPFL_MemRefs,
                          1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                      // Src: (ld:i32 t_addrmode_is1:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_extload>><<P:Predicate_extloadi1>> - Complexity = 13
                      // Dst: (tLDRBi:i32 t_addrmode_is1:i32:$addr)
/*29249*/           0, /*End of Scope*/
/*29250*/         /*Scope*/ 50, /*->29301*/
/*29251*/           OPC_CheckPredicate, 72, // Predicate_extloadi8
/*29253*/           OPC_CheckPatternPredicate, 6, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*29255*/           OPC_Scope, 21, /*->29278*/ // 2 children in Scope
/*29257*/             OPC_CheckComplexPat, /*CP*/22, /*#*/1, // SelectThumbAddrModeRI5S1:$addr #2 #3
/*29260*/             OPC_EmitMergeInputChains1_0,
/*29261*/             OPC_EmitInteger, MVT::i32, 14, 
/*29264*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*29267*/             OPC_MorphNodeTo, TARGET_VAL(ARM::tLDRBr), 0|OPFL_Chain|OPFL_MemRefs,
                          1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                      // Src: (ld:i32 t_addrmode_rrs1:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_extload>><<P:Predicate_extloadi8>> - Complexity = 13
                      // Dst: (tLDRBr:i32 t_addrmode_rrs1:i32:$addr)
/*29278*/           /*Scope*/ 21, /*->29300*/
/*29279*/             OPC_CheckComplexPat, /*CP*/23, /*#*/1, // SelectThumbAddrModeImm5S1:$addr #2 #3
/*29282*/             OPC_EmitMergeInputChains1_0,
/*29283*/             OPC_EmitInteger, MVT::i32, 14, 
/*29286*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*29289*/             OPC_MorphNodeTo, TARGET_VAL(ARM::tLDRBi), 0|OPFL_Chain|OPFL_MemRefs,
                          1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                      // Src: (ld:i32 t_addrmode_is1:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_extload>><<P:Predicate_extloadi8>> - Complexity = 13
                      // Dst: (tLDRBi:i32 t_addrmode_is1:i32:$addr)
/*29300*/           0, /*End of Scope*/
/*29301*/         /*Scope*/ 50, /*->29352*/
/*29302*/           OPC_CheckPredicate, 34, // Predicate_extloadi16
/*29304*/           OPC_CheckPatternPredicate, 6, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*29306*/           OPC_Scope, 21, /*->29329*/ // 2 children in Scope
/*29308*/             OPC_CheckComplexPat, /*CP*/7, /*#*/1, // SelectThumbAddrModeRI5S2:$addr #2 #3
/*29311*/             OPC_EmitMergeInputChains1_0,
/*29312*/             OPC_EmitInteger, MVT::i32, 14, 
/*29315*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*29318*/             OPC_MorphNodeTo, TARGET_VAL(ARM::tLDRHr), 0|OPFL_Chain|OPFL_MemRefs,
                          1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                      // Src: (ld:i32 t_addrmode_rrs2:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_extload>><<P:Predicate_extloadi16>> - Complexity = 13
                      // Dst: (tLDRHr:i32 t_addrmode_rrs2:i32:$addr)
/*29329*/           /*Scope*/ 21, /*->29351*/
/*29330*/             OPC_CheckComplexPat, /*CP*/8, /*#*/1, // SelectThumbAddrModeImm5S2:$addr #2 #3
/*29333*/             OPC_EmitMergeInputChains1_0,
/*29334*/             OPC_EmitInteger, MVT::i32, 14, 
/*29337*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*29340*/             OPC_MorphNodeTo, TARGET_VAL(ARM::tLDRHi), 0|OPFL_Chain|OPFL_MemRefs,
                          1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                      // Src: (ld:i32 t_addrmode_is2:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_extload>><<P:Predicate_extloadi16>> - Complexity = 13
                      // Dst: (tLDRHi:i32 t_addrmode_is2:i32:$addr)
/*29351*/           0, /*End of Scope*/
/*29352*/         0, /*End of Scope*/
/*29353*/       /*Scope*/ 50, /*->29404*/
/*29354*/         OPC_CheckPredicate, 60, // Predicate_load
/*29356*/         OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*29358*/         OPC_Scope, 21, /*->29381*/ // 2 children in Scope
/*29360*/           OPC_CheckComplexPat, /*CP*/25, /*#*/1, // SelectT2AddrModeImm12:$addr #2 #3
/*29363*/           OPC_EmitMergeInputChains1_0,
/*29364*/           OPC_EmitInteger, MVT::i32, 14, 
/*29367*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*29370*/           OPC_MorphNodeTo, TARGET_VAL(ARM::t2LDRi12), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                    // Src: (ld:i32 t2addrmode_imm12:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_load>> - Complexity = 13
                    // Dst: (t2LDRi12:i32 t2addrmode_imm12:i32:$addr)
/*29381*/         /*Scope*/ 21, /*->29403*/
/*29382*/           OPC_CheckComplexPat, /*CP*/26, /*#*/1, // SelectT2AddrModeImm8:$addr #2 #3
/*29385*/           OPC_EmitMergeInputChains1_0,
/*29386*/           OPC_EmitInteger, MVT::i32, 14, 
/*29389*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*29392*/           OPC_MorphNodeTo, TARGET_VAL(ARM::t2LDRi8), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                    // Src: (ld:i32 t2addrmode_negimm8:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_load>> - Complexity = 13
                    // Dst: (t2LDRi8:i32 t2addrmode_negimm8:i32:$addr)
/*29403*/         0, /*End of Scope*/
/*29404*/       /*Scope*/ 106, /*->29511*/
/*29405*/         OPC_CheckPredicate, 64, // Predicate_zextload
/*29407*/         OPC_Scope, 50, /*->29459*/ // 2 children in Scope
/*29409*/           OPC_CheckPredicate, 65, // Predicate_zextloadi16
/*29411*/           OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*29413*/           OPC_Scope, 21, /*->29436*/ // 2 children in Scope
/*29415*/             OPC_CheckComplexPat, /*CP*/25, /*#*/1, // SelectT2AddrModeImm12:$addr #2 #3
/*29418*/             OPC_EmitMergeInputChains1_0,
/*29419*/             OPC_EmitInteger, MVT::i32, 14, 
/*29422*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*29425*/             OPC_MorphNodeTo, TARGET_VAL(ARM::t2LDRHi12), 0|OPFL_Chain|OPFL_MemRefs,
                          1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                      // Src: (ld:i32 t2addrmode_imm12:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_zextload>><<P:Predicate_zextloadi16>> - Complexity = 13
                      // Dst: (t2LDRHi12:i32 t2addrmode_imm12:i32:$addr)
/*29436*/           /*Scope*/ 21, /*->29458*/
/*29437*/             OPC_CheckComplexPat, /*CP*/26, /*#*/1, // SelectT2AddrModeImm8:$addr #2 #3
/*29440*/             OPC_EmitMergeInputChains1_0,
/*29441*/             OPC_EmitInteger, MVT::i32, 14, 
/*29444*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*29447*/             OPC_MorphNodeTo, TARGET_VAL(ARM::t2LDRHi8), 0|OPFL_Chain|OPFL_MemRefs,
                          1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                      // Src: (ld:i32 t2addrmode_negimm8:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_zextload>><<P:Predicate_zextloadi16>> - Complexity = 13
                      // Dst: (t2LDRHi8:i32 t2addrmode_negimm8:i32:$addr)
/*29458*/           0, /*End of Scope*/
/*29459*/         /*Scope*/ 50, /*->29510*/
/*29460*/           OPC_CheckPredicate, 66, // Predicate_zextloadi8
/*29462*/           OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*29464*/           OPC_Scope, 21, /*->29487*/ // 2 children in Scope
/*29466*/             OPC_CheckComplexPat, /*CP*/25, /*#*/1, // SelectT2AddrModeImm12:$addr #2 #3
/*29469*/             OPC_EmitMergeInputChains1_0,
/*29470*/             OPC_EmitInteger, MVT::i32, 14, 
/*29473*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*29476*/             OPC_MorphNodeTo, TARGET_VAL(ARM::t2LDRBi12), 0|OPFL_Chain|OPFL_MemRefs,
                          1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                      // Src: (ld:i32 t2addrmode_imm12:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_zextload>><<P:Predicate_zextloadi8>> - Complexity = 13
                      // Dst: (t2LDRBi12:i32 t2addrmode_imm12:i32:$addr)
/*29487*/           /*Scope*/ 21, /*->29509*/
/*29488*/             OPC_CheckComplexPat, /*CP*/26, /*#*/1, // SelectT2AddrModeImm8:$addr #2 #3
/*29491*/             OPC_EmitMergeInputChains1_0,
/*29492*/             OPC_EmitInteger, MVT::i32, 14, 
/*29495*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*29498*/             OPC_MorphNodeTo, TARGET_VAL(ARM::t2LDRBi8), 0|OPFL_Chain|OPFL_MemRefs,
                          1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                      // Src: (ld:i32 t2addrmode_negimm8:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_zextload>><<P:Predicate_zextloadi8>> - Complexity = 13
                      // Dst: (t2LDRBi8:i32 t2addrmode_negimm8:i32:$addr)
/*29509*/           0, /*End of Scope*/
/*29510*/         0, /*End of Scope*/
/*29511*/       /*Scope*/ 106, /*->29618*/
/*29512*/         OPC_CheckPredicate, 67, // Predicate_sextload
/*29514*/         OPC_Scope, 50, /*->29566*/ // 2 children in Scope
/*29516*/           OPC_CheckPredicate, 68, // Predicate_sextloadi16
/*29518*/           OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*29520*/           OPC_Scope, 21, /*->29543*/ // 2 children in Scope
/*29522*/             OPC_CheckComplexPat, /*CP*/25, /*#*/1, // SelectT2AddrModeImm12:$addr #2 #3
/*29525*/             OPC_EmitMergeInputChains1_0,
/*29526*/             OPC_EmitInteger, MVT::i32, 14, 
/*29529*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*29532*/             OPC_MorphNodeTo, TARGET_VAL(ARM::t2LDRSHi12), 0|OPFL_Chain|OPFL_MemRefs,
                          1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                      // Src: (ld:i32 t2addrmode_imm12:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_sextload>><<P:Predicate_sextloadi16>> - Complexity = 13
                      // Dst: (t2LDRSHi12:i32 t2addrmode_imm12:i32:$addr)
/*29543*/           /*Scope*/ 21, /*->29565*/
/*29544*/             OPC_CheckComplexPat, /*CP*/26, /*#*/1, // SelectT2AddrModeImm8:$addr #2 #3
/*29547*/             OPC_EmitMergeInputChains1_0,
/*29548*/             OPC_EmitInteger, MVT::i32, 14, 
/*29551*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*29554*/             OPC_MorphNodeTo, TARGET_VAL(ARM::t2LDRSHi8), 0|OPFL_Chain|OPFL_MemRefs,
                          1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                      // Src: (ld:i32 t2addrmode_negimm8:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_sextload>><<P:Predicate_sextloadi16>> - Complexity = 13
                      // Dst: (t2LDRSHi8:i32 t2addrmode_negimm8:i32:$addr)
/*29565*/           0, /*End of Scope*/
/*29566*/         /*Scope*/ 50, /*->29617*/
/*29567*/           OPC_CheckPredicate, 69, // Predicate_sextloadi8
/*29569*/           OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*29571*/           OPC_Scope, 21, /*->29594*/ // 2 children in Scope
/*29573*/             OPC_CheckComplexPat, /*CP*/25, /*#*/1, // SelectT2AddrModeImm12:$addr #2 #3
/*29576*/             OPC_EmitMergeInputChains1_0,
/*29577*/             OPC_EmitInteger, MVT::i32, 14, 
/*29580*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*29583*/             OPC_MorphNodeTo, TARGET_VAL(ARM::t2LDRSBi12), 0|OPFL_Chain|OPFL_MemRefs,
                          1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                      // Src: (ld:i32 t2addrmode_imm12:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_sextload>><<P:Predicate_sextloadi8>> - Complexity = 13
                      // Dst: (t2LDRSBi12:i32 t2addrmode_imm12:i32:$addr)
/*29594*/           /*Scope*/ 21, /*->29616*/
/*29595*/             OPC_CheckComplexPat, /*CP*/26, /*#*/1, // SelectT2AddrModeImm8:$addr #2 #3
/*29598*/             OPC_EmitMergeInputChains1_0,
/*29599*/             OPC_EmitInteger, MVT::i32, 14, 
/*29602*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*29605*/             OPC_MorphNodeTo, TARGET_VAL(ARM::t2LDRSBi8), 0|OPFL_Chain|OPFL_MemRefs,
                          1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                      // Src: (ld:i32 t2addrmode_negimm8:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_sextload>><<P:Predicate_sextloadi8>> - Complexity = 13
                      // Dst: (t2LDRSBi8:i32 t2addrmode_negimm8:i32:$addr)
/*29616*/           0, /*End of Scope*/
/*29617*/         0, /*End of Scope*/
/*29618*/       /*Scope*/ 52, /*->29671*/
/*29619*/         OPC_CheckPredicate, 64, // Predicate_zextload
/*29621*/         OPC_CheckPredicate, 70, // Predicate_zextloadi1
/*29623*/         OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*29625*/         OPC_Scope, 21, /*->29648*/ // 2 children in Scope
/*29627*/           OPC_CheckComplexPat, /*CP*/25, /*#*/1, // SelectT2AddrModeImm12:$addr #2 #3
/*29630*/           OPC_EmitMergeInputChains1_0,
/*29631*/           OPC_EmitInteger, MVT::i32, 14, 
/*29634*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*29637*/           OPC_MorphNodeTo, TARGET_VAL(ARM::t2LDRBi12), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                    // Src: (ld:i32 t2addrmode_imm12:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_zextload>><<P:Predicate_zextloadi1>> - Complexity = 13
                    // Dst: (t2LDRBi12:i32 t2addrmode_imm12:i32:$addr)
/*29648*/         /*Scope*/ 21, /*->29670*/
/*29649*/           OPC_CheckComplexPat, /*CP*/26, /*#*/1, // SelectT2AddrModeImm8:$addr #2 #3
/*29652*/           OPC_EmitMergeInputChains1_0,
/*29653*/           OPC_EmitInteger, MVT::i32, 14, 
/*29656*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*29659*/           OPC_MorphNodeTo, TARGET_VAL(ARM::t2LDRBi8), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                    // Src: (ld:i32 t2addrmode_negimm8:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_zextload>><<P:Predicate_zextloadi1>> - Complexity = 13
                    // Dst: (t2LDRBi8:i32 t2addrmode_negimm8:i32:$addr)
/*29670*/         0, /*End of Scope*/
/*29671*/       /*Scope*/ 29|128,1/*157*/, /*->29830*/
/*29673*/         OPC_CheckPredicate, 33, // Predicate_extload
/*29675*/         OPC_Scope, 50, /*->29727*/ // 3 children in Scope
/*29677*/           OPC_CheckPredicate, 71, // Predicate_extloadi1
/*29679*/           OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*29681*/           OPC_Scope, 21, /*->29704*/ // 2 children in Scope
/*29683*/             OPC_CheckComplexPat, /*CP*/25, /*#*/1, // SelectT2AddrModeImm12:$addr #2 #3
/*29686*/             OPC_EmitMergeInputChains1_0,
/*29687*/             OPC_EmitInteger, MVT::i32, 14, 
/*29690*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*29693*/             OPC_MorphNodeTo, TARGET_VAL(ARM::t2LDRBi12), 0|OPFL_Chain|OPFL_MemRefs,
                          1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                      // Src: (ld:i32 t2addrmode_imm12:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_extload>><<P:Predicate_extloadi1>> - Complexity = 13
                      // Dst: (t2LDRBi12:i32 t2addrmode_imm12:i32:$addr)
/*29704*/           /*Scope*/ 21, /*->29726*/
/*29705*/             OPC_CheckComplexPat, /*CP*/26, /*#*/1, // SelectT2AddrModeImm8:$addr #2 #3
/*29708*/             OPC_EmitMergeInputChains1_0,
/*29709*/             OPC_EmitInteger, MVT::i32, 14, 
/*29712*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*29715*/             OPC_MorphNodeTo, TARGET_VAL(ARM::t2LDRBi8), 0|OPFL_Chain|OPFL_MemRefs,
                          1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                      // Src: (ld:i32 t2addrmode_negimm8:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_extload>><<P:Predicate_extloadi1>> - Complexity = 13
                      // Dst: (t2LDRBi8:i32 t2addrmode_negimm8:i32:$addr)
/*29726*/           0, /*End of Scope*/
/*29727*/         /*Scope*/ 50, /*->29778*/
/*29728*/           OPC_CheckPredicate, 72, // Predicate_extloadi8
/*29730*/           OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*29732*/           OPC_Scope, 21, /*->29755*/ // 2 children in Scope
/*29734*/             OPC_CheckComplexPat, /*CP*/25, /*#*/1, // SelectT2AddrModeImm12:$addr #2 #3
/*29737*/             OPC_EmitMergeInputChains1_0,
/*29738*/             OPC_EmitInteger, MVT::i32, 14, 
/*29741*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*29744*/             OPC_MorphNodeTo, TARGET_VAL(ARM::t2LDRBi12), 0|OPFL_Chain|OPFL_MemRefs,
                          1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                      // Src: (ld:i32 t2addrmode_imm12:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_extload>><<P:Predicate_extloadi8>> - Complexity = 13
                      // Dst: (t2LDRBi12:i32 t2addrmode_imm12:i32:$addr)
/*29755*/           /*Scope*/ 21, /*->29777*/
/*29756*/             OPC_CheckComplexPat, /*CP*/26, /*#*/1, // SelectT2AddrModeImm8:$addr #2 #3
/*29759*/             OPC_EmitMergeInputChains1_0,
/*29760*/             OPC_EmitInteger, MVT::i32, 14, 
/*29763*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*29766*/             OPC_MorphNodeTo, TARGET_VAL(ARM::t2LDRBi8), 0|OPFL_Chain|OPFL_MemRefs,
                          1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                      // Src: (ld:i32 t2addrmode_negimm8:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_extload>><<P:Predicate_extloadi8>> - Complexity = 13
                      // Dst: (t2LDRBi8:i32 t2addrmode_negimm8:i32:$addr)
/*29777*/           0, /*End of Scope*/
/*29778*/         /*Scope*/ 50, /*->29829*/
/*29779*/           OPC_CheckPredicate, 34, // Predicate_extloadi16
/*29781*/           OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*29783*/           OPC_Scope, 21, /*->29806*/ // 2 children in Scope
/*29785*/             OPC_CheckComplexPat, /*CP*/25, /*#*/1, // SelectT2AddrModeImm12:$addr #2 #3
/*29788*/             OPC_EmitMergeInputChains1_0,
/*29789*/             OPC_EmitInteger, MVT::i32, 14, 
/*29792*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*29795*/             OPC_MorphNodeTo, TARGET_VAL(ARM::t2LDRHi12), 0|OPFL_Chain|OPFL_MemRefs,
                          1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                      // Src: (ld:i32 t2addrmode_imm12:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_extload>><<P:Predicate_extloadi16>> - Complexity = 13
                      // Dst: (t2LDRHi12:i32 t2addrmode_imm12:i32:$addr)
/*29806*/           /*Scope*/ 21, /*->29828*/
/*29807*/             OPC_CheckComplexPat, /*CP*/26, /*#*/1, // SelectT2AddrModeImm8:$addr #2 #3
/*29810*/             OPC_EmitMergeInputChains1_0,
/*29811*/             OPC_EmitInteger, MVT::i32, 14, 
/*29814*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*29817*/             OPC_MorphNodeTo, TARGET_VAL(ARM::t2LDRHi8), 0|OPFL_Chain|OPFL_MemRefs,
                          1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                      // Src: (ld:i32 t2addrmode_negimm8:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_extload>><<P:Predicate_extloadi16>> - Complexity = 13
                      // Dst: (t2LDRHi8:i32 t2addrmode_negimm8:i32:$addr)
/*29828*/           0, /*End of Scope*/
/*29829*/         0, /*End of Scope*/
/*29830*/       /*Scope*/ 106|128,3/*490*/, /*->30322*/
/*29832*/         OPC_CheckPredicate, 67, // Predicate_sextload
/*29834*/         OPC_Scope, 88, /*->29924*/ // 4 children in Scope
/*29836*/           OPC_CheckPredicate, 69, // Predicate_sextloadi8
/*29838*/           OPC_CheckPatternPredicate, 15, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only()) && (Subtarget->hasV6Ops())
/*29840*/           OPC_Scope, 40, /*->29882*/ // 2 children in Scope
/*29842*/             OPC_CheckComplexPat, /*CP*/23, /*#*/1, // SelectThumbAddrModeImm5S1:$addr #2 #3
/*29845*/             OPC_EmitMergeInputChains1_0,
/*29846*/             OPC_EmitInteger, MVT::i32, 14, 
/*29849*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*29852*/             OPC_EmitNode, TARGET_VAL(ARM::tLDRBi), 0|OPFL_Chain|OPFL_MemRefs,
                          1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 4, 5,  // Results = #6
/*29863*/             OPC_EmitInteger, MVT::i32, 14, 
/*29866*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*29869*/             OPC_EmitNode, TARGET_VAL(ARM::tSXTB), 0,
                          1/*#VTs*/, MVT::i32, 3/*#Ops*/, 6, 7, 8,  // Results = #9
/*29879*/             OPC_CompleteMatch, 1, 9, 
                      // Src: (ld:i32 t_addrmode_is1:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_sextload>><<P:Predicate_sextloadi8>> - Complexity = 13
                      // Dst: (tSXTB:i32 (tLDRBi:i32 t_addrmode_is1:i32:$addr))
/*29882*/           /*Scope*/ 40, /*->29923*/
/*29883*/             OPC_CheckComplexPat, /*CP*/22, /*#*/1, // SelectThumbAddrModeRI5S1:$addr #2 #3
/*29886*/             OPC_EmitMergeInputChains1_0,
/*29887*/             OPC_EmitInteger, MVT::i32, 14, 
/*29890*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*29893*/             OPC_EmitNode, TARGET_VAL(ARM::tLDRBr), 0|OPFL_Chain|OPFL_MemRefs,
                          1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 4, 5,  // Results = #6
/*29904*/             OPC_EmitInteger, MVT::i32, 14, 
/*29907*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*29910*/             OPC_EmitNode, TARGET_VAL(ARM::tSXTB), 0,
                          1/*#VTs*/, MVT::i32, 3/*#Ops*/, 6, 7, 8,  // Results = #9
/*29920*/             OPC_CompleteMatch, 1, 9, 
                      // Src: (ld:i32 t_addrmode_rrs1:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_sextload>><<P:Predicate_sextloadi8>> - Complexity = 13
                      // Dst: (tSXTB:i32 (tLDRBr:i32 t_addrmode_rrs1:i32:$addr))
/*29923*/           0, /*End of Scope*/
/*29924*/         /*Scope*/ 88, /*->30013*/
/*29925*/           OPC_CheckPredicate, 68, // Predicate_sextloadi16
/*29927*/           OPC_CheckPatternPredicate, 15, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only()) && (Subtarget->hasV6Ops())
/*29929*/           OPC_Scope, 40, /*->29971*/ // 2 children in Scope
/*29931*/             OPC_CheckComplexPat, /*CP*/8, /*#*/1, // SelectThumbAddrModeImm5S2:$addr #2 #3
/*29934*/             OPC_EmitMergeInputChains1_0,
/*29935*/             OPC_EmitInteger, MVT::i32, 14, 
/*29938*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*29941*/             OPC_EmitNode, TARGET_VAL(ARM::tLDRHi), 0|OPFL_Chain|OPFL_MemRefs,
                          1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 4, 5,  // Results = #6
/*29952*/             OPC_EmitInteger, MVT::i32, 14, 
/*29955*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*29958*/             OPC_EmitNode, TARGET_VAL(ARM::tSXTH), 0,
                          1/*#VTs*/, MVT::i32, 3/*#Ops*/, 6, 7, 8,  // Results = #9
/*29968*/             OPC_CompleteMatch, 1, 9, 
                      // Src: (ld:i32 t_addrmode_is2:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_sextload>><<P:Predicate_sextloadi16>> - Complexity = 13
                      // Dst: (tSXTH:i32 (tLDRHi:i32 t_addrmode_is2:i32:$addr))
/*29971*/           /*Scope*/ 40, /*->30012*/
/*29972*/             OPC_CheckComplexPat, /*CP*/7, /*#*/1, // SelectThumbAddrModeRI5S2:$addr #2 #3
/*29975*/             OPC_EmitMergeInputChains1_0,
/*29976*/             OPC_EmitInteger, MVT::i32, 14, 
/*29979*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*29982*/             OPC_EmitNode, TARGET_VAL(ARM::tLDRHr), 0|OPFL_Chain|OPFL_MemRefs,
                          1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 4, 5,  // Results = #6
/*29993*/             OPC_EmitInteger, MVT::i32, 14, 
/*29996*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*29999*/             OPC_EmitNode, TARGET_VAL(ARM::tSXTH), 0,
                          1/*#VTs*/, MVT::i32, 3/*#Ops*/, 6, 7, 8,  // Results = #9
/*30009*/             OPC_CompleteMatch, 1, 9, 
                      // Src: (ld:i32 t_addrmode_rrs2:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_sextload>><<P:Predicate_sextloadi16>> - Complexity = 13
                      // Dst: (tSXTH:i32 (tLDRHr:i32 t_addrmode_rrs2:i32:$addr))
/*30012*/           0, /*End of Scope*/
/*30013*/         /*Scope*/ 24|128,1/*152*/, /*->30167*/
/*30015*/           OPC_CheckPredicate, 69, // Predicate_sextloadi8
/*30017*/           OPC_CheckPatternPredicate, 6, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*30019*/           OPC_Scope, 72, /*->30093*/ // 2 children in Scope
/*30021*/             OPC_CheckComplexPat, /*CP*/22, /*#*/1, // SelectThumbAddrModeRI5S1:$addr #2 #3
/*30024*/             OPC_EmitMergeInputChains1_0,
/*30025*/             OPC_EmitRegister, MVT::i32, ARM::CPSR,
/*30028*/             OPC_EmitRegister, MVT::i32, ARM::CPSR,
/*30031*/             OPC_EmitInteger, MVT::i32, 14, 
/*30034*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*30037*/             OPC_EmitNode, TARGET_VAL(ARM::tLDRBr), 0|OPFL_Chain|OPFL_MemRefs,
                          1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 6, 7,  // Results = #8
/*30048*/             OPC_EmitInteger, MVT::i32, 24, 
/*30051*/             OPC_EmitInteger, MVT::i32, 14, 
/*30054*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*30057*/             OPC_EmitNode, TARGET_VAL(ARM::tLSLri), 0,
                          1/*#VTs*/, MVT::i32, 5/*#Ops*/, 5, 8, 9, 10, 11,  // Results = #12
/*30069*/             OPC_EmitInteger, MVT::i32, 24, 
/*30072*/             OPC_EmitInteger, MVT::i32, 14, 
/*30075*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*30078*/             OPC_EmitNode, TARGET_VAL(ARM::tASRri), 0,
                          1/*#VTs*/, MVT::i32, 5/*#Ops*/, 4, 12, 13, 14, 15,  // Results = #16
/*30090*/             OPC_CompleteMatch, 1, 16, 
                      // Src: (ld:i32 t_addrmode_rrs1:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_sextload>><<P:Predicate_sextloadi8>> - Complexity = 13
                      // Dst: (tASRri:i32 (tLSLri:i32 (tLDRBr:i32 t_addrmode_rrs1:i32:$addr), 24:i32), 24:i32)
/*30093*/           /*Scope*/ 72, /*->30166*/
/*30094*/             OPC_CheckComplexPat, /*CP*/23, /*#*/1, // SelectThumbAddrModeImm5S1:$addr #2 #3
/*30097*/             OPC_EmitMergeInputChains1_0,
/*30098*/             OPC_EmitRegister, MVT::i32, ARM::CPSR,
/*30101*/             OPC_EmitRegister, MVT::i32, ARM::CPSR,
/*30104*/             OPC_EmitInteger, MVT::i32, 14, 
/*30107*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*30110*/             OPC_EmitNode, TARGET_VAL(ARM::tLDRBi), 0|OPFL_Chain|OPFL_MemRefs,
                          1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 6, 7,  // Results = #8
/*30121*/             OPC_EmitInteger, MVT::i32, 24, 
/*30124*/             OPC_EmitInteger, MVT::i32, 14, 
/*30127*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*30130*/             OPC_EmitNode, TARGET_VAL(ARM::tLSLri), 0,
                          1/*#VTs*/, MVT::i32, 5/*#Ops*/, 5, 8, 9, 10, 11,  // Results = #12
/*30142*/             OPC_EmitInteger, MVT::i32, 24, 
/*30145*/             OPC_EmitInteger, MVT::i32, 14, 
/*30148*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*30151*/             OPC_EmitNode, TARGET_VAL(ARM::tASRri), 0,
                          1/*#VTs*/, MVT::i32, 5/*#Ops*/, 4, 12, 13, 14, 15,  // Results = #16
/*30163*/             OPC_CompleteMatch, 1, 16, 
                      // Src: (ld:i32 t_addrmode_is1:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_sextload>><<P:Predicate_sextloadi8>> - Complexity = 13
                      // Dst: (tASRri:i32 (tLSLri:i32 (tLDRBi:i32 t_addrmode_is1:i32:$addr), 24:i32), 24:i32)
/*30166*/           0, /*End of Scope*/
/*30167*/         /*Scope*/ 24|128,1/*152*/, /*->30321*/
/*30169*/           OPC_CheckPredicate, 68, // Predicate_sextloadi16
/*30171*/           OPC_CheckPatternPredicate, 6, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*30173*/           OPC_Scope, 72, /*->30247*/ // 2 children in Scope
/*30175*/             OPC_CheckComplexPat, /*CP*/7, /*#*/1, // SelectThumbAddrModeRI5S2:$addr #2 #3
/*30178*/             OPC_EmitMergeInputChains1_0,
/*30179*/             OPC_EmitRegister, MVT::i32, ARM::CPSR,
/*30182*/             OPC_EmitRegister, MVT::i32, ARM::CPSR,
/*30185*/             OPC_EmitInteger, MVT::i32, 14, 
/*30188*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*30191*/             OPC_EmitNode, TARGET_VAL(ARM::tLDRHr), 0|OPFL_Chain|OPFL_MemRefs,
                          1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 6, 7,  // Results = #8
/*30202*/             OPC_EmitInteger, MVT::i32, 16, 
/*30205*/             OPC_EmitInteger, MVT::i32, 14, 
/*30208*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*30211*/             OPC_EmitNode, TARGET_VAL(ARM::tLSLri), 0,
                          1/*#VTs*/, MVT::i32, 5/*#Ops*/, 5, 8, 9, 10, 11,  // Results = #12
/*30223*/             OPC_EmitInteger, MVT::i32, 16, 
/*30226*/             OPC_EmitInteger, MVT::i32, 14, 
/*30229*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*30232*/             OPC_EmitNode, TARGET_VAL(ARM::tASRri), 0,
                          1/*#VTs*/, MVT::i32, 5/*#Ops*/, 4, 12, 13, 14, 15,  // Results = #16
/*30244*/             OPC_CompleteMatch, 1, 16, 
                      // Src: (ld:i32 t_addrmode_rrs2:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_sextload>><<P:Predicate_sextloadi16>> - Complexity = 13
                      // Dst: (tASRri:i32 (tLSLri:i32 (tLDRHr:i32 t_addrmode_rrs2:i32:$addr), 16:i32), 16:i32)
/*30247*/           /*Scope*/ 72, /*->30320*/
/*30248*/             OPC_CheckComplexPat, /*CP*/8, /*#*/1, // SelectThumbAddrModeImm5S2:$addr #2 #3
/*30251*/             OPC_EmitMergeInputChains1_0,
/*30252*/             OPC_EmitRegister, MVT::i32, ARM::CPSR,
/*30255*/             OPC_EmitRegister, MVT::i32, ARM::CPSR,
/*30258*/             OPC_EmitInteger, MVT::i32, 14, 
/*30261*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*30264*/             OPC_EmitNode, TARGET_VAL(ARM::tLDRHi), 0|OPFL_Chain|OPFL_MemRefs,
                          1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 6, 7,  // Results = #8
/*30275*/             OPC_EmitInteger, MVT::i32, 16, 
/*30278*/             OPC_EmitInteger, MVT::i32, 14, 
/*30281*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*30284*/             OPC_EmitNode, TARGET_VAL(ARM::tLSLri), 0,
                          1/*#VTs*/, MVT::i32, 5/*#Ops*/, 5, 8, 9, 10, 11,  // Results = #12
/*30296*/             OPC_EmitInteger, MVT::i32, 16, 
/*30299*/             OPC_EmitInteger, MVT::i32, 14, 
/*30302*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*30305*/             OPC_EmitNode, TARGET_VAL(ARM::tASRri), 0,
                          1/*#VTs*/, MVT::i32, 5/*#Ops*/, 4, 12, 13, 14, 15,  // Results = #16
/*30317*/             OPC_CompleteMatch, 1, 16, 
                      // Src: (ld:i32 t_addrmode_is2:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_sextload>><<P:Predicate_sextloadi16>> - Complexity = 13
                      // Dst: (tASRri:i32 (tLSLri:i32 (tLDRHi:i32 t_addrmode_is2:i32:$addr), 16:i32), 16:i32)
/*30320*/           0, /*End of Scope*/
/*30321*/         0, /*End of Scope*/
/*30322*/       0, /*End of Scope*/
/*30323*/     /*Scope*/ 32|128,2/*288*/, /*->30613*/
/*30325*/       OPC_MoveChild, 1,
/*30327*/       OPC_SwitchOpcode /*2 cases */, 25, TARGET_VAL(ARMISD::WrapperPIC),// ->30356
/*30331*/         OPC_RecordChild0, // #1 = $addr
/*30332*/         OPC_MoveChild, 0,
/*30334*/         OPC_CheckOpcode, TARGET_VAL(ISD::TargetGlobalAddress),
/*30337*/         OPC_MoveParent,
/*30338*/         OPC_MoveParent,
/*30339*/         OPC_CheckPredicate, 32, // Predicate_unindexedload
/*30341*/         OPC_CheckPredicate, 60, // Predicate_load
/*30343*/         OPC_CheckType, MVT::i32,
/*30345*/         OPC_CheckPatternPredicate, 33, // (!Subtarget->isThumb()) && (!Subtarget->useMovt(*MF))
/*30347*/         OPC_EmitMergeInputChains1_0,
/*30348*/         OPC_MorphNodeTo, TARGET_VAL(ARM::LDRLIT_ga_pcrel_ldr), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::i32, 1/*#Ops*/, 1, 
                  // Src: (ld:i32 (ARMWrapperPIC:iPTR (tglobaladdr:iPTR):$addr))<<P:Predicate_unindexedload>><<P:Predicate_load>> - Complexity = 10
                  // Dst: (LDRLIT_ga_pcrel_ldr:i32 (tglobaladdr:i32):$addr)
/*30356*/       /*SwitchOpcode*/ 124|128,1/*252*/, TARGET_VAL(ARMISD::Wrapper),// ->30612
/*30360*/         OPC_RecordChild0, // #1 = $addr
/*30361*/         OPC_MoveChild, 0,
/*30363*/         OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstantPool),
/*30366*/         OPC_MoveParent,
/*30367*/         OPC_MoveParent,
/*30368*/         OPC_CheckPredicate, 32, // Predicate_unindexedload
/*30370*/         OPC_CheckType, MVT::i32,
/*30372*/         OPC_Scope, 44, /*->30418*/ // 5 children in Scope
/*30374*/           OPC_CheckPredicate, 60, // Predicate_load
/*30376*/           OPC_Scope, 19, /*->30397*/ // 2 children in Scope
/*30378*/             OPC_CheckPatternPredicate, 6, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*30380*/             OPC_EmitMergeInputChains1_0,
/*30381*/             OPC_EmitInteger, MVT::i32, 14, 
/*30384*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*30387*/             OPC_MorphNodeTo, TARGET_VAL(ARM::tLDRpci), 0|OPFL_Chain|OPFL_MemRefs,
                          1/*#VTs*/, MVT::i32, 3/*#Ops*/, 1, 2, 3, 
                      // Src: (ld:i32 (ARMWrapper:iPTR (tconstpool:iPTR):$addr))<<P:Predicate_unindexedload>><<P:Predicate_load>> - Complexity = 10
                      // Dst: (tLDRpci:i32 (tconstpool:i32):$addr)
/*30397*/           /*Scope*/ 19, /*->30417*/
/*30398*/             OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*30400*/             OPC_EmitMergeInputChains1_0,
/*30401*/             OPC_EmitInteger, MVT::i32, 14, 
/*30404*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*30407*/             OPC_MorphNodeTo, TARGET_VAL(ARM::t2LDRpci), 0|OPFL_Chain|OPFL_MemRefs,
                          1/*#VTs*/, MVT::i32, 3/*#Ops*/, 1, 2, 3, 
                      // Src: (ld:i32 (ARMWrapper:iPTR (tconstpool:iPTR):$addr))<<P:Predicate_unindexedload>><<P:Predicate_load>> - Complexity = 10
                      // Dst: (t2LDRpci:i32 (tconstpool:i32):$addr)
/*30417*/           0, /*End of Scope*/
/*30418*/         /*Scope*/ 48, /*->30467*/
/*30419*/           OPC_CheckPredicate, 64, // Predicate_zextload
/*30421*/           OPC_Scope, 21, /*->30444*/ // 2 children in Scope
/*30423*/             OPC_CheckPredicate, 65, // Predicate_zextloadi16
/*30425*/             OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*30427*/             OPC_EmitMergeInputChains1_0,
/*30428*/             OPC_EmitInteger, MVT::i32, 14, 
/*30431*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*30434*/             OPC_MorphNodeTo, TARGET_VAL(ARM::t2LDRHpci), 0|OPFL_Chain|OPFL_MemRefs,
                          1/*#VTs*/, MVT::i32, 3/*#Ops*/, 1, 2, 3, 
                      // Src: (ld:i32 (ARMWrapper:iPTR (tconstpool:iPTR):$addr))<<P:Predicate_unindexedload>><<P:Predicate_zextload>><<P:Predicate_zextloadi16>> - Complexity = 10
                      // Dst: (t2LDRHpci:i32 (tconstpool:i32):$addr)
/*30444*/           /*Scope*/ 21, /*->30466*/
/*30445*/             OPC_CheckPredicate, 66, // Predicate_zextloadi8
/*30447*/             OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*30449*/             OPC_EmitMergeInputChains1_0,
/*30450*/             OPC_EmitInteger, MVT::i32, 14, 
/*30453*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*30456*/             OPC_MorphNodeTo, TARGET_VAL(ARM::t2LDRBpci), 0|OPFL_Chain|OPFL_MemRefs,
                          1/*#VTs*/, MVT::i32, 3/*#Ops*/, 1, 2, 3, 
                      // Src: (ld:i32 (ARMWrapper:iPTR (tconstpool:iPTR):$addr))<<P:Predicate_unindexedload>><<P:Predicate_zextload>><<P:Predicate_zextloadi8>> - Complexity = 10
                      // Dst: (t2LDRBpci:i32 (tconstpool:i32):$addr)
/*30466*/           0, /*End of Scope*/
/*30467*/         /*Scope*/ 48, /*->30516*/
/*30468*/           OPC_CheckPredicate, 67, // Predicate_sextload
/*30470*/           OPC_Scope, 21, /*->30493*/ // 2 children in Scope
/*30472*/             OPC_CheckPredicate, 68, // Predicate_sextloadi16
/*30474*/             OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*30476*/             OPC_EmitMergeInputChains1_0,
/*30477*/             OPC_EmitInteger, MVT::i32, 14, 
/*30480*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*30483*/             OPC_MorphNodeTo, TARGET_VAL(ARM::t2LDRSHpci), 0|OPFL_Chain|OPFL_MemRefs,
                          1/*#VTs*/, MVT::i32, 3/*#Ops*/, 1, 2, 3, 
                      // Src: (ld:i32 (ARMWrapper:iPTR (tconstpool:iPTR):$addr))<<P:Predicate_unindexedload>><<P:Predicate_sextload>><<P:Predicate_sextloadi16>> - Complexity = 10
                      // Dst: (t2LDRSHpci:i32 (tconstpool:i32):$addr)
/*30493*/           /*Scope*/ 21, /*->30515*/
/*30494*/             OPC_CheckPredicate, 69, // Predicate_sextloadi8
/*30496*/             OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*30498*/             OPC_EmitMergeInputChains1_0,
/*30499*/             OPC_EmitInteger, MVT::i32, 14, 
/*30502*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*30505*/             OPC_MorphNodeTo, TARGET_VAL(ARM::t2LDRSBpci), 0|OPFL_Chain|OPFL_MemRefs,
                          1/*#VTs*/, MVT::i32, 3/*#Ops*/, 1, 2, 3, 
                      // Src: (ld:i32 (ARMWrapper:iPTR (tconstpool:iPTR):$addr))<<P:Predicate_unindexedload>><<P:Predicate_sextload>><<P:Predicate_sextloadi8>> - Complexity = 10
                      // Dst: (t2LDRSBpci:i32 (tconstpool:i32):$addr)
/*30515*/           0, /*End of Scope*/
/*30516*/         /*Scope*/ 23, /*->30540*/
/*30517*/           OPC_CheckPredicate, 64, // Predicate_zextload
/*30519*/           OPC_CheckPredicate, 70, // Predicate_zextloadi1
/*30521*/           OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*30523*/           OPC_EmitMergeInputChains1_0,
/*30524*/           OPC_EmitInteger, MVT::i32, 14, 
/*30527*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*30530*/           OPC_MorphNodeTo, TARGET_VAL(ARM::t2LDRBpci), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::i32, 3/*#Ops*/, 1, 2, 3, 
                    // Src: (ld:i32 (ARMWrapper:iPTR (tconstpool:iPTR):$addr))<<P:Predicate_unindexedload>><<P:Predicate_zextload>><<P:Predicate_zextloadi1>> - Complexity = 10
                    // Dst: (t2LDRBpci:i32 (tconstpool:i32):$addr)
/*30540*/         /*Scope*/ 70, /*->30611*/
/*30541*/           OPC_CheckPredicate, 33, // Predicate_extload
/*30543*/           OPC_Scope, 21, /*->30566*/ // 3 children in Scope
/*30545*/             OPC_CheckPredicate, 71, // Predicate_extloadi1
/*30547*/             OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*30549*/             OPC_EmitMergeInputChains1_0,
/*30550*/             OPC_EmitInteger, MVT::i32, 14, 
/*30553*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*30556*/             OPC_MorphNodeTo, TARGET_VAL(ARM::t2LDRBpci), 0|OPFL_Chain|OPFL_MemRefs,
                          1/*#VTs*/, MVT::i32, 3/*#Ops*/, 1, 2, 3, 
                      // Src: (ld:i32 (ARMWrapper:iPTR (tconstpool:iPTR):$addr))<<P:Predicate_unindexedload>><<P:Predicate_extload>><<P:Predicate_extloadi1>> - Complexity = 10
                      // Dst: (t2LDRBpci:i32 (tconstpool:i32):$addr)
/*30566*/           /*Scope*/ 21, /*->30588*/
/*30567*/             OPC_CheckPredicate, 72, // Predicate_extloadi8
/*30569*/             OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*30571*/             OPC_EmitMergeInputChains1_0,
/*30572*/             OPC_EmitInteger, MVT::i32, 14, 
/*30575*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*30578*/             OPC_MorphNodeTo, TARGET_VAL(ARM::t2LDRBpci), 0|OPFL_Chain|OPFL_MemRefs,
                          1/*#VTs*/, MVT::i32, 3/*#Ops*/, 1, 2, 3, 
                      // Src: (ld:i32 (ARMWrapper:iPTR (tconstpool:iPTR):$addr))<<P:Predicate_unindexedload>><<P:Predicate_extload>><<P:Predicate_extloadi8>> - Complexity = 10
                      // Dst: (t2LDRBpci:i32 (tconstpool:i32):$addr)
/*30588*/           /*Scope*/ 21, /*->30610*/
/*30589*/             OPC_CheckPredicate, 34, // Predicate_extloadi16
/*30591*/             OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*30593*/             OPC_EmitMergeInputChains1_0,
/*30594*/             OPC_EmitInteger, MVT::i32, 14, 
/*30597*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*30600*/             OPC_MorphNodeTo, TARGET_VAL(ARM::t2LDRHpci), 0|OPFL_Chain|OPFL_MemRefs,
                          1/*#VTs*/, MVT::i32, 3/*#Ops*/, 1, 2, 3, 
                      // Src: (ld:i32 (ARMWrapper:iPTR (tconstpool:iPTR):$addr))<<P:Predicate_unindexedload>><<P:Predicate_extload>><<P:Predicate_extloadi16>> - Complexity = 10
                      // Dst: (t2LDRHpci:i32 (tconstpool:i32):$addr)
/*30610*/           0, /*End of Scope*/
/*30611*/         0, /*End of Scope*/
/*30612*/       0, // EndSwitchOpcode
/*30613*/     /*Scope*/ 95|128,32/*4191*/, /*->34806*/
/*30615*/       OPC_RecordChild1, // #1 = $addr
/*30616*/       OPC_CheckChild1Type, MVT::i32,
/*30618*/       OPC_CheckPredicate, 32, // Predicate_unindexedload
/*30620*/       OPC_Scope, 12|128,1/*140*/, /*->30763*/ // 47 children in Scope
/*30623*/         OPC_CheckPredicate, 60, // Predicate_load
/*30625*/         OPC_SwitchType /*2 cases */, 109, MVT::f64,// ->30737
/*30628*/           OPC_Scope, 25, /*->30655*/ // 2 children in Scope
/*30630*/             OPC_CheckPredicate, 73, // Predicate_alignedload32
/*30632*/             OPC_CheckPatternPredicate, 16, // (Subtarget->hasVFP2())
/*30634*/             OPC_CheckComplexPat, /*CP*/27, /*#*/1, // SelectAddrMode5:$addr #2 #3
/*30637*/             OPC_EmitMergeInputChains1_0,
/*30638*/             OPC_EmitInteger, MVT::i32, 14, 
/*30641*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*30644*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VLDRD), 0|OPFL_Chain|OPFL_MemRefs,
                          1/*#VTs*/, MVT::f64, 4/*#Ops*/, 2, 3, 4, 5, 
                      // Src: (ld:f64 addrmode5:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_load>><<P:Predicate_alignedload32>> - Complexity = 13
                      // Dst: (VLDRD:f64 addrmode5:i32:$addr)
/*30655*/           /*Scope*/ 80, /*->30736*/
/*30656*/             OPC_Scope, 25, /*->30683*/ // 3 children in Scope
/*30658*/               OPC_CheckPredicate, 74, // Predicate_hword_alignedload
/*30660*/               OPC_CheckPatternPredicate, 17, // (getTargetLowering()->isLittleEndian())
/*30662*/               OPC_CheckComplexPat, /*CP*/9, /*#*/1, // SelectAddrMode6:$addr #2 #3
/*30665*/               OPC_EmitMergeInputChains1_0,
/*30666*/               OPC_EmitInteger, MVT::i32, 14, 
/*30669*/               OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*30672*/               OPC_MorphNodeTo, TARGET_VAL(ARM::VLD1d16), 0|OPFL_Chain|OPFL_MemRefs,
                            1/*#VTs*/, MVT::f64, 4/*#Ops*/, 2, 3, 4, 5, 
                        // Src: (ld:f64 addrmode6:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_load>><<P:Predicate_hword_alignedload>> - Complexity = 13
                        // Dst: (VLD1d16:f64 addrmode6:i32:$addr)
/*30683*/             /*Scope*/ 25, /*->30709*/
/*30684*/               OPC_CheckPredicate, 75, // Predicate_byte_alignedload
/*30686*/               OPC_CheckPatternPredicate, 17, // (getTargetLowering()->isLittleEndian())
/*30688*/               OPC_CheckComplexPat, /*CP*/9, /*#*/1, // SelectAddrMode6:$addr #2 #3
/*30691*/               OPC_EmitMergeInputChains1_0,
/*30692*/               OPC_EmitInteger, MVT::i32, 14, 
/*30695*/               OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*30698*/               OPC_MorphNodeTo, TARGET_VAL(ARM::VLD1d8), 0|OPFL_Chain|OPFL_MemRefs,
                            1/*#VTs*/, MVT::f64, 4/*#Ops*/, 2, 3, 4, 5, 
                        // Src: (ld:f64 addrmode6:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_load>><<P:Predicate_byte_alignedload>> - Complexity = 13
                        // Dst: (VLD1d8:f64 addrmode6:i32:$addr)
/*30709*/             /*Scope*/ 25, /*->30735*/
/*30710*/               OPC_CheckPredicate, 76, // Predicate_non_word_alignedload
/*30712*/               OPC_CheckPatternPredicate, 18, // (getTargetLowering()->isBigEndian())
/*30714*/               OPC_CheckComplexPat, /*CP*/9, /*#*/1, // SelectAddrMode6:$addr #2 #3
/*30717*/               OPC_EmitMergeInputChains1_0,
/*30718*/               OPC_EmitInteger, MVT::i32, 14, 
/*30721*/               OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*30724*/               OPC_MorphNodeTo, TARGET_VAL(ARM::VLD1d64), 0|OPFL_Chain|OPFL_MemRefs,
                            1/*#VTs*/, MVT::f64, 4/*#Ops*/, 2, 3, 4, 5, 
                        // Src: (ld:f64 addrmode6:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_load>><<P:Predicate_non_word_alignedload>> - Complexity = 13
                        // Dst: (VLD1d64:f64 addrmode6:i32:$addr)
/*30735*/             0, /*End of Scope*/
/*30736*/           0, /*End of Scope*/
/*30737*/         /*SwitchType*/ 23, MVT::f32,// ->30762
/*30739*/           OPC_CheckPatternPredicate, 16, // (Subtarget->hasVFP2())
/*30741*/           OPC_CheckComplexPat, /*CP*/27, /*#*/1, // SelectAddrMode5:$addr #2 #3
/*30744*/           OPC_EmitMergeInputChains1_0,
/*30745*/           OPC_EmitInteger, MVT::i32, 14, 
/*30748*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*30751*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VLDRS), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::f32, 4/*#Ops*/, 2, 3, 4, 5, 
                    // Src: (ld:f32 addrmode5:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_load>> - Complexity = 13
                    // Dst: (VLDRS:f32 addrmode5:i32:$addr)
/*30762*/         0, // EndSwitchType
/*30763*/       /*Scope*/ 46, /*->30810*/
/*30764*/         OPC_CheckPredicate, 33, // Predicate_extload
/*30766*/         OPC_CheckPredicate, 77, // Predicate_extloadvi8
/*30768*/         OPC_CheckType, MVT::v8i16,
/*30770*/         OPC_CheckComplexPat, /*CP*/9, /*#*/1, // SelectAddrMode6:$addr #2 #3
/*30773*/         OPC_EmitMergeInputChains1_0,
/*30774*/         OPC_EmitInteger, MVT::i32, 14, 
/*30777*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*30780*/         OPC_EmitNode, TARGET_VAL(ARM::VLD1d8), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::f64, 4/*#Ops*/, 2, 3, 4, 5,  // Results = #6
/*30791*/         OPC_EmitInteger, MVT::i32, 14, 
/*30794*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*30797*/         OPC_EmitNode, TARGET_VAL(ARM::VMOVLuv8i16), 0,
                      1/*#VTs*/, MVT::v8i16, 3/*#Ops*/, 6, 7, 8,  // Results = #9
/*30807*/         OPC_CompleteMatch, 1, 9, 
                  // Src: (ld:v8i16 addrmode6:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_extload>><<P:Predicate_extloadvi8>> - Complexity = 23
                  // Dst: (VMOVLuv8i16:v8i16 (VLD1d8:f64 addrmode6:i32:$addr))
/*30810*/       /*Scope*/ 46, /*->30857*/
/*30811*/         OPC_CheckPredicate, 64, // Predicate_zextload
/*30813*/         OPC_CheckPredicate, 78, // Predicate_zextloadvi8
/*30815*/         OPC_CheckType, MVT::v8i16,
/*30817*/         OPC_CheckComplexPat, /*CP*/9, /*#*/1, // SelectAddrMode6:$addr #2 #3
/*30820*/         OPC_EmitMergeInputChains1_0,
/*30821*/         OPC_EmitInteger, MVT::i32, 14, 
/*30824*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*30827*/         OPC_EmitNode, TARGET_VAL(ARM::VLD1d8), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::f64, 4/*#Ops*/, 2, 3, 4, 5,  // Results = #6
/*30838*/         OPC_EmitInteger, MVT::i32, 14, 
/*30841*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*30844*/         OPC_EmitNode, TARGET_VAL(ARM::VMOVLuv8i16), 0,
                      1/*#VTs*/, MVT::v8i16, 3/*#Ops*/, 6, 7, 8,  // Results = #9
/*30854*/         OPC_CompleteMatch, 1, 9, 
                  // Src: (ld:v8i16 addrmode6:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_zextload>><<P:Predicate_zextloadvi8>> - Complexity = 23
                  // Dst: (VMOVLuv8i16:v8i16 (VLD1d8:f64 addrmode6:i32:$addr))
/*30857*/       /*Scope*/ 46, /*->30904*/
/*30858*/         OPC_CheckPredicate, 67, // Predicate_sextload
/*30860*/         OPC_CheckPredicate, 79, // Predicate_sextloadvi8
/*30862*/         OPC_CheckType, MVT::v8i16,
/*30864*/         OPC_CheckComplexPat, /*CP*/9, /*#*/1, // SelectAddrMode6:$addr #2 #3
/*30867*/         OPC_EmitMergeInputChains1_0,
/*30868*/         OPC_EmitInteger, MVT::i32, 14, 
/*30871*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*30874*/         OPC_EmitNode, TARGET_VAL(ARM::VLD1d8), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::f64, 4/*#Ops*/, 2, 3, 4, 5,  // Results = #6
/*30885*/         OPC_EmitInteger, MVT::i32, 14, 
/*30888*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*30891*/         OPC_EmitNode, TARGET_VAL(ARM::VMOVLsv8i16), 0,
                      1/*#VTs*/, MVT::v8i16, 3/*#Ops*/, 6, 7, 8,  // Results = #9
/*30901*/         OPC_CompleteMatch, 1, 9, 
                  // Src: (ld:v8i16 addrmode6:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_sextload>><<P:Predicate_sextloadvi8>> - Complexity = 23
                  // Dst: (VMOVLsv8i16:v8i16 (VLD1d8:f64 addrmode6:i32:$addr))
/*30904*/       /*Scope*/ 46, /*->30951*/
/*30905*/         OPC_CheckPredicate, 33, // Predicate_extload
/*30907*/         OPC_CheckPredicate, 80, // Predicate_extloadvi16
/*30909*/         OPC_CheckType, MVT::v4i32,
/*30911*/         OPC_CheckComplexPat, /*CP*/9, /*#*/1, // SelectAddrMode6:$addr #2 #3
/*30914*/         OPC_EmitMergeInputChains1_0,
/*30915*/         OPC_EmitInteger, MVT::i32, 14, 
/*30918*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*30921*/         OPC_EmitNode, TARGET_VAL(ARM::VLD1d16), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::f64, 4/*#Ops*/, 2, 3, 4, 5,  // Results = #6
/*30932*/         OPC_EmitInteger, MVT::i32, 14, 
/*30935*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*30938*/         OPC_EmitNode, TARGET_VAL(ARM::VMOVLuv4i32), 0,
                      1/*#VTs*/, MVT::v4i32, 3/*#Ops*/, 6, 7, 8,  // Results = #9
/*30948*/         OPC_CompleteMatch, 1, 9, 
                  // Src: (ld:v4i32 addrmode6:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_extload>><<P:Predicate_extloadvi16>> - Complexity = 23
                  // Dst: (VMOVLuv4i32:v4i32 (VLD1d16:f64 addrmode6:i32:$addr))
/*30951*/       /*Scope*/ 46, /*->30998*/
/*30952*/         OPC_CheckPredicate, 64, // Predicate_zextload
/*30954*/         OPC_CheckPredicate, 81, // Predicate_zextloadvi16
/*30956*/         OPC_CheckType, MVT::v4i32,
/*30958*/         OPC_CheckComplexPat, /*CP*/9, /*#*/1, // SelectAddrMode6:$addr #2 #3
/*30961*/         OPC_EmitMergeInputChains1_0,
/*30962*/         OPC_EmitInteger, MVT::i32, 14, 
/*30965*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*30968*/         OPC_EmitNode, TARGET_VAL(ARM::VLD1d16), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::f64, 4/*#Ops*/, 2, 3, 4, 5,  // Results = #6
/*30979*/         OPC_EmitInteger, MVT::i32, 14, 
/*30982*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*30985*/         OPC_EmitNode, TARGET_VAL(ARM::VMOVLuv4i32), 0,
                      1/*#VTs*/, MVT::v4i32, 3/*#Ops*/, 6, 7, 8,  // Results = #9
/*30995*/         OPC_CompleteMatch, 1, 9, 
                  // Src: (ld:v4i32 addrmode6:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_zextload>><<P:Predicate_zextloadvi16>> - Complexity = 23
                  // Dst: (VMOVLuv4i32:v4i32 (VLD1d16:f64 addrmode6:i32:$addr))
/*30998*/       /*Scope*/ 46, /*->31045*/
/*30999*/         OPC_CheckPredicate, 67, // Predicate_sextload
/*31001*/         OPC_CheckPredicate, 82, // Predicate_sextloadvi16
/*31003*/         OPC_CheckType, MVT::v4i32,
/*31005*/         OPC_CheckComplexPat, /*CP*/9, /*#*/1, // SelectAddrMode6:$addr #2 #3
/*31008*/         OPC_EmitMergeInputChains1_0,
/*31009*/         OPC_EmitInteger, MVT::i32, 14, 
/*31012*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*31015*/         OPC_EmitNode, TARGET_VAL(ARM::VLD1d16), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::f64, 4/*#Ops*/, 2, 3, 4, 5,  // Results = #6
/*31026*/         OPC_EmitInteger, MVT::i32, 14, 
/*31029*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*31032*/         OPC_EmitNode, TARGET_VAL(ARM::VMOVLsv4i32), 0,
                      1/*#VTs*/, MVT::v4i32, 3/*#Ops*/, 6, 7, 8,  // Results = #9
/*31042*/         OPC_CompleteMatch, 1, 9, 
                  // Src: (ld:v4i32 addrmode6:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_sextload>><<P:Predicate_sextloadvi16>> - Complexity = 23
                  // Dst: (VMOVLsv4i32:v4i32 (VLD1d16:f64 addrmode6:i32:$addr))
/*31045*/       /*Scope*/ 46, /*->31092*/
/*31046*/         OPC_CheckPredicate, 33, // Predicate_extload
/*31048*/         OPC_CheckPredicate, 83, // Predicate_extloadvi32
/*31050*/         OPC_CheckType, MVT::v2i64,
/*31052*/         OPC_CheckComplexPat, /*CP*/9, /*#*/1, // SelectAddrMode6:$addr #2 #3
/*31055*/         OPC_EmitMergeInputChains1_0,
/*31056*/         OPC_EmitInteger, MVT::i32, 14, 
/*31059*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*31062*/         OPC_EmitNode, TARGET_VAL(ARM::VLD1d32), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::f64, 4/*#Ops*/, 2, 3, 4, 5,  // Results = #6
/*31073*/         OPC_EmitInteger, MVT::i32, 14, 
/*31076*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*31079*/         OPC_EmitNode, TARGET_VAL(ARM::VMOVLuv2i64), 0,
                      1/*#VTs*/, MVT::v2i64, 3/*#Ops*/, 6, 7, 8,  // Results = #9
/*31089*/         OPC_CompleteMatch, 1, 9, 
                  // Src: (ld:v2i64 addrmode6:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_extload>><<P:Predicate_extloadvi32>> - Complexity = 23
                  // Dst: (VMOVLuv2i64:v2i64 (VLD1d32:f64 addrmode6:i32:$addr))
/*31092*/       /*Scope*/ 46, /*->31139*/
/*31093*/         OPC_CheckPredicate, 64, // Predicate_zextload
/*31095*/         OPC_CheckPredicate, 84, // Predicate_zextloadvi32
/*31097*/         OPC_CheckType, MVT::v2i64,
/*31099*/         OPC_CheckComplexPat, /*CP*/9, /*#*/1, // SelectAddrMode6:$addr #2 #3
/*31102*/         OPC_EmitMergeInputChains1_0,
/*31103*/         OPC_EmitInteger, MVT::i32, 14, 
/*31106*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*31109*/         OPC_EmitNode, TARGET_VAL(ARM::VLD1d32), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::f64, 4/*#Ops*/, 2, 3, 4, 5,  // Results = #6
/*31120*/         OPC_EmitInteger, MVT::i32, 14, 
/*31123*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*31126*/         OPC_EmitNode, TARGET_VAL(ARM::VMOVLuv2i64), 0,
                      1/*#VTs*/, MVT::v2i64, 3/*#Ops*/, 6, 7, 8,  // Results = #9
/*31136*/         OPC_CompleteMatch, 1, 9, 
                  // Src: (ld:v2i64 addrmode6:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_zextload>><<P:Predicate_zextloadvi32>> - Complexity = 23
                  // Dst: (VMOVLuv2i64:v2i64 (VLD1d32:f64 addrmode6:i32:$addr))
/*31139*/       /*Scope*/ 46, /*->31186*/
/*31140*/         OPC_CheckPredicate, 67, // Predicate_sextload
/*31142*/         OPC_CheckPredicate, 85, // Predicate_sextloadvi32
/*31144*/         OPC_CheckType, MVT::v2i64,
/*31146*/         OPC_CheckComplexPat, /*CP*/9, /*#*/1, // SelectAddrMode6:$addr #2 #3
/*31149*/         OPC_EmitMergeInputChains1_0,
/*31150*/         OPC_EmitInteger, MVT::i32, 14, 
/*31153*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*31156*/         OPC_EmitNode, TARGET_VAL(ARM::VLD1d32), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::f64, 4/*#Ops*/, 2, 3, 4, 5,  // Results = #6
/*31167*/         OPC_EmitInteger, MVT::i32, 14, 
/*31170*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*31173*/         OPC_EmitNode, TARGET_VAL(ARM::VMOVLsv2i64), 0,
                      1/*#VTs*/, MVT::v2i64, 3/*#Ops*/, 6, 7, 8,  // Results = #9
/*31183*/         OPC_CompleteMatch, 1, 9, 
                  // Src: (ld:v2i64 addrmode6:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_sextload>><<P:Predicate_sextloadvi32>> - Complexity = 23
                  // Dst: (VMOVLsv2i64:v2i64 (VLD1d32:f64 addrmode6:i32:$addr))
/*31186*/       /*Scope*/ 69, /*->31256*/
/*31187*/         OPC_CheckPredicate, 33, // Predicate_extload
/*31189*/         OPC_CheckPredicate, 77, // Predicate_extloadvi8
/*31191*/         OPC_CheckType, MVT::v4i16,
/*31193*/         OPC_CheckPatternPredicate, 17, // (getTargetLowering()->isLittleEndian())
/*31195*/         OPC_CheckComplexPat, /*CP*/11, /*#*/1, // SelectAddrMode6:$addr #2 #3
/*31198*/         OPC_EmitMergeInputChains1_0,
/*31199*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                      1/*#VTs*/, MVT::f64, 0/*#Ops*/,  // Results = #4
/*31206*/         OPC_EmitInteger, MVT::i32, 0, 
/*31209*/         OPC_EmitInteger, MVT::i32, 14, 
/*31212*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*31215*/         OPC_EmitNode, TARGET_VAL(ARM::VLD1LNd32), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::f64, 6/*#Ops*/, 2, 3, 4, 5, 6, 7,  // Results = #8
/*31228*/         OPC_EmitInteger, MVT::i32, 14, 
/*31231*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*31234*/         OPC_EmitNode, TARGET_VAL(ARM::VMOVLuv8i16), 0,
                      1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 8, 9, 10,  // Results = #11
/*31244*/         OPC_EmitInteger, MVT::i32, ARM::dsub_0,
/*31247*/         OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0|OPFL_Chain,
                      1/*#VTs*/, MVT::v4i16, 2/*#Ops*/, 11, 12, 
                  // Src: (ld:v4i16 addrmode6oneL32:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_extload>><<P:Predicate_extloadvi8>> - Complexity = 13
                  // Dst: (EXTRACT_SUBREG:v4i16 (VMOVLuv8i16:v16i8 (VLD1LNd32:f64 addrmode6oneL32:i32:$addr, (IMPLICIT_DEF:f64), 0:i32)), dsub_0:i32)
/*31256*/       /*Scope*/ 69, /*->31326*/
/*31257*/         OPC_CheckPredicate, 64, // Predicate_zextload
/*31259*/         OPC_CheckPredicate, 78, // Predicate_zextloadvi8
/*31261*/         OPC_CheckType, MVT::v4i16,
/*31263*/         OPC_CheckPatternPredicate, 17, // (getTargetLowering()->isLittleEndian())
/*31265*/         OPC_CheckComplexPat, /*CP*/11, /*#*/1, // SelectAddrMode6:$addr #2 #3
/*31268*/         OPC_EmitMergeInputChains1_0,
/*31269*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                      1/*#VTs*/, MVT::f64, 0/*#Ops*/,  // Results = #4
/*31276*/         OPC_EmitInteger, MVT::i32, 0, 
/*31279*/         OPC_EmitInteger, MVT::i32, 14, 
/*31282*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*31285*/         OPC_EmitNode, TARGET_VAL(ARM::VLD1LNd32), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::f64, 6/*#Ops*/, 2, 3, 4, 5, 6, 7,  // Results = #8
/*31298*/         OPC_EmitInteger, MVT::i32, 14, 
/*31301*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*31304*/         OPC_EmitNode, TARGET_VAL(ARM::VMOVLuv8i16), 0,
                      1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 8, 9, 10,  // Results = #11
/*31314*/         OPC_EmitInteger, MVT::i32, ARM::dsub_0,
/*31317*/         OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0|OPFL_Chain,
                      1/*#VTs*/, MVT::v4i16, 2/*#Ops*/, 11, 12, 
                  // Src: (ld:v4i16 addrmode6oneL32:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_zextload>><<P:Predicate_zextloadvi8>> - Complexity = 13
                  // Dst: (EXTRACT_SUBREG:v4i16 (VMOVLuv8i16:v16i8 (VLD1LNd32:f64 addrmode6oneL32:i32:$addr, (IMPLICIT_DEF:f64), 0:i32)), dsub_0:i32)
/*31326*/       /*Scope*/ 69, /*->31396*/
/*31327*/         OPC_CheckPredicate, 67, // Predicate_sextload
/*31329*/         OPC_CheckPredicate, 79, // Predicate_sextloadvi8
/*31331*/         OPC_CheckType, MVT::v4i16,
/*31333*/         OPC_CheckPatternPredicate, 17, // (getTargetLowering()->isLittleEndian())
/*31335*/         OPC_CheckComplexPat, /*CP*/11, /*#*/1, // SelectAddrMode6:$addr #2 #3
/*31338*/         OPC_EmitMergeInputChains1_0,
/*31339*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                      1/*#VTs*/, MVT::f64, 0/*#Ops*/,  // Results = #4
/*31346*/         OPC_EmitInteger, MVT::i32, 0, 
/*31349*/         OPC_EmitInteger, MVT::i32, 14, 
/*31352*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*31355*/         OPC_EmitNode, TARGET_VAL(ARM::VLD1LNd32), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::f64, 6/*#Ops*/, 2, 3, 4, 5, 6, 7,  // Results = #8
/*31368*/         OPC_EmitInteger, MVT::i32, 14, 
/*31371*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*31374*/         OPC_EmitNode, TARGET_VAL(ARM::VMOVLsv8i16), 0,
                      1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 8, 9, 10,  // Results = #11
/*31384*/         OPC_EmitInteger, MVT::i32, ARM::dsub_0,
/*31387*/         OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0|OPFL_Chain,
                      1/*#VTs*/, MVT::v4i16, 2/*#Ops*/, 11, 12, 
                  // Src: (ld:v4i16 addrmode6oneL32:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_sextload>><<P:Predicate_sextloadvi8>> - Complexity = 13
                  // Dst: (EXTRACT_SUBREG:v4i16 (VMOVLsv8i16:v16i8 (VLD1LNd32:f64 addrmode6oneL32:i32:$addr, (IMPLICIT_DEF:f64), 0:i32)), dsub_0:i32)
/*31396*/       /*Scope*/ 69, /*->31466*/
/*31397*/         OPC_CheckPredicate, 33, // Predicate_extload
/*31399*/         OPC_CheckPredicate, 80, // Predicate_extloadvi16
/*31401*/         OPC_CheckType, MVT::v2i32,
/*31403*/         OPC_CheckPatternPredicate, 17, // (getTargetLowering()->isLittleEndian())
/*31405*/         OPC_CheckComplexPat, /*CP*/11, /*#*/1, // SelectAddrMode6:$addr #2 #3
/*31408*/         OPC_EmitMergeInputChains1_0,
/*31409*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                      1/*#VTs*/, MVT::f64, 0/*#Ops*/,  // Results = #4
/*31416*/         OPC_EmitInteger, MVT::i32, 0, 
/*31419*/         OPC_EmitInteger, MVT::i32, 14, 
/*31422*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*31425*/         OPC_EmitNode, TARGET_VAL(ARM::VLD1LNd32), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::f64, 6/*#Ops*/, 2, 3, 4, 5, 6, 7,  // Results = #8
/*31438*/         OPC_EmitInteger, MVT::i32, 14, 
/*31441*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*31444*/         OPC_EmitNode, TARGET_VAL(ARM::VMOVLuv4i32), 0,
                      1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 8, 9, 10,  // Results = #11
/*31454*/         OPC_EmitInteger, MVT::i32, ARM::dsub_0,
/*31457*/         OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0|OPFL_Chain,
                      1/*#VTs*/, MVT::v2i32, 2/*#Ops*/, 11, 12, 
                  // Src: (ld:v2i32 addrmode6oneL32:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_extload>><<P:Predicate_extloadvi16>> - Complexity = 13
                  // Dst: (EXTRACT_SUBREG:v2i32 (VMOVLuv4i32:v16i8 (VLD1LNd32:f64 addrmode6oneL32:i32:$addr, (IMPLICIT_DEF:f64), 0:i32)), dsub_0:i32)
/*31466*/       /*Scope*/ 69, /*->31536*/
/*31467*/         OPC_CheckPredicate, 64, // Predicate_zextload
/*31469*/         OPC_CheckPredicate, 81, // Predicate_zextloadvi16
/*31471*/         OPC_CheckType, MVT::v2i32,
/*31473*/         OPC_CheckPatternPredicate, 17, // (getTargetLowering()->isLittleEndian())
/*31475*/         OPC_CheckComplexPat, /*CP*/11, /*#*/1, // SelectAddrMode6:$addr #2 #3
/*31478*/         OPC_EmitMergeInputChains1_0,
/*31479*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                      1/*#VTs*/, MVT::f64, 0/*#Ops*/,  // Results = #4
/*31486*/         OPC_EmitInteger, MVT::i32, 0, 
/*31489*/         OPC_EmitInteger, MVT::i32, 14, 
/*31492*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*31495*/         OPC_EmitNode, TARGET_VAL(ARM::VLD1LNd32), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::f64, 6/*#Ops*/, 2, 3, 4, 5, 6, 7,  // Results = #8
/*31508*/         OPC_EmitInteger, MVT::i32, 14, 
/*31511*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*31514*/         OPC_EmitNode, TARGET_VAL(ARM::VMOVLuv4i32), 0,
                      1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 8, 9, 10,  // Results = #11
/*31524*/         OPC_EmitInteger, MVT::i32, ARM::dsub_0,
/*31527*/         OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0|OPFL_Chain,
                      1/*#VTs*/, MVT::v2i32, 2/*#Ops*/, 11, 12, 
                  // Src: (ld:v2i32 addrmode6oneL32:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_zextload>><<P:Predicate_zextloadvi16>> - Complexity = 13
                  // Dst: (EXTRACT_SUBREG:v2i32 (VMOVLuv4i32:v16i8 (VLD1LNd32:f64 addrmode6oneL32:i32:$addr, (IMPLICIT_DEF:f64), 0:i32)), dsub_0:i32)
/*31536*/       /*Scope*/ 69, /*->31606*/
/*31537*/         OPC_CheckPredicate, 67, // Predicate_sextload
/*31539*/         OPC_CheckPredicate, 82, // Predicate_sextloadvi16
/*31541*/         OPC_CheckType, MVT::v2i32,
/*31543*/         OPC_CheckPatternPredicate, 17, // (getTargetLowering()->isLittleEndian())
/*31545*/         OPC_CheckComplexPat, /*CP*/11, /*#*/1, // SelectAddrMode6:$addr #2 #3
/*31548*/         OPC_EmitMergeInputChains1_0,
/*31549*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                      1/*#VTs*/, MVT::f64, 0/*#Ops*/,  // Results = #4
/*31556*/         OPC_EmitInteger, MVT::i32, 0, 
/*31559*/         OPC_EmitInteger, MVT::i32, 14, 
/*31562*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*31565*/         OPC_EmitNode, TARGET_VAL(ARM::VLD1LNd32), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::f64, 6/*#Ops*/, 2, 3, 4, 5, 6, 7,  // Results = #8
/*31578*/         OPC_EmitInteger, MVT::i32, 14, 
/*31581*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*31584*/         OPC_EmitNode, TARGET_VAL(ARM::VMOVLsv4i32), 0,
                      1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 8, 9, 10,  // Results = #11
/*31594*/         OPC_EmitInteger, MVT::i32, ARM::dsub_0,
/*31597*/         OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0|OPFL_Chain,
                      1/*#VTs*/, MVT::v2i32, 2/*#Ops*/, 11, 12, 
                  // Src: (ld:v2i32 addrmode6oneL32:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_sextload>><<P:Predicate_sextloadvi16>> - Complexity = 13
                  // Dst: (EXTRACT_SUBREG:v2i32 (VMOVLsv4i32:v16i8 (VLD1LNd32:f64 addrmode6oneL32:i32:$addr, (IMPLICIT_DEF:f64), 0:i32)), dsub_0:i32)
/*31606*/       /*Scope*/ 88, /*->31695*/
/*31607*/         OPC_CheckPredicate, 33, // Predicate_extload
/*31609*/         OPC_CheckPredicate, 77, // Predicate_extloadvi8
/*31611*/         OPC_CheckType, MVT::v4i32,
/*31613*/         OPC_CheckPatternPredicate, 17, // (getTargetLowering()->isLittleEndian())
/*31615*/         OPC_CheckComplexPat, /*CP*/11, /*#*/1, // SelectAddrMode6:$addr #2 #3
/*31618*/         OPC_EmitMergeInputChains1_0,
/*31619*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                      1/*#VTs*/, MVT::f64, 0/*#Ops*/,  // Results = #4
/*31626*/         OPC_EmitInteger, MVT::i32, 0, 
/*31629*/         OPC_EmitInteger, MVT::i32, 14, 
/*31632*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*31635*/         OPC_EmitNode, TARGET_VAL(ARM::VLD1LNd32), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::f64, 6/*#Ops*/, 2, 3, 4, 5, 6, 7,  // Results = #8
/*31648*/         OPC_EmitInteger, MVT::i32, 14, 
/*31651*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*31654*/         OPC_EmitNode, TARGET_VAL(ARM::VMOVLuv8i16), 0,
                      1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 8, 9, 10,  // Results = #11
/*31664*/         OPC_EmitInteger, MVT::i32, ARM::dsub_0,
/*31667*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      1/*#VTs*/, MVT::f64, 2/*#Ops*/, 11, 12,  // Results = #13
/*31676*/         OPC_EmitInteger, MVT::i32, 14, 
/*31679*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*31682*/         OPC_EmitNode, TARGET_VAL(ARM::VMOVLuv4i32), 0,
                      1/*#VTs*/, MVT::v4i32, 3/*#Ops*/, 13, 14, 15,  // Results = #16
/*31692*/         OPC_CompleteMatch, 1, 16, 
                  // Src: (ld:v4i32 addrmode6oneL32:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_extload>><<P:Predicate_extloadvi8>> - Complexity = 13
                  // Dst: (VMOVLuv4i32:v4i32 (EXTRACT_SUBREG:f64 (VMOVLuv8i16:v16i8 (VLD1LNd32:f64 addrmode6oneL32:i32:$addr, (IMPLICIT_DEF:f64), 0:i32)), dsub_0:i32))
/*31695*/       /*Scope*/ 88, /*->31784*/
/*31696*/         OPC_CheckPredicate, 64, // Predicate_zextload
/*31698*/         OPC_CheckPredicate, 78, // Predicate_zextloadvi8
/*31700*/         OPC_CheckType, MVT::v4i32,
/*31702*/         OPC_CheckPatternPredicate, 17, // (getTargetLowering()->isLittleEndian())
/*31704*/         OPC_CheckComplexPat, /*CP*/11, /*#*/1, // SelectAddrMode6:$addr #2 #3
/*31707*/         OPC_EmitMergeInputChains1_0,
/*31708*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                      1/*#VTs*/, MVT::f64, 0/*#Ops*/,  // Results = #4
/*31715*/         OPC_EmitInteger, MVT::i32, 0, 
/*31718*/         OPC_EmitInteger, MVT::i32, 14, 
/*31721*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*31724*/         OPC_EmitNode, TARGET_VAL(ARM::VLD1LNd32), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::f64, 6/*#Ops*/, 2, 3, 4, 5, 6, 7,  // Results = #8
/*31737*/         OPC_EmitInteger, MVT::i32, 14, 
/*31740*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*31743*/         OPC_EmitNode, TARGET_VAL(ARM::VMOVLuv8i16), 0,
                      1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 8, 9, 10,  // Results = #11
/*31753*/         OPC_EmitInteger, MVT::i32, ARM::dsub_0,
/*31756*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      1/*#VTs*/, MVT::f64, 2/*#Ops*/, 11, 12,  // Results = #13
/*31765*/         OPC_EmitInteger, MVT::i32, 14, 
/*31768*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*31771*/         OPC_EmitNode, TARGET_VAL(ARM::VMOVLuv4i32), 0,
                      1/*#VTs*/, MVT::v4i32, 3/*#Ops*/, 13, 14, 15,  // Results = #16
/*31781*/         OPC_CompleteMatch, 1, 16, 
                  // Src: (ld:v4i32 addrmode6oneL32:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_zextload>><<P:Predicate_zextloadvi8>> - Complexity = 13
                  // Dst: (VMOVLuv4i32:v4i32 (EXTRACT_SUBREG:f64 (VMOVLuv8i16:v16i8 (VLD1LNd32:f64 addrmode6oneL32:i32:$addr, (IMPLICIT_DEF:f64), 0:i32)), dsub_0:i32))
/*31784*/       /*Scope*/ 88, /*->31873*/
/*31785*/         OPC_CheckPredicate, 67, // Predicate_sextload
/*31787*/         OPC_CheckPredicate, 79, // Predicate_sextloadvi8
/*31789*/         OPC_CheckType, MVT::v4i32,
/*31791*/         OPC_CheckPatternPredicate, 17, // (getTargetLowering()->isLittleEndian())
/*31793*/         OPC_CheckComplexPat, /*CP*/11, /*#*/1, // SelectAddrMode6:$addr #2 #3
/*31796*/         OPC_EmitMergeInputChains1_0,
/*31797*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                      1/*#VTs*/, MVT::f64, 0/*#Ops*/,  // Results = #4
/*31804*/         OPC_EmitInteger, MVT::i32, 0, 
/*31807*/         OPC_EmitInteger, MVT::i32, 14, 
/*31810*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*31813*/         OPC_EmitNode, TARGET_VAL(ARM::VLD1LNd32), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::f64, 6/*#Ops*/, 2, 3, 4, 5, 6, 7,  // Results = #8
/*31826*/         OPC_EmitInteger, MVT::i32, 14, 
/*31829*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*31832*/         OPC_EmitNode, TARGET_VAL(ARM::VMOVLsv8i16), 0,
                      1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 8, 9, 10,  // Results = #11
/*31842*/         OPC_EmitInteger, MVT::i32, ARM::dsub_0,
/*31845*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      1/*#VTs*/, MVT::f64, 2/*#Ops*/, 11, 12,  // Results = #13
/*31854*/         OPC_EmitInteger, MVT::i32, 14, 
/*31857*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*31860*/         OPC_EmitNode, TARGET_VAL(ARM::VMOVLsv4i32), 0,
                      1/*#VTs*/, MVT::v4i32, 3/*#Ops*/, 13, 14, 15,  // Results = #16
/*31870*/         OPC_CompleteMatch, 1, 16, 
                  // Src: (ld:v4i32 addrmode6oneL32:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_sextload>><<P:Predicate_sextloadvi8>> - Complexity = 13
                  // Dst: (VMOVLsv4i32:v4i32 (EXTRACT_SUBREG:f64 (VMOVLsv8i16:v16i8 (VLD1LNd32:f64 addrmode6oneL32:i32:$addr, (IMPLICIT_DEF:f64), 0:i32)), dsub_0:i32))
/*31873*/       /*Scope*/ 88, /*->31962*/
/*31874*/         OPC_CheckPredicate, 33, // Predicate_extload
/*31876*/         OPC_CheckPredicate, 80, // Predicate_extloadvi16
/*31878*/         OPC_CheckType, MVT::v2i64,
/*31880*/         OPC_CheckPatternPredicate, 17, // (getTargetLowering()->isLittleEndian())
/*31882*/         OPC_CheckComplexPat, /*CP*/11, /*#*/1, // SelectAddrMode6:$addr #2 #3
/*31885*/         OPC_EmitMergeInputChains1_0,
/*31886*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                      1/*#VTs*/, MVT::f64, 0/*#Ops*/,  // Results = #4
/*31893*/         OPC_EmitInteger, MVT::i32, 0, 
/*31896*/         OPC_EmitInteger, MVT::i32, 14, 
/*31899*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*31902*/         OPC_EmitNode, TARGET_VAL(ARM::VLD1LNd32), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::f64, 6/*#Ops*/, 2, 3, 4, 5, 6, 7,  // Results = #8
/*31915*/         OPC_EmitInteger, MVT::i32, 14, 
/*31918*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*31921*/         OPC_EmitNode, TARGET_VAL(ARM::VMOVLuv4i32), 0,
                      1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 8, 9, 10,  // Results = #11
/*31931*/         OPC_EmitInteger, MVT::i32, ARM::dsub_0,
/*31934*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      1/*#VTs*/, MVT::f64, 2/*#Ops*/, 11, 12,  // Results = #13
/*31943*/         OPC_EmitInteger, MVT::i32, 14, 
/*31946*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*31949*/         OPC_EmitNode, TARGET_VAL(ARM::VMOVLuv2i64), 0,
                      1/*#VTs*/, MVT::v2i64, 3/*#Ops*/, 13, 14, 15,  // Results = #16
/*31959*/         OPC_CompleteMatch, 1, 16, 
                  // Src: (ld:v2i64 addrmode6oneL32:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_extload>><<P:Predicate_extloadvi16>> - Complexity = 13
                  // Dst: (VMOVLuv2i64:v2i64 (EXTRACT_SUBREG:f64 (VMOVLuv4i32:v16i8 (VLD1LNd32:f64 addrmode6oneL32:i32:$addr, (IMPLICIT_DEF:f64), 0:i32)), dsub_0:i32))
/*31962*/       /*Scope*/ 88, /*->32051*/
/*31963*/         OPC_CheckPredicate, 64, // Predicate_zextload
/*31965*/         OPC_CheckPredicate, 81, // Predicate_zextloadvi16
/*31967*/         OPC_CheckType, MVT::v2i64,
/*31969*/         OPC_CheckPatternPredicate, 17, // (getTargetLowering()->isLittleEndian())
/*31971*/         OPC_CheckComplexPat, /*CP*/11, /*#*/1, // SelectAddrMode6:$addr #2 #3
/*31974*/         OPC_EmitMergeInputChains1_0,
/*31975*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                      1/*#VTs*/, MVT::f64, 0/*#Ops*/,  // Results = #4
/*31982*/         OPC_EmitInteger, MVT::i32, 0, 
/*31985*/         OPC_EmitInteger, MVT::i32, 14, 
/*31988*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*31991*/         OPC_EmitNode, TARGET_VAL(ARM::VLD1LNd32), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::f64, 6/*#Ops*/, 2, 3, 4, 5, 6, 7,  // Results = #8
/*32004*/         OPC_EmitInteger, MVT::i32, 14, 
/*32007*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*32010*/         OPC_EmitNode, TARGET_VAL(ARM::VMOVLuv4i32), 0,
                      1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 8, 9, 10,  // Results = #11
/*32020*/         OPC_EmitInteger, MVT::i32, ARM::dsub_0,
/*32023*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      1/*#VTs*/, MVT::f64, 2/*#Ops*/, 11, 12,  // Results = #13
/*32032*/         OPC_EmitInteger, MVT::i32, 14, 
/*32035*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*32038*/         OPC_EmitNode, TARGET_VAL(ARM::VMOVLuv2i64), 0,
                      1/*#VTs*/, MVT::v2i64, 3/*#Ops*/, 13, 14, 15,  // Results = #16
/*32048*/         OPC_CompleteMatch, 1, 16, 
                  // Src: (ld:v2i64 addrmode6oneL32:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_zextload>><<P:Predicate_zextloadvi16>> - Complexity = 13
                  // Dst: (VMOVLuv2i64:v2i64 (EXTRACT_SUBREG:f64 (VMOVLuv4i32:v16i8 (VLD1LNd32:f64 addrmode6oneL32:i32:$addr, (IMPLICIT_DEF:f64), 0:i32)), dsub_0:i32))
/*32051*/       /*Scope*/ 88, /*->32140*/
/*32052*/         OPC_CheckPredicate, 67, // Predicate_sextload
/*32054*/         OPC_CheckPredicate, 82, // Predicate_sextloadvi16
/*32056*/         OPC_CheckType, MVT::v2i64,
/*32058*/         OPC_CheckPatternPredicate, 17, // (getTargetLowering()->isLittleEndian())
/*32060*/         OPC_CheckComplexPat, /*CP*/11, /*#*/1, // SelectAddrMode6:$addr #2 #3
/*32063*/         OPC_EmitMergeInputChains1_0,
/*32064*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                      1/*#VTs*/, MVT::f64, 0/*#Ops*/,  // Results = #4
/*32071*/         OPC_EmitInteger, MVT::i32, 0, 
/*32074*/         OPC_EmitInteger, MVT::i32, 14, 
/*32077*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*32080*/         OPC_EmitNode, TARGET_VAL(ARM::VLD1LNd32), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::f64, 6/*#Ops*/, 2, 3, 4, 5, 6, 7,  // Results = #8
/*32093*/         OPC_EmitInteger, MVT::i32, 14, 
/*32096*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*32099*/         OPC_EmitNode, TARGET_VAL(ARM::VMOVLsv4i32), 0,
                      1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 8, 9, 10,  // Results = #11
/*32109*/         OPC_EmitInteger, MVT::i32, ARM::dsub_0,
/*32112*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      1/*#VTs*/, MVT::f64, 2/*#Ops*/, 11, 12,  // Results = #13
/*32121*/         OPC_EmitInteger, MVT::i32, 14, 
/*32124*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*32127*/         OPC_EmitNode, TARGET_VAL(ARM::VMOVLsv2i64), 0,
                      1/*#VTs*/, MVT::v2i64, 3/*#Ops*/, 13, 14, 15,  // Results = #16
/*32137*/         OPC_CompleteMatch, 1, 16, 
                  // Src: (ld:v2i64 addrmode6oneL32:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_sextload>><<P:Predicate_sextloadvi16>> - Complexity = 13
                  // Dst: (VMOVLsv2i64:v2i64 (EXTRACT_SUBREG:f64 (VMOVLsv4i32:v16i8 (VLD1LNd32:f64 addrmode6oneL32:i32:$addr, (IMPLICIT_DEF:f64), 0:i32)), dsub_0:i32))
/*32140*/       /*Scope*/ 85, /*->32226*/
/*32141*/         OPC_CheckPredicate, 33, // Predicate_extload
/*32143*/         OPC_CheckPredicate, 77, // Predicate_extloadvi8
/*32145*/         OPC_CheckType, MVT::v4i16,
/*32147*/         OPC_CheckPatternPredicate, 18, // (getTargetLowering()->isBigEndian())
/*32149*/         OPC_CheckComplexPat, /*CP*/11, /*#*/1, // SelectAddrMode6:$addr #2 #3
/*32152*/         OPC_EmitMergeInputChains1_0,
/*32153*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                      1/*#VTs*/, MVT::f64, 0/*#Ops*/,  // Results = #4
/*32160*/         OPC_EmitInteger, MVT::i32, 0, 
/*32163*/         OPC_EmitInteger, MVT::i32, 14, 
/*32166*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*32169*/         OPC_EmitNode, TARGET_VAL(ARM::VLD1LNd32), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::f64, 6/*#Ops*/, 2, 3, 4, 5, 6, 7,  // Results = #8
/*32182*/         OPC_EmitInteger, MVT::i32, 14, 
/*32185*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*32188*/         OPC_EmitNode, TARGET_VAL(ARM::VREV32d8), 0,
                      1/*#VTs*/, MVT::f64, 3/*#Ops*/, 8, 9, 10,  // Results = #11
/*32198*/         OPC_EmitInteger, MVT::i32, 14, 
/*32201*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*32204*/         OPC_EmitNode, TARGET_VAL(ARM::VMOVLuv8i16), 0,
                      1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 11, 12, 13,  // Results = #14
/*32214*/         OPC_EmitInteger, MVT::i32, ARM::dsub_0,
/*32217*/         OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0|OPFL_Chain,
                      1/*#VTs*/, MVT::v4i16, 2/*#Ops*/, 14, 15, 
                  // Src: (ld:v4i16 addrmode6oneL32:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_extload>><<P:Predicate_extloadvi8>> - Complexity = 13
                  // Dst: (EXTRACT_SUBREG:v4i16 (VMOVLuv8i16:v16i8 (VREV32d8:f64 (VLD1LNd32:f64 addrmode6oneL32:i32:$addr, (IMPLICIT_DEF:f64), 0:i32))), dsub_0:i32)
/*32226*/       /*Scope*/ 85, /*->32312*/
/*32227*/         OPC_CheckPredicate, 64, // Predicate_zextload
/*32229*/         OPC_CheckPredicate, 78, // Predicate_zextloadvi8
/*32231*/         OPC_CheckType, MVT::v4i16,
/*32233*/         OPC_CheckPatternPredicate, 18, // (getTargetLowering()->isBigEndian())
/*32235*/         OPC_CheckComplexPat, /*CP*/11, /*#*/1, // SelectAddrMode6:$addr #2 #3
/*32238*/         OPC_EmitMergeInputChains1_0,
/*32239*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                      1/*#VTs*/, MVT::f64, 0/*#Ops*/,  // Results = #4
/*32246*/         OPC_EmitInteger, MVT::i32, 0, 
/*32249*/         OPC_EmitInteger, MVT::i32, 14, 
/*32252*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*32255*/         OPC_EmitNode, TARGET_VAL(ARM::VLD1LNd32), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::f64, 6/*#Ops*/, 2, 3, 4, 5, 6, 7,  // Results = #8
/*32268*/         OPC_EmitInteger, MVT::i32, 14, 
/*32271*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*32274*/         OPC_EmitNode, TARGET_VAL(ARM::VREV32d8), 0,
                      1/*#VTs*/, MVT::f64, 3/*#Ops*/, 8, 9, 10,  // Results = #11
/*32284*/         OPC_EmitInteger, MVT::i32, 14, 
/*32287*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*32290*/         OPC_EmitNode, TARGET_VAL(ARM::VMOVLuv8i16), 0,
                      1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 11, 12, 13,  // Results = #14
/*32300*/         OPC_EmitInteger, MVT::i32, ARM::dsub_0,
/*32303*/         OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0|OPFL_Chain,
                      1/*#VTs*/, MVT::v4i16, 2/*#Ops*/, 14, 15, 
                  // Src: (ld:v4i16 addrmode6oneL32:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_zextload>><<P:Predicate_zextloadvi8>> - Complexity = 13
                  // Dst: (EXTRACT_SUBREG:v4i16 (VMOVLuv8i16:v16i8 (VREV32d8:f64 (VLD1LNd32:f64 addrmode6oneL32:i32:$addr, (IMPLICIT_DEF:f64), 0:i32))), dsub_0:i32)
/*32312*/       /*Scope*/ 85, /*->32398*/
/*32313*/         OPC_CheckPredicate, 67, // Predicate_sextload
/*32315*/         OPC_CheckPredicate, 79, // Predicate_sextloadvi8
/*32317*/         OPC_CheckType, MVT::v4i16,
/*32319*/         OPC_CheckPatternPredicate, 18, // (getTargetLowering()->isBigEndian())
/*32321*/         OPC_CheckComplexPat, /*CP*/11, /*#*/1, // SelectAddrMode6:$addr #2 #3
/*32324*/         OPC_EmitMergeInputChains1_0,
/*32325*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                      1/*#VTs*/, MVT::f64, 0/*#Ops*/,  // Results = #4
/*32332*/         OPC_EmitInteger, MVT::i32, 0, 
/*32335*/         OPC_EmitInteger, MVT::i32, 14, 
/*32338*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*32341*/         OPC_EmitNode, TARGET_VAL(ARM::VLD1LNd32), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::f64, 6/*#Ops*/, 2, 3, 4, 5, 6, 7,  // Results = #8
/*32354*/         OPC_EmitInteger, MVT::i32, 14, 
/*32357*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*32360*/         OPC_EmitNode, TARGET_VAL(ARM::VREV32d8), 0,
                      1/*#VTs*/, MVT::f64, 3/*#Ops*/, 8, 9, 10,  // Results = #11
/*32370*/         OPC_EmitInteger, MVT::i32, 14, 
/*32373*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*32376*/         OPC_EmitNode, TARGET_VAL(ARM::VMOVLsv8i16), 0,
                      1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 11, 12, 13,  // Results = #14
/*32386*/         OPC_EmitInteger, MVT::i32, ARM::dsub_0,
/*32389*/         OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0|OPFL_Chain,
                      1/*#VTs*/, MVT::v4i16, 2/*#Ops*/, 14, 15, 
                  // Src: (ld:v4i16 addrmode6oneL32:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_sextload>><<P:Predicate_sextloadvi8>> - Complexity = 13
                  // Dst: (EXTRACT_SUBREG:v4i16 (VMOVLsv8i16:v16i8 (VREV32d8:f64 (VLD1LNd32:f64 addrmode6oneL32:i32:$addr, (IMPLICIT_DEF:f64), 0:i32))), dsub_0:i32)
/*32398*/       /*Scope*/ 85, /*->32484*/
/*32399*/         OPC_CheckPredicate, 33, // Predicate_extload
/*32401*/         OPC_CheckPredicate, 80, // Predicate_extloadvi16
/*32403*/         OPC_CheckType, MVT::v2i32,
/*32405*/         OPC_CheckPatternPredicate, 18, // (getTargetLowering()->isBigEndian())
/*32407*/         OPC_CheckComplexPat, /*CP*/11, /*#*/1, // SelectAddrMode6:$addr #2 #3
/*32410*/         OPC_EmitMergeInputChains1_0,
/*32411*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                      1/*#VTs*/, MVT::f64, 0/*#Ops*/,  // Results = #4
/*32418*/         OPC_EmitInteger, MVT::i32, 0, 
/*32421*/         OPC_EmitInteger, MVT::i32, 14, 
/*32424*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*32427*/         OPC_EmitNode, TARGET_VAL(ARM::VLD1LNd32), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::f64, 6/*#Ops*/, 2, 3, 4, 5, 6, 7,  // Results = #8
/*32440*/         OPC_EmitInteger, MVT::i32, 14, 
/*32443*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*32446*/         OPC_EmitNode, TARGET_VAL(ARM::VREV32d16), 0,
                      1/*#VTs*/, MVT::f64, 3/*#Ops*/, 8, 9, 10,  // Results = #11
/*32456*/         OPC_EmitInteger, MVT::i32, 14, 
/*32459*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*32462*/         OPC_EmitNode, TARGET_VAL(ARM::VMOVLuv4i32), 0,
                      1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 11, 12, 13,  // Results = #14
/*32472*/         OPC_EmitInteger, MVT::i32, ARM::dsub_0,
/*32475*/         OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0|OPFL_Chain,
                      1/*#VTs*/, MVT::v2i32, 2/*#Ops*/, 14, 15, 
                  // Src: (ld:v2i32 addrmode6oneL32:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_extload>><<P:Predicate_extloadvi16>> - Complexity = 13
                  // Dst: (EXTRACT_SUBREG:v2i32 (VMOVLuv4i32:v16i8 (VREV32d16:f64 (VLD1LNd32:f64 addrmode6oneL32:i32:$addr, (IMPLICIT_DEF:f64), 0:i32))), dsub_0:i32)
/*32484*/       /*Scope*/ 85, /*->32570*/
/*32485*/         OPC_CheckPredicate, 64, // Predicate_zextload
/*32487*/         OPC_CheckPredicate, 81, // Predicate_zextloadvi16
/*32489*/         OPC_CheckType, MVT::v2i32,
/*32491*/         OPC_CheckPatternPredicate, 18, // (getTargetLowering()->isBigEndian())
/*32493*/         OPC_CheckComplexPat, /*CP*/11, /*#*/1, // SelectAddrMode6:$addr #2 #3
/*32496*/         OPC_EmitMergeInputChains1_0,
/*32497*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                      1/*#VTs*/, MVT::f64, 0/*#Ops*/,  // Results = #4
/*32504*/         OPC_EmitInteger, MVT::i32, 0, 
/*32507*/         OPC_EmitInteger, MVT::i32, 14, 
/*32510*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*32513*/         OPC_EmitNode, TARGET_VAL(ARM::VLD1LNd32), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::f64, 6/*#Ops*/, 2, 3, 4, 5, 6, 7,  // Results = #8
/*32526*/         OPC_EmitInteger, MVT::i32, 14, 
/*32529*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*32532*/         OPC_EmitNode, TARGET_VAL(ARM::VREV32d16), 0,
                      1/*#VTs*/, MVT::f64, 3/*#Ops*/, 8, 9, 10,  // Results = #11
/*32542*/         OPC_EmitInteger, MVT::i32, 14, 
/*32545*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*32548*/         OPC_EmitNode, TARGET_VAL(ARM::VMOVLuv4i32), 0,
                      1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 11, 12, 13,  // Results = #14
/*32558*/         OPC_EmitInteger, MVT::i32, ARM::dsub_0,
/*32561*/         OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0|OPFL_Chain,
                      1/*#VTs*/, MVT::v2i32, 2/*#Ops*/, 14, 15, 
                  // Src: (ld:v2i32 addrmode6oneL32:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_zextload>><<P:Predicate_zextloadvi16>> - Complexity = 13
                  // Dst: (EXTRACT_SUBREG:v2i32 (VMOVLuv4i32:v16i8 (VREV32d16:f64 (VLD1LNd32:f64 addrmode6oneL32:i32:$addr, (IMPLICIT_DEF:f64), 0:i32))), dsub_0:i32)
/*32570*/       /*Scope*/ 85, /*->32656*/
/*32571*/         OPC_CheckPredicate, 67, // Predicate_sextload
/*32573*/         OPC_CheckPredicate, 82, // Predicate_sextloadvi16
/*32575*/         OPC_CheckType, MVT::v2i32,
/*32577*/         OPC_CheckPatternPredicate, 18, // (getTargetLowering()->isBigEndian())
/*32579*/         OPC_CheckComplexPat, /*CP*/11, /*#*/1, // SelectAddrMode6:$addr #2 #3
/*32582*/         OPC_EmitMergeInputChains1_0,
/*32583*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                      1/*#VTs*/, MVT::f64, 0/*#Ops*/,  // Results = #4
/*32590*/         OPC_EmitInteger, MVT::i32, 0, 
/*32593*/         OPC_EmitInteger, MVT::i32, 14, 
/*32596*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*32599*/         OPC_EmitNode, TARGET_VAL(ARM::VLD1LNd32), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::f64, 6/*#Ops*/, 2, 3, 4, 5, 6, 7,  // Results = #8
/*32612*/         OPC_EmitInteger, MVT::i32, 14, 
/*32615*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*32618*/         OPC_EmitNode, TARGET_VAL(ARM::VREV32d16), 0,
                      1/*#VTs*/, MVT::f64, 3/*#Ops*/, 8, 9, 10,  // Results = #11
/*32628*/         OPC_EmitInteger, MVT::i32, 14, 
/*32631*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*32634*/         OPC_EmitNode, TARGET_VAL(ARM::VMOVLsv4i32), 0,
                      1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 11, 12, 13,  // Results = #14
/*32644*/         OPC_EmitInteger, MVT::i32, ARM::dsub_0,
/*32647*/         OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0|OPFL_Chain,
                      1/*#VTs*/, MVT::v2i32, 2/*#Ops*/, 14, 15, 
                  // Src: (ld:v2i32 addrmode6oneL32:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_sextload>><<P:Predicate_sextloadvi16>> - Complexity = 13
                  // Dst: (EXTRACT_SUBREG:v2i32 (VMOVLsv4i32:v16i8 (VREV32d16:f64 (VLD1LNd32:f64 addrmode6oneL32:i32:$addr, (IMPLICIT_DEF:f64), 0:i32))), dsub_0:i32)
/*32656*/       /*Scope*/ 97, /*->32754*/
/*32657*/         OPC_CheckPredicate, 33, // Predicate_extload
/*32659*/         OPC_CheckPredicate, 77, // Predicate_extloadvi8
/*32661*/         OPC_CheckType, MVT::v2i32,
/*32663*/         OPC_CheckPatternPredicate, 17, // (getTargetLowering()->isLittleEndian())
/*32665*/         OPC_CheckComplexPat, /*CP*/9, /*#*/1, // SelectAddrMode6:$addr #2 #3
/*32668*/         OPC_EmitMergeInputChains1_0,
/*32669*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                      1/*#VTs*/, MVT::f64, 0/*#Ops*/,  // Results = #4
/*32676*/         OPC_EmitInteger, MVT::i32, 0, 
/*32679*/         OPC_EmitInteger, MVT::i32, 14, 
/*32682*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*32685*/         OPC_EmitNode, TARGET_VAL(ARM::VLD1LNd16), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::f64, 6/*#Ops*/, 2, 3, 4, 5, 6, 7,  // Results = #8
/*32698*/         OPC_EmitInteger, MVT::i32, 14, 
/*32701*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*32704*/         OPC_EmitNode, TARGET_VAL(ARM::VMOVLuv8i16), 0,
                      1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 8, 9, 10,  // Results = #11
/*32714*/         OPC_EmitInteger, MVT::i32, ARM::dsub_0,
/*32717*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      1/*#VTs*/, MVT::f64, 2/*#Ops*/, 11, 12,  // Results = #13
/*32726*/         OPC_EmitInteger, MVT::i32, 14, 
/*32729*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*32732*/         OPC_EmitNode, TARGET_VAL(ARM::VMOVLuv4i32), 0,
                      1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 13, 14, 15,  // Results = #16
/*32742*/         OPC_EmitInteger, MVT::i32, ARM::dsub_0,
/*32745*/         OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0|OPFL_Chain,
                      1/*#VTs*/, MVT::v2i32, 2/*#Ops*/, 16, 17, 
                  // Src: (ld:v2i32 addrmode6:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_extload>><<P:Predicate_extloadvi8>> - Complexity = 13
                  // Dst: (EXTRACT_SUBREG:v2i32 (VMOVLuv4i32:v16i8 (EXTRACT_SUBREG:f64 (VMOVLuv8i16:v16i8 (VLD1LNd16:f64 addrmode6:i32:$addr, (IMPLICIT_DEF:f64), 0:i32)), dsub_0:i32)), dsub_0:i32)
/*32754*/       /*Scope*/ 97, /*->32852*/
/*32755*/         OPC_CheckPredicate, 64, // Predicate_zextload
/*32757*/         OPC_CheckPredicate, 78, // Predicate_zextloadvi8
/*32759*/         OPC_CheckType, MVT::v2i32,
/*32761*/         OPC_CheckPatternPredicate, 17, // (getTargetLowering()->isLittleEndian())
/*32763*/         OPC_CheckComplexPat, /*CP*/9, /*#*/1, // SelectAddrMode6:$addr #2 #3
/*32766*/         OPC_EmitMergeInputChains1_0,
/*32767*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                      1/*#VTs*/, MVT::f64, 0/*#Ops*/,  // Results = #4
/*32774*/         OPC_EmitInteger, MVT::i32, 0, 
/*32777*/         OPC_EmitInteger, MVT::i32, 14, 
/*32780*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*32783*/         OPC_EmitNode, TARGET_VAL(ARM::VLD1LNd16), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::f64, 6/*#Ops*/, 2, 3, 4, 5, 6, 7,  // Results = #8
/*32796*/         OPC_EmitInteger, MVT::i32, 14, 
/*32799*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*32802*/         OPC_EmitNode, TARGET_VAL(ARM::VMOVLuv8i16), 0,
                      1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 8, 9, 10,  // Results = #11
/*32812*/         OPC_EmitInteger, MVT::i32, ARM::dsub_0,
/*32815*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      1/*#VTs*/, MVT::f64, 2/*#Ops*/, 11, 12,  // Results = #13
/*32824*/         OPC_EmitInteger, MVT::i32, 14, 
/*32827*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*32830*/         OPC_EmitNode, TARGET_VAL(ARM::VMOVLuv4i32), 0,
                      1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 13, 14, 15,  // Results = #16
/*32840*/         OPC_EmitInteger, MVT::i32, ARM::dsub_0,
/*32843*/         OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0|OPFL_Chain,
                      1/*#VTs*/, MVT::v2i32, 2/*#Ops*/, 16, 17, 
                  // Src: (ld:v2i32 addrmode6:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_zextload>><<P:Predicate_zextloadvi8>> - Complexity = 13
                  // Dst: (EXTRACT_SUBREG:v2i32 (VMOVLuv4i32:v16i8 (EXTRACT_SUBREG:f64 (VMOVLuv8i16:v16i8 (VLD1LNd16:f64 addrmode6:i32:$addr, (IMPLICIT_DEF:f64), 0:i32)), dsub_0:i32)), dsub_0:i32)
/*32852*/       /*Scope*/ 97, /*->32950*/
/*32853*/         OPC_CheckPredicate, 67, // Predicate_sextload
/*32855*/         OPC_CheckPredicate, 79, // Predicate_sextloadvi8
/*32857*/         OPC_CheckType, MVT::v2i32,
/*32859*/         OPC_CheckPatternPredicate, 17, // (getTargetLowering()->isLittleEndian())
/*32861*/         OPC_CheckComplexPat, /*CP*/9, /*#*/1, // SelectAddrMode6:$addr #2 #3
/*32864*/         OPC_EmitMergeInputChains1_0,
/*32865*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                      1/*#VTs*/, MVT::f64, 0/*#Ops*/,  // Results = #4
/*32872*/         OPC_EmitInteger, MVT::i32, 0, 
/*32875*/         OPC_EmitInteger, MVT::i32, 14, 
/*32878*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*32881*/         OPC_EmitNode, TARGET_VAL(ARM::VLD1LNd16), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::f64, 6/*#Ops*/, 2, 3, 4, 5, 6, 7,  // Results = #8
/*32894*/         OPC_EmitInteger, MVT::i32, 14, 
/*32897*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*32900*/         OPC_EmitNode, TARGET_VAL(ARM::VMOVLsv8i16), 0,
                      1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 8, 9, 10,  // Results = #11
/*32910*/         OPC_EmitInteger, MVT::i32, ARM::dsub_0,
/*32913*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      1/*#VTs*/, MVT::f64, 2/*#Ops*/, 11, 12,  // Results = #13
/*32922*/         OPC_EmitInteger, MVT::i32, 14, 
/*32925*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*32928*/         OPC_EmitNode, TARGET_VAL(ARM::VMOVLsv4i32), 0,
                      1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 13, 14, 15,  // Results = #16
/*32938*/         OPC_EmitInteger, MVT::i32, ARM::dsub_0,
/*32941*/         OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0|OPFL_Chain,
                      1/*#VTs*/, MVT::v2i32, 2/*#Ops*/, 16, 17, 
                  // Src: (ld:v2i32 addrmode6:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_sextload>><<P:Predicate_sextloadvi8>> - Complexity = 13
                  // Dst: (EXTRACT_SUBREG:v2i32 (VMOVLsv4i32:v16i8 (EXTRACT_SUBREG:f64 (VMOVLsv8i16:v16i8 (VLD1LNd16:f64 addrmode6:i32:$addr, (IMPLICIT_DEF:f64), 0:i32)), dsub_0:i32)), dsub_0:i32)
/*32950*/       /*Scope*/ 104, /*->33055*/
/*32951*/         OPC_CheckPredicate, 33, // Predicate_extload
/*32953*/         OPC_CheckPredicate, 77, // Predicate_extloadvi8
/*32955*/         OPC_CheckType, MVT::v4i32,
/*32957*/         OPC_CheckPatternPredicate, 18, // (getTargetLowering()->isBigEndian())
/*32959*/         OPC_CheckComplexPat, /*CP*/11, /*#*/1, // SelectAddrMode6:$addr #2 #3
/*32962*/         OPC_EmitMergeInputChains1_0,
/*32963*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                      1/*#VTs*/, MVT::f64, 0/*#Ops*/,  // Results = #4
/*32970*/         OPC_EmitInteger, MVT::i32, 0, 
/*32973*/         OPC_EmitInteger, MVT::i32, 14, 
/*32976*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*32979*/         OPC_EmitNode, TARGET_VAL(ARM::VLD1LNd32), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::f64, 6/*#Ops*/, 2, 3, 4, 5, 6, 7,  // Results = #8
/*32992*/         OPC_EmitInteger, MVT::i32, 14, 
/*32995*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*32998*/         OPC_EmitNode, TARGET_VAL(ARM::VREV32d8), 0,
                      1/*#VTs*/, MVT::f64, 3/*#Ops*/, 8, 9, 10,  // Results = #11
/*33008*/         OPC_EmitInteger, MVT::i32, 14, 
/*33011*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*33014*/         OPC_EmitNode, TARGET_VAL(ARM::VMOVLuv8i16), 0,
                      1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 11, 12, 13,  // Results = #14
/*33024*/         OPC_EmitInteger, MVT::i32, ARM::dsub_0,
/*33027*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      1/*#VTs*/, MVT::f64, 2/*#Ops*/, 14, 15,  // Results = #16
/*33036*/         OPC_EmitInteger, MVT::i32, 14, 
/*33039*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*33042*/         OPC_EmitNode, TARGET_VAL(ARM::VMOVLuv4i32), 0,
                      1/*#VTs*/, MVT::v4i32, 3/*#Ops*/, 16, 17, 18,  // Results = #19
/*33052*/         OPC_CompleteMatch, 1, 19, 
                  // Src: (ld:v4i32 addrmode6oneL32:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_extload>><<P:Predicate_extloadvi8>> - Complexity = 13
                  // Dst: (VMOVLuv4i32:v4i32 (EXTRACT_SUBREG:f64 (VMOVLuv8i16:v16i8 (VREV32d8:f64 (VLD1LNd32:f64 addrmode6oneL32:i32:$addr, (IMPLICIT_DEF:f64), 0:i32))), dsub_0:i32))
/*33055*/       /*Scope*/ 104, /*->33160*/
/*33056*/         OPC_CheckPredicate, 64, // Predicate_zextload
/*33058*/         OPC_CheckPredicate, 78, // Predicate_zextloadvi8
/*33060*/         OPC_CheckType, MVT::v4i32,
/*33062*/         OPC_CheckPatternPredicate, 18, // (getTargetLowering()->isBigEndian())
/*33064*/         OPC_CheckComplexPat, /*CP*/11, /*#*/1, // SelectAddrMode6:$addr #2 #3
/*33067*/         OPC_EmitMergeInputChains1_0,
/*33068*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                      1/*#VTs*/, MVT::f64, 0/*#Ops*/,  // Results = #4
/*33075*/         OPC_EmitInteger, MVT::i32, 0, 
/*33078*/         OPC_EmitInteger, MVT::i32, 14, 
/*33081*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*33084*/         OPC_EmitNode, TARGET_VAL(ARM::VLD1LNd32), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::f64, 6/*#Ops*/, 2, 3, 4, 5, 6, 7,  // Results = #8
/*33097*/         OPC_EmitInteger, MVT::i32, 14, 
/*33100*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*33103*/         OPC_EmitNode, TARGET_VAL(ARM::VREV32d8), 0,
                      1/*#VTs*/, MVT::f64, 3/*#Ops*/, 8, 9, 10,  // Results = #11
/*33113*/         OPC_EmitInteger, MVT::i32, 14, 
/*33116*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*33119*/         OPC_EmitNode, TARGET_VAL(ARM::VMOVLuv8i16), 0,
                      1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 11, 12, 13,  // Results = #14
/*33129*/         OPC_EmitInteger, MVT::i32, ARM::dsub_0,
/*33132*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      1/*#VTs*/, MVT::f64, 2/*#Ops*/, 14, 15,  // Results = #16
/*33141*/         OPC_EmitInteger, MVT::i32, 14, 
/*33144*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*33147*/         OPC_EmitNode, TARGET_VAL(ARM::VMOVLuv4i32), 0,
                      1/*#VTs*/, MVT::v4i32, 3/*#Ops*/, 16, 17, 18,  // Results = #19
/*33157*/         OPC_CompleteMatch, 1, 19, 
                  // Src: (ld:v4i32 addrmode6oneL32:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_zextload>><<P:Predicate_zextloadvi8>> - Complexity = 13
                  // Dst: (VMOVLuv4i32:v4i32 (EXTRACT_SUBREG:f64 (VMOVLuv8i16:v16i8 (VREV32d8:f64 (VLD1LNd32:f64 addrmode6oneL32:i32:$addr, (IMPLICIT_DEF:f64), 0:i32))), dsub_0:i32))
/*33160*/       /*Scope*/ 104, /*->33265*/
/*33161*/         OPC_CheckPredicate, 67, // Predicate_sextload
/*33163*/         OPC_CheckPredicate, 79, // Predicate_sextloadvi8
/*33165*/         OPC_CheckType, MVT::v4i32,
/*33167*/         OPC_CheckPatternPredicate, 18, // (getTargetLowering()->isBigEndian())
/*33169*/         OPC_CheckComplexPat, /*CP*/11, /*#*/1, // SelectAddrMode6:$addr #2 #3
/*33172*/         OPC_EmitMergeInputChains1_0,
/*33173*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                      1/*#VTs*/, MVT::f64, 0/*#Ops*/,  // Results = #4
/*33180*/         OPC_EmitInteger, MVT::i32, 0, 
/*33183*/         OPC_EmitInteger, MVT::i32, 14, 
/*33186*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*33189*/         OPC_EmitNode, TARGET_VAL(ARM::VLD1LNd32), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::f64, 6/*#Ops*/, 2, 3, 4, 5, 6, 7,  // Results = #8
/*33202*/         OPC_EmitInteger, MVT::i32, 14, 
/*33205*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*33208*/         OPC_EmitNode, TARGET_VAL(ARM::VREV32d8), 0,
                      1/*#VTs*/, MVT::f64, 3/*#Ops*/, 8, 9, 10,  // Results = #11
/*33218*/         OPC_EmitInteger, MVT::i32, 14, 
/*33221*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*33224*/         OPC_EmitNode, TARGET_VAL(ARM::VMOVLsv8i16), 0,
                      1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 11, 12, 13,  // Results = #14
/*33234*/         OPC_EmitInteger, MVT::i32, ARM::dsub_0,
/*33237*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      1/*#VTs*/, MVT::f64, 2/*#Ops*/, 14, 15,  // Results = #16
/*33246*/         OPC_EmitInteger, MVT::i32, 14, 
/*33249*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*33252*/         OPC_EmitNode, TARGET_VAL(ARM::VMOVLsv4i32), 0,
                      1/*#VTs*/, MVT::v4i32, 3/*#Ops*/, 16, 17, 18,  // Results = #19
/*33262*/         OPC_CompleteMatch, 1, 19, 
                  // Src: (ld:v4i32 addrmode6oneL32:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_sextload>><<P:Predicate_sextloadvi8>> - Complexity = 13
                  // Dst: (VMOVLsv4i32:v4i32 (EXTRACT_SUBREG:f64 (VMOVLsv8i16:v16i8 (VREV32d8:f64 (VLD1LNd32:f64 addrmode6oneL32:i32:$addr, (IMPLICIT_DEF:f64), 0:i32))), dsub_0:i32))
/*33265*/       /*Scope*/ 104, /*->33370*/
/*33266*/         OPC_CheckPredicate, 33, // Predicate_extload
/*33268*/         OPC_CheckPredicate, 80, // Predicate_extloadvi16
/*33270*/         OPC_CheckType, MVT::v2i64,
/*33272*/         OPC_CheckPatternPredicate, 18, // (getTargetLowering()->isBigEndian())
/*33274*/         OPC_CheckComplexPat, /*CP*/11, /*#*/1, // SelectAddrMode6:$addr #2 #3
/*33277*/         OPC_EmitMergeInputChains1_0,
/*33278*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                      1/*#VTs*/, MVT::f64, 0/*#Ops*/,  // Results = #4
/*33285*/         OPC_EmitInteger, MVT::i32, 0, 
/*33288*/         OPC_EmitInteger, MVT::i32, 14, 
/*33291*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*33294*/         OPC_EmitNode, TARGET_VAL(ARM::VLD1LNd32), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::f64, 6/*#Ops*/, 2, 3, 4, 5, 6, 7,  // Results = #8
/*33307*/         OPC_EmitInteger, MVT::i32, 14, 
/*33310*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*33313*/         OPC_EmitNode, TARGET_VAL(ARM::VREV32d16), 0,
                      1/*#VTs*/, MVT::f64, 3/*#Ops*/, 8, 9, 10,  // Results = #11
/*33323*/         OPC_EmitInteger, MVT::i32, 14, 
/*33326*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*33329*/         OPC_EmitNode, TARGET_VAL(ARM::VMOVLuv4i32), 0,
                      1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 11, 12, 13,  // Results = #14
/*33339*/         OPC_EmitInteger, MVT::i32, ARM::dsub_0,
/*33342*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      1/*#VTs*/, MVT::f64, 2/*#Ops*/, 14, 15,  // Results = #16
/*33351*/         OPC_EmitInteger, MVT::i32, 14, 
/*33354*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*33357*/         OPC_EmitNode, TARGET_VAL(ARM::VMOVLuv2i64), 0,
                      1/*#VTs*/, MVT::v2i64, 3/*#Ops*/, 16, 17, 18,  // Results = #19
/*33367*/         OPC_CompleteMatch, 1, 19, 
                  // Src: (ld:v2i64 addrmode6oneL32:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_extload>><<P:Predicate_extloadvi16>> - Complexity = 13
                  // Dst: (VMOVLuv2i64:v2i64 (EXTRACT_SUBREG:f64 (VMOVLuv4i32:v16i8 (VREV32d16:f64 (VLD1LNd32:f64 addrmode6oneL32:i32:$addr, (IMPLICIT_DEF:f64), 0:i32))), dsub_0:i32))
/*33370*/       /*Scope*/ 104, /*->33475*/
/*33371*/         OPC_CheckPredicate, 64, // Predicate_zextload
/*33373*/         OPC_CheckPredicate, 81, // Predicate_zextloadvi16
/*33375*/         OPC_CheckType, MVT::v2i64,
/*33377*/         OPC_CheckPatternPredicate, 18, // (getTargetLowering()->isBigEndian())
/*33379*/         OPC_CheckComplexPat, /*CP*/11, /*#*/1, // SelectAddrMode6:$addr #2 #3
/*33382*/         OPC_EmitMergeInputChains1_0,
/*33383*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                      1/*#VTs*/, MVT::f64, 0/*#Ops*/,  // Results = #4
/*33390*/         OPC_EmitInteger, MVT::i32, 0, 
/*33393*/         OPC_EmitInteger, MVT::i32, 14, 
/*33396*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*33399*/         OPC_EmitNode, TARGET_VAL(ARM::VLD1LNd32), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::f64, 6/*#Ops*/, 2, 3, 4, 5, 6, 7,  // Results = #8
/*33412*/         OPC_EmitInteger, MVT::i32, 14, 
/*33415*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*33418*/         OPC_EmitNode, TARGET_VAL(ARM::VREV32d16), 0,
                      1/*#VTs*/, MVT::f64, 3/*#Ops*/, 8, 9, 10,  // Results = #11
/*33428*/         OPC_EmitInteger, MVT::i32, 14, 
/*33431*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*33434*/         OPC_EmitNode, TARGET_VAL(ARM::VMOVLuv4i32), 0,
                      1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 11, 12, 13,  // Results = #14
/*33444*/         OPC_EmitInteger, MVT::i32, ARM::dsub_0,
/*33447*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      1/*#VTs*/, MVT::f64, 2/*#Ops*/, 14, 15,  // Results = #16
/*33456*/         OPC_EmitInteger, MVT::i32, 14, 
/*33459*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*33462*/         OPC_EmitNode, TARGET_VAL(ARM::VMOVLuv2i64), 0,
                      1/*#VTs*/, MVT::v2i64, 3/*#Ops*/, 16, 17, 18,  // Results = #19
/*33472*/         OPC_CompleteMatch, 1, 19, 
                  // Src: (ld:v2i64 addrmode6oneL32:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_zextload>><<P:Predicate_zextloadvi16>> - Complexity = 13
                  // Dst: (VMOVLuv2i64:v2i64 (EXTRACT_SUBREG:f64 (VMOVLuv4i32:v16i8 (VREV32d16:f64 (VLD1LNd32:f64 addrmode6oneL32:i32:$addr, (IMPLICIT_DEF:f64), 0:i32))), dsub_0:i32))
/*33475*/       /*Scope*/ 104, /*->33580*/
/*33476*/         OPC_CheckPredicate, 67, // Predicate_sextload
/*33478*/         OPC_CheckPredicate, 82, // Predicate_sextloadvi16
/*33480*/         OPC_CheckType, MVT::v2i64,
/*33482*/         OPC_CheckPatternPredicate, 18, // (getTargetLowering()->isBigEndian())
/*33484*/         OPC_CheckComplexPat, /*CP*/11, /*#*/1, // SelectAddrMode6:$addr #2 #3
/*33487*/         OPC_EmitMergeInputChains1_0,
/*33488*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                      1/*#VTs*/, MVT::f64, 0/*#Ops*/,  // Results = #4
/*33495*/         OPC_EmitInteger, MVT::i32, 0, 
/*33498*/         OPC_EmitInteger, MVT::i32, 14, 
/*33501*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*33504*/         OPC_EmitNode, TARGET_VAL(ARM::VLD1LNd32), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::f64, 6/*#Ops*/, 2, 3, 4, 5, 6, 7,  // Results = #8
/*33517*/         OPC_EmitInteger, MVT::i32, 14, 
/*33520*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*33523*/         OPC_EmitNode, TARGET_VAL(ARM::VREV32d16), 0,
                      1/*#VTs*/, MVT::f64, 3/*#Ops*/, 8, 9, 10,  // Results = #11
/*33533*/         OPC_EmitInteger, MVT::i32, 14, 
/*33536*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*33539*/         OPC_EmitNode, TARGET_VAL(ARM::VMOVLsv4i32), 0,
                      1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 11, 12, 13,  // Results = #14
/*33549*/         OPC_EmitInteger, MVT::i32, ARM::dsub_0,
/*33552*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      1/*#VTs*/, MVT::f64, 2/*#Ops*/, 14, 15,  // Results = #16
/*33561*/         OPC_EmitInteger, MVT::i32, 14, 
/*33564*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*33567*/         OPC_EmitNode, TARGET_VAL(ARM::VMOVLsv2i64), 0,
                      1/*#VTs*/, MVT::v2i64, 3/*#Ops*/, 16, 17, 18,  // Results = #19
/*33577*/         OPC_CompleteMatch, 1, 19, 
                  // Src: (ld:v2i64 addrmode6oneL32:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_sextload>><<P:Predicate_sextloadvi16>> - Complexity = 13
                  // Dst: (VMOVLsv2i64:v2i64 (EXTRACT_SUBREG:f64 (VMOVLsv4i32:v16i8 (VREV32d16:f64 (VLD1LNd32:f64 addrmode6oneL32:i32:$addr, (IMPLICIT_DEF:f64), 0:i32))), dsub_0:i32))
/*33580*/       /*Scope*/ 113, /*->33694*/
/*33581*/         OPC_CheckPredicate, 33, // Predicate_extload
/*33583*/         OPC_CheckPredicate, 77, // Predicate_extloadvi8
/*33585*/         OPC_CheckType, MVT::v2i32,
/*33587*/         OPC_CheckPatternPredicate, 18, // (getTargetLowering()->isBigEndian())
/*33589*/         OPC_CheckComplexPat, /*CP*/9, /*#*/1, // SelectAddrMode6:$addr #2 #3
/*33592*/         OPC_EmitMergeInputChains1_0,
/*33593*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                      1/*#VTs*/, MVT::f64, 0/*#Ops*/,  // Results = #4
/*33600*/         OPC_EmitInteger, MVT::i32, 0, 
/*33603*/         OPC_EmitInteger, MVT::i32, 14, 
/*33606*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*33609*/         OPC_EmitNode, TARGET_VAL(ARM::VLD1LNd16), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::f64, 6/*#Ops*/, 2, 3, 4, 5, 6, 7,  // Results = #8
/*33622*/         OPC_EmitInteger, MVT::i32, 14, 
/*33625*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*33628*/         OPC_EmitNode, TARGET_VAL(ARM::VREV16d8), 0,
                      1/*#VTs*/, MVT::f64, 3/*#Ops*/, 8, 9, 10,  // Results = #11
/*33638*/         OPC_EmitInteger, MVT::i32, 14, 
/*33641*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*33644*/         OPC_EmitNode, TARGET_VAL(ARM::VMOVLuv8i16), 0,
                      1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 11, 12, 13,  // Results = #14
/*33654*/         OPC_EmitInteger, MVT::i32, ARM::dsub_0,
/*33657*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      1/*#VTs*/, MVT::f64, 2/*#Ops*/, 14, 15,  // Results = #16
/*33666*/         OPC_EmitInteger, MVT::i32, 14, 
/*33669*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*33672*/         OPC_EmitNode, TARGET_VAL(ARM::VMOVLuv4i32), 0,
                      1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 16, 17, 18,  // Results = #19
/*33682*/         OPC_EmitInteger, MVT::i32, ARM::dsub_0,
/*33685*/         OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0|OPFL_Chain,
                      1/*#VTs*/, MVT::v2i32, 2/*#Ops*/, 19, 20, 
                  // Src: (ld:v2i32 addrmode6:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_extload>><<P:Predicate_extloadvi8>> - Complexity = 13
                  // Dst: (EXTRACT_SUBREG:v2i32 (VMOVLuv4i32:v16i8 (EXTRACT_SUBREG:f64 (VMOVLuv8i16:v16i8 (VREV16d8:f64 (VLD1LNd16:f64 addrmode6:i32:$addr, (IMPLICIT_DEF:f64), 0:i32))), dsub_0:i32)), dsub_0:i32)
/*33694*/       /*Scope*/ 113, /*->33808*/
/*33695*/         OPC_CheckPredicate, 64, // Predicate_zextload
/*33697*/         OPC_CheckPredicate, 78, // Predicate_zextloadvi8
/*33699*/         OPC_CheckType, MVT::v2i32,
/*33701*/         OPC_CheckPatternPredicate, 18, // (getTargetLowering()->isBigEndian())
/*33703*/         OPC_CheckComplexPat, /*CP*/9, /*#*/1, // SelectAddrMode6:$addr #2 #3
/*33706*/         OPC_EmitMergeInputChains1_0,
/*33707*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                      1/*#VTs*/, MVT::f64, 0/*#Ops*/,  // Results = #4
/*33714*/         OPC_EmitInteger, MVT::i32, 0, 
/*33717*/         OPC_EmitInteger, MVT::i32, 14, 
/*33720*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*33723*/         OPC_EmitNode, TARGET_VAL(ARM::VLD1LNd16), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::f64, 6/*#Ops*/, 2, 3, 4, 5, 6, 7,  // Results = #8
/*33736*/         OPC_EmitInteger, MVT::i32, 14, 
/*33739*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*33742*/         OPC_EmitNode, TARGET_VAL(ARM::VREV16d8), 0,
                      1/*#VTs*/, MVT::f64, 3/*#Ops*/, 8, 9, 10,  // Results = #11
/*33752*/         OPC_EmitInteger, MVT::i32, 14, 
/*33755*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*33758*/         OPC_EmitNode, TARGET_VAL(ARM::VMOVLuv8i16), 0,
                      1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 11, 12, 13,  // Results = #14
/*33768*/         OPC_EmitInteger, MVT::i32, ARM::dsub_0,
/*33771*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      1/*#VTs*/, MVT::f64, 2/*#Ops*/, 14, 15,  // Results = #16
/*33780*/         OPC_EmitInteger, MVT::i32, 14, 
/*33783*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*33786*/         OPC_EmitNode, TARGET_VAL(ARM::VMOVLuv4i32), 0,
                      1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 16, 17, 18,  // Results = #19
/*33796*/         OPC_EmitInteger, MVT::i32, ARM::dsub_0,
/*33799*/         OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0|OPFL_Chain,
                      1/*#VTs*/, MVT::v2i32, 2/*#Ops*/, 19, 20, 
                  // Src: (ld:v2i32 addrmode6:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_zextload>><<P:Predicate_zextloadvi8>> - Complexity = 13
                  // Dst: (EXTRACT_SUBREG:v2i32 (VMOVLuv4i32:v16i8 (EXTRACT_SUBREG:f64 (VMOVLuv8i16:v16i8 (VREV16d8:f64 (VLD1LNd16:f64 addrmode6:i32:$addr, (IMPLICIT_DEF:f64), 0:i32))), dsub_0:i32)), dsub_0:i32)
/*33808*/       /*Scope*/ 113, /*->33922*/
/*33809*/         OPC_CheckPredicate, 67, // Predicate_sextload
/*33811*/         OPC_CheckPredicate, 79, // Predicate_sextloadvi8
/*33813*/         OPC_CheckType, MVT::v2i32,
/*33815*/         OPC_CheckPatternPredicate, 18, // (getTargetLowering()->isBigEndian())
/*33817*/         OPC_CheckComplexPat, /*CP*/9, /*#*/1, // SelectAddrMode6:$addr #2 #3
/*33820*/         OPC_EmitMergeInputChains1_0,
/*33821*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                      1/*#VTs*/, MVT::f64, 0/*#Ops*/,  // Results = #4
/*33828*/         OPC_EmitInteger, MVT::i32, 0, 
/*33831*/         OPC_EmitInteger, MVT::i32, 14, 
/*33834*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*33837*/         OPC_EmitNode, TARGET_VAL(ARM::VLD1LNd16), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::f64, 6/*#Ops*/, 2, 3, 4, 5, 6, 7,  // Results = #8
/*33850*/         OPC_EmitInteger, MVT::i32, 14, 
/*33853*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*33856*/         OPC_EmitNode, TARGET_VAL(ARM::VREV16d8), 0,
                      1/*#VTs*/, MVT::f64, 3/*#Ops*/, 8, 9, 10,  // Results = #11
/*33866*/         OPC_EmitInteger, MVT::i32, 14, 
/*33869*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*33872*/         OPC_EmitNode, TARGET_VAL(ARM::VMOVLsv8i16), 0,
                      1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 11, 12, 13,  // Results = #14
/*33882*/         OPC_EmitInteger, MVT::i32, ARM::dsub_0,
/*33885*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      1/*#VTs*/, MVT::f64, 2/*#Ops*/, 14, 15,  // Results = #16
/*33894*/         OPC_EmitInteger, MVT::i32, 14, 
/*33897*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*33900*/         OPC_EmitNode, TARGET_VAL(ARM::VMOVLsv4i32), 0,
                      1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 16, 17, 18,  // Results = #19
/*33910*/         OPC_EmitInteger, MVT::i32, ARM::dsub_0,
/*33913*/         OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0|OPFL_Chain,
                      1/*#VTs*/, MVT::v2i32, 2/*#Ops*/, 19, 20, 
                  // Src: (ld:v2i32 addrmode6:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_sextload>><<P:Predicate_sextloadvi8>> - Complexity = 13
                  // Dst: (EXTRACT_SUBREG:v2i32 (VMOVLsv4i32:v16i8 (EXTRACT_SUBREG:f64 (VMOVLsv8i16:v16i8 (VREV16d8:f64 (VLD1LNd16:f64 addrmode6:i32:$addr, (IMPLICIT_DEF:f64), 0:i32))), dsub_0:i32)), dsub_0:i32)
/*33922*/       /*Scope*/ 116, /*->34039*/
/*33923*/         OPC_CheckPredicate, 33, // Predicate_extload
/*33925*/         OPC_CheckPredicate, 77, // Predicate_extloadvi8
/*33927*/         OPC_CheckType, MVT::v2i64,
/*33929*/         OPC_CheckPatternPredicate, 17, // (getTargetLowering()->isLittleEndian())
/*33931*/         OPC_CheckComplexPat, /*CP*/9, /*#*/1, // SelectAddrMode6:$addr #2 #3
/*33934*/         OPC_EmitMergeInputChains1_0,
/*33935*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                      1/*#VTs*/, MVT::f64, 0/*#Ops*/,  // Results = #4
/*33942*/         OPC_EmitInteger, MVT::i32, 0, 
/*33945*/         OPC_EmitInteger, MVT::i32, 14, 
/*33948*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*33951*/         OPC_EmitNode, TARGET_VAL(ARM::VLD1LNd16), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::f64, 6/*#Ops*/, 2, 3, 4, 5, 6, 7,  // Results = #8
/*33964*/         OPC_EmitInteger, MVT::i32, 14, 
/*33967*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*33970*/         OPC_EmitNode, TARGET_VAL(ARM::VMOVLuv8i16), 0,
                      1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 8, 9, 10,  // Results = #11
/*33980*/         OPC_EmitInteger, MVT::i32, ARM::dsub_0,
/*33983*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      1/*#VTs*/, MVT::f64, 2/*#Ops*/, 11, 12,  // Results = #13
/*33992*/         OPC_EmitInteger, MVT::i32, 14, 
/*33995*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*33998*/         OPC_EmitNode, TARGET_VAL(ARM::VMOVLuv4i32), 0,
                      1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 13, 14, 15,  // Results = #16
/*34008*/         OPC_EmitInteger, MVT::i32, ARM::dsub_0,
/*34011*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      1/*#VTs*/, MVT::f64, 2/*#Ops*/, 16, 17,  // Results = #18
/*34020*/         OPC_EmitInteger, MVT::i32, 14, 
/*34023*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*34026*/         OPC_EmitNode, TARGET_VAL(ARM::VMOVLuv2i64), 0,
                      1/*#VTs*/, MVT::v2i64, 3/*#Ops*/, 18, 19, 20,  // Results = #21
/*34036*/         OPC_CompleteMatch, 1, 21, 
                  // Src: (ld:v2i64 addrmode6:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_extload>><<P:Predicate_extloadvi8>> - Complexity = 13
                  // Dst: (VMOVLuv2i64:v2i64 (EXTRACT_SUBREG:f64 (VMOVLuv4i32:v16i8 (EXTRACT_SUBREG:f64 (VMOVLuv8i16:v16i8 (VLD1LNd16:f64 addrmode6:i32:$addr, (IMPLICIT_DEF:f64), 0:i32)), dsub_0:i32)), dsub_0:i32))
/*34039*/       /*Scope*/ 116, /*->34156*/
/*34040*/         OPC_CheckPredicate, 64, // Predicate_zextload
/*34042*/         OPC_CheckPredicate, 78, // Predicate_zextloadvi8
/*34044*/         OPC_CheckType, MVT::v2i64,
/*34046*/         OPC_CheckPatternPredicate, 17, // (getTargetLowering()->isLittleEndian())
/*34048*/         OPC_CheckComplexPat, /*CP*/9, /*#*/1, // SelectAddrMode6:$addr #2 #3
/*34051*/         OPC_EmitMergeInputChains1_0,
/*34052*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                      1/*#VTs*/, MVT::f64, 0/*#Ops*/,  // Results = #4
/*34059*/         OPC_EmitInteger, MVT::i32, 0, 
/*34062*/         OPC_EmitInteger, MVT::i32, 14, 
/*34065*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*34068*/         OPC_EmitNode, TARGET_VAL(ARM::VLD1LNd16), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::f64, 6/*#Ops*/, 2, 3, 4, 5, 6, 7,  // Results = #8
/*34081*/         OPC_EmitInteger, MVT::i32, 14, 
/*34084*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*34087*/         OPC_EmitNode, TARGET_VAL(ARM::VMOVLuv8i16), 0,
                      1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 8, 9, 10,  // Results = #11
/*34097*/         OPC_EmitInteger, MVT::i32, ARM::dsub_0,
/*34100*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      1/*#VTs*/, MVT::f64, 2/*#Ops*/, 11, 12,  // Results = #13
/*34109*/         OPC_EmitInteger, MVT::i32, 14, 
/*34112*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*34115*/         OPC_EmitNode, TARGET_VAL(ARM::VMOVLuv4i32), 0,
                      1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 13, 14, 15,  // Results = #16
/*34125*/         OPC_EmitInteger, MVT::i32, ARM::dsub_0,
/*34128*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      1/*#VTs*/, MVT::f64, 2/*#Ops*/, 16, 17,  // Results = #18
/*34137*/         OPC_EmitInteger, MVT::i32, 14, 
/*34140*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*34143*/         OPC_EmitNode, TARGET_VAL(ARM::VMOVLuv2i64), 0,
                      1/*#VTs*/, MVT::v2i64, 3/*#Ops*/, 18, 19, 20,  // Results = #21
/*34153*/         OPC_CompleteMatch, 1, 21, 
                  // Src: (ld:v2i64 addrmode6:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_zextload>><<P:Predicate_zextloadvi8>> - Complexity = 13
                  // Dst: (VMOVLuv2i64:v2i64 (EXTRACT_SUBREG:f64 (VMOVLuv4i32:v16i8 (EXTRACT_SUBREG:f64 (VMOVLuv8i16:v16i8 (VLD1LNd16:f64 addrmode6:i32:$addr, (IMPLICIT_DEF:f64), 0:i32)), dsub_0:i32)), dsub_0:i32))
/*34156*/       /*Scope*/ 116, /*->34273*/
/*34157*/         OPC_CheckPredicate, 67, // Predicate_sextload
/*34159*/         OPC_CheckPredicate, 79, // Predicate_sextloadvi8
/*34161*/         OPC_CheckType, MVT::v2i64,
/*34163*/         OPC_CheckPatternPredicate, 17, // (getTargetLowering()->isLittleEndian())
/*34165*/         OPC_CheckComplexPat, /*CP*/9, /*#*/1, // SelectAddrMode6:$addr #2 #3
/*34168*/         OPC_EmitMergeInputChains1_0,
/*34169*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                      1/*#VTs*/, MVT::f64, 0/*#Ops*/,  // Results = #4
/*34176*/         OPC_EmitInteger, MVT::i32, 0, 
/*34179*/         OPC_EmitInteger, MVT::i32, 14, 
/*34182*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*34185*/         OPC_EmitNode, TARGET_VAL(ARM::VLD1LNd16), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::f64, 6/*#Ops*/, 2, 3, 4, 5, 6, 7,  // Results = #8
/*34198*/         OPC_EmitInteger, MVT::i32, 14, 
/*34201*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*34204*/         OPC_EmitNode, TARGET_VAL(ARM::VMOVLsv8i16), 0,
                      1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 8, 9, 10,  // Results = #11
/*34214*/         OPC_EmitInteger, MVT::i32, ARM::dsub_0,
/*34217*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      1/*#VTs*/, MVT::f64, 2/*#Ops*/, 11, 12,  // Results = #13
/*34226*/         OPC_EmitInteger, MVT::i32, 14, 
/*34229*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*34232*/         OPC_EmitNode, TARGET_VAL(ARM::VMOVLsv4i32), 0,
                      1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 13, 14, 15,  // Results = #16
/*34242*/         OPC_EmitInteger, MVT::i32, ARM::dsub_0,
/*34245*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      1/*#VTs*/, MVT::f64, 2/*#Ops*/, 16, 17,  // Results = #18
/*34254*/         OPC_EmitInteger, MVT::i32, 14, 
/*34257*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*34260*/         OPC_EmitNode, TARGET_VAL(ARM::VMOVLsv2i64), 0,
                      1/*#VTs*/, MVT::v2i64, 3/*#Ops*/, 18, 19, 20,  // Results = #21
/*34270*/         OPC_CompleteMatch, 1, 21, 
                  // Src: (ld:v2i64 addrmode6:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_sextload>><<P:Predicate_sextloadvi8>> - Complexity = 13
                  // Dst: (VMOVLsv2i64:v2i64 (EXTRACT_SUBREG:f64 (VMOVLsv4i32:v16i8 (EXTRACT_SUBREG:f64 (VMOVLsv8i16:v16i8 (VLD1LNd16:f64 addrmode6:i32:$addr, (IMPLICIT_DEF:f64), 0:i32)), dsub_0:i32)), dsub_0:i32))
/*34273*/       /*Scope*/ 4|128,1/*132*/, /*->34407*/
/*34275*/         OPC_CheckPredicate, 33, // Predicate_extload
/*34277*/         OPC_CheckPredicate, 77, // Predicate_extloadvi8
/*34279*/         OPC_CheckType, MVT::v2i64,
/*34281*/         OPC_CheckPatternPredicate, 18, // (getTargetLowering()->isBigEndian())
/*34283*/         OPC_CheckComplexPat, /*CP*/9, /*#*/1, // SelectAddrMode6:$addr #2 #3
/*34286*/         OPC_EmitMergeInputChains1_0,
/*34287*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                      1/*#VTs*/, MVT::f64, 0/*#Ops*/,  // Results = #4
/*34294*/         OPC_EmitInteger, MVT::i32, 0, 
/*34297*/         OPC_EmitInteger, MVT::i32, 14, 
/*34300*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*34303*/         OPC_EmitNode, TARGET_VAL(ARM::VLD1LNd16), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::f64, 6/*#Ops*/, 2, 3, 4, 5, 6, 7,  // Results = #8
/*34316*/         OPC_EmitInteger, MVT::i32, 14, 
/*34319*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*34322*/         OPC_EmitNode, TARGET_VAL(ARM::VREV16d8), 0,
                      1/*#VTs*/, MVT::f64, 3/*#Ops*/, 8, 9, 10,  // Results = #11
/*34332*/         OPC_EmitInteger, MVT::i32, 14, 
/*34335*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*34338*/         OPC_EmitNode, TARGET_VAL(ARM::VMOVLuv8i16), 0,
                      1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 11, 12, 13,  // Results = #14
/*34348*/         OPC_EmitInteger, MVT::i32, ARM::dsub_0,
/*34351*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      1/*#VTs*/, MVT::f64, 2/*#Ops*/, 14, 15,  // Results = #16
/*34360*/         OPC_EmitInteger, MVT::i32, 14, 
/*34363*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*34366*/         OPC_EmitNode, TARGET_VAL(ARM::VMOVLuv4i32), 0,
                      1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 16, 17, 18,  // Results = #19
/*34376*/         OPC_EmitInteger, MVT::i32, ARM::dsub_0,
/*34379*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      1/*#VTs*/, MVT::f64, 2/*#Ops*/, 19, 20,  // Results = #21
/*34388*/         OPC_EmitInteger, MVT::i32, 14, 
/*34391*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*34394*/         OPC_EmitNode, TARGET_VAL(ARM::VMOVLuv2i64), 0,
                      1/*#VTs*/, MVT::v2i64, 3/*#Ops*/, 21, 22, 23,  // Results = #24
/*34404*/         OPC_CompleteMatch, 1, 24, 
                  // Src: (ld:v2i64 addrmode6:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_extload>><<P:Predicate_extloadvi8>> - Complexity = 13
                  // Dst: (VMOVLuv2i64:v2i64 (EXTRACT_SUBREG:f64 (VMOVLuv4i32:v16i8 (EXTRACT_SUBREG:f64 (VMOVLuv8i16:v16i8 (VREV16d8:f64 (VLD1LNd16:f64 addrmode6:i32:$addr, (IMPLICIT_DEF:f64), 0:i32))), dsub_0:i32)), dsub_0:i32))
/*34407*/       /*Scope*/ 4|128,1/*132*/, /*->34541*/
/*34409*/         OPC_CheckPredicate, 64, // Predicate_zextload
/*34411*/         OPC_CheckPredicate, 78, // Predicate_zextloadvi8
/*34413*/         OPC_CheckType, MVT::v2i64,
/*34415*/         OPC_CheckPatternPredicate, 18, // (getTargetLowering()->isBigEndian())
/*34417*/         OPC_CheckComplexPat, /*CP*/9, /*#*/1, // SelectAddrMode6:$addr #2 #3
/*34420*/         OPC_EmitMergeInputChains1_0,
/*34421*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                      1/*#VTs*/, MVT::f64, 0/*#Ops*/,  // Results = #4
/*34428*/         OPC_EmitInteger, MVT::i32, 0, 
/*34431*/         OPC_EmitInteger, MVT::i32, 14, 
/*34434*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*34437*/         OPC_EmitNode, TARGET_VAL(ARM::VLD1LNd16), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::f64, 6/*#Ops*/, 2, 3, 4, 5, 6, 7,  // Results = #8
/*34450*/         OPC_EmitInteger, MVT::i32, 14, 
/*34453*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*34456*/         OPC_EmitNode, TARGET_VAL(ARM::VREV16d8), 0,
                      1/*#VTs*/, MVT::f64, 3/*#Ops*/, 8, 9, 10,  // Results = #11
/*34466*/         OPC_EmitInteger, MVT::i32, 14, 
/*34469*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*34472*/         OPC_EmitNode, TARGET_VAL(ARM::VMOVLuv8i16), 0,
                      1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 11, 12, 13,  // Results = #14
/*34482*/         OPC_EmitInteger, MVT::i32, ARM::dsub_0,
/*34485*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      1/*#VTs*/, MVT::f64, 2/*#Ops*/, 14, 15,  // Results = #16
/*34494*/         OPC_EmitInteger, MVT::i32, 14, 
/*34497*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*34500*/         OPC_EmitNode, TARGET_VAL(ARM::VMOVLuv4i32), 0,
                      1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 16, 17, 18,  // Results = #19
/*34510*/         OPC_EmitInteger, MVT::i32, ARM::dsub_0,
/*34513*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      1/*#VTs*/, MVT::f64, 2/*#Ops*/, 19, 20,  // Results = #21
/*34522*/         OPC_EmitInteger, MVT::i32, 14, 
/*34525*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*34528*/         OPC_EmitNode, TARGET_VAL(ARM::VMOVLuv2i64), 0,
                      1/*#VTs*/, MVT::v2i64, 3/*#Ops*/, 21, 22, 23,  // Results = #24
/*34538*/         OPC_CompleteMatch, 1, 24, 
                  // Src: (ld:v2i64 addrmode6:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_zextload>><<P:Predicate_zextloadvi8>> - Complexity = 13
                  // Dst: (VMOVLuv2i64:v2i64 (EXTRACT_SUBREG:f64 (VMOVLuv4i32:v16i8 (EXTRACT_SUBREG:f64 (VMOVLuv8i16:v16i8 (VREV16d8:f64 (VLD1LNd16:f64 addrmode6:i32:$addr, (IMPLICIT_DEF:f64), 0:i32))), dsub_0:i32)), dsub_0:i32))
/*34541*/       /*Scope*/ 4|128,1/*132*/, /*->34675*/
/*34543*/         OPC_CheckPredicate, 67, // Predicate_sextload
/*34545*/         OPC_CheckPredicate, 79, // Predicate_sextloadvi8
/*34547*/         OPC_CheckType, MVT::v2i64,
/*34549*/         OPC_CheckPatternPredicate, 18, // (getTargetLowering()->isBigEndian())
/*34551*/         OPC_CheckComplexPat, /*CP*/9, /*#*/1, // SelectAddrMode6:$addr #2 #3
/*34554*/         OPC_EmitMergeInputChains1_0,
/*34555*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                      1/*#VTs*/, MVT::f64, 0/*#Ops*/,  // Results = #4
/*34562*/         OPC_EmitInteger, MVT::i32, 0, 
/*34565*/         OPC_EmitInteger, MVT::i32, 14, 
/*34568*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*34571*/         OPC_EmitNode, TARGET_VAL(ARM::VLD1LNd16), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::f64, 6/*#Ops*/, 2, 3, 4, 5, 6, 7,  // Results = #8
/*34584*/         OPC_EmitInteger, MVT::i32, 14, 
/*34587*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*34590*/         OPC_EmitNode, TARGET_VAL(ARM::VREV16d8), 0,
                      1/*#VTs*/, MVT::f64, 3/*#Ops*/, 8, 9, 10,  // Results = #11
/*34600*/         OPC_EmitInteger, MVT::i32, 14, 
/*34603*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*34606*/         OPC_EmitNode, TARGET_VAL(ARM::VMOVLsv8i16), 0,
                      1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 11, 12, 13,  // Results = #14
/*34616*/         OPC_EmitInteger, MVT::i32, ARM::dsub_0,
/*34619*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      1/*#VTs*/, MVT::f64, 2/*#Ops*/, 14, 15,  // Results = #16
/*34628*/         OPC_EmitInteger, MVT::i32, 14, 
/*34631*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*34634*/         OPC_EmitNode, TARGET_VAL(ARM::VMOVLsv4i32), 0,
                      1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 16, 17, 18,  // Results = #19
/*34644*/         OPC_EmitInteger, MVT::i32, ARM::dsub_0,
/*34647*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      1/*#VTs*/, MVT::f64, 2/*#Ops*/, 19, 20,  // Results = #21
/*34656*/         OPC_EmitInteger, MVT::i32, 14, 
/*34659*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*34662*/         OPC_EmitNode, TARGET_VAL(ARM::VMOVLsv2i64), 0,
                      1/*#VTs*/, MVT::v2i64, 3/*#Ops*/, 21, 22, 23,  // Results = #24
/*34672*/         OPC_CompleteMatch, 1, 24, 
                  // Src: (ld:v2i64 addrmode6:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_sextload>><<P:Predicate_sextloadvi8>> - Complexity = 13
                  // Dst: (VMOVLsv2i64:v2i64 (EXTRACT_SUBREG:f64 (VMOVLsv4i32:v16i8 (EXTRACT_SUBREG:f64 (VMOVLsv8i16:v16i8 (VREV16d8:f64 (VLD1LNd16:f64 addrmode6:i32:$addr, (IMPLICIT_DEF:f64), 0:i32))), dsub_0:i32)), dsub_0:i32))
/*34675*/       /*Scope*/ 0|128,1/*128*/, /*->34805*/
/*34677*/         OPC_CheckPredicate, 60, // Predicate_load
/*34679*/         OPC_CheckType, MVT::v2f64,
/*34681*/         OPC_Scope, 23, /*->34706*/ // 5 children in Scope
/*34683*/           OPC_CheckPredicate, 86, // Predicate_dword_alignedload
/*34685*/           OPC_CheckComplexPat, /*CP*/9, /*#*/1, // SelectAddrMode6:$addr #2 #3
/*34688*/           OPC_EmitMergeInputChains1_0,
/*34689*/           OPC_EmitInteger, MVT::i32, 14, 
/*34692*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*34695*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VLD1q64), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::v2f64, 4/*#Ops*/, 2, 3, 4, 5, 
                    // Src: (ld:v2f64 addrmode6:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_load>><<P:Predicate_dword_alignedload>> - Complexity = 13
                    // Dst: (VLD1q64:v2f64 addrmode6:i32:$addr)
/*34706*/         /*Scope*/ 25, /*->34732*/
/*34707*/           OPC_CheckPredicate, 87, // Predicate_word_alignedload
/*34709*/           OPC_CheckPatternPredicate, 17, // (getTargetLowering()->isLittleEndian())
/*34711*/           OPC_CheckComplexPat, /*CP*/9, /*#*/1, // SelectAddrMode6:$addr #2 #3
/*34714*/           OPC_EmitMergeInputChains1_0,
/*34715*/           OPC_EmitInteger, MVT::i32, 14, 
/*34718*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*34721*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VLD1q32), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::v2f64, 4/*#Ops*/, 2, 3, 4, 5, 
                    // Src: (ld:v2f64 addrmode6:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_load>><<P:Predicate_word_alignedload>> - Complexity = 13
                    // Dst: (VLD1q32:v2f64 addrmode6:i32:$addr)
/*34732*/         /*Scope*/ 25, /*->34758*/
/*34733*/           OPC_CheckPredicate, 74, // Predicate_hword_alignedload
/*34735*/           OPC_CheckPatternPredicate, 17, // (getTargetLowering()->isLittleEndian())
/*34737*/           OPC_CheckComplexPat, /*CP*/9, /*#*/1, // SelectAddrMode6:$addr #2 #3
/*34740*/           OPC_EmitMergeInputChains1_0,
/*34741*/           OPC_EmitInteger, MVT::i32, 14, 
/*34744*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*34747*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VLD1q16), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::v2f64, 4/*#Ops*/, 2, 3, 4, 5, 
                    // Src: (ld:v2f64 addrmode6:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_load>><<P:Predicate_hword_alignedload>> - Complexity = 13
                    // Dst: (VLD1q16:v2f64 addrmode6:i32:$addr)
/*34758*/         /*Scope*/ 25, /*->34784*/
/*34759*/           OPC_CheckPredicate, 75, // Predicate_byte_alignedload
/*34761*/           OPC_CheckPatternPredicate, 17, // (getTargetLowering()->isLittleEndian())
/*34763*/           OPC_CheckComplexPat, /*CP*/9, /*#*/1, // SelectAddrMode6:$addr #2 #3
/*34766*/           OPC_EmitMergeInputChains1_0,
/*34767*/           OPC_EmitInteger, MVT::i32, 14, 
/*34770*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*34773*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VLD1q8), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::v2f64, 4/*#Ops*/, 2, 3, 4, 5, 
                    // Src: (ld:v2f64 addrmode6:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_load>><<P:Predicate_byte_alignedload>> - Complexity = 13
                    // Dst: (VLD1q8:v2f64 addrmode6:i32:$addr)
/*34784*/         /*Scope*/ 19, /*->34804*/
/*34785*/           OPC_CheckPatternPredicate, 16, // (Subtarget->hasVFP2())
/*34787*/           OPC_EmitMergeInputChains1_0,
/*34788*/           OPC_EmitInteger, MVT::i32, 14, 
/*34791*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*34794*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VLDMQIA), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::v2f64, 3/*#Ops*/, 1, 2, 3, 
                    // Src: (ld:v2f64 GPR:i32:$Rn)<<P:Predicate_unindexedload>><<P:Predicate_load>> - Complexity = 4
                    // Dst: (VLDMQIA:v2f64 GPR:i32:$Rn)
/*34804*/         0, /*End of Scope*/
/*34805*/       0, /*End of Scope*/
/*34806*/     0, /*End of Scope*/
/*34807*/   /*SwitchOpcode*/ 13|128,9/*1165*/, TARGET_VAL(ISD::INTRINSIC_W_CHAIN),// ->35976
/*34811*/     OPC_RecordNode, // #0 = 'intrinsic_w_chain' chained node
/*34812*/     OPC_Scope, 58|128,2/*314*/, /*->35129*/ // 6 children in Scope
/*34815*/       OPC_CheckChild1Integer, 100|128,2/*356*/, 
/*34818*/       OPC_Scope, 14|128,1/*142*/, /*->34963*/ // 2 children in Scope
/*34821*/         OPC_MoveChild, 2,
/*34823*/         OPC_Scope, 33, /*->34858*/ // 4 children in Scope
/*34825*/           OPC_CheckAndImm, 127|128,1/*255*/, 
/*34828*/           OPC_RecordChild0, // #1 = $Rt
/*34829*/           OPC_MoveParent,
/*34830*/           OPC_RecordChild3, // #2 = $addr
/*34831*/           OPC_CheckChild3Type, MVT::i32,
/*34833*/           OPC_CheckPredicate, 88, // Predicate_strex_1
/*34835*/           OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*34837*/           OPC_CheckComplexPat, /*CP*/3, /*#*/2, // SelectAddrOffsetNone:$addr #3
/*34840*/           OPC_EmitMergeInputChains1_0,
/*34841*/           OPC_EmitInteger, MVT::i32, 14, 
/*34844*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*34847*/           OPC_MorphNodeTo, TARGET_VAL(ARM::STREXB), 0|OPFL_Chain,
                        1/*#VTs*/, MVT::i32, 4/*#Ops*/, 1, 3, 4, 5, 
                    // Src: (intrinsic_w_chain:i32 356:iPTR, (and:i32 GPR:i32:$Rt, 255:i32), addr_offset_none:i32:$addr)<<P:Predicate_strex_1>> - Complexity = 23
                    // Dst: (STREXB:i32 GPR:i32:$Rt, addr_offset_none:i32:$addr)
/*34858*/         /*Scope*/ 34, /*->34893*/
/*34859*/           OPC_CheckAndImm, 127|128,127|128,3/*65535*/, 
/*34863*/           OPC_RecordChild0, // #1 = $Rt
/*34864*/           OPC_MoveParent,
/*34865*/           OPC_RecordChild3, // #2 = $addr
/*34866*/           OPC_CheckChild3Type, MVT::i32,
/*34868*/           OPC_CheckPredicate, 89, // Predicate_strex_2
/*34870*/           OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*34872*/           OPC_CheckComplexPat, /*CP*/3, /*#*/2, // SelectAddrOffsetNone:$addr #3
/*34875*/           OPC_EmitMergeInputChains1_0,
/*34876*/           OPC_EmitInteger, MVT::i32, 14, 
/*34879*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*34882*/           OPC_MorphNodeTo, TARGET_VAL(ARM::STREXH), 0|OPFL_Chain,
                        1/*#VTs*/, MVT::i32, 4/*#Ops*/, 1, 3, 4, 5, 
                    // Src: (intrinsic_w_chain:i32 356:iPTR, (and:i32 GPR:i32:$Rt, 65535:i32), addr_offset_none:i32:$addr)<<P:Predicate_strex_2>> - Complexity = 23
                    // Dst: (STREXH:i32 GPR:i32:$Rt, addr_offset_none:i32:$addr)
/*34893*/         /*Scope*/ 33, /*->34927*/
/*34894*/           OPC_CheckAndImm, 127|128,1/*255*/, 
/*34897*/           OPC_RecordChild0, // #1 = $Rt
/*34898*/           OPC_MoveParent,
/*34899*/           OPC_RecordChild3, // #2 = $addr
/*34900*/           OPC_CheckChild3Type, MVT::i32,
/*34902*/           OPC_CheckPredicate, 88, // Predicate_strex_1
/*34904*/           OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*34906*/           OPC_CheckComplexPat, /*CP*/3, /*#*/2, // SelectAddrOffsetNone:$addr #3
/*34909*/           OPC_EmitMergeInputChains1_0,
/*34910*/           OPC_EmitInteger, MVT::i32, 14, 
/*34913*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*34916*/           OPC_MorphNodeTo, TARGET_VAL(ARM::t2STREXB), 0|OPFL_Chain,
                        1/*#VTs*/, MVT::i32, 4/*#Ops*/, 1, 3, 4, 5, 
                    // Src: (intrinsic_w_chain:i32 356:iPTR, (and:i32 GPR:i32:$Rt, 255:i32), addr_offset_none:i32:$addr)<<P:Predicate_strex_1>> - Complexity = 23
                    // Dst: (t2STREXB:i32 GPR:i32:$Rt, addr_offset_none:i32:$addr)
/*34927*/         /*Scope*/ 34, /*->34962*/
/*34928*/           OPC_CheckAndImm, 127|128,127|128,3/*65535*/, 
/*34932*/           OPC_RecordChild0, // #1 = $Rt
/*34933*/           OPC_MoveParent,
/*34934*/           OPC_RecordChild3, // #2 = $addr
/*34935*/           OPC_CheckChild3Type, MVT::i32,
/*34937*/           OPC_CheckPredicate, 89, // Predicate_strex_2
/*34939*/           OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*34941*/           OPC_CheckComplexPat, /*CP*/3, /*#*/2, // SelectAddrOffsetNone:$addr #3
/*34944*/           OPC_EmitMergeInputChains1_0,
/*34945*/           OPC_EmitInteger, MVT::i32, 14, 
/*34948*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*34951*/           OPC_MorphNodeTo, TARGET_VAL(ARM::t2STREXH), 0|OPFL_Chain,
                        1/*#VTs*/, MVT::i32, 4/*#Ops*/, 1, 3, 4, 5, 
                    // Src: (intrinsic_w_chain:i32 356:iPTR, (and:i32 GPR:i32:$Rt, 65535:i32), addr_offset_none:i32:$addr)<<P:Predicate_strex_2>> - Complexity = 23
                    // Dst: (t2STREXH:i32 GPR:i32:$Rt, addr_offset_none:i32:$addr)
/*34962*/         0, /*End of Scope*/
/*34963*/       /*Scope*/ 35|128,1/*163*/, /*->35128*/
/*34965*/         OPC_RecordChild2, // #1 = $Rt
/*34966*/         OPC_RecordChild3, // #2 = $addr
/*34967*/         OPC_CheckChild3Type, MVT::i32,
/*34969*/         OPC_Scope, 26, /*->34997*/ // 6 children in Scope
/*34971*/           OPC_CheckPredicate, 90, // Predicate_strex_4
/*34973*/           OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*34975*/           OPC_CheckComplexPat, /*CP*/31, /*#*/2, // SelectT2AddrModeExclusive:$addr #3 #4
/*34978*/           OPC_EmitMergeInputChains1_0,
/*34979*/           OPC_EmitInteger, MVT::i32, 14, 
/*34982*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*34985*/           OPC_MorphNodeTo, TARGET_VAL(ARM::t2STREX), 0|OPFL_Chain,
                        1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 3, 4, 5, 6, 
                    // Src: (intrinsic_w_chain:i32 356:iPTR, rGPR:i32:$Rt, t2addrmode_imm0_1020s4:i32:$addr)<<P:Predicate_strex_4>> - Complexity = 18
                    // Dst: (t2STREX:i32 rGPR:i32:$Rt, t2addrmode_imm0_1020s4:i32:$addr)
/*34997*/         /*Scope*/ 25, /*->35023*/
/*34998*/           OPC_CheckPredicate, 88, // Predicate_strex_1
/*35000*/           OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*35002*/           OPC_CheckComplexPat, /*CP*/3, /*#*/2, // SelectAddrOffsetNone:$addr #3
/*35005*/           OPC_EmitMergeInputChains1_0,
/*35006*/           OPC_EmitInteger, MVT::i32, 14, 
/*35009*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*35012*/           OPC_MorphNodeTo, TARGET_VAL(ARM::STREXB), 0|OPFL_Chain,
                        1/*#VTs*/, MVT::i32, 4/*#Ops*/, 1, 3, 4, 5, 
                    // Src: (intrinsic_w_chain:i32 356:iPTR, GPR:i32:$Rt, addr_offset_none:i32:$addr)<<P:Predicate_strex_1>> - Complexity = 15
                    // Dst: (STREXB:i32 GPR:i32:$Rt, addr_offset_none:i32:$addr)
/*35023*/         /*Scope*/ 25, /*->35049*/
/*35024*/           OPC_CheckPredicate, 89, // Predicate_strex_2
/*35026*/           OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*35028*/           OPC_CheckComplexPat, /*CP*/3, /*#*/2, // SelectAddrOffsetNone:$addr #3
/*35031*/           OPC_EmitMergeInputChains1_0,
/*35032*/           OPC_EmitInteger, MVT::i32, 14, 
/*35035*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*35038*/           OPC_MorphNodeTo, TARGET_VAL(ARM::STREXH), 0|OPFL_Chain,
                        1/*#VTs*/, MVT::i32, 4/*#Ops*/, 1, 3, 4, 5, 
                    // Src: (intrinsic_w_chain:i32 356:iPTR, GPR:i32:$Rt, addr_offset_none:i32:$addr)<<P:Predicate_strex_2>> - Complexity = 15
                    // Dst: (STREXH:i32 GPR:i32:$Rt, addr_offset_none:i32:$addr)
/*35049*/         /*Scope*/ 25, /*->35075*/
/*35050*/           OPC_CheckPredicate, 90, // Predicate_strex_4
/*35052*/           OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*35054*/           OPC_CheckComplexPat, /*CP*/3, /*#*/2, // SelectAddrOffsetNone:$addr #3
/*35057*/           OPC_EmitMergeInputChains1_0,
/*35058*/           OPC_EmitInteger, MVT::i32, 14, 
/*35061*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*35064*/           OPC_MorphNodeTo, TARGET_VAL(ARM::STREX), 0|OPFL_Chain,
                        1/*#VTs*/, MVT::i32, 4/*#Ops*/, 1, 3, 4, 5, 
                    // Src: (intrinsic_w_chain:i32 356:iPTR, GPR:i32:$Rt, addr_offset_none:i32:$addr)<<P:Predicate_strex_4>> - Complexity = 15
                    // Dst: (STREX:i32 GPR:i32:$Rt, addr_offset_none:i32:$addr)
/*35075*/         /*Scope*/ 25, /*->35101*/
/*35076*/           OPC_CheckPredicate, 88, // Predicate_strex_1
/*35078*/           OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*35080*/           OPC_CheckComplexPat, /*CP*/3, /*#*/2, // SelectAddrOffsetNone:$addr #3
/*35083*/           OPC_EmitMergeInputChains1_0,
/*35084*/           OPC_EmitInteger, MVT::i32, 14, 
/*35087*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*35090*/           OPC_MorphNodeTo, TARGET_VAL(ARM::t2STREXB), 0|OPFL_Chain,
                        1/*#VTs*/, MVT::i32, 4/*#Ops*/, 1, 3, 4, 5, 
                    // Src: (intrinsic_w_chain:i32 356:iPTR, rGPR:i32:$Rt, addr_offset_none:i32:$addr)<<P:Predicate_strex_1>> - Complexity = 15
                    // Dst: (t2STREXB:i32 rGPR:i32:$Rt, addr_offset_none:i32:$addr)
/*35101*/         /*Scope*/ 25, /*->35127*/
/*35102*/           OPC_CheckPredicate, 89, // Predicate_strex_2
/*35104*/           OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*35106*/           OPC_CheckComplexPat, /*CP*/3, /*#*/2, // SelectAddrOffsetNone:$addr #3
/*35109*/           OPC_EmitMergeInputChains1_0,
/*35110*/           OPC_EmitInteger, MVT::i32, 14, 
/*35113*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*35116*/           OPC_MorphNodeTo, TARGET_VAL(ARM::t2STREXH), 0|OPFL_Chain,
                        1/*#VTs*/, MVT::i32, 4/*#Ops*/, 1, 3, 4, 5, 
                    // Src: (intrinsic_w_chain:i32 356:iPTR, rGPR:i32:$Rt, addr_offset_none:i32:$addr)<<P:Predicate_strex_2>> - Complexity = 15
                    // Dst: (t2STREXH:i32 rGPR:i32:$Rt, addr_offset_none:i32:$addr)
/*35127*/         0, /*End of Scope*/
/*35128*/       0, /*End of Scope*/
/*35129*/     /*Scope*/ 57|128,2/*313*/, /*->35444*/
/*35131*/       OPC_CheckChild1Integer, 98|128,2/*354*/, 
/*35134*/       OPC_Scope, 14|128,1/*142*/, /*->35279*/ // 2 children in Scope
/*35137*/         OPC_MoveChild, 2,
/*35139*/         OPC_Scope, 33, /*->35174*/ // 4 children in Scope
/*35141*/           OPC_CheckAndImm, 127|128,1/*255*/, 
/*35144*/           OPC_RecordChild0, // #1 = $Rt
/*35145*/           OPC_MoveParent,
/*35146*/           OPC_RecordChild3, // #2 = $addr
/*35147*/           OPC_CheckChild3Type, MVT::i32,
/*35149*/           OPC_CheckPredicate, 91, // Predicate_stlex_1
/*35151*/           OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*35153*/           OPC_CheckComplexPat, /*CP*/3, /*#*/2, // SelectAddrOffsetNone:$addr #3
/*35156*/           OPC_EmitMergeInputChains1_0,
/*35157*/           OPC_EmitInteger, MVT::i32, 14, 
/*35160*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*35163*/           OPC_MorphNodeTo, TARGET_VAL(ARM::STLEXB), 0|OPFL_Chain,
                        1/*#VTs*/, MVT::i32, 4/*#Ops*/, 1, 3, 4, 5, 
                    // Src: (intrinsic_w_chain:i32 354:iPTR, (and:i32 GPR:i32:$Rt, 255:i32), addr_offset_none:i32:$addr)<<P:Predicate_stlex_1>> - Complexity = 23
                    // Dst: (STLEXB:i32 GPR:i32:$Rt, addr_offset_none:i32:$addr)
/*35174*/         /*Scope*/ 34, /*->35209*/
/*35175*/           OPC_CheckAndImm, 127|128,127|128,3/*65535*/, 
/*35179*/           OPC_RecordChild0, // #1 = $Rt
/*35180*/           OPC_MoveParent,
/*35181*/           OPC_RecordChild3, // #2 = $addr
/*35182*/           OPC_CheckChild3Type, MVT::i32,
/*35184*/           OPC_CheckPredicate, 92, // Predicate_stlex_2
/*35186*/           OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*35188*/           OPC_CheckComplexPat, /*CP*/3, /*#*/2, // SelectAddrOffsetNone:$addr #3
/*35191*/           OPC_EmitMergeInputChains1_0,
/*35192*/           OPC_EmitInteger, MVT::i32, 14, 
/*35195*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*35198*/           OPC_MorphNodeTo, TARGET_VAL(ARM::STLEXH), 0|OPFL_Chain,
                        1/*#VTs*/, MVT::i32, 4/*#Ops*/, 1, 3, 4, 5, 
                    // Src: (intrinsic_w_chain:i32 354:iPTR, (and:i32 GPR:i32:$Rt, 65535:i32), addr_offset_none:i32:$addr)<<P:Predicate_stlex_2>> - Complexity = 23
                    // Dst: (STLEXH:i32 GPR:i32:$Rt, addr_offset_none:i32:$addr)
/*35209*/         /*Scope*/ 33, /*->35243*/
/*35210*/           OPC_CheckAndImm, 127|128,1/*255*/, 
/*35213*/           OPC_RecordChild0, // #1 = $Rt
/*35214*/           OPC_MoveParent,
/*35215*/           OPC_RecordChild3, // #2 = $addr
/*35216*/           OPC_CheckChild3Type, MVT::i32,
/*35218*/           OPC_CheckPredicate, 91, // Predicate_stlex_1
/*35220*/           OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*35222*/           OPC_CheckComplexPat, /*CP*/3, /*#*/2, // SelectAddrOffsetNone:$addr #3
/*35225*/           OPC_EmitMergeInputChains1_0,
/*35226*/           OPC_EmitInteger, MVT::i32, 14, 
/*35229*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*35232*/           OPC_MorphNodeTo, TARGET_VAL(ARM::t2STLEXB), 0|OPFL_Chain,
                        1/*#VTs*/, MVT::i32, 4/*#Ops*/, 1, 3, 4, 5, 
                    // Src: (intrinsic_w_chain:i32 354:iPTR, (and:i32 GPR:i32:$Rt, 255:i32), addr_offset_none:i32:$addr)<<P:Predicate_stlex_1>> - Complexity = 23
                    // Dst: (t2STLEXB:i32 GPR:i32:$Rt, addr_offset_none:i32:$addr)
/*35243*/         /*Scope*/ 34, /*->35278*/
/*35244*/           OPC_CheckAndImm, 127|128,127|128,3/*65535*/, 
/*35248*/           OPC_RecordChild0, // #1 = $Rt
/*35249*/           OPC_MoveParent,
/*35250*/           OPC_RecordChild3, // #2 = $addr
/*35251*/           OPC_CheckChild3Type, MVT::i32,
/*35253*/           OPC_CheckPredicate, 92, // Predicate_stlex_2
/*35255*/           OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*35257*/           OPC_CheckComplexPat, /*CP*/3, /*#*/2, // SelectAddrOffsetNone:$addr #3
/*35260*/           OPC_EmitMergeInputChains1_0,
/*35261*/           OPC_EmitInteger, MVT::i32, 14, 
/*35264*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*35267*/           OPC_MorphNodeTo, TARGET_VAL(ARM::t2STLEXH), 0|OPFL_Chain,
                        1/*#VTs*/, MVT::i32, 4/*#Ops*/, 1, 3, 4, 5, 
                    // Src: (intrinsic_w_chain:i32 354:iPTR, (and:i32 GPR:i32:$Rt, 65535:i32), addr_offset_none:i32:$addr)<<P:Predicate_stlex_2>> - Complexity = 23
                    // Dst: (t2STLEXH:i32 GPR:i32:$Rt, addr_offset_none:i32:$addr)
/*35278*/         0, /*End of Scope*/
/*35279*/       /*Scope*/ 34|128,1/*162*/, /*->35443*/
/*35281*/         OPC_RecordChild2, // #1 = $Rt
/*35282*/         OPC_RecordChild3, // #2 = $addr
/*35283*/         OPC_CheckChild3Type, MVT::i32,
/*35285*/         OPC_Scope, 25, /*->35312*/ // 6 children in Scope
/*35287*/           OPC_CheckPredicate, 91, // Predicate_stlex_1
/*35289*/           OPC_CheckPatternPredicate, 34, // (!Subtarget->isThumb()) && (Subtarget->hasV8Ops())
/*35291*/           OPC_CheckComplexPat, /*CP*/3, /*#*/2, // SelectAddrOffsetNone:$addr #3
/*35294*/           OPC_EmitMergeInputChains1_0,
/*35295*/           OPC_EmitInteger, MVT::i32, 14, 
/*35298*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*35301*/           OPC_MorphNodeTo, TARGET_VAL(ARM::STLEXB), 0|OPFL_Chain,
                        1/*#VTs*/, MVT::i32, 4/*#Ops*/, 1, 3, 4, 5, 
                    // Src: (intrinsic_w_chain:i32 354:iPTR, GPR:i32:$Rt, addr_offset_none:i32:$addr)<<P:Predicate_stlex_1>> - Complexity = 15
                    // Dst: (STLEXB:i32 GPR:i32:$Rt, addr_offset_none:i32:$addr)
/*35312*/         /*Scope*/ 25, /*->35338*/
/*35313*/           OPC_CheckPredicate, 92, // Predicate_stlex_2
/*35315*/           OPC_CheckPatternPredicate, 34, // (!Subtarget->isThumb()) && (Subtarget->hasV8Ops())
/*35317*/           OPC_CheckComplexPat, /*CP*/3, /*#*/2, // SelectAddrOffsetNone:$addr #3
/*35320*/           OPC_EmitMergeInputChains1_0,
/*35321*/           OPC_EmitInteger, MVT::i32, 14, 
/*35324*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*35327*/           OPC_MorphNodeTo, TARGET_VAL(ARM::STLEXH), 0|OPFL_Chain,
                        1/*#VTs*/, MVT::i32, 4/*#Ops*/, 1, 3, 4, 5, 
                    // Src: (intrinsic_w_chain:i32 354:iPTR, GPR:i32:$Rt, addr_offset_none:i32:$addr)<<P:Predicate_stlex_2>> - Complexity = 15
                    // Dst: (STLEXH:i32 GPR:i32:$Rt, addr_offset_none:i32:$addr)
/*35338*/         /*Scope*/ 25, /*->35364*/
/*35339*/           OPC_CheckPredicate, 93, // Predicate_stlex_4
/*35341*/           OPC_CheckPatternPredicate, 34, // (!Subtarget->isThumb()) && (Subtarget->hasV8Ops())
/*35343*/           OPC_CheckComplexPat, /*CP*/3, /*#*/2, // SelectAddrOffsetNone:$addr #3
/*35346*/           OPC_EmitMergeInputChains1_0,
/*35347*/           OPC_EmitInteger, MVT::i32, 14, 
/*35350*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*35353*/           OPC_MorphNodeTo, TARGET_VAL(ARM::STLEX), 0|OPFL_Chain,
                        1/*#VTs*/, MVT::i32, 4/*#Ops*/, 1, 3, 4, 5, 
                    // Src: (intrinsic_w_chain:i32 354:iPTR, GPR:i32:$Rt, addr_offset_none:i32:$addr)<<P:Predicate_stlex_4>> - Complexity = 15
                    // Dst: (STLEX:i32 GPR:i32:$Rt, addr_offset_none:i32:$addr)
/*35364*/         /*Scope*/ 25, /*->35390*/
/*35365*/           OPC_CheckPredicate, 91, // Predicate_stlex_1
/*35367*/           OPC_CheckPatternPredicate, 35, // (Subtarget->isThumb()) && (Subtarget->hasV8Ops())
/*35369*/           OPC_CheckComplexPat, /*CP*/3, /*#*/2, // SelectAddrOffsetNone:$addr #3
/*35372*/           OPC_EmitMergeInputChains1_0,
/*35373*/           OPC_EmitInteger, MVT::i32, 14, 
/*35376*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*35379*/           OPC_MorphNodeTo, TARGET_VAL(ARM::t2STLEXB), 0|OPFL_Chain,
                        1/*#VTs*/, MVT::i32, 4/*#Ops*/, 1, 3, 4, 5, 
                    // Src: (intrinsic_w_chain:i32 354:iPTR, rGPR:i32:$Rt, addr_offset_none:i32:$addr)<<P:Predicate_stlex_1>> - Complexity = 15
                    // Dst: (t2STLEXB:i32 rGPR:i32:$Rt, addr_offset_none:i32:$addr)
/*35390*/         /*Scope*/ 25, /*->35416*/
/*35391*/           OPC_CheckPredicate, 92, // Predicate_stlex_2
/*35393*/           OPC_CheckPatternPredicate, 35, // (Subtarget->isThumb()) && (Subtarget->hasV8Ops())
/*35395*/           OPC_CheckComplexPat, /*CP*/3, /*#*/2, // SelectAddrOffsetNone:$addr #3
/*35398*/           OPC_EmitMergeInputChains1_0,
/*35399*/           OPC_EmitInteger, MVT::i32, 14, 
/*35402*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*35405*/           OPC_MorphNodeTo, TARGET_VAL(ARM::t2STLEXH), 0|OPFL_Chain,
                        1/*#VTs*/, MVT::i32, 4/*#Ops*/, 1, 3, 4, 5, 
                    // Src: (intrinsic_w_chain:i32 354:iPTR, rGPR:i32:$Rt, addr_offset_none:i32:$addr)<<P:Predicate_stlex_2>> - Complexity = 15
                    // Dst: (t2STLEXH:i32 rGPR:i32:$Rt, addr_offset_none:i32:$addr)
/*35416*/         /*Scope*/ 25, /*->35442*/
/*35417*/           OPC_CheckPredicate, 93, // Predicate_stlex_4
/*35419*/           OPC_CheckPatternPredicate, 35, // (Subtarget->isThumb()) && (Subtarget->hasV8Ops())
/*35421*/           OPC_CheckComplexPat, /*CP*/3, /*#*/2, // SelectAddrOffsetNone:$addr #3
/*35424*/           OPC_EmitMergeInputChains1_0,
/*35425*/           OPC_EmitInteger, MVT::i32, 14, 
/*35428*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*35431*/           OPC_MorphNodeTo, TARGET_VAL(ARM::t2STLEX), 0|OPFL_Chain,
                        1/*#VTs*/, MVT::i32, 4/*#Ops*/, 1, 3, 4, 5, 
                    // Src: (intrinsic_w_chain:i32 354:iPTR, rGPR:i32:$Rt, addr_offset_none:i32:$addr)<<P:Predicate_stlex_4>> - Complexity = 15
                    // Dst: (t2STLEX:i32 rGPR:i32:$Rt, addr_offset_none:i32:$addr)
/*35442*/         0, /*End of Scope*/
/*35443*/       0, /*End of Scope*/
/*35444*/     /*Scope*/ 108, /*->35553*/
/*35445*/       OPC_CheckChild1Integer, 94|128,1/*222*/, 
/*35448*/       OPC_RecordChild2, // #1 = $cop
/*35449*/       OPC_MoveChild, 2,
/*35451*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*35454*/       OPC_MoveParent,
/*35455*/       OPC_RecordChild3, // #2 = $opc1
/*35456*/       OPC_MoveChild, 3,
/*35458*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*35461*/       OPC_MoveParent,
/*35462*/       OPC_RecordChild4, // #3 = $CRn
/*35463*/       OPC_MoveChild, 4,
/*35465*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*35468*/       OPC_MoveParent,
/*35469*/       OPC_RecordChild5, // #4 = $CRm
/*35470*/       OPC_MoveChild, 5,
/*35472*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*35475*/       OPC_MoveParent,
/*35476*/       OPC_RecordChild6, // #5 = $opc2
/*35477*/       OPC_MoveChild, 6,
/*35479*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*35482*/       OPC_MoveParent,
/*35483*/       OPC_Scope, 33, /*->35518*/ // 2 children in Scope
/*35485*/         OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*35487*/         OPC_EmitMergeInputChains1_0,
/*35488*/         OPC_EmitConvertToTarget, 1,
/*35490*/         OPC_EmitConvertToTarget, 2,
/*35492*/         OPC_EmitConvertToTarget, 3,
/*35494*/         OPC_EmitConvertToTarget, 4,
/*35496*/         OPC_EmitConvertToTarget, 5,
/*35498*/         OPC_EmitInteger, MVT::i32, 14, 
/*35501*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*35504*/         OPC_MorphNodeTo, TARGET_VAL(ARM::MRC), 0|OPFL_Chain,
                      1/*#VTs*/, MVT::i32, 7/*#Ops*/, 6, 7, 8, 9, 10, 11, 12, 
                  // Src: (intrinsic_w_chain:i32 222:iPTR, (imm:i32):$cop, (imm:i32):$opc1, (imm:i32):$CRn, (imm:i32):$CRm, (imm:i32):$opc2) - Complexity = 23
                  // Dst: (MRC:i32 (imm:i32):$cop, (imm:i32):$opc1, (imm:i32):$CRn, (imm:i32):$CRm, (imm:i32):$opc2)
/*35518*/       /*Scope*/ 33, /*->35552*/
/*35519*/         OPC_CheckPatternPredicate, 36, // (Subtarget->isThumb2()) && (Subtarget->hasV6T2Ops())
/*35521*/         OPC_EmitMergeInputChains1_0,
/*35522*/         OPC_EmitConvertToTarget, 1,
/*35524*/         OPC_EmitConvertToTarget, 2,
/*35526*/         OPC_EmitConvertToTarget, 3,
/*35528*/         OPC_EmitConvertToTarget, 4,
/*35530*/         OPC_EmitConvertToTarget, 5,
/*35532*/         OPC_EmitInteger, MVT::i32, 14, 
/*35535*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*35538*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2MRC), 0|OPFL_Chain,
                      1/*#VTs*/, MVT::i32, 7/*#Ops*/, 6, 7, 8, 9, 10, 11, 12, 
                  // Src: (intrinsic_w_chain:i32 222:iPTR, (imm:i32):$cop, (imm:i32):$opc1, (imm:i32):$CRn, (imm:i32):$CRm, (imm:i32):$opc2) - Complexity = 23
                  // Dst: (t2MRC:i32 (imm:i32):$cop, (imm:i32):$opc1, (imm:i32):$CRn, (imm:i32):$CRm, (imm:i32):$opc2)
/*35552*/       0, /*End of Scope*/
/*35553*/     /*Scope*/ 100, /*->35654*/
/*35554*/       OPC_CheckChild1Integer, 95|128,1/*223*/, 
/*35557*/       OPC_RecordChild2, // #1 = $cop
/*35558*/       OPC_MoveChild, 2,
/*35560*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*35563*/       OPC_MoveParent,
/*35564*/       OPC_RecordChild3, // #2 = $opc1
/*35565*/       OPC_MoveChild, 3,
/*35567*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*35570*/       OPC_MoveParent,
/*35571*/       OPC_RecordChild4, // #3 = $CRn
/*35572*/       OPC_MoveChild, 4,
/*35574*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*35577*/       OPC_MoveParent,
/*35578*/       OPC_RecordChild5, // #4 = $CRm
/*35579*/       OPC_MoveChild, 5,
/*35581*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*35584*/       OPC_MoveParent,
/*35585*/       OPC_RecordChild6, // #5 = $opc2
/*35586*/       OPC_MoveChild, 6,
/*35588*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*35591*/       OPC_MoveParent,
/*35592*/       OPC_Scope, 25, /*->35619*/ // 2 children in Scope
/*35594*/         OPC_CheckPatternPredicate, 37, // (!Subtarget->isThumb()) && (Subtarget->hasV5TOps())
/*35596*/         OPC_EmitMergeInputChains1_0,
/*35597*/         OPC_EmitConvertToTarget, 1,
/*35599*/         OPC_EmitConvertToTarget, 2,
/*35601*/         OPC_EmitConvertToTarget, 3,
/*35603*/         OPC_EmitConvertToTarget, 4,
/*35605*/         OPC_EmitConvertToTarget, 5,
/*35607*/         OPC_MorphNodeTo, TARGET_VAL(ARM::MRC2), 0|OPFL_Chain,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 6, 7, 8, 9, 10, 
                  // Src: (intrinsic_w_chain:i32 223:iPTR, (imm:i32):$cop, (imm:i32):$opc1, (imm:i32):$CRn, (imm:i32):$CRm, (imm:i32):$opc2) - Complexity = 23
                  // Dst: (MRC2:i32 (imm:i32):$cop, (imm:i32):$opc1, (imm:i32):$CRn, (imm:i32):$CRm, (imm:i32):$opc2)
/*35619*/       /*Scope*/ 33, /*->35653*/
/*35620*/         OPC_CheckPatternPredicate, 36, // (Subtarget->isThumb2()) && (Subtarget->hasV6T2Ops())
/*35622*/         OPC_EmitMergeInputChains1_0,
/*35623*/         OPC_EmitConvertToTarget, 1,
/*35625*/         OPC_EmitConvertToTarget, 2,
/*35627*/         OPC_EmitConvertToTarget, 3,
/*35629*/         OPC_EmitConvertToTarget, 4,
/*35631*/         OPC_EmitConvertToTarget, 5,
/*35633*/         OPC_EmitInteger, MVT::i32, 14, 
/*35636*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*35639*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2MRC2), 0|OPFL_Chain,
                      1/*#VTs*/, MVT::i32, 7/*#Ops*/, 6, 7, 8, 9, 10, 11, 12, 
                  // Src: (intrinsic_w_chain:i32 223:iPTR, (imm:i32):$cop, (imm:i32):$opc1, (imm:i32):$CRn, (imm:i32):$CRm, (imm:i32):$opc2) - Complexity = 23
                  // Dst: (t2MRC2:i32 (imm:i32):$cop, (imm:i32):$opc1, (imm:i32):$CRn, (imm:i32):$CRm, (imm:i32):$opc2)
/*35653*/       0, /*End of Scope*/
/*35654*/     /*Scope*/ 31|128,1/*159*/, /*->35815*/
/*35656*/       OPC_CheckChild1Integer, 88|128,1/*216*/, 
/*35659*/       OPC_RecordChild2, // #1 = $addr
/*35660*/       OPC_CheckChild2Type, MVT::i32,
/*35662*/       OPC_Scope, 25, /*->35689*/ // 6 children in Scope
/*35664*/         OPC_CheckPredicate, 94, // Predicate_ldrex_4
/*35666*/         OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*35668*/         OPC_CheckComplexPat, /*CP*/31, /*#*/1, // SelectT2AddrModeExclusive:$addr #2 #3
/*35671*/         OPC_EmitMergeInputChains1_0,
/*35672*/         OPC_EmitInteger, MVT::i32, 14, 
/*35675*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*35678*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2LDREX), 0|OPFL_Chain,
                      1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                  // Src: (intrinsic_w_chain:i32 216:iPTR, t2addrmode_imm0_1020s4:i32:$addr)<<P:Predicate_ldrex_4>> - Complexity = 18
                  // Dst: (t2LDREX:i32 t2addrmode_imm0_1020s4:i32:$addr)
/*35689*/       /*Scope*/ 24, /*->35714*/
/*35690*/         OPC_CheckPredicate, 23, // Predicate_ldrex_1
/*35692*/         OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*35694*/         OPC_CheckComplexPat, /*CP*/3, /*#*/1, // SelectAddrOffsetNone:$addr #2
/*35697*/         OPC_EmitMergeInputChains1_0,
/*35698*/         OPC_EmitInteger, MVT::i32, 14, 
/*35701*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*35704*/         OPC_MorphNodeTo, TARGET_VAL(ARM::LDREXB), 0|OPFL_Chain,
                      1/*#VTs*/, MVT::i32, 3/*#Ops*/, 2, 3, 4, 
                  // Src: (intrinsic_w_chain:i32 216:iPTR, addr_offset_none:i32:$addr)<<P:Predicate_ldrex_1>> - Complexity = 15
                  // Dst: (LDREXB:i32 addr_offset_none:i32:$addr)
/*35714*/       /*Scope*/ 24, /*->35739*/
/*35715*/         OPC_CheckPredicate, 24, // Predicate_ldrex_2
/*35717*/         OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*35719*/         OPC_CheckComplexPat, /*CP*/3, /*#*/1, // SelectAddrOffsetNone:$addr #2
/*35722*/         OPC_EmitMergeInputChains1_0,
/*35723*/         OPC_EmitInteger, MVT::i32, 14, 
/*35726*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*35729*/         OPC_MorphNodeTo, TARGET_VAL(ARM::LDREXH), 0|OPFL_Chain,
                      1/*#VTs*/, MVT::i32, 3/*#Ops*/, 2, 3, 4, 
                  // Src: (intrinsic_w_chain:i32 216:iPTR, addr_offset_none:i32:$addr)<<P:Predicate_ldrex_2>> - Complexity = 15
                  // Dst: (LDREXH:i32 addr_offset_none:i32:$addr)
/*35739*/       /*Scope*/ 24, /*->35764*/
/*35740*/         OPC_CheckPredicate, 94, // Predicate_ldrex_4
/*35742*/         OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*35744*/         OPC_CheckComplexPat, /*CP*/3, /*#*/1, // SelectAddrOffsetNone:$addr #2
/*35747*/         OPC_EmitMergeInputChains1_0,
/*35748*/         OPC_EmitInteger, MVT::i32, 14, 
/*35751*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*35754*/         OPC_MorphNodeTo, TARGET_VAL(ARM::LDREX), 0|OPFL_Chain,
                      1/*#VTs*/, MVT::i32, 3/*#Ops*/, 2, 3, 4, 
                  // Src: (intrinsic_w_chain:i32 216:iPTR, addr_offset_none:i32:$addr)<<P:Predicate_ldrex_4>> - Complexity = 15
                  // Dst: (LDREX:i32 addr_offset_none:i32:$addr)
/*35764*/       /*Scope*/ 24, /*->35789*/
/*35765*/         OPC_CheckPredicate, 23, // Predicate_ldrex_1
/*35767*/         OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*35769*/         OPC_CheckComplexPat, /*CP*/3, /*#*/1, // SelectAddrOffsetNone:$addr #2
/*35772*/         OPC_EmitMergeInputChains1_0,
/*35773*/         OPC_EmitInteger, MVT::i32, 14, 
/*35776*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*35779*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2LDREXB), 0|OPFL_Chain,
                      1/*#VTs*/, MVT::i32, 3/*#Ops*/, 2, 3, 4, 
                  // Src: (intrinsic_w_chain:i32 216:iPTR, addr_offset_none:i32:$addr)<<P:Predicate_ldrex_1>> - Complexity = 15
                  // Dst: (t2LDREXB:i32 addr_offset_none:i32:$addr)
/*35789*/       /*Scope*/ 24, /*->35814*/
/*35790*/         OPC_CheckPredicate, 24, // Predicate_ldrex_2
/*35792*/         OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*35794*/         OPC_CheckComplexPat, /*CP*/3, /*#*/1, // SelectAddrOffsetNone:$addr #2
/*35797*/         OPC_EmitMergeInputChains1_0,
/*35798*/         OPC_EmitInteger, MVT::i32, 14, 
/*35801*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*35804*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2LDREXH), 0|OPFL_Chain,
                      1/*#VTs*/, MVT::i32, 3/*#Ops*/, 2, 3, 4, 
                  // Src: (intrinsic_w_chain:i32 216:iPTR, addr_offset_none:i32:$addr)<<P:Predicate_ldrex_2>> - Complexity = 15
                  // Dst: (t2LDREXH:i32 addr_offset_none:i32:$addr)
/*35814*/       0, /*End of Scope*/
/*35815*/     /*Scope*/ 30|128,1/*158*/, /*->35975*/
/*35817*/       OPC_CheckChild1Integer, 86|128,1/*214*/, 
/*35820*/       OPC_RecordChild2, // #1 = $addr
/*35821*/       OPC_CheckChild2Type, MVT::i32,
/*35823*/       OPC_Scope, 24, /*->35849*/ // 6 children in Scope
/*35825*/         OPC_CheckPredicate, 25, // Predicate_ldaex_1
/*35827*/         OPC_CheckPatternPredicate, 34, // (!Subtarget->isThumb()) && (Subtarget->hasV8Ops())
/*35829*/         OPC_CheckComplexPat, /*CP*/3, /*#*/1, // SelectAddrOffsetNone:$addr #2
/*35832*/         OPC_EmitMergeInputChains1_0,
/*35833*/         OPC_EmitInteger, MVT::i32, 14, 
/*35836*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*35839*/         OPC_MorphNodeTo, TARGET_VAL(ARM::LDAEXB), 0|OPFL_Chain,
                      1/*#VTs*/, MVT::i32, 3/*#Ops*/, 2, 3, 4, 
                  // Src: (intrinsic_w_chain:i32 214:iPTR, addr_offset_none:i32:$addr)<<P:Predicate_ldaex_1>> - Complexity = 15
                  // Dst: (LDAEXB:i32 addr_offset_none:i32:$addr)
/*35849*/       /*Scope*/ 24, /*->35874*/
/*35850*/         OPC_CheckPredicate, 26, // Predicate_ldaex_2
/*35852*/         OPC_CheckPatternPredicate, 34, // (!Subtarget->isThumb()) && (Subtarget->hasV8Ops())
/*35854*/         OPC_CheckComplexPat, /*CP*/3, /*#*/1, // SelectAddrOffsetNone:$addr #2
/*35857*/         OPC_EmitMergeInputChains1_0,
/*35858*/         OPC_EmitInteger, MVT::i32, 14, 
/*35861*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*35864*/         OPC_MorphNodeTo, TARGET_VAL(ARM::LDAEXH), 0|OPFL_Chain,
                      1/*#VTs*/, MVT::i32, 3/*#Ops*/, 2, 3, 4, 
                  // Src: (intrinsic_w_chain:i32 214:iPTR, addr_offset_none:i32:$addr)<<P:Predicate_ldaex_2>> - Complexity = 15
                  // Dst: (LDAEXH:i32 addr_offset_none:i32:$addr)
/*35874*/       /*Scope*/ 24, /*->35899*/
/*35875*/         OPC_CheckPredicate, 95, // Predicate_ldaex_4
/*35877*/         OPC_CheckPatternPredicate, 34, // (!Subtarget->isThumb()) && (Subtarget->hasV8Ops())
/*35879*/         OPC_CheckComplexPat, /*CP*/3, /*#*/1, // SelectAddrOffsetNone:$addr #2
/*35882*/         OPC_EmitMergeInputChains1_0,
/*35883*/         OPC_EmitInteger, MVT::i32, 14, 
/*35886*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*35889*/         OPC_MorphNodeTo, TARGET_VAL(ARM::LDAEX), 0|OPFL_Chain,
                      1/*#VTs*/, MVT::i32, 3/*#Ops*/, 2, 3, 4, 
                  // Src: (intrinsic_w_chain:i32 214:iPTR, addr_offset_none:i32:$addr)<<P:Predicate_ldaex_4>> - Complexity = 15
                  // Dst: (LDAEX:i32 addr_offset_none:i32:$addr)
/*35899*/       /*Scope*/ 24, /*->35924*/
/*35900*/         OPC_CheckPredicate, 25, // Predicate_ldaex_1
/*35902*/         OPC_CheckPatternPredicate, 35, // (Subtarget->isThumb()) && (Subtarget->hasV8Ops())
/*35904*/         OPC_CheckComplexPat, /*CP*/3, /*#*/1, // SelectAddrOffsetNone:$addr #2
/*35907*/         OPC_EmitMergeInputChains1_0,
/*35908*/         OPC_EmitInteger, MVT::i32, 14, 
/*35911*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*35914*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2LDAEXB), 0|OPFL_Chain,
                      1/*#VTs*/, MVT::i32, 3/*#Ops*/, 2, 3, 4, 
                  // Src: (intrinsic_w_chain:i32 214:iPTR, addr_offset_none:i32:$addr)<<P:Predicate_ldaex_1>> - Complexity = 15
                  // Dst: (t2LDAEXB:i32 addr_offset_none:i32:$addr)
/*35924*/       /*Scope*/ 24, /*->35949*/
/*35925*/         OPC_CheckPredicate, 26, // Predicate_ldaex_2
/*35927*/         OPC_CheckPatternPredicate, 35, // (Subtarget->isThumb()) && (Subtarget->hasV8Ops())
/*35929*/         OPC_CheckComplexPat, /*CP*/3, /*#*/1, // SelectAddrOffsetNone:$addr #2
/*35932*/         OPC_EmitMergeInputChains1_0,
/*35933*/         OPC_EmitInteger, MVT::i32, 14, 
/*35936*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*35939*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2LDAEXH), 0|OPFL_Chain,
                      1/*#VTs*/, MVT::i32, 3/*#Ops*/, 2, 3, 4, 
                  // Src: (intrinsic_w_chain:i32 214:iPTR, addr_offset_none:i32:$addr)<<P:Predicate_ldaex_2>> - Complexity = 15
                  // Dst: (t2LDAEXH:i32 addr_offset_none:i32:$addr)
/*35949*/       /*Scope*/ 24, /*->35974*/
/*35950*/         OPC_CheckPredicate, 95, // Predicate_ldaex_4
/*35952*/         OPC_CheckPatternPredicate, 35, // (Subtarget->isThumb()) && (Subtarget->hasV8Ops())
/*35954*/         OPC_CheckComplexPat, /*CP*/3, /*#*/1, // SelectAddrOffsetNone:$addr #2
/*35957*/         OPC_EmitMergeInputChains1_0,
/*35958*/         OPC_EmitInteger, MVT::i32, 14, 
/*35961*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*35964*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2LDAEX), 0|OPFL_Chain,
                      1/*#VTs*/, MVT::i32, 3/*#Ops*/, 2, 3, 4, 
                  // Src: (intrinsic_w_chain:i32 214:iPTR, addr_offset_none:i32:$addr)<<P:Predicate_ldaex_4>> - Complexity = 15
                  // Dst: (t2LDAEX:i32 addr_offset_none:i32:$addr)
/*35974*/       0, /*End of Scope*/
/*35975*/     0, /*End of Scope*/
/*35976*/   /*SwitchOpcode*/ 55|128,15/*1975*/, TARGET_VAL(ISD::XOR),// ->37955
/*35980*/     OPC_Scope, 81|128,1/*209*/, /*->36192*/ // 7 children in Scope
/*35983*/       OPC_RecordChild0, // #0 = $shift
/*35984*/       OPC_Scope, 97, /*->36083*/ // 3 children in Scope
/*35986*/         OPC_CheckChild1Integer, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*35997*/         OPC_CheckType, MVT::i32,
/*35999*/         OPC_Scope, 27, /*->36028*/ // 3 children in Scope
/*36001*/           OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*36003*/           OPC_CheckComplexPat, /*CP*/0, /*#*/0, // SelectRegShifterOperand:$shift #1 #2 #3
/*36006*/           OPC_EmitInteger, MVT::i32, 14, 
/*36009*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*36012*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*36015*/           OPC_MorphNodeTo, TARGET_VAL(ARM::MVNsr), 0,
                        1/*#VTs*/, MVT::i32, 6/*#Ops*/, 1, 2, 3, 4, 5, 6, 
                    // Src: (xor:i32 so_reg_reg:i32:$shift, -1:i32) - Complexity = 20
                    // Dst: (MVNsr:i32 so_reg_reg:i32:$shift)
/*36028*/         /*Scope*/ 26, /*->36055*/
/*36029*/           OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*36031*/           OPC_CheckComplexPat, /*CP*/2, /*#*/0, // SelectT2ShifterOperandReg:$ShiftedRm #1 #2
/*36034*/           OPC_EmitInteger, MVT::i32, 14, 
/*36037*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*36040*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*36043*/           OPC_MorphNodeTo, TARGET_VAL(ARM::t2MVNs), 0,
                        1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 2, 3, 4, 5, 
                    // Src: (xor:i32 t2_so_reg:i32:$ShiftedRm, -1:i32) - Complexity = 18
                    // Dst: (t2MVNs:i32 t2_so_reg:i32:$ShiftedRm)
/*36055*/         /*Scope*/ 26, /*->36082*/
/*36056*/           OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*36058*/           OPC_CheckComplexPat, /*CP*/1, /*#*/0, // SelectImmShifterOperand:$shift #1 #2
/*36061*/           OPC_EmitInteger, MVT::i32, 14, 
/*36064*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*36067*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*36070*/           OPC_MorphNodeTo, TARGET_VAL(ARM::MVNsi), 0,
                        1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 2, 3, 4, 5, 
                    // Src: (xor:i32 so_reg_imm:i32:$shift, -1:i32) - Complexity = 17
                    // Dst: (MVNsi:i32 so_reg_imm:i32:$shift)
/*36082*/         0, /*End of Scope*/
/*36083*/       /*Scope*/ 61, /*->36145*/
/*36084*/         OPC_RecordChild1, // #1 = $shift
/*36085*/         OPC_CheckType, MVT::i32,
/*36087*/         OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*36089*/         OPC_Scope, 26, /*->36117*/ // 2 children in Scope
/*36091*/           OPC_CheckComplexPat, /*CP*/0, /*#*/1, // SelectRegShifterOperand:$shift #2 #3 #4
/*36094*/           OPC_EmitInteger, MVT::i32, 14, 
/*36097*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*36100*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*36103*/           OPC_MorphNodeTo, TARGET_VAL(ARM::EORrsr), 0,
                        1/*#VTs*/, MVT::i32, 7/*#Ops*/, 0, 2, 3, 4, 5, 6, 7, 
                    // Src: (xor:i32 GPR:i32:$Rn, so_reg_reg:i32:$shift) - Complexity = 15
                    // Dst: (EORrsr:i32 GPR:i32:$Rn, so_reg_reg:i32:$shift)
/*36117*/         /*Scope*/ 26, /*->36144*/
/*36118*/           OPC_CheckComplexPat, /*CP*/0, /*#*/0, // SelectRegShifterOperand:$shift #2 #3 #4
/*36121*/           OPC_EmitInteger, MVT::i32, 14, 
/*36124*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*36127*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*36130*/           OPC_MorphNodeTo, TARGET_VAL(ARM::EORrsr), 0,
                        1/*#VTs*/, MVT::i32, 7/*#Ops*/, 1, 2, 3, 4, 5, 6, 7, 
                    // Src: (xor:i32 so_reg_reg:i32:$shift, GPR:i32:$Rn) - Complexity = 15
                    // Dst: (EORrsr:i32 GPR:i32:$Rn, so_reg_reg:i32:$shift)
/*36144*/         0, /*End of Scope*/
/*36145*/       /*Scope*/ 45, /*->36191*/
/*36146*/         OPC_MoveChild, 0,
/*36148*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*36151*/         OPC_CheckPredicate, 10, // Predicate_t2_so_imm
/*36153*/         OPC_MoveParent,
/*36154*/         OPC_CheckChild1Integer, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*36165*/         OPC_CheckType, MVT::i32,
/*36167*/         OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*36169*/         OPC_EmitConvertToTarget, 0,
/*36171*/         OPC_EmitInteger, MVT::i32, 14, 
/*36174*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*36177*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*36180*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2MVNi), 0,
                      1/*#VTs*/, MVT::i32, 4/*#Ops*/, 1, 2, 3, 4, 
                  // Src: (xor:i32 (imm:i32)<<P:Predicate_t2_so_imm>>:$imm, -1:i32) - Complexity = 13
                  // Dst: (t2MVNi:i32 (imm:i32):$imm)
/*36191*/       0, /*End of Scope*/
/*36192*/     /*Scope*/ 46, /*->36239*/
/*36193*/       OPC_CheckChild0Integer, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*36204*/       OPC_RecordChild1, // #0 = $imm
/*36205*/       OPC_MoveChild, 1,
/*36207*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*36210*/       OPC_CheckPredicate, 10, // Predicate_t2_so_imm
/*36212*/       OPC_MoveParent,
/*36213*/       OPC_CheckType, MVT::i32,
/*36215*/       OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*36217*/       OPC_EmitConvertToTarget, 0,
/*36219*/       OPC_EmitInteger, MVT::i32, 14, 
/*36222*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*36225*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*36228*/       OPC_MorphNodeTo, TARGET_VAL(ARM::t2MVNi), 0,
                    1/*#VTs*/, MVT::i32, 4/*#Ops*/, 1, 2, 3, 4, 
                // Src: (xor:i32 -1:i32, (imm:i32)<<P:Predicate_t2_so_imm>>:$imm) - Complexity = 13
                // Dst: (t2MVNi:i32 (imm:i32):$imm)
/*36239*/     /*Scope*/ 102|128,2/*358*/, /*->36599*/
/*36241*/       OPC_RecordChild0, // #0 = $Rn
/*36242*/       OPC_Scope, 117, /*->36361*/ // 3 children in Scope
/*36244*/         OPC_RecordChild1, // #1 = $shift
/*36245*/         OPC_CheckType, MVT::i32,
/*36247*/         OPC_Scope, 27, /*->36276*/ // 4 children in Scope
/*36249*/           OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*36251*/           OPC_CheckComplexPat, /*CP*/1, /*#*/1, // SelectImmShifterOperand:$shift #2 #3
/*36254*/           OPC_EmitInteger, MVT::i32, 14, 
/*36257*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*36260*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*36263*/           OPC_MorphNodeTo, TARGET_VAL(ARM::EORrsi), 0,
                        1/*#VTs*/, MVT::i32, 6/*#Ops*/, 0, 2, 3, 4, 5, 6, 
                    // Src: (xor:i32 GPR:i32:$Rn, so_reg_imm:i32:$shift) - Complexity = 12
                    // Dst: (EORrsi:i32 GPR:i32:$Rn, so_reg_imm:i32:$shift)
/*36276*/         /*Scope*/ 27, /*->36304*/
/*36277*/           OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*36279*/           OPC_CheckComplexPat, /*CP*/2, /*#*/1, // SelectT2ShifterOperandReg:$ShiftedRm #2 #3
/*36282*/           OPC_EmitInteger, MVT::i32, 14, 
/*36285*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*36288*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*36291*/           OPC_MorphNodeTo, TARGET_VAL(ARM::t2EORrs), 0,
                        1/*#VTs*/, MVT::i32, 6/*#Ops*/, 0, 2, 3, 4, 5, 6, 
                    // Src: (xor:i32 rGPR:i32:$Rn, t2_so_reg:i32:$ShiftedRm) - Complexity = 12
                    // Dst: (t2EORrs:i32 rGPR:i32:$Rn, t2_so_reg:i32:$ShiftedRm)
/*36304*/         /*Scope*/ 27, /*->36332*/
/*36305*/           OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*36307*/           OPC_CheckComplexPat, /*CP*/1, /*#*/0, // SelectImmShifterOperand:$shift #2 #3
/*36310*/           OPC_EmitInteger, MVT::i32, 14, 
/*36313*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*36316*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*36319*/           OPC_MorphNodeTo, TARGET_VAL(ARM::EORrsi), 0,
                        1/*#VTs*/, MVT::i32, 6/*#Ops*/, 1, 2, 3, 4, 5, 6, 
                    // Src: (xor:i32 so_reg_imm:i32:$shift, GPR:i32:$Rn) - Complexity = 12
                    // Dst: (EORrsi:i32 GPR:i32:$Rn, so_reg_imm:i32:$shift)
/*36332*/         /*Scope*/ 27, /*->36360*/
/*36333*/           OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*36335*/           OPC_CheckComplexPat, /*CP*/2, /*#*/0, // SelectT2ShifterOperandReg:$ShiftedRm #2 #3
/*36338*/           OPC_EmitInteger, MVT::i32, 14, 
/*36341*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*36344*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*36347*/           OPC_MorphNodeTo, TARGET_VAL(ARM::t2EORrs), 0,
                        1/*#VTs*/, MVT::i32, 6/*#Ops*/, 1, 2, 3, 4, 5, 6, 
                    // Src: (xor:i32 t2_so_reg:i32:$ShiftedRm, rGPR:i32:$Rn) - Complexity = 12
                    // Dst: (t2EORrs:i32 rGPR:i32:$Rn, t2_so_reg:i32:$ShiftedRm)
/*36360*/         0, /*End of Scope*/
/*36361*/       /*Scope*/ 84, /*->36446*/
/*36362*/         OPC_CheckChild1Integer, 127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,127|128,1/*18446744073709551615*/, 
/*36373*/         OPC_CheckType, MVT::i32,
/*36375*/         OPC_Scope, 22, /*->36399*/ // 3 children in Scope
/*36377*/           OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*36379*/           OPC_EmitInteger, MVT::i32, 14, 
/*36382*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*36385*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*36388*/           OPC_MorphNodeTo, TARGET_VAL(ARM::t2MVNr), 0,
                        1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                    // Src: (xor:i32 rGPR:i32:$Rm, -1:i32) - Complexity = 9
                    // Dst: (t2MVNr:i32 rGPR:i32:$Rm)
/*36399*/         /*Scope*/ 22, /*->36422*/
/*36400*/           OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*36402*/           OPC_EmitInteger, MVT::i32, 14, 
/*36405*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*36408*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*36411*/           OPC_MorphNodeTo, TARGET_VAL(ARM::MVNr), 0,
                        1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                    // Src: (xor:i32 GPR:i32:$Rm, -1:i32) - Complexity = 8
                    // Dst: (MVNr:i32 GPR:i32:$Rm)
/*36422*/         /*Scope*/ 22, /*->36445*/
/*36423*/           OPC_CheckPatternPredicate, 6, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*36425*/           OPC_EmitRegister, MVT::i32, ARM::CPSR,
/*36428*/           OPC_EmitInteger, MVT::i32, 14, 
/*36431*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*36434*/           OPC_MorphNodeTo, TARGET_VAL(ARM::tMVN), 0,
                        1/*#VTs*/, MVT::i32, 4/*#Ops*/, 1, 0, 2, 3, 
                    // Src: (xor:i32 tGPR:i32:$Rn, -1:i32) - Complexity = 8
                    // Dst: (tMVN:i32 tGPR:i32:$Rn)
/*36445*/         0, /*End of Scope*/
/*36446*/       /*Scope*/ 22|128,1/*150*/, /*->36598*/
/*36448*/         OPC_RecordChild1, // #1 = $imm
/*36449*/         OPC_Scope, 69, /*->36520*/ // 2 children in Scope
/*36451*/           OPC_MoveChild, 1,
/*36453*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*36456*/           OPC_Scope, 30, /*->36488*/ // 2 children in Scope
/*36458*/             OPC_CheckPredicate, 4, // Predicate_so_imm
/*36460*/             OPC_MoveParent,
/*36461*/             OPC_CheckType, MVT::i32,
/*36463*/             OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*36465*/             OPC_EmitConvertToTarget, 1,
/*36467*/             OPC_EmitInteger, MVT::i32, 14, 
/*36470*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*36473*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*36476*/             OPC_MorphNodeTo, TARGET_VAL(ARM::EORri), 0,
                          1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 2, 3, 4, 5, 
                      // Src: (xor:i32 GPR:i32:$Rn, (imm:i32)<<P:Predicate_so_imm>>:$imm) - Complexity = 7
                      // Dst: (EORri:i32 GPR:i32:$Rn, (imm:i32):$imm)
/*36488*/           /*Scope*/ 30, /*->36519*/
/*36489*/             OPC_CheckPredicate, 10, // Predicate_t2_so_imm
/*36491*/             OPC_MoveParent,
/*36492*/             OPC_CheckType, MVT::i32,
/*36494*/             OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*36496*/             OPC_EmitConvertToTarget, 1,
/*36498*/             OPC_EmitInteger, MVT::i32, 14, 
/*36501*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*36504*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*36507*/             OPC_MorphNodeTo, TARGET_VAL(ARM::t2EORri), 0,
                          1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 2, 3, 4, 5, 
                      // Src: (xor:i32 rGPR:i32:$Rn, (imm:i32)<<P:Predicate_t2_so_imm>>:$imm) - Complexity = 7
                      // Dst: (t2EORri:i32 rGPR:i32:$Rn, (imm:i32):$imm)
/*36519*/           0, /*End of Scope*/
/*36520*/         /*Scope*/ 76, /*->36597*/
/*36521*/           OPC_CheckType, MVT::i32,
/*36523*/           OPC_Scope, 23, /*->36548*/ // 3 children in Scope
/*36525*/             OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*36527*/             OPC_EmitInteger, MVT::i32, 14, 
/*36530*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*36533*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*36536*/             OPC_MorphNodeTo, TARGET_VAL(ARM::EORrr), 0,
                          1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                      // Src: (xor:i32 GPR:i32:$Rn, GPR:i32:$Rm) - Complexity = 3
                      // Dst: (EORrr:i32 GPR:i32:$Rn, GPR:i32:$Rm)
/*36548*/           /*Scope*/ 23, /*->36572*/
/*36549*/             OPC_CheckPatternPredicate, 6, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*36551*/             OPC_EmitRegister, MVT::i32, ARM::CPSR,
/*36554*/             OPC_EmitInteger, MVT::i32, 14, 
/*36557*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*36560*/             OPC_MorphNodeTo, TARGET_VAL(ARM::tEOR), 0,
                          1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                      // Src: (xor:i32 tGPR:i32:$Rn, tGPR:i32:$Rm) - Complexity = 3
                      // Dst: (tEOR:i32 tGPR:i32:$Rn, tGPR:i32:$Rm)
/*36572*/           /*Scope*/ 23, /*->36596*/
/*36573*/             OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*36575*/             OPC_EmitInteger, MVT::i32, 14, 
/*36578*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*36581*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*36584*/             OPC_MorphNodeTo, TARGET_VAL(ARM::t2EORrr), 0,
                          1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                      // Src: (xor:i32 rGPR:i32:$Rn, rGPR:i32:$Rm) - Complexity = 3
                      // Dst: (t2EORrr:i32 rGPR:i32:$Rn, rGPR:i32:$Rm)
/*36596*/           0, /*End of Scope*/
/*36597*/         0, /*End of Scope*/
/*36598*/       0, /*End of Scope*/
/*36599*/     /*Scope*/ 61|128,8/*1085*/, /*->37686*/
/*36601*/       OPC_MoveChild, 0,
/*36603*/       OPC_SwitchOpcode /*3 cases */, 21|128,6/*789*/, TARGET_VAL(ISD::BITCAST),// ->37397
/*36608*/         OPC_MoveChild, 0,
/*36610*/         OPC_SwitchOpcode /*2 cases */, 103|128,2/*359*/, TARGET_VAL(ARMISD::VSHRs),// ->36974
/*36615*/           OPC_RecordChild0, // #0 = $src
/*36616*/           OPC_Scope, 48|128,1/*176*/, /*->36795*/ // 2 children in Scope
/*36619*/             OPC_CheckChild1Integer, 7, 
/*36621*/             OPC_SwitchType /*2 cases */, 84, MVT::v8i8,// ->36708
/*36624*/               OPC_MoveParent,
/*36625*/               OPC_MoveParent,
/*36626*/               OPC_MoveChild, 1,
/*36628*/               OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*36631*/               OPC_MoveChild, 0,
/*36633*/               OPC_CheckOpcode, TARGET_VAL(ISD::ADD),
/*36636*/               OPC_Scope, 34, /*->36672*/ // 2 children in Scope
/*36638*/                 OPC_CheckChild0Same, 0,
/*36640*/                 OPC_MoveChild, 1,
/*36642*/                 OPC_CheckOpcode, TARGET_VAL(ARMISD::VSHRs),
/*36645*/                 OPC_CheckChild0Same, 0,
/*36647*/                 OPC_CheckChild1Integer, 7, 
/*36649*/                 OPC_MoveParent,
/*36650*/                 OPC_CheckType, MVT::v8i8,
/*36652*/                 OPC_MoveParent,
/*36653*/                 OPC_MoveParent,
/*36654*/                 OPC_CheckType, MVT::v2i32,
/*36656*/                 OPC_EmitInteger, MVT::i32, 14, 
/*36659*/                 OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*36662*/                 OPC_MorphNodeTo, TARGET_VAL(ARM::VABSv8i8), 0,
                              1/*#VTs*/, MVT::v2i32, 3/*#Ops*/, 0, 1, 2, 
                          // Src: (xor:v2i32 (bitconvert:v2i32 (NEONvshrs:v8i8 DPR:v8i8:$src, 7:i32)), (bitconvert:v2i32 (add:v8i8 DPR:v8i8:$src, (NEONvshrs:v8i8 DPR:v8i8:$src, 7:i32)))) - Complexity = 28
                          // Dst: (VABSv8i8:v2i32 DPR:v8i8:$src)
/*36672*/               /*Scope*/ 34, /*->36707*/
/*36673*/                 OPC_MoveChild, 0,
/*36675*/                 OPC_CheckOpcode, TARGET_VAL(ARMISD::VSHRs),
/*36678*/                 OPC_CheckChild0Same, 0,
/*36680*/                 OPC_CheckChild1Integer, 7, 
/*36682*/                 OPC_MoveParent,
/*36683*/                 OPC_CheckChild1Same, 0,
/*36685*/                 OPC_CheckType, MVT::v8i8,
/*36687*/                 OPC_MoveParent,
/*36688*/                 OPC_MoveParent,
/*36689*/                 OPC_CheckType, MVT::v2i32,
/*36691*/                 OPC_EmitInteger, MVT::i32, 14, 
/*36694*/                 OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*36697*/                 OPC_MorphNodeTo, TARGET_VAL(ARM::VABSv8i8), 0,
                              1/*#VTs*/, MVT::v2i32, 3/*#Ops*/, 0, 1, 2, 
                          // Src: (xor:v2i32 (bitconvert:v2i32 (NEONvshrs:v8i8 DPR:v8i8:$src, 7:i32)), (bitconvert:v2i32 (add:v8i8 (NEONvshrs:v8i8 DPR:v8i8:$src, 7:i32), DPR:v8i8:$src))) - Complexity = 28
                          // Dst: (VABSv8i8:v2i32 DPR:v8i8:$src)
/*36707*/               0, /*End of Scope*/
/*36708*/             /*SwitchType*/ 84, MVT::v16i8,// ->36794
/*36710*/               OPC_MoveParent,
/*36711*/               OPC_MoveParent,
/*36712*/               OPC_MoveChild, 1,
/*36714*/               OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*36717*/               OPC_MoveChild, 0,
/*36719*/               OPC_CheckOpcode, TARGET_VAL(ISD::ADD),
/*36722*/               OPC_Scope, 34, /*->36758*/ // 2 children in Scope
/*36724*/                 OPC_CheckChild0Same, 0,
/*36726*/                 OPC_MoveChild, 1,
/*36728*/                 OPC_CheckOpcode, TARGET_VAL(ARMISD::VSHRs),
/*36731*/                 OPC_CheckChild0Same, 0,
/*36733*/                 OPC_CheckChild1Integer, 7, 
/*36735*/                 OPC_MoveParent,
/*36736*/                 OPC_CheckType, MVT::v16i8,
/*36738*/                 OPC_MoveParent,
/*36739*/                 OPC_MoveParent,
/*36740*/                 OPC_CheckType, MVT::v4i32,
/*36742*/                 OPC_EmitInteger, MVT::i32, 14, 
/*36745*/                 OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*36748*/                 OPC_MorphNodeTo, TARGET_VAL(ARM::VABSv16i8), 0,
                              1/*#VTs*/, MVT::v4i32, 3/*#Ops*/, 0, 1, 2, 
                          // Src: (xor:v4i32 (bitconvert:v4i32 (NEONvshrs:v16i8 QPR:v16i8:$src, 7:i32)), (bitconvert:v4i32 (add:v16i8 QPR:v16i8:$src, (NEONvshrs:v16i8 QPR:v16i8:$src, 7:i32)))) - Complexity = 28
                          // Dst: (VABSv16i8:v4i32 QPR:v16i8:$src)
/*36758*/               /*Scope*/ 34, /*->36793*/
/*36759*/                 OPC_MoveChild, 0,
/*36761*/                 OPC_CheckOpcode, TARGET_VAL(ARMISD::VSHRs),
/*36764*/                 OPC_CheckChild0Same, 0,
/*36766*/                 OPC_CheckChild1Integer, 7, 
/*36768*/                 OPC_MoveParent,
/*36769*/                 OPC_CheckChild1Same, 0,
/*36771*/                 OPC_CheckType, MVT::v16i8,
/*36773*/                 OPC_MoveParent,
/*36774*/                 OPC_MoveParent,
/*36775*/                 OPC_CheckType, MVT::v4i32,
/*36777*/                 OPC_EmitInteger, MVT::i32, 14, 
/*36780*/                 OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*36783*/                 OPC_MorphNodeTo, TARGET_VAL(ARM::VABSv16i8), 0,
                              1/*#VTs*/, MVT::v4i32, 3/*#Ops*/, 0, 1, 2, 
                          // Src: (xor:v4i32 (bitconvert:v4i32 (NEONvshrs:v16i8 QPR:v16i8:$src, 7:i32)), (bitconvert:v4i32 (add:v16i8 (NEONvshrs:v16i8 QPR:v16i8:$src, 7:i32), QPR:v16i8:$src))) - Complexity = 28
                          // Dst: (VABSv16i8:v4i32 QPR:v16i8:$src)
/*36793*/               0, /*End of Scope*/
/*36794*/             0, // EndSwitchType
/*36795*/           /*Scope*/ 48|128,1/*176*/, /*->36973*/
/*36797*/             OPC_CheckChild1Integer, 15, 
/*36799*/             OPC_SwitchType /*2 cases */, 84, MVT::v4i16,// ->36886
/*36802*/               OPC_MoveParent,
/*36803*/               OPC_MoveParent,
/*36804*/               OPC_MoveChild, 1,
/*36806*/               OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*36809*/               OPC_MoveChild, 0,
/*36811*/               OPC_CheckOpcode, TARGET_VAL(ISD::ADD),
/*36814*/               OPC_Scope, 34, /*->36850*/ // 2 children in Scope
/*36816*/                 OPC_CheckChild0Same, 0,
/*36818*/                 OPC_MoveChild, 1,
/*36820*/                 OPC_CheckOpcode, TARGET_VAL(ARMISD::VSHRs),
/*36823*/                 OPC_CheckChild0Same, 0,
/*36825*/                 OPC_CheckChild1Integer, 15, 
/*36827*/                 OPC_MoveParent,
/*36828*/                 OPC_CheckType, MVT::v4i16,
/*36830*/                 OPC_MoveParent,
/*36831*/                 OPC_MoveParent,
/*36832*/                 OPC_CheckType, MVT::v2i32,
/*36834*/                 OPC_EmitInteger, MVT::i32, 14, 
/*36837*/                 OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*36840*/                 OPC_MorphNodeTo, TARGET_VAL(ARM::VABSv4i16), 0,
                              1/*#VTs*/, MVT::v2i32, 3/*#Ops*/, 0, 1, 2, 
                          // Src: (xor:v2i32 (bitconvert:v2i32 (NEONvshrs:v4i16 DPR:v4i16:$src, 15:i32)), (bitconvert:v2i32 (add:v4i16 DPR:v4i16:$src, (NEONvshrs:v4i16 DPR:v4i16:$src, 15:i32)))) - Complexity = 28
                          // Dst: (VABSv4i16:v2i32 DPR:v4i16:$src)
/*36850*/               /*Scope*/ 34, /*->36885*/
/*36851*/                 OPC_MoveChild, 0,
/*36853*/                 OPC_CheckOpcode, TARGET_VAL(ARMISD::VSHRs),
/*36856*/                 OPC_CheckChild0Same, 0,
/*36858*/                 OPC_CheckChild1Integer, 15, 
/*36860*/                 OPC_MoveParent,
/*36861*/                 OPC_CheckChild1Same, 0,
/*36863*/                 OPC_CheckType, MVT::v4i16,
/*36865*/                 OPC_MoveParent,
/*36866*/                 OPC_MoveParent,
/*36867*/                 OPC_CheckType, MVT::v2i32,
/*36869*/                 OPC_EmitInteger, MVT::i32, 14, 
/*36872*/                 OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*36875*/                 OPC_MorphNodeTo, TARGET_VAL(ARM::VABSv4i16), 0,
                              1/*#VTs*/, MVT::v2i32, 3/*#Ops*/, 0, 1, 2, 
                          // Src: (xor:v2i32 (bitconvert:v2i32 (NEONvshrs:v4i16 DPR:v4i16:$src, 15:i32)), (bitconvert:v2i32 (add:v4i16 (NEONvshrs:v4i16 DPR:v4i16:$src, 15:i32), DPR:v4i16:$src))) - Complexity = 28
                          // Dst: (VABSv4i16:v2i32 DPR:v4i16:$src)
/*36885*/               0, /*End of Scope*/
/*36886*/             /*SwitchType*/ 84, MVT::v8i16,// ->36972
/*36888*/               OPC_MoveParent,
/*36889*/               OPC_MoveParent,
/*36890*/               OPC_MoveChild, 1,
/*36892*/               OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*36895*/               OPC_MoveChild, 0,
/*36897*/               OPC_CheckOpcode, TARGET_VAL(ISD::ADD),
/*36900*/               OPC_Scope, 34, /*->36936*/ // 2 children in Scope
/*36902*/                 OPC_CheckChild0Same, 0,
/*36904*/                 OPC_MoveChild, 1,
/*36906*/                 OPC_CheckOpcode, TARGET_VAL(ARMISD::VSHRs),
/*36909*/                 OPC_CheckChild0Same, 0,
/*36911*/                 OPC_CheckChild1Integer, 15, 
/*36913*/                 OPC_MoveParent,
/*36914*/                 OPC_CheckType, MVT::v8i16,
/*36916*/                 OPC_MoveParent,
/*36917*/                 OPC_MoveParent,
/*36918*/                 OPC_CheckType, MVT::v4i32,
/*36920*/                 OPC_EmitInteger, MVT::i32, 14, 
/*36923*/                 OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*36926*/                 OPC_MorphNodeTo, TARGET_VAL(ARM::VABSv8i16), 0,
                              1/*#VTs*/, MVT::v4i32, 3/*#Ops*/, 0, 1, 2, 
                          // Src: (xor:v4i32 (bitconvert:v4i32 (NEONvshrs:v8i16 QPR:v8i16:$src, 15:i32)), (bitconvert:v4i32 (add:v8i16 QPR:v8i16:$src, (NEONvshrs:v8i16 QPR:v8i16:$src, 15:i32)))) - Complexity = 28
                          // Dst: (VABSv8i16:v4i32 QPR:v8i16:$src)
/*36936*/               /*Scope*/ 34, /*->36971*/
/*36937*/                 OPC_MoveChild, 0,
/*36939*/                 OPC_CheckOpcode, TARGET_VAL(ARMISD::VSHRs),
/*36942*/                 OPC_CheckChild0Same, 0,
/*36944*/                 OPC_CheckChild1Integer, 15, 
/*36946*/                 OPC_MoveParent,
/*36947*/                 OPC_CheckChild1Same, 0,
/*36949*/                 OPC_CheckType, MVT::v8i16,
/*36951*/                 OPC_MoveParent,
/*36952*/                 OPC_MoveParent,
/*36953*/                 OPC_CheckType, MVT::v4i32,
/*36955*/                 OPC_EmitInteger, MVT::i32, 14, 
/*36958*/                 OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*36961*/                 OPC_MorphNodeTo, TARGET_VAL(ARM::VABSv8i16), 0,
                              1/*#VTs*/, MVT::v4i32, 3/*#Ops*/, 0, 1, 2, 
                          // Src: (xor:v4i32 (bitconvert:v4i32 (NEONvshrs:v8i16 QPR:v8i16:$src, 15:i32)), (bitconvert:v4i32 (add:v8i16 (NEONvshrs:v8i16 QPR:v8i16:$src, 15:i32), QPR:v8i16:$src))) - Complexity = 28
                          // Dst: (VABSv8i16:v4i32 QPR:v8i16:$src)
/*36971*/               0, /*End of Scope*/
/*36972*/             0, // EndSwitchType
/*36973*/           0, /*End of Scope*/
/*36974*/         /*SwitchOpcode*/ 34|128,3/*418*/, TARGET_VAL(ISD::ADD),// ->37396
/*36978*/           OPC_Scope, 51, /*->37031*/ // 8 children in Scope
/*36980*/             OPC_RecordChild0, // #0 = $src
/*36981*/             OPC_MoveChild, 1,
/*36983*/             OPC_CheckOpcode, TARGET_VAL(ARMISD::VSHRs),
/*36986*/             OPC_CheckChild0Same, 0,
/*36988*/             OPC_CheckChild1Integer, 7, 
/*36990*/             OPC_MoveParent,
/*36991*/             OPC_CheckType, MVT::v8i8,
/*36993*/             OPC_MoveParent,
/*36994*/             OPC_MoveParent,
/*36995*/             OPC_MoveChild, 1,
/*36997*/             OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*37000*/             OPC_MoveChild, 0,
/*37002*/             OPC_CheckOpcode, TARGET_VAL(ARMISD::VSHRs),
/*37005*/             OPC_CheckChild0Same, 0,
/*37007*/             OPC_CheckChild1Integer, 7, 
/*37009*/             OPC_CheckType, MVT::v8i8,
/*37011*/             OPC_MoveParent,
/*37012*/             OPC_MoveParent,
/*37013*/             OPC_CheckType, MVT::v2i32,
/*37015*/             OPC_EmitInteger, MVT::i32, 14, 
/*37018*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*37021*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VABSv8i8), 0,
                          1/*#VTs*/, MVT::v2i32, 3/*#Ops*/, 0, 1, 2, 
                      // Src: (xor:v2i32 (bitconvert:v2i32 (add:v8i8 DPR:v8i8:$src, (NEONvshrs:v8i8 DPR:v8i8:$src, 7:i32))), (bitconvert:v2i32 (NEONvshrs:v8i8 DPR:v8i8:$src, 7:i32))) - Complexity = 28
                      // Dst: (VABSv8i8:v2i32 DPR:v8i8:$src)
/*37031*/           /*Scope*/ 51, /*->37083*/
/*37032*/             OPC_MoveChild, 0,
/*37034*/             OPC_CheckOpcode, TARGET_VAL(ARMISD::VSHRs),
/*37037*/             OPC_RecordChild0, // #0 = $src
/*37038*/             OPC_CheckChild1Integer, 7, 
/*37040*/             OPC_MoveParent,
/*37041*/             OPC_CheckChild1Same, 0,
/*37043*/             OPC_CheckType, MVT::v8i8,
/*37045*/             OPC_MoveParent,
/*37046*/             OPC_MoveParent,
/*37047*/             OPC_MoveChild, 1,
/*37049*/             OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*37052*/             OPC_MoveChild, 0,
/*37054*/             OPC_CheckOpcode, TARGET_VAL(ARMISD::VSHRs),
/*37057*/             OPC_CheckChild0Same, 0,
/*37059*/             OPC_CheckChild1Integer, 7, 
/*37061*/             OPC_CheckType, MVT::v8i8,
/*37063*/             OPC_MoveParent,
/*37064*/             OPC_MoveParent,
/*37065*/             OPC_CheckType, MVT::v2i32,
/*37067*/             OPC_EmitInteger, MVT::i32, 14, 
/*37070*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*37073*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VABSv8i8), 0,
                          1/*#VTs*/, MVT::v2i32, 3/*#Ops*/, 0, 1, 2, 
                      // Src: (xor:v2i32 (bitconvert:v2i32 (add:v8i8 (NEONvshrs:v8i8 DPR:v8i8:$src, 7:i32), DPR:v8i8:$src)), (bitconvert:v2i32 (NEONvshrs:v8i8 DPR:v8i8:$src, 7:i32))) - Complexity = 28
                      // Dst: (VABSv8i8:v2i32 DPR:v8i8:$src)
/*37083*/           /*Scope*/ 51, /*->37135*/
/*37084*/             OPC_RecordChild0, // #0 = $src
/*37085*/             OPC_MoveChild, 1,
/*37087*/             OPC_CheckOpcode, TARGET_VAL(ARMISD::VSHRs),
/*37090*/             OPC_CheckChild0Same, 0,
/*37092*/             OPC_CheckChild1Integer, 15, 
/*37094*/             OPC_MoveParent,
/*37095*/             OPC_CheckType, MVT::v4i16,
/*37097*/             OPC_MoveParent,
/*37098*/             OPC_MoveParent,
/*37099*/             OPC_MoveChild, 1,
/*37101*/             OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*37104*/             OPC_MoveChild, 0,
/*37106*/             OPC_CheckOpcode, TARGET_VAL(ARMISD::VSHRs),
/*37109*/             OPC_CheckChild0Same, 0,
/*37111*/             OPC_CheckChild1Integer, 15, 
/*37113*/             OPC_CheckType, MVT::v4i16,
/*37115*/             OPC_MoveParent,
/*37116*/             OPC_MoveParent,
/*37117*/             OPC_CheckType, MVT::v2i32,
/*37119*/             OPC_EmitInteger, MVT::i32, 14, 
/*37122*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*37125*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VABSv4i16), 0,
                          1/*#VTs*/, MVT::v2i32, 3/*#Ops*/, 0, 1, 2, 
                      // Src: (xor:v2i32 (bitconvert:v2i32 (add:v4i16 DPR:v4i16:$src, (NEONvshrs:v4i16 DPR:v4i16:$src, 15:i32))), (bitconvert:v2i32 (NEONvshrs:v4i16 DPR:v4i16:$src, 15:i32))) - Complexity = 28
                      // Dst: (VABSv4i16:v2i32 DPR:v4i16:$src)
/*37135*/           /*Scope*/ 51, /*->37187*/
/*37136*/             OPC_MoveChild, 0,
/*37138*/             OPC_CheckOpcode, TARGET_VAL(ARMISD::VSHRs),
/*37141*/             OPC_RecordChild0, // #0 = $src
/*37142*/             OPC_CheckChild1Integer, 15, 
/*37144*/             OPC_MoveParent,
/*37145*/             OPC_CheckChild1Same, 0,
/*37147*/             OPC_CheckType, MVT::v4i16,
/*37149*/             OPC_MoveParent,
/*37150*/             OPC_MoveParent,
/*37151*/             OPC_MoveChild, 1,
/*37153*/             OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*37156*/             OPC_MoveChild, 0,
/*37158*/             OPC_CheckOpcode, TARGET_VAL(ARMISD::VSHRs),
/*37161*/             OPC_CheckChild0Same, 0,
/*37163*/             OPC_CheckChild1Integer, 15, 
/*37165*/             OPC_CheckType, MVT::v4i16,
/*37167*/             OPC_MoveParent,
/*37168*/             OPC_MoveParent,
/*37169*/             OPC_CheckType, MVT::v2i32,
/*37171*/             OPC_EmitInteger, MVT::i32, 14, 
/*37174*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*37177*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VABSv4i16), 0,
                          1/*#VTs*/, MVT::v2i32, 3/*#Ops*/, 0, 1, 2, 
                      // Src: (xor:v2i32 (bitconvert:v2i32 (add:v4i16 (NEONvshrs:v4i16 DPR:v4i16:$src, 15:i32), DPR:v4i16:$src)), (bitconvert:v2i32 (NEONvshrs:v4i16 DPR:v4i16:$src, 15:i32))) - Complexity = 28
                      // Dst: (VABSv4i16:v2i32 DPR:v4i16:$src)
/*37187*/           /*Scope*/ 51, /*->37239*/
/*37188*/             OPC_RecordChild0, // #0 = $src
/*37189*/             OPC_MoveChild, 1,
/*37191*/             OPC_CheckOpcode, TARGET_VAL(ARMISD::VSHRs),
/*37194*/             OPC_CheckChild0Same, 0,
/*37196*/             OPC_CheckChild1Integer, 7, 
/*37198*/             OPC_MoveParent,
/*37199*/             OPC_CheckType, MVT::v16i8,
/*37201*/             OPC_MoveParent,
/*37202*/             OPC_MoveParent,
/*37203*/             OPC_MoveChild, 1,
/*37205*/             OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*37208*/             OPC_MoveChild, 0,
/*37210*/             OPC_CheckOpcode, TARGET_VAL(ARMISD::VSHRs),
/*37213*/             OPC_CheckChild0Same, 0,
/*37215*/             OPC_CheckChild1Integer, 7, 
/*37217*/             OPC_CheckType, MVT::v16i8,
/*37219*/             OPC_MoveParent,
/*37220*/             OPC_MoveParent,
/*37221*/             OPC_CheckType, MVT::v4i32,
/*37223*/             OPC_EmitInteger, MVT::i32, 14, 
/*37226*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*37229*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VABSv16i8), 0,
                          1/*#VTs*/, MVT::v4i32, 3/*#Ops*/, 0, 1, 2, 
                      // Src: (xor:v4i32 (bitconvert:v4i32 (add:v16i8 QPR:v16i8:$src, (NEONvshrs:v16i8 QPR:v16i8:$src, 7:i32))), (bitconvert:v4i32 (NEONvshrs:v16i8 QPR:v16i8:$src, 7:i32))) - Complexity = 28
                      // Dst: (VABSv16i8:v4i32 QPR:v16i8:$src)
/*37239*/           /*Scope*/ 51, /*->37291*/
/*37240*/             OPC_MoveChild, 0,
/*37242*/             OPC_CheckOpcode, TARGET_VAL(ARMISD::VSHRs),
/*37245*/             OPC_RecordChild0, // #0 = $src
/*37246*/             OPC_CheckChild1Integer, 7, 
/*37248*/             OPC_MoveParent,
/*37249*/             OPC_CheckChild1Same, 0,
/*37251*/             OPC_CheckType, MVT::v16i8,
/*37253*/             OPC_MoveParent,
/*37254*/             OPC_MoveParent,
/*37255*/             OPC_MoveChild, 1,
/*37257*/             OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*37260*/             OPC_MoveChild, 0,
/*37262*/             OPC_CheckOpcode, TARGET_VAL(ARMISD::VSHRs),
/*37265*/             OPC_CheckChild0Same, 0,
/*37267*/             OPC_CheckChild1Integer, 7, 
/*37269*/             OPC_CheckType, MVT::v16i8,
/*37271*/             OPC_MoveParent,
/*37272*/             OPC_MoveParent,
/*37273*/             OPC_CheckType, MVT::v4i32,
/*37275*/             OPC_EmitInteger, MVT::i32, 14, 
/*37278*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*37281*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VABSv16i8), 0,
                          1/*#VTs*/, MVT::v4i32, 3/*#Ops*/, 0, 1, 2, 
                      // Src: (xor:v4i32 (bitconvert:v4i32 (add:v16i8 (NEONvshrs:v16i8 QPR:v16i8:$src, 7:i32), QPR:v16i8:$src)), (bitconvert:v4i32 (NEONvshrs:v16i8 QPR:v16i8:$src, 7:i32))) - Complexity = 28
                      // Dst: (VABSv16i8:v4i32 QPR:v16i8:$src)
/*37291*/           /*Scope*/ 51, /*->37343*/
/*37292*/             OPC_RecordChild0, // #0 = $src
/*37293*/             OPC_MoveChild, 1,
/*37295*/             OPC_CheckOpcode, TARGET_VAL(ARMISD::VSHRs),
/*37298*/             OPC_CheckChild0Same, 0,
/*37300*/             OPC_CheckChild1Integer, 15, 
/*37302*/             OPC_MoveParent,
/*37303*/             OPC_CheckType, MVT::v8i16,
/*37305*/             OPC_MoveParent,
/*37306*/             OPC_MoveParent,
/*37307*/             OPC_MoveChild, 1,
/*37309*/             OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*37312*/             OPC_MoveChild, 0,
/*37314*/             OPC_CheckOpcode, TARGET_VAL(ARMISD::VSHRs),
/*37317*/             OPC_CheckChild0Same, 0,
/*37319*/             OPC_CheckChild1Integer, 15, 
/*37321*/             OPC_CheckType, MVT::v8i16,
/*37323*/             OPC_MoveParent,
/*37324*/             OPC_MoveParent,
/*37325*/             OPC_CheckType, MVT::v4i32,
/*37327*/             OPC_EmitInteger, MVT::i32, 14, 
/*37330*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*37333*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VABSv8i16), 0,
                          1/*#VTs*/, MVT::v4i32, 3/*#Ops*/, 0, 1, 2, 
                      // Src: (xor:v4i32 (bitconvert:v4i32 (add:v8i16 QPR:v8i16:$src, (NEONvshrs:v8i16 QPR:v8i16:$src, 15:i32))), (bitconvert:v4i32 (NEONvshrs:v8i16 QPR:v8i16:$src, 15:i32))) - Complexity = 28
                      // Dst: (VABSv8i16:v4i32 QPR:v8i16:$src)
/*37343*/           /*Scope*/ 51, /*->37395*/
/*37344*/             OPC_MoveChild, 0,
/*37346*/             OPC_CheckOpcode, TARGET_VAL(ARMISD::VSHRs),
/*37349*/             OPC_RecordChild0, // #0 = $src
/*37350*/             OPC_CheckChild1Integer, 15, 
/*37352*/             OPC_MoveParent,
/*37353*/             OPC_CheckChild1Same, 0,
/*37355*/             OPC_CheckType, MVT::v8i16,
/*37357*/             OPC_MoveParent,
/*37358*/             OPC_MoveParent,
/*37359*/             OPC_MoveChild, 1,
/*37361*/             OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*37364*/             OPC_MoveChild, 0,
/*37366*/             OPC_CheckOpcode, TARGET_VAL(ARMISD::VSHRs),
/*37369*/             OPC_CheckChild0Same, 0,
/*37371*/             OPC_CheckChild1Integer, 15, 
/*37373*/             OPC_CheckType, MVT::v8i16,
/*37375*/             OPC_MoveParent,
/*37376*/             OPC_MoveParent,
/*37377*/             OPC_CheckType, MVT::v4i32,
/*37379*/             OPC_EmitInteger, MVT::i32, 14, 
/*37382*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*37385*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VABSv8i16), 0,
                          1/*#VTs*/, MVT::v4i32, 3/*#Ops*/, 0, 1, 2, 
                      // Src: (xor:v4i32 (bitconvert:v4i32 (add:v8i16 (NEONvshrs:v8i16 QPR:v8i16:$src, 15:i32), QPR:v8i16:$src)), (bitconvert:v4i32 (NEONvshrs:v8i16 QPR:v8i16:$src, 15:i32))) - Complexity = 28
                      // Dst: (VABSv8i16:v4i32 QPR:v8i16:$src)
/*37395*/           0, /*End of Scope*/
/*37396*/         0, // EndSwitchOpcode
/*37397*/       /*SwitchOpcode*/ 115, TARGET_VAL(ARMISD::VSHRs),// ->37515
/*37400*/         OPC_RecordChild0, // #0 = $src
/*37401*/         OPC_CheckChild1Integer, 31, 
/*37403*/         OPC_MoveParent,
/*37404*/         OPC_MoveChild, 1,
/*37406*/         OPC_CheckOpcode, TARGET_VAL(ISD::ADD),
/*37409*/         OPC_Scope, 51, /*->37462*/ // 2 children in Scope
/*37411*/           OPC_CheckChild0Same, 0,
/*37413*/           OPC_MoveChild, 1,
/*37415*/           OPC_CheckOpcode, TARGET_VAL(ARMISD::VSHRs),
/*37418*/           OPC_CheckChild0Same, 0,
/*37420*/           OPC_CheckChild1Integer, 31, 
/*37422*/           OPC_MoveParent,
/*37423*/           OPC_MoveParent,
/*37424*/           OPC_SwitchType /*2 cases */, 16, MVT::v2i32,// ->37443
/*37427*/             OPC_EmitInteger, MVT::i32, 14, 
/*37430*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*37433*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VABSv2i32), 0,
                          1/*#VTs*/, MVT::v2i32, 3/*#Ops*/, 0, 1, 2, 
                      // Src: (xor:v2i32 (NEONvshrs:v2i32 DPR:v2i32:$src, 31:i32), (add:v2i32 DPR:v2i32:$src, (NEONvshrs:v2i32 DPR:v2i32:$src, 31:i32))) - Complexity = 22
                      // Dst: (VABSv2i32:v2i32 DPR:v2i32:$src)
/*37443*/           /*SwitchType*/ 16, MVT::v4i32,// ->37461
/*37445*/             OPC_EmitInteger, MVT::i32, 14, 
/*37448*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*37451*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VABSv4i32), 0,
                          1/*#VTs*/, MVT::v4i32, 3/*#Ops*/, 0, 1, 2, 
                      // Src: (xor:v4i32 (NEONvshrs:v4i32 QPR:v4i32:$src, 31:i32), (add:v4i32 QPR:v4i32:$src, (NEONvshrs:v4i32 QPR:v4i32:$src, 31:i32))) - Complexity = 22
                      // Dst: (VABSv4i32:v4i32 QPR:v4i32:$src)
/*37461*/           0, // EndSwitchType
/*37462*/         /*Scope*/ 51, /*->37514*/
/*37463*/           OPC_MoveChild, 0,
/*37465*/           OPC_CheckOpcode, TARGET_VAL(ARMISD::VSHRs),
/*37468*/           OPC_CheckChild0Same, 0,
/*37470*/           OPC_CheckChild1Integer, 31, 
/*37472*/           OPC_MoveParent,
/*37473*/           OPC_CheckChild1Same, 0,
/*37475*/           OPC_MoveParent,
/*37476*/           OPC_SwitchType /*2 cases */, 16, MVT::v2i32,// ->37495
/*37479*/             OPC_EmitInteger, MVT::i32, 14, 
/*37482*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*37485*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VABSv2i32), 0,
                          1/*#VTs*/, MVT::v2i32, 3/*#Ops*/, 0, 1, 2, 
                      // Src: (xor:v2i32 (NEONvshrs:v2i32 DPR:v2i32:$src, 31:i32), (add:v2i32 (NEONvshrs:v2i32 DPR:v2i32:$src, 31:i32), DPR:v2i32:$src)) - Complexity = 22
                      // Dst: (VABSv2i32:v2i32 DPR:v2i32:$src)
/*37495*/           /*SwitchType*/ 16, MVT::v4i32,// ->37513
/*37497*/             OPC_EmitInteger, MVT::i32, 14, 
/*37500*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*37503*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VABSv4i32), 0,
                          1/*#VTs*/, MVT::v4i32, 3/*#Ops*/, 0, 1, 2, 
                      // Src: (xor:v4i32 (NEONvshrs:v4i32 QPR:v4i32:$src, 31:i32), (add:v4i32 (NEONvshrs:v4i32 QPR:v4i32:$src, 31:i32), QPR:v4i32:$src)) - Complexity = 22
                      // Dst: (VABSv4i32:v4i32 QPR:v4i32:$src)
/*37513*/           0, // EndSwitchType
/*37514*/         0, /*End of Scope*/
/*37515*/       /*SwitchOpcode*/ 38|128,1/*166*/, TARGET_VAL(ISD::ADD),// ->37685
/*37519*/         OPC_Scope, 40, /*->37561*/ // 4 children in Scope
/*37521*/           OPC_RecordChild0, // #0 = $src
/*37522*/           OPC_MoveChild, 1,
/*37524*/           OPC_CheckOpcode, TARGET_VAL(ARMISD::VSHRs),
/*37527*/           OPC_CheckChild0Same, 0,
/*37529*/           OPC_CheckChild1Integer, 31, 
/*37531*/           OPC_MoveParent,
/*37532*/           OPC_MoveParent,
/*37533*/           OPC_MoveChild, 1,
/*37535*/           OPC_CheckOpcode, TARGET_VAL(ARMISD::VSHRs),
/*37538*/           OPC_CheckChild0Same, 0,
/*37540*/           OPC_CheckChild1Integer, 31, 
/*37542*/           OPC_MoveParent,
/*37543*/           OPC_CheckType, MVT::v2i32,
/*37545*/           OPC_EmitInteger, MVT::i32, 14, 
/*37548*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*37551*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VABSv2i32), 0,
                        1/*#VTs*/, MVT::v2i32, 3/*#Ops*/, 0, 1, 2, 
                    // Src: (xor:v2i32 (add:v2i32 DPR:v2i32:$src, (NEONvshrs:v2i32 DPR:v2i32:$src, 31:i32)), (NEONvshrs:v2i32 DPR:v2i32:$src, 31:i32)) - Complexity = 22
                    // Dst: (VABSv2i32:v2i32 DPR:v2i32:$src)
/*37561*/         /*Scope*/ 40, /*->37602*/
/*37562*/           OPC_MoveChild, 0,
/*37564*/           OPC_CheckOpcode, TARGET_VAL(ARMISD::VSHRs),
/*37567*/           OPC_RecordChild0, // #0 = $src
/*37568*/           OPC_CheckChild1Integer, 31, 
/*37570*/           OPC_MoveParent,
/*37571*/           OPC_CheckChild1Same, 0,
/*37573*/           OPC_MoveParent,
/*37574*/           OPC_MoveChild, 1,
/*37576*/           OPC_CheckOpcode, TARGET_VAL(ARMISD::VSHRs),
/*37579*/           OPC_CheckChild0Same, 0,
/*37581*/           OPC_CheckChild1Integer, 31, 
/*37583*/           OPC_MoveParent,
/*37584*/           OPC_CheckType, MVT::v2i32,
/*37586*/           OPC_EmitInteger, MVT::i32, 14, 
/*37589*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*37592*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VABSv2i32), 0,
                        1/*#VTs*/, MVT::v2i32, 3/*#Ops*/, 0, 1, 2, 
                    // Src: (xor:v2i32 (add:v2i32 (NEONvshrs:v2i32 DPR:v2i32:$src, 31:i32), DPR:v2i32:$src), (NEONvshrs:v2i32 DPR:v2i32:$src, 31:i32)) - Complexity = 22
                    // Dst: (VABSv2i32:v2i32 DPR:v2i32:$src)
/*37602*/         /*Scope*/ 40, /*->37643*/
/*37603*/           OPC_RecordChild0, // #0 = $src
/*37604*/           OPC_MoveChild, 1,
/*37606*/           OPC_CheckOpcode, TARGET_VAL(ARMISD::VSHRs),
/*37609*/           OPC_CheckChild0Same, 0,
/*37611*/           OPC_CheckChild1Integer, 31, 
/*37613*/           OPC_MoveParent,
/*37614*/           OPC_MoveParent,
/*37615*/           OPC_MoveChild, 1,
/*37617*/           OPC_CheckOpcode, TARGET_VAL(ARMISD::VSHRs),
/*37620*/           OPC_CheckChild0Same, 0,
/*37622*/           OPC_CheckChild1Integer, 31, 
/*37624*/           OPC_MoveParent,
/*37625*/           OPC_CheckType, MVT::v4i32,
/*37627*/           OPC_EmitInteger, MVT::i32, 14, 
/*37630*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*37633*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VABSv4i32), 0,
                        1/*#VTs*/, MVT::v4i32, 3/*#Ops*/, 0, 1, 2, 
                    // Src: (xor:v4i32 (add:v4i32 QPR:v4i32:$src, (NEONvshrs:v4i32 QPR:v4i32:$src, 31:i32)), (NEONvshrs:v4i32 QPR:v4i32:$src, 31:i32)) - Complexity = 22
                    // Dst: (VABSv4i32:v4i32 QPR:v4i32:$src)
/*37643*/         /*Scope*/ 40, /*->37684*/
/*37644*/           OPC_MoveChild, 0,
/*37646*/           OPC_CheckOpcode, TARGET_VAL(ARMISD::VSHRs),
/*37649*/           OPC_RecordChild0, // #0 = $src
/*37650*/           OPC_CheckChild1Integer, 31, 
/*37652*/           OPC_MoveParent,
/*37653*/           OPC_CheckChild1Same, 0,
/*37655*/           OPC_MoveParent,
/*37656*/           OPC_MoveChild, 1,
/*37658*/           OPC_CheckOpcode, TARGET_VAL(ARMISD::VSHRs),
/*37661*/           OPC_CheckChild0Same, 0,
/*37663*/           OPC_CheckChild1Integer, 31, 
/*37665*/           OPC_MoveParent,
/*37666*/           OPC_CheckType, MVT::v4i32,
/*37668*/           OPC_EmitInteger, MVT::i32, 14, 
/*37671*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*37674*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VABSv4i32), 0,
                        1/*#VTs*/, MVT::v4i32, 3/*#Ops*/, 0, 1, 2, 
                    // Src: (xor:v4i32 (add:v4i32 (NEONvshrs:v4i32 QPR:v4i32:$src, 31:i32), QPR:v4i32:$src), (NEONvshrs:v4i32 QPR:v4i32:$src, 31:i32)) - Complexity = 22
                    // Dst: (VABSv4i32:v4i32 QPR:v4i32:$src)
/*37684*/         0, /*End of Scope*/
/*37685*/       0, // EndSwitchOpcode
/*37686*/     /*Scope*/ 109, /*->37796*/
/*37687*/       OPC_RecordChild0, // #0 = $Vm
/*37688*/       OPC_MoveChild, 1,
/*37690*/       OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*37693*/       OPC_MoveChild, 0,
/*37695*/       OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*37698*/       OPC_MoveChild, 0,
/*37700*/       OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*37703*/       OPC_MoveParent,
/*37704*/       OPC_CheckPredicate, 22, // Predicate_NEONimmAllOnesV
/*37706*/       OPC_SwitchType /*2 cases */, 42, MVT::v8i8,// ->37751
/*37709*/         OPC_MoveParent,
/*37710*/         OPC_MoveParent,
/*37711*/         OPC_CheckType, MVT::v2i32,
/*37713*/         OPC_Scope, 18, /*->37733*/ // 2 children in Scope
/*37715*/           OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*37717*/           OPC_EmitInteger, MVT::i32, 14, 
/*37720*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*37723*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VMVNd), 0,
                        1/*#VTs*/, MVT::v2i32, 3/*#Ops*/, 0, 1, 2, 
                    // Src: (xor:v2i32 DPR:v2i32:$Vm, (bitconvert:v2i32 (NEONvmovImm:v8i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>)) - Complexity = 13
                    // Dst: (VMVNd:v2i32 DPR:v2i32:$Vm)
/*37733*/         /*Scope*/ 16, /*->37750*/
/*37734*/           OPC_EmitInteger, MVT::i32, 14, 
/*37737*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*37740*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VMVNd), 0,
                        1/*#VTs*/, MVT::v2i32, 3/*#Ops*/, 0, 1, 2, 
                    // Src: (xor:v2i32 DPR:v2i32:$src, (bitconvert:v2i32 (NEONvmovImm:v8i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>)) - Complexity = 13
                    // Dst: (VMVNd:v2i32 DPR:v2i32:$src)
/*37750*/         0, /*End of Scope*/
/*37751*/       /*SwitchType*/ 42, MVT::v16i8,// ->37795
/*37753*/         OPC_MoveParent,
/*37754*/         OPC_MoveParent,
/*37755*/         OPC_CheckType, MVT::v4i32,
/*37757*/         OPC_Scope, 18, /*->37777*/ // 2 children in Scope
/*37759*/           OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*37761*/           OPC_EmitInteger, MVT::i32, 14, 
/*37764*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*37767*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VMVNq), 0,
                        1/*#VTs*/, MVT::v4i32, 3/*#Ops*/, 0, 1, 2, 
                    // Src: (xor:v4i32 QPR:v4i32:$Vm, (bitconvert:v4i32 (NEONvmovImm:v16i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>)) - Complexity = 13
                    // Dst: (VMVNq:v4i32 QPR:v4i32:$Vm)
/*37777*/         /*Scope*/ 16, /*->37794*/
/*37778*/           OPC_EmitInteger, MVT::i32, 14, 
/*37781*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*37784*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VMVNq), 0,
                        1/*#VTs*/, MVT::v4i32, 3/*#Ops*/, 0, 1, 2, 
                    // Src: (xor:v4i32 QPR:v4i32:$src, (bitconvert:v4i32 (NEONvmovImm:v16i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>)) - Complexity = 13
                    // Dst: (VMVNq:v4i32 QPR:v4i32:$src)
/*37794*/         0, /*End of Scope*/
/*37795*/       0, // EndSwitchType
/*37796*/     /*Scope*/ 110, /*->37907*/
/*37797*/       OPC_MoveChild, 0,
/*37799*/       OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*37802*/       OPC_MoveChild, 0,
/*37804*/       OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*37807*/       OPC_MoveChild, 0,
/*37809*/       OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*37812*/       OPC_MoveParent,
/*37813*/       OPC_CheckPredicate, 22, // Predicate_NEONimmAllOnesV
/*37815*/       OPC_SwitchType /*2 cases */, 43, MVT::v8i8,// ->37861
/*37818*/         OPC_MoveParent,
/*37819*/         OPC_MoveParent,
/*37820*/         OPC_RecordChild1, // #0 = $Vm
/*37821*/         OPC_CheckType, MVT::v2i32,
/*37823*/         OPC_Scope, 18, /*->37843*/ // 2 children in Scope
/*37825*/           OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*37827*/           OPC_EmitInteger, MVT::i32, 14, 
/*37830*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*37833*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VMVNd), 0,
                        1/*#VTs*/, MVT::v2i32, 3/*#Ops*/, 0, 1, 2, 
                    // Src: (xor:v2i32 (bitconvert:v2i32 (NEONvmovImm:v8i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>), DPR:v2i32:$Vm) - Complexity = 13
                    // Dst: (VMVNd:v2i32 DPR:v2i32:$Vm)
/*37843*/         /*Scope*/ 16, /*->37860*/
/*37844*/           OPC_EmitInteger, MVT::i32, 14, 
/*37847*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*37850*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VMVNd), 0,
                        1/*#VTs*/, MVT::v2i32, 3/*#Ops*/, 0, 1, 2, 
                    // Src: (xor:v2i32 (bitconvert:v2i32 (NEONvmovImm:v8i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>), DPR:v2i32:$src) - Complexity = 13
                    // Dst: (VMVNd:v2i32 DPR:v2i32:$src)
/*37860*/         0, /*End of Scope*/
/*37861*/       /*SwitchType*/ 43, MVT::v16i8,// ->37906
/*37863*/         OPC_MoveParent,
/*37864*/         OPC_MoveParent,
/*37865*/         OPC_RecordChild1, // #0 = $Vm
/*37866*/         OPC_CheckType, MVT::v4i32,
/*37868*/         OPC_Scope, 18, /*->37888*/ // 2 children in Scope
/*37870*/           OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*37872*/           OPC_EmitInteger, MVT::i32, 14, 
/*37875*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*37878*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VMVNq), 0,
                        1/*#VTs*/, MVT::v4i32, 3/*#Ops*/, 0, 1, 2, 
                    // Src: (xor:v4i32 (bitconvert:v4i32 (NEONvmovImm:v16i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>), QPR:v4i32:$Vm) - Complexity = 13
                    // Dst: (VMVNq:v4i32 QPR:v4i32:$Vm)
/*37888*/         /*Scope*/ 16, /*->37905*/
/*37889*/           OPC_EmitInteger, MVT::i32, 14, 
/*37892*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*37895*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VMVNq), 0,
                        1/*#VTs*/, MVT::v4i32, 3/*#Ops*/, 0, 1, 2, 
                    // Src: (xor:v4i32 (bitconvert:v4i32 (NEONvmovImm:v16i8 (timm:i32))<<P:Predicate_NEONimmAllOnesV>>), QPR:v4i32:$src) - Complexity = 13
                    // Dst: (VMVNq:v4i32 QPR:v4i32:$src)
/*37905*/         0, /*End of Scope*/
/*37906*/       0, // EndSwitchType
/*37907*/     /*Scope*/ 46, /*->37954*/
/*37908*/       OPC_RecordChild0, // #0 = $Vn
/*37909*/       OPC_RecordChild1, // #1 = $Vm
/*37910*/       OPC_SwitchType /*2 cases */, 19, MVT::v2i32,// ->37932
/*37913*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*37915*/         OPC_EmitInteger, MVT::i32, 14, 
/*37918*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*37921*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VEORd), 0,
                      1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (xor:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm) - Complexity = 3
                  // Dst: (VEORd:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*37932*/       /*SwitchType*/ 19, MVT::v4i32,// ->37953
/*37934*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*37936*/         OPC_EmitInteger, MVT::i32, 14, 
/*37939*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*37942*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VEORq), 0,
                      1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (xor:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm) - Complexity = 3
                  // Dst: (VEORq:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm)
/*37953*/       0, // EndSwitchType
/*37954*/     0, /*End of Scope*/
/*37955*/   /*SwitchOpcode*/ 51|128,5/*691*/, TARGET_VAL(ISD::ATOMIC_LOAD),// ->38650
/*37959*/     OPC_RecordMemRef,
/*37960*/     OPC_RecordNode, // #0 = 'atomic_load' chained node
/*37961*/     OPC_RecordChild1, // #1 = $addr
/*37962*/     OPC_CheckChild1Type, MVT::i32,
/*37964*/     OPC_CheckType, MVT::i32,
/*37966*/     OPC_Scope, 26, /*->37994*/ // 20 children in Scope
/*37968*/       OPC_CheckPredicate, 96, // Predicate_atomic_load_8
/*37970*/       OPC_CheckPredicate, 97, // Predicate_atomic_load_acquire_8
/*37972*/       OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*37974*/       OPC_CheckComplexPat, /*CP*/3, /*#*/1, // SelectAddrOffsetNone:$addr #2
/*37977*/       OPC_EmitMergeInputChains1_0,
/*37978*/       OPC_EmitInteger, MVT::i32, 14, 
/*37981*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*37984*/       OPC_MorphNodeTo, TARGET_VAL(ARM::LDAB), 0|OPFL_Chain|OPFL_MemRefs,
                    1/*#VTs*/, MVT::i32, 3/*#Ops*/, 2, 3, 4, 
                // Src: (atomic_load:i32 addr_offset_none:i32:$addr)<<P:Predicate_atomic_load_8>><<P:Predicate_atomic_load_acquire_8>> - Complexity = 18
                // Dst: (LDAB:i32 addr_offset_none:i32:$addr)
/*37994*/     /*Scope*/ 26, /*->38021*/
/*37995*/       OPC_CheckPredicate, 98, // Predicate_atomic_load_16
/*37997*/       OPC_CheckPredicate, 99, // Predicate_atomic_load_acquire_16
/*37999*/       OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*38001*/       OPC_CheckComplexPat, /*CP*/3, /*#*/1, // SelectAddrOffsetNone:$addr #2
/*38004*/       OPC_EmitMergeInputChains1_0,
/*38005*/       OPC_EmitInteger, MVT::i32, 14, 
/*38008*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*38011*/       OPC_MorphNodeTo, TARGET_VAL(ARM::LDAH), 0|OPFL_Chain|OPFL_MemRefs,
                    1/*#VTs*/, MVT::i32, 3/*#Ops*/, 2, 3, 4, 
                // Src: (atomic_load:i32 addr_offset_none:i32:$addr)<<P:Predicate_atomic_load_16>><<P:Predicate_atomic_load_acquire_16>> - Complexity = 18
                // Dst: (LDAH:i32 addr_offset_none:i32:$addr)
/*38021*/     /*Scope*/ 26, /*->38048*/
/*38022*/       OPC_CheckPredicate, 100, // Predicate_atomic_load_32
/*38024*/       OPC_CheckPredicate, 101, // Predicate_atomic_load_acquire_32
/*38026*/       OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*38028*/       OPC_CheckComplexPat, /*CP*/3, /*#*/1, // SelectAddrOffsetNone:$addr #2
/*38031*/       OPC_EmitMergeInputChains1_0,
/*38032*/       OPC_EmitInteger, MVT::i32, 14, 
/*38035*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*38038*/       OPC_MorphNodeTo, TARGET_VAL(ARM::LDA), 0|OPFL_Chain|OPFL_MemRefs,
                    1/*#VTs*/, MVT::i32, 3/*#Ops*/, 2, 3, 4, 
                // Src: (atomic_load:i32 addr_offset_none:i32:$addr)<<P:Predicate_atomic_load_32>><<P:Predicate_atomic_load_acquire_32>> - Complexity = 18
                // Dst: (LDA:i32 addr_offset_none:i32:$addr)
/*38048*/     /*Scope*/ 26, /*->38075*/
/*38049*/       OPC_CheckPredicate, 96, // Predicate_atomic_load_8
/*38051*/       OPC_CheckPredicate, 97, // Predicate_atomic_load_acquire_8
/*38053*/       OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*38055*/       OPC_CheckComplexPat, /*CP*/3, /*#*/1, // SelectAddrOffsetNone:$addr #2
/*38058*/       OPC_EmitMergeInputChains1_0,
/*38059*/       OPC_EmitInteger, MVT::i32, 14, 
/*38062*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*38065*/       OPC_MorphNodeTo, TARGET_VAL(ARM::t2LDAB), 0|OPFL_Chain|OPFL_MemRefs,
                    1/*#VTs*/, MVT::i32, 3/*#Ops*/, 2, 3, 4, 
                // Src: (atomic_load:i32 addr_offset_none:i32:$addr)<<P:Predicate_atomic_load_8>><<P:Predicate_atomic_load_acquire_8>> - Complexity = 18
                // Dst: (t2LDAB:i32 addr_offset_none:i32:$addr)
/*38075*/     /*Scope*/ 26, /*->38102*/
/*38076*/       OPC_CheckPredicate, 98, // Predicate_atomic_load_16
/*38078*/       OPC_CheckPredicate, 99, // Predicate_atomic_load_acquire_16
/*38080*/       OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*38082*/       OPC_CheckComplexPat, /*CP*/3, /*#*/1, // SelectAddrOffsetNone:$addr #2
/*38085*/       OPC_EmitMergeInputChains1_0,
/*38086*/       OPC_EmitInteger, MVT::i32, 14, 
/*38089*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*38092*/       OPC_MorphNodeTo, TARGET_VAL(ARM::t2LDAH), 0|OPFL_Chain|OPFL_MemRefs,
                    1/*#VTs*/, MVT::i32, 3/*#Ops*/, 2, 3, 4, 
                // Src: (atomic_load:i32 addr_offset_none:i32:$addr)<<P:Predicate_atomic_load_16>><<P:Predicate_atomic_load_acquire_16>> - Complexity = 18
                // Dst: (t2LDAH:i32 addr_offset_none:i32:$addr)
/*38102*/     /*Scope*/ 26, /*->38129*/
/*38103*/       OPC_CheckPredicate, 100, // Predicate_atomic_load_32
/*38105*/       OPC_CheckPredicate, 101, // Predicate_atomic_load_acquire_32
/*38107*/       OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*38109*/       OPC_CheckComplexPat, /*CP*/3, /*#*/1, // SelectAddrOffsetNone:$addr #2
/*38112*/       OPC_EmitMergeInputChains1_0,
/*38113*/       OPC_EmitInteger, MVT::i32, 14, 
/*38116*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*38119*/       OPC_MorphNodeTo, TARGET_VAL(ARM::t2LDA), 0|OPFL_Chain|OPFL_MemRefs,
                    1/*#VTs*/, MVT::i32, 3/*#Ops*/, 2, 3, 4, 
                // Src: (atomic_load:i32 addr_offset_none:i32:$addr)<<P:Predicate_atomic_load_32>><<P:Predicate_atomic_load_acquire_32>> - Complexity = 18
                // Dst: (t2LDA:i32 addr_offset_none:i32:$addr)
/*38129*/     /*Scope*/ 26, /*->38156*/
/*38130*/       OPC_CheckPredicate, 96, // Predicate_atomic_load_8
/*38132*/       OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*38134*/       OPC_CheckComplexPat, /*CP*/16, /*#*/1, // SelectLdStSOReg:$src #2 #3 #4
/*38137*/       OPC_EmitMergeInputChains1_0,
/*38138*/       OPC_EmitInteger, MVT::i32, 14, 
/*38141*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*38144*/       OPC_MorphNodeTo, TARGET_VAL(ARM::LDRBrs), 0|OPFL_Chain|OPFL_MemRefs,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 3, 4, 5, 6, 
                // Src: (atomic_load:i32 ldst_so_reg:i32:$src)<<P:Predicate_atomic_load_8>> - Complexity = 16
                // Dst: (LDRBrs:i32 ldst_so_reg:i32:$src)
/*38156*/     /*Scope*/ 26, /*->38183*/
/*38157*/       OPC_CheckPredicate, 98, // Predicate_atomic_load_16
/*38159*/       OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*38161*/       OPC_CheckComplexPat, /*CP*/6, /*#*/1, // SelectAddrMode3:$src #2 #3 #4
/*38164*/       OPC_EmitMergeInputChains1_0,
/*38165*/       OPC_EmitInteger, MVT::i32, 14, 
/*38168*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*38171*/       OPC_MorphNodeTo, TARGET_VAL(ARM::LDRH), 0|OPFL_Chain|OPFL_MemRefs,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 3, 4, 5, 6, 
                // Src: (atomic_load:i32 addrmode3:i32:$src)<<P:Predicate_atomic_load_16>> - Complexity = 16
                // Dst: (LDRH:i32 addrmode3:i32:$src)
/*38183*/     /*Scope*/ 26, /*->38210*/
/*38184*/       OPC_CheckPredicate, 100, // Predicate_atomic_load_32
/*38186*/       OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*38188*/       OPC_CheckComplexPat, /*CP*/16, /*#*/1, // SelectLdStSOReg:$src #2 #3 #4
/*38191*/       OPC_EmitMergeInputChains1_0,
/*38192*/       OPC_EmitInteger, MVT::i32, 14, 
/*38195*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*38198*/       OPC_MorphNodeTo, TARGET_VAL(ARM::LDRrs), 0|OPFL_Chain|OPFL_MemRefs,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 3, 4, 5, 6, 
                // Src: (atomic_load:i32 ldst_so_reg:i32:$src)<<P:Predicate_atomic_load_32>> - Complexity = 16
                // Dst: (LDRrs:i32 ldst_so_reg:i32:$src)
/*38210*/     /*Scope*/ 26, /*->38237*/
/*38211*/       OPC_CheckPredicate, 96, // Predicate_atomic_load_8
/*38213*/       OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*38215*/       OPC_CheckComplexPat, /*CP*/17, /*#*/1, // SelectT2AddrModeSoReg:$addr #2 #3 #4
/*38218*/       OPC_EmitMergeInputChains1_0,
/*38219*/       OPC_EmitInteger, MVT::i32, 14, 
/*38222*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*38225*/       OPC_MorphNodeTo, TARGET_VAL(ARM::t2LDRBs), 0|OPFL_Chain|OPFL_MemRefs,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 3, 4, 5, 6, 
                // Src: (atomic_load:i32 t2addrmode_so_reg:i32:$addr)<<P:Predicate_atomic_load_8>> - Complexity = 16
                // Dst: (t2LDRBs:i32 t2addrmode_so_reg:i32:$addr)
/*38237*/     /*Scope*/ 26, /*->38264*/
/*38238*/       OPC_CheckPredicate, 98, // Predicate_atomic_load_16
/*38240*/       OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*38242*/       OPC_CheckComplexPat, /*CP*/17, /*#*/1, // SelectT2AddrModeSoReg:$addr #2 #3 #4
/*38245*/       OPC_EmitMergeInputChains1_0,
/*38246*/       OPC_EmitInteger, MVT::i32, 14, 
/*38249*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*38252*/       OPC_MorphNodeTo, TARGET_VAL(ARM::t2LDRHs), 0|OPFL_Chain|OPFL_MemRefs,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 3, 4, 5, 6, 
                // Src: (atomic_load:i32 t2addrmode_so_reg:i32:$addr)<<P:Predicate_atomic_load_16>> - Complexity = 16
                // Dst: (t2LDRHs:i32 t2addrmode_so_reg:i32:$addr)
/*38264*/     /*Scope*/ 26, /*->38291*/
/*38265*/       OPC_CheckPredicate, 100, // Predicate_atomic_load_32
/*38267*/       OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*38269*/       OPC_CheckComplexPat, /*CP*/17, /*#*/1, // SelectT2AddrModeSoReg:$addr #2 #3 #4
/*38272*/       OPC_EmitMergeInputChains1_0,
/*38273*/       OPC_EmitInteger, MVT::i32, 14, 
/*38276*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*38279*/       OPC_MorphNodeTo, TARGET_VAL(ARM::t2LDRs), 0|OPFL_Chain|OPFL_MemRefs,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 3, 4, 5, 6, 
                // Src: (atomic_load:i32 t2addrmode_so_reg:i32:$addr)<<P:Predicate_atomic_load_32>> - Complexity = 16
                // Dst: (t2LDRs:i32 t2addrmode_so_reg:i32:$addr)
/*38291*/     /*Scope*/ 25, /*->38317*/
/*38292*/       OPC_CheckPredicate, 96, // Predicate_atomic_load_8
/*38294*/       OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*38296*/       OPC_CheckComplexPat, /*CP*/19, /*#*/1, // SelectAddrModeImm12:$src #2 #3
/*38299*/       OPC_EmitMergeInputChains1_0,
/*38300*/       OPC_EmitInteger, MVT::i32, 14, 
/*38303*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*38306*/       OPC_MorphNodeTo, TARGET_VAL(ARM::LDRBi12), 0|OPFL_Chain|OPFL_MemRefs,
                    1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                // Src: (atomic_load:i32 addrmode_imm12:i32:$src)<<P:Predicate_atomic_load_8>> - Complexity = 13
                // Dst: (LDRBi12:i32 addrmode_imm12:i32:$src)
/*38317*/     /*Scope*/ 25, /*->38343*/
/*38318*/       OPC_CheckPredicate, 100, // Predicate_atomic_load_32
/*38320*/       OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*38322*/       OPC_CheckComplexPat, /*CP*/19, /*#*/1, // SelectAddrModeImm12:$src #2 #3
/*38325*/       OPC_EmitMergeInputChains1_0,
/*38326*/       OPC_EmitInteger, MVT::i32, 14, 
/*38329*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*38332*/       OPC_MorphNodeTo, TARGET_VAL(ARM::LDRi12), 0|OPFL_Chain|OPFL_MemRefs,
                    1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                // Src: (atomic_load:i32 addrmode_imm12:i32:$src)<<P:Predicate_atomic_load_32>> - Complexity = 13
                // Dst: (LDRi12:i32 addrmode_imm12:i32:$src)
/*38343*/     /*Scope*/ 50, /*->38394*/
/*38344*/       OPC_CheckPredicate, 96, // Predicate_atomic_load_8
/*38346*/       OPC_CheckPatternPredicate, 6, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*38348*/       OPC_Scope, 21, /*->38371*/ // 2 children in Scope
/*38350*/         OPC_CheckComplexPat, /*CP*/23, /*#*/1, // SelectThumbAddrModeImm5S1:$src #2 #3
/*38353*/         OPC_EmitMergeInputChains1_0,
/*38354*/         OPC_EmitInteger, MVT::i32, 14, 
/*38357*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*38360*/         OPC_MorphNodeTo, TARGET_VAL(ARM::tLDRBi), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                  // Src: (atomic_load:i32 t_addrmode_is1:i32:$src)<<P:Predicate_atomic_load_8>> - Complexity = 13
                  // Dst: (tLDRBi:i32 t_addrmode_is1:i32:$src)
/*38371*/       /*Scope*/ 21, /*->38393*/
/*38372*/         OPC_CheckComplexPat, /*CP*/22, /*#*/1, // SelectThumbAddrModeRI5S1:$src #2 #3
/*38375*/         OPC_EmitMergeInputChains1_0,
/*38376*/         OPC_EmitInteger, MVT::i32, 14, 
/*38379*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*38382*/         OPC_MorphNodeTo, TARGET_VAL(ARM::tLDRBr), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                  // Src: (atomic_load:i32 t_addrmode_rrs1:i32:$src)<<P:Predicate_atomic_load_8>> - Complexity = 13
                  // Dst: (tLDRBr:i32 t_addrmode_rrs1:i32:$src)
/*38393*/       0, /*End of Scope*/
/*38394*/     /*Scope*/ 50, /*->38445*/
/*38395*/       OPC_CheckPredicate, 98, // Predicate_atomic_load_16
/*38397*/       OPC_CheckPatternPredicate, 6, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*38399*/       OPC_Scope, 21, /*->38422*/ // 2 children in Scope
/*38401*/         OPC_CheckComplexPat, /*CP*/8, /*#*/1, // SelectThumbAddrModeImm5S2:$src #2 #3
/*38404*/         OPC_EmitMergeInputChains1_0,
/*38405*/         OPC_EmitInteger, MVT::i32, 14, 
/*38408*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*38411*/         OPC_MorphNodeTo, TARGET_VAL(ARM::tLDRHi), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                  // Src: (atomic_load:i32 t_addrmode_is2:i32:$src)<<P:Predicate_atomic_load_16>> - Complexity = 13
                  // Dst: (tLDRHi:i32 t_addrmode_is2:i32:$src)
/*38422*/       /*Scope*/ 21, /*->38444*/
/*38423*/         OPC_CheckComplexPat, /*CP*/7, /*#*/1, // SelectThumbAddrModeRI5S2:$src #2 #3
/*38426*/         OPC_EmitMergeInputChains1_0,
/*38427*/         OPC_EmitInteger, MVT::i32, 14, 
/*38430*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*38433*/         OPC_MorphNodeTo, TARGET_VAL(ARM::tLDRHr), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                  // Src: (atomic_load:i32 t_addrmode_rrs2:i32:$src)<<P:Predicate_atomic_load_16>> - Complexity = 13
                  // Dst: (tLDRHr:i32 t_addrmode_rrs2:i32:$src)
/*38444*/       0, /*End of Scope*/
/*38445*/     /*Scope*/ 50, /*->38496*/
/*38446*/       OPC_CheckPredicate, 100, // Predicate_atomic_load_32
/*38448*/       OPC_CheckPatternPredicate, 6, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*38450*/       OPC_Scope, 21, /*->38473*/ // 2 children in Scope
/*38452*/         OPC_CheckComplexPat, /*CP*/21, /*#*/1, // SelectThumbAddrModeImm5S4:$src #2 #3
/*38455*/         OPC_EmitMergeInputChains1_0,
/*38456*/         OPC_EmitInteger, MVT::i32, 14, 
/*38459*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*38462*/         OPC_MorphNodeTo, TARGET_VAL(ARM::tLDRi), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                  // Src: (atomic_load:i32 t_addrmode_is4:i32:$src)<<P:Predicate_atomic_load_32>> - Complexity = 13
                  // Dst: (tLDRi:i32 t_addrmode_is4:i32:$src)
/*38473*/       /*Scope*/ 21, /*->38495*/
/*38474*/         OPC_CheckComplexPat, /*CP*/20, /*#*/1, // SelectThumbAddrModeRI5S4:$src #2 #3
/*38477*/         OPC_EmitMergeInputChains1_0,
/*38478*/         OPC_EmitInteger, MVT::i32, 14, 
/*38481*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*38484*/         OPC_MorphNodeTo, TARGET_VAL(ARM::tLDRr), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                  // Src: (atomic_load:i32 t_addrmode_rrs4:i32:$src)<<P:Predicate_atomic_load_32>> - Complexity = 13
                  // Dst: (tLDRr:i32 t_addrmode_rrs4:i32:$src)
/*38495*/       0, /*End of Scope*/
/*38496*/     /*Scope*/ 50, /*->38547*/
/*38497*/       OPC_CheckPredicate, 96, // Predicate_atomic_load_8
/*38499*/       OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*38501*/       OPC_Scope, 21, /*->38524*/ // 2 children in Scope
/*38503*/         OPC_CheckComplexPat, /*CP*/25, /*#*/1, // SelectT2AddrModeImm12:$addr #2 #3
/*38506*/         OPC_EmitMergeInputChains1_0,
/*38507*/         OPC_EmitInteger, MVT::i32, 14, 
/*38510*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*38513*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2LDRBi12), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                  // Src: (atomic_load:i32 t2addrmode_imm12:i32:$addr)<<P:Predicate_atomic_load_8>> - Complexity = 13
                  // Dst: (t2LDRBi12:i32 t2addrmode_imm12:i32:$addr)
/*38524*/       /*Scope*/ 21, /*->38546*/
/*38525*/         OPC_CheckComplexPat, /*CP*/26, /*#*/1, // SelectT2AddrModeImm8:$addr #2 #3
/*38528*/         OPC_EmitMergeInputChains1_0,
/*38529*/         OPC_EmitInteger, MVT::i32, 14, 
/*38532*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*38535*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2LDRBi8), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                  // Src: (atomic_load:i32 t2addrmode_negimm8:i32:$addr)<<P:Predicate_atomic_load_8>> - Complexity = 13
                  // Dst: (t2LDRBi8:i32 t2addrmode_negimm8:i32:$addr)
/*38546*/       0, /*End of Scope*/
/*38547*/     /*Scope*/ 50, /*->38598*/
/*38548*/       OPC_CheckPredicate, 98, // Predicate_atomic_load_16
/*38550*/       OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*38552*/       OPC_Scope, 21, /*->38575*/ // 2 children in Scope
/*38554*/         OPC_CheckComplexPat, /*CP*/25, /*#*/1, // SelectT2AddrModeImm12:$addr #2 #3
/*38557*/         OPC_EmitMergeInputChains1_0,
/*38558*/         OPC_EmitInteger, MVT::i32, 14, 
/*38561*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*38564*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2LDRHi12), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                  // Src: (atomic_load:i32 t2addrmode_imm12:i32:$addr)<<P:Predicate_atomic_load_16>> - Complexity = 13
                  // Dst: (t2LDRHi12:i32 t2addrmode_imm12:i32:$addr)
/*38575*/       /*Scope*/ 21, /*->38597*/
/*38576*/         OPC_CheckComplexPat, /*CP*/26, /*#*/1, // SelectT2AddrModeImm8:$addr #2 #3
/*38579*/         OPC_EmitMergeInputChains1_0,
/*38580*/         OPC_EmitInteger, MVT::i32, 14, 
/*38583*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*38586*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2LDRHi8), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                  // Src: (atomic_load:i32 t2addrmode_negimm8:i32:$addr)<<P:Predicate_atomic_load_16>> - Complexity = 13
                  // Dst: (t2LDRHi8:i32 t2addrmode_negimm8:i32:$addr)
/*38597*/       0, /*End of Scope*/
/*38598*/     /*Scope*/ 50, /*->38649*/
/*38599*/       OPC_CheckPredicate, 100, // Predicate_atomic_load_32
/*38601*/       OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*38603*/       OPC_Scope, 21, /*->38626*/ // 2 children in Scope
/*38605*/         OPC_CheckComplexPat, /*CP*/25, /*#*/1, // SelectT2AddrModeImm12:$addr #2 #3
/*38608*/         OPC_EmitMergeInputChains1_0,
/*38609*/         OPC_EmitInteger, MVT::i32, 14, 
/*38612*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*38615*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2LDRi12), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                  // Src: (atomic_load:i32 t2addrmode_imm12:i32:$addr)<<P:Predicate_atomic_load_32>> - Complexity = 13
                  // Dst: (t2LDRi12:i32 t2addrmode_imm12:i32:$addr)
/*38626*/       /*Scope*/ 21, /*->38648*/
/*38627*/         OPC_CheckComplexPat, /*CP*/26, /*#*/1, // SelectT2AddrModeImm8:$addr #2 #3
/*38630*/         OPC_EmitMergeInputChains1_0,
/*38631*/         OPC_EmitInteger, MVT::i32, 14, 
/*38634*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*38637*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2LDRi8), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                  // Src: (atomic_load:i32 t2addrmode_negimm8:i32:$addr)<<P:Predicate_atomic_load_32>> - Complexity = 13
                  // Dst: (t2LDRi8:i32 t2addrmode_negimm8:i32:$addr)
/*38648*/       0, /*End of Scope*/
/*38649*/     0, /*End of Scope*/
/*38650*/   /*SwitchOpcode*/ 52|128,5/*692*/, TARGET_VAL(ISD::ATOMIC_STORE),// ->39346
/*38654*/     OPC_RecordMemRef,
/*38655*/     OPC_RecordNode, // #0 = 'atomic_store' chained node
/*38656*/     OPC_RecordChild1, // #1 = $addr
/*38657*/     OPC_CheckChild1Type, MVT::i32,
/*38659*/     OPC_RecordChild2, // #2 = $val
/*38660*/     OPC_CheckChild2Type, MVT::i32,
/*38662*/     OPC_Scope, 26, /*->38690*/ // 20 children in Scope
/*38664*/       OPC_CheckPredicate, 102, // Predicate_atomic_store_8
/*38666*/       OPC_CheckPredicate, 103, // Predicate_atomic_store_release_8
/*38668*/       OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*38670*/       OPC_CheckComplexPat, /*CP*/3, /*#*/1, // SelectAddrOffsetNone:$addr #3
/*38673*/       OPC_EmitMergeInputChains1_0,
/*38674*/       OPC_EmitInteger, MVT::i32, 14, 
/*38677*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*38680*/       OPC_MorphNodeTo, TARGET_VAL(ARM::STLB), 0|OPFL_Chain|OPFL_MemRefs,
                    0/*#VTs*/, 4/*#Ops*/, 2, 3, 4, 5, 
                // Src: (atomic_store addr_offset_none:i32:$addr, GPR:i32:$val)<<P:Predicate_atomic_store_8>><<P:Predicate_atomic_store_release_8>> - Complexity = 18
                // Dst: (STLB GPR:i32:$val, addr_offset_none:i32:$addr)
/*38690*/     /*Scope*/ 26, /*->38717*/
/*38691*/       OPC_CheckPredicate, 104, // Predicate_atomic_store_16
/*38693*/       OPC_CheckPredicate, 105, // Predicate_atomic_store_release_16
/*38695*/       OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*38697*/       OPC_CheckComplexPat, /*CP*/3, /*#*/1, // SelectAddrOffsetNone:$addr #3
/*38700*/       OPC_EmitMergeInputChains1_0,
/*38701*/       OPC_EmitInteger, MVT::i32, 14, 
/*38704*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*38707*/       OPC_MorphNodeTo, TARGET_VAL(ARM::STLH), 0|OPFL_Chain|OPFL_MemRefs,
                    0/*#VTs*/, 4/*#Ops*/, 2, 3, 4, 5, 
                // Src: (atomic_store addr_offset_none:i32:$addr, GPR:i32:$val)<<P:Predicate_atomic_store_16>><<P:Predicate_atomic_store_release_16>> - Complexity = 18
                // Dst: (STLH GPR:i32:$val, addr_offset_none:i32:$addr)
/*38717*/     /*Scope*/ 26, /*->38744*/
/*38718*/       OPC_CheckPredicate, 106, // Predicate_atomic_store_32
/*38720*/       OPC_CheckPredicate, 107, // Predicate_atomic_store_release_32
/*38722*/       OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*38724*/       OPC_CheckComplexPat, /*CP*/3, /*#*/1, // SelectAddrOffsetNone:$addr #3
/*38727*/       OPC_EmitMergeInputChains1_0,
/*38728*/       OPC_EmitInteger, MVT::i32, 14, 
/*38731*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*38734*/       OPC_MorphNodeTo, TARGET_VAL(ARM::STL), 0|OPFL_Chain|OPFL_MemRefs,
                    0/*#VTs*/, 4/*#Ops*/, 2, 3, 4, 5, 
                // Src: (atomic_store addr_offset_none:i32:$addr, GPR:i32:$val)<<P:Predicate_atomic_store_32>><<P:Predicate_atomic_store_release_32>> - Complexity = 18
                // Dst: (STL GPR:i32:$val, addr_offset_none:i32:$addr)
/*38744*/     /*Scope*/ 26, /*->38771*/
/*38745*/       OPC_CheckPredicate, 102, // Predicate_atomic_store_8
/*38747*/       OPC_CheckPredicate, 103, // Predicate_atomic_store_release_8
/*38749*/       OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*38751*/       OPC_CheckComplexPat, /*CP*/3, /*#*/1, // SelectAddrOffsetNone:$addr #3
/*38754*/       OPC_EmitMergeInputChains1_0,
/*38755*/       OPC_EmitInteger, MVT::i32, 14, 
/*38758*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*38761*/       OPC_MorphNodeTo, TARGET_VAL(ARM::t2STLB), 0|OPFL_Chain|OPFL_MemRefs,
                    0/*#VTs*/, 4/*#Ops*/, 2, 3, 4, 5, 
                // Src: (atomic_store addr_offset_none:i32:$addr, GPR:i32:$val)<<P:Predicate_atomic_store_8>><<P:Predicate_atomic_store_release_8>> - Complexity = 18
                // Dst: (t2STLB GPR:i32:$val, addr_offset_none:i32:$addr)
/*38771*/     /*Scope*/ 26, /*->38798*/
/*38772*/       OPC_CheckPredicate, 104, // Predicate_atomic_store_16
/*38774*/       OPC_CheckPredicate, 105, // Predicate_atomic_store_release_16
/*38776*/       OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*38778*/       OPC_CheckComplexPat, /*CP*/3, /*#*/1, // SelectAddrOffsetNone:$addr #3
/*38781*/       OPC_EmitMergeInputChains1_0,
/*38782*/       OPC_EmitInteger, MVT::i32, 14, 
/*38785*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*38788*/       OPC_MorphNodeTo, TARGET_VAL(ARM::t2STLH), 0|OPFL_Chain|OPFL_MemRefs,
                    0/*#VTs*/, 4/*#Ops*/, 2, 3, 4, 5, 
                // Src: (atomic_store addr_offset_none:i32:$addr, GPR:i32:$val)<<P:Predicate_atomic_store_16>><<P:Predicate_atomic_store_release_16>> - Complexity = 18
                // Dst: (t2STLH GPR:i32:$val, addr_offset_none:i32:$addr)
/*38798*/     /*Scope*/ 26, /*->38825*/
/*38799*/       OPC_CheckPredicate, 106, // Predicate_atomic_store_32
/*38801*/       OPC_CheckPredicate, 107, // Predicate_atomic_store_release_32
/*38803*/       OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*38805*/       OPC_CheckComplexPat, /*CP*/3, /*#*/1, // SelectAddrOffsetNone:$addr #3
/*38808*/       OPC_EmitMergeInputChains1_0,
/*38809*/       OPC_EmitInteger, MVT::i32, 14, 
/*38812*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*38815*/       OPC_MorphNodeTo, TARGET_VAL(ARM::t2STL), 0|OPFL_Chain|OPFL_MemRefs,
                    0/*#VTs*/, 4/*#Ops*/, 2, 3, 4, 5, 
                // Src: (atomic_store addr_offset_none:i32:$addr, GPR:i32:$val)<<P:Predicate_atomic_store_32>><<P:Predicate_atomic_store_release_32>> - Complexity = 18
                // Dst: (t2STL GPR:i32:$val, addr_offset_none:i32:$addr)
/*38825*/     /*Scope*/ 26, /*->38852*/
/*38826*/       OPC_CheckPredicate, 102, // Predicate_atomic_store_8
/*38828*/       OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*38830*/       OPC_CheckComplexPat, /*CP*/16, /*#*/1, // SelectLdStSOReg:$ptr #3 #4 #5
/*38833*/       OPC_EmitMergeInputChains1_0,
/*38834*/       OPC_EmitInteger, MVT::i32, 14, 
/*38837*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*38840*/       OPC_MorphNodeTo, TARGET_VAL(ARM::STRBrs), 0|OPFL_Chain|OPFL_MemRefs,
                    0/*#VTs*/, 6/*#Ops*/, 2, 3, 4, 5, 6, 7, 
                // Src: (atomic_store ldst_so_reg:i32:$ptr, GPR:i32:$val)<<P:Predicate_atomic_store_8>> - Complexity = 16
                // Dst: (STRBrs GPR:i32:$val, ldst_so_reg:i32:$ptr)
/*38852*/     /*Scope*/ 26, /*->38879*/
/*38853*/       OPC_CheckPredicate, 104, // Predicate_atomic_store_16
/*38855*/       OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*38857*/       OPC_CheckComplexPat, /*CP*/6, /*#*/1, // SelectAddrMode3:$ptr #3 #4 #5
/*38860*/       OPC_EmitMergeInputChains1_0,
/*38861*/       OPC_EmitInteger, MVT::i32, 14, 
/*38864*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*38867*/       OPC_MorphNodeTo, TARGET_VAL(ARM::STRH), 0|OPFL_Chain|OPFL_MemRefs,
                    0/*#VTs*/, 6/*#Ops*/, 2, 3, 4, 5, 6, 7, 
                // Src: (atomic_store addrmode3:i32:$ptr, GPR:i32:$val)<<P:Predicate_atomic_store_16>> - Complexity = 16
                // Dst: (STRH GPR:i32:$val, addrmode3:i32:$ptr)
/*38879*/     /*Scope*/ 26, /*->38906*/
/*38880*/       OPC_CheckPredicate, 106, // Predicate_atomic_store_32
/*38882*/       OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*38884*/       OPC_CheckComplexPat, /*CP*/16, /*#*/1, // SelectLdStSOReg:$ptr #3 #4 #5
/*38887*/       OPC_EmitMergeInputChains1_0,
/*38888*/       OPC_EmitInteger, MVT::i32, 14, 
/*38891*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*38894*/       OPC_MorphNodeTo, TARGET_VAL(ARM::STRrs), 0|OPFL_Chain|OPFL_MemRefs,
                    0/*#VTs*/, 6/*#Ops*/, 2, 3, 4, 5, 6, 7, 
                // Src: (atomic_store ldst_so_reg:i32:$ptr, GPR:i32:$val)<<P:Predicate_atomic_store_32>> - Complexity = 16
                // Dst: (STRrs GPR:i32:$val, ldst_so_reg:i32:$ptr)
/*38906*/     /*Scope*/ 26, /*->38933*/
/*38907*/       OPC_CheckPredicate, 102, // Predicate_atomic_store_8
/*38909*/       OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*38911*/       OPC_CheckComplexPat, /*CP*/17, /*#*/1, // SelectT2AddrModeSoReg:$addr #3 #4 #5
/*38914*/       OPC_EmitMergeInputChains1_0,
/*38915*/       OPC_EmitInteger, MVT::i32, 14, 
/*38918*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*38921*/       OPC_MorphNodeTo, TARGET_VAL(ARM::t2STRBs), 0|OPFL_Chain|OPFL_MemRefs,
                    0/*#VTs*/, 6/*#Ops*/, 2, 3, 4, 5, 6, 7, 
                // Src: (atomic_store t2addrmode_so_reg:i32:$addr, GPR:i32:$val)<<P:Predicate_atomic_store_8>> - Complexity = 16
                // Dst: (t2STRBs GPR:i32:$val, t2addrmode_so_reg:i32:$addr)
/*38933*/     /*Scope*/ 26, /*->38960*/
/*38934*/       OPC_CheckPredicate, 104, // Predicate_atomic_store_16
/*38936*/       OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*38938*/       OPC_CheckComplexPat, /*CP*/17, /*#*/1, // SelectT2AddrModeSoReg:$addr #3 #4 #5
/*38941*/       OPC_EmitMergeInputChains1_0,
/*38942*/       OPC_EmitInteger, MVT::i32, 14, 
/*38945*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*38948*/       OPC_MorphNodeTo, TARGET_VAL(ARM::t2STRHs), 0|OPFL_Chain|OPFL_MemRefs,
                    0/*#VTs*/, 6/*#Ops*/, 2, 3, 4, 5, 6, 7, 
                // Src: (atomic_store t2addrmode_so_reg:i32:$addr, GPR:i32:$val)<<P:Predicate_atomic_store_16>> - Complexity = 16
                // Dst: (t2STRHs GPR:i32:$val, t2addrmode_so_reg:i32:$addr)
/*38960*/     /*Scope*/ 26, /*->38987*/
/*38961*/       OPC_CheckPredicate, 106, // Predicate_atomic_store_32
/*38963*/       OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*38965*/       OPC_CheckComplexPat, /*CP*/17, /*#*/1, // SelectT2AddrModeSoReg:$addr #3 #4 #5
/*38968*/       OPC_EmitMergeInputChains1_0,
/*38969*/       OPC_EmitInteger, MVT::i32, 14, 
/*38972*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*38975*/       OPC_MorphNodeTo, TARGET_VAL(ARM::t2STRs), 0|OPFL_Chain|OPFL_MemRefs,
                    0/*#VTs*/, 6/*#Ops*/, 2, 3, 4, 5, 6, 7, 
                // Src: (atomic_store t2addrmode_so_reg:i32:$addr, GPR:i32:$val)<<P:Predicate_atomic_store_32>> - Complexity = 16
                // Dst: (t2STRs GPR:i32:$val, t2addrmode_so_reg:i32:$addr)
/*38987*/     /*Scope*/ 25, /*->39013*/
/*38988*/       OPC_CheckPredicate, 102, // Predicate_atomic_store_8
/*38990*/       OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*38992*/       OPC_CheckComplexPat, /*CP*/19, /*#*/1, // SelectAddrModeImm12:$ptr #3 #4
/*38995*/       OPC_EmitMergeInputChains1_0,
/*38996*/       OPC_EmitInteger, MVT::i32, 14, 
/*38999*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*39002*/       OPC_MorphNodeTo, TARGET_VAL(ARM::STRBi12), 0|OPFL_Chain|OPFL_MemRefs,
                    0/*#VTs*/, 5/*#Ops*/, 2, 3, 4, 5, 6, 
                // Src: (atomic_store addrmode_imm12:i32:$ptr, GPR:i32:$val)<<P:Predicate_atomic_store_8>> - Complexity = 13
                // Dst: (STRBi12 GPR:i32:$val, addrmode_imm12:i32:$ptr)
/*39013*/     /*Scope*/ 25, /*->39039*/
/*39014*/       OPC_CheckPredicate, 106, // Predicate_atomic_store_32
/*39016*/       OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*39018*/       OPC_CheckComplexPat, /*CP*/19, /*#*/1, // SelectAddrModeImm12:$ptr #3 #4
/*39021*/       OPC_EmitMergeInputChains1_0,
/*39022*/       OPC_EmitInteger, MVT::i32, 14, 
/*39025*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*39028*/       OPC_MorphNodeTo, TARGET_VAL(ARM::STRi12), 0|OPFL_Chain|OPFL_MemRefs,
                    0/*#VTs*/, 5/*#Ops*/, 2, 3, 4, 5, 6, 
                // Src: (atomic_store addrmode_imm12:i32:$ptr, GPR:i32:$val)<<P:Predicate_atomic_store_32>> - Complexity = 13
                // Dst: (STRi12 GPR:i32:$val, addrmode_imm12:i32:$ptr)
/*39039*/     /*Scope*/ 50, /*->39090*/
/*39040*/       OPC_CheckPredicate, 102, // Predicate_atomic_store_8
/*39042*/       OPC_CheckPatternPredicate, 6, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*39044*/       OPC_Scope, 21, /*->39067*/ // 2 children in Scope
/*39046*/         OPC_CheckComplexPat, /*CP*/23, /*#*/1, // SelectThumbAddrModeImm5S1:$ptr #3 #4
/*39049*/         OPC_EmitMergeInputChains1_0,
/*39050*/         OPC_EmitInteger, MVT::i32, 14, 
/*39053*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*39056*/         OPC_MorphNodeTo, TARGET_VAL(ARM::tSTRBi), 0|OPFL_Chain|OPFL_MemRefs,
                      0/*#VTs*/, 5/*#Ops*/, 2, 3, 4, 5, 6, 
                  // Src: (atomic_store t_addrmode_is1:i32:$ptr, tGPR:i32:$val)<<P:Predicate_atomic_store_8>> - Complexity = 13
                  // Dst: (tSTRBi tGPR:i32:$val, t_addrmode_is1:i32:$ptr)
/*39067*/       /*Scope*/ 21, /*->39089*/
/*39068*/         OPC_CheckComplexPat, /*CP*/22, /*#*/1, // SelectThumbAddrModeRI5S1:$ptr #3 #4
/*39071*/         OPC_EmitMergeInputChains1_0,
/*39072*/         OPC_EmitInteger, MVT::i32, 14, 
/*39075*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*39078*/         OPC_MorphNodeTo, TARGET_VAL(ARM::tSTRBr), 0|OPFL_Chain|OPFL_MemRefs,
                      0/*#VTs*/, 5/*#Ops*/, 2, 3, 4, 5, 6, 
                  // Src: (atomic_store t_addrmode_rrs1:i32:$ptr, tGPR:i32:$val)<<P:Predicate_atomic_store_8>> - Complexity = 13
                  // Dst: (tSTRBr tGPR:i32:$val, t_addrmode_rrs1:i32:$ptr)
/*39089*/       0, /*End of Scope*/
/*39090*/     /*Scope*/ 50, /*->39141*/
/*39091*/       OPC_CheckPredicate, 104, // Predicate_atomic_store_16
/*39093*/       OPC_CheckPatternPredicate, 6, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*39095*/       OPC_Scope, 21, /*->39118*/ // 2 children in Scope
/*39097*/         OPC_CheckComplexPat, /*CP*/8, /*#*/1, // SelectThumbAddrModeImm5S2:$ptr #3 #4
/*39100*/         OPC_EmitMergeInputChains1_0,
/*39101*/         OPC_EmitInteger, MVT::i32, 14, 
/*39104*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*39107*/         OPC_MorphNodeTo, TARGET_VAL(ARM::tSTRHi), 0|OPFL_Chain|OPFL_MemRefs,
                      0/*#VTs*/, 5/*#Ops*/, 2, 3, 4, 5, 6, 
                  // Src: (atomic_store t_addrmode_is2:i32:$ptr, tGPR:i32:$val)<<P:Predicate_atomic_store_16>> - Complexity = 13
                  // Dst: (tSTRHi tGPR:i32:$val, t_addrmode_is2:i32:$ptr)
/*39118*/       /*Scope*/ 21, /*->39140*/
/*39119*/         OPC_CheckComplexPat, /*CP*/7, /*#*/1, // SelectThumbAddrModeRI5S2:$ptr #3 #4
/*39122*/         OPC_EmitMergeInputChains1_0,
/*39123*/         OPC_EmitInteger, MVT::i32, 14, 
/*39126*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*39129*/         OPC_MorphNodeTo, TARGET_VAL(ARM::tSTRHr), 0|OPFL_Chain|OPFL_MemRefs,
                      0/*#VTs*/, 5/*#Ops*/, 2, 3, 4, 5, 6, 
                  // Src: (atomic_store t_addrmode_rrs2:i32:$ptr, tGPR:i32:$val)<<P:Predicate_atomic_store_16>> - Complexity = 13
                  // Dst: (tSTRHr tGPR:i32:$val, t_addrmode_rrs2:i32:$ptr)
/*39140*/       0, /*End of Scope*/
/*39141*/     /*Scope*/ 50, /*->39192*/
/*39142*/       OPC_CheckPredicate, 106, // Predicate_atomic_store_32
/*39144*/       OPC_CheckPatternPredicate, 6, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*39146*/       OPC_Scope, 21, /*->39169*/ // 2 children in Scope
/*39148*/         OPC_CheckComplexPat, /*CP*/21, /*#*/1, // SelectThumbAddrModeImm5S4:$ptr #3 #4
/*39151*/         OPC_EmitMergeInputChains1_0,
/*39152*/         OPC_EmitInteger, MVT::i32, 14, 
/*39155*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*39158*/         OPC_MorphNodeTo, TARGET_VAL(ARM::tSTRi), 0|OPFL_Chain|OPFL_MemRefs,
                      0/*#VTs*/, 5/*#Ops*/, 2, 3, 4, 5, 6, 
                  // Src: (atomic_store t_addrmode_is4:i32:$ptr, tGPR:i32:$val)<<P:Predicate_atomic_store_32>> - Complexity = 13
                  // Dst: (tSTRi tGPR:i32:$val, t_addrmode_is4:i32:$ptr)
/*39169*/       /*Scope*/ 21, /*->39191*/
/*39170*/         OPC_CheckComplexPat, /*CP*/20, /*#*/1, // SelectThumbAddrModeRI5S4:$ptr #3 #4
/*39173*/         OPC_EmitMergeInputChains1_0,
/*39174*/         OPC_EmitInteger, MVT::i32, 14, 
/*39177*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*39180*/         OPC_MorphNodeTo, TARGET_VAL(ARM::tSTRr), 0|OPFL_Chain|OPFL_MemRefs,
                      0/*#VTs*/, 5/*#Ops*/, 2, 3, 4, 5, 6, 
                  // Src: (atomic_store t_addrmode_rrs4:i32:$ptr, tGPR:i32:$val)<<P:Predicate_atomic_store_32>> - Complexity = 13
                  // Dst: (tSTRr tGPR:i32:$val, t_addrmode_rrs4:i32:$ptr)
/*39191*/       0, /*End of Scope*/
/*39192*/     /*Scope*/ 50, /*->39243*/
/*39193*/       OPC_CheckPredicate, 102, // Predicate_atomic_store_8
/*39195*/       OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*39197*/       OPC_Scope, 21, /*->39220*/ // 2 children in Scope
/*39199*/         OPC_CheckComplexPat, /*CP*/25, /*#*/1, // SelectT2AddrModeImm12:$addr #3 #4
/*39202*/         OPC_EmitMergeInputChains1_0,
/*39203*/         OPC_EmitInteger, MVT::i32, 14, 
/*39206*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*39209*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2STRBi12), 0|OPFL_Chain|OPFL_MemRefs,
                      0/*#VTs*/, 5/*#Ops*/, 2, 3, 4, 5, 6, 
                  // Src: (atomic_store t2addrmode_imm12:i32:$addr, GPR:i32:$val)<<P:Predicate_atomic_store_8>> - Complexity = 13
                  // Dst: (t2STRBi12 GPR:i32:$val, t2addrmode_imm12:i32:$addr)
/*39220*/       /*Scope*/ 21, /*->39242*/
/*39221*/         OPC_CheckComplexPat, /*CP*/26, /*#*/1, // SelectT2AddrModeImm8:$addr #3 #4
/*39224*/         OPC_EmitMergeInputChains1_0,
/*39225*/         OPC_EmitInteger, MVT::i32, 14, 
/*39228*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*39231*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2STRBi8), 0|OPFL_Chain|OPFL_MemRefs,
                      0/*#VTs*/, 5/*#Ops*/, 2, 3, 4, 5, 6, 
                  // Src: (atomic_store t2addrmode_negimm8:i32:$addr, GPR:i32:$val)<<P:Predicate_atomic_store_8>> - Complexity = 13
                  // Dst: (t2STRBi8 GPR:i32:$val, t2addrmode_negimm8:i32:$addr)
/*39242*/       0, /*End of Scope*/
/*39243*/     /*Scope*/ 50, /*->39294*/
/*39244*/       OPC_CheckPredicate, 104, // Predicate_atomic_store_16
/*39246*/       OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*39248*/       OPC_Scope, 21, /*->39271*/ // 2 children in Scope
/*39250*/         OPC_CheckComplexPat, /*CP*/25, /*#*/1, // SelectT2AddrModeImm12:$addr #3 #4
/*39253*/         OPC_EmitMergeInputChains1_0,
/*39254*/         OPC_EmitInteger, MVT::i32, 14, 
/*39257*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*39260*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2STRHi12), 0|OPFL_Chain|OPFL_MemRefs,
                      0/*#VTs*/, 5/*#Ops*/, 2, 3, 4, 5, 6, 
                  // Src: (atomic_store t2addrmode_imm12:i32:$addr, GPR:i32:$val)<<P:Predicate_atomic_store_16>> - Complexity = 13
                  // Dst: (t2STRHi12 GPR:i32:$val, t2addrmode_imm12:i32:$addr)
/*39271*/       /*Scope*/ 21, /*->39293*/
/*39272*/         OPC_CheckComplexPat, /*CP*/26, /*#*/1, // SelectT2AddrModeImm8:$addr #3 #4
/*39275*/         OPC_EmitMergeInputChains1_0,
/*39276*/         OPC_EmitInteger, MVT::i32, 14, 
/*39279*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*39282*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2STRHi8), 0|OPFL_Chain|OPFL_MemRefs,
                      0/*#VTs*/, 5/*#Ops*/, 2, 3, 4, 5, 6, 
                  // Src: (atomic_store t2addrmode_negimm8:i32:$addr, GPR:i32:$val)<<P:Predicate_atomic_store_16>> - Complexity = 13
                  // Dst: (t2STRHi8 GPR:i32:$val, t2addrmode_negimm8:i32:$addr)
/*39293*/       0, /*End of Scope*/
/*39294*/     /*Scope*/ 50, /*->39345*/
/*39295*/       OPC_CheckPredicate, 106, // Predicate_atomic_store_32
/*39297*/       OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*39299*/       OPC_Scope, 21, /*->39322*/ // 2 children in Scope
/*39301*/         OPC_CheckComplexPat, /*CP*/25, /*#*/1, // SelectT2AddrModeImm12:$addr #3 #4
/*39304*/         OPC_EmitMergeInputChains1_0,
/*39305*/         OPC_EmitInteger, MVT::i32, 14, 
/*39308*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*39311*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2STRi12), 0|OPFL_Chain|OPFL_MemRefs,
                      0/*#VTs*/, 5/*#Ops*/, 2, 3, 4, 5, 6, 
                  // Src: (atomic_store t2addrmode_imm12:i32:$addr, GPR:i32:$val)<<P:Predicate_atomic_store_32>> - Complexity = 13
                  // Dst: (t2STRi12 GPR:i32:$val, t2addrmode_imm12:i32:$addr)
/*39322*/       /*Scope*/ 21, /*->39344*/
/*39323*/         OPC_CheckComplexPat, /*CP*/26, /*#*/1, // SelectT2AddrModeImm8:$addr #3 #4
/*39326*/         OPC_EmitMergeInputChains1_0,
/*39327*/         OPC_EmitInteger, MVT::i32, 14, 
/*39330*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*39333*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2STRi8), 0|OPFL_Chain|OPFL_MemRefs,
                      0/*#VTs*/, 5/*#Ops*/, 2, 3, 4, 5, 6, 
                  // Src: (atomic_store t2addrmode_negimm8:i32:$addr, GPR:i32:$val)<<P:Predicate_atomic_store_32>> - Complexity = 13
                  // Dst: (t2STRi8 GPR:i32:$val, t2addrmode_negimm8:i32:$addr)
/*39344*/       0, /*End of Scope*/
/*39345*/     0, /*End of Scope*/
/*39346*/   /*SwitchOpcode*/ 35|128,2/*291*/, TARGET_VAL(ISD::ROTR),// ->39641
/*39350*/     OPC_Scope, 31, /*->39383*/ // 6 children in Scope
/*39352*/       OPC_MoveChild, 0,
/*39354*/       OPC_CheckOpcode, TARGET_VAL(ISD::BSWAP),
/*39357*/       OPC_RecordChild0, // #0 = $Rm
/*39358*/       OPC_MoveParent,
/*39359*/       OPC_CheckChild1Integer, 16, 
/*39361*/       OPC_CheckChild1Type, MVT::i32,
/*39363*/       OPC_CheckType, MVT::i32,
/*39365*/       OPC_CheckPatternPredicate, 1, // (!Subtarget->isThumb()) && (Subtarget->hasV6Ops())
/*39367*/       OPC_EmitInteger, MVT::i32, 14, 
/*39370*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*39373*/       OPC_MorphNodeTo, TARGET_VAL(ARM::REV16), 0,
                    1/*#VTs*/, MVT::i32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (rotr:i32 (bswap:i32 GPR:i32:$Rm), 16:i32) - Complexity = 16
                // Dst: (REV16:i32 GPR:i32:$Rm)
/*39383*/     /*Scope*/ 30, /*->39414*/
/*39384*/       OPC_RecordNode, // #0 = $src
/*39385*/       OPC_CheckType, MVT::i32,
/*39387*/       OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*39389*/       OPC_CheckComplexPat, /*CP*/4, /*#*/0, // SelectShiftRegShifterOperand:$src #1 #2 #3
/*39392*/       OPC_EmitInteger, MVT::i32, 14, 
/*39395*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*39398*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*39401*/       OPC_MorphNodeTo, TARGET_VAL(ARM::MOVsr), 0,
                    1/*#VTs*/, MVT::i32, 6/*#Ops*/, 1, 2, 3, 4, 5, 6, 
                // Src: shift_so_reg_reg:i32:$src - Complexity = 12
                // Dst: (MOVsr:i32 shift_so_reg_reg:i32:$src)
/*39414*/     /*Scope*/ 53, /*->39468*/
/*39415*/       OPC_MoveChild, 0,
/*39417*/       OPC_CheckOpcode, TARGET_VAL(ISD::BSWAP),
/*39420*/       OPC_RecordChild0, // #0 = $Rm
/*39421*/       OPC_MoveParent,
/*39422*/       OPC_CheckChild1Integer, 16, 
/*39424*/       OPC_CheckChild1Type, MVT::i32,
/*39426*/       OPC_CheckType, MVT::i32,
/*39428*/       OPC_Scope, 18, /*->39448*/ // 2 children in Scope
/*39430*/         OPC_CheckPatternPredicate, 15, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only()) && (Subtarget->hasV6Ops())
/*39432*/         OPC_EmitInteger, MVT::i32, 14, 
/*39435*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*39438*/         OPC_MorphNodeTo, TARGET_VAL(ARM::tREV16), 0,
                      1/*#VTs*/, MVT::i32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (rotr:i32 (bswap:i32 tGPR:i32:$Rm), 16:i32) - Complexity = 11
                  // Dst: (tREV16:i32 tGPR:i32:$Rm)
/*39448*/       /*Scope*/ 18, /*->39467*/
/*39449*/         OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*39451*/         OPC_EmitInteger, MVT::i32, 14, 
/*39454*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*39457*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2REV16), 0,
                      1/*#VTs*/, MVT::i32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (rotr:i32 (bswap:i32 rGPR:i32:$Rm), 16:i32) - Complexity = 11
                  // Dst: (t2REV16:i32 rGPR:i32:$Rm)
/*39467*/       0, /*End of Scope*/
/*39468*/     /*Scope*/ 43, /*->39512*/
/*39469*/       OPC_RecordChild0, // #0 = $lhs
/*39470*/       OPC_MoveChild, 1,
/*39472*/       OPC_CheckOpcode, TARGET_VAL(ISD::AND),
/*39475*/       OPC_RecordChild0, // #1 = $rhs
/*39476*/       OPC_MoveChild, 1,
/*39478*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*39481*/       OPC_CheckPredicate, 108, // Predicate_lo5AllOne
/*39483*/       OPC_MoveParent,
/*39484*/       OPC_CheckType, MVT::i32,
/*39486*/       OPC_MoveParent,
/*39487*/       OPC_CheckType, MVT::i32,
/*39489*/       OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*39491*/       OPC_EmitInteger, MVT::i32, 14, 
/*39494*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*39497*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*39500*/       OPC_MorphNodeTo, TARGET_VAL(ARM::t2RORrr), 0,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                // Src: (rotr:i32 rGPR:i32:$lhs, (and:i32 rGPR:i32:$rhs, (imm:i32)<<P:Predicate_lo5AllOne>>)) - Complexity = 10
                // Dst: (t2RORrr:i32 rGPR:i32:$lhs, rGPR:i32:$rhs)
/*39512*/     /*Scope*/ 29, /*->39542*/
/*39513*/       OPC_RecordNode, // #0 = $src
/*39514*/       OPC_CheckType, MVT::i32,
/*39516*/       OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*39518*/       OPC_CheckComplexPat, /*CP*/5, /*#*/0, // SelectShiftImmShifterOperand:$src #1 #2
/*39521*/       OPC_EmitInteger, MVT::i32, 14, 
/*39524*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*39527*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*39530*/       OPC_MorphNodeTo, TARGET_VAL(ARM::MOVsi), 0,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 2, 3, 4, 5, 
                // Src: shift_so_reg_imm:i32:$src - Complexity = 9
                // Dst: (MOVsi:i32 shift_so_reg_imm:i32:$src)
/*39542*/     /*Scope*/ 97, /*->39640*/
/*39543*/       OPC_RecordChild0, // #0 = $Rm
/*39544*/       OPC_RecordChild1, // #1 = $imm
/*39545*/       OPC_Scope, 37, /*->39584*/ // 2 children in Scope
/*39547*/         OPC_MoveChild, 1,
/*39549*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*39552*/         OPC_CheckPredicate, 63, // Predicate_imm0_31
/*39554*/         OPC_CheckType, MVT::i32,
/*39556*/         OPC_MoveParent,
/*39557*/         OPC_CheckType, MVT::i32,
/*39559*/         OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*39561*/         OPC_EmitConvertToTarget, 1,
/*39563*/         OPC_EmitInteger, MVT::i32, 14, 
/*39566*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*39569*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*39572*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2RORri), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 2, 3, 4, 5, 
                  // Src: (rotr:i32 rGPR:i32:$Rm, (imm:i32)<<P:Predicate_imm0_31>>:$imm) - Complexity = 7
                  // Dst: (t2RORri:i32 rGPR:i32:$Rm, (imm:i32):$imm)
/*39584*/       /*Scope*/ 54, /*->39639*/
/*39585*/         OPC_CheckChild1Type, MVT::i32,
/*39587*/         OPC_CheckType, MVT::i32,
/*39589*/         OPC_Scope, 23, /*->39614*/ // 2 children in Scope
/*39591*/           OPC_CheckPatternPredicate, 6, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*39593*/           OPC_EmitRegister, MVT::i32, ARM::CPSR,
/*39596*/           OPC_EmitInteger, MVT::i32, 14, 
/*39599*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*39602*/           OPC_MorphNodeTo, TARGET_VAL(ARM::tROR), 0,
                        1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                    // Src: (rotr:i32 tGPR:i32:$Rn, tGPR:i32:$Rm) - Complexity = 3
                    // Dst: (tROR:i32 tGPR:i32:$Rn, tGPR:i32:$Rm)
/*39614*/         /*Scope*/ 23, /*->39638*/
/*39615*/           OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*39617*/           OPC_EmitInteger, MVT::i32, 14, 
/*39620*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*39623*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*39626*/           OPC_MorphNodeTo, TARGET_VAL(ARM::t2RORrr), 0,
                        1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                    // Src: (rotr:i32 rGPR:i32:$Rn, rGPR:i32:$Rm) - Complexity = 3
                    // Dst: (t2RORrr:i32 rGPR:i32:$Rn, rGPR:i32:$Rm)
/*39638*/         0, /*End of Scope*/
/*39639*/       0, /*End of Scope*/
/*39640*/     0, /*End of Scope*/
/*39641*/   /*SwitchOpcode*/ 119, TARGET_VAL(ARMISD::PIC_ADD),// ->39763
/*39644*/     OPC_Scope, 67, /*->39713*/ // 2 children in Scope
/*39646*/       OPC_MoveChild, 0,
/*39648*/       OPC_CheckOpcode, TARGET_VAL(ISD::LOAD),
/*39651*/       OPC_RecordMemRef,
/*39652*/       OPC_RecordNode, // #0 = 'ld' chained node
/*39653*/       OPC_CheckFoldableChainNode,
/*39654*/       OPC_MoveChild, 1,
/*39656*/       OPC_CheckOpcode, TARGET_VAL(ARMISD::Wrapper),
/*39659*/       OPC_RecordChild0, // #1 = $addr
/*39660*/       OPC_MoveChild, 0,
/*39662*/       OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstantPool),
/*39665*/       OPC_MoveParent,
/*39666*/       OPC_MoveParent,
/*39667*/       OPC_CheckPredicate, 32, // Predicate_unindexedload
/*39669*/       OPC_CheckPredicate, 60, // Predicate_load
/*39671*/       OPC_MoveParent,
/*39672*/       OPC_RecordChild1, // #2 = $cp
/*39673*/       OPC_MoveChild, 1,
/*39675*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*39678*/       OPC_MoveParent,
/*39679*/       OPC_CheckType, MVT::i32,
/*39681*/       OPC_Scope, 14, /*->39697*/ // 2 children in Scope
/*39683*/         OPC_CheckPatternPredicate, 6, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*39685*/         OPC_EmitMergeInputChains1_0,
/*39686*/         OPC_EmitConvertToTarget, 2,
/*39688*/         OPC_MorphNodeTo, TARGET_VAL(ARM::tLDRpci_pic), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::i32, 2/*#Ops*/, 1, 3, 
                  // Src: (ARMpic_add:i32 (ld:i32 (ARMWrapper:iPTR (tconstpool:iPTR):$addr))<<P:Predicate_unindexedload>><<P:Predicate_load>>, (imm:i32):$cp) - Complexity = 16
                  // Dst: (tLDRpci_pic:i32 (tconstpool:i32):$addr, (imm:i32):$cp)
/*39697*/       /*Scope*/ 14, /*->39712*/
/*39698*/         OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*39700*/         OPC_EmitMergeInputChains1_0,
/*39701*/         OPC_EmitConvertToTarget, 2,
/*39703*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2LDRpci_pic), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::i32, 2/*#Ops*/, 1, 3, 
                  // Src: (ARMpic_add:i32 (ld:i32 (ARMWrapper:iPTR (tconstpool:iPTR):$addr))<<P:Predicate_unindexedload>><<P:Predicate_load>>, (imm:i32):$cp) - Complexity = 16
                  // Dst: (t2LDRpci_pic:i32 (tconstpool:i32):$addr, (imm:i32):$cp)
/*39712*/       0, /*End of Scope*/
/*39713*/     /*Scope*/ 48, /*->39762*/
/*39714*/       OPC_RecordChild0, // #0 = $a
/*39715*/       OPC_RecordChild1, // #1 = $cp
/*39716*/       OPC_MoveChild, 1,
/*39718*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*39721*/       OPC_MoveParent,
/*39722*/       OPC_CheckType, MVT::i32,
/*39724*/       OPC_Scope, 21, /*->39747*/ // 2 children in Scope
/*39726*/         OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*39728*/         OPC_EmitConvertToTarget, 1,
/*39730*/         OPC_EmitInteger, MVT::i32, 14, 
/*39733*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*39736*/         OPC_MorphNodeTo, TARGET_VAL(ARM::PICADD), 0,
                      1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 2, 3, 4, 
                  // Src: (ARMpic_add:i32 GPR:i32:$a, (imm:i32):$cp) - Complexity = 6
                  // Dst: (PICADD:i32 GPR:i32:$a, (imm:i32):$cp)
/*39747*/       /*Scope*/ 13, /*->39761*/
/*39748*/         OPC_CheckPatternPredicate, 22, // (Subtarget->isThumb())
/*39750*/         OPC_EmitConvertToTarget, 1,
/*39752*/         OPC_MorphNodeTo, TARGET_VAL(ARM::tPICADD), 0,
                      1/*#VTs*/, MVT::i32, 2/*#Ops*/, 0, 2, 
                  // Src: (ARMpic_add:i32 GPR:i32:$lhs, (imm:i32):$cp) - Complexity = 6
                  // Dst: (tPICADD:i32 GPR:i32:$lhs, (imm:i32):$cp)
/*39761*/       0, /*End of Scope*/
/*39762*/     0, /*End of Scope*/
/*39763*/   /*SwitchOpcode*/ 67, TARGET_VAL(ARMISD::BCC_i64),// ->39833
/*39766*/     OPC_RecordNode, // #0 = 'ARMBcci64' chained node
/*39767*/     OPC_RecordChild1, // #1 = $cc
/*39768*/     OPC_MoveChild, 1,
/*39770*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*39773*/     OPC_MoveParent,
/*39774*/     OPC_RecordChild2, // #2 = $lhs1
/*39775*/     OPC_RecordChild3, // #3 = $lhs2
/*39776*/     OPC_Scope, 28, /*->39806*/ // 2 children in Scope
/*39778*/       OPC_CheckChild4Integer, 0, 
/*39780*/       OPC_MoveChild, 5,
/*39782*/       OPC_CheckInteger, 0, 
/*39784*/       OPC_MoveParent,
/*39785*/       OPC_RecordChild6, // #4 = $dst
/*39786*/       OPC_MoveChild, 6,
/*39788*/       OPC_CheckOpcode, TARGET_VAL(ISD::BasicBlock),
/*39791*/       OPC_MoveParent,
/*39792*/       OPC_EmitMergeInputChains1_0,
/*39793*/       OPC_EmitConvertToTarget, 1,
/*39795*/       OPC_MorphNodeTo, TARGET_VAL(ARM::BCCZi64), 0|OPFL_Chain,
                    1/*#VTs*/, MVT::i32, 4/*#Ops*/, 5, 2, 3, 4, 
                // Src: (ARMBcci64 (imm:i32):$cc, GPR:i32:$lhs1, GPR:i32:$lhs2, 0:i32, 0:i32, (bb:Other):$dst) - Complexity = 16
                // Dst: (BCCZi64:i32 (imm:i32):$cc, GPR:i32:$lhs1, GPR:i32:$lhs2, (bb:Other):$dst)
/*39806*/     /*Scope*/ 25, /*->39832*/
/*39807*/       OPC_RecordChild4, // #4 = $rhs1
/*39808*/       OPC_RecordChild5, // #5 = $rhs2
/*39809*/       OPC_RecordChild6, // #6 = $dst
/*39810*/       OPC_MoveChild, 6,
/*39812*/       OPC_CheckOpcode, TARGET_VAL(ISD::BasicBlock),
/*39815*/       OPC_MoveParent,
/*39816*/       OPC_EmitMergeInputChains1_0,
/*39817*/       OPC_EmitConvertToTarget, 1,
/*39819*/       OPC_MorphNodeTo, TARGET_VAL(ARM::BCCi64), 0|OPFL_Chain,
                    1/*#VTs*/, MVT::i32, 6/*#Ops*/, 7, 2, 3, 4, 5, 6, 
                // Src: (ARMBcci64 (imm:i32):$cc, GPR:i32:$lhs1, GPR:i32:$lhs2, GPR:i32:$rhs1, GPR:i32:$rhs2, (bb:Other):$dst) - Complexity = 6
                // Dst: (BCCi64:i32 (imm:i32):$cc, GPR:i32:$lhs1, GPR:i32:$lhs2, GPR:i32:$rhs1, GPR:i32:$rhs2, (bb:Other):$dst)
/*39832*/     0, /*End of Scope*/
/*39833*/   /*SwitchOpcode*/ 7|128,19/*2439*/, TARGET_VAL(ISD::SUB),// ->42276
/*39837*/     OPC_Scope, 46|128,1/*174*/, /*->40014*/ // 7 children in Scope
/*39840*/       OPC_RecordChild0, // #0 = $Rn
/*39841*/       OPC_RecordChild1, // #1 = $shift
/*39842*/       OPC_CheckType, MVT::i32,
/*39844*/       OPC_Scope, 110, /*->39956*/ // 2 children in Scope
/*39846*/         OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*39848*/         OPC_Scope, 26, /*->39876*/ // 4 children in Scope
/*39850*/           OPC_CheckComplexPat, /*CP*/0, /*#*/1, // SelectRegShifterOperand:$shift #2 #3 #4
/*39853*/           OPC_EmitInteger, MVT::i32, 14, 
/*39856*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*39859*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*39862*/           OPC_MorphNodeTo, TARGET_VAL(ARM::SUBrsr), 0,
                        1/*#VTs*/, MVT::i32, 7/*#Ops*/, 0, 2, 3, 4, 5, 6, 7, 
                    // Src: (sub:i32 GPR:i32:$Rn, so_reg_reg:i32:$shift) - Complexity = 15
                    // Dst: (SUBrsr:i32 GPR:i32:$Rn, so_reg_reg:i32:$shift)
/*39876*/         /*Scope*/ 26, /*->39903*/
/*39877*/           OPC_CheckComplexPat, /*CP*/0, /*#*/0, // SelectRegShifterOperand:$shift #2 #3 #4
/*39880*/           OPC_EmitInteger, MVT::i32, 14, 
/*39883*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*39886*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*39889*/           OPC_MorphNodeTo, TARGET_VAL(ARM::RSBrsr), 0,
                        1/*#VTs*/, MVT::i32, 7/*#Ops*/, 1, 2, 3, 4, 5, 6, 7, 
                    // Src: (sub:i32 so_reg_reg:i32:$shift, GPR:i32:$Rn) - Complexity = 15
                    // Dst: (RSBrsr:i32 GPR:i32:$Rn, so_reg_reg:i32:$shift)
/*39903*/         /*Scope*/ 25, /*->39929*/
/*39904*/           OPC_CheckComplexPat, /*CP*/1, /*#*/1, // SelectImmShifterOperand:$shift #2 #3
/*39907*/           OPC_EmitInteger, MVT::i32, 14, 
/*39910*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*39913*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*39916*/           OPC_MorphNodeTo, TARGET_VAL(ARM::SUBrsi), 0,
                        1/*#VTs*/, MVT::i32, 6/*#Ops*/, 0, 2, 3, 4, 5, 6, 
                    // Src: (sub:i32 GPR:i32:$Rn, so_reg_imm:i32:$shift) - Complexity = 12
                    // Dst: (SUBrsi:i32 GPR:i32:$Rn, so_reg_imm:i32:$shift)
/*39929*/         /*Scope*/ 25, /*->39955*/
/*39930*/           OPC_CheckComplexPat, /*CP*/1, /*#*/0, // SelectImmShifterOperand:$shift #2 #3
/*39933*/           OPC_EmitInteger, MVT::i32, 14, 
/*39936*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*39939*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*39942*/           OPC_MorphNodeTo, TARGET_VAL(ARM::RSBrsi), 0,
                        1/*#VTs*/, MVT::i32, 6/*#Ops*/, 1, 2, 3, 4, 5, 6, 
                    // Src: (sub:i32 so_reg_imm:i32:$shift, GPR:i32:$Rn) - Complexity = 12
                    // Dst: (RSBrsi:i32 GPR:i32:$Rn, so_reg_imm:i32:$shift)
/*39955*/         0, /*End of Scope*/
/*39956*/       /*Scope*/ 56, /*->40013*/
/*39957*/         OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*39959*/         OPC_Scope, 25, /*->39986*/ // 2 children in Scope
/*39961*/           OPC_CheckComplexPat, /*CP*/2, /*#*/1, // SelectT2ShifterOperandReg:$ShiftedRm #2 #3
/*39964*/           OPC_EmitInteger, MVT::i32, 14, 
/*39967*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*39970*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*39973*/           OPC_MorphNodeTo, TARGET_VAL(ARM::t2SUBrs), 0,
                        1/*#VTs*/, MVT::i32, 6/*#Ops*/, 0, 2, 3, 4, 5, 6, 
                    // Src: (sub:i32 GPRnopc:i32:$Rn, t2_so_reg:i32:$ShiftedRm) - Complexity = 12
                    // Dst: (t2SUBrs:i32 GPRnopc:i32:$Rn, t2_so_reg:i32:$ShiftedRm)
/*39986*/         /*Scope*/ 25, /*->40012*/
/*39987*/           OPC_CheckComplexPat, /*CP*/2, /*#*/0, // SelectT2ShifterOperandReg:$ShiftedRm #2 #3
/*39990*/           OPC_EmitInteger, MVT::i32, 14, 
/*39993*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*39996*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*39999*/           OPC_MorphNodeTo, TARGET_VAL(ARM::t2RSBrs), 0,
                        1/*#VTs*/, MVT::i32, 6/*#Ops*/, 1, 2, 3, 4, 5, 6, 
                    // Src: (sub:i32 t2_so_reg:i32:$ShiftedRm, rGPR:i32:$Rn) - Complexity = 12
                    // Dst: (t2RSBrs:i32 rGPR:i32:$Rn, t2_so_reg:i32:$ShiftedRm)
/*40012*/         0, /*End of Scope*/
/*40013*/       0, /*End of Scope*/
/*40014*/     /*Scope*/ 27, /*->40042*/
/*40015*/       OPC_CheckChild0Integer, 0, 
/*40017*/       OPC_RecordChild1, // #0 = $Rn
/*40018*/       OPC_CheckType, MVT::i32,
/*40020*/       OPC_CheckPatternPredicate, 6, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*40022*/       OPC_EmitRegister, MVT::i32, ARM::CPSR,
/*40025*/       OPC_EmitInteger, MVT::i32, 14, 
/*40028*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*40031*/       OPC_MorphNodeTo, TARGET_VAL(ARM::tRSB), 0,
                    1/*#VTs*/, MVT::i32, 4/*#Ops*/, 1, 0, 2, 3, 
                // Src: (sub:i32 0:i32, tGPR:i32:$Rn) - Complexity = 8
                // Dst: (tRSB:i32 tGPR:i32:$Rn)
/*40042*/     /*Scope*/ 88|128,2/*344*/, /*->40388*/
/*40044*/       OPC_RecordChild0, // #0 = $Rn
/*40045*/       OPC_Scope, 36, /*->40083*/ // 6 children in Scope
/*40047*/         OPC_RecordChild1, // #1 = $imm
/*40048*/         OPC_MoveChild, 1,
/*40050*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*40053*/         OPC_CheckPredicate, 4, // Predicate_so_imm
/*40055*/         OPC_MoveParent,
/*40056*/         OPC_CheckType, MVT::i32,
/*40058*/         OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*40060*/         OPC_EmitConvertToTarget, 1,
/*40062*/         OPC_EmitInteger, MVT::i32, 14, 
/*40065*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*40068*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*40071*/         OPC_MorphNodeTo, TARGET_VAL(ARM::SUBri), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 2, 3, 4, 5, 
                  // Src: (sub:i32 GPR:i32:$Rn, (imm:i32)<<P:Predicate_so_imm>>:$imm) - Complexity = 7
                  // Dst: (SUBri:i32 GPR:i32:$Rn, (imm:i32):$imm)
/*40083*/       /*Scope*/ 36, /*->40120*/
/*40084*/         OPC_MoveChild, 0,
/*40086*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*40089*/         OPC_CheckPredicate, 4, // Predicate_so_imm
/*40091*/         OPC_MoveParent,
/*40092*/         OPC_RecordChild1, // #1 = $Rn
/*40093*/         OPC_CheckType, MVT::i32,
/*40095*/         OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*40097*/         OPC_EmitConvertToTarget, 0,
/*40099*/         OPC_EmitInteger, MVT::i32, 14, 
/*40102*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*40105*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*40108*/         OPC_MorphNodeTo, TARGET_VAL(ARM::RSBri), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 2, 3, 4, 5, 
                  // Src: (sub:i32 (imm:i32)<<P:Predicate_so_imm>>:$imm, GPR:i32:$Rn) - Complexity = 7
                  // Dst: (RSBri:i32 GPR:i32:$Rn, (imm:i32):$imm)
/*40120*/       /*Scope*/ 66, /*->40187*/
/*40121*/         OPC_RecordChild1, // #1 = $imm
/*40122*/         OPC_MoveChild, 1,
/*40124*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*40127*/         OPC_Scope, 30, /*->40159*/ // 2 children in Scope
/*40129*/           OPC_CheckPredicate, 10, // Predicate_t2_so_imm
/*40131*/           OPC_MoveParent,
/*40132*/           OPC_CheckType, MVT::i32,
/*40134*/           OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*40136*/           OPC_EmitConvertToTarget, 1,
/*40138*/           OPC_EmitInteger, MVT::i32, 14, 
/*40141*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*40144*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*40147*/           OPC_MorphNodeTo, TARGET_VAL(ARM::t2SUBri), 0,
                        1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 2, 3, 4, 5, 
                    // Src: (sub:i32 GPRnopc:i32:$Rn, (imm:i32)<<P:Predicate_t2_so_imm>>:$imm) - Complexity = 7
                    // Dst: (t2SUBri:i32 GPRnopc:i32:$Rn, (imm:i32):$imm)
/*40159*/         /*Scope*/ 26, /*->40186*/
/*40160*/           OPC_CheckPredicate, 11, // Predicate_imm0_4095
/*40162*/           OPC_MoveParent,
/*40163*/           OPC_CheckType, MVT::i32,
/*40165*/           OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*40167*/           OPC_EmitConvertToTarget, 1,
/*40169*/           OPC_EmitInteger, MVT::i32, 14, 
/*40172*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*40175*/           OPC_MorphNodeTo, TARGET_VAL(ARM::t2SUBri12), 0,
                        1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 2, 3, 4, 
                    // Src: (sub:i32 GPR:i32:$Rn, (imm:i32)<<P:Predicate_imm0_4095>>:$imm) - Complexity = 7
                    // Dst: (t2SUBri12:i32 GPR:i32:$Rn, (imm:i32):$imm)
/*40186*/         0, /*End of Scope*/
/*40187*/       /*Scope*/ 36, /*->40224*/
/*40188*/         OPC_MoveChild, 0,
/*40190*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*40193*/         OPC_CheckPredicate, 10, // Predicate_t2_so_imm
/*40195*/         OPC_MoveParent,
/*40196*/         OPC_RecordChild1, // #1 = $Rn
/*40197*/         OPC_CheckType, MVT::i32,
/*40199*/         OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*40201*/         OPC_EmitConvertToTarget, 0,
/*40203*/         OPC_EmitInteger, MVT::i32, 14, 
/*40206*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*40209*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*40212*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2RSBri), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 2, 3, 4, 5, 
                  // Src: (sub:i32 (imm:i32)<<P:Predicate_t2_so_imm>>:$imm, rGPR:i32:$Rn) - Complexity = 7
                  // Dst: (t2RSBri:i32 rGPR:i32:$Rn, (imm:i32):$imm)
/*40224*/       /*Scope*/ 84, /*->40309*/
/*40225*/         OPC_MoveChild, 1,
/*40227*/         OPC_SwitchOpcode /*2 cases */, 49, TARGET_VAL(ISD::MUL),// ->40280
/*40231*/           OPC_RecordChild0, // #1 = $Rn
/*40232*/           OPC_RecordChild1, // #2 = $Rm
/*40233*/           OPC_MoveParent,
/*40234*/           OPC_CheckType, MVT::i32,
/*40236*/           OPC_Scope, 20, /*->40258*/ // 2 children in Scope
/*40238*/             OPC_CheckPatternPredicate, 38, // (!Subtarget->isThumb()) && (Subtarget->hasV6T2Ops()) && (Subtarget->useMulOps())
/*40240*/             OPC_EmitInteger, MVT::i32, 14, 
/*40243*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*40246*/             OPC_MorphNodeTo, TARGET_VAL(ARM::MLS), 0,
                          1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 2, 0, 3, 4, 
                      // Src: (sub:i32 GPR:i32:$Ra, (mul:i32 GPR:i32:$Rn, GPR:i32:$Rm)) - Complexity = 6
                      // Dst: (MLS:i32 GPR:i32:$Rn, GPR:i32:$Rm, GPR:i32:$Ra)
/*40258*/           /*Scope*/ 20, /*->40279*/
/*40259*/             OPC_CheckPatternPredicate, 10, // (Subtarget->isThumb2()) && (Subtarget->useMulOps())
/*40261*/             OPC_EmitInteger, MVT::i32, 14, 
/*40264*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*40267*/             OPC_MorphNodeTo, TARGET_VAL(ARM::t2MLS), 0,
                          1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 2, 0, 3, 4, 
                      // Src: (sub:i32 rGPR:i32:$Ra, (mul:i32 rGPR:i32:$Rn, rGPR:i32:$Rm)) - Complexity = 6
                      // Dst: (t2MLS:i32 rGPR:i32:$Rn, rGPR:i32:$Rm, rGPR:i32:$Ra)
/*40279*/           0, /*End of Scope*/
/*40280*/         /*SwitchOpcode*/ 25, TARGET_VAL(ISD::MULHS),// ->40308
/*40283*/           OPC_RecordChild0, // #1 = $Rn
/*40284*/           OPC_RecordChild1, // #2 = $Rm
/*40285*/           OPC_MoveParent,
/*40286*/           OPC_CheckType, MVT::i32,
/*40288*/           OPC_CheckPatternPredicate, 3, // (Subtarget->isThumb2()) && (Subtarget->hasThumb2DSP()) && (Subtarget->useMulOps())
/*40290*/           OPC_EmitInteger, MVT::i32, 14, 
/*40293*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*40296*/           OPC_MorphNodeTo, TARGET_VAL(ARM::t2SMMLS), 0,
                        1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 2, 0, 3, 4, 
                    // Src: (sub:i32 rGPR:i32:$Ra, (mulhs:i32 rGPR:i32:$Rn, rGPR:i32:$Rm)) - Complexity = 6
                    // Dst: (t2SMMLS:i32 rGPR:i32:$Rn, rGPR:i32:$Rm, rGPR:i32:$Ra)
/*40308*/         0, // EndSwitchOpcode
/*40309*/       /*Scope*/ 77, /*->40387*/
/*40310*/         OPC_RecordChild1, // #1 = $Rm
/*40311*/         OPC_CheckType, MVT::i32,
/*40313*/         OPC_Scope, 23, /*->40338*/ // 3 children in Scope
/*40315*/           OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*40317*/           OPC_EmitInteger, MVT::i32, 14, 
/*40320*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*40323*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*40326*/           OPC_MorphNodeTo, TARGET_VAL(ARM::SUBrr), 0,
                        1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                    // Src: (sub:i32 GPR:i32:$Rn, GPR:i32:$Rm) - Complexity = 3
                    // Dst: (SUBrr:i32 GPR:i32:$Rn, GPR:i32:$Rm)
/*40338*/         /*Scope*/ 23, /*->40362*/
/*40339*/           OPC_CheckPatternPredicate, 6, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*40341*/           OPC_EmitRegister, MVT::i32, ARM::CPSR,
/*40344*/           OPC_EmitInteger, MVT::i32, 14, 
/*40347*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*40350*/           OPC_MorphNodeTo, TARGET_VAL(ARM::tSUBrr), 0,
                        1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                    // Src: (sub:i32 tGPR:i32:$Rn, tGPR:i32:$Rm) - Complexity = 3
                    // Dst: (tSUBrr:i32 tGPR:i32:$Rn, tGPR:i32:$Rm)
/*40362*/         /*Scope*/ 23, /*->40386*/
/*40363*/           OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*40365*/           OPC_EmitInteger, MVT::i32, 14, 
/*40368*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*40371*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*40374*/           OPC_MorphNodeTo, TARGET_VAL(ARM::t2SUBrr), 0,
                        1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                    // Src: (sub:i32 GPRnopc:i32:$Rn, rGPR:i32:$Rm) - Complexity = 3
                    // Dst: (t2SUBrr:i32 GPRnopc:i32:$Rn, rGPR:i32:$Rm)
/*40386*/         0, /*End of Scope*/
/*40387*/       0, /*End of Scope*/
/*40388*/     /*Scope*/ 66|128,1/*194*/, /*->40584*/
/*40390*/       OPC_MoveChild, 0,
/*40392*/       OPC_CheckOpcode, TARGET_VAL(ISD::BITCAST),
/*40395*/       OPC_MoveChild, 0,
/*40397*/       OPC_CheckOpcode, TARGET_VAL(ARMISD::VMOVIMM),
/*40400*/       OPC_MoveChild, 0,
/*40402*/       OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*40405*/       OPC_MoveParent,
/*40406*/       OPC_CheckPredicate, 109, // Predicate_NEONimmAllZerosV
/*40408*/       OPC_SwitchType /*2 cases */, 85, MVT::v2i32,// ->40496
/*40411*/         OPC_MoveParent,
/*40412*/         OPC_MoveParent,
/*40413*/         OPC_RecordChild1, // #0 = $Vm
/*40414*/         OPC_SwitchType /*2 cases */, 38, MVT::v8i8,// ->40455
/*40417*/           OPC_Scope, 18, /*->40437*/ // 2 children in Scope
/*40419*/             OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*40421*/             OPC_EmitInteger, MVT::i32, 14, 
/*40424*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*40427*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VNEGs8d), 0,
                          1/*#VTs*/, MVT::v8i8, 3/*#Ops*/, 0, 1, 2, 
                      // Src: (sub:v8i8 (bitconvert:v8i8 (NEONvmovImm:v2i32 (timm:i32))<<P:Predicate_NEONimmAllZerosV>>), DPR:v8i8:$Vm) - Complexity = 13
                      // Dst: (VNEGs8d:v8i8 DPR:v8i8:$Vm)
/*40437*/           /*Scope*/ 16, /*->40454*/
/*40438*/             OPC_EmitInteger, MVT::i32, 14, 
/*40441*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*40444*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VNEGs8d), 0,
                          1/*#VTs*/, MVT::v8i8, 3/*#Ops*/, 0, 1, 2, 
                      // Src: (sub:v8i8 (bitconvert:v8i8 (NEONvmovImm:v2i32 (timm:i32))<<P:Predicate_NEONimmAllZerosV>>), DPR:v8i8:$src) - Complexity = 13
                      // Dst: (VNEGs8d:v8i8 DPR:v8i8:$src)
/*40454*/           0, /*End of Scope*/
/*40455*/         /*SwitchType*/ 38, MVT::v4i16,// ->40495
/*40457*/           OPC_Scope, 18, /*->40477*/ // 2 children in Scope
/*40459*/             OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*40461*/             OPC_EmitInteger, MVT::i32, 14, 
/*40464*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*40467*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VNEGs16d), 0,
                          1/*#VTs*/, MVT::v4i16, 3/*#Ops*/, 0, 1, 2, 
                      // Src: (sub:v4i16 (bitconvert:v4i16 (NEONvmovImm:v2i32 (timm:i32))<<P:Predicate_NEONimmAllZerosV>>), DPR:v4i16:$Vm) - Complexity = 13
                      // Dst: (VNEGs16d:v4i16 DPR:v4i16:$Vm)
/*40477*/           /*Scope*/ 16, /*->40494*/
/*40478*/             OPC_EmitInteger, MVT::i32, 14, 
/*40481*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*40484*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VNEGs16d), 0,
                          1/*#VTs*/, MVT::v4i16, 3/*#Ops*/, 0, 1, 2, 
                      // Src: (sub:v4i16 (bitconvert:v4i16 (NEONvmovImm:v2i32 (timm:i32))<<P:Predicate_NEONimmAllZerosV>>), DPR:v4i16:$src) - Complexity = 13
                      // Dst: (VNEGs16d:v4i16 DPR:v4i16:$src)
/*40494*/           0, /*End of Scope*/
/*40495*/         0, // EndSwitchType
/*40496*/       /*SwitchType*/ 85, MVT::v4i32,// ->40583
/*40498*/         OPC_MoveParent,
/*40499*/         OPC_MoveParent,
/*40500*/         OPC_RecordChild1, // #0 = $Vm
/*40501*/         OPC_SwitchType /*2 cases */, 38, MVT::v16i8,// ->40542
/*40504*/           OPC_Scope, 18, /*->40524*/ // 2 children in Scope
/*40506*/             OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*40508*/             OPC_EmitInteger, MVT::i32, 14, 
/*40511*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*40514*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VNEGs8q), 0,
                          1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 0, 1, 2, 
                      // Src: (sub:v16i8 (bitconvert:v16i8 (NEONvmovImm:v4i32 (timm:i32))<<P:Predicate_NEONimmAllZerosV>>), QPR:v16i8:$Vm) - Complexity = 13
                      // Dst: (VNEGs8q:v16i8 QPR:v16i8:$Vm)
/*40524*/           /*Scope*/ 16, /*->40541*/
/*40525*/             OPC_EmitInteger, MVT::i32, 14, 
/*40528*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*40531*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VNEGs8q), 0,
                          1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 0, 1, 2, 
                      // Src: (sub:v16i8 (bitconvert:v16i8 (NEONvmovImm:v4i32 (timm:i32))<<P:Predicate_NEONimmAllZerosV>>), QPR:v16i8:$src) - Complexity = 13
                      // Dst: (VNEGs8q:v16i8 QPR:v16i8:$src)
/*40541*/           0, /*End of Scope*/
/*40542*/         /*SwitchType*/ 38, MVT::v8i16,// ->40582
/*40544*/           OPC_Scope, 18, /*->40564*/ // 2 children in Scope
/*40546*/             OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*40548*/             OPC_EmitInteger, MVT::i32, 14, 
/*40551*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*40554*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VNEGs16q), 0,
                          1/*#VTs*/, MVT::v8i16, 3/*#Ops*/, 0, 1, 2, 
                      // Src: (sub:v8i16 (bitconvert:v8i16 (NEONvmovImm:v4i32 (timm:i32))<<P:Predicate_NEONimmAllZerosV>>), QPR:v8i16:$Vm) - Complexity = 13
                      // Dst: (VNEGs16q:v8i16 QPR:v8i16:$Vm)
/*40564*/           /*Scope*/ 16, /*->40581*/
/*40565*/             OPC_EmitInteger, MVT::i32, 14, 
/*40568*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*40571*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VNEGs16q), 0,
                          1/*#VTs*/, MVT::v8i16, 3/*#Ops*/, 0, 1, 2, 
                      // Src: (sub:v8i16 (bitconvert:v8i16 (NEONvmovImm:v4i32 (timm:i32))<<P:Predicate_NEONimmAllZerosV>>), QPR:v8i16:$src) - Complexity = 13
                      // Dst: (VNEGs16q:v8i16 QPR:v8i16:$src)
/*40581*/           0, /*End of Scope*/
/*40582*/         0, // EndSwitchType
/*40583*/       0, // EndSwitchType
/*40584*/     /*Scope*/ 71|128,5/*711*/, /*->41297*/
/*40586*/       OPC_RecordChild0, // #0 = $src1
/*40587*/       OPC_MoveChild, 1,
/*40589*/       OPC_SwitchOpcode /*3 cases */, 126|128,3/*510*/, TARGET_VAL(ISD::MUL),// ->41104
/*40594*/         OPC_Scope, 9|128,1/*137*/, /*->40734*/ // 4 children in Scope
/*40597*/           OPC_RecordChild0, // #1 = $Vn
/*40598*/           OPC_MoveChild, 1,
/*40600*/           OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*40603*/           OPC_RecordChild0, // #2 = $Vm
/*40604*/           OPC_Scope, 63, /*->40669*/ // 2 children in Scope
/*40606*/             OPC_CheckChild0Type, MVT::v4i16,
/*40608*/             OPC_RecordChild1, // #3 = $lane
/*40609*/             OPC_MoveChild, 1,
/*40611*/             OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*40614*/             OPC_MoveParent,
/*40615*/             OPC_MoveParent,
/*40616*/             OPC_MoveParent,
/*40617*/             OPC_SwitchType /*2 cases */, 23, MVT::v4i16,// ->40643
/*40620*/               OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*40622*/               OPC_EmitConvertToTarget, 3,
/*40624*/               OPC_EmitInteger, MVT::i32, 14, 
/*40627*/               OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*40630*/               OPC_MorphNodeTo, TARGET_VAL(ARM::VMLSslv4i16), 0,
                            1/*#VTs*/, MVT::v4i16, 6/*#Ops*/, 0, 1, 2, 4, 5, 6, 
                        // Src: (sub:v4i16 DPR:v4i16:$src1, (mul:v4i16 DPR:v4i16:$Vn, (NEONvduplane:v4i16 DPR_8:v4i16:$Vm, (imm:i32):$lane))) - Complexity = 12
                        // Dst: (VMLSslv4i16:v4i16 DPR:v4i16:$src1, DPR:v4i16:$Vn, DPR_8:v4i16:$Vm, (imm:i32):$lane)
/*40643*/             /*SwitchType*/ 23, MVT::v8i16,// ->40668
/*40645*/               OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*40647*/               OPC_EmitConvertToTarget, 3,
/*40649*/               OPC_EmitInteger, MVT::i32, 14, 
/*40652*/               OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*40655*/               OPC_MorphNodeTo, TARGET_VAL(ARM::VMLSslv8i16), 0,
                            1/*#VTs*/, MVT::v8i16, 6/*#Ops*/, 0, 1, 2, 4, 5, 6, 
                        // Src: (sub:v8i16 QPR:v8i16:$src1, (mul:v8i16 QPR:v8i16:$Vn, (NEONvduplane:v8i16 DPR_8:v4i16:$Vm, (imm:i32):$lane))) - Complexity = 12
                        // Dst: (VMLSslv8i16:v8i16 QPR:v8i16:$src1, QPR:v8i16:$Vn, DPR_8:v4i16:$Vm, (imm:i32):$lane)
/*40668*/             0, // EndSwitchType
/*40669*/           /*Scope*/ 63, /*->40733*/
/*40670*/             OPC_CheckChild0Type, MVT::v2i32,
/*40672*/             OPC_RecordChild1, // #3 = $lane
/*40673*/             OPC_MoveChild, 1,
/*40675*/             OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*40678*/             OPC_MoveParent,
/*40679*/             OPC_MoveParent,
/*40680*/             OPC_MoveParent,
/*40681*/             OPC_SwitchType /*2 cases */, 23, MVT::v2i32,// ->40707
/*40684*/               OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*40686*/               OPC_EmitConvertToTarget, 3,
/*40688*/               OPC_EmitInteger, MVT::i32, 14, 
/*40691*/               OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*40694*/               OPC_MorphNodeTo, TARGET_VAL(ARM::VMLSslv2i32), 0,
                            1/*#VTs*/, MVT::v2i32, 6/*#Ops*/, 0, 1, 2, 4, 5, 6, 
                        // Src: (sub:v2i32 DPR:v2i32:$src1, (mul:v2i32 DPR:v2i32:$Vn, (NEONvduplane:v2i32 DPR_VFP2:v2i32:$Vm, (imm:i32):$lane))) - Complexity = 12
                        // Dst: (VMLSslv2i32:v2i32 DPR:v2i32:$src1, DPR:v2i32:$Vn, DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)
/*40707*/             /*SwitchType*/ 23, MVT::v4i32,// ->40732
/*40709*/               OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*40711*/               OPC_EmitConvertToTarget, 3,
/*40713*/               OPC_EmitInteger, MVT::i32, 14, 
/*40716*/               OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*40719*/               OPC_MorphNodeTo, TARGET_VAL(ARM::VMLSslv4i32), 0,
                            1/*#VTs*/, MVT::v4i32, 6/*#Ops*/, 0, 1, 2, 4, 5, 6, 
                        // Src: (sub:v4i32 QPR:v4i32:$src1, (mul:v4i32 QPR:v4i32:$Vn, (NEONvduplane:v4i32 DPR_VFP2:v2i32:$Vm, (imm:i32):$lane))) - Complexity = 12
                        // Dst: (VMLSslv4i32:v4i32 QPR:v4i32:$src1, QPR:v4i32:$Vn, DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)
/*40732*/             0, // EndSwitchType
/*40733*/           0, /*End of Scope*/
/*40734*/         /*Scope*/ 10|128,1/*138*/, /*->40874*/
/*40736*/           OPC_MoveChild, 0,
/*40738*/           OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*40741*/           OPC_RecordChild0, // #1 = $Vm
/*40742*/           OPC_Scope, 64, /*->40808*/ // 2 children in Scope
/*40744*/             OPC_CheckChild0Type, MVT::v4i16,
/*40746*/             OPC_RecordChild1, // #2 = $lane
/*40747*/             OPC_MoveChild, 1,
/*40749*/             OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*40752*/             OPC_MoveParent,
/*40753*/             OPC_MoveParent,
/*40754*/             OPC_RecordChild1, // #3 = $Vn
/*40755*/             OPC_MoveParent,
/*40756*/             OPC_SwitchType /*2 cases */, 23, MVT::v4i16,// ->40782
/*40759*/               OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*40761*/               OPC_EmitConvertToTarget, 2,
/*40763*/               OPC_EmitInteger, MVT::i32, 14, 
/*40766*/               OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*40769*/               OPC_MorphNodeTo, TARGET_VAL(ARM::VMLSslv4i16), 0,
                            1/*#VTs*/, MVT::v4i16, 6/*#Ops*/, 0, 3, 1, 4, 5, 6, 
                        // Src: (sub:v4i16 DPR:v4i16:$src1, (mul:v4i16 (NEONvduplane:v4i16 DPR_8:v4i16:$Vm, (imm:i32):$lane), DPR:v4i16:$Vn)) - Complexity = 12
                        // Dst: (VMLSslv4i16:v4i16 DPR:v4i16:$src1, DPR:v4i16:$Vn, DPR_8:v4i16:$Vm, (imm:i32):$lane)
/*40782*/             /*SwitchType*/ 23, MVT::v8i16,// ->40807
/*40784*/               OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*40786*/               OPC_EmitConvertToTarget, 2,
/*40788*/               OPC_EmitInteger, MVT::i32, 14, 
/*40791*/               OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*40794*/               OPC_MorphNodeTo, TARGET_VAL(ARM::VMLSslv8i16), 0,
                            1/*#VTs*/, MVT::v8i16, 6/*#Ops*/, 0, 3, 1, 4, 5, 6, 
                        // Src: (sub:v8i16 QPR:v8i16:$src1, (mul:v8i16 (NEONvduplane:v8i16 DPR_8:v4i16:$Vm, (imm:i32):$lane), QPR:v8i16:$Vn)) - Complexity = 12
                        // Dst: (VMLSslv8i16:v8i16 QPR:v8i16:$src1, QPR:v8i16:$Vn, DPR_8:v4i16:$Vm, (imm:i32):$lane)
/*40807*/             0, // EndSwitchType
/*40808*/           /*Scope*/ 64, /*->40873*/
/*40809*/             OPC_CheckChild0Type, MVT::v2i32,
/*40811*/             OPC_RecordChild1, // #2 = $lane
/*40812*/             OPC_MoveChild, 1,
/*40814*/             OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*40817*/             OPC_MoveParent,
/*40818*/             OPC_MoveParent,
/*40819*/             OPC_RecordChild1, // #3 = $Vn
/*40820*/             OPC_MoveParent,
/*40821*/             OPC_SwitchType /*2 cases */, 23, MVT::v2i32,// ->40847
/*40824*/               OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*40826*/               OPC_EmitConvertToTarget, 2,
/*40828*/               OPC_EmitInteger, MVT::i32, 14, 
/*40831*/               OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*40834*/               OPC_MorphNodeTo, TARGET_VAL(ARM::VMLSslv2i32), 0,
                            1/*#VTs*/, MVT::v2i32, 6/*#Ops*/, 0, 3, 1, 4, 5, 6, 
                        // Src: (sub:v2i32 DPR:v2i32:$src1, (mul:v2i32 (NEONvduplane:v2i32 DPR_VFP2:v2i32:$Vm, (imm:i32):$lane), DPR:v2i32:$Vn)) - Complexity = 12
                        // Dst: (VMLSslv2i32:v2i32 DPR:v2i32:$src1, DPR:v2i32:$Vn, DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)
/*40847*/             /*SwitchType*/ 23, MVT::v4i32,// ->40872
/*40849*/               OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*40851*/               OPC_EmitConvertToTarget, 2,
/*40853*/               OPC_EmitInteger, MVT::i32, 14, 
/*40856*/               OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*40859*/               OPC_MorphNodeTo, TARGET_VAL(ARM::VMLSslv4i32), 0,
                            1/*#VTs*/, MVT::v4i32, 6/*#Ops*/, 0, 3, 1, 4, 5, 6, 
                        // Src: (sub:v4i32 QPR:v4i32:$src1, (mul:v4i32 (NEONvduplane:v4i32 DPR_VFP2:v2i32:$Vm, (imm:i32):$lane), QPR:v4i32:$Vn)) - Complexity = 12
                        // Dst: (VMLSslv4i32:v4i32 QPR:v4i32:$src1, QPR:v4i32:$Vn, DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)
/*40872*/             0, // EndSwitchType
/*40873*/           0, /*End of Scope*/
/*40874*/         /*Scope*/ 113, /*->40988*/
/*40875*/           OPC_RecordChild0, // #1 = $src2
/*40876*/           OPC_MoveChild, 1,
/*40878*/           OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*40881*/           OPC_RecordChild0, // #2 = $src3
/*40882*/           OPC_Scope, 51, /*->40935*/ // 2 children in Scope
/*40884*/             OPC_CheckChild0Type, MVT::v8i16,
/*40886*/             OPC_RecordChild1, // #3 = $lane
/*40887*/             OPC_MoveChild, 1,
/*40889*/             OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*40892*/             OPC_MoveParent,
/*40893*/             OPC_MoveParent,
/*40894*/             OPC_MoveParent,
/*40895*/             OPC_CheckType, MVT::v8i16,
/*40897*/             OPC_EmitConvertToTarget, 3,
/*40899*/             OPC_EmitNodeXForm, 3, 4, // DSubReg_i16_reg
/*40902*/             OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                          1/*#VTs*/, MVT::v4i16, 2/*#Ops*/, 2, 5,  // Results = #6
/*40911*/             OPC_EmitConvertToTarget, 3,
/*40913*/             OPC_EmitNodeXForm, 4, 7, // SubReg_i16_lane
/*40916*/             OPC_EmitInteger, MVT::i32, 14, 
/*40919*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*40922*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VMLSslv8i16), 0,
                          1/*#VTs*/, MVT::v8i16, 6/*#Ops*/, 0, 1, 6, 8, 9, 10, 
                      // Src: (sub:v8i16 QPR:v8i16:$src1, (mul:v8i16 QPR:v8i16:$src2, (NEONvduplane:v8i16 QPR:v8i16:$src3, (imm:i32):$lane))) - Complexity = 12
                      // Dst: (VMLSslv8i16:v8i16 QPR:v8i16:$src1, QPR:v8i16:$src2, (EXTRACT_SUBREG:v4i16 QPR:v8i16:$src3, (DSubReg_i16_reg:i32 (imm:i32):$lane)), (SubReg_i16_lane:i32 (imm:i32):$lane))
/*40935*/           /*Scope*/ 51, /*->40987*/
/*40936*/             OPC_CheckChild0Type, MVT::v4i32,
/*40938*/             OPC_RecordChild1, // #3 = $lane
/*40939*/             OPC_MoveChild, 1,
/*40941*/             OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*40944*/             OPC_MoveParent,
/*40945*/             OPC_MoveParent,
/*40946*/             OPC_MoveParent,
/*40947*/             OPC_CheckType, MVT::v4i32,
/*40949*/             OPC_EmitConvertToTarget, 3,
/*40951*/             OPC_EmitNodeXForm, 5, 4, // DSubReg_i32_reg
/*40954*/             OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                          1/*#VTs*/, MVT::v2i32, 2/*#Ops*/, 2, 5,  // Results = #6
/*40963*/             OPC_EmitConvertToTarget, 3,
/*40965*/             OPC_EmitNodeXForm, 6, 7, // SubReg_i32_lane
/*40968*/             OPC_EmitInteger, MVT::i32, 14, 
/*40971*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*40974*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VMLSslv4i32), 0,
                          1/*#VTs*/, MVT::v4i32, 6/*#Ops*/, 0, 1, 6, 8, 9, 10, 
                      // Src: (sub:v4i32 QPR:v4i32:$src1, (mul:v4i32 QPR:v4i32:$src2, (NEONvduplane:v4i32 QPR:v4i32:$src3, (imm:i32):$lane))) - Complexity = 12
                      // Dst: (VMLSslv4i32:v4i32 QPR:v4i32:$src1, QPR:v4i32:$src2, (EXTRACT_SUBREG:v2i32 QPR:v4i32:$src3, (DSubReg_i32_reg:i32 (imm:i32):$lane)), (SubReg_i32_lane:i32 (imm:i32):$lane))
/*40987*/           0, /*End of Scope*/
/*40988*/         /*Scope*/ 114, /*->41103*/
/*40989*/           OPC_MoveChild, 0,
/*40991*/           OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*40994*/           OPC_RecordChild0, // #1 = $src3
/*40995*/           OPC_Scope, 52, /*->41049*/ // 2 children in Scope
/*40997*/             OPC_CheckChild0Type, MVT::v8i16,
/*40999*/             OPC_RecordChild1, // #2 = $lane
/*41000*/             OPC_MoveChild, 1,
/*41002*/             OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*41005*/             OPC_MoveParent,
/*41006*/             OPC_MoveParent,
/*41007*/             OPC_RecordChild1, // #3 = $src2
/*41008*/             OPC_MoveParent,
/*41009*/             OPC_CheckType, MVT::v8i16,
/*41011*/             OPC_EmitConvertToTarget, 2,
/*41013*/             OPC_EmitNodeXForm, 3, 4, // DSubReg_i16_reg
/*41016*/             OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                          1/*#VTs*/, MVT::v4i16, 2/*#Ops*/, 1, 5,  // Results = #6
/*41025*/             OPC_EmitConvertToTarget, 2,
/*41027*/             OPC_EmitNodeXForm, 4, 7, // SubReg_i16_lane
/*41030*/             OPC_EmitInteger, MVT::i32, 14, 
/*41033*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*41036*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VMLSslv8i16), 0,
                          1/*#VTs*/, MVT::v8i16, 6/*#Ops*/, 0, 3, 6, 8, 9, 10, 
                      // Src: (sub:v8i16 QPR:v8i16:$src1, (mul:v8i16 (NEONvduplane:v8i16 QPR:v8i16:$src3, (imm:i32):$lane), QPR:v8i16:$src2)) - Complexity = 12
                      // Dst: (VMLSslv8i16:v8i16 QPR:v8i16:$src1, QPR:v8i16:$src2, (EXTRACT_SUBREG:v4i16 QPR:v8i16:$src3, (DSubReg_i16_reg:i32 (imm:i32):$lane)), (SubReg_i16_lane:i32 (imm:i32):$lane))
/*41049*/           /*Scope*/ 52, /*->41102*/
/*41050*/             OPC_CheckChild0Type, MVT::v4i32,
/*41052*/             OPC_RecordChild1, // #2 = $lane
/*41053*/             OPC_MoveChild, 1,
/*41055*/             OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*41058*/             OPC_MoveParent,
/*41059*/             OPC_MoveParent,
/*41060*/             OPC_RecordChild1, // #3 = $src2
/*41061*/             OPC_MoveParent,
/*41062*/             OPC_CheckType, MVT::v4i32,
/*41064*/             OPC_EmitConvertToTarget, 2,
/*41066*/             OPC_EmitNodeXForm, 5, 4, // DSubReg_i32_reg
/*41069*/             OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                          1/*#VTs*/, MVT::v2i32, 2/*#Ops*/, 1, 5,  // Results = #6
/*41078*/             OPC_EmitConvertToTarget, 2,
/*41080*/             OPC_EmitNodeXForm, 6, 7, // SubReg_i32_lane
/*41083*/             OPC_EmitInteger, MVT::i32, 14, 
/*41086*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*41089*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VMLSslv4i32), 0,
                          1/*#VTs*/, MVT::v4i32, 6/*#Ops*/, 0, 3, 6, 8, 9, 10, 
                      // Src: (sub:v4i32 QPR:v4i32:$src1, (mul:v4i32 (NEONvduplane:v4i32 QPR:v4i32:$src3, (imm:i32):$lane), QPR:v4i32:$src2)) - Complexity = 12
                      // Dst: (VMLSslv4i32:v4i32 QPR:v4i32:$src1, QPR:v4i32:$src2, (EXTRACT_SUBREG:v2i32 QPR:v4i32:$src3, (DSubReg_i32_reg:i32 (imm:i32):$lane)), (SubReg_i32_lane:i32 (imm:i32):$lane))
/*41102*/           0, /*End of Scope*/
/*41103*/         0, /*End of Scope*/
/*41104*/       /*SwitchOpcode*/ 93, TARGET_VAL(ARMISD::VMULLs),// ->41200
/*41107*/         OPC_RecordChild0, // #1 = $Vn
/*41108*/         OPC_Scope, 44, /*->41154*/ // 2 children in Scope
/*41110*/           OPC_CheckChild0Type, MVT::v4i16,
/*41112*/           OPC_MoveChild, 1,
/*41114*/           OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*41117*/           OPC_RecordChild0, // #2 = $Vm
/*41118*/           OPC_CheckChild0Type, MVT::v4i16,
/*41120*/           OPC_RecordChild1, // #3 = $lane
/*41121*/           OPC_MoveChild, 1,
/*41123*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*41126*/           OPC_MoveParent,
/*41127*/           OPC_MoveParent,
/*41128*/           OPC_MoveParent,
/*41129*/           OPC_CheckType, MVT::v4i32,
/*41131*/           OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*41133*/           OPC_EmitConvertToTarget, 3,
/*41135*/           OPC_EmitInteger, MVT::i32, 14, 
/*41138*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*41141*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VMLSLslsv4i16), 0,
                        1/*#VTs*/, MVT::v4i32, 6/*#Ops*/, 0, 1, 2, 4, 5, 6, 
                    // Src: (sub:v4i32 QPR:v4i32:$src1, (NEONvmulls:v4i32 DPR:v4i16:$Vn, (NEONvduplane:v4i16 DPR_8:v4i16:$Vm, (imm:i32):$lane))) - Complexity = 12
                    // Dst: (VMLSLslsv4i16:v4i32 QPR:v4i32:$src1, DPR:v4i16:$Vn, DPR_8:v4i16:$Vm, (imm:i32):$lane)
/*41154*/         /*Scope*/ 44, /*->41199*/
/*41155*/           OPC_CheckChild0Type, MVT::v2i32,
/*41157*/           OPC_MoveChild, 1,
/*41159*/           OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*41162*/           OPC_RecordChild0, // #2 = $Vm
/*41163*/           OPC_CheckChild0Type, MVT::v2i32,
/*41165*/           OPC_RecordChild1, // #3 = $lane
/*41166*/           OPC_MoveChild, 1,
/*41168*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*41171*/           OPC_MoveParent,
/*41172*/           OPC_MoveParent,
/*41173*/           OPC_MoveParent,
/*41174*/           OPC_CheckType, MVT::v2i64,
/*41176*/           OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*41178*/           OPC_EmitConvertToTarget, 3,
/*41180*/           OPC_EmitInteger, MVT::i32, 14, 
/*41183*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*41186*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VMLSLslsv2i32), 0,
                        1/*#VTs*/, MVT::v2i64, 6/*#Ops*/, 0, 1, 2, 4, 5, 6, 
                    // Src: (sub:v2i64 QPR:v2i64:$src1, (NEONvmulls:v2i64 DPR:v2i32:$Vn, (NEONvduplane:v2i32 DPR_VFP2:v2i32:$Vm, (imm:i32):$lane))) - Complexity = 12
                    // Dst: (VMLSLslsv2i32:v2i64 QPR:v2i64:$src1, DPR:v2i32:$Vn, DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)
/*41199*/         0, /*End of Scope*/
/*41200*/       /*SwitchOpcode*/ 93, TARGET_VAL(ARMISD::VMULLu),// ->41296
/*41203*/         OPC_RecordChild0, // #1 = $Vn
/*41204*/         OPC_Scope, 44, /*->41250*/ // 2 children in Scope
/*41206*/           OPC_CheckChild0Type, MVT::v4i16,
/*41208*/           OPC_MoveChild, 1,
/*41210*/           OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*41213*/           OPC_RecordChild0, // #2 = $Vm
/*41214*/           OPC_CheckChild0Type, MVT::v4i16,
/*41216*/           OPC_RecordChild1, // #3 = $lane
/*41217*/           OPC_MoveChild, 1,
/*41219*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*41222*/           OPC_MoveParent,
/*41223*/           OPC_MoveParent,
/*41224*/           OPC_MoveParent,
/*41225*/           OPC_CheckType, MVT::v4i32,
/*41227*/           OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*41229*/           OPC_EmitConvertToTarget, 3,
/*41231*/           OPC_EmitInteger, MVT::i32, 14, 
/*41234*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*41237*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VMLSLsluv4i16), 0,
                        1/*#VTs*/, MVT::v4i32, 6/*#Ops*/, 0, 1, 2, 4, 5, 6, 
                    // Src: (sub:v4i32 QPR:v4i32:$src1, (NEONvmullu:v4i32 DPR:v4i16:$Vn, (NEONvduplane:v4i16 DPR_8:v4i16:$Vm, (imm:i32):$lane))) - Complexity = 12
                    // Dst: (VMLSLsluv4i16:v4i32 QPR:v4i32:$src1, DPR:v4i16:$Vn, DPR_8:v4i16:$Vm, (imm:i32):$lane)
/*41250*/         /*Scope*/ 44, /*->41295*/
/*41251*/           OPC_CheckChild0Type, MVT::v2i32,
/*41253*/           OPC_MoveChild, 1,
/*41255*/           OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*41258*/           OPC_RecordChild0, // #2 = $Vm
/*41259*/           OPC_CheckChild0Type, MVT::v2i32,
/*41261*/           OPC_RecordChild1, // #3 = $lane
/*41262*/           OPC_MoveChild, 1,
/*41264*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*41267*/           OPC_MoveParent,
/*41268*/           OPC_MoveParent,
/*41269*/           OPC_MoveParent,
/*41270*/           OPC_CheckType, MVT::v2i64,
/*41272*/           OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*41274*/           OPC_EmitConvertToTarget, 3,
/*41276*/           OPC_EmitInteger, MVT::i32, 14, 
/*41279*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*41282*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VMLSLsluv2i32), 0,
                        1/*#VTs*/, MVT::v2i64, 6/*#Ops*/, 0, 1, 2, 4, 5, 6, 
                    // Src: (sub:v2i64 QPR:v2i64:$src1, (NEONvmullu:v2i64 DPR:v2i32:$Vn, (NEONvduplane:v2i32 DPR_VFP2:v2i32:$Vm, (imm:i32):$lane))) - Complexity = 12
                    // Dst: (VMLSLsluv2i32:v2i64 QPR:v2i64:$src1, DPR:v2i32:$Vn, DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)
/*41295*/         0, /*End of Scope*/
/*41296*/       0, // EndSwitchOpcode
/*41297*/     /*Scope*/ 59|128,2/*315*/, /*->41614*/
/*41299*/       OPC_MoveChild, 0,
/*41301*/       OPC_SwitchOpcode /*3 cases */, 92, TARGET_VAL(ARMISD::VMOVIMM),// ->41397
/*41305*/         OPC_MoveChild, 0,
/*41307*/         OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*41310*/         OPC_MoveParent,
/*41311*/         OPC_CheckPredicate, 109, // Predicate_NEONimmAllZerosV
/*41313*/         OPC_MoveParent,
/*41314*/         OPC_RecordChild1, // #0 = $Vm
/*41315*/         OPC_SwitchType /*2 cases */, 38, MVT::v2i32,// ->41356
/*41318*/           OPC_Scope, 18, /*->41338*/ // 2 children in Scope
/*41320*/             OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*41322*/             OPC_EmitInteger, MVT::i32, 14, 
/*41325*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*41328*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VNEGs32d), 0,
                          1/*#VTs*/, MVT::v2i32, 3/*#Ops*/, 0, 1, 2, 
                      // Src: (sub:v2i32 (NEONvmovImm:v2i32 (timm:i32))<<P:Predicate_NEONimmAllZerosV>>, DPR:v2i32:$Vm) - Complexity = 10
                      // Dst: (VNEGs32d:v2i32 DPR:v2i32:$Vm)
/*41338*/           /*Scope*/ 16, /*->41355*/
/*41339*/             OPC_EmitInteger, MVT::i32, 14, 
/*41342*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*41345*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VNEGs32d), 0,
                          1/*#VTs*/, MVT::v2i32, 3/*#Ops*/, 0, 1, 2, 
                      // Src: (sub:v2i32 (NEONvmovImm:v2i32 (timm:i32))<<P:Predicate_NEONimmAllZerosV>>, DPR:v2i32:$src) - Complexity = 10
                      // Dst: (VNEGs32d:v2i32 DPR:v2i32:$src)
/*41355*/           0, /*End of Scope*/
/*41356*/         /*SwitchType*/ 38, MVT::v4i32,// ->41396
/*41358*/           OPC_Scope, 18, /*->41378*/ // 2 children in Scope
/*41360*/             OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*41362*/             OPC_EmitInteger, MVT::i32, 14, 
/*41365*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*41368*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VNEGs32q), 0,
                          1/*#VTs*/, MVT::v4i32, 3/*#Ops*/, 0, 1, 2, 
                      // Src: (sub:v4i32 (NEONvmovImm:v4i32 (timm:i32))<<P:Predicate_NEONimmAllZerosV>>, QPR:v4i32:$Vm) - Complexity = 10
                      // Dst: (VNEGs32q:v4i32 QPR:v4i32:$Vm)
/*41378*/           /*Scope*/ 16, /*->41395*/
/*41379*/             OPC_EmitInteger, MVT::i32, 14, 
/*41382*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*41385*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VNEGs32q), 0,
                          1/*#VTs*/, MVT::v4i32, 3/*#Ops*/, 0, 1, 2, 
                      // Src: (sub:v4i32 (NEONvmovImm:v4i32 (timm:i32))<<P:Predicate_NEONimmAllZerosV>>, QPR:v4i32:$src) - Complexity = 10
                      // Dst: (VNEGs32q:v4i32 QPR:v4i32:$src)
/*41395*/           0, /*End of Scope*/
/*41396*/         0, // EndSwitchType
/*41397*/       /*SwitchOpcode*/ 105, TARGET_VAL(ISD::SIGN_EXTEND),// ->41505
/*41400*/         OPC_RecordChild0, // #0 = $Vn
/*41401*/         OPC_Scope, 33, /*->41436*/ // 3 children in Scope
/*41403*/           OPC_CheckChild0Type, MVT::v8i8,
/*41405*/           OPC_MoveParent,
/*41406*/           OPC_MoveChild, 1,
/*41408*/           OPC_CheckOpcode, TARGET_VAL(ISD::SIGN_EXTEND),
/*41411*/           OPC_RecordChild0, // #1 = $Vm
/*41412*/           OPC_CheckChild0Type, MVT::v8i8,
/*41414*/           OPC_MoveParent,
/*41415*/           OPC_CheckType, MVT::v8i16,
/*41417*/           OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*41419*/           OPC_EmitInteger, MVT::i32, 14, 
/*41422*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*41425*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VSUBLsv8i16), 0,
                        1/*#VTs*/, MVT::v8i16, 4/*#Ops*/, 0, 1, 2, 3, 
                    // Src: (sub:v8i16 (sext:v8i16 DPR:v8i8:$Vn), (sext:v8i16 DPR:v8i8:$Vm)) - Complexity = 9
                    // Dst: (VSUBLsv8i16:v8i16 DPR:v8i8:$Vn, DPR:v8i8:$Vm)
/*41436*/         /*Scope*/ 33, /*->41470*/
/*41437*/           OPC_CheckChild0Type, MVT::v4i16,
/*41439*/           OPC_MoveParent,
/*41440*/           OPC_MoveChild, 1,
/*41442*/           OPC_CheckOpcode, TARGET_VAL(ISD::SIGN_EXTEND),
/*41445*/           OPC_RecordChild0, // #1 = $Vm
/*41446*/           OPC_CheckChild0Type, MVT::v4i16,
/*41448*/           OPC_MoveParent,
/*41449*/           OPC_CheckType, MVT::v4i32,
/*41451*/           OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*41453*/           OPC_EmitInteger, MVT::i32, 14, 
/*41456*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*41459*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VSUBLsv4i32), 0,
                        1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                    // Src: (sub:v4i32 (sext:v4i32 DPR:v4i16:$Vn), (sext:v4i32 DPR:v4i16:$Vm)) - Complexity = 9
                    // Dst: (VSUBLsv4i32:v4i32 DPR:v4i16:$Vn, DPR:v4i16:$Vm)
/*41470*/         /*Scope*/ 33, /*->41504*/
/*41471*/           OPC_CheckChild0Type, MVT::v2i32,
/*41473*/           OPC_MoveParent,
/*41474*/           OPC_MoveChild, 1,
/*41476*/           OPC_CheckOpcode, TARGET_VAL(ISD::SIGN_EXTEND),
/*41479*/           OPC_RecordChild0, // #1 = $Vm
/*41480*/           OPC_CheckChild0Type, MVT::v2i32,
/*41482*/           OPC_MoveParent,
/*41483*/           OPC_CheckType, MVT::v2i64,
/*41485*/           OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*41487*/           OPC_EmitInteger, MVT::i32, 14, 
/*41490*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*41493*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VSUBLsv2i64), 0,
                        1/*#VTs*/, MVT::v2i64, 4/*#Ops*/, 0, 1, 2, 3, 
                    // Src: (sub:v2i64 (sext:v2i64 DPR:v2i32:$Vn), (sext:v2i64 DPR:v2i32:$Vm)) - Complexity = 9
                    // Dst: (VSUBLsv2i64:v2i64 DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*41504*/         0, /*End of Scope*/
/*41505*/       /*SwitchOpcode*/ 105, TARGET_VAL(ISD::ZERO_EXTEND),// ->41613
/*41508*/         OPC_RecordChild0, // #0 = $Vn
/*41509*/         OPC_Scope, 33, /*->41544*/ // 3 children in Scope
/*41511*/           OPC_CheckChild0Type, MVT::v8i8,
/*41513*/           OPC_MoveParent,
/*41514*/           OPC_MoveChild, 1,
/*41516*/           OPC_CheckOpcode, TARGET_VAL(ISD::ZERO_EXTEND),
/*41519*/           OPC_RecordChild0, // #1 = $Vm
/*41520*/           OPC_CheckChild0Type, MVT::v8i8,
/*41522*/           OPC_MoveParent,
/*41523*/           OPC_CheckType, MVT::v8i16,
/*41525*/           OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*41527*/           OPC_EmitInteger, MVT::i32, 14, 
/*41530*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*41533*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VSUBLuv8i16), 0,
                        1/*#VTs*/, MVT::v8i16, 4/*#Ops*/, 0, 1, 2, 3, 
                    // Src: (sub:v8i16 (zext:v8i16 DPR:v8i8:$Vn), (zext:v8i16 DPR:v8i8:$Vm)) - Complexity = 9
                    // Dst: (VSUBLuv8i16:v8i16 DPR:v8i8:$Vn, DPR:v8i8:$Vm)
/*41544*/         /*Scope*/ 33, /*->41578*/
/*41545*/           OPC_CheckChild0Type, MVT::v4i16,
/*41547*/           OPC_MoveParent,
/*41548*/           OPC_MoveChild, 1,
/*41550*/           OPC_CheckOpcode, TARGET_VAL(ISD::ZERO_EXTEND),
/*41553*/           OPC_RecordChild0, // #1 = $Vm
/*41554*/           OPC_CheckChild0Type, MVT::v4i16,
/*41556*/           OPC_MoveParent,
/*41557*/           OPC_CheckType, MVT::v4i32,
/*41559*/           OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*41561*/           OPC_EmitInteger, MVT::i32, 14, 
/*41564*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*41567*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VSUBLuv4i32), 0,
                        1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                    // Src: (sub:v4i32 (zext:v4i32 DPR:v4i16:$Vn), (zext:v4i32 DPR:v4i16:$Vm)) - Complexity = 9
                    // Dst: (VSUBLuv4i32:v4i32 DPR:v4i16:$Vn, DPR:v4i16:$Vm)
/*41578*/         /*Scope*/ 33, /*->41612*/
/*41579*/           OPC_CheckChild0Type, MVT::v2i32,
/*41581*/           OPC_MoveParent,
/*41582*/           OPC_MoveChild, 1,
/*41584*/           OPC_CheckOpcode, TARGET_VAL(ISD::ZERO_EXTEND),
/*41587*/           OPC_RecordChild0, // #1 = $Vm
/*41588*/           OPC_CheckChild0Type, MVT::v2i32,
/*41590*/           OPC_MoveParent,
/*41591*/           OPC_CheckType, MVT::v2i64,
/*41593*/           OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*41595*/           OPC_EmitInteger, MVT::i32, 14, 
/*41598*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*41601*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VSUBLuv2i64), 0,
                        1/*#VTs*/, MVT::v2i64, 4/*#Ops*/, 0, 1, 2, 3, 
                    // Src: (sub:v2i64 (zext:v2i64 DPR:v2i32:$Vn), (zext:v2i64 DPR:v2i32:$Vm)) - Complexity = 9
                    // Dst: (VSUBLuv2i64:v2i64 DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*41612*/         0, /*End of Scope*/
/*41613*/       0, // EndSwitchOpcode
/*41614*/     /*Scope*/ 19|128,5/*659*/, /*->42275*/
/*41616*/       OPC_RecordChild0, // #0 = $src1
/*41617*/       OPC_Scope, 97|128,3/*481*/, /*->42101*/ // 2 children in Scope
/*41620*/         OPC_MoveChild, 1,
/*41622*/         OPC_SwitchOpcode /*5 cases */, 9|128,1/*137*/, TARGET_VAL(ISD::MUL),// ->41764
/*41627*/           OPC_RecordChild0, // #1 = $Vn
/*41628*/           OPC_RecordChild1, // #2 = $Vm
/*41629*/           OPC_MoveParent,
/*41630*/           OPC_SwitchType /*6 cases */, 20, MVT::v8i8,// ->41653
/*41633*/             OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*41635*/             OPC_EmitInteger, MVT::i32, 14, 
/*41638*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*41641*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VMLSv8i8), 0,
                          1/*#VTs*/, MVT::v8i8, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                      // Src: (sub:v8i8 DPR:v8i8:$src1, (mul:v8i8 DPR:v8i8:$Vn, DPR:v8i8:$Vm)) - Complexity = 6
                      // Dst: (VMLSv8i8:v8i8 DPR:v8i8:$src1, DPR:v8i8:$Vn, DPR:v8i8:$Vm)
/*41653*/           /*SwitchType*/ 20, MVT::v4i16,// ->41675
/*41655*/             OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*41657*/             OPC_EmitInteger, MVT::i32, 14, 
/*41660*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*41663*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VMLSv4i16), 0,
                          1/*#VTs*/, MVT::v4i16, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                      // Src: (sub:v4i16 DPR:v4i16:$src1, (mul:v4i16 DPR:v4i16:$Vn, DPR:v4i16:$Vm)) - Complexity = 6
                      // Dst: (VMLSv4i16:v4i16 DPR:v4i16:$src1, DPR:v4i16:$Vn, DPR:v4i16:$Vm)
/*41675*/           /*SwitchType*/ 20, MVT::v2i32,// ->41697
/*41677*/             OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*41679*/             OPC_EmitInteger, MVT::i32, 14, 
/*41682*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*41685*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VMLSv2i32), 0,
                          1/*#VTs*/, MVT::v2i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                      // Src: (sub:v2i32 DPR:v2i32:$src1, (mul:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm)) - Complexity = 6
                      // Dst: (VMLSv2i32:v2i32 DPR:v2i32:$src1, DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*41697*/           /*SwitchType*/ 20, MVT::v16i8,// ->41719
/*41699*/             OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*41701*/             OPC_EmitInteger, MVT::i32, 14, 
/*41704*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*41707*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VMLSv16i8), 0,
                          1/*#VTs*/, MVT::v16i8, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                      // Src: (sub:v16i8 QPR:v16i8:$src1, (mul:v16i8 QPR:v16i8:$Vn, QPR:v16i8:$Vm)) - Complexity = 6
                      // Dst: (VMLSv16i8:v16i8 QPR:v16i8:$src1, QPR:v16i8:$Vn, QPR:v16i8:$Vm)
/*41719*/           /*SwitchType*/ 20, MVT::v8i16,// ->41741
/*41721*/             OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*41723*/             OPC_EmitInteger, MVT::i32, 14, 
/*41726*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*41729*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VMLSv8i16), 0,
                          1/*#VTs*/, MVT::v8i16, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                      // Src: (sub:v8i16 QPR:v8i16:$src1, (mul:v8i16 QPR:v8i16:$Vn, QPR:v8i16:$Vm)) - Complexity = 6
                      // Dst: (VMLSv8i16:v8i16 QPR:v8i16:$src1, QPR:v8i16:$Vn, QPR:v8i16:$Vm)
/*41741*/           /*SwitchType*/ 20, MVT::v4i32,// ->41763
/*41743*/             OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*41745*/             OPC_EmitInteger, MVT::i32, 14, 
/*41748*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*41751*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VMLSv4i32), 0,
                          1/*#VTs*/, MVT::v4i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                      // Src: (sub:v4i32 QPR:v4i32:$src1, (mul:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm)) - Complexity = 6
                      // Dst: (VMLSv4i32:v4i32 QPR:v4i32:$src1, QPR:v4i32:$Vn, QPR:v4i32:$Vm)
/*41763*/           0, // EndSwitchType
/*41764*/         /*SwitchOpcode*/ 84, TARGET_VAL(ARMISD::VMULLs),// ->41851
/*41767*/           OPC_RecordChild0, // #1 = $Vn
/*41768*/           OPC_Scope, 26, /*->41796*/ // 3 children in Scope
/*41770*/             OPC_CheckChild0Type, MVT::v8i8,
/*41772*/             OPC_RecordChild1, // #2 = $Vm
/*41773*/             OPC_MoveParent,
/*41774*/             OPC_CheckType, MVT::v8i16,
/*41776*/             OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*41778*/             OPC_EmitInteger, MVT::i32, 14, 
/*41781*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*41784*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VMLSLsv8i16), 0,
                          1/*#VTs*/, MVT::v8i16, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                      // Src: (sub:v8i16 QPR:v8i16:$src1, (NEONvmulls:v8i16 DPR:v8i8:$Vn, DPR:v8i8:$Vm)) - Complexity = 6
                      // Dst: (VMLSLsv8i16:v8i16 QPR:v8i16:$src1, DPR:v8i8:$Vn, DPR:v8i8:$Vm)
/*41796*/           /*Scope*/ 26, /*->41823*/
/*41797*/             OPC_CheckChild0Type, MVT::v4i16,
/*41799*/             OPC_RecordChild1, // #2 = $Vm
/*41800*/             OPC_MoveParent,
/*41801*/             OPC_CheckType, MVT::v4i32,
/*41803*/             OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*41805*/             OPC_EmitInteger, MVT::i32, 14, 
/*41808*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*41811*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VMLSLsv4i32), 0,
                          1/*#VTs*/, MVT::v4i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                      // Src: (sub:v4i32 QPR:v4i32:$src1, (NEONvmulls:v4i32 DPR:v4i16:$Vn, DPR:v4i16:$Vm)) - Complexity = 6
                      // Dst: (VMLSLsv4i32:v4i32 QPR:v4i32:$src1, DPR:v4i16:$Vn, DPR:v4i16:$Vm)
/*41823*/           /*Scope*/ 26, /*->41850*/
/*41824*/             OPC_CheckChild0Type, MVT::v2i32,
/*41826*/             OPC_RecordChild1, // #2 = $Vm
/*41827*/             OPC_MoveParent,
/*41828*/             OPC_CheckType, MVT::v2i64,
/*41830*/             OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*41832*/             OPC_EmitInteger, MVT::i32, 14, 
/*41835*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*41838*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VMLSLsv2i64), 0,
                          1/*#VTs*/, MVT::v2i64, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                      // Src: (sub:v2i64 QPR:v2i64:$src1, (NEONvmulls:v2i64 DPR:v2i32:$Vn, DPR:v2i32:$Vm)) - Complexity = 6
                      // Dst: (VMLSLsv2i64:v2i64 QPR:v2i64:$src1, DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*41850*/           0, /*End of Scope*/
/*41851*/         /*SwitchOpcode*/ 84, TARGET_VAL(ARMISD::VMULLu),// ->41938
/*41854*/           OPC_RecordChild0, // #1 = $Vn
/*41855*/           OPC_Scope, 26, /*->41883*/ // 3 children in Scope
/*41857*/             OPC_CheckChild0Type, MVT::v8i8,
/*41859*/             OPC_RecordChild1, // #2 = $Vm
/*41860*/             OPC_MoveParent,
/*41861*/             OPC_CheckType, MVT::v8i16,
/*41863*/             OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*41865*/             OPC_EmitInteger, MVT::i32, 14, 
/*41868*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*41871*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VMLSLuv8i16), 0,
                          1/*#VTs*/, MVT::v8i16, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                      // Src: (sub:v8i16 QPR:v8i16:$src1, (NEONvmullu:v8i16 DPR:v8i8:$Vn, DPR:v8i8:$Vm)) - Complexity = 6
                      // Dst: (VMLSLuv8i16:v8i16 QPR:v8i16:$src1, DPR:v8i8:$Vn, DPR:v8i8:$Vm)
/*41883*/           /*Scope*/ 26, /*->41910*/
/*41884*/             OPC_CheckChild0Type, MVT::v4i16,
/*41886*/             OPC_RecordChild1, // #2 = $Vm
/*41887*/             OPC_MoveParent,
/*41888*/             OPC_CheckType, MVT::v4i32,
/*41890*/             OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*41892*/             OPC_EmitInteger, MVT::i32, 14, 
/*41895*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*41898*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VMLSLuv4i32), 0,
                          1/*#VTs*/, MVT::v4i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                      // Src: (sub:v4i32 QPR:v4i32:$src1, (NEONvmullu:v4i32 DPR:v4i16:$Vn, DPR:v4i16:$Vm)) - Complexity = 6
                      // Dst: (VMLSLuv4i32:v4i32 QPR:v4i32:$src1, DPR:v4i16:$Vn, DPR:v4i16:$Vm)
/*41910*/           /*Scope*/ 26, /*->41937*/
/*41911*/             OPC_CheckChild0Type, MVT::v2i32,
/*41913*/             OPC_RecordChild1, // #2 = $Vm
/*41914*/             OPC_MoveParent,
/*41915*/             OPC_CheckType, MVT::v2i64,
/*41917*/             OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*41919*/             OPC_EmitInteger, MVT::i32, 14, 
/*41922*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*41925*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VMLSLuv2i64), 0,
                          1/*#VTs*/, MVT::v2i64, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                      // Src: (sub:v2i64 QPR:v2i64:$src1, (NEONvmullu:v2i64 DPR:v2i32:$Vn, DPR:v2i32:$Vm)) - Complexity = 6
                      // Dst: (VMLSLuv2i64:v2i64 QPR:v2i64:$src1, DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*41937*/           0, /*End of Scope*/
/*41938*/         /*SwitchOpcode*/ 78, TARGET_VAL(ISD::SIGN_EXTEND),// ->42019
/*41941*/           OPC_RecordChild0, // #1 = $Vm
/*41942*/           OPC_Scope, 24, /*->41968*/ // 3 children in Scope
/*41944*/             OPC_CheckChild0Type, MVT::v8i8,
/*41946*/             OPC_MoveParent,
/*41947*/             OPC_CheckType, MVT::v8i16,
/*41949*/             OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*41951*/             OPC_EmitInteger, MVT::i32, 14, 
/*41954*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*41957*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VSUBWsv8i16), 0,
                          1/*#VTs*/, MVT::v8i16, 4/*#Ops*/, 0, 1, 2, 3, 
                      // Src: (sub:v8i16 QPR:v8i16:$Vn, (sext:v8i16 DPR:v8i8:$Vm)) - Complexity = 6
                      // Dst: (VSUBWsv8i16:v8i16 QPR:v8i16:$Vn, DPR:v8i8:$Vm)
/*41968*/           /*Scope*/ 24, /*->41993*/
/*41969*/             OPC_CheckChild0Type, MVT::v4i16,
/*41971*/             OPC_MoveParent,
/*41972*/             OPC_CheckType, MVT::v4i32,
/*41974*/             OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*41976*/             OPC_EmitInteger, MVT::i32, 14, 
/*41979*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*41982*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VSUBWsv4i32), 0,
                          1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                      // Src: (sub:v4i32 QPR:v4i32:$Vn, (sext:v4i32 DPR:v4i16:$Vm)) - Complexity = 6
                      // Dst: (VSUBWsv4i32:v4i32 QPR:v4i32:$Vn, DPR:v4i16:$Vm)
/*41993*/           /*Scope*/ 24, /*->42018*/
/*41994*/             OPC_CheckChild0Type, MVT::v2i32,
/*41996*/             OPC_MoveParent,
/*41997*/             OPC_CheckType, MVT::v2i64,
/*41999*/             OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*42001*/             OPC_EmitInteger, MVT::i32, 14, 
/*42004*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*42007*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VSUBWsv2i64), 0,
                          1/*#VTs*/, MVT::v2i64, 4/*#Ops*/, 0, 1, 2, 3, 
                      // Src: (sub:v2i64 QPR:v2i64:$Vn, (sext:v2i64 DPR:v2i32:$Vm)) - Complexity = 6
                      // Dst: (VSUBWsv2i64:v2i64 QPR:v2i64:$Vn, DPR:v2i32:$Vm)
/*42018*/           0, /*End of Scope*/
/*42019*/         /*SwitchOpcode*/ 78, TARGET_VAL(ISD::ZERO_EXTEND),// ->42100
/*42022*/           OPC_RecordChild0, // #1 = $Vm
/*42023*/           OPC_Scope, 24, /*->42049*/ // 3 children in Scope
/*42025*/             OPC_CheckChild0Type, MVT::v8i8,
/*42027*/             OPC_MoveParent,
/*42028*/             OPC_CheckType, MVT::v8i16,
/*42030*/             OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*42032*/             OPC_EmitInteger, MVT::i32, 14, 
/*42035*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*42038*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VSUBWuv8i16), 0,
                          1/*#VTs*/, MVT::v8i16, 4/*#Ops*/, 0, 1, 2, 3, 
                      // Src: (sub:v8i16 QPR:v8i16:$Vn, (zext:v8i16 DPR:v8i8:$Vm)) - Complexity = 6
                      // Dst: (VSUBWuv8i16:v8i16 QPR:v8i16:$Vn, DPR:v8i8:$Vm)
/*42049*/           /*Scope*/ 24, /*->42074*/
/*42050*/             OPC_CheckChild0Type, MVT::v4i16,
/*42052*/             OPC_MoveParent,
/*42053*/             OPC_CheckType, MVT::v4i32,
/*42055*/             OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*42057*/             OPC_EmitInteger, MVT::i32, 14, 
/*42060*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*42063*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VSUBWuv4i32), 0,
                          1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                      // Src: (sub:v4i32 QPR:v4i32:$Vn, (zext:v4i32 DPR:v4i16:$Vm)) - Complexity = 6
                      // Dst: (VSUBWuv4i32:v4i32 QPR:v4i32:$Vn, DPR:v4i16:$Vm)
/*42074*/           /*Scope*/ 24, /*->42099*/
/*42075*/             OPC_CheckChild0Type, MVT::v2i32,
/*42077*/             OPC_MoveParent,
/*42078*/             OPC_CheckType, MVT::v2i64,
/*42080*/             OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*42082*/             OPC_EmitInteger, MVT::i32, 14, 
/*42085*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*42088*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VSUBWuv2i64), 0,
                          1/*#VTs*/, MVT::v2i64, 4/*#Ops*/, 0, 1, 2, 3, 
                      // Src: (sub:v2i64 QPR:v2i64:$Vn, (zext:v2i64 DPR:v2i32:$Vm)) - Complexity = 6
                      // Dst: (VSUBWuv2i64:v2i64 QPR:v2i64:$Vn, DPR:v2i32:$Vm)
/*42099*/           0, /*End of Scope*/
/*42100*/         0, // EndSwitchOpcode
/*42101*/       /*Scope*/ 43|128,1/*171*/, /*->42274*/
/*42103*/         OPC_RecordChild1, // #1 = $Vm
/*42104*/         OPC_SwitchType /*8 cases */, 19, MVT::v8i8,// ->42126
/*42107*/           OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*42109*/           OPC_EmitInteger, MVT::i32, 14, 
/*42112*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*42115*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VSUBv8i8), 0,
                        1/*#VTs*/, MVT::v8i8, 4/*#Ops*/, 0, 1, 2, 3, 
                    // Src: (sub:v8i8 DPR:v8i8:$Vn, DPR:v8i8:$Vm) - Complexity = 3
                    // Dst: (VSUBv8i8:v8i8 DPR:v8i8:$Vn, DPR:v8i8:$Vm)
/*42126*/         /*SwitchType*/ 19, MVT::v4i16,// ->42147
/*42128*/           OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*42130*/           OPC_EmitInteger, MVT::i32, 14, 
/*42133*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*42136*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VSUBv4i16), 0,
                        1/*#VTs*/, MVT::v4i16, 4/*#Ops*/, 0, 1, 2, 3, 
                    // Src: (sub:v4i16 DPR:v4i16:$Vn, DPR:v4i16:$Vm) - Complexity = 3
                    // Dst: (VSUBv4i16:v4i16 DPR:v4i16:$Vn, DPR:v4i16:$Vm)
/*42147*/         /*SwitchType*/ 19, MVT::v2i32,// ->42168
/*42149*/           OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*42151*/           OPC_EmitInteger, MVT::i32, 14, 
/*42154*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*42157*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VSUBv2i32), 0,
                        1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                    // Src: (sub:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm) - Complexity = 3
                    // Dst: (VSUBv2i32:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*42168*/         /*SwitchType*/ 19, MVT::v16i8,// ->42189
/*42170*/           OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*42172*/           OPC_EmitInteger, MVT::i32, 14, 
/*42175*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*42178*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VSUBv16i8), 0,
                        1/*#VTs*/, MVT::v16i8, 4/*#Ops*/, 0, 1, 2, 3, 
                    // Src: (sub:v16i8 QPR:v16i8:$Vn, QPR:v16i8:$Vm) - Complexity = 3
                    // Dst: (VSUBv16i8:v16i8 QPR:v16i8:$Vn, QPR:v16i8:$Vm)
/*42189*/         /*SwitchType*/ 19, MVT::v8i16,// ->42210
/*42191*/           OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*42193*/           OPC_EmitInteger, MVT::i32, 14, 
/*42196*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*42199*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VSUBv8i16), 0,
                        1/*#VTs*/, MVT::v8i16, 4/*#Ops*/, 0, 1, 2, 3, 
                    // Src: (sub:v8i16 QPR:v8i16:$Vn, QPR:v8i16:$Vm) - Complexity = 3
                    // Dst: (VSUBv8i16:v8i16 QPR:v8i16:$Vn, QPR:v8i16:$Vm)
/*42210*/         /*SwitchType*/ 19, MVT::v4i32,// ->42231
/*42212*/           OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*42214*/           OPC_EmitInteger, MVT::i32, 14, 
/*42217*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*42220*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VSUBv4i32), 0,
                        1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                    // Src: (sub:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm) - Complexity = 3
                    // Dst: (VSUBv4i32:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm)
/*42231*/         /*SwitchType*/ 19, MVT::v1i64,// ->42252
/*42233*/           OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*42235*/           OPC_EmitInteger, MVT::i32, 14, 
/*42238*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*42241*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VSUBv1i64), 0,
                        1/*#VTs*/, MVT::v1i64, 4/*#Ops*/, 0, 1, 2, 3, 
                    // Src: (sub:v1i64 DPR:v1i64:$Vn, DPR:v1i64:$Vm) - Complexity = 3
                    // Dst: (VSUBv1i64:v1i64 DPR:v1i64:$Vn, DPR:v1i64:$Vm)
/*42252*/         /*SwitchType*/ 19, MVT::v2i64,// ->42273
/*42254*/           OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*42256*/           OPC_EmitInteger, MVT::i32, 14, 
/*42259*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*42262*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VSUBv2i64), 0,
                        1/*#VTs*/, MVT::v2i64, 4/*#Ops*/, 0, 1, 2, 3, 
                    // Src: (sub:v2i64 QPR:v2i64:$Vn, QPR:v2i64:$Vm) - Complexity = 3
                    // Dst: (VSUBv2i64:v2i64 QPR:v2i64:$Vn, QPR:v2i64:$Vm)
/*42273*/         0, // EndSwitchType
/*42274*/       0, /*End of Scope*/
/*42275*/     0, /*End of Scope*/
/*42276*/   /*SwitchOpcode*/ 90|128,3/*474*/, TARGET_VAL(ARMISD::ADDC),// ->42754
/*42280*/     OPC_RecordChild0, // #0 = $Rn
/*42281*/     OPC_RecordChild1, // #1 = $shift
/*42282*/     OPC_Scope, 27|128,1/*155*/, /*->42440*/ // 3 children in Scope
/*42285*/       OPC_CheckType, MVT::i32,
/*42287*/       OPC_Scope, 75, /*->42364*/ // 4 children in Scope
/*42289*/         OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*42291*/         OPC_Scope, 23, /*->42316*/ // 3 children in Scope
/*42293*/           OPC_CheckComplexPat, /*CP*/0, /*#*/1, // SelectRegShifterOperand:$shift #2 #3 #4
/*42296*/           OPC_EmitInteger, MVT::i32, 14, 
/*42299*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*42302*/           OPC_MorphNodeTo, TARGET_VAL(ARM::ADDSrsr), 0,
                        2/*#VTs*/, MVT::i32, MVT::i32, 6/*#Ops*/, 0, 2, 3, 4, 5, 6, 
                    // Src: (ARMaddc:i32:i32 GPR:i32:$Rn, so_reg_reg:i32:$shift) - Complexity = 15
                    // Dst: (ADDSrsr:i32:i32 GPR:i32:$Rn, so_reg_reg:i32:$shift)
/*42316*/         /*Scope*/ 23, /*->42340*/
/*42317*/           OPC_CheckComplexPat, /*CP*/0, /*#*/0, // SelectRegShifterOperand:$shift #2 #3 #4
/*42320*/           OPC_EmitInteger, MVT::i32, 14, 
/*42323*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*42326*/           OPC_MorphNodeTo, TARGET_VAL(ARM::ADDSrsr), 0,
                        2/*#VTs*/, MVT::i32, MVT::i32, 6/*#Ops*/, 1, 2, 3, 4, 5, 6, 
                    // Src: (ARMaddc:i32:i32 so_reg_reg:i32:$shift, GPR:i32:$Rn) - Complexity = 15
                    // Dst: (ADDSrsr:i32:i32 GPR:i32:$Rn, so_reg_reg:i32:$shift)
/*42340*/         /*Scope*/ 22, /*->42363*/
/*42341*/           OPC_CheckComplexPat, /*CP*/1, /*#*/1, // SelectImmShifterOperand:$shift #2 #3
/*42344*/           OPC_EmitInteger, MVT::i32, 14, 
/*42347*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*42350*/           OPC_MorphNodeTo, TARGET_VAL(ARM::ADDSrsi), 0,
                        2/*#VTs*/, MVT::i32, MVT::i32, 5/*#Ops*/, 0, 2, 3, 4, 5, 
                    // Src: (ARMaddc:i32:i32 GPR:i32:$Rn, so_reg_imm:i32:$shift) - Complexity = 12
                    // Dst: (ADDSrsi:i32:i32 GPR:i32:$Rn, so_reg_imm:i32:$shift)
/*42363*/         0, /*End of Scope*/
/*42364*/       /*Scope*/ 24, /*->42389*/
/*42365*/         OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*42367*/         OPC_CheckComplexPat, /*CP*/2, /*#*/1, // SelectT2ShifterOperandReg:$ShiftedRm #2 #3
/*42370*/         OPC_EmitInteger, MVT::i32, 14, 
/*42373*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*42376*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2ADDSrs), 0,
                      2/*#VTs*/, MVT::i32, MVT::i32, 5/*#Ops*/, 0, 2, 3, 4, 5, 
                  // Src: (ARMaddc:i32:i32 GPRnopc:i32:$Rn, t2_so_reg:i32:$ShiftedRm) - Complexity = 12
                  // Dst: (t2ADDSrs:i32:i32 GPRnopc:i32:$Rn, t2_so_reg:i32:$ShiftedRm)
/*42389*/       /*Scope*/ 24, /*->42414*/
/*42390*/         OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*42392*/         OPC_CheckComplexPat, /*CP*/1, /*#*/0, // SelectImmShifterOperand:$shift #2 #3
/*42395*/         OPC_EmitInteger, MVT::i32, 14, 
/*42398*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*42401*/         OPC_MorphNodeTo, TARGET_VAL(ARM::ADDSrsi), 0,
                      2/*#VTs*/, MVT::i32, MVT::i32, 5/*#Ops*/, 1, 2, 3, 4, 5, 
                  // Src: (ARMaddc:i32:i32 so_reg_imm:i32:$shift, GPR:i32:$Rn) - Complexity = 12
                  // Dst: (ADDSrsi:i32:i32 GPR:i32:$Rn, so_reg_imm:i32:$shift)
/*42414*/       /*Scope*/ 24, /*->42439*/
/*42415*/         OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*42417*/         OPC_CheckComplexPat, /*CP*/2, /*#*/0, // SelectT2ShifterOperandReg:$ShiftedRm #2 #3
/*42420*/         OPC_EmitInteger, MVT::i32, 14, 
/*42423*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*42426*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2ADDSrs), 0,
                      2/*#VTs*/, MVT::i32, MVT::i32, 5/*#Ops*/, 1, 2, 3, 4, 5, 
                  // Src: (ARMaddc:i32:i32 t2_so_reg:i32:$ShiftedRm, GPRnopc:i32:$Rn) - Complexity = 12
                  // Dst: (t2ADDSrs:i32:i32 GPRnopc:i32:$Rn, t2_so_reg:i32:$ShiftedRm)
/*42439*/       0, /*End of Scope*/
/*42440*/     /*Scope*/ 120|128,1/*248*/, /*->42690*/
/*42442*/       OPC_MoveChild, 1,
/*42444*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*42447*/       OPC_Scope, 30, /*->42479*/ // 6 children in Scope
/*42449*/         OPC_CheckPredicate, 3, // Predicate_imm1_255_neg
/*42451*/         OPC_MoveParent,
/*42452*/         OPC_CheckType, MVT::i32,
/*42454*/         OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*42456*/         OPC_EmitConvertToTarget, 1,
/*42458*/         OPC_EmitNodeXForm, 1, 2, // imm_neg_XFORM
/*42461*/         OPC_EmitInteger, MVT::i32, 14, 
/*42464*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*42467*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2SUBSri), 0,
                      2/*#VTs*/, MVT::i32, MVT::i32, 4/*#Ops*/, 0, 3, 4, 5, 
                  // Src: (ARMaddc:i32:i32 rGPR:i32:$src, (imm:i32)<<P:Predicate_imm1_255_neg>><<X:imm_neg_XFORM>>:$imm) - Complexity = 8
                  // Dst: (t2SUBSri:i32:i32 rGPR:i32:$src, (imm_neg_XFORM:i32 (imm:i32)<<P:Predicate_imm1_255_neg>>:$imm))
/*42479*/       /*Scope*/ 27, /*->42507*/
/*42480*/         OPC_CheckPredicate, 4, // Predicate_so_imm
/*42482*/         OPC_MoveParent,
/*42483*/         OPC_CheckType, MVT::i32,
/*42485*/         OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*42487*/         OPC_EmitConvertToTarget, 1,
/*42489*/         OPC_EmitInteger, MVT::i32, 14, 
/*42492*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*42495*/         OPC_MorphNodeTo, TARGET_VAL(ARM::ADDSri), 0,
                      2/*#VTs*/, MVT::i32, MVT::i32, 4/*#Ops*/, 0, 2, 3, 4, 
                  // Src: (ARMaddc:i32:i32 GPR:i32:$Rn, (imm:i32)<<P:Predicate_so_imm>>:$imm) - Complexity = 7
                  // Dst: (ADDSri:i32:i32 GPR:i32:$Rn, (imm:i32):$imm)
/*42507*/       /*Scope*/ 30, /*->42538*/
/*42508*/         OPC_CheckPredicate, 5, // Predicate_so_imm_neg
/*42510*/         OPC_MoveParent,
/*42511*/         OPC_CheckType, MVT::i32,
/*42513*/         OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*42515*/         OPC_EmitConvertToTarget, 1,
/*42517*/         OPC_EmitNodeXForm, 1, 2, // imm_neg_XFORM
/*42520*/         OPC_EmitInteger, MVT::i32, 14, 
/*42523*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*42526*/         OPC_MorphNodeTo, TARGET_VAL(ARM::SUBSri), 0,
                      2/*#VTs*/, MVT::i32, MVT::i32, 4/*#Ops*/, 0, 3, 4, 5, 
                  // Src: (ARMaddc:i32:i32 GPR:i32:$src, (imm:i32)<<P:Predicate_so_imm_neg>><<X:imm_neg_XFORM>>:$imm) - Complexity = 7
                  // Dst: (SUBSri:i32:i32 GPR:i32:$src, (imm_neg_XFORM:i32 (imm:i32)<<P:Predicate_so_imm_neg>>:$imm))
/*42538*/       /*Scope*/ 27, /*->42566*/
/*42539*/         OPC_CheckPredicate, 10, // Predicate_t2_so_imm
/*42541*/         OPC_MoveParent,
/*42542*/         OPC_CheckType, MVT::i32,
/*42544*/         OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*42546*/         OPC_EmitConvertToTarget, 1,
/*42548*/         OPC_EmitInteger, MVT::i32, 14, 
/*42551*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*42554*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2ADDSri), 0,
                      2/*#VTs*/, MVT::i32, MVT::i32, 4/*#Ops*/, 0, 2, 3, 4, 
                  // Src: (ARMaddc:i32:i32 GPRnopc:i32:$Rn, (imm:i32)<<P:Predicate_t2_so_imm>>:$imm) - Complexity = 7
                  // Dst: (t2ADDSri:i32:i32 GPRnopc:i32:$Rn, (imm:i32):$imm)
/*42566*/       /*Scope*/ 30, /*->42597*/
/*42567*/         OPC_CheckPredicate, 12, // Predicate_t2_so_imm_neg
/*42569*/         OPC_MoveParent,
/*42570*/         OPC_CheckType, MVT::i32,
/*42572*/         OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*42574*/         OPC_EmitConvertToTarget, 1,
/*42576*/         OPC_EmitNodeXForm, 2, 2, // t2_so_imm_neg_XFORM
/*42579*/         OPC_EmitInteger, MVT::i32, 14, 
/*42582*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*42585*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2SUBSri), 0,
                      2/*#VTs*/, MVT::i32, MVT::i32, 4/*#Ops*/, 0, 3, 4, 5, 
                  // Src: (ARMaddc:i32:i32 rGPR:i32:$src, (imm:i32)<<P:Predicate_t2_so_imm_neg>><<X:t2_so_imm_neg_XFORM>>:$imm) - Complexity = 7
                  // Dst: (t2SUBSri:i32:i32 rGPR:i32:$src, (t2_so_imm_neg_XFORM:i32 (imm:i32)<<P:Predicate_t2_so_imm_neg>>:$imm))
/*42597*/       /*Scope*/ 91, /*->42689*/
/*42598*/         OPC_CheckPredicate, 14, // Predicate_imm0_65535_neg
/*42600*/         OPC_MoveParent,
/*42601*/         OPC_CheckType, MVT::i32,
/*42603*/         OPC_Scope, 41, /*->42646*/ // 2 children in Scope
/*42605*/           OPC_CheckPatternPredicate, 7, // (!Subtarget->isThumb()) && (Subtarget->hasV6T2Ops())
/*42607*/           OPC_EmitConvertToTarget, 1,
/*42609*/           OPC_EmitNodeXForm, 1, 2, // imm_neg_XFORM
/*42612*/           OPC_EmitInteger, MVT::i32, 14, 
/*42615*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*42618*/           OPC_EmitNode, TARGET_VAL(ARM::MOVi16), 0,
                        1/*#VTs*/, MVT::i32, 3/*#Ops*/, 3, 4, 5,  // Results = #6
/*42628*/           OPC_EmitInteger, MVT::i32, 14, 
/*42631*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*42634*/           OPC_MorphNodeTo, TARGET_VAL(ARM::SUBSrr), 0,
                        2/*#VTs*/, MVT::i32, MVT::i32, 4/*#Ops*/, 0, 6, 7, 8, 
                    // Src: (ARMaddc:i32:i32 GPR:i32:$src, (imm:i32)<<P:Predicate_imm0_65535_neg>>:$imm) - Complexity = 7
                    // Dst: (SUBSrr:i32:i32 GPR:i32:$src, (MOVi16:i32 (imm_neg_XFORM:i32 (imm:i32):$imm)))
/*42646*/         /*Scope*/ 41, /*->42688*/
/*42647*/           OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*42649*/           OPC_EmitConvertToTarget, 1,
/*42651*/           OPC_EmitNodeXForm, 1, 2, // imm_neg_XFORM
/*42654*/           OPC_EmitInteger, MVT::i32, 14, 
/*42657*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*42660*/           OPC_EmitNode, TARGET_VAL(ARM::t2MOVi16), 0,
                        1/*#VTs*/, MVT::i32, 3/*#Ops*/, 3, 4, 5,  // Results = #6
/*42670*/           OPC_EmitInteger, MVT::i32, 14, 
/*42673*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*42676*/           OPC_MorphNodeTo, TARGET_VAL(ARM::t2SUBSrr), 0,
                        2/*#VTs*/, MVT::i32, MVT::i32, 4/*#Ops*/, 0, 6, 7, 8, 
                    // Src: (ARMaddc:i32:i32 rGPR:i32:$src, (imm:i32)<<P:Predicate_imm0_65535_neg>>:$imm) - Complexity = 7
                    // Dst: (t2SUBSrr:i32:i32 rGPR:i32:$src, (t2MOVi16:i32 (imm_neg_XFORM:i32 (imm:i32):$imm)))
/*42688*/         0, /*End of Scope*/
/*42689*/       0, /*End of Scope*/
/*42690*/     /*Scope*/ 62, /*->42753*/
/*42691*/       OPC_CheckType, MVT::i32,
/*42693*/       OPC_Scope, 20, /*->42715*/ // 2 children in Scope
/*42695*/         OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*42697*/         OPC_EmitInteger, MVT::i32, 14, 
/*42700*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*42703*/         OPC_MorphNodeTo, TARGET_VAL(ARM::ADDSrr), 0,
                      2/*#VTs*/, MVT::i32, MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (ARMaddc:i32:i32 GPR:i32:$Rn, GPR:i32:$Rm) - Complexity = 3
                  // Dst: (ADDSrr:i32:i32 GPR:i32:$Rn, GPR:i32:$Rm)
/*42715*/       /*Scope*/ 36, /*->42752*/
/*42716*/         OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*42718*/         OPC_EmitInteger, MVT::i32, 14, 
/*42721*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*42724*/         OPC_Scope, 12, /*->42738*/ // 2 children in Scope
/*42726*/           OPC_MorphNodeTo, TARGET_VAL(ARM::t2ADDSrr), 0,
                        2/*#VTs*/, MVT::i32, MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                    // Src: (ARMaddc:i32:i32 GPRnopc:i32:$Rn, rGPR:i32:$Rm) - Complexity = 3
                    // Dst: (t2ADDSrr:i32:i32 GPRnopc:i32:$Rn, rGPR:i32:$Rm)
/*42738*/         /*Scope*/ 12, /*->42751*/
/*42739*/           OPC_MorphNodeTo, TARGET_VAL(ARM::t2ADDSrr), 0,
                        2/*#VTs*/, MVT::i32, MVT::i32, 4/*#Ops*/, 1, 0, 2, 3, 
                    // Src: (ARMaddc:i32:i32 rGPR:i32:$Rm, GPRnopc:i32:$Rn) - Complexity = 3
                    // Dst: (t2ADDSrr:i32:i32 GPRnopc:i32:$Rn, rGPR:i32:$Rm)
/*42751*/         0, /*End of Scope*/
/*42752*/       0, /*End of Scope*/
/*42753*/     0, /*End of Scope*/
/*42754*/   /*SwitchOpcode*/ 91|128,2/*347*/, TARGET_VAL(ARMISD::SUBC),// ->43105
/*42758*/     OPC_RecordChild0, // #0 = $Rn
/*42759*/     OPC_Scope, 64|128,1/*192*/, /*->42954*/ // 5 children in Scope
/*42762*/       OPC_RecordChild1, // #1 = $shift
/*42763*/       OPC_Scope, 26|128,1/*154*/, /*->42920*/ // 2 children in Scope
/*42766*/         OPC_CheckType, MVT::i32,
/*42768*/         OPC_Scope, 98, /*->42868*/ // 2 children in Scope
/*42770*/           OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*42772*/           OPC_Scope, 23, /*->42797*/ // 4 children in Scope
/*42774*/             OPC_CheckComplexPat, /*CP*/0, /*#*/1, // SelectRegShifterOperand:$shift #2 #3 #4
/*42777*/             OPC_EmitInteger, MVT::i32, 14, 
/*42780*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*42783*/             OPC_MorphNodeTo, TARGET_VAL(ARM::SUBSrsr), 0,
                          2/*#VTs*/, MVT::i32, MVT::i32, 6/*#Ops*/, 0, 2, 3, 4, 5, 6, 
                      // Src: (ARMsubc:i32:i32 GPR:i32:$Rn, so_reg_reg:i32:$shift) - Complexity = 15
                      // Dst: (SUBSrsr:i32:i32 GPR:i32:$Rn, so_reg_reg:i32:$shift)
/*42797*/           /*Scope*/ 23, /*->42821*/
/*42798*/             OPC_CheckComplexPat, /*CP*/0, /*#*/0, // SelectRegShifterOperand:$shift #2 #3 #4
/*42801*/             OPC_EmitInteger, MVT::i32, 14, 
/*42804*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*42807*/             OPC_MorphNodeTo, TARGET_VAL(ARM::RSBSrsr), 0,
                          2/*#VTs*/, MVT::i32, MVT::i32, 6/*#Ops*/, 1, 2, 3, 4, 5, 6, 
                      // Src: (ARMsubc:i32:i32 so_reg_reg:i32:$shift, GPR:i32:$Rn) - Complexity = 15
                      // Dst: (RSBSrsr:i32:i32 GPR:i32:$Rn, so_reg_reg:i32:$shift)
/*42821*/           /*Scope*/ 22, /*->42844*/
/*42822*/             OPC_CheckComplexPat, /*CP*/1, /*#*/1, // SelectImmShifterOperand:$shift #2 #3
/*42825*/             OPC_EmitInteger, MVT::i32, 14, 
/*42828*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*42831*/             OPC_MorphNodeTo, TARGET_VAL(ARM::SUBSrsi), 0,
                          2/*#VTs*/, MVT::i32, MVT::i32, 5/*#Ops*/, 0, 2, 3, 4, 5, 
                      // Src: (ARMsubc:i32:i32 GPR:i32:$Rn, so_reg_imm:i32:$shift) - Complexity = 12
                      // Dst: (SUBSrsi:i32:i32 GPR:i32:$Rn, so_reg_imm:i32:$shift)
/*42844*/           /*Scope*/ 22, /*->42867*/
/*42845*/             OPC_CheckComplexPat, /*CP*/1, /*#*/0, // SelectImmShifterOperand:$shift #2 #3
/*42848*/             OPC_EmitInteger, MVT::i32, 14, 
/*42851*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*42854*/             OPC_MorphNodeTo, TARGET_VAL(ARM::RSBSrsi), 0,
                          2/*#VTs*/, MVT::i32, MVT::i32, 5/*#Ops*/, 1, 2, 3, 4, 5, 
                      // Src: (ARMsubc:i32:i32 so_reg_imm:i32:$shift, GPR:i32:$Rn) - Complexity = 12
                      // Dst: (RSBSrsi:i32:i32 GPR:i32:$Rn, so_reg_imm:i32:$shift)
/*42867*/           0, /*End of Scope*/
/*42868*/         /*Scope*/ 50, /*->42919*/
/*42869*/           OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*42871*/           OPC_Scope, 22, /*->42895*/ // 2 children in Scope
/*42873*/             OPC_CheckComplexPat, /*CP*/2, /*#*/1, // SelectT2ShifterOperandReg:$ShiftedRm #2 #3
/*42876*/             OPC_EmitInteger, MVT::i32, 14, 
/*42879*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*42882*/             OPC_MorphNodeTo, TARGET_VAL(ARM::t2SUBSrs), 0,
                          2/*#VTs*/, MVT::i32, MVT::i32, 5/*#Ops*/, 0, 2, 3, 4, 5, 
                      // Src: (ARMsubc:i32:i32 GPRnopc:i32:$Rn, t2_so_reg:i32:$ShiftedRm) - Complexity = 12
                      // Dst: (t2SUBSrs:i32:i32 GPRnopc:i32:$Rn, t2_so_reg:i32:$ShiftedRm)
/*42895*/           /*Scope*/ 22, /*->42918*/
/*42896*/             OPC_CheckComplexPat, /*CP*/2, /*#*/0, // SelectT2ShifterOperandReg:$ShiftedRm #2 #3
/*42899*/             OPC_EmitInteger, MVT::i32, 14, 
/*42902*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*42905*/             OPC_MorphNodeTo, TARGET_VAL(ARM::t2RSBSrs), 0,
                          2/*#VTs*/, MVT::i32, MVT::i32, 5/*#Ops*/, 1, 2, 3, 4, 5, 
                      // Src: (ARMsubc:i32:i32 t2_so_reg:i32:$ShiftedRm, rGPR:i32:$Rn) - Complexity = 12
                      // Dst: (t2RSBSrs:i32:i32 rGPR:i32:$Rn, t2_so_reg:i32:$ShiftedRm)
/*42918*/           0, /*End of Scope*/
/*42919*/         0, /*End of Scope*/
/*42920*/       /*Scope*/ 32, /*->42953*/
/*42921*/         OPC_MoveChild, 1,
/*42923*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*42926*/         OPC_CheckPredicate, 4, // Predicate_so_imm
/*42928*/         OPC_MoveParent,
/*42929*/         OPC_CheckType, MVT::i32,
/*42931*/         OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*42933*/         OPC_EmitConvertToTarget, 1,
/*42935*/         OPC_EmitInteger, MVT::i32, 14, 
/*42938*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*42941*/         OPC_MorphNodeTo, TARGET_VAL(ARM::SUBSri), 0,
                      2/*#VTs*/, MVT::i32, MVT::i32, 4/*#Ops*/, 0, 2, 3, 4, 
                  // Src: (ARMsubc:i32:i32 GPR:i32:$Rn, (imm:i32)<<P:Predicate_so_imm>>:$imm) - Complexity = 7
                  // Dst: (SUBSri:i32:i32 GPR:i32:$Rn, (imm:i32):$imm)
/*42953*/       0, /*End of Scope*/
/*42954*/     /*Scope*/ 33, /*->42988*/
/*42955*/       OPC_MoveChild, 0,
/*42957*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*42960*/       OPC_CheckPredicate, 4, // Predicate_so_imm
/*42962*/       OPC_MoveParent,
/*42963*/       OPC_RecordChild1, // #1 = $Rn
/*42964*/       OPC_CheckType, MVT::i32,
/*42966*/       OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*42968*/       OPC_EmitConvertToTarget, 0,
/*42970*/       OPC_EmitInteger, MVT::i32, 14, 
/*42973*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*42976*/       OPC_MorphNodeTo, TARGET_VAL(ARM::RSBSri), 0,
                    2/*#VTs*/, MVT::i32, MVT::i32, 4/*#Ops*/, 1, 2, 3, 4, 
                // Src: (ARMsubc:i32:i32 (imm:i32)<<P:Predicate_so_imm>>:$imm, GPR:i32:$Rn) - Complexity = 7
                // Dst: (RSBSri:i32:i32 GPR:i32:$Rn, (imm:i32):$imm)
/*42988*/     /*Scope*/ 33, /*->43022*/
/*42989*/       OPC_RecordChild1, // #1 = $imm
/*42990*/       OPC_MoveChild, 1,
/*42992*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*42995*/       OPC_CheckPredicate, 10, // Predicate_t2_so_imm
/*42997*/       OPC_MoveParent,
/*42998*/       OPC_CheckType, MVT::i32,
/*43000*/       OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*43002*/       OPC_EmitConvertToTarget, 1,
/*43004*/       OPC_EmitInteger, MVT::i32, 14, 
/*43007*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*43010*/       OPC_MorphNodeTo, TARGET_VAL(ARM::t2SUBSri), 0,
                    2/*#VTs*/, MVT::i32, MVT::i32, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (ARMsubc:i32:i32 GPRnopc:i32:$Rn, (imm:i32)<<P:Predicate_t2_so_imm>>:$imm) - Complexity = 7
                // Dst: (t2SUBSri:i32:i32 GPRnopc:i32:$Rn, (imm:i32):$imm)
/*43022*/     /*Scope*/ 33, /*->43056*/
/*43023*/       OPC_MoveChild, 0,
/*43025*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*43028*/       OPC_CheckPredicate, 10, // Predicate_t2_so_imm
/*43030*/       OPC_MoveParent,
/*43031*/       OPC_RecordChild1, // #1 = $Rn
/*43032*/       OPC_CheckType, MVT::i32,
/*43034*/       OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*43036*/       OPC_EmitConvertToTarget, 0,
/*43038*/       OPC_EmitInteger, MVT::i32, 14, 
/*43041*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*43044*/       OPC_MorphNodeTo, TARGET_VAL(ARM::t2RSBSri), 0,
                    2/*#VTs*/, MVT::i32, MVT::i32, 4/*#Ops*/, 1, 2, 3, 4, 
                // Src: (ARMsubc:i32:i32 (imm:i32)<<P:Predicate_t2_so_imm>>:$imm, rGPR:i32:$Rn) - Complexity = 7
                // Dst: (t2RSBSri:i32:i32 rGPR:i32:$Rn, (imm:i32):$imm)
/*43056*/     /*Scope*/ 47, /*->43104*/
/*43057*/       OPC_RecordChild1, // #1 = $Rm
/*43058*/       OPC_CheckType, MVT::i32,
/*43060*/       OPC_Scope, 20, /*->43082*/ // 2 children in Scope
/*43062*/         OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*43064*/         OPC_EmitInteger, MVT::i32, 14, 
/*43067*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*43070*/         OPC_MorphNodeTo, TARGET_VAL(ARM::SUBSrr), 0,
                      2/*#VTs*/, MVT::i32, MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (ARMsubc:i32:i32 GPR:i32:$Rn, GPR:i32:$Rm) - Complexity = 3
                  // Dst: (SUBSrr:i32:i32 GPR:i32:$Rn, GPR:i32:$Rm)
/*43082*/       /*Scope*/ 20, /*->43103*/
/*43083*/         OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*43085*/         OPC_EmitInteger, MVT::i32, 14, 
/*43088*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*43091*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2SUBSrr), 0,
                      2/*#VTs*/, MVT::i32, MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (ARMsubc:i32:i32 GPRnopc:i32:$Rn, rGPR:i32:$Rm) - Complexity = 3
                  // Dst: (t2SUBSrr:i32:i32 GPRnopc:i32:$Rn, rGPR:i32:$Rm)
/*43103*/       0, /*End of Scope*/
/*43104*/     0, /*End of Scope*/
/*43105*/   /*SwitchOpcode*/ 91|128,3/*475*/, TARGET_VAL(ARMISD::ADDE),// ->43584
/*43109*/     OPC_RecordChild0, // #0 = $Rn
/*43110*/     OPC_RecordChild1, // #1 = $shift
/*43111*/     OPC_Scope, 103, /*->43216*/ // 3 children in Scope
/*43113*/       OPC_RecordChild2, // #2 = physreg input CPSR
/*43114*/       OPC_CheckType, MVT::i32,
/*43116*/       OPC_Scope, 65, /*->43183*/ // 2 children in Scope
/*43118*/         OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*43120*/         OPC_Scope, 30, /*->43152*/ // 2 children in Scope
/*43122*/           OPC_CheckComplexPat, /*CP*/0, /*#*/1, // SelectRegShifterOperand:$shift #3 #4 #5
/*43125*/           OPC_EmitInteger, MVT::i32, 14, 
/*43128*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*43131*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*43134*/           OPC_EmitCopyToReg, 2, ARM::CPSR,
/*43137*/           OPC_MorphNodeTo, TARGET_VAL(ARM::ADCrsr), 0|OPFL_GlueInput,
                        2/*#VTs*/, MVT::i32, MVT::i32, 7/*#Ops*/, 0, 3, 4, 5, 6, 7, 8, 
                    // Src: (ARMadde:i32:i32 GPRnopc:i32:$Rn, so_reg_reg:i32:$shift, CPSR:i32) - Complexity = 15
                    // Dst: (ADCrsr:i32:i32 GPRnopc:i32:$Rn, so_reg_reg:i32:$shift)
/*43152*/         /*Scope*/ 29, /*->43182*/
/*43153*/           OPC_CheckComplexPat, /*CP*/1, /*#*/1, // SelectImmShifterOperand:$shift #3 #4
/*43156*/           OPC_EmitInteger, MVT::i32, 14, 
/*43159*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*43162*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*43165*/           OPC_EmitCopyToReg, 2, ARM::CPSR,
/*43168*/           OPC_MorphNodeTo, TARGET_VAL(ARM::ADCrsi), 0|OPFL_GlueInput,
                        2/*#VTs*/, MVT::i32, MVT::i32, 6/*#Ops*/, 0, 3, 4, 5, 6, 7, 
                    // Src: (ARMadde:i32:i32 GPR:i32:$Rn, so_reg_imm:i32:$shift, CPSR:i32) - Complexity = 12
                    // Dst: (ADCrsi:i32:i32 GPR:i32:$Rn, so_reg_imm:i32:$shift)
/*43182*/         0, /*End of Scope*/
/*43183*/       /*Scope*/ 31, /*->43215*/
/*43184*/         OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*43186*/         OPC_CheckComplexPat, /*CP*/2, /*#*/1, // SelectT2ShifterOperandReg:$ShiftedRm #3 #4
/*43189*/         OPC_EmitInteger, MVT::i32, 14, 
/*43192*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*43195*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*43198*/         OPC_EmitCopyToReg, 2, ARM::CPSR,
/*43201*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2ADCrs), 0|OPFL_GlueInput,
                      2/*#VTs*/, MVT::i32, MVT::i32, 6/*#Ops*/, 0, 3, 4, 5, 6, 7, 
                  // Src: (ARMadde:i32:i32 rGPR:i32:$Rn, t2_so_reg:i32:$ShiftedRm, CPSR:i32) - Complexity = 12
                  // Dst: (t2ADCrs:i32:i32 rGPR:i32:$Rn, t2_so_reg:i32:$ShiftedRm)
/*43215*/       0, /*End of Scope*/
/*43216*/     /*Scope*/ 47|128,2/*303*/, /*->43521*/
/*43218*/       OPC_MoveChild, 1,
/*43220*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*43223*/       OPC_Scope, 38, /*->43263*/ // 6 children in Scope
/*43225*/         OPC_CheckPredicate, 110, // Predicate_imm0_255_not
/*43227*/         OPC_MoveParent,
/*43228*/         OPC_RecordChild2, // #2 = physreg input CPSR
/*43229*/         OPC_CheckType, MVT::i32,
/*43231*/         OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*43233*/         OPC_EmitConvertToTarget, 1,
/*43235*/         OPC_EmitNodeXForm, 12, 3, // imm_comp_XFORM
/*43238*/         OPC_EmitInteger, MVT::i32, 14, 
/*43241*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*43244*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*43247*/         OPC_EmitCopyToReg, 2, ARM::CPSR,
/*43250*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2SBCri), 0|OPFL_GlueInput,
                      2/*#VTs*/, MVT::i32, MVT::i32, 5/*#Ops*/, 0, 4, 5, 6, 7, 
                  // Src: (ARMadde:i32:i32 rGPR:i32:$src, (imm:i32)<<P:Predicate_imm0_255_not>><<X:imm_comp_XFORM>>:$imm, CPSR:i32) - Complexity = 8
                  // Dst: (t2SBCri:i32:i32 rGPR:i32:$src, (imm_comp_XFORM:i32 (imm:i32)<<P:Predicate_imm0_255_not>>:$imm))
/*43263*/       /*Scope*/ 35, /*->43299*/
/*43264*/         OPC_CheckPredicate, 4, // Predicate_so_imm
/*43266*/         OPC_MoveParent,
/*43267*/         OPC_RecordChild2, // #2 = physreg input CPSR
/*43268*/         OPC_CheckType, MVT::i32,
/*43270*/         OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*43272*/         OPC_EmitConvertToTarget, 1,
/*43274*/         OPC_EmitInteger, MVT::i32, 14, 
/*43277*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*43280*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*43283*/         OPC_EmitCopyToReg, 2, ARM::CPSR,
/*43286*/         OPC_MorphNodeTo, TARGET_VAL(ARM::ADCri), 0|OPFL_GlueInput,
                      2/*#VTs*/, MVT::i32, MVT::i32, 5/*#Ops*/, 0, 3, 4, 5, 6, 
                  // Src: (ARMadde:i32:i32 GPR:i32:$Rn, (imm:i32)<<P:Predicate_so_imm>>:$imm, CPSR:i32) - Complexity = 7
                  // Dst: (ADCri:i32:i32 GPR:i32:$Rn, (imm:i32):$imm)
/*43299*/       /*Scope*/ 38, /*->43338*/
/*43300*/         OPC_CheckPredicate, 30, // Predicate_so_imm_not
/*43302*/         OPC_MoveParent,
/*43303*/         OPC_RecordChild2, // #2 = physreg input CPSR
/*43304*/         OPC_CheckType, MVT::i32,
/*43306*/         OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*43308*/         OPC_EmitConvertToTarget, 1,
/*43310*/         OPC_EmitNodeXForm, 10, 3, // imm_not_XFORM
/*43313*/         OPC_EmitInteger, MVT::i32, 14, 
/*43316*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*43319*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*43322*/         OPC_EmitCopyToReg, 2, ARM::CPSR,
/*43325*/         OPC_MorphNodeTo, TARGET_VAL(ARM::SBCri), 0|OPFL_GlueInput,
                      2/*#VTs*/, MVT::i32, MVT::i32, 5/*#Ops*/, 0, 4, 5, 6, 7, 
                  // Src: (ARMadde:i32:i32 GPR:i32:$src, (imm:i32)<<P:Predicate_so_imm_not>><<X:imm_not_XFORM>>:$imm, CPSR:i32) - Complexity = 7
                  // Dst: (SBCri:i32:i32 GPR:i32:$src, (imm_not_XFORM:i32 (imm:i32)<<P:Predicate_so_imm_not>>:$imm))
/*43338*/       /*Scope*/ 35, /*->43374*/
/*43339*/         OPC_CheckPredicate, 10, // Predicate_t2_so_imm
/*43341*/         OPC_MoveParent,
/*43342*/         OPC_RecordChild2, // #2 = physreg input CPSR
/*43343*/         OPC_CheckType, MVT::i32,
/*43345*/         OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*43347*/         OPC_EmitConvertToTarget, 1,
/*43349*/         OPC_EmitInteger, MVT::i32, 14, 
/*43352*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*43355*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*43358*/         OPC_EmitCopyToReg, 2, ARM::CPSR,
/*43361*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2ADCri), 0|OPFL_GlueInput,
                      2/*#VTs*/, MVT::i32, MVT::i32, 5/*#Ops*/, 0, 3, 4, 5, 6, 
                  // Src: (ARMadde:i32:i32 rGPR:i32:$Rn, (imm:i32)<<P:Predicate_t2_so_imm>>:$imm, CPSR:i32) - Complexity = 7
                  // Dst: (t2ADCri:i32:i32 rGPR:i32:$Rn, (imm:i32):$imm)
/*43374*/       /*Scope*/ 38, /*->43413*/
/*43375*/         OPC_CheckPredicate, 21, // Predicate_t2_so_imm_not
/*43377*/         OPC_MoveParent,
/*43378*/         OPC_RecordChild2, // #2 = physreg input CPSR
/*43379*/         OPC_CheckType, MVT::i32,
/*43381*/         OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*43383*/         OPC_EmitConvertToTarget, 1,
/*43385*/         OPC_EmitNodeXForm, 8, 3, // t2_so_imm_not_XFORM
/*43388*/         OPC_EmitInteger, MVT::i32, 14, 
/*43391*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*43394*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*43397*/         OPC_EmitCopyToReg, 2, ARM::CPSR,
/*43400*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2SBCri), 0|OPFL_GlueInput,
                      2/*#VTs*/, MVT::i32, MVT::i32, 5/*#Ops*/, 0, 4, 5, 6, 7, 
                  // Src: (ARMadde:i32:i32 rGPR:i32:$src, (imm:i32)<<P:Predicate_t2_so_imm_not>><<X:t2_so_imm_not_XFORM>>:$imm, CPSR:i32) - Complexity = 7
                  // Dst: (t2SBCri:i32:i32 rGPR:i32:$src, (t2_so_imm_not_XFORM:i32 (imm:i32)<<P:Predicate_t2_so_imm_not>>:$imm))
/*43413*/       /*Scope*/ 106, /*->43520*/
/*43414*/         OPC_CheckPredicate, 14, // Predicate_imm0_65535_neg
/*43416*/         OPC_MoveParent,
/*43417*/         OPC_RecordChild2, // #2 = physreg input CPSR
/*43418*/         OPC_CheckType, MVT::i32,
/*43420*/         OPC_Scope, 48, /*->43470*/ // 2 children in Scope
/*43422*/           OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*43424*/           OPC_EmitConvertToTarget, 1,
/*43426*/           OPC_EmitNodeXForm, 10, 3, // imm_not_XFORM
/*43429*/           OPC_EmitInteger, MVT::i32, 14, 
/*43432*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*43435*/           OPC_EmitNode, TARGET_VAL(ARM::MOVi16), 0,
                        1/*#VTs*/, MVT::i32, 3/*#Ops*/, 4, 5, 6,  // Results = #7
/*43445*/           OPC_EmitInteger, MVT::i32, 14, 
/*43448*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*43451*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*43454*/           OPC_EmitCopyToReg, 2, ARM::CPSR,
/*43457*/           OPC_MorphNodeTo, TARGET_VAL(ARM::SBCrr), 0|OPFL_GlueInput,
                        2/*#VTs*/, MVT::i32, MVT::i32, 5/*#Ops*/, 0, 7, 8, 9, 10, 
                    // Src: (ARMadde:i32:i32 GPR:i32:$src, (imm:i32)<<P:Predicate_imm0_65535_neg>>:$imm, CPSR:i32) - Complexity = 7
                    // Dst: (SBCrr:i32:i32 GPR:i32:$src, (MOVi16:i32 (imm_not_XFORM:i32 (imm:i32):$imm)))
/*43470*/         /*Scope*/ 48, /*->43519*/
/*43471*/           OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*43473*/           OPC_EmitConvertToTarget, 1,
/*43475*/           OPC_EmitNodeXForm, 10, 3, // imm_not_XFORM
/*43478*/           OPC_EmitInteger, MVT::i32, 14, 
/*43481*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*43484*/           OPC_EmitNode, TARGET_VAL(ARM::t2MOVi16), 0,
                        1/*#VTs*/, MVT::i32, 3/*#Ops*/, 4, 5, 6,  // Results = #7
/*43494*/           OPC_EmitInteger, MVT::i32, 14, 
/*43497*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*43500*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*43503*/           OPC_EmitCopyToReg, 2, ARM::CPSR,
/*43506*/           OPC_MorphNodeTo, TARGET_VAL(ARM::t2SBCrr), 0|OPFL_GlueInput,
                        2/*#VTs*/, MVT::i32, MVT::i32, 5/*#Ops*/, 0, 7, 8, 9, 10, 
                    // Src: (ARMadde:i32:i32 rGPR:i32:$src, (imm:i32)<<P:Predicate_imm0_65535_neg>>:$imm, CPSR:i32) - Complexity = 7
                    // Dst: (t2SBCrr:i32:i32 rGPR:i32:$src, (t2MOVi16:i32 (imm_not_XFORM:i32 (imm:i32):$imm)))
/*43519*/         0, /*End of Scope*/
/*43520*/       0, /*End of Scope*/
/*43521*/     /*Scope*/ 61, /*->43583*/
/*43522*/       OPC_RecordChild2, // #2 = physreg input CPSR
/*43523*/       OPC_CheckType, MVT::i32,
/*43525*/       OPC_Scope, 27, /*->43554*/ // 2 children in Scope
/*43527*/         OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*43529*/         OPC_EmitInteger, MVT::i32, 14, 
/*43532*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*43535*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*43538*/         OPC_EmitCopyToReg, 2, ARM::CPSR,
/*43541*/         OPC_MorphNodeTo, TARGET_VAL(ARM::ADCrr), 0|OPFL_GlueInput,
                      2/*#VTs*/, MVT::i32, MVT::i32, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                  // Src: (ARMadde:i32:i32 GPR:i32:$Rn, GPR:i32:$Rm, CPSR:i32) - Complexity = 3
                  // Dst: (ADCrr:i32:i32 GPR:i32:$Rn, GPR:i32:$Rm)
/*43554*/       /*Scope*/ 27, /*->43582*/
/*43555*/         OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*43557*/         OPC_EmitInteger, MVT::i32, 14, 
/*43560*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*43563*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*43566*/         OPC_EmitCopyToReg, 2, ARM::CPSR,
/*43569*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2ADCrr), 0|OPFL_GlueInput,
                      2/*#VTs*/, MVT::i32, MVT::i32, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                  // Src: (ARMadde:i32:i32 rGPR:i32:$Rn, rGPR:i32:$Rm, CPSR:i32) - Complexity = 3
                  // Dst: (t2ADCrr:i32:i32 rGPR:i32:$Rn, rGPR:i32:$Rm)
/*43582*/       0, /*End of Scope*/
/*43583*/     0, /*End of Scope*/
/*43584*/   /*SwitchOpcode*/ 108|128,2/*364*/, TARGET_VAL(ARMISD::SUBE),// ->43952
/*43588*/     OPC_RecordChild0, // #0 = $Rn
/*43589*/     OPC_Scope, 82|128,1/*210*/, /*->43802*/ // 3 children in Scope
/*43592*/       OPC_RecordChild1, // #1 = $shift
/*43593*/       OPC_Scope, 36|128,1/*164*/, /*->43760*/ // 2 children in Scope
/*43596*/         OPC_RecordChild2, // #2 = physreg input CPSR
/*43597*/         OPC_CheckType, MVT::i32,
/*43599*/         OPC_Scope, 126, /*->43727*/ // 2 children in Scope
/*43601*/           OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*43603*/           OPC_Scope, 30, /*->43635*/ // 4 children in Scope
/*43605*/             OPC_CheckComplexPat, /*CP*/0, /*#*/1, // SelectRegShifterOperand:$shift #3 #4 #5
/*43608*/             OPC_EmitInteger, MVT::i32, 14, 
/*43611*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*43614*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*43617*/             OPC_EmitCopyToReg, 2, ARM::CPSR,
/*43620*/             OPC_MorphNodeTo, TARGET_VAL(ARM::SBCrsr), 0|OPFL_GlueInput,
                          2/*#VTs*/, MVT::i32, MVT::i32, 7/*#Ops*/, 0, 3, 4, 5, 6, 7, 8, 
                      // Src: (ARMsube:i32:i32 GPRnopc:i32:$Rn, so_reg_reg:i32:$shift, CPSR:i32) - Complexity = 15
                      // Dst: (SBCrsr:i32:i32 GPRnopc:i32:$Rn, so_reg_reg:i32:$shift)
/*43635*/           /*Scope*/ 30, /*->43666*/
/*43636*/             OPC_CheckComplexPat, /*CP*/0, /*#*/0, // SelectRegShifterOperand:$shift #3 #4 #5
/*43639*/             OPC_EmitInteger, MVT::i32, 14, 
/*43642*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*43645*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*43648*/             OPC_EmitCopyToReg, 2, ARM::CPSR,
/*43651*/             OPC_MorphNodeTo, TARGET_VAL(ARM::RSCrsr), 0|OPFL_GlueInput,
                          2/*#VTs*/, MVT::i32, MVT::i32, 7/*#Ops*/, 1, 3, 4, 5, 6, 7, 8, 
                      // Src: (ARMsube:i32:i32 so_reg_reg:i32:$shift, GPR:i32:$Rn, CPSR:i32) - Complexity = 15
                      // Dst: (RSCrsr:i32:i32 GPR:i32:$Rn, so_reg_reg:i32:$shift)
/*43666*/           /*Scope*/ 29, /*->43696*/
/*43667*/             OPC_CheckComplexPat, /*CP*/1, /*#*/1, // SelectImmShifterOperand:$shift #3 #4
/*43670*/             OPC_EmitInteger, MVT::i32, 14, 
/*43673*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*43676*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*43679*/             OPC_EmitCopyToReg, 2, ARM::CPSR,
/*43682*/             OPC_MorphNodeTo, TARGET_VAL(ARM::SBCrsi), 0|OPFL_GlueInput,
                          2/*#VTs*/, MVT::i32, MVT::i32, 6/*#Ops*/, 0, 3, 4, 5, 6, 7, 
                      // Src: (ARMsube:i32:i32 GPR:i32:$Rn, so_reg_imm:i32:$shift, CPSR:i32) - Complexity = 12
                      // Dst: (SBCrsi:i32:i32 GPR:i32:$Rn, so_reg_imm:i32:$shift)
/*43696*/           /*Scope*/ 29, /*->43726*/
/*43697*/             OPC_CheckComplexPat, /*CP*/1, /*#*/0, // SelectImmShifterOperand:$shift #3 #4
/*43700*/             OPC_EmitInteger, MVT::i32, 14, 
/*43703*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*43706*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*43709*/             OPC_EmitCopyToReg, 2, ARM::CPSR,
/*43712*/             OPC_MorphNodeTo, TARGET_VAL(ARM::RSCrsi), 0|OPFL_GlueInput,
                          2/*#VTs*/, MVT::i32, MVT::i32, 6/*#Ops*/, 1, 3, 4, 5, 6, 7, 
                      // Src: (ARMsube:i32:i32 so_reg_imm:i32:$shift, GPR:i32:$Rn, CPSR:i32) - Complexity = 12
                      // Dst: (RSCrsi:i32:i32 GPR:i32:$Rn, so_reg_imm:i32:$shift)
/*43726*/           0, /*End of Scope*/
/*43727*/         /*Scope*/ 31, /*->43759*/
/*43728*/           OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*43730*/           OPC_CheckComplexPat, /*CP*/2, /*#*/1, // SelectT2ShifterOperandReg:$ShiftedRm #3 #4
/*43733*/           OPC_EmitInteger, MVT::i32, 14, 
/*43736*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*43739*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*43742*/           OPC_EmitCopyToReg, 2, ARM::CPSR,
/*43745*/           OPC_MorphNodeTo, TARGET_VAL(ARM::t2SBCrs), 0|OPFL_GlueInput,
                        2/*#VTs*/, MVT::i32, MVT::i32, 6/*#Ops*/, 0, 3, 4, 5, 6, 7, 
                    // Src: (ARMsube:i32:i32 rGPR:i32:$Rn, t2_so_reg:i32:$ShiftedRm, CPSR:i32) - Complexity = 12
                    // Dst: (t2SBCrs:i32:i32 rGPR:i32:$Rn, t2_so_reg:i32:$ShiftedRm)
/*43759*/         0, /*End of Scope*/
/*43760*/       /*Scope*/ 40, /*->43801*/
/*43761*/         OPC_MoveChild, 1,
/*43763*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*43766*/         OPC_CheckPredicate, 4, // Predicate_so_imm
/*43768*/         OPC_MoveParent,
/*43769*/         OPC_RecordChild2, // #2 = physreg input CPSR
/*43770*/         OPC_CheckType, MVT::i32,
/*43772*/         OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*43774*/         OPC_EmitConvertToTarget, 1,
/*43776*/         OPC_EmitInteger, MVT::i32, 14, 
/*43779*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*43782*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*43785*/         OPC_EmitCopyToReg, 2, ARM::CPSR,
/*43788*/         OPC_MorphNodeTo, TARGET_VAL(ARM::SBCri), 0|OPFL_GlueInput,
                      2/*#VTs*/, MVT::i32, MVT::i32, 5/*#Ops*/, 0, 3, 4, 5, 6, 
                  // Src: (ARMsube:i32:i32 GPR:i32:$Rn, (imm:i32)<<P:Predicate_so_imm>>:$imm, CPSR:i32) - Complexity = 7
                  // Dst: (SBCri:i32:i32 GPR:i32:$Rn, (imm:i32):$imm)
/*43801*/       0, /*End of Scope*/
/*43802*/     /*Scope*/ 41, /*->43844*/
/*43803*/       OPC_MoveChild, 0,
/*43805*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*43808*/       OPC_CheckPredicate, 4, // Predicate_so_imm
/*43810*/       OPC_MoveParent,
/*43811*/       OPC_RecordChild1, // #1 = $Rn
/*43812*/       OPC_RecordChild2, // #2 = physreg input CPSR
/*43813*/       OPC_CheckType, MVT::i32,
/*43815*/       OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*43817*/       OPC_EmitConvertToTarget, 0,
/*43819*/       OPC_EmitInteger, MVT::i32, 14, 
/*43822*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*43825*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*43828*/       OPC_EmitCopyToReg, 2, ARM::CPSR,
/*43831*/       OPC_MorphNodeTo, TARGET_VAL(ARM::RSCri), 0|OPFL_GlueInput,
                    2/*#VTs*/, MVT::i32, MVT::i32, 5/*#Ops*/, 1, 3, 4, 5, 6, 
                // Src: (ARMsube:i32:i32 (imm:i32)<<P:Predicate_so_imm>>:$imm, GPR:i32:$Rn, CPSR:i32) - Complexity = 7
                // Dst: (RSCri:i32:i32 GPR:i32:$Rn, (imm:i32):$imm)
/*43844*/     /*Scope*/ 106, /*->43951*/
/*43845*/       OPC_RecordChild1, // #1 = $imm
/*43846*/       OPC_Scope, 40, /*->43888*/ // 2 children in Scope
/*43848*/         OPC_MoveChild, 1,
/*43850*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*43853*/         OPC_CheckPredicate, 10, // Predicate_t2_so_imm
/*43855*/         OPC_MoveParent,
/*43856*/         OPC_RecordChild2, // #2 = physreg input CPSR
/*43857*/         OPC_CheckType, MVT::i32,
/*43859*/         OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*43861*/         OPC_EmitConvertToTarget, 1,
/*43863*/         OPC_EmitInteger, MVT::i32, 14, 
/*43866*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*43869*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*43872*/         OPC_EmitCopyToReg, 2, ARM::CPSR,
/*43875*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2SBCri), 0|OPFL_GlueInput,
                      2/*#VTs*/, MVT::i32, MVT::i32, 5/*#Ops*/, 0, 3, 4, 5, 6, 
                  // Src: (ARMsube:i32:i32 rGPR:i32:$Rn, (imm:i32)<<P:Predicate_t2_so_imm>>:$imm, CPSR:i32) - Complexity = 7
                  // Dst: (t2SBCri:i32:i32 rGPR:i32:$Rn, (imm:i32):$imm)
/*43888*/       /*Scope*/ 61, /*->43950*/
/*43889*/         OPC_RecordChild2, // #2 = physreg input CPSR
/*43890*/         OPC_CheckType, MVT::i32,
/*43892*/         OPC_Scope, 27, /*->43921*/ // 2 children in Scope
/*43894*/           OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*43896*/           OPC_EmitInteger, MVT::i32, 14, 
/*43899*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*43902*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*43905*/           OPC_EmitCopyToReg, 2, ARM::CPSR,
/*43908*/           OPC_MorphNodeTo, TARGET_VAL(ARM::SBCrr), 0|OPFL_GlueInput,
                        2/*#VTs*/, MVT::i32, MVT::i32, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                    // Src: (ARMsube:i32:i32 GPR:i32:$Rn, GPR:i32:$Rm, CPSR:i32) - Complexity = 3
                    // Dst: (SBCrr:i32:i32 GPR:i32:$Rn, GPR:i32:$Rm)
/*43921*/         /*Scope*/ 27, /*->43949*/
/*43922*/           OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*43924*/           OPC_EmitInteger, MVT::i32, 14, 
/*43927*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*43930*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*43933*/           OPC_EmitCopyToReg, 2, ARM::CPSR,
/*43936*/           OPC_MorphNodeTo, TARGET_VAL(ARM::t2SBCrr), 0|OPFL_GlueInput,
                        2/*#VTs*/, MVT::i32, MVT::i32, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                    // Src: (ARMsube:i32:i32 rGPR:i32:$Rn, rGPR:i32:$Rm, CPSR:i32) - Complexity = 3
                    // Dst: (t2SBCrr:i32:i32 rGPR:i32:$Rn, rGPR:i32:$Rm)
/*43949*/         0, /*End of Scope*/
/*43950*/       0, /*End of Scope*/
/*43951*/     0, /*End of Scope*/
/*43952*/   /*SwitchOpcode*/ 24|128,2/*280*/, TARGET_VAL(ARMISD::CMP),// ->44236
/*43956*/     OPC_RecordChild0, // #0 = $Rn
/*43957*/     OPC_CheckChild0Type, MVT::i32,
/*43959*/     OPC_RecordChild1, // #1 = $shift
/*43960*/     OPC_Scope, 49, /*->44011*/ // 6 children in Scope
/*43962*/       OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*43964*/       OPC_Scope, 22, /*->43988*/ // 2 children in Scope
/*43966*/         OPC_CheckComplexPat, /*CP*/0, /*#*/1, // SelectRegShifterOperand:$shift #2 #3 #4
/*43969*/         OPC_EmitInteger, MVT::i32, 14, 
/*43972*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*43975*/         OPC_MorphNodeTo, TARGET_VAL(ARM::CMPrsr), 0|OPFL_GlueOutput,
                      1/*#VTs*/, MVT::i32, 6/*#Ops*/, 0, 2, 3, 4, 5, 6, 
                  // Src: (ARMcmp GPRnopc:i32:$Rn, so_reg_reg:i32:$shift) - Complexity = 15
                  // Dst: (CMPrsr:i32 GPRnopc:i32:$Rn, so_reg_reg:i32:$shift)
/*43988*/       /*Scope*/ 21, /*->44010*/
/*43989*/         OPC_CheckComplexPat, /*CP*/1, /*#*/1, // SelectImmShifterOperand:$shift #2 #3
/*43992*/         OPC_EmitInteger, MVT::i32, 14, 
/*43995*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*43998*/         OPC_MorphNodeTo, TARGET_VAL(ARM::CMPrsi), 0|OPFL_GlueOutput,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 2, 3, 4, 5, 
                  // Src: (ARMcmp GPR:i32:$Rn, so_reg_imm:i32:$shift) - Complexity = 12
                  // Dst: (CMPrsi:i32 GPR:i32:$Rn, so_reg_imm:i32:$shift)
/*44010*/       0, /*End of Scope*/
/*44011*/     /*Scope*/ 23, /*->44035*/
/*44012*/       OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*44014*/       OPC_CheckComplexPat, /*CP*/2, /*#*/1, // SelectT2ShifterOperandReg:$ShiftedRm #2 #3
/*44017*/       OPC_EmitInteger, MVT::i32, 14, 
/*44020*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*44023*/       OPC_MorphNodeTo, TARGET_VAL(ARM::t2CMPrs), 0|OPFL_GlueOutput,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 2, 3, 4, 5, 
                // Src: (ARMcmp GPRnopc:i32:$Rn, t2_so_reg:i32:$ShiftedRm) - Complexity = 12
                // Dst: (t2CMPrs:i32 GPRnopc:i32:$Rn, t2_so_reg:i32:$ShiftedRm)
/*44035*/     /*Scope*/ 10|128,1/*138*/, /*->44175*/
/*44037*/       OPC_MoveChild, 1,
/*44039*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*44042*/       OPC_Scope, 24, /*->44068*/ // 5 children in Scope
/*44044*/         OPC_CheckPredicate, 4, // Predicate_so_imm
/*44046*/         OPC_MoveParent,
/*44047*/         OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*44049*/         OPC_EmitConvertToTarget, 1,
/*44051*/         OPC_EmitInteger, MVT::i32, 14, 
/*44054*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*44057*/         OPC_MorphNodeTo, TARGET_VAL(ARM::CMPri), 0|OPFL_GlueOutput,
                      1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 2, 3, 4, 
                  // Src: (ARMcmp GPR:i32:$Rn, (imm:i32)<<P:Predicate_so_imm>>:$imm) - Complexity = 7
                  // Dst: (CMPri:i32 GPR:i32:$Rn, (imm:i32):$imm)
/*44068*/       /*Scope*/ 27, /*->44096*/
/*44069*/         OPC_CheckPredicate, 5, // Predicate_so_imm_neg
/*44071*/         OPC_MoveParent,
/*44072*/         OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*44074*/         OPC_EmitConvertToTarget, 1,
/*44076*/         OPC_EmitNodeXForm, 1, 2, // imm_neg_XFORM
/*44079*/         OPC_EmitInteger, MVT::i32, 14, 
/*44082*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*44085*/         OPC_MorphNodeTo, TARGET_VAL(ARM::CMNri), 0|OPFL_GlueOutput,
                      1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 3, 4, 5, 
                  // Src: (ARMcmp GPR:i32:$src, (imm:i32)<<P:Predicate_so_imm_neg>><<X:imm_neg_XFORM>>:$imm) - Complexity = 7
                  // Dst: (CMNri:i32 GPR:i32:$src, (imm_neg_XFORM:i32 (imm:i32)<<P:Predicate_so_imm_neg>>:$imm))
/*44096*/       /*Scope*/ 24, /*->44121*/
/*44097*/         OPC_CheckPredicate, 59, // Predicate_imm0_255
/*44099*/         OPC_MoveParent,
/*44100*/         OPC_CheckPatternPredicate, 6, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*44102*/         OPC_EmitConvertToTarget, 1,
/*44104*/         OPC_EmitInteger, MVT::i32, 14, 
/*44107*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*44110*/         OPC_MorphNodeTo, TARGET_VAL(ARM::tCMPi8), 0|OPFL_GlueOutput,
                      1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 2, 3, 4, 
                  // Src: (ARMcmp tGPR:i32:$Rn, (imm:i32)<<P:Predicate_imm0_255>>:$imm8) - Complexity = 7
                  // Dst: (tCMPi8:i32 tGPR:i32:$Rn, (imm:i32):$imm8)
/*44121*/       /*Scope*/ 24, /*->44146*/
/*44122*/         OPC_CheckPredicate, 10, // Predicate_t2_so_imm
/*44124*/         OPC_MoveParent,
/*44125*/         OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*44127*/         OPC_EmitConvertToTarget, 1,
/*44129*/         OPC_EmitInteger, MVT::i32, 14, 
/*44132*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*44135*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2CMPri), 0|OPFL_GlueOutput,
                      1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 2, 3, 4, 
                  // Src: (ARMcmp GPRnopc:i32:$Rn, (imm:i32)<<P:Predicate_t2_so_imm>>:$imm) - Complexity = 7
                  // Dst: (t2CMPri:i32 GPRnopc:i32:$Rn, (imm:i32):$imm)
/*44146*/       /*Scope*/ 27, /*->44174*/
/*44147*/         OPC_CheckPredicate, 12, // Predicate_t2_so_imm_neg
/*44149*/         OPC_MoveParent,
/*44150*/         OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*44152*/         OPC_EmitConvertToTarget, 1,
/*44154*/         OPC_EmitNodeXForm, 2, 2, // t2_so_imm_neg_XFORM
/*44157*/         OPC_EmitInteger, MVT::i32, 14, 
/*44160*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*44163*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2CMNri), 0|OPFL_GlueOutput,
                      1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 3, 4, 5, 
                  // Src: (ARMcmp GPR:i32:$src, (imm:i32)<<P:Predicate_t2_so_imm_neg>><<X:t2_so_imm_neg_XFORM>>:$imm) - Complexity = 7
                  // Dst: (t2CMNri:i32 GPR:i32:$src, (t2_so_imm_neg_XFORM:i32 (imm:i32)<<P:Predicate_t2_so_imm_neg>>:$imm))
/*44174*/       0, /*End of Scope*/
/*44175*/     /*Scope*/ 19, /*->44195*/
/*44176*/       OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*44178*/       OPC_EmitInteger, MVT::i32, 14, 
/*44181*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*44184*/       OPC_MorphNodeTo, TARGET_VAL(ARM::CMPrr), 0|OPFL_GlueOutput,
                    1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (ARMcmp GPR:i32:$Rn, GPR:i32:$Rm) - Complexity = 3
                // Dst: (CMPrr:i32 GPR:i32:$Rn, GPR:i32:$Rm)
/*44195*/     /*Scope*/ 19, /*->44215*/
/*44196*/       OPC_CheckPatternPredicate, 6, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*44198*/       OPC_EmitInteger, MVT::i32, 14, 
/*44201*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*44204*/       OPC_MorphNodeTo, TARGET_VAL(ARM::tCMPr), 0|OPFL_GlueOutput,
                    1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (ARMcmp tGPR:i32:$Rn, tGPR:i32:$Rm) - Complexity = 3
                // Dst: (tCMPr:i32 tGPR:i32:$Rn, tGPR:i32:$Rm)
/*44215*/     /*Scope*/ 19, /*->44235*/
/*44216*/       OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*44218*/       OPC_EmitInteger, MVT::i32, 14, 
/*44221*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*44224*/       OPC_MorphNodeTo, TARGET_VAL(ARM::t2CMPrr), 0|OPFL_GlueOutput,
                    1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (ARMcmp GPRnopc:i32:$Rn, rGPR:i32:$Rm) - Complexity = 3
                // Dst: (t2CMPrr:i32 GPRnopc:i32:$Rn, rGPR:i32:$Rm)
/*44235*/     0, /*End of Scope*/
/*44236*/   /*SwitchOpcode*/ 75, TARGET_VAL(ARMISD::CMN),// ->44314
/*44239*/     OPC_RecordChild0, // #0 = $Rn
/*44240*/     OPC_CheckChild0Type, MVT::i32,
/*44242*/     OPC_Scope, 38, /*->44282*/ // 2 children in Scope
/*44244*/       OPC_MoveChild, 1,
/*44246*/       OPC_CheckOpcode, TARGET_VAL(ISD::SUB),
/*44249*/       OPC_CheckChild0Integer, 0, 
/*44251*/       OPC_RecordChild1, // #1 = $imm
/*44252*/       OPC_MoveChild, 1,
/*44254*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*44257*/       OPC_CheckPredicate, 10, // Predicate_t2_so_imm
/*44259*/       OPC_MoveParent,
/*44260*/       OPC_MoveParent,
/*44261*/       OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*44263*/       OPC_EmitConvertToTarget, 1,
/*44265*/       OPC_EmitInteger, MVT::i32, 14, 
/*44268*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*44271*/       OPC_MorphNodeTo, TARGET_VAL(ARM::t2CMNri), 0|OPFL_GlueOutput,
                    1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (ARMcmn GPRnopc:i32:$Rn, (sub:i32 0:i32, (imm:i32)<<P:Predicate_t2_so_imm>>:$imm)) - Complexity = 15
                // Dst: (t2CMNri:i32 GPRnopc:i32:$Rn, (imm:i32):$imm)
/*44282*/     /*Scope*/ 30, /*->44313*/
/*44283*/       OPC_RecordChild1, // #1 = $imm
/*44284*/       OPC_MoveChild, 1,
/*44286*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*44289*/       OPC_CheckPredicate, 4, // Predicate_so_imm
/*44291*/       OPC_MoveParent,
/*44292*/       OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*44294*/       OPC_EmitConvertToTarget, 1,
/*44296*/       OPC_EmitInteger, MVT::i32, 14, 
/*44299*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*44302*/       OPC_MorphNodeTo, TARGET_VAL(ARM::CMNri), 0|OPFL_GlueOutput,
                    1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (ARMcmn GPR:i32:$Rn, (imm:i32)<<P:Predicate_so_imm>>:$imm) - Complexity = 7
                // Dst: (CMNri:i32 GPR:i32:$Rn, (imm:i32):$imm)
/*44313*/     0, /*End of Scope*/
/*44314*/   /*SwitchOpcode*/ 64|128,1/*192*/, TARGET_VAL(ISD::SHL),// ->44510
/*44318*/     OPC_Scope, 58, /*->44378*/ // 2 children in Scope
/*44320*/       OPC_RecordNode, // #0 = $src
/*44321*/       OPC_CheckType, MVT::i32,
/*44323*/       OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*44325*/       OPC_Scope, 25, /*->44352*/ // 2 children in Scope
/*44327*/         OPC_CheckComplexPat, /*CP*/4, /*#*/0, // SelectShiftRegShifterOperand:$src #1 #2 #3
/*44330*/         OPC_EmitInteger, MVT::i32, 14, 
/*44333*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*44336*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*44339*/         OPC_MorphNodeTo, TARGET_VAL(ARM::MOVsr), 0,
                      1/*#VTs*/, MVT::i32, 6/*#Ops*/, 1, 2, 3, 4, 5, 6, 
                  // Src: shift_so_reg_reg:i32:$src - Complexity = 12
                  // Dst: (MOVsr:i32 shift_so_reg_reg:i32:$src)
/*44352*/       /*Scope*/ 24, /*->44377*/
/*44353*/         OPC_CheckComplexPat, /*CP*/5, /*#*/0, // SelectShiftImmShifterOperand:$src #1 #2
/*44356*/         OPC_EmitInteger, MVT::i32, 14, 
/*44359*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*44362*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*44365*/         OPC_MorphNodeTo, TARGET_VAL(ARM::MOVsi), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 2, 3, 4, 5, 
                  // Src: shift_so_reg_imm:i32:$src - Complexity = 9
                  // Dst: (MOVsi:i32 shift_so_reg_imm:i32:$src)
/*44377*/       0, /*End of Scope*/
/*44378*/     /*Scope*/ 1|128,1/*129*/, /*->44509*/
/*44380*/       OPC_RecordChild0, // #0 = $Rm
/*44381*/       OPC_RecordChild1, // #1 = $imm
/*44382*/       OPC_Scope, 69, /*->44453*/ // 2 children in Scope
/*44384*/         OPC_MoveChild, 1,
/*44386*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*44389*/         OPC_CheckType, MVT::i32,
/*44391*/         OPC_Scope, 30, /*->44423*/ // 2 children in Scope
/*44393*/           OPC_CheckPredicate, 63, // Predicate_imm0_31
/*44395*/           OPC_MoveParent,
/*44396*/           OPC_CheckType, MVT::i32,
/*44398*/           OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*44400*/           OPC_EmitConvertToTarget, 1,
/*44402*/           OPC_EmitInteger, MVT::i32, 14, 
/*44405*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*44408*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*44411*/           OPC_MorphNodeTo, TARGET_VAL(ARM::t2LSLri), 0,
                        1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 2, 3, 4, 5, 
                    // Src: (shl:i32 rGPR:i32:$Rm, (imm:i32)<<P:Predicate_imm0_31>>:$imm) - Complexity = 7
                    // Dst: (t2LSLri:i32 rGPR:i32:$Rm, (imm:i32):$imm)
/*44423*/         /*Scope*/ 28, /*->44452*/
/*44424*/           OPC_MoveParent,
/*44425*/           OPC_CheckType, MVT::i32,
/*44427*/           OPC_CheckPatternPredicate, 6, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*44429*/           OPC_EmitRegister, MVT::i32, ARM::CPSR,
/*44432*/           OPC_EmitConvertToTarget, 1,
/*44434*/           OPC_EmitInteger, MVT::i32, 14, 
/*44437*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*44440*/           OPC_MorphNodeTo, TARGET_VAL(ARM::tLSLri), 0,
                        1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                    // Src: (shl:i32 tGPR:i32:$Rm, (imm:i32):$imm5) - Complexity = 6
                    // Dst: (tLSLri:i32 tGPR:i32:$Rm, (imm:i32):$imm5)
/*44452*/         0, /*End of Scope*/
/*44453*/       /*Scope*/ 54, /*->44508*/
/*44454*/         OPC_CheckChild1Type, MVT::i32,
/*44456*/         OPC_CheckType, MVT::i32,
/*44458*/         OPC_Scope, 23, /*->44483*/ // 2 children in Scope
/*44460*/           OPC_CheckPatternPredicate, 6, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*44462*/           OPC_EmitRegister, MVT::i32, ARM::CPSR,
/*44465*/           OPC_EmitInteger, MVT::i32, 14, 
/*44468*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*44471*/           OPC_MorphNodeTo, TARGET_VAL(ARM::tLSLrr), 0,
                        1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                    // Src: (shl:i32 tGPR:i32:$Rn, tGPR:i32:$Rm) - Complexity = 3
                    // Dst: (tLSLrr:i32 tGPR:i32:$Rn, tGPR:i32:$Rm)
/*44483*/         /*Scope*/ 23, /*->44507*/
/*44484*/           OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*44486*/           OPC_EmitInteger, MVT::i32, 14, 
/*44489*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*44492*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*44495*/           OPC_MorphNodeTo, TARGET_VAL(ARM::t2LSLrr), 0,
                        1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                    // Src: (shl:i32 rGPR:i32:$Rn, rGPR:i32:$Rm) - Complexity = 3
                    // Dst: (t2LSLrr:i32 rGPR:i32:$Rn, rGPR:i32:$Rm)
/*44507*/         0, /*End of Scope*/
/*44508*/       0, /*End of Scope*/
/*44509*/     0, /*End of Scope*/
/*44510*/   /*SwitchOpcode*/ 20|128,94/*12052*/, TARGET_VAL(ISD::INTRINSIC_WO_CHAIN),// ->56566
/*44514*/     OPC_Scope, 65, /*->44581*/ // 105 children in Scope
/*44516*/       OPC_CheckChild0Integer, 97|128,2/*353*/, 
/*44519*/       OPC_RecordChild1, // #0 = $a
/*44520*/       OPC_RecordChild2, // #1 = $pos
/*44521*/       OPC_MoveChild, 2,
/*44523*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*44526*/       OPC_MoveParent,
/*44527*/       OPC_Scope, 25, /*->44554*/ // 2 children in Scope
/*44529*/         OPC_CheckPatternPredicate, 1, // (!Subtarget->isThumb()) && (Subtarget->hasV6Ops())
/*44531*/         OPC_EmitConvertToTarget, 1,
/*44533*/         OPC_EmitInteger, MVT::i32, 0, 
/*44536*/         OPC_EmitInteger, MVT::i32, 14, 
/*44539*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*44542*/         OPC_MorphNodeTo, TARGET_VAL(ARM::SSAT), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                  // Src: (intrinsic_wo_chain:i32 353:iPTR, GPRnopc:i32:$a, (imm:i32):$pos) - Complexity = 11
                  // Dst: (SSAT:i32 (imm:i32):$pos, GPRnopc:i32:$a, 0:i32)
/*44554*/       /*Scope*/ 25, /*->44580*/
/*44555*/         OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*44557*/         OPC_EmitConvertToTarget, 1,
/*44559*/         OPC_EmitInteger, MVT::i32, 0, 
/*44562*/         OPC_EmitInteger, MVT::i32, 14, 
/*44565*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*44568*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2SSAT), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                  // Src: (intrinsic_wo_chain:i32 353:iPTR, GPR:i32:$a, (imm:i32):$pos) - Complexity = 11
                  // Dst: (t2SSAT:i32 (imm:i32):$pos, GPR:i32:$a, 0:i32)
/*44580*/       0, /*End of Scope*/
/*44581*/     /*Scope*/ 65, /*->44647*/
/*44582*/       OPC_CheckChild0Integer, 104|128,2/*360*/, 
/*44585*/       OPC_RecordChild1, // #0 = $a
/*44586*/       OPC_RecordChild2, // #1 = $pos
/*44587*/       OPC_MoveChild, 2,
/*44589*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*44592*/       OPC_MoveParent,
/*44593*/       OPC_Scope, 25, /*->44620*/ // 2 children in Scope
/*44595*/         OPC_CheckPatternPredicate, 1, // (!Subtarget->isThumb()) && (Subtarget->hasV6Ops())
/*44597*/         OPC_EmitConvertToTarget, 1,
/*44599*/         OPC_EmitInteger, MVT::i32, 0, 
/*44602*/         OPC_EmitInteger, MVT::i32, 14, 
/*44605*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*44608*/         OPC_MorphNodeTo, TARGET_VAL(ARM::USAT), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                  // Src: (intrinsic_wo_chain:i32 360:iPTR, GPRnopc:i32:$a, (imm:i32):$pos) - Complexity = 11
                  // Dst: (USAT:i32 (imm:i32):$pos, GPRnopc:i32:$a, 0:i32)
/*44620*/       /*Scope*/ 25, /*->44646*/
/*44621*/         OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*44623*/         OPC_EmitConvertToTarget, 1,
/*44625*/         OPC_EmitInteger, MVT::i32, 0, 
/*44628*/         OPC_EmitInteger, MVT::i32, 14, 
/*44631*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*44634*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2USAT), 0,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                  // Src: (intrinsic_wo_chain:i32 360:iPTR, GPR:i32:$a, (imm:i32):$pos) - Complexity = 11
                  // Dst: (t2USAT:i32 (imm:i32):$pos, GPR:i32:$a, 0:i32)
/*44646*/       0, /*End of Scope*/
/*44647*/     /*Scope*/ 47, /*->44695*/
/*44648*/       OPC_CheckChild0Integer, 93|128,2/*349*/, 
/*44651*/       OPC_RecordChild1, // #0 = $Rm
/*44652*/       OPC_RecordChild2, // #1 = $Rn
/*44653*/       OPC_Scope, 19, /*->44674*/ // 2 children in Scope
/*44655*/         OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*44657*/         OPC_EmitInteger, MVT::i32, 14, 
/*44660*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*44663*/         OPC_MorphNodeTo, TARGET_VAL(ARM::QADD), 0,
                      1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:i32 349:iPTR, GPRnopc:i32:$Rm, GPRnopc:i32:$Rn) - Complexity = 8
                  // Dst: (QADD:i32 GPRnopc:i32:$Rm, GPRnopc:i32:$Rn)
/*44674*/       /*Scope*/ 19, /*->44694*/
/*44675*/         OPC_CheckPatternPredicate, 13, // (Subtarget->isThumb2()) && (Subtarget->hasThumb2DSP())
/*44677*/         OPC_EmitInteger, MVT::i32, 14, 
/*44680*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*44683*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2QADD), 0,
                      1/*#VTs*/, MVT::i32, 4/*#Ops*/, 1, 0, 2, 3, 
                  // Src: (intrinsic_wo_chain:i32 349:iPTR, rGPR:i32:$Rn, rGPR:i32:$Rm) - Complexity = 8
                  // Dst: (t2QADD:i32 rGPR:i32:$Rm, rGPR:i32:$Rn)
/*44694*/       0, /*End of Scope*/
/*44695*/     /*Scope*/ 47, /*->44743*/
/*44696*/       OPC_CheckChild0Integer, 94|128,2/*350*/, 
/*44699*/       OPC_RecordChild1, // #0 = $Rm
/*44700*/       OPC_RecordChild2, // #1 = $Rn
/*44701*/       OPC_Scope, 19, /*->44722*/ // 2 children in Scope
/*44703*/         OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*44705*/         OPC_EmitInteger, MVT::i32, 14, 
/*44708*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*44711*/         OPC_MorphNodeTo, TARGET_VAL(ARM::QSUB), 0,
                      1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:i32 350:iPTR, GPRnopc:i32:$Rm, GPRnopc:i32:$Rn) - Complexity = 8
                  // Dst: (QSUB:i32 GPRnopc:i32:$Rm, GPRnopc:i32:$Rn)
/*44722*/       /*Scope*/ 19, /*->44742*/
/*44723*/         OPC_CheckPatternPredicate, 13, // (Subtarget->isThumb2()) && (Subtarget->hasThumb2DSP())
/*44725*/         OPC_EmitInteger, MVT::i32, 14, 
/*44728*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*44731*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2QSUB), 0,
                      1/*#VTs*/, MVT::i32, 4/*#Ops*/, 1, 0, 2, 3, 
                  // Src: (intrinsic_wo_chain:i32 350:iPTR, rGPR:i32:$Rn, rGPR:i32:$Rm) - Complexity = 8
                  // Dst: (t2QSUB:i32 rGPR:i32:$Rm, rGPR:i32:$Rn)
/*44742*/       0, /*End of Scope*/
/*44743*/     /*Scope*/ 31, /*->44775*/
/*44744*/       OPC_CheckChild0Integer, 75|128,1/*203*/, 
/*44747*/       OPC_RecordChild1, // #0 = $Rn
/*44748*/       OPC_RecordChild2, // #1 = $Rm
/*44749*/       OPC_Scope, 11, /*->44762*/ // 2 children in Scope
/*44751*/         OPC_CheckPatternPredicate, 39, // (!Subtarget->isThumb()) && (Subtarget->hasV8Ops()) && (Subtarget->hasCRC())
/*44753*/         OPC_MorphNodeTo, TARGET_VAL(ARM::CRC32B), 0,
                      1/*#VTs*/, MVT::i32, 2/*#Ops*/, 0, 1, 
                  // Src: (intrinsic_wo_chain:i32 203:iPTR, GPRnopc:i32:$Rn, GPRnopc:i32:$Rm) - Complexity = 8
                  // Dst: (CRC32B:i32 GPRnopc:i32:$Rn, GPRnopc:i32:$Rm)
/*44762*/       /*Scope*/ 11, /*->44774*/
/*44763*/         OPC_CheckPatternPredicate, 40, // (Subtarget->isThumb2()) && (Subtarget->hasV8Ops()) && (Subtarget->hasCRC())
/*44765*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2CRC32B), 0,
                      1/*#VTs*/, MVT::i32, 2/*#Ops*/, 0, 1, 
                  // Src: (intrinsic_wo_chain:i32 203:iPTR, rGPR:i32:$Rn, rGPR:i32:$Rm) - Complexity = 8
                  // Dst: (t2CRC32B:i32 rGPR:i32:$Rn, rGPR:i32:$Rm)
/*44774*/       0, /*End of Scope*/
/*44775*/     /*Scope*/ 31, /*->44807*/
/*44776*/       OPC_CheckChild0Integer, 76|128,1/*204*/, 
/*44779*/       OPC_RecordChild1, // #0 = $Rn
/*44780*/       OPC_RecordChild2, // #1 = $Rm
/*44781*/       OPC_Scope, 11, /*->44794*/ // 2 children in Scope
/*44783*/         OPC_CheckPatternPredicate, 39, // (!Subtarget->isThumb()) && (Subtarget->hasV8Ops()) && (Subtarget->hasCRC())
/*44785*/         OPC_MorphNodeTo, TARGET_VAL(ARM::CRC32CB), 0,
                      1/*#VTs*/, MVT::i32, 2/*#Ops*/, 0, 1, 
                  // Src: (intrinsic_wo_chain:i32 204:iPTR, GPRnopc:i32:$Rn, GPRnopc:i32:$Rm) - Complexity = 8
                  // Dst: (CRC32CB:i32 GPRnopc:i32:$Rn, GPRnopc:i32:$Rm)
/*44794*/       /*Scope*/ 11, /*->44806*/
/*44795*/         OPC_CheckPatternPredicate, 40, // (Subtarget->isThumb2()) && (Subtarget->hasV8Ops()) && (Subtarget->hasCRC())
/*44797*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2CRC32CB), 0,
                      1/*#VTs*/, MVT::i32, 2/*#Ops*/, 0, 1, 
                  // Src: (intrinsic_wo_chain:i32 204:iPTR, rGPR:i32:$Rn, rGPR:i32:$Rm) - Complexity = 8
                  // Dst: (t2CRC32CB:i32 rGPR:i32:$Rn, rGPR:i32:$Rm)
/*44806*/       0, /*End of Scope*/
/*44807*/     /*Scope*/ 31, /*->44839*/
/*44808*/       OPC_CheckChild0Integer, 79|128,1/*207*/, 
/*44811*/       OPC_RecordChild1, // #0 = $Rn
/*44812*/       OPC_RecordChild2, // #1 = $Rm
/*44813*/       OPC_Scope, 11, /*->44826*/ // 2 children in Scope
/*44815*/         OPC_CheckPatternPredicate, 39, // (!Subtarget->isThumb()) && (Subtarget->hasV8Ops()) && (Subtarget->hasCRC())
/*44817*/         OPC_MorphNodeTo, TARGET_VAL(ARM::CRC32H), 0,
                      1/*#VTs*/, MVT::i32, 2/*#Ops*/, 0, 1, 
                  // Src: (intrinsic_wo_chain:i32 207:iPTR, GPRnopc:i32:$Rn, GPRnopc:i32:$Rm) - Complexity = 8
                  // Dst: (CRC32H:i32 GPRnopc:i32:$Rn, GPRnopc:i32:$Rm)
/*44826*/       /*Scope*/ 11, /*->44838*/
/*44827*/         OPC_CheckPatternPredicate, 40, // (Subtarget->isThumb2()) && (Subtarget->hasV8Ops()) && (Subtarget->hasCRC())
/*44829*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2CRC32H), 0,
                      1/*#VTs*/, MVT::i32, 2/*#Ops*/, 0, 1, 
                  // Src: (intrinsic_wo_chain:i32 207:iPTR, rGPR:i32:$Rn, rGPR:i32:$Rm) - Complexity = 8
                  // Dst: (t2CRC32H:i32 rGPR:i32:$Rn, rGPR:i32:$Rm)
/*44838*/       0, /*End of Scope*/
/*44839*/     /*Scope*/ 31, /*->44871*/
/*44840*/       OPC_CheckChild0Integer, 77|128,1/*205*/, 
/*44843*/       OPC_RecordChild1, // #0 = $Rn
/*44844*/       OPC_RecordChild2, // #1 = $Rm
/*44845*/       OPC_Scope, 11, /*->44858*/ // 2 children in Scope
/*44847*/         OPC_CheckPatternPredicate, 39, // (!Subtarget->isThumb()) && (Subtarget->hasV8Ops()) && (Subtarget->hasCRC())
/*44849*/         OPC_MorphNodeTo, TARGET_VAL(ARM::CRC32CH), 0,
                      1/*#VTs*/, MVT::i32, 2/*#Ops*/, 0, 1, 
                  // Src: (intrinsic_wo_chain:i32 205:iPTR, GPRnopc:i32:$Rn, GPRnopc:i32:$Rm) - Complexity = 8
                  // Dst: (CRC32CH:i32 GPRnopc:i32:$Rn, GPRnopc:i32:$Rm)
/*44858*/       /*Scope*/ 11, /*->44870*/
/*44859*/         OPC_CheckPatternPredicate, 40, // (Subtarget->isThumb2()) && (Subtarget->hasV8Ops()) && (Subtarget->hasCRC())
/*44861*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2CRC32CH), 0,
                      1/*#VTs*/, MVT::i32, 2/*#Ops*/, 0, 1, 
                  // Src: (intrinsic_wo_chain:i32 205:iPTR, rGPR:i32:$Rn, rGPR:i32:$Rm) - Complexity = 8
                  // Dst: (t2CRC32CH:i32 rGPR:i32:$Rn, rGPR:i32:$Rm)
/*44870*/       0, /*End of Scope*/
/*44871*/     /*Scope*/ 31, /*->44903*/
/*44872*/       OPC_CheckChild0Integer, 80|128,1/*208*/, 
/*44875*/       OPC_RecordChild1, // #0 = $Rn
/*44876*/       OPC_RecordChild2, // #1 = $Rm
/*44877*/       OPC_Scope, 11, /*->44890*/ // 2 children in Scope
/*44879*/         OPC_CheckPatternPredicate, 39, // (!Subtarget->isThumb()) && (Subtarget->hasV8Ops()) && (Subtarget->hasCRC())
/*44881*/         OPC_MorphNodeTo, TARGET_VAL(ARM::CRC32W), 0,
                      1/*#VTs*/, MVT::i32, 2/*#Ops*/, 0, 1, 
                  // Src: (intrinsic_wo_chain:i32 208:iPTR, GPRnopc:i32:$Rn, GPRnopc:i32:$Rm) - Complexity = 8
                  // Dst: (CRC32W:i32 GPRnopc:i32:$Rn, GPRnopc:i32:$Rm)
/*44890*/       /*Scope*/ 11, /*->44902*/
/*44891*/         OPC_CheckPatternPredicate, 40, // (Subtarget->isThumb2()) && (Subtarget->hasV8Ops()) && (Subtarget->hasCRC())
/*44893*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2CRC32W), 0,
                      1/*#VTs*/, MVT::i32, 2/*#Ops*/, 0, 1, 
                  // Src: (intrinsic_wo_chain:i32 208:iPTR, rGPR:i32:$Rn, rGPR:i32:$Rm) - Complexity = 8
                  // Dst: (t2CRC32W:i32 rGPR:i32:$Rn, rGPR:i32:$Rm)
/*44902*/       0, /*End of Scope*/
/*44903*/     /*Scope*/ 31, /*->44935*/
/*44904*/       OPC_CheckChild0Integer, 78|128,1/*206*/, 
/*44907*/       OPC_RecordChild1, // #0 = $Rn
/*44908*/       OPC_RecordChild2, // #1 = $Rm
/*44909*/       OPC_Scope, 11, /*->44922*/ // 2 children in Scope
/*44911*/         OPC_CheckPatternPredicate, 39, // (!Subtarget->isThumb()) && (Subtarget->hasV8Ops()) && (Subtarget->hasCRC())
/*44913*/         OPC_MorphNodeTo, TARGET_VAL(ARM::CRC32CW), 0,
                      1/*#VTs*/, MVT::i32, 2/*#Ops*/, 0, 1, 
                  // Src: (intrinsic_wo_chain:i32 206:iPTR, GPRnopc:i32:$Rn, GPRnopc:i32:$Rm) - Complexity = 8
                  // Dst: (CRC32CW:i32 GPRnopc:i32:$Rn, GPRnopc:i32:$Rm)
/*44922*/       /*Scope*/ 11, /*->44934*/
/*44923*/         OPC_CheckPatternPredicate, 40, // (Subtarget->isThumb2()) && (Subtarget->hasV8Ops()) && (Subtarget->hasCRC())
/*44925*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2CRC32CW), 0,
                      1/*#VTs*/, MVT::i32, 2/*#Ops*/, 0, 1, 
                  // Src: (intrinsic_wo_chain:i32 206:iPTR, rGPR:i32:$Rn, rGPR:i32:$Rm) - Complexity = 8
                  // Dst: (t2CRC32CW:i32 rGPR:i32:$Rn, rGPR:i32:$Rm)
/*44934*/       0, /*End of Scope*/
/*44935*/     /*Scope*/ 20, /*->44956*/
/*44936*/       OPC_CheckChild0Integer, 83|128,1/*211*/, 
/*44939*/       OPC_CheckPatternPredicate, 16, // (Subtarget->hasVFP2())
/*44941*/       OPC_EmitInteger, MVT::i32, 14, 
/*44944*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*44947*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VMRS), 0,
                    1/*#VTs*/, MVT::i32, 2/*#Ops*/, 0, 1, 
                // Src: (intrinsic_wo_chain:i32 211:iPTR) - Complexity = 8
                // Dst: (VMRS:i32)
/*44956*/     /*Scope*/ 64, /*->45021*/
/*44957*/       OPC_CheckChild0Integer, 101|128,1/*229*/, 
/*44960*/       OPC_RecordChild1, // #0 = $Rn
/*44961*/       OPC_EmitInteger, MVT::i64, 0, 
/*44964*/       OPC_EmitInteger, MVT::i32, ARM::SPRRegClassID,
/*44967*/       OPC_EmitNode, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                    1/*#VTs*/, MVT::f32, 2/*#Ops*/, 0, 2,  // Results = #3
/*44976*/       OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*44979*/       OPC_EmitNode, TARGET_VAL(TargetOpcode::SUBREG_TO_REG), 0,
                    1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 1, 3, 4,  // Results = #5
/*44989*/       OPC_EmitNode, TARGET_VAL(ARM::SHA1H), 0,
                    1/*#VTs*/, MVT::v16i8, 1/*#Ops*/, 5,  // Results = #6
/*44997*/       OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*45000*/       OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                    1/*#VTs*/, MVT::f32, 2/*#Ops*/, 6, 7,  // Results = #8
/*45009*/       OPC_EmitInteger, MVT::i32, ARM::GPRRegClassID,
/*45012*/       OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                    1/*#VTs*/, MVT::i32, 2/*#Ops*/, 8, 9, 
                // Src: (intrinsic_wo_chain:i32 229:iPTR, i32:i32:$Rn) - Complexity = 8
                // Dst: (COPY_TO_REGCLASS:i32 (EXTRACT_SUBREG:f32 (SHA1H:v16i8 (SUBREG_TO_REG:v16i8 0:i64, (COPY_TO_REGCLASS:f32 i32:i32:$Rn, SPR:i32), ssub_0:i32)), ssub_0:i32), GPR:i32)
/*45021*/     /*Scope*/ 48, /*->45070*/
/*45022*/       OPC_CheckChild0Integer, 105|128,2/*361*/, 
/*45025*/       OPC_RecordChild1, // #0 = $Dm
/*45026*/       OPC_Scope, 20, /*->45048*/ // 2 children in Scope
/*45028*/         OPC_CheckChild1Type, MVT::f64,
/*45030*/         OPC_CheckPatternPredicate, 31, // (Subtarget->hasVFP2()) && (!Subtarget->isFPOnlySP())
/*45032*/         OPC_EmitInteger, MVT::i32, 14, 
/*45035*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*45038*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VTOSIRD), 0,
                      1/*#VTs*/, MVT::f32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:f32 361:iPTR, DPR:f64:$Dm) - Complexity = 8
                  // Dst: (VTOSIRD:f32 DPR:f64:$Dm)
/*45048*/       /*Scope*/ 20, /*->45069*/
/*45049*/         OPC_CheckChild1Type, MVT::f32,
/*45051*/         OPC_CheckPatternPredicate, 41, // (Subtarget->hasVFP2()) && (!Subtarget->useNEONForSinglePrecisionFP())
/*45053*/         OPC_EmitInteger, MVT::i32, 14, 
/*45056*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*45059*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VTOSIRS), 0,
                      1/*#VTs*/, MVT::f32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:f32 361:iPTR, SPR:f32:$Sm) - Complexity = 8
                  // Dst: (VTOSIRS:f32 SPR:f32:$Sm)
/*45069*/       0, /*End of Scope*/
/*45070*/     /*Scope*/ 48, /*->45119*/
/*45071*/       OPC_CheckChild0Integer, 106|128,2/*362*/, 
/*45074*/       OPC_RecordChild1, // #0 = $Dm
/*45075*/       OPC_Scope, 20, /*->45097*/ // 2 children in Scope
/*45077*/         OPC_CheckChild1Type, MVT::f64,
/*45079*/         OPC_CheckPatternPredicate, 31, // (Subtarget->hasVFP2()) && (!Subtarget->isFPOnlySP())
/*45081*/         OPC_EmitInteger, MVT::i32, 14, 
/*45084*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*45087*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VTOUIRD), 0,
                      1/*#VTs*/, MVT::f32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:f32 362:iPTR, DPR:f64:$Dm) - Complexity = 8
                  // Dst: (VTOUIRD:f32 DPR:f64:$Dm)
/*45097*/       /*Scope*/ 20, /*->45118*/
/*45098*/         OPC_CheckChild1Type, MVT::f32,
/*45100*/         OPC_CheckPatternPredicate, 41, // (Subtarget->hasVFP2()) && (!Subtarget->useNEONForSinglePrecisionFP())
/*45102*/         OPC_EmitInteger, MVT::i32, 14, 
/*45105*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*45108*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VTOUIRS), 0,
                      1/*#VTs*/, MVT::f32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:f32 362:iPTR, SPR:f32:$Sm) - Complexity = 8
                  // Dst: (VTOUIRS:f32 SPR:f32:$Sm)
/*45118*/       0, /*End of Scope*/
/*45119*/     /*Scope*/ 65|128,6/*833*/, /*->45954*/
/*45121*/       OPC_CheckChild0Integer, 36|128,2/*292*/, 
/*45124*/       OPC_Scope, 42|128,1/*170*/, /*->45297*/ // 7 children in Scope
/*45127*/         OPC_RecordChild1, // #0 = $src1
/*45128*/         OPC_Scope, 108, /*->45238*/ // 2 children in Scope
/*45130*/           OPC_CheckChild1Type, MVT::v4i32,
/*45132*/           OPC_MoveChild, 2,
/*45134*/           OPC_CheckOpcode, TARGET_VAL(ISD::INTRINSIC_WO_CHAIN),
/*45137*/           OPC_CheckChild0Integer, 39|128,2/*295*/, 
/*45140*/           OPC_Scope, 47, /*->45189*/ // 2 children in Scope
/*45142*/             OPC_RecordChild1, // #1 = $Vn
/*45143*/             OPC_CheckChild1Type, MVT::v4i16,
/*45145*/             OPC_MoveChild, 2,
/*45147*/             OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*45150*/             OPC_RecordChild0, // #2 = $Vm
/*45151*/             OPC_CheckChild0Type, MVT::v4i16,
/*45153*/             OPC_RecordChild1, // #3 = $lane
/*45154*/             OPC_MoveChild, 1,
/*45156*/             OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*45159*/             OPC_MoveParent,
/*45160*/             OPC_CheckType, MVT::v4i16,
/*45162*/             OPC_MoveParent,
/*45163*/             OPC_CheckType, MVT::v4i32,
/*45165*/             OPC_MoveParent,
/*45166*/             OPC_CheckType, MVT::v4i32,
/*45168*/             OPC_EmitConvertToTarget, 3,
/*45170*/             OPC_EmitInteger, MVT::i32, 14, 
/*45173*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*45176*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VQDMLALslv4i16), 0,
                          1/*#VTs*/, MVT::v4i32, 6/*#Ops*/, 0, 1, 2, 4, 5, 6, 
                      // Src: (intrinsic_wo_chain:v4i32 292:iPTR, QPR:v4i32:$src1, (intrinsic_wo_chain:v4i32 295:iPTR, DPR:v4i16:$Vn, (NEONvduplane:v4i16 DPR_8:v4i16:$Vm, (imm:i32):$lane))) - Complexity = 22
                      // Dst: (VQDMLALslv4i16:v4i32 QPR:v4i32:$src1, DPR:v4i16:$Vn, DPR_8:v4i16:$Vm, (imm:i32):$lane)
/*45189*/           /*Scope*/ 47, /*->45237*/
/*45190*/             OPC_MoveChild, 1,
/*45192*/             OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*45195*/             OPC_RecordChild0, // #1 = $Vm
/*45196*/             OPC_CheckChild0Type, MVT::v4i16,
/*45198*/             OPC_RecordChild1, // #2 = $lane
/*45199*/             OPC_MoveChild, 1,
/*45201*/             OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*45204*/             OPC_MoveParent,
/*45205*/             OPC_CheckType, MVT::v4i16,
/*45207*/             OPC_MoveParent,
/*45208*/             OPC_RecordChild2, // #3 = $Vn
/*45209*/             OPC_CheckChild2Type, MVT::v4i16,
/*45211*/             OPC_CheckType, MVT::v4i32,
/*45213*/             OPC_MoveParent,
/*45214*/             OPC_CheckType, MVT::v4i32,
/*45216*/             OPC_EmitConvertToTarget, 2,
/*45218*/             OPC_EmitInteger, MVT::i32, 14, 
/*45221*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*45224*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VQDMLALslv4i16), 0,
                          1/*#VTs*/, MVT::v4i32, 6/*#Ops*/, 0, 3, 1, 4, 5, 6, 
                      // Src: (intrinsic_wo_chain:v4i32 292:iPTR, QPR:v4i32:$src1, (intrinsic_wo_chain:v4i32 295:iPTR, (NEONvduplane:v4i16 DPR_8:v4i16:$Vm, (imm:i32):$lane), DPR:v4i16:$Vn)) - Complexity = 22
                      // Dst: (VQDMLALslv4i16:v4i32 QPR:v4i32:$src1, DPR:v4i16:$Vn, DPR_8:v4i16:$Vm, (imm:i32):$lane)
/*45237*/           0, /*End of Scope*/
/*45238*/         /*Scope*/ 57, /*->45296*/
/*45239*/           OPC_CheckChild1Type, MVT::v2i64,
/*45241*/           OPC_MoveChild, 2,
/*45243*/           OPC_CheckOpcode, TARGET_VAL(ISD::INTRINSIC_WO_CHAIN),
/*45246*/           OPC_CheckChild0Integer, 39|128,2/*295*/, 
/*45249*/           OPC_RecordChild1, // #1 = $Vn
/*45250*/           OPC_CheckChild1Type, MVT::v2i32,
/*45252*/           OPC_MoveChild, 2,
/*45254*/           OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*45257*/           OPC_RecordChild0, // #2 = $Vm
/*45258*/           OPC_CheckChild0Type, MVT::v2i32,
/*45260*/           OPC_RecordChild1, // #3 = $lane
/*45261*/           OPC_MoveChild, 1,
/*45263*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*45266*/           OPC_MoveParent,
/*45267*/           OPC_CheckType, MVT::v2i32,
/*45269*/           OPC_MoveParent,
/*45270*/           OPC_CheckType, MVT::v2i64,
/*45272*/           OPC_MoveParent,
/*45273*/           OPC_CheckType, MVT::v2i64,
/*45275*/           OPC_EmitConvertToTarget, 3,
/*45277*/           OPC_EmitInteger, MVT::i32, 14, 
/*45280*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*45283*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VQDMLALslv2i32), 0,
                        1/*#VTs*/, MVT::v2i64, 6/*#Ops*/, 0, 1, 2, 4, 5, 6, 
                    // Src: (intrinsic_wo_chain:v2i64 292:iPTR, QPR:v2i64:$src1, (intrinsic_wo_chain:v2i64 295:iPTR, DPR:v2i32:$Vn, (NEONvduplane:v2i32 DPR_VFP2:v2i32:$Vm, (imm:i32):$lane))) - Complexity = 22
                    // Dst: (VQDMLALslv2i32:v2i64 QPR:v2i64:$src1, DPR:v2i32:$Vn, DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)
/*45296*/         0, /*End of Scope*/
/*45297*/       /*Scope*/ 112, /*->45410*/
/*45298*/         OPC_MoveChild, 1,
/*45300*/         OPC_CheckOpcode, TARGET_VAL(ISD::INTRINSIC_WO_CHAIN),
/*45303*/         OPC_CheckChild0Integer, 39|128,2/*295*/, 
/*45306*/         OPC_Scope, 50, /*->45358*/ // 2 children in Scope
/*45308*/           OPC_RecordChild1, // #0 = $Vn
/*45309*/           OPC_CheckChild1Type, MVT::v4i16,
/*45311*/           OPC_MoveChild, 2,
/*45313*/           OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*45316*/           OPC_RecordChild0, // #1 = $Vm
/*45317*/           OPC_CheckChild0Type, MVT::v4i16,
/*45319*/           OPC_RecordChild1, // #2 = $lane
/*45320*/           OPC_MoveChild, 1,
/*45322*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*45325*/           OPC_MoveParent,
/*45326*/           OPC_CheckType, MVT::v4i16,
/*45328*/           OPC_MoveParent,
/*45329*/           OPC_CheckType, MVT::v4i32,
/*45331*/           OPC_MoveParent,
/*45332*/           OPC_RecordChild2, // #3 = $src1
/*45333*/           OPC_CheckChild2Type, MVT::v4i32,
/*45335*/           OPC_CheckType, MVT::v4i32,
/*45337*/           OPC_EmitConvertToTarget, 2,
/*45339*/           OPC_EmitInteger, MVT::i32, 14, 
/*45342*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*45345*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VQDMLALslv4i16), 0,
                        1/*#VTs*/, MVT::v4i32, 6/*#Ops*/, 3, 0, 1, 4, 5, 6, 
                    // Src: (intrinsic_wo_chain:v4i32 292:iPTR, (intrinsic_wo_chain:v4i32 295:iPTR, DPR:v4i16:$Vn, (NEONvduplane:v4i16 DPR_8:v4i16:$Vm, (imm:i32):$lane)), QPR:v4i32:$src1) - Complexity = 22
                    // Dst: (VQDMLALslv4i16:v4i32 QPR:v4i32:$src1, DPR:v4i16:$Vn, DPR_8:v4i16:$Vm, (imm:i32):$lane)
/*45358*/         /*Scope*/ 50, /*->45409*/
/*45359*/           OPC_MoveChild, 1,
/*45361*/           OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*45364*/           OPC_RecordChild0, // #0 = $Vm
/*45365*/           OPC_CheckChild0Type, MVT::v4i16,
/*45367*/           OPC_RecordChild1, // #1 = $lane
/*45368*/           OPC_MoveChild, 1,
/*45370*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*45373*/           OPC_MoveParent,
/*45374*/           OPC_CheckType, MVT::v4i16,
/*45376*/           OPC_MoveParent,
/*45377*/           OPC_RecordChild2, // #2 = $Vn
/*45378*/           OPC_CheckChild2Type, MVT::v4i16,
/*45380*/           OPC_CheckType, MVT::v4i32,
/*45382*/           OPC_MoveParent,
/*45383*/           OPC_RecordChild2, // #3 = $src1
/*45384*/           OPC_CheckChild2Type, MVT::v4i32,
/*45386*/           OPC_CheckType, MVT::v4i32,
/*45388*/           OPC_EmitConvertToTarget, 1,
/*45390*/           OPC_EmitInteger, MVT::i32, 14, 
/*45393*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*45396*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VQDMLALslv4i16), 0,
                        1/*#VTs*/, MVT::v4i32, 6/*#Ops*/, 3, 2, 0, 4, 5, 6, 
                    // Src: (intrinsic_wo_chain:v4i32 292:iPTR, (intrinsic_wo_chain:v4i32 295:iPTR, (NEONvduplane:v4i16 DPR_8:v4i16:$Vm, (imm:i32):$lane), DPR:v4i16:$Vn), QPR:v4i32:$src1) - Complexity = 22
                    // Dst: (VQDMLALslv4i16:v4i32 QPR:v4i32:$src1, DPR:v4i16:$Vn, DPR_8:v4i16:$Vm, (imm:i32):$lane)
/*45409*/         0, /*End of Scope*/
/*45410*/       /*Scope*/ 58, /*->45469*/
/*45411*/         OPC_RecordChild1, // #0 = $src1
/*45412*/         OPC_CheckChild1Type, MVT::v2i64,
/*45414*/         OPC_MoveChild, 2,
/*45416*/         OPC_CheckOpcode, TARGET_VAL(ISD::INTRINSIC_WO_CHAIN),
/*45419*/         OPC_CheckChild0Integer, 39|128,2/*295*/, 
/*45422*/         OPC_MoveChild, 1,
/*45424*/         OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*45427*/         OPC_RecordChild0, // #1 = $Vm
/*45428*/         OPC_CheckChild0Type, MVT::v2i32,
/*45430*/         OPC_RecordChild1, // #2 = $lane
/*45431*/         OPC_MoveChild, 1,
/*45433*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*45436*/         OPC_MoveParent,
/*45437*/         OPC_CheckType, MVT::v2i32,
/*45439*/         OPC_MoveParent,
/*45440*/         OPC_RecordChild2, // #3 = $Vn
/*45441*/         OPC_CheckChild2Type, MVT::v2i32,
/*45443*/         OPC_CheckType, MVT::v2i64,
/*45445*/         OPC_MoveParent,
/*45446*/         OPC_CheckType, MVT::v2i64,
/*45448*/         OPC_EmitConvertToTarget, 2,
/*45450*/         OPC_EmitInteger, MVT::i32, 14, 
/*45453*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*45456*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VQDMLALslv2i32), 0,
                      1/*#VTs*/, MVT::v2i64, 6/*#Ops*/, 0, 3, 1, 4, 5, 6, 
                  // Src: (intrinsic_wo_chain:v2i64 292:iPTR, QPR:v2i64:$src1, (intrinsic_wo_chain:v2i64 295:iPTR, (NEONvduplane:v2i32 DPR_VFP2:v2i32:$Vm, (imm:i32):$lane), DPR:v2i32:$Vn)) - Complexity = 22
                  // Dst: (VQDMLALslv2i32:v2i64 QPR:v2i64:$src1, DPR:v2i32:$Vn, DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)
/*45469*/       /*Scope*/ 112, /*->45582*/
/*45470*/         OPC_MoveChild, 1,
/*45472*/         OPC_CheckOpcode, TARGET_VAL(ISD::INTRINSIC_WO_CHAIN),
/*45475*/         OPC_CheckChild0Integer, 39|128,2/*295*/, 
/*45478*/         OPC_Scope, 50, /*->45530*/ // 2 children in Scope
/*45480*/           OPC_RecordChild1, // #0 = $Vn
/*45481*/           OPC_CheckChild1Type, MVT::v2i32,
/*45483*/           OPC_MoveChild, 2,
/*45485*/           OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*45488*/           OPC_RecordChild0, // #1 = $Vm
/*45489*/           OPC_CheckChild0Type, MVT::v2i32,
/*45491*/           OPC_RecordChild1, // #2 = $lane
/*45492*/           OPC_MoveChild, 1,
/*45494*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*45497*/           OPC_MoveParent,
/*45498*/           OPC_CheckType, MVT::v2i32,
/*45500*/           OPC_MoveParent,
/*45501*/           OPC_CheckType, MVT::v2i64,
/*45503*/           OPC_MoveParent,
/*45504*/           OPC_RecordChild2, // #3 = $src1
/*45505*/           OPC_CheckChild2Type, MVT::v2i64,
/*45507*/           OPC_CheckType, MVT::v2i64,
/*45509*/           OPC_EmitConvertToTarget, 2,
/*45511*/           OPC_EmitInteger, MVT::i32, 14, 
/*45514*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*45517*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VQDMLALslv2i32), 0,
                        1/*#VTs*/, MVT::v2i64, 6/*#Ops*/, 3, 0, 1, 4, 5, 6, 
                    // Src: (intrinsic_wo_chain:v2i64 292:iPTR, (intrinsic_wo_chain:v2i64 295:iPTR, DPR:v2i32:$Vn, (NEONvduplane:v2i32 DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)), QPR:v2i64:$src1) - Complexity = 22
                    // Dst: (VQDMLALslv2i32:v2i64 QPR:v2i64:$src1, DPR:v2i32:$Vn, DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)
/*45530*/         /*Scope*/ 50, /*->45581*/
/*45531*/           OPC_MoveChild, 1,
/*45533*/           OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*45536*/           OPC_RecordChild0, // #0 = $Vm
/*45537*/           OPC_CheckChild0Type, MVT::v2i32,
/*45539*/           OPC_RecordChild1, // #1 = $lane
/*45540*/           OPC_MoveChild, 1,
/*45542*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*45545*/           OPC_MoveParent,
/*45546*/           OPC_CheckType, MVT::v2i32,
/*45548*/           OPC_MoveParent,
/*45549*/           OPC_RecordChild2, // #2 = $Vn
/*45550*/           OPC_CheckChild2Type, MVT::v2i32,
/*45552*/           OPC_CheckType, MVT::v2i64,
/*45554*/           OPC_MoveParent,
/*45555*/           OPC_RecordChild2, // #3 = $src1
/*45556*/           OPC_CheckChild2Type, MVT::v2i64,
/*45558*/           OPC_CheckType, MVT::v2i64,
/*45560*/           OPC_EmitConvertToTarget, 1,
/*45562*/           OPC_EmitInteger, MVT::i32, 14, 
/*45565*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*45568*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VQDMLALslv2i32), 0,
                        1/*#VTs*/, MVT::v2i64, 6/*#Ops*/, 3, 2, 0, 4, 5, 6, 
                    // Src: (intrinsic_wo_chain:v2i64 292:iPTR, (intrinsic_wo_chain:v2i64 295:iPTR, (NEONvduplane:v2i32 DPR_VFP2:v2i32:$Vm, (imm:i32):$lane), DPR:v2i32:$Vn), QPR:v2i64:$src1) - Complexity = 22
                    // Dst: (VQDMLALslv2i32:v2i64 QPR:v2i64:$src1, DPR:v2i32:$Vn, DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)
/*45581*/         0, /*End of Scope*/
/*45582*/       /*Scope*/ 83, /*->45666*/
/*45583*/         OPC_RecordChild1, // #0 = $src1
/*45584*/         OPC_Scope, 39, /*->45625*/ // 2 children in Scope
/*45586*/           OPC_CheckChild1Type, MVT::v4i32,
/*45588*/           OPC_MoveChild, 2,
/*45590*/           OPC_CheckOpcode, TARGET_VAL(ISD::INTRINSIC_WO_CHAIN),
/*45593*/           OPC_CheckChild0Integer, 39|128,2/*295*/, 
/*45596*/           OPC_RecordChild1, // #1 = $Vn
/*45597*/           OPC_CheckChild1Type, MVT::v4i16,
/*45599*/           OPC_RecordChild2, // #2 = $Vm
/*45600*/           OPC_CheckChild2Type, MVT::v4i16,
/*45602*/           OPC_CheckType, MVT::v4i32,
/*45604*/           OPC_MoveParent,
/*45605*/           OPC_CheckType, MVT::v4i32,
/*45607*/           OPC_EmitInteger, MVT::i32, 14, 
/*45610*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*45613*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VQDMLALv4i32), 0,
                        1/*#VTs*/, MVT::v4i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                    // Src: (intrinsic_wo_chain:v4i32 292:iPTR, QPR:v4i32:$src1, (intrinsic_wo_chain:v4i32 295:iPTR, DPR:v4i16:$Vn, DPR:v4i16:$Vm)) - Complexity = 16
                    // Dst: (VQDMLALv4i32:v4i32 QPR:v4i32:$src1, DPR:v4i16:$Vn, DPR:v4i16:$Vm)
/*45625*/         /*Scope*/ 39, /*->45665*/
/*45626*/           OPC_CheckChild1Type, MVT::v2i64,
/*45628*/           OPC_MoveChild, 2,
/*45630*/           OPC_CheckOpcode, TARGET_VAL(ISD::INTRINSIC_WO_CHAIN),
/*45633*/           OPC_CheckChild0Integer, 39|128,2/*295*/, 
/*45636*/           OPC_RecordChild1, // #1 = $Vn
/*45637*/           OPC_CheckChild1Type, MVT::v2i32,
/*45639*/           OPC_RecordChild2, // #2 = $Vm
/*45640*/           OPC_CheckChild2Type, MVT::v2i32,
/*45642*/           OPC_CheckType, MVT::v2i64,
/*45644*/           OPC_MoveParent,
/*45645*/           OPC_CheckType, MVT::v2i64,
/*45647*/           OPC_EmitInteger, MVT::i32, 14, 
/*45650*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*45653*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VQDMLALv2i64), 0,
                        1/*#VTs*/, MVT::v2i64, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                    // Src: (intrinsic_wo_chain:v2i64 292:iPTR, QPR:v2i64:$src1, (intrinsic_wo_chain:v2i64 295:iPTR, DPR:v2i32:$Vn, DPR:v2i32:$Vm)) - Complexity = 16
                    // Dst: (VQDMLALv2i64:v2i64 QPR:v2i64:$src1, DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*45665*/         0, /*End of Scope*/
/*45666*/       /*Scope*/ 73, /*->45740*/
/*45667*/         OPC_MoveChild, 1,
/*45669*/         OPC_CheckOpcode, TARGET_VAL(ISD::INTRINSIC_WO_CHAIN),
/*45672*/         OPC_CheckChild0Integer, 39|128,2/*295*/, 
/*45675*/         OPC_RecordChild1, // #0 = $Vn
/*45676*/         OPC_SwitchType /*2 cases */, 29, MVT::v4i32,// ->45708
/*45679*/           OPC_CheckChild1Type, MVT::v4i16,
/*45681*/           OPC_RecordChild2, // #1 = $Vm
/*45682*/           OPC_CheckChild2Type, MVT::v4i16,
/*45684*/           OPC_MoveParent,
/*45685*/           OPC_RecordChild2, // #2 = $src1
/*45686*/           OPC_CheckChild2Type, MVT::v4i32,
/*45688*/           OPC_CheckType, MVT::v4i32,
/*45690*/           OPC_EmitInteger, MVT::i32, 14, 
/*45693*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*45696*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VQDMLALv4i32), 0,
                        1/*#VTs*/, MVT::v4i32, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                    // Src: (intrinsic_wo_chain:v4i32 292:iPTR, (intrinsic_wo_chain:v4i32 295:iPTR, DPR:v4i16:$Vn, DPR:v4i16:$Vm), QPR:v4i32:$src1) - Complexity = 16
                    // Dst: (VQDMLALv4i32:v4i32 QPR:v4i32:$src1, DPR:v4i16:$Vn, DPR:v4i16:$Vm)
/*45708*/         /*SwitchType*/ 29, MVT::v2i64,// ->45739
/*45710*/           OPC_CheckChild1Type, MVT::v2i32,
/*45712*/           OPC_RecordChild2, // #1 = $Vm
/*45713*/           OPC_CheckChild2Type, MVT::v2i32,
/*45715*/           OPC_MoveParent,
/*45716*/           OPC_RecordChild2, // #2 = $src1
/*45717*/           OPC_CheckChild2Type, MVT::v2i64,
/*45719*/           OPC_CheckType, MVT::v2i64,
/*45721*/           OPC_EmitInteger, MVT::i32, 14, 
/*45724*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*45727*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VQDMLALv2i64), 0,
                        1/*#VTs*/, MVT::v2i64, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                    // Src: (intrinsic_wo_chain:v2i64 292:iPTR, (intrinsic_wo_chain:v2i64 295:iPTR, DPR:v2i32:$Vn, DPR:v2i32:$Vm), QPR:v2i64:$src1) - Complexity = 16
                    // Dst: (VQDMLALv2i64:v2i64 QPR:v2i64:$src1, DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*45739*/         0, // EndSwitchType
/*45740*/       /*Scope*/ 83|128,1/*211*/, /*->45953*/
/*45742*/         OPC_RecordChild1, // #0 = $Vn
/*45743*/         OPC_SwitchType /*8 cases */, 24, MVT::v4i16,// ->45770
/*45746*/           OPC_CheckChild1Type, MVT::v4i16,
/*45748*/           OPC_RecordChild2, // #1 = $Vm
/*45749*/           OPC_CheckChild2Type, MVT::v4i16,
/*45751*/           OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*45753*/           OPC_EmitInteger, MVT::i32, 14, 
/*45756*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*45759*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VQADDsv4i16), 0,
                        1/*#VTs*/, MVT::v4i16, 4/*#Ops*/, 0, 1, 2, 3, 
                    // Src: (intrinsic_wo_chain:v4i16 292:iPTR, DPR:v4i16:$Vn, DPR:v4i16:$Vm) - Complexity = 8
                    // Dst: (VQADDsv4i16:v4i16 DPR:v4i16:$Vn, DPR:v4i16:$Vm)
/*45770*/         /*SwitchType*/ 24, MVT::v2i32,// ->45796
/*45772*/           OPC_CheckChild1Type, MVT::v2i32,
/*45774*/           OPC_RecordChild2, // #1 = $Vm
/*45775*/           OPC_CheckChild2Type, MVT::v2i32,
/*45777*/           OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*45779*/           OPC_EmitInteger, MVT::i32, 14, 
/*45782*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*45785*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VQADDsv2i32), 0,
                        1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                    // Src: (intrinsic_wo_chain:v2i32 292:iPTR, DPR:v2i32:$Vn, DPR:v2i32:$Vm) - Complexity = 8
                    // Dst: (VQADDsv2i32:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*45796*/         /*SwitchType*/ 24, MVT::v8i16,// ->45822
/*45798*/           OPC_CheckChild1Type, MVT::v8i16,
/*45800*/           OPC_RecordChild2, // #1 = $Vm
/*45801*/           OPC_CheckChild2Type, MVT::v8i16,
/*45803*/           OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*45805*/           OPC_EmitInteger, MVT::i32, 14, 
/*45808*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*45811*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VQADDsv8i16), 0,
                        1/*#VTs*/, MVT::v8i16, 4/*#Ops*/, 0, 1, 2, 3, 
                    // Src: (intrinsic_wo_chain:v8i16 292:iPTR, QPR:v8i16:$Vn, QPR:v8i16:$Vm) - Complexity = 8
                    // Dst: (VQADDsv8i16:v8i16 QPR:v8i16:$Vn, QPR:v8i16:$Vm)
/*45822*/         /*SwitchType*/ 24, MVT::v4i32,// ->45848
/*45824*/           OPC_CheckChild1Type, MVT::v4i32,
/*45826*/           OPC_RecordChild2, // #1 = $Vm
/*45827*/           OPC_CheckChild2Type, MVT::v4i32,
/*45829*/           OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*45831*/           OPC_EmitInteger, MVT::i32, 14, 
/*45834*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*45837*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VQADDsv4i32), 0,
                        1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                    // Src: (intrinsic_wo_chain:v4i32 292:iPTR, QPR:v4i32:$Vn, QPR:v4i32:$Vm) - Complexity = 8
                    // Dst: (VQADDsv4i32:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm)
/*45848*/         /*SwitchType*/ 24, MVT::v8i8,// ->45874
/*45850*/           OPC_CheckChild1Type, MVT::v8i8,
/*45852*/           OPC_RecordChild2, // #1 = $Vm
/*45853*/           OPC_CheckChild2Type, MVT::v8i8,
/*45855*/           OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*45857*/           OPC_EmitInteger, MVT::i32, 14, 
/*45860*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*45863*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VQADDsv8i8), 0,
                        1/*#VTs*/, MVT::v8i8, 4/*#Ops*/, 0, 1, 2, 3, 
                    // Src: (intrinsic_wo_chain:v8i8 292:iPTR, DPR:v8i8:$Vn, DPR:v8i8:$Vm) - Complexity = 8
                    // Dst: (VQADDsv8i8:v8i8 DPR:v8i8:$Vn, DPR:v8i8:$Vm)
/*45874*/         /*SwitchType*/ 24, MVT::v16i8,// ->45900
/*45876*/           OPC_CheckChild1Type, MVT::v16i8,
/*45878*/           OPC_RecordChild2, // #1 = $Vm
/*45879*/           OPC_CheckChild2Type, MVT::v16i8,
/*45881*/           OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*45883*/           OPC_EmitInteger, MVT::i32, 14, 
/*45886*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*45889*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VQADDsv16i8), 0,
                        1/*#VTs*/, MVT::v16i8, 4/*#Ops*/, 0, 1, 2, 3, 
                    // Src: (intrinsic_wo_chain:v16i8 292:iPTR, QPR:v16i8:$Vn, QPR:v16i8:$Vm) - Complexity = 8
                    // Dst: (VQADDsv16i8:v16i8 QPR:v16i8:$Vn, QPR:v16i8:$Vm)
/*45900*/         /*SwitchType*/ 24, MVT::v1i64,// ->45926
/*45902*/           OPC_CheckChild1Type, MVT::v1i64,
/*45904*/           OPC_RecordChild2, // #1 = $Vm
/*45905*/           OPC_CheckChild2Type, MVT::v1i64,
/*45907*/           OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*45909*/           OPC_EmitInteger, MVT::i32, 14, 
/*45912*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*45915*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VQADDsv1i64), 0,
                        1/*#VTs*/, MVT::v1i64, 4/*#Ops*/, 0, 1, 2, 3, 
                    // Src: (intrinsic_wo_chain:v1i64 292:iPTR, DPR:v1i64:$Vn, DPR:v1i64:$Vm) - Complexity = 8
                    // Dst: (VQADDsv1i64:v1i64 DPR:v1i64:$Vn, DPR:v1i64:$Vm)
/*45926*/         /*SwitchType*/ 24, MVT::v2i64,// ->45952
/*45928*/           OPC_CheckChild1Type, MVT::v2i64,
/*45930*/           OPC_RecordChild2, // #1 = $Vm
/*45931*/           OPC_CheckChild2Type, MVT::v2i64,
/*45933*/           OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*45935*/           OPC_EmitInteger, MVT::i32, 14, 
/*45938*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*45941*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VQADDsv2i64), 0,
                        1/*#VTs*/, MVT::v2i64, 4/*#Ops*/, 0, 1, 2, 3, 
                    // Src: (intrinsic_wo_chain:v2i64 292:iPTR, QPR:v2i64:$Vn, QPR:v2i64:$Vm) - Complexity = 8
                    // Dst: (VQADDsv2i64:v2i64 QPR:v2i64:$Vn, QPR:v2i64:$Vm)
/*45952*/         0, // EndSwitchType
/*45953*/       0, /*End of Scope*/
/*45954*/     /*Scope*/ 122|128,3/*506*/, /*->46462*/
/*45956*/       OPC_CheckChild0Integer, 56|128,2/*312*/, 
/*45959*/       OPC_RecordChild1, // #0 = $src1
/*45960*/       OPC_Scope, 39|128,1/*167*/, /*->46130*/ // 8 children in Scope
/*45963*/         OPC_CheckChild1Type, MVT::v4i32,
/*45965*/         OPC_Scope, 8|128,1/*136*/, /*->46104*/ // 2 children in Scope
/*45968*/           OPC_MoveChild, 2,
/*45970*/           OPC_CheckOpcode, TARGET_VAL(ISD::INTRINSIC_WO_CHAIN),
/*45973*/           OPC_CheckChild0Integer, 39|128,2/*295*/, 
/*45976*/           OPC_Scope, 47, /*->46025*/ // 3 children in Scope
/*45978*/             OPC_RecordChild1, // #1 = $Vn
/*45979*/             OPC_CheckChild1Type, MVT::v4i16,
/*45981*/             OPC_MoveChild, 2,
/*45983*/             OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*45986*/             OPC_RecordChild0, // #2 = $Vm
/*45987*/             OPC_CheckChild0Type, MVT::v4i16,
/*45989*/             OPC_RecordChild1, // #3 = $lane
/*45990*/             OPC_MoveChild, 1,
/*45992*/             OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*45995*/             OPC_MoveParent,
/*45996*/             OPC_CheckType, MVT::v4i16,
/*45998*/             OPC_MoveParent,
/*45999*/             OPC_CheckType, MVT::v4i32,
/*46001*/             OPC_MoveParent,
/*46002*/             OPC_CheckType, MVT::v4i32,
/*46004*/             OPC_EmitConvertToTarget, 3,
/*46006*/             OPC_EmitInteger, MVT::i32, 14, 
/*46009*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*46012*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VQDMLSLslv4i16), 0,
                          1/*#VTs*/, MVT::v4i32, 6/*#Ops*/, 0, 1, 2, 4, 5, 6, 
                      // Src: (intrinsic_wo_chain:v4i32 312:iPTR, QPR:v4i32:$src1, (intrinsic_wo_chain:v4i32 295:iPTR, DPR:v4i16:$Vn, (NEONvduplane:v4i16 DPR_8:v4i16:$Vm, (imm:i32):$lane))) - Complexity = 22
                      // Dst: (VQDMLSLslv4i16:v4i32 QPR:v4i32:$src1, DPR:v4i16:$Vn, DPR_8:v4i16:$Vm, (imm:i32):$lane)
/*46025*/           /*Scope*/ 47, /*->46073*/
/*46026*/             OPC_MoveChild, 1,
/*46028*/             OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*46031*/             OPC_RecordChild0, // #1 = $Vm
/*46032*/             OPC_CheckChild0Type, MVT::v4i16,
/*46034*/             OPC_RecordChild1, // #2 = $lane
/*46035*/             OPC_MoveChild, 1,
/*46037*/             OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*46040*/             OPC_MoveParent,
/*46041*/             OPC_CheckType, MVT::v4i16,
/*46043*/             OPC_MoveParent,
/*46044*/             OPC_RecordChild2, // #3 = $Vn
/*46045*/             OPC_CheckChild2Type, MVT::v4i16,
/*46047*/             OPC_CheckType, MVT::v4i32,
/*46049*/             OPC_MoveParent,
/*46050*/             OPC_CheckType, MVT::v4i32,
/*46052*/             OPC_EmitConvertToTarget, 2,
/*46054*/             OPC_EmitInteger, MVT::i32, 14, 
/*46057*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*46060*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VQDMLSLslv4i16), 0,
                          1/*#VTs*/, MVT::v4i32, 6/*#Ops*/, 0, 3, 1, 4, 5, 6, 
                      // Src: (intrinsic_wo_chain:v4i32 312:iPTR, QPR:v4i32:$src1, (intrinsic_wo_chain:v4i32 295:iPTR, (NEONvduplane:v4i16 DPR_8:v4i16:$Vm, (imm:i32):$lane), DPR:v4i16:$Vn)) - Complexity = 22
                      // Dst: (VQDMLSLslv4i16:v4i32 QPR:v4i32:$src1, DPR:v4i16:$Vn, DPR_8:v4i16:$Vm, (imm:i32):$lane)
/*46073*/           /*Scope*/ 29, /*->46103*/
/*46074*/             OPC_RecordChild1, // #1 = $Vn
/*46075*/             OPC_CheckChild1Type, MVT::v4i16,
/*46077*/             OPC_RecordChild2, // #2 = $Vm
/*46078*/             OPC_CheckChild2Type, MVT::v4i16,
/*46080*/             OPC_CheckType, MVT::v4i32,
/*46082*/             OPC_MoveParent,
/*46083*/             OPC_CheckType, MVT::v4i32,
/*46085*/             OPC_EmitInteger, MVT::i32, 14, 
/*46088*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*46091*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VQDMLSLv4i32), 0,
                          1/*#VTs*/, MVT::v4i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                      // Src: (intrinsic_wo_chain:v4i32 312:iPTR, QPR:v4i32:$src1, (intrinsic_wo_chain:v4i32 295:iPTR, DPR:v4i16:$Vn, DPR:v4i16:$Vm)) - Complexity = 16
                      // Dst: (VQDMLSLv4i32:v4i32 QPR:v4i32:$src1, DPR:v4i16:$Vn, DPR:v4i16:$Vm)
/*46103*/           0, /*End of Scope*/
/*46104*/         /*Scope*/ 24, /*->46129*/
/*46105*/           OPC_RecordChild2, // #1 = $Vm
/*46106*/           OPC_CheckChild2Type, MVT::v4i32,
/*46108*/           OPC_CheckType, MVT::v4i32,
/*46110*/           OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*46112*/           OPC_EmitInteger, MVT::i32, 14, 
/*46115*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*46118*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VQSUBsv4i32), 0,
                        1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                    // Src: (intrinsic_wo_chain:v4i32 312:iPTR, QPR:v4i32:$Vn, QPR:v4i32:$Vm) - Complexity = 8
                    // Dst: (VQSUBsv4i32:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm)
/*46129*/         0, /*End of Scope*/
/*46130*/       /*Scope*/ 39|128,1/*167*/, /*->46299*/
/*46132*/         OPC_CheckChild1Type, MVT::v2i64,
/*46134*/         OPC_Scope, 8|128,1/*136*/, /*->46273*/ // 2 children in Scope
/*46137*/           OPC_MoveChild, 2,
/*46139*/           OPC_CheckOpcode, TARGET_VAL(ISD::INTRINSIC_WO_CHAIN),
/*46142*/           OPC_CheckChild0Integer, 39|128,2/*295*/, 
/*46145*/           OPC_Scope, 47, /*->46194*/ // 3 children in Scope
/*46147*/             OPC_RecordChild1, // #1 = $Vn
/*46148*/             OPC_CheckChild1Type, MVT::v2i32,
/*46150*/             OPC_MoveChild, 2,
/*46152*/             OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*46155*/             OPC_RecordChild0, // #2 = $Vm
/*46156*/             OPC_CheckChild0Type, MVT::v2i32,
/*46158*/             OPC_RecordChild1, // #3 = $lane
/*46159*/             OPC_MoveChild, 1,
/*46161*/             OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*46164*/             OPC_MoveParent,
/*46165*/             OPC_CheckType, MVT::v2i32,
/*46167*/             OPC_MoveParent,
/*46168*/             OPC_CheckType, MVT::v2i64,
/*46170*/             OPC_MoveParent,
/*46171*/             OPC_CheckType, MVT::v2i64,
/*46173*/             OPC_EmitConvertToTarget, 3,
/*46175*/             OPC_EmitInteger, MVT::i32, 14, 
/*46178*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*46181*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VQDMLSLslv2i32), 0,
                          1/*#VTs*/, MVT::v2i64, 6/*#Ops*/, 0, 1, 2, 4, 5, 6, 
                      // Src: (intrinsic_wo_chain:v2i64 312:iPTR, QPR:v2i64:$src1, (intrinsic_wo_chain:v2i64 295:iPTR, DPR:v2i32:$Vn, (NEONvduplane:v2i32 DPR_VFP2:v2i32:$Vm, (imm:i32):$lane))) - Complexity = 22
                      // Dst: (VQDMLSLslv2i32:v2i64 QPR:v2i64:$src1, DPR:v2i32:$Vn, DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)
/*46194*/           /*Scope*/ 47, /*->46242*/
/*46195*/             OPC_MoveChild, 1,
/*46197*/             OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*46200*/             OPC_RecordChild0, // #1 = $Vm
/*46201*/             OPC_CheckChild0Type, MVT::v2i32,
/*46203*/             OPC_RecordChild1, // #2 = $lane
/*46204*/             OPC_MoveChild, 1,
/*46206*/             OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*46209*/             OPC_MoveParent,
/*46210*/             OPC_CheckType, MVT::v2i32,
/*46212*/             OPC_MoveParent,
/*46213*/             OPC_RecordChild2, // #3 = $Vn
/*46214*/             OPC_CheckChild2Type, MVT::v2i32,
/*46216*/             OPC_CheckType, MVT::v2i64,
/*46218*/             OPC_MoveParent,
/*46219*/             OPC_CheckType, MVT::v2i64,
/*46221*/             OPC_EmitConvertToTarget, 2,
/*46223*/             OPC_EmitInteger, MVT::i32, 14, 
/*46226*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*46229*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VQDMLSLslv2i32), 0,
                          1/*#VTs*/, MVT::v2i64, 6/*#Ops*/, 0, 3, 1, 4, 5, 6, 
                      // Src: (intrinsic_wo_chain:v2i64 312:iPTR, QPR:v2i64:$src1, (intrinsic_wo_chain:v2i64 295:iPTR, (NEONvduplane:v2i32 DPR_VFP2:v2i32:$Vm, (imm:i32):$lane), DPR:v2i32:$Vn)) - Complexity = 22
                      // Dst: (VQDMLSLslv2i32:v2i64 QPR:v2i64:$src1, DPR:v2i32:$Vn, DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)
/*46242*/           /*Scope*/ 29, /*->46272*/
/*46243*/             OPC_RecordChild1, // #1 = $Vn
/*46244*/             OPC_CheckChild1Type, MVT::v2i32,
/*46246*/             OPC_RecordChild2, // #2 = $Vm
/*46247*/             OPC_CheckChild2Type, MVT::v2i32,
/*46249*/             OPC_CheckType, MVT::v2i64,
/*46251*/             OPC_MoveParent,
/*46252*/             OPC_CheckType, MVT::v2i64,
/*46254*/             OPC_EmitInteger, MVT::i32, 14, 
/*46257*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*46260*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VQDMLSLv2i64), 0,
                          1/*#VTs*/, MVT::v2i64, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                      // Src: (intrinsic_wo_chain:v2i64 312:iPTR, QPR:v2i64:$src1, (intrinsic_wo_chain:v2i64 295:iPTR, DPR:v2i32:$Vn, DPR:v2i32:$Vm)) - Complexity = 16
                      // Dst: (VQDMLSLv2i64:v2i64 QPR:v2i64:$src1, DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*46272*/           0, /*End of Scope*/
/*46273*/         /*Scope*/ 24, /*->46298*/
/*46274*/           OPC_RecordChild2, // #1 = $Vm
/*46275*/           OPC_CheckChild2Type, MVT::v2i64,
/*46277*/           OPC_CheckType, MVT::v2i64,
/*46279*/           OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*46281*/           OPC_EmitInteger, MVT::i32, 14, 
/*46284*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*46287*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VQSUBsv2i64), 0,
                        1/*#VTs*/, MVT::v2i64, 4/*#Ops*/, 0, 1, 2, 3, 
                    // Src: (intrinsic_wo_chain:v2i64 312:iPTR, QPR:v2i64:$Vn, QPR:v2i64:$Vm) - Complexity = 8
                    // Dst: (VQSUBsv2i64:v2i64 QPR:v2i64:$Vn, QPR:v2i64:$Vm)
/*46298*/         0, /*End of Scope*/
/*46299*/       /*Scope*/ 26, /*->46326*/
/*46300*/         OPC_CheckChild1Type, MVT::v4i16,
/*46302*/         OPC_RecordChild2, // #1 = $Vm
/*46303*/         OPC_CheckChild2Type, MVT::v4i16,
/*46305*/         OPC_CheckType, MVT::v4i16,
/*46307*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*46309*/         OPC_EmitInteger, MVT::i32, 14, 
/*46312*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*46315*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VQSUBsv4i16), 0,
                      1/*#VTs*/, MVT::v4i16, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v4i16 312:iPTR, DPR:v4i16:$Vn, DPR:v4i16:$Vm) - Complexity = 8
                  // Dst: (VQSUBsv4i16:v4i16 DPR:v4i16:$Vn, DPR:v4i16:$Vm)
/*46326*/       /*Scope*/ 26, /*->46353*/
/*46327*/         OPC_CheckChild1Type, MVT::v2i32,
/*46329*/         OPC_RecordChild2, // #1 = $Vm
/*46330*/         OPC_CheckChild2Type, MVT::v2i32,
/*46332*/         OPC_CheckType, MVT::v2i32,
/*46334*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*46336*/         OPC_EmitInteger, MVT::i32, 14, 
/*46339*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*46342*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VQSUBsv2i32), 0,
                      1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v2i32 312:iPTR, DPR:v2i32:$Vn, DPR:v2i32:$Vm) - Complexity = 8
                  // Dst: (VQSUBsv2i32:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*46353*/       /*Scope*/ 26, /*->46380*/
/*46354*/         OPC_CheckChild1Type, MVT::v8i16,
/*46356*/         OPC_RecordChild2, // #1 = $Vm
/*46357*/         OPC_CheckChild2Type, MVT::v8i16,
/*46359*/         OPC_CheckType, MVT::v8i16,
/*46361*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*46363*/         OPC_EmitInteger, MVT::i32, 14, 
/*46366*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*46369*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VQSUBsv8i16), 0,
                      1/*#VTs*/, MVT::v8i16, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v8i16 312:iPTR, QPR:v8i16:$Vn, QPR:v8i16:$Vm) - Complexity = 8
                  // Dst: (VQSUBsv8i16:v8i16 QPR:v8i16:$Vn, QPR:v8i16:$Vm)
/*46380*/       /*Scope*/ 26, /*->46407*/
/*46381*/         OPC_CheckChild1Type, MVT::v8i8,
/*46383*/         OPC_RecordChild2, // #1 = $Vm
/*46384*/         OPC_CheckChild2Type, MVT::v8i8,
/*46386*/         OPC_CheckType, MVT::v8i8,
/*46388*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*46390*/         OPC_EmitInteger, MVT::i32, 14, 
/*46393*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*46396*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VQSUBsv8i8), 0,
                      1/*#VTs*/, MVT::v8i8, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v8i8 312:iPTR, DPR:v8i8:$Vn, DPR:v8i8:$Vm) - Complexity = 8
                  // Dst: (VQSUBsv8i8:v8i8 DPR:v8i8:$Vn, DPR:v8i8:$Vm)
/*46407*/       /*Scope*/ 26, /*->46434*/
/*46408*/         OPC_CheckChild1Type, MVT::v16i8,
/*46410*/         OPC_RecordChild2, // #1 = $Vm
/*46411*/         OPC_CheckChild2Type, MVT::v16i8,
/*46413*/         OPC_CheckType, MVT::v16i8,
/*46415*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*46417*/         OPC_EmitInteger, MVT::i32, 14, 
/*46420*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*46423*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VQSUBsv16i8), 0,
                      1/*#VTs*/, MVT::v16i8, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v16i8 312:iPTR, QPR:v16i8:$Vn, QPR:v16i8:$Vm) - Complexity = 8
                  // Dst: (VQSUBsv16i8:v16i8 QPR:v16i8:$Vn, QPR:v16i8:$Vm)
/*46434*/       /*Scope*/ 26, /*->46461*/
/*46435*/         OPC_CheckChild1Type, MVT::v1i64,
/*46437*/         OPC_RecordChild2, // #1 = $Vm
/*46438*/         OPC_CheckChild2Type, MVT::v1i64,
/*46440*/         OPC_CheckType, MVT::v1i64,
/*46442*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*46444*/         OPC_EmitInteger, MVT::i32, 14, 
/*46447*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*46450*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VQSUBsv1i64), 0,
                      1/*#VTs*/, MVT::v1i64, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v1i64 312:iPTR, DPR:v1i64:$Vn, DPR:v1i64:$Vm) - Complexity = 8
                  // Dst: (VQSUBsv1i64:v1i64 DPR:v1i64:$Vn, DPR:v1i64:$Vm)
/*46461*/       0, /*End of Scope*/
/*46462*/     /*Scope*/ 55|128,5/*695*/, /*->47159*/
/*46464*/       OPC_CheckChild0Integer, 38|128,2/*294*/, 
/*46467*/       OPC_Scope, 55|128,1/*183*/, /*->46653*/ // 5 children in Scope
/*46470*/         OPC_RecordChild1, // #0 = $Vn
/*46471*/         OPC_Scope, 44, /*->46517*/ // 4 children in Scope
/*46473*/           OPC_CheckChild1Type, MVT::v4i16,
/*46475*/           OPC_MoveChild, 2,
/*46477*/           OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*46480*/           OPC_RecordChild0, // #1 = $Vm
/*46481*/           OPC_CheckChild0Type, MVT::v4i16,
/*46483*/           OPC_RecordChild1, // #2 = $lane
/*46484*/           OPC_MoveChild, 1,
/*46486*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*46489*/           OPC_MoveParent,
/*46490*/           OPC_CheckType, MVT::v4i16,
/*46492*/           OPC_MoveParent,
/*46493*/           OPC_CheckType, MVT::v4i16,
/*46495*/           OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*46497*/           OPC_EmitConvertToTarget, 2,
/*46499*/           OPC_EmitInteger, MVT::i32, 14, 
/*46502*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*46505*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VQDMULHslv4i16), 0,
                        1/*#VTs*/, MVT::v4i16, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                    // Src: (intrinsic_wo_chain:v4i16 294:iPTR, DPR:v4i16:$Vn, (NEONvduplane:v4i16 DPR_8:v4i16:$Vm, (imm:i32):$lane)) - Complexity = 14
                    // Dst: (VQDMULHslv4i16:v4i16 DPR:v4i16:$Vn, DPR_8:v4i16:$Vm, (imm:i32):$lane)
/*46517*/         /*Scope*/ 44, /*->46562*/
/*46518*/           OPC_CheckChild1Type, MVT::v2i32,
/*46520*/           OPC_MoveChild, 2,
/*46522*/           OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*46525*/           OPC_RecordChild0, // #1 = $Vm
/*46526*/           OPC_CheckChild0Type, MVT::v2i32,
/*46528*/           OPC_RecordChild1, // #2 = $lane
/*46529*/           OPC_MoveChild, 1,
/*46531*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*46534*/           OPC_MoveParent,
/*46535*/           OPC_CheckType, MVT::v2i32,
/*46537*/           OPC_MoveParent,
/*46538*/           OPC_CheckType, MVT::v2i32,
/*46540*/           OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*46542*/           OPC_EmitConvertToTarget, 2,
/*46544*/           OPC_EmitInteger, MVT::i32, 14, 
/*46547*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*46550*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VQDMULHslv2i32), 0,
                        1/*#VTs*/, MVT::v2i32, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                    // Src: (intrinsic_wo_chain:v2i32 294:iPTR, DPR:v2i32:$Vn, (NEONvduplane:v2i32 DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)) - Complexity = 14
                    // Dst: (VQDMULHslv2i32:v2i32 DPR:v2i32:$Vn, DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)
/*46562*/         /*Scope*/ 44, /*->46607*/
/*46563*/           OPC_CheckChild1Type, MVT::v8i16,
/*46565*/           OPC_MoveChild, 2,
/*46567*/           OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*46570*/           OPC_RecordChild0, // #1 = $Vm
/*46571*/           OPC_CheckChild0Type, MVT::v4i16,
/*46573*/           OPC_RecordChild1, // #2 = $lane
/*46574*/           OPC_MoveChild, 1,
/*46576*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*46579*/           OPC_MoveParent,
/*46580*/           OPC_CheckType, MVT::v8i16,
/*46582*/           OPC_MoveParent,
/*46583*/           OPC_CheckType, MVT::v8i16,
/*46585*/           OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*46587*/           OPC_EmitConvertToTarget, 2,
/*46589*/           OPC_EmitInteger, MVT::i32, 14, 
/*46592*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*46595*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VQDMULHslv8i16), 0,
                        1/*#VTs*/, MVT::v8i16, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                    // Src: (intrinsic_wo_chain:v8i16 294:iPTR, QPR:v8i16:$Vn, (NEONvduplane:v8i16 DPR_8:v4i16:$Vm, (imm:i32):$lane)) - Complexity = 14
                    // Dst: (VQDMULHslv8i16:v8i16 QPR:v8i16:$Vn, DPR_8:v4i16:$Vm, (imm:i32):$lane)
/*46607*/         /*Scope*/ 44, /*->46652*/
/*46608*/           OPC_CheckChild1Type, MVT::v4i32,
/*46610*/           OPC_MoveChild, 2,
/*46612*/           OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*46615*/           OPC_RecordChild0, // #1 = $Vm
/*46616*/           OPC_CheckChild0Type, MVT::v2i32,
/*46618*/           OPC_RecordChild1, // #2 = $lane
/*46619*/           OPC_MoveChild, 1,
/*46621*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*46624*/           OPC_MoveParent,
/*46625*/           OPC_CheckType, MVT::v4i32,
/*46627*/           OPC_MoveParent,
/*46628*/           OPC_CheckType, MVT::v4i32,
/*46630*/           OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*46632*/           OPC_EmitConvertToTarget, 2,
/*46634*/           OPC_EmitInteger, MVT::i32, 14, 
/*46637*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*46640*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VQDMULHslv4i32), 0,
                        1/*#VTs*/, MVT::v4i32, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                    // Src: (intrinsic_wo_chain:v4i32 294:iPTR, QPR:v4i32:$Vn, (NEONvduplane:v4i32 DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)) - Complexity = 14
                    // Dst: (VQDMULHslv4i32:v4i32 QPR:v4i32:$Vn, DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)
/*46652*/         0, /*End of Scope*/
/*46653*/       /*Scope*/ 24|128,1/*152*/, /*->46807*/
/*46655*/         OPC_MoveChild, 1,
/*46657*/         OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*46660*/         OPC_RecordChild0, // #0 = $Vm
/*46661*/         OPC_Scope, 71, /*->46734*/ // 2 children in Scope
/*46663*/           OPC_CheckChild0Type, MVT::v4i16,
/*46665*/           OPC_RecordChild1, // #1 = $lane
/*46666*/           OPC_MoveChild, 1,
/*46668*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*46671*/           OPC_MoveParent,
/*46672*/           OPC_SwitchType /*2 cases */, 28, MVT::v4i16,// ->46703
/*46675*/             OPC_MoveParent,
/*46676*/             OPC_RecordChild2, // #2 = $Vn
/*46677*/             OPC_CheckChild2Type, MVT::v4i16,
/*46679*/             OPC_CheckType, MVT::v4i16,
/*46681*/             OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*46683*/             OPC_EmitConvertToTarget, 1,
/*46685*/             OPC_EmitInteger, MVT::i32, 14, 
/*46688*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*46691*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VQDMULHslv4i16), 0,
                          1/*#VTs*/, MVT::v4i16, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                      // Src: (intrinsic_wo_chain:v4i16 294:iPTR, (NEONvduplane:v4i16 DPR_8:v4i16:$Vm, (imm:i32):$lane), DPR:v4i16:$Vn) - Complexity = 14
                      // Dst: (VQDMULHslv4i16:v4i16 DPR:v4i16:$Vn, DPR_8:v4i16:$Vm, (imm:i32):$lane)
/*46703*/           /*SwitchType*/ 28, MVT::v8i16,// ->46733
/*46705*/             OPC_MoveParent,
/*46706*/             OPC_RecordChild2, // #2 = $Vn
/*46707*/             OPC_CheckChild2Type, MVT::v8i16,
/*46709*/             OPC_CheckType, MVT::v8i16,
/*46711*/             OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*46713*/             OPC_EmitConvertToTarget, 1,
/*46715*/             OPC_EmitInteger, MVT::i32, 14, 
/*46718*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*46721*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VQDMULHslv8i16), 0,
                          1/*#VTs*/, MVT::v8i16, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                      // Src: (intrinsic_wo_chain:v8i16 294:iPTR, (NEONvduplane:v8i16 DPR_8:v4i16:$Vm, (imm:i32):$lane), QPR:v8i16:$Vn) - Complexity = 14
                      // Dst: (VQDMULHslv8i16:v8i16 QPR:v8i16:$Vn, DPR_8:v4i16:$Vm, (imm:i32):$lane)
/*46733*/           0, // EndSwitchType
/*46734*/         /*Scope*/ 71, /*->46806*/
/*46735*/           OPC_CheckChild0Type, MVT::v2i32,
/*46737*/           OPC_RecordChild1, // #1 = $lane
/*46738*/           OPC_MoveChild, 1,
/*46740*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*46743*/           OPC_MoveParent,
/*46744*/           OPC_SwitchType /*2 cases */, 28, MVT::v2i32,// ->46775
/*46747*/             OPC_MoveParent,
/*46748*/             OPC_RecordChild2, // #2 = $Vn
/*46749*/             OPC_CheckChild2Type, MVT::v2i32,
/*46751*/             OPC_CheckType, MVT::v2i32,
/*46753*/             OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*46755*/             OPC_EmitConvertToTarget, 1,
/*46757*/             OPC_EmitInteger, MVT::i32, 14, 
/*46760*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*46763*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VQDMULHslv2i32), 0,
                          1/*#VTs*/, MVT::v2i32, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                      // Src: (intrinsic_wo_chain:v2i32 294:iPTR, (NEONvduplane:v2i32 DPR_VFP2:v2i32:$Vm, (imm:i32):$lane), DPR:v2i32:$Vn) - Complexity = 14
                      // Dst: (VQDMULHslv2i32:v2i32 DPR:v2i32:$Vn, DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)
/*46775*/           /*SwitchType*/ 28, MVT::v4i32,// ->46805
/*46777*/             OPC_MoveParent,
/*46778*/             OPC_RecordChild2, // #2 = $Vn
/*46779*/             OPC_CheckChild2Type, MVT::v4i32,
/*46781*/             OPC_CheckType, MVT::v4i32,
/*46783*/             OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*46785*/             OPC_EmitConvertToTarget, 1,
/*46787*/             OPC_EmitInteger, MVT::i32, 14, 
/*46790*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*46793*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VQDMULHslv4i32), 0,
                          1/*#VTs*/, MVT::v4i32, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                      // Src: (intrinsic_wo_chain:v4i32 294:iPTR, (NEONvduplane:v4i32 DPR_VFP2:v2i32:$Vm, (imm:i32):$lane), QPR:v4i32:$Vn) - Complexity = 14
                      // Dst: (VQDMULHslv4i32:v4i32 QPR:v4i32:$Vn, DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)
/*46805*/           0, // EndSwitchType
/*46806*/         0, /*End of Scope*/
/*46807*/       /*Scope*/ 123, /*->46931*/
/*46808*/         OPC_RecordChild1, // #0 = $src1
/*46809*/         OPC_Scope, 59, /*->46870*/ // 2 children in Scope
/*46811*/           OPC_CheckChild1Type, MVT::v8i16,
/*46813*/           OPC_MoveChild, 2,
/*46815*/           OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*46818*/           OPC_RecordChild0, // #1 = $src2
/*46819*/           OPC_CheckChild0Type, MVT::v8i16,
/*46821*/           OPC_RecordChild1, // #2 = $lane
/*46822*/           OPC_MoveChild, 1,
/*46824*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*46827*/           OPC_MoveParent,
/*46828*/           OPC_CheckType, MVT::v8i16,
/*46830*/           OPC_MoveParent,
/*46831*/           OPC_CheckType, MVT::v8i16,
/*46833*/           OPC_EmitConvertToTarget, 2,
/*46835*/           OPC_EmitNodeXForm, 3, 3, // DSubReg_i16_reg
/*46838*/           OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                        1/*#VTs*/, MVT::v4i16, 2/*#Ops*/, 1, 4,  // Results = #5
/*46847*/           OPC_EmitConvertToTarget, 2,
/*46849*/           OPC_EmitNodeXForm, 4, 6, // SubReg_i16_lane
/*46852*/           OPC_EmitInteger, MVT::i32, 14, 
/*46855*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*46858*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VQDMULHslv8i16), 0,
                        1/*#VTs*/, MVT::v8i16, 5/*#Ops*/, 0, 5, 7, 8, 9, 
                    // Src: (intrinsic_wo_chain:v8i16 294:iPTR, QPR:v8i16:$src1, (NEONvduplane:v8i16 QPR:v8i16:$src2, (imm:i32):$lane)) - Complexity = 14
                    // Dst: (VQDMULHslv8i16:v8i16 QPR:v8i16:$src1, (EXTRACT_SUBREG:v4i16 QPR:v8i16:$src2, (DSubReg_i16_reg:i32 (imm:i32):$lane)), (SubReg_i16_lane:i32 (imm:i32):$lane))
/*46870*/         /*Scope*/ 59, /*->46930*/
/*46871*/           OPC_CheckChild1Type, MVT::v4i32,
/*46873*/           OPC_MoveChild, 2,
/*46875*/           OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*46878*/           OPC_RecordChild0, // #1 = $src2
/*46879*/           OPC_CheckChild0Type, MVT::v4i32,
/*46881*/           OPC_RecordChild1, // #2 = $lane
/*46882*/           OPC_MoveChild, 1,
/*46884*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*46887*/           OPC_MoveParent,
/*46888*/           OPC_CheckType, MVT::v4i32,
/*46890*/           OPC_MoveParent,
/*46891*/           OPC_CheckType, MVT::v4i32,
/*46893*/           OPC_EmitConvertToTarget, 2,
/*46895*/           OPC_EmitNodeXForm, 5, 3, // DSubReg_i32_reg
/*46898*/           OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                        1/*#VTs*/, MVT::v2i32, 2/*#Ops*/, 1, 4,  // Results = #5
/*46907*/           OPC_EmitConvertToTarget, 2,
/*46909*/           OPC_EmitNodeXForm, 6, 6, // SubReg_i32_lane
/*46912*/           OPC_EmitInteger, MVT::i32, 14, 
/*46915*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*46918*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VQDMULHslv4i32), 0,
                        1/*#VTs*/, MVT::v4i32, 5/*#Ops*/, 0, 5, 7, 8, 9, 
                    // Src: (intrinsic_wo_chain:v4i32 294:iPTR, QPR:v4i32:$src1, (NEONvduplane:v4i32 QPR:v4i32:$src2, (imm:i32):$lane)) - Complexity = 14
                    // Dst: (VQDMULHslv4i32:v4i32 QPR:v4i32:$src1, (EXTRACT_SUBREG:v2i32 QPR:v4i32:$src2, (DSubReg_i32_reg:i32 (imm:i32):$lane)), (SubReg_i32_lane:i32 (imm:i32):$lane))
/*46930*/         0, /*End of Scope*/
/*46931*/       /*Scope*/ 118, /*->47050*/
/*46932*/         OPC_MoveChild, 1,
/*46934*/         OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*46937*/         OPC_RecordChild0, // #0 = $src2
/*46938*/         OPC_Scope, 54, /*->46994*/ // 2 children in Scope
/*46940*/           OPC_CheckChild0Type, MVT::v8i16,
/*46942*/           OPC_RecordChild1, // #1 = $lane
/*46943*/           OPC_MoveChild, 1,
/*46945*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*46948*/           OPC_MoveParent,
/*46949*/           OPC_CheckType, MVT::v8i16,
/*46951*/           OPC_MoveParent,
/*46952*/           OPC_RecordChild2, // #2 = $src1
/*46953*/           OPC_CheckChild2Type, MVT::v8i16,
/*46955*/           OPC_CheckType, MVT::v8i16,
/*46957*/           OPC_EmitConvertToTarget, 1,
/*46959*/           OPC_EmitNodeXForm, 3, 3, // DSubReg_i16_reg
/*46962*/           OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                        1/*#VTs*/, MVT::v4i16, 2/*#Ops*/, 0, 4,  // Results = #5
/*46971*/           OPC_EmitConvertToTarget, 1,
/*46973*/           OPC_EmitNodeXForm, 4, 6, // SubReg_i16_lane
/*46976*/           OPC_EmitInteger, MVT::i32, 14, 
/*46979*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*46982*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VQDMULHslv8i16), 0,
                        1/*#VTs*/, MVT::v8i16, 5/*#Ops*/, 2, 5, 7, 8, 9, 
                    // Src: (intrinsic_wo_chain:v8i16 294:iPTR, (NEONvduplane:v8i16 QPR:v8i16:$src2, (imm:i32):$lane), QPR:v8i16:$src1) - Complexity = 14
                    // Dst: (VQDMULHslv8i16:v8i16 QPR:v8i16:$src1, (EXTRACT_SUBREG:v4i16 QPR:v8i16:$src2, (DSubReg_i16_reg:i32 (imm:i32):$lane)), (SubReg_i16_lane:i32 (imm:i32):$lane))
/*46994*/         /*Scope*/ 54, /*->47049*/
/*46995*/           OPC_CheckChild0Type, MVT::v4i32,
/*46997*/           OPC_RecordChild1, // #1 = $lane
/*46998*/           OPC_MoveChild, 1,
/*47000*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*47003*/           OPC_MoveParent,
/*47004*/           OPC_CheckType, MVT::v4i32,
/*47006*/           OPC_MoveParent,
/*47007*/           OPC_RecordChild2, // #2 = $src1
/*47008*/           OPC_CheckChild2Type, MVT::v4i32,
/*47010*/           OPC_CheckType, MVT::v4i32,
/*47012*/           OPC_EmitConvertToTarget, 1,
/*47014*/           OPC_EmitNodeXForm, 5, 3, // DSubReg_i32_reg
/*47017*/           OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                        1/*#VTs*/, MVT::v2i32, 2/*#Ops*/, 0, 4,  // Results = #5
/*47026*/           OPC_EmitConvertToTarget, 1,
/*47028*/           OPC_EmitNodeXForm, 6, 6, // SubReg_i32_lane
/*47031*/           OPC_EmitInteger, MVT::i32, 14, 
/*47034*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*47037*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VQDMULHslv4i32), 0,
                        1/*#VTs*/, MVT::v4i32, 5/*#Ops*/, 2, 5, 7, 8, 9, 
                    // Src: (intrinsic_wo_chain:v4i32 294:iPTR, (NEONvduplane:v4i32 QPR:v4i32:$src2, (imm:i32):$lane), QPR:v4i32:$src1) - Complexity = 14
                    // Dst: (VQDMULHslv4i32:v4i32 QPR:v4i32:$src1, (EXTRACT_SUBREG:v2i32 QPR:v4i32:$src2, (DSubReg_i32_reg:i32 (imm:i32):$lane)), (SubReg_i32_lane:i32 (imm:i32):$lane))
/*47049*/         0, /*End of Scope*/
/*47050*/       /*Scope*/ 107, /*->47158*/
/*47051*/         OPC_RecordChild1, // #0 = $Vn
/*47052*/         OPC_SwitchType /*4 cases */, 24, MVT::v4i16,// ->47079
/*47055*/           OPC_CheckChild1Type, MVT::v4i16,
/*47057*/           OPC_RecordChild2, // #1 = $Vm
/*47058*/           OPC_CheckChild2Type, MVT::v4i16,
/*47060*/           OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*47062*/           OPC_EmitInteger, MVT::i32, 14, 
/*47065*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*47068*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VQDMULHv4i16), 0,
                        1/*#VTs*/, MVT::v4i16, 4/*#Ops*/, 0, 1, 2, 3, 
                    // Src: (intrinsic_wo_chain:v4i16 294:iPTR, DPR:v4i16:$Vn, DPR:v4i16:$Vm) - Complexity = 8
                    // Dst: (VQDMULHv4i16:v4i16 DPR:v4i16:$Vn, DPR:v4i16:$Vm)
/*47079*/         /*SwitchType*/ 24, MVT::v2i32,// ->47105
/*47081*/           OPC_CheckChild1Type, MVT::v2i32,
/*47083*/           OPC_RecordChild2, // #1 = $Vm
/*47084*/           OPC_CheckChild2Type, MVT::v2i32,
/*47086*/           OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*47088*/           OPC_EmitInteger, MVT::i32, 14, 
/*47091*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*47094*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VQDMULHv2i32), 0,
                        1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                    // Src: (intrinsic_wo_chain:v2i32 294:iPTR, DPR:v2i32:$Vn, DPR:v2i32:$Vm) - Complexity = 8
                    // Dst: (VQDMULHv2i32:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*47105*/         /*SwitchType*/ 24, MVT::v8i16,// ->47131
/*47107*/           OPC_CheckChild1Type, MVT::v8i16,
/*47109*/           OPC_RecordChild2, // #1 = $Vm
/*47110*/           OPC_CheckChild2Type, MVT::v8i16,
/*47112*/           OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*47114*/           OPC_EmitInteger, MVT::i32, 14, 
/*47117*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*47120*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VQDMULHv8i16), 0,
                        1/*#VTs*/, MVT::v8i16, 4/*#Ops*/, 0, 1, 2, 3, 
                    // Src: (intrinsic_wo_chain:v8i16 294:iPTR, QPR:v8i16:$Vn, QPR:v8i16:$Vm) - Complexity = 8
                    // Dst: (VQDMULHv8i16:v8i16 QPR:v8i16:$Vn, QPR:v8i16:$Vm)
/*47131*/         /*SwitchType*/ 24, MVT::v4i32,// ->47157
/*47133*/           OPC_CheckChild1Type, MVT::v4i32,
/*47135*/           OPC_RecordChild2, // #1 = $Vm
/*47136*/           OPC_CheckChild2Type, MVT::v4i32,
/*47138*/           OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*47140*/           OPC_EmitInteger, MVT::i32, 14, 
/*47143*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*47146*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VQDMULHv4i32), 0,
                        1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                    // Src: (intrinsic_wo_chain:v4i32 294:iPTR, QPR:v4i32:$Vn, QPR:v4i32:$Vm) - Complexity = 8
                    // Dst: (VQDMULHv4i32:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm)
/*47157*/         0, // EndSwitchType
/*47158*/       0, /*End of Scope*/
/*47159*/     /*Scope*/ 55|128,5/*695*/, /*->47856*/
/*47161*/       OPC_CheckChild0Integer, 44|128,2/*300*/, 
/*47164*/       OPC_Scope, 55|128,1/*183*/, /*->47350*/ // 5 children in Scope
/*47167*/         OPC_RecordChild1, // #0 = $Vn
/*47168*/         OPC_Scope, 44, /*->47214*/ // 4 children in Scope
/*47170*/           OPC_CheckChild1Type, MVT::v4i16,
/*47172*/           OPC_MoveChild, 2,
/*47174*/           OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*47177*/           OPC_RecordChild0, // #1 = $Vm
/*47178*/           OPC_CheckChild0Type, MVT::v4i16,
/*47180*/           OPC_RecordChild1, // #2 = $lane
/*47181*/           OPC_MoveChild, 1,
/*47183*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*47186*/           OPC_MoveParent,
/*47187*/           OPC_CheckType, MVT::v4i16,
/*47189*/           OPC_MoveParent,
/*47190*/           OPC_CheckType, MVT::v4i16,
/*47192*/           OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*47194*/           OPC_EmitConvertToTarget, 2,
/*47196*/           OPC_EmitInteger, MVT::i32, 14, 
/*47199*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*47202*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VQRDMULHslv4i16), 0,
                        1/*#VTs*/, MVT::v4i16, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                    // Src: (intrinsic_wo_chain:v4i16 300:iPTR, DPR:v4i16:$Vn, (NEONvduplane:v4i16 DPR_8:v4i16:$Vm, (imm:i32):$lane)) - Complexity = 14
                    // Dst: (VQRDMULHslv4i16:v4i16 DPR:v4i16:$Vn, DPR_8:v4i16:$Vm, (imm:i32):$lane)
/*47214*/         /*Scope*/ 44, /*->47259*/
/*47215*/           OPC_CheckChild1Type, MVT::v2i32,
/*47217*/           OPC_MoveChild, 2,
/*47219*/           OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*47222*/           OPC_RecordChild0, // #1 = $Vm
/*47223*/           OPC_CheckChild0Type, MVT::v2i32,
/*47225*/           OPC_RecordChild1, // #2 = $lane
/*47226*/           OPC_MoveChild, 1,
/*47228*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*47231*/           OPC_MoveParent,
/*47232*/           OPC_CheckType, MVT::v2i32,
/*47234*/           OPC_MoveParent,
/*47235*/           OPC_CheckType, MVT::v2i32,
/*47237*/           OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*47239*/           OPC_EmitConvertToTarget, 2,
/*47241*/           OPC_EmitInteger, MVT::i32, 14, 
/*47244*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*47247*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VQRDMULHslv2i32), 0,
                        1/*#VTs*/, MVT::v2i32, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                    // Src: (intrinsic_wo_chain:v2i32 300:iPTR, DPR:v2i32:$Vn, (NEONvduplane:v2i32 DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)) - Complexity = 14
                    // Dst: (VQRDMULHslv2i32:v2i32 DPR:v2i32:$Vn, DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)
/*47259*/         /*Scope*/ 44, /*->47304*/
/*47260*/           OPC_CheckChild1Type, MVT::v8i16,
/*47262*/           OPC_MoveChild, 2,
/*47264*/           OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*47267*/           OPC_RecordChild0, // #1 = $Vm
/*47268*/           OPC_CheckChild0Type, MVT::v4i16,
/*47270*/           OPC_RecordChild1, // #2 = $lane
/*47271*/           OPC_MoveChild, 1,
/*47273*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*47276*/           OPC_MoveParent,
/*47277*/           OPC_CheckType, MVT::v8i16,
/*47279*/           OPC_MoveParent,
/*47280*/           OPC_CheckType, MVT::v8i16,
/*47282*/           OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*47284*/           OPC_EmitConvertToTarget, 2,
/*47286*/           OPC_EmitInteger, MVT::i32, 14, 
/*47289*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*47292*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VQRDMULHslv8i16), 0,
                        1/*#VTs*/, MVT::v8i16, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                    // Src: (intrinsic_wo_chain:v8i16 300:iPTR, QPR:v8i16:$Vn, (NEONvduplane:v8i16 DPR_8:v4i16:$Vm, (imm:i32):$lane)) - Complexity = 14
                    // Dst: (VQRDMULHslv8i16:v8i16 QPR:v8i16:$Vn, DPR_8:v4i16:$Vm, (imm:i32):$lane)
/*47304*/         /*Scope*/ 44, /*->47349*/
/*47305*/           OPC_CheckChild1Type, MVT::v4i32,
/*47307*/           OPC_MoveChild, 2,
/*47309*/           OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*47312*/           OPC_RecordChild0, // #1 = $Vm
/*47313*/           OPC_CheckChild0Type, MVT::v2i32,
/*47315*/           OPC_RecordChild1, // #2 = $lane
/*47316*/           OPC_MoveChild, 1,
/*47318*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*47321*/           OPC_MoveParent,
/*47322*/           OPC_CheckType, MVT::v4i32,
/*47324*/           OPC_MoveParent,
/*47325*/           OPC_CheckType, MVT::v4i32,
/*47327*/           OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*47329*/           OPC_EmitConvertToTarget, 2,
/*47331*/           OPC_EmitInteger, MVT::i32, 14, 
/*47334*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*47337*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VQRDMULHslv4i32), 0,
                        1/*#VTs*/, MVT::v4i32, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                    // Src: (intrinsic_wo_chain:v4i32 300:iPTR, QPR:v4i32:$Vn, (NEONvduplane:v4i32 DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)) - Complexity = 14
                    // Dst: (VQRDMULHslv4i32:v4i32 QPR:v4i32:$Vn, DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)
/*47349*/         0, /*End of Scope*/
/*47350*/       /*Scope*/ 24|128,1/*152*/, /*->47504*/
/*47352*/         OPC_MoveChild, 1,
/*47354*/         OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*47357*/         OPC_RecordChild0, // #0 = $Vm
/*47358*/         OPC_Scope, 71, /*->47431*/ // 2 children in Scope
/*47360*/           OPC_CheckChild0Type, MVT::v4i16,
/*47362*/           OPC_RecordChild1, // #1 = $lane
/*47363*/           OPC_MoveChild, 1,
/*47365*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*47368*/           OPC_MoveParent,
/*47369*/           OPC_SwitchType /*2 cases */, 28, MVT::v4i16,// ->47400
/*47372*/             OPC_MoveParent,
/*47373*/             OPC_RecordChild2, // #2 = $Vn
/*47374*/             OPC_CheckChild2Type, MVT::v4i16,
/*47376*/             OPC_CheckType, MVT::v4i16,
/*47378*/             OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*47380*/             OPC_EmitConvertToTarget, 1,
/*47382*/             OPC_EmitInteger, MVT::i32, 14, 
/*47385*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*47388*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VQRDMULHslv4i16), 0,
                          1/*#VTs*/, MVT::v4i16, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                      // Src: (intrinsic_wo_chain:v4i16 300:iPTR, (NEONvduplane:v4i16 DPR_8:v4i16:$Vm, (imm:i32):$lane), DPR:v4i16:$Vn) - Complexity = 14
                      // Dst: (VQRDMULHslv4i16:v4i16 DPR:v4i16:$Vn, DPR_8:v4i16:$Vm, (imm:i32):$lane)
/*47400*/           /*SwitchType*/ 28, MVT::v8i16,// ->47430
/*47402*/             OPC_MoveParent,
/*47403*/             OPC_RecordChild2, // #2 = $Vn
/*47404*/             OPC_CheckChild2Type, MVT::v8i16,
/*47406*/             OPC_CheckType, MVT::v8i16,
/*47408*/             OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*47410*/             OPC_EmitConvertToTarget, 1,
/*47412*/             OPC_EmitInteger, MVT::i32, 14, 
/*47415*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*47418*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VQRDMULHslv8i16), 0,
                          1/*#VTs*/, MVT::v8i16, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                      // Src: (intrinsic_wo_chain:v8i16 300:iPTR, (NEONvduplane:v8i16 DPR_8:v4i16:$Vm, (imm:i32):$lane), QPR:v8i16:$Vn) - Complexity = 14
                      // Dst: (VQRDMULHslv8i16:v8i16 QPR:v8i16:$Vn, DPR_8:v4i16:$Vm, (imm:i32):$lane)
/*47430*/           0, // EndSwitchType
/*47431*/         /*Scope*/ 71, /*->47503*/
/*47432*/           OPC_CheckChild0Type, MVT::v2i32,
/*47434*/           OPC_RecordChild1, // #1 = $lane
/*47435*/           OPC_MoveChild, 1,
/*47437*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*47440*/           OPC_MoveParent,
/*47441*/           OPC_SwitchType /*2 cases */, 28, MVT::v2i32,// ->47472
/*47444*/             OPC_MoveParent,
/*47445*/             OPC_RecordChild2, // #2 = $Vn
/*47446*/             OPC_CheckChild2Type, MVT::v2i32,
/*47448*/             OPC_CheckType, MVT::v2i32,
/*47450*/             OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*47452*/             OPC_EmitConvertToTarget, 1,
/*47454*/             OPC_EmitInteger, MVT::i32, 14, 
/*47457*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*47460*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VQRDMULHslv2i32), 0,
                          1/*#VTs*/, MVT::v2i32, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                      // Src: (intrinsic_wo_chain:v2i32 300:iPTR, (NEONvduplane:v2i32 DPR_VFP2:v2i32:$Vm, (imm:i32):$lane), DPR:v2i32:$Vn) - Complexity = 14
                      // Dst: (VQRDMULHslv2i32:v2i32 DPR:v2i32:$Vn, DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)
/*47472*/           /*SwitchType*/ 28, MVT::v4i32,// ->47502
/*47474*/             OPC_MoveParent,
/*47475*/             OPC_RecordChild2, // #2 = $Vn
/*47476*/             OPC_CheckChild2Type, MVT::v4i32,
/*47478*/             OPC_CheckType, MVT::v4i32,
/*47480*/             OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*47482*/             OPC_EmitConvertToTarget, 1,
/*47484*/             OPC_EmitInteger, MVT::i32, 14, 
/*47487*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*47490*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VQRDMULHslv4i32), 0,
                          1/*#VTs*/, MVT::v4i32, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                      // Src: (intrinsic_wo_chain:v4i32 300:iPTR, (NEONvduplane:v4i32 DPR_VFP2:v2i32:$Vm, (imm:i32):$lane), QPR:v4i32:$Vn) - Complexity = 14
                      // Dst: (VQRDMULHslv4i32:v4i32 QPR:v4i32:$Vn, DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)
/*47502*/           0, // EndSwitchType
/*47503*/         0, /*End of Scope*/
/*47504*/       /*Scope*/ 123, /*->47628*/
/*47505*/         OPC_RecordChild1, // #0 = $src1
/*47506*/         OPC_Scope, 59, /*->47567*/ // 2 children in Scope
/*47508*/           OPC_CheckChild1Type, MVT::v8i16,
/*47510*/           OPC_MoveChild, 2,
/*47512*/           OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*47515*/           OPC_RecordChild0, // #1 = $src2
/*47516*/           OPC_CheckChild0Type, MVT::v8i16,
/*47518*/           OPC_RecordChild1, // #2 = $lane
/*47519*/           OPC_MoveChild, 1,
/*47521*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*47524*/           OPC_MoveParent,
/*47525*/           OPC_CheckType, MVT::v8i16,
/*47527*/           OPC_MoveParent,
/*47528*/           OPC_CheckType, MVT::v8i16,
/*47530*/           OPC_EmitConvertToTarget, 2,
/*47532*/           OPC_EmitNodeXForm, 3, 3, // DSubReg_i16_reg
/*47535*/           OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                        1/*#VTs*/, MVT::v4i16, 2/*#Ops*/, 1, 4,  // Results = #5
/*47544*/           OPC_EmitConvertToTarget, 2,
/*47546*/           OPC_EmitNodeXForm, 4, 6, // SubReg_i16_lane
/*47549*/           OPC_EmitInteger, MVT::i32, 14, 
/*47552*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*47555*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VQRDMULHslv8i16), 0,
                        1/*#VTs*/, MVT::v8i16, 5/*#Ops*/, 0, 5, 7, 8, 9, 
                    // Src: (intrinsic_wo_chain:v8i16 300:iPTR, QPR:v8i16:$src1, (NEONvduplane:v8i16 QPR:v8i16:$src2, (imm:i32):$lane)) - Complexity = 14
                    // Dst: (VQRDMULHslv8i16:v8i16 QPR:v8i16:$src1, (EXTRACT_SUBREG:v4i16 QPR:v8i16:$src2, (DSubReg_i16_reg:i32 (imm:i32):$lane)), (SubReg_i16_lane:i32 (imm:i32):$lane))
/*47567*/         /*Scope*/ 59, /*->47627*/
/*47568*/           OPC_CheckChild1Type, MVT::v4i32,
/*47570*/           OPC_MoveChild, 2,
/*47572*/           OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*47575*/           OPC_RecordChild0, // #1 = $src2
/*47576*/           OPC_CheckChild0Type, MVT::v4i32,
/*47578*/           OPC_RecordChild1, // #2 = $lane
/*47579*/           OPC_MoveChild, 1,
/*47581*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*47584*/           OPC_MoveParent,
/*47585*/           OPC_CheckType, MVT::v4i32,
/*47587*/           OPC_MoveParent,
/*47588*/           OPC_CheckType, MVT::v4i32,
/*47590*/           OPC_EmitConvertToTarget, 2,
/*47592*/           OPC_EmitNodeXForm, 5, 3, // DSubReg_i32_reg
/*47595*/           OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                        1/*#VTs*/, MVT::v2i32, 2/*#Ops*/, 1, 4,  // Results = #5
/*47604*/           OPC_EmitConvertToTarget, 2,
/*47606*/           OPC_EmitNodeXForm, 6, 6, // SubReg_i32_lane
/*47609*/           OPC_EmitInteger, MVT::i32, 14, 
/*47612*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*47615*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VQRDMULHslv4i32), 0,
                        1/*#VTs*/, MVT::v4i32, 5/*#Ops*/, 0, 5, 7, 8, 9, 
                    // Src: (intrinsic_wo_chain:v4i32 300:iPTR, QPR:v4i32:$src1, (NEONvduplane:v4i32 QPR:v4i32:$src2, (imm:i32):$lane)) - Complexity = 14
                    // Dst: (VQRDMULHslv4i32:v4i32 QPR:v4i32:$src1, (EXTRACT_SUBREG:v2i32 QPR:v4i32:$src2, (DSubReg_i32_reg:i32 (imm:i32):$lane)), (SubReg_i32_lane:i32 (imm:i32):$lane))
/*47627*/         0, /*End of Scope*/
/*47628*/       /*Scope*/ 118, /*->47747*/
/*47629*/         OPC_MoveChild, 1,
/*47631*/         OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*47634*/         OPC_RecordChild0, // #0 = $src2
/*47635*/         OPC_Scope, 54, /*->47691*/ // 2 children in Scope
/*47637*/           OPC_CheckChild0Type, MVT::v8i16,
/*47639*/           OPC_RecordChild1, // #1 = $lane
/*47640*/           OPC_MoveChild, 1,
/*47642*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*47645*/           OPC_MoveParent,
/*47646*/           OPC_CheckType, MVT::v8i16,
/*47648*/           OPC_MoveParent,
/*47649*/           OPC_RecordChild2, // #2 = $src1
/*47650*/           OPC_CheckChild2Type, MVT::v8i16,
/*47652*/           OPC_CheckType, MVT::v8i16,
/*47654*/           OPC_EmitConvertToTarget, 1,
/*47656*/           OPC_EmitNodeXForm, 3, 3, // DSubReg_i16_reg
/*47659*/           OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                        1/*#VTs*/, MVT::v4i16, 2/*#Ops*/, 0, 4,  // Results = #5
/*47668*/           OPC_EmitConvertToTarget, 1,
/*47670*/           OPC_EmitNodeXForm, 4, 6, // SubReg_i16_lane
/*47673*/           OPC_EmitInteger, MVT::i32, 14, 
/*47676*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*47679*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VQRDMULHslv8i16), 0,
                        1/*#VTs*/, MVT::v8i16, 5/*#Ops*/, 2, 5, 7, 8, 9, 
                    // Src: (intrinsic_wo_chain:v8i16 300:iPTR, (NEONvduplane:v8i16 QPR:v8i16:$src2, (imm:i32):$lane), QPR:v8i16:$src1) - Complexity = 14
                    // Dst: (VQRDMULHslv8i16:v8i16 QPR:v8i16:$src1, (EXTRACT_SUBREG:v4i16 QPR:v8i16:$src2, (DSubReg_i16_reg:i32 (imm:i32):$lane)), (SubReg_i16_lane:i32 (imm:i32):$lane))
/*47691*/         /*Scope*/ 54, /*->47746*/
/*47692*/           OPC_CheckChild0Type, MVT::v4i32,
/*47694*/           OPC_RecordChild1, // #1 = $lane
/*47695*/           OPC_MoveChild, 1,
/*47697*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*47700*/           OPC_MoveParent,
/*47701*/           OPC_CheckType, MVT::v4i32,
/*47703*/           OPC_MoveParent,
/*47704*/           OPC_RecordChild2, // #2 = $src1
/*47705*/           OPC_CheckChild2Type, MVT::v4i32,
/*47707*/           OPC_CheckType, MVT::v4i32,
/*47709*/           OPC_EmitConvertToTarget, 1,
/*47711*/           OPC_EmitNodeXForm, 5, 3, // DSubReg_i32_reg
/*47714*/           OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                        1/*#VTs*/, MVT::v2i32, 2/*#Ops*/, 0, 4,  // Results = #5
/*47723*/           OPC_EmitConvertToTarget, 1,
/*47725*/           OPC_EmitNodeXForm, 6, 6, // SubReg_i32_lane
/*47728*/           OPC_EmitInteger, MVT::i32, 14, 
/*47731*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*47734*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VQRDMULHslv4i32), 0,
                        1/*#VTs*/, MVT::v4i32, 5/*#Ops*/, 2, 5, 7, 8, 9, 
                    // Src: (intrinsic_wo_chain:v4i32 300:iPTR, (NEONvduplane:v4i32 QPR:v4i32:$src2, (imm:i32):$lane), QPR:v4i32:$src1) - Complexity = 14
                    // Dst: (VQRDMULHslv4i32:v4i32 QPR:v4i32:$src1, (EXTRACT_SUBREG:v2i32 QPR:v4i32:$src2, (DSubReg_i32_reg:i32 (imm:i32):$lane)), (SubReg_i32_lane:i32 (imm:i32):$lane))
/*47746*/         0, /*End of Scope*/
/*47747*/       /*Scope*/ 107, /*->47855*/
/*47748*/         OPC_RecordChild1, // #0 = $Vn
/*47749*/         OPC_SwitchType /*4 cases */, 24, MVT::v4i16,// ->47776
/*47752*/           OPC_CheckChild1Type, MVT::v4i16,
/*47754*/           OPC_RecordChild2, // #1 = $Vm
/*47755*/           OPC_CheckChild2Type, MVT::v4i16,
/*47757*/           OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*47759*/           OPC_EmitInteger, MVT::i32, 14, 
/*47762*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*47765*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VQRDMULHv4i16), 0,
                        1/*#VTs*/, MVT::v4i16, 4/*#Ops*/, 0, 1, 2, 3, 
                    // Src: (intrinsic_wo_chain:v4i16 300:iPTR, DPR:v4i16:$Vn, DPR:v4i16:$Vm) - Complexity = 8
                    // Dst: (VQRDMULHv4i16:v4i16 DPR:v4i16:$Vn, DPR:v4i16:$Vm)
/*47776*/         /*SwitchType*/ 24, MVT::v2i32,// ->47802
/*47778*/           OPC_CheckChild1Type, MVT::v2i32,
/*47780*/           OPC_RecordChild2, // #1 = $Vm
/*47781*/           OPC_CheckChild2Type, MVT::v2i32,
/*47783*/           OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*47785*/           OPC_EmitInteger, MVT::i32, 14, 
/*47788*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*47791*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VQRDMULHv2i32), 0,
                        1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                    // Src: (intrinsic_wo_chain:v2i32 300:iPTR, DPR:v2i32:$Vn, DPR:v2i32:$Vm) - Complexity = 8
                    // Dst: (VQRDMULHv2i32:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*47802*/         /*SwitchType*/ 24, MVT::v8i16,// ->47828
/*47804*/           OPC_CheckChild1Type, MVT::v8i16,
/*47806*/           OPC_RecordChild2, // #1 = $Vm
/*47807*/           OPC_CheckChild2Type, MVT::v8i16,
/*47809*/           OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*47811*/           OPC_EmitInteger, MVT::i32, 14, 
/*47814*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*47817*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VQRDMULHv8i16), 0,
                        1/*#VTs*/, MVT::v8i16, 4/*#Ops*/, 0, 1, 2, 3, 
                    // Src: (intrinsic_wo_chain:v8i16 300:iPTR, QPR:v8i16:$Vn, QPR:v8i16:$Vm) - Complexity = 8
                    // Dst: (VQRDMULHv8i16:v8i16 QPR:v8i16:$Vn, QPR:v8i16:$Vm)
/*47828*/         /*SwitchType*/ 24, MVT::v4i32,// ->47854
/*47830*/           OPC_CheckChild1Type, MVT::v4i32,
/*47832*/           OPC_RecordChild2, // #1 = $Vm
/*47833*/           OPC_CheckChild2Type, MVT::v4i32,
/*47835*/           OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*47837*/           OPC_EmitInteger, MVT::i32, 14, 
/*47840*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*47843*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VQRDMULHv4i32), 0,
                        1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                    // Src: (intrinsic_wo_chain:v4i32 300:iPTR, QPR:v4i32:$Vn, QPR:v4i32:$Vm) - Complexity = 8
                    // Dst: (VQRDMULHv4i32:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm)
/*47854*/         0, // EndSwitchType
/*47855*/       0, /*End of Scope*/
/*47856*/     /*Scope*/ 116|128,1/*244*/, /*->48102*/
/*47858*/       OPC_CheckChild0Integer, 39|128,2/*295*/, 
/*47861*/       OPC_Scope, 93, /*->47956*/ // 3 children in Scope
/*47863*/         OPC_RecordChild1, // #0 = $Vn
/*47864*/         OPC_Scope, 44, /*->47910*/ // 2 children in Scope
/*47866*/           OPC_CheckChild1Type, MVT::v4i16,
/*47868*/           OPC_MoveChild, 2,
/*47870*/           OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*47873*/           OPC_RecordChild0, // #1 = $Vm
/*47874*/           OPC_CheckChild0Type, MVT::v4i16,
/*47876*/           OPC_RecordChild1, // #2 = $lane
/*47877*/           OPC_MoveChild, 1,
/*47879*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*47882*/           OPC_MoveParent,
/*47883*/           OPC_CheckType, MVT::v4i16,
/*47885*/           OPC_MoveParent,
/*47886*/           OPC_CheckType, MVT::v4i32,
/*47888*/           OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*47890*/           OPC_EmitConvertToTarget, 2,
/*47892*/           OPC_EmitInteger, MVT::i32, 14, 
/*47895*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*47898*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VQDMULLslv4i16), 0,
                        1/*#VTs*/, MVT::v4i32, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                    // Src: (intrinsic_wo_chain:v4i32 295:iPTR, DPR:v4i16:$Vn, (NEONvduplane:v4i16 DPR_8:v4i16:$Vm, (imm:i32):$lane)) - Complexity = 14
                    // Dst: (VQDMULLslv4i16:v4i32 DPR:v4i16:$Vn, DPR_8:v4i16:$Vm, (imm:i32):$lane)
/*47910*/         /*Scope*/ 44, /*->47955*/
/*47911*/           OPC_CheckChild1Type, MVT::v2i32,
/*47913*/           OPC_MoveChild, 2,
/*47915*/           OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*47918*/           OPC_RecordChild0, // #1 = $Vm
/*47919*/           OPC_CheckChild0Type, MVT::v2i32,
/*47921*/           OPC_RecordChild1, // #2 = $lane
/*47922*/           OPC_MoveChild, 1,
/*47924*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*47927*/           OPC_MoveParent,
/*47928*/           OPC_CheckType, MVT::v2i32,
/*47930*/           OPC_MoveParent,
/*47931*/           OPC_CheckType, MVT::v2i64,
/*47933*/           OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*47935*/           OPC_EmitConvertToTarget, 2,
/*47937*/           OPC_EmitInteger, MVT::i32, 14, 
/*47940*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*47943*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VQDMULLslv2i32), 0,
                        1/*#VTs*/, MVT::v2i64, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                    // Src: (intrinsic_wo_chain:v2i64 295:iPTR, DPR:v2i32:$Vn, (NEONvduplane:v2i32 DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)) - Complexity = 14
                    // Dst: (VQDMULLslv2i32:v2i64 DPR:v2i32:$Vn, DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)
/*47955*/         0, /*End of Scope*/
/*47956*/       /*Scope*/ 88, /*->48045*/
/*47957*/         OPC_MoveChild, 1,
/*47959*/         OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*47962*/         OPC_RecordChild0, // #0 = $Vm
/*47963*/         OPC_Scope, 39, /*->48004*/ // 2 children in Scope
/*47965*/           OPC_CheckChild0Type, MVT::v4i16,
/*47967*/           OPC_RecordChild1, // #1 = $lane
/*47968*/           OPC_MoveChild, 1,
/*47970*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*47973*/           OPC_MoveParent,
/*47974*/           OPC_CheckType, MVT::v4i16,
/*47976*/           OPC_MoveParent,
/*47977*/           OPC_RecordChild2, // #2 = $Vn
/*47978*/           OPC_CheckChild2Type, MVT::v4i16,
/*47980*/           OPC_CheckType, MVT::v4i32,
/*47982*/           OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*47984*/           OPC_EmitConvertToTarget, 1,
/*47986*/           OPC_EmitInteger, MVT::i32, 14, 
/*47989*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*47992*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VQDMULLslv4i16), 0,
                        1/*#VTs*/, MVT::v4i32, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                    // Src: (intrinsic_wo_chain:v4i32 295:iPTR, (NEONvduplane:v4i16 DPR_8:v4i16:$Vm, (imm:i32):$lane), DPR:v4i16:$Vn) - Complexity = 14
                    // Dst: (VQDMULLslv4i16:v4i32 DPR:v4i16:$Vn, DPR_8:v4i16:$Vm, (imm:i32):$lane)
/*48004*/         /*Scope*/ 39, /*->48044*/
/*48005*/           OPC_CheckChild0Type, MVT::v2i32,
/*48007*/           OPC_RecordChild1, // #1 = $lane
/*48008*/           OPC_MoveChild, 1,
/*48010*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*48013*/           OPC_MoveParent,
/*48014*/           OPC_CheckType, MVT::v2i32,
/*48016*/           OPC_MoveParent,
/*48017*/           OPC_RecordChild2, // #2 = $Vn
/*48018*/           OPC_CheckChild2Type, MVT::v2i32,
/*48020*/           OPC_CheckType, MVT::v2i64,
/*48022*/           OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*48024*/           OPC_EmitConvertToTarget, 1,
/*48026*/           OPC_EmitInteger, MVT::i32, 14, 
/*48029*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*48032*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VQDMULLslv2i32), 0,
                        1/*#VTs*/, MVT::v2i64, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                    // Src: (intrinsic_wo_chain:v2i64 295:iPTR, (NEONvduplane:v2i32 DPR_VFP2:v2i32:$Vm, (imm:i32):$lane), DPR:v2i32:$Vn) - Complexity = 14
                    // Dst: (VQDMULLslv2i32:v2i64 DPR:v2i32:$Vn, DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)
/*48044*/         0, /*End of Scope*/
/*48045*/       /*Scope*/ 55, /*->48101*/
/*48046*/         OPC_RecordChild1, // #0 = $Vn
/*48047*/         OPC_SwitchType /*2 cases */, 24, MVT::v4i32,// ->48074
/*48050*/           OPC_CheckChild1Type, MVT::v4i16,
/*48052*/           OPC_RecordChild2, // #1 = $Vm
/*48053*/           OPC_CheckChild2Type, MVT::v4i16,
/*48055*/           OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*48057*/           OPC_EmitInteger, MVT::i32, 14, 
/*48060*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*48063*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VQDMULLv4i32), 0,
                        1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                    // Src: (intrinsic_wo_chain:v4i32 295:iPTR, DPR:v4i16:$Vn, DPR:v4i16:$Vm) - Complexity = 8
                    // Dst: (VQDMULLv4i32:v4i32 DPR:v4i16:$Vn, DPR:v4i16:$Vm)
/*48074*/         /*SwitchType*/ 24, MVT::v2i64,// ->48100
/*48076*/           OPC_CheckChild1Type, MVT::v2i32,
/*48078*/           OPC_RecordChild2, // #1 = $Vm
/*48079*/           OPC_CheckChild2Type, MVT::v2i32,
/*48081*/           OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*48083*/           OPC_EmitInteger, MVT::i32, 14, 
/*48086*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*48089*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VQDMULLv2i64), 0,
                        1/*#VTs*/, MVT::v2i64, 4/*#Ops*/, 0, 1, 2, 3, 
                    // Src: (intrinsic_wo_chain:v2i64 295:iPTR, DPR:v2i32:$Vn, DPR:v2i32:$Vm) - Complexity = 8
                    // Dst: (VQDMULLv2i64:v2i64 DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*48100*/         0, // EndSwitchType
/*48101*/       0, /*End of Scope*/
/*48102*/     /*Scope*/ 72, /*->48175*/
/*48103*/       OPC_CheckChild0Integer, 121|128,1/*249*/, 
/*48106*/       OPC_RecordChild1, // #0 = $Vm
/*48107*/       OPC_Scope, 32, /*->48141*/ // 2 children in Scope
/*48109*/         OPC_CheckChild1Type, MVT::v2f32,
/*48111*/         OPC_RecordChild2, // #1 = $SIMM
/*48112*/         OPC_MoveChild, 2,
/*48114*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*48117*/         OPC_MoveParent,
/*48118*/         OPC_CheckType, MVT::v2i32,
/*48120*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*48122*/         OPC_EmitConvertToTarget, 1,
/*48124*/         OPC_EmitInteger, MVT::i32, 14, 
/*48127*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*48130*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VCVTf2xsd), 0,
                      1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 2, 3, 4, 
                  // Src: (intrinsic_wo_chain:v2i32 249:iPTR, DPR:v2f32:$Vm, (imm:i32):$SIMM) - Complexity = 11
                  // Dst: (VCVTf2xsd:v2i32 DPR:v2f32:$Vm, (imm:i32):$SIMM)
/*48141*/       /*Scope*/ 32, /*->48174*/
/*48142*/         OPC_CheckChild1Type, MVT::v4f32,
/*48144*/         OPC_RecordChild2, // #1 = $SIMM
/*48145*/         OPC_MoveChild, 2,
/*48147*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*48150*/         OPC_MoveParent,
/*48151*/         OPC_CheckType, MVT::v4i32,
/*48153*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*48155*/         OPC_EmitConvertToTarget, 1,
/*48157*/         OPC_EmitInteger, MVT::i32, 14, 
/*48160*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*48163*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VCVTf2xsq), 0,
                      1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 2, 3, 4, 
                  // Src: (intrinsic_wo_chain:v4i32 249:iPTR, QPR:v4f32:$Vm, (imm:i32):$SIMM) - Complexity = 11
                  // Dst: (VCVTf2xsq:v4i32 QPR:v4f32:$Vm, (imm:i32):$SIMM)
/*48174*/       0, /*End of Scope*/
/*48175*/     /*Scope*/ 72, /*->48248*/
/*48176*/       OPC_CheckChild0Integer, 122|128,1/*250*/, 
/*48179*/       OPC_RecordChild1, // #0 = $Vm
/*48180*/       OPC_Scope, 32, /*->48214*/ // 2 children in Scope
/*48182*/         OPC_CheckChild1Type, MVT::v2f32,
/*48184*/         OPC_RecordChild2, // #1 = $SIMM
/*48185*/         OPC_MoveChild, 2,
/*48187*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*48190*/         OPC_MoveParent,
/*48191*/         OPC_CheckType, MVT::v2i32,
/*48193*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*48195*/         OPC_EmitConvertToTarget, 1,
/*48197*/         OPC_EmitInteger, MVT::i32, 14, 
/*48200*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*48203*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VCVTf2xud), 0,
                      1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 2, 3, 4, 
                  // Src: (intrinsic_wo_chain:v2i32 250:iPTR, DPR:v2f32:$Vm, (imm:i32):$SIMM) - Complexity = 11
                  // Dst: (VCVTf2xud:v2i32 DPR:v2f32:$Vm, (imm:i32):$SIMM)
/*48214*/       /*Scope*/ 32, /*->48247*/
/*48215*/         OPC_CheckChild1Type, MVT::v4f32,
/*48217*/         OPC_RecordChild2, // #1 = $SIMM
/*48218*/         OPC_MoveChild, 2,
/*48220*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*48223*/         OPC_MoveParent,
/*48224*/         OPC_CheckType, MVT::v4i32,
/*48226*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*48228*/         OPC_EmitConvertToTarget, 1,
/*48230*/         OPC_EmitInteger, MVT::i32, 14, 
/*48233*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*48236*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VCVTf2xuq), 0,
                      1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 2, 3, 4, 
                  // Src: (intrinsic_wo_chain:v4i32 250:iPTR, QPR:v4f32:$Vm, (imm:i32):$SIMM) - Complexity = 11
                  // Dst: (VCVTf2xuq:v4i32 QPR:v4f32:$Vm, (imm:i32):$SIMM)
/*48247*/       0, /*End of Scope*/
/*48248*/     /*Scope*/ 34|128,1/*162*/, /*->48412*/
/*48250*/       OPC_CheckChild0Integer, 5|128,2/*261*/, 
/*48253*/       OPC_RecordChild1, // #0 = $Vn
/*48254*/       OPC_SwitchType /*6 cases */, 24, MVT::v4i16,// ->48281
/*48257*/         OPC_CheckChild1Type, MVT::v4i16,
/*48259*/         OPC_RecordChild2, // #1 = $Vm
/*48260*/         OPC_CheckChild2Type, MVT::v4i16,
/*48262*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*48264*/         OPC_EmitInteger, MVT::i32, 14, 
/*48267*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*48270*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VHADDsv4i16), 0,
                      1/*#VTs*/, MVT::v4i16, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v4i16 261:iPTR, DPR:v4i16:$Vn, DPR:v4i16:$Vm) - Complexity = 8
                  // Dst: (VHADDsv4i16:v4i16 DPR:v4i16:$Vn, DPR:v4i16:$Vm)
/*48281*/       /*SwitchType*/ 24, MVT::v2i32,// ->48307
/*48283*/         OPC_CheckChild1Type, MVT::v2i32,
/*48285*/         OPC_RecordChild2, // #1 = $Vm
/*48286*/         OPC_CheckChild2Type, MVT::v2i32,
/*48288*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*48290*/         OPC_EmitInteger, MVT::i32, 14, 
/*48293*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*48296*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VHADDsv2i32), 0,
                      1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v2i32 261:iPTR, DPR:v2i32:$Vn, DPR:v2i32:$Vm) - Complexity = 8
                  // Dst: (VHADDsv2i32:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*48307*/       /*SwitchType*/ 24, MVT::v8i16,// ->48333
/*48309*/         OPC_CheckChild1Type, MVT::v8i16,
/*48311*/         OPC_RecordChild2, // #1 = $Vm
/*48312*/         OPC_CheckChild2Type, MVT::v8i16,
/*48314*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*48316*/         OPC_EmitInteger, MVT::i32, 14, 
/*48319*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*48322*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VHADDsv8i16), 0,
                      1/*#VTs*/, MVT::v8i16, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v8i16 261:iPTR, QPR:v8i16:$Vn, QPR:v8i16:$Vm) - Complexity = 8
                  // Dst: (VHADDsv8i16:v8i16 QPR:v8i16:$Vn, QPR:v8i16:$Vm)
/*48333*/       /*SwitchType*/ 24, MVT::v4i32,// ->48359
/*48335*/         OPC_CheckChild1Type, MVT::v4i32,
/*48337*/         OPC_RecordChild2, // #1 = $Vm
/*48338*/         OPC_CheckChild2Type, MVT::v4i32,
/*48340*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*48342*/         OPC_EmitInteger, MVT::i32, 14, 
/*48345*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*48348*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VHADDsv4i32), 0,
                      1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v4i32 261:iPTR, QPR:v4i32:$Vn, QPR:v4i32:$Vm) - Complexity = 8
                  // Dst: (VHADDsv4i32:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm)
/*48359*/       /*SwitchType*/ 24, MVT::v8i8,// ->48385
/*48361*/         OPC_CheckChild1Type, MVT::v8i8,
/*48363*/         OPC_RecordChild2, // #1 = $Vm
/*48364*/         OPC_CheckChild2Type, MVT::v8i8,
/*48366*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*48368*/         OPC_EmitInteger, MVT::i32, 14, 
/*48371*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*48374*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VHADDsv8i8), 0,
                      1/*#VTs*/, MVT::v8i8, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v8i8 261:iPTR, DPR:v8i8:$Vn, DPR:v8i8:$Vm) - Complexity = 8
                  // Dst: (VHADDsv8i8:v8i8 DPR:v8i8:$Vn, DPR:v8i8:$Vm)
/*48385*/       /*SwitchType*/ 24, MVT::v16i8,// ->48411
/*48387*/         OPC_CheckChild1Type, MVT::v16i8,
/*48389*/         OPC_RecordChild2, // #1 = $Vm
/*48390*/         OPC_CheckChild2Type, MVT::v16i8,
/*48392*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*48394*/         OPC_EmitInteger, MVT::i32, 14, 
/*48397*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*48400*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VHADDsv16i8), 0,
                      1/*#VTs*/, MVT::v16i8, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v16i8 261:iPTR, QPR:v16i8:$Vn, QPR:v16i8:$Vm) - Complexity = 8
                  // Dst: (VHADDsv16i8:v16i8 QPR:v16i8:$Vn, QPR:v16i8:$Vm)
/*48411*/       0, // EndSwitchType
/*48412*/     /*Scope*/ 34|128,1/*162*/, /*->48576*/
/*48414*/       OPC_CheckChild0Integer, 6|128,2/*262*/, 
/*48417*/       OPC_RecordChild1, // #0 = $Vn
/*48418*/       OPC_SwitchType /*6 cases */, 24, MVT::v4i16,// ->48445
/*48421*/         OPC_CheckChild1Type, MVT::v4i16,
/*48423*/         OPC_RecordChild2, // #1 = $Vm
/*48424*/         OPC_CheckChild2Type, MVT::v4i16,
/*48426*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*48428*/         OPC_EmitInteger, MVT::i32, 14, 
/*48431*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*48434*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VHADDuv4i16), 0,
                      1/*#VTs*/, MVT::v4i16, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v4i16 262:iPTR, DPR:v4i16:$Vn, DPR:v4i16:$Vm) - Complexity = 8
                  // Dst: (VHADDuv4i16:v4i16 DPR:v4i16:$Vn, DPR:v4i16:$Vm)
/*48445*/       /*SwitchType*/ 24, MVT::v2i32,// ->48471
/*48447*/         OPC_CheckChild1Type, MVT::v2i32,
/*48449*/         OPC_RecordChild2, // #1 = $Vm
/*48450*/         OPC_CheckChild2Type, MVT::v2i32,
/*48452*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*48454*/         OPC_EmitInteger, MVT::i32, 14, 
/*48457*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*48460*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VHADDuv2i32), 0,
                      1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v2i32 262:iPTR, DPR:v2i32:$Vn, DPR:v2i32:$Vm) - Complexity = 8
                  // Dst: (VHADDuv2i32:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*48471*/       /*SwitchType*/ 24, MVT::v8i16,// ->48497
/*48473*/         OPC_CheckChild1Type, MVT::v8i16,
/*48475*/         OPC_RecordChild2, // #1 = $Vm
/*48476*/         OPC_CheckChild2Type, MVT::v8i16,
/*48478*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*48480*/         OPC_EmitInteger, MVT::i32, 14, 
/*48483*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*48486*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VHADDuv8i16), 0,
                      1/*#VTs*/, MVT::v8i16, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v8i16 262:iPTR, QPR:v8i16:$Vn, QPR:v8i16:$Vm) - Complexity = 8
                  // Dst: (VHADDuv8i16:v8i16 QPR:v8i16:$Vn, QPR:v8i16:$Vm)
/*48497*/       /*SwitchType*/ 24, MVT::v4i32,// ->48523
/*48499*/         OPC_CheckChild1Type, MVT::v4i32,
/*48501*/         OPC_RecordChild2, // #1 = $Vm
/*48502*/         OPC_CheckChild2Type, MVT::v4i32,
/*48504*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*48506*/         OPC_EmitInteger, MVT::i32, 14, 
/*48509*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*48512*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VHADDuv4i32), 0,
                      1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v4i32 262:iPTR, QPR:v4i32:$Vn, QPR:v4i32:$Vm) - Complexity = 8
                  // Dst: (VHADDuv4i32:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm)
/*48523*/       /*SwitchType*/ 24, MVT::v8i8,// ->48549
/*48525*/         OPC_CheckChild1Type, MVT::v8i8,
/*48527*/         OPC_RecordChild2, // #1 = $Vm
/*48528*/         OPC_CheckChild2Type, MVT::v8i8,
/*48530*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*48532*/         OPC_EmitInteger, MVT::i32, 14, 
/*48535*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*48538*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VHADDuv8i8), 0,
                      1/*#VTs*/, MVT::v8i8, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v8i8 262:iPTR, DPR:v8i8:$Vn, DPR:v8i8:$Vm) - Complexity = 8
                  // Dst: (VHADDuv8i8:v8i8 DPR:v8i8:$Vn, DPR:v8i8:$Vm)
/*48549*/       /*SwitchType*/ 24, MVT::v16i8,// ->48575
/*48551*/         OPC_CheckChild1Type, MVT::v16i8,
/*48553*/         OPC_RecordChild2, // #1 = $Vm
/*48554*/         OPC_CheckChild2Type, MVT::v16i8,
/*48556*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*48558*/         OPC_EmitInteger, MVT::i32, 14, 
/*48561*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*48564*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VHADDuv16i8), 0,
                      1/*#VTs*/, MVT::v16i8, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v16i8 262:iPTR, QPR:v16i8:$Vn, QPR:v16i8:$Vm) - Complexity = 8
                  // Dst: (VHADDuv16i8:v16i8 QPR:v16i8:$Vn, QPR:v16i8:$Vm)
/*48575*/       0, // EndSwitchType
/*48576*/     /*Scope*/ 34|128,1/*162*/, /*->48740*/
/*48578*/       OPC_CheckChild0Integer, 61|128,2/*317*/, 
/*48581*/       OPC_RecordChild1, // #0 = $Vn
/*48582*/       OPC_SwitchType /*6 cases */, 24, MVT::v4i16,// ->48609
/*48585*/         OPC_CheckChild1Type, MVT::v4i16,
/*48587*/         OPC_RecordChild2, // #1 = $Vm
/*48588*/         OPC_CheckChild2Type, MVT::v4i16,
/*48590*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*48592*/         OPC_EmitInteger, MVT::i32, 14, 
/*48595*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*48598*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VRHADDsv4i16), 0,
                      1/*#VTs*/, MVT::v4i16, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v4i16 317:iPTR, DPR:v4i16:$Vn, DPR:v4i16:$Vm) - Complexity = 8
                  // Dst: (VRHADDsv4i16:v4i16 DPR:v4i16:$Vn, DPR:v4i16:$Vm)
/*48609*/       /*SwitchType*/ 24, MVT::v2i32,// ->48635
/*48611*/         OPC_CheckChild1Type, MVT::v2i32,
/*48613*/         OPC_RecordChild2, // #1 = $Vm
/*48614*/         OPC_CheckChild2Type, MVT::v2i32,
/*48616*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*48618*/         OPC_EmitInteger, MVT::i32, 14, 
/*48621*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*48624*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VRHADDsv2i32), 0,
                      1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v2i32 317:iPTR, DPR:v2i32:$Vn, DPR:v2i32:$Vm) - Complexity = 8
                  // Dst: (VRHADDsv2i32:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*48635*/       /*SwitchType*/ 24, MVT::v8i16,// ->48661
/*48637*/         OPC_CheckChild1Type, MVT::v8i16,
/*48639*/         OPC_RecordChild2, // #1 = $Vm
/*48640*/         OPC_CheckChild2Type, MVT::v8i16,
/*48642*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*48644*/         OPC_EmitInteger, MVT::i32, 14, 
/*48647*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*48650*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VRHADDsv8i16), 0,
                      1/*#VTs*/, MVT::v8i16, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v8i16 317:iPTR, QPR:v8i16:$Vn, QPR:v8i16:$Vm) - Complexity = 8
                  // Dst: (VRHADDsv8i16:v8i16 QPR:v8i16:$Vn, QPR:v8i16:$Vm)
/*48661*/       /*SwitchType*/ 24, MVT::v4i32,// ->48687
/*48663*/         OPC_CheckChild1Type, MVT::v4i32,
/*48665*/         OPC_RecordChild2, // #1 = $Vm
/*48666*/         OPC_CheckChild2Type, MVT::v4i32,
/*48668*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*48670*/         OPC_EmitInteger, MVT::i32, 14, 
/*48673*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*48676*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VRHADDsv4i32), 0,
                      1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v4i32 317:iPTR, QPR:v4i32:$Vn, QPR:v4i32:$Vm) - Complexity = 8
                  // Dst: (VRHADDsv4i32:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm)
/*48687*/       /*SwitchType*/ 24, MVT::v8i8,// ->48713
/*48689*/         OPC_CheckChild1Type, MVT::v8i8,
/*48691*/         OPC_RecordChild2, // #1 = $Vm
/*48692*/         OPC_CheckChild2Type, MVT::v8i8,
/*48694*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*48696*/         OPC_EmitInteger, MVT::i32, 14, 
/*48699*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*48702*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VRHADDsv8i8), 0,
                      1/*#VTs*/, MVT::v8i8, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v8i8 317:iPTR, DPR:v8i8:$Vn, DPR:v8i8:$Vm) - Complexity = 8
                  // Dst: (VRHADDsv8i8:v8i8 DPR:v8i8:$Vn, DPR:v8i8:$Vm)
/*48713*/       /*SwitchType*/ 24, MVT::v16i8,// ->48739
/*48715*/         OPC_CheckChild1Type, MVT::v16i8,
/*48717*/         OPC_RecordChild2, // #1 = $Vm
/*48718*/         OPC_CheckChild2Type, MVT::v16i8,
/*48720*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*48722*/         OPC_EmitInteger, MVT::i32, 14, 
/*48725*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*48728*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VRHADDsv16i8), 0,
                      1/*#VTs*/, MVT::v16i8, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v16i8 317:iPTR, QPR:v16i8:$Vn, QPR:v16i8:$Vm) - Complexity = 8
                  // Dst: (VRHADDsv16i8:v16i8 QPR:v16i8:$Vn, QPR:v16i8:$Vm)
/*48739*/       0, // EndSwitchType
/*48740*/     /*Scope*/ 34|128,1/*162*/, /*->48904*/
/*48742*/       OPC_CheckChild0Integer, 62|128,2/*318*/, 
/*48745*/       OPC_RecordChild1, // #0 = $Vn
/*48746*/       OPC_SwitchType /*6 cases */, 24, MVT::v4i16,// ->48773
/*48749*/         OPC_CheckChild1Type, MVT::v4i16,
/*48751*/         OPC_RecordChild2, // #1 = $Vm
/*48752*/         OPC_CheckChild2Type, MVT::v4i16,
/*48754*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*48756*/         OPC_EmitInteger, MVT::i32, 14, 
/*48759*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*48762*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VRHADDuv4i16), 0,
                      1/*#VTs*/, MVT::v4i16, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v4i16 318:iPTR, DPR:v4i16:$Vn, DPR:v4i16:$Vm) - Complexity = 8
                  // Dst: (VRHADDuv4i16:v4i16 DPR:v4i16:$Vn, DPR:v4i16:$Vm)
/*48773*/       /*SwitchType*/ 24, MVT::v2i32,// ->48799
/*48775*/         OPC_CheckChild1Type, MVT::v2i32,
/*48777*/         OPC_RecordChild2, // #1 = $Vm
/*48778*/         OPC_CheckChild2Type, MVT::v2i32,
/*48780*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*48782*/         OPC_EmitInteger, MVT::i32, 14, 
/*48785*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*48788*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VRHADDuv2i32), 0,
                      1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v2i32 318:iPTR, DPR:v2i32:$Vn, DPR:v2i32:$Vm) - Complexity = 8
                  // Dst: (VRHADDuv2i32:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*48799*/       /*SwitchType*/ 24, MVT::v8i16,// ->48825
/*48801*/         OPC_CheckChild1Type, MVT::v8i16,
/*48803*/         OPC_RecordChild2, // #1 = $Vm
/*48804*/         OPC_CheckChild2Type, MVT::v8i16,
/*48806*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*48808*/         OPC_EmitInteger, MVT::i32, 14, 
/*48811*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*48814*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VRHADDuv8i16), 0,
                      1/*#VTs*/, MVT::v8i16, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v8i16 318:iPTR, QPR:v8i16:$Vn, QPR:v8i16:$Vm) - Complexity = 8
                  // Dst: (VRHADDuv8i16:v8i16 QPR:v8i16:$Vn, QPR:v8i16:$Vm)
/*48825*/       /*SwitchType*/ 24, MVT::v4i32,// ->48851
/*48827*/         OPC_CheckChild1Type, MVT::v4i32,
/*48829*/         OPC_RecordChild2, // #1 = $Vm
/*48830*/         OPC_CheckChild2Type, MVT::v4i32,
/*48832*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*48834*/         OPC_EmitInteger, MVT::i32, 14, 
/*48837*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*48840*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VRHADDuv4i32), 0,
                      1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v4i32 318:iPTR, QPR:v4i32:$Vn, QPR:v4i32:$Vm) - Complexity = 8
                  // Dst: (VRHADDuv4i32:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm)
/*48851*/       /*SwitchType*/ 24, MVT::v8i8,// ->48877
/*48853*/         OPC_CheckChild1Type, MVT::v8i8,
/*48855*/         OPC_RecordChild2, // #1 = $Vm
/*48856*/         OPC_CheckChild2Type, MVT::v8i8,
/*48858*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*48860*/         OPC_EmitInteger, MVT::i32, 14, 
/*48863*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*48866*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VRHADDuv8i8), 0,
                      1/*#VTs*/, MVT::v8i8, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v8i8 318:iPTR, DPR:v8i8:$Vn, DPR:v8i8:$Vm) - Complexity = 8
                  // Dst: (VRHADDuv8i8:v8i8 DPR:v8i8:$Vn, DPR:v8i8:$Vm)
/*48877*/       /*SwitchType*/ 24, MVT::v16i8,// ->48903
/*48879*/         OPC_CheckChild1Type, MVT::v16i8,
/*48881*/         OPC_RecordChild2, // #1 = $Vm
/*48882*/         OPC_CheckChild2Type, MVT::v16i8,
/*48884*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*48886*/         OPC_EmitInteger, MVT::i32, 14, 
/*48889*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*48892*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VRHADDuv16i8), 0,
                      1/*#VTs*/, MVT::v16i8, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v16i8 318:iPTR, QPR:v16i8:$Vn, QPR:v16i8:$Vm) - Complexity = 8
                  // Dst: (VRHADDuv16i8:v16i8 QPR:v16i8:$Vn, QPR:v16i8:$Vm)
/*48903*/       0, // EndSwitchType
/*48904*/     /*Scope*/ 86|128,1/*214*/, /*->49120*/
/*48906*/       OPC_CheckChild0Integer, 37|128,2/*293*/, 
/*48909*/       OPC_RecordChild1, // #0 = $Vn
/*48910*/       OPC_SwitchType /*8 cases */, 24, MVT::v4i16,// ->48937
/*48913*/         OPC_CheckChild1Type, MVT::v4i16,
/*48915*/         OPC_RecordChild2, // #1 = $Vm
/*48916*/         OPC_CheckChild2Type, MVT::v4i16,
/*48918*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*48920*/         OPC_EmitInteger, MVT::i32, 14, 
/*48923*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*48926*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VQADDuv4i16), 0,
                      1/*#VTs*/, MVT::v4i16, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v4i16 293:iPTR, DPR:v4i16:$Vn, DPR:v4i16:$Vm) - Complexity = 8
                  // Dst: (VQADDuv4i16:v4i16 DPR:v4i16:$Vn, DPR:v4i16:$Vm)
/*48937*/       /*SwitchType*/ 24, MVT::v2i32,// ->48963
/*48939*/         OPC_CheckChild1Type, MVT::v2i32,
/*48941*/         OPC_RecordChild2, // #1 = $Vm
/*48942*/         OPC_CheckChild2Type, MVT::v2i32,
/*48944*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*48946*/         OPC_EmitInteger, MVT::i32, 14, 
/*48949*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*48952*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VQADDuv2i32), 0,
                      1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v2i32 293:iPTR, DPR:v2i32:$Vn, DPR:v2i32:$Vm) - Complexity = 8
                  // Dst: (VQADDuv2i32:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*48963*/       /*SwitchType*/ 24, MVT::v8i16,// ->48989
/*48965*/         OPC_CheckChild1Type, MVT::v8i16,
/*48967*/         OPC_RecordChild2, // #1 = $Vm
/*48968*/         OPC_CheckChild2Type, MVT::v8i16,
/*48970*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*48972*/         OPC_EmitInteger, MVT::i32, 14, 
/*48975*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*48978*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VQADDuv8i16), 0,
                      1/*#VTs*/, MVT::v8i16, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v8i16 293:iPTR, QPR:v8i16:$Vn, QPR:v8i16:$Vm) - Complexity = 8
                  // Dst: (VQADDuv8i16:v8i16 QPR:v8i16:$Vn, QPR:v8i16:$Vm)
/*48989*/       /*SwitchType*/ 24, MVT::v4i32,// ->49015
/*48991*/         OPC_CheckChild1Type, MVT::v4i32,
/*48993*/         OPC_RecordChild2, // #1 = $Vm
/*48994*/         OPC_CheckChild2Type, MVT::v4i32,
/*48996*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*48998*/         OPC_EmitInteger, MVT::i32, 14, 
/*49001*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*49004*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VQADDuv4i32), 0,
                      1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v4i32 293:iPTR, QPR:v4i32:$Vn, QPR:v4i32:$Vm) - Complexity = 8
                  // Dst: (VQADDuv4i32:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm)
/*49015*/       /*SwitchType*/ 24, MVT::v8i8,// ->49041
/*49017*/         OPC_CheckChild1Type, MVT::v8i8,
/*49019*/         OPC_RecordChild2, // #1 = $Vm
/*49020*/         OPC_CheckChild2Type, MVT::v8i8,
/*49022*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*49024*/         OPC_EmitInteger, MVT::i32, 14, 
/*49027*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*49030*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VQADDuv8i8), 0,
                      1/*#VTs*/, MVT::v8i8, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v8i8 293:iPTR, DPR:v8i8:$Vn, DPR:v8i8:$Vm) - Complexity = 8
                  // Dst: (VQADDuv8i8:v8i8 DPR:v8i8:$Vn, DPR:v8i8:$Vm)
/*49041*/       /*SwitchType*/ 24, MVT::v16i8,// ->49067
/*49043*/         OPC_CheckChild1Type, MVT::v16i8,
/*49045*/         OPC_RecordChild2, // #1 = $Vm
/*49046*/         OPC_CheckChild2Type, MVT::v16i8,
/*49048*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*49050*/         OPC_EmitInteger, MVT::i32, 14, 
/*49053*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*49056*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VQADDuv16i8), 0,
                      1/*#VTs*/, MVT::v16i8, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v16i8 293:iPTR, QPR:v16i8:$Vn, QPR:v16i8:$Vm) - Complexity = 8
                  // Dst: (VQADDuv16i8:v16i8 QPR:v16i8:$Vn, QPR:v16i8:$Vm)
/*49067*/       /*SwitchType*/ 24, MVT::v1i64,// ->49093
/*49069*/         OPC_CheckChild1Type, MVT::v1i64,
/*49071*/         OPC_RecordChild2, // #1 = $Vm
/*49072*/         OPC_CheckChild2Type, MVT::v1i64,
/*49074*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*49076*/         OPC_EmitInteger, MVT::i32, 14, 
/*49079*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*49082*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VQADDuv1i64), 0,
                      1/*#VTs*/, MVT::v1i64, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v1i64 293:iPTR, DPR:v1i64:$Vn, DPR:v1i64:$Vm) - Complexity = 8
                  // Dst: (VQADDuv1i64:v1i64 DPR:v1i64:$Vn, DPR:v1i64:$Vm)
/*49093*/       /*SwitchType*/ 24, MVT::v2i64,// ->49119
/*49095*/         OPC_CheckChild1Type, MVT::v2i64,
/*49097*/         OPC_RecordChild2, // #1 = $Vm
/*49098*/         OPC_CheckChild2Type, MVT::v2i64,
/*49100*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*49102*/         OPC_EmitInteger, MVT::i32, 14, 
/*49105*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*49108*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VQADDuv2i64), 0,
                      1/*#VTs*/, MVT::v2i64, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v2i64 293:iPTR, QPR:v2i64:$Vn, QPR:v2i64:$Vm) - Complexity = 8
                  // Dst: (VQADDuv2i64:v2i64 QPR:v2i64:$Vn, QPR:v2i64:$Vm)
/*49119*/       0, // EndSwitchType
/*49120*/     /*Scope*/ 84, /*->49205*/
/*49121*/       OPC_CheckChild0Integer, 58|128,2/*314*/, 
/*49124*/       OPC_RecordChild1, // #0 = $Vn
/*49125*/       OPC_SwitchType /*3 cases */, 24, MVT::v8i8,// ->49152
/*49128*/         OPC_CheckChild1Type, MVT::v8i16,
/*49130*/         OPC_RecordChild2, // #1 = $Vm
/*49131*/         OPC_CheckChild2Type, MVT::v8i16,
/*49133*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*49135*/         OPC_EmitInteger, MVT::i32, 14, 
/*49138*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*49141*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VRADDHNv8i8), 0,
                      1/*#VTs*/, MVT::v8i8, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v8i8 314:iPTR, QPR:v8i16:$Vn, QPR:v8i16:$Vm) - Complexity = 8
                  // Dst: (VRADDHNv8i8:v8i8 QPR:v8i16:$Vn, QPR:v8i16:$Vm)
/*49152*/       /*SwitchType*/ 24, MVT::v4i16,// ->49178
/*49154*/         OPC_CheckChild1Type, MVT::v4i32,
/*49156*/         OPC_RecordChild2, // #1 = $Vm
/*49157*/         OPC_CheckChild2Type, MVT::v4i32,
/*49159*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*49161*/         OPC_EmitInteger, MVT::i32, 14, 
/*49164*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*49167*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VRADDHNv4i16), 0,
                      1/*#VTs*/, MVT::v4i16, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v4i16 314:iPTR, QPR:v4i32:$Vn, QPR:v4i32:$Vm) - Complexity = 8
                  // Dst: (VRADDHNv4i16:v4i16 QPR:v4i32:$Vn, QPR:v4i32:$Vm)
/*49178*/       /*SwitchType*/ 24, MVT::v2i32,// ->49204
/*49180*/         OPC_CheckChild1Type, MVT::v2i64,
/*49182*/         OPC_RecordChild2, // #1 = $Vm
/*49183*/         OPC_CheckChild2Type, MVT::v2i64,
/*49185*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*49187*/         OPC_EmitInteger, MVT::i32, 14, 
/*49190*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*49193*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VRADDHNv2i32), 0,
                      1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v2i32 314:iPTR, QPR:v2i64:$Vn, QPR:v2i64:$Vm) - Complexity = 8
                  // Dst: (VRADDHNv2i32:v2i32 QPR:v2i64:$Vn, QPR:v2i64:$Vm)
/*49204*/       0, // EndSwitchType
/*49205*/     /*Scope*/ 58, /*->49264*/
/*49206*/       OPC_CheckChild0Integer, 25|128,2/*281*/, 
/*49209*/       OPC_RecordChild1, // #0 = $Vn
/*49210*/       OPC_SwitchType /*2 cases */, 24, MVT::v8i8,// ->49237
/*49213*/         OPC_CheckChild1Type, MVT::v8i8,
/*49215*/         OPC_RecordChild2, // #1 = $Vm
/*49216*/         OPC_CheckChild2Type, MVT::v8i8,
/*49218*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*49220*/         OPC_EmitInteger, MVT::i32, 14, 
/*49223*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*49226*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VMULpd), 0,
                      1/*#VTs*/, MVT::v8i8, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v8i8 281:iPTR, DPR:v8i8:$Vn, DPR:v8i8:$Vm) - Complexity = 8
                  // Dst: (VMULpd:v8i8 DPR:v8i8:$Vn, DPR:v8i8:$Vm)
/*49237*/       /*SwitchType*/ 24, MVT::v16i8,// ->49263
/*49239*/         OPC_CheckChild1Type, MVT::v16i8,
/*49241*/         OPC_RecordChild2, // #1 = $Vm
/*49242*/         OPC_CheckChild2Type, MVT::v16i8,
/*49244*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*49246*/         OPC_EmitInteger, MVT::i32, 14, 
/*49249*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*49252*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VMULpq), 0,
                      1/*#VTs*/, MVT::v16i8, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v16i8 281:iPTR, QPR:v16i8:$Vn, QPR:v16i8:$Vm) - Complexity = 8
                  // Dst: (VMULpq:v16i8 QPR:v16i8:$Vn, QPR:v16i8:$Vm)
/*49263*/       0, // EndSwitchType
/*49264*/     /*Scope*/ 50, /*->49315*/
/*49265*/       OPC_CheckChild0Integer, 22|128,2/*278*/, 
/*49268*/       OPC_RecordChild1, // #0 = $Vn
/*49269*/       OPC_SwitchType /*2 cases */, 24, MVT::v8i16,// ->49296
/*49272*/         OPC_CheckChild1Type, MVT::v8i8,
/*49274*/         OPC_RecordChild2, // #1 = $Vm
/*49275*/         OPC_CheckChild2Type, MVT::v8i8,
/*49277*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*49279*/         OPC_EmitInteger, MVT::i32, 14, 
/*49282*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*49285*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VMULLp8), 0,
                      1/*#VTs*/, MVT::v8i16, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v8i16 278:iPTR, DPR:v8i8:$Vn, DPR:v8i8:$Vm) - Complexity = 8
                  // Dst: (VMULLp8:v8i16 DPR:v8i8:$Vn, DPR:v8i8:$Vm)
/*49296*/       /*SwitchType*/ 16, MVT::v2i64,// ->49314
/*49298*/         OPC_CheckChild1Type, MVT::v1i64,
/*49300*/         OPC_RecordChild2, // #1 = $Vm
/*49301*/         OPC_CheckChild2Type, MVT::v1i64,
/*49303*/         OPC_CheckPatternPredicate, 42, // (Subtarget->hasV8Ops()) && (Subtarget->hasCrypto())
/*49305*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VMULLp64), 0,
                      1/*#VTs*/, MVT::v2i64, 2/*#Ops*/, 0, 1, 
                  // Src: (intrinsic_wo_chain:v2i64 278:iPTR, DPR:v1i64:$Vn, DPR:v1i64:$Vm) - Complexity = 8
                  // Dst: (VMULLp64:v2i64 DPR:v1i64:$Vn, DPR:v1i64:$Vm)
/*49314*/       0, // EndSwitchType
/*49315*/     /*Scope*/ 34|128,1/*162*/, /*->49479*/
/*49317*/       OPC_CheckChild0Integer, 7|128,2/*263*/, 
/*49320*/       OPC_RecordChild1, // #0 = $Vn
/*49321*/       OPC_SwitchType /*6 cases */, 24, MVT::v4i16,// ->49348
/*49324*/         OPC_CheckChild1Type, MVT::v4i16,
/*49326*/         OPC_RecordChild2, // #1 = $Vm
/*49327*/         OPC_CheckChild2Type, MVT::v4i16,
/*49329*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*49331*/         OPC_EmitInteger, MVT::i32, 14, 
/*49334*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*49337*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VHSUBsv4i16), 0,
                      1/*#VTs*/, MVT::v4i16, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v4i16 263:iPTR, DPR:v4i16:$Vn, DPR:v4i16:$Vm) - Complexity = 8
                  // Dst: (VHSUBsv4i16:v4i16 DPR:v4i16:$Vn, DPR:v4i16:$Vm)
/*49348*/       /*SwitchType*/ 24, MVT::v2i32,// ->49374
/*49350*/         OPC_CheckChild1Type, MVT::v2i32,
/*49352*/         OPC_RecordChild2, // #1 = $Vm
/*49353*/         OPC_CheckChild2Type, MVT::v2i32,
/*49355*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*49357*/         OPC_EmitInteger, MVT::i32, 14, 
/*49360*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*49363*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VHSUBsv2i32), 0,
                      1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v2i32 263:iPTR, DPR:v2i32:$Vn, DPR:v2i32:$Vm) - Complexity = 8
                  // Dst: (VHSUBsv2i32:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*49374*/       /*SwitchType*/ 24, MVT::v8i16,// ->49400
/*49376*/         OPC_CheckChild1Type, MVT::v8i16,
/*49378*/         OPC_RecordChild2, // #1 = $Vm
/*49379*/         OPC_CheckChild2Type, MVT::v8i16,
/*49381*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*49383*/         OPC_EmitInteger, MVT::i32, 14, 
/*49386*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*49389*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VHSUBsv8i16), 0,
                      1/*#VTs*/, MVT::v8i16, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v8i16 263:iPTR, QPR:v8i16:$Vn, QPR:v8i16:$Vm) - Complexity = 8
                  // Dst: (VHSUBsv8i16:v8i16 QPR:v8i16:$Vn, QPR:v8i16:$Vm)
/*49400*/       /*SwitchType*/ 24, MVT::v4i32,// ->49426
/*49402*/         OPC_CheckChild1Type, MVT::v4i32,
/*49404*/         OPC_RecordChild2, // #1 = $Vm
/*49405*/         OPC_CheckChild2Type, MVT::v4i32,
/*49407*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*49409*/         OPC_EmitInteger, MVT::i32, 14, 
/*49412*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*49415*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VHSUBsv4i32), 0,
                      1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v4i32 263:iPTR, QPR:v4i32:$Vn, QPR:v4i32:$Vm) - Complexity = 8
                  // Dst: (VHSUBsv4i32:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm)
/*49426*/       /*SwitchType*/ 24, MVT::v8i8,// ->49452
/*49428*/         OPC_CheckChild1Type, MVT::v8i8,
/*49430*/         OPC_RecordChild2, // #1 = $Vm
/*49431*/         OPC_CheckChild2Type, MVT::v8i8,
/*49433*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*49435*/         OPC_EmitInteger, MVT::i32, 14, 
/*49438*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*49441*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VHSUBsv8i8), 0,
                      1/*#VTs*/, MVT::v8i8, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v8i8 263:iPTR, DPR:v8i8:$Vn, DPR:v8i8:$Vm) - Complexity = 8
                  // Dst: (VHSUBsv8i8:v8i8 DPR:v8i8:$Vn, DPR:v8i8:$Vm)
/*49452*/       /*SwitchType*/ 24, MVT::v16i8,// ->49478
/*49454*/         OPC_CheckChild1Type, MVT::v16i8,
/*49456*/         OPC_RecordChild2, // #1 = $Vm
/*49457*/         OPC_CheckChild2Type, MVT::v16i8,
/*49459*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*49461*/         OPC_EmitInteger, MVT::i32, 14, 
/*49464*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*49467*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VHSUBsv16i8), 0,
                      1/*#VTs*/, MVT::v16i8, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v16i8 263:iPTR, QPR:v16i8:$Vn, QPR:v16i8:$Vm) - Complexity = 8
                  // Dst: (VHSUBsv16i8:v16i8 QPR:v16i8:$Vn, QPR:v16i8:$Vm)
/*49478*/       0, // EndSwitchType
/*49479*/     /*Scope*/ 34|128,1/*162*/, /*->49643*/
/*49481*/       OPC_CheckChild0Integer, 8|128,2/*264*/, 
/*49484*/       OPC_RecordChild1, // #0 = $Vn
/*49485*/       OPC_SwitchType /*6 cases */, 24, MVT::v4i16,// ->49512
/*49488*/         OPC_CheckChild1Type, MVT::v4i16,
/*49490*/         OPC_RecordChild2, // #1 = $Vm
/*49491*/         OPC_CheckChild2Type, MVT::v4i16,
/*49493*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*49495*/         OPC_EmitInteger, MVT::i32, 14, 
/*49498*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*49501*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VHSUBuv4i16), 0,
                      1/*#VTs*/, MVT::v4i16, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v4i16 264:iPTR, DPR:v4i16:$Vn, DPR:v4i16:$Vm) - Complexity = 8
                  // Dst: (VHSUBuv4i16:v4i16 DPR:v4i16:$Vn, DPR:v4i16:$Vm)
/*49512*/       /*SwitchType*/ 24, MVT::v2i32,// ->49538
/*49514*/         OPC_CheckChild1Type, MVT::v2i32,
/*49516*/         OPC_RecordChild2, // #1 = $Vm
/*49517*/         OPC_CheckChild2Type, MVT::v2i32,
/*49519*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*49521*/         OPC_EmitInteger, MVT::i32, 14, 
/*49524*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*49527*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VHSUBuv2i32), 0,
                      1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v2i32 264:iPTR, DPR:v2i32:$Vn, DPR:v2i32:$Vm) - Complexity = 8
                  // Dst: (VHSUBuv2i32:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*49538*/       /*SwitchType*/ 24, MVT::v8i16,// ->49564
/*49540*/         OPC_CheckChild1Type, MVT::v8i16,
/*49542*/         OPC_RecordChild2, // #1 = $Vm
/*49543*/         OPC_CheckChild2Type, MVT::v8i16,
/*49545*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*49547*/         OPC_EmitInteger, MVT::i32, 14, 
/*49550*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*49553*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VHSUBuv8i16), 0,
                      1/*#VTs*/, MVT::v8i16, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v8i16 264:iPTR, QPR:v8i16:$Vn, QPR:v8i16:$Vm) - Complexity = 8
                  // Dst: (VHSUBuv8i16:v8i16 QPR:v8i16:$Vn, QPR:v8i16:$Vm)
/*49564*/       /*SwitchType*/ 24, MVT::v4i32,// ->49590
/*49566*/         OPC_CheckChild1Type, MVT::v4i32,
/*49568*/         OPC_RecordChild2, // #1 = $Vm
/*49569*/         OPC_CheckChild2Type, MVT::v4i32,
/*49571*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*49573*/         OPC_EmitInteger, MVT::i32, 14, 
/*49576*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*49579*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VHSUBuv4i32), 0,
                      1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v4i32 264:iPTR, QPR:v4i32:$Vn, QPR:v4i32:$Vm) - Complexity = 8
                  // Dst: (VHSUBuv4i32:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm)
/*49590*/       /*SwitchType*/ 24, MVT::v8i8,// ->49616
/*49592*/         OPC_CheckChild1Type, MVT::v8i8,
/*49594*/         OPC_RecordChild2, // #1 = $Vm
/*49595*/         OPC_CheckChild2Type, MVT::v8i8,
/*49597*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*49599*/         OPC_EmitInteger, MVT::i32, 14, 
/*49602*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*49605*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VHSUBuv8i8), 0,
                      1/*#VTs*/, MVT::v8i8, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v8i8 264:iPTR, DPR:v8i8:$Vn, DPR:v8i8:$Vm) - Complexity = 8
                  // Dst: (VHSUBuv8i8:v8i8 DPR:v8i8:$Vn, DPR:v8i8:$Vm)
/*49616*/       /*SwitchType*/ 24, MVT::v16i8,// ->49642
/*49618*/         OPC_CheckChild1Type, MVT::v16i8,
/*49620*/         OPC_RecordChild2, // #1 = $Vm
/*49621*/         OPC_CheckChild2Type, MVT::v16i8,
/*49623*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*49625*/         OPC_EmitInteger, MVT::i32, 14, 
/*49628*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*49631*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VHSUBuv16i8), 0,
                      1/*#VTs*/, MVT::v16i8, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v16i8 264:iPTR, QPR:v16i8:$Vn, QPR:v16i8:$Vm) - Complexity = 8
                  // Dst: (VHSUBuv16i8:v16i8 QPR:v16i8:$Vn, QPR:v16i8:$Vm)
/*49642*/       0, // EndSwitchType
/*49643*/     /*Scope*/ 86|128,1/*214*/, /*->49859*/
/*49645*/       OPC_CheckChild0Integer, 57|128,2/*313*/, 
/*49648*/       OPC_RecordChild1, // #0 = $Vn
/*49649*/       OPC_SwitchType /*8 cases */, 24, MVT::v4i16,// ->49676
/*49652*/         OPC_CheckChild1Type, MVT::v4i16,
/*49654*/         OPC_RecordChild2, // #1 = $Vm
/*49655*/         OPC_CheckChild2Type, MVT::v4i16,
/*49657*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*49659*/         OPC_EmitInteger, MVT::i32, 14, 
/*49662*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*49665*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VQSUBuv4i16), 0,
                      1/*#VTs*/, MVT::v4i16, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v4i16 313:iPTR, DPR:v4i16:$Vn, DPR:v4i16:$Vm) - Complexity = 8
                  // Dst: (VQSUBuv4i16:v4i16 DPR:v4i16:$Vn, DPR:v4i16:$Vm)
/*49676*/       /*SwitchType*/ 24, MVT::v2i32,// ->49702
/*49678*/         OPC_CheckChild1Type, MVT::v2i32,
/*49680*/         OPC_RecordChild2, // #1 = $Vm
/*49681*/         OPC_CheckChild2Type, MVT::v2i32,
/*49683*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*49685*/         OPC_EmitInteger, MVT::i32, 14, 
/*49688*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*49691*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VQSUBuv2i32), 0,
                      1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v2i32 313:iPTR, DPR:v2i32:$Vn, DPR:v2i32:$Vm) - Complexity = 8
                  // Dst: (VQSUBuv2i32:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*49702*/       /*SwitchType*/ 24, MVT::v8i16,// ->49728
/*49704*/         OPC_CheckChild1Type, MVT::v8i16,
/*49706*/         OPC_RecordChild2, // #1 = $Vm
/*49707*/         OPC_CheckChild2Type, MVT::v8i16,
/*49709*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*49711*/         OPC_EmitInteger, MVT::i32, 14, 
/*49714*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*49717*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VQSUBuv8i16), 0,
                      1/*#VTs*/, MVT::v8i16, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v8i16 313:iPTR, QPR:v8i16:$Vn, QPR:v8i16:$Vm) - Complexity = 8
                  // Dst: (VQSUBuv8i16:v8i16 QPR:v8i16:$Vn, QPR:v8i16:$Vm)
/*49728*/       /*SwitchType*/ 24, MVT::v4i32,// ->49754
/*49730*/         OPC_CheckChild1Type, MVT::v4i32,
/*49732*/         OPC_RecordChild2, // #1 = $Vm
/*49733*/         OPC_CheckChild2Type, MVT::v4i32,
/*49735*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*49737*/         OPC_EmitInteger, MVT::i32, 14, 
/*49740*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*49743*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VQSUBuv4i32), 0,
                      1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v4i32 313:iPTR, QPR:v4i32:$Vn, QPR:v4i32:$Vm) - Complexity = 8
                  // Dst: (VQSUBuv4i32:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm)
/*49754*/       /*SwitchType*/ 24, MVT::v8i8,// ->49780
/*49756*/         OPC_CheckChild1Type, MVT::v8i8,
/*49758*/         OPC_RecordChild2, // #1 = $Vm
/*49759*/         OPC_CheckChild2Type, MVT::v8i8,
/*49761*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*49763*/         OPC_EmitInteger, MVT::i32, 14, 
/*49766*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*49769*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VQSUBuv8i8), 0,
                      1/*#VTs*/, MVT::v8i8, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v8i8 313:iPTR, DPR:v8i8:$Vn, DPR:v8i8:$Vm) - Complexity = 8
                  // Dst: (VQSUBuv8i8:v8i8 DPR:v8i8:$Vn, DPR:v8i8:$Vm)
/*49780*/       /*SwitchType*/ 24, MVT::v16i8,// ->49806
/*49782*/         OPC_CheckChild1Type, MVT::v16i8,
/*49784*/         OPC_RecordChild2, // #1 = $Vm
/*49785*/         OPC_CheckChild2Type, MVT::v16i8,
/*49787*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*49789*/         OPC_EmitInteger, MVT::i32, 14, 
/*49792*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*49795*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VQSUBuv16i8), 0,
                      1/*#VTs*/, MVT::v16i8, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v16i8 313:iPTR, QPR:v16i8:$Vn, QPR:v16i8:$Vm) - Complexity = 8
                  // Dst: (VQSUBuv16i8:v16i8 QPR:v16i8:$Vn, QPR:v16i8:$Vm)
/*49806*/       /*SwitchType*/ 24, MVT::v1i64,// ->49832
/*49808*/         OPC_CheckChild1Type, MVT::v1i64,
/*49810*/         OPC_RecordChild2, // #1 = $Vm
/*49811*/         OPC_CheckChild2Type, MVT::v1i64,
/*49813*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*49815*/         OPC_EmitInteger, MVT::i32, 14, 
/*49818*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*49821*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VQSUBuv1i64), 0,
                      1/*#VTs*/, MVT::v1i64, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v1i64 313:iPTR, DPR:v1i64:$Vn, DPR:v1i64:$Vm) - Complexity = 8
                  // Dst: (VQSUBuv1i64:v1i64 DPR:v1i64:$Vn, DPR:v1i64:$Vm)
/*49832*/       /*SwitchType*/ 24, MVT::v2i64,// ->49858
/*49834*/         OPC_CheckChild1Type, MVT::v2i64,
/*49836*/         OPC_RecordChild2, // #1 = $Vm
/*49837*/         OPC_CheckChild2Type, MVT::v2i64,
/*49839*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*49841*/         OPC_EmitInteger, MVT::i32, 14, 
/*49844*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*49847*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VQSUBuv2i64), 0,
                      1/*#VTs*/, MVT::v2i64, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v2i64 313:iPTR, QPR:v2i64:$Vn, QPR:v2i64:$Vm) - Complexity = 8
                  // Dst: (VQSUBuv2i64:v2i64 QPR:v2i64:$Vn, QPR:v2i64:$Vm)
/*49858*/       0, // EndSwitchType
/*49859*/     /*Scope*/ 84, /*->49944*/
/*49860*/       OPC_CheckChild0Integer, 74|128,2/*330*/, 
/*49863*/       OPC_RecordChild1, // #0 = $Vn
/*49864*/       OPC_SwitchType /*3 cases */, 24, MVT::v8i8,// ->49891
/*49867*/         OPC_CheckChild1Type, MVT::v8i16,
/*49869*/         OPC_RecordChild2, // #1 = $Vm
/*49870*/         OPC_CheckChild2Type, MVT::v8i16,
/*49872*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*49874*/         OPC_EmitInteger, MVT::i32, 14, 
/*49877*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*49880*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VRSUBHNv8i8), 0,
                      1/*#VTs*/, MVT::v8i8, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v8i8 330:iPTR, QPR:v8i16:$Vn, QPR:v8i16:$Vm) - Complexity = 8
                  // Dst: (VRSUBHNv8i8:v8i8 QPR:v8i16:$Vn, QPR:v8i16:$Vm)
/*49891*/       /*SwitchType*/ 24, MVT::v4i16,// ->49917
/*49893*/         OPC_CheckChild1Type, MVT::v4i32,
/*49895*/         OPC_RecordChild2, // #1 = $Vm
/*49896*/         OPC_CheckChild2Type, MVT::v4i32,
/*49898*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*49900*/         OPC_EmitInteger, MVT::i32, 14, 
/*49903*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*49906*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VRSUBHNv4i16), 0,
                      1/*#VTs*/, MVT::v4i16, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v4i16 330:iPTR, QPR:v4i32:$Vn, QPR:v4i32:$Vm) - Complexity = 8
                  // Dst: (VRSUBHNv4i16:v4i16 QPR:v4i32:$Vn, QPR:v4i32:$Vm)
/*49917*/       /*SwitchType*/ 24, MVT::v2i32,// ->49943
/*49919*/         OPC_CheckChild1Type, MVT::v2i64,
/*49921*/         OPC_RecordChild2, // #1 = $Vm
/*49922*/         OPC_CheckChild2Type, MVT::v2i64,
/*49924*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*49926*/         OPC_EmitInteger, MVT::i32, 14, 
/*49929*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*49932*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VRSUBHNv2i32), 0,
                      1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v2i32 330:iPTR, QPR:v2i64:$Vn, QPR:v2i64:$Vm) - Complexity = 8
                  // Dst: (VRSUBHNv2i32:v2i32 QPR:v2i64:$Vn, QPR:v2i64:$Vm)
/*49943*/       0, // EndSwitchType
/*49944*/     /*Scope*/ 58, /*->50003*/
/*49945*/       OPC_CheckChild0Integer, 113|128,1/*241*/, 
/*49948*/       OPC_RecordChild1, // #0 = $Vn
/*49949*/       OPC_SwitchType /*2 cases */, 24, MVT::v2i32,// ->49976
/*49952*/         OPC_CheckChild1Type, MVT::v2f32,
/*49954*/         OPC_RecordChild2, // #1 = $Vm
/*49955*/         OPC_CheckChild2Type, MVT::v2f32,
/*49957*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*49959*/         OPC_EmitInteger, MVT::i32, 14, 
/*49962*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*49965*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VACGEd), 0,
                      1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v2i32 241:iPTR, DPR:v2f32:$Vn, DPR:v2f32:$Vm) - Complexity = 8
                  // Dst: (VACGEd:v2i32 DPR:v2f32:$Vn, DPR:v2f32:$Vm)
/*49976*/       /*SwitchType*/ 24, MVT::v4i32,// ->50002
/*49978*/         OPC_CheckChild1Type, MVT::v4f32,
/*49980*/         OPC_RecordChild2, // #1 = $Vm
/*49981*/         OPC_CheckChild2Type, MVT::v4f32,
/*49983*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*49985*/         OPC_EmitInteger, MVT::i32, 14, 
/*49988*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*49991*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VACGEq), 0,
                      1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v4i32 241:iPTR, QPR:v4f32:$Vn, QPR:v4f32:$Vm) - Complexity = 8
                  // Dst: (VACGEq:v4i32 QPR:v4f32:$Vn, QPR:v4f32:$Vm)
/*50002*/       0, // EndSwitchType
/*50003*/     /*Scope*/ 58, /*->50062*/
/*50004*/       OPC_CheckChild0Integer, 114|128,1/*242*/, 
/*50007*/       OPC_RecordChild1, // #0 = $Vn
/*50008*/       OPC_SwitchType /*2 cases */, 24, MVT::v2i32,// ->50035
/*50011*/         OPC_CheckChild1Type, MVT::v2f32,
/*50013*/         OPC_RecordChild2, // #1 = $Vm
/*50014*/         OPC_CheckChild2Type, MVT::v2f32,
/*50016*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*50018*/         OPC_EmitInteger, MVT::i32, 14, 
/*50021*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*50024*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VACGTd), 0,
                      1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v2i32 242:iPTR, DPR:v2f32:$Vn, DPR:v2f32:$Vm) - Complexity = 8
                  // Dst: (VACGTd:v2i32 DPR:v2f32:$Vn, DPR:v2f32:$Vm)
/*50035*/       /*SwitchType*/ 24, MVT::v4i32,// ->50061
/*50037*/         OPC_CheckChild1Type, MVT::v4f32,
/*50039*/         OPC_RecordChild2, // #1 = $Vm
/*50040*/         OPC_CheckChild2Type, MVT::v4f32,
/*50042*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*50044*/         OPC_EmitInteger, MVT::i32, 14, 
/*50047*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*50050*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VACGTq), 0,
                      1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v4i32 242:iPTR, QPR:v4f32:$Vn, QPR:v4f32:$Vm) - Complexity = 8
                  // Dst: (VACGTq:v4i32 QPR:v4f32:$Vn, QPR:v4f32:$Vm)
/*50061*/       0, // EndSwitchType
/*50062*/     /*Scope*/ 50|128,2/*306*/, /*->50370*/
/*50064*/       OPC_CheckChild0Integer, 115|128,1/*243*/, 
/*50067*/       OPC_RecordChild1, // #0 = $src1
/*50068*/       OPC_SwitchType /*10 cases */, 28, MVT::v8i8,// ->50099
/*50071*/         OPC_CheckChild1Type, MVT::v8i8,
/*50073*/         OPC_RecordChild2, // #1 = $Vn
/*50074*/         OPC_CheckChild2Type, MVT::v8i8,
/*50076*/         OPC_RecordChild3, // #2 = $Vm
/*50077*/         OPC_CheckChild3Type, MVT::v8i8,
/*50079*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*50081*/         OPC_EmitInteger, MVT::i32, 14, 
/*50084*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*50087*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VBSLd), 0,
                      1/*#VTs*/, MVT::v8i8, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                  // Src: (intrinsic_wo_chain:v8i8 243:iPTR, DPR:v8i8:$src1, DPR:v8i8:$Vn, DPR:v8i8:$Vm) - Complexity = 8
                  // Dst: (VBSLd:v8i8 DPR:v8i8:$src1, DPR:v8i8:$Vn, DPR:v8i8:$Vm)
/*50099*/       /*SwitchType*/ 28, MVT::v4i16,// ->50129
/*50101*/         OPC_CheckChild1Type, MVT::v4i16,
/*50103*/         OPC_RecordChild2, // #1 = $Vn
/*50104*/         OPC_CheckChild2Type, MVT::v4i16,
/*50106*/         OPC_RecordChild3, // #2 = $Vm
/*50107*/         OPC_CheckChild3Type, MVT::v4i16,
/*50109*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*50111*/         OPC_EmitInteger, MVT::i32, 14, 
/*50114*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*50117*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VBSLd), 0,
                      1/*#VTs*/, MVT::v4i16, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                  // Src: (intrinsic_wo_chain:v4i16 243:iPTR, DPR:v4i16:$src1, DPR:v4i16:$Vn, DPR:v4i16:$Vm) - Complexity = 8
                  // Dst: (VBSLd:v4i16 DPR:v4i16:$src1, DPR:v4i16:$Vn, DPR:v4i16:$Vm)
/*50129*/       /*SwitchType*/ 28, MVT::v2i32,// ->50159
/*50131*/         OPC_CheckChild1Type, MVT::v2i32,
/*50133*/         OPC_RecordChild2, // #1 = $Vn
/*50134*/         OPC_CheckChild2Type, MVT::v2i32,
/*50136*/         OPC_RecordChild3, // #2 = $Vm
/*50137*/         OPC_CheckChild3Type, MVT::v2i32,
/*50139*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*50141*/         OPC_EmitInteger, MVT::i32, 14, 
/*50144*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*50147*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VBSLd), 0,
                      1/*#VTs*/, MVT::v2i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                  // Src: (intrinsic_wo_chain:v2i32 243:iPTR, DPR:v2i32:$src1, DPR:v2i32:$Vn, DPR:v2i32:$Vm) - Complexity = 8
                  // Dst: (VBSLd:v2i32 DPR:v2i32:$src1, DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*50159*/       /*SwitchType*/ 28, MVT::v1i64,// ->50189
/*50161*/         OPC_CheckChild1Type, MVT::v1i64,
/*50163*/         OPC_RecordChild2, // #1 = $Vn
/*50164*/         OPC_CheckChild2Type, MVT::v1i64,
/*50166*/         OPC_RecordChild3, // #2 = $Vm
/*50167*/         OPC_CheckChild3Type, MVT::v1i64,
/*50169*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*50171*/         OPC_EmitInteger, MVT::i32, 14, 
/*50174*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*50177*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VBSLd), 0,
                      1/*#VTs*/, MVT::v1i64, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                  // Src: (intrinsic_wo_chain:v1i64 243:iPTR, DPR:v1i64:$src1, DPR:v1i64:$Vn, DPR:v1i64:$Vm) - Complexity = 8
                  // Dst: (VBSLd:v1i64 DPR:v1i64:$src1, DPR:v1i64:$Vn, DPR:v1i64:$Vm)
/*50189*/       /*SwitchType*/ 28, MVT::v16i8,// ->50219
/*50191*/         OPC_CheckChild1Type, MVT::v16i8,
/*50193*/         OPC_RecordChild2, // #1 = $Vn
/*50194*/         OPC_CheckChild2Type, MVT::v16i8,
/*50196*/         OPC_RecordChild3, // #2 = $Vm
/*50197*/         OPC_CheckChild3Type, MVT::v16i8,
/*50199*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*50201*/         OPC_EmitInteger, MVT::i32, 14, 
/*50204*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*50207*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VBSLq), 0,
                      1/*#VTs*/, MVT::v16i8, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                  // Src: (intrinsic_wo_chain:v16i8 243:iPTR, QPR:v16i8:$src1, QPR:v16i8:$Vn, QPR:v16i8:$Vm) - Complexity = 8
                  // Dst: (VBSLq:v16i8 QPR:v16i8:$src1, QPR:v16i8:$Vn, QPR:v16i8:$Vm)
/*50219*/       /*SwitchType*/ 28, MVT::v8i16,// ->50249
/*50221*/         OPC_CheckChild1Type, MVT::v8i16,
/*50223*/         OPC_RecordChild2, // #1 = $Vn
/*50224*/         OPC_CheckChild2Type, MVT::v8i16,
/*50226*/         OPC_RecordChild3, // #2 = $Vm
/*50227*/         OPC_CheckChild3Type, MVT::v8i16,
/*50229*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*50231*/         OPC_EmitInteger, MVT::i32, 14, 
/*50234*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*50237*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VBSLq), 0,
                      1/*#VTs*/, MVT::v8i16, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                  // Src: (intrinsic_wo_chain:v8i16 243:iPTR, QPR:v8i16:$src1, QPR:v8i16:$Vn, QPR:v8i16:$Vm) - Complexity = 8
                  // Dst: (VBSLq:v8i16 QPR:v8i16:$src1, QPR:v8i16:$Vn, QPR:v8i16:$Vm)
/*50249*/       /*SwitchType*/ 28, MVT::v4i32,// ->50279
/*50251*/         OPC_CheckChild1Type, MVT::v4i32,
/*50253*/         OPC_RecordChild2, // #1 = $Vn
/*50254*/         OPC_CheckChild2Type, MVT::v4i32,
/*50256*/         OPC_RecordChild3, // #2 = $Vm
/*50257*/         OPC_CheckChild3Type, MVT::v4i32,
/*50259*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*50261*/         OPC_EmitInteger, MVT::i32, 14, 
/*50264*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*50267*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VBSLq), 0,
                      1/*#VTs*/, MVT::v4i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                  // Src: (intrinsic_wo_chain:v4i32 243:iPTR, QPR:v4i32:$src1, QPR:v4i32:$Vn, QPR:v4i32:$Vm) - Complexity = 8
                  // Dst: (VBSLq:v4i32 QPR:v4i32:$src1, QPR:v4i32:$Vn, QPR:v4i32:$Vm)
/*50279*/       /*SwitchType*/ 28, MVT::v2i64,// ->50309
/*50281*/         OPC_CheckChild1Type, MVT::v2i64,
/*50283*/         OPC_RecordChild2, // #1 = $Vn
/*50284*/         OPC_CheckChild2Type, MVT::v2i64,
/*50286*/         OPC_RecordChild3, // #2 = $Vm
/*50287*/         OPC_CheckChild3Type, MVT::v2i64,
/*50289*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*50291*/         OPC_EmitInteger, MVT::i32, 14, 
/*50294*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*50297*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VBSLq), 0,
                      1/*#VTs*/, MVT::v2i64, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                  // Src: (intrinsic_wo_chain:v2i64 243:iPTR, QPR:v2i64:$src1, QPR:v2i64:$Vn, QPR:v2i64:$Vm) - Complexity = 8
                  // Dst: (VBSLq:v2i64 QPR:v2i64:$src1, QPR:v2i64:$Vn, QPR:v2i64:$Vm)
/*50309*/       /*SwitchType*/ 28, MVT::v2f32,// ->50339
/*50311*/         OPC_CheckChild1Type, MVT::v2f32,
/*50313*/         OPC_RecordChild2, // #1 = $Vn
/*50314*/         OPC_CheckChild2Type, MVT::v2f32,
/*50316*/         OPC_RecordChild3, // #2 = $Vm
/*50317*/         OPC_CheckChild3Type, MVT::v2f32,
/*50319*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*50321*/         OPC_EmitInteger, MVT::i32, 14, 
/*50324*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*50327*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VBSLd), 0,
                      1/*#VTs*/, MVT::v2f32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                  // Src: (intrinsic_wo_chain:v2f32 243:iPTR, DPR:v2f32:$src1, DPR:v2f32:$Vn, DPR:v2f32:$Vm) - Complexity = 8
                  // Dst: (VBSLd:v2f32 DPR:v2f32:$src1, DPR:v2f32:$Vn, DPR:v2f32:$Vm)
/*50339*/       /*SwitchType*/ 28, MVT::v4f32,// ->50369
/*50341*/         OPC_CheckChild1Type, MVT::v4f32,
/*50343*/         OPC_RecordChild2, // #1 = $Vn
/*50344*/         OPC_CheckChild2Type, MVT::v4f32,
/*50346*/         OPC_RecordChild3, // #2 = $Vm
/*50347*/         OPC_CheckChild3Type, MVT::v4f32,
/*50349*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*50351*/         OPC_EmitInteger, MVT::i32, 14, 
/*50354*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*50357*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VBSLq), 0,
                      1/*#VTs*/, MVT::v4f32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                  // Src: (intrinsic_wo_chain:v4f32 243:iPTR, QPR:v4f32:$src1, QPR:v4f32:$Vn, QPR:v4f32:$Vm) - Complexity = 8
                  // Dst: (VBSLq:v4f32 QPR:v4f32:$src1, QPR:v4f32:$Vn, QPR:v4f32:$Vm)
/*50369*/       0, // EndSwitchType
/*50370*/     /*Scope*/ 86|128,1/*214*/, /*->50586*/
/*50372*/       OPC_CheckChild0Integer, 110|128,1/*238*/, 
/*50375*/       OPC_RecordChild1, // #0 = $Vn
/*50376*/       OPC_SwitchType /*8 cases */, 24, MVT::v4i16,// ->50403
/*50379*/         OPC_CheckChild1Type, MVT::v4i16,
/*50381*/         OPC_RecordChild2, // #1 = $Vm
/*50382*/         OPC_CheckChild2Type, MVT::v4i16,
/*50384*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*50386*/         OPC_EmitInteger, MVT::i32, 14, 
/*50389*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*50392*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VABDsv4i16), 0,
                      1/*#VTs*/, MVT::v4i16, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v4i16 238:iPTR, DPR:v4i16:$Vn, DPR:v4i16:$Vm) - Complexity = 8
                  // Dst: (VABDsv4i16:v4i16 DPR:v4i16:$Vn, DPR:v4i16:$Vm)
/*50403*/       /*SwitchType*/ 24, MVT::v2i32,// ->50429
/*50405*/         OPC_CheckChild1Type, MVT::v2i32,
/*50407*/         OPC_RecordChild2, // #1 = $Vm
/*50408*/         OPC_CheckChild2Type, MVT::v2i32,
/*50410*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*50412*/         OPC_EmitInteger, MVT::i32, 14, 
/*50415*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*50418*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VABDsv2i32), 0,
                      1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v2i32 238:iPTR, DPR:v2i32:$Vn, DPR:v2i32:$Vm) - Complexity = 8
                  // Dst: (VABDsv2i32:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*50429*/       /*SwitchType*/ 24, MVT::v8i16,// ->50455
/*50431*/         OPC_CheckChild1Type, MVT::v8i16,
/*50433*/         OPC_RecordChild2, // #1 = $Vm
/*50434*/         OPC_CheckChild2Type, MVT::v8i16,
/*50436*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*50438*/         OPC_EmitInteger, MVT::i32, 14, 
/*50441*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*50444*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VABDsv8i16), 0,
                      1/*#VTs*/, MVT::v8i16, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v8i16 238:iPTR, QPR:v8i16:$Vn, QPR:v8i16:$Vm) - Complexity = 8
                  // Dst: (VABDsv8i16:v8i16 QPR:v8i16:$Vn, QPR:v8i16:$Vm)
/*50455*/       /*SwitchType*/ 24, MVT::v4i32,// ->50481
/*50457*/         OPC_CheckChild1Type, MVT::v4i32,
/*50459*/         OPC_RecordChild2, // #1 = $Vm
/*50460*/         OPC_CheckChild2Type, MVT::v4i32,
/*50462*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*50464*/         OPC_EmitInteger, MVT::i32, 14, 
/*50467*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*50470*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VABDsv4i32), 0,
                      1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v4i32 238:iPTR, QPR:v4i32:$Vn, QPR:v4i32:$Vm) - Complexity = 8
                  // Dst: (VABDsv4i32:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm)
/*50481*/       /*SwitchType*/ 24, MVT::v8i8,// ->50507
/*50483*/         OPC_CheckChild1Type, MVT::v8i8,
/*50485*/         OPC_RecordChild2, // #1 = $Vm
/*50486*/         OPC_CheckChild2Type, MVT::v8i8,
/*50488*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*50490*/         OPC_EmitInteger, MVT::i32, 14, 
/*50493*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*50496*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VABDsv8i8), 0,
                      1/*#VTs*/, MVT::v8i8, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v8i8 238:iPTR, DPR:v8i8:$Vn, DPR:v8i8:$Vm) - Complexity = 8
                  // Dst: (VABDsv8i8:v8i8 DPR:v8i8:$Vn, DPR:v8i8:$Vm)
/*50507*/       /*SwitchType*/ 24, MVT::v16i8,// ->50533
/*50509*/         OPC_CheckChild1Type, MVT::v16i8,
/*50511*/         OPC_RecordChild2, // #1 = $Vm
/*50512*/         OPC_CheckChild2Type, MVT::v16i8,
/*50514*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*50516*/         OPC_EmitInteger, MVT::i32, 14, 
/*50519*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*50522*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VABDsv16i8), 0,
                      1/*#VTs*/, MVT::v16i8, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v16i8 238:iPTR, QPR:v16i8:$Vn, QPR:v16i8:$Vm) - Complexity = 8
                  // Dst: (VABDsv16i8:v16i8 QPR:v16i8:$Vn, QPR:v16i8:$Vm)
/*50533*/       /*SwitchType*/ 24, MVT::v2f32,// ->50559
/*50535*/         OPC_CheckChild1Type, MVT::v2f32,
/*50537*/         OPC_RecordChild2, // #1 = $Vm
/*50538*/         OPC_CheckChild2Type, MVT::v2f32,
/*50540*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*50542*/         OPC_EmitInteger, MVT::i32, 14, 
/*50545*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*50548*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VABDfd), 0,
                      1/*#VTs*/, MVT::v2f32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v2f32 238:iPTR, DPR:v2f32:$Vn, DPR:v2f32:$Vm) - Complexity = 8
                  // Dst: (VABDfd:v2f32 DPR:v2f32:$Vn, DPR:v2f32:$Vm)
/*50559*/       /*SwitchType*/ 24, MVT::v4f32,// ->50585
/*50561*/         OPC_CheckChild1Type, MVT::v4f32,
/*50563*/         OPC_RecordChild2, // #1 = $Vm
/*50564*/         OPC_CheckChild2Type, MVT::v4f32,
/*50566*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*50568*/         OPC_EmitInteger, MVT::i32, 14, 
/*50571*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*50574*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VABDfq), 0,
                      1/*#VTs*/, MVT::v4f32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v4f32 238:iPTR, QPR:v4f32:$Vn, QPR:v4f32:$Vm) - Complexity = 8
                  // Dst: (VABDfq:v4f32 QPR:v4f32:$Vn, QPR:v4f32:$Vm)
/*50585*/       0, // EndSwitchType
/*50586*/     /*Scope*/ 34|128,1/*162*/, /*->50750*/
/*50588*/       OPC_CheckChild0Integer, 111|128,1/*239*/, 
/*50591*/       OPC_RecordChild1, // #0 = $Vn
/*50592*/       OPC_SwitchType /*6 cases */, 24, MVT::v4i16,// ->50619
/*50595*/         OPC_CheckChild1Type, MVT::v4i16,
/*50597*/         OPC_RecordChild2, // #1 = $Vm
/*50598*/         OPC_CheckChild2Type, MVT::v4i16,
/*50600*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*50602*/         OPC_EmitInteger, MVT::i32, 14, 
/*50605*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*50608*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VABDuv4i16), 0,
                      1/*#VTs*/, MVT::v4i16, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v4i16 239:iPTR, DPR:v4i16:$Vn, DPR:v4i16:$Vm) - Complexity = 8
                  // Dst: (VABDuv4i16:v4i16 DPR:v4i16:$Vn, DPR:v4i16:$Vm)
/*50619*/       /*SwitchType*/ 24, MVT::v2i32,// ->50645
/*50621*/         OPC_CheckChild1Type, MVT::v2i32,
/*50623*/         OPC_RecordChild2, // #1 = $Vm
/*50624*/         OPC_CheckChild2Type, MVT::v2i32,
/*50626*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*50628*/         OPC_EmitInteger, MVT::i32, 14, 
/*50631*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*50634*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VABDuv2i32), 0,
                      1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v2i32 239:iPTR, DPR:v2i32:$Vn, DPR:v2i32:$Vm) - Complexity = 8
                  // Dst: (VABDuv2i32:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*50645*/       /*SwitchType*/ 24, MVT::v8i16,// ->50671
/*50647*/         OPC_CheckChild1Type, MVT::v8i16,
/*50649*/         OPC_RecordChild2, // #1 = $Vm
/*50650*/         OPC_CheckChild2Type, MVT::v8i16,
/*50652*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*50654*/         OPC_EmitInteger, MVT::i32, 14, 
/*50657*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*50660*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VABDuv8i16), 0,
                      1/*#VTs*/, MVT::v8i16, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v8i16 239:iPTR, QPR:v8i16:$Vn, QPR:v8i16:$Vm) - Complexity = 8
                  // Dst: (VABDuv8i16:v8i16 QPR:v8i16:$Vn, QPR:v8i16:$Vm)
/*50671*/       /*SwitchType*/ 24, MVT::v4i32,// ->50697
/*50673*/         OPC_CheckChild1Type, MVT::v4i32,
/*50675*/         OPC_RecordChild2, // #1 = $Vm
/*50676*/         OPC_CheckChild2Type, MVT::v4i32,
/*50678*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*50680*/         OPC_EmitInteger, MVT::i32, 14, 
/*50683*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*50686*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VABDuv4i32), 0,
                      1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v4i32 239:iPTR, QPR:v4i32:$Vn, QPR:v4i32:$Vm) - Complexity = 8
                  // Dst: (VABDuv4i32:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm)
/*50697*/       /*SwitchType*/ 24, MVT::v8i8,// ->50723
/*50699*/         OPC_CheckChild1Type, MVT::v8i8,
/*50701*/         OPC_RecordChild2, // #1 = $Vm
/*50702*/         OPC_CheckChild2Type, MVT::v8i8,
/*50704*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*50706*/         OPC_EmitInteger, MVT::i32, 14, 
/*50709*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*50712*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VABDuv8i8), 0,
                      1/*#VTs*/, MVT::v8i8, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v8i8 239:iPTR, DPR:v8i8:$Vn, DPR:v8i8:$Vm) - Complexity = 8
                  // Dst: (VABDuv8i8:v8i8 DPR:v8i8:$Vn, DPR:v8i8:$Vm)
/*50723*/       /*SwitchType*/ 24, MVT::v16i8,// ->50749
/*50725*/         OPC_CheckChild1Type, MVT::v16i8,
/*50727*/         OPC_RecordChild2, // #1 = $Vm
/*50728*/         OPC_CheckChild2Type, MVT::v16i8,
/*50730*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*50732*/         OPC_EmitInteger, MVT::i32, 14, 
/*50735*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*50738*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VABDuv16i8), 0,
                      1/*#VTs*/, MVT::v16i8, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v16i8 239:iPTR, QPR:v16i8:$Vn, QPR:v16i8:$Vm) - Complexity = 8
                  // Dst: (VABDuv16i8:v16i8 QPR:v16i8:$Vn, QPR:v16i8:$Vm)
/*50749*/       0, // EndSwitchType
/*50750*/     /*Scope*/ 86|128,1/*214*/, /*->50966*/
/*50752*/       OPC_CheckChild0Integer, 17|128,2/*273*/, 
/*50755*/       OPC_RecordChild1, // #0 = $Vn
/*50756*/       OPC_SwitchType /*8 cases */, 24, MVT::v4i16,// ->50783
/*50759*/         OPC_CheckChild1Type, MVT::v4i16,
/*50761*/         OPC_RecordChild2, // #1 = $Vm
/*50762*/         OPC_CheckChild2Type, MVT::v4i16,
/*50764*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*50766*/         OPC_EmitInteger, MVT::i32, 14, 
/*50769*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*50772*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VMAXsv4i16), 0,
                      1/*#VTs*/, MVT::v4i16, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v4i16 273:iPTR, DPR:v4i16:$Vn, DPR:v4i16:$Vm) - Complexity = 8
                  // Dst: (VMAXsv4i16:v4i16 DPR:v4i16:$Vn, DPR:v4i16:$Vm)
/*50783*/       /*SwitchType*/ 24, MVT::v2i32,// ->50809
/*50785*/         OPC_CheckChild1Type, MVT::v2i32,
/*50787*/         OPC_RecordChild2, // #1 = $Vm
/*50788*/         OPC_CheckChild2Type, MVT::v2i32,
/*50790*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*50792*/         OPC_EmitInteger, MVT::i32, 14, 
/*50795*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*50798*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VMAXsv2i32), 0,
                      1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v2i32 273:iPTR, DPR:v2i32:$Vn, DPR:v2i32:$Vm) - Complexity = 8
                  // Dst: (VMAXsv2i32:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*50809*/       /*SwitchType*/ 24, MVT::v8i16,// ->50835
/*50811*/         OPC_CheckChild1Type, MVT::v8i16,
/*50813*/         OPC_RecordChild2, // #1 = $Vm
/*50814*/         OPC_CheckChild2Type, MVT::v8i16,
/*50816*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*50818*/         OPC_EmitInteger, MVT::i32, 14, 
/*50821*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*50824*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VMAXsv8i16), 0,
                      1/*#VTs*/, MVT::v8i16, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v8i16 273:iPTR, QPR:v8i16:$Vn, QPR:v8i16:$Vm) - Complexity = 8
                  // Dst: (VMAXsv8i16:v8i16 QPR:v8i16:$Vn, QPR:v8i16:$Vm)
/*50835*/       /*SwitchType*/ 24, MVT::v4i32,// ->50861
/*50837*/         OPC_CheckChild1Type, MVT::v4i32,
/*50839*/         OPC_RecordChild2, // #1 = $Vm
/*50840*/         OPC_CheckChild2Type, MVT::v4i32,
/*50842*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*50844*/         OPC_EmitInteger, MVT::i32, 14, 
/*50847*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*50850*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VMAXsv4i32), 0,
                      1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v4i32 273:iPTR, QPR:v4i32:$Vn, QPR:v4i32:$Vm) - Complexity = 8
                  // Dst: (VMAXsv4i32:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm)
/*50861*/       /*SwitchType*/ 24, MVT::v8i8,// ->50887
/*50863*/         OPC_CheckChild1Type, MVT::v8i8,
/*50865*/         OPC_RecordChild2, // #1 = $Vm
/*50866*/         OPC_CheckChild2Type, MVT::v8i8,
/*50868*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*50870*/         OPC_EmitInteger, MVT::i32, 14, 
/*50873*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*50876*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VMAXsv8i8), 0,
                      1/*#VTs*/, MVT::v8i8, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v8i8 273:iPTR, DPR:v8i8:$Vn, DPR:v8i8:$Vm) - Complexity = 8
                  // Dst: (VMAXsv8i8:v8i8 DPR:v8i8:$Vn, DPR:v8i8:$Vm)
/*50887*/       /*SwitchType*/ 24, MVT::v16i8,// ->50913
/*50889*/         OPC_CheckChild1Type, MVT::v16i8,
/*50891*/         OPC_RecordChild2, // #1 = $Vm
/*50892*/         OPC_CheckChild2Type, MVT::v16i8,
/*50894*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*50896*/         OPC_EmitInteger, MVT::i32, 14, 
/*50899*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*50902*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VMAXsv16i8), 0,
                      1/*#VTs*/, MVT::v16i8, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v16i8 273:iPTR, QPR:v16i8:$Vn, QPR:v16i8:$Vm) - Complexity = 8
                  // Dst: (VMAXsv16i8:v16i8 QPR:v16i8:$Vn, QPR:v16i8:$Vm)
/*50913*/       /*SwitchType*/ 24, MVT::v2f32,// ->50939
/*50915*/         OPC_CheckChild1Type, MVT::v2f32,
/*50917*/         OPC_RecordChild2, // #1 = $Vm
/*50918*/         OPC_CheckChild2Type, MVT::v2f32,
/*50920*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*50922*/         OPC_EmitInteger, MVT::i32, 14, 
/*50925*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*50928*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VMAXfd), 0,
                      1/*#VTs*/, MVT::v2f32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v2f32 273:iPTR, DPR:v2f32:$Vn, DPR:v2f32:$Vm) - Complexity = 8
                  // Dst: (VMAXfd:v2f32 DPR:v2f32:$Vn, DPR:v2f32:$Vm)
/*50939*/       /*SwitchType*/ 24, MVT::v4f32,// ->50965
/*50941*/         OPC_CheckChild1Type, MVT::v4f32,
/*50943*/         OPC_RecordChild2, // #1 = $Vm
/*50944*/         OPC_CheckChild2Type, MVT::v4f32,
/*50946*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*50948*/         OPC_EmitInteger, MVT::i32, 14, 
/*50951*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*50954*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VMAXfq), 0,
                      1/*#VTs*/, MVT::v4f32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v4f32 273:iPTR, QPR:v4f32:$Vn, QPR:v4f32:$Vm) - Complexity = 8
                  // Dst: (VMAXfq:v4f32 QPR:v4f32:$Vn, QPR:v4f32:$Vm)
/*50965*/       0, // EndSwitchType
/*50966*/     /*Scope*/ 34|128,1/*162*/, /*->51130*/
/*50968*/       OPC_CheckChild0Integer, 18|128,2/*274*/, 
/*50971*/       OPC_RecordChild1, // #0 = $Vn
/*50972*/       OPC_SwitchType /*6 cases */, 24, MVT::v4i16,// ->50999
/*50975*/         OPC_CheckChild1Type, MVT::v4i16,
/*50977*/         OPC_RecordChild2, // #1 = $Vm
/*50978*/         OPC_CheckChild2Type, MVT::v4i16,
/*50980*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*50982*/         OPC_EmitInteger, MVT::i32, 14, 
/*50985*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*50988*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VMAXuv4i16), 0,
                      1/*#VTs*/, MVT::v4i16, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v4i16 274:iPTR, DPR:v4i16:$Vn, DPR:v4i16:$Vm) - Complexity = 8
                  // Dst: (VMAXuv4i16:v4i16 DPR:v4i16:$Vn, DPR:v4i16:$Vm)
/*50999*/       /*SwitchType*/ 24, MVT::v2i32,// ->51025
/*51001*/         OPC_CheckChild1Type, MVT::v2i32,
/*51003*/         OPC_RecordChild2, // #1 = $Vm
/*51004*/         OPC_CheckChild2Type, MVT::v2i32,
/*51006*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*51008*/         OPC_EmitInteger, MVT::i32, 14, 
/*51011*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*51014*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VMAXuv2i32), 0,
                      1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v2i32 274:iPTR, DPR:v2i32:$Vn, DPR:v2i32:$Vm) - Complexity = 8
                  // Dst: (VMAXuv2i32:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*51025*/       /*SwitchType*/ 24, MVT::v8i16,// ->51051
/*51027*/         OPC_CheckChild1Type, MVT::v8i16,
/*51029*/         OPC_RecordChild2, // #1 = $Vm
/*51030*/         OPC_CheckChild2Type, MVT::v8i16,
/*51032*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*51034*/         OPC_EmitInteger, MVT::i32, 14, 
/*51037*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*51040*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VMAXuv8i16), 0,
                      1/*#VTs*/, MVT::v8i16, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v8i16 274:iPTR, QPR:v8i16:$Vn, QPR:v8i16:$Vm) - Complexity = 8
                  // Dst: (VMAXuv8i16:v8i16 QPR:v8i16:$Vn, QPR:v8i16:$Vm)
/*51051*/       /*SwitchType*/ 24, MVT::v4i32,// ->51077
/*51053*/         OPC_CheckChild1Type, MVT::v4i32,
/*51055*/         OPC_RecordChild2, // #1 = $Vm
/*51056*/         OPC_CheckChild2Type, MVT::v4i32,
/*51058*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*51060*/         OPC_EmitInteger, MVT::i32, 14, 
/*51063*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*51066*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VMAXuv4i32), 0,
                      1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v4i32 274:iPTR, QPR:v4i32:$Vn, QPR:v4i32:$Vm) - Complexity = 8
                  // Dst: (VMAXuv4i32:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm)
/*51077*/       /*SwitchType*/ 24, MVT::v8i8,// ->51103
/*51079*/         OPC_CheckChild1Type, MVT::v8i8,
/*51081*/         OPC_RecordChild2, // #1 = $Vm
/*51082*/         OPC_CheckChild2Type, MVT::v8i8,
/*51084*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*51086*/         OPC_EmitInteger, MVT::i32, 14, 
/*51089*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*51092*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VMAXuv8i8), 0,
                      1/*#VTs*/, MVT::v8i8, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v8i8 274:iPTR, DPR:v8i8:$Vn, DPR:v8i8:$Vm) - Complexity = 8
                  // Dst: (VMAXuv8i8:v8i8 DPR:v8i8:$Vn, DPR:v8i8:$Vm)
/*51103*/       /*SwitchType*/ 24, MVT::v16i8,// ->51129
/*51105*/         OPC_CheckChild1Type, MVT::v16i8,
/*51107*/         OPC_RecordChild2, // #1 = $Vm
/*51108*/         OPC_CheckChild2Type, MVT::v16i8,
/*51110*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*51112*/         OPC_EmitInteger, MVT::i32, 14, 
/*51115*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*51118*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VMAXuv16i8), 0,
                      1/*#VTs*/, MVT::v16i8, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v16i8 274:iPTR, QPR:v16i8:$Vn, QPR:v16i8:$Vm) - Complexity = 8
                  // Dst: (VMAXuv16i8:v16i8 QPR:v16i8:$Vn, QPR:v16i8:$Vm)
/*51129*/       0, // EndSwitchType
/*51130*/     /*Scope*/ 86|128,1/*214*/, /*->51346*/
/*51132*/       OPC_CheckChild0Integer, 20|128,2/*276*/, 
/*51135*/       OPC_RecordChild1, // #0 = $Vn
/*51136*/       OPC_SwitchType /*8 cases */, 24, MVT::v4i16,// ->51163
/*51139*/         OPC_CheckChild1Type, MVT::v4i16,
/*51141*/         OPC_RecordChild2, // #1 = $Vm
/*51142*/         OPC_CheckChild2Type, MVT::v4i16,
/*51144*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*51146*/         OPC_EmitInteger, MVT::i32, 14, 
/*51149*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*51152*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VMINsv4i16), 0,
                      1/*#VTs*/, MVT::v4i16, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v4i16 276:iPTR, DPR:v4i16:$Vn, DPR:v4i16:$Vm) - Complexity = 8
                  // Dst: (VMINsv4i16:v4i16 DPR:v4i16:$Vn, DPR:v4i16:$Vm)
/*51163*/       /*SwitchType*/ 24, MVT::v2i32,// ->51189
/*51165*/         OPC_CheckChild1Type, MVT::v2i32,
/*51167*/         OPC_RecordChild2, // #1 = $Vm
/*51168*/         OPC_CheckChild2Type, MVT::v2i32,
/*51170*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*51172*/         OPC_EmitInteger, MVT::i32, 14, 
/*51175*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*51178*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VMINsv2i32), 0,
                      1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v2i32 276:iPTR, DPR:v2i32:$Vn, DPR:v2i32:$Vm) - Complexity = 8
                  // Dst: (VMINsv2i32:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*51189*/       /*SwitchType*/ 24, MVT::v8i16,// ->51215
/*51191*/         OPC_CheckChild1Type, MVT::v8i16,
/*51193*/         OPC_RecordChild2, // #1 = $Vm
/*51194*/         OPC_CheckChild2Type, MVT::v8i16,
/*51196*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*51198*/         OPC_EmitInteger, MVT::i32, 14, 
/*51201*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*51204*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VMINsv8i16), 0,
                      1/*#VTs*/, MVT::v8i16, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v8i16 276:iPTR, QPR:v8i16:$Vn, QPR:v8i16:$Vm) - Complexity = 8
                  // Dst: (VMINsv8i16:v8i16 QPR:v8i16:$Vn, QPR:v8i16:$Vm)
/*51215*/       /*SwitchType*/ 24, MVT::v4i32,// ->51241
/*51217*/         OPC_CheckChild1Type, MVT::v4i32,
/*51219*/         OPC_RecordChild2, // #1 = $Vm
/*51220*/         OPC_CheckChild2Type, MVT::v4i32,
/*51222*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*51224*/         OPC_EmitInteger, MVT::i32, 14, 
/*51227*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*51230*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VMINsv4i32), 0,
                      1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v4i32 276:iPTR, QPR:v4i32:$Vn, QPR:v4i32:$Vm) - Complexity = 8
                  // Dst: (VMINsv4i32:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm)
/*51241*/       /*SwitchType*/ 24, MVT::v8i8,// ->51267
/*51243*/         OPC_CheckChild1Type, MVT::v8i8,
/*51245*/         OPC_RecordChild2, // #1 = $Vm
/*51246*/         OPC_CheckChild2Type, MVT::v8i8,
/*51248*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*51250*/         OPC_EmitInteger, MVT::i32, 14, 
/*51253*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*51256*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VMINsv8i8), 0,
                      1/*#VTs*/, MVT::v8i8, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v8i8 276:iPTR, DPR:v8i8:$Vn, DPR:v8i8:$Vm) - Complexity = 8
                  // Dst: (VMINsv8i8:v8i8 DPR:v8i8:$Vn, DPR:v8i8:$Vm)
/*51267*/       /*SwitchType*/ 24, MVT::v16i8,// ->51293
/*51269*/         OPC_CheckChild1Type, MVT::v16i8,
/*51271*/         OPC_RecordChild2, // #1 = $Vm
/*51272*/         OPC_CheckChild2Type, MVT::v16i8,
/*51274*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*51276*/         OPC_EmitInteger, MVT::i32, 14, 
/*51279*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*51282*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VMINsv16i8), 0,
                      1/*#VTs*/, MVT::v16i8, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v16i8 276:iPTR, QPR:v16i8:$Vn, QPR:v16i8:$Vm) - Complexity = 8
                  // Dst: (VMINsv16i8:v16i8 QPR:v16i8:$Vn, QPR:v16i8:$Vm)
/*51293*/       /*SwitchType*/ 24, MVT::v2f32,// ->51319
/*51295*/         OPC_CheckChild1Type, MVT::v2f32,
/*51297*/         OPC_RecordChild2, // #1 = $Vm
/*51298*/         OPC_CheckChild2Type, MVT::v2f32,
/*51300*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*51302*/         OPC_EmitInteger, MVT::i32, 14, 
/*51305*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*51308*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VMINfd), 0,
                      1/*#VTs*/, MVT::v2f32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v2f32 276:iPTR, DPR:v2f32:$Vn, DPR:v2f32:$Vm) - Complexity = 8
                  // Dst: (VMINfd:v2f32 DPR:v2f32:$Vn, DPR:v2f32:$Vm)
/*51319*/       /*SwitchType*/ 24, MVT::v4f32,// ->51345
/*51321*/         OPC_CheckChild1Type, MVT::v4f32,
/*51323*/         OPC_RecordChild2, // #1 = $Vm
/*51324*/         OPC_CheckChild2Type, MVT::v4f32,
/*51326*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*51328*/         OPC_EmitInteger, MVT::i32, 14, 
/*51331*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*51334*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VMINfq), 0,
                      1/*#VTs*/, MVT::v4f32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v4f32 276:iPTR, QPR:v4f32:$Vn, QPR:v4f32:$Vm) - Complexity = 8
                  // Dst: (VMINfq:v4f32 QPR:v4f32:$Vn, QPR:v4f32:$Vm)
/*51345*/       0, // EndSwitchType
/*51346*/     /*Scope*/ 34|128,1/*162*/, /*->51510*/
/*51348*/       OPC_CheckChild0Integer, 21|128,2/*277*/, 
/*51351*/       OPC_RecordChild1, // #0 = $Vn
/*51352*/       OPC_SwitchType /*6 cases */, 24, MVT::v4i16,// ->51379
/*51355*/         OPC_CheckChild1Type, MVT::v4i16,
/*51357*/         OPC_RecordChild2, // #1 = $Vm
/*51358*/         OPC_CheckChild2Type, MVT::v4i16,
/*51360*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*51362*/         OPC_EmitInteger, MVT::i32, 14, 
/*51365*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*51368*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VMINuv4i16), 0,
                      1/*#VTs*/, MVT::v4i16, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v4i16 277:iPTR, DPR:v4i16:$Vn, DPR:v4i16:$Vm) - Complexity = 8
                  // Dst: (VMINuv4i16:v4i16 DPR:v4i16:$Vn, DPR:v4i16:$Vm)
/*51379*/       /*SwitchType*/ 24, MVT::v2i32,// ->51405
/*51381*/         OPC_CheckChild1Type, MVT::v2i32,
/*51383*/         OPC_RecordChild2, // #1 = $Vm
/*51384*/         OPC_CheckChild2Type, MVT::v2i32,
/*51386*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*51388*/         OPC_EmitInteger, MVT::i32, 14, 
/*51391*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*51394*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VMINuv2i32), 0,
                      1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v2i32 277:iPTR, DPR:v2i32:$Vn, DPR:v2i32:$Vm) - Complexity = 8
                  // Dst: (VMINuv2i32:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*51405*/       /*SwitchType*/ 24, MVT::v8i16,// ->51431
/*51407*/         OPC_CheckChild1Type, MVT::v8i16,
/*51409*/         OPC_RecordChild2, // #1 = $Vm
/*51410*/         OPC_CheckChild2Type, MVT::v8i16,
/*51412*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*51414*/         OPC_EmitInteger, MVT::i32, 14, 
/*51417*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*51420*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VMINuv8i16), 0,
                      1/*#VTs*/, MVT::v8i16, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v8i16 277:iPTR, QPR:v8i16:$Vn, QPR:v8i16:$Vm) - Complexity = 8
                  // Dst: (VMINuv8i16:v8i16 QPR:v8i16:$Vn, QPR:v8i16:$Vm)
/*51431*/       /*SwitchType*/ 24, MVT::v4i32,// ->51457
/*51433*/         OPC_CheckChild1Type, MVT::v4i32,
/*51435*/         OPC_RecordChild2, // #1 = $Vm
/*51436*/         OPC_CheckChild2Type, MVT::v4i32,
/*51438*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*51440*/         OPC_EmitInteger, MVT::i32, 14, 
/*51443*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*51446*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VMINuv4i32), 0,
                      1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v4i32 277:iPTR, QPR:v4i32:$Vn, QPR:v4i32:$Vm) - Complexity = 8
                  // Dst: (VMINuv4i32:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm)
/*51457*/       /*SwitchType*/ 24, MVT::v8i8,// ->51483
/*51459*/         OPC_CheckChild1Type, MVT::v8i8,
/*51461*/         OPC_RecordChild2, // #1 = $Vm
/*51462*/         OPC_CheckChild2Type, MVT::v8i8,
/*51464*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*51466*/         OPC_EmitInteger, MVT::i32, 14, 
/*51469*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*51472*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VMINuv8i8), 0,
                      1/*#VTs*/, MVT::v8i8, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v8i8 277:iPTR, DPR:v8i8:$Vn, DPR:v8i8:$Vm) - Complexity = 8
                  // Dst: (VMINuv8i8:v8i8 DPR:v8i8:$Vn, DPR:v8i8:$Vm)
/*51483*/       /*SwitchType*/ 24, MVT::v16i8,// ->51509
/*51485*/         OPC_CheckChild1Type, MVT::v16i8,
/*51487*/         OPC_RecordChild2, // #1 = $Vm
/*51488*/         OPC_CheckChild2Type, MVT::v16i8,
/*51490*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*51492*/         OPC_EmitInteger, MVT::i32, 14, 
/*51495*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*51498*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VMINuv16i8), 0,
                      1/*#VTs*/, MVT::v16i8, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v16i8 277:iPTR, QPR:v16i8:$Vn, QPR:v16i8:$Vm) - Complexity = 8
                  // Dst: (VMINuv16i8:v16i8 QPR:v16i8:$Vn, QPR:v16i8:$Vm)
/*51509*/       0, // EndSwitchType
/*51510*/     /*Scope*/ 110, /*->51621*/
/*51511*/       OPC_CheckChild0Integer, 28|128,2/*284*/, 
/*51514*/       OPC_RecordChild1, // #0 = $Vn
/*51515*/       OPC_SwitchType /*4 cases */, 24, MVT::v8i8,// ->51542
/*51518*/         OPC_CheckChild1Type, MVT::v8i8,
/*51520*/         OPC_RecordChild2, // #1 = $Vm
/*51521*/         OPC_CheckChild2Type, MVT::v8i8,
/*51523*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*51525*/         OPC_EmitInteger, MVT::i32, 14, 
/*51528*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*51531*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VPADDi8), 0,
                      1/*#VTs*/, MVT::v8i8, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v8i8 284:iPTR, DPR:v8i8:$Vn, DPR:v8i8:$Vm) - Complexity = 8
                  // Dst: (VPADDi8:v8i8 DPR:v8i8:$Vn, DPR:v8i8:$Vm)
/*51542*/       /*SwitchType*/ 24, MVT::v4i16,// ->51568
/*51544*/         OPC_CheckChild1Type, MVT::v4i16,
/*51546*/         OPC_RecordChild2, // #1 = $Vm
/*51547*/         OPC_CheckChild2Type, MVT::v4i16,
/*51549*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*51551*/         OPC_EmitInteger, MVT::i32, 14, 
/*51554*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*51557*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VPADDi16), 0,
                      1/*#VTs*/, MVT::v4i16, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v4i16 284:iPTR, DPR:v4i16:$Vn, DPR:v4i16:$Vm) - Complexity = 8
                  // Dst: (VPADDi16:v4i16 DPR:v4i16:$Vn, DPR:v4i16:$Vm)
/*51568*/       /*SwitchType*/ 24, MVT::v2i32,// ->51594
/*51570*/         OPC_CheckChild1Type, MVT::v2i32,
/*51572*/         OPC_RecordChild2, // #1 = $Vm
/*51573*/         OPC_CheckChild2Type, MVT::v2i32,
/*51575*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*51577*/         OPC_EmitInteger, MVT::i32, 14, 
/*51580*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*51583*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VPADDi32), 0,
                      1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v2i32 284:iPTR, DPR:v2i32:$Vn, DPR:v2i32:$Vm) - Complexity = 8
                  // Dst: (VPADDi32:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*51594*/       /*SwitchType*/ 24, MVT::v2f32,// ->51620
/*51596*/         OPC_CheckChild1Type, MVT::v2f32,
/*51598*/         OPC_RecordChild2, // #1 = $Vm
/*51599*/         OPC_CheckChild2Type, MVT::v2f32,
/*51601*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*51603*/         OPC_EmitInteger, MVT::i32, 14, 
/*51606*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*51609*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VPADDf), 0,
                      1/*#VTs*/, MVT::v2f32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v2f32 284:iPTR, DPR:v2f32:$Vn, DPR:v2f32:$Vm) - Complexity = 8
                  // Dst: (VPADDf:v2f32 DPR:v2f32:$Vn, DPR:v2f32:$Vm)
/*51620*/       0, // EndSwitchType
/*51621*/     /*Scope*/ 10|128,1/*138*/, /*->51761*/
/*51623*/       OPC_CheckChild0Integer, 29|128,2/*285*/, 
/*51626*/       OPC_RecordChild1, // #0 = $Vm
/*51627*/       OPC_SwitchType /*6 cases */, 20, MVT::v4i16,// ->51650
/*51630*/         OPC_CheckChild1Type, MVT::v8i8,
/*51632*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*51634*/         OPC_EmitInteger, MVT::i32, 14, 
/*51637*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*51640*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VPADDLsv8i8), 0,
                      1/*#VTs*/, MVT::v4i16, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4i16 285:iPTR, DPR:v8i8:$Vm) - Complexity = 8
                  // Dst: (VPADDLsv8i8:v4i16 DPR:v8i8:$Vm)
/*51650*/       /*SwitchType*/ 20, MVT::v2i32,// ->51672
/*51652*/         OPC_CheckChild1Type, MVT::v4i16,
/*51654*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*51656*/         OPC_EmitInteger, MVT::i32, 14, 
/*51659*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*51662*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VPADDLsv4i16), 0,
                      1/*#VTs*/, MVT::v2i32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v2i32 285:iPTR, DPR:v4i16:$Vm) - Complexity = 8
                  // Dst: (VPADDLsv4i16:v2i32 DPR:v4i16:$Vm)
/*51672*/       /*SwitchType*/ 20, MVT::v1i64,// ->51694
/*51674*/         OPC_CheckChild1Type, MVT::v2i32,
/*51676*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*51678*/         OPC_EmitInteger, MVT::i32, 14, 
/*51681*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*51684*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VPADDLsv2i32), 0,
                      1/*#VTs*/, MVT::v1i64, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v1i64 285:iPTR, DPR:v2i32:$Vm) - Complexity = 8
                  // Dst: (VPADDLsv2i32:v1i64 DPR:v2i32:$Vm)
/*51694*/       /*SwitchType*/ 20, MVT::v8i16,// ->51716
/*51696*/         OPC_CheckChild1Type, MVT::v16i8,
/*51698*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*51700*/         OPC_EmitInteger, MVT::i32, 14, 
/*51703*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*51706*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VPADDLsv16i8), 0,
                      1/*#VTs*/, MVT::v8i16, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v8i16 285:iPTR, QPR:v16i8:$Vm) - Complexity = 8
                  // Dst: (VPADDLsv16i8:v8i16 QPR:v16i8:$Vm)
/*51716*/       /*SwitchType*/ 20, MVT::v4i32,// ->51738
/*51718*/         OPC_CheckChild1Type, MVT::v8i16,
/*51720*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*51722*/         OPC_EmitInteger, MVT::i32, 14, 
/*51725*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*51728*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VPADDLsv8i16), 0,
                      1/*#VTs*/, MVT::v4i32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4i32 285:iPTR, QPR:v8i16:$Vm) - Complexity = 8
                  // Dst: (VPADDLsv8i16:v4i32 QPR:v8i16:$Vm)
/*51738*/       /*SwitchType*/ 20, MVT::v2i64,// ->51760
/*51740*/         OPC_CheckChild1Type, MVT::v4i32,
/*51742*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*51744*/         OPC_EmitInteger, MVT::i32, 14, 
/*51747*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*51750*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VPADDLsv4i32), 0,
                      1/*#VTs*/, MVT::v2i64, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v2i64 285:iPTR, QPR:v4i32:$Vm) - Complexity = 8
                  // Dst: (VPADDLsv4i32:v2i64 QPR:v4i32:$Vm)
/*51760*/       0, // EndSwitchType
/*51761*/     /*Scope*/ 10|128,1/*138*/, /*->51901*/
/*51763*/       OPC_CheckChild0Integer, 30|128,2/*286*/, 
/*51766*/       OPC_RecordChild1, // #0 = $Vm
/*51767*/       OPC_SwitchType /*6 cases */, 20, MVT::v4i16,// ->51790
/*51770*/         OPC_CheckChild1Type, MVT::v8i8,
/*51772*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*51774*/         OPC_EmitInteger, MVT::i32, 14, 
/*51777*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*51780*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VPADDLuv8i8), 0,
                      1/*#VTs*/, MVT::v4i16, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4i16 286:iPTR, DPR:v8i8:$Vm) - Complexity = 8
                  // Dst: (VPADDLuv8i8:v4i16 DPR:v8i8:$Vm)
/*51790*/       /*SwitchType*/ 20, MVT::v2i32,// ->51812
/*51792*/         OPC_CheckChild1Type, MVT::v4i16,
/*51794*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*51796*/         OPC_EmitInteger, MVT::i32, 14, 
/*51799*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*51802*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VPADDLuv4i16), 0,
                      1/*#VTs*/, MVT::v2i32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v2i32 286:iPTR, DPR:v4i16:$Vm) - Complexity = 8
                  // Dst: (VPADDLuv4i16:v2i32 DPR:v4i16:$Vm)
/*51812*/       /*SwitchType*/ 20, MVT::v1i64,// ->51834
/*51814*/         OPC_CheckChild1Type, MVT::v2i32,
/*51816*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*51818*/         OPC_EmitInteger, MVT::i32, 14, 
/*51821*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*51824*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VPADDLuv2i32), 0,
                      1/*#VTs*/, MVT::v1i64, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v1i64 286:iPTR, DPR:v2i32:$Vm) - Complexity = 8
                  // Dst: (VPADDLuv2i32:v1i64 DPR:v2i32:$Vm)
/*51834*/       /*SwitchType*/ 20, MVT::v8i16,// ->51856
/*51836*/         OPC_CheckChild1Type, MVT::v16i8,
/*51838*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*51840*/         OPC_EmitInteger, MVT::i32, 14, 
/*51843*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*51846*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VPADDLuv16i8), 0,
                      1/*#VTs*/, MVT::v8i16, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v8i16 286:iPTR, QPR:v16i8:$Vm) - Complexity = 8
                  // Dst: (VPADDLuv16i8:v8i16 QPR:v16i8:$Vm)
/*51856*/       /*SwitchType*/ 20, MVT::v4i32,// ->51878
/*51858*/         OPC_CheckChild1Type, MVT::v8i16,
/*51860*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*51862*/         OPC_EmitInteger, MVT::i32, 14, 
/*51865*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*51868*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VPADDLuv8i16), 0,
                      1/*#VTs*/, MVT::v4i32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4i32 286:iPTR, QPR:v8i16:$Vm) - Complexity = 8
                  // Dst: (VPADDLuv8i16:v4i32 QPR:v8i16:$Vm)
/*51878*/       /*SwitchType*/ 20, MVT::v2i64,// ->51900
/*51880*/         OPC_CheckChild1Type, MVT::v4i32,
/*51882*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*51884*/         OPC_EmitInteger, MVT::i32, 14, 
/*51887*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*51890*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VPADDLuv4i32), 0,
                      1/*#VTs*/, MVT::v2i64, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v2i64 286:iPTR, QPR:v4i32:$Vm) - Complexity = 8
                  // Dst: (VPADDLuv4i32:v2i64 QPR:v4i32:$Vm)
/*51900*/       0, // EndSwitchType
/*51901*/     /*Scope*/ 34|128,1/*162*/, /*->52065*/
/*51903*/       OPC_CheckChild0Integer, 26|128,2/*282*/, 
/*51906*/       OPC_RecordChild1, // #0 = $src1
/*51907*/       OPC_SwitchType /*6 cases */, 24, MVT::v4i16,// ->51934
/*51910*/         OPC_CheckChild1Type, MVT::v4i16,
/*51912*/         OPC_RecordChild2, // #1 = $Vm
/*51913*/         OPC_CheckChild2Type, MVT::v8i8,
/*51915*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*51917*/         OPC_EmitInteger, MVT::i32, 14, 
/*51920*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*51923*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VPADALsv8i8), 0,
                      1/*#VTs*/, MVT::v4i16, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v4i16 282:iPTR, DPR:v4i16:$src1, DPR:v8i8:$Vm) - Complexity = 8
                  // Dst: (VPADALsv8i8:v4i16 DPR:v4i16:$src1, DPR:v8i8:$Vm)
/*51934*/       /*SwitchType*/ 24, MVT::v2i32,// ->51960
/*51936*/         OPC_CheckChild1Type, MVT::v2i32,
/*51938*/         OPC_RecordChild2, // #1 = $Vm
/*51939*/         OPC_CheckChild2Type, MVT::v4i16,
/*51941*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*51943*/         OPC_EmitInteger, MVT::i32, 14, 
/*51946*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*51949*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VPADALsv4i16), 0,
                      1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v2i32 282:iPTR, DPR:v2i32:$src1, DPR:v4i16:$Vm) - Complexity = 8
                  // Dst: (VPADALsv4i16:v2i32 DPR:v2i32:$src1, DPR:v4i16:$Vm)
/*51960*/       /*SwitchType*/ 24, MVT::v1i64,// ->51986
/*51962*/         OPC_CheckChild1Type, MVT::v1i64,
/*51964*/         OPC_RecordChild2, // #1 = $Vm
/*51965*/         OPC_CheckChild2Type, MVT::v2i32,
/*51967*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*51969*/         OPC_EmitInteger, MVT::i32, 14, 
/*51972*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*51975*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VPADALsv2i32), 0,
                      1/*#VTs*/, MVT::v1i64, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v1i64 282:iPTR, DPR:v1i64:$src1, DPR:v2i32:$Vm) - Complexity = 8
                  // Dst: (VPADALsv2i32:v1i64 DPR:v1i64:$src1, DPR:v2i32:$Vm)
/*51986*/       /*SwitchType*/ 24, MVT::v8i16,// ->52012
/*51988*/         OPC_CheckChild1Type, MVT::v8i16,
/*51990*/         OPC_RecordChild2, // #1 = $Vm
/*51991*/         OPC_CheckChild2Type, MVT::v16i8,
/*51993*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*51995*/         OPC_EmitInteger, MVT::i32, 14, 
/*51998*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*52001*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VPADALsv16i8), 0,
                      1/*#VTs*/, MVT::v8i16, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v8i16 282:iPTR, QPR:v8i16:$src1, QPR:v16i8:$Vm) - Complexity = 8
                  // Dst: (VPADALsv16i8:v8i16 QPR:v8i16:$src1, QPR:v16i8:$Vm)
/*52012*/       /*SwitchType*/ 24, MVT::v4i32,// ->52038
/*52014*/         OPC_CheckChild1Type, MVT::v4i32,
/*52016*/         OPC_RecordChild2, // #1 = $Vm
/*52017*/         OPC_CheckChild2Type, MVT::v8i16,
/*52019*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*52021*/         OPC_EmitInteger, MVT::i32, 14, 
/*52024*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*52027*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VPADALsv8i16), 0,
                      1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v4i32 282:iPTR, QPR:v4i32:$src1, QPR:v8i16:$Vm) - Complexity = 8
                  // Dst: (VPADALsv8i16:v4i32 QPR:v4i32:$src1, QPR:v8i16:$Vm)
/*52038*/       /*SwitchType*/ 24, MVT::v2i64,// ->52064
/*52040*/         OPC_CheckChild1Type, MVT::v2i64,
/*52042*/         OPC_RecordChild2, // #1 = $Vm
/*52043*/         OPC_CheckChild2Type, MVT::v4i32,
/*52045*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*52047*/         OPC_EmitInteger, MVT::i32, 14, 
/*52050*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*52053*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VPADALsv4i32), 0,
                      1/*#VTs*/, MVT::v2i64, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v2i64 282:iPTR, QPR:v2i64:$src1, QPR:v4i32:$Vm) - Complexity = 8
                  // Dst: (VPADALsv4i32:v2i64 QPR:v2i64:$src1, QPR:v4i32:$Vm)
/*52064*/       0, // EndSwitchType
/*52065*/     /*Scope*/ 34|128,1/*162*/, /*->52229*/
/*52067*/       OPC_CheckChild0Integer, 27|128,2/*283*/, 
/*52070*/       OPC_RecordChild1, // #0 = $src1
/*52071*/       OPC_SwitchType /*6 cases */, 24, MVT::v4i16,// ->52098
/*52074*/         OPC_CheckChild1Type, MVT::v4i16,
/*52076*/         OPC_RecordChild2, // #1 = $Vm
/*52077*/         OPC_CheckChild2Type, MVT::v8i8,
/*52079*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*52081*/         OPC_EmitInteger, MVT::i32, 14, 
/*52084*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*52087*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VPADALuv8i8), 0,
                      1/*#VTs*/, MVT::v4i16, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v4i16 283:iPTR, DPR:v4i16:$src1, DPR:v8i8:$Vm) - Complexity = 8
                  // Dst: (VPADALuv8i8:v4i16 DPR:v4i16:$src1, DPR:v8i8:$Vm)
/*52098*/       /*SwitchType*/ 24, MVT::v2i32,// ->52124
/*52100*/         OPC_CheckChild1Type, MVT::v2i32,
/*52102*/         OPC_RecordChild2, // #1 = $Vm
/*52103*/         OPC_CheckChild2Type, MVT::v4i16,
/*52105*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*52107*/         OPC_EmitInteger, MVT::i32, 14, 
/*52110*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*52113*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VPADALuv4i16), 0,
                      1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v2i32 283:iPTR, DPR:v2i32:$src1, DPR:v4i16:$Vm) - Complexity = 8
                  // Dst: (VPADALuv4i16:v2i32 DPR:v2i32:$src1, DPR:v4i16:$Vm)
/*52124*/       /*SwitchType*/ 24, MVT::v1i64,// ->52150
/*52126*/         OPC_CheckChild1Type, MVT::v1i64,
/*52128*/         OPC_RecordChild2, // #1 = $Vm
/*52129*/         OPC_CheckChild2Type, MVT::v2i32,
/*52131*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*52133*/         OPC_EmitInteger, MVT::i32, 14, 
/*52136*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*52139*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VPADALuv2i32), 0,
                      1/*#VTs*/, MVT::v1i64, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v1i64 283:iPTR, DPR:v1i64:$src1, DPR:v2i32:$Vm) - Complexity = 8
                  // Dst: (VPADALuv2i32:v1i64 DPR:v1i64:$src1, DPR:v2i32:$Vm)
/*52150*/       /*SwitchType*/ 24, MVT::v8i16,// ->52176
/*52152*/         OPC_CheckChild1Type, MVT::v8i16,
/*52154*/         OPC_RecordChild2, // #1 = $Vm
/*52155*/         OPC_CheckChild2Type, MVT::v16i8,
/*52157*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*52159*/         OPC_EmitInteger, MVT::i32, 14, 
/*52162*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*52165*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VPADALuv16i8), 0,
                      1/*#VTs*/, MVT::v8i16, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v8i16 283:iPTR, QPR:v8i16:$src1, QPR:v16i8:$Vm) - Complexity = 8
                  // Dst: (VPADALuv16i8:v8i16 QPR:v8i16:$src1, QPR:v16i8:$Vm)
/*52176*/       /*SwitchType*/ 24, MVT::v4i32,// ->52202
/*52178*/         OPC_CheckChild1Type, MVT::v4i32,
/*52180*/         OPC_RecordChild2, // #1 = $Vm
/*52181*/         OPC_CheckChild2Type, MVT::v8i16,
/*52183*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*52185*/         OPC_EmitInteger, MVT::i32, 14, 
/*52188*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*52191*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VPADALuv8i16), 0,
                      1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v4i32 283:iPTR, QPR:v4i32:$src1, QPR:v8i16:$Vm) - Complexity = 8
                  // Dst: (VPADALuv8i16:v4i32 QPR:v4i32:$src1, QPR:v8i16:$Vm)
/*52202*/       /*SwitchType*/ 24, MVT::v2i64,// ->52228
/*52204*/         OPC_CheckChild1Type, MVT::v2i64,
/*52206*/         OPC_RecordChild2, // #1 = $Vm
/*52207*/         OPC_CheckChild2Type, MVT::v4i32,
/*52209*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*52211*/         OPC_EmitInteger, MVT::i32, 14, 
/*52214*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*52217*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VPADALuv4i32), 0,
                      1/*#VTs*/, MVT::v2i64, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v2i64 283:iPTR, QPR:v2i64:$src1, QPR:v4i32:$Vm) - Complexity = 8
                  // Dst: (VPADALuv4i32:v2i64 QPR:v2i64:$src1, QPR:v4i32:$Vm)
/*52228*/       0, // EndSwitchType
/*52229*/     /*Scope*/ 110, /*->52340*/
/*52230*/       OPC_CheckChild0Integer, 31|128,2/*287*/, 
/*52233*/       OPC_RecordChild1, // #0 = $Vn
/*52234*/       OPC_SwitchType /*4 cases */, 24, MVT::v8i8,// ->52261
/*52237*/         OPC_CheckChild1Type, MVT::v8i8,
/*52239*/         OPC_RecordChild2, // #1 = $Vm
/*52240*/         OPC_CheckChild2Type, MVT::v8i8,
/*52242*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*52244*/         OPC_EmitInteger, MVT::i32, 14, 
/*52247*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*52250*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VPMAXs8), 0,
                      1/*#VTs*/, MVT::v8i8, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v8i8 287:iPTR, DPR:v8i8:$Vn, DPR:v8i8:$Vm) - Complexity = 8
                  // Dst: (VPMAXs8:v8i8 DPR:v8i8:$Vn, DPR:v8i8:$Vm)
/*52261*/       /*SwitchType*/ 24, MVT::v4i16,// ->52287
/*52263*/         OPC_CheckChild1Type, MVT::v4i16,
/*52265*/         OPC_RecordChild2, // #1 = $Vm
/*52266*/         OPC_CheckChild2Type, MVT::v4i16,
/*52268*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*52270*/         OPC_EmitInteger, MVT::i32, 14, 
/*52273*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*52276*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VPMAXs16), 0,
                      1/*#VTs*/, MVT::v4i16, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v4i16 287:iPTR, DPR:v4i16:$Vn, DPR:v4i16:$Vm) - Complexity = 8
                  // Dst: (VPMAXs16:v4i16 DPR:v4i16:$Vn, DPR:v4i16:$Vm)
/*52287*/       /*SwitchType*/ 24, MVT::v2i32,// ->52313
/*52289*/         OPC_CheckChild1Type, MVT::v2i32,
/*52291*/         OPC_RecordChild2, // #1 = $Vm
/*52292*/         OPC_CheckChild2Type, MVT::v2i32,
/*52294*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*52296*/         OPC_EmitInteger, MVT::i32, 14, 
/*52299*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*52302*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VPMAXs32), 0,
                      1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v2i32 287:iPTR, DPR:v2i32:$Vn, DPR:v2i32:$Vm) - Complexity = 8
                  // Dst: (VPMAXs32:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*52313*/       /*SwitchType*/ 24, MVT::v2f32,// ->52339
/*52315*/         OPC_CheckChild1Type, MVT::v2f32,
/*52317*/         OPC_RecordChild2, // #1 = $Vm
/*52318*/         OPC_CheckChild2Type, MVT::v2f32,
/*52320*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*52322*/         OPC_EmitInteger, MVT::i32, 14, 
/*52325*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*52328*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VPMAXf), 0,
                      1/*#VTs*/, MVT::v2f32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v2f32 287:iPTR, DPR:v2f32:$Vn, DPR:v2f32:$Vm) - Complexity = 8
                  // Dst: (VPMAXf:v2f32 DPR:v2f32:$Vn, DPR:v2f32:$Vm)
/*52339*/       0, // EndSwitchType
/*52340*/     /*Scope*/ 84, /*->52425*/
/*52341*/       OPC_CheckChild0Integer, 32|128,2/*288*/, 
/*52344*/       OPC_RecordChild1, // #0 = $Vn
/*52345*/       OPC_SwitchType /*3 cases */, 24, MVT::v8i8,// ->52372
/*52348*/         OPC_CheckChild1Type, MVT::v8i8,
/*52350*/         OPC_RecordChild2, // #1 = $Vm
/*52351*/         OPC_CheckChild2Type, MVT::v8i8,
/*52353*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*52355*/         OPC_EmitInteger, MVT::i32, 14, 
/*52358*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*52361*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VPMAXu8), 0,
                      1/*#VTs*/, MVT::v8i8, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v8i8 288:iPTR, DPR:v8i8:$Vn, DPR:v8i8:$Vm) - Complexity = 8
                  // Dst: (VPMAXu8:v8i8 DPR:v8i8:$Vn, DPR:v8i8:$Vm)
/*52372*/       /*SwitchType*/ 24, MVT::v4i16,// ->52398
/*52374*/         OPC_CheckChild1Type, MVT::v4i16,
/*52376*/         OPC_RecordChild2, // #1 = $Vm
/*52377*/         OPC_CheckChild2Type, MVT::v4i16,
/*52379*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*52381*/         OPC_EmitInteger, MVT::i32, 14, 
/*52384*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*52387*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VPMAXu16), 0,
                      1/*#VTs*/, MVT::v4i16, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v4i16 288:iPTR, DPR:v4i16:$Vn, DPR:v4i16:$Vm) - Complexity = 8
                  // Dst: (VPMAXu16:v4i16 DPR:v4i16:$Vn, DPR:v4i16:$Vm)
/*52398*/       /*SwitchType*/ 24, MVT::v2i32,// ->52424
/*52400*/         OPC_CheckChild1Type, MVT::v2i32,
/*52402*/         OPC_RecordChild2, // #1 = $Vm
/*52403*/         OPC_CheckChild2Type, MVT::v2i32,
/*52405*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*52407*/         OPC_EmitInteger, MVT::i32, 14, 
/*52410*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*52413*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VPMAXu32), 0,
                      1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v2i32 288:iPTR, DPR:v2i32:$Vn, DPR:v2i32:$Vm) - Complexity = 8
                  // Dst: (VPMAXu32:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*52424*/       0, // EndSwitchType
/*52425*/     /*Scope*/ 110, /*->52536*/
/*52426*/       OPC_CheckChild0Integer, 33|128,2/*289*/, 
/*52429*/       OPC_RecordChild1, // #0 = $Vn
/*52430*/       OPC_SwitchType /*4 cases */, 24, MVT::v8i8,// ->52457
/*52433*/         OPC_CheckChild1Type, MVT::v8i8,
/*52435*/         OPC_RecordChild2, // #1 = $Vm
/*52436*/         OPC_CheckChild2Type, MVT::v8i8,
/*52438*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*52440*/         OPC_EmitInteger, MVT::i32, 14, 
/*52443*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*52446*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VPMINs8), 0,
                      1/*#VTs*/, MVT::v8i8, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v8i8 289:iPTR, DPR:v8i8:$Vn, DPR:v8i8:$Vm) - Complexity = 8
                  // Dst: (VPMINs8:v8i8 DPR:v8i8:$Vn, DPR:v8i8:$Vm)
/*52457*/       /*SwitchType*/ 24, MVT::v4i16,// ->52483
/*52459*/         OPC_CheckChild1Type, MVT::v4i16,
/*52461*/         OPC_RecordChild2, // #1 = $Vm
/*52462*/         OPC_CheckChild2Type, MVT::v4i16,
/*52464*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*52466*/         OPC_EmitInteger, MVT::i32, 14, 
/*52469*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*52472*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VPMINs16), 0,
                      1/*#VTs*/, MVT::v4i16, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v4i16 289:iPTR, DPR:v4i16:$Vn, DPR:v4i16:$Vm) - Complexity = 8
                  // Dst: (VPMINs16:v4i16 DPR:v4i16:$Vn, DPR:v4i16:$Vm)
/*52483*/       /*SwitchType*/ 24, MVT::v2i32,// ->52509
/*52485*/         OPC_CheckChild1Type, MVT::v2i32,
/*52487*/         OPC_RecordChild2, // #1 = $Vm
/*52488*/         OPC_CheckChild2Type, MVT::v2i32,
/*52490*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*52492*/         OPC_EmitInteger, MVT::i32, 14, 
/*52495*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*52498*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VPMINs32), 0,
                      1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v2i32 289:iPTR, DPR:v2i32:$Vn, DPR:v2i32:$Vm) - Complexity = 8
                  // Dst: (VPMINs32:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*52509*/       /*SwitchType*/ 24, MVT::v2f32,// ->52535
/*52511*/         OPC_CheckChild1Type, MVT::v2f32,
/*52513*/         OPC_RecordChild2, // #1 = $Vm
/*52514*/         OPC_CheckChild2Type, MVT::v2f32,
/*52516*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*52518*/         OPC_EmitInteger, MVT::i32, 14, 
/*52521*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*52524*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VPMINf), 0,
                      1/*#VTs*/, MVT::v2f32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v2f32 289:iPTR, DPR:v2f32:$Vn, DPR:v2f32:$Vm) - Complexity = 8
                  // Dst: (VPMINf:v2f32 DPR:v2f32:$Vn, DPR:v2f32:$Vm)
/*52535*/       0, // EndSwitchType
/*52536*/     /*Scope*/ 84, /*->52621*/
/*52537*/       OPC_CheckChild0Integer, 34|128,2/*290*/, 
/*52540*/       OPC_RecordChild1, // #0 = $Vn
/*52541*/       OPC_SwitchType /*3 cases */, 24, MVT::v8i8,// ->52568
/*52544*/         OPC_CheckChild1Type, MVT::v8i8,
/*52546*/         OPC_RecordChild2, // #1 = $Vm
/*52547*/         OPC_CheckChild2Type, MVT::v8i8,
/*52549*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*52551*/         OPC_EmitInteger, MVT::i32, 14, 
/*52554*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*52557*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VPMINu8), 0,
                      1/*#VTs*/, MVT::v8i8, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v8i8 290:iPTR, DPR:v8i8:$Vn, DPR:v8i8:$Vm) - Complexity = 8
                  // Dst: (VPMINu8:v8i8 DPR:v8i8:$Vn, DPR:v8i8:$Vm)
/*52568*/       /*SwitchType*/ 24, MVT::v4i16,// ->52594
/*52570*/         OPC_CheckChild1Type, MVT::v4i16,
/*52572*/         OPC_RecordChild2, // #1 = $Vm
/*52573*/         OPC_CheckChild2Type, MVT::v4i16,
/*52575*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*52577*/         OPC_EmitInteger, MVT::i32, 14, 
/*52580*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*52583*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VPMINu16), 0,
                      1/*#VTs*/, MVT::v4i16, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v4i16 290:iPTR, DPR:v4i16:$Vn, DPR:v4i16:$Vm) - Complexity = 8
                  // Dst: (VPMINu16:v4i16 DPR:v4i16:$Vn, DPR:v4i16:$Vm)
/*52594*/       /*SwitchType*/ 24, MVT::v2i32,// ->52620
/*52596*/         OPC_CheckChild1Type, MVT::v2i32,
/*52598*/         OPC_RecordChild2, // #1 = $Vm
/*52599*/         OPC_CheckChild2Type, MVT::v2i32,
/*52601*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*52603*/         OPC_EmitInteger, MVT::i32, 14, 
/*52606*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*52609*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VPMINu32), 0,
                      1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v2i32 290:iPTR, DPR:v2i32:$Vn, DPR:v2i32:$Vm) - Complexity = 8
                  // Dst: (VPMINu32:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*52620*/       0, // EndSwitchType
/*52621*/     /*Scope*/ 94, /*->52716*/
/*52622*/       OPC_CheckChild0Integer, 59|128,2/*315*/, 
/*52625*/       OPC_RecordChild1, // #0 = $Vm
/*52626*/       OPC_SwitchType /*4 cases */, 20, MVT::v2i32,// ->52649
/*52629*/         OPC_CheckChild1Type, MVT::v2i32,
/*52631*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*52633*/         OPC_EmitInteger, MVT::i32, 14, 
/*52636*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*52639*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VRECPEd), 0,
                      1/*#VTs*/, MVT::v2i32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v2i32 315:iPTR, DPR:v2i32:$Vm) - Complexity = 8
                  // Dst: (VRECPEd:v2i32 DPR:v2i32:$Vm)
/*52649*/       /*SwitchType*/ 20, MVT::v4i32,// ->52671
/*52651*/         OPC_CheckChild1Type, MVT::v4i32,
/*52653*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*52655*/         OPC_EmitInteger, MVT::i32, 14, 
/*52658*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*52661*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VRECPEq), 0,
                      1/*#VTs*/, MVT::v4i32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4i32 315:iPTR, QPR:v4i32:$Vm) - Complexity = 8
                  // Dst: (VRECPEq:v4i32 QPR:v4i32:$Vm)
/*52671*/       /*SwitchType*/ 20, MVT::v2f32,// ->52693
/*52673*/         OPC_CheckChild1Type, MVT::v2f32,
/*52675*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*52677*/         OPC_EmitInteger, MVT::i32, 14, 
/*52680*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*52683*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VRECPEfd), 0,
                      1/*#VTs*/, MVT::v2f32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v2f32 315:iPTR, DPR:v2f32:$Vm) - Complexity = 8
                  // Dst: (VRECPEfd:v2f32 DPR:v2f32:$Vm)
/*52693*/       /*SwitchType*/ 20, MVT::v4f32,// ->52715
/*52695*/         OPC_CheckChild1Type, MVT::v4f32,
/*52697*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*52699*/         OPC_EmitInteger, MVT::i32, 14, 
/*52702*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*52705*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VRECPEfq), 0,
                      1/*#VTs*/, MVT::v4f32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 315:iPTR, QPR:v4f32:$Vm) - Complexity = 8
                  // Dst: (VRECPEfq:v4f32 QPR:v4f32:$Vm)
/*52715*/       0, // EndSwitchType
/*52716*/     /*Scope*/ 94, /*->52811*/
/*52717*/       OPC_CheckChild0Integer, 72|128,2/*328*/, 
/*52720*/       OPC_RecordChild1, // #0 = $Vm
/*52721*/       OPC_SwitchType /*4 cases */, 20, MVT::v2i32,// ->52744
/*52724*/         OPC_CheckChild1Type, MVT::v2i32,
/*52726*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*52728*/         OPC_EmitInteger, MVT::i32, 14, 
/*52731*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*52734*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VRSQRTEd), 0,
                      1/*#VTs*/, MVT::v2i32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v2i32 328:iPTR, DPR:v2i32:$Vm) - Complexity = 8
                  // Dst: (VRSQRTEd:v2i32 DPR:v2i32:$Vm)
/*52744*/       /*SwitchType*/ 20, MVT::v4i32,// ->52766
/*52746*/         OPC_CheckChild1Type, MVT::v4i32,
/*52748*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*52750*/         OPC_EmitInteger, MVT::i32, 14, 
/*52753*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*52756*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VRSQRTEq), 0,
                      1/*#VTs*/, MVT::v4i32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4i32 328:iPTR, QPR:v4i32:$Vm) - Complexity = 8
                  // Dst: (VRSQRTEq:v4i32 QPR:v4i32:$Vm)
/*52766*/       /*SwitchType*/ 20, MVT::v2f32,// ->52788
/*52768*/         OPC_CheckChild1Type, MVT::v2f32,
/*52770*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*52772*/         OPC_EmitInteger, MVT::i32, 14, 
/*52775*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*52778*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VRSQRTEfd), 0,
                      1/*#VTs*/, MVT::v2f32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v2f32 328:iPTR, DPR:v2f32:$Vm) - Complexity = 8
                  // Dst: (VRSQRTEfd:v2f32 DPR:v2f32:$Vm)
/*52788*/       /*SwitchType*/ 20, MVT::v4f32,// ->52810
/*52790*/         OPC_CheckChild1Type, MVT::v4f32,
/*52792*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*52794*/         OPC_EmitInteger, MVT::i32, 14, 
/*52797*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*52800*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VRSQRTEfq), 0,
                      1/*#VTs*/, MVT::v4f32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4f32 328:iPTR, QPR:v4f32:$Vm) - Complexity = 8
                  // Dst: (VRSQRTEfq:v4f32 QPR:v4f32:$Vm)
/*52810*/       0, // EndSwitchType
/*52811*/     /*Scope*/ 86|128,1/*214*/, /*->53027*/
/*52813*/       OPC_CheckChild0Integer, 76|128,2/*332*/, 
/*52816*/       OPC_RecordChild1, // #0 = $Vm
/*52817*/       OPC_SwitchType /*8 cases */, 24, MVT::v4i16,// ->52844
/*52820*/         OPC_CheckChild1Type, MVT::v4i16,
/*52822*/         OPC_RecordChild2, // #1 = $Vn
/*52823*/         OPC_CheckChild2Type, MVT::v4i16,
/*52825*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*52827*/         OPC_EmitInteger, MVT::i32, 14, 
/*52830*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*52833*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VSHLsv4i16), 0,
                      1/*#VTs*/, MVT::v4i16, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v4i16 332:iPTR, DPR:v4i16:$Vm, DPR:v4i16:$Vn) - Complexity = 8
                  // Dst: (VSHLsv4i16:v4i16 DPR:v4i16:$Vm, DPR:v4i16:$Vn)
/*52844*/       /*SwitchType*/ 24, MVT::v2i32,// ->52870
/*52846*/         OPC_CheckChild1Type, MVT::v2i32,
/*52848*/         OPC_RecordChild2, // #1 = $Vn
/*52849*/         OPC_CheckChild2Type, MVT::v2i32,
/*52851*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*52853*/         OPC_EmitInteger, MVT::i32, 14, 
/*52856*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*52859*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VSHLsv2i32), 0,
                      1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v2i32 332:iPTR, DPR:v2i32:$Vm, DPR:v2i32:$Vn) - Complexity = 8
                  // Dst: (VSHLsv2i32:v2i32 DPR:v2i32:$Vm, DPR:v2i32:$Vn)
/*52870*/       /*SwitchType*/ 24, MVT::v8i16,// ->52896
/*52872*/         OPC_CheckChild1Type, MVT::v8i16,
/*52874*/         OPC_RecordChild2, // #1 = $Vn
/*52875*/         OPC_CheckChild2Type, MVT::v8i16,
/*52877*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*52879*/         OPC_EmitInteger, MVT::i32, 14, 
/*52882*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*52885*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VSHLsv8i16), 0,
                      1/*#VTs*/, MVT::v8i16, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v8i16 332:iPTR, QPR:v8i16:$Vm, QPR:v8i16:$Vn) - Complexity = 8
                  // Dst: (VSHLsv8i16:v8i16 QPR:v8i16:$Vm, QPR:v8i16:$Vn)
/*52896*/       /*SwitchType*/ 24, MVT::v4i32,// ->52922
/*52898*/         OPC_CheckChild1Type, MVT::v4i32,
/*52900*/         OPC_RecordChild2, // #1 = $Vn
/*52901*/         OPC_CheckChild2Type, MVT::v4i32,
/*52903*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*52905*/         OPC_EmitInteger, MVT::i32, 14, 
/*52908*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*52911*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VSHLsv4i32), 0,
                      1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v4i32 332:iPTR, QPR:v4i32:$Vm, QPR:v4i32:$Vn) - Complexity = 8
                  // Dst: (VSHLsv4i32:v4i32 QPR:v4i32:$Vm, QPR:v4i32:$Vn)
/*52922*/       /*SwitchType*/ 24, MVT::v8i8,// ->52948
/*52924*/         OPC_CheckChild1Type, MVT::v8i8,
/*52926*/         OPC_RecordChild2, // #1 = $Vn
/*52927*/         OPC_CheckChild2Type, MVT::v8i8,
/*52929*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*52931*/         OPC_EmitInteger, MVT::i32, 14, 
/*52934*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*52937*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VSHLsv8i8), 0,
                      1/*#VTs*/, MVT::v8i8, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v8i8 332:iPTR, DPR:v8i8:$Vm, DPR:v8i8:$Vn) - Complexity = 8
                  // Dst: (VSHLsv8i8:v8i8 DPR:v8i8:$Vm, DPR:v8i8:$Vn)
/*52948*/       /*SwitchType*/ 24, MVT::v16i8,// ->52974
/*52950*/         OPC_CheckChild1Type, MVT::v16i8,
/*52952*/         OPC_RecordChild2, // #1 = $Vn
/*52953*/         OPC_CheckChild2Type, MVT::v16i8,
/*52955*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*52957*/         OPC_EmitInteger, MVT::i32, 14, 
/*52960*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*52963*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VSHLsv16i8), 0,
                      1/*#VTs*/, MVT::v16i8, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v16i8 332:iPTR, QPR:v16i8:$Vm, QPR:v16i8:$Vn) - Complexity = 8
                  // Dst: (VSHLsv16i8:v16i8 QPR:v16i8:$Vm, QPR:v16i8:$Vn)
/*52974*/       /*SwitchType*/ 24, MVT::v1i64,// ->53000
/*52976*/         OPC_CheckChild1Type, MVT::v1i64,
/*52978*/         OPC_RecordChild2, // #1 = $Vn
/*52979*/         OPC_CheckChild2Type, MVT::v1i64,
/*52981*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*52983*/         OPC_EmitInteger, MVT::i32, 14, 
/*52986*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*52989*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VSHLsv1i64), 0,
                      1/*#VTs*/, MVT::v1i64, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v1i64 332:iPTR, DPR:v1i64:$Vm, DPR:v1i64:$Vn) - Complexity = 8
                  // Dst: (VSHLsv1i64:v1i64 DPR:v1i64:$Vm, DPR:v1i64:$Vn)
/*53000*/       /*SwitchType*/ 24, MVT::v2i64,// ->53026
/*53002*/         OPC_CheckChild1Type, MVT::v2i64,
/*53004*/         OPC_RecordChild2, // #1 = $Vn
/*53005*/         OPC_CheckChild2Type, MVT::v2i64,
/*53007*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*53009*/         OPC_EmitInteger, MVT::i32, 14, 
/*53012*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*53015*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VSHLsv2i64), 0,
                      1/*#VTs*/, MVT::v2i64, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v2i64 332:iPTR, QPR:v2i64:$Vm, QPR:v2i64:$Vn) - Complexity = 8
                  // Dst: (VSHLsv2i64:v2i64 QPR:v2i64:$Vm, QPR:v2i64:$Vn)
/*53026*/       0, // EndSwitchType
/*53027*/     /*Scope*/ 86|128,1/*214*/, /*->53243*/
/*53029*/       OPC_CheckChild0Integer, 77|128,2/*333*/, 
/*53032*/       OPC_RecordChild1, // #0 = $Vm
/*53033*/       OPC_SwitchType /*8 cases */, 24, MVT::v4i16,// ->53060
/*53036*/         OPC_CheckChild1Type, MVT::v4i16,
/*53038*/         OPC_RecordChild2, // #1 = $Vn
/*53039*/         OPC_CheckChild2Type, MVT::v4i16,
/*53041*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*53043*/         OPC_EmitInteger, MVT::i32, 14, 
/*53046*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*53049*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VSHLuv4i16), 0,
                      1/*#VTs*/, MVT::v4i16, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v4i16 333:iPTR, DPR:v4i16:$Vm, DPR:v4i16:$Vn) - Complexity = 8
                  // Dst: (VSHLuv4i16:v4i16 DPR:v4i16:$Vm, DPR:v4i16:$Vn)
/*53060*/       /*SwitchType*/ 24, MVT::v2i32,// ->53086
/*53062*/         OPC_CheckChild1Type, MVT::v2i32,
/*53064*/         OPC_RecordChild2, // #1 = $Vn
/*53065*/         OPC_CheckChild2Type, MVT::v2i32,
/*53067*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*53069*/         OPC_EmitInteger, MVT::i32, 14, 
/*53072*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*53075*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VSHLuv2i32), 0,
                      1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v2i32 333:iPTR, DPR:v2i32:$Vm, DPR:v2i32:$Vn) - Complexity = 8
                  // Dst: (VSHLuv2i32:v2i32 DPR:v2i32:$Vm, DPR:v2i32:$Vn)
/*53086*/       /*SwitchType*/ 24, MVT::v8i16,// ->53112
/*53088*/         OPC_CheckChild1Type, MVT::v8i16,
/*53090*/         OPC_RecordChild2, // #1 = $Vn
/*53091*/         OPC_CheckChild2Type, MVT::v8i16,
/*53093*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*53095*/         OPC_EmitInteger, MVT::i32, 14, 
/*53098*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*53101*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VSHLuv8i16), 0,
                      1/*#VTs*/, MVT::v8i16, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v8i16 333:iPTR, QPR:v8i16:$Vm, QPR:v8i16:$Vn) - Complexity = 8
                  // Dst: (VSHLuv8i16:v8i16 QPR:v8i16:$Vm, QPR:v8i16:$Vn)
/*53112*/       /*SwitchType*/ 24, MVT::v4i32,// ->53138
/*53114*/         OPC_CheckChild1Type, MVT::v4i32,
/*53116*/         OPC_RecordChild2, // #1 = $Vn
/*53117*/         OPC_CheckChild2Type, MVT::v4i32,
/*53119*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*53121*/         OPC_EmitInteger, MVT::i32, 14, 
/*53124*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*53127*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VSHLuv4i32), 0,
                      1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v4i32 333:iPTR, QPR:v4i32:$Vm, QPR:v4i32:$Vn) - Complexity = 8
                  // Dst: (VSHLuv4i32:v4i32 QPR:v4i32:$Vm, QPR:v4i32:$Vn)
/*53138*/       /*SwitchType*/ 24, MVT::v8i8,// ->53164
/*53140*/         OPC_CheckChild1Type, MVT::v8i8,
/*53142*/         OPC_RecordChild2, // #1 = $Vn
/*53143*/         OPC_CheckChild2Type, MVT::v8i8,
/*53145*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*53147*/         OPC_EmitInteger, MVT::i32, 14, 
/*53150*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*53153*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VSHLuv8i8), 0,
                      1/*#VTs*/, MVT::v8i8, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v8i8 333:iPTR, DPR:v8i8:$Vm, DPR:v8i8:$Vn) - Complexity = 8
                  // Dst: (VSHLuv8i8:v8i8 DPR:v8i8:$Vm, DPR:v8i8:$Vn)
/*53164*/       /*SwitchType*/ 24, MVT::v16i8,// ->53190
/*53166*/         OPC_CheckChild1Type, MVT::v16i8,
/*53168*/         OPC_RecordChild2, // #1 = $Vn
/*53169*/         OPC_CheckChild2Type, MVT::v16i8,
/*53171*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*53173*/         OPC_EmitInteger, MVT::i32, 14, 
/*53176*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*53179*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VSHLuv16i8), 0,
                      1/*#VTs*/, MVT::v16i8, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v16i8 333:iPTR, QPR:v16i8:$Vm, QPR:v16i8:$Vn) - Complexity = 8
                  // Dst: (VSHLuv16i8:v16i8 QPR:v16i8:$Vm, QPR:v16i8:$Vn)
/*53190*/       /*SwitchType*/ 24, MVT::v1i64,// ->53216
/*53192*/         OPC_CheckChild1Type, MVT::v1i64,
/*53194*/         OPC_RecordChild2, // #1 = $Vn
/*53195*/         OPC_CheckChild2Type, MVT::v1i64,
/*53197*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*53199*/         OPC_EmitInteger, MVT::i32, 14, 
/*53202*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*53205*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VSHLuv1i64), 0,
                      1/*#VTs*/, MVT::v1i64, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v1i64 333:iPTR, DPR:v1i64:$Vm, DPR:v1i64:$Vn) - Complexity = 8
                  // Dst: (VSHLuv1i64:v1i64 DPR:v1i64:$Vm, DPR:v1i64:$Vn)
/*53216*/       /*SwitchType*/ 24, MVT::v2i64,// ->53242
/*53218*/         OPC_CheckChild1Type, MVT::v2i64,
/*53220*/         OPC_RecordChild2, // #1 = $Vn
/*53221*/         OPC_CheckChild2Type, MVT::v2i64,
/*53223*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*53225*/         OPC_EmitInteger, MVT::i32, 14, 
/*53228*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*53231*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VSHLuv2i64), 0,
                      1/*#VTs*/, MVT::v2i64, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v2i64 333:iPTR, QPR:v2i64:$Vm, QPR:v2i64:$Vn) - Complexity = 8
                  // Dst: (VSHLuv2i64:v2i64 QPR:v2i64:$Vm, QPR:v2i64:$Vn)
/*53242*/       0, // EndSwitchType
/*53243*/     /*Scope*/ 86|128,1/*214*/, /*->53459*/
/*53245*/       OPC_CheckChild0Integer, 70|128,2/*326*/, 
/*53248*/       OPC_RecordChild1, // #0 = $Vm
/*53249*/       OPC_SwitchType /*8 cases */, 24, MVT::v4i16,// ->53276
/*53252*/         OPC_CheckChild1Type, MVT::v4i16,
/*53254*/         OPC_RecordChild2, // #1 = $Vn
/*53255*/         OPC_CheckChild2Type, MVT::v4i16,
/*53257*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*53259*/         OPC_EmitInteger, MVT::i32, 14, 
/*53262*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*53265*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VRSHLsv4i16), 0,
                      1/*#VTs*/, MVT::v4i16, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v4i16 326:iPTR, DPR:v4i16:$Vm, DPR:v4i16:$Vn) - Complexity = 8
                  // Dst: (VRSHLsv4i16:v4i16 DPR:v4i16:$Vm, DPR:v4i16:$Vn)
/*53276*/       /*SwitchType*/ 24, MVT::v2i32,// ->53302
/*53278*/         OPC_CheckChild1Type, MVT::v2i32,
/*53280*/         OPC_RecordChild2, // #1 = $Vn
/*53281*/         OPC_CheckChild2Type, MVT::v2i32,
/*53283*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*53285*/         OPC_EmitInteger, MVT::i32, 14, 
/*53288*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*53291*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VRSHLsv2i32), 0,
                      1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v2i32 326:iPTR, DPR:v2i32:$Vm, DPR:v2i32:$Vn) - Complexity = 8
                  // Dst: (VRSHLsv2i32:v2i32 DPR:v2i32:$Vm, DPR:v2i32:$Vn)
/*53302*/       /*SwitchType*/ 24, MVT::v8i16,// ->53328
/*53304*/         OPC_CheckChild1Type, MVT::v8i16,
/*53306*/         OPC_RecordChild2, // #1 = $Vn
/*53307*/         OPC_CheckChild2Type, MVT::v8i16,
/*53309*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*53311*/         OPC_EmitInteger, MVT::i32, 14, 
/*53314*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*53317*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VRSHLsv8i16), 0,
                      1/*#VTs*/, MVT::v8i16, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v8i16 326:iPTR, QPR:v8i16:$Vm, QPR:v8i16:$Vn) - Complexity = 8
                  // Dst: (VRSHLsv8i16:v8i16 QPR:v8i16:$Vm, QPR:v8i16:$Vn)
/*53328*/       /*SwitchType*/ 24, MVT::v4i32,// ->53354
/*53330*/         OPC_CheckChild1Type, MVT::v4i32,
/*53332*/         OPC_RecordChild2, // #1 = $Vn
/*53333*/         OPC_CheckChild2Type, MVT::v4i32,
/*53335*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*53337*/         OPC_EmitInteger, MVT::i32, 14, 
/*53340*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*53343*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VRSHLsv4i32), 0,
                      1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v4i32 326:iPTR, QPR:v4i32:$Vm, QPR:v4i32:$Vn) - Complexity = 8
                  // Dst: (VRSHLsv4i32:v4i32 QPR:v4i32:$Vm, QPR:v4i32:$Vn)
/*53354*/       /*SwitchType*/ 24, MVT::v8i8,// ->53380
/*53356*/         OPC_CheckChild1Type, MVT::v8i8,
/*53358*/         OPC_RecordChild2, // #1 = $Vn
/*53359*/         OPC_CheckChild2Type, MVT::v8i8,
/*53361*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*53363*/         OPC_EmitInteger, MVT::i32, 14, 
/*53366*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*53369*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VRSHLsv8i8), 0,
                      1/*#VTs*/, MVT::v8i8, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v8i8 326:iPTR, DPR:v8i8:$Vm, DPR:v8i8:$Vn) - Complexity = 8
                  // Dst: (VRSHLsv8i8:v8i8 DPR:v8i8:$Vm, DPR:v8i8:$Vn)
/*53380*/       /*SwitchType*/ 24, MVT::v16i8,// ->53406
/*53382*/         OPC_CheckChild1Type, MVT::v16i8,
/*53384*/         OPC_RecordChild2, // #1 = $Vn
/*53385*/         OPC_CheckChild2Type, MVT::v16i8,
/*53387*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*53389*/         OPC_EmitInteger, MVT::i32, 14, 
/*53392*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*53395*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VRSHLsv16i8), 0,
                      1/*#VTs*/, MVT::v16i8, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v16i8 326:iPTR, QPR:v16i8:$Vm, QPR:v16i8:$Vn) - Complexity = 8
                  // Dst: (VRSHLsv16i8:v16i8 QPR:v16i8:$Vm, QPR:v16i8:$Vn)
/*53406*/       /*SwitchType*/ 24, MVT::v1i64,// ->53432
/*53408*/         OPC_CheckChild1Type, MVT::v1i64,
/*53410*/         OPC_RecordChild2, // #1 = $Vn
/*53411*/         OPC_CheckChild2Type, MVT::v1i64,
/*53413*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*53415*/         OPC_EmitInteger, MVT::i32, 14, 
/*53418*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*53421*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VRSHLsv1i64), 0,
                      1/*#VTs*/, MVT::v1i64, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v1i64 326:iPTR, DPR:v1i64:$Vm, DPR:v1i64:$Vn) - Complexity = 8
                  // Dst: (VRSHLsv1i64:v1i64 DPR:v1i64:$Vm, DPR:v1i64:$Vn)
/*53432*/       /*SwitchType*/ 24, MVT::v2i64,// ->53458
/*53434*/         OPC_CheckChild1Type, MVT::v2i64,
/*53436*/         OPC_RecordChild2, // #1 = $Vn
/*53437*/         OPC_CheckChild2Type, MVT::v2i64,
/*53439*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*53441*/         OPC_EmitInteger, MVT::i32, 14, 
/*53444*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*53447*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VRSHLsv2i64), 0,
                      1/*#VTs*/, MVT::v2i64, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v2i64 326:iPTR, QPR:v2i64:$Vm, QPR:v2i64:$Vn) - Complexity = 8
                  // Dst: (VRSHLsv2i64:v2i64 QPR:v2i64:$Vm, QPR:v2i64:$Vn)
/*53458*/       0, // EndSwitchType
/*53459*/     /*Scope*/ 86|128,1/*214*/, /*->53675*/
/*53461*/       OPC_CheckChild0Integer, 71|128,2/*327*/, 
/*53464*/       OPC_RecordChild1, // #0 = $Vm
/*53465*/       OPC_SwitchType /*8 cases */, 24, MVT::v4i16,// ->53492
/*53468*/         OPC_CheckChild1Type, MVT::v4i16,
/*53470*/         OPC_RecordChild2, // #1 = $Vn
/*53471*/         OPC_CheckChild2Type, MVT::v4i16,
/*53473*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*53475*/         OPC_EmitInteger, MVT::i32, 14, 
/*53478*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*53481*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VRSHLuv4i16), 0,
                      1/*#VTs*/, MVT::v4i16, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v4i16 327:iPTR, DPR:v4i16:$Vm, DPR:v4i16:$Vn) - Complexity = 8
                  // Dst: (VRSHLuv4i16:v4i16 DPR:v4i16:$Vm, DPR:v4i16:$Vn)
/*53492*/       /*SwitchType*/ 24, MVT::v2i32,// ->53518
/*53494*/         OPC_CheckChild1Type, MVT::v2i32,
/*53496*/         OPC_RecordChild2, // #1 = $Vn
/*53497*/         OPC_CheckChild2Type, MVT::v2i32,
/*53499*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*53501*/         OPC_EmitInteger, MVT::i32, 14, 
/*53504*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*53507*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VRSHLuv2i32), 0,
                      1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v2i32 327:iPTR, DPR:v2i32:$Vm, DPR:v2i32:$Vn) - Complexity = 8
                  // Dst: (VRSHLuv2i32:v2i32 DPR:v2i32:$Vm, DPR:v2i32:$Vn)
/*53518*/       /*SwitchType*/ 24, MVT::v8i16,// ->53544
/*53520*/         OPC_CheckChild1Type, MVT::v8i16,
/*53522*/         OPC_RecordChild2, // #1 = $Vn
/*53523*/         OPC_CheckChild2Type, MVT::v8i16,
/*53525*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*53527*/         OPC_EmitInteger, MVT::i32, 14, 
/*53530*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*53533*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VRSHLuv8i16), 0,
                      1/*#VTs*/, MVT::v8i16, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v8i16 327:iPTR, QPR:v8i16:$Vm, QPR:v8i16:$Vn) - Complexity = 8
                  // Dst: (VRSHLuv8i16:v8i16 QPR:v8i16:$Vm, QPR:v8i16:$Vn)
/*53544*/       /*SwitchType*/ 24, MVT::v4i32,// ->53570
/*53546*/         OPC_CheckChild1Type, MVT::v4i32,
/*53548*/         OPC_RecordChild2, // #1 = $Vn
/*53549*/         OPC_CheckChild2Type, MVT::v4i32,
/*53551*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*53553*/         OPC_EmitInteger, MVT::i32, 14, 
/*53556*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*53559*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VRSHLuv4i32), 0,
                      1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v4i32 327:iPTR, QPR:v4i32:$Vm, QPR:v4i32:$Vn) - Complexity = 8
                  // Dst: (VRSHLuv4i32:v4i32 QPR:v4i32:$Vm, QPR:v4i32:$Vn)
/*53570*/       /*SwitchType*/ 24, MVT::v8i8,// ->53596
/*53572*/         OPC_CheckChild1Type, MVT::v8i8,
/*53574*/         OPC_RecordChild2, // #1 = $Vn
/*53575*/         OPC_CheckChild2Type, MVT::v8i8,
/*53577*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*53579*/         OPC_EmitInteger, MVT::i32, 14, 
/*53582*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*53585*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VRSHLuv8i8), 0,
                      1/*#VTs*/, MVT::v8i8, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v8i8 327:iPTR, DPR:v8i8:$Vm, DPR:v8i8:$Vn) - Complexity = 8
                  // Dst: (VRSHLuv8i8:v8i8 DPR:v8i8:$Vm, DPR:v8i8:$Vn)
/*53596*/       /*SwitchType*/ 24, MVT::v16i8,// ->53622
/*53598*/         OPC_CheckChild1Type, MVT::v16i8,
/*53600*/         OPC_RecordChild2, // #1 = $Vn
/*53601*/         OPC_CheckChild2Type, MVT::v16i8,
/*53603*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*53605*/         OPC_EmitInteger, MVT::i32, 14, 
/*53608*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*53611*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VRSHLuv16i8), 0,
                      1/*#VTs*/, MVT::v16i8, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v16i8 327:iPTR, QPR:v16i8:$Vm, QPR:v16i8:$Vn) - Complexity = 8
                  // Dst: (VRSHLuv16i8:v16i8 QPR:v16i8:$Vm, QPR:v16i8:$Vn)
/*53622*/       /*SwitchType*/ 24, MVT::v1i64,// ->53648
/*53624*/         OPC_CheckChild1Type, MVT::v1i64,
/*53626*/         OPC_RecordChild2, // #1 = $Vn
/*53627*/         OPC_CheckChild2Type, MVT::v1i64,
/*53629*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*53631*/         OPC_EmitInteger, MVT::i32, 14, 
/*53634*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*53637*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VRSHLuv1i64), 0,
                      1/*#VTs*/, MVT::v1i64, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v1i64 327:iPTR, DPR:v1i64:$Vm, DPR:v1i64:$Vn) - Complexity = 8
                  // Dst: (VRSHLuv1i64:v1i64 DPR:v1i64:$Vm, DPR:v1i64:$Vn)
/*53648*/       /*SwitchType*/ 24, MVT::v2i64,// ->53674
/*53650*/         OPC_CheckChild1Type, MVT::v2i64,
/*53652*/         OPC_RecordChild2, // #1 = $Vn
/*53653*/         OPC_CheckChild2Type, MVT::v2i64,
/*53655*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*53657*/         OPC_EmitInteger, MVT::i32, 14, 
/*53660*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*53663*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VRSHLuv2i64), 0,
                      1/*#VTs*/, MVT::v2i64, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v2i64 327:iPTR, QPR:v2i64:$Vm, QPR:v2i64:$Vn) - Complexity = 8
                  // Dst: (VRSHLuv2i64:v2i64 QPR:v2i64:$Vm, QPR:v2i64:$Vn)
/*53674*/       0, // EndSwitchType
/*53675*/     /*Scope*/ 86|128,1/*214*/, /*->53891*/
/*53677*/       OPC_CheckChild0Integer, 53|128,2/*309*/, 
/*53680*/       OPC_RecordChild1, // #0 = $Vm
/*53681*/       OPC_SwitchType /*8 cases */, 24, MVT::v4i16,// ->53708
/*53684*/         OPC_CheckChild1Type, MVT::v4i16,
/*53686*/         OPC_RecordChild2, // #1 = $Vn
/*53687*/         OPC_CheckChild2Type, MVT::v4i16,
/*53689*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*53691*/         OPC_EmitInteger, MVT::i32, 14, 
/*53694*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*53697*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VQSHLsv4i16), 0,
                      1/*#VTs*/, MVT::v4i16, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v4i16 309:iPTR, DPR:v4i16:$Vm, DPR:v4i16:$Vn) - Complexity = 8
                  // Dst: (VQSHLsv4i16:v4i16 DPR:v4i16:$Vm, DPR:v4i16:$Vn)
/*53708*/       /*SwitchType*/ 24, MVT::v2i32,// ->53734
/*53710*/         OPC_CheckChild1Type, MVT::v2i32,
/*53712*/         OPC_RecordChild2, // #1 = $Vn
/*53713*/         OPC_CheckChild2Type, MVT::v2i32,
/*53715*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*53717*/         OPC_EmitInteger, MVT::i32, 14, 
/*53720*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*53723*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VQSHLsv2i32), 0,
                      1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v2i32 309:iPTR, DPR:v2i32:$Vm, DPR:v2i32:$Vn) - Complexity = 8
                  // Dst: (VQSHLsv2i32:v2i32 DPR:v2i32:$Vm, DPR:v2i32:$Vn)
/*53734*/       /*SwitchType*/ 24, MVT::v8i16,// ->53760
/*53736*/         OPC_CheckChild1Type, MVT::v8i16,
/*53738*/         OPC_RecordChild2, // #1 = $Vn
/*53739*/         OPC_CheckChild2Type, MVT::v8i16,
/*53741*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*53743*/         OPC_EmitInteger, MVT::i32, 14, 
/*53746*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*53749*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VQSHLsv8i16), 0,
                      1/*#VTs*/, MVT::v8i16, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v8i16 309:iPTR, QPR:v8i16:$Vm, QPR:v8i16:$Vn) - Complexity = 8
                  // Dst: (VQSHLsv8i16:v8i16 QPR:v8i16:$Vm, QPR:v8i16:$Vn)
/*53760*/       /*SwitchType*/ 24, MVT::v4i32,// ->53786
/*53762*/         OPC_CheckChild1Type, MVT::v4i32,
/*53764*/         OPC_RecordChild2, // #1 = $Vn
/*53765*/         OPC_CheckChild2Type, MVT::v4i32,
/*53767*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*53769*/         OPC_EmitInteger, MVT::i32, 14, 
/*53772*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*53775*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VQSHLsv4i32), 0,
                      1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v4i32 309:iPTR, QPR:v4i32:$Vm, QPR:v4i32:$Vn) - Complexity = 8
                  // Dst: (VQSHLsv4i32:v4i32 QPR:v4i32:$Vm, QPR:v4i32:$Vn)
/*53786*/       /*SwitchType*/ 24, MVT::v8i8,// ->53812
/*53788*/         OPC_CheckChild1Type, MVT::v8i8,
/*53790*/         OPC_RecordChild2, // #1 = $Vn
/*53791*/         OPC_CheckChild2Type, MVT::v8i8,
/*53793*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*53795*/         OPC_EmitInteger, MVT::i32, 14, 
/*53798*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*53801*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VQSHLsv8i8), 0,
                      1/*#VTs*/, MVT::v8i8, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v8i8 309:iPTR, DPR:v8i8:$Vm, DPR:v8i8:$Vn) - Complexity = 8
                  // Dst: (VQSHLsv8i8:v8i8 DPR:v8i8:$Vm, DPR:v8i8:$Vn)
/*53812*/       /*SwitchType*/ 24, MVT::v16i8,// ->53838
/*53814*/         OPC_CheckChild1Type, MVT::v16i8,
/*53816*/         OPC_RecordChild2, // #1 = $Vn
/*53817*/         OPC_CheckChild2Type, MVT::v16i8,
/*53819*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*53821*/         OPC_EmitInteger, MVT::i32, 14, 
/*53824*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*53827*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VQSHLsv16i8), 0,
                      1/*#VTs*/, MVT::v16i8, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v16i8 309:iPTR, QPR:v16i8:$Vm, QPR:v16i8:$Vn) - Complexity = 8
                  // Dst: (VQSHLsv16i8:v16i8 QPR:v16i8:$Vm, QPR:v16i8:$Vn)
/*53838*/       /*SwitchType*/ 24, MVT::v1i64,// ->53864
/*53840*/         OPC_CheckChild1Type, MVT::v1i64,
/*53842*/         OPC_RecordChild2, // #1 = $Vn
/*53843*/         OPC_CheckChild2Type, MVT::v1i64,
/*53845*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*53847*/         OPC_EmitInteger, MVT::i32, 14, 
/*53850*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*53853*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VQSHLsv1i64), 0,
                      1/*#VTs*/, MVT::v1i64, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v1i64 309:iPTR, DPR:v1i64:$Vm, DPR:v1i64:$Vn) - Complexity = 8
                  // Dst: (VQSHLsv1i64:v1i64 DPR:v1i64:$Vm, DPR:v1i64:$Vn)
/*53864*/       /*SwitchType*/ 24, MVT::v2i64,// ->53890
/*53866*/         OPC_CheckChild1Type, MVT::v2i64,
/*53868*/         OPC_RecordChild2, // #1 = $Vn
/*53869*/         OPC_CheckChild2Type, MVT::v2i64,
/*53871*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*53873*/         OPC_EmitInteger, MVT::i32, 14, 
/*53876*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*53879*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VQSHLsv2i64), 0,
                      1/*#VTs*/, MVT::v2i64, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v2i64 309:iPTR, QPR:v2i64:$Vm, QPR:v2i64:$Vn) - Complexity = 8
                  // Dst: (VQSHLsv2i64:v2i64 QPR:v2i64:$Vm, QPR:v2i64:$Vn)
/*53890*/       0, // EndSwitchType
/*53891*/     /*Scope*/ 86|128,1/*214*/, /*->54107*/
/*53893*/       OPC_CheckChild0Integer, 55|128,2/*311*/, 
/*53896*/       OPC_RecordChild1, // #0 = $Vm
/*53897*/       OPC_SwitchType /*8 cases */, 24, MVT::v4i16,// ->53924
/*53900*/         OPC_CheckChild1Type, MVT::v4i16,
/*53902*/         OPC_RecordChild2, // #1 = $Vn
/*53903*/         OPC_CheckChild2Type, MVT::v4i16,
/*53905*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*53907*/         OPC_EmitInteger, MVT::i32, 14, 
/*53910*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*53913*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VQSHLuv4i16), 0,
                      1/*#VTs*/, MVT::v4i16, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v4i16 311:iPTR, DPR:v4i16:$Vm, DPR:v4i16:$Vn) - Complexity = 8
                  // Dst: (VQSHLuv4i16:v4i16 DPR:v4i16:$Vm, DPR:v4i16:$Vn)
/*53924*/       /*SwitchType*/ 24, MVT::v2i32,// ->53950
/*53926*/         OPC_CheckChild1Type, MVT::v2i32,
/*53928*/         OPC_RecordChild2, // #1 = $Vn
/*53929*/         OPC_CheckChild2Type, MVT::v2i32,
/*53931*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*53933*/         OPC_EmitInteger, MVT::i32, 14, 
/*53936*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*53939*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VQSHLuv2i32), 0,
                      1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v2i32 311:iPTR, DPR:v2i32:$Vm, DPR:v2i32:$Vn) - Complexity = 8
                  // Dst: (VQSHLuv2i32:v2i32 DPR:v2i32:$Vm, DPR:v2i32:$Vn)
/*53950*/       /*SwitchType*/ 24, MVT::v8i16,// ->53976
/*53952*/         OPC_CheckChild1Type, MVT::v8i16,
/*53954*/         OPC_RecordChild2, // #1 = $Vn
/*53955*/         OPC_CheckChild2Type, MVT::v8i16,
/*53957*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*53959*/         OPC_EmitInteger, MVT::i32, 14, 
/*53962*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*53965*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VQSHLuv8i16), 0,
                      1/*#VTs*/, MVT::v8i16, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v8i16 311:iPTR, QPR:v8i16:$Vm, QPR:v8i16:$Vn) - Complexity = 8
                  // Dst: (VQSHLuv8i16:v8i16 QPR:v8i16:$Vm, QPR:v8i16:$Vn)
/*53976*/       /*SwitchType*/ 24, MVT::v4i32,// ->54002
/*53978*/         OPC_CheckChild1Type, MVT::v4i32,
/*53980*/         OPC_RecordChild2, // #1 = $Vn
/*53981*/         OPC_CheckChild2Type, MVT::v4i32,
/*53983*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*53985*/         OPC_EmitInteger, MVT::i32, 14, 
/*53988*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*53991*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VQSHLuv4i32), 0,
                      1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v4i32 311:iPTR, QPR:v4i32:$Vm, QPR:v4i32:$Vn) - Complexity = 8
                  // Dst: (VQSHLuv4i32:v4i32 QPR:v4i32:$Vm, QPR:v4i32:$Vn)
/*54002*/       /*SwitchType*/ 24, MVT::v8i8,// ->54028
/*54004*/         OPC_CheckChild1Type, MVT::v8i8,
/*54006*/         OPC_RecordChild2, // #1 = $Vn
/*54007*/         OPC_CheckChild2Type, MVT::v8i8,
/*54009*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*54011*/         OPC_EmitInteger, MVT::i32, 14, 
/*54014*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*54017*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VQSHLuv8i8), 0,
                      1/*#VTs*/, MVT::v8i8, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v8i8 311:iPTR, DPR:v8i8:$Vm, DPR:v8i8:$Vn) - Complexity = 8
                  // Dst: (VQSHLuv8i8:v8i8 DPR:v8i8:$Vm, DPR:v8i8:$Vn)
/*54028*/       /*SwitchType*/ 24, MVT::v16i8,// ->54054
/*54030*/         OPC_CheckChild1Type, MVT::v16i8,
/*54032*/         OPC_RecordChild2, // #1 = $Vn
/*54033*/         OPC_CheckChild2Type, MVT::v16i8,
/*54035*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*54037*/         OPC_EmitInteger, MVT::i32, 14, 
/*54040*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*54043*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VQSHLuv16i8), 0,
                      1/*#VTs*/, MVT::v16i8, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v16i8 311:iPTR, QPR:v16i8:$Vm, QPR:v16i8:$Vn) - Complexity = 8
                  // Dst: (VQSHLuv16i8:v16i8 QPR:v16i8:$Vm, QPR:v16i8:$Vn)
/*54054*/       /*SwitchType*/ 24, MVT::v1i64,// ->54080
/*54056*/         OPC_CheckChild1Type, MVT::v1i64,
/*54058*/         OPC_RecordChild2, // #1 = $Vn
/*54059*/         OPC_CheckChild2Type, MVT::v1i64,
/*54061*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*54063*/         OPC_EmitInteger, MVT::i32, 14, 
/*54066*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*54069*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VQSHLuv1i64), 0,
                      1/*#VTs*/, MVT::v1i64, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v1i64 311:iPTR, DPR:v1i64:$Vm, DPR:v1i64:$Vn) - Complexity = 8
                  // Dst: (VQSHLuv1i64:v1i64 DPR:v1i64:$Vm, DPR:v1i64:$Vn)
/*54080*/       /*SwitchType*/ 24, MVT::v2i64,// ->54106
/*54082*/         OPC_CheckChild1Type, MVT::v2i64,
/*54084*/         OPC_RecordChild2, // #1 = $Vn
/*54085*/         OPC_CheckChild2Type, MVT::v2i64,
/*54087*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*54089*/         OPC_EmitInteger, MVT::i32, 14, 
/*54092*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*54095*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VQSHLuv2i64), 0,
                      1/*#VTs*/, MVT::v2i64, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v2i64 311:iPTR, QPR:v2i64:$Vm, QPR:v2i64:$Vn) - Complexity = 8
                  // Dst: (VQSHLuv2i64:v2i64 QPR:v2i64:$Vm, QPR:v2i64:$Vn)
/*54106*/       0, // EndSwitchType
/*54107*/     /*Scope*/ 86|128,1/*214*/, /*->54323*/
/*54109*/       OPC_CheckChild0Integer, 48|128,2/*304*/, 
/*54112*/       OPC_RecordChild1, // #0 = $Vm
/*54113*/       OPC_SwitchType /*8 cases */, 24, MVT::v4i16,// ->54140
/*54116*/         OPC_CheckChild1Type, MVT::v4i16,
/*54118*/         OPC_RecordChild2, // #1 = $Vn
/*54119*/         OPC_CheckChild2Type, MVT::v4i16,
/*54121*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*54123*/         OPC_EmitInteger, MVT::i32, 14, 
/*54126*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*54129*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VQRSHLsv4i16), 0,
                      1/*#VTs*/, MVT::v4i16, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v4i16 304:iPTR, DPR:v4i16:$Vm, DPR:v4i16:$Vn) - Complexity = 8
                  // Dst: (VQRSHLsv4i16:v4i16 DPR:v4i16:$Vm, DPR:v4i16:$Vn)
/*54140*/       /*SwitchType*/ 24, MVT::v2i32,// ->54166
/*54142*/         OPC_CheckChild1Type, MVT::v2i32,
/*54144*/         OPC_RecordChild2, // #1 = $Vn
/*54145*/         OPC_CheckChild2Type, MVT::v2i32,
/*54147*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*54149*/         OPC_EmitInteger, MVT::i32, 14, 
/*54152*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*54155*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VQRSHLsv2i32), 0,
                      1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v2i32 304:iPTR, DPR:v2i32:$Vm, DPR:v2i32:$Vn) - Complexity = 8
                  // Dst: (VQRSHLsv2i32:v2i32 DPR:v2i32:$Vm, DPR:v2i32:$Vn)
/*54166*/       /*SwitchType*/ 24, MVT::v8i16,// ->54192
/*54168*/         OPC_CheckChild1Type, MVT::v8i16,
/*54170*/         OPC_RecordChild2, // #1 = $Vn
/*54171*/         OPC_CheckChild2Type, MVT::v8i16,
/*54173*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*54175*/         OPC_EmitInteger, MVT::i32, 14, 
/*54178*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*54181*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VQRSHLsv8i16), 0,
                      1/*#VTs*/, MVT::v8i16, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v8i16 304:iPTR, QPR:v8i16:$Vm, QPR:v8i16:$Vn) - Complexity = 8
                  // Dst: (VQRSHLsv8i16:v8i16 QPR:v8i16:$Vm, QPR:v8i16:$Vn)
/*54192*/       /*SwitchType*/ 24, MVT::v4i32,// ->54218
/*54194*/         OPC_CheckChild1Type, MVT::v4i32,
/*54196*/         OPC_RecordChild2, // #1 = $Vn
/*54197*/         OPC_CheckChild2Type, MVT::v4i32,
/*54199*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*54201*/         OPC_EmitInteger, MVT::i32, 14, 
/*54204*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*54207*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VQRSHLsv4i32), 0,
                      1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v4i32 304:iPTR, QPR:v4i32:$Vm, QPR:v4i32:$Vn) - Complexity = 8
                  // Dst: (VQRSHLsv4i32:v4i32 QPR:v4i32:$Vm, QPR:v4i32:$Vn)
/*54218*/       /*SwitchType*/ 24, MVT::v8i8,// ->54244
/*54220*/         OPC_CheckChild1Type, MVT::v8i8,
/*54222*/         OPC_RecordChild2, // #1 = $Vn
/*54223*/         OPC_CheckChild2Type, MVT::v8i8,
/*54225*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*54227*/         OPC_EmitInteger, MVT::i32, 14, 
/*54230*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*54233*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VQRSHLsv8i8), 0,
                      1/*#VTs*/, MVT::v8i8, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v8i8 304:iPTR, DPR:v8i8:$Vm, DPR:v8i8:$Vn) - Complexity = 8
                  // Dst: (VQRSHLsv8i8:v8i8 DPR:v8i8:$Vm, DPR:v8i8:$Vn)
/*54244*/       /*SwitchType*/ 24, MVT::v16i8,// ->54270
/*54246*/         OPC_CheckChild1Type, MVT::v16i8,
/*54248*/         OPC_RecordChild2, // #1 = $Vn
/*54249*/         OPC_CheckChild2Type, MVT::v16i8,
/*54251*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*54253*/         OPC_EmitInteger, MVT::i32, 14, 
/*54256*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*54259*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VQRSHLsv16i8), 0,
                      1/*#VTs*/, MVT::v16i8, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v16i8 304:iPTR, QPR:v16i8:$Vm, QPR:v16i8:$Vn) - Complexity = 8
                  // Dst: (VQRSHLsv16i8:v16i8 QPR:v16i8:$Vm, QPR:v16i8:$Vn)
/*54270*/       /*SwitchType*/ 24, MVT::v1i64,// ->54296
/*54272*/         OPC_CheckChild1Type, MVT::v1i64,
/*54274*/         OPC_RecordChild2, // #1 = $Vn
/*54275*/         OPC_CheckChild2Type, MVT::v1i64,
/*54277*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*54279*/         OPC_EmitInteger, MVT::i32, 14, 
/*54282*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*54285*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VQRSHLsv1i64), 0,
                      1/*#VTs*/, MVT::v1i64, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v1i64 304:iPTR, DPR:v1i64:$Vm, DPR:v1i64:$Vn) - Complexity = 8
                  // Dst: (VQRSHLsv1i64:v1i64 DPR:v1i64:$Vm, DPR:v1i64:$Vn)
/*54296*/       /*SwitchType*/ 24, MVT::v2i64,// ->54322
/*54298*/         OPC_CheckChild1Type, MVT::v2i64,
/*54300*/         OPC_RecordChild2, // #1 = $Vn
/*54301*/         OPC_CheckChild2Type, MVT::v2i64,
/*54303*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*54305*/         OPC_EmitInteger, MVT::i32, 14, 
/*54308*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*54311*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VQRSHLsv2i64), 0,
                      1/*#VTs*/, MVT::v2i64, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v2i64 304:iPTR, QPR:v2i64:$Vm, QPR:v2i64:$Vn) - Complexity = 8
                  // Dst: (VQRSHLsv2i64:v2i64 QPR:v2i64:$Vm, QPR:v2i64:$Vn)
/*54322*/       0, // EndSwitchType
/*54323*/     /*Scope*/ 86|128,1/*214*/, /*->54539*/
/*54325*/       OPC_CheckChild0Integer, 49|128,2/*305*/, 
/*54328*/       OPC_RecordChild1, // #0 = $Vm
/*54329*/       OPC_SwitchType /*8 cases */, 24, MVT::v4i16,// ->54356
/*54332*/         OPC_CheckChild1Type, MVT::v4i16,
/*54334*/         OPC_RecordChild2, // #1 = $Vn
/*54335*/         OPC_CheckChild2Type, MVT::v4i16,
/*54337*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*54339*/         OPC_EmitInteger, MVT::i32, 14, 
/*54342*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*54345*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VQRSHLuv4i16), 0,
                      1/*#VTs*/, MVT::v4i16, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v4i16 305:iPTR, DPR:v4i16:$Vm, DPR:v4i16:$Vn) - Complexity = 8
                  // Dst: (VQRSHLuv4i16:v4i16 DPR:v4i16:$Vm, DPR:v4i16:$Vn)
/*54356*/       /*SwitchType*/ 24, MVT::v2i32,// ->54382
/*54358*/         OPC_CheckChild1Type, MVT::v2i32,
/*54360*/         OPC_RecordChild2, // #1 = $Vn
/*54361*/         OPC_CheckChild2Type, MVT::v2i32,
/*54363*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*54365*/         OPC_EmitInteger, MVT::i32, 14, 
/*54368*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*54371*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VQRSHLuv2i32), 0,
                      1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v2i32 305:iPTR, DPR:v2i32:$Vm, DPR:v2i32:$Vn) - Complexity = 8
                  // Dst: (VQRSHLuv2i32:v2i32 DPR:v2i32:$Vm, DPR:v2i32:$Vn)
/*54382*/       /*SwitchType*/ 24, MVT::v8i16,// ->54408
/*54384*/         OPC_CheckChild1Type, MVT::v8i16,
/*54386*/         OPC_RecordChild2, // #1 = $Vn
/*54387*/         OPC_CheckChild2Type, MVT::v8i16,
/*54389*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*54391*/         OPC_EmitInteger, MVT::i32, 14, 
/*54394*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*54397*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VQRSHLuv8i16), 0,
                      1/*#VTs*/, MVT::v8i16, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v8i16 305:iPTR, QPR:v8i16:$Vm, QPR:v8i16:$Vn) - Complexity = 8
                  // Dst: (VQRSHLuv8i16:v8i16 QPR:v8i16:$Vm, QPR:v8i16:$Vn)
/*54408*/       /*SwitchType*/ 24, MVT::v4i32,// ->54434
/*54410*/         OPC_CheckChild1Type, MVT::v4i32,
/*54412*/         OPC_RecordChild2, // #1 = $Vn
/*54413*/         OPC_CheckChild2Type, MVT::v4i32,
/*54415*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*54417*/         OPC_EmitInteger, MVT::i32, 14, 
/*54420*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*54423*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VQRSHLuv4i32), 0,
                      1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v4i32 305:iPTR, QPR:v4i32:$Vm, QPR:v4i32:$Vn) - Complexity = 8
                  // Dst: (VQRSHLuv4i32:v4i32 QPR:v4i32:$Vm, QPR:v4i32:$Vn)
/*54434*/       /*SwitchType*/ 24, MVT::v8i8,// ->54460
/*54436*/         OPC_CheckChild1Type, MVT::v8i8,
/*54438*/         OPC_RecordChild2, // #1 = $Vn
/*54439*/         OPC_CheckChild2Type, MVT::v8i8,
/*54441*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*54443*/         OPC_EmitInteger, MVT::i32, 14, 
/*54446*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*54449*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VQRSHLuv8i8), 0,
                      1/*#VTs*/, MVT::v8i8, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v8i8 305:iPTR, DPR:v8i8:$Vm, DPR:v8i8:$Vn) - Complexity = 8
                  // Dst: (VQRSHLuv8i8:v8i8 DPR:v8i8:$Vm, DPR:v8i8:$Vn)
/*54460*/       /*SwitchType*/ 24, MVT::v16i8,// ->54486
/*54462*/         OPC_CheckChild1Type, MVT::v16i8,
/*54464*/         OPC_RecordChild2, // #1 = $Vn
/*54465*/         OPC_CheckChild2Type, MVT::v16i8,
/*54467*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*54469*/         OPC_EmitInteger, MVT::i32, 14, 
/*54472*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*54475*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VQRSHLuv16i8), 0,
                      1/*#VTs*/, MVT::v16i8, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v16i8 305:iPTR, QPR:v16i8:$Vm, QPR:v16i8:$Vn) - Complexity = 8
                  // Dst: (VQRSHLuv16i8:v16i8 QPR:v16i8:$Vm, QPR:v16i8:$Vn)
/*54486*/       /*SwitchType*/ 24, MVT::v1i64,// ->54512
/*54488*/         OPC_CheckChild1Type, MVT::v1i64,
/*54490*/         OPC_RecordChild2, // #1 = $Vn
/*54491*/         OPC_CheckChild2Type, MVT::v1i64,
/*54493*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*54495*/         OPC_EmitInteger, MVT::i32, 14, 
/*54498*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*54501*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VQRSHLuv1i64), 0,
                      1/*#VTs*/, MVT::v1i64, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v1i64 305:iPTR, DPR:v1i64:$Vm, DPR:v1i64:$Vn) - Complexity = 8
                  // Dst: (VQRSHLuv1i64:v1i64 DPR:v1i64:$Vm, DPR:v1i64:$Vn)
/*54512*/       /*SwitchType*/ 24, MVT::v2i64,// ->54538
/*54514*/         OPC_CheckChild1Type, MVT::v2i64,
/*54516*/         OPC_RecordChild2, // #1 = $Vn
/*54517*/         OPC_CheckChild2Type, MVT::v2i64,
/*54519*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*54521*/         OPC_EmitInteger, MVT::i32, 14, 
/*54524*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*54527*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VQRSHLuv2i64), 0,
                      1/*#VTs*/, MVT::v2i64, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v2i64 305:iPTR, QPR:v2i64:$Vm, QPR:v2i64:$Vn) - Complexity = 8
                  // Dst: (VQRSHLuv2i64:v2i64 QPR:v2i64:$Vm, QPR:v2i64:$Vn)
/*54538*/       0, // EndSwitchType
/*54539*/     /*Scope*/ 10|128,1/*138*/, /*->54679*/
/*54541*/       OPC_CheckChild0Integer, 112|128,1/*240*/, 
/*54544*/       OPC_RecordChild1, // #0 = $Vm
/*54545*/       OPC_SwitchType /*6 cases */, 20, MVT::v8i8,// ->54568
/*54548*/         OPC_CheckChild1Type, MVT::v8i8,
/*54550*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*54552*/         OPC_EmitInteger, MVT::i32, 14, 
/*54555*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*54558*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VABSv8i8), 0,
                      1/*#VTs*/, MVT::v8i8, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v8i8 240:iPTR, DPR:v8i8:$Vm) - Complexity = 8
                  // Dst: (VABSv8i8:v8i8 DPR:v8i8:$Vm)
/*54568*/       /*SwitchType*/ 20, MVT::v4i16,// ->54590
/*54570*/         OPC_CheckChild1Type, MVT::v4i16,
/*54572*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*54574*/         OPC_EmitInteger, MVT::i32, 14, 
/*54577*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*54580*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VABSv4i16), 0,
                      1/*#VTs*/, MVT::v4i16, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4i16 240:iPTR, DPR:v4i16:$Vm) - Complexity = 8
                  // Dst: (VABSv4i16:v4i16 DPR:v4i16:$Vm)
/*54590*/       /*SwitchType*/ 20, MVT::v2i32,// ->54612
/*54592*/         OPC_CheckChild1Type, MVT::v2i32,
/*54594*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*54596*/         OPC_EmitInteger, MVT::i32, 14, 
/*54599*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*54602*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VABSv2i32), 0,
                      1/*#VTs*/, MVT::v2i32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v2i32 240:iPTR, DPR:v2i32:$Vm) - Complexity = 8
                  // Dst: (VABSv2i32:v2i32 DPR:v2i32:$Vm)
/*54612*/       /*SwitchType*/ 20, MVT::v16i8,// ->54634
/*54614*/         OPC_CheckChild1Type, MVT::v16i8,
/*54616*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*54618*/         OPC_EmitInteger, MVT::i32, 14, 
/*54621*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*54624*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VABSv16i8), 0,
                      1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v16i8 240:iPTR, QPR:v16i8:$Vm) - Complexity = 8
                  // Dst: (VABSv16i8:v16i8 QPR:v16i8:$Vm)
/*54634*/       /*SwitchType*/ 20, MVT::v8i16,// ->54656
/*54636*/         OPC_CheckChild1Type, MVT::v8i16,
/*54638*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*54640*/         OPC_EmitInteger, MVT::i32, 14, 
/*54643*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*54646*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VABSv8i16), 0,
                      1/*#VTs*/, MVT::v8i16, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v8i16 240:iPTR, QPR:v8i16:$Vm) - Complexity = 8
                  // Dst: (VABSv8i16:v8i16 QPR:v8i16:$Vm)
/*54656*/       /*SwitchType*/ 20, MVT::v4i32,// ->54678
/*54658*/         OPC_CheckChild1Type, MVT::v4i32,
/*54660*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*54662*/         OPC_EmitInteger, MVT::i32, 14, 
/*54665*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*54668*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VABSv4i32), 0,
                      1/*#VTs*/, MVT::v4i32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4i32 240:iPTR, QPR:v4i32:$Vm) - Complexity = 8
                  // Dst: (VABSv4i32:v4i32 QPR:v4i32:$Vm)
/*54678*/       0, // EndSwitchType
/*54679*/     /*Scope*/ 10|128,1/*138*/, /*->54819*/
/*54681*/       OPC_CheckChild0Integer, 35|128,2/*291*/, 
/*54684*/       OPC_RecordChild1, // #0 = $Vm
/*54685*/       OPC_SwitchType /*6 cases */, 20, MVT::v8i8,// ->54708
/*54688*/         OPC_CheckChild1Type, MVT::v8i8,
/*54690*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*54692*/         OPC_EmitInteger, MVT::i32, 14, 
/*54695*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*54698*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VQABSv8i8), 0,
                      1/*#VTs*/, MVT::v8i8, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v8i8 291:iPTR, DPR:v8i8:$Vm) - Complexity = 8
                  // Dst: (VQABSv8i8:v8i8 DPR:v8i8:$Vm)
/*54708*/       /*SwitchType*/ 20, MVT::v4i16,// ->54730
/*54710*/         OPC_CheckChild1Type, MVT::v4i16,
/*54712*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*54714*/         OPC_EmitInteger, MVT::i32, 14, 
/*54717*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*54720*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VQABSv4i16), 0,
                      1/*#VTs*/, MVT::v4i16, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4i16 291:iPTR, DPR:v4i16:$Vm) - Complexity = 8
                  // Dst: (VQABSv4i16:v4i16 DPR:v4i16:$Vm)
/*54730*/       /*SwitchType*/ 20, MVT::v2i32,// ->54752
/*54732*/         OPC_CheckChild1Type, MVT::v2i32,
/*54734*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*54736*/         OPC_EmitInteger, MVT::i32, 14, 
/*54739*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*54742*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VQABSv2i32), 0,
                      1/*#VTs*/, MVT::v2i32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v2i32 291:iPTR, DPR:v2i32:$Vm) - Complexity = 8
                  // Dst: (VQABSv2i32:v2i32 DPR:v2i32:$Vm)
/*54752*/       /*SwitchType*/ 20, MVT::v16i8,// ->54774
/*54754*/         OPC_CheckChild1Type, MVT::v16i8,
/*54756*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*54758*/         OPC_EmitInteger, MVT::i32, 14, 
/*54761*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*54764*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VQABSv16i8), 0,
                      1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v16i8 291:iPTR, QPR:v16i8:$Vm) - Complexity = 8
                  // Dst: (VQABSv16i8:v16i8 QPR:v16i8:$Vm)
/*54774*/       /*SwitchType*/ 20, MVT::v8i16,// ->54796
/*54776*/         OPC_CheckChild1Type, MVT::v8i16,
/*54778*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*54780*/         OPC_EmitInteger, MVT::i32, 14, 
/*54783*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*54786*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VQABSv8i16), 0,
                      1/*#VTs*/, MVT::v8i16, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v8i16 291:iPTR, QPR:v8i16:$Vm) - Complexity = 8
                  // Dst: (VQABSv8i16:v8i16 QPR:v8i16:$Vm)
/*54796*/       /*SwitchType*/ 20, MVT::v4i32,// ->54818
/*54798*/         OPC_CheckChild1Type, MVT::v4i32,
/*54800*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*54802*/         OPC_EmitInteger, MVT::i32, 14, 
/*54805*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*54808*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VQABSv4i32), 0,
                      1/*#VTs*/, MVT::v4i32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4i32 291:iPTR, QPR:v4i32:$Vm) - Complexity = 8
                  // Dst: (VQABSv4i32:v4i32 QPR:v4i32:$Vm)
/*54818*/       0, // EndSwitchType
/*54819*/     /*Scope*/ 10|128,1/*138*/, /*->54959*/
/*54821*/       OPC_CheckChild0Integer, 43|128,2/*299*/, 
/*54824*/       OPC_RecordChild1, // #0 = $Vm
/*54825*/       OPC_SwitchType /*6 cases */, 20, MVT::v8i8,// ->54848
/*54828*/         OPC_CheckChild1Type, MVT::v8i8,
/*54830*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*54832*/         OPC_EmitInteger, MVT::i32, 14, 
/*54835*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*54838*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VQNEGv8i8), 0,
                      1/*#VTs*/, MVT::v8i8, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v8i8 299:iPTR, DPR:v8i8:$Vm) - Complexity = 8
                  // Dst: (VQNEGv8i8:v8i8 DPR:v8i8:$Vm)
/*54848*/       /*SwitchType*/ 20, MVT::v4i16,// ->54870
/*54850*/         OPC_CheckChild1Type, MVT::v4i16,
/*54852*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*54854*/         OPC_EmitInteger, MVT::i32, 14, 
/*54857*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*54860*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VQNEGv4i16), 0,
                      1/*#VTs*/, MVT::v4i16, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4i16 299:iPTR, DPR:v4i16:$Vm) - Complexity = 8
                  // Dst: (VQNEGv4i16:v4i16 DPR:v4i16:$Vm)
/*54870*/       /*SwitchType*/ 20, MVT::v2i32,// ->54892
/*54872*/         OPC_CheckChild1Type, MVT::v2i32,
/*54874*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*54876*/         OPC_EmitInteger, MVT::i32, 14, 
/*54879*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*54882*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VQNEGv2i32), 0,
                      1/*#VTs*/, MVT::v2i32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v2i32 299:iPTR, DPR:v2i32:$Vm) - Complexity = 8
                  // Dst: (VQNEGv2i32:v2i32 DPR:v2i32:$Vm)
/*54892*/       /*SwitchType*/ 20, MVT::v16i8,// ->54914
/*54894*/         OPC_CheckChild1Type, MVT::v16i8,
/*54896*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*54898*/         OPC_EmitInteger, MVT::i32, 14, 
/*54901*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*54904*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VQNEGv16i8), 0,
                      1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v16i8 299:iPTR, QPR:v16i8:$Vm) - Complexity = 8
                  // Dst: (VQNEGv16i8:v16i8 QPR:v16i8:$Vm)
/*54914*/       /*SwitchType*/ 20, MVT::v8i16,// ->54936
/*54916*/         OPC_CheckChild1Type, MVT::v8i16,
/*54918*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*54920*/         OPC_EmitInteger, MVT::i32, 14, 
/*54923*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*54926*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VQNEGv8i16), 0,
                      1/*#VTs*/, MVT::v8i16, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v8i16 299:iPTR, QPR:v8i16:$Vm) - Complexity = 8
                  // Dst: (VQNEGv8i16:v8i16 QPR:v8i16:$Vm)
/*54936*/       /*SwitchType*/ 20, MVT::v4i32,// ->54958
/*54938*/         OPC_CheckChild1Type, MVT::v4i32,
/*54940*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*54942*/         OPC_EmitInteger, MVT::i32, 14, 
/*54945*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*54948*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VQNEGv4i32), 0,
                      1/*#VTs*/, MVT::v4i32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4i32 299:iPTR, QPR:v4i32:$Vm) - Complexity = 8
                  // Dst: (VQNEGv4i32:v4i32 QPR:v4i32:$Vm)
/*54958*/       0, // EndSwitchType
/*54959*/     /*Scope*/ 10|128,1/*138*/, /*->55099*/
/*54961*/       OPC_CheckChild0Integer, 116|128,1/*244*/, 
/*54964*/       OPC_RecordChild1, // #0 = $Vm
/*54965*/       OPC_SwitchType /*6 cases */, 20, MVT::v8i8,// ->54988
/*54968*/         OPC_CheckChild1Type, MVT::v8i8,
/*54970*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*54972*/         OPC_EmitInteger, MVT::i32, 14, 
/*54975*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*54978*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VCLSv8i8), 0,
                      1/*#VTs*/, MVT::v8i8, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v8i8 244:iPTR, DPR:v8i8:$Vm) - Complexity = 8
                  // Dst: (VCLSv8i8:v8i8 DPR:v8i8:$Vm)
/*54988*/       /*SwitchType*/ 20, MVT::v4i16,// ->55010
/*54990*/         OPC_CheckChild1Type, MVT::v4i16,
/*54992*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*54994*/         OPC_EmitInteger, MVT::i32, 14, 
/*54997*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*55000*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VCLSv4i16), 0,
                      1/*#VTs*/, MVT::v4i16, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4i16 244:iPTR, DPR:v4i16:$Vm) - Complexity = 8
                  // Dst: (VCLSv4i16:v4i16 DPR:v4i16:$Vm)
/*55010*/       /*SwitchType*/ 20, MVT::v2i32,// ->55032
/*55012*/         OPC_CheckChild1Type, MVT::v2i32,
/*55014*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*55016*/         OPC_EmitInteger, MVT::i32, 14, 
/*55019*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*55022*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VCLSv2i32), 0,
                      1/*#VTs*/, MVT::v2i32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v2i32 244:iPTR, DPR:v2i32:$Vm) - Complexity = 8
                  // Dst: (VCLSv2i32:v2i32 DPR:v2i32:$Vm)
/*55032*/       /*SwitchType*/ 20, MVT::v16i8,// ->55054
/*55034*/         OPC_CheckChild1Type, MVT::v16i8,
/*55036*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*55038*/         OPC_EmitInteger, MVT::i32, 14, 
/*55041*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*55044*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VCLSv16i8), 0,
                      1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v16i8 244:iPTR, QPR:v16i8:$Vm) - Complexity = 8
                  // Dst: (VCLSv16i8:v16i8 QPR:v16i8:$Vm)
/*55054*/       /*SwitchType*/ 20, MVT::v8i16,// ->55076
/*55056*/         OPC_CheckChild1Type, MVT::v8i16,
/*55058*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*55060*/         OPC_EmitInteger, MVT::i32, 14, 
/*55063*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*55066*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VCLSv8i16), 0,
                      1/*#VTs*/, MVT::v8i16, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v8i16 244:iPTR, QPR:v8i16:$Vm) - Complexity = 8
                  // Dst: (VCLSv8i16:v8i16 QPR:v8i16:$Vm)
/*55076*/       /*SwitchType*/ 20, MVT::v4i32,// ->55098
/*55078*/         OPC_CheckChild1Type, MVT::v4i32,
/*55080*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*55082*/         OPC_EmitInteger, MVT::i32, 14, 
/*55085*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*55088*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VCLSv4i32), 0,
                      1/*#VTs*/, MVT::v4i32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4i32 244:iPTR, QPR:v4i32:$Vm) - Complexity = 8
                  // Dst: (VCLSv4i32:v4i32 QPR:v4i32:$Vm)
/*55098*/       0, // EndSwitchType
/*55099*/     /*Scope*/ 72, /*->55172*/
/*55100*/       OPC_CheckChild0Integer, 40|128,2/*296*/, 
/*55103*/       OPC_RecordChild1, // #0 = $Vm
/*55104*/       OPC_SwitchType /*3 cases */, 20, MVT::v8i8,// ->55127
/*55107*/         OPC_CheckChild1Type, MVT::v8i16,
/*55109*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*55111*/         OPC_EmitInteger, MVT::i32, 14, 
/*55114*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*55117*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VQMOVNsv8i8), 0,
                      1/*#VTs*/, MVT::v8i8, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v8i8 296:iPTR, QPR:v8i16:$Vm) - Complexity = 8
                  // Dst: (VQMOVNsv8i8:v8i8 QPR:v8i16:$Vm)
/*55127*/       /*SwitchType*/ 20, MVT::v4i16,// ->55149
/*55129*/         OPC_CheckChild1Type, MVT::v4i32,
/*55131*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*55133*/         OPC_EmitInteger, MVT::i32, 14, 
/*55136*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*55139*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VQMOVNsv4i16), 0,
                      1/*#VTs*/, MVT::v4i16, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4i16 296:iPTR, QPR:v4i32:$Vm) - Complexity = 8
                  // Dst: (VQMOVNsv4i16:v4i16 QPR:v4i32:$Vm)
/*55149*/       /*SwitchType*/ 20, MVT::v2i32,// ->55171
/*55151*/         OPC_CheckChild1Type, MVT::v2i64,
/*55153*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*55155*/         OPC_EmitInteger, MVT::i32, 14, 
/*55158*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*55161*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VQMOVNsv2i32), 0,
                      1/*#VTs*/, MVT::v2i32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v2i32 296:iPTR, QPR:v2i64:$Vm) - Complexity = 8
                  // Dst: (VQMOVNsv2i32:v2i32 QPR:v2i64:$Vm)
/*55171*/       0, // EndSwitchType
/*55172*/     /*Scope*/ 72, /*->55245*/
/*55173*/       OPC_CheckChild0Integer, 42|128,2/*298*/, 
/*55176*/       OPC_RecordChild1, // #0 = $Vm
/*55177*/       OPC_SwitchType /*3 cases */, 20, MVT::v8i8,// ->55200
/*55180*/         OPC_CheckChild1Type, MVT::v8i16,
/*55182*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*55184*/         OPC_EmitInteger, MVT::i32, 14, 
/*55187*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*55190*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VQMOVNuv8i8), 0,
                      1/*#VTs*/, MVT::v8i8, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v8i8 298:iPTR, QPR:v8i16:$Vm) - Complexity = 8
                  // Dst: (VQMOVNuv8i8:v8i8 QPR:v8i16:$Vm)
/*55200*/       /*SwitchType*/ 20, MVT::v4i16,// ->55222
/*55202*/         OPC_CheckChild1Type, MVT::v4i32,
/*55204*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*55206*/         OPC_EmitInteger, MVT::i32, 14, 
/*55209*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*55212*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VQMOVNuv4i16), 0,
                      1/*#VTs*/, MVT::v4i16, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4i16 298:iPTR, QPR:v4i32:$Vm) - Complexity = 8
                  // Dst: (VQMOVNuv4i16:v4i16 QPR:v4i32:$Vm)
/*55222*/       /*SwitchType*/ 20, MVT::v2i32,// ->55244
/*55224*/         OPC_CheckChild1Type, MVT::v2i64,
/*55226*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*55228*/         OPC_EmitInteger, MVT::i32, 14, 
/*55231*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*55234*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VQMOVNuv2i32), 0,
                      1/*#VTs*/, MVT::v2i32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v2i32 298:iPTR, QPR:v2i64:$Vm) - Complexity = 8
                  // Dst: (VQMOVNuv2i32:v2i32 QPR:v2i64:$Vm)
/*55244*/       0, // EndSwitchType
/*55245*/     /*Scope*/ 72, /*->55318*/
/*55246*/       OPC_CheckChild0Integer, 41|128,2/*297*/, 
/*55249*/       OPC_RecordChild1, // #0 = $Vm
/*55250*/       OPC_SwitchType /*3 cases */, 20, MVT::v8i8,// ->55273
/*55253*/         OPC_CheckChild1Type, MVT::v8i16,
/*55255*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*55257*/         OPC_EmitInteger, MVT::i32, 14, 
/*55260*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*55263*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VQMOVNsuv8i8), 0,
                      1/*#VTs*/, MVT::v8i8, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v8i8 297:iPTR, QPR:v8i16:$Vm) - Complexity = 8
                  // Dst: (VQMOVNsuv8i8:v8i8 QPR:v8i16:$Vm)
/*55273*/       /*SwitchType*/ 20, MVT::v4i16,// ->55295
/*55275*/         OPC_CheckChild1Type, MVT::v4i32,
/*55277*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*55279*/         OPC_EmitInteger, MVT::i32, 14, 
/*55282*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*55285*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VQMOVNsuv4i16), 0,
                      1/*#VTs*/, MVT::v4i16, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v4i16 297:iPTR, QPR:v4i32:$Vm) - Complexity = 8
                  // Dst: (VQMOVNsuv4i16:v4i16 QPR:v4i32:$Vm)
/*55295*/       /*SwitchType*/ 20, MVT::v2i32,// ->55317
/*55297*/         OPC_CheckChild1Type, MVT::v2i64,
/*55299*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*55301*/         OPC_EmitInteger, MVT::i32, 14, 
/*55304*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*55307*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VQMOVNsuv2i32), 0,
                      1/*#VTs*/, MVT::v2i32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (intrinsic_wo_chain:v2i32 297:iPTR, QPR:v2i64:$Vm) - Complexity = 8
                  // Dst: (VQMOVNsuv2i32:v2i32 QPR:v2i64:$Vm)
/*55317*/       0, // EndSwitchType
/*55318*/     /*Scope*/ 34, /*->55353*/
/*55319*/       OPC_CheckChild0Integer, 119|128,1/*247*/, 
/*55322*/       OPC_RecordChild1, // #0 = $Vm
/*55323*/       OPC_SwitchType /*2 cases */, 12, MVT::v2i32,// ->55338
/*55326*/         OPC_CheckChild1Type, MVT::v2f32,
/*55328*/         OPC_CheckPatternPredicate, 43, // (Subtarget->hasV8Ops()) && (Subtarget->hasNEON())
/*55330*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VCVTANSD), 0,
                      1/*#VTs*/, MVT::v2i32, 1/*#Ops*/, 0, 
                  // Src: (intrinsic_wo_chain:v2i32 247:iPTR, DPR:v2f32:$Vm) - Complexity = 8
                  // Dst: (VCVTANSD:v2i32 DPR:v2f32:$Vm)
/*55338*/       /*SwitchType*/ 12, MVT::v4i32,// ->55352
/*55340*/         OPC_CheckChild1Type, MVT::v4f32,
/*55342*/         OPC_CheckPatternPredicate, 43, // (Subtarget->hasV8Ops()) && (Subtarget->hasNEON())
/*55344*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VCVTANSQ), 0,
                      1/*#VTs*/, MVT::v4i32, 1/*#Ops*/, 0, 
                  // Src: (intrinsic_wo_chain:v4i32 247:iPTR, QPR:v4f32:$Vm) - Complexity = 8
                  // Dst: (VCVTANSQ:v4i32 QPR:v4f32:$Vm)
/*55352*/       0, // EndSwitchType
/*55353*/     /*Scope*/ 34, /*->55388*/
/*55354*/       OPC_CheckChild0Integer, 120|128,1/*248*/, 
/*55357*/       OPC_RecordChild1, // #0 = $Vm
/*55358*/       OPC_SwitchType /*2 cases */, 12, MVT::v2i32,// ->55373
/*55361*/         OPC_CheckChild1Type, MVT::v2f32,
/*55363*/         OPC_CheckPatternPredicate, 43, // (Subtarget->hasV8Ops()) && (Subtarget->hasNEON())
/*55365*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VCVTANUD), 0,
                      1/*#VTs*/, MVT::v2i32, 1/*#Ops*/, 0, 
                  // Src: (intrinsic_wo_chain:v2i32 248:iPTR, DPR:v2f32:$Vm) - Complexity = 8
                  // Dst: (VCVTANUD:v2i32 DPR:v2f32:$Vm)
/*55373*/       /*SwitchType*/ 12, MVT::v4i32,// ->55387
/*55375*/         OPC_CheckChild1Type, MVT::v4f32,
/*55377*/         OPC_CheckPatternPredicate, 43, // (Subtarget->hasV8Ops()) && (Subtarget->hasNEON())
/*55379*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VCVTANUQ), 0,
                      1/*#VTs*/, MVT::v4i32, 1/*#Ops*/, 0, 
                  // Src: (intrinsic_wo_chain:v4i32 248:iPTR, QPR:v4f32:$Vm) - Complexity = 8
                  // Dst: (VCVTANUQ:v4i32 QPR:v4f32:$Vm)
/*55387*/       0, // EndSwitchType
/*55388*/     /*Scope*/ 34, /*->55423*/
/*55389*/       OPC_CheckChild0Integer, 1|128,2/*257*/, 
/*55392*/       OPC_RecordChild1, // #0 = $Vm
/*55393*/       OPC_SwitchType /*2 cases */, 12, MVT::v2i32,// ->55408
/*55396*/         OPC_CheckChild1Type, MVT::v2f32,
/*55398*/         OPC_CheckPatternPredicate, 43, // (Subtarget->hasV8Ops()) && (Subtarget->hasNEON())
/*55400*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VCVTNNSD), 0,
                      1/*#VTs*/, MVT::v2i32, 1/*#Ops*/, 0, 
                  // Src: (intrinsic_wo_chain:v2i32 257:iPTR, DPR:v2f32:$Vm) - Complexity = 8
                  // Dst: (VCVTNNSD:v2i32 DPR:v2f32:$Vm)
/*55408*/       /*SwitchType*/ 12, MVT::v4i32,// ->55422
/*55410*/         OPC_CheckChild1Type, MVT::v4f32,
/*55412*/         OPC_CheckPatternPredicate, 43, // (Subtarget->hasV8Ops()) && (Subtarget->hasNEON())
/*55414*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VCVTNNSQ), 0,
                      1/*#VTs*/, MVT::v4i32, 1/*#Ops*/, 0, 
                  // Src: (intrinsic_wo_chain:v4i32 257:iPTR, QPR:v4f32:$Vm) - Complexity = 8
                  // Dst: (VCVTNNSQ:v4i32 QPR:v4f32:$Vm)
/*55422*/       0, // EndSwitchType
/*55423*/     /*Scope*/ 34, /*->55458*/
/*55424*/       OPC_CheckChild0Integer, 2|128,2/*258*/, 
/*55427*/       OPC_RecordChild1, // #0 = $Vm
/*55428*/       OPC_SwitchType /*2 cases */, 12, MVT::v2i32,// ->55443
/*55431*/         OPC_CheckChild1Type, MVT::v2f32,
/*55433*/         OPC_CheckPatternPredicate, 43, // (Subtarget->hasV8Ops()) && (Subtarget->hasNEON())
/*55435*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VCVTNNUD), 0,
                      1/*#VTs*/, MVT::v2i32, 1/*#Ops*/, 0, 
                  // Src: (intrinsic_wo_chain:v2i32 258:iPTR, DPR:v2f32:$Vm) - Complexity = 8
                  // Dst: (VCVTNNUD:v2i32 DPR:v2f32:$Vm)
/*55443*/       /*SwitchType*/ 12, MVT::v4i32,// ->55457
/*55445*/         OPC_CheckChild1Type, MVT::v4f32,
/*55447*/         OPC_CheckPatternPredicate, 43, // (Subtarget->hasV8Ops()) && (Subtarget->hasNEON())
/*55449*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VCVTNNUQ), 0,
                      1/*#VTs*/, MVT::v4i32, 1/*#Ops*/, 0, 
                  // Src: (intrinsic_wo_chain:v4i32 258:iPTR, QPR:v4f32:$Vm) - Complexity = 8
                  // Dst: (VCVTNNUQ:v4i32 QPR:v4f32:$Vm)
/*55457*/       0, // EndSwitchType
/*55458*/     /*Scope*/ 34, /*->55493*/
/*55459*/       OPC_CheckChild0Integer, 3|128,2/*259*/, 
/*55462*/       OPC_RecordChild1, // #0 = $Vm
/*55463*/       OPC_SwitchType /*2 cases */, 12, MVT::v2i32,// ->55478
/*55466*/         OPC_CheckChild1Type, MVT::v2f32,
/*55468*/         OPC_CheckPatternPredicate, 43, // (Subtarget->hasV8Ops()) && (Subtarget->hasNEON())
/*55470*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VCVTPNSD), 0,
                      1/*#VTs*/, MVT::v2i32, 1/*#Ops*/, 0, 
                  // Src: (intrinsic_wo_chain:v2i32 259:iPTR, DPR:v2f32:$Vm) - Complexity = 8
                  // Dst: (VCVTPNSD:v2i32 DPR:v2f32:$Vm)
/*55478*/       /*SwitchType*/ 12, MVT::v4i32,// ->55492
/*55480*/         OPC_CheckChild1Type, MVT::v4f32,
/*55482*/         OPC_CheckPatternPredicate, 43, // (Subtarget->hasV8Ops()) && (Subtarget->hasNEON())
/*55484*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VCVTPNSQ), 0,
                      1/*#VTs*/, MVT::v4i32, 1/*#Ops*/, 0, 
                  // Src: (intrinsic_wo_chain:v4i32 259:iPTR, QPR:v4f32:$Vm) - Complexity = 8
                  // Dst: (VCVTPNSQ:v4i32 QPR:v4f32:$Vm)
/*55492*/       0, // EndSwitchType
/*55493*/     /*Scope*/ 34, /*->55528*/
/*55494*/       OPC_CheckChild0Integer, 4|128,2/*260*/, 
/*55497*/       OPC_RecordChild1, // #0 = $Vm
/*55498*/       OPC_SwitchType /*2 cases */, 12, MVT::v2i32,// ->55513
/*55501*/         OPC_CheckChild1Type, MVT::v2f32,
/*55503*/         OPC_CheckPatternPredicate, 43, // (Subtarget->hasV8Ops()) && (Subtarget->hasNEON())
/*55505*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VCVTPNUD), 0,
                      1/*#VTs*/, MVT::v2i32, 1/*#Ops*/, 0, 
                  // Src: (intrinsic_wo_chain:v2i32 260:iPTR, DPR:v2f32:$Vm) - Complexity = 8
                  // Dst: (VCVTPNUD:v2i32 DPR:v2f32:$Vm)
/*55513*/       /*SwitchType*/ 12, MVT::v4i32,// ->55527
/*55515*/         OPC_CheckChild1Type, MVT::v4f32,
/*55517*/         OPC_CheckPatternPredicate, 43, // (Subtarget->hasV8Ops()) && (Subtarget->hasNEON())
/*55519*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VCVTPNUQ), 0,
                      1/*#VTs*/, MVT::v4i32, 1/*#Ops*/, 0, 
                  // Src: (intrinsic_wo_chain:v4i32 260:iPTR, QPR:v4f32:$Vm) - Complexity = 8
                  // Dst: (VCVTPNUQ:v4i32 QPR:v4f32:$Vm)
/*55527*/       0, // EndSwitchType
/*55528*/     /*Scope*/ 34, /*->55563*/
/*55529*/       OPC_CheckChild0Integer, 127|128,1/*255*/, 
/*55532*/       OPC_RecordChild1, // #0 = $Vm
/*55533*/       OPC_SwitchType /*2 cases */, 12, MVT::v2i32,// ->55548
/*55536*/         OPC_CheckChild1Type, MVT::v2f32,
/*55538*/         OPC_CheckPatternPredicate, 43, // (Subtarget->hasV8Ops()) && (Subtarget->hasNEON())
/*55540*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VCVTMNSD), 0,
                      1/*#VTs*/, MVT::v2i32, 1/*#Ops*/, 0, 
                  // Src: (intrinsic_wo_chain:v2i32 255:iPTR, DPR:v2f32:$Vm) - Complexity = 8
                  // Dst: (VCVTMNSD:v2i32 DPR:v2f32:$Vm)
/*55548*/       /*SwitchType*/ 12, MVT::v4i32,// ->55562
/*55550*/         OPC_CheckChild1Type, MVT::v4f32,
/*55552*/         OPC_CheckPatternPredicate, 43, // (Subtarget->hasV8Ops()) && (Subtarget->hasNEON())
/*55554*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VCVTMNSQ), 0,
                      1/*#VTs*/, MVT::v4i32, 1/*#Ops*/, 0, 
                  // Src: (intrinsic_wo_chain:v4i32 255:iPTR, QPR:v4f32:$Vm) - Complexity = 8
                  // Dst: (VCVTMNSQ:v4i32 QPR:v4f32:$Vm)
/*55562*/       0, // EndSwitchType
/*55563*/     /*Scope*/ 34, /*->55598*/
/*55564*/       OPC_CheckChild0Integer, 0|128,2/*256*/, 
/*55567*/       OPC_RecordChild1, // #0 = $Vm
/*55568*/       OPC_SwitchType /*2 cases */, 12, MVT::v2i32,// ->55583
/*55571*/         OPC_CheckChild1Type, MVT::v2f32,
/*55573*/         OPC_CheckPatternPredicate, 43, // (Subtarget->hasV8Ops()) && (Subtarget->hasNEON())
/*55575*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VCVTMNUD), 0,
                      1/*#VTs*/, MVT::v2i32, 1/*#Ops*/, 0, 
                  // Src: (intrinsic_wo_chain:v2i32 256:iPTR, DPR:v2f32:$Vm) - Complexity = 8
                  // Dst: (VCVTMNUD:v2i32 DPR:v2f32:$Vm)
/*55583*/       /*SwitchType*/ 12, MVT::v4i32,// ->55597
/*55585*/         OPC_CheckChild1Type, MVT::v4f32,
/*55587*/         OPC_CheckPatternPredicate, 43, // (Subtarget->hasV8Ops()) && (Subtarget->hasNEON())
/*55589*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VCVTMNUQ), 0,
                      1/*#VTs*/, MVT::v4i32, 1/*#Ops*/, 0, 
                  // Src: (intrinsic_wo_chain:v4i32 256:iPTR, QPR:v4f32:$Vm) - Complexity = 8
                  // Dst: (VCVTMNUQ:v4i32 QPR:v4f32:$Vm)
/*55597*/       0, // EndSwitchType
/*55598*/     /*Scope*/ 22, /*->55621*/
/*55599*/       OPC_CheckChild0Integer, 123|128,1/*251*/, 
/*55602*/       OPC_RecordChild1, // #0 = $Vm
/*55603*/       OPC_CheckPatternPredicate, 44, // (Subtarget->hasNEON()) && (Subtarget->hasFP16())
/*55605*/       OPC_EmitInteger, MVT::i32, 14, 
/*55608*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*55611*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VCVTf2h), 0,
                    1/*#VTs*/, MVT::v4i16, 3/*#Ops*/, 0, 1, 2, 
                // Src: (intrinsic_wo_chain:v4i16 251:iPTR, QPR:v4f32:$Vm) - Complexity = 8
                // Dst: (VCVTf2h:v4i16 QPR:v4f32:$Vm)
/*55621*/     /*Scope*/ 24, /*->55646*/
/*55622*/       OPC_CheckChild0Integer, 85|128,2/*341*/, 
/*55625*/       OPC_RecordChild1, // #0 = $Vn
/*55626*/       OPC_RecordChild2, // #1 = $Vm
/*55627*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*55629*/       OPC_EmitInteger, MVT::i32, 14, 
/*55632*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*55635*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VTBL1), 0,
                    1/*#VTs*/, MVT::v8i8, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (intrinsic_wo_chain:v8i8 341:iPTR, VecListOneD:v8i8:$Vn, DPR:v8i8:$Vm) - Complexity = 8
                // Dst: (VTBL1:v8i8 VecListOneD:v8i8:$Vn, DPR:v8i8:$Vm)
/*55646*/     /*Scope*/ 26, /*->55673*/
/*55647*/       OPC_CheckChild0Integer, 89|128,2/*345*/, 
/*55650*/       OPC_RecordChild1, // #0 = $orig
/*55651*/       OPC_RecordChild2, // #1 = $Vn
/*55652*/       OPC_RecordChild3, // #2 = $Vm
/*55653*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*55655*/       OPC_EmitInteger, MVT::i32, 14, 
/*55658*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*55661*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VTBX1), 0,
                    1/*#VTs*/, MVT::v8i8, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                // Src: (intrinsic_wo_chain:v8i8 345:iPTR, DPR:v8i8:$orig, VecListOneD:v8i8:$Vn, DPR:v8i8:$Vm) - Complexity = 8
                // Dst: (VTBX1:v8i8 DPR:v8i8:$orig, VecListOneD:v8i8:$Vn, DPR:v8i8:$Vm)
/*55673*/     /*Scope*/ 16, /*->55690*/
/*55674*/       OPC_CheckChild0Integer, 96|128,1/*224*/, 
/*55677*/       OPC_RecordChild1, // #0 = $src
/*55678*/       OPC_RecordChild2, // #1 = $Vm
/*55679*/       OPC_CheckPatternPredicate, 42, // (Subtarget->hasV8Ops()) && (Subtarget->hasCrypto())
/*55681*/       OPC_MorphNodeTo, TARGET_VAL(ARM::AESD), 0,
                    1/*#VTs*/, MVT::v16i8, 2/*#Ops*/, 0, 1, 
                // Src: (intrinsic_wo_chain:v16i8 224:iPTR, QPR:v16i8:$src, QPR:v16i8:$Vm) - Complexity = 8
                // Dst: (AESD:v16i8 QPR:v16i8:$src, QPR:v16i8:$Vm)
/*55690*/     /*Scope*/ 16, /*->55707*/
/*55691*/       OPC_CheckChild0Integer, 97|128,1/*225*/, 
/*55694*/       OPC_RecordChild1, // #0 = $src
/*55695*/       OPC_RecordChild2, // #1 = $Vm
/*55696*/       OPC_CheckPatternPredicate, 42, // (Subtarget->hasV8Ops()) && (Subtarget->hasCrypto())
/*55698*/       OPC_MorphNodeTo, TARGET_VAL(ARM::AESE), 0,
                    1/*#VTs*/, MVT::v16i8, 2/*#Ops*/, 0, 1, 
                // Src: (intrinsic_wo_chain:v16i8 225:iPTR, QPR:v16i8:$src, QPR:v16i8:$Vm) - Complexity = 8
                // Dst: (AESE:v16i8 QPR:v16i8:$src, QPR:v16i8:$Vm)
/*55707*/     /*Scope*/ 14, /*->55722*/
/*55708*/       OPC_CheckChild0Integer, 98|128,1/*226*/, 
/*55711*/       OPC_RecordChild1, // #0 = $Vm
/*55712*/       OPC_CheckPatternPredicate, 42, // (Subtarget->hasV8Ops()) && (Subtarget->hasCrypto())
/*55714*/       OPC_MorphNodeTo, TARGET_VAL(ARM::AESIMC), 0,
                    1/*#VTs*/, MVT::v16i8, 1/*#Ops*/, 0, 
                // Src: (intrinsic_wo_chain:v16i8 226:iPTR, QPR:v16i8:$Vm) - Complexity = 8
                // Dst: (AESIMC:v16i8 QPR:v16i8:$Vm)
/*55722*/     /*Scope*/ 14, /*->55737*/
/*55723*/       OPC_CheckChild0Integer, 99|128,1/*227*/, 
/*55726*/       OPC_RecordChild1, // #0 = $Vm
/*55727*/       OPC_CheckPatternPredicate, 42, // (Subtarget->hasV8Ops()) && (Subtarget->hasCrypto())
/*55729*/       OPC_MorphNodeTo, TARGET_VAL(ARM::AESMC), 0,
                    1/*#VTs*/, MVT::v16i8, 1/*#Ops*/, 0, 
                // Src: (intrinsic_wo_chain:v16i8 227:iPTR, QPR:v16i8:$Vm) - Complexity = 8
                // Dst: (AESMC:v16i8 QPR:v16i8:$Vm)
/*55737*/     /*Scope*/ 16, /*->55754*/
/*55738*/       OPC_CheckChild0Integer, 105|128,1/*233*/, 
/*55741*/       OPC_RecordChild1, // #0 = $src
/*55742*/       OPC_RecordChild2, // #1 = $Vm
/*55743*/       OPC_CheckPatternPredicate, 42, // (Subtarget->hasV8Ops()) && (Subtarget->hasCrypto())
/*55745*/       OPC_MorphNodeTo, TARGET_VAL(ARM::SHA1SU1), 0,
                    1/*#VTs*/, MVT::v4i32, 2/*#Ops*/, 0, 1, 
                // Src: (intrinsic_wo_chain:v4i32 233:iPTR, QPR:v4i32:$src, QPR:v4i32:$Vm) - Complexity = 8
                // Dst: (SHA1SU1:v4i32 QPR:v4i32:$src, QPR:v4i32:$Vm)
/*55754*/     /*Scope*/ 16, /*->55771*/
/*55755*/       OPC_CheckChild0Integer, 108|128,1/*236*/, 
/*55758*/       OPC_RecordChild1, // #0 = $src
/*55759*/       OPC_RecordChild2, // #1 = $Vm
/*55760*/       OPC_CheckPatternPredicate, 42, // (Subtarget->hasV8Ops()) && (Subtarget->hasCrypto())
/*55762*/       OPC_MorphNodeTo, TARGET_VAL(ARM::SHA256SU0), 0,
                    1/*#VTs*/, MVT::v4i32, 2/*#Ops*/, 0, 1, 
                // Src: (intrinsic_wo_chain:v4i32 236:iPTR, QPR:v4i32:$src, QPR:v4i32:$Vm) - Complexity = 8
                // Dst: (SHA256SU0:v4i32 QPR:v4i32:$src, QPR:v4i32:$Vm)
/*55771*/     /*Scope*/ 18, /*->55790*/
/*55772*/       OPC_CheckChild0Integer, 104|128,1/*232*/, 
/*55775*/       OPC_RecordChild1, // #0 = $src
/*55776*/       OPC_RecordChild2, // #1 = $Vn
/*55777*/       OPC_RecordChild3, // #2 = $Vm
/*55778*/       OPC_CheckPatternPredicate, 42, // (Subtarget->hasV8Ops()) && (Subtarget->hasCrypto())
/*55780*/       OPC_MorphNodeTo, TARGET_VAL(ARM::SHA1SU0), 0,
                    1/*#VTs*/, MVT::v4i32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (intrinsic_wo_chain:v4i32 232:iPTR, QPR:v4i32:$src, QPR:v4i32:$Vn, QPR:v4i32:$Vm) - Complexity = 8
                // Dst: (SHA1SU0:v4i32 QPR:v4i32:$src, QPR:v4i32:$Vn, QPR:v4i32:$Vm)
/*55790*/     /*Scope*/ 18, /*->55809*/
/*55791*/       OPC_CheckChild0Integer, 106|128,1/*234*/, 
/*55794*/       OPC_RecordChild1, // #0 = $src
/*55795*/       OPC_RecordChild2, // #1 = $Vn
/*55796*/       OPC_RecordChild3, // #2 = $Vm
/*55797*/       OPC_CheckPatternPredicate, 42, // (Subtarget->hasV8Ops()) && (Subtarget->hasCrypto())
/*55799*/       OPC_MorphNodeTo, TARGET_VAL(ARM::SHA256H), 0,
                    1/*#VTs*/, MVT::v4i32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (intrinsic_wo_chain:v4i32 234:iPTR, QPR:v4i32:$src, QPR:v4i32:$Vn, QPR:v4i32:$Vm) - Complexity = 8
                // Dst: (SHA256H:v4i32 QPR:v4i32:$src, QPR:v4i32:$Vn, QPR:v4i32:$Vm)
/*55809*/     /*Scope*/ 18, /*->55828*/
/*55810*/       OPC_CheckChild0Integer, 107|128,1/*235*/, 
/*55813*/       OPC_RecordChild1, // #0 = $src
/*55814*/       OPC_RecordChild2, // #1 = $Vn
/*55815*/       OPC_RecordChild3, // #2 = $Vm
/*55816*/       OPC_CheckPatternPredicate, 42, // (Subtarget->hasV8Ops()) && (Subtarget->hasCrypto())
/*55818*/       OPC_MorphNodeTo, TARGET_VAL(ARM::SHA256H2), 0,
                    1/*#VTs*/, MVT::v4i32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (intrinsic_wo_chain:v4i32 235:iPTR, QPR:v4i32:$src, QPR:v4i32:$Vn, QPR:v4i32:$Vm) - Complexity = 8
                // Dst: (SHA256H2:v4i32 QPR:v4i32:$src, QPR:v4i32:$Vn, QPR:v4i32:$Vm)
/*55828*/     /*Scope*/ 18, /*->55847*/
/*55829*/       OPC_CheckChild0Integer, 109|128,1/*237*/, 
/*55832*/       OPC_RecordChild1, // #0 = $src
/*55833*/       OPC_RecordChild2, // #1 = $Vn
/*55834*/       OPC_RecordChild3, // #2 = $Vm
/*55835*/       OPC_CheckPatternPredicate, 42, // (Subtarget->hasV8Ops()) && (Subtarget->hasCrypto())
/*55837*/       OPC_MorphNodeTo, TARGET_VAL(ARM::SHA256SU1), 0,
                    1/*#VTs*/, MVT::v4i32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (intrinsic_wo_chain:v4i32 237:iPTR, QPR:v4i32:$src, QPR:v4i32:$Vn, QPR:v4i32:$Vm) - Complexity = 8
                // Dst: (SHA256SU1:v4i32 QPR:v4i32:$src, QPR:v4i32:$Vn, QPR:v4i32:$Vm)
/*55847*/     /*Scope*/ 44, /*->55892*/
/*55848*/       OPC_CheckChild0Integer, 100|128,1/*228*/, 
/*55851*/       OPC_RecordChild1, // #0 = $hash_abcd
/*55852*/       OPC_RecordChild2, // #1 = $hash_e
/*55853*/       OPC_RecordChild3, // #2 = $wk
/*55854*/       OPC_EmitInteger, MVT::i64, 0, 
/*55857*/       OPC_EmitInteger, MVT::i32, ARM::SPRRegClassID,
/*55860*/       OPC_EmitNode, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                    1/*#VTs*/, MVT::f32, 2/*#Ops*/, 1, 4,  // Results = #5
/*55869*/       OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*55872*/       OPC_EmitNode, TARGET_VAL(TargetOpcode::SUBREG_TO_REG), 0,
                    1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 3, 5, 6,  // Results = #7
/*55882*/       OPC_MorphNodeTo, TARGET_VAL(ARM::SHA1C), 0,
                    1/*#VTs*/, MVT::v4i32, 3/*#Ops*/, 0, 7, 2, 
                // Src: (intrinsic_wo_chain:v4i32 228:iPTR, v4i32:v4i32:$hash_abcd, i32:i32:$hash_e, v4i32:v4i32:$wk) - Complexity = 8
                // Dst: (SHA1C:v4i32 v4i32:v4i32:$hash_abcd, (SUBREG_TO_REG:v16i8 0:i64, (COPY_TO_REGCLASS:f32 i32:i32:$hash_e, SPR:i32), ssub_0:i32), v4i32:v4i32:$wk)
/*55892*/     /*Scope*/ 44, /*->55937*/
/*55893*/       OPC_CheckChild0Integer, 102|128,1/*230*/, 
/*55896*/       OPC_RecordChild1, // #0 = $hash_abcd
/*55897*/       OPC_RecordChild2, // #1 = $hash_e
/*55898*/       OPC_RecordChild3, // #2 = $wk
/*55899*/       OPC_EmitInteger, MVT::i64, 0, 
/*55902*/       OPC_EmitInteger, MVT::i32, ARM::SPRRegClassID,
/*55905*/       OPC_EmitNode, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                    1/*#VTs*/, MVT::f32, 2/*#Ops*/, 1, 4,  // Results = #5
/*55914*/       OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*55917*/       OPC_EmitNode, TARGET_VAL(TargetOpcode::SUBREG_TO_REG), 0,
                    1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 3, 5, 6,  // Results = #7
/*55927*/       OPC_MorphNodeTo, TARGET_VAL(ARM::SHA1M), 0,
                    1/*#VTs*/, MVT::v4i32, 3/*#Ops*/, 0, 7, 2, 
                // Src: (intrinsic_wo_chain:v4i32 230:iPTR, v4i32:v4i32:$hash_abcd, i32:i32:$hash_e, v4i32:v4i32:$wk) - Complexity = 8
                // Dst: (SHA1M:v4i32 v4i32:v4i32:$hash_abcd, (SUBREG_TO_REG:v16i8 0:i64, (COPY_TO_REGCLASS:f32 i32:i32:$hash_e, SPR:i32), ssub_0:i32), v4i32:v4i32:$wk)
/*55937*/     /*Scope*/ 44, /*->55982*/
/*55938*/       OPC_CheckChild0Integer, 103|128,1/*231*/, 
/*55941*/       OPC_RecordChild1, // #0 = $hash_abcd
/*55942*/       OPC_RecordChild2, // #1 = $hash_e
/*55943*/       OPC_RecordChild3, // #2 = $wk
/*55944*/       OPC_EmitInteger, MVT::i64, 0, 
/*55947*/       OPC_EmitInteger, MVT::i32, ARM::SPRRegClassID,
/*55950*/       OPC_EmitNode, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                    1/*#VTs*/, MVT::f32, 2/*#Ops*/, 1, 4,  // Results = #5
/*55959*/       OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*55962*/       OPC_EmitNode, TARGET_VAL(TargetOpcode::SUBREG_TO_REG), 0,
                    1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 3, 5, 6,  // Results = #7
/*55972*/       OPC_MorphNodeTo, TARGET_VAL(ARM::SHA1P), 0,
                    1/*#VTs*/, MVT::v4i32, 3/*#Ops*/, 0, 7, 2, 
                // Src: (intrinsic_wo_chain:v4i32 231:iPTR, v4i32:v4i32:$hash_abcd, i32:i32:$hash_e, v4i32:v4i32:$wk) - Complexity = 8
                // Dst: (SHA1P:v4i32 v4i32:v4i32:$hash_abcd, (SUBREG_TO_REG:v16i8 0:i64, (COPY_TO_REGCLASS:f32 i32:i32:$hash_e, SPR:i32), ssub_0:i32), v4i32:v4i32:$wk)
/*55982*/     /*Scope*/ 72, /*->56055*/
/*55983*/       OPC_CheckChild0Integer, 124|128,1/*252*/, 
/*55986*/       OPC_RecordChild1, // #0 = $Vm
/*55987*/       OPC_Scope, 32, /*->56021*/ // 2 children in Scope
/*55989*/         OPC_CheckChild1Type, MVT::v2i32,
/*55991*/         OPC_RecordChild2, // #1 = $SIMM
/*55992*/         OPC_MoveChild, 2,
/*55994*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*55997*/         OPC_MoveParent,
/*55998*/         OPC_CheckType, MVT::v2f32,
/*56000*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*56002*/         OPC_EmitConvertToTarget, 1,
/*56004*/         OPC_EmitInteger, MVT::i32, 14, 
/*56007*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*56010*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VCVTxs2fd), 0,
                      1/*#VTs*/, MVT::v2f32, 4/*#Ops*/, 0, 2, 3, 4, 
                  // Src: (intrinsic_wo_chain:v2f32 252:iPTR, DPR:v2i32:$Vm, (imm:i32):$SIMM) - Complexity = 11
                  // Dst: (VCVTxs2fd:v2f32 DPR:v2i32:$Vm, (imm:i32):$SIMM)
/*56021*/       /*Scope*/ 32, /*->56054*/
/*56022*/         OPC_CheckChild1Type, MVT::v4i32,
/*56024*/         OPC_RecordChild2, // #1 = $SIMM
/*56025*/         OPC_MoveChild, 2,
/*56027*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*56030*/         OPC_MoveParent,
/*56031*/         OPC_CheckType, MVT::v4f32,
/*56033*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*56035*/         OPC_EmitConvertToTarget, 1,
/*56037*/         OPC_EmitInteger, MVT::i32, 14, 
/*56040*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*56043*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VCVTxs2fq), 0,
                      1/*#VTs*/, MVT::v4f32, 4/*#Ops*/, 0, 2, 3, 4, 
                  // Src: (intrinsic_wo_chain:v4f32 252:iPTR, QPR:v4i32:$Vm, (imm:i32):$SIMM) - Complexity = 11
                  // Dst: (VCVTxs2fq:v4f32 QPR:v4i32:$Vm, (imm:i32):$SIMM)
/*56054*/       0, /*End of Scope*/
/*56055*/     /*Scope*/ 72, /*->56128*/
/*56056*/       OPC_CheckChild0Integer, 125|128,1/*253*/, 
/*56059*/       OPC_RecordChild1, // #0 = $Vm
/*56060*/       OPC_Scope, 32, /*->56094*/ // 2 children in Scope
/*56062*/         OPC_CheckChild1Type, MVT::v2i32,
/*56064*/         OPC_RecordChild2, // #1 = $SIMM
/*56065*/         OPC_MoveChild, 2,
/*56067*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*56070*/         OPC_MoveParent,
/*56071*/         OPC_CheckType, MVT::v2f32,
/*56073*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*56075*/         OPC_EmitConvertToTarget, 1,
/*56077*/         OPC_EmitInteger, MVT::i32, 14, 
/*56080*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*56083*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VCVTxu2fd), 0,
                      1/*#VTs*/, MVT::v2f32, 4/*#Ops*/, 0, 2, 3, 4, 
                  // Src: (intrinsic_wo_chain:v2f32 253:iPTR, DPR:v2i32:$Vm, (imm:i32):$SIMM) - Complexity = 11
                  // Dst: (VCVTxu2fd:v2f32 DPR:v2i32:$Vm, (imm:i32):$SIMM)
/*56094*/       /*Scope*/ 32, /*->56127*/
/*56095*/         OPC_CheckChild1Type, MVT::v4i32,
/*56097*/         OPC_RecordChild2, // #1 = $SIMM
/*56098*/         OPC_MoveChild, 2,
/*56100*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*56103*/         OPC_MoveParent,
/*56104*/         OPC_CheckType, MVT::v4f32,
/*56106*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*56108*/         OPC_EmitConvertToTarget, 1,
/*56110*/         OPC_EmitInteger, MVT::i32, 14, 
/*56113*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*56116*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VCVTxu2fq), 0,
                      1/*#VTs*/, MVT::v4f32, 4/*#Ops*/, 0, 2, 3, 4, 
                  // Src: (intrinsic_wo_chain:v4f32 253:iPTR, QPR:v4i32:$Vm, (imm:i32):$SIMM) - Complexity = 11
                  // Dst: (VCVTxu2fq:v4f32 QPR:v4i32:$Vm, (imm:i32):$SIMM)
/*56127*/       0, /*End of Scope*/
/*56128*/     /*Scope*/ 42, /*->56171*/
/*56129*/       OPC_CheckChild0Integer, 16|128,2/*272*/, 
/*56132*/       OPC_RecordChild1, // #0 = $Vn
/*56133*/       OPC_SwitchType /*2 cases */, 16, MVT::v2f32,// ->56152
/*56136*/         OPC_CheckChild1Type, MVT::v2f32,
/*56138*/         OPC_RecordChild2, // #1 = $Vm
/*56139*/         OPC_CheckChild2Type, MVT::v2f32,
/*56141*/         OPC_CheckPatternPredicate, 43, // (Subtarget->hasV8Ops()) && (Subtarget->hasNEON())
/*56143*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VMAXNMND), 0,
                      1/*#VTs*/, MVT::v2f32, 2/*#Ops*/, 0, 1, 
                  // Src: (intrinsic_wo_chain:v2f32 272:iPTR, DPR:v2f32:$Vn, DPR:v2f32:$Vm) - Complexity = 8
                  // Dst: (VMAXNMND:v2f32 DPR:v2f32:$Vn, DPR:v2f32:$Vm)
/*56152*/       /*SwitchType*/ 16, MVT::v4f32,// ->56170
/*56154*/         OPC_CheckChild1Type, MVT::v4f32,
/*56156*/         OPC_RecordChild2, // #1 = $Vm
/*56157*/         OPC_CheckChild2Type, MVT::v4f32,
/*56159*/         OPC_CheckPatternPredicate, 43, // (Subtarget->hasV8Ops()) && (Subtarget->hasNEON())
/*56161*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VMAXNMNQ), 0,
                      1/*#VTs*/, MVT::v4f32, 2/*#Ops*/, 0, 1, 
                  // Src: (intrinsic_wo_chain:v4f32 272:iPTR, QPR:v4f32:$Vn, QPR:v4f32:$Vm) - Complexity = 8
                  // Dst: (VMAXNMNQ:v4f32 QPR:v4f32:$Vn, QPR:v4f32:$Vm)
/*56170*/       0, // EndSwitchType
/*56171*/     /*Scope*/ 42, /*->56214*/
/*56172*/       OPC_CheckChild0Integer, 19|128,2/*275*/, 
/*56175*/       OPC_RecordChild1, // #0 = $Vn
/*56176*/       OPC_SwitchType /*2 cases */, 16, MVT::v2f32,// ->56195
/*56179*/         OPC_CheckChild1Type, MVT::v2f32,
/*56181*/         OPC_RecordChild2, // #1 = $Vm
/*56182*/         OPC_CheckChild2Type, MVT::v2f32,
/*56184*/         OPC_CheckPatternPredicate, 43, // (Subtarget->hasV8Ops()) && (Subtarget->hasNEON())
/*56186*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VMINNMND), 0,
                      1/*#VTs*/, MVT::v2f32, 2/*#Ops*/, 0, 1, 
                  // Src: (intrinsic_wo_chain:v2f32 275:iPTR, DPR:v2f32:$Vn, DPR:v2f32:$Vm) - Complexity = 8
                  // Dst: (VMINNMND:v2f32 DPR:v2f32:$Vn, DPR:v2f32:$Vm)
/*56195*/       /*SwitchType*/ 16, MVT::v4f32,// ->56213
/*56197*/         OPC_CheckChild1Type, MVT::v4f32,
/*56199*/         OPC_RecordChild2, // #1 = $Vm
/*56200*/         OPC_CheckChild2Type, MVT::v4f32,
/*56202*/         OPC_CheckPatternPredicate, 43, // (Subtarget->hasV8Ops()) && (Subtarget->hasNEON())
/*56204*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VMINNMNQ), 0,
                      1/*#VTs*/, MVT::v4f32, 2/*#Ops*/, 0, 1, 
                  // Src: (intrinsic_wo_chain:v4f32 275:iPTR, QPR:v4f32:$Vn, QPR:v4f32:$Vm) - Complexity = 8
                  // Dst: (VMINNMNQ:v4f32 QPR:v4f32:$Vn, QPR:v4f32:$Vm)
/*56213*/       0, // EndSwitchType
/*56214*/     /*Scope*/ 58, /*->56273*/
/*56215*/       OPC_CheckChild0Integer, 60|128,2/*316*/, 
/*56218*/       OPC_RecordChild1, // #0 = $Vn
/*56219*/       OPC_SwitchType /*2 cases */, 24, MVT::v2f32,// ->56246
/*56222*/         OPC_CheckChild1Type, MVT::v2f32,
/*56224*/         OPC_RecordChild2, // #1 = $Vm
/*56225*/         OPC_CheckChild2Type, MVT::v2f32,
/*56227*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*56229*/         OPC_EmitInteger, MVT::i32, 14, 
/*56232*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*56235*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VRECPSfd), 0,
                      1/*#VTs*/, MVT::v2f32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v2f32 316:iPTR, DPR:v2f32:$Vn, DPR:v2f32:$Vm) - Complexity = 8
                  // Dst: (VRECPSfd:v2f32 DPR:v2f32:$Vn, DPR:v2f32:$Vm)
/*56246*/       /*SwitchType*/ 24, MVT::v4f32,// ->56272
/*56248*/         OPC_CheckChild1Type, MVT::v4f32,
/*56250*/         OPC_RecordChild2, // #1 = $Vm
/*56251*/         OPC_CheckChild2Type, MVT::v4f32,
/*56253*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*56255*/         OPC_EmitInteger, MVT::i32, 14, 
/*56258*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*56261*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VRECPSfq), 0,
                      1/*#VTs*/, MVT::v4f32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v4f32 316:iPTR, QPR:v4f32:$Vn, QPR:v4f32:$Vm) - Complexity = 8
                  // Dst: (VRECPSfq:v4f32 QPR:v4f32:$Vn, QPR:v4f32:$Vm)
/*56272*/       0, // EndSwitchType
/*56273*/     /*Scope*/ 58, /*->56332*/
/*56274*/       OPC_CheckChild0Integer, 73|128,2/*329*/, 
/*56277*/       OPC_RecordChild1, // #0 = $Vn
/*56278*/       OPC_SwitchType /*2 cases */, 24, MVT::v2f32,// ->56305
/*56281*/         OPC_CheckChild1Type, MVT::v2f32,
/*56283*/         OPC_RecordChild2, // #1 = $Vm
/*56284*/         OPC_CheckChild2Type, MVT::v2f32,
/*56286*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*56288*/         OPC_EmitInteger, MVT::i32, 14, 
/*56291*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*56294*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VRSQRTSfd), 0,
                      1/*#VTs*/, MVT::v2f32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v2f32 329:iPTR, DPR:v2f32:$Vn, DPR:v2f32:$Vm) - Complexity = 8
                  // Dst: (VRSQRTSfd:v2f32 DPR:v2f32:$Vn, DPR:v2f32:$Vm)
/*56305*/       /*SwitchType*/ 24, MVT::v4f32,// ->56331
/*56307*/         OPC_CheckChild1Type, MVT::v4f32,
/*56309*/         OPC_RecordChild2, // #1 = $Vm
/*56310*/         OPC_CheckChild2Type, MVT::v4f32,
/*56312*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*56314*/         OPC_EmitInteger, MVT::i32, 14, 
/*56317*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*56320*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VRSQRTSfq), 0,
                      1/*#VTs*/, MVT::v4f32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (intrinsic_wo_chain:v4f32 329:iPTR, QPR:v4f32:$Vn, QPR:v4f32:$Vm) - Complexity = 8
                  // Dst: (VRSQRTSfq:v4f32 QPR:v4f32:$Vn, QPR:v4f32:$Vm)
/*56331*/       0, // EndSwitchType
/*56332*/     /*Scope*/ 22, /*->56355*/
/*56333*/       OPC_CheckChild0Integer, 126|128,1/*254*/, 
/*56336*/       OPC_RecordChild1, // #0 = $Vm
/*56337*/       OPC_CheckPatternPredicate, 44, // (Subtarget->hasNEON()) && (Subtarget->hasFP16())
/*56339*/       OPC_EmitInteger, MVT::i32, 14, 
/*56342*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*56345*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VCVTh2f), 0,
                    1/*#VTs*/, MVT::v4f32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (intrinsic_wo_chain:v4f32 254:iPTR, DPR:v4i16:$Vm) - Complexity = 8
                // Dst: (VCVTh2f:v4f32 DPR:v4i16:$Vm)
/*56355*/     /*Scope*/ 34, /*->56390*/
/*56356*/       OPC_CheckChild0Integer, 65|128,2/*321*/, 
/*56359*/       OPC_RecordChild1, // #0 = $Vm
/*56360*/       OPC_SwitchType /*2 cases */, 12, MVT::v2f32,// ->56375
/*56363*/         OPC_CheckChild1Type, MVT::v2f32,
/*56365*/         OPC_CheckPatternPredicate, 43, // (Subtarget->hasV8Ops()) && (Subtarget->hasNEON())
/*56367*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VRINTNND), 0,
                      1/*#VTs*/, MVT::v2f32, 1/*#Ops*/, 0, 
                  // Src: (intrinsic_wo_chain:v2f32 321:iPTR, DPR:v2f32:$Vm) - Complexity = 8
                  // Dst: (VRINTNND:v2f32 DPR:v2f32:$Vm)
/*56375*/       /*SwitchType*/ 12, MVT::v4f32,// ->56389
/*56377*/         OPC_CheckChild1Type, MVT::v4f32,
/*56379*/         OPC_CheckPatternPredicate, 43, // (Subtarget->hasV8Ops()) && (Subtarget->hasNEON())
/*56381*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VRINTNNQ), 0,
                      1/*#VTs*/, MVT::v4f32, 1/*#Ops*/, 0, 
                  // Src: (intrinsic_wo_chain:v4f32 321:iPTR, QPR:v4f32:$Vm) - Complexity = 8
                  // Dst: (VRINTNNQ:v4f32 QPR:v4f32:$Vm)
/*56389*/       0, // EndSwitchType
/*56390*/     /*Scope*/ 34, /*->56425*/
/*56391*/       OPC_CheckChild0Integer, 67|128,2/*323*/, 
/*56394*/       OPC_RecordChild1, // #0 = $Vm
/*56395*/       OPC_SwitchType /*2 cases */, 12, MVT::v2f32,// ->56410
/*56398*/         OPC_CheckChild1Type, MVT::v2f32,
/*56400*/         OPC_CheckPatternPredicate, 43, // (Subtarget->hasV8Ops()) && (Subtarget->hasNEON())
/*56402*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VRINTXND), 0,
                      1/*#VTs*/, MVT::v2f32, 1/*#Ops*/, 0, 
                  // Src: (intrinsic_wo_chain:v2f32 323:iPTR, DPR:v2f32:$Vm) - Complexity = 8
                  // Dst: (VRINTXND:v2f32 DPR:v2f32:$Vm)
/*56410*/       /*SwitchType*/ 12, MVT::v4f32,// ->56424
/*56412*/         OPC_CheckChild1Type, MVT::v4f32,
/*56414*/         OPC_CheckPatternPredicate, 43, // (Subtarget->hasV8Ops()) && (Subtarget->hasNEON())
/*56416*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VRINTXNQ), 0,
                      1/*#VTs*/, MVT::v4f32, 1/*#Ops*/, 0, 
                  // Src: (intrinsic_wo_chain:v4f32 323:iPTR, QPR:v4f32:$Vm) - Complexity = 8
                  // Dst: (VRINTXNQ:v4f32 QPR:v4f32:$Vm)
/*56424*/       0, // EndSwitchType
/*56425*/     /*Scope*/ 34, /*->56460*/
/*56426*/       OPC_CheckChild0Integer, 63|128,2/*319*/, 
/*56429*/       OPC_RecordChild1, // #0 = $Vm
/*56430*/       OPC_SwitchType /*2 cases */, 12, MVT::v2f32,// ->56445
/*56433*/         OPC_CheckChild1Type, MVT::v2f32,
/*56435*/         OPC_CheckPatternPredicate, 43, // (Subtarget->hasV8Ops()) && (Subtarget->hasNEON())
/*56437*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VRINTAND), 0,
                      1/*#VTs*/, MVT::v2f32, 1/*#Ops*/, 0, 
                  // Src: (intrinsic_wo_chain:v2f32 319:iPTR, DPR:v2f32:$Vm) - Complexity = 8
                  // Dst: (VRINTAND:v2f32 DPR:v2f32:$Vm)
/*56445*/       /*SwitchType*/ 12, MVT::v4f32,// ->56459
/*56447*/         OPC_CheckChild1Type, MVT::v4f32,
/*56449*/         OPC_CheckPatternPredicate, 43, // (Subtarget->hasV8Ops()) && (Subtarget->hasNEON())
/*56451*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VRINTANQ), 0,
                      1/*#VTs*/, MVT::v4f32, 1/*#Ops*/, 0, 
                  // Src: (intrinsic_wo_chain:v4f32 319:iPTR, QPR:v4f32:$Vm) - Complexity = 8
                  // Dst: (VRINTANQ:v4f32 QPR:v4f32:$Vm)
/*56459*/       0, // EndSwitchType
/*56460*/     /*Scope*/ 34, /*->56495*/
/*56461*/       OPC_CheckChild0Integer, 68|128,2/*324*/, 
/*56464*/       OPC_RecordChild1, // #0 = $Vm
/*56465*/       OPC_SwitchType /*2 cases */, 12, MVT::v2f32,// ->56480
/*56468*/         OPC_CheckChild1Type, MVT::v2f32,
/*56470*/         OPC_CheckPatternPredicate, 43, // (Subtarget->hasV8Ops()) && (Subtarget->hasNEON())
/*56472*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VRINTZND), 0,
                      1/*#VTs*/, MVT::v2f32, 1/*#Ops*/, 0, 
                  // Src: (intrinsic_wo_chain:v2f32 324:iPTR, DPR:v2f32:$Vm) - Complexity = 8
                  // Dst: (VRINTZND:v2f32 DPR:v2f32:$Vm)
/*56480*/       /*SwitchType*/ 12, MVT::v4f32,// ->56494
/*56482*/         OPC_CheckChild1Type, MVT::v4f32,
/*56484*/         OPC_CheckPatternPredicate, 43, // (Subtarget->hasV8Ops()) && (Subtarget->hasNEON())
/*56486*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VRINTZNQ), 0,
                      1/*#VTs*/, MVT::v4f32, 1/*#Ops*/, 0, 
                  // Src: (intrinsic_wo_chain:v4f32 324:iPTR, QPR:v4f32:$Vm) - Complexity = 8
                  // Dst: (VRINTZNQ:v4f32 QPR:v4f32:$Vm)
/*56494*/       0, // EndSwitchType
/*56495*/     /*Scope*/ 34, /*->56530*/
/*56496*/       OPC_CheckChild0Integer, 64|128,2/*320*/, 
/*56499*/       OPC_RecordChild1, // #0 = $Vm
/*56500*/       OPC_SwitchType /*2 cases */, 12, MVT::v2f32,// ->56515
/*56503*/         OPC_CheckChild1Type, MVT::v2f32,
/*56505*/         OPC_CheckPatternPredicate, 43, // (Subtarget->hasV8Ops()) && (Subtarget->hasNEON())
/*56507*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VRINTMND), 0,
                      1/*#VTs*/, MVT::v2f32, 1/*#Ops*/, 0, 
                  // Src: (intrinsic_wo_chain:v2f32 320:iPTR, DPR:v2f32:$Vm) - Complexity = 8
                  // Dst: (VRINTMND:v2f32 DPR:v2f32:$Vm)
/*56515*/       /*SwitchType*/ 12, MVT::v4f32,// ->56529
/*56517*/         OPC_CheckChild1Type, MVT::v4f32,
/*56519*/         OPC_CheckPatternPredicate, 43, // (Subtarget->hasV8Ops()) && (Subtarget->hasNEON())
/*56521*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VRINTMNQ), 0,
                      1/*#VTs*/, MVT::v4f32, 1/*#Ops*/, 0, 
                  // Src: (intrinsic_wo_chain:v4f32 320:iPTR, QPR:v4f32:$Vm) - Complexity = 8
                  // Dst: (VRINTMNQ:v4f32 QPR:v4f32:$Vm)
/*56529*/       0, // EndSwitchType
/*56530*/     /*Scope*/ 34, /*->56565*/
/*56531*/       OPC_CheckChild0Integer, 66|128,2/*322*/, 
/*56534*/       OPC_RecordChild1, // #0 = $Vm
/*56535*/       OPC_SwitchType /*2 cases */, 12, MVT::v2f32,// ->56550
/*56538*/         OPC_CheckChild1Type, MVT::v2f32,
/*56540*/         OPC_CheckPatternPredicate, 43, // (Subtarget->hasV8Ops()) && (Subtarget->hasNEON())
/*56542*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VRINTPND), 0,
                      1/*#VTs*/, MVT::v2f32, 1/*#Ops*/, 0, 
                  // Src: (intrinsic_wo_chain:v2f32 322:iPTR, DPR:v2f32:$Vm) - Complexity = 8
                  // Dst: (VRINTPND:v2f32 DPR:v2f32:$Vm)
/*56550*/       /*SwitchType*/ 12, MVT::v4f32,// ->56564
/*56552*/         OPC_CheckChild1Type, MVT::v4f32,
/*56554*/         OPC_CheckPatternPredicate, 43, // (Subtarget->hasV8Ops()) && (Subtarget->hasNEON())
/*56556*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VRINTPNQ), 0,
                      1/*#VTs*/, MVT::v4f32, 1/*#Ops*/, 0, 
                  // Src: (intrinsic_wo_chain:v4f32 322:iPTR, QPR:v4f32:$Vm) - Complexity = 8
                  // Dst: (VRINTPNQ:v4f32 QPR:v4f32:$Vm)
/*56564*/       0, // EndSwitchType
/*56565*/     0, /*End of Scope*/
/*56566*/   /*SwitchOpcode*/ 31|128,2/*287*/, TARGET_VAL(ISD::SIGN_EXTEND_INREG),// ->56857
/*56570*/     OPC_Scope, 6|128,1/*134*/, /*->56707*/ // 2 children in Scope
/*56573*/       OPC_MoveChild, 0,
/*56575*/       OPC_CheckOpcode, TARGET_VAL(ISD::ROTR),
/*56578*/       OPC_RecordChild0, // #0 = $Rm
/*56579*/       OPC_RecordChild1, // #1 = $rot
/*56580*/       OPC_MoveChild, 1,
/*56582*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*56585*/       OPC_CheckPredicate, 0, // Predicate_rot_imm
/*56587*/       OPC_CheckType, MVT::i32,
/*56589*/       OPC_MoveParent,
/*56590*/       OPC_MoveParent,
/*56591*/       OPC_MoveChild, 1,
/*56593*/       OPC_Scope, 55, /*->56650*/ // 2 children in Scope
/*56595*/         OPC_CheckValueType, MVT::i8,
/*56597*/         OPC_MoveParent,
/*56598*/         OPC_Scope, 24, /*->56624*/ // 2 children in Scope
/*56600*/           OPC_CheckPatternPredicate, 1, // (!Subtarget->isThumb()) && (Subtarget->hasV6Ops())
/*56602*/           OPC_EmitConvertToTarget, 1,
/*56604*/           OPC_EmitNodeXForm, 0, 2, // rot_imm_XFORM
/*56607*/           OPC_EmitInteger, MVT::i32, 14, 
/*56610*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*56613*/           OPC_MorphNodeTo, TARGET_VAL(ARM::SXTB), 0,
                        1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 3, 4, 5, 
                    // Src: (sext_inreg:i32 (rotr:i32 GPRnopc:i32:$Rm, (imm:i32)<<P:Predicate_rot_imm>><<X:rot_imm_XFORM>>:$rot), i8:Other) - Complexity = 10
                    // Dst: (SXTB:i32 GPRnopc:i32:$Rm, (rot_imm_XFORM:i32 (imm:i32):$rot))
/*56624*/         /*Scope*/ 24, /*->56649*/
/*56625*/           OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*56627*/           OPC_EmitConvertToTarget, 1,
/*56629*/           OPC_EmitNodeXForm, 0, 2, // rot_imm_XFORM
/*56632*/           OPC_EmitInteger, MVT::i32, 14, 
/*56635*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*56638*/           OPC_MorphNodeTo, TARGET_VAL(ARM::t2SXTB), 0,
                        1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 3, 4, 5, 
                    // Src: (sext_inreg:i32 (rotr:i32 rGPR:i32:$Rm, (imm:i32)<<P:Predicate_rot_imm>><<X:rot_imm_XFORM>>:$rot), i8:Other) - Complexity = 10
                    // Dst: (t2SXTB:i32 rGPR:i32:$Rm, (rot_imm_XFORM:i32 (imm:i32):$rot))
/*56649*/         0, /*End of Scope*/
/*56650*/       /*Scope*/ 55, /*->56706*/
/*56651*/         OPC_CheckValueType, MVT::i16,
/*56653*/         OPC_MoveParent,
/*56654*/         OPC_Scope, 24, /*->56680*/ // 2 children in Scope
/*56656*/           OPC_CheckPatternPredicate, 1, // (!Subtarget->isThumb()) && (Subtarget->hasV6Ops())
/*56658*/           OPC_EmitConvertToTarget, 1,
/*56660*/           OPC_EmitNodeXForm, 0, 2, // rot_imm_XFORM
/*56663*/           OPC_EmitInteger, MVT::i32, 14, 
/*56666*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*56669*/           OPC_MorphNodeTo, TARGET_VAL(ARM::SXTH), 0,
                        1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 3, 4, 5, 
                    // Src: (sext_inreg:i32 (rotr:i32 GPRnopc:i32:$Rm, (imm:i32)<<P:Predicate_rot_imm>><<X:rot_imm_XFORM>>:$rot), i16:Other) - Complexity = 10
                    // Dst: (SXTH:i32 GPRnopc:i32:$Rm, (rot_imm_XFORM:i32 (imm:i32):$rot))
/*56680*/         /*Scope*/ 24, /*->56705*/
/*56681*/           OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*56683*/           OPC_EmitConvertToTarget, 1,
/*56685*/           OPC_EmitNodeXForm, 0, 2, // rot_imm_XFORM
/*56688*/           OPC_EmitInteger, MVT::i32, 14, 
/*56691*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*56694*/           OPC_MorphNodeTo, TARGET_VAL(ARM::t2SXTH), 0,
                        1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 3, 4, 5, 
                    // Src: (sext_inreg:i32 (rotr:i32 rGPR:i32:$Rm, (imm:i32)<<P:Predicate_rot_imm>><<X:rot_imm_XFORM>>:$rot), i16:Other) - Complexity = 10
                    // Dst: (t2SXTH:i32 rGPR:i32:$Rm, (rot_imm_XFORM:i32 (imm:i32):$rot))
/*56705*/         0, /*End of Scope*/
/*56706*/       0, /*End of Scope*/
/*56707*/     /*Scope*/ 19|128,1/*147*/, /*->56856*/
/*56709*/       OPC_RecordChild0, // #0 = $Src
/*56710*/       OPC_MoveChild, 1,
/*56712*/       OPC_Scope, 70, /*->56784*/ // 2 children in Scope
/*56714*/         OPC_CheckValueType, MVT::i8,
/*56716*/         OPC_MoveParent,
/*56717*/         OPC_Scope, 22, /*->56741*/ // 3 children in Scope
/*56719*/           OPC_CheckPatternPredicate, 1, // (!Subtarget->isThumb()) && (Subtarget->hasV6Ops())
/*56721*/           OPC_EmitInteger, MVT::i32, 0, 
/*56724*/           OPC_EmitInteger, MVT::i32, 14, 
/*56727*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*56730*/           OPC_MorphNodeTo, TARGET_VAL(ARM::SXTB), 0,
                        1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                    // Src: (sext_inreg:i32 GPR:i32:$Src, i8:Other) - Complexity = 3
                    // Dst: (SXTB:i32 GPR:i32:$Src, 0:i32)
/*56741*/         /*Scope*/ 18, /*->56760*/
/*56742*/           OPC_CheckPatternPredicate, 15, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only()) && (Subtarget->hasV6Ops())
/*56744*/           OPC_EmitInteger, MVT::i32, 14, 
/*56747*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*56750*/           OPC_MorphNodeTo, TARGET_VAL(ARM::tSXTB), 0,
                        1/*#VTs*/, MVT::i32, 3/*#Ops*/, 0, 1, 2, 
                    // Src: (sext_inreg:i32 tGPR:i32:$Rm, i8:Other) - Complexity = 3
                    // Dst: (tSXTB:i32 tGPR:i32:$Rm)
/*56760*/         /*Scope*/ 22, /*->56783*/
/*56761*/           OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*56763*/           OPC_EmitInteger, MVT::i32, 0, 
/*56766*/           OPC_EmitInteger, MVT::i32, 14, 
/*56769*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*56772*/           OPC_MorphNodeTo, TARGET_VAL(ARM::t2SXTB), 0,
                        1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                    // Src: (sext_inreg:i32 rGPR:i32:$Src, i8:Other) - Complexity = 3
                    // Dst: (t2SXTB:i32 rGPR:i32:$Src, 0:i32)
/*56783*/         0, /*End of Scope*/
/*56784*/       /*Scope*/ 70, /*->56855*/
/*56785*/         OPC_CheckValueType, MVT::i16,
/*56787*/         OPC_MoveParent,
/*56788*/         OPC_Scope, 22, /*->56812*/ // 3 children in Scope
/*56790*/           OPC_CheckPatternPredicate, 1, // (!Subtarget->isThumb()) && (Subtarget->hasV6Ops())
/*56792*/           OPC_EmitInteger, MVT::i32, 0, 
/*56795*/           OPC_EmitInteger, MVT::i32, 14, 
/*56798*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*56801*/           OPC_MorphNodeTo, TARGET_VAL(ARM::SXTH), 0,
                        1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                    // Src: (sext_inreg:i32 GPR:i32:$Src, i16:Other) - Complexity = 3
                    // Dst: (SXTH:i32 GPR:i32:$Src, 0:i32)
/*56812*/         /*Scope*/ 18, /*->56831*/
/*56813*/           OPC_CheckPatternPredicate, 15, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only()) && (Subtarget->hasV6Ops())
/*56815*/           OPC_EmitInteger, MVT::i32, 14, 
/*56818*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*56821*/           OPC_MorphNodeTo, TARGET_VAL(ARM::tSXTH), 0,
                        1/*#VTs*/, MVT::i32, 3/*#Ops*/, 0, 1, 2, 
                    // Src: (sext_inreg:i32 tGPR:i32:$Rm, i16:Other) - Complexity = 3
                    // Dst: (tSXTH:i32 tGPR:i32:$Rm)
/*56831*/         /*Scope*/ 22, /*->56854*/
/*56832*/           OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*56834*/           OPC_EmitInteger, MVT::i32, 0, 
/*56837*/           OPC_EmitInteger, MVT::i32, 14, 
/*56840*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*56843*/           OPC_MorphNodeTo, TARGET_VAL(ARM::t2SXTH), 0,
                        1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                    // Src: (sext_inreg:i32 rGPR:i32:$Src, i16:Other) - Complexity = 3
                    // Dst: (t2SXTH:i32 rGPR:i32:$Src, 0:i32)
/*56854*/         0, /*End of Scope*/
/*56855*/       0, /*End of Scope*/
/*56856*/     0, /*End of Scope*/
/*56857*/   /*SwitchOpcode*/ 63, TARGET_VAL(ISD::CALLSEQ_END),// ->56923
/*56860*/     OPC_RecordNode, // #0 = 'ARMcallseq_end' chained node
/*56861*/     OPC_CaptureGlueInput,
/*56862*/     OPC_RecordChild1, // #1 = $amt1
/*56863*/     OPC_MoveChild, 1,
/*56865*/     OPC_SwitchOpcode /*2 cases */, 26, TARGET_VAL(ISD::TargetConstant),// ->56895
/*56869*/       OPC_MoveParent,
/*56870*/       OPC_RecordChild2, // #2 = $amt2
/*56871*/       OPC_MoveChild, 2,
/*56873*/       OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*56876*/       OPC_MoveParent,
/*56877*/       OPC_EmitMergeInputChains1_0,
/*56878*/       OPC_EmitInteger, MVT::i32, 14, 
/*56881*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*56884*/       OPC_MorphNodeTo, TARGET_VAL(ARM::ADJCALLSTACKUP), 0|OPFL_Chain|OPFL_GlueInput|OPFL_GlueOutput,
                    1/*#VTs*/, MVT::i32, 4/*#Ops*/, 1, 2, 3, 4, 
                // Src: (ARMcallseq_end (timm:i32):$amt1, (timm:i32):$amt2) - Complexity = 9
                // Dst: (ADJCALLSTACKUP:i32 (timm:i32):$amt1, (timm:i32):$amt2)
/*56895*/     /*SwitchOpcode*/ 24, TARGET_VAL(ISD::Constant),// ->56922
/*56898*/       OPC_MoveParent,
/*56899*/       OPC_RecordChild2, // #2 = $amt2
/*56900*/       OPC_MoveChild, 2,
/*56902*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*56905*/       OPC_MoveParent,
/*56906*/       OPC_CheckPatternPredicate, 6, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*56908*/       OPC_EmitMergeInputChains1_0,
/*56909*/       OPC_EmitConvertToTarget, 1,
/*56911*/       OPC_EmitConvertToTarget, 2,
/*56913*/       OPC_MorphNodeTo, TARGET_VAL(ARM::tADJCALLSTACKUP), 0|OPFL_Chain|OPFL_GlueInput|OPFL_GlueOutput,
                    1/*#VTs*/, MVT::i32, 2/*#Ops*/, 3, 4, 
                // Src: (ARMcallseq_end (imm:i32):$amt1, (imm:i32):$amt2) - Complexity = 9
                // Dst: (tADJCALLSTACKUP:i32 (imm:i32):$amt1, (imm:i32):$amt2)
/*56922*/     0, // EndSwitchOpcode
/*56923*/   /*SwitchOpcode*/ 82, TARGET_VAL(ARMISD::WrapperJT),// ->57008
/*56926*/     OPC_RecordChild0, // #0 = $dst
/*56927*/     OPC_MoveChild, 0,
/*56929*/     OPC_CheckOpcode, TARGET_VAL(ISD::TargetJumpTable),
/*56932*/     OPC_MoveParent,
/*56933*/     OPC_RecordChild1, // #1 = $id
/*56934*/     OPC_MoveChild, 1,
/*56936*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*56939*/     OPC_MoveParent,
/*56940*/     OPC_Scope, 21, /*->56963*/ // 3 children in Scope
/*56942*/       OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*56944*/       OPC_EmitConvertToTarget, 1,
/*56946*/       OPC_EmitInteger, MVT::i32, 14, 
/*56949*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*56952*/       OPC_MorphNodeTo, TARGET_VAL(ARM::LEApcrelJT), 0,
                    1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (ARMWrapperJT:i32 (tjumptable:i32):$dst, (imm:i32):$id) - Complexity = 9
                // Dst: (LEApcrelJT:i32 (tjumptable:i32):$dst, (imm:i32):$id)
/*56963*/     /*Scope*/ 21, /*->56985*/
/*56964*/       OPC_CheckPatternPredicate, 6, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*56966*/       OPC_EmitConvertToTarget, 1,
/*56968*/       OPC_EmitInteger, MVT::i32, 14, 
/*56971*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*56974*/       OPC_MorphNodeTo, TARGET_VAL(ARM::tLEApcrelJT), 0,
                    1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (ARMWrapperJT:i32 (tjumptable:i32):$dst, (imm:i32):$id) - Complexity = 9
                // Dst: (tLEApcrelJT:i32 (tjumptable:i32):$dst, (imm:i32):$id)
/*56985*/     /*Scope*/ 21, /*->57007*/
/*56986*/       OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*56988*/       OPC_EmitConvertToTarget, 1,
/*56990*/       OPC_EmitInteger, MVT::i32, 14, 
/*56993*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*56996*/       OPC_MorphNodeTo, TARGET_VAL(ARM::t2LEApcrelJT), 0,
                    1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (ARMWrapperJT:i32 (tjumptable:i32):$dst, (imm:i32):$id) - Complexity = 9
                // Dst: (t2LEApcrelJT:i32 (tjumptable:i32):$dst, (imm:i32):$id)
/*57007*/     0, /*End of Scope*/
/*57008*/   /*SwitchOpcode*/ 34, TARGET_VAL(ARMISD::BR2_JT),// ->57045
/*57011*/     OPC_RecordNode, // #0 = 'ARMbr2jt' chained node
/*57012*/     OPC_RecordChild1, // #1 = $target
/*57013*/     OPC_CheckChild1Type, MVT::i32,
/*57015*/     OPC_RecordChild2, // #2 = $index
/*57016*/     OPC_RecordChild3, // #3 = $jt
/*57017*/     OPC_MoveChild, 3,
/*57019*/     OPC_CheckOpcode, TARGET_VAL(ISD::TargetJumpTable),
/*57022*/     OPC_MoveParent,
/*57023*/     OPC_RecordChild4, // #4 = $id
/*57024*/     OPC_MoveChild, 4,
/*57026*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*57029*/     OPC_MoveParent,
/*57030*/     OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*57032*/     OPC_EmitMergeInputChains1_0,
/*57033*/     OPC_EmitConvertToTarget, 4,
/*57035*/     OPC_MorphNodeTo, TARGET_VAL(ARM::t2BR_JT), 0|OPFL_Chain,
                  0/*#VTs*/, 4/*#Ops*/, 1, 2, 3, 5, 
              // Src: (ARMbr2jt GPR:i32:$target, GPR:i32:$index, (tjumptable:i32):$jt, (imm:i32):$id) - Complexity = 9
              // Dst: (t2BR_JT GPR:i32:$target, GPR:i32:$index, (tjumptable:i32):$jt, (imm:i32):$id)
/*57045*/   /*SwitchOpcode*/ 33, TARGET_VAL(ARMISD::COPY_STRUCT_BYVAL),// ->57081
/*57048*/     OPC_RecordNode, // #0 = 'ARMcopystructbyval' chained node
/*57049*/     OPC_CaptureGlueInput,
/*57050*/     OPC_RecordChild1, // #1 = $dst
/*57051*/     OPC_RecordChild2, // #2 = $src
/*57052*/     OPC_RecordChild3, // #3 = $size
/*57053*/     OPC_MoveChild, 3,
/*57055*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*57058*/     OPC_MoveParent,
/*57059*/     OPC_RecordChild4, // #4 = $alignment
/*57060*/     OPC_MoveChild, 4,
/*57062*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*57065*/     OPC_MoveParent,
/*57066*/     OPC_EmitMergeInputChains1_0,
/*57067*/     OPC_EmitConvertToTarget, 3,
/*57069*/     OPC_EmitConvertToTarget, 4,
/*57071*/     OPC_MorphNodeTo, TARGET_VAL(ARM::COPY_STRUCT_BYVAL_I32), 0|OPFL_Chain|OPFL_GlueInput|OPFL_GlueOutput,
                  0/*#VTs*/, 4/*#Ops*/, 1, 2, 5, 6, 
              // Src: (ARMcopystructbyval GPR:i32:$dst, GPR:i32:$src, (imm:i32):$size, (imm:i32):$alignment) - Complexity = 9
              // Dst: (COPY_STRUCT_BYVAL_I32 GPR:i32:$dst, GPR:i32:$src, (imm:i32):$size, (imm:i32):$alignment)
/*57081*/   /*SwitchOpcode*/ 59, TARGET_VAL(ARMISD::BFI),// ->57143
/*57084*/     OPC_RecordChild0, // #0 = $src
/*57085*/     OPC_RecordChild1, // #1 = $Rn
/*57086*/     OPC_RecordChild2, // #2 = $imm
/*57087*/     OPC_MoveChild, 2,
/*57089*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*57092*/     OPC_CheckPredicate, 29, // Predicate_bf_inv_mask_imm
/*57094*/     OPC_MoveParent,
/*57095*/     OPC_Scope, 22, /*->57119*/ // 2 children in Scope
/*57097*/       OPC_CheckPatternPredicate, 7, // (!Subtarget->isThumb()) && (Subtarget->hasV6T2Ops())
/*57099*/       OPC_EmitConvertToTarget, 2,
/*57101*/       OPC_EmitInteger, MVT::i32, 14, 
/*57104*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*57107*/       OPC_MorphNodeTo, TARGET_VAL(ARM::BFI), 0,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                // Src: (ARMbfi:i32 GPRnopc:i32:$src, GPR:i32:$Rn, (imm:i32)<<P:Predicate_bf_inv_mask_imm>>:$imm) - Complexity = 7
                // Dst: (BFI:i32 GPRnopc:i32:$src, GPR:i32:$Rn, (imm:i32):$imm)
/*57119*/     /*Scope*/ 22, /*->57142*/
/*57120*/       OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*57122*/       OPC_EmitConvertToTarget, 2,
/*57124*/       OPC_EmitInteger, MVT::i32, 14, 
/*57127*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*57130*/       OPC_MorphNodeTo, TARGET_VAL(ARM::t2BFI), 0,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                // Src: (ARMbfi:i32 rGPR:i32:$src, rGPR:i32:$Rn, (imm:i32)<<P:Predicate_bf_inv_mask_imm>>:$imm) - Complexity = 7
                // Dst: (t2BFI:i32 rGPR:i32:$src, rGPR:i32:$Rn, (imm:i32):$imm)
/*57142*/     0, /*End of Scope*/
/*57143*/   /*SwitchOpcode*/ 41|128,1/*169*/, TARGET_VAL(ISD::ADDC),// ->57316
/*57147*/     OPC_RecordChild0, // #0 = $lhs
/*57148*/     OPC_RecordChild1, // #1 = $rhs
/*57149*/     OPC_Scope, 9|128,1/*137*/, /*->57289*/ // 2 children in Scope
/*57152*/       OPC_MoveChild, 1,
/*57154*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*57157*/       OPC_Scope, 30, /*->57189*/ // 4 children in Scope
/*57159*/         OPC_CheckPredicate, 6, // Predicate_imm0_7
/*57161*/         OPC_MoveParent,
/*57162*/         OPC_CheckType, MVT::i32,
/*57164*/         OPC_CheckPatternPredicate, 6, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*57166*/         OPC_EmitRegister, MVT::i32, ARM::CPSR,
/*57169*/         OPC_EmitConvertToTarget, 1,
/*57171*/         OPC_EmitInteger, MVT::i32, 14, 
/*57174*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*57177*/         OPC_MorphNodeTo, TARGET_VAL(ARM::tADDi3), 0|OPFL_GlueOutput,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                  // Src: (addc:i32 tGPR:i32:$lhs, (imm:i32)<<P:Predicate_imm0_7>>:$rhs) - Complexity = 7
                  // Dst: (tADDi3:i32 tGPR:i32:$lhs, (imm:i32)<<P:Predicate_imm0_7>>:$rhs)
/*57189*/       /*Scope*/ 30, /*->57220*/
/*57190*/         OPC_CheckPredicate, 7, // Predicate_imm8_255
/*57192*/         OPC_MoveParent,
/*57193*/         OPC_CheckType, MVT::i32,
/*57195*/         OPC_CheckPatternPredicate, 6, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*57197*/         OPC_EmitRegister, MVT::i32, ARM::CPSR,
/*57200*/         OPC_EmitConvertToTarget, 1,
/*57202*/         OPC_EmitInteger, MVT::i32, 14, 
/*57205*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*57208*/         OPC_MorphNodeTo, TARGET_VAL(ARM::tADDi8), 0|OPFL_GlueOutput,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                  // Src: (addc:i32 tGPR:i32:$lhs, (imm:i32)<<P:Predicate_imm8_255>>:$rhs) - Complexity = 7
                  // Dst: (tADDi8:i32 tGPR:i32:$lhs, (imm:i32)<<P:Predicate_imm8_255>>:$rhs)
/*57220*/       /*Scope*/ 33, /*->57254*/
/*57221*/         OPC_CheckPredicate, 8, // Predicate_imm0_7_neg
/*57223*/         OPC_MoveParent,
/*57224*/         OPC_CheckType, MVT::i32,
/*57226*/         OPC_CheckPatternPredicate, 6, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*57228*/         OPC_EmitRegister, MVT::i32, ARM::CPSR,
/*57231*/         OPC_EmitConvertToTarget, 1,
/*57233*/         OPC_EmitNodeXForm, 1, 3, // imm_neg_XFORM
/*57236*/         OPC_EmitInteger, MVT::i32, 14, 
/*57239*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*57242*/         OPC_MorphNodeTo, TARGET_VAL(ARM::tSUBi3), 0|OPFL_GlueOutput,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 0, 4, 5, 6, 
                  // Src: (addc:i32 tGPR:i32:$lhs, (imm:i32)<<P:Predicate_imm0_7_neg>><<X:imm_neg_XFORM>>:$rhs) - Complexity = 7
                  // Dst: (tSUBi3:i32 tGPR:i32:$lhs, (imm_neg_XFORM:i32 (imm:i32)<<P:Predicate_imm0_7_neg>>:$rhs))
/*57254*/       /*Scope*/ 33, /*->57288*/
/*57255*/         OPC_CheckPredicate, 9, // Predicate_imm8_255_neg
/*57257*/         OPC_MoveParent,
/*57258*/         OPC_CheckType, MVT::i32,
/*57260*/         OPC_CheckPatternPredicate, 6, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*57262*/         OPC_EmitRegister, MVT::i32, ARM::CPSR,
/*57265*/         OPC_EmitConvertToTarget, 1,
/*57267*/         OPC_EmitNodeXForm, 1, 3, // imm_neg_XFORM
/*57270*/         OPC_EmitInteger, MVT::i32, 14, 
/*57273*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*57276*/         OPC_MorphNodeTo, TARGET_VAL(ARM::tSUBi8), 0|OPFL_GlueOutput,
                      1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 0, 4, 5, 6, 
                  // Src: (addc:i32 tGPR:i32:$lhs, (imm:i32)<<P:Predicate_imm8_255_neg>><<X:imm_neg_XFORM>>:$rhs) - Complexity = 7
                  // Dst: (tSUBi8:i32 tGPR:i32:$lhs, (imm_neg_XFORM:i32 (imm:i32)<<P:Predicate_imm8_255_neg>>:$rhs))
/*57288*/       0, /*End of Scope*/
/*57289*/     /*Scope*/ 25, /*->57315*/
/*57290*/       OPC_CheckType, MVT::i32,
/*57292*/       OPC_CheckPatternPredicate, 6, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*57294*/       OPC_EmitRegister, MVT::i32, ARM::CPSR,
/*57297*/       OPC_EmitInteger, MVT::i32, 14, 
/*57300*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*57303*/       OPC_MorphNodeTo, TARGET_VAL(ARM::tADDrr), 0|OPFL_GlueOutput,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                // Src: (addc:i32 tGPR:i32:$lhs, tGPR:i32:$rhs) - Complexity = 3
                // Dst: (tADDrr:i32 tGPR:i32:$lhs, tGPR:i32:$rhs)
/*57315*/     0, /*End of Scope*/
/*57316*/   /*SwitchOpcode*/ 59, TARGET_VAL(ARMISD::INTRET_FLAG),// ->57378
/*57319*/     OPC_RecordNode, // #0 = 'ARMintretflag' chained node
/*57320*/     OPC_CaptureGlueInput,
/*57321*/     OPC_RecordChild1, // #1 = $imm
/*57322*/     OPC_MoveChild, 1,
/*57324*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*57327*/     OPC_Scope, 26, /*->57355*/ // 2 children in Scope
/*57329*/       OPC_CheckPredicate, 59, // Predicate_imm0_255
/*57331*/       OPC_CheckType, MVT::i32,
/*57333*/       OPC_MoveParent,
/*57334*/       OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*57336*/       OPC_EmitMergeInputChains1_0,
/*57337*/       OPC_EmitConvertToTarget, 1,
/*57339*/       OPC_EmitInteger, MVT::i32, 14, 
/*57342*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*57345*/       OPC_MorphNodeTo, TARGET_VAL(ARM::t2SUBS_PC_LR), 0|OPFL_Chain|OPFL_GlueInput|OPFL_Variadic1,
                    1/*#VTs*/, MVT::i32, 3/*#Ops*/, 2, 3, 4, 
                // Src: (ARMintretflag (imm:i32)<<P:Predicate_imm0_255>>:$imm) - Complexity = 7
                // Dst: (t2SUBS_PC_LR:i32 (imm:i32):$imm)
/*57355*/     /*Scope*/ 21, /*->57377*/
/*57356*/       OPC_MoveParent,
/*57357*/       OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*57359*/       OPC_EmitMergeInputChains1_0,
/*57360*/       OPC_EmitConvertToTarget, 1,
/*57362*/       OPC_EmitInteger, MVT::i32, 14, 
/*57365*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*57368*/       OPC_MorphNodeTo, TARGET_VAL(ARM::SUBS_PC_LR), 0|OPFL_Chain|OPFL_GlueInput|OPFL_Variadic1,
                    0/*#VTs*/, 3/*#Ops*/, 2, 3, 4, 
                // Src: (ARMintretflag (imm:iPTR):$offset) - Complexity = 6
                // Dst: (SUBS_PC_LR (imm:i32):$offset)
/*57377*/     0, /*End of Scope*/
/*57378*/   /*SwitchOpcode*/ 44, TARGET_VAL(ISD::CALLSEQ_START),// ->57425
/*57381*/     OPC_RecordNode, // #0 = 'ARMcallseq_start' chained node
/*57382*/     OPC_RecordChild1, // #1 = $amt
/*57383*/     OPC_MoveChild, 1,
/*57385*/     OPC_SwitchOpcode /*2 cases */, 18, TARGET_VAL(ISD::TargetConstant),// ->57407
/*57389*/       OPC_MoveParent,
/*57390*/       OPC_EmitMergeInputChains1_0,
/*57391*/       OPC_EmitInteger, MVT::i32, 14, 
/*57394*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*57397*/       OPC_MorphNodeTo, TARGET_VAL(ARM::ADJCALLSTACKDOWN), 0|OPFL_Chain|OPFL_GlueOutput,
                    1/*#VTs*/, MVT::i32, 3/*#Ops*/, 1, 2, 3, 
                // Src: (ARMcallseq_start (timm:i32):$amt) - Complexity = 6
                // Dst: (ADJCALLSTACKDOWN:i32 (timm:i32):$amt)
/*57407*/     /*SwitchOpcode*/ 14, TARGET_VAL(ISD::Constant),// ->57424
/*57410*/       OPC_MoveParent,
/*57411*/       OPC_CheckPatternPredicate, 6, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*57413*/       OPC_EmitMergeInputChains1_0,
/*57414*/       OPC_EmitConvertToTarget, 1,
/*57416*/       OPC_MorphNodeTo, TARGET_VAL(ARM::tADJCALLSTACKDOWN), 0|OPFL_Chain|OPFL_GlueOutput,
                    1/*#VTs*/, MVT::i32, 1/*#Ops*/, 2, 
                // Src: (ARMcallseq_start (imm:i32):$amt) - Complexity = 6
                // Dst: (tADJCALLSTACKDOWN:i32 (imm:i32):$amt)
/*57424*/     0, // EndSwitchOpcode
/*57425*/   /*SwitchOpcode*/ 123, TARGET_VAL(ARMISD::CALL),// ->57551
/*57428*/     OPC_RecordNode, // #0 = 'ARMcall' chained node
/*57429*/     OPC_CaptureGlueInput,
/*57430*/     OPC_RecordChild1, // #1 = $func
/*57431*/     OPC_Scope, 80, /*->57513*/ // 2 children in Scope
/*57433*/       OPC_MoveChild, 1,
/*57435*/       OPC_SwitchOpcode /*2 cases */, 35, TARGET_VAL(ISD::TargetGlobalAddress),// ->57474
/*57439*/         OPC_MoveParent,
/*57440*/         OPC_Scope, 11, /*->57453*/ // 2 children in Scope
/*57442*/           OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*57444*/           OPC_EmitMergeInputChains1_0,
/*57445*/           OPC_MorphNodeTo, TARGET_VAL(ARM::BL), 0|OPFL_Chain|OPFL_GlueInput|OPFL_GlueOutput|OPFL_Variadic1,
                        1/*#VTs*/, MVT::i32, 1/*#Ops*/, 1, 
                    // Src: (ARMcall (tglobaladdr:iPTR):$func) - Complexity = 6
                    // Dst: (BL:i32 (tglobaladdr:i32):$func)
/*57453*/         /*Scope*/ 19, /*->57473*/
/*57454*/           OPC_CheckPatternPredicate, 45, // (Subtarget->isThumb()) && (Subtarget->hasV5TOps())
/*57456*/           OPC_EmitMergeInputChains1_0,
/*57457*/           OPC_EmitInteger, MVT::i32, 14, 
/*57460*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*57463*/           OPC_MorphNodeTo, TARGET_VAL(ARM::tBLXi), 0|OPFL_Chain|OPFL_GlueInput|OPFL_GlueOutput|OPFL_Variadic1,
                        1/*#VTs*/, MVT::i32, 3/*#Ops*/, 2, 3, 1, 
                    // Src: (ARMcall (tglobaladdr:iPTR):$func) - Complexity = 6
                    // Dst: (tBLXi:i32 (tglobaladdr:i32):$func)
/*57473*/         0, /*End of Scope*/
/*57474*/       /*SwitchOpcode*/ 35, TARGET_VAL(ISD::TargetExternalSymbol),// ->57512
/*57477*/         OPC_MoveParent,
/*57478*/         OPC_Scope, 11, /*->57491*/ // 2 children in Scope
/*57480*/           OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*57482*/           OPC_EmitMergeInputChains1_0,
/*57483*/           OPC_MorphNodeTo, TARGET_VAL(ARM::BL), 0|OPFL_Chain|OPFL_GlueInput|OPFL_GlueOutput|OPFL_Variadic1,
                        1/*#VTs*/, MVT::i32, 1/*#Ops*/, 1, 
                    // Src: (ARMcall (texternalsym:iPTR):$func) - Complexity = 6
                    // Dst: (BL:i32 (texternalsym:i32):$func)
/*57491*/         /*Scope*/ 19, /*->57511*/
/*57492*/           OPC_CheckPatternPredicate, 45, // (Subtarget->isThumb()) && (Subtarget->hasV5TOps())
/*57494*/           OPC_EmitMergeInputChains1_0,
/*57495*/           OPC_EmitInteger, MVT::i32, 14, 
/*57498*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*57501*/           OPC_MorphNodeTo, TARGET_VAL(ARM::tBLXi), 0|OPFL_Chain|OPFL_GlueInput|OPFL_GlueOutput|OPFL_Variadic1,
                        1/*#VTs*/, MVT::i32, 3/*#Ops*/, 2, 3, 1, 
                    // Src: (ARMcall (texternalsym:iPTR):$func) - Complexity = 6
                    // Dst: (tBLXi:i32 (texternalsym:i32):$func)
/*57511*/         0, /*End of Scope*/
/*57512*/       0, // EndSwitchOpcode
/*57513*/     /*Scope*/ 36, /*->57550*/
/*57514*/       OPC_CheckChild1Type, MVT::i32,
/*57516*/       OPC_Scope, 11, /*->57529*/ // 2 children in Scope
/*57518*/         OPC_CheckPatternPredicate, 37, // (!Subtarget->isThumb()) && (Subtarget->hasV5TOps())
/*57520*/         OPC_EmitMergeInputChains1_0,
/*57521*/         OPC_MorphNodeTo, TARGET_VAL(ARM::BLX), 0|OPFL_Chain|OPFL_GlueInput|OPFL_GlueOutput|OPFL_Variadic1,
                      1/*#VTs*/, MVT::i32, 1/*#Ops*/, 1, 
                  // Src: (ARMcall GPR:i32:$func) - Complexity = 3
                  // Dst: (BLX:i32 GPR:i32:$func)
/*57529*/       /*Scope*/ 19, /*->57549*/
/*57530*/         OPC_CheckPatternPredicate, 45, // (Subtarget->isThumb()) && (Subtarget->hasV5TOps())
/*57532*/         OPC_EmitMergeInputChains1_0,
/*57533*/         OPC_EmitInteger, MVT::i32, 14, 
/*57536*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*57539*/         OPC_MorphNodeTo, TARGET_VAL(ARM::tBLXr), 0|OPFL_Chain|OPFL_GlueInput|OPFL_GlueOutput|OPFL_Variadic1,
                      1/*#VTs*/, MVT::i32, 3/*#Ops*/, 2, 3, 1, 
                  // Src: (ARMcall GPR:i32:$dst) - Complexity = 3
                  // Dst: (tBLXr:i32 GPR:i32:$dst)
/*57549*/       0, /*End of Scope*/
/*57550*/     0, /*End of Scope*/
/*57551*/   /*SwitchOpcode*/ 53, TARGET_VAL(ARMISD::CALL_PRED),// ->57607
/*57554*/     OPC_RecordNode, // #0 = 'ARMcall_pred' chained node
/*57555*/     OPC_CaptureGlueInput,
/*57556*/     OPC_RecordChild1, // #1 = $func
/*57557*/     OPC_Scope, 25, /*->57584*/ // 2 children in Scope
/*57559*/       OPC_MoveChild, 1,
/*57561*/       OPC_CheckOpcode, TARGET_VAL(ISD::TargetGlobalAddress),
/*57564*/       OPC_MoveParent,
/*57565*/       OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*57567*/       OPC_EmitMergeInputChains1_0,
/*57568*/       OPC_EmitInteger, MVT::i32, 14, 
/*57571*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*57574*/       OPC_MorphNodeTo, TARGET_VAL(ARM::BL_pred), 0|OPFL_Chain|OPFL_GlueInput|OPFL_GlueOutput|OPFL_Variadic1,
                    1/*#VTs*/, MVT::i32, 3/*#Ops*/, 1, 2, 3, 
                // Src: (ARMcall_pred (tglobaladdr:iPTR):$func) - Complexity = 6
                // Dst: (BL_pred:i32 (tglobaladdr:i32):$func)
/*57584*/     /*Scope*/ 21, /*->57606*/
/*57585*/       OPC_CheckChild1Type, MVT::i32,
/*57587*/       OPC_CheckPatternPredicate, 37, // (!Subtarget->isThumb()) && (Subtarget->hasV5TOps())
/*57589*/       OPC_EmitMergeInputChains1_0,
/*57590*/       OPC_EmitInteger, MVT::i32, 14, 
/*57593*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*57596*/       OPC_MorphNodeTo, TARGET_VAL(ARM::BLX_pred), 0|OPFL_Chain|OPFL_GlueInput|OPFL_GlueOutput|OPFL_Variadic1,
                    1/*#VTs*/, MVT::i32, 3/*#Ops*/, 1, 2, 3, 
                // Src: (ARMcall_pred GPR:i32:$func) - Complexity = 3
                // Dst: (BLX_pred:i32 GPR:i32:$func)
/*57606*/     0, /*End of Scope*/
/*57607*/   /*SwitchOpcode*/ 81, TARGET_VAL(ARMISD::CALL_NOLINK),// ->57691
/*57610*/     OPC_RecordNode, // #0 = 'ARMcall_nolink' chained node
/*57611*/     OPC_CaptureGlueInput,
/*57612*/     OPC_RecordChild1, // #1 = $func
/*57613*/     OPC_Scope, 34, /*->57649*/ // 2 children in Scope
/*57615*/       OPC_MoveChild, 1,
/*57617*/       OPC_SwitchOpcode /*2 cases */, 12, TARGET_VAL(ISD::TargetGlobalAddress),// ->57633
/*57621*/         OPC_MoveParent,
/*57622*/         OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*57624*/         OPC_EmitMergeInputChains1_0,
/*57625*/         OPC_MorphNodeTo, TARGET_VAL(ARM::BMOVPCB_CALL), 0|OPFL_Chain|OPFL_GlueInput|OPFL_GlueOutput|OPFL_Variadic1,
                      1/*#VTs*/, MVT::i32, 1/*#Ops*/, 1, 
                  // Src: (ARMcall_nolink (tglobaladdr:iPTR):$func) - Complexity = 6
                  // Dst: (BMOVPCB_CALL:i32 (tglobaladdr:i32):$func)
/*57633*/       /*SwitchOpcode*/ 12, TARGET_VAL(ISD::TargetExternalSymbol),// ->57648
/*57636*/         OPC_MoveParent,
/*57637*/         OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*57639*/         OPC_EmitMergeInputChains1_0,
/*57640*/         OPC_MorphNodeTo, TARGET_VAL(ARM::BMOVPCB_CALL), 0|OPFL_Chain|OPFL_GlueInput|OPFL_GlueOutput|OPFL_Variadic1,
                      1/*#VTs*/, MVT::i32, 1/*#Ops*/, 1, 
                  // Src: (ARMcall_nolink (texternalsym:iPTR):$func) - Complexity = 6
                  // Dst: (BMOVPCB_CALL:i32 (texternalsym:i32):$func)
/*57648*/       0, // EndSwitchOpcode
/*57649*/     /*Scope*/ 40, /*->57690*/
/*57650*/       OPC_CheckChild1Type, MVT::i32,
/*57652*/       OPC_Scope, 11, /*->57665*/ // 3 children in Scope
/*57654*/         OPC_CheckPatternPredicate, 46, // (!Subtarget->isThumb()) && (Subtarget->hasV4TOps())
/*57656*/         OPC_EmitMergeInputChains1_0,
/*57657*/         OPC_MorphNodeTo, TARGET_VAL(ARM::BX_CALL), 0|OPFL_Chain|OPFL_GlueInput|OPFL_GlueOutput|OPFL_Variadic1,
                      1/*#VTs*/, MVT::i32, 1/*#Ops*/, 1, 
                  // Src: (ARMcall_nolink tGPR:i32:$func) - Complexity = 3
                  // Dst: (BX_CALL:i32 tGPR:i32:$func)
/*57665*/       /*Scope*/ 11, /*->57677*/
/*57666*/         OPC_CheckPatternPredicate, 47, // (!Subtarget->isThumb()) && (!Subtarget->hasV4TOps())
/*57668*/         OPC_EmitMergeInputChains1_0,
/*57669*/         OPC_MorphNodeTo, TARGET_VAL(ARM::BMOVPCRX_CALL), 0|OPFL_Chain|OPFL_GlueInput|OPFL_GlueOutput|OPFL_Variadic1,
                      1/*#VTs*/, MVT::i32, 1/*#Ops*/, 1, 
                  // Src: (ARMcall_nolink tGPR:i32:$func) - Complexity = 3
                  // Dst: (BMOVPCRX_CALL:i32 tGPR:i32:$func)
/*57677*/       /*Scope*/ 11, /*->57689*/
/*57678*/         OPC_CheckPatternPredicate, 6, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*57680*/         OPC_EmitMergeInputChains1_0,
/*57681*/         OPC_MorphNodeTo, TARGET_VAL(ARM::tBX_CALL), 0|OPFL_Chain|OPFL_GlueInput|OPFL_GlueOutput|OPFL_Variadic1,
                      1/*#VTs*/, MVT::i32, 1/*#Ops*/, 1, 
                  // Src: (ARMcall_nolink tGPR:i32:$func) - Complexity = 3
                  // Dst: (tBX_CALL:i32 tGPR:i32:$func)
/*57689*/       0, /*End of Scope*/
/*57690*/     0, /*End of Scope*/
/*57691*/   /*SwitchOpcode*/ 122, TARGET_VAL(ARMISD::Wrapper),// ->57816
/*57694*/     OPC_RecordChild0, // #0 = $src
/*57695*/     OPC_MoveChild, 0,
/*57697*/     OPC_SwitchOpcode /*2 cases */, 49, TARGET_VAL(ISD::TargetGlobalAddress),// ->57750
/*57701*/       OPC_MoveParent,
/*57702*/       OPC_CheckType, MVT::i32,
/*57704*/       OPC_Scope, 10, /*->57716*/ // 4 children in Scope
/*57706*/         OPC_CheckPatternPredicate, 33, // (!Subtarget->isThumb()) && (!Subtarget->useMovt(*MF))
/*57708*/         OPC_MorphNodeTo, TARGET_VAL(ARM::LDRLIT_ga_abs), 0,
                      1/*#VTs*/, MVT::i32, 1/*#Ops*/, 0, 
                  // Src: (ARMWrapper:i32 (tglobaladdr:i32):$src) - Complexity = 6
                  // Dst: (LDRLIT_ga_abs:i32 (tglobaladdr:i32):$src)
/*57716*/       /*Scope*/ 10, /*->57727*/
/*57717*/         OPC_CheckPatternPredicate, 32, // (!Subtarget->isThumb()) && (Subtarget->useMovt(*MF))
/*57719*/         OPC_MorphNodeTo, TARGET_VAL(ARM::MOVi32imm), 0,
                      1/*#VTs*/, MVT::i32, 1/*#Ops*/, 0, 
                  // Src: (ARMWrapper:i32 (tglobaladdr:i32):$dst) - Complexity = 6
                  // Dst: (MOVi32imm:i32 (tglobaladdr:i32):$dst)
/*57727*/       /*Scope*/ 10, /*->57738*/
/*57728*/         OPC_CheckPatternPredicate, 48, // (Subtarget->isThumb()) && (!Subtarget->useMovt(*MF))
/*57730*/         OPC_MorphNodeTo, TARGET_VAL(ARM::tLDRLIT_ga_abs), 0,
                      1/*#VTs*/, MVT::i32, 1/*#Ops*/, 0, 
                  // Src: (ARMWrapper:i32 (tglobaladdr:i32):$src) - Complexity = 6
                  // Dst: (tLDRLIT_ga_abs:i32 (tglobaladdr:i32):$src)
/*57738*/       /*Scope*/ 10, /*->57749*/
/*57739*/         OPC_CheckPatternPredicate, 49, // (Subtarget->isThumb2()) && (Subtarget->useMovt(*MF))
/*57741*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2MOVi32imm), 0,
                      1/*#VTs*/, MVT::i32, 1/*#Ops*/, 0, 
                  // Src: (ARMWrapper:i32 (tglobaladdr:i32):$dst) - Complexity = 6
                  // Dst: (t2MOVi32imm:i32 (tglobaladdr:i32):$dst)
/*57749*/       0, /*End of Scope*/
/*57750*/     /*SwitchOpcode*/ 62, TARGET_VAL(ISD::TargetConstantPool),// ->57815
/*57753*/       OPC_MoveParent,
/*57754*/       OPC_CheckType, MVT::i32,
/*57756*/       OPC_Scope, 18, /*->57776*/ // 3 children in Scope
/*57758*/         OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*57760*/         OPC_EmitInteger, MVT::i32, 14, 
/*57763*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*57766*/         OPC_MorphNodeTo, TARGET_VAL(ARM::LEApcrel), 0,
                      1/*#VTs*/, MVT::i32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (ARMWrapper:i32 (tconstpool:i32):$dst) - Complexity = 6
                  // Dst: (LEApcrel:i32 (tconstpool:i32):$dst)
/*57776*/       /*Scope*/ 18, /*->57795*/
/*57777*/         OPC_CheckPatternPredicate, 6, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*57779*/         OPC_EmitInteger, MVT::i32, 14, 
/*57782*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*57785*/         OPC_MorphNodeTo, TARGET_VAL(ARM::tLEApcrel), 0,
                      1/*#VTs*/, MVT::i32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (ARMWrapper:i32 (tconstpool:i32):$dst) - Complexity = 6
                  // Dst: (tLEApcrel:i32 (tconstpool:i32):$dst)
/*57795*/       /*Scope*/ 18, /*->57814*/
/*57796*/         OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*57798*/         OPC_EmitInteger, MVT::i32, 14, 
/*57801*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*57804*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2LEApcrel), 0,
                      1/*#VTs*/, MVT::i32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (ARMWrapper:i32 (tconstpool:i32):$dst) - Complexity = 6
                  // Dst: (t2LEApcrel:i32 (tconstpool:i32):$dst)
/*57814*/       0, /*End of Scope*/
/*57815*/     0, // EndSwitchOpcode
/*57816*/   /*SwitchOpcode*/ 55, TARGET_VAL(ARMISD::WrapperPIC),// ->57874
/*57819*/     OPC_RecordChild0, // #0 = $addr
/*57820*/     OPC_MoveChild, 0,
/*57822*/     OPC_CheckOpcode, TARGET_VAL(ISD::TargetGlobalAddress),
/*57825*/     OPC_MoveParent,
/*57826*/     OPC_CheckType, MVT::i32,
/*57828*/     OPC_Scope, 10, /*->57840*/ // 4 children in Scope
/*57830*/       OPC_CheckPatternPredicate, 32, // (!Subtarget->isThumb()) && (Subtarget->useMovt(*MF))
/*57832*/       OPC_MorphNodeTo, TARGET_VAL(ARM::MOV_ga_pcrel), 0,
                    1/*#VTs*/, MVT::i32, 1/*#Ops*/, 0, 
                // Src: (ARMWrapperPIC:i32 (tglobaladdr:i32):$addr) - Complexity = 6
                // Dst: (MOV_ga_pcrel:i32 (tglobaladdr:i32):$addr)
/*57840*/     /*Scope*/ 10, /*->57851*/
/*57841*/       OPC_CheckPatternPredicate, 33, // (!Subtarget->isThumb()) && (!Subtarget->useMovt(*MF))
/*57843*/       OPC_MorphNodeTo, TARGET_VAL(ARM::LDRLIT_ga_pcrel), 0,
                    1/*#VTs*/, MVT::i32, 1/*#Ops*/, 0, 
                // Src: (ARMWrapperPIC:i32 (tglobaladdr:i32):$addr) - Complexity = 6
                // Dst: (LDRLIT_ga_pcrel:i32 (tglobaladdr:i32):$addr)
/*57851*/     /*Scope*/ 10, /*->57862*/
/*57852*/       OPC_CheckPatternPredicate, 48, // (Subtarget->isThumb()) && (!Subtarget->useMovt(*MF))
/*57854*/       OPC_MorphNodeTo, TARGET_VAL(ARM::tLDRLIT_ga_pcrel), 0,
                    1/*#VTs*/, MVT::i32, 1/*#Ops*/, 0, 
                // Src: (ARMWrapperPIC:i32 (tglobaladdr:i32):$addr) - Complexity = 6
                // Dst: (tLDRLIT_ga_pcrel:i32 (tglobaladdr:i32):$addr)
/*57862*/     /*Scope*/ 10, /*->57873*/
/*57863*/       OPC_CheckPatternPredicate, 49, // (Subtarget->isThumb2()) && (Subtarget->useMovt(*MF))
/*57865*/       OPC_MorphNodeTo, TARGET_VAL(ARM::t2MOV_ga_pcrel), 0,
                    1/*#VTs*/, MVT::i32, 1/*#Ops*/, 0, 
                // Src: (ARMWrapperPIC:i32 (tglobaladdr:i32):$addr) - Complexity = 6
                // Dst: (t2MOV_ga_pcrel:i32 (tglobaladdr:i32):$addr)
/*57873*/     0, /*End of Scope*/
/*57874*/   /*SwitchOpcode*/ 49, TARGET_VAL(ARMISD::TC_RETURN),// ->57926
/*57877*/     OPC_RecordNode, // #0 = 'ARMtcret' chained node
/*57878*/     OPC_CaptureGlueInput,
/*57879*/     OPC_RecordChild1, // #1 = $dst
/*57880*/     OPC_Scope, 32, /*->57914*/ // 2 children in Scope
/*57882*/       OPC_MoveChild, 1,
/*57884*/       OPC_SwitchOpcode /*2 cases */, 11, TARGET_VAL(ISD::TargetGlobalAddress),// ->57899
/*57888*/         OPC_CheckType, MVT::i32,
/*57890*/         OPC_MoveParent,
/*57891*/         OPC_EmitMergeInputChains1_0,
/*57892*/         OPC_MorphNodeTo, TARGET_VAL(ARM::TCRETURNdi), 0|OPFL_Chain|OPFL_GlueInput|OPFL_Variadic1,
                      0/*#VTs*/, 1/*#Ops*/, 1, 
                  // Src: (ARMtcret (tglobaladdr:i32):$dst) - Complexity = 6
                  // Dst: (TCRETURNdi (texternalsym:i32):$dst)
/*57899*/       /*SwitchOpcode*/ 11, TARGET_VAL(ISD::TargetExternalSymbol),// ->57913
/*57902*/         OPC_CheckType, MVT::i32,
/*57904*/         OPC_MoveParent,
/*57905*/         OPC_EmitMergeInputChains1_0,
/*57906*/         OPC_MorphNodeTo, TARGET_VAL(ARM::TCRETURNdi), 0|OPFL_Chain|OPFL_GlueInput|OPFL_Variadic1,
                      0/*#VTs*/, 1/*#Ops*/, 1, 
                  // Src: (ARMtcret (texternalsym:i32):$dst) - Complexity = 6
                  // Dst: (TCRETURNdi (texternalsym:i32):$dst)
/*57913*/       0, // EndSwitchOpcode
/*57914*/     /*Scope*/ 10, /*->57925*/
/*57915*/       OPC_CheckChild1Type, MVT::i32,
/*57917*/       OPC_EmitMergeInputChains1_0,
/*57918*/       OPC_MorphNodeTo, TARGET_VAL(ARM::TCRETURNri), 0|OPFL_Chain|OPFL_GlueInput|OPFL_Variadic1,
                    0/*#VTs*/, 1/*#Ops*/, 1, 
                // Src: (ARMtcret tcGPR:i32:$dst) - Complexity = 3
                // Dst: (TCRETURNri tcGPR:i32:$dst)
/*57925*/     0, /*End of Scope*/
/*57926*/   /*SwitchOpcode*/ 78, TARGET_VAL(ARMISD::tCALL),// ->58007
/*57929*/     OPC_RecordNode, // #0 = 'ARMtcall' chained node
/*57930*/     OPC_CaptureGlueInput,
/*57931*/     OPC_RecordChild1, // #1 = $func
/*57932*/     OPC_Scope, 50, /*->57984*/ // 2 children in Scope
/*57934*/       OPC_MoveChild, 1,
/*57936*/       OPC_SwitchOpcode /*2 cases */, 20, TARGET_VAL(ISD::TargetGlobalAddress),// ->57960
/*57940*/         OPC_MoveParent,
/*57941*/         OPC_CheckPatternPredicate, 22, // (Subtarget->isThumb())
/*57943*/         OPC_EmitMergeInputChains1_0,
/*57944*/         OPC_EmitInteger, MVT::i32, 14, 
/*57947*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*57950*/         OPC_MorphNodeTo, TARGET_VAL(ARM::tBL), 0|OPFL_Chain|OPFL_GlueInput|OPFL_GlueOutput|OPFL_Variadic1,
                      1/*#VTs*/, MVT::i32, 3/*#Ops*/, 2, 3, 1, 
                  // Src: (ARMtcall (tglobaladdr:iPTR):$func) - Complexity = 6
                  // Dst: (tBL:i32 (tglobaladdr:i32):$func)
/*57960*/       /*SwitchOpcode*/ 20, TARGET_VAL(ISD::TargetExternalSymbol),// ->57983
/*57963*/         OPC_MoveParent,
/*57964*/         OPC_CheckPatternPredicate, 22, // (Subtarget->isThumb())
/*57966*/         OPC_EmitMergeInputChains1_0,
/*57967*/         OPC_EmitInteger, MVT::i32, 14, 
/*57970*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*57973*/         OPC_MorphNodeTo, TARGET_VAL(ARM::tBL), 0|OPFL_Chain|OPFL_GlueInput|OPFL_GlueOutput|OPFL_Variadic1,
                      1/*#VTs*/, MVT::i32, 3/*#Ops*/, 2, 3, 1, 
                  // Src: (ARMtcall (texternalsym:iPTR):$func) - Complexity = 6
                  // Dst: (tBL:i32 (texternalsym:i32):$func)
/*57983*/       0, // EndSwitchOpcode
/*57984*/     /*Scope*/ 21, /*->58006*/
/*57985*/       OPC_CheckChild1Type, MVT::i32,
/*57987*/       OPC_CheckPatternPredicate, 45, // (Subtarget->isThumb()) && (Subtarget->hasV5TOps())
/*57989*/       OPC_EmitMergeInputChains1_0,
/*57990*/       OPC_EmitInteger, MVT::i32, 14, 
/*57993*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*57996*/       OPC_MorphNodeTo, TARGET_VAL(ARM::tBLXr), 0|OPFL_Chain|OPFL_GlueInput|OPFL_GlueOutput|OPFL_Variadic1,
                    1/*#VTs*/, MVT::i32, 3/*#Ops*/, 2, 3, 1, 
                // Src: (ARMtcall GPR:i32:$func) - Complexity = 3
                // Dst: (tBLXr:i32 GPR:i32:$func)
/*58006*/     0, /*End of Scope*/
/*58007*/   /*SwitchOpcode*/ 29|128,1/*157*/, TARGET_VAL(ARMISD::VGETLANEs),// ->58168
/*58011*/     OPC_RecordChild0, // #0 = $V
/*58012*/     OPC_Scope, 30, /*->58044*/ // 4 children in Scope
/*58014*/       OPC_CheckChild0Type, MVT::v8i8,
/*58016*/       OPC_RecordChild1, // #1 = $lane
/*58017*/       OPC_MoveChild, 1,
/*58019*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*58022*/       OPC_MoveParent,
/*58023*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*58025*/       OPC_EmitConvertToTarget, 1,
/*58027*/       OPC_EmitInteger, MVT::i32, 14, 
/*58030*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*58033*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VGETLNs8), 0,
                    1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (NEONvgetlanes:i32 DPR:v8i8:$V, (imm:i32):$lane) - Complexity = 6
                // Dst: (VGETLNs8:i32 DPR:v8i8:$V, (imm:i32):$lane)
/*58044*/     /*Scope*/ 30, /*->58075*/
/*58045*/       OPC_CheckChild0Type, MVT::v4i16,
/*58047*/       OPC_RecordChild1, // #1 = $lane
/*58048*/       OPC_MoveChild, 1,
/*58050*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*58053*/       OPC_MoveParent,
/*58054*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*58056*/       OPC_EmitConvertToTarget, 1,
/*58058*/       OPC_EmitInteger, MVT::i32, 14, 
/*58061*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*58064*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VGETLNs16), 0,
                    1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (NEONvgetlanes:i32 DPR:v4i16:$V, (imm:i32):$lane) - Complexity = 6
                // Dst: (VGETLNs16:i32 DPR:v4i16:$V, (imm:i32):$lane)
/*58075*/     /*Scope*/ 45, /*->58121*/
/*58076*/       OPC_CheckChild0Type, MVT::v16i8,
/*58078*/       OPC_RecordChild1, // #1 = $lane
/*58079*/       OPC_MoveChild, 1,
/*58081*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*58084*/       OPC_MoveParent,
/*58085*/       OPC_EmitConvertToTarget, 1,
/*58087*/       OPC_EmitNodeXForm, 13, 2, // DSubReg_i8_reg
/*58090*/       OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                    1/*#VTs*/, MVT::v8i8, 2/*#Ops*/, 0, 3,  // Results = #4
/*58099*/       OPC_EmitConvertToTarget, 1,
/*58101*/       OPC_EmitNodeXForm, 14, 5, // SubReg_i8_lane
/*58104*/       OPC_EmitInteger, MVT::i32, 14, 
/*58107*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*58110*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VGETLNs8), 0,
                    1/*#VTs*/, MVT::i32, 4/*#Ops*/, 4, 6, 7, 8, 
                // Src: (NEONvgetlanes:i32 QPR:v16i8:$src, (imm:i32):$lane) - Complexity = 6
                // Dst: (VGETLNs8:i32 (EXTRACT_SUBREG:v8i8 QPR:v16i8:$src, (DSubReg_i8_reg:i32 (imm:i32):$lane)), (SubReg_i8_lane:i32 (imm:i32):$lane))
/*58121*/     /*Scope*/ 45, /*->58167*/
/*58122*/       OPC_CheckChild0Type, MVT::v8i16,
/*58124*/       OPC_RecordChild1, // #1 = $lane
/*58125*/       OPC_MoveChild, 1,
/*58127*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*58130*/       OPC_MoveParent,
/*58131*/       OPC_EmitConvertToTarget, 1,
/*58133*/       OPC_EmitNodeXForm, 3, 2, // DSubReg_i16_reg
/*58136*/       OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                    1/*#VTs*/, MVT::v4i16, 2/*#Ops*/, 0, 3,  // Results = #4
/*58145*/       OPC_EmitConvertToTarget, 1,
/*58147*/       OPC_EmitNodeXForm, 4, 5, // SubReg_i16_lane
/*58150*/       OPC_EmitInteger, MVT::i32, 14, 
/*58153*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*58156*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VGETLNs16), 0,
                    1/*#VTs*/, MVT::i32, 4/*#Ops*/, 4, 6, 7, 8, 
                // Src: (NEONvgetlanes:i32 QPR:v8i16:$src, (imm:i32):$lane) - Complexity = 6
                // Dst: (VGETLNs16:i32 (EXTRACT_SUBREG:v4i16 QPR:v8i16:$src, (DSubReg_i16_reg:i32 (imm:i32):$lane)), (SubReg_i16_lane:i32 (imm:i32):$lane))
/*58167*/     0, /*End of Scope*/
/*58168*/   /*SwitchOpcode*/ 29|128,1/*157*/, TARGET_VAL(ARMISD::VGETLANEu),// ->58329
/*58172*/     OPC_RecordChild0, // #0 = $V
/*58173*/     OPC_Scope, 30, /*->58205*/ // 4 children in Scope
/*58175*/       OPC_CheckChild0Type, MVT::v8i8,
/*58177*/       OPC_RecordChild1, // #1 = $lane
/*58178*/       OPC_MoveChild, 1,
/*58180*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*58183*/       OPC_MoveParent,
/*58184*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*58186*/       OPC_EmitConvertToTarget, 1,
/*58188*/       OPC_EmitInteger, MVT::i32, 14, 
/*58191*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*58194*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VGETLNu8), 0,
                    1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (NEONvgetlaneu:i32 DPR:v8i8:$V, (imm:i32):$lane) - Complexity = 6
                // Dst: (VGETLNu8:i32 DPR:v8i8:$V, (imm:i32):$lane)
/*58205*/     /*Scope*/ 30, /*->58236*/
/*58206*/       OPC_CheckChild0Type, MVT::v4i16,
/*58208*/       OPC_RecordChild1, // #1 = $lane
/*58209*/       OPC_MoveChild, 1,
/*58211*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*58214*/       OPC_MoveParent,
/*58215*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*58217*/       OPC_EmitConvertToTarget, 1,
/*58219*/       OPC_EmitInteger, MVT::i32, 14, 
/*58222*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*58225*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VGETLNu16), 0,
                    1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (NEONvgetlaneu:i32 DPR:v4i16:$V, (imm:i32):$lane) - Complexity = 6
                // Dst: (VGETLNu16:i32 DPR:v4i16:$V, (imm:i32):$lane)
/*58236*/     /*Scope*/ 45, /*->58282*/
/*58237*/       OPC_CheckChild0Type, MVT::v16i8,
/*58239*/       OPC_RecordChild1, // #1 = $lane
/*58240*/       OPC_MoveChild, 1,
/*58242*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*58245*/       OPC_MoveParent,
/*58246*/       OPC_EmitConvertToTarget, 1,
/*58248*/       OPC_EmitNodeXForm, 13, 2, // DSubReg_i8_reg
/*58251*/       OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                    1/*#VTs*/, MVT::v8i8, 2/*#Ops*/, 0, 3,  // Results = #4
/*58260*/       OPC_EmitConvertToTarget, 1,
/*58262*/       OPC_EmitNodeXForm, 14, 5, // SubReg_i8_lane
/*58265*/       OPC_EmitInteger, MVT::i32, 14, 
/*58268*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*58271*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VGETLNu8), 0,
                    1/*#VTs*/, MVT::i32, 4/*#Ops*/, 4, 6, 7, 8, 
                // Src: (NEONvgetlaneu:i32 QPR:v16i8:$src, (imm:i32):$lane) - Complexity = 6
                // Dst: (VGETLNu8:i32 (EXTRACT_SUBREG:v8i8 QPR:v16i8:$src, (DSubReg_i8_reg:i32 (imm:i32):$lane)), (SubReg_i8_lane:i32 (imm:i32):$lane))
/*58282*/     /*Scope*/ 45, /*->58328*/
/*58283*/       OPC_CheckChild0Type, MVT::v8i16,
/*58285*/       OPC_RecordChild1, // #1 = $lane
/*58286*/       OPC_MoveChild, 1,
/*58288*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*58291*/       OPC_MoveParent,
/*58292*/       OPC_EmitConvertToTarget, 1,
/*58294*/       OPC_EmitNodeXForm, 3, 2, // DSubReg_i16_reg
/*58297*/       OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                    1/*#VTs*/, MVT::v4i16, 2/*#Ops*/, 0, 3,  // Results = #4
/*58306*/       OPC_EmitConvertToTarget, 1,
/*58308*/       OPC_EmitNodeXForm, 4, 5, // SubReg_i16_lane
/*58311*/       OPC_EmitInteger, MVT::i32, 14, 
/*58314*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*58317*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VGETLNu16), 0,
                    1/*#VTs*/, MVT::i32, 4/*#Ops*/, 4, 6, 7, 8, 
                // Src: (NEONvgetlaneu:i32 QPR:v8i16:$src, (imm:i32):$lane) - Complexity = 6
                // Dst: (VGETLNu16:i32 (EXTRACT_SUBREG:v4i16 QPR:v8i16:$src, (DSubReg_i16_reg:i32 (imm:i32):$lane)), (SubReg_i16_lane:i32 (imm:i32):$lane))
/*58328*/     0, /*End of Scope*/
/*58329*/   /*SwitchOpcode*/ 122|128,1/*250*/, TARGET_VAL(ISD::EXTRACT_VECTOR_ELT),// ->58583
/*58333*/     OPC_RecordChild0, // #0 = $V
/*58334*/     OPC_Scope, 64, /*->58400*/ // 5 children in Scope
/*58336*/       OPC_CheckChild0Type, MVT::v2i32,
/*58338*/       OPC_RecordChild1, // #1 = $lane
/*58339*/       OPC_MoveChild, 1,
/*58341*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*58344*/       OPC_MoveParent,
/*58345*/       OPC_CheckType, MVT::i32,
/*58347*/       OPC_Scope, 21, /*->58370*/ // 2 children in Scope
/*58349*/         OPC_CheckPatternPredicate, 50, // (Subtarget->hasNEON()) && (!Subtarget->isSwift())
/*58351*/         OPC_EmitConvertToTarget, 1,
/*58353*/         OPC_EmitInteger, MVT::i32, 14, 
/*58356*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*58359*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VGETLNi32), 0,
                      1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 2, 3, 4, 
                  // Src: (extractelt:i32 DPR:v2i32:$V, (imm:iPTR):$lane) - Complexity = 6
                  // Dst: (VGETLNi32:i32 DPR:v2i32:$V, (imm:i32):$lane)
/*58370*/       /*Scope*/ 28, /*->58399*/
/*58371*/         OPC_CheckPatternPredicate, 51, // (Subtarget->hasNEON()) && (Subtarget->isSwift())
/*58373*/         OPC_EmitConvertToTarget, 1,
/*58375*/         OPC_EmitNodeXForm, 15, 2, // SSubReg_f32_reg
/*58378*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      1/*#VTs*/, MVT::i32, 2/*#Ops*/, 0, 3,  // Results = #4
/*58387*/         OPC_EmitInteger, MVT::i32, ARM::GPRRegClassID,
/*58390*/         OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                      1/*#VTs*/, MVT::i32, 2/*#Ops*/, 4, 5, 
                  // Src: (extractelt:i32 DPR:v2i32:$src, (imm:iPTR):$lane) - Complexity = 6
                  // Dst: (COPY_TO_REGCLASS:i32 (EXTRACT_SUBREG:i32 DPR:v2i32:$src, (SSubReg_f32_reg:i32 (imm:iPTR):$lane)), GPR:i32)
/*58399*/       0, /*End of Scope*/
/*58400*/     /*Scope*/ 81, /*->58482*/
/*58401*/       OPC_CheckChild0Type, MVT::v4i32,
/*58403*/       OPC_RecordChild1, // #1 = $lane
/*58404*/       OPC_MoveChild, 1,
/*58406*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*58409*/       OPC_MoveParent,
/*58410*/       OPC_CheckType, MVT::i32,
/*58412*/       OPC_Scope, 38, /*->58452*/ // 2 children in Scope
/*58414*/         OPC_CheckPatternPredicate, 50, // (Subtarget->hasNEON()) && (!Subtarget->isSwift())
/*58416*/         OPC_EmitConvertToTarget, 1,
/*58418*/         OPC_EmitNodeXForm, 5, 2, // DSubReg_i32_reg
/*58421*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      1/*#VTs*/, MVT::v2i32, 2/*#Ops*/, 0, 3,  // Results = #4
/*58430*/         OPC_EmitConvertToTarget, 1,
/*58432*/         OPC_EmitNodeXForm, 6, 5, // SubReg_i32_lane
/*58435*/         OPC_EmitInteger, MVT::i32, 14, 
/*58438*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*58441*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VGETLNi32), 0,
                      1/*#VTs*/, MVT::i32, 4/*#Ops*/, 4, 6, 7, 8, 
                  // Src: (extractelt:i32 QPR:v4i32:$src, (imm:iPTR):$lane) - Complexity = 6
                  // Dst: (VGETLNi32:i32 (EXTRACT_SUBREG:v2i32 QPR:v4i32:$src, (DSubReg_i32_reg:i32 (imm:iPTR):$lane)), (SubReg_i32_lane:i32 (imm:iPTR):$lane))
/*58452*/       /*Scope*/ 28, /*->58481*/
/*58453*/         OPC_CheckPatternPredicate, 51, // (Subtarget->hasNEON()) && (Subtarget->isSwift())
/*58455*/         OPC_EmitConvertToTarget, 1,
/*58457*/         OPC_EmitNodeXForm, 15, 2, // SSubReg_f32_reg
/*58460*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      1/*#VTs*/, MVT::i32, 2/*#Ops*/, 0, 3,  // Results = #4
/*58469*/         OPC_EmitInteger, MVT::i32, ARM::GPRRegClassID,
/*58472*/         OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                      1/*#VTs*/, MVT::i32, 2/*#Ops*/, 4, 5, 
                  // Src: (extractelt:i32 QPR:v4i32:$src, (imm:iPTR):$lane) - Complexity = 6
                  // Dst: (COPY_TO_REGCLASS:i32 (EXTRACT_SUBREG:i32 QPR:v4i32:$src, (SSubReg_f32_reg:i32 (imm:iPTR):$lane)), GPR:i32)
/*58481*/       0, /*End of Scope*/
/*58482*/     /*Scope*/ 23, /*->58506*/
/*58483*/       OPC_RecordChild1, // #1 = $src2
/*58484*/       OPC_MoveChild, 1,
/*58486*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*58489*/       OPC_MoveParent,
/*58490*/       OPC_CheckType, MVT::f64,
/*58492*/       OPC_EmitConvertToTarget, 1,
/*58494*/       OPC_EmitNodeXForm, 16, 2, // DSubReg_f64_reg
/*58497*/       OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                    1/*#VTs*/, MVT::f64, 2/*#Ops*/, 0, 3, 
                // Src: (extractelt:f64 QPR:v2f64:$src1, (imm:iPTR):$src2) - Complexity = 6
                // Dst: (EXTRACT_SUBREG:f64 QPR:v2f64:$src1, (DSubReg_f64_reg:i32 (imm:iPTR):$src2))
/*58506*/     /*Scope*/ 37, /*->58544*/
/*58507*/       OPC_CheckChild0Type, MVT::v2f32,
/*58509*/       OPC_RecordChild1, // #1 = $src2
/*58510*/       OPC_MoveChild, 1,
/*58512*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*58515*/       OPC_MoveParent,
/*58516*/       OPC_CheckType, MVT::f32,
/*58518*/       OPC_EmitInteger, MVT::i32, ARM::DPR_VFP2RegClassID,
/*58521*/       OPC_EmitNode, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                    1/*#VTs*/, MVT::v2f32, 2/*#Ops*/, 0, 2,  // Results = #3
/*58530*/       OPC_EmitConvertToTarget, 1,
/*58532*/       OPC_EmitNodeXForm, 15, 4, // SSubReg_f32_reg
/*58535*/       OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                    1/*#VTs*/, MVT::f32, 2/*#Ops*/, 3, 5, 
                // Src: (extractelt:f32 DPR:v2f32:$src1, (imm:iPTR):$src2) - Complexity = 6
                // Dst: (EXTRACT_SUBREG:f32 (COPY_TO_REGCLASS:v2f32 DPR:v2f32:$src1, DPR_VFP2:i32), (SSubReg_f32_reg:i32 (imm:iPTR):$src2))
/*58544*/     /*Scope*/ 37, /*->58582*/
/*58545*/       OPC_CheckChild0Type, MVT::v4f32,
/*58547*/       OPC_RecordChild1, // #1 = $src2
/*58548*/       OPC_MoveChild, 1,
/*58550*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*58553*/       OPC_MoveParent,
/*58554*/       OPC_CheckType, MVT::f32,
/*58556*/       OPC_EmitInteger, MVT::i32, ARM::QPR_VFP2RegClassID,
/*58559*/       OPC_EmitNode, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                    1/*#VTs*/, MVT::v4f32, 2/*#Ops*/, 0, 2,  // Results = #3
/*58568*/       OPC_EmitConvertToTarget, 1,
/*58570*/       OPC_EmitNodeXForm, 15, 4, // SSubReg_f32_reg
/*58573*/       OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                    1/*#VTs*/, MVT::f32, 2/*#Ops*/, 3, 5, 
                // Src: (extractelt:f32 QPR:v4f32:$src1, (imm:iPTR):$src2) - Complexity = 6
                // Dst: (EXTRACT_SUBREG:f32 (COPY_TO_REGCLASS:v4f32 QPR:v4f32:$src1, QPR_VFP2:i32), (SSubReg_f32_reg:i32 (imm:iPTR):$src2))
/*58582*/     0, /*End of Scope*/
/*58583*/   /*SwitchOpcode*/ 70|128,2/*326*/, TARGET_VAL(ISD::Constant),// ->58913
/*58587*/     OPC_RecordNode, // #0 = $imm
/*58588*/     OPC_CheckType, MVT::i32,
/*58590*/     OPC_Scope, 26, /*->58618*/ // 11 children in Scope
/*58592*/       OPC_CheckPredicate, 10, // Predicate_t2_so_imm
/*58594*/       OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*58596*/       OPC_EmitConvertToTarget, 0,
/*58598*/       OPC_EmitInteger, MVT::i32, 14, 
/*58601*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*58604*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*58607*/       OPC_MorphNodeTo, TARGET_VAL(ARM::t2MOVi), 0,
                    1/*#VTs*/, MVT::i32, 4/*#Ops*/, 1, 2, 3, 4, 
                // Src: (imm:i32)<<P:Predicate_t2_so_imm>>:$imm - Complexity = 5
                // Dst: (t2MOVi:i32 (imm:i32):$imm)
/*58618*/     /*Scope*/ 26, /*->58645*/
/*58619*/       OPC_CheckPredicate, 4, // Predicate_so_imm
/*58621*/       OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*58623*/       OPC_EmitConvertToTarget, 0,
/*58625*/       OPC_EmitInteger, MVT::i32, 14, 
/*58628*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*58631*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*58634*/       OPC_MorphNodeTo, TARGET_VAL(ARM::MOVi), 0,
                    1/*#VTs*/, MVT::i32, 4/*#Ops*/, 1, 2, 3, 4, 
                // Src: (imm:i32)<<P:Predicate_so_imm>>:$imm - Complexity = 4
                // Dst: (MOVi:i32 (imm:i32):$imm)
/*58645*/     /*Scope*/ 22, /*->58668*/
/*58646*/       OPC_CheckPredicate, 58, // Predicate_imm0_65535
/*58648*/       OPC_CheckPatternPredicate, 7, // (!Subtarget->isThumb()) && (Subtarget->hasV6T2Ops())
/*58650*/       OPC_EmitConvertToTarget, 0,
/*58652*/       OPC_EmitInteger, MVT::i32, 14, 
/*58655*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*58658*/       OPC_MorphNodeTo, TARGET_VAL(ARM::MOVi16), 0,
                    1/*#VTs*/, MVT::i32, 3/*#Ops*/, 1, 2, 3, 
                // Src: (imm:i32)<<P:Predicate_imm0_65535>>:$imm - Complexity = 4
                // Dst: (MOVi16:i32 (imm:i32):$imm)
/*58668*/     /*Scope*/ 29, /*->58698*/
/*58669*/       OPC_CheckPredicate, 30, // Predicate_so_imm_not
/*58671*/       OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*58673*/       OPC_EmitConvertToTarget, 0,
/*58675*/       OPC_EmitNodeXForm, 10, 1, // imm_not_XFORM
/*58678*/       OPC_EmitInteger, MVT::i32, 14, 
/*58681*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*58684*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*58687*/       OPC_MorphNodeTo, TARGET_VAL(ARM::MVNi), 0,
                    1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                // Src: (imm:i32)<<P:Predicate_so_imm_not>><<X:imm_not_XFORM>>:$imm - Complexity = 4
                // Dst: (MVNi:i32 (imm_not_XFORM:i32 (imm:i32):$imm))
/*58698*/     /*Scope*/ 14, /*->58713*/
/*58699*/       OPC_CheckPredicate, 111, // Predicate_arm_i32imm
/*58701*/       OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*58703*/       OPC_EmitConvertToTarget, 0,
/*58705*/       OPC_MorphNodeTo, TARGET_VAL(ARM::MOVi32imm), 0,
                    1/*#VTs*/, MVT::i32, 1/*#Ops*/, 1, 
                // Src: (imm:i32)<<P:Predicate_arm_i32imm>>:$src - Complexity = 4
                // Dst: (MOVi32imm:i32 (imm:i32):$src)
/*58713*/     /*Scope*/ 26, /*->58740*/
/*58714*/       OPC_CheckPredicate, 59, // Predicate_imm0_255
/*58716*/       OPC_CheckPatternPredicate, 6, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*58718*/       OPC_EmitRegister, MVT::i32, ARM::CPSR,
/*58721*/       OPC_EmitConvertToTarget, 0,
/*58723*/       OPC_EmitInteger, MVT::i32, 14, 
/*58726*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*58729*/       OPC_MorphNodeTo, TARGET_VAL(ARM::tMOVi8), 0,
                    1/*#VTs*/, MVT::i32, 4/*#Ops*/, 1, 2, 3, 4, 
                // Src: (imm:i32)<<P:Predicate_imm0_255>>:$imm8 - Complexity = 4
                // Dst: (tMOVi8:i32 (imm:i32):$imm8)
/*58740*/     /*Scope*/ 22, /*->58763*/
/*58741*/       OPC_CheckPredicate, 58, // Predicate_imm0_65535
/*58743*/       OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*58745*/       OPC_EmitConvertToTarget, 0,
/*58747*/       OPC_EmitInteger, MVT::i32, 14, 
/*58750*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*58753*/       OPC_MorphNodeTo, TARGET_VAL(ARM::t2MOVi16), 0,
                    1/*#VTs*/, MVT::i32, 3/*#Ops*/, 1, 2, 3, 
                // Src: (imm:i32)<<P:Predicate_imm0_65535>>:$imm - Complexity = 4
                // Dst: (t2MOVi16:i32 (imm:i32):$imm)
/*58763*/     /*Scope*/ 29, /*->58793*/
/*58764*/       OPC_CheckPredicate, 21, // Predicate_t2_so_imm_not
/*58766*/       OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*58768*/       OPC_EmitConvertToTarget, 0,
/*58770*/       OPC_EmitNodeXForm, 8, 1, // t2_so_imm_not_XFORM
/*58773*/       OPC_EmitInteger, MVT::i32, 14, 
/*58776*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*58779*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*58782*/       OPC_MorphNodeTo, TARGET_VAL(ARM::t2MVNi), 0,
                    1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 3, 4, 5, 
                // Src: (imm:i32)<<P:Predicate_t2_so_imm_not>><<X:t2_so_imm_not_XFORM>>:$src - Complexity = 4
                // Dst: (t2MVNi:i32 (t2_so_imm_not_XFORM:i32 (imm:i32)<<P:Predicate_t2_so_imm_not>>:$src))
/*58793*/     /*Scope*/ 55, /*->58849*/
/*58794*/       OPC_CheckPredicate, 112, // Predicate_thumb_immshifted
/*58796*/       OPC_CheckPatternPredicate, 6, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*58798*/       OPC_EmitRegister, MVT::i32, ARM::CPSR,
/*58801*/       OPC_EmitRegister, MVT::i32, ARM::CPSR,
/*58804*/       OPC_EmitConvertToTarget, 0,
/*58806*/       OPC_EmitNodeXForm, 17, 3, // thumb_immshifted_val
/*58809*/       OPC_EmitInteger, MVT::i32, 14, 
/*58812*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*58815*/       OPC_EmitNode, TARGET_VAL(ARM::tMOVi8), 0,
                    1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 4, 5, 6,  // Results = #7
/*58826*/       OPC_EmitConvertToTarget, 0,
/*58828*/       OPC_EmitNodeXForm, 18, 8, // thumb_immshifted_shamt
/*58831*/       OPC_EmitInteger, MVT::i32, 14, 
/*58834*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*58837*/       OPC_MorphNodeTo, TARGET_VAL(ARM::tLSLri), 0,
                    1/*#VTs*/, MVT::i32, 5/*#Ops*/, 1, 7, 9, 10, 11, 
                // Src: (imm:i32)<<P:Predicate_thumb_immshifted>>:$src - Complexity = 4
                // Dst: (tLSLri:i32 (tMOVi8:i32 (thumb_immshifted_val:i32 (imm:i32):$src)), (thumb_immshifted_shamt:i32 (imm:i32):$src))
/*58849*/     /*Scope*/ 49, /*->58899*/
/*58850*/       OPC_CheckPredicate, 113, // Predicate_imm0_255_comp
/*58852*/       OPC_CheckPatternPredicate, 6, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*58854*/       OPC_EmitRegister, MVT::i32, ARM::CPSR,
/*58857*/       OPC_EmitRegister, MVT::i32, ARM::CPSR,
/*58860*/       OPC_EmitConvertToTarget, 0,
/*58862*/       OPC_EmitNodeXForm, 12, 3, // imm_comp_XFORM
/*58865*/       OPC_EmitInteger, MVT::i32, 14, 
/*58868*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*58871*/       OPC_EmitNode, TARGET_VAL(ARM::tMOVi8), 0,
                    1/*#VTs*/, MVT::i32, 4/*#Ops*/, 2, 4, 5, 6,  // Results = #7
/*58882*/       OPC_EmitInteger, MVT::i32, 14, 
/*58885*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*58888*/       OPC_MorphNodeTo, TARGET_VAL(ARM::tMVN), 0,
                    1/*#VTs*/, MVT::i32, 4/*#Ops*/, 1, 7, 8, 9, 
                // Src: (imm:i32)<<P:Predicate_imm0_255_comp>>:$src - Complexity = 4
                // Dst: (tMVN:i32 (tMOVi8:i32 (imm_comp_XFORM:i32 (imm:i32):$src)))
/*58899*/     /*Scope*/ 12, /*->58912*/
/*58900*/       OPC_CheckPatternPredicate, 52, // (Subtarget->isThumb()) && (Subtarget->useMovt(*MF))
/*58902*/       OPC_EmitConvertToTarget, 0,
/*58904*/       OPC_MorphNodeTo, TARGET_VAL(ARM::t2MOVi32imm), 0,
                    1/*#VTs*/, MVT::i32, 1/*#Ops*/, 1, 
                // Src: (imm:i32):$src - Complexity = 3
                // Dst: (t2MOVi32imm:i32 (imm:i32):$src)
/*58912*/     0, /*End of Scope*/
/*58913*/   /*SwitchOpcode*/ 33, TARGET_VAL(ISD::TRAP),// ->58949
/*58916*/     OPC_RecordNode, // #0 = 'trap' chained node
/*58917*/     OPC_Scope, 9, /*->58928*/ // 3 children in Scope
/*58919*/       OPC_CheckPatternPredicate, 53, // (!Subtarget->isThumb()) && (Subtarget->useNaClTrap())
/*58921*/       OPC_EmitMergeInputChains1_0,
/*58922*/       OPC_MorphNodeTo, TARGET_VAL(ARM::TRAPNaCl), 0|OPFL_Chain,
                    0/*#VTs*/, 0/*#Ops*/, 
                // Src: (trap) - Complexity = 3
                // Dst: (TRAPNaCl)
/*58928*/     /*Scope*/ 9, /*->58938*/
/*58929*/       OPC_CheckPatternPredicate, 54, // (!Subtarget->isThumb()) && (!Subtarget->useNaClTrap())
/*58931*/       OPC_EmitMergeInputChains1_0,
/*58932*/       OPC_MorphNodeTo, TARGET_VAL(ARM::TRAP), 0|OPFL_Chain,
                    0/*#VTs*/, 0/*#Ops*/, 
                // Src: (trap) - Complexity = 3
                // Dst: (TRAP)
/*58938*/     /*Scope*/ 9, /*->58948*/
/*58939*/       OPC_CheckPatternPredicate, 22, // (Subtarget->isThumb())
/*58941*/       OPC_EmitMergeInputChains1_0,
/*58942*/       OPC_MorphNodeTo, TARGET_VAL(ARM::tTRAP), 0|OPFL_Chain,
                    0/*#VTs*/, 0/*#Ops*/, 
                // Src: (trap) - Complexity = 3
                // Dst: (tTRAP)
/*58948*/     0, /*End of Scope*/
/*58949*/   /*SwitchOpcode*/ 58, TARGET_VAL(ARMISD::RET_FLAG),// ->59010
/*58952*/     OPC_RecordNode, // #0 = 'ARMretflag' chained node
/*58953*/     OPC_CaptureGlueInput,
/*58954*/     OPC_Scope, 17, /*->58973*/ // 3 children in Scope
/*58956*/       OPC_CheckPatternPredicate, 46, // (!Subtarget->isThumb()) && (Subtarget->hasV4TOps())
/*58958*/       OPC_EmitMergeInputChains1_0,
/*58959*/       OPC_EmitInteger, MVT::i32, 14, 
/*58962*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*58965*/       OPC_MorphNodeTo, TARGET_VAL(ARM::BX_RET), 0|OPFL_Chain|OPFL_GlueInput|OPFL_Variadic0,
                    0/*#VTs*/, 2/*#Ops*/, 1, 2, 
                // Src: (ARMretflag) - Complexity = 3
                // Dst: (BX_RET)
/*58973*/     /*Scope*/ 17, /*->58991*/
/*58974*/       OPC_CheckPatternPredicate, 47, // (!Subtarget->isThumb()) && (!Subtarget->hasV4TOps())
/*58976*/       OPC_EmitMergeInputChains1_0,
/*58977*/       OPC_EmitInteger, MVT::i32, 14, 
/*58980*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*58983*/       OPC_MorphNodeTo, TARGET_VAL(ARM::MOVPCLR), 0|OPFL_Chain|OPFL_GlueInput|OPFL_Variadic0,
                    0/*#VTs*/, 2/*#Ops*/, 1, 2, 
                // Src: (ARMretflag) - Complexity = 3
                // Dst: (MOVPCLR)
/*58991*/     /*Scope*/ 17, /*->59009*/
/*58992*/       OPC_CheckPatternPredicate, 22, // (Subtarget->isThumb())
/*58994*/       OPC_EmitMergeInputChains1_0,
/*58995*/       OPC_EmitInteger, MVT::i32, 14, 
/*58998*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*59001*/       OPC_MorphNodeTo, TARGET_VAL(ARM::tBX_RET), 0|OPFL_Chain|OPFL_GlueInput|OPFL_Variadic0,
                    0/*#VTs*/, 2/*#Ops*/, 1, 2, 
                // Src: (ARMretflag) - Complexity = 3
                // Dst: (tBX_RET)
/*59009*/     0, /*End of Scope*/
/*59010*/   /*SwitchOpcode*/ 47, TARGET_VAL(ISD::BRIND),// ->59060
/*59013*/     OPC_RecordNode, // #0 = 'brind' chained node
/*59014*/     OPC_RecordChild1, // #1 = $dst
/*59015*/     OPC_CheckChild1Type, MVT::i32,
/*59017*/     OPC_Scope, 10, /*->59029*/ // 3 children in Scope
/*59019*/       OPC_CheckPatternPredicate, 46, // (!Subtarget->isThumb()) && (Subtarget->hasV4TOps())
/*59021*/       OPC_EmitMergeInputChains1_0,
/*59022*/       OPC_MorphNodeTo, TARGET_VAL(ARM::BX), 0|OPFL_Chain,
                    0/*#VTs*/, 1/*#Ops*/, 1, 
                // Src: (brind GPR:i32:$dst) - Complexity = 3
                // Dst: (BX GPR:i32:$dst)
/*59029*/     /*Scope*/ 10, /*->59040*/
/*59030*/       OPC_CheckPatternPredicate, 47, // (!Subtarget->isThumb()) && (!Subtarget->hasV4TOps())
/*59032*/       OPC_EmitMergeInputChains1_0,
/*59033*/       OPC_MorphNodeTo, TARGET_VAL(ARM::MOVPCRX), 0|OPFL_Chain,
                    0/*#VTs*/, 1/*#Ops*/, 1, 
                // Src: (brind GPR:i32:$dst) - Complexity = 3
                // Dst: (MOVPCRX GPR:i32:$dst)
/*59040*/     /*Scope*/ 18, /*->59059*/
/*59041*/       OPC_CheckPatternPredicate, 22, // (Subtarget->isThumb())
/*59043*/       OPC_EmitMergeInputChains1_0,
/*59044*/       OPC_EmitInteger, MVT::i32, 14, 
/*59047*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*59050*/       OPC_MorphNodeTo, TARGET_VAL(ARM::tBRIND), 0|OPFL_Chain,
                    0/*#VTs*/, 3/*#Ops*/, 1, 2, 3, 
                // Src: (brind GPR:i32:$Rm) - Complexity = 3
                // Dst: (tBRIND GPR:i32:$Rm)
/*59059*/     0, /*End of Scope*/
/*59060*/   /*SwitchOpcode*/ 59, TARGET_VAL(ISD::BR),// ->59122
/*59063*/     OPC_RecordNode, // #0 = 'br' chained node
/*59064*/     OPC_RecordChild1, // #1 = $target
/*59065*/     OPC_MoveChild, 1,
/*59067*/     OPC_CheckOpcode, TARGET_VAL(ISD::BasicBlock),
/*59070*/     OPC_MoveParent,
/*59071*/     OPC_Scope, 10, /*->59083*/ // 3 children in Scope
/*59073*/       OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*59075*/       OPC_EmitMergeInputChains1_0,
/*59076*/       OPC_MorphNodeTo, TARGET_VAL(ARM::B), 0|OPFL_Chain,
                    0/*#VTs*/, 1/*#Ops*/, 1, 
                // Src: (br (bb:Other):$target) - Complexity = 3
                // Dst: (B (bb:Other):$target)
/*59083*/     /*Scope*/ 18, /*->59102*/
/*59084*/       OPC_CheckPatternPredicate, 6, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*59086*/       OPC_EmitMergeInputChains1_0,
/*59087*/       OPC_EmitInteger, MVT::i32, 14, 
/*59090*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*59093*/       OPC_MorphNodeTo, TARGET_VAL(ARM::tB), 0|OPFL_Chain,
                    0/*#VTs*/, 3/*#Ops*/, 1, 2, 3, 
                // Src: (br (bb:Other):$target) - Complexity = 3
                // Dst: (tB (bb:Other):$target)
/*59102*/     /*Scope*/ 18, /*->59121*/
/*59103*/       OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*59105*/       OPC_EmitMergeInputChains1_0,
/*59106*/       OPC_EmitInteger, MVT::i32, 14, 
/*59109*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*59112*/       OPC_MorphNodeTo, TARGET_VAL(ARM::t2B), 0|OPFL_Chain,
                    0/*#VTs*/, 3/*#Ops*/, 1, 2, 3, 
                // Src: (br (bb:Other):$target) - Complexity = 3
                // Dst: (t2B (bb:Other):$target)
/*59121*/     0, /*End of Scope*/
/*59122*/   /*SwitchOpcode*/ 40, TARGET_VAL(ARMISD::RRX),// ->59165
/*59125*/     OPC_CaptureGlueInput,
/*59126*/     OPC_RecordChild0, // #0 = $Rm
/*59127*/     OPC_CheckType, MVT::i32,
/*59129*/     OPC_Scope, 10, /*->59141*/ // 2 children in Scope
/*59131*/       OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*59133*/       OPC_MorphNodeTo, TARGET_VAL(ARM::RRX), 0|OPFL_GlueInput,
                    1/*#VTs*/, MVT::i32, 1/*#Ops*/, 0, 
                // Src: (ARMrrx:i32 GPR:i32:$Rm) - Complexity = 3
                // Dst: (RRX:i32 GPR:i32:$Rm)
/*59141*/     /*Scope*/ 22, /*->59164*/
/*59142*/       OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*59144*/       OPC_EmitInteger, MVT::i32, 14, 
/*59147*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*59150*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*59153*/       OPC_MorphNodeTo, TARGET_VAL(ARM::t2RRX), 0|OPFL_GlueInput,
                    1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (ARMrrx:i32 rGPR:i32:$Rm) - Complexity = 3
                // Dst: (t2RRX:i32 rGPR:i32:$Rm)
/*59164*/     0, /*End of Scope*/
/*59165*/   /*SwitchOpcode*/ 37, TARGET_VAL(ARMISD::SRL_FLAG),// ->59205
/*59168*/     OPC_RecordChild0, // #0 = $src
/*59169*/     OPC_CheckType, MVT::i32,
/*59171*/     OPC_Scope, 11, /*->59184*/ // 2 children in Scope
/*59173*/       OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*59175*/       OPC_MorphNodeTo, TARGET_VAL(ARM::MOVsrl_flag), 0|OPFL_GlueOutput,
                    2/*#VTs*/, MVT::i32, MVT::i32, 1/*#Ops*/, 0, 
                // Src: (ARMsrl_flag:i32 GPR:i32:$src) - Complexity = 3
                // Dst: (MOVsrl_flag:i32:i32 GPR:i32:$src)
/*59184*/     /*Scope*/ 19, /*->59204*/
/*59185*/       OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*59187*/       OPC_EmitInteger, MVT::i32, 14, 
/*59190*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*59193*/       OPC_MorphNodeTo, TARGET_VAL(ARM::t2MOVsrl_flag), 0|OPFL_GlueOutput,
                    2/*#VTs*/, MVT::i32, MVT::i32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (ARMsrl_flag:i32 rGPR:i32:$Rm) - Complexity = 3
                // Dst: (t2MOVsrl_flag:i32:i32 rGPR:i32:$Rm)
/*59204*/     0, /*End of Scope*/
/*59205*/   /*SwitchOpcode*/ 37, TARGET_VAL(ARMISD::SRA_FLAG),// ->59245
/*59208*/     OPC_RecordChild0, // #0 = $src
/*59209*/     OPC_CheckType, MVT::i32,
/*59211*/     OPC_Scope, 11, /*->59224*/ // 2 children in Scope
/*59213*/       OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*59215*/       OPC_MorphNodeTo, TARGET_VAL(ARM::MOVsra_flag), 0|OPFL_GlueOutput,
                    2/*#VTs*/, MVT::i32, MVT::i32, 1/*#Ops*/, 0, 
                // Src: (ARMsra_flag:i32 GPR:i32:$src) - Complexity = 3
                // Dst: (MOVsra_flag:i32:i32 GPR:i32:$src)
/*59224*/     /*Scope*/ 19, /*->59244*/
/*59225*/       OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*59227*/       OPC_EmitInteger, MVT::i32, 14, 
/*59230*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*59233*/       OPC_MorphNodeTo, TARGET_VAL(ARM::t2MOVsra_flag), 0|OPFL_GlueOutput,
                    2/*#VTs*/, MVT::i32, MVT::i32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (ARMsra_flag:i32 rGPR:i32:$Rm) - Complexity = 3
                // Dst: (t2MOVsra_flag:i32:i32 rGPR:i32:$Rm)
/*59244*/     0, /*End of Scope*/
/*59245*/   /*SwitchOpcode*/ 46, TARGET_VAL(ISD::MULHS),// ->59294
/*59248*/     OPC_RecordChild0, // #0 = $Rn
/*59249*/     OPC_RecordChild1, // #1 = $Rm
/*59250*/     OPC_CheckType, MVT::i32,
/*59252*/     OPC_Scope, 19, /*->59273*/ // 2 children in Scope
/*59254*/       OPC_CheckPatternPredicate, 1, // (!Subtarget->isThumb()) && (Subtarget->hasV6Ops())
/*59256*/       OPC_EmitInteger, MVT::i32, 14, 
/*59259*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*59262*/       OPC_MorphNodeTo, TARGET_VAL(ARM::SMMUL), 0,
                    1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (mulhs:i32 GPR:i32:$Rn, GPR:i32:$Rm) - Complexity = 3
                // Dst: (SMMUL:i32 GPR:i32:$Rn, GPR:i32:$Rm)
/*59273*/     /*Scope*/ 19, /*->59293*/
/*59274*/       OPC_CheckPatternPredicate, 13, // (Subtarget->isThumb2()) && (Subtarget->hasThumb2DSP())
/*59276*/       OPC_EmitInteger, MVT::i32, 14, 
/*59279*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*59282*/       OPC_MorphNodeTo, TARGET_VAL(ARM::t2SMMUL), 0,
                    1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (mulhs:i32 rGPR:i32:$Rn, rGPR:i32:$Rm) - Complexity = 3
                // Dst: (t2SMMUL:i32 rGPR:i32:$Rn, rGPR:i32:$Rm)
/*59293*/     0, /*End of Scope*/
/*59294*/   /*SwitchOpcode*/ 46, TARGET_VAL(ISD::SDIV),// ->59343
/*59297*/     OPC_RecordChild0, // #0 = $Rn
/*59298*/     OPC_RecordChild1, // #1 = $Rm
/*59299*/     OPC_CheckType, MVT::i32,
/*59301*/     OPC_Scope, 19, /*->59322*/ // 2 children in Scope
/*59303*/       OPC_CheckPatternPredicate, 55, // (!Subtarget->isThumb()) && (Subtarget->hasDivideInARMMode())
/*59305*/       OPC_EmitInteger, MVT::i32, 14, 
/*59308*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*59311*/       OPC_MorphNodeTo, TARGET_VAL(ARM::SDIV), 0,
                    1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (sdiv:i32 GPR:i32:$Rn, GPR:i32:$Rm) - Complexity = 3
                // Dst: (SDIV:i32 GPR:i32:$Rn, GPR:i32:$Rm)
/*59322*/     /*Scope*/ 19, /*->59342*/
/*59323*/       OPC_CheckPatternPredicate, 56, // (Subtarget->hasDivide()) && (Subtarget->isThumb2())
/*59325*/       OPC_EmitInteger, MVT::i32, 14, 
/*59328*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*59331*/       OPC_MorphNodeTo, TARGET_VAL(ARM::t2SDIV), 0,
                    1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (sdiv:i32 rGPR:i32:$Rn, rGPR:i32:$Rm) - Complexity = 3
                // Dst: (t2SDIV:i32 rGPR:i32:$Rn, rGPR:i32:$Rm)
/*59342*/     0, /*End of Scope*/
/*59343*/   /*SwitchOpcode*/ 46, TARGET_VAL(ISD::UDIV),// ->59392
/*59346*/     OPC_RecordChild0, // #0 = $Rn
/*59347*/     OPC_RecordChild1, // #1 = $Rm
/*59348*/     OPC_CheckType, MVT::i32,
/*59350*/     OPC_Scope, 19, /*->59371*/ // 2 children in Scope
/*59352*/       OPC_CheckPatternPredicate, 55, // (!Subtarget->isThumb()) && (Subtarget->hasDivideInARMMode())
/*59354*/       OPC_EmitInteger, MVT::i32, 14, 
/*59357*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*59360*/       OPC_MorphNodeTo, TARGET_VAL(ARM::UDIV), 0,
                    1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (udiv:i32 GPR:i32:$Rn, GPR:i32:$Rm) - Complexity = 3
                // Dst: (UDIV:i32 GPR:i32:$Rn, GPR:i32:$Rm)
/*59371*/     /*Scope*/ 19, /*->59391*/
/*59372*/       OPC_CheckPatternPredicate, 56, // (Subtarget->hasDivide()) && (Subtarget->isThumb2())
/*59374*/       OPC_EmitInteger, MVT::i32, 14, 
/*59377*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*59380*/       OPC_MorphNodeTo, TARGET_VAL(ARM::t2UDIV), 0,
                    1/*#VTs*/, MVT::i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (udiv:i32 rGPR:i32:$Rn, rGPR:i32:$Rm) - Complexity = 3
                // Dst: (t2UDIV:i32 rGPR:i32:$Rn, rGPR:i32:$Rm)
/*59391*/     0, /*End of Scope*/
/*59392*/   /*SwitchOpcode*/ 37|128,1/*165*/, TARGET_VAL(ISD::CTLZ),// ->59561
/*59396*/     OPC_RecordChild0, // #0 = $Rm
/*59397*/     OPC_SwitchType /*7 cases */, 40, MVT::i32,// ->59440
/*59400*/       OPC_Scope, 18, /*->59420*/ // 2 children in Scope
/*59402*/         OPC_CheckPatternPredicate, 37, // (!Subtarget->isThumb()) && (Subtarget->hasV5TOps())
/*59404*/         OPC_EmitInteger, MVT::i32, 14, 
/*59407*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*59410*/         OPC_MorphNodeTo, TARGET_VAL(ARM::CLZ), 0,
                      1/*#VTs*/, MVT::i32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (ctlz:i32 GPR:i32:$Rm) - Complexity = 3
                  // Dst: (CLZ:i32 GPR:i32:$Rm)
/*59420*/       /*Scope*/ 18, /*->59439*/
/*59421*/         OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*59423*/         OPC_EmitInteger, MVT::i32, 14, 
/*59426*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*59429*/         OPC_MorphNodeTo, TARGET_VAL(ARM::t2CLZ), 0,
                      1/*#VTs*/, MVT::i32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (ctlz:i32 rGPR:i32:$Rm) - Complexity = 3
                  // Dst: (t2CLZ:i32 rGPR:i32:$Rm)
/*59439*/       0, /*End of Scope*/
/*59440*/     /*SwitchType*/ 18, MVT::v8i8,// ->59460
/*59442*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*59444*/       OPC_EmitInteger, MVT::i32, 14, 
/*59447*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*59450*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VCLZv8i8), 0,
                    1/*#VTs*/, MVT::v8i8, 3/*#Ops*/, 0, 1, 2, 
                // Src: (ctlz:v8i8 DPR:v8i8:$Vm) - Complexity = 3
                // Dst: (VCLZv8i8:v8i8 DPR:v8i8:$Vm)
/*59460*/     /*SwitchType*/ 18, MVT::v4i16,// ->59480
/*59462*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*59464*/       OPC_EmitInteger, MVT::i32, 14, 
/*59467*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*59470*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VCLZv4i16), 0,
                    1/*#VTs*/, MVT::v4i16, 3/*#Ops*/, 0, 1, 2, 
                // Src: (ctlz:v4i16 DPR:v4i16:$Vm) - Complexity = 3
                // Dst: (VCLZv4i16:v4i16 DPR:v4i16:$Vm)
/*59480*/     /*SwitchType*/ 18, MVT::v2i32,// ->59500
/*59482*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*59484*/       OPC_EmitInteger, MVT::i32, 14, 
/*59487*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*59490*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VCLZv2i32), 0,
                    1/*#VTs*/, MVT::v2i32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (ctlz:v2i32 DPR:v2i32:$Vm) - Complexity = 3
                // Dst: (VCLZv2i32:v2i32 DPR:v2i32:$Vm)
/*59500*/     /*SwitchType*/ 18, MVT::v16i8,// ->59520
/*59502*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*59504*/       OPC_EmitInteger, MVT::i32, 14, 
/*59507*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*59510*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VCLZv16i8), 0,
                    1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 0, 1, 2, 
                // Src: (ctlz:v16i8 QPR:v16i8:$Vm) - Complexity = 3
                // Dst: (VCLZv16i8:v16i8 QPR:v16i8:$Vm)
/*59520*/     /*SwitchType*/ 18, MVT::v8i16,// ->59540
/*59522*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*59524*/       OPC_EmitInteger, MVT::i32, 14, 
/*59527*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*59530*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VCLZv8i16), 0,
                    1/*#VTs*/, MVT::v8i16, 3/*#Ops*/, 0, 1, 2, 
                // Src: (ctlz:v8i16 QPR:v8i16:$Vm) - Complexity = 3
                // Dst: (VCLZv8i16:v8i16 QPR:v8i16:$Vm)
/*59540*/     /*SwitchType*/ 18, MVT::v4i32,// ->59560
/*59542*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*59544*/       OPC_EmitInteger, MVT::i32, 14, 
/*59547*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*59550*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VCLZv4i32), 0,
                    1/*#VTs*/, MVT::v4i32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (ctlz:v4i32 QPR:v4i32:$Vm) - Complexity = 3
                // Dst: (VCLZv4i32:v4i32 QPR:v4i32:$Vm)
/*59560*/     0, // EndSwitchType
/*59561*/   /*SwitchOpcode*/ 43, TARGET_VAL(ARMISD::RBIT),// ->59607
/*59564*/     OPC_RecordChild0, // #0 = $Rm
/*59565*/     OPC_CheckType, MVT::i32,
/*59567*/     OPC_Scope, 18, /*->59587*/ // 2 children in Scope
/*59569*/       OPC_CheckPatternPredicate, 7, // (!Subtarget->isThumb()) && (Subtarget->hasV6T2Ops())
/*59571*/       OPC_EmitInteger, MVT::i32, 14, 
/*59574*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*59577*/       OPC_MorphNodeTo, TARGET_VAL(ARM::RBIT), 0,
                    1/*#VTs*/, MVT::i32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (ARMrbit:i32 GPR:i32:$Rm) - Complexity = 3
                // Dst: (RBIT:i32 GPR:i32:$Rm)
/*59587*/     /*Scope*/ 18, /*->59606*/
/*59588*/       OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*59590*/       OPC_EmitInteger, MVT::i32, 14, 
/*59593*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*59596*/       OPC_MorphNodeTo, TARGET_VAL(ARM::t2RBIT), 0,
                    1/*#VTs*/, MVT::i32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (ARMrbit:i32 rGPR:i32:$Rm) - Complexity = 3
                // Dst: (t2RBIT:i32 rGPR:i32:$Rm)
/*59606*/     0, /*End of Scope*/
/*59607*/   /*SwitchOpcode*/ 62, TARGET_VAL(ISD::BSWAP),// ->59672
/*59610*/     OPC_RecordChild0, // #0 = $Rm
/*59611*/     OPC_CheckType, MVT::i32,
/*59613*/     OPC_Scope, 18, /*->59633*/ // 3 children in Scope
/*59615*/       OPC_CheckPatternPredicate, 1, // (!Subtarget->isThumb()) && (Subtarget->hasV6Ops())
/*59617*/       OPC_EmitInteger, MVT::i32, 14, 
/*59620*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*59623*/       OPC_MorphNodeTo, TARGET_VAL(ARM::REV), 0,
                    1/*#VTs*/, MVT::i32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (bswap:i32 GPR:i32:$Rm) - Complexity = 3
                // Dst: (REV:i32 GPR:i32:$Rm)
/*59633*/     /*Scope*/ 18, /*->59652*/
/*59634*/       OPC_CheckPatternPredicate, 15, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only()) && (Subtarget->hasV6Ops())
/*59636*/       OPC_EmitInteger, MVT::i32, 14, 
/*59639*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*59642*/       OPC_MorphNodeTo, TARGET_VAL(ARM::tREV), 0,
                    1/*#VTs*/, MVT::i32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (bswap:i32 tGPR:i32:$Rm) - Complexity = 3
                // Dst: (tREV:i32 tGPR:i32:$Rm)
/*59652*/     /*Scope*/ 18, /*->59671*/
/*59653*/       OPC_CheckPatternPredicate, 5, // (Subtarget->isThumb2())
/*59655*/       OPC_EmitInteger, MVT::i32, 14, 
/*59658*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*59661*/       OPC_MorphNodeTo, TARGET_VAL(ARM::t2REV), 0,
                    1/*#VTs*/, MVT::i32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (bswap:i32 rGPR:i32:$Rm) - Complexity = 3
                // Dst: (t2REV:i32 rGPR:i32:$Rm)
/*59671*/     0, /*End of Scope*/
/*59672*/   /*SwitchOpcode*/ 24, TARGET_VAL(ARMISD::THREAD_POINTER),// ->59699
/*59675*/     OPC_CheckType, MVT::i32,
/*59677*/     OPC_Scope, 9, /*->59688*/ // 2 children in Scope
/*59679*/       OPC_CheckPatternPredicate, 4, // (!Subtarget->isThumb())
/*59681*/       OPC_MorphNodeTo, TARGET_VAL(ARM::TPsoft), 0,
                    1/*#VTs*/, MVT::i32, 0/*#Ops*/, 
                // Src: (ARMthread_pointer:i32) - Complexity = 3
                // Dst: (TPsoft:i32)
/*59688*/     /*Scope*/ 9, /*->59698*/
/*59689*/       OPC_CheckPatternPredicate, 22, // (Subtarget->isThumb())
/*59691*/       OPC_MorphNodeTo, TARGET_VAL(ARM::tTPsoft), 0,
                    1/*#VTs*/, MVT::i32, 0/*#Ops*/, 
                // Src: (ARMthread_pointer:i32) - Complexity = 3
                // Dst: (tTPsoft:i32)
/*59698*/     0, /*End of Scope*/
/*59699*/   /*SwitchOpcode*/ 35, TARGET_VAL(ARMISD::EH_SJLJ_LONGJMP),// ->59737
/*59702*/     OPC_RecordNode, // #0 = 'ARMeh_sjlj_longjmp' chained node
/*59703*/     OPC_RecordChild1, // #1 = $src
/*59704*/     OPC_CheckChild1Type, MVT::i32,
/*59706*/     OPC_RecordChild2, // #2 = $scratch
/*59707*/     OPC_CheckChild2Type, MVT::i32,
/*59709*/     OPC_Scope, 12, /*->59723*/ // 2 children in Scope
/*59711*/       OPC_CheckPatternPredicate, 57, // (!Subtarget->isThumb()) && (Subtarget->isTargetIOS())
/*59713*/       OPC_EmitMergeInputChains1_0,
/*59714*/       OPC_MorphNodeTo, TARGET_VAL(ARM::Int_eh_sjlj_longjmp), 0|OPFL_Chain,
                    1/*#VTs*/, MVT::i32, 2/*#Ops*/, 1, 2, 
                // Src: (ARMeh_sjlj_longjmp GPR:i32:$src, GPR:i32:$scratch) - Complexity = 3
                // Dst: (Int_eh_sjlj_longjmp:i32 GPR:i32:$src, GPR:i32:$scratch)
/*59723*/     /*Scope*/ 12, /*->59736*/
/*59724*/       OPC_CheckPatternPredicate, 58, // (Subtarget->isThumb()) && (Subtarget->isTargetIOS())
/*59726*/       OPC_EmitMergeInputChains1_0,
/*59727*/       OPC_MorphNodeTo, TARGET_VAL(ARM::tInt_eh_sjlj_longjmp), 0|OPFL_Chain,
                    1/*#VTs*/, MVT::i32, 2/*#Ops*/, 1, 2, 
                // Src: (ARMeh_sjlj_longjmp GPR:i32:$src, GPR:i32:$scratch) - Complexity = 3
                // Dst: (tInt_eh_sjlj_longjmp:i32 GPR:i32:$src, GPR:i32:$scratch)
/*59736*/     0, /*End of Scope*/
/*59737*/   /*SwitchOpcode*/ 42, TARGET_VAL(ARMISD::MEMBARRIER_MCR),// ->59782
/*59740*/     OPC_RecordNode, // #0 = 'ARMMemBarrierMCR' chained node
/*59741*/     OPC_RecordChild1, // #1 = $zero
/*59742*/     OPC_CheckChild1Type, MVT::i32,
/*59744*/     OPC_CheckPatternPredicate, 1, // (!Subtarget->isThumb()) && (Subtarget->hasV6Ops())
/*59746*/     OPC_EmitMergeInputChains1_0,
/*59747*/     OPC_EmitInteger, MVT::i32, 15, 
/*59750*/     OPC_EmitInteger, MVT::i32, 0, 
/*59753*/     OPC_EmitInteger, MVT::i32, 7, 
/*59756*/     OPC_EmitInteger, MVT::i32, 10, 
/*59759*/     OPC_EmitInteger, MVT::i32, 5, 
/*59762*/     OPC_EmitInteger, MVT::i32, 14, 
/*59765*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*59768*/     OPC_MorphNodeTo, TARGET_VAL(ARM::MCR), 0|OPFL_Chain,
                  0/*#VTs*/, 8/*#Ops*/, 2, 3, 1, 4, 5, 6, 7, 8, 
              // Src: (ARMMemBarrierMCR GPR:i32:$zero) - Complexity = 3
              // Dst: (MCR 15:i32, 0:i32, GPR:i32:$zero, 7:i32, 10:i32, 5:i32)
/*59782*/   /*SwitchOpcode*/ 28, TARGET_VAL(ISD::ADDE),// ->59813
/*59785*/     OPC_CaptureGlueInput,
/*59786*/     OPC_RecordChild0, // #0 = $Rn
/*59787*/     OPC_RecordChild1, // #1 = $Rm
/*59788*/     OPC_CheckType, MVT::i32,
/*59790*/     OPC_CheckPatternPredicate, 6, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*59792*/     OPC_EmitRegister, MVT::i32, ARM::CPSR,
/*59795*/     OPC_EmitInteger, MVT::i32, 14, 
/*59798*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*59801*/     OPC_MorphNodeTo, TARGET_VAL(ARM::tADC), 0|OPFL_GlueInput|OPFL_GlueOutput,
                  1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 0, 1, 3, 4, 
              // Src: (adde:i32 tGPR:i32:$Rn, tGPR:i32:$Rm) - Complexity = 3
              // Dst: (tADC:i32 tGPR:i32:$Rn, tGPR:i32:$Rm)
/*59813*/   /*SwitchOpcode*/ 28, TARGET_VAL(ISD::SUBE),// ->59844
/*59816*/     OPC_CaptureGlueInput,
/*59817*/     OPC_RecordChild0, // #0 = $Rn
/*59818*/     OPC_RecordChild1, // #1 = $Rm
/*59819*/     OPC_CheckType, MVT::i32,
/*59821*/     OPC_CheckPatternPredicate, 6, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*59823*/     OPC_EmitRegister, MVT::i32, ARM::CPSR,
/*59826*/     OPC_EmitInteger, MVT::i32, 14, 
/*59829*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*59832*/     OPC_MorphNodeTo, TARGET_VAL(ARM::tSBC), 0|OPFL_GlueInput|OPFL_GlueOutput,
                  1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 0, 1, 3, 4, 
              // Src: (sube:i32 tGPR:i32:$Rn, tGPR:i32:$Rm) - Complexity = 3
              // Dst: (tSBC:i32 tGPR:i32:$Rn, tGPR:i32:$Rm)
/*59844*/   /*SwitchOpcode*/ 27, TARGET_VAL(ISD::SUBC),// ->59874
/*59847*/     OPC_RecordChild0, // #0 = $lhs
/*59848*/     OPC_RecordChild1, // #1 = $rhs
/*59849*/     OPC_CheckType, MVT::i32,
/*59851*/     OPC_CheckPatternPredicate, 6, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*59853*/     OPC_EmitRegister, MVT::i32, ARM::CPSR,
/*59856*/     OPC_EmitInteger, MVT::i32, 14, 
/*59859*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*59862*/     OPC_MorphNodeTo, TARGET_VAL(ARM::tSUBrr), 0|OPFL_GlueOutput,
                  1/*#VTs*/, MVT::i32, 5/*#Ops*/, 2, 0, 1, 3, 4, 
              // Src: (subc:i32 tGPR:i32:$lhs, tGPR:i32:$rhs) - Complexity = 3
              // Dst: (tSUBrr:i32 tGPR:i32:$lhs, tGPR:i32:$rhs)
/*59874*/   /*SwitchOpcode*/ 47, TARGET_VAL(ARMISD::CMPFP),// ->59924
/*59877*/     OPC_RecordChild0, // #0 = $Dd
/*59878*/     OPC_Scope, 21, /*->59901*/ // 2 children in Scope
/*59880*/       OPC_CheckChild0Type, MVT::f64,
/*59882*/       OPC_RecordChild1, // #1 = $Dm
/*59883*/       OPC_CheckPatternPredicate, 31, // (Subtarget->hasVFP2()) && (!Subtarget->isFPOnlySP())
/*59885*/       OPC_EmitInteger, MVT::i32, 14, 
/*59888*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*59891*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VCMPED), 0|OPFL_GlueOutput,
                    0/*#VTs*/, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (arm_cmpfp DPR:f64:$Dd, DPR:f64:$Dm) - Complexity = 3
                // Dst: (VCMPED DPR:f64:$Dd, DPR:f64:$Dm)
/*59901*/     /*Scope*/ 21, /*->59923*/
/*59902*/       OPC_CheckChild0Type, MVT::f32,
/*59904*/       OPC_RecordChild1, // #1 = $Sm
/*59905*/       OPC_CheckPatternPredicate, 16, // (Subtarget->hasVFP2())
/*59907*/       OPC_EmitInteger, MVT::i32, 14, 
/*59910*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*59913*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VCMPES), 0|OPFL_GlueOutput,
                    0/*#VTs*/, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (arm_cmpfp SPR:f32:$Sd, SPR:f32:$Sm) - Complexity = 3
                // Dst: (VCMPES SPR:f32:$Sd, SPR:f32:$Sm)
/*59923*/     0, /*End of Scope*/
/*59924*/   /*SwitchOpcode*/ 43, TARGET_VAL(ARMISD::CMPFPw0),// ->59970
/*59927*/     OPC_RecordChild0, // #0 = $Dd
/*59928*/     OPC_Scope, 19, /*->59949*/ // 2 children in Scope
/*59930*/       OPC_CheckChild0Type, MVT::f64,
/*59932*/       OPC_CheckPatternPredicate, 31, // (Subtarget->hasVFP2()) && (!Subtarget->isFPOnlySP())
/*59934*/       OPC_EmitInteger, MVT::i32, 14, 
/*59937*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*59940*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VCMPEZD), 0|OPFL_GlueOutput,
                    0/*#VTs*/, 3/*#Ops*/, 0, 1, 2, 
                // Src: (arm_cmpfp0 DPR:f64:$Dd) - Complexity = 3
                // Dst: (VCMPEZD DPR:f64:$Dd)
/*59949*/     /*Scope*/ 19, /*->59969*/
/*59950*/       OPC_CheckChild0Type, MVT::f32,
/*59952*/       OPC_CheckPatternPredicate, 16, // (Subtarget->hasVFP2())
/*59954*/       OPC_EmitInteger, MVT::i32, 14, 
/*59957*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*59960*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VCMPEZS), 0|OPFL_GlueOutput,
                    0/*#VTs*/, 3/*#Ops*/, 0, 1, 2, 
                // Src: (arm_cmpfp0 SPR:f32:$Sd) - Complexity = 3
                // Dst: (VCMPEZS SPR:f32:$Sd)
/*59969*/     0, /*End of Scope*/
/*59970*/   /*SwitchOpcode*/ 72|128,13/*1736*/, TARGET_VAL(ISD::BITCAST),// ->61710
/*59974*/     OPC_Scope, 23, /*->59999*/ // 3 children in Scope
/*59976*/       OPC_RecordChild0, // #0 = $Sn
/*59977*/       OPC_CheckChild0Type, MVT::f32,
/*59979*/       OPC_CheckType, MVT::i32,
/*59981*/       OPC_CheckPatternPredicate, 16, // (Subtarget->hasVFP2())
/*59983*/       OPC_EmitInteger, MVT::i32, 14, 
/*59986*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*59989*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VMOVRS), 0,
                    1/*#VTs*/, MVT::i32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (bitconvert:i32 SPR:f32:$Sn) - Complexity = 3
                // Dst: (VMOVRS:i32 SPR:f32:$Sn)
/*59999*/     /*Scope*/ 34, /*->60034*/
/*60000*/       OPC_MoveChild, 0,
/*60002*/       OPC_CheckOpcode, TARGET_VAL(ISD::EXTRACT_VECTOR_ELT),
/*60005*/       OPC_RecordChild0, // #0 = $src
/*60006*/       OPC_CheckChild0Type, MVT::v2i32,
/*60008*/       OPC_RecordChild1, // #1 = $lane
/*60009*/       OPC_MoveChild, 1,
/*60011*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*60014*/       OPC_MoveParent,
/*60015*/       OPC_CheckType, MVT::i32,
/*60017*/       OPC_MoveParent,
/*60018*/       OPC_CheckType, MVT::f32,
/*60020*/       OPC_EmitConvertToTarget, 1,
/*60022*/       OPC_EmitNodeXForm, 15, 2, // SSubReg_f32_reg
/*60025*/       OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                    1/*#VTs*/, MVT::f32, 2/*#Ops*/, 0, 3, 
                // Src: (bitconvert:f32 (extractelt:i32 DPR:v2i32:$src, (imm:iPTR):$lane)) - Complexity = 9
                // Dst: (EXTRACT_SUBREG:f32 DPR:v2i32:$src, (SSubReg_f32_reg:i32 (imm:iPTR):$lane))
/*60034*/     /*Scope*/ 9|128,13/*1673*/, /*->61709*/
/*60036*/       OPC_RecordChild0, // #0 = $src
/*60037*/       OPC_Scope, 125, /*->60164*/ // 13 children in Scope
/*60039*/         OPC_CheckChild0Type, MVT::v1i64,
/*60041*/         OPC_SwitchType /*5 cases */, 3, MVT::f64,// ->60047
/*60044*/           OPC_CompleteMatch, 1, 0, 
                    // Src: (bitconvert:f64 DPR:v1i64:$src) - Complexity = 3
                    // Dst: DPR:f64:$src
/*60047*/         /*SwitchType*/ 27, MVT::v2i32,// ->60076
/*60049*/           OPC_Scope, 5, /*->60056*/ // 2 children in Scope
/*60051*/             OPC_CheckPatternPredicate, 17, // (getTargetLowering()->isLittleEndian())
/*60053*/             OPC_CompleteMatch, 1, 0, 
                      // Src: (bitconvert:v2i32 DPR:v1i64:$src) - Complexity = 3
                      // Dst: DPR:v2i32:$src
/*60056*/           /*Scope*/ 18, /*->60075*/
/*60057*/             OPC_CheckPatternPredicate, 18, // (getTargetLowering()->isBigEndian())
/*60059*/             OPC_EmitInteger, MVT::i32, 14, 
/*60062*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*60065*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VREV64d32), 0,
                          1/*#VTs*/, MVT::v2i32, 3/*#Ops*/, 0, 1, 2, 
                      // Src: (bitconvert:v2i32 DPR:v1i64:$src) - Complexity = 3
                      // Dst: (VREV64d32:v2i32 DPR:v1i64:$src)
/*60075*/           0, /*End of Scope*/
/*60076*/         /*SwitchType*/ 27, MVT::v4i16,// ->60105
/*60078*/           OPC_Scope, 5, /*->60085*/ // 2 children in Scope
/*60080*/             OPC_CheckPatternPredicate, 17, // (getTargetLowering()->isLittleEndian())
/*60082*/             OPC_CompleteMatch, 1, 0, 
                      // Src: (bitconvert:v4i16 DPR:v1i64:$src) - Complexity = 3
                      // Dst: DPR:v4i16:$src
/*60085*/           /*Scope*/ 18, /*->60104*/
/*60086*/             OPC_CheckPatternPredicate, 18, // (getTargetLowering()->isBigEndian())
/*60088*/             OPC_EmitInteger, MVT::i32, 14, 
/*60091*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*60094*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VREV64d16), 0,
                          1/*#VTs*/, MVT::v4i16, 3/*#Ops*/, 0, 1, 2, 
                      // Src: (bitconvert:v4i16 DPR:v1i64:$src) - Complexity = 3
                      // Dst: (VREV64d16:v4i16 DPR:v1i64:$src)
/*60104*/           0, /*End of Scope*/
/*60105*/         /*SwitchType*/ 27, MVT::v8i8,// ->60134
/*60107*/           OPC_Scope, 5, /*->60114*/ // 2 children in Scope
/*60109*/             OPC_CheckPatternPredicate, 17, // (getTargetLowering()->isLittleEndian())
/*60111*/             OPC_CompleteMatch, 1, 0, 
                      // Src: (bitconvert:v8i8 DPR:v1i64:$src) - Complexity = 3
                      // Dst: DPR:v8i8:$src
/*60114*/           /*Scope*/ 18, /*->60133*/
/*60115*/             OPC_CheckPatternPredicate, 18, // (getTargetLowering()->isBigEndian())
/*60117*/             OPC_EmitInteger, MVT::i32, 14, 
/*60120*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*60123*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VREV64d8), 0,
                          1/*#VTs*/, MVT::v8i8, 3/*#Ops*/, 0, 1, 2, 
                      // Src: (bitconvert:v8i8 DPR:v1i64:$src) - Complexity = 3
                      // Dst: (VREV64d8:v8i8 DPR:v1i64:$src)
/*60133*/           0, /*End of Scope*/
/*60134*/         /*SwitchType*/ 27, MVT::v2f32,// ->60163
/*60136*/           OPC_Scope, 5, /*->60143*/ // 2 children in Scope
/*60138*/             OPC_CheckPatternPredicate, 17, // (getTargetLowering()->isLittleEndian())
/*60140*/             OPC_CompleteMatch, 1, 0, 
                      // Src: (bitconvert:v2f32 DPR:v1i64:$src) - Complexity = 3
                      // Dst: DPR:v2f32:$src
/*60143*/           /*Scope*/ 18, /*->60162*/
/*60144*/             OPC_CheckPatternPredicate, 18, // (getTargetLowering()->isBigEndian())
/*60146*/             OPC_EmitInteger, MVT::i32, 14, 
/*60149*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*60152*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VREV64d32), 0,
                          1/*#VTs*/, MVT::v2f32, 3/*#Ops*/, 0, 1, 2, 
                      // Src: (bitconvert:v2f32 DPR:v1i64:$src) - Complexity = 3
                      // Dst: (VREV64d32:v2f32 DPR:v1i64:$src)
/*60162*/           0, /*End of Scope*/
/*60163*/         0, // EndSwitchType
/*60164*/       /*Scope*/ 125, /*->60290*/
/*60165*/         OPC_CheckChild0Type, MVT::v2i32,
/*60167*/         OPC_SwitchType /*5 cases */, 27, MVT::f64,// ->60197
/*60170*/           OPC_Scope, 5, /*->60177*/ // 2 children in Scope
/*60172*/             OPC_CheckPatternPredicate, 17, // (getTargetLowering()->isLittleEndian())
/*60174*/             OPC_CompleteMatch, 1, 0, 
                      // Src: (bitconvert:f64 DPR:v2i32:$src) - Complexity = 3
                      // Dst: DPR:f64:$src
/*60177*/           /*Scope*/ 18, /*->60196*/
/*60178*/             OPC_CheckPatternPredicate, 18, // (getTargetLowering()->isBigEndian())
/*60180*/             OPC_EmitInteger, MVT::i32, 14, 
/*60183*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*60186*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VREV64d32), 0,
                          1/*#VTs*/, MVT::f64, 3/*#Ops*/, 0, 1, 2, 
                      // Src: (bitconvert:f64 DPR:v2i32:$src) - Complexity = 3
                      // Dst: (VREV64d32:f64 DPR:v2i32:$src)
/*60196*/           0, /*End of Scope*/
/*60197*/         /*SwitchType*/ 27, MVT::v1i64,// ->60226
/*60199*/           OPC_Scope, 5, /*->60206*/ // 2 children in Scope
/*60201*/             OPC_CheckPatternPredicate, 17, // (getTargetLowering()->isLittleEndian())
/*60203*/             OPC_CompleteMatch, 1, 0, 
                      // Src: (bitconvert:v1i64 DPR:v2i32:$src) - Complexity = 3
                      // Dst: DPR:v1i64:$src
/*60206*/           /*Scope*/ 18, /*->60225*/
/*60207*/             OPC_CheckPatternPredicate, 18, // (getTargetLowering()->isBigEndian())
/*60209*/             OPC_EmitInteger, MVT::i32, 14, 
/*60212*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*60215*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VREV64d32), 0,
                          1/*#VTs*/, MVT::v1i64, 3/*#Ops*/, 0, 1, 2, 
                      // Src: (bitconvert:v1i64 DPR:v2i32:$src) - Complexity = 3
                      // Dst: (VREV64d32:v1i64 DPR:v2i32:$src)
/*60225*/           0, /*End of Scope*/
/*60226*/         /*SwitchType*/ 27, MVT::v4i16,// ->60255
/*60228*/           OPC_Scope, 5, /*->60235*/ // 2 children in Scope
/*60230*/             OPC_CheckPatternPredicate, 17, // (getTargetLowering()->isLittleEndian())
/*60232*/             OPC_CompleteMatch, 1, 0, 
                      // Src: (bitconvert:v4i16 DPR:v2i32:$src) - Complexity = 3
                      // Dst: DPR:v4i16:$src
/*60235*/           /*Scope*/ 18, /*->60254*/
/*60236*/             OPC_CheckPatternPredicate, 18, // (getTargetLowering()->isBigEndian())
/*60238*/             OPC_EmitInteger, MVT::i32, 14, 
/*60241*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*60244*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VREV32d16), 0,
                          1/*#VTs*/, MVT::v4i16, 3/*#Ops*/, 0, 1, 2, 
                      // Src: (bitconvert:v4i16 DPR:v2i32:$src) - Complexity = 3
                      // Dst: (VREV32d16:v4i16 DPR:v2i32:$src)
/*60254*/           0, /*End of Scope*/
/*60255*/         /*SwitchType*/ 27, MVT::v8i8,// ->60284
/*60257*/           OPC_Scope, 5, /*->60264*/ // 2 children in Scope
/*60259*/             OPC_CheckPatternPredicate, 17, // (getTargetLowering()->isLittleEndian())
/*60261*/             OPC_CompleteMatch, 1, 0, 
                      // Src: (bitconvert:v8i8 DPR:v2i32:$src) - Complexity = 3
                      // Dst: DPR:v8i8:$src
/*60264*/           /*Scope*/ 18, /*->60283*/
/*60265*/             OPC_CheckPatternPredicate, 18, // (getTargetLowering()->isBigEndian())
/*60267*/             OPC_EmitInteger, MVT::i32, 14, 
/*60270*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*60273*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VREV32d8), 0,
                          1/*#VTs*/, MVT::v8i8, 3/*#Ops*/, 0, 1, 2, 
                      // Src: (bitconvert:v8i8 DPR:v2i32:$src) - Complexity = 3
                      // Dst: (VREV32d8:v8i8 DPR:v2i32:$src)
/*60283*/           0, /*End of Scope*/
/*60284*/         /*SwitchType*/ 3, MVT::v2f32,// ->60289
/*60286*/           OPC_CompleteMatch, 1, 0, 
                    // Src: (bitconvert:v2f32 DPR:v2i32:$src) - Complexity = 3
                    // Dst: DPR:v2f32:$src
/*60289*/         0, // EndSwitchType
/*60290*/       /*Scope*/ 21|128,1/*149*/, /*->60441*/
/*60292*/         OPC_CheckChild0Type, MVT::v4i16,
/*60294*/         OPC_SwitchType /*5 cases */, 27, MVT::f64,// ->60324
/*60297*/           OPC_Scope, 5, /*->60304*/ // 2 children in Scope
/*60299*/             OPC_CheckPatternPredicate, 17, // (getTargetLowering()->isLittleEndian())
/*60301*/             OPC_CompleteMatch, 1, 0, 
                      // Src: (bitconvert:f64 DPR:v4i16:$src) - Complexity = 3
                      // Dst: DPR:f64:$src
/*60304*/           /*Scope*/ 18, /*->60323*/
/*60305*/             OPC_CheckPatternPredicate, 18, // (getTargetLowering()->isBigEndian())
/*60307*/             OPC_EmitInteger, MVT::i32, 14, 
/*60310*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*60313*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VREV64d16), 0,
                          1/*#VTs*/, MVT::f64, 3/*#Ops*/, 0, 1, 2, 
                      // Src: (bitconvert:f64 DPR:v4i16:$src) - Complexity = 3
                      // Dst: (VREV64d16:f64 DPR:v4i16:$src)
/*60323*/           0, /*End of Scope*/
/*60324*/         /*SwitchType*/ 27, MVT::v1i64,// ->60353
/*60326*/           OPC_Scope, 5, /*->60333*/ // 2 children in Scope
/*60328*/             OPC_CheckPatternPredicate, 17, // (getTargetLowering()->isLittleEndian())
/*60330*/             OPC_CompleteMatch, 1, 0, 
                      // Src: (bitconvert:v1i64 DPR:v4i16:$src) - Complexity = 3
                      // Dst: DPR:v1i64:$src
/*60333*/           /*Scope*/ 18, /*->60352*/
/*60334*/             OPC_CheckPatternPredicate, 18, // (getTargetLowering()->isBigEndian())
/*60336*/             OPC_EmitInteger, MVT::i32, 14, 
/*60339*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*60342*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VREV64d16), 0,
                          1/*#VTs*/, MVT::v1i64, 3/*#Ops*/, 0, 1, 2, 
                      // Src: (bitconvert:v1i64 DPR:v4i16:$src) - Complexity = 3
                      // Dst: (VREV64d16:v1i64 DPR:v4i16:$src)
/*60352*/           0, /*End of Scope*/
/*60353*/         /*SwitchType*/ 27, MVT::v2i32,// ->60382
/*60355*/           OPC_Scope, 5, /*->60362*/ // 2 children in Scope
/*60357*/             OPC_CheckPatternPredicate, 17, // (getTargetLowering()->isLittleEndian())
/*60359*/             OPC_CompleteMatch, 1, 0, 
                      // Src: (bitconvert:v2i32 DPR:v4i16:$src) - Complexity = 3
                      // Dst: DPR:v2i32:$src
/*60362*/           /*Scope*/ 18, /*->60381*/
/*60363*/             OPC_CheckPatternPredicate, 18, // (getTargetLowering()->isBigEndian())
/*60365*/             OPC_EmitInteger, MVT::i32, 14, 
/*60368*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*60371*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VREV32d16), 0,
                          1/*#VTs*/, MVT::v2i32, 3/*#Ops*/, 0, 1, 2, 
                      // Src: (bitconvert:v2i32 DPR:v4i16:$src) - Complexity = 3
                      // Dst: (VREV32d16:v2i32 DPR:v4i16:$src)
/*60381*/           0, /*End of Scope*/
/*60382*/         /*SwitchType*/ 27, MVT::v8i8,// ->60411
/*60384*/           OPC_Scope, 5, /*->60391*/ // 2 children in Scope
/*60386*/             OPC_CheckPatternPredicate, 17, // (getTargetLowering()->isLittleEndian())
/*60388*/             OPC_CompleteMatch, 1, 0, 
                      // Src: (bitconvert:v8i8 DPR:v4i16:$src) - Complexity = 3
                      // Dst: DPR:v8i8:$src
/*60391*/           /*Scope*/ 18, /*->60410*/
/*60392*/             OPC_CheckPatternPredicate, 18, // (getTargetLowering()->isBigEndian())
/*60394*/             OPC_EmitInteger, MVT::i32, 14, 
/*60397*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*60400*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VREV16d8), 0,
                          1/*#VTs*/, MVT::v8i8, 3/*#Ops*/, 0, 1, 2, 
                      // Src: (bitconvert:v8i8 DPR:v4i16:$src) - Complexity = 3
                      // Dst: (VREV16d8:v8i8 DPR:v4i16:$src)
/*60410*/           0, /*End of Scope*/
/*60411*/         /*SwitchType*/ 27, MVT::v2f32,// ->60440
/*60413*/           OPC_Scope, 5, /*->60420*/ // 2 children in Scope
/*60415*/             OPC_CheckPatternPredicate, 17, // (getTargetLowering()->isLittleEndian())
/*60417*/             OPC_CompleteMatch, 1, 0, 
                      // Src: (bitconvert:v2f32 DPR:v4i16:$src) - Complexity = 3
                      // Dst: DPR:v2f32:$src
/*60420*/           /*Scope*/ 18, /*->60439*/
/*60421*/             OPC_CheckPatternPredicate, 18, // (getTargetLowering()->isBigEndian())
/*60423*/             OPC_EmitInteger, MVT::i32, 14, 
/*60426*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*60429*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VREV32d16), 0,
                          1/*#VTs*/, MVT::v2f32, 3/*#Ops*/, 0, 1, 2, 
                      // Src: (bitconvert:v2f32 DPR:v4i16:$src) - Complexity = 3
                      // Dst: (VREV32d16:v2f32 DPR:v4i16:$src)
/*60439*/           0, /*End of Scope*/
/*60440*/         0, // EndSwitchType
/*60441*/       /*Scope*/ 21|128,1/*149*/, /*->60592*/
/*60443*/         OPC_CheckChild0Type, MVT::v8i8,
/*60445*/         OPC_SwitchType /*5 cases */, 27, MVT::f64,// ->60475
/*60448*/           OPC_Scope, 5, /*->60455*/ // 2 children in Scope
/*60450*/             OPC_CheckPatternPredicate, 17, // (getTargetLowering()->isLittleEndian())
/*60452*/             OPC_CompleteMatch, 1, 0, 
                      // Src: (bitconvert:f64 DPR:v8i8:$src) - Complexity = 3
                      // Dst: DPR:f64:$src
/*60455*/           /*Scope*/ 18, /*->60474*/
/*60456*/             OPC_CheckPatternPredicate, 18, // (getTargetLowering()->isBigEndian())
/*60458*/             OPC_EmitInteger, MVT::i32, 14, 
/*60461*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*60464*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VREV64d8), 0,
                          1/*#VTs*/, MVT::f64, 3/*#Ops*/, 0, 1, 2, 
                      // Src: (bitconvert:f64 DPR:v8i8:$src) - Complexity = 3
                      // Dst: (VREV64d8:f64 DPR:v8i8:$src)
/*60474*/           0, /*End of Scope*/
/*60475*/         /*SwitchType*/ 27, MVT::v1i64,// ->60504
/*60477*/           OPC_Scope, 5, /*->60484*/ // 2 children in Scope
/*60479*/             OPC_CheckPatternPredicate, 17, // (getTargetLowering()->isLittleEndian())
/*60481*/             OPC_CompleteMatch, 1, 0, 
                      // Src: (bitconvert:v1i64 DPR:v8i8:$src) - Complexity = 3
                      // Dst: DPR:v1i64:$src
/*60484*/           /*Scope*/ 18, /*->60503*/
/*60485*/             OPC_CheckPatternPredicate, 18, // (getTargetLowering()->isBigEndian())
/*60487*/             OPC_EmitInteger, MVT::i32, 14, 
/*60490*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*60493*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VREV64d8), 0,
                          1/*#VTs*/, MVT::v1i64, 3/*#Ops*/, 0, 1, 2, 
                      // Src: (bitconvert:v1i64 DPR:v8i8:$src) - Complexity = 3
                      // Dst: (VREV64d8:v1i64 DPR:v8i8:$src)
/*60503*/           0, /*End of Scope*/
/*60504*/         /*SwitchType*/ 27, MVT::v2i32,// ->60533
/*60506*/           OPC_Scope, 5, /*->60513*/ // 2 children in Scope
/*60508*/             OPC_CheckPatternPredicate, 17, // (getTargetLowering()->isLittleEndian())
/*60510*/             OPC_CompleteMatch, 1, 0, 
                      // Src: (bitconvert:v2i32 DPR:v8i8:$src) - Complexity = 3
                      // Dst: DPR:v2i32:$src
/*60513*/           /*Scope*/ 18, /*->60532*/
/*60514*/             OPC_CheckPatternPredicate, 18, // (getTargetLowering()->isBigEndian())
/*60516*/             OPC_EmitInteger, MVT::i32, 14, 
/*60519*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*60522*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VREV32d8), 0,
                          1/*#VTs*/, MVT::v2i32, 3/*#Ops*/, 0, 1, 2, 
                      // Src: (bitconvert:v2i32 DPR:v8i8:$src) - Complexity = 3
                      // Dst: (VREV32d8:v2i32 DPR:v8i8:$src)
/*60532*/           0, /*End of Scope*/
/*60533*/         /*SwitchType*/ 27, MVT::v4i16,// ->60562
/*60535*/           OPC_Scope, 5, /*->60542*/ // 2 children in Scope
/*60537*/             OPC_CheckPatternPredicate, 17, // (getTargetLowering()->isLittleEndian())
/*60539*/             OPC_CompleteMatch, 1, 0, 
                      // Src: (bitconvert:v4i16 DPR:v8i8:$src) - Complexity = 3
                      // Dst: DPR:v4i16:$src
/*60542*/           /*Scope*/ 18, /*->60561*/
/*60543*/             OPC_CheckPatternPredicate, 18, // (getTargetLowering()->isBigEndian())
/*60545*/             OPC_EmitInteger, MVT::i32, 14, 
/*60548*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*60551*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VREV16d8), 0,
                          1/*#VTs*/, MVT::v4i16, 3/*#Ops*/, 0, 1, 2, 
                      // Src: (bitconvert:v4i16 DPR:v8i8:$src) - Complexity = 3
                      // Dst: (VREV16d8:v4i16 DPR:v8i8:$src)
/*60561*/           0, /*End of Scope*/
/*60562*/         /*SwitchType*/ 27, MVT::v2f32,// ->60591
/*60564*/           OPC_Scope, 5, /*->60571*/ // 2 children in Scope
/*60566*/             OPC_CheckPatternPredicate, 17, // (getTargetLowering()->isLittleEndian())
/*60568*/             OPC_CompleteMatch, 1, 0, 
                      // Src: (bitconvert:v2f32 DPR:v8i8:$src) - Complexity = 3
                      // Dst: DPR:v2f32:$src
/*60571*/           /*Scope*/ 18, /*->60590*/
/*60572*/             OPC_CheckPatternPredicate, 18, // (getTargetLowering()->isBigEndian())
/*60574*/             OPC_EmitInteger, MVT::i32, 14, 
/*60577*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*60580*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VREV32d8), 0,
                          1/*#VTs*/, MVT::v2f32, 3/*#Ops*/, 0, 1, 2, 
                      // Src: (bitconvert:v2f32 DPR:v8i8:$src) - Complexity = 3
                      // Dst: (VREV32d8:v2f32 DPR:v8i8:$src)
/*60590*/           0, /*End of Scope*/
/*60591*/         0, // EndSwitchType
/*60592*/       /*Scope*/ 125, /*->60718*/
/*60593*/         OPC_CheckChild0Type, MVT::v2f32,
/*60595*/         OPC_SwitchType /*5 cases */, 27, MVT::f64,// ->60625
/*60598*/           OPC_Scope, 5, /*->60605*/ // 2 children in Scope
/*60600*/             OPC_CheckPatternPredicate, 17, // (getTargetLowering()->isLittleEndian())
/*60602*/             OPC_CompleteMatch, 1, 0, 
                      // Src: (bitconvert:f64 DPR:v2f32:$src) - Complexity = 3
                      // Dst: DPR:f64:$src
/*60605*/           /*Scope*/ 18, /*->60624*/
/*60606*/             OPC_CheckPatternPredicate, 18, // (getTargetLowering()->isBigEndian())
/*60608*/             OPC_EmitInteger, MVT::i32, 14, 
/*60611*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*60614*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VREV64d32), 0,
                          1/*#VTs*/, MVT::f64, 3/*#Ops*/, 0, 1, 2, 
                      // Src: (bitconvert:f64 DPR:v2f32:$src) - Complexity = 3
                      // Dst: (VREV64d32:f64 DPR:v2f32:$src)
/*60624*/           0, /*End of Scope*/
/*60625*/         /*SwitchType*/ 27, MVT::v1i64,// ->60654
/*60627*/           OPC_Scope, 5, /*->60634*/ // 2 children in Scope
/*60629*/             OPC_CheckPatternPredicate, 17, // (getTargetLowering()->isLittleEndian())
/*60631*/             OPC_CompleteMatch, 1, 0, 
                      // Src: (bitconvert:v1i64 DPR:v2f32:$src) - Complexity = 3
                      // Dst: DPR:v1i64:$src
/*60634*/           /*Scope*/ 18, /*->60653*/
/*60635*/             OPC_CheckPatternPredicate, 18, // (getTargetLowering()->isBigEndian())
/*60637*/             OPC_EmitInteger, MVT::i32, 14, 
/*60640*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*60643*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VREV64d32), 0,
                          1/*#VTs*/, MVT::v1i64, 3/*#Ops*/, 0, 1, 2, 
                      // Src: (bitconvert:v1i64 DPR:v2f32:$src) - Complexity = 3
                      // Dst: (VREV64d32:v1i64 DPR:v2f32:$src)
/*60653*/           0, /*End of Scope*/
/*60654*/         /*SwitchType*/ 3, MVT::v2i32,// ->60659
/*60656*/           OPC_CompleteMatch, 1, 0, 
                    // Src: (bitconvert:v2i32 DPR:v2f32:$src) - Complexity = 3
                    // Dst: DPR:v2i32:$src
/*60659*/         /*SwitchType*/ 27, MVT::v4i16,// ->60688
/*60661*/           OPC_Scope, 5, /*->60668*/ // 2 children in Scope
/*60663*/             OPC_CheckPatternPredicate, 17, // (getTargetLowering()->isLittleEndian())
/*60665*/             OPC_CompleteMatch, 1, 0, 
                      // Src: (bitconvert:v4i16 DPR:v2f32:$src) - Complexity = 3
                      // Dst: DPR:v4i16:$src
/*60668*/           /*Scope*/ 18, /*->60687*/
/*60669*/             OPC_CheckPatternPredicate, 18, // (getTargetLowering()->isBigEndian())
/*60671*/             OPC_EmitInteger, MVT::i32, 14, 
/*60674*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*60677*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VREV32d16), 0,
                          1/*#VTs*/, MVT::v4i16, 3/*#Ops*/, 0, 1, 2, 
                      // Src: (bitconvert:v4i16 DPR:v2f32:$src) - Complexity = 3
                      // Dst: (VREV32d16:v4i16 DPR:v2f32:$src)
/*60687*/           0, /*End of Scope*/
/*60688*/         /*SwitchType*/ 27, MVT::v8i8,// ->60717
/*60690*/           OPC_Scope, 5, /*->60697*/ // 2 children in Scope
/*60692*/             OPC_CheckPatternPredicate, 17, // (getTargetLowering()->isLittleEndian())
/*60694*/             OPC_CompleteMatch, 1, 0, 
                      // Src: (bitconvert:v8i8 DPR:v2f32:$src) - Complexity = 3
                      // Dst: DPR:v8i8:$src
/*60697*/           /*Scope*/ 18, /*->60716*/
/*60698*/             OPC_CheckPatternPredicate, 18, // (getTargetLowering()->isBigEndian())
/*60700*/             OPC_EmitInteger, MVT::i32, 14, 
/*60703*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*60706*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VREV32d8), 0,
                          1/*#VTs*/, MVT::v8i8, 3/*#Ops*/, 0, 1, 2, 
                      // Src: (bitconvert:v8i8 DPR:v2f32:$src) - Complexity = 3
                      // Dst: (VREV32d8:v8i8 DPR:v2f32:$src)
/*60716*/           0, /*End of Scope*/
/*60717*/         0, // EndSwitchType
/*60718*/       /*Scope*/ 57, /*->60776*/
/*60719*/         OPC_CheckChild0Type, MVT::i32,
/*60721*/         OPC_CheckType, MVT::f32,
/*60723*/         OPC_Scope, 18, /*->60743*/ // 2 children in Scope
/*60725*/           OPC_CheckPatternPredicate, 59, // (Subtarget->hasVFP2()) && (Subtarget->isCortexA9() || !Subtarget->useNEONForSinglePrecisionFP())
/*60727*/           OPC_EmitInteger, MVT::i32, 14, 
/*60730*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*60733*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VMOVSR), 0,
                        1/*#VTs*/, MVT::f32, 3/*#Ops*/, 0, 1, 2, 
                    // Src: (bitconvert:f32 GPR:i32:$Rt) - Complexity = 3
                    // Dst: (VMOVSR:f32 GPR:i32:$Rt)
/*60743*/         /*Scope*/ 31, /*->60775*/
/*60744*/           OPC_CheckPatternPredicate, 60, // (Subtarget->hasNEON()) && (!Subtarget->isCortexA9() && Subtarget->useNEONForSinglePrecisionFP())
/*60746*/           OPC_EmitInteger, MVT::i32, 14, 
/*60749*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*60752*/           OPC_EmitNode, TARGET_VAL(ARM::VMOVDRR), 0,
                        1/*#VTs*/, MVT::f64, 4/*#Ops*/, 0, 0, 1, 2,  // Results = #3
/*60763*/           OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*60766*/           OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                        1/*#VTs*/, MVT::f32, 2/*#Ops*/, 3, 4, 
                    // Src: (bitconvert:f32 GPR:i32:$a) - Complexity = 3
                    // Dst: (EXTRACT_SUBREG:f32 (VMOVDRR:f64 GPR:i32:$a, GPR:i32:$a), ssub_0:i32)
/*60775*/         0, /*End of Scope*/
/*60776*/       /*Scope*/ 125, /*->60902*/
/*60777*/         OPC_CheckChild0Type, MVT::f64,
/*60779*/         OPC_SwitchType /*5 cases */, 3, MVT::v1i64,// ->60785
/*60782*/           OPC_CompleteMatch, 1, 0, 
                    // Src: (bitconvert:v1i64 DPR:f64:$src) - Complexity = 3
                    // Dst: DPR:v1i64:$src
/*60785*/         /*SwitchType*/ 27, MVT::v2i32,// ->60814
/*60787*/           OPC_Scope, 5, /*->60794*/ // 2 children in Scope
/*60789*/             OPC_CheckPatternPredicate, 17, // (getTargetLowering()->isLittleEndian())
/*60791*/             OPC_CompleteMatch, 1, 0, 
                      // Src: (bitconvert:v2i32 DPR:f64:$src) - Complexity = 3
                      // Dst: DPR:v2i32:$src
/*60794*/           /*Scope*/ 18, /*->60813*/
/*60795*/             OPC_CheckPatternPredicate, 18, // (getTargetLowering()->isBigEndian())
/*60797*/             OPC_EmitInteger, MVT::i32, 14, 
/*60800*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*60803*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VREV64d32), 0,
                          1/*#VTs*/, MVT::v2i32, 3/*#Ops*/, 0, 1, 2, 
                      // Src: (bitconvert:v2i32 DPR:f64:$src) - Complexity = 3
                      // Dst: (VREV64d32:v2i32 DPR:f64:$src)
/*60813*/           0, /*End of Scope*/
/*60814*/         /*SwitchType*/ 27, MVT::v4i16,// ->60843
/*60816*/           OPC_Scope, 5, /*->60823*/ // 2 children in Scope
/*60818*/             OPC_CheckPatternPredicate, 17, // (getTargetLowering()->isLittleEndian())
/*60820*/             OPC_CompleteMatch, 1, 0, 
                      // Src: (bitconvert:v4i16 DPR:f64:$src) - Complexity = 3
                      // Dst: DPR:v4i16:$src
/*60823*/           /*Scope*/ 18, /*->60842*/
/*60824*/             OPC_CheckPatternPredicate, 18, // (getTargetLowering()->isBigEndian())
/*60826*/             OPC_EmitInteger, MVT::i32, 14, 
/*60829*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*60832*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VREV64d16), 0,
                          1/*#VTs*/, MVT::v4i16, 3/*#Ops*/, 0, 1, 2, 
                      // Src: (bitconvert:v4i16 DPR:f64:$src) - Complexity = 3
                      // Dst: (VREV64d16:v4i16 DPR:f64:$src)
/*60842*/           0, /*End of Scope*/
/*60843*/         /*SwitchType*/ 27, MVT::v8i8,// ->60872
/*60845*/           OPC_Scope, 5, /*->60852*/ // 2 children in Scope
/*60847*/             OPC_CheckPatternPredicate, 17, // (getTargetLowering()->isLittleEndian())
/*60849*/             OPC_CompleteMatch, 1, 0, 
                      // Src: (bitconvert:v8i8 DPR:f64:$src) - Complexity = 3
                      // Dst: DPR:v8i8:$src
/*60852*/           /*Scope*/ 18, /*->60871*/
/*60853*/             OPC_CheckPatternPredicate, 18, // (getTargetLowering()->isBigEndian())
/*60855*/             OPC_EmitInteger, MVT::i32, 14, 
/*60858*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*60861*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VREV64d8), 0,
                          1/*#VTs*/, MVT::v8i8, 3/*#Ops*/, 0, 1, 2, 
                      // Src: (bitconvert:v8i8 DPR:f64:$src) - Complexity = 3
                      // Dst: (VREV64d8:v8i8 DPR:f64:$src)
/*60871*/           0, /*End of Scope*/
/*60872*/         /*SwitchType*/ 27, MVT::v2f32,// ->60901
/*60874*/           OPC_Scope, 5, /*->60881*/ // 2 children in Scope
/*60876*/             OPC_CheckPatternPredicate, 17, // (getTargetLowering()->isLittleEndian())
/*60878*/             OPC_CompleteMatch, 1, 0, 
                      // Src: (bitconvert:v2f32 DPR:f64:$src) - Complexity = 3
                      // Dst: DPR:v2f32:$src
/*60881*/           /*Scope*/ 18, /*->60900*/
/*60882*/             OPC_CheckPatternPredicate, 18, // (getTargetLowering()->isBigEndian())
/*60884*/             OPC_EmitInteger, MVT::i32, 14, 
/*60887*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*60890*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VREV64d32), 0,
                          1/*#VTs*/, MVT::v2f32, 3/*#Ops*/, 0, 1, 2, 
                      // Src: (bitconvert:v2f32 DPR:f64:$src) - Complexity = 3
                      // Dst: (VREV64d32:v2f32 DPR:f64:$src)
/*60900*/           0, /*End of Scope*/
/*60901*/         0, // EndSwitchType
/*60902*/       /*Scope*/ 125, /*->61028*/
/*60903*/         OPC_CheckChild0Type, MVT::v4i32,
/*60905*/         OPC_SwitchType /*5 cases */, 27, MVT::v2i64,// ->60935
/*60908*/           OPC_Scope, 5, /*->60915*/ // 2 children in Scope
/*60910*/             OPC_CheckPatternPredicate, 17, // (getTargetLowering()->isLittleEndian())
/*60912*/             OPC_CompleteMatch, 1, 0, 
                      // Src: (bitconvert:v2i64 QPR:v4i32:$src) - Complexity = 3
                      // Dst: QPR:v2i64:$src
/*60915*/           /*Scope*/ 18, /*->60934*/
/*60916*/             OPC_CheckPatternPredicate, 18, // (getTargetLowering()->isBigEndian())
/*60918*/             OPC_EmitInteger, MVT::i32, 14, 
/*60921*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*60924*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VREV64q32), 0,
                          1/*#VTs*/, MVT::v2i64, 3/*#Ops*/, 0, 1, 2, 
                      // Src: (bitconvert:v2i64 QPR:v4i32:$src) - Complexity = 3
                      // Dst: (VREV64q32:v2i64 QPR:v4i32:$src)
/*60934*/           0, /*End of Scope*/
/*60935*/         /*SwitchType*/ 27, MVT::v8i16,// ->60964
/*60937*/           OPC_Scope, 5, /*->60944*/ // 2 children in Scope
/*60939*/             OPC_CheckPatternPredicate, 17, // (getTargetLowering()->isLittleEndian())
/*60941*/             OPC_CompleteMatch, 1, 0, 
                      // Src: (bitconvert:v8i16 QPR:v4i32:$src) - Complexity = 3
                      // Dst: QPR:v8i16:$src
/*60944*/           /*Scope*/ 18, /*->60963*/
/*60945*/             OPC_CheckPatternPredicate, 18, // (getTargetLowering()->isBigEndian())
/*60947*/             OPC_EmitInteger, MVT::i32, 14, 
/*60950*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*60953*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VREV32q16), 0,
                          1/*#VTs*/, MVT::v8i16, 3/*#Ops*/, 0, 1, 2, 
                      // Src: (bitconvert:v8i16 QPR:v4i32:$src) - Complexity = 3
                      // Dst: (VREV32q16:v8i16 QPR:v4i32:$src)
/*60963*/           0, /*End of Scope*/
/*60964*/         /*SwitchType*/ 27, MVT::v16i8,// ->60993
/*60966*/           OPC_Scope, 5, /*->60973*/ // 2 children in Scope
/*60968*/             OPC_CheckPatternPredicate, 17, // (getTargetLowering()->isLittleEndian())
/*60970*/             OPC_CompleteMatch, 1, 0, 
                      // Src: (bitconvert:v16i8 QPR:v4i32:$src) - Complexity = 3
                      // Dst: QPR:v16i8:$src
/*60973*/           /*Scope*/ 18, /*->60992*/
/*60974*/             OPC_CheckPatternPredicate, 18, // (getTargetLowering()->isBigEndian())
/*60976*/             OPC_EmitInteger, MVT::i32, 14, 
/*60979*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*60982*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VREV32q8), 0,
                          1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 0, 1, 2, 
                      // Src: (bitconvert:v16i8 QPR:v4i32:$src) - Complexity = 3
                      // Dst: (VREV32q8:v16i8 QPR:v4i32:$src)
/*60992*/           0, /*End of Scope*/
/*60993*/         /*SwitchType*/ 3, MVT::v4f32,// ->60998
/*60995*/           OPC_CompleteMatch, 1, 0, 
                    // Src: (bitconvert:v4f32 QPR:v4i32:$src) - Complexity = 3
                    // Dst: QPR:v4f32:$src
/*60998*/         /*SwitchType*/ 27, MVT::v2f64,// ->61027
/*61000*/           OPC_Scope, 5, /*->61007*/ // 2 children in Scope
/*61002*/             OPC_CheckPatternPredicate, 17, // (getTargetLowering()->isLittleEndian())
/*61004*/             OPC_CompleteMatch, 1, 0, 
                      // Src: (bitconvert:v2f64 QPR:v4i32:$src) - Complexity = 3
                      // Dst: QPR:v2f64:$src
/*61007*/           /*Scope*/ 18, /*->61026*/
/*61008*/             OPC_CheckPatternPredicate, 18, // (getTargetLowering()->isBigEndian())
/*61010*/             OPC_EmitInteger, MVT::i32, 14, 
/*61013*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*61016*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VREV64q32), 0,
                          1/*#VTs*/, MVT::v2f64, 3/*#Ops*/, 0, 1, 2, 
                      // Src: (bitconvert:v2f64 QPR:v4i32:$src) - Complexity = 3
                      // Dst: (VREV64q32:v2f64 QPR:v4i32:$src)
/*61026*/           0, /*End of Scope*/
/*61027*/         0, // EndSwitchType
/*61028*/       /*Scope*/ 21|128,1/*149*/, /*->61179*/
/*61030*/         OPC_CheckChild0Type, MVT::v8i16,
/*61032*/         OPC_SwitchType /*5 cases */, 27, MVT::v2i64,// ->61062
/*61035*/           OPC_Scope, 5, /*->61042*/ // 2 children in Scope
/*61037*/             OPC_CheckPatternPredicate, 17, // (getTargetLowering()->isLittleEndian())
/*61039*/             OPC_CompleteMatch, 1, 0, 
                      // Src: (bitconvert:v2i64 QPR:v8i16:$src) - Complexity = 3
                      // Dst: QPR:v2i64:$src
/*61042*/           /*Scope*/ 18, /*->61061*/
/*61043*/             OPC_CheckPatternPredicate, 18, // (getTargetLowering()->isBigEndian())
/*61045*/             OPC_EmitInteger, MVT::i32, 14, 
/*61048*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*61051*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VREV64q16), 0,
                          1/*#VTs*/, MVT::v2i64, 3/*#Ops*/, 0, 1, 2, 
                      // Src: (bitconvert:v2i64 QPR:v8i16:$src) - Complexity = 3
                      // Dst: (VREV64q16:v2i64 QPR:v8i16:$src)
/*61061*/           0, /*End of Scope*/
/*61062*/         /*SwitchType*/ 27, MVT::v4i32,// ->61091
/*61064*/           OPC_Scope, 5, /*->61071*/ // 2 children in Scope
/*61066*/             OPC_CheckPatternPredicate, 17, // (getTargetLowering()->isLittleEndian())
/*61068*/             OPC_CompleteMatch, 1, 0, 
                      // Src: (bitconvert:v4i32 QPR:v8i16:$src) - Complexity = 3
                      // Dst: QPR:v4i32:$src
/*61071*/           /*Scope*/ 18, /*->61090*/
/*61072*/             OPC_CheckPatternPredicate, 18, // (getTargetLowering()->isBigEndian())
/*61074*/             OPC_EmitInteger, MVT::i32, 14, 
/*61077*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*61080*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VREV32q16), 0,
                          1/*#VTs*/, MVT::v4i32, 3/*#Ops*/, 0, 1, 2, 
                      // Src: (bitconvert:v4i32 QPR:v8i16:$src) - Complexity = 3
                      // Dst: (VREV32q16:v4i32 QPR:v8i16:$src)
/*61090*/           0, /*End of Scope*/
/*61091*/         /*SwitchType*/ 27, MVT::v16i8,// ->61120
/*61093*/           OPC_Scope, 5, /*->61100*/ // 2 children in Scope
/*61095*/             OPC_CheckPatternPredicate, 17, // (getTargetLowering()->isLittleEndian())
/*61097*/             OPC_CompleteMatch, 1, 0, 
                      // Src: (bitconvert:v16i8 QPR:v8i16:$src) - Complexity = 3
                      // Dst: QPR:v16i8:$src
/*61100*/           /*Scope*/ 18, /*->61119*/
/*61101*/             OPC_CheckPatternPredicate, 18, // (getTargetLowering()->isBigEndian())
/*61103*/             OPC_EmitInteger, MVT::i32, 14, 
/*61106*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*61109*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VREV16q8), 0,
                          1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 0, 1, 2, 
                      // Src: (bitconvert:v16i8 QPR:v8i16:$src) - Complexity = 3
                      // Dst: (VREV16q8:v16i8 QPR:v8i16:$src)
/*61119*/           0, /*End of Scope*/
/*61120*/         /*SwitchType*/ 27, MVT::v4f32,// ->61149
/*61122*/           OPC_Scope, 5, /*->61129*/ // 2 children in Scope
/*61124*/             OPC_CheckPatternPredicate, 17, // (getTargetLowering()->isLittleEndian())
/*61126*/             OPC_CompleteMatch, 1, 0, 
                      // Src: (bitconvert:v4f32 QPR:v8i16:$src) - Complexity = 3
                      // Dst: QPR:v4f32:$src
/*61129*/           /*Scope*/ 18, /*->61148*/
/*61130*/             OPC_CheckPatternPredicate, 18, // (getTargetLowering()->isBigEndian())
/*61132*/             OPC_EmitInteger, MVT::i32, 14, 
/*61135*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*61138*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VREV32q16), 0,
                          1/*#VTs*/, MVT::v4f32, 3/*#Ops*/, 0, 1, 2, 
                      // Src: (bitconvert:v4f32 QPR:v8i16:$src) - Complexity = 3
                      // Dst: (VREV32q16:v4f32 QPR:v8i16:$src)
/*61148*/           0, /*End of Scope*/
/*61149*/         /*SwitchType*/ 27, MVT::v2f64,// ->61178
/*61151*/           OPC_Scope, 5, /*->61158*/ // 2 children in Scope
/*61153*/             OPC_CheckPatternPredicate, 17, // (getTargetLowering()->isLittleEndian())
/*61155*/             OPC_CompleteMatch, 1, 0, 
                      // Src: (bitconvert:v2f64 QPR:v8i16:$src) - Complexity = 3
                      // Dst: QPR:v2f64:$src
/*61158*/           /*Scope*/ 18, /*->61177*/
/*61159*/             OPC_CheckPatternPredicate, 18, // (getTargetLowering()->isBigEndian())
/*61161*/             OPC_EmitInteger, MVT::i32, 14, 
/*61164*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*61167*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VREV64q16), 0,
                          1/*#VTs*/, MVT::v2f64, 3/*#Ops*/, 0, 1, 2, 
                      // Src: (bitconvert:v2f64 QPR:v8i16:$src) - Complexity = 3
                      // Dst: (VREV64q16:v2f64 QPR:v8i16:$src)
/*61177*/           0, /*End of Scope*/
/*61178*/         0, // EndSwitchType
/*61179*/       /*Scope*/ 21|128,1/*149*/, /*->61330*/
/*61181*/         OPC_CheckChild0Type, MVT::v16i8,
/*61183*/         OPC_SwitchType /*5 cases */, 27, MVT::v2i64,// ->61213
/*61186*/           OPC_Scope, 5, /*->61193*/ // 2 children in Scope
/*61188*/             OPC_CheckPatternPredicate, 17, // (getTargetLowering()->isLittleEndian())
/*61190*/             OPC_CompleteMatch, 1, 0, 
                      // Src: (bitconvert:v2i64 QPR:v16i8:$src) - Complexity = 3
                      // Dst: QPR:v2i64:$src
/*61193*/           /*Scope*/ 18, /*->61212*/
/*61194*/             OPC_CheckPatternPredicate, 18, // (getTargetLowering()->isBigEndian())
/*61196*/             OPC_EmitInteger, MVT::i32, 14, 
/*61199*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*61202*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VREV64q8), 0,
                          1/*#VTs*/, MVT::v2i64, 3/*#Ops*/, 0, 1, 2, 
                      // Src: (bitconvert:v2i64 QPR:v16i8:$src) - Complexity = 3
                      // Dst: (VREV64q8:v2i64 QPR:v16i8:$src)
/*61212*/           0, /*End of Scope*/
/*61213*/         /*SwitchType*/ 27, MVT::v4i32,// ->61242
/*61215*/           OPC_Scope, 5, /*->61222*/ // 2 children in Scope
/*61217*/             OPC_CheckPatternPredicate, 17, // (getTargetLowering()->isLittleEndian())
/*61219*/             OPC_CompleteMatch, 1, 0, 
                      // Src: (bitconvert:v4i32 QPR:v16i8:$src) - Complexity = 3
                      // Dst: QPR:v4i32:$src
/*61222*/           /*Scope*/ 18, /*->61241*/
/*61223*/             OPC_CheckPatternPredicate, 18, // (getTargetLowering()->isBigEndian())
/*61225*/             OPC_EmitInteger, MVT::i32, 14, 
/*61228*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*61231*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VREV32q8), 0,
                          1/*#VTs*/, MVT::v4i32, 3/*#Ops*/, 0, 1, 2, 
                      // Src: (bitconvert:v4i32 QPR:v16i8:$src) - Complexity = 3
                      // Dst: (VREV32q8:v4i32 QPR:v16i8:$src)
/*61241*/           0, /*End of Scope*/
/*61242*/         /*SwitchType*/ 27, MVT::v8i16,// ->61271
/*61244*/           OPC_Scope, 5, /*->61251*/ // 2 children in Scope
/*61246*/             OPC_CheckPatternPredicate, 17, // (getTargetLowering()->isLittleEndian())
/*61248*/             OPC_CompleteMatch, 1, 0, 
                      // Src: (bitconvert:v8i16 QPR:v16i8:$src) - Complexity = 3
                      // Dst: QPR:v8i16:$src
/*61251*/           /*Scope*/ 18, /*->61270*/
/*61252*/             OPC_CheckPatternPredicate, 18, // (getTargetLowering()->isBigEndian())
/*61254*/             OPC_EmitInteger, MVT::i32, 14, 
/*61257*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*61260*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VREV16q8), 0,
                          1/*#VTs*/, MVT::v8i16, 3/*#Ops*/, 0, 1, 2, 
                      // Src: (bitconvert:v8i16 QPR:v16i8:$src) - Complexity = 3
                      // Dst: (VREV16q8:v8i16 QPR:v16i8:$src)
/*61270*/           0, /*End of Scope*/
/*61271*/         /*SwitchType*/ 27, MVT::v4f32,// ->61300
/*61273*/           OPC_Scope, 5, /*->61280*/ // 2 children in Scope
/*61275*/             OPC_CheckPatternPredicate, 17, // (getTargetLowering()->isLittleEndian())
/*61277*/             OPC_CompleteMatch, 1, 0, 
                      // Src: (bitconvert:v4f32 QPR:v16i8:$src) - Complexity = 3
                      // Dst: QPR:v4f32:$src
/*61280*/           /*Scope*/ 18, /*->61299*/
/*61281*/             OPC_CheckPatternPredicate, 18, // (getTargetLowering()->isBigEndian())
/*61283*/             OPC_EmitInteger, MVT::i32, 14, 
/*61286*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*61289*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VREV32q8), 0,
                          1/*#VTs*/, MVT::v4f32, 3/*#Ops*/, 0, 1, 2, 
                      // Src: (bitconvert:v4f32 QPR:v16i8:$src) - Complexity = 3
                      // Dst: (VREV32q8:v4f32 QPR:v16i8:$src)
/*61299*/           0, /*End of Scope*/
/*61300*/         /*SwitchType*/ 27, MVT::v2f64,// ->61329
/*61302*/           OPC_Scope, 5, /*->61309*/ // 2 children in Scope
/*61304*/             OPC_CheckPatternPredicate, 17, // (getTargetLowering()->isLittleEndian())
/*61306*/             OPC_CompleteMatch, 1, 0, 
                      // Src: (bitconvert:v2f64 QPR:v16i8:$src) - Complexity = 3
                      // Dst: QPR:v2f64:$src
/*61309*/           /*Scope*/ 18, /*->61328*/
/*61310*/             OPC_CheckPatternPredicate, 18, // (getTargetLowering()->isBigEndian())
/*61312*/             OPC_EmitInteger, MVT::i32, 14, 
/*61315*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*61318*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VREV64q8), 0,
                          1/*#VTs*/, MVT::v2f64, 3/*#Ops*/, 0, 1, 2, 
                      // Src: (bitconvert:v2f64 QPR:v16i8:$src) - Complexity = 3
                      // Dst: (VREV64q8:v2f64 QPR:v16i8:$src)
/*61328*/           0, /*End of Scope*/
/*61329*/         0, // EndSwitchType
/*61330*/       /*Scope*/ 125, /*->61456*/
/*61331*/         OPC_CheckChild0Type, MVT::v2f64,
/*61333*/         OPC_SwitchType /*5 cases */, 3, MVT::v2i64,// ->61339
/*61336*/           OPC_CompleteMatch, 1, 0, 
                    // Src: (bitconvert:v2i64 QPR:v2f64:$src) - Complexity = 3
                    // Dst: QPR:v2i64:$src
/*61339*/         /*SwitchType*/ 27, MVT::v4i32,// ->61368
/*61341*/           OPC_Scope, 5, /*->61348*/ // 2 children in Scope
/*61343*/             OPC_CheckPatternPredicate, 17, // (getTargetLowering()->isLittleEndian())
/*61345*/             OPC_CompleteMatch, 1, 0, 
                      // Src: (bitconvert:v4i32 QPR:v2f64:$src) - Complexity = 3
                      // Dst: QPR:v4i32:$src
/*61348*/           /*Scope*/ 18, /*->61367*/
/*61349*/             OPC_CheckPatternPredicate, 18, // (getTargetLowering()->isBigEndian())
/*61351*/             OPC_EmitInteger, MVT::i32, 14, 
/*61354*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*61357*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VREV64q32), 0,
                          1/*#VTs*/, MVT::v4i32, 3/*#Ops*/, 0, 1, 2, 
                      // Src: (bitconvert:v4i32 QPR:v2f64:$src) - Complexity = 3
                      // Dst: (VREV64q32:v4i32 QPR:v2f64:$src)
/*61367*/           0, /*End of Scope*/
/*61368*/         /*SwitchType*/ 27, MVT::v8i16,// ->61397
/*61370*/           OPC_Scope, 5, /*->61377*/ // 2 children in Scope
/*61372*/             OPC_CheckPatternPredicate, 17, // (getTargetLowering()->isLittleEndian())
/*61374*/             OPC_CompleteMatch, 1, 0, 
                      // Src: (bitconvert:v8i16 QPR:v2f64:$src) - Complexity = 3
                      // Dst: QPR:v8i16:$src
/*61377*/           /*Scope*/ 18, /*->61396*/
/*61378*/             OPC_CheckPatternPredicate, 18, // (getTargetLowering()->isBigEndian())
/*61380*/             OPC_EmitInteger, MVT::i32, 14, 
/*61383*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*61386*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VREV64q16), 0,
                          1/*#VTs*/, MVT::v8i16, 3/*#Ops*/, 0, 1, 2, 
                      // Src: (bitconvert:v8i16 QPR:v2f64:$src) - Complexity = 3
                      // Dst: (VREV64q16:v8i16 QPR:v2f64:$src)
/*61396*/           0, /*End of Scope*/
/*61397*/         /*SwitchType*/ 27, MVT::v16i8,// ->61426
/*61399*/           OPC_Scope, 5, /*->61406*/ // 2 children in Scope
/*61401*/             OPC_CheckPatternPredicate, 17, // (getTargetLowering()->isLittleEndian())
/*61403*/             OPC_CompleteMatch, 1, 0, 
                      // Src: (bitconvert:v16i8 QPR:v2f64:$src) - Complexity = 3
                      // Dst: QPR:v16i8:$src
/*61406*/           /*Scope*/ 18, /*->61425*/
/*61407*/             OPC_CheckPatternPredicate, 18, // (getTargetLowering()->isBigEndian())
/*61409*/             OPC_EmitInteger, MVT::i32, 14, 
/*61412*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*61415*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VREV64q8), 0,
                          1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 0, 1, 2, 
                      // Src: (bitconvert:v16i8 QPR:v2f64:$src) - Complexity = 3
                      // Dst: (VREV64q8:v16i8 QPR:v2f64:$src)
/*61425*/           0, /*End of Scope*/
/*61426*/         /*SwitchType*/ 27, MVT::v4f32,// ->61455
/*61428*/           OPC_Scope, 5, /*->61435*/ // 2 children in Scope
/*61430*/             OPC_CheckPatternPredicate, 17, // (getTargetLowering()->isLittleEndian())
/*61432*/             OPC_CompleteMatch, 1, 0, 
                      // Src: (bitconvert:v4f32 QPR:v2f64:$src) - Complexity = 3
                      // Dst: QPR:v4f32:$src
/*61435*/           /*Scope*/ 18, /*->61454*/
/*61436*/             OPC_CheckPatternPredicate, 18, // (getTargetLowering()->isBigEndian())
/*61438*/             OPC_EmitInteger, MVT::i32, 14, 
/*61441*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*61444*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VREV64q32), 0,
                          1/*#VTs*/, MVT::v4f32, 3/*#Ops*/, 0, 1, 2, 
                      // Src: (bitconvert:v4f32 QPR:v2f64:$src) - Complexity = 3
                      // Dst: (VREV64q32:v4f32 QPR:v2f64:$src)
/*61454*/           0, /*End of Scope*/
/*61455*/         0, // EndSwitchType
/*61456*/       /*Scope*/ 125, /*->61582*/
/*61457*/         OPC_CheckChild0Type, MVT::v4f32,
/*61459*/         OPC_SwitchType /*5 cases */, 27, MVT::v2i64,// ->61489
/*61462*/           OPC_Scope, 5, /*->61469*/ // 2 children in Scope
/*61464*/             OPC_CheckPatternPredicate, 17, // (getTargetLowering()->isLittleEndian())
/*61466*/             OPC_CompleteMatch, 1, 0, 
                      // Src: (bitconvert:v2i64 QPR:v4f32:$src) - Complexity = 3
                      // Dst: QPR:v2i64:$src
/*61469*/           /*Scope*/ 18, /*->61488*/
/*61470*/             OPC_CheckPatternPredicate, 18, // (getTargetLowering()->isBigEndian())
/*61472*/             OPC_EmitInteger, MVT::i32, 14, 
/*61475*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*61478*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VREV64q32), 0,
                          1/*#VTs*/, MVT::v2i64, 3/*#Ops*/, 0, 1, 2, 
                      // Src: (bitconvert:v2i64 QPR:v4f32:$src) - Complexity = 3
                      // Dst: (VREV64q32:v2i64 QPR:v4f32:$src)
/*61488*/           0, /*End of Scope*/
/*61489*/         /*SwitchType*/ 3, MVT::v4i32,// ->61494
/*61491*/           OPC_CompleteMatch, 1, 0, 
                    // Src: (bitconvert:v4i32 QPR:v4f32:$src) - Complexity = 3
                    // Dst: QPR:v4i32:$src
/*61494*/         /*SwitchType*/ 27, MVT::v8i16,// ->61523
/*61496*/           OPC_Scope, 5, /*->61503*/ // 2 children in Scope
/*61498*/             OPC_CheckPatternPredicate, 17, // (getTargetLowering()->isLittleEndian())
/*61500*/             OPC_CompleteMatch, 1, 0, 
                      // Src: (bitconvert:v8i16 QPR:v4f32:$src) - Complexity = 3
                      // Dst: QPR:v8i16:$src
/*61503*/           /*Scope*/ 18, /*->61522*/
/*61504*/             OPC_CheckPatternPredicate, 18, // (getTargetLowering()->isBigEndian())
/*61506*/             OPC_EmitInteger, MVT::i32, 14, 
/*61509*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*61512*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VREV32q16), 0,
                          1/*#VTs*/, MVT::v8i16, 3/*#Ops*/, 0, 1, 2, 
                      // Src: (bitconvert:v8i16 QPR:v4f32:$src) - Complexity = 3
                      // Dst: (VREV32q16:v8i16 QPR:v4f32:$src)
/*61522*/           0, /*End of Scope*/
/*61523*/         /*SwitchType*/ 27, MVT::v16i8,// ->61552
/*61525*/           OPC_Scope, 5, /*->61532*/ // 2 children in Scope
/*61527*/             OPC_CheckPatternPredicate, 17, // (getTargetLowering()->isLittleEndian())
/*61529*/             OPC_CompleteMatch, 1, 0, 
                      // Src: (bitconvert:v16i8 QPR:v4f32:$src) - Complexity = 3
                      // Dst: QPR:v16i8:$src
/*61532*/           /*Scope*/ 18, /*->61551*/
/*61533*/             OPC_CheckPatternPredicate, 18, // (getTargetLowering()->isBigEndian())
/*61535*/             OPC_EmitInteger, MVT::i32, 14, 
/*61538*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*61541*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VREV32q8), 0,
                          1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 0, 1, 2, 
                      // Src: (bitconvert:v16i8 QPR:v4f32:$src) - Complexity = 3
                      // Dst: (VREV32q8:v16i8 QPR:v4f32:$src)
/*61551*/           0, /*End of Scope*/
/*61552*/         /*SwitchType*/ 27, MVT::v2f64,// ->61581
/*61554*/           OPC_Scope, 5, /*->61561*/ // 2 children in Scope
/*61556*/             OPC_CheckPatternPredicate, 17, // (getTargetLowering()->isLittleEndian())
/*61558*/             OPC_CompleteMatch, 1, 0, 
                      // Src: (bitconvert:v2f64 QPR:v4f32:$src) - Complexity = 3
                      // Dst: QPR:v2f64:$src
/*61561*/           /*Scope*/ 18, /*->61580*/
/*61562*/             OPC_CheckPatternPredicate, 18, // (getTargetLowering()->isBigEndian())
/*61564*/             OPC_EmitInteger, MVT::i32, 14, 
/*61567*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*61570*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VREV64q32), 0,
                          1/*#VTs*/, MVT::v2f64, 3/*#Ops*/, 0, 1, 2, 
                      // Src: (bitconvert:v2f64 QPR:v4f32:$src) - Complexity = 3
                      // Dst: (VREV64q32:v2f64 QPR:v4f32:$src)
/*61580*/           0, /*End of Scope*/
/*61581*/         0, // EndSwitchType
/*61582*/       /*Scope*/ 125, /*->61708*/
/*61583*/         OPC_CheckChild0Type, MVT::v2i64,
/*61585*/         OPC_SwitchType /*5 cases */, 27, MVT::v4i32,// ->61615
/*61588*/           OPC_Scope, 5, /*->61595*/ // 2 children in Scope
/*61590*/             OPC_CheckPatternPredicate, 17, // (getTargetLowering()->isLittleEndian())
/*61592*/             OPC_CompleteMatch, 1, 0, 
                      // Src: (bitconvert:v4i32 QPR:v2i64:$src) - Complexity = 3
                      // Dst: QPR:v4i32:$src
/*61595*/           /*Scope*/ 18, /*->61614*/
/*61596*/             OPC_CheckPatternPredicate, 18, // (getTargetLowering()->isBigEndian())
/*61598*/             OPC_EmitInteger, MVT::i32, 14, 
/*61601*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*61604*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VREV64q32), 0,
                          1/*#VTs*/, MVT::v4i32, 3/*#Ops*/, 0, 1, 2, 
                      // Src: (bitconvert:v4i32 QPR:v2i64:$src) - Complexity = 3
                      // Dst: (VREV64q32:v4i32 QPR:v2i64:$src)
/*61614*/           0, /*End of Scope*/
/*61615*/         /*SwitchType*/ 27, MVT::v8i16,// ->61644
/*61617*/           OPC_Scope, 5, /*->61624*/ // 2 children in Scope
/*61619*/             OPC_CheckPatternPredicate, 17, // (getTargetLowering()->isLittleEndian())
/*61621*/             OPC_CompleteMatch, 1, 0, 
                      // Src: (bitconvert:v8i16 QPR:v2i64:$src) - Complexity = 3
                      // Dst: QPR:v8i16:$src
/*61624*/           /*Scope*/ 18, /*->61643*/
/*61625*/             OPC_CheckPatternPredicate, 18, // (getTargetLowering()->isBigEndian())
/*61627*/             OPC_EmitInteger, MVT::i32, 14, 
/*61630*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*61633*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VREV64q16), 0,
                          1/*#VTs*/, MVT::v8i16, 3/*#Ops*/, 0, 1, 2, 
                      // Src: (bitconvert:v8i16 QPR:v2i64:$src) - Complexity = 3
                      // Dst: (VREV64q16:v8i16 QPR:v2i64:$src)
/*61643*/           0, /*End of Scope*/
/*61644*/         /*SwitchType*/ 27, MVT::v16i8,// ->61673
/*61646*/           OPC_Scope, 5, /*->61653*/ // 2 children in Scope
/*61648*/             OPC_CheckPatternPredicate, 17, // (getTargetLowering()->isLittleEndian())
/*61650*/             OPC_CompleteMatch, 1, 0, 
                      // Src: (bitconvert:v16i8 QPR:v2i64:$src) - Complexity = 3
                      // Dst: QPR:v16i8:$src
/*61653*/           /*Scope*/ 18, /*->61672*/
/*61654*/             OPC_CheckPatternPredicate, 18, // (getTargetLowering()->isBigEndian())
/*61656*/             OPC_EmitInteger, MVT::i32, 14, 
/*61659*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*61662*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VREV64q8), 0,
                          1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 0, 1, 2, 
                      // Src: (bitconvert:v16i8 QPR:v2i64:$src) - Complexity = 3
                      // Dst: (VREV64q8:v16i8 QPR:v2i64:$src)
/*61672*/           0, /*End of Scope*/
/*61673*/         /*SwitchType*/ 27, MVT::v4f32,// ->61702
/*61675*/           OPC_Scope, 5, /*->61682*/ // 2 children in Scope
/*61677*/             OPC_CheckPatternPredicate, 17, // (getTargetLowering()->isLittleEndian())
/*61679*/             OPC_CompleteMatch, 1, 0, 
                      // Src: (bitconvert:v4f32 QPR:v2i64:$src) - Complexity = 3
                      // Dst: QPR:v4f32:$src
/*61682*/           /*Scope*/ 18, /*->61701*/
/*61683*/             OPC_CheckPatternPredicate, 18, // (getTargetLowering()->isBigEndian())
/*61685*/             OPC_EmitInteger, MVT::i32, 14, 
/*61688*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*61691*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VREV64q32), 0,
                          1/*#VTs*/, MVT::v4f32, 3/*#Ops*/, 0, 1, 2, 
                      // Src: (bitconvert:v4f32 QPR:v2i64:$src) - Complexity = 3
                      // Dst: (VREV64q32:v4f32 QPR:v2i64:$src)
/*61701*/           0, /*End of Scope*/
/*61702*/         /*SwitchType*/ 3, MVT::v2f64,// ->61707
/*61704*/           OPC_CompleteMatch, 1, 0, 
                    // Src: (bitconvert:v2f64 QPR:v2i64:$src) - Complexity = 3
                    // Dst: QPR:v2f64:$src
/*61707*/         0, // EndSwitchType
/*61708*/       0, /*End of Scope*/
/*61709*/     0, /*End of Scope*/
/*61710*/   /*SwitchOpcode*/ 18, TARGET_VAL(ARMISD::FMSTAT),// ->61731
/*61713*/     OPC_CaptureGlueInput,
/*61714*/     OPC_CheckPatternPredicate, 16, // (Subtarget->hasVFP2())
/*61716*/     OPC_EmitInteger, MVT::i32, 14, 
/*61719*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*61722*/     OPC_MorphNodeTo, TARGET_VAL(ARM::FMSTAT), 0|OPFL_GlueInput|OPFL_GlueOutput,
                  1/*#VTs*/, MVT::i32, 2/*#Ops*/, 0, 1, 
              // Src: (arm_fmstat) - Complexity = 3
              // Dst: (FMSTAT:i32)
/*61731*/   /*SwitchOpcode*/ 67, TARGET_VAL(ISD::FP_TO_FP16),// ->61801
/*61734*/     OPC_RecordChild0, // #0 = $a
/*61735*/     OPC_CheckType, MVT::i32,
/*61737*/     OPC_Scope, 30, /*->61769*/ // 2 children in Scope
/*61739*/       OPC_CheckChild0Type, MVT::f32,
/*61741*/       OPC_EmitInteger, MVT::i32, 14, 
/*61744*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*61747*/       OPC_EmitNode, TARGET_VAL(ARM::VCVTBSH), 0,
                    1/*#VTs*/, MVT::f32, 3/*#Ops*/, 0, 1, 2,  // Results = #3
/*61757*/       OPC_EmitInteger, MVT::i32, ARM::GPRRegClassID,
/*61760*/       OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                    1/*#VTs*/, MVT::i32, 2/*#Ops*/, 3, 4, 
                // Src: (fp_to_f16:i32 SPR:f32:$a) - Complexity = 3
                // Dst: (COPY_TO_REGCLASS:i32 (VCVTBSH:f32 SPR:f32:$a), GPR:i32)
/*61769*/     /*Scope*/ 30, /*->61800*/
/*61770*/       OPC_CheckChild0Type, MVT::f64,
/*61772*/       OPC_EmitInteger, MVT::i32, 14, 
/*61775*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*61778*/       OPC_EmitNode, TARGET_VAL(ARM::VCVTBDH), 0,
                    1/*#VTs*/, MVT::f32, 3/*#Ops*/, 0, 1, 2,  // Results = #3
/*61788*/       OPC_EmitInteger, MVT::i32, ARM::GPRRegClassID,
/*61791*/       OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                    1/*#VTs*/, MVT::i32, 2/*#Ops*/, 3, 4, 
                // Src: (fp_to_f16:i32 DPR:f64:$a) - Complexity = 3
                // Dst: (COPY_TO_REGCLASS:i32 (VCVTBDH:f32 DPR:f64:$a), GPR:i32)
/*61800*/     0, /*End of Scope*/
/*61801*/   /*SwitchOpcode*/ 9, TARGET_VAL(ARMISD::WIN__CHKSTK),// ->61813
/*61804*/     OPC_RecordNode, // #0 = 'win__chkstk' chained node
/*61805*/     OPC_EmitMergeInputChains1_0,
/*61806*/     OPC_MorphNodeTo, TARGET_VAL(ARM::WIN__CHKSTK), 0|OPFL_Chain,
                  1/*#VTs*/, MVT::i32, 0/*#Ops*/, 
              // Src: (win__chkstk) - Complexity = 3
              // Dst: (WIN__CHKSTK:i32)
/*61813*/   /*SwitchOpcode*/ 76, TARGET_VAL(ARMISD::EH_SJLJ_SETJMP),// ->61892
/*61816*/     OPC_RecordNode, // #0 = 'ARMeh_sjlj_setjmp' chained node
/*61817*/     OPC_RecordChild1, // #1 = $src
/*61818*/     OPC_CheckChild1Type, MVT::i32,
/*61820*/     OPC_RecordChild2, // #2 = $val
/*61821*/     OPC_CheckChild2Type, MVT::i32,
/*61823*/     OPC_CheckType, MVT::i32,
/*61825*/     OPC_Scope, 12, /*->61839*/ // 5 children in Scope
/*61827*/       OPC_CheckPatternPredicate, 61, // (!Subtarget->isThumb()) && (Subtarget->hasVFP2())
/*61829*/       OPC_EmitMergeInputChains1_0,
/*61830*/       OPC_MorphNodeTo, TARGET_VAL(ARM::Int_eh_sjlj_setjmp), 0|OPFL_Chain,
                    1/*#VTs*/, MVT::i32, 2/*#Ops*/, 1, 2, 
                // Src: (ARMeh_sjlj_setjmp:i32 GPR:i32:$src, GPR:i32:$val) - Complexity = 3
                // Dst: (Int_eh_sjlj_setjmp:i32 GPR:i32:$src, GPR:i32:$val)
/*61839*/     /*Scope*/ 12, /*->61852*/
/*61840*/       OPC_CheckPatternPredicate, 62, // (!Subtarget->isThumb()) && (!Subtarget->hasVFP2())
/*61842*/       OPC_EmitMergeInputChains1_0,
/*61843*/       OPC_MorphNodeTo, TARGET_VAL(ARM::Int_eh_sjlj_setjmp_nofp), 0|OPFL_Chain,
                    1/*#VTs*/, MVT::i32, 2/*#Ops*/, 1, 2, 
                // Src: (ARMeh_sjlj_setjmp:i32 GPR:i32:$src, GPR:i32:$val) - Complexity = 3
                // Dst: (Int_eh_sjlj_setjmp_nofp:i32 GPR:i32:$src, GPR:i32:$val)
/*61852*/     /*Scope*/ 12, /*->61865*/
/*61853*/       OPC_CheckPatternPredicate, 6, // (Subtarget->isThumb()) && (Subtarget->isThumb1Only())
/*61855*/       OPC_EmitMergeInputChains1_0,
/*61856*/       OPC_MorphNodeTo, TARGET_VAL(ARM::tInt_eh_sjlj_setjmp), 0|OPFL_Chain,
                    1/*#VTs*/, MVT::i32, 2/*#Ops*/, 1, 2, 
                // Src: (ARMeh_sjlj_setjmp:i32 tGPR:i32:$src, tGPR:i32:$val) - Complexity = 3
                // Dst: (tInt_eh_sjlj_setjmp:i32 tGPR:i32:$src, tGPR:i32:$val)
/*61865*/     /*Scope*/ 12, /*->61878*/
/*61866*/       OPC_CheckPatternPredicate, 63, // (Subtarget->isThumb2()) && (Subtarget->hasVFP2())
/*61868*/       OPC_EmitMergeInputChains1_0,
/*61869*/       OPC_MorphNodeTo, TARGET_VAL(ARM::t2Int_eh_sjlj_setjmp), 0|OPFL_Chain,
                    1/*#VTs*/, MVT::i32, 2/*#Ops*/, 1, 2, 
                // Src: (ARMeh_sjlj_setjmp:i32 tGPR:i32:$src, tGPR:i32:$val) - Complexity = 3
                // Dst: (t2Int_eh_sjlj_setjmp:i32 tGPR:i32:$src, tGPR:i32:$val)
/*61878*/     /*Scope*/ 12, /*->61891*/
/*61879*/       OPC_CheckPatternPredicate, 64, // (Subtarget->isThumb2()) && (!Subtarget->hasVFP2())
/*61881*/       OPC_EmitMergeInputChains1_0,
/*61882*/       OPC_MorphNodeTo, TARGET_VAL(ARM::t2Int_eh_sjlj_setjmp_nofp), 0|OPFL_Chain,
                    1/*#VTs*/, MVT::i32, 2/*#Ops*/, 1, 2, 
                // Src: (ARMeh_sjlj_setjmp:i32 tGPR:i32:$src, tGPR:i32:$val) - Complexity = 3
                // Dst: (t2Int_eh_sjlj_setjmp_nofp:i32 tGPR:i32:$src, tGPR:i32:$val)
/*61891*/     0, /*End of Scope*/
/*61892*/   /*SwitchOpcode*/ 122|128,16/*2170*/, TARGET_VAL(ISD::FADD),// ->64066
/*61896*/     OPC_Scope, 113, /*->62011*/ // 16 children in Scope
/*61898*/       OPC_MoveChild, 0,
/*61900*/       OPC_CheckOpcode, TARGET_VAL(ISD::FNEG),
/*61903*/       OPC_MoveChild, 0,
/*61905*/       OPC_CheckOpcode, TARGET_VAL(ISD::FMUL),
/*61908*/       OPC_RecordChild0, // #0 = $Dn
/*61909*/       OPC_RecordChild1, // #1 = $Dm
/*61910*/       OPC_CheckPredicate, 114, // Predicate_fmul_su
/*61912*/       OPC_MoveParent,
/*61913*/       OPC_MoveParent,
/*61914*/       OPC_RecordChild1, // #2 = $Ddin
/*61915*/       OPC_CheckPredicate, 115, // Predicate_fadd_mlx
/*61917*/       OPC_SwitchType /*2 cases */, 44, MVT::f64,// ->61964
/*61920*/         OPC_Scope, 20, /*->61942*/ // 2 children in Scope
/*61922*/           OPC_CheckPatternPredicate, 65, // (Subtarget->hasVFP2()) && (!Subtarget->isFPOnlySP()) && (Subtarget->useFPVMLx()) && (!(TM.Options.AllowFPOpFusion == FPOpFusion::Fast && Subtarget->hasVFP4()) || Subtarget->isTargetDarwin())
/*61924*/           OPC_EmitInteger, MVT::i32, 14, 
/*61927*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*61930*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VMLSD), 0,
                        1/*#VTs*/, MVT::f64, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                    // Src: (fadd:f64 (fneg:f64 (fmul:f64 DPR:f64:$Dn, DPR:f64:$Dm)<<P:Predicate_fmul_su>>), DPR:f64:$Ddin)<<P:Predicate_fadd_mlx>> - Complexity = 11
                    // Dst: (VMLSD:f64 DPR:f64:$Ddin, DPR:f64:$Dn, DPR:f64:$Dm)
/*61942*/         /*Scope*/ 20, /*->61963*/
/*61943*/           OPC_CheckPatternPredicate, 66, // (Subtarget->hasVFP4()) && (!Subtarget->isFPOnlySP()) && ((TM.Options.AllowFPOpFusion == FPOpFusion::Fast &&  Subtarget->hasVFP4()) && !Subtarget->isTargetDarwin())
/*61945*/           OPC_EmitInteger, MVT::i32, 14, 
/*61948*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*61951*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VFMSD), 0,
                        1/*#VTs*/, MVT::f64, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                    // Src: (fadd:f64 (fneg:f64 (fmul:f64 DPR:f64:$Dn, DPR:f64:$Dm)<<P:Predicate_fmul_su>>), DPR:f64:$Ddin)<<P:Predicate_fadd_mlx>> - Complexity = 11
                    // Dst: (VFMSD:f64 DPR:f64:$Ddin, DPR:f64:$Dn, DPR:f64:$Dm)
/*61963*/         0, /*End of Scope*/
/*61964*/       /*SwitchType*/ 44, MVT::f32,// ->62010
/*61966*/         OPC_Scope, 20, /*->61988*/ // 2 children in Scope
/*61968*/           OPC_CheckPatternPredicate, 67, // (Subtarget->hasVFP2()) && (!Subtarget->useNEONForSinglePrecisionFP()) && (Subtarget->useFPVMLx()) && (!(TM.Options.AllowFPOpFusion == FPOpFusion::Fast && Subtarget->hasVFP4()) || Subtarget->isTargetDarwin())
/*61970*/           OPC_EmitInteger, MVT::i32, 14, 
/*61973*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*61976*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VMLSS), 0,
                        1/*#VTs*/, MVT::f32, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                    // Src: (fadd:f32 (fneg:f32 (fmul:f32 SPR:f32:$Sn, SPR:f32:$Sm)<<P:Predicate_fmul_su>>), SPR:f32:$Sdin)<<P:Predicate_fadd_mlx>> - Complexity = 11
                    // Dst: (VMLSS:f32 SPR:f32:$Sdin, SPR:f32:$Sn, SPR:f32:$Sm)
/*61988*/         /*Scope*/ 20, /*->62009*/
/*61989*/           OPC_CheckPatternPredicate, 68, // (Subtarget->hasVFP4()) && (!Subtarget->useNEONForSinglePrecisionFP()) && ((TM.Options.AllowFPOpFusion == FPOpFusion::Fast &&  Subtarget->hasVFP4()) && !Subtarget->isTargetDarwin())
/*61991*/           OPC_EmitInteger, MVT::i32, 14, 
/*61994*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*61997*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VFMSS), 0,
                        1/*#VTs*/, MVT::f32, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                    // Src: (fadd:f32 (fneg:f32 (fmul:f32 SPR:f32:$Sn, SPR:f32:$Sm)<<P:Predicate_fmul_su>>), SPR:f32:$Sdin)<<P:Predicate_fadd_mlx>> - Complexity = 11
                    // Dst: (VFMSS:f32 SPR:f32:$Sdin, SPR:f32:$Sn, SPR:f32:$Sm)
/*62009*/         0, /*End of Scope*/
/*62010*/       0, // EndSwitchType
/*62011*/     /*Scope*/ 113, /*->62125*/
/*62012*/       OPC_RecordChild0, // #0 = $Ddin
/*62013*/       OPC_MoveChild, 1,
/*62015*/       OPC_CheckOpcode, TARGET_VAL(ISD::FNEG),
/*62018*/       OPC_MoveChild, 0,
/*62020*/       OPC_CheckOpcode, TARGET_VAL(ISD::FMUL),
/*62023*/       OPC_RecordChild0, // #1 = $Dn
/*62024*/       OPC_RecordChild1, // #2 = $Dm
/*62025*/       OPC_CheckPredicate, 114, // Predicate_fmul_su
/*62027*/       OPC_MoveParent,
/*62028*/       OPC_MoveParent,
/*62029*/       OPC_CheckPredicate, 115, // Predicate_fadd_mlx
/*62031*/       OPC_SwitchType /*2 cases */, 44, MVT::f64,// ->62078
/*62034*/         OPC_Scope, 20, /*->62056*/ // 2 children in Scope
/*62036*/           OPC_CheckPatternPredicate, 65, // (Subtarget->hasVFP2()) && (!Subtarget->isFPOnlySP()) && (Subtarget->useFPVMLx()) && (!(TM.Options.AllowFPOpFusion == FPOpFusion::Fast && Subtarget->hasVFP4()) || Subtarget->isTargetDarwin())
/*62038*/           OPC_EmitInteger, MVT::i32, 14, 
/*62041*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*62044*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VMLSD), 0,
                        1/*#VTs*/, MVT::f64, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                    // Src: (fadd:f64 DPR:f64:$Ddin, (fneg:f64 (fmul:f64 DPR:f64:$Dn, DPR:f64:$Dm)<<P:Predicate_fmul_su>>))<<P:Predicate_fadd_mlx>> - Complexity = 11
                    // Dst: (VMLSD:f64 DPR:f64:$Ddin, DPR:f64:$Dn, DPR:f64:$Dm)
/*62056*/         /*Scope*/ 20, /*->62077*/
/*62057*/           OPC_CheckPatternPredicate, 66, // (Subtarget->hasVFP4()) && (!Subtarget->isFPOnlySP()) && ((TM.Options.AllowFPOpFusion == FPOpFusion::Fast &&  Subtarget->hasVFP4()) && !Subtarget->isTargetDarwin())
/*62059*/           OPC_EmitInteger, MVT::i32, 14, 
/*62062*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*62065*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VFMSD), 0,
                        1/*#VTs*/, MVT::f64, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                    // Src: (fadd:f64 DPR:f64:$Ddin, (fneg:f64 (fmul:f64 DPR:f64:$Dn, DPR:f64:$Dm)<<P:Predicate_fmul_su>>))<<P:Predicate_fadd_mlx>> - Complexity = 11
                    // Dst: (VFMSD:f64 DPR:f64:$Ddin, DPR:f64:$Dn, DPR:f64:$Dm)
/*62077*/         0, /*End of Scope*/
/*62078*/       /*SwitchType*/ 44, MVT::f32,// ->62124
/*62080*/         OPC_Scope, 20, /*->62102*/ // 2 children in Scope
/*62082*/           OPC_CheckPatternPredicate, 67, // (Subtarget->hasVFP2()) && (!Subtarget->useNEONForSinglePrecisionFP()) && (Subtarget->useFPVMLx()) && (!(TM.Options.AllowFPOpFusion == FPOpFusion::Fast && Subtarget->hasVFP4()) || Subtarget->isTargetDarwin())
/*62084*/           OPC_EmitInteger, MVT::i32, 14, 
/*62087*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*62090*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VMLSS), 0,
                        1/*#VTs*/, MVT::f32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                    // Src: (fadd:f32 SPR:f32:$Sdin, (fneg:f32 (fmul:f32 SPR:f32:$Sn, SPR:f32:$Sm)<<P:Predicate_fmul_su>>))<<P:Predicate_fadd_mlx>> - Complexity = 11
                    // Dst: (VMLSS:f32 SPR:f32:$Sdin, SPR:f32:$Sn, SPR:f32:$Sm)
/*62102*/         /*Scope*/ 20, /*->62123*/
/*62103*/           OPC_CheckPatternPredicate, 68, // (Subtarget->hasVFP4()) && (!Subtarget->useNEONForSinglePrecisionFP()) && ((TM.Options.AllowFPOpFusion == FPOpFusion::Fast &&  Subtarget->hasVFP4()) && !Subtarget->isTargetDarwin())
/*62105*/           OPC_EmitInteger, MVT::i32, 14, 
/*62108*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*62111*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VFMSS), 0,
                        1/*#VTs*/, MVT::f32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                    // Src: (fadd:f32 SPR:f32:$Sdin, (fneg:f32 (fmul:f32 SPR:f32:$Sn, SPR:f32:$Sm)<<P:Predicate_fmul_su>>))<<P:Predicate_fadd_mlx>> - Complexity = 11
                    // Dst: (VFMSS:f32 SPR:f32:$Sdin, SPR:f32:$Sn, SPR:f32:$Sm)
/*62123*/         0, /*End of Scope*/
/*62124*/       0, // EndSwitchType
/*62125*/     /*Scope*/ 59, /*->62185*/
/*62126*/       OPC_MoveChild, 0,
/*62128*/       OPC_CheckOpcode, TARGET_VAL(ISD::FMUL),
/*62131*/       OPC_RecordChild0, // #0 = $Dn
/*62132*/       OPC_RecordChild1, // #1 = $Dm
/*62133*/       OPC_CheckPredicate, 114, // Predicate_fmul_su
/*62135*/       OPC_MoveParent,
/*62136*/       OPC_RecordChild1, // #2 = $Ddin
/*62137*/       OPC_CheckPredicate, 115, // Predicate_fadd_mlx
/*62139*/       OPC_SwitchType /*2 cases */, 20, MVT::f64,// ->62162
/*62142*/         OPC_CheckPatternPredicate, 65, // (Subtarget->hasVFP2()) && (!Subtarget->isFPOnlySP()) && (Subtarget->useFPVMLx()) && (!(TM.Options.AllowFPOpFusion == FPOpFusion::Fast && Subtarget->hasVFP4()) || Subtarget->isTargetDarwin())
/*62144*/         OPC_EmitInteger, MVT::i32, 14, 
/*62147*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*62150*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VMLAD), 0,
                      1/*#VTs*/, MVT::f64, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                  // Src: (fadd:f64 (fmul:f64 DPR:f64:$Dn, DPR:f64:$Dm)<<P:Predicate_fmul_su>>, DPR:f64:$Ddin)<<P:Predicate_fadd_mlx>> - Complexity = 8
                  // Dst: (VMLAD:f64 DPR:f64:$Ddin, DPR:f64:$Dn, DPR:f64:$Dm)
/*62162*/       /*SwitchType*/ 20, MVT::f32,// ->62184
/*62164*/         OPC_CheckPatternPredicate, 67, // (Subtarget->hasVFP2()) && (!Subtarget->useNEONForSinglePrecisionFP()) && (Subtarget->useFPVMLx()) && (!(TM.Options.AllowFPOpFusion == FPOpFusion::Fast && Subtarget->hasVFP4()) || Subtarget->isTargetDarwin())
/*62166*/         OPC_EmitInteger, MVT::i32, 14, 
/*62169*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*62172*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VMLAS), 0,
                      1/*#VTs*/, MVT::f32, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                  // Src: (fadd:f32 (fmul:f32 SPR:f32:$Sn, SPR:f32:$Sm)<<P:Predicate_fmul_su>>, SPR:f32:$Sdin)<<P:Predicate_fadd_mlx>> - Complexity = 8
                  // Dst: (VMLAS:f32 SPR:f32:$Sdin, SPR:f32:$Sn, SPR:f32:$Sm)
/*62184*/       0, // EndSwitchType
/*62185*/     /*Scope*/ 59, /*->62245*/
/*62186*/       OPC_RecordChild0, // #0 = $dstin
/*62187*/       OPC_MoveChild, 1,
/*62189*/       OPC_CheckOpcode, TARGET_VAL(ISD::FMUL),
/*62192*/       OPC_RecordChild0, // #1 = $a
/*62193*/       OPC_RecordChild1, // #2 = $b
/*62194*/       OPC_CheckPredicate, 114, // Predicate_fmul_su
/*62196*/       OPC_MoveParent,
/*62197*/       OPC_CheckPredicate, 115, // Predicate_fadd_mlx
/*62199*/       OPC_SwitchType /*2 cases */, 20, MVT::f64,// ->62222
/*62202*/         OPC_CheckPatternPredicate, 65, // (Subtarget->hasVFP2()) && (!Subtarget->isFPOnlySP()) && (Subtarget->useFPVMLx()) && (!(TM.Options.AllowFPOpFusion == FPOpFusion::Fast && Subtarget->hasVFP4()) || Subtarget->isTargetDarwin())
/*62204*/         OPC_EmitInteger, MVT::i32, 14, 
/*62207*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*62210*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VMLAD), 0,
                      1/*#VTs*/, MVT::f64, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                  // Src: (fadd:f64 DPR:f64:$dstin, (fmul:f64 DPR:f64:$a, DPR:f64:$b)<<P:Predicate_fmul_su>>)<<P:Predicate_fadd_mlx>> - Complexity = 8
                  // Dst: (VMLAD:f64 DPR:f64:$dstin, DPR:f64:$a, DPR:f64:$b)
/*62222*/       /*SwitchType*/ 20, MVT::f32,// ->62244
/*62224*/         OPC_CheckPatternPredicate, 67, // (Subtarget->hasVFP2()) && (!Subtarget->useNEONForSinglePrecisionFP()) && (Subtarget->useFPVMLx()) && (!(TM.Options.AllowFPOpFusion == FPOpFusion::Fast && Subtarget->hasVFP4()) || Subtarget->isTargetDarwin())
/*62226*/         OPC_EmitInteger, MVT::i32, 14, 
/*62229*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*62232*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VMLAS), 0,
                      1/*#VTs*/, MVT::f32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                  // Src: (fadd:f32 SPR:f32:$dstin, (fmul:f32 SPR:f32:$a, SPR:f32:$b)<<P:Predicate_fmul_su>>)<<P:Predicate_fadd_mlx>> - Complexity = 8
                  // Dst: (VMLAS:f32 SPR:f32:$dstin, SPR:f32:$a, SPR:f32:$b)
/*62244*/       0, // EndSwitchType
/*62245*/     /*Scope*/ 59, /*->62305*/
/*62246*/       OPC_MoveChild, 0,
/*62248*/       OPC_CheckOpcode, TARGET_VAL(ISD::FMUL),
/*62251*/       OPC_RecordChild0, // #0 = $Dn
/*62252*/       OPC_RecordChild1, // #1 = $Dm
/*62253*/       OPC_CheckPredicate, 114, // Predicate_fmul_su
/*62255*/       OPC_MoveParent,
/*62256*/       OPC_RecordChild1, // #2 = $Ddin
/*62257*/       OPC_CheckPredicate, 115, // Predicate_fadd_mlx
/*62259*/       OPC_SwitchType /*2 cases */, 20, MVT::f64,// ->62282
/*62262*/         OPC_CheckPatternPredicate, 66, // (Subtarget->hasVFP4()) && (!Subtarget->isFPOnlySP()) && ((TM.Options.AllowFPOpFusion == FPOpFusion::Fast &&  Subtarget->hasVFP4()) && !Subtarget->isTargetDarwin())
/*62264*/         OPC_EmitInteger, MVT::i32, 14, 
/*62267*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*62270*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VFMAD), 0,
                      1/*#VTs*/, MVT::f64, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                  // Src: (fadd:f64 (fmul:f64 DPR:f64:$Dn, DPR:f64:$Dm)<<P:Predicate_fmul_su>>, DPR:f64:$Ddin)<<P:Predicate_fadd_mlx>> - Complexity = 8
                  // Dst: (VFMAD:f64 DPR:f64:$Ddin, DPR:f64:$Dn, DPR:f64:$Dm)
/*62282*/       /*SwitchType*/ 20, MVT::f32,// ->62304
/*62284*/         OPC_CheckPatternPredicate, 68, // (Subtarget->hasVFP4()) && (!Subtarget->useNEONForSinglePrecisionFP()) && ((TM.Options.AllowFPOpFusion == FPOpFusion::Fast &&  Subtarget->hasVFP4()) && !Subtarget->isTargetDarwin())
/*62286*/         OPC_EmitInteger, MVT::i32, 14, 
/*62289*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*62292*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VFMAS), 0,
                      1/*#VTs*/, MVT::f32, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                  // Src: (fadd:f32 (fmul:f32 SPR:f32:$Sn, SPR:f32:$Sm)<<P:Predicate_fmul_su>>, SPR:f32:$Sdin)<<P:Predicate_fadd_mlx>> - Complexity = 8
                  // Dst: (VFMAS:f32 SPR:f32:$Sdin, SPR:f32:$Sn, SPR:f32:$Sm)
/*62304*/       0, // EndSwitchType
/*62305*/     /*Scope*/ 97|128,2/*353*/, /*->62660*/
/*62307*/       OPC_RecordChild0, // #0 = $dstin
/*62308*/       OPC_MoveChild, 1,
/*62310*/       OPC_CheckOpcode, TARGET_VAL(ISD::FMUL),
/*62313*/       OPC_RecordChild0, // #1 = $a
/*62314*/       OPC_RecordChild1, // #2 = $b
/*62315*/       OPC_Scope, 51, /*->62368*/ // 2 children in Scope
/*62317*/         OPC_CheckPredicate, 114, // Predicate_fmul_su
/*62319*/         OPC_MoveParent,
/*62320*/         OPC_CheckPredicate, 115, // Predicate_fadd_mlx
/*62322*/         OPC_SwitchType /*2 cases */, 20, MVT::f64,// ->62345
/*62325*/           OPC_CheckPatternPredicate, 66, // (Subtarget->hasVFP4()) && (!Subtarget->isFPOnlySP()) && ((TM.Options.AllowFPOpFusion == FPOpFusion::Fast &&  Subtarget->hasVFP4()) && !Subtarget->isTargetDarwin())
/*62327*/           OPC_EmitInteger, MVT::i32, 14, 
/*62330*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*62333*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VFMAD), 0,
                        1/*#VTs*/, MVT::f64, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                    // Src: (fadd:f64 DPR:f64:$dstin, (fmul:f64 DPR:f64:$a, DPR:f64:$b)<<P:Predicate_fmul_su>>)<<P:Predicate_fadd_mlx>> - Complexity = 8
                    // Dst: (VFMAD:f64 DPR:f64:$dstin, DPR:f64:$a, DPR:f64:$b)
/*62345*/         /*SwitchType*/ 20, MVT::f32,// ->62367
/*62347*/           OPC_CheckPatternPredicate, 68, // (Subtarget->hasVFP4()) && (!Subtarget->useNEONForSinglePrecisionFP()) && ((TM.Options.AllowFPOpFusion == FPOpFusion::Fast &&  Subtarget->hasVFP4()) && !Subtarget->isTargetDarwin())
/*62349*/           OPC_EmitInteger, MVT::i32, 14, 
/*62352*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*62355*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VFMAS), 0,
                        1/*#VTs*/, MVT::f32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                    // Src: (fadd:f32 SPR:f32:$dstin, (fmul:f32 SPR:f32:$a, SPR:f32:$b)<<P:Predicate_fmul_su>>)<<P:Predicate_fadd_mlx>> - Complexity = 8
                    // Dst: (VFMAS:f32 SPR:f32:$dstin, SPR:f32:$a, SPR:f32:$b)
/*62367*/         0, // EndSwitchType
/*62368*/       /*Scope*/ 33|128,2/*289*/, /*->62659*/
/*62370*/         OPC_MoveParent,
/*62371*/         OPC_CheckType, MVT::f32,
/*62373*/         OPC_Scope, 12|128,1/*140*/, /*->62516*/ // 2 children in Scope
/*62376*/           OPC_CheckPatternPredicate, 69, // (Subtarget->hasNEON()) && (Subtarget->useNEONForSinglePrecisionFP()) && (Subtarget->useFPVMLx()) && (!(TM.Options.AllowFPOpFusion == FPOpFusion::Fast && Subtarget->hasVFP4()) || Subtarget->isTargetDarwin())
/*62378*/           OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                        1/*#VTs*/, MVT::v2f32, 0/*#Ops*/,  // Results = #3
/*62385*/           OPC_EmitInteger, MVT::i32, ARM::DPR_VFP2RegClassID,
/*62388*/           OPC_EmitNode, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                        1/*#VTs*/, MVT::v2f32, 2/*#Ops*/, 3, 4,  // Results = #5
/*62397*/           OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*62400*/           OPC_EmitNode, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                        1/*#VTs*/, MVT::v2f32, 3/*#Ops*/, 5, 0, 6,  // Results = #7
/*62410*/           OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                        1/*#VTs*/, MVT::v2f32, 0/*#Ops*/,  // Results = #8
/*62417*/           OPC_EmitInteger, MVT::i32, ARM::DPR_VFP2RegClassID,
/*62420*/           OPC_EmitNode, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                        1/*#VTs*/, MVT::v2f32, 2/*#Ops*/, 8, 9,  // Results = #10
/*62429*/           OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*62432*/           OPC_EmitNode, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                        1/*#VTs*/, MVT::v2f32, 3/*#Ops*/, 10, 1, 11,  // Results = #12
/*62442*/           OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                        1/*#VTs*/, MVT::v2f32, 0/*#Ops*/,  // Results = #13
/*62449*/           OPC_EmitInteger, MVT::i32, ARM::DPR_VFP2RegClassID,
/*62452*/           OPC_EmitNode, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                        1/*#VTs*/, MVT::v2f32, 2/*#Ops*/, 13, 14,  // Results = #15
/*62461*/           OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*62464*/           OPC_EmitNode, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                        1/*#VTs*/, MVT::v2f32, 3/*#Ops*/, 15, 2, 16,  // Results = #17
/*62474*/           OPC_EmitInteger, MVT::i32, 14, 
/*62477*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*62480*/           OPC_EmitNode, TARGET_VAL(ARM::VMLAfd), 0,
                        1/*#VTs*/, MVT::f64, 5/*#Ops*/, 7, 12, 17, 18, 19,  // Results = #20
/*62492*/           OPC_EmitInteger, MVT::i32, ARM::DPR_VFP2RegClassID,
/*62495*/           OPC_EmitNode, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                        1/*#VTs*/, MVT::v2f32, 2/*#Ops*/, 20, 21,  // Results = #22
/*62504*/           OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*62507*/           OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                        1/*#VTs*/, MVT::f32, 2/*#Ops*/, 22, 23, 
                    // Src: (fadd:f32 SPR:f32:$acc, (fmul:f32 SPR:f32:$a, SPR:f32:$b)) - Complexity = 6
                    // Dst: (EXTRACT_SUBREG:f32 (COPY_TO_REGCLASS:v2f32 (VMLAfd:f64 (INSERT_SUBREG:v2f32 (COPY_TO_REGCLASS:v2f32 (IMPLICIT_DEF:v2f32), DPR_VFP2:i32), SPR:f32:$acc, ssub_0:i32), (INSERT_SUBREG:v2f32 (COPY_TO_REGCLASS:v2f32 (IMPLICIT_DEF:v2f32), DPR_VFP2:i32), SPR:f32:$a, ssub_0:i32), (INSERT_SUBREG:v2f32 (COPY_TO_REGCLASS:v2f32 (IMPLICIT_DEF:v2f32), DPR_VFP2:i32), SPR:f32:$b, ssub_0:i32)), DPR_VFP2:i32), ssub_0:i32)
/*62516*/         /*Scope*/ 12|128,1/*140*/, /*->62658*/
/*62518*/           OPC_CheckPatternPredicate, 70, // (Subtarget->hasVFP4()) && (Subtarget->useNEONForSinglePrecisionFP()) && ((TM.Options.AllowFPOpFusion == FPOpFusion::Fast &&  Subtarget->hasVFP4()) && !Subtarget->isTargetDarwin())
/*62520*/           OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                        1/*#VTs*/, MVT::v2f32, 0/*#Ops*/,  // Results = #3
/*62527*/           OPC_EmitInteger, MVT::i32, ARM::DPR_VFP2RegClassID,
/*62530*/           OPC_EmitNode, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                        1/*#VTs*/, MVT::v2f32, 2/*#Ops*/, 3, 4,  // Results = #5
/*62539*/           OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*62542*/           OPC_EmitNode, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                        1/*#VTs*/, MVT::v2f32, 3/*#Ops*/, 5, 0, 6,  // Results = #7
/*62552*/           OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                        1/*#VTs*/, MVT::v2f32, 0/*#Ops*/,  // Results = #8
/*62559*/           OPC_EmitInteger, MVT::i32, ARM::DPR_VFP2RegClassID,
/*62562*/           OPC_EmitNode, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                        1/*#VTs*/, MVT::v2f32, 2/*#Ops*/, 8, 9,  // Results = #10
/*62571*/           OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*62574*/           OPC_EmitNode, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                        1/*#VTs*/, MVT::v2f32, 3/*#Ops*/, 10, 1, 11,  // Results = #12
/*62584*/           OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                        1/*#VTs*/, MVT::v2f32, 0/*#Ops*/,  // Results = #13
/*62591*/           OPC_EmitInteger, MVT::i32, ARM::DPR_VFP2RegClassID,
/*62594*/           OPC_EmitNode, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                        1/*#VTs*/, MVT::v2f32, 2/*#Ops*/, 13, 14,  // Results = #15
/*62603*/           OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*62606*/           OPC_EmitNode, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                        1/*#VTs*/, MVT::v2f32, 3/*#Ops*/, 15, 2, 16,  // Results = #17
/*62616*/           OPC_EmitInteger, MVT::i32, 14, 
/*62619*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*62622*/           OPC_EmitNode, TARGET_VAL(ARM::VFMAfd), 0,
                        1/*#VTs*/, MVT::f64, 5/*#Ops*/, 7, 12, 17, 18, 19,  // Results = #20
/*62634*/           OPC_EmitInteger, MVT::i32, ARM::DPR_VFP2RegClassID,
/*62637*/           OPC_EmitNode, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                        1/*#VTs*/, MVT::v2f32, 2/*#Ops*/, 20, 21,  // Results = #22
/*62646*/           OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*62649*/           OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                        1/*#VTs*/, MVT::f32, 2/*#Ops*/, 22, 23, 
                    // Src: (fadd:f32 SPR:f32:$acc, (fmul:f32 SPR:f32:$a, SPR:f32:$b)) - Complexity = 6
                    // Dst: (EXTRACT_SUBREG:f32 (COPY_TO_REGCLASS:v2f32 (VFMAfd:f64 (INSERT_SUBREG:v2f32 (COPY_TO_REGCLASS:v2f32 (IMPLICIT_DEF:v2f32), DPR_VFP2:i32), SPR:f32:$acc, ssub_0:i32), (INSERT_SUBREG:v2f32 (COPY_TO_REGCLASS:v2f32 (IMPLICIT_DEF:v2f32), DPR_VFP2:i32), SPR:f32:$a, ssub_0:i32), (INSERT_SUBREG:v2f32 (COPY_TO_REGCLASS:v2f32 (IMPLICIT_DEF:v2f32), DPR_VFP2:i32), SPR:f32:$b, ssub_0:i32)), DPR_VFP2:i32), ssub_0:i32)
/*62658*/         0, /*End of Scope*/
/*62659*/       0, /*End of Scope*/
/*62660*/     /*Scope*/ 41|128,2/*297*/, /*->62959*/
/*62662*/       OPC_MoveChild, 0,
/*62664*/       OPC_CheckOpcode, TARGET_VAL(ISD::FMUL),
/*62667*/       OPC_RecordChild0, // #0 = $a
/*62668*/       OPC_RecordChild1, // #1 = $b
/*62669*/       OPC_MoveParent,
/*62670*/       OPC_RecordChild1, // #2 = $acc
/*62671*/       OPC_CheckType, MVT::f32,
/*62673*/       OPC_Scope, 12|128,1/*140*/, /*->62816*/ // 2 children in Scope
/*62676*/         OPC_CheckPatternPredicate, 69, // (Subtarget->hasNEON()) && (Subtarget->useNEONForSinglePrecisionFP()) && (Subtarget->useFPVMLx()) && (!(TM.Options.AllowFPOpFusion == FPOpFusion::Fast && Subtarget->hasVFP4()) || Subtarget->isTargetDarwin())
/*62678*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                      1/*#VTs*/, MVT::v2f32, 0/*#Ops*/,  // Results = #3
/*62685*/         OPC_EmitInteger, MVT::i32, ARM::DPR_VFP2RegClassID,
/*62688*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                      1/*#VTs*/, MVT::v2f32, 2/*#Ops*/, 3, 4,  // Results = #5
/*62697*/         OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*62700*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                      1/*#VTs*/, MVT::v2f32, 3/*#Ops*/, 5, 2, 6,  // Results = #7
/*62710*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                      1/*#VTs*/, MVT::v2f32, 0/*#Ops*/,  // Results = #8
/*62717*/         OPC_EmitInteger, MVT::i32, ARM::DPR_VFP2RegClassID,
/*62720*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                      1/*#VTs*/, MVT::v2f32, 2/*#Ops*/, 8, 9,  // Results = #10
/*62729*/         OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*62732*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                      1/*#VTs*/, MVT::v2f32, 3/*#Ops*/, 10, 0, 11,  // Results = #12
/*62742*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                      1/*#VTs*/, MVT::v2f32, 0/*#Ops*/,  // Results = #13
/*62749*/         OPC_EmitInteger, MVT::i32, ARM::DPR_VFP2RegClassID,
/*62752*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                      1/*#VTs*/, MVT::v2f32, 2/*#Ops*/, 13, 14,  // Results = #15
/*62761*/         OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*62764*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                      1/*#VTs*/, MVT::v2f32, 3/*#Ops*/, 15, 1, 16,  // Results = #17
/*62774*/         OPC_EmitInteger, MVT::i32, 14, 
/*62777*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*62780*/         OPC_EmitNode, TARGET_VAL(ARM::VMLAfd), 0,
                      1/*#VTs*/, MVT::f64, 5/*#Ops*/, 7, 12, 17, 18, 19,  // Results = #20
/*62792*/         OPC_EmitInteger, MVT::i32, ARM::DPR_VFP2RegClassID,
/*62795*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                      1/*#VTs*/, MVT::v2f32, 2/*#Ops*/, 20, 21,  // Results = #22
/*62804*/         OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*62807*/         OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      1/*#VTs*/, MVT::f32, 2/*#Ops*/, 22, 23, 
                  // Src: (fadd:f32 (fmul:f32 SPR:f32:$a, SPR:f32:$b), SPR:f32:$acc) - Complexity = 6
                  // Dst: (EXTRACT_SUBREG:f32 (COPY_TO_REGCLASS:v2f32 (VMLAfd:f64 (INSERT_SUBREG:v2f32 (COPY_TO_REGCLASS:v2f32 (IMPLICIT_DEF:v2f32), DPR_VFP2:i32), SPR:f32:$acc, ssub_0:i32), (INSERT_SUBREG:v2f32 (COPY_TO_REGCLASS:v2f32 (IMPLICIT_DEF:v2f32), DPR_VFP2:i32), SPR:f32:$a, ssub_0:i32), (INSERT_SUBREG:v2f32 (COPY_TO_REGCLASS:v2f32 (IMPLICIT_DEF:v2f32), DPR_VFP2:i32), SPR:f32:$b, ssub_0:i32)), DPR_VFP2:i32), ssub_0:i32)
/*62816*/       /*Scope*/ 12|128,1/*140*/, /*->62958*/
/*62818*/         OPC_CheckPatternPredicate, 70, // (Subtarget->hasVFP4()) && (Subtarget->useNEONForSinglePrecisionFP()) && ((TM.Options.AllowFPOpFusion == FPOpFusion::Fast &&  Subtarget->hasVFP4()) && !Subtarget->isTargetDarwin())
/*62820*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                      1/*#VTs*/, MVT::v2f32, 0/*#Ops*/,  // Results = #3
/*62827*/         OPC_EmitInteger, MVT::i32, ARM::DPR_VFP2RegClassID,
/*62830*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                      1/*#VTs*/, MVT::v2f32, 2/*#Ops*/, 3, 4,  // Results = #5
/*62839*/         OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*62842*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                      1/*#VTs*/, MVT::v2f32, 3/*#Ops*/, 5, 2, 6,  // Results = #7
/*62852*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                      1/*#VTs*/, MVT::v2f32, 0/*#Ops*/,  // Results = #8
/*62859*/         OPC_EmitInteger, MVT::i32, ARM::DPR_VFP2RegClassID,
/*62862*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                      1/*#VTs*/, MVT::v2f32, 2/*#Ops*/, 8, 9,  // Results = #10
/*62871*/         OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*62874*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                      1/*#VTs*/, MVT::v2f32, 3/*#Ops*/, 10, 0, 11,  // Results = #12
/*62884*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                      1/*#VTs*/, MVT::v2f32, 0/*#Ops*/,  // Results = #13
/*62891*/         OPC_EmitInteger, MVT::i32, ARM::DPR_VFP2RegClassID,
/*62894*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                      1/*#VTs*/, MVT::v2f32, 2/*#Ops*/, 13, 14,  // Results = #15
/*62903*/         OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*62906*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                      1/*#VTs*/, MVT::v2f32, 3/*#Ops*/, 15, 1, 16,  // Results = #17
/*62916*/         OPC_EmitInteger, MVT::i32, 14, 
/*62919*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*62922*/         OPC_EmitNode, TARGET_VAL(ARM::VFMAfd), 0,
                      1/*#VTs*/, MVT::f64, 5/*#Ops*/, 7, 12, 17, 18, 19,  // Results = #20
/*62934*/         OPC_EmitInteger, MVT::i32, ARM::DPR_VFP2RegClassID,
/*62937*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                      1/*#VTs*/, MVT::v2f32, 2/*#Ops*/, 20, 21,  // Results = #22
/*62946*/         OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*62949*/         OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      1/*#VTs*/, MVT::f32, 2/*#Ops*/, 22, 23, 
                  // Src: (fadd:f32 (fmul:f32 SPR:f32:$a, SPR:f32:$b), SPR:f32:$acc) - Complexity = 6
                  // Dst: (EXTRACT_SUBREG:f32 (COPY_TO_REGCLASS:v2f32 (VFMAfd:f64 (INSERT_SUBREG:v2f32 (COPY_TO_REGCLASS:v2f32 (IMPLICIT_DEF:v2f32), DPR_VFP2:i32), SPR:f32:$acc, ssub_0:i32), (INSERT_SUBREG:v2f32 (COPY_TO_REGCLASS:v2f32 (IMPLICIT_DEF:v2f32), DPR_VFP2:i32), SPR:f32:$a, ssub_0:i32), (INSERT_SUBREG:v2f32 (COPY_TO_REGCLASS:v2f32 (IMPLICIT_DEF:v2f32), DPR_VFP2:i32), SPR:f32:$b, ssub_0:i32)), DPR_VFP2:i32), ssub_0:i32)
/*62958*/       0, /*End of Scope*/
/*62959*/     /*Scope*/ 38|128,2/*294*/, /*->63255*/
/*62961*/       OPC_RecordChild0, // #0 = $Dn
/*62962*/       OPC_Scope, 29|128,1/*157*/, /*->63122*/ // 2 children in Scope
/*62965*/         OPC_RecordChild1, // #1 = $Dm
/*62966*/         OPC_SwitchType /*2 cases */, 19, MVT::f64,// ->62988
/*62969*/           OPC_CheckPatternPredicate, 31, // (Subtarget->hasVFP2()) && (!Subtarget->isFPOnlySP())
/*62971*/           OPC_EmitInteger, MVT::i32, 14, 
/*62974*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*62977*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VADDD), 0,
                        1/*#VTs*/, MVT::f64, 4/*#Ops*/, 0, 1, 2, 3, 
                    // Src: (fadd:f64 DPR:f64:$Dn, DPR:f64:$Dm) - Complexity = 3
                    // Dst: (VADDD:f64 DPR:f64:$Dn, DPR:f64:$Dm)
/*62988*/         /*SwitchType*/ 2|128,1/*130*/, MVT::f32,// ->63121
/*62991*/           OPC_Scope, 19, /*->63012*/ // 2 children in Scope
/*62993*/             OPC_CheckPatternPredicate, 41, // (Subtarget->hasVFP2()) && (!Subtarget->useNEONForSinglePrecisionFP())
/*62995*/             OPC_EmitInteger, MVT::i32, 14, 
/*62998*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*63001*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VADDS), 0,
                          1/*#VTs*/, MVT::f32, 4/*#Ops*/, 0, 1, 2, 3, 
                      // Src: (fadd:f32 SPR:f32:$Sn, SPR:f32:$Sm) - Complexity = 3
                      // Dst: (VADDS:f32 SPR:f32:$Sn, SPR:f32:$Sm)
/*63012*/           /*Scope*/ 107, /*->63120*/
/*63013*/             OPC_CheckPatternPredicate, 71, // (Subtarget->hasNEON()) && (Subtarget->useNEONForSinglePrecisionFP())
/*63015*/             OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                          1/*#VTs*/, MVT::v2f32, 0/*#Ops*/,  // Results = #2
/*63022*/             OPC_EmitInteger, MVT::i32, ARM::DPR_VFP2RegClassID,
/*63025*/             OPC_EmitNode, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                          1/*#VTs*/, MVT::v2f32, 2/*#Ops*/, 2, 3,  // Results = #4
/*63034*/             OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*63037*/             OPC_EmitNode, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                          1/*#VTs*/, MVT::v2f32, 3/*#Ops*/, 4, 0, 5,  // Results = #6
/*63047*/             OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                          1/*#VTs*/, MVT::v2f32, 0/*#Ops*/,  // Results = #7
/*63054*/             OPC_EmitInteger, MVT::i32, ARM::DPR_VFP2RegClassID,
/*63057*/             OPC_EmitNode, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                          1/*#VTs*/, MVT::v2f32, 2/*#Ops*/, 7, 8,  // Results = #9
/*63066*/             OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*63069*/             OPC_EmitNode, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                          1/*#VTs*/, MVT::v2f32, 3/*#Ops*/, 9, 1, 10,  // Results = #11
/*63079*/             OPC_EmitInteger, MVT::i32, 14, 
/*63082*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*63085*/             OPC_EmitNode, TARGET_VAL(ARM::VADDfd), 0,
                          1/*#VTs*/, MVT::f64, 4/*#Ops*/, 6, 11, 12, 13,  // Results = #14
/*63096*/             OPC_EmitInteger, MVT::i32, ARM::DPR_VFP2RegClassID,
/*63099*/             OPC_EmitNode, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                          1/*#VTs*/, MVT::v2f32, 2/*#Ops*/, 14, 15,  // Results = #16
/*63108*/             OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*63111*/             OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                          1/*#VTs*/, MVT::f32, 2/*#Ops*/, 16, 17, 
                      // Src: (fadd:f32 SPR:f32:$a, SPR:f32:$b) - Complexity = 3
                      // Dst: (EXTRACT_SUBREG:f32 (COPY_TO_REGCLASS:v2f32 (VADDfd:f64 (INSERT_SUBREG:v2f32 (COPY_TO_REGCLASS:v2f32 (IMPLICIT_DEF:v2f32), DPR_VFP2:i32), SPR:f32:$a, ssub_0:i32), (INSERT_SUBREG:v2f32 (COPY_TO_REGCLASS:v2f32 (IMPLICIT_DEF:v2f32), DPR_VFP2:i32), SPR:f32:$b, ssub_0:i32)), DPR_VFP2:i32), ssub_0:i32)
/*63120*/           0, /*End of Scope*/
/*63121*/         0, // EndSwitchType
/*63122*/       /*Scope*/ 2|128,1/*130*/, /*->63254*/
/*63124*/         OPC_MoveChild, 1,
/*63126*/         OPC_CheckOpcode, TARGET_VAL(ISD::FMUL),
/*63129*/         OPC_Scope, 74, /*->63205*/ // 2 children in Scope
/*63131*/           OPC_RecordChild0, // #1 = $Vn
/*63132*/           OPC_MoveChild, 1,
/*63134*/           OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*63137*/           OPC_RecordChild0, // #2 = $Vm
/*63138*/           OPC_CheckChild0Type, MVT::v2f32,
/*63140*/           OPC_RecordChild1, // #3 = $lane
/*63141*/           OPC_MoveChild, 1,
/*63143*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*63146*/           OPC_MoveParent,
/*63147*/           OPC_MoveParent,
/*63148*/           OPC_CheckPredicate, 114, // Predicate_fmul_su
/*63150*/           OPC_MoveParent,
/*63151*/           OPC_CheckPredicate, 115, // Predicate_fadd_mlx
/*63153*/           OPC_SwitchType /*2 cases */, 23, MVT::v2f32,// ->63179
/*63156*/             OPC_CheckPatternPredicate, 72, // (Subtarget->hasNEON()) && (Subtarget->useFPVMLx())
/*63158*/             OPC_EmitConvertToTarget, 3,
/*63160*/             OPC_EmitInteger, MVT::i32, 14, 
/*63163*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*63166*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VMLAslfd), 0,
                          1/*#VTs*/, MVT::v2f32, 6/*#Ops*/, 0, 1, 2, 4, 5, 6, 
                      // Src: (fadd:v2f32 DPR:v2f32:$src1, (fmul:v2f32 DPR:v2f32:$Vn, (NEONvduplane:v2f32 DPR_VFP2:v2f32:$Vm, (imm:i32):$lane))<<P:Predicate_fmul_su>>)<<P:Predicate_fadd_mlx>> - Complexity = 14
                      // Dst: (VMLAslfd:v2f32 DPR:v2f32:$src1, DPR:v2f32:$Vn, DPR_VFP2:v2f32:$Vm, (imm:i32):$lane)
/*63179*/           /*SwitchType*/ 23, MVT::v4f32,// ->63204
/*63181*/             OPC_CheckPatternPredicate, 72, // (Subtarget->hasNEON()) && (Subtarget->useFPVMLx())
/*63183*/             OPC_EmitConvertToTarget, 3,
/*63185*/             OPC_EmitInteger, MVT::i32, 14, 
/*63188*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*63191*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VMLAslfq), 0,
                          1/*#VTs*/, MVT::v4f32, 6/*#Ops*/, 0, 1, 2, 4, 5, 6, 
                      // Src: (fadd:v4f32 QPR:v4f32:$src1, (fmul:v4f32 QPR:v4f32:$Vn, (NEONvduplane:v4f32 DPR_VFP2:v2f32:$Vm, (imm:i32):$lane))<<P:Predicate_fmul_su>>)<<P:Predicate_fadd_mlx>> - Complexity = 14
                      // Dst: (VMLAslfq:v4f32 QPR:v4f32:$src1, QPR:v4f32:$Vn, DPR_VFP2:v2f32:$Vm, (imm:i32):$lane)
/*63204*/           0, // EndSwitchType
/*63205*/         /*Scope*/ 47, /*->63253*/
/*63206*/           OPC_MoveChild, 0,
/*63208*/           OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*63211*/           OPC_RecordChild0, // #1 = $Vm
/*63212*/           OPC_CheckChild0Type, MVT::v2f32,
/*63214*/           OPC_RecordChild1, // #2 = $lane
/*63215*/           OPC_MoveChild, 1,
/*63217*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*63220*/           OPC_MoveParent,
/*63221*/           OPC_MoveParent,
/*63222*/           OPC_RecordChild1, // #3 = $Vn
/*63223*/           OPC_CheckPredicate, 114, // Predicate_fmul_su
/*63225*/           OPC_MoveParent,
/*63226*/           OPC_CheckPredicate, 115, // Predicate_fadd_mlx
/*63228*/           OPC_CheckType, MVT::v2f32,
/*63230*/           OPC_CheckPatternPredicate, 72, // (Subtarget->hasNEON()) && (Subtarget->useFPVMLx())
/*63232*/           OPC_EmitConvertToTarget, 2,
/*63234*/           OPC_EmitInteger, MVT::i32, 14, 
/*63237*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*63240*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VMLAslfd), 0,
                        1/*#VTs*/, MVT::v2f32, 6/*#Ops*/, 0, 3, 1, 4, 5, 6, 
                    // Src: (fadd:v2f32 DPR:v2f32:$src1, (fmul:v2f32 (NEONvduplane:v2f32 DPR_VFP2:v2f32:$Vm, (imm:i32):$lane), DPR:v2f32:$Vn)<<P:Predicate_fmul_su>>)<<P:Predicate_fadd_mlx>> - Complexity = 14
                    // Dst: (VMLAslfd:v2f32 DPR:v2f32:$src1, DPR:v2f32:$Vn, DPR_VFP2:v2f32:$Vm, (imm:i32):$lane)
/*63253*/         0, /*End of Scope*/
/*63254*/       0, /*End of Scope*/
/*63255*/     /*Scope*/ 105, /*->63361*/
/*63256*/       OPC_MoveChild, 0,
/*63258*/       OPC_CheckOpcode, TARGET_VAL(ISD::FMUL),
/*63261*/       OPC_Scope, 48, /*->63311*/ // 2 children in Scope
/*63263*/         OPC_RecordChild0, // #0 = $Vn
/*63264*/         OPC_MoveChild, 1,
/*63266*/         OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*63269*/         OPC_RecordChild0, // #1 = $Vm
/*63270*/         OPC_CheckChild0Type, MVT::v2f32,
/*63272*/         OPC_RecordChild1, // #2 = $lane
/*63273*/         OPC_MoveChild, 1,
/*63275*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*63278*/         OPC_MoveParent,
/*63279*/         OPC_MoveParent,
/*63280*/         OPC_CheckPredicate, 114, // Predicate_fmul_su
/*63282*/         OPC_MoveParent,
/*63283*/         OPC_RecordChild1, // #3 = $src1
/*63284*/         OPC_CheckPredicate, 115, // Predicate_fadd_mlx
/*63286*/         OPC_CheckType, MVT::v2f32,
/*63288*/         OPC_CheckPatternPredicate, 72, // (Subtarget->hasNEON()) && (Subtarget->useFPVMLx())
/*63290*/         OPC_EmitConvertToTarget, 2,
/*63292*/         OPC_EmitInteger, MVT::i32, 14, 
/*63295*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*63298*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VMLAslfd), 0,
                      1/*#VTs*/, MVT::v2f32, 6/*#Ops*/, 3, 0, 1, 4, 5, 6, 
                  // Src: (fadd:v2f32 (fmul:v2f32 DPR:v2f32:$Vn, (NEONvduplane:v2f32 DPR_VFP2:v2f32:$Vm, (imm:i32):$lane))<<P:Predicate_fmul_su>>, DPR:v2f32:$src1)<<P:Predicate_fadd_mlx>> - Complexity = 14
                  // Dst: (VMLAslfd:v2f32 DPR:v2f32:$src1, DPR:v2f32:$Vn, DPR_VFP2:v2f32:$Vm, (imm:i32):$lane)
/*63311*/       /*Scope*/ 48, /*->63360*/
/*63312*/         OPC_MoveChild, 0,
/*63314*/         OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*63317*/         OPC_RecordChild0, // #0 = $Vm
/*63318*/         OPC_CheckChild0Type, MVT::v2f32,
/*63320*/         OPC_RecordChild1, // #1 = $lane
/*63321*/         OPC_MoveChild, 1,
/*63323*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*63326*/         OPC_MoveParent,
/*63327*/         OPC_MoveParent,
/*63328*/         OPC_RecordChild1, // #2 = $Vn
/*63329*/         OPC_CheckPredicate, 114, // Predicate_fmul_su
/*63331*/         OPC_MoveParent,
/*63332*/         OPC_RecordChild1, // #3 = $src1
/*63333*/         OPC_CheckPredicate, 115, // Predicate_fadd_mlx
/*63335*/         OPC_CheckType, MVT::v2f32,
/*63337*/         OPC_CheckPatternPredicate, 72, // (Subtarget->hasNEON()) && (Subtarget->useFPVMLx())
/*63339*/         OPC_EmitConvertToTarget, 1,
/*63341*/         OPC_EmitInteger, MVT::i32, 14, 
/*63344*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*63347*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VMLAslfd), 0,
                      1/*#VTs*/, MVT::v2f32, 6/*#Ops*/, 3, 2, 0, 4, 5, 6, 
                  // Src: (fadd:v2f32 (fmul:v2f32 (NEONvduplane:v2f32 DPR_VFP2:v2f32:$Vm, (imm:i32):$lane), DPR:v2f32:$Vn)<<P:Predicate_fmul_su>>, DPR:v2f32:$src1)<<P:Predicate_fadd_mlx>> - Complexity = 14
                  // Dst: (VMLAslfd:v2f32 DPR:v2f32:$src1, DPR:v2f32:$Vn, DPR_VFP2:v2f32:$Vm, (imm:i32):$lane)
/*63360*/       0, /*End of Scope*/
/*63361*/     /*Scope*/ 53, /*->63415*/
/*63362*/       OPC_RecordChild0, // #0 = $src1
/*63363*/       OPC_MoveChild, 1,
/*63365*/       OPC_CheckOpcode, TARGET_VAL(ISD::FMUL),
/*63368*/       OPC_MoveChild, 0,
/*63370*/       OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*63373*/       OPC_RecordChild0, // #1 = $Vm
/*63374*/       OPC_CheckChild0Type, MVT::v2f32,
/*63376*/       OPC_RecordChild1, // #2 = $lane
/*63377*/       OPC_MoveChild, 1,
/*63379*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*63382*/       OPC_MoveParent,
/*63383*/       OPC_MoveParent,
/*63384*/       OPC_RecordChild1, // #3 = $Vn
/*63385*/       OPC_CheckPredicate, 114, // Predicate_fmul_su
/*63387*/       OPC_MoveParent,
/*63388*/       OPC_CheckPredicate, 115, // Predicate_fadd_mlx
/*63390*/       OPC_CheckType, MVT::v4f32,
/*63392*/       OPC_CheckPatternPredicate, 72, // (Subtarget->hasNEON()) && (Subtarget->useFPVMLx())
/*63394*/       OPC_EmitConvertToTarget, 2,
/*63396*/       OPC_EmitInteger, MVT::i32, 14, 
/*63399*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*63402*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VMLAslfq), 0,
                    1/*#VTs*/, MVT::v4f32, 6/*#Ops*/, 0, 3, 1, 4, 5, 6, 
                // Src: (fadd:v4f32 QPR:v4f32:$src1, (fmul:v4f32 (NEONvduplane:v4f32 DPR_VFP2:v2f32:$Vm, (imm:i32):$lane), QPR:v4f32:$Vn)<<P:Predicate_fmul_su>>)<<P:Predicate_fadd_mlx>> - Complexity = 14
                // Dst: (VMLAslfq:v4f32 QPR:v4f32:$src1, QPR:v4f32:$Vn, DPR_VFP2:v2f32:$Vm, (imm:i32):$lane)
/*63415*/     /*Scope*/ 105, /*->63521*/
/*63416*/       OPC_MoveChild, 0,
/*63418*/       OPC_CheckOpcode, TARGET_VAL(ISD::FMUL),
/*63421*/       OPC_Scope, 48, /*->63471*/ // 2 children in Scope
/*63423*/         OPC_RecordChild0, // #0 = $Vn
/*63424*/         OPC_MoveChild, 1,
/*63426*/         OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*63429*/         OPC_RecordChild0, // #1 = $Vm
/*63430*/         OPC_CheckChild0Type, MVT::v2f32,
/*63432*/         OPC_RecordChild1, // #2 = $lane
/*63433*/         OPC_MoveChild, 1,
/*63435*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*63438*/         OPC_MoveParent,
/*63439*/         OPC_MoveParent,
/*63440*/         OPC_CheckPredicate, 114, // Predicate_fmul_su
/*63442*/         OPC_MoveParent,
/*63443*/         OPC_RecordChild1, // #3 = $src1
/*63444*/         OPC_CheckPredicate, 115, // Predicate_fadd_mlx
/*63446*/         OPC_CheckType, MVT::v4f32,
/*63448*/         OPC_CheckPatternPredicate, 72, // (Subtarget->hasNEON()) && (Subtarget->useFPVMLx())
/*63450*/         OPC_EmitConvertToTarget, 2,
/*63452*/         OPC_EmitInteger, MVT::i32, 14, 
/*63455*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*63458*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VMLAslfq), 0,
                      1/*#VTs*/, MVT::v4f32, 6/*#Ops*/, 3, 0, 1, 4, 5, 6, 
                  // Src: (fadd:v4f32 (fmul:v4f32 QPR:v4f32:$Vn, (NEONvduplane:v4f32 DPR_VFP2:v2f32:$Vm, (imm:i32):$lane))<<P:Predicate_fmul_su>>, QPR:v4f32:$src1)<<P:Predicate_fadd_mlx>> - Complexity = 14
                  // Dst: (VMLAslfq:v4f32 QPR:v4f32:$src1, QPR:v4f32:$Vn, DPR_VFP2:v2f32:$Vm, (imm:i32):$lane)
/*63471*/       /*Scope*/ 48, /*->63520*/
/*63472*/         OPC_MoveChild, 0,
/*63474*/         OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*63477*/         OPC_RecordChild0, // #0 = $Vm
/*63478*/         OPC_CheckChild0Type, MVT::v2f32,
/*63480*/         OPC_RecordChild1, // #1 = $lane
/*63481*/         OPC_MoveChild, 1,
/*63483*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*63486*/         OPC_MoveParent,
/*63487*/         OPC_MoveParent,
/*63488*/         OPC_RecordChild1, // #2 = $Vn
/*63489*/         OPC_CheckPredicate, 114, // Predicate_fmul_su
/*63491*/         OPC_MoveParent,
/*63492*/         OPC_RecordChild1, // #3 = $src1
/*63493*/         OPC_CheckPredicate, 115, // Predicate_fadd_mlx
/*63495*/         OPC_CheckType, MVT::v4f32,
/*63497*/         OPC_CheckPatternPredicate, 72, // (Subtarget->hasNEON()) && (Subtarget->useFPVMLx())
/*63499*/         OPC_EmitConvertToTarget, 1,
/*63501*/         OPC_EmitInteger, MVT::i32, 14, 
/*63504*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*63507*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VMLAslfq), 0,
                      1/*#VTs*/, MVT::v4f32, 6/*#Ops*/, 3, 2, 0, 4, 5, 6, 
                  // Src: (fadd:v4f32 (fmul:v4f32 (NEONvduplane:v4f32 DPR_VFP2:v2f32:$Vm, (imm:i32):$lane), QPR:v4f32:$Vn)<<P:Predicate_fmul_su>>, QPR:v4f32:$src1)<<P:Predicate_fadd_mlx>> - Complexity = 14
                  // Dst: (VMLAslfq:v4f32 QPR:v4f32:$src1, QPR:v4f32:$Vn, DPR_VFP2:v2f32:$Vm, (imm:i32):$lane)
/*63520*/       0, /*End of Scope*/
/*63521*/     /*Scope*/ 10|128,1/*138*/, /*->63661*/
/*63523*/       OPC_RecordChild0, // #0 = $src1
/*63524*/       OPC_MoveChild, 1,
/*63526*/       OPC_CheckOpcode, TARGET_VAL(ISD::FMUL),
/*63529*/       OPC_Scope, 64, /*->63595*/ // 2 children in Scope
/*63531*/         OPC_RecordChild0, // #1 = $src2
/*63532*/         OPC_MoveChild, 1,
/*63534*/         OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*63537*/         OPC_RecordChild0, // #2 = $src3
/*63538*/         OPC_CheckChild0Type, MVT::v4f32,
/*63540*/         OPC_RecordChild1, // #3 = $lane
/*63541*/         OPC_MoveChild, 1,
/*63543*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*63546*/         OPC_MoveParent,
/*63547*/         OPC_MoveParent,
/*63548*/         OPC_CheckPredicate, 114, // Predicate_fmul_su
/*63550*/         OPC_MoveParent,
/*63551*/         OPC_CheckPredicate, 115, // Predicate_fadd_mlx
/*63553*/         OPC_CheckType, MVT::v4f32,
/*63555*/         OPC_CheckPatternPredicate, 72, // (Subtarget->hasNEON()) && (Subtarget->useFPVMLx())
/*63557*/         OPC_EmitConvertToTarget, 3,
/*63559*/         OPC_EmitNodeXForm, 5, 4, // DSubReg_i32_reg
/*63562*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      1/*#VTs*/, MVT::v2f32, 2/*#Ops*/, 2, 5,  // Results = #6
/*63571*/         OPC_EmitConvertToTarget, 3,
/*63573*/         OPC_EmitNodeXForm, 6, 7, // SubReg_i32_lane
/*63576*/         OPC_EmitInteger, MVT::i32, 14, 
/*63579*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*63582*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VMLAslfq), 0,
                      1/*#VTs*/, MVT::v4f32, 6/*#Ops*/, 0, 1, 6, 8, 9, 10, 
                  // Src: (fadd:v4f32 QPR:v4f32:$src1, (fmul:v4f32 QPR:v4f32:$src2, (NEONvduplane:v4f32 QPR:v4f32:$src3, (imm:i32):$lane))<<P:Predicate_fmul_su>>)<<P:Predicate_fadd_mlx>> - Complexity = 14
                  // Dst: (VMLAslfq:v4f32 QPR:v4f32:$src1, QPR:v4f32:$src2, (EXTRACT_SUBREG:v2f32 QPR:v4f32:$src3, (DSubReg_i32_reg:i32 (imm:i32):$lane)), (SubReg_i32_lane:i32 (imm:i32):$lane))
/*63595*/       /*Scope*/ 64, /*->63660*/
/*63596*/         OPC_MoveChild, 0,
/*63598*/         OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*63601*/         OPC_RecordChild0, // #1 = $src3
/*63602*/         OPC_CheckChild0Type, MVT::v4f32,
/*63604*/         OPC_RecordChild1, // #2 = $lane
/*63605*/         OPC_MoveChild, 1,
/*63607*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*63610*/         OPC_MoveParent,
/*63611*/         OPC_MoveParent,
/*63612*/         OPC_RecordChild1, // #3 = $src2
/*63613*/         OPC_CheckPredicate, 114, // Predicate_fmul_su
/*63615*/         OPC_MoveParent,
/*63616*/         OPC_CheckPredicate, 115, // Predicate_fadd_mlx
/*63618*/         OPC_CheckType, MVT::v4f32,
/*63620*/         OPC_CheckPatternPredicate, 72, // (Subtarget->hasNEON()) && (Subtarget->useFPVMLx())
/*63622*/         OPC_EmitConvertToTarget, 2,
/*63624*/         OPC_EmitNodeXForm, 5, 4, // DSubReg_i32_reg
/*63627*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      1/*#VTs*/, MVT::v2f32, 2/*#Ops*/, 1, 5,  // Results = #6
/*63636*/         OPC_EmitConvertToTarget, 2,
/*63638*/         OPC_EmitNodeXForm, 6, 7, // SubReg_i32_lane
/*63641*/         OPC_EmitInteger, MVT::i32, 14, 
/*63644*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*63647*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VMLAslfq), 0,
                      1/*#VTs*/, MVT::v4f32, 6/*#Ops*/, 0, 3, 6, 8, 9, 10, 
                  // Src: (fadd:v4f32 QPR:v4f32:$src1, (fmul:v4f32 (NEONvduplane:v4f32 QPR:v4f32:$src3, (imm:i32):$lane), QPR:v4f32:$src2)<<P:Predicate_fmul_su>>)<<P:Predicate_fadd_mlx>> - Complexity = 14
                  // Dst: (VMLAslfq:v4f32 QPR:v4f32:$src1, QPR:v4f32:$src2, (EXTRACT_SUBREG:v2f32 QPR:v4f32:$src3, (DSubReg_i32_reg:i32 (imm:i32):$lane)), (SubReg_i32_lane:i32 (imm:i32):$lane))
/*63660*/       0, /*End of Scope*/
/*63661*/     /*Scope*/ 11|128,1/*139*/, /*->63802*/
/*63663*/       OPC_MoveChild, 0,
/*63665*/       OPC_CheckOpcode, TARGET_VAL(ISD::FMUL),
/*63668*/       OPC_Scope, 65, /*->63735*/ // 2 children in Scope
/*63670*/         OPC_RecordChild0, // #0 = $src2
/*63671*/         OPC_MoveChild, 1,
/*63673*/         OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*63676*/         OPC_RecordChild0, // #1 = $src3
/*63677*/         OPC_CheckChild0Type, MVT::v4f32,
/*63679*/         OPC_RecordChild1, // #2 = $lane
/*63680*/         OPC_MoveChild, 1,
/*63682*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*63685*/         OPC_MoveParent,
/*63686*/         OPC_MoveParent,
/*63687*/         OPC_CheckPredicate, 114, // Predicate_fmul_su
/*63689*/         OPC_MoveParent,
/*63690*/         OPC_RecordChild1, // #3 = $src1
/*63691*/         OPC_CheckPredicate, 115, // Predicate_fadd_mlx
/*63693*/         OPC_CheckType, MVT::v4f32,
/*63695*/         OPC_CheckPatternPredicate, 72, // (Subtarget->hasNEON()) && (Subtarget->useFPVMLx())
/*63697*/         OPC_EmitConvertToTarget, 2,
/*63699*/         OPC_EmitNodeXForm, 5, 4, // DSubReg_i32_reg
/*63702*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      1/*#VTs*/, MVT::v2f32, 2/*#Ops*/, 1, 5,  // Results = #6
/*63711*/         OPC_EmitConvertToTarget, 2,
/*63713*/         OPC_EmitNodeXForm, 6, 7, // SubReg_i32_lane
/*63716*/         OPC_EmitInteger, MVT::i32, 14, 
/*63719*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*63722*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VMLAslfq), 0,
                      1/*#VTs*/, MVT::v4f32, 6/*#Ops*/, 3, 0, 6, 8, 9, 10, 
                  // Src: (fadd:v4f32 (fmul:v4f32 QPR:v4f32:$src2, (NEONvduplane:v4f32 QPR:v4f32:$src3, (imm:i32):$lane))<<P:Predicate_fmul_su>>, QPR:v4f32:$src1)<<P:Predicate_fadd_mlx>> - Complexity = 14
                  // Dst: (VMLAslfq:v4f32 QPR:v4f32:$src1, QPR:v4f32:$src2, (EXTRACT_SUBREG:v2f32 QPR:v4f32:$src3, (DSubReg_i32_reg:i32 (imm:i32):$lane)), (SubReg_i32_lane:i32 (imm:i32):$lane))
/*63735*/       /*Scope*/ 65, /*->63801*/
/*63736*/         OPC_MoveChild, 0,
/*63738*/         OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*63741*/         OPC_RecordChild0, // #0 = $src3
/*63742*/         OPC_CheckChild0Type, MVT::v4f32,
/*63744*/         OPC_RecordChild1, // #1 = $lane
/*63745*/         OPC_MoveChild, 1,
/*63747*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*63750*/         OPC_MoveParent,
/*63751*/         OPC_MoveParent,
/*63752*/         OPC_RecordChild1, // #2 = $src2
/*63753*/         OPC_CheckPredicate, 114, // Predicate_fmul_su
/*63755*/         OPC_MoveParent,
/*63756*/         OPC_RecordChild1, // #3 = $src1
/*63757*/         OPC_CheckPredicate, 115, // Predicate_fadd_mlx
/*63759*/         OPC_CheckType, MVT::v4f32,
/*63761*/         OPC_CheckPatternPredicate, 72, // (Subtarget->hasNEON()) && (Subtarget->useFPVMLx())
/*63763*/         OPC_EmitConvertToTarget, 1,
/*63765*/         OPC_EmitNodeXForm, 5, 4, // DSubReg_i32_reg
/*63768*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      1/*#VTs*/, MVT::v2f32, 2/*#Ops*/, 0, 5,  // Results = #6
/*63777*/         OPC_EmitConvertToTarget, 1,
/*63779*/         OPC_EmitNodeXForm, 6, 7, // SubReg_i32_lane
/*63782*/         OPC_EmitInteger, MVT::i32, 14, 
/*63785*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*63788*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VMLAslfq), 0,
                      1/*#VTs*/, MVT::v4f32, 6/*#Ops*/, 3, 2, 6, 8, 9, 10, 
                  // Src: (fadd:v4f32 (fmul:v4f32 (NEONvduplane:v4f32 QPR:v4f32:$src3, (imm:i32):$lane), QPR:v4f32:$src2)<<P:Predicate_fmul_su>>, QPR:v4f32:$src1)<<P:Predicate_fadd_mlx>> - Complexity = 14
                  // Dst: (VMLAslfq:v4f32 QPR:v4f32:$src1, QPR:v4f32:$src2, (EXTRACT_SUBREG:v2f32 QPR:v4f32:$src3, (DSubReg_i32_reg:i32 (imm:i32):$lane)), (SubReg_i32_lane:i32 (imm:i32):$lane))
/*63801*/       0, /*End of Scope*/
/*63802*/     /*Scope*/ 107, /*->63910*/
/*63803*/       OPC_RecordChild0, // #0 = $src1
/*63804*/       OPC_MoveChild, 1,
/*63806*/       OPC_CheckOpcode, TARGET_VAL(ISD::FMUL),
/*63809*/       OPC_RecordChild0, // #1 = $Vn
/*63810*/       OPC_RecordChild1, // #2 = $Vm
/*63811*/       OPC_CheckPredicate, 114, // Predicate_fmul_su
/*63813*/       OPC_MoveParent,
/*63814*/       OPC_CheckPredicate, 115, // Predicate_fadd_mlx
/*63816*/       OPC_SwitchType /*2 cases */, 44, MVT::v2f32,// ->63863
/*63819*/         OPC_Scope, 20, /*->63841*/ // 2 children in Scope
/*63821*/           OPC_CheckPatternPredicate, 73, // (Subtarget->hasNEON()) && (Subtarget->useFPVMLx()) && (!(TM.Options.AllowFPOpFusion == FPOpFusion::Fast && Subtarget->hasVFP4()) || Subtarget->isTargetDarwin())
/*63823*/           OPC_EmitInteger, MVT::i32, 14, 
/*63826*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*63829*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VMLAfd), 0,
                        1/*#VTs*/, MVT::v2f32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                    // Src: (fadd:v2f32 DPR:v2f32:$src1, (fmul:v2f32 DPR:v2f32:$Vn, DPR:v2f32:$Vm)<<P:Predicate_fmul_su>>)<<P:Predicate_fadd_mlx>> - Complexity = 8
                    // Dst: (VMLAfd:v2f32 DPR:v2f32:$src1, DPR:v2f32:$Vn, DPR:v2f32:$Vm)
/*63841*/         /*Scope*/ 20, /*->63862*/
/*63842*/           OPC_CheckPatternPredicate, 74, // (Subtarget->hasNEON()) && (Subtarget->hasVFP4()) && ((TM.Options.AllowFPOpFusion == FPOpFusion::Fast &&  Subtarget->hasVFP4()) && !Subtarget->isTargetDarwin())
/*63844*/           OPC_EmitInteger, MVT::i32, 14, 
/*63847*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*63850*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VFMAfd), 0,
                        1/*#VTs*/, MVT::v2f32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                    // Src: (fadd:v2f32 DPR:v2f32:$src1, (fmul:v2f32 DPR:v2f32:$Vn, DPR:v2f32:$Vm)<<P:Predicate_fmul_su>>)<<P:Predicate_fadd_mlx>> - Complexity = 8
                    // Dst: (VFMAfd:v2f32 DPR:v2f32:$src1, DPR:v2f32:$Vn, DPR:v2f32:$Vm)
/*63862*/         0, /*End of Scope*/
/*63863*/       /*SwitchType*/ 44, MVT::v4f32,// ->63909
/*63865*/         OPC_Scope, 20, /*->63887*/ // 2 children in Scope
/*63867*/           OPC_CheckPatternPredicate, 73, // (Subtarget->hasNEON()) && (Subtarget->useFPVMLx()) && (!(TM.Options.AllowFPOpFusion == FPOpFusion::Fast && Subtarget->hasVFP4()) || Subtarget->isTargetDarwin())
/*63869*/           OPC_EmitInteger, MVT::i32, 14, 
/*63872*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*63875*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VMLAfq), 0,
                        1/*#VTs*/, MVT::v4f32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                    // Src: (fadd:v4f32 QPR:v4f32:$src1, (fmul:v4f32 QPR:v4f32:$Vn, QPR:v4f32:$Vm)<<P:Predicate_fmul_su>>)<<P:Predicate_fadd_mlx>> - Complexity = 8
                    // Dst: (VMLAfq:v4f32 QPR:v4f32:$src1, QPR:v4f32:$Vn, QPR:v4f32:$Vm)
/*63887*/         /*Scope*/ 20, /*->63908*/
/*63888*/           OPC_CheckPatternPredicate, 74, // (Subtarget->hasNEON()) && (Subtarget->hasVFP4()) && ((TM.Options.AllowFPOpFusion == FPOpFusion::Fast &&  Subtarget->hasVFP4()) && !Subtarget->isTargetDarwin())
/*63890*/           OPC_EmitInteger, MVT::i32, 14, 
/*63893*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*63896*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VFMAfq), 0,
                        1/*#VTs*/, MVT::v4f32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                    // Src: (fadd:v4f32 QPR:v4f32:$src1, (fmul:v4f32 QPR:v4f32:$Vn, QPR:v4f32:$Vm)<<P:Predicate_fmul_su>>)<<P:Predicate_fadd_mlx>> - Complexity = 8
                    // Dst: (VFMAfq:v4f32 QPR:v4f32:$src1, QPR:v4f32:$Vn, QPR:v4f32:$Vm)
/*63908*/         0, /*End of Scope*/
/*63909*/       0, // EndSwitchType
/*63910*/     /*Scope*/ 107, /*->64018*/
/*63911*/       OPC_MoveChild, 0,
/*63913*/       OPC_CheckOpcode, TARGET_VAL(ISD::FMUL),
/*63916*/       OPC_RecordChild0, // #0 = $Vn
/*63917*/       OPC_RecordChild1, // #1 = $Vm
/*63918*/       OPC_CheckPredicate, 114, // Predicate_fmul_su
/*63920*/       OPC_MoveParent,
/*63921*/       OPC_RecordChild1, // #2 = $src1
/*63922*/       OPC_CheckPredicate, 115, // Predicate_fadd_mlx
/*63924*/       OPC_SwitchType /*2 cases */, 44, MVT::v2f32,// ->63971
/*63927*/         OPC_Scope, 20, /*->63949*/ // 2 children in Scope
/*63929*/           OPC_CheckPatternPredicate, 73, // (Subtarget->hasNEON()) && (Subtarget->useFPVMLx()) && (!(TM.Options.AllowFPOpFusion == FPOpFusion::Fast && Subtarget->hasVFP4()) || Subtarget->isTargetDarwin())
/*63931*/           OPC_EmitInteger, MVT::i32, 14, 
/*63934*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*63937*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VMLAfd), 0,
                        1/*#VTs*/, MVT::v2f32, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                    // Src: (fadd:v2f32 (fmul:v2f32 DPR:v2f32:$Vn, DPR:v2f32:$Vm)<<P:Predicate_fmul_su>>, DPR:v2f32:$src1)<<P:Predicate_fadd_mlx>> - Complexity = 8
                    // Dst: (VMLAfd:v2f32 DPR:v2f32:$src1, DPR:v2f32:$Vn, DPR:v2f32:$Vm)
/*63949*/         /*Scope*/ 20, /*->63970*/
/*63950*/           OPC_CheckPatternPredicate, 74, // (Subtarget->hasNEON()) && (Subtarget->hasVFP4()) && ((TM.Options.AllowFPOpFusion == FPOpFusion::Fast &&  Subtarget->hasVFP4()) && !Subtarget->isTargetDarwin())
/*63952*/           OPC_EmitInteger, MVT::i32, 14, 
/*63955*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*63958*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VFMAfd), 0,
                        1/*#VTs*/, MVT::v2f32, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                    // Src: (fadd:v2f32 (fmul:v2f32 DPR:v2f32:$Vn, DPR:v2f32:$Vm)<<P:Predicate_fmul_su>>, DPR:v2f32:$src1)<<P:Predicate_fadd_mlx>> - Complexity = 8
                    // Dst: (VFMAfd:v2f32 DPR:v2f32:$src1, DPR:v2f32:$Vn, DPR:v2f32:$Vm)
/*63970*/         0, /*End of Scope*/
/*63971*/       /*SwitchType*/ 44, MVT::v4f32,// ->64017
/*63973*/         OPC_Scope, 20, /*->63995*/ // 2 children in Scope
/*63975*/           OPC_CheckPatternPredicate, 73, // (Subtarget->hasNEON()) && (Subtarget->useFPVMLx()) && (!(TM.Options.AllowFPOpFusion == FPOpFusion::Fast && Subtarget->hasVFP4()) || Subtarget->isTargetDarwin())
/*63977*/           OPC_EmitInteger, MVT::i32, 14, 
/*63980*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*63983*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VMLAfq), 0,
                        1/*#VTs*/, MVT::v4f32, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                    // Src: (fadd:v4f32 (fmul:v4f32 QPR:v4f32:$Vn, QPR:v4f32:$Vm)<<P:Predicate_fmul_su>>, QPR:v4f32:$src1)<<P:Predicate_fadd_mlx>> - Complexity = 8
                    // Dst: (VMLAfq:v4f32 QPR:v4f32:$src1, QPR:v4f32:$Vn, QPR:v4f32:$Vm)
/*63995*/         /*Scope*/ 20, /*->64016*/
/*63996*/           OPC_CheckPatternPredicate, 74, // (Subtarget->hasNEON()) && (Subtarget->hasVFP4()) && ((TM.Options.AllowFPOpFusion == FPOpFusion::Fast &&  Subtarget->hasVFP4()) && !Subtarget->isTargetDarwin())
/*63998*/           OPC_EmitInteger, MVT::i32, 14, 
/*64001*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*64004*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VFMAfq), 0,
                        1/*#VTs*/, MVT::v4f32, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                    // Src: (fadd:v4f32 (fmul:v4f32 QPR:v4f32:$Vn, QPR:v4f32:$Vm)<<P:Predicate_fmul_su>>, QPR:v4f32:$src1)<<P:Predicate_fadd_mlx>> - Complexity = 8
                    // Dst: (VFMAfq:v4f32 QPR:v4f32:$src1, QPR:v4f32:$Vn, QPR:v4f32:$Vm)
/*64016*/         0, /*End of Scope*/
/*64017*/       0, // EndSwitchType
/*64018*/     /*Scope*/ 46, /*->64065*/
/*64019*/       OPC_RecordChild0, // #0 = $Vn
/*64020*/       OPC_RecordChild1, // #1 = $Vm
/*64021*/       OPC_SwitchType /*2 cases */, 19, MVT::v2f32,// ->64043
/*64024*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*64026*/         OPC_EmitInteger, MVT::i32, 14, 
/*64029*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*64032*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VADDfd), 0,
                      1/*#VTs*/, MVT::v2f32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (fadd:v2f32 DPR:v2f32:$Vn, DPR:v2f32:$Vm) - Complexity = 3
                  // Dst: (VADDfd:v2f32 DPR:v2f32:$Vn, DPR:v2f32:$Vm)
/*64043*/       /*SwitchType*/ 19, MVT::v4f32,// ->64064
/*64045*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*64047*/         OPC_EmitInteger, MVT::i32, 14, 
/*64050*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*64053*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VADDfq), 0,
                      1/*#VTs*/, MVT::v4f32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (fadd:v4f32 QPR:v4f32:$Vn, QPR:v4f32:$Vm) - Complexity = 3
                  // Dst: (VADDfq:v4f32 QPR:v4f32:$Vn, QPR:v4f32:$Vm)
/*64064*/       0, // EndSwitchType
/*64065*/     0, /*End of Scope*/
/*64066*/   /*SwitchOpcode*/ 103|128,9/*1255*/, TARGET_VAL(ISD::FSUB),// ->65325
/*64070*/     OPC_Scope, 113, /*->64185*/ // 6 children in Scope
/*64072*/       OPC_MoveChild, 0,
/*64074*/       OPC_CheckOpcode, TARGET_VAL(ISD::FNEG),
/*64077*/       OPC_MoveChild, 0,
/*64079*/       OPC_CheckOpcode, TARGET_VAL(ISD::FMUL),
/*64082*/       OPC_RecordChild0, // #0 = $Dn
/*64083*/       OPC_RecordChild1, // #1 = $Dm
/*64084*/       OPC_CheckPredicate, 114, // Predicate_fmul_su
/*64086*/       OPC_MoveParent,
/*64087*/       OPC_MoveParent,
/*64088*/       OPC_RecordChild1, // #2 = $Ddin
/*64089*/       OPC_CheckPredicate, 116, // Predicate_fsub_mlx
/*64091*/       OPC_SwitchType /*2 cases */, 44, MVT::f64,// ->64138
/*64094*/         OPC_Scope, 20, /*->64116*/ // 2 children in Scope
/*64096*/           OPC_CheckPatternPredicate, 65, // (Subtarget->hasVFP2()) && (!Subtarget->isFPOnlySP()) && (Subtarget->useFPVMLx()) && (!(TM.Options.AllowFPOpFusion == FPOpFusion::Fast && Subtarget->hasVFP4()) || Subtarget->isTargetDarwin())
/*64098*/           OPC_EmitInteger, MVT::i32, 14, 
/*64101*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*64104*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VNMLAD), 0,
                        1/*#VTs*/, MVT::f64, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                    // Src: (fsub:f64 (fneg:f64 (fmul:f64 DPR:f64:$Dn, DPR:f64:$Dm)<<P:Predicate_fmul_su>>), DPR:f64:$Ddin)<<P:Predicate_fsub_mlx>> - Complexity = 11
                    // Dst: (VNMLAD:f64 DPR:f64:$Ddin, DPR:f64:$Dn, DPR:f64:$Dm)
/*64116*/         /*Scope*/ 20, /*->64137*/
/*64117*/           OPC_CheckPatternPredicate, 66, // (Subtarget->hasVFP4()) && (!Subtarget->isFPOnlySP()) && ((TM.Options.AllowFPOpFusion == FPOpFusion::Fast &&  Subtarget->hasVFP4()) && !Subtarget->isTargetDarwin())
/*64119*/           OPC_EmitInteger, MVT::i32, 14, 
/*64122*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*64125*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VFNMAD), 0,
                        1/*#VTs*/, MVT::f64, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                    // Src: (fsub:f64 (fneg:f64 (fmul:f64 DPR:f64:$Dn, DPR:f64:$Dm)<<P:Predicate_fmul_su>>), DPR:f64:$Ddin)<<P:Predicate_fsub_mlx>> - Complexity = 11
                    // Dst: (VFNMAD:f64 DPR:f64:$Ddin, DPR:f64:$Dn, DPR:f64:$Dm)
/*64137*/         0, /*End of Scope*/
/*64138*/       /*SwitchType*/ 44, MVT::f32,// ->64184
/*64140*/         OPC_Scope, 20, /*->64162*/ // 2 children in Scope
/*64142*/           OPC_CheckPatternPredicate, 67, // (Subtarget->hasVFP2()) && (!Subtarget->useNEONForSinglePrecisionFP()) && (Subtarget->useFPVMLx()) && (!(TM.Options.AllowFPOpFusion == FPOpFusion::Fast && Subtarget->hasVFP4()) || Subtarget->isTargetDarwin())
/*64144*/           OPC_EmitInteger, MVT::i32, 14, 
/*64147*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*64150*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VNMLAS), 0,
                        1/*#VTs*/, MVT::f32, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                    // Src: (fsub:f32 (fneg:f32 (fmul:f32 SPR:f32:$Sn, SPR:f32:$Sm)<<P:Predicate_fmul_su>>), SPR:f32:$Sdin)<<P:Predicate_fsub_mlx>> - Complexity = 11
                    // Dst: (VNMLAS:f32 SPR:f32:$Sdin, SPR:f32:$Sn, SPR:f32:$Sm)
/*64162*/         /*Scope*/ 20, /*->64183*/
/*64163*/           OPC_CheckPatternPredicate, 68, // (Subtarget->hasVFP4()) && (!Subtarget->useNEONForSinglePrecisionFP()) && ((TM.Options.AllowFPOpFusion == FPOpFusion::Fast &&  Subtarget->hasVFP4()) && !Subtarget->isTargetDarwin())
/*64165*/           OPC_EmitInteger, MVT::i32, 14, 
/*64168*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*64171*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VFNMAS), 0,
                        1/*#VTs*/, MVT::f32, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                    // Src: (fsub:f32 (fneg:f32 (fmul:f32 SPR:f32:$Sn, SPR:f32:$Sm)<<P:Predicate_fmul_su>>), SPR:f32:$Sdin)<<P:Predicate_fsub_mlx>> - Complexity = 11
                    // Dst: (VFNMAS:f32 SPR:f32:$Sdin, SPR:f32:$Sn, SPR:f32:$Sm)
/*64183*/         0, /*End of Scope*/
/*64184*/       0, // EndSwitchType
/*64185*/     /*Scope*/ 59, /*->64245*/
/*64186*/       OPC_RecordChild0, // #0 = $dstin
/*64187*/       OPC_MoveChild, 1,
/*64189*/       OPC_CheckOpcode, TARGET_VAL(ISD::FMUL),
/*64192*/       OPC_RecordChild0, // #1 = $a
/*64193*/       OPC_RecordChild1, // #2 = $b
/*64194*/       OPC_CheckPredicate, 114, // Predicate_fmul_su
/*64196*/       OPC_MoveParent,
/*64197*/       OPC_CheckPredicate, 116, // Predicate_fsub_mlx
/*64199*/       OPC_SwitchType /*2 cases */, 20, MVT::f64,// ->64222
/*64202*/         OPC_CheckPatternPredicate, 65, // (Subtarget->hasVFP2()) && (!Subtarget->isFPOnlySP()) && (Subtarget->useFPVMLx()) && (!(TM.Options.AllowFPOpFusion == FPOpFusion::Fast && Subtarget->hasVFP4()) || Subtarget->isTargetDarwin())
/*64204*/         OPC_EmitInteger, MVT::i32, 14, 
/*64207*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*64210*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VMLSD), 0,
                      1/*#VTs*/, MVT::f64, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                  // Src: (fsub:f64 DPR:f64:$dstin, (fmul:f64 DPR:f64:$a, DPR:f64:$b)<<P:Predicate_fmul_su>>)<<P:Predicate_fsub_mlx>> - Complexity = 8
                  // Dst: (VMLSD:f64 DPR:f64:$dstin, DPR:f64:$a, DPR:f64:$b)
/*64222*/       /*SwitchType*/ 20, MVT::f32,// ->64244
/*64224*/         OPC_CheckPatternPredicate, 67, // (Subtarget->hasVFP2()) && (!Subtarget->useNEONForSinglePrecisionFP()) && (Subtarget->useFPVMLx()) && (!(TM.Options.AllowFPOpFusion == FPOpFusion::Fast && Subtarget->hasVFP4()) || Subtarget->isTargetDarwin())
/*64226*/         OPC_EmitInteger, MVT::i32, 14, 
/*64229*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*64232*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VMLSS), 0,
                      1/*#VTs*/, MVT::f32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                  // Src: (fsub:f32 SPR:f32:$dstin, (fmul:f32 SPR:f32:$a, SPR:f32:$b)<<P:Predicate_fmul_su>>)<<P:Predicate_fsub_mlx>> - Complexity = 8
                  // Dst: (VMLSS:f32 SPR:f32:$dstin, SPR:f32:$a, SPR:f32:$b)
/*64244*/       0, // EndSwitchType
/*64245*/     /*Scope*/ 59, /*->64305*/
/*64246*/       OPC_MoveChild, 0,
/*64248*/       OPC_CheckOpcode, TARGET_VAL(ISD::FMUL),
/*64251*/       OPC_RecordChild0, // #0 = $Dn
/*64252*/       OPC_RecordChild1, // #1 = $Dm
/*64253*/       OPC_CheckPredicate, 114, // Predicate_fmul_su
/*64255*/       OPC_MoveParent,
/*64256*/       OPC_RecordChild1, // #2 = $Ddin
/*64257*/       OPC_CheckPredicate, 116, // Predicate_fsub_mlx
/*64259*/       OPC_SwitchType /*2 cases */, 20, MVT::f64,// ->64282
/*64262*/         OPC_CheckPatternPredicate, 65, // (Subtarget->hasVFP2()) && (!Subtarget->isFPOnlySP()) && (Subtarget->useFPVMLx()) && (!(TM.Options.AllowFPOpFusion == FPOpFusion::Fast && Subtarget->hasVFP4()) || Subtarget->isTargetDarwin())
/*64264*/         OPC_EmitInteger, MVT::i32, 14, 
/*64267*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*64270*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VNMLSD), 0,
                      1/*#VTs*/, MVT::f64, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                  // Src: (fsub:f64 (fmul:f64 DPR:f64:$Dn, DPR:f64:$Dm)<<P:Predicate_fmul_su>>, DPR:f64:$Ddin)<<P:Predicate_fsub_mlx>> - Complexity = 8
                  // Dst: (VNMLSD:f64 DPR:f64:$Ddin, DPR:f64:$Dn, DPR:f64:$Dm)
/*64282*/       /*SwitchType*/ 20, MVT::f32,// ->64304
/*64284*/         OPC_CheckPatternPredicate, 67, // (Subtarget->hasVFP2()) && (!Subtarget->useNEONForSinglePrecisionFP()) && (Subtarget->useFPVMLx()) && (!(TM.Options.AllowFPOpFusion == FPOpFusion::Fast && Subtarget->hasVFP4()) || Subtarget->isTargetDarwin())
/*64286*/         OPC_EmitInteger, MVT::i32, 14, 
/*64289*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*64292*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VNMLSS), 0,
                      1/*#VTs*/, MVT::f32, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                  // Src: (fsub:f32 (fmul:f32 SPR:f32:$Sn, SPR:f32:$Sm)<<P:Predicate_fmul_su>>, SPR:f32:$Sdin)<<P:Predicate_fsub_mlx>> - Complexity = 8
                  // Dst: (VNMLSS:f32 SPR:f32:$Sdin, SPR:f32:$Sn, SPR:f32:$Sm)
/*64304*/       0, // EndSwitchType
/*64305*/     /*Scope*/ 59, /*->64365*/
/*64306*/       OPC_RecordChild0, // #0 = $dstin
/*64307*/       OPC_MoveChild, 1,
/*64309*/       OPC_CheckOpcode, TARGET_VAL(ISD::FMUL),
/*64312*/       OPC_RecordChild0, // #1 = $a
/*64313*/       OPC_RecordChild1, // #2 = $b
/*64314*/       OPC_CheckPredicate, 114, // Predicate_fmul_su
/*64316*/       OPC_MoveParent,
/*64317*/       OPC_CheckPredicate, 116, // Predicate_fsub_mlx
/*64319*/       OPC_SwitchType /*2 cases */, 20, MVT::f64,// ->64342
/*64322*/         OPC_CheckPatternPredicate, 66, // (Subtarget->hasVFP4()) && (!Subtarget->isFPOnlySP()) && ((TM.Options.AllowFPOpFusion == FPOpFusion::Fast &&  Subtarget->hasVFP4()) && !Subtarget->isTargetDarwin())
/*64324*/         OPC_EmitInteger, MVT::i32, 14, 
/*64327*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*64330*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VFMSD), 0,
                      1/*#VTs*/, MVT::f64, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                  // Src: (fsub:f64 DPR:f64:$dstin, (fmul:f64 DPR:f64:$a, DPR:f64:$b)<<P:Predicate_fmul_su>>)<<P:Predicate_fsub_mlx>> - Complexity = 8
                  // Dst: (VFMSD:f64 DPR:f64:$dstin, DPR:f64:$a, DPR:f64:$b)
/*64342*/       /*SwitchType*/ 20, MVT::f32,// ->64364
/*64344*/         OPC_CheckPatternPredicate, 68, // (Subtarget->hasVFP4()) && (!Subtarget->useNEONForSinglePrecisionFP()) && ((TM.Options.AllowFPOpFusion == FPOpFusion::Fast &&  Subtarget->hasVFP4()) && !Subtarget->isTargetDarwin())
/*64346*/         OPC_EmitInteger, MVT::i32, 14, 
/*64349*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*64352*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VFMSS), 0,
                      1/*#VTs*/, MVT::f32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                  // Src: (fsub:f32 SPR:f32:$dstin, (fmul:f32 SPR:f32:$a, SPR:f32:$b)<<P:Predicate_fmul_su>>)<<P:Predicate_fsub_mlx>> - Complexity = 8
                  // Dst: (VFMSS:f32 SPR:f32:$dstin, SPR:f32:$a, SPR:f32:$b)
/*64364*/       0, // EndSwitchType
/*64365*/     /*Scope*/ 59, /*->64425*/
/*64366*/       OPC_MoveChild, 0,
/*64368*/       OPC_CheckOpcode, TARGET_VAL(ISD::FMUL),
/*64371*/       OPC_RecordChild0, // #0 = $Dn
/*64372*/       OPC_RecordChild1, // #1 = $Dm
/*64373*/       OPC_CheckPredicate, 114, // Predicate_fmul_su
/*64375*/       OPC_MoveParent,
/*64376*/       OPC_RecordChild1, // #2 = $Ddin
/*64377*/       OPC_CheckPredicate, 116, // Predicate_fsub_mlx
/*64379*/       OPC_SwitchType /*2 cases */, 20, MVT::f64,// ->64402
/*64382*/         OPC_CheckPatternPredicate, 66, // (Subtarget->hasVFP4()) && (!Subtarget->isFPOnlySP()) && ((TM.Options.AllowFPOpFusion == FPOpFusion::Fast &&  Subtarget->hasVFP4()) && !Subtarget->isTargetDarwin())
/*64384*/         OPC_EmitInteger, MVT::i32, 14, 
/*64387*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*64390*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VFNMSD), 0,
                      1/*#VTs*/, MVT::f64, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                  // Src: (fsub:f64 (fmul:f64 DPR:f64:$Dn, DPR:f64:$Dm)<<P:Predicate_fmul_su>>, DPR:f64:$Ddin)<<P:Predicate_fsub_mlx>> - Complexity = 8
                  // Dst: (VFNMSD:f64 DPR:f64:$Ddin, DPR:f64:$Dn, DPR:f64:$Dm)
/*64402*/       /*SwitchType*/ 20, MVT::f32,// ->64424
/*64404*/         OPC_CheckPatternPredicate, 68, // (Subtarget->hasVFP4()) && (!Subtarget->useNEONForSinglePrecisionFP()) && ((TM.Options.AllowFPOpFusion == FPOpFusion::Fast &&  Subtarget->hasVFP4()) && !Subtarget->isTargetDarwin())
/*64406*/         OPC_EmitInteger, MVT::i32, 14, 
/*64409*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*64412*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VFNMSS), 0,
                      1/*#VTs*/, MVT::f32, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                  // Src: (fsub:f32 (fmul:f32 SPR:f32:$Sn, SPR:f32:$Sm)<<P:Predicate_fmul_su>>, SPR:f32:$Sdin)<<P:Predicate_fsub_mlx>> - Complexity = 8
                  // Dst: (VFNMSS:f32 SPR:f32:$Sdin, SPR:f32:$Sn, SPR:f32:$Sm)
/*64424*/       0, // EndSwitchType
/*64425*/     /*Scope*/ 1|128,7/*897*/, /*->65324*/
/*64427*/       OPC_RecordChild0, // #0 = $acc
/*64428*/       OPC_Scope, 40|128,2/*296*/, /*->64727*/ // 4 children in Scope
/*64431*/         OPC_MoveChild, 1,
/*64433*/         OPC_CheckOpcode, TARGET_VAL(ISD::FMUL),
/*64436*/         OPC_RecordChild0, // #1 = $a
/*64437*/         OPC_RecordChild1, // #2 = $b
/*64438*/         OPC_MoveParent,
/*64439*/         OPC_CheckType, MVT::f32,
/*64441*/         OPC_Scope, 12|128,1/*140*/, /*->64584*/ // 2 children in Scope
/*64444*/           OPC_CheckPatternPredicate, 69, // (Subtarget->hasNEON()) && (Subtarget->useNEONForSinglePrecisionFP()) && (Subtarget->useFPVMLx()) && (!(TM.Options.AllowFPOpFusion == FPOpFusion::Fast && Subtarget->hasVFP4()) || Subtarget->isTargetDarwin())
/*64446*/           OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                        1/*#VTs*/, MVT::v2f32, 0/*#Ops*/,  // Results = #3
/*64453*/           OPC_EmitInteger, MVT::i32, ARM::DPR_VFP2RegClassID,
/*64456*/           OPC_EmitNode, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                        1/*#VTs*/, MVT::v2f32, 2/*#Ops*/, 3, 4,  // Results = #5
/*64465*/           OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*64468*/           OPC_EmitNode, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                        1/*#VTs*/, MVT::v2f32, 3/*#Ops*/, 5, 0, 6,  // Results = #7
/*64478*/           OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                        1/*#VTs*/, MVT::v2f32, 0/*#Ops*/,  // Results = #8
/*64485*/           OPC_EmitInteger, MVT::i32, ARM::DPR_VFP2RegClassID,
/*64488*/           OPC_EmitNode, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                        1/*#VTs*/, MVT::v2f32, 2/*#Ops*/, 8, 9,  // Results = #10
/*64497*/           OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*64500*/           OPC_EmitNode, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                        1/*#VTs*/, MVT::v2f32, 3/*#Ops*/, 10, 1, 11,  // Results = #12
/*64510*/           OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                        1/*#VTs*/, MVT::v2f32, 0/*#Ops*/,  // Results = #13
/*64517*/           OPC_EmitInteger, MVT::i32, ARM::DPR_VFP2RegClassID,
/*64520*/           OPC_EmitNode, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                        1/*#VTs*/, MVT::v2f32, 2/*#Ops*/, 13, 14,  // Results = #15
/*64529*/           OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*64532*/           OPC_EmitNode, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                        1/*#VTs*/, MVT::v2f32, 3/*#Ops*/, 15, 2, 16,  // Results = #17
/*64542*/           OPC_EmitInteger, MVT::i32, 14, 
/*64545*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*64548*/           OPC_EmitNode, TARGET_VAL(ARM::VMLSfd), 0,
                        1/*#VTs*/, MVT::f64, 5/*#Ops*/, 7, 12, 17, 18, 19,  // Results = #20
/*64560*/           OPC_EmitInteger, MVT::i32, ARM::DPR_VFP2RegClassID,
/*64563*/           OPC_EmitNode, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                        1/*#VTs*/, MVT::v2f32, 2/*#Ops*/, 20, 21,  // Results = #22
/*64572*/           OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*64575*/           OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                        1/*#VTs*/, MVT::f32, 2/*#Ops*/, 22, 23, 
                    // Src: (fsub:f32 SPR:f32:$acc, (fmul:f32 SPR:f32:$a, SPR:f32:$b)) - Complexity = 6
                    // Dst: (EXTRACT_SUBREG:f32 (COPY_TO_REGCLASS:v2f32 (VMLSfd:f64 (INSERT_SUBREG:v2f32 (COPY_TO_REGCLASS:v2f32 (IMPLICIT_DEF:v2f32), DPR_VFP2:i32), SPR:f32:$acc, ssub_0:i32), (INSERT_SUBREG:v2f32 (COPY_TO_REGCLASS:v2f32 (IMPLICIT_DEF:v2f32), DPR_VFP2:i32), SPR:f32:$a, ssub_0:i32), (INSERT_SUBREG:v2f32 (COPY_TO_REGCLASS:v2f32 (IMPLICIT_DEF:v2f32), DPR_VFP2:i32), SPR:f32:$b, ssub_0:i32)), DPR_VFP2:i32), ssub_0:i32)
/*64584*/         /*Scope*/ 12|128,1/*140*/, /*->64726*/
/*64586*/           OPC_CheckPatternPredicate, 70, // (Subtarget->hasVFP4()) && (Subtarget->useNEONForSinglePrecisionFP()) && ((TM.Options.AllowFPOpFusion == FPOpFusion::Fast &&  Subtarget->hasVFP4()) && !Subtarget->isTargetDarwin())
/*64588*/           OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                        1/*#VTs*/, MVT::v2f32, 0/*#Ops*/,  // Results = #3
/*64595*/           OPC_EmitInteger, MVT::i32, ARM::DPR_VFP2RegClassID,
/*64598*/           OPC_EmitNode, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                        1/*#VTs*/, MVT::v2f32, 2/*#Ops*/, 3, 4,  // Results = #5
/*64607*/           OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*64610*/           OPC_EmitNode, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                        1/*#VTs*/, MVT::v2f32, 3/*#Ops*/, 5, 0, 6,  // Results = #7
/*64620*/           OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                        1/*#VTs*/, MVT::v2f32, 0/*#Ops*/,  // Results = #8
/*64627*/           OPC_EmitInteger, MVT::i32, ARM::DPR_VFP2RegClassID,
/*64630*/           OPC_EmitNode, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                        1/*#VTs*/, MVT::v2f32, 2/*#Ops*/, 8, 9,  // Results = #10
/*64639*/           OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*64642*/           OPC_EmitNode, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                        1/*#VTs*/, MVT::v2f32, 3/*#Ops*/, 10, 1, 11,  // Results = #12
/*64652*/           OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                        1/*#VTs*/, MVT::v2f32, 0/*#Ops*/,  // Results = #13
/*64659*/           OPC_EmitInteger, MVT::i32, ARM::DPR_VFP2RegClassID,
/*64662*/           OPC_EmitNode, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                        1/*#VTs*/, MVT::v2f32, 2/*#Ops*/, 13, 14,  // Results = #15
/*64671*/           OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*64674*/           OPC_EmitNode, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                        1/*#VTs*/, MVT::v2f32, 3/*#Ops*/, 15, 2, 16,  // Results = #17
/*64684*/           OPC_EmitInteger, MVT::i32, 14, 
/*64687*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*64690*/           OPC_EmitNode, TARGET_VAL(ARM::VFMSfd), 0,
                        1/*#VTs*/, MVT::f64, 5/*#Ops*/, 7, 12, 17, 18, 19,  // Results = #20
/*64702*/           OPC_EmitInteger, MVT::i32, ARM::DPR_VFP2RegClassID,
/*64705*/           OPC_EmitNode, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                        1/*#VTs*/, MVT::v2f32, 2/*#Ops*/, 20, 21,  // Results = #22
/*64714*/           OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*64717*/           OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                        1/*#VTs*/, MVT::f32, 2/*#Ops*/, 22, 23, 
                    // Src: (fsub:f32 SPR:f32:$acc, (fmul:f32 SPR:f32:$a, SPR:f32:$b)) - Complexity = 6
                    // Dst: (EXTRACT_SUBREG:f32 (COPY_TO_REGCLASS:v2f32 (VFMSfd:f64 (INSERT_SUBREG:v2f32 (COPY_TO_REGCLASS:v2f32 (IMPLICIT_DEF:v2f32), DPR_VFP2:i32), SPR:f32:$acc, ssub_0:i32), (INSERT_SUBREG:v2f32 (COPY_TO_REGCLASS:v2f32 (IMPLICIT_DEF:v2f32), DPR_VFP2:i32), SPR:f32:$a, ssub_0:i32), (INSERT_SUBREG:v2f32 (COPY_TO_REGCLASS:v2f32 (IMPLICIT_DEF:v2f32), DPR_VFP2:i32), SPR:f32:$b, ssub_0:i32)), DPR_VFP2:i32), ssub_0:i32)
/*64726*/         0, /*End of Scope*/
/*64727*/       /*Scope*/ 29|128,1/*157*/, /*->64886*/
/*64729*/         OPC_RecordChild1, // #1 = $Dm
/*64730*/         OPC_SwitchType /*2 cases */, 19, MVT::f64,// ->64752
/*64733*/           OPC_CheckPatternPredicate, 31, // (Subtarget->hasVFP2()) && (!Subtarget->isFPOnlySP())
/*64735*/           OPC_EmitInteger, MVT::i32, 14, 
/*64738*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*64741*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VSUBD), 0,
                        1/*#VTs*/, MVT::f64, 4/*#Ops*/, 0, 1, 2, 3, 
                    // Src: (fsub:f64 DPR:f64:$Dn, DPR:f64:$Dm) - Complexity = 3
                    // Dst: (VSUBD:f64 DPR:f64:$Dn, DPR:f64:$Dm)
/*64752*/         /*SwitchType*/ 2|128,1/*130*/, MVT::f32,// ->64885
/*64755*/           OPC_Scope, 19, /*->64776*/ // 2 children in Scope
/*64757*/             OPC_CheckPatternPredicate, 41, // (Subtarget->hasVFP2()) && (!Subtarget->useNEONForSinglePrecisionFP())
/*64759*/             OPC_EmitInteger, MVT::i32, 14, 
/*64762*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*64765*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VSUBS), 0,
                          1/*#VTs*/, MVT::f32, 4/*#Ops*/, 0, 1, 2, 3, 
                      // Src: (fsub:f32 SPR:f32:$Sn, SPR:f32:$Sm) - Complexity = 3
                      // Dst: (VSUBS:f32 SPR:f32:$Sn, SPR:f32:$Sm)
/*64776*/           /*Scope*/ 107, /*->64884*/
/*64777*/             OPC_CheckPatternPredicate, 71, // (Subtarget->hasNEON()) && (Subtarget->useNEONForSinglePrecisionFP())
/*64779*/             OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                          1/*#VTs*/, MVT::v2f32, 0/*#Ops*/,  // Results = #2
/*64786*/             OPC_EmitInteger, MVT::i32, ARM::DPR_VFP2RegClassID,
/*64789*/             OPC_EmitNode, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                          1/*#VTs*/, MVT::v2f32, 2/*#Ops*/, 2, 3,  // Results = #4
/*64798*/             OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*64801*/             OPC_EmitNode, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                          1/*#VTs*/, MVT::v2f32, 3/*#Ops*/, 4, 0, 5,  // Results = #6
/*64811*/             OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                          1/*#VTs*/, MVT::v2f32, 0/*#Ops*/,  // Results = #7
/*64818*/             OPC_EmitInteger, MVT::i32, ARM::DPR_VFP2RegClassID,
/*64821*/             OPC_EmitNode, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                          1/*#VTs*/, MVT::v2f32, 2/*#Ops*/, 7, 8,  // Results = #9
/*64830*/             OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*64833*/             OPC_EmitNode, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                          1/*#VTs*/, MVT::v2f32, 3/*#Ops*/, 9, 1, 10,  // Results = #11
/*64843*/             OPC_EmitInteger, MVT::i32, 14, 
/*64846*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*64849*/             OPC_EmitNode, TARGET_VAL(ARM::VSUBfd), 0,
                          1/*#VTs*/, MVT::f64, 4/*#Ops*/, 6, 11, 12, 13,  // Results = #14
/*64860*/             OPC_EmitInteger, MVT::i32, ARM::DPR_VFP2RegClassID,
/*64863*/             OPC_EmitNode, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                          1/*#VTs*/, MVT::v2f32, 2/*#Ops*/, 14, 15,  // Results = #16
/*64872*/             OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*64875*/             OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                          1/*#VTs*/, MVT::f32, 2/*#Ops*/, 16, 17, 
                      // Src: (fsub:f32 SPR:f32:$a, SPR:f32:$b) - Complexity = 3
                      // Dst: (EXTRACT_SUBREG:f32 (COPY_TO_REGCLASS:v2f32 (VSUBfd:f64 (INSERT_SUBREG:v2f32 (COPY_TO_REGCLASS:v2f32 (IMPLICIT_DEF:v2f32), DPR_VFP2:i32), SPR:f32:$a, ssub_0:i32), (INSERT_SUBREG:v2f32 (COPY_TO_REGCLASS:v2f32 (IMPLICIT_DEF:v2f32), DPR_VFP2:i32), SPR:f32:$b, ssub_0:i32)), DPR_VFP2:i32), ssub_0:i32)
/*64884*/           0, /*End of Scope*/
/*64885*/         0, // EndSwitchType
/*64886*/       /*Scope*/ 5|128,3/*389*/, /*->65277*/
/*64888*/         OPC_MoveChild, 1,
/*64890*/         OPC_CheckOpcode, TARGET_VAL(ISD::FMUL),
/*64893*/         OPC_Scope, 74, /*->64969*/ // 5 children in Scope
/*64895*/           OPC_RecordChild0, // #1 = $Vn
/*64896*/           OPC_MoveChild, 1,
/*64898*/           OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*64901*/           OPC_RecordChild0, // #2 = $Vm
/*64902*/           OPC_CheckChild0Type, MVT::v2f32,
/*64904*/           OPC_RecordChild1, // #3 = $lane
/*64905*/           OPC_MoveChild, 1,
/*64907*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*64910*/           OPC_MoveParent,
/*64911*/           OPC_MoveParent,
/*64912*/           OPC_CheckPredicate, 114, // Predicate_fmul_su
/*64914*/           OPC_MoveParent,
/*64915*/           OPC_CheckPredicate, 116, // Predicate_fsub_mlx
/*64917*/           OPC_SwitchType /*2 cases */, 23, MVT::v2f32,// ->64943
/*64920*/             OPC_CheckPatternPredicate, 72, // (Subtarget->hasNEON()) && (Subtarget->useFPVMLx())
/*64922*/             OPC_EmitConvertToTarget, 3,
/*64924*/             OPC_EmitInteger, MVT::i32, 14, 
/*64927*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*64930*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VMLSslfd), 0,
                          1/*#VTs*/, MVT::v2f32, 6/*#Ops*/, 0, 1, 2, 4, 5, 6, 
                      // Src: (fsub:v2f32 DPR:v2f32:$src1, (fmul:v2f32 DPR:v2f32:$Vn, (NEONvduplane:v2f32 DPR_VFP2:v2f32:$Vm, (imm:i32):$lane))<<P:Predicate_fmul_su>>)<<P:Predicate_fsub_mlx>> - Complexity = 14
                      // Dst: (VMLSslfd:v2f32 DPR:v2f32:$src1, DPR:v2f32:$Vn, DPR_VFP2:v2f32:$Vm, (imm:i32):$lane)
/*64943*/           /*SwitchType*/ 23, MVT::v4f32,// ->64968
/*64945*/             OPC_CheckPatternPredicate, 72, // (Subtarget->hasNEON()) && (Subtarget->useFPVMLx())
/*64947*/             OPC_EmitConvertToTarget, 3,
/*64949*/             OPC_EmitInteger, MVT::i32, 14, 
/*64952*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*64955*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VMLSslfq), 0,
                          1/*#VTs*/, MVT::v4f32, 6/*#Ops*/, 0, 1, 2, 4, 5, 6, 
                      // Src: (fsub:v4f32 QPR:v4f32:$src1, (fmul:v4f32 QPR:v4f32:$Vn, (NEONvduplane:v4f32 DPR_VFP2:v2f32:$Vm, (imm:i32):$lane))<<P:Predicate_fmul_su>>)<<P:Predicate_fsub_mlx>> - Complexity = 14
                      // Dst: (VMLSslfq:v4f32 QPR:v4f32:$src1, QPR:v4f32:$Vn, DPR_VFP2:v2f32:$Vm, (imm:i32):$lane)
/*64968*/           0, // EndSwitchType
/*64969*/         /*Scope*/ 74, /*->65044*/
/*64970*/           OPC_MoveChild, 0,
/*64972*/           OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*64975*/           OPC_RecordChild0, // #1 = $Vm
/*64976*/           OPC_CheckChild0Type, MVT::v2f32,
/*64978*/           OPC_RecordChild1, // #2 = $lane
/*64979*/           OPC_MoveChild, 1,
/*64981*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*64984*/           OPC_MoveParent,
/*64985*/           OPC_MoveParent,
/*64986*/           OPC_RecordChild1, // #3 = $Vn
/*64987*/           OPC_CheckPredicate, 114, // Predicate_fmul_su
/*64989*/           OPC_MoveParent,
/*64990*/           OPC_CheckPredicate, 116, // Predicate_fsub_mlx
/*64992*/           OPC_SwitchType /*2 cases */, 23, MVT::v2f32,// ->65018
/*64995*/             OPC_CheckPatternPredicate, 72, // (Subtarget->hasNEON()) && (Subtarget->useFPVMLx())
/*64997*/             OPC_EmitConvertToTarget, 2,
/*64999*/             OPC_EmitInteger, MVT::i32, 14, 
/*65002*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*65005*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VMLSslfd), 0,
                          1/*#VTs*/, MVT::v2f32, 6/*#Ops*/, 0, 3, 1, 4, 5, 6, 
                      // Src: (fsub:v2f32 DPR:v2f32:$src1, (fmul:v2f32 (NEONvduplane:v2f32 DPR_VFP2:v2f32:$Vm, (imm:i32):$lane), DPR:v2f32:$Vn)<<P:Predicate_fmul_su>>)<<P:Predicate_fsub_mlx>> - Complexity = 14
                      // Dst: (VMLSslfd:v2f32 DPR:v2f32:$src1, DPR:v2f32:$Vn, DPR_VFP2:v2f32:$Vm, (imm:i32):$lane)
/*65018*/           /*SwitchType*/ 23, MVT::v4f32,// ->65043
/*65020*/             OPC_CheckPatternPredicate, 72, // (Subtarget->hasNEON()) && (Subtarget->useFPVMLx())
/*65022*/             OPC_EmitConvertToTarget, 2,
/*65024*/             OPC_EmitInteger, MVT::i32, 14, 
/*65027*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*65030*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VMLSslfq), 0,
                          1/*#VTs*/, MVT::v4f32, 6/*#Ops*/, 0, 3, 1, 4, 5, 6, 
                      // Src: (fsub:v4f32 QPR:v4f32:$src1, (fmul:v4f32 (NEONvduplane:v4f32 DPR_VFP2:v2f32:$Vm, (imm:i32):$lane), QPR:v4f32:$Vn)<<P:Predicate_fmul_su>>)<<P:Predicate_fsub_mlx>> - Complexity = 14
                      // Dst: (VMLSslfq:v4f32 QPR:v4f32:$src1, QPR:v4f32:$Vn, DPR_VFP2:v2f32:$Vm, (imm:i32):$lane)
/*65043*/           0, // EndSwitchType
/*65044*/         /*Scope*/ 64, /*->65109*/
/*65045*/           OPC_RecordChild0, // #1 = $src2
/*65046*/           OPC_MoveChild, 1,
/*65048*/           OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*65051*/           OPC_RecordChild0, // #2 = $src3
/*65052*/           OPC_CheckChild0Type, MVT::v4f32,
/*65054*/           OPC_RecordChild1, // #3 = $lane
/*65055*/           OPC_MoveChild, 1,
/*65057*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*65060*/           OPC_MoveParent,
/*65061*/           OPC_MoveParent,
/*65062*/           OPC_CheckPredicate, 114, // Predicate_fmul_su
/*65064*/           OPC_MoveParent,
/*65065*/           OPC_CheckPredicate, 116, // Predicate_fsub_mlx
/*65067*/           OPC_CheckType, MVT::v4f32,
/*65069*/           OPC_CheckPatternPredicate, 72, // (Subtarget->hasNEON()) && (Subtarget->useFPVMLx())
/*65071*/           OPC_EmitConvertToTarget, 3,
/*65073*/           OPC_EmitNodeXForm, 5, 4, // DSubReg_i32_reg
/*65076*/           OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                        1/*#VTs*/, MVT::v2f32, 2/*#Ops*/, 2, 5,  // Results = #6
/*65085*/           OPC_EmitConvertToTarget, 3,
/*65087*/           OPC_EmitNodeXForm, 6, 7, // SubReg_i32_lane
/*65090*/           OPC_EmitInteger, MVT::i32, 14, 
/*65093*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*65096*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VMLSslfq), 0,
                        1/*#VTs*/, MVT::v4f32, 6/*#Ops*/, 0, 1, 6, 8, 9, 10, 
                    // Src: (fsub:v4f32 QPR:v4f32:$src1, (fmul:v4f32 QPR:v4f32:$src2, (NEONvduplane:v4f32 QPR:v4f32:$src3, (imm:i32):$lane))<<P:Predicate_fmul_su>>)<<P:Predicate_fsub_mlx>> - Complexity = 14
                    // Dst: (VMLSslfq:v4f32 QPR:v4f32:$src1, QPR:v4f32:$src2, (EXTRACT_SUBREG:v2f32 QPR:v4f32:$src3, (DSubReg_i32_reg:i32 (imm:i32):$lane)), (SubReg_i32_lane:i32 (imm:i32):$lane))
/*65109*/         /*Scope*/ 64, /*->65174*/
/*65110*/           OPC_MoveChild, 0,
/*65112*/           OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*65115*/           OPC_RecordChild0, // #1 = $src3
/*65116*/           OPC_CheckChild0Type, MVT::v4f32,
/*65118*/           OPC_RecordChild1, // #2 = $lane
/*65119*/           OPC_MoveChild, 1,
/*65121*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*65124*/           OPC_MoveParent,
/*65125*/           OPC_MoveParent,
/*65126*/           OPC_RecordChild1, // #3 = $src2
/*65127*/           OPC_CheckPredicate, 114, // Predicate_fmul_su
/*65129*/           OPC_MoveParent,
/*65130*/           OPC_CheckPredicate, 116, // Predicate_fsub_mlx
/*65132*/           OPC_CheckType, MVT::v4f32,
/*65134*/           OPC_CheckPatternPredicate, 72, // (Subtarget->hasNEON()) && (Subtarget->useFPVMLx())
/*65136*/           OPC_EmitConvertToTarget, 2,
/*65138*/           OPC_EmitNodeXForm, 5, 4, // DSubReg_i32_reg
/*65141*/           OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                        1/*#VTs*/, MVT::v2f32, 2/*#Ops*/, 1, 5,  // Results = #6
/*65150*/           OPC_EmitConvertToTarget, 2,
/*65152*/           OPC_EmitNodeXForm, 6, 7, // SubReg_i32_lane
/*65155*/           OPC_EmitInteger, MVT::i32, 14, 
/*65158*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*65161*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VMLSslfq), 0,
                        1/*#VTs*/, MVT::v4f32, 6/*#Ops*/, 0, 3, 6, 8, 9, 10, 
                    // Src: (fsub:v4f32 QPR:v4f32:$src1, (fmul:v4f32 (NEONvduplane:v4f32 QPR:v4f32:$src3, (imm:i32):$lane), QPR:v4f32:$src2)<<P:Predicate_fmul_su>>)<<P:Predicate_fsub_mlx>> - Complexity = 14
                    // Dst: (VMLSslfq:v4f32 QPR:v4f32:$src1, QPR:v4f32:$src2, (EXTRACT_SUBREG:v2f32 QPR:v4f32:$src3, (DSubReg_i32_reg:i32 (imm:i32):$lane)), (SubReg_i32_lane:i32 (imm:i32):$lane))
/*65174*/         /*Scope*/ 101, /*->65276*/
/*65175*/           OPC_RecordChild0, // #1 = $Vn
/*65176*/           OPC_RecordChild1, // #2 = $Vm
/*65177*/           OPC_CheckPredicate, 114, // Predicate_fmul_su
/*65179*/           OPC_MoveParent,
/*65180*/           OPC_CheckPredicate, 116, // Predicate_fsub_mlx
/*65182*/           OPC_SwitchType /*2 cases */, 44, MVT::v2f32,// ->65229
/*65185*/             OPC_Scope, 20, /*->65207*/ // 2 children in Scope
/*65187*/               OPC_CheckPatternPredicate, 73, // (Subtarget->hasNEON()) && (Subtarget->useFPVMLx()) && (!(TM.Options.AllowFPOpFusion == FPOpFusion::Fast && Subtarget->hasVFP4()) || Subtarget->isTargetDarwin())
/*65189*/               OPC_EmitInteger, MVT::i32, 14, 
/*65192*/               OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*65195*/               OPC_MorphNodeTo, TARGET_VAL(ARM::VMLSfd), 0,
                            1/*#VTs*/, MVT::v2f32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                        // Src: (fsub:v2f32 DPR:v2f32:$src1, (fmul:v2f32 DPR:v2f32:$Vn, DPR:v2f32:$Vm)<<P:Predicate_fmul_su>>)<<P:Predicate_fsub_mlx>> - Complexity = 8
                        // Dst: (VMLSfd:v2f32 DPR:v2f32:$src1, DPR:v2f32:$Vn, DPR:v2f32:$Vm)
/*65207*/             /*Scope*/ 20, /*->65228*/
/*65208*/               OPC_CheckPatternPredicate, 74, // (Subtarget->hasNEON()) && (Subtarget->hasVFP4()) && ((TM.Options.AllowFPOpFusion == FPOpFusion::Fast &&  Subtarget->hasVFP4()) && !Subtarget->isTargetDarwin())
/*65210*/               OPC_EmitInteger, MVT::i32, 14, 
/*65213*/               OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*65216*/               OPC_MorphNodeTo, TARGET_VAL(ARM::VFMSfd), 0,
                            1/*#VTs*/, MVT::v2f32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                        // Src: (fsub:v2f32 DPR:v2f32:$src1, (fmul:v2f32 DPR:v2f32:$Vn, DPR:v2f32:$Vm)<<P:Predicate_fmul_su>>)<<P:Predicate_fsub_mlx>> - Complexity = 8
                        // Dst: (VFMSfd:v2f32 DPR:v2f32:$src1, DPR:v2f32:$Vn, DPR:v2f32:$Vm)
/*65228*/             0, /*End of Scope*/
/*65229*/           /*SwitchType*/ 44, MVT::v4f32,// ->65275
/*65231*/             OPC_Scope, 20, /*->65253*/ // 2 children in Scope
/*65233*/               OPC_CheckPatternPredicate, 73, // (Subtarget->hasNEON()) && (Subtarget->useFPVMLx()) && (!(TM.Options.AllowFPOpFusion == FPOpFusion::Fast && Subtarget->hasVFP4()) || Subtarget->isTargetDarwin())
/*65235*/               OPC_EmitInteger, MVT::i32, 14, 
/*65238*/               OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*65241*/               OPC_MorphNodeTo, TARGET_VAL(ARM::VMLSfq), 0,
                            1/*#VTs*/, MVT::v4f32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                        // Src: (fsub:v4f32 QPR:v4f32:$src1, (fmul:v4f32 QPR:v4f32:$Vn, QPR:v4f32:$Vm)<<P:Predicate_fmul_su>>)<<P:Predicate_fsub_mlx>> - Complexity = 8
                        // Dst: (VMLSfq:v4f32 QPR:v4f32:$src1, QPR:v4f32:$Vn, QPR:v4f32:$Vm)
/*65253*/             /*Scope*/ 20, /*->65274*/
/*65254*/               OPC_CheckPatternPredicate, 74, // (Subtarget->hasNEON()) && (Subtarget->hasVFP4()) && ((TM.Options.AllowFPOpFusion == FPOpFusion::Fast &&  Subtarget->hasVFP4()) && !Subtarget->isTargetDarwin())
/*65256*/               OPC_EmitInteger, MVT::i32, 14, 
/*65259*/               OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*65262*/               OPC_MorphNodeTo, TARGET_VAL(ARM::VFMSfq), 0,
                            1/*#VTs*/, MVT::v4f32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                        // Src: (fsub:v4f32 QPR:v4f32:$src1, (fmul:v4f32 QPR:v4f32:$Vn, QPR:v4f32:$Vm)<<P:Predicate_fmul_su>>)<<P:Predicate_fsub_mlx>> - Complexity = 8
                        // Dst: (VFMSfq:v4f32 QPR:v4f32:$src1, QPR:v4f32:$Vn, QPR:v4f32:$Vm)
/*65274*/             0, /*End of Scope*/
/*65275*/           0, // EndSwitchType
/*65276*/         0, /*End of Scope*/
/*65277*/       /*Scope*/ 45, /*->65323*/
/*65278*/         OPC_RecordChild1, // #1 = $Vm
/*65279*/         OPC_SwitchType /*2 cases */, 19, MVT::v2f32,// ->65301
/*65282*/           OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*65284*/           OPC_EmitInteger, MVT::i32, 14, 
/*65287*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*65290*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VSUBfd), 0,
                        1/*#VTs*/, MVT::v2f32, 4/*#Ops*/, 0, 1, 2, 3, 
                    // Src: (fsub:v2f32 DPR:v2f32:$Vn, DPR:v2f32:$Vm) - Complexity = 3
                    // Dst: (VSUBfd:v2f32 DPR:v2f32:$Vn, DPR:v2f32:$Vm)
/*65301*/         /*SwitchType*/ 19, MVT::v4f32,// ->65322
/*65303*/           OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*65305*/           OPC_EmitInteger, MVT::i32, 14, 
/*65308*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*65311*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VSUBfq), 0,
                        1/*#VTs*/, MVT::v4f32, 4/*#Ops*/, 0, 1, 2, 3, 
                    // Src: (fsub:v4f32 QPR:v4f32:$Vn, QPR:v4f32:$Vm) - Complexity = 3
                    // Dst: (VSUBfq:v4f32 QPR:v4f32:$Vn, QPR:v4f32:$Vm)
/*65322*/         0, // EndSwitchType
/*65323*/       0, /*End of Scope*/
/*65324*/     0, /*End of Scope*/
/*65325*/   /*SwitchOpcode*/ 3|128,3/*387*/, TARGET_VAL(ISD::FMA),// ->65716
/*65329*/     OPC_Scope, 112, /*->65443*/ // 4 children in Scope
/*65331*/       OPC_MoveChild, 0,
/*65333*/       OPC_CheckOpcode, TARGET_VAL(ISD::FNEG),
/*65336*/       OPC_RecordChild0, // #0 = $Dn
/*65337*/       OPC_MoveParent,
/*65338*/       OPC_RecordChild1, // #1 = $Dm
/*65339*/       OPC_Scope, 53, /*->65394*/ // 2 children in Scope
/*65341*/         OPC_MoveChild, 2,
/*65343*/         OPC_CheckOpcode, TARGET_VAL(ISD::FNEG),
/*65346*/         OPC_RecordChild0, // #2 = $Ddin
/*65347*/         OPC_MoveParent,
/*65348*/         OPC_SwitchType /*2 cases */, 20, MVT::f64,// ->65371
/*65351*/           OPC_CheckPatternPredicate, 75, // (Subtarget->hasVFP4()) && (!Subtarget->isFPOnlySP())
/*65353*/           OPC_EmitInteger, MVT::i32, 14, 
/*65356*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*65359*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VFNMAD), 0,
                        1/*#VTs*/, MVT::f64, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                    // Src: (fma:f64 (fneg:f64 DPR:f64:$Dn), DPR:f64:$Dm, (fneg:f64 DPR:f64:$Ddin)) - Complexity = 9
                    // Dst: (VFNMAD:f64 DPR:f64:$Ddin, DPR:f64:$Dn, DPR:f64:$Dm)
/*65371*/         /*SwitchType*/ 20, MVT::f32,// ->65393
/*65373*/           OPC_CheckPatternPredicate, 76, // (Subtarget->hasVFP4())
/*65375*/           OPC_EmitInteger, MVT::i32, 14, 
/*65378*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*65381*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VFNMAS), 0,
                        1/*#VTs*/, MVT::f32, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                    // Src: (fma:f32 (fneg:f32 SPR:f32:$Sn), SPR:f32:$Sm, (fneg:f32 SPR:f32:$Sdin)) - Complexity = 9
                    // Dst: (VFNMAS:f32 SPR:f32:$Sdin, SPR:f32:$Sn, SPR:f32:$Sm)
/*65393*/         0, // EndSwitchType
/*65394*/       /*Scope*/ 47, /*->65442*/
/*65395*/         OPC_RecordChild2, // #2 = $Ddin
/*65396*/         OPC_SwitchType /*2 cases */, 20, MVT::f64,// ->65419
/*65399*/           OPC_CheckPatternPredicate, 75, // (Subtarget->hasVFP4()) && (!Subtarget->isFPOnlySP())
/*65401*/           OPC_EmitInteger, MVT::i32, 14, 
/*65404*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*65407*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VFMSD), 0,
                        1/*#VTs*/, MVT::f64, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                    // Src: (fma:f64 (fneg:f64 DPR:f64:$Dn), DPR:f64:$Dm, DPR:f64:$Ddin) - Complexity = 6
                    // Dst: (VFMSD:f64 DPR:f64:$Ddin, DPR:f64:$Dn, DPR:f64:$Dm)
/*65419*/         /*SwitchType*/ 20, MVT::f32,// ->65441
/*65421*/           OPC_CheckPatternPredicate, 76, // (Subtarget->hasVFP4())
/*65423*/           OPC_EmitInteger, MVT::i32, 14, 
/*65426*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*65429*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VFMSS), 0,
                        1/*#VTs*/, MVT::f32, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                    // Src: (fma:f32 (fneg:f32 SPR:f32:$Sn), SPR:f32:$Sm, SPR:f32:$Sdin) - Complexity = 6
                    // Dst: (VFMSS:f32 SPR:f32:$Sdin, SPR:f32:$Sn, SPR:f32:$Sm)
/*65441*/         0, // EndSwitchType
/*65442*/       0, /*End of Scope*/
/*65443*/     /*Scope*/ 36|128,1/*164*/, /*->65609*/
/*65445*/       OPC_RecordChild0, // #0 = $Dn
/*65446*/       OPC_Scope, 54, /*->65502*/ // 2 children in Scope
/*65448*/         OPC_MoveChild, 1,
/*65450*/         OPC_CheckOpcode, TARGET_VAL(ISD::FNEG),
/*65453*/         OPC_RecordChild0, // #1 = $Dm
/*65454*/         OPC_MoveParent,
/*65455*/         OPC_RecordChild2, // #2 = $Ddin
/*65456*/         OPC_SwitchType /*2 cases */, 20, MVT::f64,// ->65479
/*65459*/           OPC_CheckPatternPredicate, 75, // (Subtarget->hasVFP4()) && (!Subtarget->isFPOnlySP())
/*65461*/           OPC_EmitInteger, MVT::i32, 14, 
/*65464*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*65467*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VFMSD), 0,
                        1/*#VTs*/, MVT::f64, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                    // Src: (fma:f64 DPR:f64:$Dn, (fneg:f64 DPR:f64:$Dm), DPR:f64:$Ddin) - Complexity = 6
                    // Dst: (VFMSD:f64 DPR:f64:$Ddin, DPR:f64:$Dn, DPR:f64:$Dm)
/*65479*/         /*SwitchType*/ 20, MVT::f32,// ->65501
/*65481*/           OPC_CheckPatternPredicate, 76, // (Subtarget->hasVFP4())
/*65483*/           OPC_EmitInteger, MVT::i32, 14, 
/*65486*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*65489*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VFMSS), 0,
                        1/*#VTs*/, MVT::f32, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                    // Src: (fma:f32 SPR:f32:$Sn, (fneg:f32 SPR:f32:$Sm), SPR:f32:$Sdin) - Complexity = 6
                    // Dst: (VFMSS:f32 SPR:f32:$Sdin, SPR:f32:$Sn, SPR:f32:$Sm)
/*65501*/         0, // EndSwitchType
/*65502*/       /*Scope*/ 105, /*->65608*/
/*65503*/         OPC_RecordChild1, // #1 = $Dm
/*65504*/         OPC_Scope, 53, /*->65559*/ // 2 children in Scope
/*65506*/           OPC_MoveChild, 2,
/*65508*/           OPC_CheckOpcode, TARGET_VAL(ISD::FNEG),
/*65511*/           OPC_RecordChild0, // #2 = $Ddin
/*65512*/           OPC_MoveParent,
/*65513*/           OPC_SwitchType /*2 cases */, 20, MVT::f64,// ->65536
/*65516*/             OPC_CheckPatternPredicate, 75, // (Subtarget->hasVFP4()) && (!Subtarget->isFPOnlySP())
/*65518*/             OPC_EmitInteger, MVT::i32, 14, 
/*65521*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*65524*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VFNMSD), 0,
                          1/*#VTs*/, MVT::f64, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                      // Src: (fma:f64 DPR:f64:$Dn, DPR:f64:$Dm, (fneg:f64 DPR:f64:$Ddin)) - Complexity = 6
                      // Dst: (VFNMSD:f64 DPR:f64:$Ddin, DPR:f64:$Dn, DPR:f64:$Dm)
/*65536*/           /*SwitchType*/ 20, MVT::f32,// ->65558
/*65538*/             OPC_CheckPatternPredicate, 76, // (Subtarget->hasVFP4())
/*65540*/             OPC_EmitInteger, MVT::i32, 14, 
/*65543*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*65546*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VFNMSS), 0,
                          1/*#VTs*/, MVT::f32, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                      // Src: (fma:f32 SPR:f32:$Sn, SPR:f32:$Sm, (fneg:f32 SPR:f32:$Sdin)) - Complexity = 6
                      // Dst: (VFNMSS:f32 SPR:f32:$Sdin, SPR:f32:$Sn, SPR:f32:$Sm)
/*65558*/           0, // EndSwitchType
/*65559*/         /*Scope*/ 47, /*->65607*/
/*65560*/           OPC_RecordChild2, // #2 = $Ddin
/*65561*/           OPC_SwitchType /*2 cases */, 20, MVT::f64,// ->65584
/*65564*/             OPC_CheckPatternPredicate, 75, // (Subtarget->hasVFP4()) && (!Subtarget->isFPOnlySP())
/*65566*/             OPC_EmitInteger, MVT::i32, 14, 
/*65569*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*65572*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VFMAD), 0,
                          1/*#VTs*/, MVT::f64, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                      // Src: (fma:f64 DPR:f64:$Dn, DPR:f64:$Dm, DPR:f64:$Ddin) - Complexity = 3
                      // Dst: (VFMAD:f64 DPR:f64:$Ddin, DPR:f64:$Dn, DPR:f64:$Dm)
/*65584*/           /*SwitchType*/ 20, MVT::f32,// ->65606
/*65586*/             OPC_CheckPatternPredicate, 76, // (Subtarget->hasVFP4())
/*65588*/             OPC_EmitInteger, MVT::i32, 14, 
/*65591*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*65594*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VFMAS), 0,
                          1/*#VTs*/, MVT::f32, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                      // Src: (fma:f32 SPR:f32:$Sn, SPR:f32:$Sm, SPR:f32:$Sdin) - Complexity = 3
                      // Dst: (VFMAS:f32 SPR:f32:$Sdin, SPR:f32:$Sn, SPR:f32:$Sm)
/*65606*/           0, // EndSwitchType
/*65607*/         0, /*End of Scope*/
/*65608*/       0, /*End of Scope*/
/*65609*/     /*Scope*/ 55, /*->65665*/
/*65610*/       OPC_MoveChild, 0,
/*65612*/       OPC_CheckOpcode, TARGET_VAL(ISD::FNEG),
/*65615*/       OPC_RecordChild0, // #0 = $Vn
/*65616*/       OPC_MoveParent,
/*65617*/       OPC_RecordChild1, // #1 = $Vm
/*65618*/       OPC_RecordChild2, // #2 = $src1
/*65619*/       OPC_SwitchType /*2 cases */, 20, MVT::v2f32,// ->65642
/*65622*/         OPC_CheckPatternPredicate, 76, // (Subtarget->hasVFP4())
/*65624*/         OPC_EmitInteger, MVT::i32, 14, 
/*65627*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*65630*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VFMSfd), 0,
                      1/*#VTs*/, MVT::v2f32, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                  // Src: (fma:v2f32 (fneg:v2f32 DPR:v2f32:$Vn), DPR:v2f32:$Vm, DPR:v2f32:$src1) - Complexity = 6
                  // Dst: (VFMSfd:v2f32 DPR:v2f32:$src1, DPR:v2f32:$Vn, DPR:v2f32:$Vm)
/*65642*/       /*SwitchType*/ 20, MVT::v4f32,// ->65664
/*65644*/         OPC_CheckPatternPredicate, 76, // (Subtarget->hasVFP4())
/*65646*/         OPC_EmitInteger, MVT::i32, 14, 
/*65649*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*65652*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VFMSfq), 0,
                      1/*#VTs*/, MVT::v4f32, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                  // Src: (fma:v4f32 (fneg:v4f32 QPR:v4f32:$Vn), QPR:v4f32:$Vm, QPR:v4f32:$src1) - Complexity = 6
                  // Dst: (VFMSfq:v4f32 QPR:v4f32:$src1, QPR:v4f32:$Vn, QPR:v4f32:$Vm)
/*65664*/       0, // EndSwitchType
/*65665*/     /*Scope*/ 49, /*->65715*/
/*65666*/       OPC_RecordChild0, // #0 = $Vn
/*65667*/       OPC_RecordChild1, // #1 = $Vm
/*65668*/       OPC_RecordChild2, // #2 = $src1
/*65669*/       OPC_SwitchType /*2 cases */, 20, MVT::v2f32,// ->65692
/*65672*/         OPC_CheckPatternPredicate, 76, // (Subtarget->hasVFP4())
/*65674*/         OPC_EmitInteger, MVT::i32, 14, 
/*65677*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*65680*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VFMAfd), 0,
                      1/*#VTs*/, MVT::v2f32, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                  // Src: (fma:v2f32 DPR:v2f32:$Vn, DPR:v2f32:$Vm, DPR:v2f32:$src1) - Complexity = 3
                  // Dst: (VFMAfd:v2f32 DPR:v2f32:$src1, DPR:v2f32:$Vn, DPR:v2f32:$Vm)
/*65692*/       /*SwitchType*/ 20, MVT::v4f32,// ->65714
/*65694*/         OPC_CheckPatternPredicate, 76, // (Subtarget->hasVFP4())
/*65696*/         OPC_EmitInteger, MVT::i32, 14, 
/*65699*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*65702*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VFMAfq), 0,
                      1/*#VTs*/, MVT::v4f32, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                  // Src: (fma:v4f32 QPR:v4f32:$Vn, QPR:v4f32:$Vm, QPR:v4f32:$src1) - Complexity = 3
                  // Dst: (VFMAfq:v4f32 QPR:v4f32:$src1, QPR:v4f32:$Vn, QPR:v4f32:$Vm)
/*65714*/       0, // EndSwitchType
/*65715*/     0, /*End of Scope*/
/*65716*/   /*SwitchOpcode*/ 10|128,3/*394*/, TARGET_VAL(ISD::FNEG),// ->66114
/*65720*/     OPC_Scope, 99|128,1/*227*/, /*->65950*/ // 2 children in Scope
/*65723*/       OPC_MoveChild, 0,
/*65725*/       OPC_SwitchOpcode /*2 cases */, 41|128,1/*169*/, TARGET_VAL(ISD::FMA),// ->65899
/*65730*/         OPC_Scope, 56, /*->65788*/ // 2 children in Scope
/*65732*/           OPC_MoveChild, 0,
/*65734*/           OPC_CheckOpcode, TARGET_VAL(ISD::FNEG),
/*65737*/           OPC_RecordChild0, // #0 = $Dn
/*65738*/           OPC_MoveParent,
/*65739*/           OPC_RecordChild1, // #1 = $Dm
/*65740*/           OPC_RecordChild2, // #2 = $Ddin
/*65741*/           OPC_MoveParent,
/*65742*/           OPC_SwitchType /*2 cases */, 20, MVT::f64,// ->65765
/*65745*/             OPC_CheckPatternPredicate, 75, // (Subtarget->hasVFP4()) && (!Subtarget->isFPOnlySP())
/*65747*/             OPC_EmitInteger, MVT::i32, 14, 
/*65750*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*65753*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VFNMSD), 0,
                          1/*#VTs*/, MVT::f64, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                      // Src: (fneg:f64 (fma:f64 (fneg:f64 DPR:f64:$Dn), DPR:f64:$Dm, DPR:f64:$Ddin)) - Complexity = 9
                      // Dst: (VFNMSD:f64 DPR:f64:$Ddin, DPR:f64:$Dn, DPR:f64:$Dm)
/*65765*/           /*SwitchType*/ 20, MVT::f32,// ->65787
/*65767*/             OPC_CheckPatternPredicate, 76, // (Subtarget->hasVFP4())
/*65769*/             OPC_EmitInteger, MVT::i32, 14, 
/*65772*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*65775*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VFNMSS), 0,
                          1/*#VTs*/, MVT::f32, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                      // Src: (fneg:f32 (fma:f32 (fneg:f32 SPR:f32:$Sn), SPR:f32:$Sm, SPR:f32:$Sdin)) - Complexity = 9
                      // Dst: (VFNMSS:f32 SPR:f32:$Sdin, SPR:f32:$Sn, SPR:f32:$Sm)
/*65787*/           0, // EndSwitchType
/*65788*/         /*Scope*/ 109, /*->65898*/
/*65789*/           OPC_RecordChild0, // #0 = $Dn
/*65790*/           OPC_Scope, 55, /*->65847*/ // 2 children in Scope
/*65792*/             OPC_MoveChild, 1,
/*65794*/             OPC_CheckOpcode, TARGET_VAL(ISD::FNEG),
/*65797*/             OPC_RecordChild0, // #1 = $Dm
/*65798*/             OPC_MoveParent,
/*65799*/             OPC_RecordChild2, // #2 = $Ddin
/*65800*/             OPC_MoveParent,
/*65801*/             OPC_SwitchType /*2 cases */, 20, MVT::f64,// ->65824
/*65804*/               OPC_CheckPatternPredicate, 75, // (Subtarget->hasVFP4()) && (!Subtarget->isFPOnlySP())
/*65806*/               OPC_EmitInteger, MVT::i32, 14, 
/*65809*/               OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*65812*/               OPC_MorphNodeTo, TARGET_VAL(ARM::VFNMSD), 0,
                            1/*#VTs*/, MVT::f64, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                        // Src: (fneg:f64 (fma:f64 DPR:f64:$Dn, (fneg:f64 DPR:f64:$Dm), DPR:f64:$Ddin)) - Complexity = 9
                        // Dst: (VFNMSD:f64 DPR:f64:$Ddin, DPR:f64:$Dn, DPR:f64:$Dm)
/*65824*/             /*SwitchType*/ 20, MVT::f32,// ->65846
/*65826*/               OPC_CheckPatternPredicate, 76, // (Subtarget->hasVFP4())
/*65828*/               OPC_EmitInteger, MVT::i32, 14, 
/*65831*/               OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*65834*/               OPC_MorphNodeTo, TARGET_VAL(ARM::VFNMSS), 0,
                            1/*#VTs*/, MVT::f32, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                        // Src: (fneg:f32 (fma:f32 SPR:f32:$Sn, (fneg:f32 SPR:f32:$Sm), SPR:f32:$Sdin)) - Complexity = 9
                        // Dst: (VFNMSS:f32 SPR:f32:$Sdin, SPR:f32:$Sn, SPR:f32:$Sm)
/*65846*/             0, // EndSwitchType
/*65847*/           /*Scope*/ 49, /*->65897*/
/*65848*/             OPC_RecordChild1, // #1 = $Dm
/*65849*/             OPC_RecordChild2, // #2 = $Ddin
/*65850*/             OPC_MoveParent,
/*65851*/             OPC_SwitchType /*2 cases */, 20, MVT::f64,// ->65874
/*65854*/               OPC_CheckPatternPredicate, 75, // (Subtarget->hasVFP4()) && (!Subtarget->isFPOnlySP())
/*65856*/               OPC_EmitInteger, MVT::i32, 14, 
/*65859*/               OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*65862*/               OPC_MorphNodeTo, TARGET_VAL(ARM::VFNMAD), 0,
                            1/*#VTs*/, MVT::f64, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                        // Src: (fneg:f64 (fma:f64 DPR:f64:$Dn, DPR:f64:$Dm, DPR:f64:$Ddin)) - Complexity = 6
                        // Dst: (VFNMAD:f64 DPR:f64:$Ddin, DPR:f64:$Dn, DPR:f64:$Dm)
/*65874*/             /*SwitchType*/ 20, MVT::f32,// ->65896
/*65876*/               OPC_CheckPatternPredicate, 76, // (Subtarget->hasVFP4())
/*65878*/               OPC_EmitInteger, MVT::i32, 14, 
/*65881*/               OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*65884*/               OPC_MorphNodeTo, TARGET_VAL(ARM::VFNMAS), 0,
                            1/*#VTs*/, MVT::f32, 5/*#Ops*/, 2, 0, 1, 3, 4, 
                        // Src: (fneg:f32 (fma:f32 SPR:f32:$Sn, SPR:f32:$Sm, SPR:f32:$Sdin)) - Complexity = 6
                        // Dst: (VFNMAS:f32 SPR:f32:$Sdin, SPR:f32:$Sn, SPR:f32:$Sm)
/*65896*/             0, // EndSwitchType
/*65897*/           0, /*End of Scope*/
/*65898*/         0, /*End of Scope*/
/*65899*/       /*SwitchOpcode*/ 47, TARGET_VAL(ISD::FMUL),// ->65949
/*65902*/         OPC_RecordChild0, // #0 = $Dn
/*65903*/         OPC_RecordChild1, // #1 = $Dm
/*65904*/         OPC_MoveParent,
/*65905*/         OPC_SwitchType /*2 cases */, 19, MVT::f64,// ->65927
/*65908*/           OPC_CheckPatternPredicate, 31, // (Subtarget->hasVFP2()) && (!Subtarget->isFPOnlySP())
/*65910*/           OPC_EmitInteger, MVT::i32, 14, 
/*65913*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*65916*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VNMULD), 0,
                        1/*#VTs*/, MVT::f64, 4/*#Ops*/, 0, 1, 2, 3, 
                    // Src: (fneg:f64 (fmul:f64 DPR:f64:$Dn, DPR:f64:$Dm)) - Complexity = 6
                    // Dst: (VNMULD:f64 DPR:f64:$Dn, DPR:f64:$Dm)
/*65927*/         /*SwitchType*/ 19, MVT::f32,// ->65948
/*65929*/           OPC_CheckPatternPredicate, 16, // (Subtarget->hasVFP2())
/*65931*/           OPC_EmitInteger, MVT::i32, 14, 
/*65934*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*65937*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VNMULS), 0,
                        1/*#VTs*/, MVT::f32, 4/*#Ops*/, 0, 1, 2, 3, 
                    // Src: (fneg:f32 (fmul:f32 SPR:f32:$Sn, SPR:f32:$Sm)) - Complexity = 6
                    // Dst: (VNMULS:f32 SPR:f32:$Sn, SPR:f32:$Sm)
/*65948*/         0, // EndSwitchType
/*65949*/       0, // EndSwitchOpcode
/*65950*/     /*Scope*/ 33|128,1/*161*/, /*->66113*/
/*65952*/       OPC_RecordChild0, // #0 = $Dm
/*65953*/       OPC_SwitchType /*4 cases */, 18, MVT::f64,// ->65974
/*65956*/         OPC_CheckPatternPredicate, 31, // (Subtarget->hasVFP2()) && (!Subtarget->isFPOnlySP())
/*65958*/         OPC_EmitInteger, MVT::i32, 14, 
/*65961*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*65964*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VNEGD), 0,
                      1/*#VTs*/, MVT::f64, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (fneg:f64 DPR:f64:$Dm) - Complexity = 3
                  // Dst: (VNEGD:f64 DPR:f64:$Dm)
/*65974*/       /*SwitchType*/ 96, MVT::f32,// ->66072
/*65976*/         OPC_Scope, 18, /*->65996*/ // 2 children in Scope
/*65978*/           OPC_CheckPatternPredicate, 41, // (Subtarget->hasVFP2()) && (!Subtarget->useNEONForSinglePrecisionFP())
/*65980*/           OPC_EmitInteger, MVT::i32, 14, 
/*65983*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*65986*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VNEGS), 0,
                        1/*#VTs*/, MVT::f32, 3/*#Ops*/, 0, 1, 2, 
                    // Src: (fneg:f32 SPR:f32:$Sm) - Complexity = 3
                    // Dst: (VNEGS:f32 SPR:f32:$Sm)
/*65996*/         /*Scope*/ 74, /*->66071*/
/*65997*/           OPC_CheckPatternPredicate, 71, // (Subtarget->hasNEON()) && (Subtarget->useNEONForSinglePrecisionFP())
/*65999*/           OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                        1/*#VTs*/, MVT::v2f32, 0/*#Ops*/,  // Results = #1
/*66006*/           OPC_EmitInteger, MVT::i32, ARM::DPR_VFP2RegClassID,
/*66009*/           OPC_EmitNode, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                        1/*#VTs*/, MVT::v2f32, 2/*#Ops*/, 1, 2,  // Results = #3
/*66018*/           OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*66021*/           OPC_EmitNode, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                        1/*#VTs*/, MVT::v2f32, 3/*#Ops*/, 3, 0, 4,  // Results = #5
/*66031*/           OPC_EmitInteger, MVT::i32, 14, 
/*66034*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*66037*/           OPC_EmitNode, TARGET_VAL(ARM::VNEGfd), 0,
                        1/*#VTs*/, MVT::f64, 3/*#Ops*/, 5, 6, 7,  // Results = #8
/*66047*/           OPC_EmitInteger, MVT::i32, ARM::DPR_VFP2RegClassID,
/*66050*/           OPC_EmitNode, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                        1/*#VTs*/, MVT::v2f32, 2/*#Ops*/, 8, 9,  // Results = #10
/*66059*/           OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*66062*/           OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                        1/*#VTs*/, MVT::f32, 2/*#Ops*/, 10, 11, 
                    // Src: (fneg:f32 SPR:f32:$a) - Complexity = 3
                    // Dst: (EXTRACT_SUBREG:f32 (COPY_TO_REGCLASS:v2f32 (VNEGfd:f64 (INSERT_SUBREG:v2f32 (COPY_TO_REGCLASS:v2f32 (IMPLICIT_DEF:v2f32), DPR_VFP2:i32), SPR:f32:$a, ssub_0:i32)), DPR_VFP2:i32), ssub_0:i32)
/*66071*/         0, /*End of Scope*/
/*66072*/       /*SwitchType*/ 18, MVT::v2f32,// ->66092
/*66074*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*66076*/         OPC_EmitInteger, MVT::i32, 14, 
/*66079*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*66082*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VNEGfd), 0,
                      1/*#VTs*/, MVT::v2f32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (fneg:v2f32 DPR:v2f32:$Vm) - Complexity = 3
                  // Dst: (VNEGfd:v2f32 DPR:v2f32:$Vm)
/*66092*/       /*SwitchType*/ 18, MVT::v4f32,// ->66112
/*66094*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*66096*/         OPC_EmitInteger, MVT::i32, 14, 
/*66099*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*66102*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VNEGf32q), 0,
                      1/*#VTs*/, MVT::v4f32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (fneg:v4f32 QPR:v4f32:$Vm) - Complexity = 3
                  // Dst: (VNEGf32q:v4f32 QPR:v4f32:$Vm)
/*66112*/       0, // EndSwitchType
/*66113*/     0, /*End of Scope*/
/*66114*/   /*SwitchOpcode*/ 125|128,5/*765*/, TARGET_VAL(ISD::FMUL),// ->66883
/*66118*/     OPC_Scope, 52, /*->66172*/ // 8 children in Scope
/*66120*/       OPC_MoveChild, 0,
/*66122*/       OPC_CheckOpcode, TARGET_VAL(ISD::FNEG),
/*66125*/       OPC_RecordChild0, // #0 = $a
/*66126*/       OPC_MoveParent,
/*66127*/       OPC_RecordChild1, // #1 = $b
/*66128*/       OPC_SwitchType /*2 cases */, 19, MVT::f64,// ->66150
/*66131*/         OPC_CheckPatternPredicate, 77, // (!TM.Options.HonorSignDependentRoundingFPMath()) && (!Subtarget->isFPOnlySP())
/*66133*/         OPC_EmitInteger, MVT::i32, 14, 
/*66136*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*66139*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VNMULD), 0,
                      1/*#VTs*/, MVT::f64, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (fmul:f64 (fneg:f64 DPR:f64:$a), DPR:f64:$b) - Complexity = 6
                  // Dst: (VNMULD:f64 DPR:f64:$a, DPR:f64:$b)
/*66150*/       /*SwitchType*/ 19, MVT::f32,// ->66171
/*66152*/         OPC_CheckPatternPredicate, 78, // (!TM.Options.HonorSignDependentRoundingFPMath())
/*66154*/         OPC_EmitInteger, MVT::i32, 14, 
/*66157*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*66160*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VNMULS), 0,
                      1/*#VTs*/, MVT::f32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (fmul:f32 (fneg:f32 SPR:f32:$a), SPR:f32:$b) - Complexity = 6
                  // Dst: (VNMULS:f32 SPR:f32:$a, SPR:f32:$b)
/*66171*/       0, // EndSwitchType
/*66172*/     /*Scope*/ 25|128,2/*281*/, /*->66455*/
/*66174*/       OPC_RecordChild0, // #0 = $b
/*66175*/       OPC_Scope, 51, /*->66228*/ // 3 children in Scope
/*66177*/         OPC_MoveChild, 1,
/*66179*/         OPC_CheckOpcode, TARGET_VAL(ISD::FNEG),
/*66182*/         OPC_RecordChild0, // #1 = $a
/*66183*/         OPC_MoveParent,
/*66184*/         OPC_SwitchType /*2 cases */, 19, MVT::f64,// ->66206
/*66187*/           OPC_CheckPatternPredicate, 77, // (!TM.Options.HonorSignDependentRoundingFPMath()) && (!Subtarget->isFPOnlySP())
/*66189*/           OPC_EmitInteger, MVT::i32, 14, 
/*66192*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*66195*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VNMULD), 0,
                        1/*#VTs*/, MVT::f64, 4/*#Ops*/, 1, 0, 2, 3, 
                    // Src: (fmul:f64 DPR:f64:$b, (fneg:f64 DPR:f64:$a)) - Complexity = 6
                    // Dst: (VNMULD:f64 DPR:f64:$a, DPR:f64:$b)
/*66206*/         /*SwitchType*/ 19, MVT::f32,// ->66227
/*66208*/           OPC_CheckPatternPredicate, 78, // (!TM.Options.HonorSignDependentRoundingFPMath())
/*66210*/           OPC_EmitInteger, MVT::i32, 14, 
/*66213*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*66216*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VNMULS), 0,
                        1/*#VTs*/, MVT::f32, 4/*#Ops*/, 1, 0, 2, 3, 
                    // Src: (fmul:f32 SPR:f32:$b, (fneg:f32 SPR:f32:$a)) - Complexity = 6
                    // Dst: (VNMULS:f32 SPR:f32:$a, SPR:f32:$b)
/*66227*/         0, // EndSwitchType
/*66228*/       /*Scope*/ 29|128,1/*157*/, /*->66387*/
/*66230*/         OPC_RecordChild1, // #1 = $Dm
/*66231*/         OPC_SwitchType /*2 cases */, 19, MVT::f64,// ->66253
/*66234*/           OPC_CheckPatternPredicate, 31, // (Subtarget->hasVFP2()) && (!Subtarget->isFPOnlySP())
/*66236*/           OPC_EmitInteger, MVT::i32, 14, 
/*66239*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*66242*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VMULD), 0,
                        1/*#VTs*/, MVT::f64, 4/*#Ops*/, 0, 1, 2, 3, 
                    // Src: (fmul:f64 DPR:f64:$Dn, DPR:f64:$Dm) - Complexity = 3
                    // Dst: (VMULD:f64 DPR:f64:$Dn, DPR:f64:$Dm)
/*66253*/         /*SwitchType*/ 2|128,1/*130*/, MVT::f32,// ->66386
/*66256*/           OPC_Scope, 19, /*->66277*/ // 2 children in Scope
/*66258*/             OPC_CheckPatternPredicate, 41, // (Subtarget->hasVFP2()) && (!Subtarget->useNEONForSinglePrecisionFP())
/*66260*/             OPC_EmitInteger, MVT::i32, 14, 
/*66263*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*66266*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VMULS), 0,
                          1/*#VTs*/, MVT::f32, 4/*#Ops*/, 0, 1, 2, 3, 
                      // Src: (fmul:f32 SPR:f32:$Sn, SPR:f32:$Sm) - Complexity = 3
                      // Dst: (VMULS:f32 SPR:f32:$Sn, SPR:f32:$Sm)
/*66277*/           /*Scope*/ 107, /*->66385*/
/*66278*/             OPC_CheckPatternPredicate, 71, // (Subtarget->hasNEON()) && (Subtarget->useNEONForSinglePrecisionFP())
/*66280*/             OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                          1/*#VTs*/, MVT::v2f32, 0/*#Ops*/,  // Results = #2
/*66287*/             OPC_EmitInteger, MVT::i32, ARM::DPR_VFP2RegClassID,
/*66290*/             OPC_EmitNode, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                          1/*#VTs*/, MVT::v2f32, 2/*#Ops*/, 2, 3,  // Results = #4
/*66299*/             OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*66302*/             OPC_EmitNode, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                          1/*#VTs*/, MVT::v2f32, 3/*#Ops*/, 4, 0, 5,  // Results = #6
/*66312*/             OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                          1/*#VTs*/, MVT::v2f32, 0/*#Ops*/,  // Results = #7
/*66319*/             OPC_EmitInteger, MVT::i32, ARM::DPR_VFP2RegClassID,
/*66322*/             OPC_EmitNode, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                          1/*#VTs*/, MVT::v2f32, 2/*#Ops*/, 7, 8,  // Results = #9
/*66331*/             OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*66334*/             OPC_EmitNode, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                          1/*#VTs*/, MVT::v2f32, 3/*#Ops*/, 9, 1, 10,  // Results = #11
/*66344*/             OPC_EmitInteger, MVT::i32, 14, 
/*66347*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*66350*/             OPC_EmitNode, TARGET_VAL(ARM::VMULfd), 0,
                          1/*#VTs*/, MVT::f64, 4/*#Ops*/, 6, 11, 12, 13,  // Results = #14
/*66361*/             OPC_EmitInteger, MVT::i32, ARM::DPR_VFP2RegClassID,
/*66364*/             OPC_EmitNode, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                          1/*#VTs*/, MVT::v2f32, 2/*#Ops*/, 14, 15,  // Results = #16
/*66373*/             OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*66376*/             OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                          1/*#VTs*/, MVT::f32, 2/*#Ops*/, 16, 17, 
                      // Src: (fmul:f32 SPR:f32:$a, SPR:f32:$b) - Complexity = 3
                      // Dst: (EXTRACT_SUBREG:f32 (COPY_TO_REGCLASS:v2f32 (VMULfd:f64 (INSERT_SUBREG:v2f32 (COPY_TO_REGCLASS:v2f32 (IMPLICIT_DEF:v2f32), DPR_VFP2:i32), SPR:f32:$a, ssub_0:i32), (INSERT_SUBREG:v2f32 (COPY_TO_REGCLASS:v2f32 (IMPLICIT_DEF:v2f32), DPR_VFP2:i32), SPR:f32:$b, ssub_0:i32)), DPR_VFP2:i32), ssub_0:i32)
/*66385*/           0, /*End of Scope*/
/*66386*/         0, // EndSwitchType
/*66387*/       /*Scope*/ 66, /*->66454*/
/*66388*/         OPC_MoveChild, 1,
/*66390*/         OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*66393*/         OPC_RecordChild0, // #1 = $Vm
/*66394*/         OPC_CheckChild0Type, MVT::v2f32,
/*66396*/         OPC_RecordChild1, // #2 = $lane
/*66397*/         OPC_MoveChild, 1,
/*66399*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*66402*/         OPC_MoveParent,
/*66403*/         OPC_MoveParent,
/*66404*/         OPC_SwitchType /*2 cases */, 22, MVT::v2f32,// ->66429
/*66407*/           OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*66409*/           OPC_EmitConvertToTarget, 2,
/*66411*/           OPC_EmitInteger, MVT::i32, 14, 
/*66414*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*66417*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VMULslfd), 0,
                        1/*#VTs*/, MVT::v2f32, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                    // Src: (fmul:v2f32 DPR:v2f32:$Vn, (NEONvduplane:v2f32 DPR_VFP2:v2f32:$Vm, (imm:i32):$lane)) - Complexity = 9
                    // Dst: (VMULslfd:v2f32 DPR:v2f32:$Vn, DPR_VFP2:v2f32:$Vm, (imm:i32):$lane)
/*66429*/         /*SwitchType*/ 22, MVT::v4f32,// ->66453
/*66431*/           OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*66433*/           OPC_EmitConvertToTarget, 2,
/*66435*/           OPC_EmitInteger, MVT::i32, 14, 
/*66438*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*66441*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VMULslfq), 0,
                        1/*#VTs*/, MVT::v4f32, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                    // Src: (fmul:v4f32 QPR:v4f32:$Vn, (NEONvduplane:v4f32 DPR_VFP2:v2f32:$Vm, (imm:i32):$lane)) - Complexity = 9
                    // Dst: (VMULslfq:v4f32 QPR:v4f32:$Vn, DPR_VFP2:v2f32:$Vm, (imm:i32):$lane)
/*66453*/         0, // EndSwitchType
/*66454*/       0, /*End of Scope*/
/*66455*/     /*Scope*/ 67, /*->66523*/
/*66456*/       OPC_MoveChild, 0,
/*66458*/       OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*66461*/       OPC_RecordChild0, // #0 = $Vm
/*66462*/       OPC_CheckChild0Type, MVT::v2f32,
/*66464*/       OPC_RecordChild1, // #1 = $lane
/*66465*/       OPC_MoveChild, 1,
/*66467*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*66470*/       OPC_MoveParent,
/*66471*/       OPC_MoveParent,
/*66472*/       OPC_RecordChild1, // #2 = $Vn
/*66473*/       OPC_SwitchType /*2 cases */, 22, MVT::v2f32,// ->66498
/*66476*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*66478*/         OPC_EmitConvertToTarget, 1,
/*66480*/         OPC_EmitInteger, MVT::i32, 14, 
/*66483*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*66486*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VMULslfd), 0,
                      1/*#VTs*/, MVT::v2f32, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                  // Src: (fmul:v2f32 (NEONvduplane:v2f32 DPR_VFP2:v2f32:$Vm, (imm:i32):$lane), DPR:v2f32:$Vn) - Complexity = 9
                  // Dst: (VMULslfd:v2f32 DPR:v2f32:$Vn, DPR_VFP2:v2f32:$Vm, (imm:i32):$lane)
/*66498*/       /*SwitchType*/ 22, MVT::v4f32,// ->66522
/*66500*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*66502*/         OPC_EmitConvertToTarget, 1,
/*66504*/         OPC_EmitInteger, MVT::i32, 14, 
/*66507*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*66510*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VMULslfq), 0,
                      1/*#VTs*/, MVT::v4f32, 5/*#Ops*/, 2, 0, 3, 4, 5, 
                  // Src: (fmul:v4f32 (NEONvduplane:v4f32 DPR_VFP2:v2f32:$Vm, (imm:i32):$lane), QPR:v4f32:$Vn) - Complexity = 9
                  // Dst: (VMULslfq:v4f32 QPR:v4f32:$Vn, DPR_VFP2:v2f32:$Vm, (imm:i32):$lane)
/*66522*/       0, // EndSwitchType
/*66523*/     /*Scope*/ 56, /*->66580*/
/*66524*/       OPC_RecordChild0, // #0 = $src1
/*66525*/       OPC_MoveChild, 1,
/*66527*/       OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*66530*/       OPC_RecordChild0, // #1 = $src2
/*66531*/       OPC_CheckChild0Type, MVT::v4f32,
/*66533*/       OPC_RecordChild1, // #2 = $lane
/*66534*/       OPC_MoveChild, 1,
/*66536*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*66539*/       OPC_MoveParent,
/*66540*/       OPC_MoveParent,
/*66541*/       OPC_CheckType, MVT::v4f32,
/*66543*/       OPC_EmitConvertToTarget, 2,
/*66545*/       OPC_EmitNodeXForm, 5, 3, // DSubReg_i32_reg
/*66548*/       OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                    1/*#VTs*/, MVT::v2f32, 2/*#Ops*/, 1, 4,  // Results = #5
/*66557*/       OPC_EmitConvertToTarget, 2,
/*66559*/       OPC_EmitNodeXForm, 6, 6, // SubReg_i32_lane
/*66562*/       OPC_EmitInteger, MVT::i32, 14, 
/*66565*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*66568*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VMULslfq), 0,
                    1/*#VTs*/, MVT::v4f32, 5/*#Ops*/, 0, 5, 7, 8, 9, 
                // Src: (fmul:v4f32 QPR:v4f32:$src1, (NEONvduplane:v4f32 QPR:v4f32:$src2, (imm:i32):$lane)) - Complexity = 9
                // Dst: (VMULslfq:v4f32 QPR:v4f32:$src1, (EXTRACT_SUBREG:v2f32 QPR:v4f32:$src2, (DSubReg_i32_reg:i32 (imm:i32):$lane)), (SubReg_i32_lane:i32 (imm:i32):$lane))
/*66580*/     /*Scope*/ 56, /*->66637*/
/*66581*/       OPC_MoveChild, 0,
/*66583*/       OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*66586*/       OPC_RecordChild0, // #0 = $src2
/*66587*/       OPC_CheckChild0Type, MVT::v4f32,
/*66589*/       OPC_RecordChild1, // #1 = $lane
/*66590*/       OPC_MoveChild, 1,
/*66592*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*66595*/       OPC_MoveParent,
/*66596*/       OPC_MoveParent,
/*66597*/       OPC_RecordChild1, // #2 = $src1
/*66598*/       OPC_CheckType, MVT::v4f32,
/*66600*/       OPC_EmitConvertToTarget, 1,
/*66602*/       OPC_EmitNodeXForm, 5, 3, // DSubReg_i32_reg
/*66605*/       OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                    1/*#VTs*/, MVT::v2f32, 2/*#Ops*/, 0, 4,  // Results = #5
/*66614*/       OPC_EmitConvertToTarget, 1,
/*66616*/       OPC_EmitNodeXForm, 6, 6, // SubReg_i32_lane
/*66619*/       OPC_EmitInteger, MVT::i32, 14, 
/*66622*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*66625*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VMULslfq), 0,
                    1/*#VTs*/, MVT::v4f32, 5/*#Ops*/, 2, 5, 7, 8, 9, 
                // Src: (fmul:v4f32 (NEONvduplane:v4f32 QPR:v4f32:$src2, (imm:i32):$lane), QPR:v4f32:$src1) - Complexity = 9
                // Dst: (VMULslfq:v4f32 QPR:v4f32:$src1, (EXTRACT_SUBREG:v2f32 QPR:v4f32:$src2, (DSubReg_i32_reg:i32 (imm:i32):$lane)), (SubReg_i32_lane:i32 (imm:i32):$lane))
/*66637*/     /*Scope*/ 98, /*->66736*/
/*66638*/       OPC_RecordChild0, // #0 = $Rn
/*66639*/       OPC_MoveChild, 1,
/*66641*/       OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUP),
/*66644*/       OPC_RecordChild0, // #1 = $Rm
/*66645*/       OPC_CheckChild0Type, MVT::f32,
/*66647*/       OPC_MoveParent,
/*66648*/       OPC_SwitchType /*2 cases */, 41, MVT::v2f32,// ->66692
/*66651*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                      1/*#VTs*/, MVT::v2f32, 0/*#Ops*/,  // Results = #2
/*66658*/         OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*66661*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                      1/*#VTs*/, MVT::v2f32, 3/*#Ops*/, 2, 1, 3,  // Results = #4
/*66671*/         OPC_EmitInteger, MVT::i32, 0, 
/*66674*/         OPC_EmitInteger, MVT::i32, 14, 
/*66677*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*66680*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VMULslfd), 0,
                      1/*#VTs*/, MVT::v2f32, 5/*#Ops*/, 0, 4, 5, 6, 7, 
                  // Src: (fmul:v2f32 DPR:v2f32:$Rn, (NEONvdup:v2f32 SPR:f32:$Rm)) - Complexity = 6
                  // Dst: (VMULslfd:v2f32 DPR:v2f32:$Rn, (INSERT_SUBREG:v2f32 (IMPLICIT_DEF:v2f32), SPR:f32:$Rm, ssub_0:i32), 0:i32)
/*66692*/       /*SwitchType*/ 41, MVT::v4f32,// ->66735
/*66694*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                      1/*#VTs*/, MVT::v2f32, 0/*#Ops*/,  // Results = #2
/*66701*/         OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*66704*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                      1/*#VTs*/, MVT::v2f32, 3/*#Ops*/, 2, 1, 3,  // Results = #4
/*66714*/         OPC_EmitInteger, MVT::i32, 0, 
/*66717*/         OPC_EmitInteger, MVT::i32, 14, 
/*66720*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*66723*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VMULslfq), 0,
                      1/*#VTs*/, MVT::v4f32, 5/*#Ops*/, 0, 4, 5, 6, 7, 
                  // Src: (fmul:v4f32 QPR:v4f32:$Rn, (NEONvdup:v4f32 SPR:f32:$Rm)) - Complexity = 6
                  // Dst: (VMULslfq:v4f32 QPR:v4f32:$Rn, (INSERT_SUBREG:v2f32 (IMPLICIT_DEF:v2f32), SPR:f32:$Rm, ssub_0:i32), 0:i32)
/*66735*/       0, // EndSwitchType
/*66736*/     /*Scope*/ 98, /*->66835*/
/*66737*/       OPC_MoveChild, 0,
/*66739*/       OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUP),
/*66742*/       OPC_RecordChild0, // #0 = $Rm
/*66743*/       OPC_CheckChild0Type, MVT::f32,
/*66745*/       OPC_MoveParent,
/*66746*/       OPC_RecordChild1, // #1 = $Rn
/*66747*/       OPC_SwitchType /*2 cases */, 41, MVT::v2f32,// ->66791
/*66750*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                      1/*#VTs*/, MVT::v2f32, 0/*#Ops*/,  // Results = #2
/*66757*/         OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*66760*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                      1/*#VTs*/, MVT::v2f32, 3/*#Ops*/, 2, 0, 3,  // Results = #4
/*66770*/         OPC_EmitInteger, MVT::i32, 0, 
/*66773*/         OPC_EmitInteger, MVT::i32, 14, 
/*66776*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*66779*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VMULslfd), 0,
                      1/*#VTs*/, MVT::v2f32, 5/*#Ops*/, 1, 4, 5, 6, 7, 
                  // Src: (fmul:v2f32 (NEONvdup:v2f32 SPR:f32:$Rm), DPR:v2f32:$Rn) - Complexity = 6
                  // Dst: (VMULslfd:v2f32 DPR:v2f32:$Rn, (INSERT_SUBREG:v2f32 (IMPLICIT_DEF:v2f32), SPR:f32:$Rm, ssub_0:i32), 0:i32)
/*66791*/       /*SwitchType*/ 41, MVT::v4f32,// ->66834
/*66793*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                      1/*#VTs*/, MVT::v2f32, 0/*#Ops*/,  // Results = #2
/*66800*/         OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*66803*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                      1/*#VTs*/, MVT::v2f32, 3/*#Ops*/, 2, 0, 3,  // Results = #4
/*66813*/         OPC_EmitInteger, MVT::i32, 0, 
/*66816*/         OPC_EmitInteger, MVT::i32, 14, 
/*66819*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*66822*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VMULslfq), 0,
                      1/*#VTs*/, MVT::v4f32, 5/*#Ops*/, 1, 4, 5, 6, 7, 
                  // Src: (fmul:v4f32 (NEONvdup:v4f32 SPR:f32:$Rm), QPR:v4f32:$Rn) - Complexity = 6
                  // Dst: (VMULslfq:v4f32 QPR:v4f32:$Rn, (INSERT_SUBREG:v2f32 (IMPLICIT_DEF:v2f32), SPR:f32:$Rm, ssub_0:i32), 0:i32)
/*66834*/       0, // EndSwitchType
/*66835*/     /*Scope*/ 46, /*->66882*/
/*66836*/       OPC_RecordChild0, // #0 = $Vn
/*66837*/       OPC_RecordChild1, // #1 = $Vm
/*66838*/       OPC_SwitchType /*2 cases */, 19, MVT::v2f32,// ->66860
/*66841*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*66843*/         OPC_EmitInteger, MVT::i32, 14, 
/*66846*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*66849*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VMULfd), 0,
                      1/*#VTs*/, MVT::v2f32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (fmul:v2f32 DPR:v2f32:$Vn, DPR:v2f32:$Vm) - Complexity = 3
                  // Dst: (VMULfd:v2f32 DPR:v2f32:$Vn, DPR:v2f32:$Vm)
/*66860*/       /*SwitchType*/ 19, MVT::v4f32,// ->66881
/*66862*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*66864*/         OPC_EmitInteger, MVT::i32, 14, 
/*66867*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*66870*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VMULfq), 0,
                      1/*#VTs*/, MVT::v4f32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (fmul:v4f32 QPR:v4f32:$Vn, QPR:v4f32:$Vm) - Complexity = 3
                  // Dst: (VMULfq:v4f32 QPR:v4f32:$Vn, QPR:v4f32:$Vm)
/*66881*/       0, // EndSwitchType
/*66882*/     0, /*End of Scope*/
/*66883*/   /*SwitchOpcode*/ 57, TARGET_VAL(ISD::ConstantFP),// ->66943
/*66886*/     OPC_RecordNode, // #0 = $imm
/*66887*/     OPC_SwitchType /*2 cases */, 25, MVT::f64,// ->66915
/*66890*/       OPC_CheckPredicate, 117, // Predicate_vfp_f64imm
/*66892*/       OPC_CheckPatternPredicate, 79, // (Subtarget->hasVFP3()) && (!Subtarget->isFPOnlySP())
/*66894*/       OPC_EmitConvertToTarget, 0,
/*66896*/       OPC_EmitNodeXForm, 19, 1, // anonymous_4792
/*66899*/       OPC_EmitInteger, MVT::i32, 14, 
/*66902*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*66905*/       OPC_MorphNodeTo, TARGET_VAL(ARM::FCONSTD), 0,
                    1/*#VTs*/, MVT::f64, 3/*#Ops*/, 2, 3, 4, 
                // Src: (fpimm:f64)<<P:Predicate_vfp_f64imm>><<X:anonymous_4792>>:$imm - Complexity = 4
                // Dst: (FCONSTD:f64 (anonymous_4792:f64 (fpimm:f64):$imm))
/*66915*/     /*SwitchType*/ 25, MVT::f32,// ->66942
/*66917*/       OPC_CheckPredicate, 118, // Predicate_vfp_f32imm
/*66919*/       OPC_CheckPatternPredicate, 80, // (Subtarget->hasVFP3())
/*66921*/       OPC_EmitConvertToTarget, 0,
/*66923*/       OPC_EmitNodeXForm, 20, 1, // anonymous_4791
/*66926*/       OPC_EmitInteger, MVT::i32, 14, 
/*66929*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*66932*/       OPC_MorphNodeTo, TARGET_VAL(ARM::FCONSTS), 0,
                    1/*#VTs*/, MVT::f32, 3/*#Ops*/, 2, 3, 4, 
                // Src: (fpimm:f32)<<P:Predicate_vfp_f32imm>><<X:anonymous_4791>>:$imm - Complexity = 4
                // Dst: (FCONSTS:f32 (anonymous_4791:f32 (fpimm:f32):$imm))
/*66942*/     0, // EndSwitchType
/*66943*/   /*SwitchOpcode*/ 46, TARGET_VAL(ISD::FDIV),// ->66992
/*66946*/     OPC_RecordChild0, // #0 = $Dn
/*66947*/     OPC_RecordChild1, // #1 = $Dm
/*66948*/     OPC_SwitchType /*2 cases */, 19, MVT::f64,// ->66970
/*66951*/       OPC_CheckPatternPredicate, 31, // (Subtarget->hasVFP2()) && (!Subtarget->isFPOnlySP())
/*66953*/       OPC_EmitInteger, MVT::i32, 14, 
/*66956*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*66959*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VDIVD), 0,
                    1/*#VTs*/, MVT::f64, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (fdiv:f64 DPR:f64:$Dn, DPR:f64:$Dm) - Complexity = 3
                // Dst: (VDIVD:f64 DPR:f64:$Dn, DPR:f64:$Dm)
/*66970*/     /*SwitchType*/ 19, MVT::f32,// ->66991
/*66972*/       OPC_CheckPatternPredicate, 16, // (Subtarget->hasVFP2())
/*66974*/       OPC_EmitInteger, MVT::i32, 14, 
/*66977*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*66980*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VDIVS), 0,
                    1/*#VTs*/, MVT::f32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (fdiv:f32 SPR:f32:$Sn, SPR:f32:$Sm) - Complexity = 3
                // Dst: (VDIVS:f32 SPR:f32:$Sn, SPR:f32:$Sm)
/*66991*/     0, // EndSwitchType
/*66992*/   /*SwitchOpcode*/ 39, TARGET_VAL(ARMISD::VMAXNM),// ->67034
/*66995*/     OPC_RecordChild0, // #0 = $Sn
/*66996*/     OPC_SwitchType /*2 cases */, 16, MVT::f32,// ->67015
/*66999*/       OPC_CheckChild0Type, MVT::f32,
/*67001*/       OPC_RecordChild1, // #1 = $Sm
/*67002*/       OPC_CheckChild1Type, MVT::f32,
/*67004*/       OPC_CheckPatternPredicate, 29, // (Subtarget->hasFPARMv8())
/*67006*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VMAXNMS), 0,
                    1/*#VTs*/, MVT::f32, 2/*#Ops*/, 0, 1, 
                // Src: (ARMvmaxnm:f32 SPR:f32:$Sn, SPR:f32:$Sm) - Complexity = 3
                // Dst: (VMAXNMS:f32 SPR:f32:$Sn, SPR:f32:$Sm)
/*67015*/     /*SwitchType*/ 16, MVT::f64,// ->67033
/*67017*/       OPC_CheckChild0Type, MVT::f64,
/*67019*/       OPC_RecordChild1, // #1 = $Dm
/*67020*/       OPC_CheckChild1Type, MVT::f64,
/*67022*/       OPC_CheckPatternPredicate, 30, // (Subtarget->hasFPARMv8()) && (!Subtarget->isFPOnlySP())
/*67024*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VMAXNMD), 0,
                    1/*#VTs*/, MVT::f64, 2/*#Ops*/, 0, 1, 
                // Src: (ARMvmaxnm:f64 DPR:f64:$Dn, DPR:f64:$Dm) - Complexity = 3
                // Dst: (VMAXNMD:f64 DPR:f64:$Dn, DPR:f64:$Dm)
/*67033*/     0, // EndSwitchType
/*67034*/   /*SwitchOpcode*/ 39, TARGET_VAL(ARMISD::VMINNM),// ->67076
/*67037*/     OPC_RecordChild0, // #0 = $Sn
/*67038*/     OPC_SwitchType /*2 cases */, 16, MVT::f32,// ->67057
/*67041*/       OPC_CheckChild0Type, MVT::f32,
/*67043*/       OPC_RecordChild1, // #1 = $Sm
/*67044*/       OPC_CheckChild1Type, MVT::f32,
/*67046*/       OPC_CheckPatternPredicate, 29, // (Subtarget->hasFPARMv8())
/*67048*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VMINNMS), 0,
                    1/*#VTs*/, MVT::f32, 2/*#Ops*/, 0, 1, 
                // Src: (ARMvminnm:f32 SPR:f32:$Sn, SPR:f32:$Sm) - Complexity = 3
                // Dst: (VMINNMS:f32 SPR:f32:$Sn, SPR:f32:$Sm)
/*67057*/     /*SwitchType*/ 16, MVT::f64,// ->67075
/*67059*/       OPC_CheckChild0Type, MVT::f64,
/*67061*/       OPC_RecordChild1, // #1 = $Dm
/*67062*/       OPC_CheckChild1Type, MVT::f64,
/*67064*/       OPC_CheckPatternPredicate, 30, // (Subtarget->hasFPARMv8()) && (!Subtarget->isFPOnlySP())
/*67066*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VMINNMD), 0,
                    1/*#VTs*/, MVT::f64, 2/*#Ops*/, 0, 1, 
                // Src: (ARMvminnm:f64 DPR:f64:$Dn, DPR:f64:$Dm) - Complexity = 3
                // Dst: (VMINNMD:f64 DPR:f64:$Dn, DPR:f64:$Dm)
/*67075*/     0, // EndSwitchType
/*67076*/   /*SwitchOpcode*/ 33|128,1/*161*/, TARGET_VAL(ISD::FABS),// ->67241
/*67080*/     OPC_RecordChild0, // #0 = $Dm
/*67081*/     OPC_SwitchType /*4 cases */, 18, MVT::f64,// ->67102
/*67084*/       OPC_CheckPatternPredicate, 31, // (Subtarget->hasVFP2()) && (!Subtarget->isFPOnlySP())
/*67086*/       OPC_EmitInteger, MVT::i32, 14, 
/*67089*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*67092*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VABSD), 0,
                    1/*#VTs*/, MVT::f64, 3/*#Ops*/, 0, 1, 2, 
                // Src: (fabs:f64 DPR:f64:$Dm) - Complexity = 3
                // Dst: (VABSD:f64 DPR:f64:$Dm)
/*67102*/     /*SwitchType*/ 96, MVT::f32,// ->67200
/*67104*/       OPC_Scope, 18, /*->67124*/ // 2 children in Scope
/*67106*/         OPC_CheckPatternPredicate, 41, // (Subtarget->hasVFP2()) && (!Subtarget->useNEONForSinglePrecisionFP())
/*67108*/         OPC_EmitInteger, MVT::i32, 14, 
/*67111*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*67114*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VABSS), 0,
                      1/*#VTs*/, MVT::f32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (fabs:f32 SPR:f32:$Sm) - Complexity = 3
                  // Dst: (VABSS:f32 SPR:f32:$Sm)
/*67124*/       /*Scope*/ 74, /*->67199*/
/*67125*/         OPC_CheckPatternPredicate, 71, // (Subtarget->hasNEON()) && (Subtarget->useNEONForSinglePrecisionFP())
/*67127*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                      1/*#VTs*/, MVT::v2f32, 0/*#Ops*/,  // Results = #1
/*67134*/         OPC_EmitInteger, MVT::i32, ARM::DPR_VFP2RegClassID,
/*67137*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                      1/*#VTs*/, MVT::v2f32, 2/*#Ops*/, 1, 2,  // Results = #3
/*67146*/         OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*67149*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                      1/*#VTs*/, MVT::v2f32, 3/*#Ops*/, 3, 0, 4,  // Results = #5
/*67159*/         OPC_EmitInteger, MVT::i32, 14, 
/*67162*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*67165*/         OPC_EmitNode, TARGET_VAL(ARM::VABSfd), 0,
                      1/*#VTs*/, MVT::f64, 3/*#Ops*/, 5, 6, 7,  // Results = #8
/*67175*/         OPC_EmitInteger, MVT::i32, ARM::DPR_VFP2RegClassID,
/*67178*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                      1/*#VTs*/, MVT::v2f32, 2/*#Ops*/, 8, 9,  // Results = #10
/*67187*/         OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*67190*/         OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      1/*#VTs*/, MVT::f32, 2/*#Ops*/, 10, 11, 
                  // Src: (fabs:f32 SPR:f32:$a) - Complexity = 3
                  // Dst: (EXTRACT_SUBREG:f32 (COPY_TO_REGCLASS:v2f32 (VABSfd:f64 (INSERT_SUBREG:v2f32 (COPY_TO_REGCLASS:v2f32 (IMPLICIT_DEF:v2f32), DPR_VFP2:i32), SPR:f32:$a, ssub_0:i32)), DPR_VFP2:i32), ssub_0:i32)
/*67199*/       0, /*End of Scope*/
/*67200*/     /*SwitchType*/ 18, MVT::v2f32,// ->67220
/*67202*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*67204*/       OPC_EmitInteger, MVT::i32, 14, 
/*67207*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*67210*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VABSfd), 0,
                    1/*#VTs*/, MVT::v2f32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (fabs:v2f32 DPR:v2f32:$Vm) - Complexity = 3
                // Dst: (VABSfd:v2f32 DPR:v2f32:$Vm)
/*67220*/     /*SwitchType*/ 18, MVT::v4f32,// ->67240
/*67222*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*67224*/       OPC_EmitInteger, MVT::i32, 14, 
/*67227*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*67230*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VABSfq), 0,
                    1/*#VTs*/, MVT::v4f32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (fabs:v4f32 QPR:v4f32:$Vm) - Complexity = 3
                // Dst: (VABSfq:v4f32 QPR:v4f32:$Vm)
/*67240*/     0, // EndSwitchType
/*67241*/   /*SwitchOpcode*/ 21, TARGET_VAL(ISD::FP_EXTEND),// ->67265
/*67244*/     OPC_RecordChild0, // #0 = $Sm
/*67245*/     OPC_CheckType, MVT::f64,
/*67247*/     OPC_CheckPatternPredicate, 16, // (Subtarget->hasVFP2())
/*67249*/     OPC_EmitInteger, MVT::i32, 14, 
/*67252*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*67255*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VCVTDS), 0,
                  1/*#VTs*/, MVT::f64, 3/*#Ops*/, 0, 1, 2, 
              // Src: (fextend:f64 SPR:f32:$Sm) - Complexity = 3
              // Dst: (VCVTDS:f64 SPR:f32:$Sm)
/*67265*/   /*SwitchOpcode*/ 21, TARGET_VAL(ISD::FP_ROUND),// ->67289
/*67268*/     OPC_RecordChild0, // #0 = $Dm
/*67269*/     OPC_CheckType, MVT::f32,
/*67271*/     OPC_CheckPatternPredicate, 31, // (Subtarget->hasVFP2()) && (!Subtarget->isFPOnlySP())
/*67273*/     OPC_EmitInteger, MVT::i32, 14, 
/*67276*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*67279*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VCVTSD), 0,
                  1/*#VTs*/, MVT::f32, 3/*#Ops*/, 0, 1, 2, 
              // Src: (fround:f32 DPR:f64:$Dm) - Complexity = 3
              // Dst: (VCVTSD:f32 DPR:f64:$Dm)
/*67289*/   /*SwitchOpcode*/ 43, TARGET_VAL(ISD::FSQRT),// ->67335
/*67292*/     OPC_RecordChild0, // #0 = $Dm
/*67293*/     OPC_SwitchType /*2 cases */, 18, MVT::f64,// ->67314
/*67296*/       OPC_CheckPatternPredicate, 31, // (Subtarget->hasVFP2()) && (!Subtarget->isFPOnlySP())
/*67298*/       OPC_EmitInteger, MVT::i32, 14, 
/*67301*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*67304*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VSQRTD), 0,
                    1/*#VTs*/, MVT::f64, 3/*#Ops*/, 0, 1, 2, 
                // Src: (fsqrt:f64 DPR:f64:$Dm) - Complexity = 3
                // Dst: (VSQRTD:f64 DPR:f64:$Dm)
/*67314*/     /*SwitchType*/ 18, MVT::f32,// ->67334
/*67316*/       OPC_CheckPatternPredicate, 16, // (Subtarget->hasVFP2())
/*67318*/       OPC_EmitInteger, MVT::i32, 14, 
/*67321*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*67324*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VSQRTS), 0,
                    1/*#VTs*/, MVT::f32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (fsqrt:f32 SPR:f32:$Sm) - Complexity = 3
                // Dst: (VSQRTS:f32 SPR:f32:$Sm)
/*67334*/     0, // EndSwitchType
/*67335*/   /*SwitchOpcode*/ 21, TARGET_VAL(ARMISD::VMOVDRR),// ->67359
/*67338*/     OPC_RecordChild0, // #0 = $Rt
/*67339*/     OPC_RecordChild1, // #1 = $Rt2
/*67340*/     OPC_CheckPatternPredicate, 16, // (Subtarget->hasVFP2())
/*67342*/     OPC_EmitInteger, MVT::i32, 14, 
/*67345*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*67348*/     OPC_MorphNodeTo, TARGET_VAL(ARM::VMOVDRR), 0,
                  1/*#VTs*/, MVT::f64, 4/*#Ops*/, 0, 1, 2, 3, 
              // Src: (arm_fmdrr:f64 GPR:i32:$Rt, GPR:i32:$Rt2) - Complexity = 3
              // Dst: (VMOVDRR:f64 GPR:i32:$Rt, GPR:i32:$Rt2)
/*67359*/   /*SwitchOpcode*/ 121, TARGET_VAL(ARMISD::SITOF),// ->67483
/*67362*/     OPC_RecordChild0, // #0 = $Sm
/*67363*/     OPC_SwitchType /*2 cases */, 18, MVT::f64,// ->67384
/*67366*/       OPC_CheckPatternPredicate, 31, // (Subtarget->hasVFP2()) && (!Subtarget->isFPOnlySP())
/*67368*/       OPC_EmitInteger, MVT::i32, 14, 
/*67371*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*67374*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VSITOD), 0,
                    1/*#VTs*/, MVT::f64, 3/*#Ops*/, 0, 1, 2, 
                // Src: (arm_sitof:f64 SPR:f32:$Sm) - Complexity = 3
                // Dst: (VSITOD:f64 SPR:f32:$Sm)
/*67384*/     /*SwitchType*/ 96, MVT::f32,// ->67482
/*67386*/       OPC_Scope, 18, /*->67406*/ // 2 children in Scope
/*67388*/         OPC_CheckPatternPredicate, 41, // (Subtarget->hasVFP2()) && (!Subtarget->useNEONForSinglePrecisionFP())
/*67390*/         OPC_EmitInteger, MVT::i32, 14, 
/*67393*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*67396*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VSITOS), 0,
                      1/*#VTs*/, MVT::f32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (arm_sitof:f32 SPR:f32:$Sm) - Complexity = 3
                  // Dst: (VSITOS:f32 SPR:f32:$Sm)
/*67406*/       /*Scope*/ 74, /*->67481*/
/*67407*/         OPC_CheckPatternPredicate, 71, // (Subtarget->hasNEON()) && (Subtarget->useNEONForSinglePrecisionFP())
/*67409*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                      1/*#VTs*/, MVT::v2f32, 0/*#Ops*/,  // Results = #1
/*67416*/         OPC_EmitInteger, MVT::i32, ARM::DPR_VFP2RegClassID,
/*67419*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                      1/*#VTs*/, MVT::v2f32, 2/*#Ops*/, 1, 2,  // Results = #3
/*67428*/         OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*67431*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                      1/*#VTs*/, MVT::v2f32, 3/*#Ops*/, 3, 0, 4,  // Results = #5
/*67441*/         OPC_EmitInteger, MVT::i32, 14, 
/*67444*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*67447*/         OPC_EmitNode, TARGET_VAL(ARM::VCVTs2fd), 0,
                      1/*#VTs*/, MVT::f64, 3/*#Ops*/, 5, 6, 7,  // Results = #8
/*67457*/         OPC_EmitInteger, MVT::i32, ARM::DPR_VFP2RegClassID,
/*67460*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                      1/*#VTs*/, MVT::v2f32, 2/*#Ops*/, 8, 9,  // Results = #10
/*67469*/         OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*67472*/         OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      1/*#VTs*/, MVT::f32, 2/*#Ops*/, 10, 11, 
                  // Src: (arm_sitof:f32 SPR:f32:$a) - Complexity = 3
                  // Dst: (EXTRACT_SUBREG:f32 (COPY_TO_REGCLASS:v2f32 (VCVTs2fd:f64 (INSERT_SUBREG:v2f32 (COPY_TO_REGCLASS:v2f32 (IMPLICIT_DEF:v2f32), DPR_VFP2:i32), SPR:f32:$a, ssub_0:i32)), DPR_VFP2:i32), ssub_0:i32)
/*67481*/       0, /*End of Scope*/
/*67482*/     0, // EndSwitchType
/*67483*/   /*SwitchOpcode*/ 121, TARGET_VAL(ARMISD::UITOF),// ->67607
/*67486*/     OPC_RecordChild0, // #0 = $Sm
/*67487*/     OPC_SwitchType /*2 cases */, 18, MVT::f64,// ->67508
/*67490*/       OPC_CheckPatternPredicate, 31, // (Subtarget->hasVFP2()) && (!Subtarget->isFPOnlySP())
/*67492*/       OPC_EmitInteger, MVT::i32, 14, 
/*67495*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*67498*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VUITOD), 0,
                    1/*#VTs*/, MVT::f64, 3/*#Ops*/, 0, 1, 2, 
                // Src: (arm_uitof:f64 SPR:f32:$Sm) - Complexity = 3
                // Dst: (VUITOD:f64 SPR:f32:$Sm)
/*67508*/     /*SwitchType*/ 96, MVT::f32,// ->67606
/*67510*/       OPC_Scope, 18, /*->67530*/ // 2 children in Scope
/*67512*/         OPC_CheckPatternPredicate, 41, // (Subtarget->hasVFP2()) && (!Subtarget->useNEONForSinglePrecisionFP())
/*67514*/         OPC_EmitInteger, MVT::i32, 14, 
/*67517*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*67520*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VUITOS), 0,
                      1/*#VTs*/, MVT::f32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (arm_uitof:f32 SPR:f32:$Sm) - Complexity = 3
                  // Dst: (VUITOS:f32 SPR:f32:$Sm)
/*67530*/       /*Scope*/ 74, /*->67605*/
/*67531*/         OPC_CheckPatternPredicate, 71, // (Subtarget->hasNEON()) && (Subtarget->useNEONForSinglePrecisionFP())
/*67533*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                      1/*#VTs*/, MVT::v2f32, 0/*#Ops*/,  // Results = #1
/*67540*/         OPC_EmitInteger, MVT::i32, ARM::DPR_VFP2RegClassID,
/*67543*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                      1/*#VTs*/, MVT::v2f32, 2/*#Ops*/, 1, 2,  // Results = #3
/*67552*/         OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*67555*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                      1/*#VTs*/, MVT::v2f32, 3/*#Ops*/, 3, 0, 4,  // Results = #5
/*67565*/         OPC_EmitInteger, MVT::i32, 14, 
/*67568*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*67571*/         OPC_EmitNode, TARGET_VAL(ARM::VCVTu2fd), 0,
                      1/*#VTs*/, MVT::f64, 3/*#Ops*/, 5, 6, 7,  // Results = #8
/*67581*/         OPC_EmitInteger, MVT::i32, ARM::DPR_VFP2RegClassID,
/*67584*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                      1/*#VTs*/, MVT::v2f32, 2/*#Ops*/, 8, 9,  // Results = #10
/*67593*/         OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*67596*/         OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      1/*#VTs*/, MVT::f32, 2/*#Ops*/, 10, 11, 
                  // Src: (arm_uitof:f32 SPR:f32:$a) - Complexity = 3
                  // Dst: (EXTRACT_SUBREG:f32 (COPY_TO_REGCLASS:v2f32 (VCVTu2fd:f64 (INSERT_SUBREG:v2f32 (COPY_TO_REGCLASS:v2f32 (IMPLICIT_DEF:v2f32), DPR_VFP2:i32), SPR:f32:$a, ssub_0:i32)), DPR_VFP2:i32), ssub_0:i32)
/*67605*/       0, /*End of Scope*/
/*67606*/     0, // EndSwitchType
/*67607*/   /*SwitchOpcode*/ 123, TARGET_VAL(ARMISD::FTOSI),// ->67733
/*67610*/     OPC_RecordChild0, // #0 = $Dm
/*67611*/     OPC_Scope, 20, /*->67633*/ // 2 children in Scope
/*67613*/       OPC_CheckChild0Type, MVT::f64,
/*67615*/       OPC_CheckPatternPredicate, 31, // (Subtarget->hasVFP2()) && (!Subtarget->isFPOnlySP())
/*67617*/       OPC_EmitInteger, MVT::i32, 14, 
/*67620*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*67623*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VTOSIZD), 0,
                    1/*#VTs*/, MVT::f32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (arm_ftosi:f32 DPR:f64:$Dm) - Complexity = 3
                // Dst: (VTOSIZD:f32 DPR:f64:$Dm)
/*67633*/     /*Scope*/ 98, /*->67732*/
/*67634*/       OPC_CheckChild0Type, MVT::f32,
/*67636*/       OPC_Scope, 18, /*->67656*/ // 2 children in Scope
/*67638*/         OPC_CheckPatternPredicate, 41, // (Subtarget->hasVFP2()) && (!Subtarget->useNEONForSinglePrecisionFP())
/*67640*/         OPC_EmitInteger, MVT::i32, 14, 
/*67643*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*67646*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VTOSIZS), 0,
                      1/*#VTs*/, MVT::f32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (arm_ftosi:f32 SPR:f32:$Sm) - Complexity = 3
                  // Dst: (VTOSIZS:f32 SPR:f32:$Sm)
/*67656*/       /*Scope*/ 74, /*->67731*/
/*67657*/         OPC_CheckPatternPredicate, 71, // (Subtarget->hasNEON()) && (Subtarget->useNEONForSinglePrecisionFP())
/*67659*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                      1/*#VTs*/, MVT::v2f32, 0/*#Ops*/,  // Results = #1
/*67666*/         OPC_EmitInteger, MVT::i32, ARM::DPR_VFP2RegClassID,
/*67669*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                      1/*#VTs*/, MVT::v2f32, 2/*#Ops*/, 1, 2,  // Results = #3
/*67678*/         OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*67681*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                      1/*#VTs*/, MVT::v2f32, 3/*#Ops*/, 3, 0, 4,  // Results = #5
/*67691*/         OPC_EmitInteger, MVT::i32, 14, 
/*67694*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*67697*/         OPC_EmitNode, TARGET_VAL(ARM::VCVTf2sd), 0,
                      1/*#VTs*/, MVT::f64, 3/*#Ops*/, 5, 6, 7,  // Results = #8
/*67707*/         OPC_EmitInteger, MVT::i32, ARM::DPR_VFP2RegClassID,
/*67710*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                      1/*#VTs*/, MVT::v2f32, 2/*#Ops*/, 8, 9,  // Results = #10
/*67719*/         OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*67722*/         OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      1/*#VTs*/, MVT::f32, 2/*#Ops*/, 10, 11, 
                  // Src: (arm_ftosi:f32 SPR:f32:$a) - Complexity = 3
                  // Dst: (EXTRACT_SUBREG:f32 (COPY_TO_REGCLASS:v2f32 (VCVTf2sd:f64 (INSERT_SUBREG:v2f32 (COPY_TO_REGCLASS:v2f32 (IMPLICIT_DEF:v2f32), DPR_VFP2:i32), SPR:f32:$a, ssub_0:i32)), DPR_VFP2:i32), ssub_0:i32)
/*67731*/       0, /*End of Scope*/
/*67732*/     0, /*End of Scope*/
/*67733*/   /*SwitchOpcode*/ 123, TARGET_VAL(ARMISD::FTOUI),// ->67859
/*67736*/     OPC_RecordChild0, // #0 = $Dm
/*67737*/     OPC_Scope, 20, /*->67759*/ // 2 children in Scope
/*67739*/       OPC_CheckChild0Type, MVT::f64,
/*67741*/       OPC_CheckPatternPredicate, 31, // (Subtarget->hasVFP2()) && (!Subtarget->isFPOnlySP())
/*67743*/       OPC_EmitInteger, MVT::i32, 14, 
/*67746*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*67749*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VTOUIZD), 0,
                    1/*#VTs*/, MVT::f32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (arm_ftoui:f32 DPR:f64:$Dm) - Complexity = 3
                // Dst: (VTOUIZD:f32 DPR:f64:$Dm)
/*67759*/     /*Scope*/ 98, /*->67858*/
/*67760*/       OPC_CheckChild0Type, MVT::f32,
/*67762*/       OPC_Scope, 18, /*->67782*/ // 2 children in Scope
/*67764*/         OPC_CheckPatternPredicate, 41, // (Subtarget->hasVFP2()) && (!Subtarget->useNEONForSinglePrecisionFP())
/*67766*/         OPC_EmitInteger, MVT::i32, 14, 
/*67769*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*67772*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VTOUIZS), 0,
                      1/*#VTs*/, MVT::f32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (arm_ftoui:f32 SPR:f32:$Sm) - Complexity = 3
                  // Dst: (VTOUIZS:f32 SPR:f32:$Sm)
/*67782*/       /*Scope*/ 74, /*->67857*/
/*67783*/         OPC_CheckPatternPredicate, 71, // (Subtarget->hasNEON()) && (Subtarget->useNEONForSinglePrecisionFP())
/*67785*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                      1/*#VTs*/, MVT::v2f32, 0/*#Ops*/,  // Results = #1
/*67792*/         OPC_EmitInteger, MVT::i32, ARM::DPR_VFP2RegClassID,
/*67795*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                      1/*#VTs*/, MVT::v2f32, 2/*#Ops*/, 1, 2,  // Results = #3
/*67804*/         OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*67807*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                      1/*#VTs*/, MVT::v2f32, 3/*#Ops*/, 3, 0, 4,  // Results = #5
/*67817*/         OPC_EmitInteger, MVT::i32, 14, 
/*67820*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*67823*/         OPC_EmitNode, TARGET_VAL(ARM::VCVTf2ud), 0,
                      1/*#VTs*/, MVT::f64, 3/*#Ops*/, 5, 6, 7,  // Results = #8
/*67833*/         OPC_EmitInteger, MVT::i32, ARM::DPR_VFP2RegClassID,
/*67836*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                      1/*#VTs*/, MVT::v2f32, 2/*#Ops*/, 8, 9,  // Results = #10
/*67845*/         OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*67848*/         OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      1/*#VTs*/, MVT::f32, 2/*#Ops*/, 10, 11, 
                  // Src: (arm_ftoui:f32 SPR:f32:$a) - Complexity = 3
                  // Dst: (EXTRACT_SUBREG:f32 (COPY_TO_REGCLASS:v2f32 (VCVTf2ud:f64 (INSERT_SUBREG:v2f32 (COPY_TO_REGCLASS:v2f32 (IMPLICIT_DEF:v2f32), DPR_VFP2:i32), SPR:f32:$a, ssub_0:i32)), DPR_VFP2:i32), ssub_0:i32)
/*67857*/       0, /*End of Scope*/
/*67858*/     0, /*End of Scope*/
/*67859*/   /*SwitchOpcode*/ 65, TARGET_VAL(ISD::FP16_TO_FP),// ->67927
/*67862*/     OPC_RecordChild0, // #0 = $a
/*67863*/     OPC_CheckChild0Type, MVT::i32,
/*67865*/     OPC_SwitchType /*2 cases */, 28, MVT::f32,// ->67896
/*67868*/       OPC_EmitInteger, MVT::i32, ARM::SPRRegClassID,
/*67871*/       OPC_EmitNode, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                    1/*#VTs*/, MVT::f32, 2/*#Ops*/, 0, 1,  // Results = #2
/*67880*/       OPC_EmitInteger, MVT::i32, 14, 
/*67883*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*67886*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VCVTBHS), 0,
                    1/*#VTs*/, MVT::f32, 3/*#Ops*/, 2, 3, 4, 
                // Src: (f16_to_fp:f32 GPR:i32:$a) - Complexity = 3
                // Dst: (VCVTBHS:f32 (COPY_TO_REGCLASS:f32 GPR:i32:$a, SPR:i32))
/*67896*/     /*SwitchType*/ 28, MVT::f64,// ->67926
/*67898*/       OPC_EmitInteger, MVT::i32, ARM::SPRRegClassID,
/*67901*/       OPC_EmitNode, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                    1/*#VTs*/, MVT::f32, 2/*#Ops*/, 0, 1,  // Results = #2
/*67910*/       OPC_EmitInteger, MVT::i32, 14, 
/*67913*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*67916*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VCVTBHD), 0,
                    1/*#VTs*/, MVT::f64, 3/*#Ops*/, 2, 3, 4, 
                // Src: (f16_to_fp:f64 GPR:i32:$a) - Complexity = 3
                // Dst: (VCVTBHD:f64 (COPY_TO_REGCLASS:f32 GPR:i32:$a, SPR:i32))
/*67926*/     0, // EndSwitchType
/*67927*/   /*SwitchOpcode*/ 109, TARGET_VAL(ARMISD::FMAX),// ->68039
/*67930*/     OPC_RecordChild0, // #0 = $a
/*67931*/     OPC_RecordChild1, // #1 = $b
/*67932*/     OPC_CheckPatternPredicate, 71, // (Subtarget->hasNEON()) && (Subtarget->useNEONForSinglePrecisionFP())
/*67934*/     OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                  1/*#VTs*/, MVT::v2f32, 0/*#Ops*/,  // Results = #2
/*67941*/     OPC_EmitInteger, MVT::i32, ARM::DPR_VFP2RegClassID,
/*67944*/     OPC_EmitNode, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                  1/*#VTs*/, MVT::v2f32, 2/*#Ops*/, 2, 3,  // Results = #4
/*67953*/     OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*67956*/     OPC_EmitNode, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                  1/*#VTs*/, MVT::v2f32, 3/*#Ops*/, 4, 0, 5,  // Results = #6
/*67966*/     OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                  1/*#VTs*/, MVT::v2f32, 0/*#Ops*/,  // Results = #7
/*67973*/     OPC_EmitInteger, MVT::i32, ARM::DPR_VFP2RegClassID,
/*67976*/     OPC_EmitNode, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                  1/*#VTs*/, MVT::v2f32, 2/*#Ops*/, 7, 8,  // Results = #9
/*67985*/     OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*67988*/     OPC_EmitNode, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                  1/*#VTs*/, MVT::v2f32, 3/*#Ops*/, 9, 1, 10,  // Results = #11
/*67998*/     OPC_EmitInteger, MVT::i32, 14, 
/*68001*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*68004*/     OPC_EmitNode, TARGET_VAL(ARM::VMAXfd), 0,
                  1/*#VTs*/, MVT::f64, 4/*#Ops*/, 6, 11, 12, 13,  // Results = #14
/*68015*/     OPC_EmitInteger, MVT::i32, ARM::DPR_VFP2RegClassID,
/*68018*/     OPC_EmitNode, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                  1/*#VTs*/, MVT::v2f32, 2/*#Ops*/, 14, 15,  // Results = #16
/*68027*/     OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*68030*/     OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                  1/*#VTs*/, MVT::f32, 2/*#Ops*/, 16, 17, 
              // Src: (NEONfmax:f32 SPR:f32:$a, SPR:f32:$b) - Complexity = 3
              // Dst: (EXTRACT_SUBREG:f32 (COPY_TO_REGCLASS:v2f32 (VMAXfd:f64 (INSERT_SUBREG:v2f32 (COPY_TO_REGCLASS:v2f32 (IMPLICIT_DEF:v2f32), DPR_VFP2:i32), SPR:f32:$a, ssub_0:i32), (INSERT_SUBREG:v2f32 (COPY_TO_REGCLASS:v2f32 (IMPLICIT_DEF:v2f32), DPR_VFP2:i32), SPR:f32:$b, ssub_0:i32)), DPR_VFP2:i32), ssub_0:i32)
/*68039*/   /*SwitchOpcode*/ 109, TARGET_VAL(ARMISD::FMIN),// ->68151
/*68042*/     OPC_RecordChild0, // #0 = $a
/*68043*/     OPC_RecordChild1, // #1 = $b
/*68044*/     OPC_CheckPatternPredicate, 71, // (Subtarget->hasNEON()) && (Subtarget->useNEONForSinglePrecisionFP())
/*68046*/     OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                  1/*#VTs*/, MVT::v2f32, 0/*#Ops*/,  // Results = #2
/*68053*/     OPC_EmitInteger, MVT::i32, ARM::DPR_VFP2RegClassID,
/*68056*/     OPC_EmitNode, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                  1/*#VTs*/, MVT::v2f32, 2/*#Ops*/, 2, 3,  // Results = #4
/*68065*/     OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*68068*/     OPC_EmitNode, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                  1/*#VTs*/, MVT::v2f32, 3/*#Ops*/, 4, 0, 5,  // Results = #6
/*68078*/     OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                  1/*#VTs*/, MVT::v2f32, 0/*#Ops*/,  // Results = #7
/*68085*/     OPC_EmitInteger, MVT::i32, ARM::DPR_VFP2RegClassID,
/*68088*/     OPC_EmitNode, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                  1/*#VTs*/, MVT::v2f32, 2/*#Ops*/, 7, 8,  // Results = #9
/*68097*/     OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*68100*/     OPC_EmitNode, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                  1/*#VTs*/, MVT::v2f32, 3/*#Ops*/, 9, 1, 10,  // Results = #11
/*68110*/     OPC_EmitInteger, MVT::i32, 14, 
/*68113*/     OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*68116*/     OPC_EmitNode, TARGET_VAL(ARM::VMINfd), 0,
                  1/*#VTs*/, MVT::f64, 4/*#Ops*/, 6, 11, 12, 13,  // Results = #14
/*68127*/     OPC_EmitInteger, MVT::i32, ARM::DPR_VFP2RegClassID,
/*68130*/     OPC_EmitNode, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                  1/*#VTs*/, MVT::v2f32, 2/*#Ops*/, 14, 15,  // Results = #16
/*68139*/     OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*68142*/     OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                  1/*#VTs*/, MVT::f32, 2/*#Ops*/, 16, 17, 
              // Src: (NEONfmin:f32 SPR:f32:$a, SPR:f32:$b) - Complexity = 3
              // Dst: (EXTRACT_SUBREG:f32 (COPY_TO_REGCLASS:v2f32 (VMINfd:f64 (INSERT_SUBREG:v2f32 (COPY_TO_REGCLASS:v2f32 (IMPLICIT_DEF:v2f32), DPR_VFP2:i32), SPR:f32:$a, ssub_0:i32), (INSERT_SUBREG:v2f32 (COPY_TO_REGCLASS:v2f32 (IMPLICIT_DEF:v2f32), DPR_VFP2:i32), SPR:f32:$b, ssub_0:i32)), DPR_VFP2:i32), ssub_0:i32)
/*68151*/   /*SwitchOpcode*/ 78|128,1/*206*/, TARGET_VAL(ARMISD::VMOVIMM),// ->68361
/*68155*/     OPC_Scope, 32, /*->68189*/ // 2 children in Scope
/*68157*/       OPC_MoveChild, 0,
/*68159*/       OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*68162*/       OPC_MoveParent,
/*68163*/       OPC_CheckPredicate, 109, // Predicate_NEONimmAllZerosV
/*68165*/       OPC_SwitchType /*2 cases */, 9, MVT::v2i32,// ->68177
/*68168*/         OPC_CheckPatternPredicate, 81, // (Subtarget->hasZeroCycleZeroing())
/*68170*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VMOVD0), 0,
                      1/*#VTs*/, MVT::v2i32, 0/*#Ops*/, 
                  // Src: (NEONvmovImm:v2i32 (timm:i32))<<P:Predicate_NEONimmAllZerosV>> - Complexity = 57
                  // Dst: (VMOVD0:v2i32)
/*68177*/       /*SwitchType*/ 9, MVT::v4i32,// ->68188
/*68179*/         OPC_CheckPatternPredicate, 81, // (Subtarget->hasZeroCycleZeroing())
/*68181*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VMOVQ0), 0,
                      1/*#VTs*/, MVT::v4i32, 0/*#Ops*/, 
                  // Src: (NEONvmovImm:v4i32 (timm:i32))<<P:Predicate_NEONimmAllZerosV>> - Complexity = 57
                  // Dst: (VMOVQ0:v4i32)
/*68188*/       0, // EndSwitchType
/*68189*/     /*Scope*/ 41|128,1/*169*/, /*->68360*/
/*68191*/       OPC_RecordChild0, // #0 = $SIMM
/*68192*/       OPC_MoveChild, 0,
/*68194*/       OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*68197*/       OPC_MoveParent,
/*68198*/       OPC_SwitchType /*8 cases */, 18, MVT::v8i8,// ->68219
/*68201*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*68203*/         OPC_EmitInteger, MVT::i32, 14, 
/*68206*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*68209*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VMOVv8i8), 0,
                      1/*#VTs*/, MVT::v8i8, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (NEONvmovImm:v8i8 (timm:i32):$SIMM) - Complexity = 6
                  // Dst: (VMOVv8i8:v8i8 (timm:i32):$SIMM)
/*68219*/       /*SwitchType*/ 18, MVT::v16i8,// ->68239
/*68221*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*68223*/         OPC_EmitInteger, MVT::i32, 14, 
/*68226*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*68229*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VMOVv16i8), 0,
                      1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (NEONvmovImm:v16i8 (timm:i32):$SIMM) - Complexity = 6
                  // Dst: (VMOVv16i8:v16i8 (timm:i32):$SIMM)
/*68239*/       /*SwitchType*/ 18, MVT::v4i16,// ->68259
/*68241*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*68243*/         OPC_EmitInteger, MVT::i32, 14, 
/*68246*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*68249*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VMOVv4i16), 0,
                      1/*#VTs*/, MVT::v4i16, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (NEONvmovImm:v4i16 (timm:i32):$SIMM) - Complexity = 6
                  // Dst: (VMOVv4i16:v4i16 (timm:i32):$SIMM)
/*68259*/       /*SwitchType*/ 18, MVT::v8i16,// ->68279
/*68261*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*68263*/         OPC_EmitInteger, MVT::i32, 14, 
/*68266*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*68269*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VMOVv8i16), 0,
                      1/*#VTs*/, MVT::v8i16, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (NEONvmovImm:v8i16 (timm:i32):$SIMM) - Complexity = 6
                  // Dst: (VMOVv8i16:v8i16 (timm:i32):$SIMM)
/*68279*/       /*SwitchType*/ 18, MVT::v2i32,// ->68299
/*68281*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*68283*/         OPC_EmitInteger, MVT::i32, 14, 
/*68286*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*68289*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VMOVv2i32), 0,
                      1/*#VTs*/, MVT::v2i32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (NEONvmovImm:v2i32 (timm:i32):$SIMM) - Complexity = 6
                  // Dst: (VMOVv2i32:v2i32 (timm:i32):$SIMM)
/*68299*/       /*SwitchType*/ 18, MVT::v4i32,// ->68319
/*68301*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*68303*/         OPC_EmitInteger, MVT::i32, 14, 
/*68306*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*68309*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VMOVv4i32), 0,
                      1/*#VTs*/, MVT::v4i32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (NEONvmovImm:v4i32 (timm:i32):$SIMM) - Complexity = 6
                  // Dst: (VMOVv4i32:v4i32 (timm:i32):$SIMM)
/*68319*/       /*SwitchType*/ 18, MVT::v1i64,// ->68339
/*68321*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*68323*/         OPC_EmitInteger, MVT::i32, 14, 
/*68326*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*68329*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VMOVv1i64), 0,
                      1/*#VTs*/, MVT::v1i64, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (NEONvmovImm:v1i64 (timm:i32):$SIMM) - Complexity = 6
                  // Dst: (VMOVv1i64:v1i64 (timm:i32):$SIMM)
/*68339*/       /*SwitchType*/ 18, MVT::v2i64,// ->68359
/*68341*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*68343*/         OPC_EmitInteger, MVT::i32, 14, 
/*68346*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*68349*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VMOVv2i64), 0,
                      1/*#VTs*/, MVT::v2i64, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (NEONvmovImm:v2i64 (timm:i32):$SIMM) - Complexity = 6
                  // Dst: (VMOVv2i64:v2i64 (timm:i32):$SIMM)
/*68359*/       0, // EndSwitchType
/*68360*/     0, /*End of Scope*/
/*68361*/   /*SwitchOpcode*/ 79|128,5/*719*/, TARGET_VAL(ISD::INSERT_VECTOR_ELT),// ->69084
/*68365*/     OPC_RecordChild0, // #0 = $src
/*68366*/     OPC_Scope, 11|128,2/*267*/, /*->68636*/ // 4 children in Scope
/*68369*/       OPC_MoveChild, 1,
/*68371*/       OPC_CheckOpcode, TARGET_VAL(ISD::LOAD),
/*68374*/       OPC_RecordMemRef,
/*68375*/       OPC_RecordNode, // #1 = 'ld' chained node
/*68376*/       OPC_CheckFoldableChainNode,
/*68377*/       OPC_RecordChild1, // #2 = $Rn
/*68378*/       OPC_CheckChild1Type, MVT::i32,
/*68380*/       OPC_CheckPredicate, 32, // Predicate_unindexedload
/*68382*/       OPC_CheckType, MVT::i32,
/*68384*/       OPC_Scope, 84, /*->68470*/ // 4 children in Scope
/*68386*/         OPC_CheckPredicate, 33, // Predicate_extload
/*68388*/         OPC_Scope, 39, /*->68429*/ // 2 children in Scope
/*68390*/           OPC_CheckPredicate, 72, // Predicate_extloadi8
/*68392*/           OPC_MoveParent,
/*68393*/           OPC_RecordChild2, // #3 = $lane
/*68394*/           OPC_MoveChild, 2,
/*68396*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*68399*/           OPC_MoveParent,
/*68400*/           OPC_CheckType, MVT::v8i8,
/*68402*/           OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*68404*/           OPC_CheckComplexPat, /*CP*/9, /*#*/2, // SelectAddrMode6:$Rn #4 #5
/*68407*/           OPC_EmitMergeInputChains1_1,
/*68408*/           OPC_EmitConvertToTarget, 3,
/*68410*/           OPC_EmitInteger, MVT::i32, 14, 
/*68413*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*68416*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VLD1LNd8), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::v8i8, 6/*#Ops*/, 4, 5, 0, 6, 7, 8, 
                    // Src: (vector_insert:v8i8 DPR:v8i8:$src, (ld:i32 addrmode6:i32:$Rn)<<P:Predicate_unindexedload>><<P:Predicate_extload>><<P:Predicate_extloadi8>>, (imm:iPTR):$lane) - Complexity = 19
                    // Dst: (VLD1LNd8:v8i8 addrmode6:i32:$Rn, DPR:v8i8:$src, (imm:i32):$lane)
/*68429*/         /*Scope*/ 39, /*->68469*/
/*68430*/           OPC_CheckPredicate, 34, // Predicate_extloadi16
/*68432*/           OPC_MoveParent,
/*68433*/           OPC_RecordChild2, // #3 = $lane
/*68434*/           OPC_MoveChild, 2,
/*68436*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*68439*/           OPC_MoveParent,
/*68440*/           OPC_CheckType, MVT::v4i16,
/*68442*/           OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*68444*/           OPC_CheckComplexPat, /*CP*/9, /*#*/2, // SelectAddrMode6:$Rn #4 #5
/*68447*/           OPC_EmitMergeInputChains1_1,
/*68448*/           OPC_EmitConvertToTarget, 3,
/*68450*/           OPC_EmitInteger, MVT::i32, 14, 
/*68453*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*68456*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VLD1LNd16), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::v4i16, 6/*#Ops*/, 4, 5, 0, 6, 7, 8, 
                    // Src: (vector_insert:v4i16 DPR:v4i16:$src, (ld:i32 addrmode6:i32:$Rn)<<P:Predicate_unindexedload>><<P:Predicate_extload>><<P:Predicate_extloadi16>>, (imm:iPTR):$lane) - Complexity = 19
                    // Dst: (VLD1LNd16:v4i16 addrmode6:i32:$Rn, DPR:v4i16:$src, (imm:i32):$lane)
/*68469*/         0, /*End of Scope*/
/*68470*/       /*Scope*/ 39, /*->68510*/
/*68471*/         OPC_CheckPredicate, 60, // Predicate_load
/*68473*/         OPC_MoveParent,
/*68474*/         OPC_RecordChild2, // #3 = $lane
/*68475*/         OPC_MoveChild, 2,
/*68477*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*68480*/         OPC_MoveParent,
/*68481*/         OPC_CheckType, MVT::v2i32,
/*68483*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*68485*/         OPC_CheckComplexPat, /*CP*/11, /*#*/2, // SelectAddrMode6:$Rn #4 #5
/*68488*/         OPC_EmitMergeInputChains1_1,
/*68489*/         OPC_EmitConvertToTarget, 3,
/*68491*/         OPC_EmitInteger, MVT::i32, 14, 
/*68494*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*68497*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VLD1LNd32), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::v2i32, 6/*#Ops*/, 4, 5, 0, 6, 7, 8, 
                  // Src: (vector_insert:v2i32 DPR:v2i32:$src, (ld:i32 addrmode6oneL32:i32:$Rn)<<P:Predicate_unindexedload>><<P:Predicate_load>>, (imm:iPTR):$lane) - Complexity = 19
                  // Dst: (VLD1LNd32:v2i32 addrmode6oneL32:i32:$Rn, DPR:v2i32:$src, (imm:i32):$lane)
/*68510*/       /*Scope*/ 84, /*->68595*/
/*68511*/         OPC_CheckPredicate, 33, // Predicate_extload
/*68513*/         OPC_Scope, 39, /*->68554*/ // 2 children in Scope
/*68515*/           OPC_CheckPredicate, 72, // Predicate_extloadi8
/*68517*/           OPC_MoveParent,
/*68518*/           OPC_RecordChild2, // #3 = $lane
/*68519*/           OPC_MoveChild, 2,
/*68521*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*68524*/           OPC_MoveParent,
/*68525*/           OPC_CheckType, MVT::v16i8,
/*68527*/           OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*68529*/           OPC_CheckComplexPat, /*CP*/9, /*#*/2, // SelectAddrMode6:$addr #4 #5
/*68532*/           OPC_EmitMergeInputChains1_1,
/*68533*/           OPC_EmitConvertToTarget, 3,
/*68535*/           OPC_EmitInteger, MVT::i32, 14, 
/*68538*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*68541*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VLD1LNq8Pseudo), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::v16i8, 6/*#Ops*/, 4, 5, 0, 6, 7, 8, 
                    // Src: (vector_insert:v16i8 QPR:v16i8:$src, (ld:i32 addrmode6:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_extload>><<P:Predicate_extloadi8>>, (imm:iPTR):$lane) - Complexity = 19
                    // Dst: (VLD1LNq8Pseudo:v16i8 addrmode6:i32:$addr, QPR:v16i8:$src, (imm:i32):$lane)
/*68554*/         /*Scope*/ 39, /*->68594*/
/*68555*/           OPC_CheckPredicate, 34, // Predicate_extloadi16
/*68557*/           OPC_MoveParent,
/*68558*/           OPC_RecordChild2, // #3 = $lane
/*68559*/           OPC_MoveChild, 2,
/*68561*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*68564*/           OPC_MoveParent,
/*68565*/           OPC_CheckType, MVT::v8i16,
/*68567*/           OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*68569*/           OPC_CheckComplexPat, /*CP*/9, /*#*/2, // SelectAddrMode6:$addr #4 #5
/*68572*/           OPC_EmitMergeInputChains1_1,
/*68573*/           OPC_EmitConvertToTarget, 3,
/*68575*/           OPC_EmitInteger, MVT::i32, 14, 
/*68578*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*68581*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VLD1LNq16Pseudo), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::v8i16, 6/*#Ops*/, 4, 5, 0, 6, 7, 8, 
                    // Src: (vector_insert:v8i16 QPR:v8i16:$src, (ld:i32 addrmode6:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_extload>><<P:Predicate_extloadi16>>, (imm:iPTR):$lane) - Complexity = 19
                    // Dst: (VLD1LNq16Pseudo:v8i16 addrmode6:i32:$addr, QPR:v8i16:$src, (imm:i32):$lane)
/*68594*/         0, /*End of Scope*/
/*68595*/       /*Scope*/ 39, /*->68635*/
/*68596*/         OPC_CheckPredicate, 60, // Predicate_load
/*68598*/         OPC_MoveParent,
/*68599*/         OPC_RecordChild2, // #3 = $lane
/*68600*/         OPC_MoveChild, 2,
/*68602*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*68605*/         OPC_MoveParent,
/*68606*/         OPC_CheckType, MVT::v4i32,
/*68608*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*68610*/         OPC_CheckComplexPat, /*CP*/9, /*#*/2, // SelectAddrMode6:$addr #4 #5
/*68613*/         OPC_EmitMergeInputChains1_1,
/*68614*/         OPC_EmitConvertToTarget, 3,
/*68616*/         OPC_EmitInteger, MVT::i32, 14, 
/*68619*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*68622*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VLD1LNq32Pseudo), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::v4i32, 6/*#Ops*/, 4, 5, 0, 6, 7, 8, 
                  // Src: (vector_insert:v4i32 QPR:v4i32:$src, (ld:i32 addrmode6:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_load>>, (imm:iPTR):$lane) - Complexity = 19
                  // Dst: (VLD1LNq32Pseudo:v4i32 addrmode6:i32:$addr, QPR:v4i32:$src, (imm:i32):$lane)
/*68635*/       0, /*End of Scope*/
/*68636*/     /*Scope*/ 21|128,2/*277*/, /*->68915*/
/*68638*/       OPC_RecordChild1, // #1 = $R
/*68639*/       OPC_Scope, 59, /*->68700*/ // 4 children in Scope
/*68641*/         OPC_CheckChild1Type, MVT::i32,
/*68643*/         OPC_RecordChild2, // #2 = $lane
/*68644*/         OPC_MoveChild, 2,
/*68646*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*68649*/         OPC_MoveParent,
/*68650*/         OPC_SwitchType /*2 cases */, 22, MVT::v8i8,// ->68675
/*68653*/           OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*68655*/           OPC_EmitConvertToTarget, 2,
/*68657*/           OPC_EmitInteger, MVT::i32, 14, 
/*68660*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*68663*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VSETLNi8), 0,
                        1/*#VTs*/, MVT::v8i8, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                    // Src: (vector_insert:v8i8 DPR:v8i8:$src1, GPR:i32:$R, (imm:iPTR):$lane) - Complexity = 6
                    // Dst: (VSETLNi8:v8i8 DPR:v8i8:$src1, GPR:i32:$R, (imm:i32):$lane)
/*68675*/         /*SwitchType*/ 22, MVT::v4i16,// ->68699
/*68677*/           OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*68679*/           OPC_EmitConvertToTarget, 2,
/*68681*/           OPC_EmitInteger, MVT::i32, 14, 
/*68684*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*68687*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VSETLNi16), 0,
                        1/*#VTs*/, MVT::v4i16, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                    // Src: (vector_insert:v4i16 DPR:v4i16:$src1, GPR:i32:$R, (imm:iPTR):$lane) - Complexity = 6
                    // Dst: (VSETLNi16:v4i16 DPR:v4i16:$src1, GPR:i32:$R, (imm:i32):$lane)
/*68699*/         0, // EndSwitchType
/*68700*/       /*Scope*/ 31, /*->68732*/
/*68701*/         OPC_RecordChild2, // #2 = $lane
/*68702*/         OPC_MoveChild, 2,
/*68704*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*68707*/         OPC_MoveParent,
/*68708*/         OPC_CheckType, MVT::v2i32,
/*68710*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*68712*/         OPC_EmitConvertToTarget, 2,
/*68714*/         OPC_EmitInteger, MVT::i32, 14, 
/*68717*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*68720*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VSETLNi32), 0,
                      1/*#VTs*/, MVT::v2i32, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                  // Src: (insertelt:v2i32 DPR:v2i32:$src1, GPR:i32:$R, (imm:iPTR):$lane) - Complexity = 6
                  // Dst: (VSETLNi32:v2i32 DPR:v2i32:$src1, GPR:i32:$R, (imm:i32):$lane)
/*68732*/       /*Scope*/ 119, /*->68852*/
/*68733*/         OPC_CheckChild1Type, MVT::i32,
/*68735*/         OPC_RecordChild2, // #2 = $lane
/*68736*/         OPC_MoveChild, 2,
/*68738*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*68741*/         OPC_MoveParent,
/*68742*/         OPC_SwitchType /*2 cases */, 52, MVT::v16i8,// ->68797
/*68745*/           OPC_EmitConvertToTarget, 2,
/*68747*/           OPC_EmitNodeXForm, 13, 3, // DSubReg_i8_reg
/*68750*/           OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                        1/*#VTs*/, MVT::v8i8, 2/*#Ops*/, 0, 4,  // Results = #5
/*68759*/           OPC_EmitConvertToTarget, 2,
/*68761*/           OPC_EmitNodeXForm, 14, 6, // SubReg_i8_lane
/*68764*/           OPC_EmitInteger, MVT::i32, 14, 
/*68767*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*68770*/           OPC_EmitNode, TARGET_VAL(ARM::VSETLNi8), 0,
                        1/*#VTs*/, MVT::v8i8, 5/*#Ops*/, 5, 1, 7, 8, 9,  // Results = #10
/*68782*/           OPC_EmitConvertToTarget, 2,
/*68784*/           OPC_EmitNodeXForm, 13, 11, // DSubReg_i8_reg
/*68787*/           OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                        1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 0, 10, 12, 
                    // Src: (vector_insert:v16i8 QPR:v16i8:$src1, GPR:i32:$src2, (imm:iPTR):$lane) - Complexity = 6
                    // Dst: (INSERT_SUBREG:v16i8 QPR:v16i8:$src1, (VSETLNi8:v8i8 (EXTRACT_SUBREG:v8i8 QPR:v16i8:$src1, (DSubReg_i8_reg:i32 (imm:iPTR):$lane)), GPR:i32:$src2, (SubReg_i8_lane:i32 (imm:iPTR):$lane)), (DSubReg_i8_reg:i32 (imm:iPTR):$lane))
/*68797*/         /*SwitchType*/ 52, MVT::v8i16,// ->68851
/*68799*/           OPC_EmitConvertToTarget, 2,
/*68801*/           OPC_EmitNodeXForm, 3, 3, // DSubReg_i16_reg
/*68804*/           OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                        1/*#VTs*/, MVT::v4i16, 2/*#Ops*/, 0, 4,  // Results = #5
/*68813*/           OPC_EmitConvertToTarget, 2,
/*68815*/           OPC_EmitNodeXForm, 4, 6, // SubReg_i16_lane
/*68818*/           OPC_EmitInteger, MVT::i32, 14, 
/*68821*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*68824*/           OPC_EmitNode, TARGET_VAL(ARM::VSETLNi16), 0,
                        1/*#VTs*/, MVT::v4i16, 5/*#Ops*/, 5, 1, 7, 8, 9,  // Results = #10
/*68836*/           OPC_EmitConvertToTarget, 2,
/*68838*/           OPC_EmitNodeXForm, 3, 11, // DSubReg_i16_reg
/*68841*/           OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                        1/*#VTs*/, MVT::v8i16, 3/*#Ops*/, 0, 10, 12, 
                    // Src: (vector_insert:v8i16 QPR:v8i16:$src1, GPR:i32:$src2, (imm:iPTR):$lane) - Complexity = 6
                    // Dst: (INSERT_SUBREG:v8i16 QPR:v8i16:$src1, (VSETLNi16:v4i16 (EXTRACT_SUBREG:v4i16 QPR:v8i16:$src1, (DSubReg_i16_reg:i32 (imm:iPTR):$lane)), GPR:i32:$src2, (SubReg_i16_lane:i32 (imm:iPTR):$lane)), (DSubReg_i16_reg:i32 (imm:iPTR):$lane))
/*68851*/         0, // EndSwitchType
/*68852*/       /*Scope*/ 61, /*->68914*/
/*68853*/         OPC_RecordChild2, // #2 = $lane
/*68854*/         OPC_MoveChild, 2,
/*68856*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*68859*/         OPC_MoveParent,
/*68860*/         OPC_CheckType, MVT::v4i32,
/*68862*/         OPC_EmitConvertToTarget, 2,
/*68864*/         OPC_EmitNodeXForm, 5, 3, // DSubReg_i32_reg
/*68867*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                      1/*#VTs*/, MVT::v2i32, 2/*#Ops*/, 0, 4,  // Results = #5
/*68876*/         OPC_EmitConvertToTarget, 2,
/*68878*/         OPC_EmitNodeXForm, 6, 6, // SubReg_i32_lane
/*68881*/         OPC_EmitInteger, MVT::i32, 14, 
/*68884*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*68887*/         OPC_EmitNode, TARGET_VAL(ARM::VSETLNi32), 0,
                      1/*#VTs*/, MVT::v2i32, 5/*#Ops*/, 5, 1, 7, 8, 9,  // Results = #10
/*68899*/         OPC_EmitConvertToTarget, 2,
/*68901*/         OPC_EmitNodeXForm, 5, 11, // DSubReg_i32_reg
/*68904*/         OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                      1/*#VTs*/, MVT::v4i32, 3/*#Ops*/, 0, 10, 12, 
                  // Src: (insertelt:v4i32 QPR:v4i32:$src1, GPR:i32:$src2, (imm:iPTR):$lane) - Complexity = 6
                  // Dst: (INSERT_SUBREG:v4i32 QPR:v4i32:$src1, (VSETLNi32:v2i32 (EXTRACT_SUBREG:v2i32 QPR:v4i32:$src1, (DSubReg_i32_reg:i32 (imm:iPTR):$lane)), GPR:i32:$src2, (SubReg_i32_lane:i32 (imm:iPTR):$lane)), (DSubReg_i32_reg:i32 (imm:iPTR):$lane))
/*68914*/       0, /*End of Scope*/
/*68915*/     /*Scope*/ 81, /*->68997*/
/*68916*/       OPC_MoveChild, 1,
/*68918*/       OPC_CheckOpcode, TARGET_VAL(ISD::LOAD),
/*68921*/       OPC_RecordMemRef,
/*68922*/       OPC_RecordNode, // #1 = 'ld' chained node
/*68923*/       OPC_CheckFoldableChainNode,
/*68924*/       OPC_RecordChild1, // #2 = $addr
/*68925*/       OPC_CheckChild1Type, MVT::i32,
/*68927*/       OPC_CheckPredicate, 32, // Predicate_unindexedload
/*68929*/       OPC_CheckPredicate, 60, // Predicate_load
/*68931*/       OPC_CheckType, MVT::f32,
/*68933*/       OPC_MoveParent,
/*68934*/       OPC_RecordChild2, // #3 = $lane
/*68935*/       OPC_MoveChild, 2,
/*68937*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*68940*/       OPC_MoveParent,
/*68941*/       OPC_SwitchType /*2 cases */, 25, MVT::v2f32,// ->68969
/*68944*/         OPC_CheckComplexPat, /*CP*/9, /*#*/2, // SelectAddrMode6:$addr #4 #5
/*68947*/         OPC_EmitMergeInputChains1_1,
/*68948*/         OPC_EmitConvertToTarget, 3,
/*68950*/         OPC_EmitInteger, MVT::i32, 14, 
/*68953*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*68956*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VLD1LNd32), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::v2f32, 6/*#Ops*/, 4, 5, 0, 6, 7, 8, 
                  // Src: (vector_insert:v2f32 DPR:v2f32:$src, (ld:f32 addrmode6:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_load>>, (imm:iPTR):$lane) - Complexity = 19
                  // Dst: (VLD1LNd32:v2f32 addrmode6:i32:$addr, DPR:v2f32:$src, (imm:i32):$lane)
/*68969*/       /*SwitchType*/ 25, MVT::v4f32,// ->68996
/*68971*/         OPC_CheckComplexPat, /*CP*/9, /*#*/2, // SelectAddrMode6:$addr #4 #5
/*68974*/         OPC_EmitMergeInputChains1_1,
/*68975*/         OPC_EmitConvertToTarget, 3,
/*68977*/         OPC_EmitInteger, MVT::i32, 14, 
/*68980*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*68983*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VLD1LNq32Pseudo), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::v4f32, 6/*#Ops*/, 4, 5, 0, 6, 7, 8, 
                  // Src: (vector_insert:v4f32 QPR:v4f32:$src, (ld:f32 addrmode6:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_load>>, (imm:iPTR):$lane) - Complexity = 19
                  // Dst: (VLD1LNq32Pseudo:v4f32 addrmode6:i32:$addr, QPR:v4f32:$src, (imm:i32):$lane)
/*68996*/       0, // EndSwitchType
/*68997*/     /*Scope*/ 85, /*->69083*/
/*68998*/       OPC_RecordChild1, // #1 = $src2
/*68999*/       OPC_RecordChild2, // #2 = $src3
/*69000*/       OPC_MoveChild, 2,
/*69002*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*69005*/       OPC_MoveParent,
/*69006*/       OPC_SwitchType /*3 cases */, 15, MVT::v2f64,// ->69024
/*69009*/         OPC_EmitConvertToTarget, 2,
/*69011*/         OPC_EmitNodeXForm, 16, 3, // DSubReg_f64_reg
/*69014*/         OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                      1/*#VTs*/, MVT::v2f64, 3/*#Ops*/, 0, 1, 4, 
                  // Src: (insertelt:v2f64 QPR:v2f64:$src1, DPR:f64:$src2, (imm:iPTR):$src3) - Complexity = 6
                  // Dst: (INSERT_SUBREG:v2f64 QPR:v2f64:$src1, DPR:f64:$src2, (DSubReg_f64_reg:i32 (imm:iPTR):$src3))
/*69024*/       /*SwitchType*/ 27, MVT::v2f32,// ->69053
/*69026*/         OPC_EmitInteger, MVT::i32, ARM::DPR_VFP2RegClassID,
/*69029*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                      1/*#VTs*/, MVT::v2f32, 2/*#Ops*/, 0, 3,  // Results = #4
/*69038*/         OPC_EmitConvertToTarget, 2,
/*69040*/         OPC_EmitNodeXForm, 15, 5, // SSubReg_f32_reg
/*69043*/         OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                      1/*#VTs*/, MVT::v2f32, 3/*#Ops*/, 4, 1, 6, 
                  // Src: (insertelt:v2f32 DPR:v2f32:$src1, SPR:f32:$src2, (imm:iPTR):$src3) - Complexity = 6
                  // Dst: (INSERT_SUBREG:v2f32 (COPY_TO_REGCLASS:v2f32 DPR:v2f32:$src1, DPR_VFP2:i32), SPR:f32:$src2, (SSubReg_f32_reg:i32 (imm:iPTR):$src3))
/*69053*/       /*SwitchType*/ 27, MVT::v4f32,// ->69082
/*69055*/         OPC_EmitInteger, MVT::i32, ARM::QPR_VFP2RegClassID,
/*69058*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::COPY_TO_REGCLASS), 0,
                      1/*#VTs*/, MVT::v4f32, 2/*#Ops*/, 0, 3,  // Results = #4
/*69067*/         OPC_EmitConvertToTarget, 2,
/*69069*/         OPC_EmitNodeXForm, 15, 5, // SSubReg_f32_reg
/*69072*/         OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                      1/*#VTs*/, MVT::v4f32, 3/*#Ops*/, 4, 1, 6, 
                  // Src: (insertelt:v4f32 QPR:v4f32:$src1, SPR:f32:$src2, (imm:iPTR):$src3) - Complexity = 6
                  // Dst: (INSERT_SUBREG:v4f32 (COPY_TO_REGCLASS:v4f32 QPR:v4f32:$src1, QPR_VFP2:i32), SPR:f32:$src2, (SSubReg_f32_reg:i32 (imm:iPTR):$src3))
/*69082*/       0, // EndSwitchType
/*69083*/     0, /*End of Scope*/
/*69084*/   /*SwitchOpcode*/ 73|128,4/*585*/, TARGET_VAL(ARMISD::VDUP),// ->69673
/*69088*/     OPC_Scope, 72|128,1/*200*/, /*->69291*/ // 4 children in Scope
/*69091*/       OPC_MoveChild, 0,
/*69093*/       OPC_CheckOpcode, TARGET_VAL(ISD::LOAD),
/*69096*/       OPC_RecordMemRef,
/*69097*/       OPC_RecordNode, // #0 = 'ld' chained node
/*69098*/       OPC_RecordChild1, // #1 = $Rn
/*69099*/       OPC_CheckChild1Type, MVT::i32,
/*69101*/       OPC_CheckPredicate, 32, // Predicate_unindexedload
/*69103*/       OPC_CheckType, MVT::i32,
/*69105*/       OPC_Scope, 62, /*->69169*/ // 4 children in Scope
/*69107*/         OPC_CheckPredicate, 33, // Predicate_extload
/*69109*/         OPC_Scope, 28, /*->69139*/ // 2 children in Scope
/*69111*/           OPC_CheckPredicate, 72, // Predicate_extloadi8
/*69113*/           OPC_MoveParent,
/*69114*/           OPC_CheckType, MVT::v8i8,
/*69116*/           OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*69118*/           OPC_CheckComplexPat, /*CP*/32, /*#*/1, // SelectAddrMode6:$Rn #2 #3
/*69121*/           OPC_EmitMergeInputChains1_0,
/*69122*/           OPC_EmitInteger, MVT::i32, 14, 
/*69125*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*69128*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VLD1DUPd8), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::v8i8, 4/*#Ops*/, 2, 3, 4, 5, 
                    // Src: (NEONvdup:v8i8 (ld:i32 addrmode6dupalignNone:i32:$Rn)<<P:Predicate_unindexedload>><<P:Predicate_extload>><<P:Predicate_extloadi8>>) - Complexity = 16
                    // Dst: (VLD1DUPd8:v8i8 addrmode6dupalignNone:i32:$Rn)
/*69139*/         /*Scope*/ 28, /*->69168*/
/*69140*/           OPC_CheckPredicate, 34, // Predicate_extloadi16
/*69142*/           OPC_MoveParent,
/*69143*/           OPC_CheckType, MVT::v4i16,
/*69145*/           OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*69147*/           OPC_CheckComplexPat, /*CP*/33, /*#*/1, // SelectAddrMode6:$Rn #2 #3
/*69150*/           OPC_EmitMergeInputChains1_0,
/*69151*/           OPC_EmitInteger, MVT::i32, 14, 
/*69154*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*69157*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VLD1DUPd16), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::v4i16, 4/*#Ops*/, 2, 3, 4, 5, 
                    // Src: (NEONvdup:v4i16 (ld:i32 addrmode6dupalign16:i32:$Rn)<<P:Predicate_unindexedload>><<P:Predicate_extload>><<P:Predicate_extloadi16>>) - Complexity = 16
                    // Dst: (VLD1DUPd16:v4i16 addrmode6dupalign16:i32:$Rn)
/*69168*/         0, /*End of Scope*/
/*69169*/       /*Scope*/ 28, /*->69198*/
/*69170*/         OPC_CheckPredicate, 60, // Predicate_load
/*69172*/         OPC_MoveParent,
/*69173*/         OPC_CheckType, MVT::v2i32,
/*69175*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*69177*/         OPC_CheckComplexPat, /*CP*/34, /*#*/1, // SelectAddrMode6:$Rn #2 #3
/*69180*/         OPC_EmitMergeInputChains1_0,
/*69181*/         OPC_EmitInteger, MVT::i32, 14, 
/*69184*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*69187*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VLD1DUPd32), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 2, 3, 4, 5, 
                  // Src: (NEONvdup:v2i32 (ld:i32 addrmode6dupalign32:i32:$Rn)<<P:Predicate_unindexedload>><<P:Predicate_load>>) - Complexity = 16
                  // Dst: (VLD1DUPd32:v2i32 addrmode6dupalign32:i32:$Rn)
/*69198*/       /*Scope*/ 62, /*->69261*/
/*69199*/         OPC_CheckPredicate, 33, // Predicate_extload
/*69201*/         OPC_Scope, 28, /*->69231*/ // 2 children in Scope
/*69203*/           OPC_CheckPredicate, 72, // Predicate_extloadi8
/*69205*/           OPC_MoveParent,
/*69206*/           OPC_CheckType, MVT::v16i8,
/*69208*/           OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*69210*/           OPC_CheckComplexPat, /*CP*/32, /*#*/1, // SelectAddrMode6:$Rn #2 #3
/*69213*/           OPC_EmitMergeInputChains1_0,
/*69214*/           OPC_EmitInteger, MVT::i32, 14, 
/*69217*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*69220*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VLD1DUPq8), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::v16i8, 4/*#Ops*/, 2, 3, 4, 5, 
                    // Src: (NEONvdup:v16i8 (ld:i32 addrmode6dupalignNone:i32:$Rn)<<P:Predicate_unindexedload>><<P:Predicate_extload>><<P:Predicate_extloadi8>>) - Complexity = 16
                    // Dst: (VLD1DUPq8:v16i8 addrmode6dupalignNone:i32:$Rn)
/*69231*/         /*Scope*/ 28, /*->69260*/
/*69232*/           OPC_CheckPredicate, 34, // Predicate_extloadi16
/*69234*/           OPC_MoveParent,
/*69235*/           OPC_CheckType, MVT::v8i16,
/*69237*/           OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*69239*/           OPC_CheckComplexPat, /*CP*/33, /*#*/1, // SelectAddrMode6:$Rn #2 #3
/*69242*/           OPC_EmitMergeInputChains1_0,
/*69243*/           OPC_EmitInteger, MVT::i32, 14, 
/*69246*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*69249*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VLD1DUPq16), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::v8i16, 4/*#Ops*/, 2, 3, 4, 5, 
                    // Src: (NEONvdup:v8i16 (ld:i32 addrmode6dupalign16:i32:$Rn)<<P:Predicate_unindexedload>><<P:Predicate_extload>><<P:Predicate_extloadi16>>) - Complexity = 16
                    // Dst: (VLD1DUPq16:v8i16 addrmode6dupalign16:i32:$Rn)
/*69260*/         0, /*End of Scope*/
/*69261*/       /*Scope*/ 28, /*->69290*/
/*69262*/         OPC_CheckPredicate, 60, // Predicate_load
/*69264*/         OPC_MoveParent,
/*69265*/         OPC_CheckType, MVT::v4i32,
/*69267*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*69269*/         OPC_CheckComplexPat, /*CP*/34, /*#*/1, // SelectAddrMode6:$Rn #2 #3
/*69272*/         OPC_EmitMergeInputChains1_0,
/*69273*/         OPC_EmitInteger, MVT::i32, 14, 
/*69276*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*69279*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VLD1DUPq32), 0|OPFL_Chain|OPFL_MemRefs,
                      1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 2, 3, 4, 5, 
                  // Src: (NEONvdup:v4i32 (ld:i32 addrmode6dupalign32:i32:$Rn)<<P:Predicate_unindexedload>><<P:Predicate_load>>) - Complexity = 16
                  // Dst: (VLD1DUPq32:v4i32 addrmode6dupalign32:i32:$Rn)
/*69290*/       0, /*End of Scope*/
/*69291*/     /*Scope*/ 20|128,1/*148*/, /*->69441*/
/*69293*/       OPC_RecordChild0, // #0 = $R
/*69294*/       OPC_CheckChild0Type, MVT::i32,
/*69296*/       OPC_SwitchType /*6 cases */, 18, MVT::v8i8,// ->69317
/*69299*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*69301*/         OPC_EmitInteger, MVT::i32, 14, 
/*69304*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*69307*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VDUP8d), 0,
                      1/*#VTs*/, MVT::v8i8, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (NEONvdup:v8i8 GPR:i32:$R) - Complexity = 3
                  // Dst: (VDUP8d:v8i8 GPR:i32:$R)
/*69317*/       /*SwitchType*/ 18, MVT::v4i16,// ->69337
/*69319*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*69321*/         OPC_EmitInteger, MVT::i32, 14, 
/*69324*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*69327*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VDUP16d), 0,
                      1/*#VTs*/, MVT::v4i16, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (NEONvdup:v4i16 GPR:i32:$R) - Complexity = 3
                  // Dst: (VDUP16d:v4i16 GPR:i32:$R)
/*69337*/       /*SwitchType*/ 41, MVT::v2i32,// ->69380
/*69339*/         OPC_Scope, 18, /*->69359*/ // 2 children in Scope
/*69341*/           OPC_CheckPatternPredicate, 50, // (Subtarget->hasNEON()) && (!Subtarget->isSwift())
/*69343*/           OPC_EmitInteger, MVT::i32, 14, 
/*69346*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*69349*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VDUP32d), 0,
                        1/*#VTs*/, MVT::v2i32, 3/*#Ops*/, 0, 1, 2, 
                    // Src: (NEONvdup:v2i32 GPR:i32:$R) - Complexity = 3
                    // Dst: (VDUP32d:v2i32 GPR:i32:$R)
/*69359*/         /*Scope*/ 19, /*->69379*/
/*69360*/           OPC_CheckPatternPredicate, 51, // (Subtarget->hasNEON()) && (Subtarget->isSwift())
/*69362*/           OPC_EmitInteger, MVT::i32, 14, 
/*69365*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*69368*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VMOVDRR), 0,
                        1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 0, 1, 2, 
                    // Src: (NEONvdup:v2i32 GPR:i32:$R) - Complexity = 3
                    // Dst: (VMOVDRR:v2i32 GPR:i32:$R, GPR:i32:$R)
/*69379*/         0, /*End of Scope*/
/*69380*/       /*SwitchType*/ 18, MVT::v16i8,// ->69400
/*69382*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*69384*/         OPC_EmitInteger, MVT::i32, 14, 
/*69387*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*69390*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VDUP8q), 0,
                      1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (NEONvdup:v16i8 GPR:i32:$R) - Complexity = 3
                  // Dst: (VDUP8q:v16i8 GPR:i32:$R)
/*69400*/       /*SwitchType*/ 18, MVT::v8i16,// ->69420
/*69402*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*69404*/         OPC_EmitInteger, MVT::i32, 14, 
/*69407*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*69410*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VDUP16q), 0,
                      1/*#VTs*/, MVT::v8i16, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (NEONvdup:v8i16 GPR:i32:$R) - Complexity = 3
                  // Dst: (VDUP16q:v8i16 GPR:i32:$R)
/*69420*/       /*SwitchType*/ 18, MVT::v4i32,// ->69440
/*69422*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*69424*/         OPC_EmitInteger, MVT::i32, 14, 
/*69427*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*69430*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VDUP32q), 0,
                      1/*#VTs*/, MVT::v4i32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (NEONvdup:v4i32 GPR:i32:$R) - Complexity = 3
                  // Dst: (VDUP32q:v4i32 GPR:i32:$R)
/*69440*/       0, // EndSwitchType
/*69441*/     /*Scope*/ 11|128,1/*139*/, /*->69582*/
/*69443*/       OPC_MoveChild, 0,
/*69445*/       OPC_SwitchOpcode /*2 cases */, 60, TARGET_VAL(ISD::LOAD),// ->69509
/*69449*/         OPC_RecordMemRef,
/*69450*/         OPC_RecordNode, // #0 = 'ld' chained node
/*69451*/         OPC_RecordChild1, // #1 = $addr
/*69452*/         OPC_CheckChild1Type, MVT::i32,
/*69454*/         OPC_CheckPredicate, 32, // Predicate_unindexedload
/*69456*/         OPC_CheckPredicate, 60, // Predicate_load
/*69458*/         OPC_CheckType, MVT::f32,
/*69460*/         OPC_MoveParent,
/*69461*/         OPC_SwitchType /*2 cases */, 21, MVT::v2f32,// ->69485
/*69464*/           OPC_CheckComplexPat, /*CP*/35, /*#*/1, // SelectAddrMode6:$addr #2 #3
/*69467*/           OPC_EmitMergeInputChains1_0,
/*69468*/           OPC_EmitInteger, MVT::i32, 14, 
/*69471*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*69474*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VLD1DUPd32), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::v2f32, 4/*#Ops*/, 2, 3, 4, 5, 
                    // Src: (NEONvdup:v2f32 (ld:f32 addrmode6dup:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_load>>) - Complexity = 16
                    // Dst: (VLD1DUPd32:v2f32 addrmode6:i32:$addr)
/*69485*/         /*SwitchType*/ 21, MVT::v4f32,// ->69508
/*69487*/           OPC_CheckComplexPat, /*CP*/35, /*#*/1, // SelectAddrMode6:$addr #2 #3
/*69490*/           OPC_EmitMergeInputChains1_0,
/*69491*/           OPC_EmitInteger, MVT::i32, 14, 
/*69494*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*69497*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VLD1DUPq32), 0|OPFL_Chain|OPFL_MemRefs,
                        1/*#VTs*/, MVT::v4f32, 4/*#Ops*/, 2, 3, 4, 5, 
                    // Src: (NEONvdup:v4f32 (ld:f32 addrmode6dup:i32:$addr)<<P:Predicate_unindexedload>><<P:Predicate_load>>) - Complexity = 16
                    // Dst: (VLD1DUPq32:v4f32 addrmode6:i32:$addr)
/*69508*/         0, // EndSwitchType
/*69509*/       /*SwitchOpcode*/ 69, TARGET_VAL(ISD::BITCAST),// ->69581
/*69512*/         OPC_RecordChild0, // #0 = $R
/*69513*/         OPC_CheckChild0Type, MVT::i32,
/*69515*/         OPC_CheckType, MVT::f32,
/*69517*/         OPC_MoveParent,
/*69518*/         OPC_SwitchType /*2 cases */, 41, MVT::v2f32,// ->69562
/*69521*/           OPC_Scope, 18, /*->69541*/ // 2 children in Scope
/*69523*/             OPC_CheckPatternPredicate, 50, // (Subtarget->hasNEON()) && (!Subtarget->isSwift())
/*69525*/             OPC_EmitInteger, MVT::i32, 14, 
/*69528*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*69531*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VDUP32d), 0,
                          1/*#VTs*/, MVT::v2f32, 3/*#Ops*/, 0, 1, 2, 
                      // Src: (NEONvdup:v2f32 (bitconvert:f32 GPR:i32:$R)) - Complexity = 6
                      // Dst: (VDUP32d:v2f32 GPR:i32:$R)
/*69541*/           /*Scope*/ 19, /*->69561*/
/*69542*/             OPC_CheckPatternPredicate, 51, // (Subtarget->hasNEON()) && (Subtarget->isSwift())
/*69544*/             OPC_EmitInteger, MVT::i32, 14, 
/*69547*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*69550*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VMOVDRR), 0,
                          1/*#VTs*/, MVT::v2f32, 4/*#Ops*/, 0, 0, 1, 2, 
                      // Src: (NEONvdup:v2f32 (bitconvert:f32 GPR:i32:$R)) - Complexity = 6
                      // Dst: (VMOVDRR:v2f32 GPR:i32:$R, GPR:i32:$R)
/*69561*/           0, /*End of Scope*/
/*69562*/         /*SwitchType*/ 16, MVT::v4f32,// ->69580
/*69564*/           OPC_EmitInteger, MVT::i32, 14, 
/*69567*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*69570*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VDUP32q), 0,
                        1/*#VTs*/, MVT::v4f32, 3/*#Ops*/, 0, 1, 2, 
                    // Src: (NEONvdup:v4f32 (bitconvert:f32 GPR:i32:$R)) - Complexity = 6
                    // Dst: (VDUP32q:v4f32 GPR:i32:$R)
/*69580*/         0, // EndSwitchType
/*69581*/       0, // EndSwitchOpcode
/*69582*/     /*Scope*/ 89, /*->69672*/
/*69583*/       OPC_RecordChild0, // #0 = $src
/*69584*/       OPC_CheckChild0Type, MVT::f32,
/*69586*/       OPC_SwitchType /*2 cases */, 40, MVT::v2f32,// ->69629
/*69589*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                      1/*#VTs*/, MVT::v2f32, 0/*#Ops*/,  // Results = #1
/*69596*/         OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*69599*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                      1/*#VTs*/, MVT::v2f32, 3/*#Ops*/, 1, 0, 2,  // Results = #3
/*69609*/         OPC_EmitInteger, MVT::i32, 0, 
/*69612*/         OPC_EmitInteger, MVT::i32, 14, 
/*69615*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*69618*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VDUPLN32d), 0,
                      1/*#VTs*/, MVT::v2f32, 4/*#Ops*/, 3, 4, 5, 6, 
                  // Src: (NEONvdup:v2f32 SPR:f32:$src) - Complexity = 3
                  // Dst: (VDUPLN32d:v2f32 (INSERT_SUBREG:v2f32 (IMPLICIT_DEF:v2f32), SPR:f32:$src, ssub_0:i32), 0:i32)
/*69629*/       /*SwitchType*/ 40, MVT::v4f32,// ->69671
/*69631*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                      1/*#VTs*/, MVT::v2f32, 0/*#Ops*/,  // Results = #1
/*69638*/         OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*69641*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                      1/*#VTs*/, MVT::v2f32, 3/*#Ops*/, 1, 0, 2,  // Results = #3
/*69651*/         OPC_EmitInteger, MVT::i32, 0, 
/*69654*/         OPC_EmitInteger, MVT::i32, 14, 
/*69657*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*69660*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VDUPLN32q), 0,
                      1/*#VTs*/, MVT::v4f32, 4/*#Ops*/, 3, 4, 5, 6, 
                  // Src: (NEONvdup:v4f32 SPR:f32:$src) - Complexity = 3
                  // Dst: (VDUPLN32q:v4f32 (INSERT_SUBREG:v2f32 (IMPLICIT_DEF:v2f32), SPR:f32:$src, ssub_0:i32), 0:i32)
/*69671*/       0, // EndSwitchType
/*69672*/     0, /*End of Scope*/
/*69673*/   /*SwitchOpcode*/ 62|128,3/*446*/, TARGET_VAL(ISD::TRUNCATE),// ->70123
/*69677*/     OPC_Scope, 116|128,2/*372*/, /*->70052*/ // 2 children in Scope
/*69680*/       OPC_MoveChild, 0,
/*69682*/       OPC_SwitchOpcode /*2 cases */, 6|128,2/*262*/, TARGET_VAL(ARMISD::VSHRu),// ->69949
/*69687*/         OPC_Scope, 36|128,1/*164*/, /*->69854*/ // 2 children in Scope
/*69690*/           OPC_MoveChild, 0,
/*69692*/           OPC_SwitchOpcode /*2 cases */, 77, TARGET_VAL(ISD::ADD),// ->69773
/*69696*/             OPC_RecordChild0, // #0 = $Vn
/*69697*/             OPC_RecordChild1, // #1 = $Vm
/*69698*/             OPC_MoveParent,
/*69699*/             OPC_SwitchType /*3 cases */, 22, MVT::v8i16,// ->69724
/*69702*/               OPC_CheckChild1Integer, 8, 
/*69704*/               OPC_MoveParent,
/*69705*/               OPC_CheckType, MVT::v8i8,
/*69707*/               OPC_EmitInteger, MVT::i32, 14, 
/*69710*/               OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*69713*/               OPC_MorphNodeTo, TARGET_VAL(ARM::VADDHNv8i8), 0,
                            1/*#VTs*/, MVT::v8i8, 4/*#Ops*/, 0, 1, 2, 3, 
                        // Src: (trunc:v8i8 (NEONvshru:v8i16 (add:v8i16 QPR:v8i16:$Vn, QPR:v8i16:$Vm), 8:i32)) - Complexity = 14
                        // Dst: (VADDHNv8i8:v8i8 QPR:v8i16:$Vn, QPR:v8i16:$Vm)
/*69724*/             /*SwitchType*/ 22, MVT::v4i32,// ->69748
/*69726*/               OPC_CheckChild1Integer, 16, 
/*69728*/               OPC_MoveParent,
/*69729*/               OPC_CheckType, MVT::v4i16,
/*69731*/               OPC_EmitInteger, MVT::i32, 14, 
/*69734*/               OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*69737*/               OPC_MorphNodeTo, TARGET_VAL(ARM::VADDHNv4i16), 0,
                            1/*#VTs*/, MVT::v4i16, 4/*#Ops*/, 0, 1, 2, 3, 
                        // Src: (trunc:v4i16 (NEONvshru:v4i32 (add:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm), 16:i32)) - Complexity = 14
                        // Dst: (VADDHNv4i16:v4i16 QPR:v4i32:$Vn, QPR:v4i32:$Vm)
/*69748*/             /*SwitchType*/ 22, MVT::v2i64,// ->69772
/*69750*/               OPC_CheckChild1Integer, 32, 
/*69752*/               OPC_MoveParent,
/*69753*/               OPC_CheckType, MVT::v2i32,
/*69755*/               OPC_EmitInteger, MVT::i32, 14, 
/*69758*/               OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*69761*/               OPC_MorphNodeTo, TARGET_VAL(ARM::VADDHNv2i32), 0,
                            1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                        // Src: (trunc:v2i32 (NEONvshru:v2i64 (add:v2i64 QPR:v2i64:$Vn, QPR:v2i64:$Vm), 32:i32)) - Complexity = 14
                        // Dst: (VADDHNv2i32:v2i32 QPR:v2i64:$Vn, QPR:v2i64:$Vm)
/*69772*/             0, // EndSwitchType
/*69773*/           /*SwitchOpcode*/ 77, TARGET_VAL(ISD::SUB),// ->69853
/*69776*/             OPC_RecordChild0, // #0 = $Vn
/*69777*/             OPC_RecordChild1, // #1 = $Vm
/*69778*/             OPC_MoveParent,
/*69779*/             OPC_SwitchType /*3 cases */, 22, MVT::v8i16,// ->69804
/*69782*/               OPC_CheckChild1Integer, 8, 
/*69784*/               OPC_MoveParent,
/*69785*/               OPC_CheckType, MVT::v8i8,
/*69787*/               OPC_EmitInteger, MVT::i32, 14, 
/*69790*/               OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*69793*/               OPC_MorphNodeTo, TARGET_VAL(ARM::VSUBHNv8i8), 0,
                            1/*#VTs*/, MVT::v8i8, 4/*#Ops*/, 0, 1, 2, 3, 
                        // Src: (trunc:v8i8 (NEONvshru:v8i16 (sub:v8i16 QPR:v8i16:$Vn, QPR:v8i16:$Vm), 8:i32)) - Complexity = 14
                        // Dst: (VSUBHNv8i8:v8i8 QPR:v8i16:$Vn, QPR:v8i16:$Vm)
/*69804*/             /*SwitchType*/ 22, MVT::v4i32,// ->69828
/*69806*/               OPC_CheckChild1Integer, 16, 
/*69808*/               OPC_MoveParent,
/*69809*/               OPC_CheckType, MVT::v4i16,
/*69811*/               OPC_EmitInteger, MVT::i32, 14, 
/*69814*/               OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*69817*/               OPC_MorphNodeTo, TARGET_VAL(ARM::VSUBHNv4i16), 0,
                            1/*#VTs*/, MVT::v4i16, 4/*#Ops*/, 0, 1, 2, 3, 
                        // Src: (trunc:v4i16 (NEONvshru:v4i32 (sub:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm), 16:i32)) - Complexity = 14
                        // Dst: (VSUBHNv4i16:v4i16 QPR:v4i32:$Vn, QPR:v4i32:$Vm)
/*69828*/             /*SwitchType*/ 22, MVT::v2i64,// ->69852
/*69830*/               OPC_CheckChild1Integer, 32, 
/*69832*/               OPC_MoveParent,
/*69833*/               OPC_CheckType, MVT::v2i32,
/*69835*/               OPC_EmitInteger, MVT::i32, 14, 
/*69838*/               OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*69841*/               OPC_MorphNodeTo, TARGET_VAL(ARM::VSUBHNv2i32), 0,
                            1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                        // Src: (trunc:v2i32 (NEONvshru:v2i64 (sub:v2i64 QPR:v2i64:$Vn, QPR:v2i64:$Vm), 32:i32)) - Complexity = 14
                        // Dst: (VSUBHNv2i32:v2i32 QPR:v2i64:$Vn, QPR:v2i64:$Vm)
/*69852*/             0, // EndSwitchType
/*69853*/           0, // EndSwitchOpcode
/*69854*/         /*Scope*/ 93, /*->69948*/
/*69855*/           OPC_RecordChild0, // #0 = $Vn
/*69856*/           OPC_RecordChild1, // #1 = $amt
/*69857*/           OPC_MoveChild, 1,
/*69859*/           OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*69862*/           OPC_Scope, 27, /*->69891*/ // 3 children in Scope
/*69864*/             OPC_CheckPredicate, 119, // Predicate_shr_imm8
/*69866*/             OPC_MoveParent,
/*69867*/             OPC_CheckType, MVT::v8i16,
/*69869*/             OPC_MoveParent,
/*69870*/             OPC_CheckType, MVT::v8i8,
/*69872*/             OPC_EmitConvertToTarget, 1,
/*69874*/             OPC_EmitInteger, MVT::i32, 14, 
/*69877*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*69880*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VSHRNv8i8), 0,
                          1/*#VTs*/, MVT::v8i8, 4/*#Ops*/, 0, 2, 3, 4, 
                      // Src: (trunc:v8i8 (NEONvshru:v8i16 QPR:v8i16:$Vn, (imm:i32)<<P:Predicate_shr_imm8>>:$amt)) - Complexity = 10
                      // Dst: (VSHRNv8i8:v8i8 QPR:v8i16:$Vn, (imm:i32)<<P:Predicate_shr_imm8>>:$amt)
/*69891*/           /*Scope*/ 27, /*->69919*/
/*69892*/             OPC_CheckPredicate, 120, // Predicate_shr_imm16
/*69894*/             OPC_MoveParent,
/*69895*/             OPC_CheckType, MVT::v4i32,
/*69897*/             OPC_MoveParent,
/*69898*/             OPC_CheckType, MVT::v4i16,
/*69900*/             OPC_EmitConvertToTarget, 1,
/*69902*/             OPC_EmitInteger, MVT::i32, 14, 
/*69905*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*69908*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VSHRNv4i16), 0,
                          1/*#VTs*/, MVT::v4i16, 4/*#Ops*/, 0, 2, 3, 4, 
                      // Src: (trunc:v4i16 (NEONvshru:v4i32 QPR:v4i32:$Vn, (imm:i32)<<P:Predicate_shr_imm16>>:$amt)) - Complexity = 10
                      // Dst: (VSHRNv4i16:v4i16 QPR:v4i32:$Vn, (imm:i32)<<P:Predicate_shr_imm16>>:$amt)
/*69919*/           /*Scope*/ 27, /*->69947*/
/*69920*/             OPC_CheckPredicate, 121, // Predicate_shr_imm32
/*69922*/             OPC_MoveParent,
/*69923*/             OPC_CheckType, MVT::v2i64,
/*69925*/             OPC_MoveParent,
/*69926*/             OPC_CheckType, MVT::v2i32,
/*69928*/             OPC_EmitConvertToTarget, 1,
/*69930*/             OPC_EmitInteger, MVT::i32, 14, 
/*69933*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*69936*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VSHRNv2i32), 0,
                          1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 2, 3, 4, 
                      // Src: (trunc:v2i32 (NEONvshru:v2i64 QPR:v2i64:$Vn, (imm:i32)<<P:Predicate_shr_imm32>>:$amt)) - Complexity = 10
                      // Dst: (VSHRNv2i32:v2i32 QPR:v2i64:$Vn, (imm:i32)<<P:Predicate_shr_imm32>>:$amt)
/*69947*/           0, /*End of Scope*/
/*69948*/         0, /*End of Scope*/
/*69949*/       /*SwitchOpcode*/ 99, TARGET_VAL(ARMISD::VSHRs),// ->70051
/*69952*/         OPC_RecordChild0, // #0 = $Vm
/*69953*/         OPC_RecordChild1, // #1 = $SIMM
/*69954*/         OPC_MoveChild, 1,
/*69956*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*69959*/         OPC_Scope, 29, /*->69990*/ // 3 children in Scope
/*69961*/           OPC_CheckPredicate, 119, // Predicate_shr_imm8
/*69963*/           OPC_MoveParent,
/*69964*/           OPC_CheckType, MVT::v8i16,
/*69966*/           OPC_MoveParent,
/*69967*/           OPC_CheckType, MVT::v8i8,
/*69969*/           OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*69971*/           OPC_EmitConvertToTarget, 1,
/*69973*/           OPC_EmitInteger, MVT::i32, 14, 
/*69976*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*69979*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VSHRNv8i8), 0,
                        1/*#VTs*/, MVT::v8i8, 4/*#Ops*/, 0, 2, 3, 4, 
                    // Src: (trunc:v8i8 (NEONvshrs:v8i16 QPR:v8i16:$Vm, (imm:i32)<<P:Predicate_shr_imm8>>:$SIMM)) - Complexity = 10
                    // Dst: (VSHRNv8i8:v8i8 QPR:v8i16:$Vm, (imm:i32):$SIMM)
/*69990*/         /*Scope*/ 29, /*->70020*/
/*69991*/           OPC_CheckPredicate, 120, // Predicate_shr_imm16
/*69993*/           OPC_MoveParent,
/*69994*/           OPC_CheckType, MVT::v4i32,
/*69996*/           OPC_MoveParent,
/*69997*/           OPC_CheckType, MVT::v4i16,
/*69999*/           OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*70001*/           OPC_EmitConvertToTarget, 1,
/*70003*/           OPC_EmitInteger, MVT::i32, 14, 
/*70006*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*70009*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VSHRNv4i16), 0,
                        1/*#VTs*/, MVT::v4i16, 4/*#Ops*/, 0, 2, 3, 4, 
                    // Src: (trunc:v4i16 (NEONvshrs:v4i32 QPR:v4i32:$Vm, (imm:i32)<<P:Predicate_shr_imm16>>:$SIMM)) - Complexity = 10
                    // Dst: (VSHRNv4i16:v4i16 QPR:v4i32:$Vm, (imm:i32):$SIMM)
/*70020*/         /*Scope*/ 29, /*->70050*/
/*70021*/           OPC_CheckPredicate, 121, // Predicate_shr_imm32
/*70023*/           OPC_MoveParent,
/*70024*/           OPC_CheckType, MVT::v2i64,
/*70026*/           OPC_MoveParent,
/*70027*/           OPC_CheckType, MVT::v2i32,
/*70029*/           OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*70031*/           OPC_EmitConvertToTarget, 1,
/*70033*/           OPC_EmitInteger, MVT::i32, 14, 
/*70036*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*70039*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VSHRNv2i32), 0,
                        1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 2, 3, 4, 
                    // Src: (trunc:v2i32 (NEONvshrs:v2i64 QPR:v2i64:$Vm, (imm:i32)<<P:Predicate_shr_imm32>>:$SIMM)) - Complexity = 10
                    // Dst: (VSHRNv2i32:v2i32 QPR:v2i64:$Vm, (imm:i32):$SIMM)
/*70050*/         0, /*End of Scope*/
/*70051*/       0, // EndSwitchOpcode
/*70052*/     /*Scope*/ 69, /*->70122*/
/*70053*/       OPC_RecordChild0, // #0 = $Vm
/*70054*/       OPC_SwitchType /*3 cases */, 20, MVT::v8i8,// ->70077
/*70057*/         OPC_CheckChild0Type, MVT::v8i16,
/*70059*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*70061*/         OPC_EmitInteger, MVT::i32, 14, 
/*70064*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*70067*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VMOVNv8i8), 0,
                      1/*#VTs*/, MVT::v8i8, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (trunc:v8i8 QPR:v8i16:$Vm) - Complexity = 3
                  // Dst: (VMOVNv8i8:v8i8 QPR:v8i16:$Vm)
/*70077*/       /*SwitchType*/ 20, MVT::v4i16,// ->70099
/*70079*/         OPC_CheckChild0Type, MVT::v4i32,
/*70081*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*70083*/         OPC_EmitInteger, MVT::i32, 14, 
/*70086*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*70089*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VMOVNv4i16), 0,
                      1/*#VTs*/, MVT::v4i16, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (trunc:v4i16 QPR:v4i32:$Vm) - Complexity = 3
                  // Dst: (VMOVNv4i16:v4i16 QPR:v4i32:$Vm)
/*70099*/       /*SwitchType*/ 20, MVT::v2i32,// ->70121
/*70101*/         OPC_CheckChild0Type, MVT::v2i64,
/*70103*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*70105*/         OPC_EmitInteger, MVT::i32, 14, 
/*70108*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*70111*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VMOVNv2i32), 0,
                      1/*#VTs*/, MVT::v2i32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (trunc:v2i32 QPR:v2i64:$Vm) - Complexity = 3
                  // Dst: (VMOVNv2i32:v2i32 QPR:v2i64:$Vm)
/*70121*/       0, // EndSwitchType
/*70122*/     0, /*End of Scope*/
/*70123*/   /*SwitchOpcode*/ 13|128,2/*269*/, TARGET_VAL(ISD::ZERO_EXTEND),// ->70396
/*70127*/     OPC_Scope, 67|128,1/*195*/, /*->70325*/ // 2 children in Scope
/*70130*/       OPC_MoveChild, 0,
/*70132*/       OPC_CheckOpcode, TARGET_VAL(ISD::INTRINSIC_WO_CHAIN),
/*70135*/       OPC_Scope, 93, /*->70230*/ // 2 children in Scope
/*70137*/         OPC_CheckChild0Integer, 110|128,1/*238*/, 
/*70140*/         OPC_RecordChild1, // #0 = $Vn
/*70141*/         OPC_SwitchType /*3 cases */, 27, MVT::v8i8,// ->70171
/*70144*/           OPC_CheckChild1Type, MVT::v8i8,
/*70146*/           OPC_RecordChild2, // #1 = $Vm
/*70147*/           OPC_CheckChild2Type, MVT::v8i8,
/*70149*/           OPC_MoveParent,
/*70150*/           OPC_CheckType, MVT::v8i16,
/*70152*/           OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*70154*/           OPC_EmitInteger, MVT::i32, 14, 
/*70157*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*70160*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VABDLsv8i16), 0,
                        1/*#VTs*/, MVT::v8i16, 4/*#Ops*/, 0, 1, 2, 3, 
                    // Src: (zext:v8i16 (intrinsic_wo_chain:v8i8 238:iPTR, DPR:v8i8:$Vn, DPR:v8i8:$Vm)) - Complexity = 11
                    // Dst: (VABDLsv8i16:v8i16 DPR:v8i8:$Vn, DPR:v8i8:$Vm)
/*70171*/         /*SwitchType*/ 27, MVT::v4i16,// ->70200
/*70173*/           OPC_CheckChild1Type, MVT::v4i16,
/*70175*/           OPC_RecordChild2, // #1 = $Vm
/*70176*/           OPC_CheckChild2Type, MVT::v4i16,
/*70178*/           OPC_MoveParent,
/*70179*/           OPC_CheckType, MVT::v4i32,
/*70181*/           OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*70183*/           OPC_EmitInteger, MVT::i32, 14, 
/*70186*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*70189*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VABDLsv4i32), 0,
                        1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                    // Src: (zext:v4i32 (intrinsic_wo_chain:v4i16 238:iPTR, DPR:v4i16:$Vn, DPR:v4i16:$Vm)) - Complexity = 11
                    // Dst: (VABDLsv4i32:v4i32 DPR:v4i16:$Vn, DPR:v4i16:$Vm)
/*70200*/         /*SwitchType*/ 27, MVT::v2i32,// ->70229
/*70202*/           OPC_CheckChild1Type, MVT::v2i32,
/*70204*/           OPC_RecordChild2, // #1 = $Vm
/*70205*/           OPC_CheckChild2Type, MVT::v2i32,
/*70207*/           OPC_MoveParent,
/*70208*/           OPC_CheckType, MVT::v2i64,
/*70210*/           OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*70212*/           OPC_EmitInteger, MVT::i32, 14, 
/*70215*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*70218*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VABDLsv2i64), 0,
                        1/*#VTs*/, MVT::v2i64, 4/*#Ops*/, 0, 1, 2, 3, 
                    // Src: (zext:v2i64 (intrinsic_wo_chain:v2i32 238:iPTR, DPR:v2i32:$Vn, DPR:v2i32:$Vm)) - Complexity = 11
                    // Dst: (VABDLsv2i64:v2i64 DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*70229*/         0, // EndSwitchType
/*70230*/       /*Scope*/ 93, /*->70324*/
/*70231*/         OPC_CheckChild0Integer, 111|128,1/*239*/, 
/*70234*/         OPC_RecordChild1, // #0 = $Vn
/*70235*/         OPC_SwitchType /*3 cases */, 27, MVT::v8i8,// ->70265
/*70238*/           OPC_CheckChild1Type, MVT::v8i8,
/*70240*/           OPC_RecordChild2, // #1 = $Vm
/*70241*/           OPC_CheckChild2Type, MVT::v8i8,
/*70243*/           OPC_MoveParent,
/*70244*/           OPC_CheckType, MVT::v8i16,
/*70246*/           OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*70248*/           OPC_EmitInteger, MVT::i32, 14, 
/*70251*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*70254*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VABDLuv8i16), 0,
                        1/*#VTs*/, MVT::v8i16, 4/*#Ops*/, 0, 1, 2, 3, 
                    // Src: (zext:v8i16 (intrinsic_wo_chain:v8i8 239:iPTR, DPR:v8i8:$Vn, DPR:v8i8:$Vm)) - Complexity = 11
                    // Dst: (VABDLuv8i16:v8i16 DPR:v8i8:$Vn, DPR:v8i8:$Vm)
/*70265*/         /*SwitchType*/ 27, MVT::v4i16,// ->70294
/*70267*/           OPC_CheckChild1Type, MVT::v4i16,
/*70269*/           OPC_RecordChild2, // #1 = $Vm
/*70270*/           OPC_CheckChild2Type, MVT::v4i16,
/*70272*/           OPC_MoveParent,
/*70273*/           OPC_CheckType, MVT::v4i32,
/*70275*/           OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*70277*/           OPC_EmitInteger, MVT::i32, 14, 
/*70280*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*70283*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VABDLuv4i32), 0,
                        1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                    // Src: (zext:v4i32 (intrinsic_wo_chain:v4i16 239:iPTR, DPR:v4i16:$Vn, DPR:v4i16:$Vm)) - Complexity = 11
                    // Dst: (VABDLuv4i32:v4i32 DPR:v4i16:$Vn, DPR:v4i16:$Vm)
/*70294*/         /*SwitchType*/ 27, MVT::v2i32,// ->70323
/*70296*/           OPC_CheckChild1Type, MVT::v2i32,
/*70298*/           OPC_RecordChild2, // #1 = $Vm
/*70299*/           OPC_CheckChild2Type, MVT::v2i32,
/*70301*/           OPC_MoveParent,
/*70302*/           OPC_CheckType, MVT::v2i64,
/*70304*/           OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*70306*/           OPC_EmitInteger, MVT::i32, 14, 
/*70309*/           OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*70312*/           OPC_MorphNodeTo, TARGET_VAL(ARM::VABDLuv2i64), 0,
                        1/*#VTs*/, MVT::v2i64, 4/*#Ops*/, 0, 1, 2, 3, 
                    // Src: (zext:v2i64 (intrinsic_wo_chain:v2i32 239:iPTR, DPR:v2i32:$Vn, DPR:v2i32:$Vm)) - Complexity = 11
                    // Dst: (VABDLuv2i64:v2i64 DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*70323*/         0, // EndSwitchType
/*70324*/       0, /*End of Scope*/
/*70325*/     /*Scope*/ 69, /*->70395*/
/*70326*/       OPC_RecordChild0, // #0 = $Vm
/*70327*/       OPC_SwitchType /*3 cases */, 20, MVT::v8i16,// ->70350
/*70330*/         OPC_CheckChild0Type, MVT::v8i8,
/*70332*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*70334*/         OPC_EmitInteger, MVT::i32, 14, 
/*70337*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*70340*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VMOVLuv8i16), 0,
                      1/*#VTs*/, MVT::v8i16, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (zext:v8i16 DPR:v8i8:$Vm) - Complexity = 3
                  // Dst: (VMOVLuv8i16:v8i16 DPR:v8i8:$Vm)
/*70350*/       /*SwitchType*/ 20, MVT::v4i32,// ->70372
/*70352*/         OPC_CheckChild0Type, MVT::v4i16,
/*70354*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*70356*/         OPC_EmitInteger, MVT::i32, 14, 
/*70359*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*70362*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VMOVLuv4i32), 0,
                      1/*#VTs*/, MVT::v4i32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (zext:v4i32 DPR:v4i16:$Vm) - Complexity = 3
                  // Dst: (VMOVLuv4i32:v4i32 DPR:v4i16:$Vm)
/*70372*/       /*SwitchType*/ 20, MVT::v2i64,// ->70394
/*70374*/         OPC_CheckChild0Type, MVT::v2i32,
/*70376*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*70378*/         OPC_EmitInteger, MVT::i32, 14, 
/*70381*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*70384*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VMOVLuv2i64), 0,
                      1/*#VTs*/, MVT::v2i64, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (zext:v2i64 DPR:v2i32:$Vm) - Complexity = 3
                  // Dst: (VMOVLuv2i64:v2i64 DPR:v2i32:$Vm)
/*70394*/       0, // EndSwitchType
/*70395*/     0, /*End of Scope*/
/*70396*/   /*SwitchOpcode*/ 90|128,4/*602*/, TARGET_VAL(ARMISD::VSHL),// ->71002
/*70400*/     OPC_Scope, 18|128,3/*402*/, /*->70805*/ // 2 children in Scope
/*70403*/       OPC_MoveChild, 0,
/*70405*/       OPC_SwitchOpcode /*2 cases */, 67|128,1/*195*/, TARGET_VAL(ISD::ZERO_EXTEND),// ->70605
/*70410*/         OPC_RecordChild0, // #0 = $Rn
/*70411*/         OPC_Scope, 63, /*->70476*/ // 3 children in Scope
/*70413*/           OPC_CheckChild0Type, MVT::v8i8,
/*70415*/           OPC_MoveParent,
/*70416*/           OPC_Scope, 24, /*->70442*/ // 2 children in Scope
/*70418*/             OPC_CheckChild1Integer, 8, 
/*70420*/             OPC_CheckType, MVT::v8i16,
/*70422*/             OPC_EmitInteger, MVT::i32, 8, 
/*70425*/             OPC_EmitInteger, MVT::i32, 14, 
/*70428*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*70431*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VSHLLi8), 0,
                          1/*#VTs*/, MVT::v8i16, 4/*#Ops*/, 0, 1, 2, 3, 
                      // Src: (NEONvshl:v8i16 (zext:v8i16 DPR:v8i8:$Rn), 8:i32) - Complexity = 11
                      // Dst: (VSHLLi8:v8i16 DPR:v8i8:$Rn, 8:i32)
/*70442*/           /*Scope*/ 32, /*->70475*/
/*70443*/             OPC_RecordChild1, // #1 = $SIMM
/*70444*/             OPC_MoveChild, 1,
/*70446*/             OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*70449*/             OPC_CheckPredicate, 122, // Predicate_imm1_7
/*70451*/             OPC_MoveParent,
/*70452*/             OPC_CheckType, MVT::v8i16,
/*70454*/             OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*70456*/             OPC_EmitConvertToTarget, 1,
/*70458*/             OPC_EmitInteger, MVT::i32, 14, 
/*70461*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*70464*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VSHLLuv8i16), 0,
                          1/*#VTs*/, MVT::v8i16, 4/*#Ops*/, 0, 2, 3, 4, 
                      // Src: (NEONvshl:v8i16 (zext:v8i16 DPR:v8i8:$Vm), (imm:i32)<<P:Predicate_imm1_7>>:$SIMM) - Complexity = 10
                      // Dst: (VSHLLuv8i16:v8i16 DPR:v8i8:$Vm, (imm:i32):$SIMM)
/*70475*/           0, /*End of Scope*/
/*70476*/         /*Scope*/ 63, /*->70540*/
/*70477*/           OPC_CheckChild0Type, MVT::v4i16,
/*70479*/           OPC_MoveParent,
/*70480*/           OPC_Scope, 24, /*->70506*/ // 2 children in Scope
/*70482*/             OPC_CheckChild1Integer, 16, 
/*70484*/             OPC_CheckType, MVT::v4i32,
/*70486*/             OPC_EmitInteger, MVT::i32, 16, 
/*70489*/             OPC_EmitInteger, MVT::i32, 14, 
/*70492*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*70495*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VSHLLi16), 0,
                          1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                      // Src: (NEONvshl:v4i32 (zext:v4i32 DPR:v4i16:$Rn), 16:i32) - Complexity = 11
                      // Dst: (VSHLLi16:v4i32 DPR:v4i16:$Rn, 16:i32)
/*70506*/           /*Scope*/ 32, /*->70539*/
/*70507*/             OPC_RecordChild1, // #1 = $SIMM
/*70508*/             OPC_MoveChild, 1,
/*70510*/             OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*70513*/             OPC_CheckPredicate, 17, // Predicate_imm1_15
/*70515*/             OPC_MoveParent,
/*70516*/             OPC_CheckType, MVT::v4i32,
/*70518*/             OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*70520*/             OPC_EmitConvertToTarget, 1,
/*70522*/             OPC_EmitInteger, MVT::i32, 14, 
/*70525*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*70528*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VSHLLuv4i32), 0,
                          1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 2, 3, 4, 
                      // Src: (NEONvshl:v4i32 (zext:v4i32 DPR:v4i16:$Vm), (imm:i32)<<P:Predicate_imm1_15>>:$SIMM) - Complexity = 10
                      // Dst: (VSHLLuv4i32:v4i32 DPR:v4i16:$Vm, (imm:i32):$SIMM)
/*70539*/           0, /*End of Scope*/
/*70540*/         /*Scope*/ 63, /*->70604*/
/*70541*/           OPC_CheckChild0Type, MVT::v2i32,
/*70543*/           OPC_MoveParent,
/*70544*/           OPC_Scope, 24, /*->70570*/ // 2 children in Scope
/*70546*/             OPC_CheckChild1Integer, 32, 
/*70548*/             OPC_CheckType, MVT::v2i64,
/*70550*/             OPC_EmitInteger, MVT::i32, 32, 
/*70553*/             OPC_EmitInteger, MVT::i32, 14, 
/*70556*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*70559*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VSHLLi32), 0,
                          1/*#VTs*/, MVT::v2i64, 4/*#Ops*/, 0, 1, 2, 3, 
                      // Src: (NEONvshl:v2i64 (zext:v2i64 DPR:v2i32:$Rn), 32:i32) - Complexity = 11
                      // Dst: (VSHLLi32:v2i64 DPR:v2i32:$Rn, 32:i32)
/*70570*/           /*Scope*/ 32, /*->70603*/
/*70571*/             OPC_RecordChild1, // #1 = $SIMM
/*70572*/             OPC_MoveChild, 1,
/*70574*/             OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*70577*/             OPC_CheckPredicate, 123, // Predicate_imm1_31
/*70579*/             OPC_MoveParent,
/*70580*/             OPC_CheckType, MVT::v2i64,
/*70582*/             OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*70584*/             OPC_EmitConvertToTarget, 1,
/*70586*/             OPC_EmitInteger, MVT::i32, 14, 
/*70589*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*70592*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VSHLLuv2i64), 0,
                          1/*#VTs*/, MVT::v2i64, 4/*#Ops*/, 0, 2, 3, 4, 
                      // Src: (NEONvshl:v2i64 (zext:v2i64 DPR:v2i32:$Vm), (imm:i32)<<P:Predicate_imm1_31>>:$SIMM) - Complexity = 10
                      // Dst: (VSHLLuv2i64:v2i64 DPR:v2i32:$Vm, (imm:i32):$SIMM)
/*70603*/           0, /*End of Scope*/
/*70604*/         0, /*End of Scope*/
/*70605*/       /*SwitchOpcode*/ 67|128,1/*195*/, TARGET_VAL(ISD::SIGN_EXTEND),// ->70804
/*70609*/         OPC_RecordChild0, // #0 = $Rn
/*70610*/         OPC_Scope, 63, /*->70675*/ // 3 children in Scope
/*70612*/           OPC_CheckChild0Type, MVT::v8i8,
/*70614*/           OPC_MoveParent,
/*70615*/           OPC_Scope, 24, /*->70641*/ // 2 children in Scope
/*70617*/             OPC_CheckChild1Integer, 8, 
/*70619*/             OPC_CheckType, MVT::v8i16,
/*70621*/             OPC_EmitInteger, MVT::i32, 8, 
/*70624*/             OPC_EmitInteger, MVT::i32, 14, 
/*70627*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*70630*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VSHLLi8), 0,
                          1/*#VTs*/, MVT::v8i16, 4/*#Ops*/, 0, 1, 2, 3, 
                      // Src: (NEONvshl:v8i16 (sext:v8i16 DPR:v8i8:$Rn), 8:i32) - Complexity = 11
                      // Dst: (VSHLLi8:v8i16 DPR:v8i8:$Rn, 8:i32)
/*70641*/           /*Scope*/ 32, /*->70674*/
/*70642*/             OPC_RecordChild1, // #1 = $SIMM
/*70643*/             OPC_MoveChild, 1,
/*70645*/             OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*70648*/             OPC_CheckPredicate, 122, // Predicate_imm1_7
/*70650*/             OPC_MoveParent,
/*70651*/             OPC_CheckType, MVT::v8i16,
/*70653*/             OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*70655*/             OPC_EmitConvertToTarget, 1,
/*70657*/             OPC_EmitInteger, MVT::i32, 14, 
/*70660*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*70663*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VSHLLsv8i16), 0,
                          1/*#VTs*/, MVT::v8i16, 4/*#Ops*/, 0, 2, 3, 4, 
                      // Src: (NEONvshl:v8i16 (sext:v8i16 DPR:v8i8:$Vm), (imm:i32)<<P:Predicate_imm1_7>>:$SIMM) - Complexity = 10
                      // Dst: (VSHLLsv8i16:v8i16 DPR:v8i8:$Vm, (imm:i32):$SIMM)
/*70674*/           0, /*End of Scope*/
/*70675*/         /*Scope*/ 63, /*->70739*/
/*70676*/           OPC_CheckChild0Type, MVT::v4i16,
/*70678*/           OPC_MoveParent,
/*70679*/           OPC_Scope, 24, /*->70705*/ // 2 children in Scope
/*70681*/             OPC_CheckChild1Integer, 16, 
/*70683*/             OPC_CheckType, MVT::v4i32,
/*70685*/             OPC_EmitInteger, MVT::i32, 16, 
/*70688*/             OPC_EmitInteger, MVT::i32, 14, 
/*70691*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*70694*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VSHLLi16), 0,
                          1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                      // Src: (NEONvshl:v4i32 (sext:v4i32 DPR:v4i16:$Rn), 16:i32) - Complexity = 11
                      // Dst: (VSHLLi16:v4i32 DPR:v4i16:$Rn, 16:i32)
/*70705*/           /*Scope*/ 32, /*->70738*/
/*70706*/             OPC_RecordChild1, // #1 = $SIMM
/*70707*/             OPC_MoveChild, 1,
/*70709*/             OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*70712*/             OPC_CheckPredicate, 17, // Predicate_imm1_15
/*70714*/             OPC_MoveParent,
/*70715*/             OPC_CheckType, MVT::v4i32,
/*70717*/             OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*70719*/             OPC_EmitConvertToTarget, 1,
/*70721*/             OPC_EmitInteger, MVT::i32, 14, 
/*70724*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*70727*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VSHLLsv4i32), 0,
                          1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 2, 3, 4, 
                      // Src: (NEONvshl:v4i32 (sext:v4i32 DPR:v4i16:$Vm), (imm:i32)<<P:Predicate_imm1_15>>:$SIMM) - Complexity = 10
                      // Dst: (VSHLLsv4i32:v4i32 DPR:v4i16:$Vm, (imm:i32):$SIMM)
/*70738*/           0, /*End of Scope*/
/*70739*/         /*Scope*/ 63, /*->70803*/
/*70740*/           OPC_CheckChild0Type, MVT::v2i32,
/*70742*/           OPC_MoveParent,
/*70743*/           OPC_Scope, 24, /*->70769*/ // 2 children in Scope
/*70745*/             OPC_CheckChild1Integer, 32, 
/*70747*/             OPC_CheckType, MVT::v2i64,
/*70749*/             OPC_EmitInteger, MVT::i32, 32, 
/*70752*/             OPC_EmitInteger, MVT::i32, 14, 
/*70755*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*70758*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VSHLLi32), 0,
                          1/*#VTs*/, MVT::v2i64, 4/*#Ops*/, 0, 1, 2, 3, 
                      // Src: (NEONvshl:v2i64 (sext:v2i64 DPR:v2i32:$Rn), 32:i32) - Complexity = 11
                      // Dst: (VSHLLi32:v2i64 DPR:v2i32:$Rn, 32:i32)
/*70769*/           /*Scope*/ 32, /*->70802*/
/*70770*/             OPC_RecordChild1, // #1 = $SIMM
/*70771*/             OPC_MoveChild, 1,
/*70773*/             OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*70776*/             OPC_CheckPredicate, 123, // Predicate_imm1_31
/*70778*/             OPC_MoveParent,
/*70779*/             OPC_CheckType, MVT::v2i64,
/*70781*/             OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*70783*/             OPC_EmitConvertToTarget, 1,
/*70785*/             OPC_EmitInteger, MVT::i32, 14, 
/*70788*/             OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*70791*/             OPC_MorphNodeTo, TARGET_VAL(ARM::VSHLLsv2i64), 0,
                          1/*#VTs*/, MVT::v2i64, 4/*#Ops*/, 0, 2, 3, 4, 
                      // Src: (NEONvshl:v2i64 (sext:v2i64 DPR:v2i32:$Vm), (imm:i32)<<P:Predicate_imm1_31>>:$SIMM) - Complexity = 10
                      // Dst: (VSHLLsv2i64:v2i64 DPR:v2i32:$Vm, (imm:i32):$SIMM)
/*70802*/           0, /*End of Scope*/
/*70803*/         0, /*End of Scope*/
/*70804*/       0, // EndSwitchOpcode
/*70805*/     /*Scope*/ 66|128,1/*194*/, /*->71001*/
/*70807*/       OPC_RecordChild0, // #0 = $Vm
/*70808*/       OPC_RecordChild1, // #1 = $SIMM
/*70809*/       OPC_MoveChild, 1,
/*70811*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*70814*/       OPC_MoveParent,
/*70815*/       OPC_SwitchType /*8 cases */, 21, MVT::v8i8,// ->70839
/*70818*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*70820*/         OPC_EmitConvertToTarget, 1,
/*70822*/         OPC_EmitInteger, MVT::i32, 14, 
/*70825*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*70828*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VSHLiv8i8), 0,
                      1/*#VTs*/, MVT::v8i8, 4/*#Ops*/, 0, 2, 3, 4, 
                  // Src: (NEONvshl:v8i8 DPR:v8i8:$Vm, (imm:i32):$SIMM) - Complexity = 6
                  // Dst: (VSHLiv8i8:v8i8 DPR:v8i8:$Vm, (imm:i32):$SIMM)
/*70839*/       /*SwitchType*/ 21, MVT::v4i16,// ->70862
/*70841*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*70843*/         OPC_EmitConvertToTarget, 1,
/*70845*/         OPC_EmitInteger, MVT::i32, 14, 
/*70848*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*70851*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VSHLiv4i16), 0,
                      1/*#VTs*/, MVT::v4i16, 4/*#Ops*/, 0, 2, 3, 4, 
                  // Src: (NEONvshl:v4i16 DPR:v4i16:$Vm, (imm:i32):$SIMM) - Complexity = 6
                  // Dst: (VSHLiv4i16:v4i16 DPR:v4i16:$Vm, (imm:i32):$SIMM)
/*70862*/       /*SwitchType*/ 21, MVT::v2i32,// ->70885
/*70864*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*70866*/         OPC_EmitConvertToTarget, 1,
/*70868*/         OPC_EmitInteger, MVT::i32, 14, 
/*70871*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*70874*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VSHLiv2i32), 0,
                      1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 2, 3, 4, 
                  // Src: (NEONvshl:v2i32 DPR:v2i32:$Vm, (imm:i32):$SIMM) - Complexity = 6
                  // Dst: (VSHLiv2i32:v2i32 DPR:v2i32:$Vm, (imm:i32):$SIMM)
/*70885*/       /*SwitchType*/ 21, MVT::v1i64,// ->70908
/*70887*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*70889*/         OPC_EmitConvertToTarget, 1,
/*70891*/         OPC_EmitInteger, MVT::i32, 14, 
/*70894*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*70897*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VSHLiv1i64), 0,
                      1/*#VTs*/, MVT::v1i64, 4/*#Ops*/, 0, 2, 3, 4, 
                  // Src: (NEONvshl:v1i64 DPR:v1i64:$Vm, (imm:i32):$SIMM) - Complexity = 6
                  // Dst: (VSHLiv1i64:v1i64 DPR:v1i64:$Vm, (imm:i32):$SIMM)
/*70908*/       /*SwitchType*/ 21, MVT::v16i8,// ->70931
/*70910*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*70912*/         OPC_EmitConvertToTarget, 1,
/*70914*/         OPC_EmitInteger, MVT::i32, 14, 
/*70917*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*70920*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VSHLiv16i8), 0,
                      1/*#VTs*/, MVT::v16i8, 4/*#Ops*/, 0, 2, 3, 4, 
                  // Src: (NEONvshl:v16i8 QPR:v16i8:$Vm, (imm:i32):$SIMM) - Complexity = 6
                  // Dst: (VSHLiv16i8:v16i8 QPR:v16i8:$Vm, (imm:i32):$SIMM)
/*70931*/       /*SwitchType*/ 21, MVT::v8i16,// ->70954
/*70933*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*70935*/         OPC_EmitConvertToTarget, 1,
/*70937*/         OPC_EmitInteger, MVT::i32, 14, 
/*70940*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*70943*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VSHLiv8i16), 0,
                      1/*#VTs*/, MVT::v8i16, 4/*#Ops*/, 0, 2, 3, 4, 
                  // Src: (NEONvshl:v8i16 QPR:v8i16:$Vm, (imm:i32):$SIMM) - Complexity = 6
                  // Dst: (VSHLiv8i16:v8i16 QPR:v8i16:$Vm, (imm:i32):$SIMM)
/*70954*/       /*SwitchType*/ 21, MVT::v4i32,// ->70977
/*70956*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*70958*/         OPC_EmitConvertToTarget, 1,
/*70960*/         OPC_EmitInteger, MVT::i32, 14, 
/*70963*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*70966*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VSHLiv4i32), 0,
                      1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 2, 3, 4, 
                  // Src: (NEONvshl:v4i32 QPR:v4i32:$Vm, (imm:i32):$SIMM) - Complexity = 6
                  // Dst: (VSHLiv4i32:v4i32 QPR:v4i32:$Vm, (imm:i32):$SIMM)
/*70977*/       /*SwitchType*/ 21, MVT::v2i64,// ->71000
/*70979*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*70981*/         OPC_EmitConvertToTarget, 1,
/*70983*/         OPC_EmitInteger, MVT::i32, 14, 
/*70986*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*70989*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VSHLiv2i64), 0,
                      1/*#VTs*/, MVT::v2i64, 4/*#Ops*/, 0, 2, 3, 4, 
                  // Src: (NEONvshl:v2i64 QPR:v2i64:$Vm, (imm:i32):$SIMM) - Complexity = 6
                  // Dst: (VSHLiv2i64:v2i64 QPR:v2i64:$Vm, (imm:i32):$SIMM)
/*71000*/       0, // EndSwitchType
/*71001*/     0, /*End of Scope*/
/*71002*/   /*SwitchOpcode*/ 38|128,1/*166*/, TARGET_VAL(ARMISD::VMULLs),// ->71172
/*71006*/     OPC_RecordChild0, // #0 = $Vn
/*71007*/     OPC_Scope, 68, /*->71077*/ // 3 children in Scope
/*71009*/       OPC_CheckChild0Type, MVT::v4i16,
/*71011*/       OPC_Scope, 40, /*->71053*/ // 2 children in Scope
/*71013*/         OPC_MoveChild, 1,
/*71015*/         OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*71018*/         OPC_RecordChild0, // #1 = $Vm
/*71019*/         OPC_CheckChild0Type, MVT::v4i16,
/*71021*/         OPC_RecordChild1, // #2 = $lane
/*71022*/         OPC_MoveChild, 1,
/*71024*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*71027*/         OPC_MoveParent,
/*71028*/         OPC_MoveParent,
/*71029*/         OPC_CheckType, MVT::v4i32,
/*71031*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*71033*/         OPC_EmitConvertToTarget, 2,
/*71035*/         OPC_EmitInteger, MVT::i32, 14, 
/*71038*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*71041*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VMULLslsv4i16), 0,
                      1/*#VTs*/, MVT::v4i32, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                  // Src: (NEONvmulls:v4i32 DPR:v4i16:$Vn, (NEONvduplane:v4i16 DPR_8:v4i16:$Vm, (imm:i32):$lane)) - Complexity = 9
                  // Dst: (VMULLslsv4i16:v4i32 DPR:v4i16:$Vn, DPR_8:v4i16:$Vm, (imm:i32):$lane)
/*71053*/       /*Scope*/ 22, /*->71076*/
/*71054*/         OPC_RecordChild1, // #1 = $Vm
/*71055*/         OPC_CheckType, MVT::v4i32,
/*71057*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*71059*/         OPC_EmitInteger, MVT::i32, 14, 
/*71062*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*71065*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VMULLsv4i32), 0,
                      1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (NEONvmulls:v4i32 DPR:v4i16:$Vn, DPR:v4i16:$Vm) - Complexity = 3
                  // Dst: (VMULLsv4i32:v4i32 DPR:v4i16:$Vn, DPR:v4i16:$Vm)
/*71076*/       0, /*End of Scope*/
/*71077*/     /*Scope*/ 68, /*->71146*/
/*71078*/       OPC_CheckChild0Type, MVT::v2i32,
/*71080*/       OPC_Scope, 40, /*->71122*/ // 2 children in Scope
/*71082*/         OPC_MoveChild, 1,
/*71084*/         OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*71087*/         OPC_RecordChild0, // #1 = $Vm
/*71088*/         OPC_CheckChild0Type, MVT::v2i32,
/*71090*/         OPC_RecordChild1, // #2 = $lane
/*71091*/         OPC_MoveChild, 1,
/*71093*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*71096*/         OPC_MoveParent,
/*71097*/         OPC_MoveParent,
/*71098*/         OPC_CheckType, MVT::v2i64,
/*71100*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*71102*/         OPC_EmitConvertToTarget, 2,
/*71104*/         OPC_EmitInteger, MVT::i32, 14, 
/*71107*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*71110*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VMULLslsv2i32), 0,
                      1/*#VTs*/, MVT::v2i64, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                  // Src: (NEONvmulls:v2i64 DPR:v2i32:$Vn, (NEONvduplane:v2i32 DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)) - Complexity = 9
                  // Dst: (VMULLslsv2i32:v2i64 DPR:v2i32:$Vn, DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)
/*71122*/       /*Scope*/ 22, /*->71145*/
/*71123*/         OPC_RecordChild1, // #1 = $Vm
/*71124*/         OPC_CheckType, MVT::v2i64,
/*71126*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*71128*/         OPC_EmitInteger, MVT::i32, 14, 
/*71131*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*71134*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VMULLsv2i64), 0,
                      1/*#VTs*/, MVT::v2i64, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (NEONvmulls:v2i64 DPR:v2i32:$Vn, DPR:v2i32:$Vm) - Complexity = 3
                  // Dst: (VMULLsv2i64:v2i64 DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*71145*/       0, /*End of Scope*/
/*71146*/     /*Scope*/ 24, /*->71171*/
/*71147*/       OPC_CheckChild0Type, MVT::v8i8,
/*71149*/       OPC_RecordChild1, // #1 = $Vm
/*71150*/       OPC_CheckType, MVT::v8i16,
/*71152*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*71154*/       OPC_EmitInteger, MVT::i32, 14, 
/*71157*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*71160*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VMULLsv8i16), 0,
                    1/*#VTs*/, MVT::v8i16, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (NEONvmulls:v8i16 DPR:v8i8:$Vn, DPR:v8i8:$Vm) - Complexity = 3
                // Dst: (VMULLsv8i16:v8i16 DPR:v8i8:$Vn, DPR:v8i8:$Vm)
/*71171*/     0, /*End of Scope*/
/*71172*/   /*SwitchOpcode*/ 38|128,1/*166*/, TARGET_VAL(ARMISD::VMULLu),// ->71342
/*71176*/     OPC_RecordChild0, // #0 = $Vn
/*71177*/     OPC_Scope, 68, /*->71247*/ // 3 children in Scope
/*71179*/       OPC_CheckChild0Type, MVT::v4i16,
/*71181*/       OPC_Scope, 40, /*->71223*/ // 2 children in Scope
/*71183*/         OPC_MoveChild, 1,
/*71185*/         OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*71188*/         OPC_RecordChild0, // #1 = $Vm
/*71189*/         OPC_CheckChild0Type, MVT::v4i16,
/*71191*/         OPC_RecordChild1, // #2 = $lane
/*71192*/         OPC_MoveChild, 1,
/*71194*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*71197*/         OPC_MoveParent,
/*71198*/         OPC_MoveParent,
/*71199*/         OPC_CheckType, MVT::v4i32,
/*71201*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*71203*/         OPC_EmitConvertToTarget, 2,
/*71205*/         OPC_EmitInteger, MVT::i32, 14, 
/*71208*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*71211*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VMULLsluv4i16), 0,
                      1/*#VTs*/, MVT::v4i32, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                  // Src: (NEONvmullu:v4i32 DPR:v4i16:$Vn, (NEONvduplane:v4i16 DPR_8:v4i16:$Vm, (imm:i32):$lane)) - Complexity = 9
                  // Dst: (VMULLsluv4i16:v4i32 DPR:v4i16:$Vn, DPR_8:v4i16:$Vm, (imm:i32):$lane)
/*71223*/       /*Scope*/ 22, /*->71246*/
/*71224*/         OPC_RecordChild1, // #1 = $Vm
/*71225*/         OPC_CheckType, MVT::v4i32,
/*71227*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*71229*/         OPC_EmitInteger, MVT::i32, 14, 
/*71232*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*71235*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VMULLuv4i32), 0,
                      1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (NEONvmullu:v4i32 DPR:v4i16:$Vn, DPR:v4i16:$Vm) - Complexity = 3
                  // Dst: (VMULLuv4i32:v4i32 DPR:v4i16:$Vn, DPR:v4i16:$Vm)
/*71246*/       0, /*End of Scope*/
/*71247*/     /*Scope*/ 68, /*->71316*/
/*71248*/       OPC_CheckChild0Type, MVT::v2i32,
/*71250*/       OPC_Scope, 40, /*->71292*/ // 2 children in Scope
/*71252*/         OPC_MoveChild, 1,
/*71254*/         OPC_CheckOpcode, TARGET_VAL(ARMISD::VDUPLANE),
/*71257*/         OPC_RecordChild0, // #1 = $Vm
/*71258*/         OPC_CheckChild0Type, MVT::v2i32,
/*71260*/         OPC_RecordChild1, // #2 = $lane
/*71261*/         OPC_MoveChild, 1,
/*71263*/         OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*71266*/         OPC_MoveParent,
/*71267*/         OPC_MoveParent,
/*71268*/         OPC_CheckType, MVT::v2i64,
/*71270*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*71272*/         OPC_EmitConvertToTarget, 2,
/*71274*/         OPC_EmitInteger, MVT::i32, 14, 
/*71277*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*71280*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VMULLsluv2i32), 0,
                      1/*#VTs*/, MVT::v2i64, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                  // Src: (NEONvmullu:v2i64 DPR:v2i32:$Vn, (NEONvduplane:v2i32 DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)) - Complexity = 9
                  // Dst: (VMULLsluv2i32:v2i64 DPR:v2i32:$Vn, DPR_VFP2:v2i32:$Vm, (imm:i32):$lane)
/*71292*/       /*Scope*/ 22, /*->71315*/
/*71293*/         OPC_RecordChild1, // #1 = $Vm
/*71294*/         OPC_CheckType, MVT::v2i64,
/*71296*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*71298*/         OPC_EmitInteger, MVT::i32, 14, 
/*71301*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*71304*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VMULLuv2i64), 0,
                      1/*#VTs*/, MVT::v2i64, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (NEONvmullu:v2i64 DPR:v2i32:$Vn, DPR:v2i32:$Vm) - Complexity = 3
                  // Dst: (VMULLuv2i64:v2i64 DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*71315*/       0, /*End of Scope*/
/*71316*/     /*Scope*/ 24, /*->71341*/
/*71317*/       OPC_CheckChild0Type, MVT::v8i8,
/*71319*/       OPC_RecordChild1, // #1 = $Vm
/*71320*/       OPC_CheckType, MVT::v8i16,
/*71322*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*71324*/       OPC_EmitInteger, MVT::i32, 14, 
/*71327*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*71330*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VMULLuv8i16), 0,
                    1/*#VTs*/, MVT::v8i16, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (NEONvmullu:v8i16 DPR:v8i8:$Vn, DPR:v8i8:$Vm) - Complexity = 3
                // Dst: (VMULLuv8i16:v8i16 DPR:v8i8:$Vn, DPR:v8i8:$Vm)
/*71341*/     0, /*End of Scope*/
/*71342*/   /*SwitchOpcode*/ 108, TARGET_VAL(ARMISD::VRSHRN),// ->71453
/*71345*/     OPC_RecordChild0, // #0 = $Vm
/*71346*/     OPC_Scope, 34, /*->71382*/ // 3 children in Scope
/*71348*/       OPC_CheckChild0Type, MVT::v8i16,
/*71350*/       OPC_RecordChild1, // #1 = $SIMM
/*71351*/       OPC_MoveChild, 1,
/*71353*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*71356*/       OPC_CheckPredicate, 119, // Predicate_shr_imm8
/*71358*/       OPC_MoveParent,
/*71359*/       OPC_CheckType, MVT::v8i8,
/*71361*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*71363*/       OPC_EmitConvertToTarget, 1,
/*71365*/       OPC_EmitInteger, MVT::i32, 14, 
/*71368*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*71371*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VRSHRNv8i8), 0,
                    1/*#VTs*/, MVT::v8i8, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (NEONvrshrn:v8i8 QPR:v8i16:$Vm, (imm:i32)<<P:Predicate_shr_imm8>>:$SIMM) - Complexity = 7
                // Dst: (VRSHRNv8i8:v8i8 QPR:v8i16:$Vm, (imm:i32):$SIMM)
/*71382*/     /*Scope*/ 34, /*->71417*/
/*71383*/       OPC_CheckChild0Type, MVT::v4i32,
/*71385*/       OPC_RecordChild1, // #1 = $SIMM
/*71386*/       OPC_MoveChild, 1,
/*71388*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*71391*/       OPC_CheckPredicate, 120, // Predicate_shr_imm16
/*71393*/       OPC_MoveParent,
/*71394*/       OPC_CheckType, MVT::v4i16,
/*71396*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*71398*/       OPC_EmitConvertToTarget, 1,
/*71400*/       OPC_EmitInteger, MVT::i32, 14, 
/*71403*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*71406*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VRSHRNv4i16), 0,
                    1/*#VTs*/, MVT::v4i16, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (NEONvrshrn:v4i16 QPR:v4i32:$Vm, (imm:i32)<<P:Predicate_shr_imm16>>:$SIMM) - Complexity = 7
                // Dst: (VRSHRNv4i16:v4i16 QPR:v4i32:$Vm, (imm:i32):$SIMM)
/*71417*/     /*Scope*/ 34, /*->71452*/
/*71418*/       OPC_CheckChild0Type, MVT::v2i64,
/*71420*/       OPC_RecordChild1, // #1 = $SIMM
/*71421*/       OPC_MoveChild, 1,
/*71423*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*71426*/       OPC_CheckPredicate, 121, // Predicate_shr_imm32
/*71428*/       OPC_MoveParent,
/*71429*/       OPC_CheckType, MVT::v2i32,
/*71431*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*71433*/       OPC_EmitConvertToTarget, 1,
/*71435*/       OPC_EmitInteger, MVT::i32, 14, 
/*71438*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*71441*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VRSHRNv2i32), 0,
                    1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (NEONvrshrn:v2i32 QPR:v2i64:$Vm, (imm:i32)<<P:Predicate_shr_imm32>>:$SIMM) - Complexity = 7
                // Dst: (VRSHRNv2i32:v2i32 QPR:v2i64:$Vm, (imm:i32):$SIMM)
/*71452*/     0, /*End of Scope*/
/*71453*/   /*SwitchOpcode*/ 108, TARGET_VAL(ARMISD::VQSHRNs),// ->71564
/*71456*/     OPC_RecordChild0, // #0 = $Vm
/*71457*/     OPC_Scope, 34, /*->71493*/ // 3 children in Scope
/*71459*/       OPC_CheckChild0Type, MVT::v8i16,
/*71461*/       OPC_RecordChild1, // #1 = $SIMM
/*71462*/       OPC_MoveChild, 1,
/*71464*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*71467*/       OPC_CheckPredicate, 119, // Predicate_shr_imm8
/*71469*/       OPC_MoveParent,
/*71470*/       OPC_CheckType, MVT::v8i8,
/*71472*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*71474*/       OPC_EmitConvertToTarget, 1,
/*71476*/       OPC_EmitInteger, MVT::i32, 14, 
/*71479*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*71482*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VQSHRNsv8i8), 0,
                    1/*#VTs*/, MVT::v8i8, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (NEONvqshrns:v8i8 QPR:v8i16:$Vm, (imm:i32)<<P:Predicate_shr_imm8>>:$SIMM) - Complexity = 7
                // Dst: (VQSHRNsv8i8:v8i8 QPR:v8i16:$Vm, (imm:i32):$SIMM)
/*71493*/     /*Scope*/ 34, /*->71528*/
/*71494*/       OPC_CheckChild0Type, MVT::v4i32,
/*71496*/       OPC_RecordChild1, // #1 = $SIMM
/*71497*/       OPC_MoveChild, 1,
/*71499*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*71502*/       OPC_CheckPredicate, 120, // Predicate_shr_imm16
/*71504*/       OPC_MoveParent,
/*71505*/       OPC_CheckType, MVT::v4i16,
/*71507*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*71509*/       OPC_EmitConvertToTarget, 1,
/*71511*/       OPC_EmitInteger, MVT::i32, 14, 
/*71514*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*71517*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VQSHRNsv4i16), 0,
                    1/*#VTs*/, MVT::v4i16, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (NEONvqshrns:v4i16 QPR:v4i32:$Vm, (imm:i32)<<P:Predicate_shr_imm16>>:$SIMM) - Complexity = 7
                // Dst: (VQSHRNsv4i16:v4i16 QPR:v4i32:$Vm, (imm:i32):$SIMM)
/*71528*/     /*Scope*/ 34, /*->71563*/
/*71529*/       OPC_CheckChild0Type, MVT::v2i64,
/*71531*/       OPC_RecordChild1, // #1 = $SIMM
/*71532*/       OPC_MoveChild, 1,
/*71534*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*71537*/       OPC_CheckPredicate, 121, // Predicate_shr_imm32
/*71539*/       OPC_MoveParent,
/*71540*/       OPC_CheckType, MVT::v2i32,
/*71542*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*71544*/       OPC_EmitConvertToTarget, 1,
/*71546*/       OPC_EmitInteger, MVT::i32, 14, 
/*71549*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*71552*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VQSHRNsv2i32), 0,
                    1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (NEONvqshrns:v2i32 QPR:v2i64:$Vm, (imm:i32)<<P:Predicate_shr_imm32>>:$SIMM) - Complexity = 7
                // Dst: (VQSHRNsv2i32:v2i32 QPR:v2i64:$Vm, (imm:i32):$SIMM)
/*71563*/     0, /*End of Scope*/
/*71564*/   /*SwitchOpcode*/ 108, TARGET_VAL(ARMISD::VQSHRNu),// ->71675
/*71567*/     OPC_RecordChild0, // #0 = $Vm
/*71568*/     OPC_Scope, 34, /*->71604*/ // 3 children in Scope
/*71570*/       OPC_CheckChild0Type, MVT::v8i16,
/*71572*/       OPC_RecordChild1, // #1 = $SIMM
/*71573*/       OPC_MoveChild, 1,
/*71575*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*71578*/       OPC_CheckPredicate, 119, // Predicate_shr_imm8
/*71580*/       OPC_MoveParent,
/*71581*/       OPC_CheckType, MVT::v8i8,
/*71583*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*71585*/       OPC_EmitConvertToTarget, 1,
/*71587*/       OPC_EmitInteger, MVT::i32, 14, 
/*71590*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*71593*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VQSHRNuv8i8), 0,
                    1/*#VTs*/, MVT::v8i8, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (NEONvqshrnu:v8i8 QPR:v8i16:$Vm, (imm:i32)<<P:Predicate_shr_imm8>>:$SIMM) - Complexity = 7
                // Dst: (VQSHRNuv8i8:v8i8 QPR:v8i16:$Vm, (imm:i32):$SIMM)
/*71604*/     /*Scope*/ 34, /*->71639*/
/*71605*/       OPC_CheckChild0Type, MVT::v4i32,
/*71607*/       OPC_RecordChild1, // #1 = $SIMM
/*71608*/       OPC_MoveChild, 1,
/*71610*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*71613*/       OPC_CheckPredicate, 120, // Predicate_shr_imm16
/*71615*/       OPC_MoveParent,
/*71616*/       OPC_CheckType, MVT::v4i16,
/*71618*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*71620*/       OPC_EmitConvertToTarget, 1,
/*71622*/       OPC_EmitInteger, MVT::i32, 14, 
/*71625*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*71628*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VQSHRNuv4i16), 0,
                    1/*#VTs*/, MVT::v4i16, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (NEONvqshrnu:v4i16 QPR:v4i32:$Vm, (imm:i32)<<P:Predicate_shr_imm16>>:$SIMM) - Complexity = 7
                // Dst: (VQSHRNuv4i16:v4i16 QPR:v4i32:$Vm, (imm:i32):$SIMM)
/*71639*/     /*Scope*/ 34, /*->71674*/
/*71640*/       OPC_CheckChild0Type, MVT::v2i64,
/*71642*/       OPC_RecordChild1, // #1 = $SIMM
/*71643*/       OPC_MoveChild, 1,
/*71645*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*71648*/       OPC_CheckPredicate, 121, // Predicate_shr_imm32
/*71650*/       OPC_MoveParent,
/*71651*/       OPC_CheckType, MVT::v2i32,
/*71653*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*71655*/       OPC_EmitConvertToTarget, 1,
/*71657*/       OPC_EmitInteger, MVT::i32, 14, 
/*71660*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*71663*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VQSHRNuv2i32), 0,
                    1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (NEONvqshrnu:v2i32 QPR:v2i64:$Vm, (imm:i32)<<P:Predicate_shr_imm32>>:$SIMM) - Complexity = 7
                // Dst: (VQSHRNuv2i32:v2i32 QPR:v2i64:$Vm, (imm:i32):$SIMM)
/*71674*/     0, /*End of Scope*/
/*71675*/   /*SwitchOpcode*/ 108, TARGET_VAL(ARMISD::VQSHRNsu),// ->71786
/*71678*/     OPC_RecordChild0, // #0 = $Vm
/*71679*/     OPC_Scope, 34, /*->71715*/ // 3 children in Scope
/*71681*/       OPC_CheckChild0Type, MVT::v8i16,
/*71683*/       OPC_RecordChild1, // #1 = $SIMM
/*71684*/       OPC_MoveChild, 1,
/*71686*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*71689*/       OPC_CheckPredicate, 119, // Predicate_shr_imm8
/*71691*/       OPC_MoveParent,
/*71692*/       OPC_CheckType, MVT::v8i8,
/*71694*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*71696*/       OPC_EmitConvertToTarget, 1,
/*71698*/       OPC_EmitInteger, MVT::i32, 14, 
/*71701*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*71704*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VQSHRUNv8i8), 0,
                    1/*#VTs*/, MVT::v8i8, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (NEONvqshrnsu:v8i8 QPR:v8i16:$Vm, (imm:i32)<<P:Predicate_shr_imm8>>:$SIMM) - Complexity = 7
                // Dst: (VQSHRUNv8i8:v8i8 QPR:v8i16:$Vm, (imm:i32):$SIMM)
/*71715*/     /*Scope*/ 34, /*->71750*/
/*71716*/       OPC_CheckChild0Type, MVT::v4i32,
/*71718*/       OPC_RecordChild1, // #1 = $SIMM
/*71719*/       OPC_MoveChild, 1,
/*71721*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*71724*/       OPC_CheckPredicate, 120, // Predicate_shr_imm16
/*71726*/       OPC_MoveParent,
/*71727*/       OPC_CheckType, MVT::v4i16,
/*71729*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*71731*/       OPC_EmitConvertToTarget, 1,
/*71733*/       OPC_EmitInteger, MVT::i32, 14, 
/*71736*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*71739*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VQSHRUNv4i16), 0,
                    1/*#VTs*/, MVT::v4i16, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (NEONvqshrnsu:v4i16 QPR:v4i32:$Vm, (imm:i32)<<P:Predicate_shr_imm16>>:$SIMM) - Complexity = 7
                // Dst: (VQSHRUNv4i16:v4i16 QPR:v4i32:$Vm, (imm:i32):$SIMM)
/*71750*/     /*Scope*/ 34, /*->71785*/
/*71751*/       OPC_CheckChild0Type, MVT::v2i64,
/*71753*/       OPC_RecordChild1, // #1 = $SIMM
/*71754*/       OPC_MoveChild, 1,
/*71756*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*71759*/       OPC_CheckPredicate, 121, // Predicate_shr_imm32
/*71761*/       OPC_MoveParent,
/*71762*/       OPC_CheckType, MVT::v2i32,
/*71764*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*71766*/       OPC_EmitConvertToTarget, 1,
/*71768*/       OPC_EmitInteger, MVT::i32, 14, 
/*71771*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*71774*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VQSHRUNv2i32), 0,
                    1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (NEONvqshrnsu:v2i32 QPR:v2i64:$Vm, (imm:i32)<<P:Predicate_shr_imm32>>:$SIMM) - Complexity = 7
                // Dst: (VQSHRUNv2i32:v2i32 QPR:v2i64:$Vm, (imm:i32):$SIMM)
/*71785*/     0, /*End of Scope*/
/*71786*/   /*SwitchOpcode*/ 108, TARGET_VAL(ARMISD::VQRSHRNs),// ->71897
/*71789*/     OPC_RecordChild0, // #0 = $Vm
/*71790*/     OPC_Scope, 34, /*->71826*/ // 3 children in Scope
/*71792*/       OPC_CheckChild0Type, MVT::v8i16,
/*71794*/       OPC_RecordChild1, // #1 = $SIMM
/*71795*/       OPC_MoveChild, 1,
/*71797*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*71800*/       OPC_CheckPredicate, 119, // Predicate_shr_imm8
/*71802*/       OPC_MoveParent,
/*71803*/       OPC_CheckType, MVT::v8i8,
/*71805*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*71807*/       OPC_EmitConvertToTarget, 1,
/*71809*/       OPC_EmitInteger, MVT::i32, 14, 
/*71812*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*71815*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VQRSHRNsv8i8), 0,
                    1/*#VTs*/, MVT::v8i8, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (NEONvqrshrns:v8i8 QPR:v8i16:$Vm, (imm:i32)<<P:Predicate_shr_imm8>>:$SIMM) - Complexity = 7
                // Dst: (VQRSHRNsv8i8:v8i8 QPR:v8i16:$Vm, (imm:i32):$SIMM)
/*71826*/     /*Scope*/ 34, /*->71861*/
/*71827*/       OPC_CheckChild0Type, MVT::v4i32,
/*71829*/       OPC_RecordChild1, // #1 = $SIMM
/*71830*/       OPC_MoveChild, 1,
/*71832*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*71835*/       OPC_CheckPredicate, 120, // Predicate_shr_imm16
/*71837*/       OPC_MoveParent,
/*71838*/       OPC_CheckType, MVT::v4i16,
/*71840*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*71842*/       OPC_EmitConvertToTarget, 1,
/*71844*/       OPC_EmitInteger, MVT::i32, 14, 
/*71847*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*71850*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VQRSHRNsv4i16), 0,
                    1/*#VTs*/, MVT::v4i16, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (NEONvqrshrns:v4i16 QPR:v4i32:$Vm, (imm:i32)<<P:Predicate_shr_imm16>>:$SIMM) - Complexity = 7
                // Dst: (VQRSHRNsv4i16:v4i16 QPR:v4i32:$Vm, (imm:i32):$SIMM)
/*71861*/     /*Scope*/ 34, /*->71896*/
/*71862*/       OPC_CheckChild0Type, MVT::v2i64,
/*71864*/       OPC_RecordChild1, // #1 = $SIMM
/*71865*/       OPC_MoveChild, 1,
/*71867*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*71870*/       OPC_CheckPredicate, 121, // Predicate_shr_imm32
/*71872*/       OPC_MoveParent,
/*71873*/       OPC_CheckType, MVT::v2i32,
/*71875*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*71877*/       OPC_EmitConvertToTarget, 1,
/*71879*/       OPC_EmitInteger, MVT::i32, 14, 
/*71882*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*71885*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VQRSHRNsv2i32), 0,
                    1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (NEONvqrshrns:v2i32 QPR:v2i64:$Vm, (imm:i32)<<P:Predicate_shr_imm32>>:$SIMM) - Complexity = 7
                // Dst: (VQRSHRNsv2i32:v2i32 QPR:v2i64:$Vm, (imm:i32):$SIMM)
/*71896*/     0, /*End of Scope*/
/*71897*/   /*SwitchOpcode*/ 108, TARGET_VAL(ARMISD::VQRSHRNu),// ->72008
/*71900*/     OPC_RecordChild0, // #0 = $Vm
/*71901*/     OPC_Scope, 34, /*->71937*/ // 3 children in Scope
/*71903*/       OPC_CheckChild0Type, MVT::v8i16,
/*71905*/       OPC_RecordChild1, // #1 = $SIMM
/*71906*/       OPC_MoveChild, 1,
/*71908*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*71911*/       OPC_CheckPredicate, 119, // Predicate_shr_imm8
/*71913*/       OPC_MoveParent,
/*71914*/       OPC_CheckType, MVT::v8i8,
/*71916*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*71918*/       OPC_EmitConvertToTarget, 1,
/*71920*/       OPC_EmitInteger, MVT::i32, 14, 
/*71923*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*71926*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VQRSHRNuv8i8), 0,
                    1/*#VTs*/, MVT::v8i8, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (NEONvqrshrnu:v8i8 QPR:v8i16:$Vm, (imm:i32)<<P:Predicate_shr_imm8>>:$SIMM) - Complexity = 7
                // Dst: (VQRSHRNuv8i8:v8i8 QPR:v8i16:$Vm, (imm:i32):$SIMM)
/*71937*/     /*Scope*/ 34, /*->71972*/
/*71938*/       OPC_CheckChild0Type, MVT::v4i32,
/*71940*/       OPC_RecordChild1, // #1 = $SIMM
/*71941*/       OPC_MoveChild, 1,
/*71943*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*71946*/       OPC_CheckPredicate, 120, // Predicate_shr_imm16
/*71948*/       OPC_MoveParent,
/*71949*/       OPC_CheckType, MVT::v4i16,
/*71951*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*71953*/       OPC_EmitConvertToTarget, 1,
/*71955*/       OPC_EmitInteger, MVT::i32, 14, 
/*71958*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*71961*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VQRSHRNuv4i16), 0,
                    1/*#VTs*/, MVT::v4i16, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (NEONvqrshrnu:v4i16 QPR:v4i32:$Vm, (imm:i32)<<P:Predicate_shr_imm16>>:$SIMM) - Complexity = 7
                // Dst: (VQRSHRNuv4i16:v4i16 QPR:v4i32:$Vm, (imm:i32):$SIMM)
/*71972*/     /*Scope*/ 34, /*->72007*/
/*71973*/       OPC_CheckChild0Type, MVT::v2i64,
/*71975*/       OPC_RecordChild1, // #1 = $SIMM
/*71976*/       OPC_MoveChild, 1,
/*71978*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*71981*/       OPC_CheckPredicate, 121, // Predicate_shr_imm32
/*71983*/       OPC_MoveParent,
/*71984*/       OPC_CheckType, MVT::v2i32,
/*71986*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*71988*/       OPC_EmitConvertToTarget, 1,
/*71990*/       OPC_EmitInteger, MVT::i32, 14, 
/*71993*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*71996*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VQRSHRNuv2i32), 0,
                    1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (NEONvqrshrnu:v2i32 QPR:v2i64:$Vm, (imm:i32)<<P:Predicate_shr_imm32>>:$SIMM) - Complexity = 7
                // Dst: (VQRSHRNuv2i32:v2i32 QPR:v2i64:$Vm, (imm:i32):$SIMM)
/*72007*/     0, /*End of Scope*/
/*72008*/   /*SwitchOpcode*/ 108, TARGET_VAL(ARMISD::VQRSHRNsu),// ->72119
/*72011*/     OPC_RecordChild0, // #0 = $Vm
/*72012*/     OPC_Scope, 34, /*->72048*/ // 3 children in Scope
/*72014*/       OPC_CheckChild0Type, MVT::v8i16,
/*72016*/       OPC_RecordChild1, // #1 = $SIMM
/*72017*/       OPC_MoveChild, 1,
/*72019*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*72022*/       OPC_CheckPredicate, 119, // Predicate_shr_imm8
/*72024*/       OPC_MoveParent,
/*72025*/       OPC_CheckType, MVT::v8i8,
/*72027*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*72029*/       OPC_EmitConvertToTarget, 1,
/*72031*/       OPC_EmitInteger, MVT::i32, 14, 
/*72034*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*72037*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VQRSHRUNv8i8), 0,
                    1/*#VTs*/, MVT::v8i8, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (NEONvqrshrnsu:v8i8 QPR:v8i16:$Vm, (imm:i32)<<P:Predicate_shr_imm8>>:$SIMM) - Complexity = 7
                // Dst: (VQRSHRUNv8i8:v8i8 QPR:v8i16:$Vm, (imm:i32):$SIMM)
/*72048*/     /*Scope*/ 34, /*->72083*/
/*72049*/       OPC_CheckChild0Type, MVT::v4i32,
/*72051*/       OPC_RecordChild1, // #1 = $SIMM
/*72052*/       OPC_MoveChild, 1,
/*72054*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*72057*/       OPC_CheckPredicate, 120, // Predicate_shr_imm16
/*72059*/       OPC_MoveParent,
/*72060*/       OPC_CheckType, MVT::v4i16,
/*72062*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*72064*/       OPC_EmitConvertToTarget, 1,
/*72066*/       OPC_EmitInteger, MVT::i32, 14, 
/*72069*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*72072*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VQRSHRUNv4i16), 0,
                    1/*#VTs*/, MVT::v4i16, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (NEONvqrshrnsu:v4i16 QPR:v4i32:$Vm, (imm:i32)<<P:Predicate_shr_imm16>>:$SIMM) - Complexity = 7
                // Dst: (VQRSHRUNv4i16:v4i16 QPR:v4i32:$Vm, (imm:i32):$SIMM)
/*72083*/     /*Scope*/ 34, /*->72118*/
/*72084*/       OPC_CheckChild0Type, MVT::v2i64,
/*72086*/       OPC_RecordChild1, // #1 = $SIMM
/*72087*/       OPC_MoveChild, 1,
/*72089*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*72092*/       OPC_CheckPredicate, 121, // Predicate_shr_imm32
/*72094*/       OPC_MoveParent,
/*72095*/       OPC_CheckType, MVT::v2i32,
/*72097*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*72099*/       OPC_EmitConvertToTarget, 1,
/*72101*/       OPC_EmitInteger, MVT::i32, 14, 
/*72104*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*72107*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VQRSHRUNv2i32), 0,
                    1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (NEONvqrshrnsu:v2i32 QPR:v2i64:$Vm, (imm:i32)<<P:Predicate_shr_imm32>>:$SIMM) - Complexity = 7
                // Dst: (VQRSHRUNv2i32:v2i32 QPR:v2i64:$Vm, (imm:i32):$SIMM)
/*72118*/     0, /*End of Scope*/
/*72119*/   /*SwitchOpcode*/ 54|128,3/*438*/, TARGET_VAL(ARMISD::VDUPLANE),// ->72561
/*72123*/     OPC_RecordChild0, // #0 = $Vm
/*72124*/     OPC_Scope, 62, /*->72188*/ // 8 children in Scope
/*72126*/       OPC_CheckChild0Type, MVT::v8i8,
/*72128*/       OPC_RecordChild1, // #1 = $lane
/*72129*/       OPC_MoveChild, 1,
/*72131*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*72134*/       OPC_Scope, 26, /*->72162*/ // 2 children in Scope
/*72136*/         OPC_CheckPredicate, 124, // Predicate_VectorIndex32
/*72138*/         OPC_MoveParent,
/*72139*/         OPC_CheckType, MVT::v16i8,
/*72141*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*72143*/         OPC_EmitConvertToTarget, 1,
/*72145*/         OPC_EmitInteger, MVT::i32, 14, 
/*72148*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*72151*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VDUPLN8q), 0,
                      1/*#VTs*/, MVT::v16i8, 4/*#Ops*/, 0, 2, 3, 4, 
                  // Src: (NEONvduplane:v16i8 DPR:v8i8:$Vm, (imm:i32)<<P:Predicate_VectorIndex32>>:$lane) - Complexity = 7
                  // Dst: (VDUPLN8q:v16i8 DPR:v8i8:$Vm, (imm:i32):$lane)
/*72162*/       /*Scope*/ 24, /*->72187*/
/*72163*/         OPC_MoveParent,
/*72164*/         OPC_CheckType, MVT::v8i8,
/*72166*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*72168*/         OPC_EmitConvertToTarget, 1,
/*72170*/         OPC_EmitInteger, MVT::i32, 14, 
/*72173*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*72176*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VDUPLN8d), 0,
                      1/*#VTs*/, MVT::v8i8, 4/*#Ops*/, 0, 2, 3, 4, 
                  // Src: (NEONvduplane:v8i8 DPR:v8i8:$Vm, (imm:i32):$lane) - Complexity = 6
                  // Dst: (VDUPLN8d:v8i8 DPR:v8i8:$Vm, (imm:i32):$lane)
/*72187*/       0, /*End of Scope*/
/*72188*/     /*Scope*/ 62, /*->72251*/
/*72189*/       OPC_CheckChild0Type, MVT::v4i16,
/*72191*/       OPC_RecordChild1, // #1 = $lane
/*72192*/       OPC_MoveChild, 1,
/*72194*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*72197*/       OPC_Scope, 26, /*->72225*/ // 2 children in Scope
/*72199*/         OPC_CheckPredicate, 124, // Predicate_VectorIndex32
/*72201*/         OPC_MoveParent,
/*72202*/         OPC_CheckType, MVT::v8i16,
/*72204*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*72206*/         OPC_EmitConvertToTarget, 1,
/*72208*/         OPC_EmitInteger, MVT::i32, 14, 
/*72211*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*72214*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VDUPLN16q), 0,
                      1/*#VTs*/, MVT::v8i16, 4/*#Ops*/, 0, 2, 3, 4, 
                  // Src: (NEONvduplane:v8i16 DPR:v4i16:$Vm, (imm:i32)<<P:Predicate_VectorIndex32>>:$lane) - Complexity = 7
                  // Dst: (VDUPLN16q:v8i16 DPR:v4i16:$Vm, (imm:i32):$lane)
/*72225*/       /*Scope*/ 24, /*->72250*/
/*72226*/         OPC_MoveParent,
/*72227*/         OPC_CheckType, MVT::v4i16,
/*72229*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*72231*/         OPC_EmitConvertToTarget, 1,
/*72233*/         OPC_EmitInteger, MVT::i32, 14, 
/*72236*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*72239*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VDUPLN16d), 0,
                      1/*#VTs*/, MVT::v4i16, 4/*#Ops*/, 0, 2, 3, 4, 
                  // Src: (NEONvduplane:v4i16 DPR:v4i16:$Vm, (imm:i32):$lane) - Complexity = 6
                  // Dst: (VDUPLN16d:v4i16 DPR:v4i16:$Vm, (imm:i32):$lane)
/*72250*/       0, /*End of Scope*/
/*72251*/     /*Scope*/ 62, /*->72314*/
/*72252*/       OPC_CheckChild0Type, MVT::v2i32,
/*72254*/       OPC_RecordChild1, // #1 = $lane
/*72255*/       OPC_MoveChild, 1,
/*72257*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*72260*/       OPC_Scope, 26, /*->72288*/ // 2 children in Scope
/*72262*/         OPC_CheckPredicate, 124, // Predicate_VectorIndex32
/*72264*/         OPC_MoveParent,
/*72265*/         OPC_CheckType, MVT::v4i32,
/*72267*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*72269*/         OPC_EmitConvertToTarget, 1,
/*72271*/         OPC_EmitInteger, MVT::i32, 14, 
/*72274*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*72277*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VDUPLN32q), 0,
                      1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 2, 3, 4, 
                  // Src: (NEONvduplane:v4i32 DPR:v2i32:$Vm, (imm:i32)<<P:Predicate_VectorIndex32>>:$lane) - Complexity = 7
                  // Dst: (VDUPLN32q:v4i32 DPR:v2i32:$Vm, (imm:i32):$lane)
/*72288*/       /*Scope*/ 24, /*->72313*/
/*72289*/         OPC_MoveParent,
/*72290*/         OPC_CheckType, MVT::v2i32,
/*72292*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*72294*/         OPC_EmitConvertToTarget, 1,
/*72296*/         OPC_EmitInteger, MVT::i32, 14, 
/*72299*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*72302*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VDUPLN32d), 0,
                      1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 2, 3, 4, 
                  // Src: (NEONvduplane:v2i32 DPR:v2i32:$Vm, (imm:i32):$lane) - Complexity = 6
                  // Dst: (VDUPLN32d:v2i32 DPR:v2i32:$Vm, (imm:i32):$lane)
/*72313*/       0, /*End of Scope*/
/*72314*/     /*Scope*/ 47, /*->72362*/
/*72315*/       OPC_CheckChild0Type, MVT::v16i8,
/*72317*/       OPC_RecordChild1, // #1 = $lane
/*72318*/       OPC_MoveChild, 1,
/*72320*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*72323*/       OPC_MoveParent,
/*72324*/       OPC_CheckType, MVT::v16i8,
/*72326*/       OPC_EmitConvertToTarget, 1,
/*72328*/       OPC_EmitNodeXForm, 13, 2, // DSubReg_i8_reg
/*72331*/       OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                    1/*#VTs*/, MVT::v8i8, 2/*#Ops*/, 0, 3,  // Results = #4
/*72340*/       OPC_EmitConvertToTarget, 1,
/*72342*/       OPC_EmitNodeXForm, 14, 5, // SubReg_i8_lane
/*72345*/       OPC_EmitInteger, MVT::i32, 14, 
/*72348*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*72351*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VDUPLN8q), 0,
                    1/*#VTs*/, MVT::v16i8, 4/*#Ops*/, 4, 6, 7, 8, 
                // Src: (NEONvduplane:v16i8 QPR:v16i8:$src, (imm:i32):$lane) - Complexity = 6
                // Dst: (VDUPLN8q:v16i8 (EXTRACT_SUBREG:v8i8 QPR:v16i8:$src, (DSubReg_i8_reg:i32 (imm:i32):$lane)), (SubReg_i8_lane:i32 (imm:i32):$lane))
/*72362*/     /*Scope*/ 47, /*->72410*/
/*72363*/       OPC_CheckChild0Type, MVT::v8i16,
/*72365*/       OPC_RecordChild1, // #1 = $lane
/*72366*/       OPC_MoveChild, 1,
/*72368*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*72371*/       OPC_MoveParent,
/*72372*/       OPC_CheckType, MVT::v8i16,
/*72374*/       OPC_EmitConvertToTarget, 1,
/*72376*/       OPC_EmitNodeXForm, 3, 2, // DSubReg_i16_reg
/*72379*/       OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                    1/*#VTs*/, MVT::v4i16, 2/*#Ops*/, 0, 3,  // Results = #4
/*72388*/       OPC_EmitConvertToTarget, 1,
/*72390*/       OPC_EmitNodeXForm, 4, 5, // SubReg_i16_lane
/*72393*/       OPC_EmitInteger, MVT::i32, 14, 
/*72396*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*72399*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VDUPLN16q), 0,
                    1/*#VTs*/, MVT::v8i16, 4/*#Ops*/, 4, 6, 7, 8, 
                // Src: (NEONvduplane:v8i16 QPR:v8i16:$src, (imm:i32):$lane) - Complexity = 6
                // Dst: (VDUPLN16q:v8i16 (EXTRACT_SUBREG:v4i16 QPR:v8i16:$src, (DSubReg_i16_reg:i32 (imm:i32):$lane)), (SubReg_i16_lane:i32 (imm:i32):$lane))
/*72410*/     /*Scope*/ 47, /*->72458*/
/*72411*/       OPC_CheckChild0Type, MVT::v4i32,
/*72413*/       OPC_RecordChild1, // #1 = $lane
/*72414*/       OPC_MoveChild, 1,
/*72416*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*72419*/       OPC_MoveParent,
/*72420*/       OPC_CheckType, MVT::v4i32,
/*72422*/       OPC_EmitConvertToTarget, 1,
/*72424*/       OPC_EmitNodeXForm, 5, 2, // DSubReg_i32_reg
/*72427*/       OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                    1/*#VTs*/, MVT::v2i32, 2/*#Ops*/, 0, 3,  // Results = #4
/*72436*/       OPC_EmitConvertToTarget, 1,
/*72438*/       OPC_EmitNodeXForm, 6, 5, // SubReg_i32_lane
/*72441*/       OPC_EmitInteger, MVT::i32, 14, 
/*72444*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*72447*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VDUPLN32q), 0,
                    1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 4, 6, 7, 8, 
                // Src: (NEONvduplane:v4i32 QPR:v4i32:$src, (imm:i32):$lane) - Complexity = 6
                // Dst: (VDUPLN32q:v4i32 (EXTRACT_SUBREG:v2i32 QPR:v4i32:$src, (DSubReg_i32_reg:i32 (imm:i32):$lane)), (SubReg_i32_lane:i32 (imm:i32):$lane))
/*72458*/     /*Scope*/ 53, /*->72512*/
/*72459*/       OPC_CheckChild0Type, MVT::v2f32,
/*72461*/       OPC_RecordChild1, // #1 = $lane
/*72462*/       OPC_MoveChild, 1,
/*72464*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*72467*/       OPC_MoveParent,
/*72468*/       OPC_SwitchType /*2 cases */, 19, MVT::v2f32,// ->72490
/*72471*/         OPC_EmitConvertToTarget, 1,
/*72473*/         OPC_EmitInteger, MVT::i32, 14, 
/*72476*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*72479*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VDUPLN32d), 0,
                      1/*#VTs*/, MVT::v2f32, 4/*#Ops*/, 0, 2, 3, 4, 
                  // Src: (NEONvduplane:v2f32 DPR:v2f32:$Vm, (imm:i32):$lane) - Complexity = 6
                  // Dst: (VDUPLN32d:v2f32 DPR:v2f32:$Vm, (imm:i32):$lane)
/*72490*/       /*SwitchType*/ 19, MVT::v4f32,// ->72511
/*72492*/         OPC_EmitConvertToTarget, 1,
/*72494*/         OPC_EmitInteger, MVT::i32, 14, 
/*72497*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*72500*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VDUPLN32q), 0,
                      1/*#VTs*/, MVT::v4f32, 4/*#Ops*/, 0, 2, 3, 4, 
                  // Src: (NEONvduplane:v4f32 DPR:v2f32:$Vm, (imm:i32):$lane) - Complexity = 6
                  // Dst: (VDUPLN32q:v4f32 DPR:v2f32:$Vm, (imm:i32):$lane)
/*72511*/       0, // EndSwitchType
/*72512*/     /*Scope*/ 47, /*->72560*/
/*72513*/       OPC_CheckChild0Type, MVT::v4f32,
/*72515*/       OPC_RecordChild1, // #1 = $lane
/*72516*/       OPC_MoveChild, 1,
/*72518*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*72521*/       OPC_MoveParent,
/*72522*/       OPC_CheckType, MVT::v4f32,
/*72524*/       OPC_EmitConvertToTarget, 1,
/*72526*/       OPC_EmitNodeXForm, 5, 2, // DSubReg_i32_reg
/*72529*/       OPC_EmitNode, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                    1/*#VTs*/, MVT::v2f32, 2/*#Ops*/, 0, 3,  // Results = #4
/*72538*/       OPC_EmitConvertToTarget, 1,
/*72540*/       OPC_EmitNodeXForm, 6, 5, // SubReg_i32_lane
/*72543*/       OPC_EmitInteger, MVT::i32, 14, 
/*72546*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*72549*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VDUPLN32q), 0,
                    1/*#VTs*/, MVT::v4f32, 4/*#Ops*/, 4, 6, 7, 8, 
                // Src: (NEONvduplane:v4f32 QPR:v4f32:$src, (imm:i32):$lane) - Complexity = 6
                // Dst: (VDUPLN32q:v4f32 (EXTRACT_SUBREG:v2f32 QPR:v4f32:$src, (DSubReg_i32_reg:i32 (imm:i32):$lane)), (SubReg_i32_lane:i32 (imm:i32):$lane))
/*72560*/     0, /*End of Scope*/
/*72561*/   /*SwitchOpcode*/ 94, TARGET_VAL(ARMISD::VORRIMM),// ->72658
/*72564*/     OPC_RecordChild0, // #0 = $src
/*72565*/     OPC_RecordChild1, // #1 = $SIMM
/*72566*/     OPC_MoveChild, 1,
/*72568*/     OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*72571*/     OPC_MoveParent,
/*72572*/     OPC_SwitchType /*4 cases */, 19, MVT::v4i16,// ->72594
/*72575*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*72577*/       OPC_EmitInteger, MVT::i32, 14, 
/*72580*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*72583*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VORRiv4i16), 0,
                    1/*#VTs*/, MVT::v4i16, 4/*#Ops*/, 1, 0, 2, 3, 
                // Src: (NEONvorrImm:v4i16 DPR:v4i16:$src, (timm:i32):$SIMM) - Complexity = 6
                // Dst: (VORRiv4i16:v4i16 (timm:i32):$SIMM, DPR:v4i16:$src)
/*72594*/     /*SwitchType*/ 19, MVT::v2i32,// ->72615
/*72596*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*72598*/       OPC_EmitInteger, MVT::i32, 14, 
/*72601*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*72604*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VORRiv2i32), 0,
                    1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 1, 0, 2, 3, 
                // Src: (NEONvorrImm:v2i32 DPR:v2i32:$src, (timm:i32):$SIMM) - Complexity = 6
                // Dst: (VORRiv2i32:v2i32 (timm:i32):$SIMM, DPR:v2i32:$src)
/*72615*/     /*SwitchType*/ 19, MVT::v8i16,// ->72636
/*72617*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*72619*/       OPC_EmitInteger, MVT::i32, 14, 
/*72622*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*72625*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VORRiv8i16), 0,
                    1/*#VTs*/, MVT::v8i16, 4/*#Ops*/, 1, 0, 2, 3, 
                // Src: (NEONvorrImm:v8i16 QPR:v8i16:$src, (timm:i32):$SIMM) - Complexity = 6
                // Dst: (VORRiv8i16:v8i16 (timm:i32):$SIMM, QPR:v8i16:$src)
/*72636*/     /*SwitchType*/ 19, MVT::v4i32,// ->72657
/*72638*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*72640*/       OPC_EmitInteger, MVT::i32, 14, 
/*72643*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*72646*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VORRiv4i32), 0,
                    1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 1, 0, 2, 3, 
                // Src: (NEONvorrImm:v4i32 QPR:v4i32:$src, (timm:i32):$SIMM) - Complexity = 6
                // Dst: (VORRiv4i32:v4i32 (timm:i32):$SIMM, QPR:v4i32:$src)
/*72657*/     0, // EndSwitchType
/*72658*/   /*SwitchOpcode*/ 94, TARGET_VAL(ARMISD::VBICIMM),// ->72755
/*72661*/     OPC_RecordChild0, // #0 = $src
/*72662*/     OPC_RecordChild1, // #1 = $SIMM
/*72663*/     OPC_MoveChild, 1,
/*72665*/     OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*72668*/     OPC_MoveParent,
/*72669*/     OPC_SwitchType /*4 cases */, 19, MVT::v4i16,// ->72691
/*72672*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*72674*/       OPC_EmitInteger, MVT::i32, 14, 
/*72677*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*72680*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VBICiv4i16), 0,
                    1/*#VTs*/, MVT::v4i16, 4/*#Ops*/, 1, 0, 2, 3, 
                // Src: (NEONvbicImm:v4i16 DPR:v4i16:$src, (timm:i32):$SIMM) - Complexity = 6
                // Dst: (VBICiv4i16:v4i16 (timm:i32):$SIMM, DPR:v4i16:$src)
/*72691*/     /*SwitchType*/ 19, MVT::v2i32,// ->72712
/*72693*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*72695*/       OPC_EmitInteger, MVT::i32, 14, 
/*72698*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*72701*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VBICiv2i32), 0,
                    1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 1, 0, 2, 3, 
                // Src: (NEONvbicImm:v2i32 DPR:v2i32:$src, (timm:i32):$SIMM) - Complexity = 6
                // Dst: (VBICiv2i32:v2i32 (timm:i32):$SIMM, DPR:v2i32:$src)
/*72712*/     /*SwitchType*/ 19, MVT::v8i16,// ->72733
/*72714*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*72716*/       OPC_EmitInteger, MVT::i32, 14, 
/*72719*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*72722*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VBICiv8i16), 0,
                    1/*#VTs*/, MVT::v8i16, 4/*#Ops*/, 1, 0, 2, 3, 
                // Src: (NEONvbicImm:v8i16 QPR:v8i16:$src, (timm:i32):$SIMM) - Complexity = 6
                // Dst: (VBICiv8i16:v8i16 (timm:i32):$SIMM, QPR:v8i16:$src)
/*72733*/     /*SwitchType*/ 19, MVT::v4i32,// ->72754
/*72735*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*72737*/       OPC_EmitInteger, MVT::i32, 14, 
/*72740*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*72743*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VBICiv4i32), 0,
                    1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 1, 0, 2, 3, 
                // Src: (NEONvbicImm:v4i32 QPR:v4i32:$src, (timm:i32):$SIMM) - Complexity = 6
                // Dst: (VBICiv4i32:v4i32 (timm:i32):$SIMM, QPR:v4i32:$src)
/*72754*/     0, // EndSwitchType
/*72755*/   /*SwitchOpcode*/ 89, TARGET_VAL(ARMISD::VMVNIMM),// ->72847
/*72758*/     OPC_RecordChild0, // #0 = $SIMM
/*72759*/     OPC_MoveChild, 0,
/*72761*/     OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*72764*/     OPC_MoveParent,
/*72765*/     OPC_SwitchType /*4 cases */, 18, MVT::v4i16,// ->72786
/*72768*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*72770*/       OPC_EmitInteger, MVT::i32, 14, 
/*72773*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*72776*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VMVNv4i16), 0,
                    1/*#VTs*/, MVT::v4i16, 3/*#Ops*/, 0, 1, 2, 
                // Src: (NEONvmvnImm:v4i16 (timm:i32):$SIMM) - Complexity = 6
                // Dst: (VMVNv4i16:v4i16 (timm:i32):$SIMM)
/*72786*/     /*SwitchType*/ 18, MVT::v8i16,// ->72806
/*72788*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*72790*/       OPC_EmitInteger, MVT::i32, 14, 
/*72793*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*72796*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VMVNv8i16), 0,
                    1/*#VTs*/, MVT::v8i16, 3/*#Ops*/, 0, 1, 2, 
                // Src: (NEONvmvnImm:v8i16 (timm:i32):$SIMM) - Complexity = 6
                // Dst: (VMVNv8i16:v8i16 (timm:i32):$SIMM)
/*72806*/     /*SwitchType*/ 18, MVT::v2i32,// ->72826
/*72808*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*72810*/       OPC_EmitInteger, MVT::i32, 14, 
/*72813*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*72816*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VMVNv2i32), 0,
                    1/*#VTs*/, MVT::v2i32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (NEONvmvnImm:v2i32 (timm:i32):$SIMM) - Complexity = 6
                // Dst: (VMVNv2i32:v2i32 (timm:i32):$SIMM)
/*72826*/     /*SwitchType*/ 18, MVT::v4i32,// ->72846
/*72828*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*72830*/       OPC_EmitInteger, MVT::i32, 14, 
/*72833*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*72836*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VMVNv4i32), 0,
                    1/*#VTs*/, MVT::v4i32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (NEONvmvnImm:v4i32 (timm:i32):$SIMM) - Complexity = 6
                // Dst: (VMVNv4i32:v4i32 (timm:i32):$SIMM)
/*72846*/     0, // EndSwitchType
/*72847*/   /*SwitchOpcode*/ 66|128,1/*194*/, TARGET_VAL(ARMISD::VSHRs),// ->73045
/*72851*/     OPC_RecordChild0, // #0 = $Vm
/*72852*/     OPC_RecordChild1, // #1 = $SIMM
/*72853*/     OPC_MoveChild, 1,
/*72855*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*72858*/     OPC_MoveParent,
/*72859*/     OPC_SwitchType /*8 cases */, 21, MVT::v8i8,// ->72883
/*72862*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*72864*/       OPC_EmitConvertToTarget, 1,
/*72866*/       OPC_EmitInteger, MVT::i32, 14, 
/*72869*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*72872*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VSHRsv8i8), 0,
                    1/*#VTs*/, MVT::v8i8, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (NEONvshrs:v8i8 DPR:v8i8:$Vm, (imm:i32):$SIMM) - Complexity = 6
                // Dst: (VSHRsv8i8:v8i8 DPR:v8i8:$Vm, (imm:i32):$SIMM)
/*72883*/     /*SwitchType*/ 21, MVT::v4i16,// ->72906
/*72885*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*72887*/       OPC_EmitConvertToTarget, 1,
/*72889*/       OPC_EmitInteger, MVT::i32, 14, 
/*72892*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*72895*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VSHRsv4i16), 0,
                    1/*#VTs*/, MVT::v4i16, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (NEONvshrs:v4i16 DPR:v4i16:$Vm, (imm:i32):$SIMM) - Complexity = 6
                // Dst: (VSHRsv4i16:v4i16 DPR:v4i16:$Vm, (imm:i32):$SIMM)
/*72906*/     /*SwitchType*/ 21, MVT::v2i32,// ->72929
/*72908*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*72910*/       OPC_EmitConvertToTarget, 1,
/*72912*/       OPC_EmitInteger, MVT::i32, 14, 
/*72915*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*72918*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VSHRsv2i32), 0,
                    1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (NEONvshrs:v2i32 DPR:v2i32:$Vm, (imm:i32):$SIMM) - Complexity = 6
                // Dst: (VSHRsv2i32:v2i32 DPR:v2i32:$Vm, (imm:i32):$SIMM)
/*72929*/     /*SwitchType*/ 21, MVT::v1i64,// ->72952
/*72931*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*72933*/       OPC_EmitConvertToTarget, 1,
/*72935*/       OPC_EmitInteger, MVT::i32, 14, 
/*72938*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*72941*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VSHRsv1i64), 0,
                    1/*#VTs*/, MVT::v1i64, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (NEONvshrs:v1i64 DPR:v1i64:$Vm, (imm:i32):$SIMM) - Complexity = 6
                // Dst: (VSHRsv1i64:v1i64 DPR:v1i64:$Vm, (imm:i32):$SIMM)
/*72952*/     /*SwitchType*/ 21, MVT::v16i8,// ->72975
/*72954*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*72956*/       OPC_EmitConvertToTarget, 1,
/*72958*/       OPC_EmitInteger, MVT::i32, 14, 
/*72961*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*72964*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VSHRsv16i8), 0,
                    1/*#VTs*/, MVT::v16i8, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (NEONvshrs:v16i8 QPR:v16i8:$Vm, (imm:i32):$SIMM) - Complexity = 6
                // Dst: (VSHRsv16i8:v16i8 QPR:v16i8:$Vm, (imm:i32):$SIMM)
/*72975*/     /*SwitchType*/ 21, MVT::v8i16,// ->72998
/*72977*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*72979*/       OPC_EmitConvertToTarget, 1,
/*72981*/       OPC_EmitInteger, MVT::i32, 14, 
/*72984*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*72987*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VSHRsv8i16), 0,
                    1/*#VTs*/, MVT::v8i16, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (NEONvshrs:v8i16 QPR:v8i16:$Vm, (imm:i32):$SIMM) - Complexity = 6
                // Dst: (VSHRsv8i16:v8i16 QPR:v8i16:$Vm, (imm:i32):$SIMM)
/*72998*/     /*SwitchType*/ 21, MVT::v4i32,// ->73021
/*73000*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*73002*/       OPC_EmitConvertToTarget, 1,
/*73004*/       OPC_EmitInteger, MVT::i32, 14, 
/*73007*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*73010*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VSHRsv4i32), 0,
                    1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (NEONvshrs:v4i32 QPR:v4i32:$Vm, (imm:i32):$SIMM) - Complexity = 6
                // Dst: (VSHRsv4i32:v4i32 QPR:v4i32:$Vm, (imm:i32):$SIMM)
/*73021*/     /*SwitchType*/ 21, MVT::v2i64,// ->73044
/*73023*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*73025*/       OPC_EmitConvertToTarget, 1,
/*73027*/       OPC_EmitInteger, MVT::i32, 14, 
/*73030*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*73033*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VSHRsv2i64), 0,
                    1/*#VTs*/, MVT::v2i64, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (NEONvshrs:v2i64 QPR:v2i64:$Vm, (imm:i32):$SIMM) - Complexity = 6
                // Dst: (VSHRsv2i64:v2i64 QPR:v2i64:$Vm, (imm:i32):$SIMM)
/*73044*/     0, // EndSwitchType
/*73045*/   /*SwitchOpcode*/ 66|128,1/*194*/, TARGET_VAL(ARMISD::VSHRu),// ->73243
/*73049*/     OPC_RecordChild0, // #0 = $Vm
/*73050*/     OPC_RecordChild1, // #1 = $SIMM
/*73051*/     OPC_MoveChild, 1,
/*73053*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*73056*/     OPC_MoveParent,
/*73057*/     OPC_SwitchType /*8 cases */, 21, MVT::v8i8,// ->73081
/*73060*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*73062*/       OPC_EmitConvertToTarget, 1,
/*73064*/       OPC_EmitInteger, MVT::i32, 14, 
/*73067*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*73070*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VSHRuv8i8), 0,
                    1/*#VTs*/, MVT::v8i8, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (NEONvshru:v8i8 DPR:v8i8:$Vm, (imm:i32):$SIMM) - Complexity = 6
                // Dst: (VSHRuv8i8:v8i8 DPR:v8i8:$Vm, (imm:i32):$SIMM)
/*73081*/     /*SwitchType*/ 21, MVT::v4i16,// ->73104
/*73083*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*73085*/       OPC_EmitConvertToTarget, 1,
/*73087*/       OPC_EmitInteger, MVT::i32, 14, 
/*73090*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*73093*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VSHRuv4i16), 0,
                    1/*#VTs*/, MVT::v4i16, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (NEONvshru:v4i16 DPR:v4i16:$Vm, (imm:i32):$SIMM) - Complexity = 6
                // Dst: (VSHRuv4i16:v4i16 DPR:v4i16:$Vm, (imm:i32):$SIMM)
/*73104*/     /*SwitchType*/ 21, MVT::v2i32,// ->73127
/*73106*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*73108*/       OPC_EmitConvertToTarget, 1,
/*73110*/       OPC_EmitInteger, MVT::i32, 14, 
/*73113*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*73116*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VSHRuv2i32), 0,
                    1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (NEONvshru:v2i32 DPR:v2i32:$Vm, (imm:i32):$SIMM) - Complexity = 6
                // Dst: (VSHRuv2i32:v2i32 DPR:v2i32:$Vm, (imm:i32):$SIMM)
/*73127*/     /*SwitchType*/ 21, MVT::v1i64,// ->73150
/*73129*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*73131*/       OPC_EmitConvertToTarget, 1,
/*73133*/       OPC_EmitInteger, MVT::i32, 14, 
/*73136*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*73139*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VSHRuv1i64), 0,
                    1/*#VTs*/, MVT::v1i64, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (NEONvshru:v1i64 DPR:v1i64:$Vm, (imm:i32):$SIMM) - Complexity = 6
                // Dst: (VSHRuv1i64:v1i64 DPR:v1i64:$Vm, (imm:i32):$SIMM)
/*73150*/     /*SwitchType*/ 21, MVT::v16i8,// ->73173
/*73152*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*73154*/       OPC_EmitConvertToTarget, 1,
/*73156*/       OPC_EmitInteger, MVT::i32, 14, 
/*73159*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*73162*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VSHRuv16i8), 0,
                    1/*#VTs*/, MVT::v16i8, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (NEONvshru:v16i8 QPR:v16i8:$Vm, (imm:i32):$SIMM) - Complexity = 6
                // Dst: (VSHRuv16i8:v16i8 QPR:v16i8:$Vm, (imm:i32):$SIMM)
/*73173*/     /*SwitchType*/ 21, MVT::v8i16,// ->73196
/*73175*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*73177*/       OPC_EmitConvertToTarget, 1,
/*73179*/       OPC_EmitInteger, MVT::i32, 14, 
/*73182*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*73185*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VSHRuv8i16), 0,
                    1/*#VTs*/, MVT::v8i16, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (NEONvshru:v8i16 QPR:v8i16:$Vm, (imm:i32):$SIMM) - Complexity = 6
                // Dst: (VSHRuv8i16:v8i16 QPR:v8i16:$Vm, (imm:i32):$SIMM)
/*73196*/     /*SwitchType*/ 21, MVT::v4i32,// ->73219
/*73198*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*73200*/       OPC_EmitConvertToTarget, 1,
/*73202*/       OPC_EmitInteger, MVT::i32, 14, 
/*73205*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*73208*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VSHRuv4i32), 0,
                    1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (NEONvshru:v4i32 QPR:v4i32:$Vm, (imm:i32):$SIMM) - Complexity = 6
                // Dst: (VSHRuv4i32:v4i32 QPR:v4i32:$Vm, (imm:i32):$SIMM)
/*73219*/     /*SwitchType*/ 21, MVT::v2i64,// ->73242
/*73221*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*73223*/       OPC_EmitConvertToTarget, 1,
/*73225*/       OPC_EmitInteger, MVT::i32, 14, 
/*73228*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*73231*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VSHRuv2i64), 0,
                    1/*#VTs*/, MVT::v2i64, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (NEONvshru:v2i64 QPR:v2i64:$Vm, (imm:i32):$SIMM) - Complexity = 6
                // Dst: (VSHRuv2i64:v2i64 QPR:v2i64:$Vm, (imm:i32):$SIMM)
/*73242*/     0, // EndSwitchType
/*73243*/   /*SwitchOpcode*/ 66|128,1/*194*/, TARGET_VAL(ARMISD::VRSHRs),// ->73441
/*73247*/     OPC_RecordChild0, // #0 = $Vm
/*73248*/     OPC_RecordChild1, // #1 = $SIMM
/*73249*/     OPC_MoveChild, 1,
/*73251*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*73254*/     OPC_MoveParent,
/*73255*/     OPC_SwitchType /*8 cases */, 21, MVT::v8i8,// ->73279
/*73258*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*73260*/       OPC_EmitConvertToTarget, 1,
/*73262*/       OPC_EmitInteger, MVT::i32, 14, 
/*73265*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*73268*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VRSHRsv8i8), 0,
                    1/*#VTs*/, MVT::v8i8, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (NEONvrshrs:v8i8 DPR:v8i8:$Vm, (imm:i32):$SIMM) - Complexity = 6
                // Dst: (VRSHRsv8i8:v8i8 DPR:v8i8:$Vm, (imm:i32):$SIMM)
/*73279*/     /*SwitchType*/ 21, MVT::v4i16,// ->73302
/*73281*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*73283*/       OPC_EmitConvertToTarget, 1,
/*73285*/       OPC_EmitInteger, MVT::i32, 14, 
/*73288*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*73291*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VRSHRsv4i16), 0,
                    1/*#VTs*/, MVT::v4i16, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (NEONvrshrs:v4i16 DPR:v4i16:$Vm, (imm:i32):$SIMM) - Complexity = 6
                // Dst: (VRSHRsv4i16:v4i16 DPR:v4i16:$Vm, (imm:i32):$SIMM)
/*73302*/     /*SwitchType*/ 21, MVT::v2i32,// ->73325
/*73304*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*73306*/       OPC_EmitConvertToTarget, 1,
/*73308*/       OPC_EmitInteger, MVT::i32, 14, 
/*73311*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*73314*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VRSHRsv2i32), 0,
                    1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (NEONvrshrs:v2i32 DPR:v2i32:$Vm, (imm:i32):$SIMM) - Complexity = 6
                // Dst: (VRSHRsv2i32:v2i32 DPR:v2i32:$Vm, (imm:i32):$SIMM)
/*73325*/     /*SwitchType*/ 21, MVT::v1i64,// ->73348
/*73327*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*73329*/       OPC_EmitConvertToTarget, 1,
/*73331*/       OPC_EmitInteger, MVT::i32, 14, 
/*73334*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*73337*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VRSHRsv1i64), 0,
                    1/*#VTs*/, MVT::v1i64, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (NEONvrshrs:v1i64 DPR:v1i64:$Vm, (imm:i32):$SIMM) - Complexity = 6
                // Dst: (VRSHRsv1i64:v1i64 DPR:v1i64:$Vm, (imm:i32):$SIMM)
/*73348*/     /*SwitchType*/ 21, MVT::v16i8,// ->73371
/*73350*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*73352*/       OPC_EmitConvertToTarget, 1,
/*73354*/       OPC_EmitInteger, MVT::i32, 14, 
/*73357*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*73360*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VRSHRsv16i8), 0,
                    1/*#VTs*/, MVT::v16i8, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (NEONvrshrs:v16i8 QPR:v16i8:$Vm, (imm:i32):$SIMM) - Complexity = 6
                // Dst: (VRSHRsv16i8:v16i8 QPR:v16i8:$Vm, (imm:i32):$SIMM)
/*73371*/     /*SwitchType*/ 21, MVT::v8i16,// ->73394
/*73373*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*73375*/       OPC_EmitConvertToTarget, 1,
/*73377*/       OPC_EmitInteger, MVT::i32, 14, 
/*73380*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*73383*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VRSHRsv8i16), 0,
                    1/*#VTs*/, MVT::v8i16, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (NEONvrshrs:v8i16 QPR:v8i16:$Vm, (imm:i32):$SIMM) - Complexity = 6
                // Dst: (VRSHRsv8i16:v8i16 QPR:v8i16:$Vm, (imm:i32):$SIMM)
/*73394*/     /*SwitchType*/ 21, MVT::v4i32,// ->73417
/*73396*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*73398*/       OPC_EmitConvertToTarget, 1,
/*73400*/       OPC_EmitInteger, MVT::i32, 14, 
/*73403*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*73406*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VRSHRsv4i32), 0,
                    1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (NEONvrshrs:v4i32 QPR:v4i32:$Vm, (imm:i32):$SIMM) - Complexity = 6
                // Dst: (VRSHRsv4i32:v4i32 QPR:v4i32:$Vm, (imm:i32):$SIMM)
/*73417*/     /*SwitchType*/ 21, MVT::v2i64,// ->73440
/*73419*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*73421*/       OPC_EmitConvertToTarget, 1,
/*73423*/       OPC_EmitInteger, MVT::i32, 14, 
/*73426*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*73429*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VRSHRsv2i64), 0,
                    1/*#VTs*/, MVT::v2i64, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (NEONvrshrs:v2i64 QPR:v2i64:$Vm, (imm:i32):$SIMM) - Complexity = 6
                // Dst: (VRSHRsv2i64:v2i64 QPR:v2i64:$Vm, (imm:i32):$SIMM)
/*73440*/     0, // EndSwitchType
/*73441*/   /*SwitchOpcode*/ 66|128,1/*194*/, TARGET_VAL(ARMISD::VRSHRu),// ->73639
/*73445*/     OPC_RecordChild0, // #0 = $Vm
/*73446*/     OPC_RecordChild1, // #1 = $SIMM
/*73447*/     OPC_MoveChild, 1,
/*73449*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*73452*/     OPC_MoveParent,
/*73453*/     OPC_SwitchType /*8 cases */, 21, MVT::v8i8,// ->73477
/*73456*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*73458*/       OPC_EmitConvertToTarget, 1,
/*73460*/       OPC_EmitInteger, MVT::i32, 14, 
/*73463*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*73466*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VRSHRuv8i8), 0,
                    1/*#VTs*/, MVT::v8i8, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (NEONvrshru:v8i8 DPR:v8i8:$Vm, (imm:i32):$SIMM) - Complexity = 6
                // Dst: (VRSHRuv8i8:v8i8 DPR:v8i8:$Vm, (imm:i32):$SIMM)
/*73477*/     /*SwitchType*/ 21, MVT::v4i16,// ->73500
/*73479*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*73481*/       OPC_EmitConvertToTarget, 1,
/*73483*/       OPC_EmitInteger, MVT::i32, 14, 
/*73486*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*73489*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VRSHRuv4i16), 0,
                    1/*#VTs*/, MVT::v4i16, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (NEONvrshru:v4i16 DPR:v4i16:$Vm, (imm:i32):$SIMM) - Complexity = 6
                // Dst: (VRSHRuv4i16:v4i16 DPR:v4i16:$Vm, (imm:i32):$SIMM)
/*73500*/     /*SwitchType*/ 21, MVT::v2i32,// ->73523
/*73502*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*73504*/       OPC_EmitConvertToTarget, 1,
/*73506*/       OPC_EmitInteger, MVT::i32, 14, 
/*73509*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*73512*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VRSHRuv2i32), 0,
                    1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (NEONvrshru:v2i32 DPR:v2i32:$Vm, (imm:i32):$SIMM) - Complexity = 6
                // Dst: (VRSHRuv2i32:v2i32 DPR:v2i32:$Vm, (imm:i32):$SIMM)
/*73523*/     /*SwitchType*/ 21, MVT::v1i64,// ->73546
/*73525*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*73527*/       OPC_EmitConvertToTarget, 1,
/*73529*/       OPC_EmitInteger, MVT::i32, 14, 
/*73532*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*73535*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VRSHRuv1i64), 0,
                    1/*#VTs*/, MVT::v1i64, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (NEONvrshru:v1i64 DPR:v1i64:$Vm, (imm:i32):$SIMM) - Complexity = 6
                // Dst: (VRSHRuv1i64:v1i64 DPR:v1i64:$Vm, (imm:i32):$SIMM)
/*73546*/     /*SwitchType*/ 21, MVT::v16i8,// ->73569
/*73548*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*73550*/       OPC_EmitConvertToTarget, 1,
/*73552*/       OPC_EmitInteger, MVT::i32, 14, 
/*73555*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*73558*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VRSHRuv16i8), 0,
                    1/*#VTs*/, MVT::v16i8, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (NEONvrshru:v16i8 QPR:v16i8:$Vm, (imm:i32):$SIMM) - Complexity = 6
                // Dst: (VRSHRuv16i8:v16i8 QPR:v16i8:$Vm, (imm:i32):$SIMM)
/*73569*/     /*SwitchType*/ 21, MVT::v8i16,// ->73592
/*73571*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*73573*/       OPC_EmitConvertToTarget, 1,
/*73575*/       OPC_EmitInteger, MVT::i32, 14, 
/*73578*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*73581*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VRSHRuv8i16), 0,
                    1/*#VTs*/, MVT::v8i16, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (NEONvrshru:v8i16 QPR:v8i16:$Vm, (imm:i32):$SIMM) - Complexity = 6
                // Dst: (VRSHRuv8i16:v8i16 QPR:v8i16:$Vm, (imm:i32):$SIMM)
/*73592*/     /*SwitchType*/ 21, MVT::v4i32,// ->73615
/*73594*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*73596*/       OPC_EmitConvertToTarget, 1,
/*73598*/       OPC_EmitInteger, MVT::i32, 14, 
/*73601*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*73604*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VRSHRuv4i32), 0,
                    1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (NEONvrshru:v4i32 QPR:v4i32:$Vm, (imm:i32):$SIMM) - Complexity = 6
                // Dst: (VRSHRuv4i32:v4i32 QPR:v4i32:$Vm, (imm:i32):$SIMM)
/*73615*/     /*SwitchType*/ 21, MVT::v2i64,// ->73638
/*73617*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*73619*/       OPC_EmitConvertToTarget, 1,
/*73621*/       OPC_EmitInteger, MVT::i32, 14, 
/*73624*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*73627*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VRSHRuv2i64), 0,
                    1/*#VTs*/, MVT::v2i64, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (NEONvrshru:v2i64 QPR:v2i64:$Vm, (imm:i32):$SIMM) - Complexity = 6
                // Dst: (VRSHRuv2i64:v2i64 QPR:v2i64:$Vm, (imm:i32):$SIMM)
/*73638*/     0, // EndSwitchType
/*73639*/   /*SwitchOpcode*/ 66|128,1/*194*/, TARGET_VAL(ARMISD::VQSHLs),// ->73837
/*73643*/     OPC_RecordChild0, // #0 = $Vm
/*73644*/     OPC_RecordChild1, // #1 = $SIMM
/*73645*/     OPC_MoveChild, 1,
/*73647*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*73650*/     OPC_MoveParent,
/*73651*/     OPC_SwitchType /*8 cases */, 21, MVT::v8i8,// ->73675
/*73654*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*73656*/       OPC_EmitConvertToTarget, 1,
/*73658*/       OPC_EmitInteger, MVT::i32, 14, 
/*73661*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*73664*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VQSHLsiv8i8), 0,
                    1/*#VTs*/, MVT::v8i8, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (NEONvqshls:v8i8 DPR:v8i8:$Vm, (imm:i32):$SIMM) - Complexity = 6
                // Dst: (VQSHLsiv8i8:v8i8 DPR:v8i8:$Vm, (imm:i32):$SIMM)
/*73675*/     /*SwitchType*/ 21, MVT::v4i16,// ->73698
/*73677*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*73679*/       OPC_EmitConvertToTarget, 1,
/*73681*/       OPC_EmitInteger, MVT::i32, 14, 
/*73684*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*73687*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VQSHLsiv4i16), 0,
                    1/*#VTs*/, MVT::v4i16, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (NEONvqshls:v4i16 DPR:v4i16:$Vm, (imm:i32):$SIMM) - Complexity = 6
                // Dst: (VQSHLsiv4i16:v4i16 DPR:v4i16:$Vm, (imm:i32):$SIMM)
/*73698*/     /*SwitchType*/ 21, MVT::v2i32,// ->73721
/*73700*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*73702*/       OPC_EmitConvertToTarget, 1,
/*73704*/       OPC_EmitInteger, MVT::i32, 14, 
/*73707*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*73710*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VQSHLsiv2i32), 0,
                    1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (NEONvqshls:v2i32 DPR:v2i32:$Vm, (imm:i32):$SIMM) - Complexity = 6
                // Dst: (VQSHLsiv2i32:v2i32 DPR:v2i32:$Vm, (imm:i32):$SIMM)
/*73721*/     /*SwitchType*/ 21, MVT::v1i64,// ->73744
/*73723*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*73725*/       OPC_EmitConvertToTarget, 1,
/*73727*/       OPC_EmitInteger, MVT::i32, 14, 
/*73730*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*73733*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VQSHLsiv1i64), 0,
                    1/*#VTs*/, MVT::v1i64, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (NEONvqshls:v1i64 DPR:v1i64:$Vm, (imm:i32):$SIMM) - Complexity = 6
                // Dst: (VQSHLsiv1i64:v1i64 DPR:v1i64:$Vm, (imm:i32):$SIMM)
/*73744*/     /*SwitchType*/ 21, MVT::v16i8,// ->73767
/*73746*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*73748*/       OPC_EmitConvertToTarget, 1,
/*73750*/       OPC_EmitInteger, MVT::i32, 14, 
/*73753*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*73756*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VQSHLsiv16i8), 0,
                    1/*#VTs*/, MVT::v16i8, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (NEONvqshls:v16i8 QPR:v16i8:$Vm, (imm:i32):$SIMM) - Complexity = 6
                // Dst: (VQSHLsiv16i8:v16i8 QPR:v16i8:$Vm, (imm:i32):$SIMM)
/*73767*/     /*SwitchType*/ 21, MVT::v8i16,// ->73790
/*73769*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*73771*/       OPC_EmitConvertToTarget, 1,
/*73773*/       OPC_EmitInteger, MVT::i32, 14, 
/*73776*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*73779*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VQSHLsiv8i16), 0,
                    1/*#VTs*/, MVT::v8i16, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (NEONvqshls:v8i16 QPR:v8i16:$Vm, (imm:i32):$SIMM) - Complexity = 6
                // Dst: (VQSHLsiv8i16:v8i16 QPR:v8i16:$Vm, (imm:i32):$SIMM)
/*73790*/     /*SwitchType*/ 21, MVT::v4i32,// ->73813
/*73792*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*73794*/       OPC_EmitConvertToTarget, 1,
/*73796*/       OPC_EmitInteger, MVT::i32, 14, 
/*73799*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*73802*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VQSHLsiv4i32), 0,
                    1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (NEONvqshls:v4i32 QPR:v4i32:$Vm, (imm:i32):$SIMM) - Complexity = 6
                // Dst: (VQSHLsiv4i32:v4i32 QPR:v4i32:$Vm, (imm:i32):$SIMM)
/*73813*/     /*SwitchType*/ 21, MVT::v2i64,// ->73836
/*73815*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*73817*/       OPC_EmitConvertToTarget, 1,
/*73819*/       OPC_EmitInteger, MVT::i32, 14, 
/*73822*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*73825*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VQSHLsiv2i64), 0,
                    1/*#VTs*/, MVT::v2i64, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (NEONvqshls:v2i64 QPR:v2i64:$Vm, (imm:i32):$SIMM) - Complexity = 6
                // Dst: (VQSHLsiv2i64:v2i64 QPR:v2i64:$Vm, (imm:i32):$SIMM)
/*73836*/     0, // EndSwitchType
/*73837*/   /*SwitchOpcode*/ 66|128,1/*194*/, TARGET_VAL(ARMISD::VQSHLu),// ->74035
/*73841*/     OPC_RecordChild0, // #0 = $Vm
/*73842*/     OPC_RecordChild1, // #1 = $SIMM
/*73843*/     OPC_MoveChild, 1,
/*73845*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*73848*/     OPC_MoveParent,
/*73849*/     OPC_SwitchType /*8 cases */, 21, MVT::v8i8,// ->73873
/*73852*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*73854*/       OPC_EmitConvertToTarget, 1,
/*73856*/       OPC_EmitInteger, MVT::i32, 14, 
/*73859*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*73862*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VQSHLuiv8i8), 0,
                    1/*#VTs*/, MVT::v8i8, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (NEONvqshlu:v8i8 DPR:v8i8:$Vm, (imm:i32):$SIMM) - Complexity = 6
                // Dst: (VQSHLuiv8i8:v8i8 DPR:v8i8:$Vm, (imm:i32):$SIMM)
/*73873*/     /*SwitchType*/ 21, MVT::v4i16,// ->73896
/*73875*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*73877*/       OPC_EmitConvertToTarget, 1,
/*73879*/       OPC_EmitInteger, MVT::i32, 14, 
/*73882*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*73885*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VQSHLuiv4i16), 0,
                    1/*#VTs*/, MVT::v4i16, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (NEONvqshlu:v4i16 DPR:v4i16:$Vm, (imm:i32):$SIMM) - Complexity = 6
                // Dst: (VQSHLuiv4i16:v4i16 DPR:v4i16:$Vm, (imm:i32):$SIMM)
/*73896*/     /*SwitchType*/ 21, MVT::v2i32,// ->73919
/*73898*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*73900*/       OPC_EmitConvertToTarget, 1,
/*73902*/       OPC_EmitInteger, MVT::i32, 14, 
/*73905*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*73908*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VQSHLuiv2i32), 0,
                    1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (NEONvqshlu:v2i32 DPR:v2i32:$Vm, (imm:i32):$SIMM) - Complexity = 6
                // Dst: (VQSHLuiv2i32:v2i32 DPR:v2i32:$Vm, (imm:i32):$SIMM)
/*73919*/     /*SwitchType*/ 21, MVT::v1i64,// ->73942
/*73921*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*73923*/       OPC_EmitConvertToTarget, 1,
/*73925*/       OPC_EmitInteger, MVT::i32, 14, 
/*73928*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*73931*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VQSHLuiv1i64), 0,
                    1/*#VTs*/, MVT::v1i64, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (NEONvqshlu:v1i64 DPR:v1i64:$Vm, (imm:i32):$SIMM) - Complexity = 6
                // Dst: (VQSHLuiv1i64:v1i64 DPR:v1i64:$Vm, (imm:i32):$SIMM)
/*73942*/     /*SwitchType*/ 21, MVT::v16i8,// ->73965
/*73944*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*73946*/       OPC_EmitConvertToTarget, 1,
/*73948*/       OPC_EmitInteger, MVT::i32, 14, 
/*73951*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*73954*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VQSHLuiv16i8), 0,
                    1/*#VTs*/, MVT::v16i8, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (NEONvqshlu:v16i8 QPR:v16i8:$Vm, (imm:i32):$SIMM) - Complexity = 6
                // Dst: (VQSHLuiv16i8:v16i8 QPR:v16i8:$Vm, (imm:i32):$SIMM)
/*73965*/     /*SwitchType*/ 21, MVT::v8i16,// ->73988
/*73967*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*73969*/       OPC_EmitConvertToTarget, 1,
/*73971*/       OPC_EmitInteger, MVT::i32, 14, 
/*73974*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*73977*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VQSHLuiv8i16), 0,
                    1/*#VTs*/, MVT::v8i16, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (NEONvqshlu:v8i16 QPR:v8i16:$Vm, (imm:i32):$SIMM) - Complexity = 6
                // Dst: (VQSHLuiv8i16:v8i16 QPR:v8i16:$Vm, (imm:i32):$SIMM)
/*73988*/     /*SwitchType*/ 21, MVT::v4i32,// ->74011
/*73990*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*73992*/       OPC_EmitConvertToTarget, 1,
/*73994*/       OPC_EmitInteger, MVT::i32, 14, 
/*73997*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*74000*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VQSHLuiv4i32), 0,
                    1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (NEONvqshlu:v4i32 QPR:v4i32:$Vm, (imm:i32):$SIMM) - Complexity = 6
                // Dst: (VQSHLuiv4i32:v4i32 QPR:v4i32:$Vm, (imm:i32):$SIMM)
/*74011*/     /*SwitchType*/ 21, MVT::v2i64,// ->74034
/*74013*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*74015*/       OPC_EmitConvertToTarget, 1,
/*74017*/       OPC_EmitInteger, MVT::i32, 14, 
/*74020*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*74023*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VQSHLuiv2i64), 0,
                    1/*#VTs*/, MVT::v2i64, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (NEONvqshlu:v2i64 QPR:v2i64:$Vm, (imm:i32):$SIMM) - Complexity = 6
                // Dst: (VQSHLuiv2i64:v2i64 QPR:v2i64:$Vm, (imm:i32):$SIMM)
/*74034*/     0, // EndSwitchType
/*74035*/   /*SwitchOpcode*/ 66|128,1/*194*/, TARGET_VAL(ARMISD::VQSHLsu),// ->74233
/*74039*/     OPC_RecordChild0, // #0 = $Vm
/*74040*/     OPC_RecordChild1, // #1 = $SIMM
/*74041*/     OPC_MoveChild, 1,
/*74043*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*74046*/     OPC_MoveParent,
/*74047*/     OPC_SwitchType /*8 cases */, 21, MVT::v8i8,// ->74071
/*74050*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*74052*/       OPC_EmitConvertToTarget, 1,
/*74054*/       OPC_EmitInteger, MVT::i32, 14, 
/*74057*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*74060*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VQSHLsuv8i8), 0,
                    1/*#VTs*/, MVT::v8i8, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (NEONvqshlsu:v8i8 DPR:v8i8:$Vm, (imm:i32):$SIMM) - Complexity = 6
                // Dst: (VQSHLsuv8i8:v8i8 DPR:v8i8:$Vm, (imm:i32):$SIMM)
/*74071*/     /*SwitchType*/ 21, MVT::v4i16,// ->74094
/*74073*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*74075*/       OPC_EmitConvertToTarget, 1,
/*74077*/       OPC_EmitInteger, MVT::i32, 14, 
/*74080*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*74083*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VQSHLsuv4i16), 0,
                    1/*#VTs*/, MVT::v4i16, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (NEONvqshlsu:v4i16 DPR:v4i16:$Vm, (imm:i32):$SIMM) - Complexity = 6
                // Dst: (VQSHLsuv4i16:v4i16 DPR:v4i16:$Vm, (imm:i32):$SIMM)
/*74094*/     /*SwitchType*/ 21, MVT::v2i32,// ->74117
/*74096*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*74098*/       OPC_EmitConvertToTarget, 1,
/*74100*/       OPC_EmitInteger, MVT::i32, 14, 
/*74103*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*74106*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VQSHLsuv2i32), 0,
                    1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (NEONvqshlsu:v2i32 DPR:v2i32:$Vm, (imm:i32):$SIMM) - Complexity = 6
                // Dst: (VQSHLsuv2i32:v2i32 DPR:v2i32:$Vm, (imm:i32):$SIMM)
/*74117*/     /*SwitchType*/ 21, MVT::v1i64,// ->74140
/*74119*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*74121*/       OPC_EmitConvertToTarget, 1,
/*74123*/       OPC_EmitInteger, MVT::i32, 14, 
/*74126*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*74129*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VQSHLsuv1i64), 0,
                    1/*#VTs*/, MVT::v1i64, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (NEONvqshlsu:v1i64 DPR:v1i64:$Vm, (imm:i32):$SIMM) - Complexity = 6
                // Dst: (VQSHLsuv1i64:v1i64 DPR:v1i64:$Vm, (imm:i32):$SIMM)
/*74140*/     /*SwitchType*/ 21, MVT::v16i8,// ->74163
/*74142*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*74144*/       OPC_EmitConvertToTarget, 1,
/*74146*/       OPC_EmitInteger, MVT::i32, 14, 
/*74149*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*74152*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VQSHLsuv16i8), 0,
                    1/*#VTs*/, MVT::v16i8, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (NEONvqshlsu:v16i8 QPR:v16i8:$Vm, (imm:i32):$SIMM) - Complexity = 6
                // Dst: (VQSHLsuv16i8:v16i8 QPR:v16i8:$Vm, (imm:i32):$SIMM)
/*74163*/     /*SwitchType*/ 21, MVT::v8i16,// ->74186
/*74165*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*74167*/       OPC_EmitConvertToTarget, 1,
/*74169*/       OPC_EmitInteger, MVT::i32, 14, 
/*74172*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*74175*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VQSHLsuv8i16), 0,
                    1/*#VTs*/, MVT::v8i16, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (NEONvqshlsu:v8i16 QPR:v8i16:$Vm, (imm:i32):$SIMM) - Complexity = 6
                // Dst: (VQSHLsuv8i16:v8i16 QPR:v8i16:$Vm, (imm:i32):$SIMM)
/*74186*/     /*SwitchType*/ 21, MVT::v4i32,// ->74209
/*74188*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*74190*/       OPC_EmitConvertToTarget, 1,
/*74192*/       OPC_EmitInteger, MVT::i32, 14, 
/*74195*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*74198*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VQSHLsuv4i32), 0,
                    1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (NEONvqshlsu:v4i32 QPR:v4i32:$Vm, (imm:i32):$SIMM) - Complexity = 6
                // Dst: (VQSHLsuv4i32:v4i32 QPR:v4i32:$Vm, (imm:i32):$SIMM)
/*74209*/     /*SwitchType*/ 21, MVT::v2i64,// ->74232
/*74211*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*74213*/       OPC_EmitConvertToTarget, 1,
/*74215*/       OPC_EmitInteger, MVT::i32, 14, 
/*74218*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*74221*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VQSHLsuv2i64), 0,
                    1/*#VTs*/, MVT::v2i64, 4/*#Ops*/, 0, 2, 3, 4, 
                // Src: (NEONvqshlsu:v2i64 QPR:v2i64:$Vm, (imm:i32):$SIMM) - Complexity = 6
                // Dst: (VQSHLsuv2i64:v2i64 QPR:v2i64:$Vm, (imm:i32):$SIMM)
/*74232*/     0, // EndSwitchType
/*74233*/   /*SwitchOpcode*/ 75|128,1/*203*/, TARGET_VAL(ARMISD::VSLI),// ->74440
/*74237*/     OPC_RecordChild0, // #0 = $src1
/*74238*/     OPC_RecordChild1, // #1 = $Vm
/*74239*/     OPC_RecordChild2, // #2 = $SIMM
/*74240*/     OPC_MoveChild, 2,
/*74242*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*74245*/     OPC_MoveParent,
/*74246*/     OPC_SwitchType /*8 cases */, 22, MVT::v8i8,// ->74271
/*74249*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*74251*/       OPC_EmitConvertToTarget, 2,
/*74253*/       OPC_EmitInteger, MVT::i32, 14, 
/*74256*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*74259*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VSLIv8i8), 0,
                    1/*#VTs*/, MVT::v8i8, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                // Src: (NEONvsli:v8i8 DPR:v8i8:$src1, DPR:v8i8:$Vm, (imm:i32):$SIMM) - Complexity = 6
                // Dst: (VSLIv8i8:v8i8 DPR:v8i8:$src1, DPR:v8i8:$Vm, (imm:i32):$SIMM)
/*74271*/     /*SwitchType*/ 22, MVT::v4i16,// ->74295
/*74273*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*74275*/       OPC_EmitConvertToTarget, 2,
/*74277*/       OPC_EmitInteger, MVT::i32, 14, 
/*74280*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*74283*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VSLIv4i16), 0,
                    1/*#VTs*/, MVT::v4i16, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                // Src: (NEONvsli:v4i16 DPR:v4i16:$src1, DPR:v4i16:$Vm, (imm:i32):$SIMM) - Complexity = 6
                // Dst: (VSLIv4i16:v4i16 DPR:v4i16:$src1, DPR:v4i16:$Vm, (imm:i32):$SIMM)
/*74295*/     /*SwitchType*/ 22, MVT::v2i32,// ->74319
/*74297*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*74299*/       OPC_EmitConvertToTarget, 2,
/*74301*/       OPC_EmitInteger, MVT::i32, 14, 
/*74304*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*74307*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VSLIv2i32), 0,
                    1/*#VTs*/, MVT::v2i32, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                // Src: (NEONvsli:v2i32 DPR:v2i32:$src1, DPR:v2i32:$Vm, (imm:i32):$SIMM) - Complexity = 6
                // Dst: (VSLIv2i32:v2i32 DPR:v2i32:$src1, DPR:v2i32:$Vm, (imm:i32):$SIMM)
/*74319*/     /*SwitchType*/ 22, MVT::v1i64,// ->74343
/*74321*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*74323*/       OPC_EmitConvertToTarget, 2,
/*74325*/       OPC_EmitInteger, MVT::i32, 14, 
/*74328*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*74331*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VSLIv1i64), 0,
                    1/*#VTs*/, MVT::v1i64, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                // Src: (NEONvsli:v1i64 DPR:v1i64:$src1, DPR:v1i64:$Vm, (imm:i32):$SIMM) - Complexity = 6
                // Dst: (VSLIv1i64:v1i64 DPR:v1i64:$src1, DPR:v1i64:$Vm, (imm:i32):$SIMM)
/*74343*/     /*SwitchType*/ 22, MVT::v16i8,// ->74367
/*74345*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*74347*/       OPC_EmitConvertToTarget, 2,
/*74349*/       OPC_EmitInteger, MVT::i32, 14, 
/*74352*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*74355*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VSLIv16i8), 0,
                    1/*#VTs*/, MVT::v16i8, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                // Src: (NEONvsli:v16i8 QPR:v16i8:$src1, QPR:v16i8:$Vm, (imm:i32):$SIMM) - Complexity = 6
                // Dst: (VSLIv16i8:v16i8 QPR:v16i8:$src1, QPR:v16i8:$Vm, (imm:i32):$SIMM)
/*74367*/     /*SwitchType*/ 22, MVT::v8i16,// ->74391
/*74369*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*74371*/       OPC_EmitConvertToTarget, 2,
/*74373*/       OPC_EmitInteger, MVT::i32, 14, 
/*74376*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*74379*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VSLIv8i16), 0,
                    1/*#VTs*/, MVT::v8i16, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                // Src: (NEONvsli:v8i16 QPR:v8i16:$src1, QPR:v8i16:$Vm, (imm:i32):$SIMM) - Complexity = 6
                // Dst: (VSLIv8i16:v8i16 QPR:v8i16:$src1, QPR:v8i16:$Vm, (imm:i32):$SIMM)
/*74391*/     /*SwitchType*/ 22, MVT::v4i32,// ->74415
/*74393*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*74395*/       OPC_EmitConvertToTarget, 2,
/*74397*/       OPC_EmitInteger, MVT::i32, 14, 
/*74400*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*74403*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VSLIv4i32), 0,
                    1/*#VTs*/, MVT::v4i32, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                // Src: (NEONvsli:v4i32 QPR:v4i32:$src1, QPR:v4i32:$Vm, (imm:i32):$SIMM) - Complexity = 6
                // Dst: (VSLIv4i32:v4i32 QPR:v4i32:$src1, QPR:v4i32:$Vm, (imm:i32):$SIMM)
/*74415*/     /*SwitchType*/ 22, MVT::v2i64,// ->74439
/*74417*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*74419*/       OPC_EmitConvertToTarget, 2,
/*74421*/       OPC_EmitInteger, MVT::i32, 14, 
/*74424*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*74427*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VSLIv2i64), 0,
                    1/*#VTs*/, MVT::v2i64, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                // Src: (NEONvsli:v2i64 QPR:v2i64:$src1, QPR:v2i64:$Vm, (imm:i32):$SIMM) - Complexity = 6
                // Dst: (VSLIv2i64:v2i64 QPR:v2i64:$src1, QPR:v2i64:$Vm, (imm:i32):$SIMM)
/*74439*/     0, // EndSwitchType
/*74440*/   /*SwitchOpcode*/ 75|128,1/*203*/, TARGET_VAL(ARMISD::VSRI),// ->74647
/*74444*/     OPC_RecordChild0, // #0 = $src1
/*74445*/     OPC_RecordChild1, // #1 = $Vm
/*74446*/     OPC_RecordChild2, // #2 = $SIMM
/*74447*/     OPC_MoveChild, 2,
/*74449*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*74452*/     OPC_MoveParent,
/*74453*/     OPC_SwitchType /*8 cases */, 22, MVT::v8i8,// ->74478
/*74456*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*74458*/       OPC_EmitConvertToTarget, 2,
/*74460*/       OPC_EmitInteger, MVT::i32, 14, 
/*74463*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*74466*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VSRIv8i8), 0,
                    1/*#VTs*/, MVT::v8i8, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                // Src: (NEONvsri:v8i8 DPR:v8i8:$src1, DPR:v8i8:$Vm, (imm:i32):$SIMM) - Complexity = 6
                // Dst: (VSRIv8i8:v8i8 DPR:v8i8:$src1, DPR:v8i8:$Vm, (imm:i32):$SIMM)
/*74478*/     /*SwitchType*/ 22, MVT::v4i16,// ->74502
/*74480*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*74482*/       OPC_EmitConvertToTarget, 2,
/*74484*/       OPC_EmitInteger, MVT::i32, 14, 
/*74487*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*74490*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VSRIv4i16), 0,
                    1/*#VTs*/, MVT::v4i16, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                // Src: (NEONvsri:v4i16 DPR:v4i16:$src1, DPR:v4i16:$Vm, (imm:i32):$SIMM) - Complexity = 6
                // Dst: (VSRIv4i16:v4i16 DPR:v4i16:$src1, DPR:v4i16:$Vm, (imm:i32):$SIMM)
/*74502*/     /*SwitchType*/ 22, MVT::v2i32,// ->74526
/*74504*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*74506*/       OPC_EmitConvertToTarget, 2,
/*74508*/       OPC_EmitInteger, MVT::i32, 14, 
/*74511*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*74514*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VSRIv2i32), 0,
                    1/*#VTs*/, MVT::v2i32, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                // Src: (NEONvsri:v2i32 DPR:v2i32:$src1, DPR:v2i32:$Vm, (imm:i32):$SIMM) - Complexity = 6
                // Dst: (VSRIv2i32:v2i32 DPR:v2i32:$src1, DPR:v2i32:$Vm, (imm:i32):$SIMM)
/*74526*/     /*SwitchType*/ 22, MVT::v1i64,// ->74550
/*74528*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*74530*/       OPC_EmitConvertToTarget, 2,
/*74532*/       OPC_EmitInteger, MVT::i32, 14, 
/*74535*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*74538*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VSRIv1i64), 0,
                    1/*#VTs*/, MVT::v1i64, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                // Src: (NEONvsri:v1i64 DPR:v1i64:$src1, DPR:v1i64:$Vm, (imm:i32):$SIMM) - Complexity = 6
                // Dst: (VSRIv1i64:v1i64 DPR:v1i64:$src1, DPR:v1i64:$Vm, (imm:i32):$SIMM)
/*74550*/     /*SwitchType*/ 22, MVT::v16i8,// ->74574
/*74552*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*74554*/       OPC_EmitConvertToTarget, 2,
/*74556*/       OPC_EmitInteger, MVT::i32, 14, 
/*74559*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*74562*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VSRIv16i8), 0,
                    1/*#VTs*/, MVT::v16i8, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                // Src: (NEONvsri:v16i8 QPR:v16i8:$src1, QPR:v16i8:$Vm, (imm:i32):$SIMM) - Complexity = 6
                // Dst: (VSRIv16i8:v16i8 QPR:v16i8:$src1, QPR:v16i8:$Vm, (imm:i32):$SIMM)
/*74574*/     /*SwitchType*/ 22, MVT::v8i16,// ->74598
/*74576*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*74578*/       OPC_EmitConvertToTarget, 2,
/*74580*/       OPC_EmitInteger, MVT::i32, 14, 
/*74583*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*74586*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VSRIv8i16), 0,
                    1/*#VTs*/, MVT::v8i16, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                // Src: (NEONvsri:v8i16 QPR:v8i16:$src1, QPR:v8i16:$Vm, (imm:i32):$SIMM) - Complexity = 6
                // Dst: (VSRIv8i16:v8i16 QPR:v8i16:$src1, QPR:v8i16:$Vm, (imm:i32):$SIMM)
/*74598*/     /*SwitchType*/ 22, MVT::v4i32,// ->74622
/*74600*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*74602*/       OPC_EmitConvertToTarget, 2,
/*74604*/       OPC_EmitInteger, MVT::i32, 14, 
/*74607*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*74610*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VSRIv4i32), 0,
                    1/*#VTs*/, MVT::v4i32, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                // Src: (NEONvsri:v4i32 QPR:v4i32:$src1, QPR:v4i32:$Vm, (imm:i32):$SIMM) - Complexity = 6
                // Dst: (VSRIv4i32:v4i32 QPR:v4i32:$src1, QPR:v4i32:$Vm, (imm:i32):$SIMM)
/*74622*/     /*SwitchType*/ 22, MVT::v2i64,// ->74646
/*74624*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*74626*/       OPC_EmitConvertToTarget, 2,
/*74628*/       OPC_EmitInteger, MVT::i32, 14, 
/*74631*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*74634*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VSRIv2i64), 0,
                    1/*#VTs*/, MVT::v2i64, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                // Src: (NEONvsri:v2i64 QPR:v2i64:$src1, QPR:v2i64:$Vm, (imm:i32):$SIMM) - Complexity = 6
                // Dst: (VSRIv2i64:v2i64 QPR:v2i64:$src1, QPR:v2i64:$Vm, (imm:i32):$SIMM)
/*74646*/     0, // EndSwitchType
/*74647*/   /*SwitchOpcode*/ 15|128,1/*143*/, TARGET_VAL(ISD::EXTRACT_SUBVECTOR),// ->74794
/*74651*/     OPC_RecordChild0, // #0 = $src
/*74652*/     OPC_Scope, 27, /*->74681*/ // 5 children in Scope
/*74654*/       OPC_CheckChild0Type, MVT::v16i8,
/*74656*/       OPC_RecordChild1, // #1 = $start
/*74657*/       OPC_MoveChild, 1,
/*74659*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*74662*/       OPC_CheckType, MVT::i32,
/*74664*/       OPC_MoveParent,
/*74665*/       OPC_CheckType, MVT::v8i8,
/*74667*/       OPC_EmitConvertToTarget, 1,
/*74669*/       OPC_EmitNodeXForm, 13, 2, // DSubReg_i8_reg
/*74672*/       OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                    1/*#VTs*/, MVT::v8i8, 2/*#Ops*/, 0, 3, 
                // Src: (vector_extract_subvec:v8i8 QPR:v16i8:$src, (imm:i32):$start) - Complexity = 6
                // Dst: (EXTRACT_SUBREG:v8i8 QPR:v16i8:$src, (DSubReg_i8_reg:i32 (imm:i32):$start))
/*74681*/     /*Scope*/ 27, /*->74709*/
/*74682*/       OPC_CheckChild0Type, MVT::v8i16,
/*74684*/       OPC_RecordChild1, // #1 = $start
/*74685*/       OPC_MoveChild, 1,
/*74687*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*74690*/       OPC_CheckType, MVT::i32,
/*74692*/       OPC_MoveParent,
/*74693*/       OPC_CheckType, MVT::v4i16,
/*74695*/       OPC_EmitConvertToTarget, 1,
/*74697*/       OPC_EmitNodeXForm, 3, 2, // DSubReg_i16_reg
/*74700*/       OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                    1/*#VTs*/, MVT::v4i16, 2/*#Ops*/, 0, 3, 
                // Src: (vector_extract_subvec:v4i16 QPR:v8i16:$src, (imm:i32):$start) - Complexity = 6
                // Dst: (EXTRACT_SUBREG:v4i16 QPR:v8i16:$src, (DSubReg_i16_reg:i32 (imm:i32):$start))
/*74709*/     /*Scope*/ 27, /*->74737*/
/*74710*/       OPC_CheckChild0Type, MVT::v4i32,
/*74712*/       OPC_RecordChild1, // #1 = $start
/*74713*/       OPC_MoveChild, 1,
/*74715*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*74718*/       OPC_CheckType, MVT::i32,
/*74720*/       OPC_MoveParent,
/*74721*/       OPC_CheckType, MVT::v2i32,
/*74723*/       OPC_EmitConvertToTarget, 1,
/*74725*/       OPC_EmitNodeXForm, 5, 2, // DSubReg_i32_reg
/*74728*/       OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                    1/*#VTs*/, MVT::v2i32, 2/*#Ops*/, 0, 3, 
                // Src: (vector_extract_subvec:v2i32 QPR:v4i32:$src, (imm:i32):$start) - Complexity = 6
                // Dst: (EXTRACT_SUBREG:v2i32 QPR:v4i32:$src, (DSubReg_i32_reg:i32 (imm:i32):$start))
/*74737*/     /*Scope*/ 27, /*->74765*/
/*74738*/       OPC_CheckChild0Type, MVT::v2i64,
/*74740*/       OPC_RecordChild1, // #1 = $start
/*74741*/       OPC_MoveChild, 1,
/*74743*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*74746*/       OPC_CheckType, MVT::i32,
/*74748*/       OPC_MoveParent,
/*74749*/       OPC_CheckType, MVT::v1i64,
/*74751*/       OPC_EmitConvertToTarget, 1,
/*74753*/       OPC_EmitNodeXForm, 16, 2, // DSubReg_f64_reg
/*74756*/       OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                    1/*#VTs*/, MVT::v1i64, 2/*#Ops*/, 0, 3, 
                // Src: (vector_extract_subvec:v1i64 QPR:v2i64:$src, (imm:i32):$start) - Complexity = 6
                // Dst: (EXTRACT_SUBREG:v1i64 QPR:v2i64:$src, (DSubReg_f64_reg:i32 (imm:i32):$start))
/*74765*/     /*Scope*/ 27, /*->74793*/
/*74766*/       OPC_CheckChild0Type, MVT::v4f32,
/*74768*/       OPC_RecordChild1, // #1 = $start
/*74769*/       OPC_MoveChild, 1,
/*74771*/       OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*74774*/       OPC_CheckType, MVT::i32,
/*74776*/       OPC_MoveParent,
/*74777*/       OPC_CheckType, MVT::v2f32,
/*74779*/       OPC_EmitConvertToTarget, 1,
/*74781*/       OPC_EmitNodeXForm, 5, 2, // DSubReg_i32_reg
/*74784*/       OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::EXTRACT_SUBREG), 0,
                    1/*#VTs*/, MVT::v2f32, 2/*#Ops*/, 0, 3, 
                // Src: (vector_extract_subvec:v2f32 QPR:v4f32:$src, (imm:i32):$start) - Complexity = 6
                // Dst: (EXTRACT_SUBREG:v2f32 QPR:v4f32:$src, (DSubReg_i32_reg:i32 (imm:i32):$start))
/*74793*/     0, /*End of Scope*/
/*74794*/   /*SwitchOpcode*/ 95|128,1/*223*/, TARGET_VAL(ARMISD::VEXT),// ->75021
/*74798*/     OPC_RecordChild0, // #0 = $Vn
/*74799*/     OPC_RecordChild1, // #1 = $Vm
/*74800*/     OPC_RecordChild2, // #2 = $index
/*74801*/     OPC_MoveChild, 2,
/*74803*/     OPC_CheckOpcode, TARGET_VAL(ISD::Constant),
/*74806*/     OPC_MoveParent,
/*74807*/     OPC_SwitchType /*9 cases */, 22, MVT::v8i8,// ->74832
/*74810*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*74812*/       OPC_EmitConvertToTarget, 2,
/*74814*/       OPC_EmitInteger, MVT::i32, 14, 
/*74817*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*74820*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VEXTd8), 0,
                    1/*#VTs*/, MVT::v8i8, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                // Src: (NEONvext:v8i8 DPR:v8i8:$Vn, DPR:v8i8:$Vm, (imm:i32):$index) - Complexity = 6
                // Dst: (VEXTd8:v8i8 DPR:v8i8:$Vn, DPR:v8i8:$Vm, (imm:i32):$index)
/*74832*/     /*SwitchType*/ 22, MVT::v4i16,// ->74856
/*74834*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*74836*/       OPC_EmitConvertToTarget, 2,
/*74838*/       OPC_EmitInteger, MVT::i32, 14, 
/*74841*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*74844*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VEXTd16), 0,
                    1/*#VTs*/, MVT::v4i16, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                // Src: (NEONvext:v4i16 DPR:v4i16:$Vn, DPR:v4i16:$Vm, (imm:i32):$index) - Complexity = 6
                // Dst: (VEXTd16:v4i16 DPR:v4i16:$Vn, DPR:v4i16:$Vm, (imm:i32):$index)
/*74856*/     /*SwitchType*/ 22, MVT::v2i32,// ->74880
/*74858*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*74860*/       OPC_EmitConvertToTarget, 2,
/*74862*/       OPC_EmitInteger, MVT::i32, 14, 
/*74865*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*74868*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VEXTd32), 0,
                    1/*#VTs*/, MVT::v2i32, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                // Src: (NEONvext:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm, (imm:i32):$index) - Complexity = 6
                // Dst: (VEXTd32:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm, (imm:i32):$index)
/*74880*/     /*SwitchType*/ 22, MVT::v16i8,// ->74904
/*74882*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*74884*/       OPC_EmitConvertToTarget, 2,
/*74886*/       OPC_EmitInteger, MVT::i32, 14, 
/*74889*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*74892*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VEXTq8), 0,
                    1/*#VTs*/, MVT::v16i8, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                // Src: (NEONvext:v16i8 QPR:v16i8:$Vn, QPR:v16i8:$Vm, (imm:i32):$index) - Complexity = 6
                // Dst: (VEXTq8:v16i8 QPR:v16i8:$Vn, QPR:v16i8:$Vm, (imm:i32):$index)
/*74904*/     /*SwitchType*/ 22, MVT::v8i16,// ->74928
/*74906*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*74908*/       OPC_EmitConvertToTarget, 2,
/*74910*/       OPC_EmitInteger, MVT::i32, 14, 
/*74913*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*74916*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VEXTq16), 0,
                    1/*#VTs*/, MVT::v8i16, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                // Src: (NEONvext:v8i16 QPR:v8i16:$Vn, QPR:v8i16:$Vm, (imm:i32):$index) - Complexity = 6
                // Dst: (VEXTq16:v8i16 QPR:v8i16:$Vn, QPR:v8i16:$Vm, (imm:i32):$index)
/*74928*/     /*SwitchType*/ 22, MVT::v4i32,// ->74952
/*74930*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*74932*/       OPC_EmitConvertToTarget, 2,
/*74934*/       OPC_EmitInteger, MVT::i32, 14, 
/*74937*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*74940*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VEXTq32), 0,
                    1/*#VTs*/, MVT::v4i32, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                // Src: (NEONvext:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm, (imm:i32):$index) - Complexity = 6
                // Dst: (VEXTq32:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm, (imm:i32):$index)
/*74952*/     /*SwitchType*/ 22, MVT::v2i64,// ->74976
/*74954*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*74956*/       OPC_EmitConvertToTarget, 2,
/*74958*/       OPC_EmitInteger, MVT::i32, 14, 
/*74961*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*74964*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VEXTq64), 0,
                    1/*#VTs*/, MVT::v2i64, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                // Src: (NEONvext:v2i64 QPR:v2i64:$Vn, QPR:v2i64:$Vm, (imm:i32):$index) - Complexity = 6
                // Dst: (VEXTq64:v2i64 QPR:v2i64:$Vn, QPR:v2i64:$Vm, (imm:i32):$index)
/*74976*/     /*SwitchType*/ 20, MVT::v2f32,// ->74998
/*74978*/       OPC_EmitConvertToTarget, 2,
/*74980*/       OPC_EmitInteger, MVT::i32, 14, 
/*74983*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*74986*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VEXTd32), 0,
                    1/*#VTs*/, MVT::v2f32, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                // Src: (NEONvext:v2f32 DPR:v2f32:$Vn, DPR:v2f32:$Vm, (imm:i32):$index) - Complexity = 6
                // Dst: (VEXTd32:v2f32 DPR:v2f32:$Vn, DPR:v2f32:$Vm, (imm:i32):$index)
/*74998*/     /*SwitchType*/ 20, MVT::v4f32,// ->75020
/*75000*/       OPC_EmitConvertToTarget, 2,
/*75002*/       OPC_EmitInteger, MVT::i32, 14, 
/*75005*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*75008*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VEXTq32), 0,
                    1/*#VTs*/, MVT::v4f32, 5/*#Ops*/, 0, 1, 3, 4, 5, 
                // Src: (NEONvext:v4f32 QPR:v4f32:$Vn, QPR:v4f32:$Vm, (imm:i32):$index) - Complexity = 6
                // Dst: (VEXTq32:v4f32 QPR:v4f32:$Vn, QPR:v4f32:$Vm, (imm:i32):$index)
/*75020*/     0, // EndSwitchType
/*75021*/   /*SwitchOpcode*/ 71|128,1/*199*/, TARGET_VAL(ARMISD::VCEQ),// ->75224
/*75025*/     OPC_RecordChild0, // #0 = $Vn
/*75026*/     OPC_SwitchType /*6 cases */, 22, MVT::v8i8,// ->75051
/*75029*/       OPC_CheckChild0Type, MVT::v8i8,
/*75031*/       OPC_RecordChild1, // #1 = $Vm
/*75032*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*75034*/       OPC_EmitInteger, MVT::i32, 14, 
/*75037*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*75040*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VCEQv8i8), 0,
                    1/*#VTs*/, MVT::v8i8, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (NEONvceq:v8i8 DPR:v8i8:$Vn, DPR:v8i8:$Vm) - Complexity = 3
                // Dst: (VCEQv8i8:v8i8 DPR:v8i8:$Vn, DPR:v8i8:$Vm)
/*75051*/     /*SwitchType*/ 22, MVT::v4i16,// ->75075
/*75053*/       OPC_CheckChild0Type, MVT::v4i16,
/*75055*/       OPC_RecordChild1, // #1 = $Vm
/*75056*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*75058*/       OPC_EmitInteger, MVT::i32, 14, 
/*75061*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*75064*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VCEQv4i16), 0,
                    1/*#VTs*/, MVT::v4i16, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (NEONvceq:v4i16 DPR:v4i16:$Vn, DPR:v4i16:$Vm) - Complexity = 3
                // Dst: (VCEQv4i16:v4i16 DPR:v4i16:$Vn, DPR:v4i16:$Vm)
/*75075*/     /*SwitchType*/ 48, MVT::v2i32,// ->75125
/*75077*/       OPC_Scope, 22, /*->75101*/ // 2 children in Scope
/*75079*/         OPC_CheckChild0Type, MVT::v2i32,
/*75081*/         OPC_RecordChild1, // #1 = $Vm
/*75082*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*75084*/         OPC_EmitInteger, MVT::i32, 14, 
/*75087*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*75090*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VCEQv2i32), 0,
                      1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (NEONvceq:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm) - Complexity = 3
                  // Dst: (VCEQv2i32:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*75101*/       /*Scope*/ 22, /*->75124*/
/*75102*/         OPC_CheckChild0Type, MVT::v2f32,
/*75104*/         OPC_RecordChild1, // #1 = $Vm
/*75105*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*75107*/         OPC_EmitInteger, MVT::i32, 14, 
/*75110*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*75113*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VCEQfd), 0,
                      1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (NEONvceq:v2i32 DPR:v2f32:$Vn, DPR:v2f32:$Vm) - Complexity = 3
                  // Dst: (VCEQfd:v2i32 DPR:v2f32:$Vn, DPR:v2f32:$Vm)
/*75124*/       0, /*End of Scope*/
/*75125*/     /*SwitchType*/ 22, MVT::v16i8,// ->75149
/*75127*/       OPC_CheckChild0Type, MVT::v16i8,
/*75129*/       OPC_RecordChild1, // #1 = $Vm
/*75130*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*75132*/       OPC_EmitInteger, MVT::i32, 14, 
/*75135*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*75138*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VCEQv16i8), 0,
                    1/*#VTs*/, MVT::v16i8, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (NEONvceq:v16i8 QPR:v16i8:$Vn, QPR:v16i8:$Vm) - Complexity = 3
                // Dst: (VCEQv16i8:v16i8 QPR:v16i8:$Vn, QPR:v16i8:$Vm)
/*75149*/     /*SwitchType*/ 22, MVT::v8i16,// ->75173
/*75151*/       OPC_CheckChild0Type, MVT::v8i16,
/*75153*/       OPC_RecordChild1, // #1 = $Vm
/*75154*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*75156*/       OPC_EmitInteger, MVT::i32, 14, 
/*75159*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*75162*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VCEQv8i16), 0,
                    1/*#VTs*/, MVT::v8i16, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (NEONvceq:v8i16 QPR:v8i16:$Vn, QPR:v8i16:$Vm) - Complexity = 3
                // Dst: (VCEQv8i16:v8i16 QPR:v8i16:$Vn, QPR:v8i16:$Vm)
/*75173*/     /*SwitchType*/ 48, MVT::v4i32,// ->75223
/*75175*/       OPC_Scope, 22, /*->75199*/ // 2 children in Scope
/*75177*/         OPC_CheckChild0Type, MVT::v4i32,
/*75179*/         OPC_RecordChild1, // #1 = $Vm
/*75180*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*75182*/         OPC_EmitInteger, MVT::i32, 14, 
/*75185*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*75188*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VCEQv4i32), 0,
                      1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (NEONvceq:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm) - Complexity = 3
                  // Dst: (VCEQv4i32:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm)
/*75199*/       /*Scope*/ 22, /*->75222*/
/*75200*/         OPC_CheckChild0Type, MVT::v4f32,
/*75202*/         OPC_RecordChild1, // #1 = $Vm
/*75203*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*75205*/         OPC_EmitInteger, MVT::i32, 14, 
/*75208*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*75211*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VCEQfq), 0,
                      1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (NEONvceq:v4i32 QPR:v4f32:$Vn, QPR:v4f32:$Vm) - Complexity = 3
                  // Dst: (VCEQfq:v4i32 QPR:v4f32:$Vn, QPR:v4f32:$Vm)
/*75222*/       0, /*End of Scope*/
/*75223*/     0, // EndSwitchType
/*75224*/   /*SwitchOpcode*/ 55|128,1/*183*/, TARGET_VAL(ARMISD::VCEQZ),// ->75411
/*75228*/     OPC_RecordChild0, // #0 = $Vm
/*75229*/     OPC_SwitchType /*6 cases */, 20, MVT::v8i8,// ->75252
/*75232*/       OPC_CheckChild0Type, MVT::v8i8,
/*75234*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*75236*/       OPC_EmitInteger, MVT::i32, 14, 
/*75239*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*75242*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VCEQzv8i8), 0,
                    1/*#VTs*/, MVT::v8i8, 3/*#Ops*/, 0, 1, 2, 
                // Src: (NEONvceqz:v8i8 DPR:v8i8:$Vm) - Complexity = 3
                // Dst: (VCEQzv8i8:v8i8 DPR:v8i8:$Vm)
/*75252*/     /*SwitchType*/ 20, MVT::v4i16,// ->75274
/*75254*/       OPC_CheckChild0Type, MVT::v4i16,
/*75256*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*75258*/       OPC_EmitInteger, MVT::i32, 14, 
/*75261*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*75264*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VCEQzv4i16), 0,
                    1/*#VTs*/, MVT::v4i16, 3/*#Ops*/, 0, 1, 2, 
                // Src: (NEONvceqz:v4i16 DPR:v4i16:$Vm) - Complexity = 3
                // Dst: (VCEQzv4i16:v4i16 DPR:v4i16:$Vm)
/*75274*/     /*SwitchType*/ 44, MVT::v2i32,// ->75320
/*75276*/       OPC_Scope, 20, /*->75298*/ // 2 children in Scope
/*75278*/         OPC_CheckChild0Type, MVT::v2i32,
/*75280*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*75282*/         OPC_EmitInteger, MVT::i32, 14, 
/*75285*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*75288*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VCEQzv2i32), 0,
                      1/*#VTs*/, MVT::v2i32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (NEONvceqz:v2i32 DPR:v2i32:$Vm) - Complexity = 3
                  // Dst: (VCEQzv2i32:v2i32 DPR:v2i32:$Vm)
/*75298*/       /*Scope*/ 20, /*->75319*/
/*75299*/         OPC_CheckChild0Type, MVT::v2f32,
/*75301*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*75303*/         OPC_EmitInteger, MVT::i32, 14, 
/*75306*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*75309*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VCEQzv2f32), 0,
                      1/*#VTs*/, MVT::v2i32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (NEONvceqz:v2i32 DPR:v2f32:$Vm) - Complexity = 3
                  // Dst: (VCEQzv2f32:v2i32 DPR:v2f32:$Vm)
/*75319*/       0, /*End of Scope*/
/*75320*/     /*SwitchType*/ 20, MVT::v16i8,// ->75342
/*75322*/       OPC_CheckChild0Type, MVT::v16i8,
/*75324*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*75326*/       OPC_EmitInteger, MVT::i32, 14, 
/*75329*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*75332*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VCEQzv16i8), 0,
                    1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 0, 1, 2, 
                // Src: (NEONvceqz:v16i8 QPR:v16i8:$Vm) - Complexity = 3
                // Dst: (VCEQzv16i8:v16i8 QPR:v16i8:$Vm)
/*75342*/     /*SwitchType*/ 20, MVT::v8i16,// ->75364
/*75344*/       OPC_CheckChild0Type, MVT::v8i16,
/*75346*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*75348*/       OPC_EmitInteger, MVT::i32, 14, 
/*75351*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*75354*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VCEQzv8i16), 0,
                    1/*#VTs*/, MVT::v8i16, 3/*#Ops*/, 0, 1, 2, 
                // Src: (NEONvceqz:v8i16 QPR:v8i16:$Vm) - Complexity = 3
                // Dst: (VCEQzv8i16:v8i16 QPR:v8i16:$Vm)
/*75364*/     /*SwitchType*/ 44, MVT::v4i32,// ->75410
/*75366*/       OPC_Scope, 20, /*->75388*/ // 2 children in Scope
/*75368*/         OPC_CheckChild0Type, MVT::v4i32,
/*75370*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*75372*/         OPC_EmitInteger, MVT::i32, 14, 
/*75375*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*75378*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VCEQzv4i32), 0,
                      1/*#VTs*/, MVT::v4i32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (NEONvceqz:v4i32 QPR:v4i32:$Vm) - Complexity = 3
                  // Dst: (VCEQzv4i32:v4i32 QPR:v4i32:$Vm)
/*75388*/       /*Scope*/ 20, /*->75409*/
/*75389*/         OPC_CheckChild0Type, MVT::v4f32,
/*75391*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*75393*/         OPC_EmitInteger, MVT::i32, 14, 
/*75396*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*75399*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VCEQzv4f32), 0,
                      1/*#VTs*/, MVT::v4i32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (NEONvceqz:v4i32 QPR:v4f32:$Vm) - Complexity = 3
                  // Dst: (VCEQzv4f32:v4i32 QPR:v4f32:$Vm)
/*75409*/       0, /*End of Scope*/
/*75410*/     0, // EndSwitchType
/*75411*/   /*SwitchOpcode*/ 71|128,1/*199*/, TARGET_VAL(ARMISD::VCGE),// ->75614
/*75415*/     OPC_RecordChild0, // #0 = $Vn
/*75416*/     OPC_SwitchType /*6 cases */, 22, MVT::v8i8,// ->75441
/*75419*/       OPC_CheckChild0Type, MVT::v8i8,
/*75421*/       OPC_RecordChild1, // #1 = $Vm
/*75422*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*75424*/       OPC_EmitInteger, MVT::i32, 14, 
/*75427*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*75430*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VCGEsv8i8), 0,
                    1/*#VTs*/, MVT::v8i8, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (NEONvcge:v8i8 DPR:v8i8:$Vn, DPR:v8i8:$Vm) - Complexity = 3
                // Dst: (VCGEsv8i8:v8i8 DPR:v8i8:$Vn, DPR:v8i8:$Vm)
/*75441*/     /*SwitchType*/ 22, MVT::v4i16,// ->75465
/*75443*/       OPC_CheckChild0Type, MVT::v4i16,
/*75445*/       OPC_RecordChild1, // #1 = $Vm
/*75446*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*75448*/       OPC_EmitInteger, MVT::i32, 14, 
/*75451*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*75454*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VCGEsv4i16), 0,
                    1/*#VTs*/, MVT::v4i16, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (NEONvcge:v4i16 DPR:v4i16:$Vn, DPR:v4i16:$Vm) - Complexity = 3
                // Dst: (VCGEsv4i16:v4i16 DPR:v4i16:$Vn, DPR:v4i16:$Vm)
/*75465*/     /*SwitchType*/ 48, MVT::v2i32,// ->75515
/*75467*/       OPC_Scope, 22, /*->75491*/ // 2 children in Scope
/*75469*/         OPC_CheckChild0Type, MVT::v2i32,
/*75471*/         OPC_RecordChild1, // #1 = $Vm
/*75472*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*75474*/         OPC_EmitInteger, MVT::i32, 14, 
/*75477*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*75480*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VCGEsv2i32), 0,
                      1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (NEONvcge:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm) - Complexity = 3
                  // Dst: (VCGEsv2i32:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*75491*/       /*Scope*/ 22, /*->75514*/
/*75492*/         OPC_CheckChild0Type, MVT::v2f32,
/*75494*/         OPC_RecordChild1, // #1 = $Vm
/*75495*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*75497*/         OPC_EmitInteger, MVT::i32, 14, 
/*75500*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*75503*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VCGEfd), 0,
                      1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (NEONvcge:v2i32 DPR:v2f32:$Vn, DPR:v2f32:$Vm) - Complexity = 3
                  // Dst: (VCGEfd:v2i32 DPR:v2f32:$Vn, DPR:v2f32:$Vm)
/*75514*/       0, /*End of Scope*/
/*75515*/     /*SwitchType*/ 22, MVT::v16i8,// ->75539
/*75517*/       OPC_CheckChild0Type, MVT::v16i8,
/*75519*/       OPC_RecordChild1, // #1 = $Vm
/*75520*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*75522*/       OPC_EmitInteger, MVT::i32, 14, 
/*75525*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*75528*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VCGEsv16i8), 0,
                    1/*#VTs*/, MVT::v16i8, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (NEONvcge:v16i8 QPR:v16i8:$Vn, QPR:v16i8:$Vm) - Complexity = 3
                // Dst: (VCGEsv16i8:v16i8 QPR:v16i8:$Vn, QPR:v16i8:$Vm)
/*75539*/     /*SwitchType*/ 22, MVT::v8i16,// ->75563
/*75541*/       OPC_CheckChild0Type, MVT::v8i16,
/*75543*/       OPC_RecordChild1, // #1 = $Vm
/*75544*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*75546*/       OPC_EmitInteger, MVT::i32, 14, 
/*75549*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*75552*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VCGEsv8i16), 0,
                    1/*#VTs*/, MVT::v8i16, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (NEONvcge:v8i16 QPR:v8i16:$Vn, QPR:v8i16:$Vm) - Complexity = 3
                // Dst: (VCGEsv8i16:v8i16 QPR:v8i16:$Vn, QPR:v8i16:$Vm)
/*75563*/     /*SwitchType*/ 48, MVT::v4i32,// ->75613
/*75565*/       OPC_Scope, 22, /*->75589*/ // 2 children in Scope
/*75567*/         OPC_CheckChild0Type, MVT::v4i32,
/*75569*/         OPC_RecordChild1, // #1 = $Vm
/*75570*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*75572*/         OPC_EmitInteger, MVT::i32, 14, 
/*75575*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*75578*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VCGEsv4i32), 0,
                      1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (NEONvcge:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm) - Complexity = 3
                  // Dst: (VCGEsv4i32:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm)
/*75589*/       /*Scope*/ 22, /*->75612*/
/*75590*/         OPC_CheckChild0Type, MVT::v4f32,
/*75592*/         OPC_RecordChild1, // #1 = $Vm
/*75593*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*75595*/         OPC_EmitInteger, MVT::i32, 14, 
/*75598*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*75601*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VCGEfq), 0,
                      1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (NEONvcge:v4i32 QPR:v4f32:$Vn, QPR:v4f32:$Vm) - Complexity = 3
                  // Dst: (VCGEfq:v4i32 QPR:v4f32:$Vn, QPR:v4f32:$Vm)
/*75612*/       0, /*End of Scope*/
/*75613*/     0, // EndSwitchType
/*75614*/   /*SwitchOpcode*/ 19|128,1/*147*/, TARGET_VAL(ARMISD::VCGEU),// ->75765
/*75618*/     OPC_RecordChild0, // #0 = $Vn
/*75619*/     OPC_SwitchType /*6 cases */, 22, MVT::v8i8,// ->75644
/*75622*/       OPC_CheckChild0Type, MVT::v8i8,
/*75624*/       OPC_RecordChild1, // #1 = $Vm
/*75625*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*75627*/       OPC_EmitInteger, MVT::i32, 14, 
/*75630*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*75633*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VCGEuv8i8), 0,
                    1/*#VTs*/, MVT::v8i8, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (NEONvcgeu:v8i8 DPR:v8i8:$Vn, DPR:v8i8:$Vm) - Complexity = 3
                // Dst: (VCGEuv8i8:v8i8 DPR:v8i8:$Vn, DPR:v8i8:$Vm)
/*75644*/     /*SwitchType*/ 22, MVT::v4i16,// ->75668
/*75646*/       OPC_CheckChild0Type, MVT::v4i16,
/*75648*/       OPC_RecordChild1, // #1 = $Vm
/*75649*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*75651*/       OPC_EmitInteger, MVT::i32, 14, 
/*75654*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*75657*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VCGEuv4i16), 0,
                    1/*#VTs*/, MVT::v4i16, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (NEONvcgeu:v4i16 DPR:v4i16:$Vn, DPR:v4i16:$Vm) - Complexity = 3
                // Dst: (VCGEuv4i16:v4i16 DPR:v4i16:$Vn, DPR:v4i16:$Vm)
/*75668*/     /*SwitchType*/ 22, MVT::v2i32,// ->75692
/*75670*/       OPC_CheckChild0Type, MVT::v2i32,
/*75672*/       OPC_RecordChild1, // #1 = $Vm
/*75673*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*75675*/       OPC_EmitInteger, MVT::i32, 14, 
/*75678*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*75681*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VCGEuv2i32), 0,
                    1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (NEONvcgeu:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm) - Complexity = 3
                // Dst: (VCGEuv2i32:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*75692*/     /*SwitchType*/ 22, MVT::v16i8,// ->75716
/*75694*/       OPC_CheckChild0Type, MVT::v16i8,
/*75696*/       OPC_RecordChild1, // #1 = $Vm
/*75697*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*75699*/       OPC_EmitInteger, MVT::i32, 14, 
/*75702*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*75705*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VCGEuv16i8), 0,
                    1/*#VTs*/, MVT::v16i8, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (NEONvcgeu:v16i8 QPR:v16i8:$Vn, QPR:v16i8:$Vm) - Complexity = 3
                // Dst: (VCGEuv16i8:v16i8 QPR:v16i8:$Vn, QPR:v16i8:$Vm)
/*75716*/     /*SwitchType*/ 22, MVT::v8i16,// ->75740
/*75718*/       OPC_CheckChild0Type, MVT::v8i16,
/*75720*/       OPC_RecordChild1, // #1 = $Vm
/*75721*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*75723*/       OPC_EmitInteger, MVT::i32, 14, 
/*75726*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*75729*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VCGEuv8i16), 0,
                    1/*#VTs*/, MVT::v8i16, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (NEONvcgeu:v8i16 QPR:v8i16:$Vn, QPR:v8i16:$Vm) - Complexity = 3
                // Dst: (VCGEuv8i16:v8i16 QPR:v8i16:$Vn, QPR:v8i16:$Vm)
/*75740*/     /*SwitchType*/ 22, MVT::v4i32,// ->75764
/*75742*/       OPC_CheckChild0Type, MVT::v4i32,
/*75744*/       OPC_RecordChild1, // #1 = $Vm
/*75745*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*75747*/       OPC_EmitInteger, MVT::i32, 14, 
/*75750*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*75753*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VCGEuv4i32), 0,
                    1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (NEONvcgeu:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm) - Complexity = 3
                // Dst: (VCGEuv4i32:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm)
/*75764*/     0, // EndSwitchType
/*75765*/   /*SwitchOpcode*/ 55|128,1/*183*/, TARGET_VAL(ARMISD::VCGEZ),// ->75952
/*75769*/     OPC_RecordChild0, // #0 = $Vm
/*75770*/     OPC_SwitchType /*6 cases */, 20, MVT::v8i8,// ->75793
/*75773*/       OPC_CheckChild0Type, MVT::v8i8,
/*75775*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*75777*/       OPC_EmitInteger, MVT::i32, 14, 
/*75780*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*75783*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VCGEzv8i8), 0,
                    1/*#VTs*/, MVT::v8i8, 3/*#Ops*/, 0, 1, 2, 
                // Src: (NEONvcgez:v8i8 DPR:v8i8:$Vm) - Complexity = 3
                // Dst: (VCGEzv8i8:v8i8 DPR:v8i8:$Vm)
/*75793*/     /*SwitchType*/ 20, MVT::v4i16,// ->75815
/*75795*/       OPC_CheckChild0Type, MVT::v4i16,
/*75797*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*75799*/       OPC_EmitInteger, MVT::i32, 14, 
/*75802*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*75805*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VCGEzv4i16), 0,
                    1/*#VTs*/, MVT::v4i16, 3/*#Ops*/, 0, 1, 2, 
                // Src: (NEONvcgez:v4i16 DPR:v4i16:$Vm) - Complexity = 3
                // Dst: (VCGEzv4i16:v4i16 DPR:v4i16:$Vm)
/*75815*/     /*SwitchType*/ 44, MVT::v2i32,// ->75861
/*75817*/       OPC_Scope, 20, /*->75839*/ // 2 children in Scope
/*75819*/         OPC_CheckChild0Type, MVT::v2i32,
/*75821*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*75823*/         OPC_EmitInteger, MVT::i32, 14, 
/*75826*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*75829*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VCGEzv2i32), 0,
                      1/*#VTs*/, MVT::v2i32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (NEONvcgez:v2i32 DPR:v2i32:$Vm) - Complexity = 3
                  // Dst: (VCGEzv2i32:v2i32 DPR:v2i32:$Vm)
/*75839*/       /*Scope*/ 20, /*->75860*/
/*75840*/         OPC_CheckChild0Type, MVT::v2f32,
/*75842*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*75844*/         OPC_EmitInteger, MVT::i32, 14, 
/*75847*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*75850*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VCGEzv2f32), 0,
                      1/*#VTs*/, MVT::v2i32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (NEONvcgez:v2i32 DPR:v2f32:$Vm) - Complexity = 3
                  // Dst: (VCGEzv2f32:v2i32 DPR:v2f32:$Vm)
/*75860*/       0, /*End of Scope*/
/*75861*/     /*SwitchType*/ 20, MVT::v16i8,// ->75883
/*75863*/       OPC_CheckChild0Type, MVT::v16i8,
/*75865*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*75867*/       OPC_EmitInteger, MVT::i32, 14, 
/*75870*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*75873*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VCGEzv16i8), 0,
                    1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 0, 1, 2, 
                // Src: (NEONvcgez:v16i8 QPR:v16i8:$Vm) - Complexity = 3
                // Dst: (VCGEzv16i8:v16i8 QPR:v16i8:$Vm)
/*75883*/     /*SwitchType*/ 20, MVT::v8i16,// ->75905
/*75885*/       OPC_CheckChild0Type, MVT::v8i16,
/*75887*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*75889*/       OPC_EmitInteger, MVT::i32, 14, 
/*75892*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*75895*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VCGEzv8i16), 0,
                    1/*#VTs*/, MVT::v8i16, 3/*#Ops*/, 0, 1, 2, 
                // Src: (NEONvcgez:v8i16 QPR:v8i16:$Vm) - Complexity = 3
                // Dst: (VCGEzv8i16:v8i16 QPR:v8i16:$Vm)
/*75905*/     /*SwitchType*/ 44, MVT::v4i32,// ->75951
/*75907*/       OPC_Scope, 20, /*->75929*/ // 2 children in Scope
/*75909*/         OPC_CheckChild0Type, MVT::v4i32,
/*75911*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*75913*/         OPC_EmitInteger, MVT::i32, 14, 
/*75916*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*75919*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VCGEzv4i32), 0,
                      1/*#VTs*/, MVT::v4i32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (NEONvcgez:v4i32 QPR:v4i32:$Vm) - Complexity = 3
                  // Dst: (VCGEzv4i32:v4i32 QPR:v4i32:$Vm)
/*75929*/       /*Scope*/ 20, /*->75950*/
/*75930*/         OPC_CheckChild0Type, MVT::v4f32,
/*75932*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*75934*/         OPC_EmitInteger, MVT::i32, 14, 
/*75937*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*75940*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VCGEzv4f32), 0,
                      1/*#VTs*/, MVT::v4i32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (NEONvcgez:v4i32 QPR:v4f32:$Vm) - Complexity = 3
                  // Dst: (VCGEzv4f32:v4i32 QPR:v4f32:$Vm)
/*75950*/       0, /*End of Scope*/
/*75951*/     0, // EndSwitchType
/*75952*/   /*SwitchOpcode*/ 55|128,1/*183*/, TARGET_VAL(ARMISD::VCLEZ),// ->76139
/*75956*/     OPC_RecordChild0, // #0 = $Vm
/*75957*/     OPC_SwitchType /*6 cases */, 20, MVT::v8i8,// ->75980
/*75960*/       OPC_CheckChild0Type, MVT::v8i8,
/*75962*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*75964*/       OPC_EmitInteger, MVT::i32, 14, 
/*75967*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*75970*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VCLEzv8i8), 0,
                    1/*#VTs*/, MVT::v8i8, 3/*#Ops*/, 0, 1, 2, 
                // Src: (NEONvclez:v8i8 DPR:v8i8:$Vm) - Complexity = 3
                // Dst: (VCLEzv8i8:v8i8 DPR:v8i8:$Vm)
/*75980*/     /*SwitchType*/ 20, MVT::v4i16,// ->76002
/*75982*/       OPC_CheckChild0Type, MVT::v4i16,
/*75984*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*75986*/       OPC_EmitInteger, MVT::i32, 14, 
/*75989*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*75992*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VCLEzv4i16), 0,
                    1/*#VTs*/, MVT::v4i16, 3/*#Ops*/, 0, 1, 2, 
                // Src: (NEONvclez:v4i16 DPR:v4i16:$Vm) - Complexity = 3
                // Dst: (VCLEzv4i16:v4i16 DPR:v4i16:$Vm)
/*76002*/     /*SwitchType*/ 44, MVT::v2i32,// ->76048
/*76004*/       OPC_Scope, 20, /*->76026*/ // 2 children in Scope
/*76006*/         OPC_CheckChild0Type, MVT::v2i32,
/*76008*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*76010*/         OPC_EmitInteger, MVT::i32, 14, 
/*76013*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*76016*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VCLEzv2i32), 0,
                      1/*#VTs*/, MVT::v2i32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (NEONvclez:v2i32 DPR:v2i32:$Vm) - Complexity = 3
                  // Dst: (VCLEzv2i32:v2i32 DPR:v2i32:$Vm)
/*76026*/       /*Scope*/ 20, /*->76047*/
/*76027*/         OPC_CheckChild0Type, MVT::v2f32,
/*76029*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*76031*/         OPC_EmitInteger, MVT::i32, 14, 
/*76034*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*76037*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VCLEzv2f32), 0,
                      1/*#VTs*/, MVT::v2i32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (NEONvclez:v2i32 DPR:v2f32:$Vm) - Complexity = 3
                  // Dst: (VCLEzv2f32:v2i32 DPR:v2f32:$Vm)
/*76047*/       0, /*End of Scope*/
/*76048*/     /*SwitchType*/ 20, MVT::v16i8,// ->76070
/*76050*/       OPC_CheckChild0Type, MVT::v16i8,
/*76052*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*76054*/       OPC_EmitInteger, MVT::i32, 14, 
/*76057*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*76060*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VCLEzv16i8), 0,
                    1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 0, 1, 2, 
                // Src: (NEONvclez:v16i8 QPR:v16i8:$Vm) - Complexity = 3
                // Dst: (VCLEzv16i8:v16i8 QPR:v16i8:$Vm)
/*76070*/     /*SwitchType*/ 20, MVT::v8i16,// ->76092
/*76072*/       OPC_CheckChild0Type, MVT::v8i16,
/*76074*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*76076*/       OPC_EmitInteger, MVT::i32, 14, 
/*76079*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*76082*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VCLEzv8i16), 0,
                    1/*#VTs*/, MVT::v8i16, 3/*#Ops*/, 0, 1, 2, 
                // Src: (NEONvclez:v8i16 QPR:v8i16:$Vm) - Complexity = 3
                // Dst: (VCLEzv8i16:v8i16 QPR:v8i16:$Vm)
/*76092*/     /*SwitchType*/ 44, MVT::v4i32,// ->76138
/*76094*/       OPC_Scope, 20, /*->76116*/ // 2 children in Scope
/*76096*/         OPC_CheckChild0Type, MVT::v4i32,
/*76098*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*76100*/         OPC_EmitInteger, MVT::i32, 14, 
/*76103*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*76106*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VCLEzv4i32), 0,
                      1/*#VTs*/, MVT::v4i32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (NEONvclez:v4i32 QPR:v4i32:$Vm) - Complexity = 3
                  // Dst: (VCLEzv4i32:v4i32 QPR:v4i32:$Vm)
/*76116*/       /*Scope*/ 20, /*->76137*/
/*76117*/         OPC_CheckChild0Type, MVT::v4f32,
/*76119*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*76121*/         OPC_EmitInteger, MVT::i32, 14, 
/*76124*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*76127*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VCLEzv4f32), 0,
                      1/*#VTs*/, MVT::v4i32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (NEONvclez:v4i32 QPR:v4f32:$Vm) - Complexity = 3
                  // Dst: (VCLEzv4f32:v4i32 QPR:v4f32:$Vm)
/*76137*/       0, /*End of Scope*/
/*76138*/     0, // EndSwitchType
/*76139*/   /*SwitchOpcode*/ 71|128,1/*199*/, TARGET_VAL(ARMISD::VCGT),// ->76342
/*76143*/     OPC_RecordChild0, // #0 = $Vn
/*76144*/     OPC_SwitchType /*6 cases */, 22, MVT::v8i8,// ->76169
/*76147*/       OPC_CheckChild0Type, MVT::v8i8,
/*76149*/       OPC_RecordChild1, // #1 = $Vm
/*76150*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*76152*/       OPC_EmitInteger, MVT::i32, 14, 
/*76155*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*76158*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VCGTsv8i8), 0,
                    1/*#VTs*/, MVT::v8i8, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (NEONvcgt:v8i8 DPR:v8i8:$Vn, DPR:v8i8:$Vm) - Complexity = 3
                // Dst: (VCGTsv8i8:v8i8 DPR:v8i8:$Vn, DPR:v8i8:$Vm)
/*76169*/     /*SwitchType*/ 22, MVT::v4i16,// ->76193
/*76171*/       OPC_CheckChild0Type, MVT::v4i16,
/*76173*/       OPC_RecordChild1, // #1 = $Vm
/*76174*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*76176*/       OPC_EmitInteger, MVT::i32, 14, 
/*76179*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*76182*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VCGTsv4i16), 0,
                    1/*#VTs*/, MVT::v4i16, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (NEONvcgt:v4i16 DPR:v4i16:$Vn, DPR:v4i16:$Vm) - Complexity = 3
                // Dst: (VCGTsv4i16:v4i16 DPR:v4i16:$Vn, DPR:v4i16:$Vm)
/*76193*/     /*SwitchType*/ 48, MVT::v2i32,// ->76243
/*76195*/       OPC_Scope, 22, /*->76219*/ // 2 children in Scope
/*76197*/         OPC_CheckChild0Type, MVT::v2i32,
/*76199*/         OPC_RecordChild1, // #1 = $Vm
/*76200*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*76202*/         OPC_EmitInteger, MVT::i32, 14, 
/*76205*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*76208*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VCGTsv2i32), 0,
                      1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (NEONvcgt:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm) - Complexity = 3
                  // Dst: (VCGTsv2i32:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*76219*/       /*Scope*/ 22, /*->76242*/
/*76220*/         OPC_CheckChild0Type, MVT::v2f32,
/*76222*/         OPC_RecordChild1, // #1 = $Vm
/*76223*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*76225*/         OPC_EmitInteger, MVT::i32, 14, 
/*76228*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*76231*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VCGTfd), 0,
                      1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (NEONvcgt:v2i32 DPR:v2f32:$Vn, DPR:v2f32:$Vm) - Complexity = 3
                  // Dst: (VCGTfd:v2i32 DPR:v2f32:$Vn, DPR:v2f32:$Vm)
/*76242*/       0, /*End of Scope*/
/*76243*/     /*SwitchType*/ 22, MVT::v16i8,// ->76267
/*76245*/       OPC_CheckChild0Type, MVT::v16i8,
/*76247*/       OPC_RecordChild1, // #1 = $Vm
/*76248*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*76250*/       OPC_EmitInteger, MVT::i32, 14, 
/*76253*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*76256*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VCGTsv16i8), 0,
                    1/*#VTs*/, MVT::v16i8, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (NEONvcgt:v16i8 QPR:v16i8:$Vn, QPR:v16i8:$Vm) - Complexity = 3
                // Dst: (VCGTsv16i8:v16i8 QPR:v16i8:$Vn, QPR:v16i8:$Vm)
/*76267*/     /*SwitchType*/ 22, MVT::v8i16,// ->76291
/*76269*/       OPC_CheckChild0Type, MVT::v8i16,
/*76271*/       OPC_RecordChild1, // #1 = $Vm
/*76272*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*76274*/       OPC_EmitInteger, MVT::i32, 14, 
/*76277*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*76280*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VCGTsv8i16), 0,
                    1/*#VTs*/, MVT::v8i16, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (NEONvcgt:v8i16 QPR:v8i16:$Vn, QPR:v8i16:$Vm) - Complexity = 3
                // Dst: (VCGTsv8i16:v8i16 QPR:v8i16:$Vn, QPR:v8i16:$Vm)
/*76291*/     /*SwitchType*/ 48, MVT::v4i32,// ->76341
/*76293*/       OPC_Scope, 22, /*->76317*/ // 2 children in Scope
/*76295*/         OPC_CheckChild0Type, MVT::v4i32,
/*76297*/         OPC_RecordChild1, // #1 = $Vm
/*76298*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*76300*/         OPC_EmitInteger, MVT::i32, 14, 
/*76303*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*76306*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VCGTsv4i32), 0,
                      1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (NEONvcgt:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm) - Complexity = 3
                  // Dst: (VCGTsv4i32:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm)
/*76317*/       /*Scope*/ 22, /*->76340*/
/*76318*/         OPC_CheckChild0Type, MVT::v4f32,
/*76320*/         OPC_RecordChild1, // #1 = $Vm
/*76321*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*76323*/         OPC_EmitInteger, MVT::i32, 14, 
/*76326*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*76329*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VCGTfq), 0,
                      1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                  // Src: (NEONvcgt:v4i32 QPR:v4f32:$Vn, QPR:v4f32:$Vm) - Complexity = 3
                  // Dst: (VCGTfq:v4i32 QPR:v4f32:$Vn, QPR:v4f32:$Vm)
/*76340*/       0, /*End of Scope*/
/*76341*/     0, // EndSwitchType
/*76342*/   /*SwitchOpcode*/ 19|128,1/*147*/, TARGET_VAL(ARMISD::VCGTU),// ->76493
/*76346*/     OPC_RecordChild0, // #0 = $Vn
/*76347*/     OPC_SwitchType /*6 cases */, 22, MVT::v8i8,// ->76372
/*76350*/       OPC_CheckChild0Type, MVT::v8i8,
/*76352*/       OPC_RecordChild1, // #1 = $Vm
/*76353*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*76355*/       OPC_EmitInteger, MVT::i32, 14, 
/*76358*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*76361*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VCGTuv8i8), 0,
                    1/*#VTs*/, MVT::v8i8, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (NEONvcgtu:v8i8 DPR:v8i8:$Vn, DPR:v8i8:$Vm) - Complexity = 3
                // Dst: (VCGTuv8i8:v8i8 DPR:v8i8:$Vn, DPR:v8i8:$Vm)
/*76372*/     /*SwitchType*/ 22, MVT::v4i16,// ->76396
/*76374*/       OPC_CheckChild0Type, MVT::v4i16,
/*76376*/       OPC_RecordChild1, // #1 = $Vm
/*76377*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*76379*/       OPC_EmitInteger, MVT::i32, 14, 
/*76382*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*76385*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VCGTuv4i16), 0,
                    1/*#VTs*/, MVT::v4i16, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (NEONvcgtu:v4i16 DPR:v4i16:$Vn, DPR:v4i16:$Vm) - Complexity = 3
                // Dst: (VCGTuv4i16:v4i16 DPR:v4i16:$Vn, DPR:v4i16:$Vm)
/*76396*/     /*SwitchType*/ 22, MVT::v2i32,// ->76420
/*76398*/       OPC_CheckChild0Type, MVT::v2i32,
/*76400*/       OPC_RecordChild1, // #1 = $Vm
/*76401*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*76403*/       OPC_EmitInteger, MVT::i32, 14, 
/*76406*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*76409*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VCGTuv2i32), 0,
                    1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (NEONvcgtu:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm) - Complexity = 3
                // Dst: (VCGTuv2i32:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*76420*/     /*SwitchType*/ 22, MVT::v16i8,// ->76444
/*76422*/       OPC_CheckChild0Type, MVT::v16i8,
/*76424*/       OPC_RecordChild1, // #1 = $Vm
/*76425*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*76427*/       OPC_EmitInteger, MVT::i32, 14, 
/*76430*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*76433*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VCGTuv16i8), 0,
                    1/*#VTs*/, MVT::v16i8, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (NEONvcgtu:v16i8 QPR:v16i8:$Vn, QPR:v16i8:$Vm) - Complexity = 3
                // Dst: (VCGTuv16i8:v16i8 QPR:v16i8:$Vn, QPR:v16i8:$Vm)
/*76444*/     /*SwitchType*/ 22, MVT::v8i16,// ->76468
/*76446*/       OPC_CheckChild0Type, MVT::v8i16,
/*76448*/       OPC_RecordChild1, // #1 = $Vm
/*76449*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*76451*/       OPC_EmitInteger, MVT::i32, 14, 
/*76454*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*76457*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VCGTuv8i16), 0,
                    1/*#VTs*/, MVT::v8i16, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (NEONvcgtu:v8i16 QPR:v8i16:$Vn, QPR:v8i16:$Vm) - Complexity = 3
                // Dst: (VCGTuv8i16:v8i16 QPR:v8i16:$Vn, QPR:v8i16:$Vm)
/*76468*/     /*SwitchType*/ 22, MVT::v4i32,// ->76492
/*76470*/       OPC_CheckChild0Type, MVT::v4i32,
/*76472*/       OPC_RecordChild1, // #1 = $Vm
/*76473*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*76475*/       OPC_EmitInteger, MVT::i32, 14, 
/*76478*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*76481*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VCGTuv4i32), 0,
                    1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (NEONvcgtu:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm) - Complexity = 3
                // Dst: (VCGTuv4i32:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm)
/*76492*/     0, // EndSwitchType
/*76493*/   /*SwitchOpcode*/ 55|128,1/*183*/, TARGET_VAL(ARMISD::VCGTZ),// ->76680
/*76497*/     OPC_RecordChild0, // #0 = $Vm
/*76498*/     OPC_SwitchType /*6 cases */, 20, MVT::v8i8,// ->76521
/*76501*/       OPC_CheckChild0Type, MVT::v8i8,
/*76503*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*76505*/       OPC_EmitInteger, MVT::i32, 14, 
/*76508*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*76511*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VCGTzv8i8), 0,
                    1/*#VTs*/, MVT::v8i8, 3/*#Ops*/, 0, 1, 2, 
                // Src: (NEONvcgtz:v8i8 DPR:v8i8:$Vm) - Complexity = 3
                // Dst: (VCGTzv8i8:v8i8 DPR:v8i8:$Vm)
/*76521*/     /*SwitchType*/ 20, MVT::v4i16,// ->76543
/*76523*/       OPC_CheckChild0Type, MVT::v4i16,
/*76525*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*76527*/       OPC_EmitInteger, MVT::i32, 14, 
/*76530*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*76533*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VCGTzv4i16), 0,
                    1/*#VTs*/, MVT::v4i16, 3/*#Ops*/, 0, 1, 2, 
                // Src: (NEONvcgtz:v4i16 DPR:v4i16:$Vm) - Complexity = 3
                // Dst: (VCGTzv4i16:v4i16 DPR:v4i16:$Vm)
/*76543*/     /*SwitchType*/ 44, MVT::v2i32,// ->76589
/*76545*/       OPC_Scope, 20, /*->76567*/ // 2 children in Scope
/*76547*/         OPC_CheckChild0Type, MVT::v2i32,
/*76549*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*76551*/         OPC_EmitInteger, MVT::i32, 14, 
/*76554*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*76557*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VCGTzv2i32), 0,
                      1/*#VTs*/, MVT::v2i32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (NEONvcgtz:v2i32 DPR:v2i32:$Vm) - Complexity = 3
                  // Dst: (VCGTzv2i32:v2i32 DPR:v2i32:$Vm)
/*76567*/       /*Scope*/ 20, /*->76588*/
/*76568*/         OPC_CheckChild0Type, MVT::v2f32,
/*76570*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*76572*/         OPC_EmitInteger, MVT::i32, 14, 
/*76575*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*76578*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VCGTzv2f32), 0,
                      1/*#VTs*/, MVT::v2i32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (NEONvcgtz:v2i32 DPR:v2f32:$Vm) - Complexity = 3
                  // Dst: (VCGTzv2f32:v2i32 DPR:v2f32:$Vm)
/*76588*/       0, /*End of Scope*/
/*76589*/     /*SwitchType*/ 20, MVT::v16i8,// ->76611
/*76591*/       OPC_CheckChild0Type, MVT::v16i8,
/*76593*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*76595*/       OPC_EmitInteger, MVT::i32, 14, 
/*76598*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*76601*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VCGTzv16i8), 0,
                    1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 0, 1, 2, 
                // Src: (NEONvcgtz:v16i8 QPR:v16i8:$Vm) - Complexity = 3
                // Dst: (VCGTzv16i8:v16i8 QPR:v16i8:$Vm)
/*76611*/     /*SwitchType*/ 20, MVT::v8i16,// ->76633
/*76613*/       OPC_CheckChild0Type, MVT::v8i16,
/*76615*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*76617*/       OPC_EmitInteger, MVT::i32, 14, 
/*76620*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*76623*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VCGTzv8i16), 0,
                    1/*#VTs*/, MVT::v8i16, 3/*#Ops*/, 0, 1, 2, 
                // Src: (NEONvcgtz:v8i16 QPR:v8i16:$Vm) - Complexity = 3
                // Dst: (VCGTzv8i16:v8i16 QPR:v8i16:$Vm)
/*76633*/     /*SwitchType*/ 44, MVT::v4i32,// ->76679
/*76635*/       OPC_Scope, 20, /*->76657*/ // 2 children in Scope
/*76637*/         OPC_CheckChild0Type, MVT::v4i32,
/*76639*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*76641*/         OPC_EmitInteger, MVT::i32, 14, 
/*76644*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*76647*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VCGTzv4i32), 0,
                      1/*#VTs*/, MVT::v4i32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (NEONvcgtz:v4i32 QPR:v4i32:$Vm) - Complexity = 3
                  // Dst: (VCGTzv4i32:v4i32 QPR:v4i32:$Vm)
/*76657*/       /*Scope*/ 20, /*->76678*/
/*76658*/         OPC_CheckChild0Type, MVT::v4f32,
/*76660*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*76662*/         OPC_EmitInteger, MVT::i32, 14, 
/*76665*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*76668*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VCGTzv4f32), 0,
                      1/*#VTs*/, MVT::v4i32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (NEONvcgtz:v4i32 QPR:v4f32:$Vm) - Complexity = 3
                  // Dst: (VCGTzv4f32:v4i32 QPR:v4f32:$Vm)
/*76678*/       0, /*End of Scope*/
/*76679*/     0, // EndSwitchType
/*76680*/   /*SwitchOpcode*/ 55|128,1/*183*/, TARGET_VAL(ARMISD::VCLTZ),// ->76867
/*76684*/     OPC_RecordChild0, // #0 = $Vm
/*76685*/     OPC_SwitchType /*6 cases */, 20, MVT::v8i8,// ->76708
/*76688*/       OPC_CheckChild0Type, MVT::v8i8,
/*76690*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*76692*/       OPC_EmitInteger, MVT::i32, 14, 
/*76695*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*76698*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VCLTzv8i8), 0,
                    1/*#VTs*/, MVT::v8i8, 3/*#Ops*/, 0, 1, 2, 
                // Src: (NEONvcltz:v8i8 DPR:v8i8:$Vm) - Complexity = 3
                // Dst: (VCLTzv8i8:v8i8 DPR:v8i8:$Vm)
/*76708*/     /*SwitchType*/ 20, MVT::v4i16,// ->76730
/*76710*/       OPC_CheckChild0Type, MVT::v4i16,
/*76712*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*76714*/       OPC_EmitInteger, MVT::i32, 14, 
/*76717*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*76720*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VCLTzv4i16), 0,
                    1/*#VTs*/, MVT::v4i16, 3/*#Ops*/, 0, 1, 2, 
                // Src: (NEONvcltz:v4i16 DPR:v4i16:$Vm) - Complexity = 3
                // Dst: (VCLTzv4i16:v4i16 DPR:v4i16:$Vm)
/*76730*/     /*SwitchType*/ 44, MVT::v2i32,// ->76776
/*76732*/       OPC_Scope, 20, /*->76754*/ // 2 children in Scope
/*76734*/         OPC_CheckChild0Type, MVT::v2i32,
/*76736*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*76738*/         OPC_EmitInteger, MVT::i32, 14, 
/*76741*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*76744*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VCLTzv2i32), 0,
                      1/*#VTs*/, MVT::v2i32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (NEONvcltz:v2i32 DPR:v2i32:$Vm) - Complexity = 3
                  // Dst: (VCLTzv2i32:v2i32 DPR:v2i32:$Vm)
/*76754*/       /*Scope*/ 20, /*->76775*/
/*76755*/         OPC_CheckChild0Type, MVT::v2f32,
/*76757*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*76759*/         OPC_EmitInteger, MVT::i32, 14, 
/*76762*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*76765*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VCLTzv2f32), 0,
                      1/*#VTs*/, MVT::v2i32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (NEONvcltz:v2i32 DPR:v2f32:$Vm) - Complexity = 3
                  // Dst: (VCLTzv2f32:v2i32 DPR:v2f32:$Vm)
/*76775*/       0, /*End of Scope*/
/*76776*/     /*SwitchType*/ 20, MVT::v16i8,// ->76798
/*76778*/       OPC_CheckChild0Type, MVT::v16i8,
/*76780*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*76782*/       OPC_EmitInteger, MVT::i32, 14, 
/*76785*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*76788*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VCLTzv16i8), 0,
                    1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 0, 1, 2, 
                // Src: (NEONvcltz:v16i8 QPR:v16i8:$Vm) - Complexity = 3
                // Dst: (VCLTzv16i8:v16i8 QPR:v16i8:$Vm)
/*76798*/     /*SwitchType*/ 20, MVT::v8i16,// ->76820
/*76800*/       OPC_CheckChild0Type, MVT::v8i16,
/*76802*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*76804*/       OPC_EmitInteger, MVT::i32, 14, 
/*76807*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*76810*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VCLTzv8i16), 0,
                    1/*#VTs*/, MVT::v8i16, 3/*#Ops*/, 0, 1, 2, 
                // Src: (NEONvcltz:v8i16 QPR:v8i16:$Vm) - Complexity = 3
                // Dst: (VCLTzv8i16:v8i16 QPR:v8i16:$Vm)
/*76820*/     /*SwitchType*/ 44, MVT::v4i32,// ->76866
/*76822*/       OPC_Scope, 20, /*->76844*/ // 2 children in Scope
/*76824*/         OPC_CheckChild0Type, MVT::v4i32,
/*76826*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*76828*/         OPC_EmitInteger, MVT::i32, 14, 
/*76831*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*76834*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VCLTzv4i32), 0,
                      1/*#VTs*/, MVT::v4i32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (NEONvcltz:v4i32 QPR:v4i32:$Vm) - Complexity = 3
                  // Dst: (VCLTzv4i32:v4i32 QPR:v4i32:$Vm)
/*76844*/       /*Scope*/ 20, /*->76865*/
/*76845*/         OPC_CheckChild0Type, MVT::v4f32,
/*76847*/         OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*76849*/         OPC_EmitInteger, MVT::i32, 14, 
/*76852*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*76855*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VCLTzv4f32), 0,
                      1/*#VTs*/, MVT::v4i32, 3/*#Ops*/, 0, 1, 2, 
                  // Src: (NEONvcltz:v4i32 QPR:v4f32:$Vm) - Complexity = 3
                  // Dst: (VCLTzv4f32:v4i32 QPR:v4f32:$Vm)
/*76865*/       0, /*End of Scope*/
/*76866*/     0, // EndSwitchType
/*76867*/   /*SwitchOpcode*/ 19|128,1/*147*/, TARGET_VAL(ARMISD::VTST),// ->77018
/*76871*/     OPC_RecordChild0, // #0 = $Vn
/*76872*/     OPC_SwitchType /*6 cases */, 22, MVT::v8i8,// ->76897
/*76875*/       OPC_CheckChild0Type, MVT::v8i8,
/*76877*/       OPC_RecordChild1, // #1 = $Vm
/*76878*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*76880*/       OPC_EmitInteger, MVT::i32, 14, 
/*76883*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*76886*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VTSTv8i8), 0,
                    1/*#VTs*/, MVT::v8i8, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (NEONvtst:v8i8 DPR:v8i8:$Vn, DPR:v8i8:$Vm) - Complexity = 3
                // Dst: (VTSTv8i8:v8i8 DPR:v8i8:$Vn, DPR:v8i8:$Vm)
/*76897*/     /*SwitchType*/ 22, MVT::v4i16,// ->76921
/*76899*/       OPC_CheckChild0Type, MVT::v4i16,
/*76901*/       OPC_RecordChild1, // #1 = $Vm
/*76902*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*76904*/       OPC_EmitInteger, MVT::i32, 14, 
/*76907*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*76910*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VTSTv4i16), 0,
                    1/*#VTs*/, MVT::v4i16, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (NEONvtst:v4i16 DPR:v4i16:$Vn, DPR:v4i16:$Vm) - Complexity = 3
                // Dst: (VTSTv4i16:v4i16 DPR:v4i16:$Vn, DPR:v4i16:$Vm)
/*76921*/     /*SwitchType*/ 22, MVT::v2i32,// ->76945
/*76923*/       OPC_CheckChild0Type, MVT::v2i32,
/*76925*/       OPC_RecordChild1, // #1 = $Vm
/*76926*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*76928*/       OPC_EmitInteger, MVT::i32, 14, 
/*76931*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*76934*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VTSTv2i32), 0,
                    1/*#VTs*/, MVT::v2i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (NEONvtst:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm) - Complexity = 3
                // Dst: (VTSTv2i32:v2i32 DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*76945*/     /*SwitchType*/ 22, MVT::v16i8,// ->76969
/*76947*/       OPC_CheckChild0Type, MVT::v16i8,
/*76949*/       OPC_RecordChild1, // #1 = $Vm
/*76950*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*76952*/       OPC_EmitInteger, MVT::i32, 14, 
/*76955*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*76958*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VTSTv16i8), 0,
                    1/*#VTs*/, MVT::v16i8, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (NEONvtst:v16i8 QPR:v16i8:$Vn, QPR:v16i8:$Vm) - Complexity = 3
                // Dst: (VTSTv16i8:v16i8 QPR:v16i8:$Vn, QPR:v16i8:$Vm)
/*76969*/     /*SwitchType*/ 22, MVT::v8i16,// ->76993
/*76971*/       OPC_CheckChild0Type, MVT::v8i16,
/*76973*/       OPC_RecordChild1, // #1 = $Vm
/*76974*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*76976*/       OPC_EmitInteger, MVT::i32, 14, 
/*76979*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*76982*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VTSTv8i16), 0,
                    1/*#VTs*/, MVT::v8i16, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (NEONvtst:v8i16 QPR:v8i16:$Vn, QPR:v8i16:$Vm) - Complexity = 3
                // Dst: (VTSTv8i16:v8i16 QPR:v8i16:$Vn, QPR:v8i16:$Vm)
/*76993*/     /*SwitchType*/ 22, MVT::v4i32,// ->77017
/*76995*/       OPC_CheckChild0Type, MVT::v4i32,
/*76997*/       OPC_RecordChild1, // #1 = $Vm
/*76998*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*77000*/       OPC_EmitInteger, MVT::i32, 14, 
/*77003*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*77006*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VTSTv4i32), 0,
                    1/*#VTs*/, MVT::v4i32, 4/*#Ops*/, 0, 1, 2, 3, 
                // Src: (NEONvtst:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm) - Complexity = 3
                // Dst: (VTSTv4i32:v4i32 QPR:v4i32:$Vn, QPR:v4i32:$Vm)
/*77017*/     0, // EndSwitchType
/*77018*/   /*SwitchOpcode*/ 49, TARGET_VAL(ARMISD::VBSL),// ->77070
/*77021*/     OPC_RecordChild0, // #0 = $src1
/*77022*/     OPC_RecordChild1, // #1 = $Vn
/*77023*/     OPC_RecordChild2, // #2 = $Vm
/*77024*/     OPC_SwitchType /*2 cases */, 20, MVT::v2i32,// ->77047
/*77027*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*77029*/       OPC_EmitInteger, MVT::i32, 14, 
/*77032*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*77035*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VBSLd), 0,
                    1/*#VTs*/, MVT::v2i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                // Src: (NEONvbsl:v2i32 DPR:v2i32:$src1, DPR:v2i32:$Vn, DPR:v2i32:$Vm) - Complexity = 3
                // Dst: (VBSLd:v2i32 DPR:v2i32:$src1, DPR:v2i32:$Vn, DPR:v2i32:$Vm)
/*77047*/     /*SwitchType*/ 20, MVT::v4i32,// ->77069
/*77049*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*77051*/       OPC_EmitInteger, MVT::i32, 14, 
/*77054*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*77057*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VBSLq), 0,
                    1/*#VTs*/, MVT::v4i32, 5/*#Ops*/, 0, 1, 2, 3, 4, 
                // Src: (NEONvbsl:v4i32 QPR:v4i32:$src1, QPR:v4i32:$Vn, QPR:v4i32:$Vm) - Complexity = 3
                // Dst: (VBSLq:v4i32 QPR:v4i32:$src1, QPR:v4i32:$Vn, QPR:v4i32:$Vm)
/*77069*/     0, // EndSwitchType
/*77070*/   /*SwitchOpcode*/ 43, TARGET_VAL(ISD::CTPOP),// ->77116
/*77073*/     OPC_RecordChild0, // #0 = $Vm
/*77074*/     OPC_SwitchType /*2 cases */, 18, MVT::v8i8,// ->77095
/*77077*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*77079*/       OPC_EmitInteger, MVT::i32, 14, 
/*77082*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*77085*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VCNTd), 0,
                    1/*#VTs*/, MVT::v8i8, 3/*#Ops*/, 0, 1, 2, 
                // Src: (ctpop:v8i8 DPR:v8i8:$Vm) - Complexity = 3
                // Dst: (VCNTd:v8i8 DPR:v8i8:$Vm)
/*77095*/     /*SwitchType*/ 18, MVT::v16i8,// ->77115
/*77097*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*77099*/       OPC_EmitInteger, MVT::i32, 14, 
/*77102*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*77105*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VCNTq), 0,
                    1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 0, 1, 2, 
                // Src: (ctpop:v16i8 QPR:v16i8:$Vm) - Complexity = 3
                // Dst: (VCNTq:v16i8 QPR:v16i8:$Vm)
/*77115*/     0, // EndSwitchType
/*77116*/   /*SwitchOpcode*/ 69, TARGET_VAL(ISD::SIGN_EXTEND),// ->77188
/*77119*/     OPC_RecordChild0, // #0 = $Vm
/*77120*/     OPC_SwitchType /*3 cases */, 20, MVT::v8i16,// ->77143
/*77123*/       OPC_CheckChild0Type, MVT::v8i8,
/*77125*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*77127*/       OPC_EmitInteger, MVT::i32, 14, 
/*77130*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*77133*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VMOVLsv8i16), 0,
                    1/*#VTs*/, MVT::v8i16, 3/*#Ops*/, 0, 1, 2, 
                // Src: (sext:v8i16 DPR:v8i8:$Vm) - Complexity = 3
                // Dst: (VMOVLsv8i16:v8i16 DPR:v8i8:$Vm)
/*77143*/     /*SwitchType*/ 20, MVT::v4i32,// ->77165
/*77145*/       OPC_CheckChild0Type, MVT::v4i16,
/*77147*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*77149*/       OPC_EmitInteger, MVT::i32, 14, 
/*77152*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*77155*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VMOVLsv4i32), 0,
                    1/*#VTs*/, MVT::v4i32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (sext:v4i32 DPR:v4i16:$Vm) - Complexity = 3
                // Dst: (VMOVLsv4i32:v4i32 DPR:v4i16:$Vm)
/*77165*/     /*SwitchType*/ 20, MVT::v2i64,// ->77187
/*77167*/       OPC_CheckChild0Type, MVT::v2i32,
/*77169*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*77171*/       OPC_EmitInteger, MVT::i32, 14, 
/*77174*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*77177*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VMOVLsv2i64), 0,
                    1/*#VTs*/, MVT::v2i64, 3/*#Ops*/, 0, 1, 2, 
                // Src: (sext:v2i64 DPR:v2i32:$Vm) - Complexity = 3
                // Dst: (VMOVLsv2i64:v2i64 DPR:v2i32:$Vm)
/*77187*/     0, // EndSwitchType
/*77188*/   /*SwitchOpcode*/ 63, TARGET_VAL(ISD::ANY_EXTEND),// ->77254
/*77191*/     OPC_RecordChild0, // #0 = $Vm
/*77192*/     OPC_SwitchType /*3 cases */, 18, MVT::v8i16,// ->77213
/*77195*/       OPC_CheckChild0Type, MVT::v8i8,
/*77197*/       OPC_EmitInteger, MVT::i32, 14, 
/*77200*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*77203*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VMOVLuv8i16), 0,
                    1/*#VTs*/, MVT::v8i16, 3/*#Ops*/, 0, 1, 2, 
                // Src: (anyext:v8i16 DPR:v8i8:$Vm) - Complexity = 3
                // Dst: (VMOVLuv8i16:v8i16 DPR:v8i8:$Vm)
/*77213*/     /*SwitchType*/ 18, MVT::v4i32,// ->77233
/*77215*/       OPC_CheckChild0Type, MVT::v4i16,
/*77217*/       OPC_EmitInteger, MVT::i32, 14, 
/*77220*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*77223*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VMOVLuv4i32), 0,
                    1/*#VTs*/, MVT::v4i32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (anyext:v4i32 DPR:v4i16:$Vm) - Complexity = 3
                // Dst: (VMOVLuv4i32:v4i32 DPR:v4i16:$Vm)
/*77233*/     /*SwitchType*/ 18, MVT::v2i64,// ->77253
/*77235*/       OPC_CheckChild0Type, MVT::v2i32,
/*77237*/       OPC_EmitInteger, MVT::i32, 14, 
/*77240*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*77243*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VMOVLuv2i64), 0,
                    1/*#VTs*/, MVT::v2i64, 3/*#Ops*/, 0, 1, 2, 
                // Src: (anyext:v2i64 DPR:v2i32:$Vm) - Complexity = 3
                // Dst: (VMOVLuv2i64:v2i64 DPR:v2i32:$Vm)
/*77253*/     0, // EndSwitchType
/*77254*/   /*SwitchOpcode*/ 47, TARGET_VAL(ISD::FP_TO_SINT),// ->77304
/*77257*/     OPC_RecordChild0, // #0 = $Vm
/*77258*/     OPC_SwitchType /*2 cases */, 20, MVT::v2i32,// ->77281
/*77261*/       OPC_CheckChild0Type, MVT::v2f32,
/*77263*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*77265*/       OPC_EmitInteger, MVT::i32, 14, 
/*77268*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*77271*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VCVTf2sd), 0,
                    1/*#VTs*/, MVT::v2i32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (fp_to_sint:v2i32 DPR:v2f32:$Vm) - Complexity = 3
                // Dst: (VCVTf2sd:v2i32 DPR:v2f32:$Vm)
/*77281*/     /*SwitchType*/ 20, MVT::v4i32,// ->77303
/*77283*/       OPC_CheckChild0Type, MVT::v4f32,
/*77285*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*77287*/       OPC_EmitInteger, MVT::i32, 14, 
/*77290*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*77293*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VCVTf2sq), 0,
                    1/*#VTs*/, MVT::v4i32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (fp_to_sint:v4i32 QPR:v4f32:$Vm) - Complexity = 3
                // Dst: (VCVTf2sq:v4i32 QPR:v4f32:$Vm)
/*77303*/     0, // EndSwitchType
/*77304*/   /*SwitchOpcode*/ 47, TARGET_VAL(ISD::FP_TO_UINT),// ->77354
/*77307*/     OPC_RecordChild0, // #0 = $Vm
/*77308*/     OPC_SwitchType /*2 cases */, 20, MVT::v2i32,// ->77331
/*77311*/       OPC_CheckChild0Type, MVT::v2f32,
/*77313*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*77315*/       OPC_EmitInteger, MVT::i32, 14, 
/*77318*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*77321*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VCVTf2ud), 0,
                    1/*#VTs*/, MVT::v2i32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (fp_to_uint:v2i32 DPR:v2f32:$Vm) - Complexity = 3
                // Dst: (VCVTf2ud:v2i32 DPR:v2f32:$Vm)
/*77331*/     /*SwitchType*/ 20, MVT::v4i32,// ->77353
/*77333*/       OPC_CheckChild0Type, MVT::v4f32,
/*77335*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*77337*/       OPC_EmitInteger, MVT::i32, 14, 
/*77340*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*77343*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VCVTf2uq), 0,
                    1/*#VTs*/, MVT::v4i32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (fp_to_uint:v4i32 QPR:v4f32:$Vm) - Complexity = 3
                // Dst: (VCVTf2uq:v4i32 QPR:v4f32:$Vm)
/*77353*/     0, // EndSwitchType
/*77354*/   /*SwitchOpcode*/ 31|128,1/*159*/, TARGET_VAL(ARMISD::VREV64),// ->77517
/*77358*/     OPC_RecordChild0, // #0 = $Vm
/*77359*/     OPC_SwitchType /*8 cases */, 18, MVT::v8i8,// ->77380
/*77362*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*77364*/       OPC_EmitInteger, MVT::i32, 14, 
/*77367*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*77370*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VREV64d8), 0,
                    1/*#VTs*/, MVT::v8i8, 3/*#Ops*/, 0, 1, 2, 
                // Src: (NEONvrev64:v8i8 DPR:v8i8:$Vm) - Complexity = 3
                // Dst: (VREV64d8:v8i8 DPR:v8i8:$Vm)
/*77380*/     /*SwitchType*/ 18, MVT::v4i16,// ->77400
/*77382*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*77384*/       OPC_EmitInteger, MVT::i32, 14, 
/*77387*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*77390*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VREV64d16), 0,
                    1/*#VTs*/, MVT::v4i16, 3/*#Ops*/, 0, 1, 2, 
                // Src: (NEONvrev64:v4i16 DPR:v4i16:$Vm) - Complexity = 3
                // Dst: (VREV64d16:v4i16 DPR:v4i16:$Vm)
/*77400*/     /*SwitchType*/ 18, MVT::v2i32,// ->77420
/*77402*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*77404*/       OPC_EmitInteger, MVT::i32, 14, 
/*77407*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*77410*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VREV64d32), 0,
                    1/*#VTs*/, MVT::v2i32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (NEONvrev64:v2i32 DPR:v2i32:$Vm) - Complexity = 3
                // Dst: (VREV64d32:v2i32 DPR:v2i32:$Vm)
/*77420*/     /*SwitchType*/ 18, MVT::v16i8,// ->77440
/*77422*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*77424*/       OPC_EmitInteger, MVT::i32, 14, 
/*77427*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*77430*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VREV64q8), 0,
                    1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 0, 1, 2, 
                // Src: (NEONvrev64:v16i8 QPR:v16i8:$Vm) - Complexity = 3
                // Dst: (VREV64q8:v16i8 QPR:v16i8:$Vm)
/*77440*/     /*SwitchType*/ 18, MVT::v8i16,// ->77460
/*77442*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*77444*/       OPC_EmitInteger, MVT::i32, 14, 
/*77447*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*77450*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VREV64q16), 0,
                    1/*#VTs*/, MVT::v8i16, 3/*#Ops*/, 0, 1, 2, 
                // Src: (NEONvrev64:v8i16 QPR:v8i16:$Vm) - Complexity = 3
                // Dst: (VREV64q16:v8i16 QPR:v8i16:$Vm)
/*77460*/     /*SwitchType*/ 18, MVT::v4i32,// ->77480
/*77462*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*77464*/       OPC_EmitInteger, MVT::i32, 14, 
/*77467*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*77470*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VREV64q32), 0,
                    1/*#VTs*/, MVT::v4i32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (NEONvrev64:v4i32 QPR:v4i32:$Vm) - Complexity = 3
                // Dst: (VREV64q32:v4i32 QPR:v4i32:$Vm)
/*77480*/     /*SwitchType*/ 16, MVT::v2f32,// ->77498
/*77482*/       OPC_EmitInteger, MVT::i32, 14, 
/*77485*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*77488*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VREV64d32), 0,
                    1/*#VTs*/, MVT::v2f32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (NEONvrev64:v2f32 DPR:v2f32:$Vm) - Complexity = 3
                // Dst: (VREV64d32:v2f32 DPR:v2f32:$Vm)
/*77498*/     /*SwitchType*/ 16, MVT::v4f32,// ->77516
/*77500*/       OPC_EmitInteger, MVT::i32, 14, 
/*77503*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*77506*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VREV64q32), 0,
                    1/*#VTs*/, MVT::v4f32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (NEONvrev64:v4f32 QPR:v4f32:$Vm) - Complexity = 3
                // Dst: (VREV64q32:v4f32 QPR:v4f32:$Vm)
/*77516*/     0, // EndSwitchType
/*77517*/   /*SwitchOpcode*/ 83, TARGET_VAL(ARMISD::VREV32),// ->77603
/*77520*/     OPC_RecordChild0, // #0 = $Vm
/*77521*/     OPC_SwitchType /*4 cases */, 18, MVT::v8i8,// ->77542
/*77524*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*77526*/       OPC_EmitInteger, MVT::i32, 14, 
/*77529*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*77532*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VREV32d8), 0,
                    1/*#VTs*/, MVT::v8i8, 3/*#Ops*/, 0, 1, 2, 
                // Src: (NEONvrev32:v8i8 DPR:v8i8:$Vm) - Complexity = 3
                // Dst: (VREV32d8:v8i8 DPR:v8i8:$Vm)
/*77542*/     /*SwitchType*/ 18, MVT::v4i16,// ->77562
/*77544*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*77546*/       OPC_EmitInteger, MVT::i32, 14, 
/*77549*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*77552*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VREV32d16), 0,
                    1/*#VTs*/, MVT::v4i16, 3/*#Ops*/, 0, 1, 2, 
                // Src: (NEONvrev32:v4i16 DPR:v4i16:$Vm) - Complexity = 3
                // Dst: (VREV32d16:v4i16 DPR:v4i16:$Vm)
/*77562*/     /*SwitchType*/ 18, MVT::v16i8,// ->77582
/*77564*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*77566*/       OPC_EmitInteger, MVT::i32, 14, 
/*77569*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*77572*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VREV32q8), 0,
                    1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 0, 1, 2, 
                // Src: (NEONvrev32:v16i8 QPR:v16i8:$Vm) - Complexity = 3
                // Dst: (VREV32q8:v16i8 QPR:v16i8:$Vm)
/*77582*/     /*SwitchType*/ 18, MVT::v8i16,// ->77602
/*77584*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*77586*/       OPC_EmitInteger, MVT::i32, 14, 
/*77589*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*77592*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VREV32q16), 0,
                    1/*#VTs*/, MVT::v8i16, 3/*#Ops*/, 0, 1, 2, 
                // Src: (NEONvrev32:v8i16 QPR:v8i16:$Vm) - Complexity = 3
                // Dst: (VREV32q16:v8i16 QPR:v8i16:$Vm)
/*77602*/     0, // EndSwitchType
/*77603*/   /*SwitchOpcode*/ 43, TARGET_VAL(ARMISD::VREV16),// ->77649
/*77606*/     OPC_RecordChild0, // #0 = $Vm
/*77607*/     OPC_SwitchType /*2 cases */, 18, MVT::v8i8,// ->77628
/*77610*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*77612*/       OPC_EmitInteger, MVT::i32, 14, 
/*77615*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*77618*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VREV16d8), 0,
                    1/*#VTs*/, MVT::v8i8, 3/*#Ops*/, 0, 1, 2, 
                // Src: (NEONvrev16:v8i8 DPR:v8i8:$Vm) - Complexity = 3
                // Dst: (VREV16d8:v8i8 DPR:v8i8:$Vm)
/*77628*/     /*SwitchType*/ 18, MVT::v16i8,// ->77648
/*77630*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*77632*/       OPC_EmitInteger, MVT::i32, 14, 
/*77635*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*77638*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VREV16q8), 0,
                    1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 0, 1, 2, 
                // Src: (NEONvrev16:v16i8 QPR:v16i8:$Vm) - Complexity = 3
                // Dst: (VREV16q8:v16i8 QPR:v16i8:$Vm)
/*77648*/     0, // EndSwitchType
/*77649*/   /*SwitchOpcode*/ 67|128,2/*323*/, TARGET_VAL(ISD::SCALAR_TO_VECTOR),// ->77976
/*77653*/     OPC_RecordChild0, // #0 = $src
/*77654*/     OPC_Scope, 116|128,1/*244*/, /*->77901*/ // 3 children in Scope
/*77657*/       OPC_CheckChild0Type, MVT::i32,
/*77659*/       OPC_SwitchType /*6 cases */, 28, MVT::v8i8,// ->77690
/*77662*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                      1/*#VTs*/, MVT::v8i8, 0/*#Ops*/,  // Results = #1
/*77669*/         OPC_EmitInteger, MVT::i32, 0, 
/*77672*/         OPC_EmitInteger, MVT::i32, 14, 
/*77675*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*77678*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VSETLNi8), 0,
                      1/*#VTs*/, MVT::v8i8, 5/*#Ops*/, 1, 0, 2, 3, 4, 
                  // Src: (scalar_to_vector:v8i8 GPR:i32:$src) - Complexity = 3
                  // Dst: (VSETLNi8:v8i8 (IMPLICIT_DEF:v8i8), GPR:i32:$src, 0:i32)
/*77690*/       /*SwitchType*/ 28, MVT::v4i16,// ->77720
/*77692*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                      1/*#VTs*/, MVT::v4i16, 0/*#Ops*/,  // Results = #1
/*77699*/         OPC_EmitInteger, MVT::i32, 0, 
/*77702*/         OPC_EmitInteger, MVT::i32, 14, 
/*77705*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*77708*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VSETLNi16), 0,
                      1/*#VTs*/, MVT::v4i16, 5/*#Ops*/, 1, 0, 2, 3, 4, 
                  // Src: (scalar_to_vector:v4i16 GPR:i32:$src) - Complexity = 3
                  // Dst: (VSETLNi16:v4i16 (IMPLICIT_DEF:v4i16), GPR:i32:$src, 0:i32)
/*77720*/       /*SwitchType*/ 28, MVT::v2i32,// ->77750
/*77722*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                      1/*#VTs*/, MVT::v2i32, 0/*#Ops*/,  // Results = #1
/*77729*/         OPC_EmitInteger, MVT::i32, 0, 
/*77732*/         OPC_EmitInteger, MVT::i32, 14, 
/*77735*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*77738*/         OPC_MorphNodeTo, TARGET_VAL(ARM::VSETLNi32), 0,
                      1/*#VTs*/, MVT::v2i32, 5/*#Ops*/, 1, 0, 2, 3, 4, 
                  // Src: (scalar_to_vector:v2i32 GPR:i32:$src) - Complexity = 3
                  // Dst: (VSETLNi32:v2i32 (IMPLICIT_DEF:v2i32), GPR:i32:$src, 0:i32)
/*77750*/       /*SwitchType*/ 48, MVT::v16i8,// ->77800
/*77752*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                      1/*#VTs*/, MVT::v16i8, 0/*#Ops*/,  // Results = #1
/*77759*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                      1/*#VTs*/, MVT::v8i8, 0/*#Ops*/,  // Results = #2
/*77766*/         OPC_EmitInteger, MVT::i32, 0, 
/*77769*/         OPC_EmitInteger, MVT::i32, 14, 
/*77772*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*77775*/         OPC_EmitNode, TARGET_VAL(ARM::VSETLNi8), 0,
                      1/*#VTs*/, MVT::f64, 5/*#Ops*/, 2, 0, 3, 4, 5,  // Results = #6
/*77787*/         OPC_EmitInteger, MVT::i32, ARM::dsub_0,
/*77790*/         OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                      1/*#VTs*/, MVT::v16i8, 3/*#Ops*/, 1, 6, 7, 
                  // Src: (scalar_to_vector:v16i8 GPR:i32:$src) - Complexity = 3
                  // Dst: (INSERT_SUBREG:v16i8 (IMPLICIT_DEF:v16i8), (VSETLNi8:f64 (IMPLICIT_DEF:v8i8), GPR:i32:$src, 0:i32), dsub_0:i32)
/*77800*/       /*SwitchType*/ 48, MVT::v8i16,// ->77850
/*77802*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                      1/*#VTs*/, MVT::v8i16, 0/*#Ops*/,  // Results = #1
/*77809*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                      1/*#VTs*/, MVT::v4i16, 0/*#Ops*/,  // Results = #2
/*77816*/         OPC_EmitInteger, MVT::i32, 0, 
/*77819*/         OPC_EmitInteger, MVT::i32, 14, 
/*77822*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*77825*/         OPC_EmitNode, TARGET_VAL(ARM::VSETLNi16), 0,
                      1/*#VTs*/, MVT::f64, 5/*#Ops*/, 2, 0, 3, 4, 5,  // Results = #6
/*77837*/         OPC_EmitInteger, MVT::i32, ARM::dsub_0,
/*77840*/         OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                      1/*#VTs*/, MVT::v8i16, 3/*#Ops*/, 1, 6, 7, 
                  // Src: (scalar_to_vector:v8i16 GPR:i32:$src) - Complexity = 3
                  // Dst: (INSERT_SUBREG:v8i16 (IMPLICIT_DEF:v8i16), (VSETLNi16:f64 (IMPLICIT_DEF:v4i16), GPR:i32:$src, 0:i32), dsub_0:i32)
/*77850*/       /*SwitchType*/ 48, MVT::v4i32,// ->77900
/*77852*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                      1/*#VTs*/, MVT::v4i32, 0/*#Ops*/,  // Results = #1
/*77859*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                      1/*#VTs*/, MVT::v2i32, 0/*#Ops*/,  // Results = #2
/*77866*/         OPC_EmitInteger, MVT::i32, 0, 
/*77869*/         OPC_EmitInteger, MVT::i32, 14, 
/*77872*/         OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*77875*/         OPC_EmitNode, TARGET_VAL(ARM::VSETLNi32), 0,
                      1/*#VTs*/, MVT::f64, 5/*#Ops*/, 2, 0, 3, 4, 5,  // Results = #6
/*77887*/         OPC_EmitInteger, MVT::i32, ARM::dsub_0,
/*77890*/         OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                      1/*#VTs*/, MVT::v4i32, 3/*#Ops*/, 1, 6, 7, 
                  // Src: (scalar_to_vector:v4i32 GPR:i32:$src) - Complexity = 3
                  // Dst: (INSERT_SUBREG:v4i32 (IMPLICIT_DEF:v4i32), (VSETLNi32:f64 (IMPLICIT_DEF:v2i32), GPR:i32:$src, 0:i32), dsub_0:i32)
/*77900*/       0, // EndSwitchType
/*77901*/     /*Scope*/ 48, /*->77950*/
/*77902*/       OPC_CheckChild0Type, MVT::f32,
/*77904*/       OPC_SwitchType /*2 cases */, 20, MVT::v2f32,// ->77927
/*77907*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                      1/*#VTs*/, MVT::v2f32, 0/*#Ops*/,  // Results = #1
/*77914*/         OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*77917*/         OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                      1/*#VTs*/, MVT::v2f32, 3/*#Ops*/, 1, 0, 2, 
                  // Src: (scalar_to_vector:v2f32 SPR:f32:$src) - Complexity = 3
                  // Dst: (INSERT_SUBREG:v2f32 (IMPLICIT_DEF:v2f32), SPR:f32:$src, ssub_0:i32)
/*77927*/       /*SwitchType*/ 20, MVT::v4f32,// ->77949
/*77929*/         OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                      1/*#VTs*/, MVT::v4f32, 0/*#Ops*/,  // Results = #1
/*77936*/         OPC_EmitInteger, MVT::i32, ARM::ssub_0,
/*77939*/         OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                      1/*#VTs*/, MVT::v4f32, 3/*#Ops*/, 1, 0, 2, 
                  // Src: (scalar_to_vector:v4f32 SPR:f32:$src) - Complexity = 3
                  // Dst: (INSERT_SUBREG:v4f32 (IMPLICIT_DEF:v4f32), SPR:f32:$src, ssub_0:i32)
/*77949*/       0, // EndSwitchType
/*77950*/     /*Scope*/ 24, /*->77975*/
/*77951*/       OPC_CheckChild0Type, MVT::f64,
/*77953*/       OPC_CheckType, MVT::v2f64,
/*77955*/       OPC_EmitNode, TARGET_VAL(TargetOpcode::IMPLICIT_DEF), 0,
                    1/*#VTs*/, MVT::v2f64, 0/*#Ops*/,  // Results = #1
/*77962*/       OPC_EmitInteger, MVT::i32, ARM::dsub_0,
/*77965*/       OPC_MorphNodeTo, TARGET_VAL(TargetOpcode::INSERT_SUBREG), 0,
                    1/*#VTs*/, MVT::v2f64, 3/*#Ops*/, 1, 0, 2, 
                // Src: (scalar_to_vector:v2f64 DPR:f64:$src) - Complexity = 3
                // Dst: (INSERT_SUBREG:v2f64 (IMPLICIT_DEF:v2f64), DPR:f64:$src, dsub_0:i32)
/*77975*/     0, /*End of Scope*/
/*77976*/   /*SwitchOpcode*/ 49, TARGET_VAL(ARMISD::VMOVFPIMM),// ->78028
/*77979*/     OPC_RecordChild0, // #0 = $SIMM
/*77980*/     OPC_MoveChild, 0,
/*77982*/     OPC_CheckOpcode, TARGET_VAL(ISD::TargetConstant),
/*77985*/     OPC_MoveParent,
/*77986*/     OPC_SwitchType /*2 cases */, 18, MVT::v2f32,// ->78007
/*77989*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*77991*/       OPC_EmitInteger, MVT::i32, 14, 
/*77994*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*77997*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VMOVv2f32), 0,
                    1/*#VTs*/, MVT::v2f32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (NEONvmovFPImm:v2f32 (timm:i32):$SIMM) - Complexity = 6
                // Dst: (VMOVv2f32:v2f32 (timm:i32):$SIMM)
/*78007*/     /*SwitchType*/ 18, MVT::v4f32,// ->78027
/*78009*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*78011*/       OPC_EmitInteger, MVT::i32, 14, 
/*78014*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*78017*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VMOVv4f32), 0,
                    1/*#VTs*/, MVT::v4f32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (NEONvmovFPImm:v4f32 (timm:i32):$SIMM) - Complexity = 6
                // Dst: (VMOVv4f32:v4f32 (timm:i32):$SIMM)
/*78027*/     0, // EndSwitchType
/*78028*/   /*SwitchOpcode*/ 47, TARGET_VAL(ISD::SINT_TO_FP),// ->78078
/*78031*/     OPC_RecordChild0, // #0 = $Vm
/*78032*/     OPC_SwitchType /*2 cases */, 20, MVT::v2f32,// ->78055
/*78035*/       OPC_CheckChild0Type, MVT::v2i32,
/*78037*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*78039*/       OPC_EmitInteger, MVT::i32, 14, 
/*78042*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*78045*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VCVTs2fd), 0,
                    1/*#VTs*/, MVT::v2f32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (sint_to_fp:v2f32 DPR:v2i32:$Vm) - Complexity = 3
                // Dst: (VCVTs2fd:v2f32 DPR:v2i32:$Vm)
/*78055*/     /*SwitchType*/ 20, MVT::v4f32,// ->78077
/*78057*/       OPC_CheckChild0Type, MVT::v4i32,
/*78059*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*78061*/       OPC_EmitInteger, MVT::i32, 14, 
/*78064*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*78067*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VCVTs2fq), 0,
                    1/*#VTs*/, MVT::v4f32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (sint_to_fp:v4f32 QPR:v4i32:$Vm) - Complexity = 3
                // Dst: (VCVTs2fq:v4f32 QPR:v4i32:$Vm)
/*78077*/     0, // EndSwitchType
/*78078*/   /*SwitchOpcode*/ 47, TARGET_VAL(ISD::UINT_TO_FP),// ->78128
/*78081*/     OPC_RecordChild0, // #0 = $Vm
/*78082*/     OPC_SwitchType /*2 cases */, 20, MVT::v2f32,// ->78105
/*78085*/       OPC_CheckChild0Type, MVT::v2i32,
/*78087*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*78089*/       OPC_EmitInteger, MVT::i32, 14, 
/*78092*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*78095*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VCVTu2fd), 0,
                    1/*#VTs*/, MVT::v2f32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (uint_to_fp:v2f32 DPR:v2i32:$Vm) - Complexity = 3
                // Dst: (VCVTu2fd:v2f32 DPR:v2i32:$Vm)
/*78105*/     /*SwitchType*/ 20, MVT::v4f32,// ->78127
/*78107*/       OPC_CheckChild0Type, MVT::v4i32,
/*78109*/       OPC_CheckPatternPredicate, 11, // (Subtarget->hasNEON())
/*78111*/       OPC_EmitInteger, MVT::i32, 14, 
/*78114*/       OPC_EmitRegister, MVT::i32, 0 /*zero_reg*/,
/*78117*/       OPC_MorphNodeTo, TARGET_VAL(ARM::VCVTu2fq), 0,
                    1/*#VTs*/, MVT::v4f32, 3/*#Ops*/, 0, 1, 2, 
                // Src: (uint_to_fp:v4f32 QPR:v4i32:$Vm) - Complexity = 3
                // Dst: (VCVTu2fq:v4f32 QPR:v4i32:$Vm)
/*78127*/     0, // EndSwitchType
/*78128*/   0, // EndSwitchOpcode
    0
  }; // Total Array size is 78130 bytes

  // Opcode Histogram:
  // #OPC_Scope                          = 706
  // #OPC_RecordNode                     = 46
  // #OPC_RecordChild                    = 2112
  // #OPC_RecordMemRef                   = 11
  // #OPC_CaptureGlueInput               = 14
  // #OPC_MoveChild                      = 1186
  // #OPC_MoveParent                     = 1742
  // #OPC_CheckSame                      = 0
  // #OPC_CheckChildSame                 = 107
  // #OPC_CheckPatternPredicate          = 2135
  // #OPC_CheckPredicate                 = 768
  // #OPC_CheckOpcode                    = 1050
  // #OPC_SwitchOpcode                   = 60
  // #OPC_CheckType                      = 965
  // #OPC_SwitchType                     = 245
  // #OPC_CheckChildType                 = 1339
  // #OPC_CheckInteger                   = 1
  // #OPC_CheckChildInteger              = 369
  // #OPC_CheckCondCode                  = 0
  // #OPC_CheckValueType                 = 45
  // #OPC_CheckComplexPat                = 445
  // #OPC_CheckAndImm                    = 78
  // #OPC_CheckOrImm                     = 1
  // #OPC_CheckFoldableChainNode         = 9
  // #OPC_EmitInteger                    = 2379
  // #OPC_EmitStringInteger              = 183
  // #OPC_EmitRegister                   = 2456
  // #OPC_EmitConvertToTarget            = 726
  // #OPC_EmitMergeInputChains           = 418
  // #OPC_EmitCopyToReg                  = 22
  // #OPC_EmitNode                       = 469
  // #OPC_EmitNodeXForm                  = 184
  // #OPC_MarkGlueResults                = 0
  // #OPC_CompleteMatch                  = 95
  // #OPC_MorphNodeTo                    = 2302

  #undef TARGET_VAL
  return SelectCodeCommon(N, MatcherTable,sizeof(MatcherTable));
}

bool CheckPatternPredicate(unsigned PredNo) const override {
  switch (PredNo) {
  default: llvm_unreachable("Invalid predicate in table?");
  case 0: return (!Subtarget->isThumb()) && (Subtarget->hasV5TEOps()) && (Subtarget->useMulOps());
  case 1: return (!Subtarget->isThumb()) && (Subtarget->hasV6Ops());
  case 2: return (Subtarget->hasT2ExtractPack()) && (Subtarget->isThumb2());
  case 3: return (Subtarget->isThumb2()) && (Subtarget->hasThumb2DSP()) && (Subtarget->useMulOps());
  case 4: return (!Subtarget->isThumb());
  case 5: return (Subtarget->isThumb2());
  case 6: return (Subtarget->isThumb()) && (Subtarget->isThumb1Only());
  case 7: return (!Subtarget->isThumb()) && (Subtarget->hasV6T2Ops());
  case 8: return (!Subtarget->isThumb()) && (Subtarget->hasV6Ops()) && (Subtarget->useMulOps());
  case 9: return (!Subtarget->isThumb()) && (!Subtarget->hasV6Ops());
  case 10: return (Subtarget->isThumb2()) && (Subtarget->useMulOps());
  case 11: return (Subtarget->hasNEON());
  case 12: return (!Subtarget->isThumb()) && (Subtarget->hasV5TEOps());
  case 13: return (Subtarget->isThumb2()) && (Subtarget->hasThumb2DSP());
  case 14: return (!Subtarget->isThumb()) && (!Subtarget->hasV6Ops()) && (Subtarget->useMulOps());
  case 15: return (Subtarget->isThumb()) && (Subtarget->isThumb1Only()) && (Subtarget->hasV6Ops());
  case 16: return (Subtarget->hasVFP2());
  case 17: return (getTargetLowering()->isLittleEndian());
  case 18: return (getTargetLowering()->isBigEndian());
  case 19: return (!Subtarget->hasV8Ops());
  case 20: return (Subtarget->isThumb2()) && (!Subtarget->hasV8Ops());
  case 21: return (Subtarget->isThumb()) && (Subtarget->hasV6MOps());
  case 22: return (Subtarget->isThumb());
  case 23: return (!Subtarget->isThumb()) && (Subtarget->hasDataBarrier());
  case 24: return (Subtarget->isThumb()) && (Subtarget->hasDataBarrier());
  case 25: return (!Subtarget->isThumb()) && (Subtarget->hasV7Ops());
  case 26: return (Subtarget->isThumb2()) && (Subtarget->hasV7Ops());
  case 27: return (Subtarget->isThumb2()) && (Subtarget->hasV7Ops()) && (Subtarget->hasMPExtension());
  case 28: return (!Subtarget->isThumb()) && (Subtarget->hasV7Ops()) && (Subtarget->hasMPExtension());
  case 29: return (Subtarget->hasFPARMv8());
  case 30: return (Subtarget->hasFPARMv8()) && (!Subtarget->isFPOnlySP());
  case 31: return (Subtarget->hasVFP2()) && (!Subtarget->isFPOnlySP());
  case 32: return (!Subtarget->isThumb()) && (Subtarget->useMovt(*MF));
  case 33: return (!Subtarget->isThumb()) && (!Subtarget->useMovt(*MF));
  case 34: return (!Subtarget->isThumb()) && (Subtarget->hasV8Ops());
  case 35: return (Subtarget->isThumb()) && (Subtarget->hasV8Ops());
  case 36: return (Subtarget->isThumb2()) && (Subtarget->hasV6T2Ops());
  case 37: return (!Subtarget->isThumb()) && (Subtarget->hasV5TOps());
  case 38: return (!Subtarget->isThumb()) && (Subtarget->hasV6T2Ops()) && (Subtarget->useMulOps());
  case 39: return (!Subtarget->isThumb()) && (Subtarget->hasV8Ops()) && (Subtarget->hasCRC());
  case 40: return (Subtarget->isThumb2()) && (Subtarget->hasV8Ops()) && (Subtarget->hasCRC());
  case 41: return (Subtarget->hasVFP2()) && (!Subtarget->useNEONForSinglePrecisionFP());
  case 42: return (Subtarget->hasV8Ops()) && (Subtarget->hasCrypto());
  case 43: return (Subtarget->hasV8Ops()) && (Subtarget->hasNEON());
  case 44: return (Subtarget->hasNEON()) && (Subtarget->hasFP16());
  case 45: return (Subtarget->isThumb()) && (Subtarget->hasV5TOps());
  case 46: return (!Subtarget->isThumb()) && (Subtarget->hasV4TOps());
  case 47: return (!Subtarget->isThumb()) && (!Subtarget->hasV4TOps());
  case 48: return (Subtarget->isThumb()) && (!Subtarget->useMovt(*MF));
  case 49: return (Subtarget->isThumb2()) && (Subtarget->useMovt(*MF));
  case 50: return (Subtarget->hasNEON()) && (!Subtarget->isSwift());
  case 51: return (Subtarget->hasNEON()) && (Subtarget->isSwift());
  case 52: return (Subtarget->isThumb()) && (Subtarget->useMovt(*MF));
  case 53: return (!Subtarget->isThumb()) && (Subtarget->useNaClTrap());
  case 54: return (!Subtarget->isThumb()) && (!Subtarget->useNaClTrap());
  case 55: return (!Subtarget->isThumb()) && (Subtarget->hasDivideInARMMode());
  case 56: return (Subtarget->hasDivide()) && (Subtarget->isThumb2());
  case 57: return (!Subtarget->isThumb()) && (Subtarget->isTargetIOS());
  case 58: return (Subtarget->isThumb()) && (Subtarget->isTargetIOS());
  case 59: return (Subtarget->hasVFP2()) && (Subtarget->isCortexA9() || !Subtarget->useNEONForSinglePrecisionFP());
  case 60: return (Subtarget->hasNEON()) && (!Subtarget->isCortexA9() && Subtarget->useNEONForSinglePrecisionFP());
  case 61: return (!Subtarget->isThumb()) && (Subtarget->hasVFP2());
  case 62: return (!Subtarget->isThumb()) && (!Subtarget->hasVFP2());
  case 63: return (Subtarget->isThumb2()) && (Subtarget->hasVFP2());
  case 64: return (Subtarget->isThumb2()) && (!Subtarget->hasVFP2());
  case 65: return (Subtarget->hasVFP2()) && (!Subtarget->isFPOnlySP()) && (Subtarget->useFPVMLx()) && (!(TM.Options.AllowFPOpFusion == FPOpFusion::Fast && Subtarget->hasVFP4()) || Subtarget->isTargetDarwin());
  case 66: return (Subtarget->hasVFP4()) && (!Subtarget->isFPOnlySP()) && ((TM.Options.AllowFPOpFusion == FPOpFusion::Fast &&  Subtarget->hasVFP4()) && !Subtarget->isTargetDarwin());
  case 67: return (Subtarget->hasVFP2()) && (!Subtarget->useNEONForSinglePrecisionFP()) && (Subtarget->useFPVMLx()) && (!(TM.Options.AllowFPOpFusion == FPOpFusion::Fast && Subtarget->hasVFP4()) || Subtarget->isTargetDarwin());
  case 68: return (Subtarget->hasVFP4()) && (!Subtarget->useNEONForSinglePrecisionFP()) && ((TM.Options.AllowFPOpFusion == FPOpFusion::Fast &&  Subtarget->hasVFP4()) && !Subtarget->isTargetDarwin());
  case 69: return (Subtarget->hasNEON()) && (Subtarget->useNEONForSinglePrecisionFP()) && (Subtarget->useFPVMLx()) && (!(TM.Options.AllowFPOpFusion == FPOpFusion::Fast && Subtarget->hasVFP4()) || Subtarget->isTargetDarwin());
  case 70: return (Subtarget->hasVFP4()) && (Subtarget->useNEONForSinglePrecisionFP()) && ((TM.Options.AllowFPOpFusion == FPOpFusion::Fast &&  Subtarget->hasVFP4()) && !Subtarget->isTargetDarwin());
  case 71: return (Subtarget->hasNEON()) && (Subtarget->useNEONForSinglePrecisionFP());
  case 72: return (Subtarget->hasNEON()) && (Subtarget->useFPVMLx());
  case 73: return (Subtarget->hasNEON()) && (Subtarget->useFPVMLx()) && (!(TM.Options.AllowFPOpFusion == FPOpFusion::Fast && Subtarget->hasVFP4()) || Subtarget->isTargetDarwin());
  case 74: return (Subtarget->hasNEON()) && (Subtarget->hasVFP4()) && ((TM.Options.AllowFPOpFusion == FPOpFusion::Fast &&  Subtarget->hasVFP4()) && !Subtarget->isTargetDarwin());
  case 75: return (Subtarget->hasVFP4()) && (!Subtarget->isFPOnlySP());
  case 76: return (Subtarget->hasVFP4());
  case 77: return (!TM.Options.HonorSignDependentRoundingFPMath()) && (!Subtarget->isFPOnlySP());
  case 78: return (!TM.Options.HonorSignDependentRoundingFPMath());
  case 79: return (Subtarget->hasVFP3()) && (!Subtarget->isFPOnlySP());
  case 80: return (Subtarget->hasVFP3());
  case 81: return (Subtarget->hasZeroCycleZeroing());
  }
}

bool CheckNodePredicate(SDNode *Node,
                        unsigned PredNo) const override {
  switch (PredNo) {
  default: llvm_unreachable("Invalid predicate in table?");
  case 0: { // Predicate_rot_imm
    ConstantSDNode*N = cast<ConstantSDNode>(Node);

    int32_t v = N->getZExtValue();
    return v == 8 || v == 16 || v == 24; 
  }
  case 1: { // Predicate_imm8_or_16
    int64_t Imm = cast<ConstantSDNode>(Node)->getSExtValue();
 return Imm == 8 || Imm == 16;
  }
  case 2: { // Predicate_sext_16_node
    SDNode *N = Node;

  return CurDAG->ComputeNumSignBits(SDValue(N,0)) >= 17;

  }
  case 3: { // Predicate_imm1_255_neg
    ConstantSDNode*N = cast<ConstantSDNode>(Node);

  uint32_t Val = -N->getZExtValue();
  return (Val > 0 && Val < 255);

  }
  case 4: { // Predicate_so_imm
    int64_t Imm = cast<ConstantSDNode>(Node)->getSExtValue();

    return ARM_AM::getSOImmVal(Imm) != -1;
  
  }
  case 5: { // Predicate_so_imm_neg
    ConstantSDNode*N = cast<ConstantSDNode>(Node);

    unsigned Value = -(unsigned)N->getZExtValue();
    return Value && ARM_AM::getSOImmVal(Value) != -1;
  
  }
  case 6: { // Predicate_imm0_7
    int64_t Imm = cast<ConstantSDNode>(Node)->getSExtValue();

  return Imm >= 0 && Imm < 8;

  }
  case 7: { // Predicate_imm8_255
    int64_t Imm = cast<ConstantSDNode>(Node)->getSExtValue();

  return Imm >= 8 && Imm < 256;

  }
  case 8: { // Predicate_imm0_7_neg
    ConstantSDNode*N = cast<ConstantSDNode>(Node);

  return (uint32_t)-N->getZExtValue() < 8;

  }
  case 9: { // Predicate_imm8_255_neg
    ConstantSDNode*N = cast<ConstantSDNode>(Node);

  unsigned Val = -N->getZExtValue();
  return Val >= 8 && Val < 256;

  }
  case 10: { // Predicate_t2_so_imm
    int64_t Imm = cast<ConstantSDNode>(Node)->getSExtValue();

    return ARM_AM::getT2SOImmVal(Imm) != -1;
  
  }
  case 11: { // Predicate_imm0_4095
    int64_t Imm = cast<ConstantSDNode>(Node)->getSExtValue();

  return Imm >= 0 && Imm < 4096;

  }
  case 12: { // Predicate_t2_so_imm_neg
    ConstantSDNode*N = cast<ConstantSDNode>(Node);

  int64_t Value = -(int)N->getZExtValue();
  return Value && ARM_AM::getT2SOImmVal(Value) != -1;

  }
  case 13: { // Predicate_imm0_4095_neg
    ConstantSDNode*N = cast<ConstantSDNode>(Node);

 return (uint32_t)(-N->getZExtValue()) < 4096;

  }
  case 14: { // Predicate_imm0_65535_neg
    int64_t Imm = cast<ConstantSDNode>(Node)->getSExtValue();

  return -Imm >= 0 && -Imm < 65536;

  }
  case 15: { // Predicate_pkh_lsl_amt
    int64_t Imm = cast<ConstantSDNode>(Node)->getSExtValue();
 return Imm >= 0 && Imm < 32; 
  }
  case 16: { // Predicate_pkh_asr_amt
    int64_t Imm = cast<ConstantSDNode>(Node)->getSExtValue();
 return Imm > 0 && Imm <= 32; 
  }
  case 17: { // Predicate_imm1_15
    int64_t Imm = cast<ConstantSDNode>(Node)->getSExtValue();
 return Imm > 0 && Imm < 16; 
  }
  case 18: { // Predicate_imm16_31
    int64_t Imm = cast<ConstantSDNode>(Node)->getSExtValue();

  return (int32_t)Imm >= 16 && (int32_t)Imm < 32;

  }
  case 19: { // Predicate_imm16
    int64_t Imm = cast<ConstantSDNode>(Node)->getSExtValue();
 return Imm == 16; 
  }
  case 20: { // Predicate_lo16AllZero
    ConstantSDNode*N = cast<ConstantSDNode>(Node);

  // Returns true if all low 16-bits are 0.
  return (((uint32_t)N->getZExtValue()) & 0xFFFFUL) == 0;

  }
  case 21: { // Predicate_t2_so_imm_not
    ConstantSDNode*N = cast<ConstantSDNode>(Node);

  return ARM_AM::getT2SOImmVal(~((uint32_t)N->getZExtValue())) != -1;

  }
  case 22: { // Predicate_NEONimmAllOnesV
    SDNode *N = Node;

  ConstantSDNode *ConstVal = cast<ConstantSDNode>(N->getOperand(0));
  unsigned EltBits = 0;
  uint64_t EltVal = ARM_AM::decodeNEONModImm(ConstVal->getZExtValue(), EltBits);
  return (EltBits == 8 && EltVal == 0xff);

  }
  case 23: { // Predicate_ldrex_1
    SDNode *N = Node;

  return cast<MemIntrinsicSDNode>(N)->getMemoryVT() == MVT::i8;

  }
  case 24: { // Predicate_ldrex_2
    SDNode *N = Node;

  return cast<MemIntrinsicSDNode>(N)->getMemoryVT() == MVT::i16;

  }
  case 25: { // Predicate_ldaex_1
    SDNode *N = Node;

  return cast<MemIntrinsicSDNode>(N)->getMemoryVT() == MVT::i8;

  }
  case 26: { // Predicate_ldaex_2
    SDNode *N = Node;

  return cast<MemIntrinsicSDNode>(N)->getMemoryVT() == MVT::i16;

  }
  case 27: { // Predicate_top16Zero
    SDNode *N = Node;

  return CurDAG->MaskedValueIsZero(SDValue(N,0), APInt::getHighBitsSet(32, 16));
  
  }
  case 28: { // Predicate_t2_so_imm_notSext
    ConstantSDNode*N = cast<ConstantSDNode>(Node);

    APInt apIntN = N->getAPIntValue();
    if (!apIntN.isIntN(16)) return false;
    unsigned N16bitSignExt = apIntN.trunc(16).sext(32).getZExtValue();
    return ARM_AM::getT2SOImmVal(~N16bitSignExt) != -1;
  
  }
  case 29: { // Predicate_bf_inv_mask_imm
    ConstantSDNode*N = cast<ConstantSDNode>(Node);

  return ARM::isBitFieldInvertedMask(N->getZExtValue());

  }
  case 30: { // Predicate_so_imm_not
    ConstantSDNode*N = cast<ConstantSDNode>(Node);

    return ARM_AM::getSOImmVal(~(uint32_t)N->getZExtValue()) != -1;
  
  }
  case 31: { // Predicate_imm_sr
    ConstantSDNode*N = cast<ConstantSDNode>(Node);

  uint64_t Imm = N->getZExtValue();
  return Imm > 0 && Imm <= 32;

  }
  case 32: { // Predicate_unindexedload
    SDNode *N = Node;

  return cast<LoadSDNode>(N)->getAddressingMode() == ISD::UNINDEXED;

  }
  case 33: { // Predicate_extload
    SDNode *N = Node;

  return cast<LoadSDNode>(N)->getExtensionType() == ISD::EXTLOAD;

  }
  case 34: { // Predicate_extloadi16
    SDNode *N = Node;

  return cast<LoadSDNode>(N)->getMemoryVT() == MVT::i16;

  }
  case 35: { // Predicate_unindexedstore
    SDNode *N = Node;

  return cast<StoreSDNode>(N)->getAddressingMode() == ISD::UNINDEXED;

  }
  case 36: { // Predicate_truncstore
    SDNode *N = Node;

  return cast<StoreSDNode>(N)->isTruncatingStore();

  }
  case 37: { // Predicate_truncstorei16
    SDNode *N = Node;

  return cast<StoreSDNode>(N)->getMemoryVT() == MVT::i16;

  }
  case 38: { // Predicate_itruncstore
    SDNode *N = Node;

  return cast<StoreSDNode>(N)->isTruncatingStore();

  }
  case 39: { // Predicate_post_truncst
    SDNode *N = Node;

  ISD::MemIndexedMode AM = cast<StoreSDNode>(N)->getAddressingMode();
  return AM == ISD::POST_INC || AM == ISD::POST_DEC;

  }
  case 40: { // Predicate_post_truncsti8
    SDNode *N = Node;

  return cast<StoreSDNode>(N)->getMemoryVT() == MVT::i8;

  }
  case 41: { // Predicate_post_truncsti16
    SDNode *N = Node;

  return cast<StoreSDNode>(N)->getMemoryVT() == MVT::i16;

  }
  case 42: { // Predicate_istore
    SDNode *N = Node;

  return !cast<StoreSDNode>(N)->isTruncatingStore();

  }
  case 43: { // Predicate_post_store
    SDNode *N = Node;

  ISD::MemIndexedMode AM = cast<StoreSDNode>(N)->getAddressingMode();
  return AM == ISD::POST_INC || AM == ISD::POST_DEC;

  }
  case 44: { // Predicate_store
    SDNode *N = Node;

  return !cast<StoreSDNode>(N)->isTruncatingStore();

  }
  case 45: { // Predicate_truncstorei8
    SDNode *N = Node;

  return cast<StoreSDNode>(N)->getMemoryVT() == MVT::i8;

  }
  case 46: { // Predicate_pre_store
    SDNode *N = Node;

  ISD::MemIndexedMode AM = cast<StoreSDNode>(N)->getAddressingMode();
  return AM == ISD::PRE_INC || AM == ISD::PRE_DEC;

  }
  case 47: { // Predicate_pre_truncst
    SDNode *N = Node;

  ISD::MemIndexedMode AM = cast<StoreSDNode>(N)->getAddressingMode();
  return AM == ISD::PRE_INC || AM == ISD::PRE_DEC;

  }
  case 48: { // Predicate_pre_truncsti8
    SDNode *N = Node;

  return cast<StoreSDNode>(N)->getMemoryVT() == MVT::i8;

  }
  case 49: { // Predicate_pre_truncsti16
    SDNode *N = Node;

  return cast<StoreSDNode>(N)->getMemoryVT() == MVT::i16;

  }
  case 50: { // Predicate_alignedstore32
    SDNode *N = Node;

  return cast<StoreSDNode>(N)->getAlignment() >= 4;

  }
  case 51: { // Predicate_hword_alignedstore
    SDNode *N = Node;

  return cast<StoreSDNode>(N)->getAlignment() == 2;

  }
  case 52: { // Predicate_byte_alignedstore
    SDNode *N = Node;

  return cast<StoreSDNode>(N)->getAlignment() == 1;

  }
  case 53: { // Predicate_non_word_alignedstore
    SDNode *N = Node;

  return cast<StoreSDNode>(N)->getAlignment() < 4;

  }
  case 54: { // Predicate_dword_alignedstore
    SDNode *N = Node;

  return cast<StoreSDNode>(N)->getAlignment() >= 8;

  }
  case 55: { // Predicate_word_alignedstore
    SDNode *N = Node;

  return cast<StoreSDNode>(N)->getAlignment() == 4;

  }
  case 56: { // Predicate_imm0_239
    int64_t Imm = cast<ConstantSDNode>(Node)->getSExtValue();
 return Imm >= 0 && Imm < 240; 
  }
  case 57: { // Predicate_imm0_15
    int64_t Imm = cast<ConstantSDNode>(Node)->getSExtValue();

  return Imm >= 0 && Imm < 16;

  }
  case 58: { // Predicate_imm0_65535
    int64_t Imm = cast<ConstantSDNode>(Node)->getSExtValue();

  return Imm >= 0 && Imm < 65536;

  }
  case 59: { // Predicate_imm0_255
    int64_t Imm = cast<ConstantSDNode>(Node)->getSExtValue();
 return Imm >= 0 && Imm < 256; 
  }
  case 60: { // Predicate_load
    SDNode *N = Node;

  return cast<LoadSDNode>(N)->getExtensionType() == ISD::NON_EXTLOAD;

  }
  case 61: { // Predicate_and_su
    SDNode *N = Node;

  return N->hasOneUse();

  }
  case 62: { // Predicate_xor_su
    SDNode *N = Node;

  return N->hasOneUse();

  }
  case 63: { // Predicate_imm0_31
    int64_t Imm = cast<ConstantSDNode>(Node)->getSExtValue();

  return Imm >= 0 && Imm < 32;

  }
  case 64: { // Predicate_zextload
    SDNode *N = Node;

  return cast<LoadSDNode>(N)->getExtensionType() == ISD::ZEXTLOAD;

  }
  case 65: { // Predicate_zextloadi16
    SDNode *N = Node;

  return cast<LoadSDNode>(N)->getMemoryVT() == MVT::i16;

  }
  case 66: { // Predicate_zextloadi8
    SDNode *N = Node;

  return cast<LoadSDNode>(N)->getMemoryVT() == MVT::i8;

  }
  case 67: { // Predicate_sextload
    SDNode *N = Node;

  return cast<LoadSDNode>(N)->getExtensionType() == ISD::SEXTLOAD;

  }
  case 68: { // Predicate_sextloadi16
    SDNode *N = Node;

  return cast<LoadSDNode>(N)->getMemoryVT() == MVT::i16;

  }
  case 69: { // Predicate_sextloadi8
    SDNode *N = Node;

  return cast<LoadSDNode>(N)->getMemoryVT() == MVT::i8;

  }
  case 70: { // Predicate_zextloadi1
    SDNode *N = Node;

  return cast<LoadSDNode>(N)->getMemoryVT() == MVT::i1;

  }
  case 71: { // Predicate_extloadi1
    SDNode *N = Node;

  return cast<LoadSDNode>(N)->getMemoryVT() == MVT::i1;

  }
  case 72: { // Predicate_extloadi8
    SDNode *N = Node;

  return cast<LoadSDNode>(N)->getMemoryVT() == MVT::i8;

  }
  case 73: { // Predicate_alignedload32
    SDNode *N = Node;

  return cast<LoadSDNode>(N)->getAlignment() >= 4;

  }
  case 74: { // Predicate_hword_alignedload
    SDNode *N = Node;

  return cast<LoadSDNode>(N)->getAlignment() == 2;

  }
  case 75: { // Predicate_byte_alignedload
    SDNode *N = Node;

  return cast<LoadSDNode>(N)->getAlignment() == 1;

  }
  case 76: { // Predicate_non_word_alignedload
    SDNode *N = Node;

  return cast<LoadSDNode>(N)->getAlignment() < 4;

  }
  case 77: { // Predicate_extloadvi8
    SDNode *N = Node;

  return cast<LoadSDNode>(N)->getMemoryVT().getScalarType() == MVT::i8;

  }
  case 78: { // Predicate_zextloadvi8
    SDNode *N = Node;

  return cast<LoadSDNode>(N)->getMemoryVT().getScalarType() == MVT::i8;

  }
  case 79: { // Predicate_sextloadvi8
    SDNode *N = Node;

  return cast<LoadSDNode>(N)->getMemoryVT().getScalarType() == MVT::i8;

  }
  case 80: { // Predicate_extloadvi16
    SDNode *N = Node;

  return cast<LoadSDNode>(N)->getMemoryVT().getScalarType() == MVT::i16;

  }
  case 81: { // Predicate_zextloadvi16
    SDNode *N = Node;

  return cast<LoadSDNode>(N)->getMemoryVT().getScalarType() == MVT::i16;

  }
  case 82: { // Predicate_sextloadvi16
    SDNode *N = Node;

  return cast<LoadSDNode>(N)->getMemoryVT().getScalarType() == MVT::i16;

  }
  case 83: { // Predicate_extloadvi32
    SDNode *N = Node;

  return cast<LoadSDNode>(N)->getMemoryVT().getScalarType() == MVT::i32;

  }
  case 84: { // Predicate_zextloadvi32
    SDNode *N = Node;

  return cast<LoadSDNode>(N)->getMemoryVT().getScalarType() == MVT::i32;

  }
  case 85: { // Predicate_sextloadvi32
    SDNode *N = Node;

  return cast<LoadSDNode>(N)->getMemoryVT().getScalarType() == MVT::i32;

  }
  case 86: { // Predicate_dword_alignedload
    SDNode *N = Node;

  return cast<LoadSDNode>(N)->getAlignment() >= 8;

  }
  case 87: { // Predicate_word_alignedload
    SDNode *N = Node;

  return cast<LoadSDNode>(N)->getAlignment() == 4;

  }
  case 88: { // Predicate_strex_1
    SDNode *N = Node;

  return cast<MemIntrinsicSDNode>(N)->getMemoryVT() == MVT::i8;

  }
  case 89: { // Predicate_strex_2
    SDNode *N = Node;

  return cast<MemIntrinsicSDNode>(N)->getMemoryVT() == MVT::i16;

  }
  case 90: { // Predicate_strex_4
    SDNode *N = Node;

  return cast<MemIntrinsicSDNode>(N)->getMemoryVT() == MVT::i32;

  }
  case 91: { // Predicate_stlex_1
    SDNode *N = Node;

  return cast<MemIntrinsicSDNode>(N)->getMemoryVT() == MVT::i8;

  }
  case 92: { // Predicate_stlex_2
    SDNode *N = Node;

  return cast<MemIntrinsicSDNode>(N)->getMemoryVT() == MVT::i16;

  }
  case 93: { // Predicate_stlex_4
    SDNode *N = Node;

  return cast<MemIntrinsicSDNode>(N)->getMemoryVT() == MVT::i32;

  }
  case 94: { // Predicate_ldrex_4
    SDNode *N = Node;

  return cast<MemIntrinsicSDNode>(N)->getMemoryVT() == MVT::i32;

  }
  case 95: { // Predicate_ldaex_4
    SDNode *N = Node;

  return cast<MemIntrinsicSDNode>(N)->getMemoryVT() == MVT::i32;

  }
  case 96: { // Predicate_atomic_load_8
    SDNode *N = Node;

  return cast<AtomicSDNode>(N)->getMemoryVT() == MVT::i8;

  }
  case 97: { // Predicate_atomic_load_acquire_8
    SDNode *N = Node;

  AtomicOrdering Ordering = cast<AtomicSDNode>(N)->getOrdering();
  return Ordering == Acquire || Ordering == SequentiallyConsistent;

  }
  case 98: { // Predicate_atomic_load_16
    SDNode *N = Node;

  return cast<AtomicSDNode>(N)->getMemoryVT() == MVT::i16;

  }
  case 99: { // Predicate_atomic_load_acquire_16
    SDNode *N = Node;

  AtomicOrdering Ordering = cast<AtomicSDNode>(N)->getOrdering();
  return Ordering == Acquire || Ordering == SequentiallyConsistent;

  }
  case 100: { // Predicate_atomic_load_32
    SDNode *N = Node;

  return cast<AtomicSDNode>(N)->getMemoryVT() == MVT::i32;

  }
  case 101: { // Predicate_atomic_load_acquire_32
    SDNode *N = Node;

  AtomicOrdering Ordering = cast<AtomicSDNode>(N)->getOrdering();
  return Ordering == Acquire || Ordering == SequentiallyConsistent;

  }
  case 102: { // Predicate_atomic_store_8
    SDNode *N = Node;

    return cast<AtomicSDNode>(N)->getMemoryVT() == MVT::i8;
  
  }
  case 103: { // Predicate_atomic_store_release_8
    SDNode *N = Node;

  AtomicOrdering Ordering = cast<AtomicSDNode>(N)->getOrdering();
  return Ordering == Release || Ordering == SequentiallyConsistent;

  }
  case 104: { // Predicate_atomic_store_16
    SDNode *N = Node;

    return cast<AtomicSDNode>(N)->getMemoryVT() == MVT::i16;
  
  }
  case 105: { // Predicate_atomic_store_release_16
    SDNode *N = Node;

  AtomicOrdering Ordering = cast<AtomicSDNode>(N)->getOrdering();
  return Ordering == Release || Ordering == SequentiallyConsistent;

  }
  case 106: { // Predicate_atomic_store_32
    SDNode *N = Node;

    return cast<AtomicSDNode>(N)->getMemoryVT() == MVT::i32;
  
  }
  case 107: { // Predicate_atomic_store_release_32
    SDNode *N = Node;

  AtomicOrdering Ordering = cast<AtomicSDNode>(N)->getOrdering();
  return Ordering == Release || Ordering == SequentiallyConsistent;

  }
  case 108: { // Predicate_lo5AllOne
    ConstantSDNode*N = cast<ConstantSDNode>(Node);

  // Returns true if all low 5-bits are 1.
  return (((uint32_t)N->getZExtValue()) & 0x1FUL) == 0x1FUL;

  }
  case 109: { // Predicate_NEONimmAllZerosV
    SDNode *N = Node;

  ConstantSDNode *ConstVal = cast<ConstantSDNode>(N->getOperand(0));
  unsigned EltBits = 0;
  uint64_t EltVal = ARM_AM::decodeNEONModImm(ConstVal->getZExtValue(), EltBits);
  return (EltBits == 32 && EltVal == 0);

  }
  case 110: { // Predicate_imm0_255_not
    ConstantSDNode*N = cast<ConstantSDNode>(Node);

  return (uint32_t)(~N->getZExtValue()) < 255;

  }
  case 111: { // Predicate_arm_i32imm
    ConstantSDNode*N = cast<ConstantSDNode>(Node);

  if (Subtarget->useMovt(*MF))
    return true;
  return ARM_AM::isSOImmTwoPartVal((unsigned)N->getZExtValue());

  }
  case 112: { // Predicate_thumb_immshifted
    ConstantSDNode*N = cast<ConstantSDNode>(Node);

  return ARM_AM::isThumbImmShiftedVal((unsigned)N->getZExtValue());

  }
  case 113: { // Predicate_imm0_255_comp
    ConstantSDNode*N = cast<ConstantSDNode>(Node);

  return ~((uint32_t)N->getZExtValue()) < 256;

  }
  case 114: { // Predicate_fmul_su
    SDNode *N = Node;

  return N->hasOneUse();

  }
  case 115: { // Predicate_fadd_mlx
    SDNode *N = Node;

  return hasNoVMLxHazardUse(N);

  }
  case 116: { // Predicate_fsub_mlx
    SDNode *N = Node;

  return hasNoVMLxHazardUse(N);

  }
  case 117: { // Predicate_vfp_f64imm
    ConstantFPSDNode*N = cast<ConstantFPSDNode>(Node);

      return ARM_AM::getFP64Imm(N->getValueAPF()) != -1;
    
  }
  case 118: { // Predicate_vfp_f32imm
    ConstantFPSDNode*N = cast<ConstantFPSDNode>(Node);

      return ARM_AM::getFP32Imm(N->getValueAPF()) != -1;
    
  }
  case 119: { // Predicate_shr_imm8
    int64_t Imm = cast<ConstantSDNode>(Node)->getSExtValue();
 return Imm > 0 && Imm <= 8; 
  }
  case 120: { // Predicate_shr_imm16
    int64_t Imm = cast<ConstantSDNode>(Node)->getSExtValue();
 return Imm > 0 && Imm <= 16; 
  }
  case 121: { // Predicate_shr_imm32
    int64_t Imm = cast<ConstantSDNode>(Node)->getSExtValue();
 return Imm > 0 && Imm <= 32; 
  }
  case 122: { // Predicate_imm1_7
    int64_t Imm = cast<ConstantSDNode>(Node)->getSExtValue();
 return Imm > 0 && Imm < 8; 
  }
  case 123: { // Predicate_imm1_31
    int64_t Imm = cast<ConstantSDNode>(Node)->getSExtValue();
 return Imm > 0 && Imm < 32; 
  }
  case 124: { // Predicate_VectorIndex32
    int64_t Imm = cast<ConstantSDNode>(Node)->getSExtValue();

  return ((uint64_t)Imm) < 2;

  }
  }
}

bool CheckComplexPattern(SDNode *Root, SDNode *Parent,
                         SDValue N, unsigned PatternNo,
         SmallVectorImpl<std::pair<SDValue, SDNode*> > &Result) override {
  unsigned NextRes = Result.size();
  switch (PatternNo) {
  default: llvm_unreachable("Invalid pattern # in table?");
  case 0:
    Result.resize(NextRes+3);
    return SelectRegShifterOperand(N, Result[NextRes+0].first, Result[NextRes+1].first, Result[NextRes+2].first);
  case 1:
    Result.resize(NextRes+2);
    return SelectImmShifterOperand(N, Result[NextRes+0].first, Result[NextRes+1].first);
  case 2:
    Result.resize(NextRes+2);
    return SelectT2ShifterOperandReg(N, Result[NextRes+0].first, Result[NextRes+1].first);
  case 3:
    Result.resize(NextRes+1);
    return SelectAddrOffsetNone(N, Result[NextRes+0].first);
  case 4:
    Result.resize(NextRes+3);
    return SelectShiftRegShifterOperand(N, Result[NextRes+0].first, Result[NextRes+1].first, Result[NextRes+2].first);
  case 5:
    Result.resize(NextRes+2);
    return SelectShiftImmShifterOperand(N, Result[NextRes+0].first, Result[NextRes+1].first);
  case 6:
    Result.resize(NextRes+3);
    return SelectAddrMode3(N, Result[NextRes+0].first, Result[NextRes+1].first, Result[NextRes+2].first);
  case 7:
    Result.resize(NextRes+2);
    return SelectThumbAddrModeRI5S2(N, Result[NextRes+0].first, Result[NextRes+1].first);
  case 8:
    Result.resize(NextRes+2);
    return SelectThumbAddrModeImm5S2(N, Result[NextRes+0].first, Result[NextRes+1].first);
  case 9:
    Result.resize(NextRes+2);
    return SelectAddrMode6(Parent, N, Result[NextRes+0].first, Result[NextRes+1].first);
  case 10:
    Result.resize(NextRes+1);
    return SelectAddrMode6Offset(Root, N, Result[NextRes+0].first);
  case 11:
    Result.resize(NextRes+2);
    return SelectAddrMode6(Parent, N, Result[NextRes+0].first, Result[NextRes+1].first);
  case 12:
    Result.resize(NextRes+2);
    return SelectAddrModePC(N, Result[NextRes+0].first, Result[NextRes+1].first);
  case 13:
    Result.resize(NextRes+2);
    return SelectAddrMode2OffsetReg(Root, N, Result[NextRes+0].first, Result[NextRes+1].first);
  case 14:
    Result.resize(NextRes+2);
    return SelectAddrMode2OffsetImm(Root, N, Result[NextRes+0].first, Result[NextRes+1].first);
  case 15:
    Result.resize(NextRes+2);
    return SelectAddrMode3Offset(Root, N, Result[NextRes+0].first, Result[NextRes+1].first);
  case 16:
    Result.resize(NextRes+3);
    return SelectLdStSOReg(N, Result[NextRes+0].first, Result[NextRes+1].first, Result[NextRes+2].first);
  case 17:
    Result.resize(NextRes+3);
    return SelectT2AddrModeSoReg(N, Result[NextRes+0].first, Result[NextRes+1].first, Result[NextRes+2].first);
  case 18:
    Result.resize(NextRes+1);
    return SelectT2AddrModeImm8Offset(Root, N, Result[NextRes+0].first);
  case 19:
    Result.resize(NextRes+2);
    return SelectAddrModeImm12(N, Result[NextRes+0].first, Result[NextRes+1].first);
  case 20:
    Result.resize(NextRes+2);
    return SelectThumbAddrModeRI5S4(N, Result[NextRes+0].first, Result[NextRes+1].first);
  case 21:
    Result.resize(NextRes+2);
    return SelectThumbAddrModeImm5S4(N, Result[NextRes+0].first, Result[NextRes+1].first);
  case 22:
    Result.resize(NextRes+2);
    return SelectThumbAddrModeRI5S1(N, Result[NextRes+0].first, Result[NextRes+1].first);
  case 23:
    Result.resize(NextRes+2);
    return SelectThumbAddrModeImm5S1(N, Result[NextRes+0].first, Result[NextRes+1].first);
  case 24:
    Result.resize(NextRes+2);
    return SelectThumbAddrModeSP(N, Result[NextRes+0].first, Result[NextRes+1].first);
  case 25:
    Result.resize(NextRes+2);
    return SelectT2AddrModeImm12(N, Result[NextRes+0].first, Result[NextRes+1].first);
  case 26:
    Result.resize(NextRes+2);
    return SelectT2AddrModeImm8(N, Result[NextRes+0].first, Result[NextRes+1].first);
  case 27:
    Result.resize(NextRes+2);
    return SelectAddrMode5(N, Result[NextRes+0].first, Result[NextRes+1].first);
  case 28:
    Result.resize(NextRes+3);
    return SelectAddrMode2(N, Result[NextRes+0].first, Result[NextRes+1].first, Result[NextRes+2].first);
  case 29:
    Result.resize(NextRes+2);
    return SelectCMOVPred(N, Result[NextRes+0].first, Result[NextRes+1].first);
  case 30:
    Result.resize(NextRes+2);
    return SelectThumbAddrModeRR(N, Result[NextRes+0].first, Result[NextRes+1].first);
  case 31:
    Result.resize(NextRes+2);
    return SelectT2AddrModeExclusive(N, Result[NextRes+0].first, Result[NextRes+1].first);
  case 32:
    Result.resize(NextRes+2);
    return SelectAddrMode6(Parent, N, Result[NextRes+0].first, Result[NextRes+1].first);
  case 33:
    Result.resize(NextRes+2);
    return SelectAddrMode6(Parent, N, Result[NextRes+0].first, Result[NextRes+1].first);
  case 34:
    Result.resize(NextRes+2);
    return SelectAddrMode6(Parent, N, Result[NextRes+0].first, Result[NextRes+1].first);
  case 35:
    Result.resize(NextRes+2);
    return SelectAddrMode6(Parent, N, Result[NextRes+0].first, Result[NextRes+1].first);
  }
}

SDValue RunSDNodeXForm(SDValue V, unsigned XFormNo) override {
  switch (XFormNo) {
  default: llvm_unreachable("Invalid xform # in table?");
  case 0: {  // rot_imm_XFORM
    ConstantSDNode *N = cast<ConstantSDNode>(V.getNode());

  switch (N->getZExtValue()){
  default: llvm_unreachable(nullptr);
  case 0:  return CurDAG->getTargetConstant(0, MVT::i32);
  case 8:  return CurDAG->getTargetConstant(1, MVT::i32);
  case 16: return CurDAG->getTargetConstant(2, MVT::i32);
  case 24: return CurDAG->getTargetConstant(3, MVT::i32);
  }

  }
  case 1: {  // imm_neg_XFORM
    ConstantSDNode *N = cast<ConstantSDNode>(V.getNode());

  return CurDAG->getTargetConstant(-(int)N->getZExtValue(), MVT::i32);

  }
  case 2: {  // t2_so_imm_neg_XFORM
    ConstantSDNode *N = cast<ConstantSDNode>(V.getNode());

  return CurDAG->getTargetConstant(-((int)N->getZExtValue()), MVT::i32);

  }
  case 3: {  // DSubReg_i16_reg
    ConstantSDNode *N = cast<ConstantSDNode>(V.getNode());

  assert(ARM::dsub_7 == ARM::dsub_0+7 && "Unexpected subreg numbering");
  return CurDAG->getTargetConstant(ARM::dsub_0 + N->getZExtValue()/4, MVT::i32);

  }
  case 4: {  // SubReg_i16_lane
    ConstantSDNode *N = cast<ConstantSDNode>(V.getNode());

  return CurDAG->getTargetConstant(N->getZExtValue() & 3, MVT::i32);

  }
  case 5: {  // DSubReg_i32_reg
    ConstantSDNode *N = cast<ConstantSDNode>(V.getNode());

  assert(ARM::dsub_7 == ARM::dsub_0+7 && "Unexpected subreg numbering");
  return CurDAG->getTargetConstant(ARM::dsub_0 + N->getZExtValue()/2, MVT::i32);

  }
  case 6: {  // SubReg_i32_lane
    ConstantSDNode *N = cast<ConstantSDNode>(V.getNode());

  return CurDAG->getTargetConstant(N->getZExtValue() & 1, MVT::i32);

  }
  case 7: {  // hi16
    ConstantSDNode *N = cast<ConstantSDNode>(V.getNode());

  return CurDAG->getTargetConstant((uint32_t)N->getZExtValue() >> 16, MVT::i32);

  }
  case 8: {  // t2_so_imm_not_XFORM
    ConstantSDNode *N = cast<ConstantSDNode>(V.getNode());

  return CurDAG->getTargetConstant(~((uint32_t)N->getZExtValue()), MVT::i32);

  }
  case 9: {  // t2_so_imm_notSext16_XFORM
    ConstantSDNode *N = cast<ConstantSDNode>(V.getNode());

  APInt apIntN = N->getAPIntValue();
  unsigned N16bitSignExt = apIntN.trunc(16).sext(32).getZExtValue();
  return CurDAG->getTargetConstant(~N16bitSignExt, MVT::i32);

  }
  case 10: {  // imm_not_XFORM
    ConstantSDNode *N = cast<ConstantSDNode>(V.getNode());

  return CurDAG->getTargetConstant(~(int)N->getZExtValue(), MVT::i32);

  }
  case 11: {  // imm_sr_XFORM
    ConstantSDNode *N = cast<ConstantSDNode>(V.getNode());

  unsigned Imm = N->getZExtValue();
  return CurDAG->getTargetConstant((Imm == 32 ? 0 : Imm), MVT::i32);

  }
  case 12: {  // imm_comp_XFORM
    ConstantSDNode *N = cast<ConstantSDNode>(V.getNode());

  return CurDAG->getTargetConstant(~((uint32_t)N->getZExtValue()), MVT::i32);

  }
  case 13: {  // DSubReg_i8_reg
    ConstantSDNode *N = cast<ConstantSDNode>(V.getNode());

  assert(ARM::dsub_7 == ARM::dsub_0+7 && "Unexpected subreg numbering");
  return CurDAG->getTargetConstant(ARM::dsub_0 + N->getZExtValue()/8, MVT::i32);

  }
  case 14: {  // SubReg_i8_lane
    ConstantSDNode *N = cast<ConstantSDNode>(V.getNode());

  return CurDAG->getTargetConstant(N->getZExtValue() & 7, MVT::i32);

  }
  case 15: {  // SSubReg_f32_reg
    ConstantSDNode *N = cast<ConstantSDNode>(V.getNode());

  assert(ARM::ssub_3 == ARM::ssub_0+3 && "Unexpected subreg numbering");
  return CurDAG->getTargetConstant(ARM::ssub_0 + N->getZExtValue(), MVT::i32);

  }
  case 16: {  // DSubReg_f64_reg
    ConstantSDNode *N = cast<ConstantSDNode>(V.getNode());

  assert(ARM::dsub_7 == ARM::dsub_0+7 && "Unexpected subreg numbering");
  return CurDAG->getTargetConstant(ARM::dsub_0 + N->getZExtValue(), MVT::i32);

  }
  case 17: {  // thumb_immshifted_val
    ConstantSDNode *N = cast<ConstantSDNode>(V.getNode());

  unsigned V = ARM_AM::getThumbImmNonShiftedVal((unsigned)N->getZExtValue());
  return CurDAG->getTargetConstant(V, MVT::i32);

  }
  case 18: {  // thumb_immshifted_shamt
    ConstantSDNode *N = cast<ConstantSDNode>(V.getNode());

  unsigned V = ARM_AM::getThumbImmValShift((unsigned)N->getZExtValue());
  return CurDAG->getTargetConstant(V, MVT::i32);

  }
  case 19: {  // anonymous_4792
    ConstantFPSDNode *N = cast<ConstantFPSDNode>(V.getNode());

      APFloat InVal = N->getValueAPF();
      uint32_t enc = ARM_AM::getFP64Imm(InVal);
      return CurDAG->getTargetConstant(enc, MVT::i32);
    
  }
  case 20: {  // anonymous_4791
    ConstantFPSDNode *N = cast<ConstantFPSDNode>(V.getNode());

      APFloat InVal = N->getValueAPF();
      uint32_t enc = ARM_AM::getFP32Imm(InVal);
      return CurDAG->getTargetConstant(enc, MVT::i32);
    
  }
  }
}

