
---------- Begin Simulation Statistics ----------
final_tick                                73143442500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 109294                       # Simulator instruction rate (inst/s)
host_mem_usage                                 679140                       # Number of bytes of host memory used
host_op_rate                                   127510                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   914.96                       # Real time elapsed on the host
host_tick_rate                               79941355                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   100000000                       # Number of instructions simulated
sim_ops                                     116666628                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.073143                       # Number of seconds simulated
sim_ticks                                 73143442500                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             99.997138                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                16665584                       # Number of BTB hits
system.cpu.branchPred.BTBLookups             16666061                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                  2                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect               721                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted          16667479                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits                  7                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups              82                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses               75                       # Number of indirect misses.
system.cpu.branchPred.lookups                16668576                       # Number of BP lookups
system.cpu.branchPred.usedRAS                     315                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted           55                       # Number of mispredicted indirect branches.
system.cpu.cc_regfile_reads                 400007030                       # number of cc regfile reads
system.cpu.cc_regfile_writes                 99996985                       # number of cc regfile writes
system.cpu.commit.amos                              0                       # Number of atomic instructions committed
system.cpu.commit.branchMispredicts               487                       # The number of times a branch was mispredicted
system.cpu.commit.branches                   16666881                       # Number of branches committed
system.cpu.commit.bw_lim_events                   121                       # number cycles where commit BW limit reached
system.cpu.commit.commitNonSpecStalls              84                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.commitSquashedInsts            3395                       # The number of squashed insts skipped by commit
system.cpu.commit.committedInsts            100000013                       # Number of instructions committed
system.cpu.commit.committedOps              116666641                       # Number of ops (including micro ops) committed
system.cpu.commit.committed_per_cycle::samples    116998000                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     0.997168                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     1.611312                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0     61824155     52.84%     52.84% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1     38506103     32.91%     85.75% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2         1429      0.00%     85.76% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3       958314      0.82%     86.57% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4      8046782      6.88%     93.45% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::5      2871966      2.45%     95.91% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::6      4789098      4.09%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::7           32      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::8          121      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total    116998000                       # Number of insts commited each cycle
system.cpu.commit.fp_insts                          0                       # Number of committed floating point instructions.
system.cpu.commit.function_calls                  172                       # Number of function calls committed.
system.cpu.commit.int_insts                  99999939                       # Number of committed integer instructions.
system.cpu.commit.loads                      16666767                       # Number of loads committed
system.cpu.commit.membars                          37                       # Number of memory barriers committed
system.cpu.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu         83332776     71.43%     71.43% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult              43      0.00%     71.43% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv                0      0.00%     71.43% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd              0      0.00%     71.43% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     71.43% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt              0      0.00%     71.43% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     71.43% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     71.43% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     71.43% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             0      0.00%     71.43% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     71.43% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd               0      0.00%     71.43% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     71.43% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu               0      0.00%     71.43% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               0      0.00%     71.43% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt               0      0.00%     71.43% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc              0      0.00%     71.43% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     71.43% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     71.43% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift             0      0.00%     71.43% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     71.43% # Class of committed instruction
system.cpu.commit.op_class_0::SimdDiv               0      0.00%     71.43% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     71.43% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            8      0.00%     71.43% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     71.43% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            9      0.00%     71.43% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            7      0.00%     71.43% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            3      0.00%     71.43% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc           30      0.00%     71.43% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult           19      0.00%     71.43% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            6      0.00%     71.43% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     71.43% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAdd            0      0.00%     71.43% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAlu            0      0.00%     71.43% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceCmp            0      0.00%     71.43% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     71.43% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     71.43% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAes               0      0.00%     71.43% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAesMix            0      0.00%     71.43% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash            0      0.00%     71.43% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash2            0      0.00%     71.43% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash            0      0.00%     71.43% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash2            0      0.00%     71.43% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma2            0      0.00%     71.43% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma3            0      0.00%     71.43% # Class of committed instruction
system.cpu.commit.op_class_0::SimdPredAlu            0      0.00%     71.43% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead        16666767     14.29%     85.71% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite       16666973     14.29%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total         116666641                       # Class of committed instruction
system.cpu.commit.refs                       33333740                       # Number of memory references committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.vec_insts                         0                       # Number of committed Vector instructions.
system.cpu.committedInsts                   100000000                       # Number of Instructions Simulated
system.cpu.committedOps                     116666628                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               1.170295                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         1.170295                       # CPI: Total CPI of All Threads
system.cpu.decode.BlockedCycles              53762246                       # Number of cycles decode is blocked
system.cpu.decode.BranchMispred                   246                       # Number of times decode detected a branch misprediction
system.cpu.decode.BranchResolved             16665754                       # Number of times decode resolved a branch
system.cpu.decode.DecodedInsts              116672591                       # Number of instructions handled by decode
system.cpu.decode.IdleCycles                 18976469                       # Number of cycles decode is idle
system.cpu.decode.RunCycles                  42343639                       # Number of cycles decode is running
system.cpu.decode.SquashCycles                    519                       # Number of cycles decode is squashing
system.cpu.decode.SquashedInsts                  1956                       # Number of squashed instructions handled by decode
system.cpu.decode.UnblockCycles               1915844                       # Number of cycles decode is unblocking
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch.Branches                    16668576                       # Number of branches that fetch encountered
system.cpu.fetch.CacheLines                  33334947                       # Number of cache lines fetched
system.cpu.fetch.Cycles                      83654132                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.IcacheSquashes                   358                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.IcacheWaitRetryStallCycles            4                       # Number of stall cycles due to full MSHR
system.cpu.fetch.Insts                      100009219                       # Number of instructions fetch has processed
system.cpu.fetch.MiscStallCycles                   41                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.SquashCycles                    1506                       # Number of cycles fetch has spent squashing
system.cpu.fetch.branchRate                  0.142431                       # Number of branch fetches per cycle
system.cpu.fetch.icacheStallCycles           33343787                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.predictedBranches           16665906                       # Number of branches that fetch has predicted taken
system.cpu.fetch.rate                        0.854564                       # Number of inst fetches per cycle
system.cpu.fetch.rateDist::samples          116998717                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              0.997249                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             1.308555                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                 66995005     57.26%     57.26% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                 16666413     14.24%     71.51% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                     1492      0.00%     71.51% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                 33335807     28.49%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                3                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total            116998717                       # Number of instructions fetched each cycle (Total)
system.cpu.idleCycles                           30792                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.iew.branchMispredicts                  506                       # Number of branch mispredicts detected at execute
system.cpu.iew.exec_branches                 16667175                       # Number of branches executed
system.cpu.iew.exec_nop                            35                       # number of nop insts executed
system.cpu.iew.exec_rate                     0.996917                       # Inst execution rate
system.cpu.iew.exec_refs                     33334516                       # number of memory reference insts executed
system.cpu.iew.exec_stores                   16667145                       # Number of stores executed
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.iewBlockCycles                     415                       # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts              16667691                       # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts                 68                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewDispSquashedInsts                 0                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispStoreInsts             16667480                       # Number of dispatched store instructions
system.cpu.iew.iewDispatchedInsts           116670689                       # Number of instructions dispatched to IQ
system.cpu.iew.iewExecLoadInsts              16667371                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts               714                       # Number of squashed instructions skipped in execute
system.cpu.iew.iewExecutedInsts             116668709                       # Number of executed instructions
system.cpu.iew.iewIQFullEvents                      3                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewLSQFullEvents                   306                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.iewSquashCycles                    519                       # Number of cycles IEW is squashing
system.cpu.iew.iewUnblockCycles                   309                       # Number of cycles IEW is unblocking
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.cacheBlocked             0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.lsq.thread0.forwLoads               42                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.ignoredResponses            5                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.memOrderViolation           23                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.rescheduledLoads            4                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.squashedLoads          923                       # Number of loads squashed
system.cpu.iew.lsq.thread0.squashedStores          506                       # Number of stores squashed
system.cpu.iew.memOrderViolationEvents             23                       # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect          496                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect             10                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.wb_consumers                  94440261                       # num instructions consuming a value
system.cpu.iew.wb_count                     116668446                       # cumulative count of insts written-back
system.cpu.iew.wb_fanout                     0.691680                       # average fanout of values written-back
system.cpu.iew.wb_producers                  65322402                       # num instructions producing a value
system.cpu.iew.wb_rate                       0.996915                       # insts written-back per cycle
system.cpu.iew.wb_sent                      116668539                       # cumulative count of insts sent to commit
system.cpu.int_regfile_reads                149999577                       # number of integer regfile reads
system.cpu.int_regfile_writes                66668084                       # number of integer regfile writes
system.cpu.ipc                               0.854485                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.854485                       # IPC: Total IPC of All Threads
system.cpu.iq.FU_type_0::No_OpClass                 0      0.00%      0.00% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu              83334463     71.43%     71.43% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                   51      0.00%     71.43% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                     0      0.00%     71.43% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                   0      0.00%     71.43% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     71.43% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                   0      0.00%     71.43% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     71.43% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     71.43% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     71.43% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     71.43% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     71.43% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                    5      0.00%     71.43% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     71.43% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                    0      0.00%     71.43% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     71.43% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                    0      0.00%     71.43% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                   0      0.00%     71.43% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     71.43% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     71.43% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                  5      0.00%     71.43% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     71.43% # Type of FU issued
system.cpu.iq.FU_type_0::SimdDiv                    0      0.00%     71.43% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     71.43% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               8      0.00%     71.43% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     71.43% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               9      0.00%     71.43% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               7      0.00%     71.43% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               3      0.00%     71.43% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc             35      0.00%     71.43% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult             19      0.00%     71.43% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            6      0.00%     71.43% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     71.43% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAdd              0      0.00%     71.43% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAlu              0      0.00%     71.43% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceCmp              0      0.00%     71.43% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     71.43% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     71.43% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     71.43% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     71.43% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     71.43% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     71.43% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     71.43% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     71.43% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     71.43% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     71.43% # Type of FU issued
system.cpu.iq.FU_type_0::SimdPredAlu                0      0.00%     71.43% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead             16667549     14.29%     85.71% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite            16667263     14.29%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite              0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total              116669423                       # Type of FU issued
system.cpu.iq.fp_alu_accesses                       0                       # Number of floating point alu accesses
system.cpu.iq.fp_inst_queue_reads                   0                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_writes                  0                       # Number of floating instruction queue writes
system.cpu.iq.fu_busy_cnt                    18197708                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.155977                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                18195943     99.99%     99.99% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      1      0.00%     99.99% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%     99.99% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0      0.00%     99.99% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%     99.99% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%     99.99% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%     99.99% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%     99.99% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%     99.99% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%     99.99% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%     99.99% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%     99.99% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%     99.99% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      0      0.00%     99.99% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%     99.99% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0      0.00%     99.99% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0      0.00%     99.99% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%     99.99% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     99.99% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0      0.00%     99.99% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     99.99% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdDiv                      0      0.00%     99.99% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     99.99% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%     99.99% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     99.99% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     99.99% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%     99.99% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     99.99% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                2      0.00%     99.99% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%     99.99% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     99.99% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     99.99% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAdd                0      0.00%     99.99% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAlu                0      0.00%     99.99% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceCmp                0      0.00%     99.99% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceAdd            0      0.00%     99.99% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceCmp            0      0.00%     99.99% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0      0.00%     99.99% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0      0.00%     99.99% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0      0.00%     99.99% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0      0.00%     99.99% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0      0.00%     99.99% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0      0.00%     99.99% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0      0.00%     99.99% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0      0.00%     99.99% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdPredAlu                  0      0.00%     99.99% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                    724      0.00%     99.99% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                  1038      0.01%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite                0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.int_alu_accesses              134867131                       # Number of integer alu accesses
system.cpu.iq.int_inst_queue_reads          368535425                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_wakeup_accesses    116668446                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.int_inst_queue_writes         116674694                       # Number of integer instruction queue writes
system.cpu.iq.iqInstsAdded                  116670545                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                 116669423                       # Number of instructions issued
system.cpu.iq.iqNonSpecInstsAdded                 109                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqSquashedInstsExamined            4017                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedInstsIssued               154                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedNonSpecRemoved             25                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.iqSquashedOperandsExamined         8230                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples     116998717                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         0.997185                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        1.178135                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0            58948779     50.38%     50.38% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1            20884144     17.85%     68.23% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2            16671927     14.25%     82.48% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3            19534043     16.70%     99.18% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4              959824      0.82%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5                   0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6                   0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7                   0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8                   0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            4                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total       116998717                       # Number of insts issued each cycle
system.cpu.iq.rate                           0.996923                       # Inst issue rate
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.memDep0.conflictingLoads                75                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores               40                       # Number of conflicting stores.
system.cpu.memDep0.insertedLoads             16667691                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores            16667480                       # Number of stores inserted to the mem dependence unit.
system.cpu.misc_regfile_reads                33336323                       # number of misc regfile reads
system.cpu.misc_regfile_writes                    197                       # number of misc regfile writes
system.cpu.numCycles                        117029509                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.rename.BlockCycles                     971                       # Number of cycles rename is blocking
system.cpu.rename.CommittedMaps             166663156                       # Number of HB maps that are committed
system.cpu.rename.FullRegisterEvents                4                       # Number of times there has been no free registers
system.cpu.rename.IQFullEvents                      4                       # Number of times rename has blocked due to IQ full
system.cpu.rename.IdleCycles                 19935432                       # Number of cycles rename is idle
system.cpu.rename.LQFullEvents                    113                       # Number of times rename has blocked due to LQ full
system.cpu.rename.ROBFullEvents                     3                       # Number of times rename has blocked due to ROB full
system.cpu.rename.RenameLookups             533352364                       # Number of register rename lookups that rename has made
system.cpu.rename.RenamedInsts              116671329                       # Number of instructions processed by rename
system.cpu.rename.RenamedOperands           166668852                       # Number of destination operands rename has renamed
system.cpu.rename.RunCycles                  43300510                       # Number of cycles rename is running
system.cpu.rename.SQFullEvents               52799601                       # Number of times rename has blocked due to SQ full
system.cpu.rename.SquashCycles                    519                       # Number of cycles rename is squashing
system.cpu.rename.SquashedInsts                   555                       # Number of squashed instructions processed by rename
system.cpu.rename.UnblockCycles              53757669                       # Number of cycles rename is unblocking
system.cpu.rename.UndoneMaps                     5677                       # Number of HB maps that are undone due to squashing
system.cpu.rename.int_rename_lookups        150002665                       # Number of integer rename lookups
system.cpu.rename.serializeStallCycles           3616                       # count of cycles rename stalled for serializing inst
system.cpu.rename.serializingInsts                 75                       # count of serializing insts renamed
system.cpu.rename.skidInsts                   5747540                       # count of insts added to the skid buffer
system.cpu.rename.tempSerializingInsts             65                       # count of temporary serializing insts renamed
system.cpu.rename.vec_rename_lookups              279                       # Number of vector rename lookups
system.cpu.rob.rob_reads                    233667759                       # The number of ROB reads
system.cpu.rob.rob_writes                   233340798                       # The number of ROB writes
system.cpu.timesIdled                             306                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.vec_regfile_reads                      248                       # number of vector regfile reads
system.cpu.vec_regfile_writes                     175                       # number of vector regfile writes
system.cpu.workload.numSyscalls                    11                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests      1025363                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests       2067468                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests           18                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests      1041256                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops          372                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests      2083381                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops            372                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED  73143442500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp                478                       # Transaction distribution
system.membus.trans_dist::WritebackDirty      1025271                       # Transaction distribution
system.membus.trans_dist::CleanEvict               92                       # Transaction distribution
system.membus.trans_dist::ReadExReq           1041627                       # Transaction distribution
system.membus.trans_dist::ReadExResp          1041626                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq           478                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port      3109572                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                3109572                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port    132312000                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               132312000                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           1042105                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 1042105    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total             1042105                       # Request fanout histogram
system.membus.respLayer1.occupancy         5461573375                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              7.5                       # Layer utilization (%)
system.membus.reqLayer0.occupancy          6791187125                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               9.3                       # Layer utilization (%)
system.tol2bus.pwrStateResidencyTicks::UNDEFINED  73143442500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp               498                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      2066415                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean           29                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict             547                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq          1041627                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp         1041626                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           385                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq          113                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side          799                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side      3124706                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               3125505                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side        26496                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side    133304512                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total              133331008                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                         1025735                       # Total snoops (count)
system.tol2bus.snoopTraffic                  65617344                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples          2067860                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.000189                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.013732                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                2067470     99.98%     99.98% # Request fanout histogram
system.tol2bus.snoop_fanout::1                    390      0.02%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            2067860                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         2603579375                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              3.6                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        1953261873                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             2.7                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy            723123                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED  73143442500                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu.inst                    6                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data                   10                       # number of demand (read+write) hits
system.l2.demand_hits::total                       16                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                   6                       # number of overall hits
system.l2.overall_hits::.cpu.data                  10                       # number of overall hits
system.l2.overall_hits::total                      16                       # number of overall hits
system.l2.demand_misses::.cpu.inst                379                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data            1041730                       # number of demand (read+write) misses
system.l2.demand_misses::total                1042109                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst               379                       # number of overall misses
system.l2.overall_misses::.cpu.data           1041730                       # number of overall misses
system.l2.overall_misses::total               1042109                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst     32255625                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data  97269081250                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      97301336875                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst     32255625                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data  97269081250                       # number of overall miss cycles
system.l2.overall_miss_latency::total     97301336875                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst              385                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data          1041740                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              1042125                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst             385                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data         1041740                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             1042125                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.984416                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.999990                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.999985                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.984416                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.999990                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.999985                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 85107.189974                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 93372.640943                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 93369.634918                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 85107.189974                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 93372.640943                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 93369.634918                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks             1025271                       # number of writebacks
system.l2.writebacks::total                   1025271                       # number of writebacks
system.l2.demand_mshr_hits::.cpu.inst               2                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu.data               2                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                   4                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu.inst              2                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu.data              2                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                  4                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu.inst           377                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data       1041728                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           1042105                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst          377                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data      1041728                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total          1042105                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst     27301625                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data  83986360125                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  84013661750                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst     27301625                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data  83986360125                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  84013661750                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.979221                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.999988                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.999981                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.979221                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.999988                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.999981                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 72418.103448                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 80622.158687                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 80619.190725                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 72418.103448                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 80622.158687                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 80619.190725                       # average overall mshr miss latency
system.l2.replacements                        1025735                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks      1041144                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total          1041144                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks      1041144                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total      1041144                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks           28                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total               28                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks           28                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total           28                       # number of WritebackClean accesses(hits+misses)
system.l2.ReadExReq_misses::.cpu.data         1041627                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total             1041627                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data  97259435000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total   97259435000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data       1041627                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total           1041627                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data            1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total                1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 93372.613229                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 93372.613229                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data      1041627                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total        1041627                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data  83978163625                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total  83978163625                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data            1                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 80622.107170                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 80622.107170                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst              6                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                  6                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst          379                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              379                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst     32255625                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     32255625                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst          385                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            385                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.984416                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.984416                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 85107.189974                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 85107.189974                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu.inst            2                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total             2                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu.inst          377                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          377                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst     27301625                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     27301625                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.979221                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.979221                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 72418.103448                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 72418.103448                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data            10                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total                10                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data          103                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total             103                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data      9646250                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total      9646250                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data          113                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total           113                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.911504                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.911504                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 93652.912621                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 93652.912621                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu.data            2                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total            2                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu.data          101                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total          101                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data      8196500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total      8196500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.893805                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.893805                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 81153.465347                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 81153.465347                       # average ReadSharedReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED  73143442500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                 16269.134212                       # Cycle average of tags in use
system.l2.tags.total_refs                     2083358                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                   1042119                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.999156                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     78000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks       0.207295                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst         4.982211                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data     16263.944707                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.000013                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.000304                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.992672                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.992989                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024         16384                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          142                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1         1283                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2        12794                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         2165                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  17709023                       # Number of tag accesses
system.l2.tags.data_accesses                 17709023                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  73143442500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst          24128                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data       66670592                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           66694720                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst        24128                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         24128                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks     65617344                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        65617344                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst             377                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data         1041728                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             1042105                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks      1025271                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total            1025271                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst            329872                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data         911504705                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             911834578                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst       329872                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total           329872                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      897104946                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            897104946                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      897104946                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst           329872                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data        911504705                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1808939523                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples   1025271.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples       377.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples   1041728.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000248950000                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds        64074                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds        64074                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState             2987625                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             962731                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                     1042105                       # Number of read requests accepted
system.mem_ctrls.writeReqs                    1025271                       # Number of write requests accepted
system.mem_ctrls.readBursts                   1042105                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  1025271                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             65230                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             65200                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             65160                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             65152                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             65152                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             65158                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             65177                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             65168                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             65037                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             65087                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            65061                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            65075                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            65046                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            65095                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            65138                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            65169                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             64128                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             64128                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             64128                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             64128                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             64128                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             64128                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             64128                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             64071                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             64000                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             64035                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            64011                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            64027                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            64007                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            64005                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            64065                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            64128                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.22                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      26.00                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                  18862485250                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                 5210525000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat             38401954000                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     18100.37                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                36850.37                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   960985                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  952562                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 92.22                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                92.91                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               1042105                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6              1025271                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  969194                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   72856                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                      40                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                      12                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       3                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      7                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                     11                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  52887                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  64072                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  64075                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  64250                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  64620                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  73992                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  64088                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  64110                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  64100                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  64077                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  64078                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  64079                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  64087                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  64082                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  64567                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  64074                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples       153801                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    860.262183                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   788.213703                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   267.753472                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127         1670      1.09%      1.09% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255         3238      2.11%      3.19% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         3057      1.99%      5.18% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511        12278      7.98%     13.16% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639        19216     12.49%     25.66% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         2589      1.68%     27.34% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895         2366      1.54%     28.88% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023         3200      2.08%     30.96% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151       106187     69.04%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       153801                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples        64074                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      16.263929                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     16.002128                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     64.176161                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-511         64073    100.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::15872-16383            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         64074                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        64074                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.000952                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.000883                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.049492                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16            64048     99.96%     99.96% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18               21      0.03%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19                1      0.00%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20                4      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         64074                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM               66694720                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                65615680                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                66694720                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             65617344                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       911.83                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       897.08                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    911.83                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    897.10                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        14.13                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     7.12                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    7.01                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   73143397500                       # Total gap between requests
system.mem_ctrls.avgGap                      35379.82                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst        24128                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data     66670592                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks     65615680                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 329872.360054696619                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 911504705.291933655739                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 897082195.714263796806                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst          377                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data      1041728                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks      1025271                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst     10730250                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data  38391223750                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 1778370196375                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     28462.20                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     36853.40                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   1734536.72                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    92.56                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy            548409120                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy            291486360                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy          3717855120                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy         2674091160                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     5773313520.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy      17896972860                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy      13015946880                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy        43918075020                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        600.437627                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE  33225311875                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF   2442180000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT  37475950625                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy            549744300                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy            292188435                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy          3722774580                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy         2677687740                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     5773313520.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy      17542068060                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy      13314814080                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy        43872590715                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        599.815776                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE  34004790875                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   2442180000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  36696471625                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_clk_domain.clock                       625                       # Clock period in ticks
system.cpu.pwrStateResidencyTicks::ON     73143442500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED  73143442500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst     33334450                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         33334450                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst     33334450                       # number of overall hits
system.cpu.icache.overall_hits::total        33334450                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          496                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            496                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          496                       # number of overall misses
system.cpu.icache.overall_misses::total           496                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     39833125                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     39833125                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     39833125                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     39833125                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst     33334946                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     33334946                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst     33334946                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     33334946                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000015                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000015                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000015                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000015                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 80308.719758                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 80308.719758                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 80308.719758                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 80308.719758                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs           66                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 2                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs           33                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks           29                       # number of writebacks
system.cpu.icache.writebacks::total                29                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.cpu.inst          111                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          111                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst          111                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          111                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.cpu.inst          385                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          385                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          385                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          385                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     33066250                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     33066250                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     33066250                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     33066250                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000012                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000012                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000012                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000012                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 85886.363636                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 85886.363636                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 85886.363636                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 85886.363636                       # average overall mshr miss latency
system.cpu.icache.replacements                     29                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst     33334450                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        33334450                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          496                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           496                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     39833125                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     39833125                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst     33334946                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     33334946                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000015                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000015                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 80308.719758                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 80308.719758                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst          111                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          111                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          385                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          385                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     33066250                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     33066250                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000012                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000012                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 85886.363636                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 85886.363636                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED  73143442500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           334.324639                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            33334835                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               385                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          86583.987013                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             91250                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   334.324639                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.652978                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.652978                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          356                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          356                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.695312                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses         133340169                       # Number of tag accesses
system.cpu.icache.tags.data_accesses        133340169                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED  73143442500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  73143442500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED  73143442500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  73143442500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED  73143442500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data     17756921                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         17756921                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data     17756933                       # number of overall hits
system.cpu.dcache.overall_hits::total        17756933                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data     15577160                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total       15577160                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data     15577172                       # number of overall misses
system.cpu.dcache.overall_misses::total      15577172                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data 855908278125                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 855908278125                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data 855908278125                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 855908278125                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data     33334081                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     33334081                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data     33334105                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     33334105                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.467304                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.467304                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.467304                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.467304                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 54946.362374                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 54946.362374                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 54946.320046                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 54946.320046                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs          135                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 2                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    67.500000                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks      1041144                       # number of writebacks
system.cpu.dcache.writebacks::total           1041144                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data     14535432                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total     14535432                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data     14535432                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total     14535432                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data      1041728                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total      1041728                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data      1041736                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total      1041736                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data  99221515625                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  99221515625                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data  99222200625                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  99222200625                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.031251                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.031251                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.031251                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.031251                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 95247.046854                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 95247.046854                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 95246.972961                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 95246.972961                       # average overall mshr miss latency
system.cpu.dcache.replacements                1041227                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data     16667024                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        16667024                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data          176                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total           176                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data     14554375                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total     14554375                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data     16667200                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     16667200                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.000011                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.000011                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 82695.312500                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 82695.312500                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data           75                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total           75                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data          101                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total          101                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data      8981875                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total      8981875                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.000006                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.000006                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 88929.455446                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 88929.455446                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data      1089897                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        1089897                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data     15576984                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total     15576984                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data 855893723750                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total 855893723750                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data     16666881                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     16666881                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.934607                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.934607                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 54946.048847                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 54946.048847                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data     14535357                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total     14535357                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data      1041627                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total      1041627                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data  99212533750                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total  99212533750                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.062497                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.062497                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 95247.659431                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 95247.659431                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data           12                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total            12                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data           12                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total           12                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data           24                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total           24                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.500000                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.500000                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data            8                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total            8                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data       685000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total       685000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.333333                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.333333                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data        85625                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total        85625                       # average SoftPFReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data           38                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total           38                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data            5                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total            5                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.cpu.data       423750                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total       423750                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data           43                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total           43                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.116279                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.116279                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.cpu.data        84750                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total        84750                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_hits::.cpu.data            1                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::total            1                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_misses::.cpu.data            4                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total            4                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.cpu.data       336875                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total       336875                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.cpu.data     0.093023                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.093023                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu.data 84218.750000                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total 84218.750000                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data           36                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total           36                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data           36                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total           36                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED  73143442500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           511.766042                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            18798746                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs           1041739                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             18.045543                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            189375                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   511.766042                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.999543                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999543                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0          142                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          369                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4            1                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses         134378475                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses        134378475                       # Number of data accesses

---------- End Simulation Statistics   ----------
