 
****************************************
Report : area
Design : cache_monitor
Version: O-2018.06-SP5-3
Date   : Sun Mar 12 03:53:10 2023
****************************************

Library(s) Used:

    C28SOI_SC_12_CORE_LL (File: /opt/DesignKit/cmos28fdsoi_29/C28SOI_SC_12_CORE_LL/5.1-05/libs/C28SOI_SC_12_CORE_LL_tt28_1.00V_0.00V_0.00V_0.00V_25C.db)

Number of ports:                          657
Number of nets:                          1207
Number of cells:                          599
Number of combinational cells:            525
Number of sequential cells:                59
Number of macros/black boxes:               0
Number of buf/inv:                        141
Number of references:                       1

Combinational area:                434.928002
Buf/Inv area:                       47.980802
Noncombinational area:             134.803203
Macro/Black Box area:                0.000000
Net Interconnect area:      undefined  (Wire load has zero net area)

Total cell area:                   569.731205
Total area:                 undefined
1
