{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1716438807594 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 21.1.0 Build 842 10/21/2021 SJ Lite Edition " "Version 21.1.0 Build 842 10/21/2021 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1716438807594 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed May 22 21:33:27 2024 " "Processing started: Wed May 22 21:33:27 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1716438807594 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716438807594 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off pacman -c pacman_top " "Command: quartus_map --read_settings_files=on --write_settings_files=off pacman -c pacman_top" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716438807594 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1716438807849 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1716438807850 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "graphics_text.sv 1 1 " "Found 1 design units, including 1 entities, in source file graphics_text.sv" { { "Info" "ISGN_ENTITY_NAME" "1 graphics_text " "Found entity 1: graphics_text" {  } { { "graphics_text.sv" "" { Text "C:/Users/bryan/Documents/school/ucla/ieee dav 2023/pacman/graphics_text.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716438812216 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716438812216 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "graphics_scoreboard.sv 1 1 " "Found 1 design units, including 1 entities, in source file graphics_scoreboard.sv" { { "Info" "ISGN_ENTITY_NAME" "1 graphics_scoreboard " "Found entity 1: graphics_scoreboard" {  } { { "graphics_scoreboard.sv" "" { Text "C:/Users/bryan/Documents/school/ucla/ieee dav 2023/pacman/graphics_scoreboard.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716438812217 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716438812217 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "graphics_async.sv(155) " "Verilog HDL Module Instantiation warning at graphics_async.sv(155): ignored dangling comma in List of Port Connections" {  } { { "graphics_async.sv" "" { Text "C:/Users/bryan/Documents/school/ucla/ieee dav 2023/pacman/graphics_async.sv" 155 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1716438812219 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "graphics_async.sv(167) " "Verilog HDL Module Instantiation warning at graphics_async.sv(167): ignored dangling comma in List of Port Connections" {  } { { "graphics_async.sv" "" { Text "C:/Users/bryan/Documents/school/ucla/ieee dav 2023/pacman/graphics_async.sv" 167 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1716438812219 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "graphics_async.sv(179) " "Verilog HDL Module Instantiation warning at graphics_async.sv(179): ignored dangling comma in List of Port Connections" {  } { { "graphics_async.sv" "" { Text "C:/Users/bryan/Documents/school/ucla/ieee dav 2023/pacman/graphics_async.sv" 179 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1716438812219 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "graphics_async.sv(191) " "Verilog HDL Module Instantiation warning at graphics_async.sv(191): ignored dangling comma in List of Port Connections" {  } { { "graphics_async.sv" "" { Text "C:/Users/bryan/Documents/school/ucla/ieee dav 2023/pacman/graphics_async.sv" 191 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1716438812219 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "graphics_async.sv 1 1 " "Found 1 design units, including 1 entities, in source file graphics_async.sv" { { "Info" "ISGN_ENTITY_NAME" "1 graphics_async " "Found entity 1: graphics_async" {  } { { "graphics_async.sv" "" { Text "C:/Users/bryan/Documents/school/ucla/ieee dav 2023/pacman/graphics_async.sv" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716438812219 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716438812219 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bongo_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file bongo_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 bongo_tb " "Found entity 1: bongo_tb" {  } { { "bongo_tb.sv" "" { Text "C:/Users/bryan/Documents/school/ucla/ieee dav 2023/pacman/bongo_tb.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716438812220 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716438812220 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "controller_bongo.sv(74) " "Verilog HDL warning at controller_bongo.sv(74): extended using \"x\" or \"z\"" {  } { { "controller_bongo.sv" "" { Text "C:/Users/bryan/Documents/school/ucla/ieee dav 2023/pacman/controller_bongo.sv" 74 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1716438812221 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "controller_bongo.sv(92) " "Verilog HDL warning at controller_bongo.sv(92): extended using \"x\" or \"z\"" {  } { { "controller_bongo.sv" "" { Text "C:/Users/bryan/Documents/school/ucla/ieee dav 2023/pacman/controller_bongo.sv" 92 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1716438812221 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "controller_bongo.sv 1 1 " "Found 1 design units, including 1 entities, in source file controller_bongo.sv" { { "Info" "ISGN_ENTITY_NAME" "1 controller_bongo " "Found entity 1: controller_bongo" {  } { { "controller_bongo.sv" "" { Text "C:/Users/bryan/Documents/school/ucla/ieee dav 2023/pacman/controller_bongo.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716438812221 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716438812221 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "start START game_pacman.sv(4) " "Verilog HDL Declaration information at game_pacman.sv(4): object \"start\" differs only in case from object \"START\" in the same scope" {  } { { "game_pacman.sv" "" { Text "C:/Users/bryan/Documents/school/ucla/ieee dav 2023/pacman/game_pacman.sv" 4 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1716438812222 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "pause PAUSE game_pacman.sv(10) " "Verilog HDL Declaration information at game_pacman.sv(10): object \"pause\" differs only in case from object \"PAUSE\" in the same scope" {  } { { "game_pacman.sv" "" { Text "C:/Users/bryan/Documents/school/ucla/ieee dav 2023/pacman/game_pacman.sv" 10 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1716438812222 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "right RIGHT game_pacman.sv(7) " "Verilog HDL Declaration information at game_pacman.sv(7): object \"right\" differs only in case from object \"RIGHT\" in the same scope" {  } { { "game_pacman.sv" "" { Text "C:/Users/bryan/Documents/school/ucla/ieee dav 2023/pacman/game_pacman.sv" 7 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1716438812222 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "left LEFT game_pacman.sv(6) " "Verilog HDL Declaration information at game_pacman.sv(6): object \"left\" differs only in case from object \"LEFT\" in the same scope" {  } { { "game_pacman.sv" "" { Text "C:/Users/bryan/Documents/school/ucla/ieee dav 2023/pacman/game_pacman.sv" 6 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1716438812222 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "game_pacman.sv 1 1 " "Found 1 design units, including 1 entities, in source file game_pacman.sv" { { "Info" "ISGN_ENTITY_NAME" "1 game_pacman " "Found entity 1: game_pacman" {  } { { "game_pacman.sv" "" { Text "C:/Users/bryan/Documents/school/ucla/ieee dav 2023/pacman/game_pacman.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716438812222 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716438812222 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "controller_top.sv 1 1 " "Found 1 design units, including 1 entities, in source file controller_top.sv" { { "Info" "ISGN_ENTITY_NAME" "1 controller_top " "Found entity 1: controller_top" {  } { { "controller_top.sv" "" { Text "C:/Users/bryan/Documents/school/ucla/ieee dav 2023/pacman/controller_top.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716438812223 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716438812223 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "controller_nes.sv 1 1 " "Found 1 design units, including 1 entities, in source file controller_nes.sv" { { "Info" "ISGN_ENTITY_NAME" "1 controller_nes " "Found entity 1: controller_nes" {  } { { "controller_nes.sv" "" { Text "C:/Users/bryan/Documents/school/ucla/ieee dav 2023/pacman/controller_nes.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716438812224 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716438812224 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "controller_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file controller_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 controller_tb " "Found entity 1: controller_tb" {  } { { "controller_tb.sv" "" { Text "C:/Users/bryan/Documents/school/ucla/ieee dav 2023/pacman/controller_tb.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716438812224 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716438812224 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pacman_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file pacman_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 pacman_tb " "Found entity 1: pacman_tb" {  } { { "pacman_tb.sv" "" { Text "C:/Users/bryan/Documents/school/ucla/ieee dav 2023/pacman/pacman_tb.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716438812225 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716438812225 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clockdivider.sv 1 1 " "Found 1 design units, including 1 entities, in source file clockdivider.sv" { { "Info" "ISGN_ENTITY_NAME" "1 clockDivider " "Found entity 1: clockDivider" {  } { { "clockDivider.sv" "" { Text "C:/Users/bryan/Documents/school/ucla/ieee dav 2023/pacman/clockDivider.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716438812226 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716438812226 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "game_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file game_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 game_tb " "Found entity 1: game_tb" {  } { { "game_tb.sv" "" { Text "C:/Users/bryan/Documents/school/ucla/ieee dav 2023/pacman/game_tb.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716438812227 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716438812227 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "game_ghost.sv 1 1 " "Found 1 design units, including 1 entities, in source file game_ghost.sv" { { "Info" "ISGN_ENTITY_NAME" "1 game_ghost " "Found entity 1: game_ghost" {  } { { "game_ghost.sv" "" { Text "C:/Users/bryan/Documents/school/ucla/ieee dav 2023/pacman/game_ghost.sv" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716438812229 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716438812229 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "maze_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file maze_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 maze_tb " "Found entity 1: maze_tb" {  } { { "maze_tb.sv" "" { Text "C:/Users/bryan/Documents/school/ucla/ieee dav 2023/pacman/maze_tb.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716438812230 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716438812230 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "wall WALL maze.sv(151) " "Verilog HDL Declaration information at maze.sv(151): object \"wall\" differs only in case from object \"WALL\" in the same scope" {  } { { "maze.sv" "" { Text "C:/Users/bryan/Documents/school/ucla/ieee dav 2023/pacman/maze.sv" 151 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1716438812232 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "maze.sv 1 1 " "Found 1 design units, including 1 entities, in source file maze.sv" { { "Info" "ISGN_ENTITY_NAME" "1 maze " "Found entity 1: maze" {  } { { "maze.sv" "" { Text "C:/Users/bryan/Documents/school/ucla/ieee dav 2023/pacman/maze.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716438812232 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716438812232 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_top.sv 1 1 " "Found 1 design units, including 1 entities, in source file vga_top.sv" { { "Info" "ISGN_ENTITY_NAME" "1 vga_top " "Found entity 1: vga_top" {  } { { "vga_top.sv" "" { Text "C:/Users/bryan/Documents/school/ucla/ieee dav 2023/pacman/vga_top.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716438812233 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716438812233 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "graphics.sv " "Can't analyze file -- file graphics.sv is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1716438812235 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file vga_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 vga_tb " "Found entity 1: vga_tb" {  } { { "vga_tb.sv" "" { Text "C:/Users/bryan/Documents/school/ucla/ieee dav 2023/pacman/vga_tb.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716438812236 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716438812236 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "vga_ram.sv(87) " "Verilog HDL warning at vga_ram.sv(87): extended using \"x\" or \"z\"" {  } { { "vga_ram.sv" "" { Text "C:/Users/bryan/Documents/school/ucla/ieee dav 2023/pacman/vga_ram.sv" 87 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1716438812236 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "vga_ram.sv(98) " "Verilog HDL warning at vga_ram.sv(98): extended using \"x\" or \"z\"" {  } { { "vga_ram.sv" "" { Text "C:/Users/bryan/Documents/school/ucla/ieee dav 2023/pacman/vga_ram.sv" 98 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1716438812237 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_ram.sv 1 1 " "Found 1 design units, including 1 entities, in source file vga_ram.sv" { { "Info" "ISGN_ENTITY_NAME" "1 vga_ram " "Found entity 1: vga_ram" {  } { { "vga_ram.sv" "" { Text "C:/Users/bryan/Documents/school/ucla/ieee dav 2023/pacman/vga_ram.sv" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716438812237 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716438812237 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga.sv 1 1 " "Found 1 design units, including 1 entities, in source file vga.sv" { { "Info" "ISGN_ENTITY_NAME" "1 vga " "Found entity 1: vga" {  } { { "vga.sv" "" { Text "C:/Users/bryan/Documents/school/ucla/ieee dav 2023/pacman/vga.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716438812237 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716438812237 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ram_ip.v 1 1 " "Found 1 design units, including 1 entities, in source file ram_ip.v" { { "Info" "ISGN_ENTITY_NAME" "1 ram_ip " "Found entity 1: ram_ip" {  } { { "ram_ip.v" "" { Text "C:/Users/bryan/Documents/school/ucla/ieee dav 2023/pacman/ram_ip.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716438812238 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716438812238 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "start START pacman_top.sv(34) " "Verilog HDL Declaration information at pacman_top.sv(34): object \"start\" differs only in case from object \"START\" in the same scope" {  } { { "pacman_top.sv" "" { Text "C:/Users/bryan/Documents/school/ucla/ieee dav 2023/pacman/pacman_top.sv" 34 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1716438812239 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "WIN win pacman_top.sv(113) " "Verilog HDL Declaration information at pacman_top.sv(113): object \"WIN\" differs only in case from object \"win\" in the same scope" {  } { { "pacman_top.sv" "" { Text "C:/Users/bryan/Documents/school/ucla/ieee dav 2023/pacman/pacman_top.sv" 113 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1716438812239 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pacman_top.sv 1 1 " "Found 1 design units, including 1 entities, in source file pacman_top.sv" { { "Info" "ISGN_ENTITY_NAME" "1 pacman_top " "Found entity 1: pacman_top" {  } { { "pacman_top.sv" "" { Text "C:/Users/bryan/Documents/school/ucla/ieee dav 2023/pacman/pacman_top.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716438812240 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716438812240 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "graphics_ghost_lut.sv 1 1 " "Found 1 design units, including 1 entities, in source file graphics_ghost_lut.sv" { { "Info" "ISGN_ENTITY_NAME" "1 graphics_ghost_LUT " "Found entity 1: graphics_ghost_LUT" {  } { { "graphics_ghost_LUT.sv" "" { Text "C:/Users/bryan/Documents/school/ucla/ieee dav 2023/pacman/graphics_ghost_LUT.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716438812241 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716438812241 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "start START game_controller.sv(6) " "Verilog HDL Declaration information at game_controller.sv(6): object \"start\" differs only in case from object \"START\" in the same scope" {  } { { "game_controller.sv" "" { Text "C:/Users/bryan/Documents/school/ucla/ieee dav 2023/pacman/game_controller.sv" 6 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1716438812242 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "win WIN game_controller.sv(7) " "Verilog HDL Declaration information at game_controller.sv(7): object \"win\" differs only in case from object \"WIN\" in the same scope" {  } { { "game_controller.sv" "" { Text "C:/Users/bryan/Documents/school/ucla/ieee dav 2023/pacman/game_controller.sv" 7 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1716438812242 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "game_controller.sv 1 1 " "Found 1 design units, including 1 entities, in source file game_controller.sv" { { "Info" "ISGN_ENTITY_NAME" "1 game_controller " "Found entity 1: game_controller" {  } { { "game_controller.sv" "" { Text "C:/Users/bryan/Documents/school/ucla/ieee dav 2023/pacman/game_controller.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716438812243 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716438812243 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clk_vga.v 1 1 " "Found 1 design units, including 1 entities, in source file clk_vga.v" { { "Info" "ISGN_ENTITY_NAME" "1 clk_vga " "Found entity 1: clk_vga" {  } { { "clk_vga.v" "" { Text "C:/Users/bryan/Documents/school/ucla/ieee dav 2023/pacman/clk_vga.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716438812244 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716438812244 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clk_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file clk_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 clk_controller " "Found entity 1: clk_controller" {  } { { "clk_controller.v" "" { Text "C:/Users/bryan/Documents/school/ucla/ieee dav 2023/pacman/clk_controller.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716438812246 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716438812246 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "blinky_tiles game_tb.sv(38) " "Verilog HDL Implicit Net warning at game_tb.sv(38): created implicit net for \"blinky_tiles\"" {  } { { "game_tb.sv" "" { Text "C:/Users/bryan/Documents/school/ucla/ieee dav 2023/pacman/game_tb.sv" 38 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716438812247 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "pinky_tiles game_tb.sv(39) " "Verilog HDL Implicit Net warning at game_tb.sv(39): created implicit net for \"pinky_tiles\"" {  } { { "game_tb.sv" "" { Text "C:/Users/bryan/Documents/school/ucla/ieee dav 2023/pacman/game_tb.sv" 39 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716438812247 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "inky_tiles game_tb.sv(40) " "Verilog HDL Implicit Net warning at game_tb.sv(40): created implicit net for \"inky_tiles\"" {  } { { "game_tb.sv" "" { Text "C:/Users/bryan/Documents/school/ucla/ieee dav 2023/pacman/game_tb.sv" 40 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716438812247 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "clyde_tiles game_tb.sv(41) " "Verilog HDL Implicit Net warning at game_tb.sv(41): created implicit net for \"clyde_tiles\"" {  } { { "game_tb.sv" "" { Text "C:/Users/bryan/Documents/school/ucla/ieee dav 2023/pacman/game_tb.sv" 41 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716438812247 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "btn game_tb.sv(42) " "Verilog HDL Implicit Net warning at game_tb.sv(42): created implicit net for \"btn\"" {  } { { "game_tb.sv" "" { Text "C:/Users/bryan/Documents/school/ucla/ieee dav 2023/pacman/game_tb.sv" 42 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716438812247 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "pacman_pellet game_tb.sv(44) " "Verilog HDL Implicit Net warning at game_tb.sv(44): created implicit net for \"pacman_pellet\"" {  } { { "game_tb.sv" "" { Text "C:/Users/bryan/Documents/school/ucla/ieee dav 2023/pacman/game_tb.sv" 44 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716438812247 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "power_pellet game_tb.sv(45) " "Verilog HDL Implicit Net warning at game_tb.sv(45): created implicit net for \"power_pellet\"" {  } { { "game_tb.sv" "" { Text "C:/Users/bryan/Documents/school/ucla/ieee dav 2023/pacman/game_tb.sv" 45 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716438812247 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "pacman_tile_info game_tb.sv(46) " "Verilog HDL Implicit Net warning at game_tb.sv(46): created implicit net for \"pacman_tile_info\"" {  } { { "game_tb.sv" "" { Text "C:/Users/bryan/Documents/school/ucla/ieee dav 2023/pacman/game_tb.sv" 46 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716438812247 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "blinky_tile_info game_tb.sv(47) " "Verilog HDL Implicit Net warning at game_tb.sv(47): created implicit net for \"blinky_tile_info\"" {  } { { "game_tb.sv" "" { Text "C:/Users/bryan/Documents/school/ucla/ieee dav 2023/pacman/game_tb.sv" 47 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716438812247 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "pinky_tile_info game_tb.sv(48) " "Verilog HDL Implicit Net warning at game_tb.sv(48): created implicit net for \"pinky_tile_info\"" {  } { { "game_tb.sv" "" { Text "C:/Users/bryan/Documents/school/ucla/ieee dav 2023/pacman/game_tb.sv" 48 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716438812247 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "inky_tile_info game_tb.sv(49) " "Verilog HDL Implicit Net warning at game_tb.sv(49): created implicit net for \"inky_tile_info\"" {  } { { "game_tb.sv" "" { Text "C:/Users/bryan/Documents/school/ucla/ieee dav 2023/pacman/game_tb.sv" 49 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716438812247 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "clyde_tile_info game_tb.sv(50) " "Verilog HDL Implicit Net warning at game_tb.sv(50): created implicit net for \"clyde_tile_info\"" {  } { { "game_tb.sv" "" { Text "C:/Users/bryan/Documents/school/ucla/ieee dav 2023/pacman/game_tb.sv" 50 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716438812247 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "game_pacman.sv(90) " "Verilog HDL or VHDL warning at game_pacman.sv(90): conditional expression evaluates to a constant" {  } { { "game_pacman.sv" "" { Text "C:/Users/bryan/Documents/school/ucla/ieee dav 2023/pacman/game_pacman.sv" 90 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1716438812250 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "pacman_top " "Elaborating entity \"pacman_top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1716438812323 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "leds\[6..2\] pacman_top.sv(24) " "Output port \"leds\[6..2\]\" at pacman_top.sv(24) has no driver" {  } { { "pacman_top.sv" "" { Text "C:/Users/bryan/Documents/school/ucla/ieee dav 2023/pacman/pacman_top.sv" 24 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1716438812324 "|pacman_top"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clk_controller clk_controller:CLK_CTRL " "Elaborating entity \"clk_controller\" for hierarchy \"clk_controller:CLK_CTRL\"" {  } { { "pacman_top.sv" "CLK_CTRL" { Text "C:/Users/bryan/Documents/school/ucla/ieee dav 2023/pacman/pacman_top.sv" 128 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716438812327 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll clk_controller:CLK_CTRL\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"clk_controller:CLK_CTRL\|altpll:altpll_component\"" {  } { { "clk_controller.v" "altpll_component" { Text "C:/Users/bryan/Documents/school/ucla/ieee dav 2023/pacman/clk_controller.v" 95 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716438812345 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "clk_controller:CLK_CTRL\|altpll:altpll_component " "Elaborated megafunction instantiation \"clk_controller:CLK_CTRL\|altpll:altpll_component\"" {  } { { "clk_controller.v" "" { Text "C:/Users/bryan/Documents/school/ucla/ieee dav 2023/pacman/clk_controller.v" 95 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716438812346 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "clk_controller:CLK_CTRL\|altpll:altpll_component " "Instantiated megafunction \"clk_controller:CLK_CTRL\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "bandwidth_type AUTO " "Parameter \"bandwidth_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716438812346 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 25000000 " "Parameter \"clk0_divide_by\" = \"25000000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716438812346 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716438812346 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 83333 " "Parameter \"clk0_multiply_by\" = \"83333\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716438812346 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716438812346 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_divide_by 50 " "Parameter \"clk1_divide_by\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716438812346 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_duty_cycle 50 " "Parameter \"clk1_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716438812346 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_multiply_by 1 " "Parameter \"clk1_multiply_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716438812346 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_phase_shift 0 " "Parameter \"clk1_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716438812346 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716438812346 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 20000 " "Parameter \"inclk0_input_frequency\" = \"20000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716438812346 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family MAX 10 " "Parameter \"intended_device_family\" = \"MAX 10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716438812346 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint CBX_MODULE_PREFIX=clk_controller " "Parameter \"lpm_hint\" = \"CBX_MODULE_PREFIX=clk_controller\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716438812346 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716438812346 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716438812346 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type AUTO " "Parameter \"pll_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716438812346 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716438812346 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_UNUSED " "Parameter \"port_areset\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716438812346 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716438812346 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716438812346 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716438812346 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716438812346 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716438812346 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716438812346 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716438812346 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716438812346 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_UNUSED " "Parameter \"port_locked\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716438812346 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716438812346 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716438812346 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716438812346 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716438812346 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716438812346 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716438812346 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716438812346 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716438812346 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716438812346 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716438812346 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716438812346 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716438812346 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716438812346 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716438812346 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716438812346 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_USED " "Parameter \"port_clk1\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716438812346 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_UNUSED " "Parameter \"port_clk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716438812346 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716438812346 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716438812346 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716438812346 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716438812346 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716438812346 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716438812346 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716438812346 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716438812346 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716438812346 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716438812346 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716438812346 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716438812346 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716438812346 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_clock 5 " "Parameter \"width_clock\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716438812346 ""}  } { { "clk_controller.v" "" { Text "C:/Users/bryan/Documents/school/ucla/ieee dav 2023/pacman/clk_controller.v" 95 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1716438812346 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/clk_controller_altpll.v 1 1 " "Found 1 design units, including 1 entities, in source file db/clk_controller_altpll.v" { { "Info" "ISGN_ENTITY_NAME" "1 clk_controller_altpll " "Found entity 1: clk_controller_altpll" {  } { { "db/clk_controller_altpll.v" "" { Text "C:/Users/bryan/Documents/school/ucla/ieee dav 2023/pacman/db/clk_controller_altpll.v" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716438812374 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716438812374 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clk_controller_altpll clk_controller:CLK_CTRL\|altpll:altpll_component\|clk_controller_altpll:auto_generated " "Elaborating entity \"clk_controller_altpll\" for hierarchy \"clk_controller:CLK_CTRL\|altpll:altpll_component\|clk_controller_altpll:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/altpll.tdf" 898 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716438812374 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "controller_nes controller_nes:NESCTRL " "Elaborating entity \"controller_nes\" for hierarchy \"controller_nes:NESCTRL\"" {  } { { "pacman_top.sv" "NESCTRL" { Text "C:/Users/bryan/Documents/school/ucla/ieee dav 2023/pacman/pacman_top.sv" 188 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716438812376 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "controller_bongo controller_bongo:BONGOCTRL " "Elaborating entity \"controller_bongo\" for hierarchy \"controller_bongo:BONGOCTRL\"" {  } { { "pacman_top.sv" "BONGOCTRL" { Text "C:/Users/bryan/Documents/school/ucla/ieee dav 2023/pacman/pacman_top.sv" 196 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716438812376 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 controller_bongo.sv(69) " "Verilog HDL assignment warning at controller_bongo.sv(69): truncated value with size 32 to match size of target (2)" {  } { { "controller_bongo.sv" "" { Text "C:/Users/bryan/Documents/school/ucla/ieee dav 2023/pacman/controller_bongo.sv" 69 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1716438812377 "|pacman_top|controller_bongo:BONGOCTRL"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 controller_bongo.sv(74) " "Verilog HDL assignment warning at controller_bongo.sv(74): truncated value with size 32 to match size of target (1)" {  } { { "controller_bongo.sv" "" { Text "C:/Users/bryan/Documents/school/ucla/ieee dav 2023/pacman/controller_bongo.sv" 74 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1716438812377 "|pacman_top|controller_bongo:BONGOCTRL"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 controller_bongo.sv(82) " "Verilog HDL assignment warning at controller_bongo.sv(82): truncated value with size 32 to match size of target (7)" {  } { { "controller_bongo.sv" "" { Text "C:/Users/bryan/Documents/school/ucla/ieee dav 2023/pacman/controller_bongo.sv" 82 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1716438812377 "|pacman_top|controller_bongo:BONGOCTRL"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 controller_bongo.sv(91) " "Verilog HDL assignment warning at controller_bongo.sv(91): truncated value with size 32 to match size of target (2)" {  } { { "controller_bongo.sv" "" { Text "C:/Users/bryan/Documents/school/ucla/ieee dav 2023/pacman/controller_bongo.sv" 91 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1716438812377 "|pacman_top|controller_bongo:BONGOCTRL"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 controller_bongo.sv(92) " "Verilog HDL assignment warning at controller_bongo.sv(92): truncated value with size 32 to match size of target (1)" {  } { { "controller_bongo.sv" "" { Text "C:/Users/bryan/Documents/school/ucla/ieee dav 2023/pacman/controller_bongo.sv" 92 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1716438812377 "|pacman_top|controller_bongo:BONGOCTRL"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 controller_bongo.sv(100) " "Verilog HDL assignment warning at controller_bongo.sv(100): truncated value with size 32 to match size of target (7)" {  } { { "controller_bongo.sv" "" { Text "C:/Users/bryan/Documents/school/ucla/ieee dav 2023/pacman/controller_bongo.sv" 100 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1716438812377 "|pacman_top|controller_bongo:BONGOCTRL"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clk_vga clk_vga:CLK_VGA " "Elaborating entity \"clk_vga\" for hierarchy \"clk_vga:CLK_VGA\"" {  } { { "pacman_top.sv" "CLK_VGA" { Text "C:/Users/bryan/Documents/school/ucla/ieee dav 2023/pacman/pacman_top.sv" 198 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716438812381 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll clk_vga:CLK_VGA\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"clk_vga:CLK_VGA\|altpll:altpll_component\"" {  } { { "clk_vga.v" "altpll_component" { Text "C:/Users/bryan/Documents/school/ucla/ieee dav 2023/pacman/clk_vga.v" 91 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716438812386 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "clk_vga:CLK_VGA\|altpll:altpll_component " "Elaborated megafunction instantiation \"clk_vga:CLK_VGA\|altpll:altpll_component\"" {  } { { "clk_vga.v" "" { Text "C:/Users/bryan/Documents/school/ucla/ieee dav 2023/pacman/clk_vga.v" 91 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716438812386 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "clk_vga:CLK_VGA\|altpll:altpll_component " "Instantiated megafunction \"clk_vga:CLK_VGA\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "bandwidth_type AUTO " "Parameter \"bandwidth_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716438812386 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 2 " "Parameter \"clk0_divide_by\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716438812386 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716438812386 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 1 " "Parameter \"clk0_multiply_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716438812386 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716438812386 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716438812386 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 20000 " "Parameter \"inclk0_input_frequency\" = \"20000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716438812386 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family MAX 10 " "Parameter \"intended_device_family\" = \"MAX 10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716438812386 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint CBX_MODULE_PREFIX=clk_vga " "Parameter \"lpm_hint\" = \"CBX_MODULE_PREFIX=clk_vga\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716438812386 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716438812386 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716438812386 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type AUTO " "Parameter \"pll_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716438812386 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716438812386 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_UNUSED " "Parameter \"port_areset\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716438812386 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716438812386 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716438812386 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716438812386 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716438812386 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716438812386 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716438812386 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716438812386 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716438812386 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_UNUSED " "Parameter \"port_locked\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716438812386 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716438812386 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716438812386 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716438812386 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716438812386 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716438812386 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716438812386 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716438812386 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716438812386 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716438812386 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716438812386 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716438812386 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716438812386 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716438812386 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716438812386 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716438812386 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_UNUSED " "Parameter \"port_clk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716438812386 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_UNUSED " "Parameter \"port_clk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716438812386 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716438812386 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716438812386 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716438812386 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716438812386 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716438812386 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716438812386 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716438812386 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716438812386 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716438812386 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716438812386 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716438812386 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716438812386 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716438812386 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_clock 5 " "Parameter \"width_clock\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716438812386 ""}  } { { "clk_vga.v" "" { Text "C:/Users/bryan/Documents/school/ucla/ieee dav 2023/pacman/clk_vga.v" 91 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1716438812386 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/clk_vga_altpll.v 1 1 " "Found 1 design units, including 1 entities, in source file db/clk_vga_altpll.v" { { "Info" "ISGN_ENTITY_NAME" "1 clk_vga_altpll " "Found entity 1: clk_vga_altpll" {  } { { "db/clk_vga_altpll.v" "" { Text "C:/Users/bryan/Documents/school/ucla/ieee dav 2023/pacman/db/clk_vga_altpll.v" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716438812412 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716438812412 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clk_vga_altpll clk_vga:CLK_VGA\|altpll:altpll_component\|clk_vga_altpll:auto_generated " "Elaborating entity \"clk_vga_altpll\" for hierarchy \"clk_vga:CLK_VGA\|altpll:altpll_component\|clk_vga_altpll:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/altpll.tdf" 898 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716438812412 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga vga:DISPLAY " "Elaborating entity \"vga\" for hierarchy \"vga:DISPLAY\"" {  } { { "pacman_top.sv" "DISPLAY" { Text "C:/Users/bryan/Documents/school/ucla/ieee dav 2023/pacman/pacman_top.sv" 199 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716438812413 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_ram vga_ram:RAM_VGA " "Elaborating entity \"vga_ram\" for hierarchy \"vga_ram:RAM_VGA\"" {  } { { "pacman_top.sv" "RAM_VGA" { Text "C:/Users/bryan/Documents/school/ucla/ieee dav 2023/pacman/pacman_top.sv" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716438812414 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 vga_ram.sv(63) " "Verilog HDL assignment warning at vga_ram.sv(63): truncated value with size 32 to match size of target (9)" {  } { { "vga_ram.sv" "" { Text "C:/Users/bryan/Documents/school/ucla/ieee dav 2023/pacman/vga_ram.sv" 63 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1716438812415 "|pacman_top|vga_ram:RAM_VGA"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "10 9 vga_ram.sv(64) " "Verilog HDL assignment warning at vga_ram.sv(64): truncated value with size 10 to match size of target (9)" {  } { { "vga_ram.sv" "" { Text "C:/Users/bryan/Documents/school/ucla/ieee dav 2023/pacman/vga_ram.sv" 64 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1716438812415 "|pacman_top|vga_ram:RAM_VGA"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 vga_ram.sv(67) " "Verilog HDL assignment warning at vga_ram.sv(67): truncated value with size 32 to match size of target (9)" {  } { { "vga_ram.sv" "" { Text "C:/Users/bryan/Documents/school/ucla/ieee dav 2023/pacman/vga_ram.sv" 67 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1716438812415 "|pacman_top|vga_ram:RAM_VGA"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 vga_ram.sv(68) " "Verilog HDL assignment warning at vga_ram.sv(68): truncated value with size 32 to match size of target (9)" {  } { { "vga_ram.sv" "" { Text "C:/Users/bryan/Documents/school/ucla/ieee dav 2023/pacman/vga_ram.sv" 68 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1716438812415 "|pacman_top|vga_ram:RAM_VGA"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 vga_ram.sv(80) " "Verilog HDL assignment warning at vga_ram.sv(80): truncated value with size 32 to match size of target (16)" {  } { { "vga_ram.sv" "" { Text "C:/Users/bryan/Documents/school/ucla/ieee dav 2023/pacman/vga_ram.sv" 80 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1716438812415 "|pacman_top|vga_ram:RAM_VGA"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 vga_ram.sv(82) " "Verilog HDL assignment warning at vga_ram.sv(82): truncated value with size 32 to match size of target (16)" {  } { { "vga_ram.sv" "" { Text "C:/Users/bryan/Documents/school/ucla/ieee dav 2023/pacman/vga_ram.sv" 82 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1716438812415 "|pacman_top|vga_ram:RAM_VGA"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 vga_ram.sv(84) " "Verilog HDL assignment warning at vga_ram.sv(84): truncated value with size 32 to match size of target (16)" {  } { { "vga_ram.sv" "" { Text "C:/Users/bryan/Documents/school/ucla/ieee dav 2023/pacman/vga_ram.sv" 84 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1716438812415 "|pacman_top|vga_ram:RAM_VGA"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 vga_ram.sv(91) " "Verilog HDL assignment warning at vga_ram.sv(91): truncated value with size 32 to match size of target (16)" {  } { { "vga_ram.sv" "" { Text "C:/Users/bryan/Documents/school/ucla/ieee dav 2023/pacman/vga_ram.sv" 91 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1716438812415 "|pacman_top|vga_ram:RAM_VGA"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 vga_ram.sv(93) " "Verilog HDL assignment warning at vga_ram.sv(93): truncated value with size 32 to match size of target (16)" {  } { { "vga_ram.sv" "" { Text "C:/Users/bryan/Documents/school/ucla/ieee dav 2023/pacman/vga_ram.sv" 93 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1716438812415 "|pacman_top|vga_ram:RAM_VGA"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 vga_ram.sv(95) " "Verilog HDL assignment warning at vga_ram.sv(95): truncated value with size 32 to match size of target (16)" {  } { { "vga_ram.sv" "" { Text "C:/Users/bryan/Documents/school/ucla/ieee dav 2023/pacman/vga_ram.sv" 95 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1716438812415 "|pacman_top|vga_ram:RAM_VGA"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ram_ip vga_ram:RAM_VGA\|ram_ip:PING " "Elaborating entity \"ram_ip\" for hierarchy \"vga_ram:RAM_VGA\|ram_ip:PING\"" {  } { { "vga_ram.sv" "PING" { Text "C:/Users/bryan/Documents/school/ucla/ieee dav 2023/pacman/vga_ram.sv" 26 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716438812418 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram vga_ram:RAM_VGA\|ram_ip:PING\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"vga_ram:RAM_VGA\|ram_ip:PING\|altsyncram:altsyncram_component\"" {  } { { "ram_ip.v" "altsyncram_component" { Text "C:/Users/bryan/Documents/school/ucla/ieee dav 2023/pacman/ram_ip.v" 86 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716438812437 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "vga_ram:RAM_VGA\|ram_ip:PING\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"vga_ram:RAM_VGA\|ram_ip:PING\|altsyncram:altsyncram_component\"" {  } { { "ram_ip.v" "" { Text "C:/Users/bryan/Documents/school/ucla/ieee dav 2023/pacman/ram_ip.v" 86 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716438812438 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "vga_ram:RAM_VGA\|ram_ip:PING\|altsyncram:altsyncram_component " "Instantiated megafunction \"vga_ram:RAM_VGA\|ram_ip:PING\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716438812438 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716438812438 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family MAX 10 " "Parameter \"intended_device_family\" = \"MAX 10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716438812438 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716438812438 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716438812438 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 65536 " "Parameter \"numwords_a\" = \"65536\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716438812438 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716438812438 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716438812438 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716438812438 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716438812438 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a OLD_DATA " "Parameter \"read_during_write_mode_port_a\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716438812438 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 16 " "Parameter \"widthad_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716438812438 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 8 " "Parameter \"width_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716438812438 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716438812438 ""}  } { { "ram_ip.v" "" { Text "C:/Users/bryan/Documents/school/ucla/ieee dav 2023/pacman/ram_ip.v" 86 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1716438812438 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_end1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_end1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_end1 " "Found entity 1: altsyncram_end1" {  } { { "db/altsyncram_end1.tdf" "" { Text "C:/Users/bryan/Documents/school/ucla/ieee dav 2023/pacman/db/altsyncram_end1.tdf" 34 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716438812466 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716438812466 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_end1 vga_ram:RAM_VGA\|ram_ip:PING\|altsyncram:altsyncram_component\|altsyncram_end1:auto_generated " "Elaborating entity \"altsyncram_end1\" for hierarchy \"vga_ram:RAM_VGA\|ram_ip:PING\|altsyncram:altsyncram_component\|altsyncram_end1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716438812467 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_h7a.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_h7a.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_h7a " "Found entity 1: decode_h7a" {  } { { "db/decode_h7a.tdf" "" { Text "C:/Users/bryan/Documents/school/ucla/ieee dav 2023/pacman/db/decode_h7a.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716438812492 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716438812492 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_h7a vga_ram:RAM_VGA\|ram_ip:PING\|altsyncram:altsyncram_component\|altsyncram_end1:auto_generated\|decode_h7a:decode3 " "Elaborating entity \"decode_h7a\" for hierarchy \"vga_ram:RAM_VGA\|ram_ip:PING\|altsyncram:altsyncram_component\|altsyncram_end1:auto_generated\|decode_h7a:decode3\"" {  } { { "db/altsyncram_end1.tdf" "decode3" { Text "C:/Users/bryan/Documents/school/ucla/ieee dav 2023/pacman/db/altsyncram_end1.tdf" 45 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716438812492 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_aj9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_aj9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_aj9 " "Found entity 1: decode_aj9" {  } { { "db/decode_aj9.tdf" "" { Text "C:/Users/bryan/Documents/school/ucla/ieee dav 2023/pacman/db/decode_aj9.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716438812517 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716438812517 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_aj9 vga_ram:RAM_VGA\|ram_ip:PING\|altsyncram:altsyncram_component\|altsyncram_end1:auto_generated\|decode_aj9:rden_decode " "Elaborating entity \"decode_aj9\" for hierarchy \"vga_ram:RAM_VGA\|ram_ip:PING\|altsyncram:altsyncram_component\|altsyncram_end1:auto_generated\|decode_aj9:rden_decode\"" {  } { { "db/altsyncram_end1.tdf" "rden_decode" { Text "C:/Users/bryan/Documents/school/ucla/ieee dav 2023/pacman/db/altsyncram_end1.tdf" 46 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716438812517 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_12b.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_12b.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_12b " "Found entity 1: mux_12b" {  } { { "db/mux_12b.tdf" "" { Text "C:/Users/bryan/Documents/school/ucla/ieee dav 2023/pacman/db/mux_12b.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716438812542 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716438812542 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_12b vga_ram:RAM_VGA\|ram_ip:PING\|altsyncram:altsyncram_component\|altsyncram_end1:auto_generated\|mux_12b:mux2 " "Elaborating entity \"mux_12b\" for hierarchy \"vga_ram:RAM_VGA\|ram_ip:PING\|altsyncram:altsyncram_component\|altsyncram_end1:auto_generated\|mux_12b:mux2\"" {  } { { "db/altsyncram_end1.tdf" "mux2" { Text "C:/Users/bryan/Documents/school/ucla/ieee dav 2023/pacman/db/altsyncram_end1.tdf" 47 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716438812542 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "graphics_async graphics_async:BOO " "Elaborating entity \"graphics_async\" for hierarchy \"graphics_async:BOO\"" {  } { { "pacman_top.sv" "BOO" { Text "C:/Users/bryan/Documents/school/ucla/ieee dav 2023/pacman/pacman_top.sv" 248 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716438812551 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 graphics_async.sv(336) " "Verilog HDL assignment warning at graphics_async.sv(336): truncated value with size 32 to match size of target (9)" {  } { { "graphics_async.sv" "" { Text "C:/Users/bryan/Documents/school/ucla/ieee dav 2023/pacman/graphics_async.sv" 336 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1716438812554 "|pacman_top|graphics_async:BOO"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "10 9 graphics_async.sv(337) " "Verilog HDL assignment warning at graphics_async.sv(337): truncated value with size 10 to match size of target (9)" {  } { { "graphics_async.sv" "" { Text "C:/Users/bryan/Documents/school/ucla/ieee dav 2023/pacman/graphics_async.sv" 337 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1716438812554 "|pacman_top|graphics_async:BOO"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 graphics_async.sv(340) " "Verilog HDL assignment warning at graphics_async.sv(340): truncated value with size 32 to match size of target (9)" {  } { { "graphics_async.sv" "" { Text "C:/Users/bryan/Documents/school/ucla/ieee dav 2023/pacman/graphics_async.sv" 340 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1716438812554 "|pacman_top|graphics_async:BOO"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 graphics_async.sv(341) " "Verilog HDL assignment warning at graphics_async.sv(341): truncated value with size 32 to match size of target (9)" {  } { { "graphics_async.sv" "" { Text "C:/Users/bryan/Documents/school/ucla/ieee dav 2023/pacman/graphics_async.sv" 341 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1716438812554 "|pacman_top|graphics_async:BOO"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 graphics_async.sv(359) " "Verilog HDL assignment warning at graphics_async.sv(359): truncated value with size 32 to match size of target (9)" {  } { { "graphics_async.sv" "" { Text "C:/Users/bryan/Documents/school/ucla/ieee dav 2023/pacman/graphics_async.sv" 359 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1716438812554 "|pacman_top|graphics_async:BOO"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "10 9 graphics_async.sv(360) " "Verilog HDL assignment warning at graphics_async.sv(360): truncated value with size 10 to match size of target (9)" {  } { { "graphics_async.sv" "" { Text "C:/Users/bryan/Documents/school/ucla/ieee dav 2023/pacman/graphics_async.sv" 360 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1716438812554 "|pacman_top|graphics_async:BOO"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 graphics_async.sv(363) " "Verilog HDL assignment warning at graphics_async.sv(363): truncated value with size 32 to match size of target (9)" {  } { { "graphics_async.sv" "" { Text "C:/Users/bryan/Documents/school/ucla/ieee dav 2023/pacman/graphics_async.sv" 363 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1716438812554 "|pacman_top|graphics_async:BOO"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 graphics_async.sv(364) " "Verilog HDL assignment warning at graphics_async.sv(364): truncated value with size 32 to match size of target (9)" {  } { { "graphics_async.sv" "" { Text "C:/Users/bryan/Documents/school/ucla/ieee dav 2023/pacman/graphics_async.sv" 364 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1716438812554 "|pacman_top|graphics_async:BOO"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 graphics_async.sv(384) " "Verilog HDL assignment warning at graphics_async.sv(384): truncated value with size 32 to match size of target (9)" {  } { { "graphics_async.sv" "" { Text "C:/Users/bryan/Documents/school/ucla/ieee dav 2023/pacman/graphics_async.sv" 384 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1716438812554 "|pacman_top|graphics_async:BOO"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 graphics_async.sv(385) " "Verilog HDL assignment warning at graphics_async.sv(385): truncated value with size 32 to match size of target (9)" {  } { { "graphics_async.sv" "" { Text "C:/Users/bryan/Documents/school/ucla/ieee dav 2023/pacman/graphics_async.sv" 385 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1716438812554 "|pacman_top|graphics_async:BOO"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 graphics_async.sv(400) " "Verilog HDL assignment warning at graphics_async.sv(400): truncated value with size 32 to match size of target (9)" {  } { { "graphics_async.sv" "" { Text "C:/Users/bryan/Documents/school/ucla/ieee dav 2023/pacman/graphics_async.sv" 400 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1716438812554 "|pacman_top|graphics_async:BOO"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 graphics_async.sv(401) " "Verilog HDL assignment warning at graphics_async.sv(401): truncated value with size 32 to match size of target (9)" {  } { { "graphics_async.sv" "" { Text "C:/Users/bryan/Documents/school/ucla/ieee dav 2023/pacman/graphics_async.sv" 401 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1716438812554 "|pacman_top|graphics_async:BOO"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 graphics_async.sv(416) " "Verilog HDL assignment warning at graphics_async.sv(416): truncated value with size 32 to match size of target (9)" {  } { { "graphics_async.sv" "" { Text "C:/Users/bryan/Documents/school/ucla/ieee dav 2023/pacman/graphics_async.sv" 416 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1716438812554 "|pacman_top|graphics_async:BOO"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 graphics_async.sv(417) " "Verilog HDL assignment warning at graphics_async.sv(417): truncated value with size 32 to match size of target (9)" {  } { { "graphics_async.sv" "" { Text "C:/Users/bryan/Documents/school/ucla/ieee dav 2023/pacman/graphics_async.sv" 417 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1716438812554 "|pacman_top|graphics_async:BOO"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 graphics_async.sv(432) " "Verilog HDL assignment warning at graphics_async.sv(432): truncated value with size 32 to match size of target (9)" {  } { { "graphics_async.sv" "" { Text "C:/Users/bryan/Documents/school/ucla/ieee dav 2023/pacman/graphics_async.sv" 432 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1716438812554 "|pacman_top|graphics_async:BOO"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 graphics_async.sv(433) " "Verilog HDL assignment warning at graphics_async.sv(433): truncated value with size 32 to match size of target (9)" {  } { { "graphics_async.sv" "" { Text "C:/Users/bryan/Documents/school/ucla/ieee dav 2023/pacman/graphics_async.sv" 433 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1716438812554 "|pacman_top|graphics_async:BOO"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 graphics_async.sv(448) " "Verilog HDL assignment warning at graphics_async.sv(448): truncated value with size 32 to match size of target (9)" {  } { { "graphics_async.sv" "" { Text "C:/Users/bryan/Documents/school/ucla/ieee dav 2023/pacman/graphics_async.sv" 448 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1716438812554 "|pacman_top|graphics_async:BOO"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 graphics_async.sv(449) " "Verilog HDL assignment warning at graphics_async.sv(449): truncated value with size 32 to match size of target (9)" {  } { { "graphics_async.sv" "" { Text "C:/Users/bryan/Documents/school/ucla/ieee dav 2023/pacman/graphics_async.sv" 449 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1716438812554 "|pacman_top|graphics_async:BOO"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 graphics_async.sv(464) " "Verilog HDL assignment warning at graphics_async.sv(464): truncated value with size 32 to match size of target (9)" {  } { { "graphics_async.sv" "" { Text "C:/Users/bryan/Documents/school/ucla/ieee dav 2023/pacman/graphics_async.sv" 464 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1716438812554 "|pacman_top|graphics_async:BOO"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 graphics_async.sv(465) " "Verilog HDL assignment warning at graphics_async.sv(465): truncated value with size 32 to match size of target (9)" {  } { { "graphics_async.sv" "" { Text "C:/Users/bryan/Documents/school/ucla/ieee dav 2023/pacman/graphics_async.sv" 465 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1716438812554 "|pacman_top|graphics_async:BOO"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 graphics_async.sv(480) " "Verilog HDL assignment warning at graphics_async.sv(480): truncated value with size 32 to match size of target (9)" {  } { { "graphics_async.sv" "" { Text "C:/Users/bryan/Documents/school/ucla/ieee dav 2023/pacman/graphics_async.sv" 480 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1716438812554 "|pacman_top|graphics_async:BOO"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 graphics_async.sv(481) " "Verilog HDL assignment warning at graphics_async.sv(481): truncated value with size 32 to match size of target (9)" {  } { { "graphics_async.sv" "" { Text "C:/Users/bryan/Documents/school/ucla/ieee dav 2023/pacman/graphics_async.sv" 481 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1716438812554 "|pacman_top|graphics_async:BOO"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 graphics_async.sv(496) " "Verilog HDL assignment warning at graphics_async.sv(496): truncated value with size 32 to match size of target (9)" {  } { { "graphics_async.sv" "" { Text "C:/Users/bryan/Documents/school/ucla/ieee dav 2023/pacman/graphics_async.sv" 496 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1716438812554 "|pacman_top|graphics_async:BOO"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 graphics_async.sv(497) " "Verilog HDL assignment warning at graphics_async.sv(497): truncated value with size 32 to match size of target (9)" {  } { { "graphics_async.sv" "" { Text "C:/Users/bryan/Documents/school/ucla/ieee dav 2023/pacman/graphics_async.sv" 497 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1716438812554 "|pacman_top|graphics_async:BOO"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 graphics_async.sv(512) " "Verilog HDL assignment warning at graphics_async.sv(512): truncated value with size 32 to match size of target (9)" {  } { { "graphics_async.sv" "" { Text "C:/Users/bryan/Documents/school/ucla/ieee dav 2023/pacman/graphics_async.sv" 512 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1716438812554 "|pacman_top|graphics_async:BOO"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 graphics_async.sv(513) " "Verilog HDL assignment warning at graphics_async.sv(513): truncated value with size 32 to match size of target (9)" {  } { { "graphics_async.sv" "" { Text "C:/Users/bryan/Documents/school/ucla/ieee dav 2023/pacman/graphics_async.sv" 513 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1716438812554 "|pacman_top|graphics_async:BOO"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 graphics_async.sv(528) " "Verilog HDL assignment warning at graphics_async.sv(528): truncated value with size 32 to match size of target (9)" {  } { { "graphics_async.sv" "" { Text "C:/Users/bryan/Documents/school/ucla/ieee dav 2023/pacman/graphics_async.sv" 528 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1716438812554 "|pacman_top|graphics_async:BOO"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 graphics_async.sv(529) " "Verilog HDL assignment warning at graphics_async.sv(529): truncated value with size 32 to match size of target (9)" {  } { { "graphics_async.sv" "" { Text "C:/Users/bryan/Documents/school/ucla/ieee dav 2023/pacman/graphics_async.sv" 529 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1716438812554 "|pacman_top|graphics_async:BOO"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 graphics_async.sv(546) " "Verilog HDL assignment warning at graphics_async.sv(546): truncated value with size 32 to match size of target (9)" {  } { { "graphics_async.sv" "" { Text "C:/Users/bryan/Documents/school/ucla/ieee dav 2023/pacman/graphics_async.sv" 546 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1716438812554 "|pacman_top|graphics_async:BOO"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 graphics_async.sv(547) " "Verilog HDL assignment warning at graphics_async.sv(547): truncated value with size 32 to match size of target (9)" {  } { { "graphics_async.sv" "" { Text "C:/Users/bryan/Documents/school/ucla/ieee dav 2023/pacman/graphics_async.sv" 547 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1716438812554 "|pacman_top|graphics_async:BOO"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 graphics_async.sv(551) " "Verilog HDL assignment warning at graphics_async.sv(551): truncated value with size 32 to match size of target (9)" {  } { { "graphics_async.sv" "" { Text "C:/Users/bryan/Documents/school/ucla/ieee dav 2023/pacman/graphics_async.sv" 551 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1716438812554 "|pacman_top|graphics_async:BOO"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 graphics_async.sv(552) " "Verilog HDL assignment warning at graphics_async.sv(552): truncated value with size 32 to match size of target (9)" {  } { { "graphics_async.sv" "" { Text "C:/Users/bryan/Documents/school/ucla/ieee dav 2023/pacman/graphics_async.sv" 552 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1716438812554 "|pacman_top|graphics_async:BOO"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 graphics_async.sv(556) " "Verilog HDL assignment warning at graphics_async.sv(556): truncated value with size 32 to match size of target (9)" {  } { { "graphics_async.sv" "" { Text "C:/Users/bryan/Documents/school/ucla/ieee dav 2023/pacman/graphics_async.sv" 556 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1716438812554 "|pacman_top|graphics_async:BOO"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 graphics_async.sv(557) " "Verilog HDL assignment warning at graphics_async.sv(557): truncated value with size 32 to match size of target (9)" {  } { { "graphics_async.sv" "" { Text "C:/Users/bryan/Documents/school/ucla/ieee dav 2023/pacman/graphics_async.sv" 557 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1716438812554 "|pacman_top|graphics_async:BOO"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 graphics_async.sv(561) " "Verilog HDL assignment warning at graphics_async.sv(561): truncated value with size 32 to match size of target (9)" {  } { { "graphics_async.sv" "" { Text "C:/Users/bryan/Documents/school/ucla/ieee dav 2023/pacman/graphics_async.sv" 561 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1716438812554 "|pacman_top|graphics_async:BOO"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 graphics_async.sv(562) " "Verilog HDL assignment warning at graphics_async.sv(562): truncated value with size 32 to match size of target (9)" {  } { { "graphics_async.sv" "" { Text "C:/Users/bryan/Documents/school/ucla/ieee dav 2023/pacman/graphics_async.sv" 562 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1716438812554 "|pacman_top|graphics_async:BOO"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 graphics_async.sv(579) " "Verilog HDL assignment warning at graphics_async.sv(579): truncated value with size 32 to match size of target (9)" {  } { { "graphics_async.sv" "" { Text "C:/Users/bryan/Documents/school/ucla/ieee dav 2023/pacman/graphics_async.sv" 579 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1716438812554 "|pacman_top|graphics_async:BOO"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 graphics_async.sv(580) " "Verilog HDL assignment warning at graphics_async.sv(580): truncated value with size 32 to match size of target (9)" {  } { { "graphics_async.sv" "" { Text "C:/Users/bryan/Documents/school/ucla/ieee dav 2023/pacman/graphics_async.sv" 580 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1716438812554 "|pacman_top|graphics_async:BOO"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 graphics_async.sv(595) " "Verilog HDL assignment warning at graphics_async.sv(595): truncated value with size 32 to match size of target (9)" {  } { { "graphics_async.sv" "" { Text "C:/Users/bryan/Documents/school/ucla/ieee dav 2023/pacman/graphics_async.sv" 595 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1716438812554 "|pacman_top|graphics_async:BOO"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 graphics_async.sv(596) " "Verilog HDL assignment warning at graphics_async.sv(596): truncated value with size 32 to match size of target (9)" {  } { { "graphics_async.sv" "" { Text "C:/Users/bryan/Documents/school/ucla/ieee dav 2023/pacman/graphics_async.sv" 596 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1716438812554 "|pacman_top|graphics_async:BOO"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 graphics_async.sv(643) " "Verilog HDL assignment warning at graphics_async.sv(643): truncated value with size 32 to match size of target (16)" {  } { { "graphics_async.sv" "" { Text "C:/Users/bryan/Documents/school/ucla/ieee dav 2023/pacman/graphics_async.sv" 643 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1716438812554 "|pacman_top|graphics_async:BOO"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 graphics_async.sv(645) " "Verilog HDL assignment warning at graphics_async.sv(645): truncated value with size 32 to match size of target (16)" {  } { { "graphics_async.sv" "" { Text "C:/Users/bryan/Documents/school/ucla/ieee dav 2023/pacman/graphics_async.sv" 645 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1716438812554 "|pacman_top|graphics_async:BOO"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 graphics_async.sv(647) " "Verilog HDL assignment warning at graphics_async.sv(647): truncated value with size 32 to match size of target (16)" {  } { { "graphics_async.sv" "" { Text "C:/Users/bryan/Documents/school/ucla/ieee dav 2023/pacman/graphics_async.sv" 647 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1716438812554 "|pacman_top|graphics_async:BOO"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "graphics_ghost_LUT graphics_async:BOO\|graphics_ghost_LUT:GLUT " "Elaborating entity \"graphics_ghost_LUT\" for hierarchy \"graphics_async:BOO\|graphics_ghost_LUT:GLUT\"" {  } { { "graphics_async.sv" "GLUT" { Text "C:/Users/bryan/Documents/school/ucla/ieee dav 2023/pacman/graphics_async.sv" 143 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716438812554 ""}
{ "Warning" "WSGN_SEARCH_FILE" "graphics_ghost.sv 1 1 " "Using design file graphics_ghost.sv, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 graphics_ghost " "Found entity 1: graphics_ghost" {  } { { "graphics_ghost.sv" "" { Text "C:/Users/bryan/Documents/school/ucla/ieee dav 2023/pacman/graphics_ghost.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716438812563 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1716438812563 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "graphics_ghost graphics_async:BOO\|graphics_ghost:BLINKY " "Elaborating entity \"graphics_ghost\" for hierarchy \"graphics_async:BOO\|graphics_ghost:BLINKY\"" {  } { { "graphics_async.sv" "BLINKY" { Text "C:/Users/bryan/Documents/school/ucla/ieee dav 2023/pacman/graphics_async.sv" 155 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716438812563 ""}
{ "Warning" "WSGN_SEARCH_FILE" "graphics_pacman.sv 1 1 " "Using design file graphics_pacman.sv, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 graphics_pacman " "Found entity 1: graphics_pacman" {  } { { "graphics_pacman.sv" "" { Text "C:/Users/bryan/Documents/school/ucla/ieee dav 2023/pacman/graphics_pacman.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716438812570 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1716438812570 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "graphics_pacman graphics_async:BOO\|graphics_pacman:PACMAN " "Elaborating entity \"graphics_pacman\" for hierarchy \"graphics_async:BOO\|graphics_pacman:PACMAN\"" {  } { { "graphics_async.sv" "PACMAN" { Text "C:/Users/bryan/Documents/school/ucla/ieee dav 2023/pacman/graphics_async.sv" 203 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716438812571 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "frames.data_a 0 graphics_pacman.sv(41) " "Net \"frames.data_a\" at graphics_pacman.sv(41) has no driver or initial value, using a default initial value '0'" {  } { { "graphics_pacman.sv" "" { Text "C:/Users/bryan/Documents/school/ucla/ieee dav 2023/pacman/graphics_pacman.sv" 41 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1716438812572 "|pacman_top|graphics_async:BOO|graphics_pacman:PACMAN"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "frames.waddr_a 0 graphics_pacman.sv(41) " "Net \"frames.waddr_a\" at graphics_pacman.sv(41) has no driver or initial value, using a default initial value '0'" {  } { { "graphics_pacman.sv" "" { Text "C:/Users/bryan/Documents/school/ucla/ieee dav 2023/pacman/graphics_pacman.sv" 41 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1716438812573 "|pacman_top|graphics_async:BOO|graphics_pacman:PACMAN"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "death_frames.data_a 0 graphics_pacman.sv(57) " "Net \"death_frames.data_a\" at graphics_pacman.sv(57) has no driver or initial value, using a default initial value '0'" {  } { { "graphics_pacman.sv" "" { Text "C:/Users/bryan/Documents/school/ucla/ieee dav 2023/pacman/graphics_pacman.sv" 57 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1716438812573 "|pacman_top|graphics_async:BOO|graphics_pacman:PACMAN"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "death_frames.waddr_a 0 graphics_pacman.sv(57) " "Net \"death_frames.waddr_a\" at graphics_pacman.sv(57) has no driver or initial value, using a default initial value '0'" {  } { { "graphics_pacman.sv" "" { Text "C:/Users/bryan/Documents/school/ucla/ieee dav 2023/pacman/graphics_pacman.sv" 57 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1716438812573 "|pacman_top|graphics_async:BOO|graphics_pacman:PACMAN"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "frames.we_a 0 graphics_pacman.sv(41) " "Net \"frames.we_a\" at graphics_pacman.sv(41) has no driver or initial value, using a default initial value '0'" {  } { { "graphics_pacman.sv" "" { Text "C:/Users/bryan/Documents/school/ucla/ieee dav 2023/pacman/graphics_pacman.sv" 41 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1716438812573 "|pacman_top|graphics_async:BOO|graphics_pacman:PACMAN"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "death_frames.we_a 0 graphics_pacman.sv(57) " "Net \"death_frames.we_a\" at graphics_pacman.sv(57) has no driver or initial value, using a default initial value '0'" {  } { { "graphics_pacman.sv" "" { Text "C:/Users/bryan/Documents/school/ucla/ieee dav 2023/pacman/graphics_pacman.sv" 57 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1716438812573 "|pacman_top|graphics_async:BOO|graphics_pacman:PACMAN"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "graphics_scoreboard graphics_async:BOO\|graphics_scoreboard:SCOREBOARD " "Elaborating entity \"graphics_scoreboard\" for hierarchy \"graphics_async:BOO\|graphics_scoreboard:SCOREBOARD\"" {  } { { "graphics_async.sv" "SCOREBOARD" { Text "C:/Users/bryan/Documents/school/ucla/ieee dav 2023/pacman/graphics_async.sv" 213 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716438812573 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 graphics_scoreboard.sv(36) " "Verilog HDL assignment warning at graphics_scoreboard.sv(36): truncated value with size 32 to match size of target (4)" {  } { { "graphics_scoreboard.sv" "" { Text "C:/Users/bryan/Documents/school/ucla/ieee dav 2023/pacman/graphics_scoreboard.sv" 36 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1716438812574 "|pacman_top|graphics_async:BOO|graphics_scoreboard:SCOREBOARD"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 graphics_scoreboard.sv(38) " "Verilog HDL assignment warning at graphics_scoreboard.sv(38): truncated value with size 32 to match size of target (4)" {  } { { "graphics_scoreboard.sv" "" { Text "C:/Users/bryan/Documents/school/ucla/ieee dav 2023/pacman/graphics_scoreboard.sv" 38 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1716438812574 "|pacman_top|graphics_async:BOO|graphics_scoreboard:SCOREBOARD"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 graphics_scoreboard.sv(39) " "Verilog HDL assignment warning at graphics_scoreboard.sv(39): truncated value with size 32 to match size of target (4)" {  } { { "graphics_scoreboard.sv" "" { Text "C:/Users/bryan/Documents/school/ucla/ieee dav 2023/pacman/graphics_scoreboard.sv" 39 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1716438812574 "|pacman_top|graphics_async:BOO|graphics_scoreboard:SCOREBOARD"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 graphics_scoreboard.sv(40) " "Verilog HDL assignment warning at graphics_scoreboard.sv(40): truncated value with size 32 to match size of target (4)" {  } { { "graphics_scoreboard.sv" "" { Text "C:/Users/bryan/Documents/school/ucla/ieee dav 2023/pacman/graphics_scoreboard.sv" 40 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1716438812574 "|pacman_top|graphics_async:BOO|graphics_scoreboard:SCOREBOARD"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 graphics_scoreboard.sv(41) " "Verilog HDL assignment warning at graphics_scoreboard.sv(41): truncated value with size 32 to match size of target (4)" {  } { { "graphics_scoreboard.sv" "" { Text "C:/Users/bryan/Documents/school/ucla/ieee dav 2023/pacman/graphics_scoreboard.sv" 41 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1716438812574 "|pacman_top|graphics_async:BOO|graphics_scoreboard:SCOREBOARD"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 graphics_scoreboard.sv(42) " "Verilog HDL assignment warning at graphics_scoreboard.sv(42): truncated value with size 32 to match size of target (4)" {  } { { "graphics_scoreboard.sv" "" { Text "C:/Users/bryan/Documents/school/ucla/ieee dav 2023/pacman/graphics_scoreboard.sv" 42 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1716438812574 "|pacman_top|graphics_async:BOO|graphics_scoreboard:SCOREBOARD"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 graphics_scoreboard.sv(43) " "Verilog HDL assignment warning at graphics_scoreboard.sv(43): truncated value with size 32 to match size of target (4)" {  } { { "graphics_scoreboard.sv" "" { Text "C:/Users/bryan/Documents/school/ucla/ieee dav 2023/pacman/graphics_scoreboard.sv" 43 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1716438812574 "|pacman_top|graphics_async:BOO|graphics_scoreboard:SCOREBOARD"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 graphics_scoreboard.sv(62) " "Verilog HDL assignment warning at graphics_scoreboard.sv(62): truncated value with size 32 to match size of target (3)" {  } { { "graphics_scoreboard.sv" "" { Text "C:/Users/bryan/Documents/school/ucla/ieee dav 2023/pacman/graphics_scoreboard.sv" 62 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1716438812574 "|pacman_top|graphics_async:BOO|graphics_scoreboard:SCOREBOARD"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 graphics_scoreboard.sv(63) " "Verilog HDL assignment warning at graphics_scoreboard.sv(63): truncated value with size 32 to match size of target (3)" {  } { { "graphics_scoreboard.sv" "" { Text "C:/Users/bryan/Documents/school/ucla/ieee dav 2023/pacman/graphics_scoreboard.sv" 63 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1716438812574 "|pacman_top|graphics_async:BOO|graphics_scoreboard:SCOREBOARD"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "scoreboard_digits.data_a 0 graphics_scoreboard.sv(32) " "Net \"scoreboard_digits.data_a\" at graphics_scoreboard.sv(32) has no driver or initial value, using a default initial value '0'" {  } { { "graphics_scoreboard.sv" "" { Text "C:/Users/bryan/Documents/school/ucla/ieee dav 2023/pacman/graphics_scoreboard.sv" 32 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1716438812574 "|pacman_top|graphics_async:BOO|graphics_scoreboard:SCOREBOARD"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "scoreboard_digits.waddr_a 0 graphics_scoreboard.sv(32) " "Net \"scoreboard_digits.waddr_a\" at graphics_scoreboard.sv(32) has no driver or initial value, using a default initial value '0'" {  } { { "graphics_scoreboard.sv" "" { Text "C:/Users/bryan/Documents/school/ucla/ieee dav 2023/pacman/graphics_scoreboard.sv" 32 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1716438812574 "|pacman_top|graphics_async:BOO|graphics_scoreboard:SCOREBOARD"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "scoreboard_digits.we_a 0 graphics_scoreboard.sv(32) " "Net \"scoreboard_digits.we_a\" at graphics_scoreboard.sv(32) has no driver or initial value, using a default initial value '0'" {  } { { "graphics_scoreboard.sv" "" { Text "C:/Users/bryan/Documents/school/ucla/ieee dav 2023/pacman/graphics_scoreboard.sv" 32 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1716438812574 "|pacman_top|graphics_async:BOO|graphics_scoreboard:SCOREBOARD"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "graphics_text graphics_async:BOO\|graphics_text:TEXT " "Elaborating entity \"graphics_text\" for hierarchy \"graphics_async:BOO\|graphics_text:TEXT\"" {  } { { "graphics_async.sv" "TEXT" { Text "C:/Users/bryan/Documents/school/ucla/ieee dav 2023/pacman/graphics_async.sv" 223 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716438812574 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clockDivider clockDivider:CLK_GAME " "Elaborating entity \"clockDivider\" for hierarchy \"clockDivider:CLK_GAME\"" {  } { { "pacman_top.sv" "CLK_GAME" { Text "C:/Users/bryan/Documents/school/ucla/ieee dav 2023/pacman/pacman_top.sv" 250 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716438812586 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "maze maze:MAZEPIN " "Elaborating entity \"maze\" for hierarchy \"maze:MAZEPIN\"" {  } { { "pacman_top.sv" "MAZEPIN" { Text "C:/Users/bryan/Documents/school/ucla/ieee dav 2023/pacman/pacman_top.sv" 273 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716438812587 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "9 6 maze.sv(148) " "Verilog HDL assignment warning at maze.sv(148): truncated value with size 9 to match size of target (6)" {  } { { "maze.sv" "" { Text "C:/Users/bryan/Documents/school/ucla/ieee dav 2023/pacman/maze.sv" 148 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1716438812600 "|pacman_top|maze:MAZEPIN"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "9 6 maze.sv(149) " "Verilog HDL assignment warning at maze.sv(149): truncated value with size 9 to match size of target (6)" {  } { { "maze.sv" "" { Text "C:/Users/bryan/Documents/school/ucla/ieee dav 2023/pacman/maze.sv" 149 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1716438812600 "|pacman_top|maze:MAZEPIN"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "maze_walls.data_a 0 maze.sv(95) " "Net \"maze_walls.data_a\" at maze.sv(95) has no driver or initial value, using a default initial value '0'" {  } { { "maze.sv" "" { Text "C:/Users/bryan/Documents/school/ucla/ieee dav 2023/pacman/maze.sv" 95 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1716438812600 "|pacman_top|maze:MAZEPIN"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "maze_walls.waddr_a 0 maze.sv(95) " "Net \"maze_walls.waddr_a\" at maze.sv(95) has no driver or initial value, using a default initial value '0'" {  } { { "maze.sv" "" { Text "C:/Users/bryan/Documents/school/ucla/ieee dav 2023/pacman/maze.sv" 95 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1716438812600 "|pacman_top|maze:MAZEPIN"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "house_walls.data_a 0 maze.sv(104) " "Net \"house_walls.data_a\" at maze.sv(104) has no driver or initial value, using a default initial value '0'" {  } { { "maze.sv" "" { Text "C:/Users/bryan/Documents/school/ucla/ieee dav 2023/pacman/maze.sv" 104 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1716438812600 "|pacman_top|maze:MAZEPIN"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "house_walls.waddr_a 0 maze.sv(104) " "Net \"house_walls.waddr_a\" at maze.sv(104) has no driver or initial value, using a default initial value '0'" {  } { { "maze.sv" "" { Text "C:/Users/bryan/Documents/school/ucla/ieee dav 2023/pacman/maze.sv" 104 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1716438812600 "|pacman_top|maze:MAZEPIN"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "maze.data_a 0 maze.sv(143) " "Net \"maze.data_a\" at maze.sv(143) has no driver or initial value, using a default initial value '0'" {  } { { "maze.sv" "" { Text "C:/Users/bryan/Documents/school/ucla/ieee dav 2023/pacman/maze.sv" 143 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1716438812600 "|pacman_top|maze:MAZEPIN"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "maze.waddr_a 0 maze.sv(143) " "Net \"maze.waddr_a\" at maze.sv(143) has no driver or initial value, using a default initial value '0'" {  } { { "maze.sv" "" { Text "C:/Users/bryan/Documents/school/ucla/ieee dav 2023/pacman/maze.sv" 143 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1716438812600 "|pacman_top|maze:MAZEPIN"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "maze_walls.we_a 0 maze.sv(95) " "Net \"maze_walls.we_a\" at maze.sv(95) has no driver or initial value, using a default initial value '0'" {  } { { "maze.sv" "" { Text "C:/Users/bryan/Documents/school/ucla/ieee dav 2023/pacman/maze.sv" 95 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1716438812600 "|pacman_top|maze:MAZEPIN"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "house_walls.we_a 0 maze.sv(104) " "Net \"house_walls.we_a\" at maze.sv(104) has no driver or initial value, using a default initial value '0'" {  } { { "maze.sv" "" { Text "C:/Users/bryan/Documents/school/ucla/ieee dav 2023/pacman/maze.sv" 104 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1716438812600 "|pacman_top|maze:MAZEPIN"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "maze.we_a 0 maze.sv(143) " "Net \"maze.we_a\" at maze.sv(143) has no driver or initial value, using a default initial value '0'" {  } { { "maze.sv" "" { Text "C:/Users/bryan/Documents/school/ucla/ieee dav 2023/pacman/maze.sv" 143 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1716438812600 "|pacman_top|maze:MAZEPIN"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "game_controller game_controller:GAME_CTRL " "Elaborating entity \"game_controller\" for hierarchy \"game_controller:GAME_CTRL\"" {  } { { "pacman_top.sv" "GAME_CTRL" { Text "C:/Users/bryan/Documents/school/ucla/ieee dav 2023/pacman/pacman_top.sv" 313 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716438812601 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "pacman_xtile game_controller.sv(104) " "Verilog HDL or VHDL warning at game_controller.sv(104): object \"pacman_xtile\" assigned a value but never read" {  } { { "game_controller.sv" "" { Text "C:/Users/bryan/Documents/school/ucla/ieee dav 2023/pacman/game_controller.sv" 104 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1716438812603 "|pacman_top|game_controller:GAME_CTRL"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "pacman_ytile game_controller.sv(105) " "Verilog HDL or VHDL warning at game_controller.sv(105): object \"pacman_ytile\" assigned a value but never read" {  } { { "game_controller.sv" "" { Text "C:/Users/bryan/Documents/school/ucla/ieee dav 2023/pacman/game_controller.sv" 105 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1716438812603 "|pacman_top|game_controller:GAME_CTRL"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "blinky_xtile game_controller.sv(106) " "Verilog HDL or VHDL warning at game_controller.sv(106): object \"blinky_xtile\" assigned a value but never read" {  } { { "game_controller.sv" "" { Text "C:/Users/bryan/Documents/school/ucla/ieee dav 2023/pacman/game_controller.sv" 106 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1716438812603 "|pacman_top|game_controller:GAME_CTRL"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "blinky_ytile game_controller.sv(107) " "Verilog HDL or VHDL warning at game_controller.sv(107): object \"blinky_ytile\" assigned a value but never read" {  } { { "game_controller.sv" "" { Text "C:/Users/bryan/Documents/school/ucla/ieee dav 2023/pacman/game_controller.sv" 107 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1716438812603 "|pacman_top|game_controller:GAME_CTRL"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "pinky_xtile game_controller.sv(108) " "Verilog HDL or VHDL warning at game_controller.sv(108): object \"pinky_xtile\" assigned a value but never read" {  } { { "game_controller.sv" "" { Text "C:/Users/bryan/Documents/school/ucla/ieee dav 2023/pacman/game_controller.sv" 108 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1716438812603 "|pacman_top|game_controller:GAME_CTRL"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "pinky_ytile game_controller.sv(109) " "Verilog HDL or VHDL warning at game_controller.sv(109): object \"pinky_ytile\" assigned a value but never read" {  } { { "game_controller.sv" "" { Text "C:/Users/bryan/Documents/school/ucla/ieee dav 2023/pacman/game_controller.sv" 109 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1716438812603 "|pacman_top|game_controller:GAME_CTRL"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "inky_xtile game_controller.sv(110) " "Verilog HDL or VHDL warning at game_controller.sv(110): object \"inky_xtile\" assigned a value but never read" {  } { { "game_controller.sv" "" { Text "C:/Users/bryan/Documents/school/ucla/ieee dav 2023/pacman/game_controller.sv" 110 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1716438812603 "|pacman_top|game_controller:GAME_CTRL"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "inky_ytile game_controller.sv(111) " "Verilog HDL or VHDL warning at game_controller.sv(111): object \"inky_ytile\" assigned a value but never read" {  } { { "game_controller.sv" "" { Text "C:/Users/bryan/Documents/school/ucla/ieee dav 2023/pacman/game_controller.sv" 111 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1716438812603 "|pacman_top|game_controller:GAME_CTRL"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "clyde_xtile game_controller.sv(112) " "Verilog HDL or VHDL warning at game_controller.sv(112): object \"clyde_xtile\" assigned a value but never read" {  } { { "game_controller.sv" "" { Text "C:/Users/bryan/Documents/school/ucla/ieee dav 2023/pacman/game_controller.sv" 112 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1716438812603 "|pacman_top|game_controller:GAME_CTRL"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "clyde_ytile game_controller.sv(113) " "Verilog HDL or VHDL warning at game_controller.sv(113): object \"clyde_ytile\" assigned a value but never read" {  } { { "game_controller.sv" "" { Text "C:/Users/bryan/Documents/school/ucla/ieee dav 2023/pacman/game_controller.sv" 113 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1716438812603 "|pacman_top|game_controller:GAME_CTRL"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "9 6 game_controller.sv(104) " "Verilog HDL assignment warning at game_controller.sv(104): truncated value with size 9 to match size of target (6)" {  } { { "game_controller.sv" "" { Text "C:/Users/bryan/Documents/school/ucla/ieee dav 2023/pacman/game_controller.sv" 104 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1716438812603 "|pacman_top|game_controller:GAME_CTRL"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "9 6 game_controller.sv(105) " "Verilog HDL assignment warning at game_controller.sv(105): truncated value with size 9 to match size of target (6)" {  } { { "game_controller.sv" "" { Text "C:/Users/bryan/Documents/school/ucla/ieee dav 2023/pacman/game_controller.sv" 105 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1716438812603 "|pacman_top|game_controller:GAME_CTRL"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "9 6 game_controller.sv(106) " "Verilog HDL assignment warning at game_controller.sv(106): truncated value with size 9 to match size of target (6)" {  } { { "game_controller.sv" "" { Text "C:/Users/bryan/Documents/school/ucla/ieee dav 2023/pacman/game_controller.sv" 106 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1716438812603 "|pacman_top|game_controller:GAME_CTRL"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "9 6 game_controller.sv(107) " "Verilog HDL assignment warning at game_controller.sv(107): truncated value with size 9 to match size of target (6)" {  } { { "game_controller.sv" "" { Text "C:/Users/bryan/Documents/school/ucla/ieee dav 2023/pacman/game_controller.sv" 107 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1716438812603 "|pacman_top|game_controller:GAME_CTRL"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "9 6 game_controller.sv(108) " "Verilog HDL assignment warning at game_controller.sv(108): truncated value with size 9 to match size of target (6)" {  } { { "game_controller.sv" "" { Text "C:/Users/bryan/Documents/school/ucla/ieee dav 2023/pacman/game_controller.sv" 108 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1716438812603 "|pacman_top|game_controller:GAME_CTRL"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "9 6 game_controller.sv(109) " "Verilog HDL assignment warning at game_controller.sv(109): truncated value with size 9 to match size of target (6)" {  } { { "game_controller.sv" "" { Text "C:/Users/bryan/Documents/school/ucla/ieee dav 2023/pacman/game_controller.sv" 109 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1716438812603 "|pacman_top|game_controller:GAME_CTRL"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "9 6 game_controller.sv(110) " "Verilog HDL assignment warning at game_controller.sv(110): truncated value with size 9 to match size of target (6)" {  } { { "game_controller.sv" "" { Text "C:/Users/bryan/Documents/school/ucla/ieee dav 2023/pacman/game_controller.sv" 110 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1716438812603 "|pacman_top|game_controller:GAME_CTRL"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "9 6 game_controller.sv(111) " "Verilog HDL assignment warning at game_controller.sv(111): truncated value with size 9 to match size of target (6)" {  } { { "game_controller.sv" "" { Text "C:/Users/bryan/Documents/school/ucla/ieee dav 2023/pacman/game_controller.sv" 111 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1716438812603 "|pacman_top|game_controller:GAME_CTRL"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "9 6 game_controller.sv(112) " "Verilog HDL assignment warning at game_controller.sv(112): truncated value with size 9 to match size of target (6)" {  } { { "game_controller.sv" "" { Text "C:/Users/bryan/Documents/school/ucla/ieee dav 2023/pacman/game_controller.sv" 112 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1716438812603 "|pacman_top|game_controller:GAME_CTRL"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "9 6 game_controller.sv(113) " "Verilog HDL assignment warning at game_controller.sv(113): truncated value with size 9 to match size of target (6)" {  } { { "game_controller.sv" "" { Text "C:/Users/bryan/Documents/school/ucla/ieee dav 2023/pacman/game_controller.sv" 113 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1716438812603 "|pacman_top|game_controller:GAME_CTRL"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 game_controller.sv(395) " "Verilog HDL assignment warning at game_controller.sv(395): truncated value with size 32 to match size of target (5)" {  } { { "game_controller.sv" "" { Text "C:/Users/bryan/Documents/school/ucla/ieee dav 2023/pacman/game_controller.sv" 395 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1716438812603 "|pacman_top|game_controller:GAME_CTRL"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 game_controller.sv(396) " "Verilog HDL assignment warning at game_controller.sv(396): truncated value with size 32 to match size of target (5)" {  } { { "game_controller.sv" "" { Text "C:/Users/bryan/Documents/school/ucla/ieee dav 2023/pacman/game_controller.sv" 396 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1716438812603 "|pacman_top|game_controller:GAME_CTRL"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 game_controller.sv(397) " "Verilog HDL assignment warning at game_controller.sv(397): truncated value with size 32 to match size of target (5)" {  } { { "game_controller.sv" "" { Text "C:/Users/bryan/Documents/school/ucla/ieee dav 2023/pacman/game_controller.sv" 397 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1716438812603 "|pacman_top|game_controller:GAME_CTRL"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 game_controller.sv(398) " "Verilog HDL assignment warning at game_controller.sv(398): truncated value with size 32 to match size of target (5)" {  } { { "game_controller.sv" "" { Text "C:/Users/bryan/Documents/school/ucla/ieee dav 2023/pacman/game_controller.sv" 398 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1716438812603 "|pacman_top|game_controller:GAME_CTRL"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 18 game_controller.sv(408) " "Verilog HDL assignment warning at game_controller.sv(408): truncated value with size 32 to match size of target (18)" {  } { { "game_controller.sv" "" { Text "C:/Users/bryan/Documents/school/ucla/ieee dav 2023/pacman/game_controller.sv" 408 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1716438812603 "|pacman_top|game_controller:GAME_CTRL"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 18 game_controller.sv(411) " "Verilog HDL assignment warning at game_controller.sv(411): truncated value with size 32 to match size of target (18)" {  } { { "game_controller.sv" "" { Text "C:/Users/bryan/Documents/school/ucla/ieee dav 2023/pacman/game_controller.sv" 411 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1716438812603 "|pacman_top|game_controller:GAME_CTRL"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 18 game_controller.sv(414) " "Verilog HDL assignment warning at game_controller.sv(414): truncated value with size 32 to match size of target (18)" {  } { { "game_controller.sv" "" { Text "C:/Users/bryan/Documents/school/ucla/ieee dav 2023/pacman/game_controller.sv" 414 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1716438812603 "|pacman_top|game_controller:GAME_CTRL"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "game_pacman game_controller:GAME_CTRL\|game_pacman:PACMAN " "Elaborating entity \"game_pacman\" for hierarchy \"game_controller:GAME_CTRL\|game_pacman:PACMAN\"" {  } { { "game_controller.sv" "PACMAN" { Text "C:/Users/bryan/Documents/school/ucla/ieee dav 2023/pacman/game_controller.sv" 129 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716438812603 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "9 6 game_pacman.sv(66) " "Verilog HDL assignment warning at game_pacman.sv(66): truncated value with size 9 to match size of target (6)" {  } { { "game_pacman.sv" "" { Text "C:/Users/bryan/Documents/school/ucla/ieee dav 2023/pacman/game_pacman.sv" 66 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1716438812604 "|pacman_top|game_controller:GAME_CTRL|game_pacman:PACMAN"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 game_pacman.sv(67) " "Verilog HDL assignment warning at game_pacman.sv(67): truncated value with size 32 to match size of target (6)" {  } { { "game_pacman.sv" "" { Text "C:/Users/bryan/Documents/school/ucla/ieee dav 2023/pacman/game_pacman.sv" 67 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1716438812604 "|pacman_top|game_controller:GAME_CTRL|game_pacman:PACMAN"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "game_ghost game_controller:GAME_CTRL\|game_ghost:BLINKY " "Elaborating entity \"game_ghost\" for hierarchy \"game_controller:GAME_CTRL\|game_ghost:BLINKY\"" {  } { { "game_controller.sv" "BLINKY" { Text "C:/Users/bryan/Documents/school/ucla/ieee dav 2023/pacman/game_controller.sv" 146 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716438812604 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "9 6 game_ghost.sv(57) " "Verilog HDL assignment warning at game_ghost.sv(57): truncated value with size 9 to match size of target (6)" {  } { { "game_ghost.sv" "" { Text "C:/Users/bryan/Documents/school/ucla/ieee dav 2023/pacman/game_ghost.sv" 57 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1716438812606 "|pacman_top|game_controller:GAME_CTRL|game_ghost:BLINKY"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "9 6 game_ghost.sv(58) " "Verilog HDL assignment warning at game_ghost.sv(58): truncated value with size 9 to match size of target (6)" {  } { { "game_ghost.sv" "" { Text "C:/Users/bryan/Documents/school/ucla/ieee dav 2023/pacman/game_ghost.sv" 58 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1716438812606 "|pacman_top|game_controller:GAME_CTRL|game_ghost:BLINKY"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "9 6 game_ghost.sv(148) " "Verilog HDL assignment warning at game_ghost.sv(148): truncated value with size 9 to match size of target (6)" {  } { { "game_ghost.sv" "" { Text "C:/Users/bryan/Documents/school/ucla/ieee dav 2023/pacman/game_ghost.sv" 148 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1716438812606 "|pacman_top|game_controller:GAME_CTRL|game_ghost:BLINKY"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "9 6 game_ghost.sv(149) " "Verilog HDL assignment warning at game_ghost.sv(149): truncated value with size 9 to match size of target (6)" {  } { { "game_ghost.sv" "" { Text "C:/Users/bryan/Documents/school/ucla/ieee dav 2023/pacman/game_ghost.sv" 149 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1716438812606 "|pacman_top|game_controller:GAME_CTRL|game_ghost:BLINKY"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "9 6 game_ghost.sv(172) " "Verilog HDL assignment warning at game_ghost.sv(172): truncated value with size 9 to match size of target (6)" {  } { { "game_ghost.sv" "" { Text "C:/Users/bryan/Documents/school/ucla/ieee dav 2023/pacman/game_ghost.sv" 172 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1716438812606 "|pacman_top|game_controller:GAME_CTRL|game_ghost:BLINKY"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "9 6 game_ghost.sv(173) " "Verilog HDL assignment warning at game_ghost.sv(173): truncated value with size 9 to match size of target (6)" {  } { { "game_ghost.sv" "" { Text "C:/Users/bryan/Documents/school/ucla/ieee dav 2023/pacman/game_ghost.sv" 173 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1716438812606 "|pacman_top|game_controller:GAME_CTRL|game_ghost:BLINKY"}
{ "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR_HDR" "" "Tri-state node(s) do not directly drive top-level pin(s)" { { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "vga_ram:RAM_VGA\|ram0_in\[7\] " "Converted tri-state buffer \"vga_ram:RAM_VGA\|ram0_in\[7\]\" feeding internal logic into a wire" {  } { { "vga_ram.sv" "" { Text "C:/Users/bryan/Documents/school/ucla/ieee dav 2023/pacman/vga_ram.sv" 21 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1716438812994 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "vga_ram:RAM_VGA\|ram0_in\[6\] " "Converted tri-state buffer \"vga_ram:RAM_VGA\|ram0_in\[6\]\" feeding internal logic into a wire" {  } { { "vga_ram.sv" "" { Text "C:/Users/bryan/Documents/school/ucla/ieee dav 2023/pacman/vga_ram.sv" 21 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1716438812994 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "vga_ram:RAM_VGA\|ram0_in\[5\] " "Converted tri-state buffer \"vga_ram:RAM_VGA\|ram0_in\[5\]\" feeding internal logic into a wire" {  } { { "vga_ram.sv" "" { Text "C:/Users/bryan/Documents/school/ucla/ieee dav 2023/pacman/vga_ram.sv" 21 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1716438812994 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "vga_ram:RAM_VGA\|ram0_in\[4\] " "Converted tri-state buffer \"vga_ram:RAM_VGA\|ram0_in\[4\]\" feeding internal logic into a wire" {  } { { "vga_ram.sv" "" { Text "C:/Users/bryan/Documents/school/ucla/ieee dav 2023/pacman/vga_ram.sv" 21 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1716438812994 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "vga_ram:RAM_VGA\|ram0_in\[3\] " "Converted tri-state buffer \"vga_ram:RAM_VGA\|ram0_in\[3\]\" feeding internal logic into a wire" {  } { { "vga_ram.sv" "" { Text "C:/Users/bryan/Documents/school/ucla/ieee dav 2023/pacman/vga_ram.sv" 21 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1716438812994 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "vga_ram:RAM_VGA\|ram0_in\[2\] " "Converted tri-state buffer \"vga_ram:RAM_VGA\|ram0_in\[2\]\" feeding internal logic into a wire" {  } { { "vga_ram.sv" "" { Text "C:/Users/bryan/Documents/school/ucla/ieee dav 2023/pacman/vga_ram.sv" 21 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1716438812994 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "vga_ram:RAM_VGA\|ram0_in\[1\] " "Converted tri-state buffer \"vga_ram:RAM_VGA\|ram0_in\[1\]\" feeding internal logic into a wire" {  } { { "vga_ram.sv" "" { Text "C:/Users/bryan/Documents/school/ucla/ieee dav 2023/pacman/vga_ram.sv" 21 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1716438812994 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "vga_ram:RAM_VGA\|ram0_in\[0\] " "Converted tri-state buffer \"vga_ram:RAM_VGA\|ram0_in\[0\]\" feeding internal logic into a wire" {  } { { "vga_ram.sv" "" { Text "C:/Users/bryan/Documents/school/ucla/ieee dav 2023/pacman/vga_ram.sv" 21 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1716438812994 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "vga_ram:RAM_VGA\|ram1_in\[7\] " "Converted tri-state buffer \"vga_ram:RAM_VGA\|ram1_in\[7\]\" feeding internal logic into a wire" {  } { { "vga_ram.sv" "" { Text "C:/Users/bryan/Documents/school/ucla/ieee dav 2023/pacman/vga_ram.sv" 23 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1716438812994 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "vga_ram:RAM_VGA\|ram1_in\[6\] " "Converted tri-state buffer \"vga_ram:RAM_VGA\|ram1_in\[6\]\" feeding internal logic into a wire" {  } { { "vga_ram.sv" "" { Text "C:/Users/bryan/Documents/school/ucla/ieee dav 2023/pacman/vga_ram.sv" 23 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1716438812994 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "vga_ram:RAM_VGA\|ram1_in\[5\] " "Converted tri-state buffer \"vga_ram:RAM_VGA\|ram1_in\[5\]\" feeding internal logic into a wire" {  } { { "vga_ram.sv" "" { Text "C:/Users/bryan/Documents/school/ucla/ieee dav 2023/pacman/vga_ram.sv" 23 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1716438812994 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "vga_ram:RAM_VGA\|ram1_in\[4\] " "Converted tri-state buffer \"vga_ram:RAM_VGA\|ram1_in\[4\]\" feeding internal logic into a wire" {  } { { "vga_ram.sv" "" { Text "C:/Users/bryan/Documents/school/ucla/ieee dav 2023/pacman/vga_ram.sv" 23 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1716438812994 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "vga_ram:RAM_VGA\|ram1_in\[3\] " "Converted tri-state buffer \"vga_ram:RAM_VGA\|ram1_in\[3\]\" feeding internal logic into a wire" {  } { { "vga_ram.sv" "" { Text "C:/Users/bryan/Documents/school/ucla/ieee dav 2023/pacman/vga_ram.sv" 23 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1716438812994 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "vga_ram:RAM_VGA\|ram1_in\[2\] " "Converted tri-state buffer \"vga_ram:RAM_VGA\|ram1_in\[2\]\" feeding internal logic into a wire" {  } { { "vga_ram.sv" "" { Text "C:/Users/bryan/Documents/school/ucla/ieee dav 2023/pacman/vga_ram.sv" 23 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1716438812994 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "vga_ram:RAM_VGA\|ram1_in\[1\] " "Converted tri-state buffer \"vga_ram:RAM_VGA\|ram1_in\[1\]\" feeding internal logic into a wire" {  } { { "vga_ram.sv" "" { Text "C:/Users/bryan/Documents/school/ucla/ieee dav 2023/pacman/vga_ram.sv" 23 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1716438812994 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "vga_ram:RAM_VGA\|ram1_in\[0\] " "Converted tri-state buffer \"vga_ram:RAM_VGA\|ram1_in\[0\]\" feeding internal logic into a wire" {  } { { "vga_ram.sv" "" { Text "C:/Users/bryan/Documents/school/ucla/ieee dav 2023/pacman/vga_ram.sv" 23 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1716438812994 ""}  } {  } 0 13046 "Tri-state node(s) do not directly drive top-level pin(s)" 0 0 "Analysis & Synthesis" 0 -1 1716438812994 ""}
{ "Critical Warning" "WCDB_CDB_LESS_INI_CONTENT" "16 10 C:/Users/bryan/Documents/school/ucla/ieee dav 2023/pacman/db/pacman_top.ram0_graphics_scoreboard_c61e8b19.hdl.mif " "Memory depth (16) in the design file differs from memory depth (10) in the Memory Initialization File \"C:/Users/bryan/Documents/school/ucla/ieee dav 2023/pacman/db/pacman_top.ram0_graphics_scoreboard_c61e8b19.hdl.mif\" -- setting initial value for remaining addresses to 0" {  } {  } 1 127005 "Memory depth (%1!d!) in the design file differs from memory depth (%2!d!) in the Memory Initialization File \"%3!s!\" -- setting initial value for remaining addresses to 0" 0 0 "Analysis & Synthesis" 0 -1 1716438821078 ""}
{ "Critical Warning" "WCDB_CDB_LESS_INI_CONTENT" "8 6 C:/Users/bryan/Documents/school/ucla/ieee dav 2023/pacman/db/pacman_top.ram1_maze_3ddc11.hdl.mif " "Memory depth (8) in the design file differs from memory depth (6) in the Memory Initialization File \"C:/Users/bryan/Documents/school/ucla/ieee dav 2023/pacman/db/pacman_top.ram1_maze_3ddc11.hdl.mif\" -- setting initial value for remaining addresses to 0" {  } {  } 1 127005 "Memory depth (%1!d!) in the design file differs from memory depth (%2!d!) in the Memory Initialization File \"%3!s!\" -- setting initial value for remaining addresses to 0" 0 0 "Analysis & Synthesis" 0 -1 1716438821079 ""}
{ "Critical Warning" "WCDB_CDB_LESS_INI_CONTENT" "1024 990 C:/Users/bryan/Documents/school/ucla/ieee dav 2023/pacman/db/pacman_top.ram2_maze_3ddc11.hdl.mif " "Memory depth (1024) in the design file differs from memory depth (990) in the Memory Initialization File \"C:/Users/bryan/Documents/school/ucla/ieee dav 2023/pacman/db/pacman_top.ram2_maze_3ddc11.hdl.mif\" -- setting initial value for remaining addresses to 0" {  } {  } 1 127005 "Memory depth (%1!d!) in the design file differs from memory depth (%2!d!) in the Memory Initialization File \"%3!s!\" -- setting initial value for remaining addresses to 0" 0 0 "Analysis & Synthesis" 0 -1 1716438821081 ""}
{ "Critical Warning" "WCDB_CDB_LESS_INI_CONTENT" "16 12 C:/Users/bryan/Documents/school/ucla/ieee dav 2023/pacman/db/pacman_top.ram1_graphics_pacman_1ba68bea.hdl.mif " "Memory depth (16) in the design file differs from memory depth (12) in the Memory Initialization File \"C:/Users/bryan/Documents/school/ucla/ieee dav 2023/pacman/db/pacman_top.ram1_graphics_pacman_1ba68bea.hdl.mif\" -- setting initial value for remaining addresses to 0" {  } {  } 1 127005 "Memory depth (%1!d!) in the design file differs from memory depth (%2!d!) in the Memory Initialization File \"%3!s!\" -- setting initial value for remaining addresses to 0" 0 0 "Analysis & Synthesis" 0 -1 1716438821082 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "6 " "Found 6 instances of uninferred RAM logic" { { "Info" "IINFER_MIF_NOT_SUPPORTED_FOR_HARDCOPY" "graphics_async:BOO\|graphics_scoreboard:SCOREBOARD\|scoreboard_digits " "RAM logic \"graphics_async:BOO\|graphics_scoreboard:SCOREBOARD\|scoreboard_digits\" is uninferred because MIF is not supported for the selected family" {  } { { "graphics_scoreboard.sv" "scoreboard_digits" { Text "C:/Users/bryan/Documents/school/ucla/ieee dav 2023/pacman/graphics_scoreboard.sv" 32 -1 0 } }  } 0 276013 "RAM logic \"%1!s!\" is uninferred because MIF is not supported for the selected family" 0 0 "Design Software" 0 -1 1716438821116 ""} { "Info" "IINFER_MIF_NOT_SUPPORTED_FOR_HARDCOPY" "maze:MAZEPIN\|maze_walls " "RAM logic \"maze:MAZEPIN\|maze_walls\" is uninferred because MIF is not supported for the selected family" {  } { { "maze.sv" "maze_walls" { Text "C:/Users/bryan/Documents/school/ucla/ieee dav 2023/pacman/maze.sv" 95 -1 0 } }  } 0 276013 "RAM logic \"%1!s!\" is uninferred because MIF is not supported for the selected family" 0 0 "Design Software" 0 -1 1716438821116 ""} { "Info" "IINFER_MIF_NOT_SUPPORTED_FOR_HARDCOPY" "maze:MAZEPIN\|house_walls " "RAM logic \"maze:MAZEPIN\|house_walls\" is uninferred because MIF is not supported for the selected family" {  } { { "maze.sv" "house_walls" { Text "C:/Users/bryan/Documents/school/ucla/ieee dav 2023/pacman/maze.sv" 104 -1 0 } }  } 0 276013 "RAM logic \"%1!s!\" is uninferred because MIF is not supported for the selected family" 0 0 "Design Software" 0 -1 1716438821116 ""} { "Info" "IINFER_MIF_NOT_SUPPORTED_FOR_HARDCOPY" "maze:MAZEPIN\|maze " "RAM logic \"maze:MAZEPIN\|maze\" is uninferred because MIF is not supported for the selected family" {  } { { "maze.sv" "maze" { Text "C:/Users/bryan/Documents/school/ucla/ieee dav 2023/pacman/maze.sv" 143 -1 0 } }  } 0 276013 "RAM logic \"%1!s!\" is uninferred because MIF is not supported for the selected family" 0 0 "Design Software" 0 -1 1716438821116 ""} { "Info" "IINFER_MIF_NOT_SUPPORTED_FOR_HARDCOPY" "graphics_async:BOO\|graphics_pacman:PACMAN\|death_frames " "RAM logic \"graphics_async:BOO\|graphics_pacman:PACMAN\|death_frames\" is uninferred because MIF is not supported for the selected family" {  } { { "graphics_pacman.sv" "death_frames" { Text "C:/Users/bryan/Documents/school/ucla/ieee dav 2023/pacman/graphics_pacman.sv" 57 -1 0 } }  } 0 276013 "RAM logic \"%1!s!\" is uninferred because MIF is not supported for the selected family" 0 0 "Design Software" 0 -1 1716438821116 ""} { "Info" "IINFER_MIF_NOT_SUPPORTED_FOR_HARDCOPY" "graphics_async:BOO\|graphics_pacman:PACMAN\|frames " "RAM logic \"graphics_async:BOO\|graphics_pacman:PACMAN\|frames\" is uninferred because MIF is not supported for the selected family" {  } { { "graphics_pacman.sv" "frames" { Text "C:/Users/bryan/Documents/school/ucla/ieee dav 2023/pacman/graphics_pacman.sv" 41 -1 0 } }  } 0 276013 "RAM logic \"%1!s!\" is uninferred because MIF is not supported for the selected family" 0 0 "Design Software" 0 -1 1716438821116 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Analysis & Synthesis" 0 -1 1716438821116 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "45 " "Inferred 45 megafunctions from design logic" { { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "graphics_async:BOO\|Div1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"graphics_async:BOO\|Div1\"" {  } { { "graphics_async.sv" "Div1" { Text "C:/Users/bryan/Documents/school/ucla/ieee dav 2023/pacman/graphics_async.sv" 596 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1716438831224 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "graphics_async:BOO\|Mod1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"graphics_async:BOO\|Mod1\"" {  } { { "graphics_async.sv" "Mod1" { Text "C:/Users/bryan/Documents/school/ucla/ieee dav 2023/pacman/graphics_async.sv" 595 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1716438831224 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "graphics_async:BOO\|Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"graphics_async:BOO\|Mod0\"" {  } { { "graphics_async.sv" "Mod0" { Text "C:/Users/bryan/Documents/school/ucla/ieee dav 2023/pacman/graphics_async.sv" 579 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1716438831224 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "graphics_async:BOO\|graphics_scoreboard:SCOREBOARD\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"graphics_async:BOO\|graphics_scoreboard:SCOREBOARD\|Div0\"" {  } { { "graphics_scoreboard.sv" "Div0" { Text "C:/Users/bryan/Documents/school/ucla/ieee dav 2023/pacman/graphics_scoreboard.sv" 38 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1716438831224 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "graphics_async:BOO\|graphics_scoreboard:SCOREBOARD\|Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"graphics_async:BOO\|graphics_scoreboard:SCOREBOARD\|Mod0\"" {  } { { "graphics_scoreboard.sv" "Mod0" { Text "C:/Users/bryan/Documents/school/ucla/ieee dav 2023/pacman/graphics_scoreboard.sv" 38 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1716438831224 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "graphics_async:BOO\|graphics_scoreboard:SCOREBOARD\|Div1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"graphics_async:BOO\|graphics_scoreboard:SCOREBOARD\|Div1\"" {  } { { "graphics_scoreboard.sv" "Div1" { Text "C:/Users/bryan/Documents/school/ucla/ieee dav 2023/pacman/graphics_scoreboard.sv" 39 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1716438831224 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "graphics_async:BOO\|graphics_scoreboard:SCOREBOARD\|Mod1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"graphics_async:BOO\|graphics_scoreboard:SCOREBOARD\|Mod1\"" {  } { { "graphics_scoreboard.sv" "Mod1" { Text "C:/Users/bryan/Documents/school/ucla/ieee dav 2023/pacman/graphics_scoreboard.sv" 39 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1716438831224 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "graphics_async:BOO\|graphics_scoreboard:SCOREBOARD\|Div2 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"graphics_async:BOO\|graphics_scoreboard:SCOREBOARD\|Div2\"" {  } { { "graphics_scoreboard.sv" "Div2" { Text "C:/Users/bryan/Documents/school/ucla/ieee dav 2023/pacman/graphics_scoreboard.sv" 40 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1716438831224 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "graphics_async:BOO\|graphics_scoreboard:SCOREBOARD\|Mod2 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"graphics_async:BOO\|graphics_scoreboard:SCOREBOARD\|Mod2\"" {  } { { "graphics_scoreboard.sv" "Mod2" { Text "C:/Users/bryan/Documents/school/ucla/ieee dav 2023/pacman/graphics_scoreboard.sv" 40 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1716438831224 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "graphics_async:BOO\|graphics_scoreboard:SCOREBOARD\|Div4 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"graphics_async:BOO\|graphics_scoreboard:SCOREBOARD\|Div4\"" {  } { { "graphics_scoreboard.sv" "Div4" { Text "C:/Users/bryan/Documents/school/ucla/ieee dav 2023/pacman/graphics_scoreboard.sv" 42 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1716438831224 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "graphics_async:BOO\|graphics_scoreboard:SCOREBOARD\|Mod4 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"graphics_async:BOO\|graphics_scoreboard:SCOREBOARD\|Mod4\"" {  } { { "graphics_scoreboard.sv" "Mod4" { Text "C:/Users/bryan/Documents/school/ucla/ieee dav 2023/pacman/graphics_scoreboard.sv" 42 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1716438831224 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "graphics_async:BOO\|graphics_scoreboard:SCOREBOARD\|Div3 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"graphics_async:BOO\|graphics_scoreboard:SCOREBOARD\|Div3\"" {  } { { "graphics_scoreboard.sv" "Div3" { Text "C:/Users/bryan/Documents/school/ucla/ieee dav 2023/pacman/graphics_scoreboard.sv" 41 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1716438831224 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "graphics_async:BOO\|graphics_scoreboard:SCOREBOARD\|Mod3 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"graphics_async:BOO\|graphics_scoreboard:SCOREBOARD\|Mod3\"" {  } { { "graphics_scoreboard.sv" "Mod3" { Text "C:/Users/bryan/Documents/school/ucla/ieee dav 2023/pacman/graphics_scoreboard.sv" 41 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1716438831224 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "graphics_async:BOO\|graphics_scoreboard:SCOREBOARD\|Mod5 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"graphics_async:BOO\|graphics_scoreboard:SCOREBOARD\|Mod5\"" {  } { { "graphics_scoreboard.sv" "Mod5" { Text "C:/Users/bryan/Documents/school/ucla/ieee dav 2023/pacman/graphics_scoreboard.sv" 43 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1716438831224 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "graphics_async:BOO\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"graphics_async:BOO\|Div0\"" {  } { { "graphics_async.sv" "Div0" { Text "C:/Users/bryan/Documents/school/ucla/ieee dav 2023/pacman/graphics_async.sv" 580 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1716438831224 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "game_controller:GAME_CTRL\|game_ghost:BLINKY\|Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"game_controller:GAME_CTRL\|game_ghost:BLINKY\|Mod0\"" {  } { { "game_ghost.sv" "Mod0" { Text "C:/Users/bryan/Documents/school/ucla/ieee dav 2023/pacman/game_ghost.sv" 410 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1716438831224 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "game_controller:GAME_CTRL\|game_ghost:INKY\|Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"game_controller:GAME_CTRL\|game_ghost:INKY\|Mod0\"" {  } { { "game_ghost.sv" "Mod0" { Text "C:/Users/bryan/Documents/school/ucla/ieee dav 2023/pacman/game_ghost.sv" 410 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1716438831224 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "game_controller:GAME_CTRL\|game_ghost:CLYDE\|Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"game_controller:GAME_CTRL\|game_ghost:CLYDE\|Mod0\"" {  } { { "game_ghost.sv" "Mod0" { Text "C:/Users/bryan/Documents/school/ucla/ieee dav 2023/pacman/game_ghost.sv" 410 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1716438831224 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "game_controller:GAME_CTRL\|game_ghost:PINKY\|Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"game_controller:GAME_CTRL\|game_ghost:PINKY\|Mod0\"" {  } { { "game_ghost.sv" "Mod0" { Text "C:/Users/bryan/Documents/school/ucla/ieee dav 2023/pacman/game_ghost.sv" 410 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1716438831224 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "game_controller:GAME_CTRL\|game_ghost:BLINKY\|Mult6 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"game_controller:GAME_CTRL\|game_ghost:BLINKY\|Mult6\"" {  } { { "game_ghost.sv" "Mult6" { Text "C:/Users/bryan/Documents/school/ucla/ieee dav 2023/pacman/game_ghost.sv" 705 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1716438831224 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "game_controller:GAME_CTRL\|game_ghost:BLINKY\|Mult7 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"game_controller:GAME_CTRL\|game_ghost:BLINKY\|Mult7\"" {  } { { "game_ghost.sv" "Mult7" { Text "C:/Users/bryan/Documents/school/ucla/ieee dav 2023/pacman/game_ghost.sv" 705 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1716438831224 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "game_controller:GAME_CTRL\|game_ghost:BLINKY\|Mult8 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"game_controller:GAME_CTRL\|game_ghost:BLINKY\|Mult8\"" {  } { { "game_ghost.sv" "Mult8" { Text "C:/Users/bryan/Documents/school/ucla/ieee dav 2023/pacman/game_ghost.sv" 710 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1716438831224 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "game_controller:GAME_CTRL\|game_ghost:BLINKY\|Mult9 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"game_controller:GAME_CTRL\|game_ghost:BLINKY\|Mult9\"" {  } { { "game_ghost.sv" "Mult9" { Text "C:/Users/bryan/Documents/school/ucla/ieee dav 2023/pacman/game_ghost.sv" 710 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1716438831224 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "game_controller:GAME_CTRL\|game_ghost:BLINKY\|Mult11 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"game_controller:GAME_CTRL\|game_ghost:BLINKY\|Mult11\"" {  } { { "game_ghost.sv" "Mult11" { Text "C:/Users/bryan/Documents/school/ucla/ieee dav 2023/pacman/game_ghost.sv" 715 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1716438831224 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "game_controller:GAME_CTRL\|game_ghost:BLINKY\|Mult12 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"game_controller:GAME_CTRL\|game_ghost:BLINKY\|Mult12\"" {  } { { "game_ghost.sv" "Mult12" { Text "C:/Users/bryan/Documents/school/ucla/ieee dav 2023/pacman/game_ghost.sv" 720 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1716438831224 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "game_controller:GAME_CTRL\|game_ghost:INKY\|Mult6 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"game_controller:GAME_CTRL\|game_ghost:INKY\|Mult6\"" {  } { { "game_ghost.sv" "Mult6" { Text "C:/Users/bryan/Documents/school/ucla/ieee dav 2023/pacman/game_ghost.sv" 705 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1716438831224 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "game_controller:GAME_CTRL\|game_ghost:INKY\|Mult7 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"game_controller:GAME_CTRL\|game_ghost:INKY\|Mult7\"" {  } { { "game_ghost.sv" "Mult7" { Text "C:/Users/bryan/Documents/school/ucla/ieee dav 2023/pacman/game_ghost.sv" 705 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1716438831224 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "game_controller:GAME_CTRL\|game_ghost:INKY\|Mult8 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"game_controller:GAME_CTRL\|game_ghost:INKY\|Mult8\"" {  } { { "game_ghost.sv" "Mult8" { Text "C:/Users/bryan/Documents/school/ucla/ieee dav 2023/pacman/game_ghost.sv" 710 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1716438831224 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "game_controller:GAME_CTRL\|game_ghost:INKY\|Mult9 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"game_controller:GAME_CTRL\|game_ghost:INKY\|Mult9\"" {  } { { "game_ghost.sv" "Mult9" { Text "C:/Users/bryan/Documents/school/ucla/ieee dav 2023/pacman/game_ghost.sv" 710 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1716438831224 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "game_controller:GAME_CTRL\|game_ghost:INKY\|Mult11 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"game_controller:GAME_CTRL\|game_ghost:INKY\|Mult11\"" {  } { { "game_ghost.sv" "Mult11" { Text "C:/Users/bryan/Documents/school/ucla/ieee dav 2023/pacman/game_ghost.sv" 715 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1716438831224 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "game_controller:GAME_CTRL\|game_ghost:INKY\|Mult12 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"game_controller:GAME_CTRL\|game_ghost:INKY\|Mult12\"" {  } { { "game_ghost.sv" "Mult12" { Text "C:/Users/bryan/Documents/school/ucla/ieee dav 2023/pacman/game_ghost.sv" 720 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1716438831224 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "game_controller:GAME_CTRL\|game_ghost:CLYDE\|Mult6 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"game_controller:GAME_CTRL\|game_ghost:CLYDE\|Mult6\"" {  } { { "game_ghost.sv" "Mult6" { Text "C:/Users/bryan/Documents/school/ucla/ieee dav 2023/pacman/game_ghost.sv" 705 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1716438831224 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "game_controller:GAME_CTRL\|game_ghost:CLYDE\|Mult7 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"game_controller:GAME_CTRL\|game_ghost:CLYDE\|Mult7\"" {  } { { "game_ghost.sv" "Mult7" { Text "C:/Users/bryan/Documents/school/ucla/ieee dav 2023/pacman/game_ghost.sv" 705 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1716438831224 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "game_controller:GAME_CTRL\|game_ghost:CLYDE\|Mult8 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"game_controller:GAME_CTRL\|game_ghost:CLYDE\|Mult8\"" {  } { { "game_ghost.sv" "Mult8" { Text "C:/Users/bryan/Documents/school/ucla/ieee dav 2023/pacman/game_ghost.sv" 710 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1716438831224 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "game_controller:GAME_CTRL\|game_ghost:CLYDE\|Mult9 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"game_controller:GAME_CTRL\|game_ghost:CLYDE\|Mult9\"" {  } { { "game_ghost.sv" "Mult9" { Text "C:/Users/bryan/Documents/school/ucla/ieee dav 2023/pacman/game_ghost.sv" 710 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1716438831224 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "game_controller:GAME_CTRL\|game_ghost:CLYDE\|Mult11 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"game_controller:GAME_CTRL\|game_ghost:CLYDE\|Mult11\"" {  } { { "game_ghost.sv" "Mult11" { Text "C:/Users/bryan/Documents/school/ucla/ieee dav 2023/pacman/game_ghost.sv" 715 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1716438831224 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "game_controller:GAME_CTRL\|game_ghost:CLYDE\|Mult12 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"game_controller:GAME_CTRL\|game_ghost:CLYDE\|Mult12\"" {  } { { "game_ghost.sv" "Mult12" { Text "C:/Users/bryan/Documents/school/ucla/ieee dav 2023/pacman/game_ghost.sv" 720 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1716438831224 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "game_controller:GAME_CTRL\|game_ghost:PINKY\|Mult6 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"game_controller:GAME_CTRL\|game_ghost:PINKY\|Mult6\"" {  } { { "game_ghost.sv" "Mult6" { Text "C:/Users/bryan/Documents/school/ucla/ieee dav 2023/pacman/game_ghost.sv" 705 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1716438831224 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "game_controller:GAME_CTRL\|game_ghost:PINKY\|Mult7 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"game_controller:GAME_CTRL\|game_ghost:PINKY\|Mult7\"" {  } { { "game_ghost.sv" "Mult7" { Text "C:/Users/bryan/Documents/school/ucla/ieee dav 2023/pacman/game_ghost.sv" 705 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1716438831224 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "game_controller:GAME_CTRL\|game_ghost:PINKY\|Mult8 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"game_controller:GAME_CTRL\|game_ghost:PINKY\|Mult8\"" {  } { { "game_ghost.sv" "Mult8" { Text "C:/Users/bryan/Documents/school/ucla/ieee dav 2023/pacman/game_ghost.sv" 710 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1716438831224 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "game_controller:GAME_CTRL\|game_ghost:PINKY\|Mult9 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"game_controller:GAME_CTRL\|game_ghost:PINKY\|Mult9\"" {  } { { "game_ghost.sv" "Mult9" { Text "C:/Users/bryan/Documents/school/ucla/ieee dav 2023/pacman/game_ghost.sv" 710 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1716438831224 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "game_controller:GAME_CTRL\|game_ghost:PINKY\|Mult11 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"game_controller:GAME_CTRL\|game_ghost:PINKY\|Mult11\"" {  } { { "game_ghost.sv" "Mult11" { Text "C:/Users/bryan/Documents/school/ucla/ieee dav 2023/pacman/game_ghost.sv" 715 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1716438831224 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "game_controller:GAME_CTRL\|game_ghost:PINKY\|Mult12 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"game_controller:GAME_CTRL\|game_ghost:PINKY\|Mult12\"" {  } { { "game_ghost.sv" "Mult12" { Text "C:/Users/bryan/Documents/school/ucla/ieee dav 2023/pacman/game_ghost.sv" 720 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1716438831224 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "game_controller:GAME_CTRL\|game_ghost:CLYDE\|Mult14 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"game_controller:GAME_CTRL\|game_ghost:CLYDE\|Mult14\"" {  } { { "game_ghost.sv" "Mult14" { Text "C:/Users/bryan/Documents/school/ucla/ieee dav 2023/pacman/game_ghost.sv" 879 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1716438831224 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "game_controller:GAME_CTRL\|game_ghost:CLYDE\|Mult15 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"game_controller:GAME_CTRL\|game_ghost:CLYDE\|Mult15\"" {  } { { "game_ghost.sv" "Mult15" { Text "C:/Users/bryan/Documents/school/ucla/ieee dav 2023/pacman/game_ghost.sv" 879 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1716438831224 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1716438831224 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "graphics_async:BOO\|lpm_divide:Div1 " "Elaborated megafunction instantiation \"graphics_async:BOO\|lpm_divide:Div1\"" {  } { { "graphics_async.sv" "" { Text "C:/Users/bryan/Documents/school/ucla/ieee dav 2023/pacman/graphics_async.sv" 596 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716438831248 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "graphics_async:BOO\|lpm_divide:Div1 " "Instantiated megafunction \"graphics_async:BOO\|lpm_divide:Div1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 10 " "Parameter \"LPM_WIDTHN\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716438831248 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 7 " "Parameter \"LPM_WIDTHD\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716438831248 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716438831248 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716438831248 ""}  } { { "graphics_async.sv" "" { Text "C:/Users/bryan/Documents/school/ucla/ieee dav 2023/pacman/graphics_async.sv" 596 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1716438831248 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_ltl.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_ltl.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_ltl " "Found entity 1: lpm_divide_ltl" {  } { { "db/lpm_divide_ltl.tdf" "" { Text "C:/Users/bryan/Documents/school/ucla/ieee dav 2023/pacman/db/lpm_divide_ltl.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716438831275 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716438831275 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_nlh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_nlh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_nlh " "Found entity 1: sign_div_unsign_nlh" {  } { { "db/sign_div_unsign_nlh.tdf" "" { Text "C:/Users/bryan/Documents/school/ucla/ieee dav 2023/pacman/db/sign_div_unsign_nlh.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716438831281 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716438831281 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_ohe.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_ohe.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_ohe " "Found entity 1: alt_u_div_ohe" {  } { { "db/alt_u_div_ohe.tdf" "" { Text "C:/Users/bryan/Documents/school/ucla/ieee dav 2023/pacman/db/alt_u_div_ohe.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716438831291 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716438831291 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_t3c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_t3c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_t3c " "Found entity 1: add_sub_t3c" {  } { { "db/add_sub_t3c.tdf" "" { Text "C:/Users/bryan/Documents/school/ucla/ieee dav 2023/pacman/db/add_sub_t3c.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716438831319 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716438831319 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_u3c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_u3c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_u3c " "Found entity 1: add_sub_u3c" {  } { { "db/add_sub_u3c.tdf" "" { Text "C:/Users/bryan/Documents/school/ucla/ieee dav 2023/pacman/db/add_sub_u3c.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716438831345 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716438831345 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "graphics_async:BOO\|lpm_divide:Mod1 " "Elaborated megafunction instantiation \"graphics_async:BOO\|lpm_divide:Mod1\"" {  } { { "graphics_async.sv" "" { Text "C:/Users/bryan/Documents/school/ucla/ieee dav 2023/pacman/graphics_async.sv" 595 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716438831349 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "graphics_async:BOO\|lpm_divide:Mod1 " "Instantiated megafunction \"graphics_async:BOO\|lpm_divide:Mod1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 10 " "Parameter \"LPM_WIDTHN\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716438831349 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 7 " "Parameter \"LPM_WIDTHD\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716438831349 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716438831349 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716438831349 ""}  } { { "graphics_async.sv" "" { Text "C:/Users/bryan/Documents/school/ucla/ieee dav 2023/pacman/graphics_async.sv" 595 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1716438831349 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_oll.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_oll.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_oll " "Found entity 1: lpm_divide_oll" {  } { { "db/lpm_divide_oll.tdf" "" { Text "C:/Users/bryan/Documents/school/ucla/ieee dav 2023/pacman/db/lpm_divide_oll.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716438831375 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716438831375 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "graphics_async:BOO\|lpm_divide:Mod0 " "Elaborated megafunction instantiation \"graphics_async:BOO\|lpm_divide:Mod0\"" {  } { { "graphics_async.sv" "" { Text "C:/Users/bryan/Documents/school/ucla/ieee dav 2023/pacman/graphics_async.sv" 579 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716438831380 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "graphics_async:BOO\|lpm_divide:Mod0 " "Instantiated megafunction \"graphics_async:BOO\|lpm_divide:Mod0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 10 " "Parameter \"LPM_WIDTHN\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716438831380 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 6 " "Parameter \"LPM_WIDTHD\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716438831380 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716438831380 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716438831380 ""}  } { { "graphics_async.sv" "" { Text "C:/Users/bryan/Documents/school/ucla/ieee dav 2023/pacman/graphics_async.sv" 579 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1716438831380 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_nll.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_nll.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_nll " "Found entity 1: lpm_divide_nll" {  } { { "db/lpm_divide_nll.tdf" "" { Text "C:/Users/bryan/Documents/school/ucla/ieee dav 2023/pacman/db/lpm_divide_nll.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716438831406 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716438831406 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_mlh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_mlh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_mlh " "Found entity 1: sign_div_unsign_mlh" {  } { { "db/sign_div_unsign_mlh.tdf" "" { Text "C:/Users/bryan/Documents/school/ucla/ieee dav 2023/pacman/db/sign_div_unsign_mlh.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716438831414 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716438831414 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_mhe.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_mhe.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_mhe " "Found entity 1: alt_u_div_mhe" {  } { { "db/alt_u_div_mhe.tdf" "" { Text "C:/Users/bryan/Documents/school/ucla/ieee dav 2023/pacman/db/alt_u_div_mhe.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716438831424 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716438831424 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "graphics_async:BOO\|graphics_scoreboard:SCOREBOARD\|lpm_divide:Div0 " "Elaborated megafunction instantiation \"graphics_async:BOO\|graphics_scoreboard:SCOREBOARD\|lpm_divide:Div0\"" {  } { { "graphics_scoreboard.sv" "" { Text "C:/Users/bryan/Documents/school/ucla/ieee dav 2023/pacman/graphics_scoreboard.sv" 38 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716438831429 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "graphics_async:BOO\|graphics_scoreboard:SCOREBOARD\|lpm_divide:Div0 " "Instantiated megafunction \"graphics_async:BOO\|graphics_scoreboard:SCOREBOARD\|lpm_divide:Div0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 18 " "Parameter \"LPM_WIDTHN\" = \"18\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716438831429 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 17 " "Parameter \"LPM_WIDTHD\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716438831429 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716438831429 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716438831429 ""}  } { { "graphics_scoreboard.sv" "" { Text "C:/Users/bryan/Documents/school/ucla/ieee dav 2023/pacman/graphics_scoreboard.sv" 38 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1716438831429 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_evl.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_evl.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_evl " "Found entity 1: lpm_divide_evl" {  } { { "db/lpm_divide_evl.tdf" "" { Text "C:/Users/bryan/Documents/school/ucla/ieee dav 2023/pacman/db/lpm_divide_evl.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716438831454 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716438831454 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_gnh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_gnh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_gnh " "Found entity 1: sign_div_unsign_gnh" {  } { { "db/sign_div_unsign_gnh.tdf" "" { Text "C:/Users/bryan/Documents/school/ucla/ieee dav 2023/pacman/db/sign_div_unsign_gnh.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716438831460 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716438831460 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_ale.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_ale.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_ale " "Found entity 1: alt_u_div_ale" {  } { { "db/alt_u_div_ale.tdf" "" { Text "C:/Users/bryan/Documents/school/ucla/ieee dav 2023/pacman/db/alt_u_div_ale.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716438831473 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716438831473 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "graphics_async:BOO\|graphics_scoreboard:SCOREBOARD\|lpm_divide:Mod0 " "Elaborated megafunction instantiation \"graphics_async:BOO\|graphics_scoreboard:SCOREBOARD\|lpm_divide:Mod0\"" {  } { { "graphics_scoreboard.sv" "" { Text "C:/Users/bryan/Documents/school/ucla/ieee dav 2023/pacman/graphics_scoreboard.sv" 38 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716438831481 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "graphics_async:BOO\|graphics_scoreboard:SCOREBOARD\|lpm_divide:Mod0 " "Instantiated megafunction \"graphics_async:BOO\|graphics_scoreboard:SCOREBOARD\|lpm_divide:Mod0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 18 " "Parameter \"LPM_WIDTHN\" = \"18\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716438831481 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716438831481 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716438831481 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716438831481 ""}  } { { "graphics_scoreboard.sv" "" { Text "C:/Users/bryan/Documents/school/ucla/ieee dav 2023/pacman/graphics_scoreboard.sv" 38 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1716438831481 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_tll.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_tll.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_tll " "Found entity 1: lpm_divide_tll" {  } { { "db/lpm_divide_tll.tdf" "" { Text "C:/Users/bryan/Documents/school/ucla/ieee dav 2023/pacman/db/lpm_divide_tll.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716438831505 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716438831505 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_slh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_slh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_slh " "Found entity 1: sign_div_unsign_slh" {  } { { "db/sign_div_unsign_slh.tdf" "" { Text "C:/Users/bryan/Documents/school/ucla/ieee dav 2023/pacman/db/sign_div_unsign_slh.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716438831511 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716438831511 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_2ie.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_2ie.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_2ie " "Found entity 1: alt_u_div_2ie" {  } { { "db/alt_u_div_2ie.tdf" "" { Text "C:/Users/bryan/Documents/school/ucla/ieee dav 2023/pacman/db/alt_u_div_2ie.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716438831522 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716438831522 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "graphics_async:BOO\|graphics_scoreboard:SCOREBOARD\|lpm_divide:Div1 " "Elaborated megafunction instantiation \"graphics_async:BOO\|graphics_scoreboard:SCOREBOARD\|lpm_divide:Div1\"" {  } { { "graphics_scoreboard.sv" "" { Text "C:/Users/bryan/Documents/school/ucla/ieee dav 2023/pacman/graphics_scoreboard.sv" 39 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716438831527 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "graphics_async:BOO\|graphics_scoreboard:SCOREBOARD\|lpm_divide:Div1 " "Instantiated megafunction \"graphics_async:BOO\|graphics_scoreboard:SCOREBOARD\|lpm_divide:Div1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 18 " "Parameter \"LPM_WIDTHN\" = \"18\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716438831527 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 14 " "Parameter \"LPM_WIDTHD\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716438831527 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716438831527 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716438831527 ""}  } { { "graphics_scoreboard.sv" "" { Text "C:/Users/bryan/Documents/school/ucla/ieee dav 2023/pacman/graphics_scoreboard.sv" 39 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1716438831527 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_bvl.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_bvl.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_bvl " "Found entity 1: lpm_divide_bvl" {  } { { "db/lpm_divide_bvl.tdf" "" { Text "C:/Users/bryan/Documents/school/ucla/ieee dav 2023/pacman/db/lpm_divide_bvl.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716438831551 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716438831551 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_dnh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_dnh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_dnh " "Found entity 1: sign_div_unsign_dnh" {  } { { "db/sign_div_unsign_dnh.tdf" "" { Text "C:/Users/bryan/Documents/school/ucla/ieee dav 2023/pacman/db/sign_div_unsign_dnh.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716438831557 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716438831557 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_4le.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_4le.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_4le " "Found entity 1: alt_u_div_4le" {  } { { "db/alt_u_div_4le.tdf" "" { Text "C:/Users/bryan/Documents/school/ucla/ieee dav 2023/pacman/db/alt_u_div_4le.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716438831570 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716438831570 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "graphics_async:BOO\|graphics_scoreboard:SCOREBOARD\|lpm_divide:Div2 " "Elaborated megafunction instantiation \"graphics_async:BOO\|graphics_scoreboard:SCOREBOARD\|lpm_divide:Div2\"" {  } { { "graphics_scoreboard.sv" "" { Text "C:/Users/bryan/Documents/school/ucla/ieee dav 2023/pacman/graphics_scoreboard.sv" 40 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716438831581 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "graphics_async:BOO\|graphics_scoreboard:SCOREBOARD\|lpm_divide:Div2 " "Instantiated megafunction \"graphics_async:BOO\|graphics_scoreboard:SCOREBOARD\|lpm_divide:Div2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 18 " "Parameter \"LPM_WIDTHN\" = \"18\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716438831581 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 10 " "Parameter \"LPM_WIDTHD\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716438831581 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716438831581 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716438831581 ""}  } { { "graphics_scoreboard.sv" "" { Text "C:/Users/bryan/Documents/school/ucla/ieee dav 2023/pacman/graphics_scoreboard.sv" 40 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1716438831581 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_7vl.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_7vl.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_7vl " "Found entity 1: lpm_divide_7vl" {  } { { "db/lpm_divide_7vl.tdf" "" { Text "C:/Users/bryan/Documents/school/ucla/ieee dav 2023/pacman/db/lpm_divide_7vl.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716438831604 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716438831604 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_9nh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_9nh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_9nh " "Found entity 1: sign_div_unsign_9nh" {  } { { "db/sign_div_unsign_9nh.tdf" "" { Text "C:/Users/bryan/Documents/school/ucla/ieee dav 2023/pacman/db/sign_div_unsign_9nh.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716438831610 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716438831610 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_ske.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_ske.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_ske " "Found entity 1: alt_u_div_ske" {  } { { "db/alt_u_div_ske.tdf" "" { Text "C:/Users/bryan/Documents/school/ucla/ieee dav 2023/pacman/db/alt_u_div_ske.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716438831621 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716438831621 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "graphics_async:BOO\|graphics_scoreboard:SCOREBOARD\|lpm_divide:Div4 " "Elaborated megafunction instantiation \"graphics_async:BOO\|graphics_scoreboard:SCOREBOARD\|lpm_divide:Div4\"" {  } { { "graphics_scoreboard.sv" "" { Text "C:/Users/bryan/Documents/school/ucla/ieee dav 2023/pacman/graphics_scoreboard.sv" 42 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716438831631 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "graphics_async:BOO\|graphics_scoreboard:SCOREBOARD\|lpm_divide:Div4 " "Instantiated megafunction \"graphics_async:BOO\|graphics_scoreboard:SCOREBOARD\|lpm_divide:Div4\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 18 " "Parameter \"LPM_WIDTHN\" = \"18\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716438831631 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716438831631 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716438831631 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716438831631 ""}  } { { "graphics_scoreboard.sv" "" { Text "C:/Users/bryan/Documents/school/ucla/ieee dav 2023/pacman/graphics_scoreboard.sv" 42 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1716438831631 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_qtl.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_qtl.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_qtl " "Found entity 1: lpm_divide_qtl" {  } { { "db/lpm_divide_qtl.tdf" "" { Text "C:/Users/bryan/Documents/school/ucla/ieee dav 2023/pacman/db/lpm_divide_qtl.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716438831655 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716438831655 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "graphics_async:BOO\|graphics_scoreboard:SCOREBOARD\|lpm_divide:Div3 " "Elaborated megafunction instantiation \"graphics_async:BOO\|graphics_scoreboard:SCOREBOARD\|lpm_divide:Div3\"" {  } { { "graphics_scoreboard.sv" "" { Text "C:/Users/bryan/Documents/school/ucla/ieee dav 2023/pacman/graphics_scoreboard.sv" 41 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716438831662 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "graphics_async:BOO\|graphics_scoreboard:SCOREBOARD\|lpm_divide:Div3 " "Instantiated megafunction \"graphics_async:BOO\|graphics_scoreboard:SCOREBOARD\|lpm_divide:Div3\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 18 " "Parameter \"LPM_WIDTHN\" = \"18\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716438831662 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 7 " "Parameter \"LPM_WIDTHD\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716438831662 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716438831662 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716438831662 ""}  } { { "graphics_scoreboard.sv" "" { Text "C:/Users/bryan/Documents/school/ucla/ieee dav 2023/pacman/graphics_scoreboard.sv" 41 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1716438831662 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_ttl.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_ttl.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_ttl " "Found entity 1: lpm_divide_ttl" {  } { { "db/lpm_divide_ttl.tdf" "" { Text "C:/Users/bryan/Documents/school/ucla/ieee dav 2023/pacman/db/lpm_divide_ttl.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716438831686 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716438831686 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_vlh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_vlh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_vlh " "Found entity 1: sign_div_unsign_vlh" {  } { { "db/sign_div_unsign_vlh.tdf" "" { Text "C:/Users/bryan/Documents/school/ucla/ieee dav 2023/pacman/db/sign_div_unsign_vlh.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716438831693 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716438831693 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_8ie.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_8ie.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_8ie " "Found entity 1: alt_u_div_8ie" {  } { { "db/alt_u_div_8ie.tdf" "" { Text "C:/Users/bryan/Documents/school/ucla/ieee dav 2023/pacman/db/alt_u_div_8ie.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716438831704 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716438831704 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "graphics_async:BOO\|lpm_divide:Div0 " "Elaborated megafunction instantiation \"graphics_async:BOO\|lpm_divide:Div0\"" {  } { { "graphics_async.sv" "" { Text "C:/Users/bryan/Documents/school/ucla/ieee dav 2023/pacman/graphics_async.sv" 580 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716438831717 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "graphics_async:BOO\|lpm_divide:Div0 " "Instantiated megafunction \"graphics_async:BOO\|lpm_divide:Div0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 10 " "Parameter \"LPM_WIDTHN\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716438831717 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 6 " "Parameter \"LPM_WIDTHD\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716438831717 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716438831717 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716438831717 ""}  } { { "graphics_async.sv" "" { Text "C:/Users/bryan/Documents/school/ucla/ieee dav 2023/pacman/graphics_async.sv" 580 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1716438831717 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_ktl.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_ktl.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_ktl " "Found entity 1: lpm_divide_ktl" {  } { { "db/lpm_divide_ktl.tdf" "" { Text "C:/Users/bryan/Documents/school/ucla/ieee dav 2023/pacman/db/lpm_divide_ktl.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716438831740 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716438831740 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "game_controller:GAME_CTRL\|game_ghost:BLINKY\|lpm_divide:Mod0 " "Elaborated megafunction instantiation \"game_controller:GAME_CTRL\|game_ghost:BLINKY\|lpm_divide:Mod0\"" {  } { { "game_ghost.sv" "" { Text "C:/Users/bryan/Documents/school/ucla/ieee dav 2023/pacman/game_ghost.sv" 410 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716438831745 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "game_controller:GAME_CTRL\|game_ghost:BLINKY\|lpm_divide:Mod0 " "Instantiated megafunction \"game_controller:GAME_CTRL\|game_ghost:BLINKY\|lpm_divide:Mod0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 32 " "Parameter \"LPM_WIDTHN\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716438831746 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716438831746 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716438831746 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716438831746 ""}  } { { "game_ghost.sv" "" { Text "C:/Users/bryan/Documents/school/ucla/ieee dav 2023/pacman/game_ghost.sv" 410 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1716438831746 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_pll.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_pll.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_pll " "Found entity 1: lpm_divide_pll" {  } { { "db/lpm_divide_pll.tdf" "" { Text "C:/Users/bryan/Documents/school/ucla/ieee dav 2023/pacman/db/lpm_divide_pll.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716438831770 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716438831770 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_olh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_olh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_olh " "Found entity 1: sign_div_unsign_olh" {  } { { "db/sign_div_unsign_olh.tdf" "" { Text "C:/Users/bryan/Documents/school/ucla/ieee dav 2023/pacman/db/sign_div_unsign_olh.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716438831776 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716438831776 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_qhe.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_qhe.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_qhe " "Found entity 1: alt_u_div_qhe" {  } { { "db/alt_u_div_qhe.tdf" "" { Text "C:/Users/bryan/Documents/school/ucla/ieee dav 2023/pacman/db/alt_u_div_qhe.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716438831793 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716438831793 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "game_controller:GAME_CTRL\|game_ghost:BLINKY\|lpm_mult:Mult6 " "Elaborated megafunction instantiation \"game_controller:GAME_CTRL\|game_ghost:BLINKY\|lpm_mult:Mult6\"" {  } { { "game_ghost.sv" "" { Text "C:/Users/bryan/Documents/school/ucla/ieee dav 2023/pacman/game_ghost.sv" 705 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716438831827 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "game_controller:GAME_CTRL\|game_ghost:BLINKY\|lpm_mult:Mult6 " "Instantiated megafunction \"game_controller:GAME_CTRL\|game_ghost:BLINKY\|lpm_mult:Mult6\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 8 " "Parameter \"LPM_WIDTHA\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716438831827 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 8 " "Parameter \"LPM_WIDTHB\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716438831827 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 16 " "Parameter \"LPM_WIDTHP\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716438831827 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 16 " "Parameter \"LPM_WIDTHR\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716438831827 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716438831827 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716438831827 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716438831827 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716438831827 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716438831827 ""}  } { { "game_ghost.sv" "" { Text "C:/Users/bryan/Documents/school/ucla/ieee dav 2023/pacman/game_ghost.sv" 705 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1716438831827 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_tds.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_tds.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_tds " "Found entity 1: mult_tds" {  } { { "db/mult_tds.tdf" "" { Text "C:/Users/bryan/Documents/school/ucla/ieee dav 2023/pacman/db/mult_tds.tdf" 29 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716438831850 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716438831850 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "game_controller:GAME_CTRL\|game_ghost:BLINKY\|lpm_mult:Mult7 " "Elaborated megafunction instantiation \"game_controller:GAME_CTRL\|game_ghost:BLINKY\|lpm_mult:Mult7\"" {  } { { "game_ghost.sv" "" { Text "C:/Users/bryan/Documents/school/ucla/ieee dav 2023/pacman/game_ghost.sv" 705 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716438831854 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "game_controller:GAME_CTRL\|game_ghost:BLINKY\|lpm_mult:Mult7 " "Instantiated megafunction \"game_controller:GAME_CTRL\|game_ghost:BLINKY\|lpm_mult:Mult7\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 7 " "Parameter \"LPM_WIDTHA\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716438831854 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 7 " "Parameter \"LPM_WIDTHB\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716438831854 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 14 " "Parameter \"LPM_WIDTHP\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716438831854 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 14 " "Parameter \"LPM_WIDTHR\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716438831854 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716438831854 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716438831854 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716438831854 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716438831854 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716438831854 ""}  } { { "game_ghost.sv" "" { Text "C:/Users/bryan/Documents/school/ucla/ieee dav 2023/pacman/game_ghost.sv" 705 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1716438831854 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_pds.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_pds.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_pds " "Found entity 1: mult_pds" {  } { { "db/mult_pds.tdf" "" { Text "C:/Users/bryan/Documents/school/ucla/ieee dav 2023/pacman/db/mult_pds.tdf" 29 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716438831877 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716438831877 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "game_controller:GAME_CTRL\|game_ghost:CLYDE\|lpm_mult:Mult14 " "Elaborated megafunction instantiation \"game_controller:GAME_CTRL\|game_ghost:CLYDE\|lpm_mult:Mult14\"" {  } { { "game_ghost.sv" "" { Text "C:/Users/bryan/Documents/school/ucla/ieee dav 2023/pacman/game_ghost.sv" 879 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716438831919 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "game_controller:GAME_CTRL\|game_ghost:CLYDE\|lpm_mult:Mult14 " "Instantiated megafunction \"game_controller:GAME_CTRL\|game_ghost:CLYDE\|lpm_mult:Mult14\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 7 " "Parameter \"LPM_WIDTHA\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716438831919 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 7 " "Parameter \"LPM_WIDTHB\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716438831919 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 14 " "Parameter \"LPM_WIDTHP\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716438831919 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 14 " "Parameter \"LPM_WIDTHR\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716438831919 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716438831919 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716438831919 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716438831919 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716438831919 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716438831919 ""}  } { { "game_ghost.sv" "" { Text "C:/Users/bryan/Documents/school/ucla/ieee dav 2023/pacman/game_ghost.sv" 879 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1716438831919 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "2 " "2 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1716438834390 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "red\[0\] GND " "Pin \"red\[0\]\" is stuck at GND" {  } { { "pacman_top.sv" "" { Text "C:/Users/bryan/Documents/school/ucla/ieee dav 2023/pacman/pacman_top.sv" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1716438847509 "|pacman_top|red[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "green\[0\] GND " "Pin \"green\[0\]\" is stuck at GND" {  } { { "pacman_top.sv" "" { Text "C:/Users/bryan/Documents/school/ucla/ieee dav 2023/pacman/pacman_top.sv" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1716438847509 "|pacman_top|green[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "blue\[0\] GND " "Pin \"blue\[0\]\" is stuck at GND" {  } { { "pacman_top.sv" "" { Text "C:/Users/bryan/Documents/school/ucla/ieee dav 2023/pacman/pacman_top.sv" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1716438847509 "|pacman_top|blue[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "blue\[1\] GND " "Pin \"blue\[1\]\" is stuck at GND" {  } { { "pacman_top.sv" "" { Text "C:/Users/bryan/Documents/school/ucla/ieee dav 2023/pacman/pacman_top.sv" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1716438847509 "|pacman_top|blue[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "leds\[2\] GND " "Pin \"leds\[2\]\" is stuck at GND" {  } { { "pacman_top.sv" "" { Text "C:/Users/bryan/Documents/school/ucla/ieee dav 2023/pacman/pacman_top.sv" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1716438847509 "|pacman_top|leds[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "leds\[3\] GND " "Pin \"leds\[3\]\" is stuck at GND" {  } { { "pacman_top.sv" "" { Text "C:/Users/bryan/Documents/school/ucla/ieee dav 2023/pacman/pacman_top.sv" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1716438847509 "|pacman_top|leds[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "leds\[4\] GND " "Pin \"leds\[4\]\" is stuck at GND" {  } { { "pacman_top.sv" "" { Text "C:/Users/bryan/Documents/school/ucla/ieee dav 2023/pacman/pacman_top.sv" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1716438847509 "|pacman_top|leds[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "leds\[5\] GND " "Pin \"leds\[5\]\" is stuck at GND" {  } { { "pacman_top.sv" "" { Text "C:/Users/bryan/Documents/school/ucla/ieee dav 2023/pacman/pacman_top.sv" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1716438847509 "|pacman_top|leds[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "leds\[6\] GND " "Pin \"leds\[6\]\" is stuck at GND" {  } { { "pacman_top.sv" "" { Text "C:/Users/bryan/Documents/school/ucla/ieee dav 2023/pacman/pacman_top.sv" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1716438847509 "|pacman_top|leds[6]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1716438847509 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1716438847900 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "76 " "76 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1716438867741 ""}
{ "Info" "ISCL_SCL_WANNA_REM_USR_WIRE" "" "Found the following redundant logic cells in design" { { "Info" "ISCL_SCL_CELL_NAME" "graphics_async:BOO\|graphics_scoreboard:SCOREBOARD\|lpm_divide:Mod4\|lpm_divide_tll:auto_generated\|sign_div_unsign_slh:divider\|alt_u_div_2ie:divider\|add_sub_6_result_int\[0\]~10 " "Logic cell \"graphics_async:BOO\|graphics_scoreboard:SCOREBOARD\|lpm_divide:Mod4\|lpm_divide_tll:auto_generated\|sign_div_unsign_slh:divider\|alt_u_div_2ie:divider\|add_sub_6_result_int\[0\]~10\"" {  } { { "db/alt_u_div_2ie.tdf" "add_sub_6_result_int\[0\]~10" { Text "C:/Users/bryan/Documents/school/ucla/ieee dav 2023/pacman/db/alt_u_div_2ie.tdf" 97 22 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1716438867802 ""} { "Info" "ISCL_SCL_CELL_NAME" "graphics_async:BOO\|graphics_scoreboard:SCOREBOARD\|lpm_divide:Mod4\|lpm_divide_tll:auto_generated\|sign_div_unsign_slh:divider\|alt_u_div_2ie:divider\|add_sub_7_result_int\[0\]~10 " "Logic cell \"graphics_async:BOO\|graphics_scoreboard:SCOREBOARD\|lpm_divide:Mod4\|lpm_divide_tll:auto_generated\|sign_div_unsign_slh:divider\|alt_u_div_2ie:divider\|add_sub_7_result_int\[0\]~10\"" {  } { { "db/alt_u_div_2ie.tdf" "add_sub_7_result_int\[0\]~10" { Text "C:/Users/bryan/Documents/school/ucla/ieee dav 2023/pacman/db/alt_u_div_2ie.tdf" 102 22 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1716438867802 ""} { "Info" "ISCL_SCL_CELL_NAME" "graphics_async:BOO\|graphics_scoreboard:SCOREBOARD\|lpm_divide:Mod4\|lpm_divide_tll:auto_generated\|sign_div_unsign_slh:divider\|alt_u_div_2ie:divider\|add_sub_8_result_int\[0\]~10 " "Logic cell \"graphics_async:BOO\|graphics_scoreboard:SCOREBOARD\|lpm_divide:Mod4\|lpm_divide_tll:auto_generated\|sign_div_unsign_slh:divider\|alt_u_div_2ie:divider\|add_sub_8_result_int\[0\]~10\"" {  } { { "db/alt_u_div_2ie.tdf" "add_sub_8_result_int\[0\]~10" { Text "C:/Users/bryan/Documents/school/ucla/ieee dav 2023/pacman/db/alt_u_div_2ie.tdf" 107 22 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1716438867802 ""} { "Info" "ISCL_SCL_CELL_NAME" "graphics_async:BOO\|graphics_scoreboard:SCOREBOARD\|lpm_divide:Mod4\|lpm_divide_tll:auto_generated\|sign_div_unsign_slh:divider\|alt_u_div_2ie:divider\|add_sub_9_result_int\[0\]~10 " "Logic cell \"graphics_async:BOO\|graphics_scoreboard:SCOREBOARD\|lpm_divide:Mod4\|lpm_divide_tll:auto_generated\|sign_div_unsign_slh:divider\|alt_u_div_2ie:divider\|add_sub_9_result_int\[0\]~10\"" {  } { { "db/alt_u_div_2ie.tdf" "add_sub_9_result_int\[0\]~10" { Text "C:/Users/bryan/Documents/school/ucla/ieee dav 2023/pacman/db/alt_u_div_2ie.tdf" 112 22 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1716438867802 ""} { "Info" "ISCL_SCL_CELL_NAME" "graphics_async:BOO\|graphics_scoreboard:SCOREBOARD\|lpm_divide:Mod4\|lpm_divide_tll:auto_generated\|sign_div_unsign_slh:divider\|alt_u_div_2ie:divider\|add_sub_10_result_int\[0\]~10 " "Logic cell \"graphics_async:BOO\|graphics_scoreboard:SCOREBOARD\|lpm_divide:Mod4\|lpm_divide_tll:auto_generated\|sign_div_unsign_slh:divider\|alt_u_div_2ie:divider\|add_sub_10_result_int\[0\]~10\"" {  } { { "db/alt_u_div_2ie.tdf" "add_sub_10_result_int\[0\]~10" { Text "C:/Users/bryan/Documents/school/ucla/ieee dav 2023/pacman/db/alt_u_div_2ie.tdf" 37 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1716438867802 ""} { "Info" "ISCL_SCL_CELL_NAME" "graphics_async:BOO\|graphics_scoreboard:SCOREBOARD\|lpm_divide:Mod4\|lpm_divide_tll:auto_generated\|sign_div_unsign_slh:divider\|alt_u_div_2ie:divider\|add_sub_11_result_int\[0\]~10 " "Logic cell \"graphics_async:BOO\|graphics_scoreboard:SCOREBOARD\|lpm_divide:Mod4\|lpm_divide_tll:auto_generated\|sign_div_unsign_slh:divider\|alt_u_div_2ie:divider\|add_sub_11_result_int\[0\]~10\"" {  } { { "db/alt_u_div_2ie.tdf" "add_sub_11_result_int\[0\]~10" { Text "C:/Users/bryan/Documents/school/ucla/ieee dav 2023/pacman/db/alt_u_div_2ie.tdf" 42 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1716438867802 ""} { "Info" "ISCL_SCL_CELL_NAME" "graphics_async:BOO\|graphics_scoreboard:SCOREBOARD\|lpm_divide:Mod4\|lpm_divide_tll:auto_generated\|sign_div_unsign_slh:divider\|alt_u_div_2ie:divider\|add_sub_12_result_int\[0\]~10 " "Logic cell \"graphics_async:BOO\|graphics_scoreboard:SCOREBOARD\|lpm_divide:Mod4\|lpm_divide_tll:auto_generated\|sign_div_unsign_slh:divider\|alt_u_div_2ie:divider\|add_sub_12_result_int\[0\]~10\"" {  } { { "db/alt_u_div_2ie.tdf" "add_sub_12_result_int\[0\]~10" { Text "C:/Users/bryan/Documents/school/ucla/ieee dav 2023/pacman/db/alt_u_div_2ie.tdf" 47 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1716438867802 ""} { "Info" "ISCL_SCL_CELL_NAME" "graphics_async:BOO\|graphics_scoreboard:SCOREBOARD\|lpm_divide:Mod4\|lpm_divide_tll:auto_generated\|sign_div_unsign_slh:divider\|alt_u_div_2ie:divider\|add_sub_13_result_int\[0\]~10 " "Logic cell \"graphics_async:BOO\|graphics_scoreboard:SCOREBOARD\|lpm_divide:Mod4\|lpm_divide_tll:auto_generated\|sign_div_unsign_slh:divider\|alt_u_div_2ie:divider\|add_sub_13_result_int\[0\]~10\"" {  } { { "db/alt_u_div_2ie.tdf" "add_sub_13_result_int\[0\]~10" { Text "C:/Users/bryan/Documents/school/ucla/ieee dav 2023/pacman/db/alt_u_div_2ie.tdf" 52 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1716438867802 ""} { "Info" "ISCL_SCL_CELL_NAME" "graphics_async:BOO\|graphics_scoreboard:SCOREBOARD\|lpm_divide:Mod4\|lpm_divide_tll:auto_generated\|sign_div_unsign_slh:divider\|alt_u_div_2ie:divider\|add_sub_14_result_int\[0\]~10 " "Logic cell \"graphics_async:BOO\|graphics_scoreboard:SCOREBOARD\|lpm_divide:Mod4\|lpm_divide_tll:auto_generated\|sign_div_unsign_slh:divider\|alt_u_div_2ie:divider\|add_sub_14_result_int\[0\]~10\"" {  } { { "db/alt_u_div_2ie.tdf" "add_sub_14_result_int\[0\]~10" { Text "C:/Users/bryan/Documents/school/ucla/ieee dav 2023/pacman/db/alt_u_div_2ie.tdf" 57 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1716438867802 ""} { "Info" "ISCL_SCL_CELL_NAME" "graphics_async:BOO\|graphics_scoreboard:SCOREBOARD\|lpm_divide:Mod4\|lpm_divide_tll:auto_generated\|sign_div_unsign_slh:divider\|alt_u_div_2ie:divider\|add_sub_15_result_int\[0\]~10 " "Logic cell \"graphics_async:BOO\|graphics_scoreboard:SCOREBOARD\|lpm_divide:Mod4\|lpm_divide_tll:auto_generated\|sign_div_unsign_slh:divider\|alt_u_div_2ie:divider\|add_sub_15_result_int\[0\]~10\"" {  } { { "db/alt_u_div_2ie.tdf" "add_sub_15_result_int\[0\]~10" { Text "C:/Users/bryan/Documents/school/ucla/ieee dav 2023/pacman/db/alt_u_div_2ie.tdf" 62 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1716438867802 ""} { "Info" "ISCL_SCL_CELL_NAME" "graphics_async:BOO\|graphics_scoreboard:SCOREBOARD\|lpm_divide:Mod4\|lpm_divide_tll:auto_generated\|sign_div_unsign_slh:divider\|alt_u_div_2ie:divider\|add_sub_16_result_int\[0\]~10 " "Logic cell \"graphics_async:BOO\|graphics_scoreboard:SCOREBOARD\|lpm_divide:Mod4\|lpm_divide_tll:auto_generated\|sign_div_unsign_slh:divider\|alt_u_div_2ie:divider\|add_sub_16_result_int\[0\]~10\"" {  } { { "db/alt_u_div_2ie.tdf" "add_sub_16_result_int\[0\]~10" { Text "C:/Users/bryan/Documents/school/ucla/ieee dav 2023/pacman/db/alt_u_div_2ie.tdf" 67 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1716438867802 ""} { "Info" "ISCL_SCL_CELL_NAME" "graphics_async:BOO\|graphics_scoreboard:SCOREBOARD\|lpm_divide:Mod3\|lpm_divide_tll:auto_generated\|sign_div_unsign_slh:divider\|alt_u_div_2ie:divider\|add_sub_9_result_int\[0\]~10 " "Logic cell \"graphics_async:BOO\|graphics_scoreboard:SCOREBOARD\|lpm_divide:Mod3\|lpm_divide_tll:auto_generated\|sign_div_unsign_slh:divider\|alt_u_div_2ie:divider\|add_sub_9_result_int\[0\]~10\"" {  } { { "db/alt_u_div_2ie.tdf" "add_sub_9_result_int\[0\]~10" { Text "C:/Users/bryan/Documents/school/ucla/ieee dav 2023/pacman/db/alt_u_div_2ie.tdf" 112 22 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1716438867802 ""} { "Info" "ISCL_SCL_CELL_NAME" "graphics_async:BOO\|graphics_scoreboard:SCOREBOARD\|lpm_divide:Mod3\|lpm_divide_tll:auto_generated\|sign_div_unsign_slh:divider\|alt_u_div_2ie:divider\|add_sub_10_result_int\[0\]~10 " "Logic cell \"graphics_async:BOO\|graphics_scoreboard:SCOREBOARD\|lpm_divide:Mod3\|lpm_divide_tll:auto_generated\|sign_div_unsign_slh:divider\|alt_u_div_2ie:divider\|add_sub_10_result_int\[0\]~10\"" {  } { { "db/alt_u_div_2ie.tdf" "add_sub_10_result_int\[0\]~10" { Text "C:/Users/bryan/Documents/school/ucla/ieee dav 2023/pacman/db/alt_u_div_2ie.tdf" 37 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1716438867802 ""} { "Info" "ISCL_SCL_CELL_NAME" "graphics_async:BOO\|graphics_scoreboard:SCOREBOARD\|lpm_divide:Mod3\|lpm_divide_tll:auto_generated\|sign_div_unsign_slh:divider\|alt_u_div_2ie:divider\|add_sub_11_result_int\[0\]~10 " "Logic cell \"graphics_async:BOO\|graphics_scoreboard:SCOREBOARD\|lpm_divide:Mod3\|lpm_divide_tll:auto_generated\|sign_div_unsign_slh:divider\|alt_u_div_2ie:divider\|add_sub_11_result_int\[0\]~10\"" {  } { { "db/alt_u_div_2ie.tdf" "add_sub_11_result_int\[0\]~10" { Text "C:/Users/bryan/Documents/school/ucla/ieee dav 2023/pacman/db/alt_u_div_2ie.tdf" 42 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1716438867802 ""} { "Info" "ISCL_SCL_CELL_NAME" "graphics_async:BOO\|graphics_scoreboard:SCOREBOARD\|lpm_divide:Mod3\|lpm_divide_tll:auto_generated\|sign_div_unsign_slh:divider\|alt_u_div_2ie:divider\|add_sub_12_result_int\[0\]~10 " "Logic cell \"graphics_async:BOO\|graphics_scoreboard:SCOREBOARD\|lpm_divide:Mod3\|lpm_divide_tll:auto_generated\|sign_div_unsign_slh:divider\|alt_u_div_2ie:divider\|add_sub_12_result_int\[0\]~10\"" {  } { { "db/alt_u_div_2ie.tdf" "add_sub_12_result_int\[0\]~10" { Text "C:/Users/bryan/Documents/school/ucla/ieee dav 2023/pacman/db/alt_u_div_2ie.tdf" 47 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1716438867802 ""} { "Info" "ISCL_SCL_CELL_NAME" "graphics_async:BOO\|graphics_scoreboard:SCOREBOARD\|lpm_divide:Mod3\|lpm_divide_tll:auto_generated\|sign_div_unsign_slh:divider\|alt_u_div_2ie:divider\|add_sub_13_result_int\[0\]~10 " "Logic cell \"graphics_async:BOO\|graphics_scoreboard:SCOREBOARD\|lpm_divide:Mod3\|lpm_divide_tll:auto_generated\|sign_div_unsign_slh:divider\|alt_u_div_2ie:divider\|add_sub_13_result_int\[0\]~10\"" {  } { { "db/alt_u_div_2ie.tdf" "add_sub_13_result_int\[0\]~10" { Text "C:/Users/bryan/Documents/school/ucla/ieee dav 2023/pacman/db/alt_u_div_2ie.tdf" 52 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1716438867802 ""} { "Info" "ISCL_SCL_CELL_NAME" "graphics_async:BOO\|graphics_scoreboard:SCOREBOARD\|lpm_divide:Mod3\|lpm_divide_tll:auto_generated\|sign_div_unsign_slh:divider\|alt_u_div_2ie:divider\|add_sub_14_result_int\[0\]~10 " "Logic cell \"graphics_async:BOO\|graphics_scoreboard:SCOREBOARD\|lpm_divide:Mod3\|lpm_divide_tll:auto_generated\|sign_div_unsign_slh:divider\|alt_u_div_2ie:divider\|add_sub_14_result_int\[0\]~10\"" {  } { { "db/alt_u_div_2ie.tdf" "add_sub_14_result_int\[0\]~10" { Text "C:/Users/bryan/Documents/school/ucla/ieee dav 2023/pacman/db/alt_u_div_2ie.tdf" 57 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1716438867802 ""} { "Info" "ISCL_SCL_CELL_NAME" "graphics_async:BOO\|graphics_scoreboard:SCOREBOARD\|lpm_divide:Mod3\|lpm_divide_tll:auto_generated\|sign_div_unsign_slh:divider\|alt_u_div_2ie:divider\|add_sub_15_result_int\[0\]~10 " "Logic cell \"graphics_async:BOO\|graphics_scoreboard:SCOREBOARD\|lpm_divide:Mod3\|lpm_divide_tll:auto_generated\|sign_div_unsign_slh:divider\|alt_u_div_2ie:divider\|add_sub_15_result_int\[0\]~10\"" {  } { { "db/alt_u_div_2ie.tdf" "add_sub_15_result_int\[0\]~10" { Text "C:/Users/bryan/Documents/school/ucla/ieee dav 2023/pacman/db/alt_u_div_2ie.tdf" 62 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1716438867802 ""} { "Info" "ISCL_SCL_CELL_NAME" "graphics_async:BOO\|graphics_scoreboard:SCOREBOARD\|lpm_divide:Mod3\|lpm_divide_tll:auto_generated\|sign_div_unsign_slh:divider\|alt_u_div_2ie:divider\|add_sub_16_result_int\[0\]~10 " "Logic cell \"graphics_async:BOO\|graphics_scoreboard:SCOREBOARD\|lpm_divide:Mod3\|lpm_divide_tll:auto_generated\|sign_div_unsign_slh:divider\|alt_u_div_2ie:divider\|add_sub_16_result_int\[0\]~10\"" {  } { { "db/alt_u_div_2ie.tdf" "add_sub_16_result_int\[0\]~10" { Text "C:/Users/bryan/Documents/school/ucla/ieee dav 2023/pacman/db/alt_u_div_2ie.tdf" 67 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1716438867802 ""} { "Info" "ISCL_SCL_CELL_NAME" "graphics_async:BOO\|graphics_scoreboard:SCOREBOARD\|lpm_divide:Mod2\|lpm_divide_tll:auto_generated\|sign_div_unsign_slh:divider\|alt_u_div_2ie:divider\|add_sub_12_result_int\[0\]~10 " "Logic cell \"graphics_async:BOO\|graphics_scoreboard:SCOREBOARD\|lpm_divide:Mod2\|lpm_divide_tll:auto_generated\|sign_div_unsign_slh:divider\|alt_u_div_2ie:divider\|add_sub_12_result_int\[0\]~10\"" {  } { { "db/alt_u_div_2ie.tdf" "add_sub_12_result_int\[0\]~10" { Text "C:/Users/bryan/Documents/school/ucla/ieee dav 2023/pacman/db/alt_u_div_2ie.tdf" 47 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1716438867802 ""} { "Info" "ISCL_SCL_CELL_NAME" "graphics_async:BOO\|graphics_scoreboard:SCOREBOARD\|lpm_divide:Mod2\|lpm_divide_tll:auto_generated\|sign_div_unsign_slh:divider\|alt_u_div_2ie:divider\|add_sub_13_result_int\[0\]~10 " "Logic cell \"graphics_async:BOO\|graphics_scoreboard:SCOREBOARD\|lpm_divide:Mod2\|lpm_divide_tll:auto_generated\|sign_div_unsign_slh:divider\|alt_u_div_2ie:divider\|add_sub_13_result_int\[0\]~10\"" {  } { { "db/alt_u_div_2ie.tdf" "add_sub_13_result_int\[0\]~10" { Text "C:/Users/bryan/Documents/school/ucla/ieee dav 2023/pacman/db/alt_u_div_2ie.tdf" 52 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1716438867802 ""} { "Info" "ISCL_SCL_CELL_NAME" "graphics_async:BOO\|graphics_scoreboard:SCOREBOARD\|lpm_divide:Mod2\|lpm_divide_tll:auto_generated\|sign_div_unsign_slh:divider\|alt_u_div_2ie:divider\|add_sub_14_result_int\[0\]~10 " "Logic cell \"graphics_async:BOO\|graphics_scoreboard:SCOREBOARD\|lpm_divide:Mod2\|lpm_divide_tll:auto_generated\|sign_div_unsign_slh:divider\|alt_u_div_2ie:divider\|add_sub_14_result_int\[0\]~10\"" {  } { { "db/alt_u_div_2ie.tdf" "add_sub_14_result_int\[0\]~10" { Text "C:/Users/bryan/Documents/school/ucla/ieee dav 2023/pacman/db/alt_u_div_2ie.tdf" 57 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1716438867802 ""} { "Info" "ISCL_SCL_CELL_NAME" "graphics_async:BOO\|graphics_scoreboard:SCOREBOARD\|lpm_divide:Mod2\|lpm_divide_tll:auto_generated\|sign_div_unsign_slh:divider\|alt_u_div_2ie:divider\|add_sub_15_result_int\[0\]~10 " "Logic cell \"graphics_async:BOO\|graphics_scoreboard:SCOREBOARD\|lpm_divide:Mod2\|lpm_divide_tll:auto_generated\|sign_div_unsign_slh:divider\|alt_u_div_2ie:divider\|add_sub_15_result_int\[0\]~10\"" {  } { { "db/alt_u_div_2ie.tdf" "add_sub_15_result_int\[0\]~10" { Text "C:/Users/bryan/Documents/school/ucla/ieee dav 2023/pacman/db/alt_u_div_2ie.tdf" 62 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1716438867802 ""} { "Info" "ISCL_SCL_CELL_NAME" "graphics_async:BOO\|graphics_scoreboard:SCOREBOARD\|lpm_divide:Mod2\|lpm_divide_tll:auto_generated\|sign_div_unsign_slh:divider\|alt_u_div_2ie:divider\|add_sub_16_result_int\[0\]~10 " "Logic cell \"graphics_async:BOO\|graphics_scoreboard:SCOREBOARD\|lpm_divide:Mod2\|lpm_divide_tll:auto_generated\|sign_div_unsign_slh:divider\|alt_u_div_2ie:divider\|add_sub_16_result_int\[0\]~10\"" {  } { { "db/alt_u_div_2ie.tdf" "add_sub_16_result_int\[0\]~10" { Text "C:/Users/bryan/Documents/school/ucla/ieee dav 2023/pacman/db/alt_u_div_2ie.tdf" 67 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1716438867802 ""} { "Info" "ISCL_SCL_CELL_NAME" "graphics_async:BOO\|graphics_scoreboard:SCOREBOARD\|lpm_divide:Mod1\|lpm_divide_tll:auto_generated\|sign_div_unsign_slh:divider\|alt_u_div_2ie:divider\|add_sub_16_result_int\[0\]~10 " "Logic cell \"graphics_async:BOO\|graphics_scoreboard:SCOREBOARD\|lpm_divide:Mod1\|lpm_divide_tll:auto_generated\|sign_div_unsign_slh:divider\|alt_u_div_2ie:divider\|add_sub_16_result_int\[0\]~10\"" {  } { { "db/alt_u_div_2ie.tdf" "add_sub_16_result_int\[0\]~10" { Text "C:/Users/bryan/Documents/school/ucla/ieee dav 2023/pacman/db/alt_u_div_2ie.tdf" 67 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1716438867802 ""} { "Info" "ISCL_SCL_CELL_NAME" "graphics_async:BOO\|graphics_scoreboard:SCOREBOARD\|lpm_divide:Mod4\|lpm_divide_tll:auto_generated\|sign_div_unsign_slh:divider\|alt_u_div_2ie:divider\|add_sub_17_result_int\[0\]~10 " "Logic cell \"graphics_async:BOO\|graphics_scoreboard:SCOREBOARD\|lpm_divide:Mod4\|lpm_divide_tll:auto_generated\|sign_div_unsign_slh:divider\|alt_u_div_2ie:divider\|add_sub_17_result_int\[0\]~10\"" {  } { { "db/alt_u_div_2ie.tdf" "add_sub_17_result_int\[0\]~10" { Text "C:/Users/bryan/Documents/school/ucla/ieee dav 2023/pacman/db/alt_u_div_2ie.tdf" 72 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1716438867802 ""} { "Info" "ISCL_SCL_CELL_NAME" "graphics_async:BOO\|graphics_scoreboard:SCOREBOARD\|lpm_divide:Mod3\|lpm_divide_tll:auto_generated\|sign_div_unsign_slh:divider\|alt_u_div_2ie:divider\|add_sub_17_result_int\[0\]~10 " "Logic cell \"graphics_async:BOO\|graphics_scoreboard:SCOREBOARD\|lpm_divide:Mod3\|lpm_divide_tll:auto_generated\|sign_div_unsign_slh:divider\|alt_u_div_2ie:divider\|add_sub_17_result_int\[0\]~10\"" {  } { { "db/alt_u_div_2ie.tdf" "add_sub_17_result_int\[0\]~10" { Text "C:/Users/bryan/Documents/school/ucla/ieee dav 2023/pacman/db/alt_u_div_2ie.tdf" 72 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1716438867802 ""} { "Info" "ISCL_SCL_CELL_NAME" "graphics_async:BOO\|graphics_scoreboard:SCOREBOARD\|lpm_divide:Mod2\|lpm_divide_tll:auto_generated\|sign_div_unsign_slh:divider\|alt_u_div_2ie:divider\|add_sub_17_result_int\[0\]~10 " "Logic cell \"graphics_async:BOO\|graphics_scoreboard:SCOREBOARD\|lpm_divide:Mod2\|lpm_divide_tll:auto_generated\|sign_div_unsign_slh:divider\|alt_u_div_2ie:divider\|add_sub_17_result_int\[0\]~10\"" {  } { { "db/alt_u_div_2ie.tdf" "add_sub_17_result_int\[0\]~10" { Text "C:/Users/bryan/Documents/school/ucla/ieee dav 2023/pacman/db/alt_u_div_2ie.tdf" 72 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1716438867802 ""} { "Info" "ISCL_SCL_CELL_NAME" "graphics_async:BOO\|graphics_scoreboard:SCOREBOARD\|lpm_divide:Mod1\|lpm_divide_tll:auto_generated\|sign_div_unsign_slh:divider\|alt_u_div_2ie:divider\|add_sub_17_result_int\[0\]~10 " "Logic cell \"graphics_async:BOO\|graphics_scoreboard:SCOREBOARD\|lpm_divide:Mod1\|lpm_divide_tll:auto_generated\|sign_div_unsign_slh:divider\|alt_u_div_2ie:divider\|add_sub_17_result_int\[0\]~10\"" {  } { { "db/alt_u_div_2ie.tdf" "add_sub_17_result_int\[0\]~10" { Text "C:/Users/bryan/Documents/school/ucla/ieee dav 2023/pacman/db/alt_u_div_2ie.tdf" 72 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1716438867802 ""}  } {  } 0 17016 "Found the following redundant logic cells in design" 0 0 "Analysis & Synthesis" 0 -1 1716438867802 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/bryan/Documents/school/ucla/ieee dav 2023/pacman/output_files/pacman_top.map.smsg " "Generated suppressed messages file C:/Users/bryan/Documents/school/ucla/ieee dav 2023/pacman/output_files/pacman_top.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716438868008 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "2 0 2 0 0 " "Adding 2 node(s), including 0 DDIO, 2 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1716438868536 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716438868536 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "9 " "Design contains 9 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "btn " "No output dependent on input pin \"btn\"" {  } { { "pacman_top.sv" "" { Text "C:/Users/bryan/Documents/school/ucla/ieee dav 2023/pacman/pacman_top.sv" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1716438869089 "|pacman_top|btn"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "switches\[2\] " "No output dependent on input pin \"switches\[2\]\"" {  } { { "pacman_top.sv" "" { Text "C:/Users/bryan/Documents/school/ucla/ieee dav 2023/pacman/pacman_top.sv" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1716438869089 "|pacman_top|switches[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "switches\[3\] " "No output dependent on input pin \"switches\[3\]\"" {  } { { "pacman_top.sv" "" { Text "C:/Users/bryan/Documents/school/ucla/ieee dav 2023/pacman/pacman_top.sv" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1716438869089 "|pacman_top|switches[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "switches\[4\] " "No output dependent on input pin \"switches\[4\]\"" {  } { { "pacman_top.sv" "" { Text "C:/Users/bryan/Documents/school/ucla/ieee dav 2023/pacman/pacman_top.sv" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1716438869089 "|pacman_top|switches[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "switches\[5\] " "No output dependent on input pin \"switches\[5\]\"" {  } { { "pacman_top.sv" "" { Text "C:/Users/bryan/Documents/school/ucla/ieee dav 2023/pacman/pacman_top.sv" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1716438869089 "|pacman_top|switches[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "switches\[6\] " "No output dependent on input pin \"switches\[6\]\"" {  } { { "pacman_top.sv" "" { Text "C:/Users/bryan/Documents/school/ucla/ieee dav 2023/pacman/pacman_top.sv" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1716438869089 "|pacman_top|switches[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "switches\[7\] " "No output dependent on input pin \"switches\[7\]\"" {  } { { "pacman_top.sv" "" { Text "C:/Users/bryan/Documents/school/ucla/ieee dav 2023/pacman/pacman_top.sv" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1716438869089 "|pacman_top|switches[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "switches\[8\] " "No output dependent on input pin \"switches\[8\]\"" {  } { { "pacman_top.sv" "" { Text "C:/Users/bryan/Documents/school/ucla/ieee dav 2023/pacman/pacman_top.sv" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1716438869089 "|pacman_top|switches[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "switches\[9\] " "No output dependent on input pin \"switches\[9\]\"" {  } { { "pacman_top.sv" "" { Text "C:/Users/bryan/Documents/school/ucla/ieee dav 2023/pacman/pacman_top.sv" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1716438869089 "|pacman_top|switches[9]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1716438869089 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "25656 " "Implemented 25656 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "14 " "Implemented 14 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1716438869090 ""} { "Info" "ICUT_CUT_TM_OPINS" "26 " "Implemented 26 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1716438869090 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "1 " "Implemented 1 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1716438869090 ""} { "Info" "ICUT_CUT_TM_LCELLS" "25459 " "Implemented 25459 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1716438869090 ""} { "Info" "ICUT_CUT_TM_RAMS" "128 " "Implemented 128 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1716438869090 ""} { "Info" "ICUT_CUT_TM_PLLS" "2 " "Implemented 2 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Design Software" 0 -1 1716438869090 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "26 " "Implemented 26 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Design Software" 0 -1 1716438869090 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1716438869090 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 187 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 187 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5030 " "Peak virtual memory: 5030 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1716438869138 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed May 22 21:34:29 2024 " "Processing ended: Wed May 22 21:34:29 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1716438869138 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:01:02 " "Elapsed time: 00:01:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1716438869138 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:21 " "Total CPU time (on all processors): 00:00:21" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1716438869138 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1716438869138 ""}
