# do run.do
# INFO: Simulation library ../designer/my_design/simulation/postlayout already exists
# Model Technology ModelSim Microsemi Pro vmap 2024.2 Lib Mapping Utility 2024.05 May 20 2024
# vmap postlayout ../designer/my_design/simulation/postlayout 
# Modifying modelsim.ini
# Model Technology ModelSim Microsemi Pro vmap 2024.2 Lib Mapping Utility 2024.05 May 20 2024
# vmap polarfire /usr/local/microchip/Libero_SoC_v2024.2/Libero/lib/modelsimpro/precompiled/vlog/polarfire 
# Modifying modelsim.ini
# INFO: Simulation library CORECORDIC_LIB already exists
# Model Technology ModelSim Microsemi Pro vmap 2024.2 Lib Mapping Utility 2024.05 May 20 2024
# vmap CORECORDIC_LIB CORECORDIC_LIB 
# Modifying modelsim.ini
# INFO: Simulation library COREFIR_PF_LIB already exists
# Model Technology ModelSim Microsemi Pro vmap 2024.2 Lib Mapping Utility 2024.05 May 20 2024
# vmap COREFIR_PF_LIB COREFIR_PF_LIB 
# Modifying modelsim.ini
# Model Technology ModelSim Microsemi Pro vlog 2024.2 Compiler 2024.05 May 20 2024
# Start time: 14:31:47 on Aug 09,2025
# vlog -reportprogress 300 -sv -work postlayout /home/jessica/Desktop/final_final_working/qam_16/designer/my_design/my_design_ba.v 
# -- Compiling module my_design
# 
# Top level modules:
# 	my_design
# End time: 14:31:48 on Aug 09,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim Microsemi Pro vlog 2024.2 Compiler 2024.05 May 20 2024
# Start time: 14:31:48 on Aug 09,2025
# vlog -reportprogress 300 "+incdir+/home/jessica/Desktop/final_final_working/qam_16/stimulus" -sv -work postlayout /home/jessica/Desktop/final_final_working/qam_16/stimulus/newtestbench.v 
# -- Compiling module tb_my_design
# 
# Top level modules:
# 	tb_my_design
# End time: 14:31:48 on Aug 09,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim -L polarfire -L postlayout -L CORECORDIC_LIB -L COREFIR_PF_LIB -t 1ps -pli "/usr/local/microchip/Libero_SoC_v2024.2/Libero/lib/modelsimpro/pli/pf_crypto_lin_me_pli.so" -sdfmax "/my_design_0=/home/jessica/Desktop/final_final_working/qam_16/designer/my_design/my_design_slow_lv_ht_ba.sdf" "+transport_path_delays" postlayout.tb_my_design 
# Start time: 14:31:48 on Aug 09,2025
# //  ModelSim Microsemi Pro 2024.2 May 20 2024 Linux 6.8.0-65-generic
# //
# // Unpublished work. Copyright 2024 Siemens
# //
# // This material contains trade secrets or otherwise confidential information
# // owned by Siemens Industry Software Inc. or its affiliates (collectively,
# // "SISW"), or its licensors. Access to and use of this information is strictly
# // limited as set forth in the Customer's applicable agreements with SISW.
# //
# // This material may not be copied, distributed, or otherwise disclosed outside
# // of the Customer's facilities without the express written permission of SISW,
# // and may not be used in any way not expressly authorized by SISW.
# //
# Loading sv_std.std
# Loading postlayout.tb_my_design
# Loading postlayout.my_design
# Loading polarfire.INV_BA
# Loading polarfire.CFG4
# Loading polarfire.SLE_IP_EN
# Loading polarfire.ARI1_CC
# Loading polarfire.CFG4_IP_ABCD
# Loading polarfire.SLE
# Loading polarfire.SLE_Prim
# Loading polarfire.CFG4_ROM
# Loading polarfire.MACC_IP
# Loading polarfire.OUTPUT_PMOS
# Loading polarfire.PIPE_REG_BYPASS
# Loading polarfire.MACC_PA_COMB
# Loading polarfire.IOPAD_TRI
# Loading polarfire.RGB
# Loading polarfire.IOTRI_OB_EB
# Loading polarfire.SLE_INIT
# Loading polarfire.CC_CONFIG
# Loading polarfire.FCEND_BUFF_CC
# Loading polarfire.CFG3
# Loading polarfire.CFG2
# Loading polarfire.CFG1
# Loading polarfire.RAM64x12_IP
# Loading polarfire.INPUT_BUF
# Loading polarfire.IOIN_IB_E
# Loading polarfire.GB
# Loading polarfire.IOPAD_IN
# Loading polarfire.GND
# Loading polarfire.VCC
# Loading instances from /home/jessica/Desktop/final_final_working/qam_16/designer/my_design/my_design_slow_lv_ht_ba.sdf
# ** Error (suppressible): (vsim-SDF-3250) /home/jessica/Desktop/final_final_working/qam_16/designer/my_design/my_design_slow_lv_ht_ba.sdf(0): Failed to find INSTANCE '/my_design_0'.
# ** Error (suppressible): (vsim-SDF-3894) : Errors occured in reading and resolving instances from compiled SDF file(s).
# ** Warning: (vsim-3008) [CNNODP] - Component name (CORECORDIC_C0_0) is not on a downward path.
#    Time: 0 ps  Iteration: 0  Instance: /tb_my_design File: /home/jessica/Desktop/final_final_working/qam_16/stimulus/newtestbench.v Line: 50
# ** Error: (vsim-3043) Unresolved reference to 'CORECORDIC_C0_0' in uut.CORECORDIC_C0_0.
#    Time: 0 ps  Iteration: 0  Instance: /tb_my_design File: /home/jessica/Desktop/final_final_working/qam_16/stimulus/newtestbench.v Line: 50
# ** Warning: (vsim-3008) [CNNODP] - Component name (COREFIR_PF_C0_0) is not on a downward path.
#    Time: 0 ps  Iteration: 0  Instance: /tb_my_design File: /home/jessica/Desktop/final_final_working/qam_16/stimulus/newtestbench.v Line: 49
# ** Error: (vsim-3043) Unresolved reference to 'COREFIR_PF_C0_0' in uut.COREFIR_PF_C0_0.
#    Time: 0 ps  Iteration: 0  Instance: /tb_my_design File: /home/jessica/Desktop/final_final_working/qam_16/stimulus/newtestbench.v Line: 49
# ** Warning: (vsim-3008) [CNNODP] - Component name (COREFIR_PF_C0_1) is not on a downward path.
#    Time: 0 ps  Iteration: 0  Instance: /tb_my_design File: /home/jessica/Desktop/final_final_working/qam_16/stimulus/newtestbench.v Line: 48
# ** Error: (vsim-3043) Unresolved reference to 'COREFIR_PF_C0_1' in uut.COREFIR_PF_C0_1.
#    Time: 0 ps  Iteration: 0  Instance: /tb_my_design File: /home/jessica/Desktop/final_final_working/qam_16/stimulus/newtestbench.v Line: 48
# ** Warning: (vsim-3008) [CNNODP] - Component name (four_pr_0) is not on a downward path.
#    Time: 0 ps  Iteration: 0  Instance: /tb_my_design File: /home/jessica/Desktop/final_final_working/qam_16/stimulus/newtestbench.v Line: 43
# ** Error: (vsim-3043) Unresolved reference to 'four_pr_0' in uut.four_pr_0.
#    Time: 0 ps  Iteration: 0  Instance: /tb_my_design File: /home/jessica/Desktop/final_final_working/qam_16/stimulus/newtestbench.v Line: 43
# ** Warning: (vsim-3008) [CNNODP] - Component name (modulator_0) is not on a downward path.
#    Time: 0 ps  Iteration: 0  Instance: /tb_my_design File: /home/jessica/Desktop/final_final_working/qam_16/stimulus/newtestbench.v Line: 52
# ** Error: (vsim-3043) Unresolved reference to 'modulator_0' in uut.modulator_0.
#    Time: 0 ps  Iteration: 0  Instance: /tb_my_design File: /home/jessica/Desktop/final_final_working/qam_16/stimulus/newtestbench.v Line: 52
# ** Warning: (vsim-3008) [CNNODP] - Component name (symmap_0) is not on a downward path.
#    Time: 0 ps  Iteration: 0  Instance: /tb_my_design File: /home/jessica/Desktop/final_final_working/qam_16/stimulus/newtestbench.v Line: 44
# ** Error: (vsim-3043) Unresolved reference to 'symmap_0' in uut.symmap_0.
#    Time: 0 ps  Iteration: 0  Instance: /tb_my_design File: /home/jessica/Desktop/final_final_working/qam_16/stimulus/newtestbench.v Line: 44
# ** Warning: (vsim-3008) [CNNODP] - Component name (upsampler_0) is not on a downward path.
#    Time: 0 ps  Iteration: 0  Instance: /tb_my_design File: /home/jessica/Desktop/final_final_working/qam_16/stimulus/newtestbench.v Line: 46
# ** Error: (vsim-3043) Unresolved reference to 'upsampler_0' in uut.upsampler_0.
#    Time: 0 ps  Iteration: 0  Instance: /tb_my_design File: /home/jessica/Desktop/final_final_working/qam_16/stimulus/newtestbench.v Line: 46
# Loading polarfire.UDP_MUX2
# Loading polarfire.UDP_DFF
# Loading polarfire.UDP_DL
# Loading polarfire.UDP_GBLAT_T
# Loading polarfire.UDP_GBLAT
# Error loading design
# Error: Error loading design
#        Pausing macro execution
# MACRO ./run.do PAUSED at line 30
# End time: 14:34:27 on Aug 09,2025, Elapsed time: 0:02:39
# Errors: 9, Warnings: 7
