{
  "design": {
    "design_info": {
      "boundary_crc": "0xFCC240F090C0D928",
      "device": "xc7z010clg400-1",
      "name": "Receiver",
      "synth_flow_mode": "Hierarchical",
      "tool_version": "2018.3",
      "validated": "true"
    },
    "design_tree": {
      "Receiver": "",
      "axis_dwidth_converter_0": ""
    },
    "ports": {
      "TLAST": {
        "direction": "I",
        "left": "0",
        "right": "0"
      },
      "TREADY": {
        "direction": "O",
        "left": "0",
        "right": "0"
      },
      "ARESETN": {
        "type": "rst",
        "direction": "I",
        "parameters": {
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "POLARITY": {
            "value": "ACTIVE_LOW",
            "value_src": "default"
          }
        }
      },
      "TVALID": {
        "direction": "I",
        "left": "0",
        "right": "0"
      },
      "ACLK": {
        "type": "clk",
        "direction": "I",
        "parameters": {
          "ASSOCIATED_RESET": {
            "value": "ARESETN",
            "value_src": "default"
          },
          "CLK_DOMAIN": {
            "value": "Receiver_aclk_0",
            "value_src": "default"
          },
          "FREQ_HZ": {
            "value": "125000000"
          },
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "PHASE": {
            "value": "0.000",
            "value_src": "default"
          }
        }
      },
      "TDATA": {
        "direction": "I",
        "left": "31",
        "right": "0"
      },
      "TID": {
        "direction": "I",
        "left": "7",
        "right": "0"
      }
    },
    "components": {
      "Receiver": {
        "vlnv": "xilinx.com:ip:axi4stream_vip:1.1",
        "xci_name": "Receiver_axi4stream_vip_0_0",
        "parameters": {
          "INTERFACE_MODE": {
            "value": "SLAVE"
          }
        }
      },
      "axis_dwidth_converter_0": {
        "vlnv": "xilinx.com:ip:axis_dwidth_converter:1.1",
        "xci_name": "Receiver_axis_dwidth_converter_0_0",
        "parameters": {
          "HAS_MI_TKEEP": {
            "value": "1"
          },
          "HAS_TLAST": {
            "value": "1"
          },
          "M_TDATA_NUM_BYTES": {
            "value": "8"
          },
          "S_TDATA_NUM_BYTES": {
            "value": "4"
          },
          "TID_WIDTH": {
            "value": "8"
          }
        }
      }
    },
    "interface_nets": {
      "axis_dwidth_converter_0_M_AXIS": {
        "interface_ports": [
          "axis_dwidth_converter_0/M_AXIS",
          "Receiver/S_AXIS"
        ]
      }
    },
    "nets": {
      "ARESETN_1": {
        "ports": [
          "ARESETN",
          "Receiver/aresetn",
          "axis_dwidth_converter_0/aresetn"
        ]
      },
      "ACLK_1": {
        "ports": [
          "ACLK",
          "Receiver/aclk",
          "axis_dwidth_converter_0/aclk"
        ]
      },
      "TVALID_1": {
        "ports": [
          "TVALID",
          "axis_dwidth_converter_0/s_axis_tvalid"
        ]
      },
      "axis_dwidth_converter_0_s_axis_tready": {
        "ports": [
          "axis_dwidth_converter_0/s_axis_tready",
          "TREADY"
        ]
      },
      "TDATA_1": {
        "ports": [
          "TDATA",
          "axis_dwidth_converter_0/s_axis_tdata"
        ]
      },
      "TLAST_1": {
        "ports": [
          "TLAST",
          "axis_dwidth_converter_0/s_axis_tlast"
        ]
      },
      "TID_1": {
        "ports": [
          "TID",
          "axis_dwidth_converter_0/s_axis_tid"
        ]
      }
    }
  }
}