if { [catch {vsimulink madgwick_seqments -t 1ns -novopt  } errmsg] } {
    echo "Loading simulation and HDL Verifier library failed."; 
    echo $errmsg; 
    quit -f; 
}
# vsim -foreign {simlinkserver {C:/MATLAB/R2014a/toolbox/edalink/extensions/modelsim/windows64/liblfmhdls_gcc450.dll}  ; -batch  ; -socket 50494 } -t 1ns -novopt madgwick_seqments 
# //  ModelSim SE-64 10.1c Jul 28 2012 
# //
# //  Copyright 1991-2012 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  THIS WORK CONTAINS TRADE SECRET AND PROPRIETARY INFORMATION
# //  WHICH IS THE PROPERTY OF MENTOR GRAPHICS CORPORATION OR ITS
# //  LICENSORS AND IS SUBJECT TO LICENSE TERMS.
# //
# Loading std.standard
# Refreshing C:/Users/z68j959/Documents/GitHub/EELE466/Madgwick_verification/work.madgwick_seqments(madgwick_seqments_arch)
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.madgwick_seqments(madgwick_seqments_arch)
# Refreshing C:/Users/z68j959/Documents/GitHub/EELE466/Madgwick_verification/work.madgwick_qdot_fixpt(rtl)
# Loading work.madgwick_qdot_fixpt(rtl)
# Refreshing C:/Users/z68j959/Documents/GitHub/EELE466/Madgwick_verification/work.madgwick_normalize_fixpt(rtl)
# Loading work.madgwick_normalize_fixpt(rtl)
# Refreshing C:/Users/z68j959/Documents/GitHub/EELE466/Madgwick_verification/work.rsr(rsr_arch)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading work.rsr(rsr_arch)
# Refreshing C:/Users/z68j959/Documents/GitHub/EELE466/Madgwick_verification/work.init_guess(init_guess_arch)
# Loading work.init_guess(init_guess_arch)
# Refreshing C:/Users/z68j959/Documents/GitHub/EELE466/Madgwick_verification/work.lzc(behavioral)
# Loading work.lzc(behavioral)
# Refreshing C:/Users/z68j959/Documents/GitHub/EELE466/Madgwick_verification/work.interate(interate_arch)
# Loading work.interate(interate_arch)
# Refreshing C:/Users/z68j959/Documents/GitHub/EELE466/Madgwick_verification/work.madgwick_correction_fixpt(rtl)
# Refreshing C:/Users/z68j959/Documents/GitHub/EELE466/Madgwick_verification/work.madgwick_correction_fixpt_pac
# Loading work.madgwick_correction_fixpt_pac
# Loading work.madgwick_correction_fixpt(rtl)
# Refreshing C:/Users/z68j959/Documents/GitHub/EELE466/Madgwick_verification/work.madgwick_update_fixpt(rtl)
# Loading work.madgwick_update_fixpt(rtl)
# ** Warning: (vsim-8683) Uninitialized out port /madgwick_seqments/a_norm/rsr_0/INIT_GUESS_0/OUTPUT_Y0(31 downto 0) has no driver.
# 
# This port will contribute value (UUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUU) to the signal network.
# 
# ** Warning: (vsim-8683) Uninitialized out port /madgwick_seqments/a_norm/rsr_0/INTERATE_0/OUTPUT_Y(31 downto 0) has no driver.
# 
# This port will contribute value (UUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUU) to the signal network.
# 
# ** Warning: (vsim-8683) Uninitialized out port /madgwick_seqments/m_norm/rsr_0/INIT_GUESS_0/OUTPUT_Y0(31 downto 0) has no driver.
# 
# This port will contribute value (UUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUU) to the signal network.
# 
# ** Warning: (vsim-8683) Uninitialized out port /madgwick_seqments/m_norm/rsr_0/INTERATE_0/OUTPUT_Y(31 downto 0) has no driver.
# 
# This port will contribute value (UUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUU) to the signal network.
# 
# ** Warning: (vsim-8683) Uninitialized out port /madgwick_seqments/s_norm/rsr_0/INIT_GUESS_0/OUTPUT_Y0(31 downto 0) has no driver.
# 
# This port will contribute value (UUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUU) to the signal network.
# 
# ** Warning: (vsim-8683) Uninitialized out port /madgwick_seqments/s_norm/rsr_0/INTERATE_0/OUTPUT_Y(31 downto 0) has no driver.
# 
# This port will contribute value (UUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUU) to the signal network.
# 
# ** Warning: (vsim-8683) Uninitialized out port /madgwick_seqments/q_norm/rsr_0/INIT_GUESS_0/OUTPUT_Y0(31 downto 0) has no driver.
# 
# This port will contribute value (UUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUU) to the signal network.
# 
# ** Warning: (vsim-8683) Uninitialized out port /madgwick_seqments/q_norm/rsr_0/INTERATE_0/OUTPUT_Y(31 downto 0) has no driver.
# 
# This port will contribute value (UUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUU) to the signal network.
# 
# Loading C:/MATLAB/R2014a/toolbox/edalink/extensions/modelsim/windows64/liblfmhdls_gcc450.dll
# ************************************************************************
# HDL server has been started in batch mode. The HDL simulator will be 
# blocked until Simulink starts cosimulation. If you do not want to run
# in batch mode, restart the HDL simulator in a different run mode. To 
# exit the HDL simulator without running a cosimulation session, issue 
# the breakHdlSim('50494') command in MATLAB.

# 
# <EOF> 
