
-- Full adder
library ieee;
use ieee.std_logic_1164.all;
entity FA is
port(A,B,Cin: in std_logic;
S,Cout: out std_logic);
end FA;
architecture arch_FA of FA is
begin
S <= ((A xor B) xor Cin);
Cout <= ((A and B) or (B and Cin) or (Cin and A));
end arch_FA;
