{"vcs1":{"timestamp_begin":1740050828.324688192, "rt":3.41, "ut":3.18, "st":0.17}}
{"vcselab":{"timestamp_begin":1740050831.813316688, "rt":0.26, "ut":0.16, "st":0.10}}
{"link":{"timestamp_begin":1740050832.135251187, "rt":0.23, "ut":0.11, "st":0.12}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1740050828.026651187}
{"VCS_COMP_START_TIME": 1740050828.026651187}
{"VCS_COMP_END_TIME": 1740050832.439715061}
{"VCS_USER_OPTIONS": "-sverilog -ntb_opts uvm -timescale=1ns/1ns top.sv -o sim"}
{"vcs1": {"peak_mem": 287748}}
{"vcselab": {"peak_mem": 150352}}
