#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1110-g18392a46)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 11;
:vpi_module "D:\Softwares\iverilog\lib\ivl\system.vpi";
:vpi_module "D:\Softwares\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "D:\Softwares\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "D:\Softwares\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "D:\Softwares\iverilog\lib\ivl\va_math.vpi";
S_000001c00dc7bae0 .scope module, "uart_tb" "uart_tb" 2 7;
 .timescale -9 -11;
P_000001c00dcc47c0 .param/l "c_BIT_PERIOD" 0 2 10, +C4<00000000000000000010000110011000>;
P_000001c00dcc47f8 .param/l "c_CLKS_PER_BIT" 0 2 9, +C4<00000000000000000000000001010111>;
P_000001c00dcc4830 .param/l "c_CLOCK_PERIOD_NS" 0 2 8, +C4<00000000000000000000000001100100>;
v000001c00dd393a0_0 .var "r_Clock", 0 0;
v000001c00dd391c0_0 .var "r_Rx_Serial", 0 0;
v000001c00dd39260_0 .var "r_Tx_Byte", 7 0;
v000001c00dd39440_0 .var "r_Tx_DV", 0 0;
v000001c00dd394e0_0 .net "w_Rx_Byte", 7 0, L_000001c00dce1d50;  1 drivers
v000001c00dd39620_0 .net "w_Tx_Done", 0 0, L_000001c00dce11f0;  1 drivers
E_000001c00dcbe0c0 .event posedge, v000001c00dd39a80_0;
S_000001c00dcc41e0 .scope module, "UART_RX_INST" "uart_RX" 2 36, 3 4 0, S_000001c00dc7bae0;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "i_Clock";
    .port_info 1 /INPUT 1 "i_Rx_Serial";
    .port_info 2 /OUTPUT 1 "o_Rx_DV";
    .port_info 3 /OUTPUT 8 "o_Rx_Byte";
P_000001c00dcc4370 .param/l "CLKS_PER_BIT" 0 3 5, +C4<00000000000000000000000001010111>;
P_000001c00dcc43a8 .param/l "s_CLEANUP" 0 3 11, C4<100>;
P_000001c00dcc43e0 .param/l "s_IDLE" 0 3 7, C4<000>;
P_000001c00dcc4418 .param/l "s_RX_DATA_BITS" 0 3 9, C4<010>;
P_000001c00dcc4450 .param/l "s_RX_START_BIT" 0 3 8, C4<001>;
P_000001c00dcc4488 .param/l "s_RX_STOP_BIT" 0 3 10, C4<011>;
L_000001c00dce1490 .functor BUFZ 1, v000001c00dcc3dc0_0, C4<0>, C4<0>, C4<0>;
L_000001c00dce1d50 .functor BUFZ 8, v000001c00dcc3d20_0, C4<00000000>, C4<00000000>, C4<00000000>;
v000001c00dce5ee0_0 .net "i_Clock", 0 0, v000001c00dd393a0_0;  1 drivers
v000001c00dc92d70_0 .net "i_Rx_Serial", 0 0, v000001c00dd391c0_0;  1 drivers
v000001c00dce0540_0 .net "o_Rx_Byte", 7 0, L_000001c00dce1d50;  alias, 1 drivers
v000001c00dcc3b40_0 .net "o_Rx_DV", 0 0, L_000001c00dce1490;  1 drivers
v000001c00dcc3be0_0 .var "r_Bit_Index", 2 0;
v000001c00dcc3c80_0 .var "r_Clock_Count", 7 0;
v000001c00dcc3d20_0 .var "r_Rx_Byte", 7 0;
v000001c00dcc3dc0_0 .var "r_Rx_DV", 0 0;
v000001c00dcc3e60_0 .var "r_Rx_Data", 0 0;
v000001c00dcce880_0 .var "r_Rx_Data_R", 0 0;
v000001c00dd39bc0_0 .var "r_SM_Main", 2 0;
E_000001c00dcbe1c0 .event posedge, v000001c00dce5ee0_0;
S_000001c00dcce920 .scope module, "UART_TX_INST" "uart_TX" 2 43, 4 3 0, S_000001c00dc7bae0;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "i_Clock";
    .port_info 1 /INPUT 1 "i_Tx_DV";
    .port_info 2 /INPUT 8 "i_Tx_Byte";
    .port_info 3 /OUTPUT 1 "o_Tx_Active";
    .port_info 4 /OUTPUT 1 "o_Tx_Serial";
    .port_info 5 /OUTPUT 1 "o_Tx_Done";
P_000001c00dcceab0 .param/l "CLKS_PER_BIT" 0 4 4, +C4<00000000000000000000000001010111>;
P_000001c00dcceae8 .param/l "s_CLEANUP" 0 4 12, C4<100>;
P_000001c00dcceb20 .param/l "s_IDLE" 0 4 8, C4<000>;
P_000001c00dcceb58 .param/l "s_TX_DATA_BITS" 0 4 10, C4<010>;
P_000001c00dcceb90 .param/l "s_TX_START_BIT" 0 4 9, C4<001>;
P_000001c00dccebc8 .param/l "s_TX_STOP_BIT" 0 4 11, C4<011>;
L_000001c00dce1c70 .functor BUFZ 1, v000001c00dd39120_0, C4<0>, C4<0>, C4<0>;
L_000001c00dce11f0 .functor BUFZ 1, v000001c00dd396c0_0, C4<0>, C4<0>, C4<0>;
v000001c00dd39300_0 .net "i_Clock", 0 0, v000001c00dd393a0_0;  alias, 1 drivers
v000001c00dd39580_0 .net "i_Tx_Byte", 7 0, v000001c00dd39260_0;  1 drivers
v000001c00dd39e40_0 .net "i_Tx_DV", 0 0, v000001c00dd39440_0;  1 drivers
v000001c00dd39c60_0 .net "o_Tx_Active", 0 0, L_000001c00dce1c70;  1 drivers
v000001c00dd39a80_0 .net "o_Tx_Done", 0 0, L_000001c00dce11f0;  alias, 1 drivers
v000001c00dd39ee0_0 .var "o_Tx_Serial", 0 0;
v000001c00dd399e0_0 .var "r_Bit_Index", 2 0;
v000001c00dd39d00_0 .var "r_Clock_Count", 7 0;
v000001c00dd39b20_0 .var "r_SM_Main", 2 0;
v000001c00dd39120_0 .var "r_Tx_Active", 0 0;
v000001c00dd39da0_0 .var "r_Tx_Data", 7 0;
v000001c00dd396c0_0 .var "r_Tx_Done", 0 0;
S_000001c00dc92780 .scope task, "UART_WRITE_BYTE" "UART_WRITE_BYTE" 2 19, 2 19 0, S_000001c00dc7bae0;
 .timescale -9 -11;
v000001c00dd39f80_0 .var "i_Data", 7 0;
v000001c00dd39080_0 .var/i "ii", 31 0;
TD_uart_tb.UART_WRITE_BYTE ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001c00dd391c0_0, 0;
    %delay 860000, 0;
    %delay 100000, 0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001c00dd39080_0, 0, 32;
T_0.0 ;
    %load/vec4 v000001c00dd39080_0;
    %cmpi/s 8, 0, 32;
    %jmp/0xz T_0.1, 5;
    %load/vec4 v000001c00dd39f80_0;
    %load/vec4 v000001c00dd39080_0;
    %part/s 1;
    %assign/vec4 v000001c00dd391c0_0, 0;
    %delay 860000, 0;
    %load/vec4 v000001c00dd39080_0;
    %addi 1, 0, 32;
    %store/vec4 v000001c00dd39080_0, 0, 32;
    %jmp T_0.0;
T_0.1 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001c00dd391c0_0, 0;
    %delay 860000, 0;
    %end;
    .scope S_000001c00dcc41e0;
T_1 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001c00dcce880_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001c00dcc3e60_0, 0, 1;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v000001c00dcc3c80_0, 0, 8;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v000001c00dcc3be0_0, 0, 3;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v000001c00dcc3d20_0, 0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001c00dcc3dc0_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v000001c00dd39bc0_0, 0, 3;
    %end;
    .thread T_1;
    .scope S_000001c00dcc41e0;
T_2 ;
    %wait E_000001c00dcbe1c0;
    %load/vec4 v000001c00dc92d70_0;
    %assign/vec4 v000001c00dcce880_0, 0;
    %load/vec4 v000001c00dcce880_0;
    %assign/vec4 v000001c00dcc3e60_0, 0;
    %jmp T_2;
    .thread T_2;
    .scope S_000001c00dcc41e0;
T_3 ;
    %wait E_000001c00dcbe1c0;
    %load/vec4 v000001c00dd39bc0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_3.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_3.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_3.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_3.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_3.4, 6;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v000001c00dd39bc0_0, 0;
    %jmp T_3.6;
T_3.0 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001c00dcc3dc0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v000001c00dcc3c80_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v000001c00dcc3be0_0, 0;
    %load/vec4 v000001c00dcc3e60_0;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_3.7, 4;
    %pushi/vec4 1, 0, 3;
    %assign/vec4 v000001c00dd39bc0_0, 0;
    %jmp T_3.8;
T_3.7 ;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v000001c00dd39bc0_0, 0;
T_3.8 ;
    %jmp T_3.6;
T_3.1 ;
    %load/vec4 v000001c00dcc3c80_0;
    %pad/u 32;
    %cmpi/e 43, 0, 32;
    %jmp/0xz  T_3.9, 4;
    %load/vec4 v000001c00dcc3e60_0;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_3.11, 4;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v000001c00dcc3c80_0, 0;
    %pushi/vec4 2, 0, 3;
    %assign/vec4 v000001c00dd39bc0_0, 0;
    %jmp T_3.12;
T_3.11 ;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v000001c00dd39bc0_0, 0;
T_3.12 ;
    %jmp T_3.10;
T_3.9 ;
    %load/vec4 v000001c00dcc3c80_0;
    %addi 1, 0, 8;
    %assign/vec4 v000001c00dcc3c80_0, 0;
    %pushi/vec4 1, 0, 3;
    %assign/vec4 v000001c00dd39bc0_0, 0;
T_3.10 ;
    %jmp T_3.6;
T_3.2 ;
    %load/vec4 v000001c00dcc3c80_0;
    %pad/u 32;
    %cmpi/u 86, 0, 32;
    %jmp/0xz  T_3.13, 5;
    %load/vec4 v000001c00dcc3c80_0;
    %addi 1, 0, 8;
    %assign/vec4 v000001c00dcc3c80_0, 0;
    %pushi/vec4 2, 0, 3;
    %assign/vec4 v000001c00dd39bc0_0, 0;
    %jmp T_3.14;
T_3.13 ;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v000001c00dcc3c80_0, 0;
    %load/vec4 v000001c00dcc3e60_0;
    %ix/load 5, 0, 0;
    %ix/getv 4, v000001c00dcc3be0_0;
    %assign/vec4/off/d v000001c00dcc3d20_0, 4, 5;
    %load/vec4 v000001c00dcc3be0_0;
    %pad/u 32;
    %cmpi/u 7, 0, 32;
    %jmp/0xz  T_3.15, 5;
    %load/vec4 v000001c00dcc3be0_0;
    %addi 1, 0, 3;
    %assign/vec4 v000001c00dcc3be0_0, 0;
    %pushi/vec4 2, 0, 3;
    %assign/vec4 v000001c00dd39bc0_0, 0;
    %jmp T_3.16;
T_3.15 ;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v000001c00dcc3be0_0, 0;
    %pushi/vec4 3, 0, 3;
    %assign/vec4 v000001c00dd39bc0_0, 0;
T_3.16 ;
T_3.14 ;
    %jmp T_3.6;
T_3.3 ;
    %load/vec4 v000001c00dcc3c80_0;
    %pad/u 32;
    %cmpi/u 86, 0, 32;
    %jmp/0xz  T_3.17, 5;
    %load/vec4 v000001c00dcc3c80_0;
    %addi 1, 0, 8;
    %assign/vec4 v000001c00dcc3c80_0, 0;
    %pushi/vec4 3, 0, 3;
    %assign/vec4 v000001c00dd39bc0_0, 0;
    %jmp T_3.18;
T_3.17 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001c00dcc3dc0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v000001c00dcc3c80_0, 0;
    %pushi/vec4 4, 0, 3;
    %assign/vec4 v000001c00dd39bc0_0, 0;
T_3.18 ;
    %jmp T_3.6;
T_3.4 ;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v000001c00dd39bc0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001c00dcc3dc0_0, 0;
    %jmp T_3.6;
T_3.6 ;
    %pop/vec4 1;
    %jmp T_3;
    .thread T_3;
    .scope S_000001c00dcce920;
T_4 ;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v000001c00dd39b20_0, 0, 3;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v000001c00dd39d00_0, 0, 8;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v000001c00dd399e0_0, 0, 3;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v000001c00dd39da0_0, 0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001c00dd396c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001c00dd39120_0, 0, 1;
    %end;
    .thread T_4;
    .scope S_000001c00dcce920;
T_5 ;
    %wait E_000001c00dcbe1c0;
    %load/vec4 v000001c00dd39b20_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_5.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_5.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_5.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_5.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_5.4, 6;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v000001c00dd39b20_0, 0;
    %jmp T_5.6;
T_5.0 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001c00dd39ee0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001c00dd396c0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v000001c00dd39d00_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v000001c00dd399e0_0, 0;
    %load/vec4 v000001c00dd39e40_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_5.7, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001c00dd39120_0, 0;
    %load/vec4 v000001c00dd39580_0;
    %assign/vec4 v000001c00dd39da0_0, 0;
    %pushi/vec4 1, 0, 3;
    %assign/vec4 v000001c00dd39b20_0, 0;
    %jmp T_5.8;
T_5.7 ;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v000001c00dd39b20_0, 0;
T_5.8 ;
    %jmp T_5.6;
T_5.1 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001c00dd39ee0_0, 0;
    %load/vec4 v000001c00dd39d00_0;
    %pad/u 32;
    %cmpi/u 86, 0, 32;
    %jmp/0xz  T_5.9, 5;
    %load/vec4 v000001c00dd39d00_0;
    %addi 1, 0, 8;
    %assign/vec4 v000001c00dd39d00_0, 0;
    %pushi/vec4 1, 0, 3;
    %assign/vec4 v000001c00dd39b20_0, 0;
    %jmp T_5.10;
T_5.9 ;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v000001c00dd39d00_0, 0;
    %pushi/vec4 2, 0, 3;
    %assign/vec4 v000001c00dd39b20_0, 0;
T_5.10 ;
    %jmp T_5.6;
T_5.2 ;
    %load/vec4 v000001c00dd39da0_0;
    %load/vec4 v000001c00dd399e0_0;
    %part/u 1;
    %assign/vec4 v000001c00dd39ee0_0, 0;
    %load/vec4 v000001c00dd39d00_0;
    %pad/u 32;
    %cmpi/u 86, 0, 32;
    %jmp/0xz  T_5.11, 5;
    %load/vec4 v000001c00dd39d00_0;
    %addi 1, 0, 8;
    %assign/vec4 v000001c00dd39d00_0, 0;
    %pushi/vec4 2, 0, 3;
    %assign/vec4 v000001c00dd39b20_0, 0;
    %jmp T_5.12;
T_5.11 ;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v000001c00dd39d00_0, 0;
    %load/vec4 v000001c00dd399e0_0;
    %pad/u 32;
    %cmpi/u 7, 0, 32;
    %jmp/0xz  T_5.13, 5;
    %load/vec4 v000001c00dd399e0_0;
    %addi 1, 0, 3;
    %assign/vec4 v000001c00dd399e0_0, 0;
    %pushi/vec4 2, 0, 3;
    %assign/vec4 v000001c00dd39b20_0, 0;
    %jmp T_5.14;
T_5.13 ;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v000001c00dd399e0_0, 0;
    %pushi/vec4 3, 0, 3;
    %assign/vec4 v000001c00dd39b20_0, 0;
T_5.14 ;
T_5.12 ;
    %jmp T_5.6;
T_5.3 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001c00dd39ee0_0, 0;
    %load/vec4 v000001c00dd39d00_0;
    %pad/u 32;
    %cmpi/u 86, 0, 32;
    %jmp/0xz  T_5.15, 5;
    %load/vec4 v000001c00dd39d00_0;
    %addi 1, 0, 8;
    %assign/vec4 v000001c00dd39d00_0, 0;
    %pushi/vec4 3, 0, 3;
    %assign/vec4 v000001c00dd39b20_0, 0;
    %jmp T_5.16;
T_5.15 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001c00dd396c0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v000001c00dd39d00_0, 0;
    %pushi/vec4 4, 0, 3;
    %assign/vec4 v000001c00dd39b20_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001c00dd39120_0, 0;
T_5.16 ;
    %jmp T_5.6;
T_5.4 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001c00dd396c0_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v000001c00dd39b20_0, 0;
    %jmp T_5.6;
T_5.6 ;
    %pop/vec4 1;
    %jmp T_5;
    .thread T_5;
    .scope S_000001c00dc7bae0;
T_6 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001c00dd393a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001c00dd39440_0, 0, 1;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v000001c00dd39260_0, 0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001c00dd391c0_0, 0, 1;
    %end;
    .thread T_6;
    .scope S_000001c00dc7bae0;
T_7 ;
    %delay 5000, 0;
    %load/vec4 v000001c00dd393a0_0;
    %nor/r;
    %assign/vec4 v000001c00dd393a0_0, 0;
    %jmp T_7;
    .thread T_7;
    .scope S_000001c00dc7bae0;
T_8 ;
    %wait E_000001c00dcbe1c0;
    %wait E_000001c00dcbe1c0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001c00dd39440_0, 0;
    %pushi/vec4 171, 0, 8;
    %assign/vec4 v000001c00dd39260_0, 0;
    %wait E_000001c00dcbe1c0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001c00dd39440_0, 0;
    %wait E_000001c00dcbe0c0;
    %wait E_000001c00dcbe1c0;
    %pushi/vec4 63, 0, 8;
    %store/vec4 v000001c00dd39f80_0, 0, 8;
    %fork TD_uart_tb.UART_WRITE_BYTE, S_000001c00dc92780;
    %join;
    %wait E_000001c00dcbe1c0;
    %load/vec4 v000001c00dd394e0_0;
    %cmpi/e 63, 0, 8;
    %jmp/0xz  T_8.0, 4;
    %vpi_call 2 70 "$display", "Correct Byte Received" {0 0 0};
    %jmp T_8.1;
T_8.0 ;
    %vpi_call 2 72 "$display", "Incorrect Byte Received" {0 0 0};
T_8.1 ;
    %end;
    .thread T_8;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "uart_TB.v";
    "./uart_RX.v";
    "./uart_TX.v";
