<!DOCTYPE html>
<html>
<head>
	<meta http-equiv="Content-Type" content="text/html; charset=UTF-8"/>
	<meta name="keywords" content="software linguistics, software language engineering, book of knowledge, glossary, academic publications, scientific research, open knowledge, open science"/>
	<title>BibSLEIGH — superscalar stem</title>
	<link href="../stuff/bib.css" rel="stylesheet" type="text/css"/>
	<link href='http://fonts.googleapis.com/css?family=Exo+2:400,700,400italic,700italic' rel='stylesheet' type='text/css'>
	<script src="../stuff/jquery.min.js" type="text/javascript"></script>
</head>
<body>
<div class="left">
	<a href="../index.html"><img src="../stuff/bibsleigh.png" alt="BibSLEIGH" title="BibSLEIGH" class="pad"/></a>

	<div class="pad">
		<a href="../index.html"><img src="../stuff/p-corpus.png" alt="BibSLEIGH corpus" title="All papers in the corpus"/></a><br/>
		<a href="../tag/index.html"><img src="../stuff/p-tags.png" alt="BibSLEIGH tags" title="All known tags"/></a><br/>
		<a href="../bundle/index.html"><img src="../stuff/p-bundles.png" alt="BibSLEIGH bundles" title="All selected bundles"/></a><br/>
		<a href="../person/index.html"><img src="../stuff/p-people.png" alt="BibSLEIGH people" title="All contributors"/></a>
	</div>
	<a href="http://creativecommons.org/licenses/by/4.0/" title="CC-BY"><img src="../stuff/cc-by.png" alt="CC-BY"/></a><br/>
	<a href="http://opendatacommons.org/licenses/by/summary/" title="Open Knowledge"><img src="../stuff/open-knowledge.png" alt="Open Knowledge" /></a><br/>
	<a href="http://validator.w3.org/check/referer" title="XHTML 1.0 W3C Rec"><img src="../stuff/xhtml.png" alt="XHTML 1.0 W3C Rec" /></a><br/>
	<a href="http://jigsaw.w3.org/css-validator/check/referer" title="CSS 2.1 W3C CanRec"><img src="../stuff/css.png" alt="CSS 2.1 W3C CanRec" class="pad" /></a><br/>
	<div class="sm">
		<a href="../mailto:vadim@grammarware.net"><img src="../stuff/email.png" alt="email" title="Complain!" /></a>
		<a href="https://twitter.com/intent/tweet?screen_name=grammarware"><img src="../stuff/twitter.png" alt="twitter" title="Mention!" /></a>
	</div>

</div>
<div class="main">
<div class="tbox">
<code>Used together with:</code><hr/><span class="tag"><a href="processor.html">processor</a></span> (8)
<br/><span class="tag"><a href="microprocessor.html">microprocessor</a></span> (7)
<br/><span class="tag"><a href="vliw.html">vliw</a></span> (5)
<br/><span class="tag"><a href="perform.html">perform</a></span> (4)
<br/><span class="tag"><a href="verif.html">verif</a></span> (4)
</div>
<h2><span class="ttl">Stem</span> superscalar$ (<a href="../words.html">all stems</a>)</h2>
<h3>23 papers:</h3>
<dl class="toc"><dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2012-RosiereDDW.html">DATE-2012-RosiereDDW</a> <span class="tag"><a href="../tag/design.html" title="design">#design</a></span></dt><dd>An out-of-order superscalar processor on FPGA: The ReOrder Buffer design (<abbr title="Mathieu Rosiere">MR</abbr>, <abbr title="Jean Lou Desbarbieux">JLD</abbr>, <abbr title="Nathalie Drach">ND</abbr>, <abbr title="Franck Wajsbürt">FW</abbr>), pp. 1549–1554.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/ppopp.png" alt="PPoPP"/><a href="../PPoPP-2012-AnderschCJ.html">PPoPP-2012-AnderschCJ</a> <span class="tag"><a href="../tag/embedded.html" title="embedded">#embedded</a></span> <span class="tag"><a href="../tag/parallel.html" title="parallel">#parallel</a></span> <span class="tag"><a href="../tag/programming.html" title="programming">#programming</a></span></dt><dd>Programming parallel embedded and consumer applications in OpenMP superscalar (<abbr title="Michael Andersch">MA</abbr>, <abbr title="Chi Ching Chi">CCC</abbr>, <abbr title="Ben H. H. Juurlink">BHHJ</abbr>), pp. 281–282.</dd> <div class="pagevis" style="width:1px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2007-HaastregtK.html">DATE-2007-HaastregtK</a> <span class="tag"><a href="../tag/interactive.html" title="interactive">#interactive</a></span> <span class="tag"><a href="../tag/optimisation.html" title="optimisation">#optimisation</a></span> <span class="tag"><a href="../tag/performance.html" title="performance">#performance</a></span> <span class="tag"><a href="../tag/random.html" title="random">#random</a></span> <span class="tag"><a href="../tag/using.html" title="using">#using</a></span></dt><dd>Interactive presentation: Feasibility of combined area and performance optimization for superscalar processors using random search (<abbr title="Sven van Haastregt">SvH</abbr>, <abbr title="Peter M. W. Knijnenburg">PMWK</abbr>), pp. 606–611.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../DATE-2002-PonomarevKG.html">DATE-2002-PonomarevKG</a> <span class="tag"><a href="../tag/estimation.html" title="estimation">#estimation</a></span> <span class="tag"><a href="../tag/named.html" title="named">#named</a></span></dt><dd>AccuPower: An Accurate Power Estimation Tool for Superscalar Microprocessors (<abbr title="Dmitry Ponomarev">DP</abbr>, <abbr title="Gurhan Kucuk">GK</abbr>, <abbr title="Kanad Ghose">KG</abbr>), pp. 124–129.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/cc.png" alt="CC"/><a href="../CC-2002-RelePOG.html">CC-2002-RelePOG</a> <span class="tag"><a href="../tag/functional.html" title="functional">#functional</a></span> <span class="tag"><a href="../tag/optimisation.html" title="optimisation">#optimisation</a></span></dt><dd>Optimizing Static Power Dissipation by Functional Units in Superscalar Processors (<abbr title="Siddharth Rele">SR</abbr>, <abbr title="Santosh Pande">SP</abbr>, <abbr title="Soner Önder">SÖ</abbr>, <abbr title="Rajiv Gupta">RG</abbr>), pp. 261–275.</dd> <div class="pagevis" style="width:14px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-2001-VelevB.html">DAC-2001-VelevB</a> <span class="tag"><a href="../tag/effectiveness.html" title="effectiveness">#effectiveness</a></span> <span class="tag"><a href="../tag/satisfiability.html" title="satisfiability">#satisfiability</a></span> <span class="tag"><a href="../tag/verification.html" title="verification">#verification</a></span></dt><dd>Effective Use of Boolean Satisfiability Procedures in the Formal Verification of Superscalar and VLIW Microprocessors (<abbr title="Miroslav N. Velev">MNV</abbr>, <abbr title="Randal E. Bryant">REB</abbr>), pp. 226–231.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/cc.png" alt="CC"/><a href="../CC-2001-Touati.html">CC-2001-Touati</a></dt><dd>Register Saturation in Superscalar and VLIW Codes (<abbr title="Sid Ahmed Ali Touati">SAAT</abbr>), pp. 213–228.</dd> <div class="pagevis" style="width:15px"></div>
<dt><img src="../stuff/tacas.png" alt="TACAS"/><a href="../TACAS-2001-Velev.html">TACAS-2001-Velev</a> <span class="tag"><a href="../tag/abstraction.html" title="abstraction">#abstraction</a></span> <span class="tag"><a href="../tag/automation.html" title="automation">#automation</a></span> <span class="tag"><a href="../tag/verification.html" title="verification">#verification</a></span></dt><dd>Automatic Abstraction of Memories in the Formal Verification of Superscalar Microprocessors (<abbr title="Miroslav N. Velev">MNV</abbr>), pp. 252–267.</dd> <div class="pagevis" style="width:15px"></div>
<dt><img src="../stuff/lctes.png" alt="LCTES"/><a href="../LCTES-1999-SchneiderF.html">LCTES-1999-SchneiderF</a> <span class="tag"><a href="../tag/abstract%20interpretation.html" title="abstract interpretation">#abstract interpretation</a></span> <span class="tag"><a href="../tag/behaviour.html" title="behaviour">#behaviour</a></span> <span class="tag"><a href="../tag/pipes%20and%20filters.html" title="pipes and filters">#pipes and filters</a></span> <span class="tag"><a href="../tag/predict.html" title="predict">#predict</a></span></dt><dd>Pipeline Behavior Prediction for Superscalar Processors by Abstract Interpretation (<abbr title="Jörn Schneider">JS</abbr>, <abbr title="Christian Ferdinand">CF</abbr>), pp. 35–44.</dd> <div class="pagevis" style="width:9px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-1998-HattoriNSNUTS.html">DAC-1998-HattoriNSNUTS</a> <span class="tag"><a href="../tag/design.html" title="design">#design</a></span></dt><dd>Design Methodology of a 200MHz Superscalar Microprocessor: SH-4 (<abbr title="Toshihiro Hattori">TH</abbr>, <abbr title="Yusuke Nitta">YN</abbr>, <abbr title="Mitsuho Seki">MS</abbr>, <abbr title="Susumu Narita">SN</abbr>, <abbr title="Kunio Uchiyama">KU</abbr>, <abbr title="Tsuyoshi Takahashi">TT</abbr>, <abbr title="Ryuichi Satomura">RS</abbr>), pp. 246–249.</dd> <div class="pagevis" style="width:3px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-1998-TaylorQBDHHR.html">DAC-1998-TaylorQBDHHR</a> <span class="tag"><a href="../tag/functional.html" title="functional">#functional</a></span> <span class="tag"><a href="../tag/multi.html" title="multi">#multi</a></span> <span class="tag"><a href="../tag/verification.html" title="verification">#verification</a></span></dt><dd>Functional Verification of a Multiple-issue, Out-of-Order, Superscalar Alpha Processor — The DEC Alpha 21264 Microprocessor (<abbr title="Scott A. Taylor">SAT</abbr>, <abbr title="Michael Quinn">MQ</abbr>, <abbr title="Darren Brown">DB</abbr>, <abbr title="Nathan Dohm">ND</abbr>, <abbr title="Scot Hildebrandt">SH</abbr>, <abbr title="James Huggins">JH</abbr>, <abbr title="Carl Ramey">CR</abbr>), pp. 638–643.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/cc.png" alt="CC"/><a href="../CC-1998-StumpelTK.html">CC-1998-StumpelTK</a> <span class="tag"><a href="../tag/architecture.html" title="architecture">#architecture</a></span> <span class="tag"><a href="../tag/compilation.html" title="compilation">#compilation</a></span></dt><dd>VLIW Compilation Techniques for Superscalar Architectures (<abbr title="Esther Stümpel">ES</abbr>, <abbr title="Michael Thies">MT</abbr>, <abbr title="Uwe Kastens">UK</abbr>), pp. 234–248.</dd> <div class="pagevis" style="width:14px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-1997-NelsonJB.html">DAC-1997-NelsonJB</a> <span class="tag"><a href="../tag/execution.html" title="execution">#execution</a></span> <span class="tag"><a href="../tag/verification.html" title="verification">#verification</a></span></dt><dd>Formal Verification of a Superscalar Execution Unit (<abbr title="Kyle L. Nelson">KLN</abbr>, <abbr title="Alok Jain">AJ</abbr>, <abbr title="Randal E. Bryant">REB</abbr>), pp. 161–166.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/dac.png" alt="DAC"/><a href="../DAC-1996-Burch.html">DAC-1996-Burch</a> <span class="tag"><a href="../tag/verification.html" title="verification">#verification</a></span></dt><dd>Techniques for Verifying Superscalar Microprocessors (<abbr title="Jerry R. Burch">JRB</abbr>), pp. 552–557.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/date.png" alt="DATE"/><a href="../EDAC-1994-GreinerLWW.html">EDAC-1994-GreinerLWW</a> <span class="tag"><a href="../tag/complexity.html" title="complexity">#complexity</a></span> <span class="tag"><a href="../tag/design.html" title="design">#design</a></span> <span class="tag"><a href="../tag/library.html" title="library">#library</a></span></dt><dd>Design of a High Complexity Superscalar Microprocessor with the Portable IDPS ASIC Library (<abbr title="Alain Greiner">AG</abbr>, <abbr title="L. Lucas">LL</abbr>, <abbr title="Franck Wajsbürt">FW</abbr>, <abbr title="Laurent Winckel">LW</abbr>), pp. 9–13.</dd> <div class="pagevis" style="width:4px"></div>
<dt><img src="../stuff/pldi.png" alt="PLDI"/><a href="../PLDI-1994-EbciogluGKSZ.html">PLDI-1994-EbciogluGKSZ</a> <span class="tag"><a href="../tag/compilation.html" title="compilation">#compilation</a></span></dt><dd>VLIW Compilation Techniques in a Superscalar Environment (<abbr title="Kemal Ebcioglu">KE</abbr>, <abbr title="Randy D. Groves">RDG</abbr>, <abbr title="Ki-Chang Kim">KCK</abbr>, <abbr title="Gabriel M. Silberman">GMS</abbr>, <abbr title="Isaac Ziv">IZ</abbr>), pp. 36–48.</dd> <div class="pagevis" style="width:12px"></div>
<dt><img src="../stuff/pldi.png" alt="PLDI"/><a href="../PLDI-1994-Wang.html">PLDI-1994-Wang</a> <span class="tag"><a href="../tag/performance.html" title="performance">#performance</a></span> <span class="tag"><a href="../tag/precise.html" title="precise">#precise</a></span> <span class="tag"><a href="../tag/predict.html" title="predict">#predict</a></span></dt><dd>Precise Compile-Time Performance Prediction for Superscalar-Based Computers (<abbr title="Ko-Yang Wang">KYW</abbr>), pp. 73–84.</dd> <div class="pagevis" style="width:11px"></div>
<dt><img src="../stuff/asplos.png" alt="ASPLOS"/><a href="../ASPLOS-1992-MahlkeCHRS.html">ASPLOS-1992-MahlkeCHRS</a> <span class="tag"><a href="../tag/scheduling.html" title="scheduling">#scheduling</a></span></dt><dd>Sentinel Scheduling for VLIW and Superscalar Processors (<abbr title="Scott A. Mahlke">SAM</abbr>, <abbr title="William Y. Chen">WYC</abbr>, <abbr title="Wen-mei W. Hwu">WmWH</abbr>, <abbr title="B. Ramakrishna Rau">BRR</abbr>, <abbr title="Michael S. Schlansker">MSS</abbr>), pp. 238–247.</dd> <div class="pagevis" style="width:9px"></div>
<dt><img src="../stuff/asplos.png" alt="ASPLOS"/><a href="../ASPLOS-1992-SmithHL.html">ASPLOS-1992-SmithHL</a> <span class="tag"><a href="../tag/performance.html" title="performance">#performance</a></span></dt><dd>Efficient Superscalar Performance Through Boosting (<abbr title="Michael D. Smith">MDS</abbr>, <abbr title="Mark Horowitz">MH</abbr>, <abbr title="Monica S. Lam">MSL</abbr>), pp. 248–259.</dd> <div class="pagevis" style="width:11px"></div>
<dt><img src="../stuff/pldi.png" alt="PLDI"/><a href="../PLDI-1991-BernsteinR.html">PLDI-1991-BernsteinR</a> <span class="tag"><a href="../tag/scheduling.html" title="scheduling">#scheduling</a></span></dt><dd>Global Instruction Scheduling for Superscalar Machines (<abbr title="David Bernstein">DB</abbr>, <abbr title="Michael Rodeh">MR</abbr>), pp. 241–255.</dd> <div class="pagevis" style="width:14px"></div>
<dt><img src="../stuff/asplos.png" alt="ASPLOS"/><a href="../ASPLOS-1991-LeeKB.html">ASPLOS-1991-LeeKB</a> <span class="tag"><a href="../tag/float.html" title="float">#float</a></span> <span class="tag"><a href="../tag/performance.html" title="performance">#performance</a></span></dt><dd>The Floating-Point Performance of a Superscalar SPARC Processor (<abbr title="Roland L. Lee">RLL</abbr>, <abbr title="Alex Y. Kwok">AYK</abbr>, <abbr title="Faye A. Briggs">FAB</abbr>), pp. 28–37.</dd> <div class="pagevis" style="width:9px"></div>
<dt><img src="../stuff/asplos.png" alt="ASPLOS"/><a href="../ASPLOS-1991-SohiF.html">ASPLOS-1991-SohiF</a> <span class="tag"><a href="../tag/memory%20management.html" title="memory management">#memory management</a></span></dt><dd>High-Bandwidth Data Memory Systems for Superscalar Processors (<abbr title="Gurindar S. Sohi">GSS</abbr>, <abbr title="Manoj Franklin">MF</abbr>), pp. 53–62.</dd> <div class="pagevis" style="width:9px"></div>
<dt><img src="../stuff/asplos.png" alt="ASPLOS"/><a href="../ASPLOS-1989-JouppiW.html">ASPLOS-1989-JouppiW</a> <span class="tag"><a href="../tag/parallel.html" title="parallel">#parallel</a></span></dt><dd>Available Instruction-Level Parallelism for Superscalar and Superpipelined Machines (<abbr title="Norman P. Jouppi">NPJ</abbr>, <abbr title="David W. Wall">DWW</abbr>), pp. 272–282.</dd> <div class="pagevis" style="width:10px"></div></dl>
</div>
<hr style="clear:both"/>
<div class="last">
	<em>
		<a href="http://bibtex.github.io">Bibliography of Software Language Engineering in Generated Hypertext</a>
		(<a href="http://github.com/slebok/bibsleigh">BibSLEIGH</a>) is
		created and maintained by <a href="http://grammarware.github.io/">Dr. Vadim Zaytsev</a>.<br/>
		Hosted as a part of <a href="http://slebok.github.io/">SLEBOK</a> on <a href="http://www.github.com/">GitHub</a>.
	</em>
</div>
</body>
</html>