$date
	Sat Oct 22 19:58:35 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#685143
b10000 !
1"
#685146
b10000 &
b10000 %
1$
#685147
0"
#685150
b1000 &
b1000 %
#685154
b100 &
b100 %
#685158
b10 &
b10 %
#685162
b1 &
b1 %
1#
#685166
b0 &
0#
b0 %
0$
#1678283
b1101 !
1"
#1678286
b1101 &
b1101 %
1$
#1678287
0"
#1678290
b101000 &
b101000 %
#1678294
b10100 &
b10100 %
#1678298
b1010 &
b1010 %
#1678302
b101 &
b101 %
#1678306
b10000 &
b10000 %
#1678310
b1000 &
b1000 %
#1678314
b100 &
b100 %
#1678318
b10 &
b10 %
#1678322
b1 &
b1 %
1#
#1678326
b0 &
0#
b0 %
0$
#2733904
b1110 !
1"
#2733906
b1110 &
b1110 %
1$
#2733907
0"
#2733910
b111 &
b111 %
#2733914
b10110 &
b10110 %
#2733918
b1011 &
b1011 %
#2733922
b100010 &
b100010 %
#2733926
b10001 &
b10001 %
#2733930
b110100 &
b110100 %
#2733934
b11010 &
b11010 %
#2733938
b1101 &
b1101 %
#2733942
b101000 &
b101000 %
#2733946
b10100 &
b10100 %
#2733950
b1010 &
b1010 %
#2733954
b101 &
b101 %
#2733958
b10000 &
b10000 %
#2733962
b1000 &
b1000 %
#2733966
b100 &
b100 %
#2733970
b10 &
b10 %
#2733974
b1 &
1#
b1 %
#2733978
b0 &
b0 %
0#
0$
#4500012
