{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1631264927369 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Full Version " "Version 13.1.0 Build 162 10/23/2013 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1631264927370 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Sep 10 17:08:47 2021 " "Processing started: Fri Sep 10 17:08:47 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1631264927370 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1631264927370 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off sdram -c sdram " "Command: quartus_map --read_settings_files=on --write_settings_files=off sdram -c sdram" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1631264927370 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "4 4 8 " "Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1631264928007 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga/fpga_prac/sdram/rtl/write.v 1 1 " "Found 1 design units, including 1 entities, in source file /fpga/fpga_prac/sdram/rtl/write.v" { { "Info" "ISGN_ENTITY_NAME" "1 write " "Found entity 1: write" {  } { { "../rtl/write.v" "" { Text "E:/fpga/fpga_prac/sdram/rtl/write.v" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1631264928089 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1631264928089 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga/fpga_prac/sdram/rtl/init.v 1 1 " "Found 1 design units, including 1 entities, in source file /fpga/fpga_prac/sdram/rtl/init.v" { { "Info" "ISGN_ENTITY_NAME" "1 init " "Found entity 1: init" {  } { { "../rtl/init.v" "" { Text "E:/fpga/fpga_prac/sdram/rtl/init.v" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1631264928092 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1631264928092 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga/fpga_prac/sdram/rtl/sdram.v 1 1 " "Found 1 design units, including 1 entities, in source file /fpga/fpga_prac/sdram/rtl/sdram.v" { { "Info" "ISGN_ENTITY_NAME" "1 sdram " "Found entity 1: sdram" {  } { { "../rtl/sdram.v" "" { Text "E:/fpga/fpga_prac/sdram/rtl/sdram.v" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1631264928096 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1631264928096 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga/fpga_prac/sdram/rtl/autorefresh.v 1 1 " "Found 1 design units, including 1 entities, in source file /fpga/fpga_prac/sdram/rtl/autorefresh.v" { { "Info" "ISGN_ENTITY_NAME" "1 autorefresh " "Found entity 1: autorefresh" {  } { { "../rtl/autorefresh.v" "" { Text "E:/fpga/fpga_prac/sdram/rtl/autorefresh.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1631264928104 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1631264928104 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga/fpga_prac/sdram/rtl/read.v 1 1 " "Found 1 design units, including 1 entities, in source file /fpga/fpga_prac/sdram/rtl/read.v" { { "Info" "ISGN_ENTITY_NAME" "1 read " "Found entity 1: read" {  } { { "../rtl/read.v" "" { Text "E:/fpga/fpga_prac/sdram/rtl/read.v" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1631264928107 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1631264928107 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "read_end_flag sdram.v(261) " "Verilog HDL Implicit Net warning at sdram.v(261): created implicit net for \"read_end_flag\"" {  } { { "../rtl/sdram.v" "" { Text "E:/fpga/fpga_prac/sdram/rtl/sdram.v" 261 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1631264928108 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "rd_trigger sdram.v(270) " "Verilog HDL Implicit Net warning at sdram.v(270): created implicit net for \"rd_trigger\"" {  } { { "../rtl/sdram.v" "" { Text "E:/fpga/fpga_prac/sdram/rtl/sdram.v" 270 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1631264928108 ""}
{ "Error" "EVRFX_VERI_PROCEDURAL_ASSIGNMENT_TO_NON_REG" "write_en sdram.v(151) " "Verilog HDL Procedural Assignment error at sdram.v(151): object \"write_en\" on left-hand side of assignment must have a variable data type" {  } { { "../rtl/sdram.v" "" { Text "E:/fpga/fpga_prac/sdram/rtl/sdram.v" 151 0 0 } }  } 0 10137 "Verilog HDL Procedural Assignment error at %2!s!: object \"%1!s!\" on left-hand side of assignment must have a variable data type" 0 0 "Quartus II" 0 -1 1631264928109 ""}
{ "Error" "EVRFX_VERI_PROCEDURAL_ASSIGNMENT_TO_NON_REG" "write_en sdram.v(154) " "Verilog HDL Procedural Assignment error at sdram.v(154): object \"write_en\" on left-hand side of assignment must have a variable data type" {  } { { "../rtl/sdram.v" "" { Text "E:/fpga/fpga_prac/sdram/rtl/sdram.v" 154 0 0 } }  } 0 10137 "Verilog HDL Procedural Assignment error at %2!s!: object \"%1!s!\" on left-hand side of assignment must have a variable data type" 0 0 "Quartus II" 0 -1 1631264928109 ""}
{ "Error" "EVRFX_VERI_PROCEDURAL_ASSIGNMENT_TO_NON_REG" "write_en sdram.v(157) " "Verilog HDL Procedural Assignment error at sdram.v(157): object \"write_en\" on left-hand side of assignment must have a variable data type" {  } { { "../rtl/sdram.v" "" { Text "E:/fpga/fpga_prac/sdram/rtl/sdram.v" 157 0 0 } }  } 0 10137 "Verilog HDL Procedural Assignment error at %2!s!: object \"%1!s!\" on left-hand side of assignment must have a variable data type" 0 0 "Quartus II" 0 -1 1631264928109 ""}
{ "Error" "EVRFX_VERI_PROCEDURAL_ASSIGNMENT_TO_NON_REG" "read_en sdram.v(164) " "Verilog HDL Procedural Assignment error at sdram.v(164): object \"read_en\" on left-hand side of assignment must have a variable data type" {  } { { "../rtl/sdram.v" "" { Text "E:/fpga/fpga_prac/sdram/rtl/sdram.v" 164 0 0 } }  } 0 10137 "Verilog HDL Procedural Assignment error at %2!s!: object \"%1!s!\" on left-hand side of assignment must have a variable data type" 0 0 "Quartus II" 0 -1 1631264928110 ""}
{ "Error" "EVRFX_VERI_PROCEDURAL_ASSIGNMENT_TO_NON_REG" "read_en sdram.v(167) " "Verilog HDL Procedural Assignment error at sdram.v(167): object \"read_en\" on left-hand side of assignment must have a variable data type" {  } { { "../rtl/sdram.v" "" { Text "E:/fpga/fpga_prac/sdram/rtl/sdram.v" 167 0 0 } }  } 0 10137 "Verilog HDL Procedural Assignment error at %2!s!: object \"%1!s!\" on left-hand side of assignment must have a variable data type" 0 0 "Quartus II" 0 -1 1631264928110 ""}
{ "Error" "EVRFX_VERI_PROCEDURAL_ASSIGNMENT_TO_NON_REG" "read_en sdram.v(170) " "Verilog HDL Procedural Assignment error at sdram.v(170): object \"read_en\" on left-hand side of assignment must have a variable data type" {  } { { "../rtl/sdram.v" "" { Text "E:/fpga/fpga_prac/sdram/rtl/sdram.v" 170 0 0 } }  } 0 10137 "Verilog HDL Procedural Assignment error at %2!s!: object \"%1!s!\" on left-hand side of assignment must have a variable data type" 0 0 "Quartus II" 0 -1 1631264928110 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "rd_REQ read.v(314) " "Verilog HDL error at read.v(314): object \"rd_REQ\" is not declared" {  } { { "../rtl/read.v" "" { Text "E:/fpga/fpga_prac/sdram/rtl/read.v" 314 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared" 0 0 "Quartus II" 0 -1 1631264928111 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "rd_ACT read.v(317) " "Verilog HDL error at read.v(317): object \"rd_ACT\" is not declared" {  } { { "../rtl/read.v" "" { Text "E:/fpga/fpga_prac/sdram/rtl/read.v" 317 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared" 0 0 "Quartus II" 0 -1 1631264928111 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 8 s 2 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was unsuccessful. 8 errors, 2 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4612 " "Peak virtual memory: 4612 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1631264928557 ""} { "Error" "EQEXE_END_BANNER_TIME" "Fri Sep 10 17:08:48 2021 " "Processing ended: Fri Sep 10 17:08:48 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1631264928557 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1631264928557 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1631264928557 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1631264928557 ""}
