{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1544080806253 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition " "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1544080806266 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Dec 06 00:20:06 2018 " "Processing started: Thu Dec 06 00:20:06 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1544080806266 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544080806266 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off vga -c vga " "Command: quartus_map --read_settings_files=on --write_settings_files=off vga -c vga" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544080806266 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1544080807784 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1544080807784 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_640by480.v 1 1 " "Found 1 design units, including 1 entities, in source file vga_640by480.v" { { "Info" "ISGN_ENTITY_NAME" "1 vga_640by480 " "Found entity 1: vga_640by480" {  } { { "vga_640by480.v" "" { Text "C:/Users/steen/Desktop/ECE-3710/vga/vga_640by480.v" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544080826935 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544080826935 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bitgen_piano.v 1 1 " "Found 1 design units, including 1 entities, in source file bitgen_piano.v" { { "Info" "ISGN_ENTITY_NAME" "1 bitgen_piano " "Found entity 1: bitgen_piano" {  } { { "bitgen_piano.v" "" { Text "C:/Users/steen/Desktop/ECE-3710/vga/bitgen_piano.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544080826946 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544080826946 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "red RED vga_bitgen.v(7) " "Verilog HDL Declaration information at vga_bitgen.v(7): object \"red\" differs only in case from object \"RED\" in the same scope" {  } { { "vga_bitgen.v" "" { Text "C:/Users/steen/Desktop/ECE-3710/vga/vga_bitgen.v" 7 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1544080826956 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "green GREEN vga_bitgen.v(8) " "Verilog HDL Declaration information at vga_bitgen.v(8): object \"green\" differs only in case from object \"GREEN\" in the same scope" {  } { { "vga_bitgen.v" "" { Text "C:/Users/steen/Desktop/ECE-3710/vga/vga_bitgen.v" 8 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1544080826957 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "blue BLUE vga_bitgen.v(9) " "Verilog HDL Declaration information at vga_bitgen.v(9): object \"blue\" differs only in case from object \"BLUE\" in the same scope" {  } { { "vga_bitgen.v" "" { Text "C:/Users/steen/Desktop/ECE-3710/vga/vga_bitgen.v" 9 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1544080826957 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_bitgen.v 1 1 " "Found 1 design units, including 1 entities, in source file vga_bitgen.v" { { "Info" "ISGN_ENTITY_NAME" "1 vga_bitgen " "Found entity 1: vga_bitgen" {  } { { "vga_bitgen.v" "" { Text "C:/Users/steen/Desktop/ECE-3710/vga/vga_bitgen.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544080826958 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544080826958 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file vga_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 vga_tb " "Found entity 1: vga_tb" {  } { { "vga_tb.v" "" { Text "C:/Users/steen/Desktop/ECE-3710/vga/vga_tb.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544080826969 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544080826969 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file vga_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 vga_wrapper " "Found entity 1: vga_wrapper" {  } { { "vga_wrapper.v" "" { Text "C:/Users/steen/Desktop/ECE-3710/vga/vga_wrapper.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1544080826981 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544080826981 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "vga_wrapper " "Elaborating entity \"vga_wrapper\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1544080827076 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_640by480 vga_640by480:vga_ctrl " "Elaborating entity \"vga_640by480\" for hierarchy \"vga_640by480:vga_ctrl\"" {  } { { "vga_wrapper.v" "vga_ctrl" { Text "C:/Users/steen/Desktop/ECE-3710/vga/vga_wrapper.v" 34 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544080827080 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 vga_640by480.v(76) " "Verilog HDL assignment warning at vga_640by480.v(76): truncated value with size 32 to match size of target (11)" {  } { { "vga_640by480.v" "" { Text "C:/Users/steen/Desktop/ECE-3710/vga/vga_640by480.v" 76 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1544080827083 "|vga_wrapper|vga_640by480:vga_ctrl"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 vga_640by480.v(106) " "Verilog HDL assignment warning at vga_640by480.v(106): truncated value with size 32 to match size of target (11)" {  } { { "vga_640by480.v" "" { Text "C:/Users/steen/Desktop/ECE-3710/vga/vga_640by480.v" 106 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1544080827083 "|vga_wrapper|vga_640by480:vga_ctrl"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bitgen_piano bitgen_piano:vga_bitgen " "Elaborating entity \"bitgen_piano\" for hierarchy \"bitgen_piano:vga_bitgen\"" {  } { { "vga_wrapper.v" "vga_bitgen" { Text "C:/Users/steen/Desktop/ECE-3710/vga/vga_wrapper.v" 45 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544080827086 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 bitgen_piano.v(28) " "Verilog HDL assignment warning at bitgen_piano.v(28): truncated value with size 32 to match size of target (4)" {  } { { "bitgen_piano.v" "" { Text "C:/Users/steen/Desktop/ECE-3710/vga/bitgen_piano.v" 28 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1544080827102 "|vga_wrapper|bitgen_piano:vga_bitgen"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "i bitgen_piano.v(18) " "Verilog HDL Always Construct warning at bitgen_piano.v(18): inferring latch(es) for variable \"i\", which holds its previous value in one or more paths through the always construct" {  } { { "bitgen_piano.v" "" { Text "C:/Users/steen/Desktop/ECE-3710/vga/bitgen_piano.v" 18 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1544080827155 "|vga_wrapper|bitgen_piano:vga_bitgen"}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1544080828208 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC_HDR" "" "The following nodes have both tri-state and non-tri-state drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "bright " "Inserted always-enabled tri-state buffer between \"bright\" and its non-tri-state driver." {  } { { "vga_wrapper.v" "" { Text "C:/Users/steen/Desktop/ECE-3710/vga/vga_wrapper.v" 12 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1544080828239 ""}  } {  } 0 13034 "The following nodes have both tri-state and non-tri-state drivers" 0 0 "Analysis & Synthesis" 0 -1 1544080828239 ""}
{ "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_HDR" "" "One or more bidirectional pins are fed by always enabled tri-state buffers" { { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "bright " "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"bright\" is moved to its source" {  } { { "vga_wrapper.v" "" { Text "C:/Users/steen/Desktop/ECE-3710/vga/vga_wrapper.v" 12 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"%1!s!\" is moved to its source" 0 0 "Design Software" 0 -1 1544080828240 ""}  } {  } 0 13060 "One or more bidirectional pins are fed by always enabled tri-state buffers" 0 0 "Analysis & Synthesis" 0 -1 1544080828240 ""}
{ "Warning" "WMLS_MLS_ENABLED_OE" "" "TRI or OPNDRN buffers permanently enabled" { { "Warning" "WMLS_MLS_NODE_NAME" "bright~synth " "Node \"bright~synth\"" {  } { { "vga_wrapper.v" "" { Text "C:/Users/steen/Desktop/ECE-3710/vga/vga_wrapper.v" 12 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1544080828382 ""}  } {  } 0 13009 "TRI or OPNDRN buffers permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1544080828382 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1544080828540 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/steen/Desktop/ECE-3710/vga/output_files/vga.map.smsg " "Generated suppressed messages file C:/Users/steen/Desktop/ECE-3710/vga/output_files/vga.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1544080828980 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1544080829328 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1544080829328 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "144 " "Implemented 144 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Implemented 2 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1544080829478 ""} { "Info" "ICUT_CUT_TM_OPINS" "27 " "Implemented 27 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1544080829478 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "1 " "Implemented 1 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1544080829478 ""} { "Info" "ICUT_CUT_TM_LCELLS" "114 " "Implemented 114 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1544080829478 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1544080829478 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 10 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 10 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4832 " "Peak virtual memory: 4832 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1544080829546 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Dec 06 00:20:29 2018 " "Processing ended: Thu Dec 06 00:20:29 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1544080829546 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:23 " "Elapsed time: 00:00:23" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1544080829546 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:49 " "Total CPU time (on all processors): 00:00:49" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1544080829546 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1544080829546 ""}
