============================================================
  Generated by:           Genus(TM) Synthesis Solution 20.11-s111_1
  Generated on:           Apr 25 2022  03:58:54 am
  Module:                 filter
  Operating conditions:   PVT_0P7V_25C 
  Interconnect mode:      global
  Area mode:              physical library
============================================================

            Instance                    Module        Cell Count  Cell Area  Net Area   Total Area 
---------------------------------------------------------------------------------------------------
filter                                                      1792   1642.291  1238.301     2880.592 
  genblk1_0_.greater_than_inst   greater_than_eq               6      5.365     2.980        8.345 
    sr                           sr_latch                      3      2.799     0.998        3.797 
  genblk1_0_.less_than_inst      less_than_eq                  7      6.065     3.236        9.301 
    sr                           sr_latch_1                    3      2.799     0.998        3.797 
  genblk1_1_.greater_than_inst   greater_than_eq_1             6      5.365     2.980        8.345 
    sr                           sr_latch_2                    3      2.799     0.998        3.797 
  genblk1_1_.less_than_inst      less_than_eq_1                7      6.065     3.236        9.301 
    sr                           sr_latch_3                    3      2.799     0.998        3.797 
  genblk1_2_.greater_than_inst   greater_than_eq_2             6      5.365     2.980        8.345 
    sr                           sr_latch_4                    3      2.799     0.998        3.797 
  genblk1_2_.less_than_inst      less_than_eq_2                7      6.065     3.236        9.301 
    sr                           sr_latch_5                    3      2.799     0.998        3.797 
  genblk1_3_.greater_than_inst   greater_than_eq_3             6      5.365     2.980        8.345 
    sr                           sr_latch_6                    3      2.799     0.998        3.797 
  genblk1_3_.less_than_inst      less_than_eq_3                7      6.065     3.236        9.301 
    sr                           sr_latch_7                    3      2.799     0.998        3.797 
  genblk1_4_.greater_than_inst   greater_than_eq_4             6      5.365     2.980        8.345 
    sr                           sr_latch_8                    3      2.799     0.998        3.797 
  genblk1_4_.less_than_inst      less_than_eq_4                7      6.065     3.236        9.301 
    sr                           sr_latch_9                    3      2.799     0.998        3.797 
  genblk1_5_.greater_than_inst   greater_than_eq_5             6      5.365     2.980        8.345 
    sr                           sr_latch_10                   3      2.799     0.998        3.797 
  genblk1_5_.less_than_inst      less_than_eq_5                7      6.065     3.236        9.301 
    sr                           sr_latch_11                   3      2.799     0.998        3.797 
  genblk1_6_.greater_than_inst   greater_than_eq_6             6      5.365     2.980        8.345 
    sr                           sr_latch_12                   3      2.799     0.998        3.797 
  genblk1_6_.less_than_inst      less_than_eq_6                7      6.065     3.236        9.301 
    sr                           sr_latch_13                   3      2.799     0.998        3.797 
  genblk1_7_.greater_than_inst   greater_than_eq_7             6      5.365     2.980        8.345 
    sr                           sr_latch_14                   3      2.799     0.998        3.797 
  genblk1_7_.less_than_inst      less_than_eq_7                7      6.065     3.236        9.301 
    sr                           sr_latch_15                   3      2.799     0.998        3.797 
  genblk1_8_.greater_than_inst   greater_than_eq_8             6      5.365     2.980        8.345 
    sr                           sr_latch_16                   3      2.799     0.998        3.797 
  genblk1_8_.less_than_inst      less_than_eq_8                7      6.065     3.236        9.301 
    sr                           sr_latch_17                   3      2.799     0.998        3.797 
  genblk1_9_.greater_than_inst   greater_than_eq_9             6      5.365     2.980        8.345 
    sr                           sr_latch_18                   3      2.799     0.998        3.797 
  genblk1_9_.less_than_inst      less_than_eq_9                7      6.065     3.236        9.301 
    sr                           sr_latch_19                   3      2.799     0.998        3.797 
  genblk1_10_.greater_than_inst  greater_than_eq_10            6      5.365     2.980        8.345 
    sr                           sr_latch_20                   3      2.799     0.998        3.797 
  genblk1_10_.less_than_inst     less_than_eq_10               7      6.065     3.236        9.301 
    sr                           sr_latch_21                   3      2.799     0.998        3.797 
  genblk1_11_.greater_than_inst  greater_than_eq_11            6      5.365     2.980        8.345 
    sr                           sr_latch_22                   3      2.799     0.998        3.797 
  genblk1_11_.less_than_inst     less_than_eq_11               7      6.065     3.236        9.301 
    sr                           sr_latch_23                   3      2.799     0.998        3.797 
  genblk1_12_.greater_than_inst  greater_than_eq_12            6      5.365     2.980        8.345 
    sr                           sr_latch_24                   3      2.799     0.998        3.797 
  genblk1_12_.less_than_inst     less_than_eq_12               7      6.065     3.236        9.301 
    sr                           sr_latch_25                   3      2.799     0.998        3.797 
  genblk1_13_.greater_than_inst  greater_than_eq_13            6      5.365     2.980        8.345 
    sr                           sr_latch_26                   3      2.799     0.998        3.797 
  genblk1_13_.less_than_inst     less_than_eq_13               7      6.065     3.236        9.301 
    sr                           sr_latch_27                   3      2.799     0.998        3.797 
  genblk1_14_.greater_than_inst  greater_than_eq_14            6      5.365     2.980        8.345 
    sr                           sr_latch_28                   3      2.799     0.998        3.797 
  genblk1_14_.less_than_inst     less_than_eq_14               7      6.065     3.236        9.301 
    sr                           sr_latch_29                   3      2.799     0.998        3.797 
  genblk1_15_.greater_than_inst  greater_than_eq_15            6      5.365     2.980        8.345 
    sr                           sr_latch_30                   3      2.799     0.998        3.797 
  genblk1_15_.less_than_inst     less_than_eq_15               7      6.065     3.236        9.301 
    sr                           sr_latch_31                   3      2.799     0.998        3.797 
  genblk1_16_.greater_than_inst  greater_than_eq_16            6      5.365     2.980        8.345 
    sr                           sr_latch_32                   3      2.799     0.998        3.797 
  genblk1_16_.less_than_inst     less_than_eq_16               7      6.065     3.236        9.301 
    sr                           sr_latch_33                   3      2.799     0.998        3.797 
  genblk1_17_.greater_than_inst  greater_than_eq_17            6      5.365     2.980        8.345 
    sr                           sr_latch_34                   3      2.799     0.998        3.797 
  genblk1_17_.less_than_inst     less_than_eq_17               7      6.065     3.236        9.301 
    sr                           sr_latch_35                   3      2.799     0.998        3.797 
  genblk1_18_.greater_than_inst  greater_than_eq_18            6      5.365     2.980        8.345 
    sr                           sr_latch_36                   3      2.799     0.998        3.797 
  genblk1_18_.less_than_inst     less_than_eq_18               7      6.065     3.236        9.301 
    sr                           sr_latch_37                   3      2.799     0.998        3.797 
  genblk1_19_.greater_than_inst  greater_than_eq_19            6      5.365     2.980        8.345 
    sr                           sr_latch_38                   3      2.799     0.998        3.797 
  genblk1_19_.less_than_inst     less_than_eq_19               7      6.065     3.236        9.301 
    sr                           sr_latch_39                   3      2.799     0.998        3.797 
  genblk1_20_.greater_than_inst  greater_than_eq_20            6      5.365     2.980        8.345 
    sr                           sr_latch_40                   3      2.799     0.998        3.797 
  genblk1_20_.less_than_inst     less_than_eq_20               7      6.065     3.236        9.301 
    sr                           sr_latch_41                   3      2.799     0.998        3.797 
  genblk1_21_.greater_than_inst  greater_than_eq_21            6      5.365     2.980        8.345 
    sr                           sr_latch_42                   3      2.799     0.998        3.797 
  genblk1_21_.less_than_inst     less_than_eq_21               7      6.065     3.236        9.301 
    sr                           sr_latch_43                   3      2.799     0.998        3.797 
  genblk1_22_.greater_than_inst  greater_than_eq_22            6      5.365     2.980        8.345 
    sr                           sr_latch_44                   3      2.799     0.998        3.797 
  genblk1_22_.less_than_inst     less_than_eq_22               7      6.065     3.236        9.301 
    sr                           sr_latch_45                   3      2.799     0.998        3.797 
  genblk1_23_.greater_than_inst  greater_than_eq_23            6      5.365     2.980        8.345 
    sr                           sr_latch_46                   3      2.799     0.998        3.797 
  genblk1_23_.less_than_inst     less_than_eq_23               7      6.065     3.236        9.301 
    sr                           sr_latch_47                   3      2.799     0.998        3.797 
  genblk1_24_.greater_than_inst  greater_than_eq_24            6      5.365     2.980        8.345 
    sr                           sr_latch_48                   3      2.799     0.998        3.797 
  genblk1_24_.less_than_inst     less_than_eq_24               7      6.065     3.236        9.301 
    sr                           sr_latch_49                   3      2.799     0.998        3.797 
  genblk1_25_.greater_than_inst  greater_than_eq_25            6      5.365     2.980        8.345 
    sr                           sr_latch_50                   3      2.799     0.998        3.797 
  genblk1_25_.less_than_inst     less_than_eq_25               7      6.065     3.236        9.301 
    sr                           sr_latch_51                   3      2.799     0.998        3.797 
  genblk1_26_.greater_than_inst  greater_than_eq_26            6      5.365     2.980        8.345 
    sr                           sr_latch_52                   3      2.799     0.998        3.797 
  genblk1_26_.less_than_inst     less_than_eq_26               7      6.065     3.236        9.301 
    sr                           sr_latch_53                   3      2.799     0.998        3.797 
  genblk1_27_.greater_than_inst  greater_than_eq_27            6      5.365     2.980        8.345 
    sr                           sr_latch_54                   3      2.799     0.998        3.797 
  genblk1_27_.less_than_inst     less_than_eq_27               7      6.065     3.236        9.301 
    sr                           sr_latch_55                   3      2.799     0.998        3.797 
  genblk1_28_.greater_than_inst  greater_than_eq_28            6      5.365     2.980        8.345 
    sr                           sr_latch_56                   3      2.799     0.998        3.797 
  genblk1_28_.less_than_inst     less_than_eq_28               7      6.065     3.236        9.301 
    sr                           sr_latch_57                   3      2.799     0.998        3.797 
  genblk1_29_.greater_than_inst  greater_than_eq_29            6      5.365     2.980        8.345 
    sr                           sr_latch_58                   3      2.799     0.998        3.797 
  genblk1_29_.less_than_inst     less_than_eq_29               7      6.065     3.236        9.301 
    sr                           sr_latch_59                   3      2.799     0.998        3.797 
  genblk1_30_.greater_than_inst  greater_than_eq_30            6      5.365     2.980        8.345 
    sr                           sr_latch_60                   3      2.799     0.998        3.797 
  genblk1_30_.less_than_inst     less_than_eq_30               7      6.065     3.236        9.301 
    sr                           sr_latch_61                   3      2.799     0.998        3.797 
  genblk1_31_.greater_than_inst  greater_than_eq_31            6      5.365     2.980        8.345 
    sr                           sr_latch_62                   3      2.799     0.998        3.797 
  genblk1_31_.less_than_inst     less_than_eq_31               7      6.065     3.236        9.301 
    sr                           sr_latch_63                   3      2.799     0.998        3.797 
  genblk1_32_.greater_than_inst  greater_than_eq_32            6      5.365     2.980        8.345 
    sr                           sr_latch_64                   3      2.799     0.998        3.797 
  genblk1_32_.less_than_inst     less_than_eq_32               7      6.065     3.236        9.301 
    sr                           sr_latch_65                   3      2.799     0.998        3.797 
  genblk1_33_.greater_than_inst  greater_than_eq_33            6      5.365     2.980        8.345 
    sr                           sr_latch_66                   3      2.799     0.998        3.797 
  genblk1_33_.less_than_inst     less_than_eq_33               7      6.065     3.236        9.301 
    sr                           sr_latch_67                   3      2.799     0.998        3.797 
  genblk1_34_.greater_than_inst  greater_than_eq_34            6      5.365     2.980        8.345 
    sr                           sr_latch_68                   3      2.799     0.998        3.797 
  genblk1_34_.less_than_inst     less_than_eq_34               7      6.065     3.236        9.301 
    sr                           sr_latch_69                   3      2.799     0.998        3.797 
  genblk1_35_.greater_than_inst  greater_than_eq_35            6      5.365     2.980        8.345 
    sr                           sr_latch_70                   3      2.799     0.998        3.797 
  genblk1_35_.less_than_inst     less_than_eq_35               7      6.065     3.236        9.301 
    sr                           sr_latch_71                   3      2.799     0.998        3.797 
  genblk1_36_.greater_than_inst  greater_than_eq_36            6      5.365     2.980        8.345 
    sr                           sr_latch_72                   3      2.799     0.998        3.797 
  genblk1_36_.less_than_inst     less_than_eq_36               7      6.065     3.236        9.301 
    sr                           sr_latch_73                   3      2.799     0.998        3.797 
  genblk1_37_.greater_than_inst  greater_than_eq_37            6      5.365     2.980        8.345 
    sr                           sr_latch_74                   3      2.799     0.998        3.797 
  genblk1_37_.less_than_inst     less_than_eq_37               7      6.065     3.236        9.301 
    sr                           sr_latch_75                   3      2.799     0.998        3.797 
  genblk1_38_.greater_than_inst  greater_than_eq_38            6      5.365     2.980        8.345 
    sr                           sr_latch_76                   3      2.799     0.998        3.797 
  genblk1_38_.less_than_inst     less_than_eq_38               7      6.065     3.236        9.301 
    sr                           sr_latch_77                   3      2.799     0.998        3.797 
  genblk1_39_.greater_than_inst  greater_than_eq_39            6      5.365     2.980        8.345 
    sr                           sr_latch_78                   3      2.799     0.998        3.797 
  genblk1_39_.less_than_inst     less_than_eq_39               7      6.065     3.236        9.301 
    sr                           sr_latch_79                   3      2.799     0.998        3.797 
  genblk1_40_.greater_than_inst  greater_than_eq_40            6      5.365     2.980        8.345 
    sr                           sr_latch_80                   3      2.799     0.998        3.797 
  genblk1_40_.less_than_inst     less_than_eq_40               7      6.065     3.236        9.301 
    sr                           sr_latch_81                   3      2.799     0.998        3.797 
  genblk1_41_.greater_than_inst  greater_than_eq_41            6      5.365     2.980        8.345 
    sr                           sr_latch_82                   3      2.799     0.998        3.797 
  genblk1_41_.less_than_inst     less_than_eq_41               7      6.065     3.236        9.301 
    sr                           sr_latch_83                   3      2.799     0.998        3.797 
  genblk1_42_.greater_than_inst  greater_than_eq_42            6      5.365     2.980        8.345 
    sr                           sr_latch_84                   3      2.799     0.998        3.797 
  genblk1_42_.less_than_inst     less_than_eq_42               7      6.065     3.236        9.301 
    sr                           sr_latch_85                   3      2.799     0.998        3.797 
  genblk1_43_.greater_than_inst  greater_than_eq_43            6      5.365     2.980        8.345 
    sr                           sr_latch_86                   3      2.799     0.998        3.797 
  genblk1_43_.less_than_inst     less_than_eq_43               7      6.065     3.236        9.301 
    sr                           sr_latch_87                   3      2.799     0.998        3.797 
  genblk1_44_.greater_than_inst  greater_than_eq_44            6      5.365     2.980        8.345 
    sr                           sr_latch_88                   3      2.799     0.998        3.797 
  genblk1_44_.less_than_inst     less_than_eq_44               7      6.065     3.236        9.301 
    sr                           sr_latch_89                   3      2.799     0.998        3.797 
  genblk1_45_.greater_than_inst  greater_than_eq_45            6      5.365     2.980        8.345 
    sr                           sr_latch_90                   3      2.799     0.998        3.797 
  genblk1_45_.less_than_inst     less_than_eq_45               7      6.065     3.236        9.301 
    sr                           sr_latch_91                   3      2.799     0.998        3.797 
  genblk1_46_.greater_than_inst  greater_than_eq_46            6      5.365     2.980        8.345 
    sr                           sr_latch_92                   3      2.799     0.998        3.797 
  genblk1_46_.less_than_inst     less_than_eq_46               7      6.065     3.236        9.301 
    sr                           sr_latch_93                   3      2.799     0.998        3.797 
  genblk1_47_.greater_than_inst  greater_than_eq_47            6      5.365     2.980        8.345 
    sr                           sr_latch_94                   3      2.799     0.998        3.797 
  genblk1_47_.less_than_inst     less_than_eq_47               7      6.065     3.236        9.301 
    sr                           sr_latch_95                   3      2.799     0.998        3.797 
  genblk1_48_.greater_than_inst  greater_than_eq_48            6      5.365     2.980        8.345 
    sr                           sr_latch_96                   3      2.799     0.998        3.797 
  genblk1_48_.less_than_inst     less_than_eq_48               7      6.065     3.236        9.301 
    sr                           sr_latch_97                   3      2.799     0.998        3.797 
  genblk1_49_.greater_than_inst  greater_than_eq_49            6      5.365     2.980        8.345 
    sr                           sr_latch_98                   3      2.799     0.998        3.797 
  genblk1_49_.less_than_inst     less_than_eq_49               7      6.065     3.236        9.301 
    sr                           sr_latch_99                   3      2.799     0.998        3.797 
  genblk1_50_.greater_than_inst  greater_than_eq_50            6      5.365     2.980        8.345 
    sr                           sr_latch_100                  3      2.799     0.998        3.797 
  genblk1_50_.less_than_inst     less_than_eq_50               7      6.065     3.236        9.301 
    sr                           sr_latch_101                  3      2.799     0.998        3.797 
  genblk1_51_.greater_than_inst  greater_than_eq_51            6      5.365     2.980        8.345 
    sr                           sr_latch_102                  3      2.799     0.998        3.797 
  genblk1_51_.less_than_inst     less_than_eq_51               7      6.065     3.236        9.301 
    sr                           sr_latch_103                  3      2.799     0.998        3.797 
  genblk1_52_.greater_than_inst  greater_than_eq_52            6      5.365     2.980        8.345 
    sr                           sr_latch_104                  3      2.799     0.998        3.797 
  genblk1_52_.less_than_inst     less_than_eq_52               7      6.065     3.236        9.301 
    sr                           sr_latch_105                  3      2.799     0.998        3.797 
  genblk1_53_.greater_than_inst  greater_than_eq_53            6      5.365     2.980        8.345 
    sr                           sr_latch_106                  3      2.799     0.998        3.797 
  genblk1_53_.less_than_inst     less_than_eq_53               7      6.065     3.236        9.301 
    sr                           sr_latch_107                  3      2.799     0.998        3.797 
  genblk1_54_.greater_than_inst  greater_than_eq_54            6      5.365     2.980        8.345 
    sr                           sr_latch_108                  3      2.799     0.998        3.797 
  genblk1_54_.less_than_inst     less_than_eq_54               7      6.065     3.236        9.301 
    sr                           sr_latch_109                  3      2.799     0.998        3.797 
  genblk1_55_.greater_than_inst  greater_than_eq_55            6      5.365     2.980        8.345 
    sr                           sr_latch_110                  3      2.799     0.998        3.797 
  genblk1_55_.less_than_inst     less_than_eq_55               7      6.065     3.236        9.301 
    sr                           sr_latch_111                  3      2.799     0.998        3.797 
  genblk1_56_.greater_than_inst  greater_than_eq_56            6      5.365     2.980        8.345 
    sr                           sr_latch_112                  3      2.799     0.998        3.797 
  genblk1_56_.less_than_inst     less_than_eq_56               7      6.065     3.236        9.301 
    sr                           sr_latch_113                  3      2.799     0.998        3.797 
  genblk1_57_.greater_than_inst  greater_than_eq_57            6      5.365     2.980        8.345 
    sr                           sr_latch_114                  3      2.799     0.998        3.797 
  genblk1_57_.less_than_inst     less_than_eq_57               7      6.065     3.236        9.301 
    sr                           sr_latch_115                  3      2.799     0.998        3.797 
  genblk1_58_.greater_than_inst  greater_than_eq_58            6      5.365     2.980        8.345 
    sr                           sr_latch_116                  3      2.799     0.998        3.797 
  genblk1_58_.less_than_inst     less_than_eq_58               7      6.065     3.236        9.301 
    sr                           sr_latch_117                  3      2.799     0.998        3.797 
  genblk1_59_.greater_than_inst  greater_than_eq_59            6      5.365     2.980        8.345 
    sr                           sr_latch_118                  3      2.799     0.998        3.797 
  genblk1_59_.less_than_inst     less_than_eq_59               7      6.065     3.236        9.301 
    sr                           sr_latch_119                  3      2.799     0.998        3.797 
  genblk1_60_.greater_than_inst  greater_than_eq_60            6      5.365     2.980        8.345 
    sr                           sr_latch_120                  3      2.799     0.998        3.797 
  genblk1_60_.less_than_inst     less_than_eq_60               7      6.065     3.236        9.301 
    sr                           sr_latch_121                  3      2.799     0.998        3.797 
  genblk1_61_.greater_than_inst  greater_than_eq_61            6      5.365     2.980        8.345 
    sr                           sr_latch_122                  3      2.799     0.998        3.797 
  genblk1_61_.less_than_inst     less_than_eq_61               7      6.065     3.236        9.301 
    sr                           sr_latch_123                  3      2.799     0.998        3.797 
  genblk1_62_.greater_than_inst  greater_than_eq_62            6      5.365     2.980        8.345 
    sr                           sr_latch_124                  3      2.799     0.998        3.797 
  genblk1_62_.less_than_inst     less_than_eq_62               7      6.065     3.236        9.301 
    sr                           sr_latch_125                  3      2.799     0.998        3.797 
  genblk1_63_.greater_than_inst  greater_than_eq_63            6      5.365     2.980        8.345 
    sr                           sr_latch_126                  3      2.799     0.998        3.797 
  genblk1_63_.less_than_inst     less_than_eq_63               7      6.065     3.236        9.301 
    sr                           sr_latch_127                  3      2.799     0.998        3.797 
  genblk1_64_.greater_than_inst  greater_than_eq_64            6      5.365     2.980        8.345 
    sr                           sr_latch_128                  3      2.799     0.998        3.797 
  genblk1_64_.less_than_inst     less_than_eq_64               7      6.065     3.236        9.301 
    sr                           sr_latch_129                  3      2.799     0.998        3.797 
  genblk1_65_.greater_than_inst  greater_than_eq_65            6      5.365     2.980        8.345 
    sr                           sr_latch_130                  3      2.799     0.998        3.797 
  genblk1_65_.less_than_inst     less_than_eq_65               7      6.065     3.236        9.301 
    sr                           sr_latch_131                  3      2.799     0.998        3.797 
  genblk1_66_.greater_than_inst  greater_than_eq_66            6      5.365     2.980        8.345 
    sr                           sr_latch_132                  3      2.799     0.998        3.797 
  genblk1_66_.less_than_inst     less_than_eq_66               7      6.065     3.236        9.301 
    sr                           sr_latch_133                  3      2.799     0.998        3.797 
  genblk1_67_.greater_than_inst  greater_than_eq_67            6      5.365     2.980        8.345 
    sr                           sr_latch_134                  3      2.799     0.998        3.797 
  genblk1_67_.less_than_inst     less_than_eq_67               7      6.065     3.236        9.301 
    sr                           sr_latch_135                  3      2.799     0.998        3.797 
  genblk1_68_.greater_than_inst  greater_than_eq_68            6      5.365     2.980        8.345 
    sr                           sr_latch_136                  3      2.799     0.998        3.797 
  genblk1_68_.less_than_inst     less_than_eq_68               7      6.065     3.236        9.301 
    sr                           sr_latch_137                  3      2.799     0.998        3.797 
  genblk1_69_.greater_than_inst  greater_than_eq_69            6      5.365     2.980        8.345 
    sr                           sr_latch_138                  3      2.799     0.998        3.797 
  genblk1_69_.less_than_inst     less_than_eq_69               7      6.065     3.236        9.301 
    sr                           sr_latch_139                  3      2.799     0.998        3.797 
  genblk1_70_.greater_than_inst  greater_than_eq_70            6      5.365     2.980        8.345 
    sr                           sr_latch_140                  3      2.799     0.998        3.797 
  genblk1_70_.less_than_inst     less_than_eq_70               7      6.065     3.236        9.301 
    sr                           sr_latch_141                  3      2.799     0.998        3.797 
  genblk1_71_.greater_than_inst  greater_than_eq_71            6      5.365     2.980        8.345 
    sr                           sr_latch_142                  3      2.799     0.998        3.797 
  genblk1_71_.less_than_inst     less_than_eq_71               7      6.065     3.236        9.301 
    sr                           sr_latch_143                  3      2.799     0.998        3.797 
  genblk1_72_.greater_than_inst  greater_than_eq_72            6      5.365     2.980        8.345 
    sr                           sr_latch_144                  3      2.799     0.998        3.797 
  genblk1_72_.less_than_inst     less_than_eq_72               7      6.065     3.236        9.301 
    sr                           sr_latch_145                  3      2.799     0.998        3.797 
  genblk1_73_.greater_than_inst  greater_than_eq_73            6      5.365     2.980        8.345 
    sr                           sr_latch_146                  3      2.799     0.998        3.797 
  genblk1_73_.less_than_inst     less_than_eq_73               7      6.065     3.236        9.301 
    sr                           sr_latch_147                  3      2.799     0.998        3.797 
  genblk1_74_.greater_than_inst  greater_than_eq_74            6      5.365     2.980        8.345 
    sr                           sr_latch_148                  3      2.799     0.998        3.797 
  genblk1_74_.less_than_inst     less_than_eq_74               7      6.065     3.236        9.301 
    sr                           sr_latch_149                  3      2.799     0.998        3.797 
  genblk1_75_.greater_than_inst  greater_than_eq_75            6      5.365     2.980        8.345 
    sr                           sr_latch_150                  3      2.799     0.998        3.797 
  genblk1_75_.less_than_inst     less_than_eq_75               7      6.065     3.236        9.301 
    sr                           sr_latch_151                  3      2.799     0.998        3.797 
  genblk1_76_.greater_than_inst  greater_than_eq_76            6      5.365     2.980        8.345 
    sr                           sr_latch_152                  3      2.799     0.998        3.797 
  genblk1_76_.less_than_inst     less_than_eq_76               7      6.065     3.236        9.301 
    sr                           sr_latch_153                  3      2.799     0.998        3.797 
  genblk1_77_.greater_than_inst  greater_than_eq_77            6      5.365     2.980        8.345 
    sr                           sr_latch_154                  3      2.799     0.998        3.797 
  genblk1_77_.less_than_inst     less_than_eq_77               7      6.065     3.236        9.301 
    sr                           sr_latch_155                  3      2.799     0.998        3.797 
  genblk1_78_.greater_than_inst  greater_than_eq_78            6      5.365     2.980        8.345 
    sr                           sr_latch_156                  3      2.799     0.998        3.797 
  genblk1_78_.less_than_inst     less_than_eq_78               7      6.065     3.236        9.301 
    sr                           sr_latch_157                  3      2.799     0.998        3.797 
  genblk1_79_.greater_than_inst  greater_than_eq_79            6      5.365     2.980        8.345 
    sr                           sr_latch_158                  3      2.799     0.998        3.797 
  genblk1_79_.less_than_inst     less_than_eq_79               7      6.065     3.236        9.301 
    sr                           sr_latch_159                  3      2.799     0.998        3.797 
  genblk1_80_.greater_than_inst  greater_than_eq_80            6      5.365     2.980        8.345 
    sr                           sr_latch_160                  3      2.799     0.998        3.797 
  genblk1_80_.less_than_inst     less_than_eq_80               7      6.065     3.236        9.301 
    sr                           sr_latch_161                  3      2.799     0.998        3.797 
  genblk1_81_.greater_than_inst  greater_than_eq_81            6      5.365     2.980        8.345 
    sr                           sr_latch_162                  3      2.799     0.998        3.797 
  genblk1_81_.less_than_inst     less_than_eq_81               7      6.065     3.236        9.301 
    sr                           sr_latch_163                  3      2.799     0.998        3.797 
  genblk1_82_.greater_than_inst  greater_than_eq_82            6      5.365     2.980        8.345 
    sr                           sr_latch_164                  3      2.799     0.998        3.797 
  genblk1_82_.less_than_inst     less_than_eq_82               7      6.065     3.236        9.301 
    sr                           sr_latch_165                  3      2.799     0.998        3.797 
  genblk1_83_.greater_than_inst  greater_than_eq_83            6      5.365     2.980        8.345 
    sr                           sr_latch_166                  3      2.799     0.998        3.797 
  genblk1_83_.less_than_inst     less_than_eq_83               7      6.065     3.236        9.301 
    sr                           sr_latch_167                  3      2.799     0.998        3.797 
  genblk1_84_.greater_than_inst  greater_than_eq_84            6      5.365     2.980        8.345 
    sr                           sr_latch_168                  3      2.799     0.998        3.797 
  genblk1_84_.less_than_inst     less_than_eq_84               7      6.065     3.236        9.301 
    sr                           sr_latch_169                  3      2.799     0.998        3.797 
  genblk1_85_.greater_than_inst  greater_than_eq_85            6      5.365     2.980        8.345 
    sr                           sr_latch_170                  3      2.799     0.998        3.797 
  genblk1_85_.less_than_inst     less_than_eq_85               7      6.065     3.236        9.301 
    sr                           sr_latch_171                  3      2.799     0.998        3.797 
  genblk1_86_.greater_than_inst  greater_than_eq_86            6      5.365     2.980        8.345 
    sr                           sr_latch_172                  3      2.799     0.998        3.797 
  genblk1_86_.less_than_inst     less_than_eq_86               7      6.065     3.236        9.301 
    sr                           sr_latch_173                  3      2.799     0.998        3.797 
  genblk1_87_.greater_than_inst  greater_than_eq_87            6      5.365     2.980        8.345 
    sr                           sr_latch_174                  3      2.799     0.998        3.797 
  genblk1_87_.less_than_inst     less_than_eq_87               7      6.065     3.236        9.301 
    sr                           sr_latch_175                  3      2.799     0.998        3.797 
  genblk1_88_.greater_than_inst  greater_than_eq_88            6      5.365     2.980        8.345 
    sr                           sr_latch_176                  3      2.799     0.998        3.797 
  genblk1_88_.less_than_inst     less_than_eq_88               7      6.065     3.236        9.301 
    sr                           sr_latch_177                  3      2.799     0.998        3.797 
  genblk1_89_.greater_than_inst  greater_than_eq_89            6      5.365     2.980        8.345 
    sr                           sr_latch_178                  3      2.799     0.998        3.797 
  genblk1_89_.less_than_inst     less_than_eq_89               7      6.065     3.236        9.301 
    sr                           sr_latch_179                  3      2.799     0.998        3.797 
  genblk1_90_.greater_than_inst  greater_than_eq_90            6      5.365     2.980        8.345 
    sr                           sr_latch_180                  3      2.799     0.998        3.797 
  genblk1_90_.less_than_inst     less_than_eq_90               7      6.065     3.236        9.301 
    sr                           sr_latch_181                  3      2.799     0.998        3.797 
  genblk1_91_.greater_than_inst  greater_than_eq_91            6      5.365     2.980        8.345 
    sr                           sr_latch_182                  3      2.799     0.998        3.797 
  genblk1_91_.less_than_inst     less_than_eq_91               7      6.065     3.236        9.301 
    sr                           sr_latch_183                  3      2.799     0.998        3.797 
  genblk1_92_.greater_than_inst  greater_than_eq_92            6      5.365     2.980        8.345 
    sr                           sr_latch_184                  3      2.799     0.998        3.797 
  genblk1_92_.less_than_inst     less_than_eq_92               7      6.065     3.236        9.301 
    sr                           sr_latch_185                  3      2.799     0.998        3.797 
  genblk1_93_.greater_than_inst  greater_than_eq_93            6      5.365     2.980        8.345 
    sr                           sr_latch_186                  3      2.799     0.998        3.797 
  genblk1_93_.less_than_inst     less_than_eq_93               7      6.065     3.236        9.301 
    sr                           sr_latch_187                  3      2.799     0.998        3.797 
  genblk1_94_.greater_than_inst  greater_than_eq_94            6      5.365     2.980        8.345 
    sr                           sr_latch_188                  3      2.799     0.998        3.797 
  genblk1_94_.less_than_inst     less_than_eq_94               7      6.065     3.236        9.301 
    sr                           sr_latch_189                  3      2.799     0.998        3.797 
  genblk1_95_.greater_than_inst  greater_than_eq_95            6      5.365     2.980        8.345 
    sr                           sr_latch_190                  3      2.799     0.998        3.797 
  genblk1_95_.less_than_inst     less_than_eq_95               7      6.065     3.236        9.301 
    sr                           sr_latch_191                  3      2.799     0.998        3.797 
  genblk1_96_.greater_than_inst  greater_than_eq_96            6      5.365     2.980        8.345 
    sr                           sr_latch_192                  3      2.799     0.998        3.797 
  genblk1_96_.less_than_inst     less_than_eq_96               7      6.065     3.236        9.301 
    sr                           sr_latch_193                  3      2.799     0.998        3.797 
  genblk1_97_.greater_than_inst  greater_than_eq_97            6      5.365     2.980        8.345 
    sr                           sr_latch_194                  3      2.799     0.998        3.797 
  genblk1_97_.less_than_inst     less_than_eq_97               7      6.065     3.236        9.301 
    sr                           sr_latch_195                  3      2.799     0.998        3.797 
  genblk1_98_.greater_than_inst  greater_than_eq_98            6      5.365     2.980        8.345 
    sr                           sr_latch_196                  3      2.799     0.998        3.797 
  genblk1_98_.less_than_inst     less_than_eq_98               7      6.065     3.236        9.301 
    sr                           sr_latch_197                  3      2.799     0.998        3.797 
  genblk1_99_.greater_than_inst  greater_than_eq_99            6      5.365     2.980        8.345 
    sr                           sr_latch_198                  3      2.799     0.998        3.797 
  genblk1_99_.less_than_inst     less_than_eq_99               7      6.065     3.236        9.301 
    sr                           sr_latch_199                  3      2.799     0.998        3.797 
  genblk1_100_.greater_than_inst greater_than_eq_100           6      5.365     2.980        8.345 
    sr                           sr_latch_200                  3      2.799     0.998        3.797 
  genblk1_100_.less_than_inst    less_than_eq_100              7      6.065     3.236        9.301 
    sr                           sr_latch_201                  3      2.799     0.998        3.797 
  genblk1_101_.greater_than_inst greater_than_eq_101           6      5.365     2.980        8.345 
    sr                           sr_latch_202                  3      2.799     0.998        3.797 
  genblk1_101_.less_than_inst    less_than_eq_101              7      6.065     3.236        9.301 
    sr                           sr_latch_203                  3      2.799     0.998        3.797 
  genblk1_102_.greater_than_inst greater_than_eq_102           6      5.365     2.980        8.345 
    sr                           sr_latch_204                  3      2.799     0.998        3.797 
  genblk1_102_.less_than_inst    less_than_eq_102              7      6.065     3.236        9.301 
    sr                           sr_latch_205                  3      2.799     0.998        3.797 
  genblk1_103_.greater_than_inst greater_than_eq_103           6      5.365     2.980        8.345 
    sr                           sr_latch_206                  3      2.799     0.998        3.797 
  genblk1_103_.less_than_inst    less_than_eq_103              7      6.065     3.236        9.301 
    sr                           sr_latch_207                  3      2.799     0.998        3.797 
  genblk1_104_.greater_than_inst greater_than_eq_104           6      5.365     2.980        8.345 
    sr                           sr_latch_208                  3      2.799     0.998        3.797 
  genblk1_104_.less_than_inst    less_than_eq_104              7      6.065     3.236        9.301 
    sr                           sr_latch_209                  3      2.799     0.998        3.797 
  genblk1_105_.greater_than_inst greater_than_eq_105           6      5.365     2.980        8.345 
    sr                           sr_latch_210                  3      2.799     0.998        3.797 
  genblk1_105_.less_than_inst    less_than_eq_105              7      6.065     3.236        9.301 
    sr                           sr_latch_211                  3      2.799     0.998        3.797 
  genblk1_106_.greater_than_inst greater_than_eq_106           6      5.365     2.980        8.345 
    sr                           sr_latch_212                  3      2.799     0.998        3.797 
  genblk1_106_.less_than_inst    less_than_eq_106              7      6.065     3.236        9.301 
    sr                           sr_latch_213                  3      2.799     0.998        3.797 
  genblk1_107_.greater_than_inst greater_than_eq_107           6      5.365     2.980        8.345 
    sr                           sr_latch_214                  3      2.799     0.998        3.797 
  genblk1_107_.less_than_inst    less_than_eq_107              7      6.065     3.236        9.301 
    sr                           sr_latch_215                  3      2.799     0.998        3.797 
  genblk1_108_.greater_than_inst greater_than_eq_108           6      5.365     2.980        8.345 
    sr                           sr_latch_216                  3      2.799     0.998        3.797 
  genblk1_108_.less_than_inst    less_than_eq_108              7      6.065     3.236        9.301 
    sr                           sr_latch_217                  3      2.799     0.998        3.797 
  genblk1_109_.greater_than_inst greater_than_eq_109           6      5.365     2.980        8.345 
    sr                           sr_latch_218                  3      2.799     0.998        3.797 
  genblk1_109_.less_than_inst    less_than_eq_109              7      6.065     3.236        9.301 
    sr                           sr_latch_219                  3      2.799     0.998        3.797 
  genblk1_110_.greater_than_inst greater_than_eq_110           6      5.365     2.980        8.345 
    sr                           sr_latch_220                  3      2.799     0.998        3.797 
  genblk1_110_.less_than_inst    less_than_eq_110              7      6.065     3.236        9.301 
    sr                           sr_latch_221                  3      2.799     0.998        3.797 
  genblk1_111_.greater_than_inst greater_than_eq_111           6      5.365     2.980        8.345 
    sr                           sr_latch_222                  3      2.799     0.998        3.797 
  genblk1_111_.less_than_inst    less_than_eq_111              7      6.065     3.236        9.301 
    sr                           sr_latch_223                  3      2.799     0.998        3.797 
  genblk1_112_.greater_than_inst greater_than_eq_112           6      5.365     2.980        8.345 
    sr                           sr_latch_224                  3      2.799     0.998        3.797 
  genblk1_112_.less_than_inst    less_than_eq_112              7      6.065     3.236        9.301 
    sr                           sr_latch_225                  3      2.799     0.998        3.797 
  genblk1_113_.greater_than_inst greater_than_eq_113           6      5.365     2.980        8.345 
    sr                           sr_latch_226                  3      2.799     0.998        3.797 
  genblk1_113_.less_than_inst    less_than_eq_113              7      6.065     3.236        9.301 
    sr                           sr_latch_227                  3      2.799     0.998        3.797 
  genblk1_114_.greater_than_inst greater_than_eq_114           6      5.365     2.980        8.345 
    sr                           sr_latch_228                  3      2.799     0.998        3.797 
  genblk1_114_.less_than_inst    less_than_eq_114              7      6.065     3.236        9.301 
    sr                           sr_latch_229                  3      2.799     0.998        3.797 
  genblk1_115_.greater_than_inst greater_than_eq_115           6      5.365     2.980        8.345 
    sr                           sr_latch_230                  3      2.799     0.998        3.797 
  genblk1_115_.less_than_inst    less_than_eq_115              7      6.065     3.236        9.301 
    sr                           sr_latch_231                  3      2.799     0.998        3.797 
  genblk1_116_.greater_than_inst greater_than_eq_116           6      5.365     2.980        8.345 
    sr                           sr_latch_232                  3      2.799     0.998        3.797 
  genblk1_116_.less_than_inst    less_than_eq_116              7      6.065     3.236        9.301 
    sr                           sr_latch_233                  3      2.799     0.998        3.797 
  genblk1_117_.greater_than_inst greater_than_eq_117           6      5.365     2.980        8.345 
    sr                           sr_latch_234                  3      2.799     0.998        3.797 
  genblk1_117_.less_than_inst    less_than_eq_117              7      6.065     3.236        9.301 
    sr                           sr_latch_235                  3      2.799     0.998        3.797 
  genblk1_118_.greater_than_inst greater_than_eq_118           6      5.365     2.980        8.345 
    sr                           sr_latch_236                  3      2.799     0.998        3.797 
  genblk1_118_.less_than_inst    less_than_eq_118              7      6.065     3.236        9.301 
    sr                           sr_latch_237                  3      2.799     0.998        3.797 
  genblk1_119_.greater_than_inst greater_than_eq_119           6      5.365     2.980        8.345 
    sr                           sr_latch_238                  3      2.799     0.998        3.797 
  genblk1_119_.less_than_inst    less_than_eq_119              7      6.065     3.236        9.301 
    sr                           sr_latch_239                  3      2.799     0.998        3.797 
  genblk1_120_.greater_than_inst greater_than_eq_120           6      5.365     2.980        8.345 
    sr                           sr_latch_240                  3      2.799     0.998        3.797 
  genblk1_120_.less_than_inst    less_than_eq_120              7      6.065     3.236        9.301 
    sr                           sr_latch_241                  3      2.799     0.998        3.797 
  genblk1_121_.greater_than_inst greater_than_eq_121           6      5.365     2.980        8.345 
    sr                           sr_latch_242                  3      2.799     0.998        3.797 
  genblk1_121_.less_than_inst    less_than_eq_121              7      6.065     3.236        9.301 
    sr                           sr_latch_243                  3      2.799     0.998        3.797 
  genblk1_122_.greater_than_inst greater_than_eq_122           6      5.365     2.980        8.345 
    sr                           sr_latch_244                  3      2.799     0.998        3.797 
  genblk1_122_.less_than_inst    less_than_eq_122              7      6.065     3.236        9.301 
    sr                           sr_latch_245                  3      2.799     0.998        3.797 
  genblk1_123_.greater_than_inst greater_than_eq_123           6      5.365     2.980        8.345 
    sr                           sr_latch_246                  3      2.799     0.998        3.797 
  genblk1_123_.less_than_inst    less_than_eq_123              7      6.065     3.236        9.301 
    sr                           sr_latch_247                  3      2.799     0.998        3.797 
  genblk1_124_.greater_than_inst greater_than_eq_124           6      5.365     2.980        8.345 
    sr                           sr_latch_248                  3      2.799     0.998        3.797 
  genblk1_124_.less_than_inst    less_than_eq_124              7      6.065     3.236        9.301 
    sr                           sr_latch_249                  3      2.799     0.998        3.797 
  genblk1_125_.greater_than_inst greater_than_eq_125           6      5.365     2.980        8.345 
    sr                           sr_latch_250                  3      2.799     0.998        3.797 
  genblk1_125_.less_than_inst    less_than_eq_125              7      6.065     3.236        9.301 
    sr                           sr_latch_251                  3      2.799     0.998        3.797 
  genblk1_126_.greater_than_inst greater_than_eq_126           6      5.365     2.980        8.345 
    sr                           sr_latch_252                  3      2.799     0.998        3.797 
  genblk1_126_.less_than_inst    less_than_eq_126              7      6.065     3.236        9.301 
    sr                           sr_latch_253                  3      2.799     0.998        3.797 
  genblk1_127_.greater_than_inst greater_than_eq_127           6      5.365     2.980        8.345 
    sr                           sr_latch_254                  3      2.799     0.998        3.797 
  genblk1_127_.less_than_inst    less_than_eq_127              7      6.065     3.236        9.301 
    sr                           sr_latch_255                  3      2.799     0.998        3.797 
