-- This file is generated from AbstractMachine.ump --

MODULE S2
  
  VAR 
    event : { e1 , e3 }; 
    s2_state : { s2_s2a , s2_s2b , s2_s1 };  
    
  ASSIGN
    init(s2_state) := s2_s2a;  
  
  TRANS
    ( (s2_state = s2_s2a) -> (
      (event = e1 & next(s2_state) = s2_s1)  |
      (event = e3 & next(s2_state) = s2_s2b)  ) ) &
    ( (s2_state = s2_s2b) -> (
       event = e3 & next(s2_state) = s2_s2a) ) &
    ( (s2_state = s2_s1) -> ( next(s2_state) = s2_state) )
  
MODULE main
  
  VAR 
    s2 : S2; 
    
